
PMIK_microclimate.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000cf2c  080001a0  080001a0  000101a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000004a0  0800d0d0  0800d0d0  0001d0d0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800d570  0800d570  00020268  2**0
                  CONTENTS
  4 .ARM          00000008  0800d570  0800d570  0001d570  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800d578  0800d578  00020268  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800d578  0800d578  0001d578  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800d57c  0800d57c  0001d57c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000268  20000000  0800d580  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000394  20000268  0800d7e8  00020268  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200005fc  0800d7e8  000205fc  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020268  2**0
                  CONTENTS, READONLY
 12 .debug_info   0002277c  00000000  00000000  00020298  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00004766  00000000  00000000  00042a14  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00001a50  00000000  00000000  00047180  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00001840  00000000  00000000  00048bd0  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  0001b5ab  00000000  00000000  0004a410  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   00016489  00000000  00000000  000659bb  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    000980e1  00000000  00000000  0007be44  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  00113f25  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00007a48  00000000  00000000  00113fa0  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	; (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	; (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	; (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	20000268 	.word	0x20000268
 80001bc:	00000000 	.word	0x00000000
 80001c0:	0800d0b4 	.word	0x0800d0b4

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	; (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	; (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	; (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	2000026c 	.word	0x2000026c
 80001dc:	0800d0b4 	.word	0x0800d0b4

080001e0 <strlen>:
 80001e0:	4603      	mov	r3, r0
 80001e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001e6:	2a00      	cmp	r2, #0
 80001e8:	d1fb      	bne.n	80001e2 <strlen+0x2>
 80001ea:	1a18      	subs	r0, r3, r0
 80001ec:	3801      	subs	r0, #1
 80001ee:	4770      	bx	lr

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <__aeabi_drsub>:
 8000290:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000294:	e002      	b.n	800029c <__adddf3>
 8000296:	bf00      	nop

08000298 <__aeabi_dsub>:
 8000298:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800029c <__adddf3>:
 800029c:	b530      	push	{r4, r5, lr}
 800029e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002a2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002a6:	ea94 0f05 	teq	r4, r5
 80002aa:	bf08      	it	eq
 80002ac:	ea90 0f02 	teqeq	r0, r2
 80002b0:	bf1f      	itttt	ne
 80002b2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002b6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ba:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002be:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002c2:	f000 80e2 	beq.w	800048a <__adddf3+0x1ee>
 80002c6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ca:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ce:	bfb8      	it	lt
 80002d0:	426d      	neglt	r5, r5
 80002d2:	dd0c      	ble.n	80002ee <__adddf3+0x52>
 80002d4:	442c      	add	r4, r5
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	ea82 0000 	eor.w	r0, r2, r0
 80002e2:	ea83 0101 	eor.w	r1, r3, r1
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	2d36      	cmp	r5, #54	; 0x36
 80002f0:	bf88      	it	hi
 80002f2:	bd30      	pophi	{r4, r5, pc}
 80002f4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002f8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002fc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000300:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000304:	d002      	beq.n	800030c <__adddf3+0x70>
 8000306:	4240      	negs	r0, r0
 8000308:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800030c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000310:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000314:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000318:	d002      	beq.n	8000320 <__adddf3+0x84>
 800031a:	4252      	negs	r2, r2
 800031c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000320:	ea94 0f05 	teq	r4, r5
 8000324:	f000 80a7 	beq.w	8000476 <__adddf3+0x1da>
 8000328:	f1a4 0401 	sub.w	r4, r4, #1
 800032c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000330:	db0d      	blt.n	800034e <__adddf3+0xb2>
 8000332:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000336:	fa22 f205 	lsr.w	r2, r2, r5
 800033a:	1880      	adds	r0, r0, r2
 800033c:	f141 0100 	adc.w	r1, r1, #0
 8000340:	fa03 f20e 	lsl.w	r2, r3, lr
 8000344:	1880      	adds	r0, r0, r2
 8000346:	fa43 f305 	asr.w	r3, r3, r5
 800034a:	4159      	adcs	r1, r3
 800034c:	e00e      	b.n	800036c <__adddf3+0xd0>
 800034e:	f1a5 0520 	sub.w	r5, r5, #32
 8000352:	f10e 0e20 	add.w	lr, lr, #32
 8000356:	2a01      	cmp	r2, #1
 8000358:	fa03 fc0e 	lsl.w	ip, r3, lr
 800035c:	bf28      	it	cs
 800035e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000362:	fa43 f305 	asr.w	r3, r3, r5
 8000366:	18c0      	adds	r0, r0, r3
 8000368:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800036c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000370:	d507      	bpl.n	8000382 <__adddf3+0xe6>
 8000372:	f04f 0e00 	mov.w	lr, #0
 8000376:	f1dc 0c00 	rsbs	ip, ip, #0
 800037a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800037e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000382:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000386:	d31b      	bcc.n	80003c0 <__adddf3+0x124>
 8000388:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800038c:	d30c      	bcc.n	80003a8 <__adddf3+0x10c>
 800038e:	0849      	lsrs	r1, r1, #1
 8000390:	ea5f 0030 	movs.w	r0, r0, rrx
 8000394:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000398:	f104 0401 	add.w	r4, r4, #1
 800039c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003a0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003a4:	f080 809a 	bcs.w	80004dc <__adddf3+0x240>
 80003a8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003ac:	bf08      	it	eq
 80003ae:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003b2:	f150 0000 	adcs.w	r0, r0, #0
 80003b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ba:	ea41 0105 	orr.w	r1, r1, r5
 80003be:	bd30      	pop	{r4, r5, pc}
 80003c0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003c4:	4140      	adcs	r0, r0
 80003c6:	eb41 0101 	adc.w	r1, r1, r1
 80003ca:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80003ce:	f1a4 0401 	sub.w	r4, r4, #1
 80003d2:	d1e9      	bne.n	80003a8 <__adddf3+0x10c>
 80003d4:	f091 0f00 	teq	r1, #0
 80003d8:	bf04      	itt	eq
 80003da:	4601      	moveq	r1, r0
 80003dc:	2000      	moveq	r0, #0
 80003de:	fab1 f381 	clz	r3, r1
 80003e2:	bf08      	it	eq
 80003e4:	3320      	addeq	r3, #32
 80003e6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ea:	f1b3 0220 	subs.w	r2, r3, #32
 80003ee:	da0c      	bge.n	800040a <__adddf3+0x16e>
 80003f0:	320c      	adds	r2, #12
 80003f2:	dd08      	ble.n	8000406 <__adddf3+0x16a>
 80003f4:	f102 0c14 	add.w	ip, r2, #20
 80003f8:	f1c2 020c 	rsb	r2, r2, #12
 80003fc:	fa01 f00c 	lsl.w	r0, r1, ip
 8000400:	fa21 f102 	lsr.w	r1, r1, r2
 8000404:	e00c      	b.n	8000420 <__adddf3+0x184>
 8000406:	f102 0214 	add.w	r2, r2, #20
 800040a:	bfd8      	it	le
 800040c:	f1c2 0c20 	rsble	ip, r2, #32
 8000410:	fa01 f102 	lsl.w	r1, r1, r2
 8000414:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000418:	bfdc      	itt	le
 800041a:	ea41 010c 	orrle.w	r1, r1, ip
 800041e:	4090      	lslle	r0, r2
 8000420:	1ae4      	subs	r4, r4, r3
 8000422:	bfa2      	ittt	ge
 8000424:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000428:	4329      	orrge	r1, r5
 800042a:	bd30      	popge	{r4, r5, pc}
 800042c:	ea6f 0404 	mvn.w	r4, r4
 8000430:	3c1f      	subs	r4, #31
 8000432:	da1c      	bge.n	800046e <__adddf3+0x1d2>
 8000434:	340c      	adds	r4, #12
 8000436:	dc0e      	bgt.n	8000456 <__adddf3+0x1ba>
 8000438:	f104 0414 	add.w	r4, r4, #20
 800043c:	f1c4 0220 	rsb	r2, r4, #32
 8000440:	fa20 f004 	lsr.w	r0, r0, r4
 8000444:	fa01 f302 	lsl.w	r3, r1, r2
 8000448:	ea40 0003 	orr.w	r0, r0, r3
 800044c:	fa21 f304 	lsr.w	r3, r1, r4
 8000450:	ea45 0103 	orr.w	r1, r5, r3
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f1c4 040c 	rsb	r4, r4, #12
 800045a:	f1c4 0220 	rsb	r2, r4, #32
 800045e:	fa20 f002 	lsr.w	r0, r0, r2
 8000462:	fa01 f304 	lsl.w	r3, r1, r4
 8000466:	ea40 0003 	orr.w	r0, r0, r3
 800046a:	4629      	mov	r1, r5
 800046c:	bd30      	pop	{r4, r5, pc}
 800046e:	fa21 f004 	lsr.w	r0, r1, r4
 8000472:	4629      	mov	r1, r5
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f094 0f00 	teq	r4, #0
 800047a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800047e:	bf06      	itte	eq
 8000480:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000484:	3401      	addeq	r4, #1
 8000486:	3d01      	subne	r5, #1
 8000488:	e74e      	b.n	8000328 <__adddf3+0x8c>
 800048a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800048e:	bf18      	it	ne
 8000490:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000494:	d029      	beq.n	80004ea <__adddf3+0x24e>
 8000496:	ea94 0f05 	teq	r4, r5
 800049a:	bf08      	it	eq
 800049c:	ea90 0f02 	teqeq	r0, r2
 80004a0:	d005      	beq.n	80004ae <__adddf3+0x212>
 80004a2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004a6:	bf04      	itt	eq
 80004a8:	4619      	moveq	r1, r3
 80004aa:	4610      	moveq	r0, r2
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	ea91 0f03 	teq	r1, r3
 80004b2:	bf1e      	ittt	ne
 80004b4:	2100      	movne	r1, #0
 80004b6:	2000      	movne	r0, #0
 80004b8:	bd30      	popne	{r4, r5, pc}
 80004ba:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004be:	d105      	bne.n	80004cc <__adddf3+0x230>
 80004c0:	0040      	lsls	r0, r0, #1
 80004c2:	4149      	adcs	r1, r1
 80004c4:	bf28      	it	cs
 80004c6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ca:	bd30      	pop	{r4, r5, pc}
 80004cc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004d0:	bf3c      	itt	cc
 80004d2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004d6:	bd30      	popcc	{r4, r5, pc}
 80004d8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004dc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004e0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004e4:	f04f 0000 	mov.w	r0, #0
 80004e8:	bd30      	pop	{r4, r5, pc}
 80004ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ee:	bf1a      	itte	ne
 80004f0:	4619      	movne	r1, r3
 80004f2:	4610      	movne	r0, r2
 80004f4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004f8:	bf1c      	itt	ne
 80004fa:	460b      	movne	r3, r1
 80004fc:	4602      	movne	r2, r0
 80004fe:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000502:	bf06      	itte	eq
 8000504:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000508:	ea91 0f03 	teqeq	r1, r3
 800050c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000510:	bd30      	pop	{r4, r5, pc}
 8000512:	bf00      	nop

08000514 <__aeabi_ui2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000528:	f04f 0500 	mov.w	r5, #0
 800052c:	f04f 0100 	mov.w	r1, #0
 8000530:	e750      	b.n	80003d4 <__adddf3+0x138>
 8000532:	bf00      	nop

08000534 <__aeabi_i2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000548:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800054c:	bf48      	it	mi
 800054e:	4240      	negmi	r0, r0
 8000550:	f04f 0100 	mov.w	r1, #0
 8000554:	e73e      	b.n	80003d4 <__adddf3+0x138>
 8000556:	bf00      	nop

08000558 <__aeabi_f2d>:
 8000558:	0042      	lsls	r2, r0, #1
 800055a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800055e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000562:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000566:	bf1f      	itttt	ne
 8000568:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800056c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000570:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000574:	4770      	bxne	lr
 8000576:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800057a:	bf08      	it	eq
 800057c:	4770      	bxeq	lr
 800057e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000582:	bf04      	itt	eq
 8000584:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000588:	4770      	bxeq	lr
 800058a:	b530      	push	{r4, r5, lr}
 800058c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000590:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000594:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000598:	e71c      	b.n	80003d4 <__adddf3+0x138>
 800059a:	bf00      	nop

0800059c <__aeabi_ul2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f04f 0500 	mov.w	r5, #0
 80005aa:	e00a      	b.n	80005c2 <__aeabi_l2d+0x16>

080005ac <__aeabi_l2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005ba:	d502      	bpl.n	80005c2 <__aeabi_l2d+0x16>
 80005bc:	4240      	negs	r0, r0
 80005be:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005c2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005c6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ca:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ce:	f43f aed8 	beq.w	8000382 <__adddf3+0xe6>
 80005d2:	f04f 0203 	mov.w	r2, #3
 80005d6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005da:	bf18      	it	ne
 80005dc:	3203      	addne	r2, #3
 80005de:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005e2:	bf18      	it	ne
 80005e4:	3203      	addne	r2, #3
 80005e6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005ea:	f1c2 0320 	rsb	r3, r2, #32
 80005ee:	fa00 fc03 	lsl.w	ip, r0, r3
 80005f2:	fa20 f002 	lsr.w	r0, r0, r2
 80005f6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005fa:	ea40 000e 	orr.w	r0, r0, lr
 80005fe:	fa21 f102 	lsr.w	r1, r1, r2
 8000602:	4414      	add	r4, r2
 8000604:	e6bd      	b.n	8000382 <__adddf3+0xe6>
 8000606:	bf00      	nop

08000608 <__aeabi_dmul>:
 8000608:	b570      	push	{r4, r5, r6, lr}
 800060a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800060e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000612:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000616:	bf1d      	ittte	ne
 8000618:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800061c:	ea94 0f0c 	teqne	r4, ip
 8000620:	ea95 0f0c 	teqne	r5, ip
 8000624:	f000 f8de 	bleq	80007e4 <__aeabi_dmul+0x1dc>
 8000628:	442c      	add	r4, r5
 800062a:	ea81 0603 	eor.w	r6, r1, r3
 800062e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000632:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000636:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800063a:	bf18      	it	ne
 800063c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000640:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000644:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000648:	d038      	beq.n	80006bc <__aeabi_dmul+0xb4>
 800064a:	fba0 ce02 	umull	ip, lr, r0, r2
 800064e:	f04f 0500 	mov.w	r5, #0
 8000652:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000656:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800065a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800065e:	f04f 0600 	mov.w	r6, #0
 8000662:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000666:	f09c 0f00 	teq	ip, #0
 800066a:	bf18      	it	ne
 800066c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000670:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000674:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000678:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800067c:	d204      	bcs.n	8000688 <__aeabi_dmul+0x80>
 800067e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000682:	416d      	adcs	r5, r5
 8000684:	eb46 0606 	adc.w	r6, r6, r6
 8000688:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800068c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000690:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000694:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000698:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800069c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006a0:	bf88      	it	hi
 80006a2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006a6:	d81e      	bhi.n	80006e6 <__aeabi_dmul+0xde>
 80006a8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006ac:	bf08      	it	eq
 80006ae:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006b2:	f150 0000 	adcs.w	r0, r0, #0
 80006b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ba:	bd70      	pop	{r4, r5, r6, pc}
 80006bc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006c0:	ea46 0101 	orr.w	r1, r6, r1
 80006c4:	ea40 0002 	orr.w	r0, r0, r2
 80006c8:	ea81 0103 	eor.w	r1, r1, r3
 80006cc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006d0:	bfc2      	ittt	gt
 80006d2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006d6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006da:	bd70      	popgt	{r4, r5, r6, pc}
 80006dc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006e0:	f04f 0e00 	mov.w	lr, #0
 80006e4:	3c01      	subs	r4, #1
 80006e6:	f300 80ab 	bgt.w	8000840 <__aeabi_dmul+0x238>
 80006ea:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006ee:	bfde      	ittt	le
 80006f0:	2000      	movle	r0, #0
 80006f2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006f6:	bd70      	pople	{r4, r5, r6, pc}
 80006f8:	f1c4 0400 	rsb	r4, r4, #0
 80006fc:	3c20      	subs	r4, #32
 80006fe:	da35      	bge.n	800076c <__aeabi_dmul+0x164>
 8000700:	340c      	adds	r4, #12
 8000702:	dc1b      	bgt.n	800073c <__aeabi_dmul+0x134>
 8000704:	f104 0414 	add.w	r4, r4, #20
 8000708:	f1c4 0520 	rsb	r5, r4, #32
 800070c:	fa00 f305 	lsl.w	r3, r0, r5
 8000710:	fa20 f004 	lsr.w	r0, r0, r4
 8000714:	fa01 f205 	lsl.w	r2, r1, r5
 8000718:	ea40 0002 	orr.w	r0, r0, r2
 800071c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000720:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000724:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000728:	fa21 f604 	lsr.w	r6, r1, r4
 800072c:	eb42 0106 	adc.w	r1, r2, r6
 8000730:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000734:	bf08      	it	eq
 8000736:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800073a:	bd70      	pop	{r4, r5, r6, pc}
 800073c:	f1c4 040c 	rsb	r4, r4, #12
 8000740:	f1c4 0520 	rsb	r5, r4, #32
 8000744:	fa00 f304 	lsl.w	r3, r0, r4
 8000748:	fa20 f005 	lsr.w	r0, r0, r5
 800074c:	fa01 f204 	lsl.w	r2, r1, r4
 8000750:	ea40 0002 	orr.w	r0, r0, r2
 8000754:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000758:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800075c:	f141 0100 	adc.w	r1, r1, #0
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 0520 	rsb	r5, r4, #32
 8000770:	fa00 f205 	lsl.w	r2, r0, r5
 8000774:	ea4e 0e02 	orr.w	lr, lr, r2
 8000778:	fa20 f304 	lsr.w	r3, r0, r4
 800077c:	fa01 f205 	lsl.w	r2, r1, r5
 8000780:	ea43 0302 	orr.w	r3, r3, r2
 8000784:	fa21 f004 	lsr.w	r0, r1, r4
 8000788:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800078c:	fa21 f204 	lsr.w	r2, r1, r4
 8000790:	ea20 0002 	bic.w	r0, r0, r2
 8000794:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000798:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800079c:	bf08      	it	eq
 800079e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007a2:	bd70      	pop	{r4, r5, r6, pc}
 80007a4:	f094 0f00 	teq	r4, #0
 80007a8:	d10f      	bne.n	80007ca <__aeabi_dmul+0x1c2>
 80007aa:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007ae:	0040      	lsls	r0, r0, #1
 80007b0:	eb41 0101 	adc.w	r1, r1, r1
 80007b4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007b8:	bf08      	it	eq
 80007ba:	3c01      	subeq	r4, #1
 80007bc:	d0f7      	beq.n	80007ae <__aeabi_dmul+0x1a6>
 80007be:	ea41 0106 	orr.w	r1, r1, r6
 80007c2:	f095 0f00 	teq	r5, #0
 80007c6:	bf18      	it	ne
 80007c8:	4770      	bxne	lr
 80007ca:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007ce:	0052      	lsls	r2, r2, #1
 80007d0:	eb43 0303 	adc.w	r3, r3, r3
 80007d4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3d01      	subeq	r5, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1c6>
 80007de:	ea43 0306 	orr.w	r3, r3, r6
 80007e2:	4770      	bx	lr
 80007e4:	ea94 0f0c 	teq	r4, ip
 80007e8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007ec:	bf18      	it	ne
 80007ee:	ea95 0f0c 	teqne	r5, ip
 80007f2:	d00c      	beq.n	800080e <__aeabi_dmul+0x206>
 80007f4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007f8:	bf18      	it	ne
 80007fa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007fe:	d1d1      	bne.n	80007a4 <__aeabi_dmul+0x19c>
 8000800:	ea81 0103 	eor.w	r1, r1, r3
 8000804:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000808:	f04f 0000 	mov.w	r0, #0
 800080c:	bd70      	pop	{r4, r5, r6, pc}
 800080e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000812:	bf06      	itte	eq
 8000814:	4610      	moveq	r0, r2
 8000816:	4619      	moveq	r1, r3
 8000818:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081c:	d019      	beq.n	8000852 <__aeabi_dmul+0x24a>
 800081e:	ea94 0f0c 	teq	r4, ip
 8000822:	d102      	bne.n	800082a <__aeabi_dmul+0x222>
 8000824:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000828:	d113      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800082a:	ea95 0f0c 	teq	r5, ip
 800082e:	d105      	bne.n	800083c <__aeabi_dmul+0x234>
 8000830:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000834:	bf1c      	itt	ne
 8000836:	4610      	movne	r0, r2
 8000838:	4619      	movne	r1, r3
 800083a:	d10a      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800083c:	ea81 0103 	eor.w	r1, r1, r3
 8000840:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000844:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000848:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800084c:	f04f 0000 	mov.w	r0, #0
 8000850:	bd70      	pop	{r4, r5, r6, pc}
 8000852:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000856:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800085a:	bd70      	pop	{r4, r5, r6, pc}

0800085c <__aeabi_ddiv>:
 800085c:	b570      	push	{r4, r5, r6, lr}
 800085e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000862:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000866:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800086a:	bf1d      	ittte	ne
 800086c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000870:	ea94 0f0c 	teqne	r4, ip
 8000874:	ea95 0f0c 	teqne	r5, ip
 8000878:	f000 f8a7 	bleq	80009ca <__aeabi_ddiv+0x16e>
 800087c:	eba4 0405 	sub.w	r4, r4, r5
 8000880:	ea81 0e03 	eor.w	lr, r1, r3
 8000884:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000888:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800088c:	f000 8088 	beq.w	80009a0 <__aeabi_ddiv+0x144>
 8000890:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000894:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000898:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800089c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008a0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008a4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008a8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ac:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008b0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008b4:	429d      	cmp	r5, r3
 80008b6:	bf08      	it	eq
 80008b8:	4296      	cmpeq	r6, r2
 80008ba:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008be:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008c2:	d202      	bcs.n	80008ca <__aeabi_ddiv+0x6e>
 80008c4:	085b      	lsrs	r3, r3, #1
 80008c6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ca:	1ab6      	subs	r6, r6, r2
 80008cc:	eb65 0503 	sbc.w	r5, r5, r3
 80008d0:	085b      	lsrs	r3, r3, #1
 80008d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008d6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008da:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008de:	ebb6 0e02 	subs.w	lr, r6, r2
 80008e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008e6:	bf22      	ittt	cs
 80008e8:	1ab6      	subcs	r6, r6, r2
 80008ea:	4675      	movcs	r5, lr
 80008ec:	ea40 000c 	orrcs.w	r0, r0, ip
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008fe:	bf22      	ittt	cs
 8000900:	1ab6      	subcs	r6, r6, r2
 8000902:	4675      	movcs	r5, lr
 8000904:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000908:	085b      	lsrs	r3, r3, #1
 800090a:	ea4f 0232 	mov.w	r2, r2, rrx
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000938:	ea55 0e06 	orrs.w	lr, r5, r6
 800093c:	d018      	beq.n	8000970 <__aeabi_ddiv+0x114>
 800093e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000942:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000946:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800094a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800094e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000952:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000956:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800095a:	d1c0      	bne.n	80008de <__aeabi_ddiv+0x82>
 800095c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000960:	d10b      	bne.n	800097a <__aeabi_ddiv+0x11e>
 8000962:	ea41 0100 	orr.w	r1, r1, r0
 8000966:	f04f 0000 	mov.w	r0, #0
 800096a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800096e:	e7b6      	b.n	80008de <__aeabi_ddiv+0x82>
 8000970:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000974:	bf04      	itt	eq
 8000976:	4301      	orreq	r1, r0
 8000978:	2000      	moveq	r0, #0
 800097a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800097e:	bf88      	it	hi
 8000980:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000984:	f63f aeaf 	bhi.w	80006e6 <__aeabi_dmul+0xde>
 8000988:	ebb5 0c03 	subs.w	ip, r5, r3
 800098c:	bf04      	itt	eq
 800098e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000992:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000996:	f150 0000 	adcs.w	r0, r0, #0
 800099a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800099e:	bd70      	pop	{r4, r5, r6, pc}
 80009a0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009a4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009a8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ac:	bfc2      	ittt	gt
 80009ae:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009b2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009b6:	bd70      	popgt	{r4, r5, r6, pc}
 80009b8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009bc:	f04f 0e00 	mov.w	lr, #0
 80009c0:	3c01      	subs	r4, #1
 80009c2:	e690      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009c4:	ea45 0e06 	orr.w	lr, r5, r6
 80009c8:	e68d      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009ca:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ce:	ea94 0f0c 	teq	r4, ip
 80009d2:	bf08      	it	eq
 80009d4:	ea95 0f0c 	teqeq	r5, ip
 80009d8:	f43f af3b 	beq.w	8000852 <__aeabi_dmul+0x24a>
 80009dc:	ea94 0f0c 	teq	r4, ip
 80009e0:	d10a      	bne.n	80009f8 <__aeabi_ddiv+0x19c>
 80009e2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009e6:	f47f af34 	bne.w	8000852 <__aeabi_dmul+0x24a>
 80009ea:	ea95 0f0c 	teq	r5, ip
 80009ee:	f47f af25 	bne.w	800083c <__aeabi_dmul+0x234>
 80009f2:	4610      	mov	r0, r2
 80009f4:	4619      	mov	r1, r3
 80009f6:	e72c      	b.n	8000852 <__aeabi_dmul+0x24a>
 80009f8:	ea95 0f0c 	teq	r5, ip
 80009fc:	d106      	bne.n	8000a0c <__aeabi_ddiv+0x1b0>
 80009fe:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a02:	f43f aefd 	beq.w	8000800 <__aeabi_dmul+0x1f8>
 8000a06:	4610      	mov	r0, r2
 8000a08:	4619      	mov	r1, r3
 8000a0a:	e722      	b.n	8000852 <__aeabi_dmul+0x24a>
 8000a0c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a10:	bf18      	it	ne
 8000a12:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a16:	f47f aec5 	bne.w	80007a4 <__aeabi_dmul+0x19c>
 8000a1a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a1e:	f47f af0d 	bne.w	800083c <__aeabi_dmul+0x234>
 8000a22:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a26:	f47f aeeb 	bne.w	8000800 <__aeabi_dmul+0x1f8>
 8000a2a:	e712      	b.n	8000852 <__aeabi_dmul+0x24a>

08000a2c <__gedf2>:
 8000a2c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a30:	e006      	b.n	8000a40 <__cmpdf2+0x4>
 8000a32:	bf00      	nop

08000a34 <__ledf2>:
 8000a34:	f04f 0c01 	mov.w	ip, #1
 8000a38:	e002      	b.n	8000a40 <__cmpdf2+0x4>
 8000a3a:	bf00      	nop

08000a3c <__cmpdf2>:
 8000a3c:	f04f 0c01 	mov.w	ip, #1
 8000a40:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a44:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a48:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a56:	d01b      	beq.n	8000a90 <__cmpdf2+0x54>
 8000a58:	b001      	add	sp, #4
 8000a5a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a5e:	bf0c      	ite	eq
 8000a60:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a64:	ea91 0f03 	teqne	r1, r3
 8000a68:	bf02      	ittt	eq
 8000a6a:	ea90 0f02 	teqeq	r0, r2
 8000a6e:	2000      	moveq	r0, #0
 8000a70:	4770      	bxeq	lr
 8000a72:	f110 0f00 	cmn.w	r0, #0
 8000a76:	ea91 0f03 	teq	r1, r3
 8000a7a:	bf58      	it	pl
 8000a7c:	4299      	cmppl	r1, r3
 8000a7e:	bf08      	it	eq
 8000a80:	4290      	cmpeq	r0, r2
 8000a82:	bf2c      	ite	cs
 8000a84:	17d8      	asrcs	r0, r3, #31
 8000a86:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a8a:	f040 0001 	orr.w	r0, r0, #1
 8000a8e:	4770      	bx	lr
 8000a90:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d102      	bne.n	8000aa0 <__cmpdf2+0x64>
 8000a9a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a9e:	d107      	bne.n	8000ab0 <__cmpdf2+0x74>
 8000aa0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d1d6      	bne.n	8000a58 <__cmpdf2+0x1c>
 8000aaa:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aae:	d0d3      	beq.n	8000a58 <__cmpdf2+0x1c>
 8000ab0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ab4:	4770      	bx	lr
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdrcmple>:
 8000ab8:	4684      	mov	ip, r0
 8000aba:	4610      	mov	r0, r2
 8000abc:	4662      	mov	r2, ip
 8000abe:	468c      	mov	ip, r1
 8000ac0:	4619      	mov	r1, r3
 8000ac2:	4663      	mov	r3, ip
 8000ac4:	e000      	b.n	8000ac8 <__aeabi_cdcmpeq>
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdcmpeq>:
 8000ac8:	b501      	push	{r0, lr}
 8000aca:	f7ff ffb7 	bl	8000a3c <__cmpdf2>
 8000ace:	2800      	cmp	r0, #0
 8000ad0:	bf48      	it	mi
 8000ad2:	f110 0f00 	cmnmi.w	r0, #0
 8000ad6:	bd01      	pop	{r0, pc}

08000ad8 <__aeabi_dcmpeq>:
 8000ad8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000adc:	f7ff fff4 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000ae0:	bf0c      	ite	eq
 8000ae2:	2001      	moveq	r0, #1
 8000ae4:	2000      	movne	r0, #0
 8000ae6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aea:	bf00      	nop

08000aec <__aeabi_dcmplt>:
 8000aec:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af0:	f7ff ffea 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000af4:	bf34      	ite	cc
 8000af6:	2001      	movcc	r0, #1
 8000af8:	2000      	movcs	r0, #0
 8000afa:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afe:	bf00      	nop

08000b00 <__aeabi_dcmple>:
 8000b00:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b04:	f7ff ffe0 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000b08:	bf94      	ite	ls
 8000b0a:	2001      	movls	r0, #1
 8000b0c:	2000      	movhi	r0, #0
 8000b0e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b12:	bf00      	nop

08000b14 <__aeabi_dcmpge>:
 8000b14:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b18:	f7ff ffce 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b1c:	bf94      	ite	ls
 8000b1e:	2001      	movls	r0, #1
 8000b20:	2000      	movhi	r0, #0
 8000b22:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b26:	bf00      	nop

08000b28 <__aeabi_dcmpgt>:
 8000b28:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b2c:	f7ff ffc4 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b30:	bf34      	ite	cc
 8000b32:	2001      	movcc	r0, #1
 8000b34:	2000      	movcs	r0, #0
 8000b36:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3a:	bf00      	nop

08000b3c <__aeabi_dcmpun>:
 8000b3c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x10>
 8000b46:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b4a:	d10a      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x20>
 8000b56:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b5a:	d102      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b5c:	f04f 0000 	mov.w	r0, #0
 8000b60:	4770      	bx	lr
 8000b62:	f04f 0001 	mov.w	r0, #1
 8000b66:	4770      	bx	lr

08000b68 <__aeabi_d2iz>:
 8000b68:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b6c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b70:	d215      	bcs.n	8000b9e <__aeabi_d2iz+0x36>
 8000b72:	d511      	bpl.n	8000b98 <__aeabi_d2iz+0x30>
 8000b74:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b78:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b7c:	d912      	bls.n	8000ba4 <__aeabi_d2iz+0x3c>
 8000b7e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b82:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b86:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b8a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b8e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b92:	bf18      	it	ne
 8000b94:	4240      	negne	r0, r0
 8000b96:	4770      	bx	lr
 8000b98:	f04f 0000 	mov.w	r0, #0
 8000b9c:	4770      	bx	lr
 8000b9e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000ba2:	d105      	bne.n	8000bb0 <__aeabi_d2iz+0x48>
 8000ba4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000ba8:	bf08      	it	eq
 8000baa:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bae:	4770      	bx	lr
 8000bb0:	f04f 0000 	mov.w	r0, #0
 8000bb4:	4770      	bx	lr
 8000bb6:	bf00      	nop

08000bb8 <__aeabi_d2f>:
 8000bb8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bbc:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000bc0:	bf24      	itt	cs
 8000bc2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000bc6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000bca:	d90d      	bls.n	8000be8 <__aeabi_d2f+0x30>
 8000bcc:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000bd0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000bd4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000bd8:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000bdc:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000be0:	bf08      	it	eq
 8000be2:	f020 0001 	biceq.w	r0, r0, #1
 8000be6:	4770      	bx	lr
 8000be8:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000bec:	d121      	bne.n	8000c32 <__aeabi_d2f+0x7a>
 8000bee:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000bf2:	bfbc      	itt	lt
 8000bf4:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000bf8:	4770      	bxlt	lr
 8000bfa:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000bfe:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c02:	f1c2 0218 	rsb	r2, r2, #24
 8000c06:	f1c2 0c20 	rsb	ip, r2, #32
 8000c0a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c0e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c12:	bf18      	it	ne
 8000c14:	f040 0001 	orrne.w	r0, r0, #1
 8000c18:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c1c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c20:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c24:	ea40 000c 	orr.w	r0, r0, ip
 8000c28:	fa23 f302 	lsr.w	r3, r3, r2
 8000c2c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c30:	e7cc      	b.n	8000bcc <__aeabi_d2f+0x14>
 8000c32:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c36:	d107      	bne.n	8000c48 <__aeabi_d2f+0x90>
 8000c38:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c3c:	bf1e      	ittt	ne
 8000c3e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c42:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c46:	4770      	bxne	lr
 8000c48:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c4c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c50:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c54:	4770      	bx	lr
 8000c56:	bf00      	nop

08000c58 <__aeabi_uldivmod>:
 8000c58:	b953      	cbnz	r3, 8000c70 <__aeabi_uldivmod+0x18>
 8000c5a:	b94a      	cbnz	r2, 8000c70 <__aeabi_uldivmod+0x18>
 8000c5c:	2900      	cmp	r1, #0
 8000c5e:	bf08      	it	eq
 8000c60:	2800      	cmpeq	r0, #0
 8000c62:	bf1c      	itt	ne
 8000c64:	f04f 31ff 	movne.w	r1, #4294967295
 8000c68:	f04f 30ff 	movne.w	r0, #4294967295
 8000c6c:	f000 b972 	b.w	8000f54 <__aeabi_idiv0>
 8000c70:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c74:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c78:	f000 f806 	bl	8000c88 <__udivmoddi4>
 8000c7c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c80:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c84:	b004      	add	sp, #16
 8000c86:	4770      	bx	lr

08000c88 <__udivmoddi4>:
 8000c88:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c8c:	9e08      	ldr	r6, [sp, #32]
 8000c8e:	4604      	mov	r4, r0
 8000c90:	4688      	mov	r8, r1
 8000c92:	2b00      	cmp	r3, #0
 8000c94:	d14b      	bne.n	8000d2e <__udivmoddi4+0xa6>
 8000c96:	428a      	cmp	r2, r1
 8000c98:	4615      	mov	r5, r2
 8000c9a:	d967      	bls.n	8000d6c <__udivmoddi4+0xe4>
 8000c9c:	fab2 f282 	clz	r2, r2
 8000ca0:	b14a      	cbz	r2, 8000cb6 <__udivmoddi4+0x2e>
 8000ca2:	f1c2 0720 	rsb	r7, r2, #32
 8000ca6:	fa01 f302 	lsl.w	r3, r1, r2
 8000caa:	fa20 f707 	lsr.w	r7, r0, r7
 8000cae:	4095      	lsls	r5, r2
 8000cb0:	ea47 0803 	orr.w	r8, r7, r3
 8000cb4:	4094      	lsls	r4, r2
 8000cb6:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000cba:	0c23      	lsrs	r3, r4, #16
 8000cbc:	fbb8 f7fe 	udiv	r7, r8, lr
 8000cc0:	fa1f fc85 	uxth.w	ip, r5
 8000cc4:	fb0e 8817 	mls	r8, lr, r7, r8
 8000cc8:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000ccc:	fb07 f10c 	mul.w	r1, r7, ip
 8000cd0:	4299      	cmp	r1, r3
 8000cd2:	d909      	bls.n	8000ce8 <__udivmoddi4+0x60>
 8000cd4:	18eb      	adds	r3, r5, r3
 8000cd6:	f107 30ff 	add.w	r0, r7, #4294967295
 8000cda:	f080 811b 	bcs.w	8000f14 <__udivmoddi4+0x28c>
 8000cde:	4299      	cmp	r1, r3
 8000ce0:	f240 8118 	bls.w	8000f14 <__udivmoddi4+0x28c>
 8000ce4:	3f02      	subs	r7, #2
 8000ce6:	442b      	add	r3, r5
 8000ce8:	1a5b      	subs	r3, r3, r1
 8000cea:	b2a4      	uxth	r4, r4
 8000cec:	fbb3 f0fe 	udiv	r0, r3, lr
 8000cf0:	fb0e 3310 	mls	r3, lr, r0, r3
 8000cf4:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000cf8:	fb00 fc0c 	mul.w	ip, r0, ip
 8000cfc:	45a4      	cmp	ip, r4
 8000cfe:	d909      	bls.n	8000d14 <__udivmoddi4+0x8c>
 8000d00:	192c      	adds	r4, r5, r4
 8000d02:	f100 33ff 	add.w	r3, r0, #4294967295
 8000d06:	f080 8107 	bcs.w	8000f18 <__udivmoddi4+0x290>
 8000d0a:	45a4      	cmp	ip, r4
 8000d0c:	f240 8104 	bls.w	8000f18 <__udivmoddi4+0x290>
 8000d10:	3802      	subs	r0, #2
 8000d12:	442c      	add	r4, r5
 8000d14:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 8000d18:	eba4 040c 	sub.w	r4, r4, ip
 8000d1c:	2700      	movs	r7, #0
 8000d1e:	b11e      	cbz	r6, 8000d28 <__udivmoddi4+0xa0>
 8000d20:	40d4      	lsrs	r4, r2
 8000d22:	2300      	movs	r3, #0
 8000d24:	e9c6 4300 	strd	r4, r3, [r6]
 8000d28:	4639      	mov	r1, r7
 8000d2a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d2e:	428b      	cmp	r3, r1
 8000d30:	d909      	bls.n	8000d46 <__udivmoddi4+0xbe>
 8000d32:	2e00      	cmp	r6, #0
 8000d34:	f000 80eb 	beq.w	8000f0e <__udivmoddi4+0x286>
 8000d38:	2700      	movs	r7, #0
 8000d3a:	e9c6 0100 	strd	r0, r1, [r6]
 8000d3e:	4638      	mov	r0, r7
 8000d40:	4639      	mov	r1, r7
 8000d42:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d46:	fab3 f783 	clz	r7, r3
 8000d4a:	2f00      	cmp	r7, #0
 8000d4c:	d147      	bne.n	8000dde <__udivmoddi4+0x156>
 8000d4e:	428b      	cmp	r3, r1
 8000d50:	d302      	bcc.n	8000d58 <__udivmoddi4+0xd0>
 8000d52:	4282      	cmp	r2, r0
 8000d54:	f200 80fa 	bhi.w	8000f4c <__udivmoddi4+0x2c4>
 8000d58:	1a84      	subs	r4, r0, r2
 8000d5a:	eb61 0303 	sbc.w	r3, r1, r3
 8000d5e:	2001      	movs	r0, #1
 8000d60:	4698      	mov	r8, r3
 8000d62:	2e00      	cmp	r6, #0
 8000d64:	d0e0      	beq.n	8000d28 <__udivmoddi4+0xa0>
 8000d66:	e9c6 4800 	strd	r4, r8, [r6]
 8000d6a:	e7dd      	b.n	8000d28 <__udivmoddi4+0xa0>
 8000d6c:	b902      	cbnz	r2, 8000d70 <__udivmoddi4+0xe8>
 8000d6e:	deff      	udf	#255	; 0xff
 8000d70:	fab2 f282 	clz	r2, r2
 8000d74:	2a00      	cmp	r2, #0
 8000d76:	f040 808f 	bne.w	8000e98 <__udivmoddi4+0x210>
 8000d7a:	1b49      	subs	r1, r1, r5
 8000d7c:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000d80:	fa1f f885 	uxth.w	r8, r5
 8000d84:	2701      	movs	r7, #1
 8000d86:	fbb1 fcfe 	udiv	ip, r1, lr
 8000d8a:	0c23      	lsrs	r3, r4, #16
 8000d8c:	fb0e 111c 	mls	r1, lr, ip, r1
 8000d90:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000d94:	fb08 f10c 	mul.w	r1, r8, ip
 8000d98:	4299      	cmp	r1, r3
 8000d9a:	d907      	bls.n	8000dac <__udivmoddi4+0x124>
 8000d9c:	18eb      	adds	r3, r5, r3
 8000d9e:	f10c 30ff 	add.w	r0, ip, #4294967295
 8000da2:	d202      	bcs.n	8000daa <__udivmoddi4+0x122>
 8000da4:	4299      	cmp	r1, r3
 8000da6:	f200 80cd 	bhi.w	8000f44 <__udivmoddi4+0x2bc>
 8000daa:	4684      	mov	ip, r0
 8000dac:	1a59      	subs	r1, r3, r1
 8000dae:	b2a3      	uxth	r3, r4
 8000db0:	fbb1 f0fe 	udiv	r0, r1, lr
 8000db4:	fb0e 1410 	mls	r4, lr, r0, r1
 8000db8:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 8000dbc:	fb08 f800 	mul.w	r8, r8, r0
 8000dc0:	45a0      	cmp	r8, r4
 8000dc2:	d907      	bls.n	8000dd4 <__udivmoddi4+0x14c>
 8000dc4:	192c      	adds	r4, r5, r4
 8000dc6:	f100 33ff 	add.w	r3, r0, #4294967295
 8000dca:	d202      	bcs.n	8000dd2 <__udivmoddi4+0x14a>
 8000dcc:	45a0      	cmp	r8, r4
 8000dce:	f200 80b6 	bhi.w	8000f3e <__udivmoddi4+0x2b6>
 8000dd2:	4618      	mov	r0, r3
 8000dd4:	eba4 0408 	sub.w	r4, r4, r8
 8000dd8:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000ddc:	e79f      	b.n	8000d1e <__udivmoddi4+0x96>
 8000dde:	f1c7 0c20 	rsb	ip, r7, #32
 8000de2:	40bb      	lsls	r3, r7
 8000de4:	fa22 fe0c 	lsr.w	lr, r2, ip
 8000de8:	ea4e 0e03 	orr.w	lr, lr, r3
 8000dec:	fa01 f407 	lsl.w	r4, r1, r7
 8000df0:	fa20 f50c 	lsr.w	r5, r0, ip
 8000df4:	fa21 f30c 	lsr.w	r3, r1, ip
 8000df8:	ea4f 481e 	mov.w	r8, lr, lsr #16
 8000dfc:	4325      	orrs	r5, r4
 8000dfe:	fbb3 f9f8 	udiv	r9, r3, r8
 8000e02:	0c2c      	lsrs	r4, r5, #16
 8000e04:	fb08 3319 	mls	r3, r8, r9, r3
 8000e08:	fa1f fa8e 	uxth.w	sl, lr
 8000e0c:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 8000e10:	fb09 f40a 	mul.w	r4, r9, sl
 8000e14:	429c      	cmp	r4, r3
 8000e16:	fa02 f207 	lsl.w	r2, r2, r7
 8000e1a:	fa00 f107 	lsl.w	r1, r0, r7
 8000e1e:	d90b      	bls.n	8000e38 <__udivmoddi4+0x1b0>
 8000e20:	eb1e 0303 	adds.w	r3, lr, r3
 8000e24:	f109 30ff 	add.w	r0, r9, #4294967295
 8000e28:	f080 8087 	bcs.w	8000f3a <__udivmoddi4+0x2b2>
 8000e2c:	429c      	cmp	r4, r3
 8000e2e:	f240 8084 	bls.w	8000f3a <__udivmoddi4+0x2b2>
 8000e32:	f1a9 0902 	sub.w	r9, r9, #2
 8000e36:	4473      	add	r3, lr
 8000e38:	1b1b      	subs	r3, r3, r4
 8000e3a:	b2ad      	uxth	r5, r5
 8000e3c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000e40:	fb08 3310 	mls	r3, r8, r0, r3
 8000e44:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 8000e48:	fb00 fa0a 	mul.w	sl, r0, sl
 8000e4c:	45a2      	cmp	sl, r4
 8000e4e:	d908      	bls.n	8000e62 <__udivmoddi4+0x1da>
 8000e50:	eb1e 0404 	adds.w	r4, lr, r4
 8000e54:	f100 33ff 	add.w	r3, r0, #4294967295
 8000e58:	d26b      	bcs.n	8000f32 <__udivmoddi4+0x2aa>
 8000e5a:	45a2      	cmp	sl, r4
 8000e5c:	d969      	bls.n	8000f32 <__udivmoddi4+0x2aa>
 8000e5e:	3802      	subs	r0, #2
 8000e60:	4474      	add	r4, lr
 8000e62:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000e66:	fba0 8902 	umull	r8, r9, r0, r2
 8000e6a:	eba4 040a 	sub.w	r4, r4, sl
 8000e6e:	454c      	cmp	r4, r9
 8000e70:	46c2      	mov	sl, r8
 8000e72:	464b      	mov	r3, r9
 8000e74:	d354      	bcc.n	8000f20 <__udivmoddi4+0x298>
 8000e76:	d051      	beq.n	8000f1c <__udivmoddi4+0x294>
 8000e78:	2e00      	cmp	r6, #0
 8000e7a:	d069      	beq.n	8000f50 <__udivmoddi4+0x2c8>
 8000e7c:	ebb1 050a 	subs.w	r5, r1, sl
 8000e80:	eb64 0403 	sbc.w	r4, r4, r3
 8000e84:	fa04 fc0c 	lsl.w	ip, r4, ip
 8000e88:	40fd      	lsrs	r5, r7
 8000e8a:	40fc      	lsrs	r4, r7
 8000e8c:	ea4c 0505 	orr.w	r5, ip, r5
 8000e90:	e9c6 5400 	strd	r5, r4, [r6]
 8000e94:	2700      	movs	r7, #0
 8000e96:	e747      	b.n	8000d28 <__udivmoddi4+0xa0>
 8000e98:	f1c2 0320 	rsb	r3, r2, #32
 8000e9c:	fa20 f703 	lsr.w	r7, r0, r3
 8000ea0:	4095      	lsls	r5, r2
 8000ea2:	fa01 f002 	lsl.w	r0, r1, r2
 8000ea6:	fa21 f303 	lsr.w	r3, r1, r3
 8000eaa:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000eae:	4338      	orrs	r0, r7
 8000eb0:	0c01      	lsrs	r1, r0, #16
 8000eb2:	fbb3 f7fe 	udiv	r7, r3, lr
 8000eb6:	fa1f f885 	uxth.w	r8, r5
 8000eba:	fb0e 3317 	mls	r3, lr, r7, r3
 8000ebe:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000ec2:	fb07 f308 	mul.w	r3, r7, r8
 8000ec6:	428b      	cmp	r3, r1
 8000ec8:	fa04 f402 	lsl.w	r4, r4, r2
 8000ecc:	d907      	bls.n	8000ede <__udivmoddi4+0x256>
 8000ece:	1869      	adds	r1, r5, r1
 8000ed0:	f107 3cff 	add.w	ip, r7, #4294967295
 8000ed4:	d22f      	bcs.n	8000f36 <__udivmoddi4+0x2ae>
 8000ed6:	428b      	cmp	r3, r1
 8000ed8:	d92d      	bls.n	8000f36 <__udivmoddi4+0x2ae>
 8000eda:	3f02      	subs	r7, #2
 8000edc:	4429      	add	r1, r5
 8000ede:	1acb      	subs	r3, r1, r3
 8000ee0:	b281      	uxth	r1, r0
 8000ee2:	fbb3 f0fe 	udiv	r0, r3, lr
 8000ee6:	fb0e 3310 	mls	r3, lr, r0, r3
 8000eea:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000eee:	fb00 f308 	mul.w	r3, r0, r8
 8000ef2:	428b      	cmp	r3, r1
 8000ef4:	d907      	bls.n	8000f06 <__udivmoddi4+0x27e>
 8000ef6:	1869      	adds	r1, r5, r1
 8000ef8:	f100 3cff 	add.w	ip, r0, #4294967295
 8000efc:	d217      	bcs.n	8000f2e <__udivmoddi4+0x2a6>
 8000efe:	428b      	cmp	r3, r1
 8000f00:	d915      	bls.n	8000f2e <__udivmoddi4+0x2a6>
 8000f02:	3802      	subs	r0, #2
 8000f04:	4429      	add	r1, r5
 8000f06:	1ac9      	subs	r1, r1, r3
 8000f08:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 8000f0c:	e73b      	b.n	8000d86 <__udivmoddi4+0xfe>
 8000f0e:	4637      	mov	r7, r6
 8000f10:	4630      	mov	r0, r6
 8000f12:	e709      	b.n	8000d28 <__udivmoddi4+0xa0>
 8000f14:	4607      	mov	r7, r0
 8000f16:	e6e7      	b.n	8000ce8 <__udivmoddi4+0x60>
 8000f18:	4618      	mov	r0, r3
 8000f1a:	e6fb      	b.n	8000d14 <__udivmoddi4+0x8c>
 8000f1c:	4541      	cmp	r1, r8
 8000f1e:	d2ab      	bcs.n	8000e78 <__udivmoddi4+0x1f0>
 8000f20:	ebb8 0a02 	subs.w	sl, r8, r2
 8000f24:	eb69 020e 	sbc.w	r2, r9, lr
 8000f28:	3801      	subs	r0, #1
 8000f2a:	4613      	mov	r3, r2
 8000f2c:	e7a4      	b.n	8000e78 <__udivmoddi4+0x1f0>
 8000f2e:	4660      	mov	r0, ip
 8000f30:	e7e9      	b.n	8000f06 <__udivmoddi4+0x27e>
 8000f32:	4618      	mov	r0, r3
 8000f34:	e795      	b.n	8000e62 <__udivmoddi4+0x1da>
 8000f36:	4667      	mov	r7, ip
 8000f38:	e7d1      	b.n	8000ede <__udivmoddi4+0x256>
 8000f3a:	4681      	mov	r9, r0
 8000f3c:	e77c      	b.n	8000e38 <__udivmoddi4+0x1b0>
 8000f3e:	3802      	subs	r0, #2
 8000f40:	442c      	add	r4, r5
 8000f42:	e747      	b.n	8000dd4 <__udivmoddi4+0x14c>
 8000f44:	f1ac 0c02 	sub.w	ip, ip, #2
 8000f48:	442b      	add	r3, r5
 8000f4a:	e72f      	b.n	8000dac <__udivmoddi4+0x124>
 8000f4c:	4638      	mov	r0, r7
 8000f4e:	e708      	b.n	8000d62 <__udivmoddi4+0xda>
 8000f50:	4637      	mov	r7, r6
 8000f52:	e6e9      	b.n	8000d28 <__udivmoddi4+0xa0>

08000f54 <__aeabi_idiv0>:
 8000f54:	4770      	bx	lr
 8000f56:	bf00      	nop

08000f58 <MX_ADC1_Init>:
ADC_HandleTypeDef hadc1;
DMA_HandleTypeDef hdma_adc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 8000f58:	b580      	push	{r7, lr}
 8000f5a:	b084      	sub	sp, #16
 8000f5c:	af00      	add	r7, sp, #0
  ADC_ChannelConfTypeDef sConfig = {0};
 8000f5e:	463b      	mov	r3, r7
 8000f60:	2200      	movs	r2, #0
 8000f62:	601a      	str	r2, [r3, #0]
 8000f64:	605a      	str	r2, [r3, #4]
 8000f66:	609a      	str	r2, [r3, #8]
 8000f68:	60da      	str	r2, [r3, #12]

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 8000f6a:	4b22      	ldr	r3, [pc, #136]	; (8000ff4 <MX_ADC1_Init+0x9c>)
 8000f6c:	4a22      	ldr	r2, [pc, #136]	; (8000ff8 <MX_ADC1_Init+0xa0>)
 8000f6e:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV8;
 8000f70:	4b20      	ldr	r3, [pc, #128]	; (8000ff4 <MX_ADC1_Init+0x9c>)
 8000f72:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 8000f76:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_8B;
 8000f78:	4b1e      	ldr	r3, [pc, #120]	; (8000ff4 <MX_ADC1_Init+0x9c>)
 8000f7a:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8000f7e:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = DISABLE;
 8000f80:	4b1c      	ldr	r3, [pc, #112]	; (8000ff4 <MX_ADC1_Init+0x9c>)
 8000f82:	2200      	movs	r2, #0
 8000f84:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = ENABLE;
 8000f86:	4b1b      	ldr	r3, [pc, #108]	; (8000ff4 <MX_ADC1_Init+0x9c>)
 8000f88:	2201      	movs	r2, #1
 8000f8a:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000f8c:	4b19      	ldr	r3, [pc, #100]	; (8000ff4 <MX_ADC1_Init+0x9c>)
 8000f8e:	2200      	movs	r2, #0
 8000f90:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000f94:	4b17      	ldr	r3, [pc, #92]	; (8000ff4 <MX_ADC1_Init+0x9c>)
 8000f96:	2200      	movs	r2, #0
 8000f98:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000f9a:	4b16      	ldr	r3, [pc, #88]	; (8000ff4 <MX_ADC1_Init+0x9c>)
 8000f9c:	4a17      	ldr	r2, [pc, #92]	; (8000ffc <MX_ADC1_Init+0xa4>)
 8000f9e:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000fa0:	4b14      	ldr	r3, [pc, #80]	; (8000ff4 <MX_ADC1_Init+0x9c>)
 8000fa2:	2200      	movs	r2, #0
 8000fa4:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 8000fa6:	4b13      	ldr	r3, [pc, #76]	; (8000ff4 <MX_ADC1_Init+0x9c>)
 8000fa8:	2201      	movs	r2, #1
 8000faa:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = ENABLE;
 8000fac:	4b11      	ldr	r3, [pc, #68]	; (8000ff4 <MX_ADC1_Init+0x9c>)
 8000fae:	2201      	movs	r2, #1
 8000fb0:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000fb4:	4b0f      	ldr	r3, [pc, #60]	; (8000ff4 <MX_ADC1_Init+0x9c>)
 8000fb6:	2201      	movs	r2, #1
 8000fb8:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000fba:	480e      	ldr	r0, [pc, #56]	; (8000ff4 <MX_ADC1_Init+0x9c>)
 8000fbc:	f004 fa16 	bl	80053ec <HAL_ADC_Init>
 8000fc0:	4603      	mov	r3, r0
 8000fc2:	2b00      	cmp	r3, #0
 8000fc4:	d001      	beq.n	8000fca <MX_ADC1_Init+0x72>
  {
    Error_Handler();
 8000fc6:	f001 f989 	bl	80022dc <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_10;
 8000fca:	230a      	movs	r3, #10
 8000fcc:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8000fce:	2301      	movs	r3, #1
 8000fd0:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_480CYCLES;
 8000fd2:	2307      	movs	r3, #7
 8000fd4:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000fd6:	463b      	mov	r3, r7
 8000fd8:	4619      	mov	r1, r3
 8000fda:	4806      	ldr	r0, [pc, #24]	; (8000ff4 <MX_ADC1_Init+0x9c>)
 8000fdc:	f004 fb3c 	bl	8005658 <HAL_ADC_ConfigChannel>
 8000fe0:	4603      	mov	r3, r0
 8000fe2:	2b00      	cmp	r3, #0
 8000fe4:	d001      	beq.n	8000fea <MX_ADC1_Init+0x92>
  {
    Error_Handler();
 8000fe6:	f001 f979 	bl	80022dc <Error_Handler>
  }

}
 8000fea:	bf00      	nop
 8000fec:	3710      	adds	r7, #16
 8000fee:	46bd      	mov	sp, r7
 8000ff0:	bd80      	pop	{r7, pc}
 8000ff2:	bf00      	nop
 8000ff4:	20000320 	.word	0x20000320
 8000ff8:	40012000 	.word	0x40012000
 8000ffc:	0f000001 	.word	0x0f000001

08001000 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8001000:	b580      	push	{r7, lr}
 8001002:	b08a      	sub	sp, #40	; 0x28
 8001004:	af00      	add	r7, sp, #0
 8001006:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001008:	f107 0314 	add.w	r3, r7, #20
 800100c:	2200      	movs	r2, #0
 800100e:	601a      	str	r2, [r3, #0]
 8001010:	605a      	str	r2, [r3, #4]
 8001012:	609a      	str	r2, [r3, #8]
 8001014:	60da      	str	r2, [r3, #12]
 8001016:	611a      	str	r2, [r3, #16]
  if(adcHandle->Instance==ADC1)
 8001018:	687b      	ldr	r3, [r7, #4]
 800101a:	681b      	ldr	r3, [r3, #0]
 800101c:	4a2f      	ldr	r2, [pc, #188]	; (80010dc <HAL_ADC_MspInit+0xdc>)
 800101e:	4293      	cmp	r3, r2
 8001020:	d157      	bne.n	80010d2 <HAL_ADC_MspInit+0xd2>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8001022:	2300      	movs	r3, #0
 8001024:	613b      	str	r3, [r7, #16]
 8001026:	4b2e      	ldr	r3, [pc, #184]	; (80010e0 <HAL_ADC_MspInit+0xe0>)
 8001028:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800102a:	4a2d      	ldr	r2, [pc, #180]	; (80010e0 <HAL_ADC_MspInit+0xe0>)
 800102c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001030:	6453      	str	r3, [r2, #68]	; 0x44
 8001032:	4b2b      	ldr	r3, [pc, #172]	; (80010e0 <HAL_ADC_MspInit+0xe0>)
 8001034:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001036:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800103a:	613b      	str	r3, [r7, #16]
 800103c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 800103e:	2300      	movs	r3, #0
 8001040:	60fb      	str	r3, [r7, #12]
 8001042:	4b27      	ldr	r3, [pc, #156]	; (80010e0 <HAL_ADC_MspInit+0xe0>)
 8001044:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001046:	4a26      	ldr	r2, [pc, #152]	; (80010e0 <HAL_ADC_MspInit+0xe0>)
 8001048:	f043 0304 	orr.w	r3, r3, #4
 800104c:	6313      	str	r3, [r2, #48]	; 0x30
 800104e:	4b24      	ldr	r3, [pc, #144]	; (80010e0 <HAL_ADC_MspInit+0xe0>)
 8001050:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001052:	f003 0304 	and.w	r3, r3, #4
 8001056:	60fb      	str	r3, [r7, #12]
 8001058:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PC0     ------> ADC1_IN10
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 800105a:	2301      	movs	r3, #1
 800105c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800105e:	2303      	movs	r3, #3
 8001060:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001062:	2300      	movs	r3, #0
 8001064:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001066:	f107 0314 	add.w	r3, r7, #20
 800106a:	4619      	mov	r1, r3
 800106c:	481d      	ldr	r0, [pc, #116]	; (80010e4 <HAL_ADC_MspInit+0xe4>)
 800106e:	f005 fce9 	bl	8006a44 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA2_Stream0;
 8001072:	4b1d      	ldr	r3, [pc, #116]	; (80010e8 <HAL_ADC_MspInit+0xe8>)
 8001074:	4a1d      	ldr	r2, [pc, #116]	; (80010ec <HAL_ADC_MspInit+0xec>)
 8001076:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Channel = DMA_CHANNEL_0;
 8001078:	4b1b      	ldr	r3, [pc, #108]	; (80010e8 <HAL_ADC_MspInit+0xe8>)
 800107a:	2200      	movs	r2, #0
 800107c:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800107e:	4b1a      	ldr	r3, [pc, #104]	; (80010e8 <HAL_ADC_MspInit+0xe8>)
 8001080:	2200      	movs	r2, #0
 8001082:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8001084:	4b18      	ldr	r3, [pc, #96]	; (80010e8 <HAL_ADC_MspInit+0xe8>)
 8001086:	2200      	movs	r2, #0
 8001088:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 800108a:	4b17      	ldr	r3, [pc, #92]	; (80010e8 <HAL_ADC_MspInit+0xe8>)
 800108c:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001090:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8001092:	4b15      	ldr	r3, [pc, #84]	; (80010e8 <HAL_ADC_MspInit+0xe8>)
 8001094:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8001098:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 800109a:	4b13      	ldr	r3, [pc, #76]	; (80010e8 <HAL_ADC_MspInit+0xe8>)
 800109c:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80010a0:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 80010a2:	4b11      	ldr	r3, [pc, #68]	; (80010e8 <HAL_ADC_MspInit+0xe8>)
 80010a4:	f44f 7280 	mov.w	r2, #256	; 0x100
 80010a8:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 80010aa:	4b0f      	ldr	r3, [pc, #60]	; (80010e8 <HAL_ADC_MspInit+0xe8>)
 80010ac:	2200      	movs	r2, #0
 80010ae:	621a      	str	r2, [r3, #32]
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80010b0:	4b0d      	ldr	r3, [pc, #52]	; (80010e8 <HAL_ADC_MspInit+0xe8>)
 80010b2:	2200      	movs	r2, #0
 80010b4:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 80010b6:	480c      	ldr	r0, [pc, #48]	; (80010e8 <HAL_ADC_MspInit+0xe8>)
 80010b8:	f004 fe80 	bl	8005dbc <HAL_DMA_Init>
 80010bc:	4603      	mov	r3, r0
 80010be:	2b00      	cmp	r3, #0
 80010c0:	d001      	beq.n	80010c6 <HAL_ADC_MspInit+0xc6>
    {
      Error_Handler();
 80010c2:	f001 f90b 	bl	80022dc <Error_Handler>
    }

    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc1);
 80010c6:	687b      	ldr	r3, [r7, #4]
 80010c8:	4a07      	ldr	r2, [pc, #28]	; (80010e8 <HAL_ADC_MspInit+0xe8>)
 80010ca:	639a      	str	r2, [r3, #56]	; 0x38
 80010cc:	4a06      	ldr	r2, [pc, #24]	; (80010e8 <HAL_ADC_MspInit+0xe8>)
 80010ce:	687b      	ldr	r3, [r7, #4]
 80010d0:	6393      	str	r3, [r2, #56]	; 0x38

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 80010d2:	bf00      	nop
 80010d4:	3728      	adds	r7, #40	; 0x28
 80010d6:	46bd      	mov	sp, r7
 80010d8:	bd80      	pop	{r7, pc}
 80010da:	bf00      	nop
 80010dc:	40012000 	.word	0x40012000
 80010e0:	40023800 	.word	0x40023800
 80010e4:	40020800 	.word	0x40020800
 80010e8:	20000368 	.word	0x20000368
 80010ec:	40026410 	.word	0x40026410

080010f0 <buzzerAlarm>:
/** @addtogroup COMPONENTS
  * @{
  */
/** @addtogroup BUZZER
 * @{
 */
 80010f0:	b580      	push	{r7, lr}
 80010f2:	b082      	sub	sp, #8
 80010f4:	af00      	add	r7, sp, #0
 80010f6:	4603      	mov	r3, r0
 80010f8:	460a      	mov	r2, r1
 80010fa:	71fb      	strb	r3, [r7, #7]
 80010fc:	4613      	mov	r3, r2
 80010fe:	71bb      	strb	r3, [r7, #6]
#include "buzzer.h"
 8001100:	4b09      	ldr	r3, [pc, #36]	; (8001128 <buzzerAlarm+0x38>)
 8001102:	681b      	ldr	r3, [r3, #0]
 8001104:	79ba      	ldrb	r2, [r7, #6]
 8001106:	635a      	str	r2, [r3, #52]	; 0x34

 8001108:	2100      	movs	r1, #0
 800110a:	4807      	ldr	r0, [pc, #28]	; (8001128 <buzzerAlarm+0x38>)
 800110c:	f007 fd94 	bl	8008c38 <HAL_TIM_PWM_Start>

 8001110:	79fb      	ldrb	r3, [r7, #7]
 8001112:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8001116:	fb02 f303 	mul.w	r3, r2, r3
 800111a:	461a      	mov	r2, r3
 800111c:	4b03      	ldr	r3, [pc, #12]	; (800112c <buzzerAlarm+0x3c>)
 800111e:	601a      	str	r2, [r3, #0]
/**
 8001120:	bf00      	nop
 8001122:	3708      	adds	r7, #8
 8001124:	46bd      	mov	sp, r7
 8001126:	bd80      	pop	{r7, pc}
 8001128:	200004cc 	.word	0x200004cc
 800112c:	2000028c 	.word	0x2000028c

08001130 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8001130:	b580      	push	{r7, lr}
 8001132:	b082      	sub	sp, #8
 8001134:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 8001136:	2300      	movs	r3, #0
 8001138:	607b      	str	r3, [r7, #4]
 800113a:	4b0c      	ldr	r3, [pc, #48]	; (800116c <MX_DMA_Init+0x3c>)
 800113c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800113e:	4a0b      	ldr	r2, [pc, #44]	; (800116c <MX_DMA_Init+0x3c>)
 8001140:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8001144:	6313      	str	r3, [r2, #48]	; 0x30
 8001146:	4b09      	ldr	r3, [pc, #36]	; (800116c <MX_DMA_Init+0x3c>)
 8001148:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800114a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800114e:	607b      	str	r3, [r7, #4]
 8001150:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 0, 0);
 8001152:	2200      	movs	r2, #0
 8001154:	2100      	movs	r1, #0
 8001156:	2038      	movs	r0, #56	; 0x38
 8001158:	f004 fdf9 	bl	8005d4e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 800115c:	2038      	movs	r0, #56	; 0x38
 800115e:	f004 fe12 	bl	8005d86 <HAL_NVIC_EnableIRQ>

}
 8001162:	bf00      	nop
 8001164:	3708      	adds	r7, #8
 8001166:	46bd      	mov	sp, r7
 8001168:	bd80      	pop	{r7, pc}
 800116a:	bf00      	nop
 800116c:	40023800 	.word	0x40023800

08001170 <EE_Init>:
  * @param  None.
  * @retval	Success or error status:
  * 		- Flash error code: on write Flash error
  *         - FLASH_COMPLETE: on success
  */
uint16_t EE_Init(void)
 8001170:	b580      	push	{r7, lr}
 8001172:	b08a      	sub	sp, #40	; 0x28
 8001174:	af00      	add	r7, sp, #0
{
 8001176:	2306      	movs	r3, #6
 8001178:	847b      	strh	r3, [r7, #34]	; 0x22
 800117a:	2306      	movs	r3, #6
 800117c:	843b      	strh	r3, [r7, #32]
  uint16_t PageStatus0 = 6, PageStatus1 = 6;
 800117e:	2300      	movs	r3, #0
 8001180:	84fb      	strh	r3, [r7, #38]	; 0x26
  uint16_t VarIdx = 0;
 8001182:	2300      	movs	r3, #0
 8001184:	83fb      	strh	r3, [r7, #30]
 8001186:	2300      	movs	r3, #0
 8001188:	83bb      	strh	r3, [r7, #28]
  uint16_t EepromStatus = 0, ReadStatus = 0;
 800118a:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800118e:	84bb      	strh	r3, [r7, #36]	; 0x24
  int16_t x = -1;
  HAL_StatusTypeDef  FlashStatus;
 8001190:	2300      	movs	r3, #0
 8001192:	617b      	str	r3, [r7, #20]
  uint32_t SectorError = 0;
  FLASH_EraseInitTypeDef pEraseInit;


  /* Get Page0 status */
 8001194:	4b9f      	ldr	r3, [pc, #636]	; (8001414 <EE_Init+0x2a4>)
 8001196:	881b      	ldrh	r3, [r3, #0]
 8001198:	847b      	strh	r3, [r7, #34]	; 0x22
  PageStatus0 = (*(__IO uint16_t*)PAGE0_BASE_ADDRESS);
  /* Get Page1 status */
 800119a:	4b9f      	ldr	r3, [pc, #636]	; (8001418 <EE_Init+0x2a8>)
 800119c:	881b      	ldrh	r3, [r3, #0]
 800119e:	843b      	strh	r3, [r7, #32]
  PageStatus1 = (*(__IO uint16_t*)PAGE1_BASE_ADDRESS);

 80011a0:	2300      	movs	r3, #0
 80011a2:	603b      	str	r3, [r7, #0]
  pEraseInit.TypeErase = TYPEERASE_SECTORS;
 80011a4:	2306      	movs	r3, #6
 80011a6:	60bb      	str	r3, [r7, #8]
  pEraseInit.Sector = PAGE0_ID;
 80011a8:	2301      	movs	r3, #1
 80011aa:	60fb      	str	r3, [r7, #12]
  pEraseInit.NbSectors = 1;
 80011ac:	2302      	movs	r3, #2
 80011ae:	613b      	str	r3, [r7, #16]
  pEraseInit.VoltageRange = VOLTAGE_RANGE;

  /* Check for invalid header states and repair if necessary */
 80011b0:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 80011b2:	f64e 62ee 	movw	r2, #61166	; 0xeeee
 80011b6:	4293      	cmp	r3, r2
 80011b8:	d057      	beq.n	800126a <EE_Init+0xfa>
 80011ba:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80011be:	4293      	cmp	r3, r2
 80011c0:	d003      	beq.n	80011ca <EE_Init+0x5a>
 80011c2:	2b00      	cmp	r3, #0
 80011c4:	f000 80f4 	beq.w	80013b0 <EE_Init+0x240>
 80011c8:	e18d      	b.n	80014e6 <EE_Init+0x376>
  switch (PageStatus0)
  {
    case ERASED:
 80011ca:	8c3b      	ldrh	r3, [r7, #32]
 80011cc:	2b00      	cmp	r3, #0
 80011ce:	d116      	bne.n	80011fe <EE_Init+0x8e>
      if (PageStatus1 == VALID_PAGE) /* Page0 erased, Page1 valid */
      {
          /* Erase Page0 */
 80011d0:	4890      	ldr	r0, [pc, #576]	; (8001414 <EE_Init+0x2a4>)
 80011d2:	f000 f9a9 	bl	8001528 <EE_VerifyPageFullyErased>
 80011d6:	4603      	mov	r3, r0
 80011d8:	2b00      	cmp	r3, #0
 80011da:	f040 818e 	bne.w	80014fa <EE_Init+0x38a>
        if(!EE_VerifyPageFullyErased(PAGE0_BASE_ADDRESS))
        {
 80011de:	f107 0214 	add.w	r2, r7, #20
 80011e2:	463b      	mov	r3, r7
 80011e4:	4611      	mov	r1, r2
 80011e6:	4618      	mov	r0, r3
 80011e8:	f005 fb0a 	bl	8006800 <HAL_FLASHEx_Erase>
 80011ec:	4603      	mov	r3, r0
 80011ee:	76fb      	strb	r3, [r7, #27]
          FlashStatus = HAL_FLASHEx_Erase(&pEraseInit, &SectorError);
          /* If erase operation was failed, a Flash error code is returned */
 80011f0:	7efb      	ldrb	r3, [r7, #27]
 80011f2:	2b00      	cmp	r3, #0
 80011f4:	f000 8181 	beq.w	80014fa <EE_Init+0x38a>
          if (FlashStatus != HAL_OK)
          {
 80011f8:	7efb      	ldrb	r3, [r7, #27]
 80011fa:	b29b      	uxth	r3, r3
 80011fc:	e185      	b.n	800150a <EE_Init+0x39a>
            return FlashStatus;
          }
        }
      }
 80011fe:	8c3b      	ldrh	r3, [r7, #32]
 8001200:	f64e 62ee 	movw	r2, #61166	; 0xeeee
 8001204:	4293      	cmp	r3, r2
 8001206:	d125      	bne.n	8001254 <EE_Init+0xe4>
      else if (PageStatus1 == RECEIVE_DATA) /* Page0 erased, Page1 receive */
      {
        /* Erase Page0 */
 8001208:	4882      	ldr	r0, [pc, #520]	; (8001414 <EE_Init+0x2a4>)
 800120a:	f000 f98d 	bl	8001528 <EE_VerifyPageFullyErased>
 800120e:	4603      	mov	r3, r0
 8001210:	2b00      	cmp	r3, #0
 8001212:	d10e      	bne.n	8001232 <EE_Init+0xc2>
        if(!EE_VerifyPageFullyErased(PAGE0_BASE_ADDRESS))
        {
 8001214:	f107 0214 	add.w	r2, r7, #20
 8001218:	463b      	mov	r3, r7
 800121a:	4611      	mov	r1, r2
 800121c:	4618      	mov	r0, r3
 800121e:	f005 faef 	bl	8006800 <HAL_FLASHEx_Erase>
 8001222:	4603      	mov	r3, r0
 8001224:	76fb      	strb	r3, [r7, #27]
          FlashStatus = HAL_FLASHEx_Erase(&pEraseInit, &SectorError);
          /* If erase operation was failed, a Flash error code is returned */
 8001226:	7efb      	ldrb	r3, [r7, #27]
 8001228:	2b00      	cmp	r3, #0
 800122a:	d002      	beq.n	8001232 <EE_Init+0xc2>
          if (FlashStatus != HAL_OK)
          {
 800122c:	7efb      	ldrb	r3, [r7, #27]
 800122e:	b29b      	uxth	r3, r3
 8001230:	e16b      	b.n	800150a <EE_Init+0x39a>
            return FlashStatus;
          }
        }
        /* Mark Page1 as valid */
 8001232:	f04f 0200 	mov.w	r2, #0
 8001236:	f04f 0300 	mov.w	r3, #0
 800123a:	4977      	ldr	r1, [pc, #476]	; (8001418 <EE_Init+0x2a8>)
 800123c:	2001      	movs	r0, #1
 800123e:	f005 f92b 	bl	8006498 <HAL_FLASH_Program>
 8001242:	4603      	mov	r3, r0
 8001244:	76fb      	strb	r3, [r7, #27]
        FlashStatus = HAL_FLASH_Program(TYPEPROGRAM_HALFWORD, PAGE1_BASE_ADDRESS, VALID_PAGE);
        /* If program operation was failed, a Flash error code is returned */
 8001246:	7efb      	ldrb	r3, [r7, #27]
 8001248:	2b00      	cmp	r3, #0
 800124a:	f000 8156 	beq.w	80014fa <EE_Init+0x38a>
        if (FlashStatus != HAL_OK)
        {
 800124e:	7efb      	ldrb	r3, [r7, #27]
 8001250:	b29b      	uxth	r3, r3
 8001252:	e15a      	b.n	800150a <EE_Init+0x39a>
          return FlashStatus;
        }
      }
      else /* First EEPROM access (Page0&1 are erased) or invalid state -> format EEPROM */
      {
        /* Erase both Page0 and Page1 and set Page0 as valid page */
 8001254:	f000 f9fe 	bl	8001654 <EE_Format>
 8001258:	4603      	mov	r3, r0
 800125a:	76fb      	strb	r3, [r7, #27]
        FlashStatus = EE_Format();
        /* If erase/program operation was failed, a Flash error code is returned */
 800125c:	7efb      	ldrb	r3, [r7, #27]
 800125e:	2b00      	cmp	r3, #0
 8001260:	f000 814b 	beq.w	80014fa <EE_Init+0x38a>
        if (FlashStatus != HAL_OK)
        {
 8001264:	7efb      	ldrb	r3, [r7, #27]
 8001266:	b29b      	uxth	r3, r3
 8001268:	e14f      	b.n	800150a <EE_Init+0x39a>
          return FlashStatus;
        }
      }
      break;

    case RECEIVE_DATA:
 800126a:	8c3b      	ldrh	r3, [r7, #32]
 800126c:	2b00      	cmp	r3, #0
 800126e:	d163      	bne.n	8001338 <EE_Init+0x1c8>
      if (PageStatus1 == VALID_PAGE) /* Page0 receive, Page1 valid */
      {
        /* Transfer data from Page1 to Page0 */
 8001270:	2300      	movs	r3, #0
 8001272:	84fb      	strh	r3, [r7, #38]	; 0x26
 8001274:	e030      	b.n	80012d8 <EE_Init+0x168>
        for (VarIdx = 0; VarIdx < NB_OF_VAR; VarIdx++)
        {
 8001276:	4b69      	ldr	r3, [pc, #420]	; (800141c <EE_Init+0x2ac>)
 8001278:	881b      	ldrh	r3, [r3, #0]
 800127a:	b29a      	uxth	r2, r3
 800127c:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 800127e:	4968      	ldr	r1, [pc, #416]	; (8001420 <EE_Init+0x2b0>)
 8001280:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 8001284:	429a      	cmp	r2, r3
 8001286:	d101      	bne.n	800128c <EE_Init+0x11c>
          if (( *(__IO uint16_t*)(PAGE0_BASE_ADDRESS + 6)) == VirtAddVarTab[VarIdx])
          {
 8001288:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 800128a:	84bb      	strh	r3, [r7, #36]	; 0x24
            x = VarIdx;
          }
 800128c:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 800128e:	f9b7 3024 	ldrsh.w	r3, [r7, #36]	; 0x24
 8001292:	429a      	cmp	r2, r3
 8001294:	d01d      	beq.n	80012d2 <EE_Init+0x162>
          if (VarIdx != x)
          {
            /* Read the last variables' updates */
 8001296:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8001298:	4a61      	ldr	r2, [pc, #388]	; (8001420 <EE_Init+0x2b0>)
 800129a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800129e:	4961      	ldr	r1, [pc, #388]	; (8001424 <EE_Init+0x2b4>)
 80012a0:	4618      	mov	r0, r3
 80012a2:	f000 f96b 	bl	800157c <EE_ReadVariable>
 80012a6:	4603      	mov	r3, r0
 80012a8:	83bb      	strh	r3, [r7, #28]
            ReadStatus = EE_ReadVariable(VirtAddVarTab[VarIdx], &DataVar);
            /* In case variable corresponding to the virtual address was found */
 80012aa:	8bbb      	ldrh	r3, [r7, #28]
 80012ac:	2b01      	cmp	r3, #1
 80012ae:	d010      	beq.n	80012d2 <EE_Init+0x162>
            if (ReadStatus != 0x1)
            {
              /* Transfer the variable to the Page0 */
 80012b0:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 80012b2:	4a5b      	ldr	r2, [pc, #364]	; (8001420 <EE_Init+0x2b0>)
 80012b4:	f832 2013 	ldrh.w	r2, [r2, r3, lsl #1]
 80012b8:	4b5a      	ldr	r3, [pc, #360]	; (8001424 <EE_Init+0x2b4>)
 80012ba:	881b      	ldrh	r3, [r3, #0]
 80012bc:	4619      	mov	r1, r3
 80012be:	4610      	mov	r0, r2
 80012c0:	f000 fa60 	bl	8001784 <EE_VerifyPageFullWriteVariable>
 80012c4:	4603      	mov	r3, r0
 80012c6:	83fb      	strh	r3, [r7, #30]
              EepromStatus = EE_VerifyPageFullWriteVariable(VirtAddVarTab[VarIdx], DataVar);
              /* If program operation was failed, a Flash error code is returned */
 80012c8:	8bfb      	ldrh	r3, [r7, #30]
 80012ca:	2b00      	cmp	r3, #0
 80012cc:	d001      	beq.n	80012d2 <EE_Init+0x162>
              if (EepromStatus != HAL_OK)
              {
 80012ce:	8bfb      	ldrh	r3, [r7, #30]
 80012d0:	e11b      	b.n	800150a <EE_Init+0x39a>
        /* Transfer data from Page1 to Page0 */
 80012d2:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 80012d4:	3301      	adds	r3, #1
 80012d6:	84fb      	strh	r3, [r7, #38]	; 0x26
 80012d8:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 80012da:	2b03      	cmp	r3, #3
 80012dc:	d9cb      	bls.n	8001276 <EE_Init+0x106>
                return EepromStatus;
              }
            }
          }
        }
        /* Mark Page0 as valid */
 80012de:	f04f 0200 	mov.w	r2, #0
 80012e2:	f04f 0300 	mov.w	r3, #0
 80012e6:	494b      	ldr	r1, [pc, #300]	; (8001414 <EE_Init+0x2a4>)
 80012e8:	2001      	movs	r0, #1
 80012ea:	f005 f8d5 	bl	8006498 <HAL_FLASH_Program>
 80012ee:	4603      	mov	r3, r0
 80012f0:	76fb      	strb	r3, [r7, #27]
        FlashStatus = HAL_FLASH_Program(TYPEPROGRAM_HALFWORD, PAGE0_BASE_ADDRESS, VALID_PAGE);
        /* If program operation was failed, a Flash error code is returned */
 80012f2:	7efb      	ldrb	r3, [r7, #27]
 80012f4:	2b00      	cmp	r3, #0
 80012f6:	d002      	beq.n	80012fe <EE_Init+0x18e>
        if (FlashStatus != HAL_OK)
        {
 80012f8:	7efb      	ldrb	r3, [r7, #27]
 80012fa:	b29b      	uxth	r3, r3
 80012fc:	e105      	b.n	800150a <EE_Init+0x39a>
          return FlashStatus;
        }
 80012fe:	2307      	movs	r3, #7
 8001300:	60bb      	str	r3, [r7, #8]
        pEraseInit.Sector = PAGE1_ID;
 8001302:	2301      	movs	r3, #1
 8001304:	60fb      	str	r3, [r7, #12]
        pEraseInit.NbSectors = 1;
 8001306:	2302      	movs	r3, #2
 8001308:	613b      	str	r3, [r7, #16]
        pEraseInit.VoltageRange = VOLTAGE_RANGE;
        /* Erase Page1 */
 800130a:	4843      	ldr	r0, [pc, #268]	; (8001418 <EE_Init+0x2a8>)
 800130c:	f000 f90c 	bl	8001528 <EE_VerifyPageFullyErased>
 8001310:	4603      	mov	r3, r0
 8001312:	2b00      	cmp	r3, #0
 8001314:	f040 80f3 	bne.w	80014fe <EE_Init+0x38e>
        if(!EE_VerifyPageFullyErased(PAGE1_BASE_ADDRESS))
        {
 8001318:	f107 0214 	add.w	r2, r7, #20
 800131c:	463b      	mov	r3, r7
 800131e:	4611      	mov	r1, r2
 8001320:	4618      	mov	r0, r3
 8001322:	f005 fa6d 	bl	8006800 <HAL_FLASHEx_Erase>
 8001326:	4603      	mov	r3, r0
 8001328:	76fb      	strb	r3, [r7, #27]
          FlashStatus = HAL_FLASHEx_Erase(&pEraseInit, &SectorError);
          /* If erase operation was failed, a Flash error code is returned */
 800132a:	7efb      	ldrb	r3, [r7, #27]
 800132c:	2b00      	cmp	r3, #0
 800132e:	f000 80e6 	beq.w	80014fe <EE_Init+0x38e>
          if (FlashStatus != HAL_OK)
          {
 8001332:	7efb      	ldrb	r3, [r7, #27]
 8001334:	b29b      	uxth	r3, r3
 8001336:	e0e8      	b.n	800150a <EE_Init+0x39a>
            return FlashStatus;
          }
        }
      }
 8001338:	8c3b      	ldrh	r3, [r7, #32]
 800133a:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800133e:	4293      	cmp	r3, r2
 8001340:	d12b      	bne.n	800139a <EE_Init+0x22a>
      else if (PageStatus1 == ERASED) /* Page0 receive, Page1 erased */
      {
 8001342:	2307      	movs	r3, #7
 8001344:	60bb      	str	r3, [r7, #8]
        pEraseInit.Sector = PAGE1_ID;
 8001346:	2301      	movs	r3, #1
 8001348:	60fb      	str	r3, [r7, #12]
        pEraseInit.NbSectors = 1;
 800134a:	2302      	movs	r3, #2
 800134c:	613b      	str	r3, [r7, #16]
        pEraseInit.VoltageRange = VOLTAGE_RANGE;
        /* Erase Page1 */
 800134e:	4832      	ldr	r0, [pc, #200]	; (8001418 <EE_Init+0x2a8>)
 8001350:	f000 f8ea 	bl	8001528 <EE_VerifyPageFullyErased>
 8001354:	4603      	mov	r3, r0
 8001356:	2b00      	cmp	r3, #0
 8001358:	d10e      	bne.n	8001378 <EE_Init+0x208>
        if(!EE_VerifyPageFullyErased(PAGE1_BASE_ADDRESS))
        {
 800135a:	f107 0214 	add.w	r2, r7, #20
 800135e:	463b      	mov	r3, r7
 8001360:	4611      	mov	r1, r2
 8001362:	4618      	mov	r0, r3
 8001364:	f005 fa4c 	bl	8006800 <HAL_FLASHEx_Erase>
 8001368:	4603      	mov	r3, r0
 800136a:	76fb      	strb	r3, [r7, #27]
          FlashStatus = HAL_FLASHEx_Erase(&pEraseInit, &SectorError);
          /* If erase operation was failed, a Flash error code is returned */
 800136c:	7efb      	ldrb	r3, [r7, #27]
 800136e:	2b00      	cmp	r3, #0
 8001370:	d002      	beq.n	8001378 <EE_Init+0x208>
          if (FlashStatus != HAL_OK)
          {
 8001372:	7efb      	ldrb	r3, [r7, #27]
 8001374:	b29b      	uxth	r3, r3
 8001376:	e0c8      	b.n	800150a <EE_Init+0x39a>
            return FlashStatus;
          }
        }
        /* Mark Page0 as valid */
 8001378:	f04f 0200 	mov.w	r2, #0
 800137c:	f04f 0300 	mov.w	r3, #0
 8001380:	4924      	ldr	r1, [pc, #144]	; (8001414 <EE_Init+0x2a4>)
 8001382:	2001      	movs	r0, #1
 8001384:	f005 f888 	bl	8006498 <HAL_FLASH_Program>
 8001388:	4603      	mov	r3, r0
 800138a:	76fb      	strb	r3, [r7, #27]
        FlashStatus = HAL_FLASH_Program(TYPEPROGRAM_HALFWORD, PAGE0_BASE_ADDRESS, VALID_PAGE);
        /* If program operation was failed, a Flash error code is returned */
 800138c:	7efb      	ldrb	r3, [r7, #27]
 800138e:	2b00      	cmp	r3, #0
 8001390:	f000 80b5 	beq.w	80014fe <EE_Init+0x38e>
        if (FlashStatus != HAL_OK)
        {
 8001394:	7efb      	ldrb	r3, [r7, #27]
 8001396:	b29b      	uxth	r3, r3
 8001398:	e0b7      	b.n	800150a <EE_Init+0x39a>
          return FlashStatus;
        }
      }
      else /* Invalid state -> format eeprom */
      {
        /* Erase both Page0 and Page1 and set Page0 as valid page */
 800139a:	f000 f95b 	bl	8001654 <EE_Format>
 800139e:	4603      	mov	r3, r0
 80013a0:	76fb      	strb	r3, [r7, #27]
        FlashStatus = EE_Format();
        /* If erase/program operation was failed, a Flash error code is returned */
 80013a2:	7efb      	ldrb	r3, [r7, #27]
 80013a4:	2b00      	cmp	r3, #0
 80013a6:	f000 80aa 	beq.w	80014fe <EE_Init+0x38e>
        if (FlashStatus != HAL_OK)
        {
 80013aa:	7efb      	ldrb	r3, [r7, #27]
 80013ac:	b29b      	uxth	r3, r3
 80013ae:	e0ac      	b.n	800150a <EE_Init+0x39a>
          return FlashStatus;
        }
      }
      break;

    case VALID_PAGE:
 80013b0:	8c3b      	ldrh	r3, [r7, #32]
 80013b2:	2b00      	cmp	r3, #0
 80013b4:	d10a      	bne.n	80013cc <EE_Init+0x25c>
      if (PageStatus1 == VALID_PAGE) /* Invalid state -> format eeprom */
      {
        /* Erase both Page0 and Page1 and set Page0 as valid page */
 80013b6:	f000 f94d 	bl	8001654 <EE_Format>
 80013ba:	4603      	mov	r3, r0
 80013bc:	76fb      	strb	r3, [r7, #27]
        FlashStatus = EE_Format();
        /* If erase/program operation was failed, a Flash error code is returned */
 80013be:	7efb      	ldrb	r3, [r7, #27]
 80013c0:	2b00      	cmp	r3, #0
 80013c2:	f000 809e 	beq.w	8001502 <EE_Init+0x392>
        if (FlashStatus != HAL_OK)
        {
 80013c6:	7efb      	ldrb	r3, [r7, #27]
 80013c8:	b29b      	uxth	r3, r3
 80013ca:	e09e      	b.n	800150a <EE_Init+0x39a>
          return FlashStatus;
        }
      }
 80013cc:	8c3b      	ldrh	r3, [r7, #32]
 80013ce:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80013d2:	4293      	cmp	r3, r2
 80013d4:	d11b      	bne.n	800140e <EE_Init+0x29e>
      else if (PageStatus1 == ERASED) /* Page0 valid, Page1 erased */
      {
 80013d6:	2307      	movs	r3, #7
 80013d8:	60bb      	str	r3, [r7, #8]
        pEraseInit.Sector = PAGE1_ID;
 80013da:	2301      	movs	r3, #1
 80013dc:	60fb      	str	r3, [r7, #12]
        pEraseInit.NbSectors = 1;
 80013de:	2302      	movs	r3, #2
 80013e0:	613b      	str	r3, [r7, #16]
        pEraseInit.VoltageRange = VOLTAGE_RANGE;
        /* Erase Page1 */
 80013e2:	480d      	ldr	r0, [pc, #52]	; (8001418 <EE_Init+0x2a8>)
 80013e4:	f000 f8a0 	bl	8001528 <EE_VerifyPageFullyErased>
 80013e8:	4603      	mov	r3, r0
 80013ea:	2b00      	cmp	r3, #0
 80013ec:	f040 8089 	bne.w	8001502 <EE_Init+0x392>
        if(!EE_VerifyPageFullyErased(PAGE1_BASE_ADDRESS))
        {
 80013f0:	f107 0214 	add.w	r2, r7, #20
 80013f4:	463b      	mov	r3, r7
 80013f6:	4611      	mov	r1, r2
 80013f8:	4618      	mov	r0, r3
 80013fa:	f005 fa01 	bl	8006800 <HAL_FLASHEx_Erase>
 80013fe:	4603      	mov	r3, r0
 8001400:	76fb      	strb	r3, [r7, #27]
          FlashStatus = HAL_FLASHEx_Erase(&pEraseInit, &SectorError);
          /* If erase operation was failed, a Flash error code is returned */
 8001402:	7efb      	ldrb	r3, [r7, #27]
 8001404:	2b00      	cmp	r3, #0
 8001406:	d07c      	beq.n	8001502 <EE_Init+0x392>
          if (FlashStatus != HAL_OK)
          {
 8001408:	7efb      	ldrb	r3, [r7, #27]
 800140a:	b29b      	uxth	r3, r3
 800140c:	e07d      	b.n	800150a <EE_Init+0x39a>
          }
        }
      }
      else /* Page0 valid, Page1 receive */
      {
        /* Transfer data from Page0 to Page1 */
 800140e:	2300      	movs	r3, #0
 8001410:	84fb      	strh	r3, [r7, #38]	; 0x26
 8001412:	e03a      	b.n	800148a <EE_Init+0x31a>
 8001414:	08008000 	.word	0x08008000
 8001418:	08028000 	.word	0x08028000
 800141c:	08008006 	.word	0x08008006
 8001420:	2000041c 	.word	0x2000041c
 8001424:	20000284 	.word	0x20000284
        for (VarIdx = 0; VarIdx < NB_OF_VAR; VarIdx++)
        {
 8001428:	4b3a      	ldr	r3, [pc, #232]	; (8001514 <EE_Init+0x3a4>)
 800142a:	881b      	ldrh	r3, [r3, #0]
 800142c:	b29a      	uxth	r2, r3
 800142e:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8001430:	4939      	ldr	r1, [pc, #228]	; (8001518 <EE_Init+0x3a8>)
 8001432:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 8001436:	429a      	cmp	r2, r3
 8001438:	d101      	bne.n	800143e <EE_Init+0x2ce>
          if ((*(__IO uint16_t*)(PAGE1_BASE_ADDRESS + 6)) == VirtAddVarTab[VarIdx])
          {
 800143a:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 800143c:	84bb      	strh	r3, [r7, #36]	; 0x24
            x = VarIdx;
          }
 800143e:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 8001440:	f9b7 3024 	ldrsh.w	r3, [r7, #36]	; 0x24
 8001444:	429a      	cmp	r2, r3
 8001446:	d01d      	beq.n	8001484 <EE_Init+0x314>
          if (VarIdx != x)
          {
            /* Read the last variables' updates */
 8001448:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 800144a:	4a33      	ldr	r2, [pc, #204]	; (8001518 <EE_Init+0x3a8>)
 800144c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8001450:	4932      	ldr	r1, [pc, #200]	; (800151c <EE_Init+0x3ac>)
 8001452:	4618      	mov	r0, r3
 8001454:	f000 f892 	bl	800157c <EE_ReadVariable>
 8001458:	4603      	mov	r3, r0
 800145a:	83bb      	strh	r3, [r7, #28]
            ReadStatus = EE_ReadVariable(VirtAddVarTab[VarIdx], &DataVar);
            /* In case variable corresponding to the virtual address was found */
 800145c:	8bbb      	ldrh	r3, [r7, #28]
 800145e:	2b01      	cmp	r3, #1
 8001460:	d010      	beq.n	8001484 <EE_Init+0x314>
            if (ReadStatus != 0x1)
            {
              /* Transfer the variable to the Page1 */
 8001462:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8001464:	4a2c      	ldr	r2, [pc, #176]	; (8001518 <EE_Init+0x3a8>)
 8001466:	f832 2013 	ldrh.w	r2, [r2, r3, lsl #1]
 800146a:	4b2c      	ldr	r3, [pc, #176]	; (800151c <EE_Init+0x3ac>)
 800146c:	881b      	ldrh	r3, [r3, #0]
 800146e:	4619      	mov	r1, r3
 8001470:	4610      	mov	r0, r2
 8001472:	f000 f987 	bl	8001784 <EE_VerifyPageFullWriteVariable>
 8001476:	4603      	mov	r3, r0
 8001478:	83fb      	strh	r3, [r7, #30]
              EepromStatus = EE_VerifyPageFullWriteVariable(VirtAddVarTab[VarIdx], DataVar);
              /* If program operation was failed, a Flash error code is returned */
 800147a:	8bfb      	ldrh	r3, [r7, #30]
 800147c:	2b00      	cmp	r3, #0
 800147e:	d001      	beq.n	8001484 <EE_Init+0x314>
              if (EepromStatus != HAL_OK)
              {
 8001480:	8bfb      	ldrh	r3, [r7, #30]
 8001482:	e042      	b.n	800150a <EE_Init+0x39a>
        /* Transfer data from Page0 to Page1 */
 8001484:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8001486:	3301      	adds	r3, #1
 8001488:	84fb      	strh	r3, [r7, #38]	; 0x26
 800148a:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 800148c:	2b03      	cmp	r3, #3
 800148e:	d9cb      	bls.n	8001428 <EE_Init+0x2b8>
                return EepromStatus;
              }
            }
          }
        }
        /* Mark Page1 as valid */
 8001490:	f04f 0200 	mov.w	r2, #0
 8001494:	f04f 0300 	mov.w	r3, #0
 8001498:	4921      	ldr	r1, [pc, #132]	; (8001520 <EE_Init+0x3b0>)
 800149a:	2001      	movs	r0, #1
 800149c:	f004 fffc 	bl	8006498 <HAL_FLASH_Program>
 80014a0:	4603      	mov	r3, r0
 80014a2:	76fb      	strb	r3, [r7, #27]
        FlashStatus = HAL_FLASH_Program(TYPEPROGRAM_HALFWORD, PAGE1_BASE_ADDRESS, VALID_PAGE);
        /* If program operation was failed, a Flash error code is returned */
 80014a4:	7efb      	ldrb	r3, [r7, #27]
 80014a6:	2b00      	cmp	r3, #0
 80014a8:	d002      	beq.n	80014b0 <EE_Init+0x340>
        if (FlashStatus != HAL_OK)
        {
 80014aa:	7efb      	ldrb	r3, [r7, #27]
 80014ac:	b29b      	uxth	r3, r3
 80014ae:	e02c      	b.n	800150a <EE_Init+0x39a>
          return FlashStatus;
        }
 80014b0:	2306      	movs	r3, #6
 80014b2:	60bb      	str	r3, [r7, #8]
        pEraseInit.Sector = PAGE0_ID;
 80014b4:	2301      	movs	r3, #1
 80014b6:	60fb      	str	r3, [r7, #12]
        pEraseInit.NbSectors = 1;
 80014b8:	2302      	movs	r3, #2
 80014ba:	613b      	str	r3, [r7, #16]
        pEraseInit.VoltageRange = VOLTAGE_RANGE;
        /* Erase Page0 */
 80014bc:	4819      	ldr	r0, [pc, #100]	; (8001524 <EE_Init+0x3b4>)
 80014be:	f000 f833 	bl	8001528 <EE_VerifyPageFullyErased>
 80014c2:	4603      	mov	r3, r0
 80014c4:	2b00      	cmp	r3, #0
 80014c6:	d11c      	bne.n	8001502 <EE_Init+0x392>
        if(!EE_VerifyPageFullyErased(PAGE0_BASE_ADDRESS))
        {
 80014c8:	f107 0214 	add.w	r2, r7, #20
 80014cc:	463b      	mov	r3, r7
 80014ce:	4611      	mov	r1, r2
 80014d0:	4618      	mov	r0, r3
 80014d2:	f005 f995 	bl	8006800 <HAL_FLASHEx_Erase>
 80014d6:	4603      	mov	r3, r0
 80014d8:	76fb      	strb	r3, [r7, #27]
          FlashStatus = HAL_FLASHEx_Erase(&pEraseInit, &SectorError);
          /* If erase operation was failed, a Flash error code is returned */
 80014da:	7efb      	ldrb	r3, [r7, #27]
 80014dc:	2b00      	cmp	r3, #0
 80014de:	d010      	beq.n	8001502 <EE_Init+0x392>
          if (FlashStatus != HAL_OK)
          {
 80014e0:	7efb      	ldrb	r3, [r7, #27]
 80014e2:	b29b      	uxth	r3, r3
 80014e4:	e011      	b.n	800150a <EE_Init+0x39a>
        }
      }
      break;

    default:  /* Any other state -> format eeprom */
      /* Erase both Page0 and Page1 and set Page0 as valid page */
 80014e6:	f000 f8b5 	bl	8001654 <EE_Format>
 80014ea:	4603      	mov	r3, r0
 80014ec:	76fb      	strb	r3, [r7, #27]
      FlashStatus = EE_Format();
      /* If erase/program operation was failed, a Flash error code is returned */
 80014ee:	7efb      	ldrb	r3, [r7, #27]
 80014f0:	2b00      	cmp	r3, #0
 80014f2:	d008      	beq.n	8001506 <EE_Init+0x396>
      if (FlashStatus != HAL_OK)
      {
 80014f4:	7efb      	ldrb	r3, [r7, #27]
 80014f6:	b29b      	uxth	r3, r3
 80014f8:	e007      	b.n	800150a <EE_Init+0x39a>
      }
 80014fa:	bf00      	nop
 80014fc:	e004      	b.n	8001508 <EE_Init+0x398>
      }
 80014fe:	bf00      	nop
 8001500:	e002      	b.n	8001508 <EE_Init+0x398>
      }
 8001502:	bf00      	nop
 8001504:	e000      	b.n	8001508 <EE_Init+0x398>
        return FlashStatus;
      }
 8001506:	bf00      	nop
      break;
  }

 8001508:	2300      	movs	r3, #0
  return HAL_OK;
 800150a:	4618      	mov	r0, r3
 800150c:	3728      	adds	r7, #40	; 0x28
 800150e:	46bd      	mov	sp, r7
 8001510:	bd80      	pop	{r7, pc}
 8001512:	bf00      	nop
 8001514:	08028006 	.word	0x08028006
 8001518:	2000041c 	.word	0x2000041c
 800151c:	20000284 	.word	0x20000284
 8001520:	08028000 	.word	0x08028000
 8001524:	08008000 	.word	0x08008000

08001528 <EE_VerifyPageFullyErased>:
  *     @arg PAGE1_BASE_ADDRESS: Page1 base address
  * @retval page fully erased status:
  *           - 0: if Page not erased
  *           - 1: if Page erased
  */
uint16_t EE_VerifyPageFullyErased(uint32_t Address)
 8001528:	b480      	push	{r7}
 800152a:	b087      	sub	sp, #28
 800152c:	af00      	add	r7, sp, #0
 800152e:	6078      	str	r0, [r7, #4]
{
 8001530:	2301      	movs	r3, #1
 8001532:	617b      	str	r3, [r7, #20]
  uint32_t ReadStatus = 1;
 8001534:	687b      	ldr	r3, [r7, #4]
 8001536:	613b      	str	r3, [r7, #16]
  uint32_t BeginAddress = Address;
 8001538:	f245 5355 	movw	r3, #21845	; 0x5555
 800153c:	81fb      	strh	r3, [r7, #14]
  uint16_t AddressValue = 0x5555;

  /* Check each active page address starting from end */
 800153e:	e00d      	b.n	800155c <EE_VerifyPageFullyErased+0x34>
  while (Address <= (BeginAddress + PAGE_SIZE - 1))
  {
    /* Get the current location content to be compared with virtual address */
 8001540:	687b      	ldr	r3, [r7, #4]
 8001542:	881b      	ldrh	r3, [r3, #0]
 8001544:	81fb      	strh	r3, [r7, #14]
    AddressValue = (*(__IO uint16_t*)Address);

    /* Compare the read address with the virtual address */
 8001546:	89fb      	ldrh	r3, [r7, #14]
 8001548:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800154c:	4293      	cmp	r3, r2
 800154e:	d002      	beq.n	8001556 <EE_VerifyPageFullyErased+0x2e>
    if (AddressValue != ERASED)
    {

      /* In case variable value is read, reset ReadStatus flag */
 8001550:	2300      	movs	r3, #0
 8001552:	617b      	str	r3, [r7, #20]
      ReadStatus = 0;

 8001554:	e00a      	b.n	800156c <EE_VerifyPageFullyErased+0x44>
      break;
    }
    /* Next address location */
 8001556:	687b      	ldr	r3, [r7, #4]
 8001558:	3304      	adds	r3, #4
 800155a:	607b      	str	r3, [r7, #4]
  /* Check each active page address starting from end */
 800155c:	693b      	ldr	r3, [r7, #16]
 800155e:	f503 33ff 	add.w	r3, r3, #130560	; 0x1fe00
 8001562:	f203 13ff 	addw	r3, r3, #511	; 0x1ff
 8001566:	687a      	ldr	r2, [r7, #4]
 8001568:	429a      	cmp	r2, r3
 800156a:	d9e9      	bls.n	8001540 <EE_VerifyPageFullyErased+0x18>
    Address = Address + 4;
  }

  /* Return ReadStatus value: (0: Page not erased, 1: Sector erased) */
 800156c:	697b      	ldr	r3, [r7, #20]
 800156e:	b29b      	uxth	r3, r3
  return ReadStatus;
 8001570:	4618      	mov	r0, r3
 8001572:	371c      	adds	r7, #28
 8001574:	46bd      	mov	sp, r7
 8001576:	f85d 7b04 	ldr.w	r7, [sp], #4
 800157a:	4770      	bx	lr

0800157c <EE_ReadVariable>:
  * @retval Success or error status:
  *           - 0: if variable was found
  *           - 1: if the variable was not found
  *           - NO_VALID_PAGE: if no valid page was found.
  */
uint16_t EE_ReadVariable(uint16_t VirtAddress, uint16_t* Data)
 800157c:	b580      	push	{r7, lr}
 800157e:	b086      	sub	sp, #24
 8001580:	af00      	add	r7, sp, #0
 8001582:	4603      	mov	r3, r0
 8001584:	6039      	str	r1, [r7, #0]
 8001586:	80fb      	strh	r3, [r7, #6]
{
 8001588:	2300      	movs	r3, #0
 800158a:	81fb      	strh	r3, [r7, #14]
  uint16_t ValidPage = PAGE0;
 800158c:	f245 5355 	movw	r3, #21845	; 0x5555
 8001590:	81bb      	strh	r3, [r7, #12]
 8001592:	2301      	movs	r3, #1
 8001594:	82fb      	strh	r3, [r7, #22]
  uint16_t AddressValue = 0x5555, ReadStatus = 1;
 8001596:	4b1c      	ldr	r3, [pc, #112]	; (8001608 <EE_ReadVariable+0x8c>)
 8001598:	613b      	str	r3, [r7, #16]
 800159a:	4b1b      	ldr	r3, [pc, #108]	; (8001608 <EE_ReadVariable+0x8c>)
 800159c:	60bb      	str	r3, [r7, #8]
  uint32_t Address = EEPROM_START_ADDRESS, PageStartAddress = EEPROM_START_ADDRESS;

  /* Get active Page for read operation */
 800159e:	2000      	movs	r0, #0
 80015a0:	f000 f8aa 	bl	80016f8 <EE_FindValidPage>
 80015a4:	4603      	mov	r3, r0
 80015a6:	81fb      	strh	r3, [r7, #14]
  ValidPage = EE_FindValidPage(READ_FROM_VALID_PAGE);

  /* Check if there is no valid page */
 80015a8:	89fb      	ldrh	r3, [r7, #14]
 80015aa:	2bab      	cmp	r3, #171	; 0xab
 80015ac:	d101      	bne.n	80015b2 <EE_ReadVariable+0x36>
  if (ValidPage == NO_VALID_PAGE)
  {
 80015ae:	23ab      	movs	r3, #171	; 0xab
 80015b0:	e026      	b.n	8001600 <EE_ReadVariable+0x84>
    return  NO_VALID_PAGE;
  }

  /* Get the valid Page start Address */
 80015b2:	89fb      	ldrh	r3, [r7, #14]
 80015b4:	045b      	lsls	r3, r3, #17
 80015b6:	f103 6300 	add.w	r3, r3, #134217728	; 0x8000000
 80015ba:	f503 4300 	add.w	r3, r3, #32768	; 0x8000
 80015be:	60bb      	str	r3, [r7, #8]
  PageStartAddress = (uint32_t)(EEPROM_START_ADDRESS + (uint32_t)(ValidPage * PAGE_SIZE));

  /* Get the valid Page end Address */
 80015c0:	89fb      	ldrh	r3, [r7, #14]
 80015c2:	3301      	adds	r3, #1
 80015c4:	045a      	lsls	r2, r3, #17
 80015c6:	4b11      	ldr	r3, [pc, #68]	; (800160c <EE_ReadVariable+0x90>)
 80015c8:	4413      	add	r3, r2
 80015ca:	613b      	str	r3, [r7, #16]
  Address = (uint32_t)((EEPROM_START_ADDRESS - 2) + (uint32_t)((1 + ValidPage) * PAGE_SIZE));

  /* Check each active page address starting from end */
 80015cc:	e012      	b.n	80015f4 <EE_ReadVariable+0x78>
  while (Address > (PageStartAddress + 2))
  {
    /* Get the current location content to be compared with virtual address */
 80015ce:	693b      	ldr	r3, [r7, #16]
 80015d0:	881b      	ldrh	r3, [r3, #0]
 80015d2:	81bb      	strh	r3, [r7, #12]
    AddressValue = (*(__IO uint16_t*)Address);

    /* Compare the read address with the virtual address */
 80015d4:	89ba      	ldrh	r2, [r7, #12]
 80015d6:	88fb      	ldrh	r3, [r7, #6]
 80015d8:	429a      	cmp	r2, r3
 80015da:	d108      	bne.n	80015ee <EE_ReadVariable+0x72>
    if (AddressValue == VirtAddress)
    {
      /* Get content of Address-2 which is variable value */
 80015dc:	693b      	ldr	r3, [r7, #16]
 80015de:	3b02      	subs	r3, #2
 80015e0:	881b      	ldrh	r3, [r3, #0]
 80015e2:	b29a      	uxth	r2, r3
 80015e4:	683b      	ldr	r3, [r7, #0]
 80015e6:	801a      	strh	r2, [r3, #0]
      *Data = (*(__IO uint16_t*)(Address - 2));

      /* In case variable value is read, reset ReadStatus flag */
 80015e8:	2300      	movs	r3, #0
 80015ea:	82fb      	strh	r3, [r7, #22]
      ReadStatus = 0;

 80015ec:	e007      	b.n	80015fe <EE_ReadVariable+0x82>
      break;
    }
    else
    {
      /* Next address location */
 80015ee:	693b      	ldr	r3, [r7, #16]
 80015f0:	3b04      	subs	r3, #4
 80015f2:	613b      	str	r3, [r7, #16]
  /* Check each active page address starting from end */
 80015f4:	68bb      	ldr	r3, [r7, #8]
 80015f6:	3302      	adds	r3, #2
 80015f8:	693a      	ldr	r2, [r7, #16]
 80015fa:	429a      	cmp	r2, r3
 80015fc:	d8e7      	bhi.n	80015ce <EE_ReadVariable+0x52>
      Address = Address - 4;
    }
  }

  /* Return ReadStatus value: (0: variable exist, 1: variable doesn't exist) */
 80015fe:	8afb      	ldrh	r3, [r7, #22]
  return ReadStatus;
 8001600:	4618      	mov	r0, r3
 8001602:	3718      	adds	r7, #24
 8001604:	46bd      	mov	sp, r7
 8001606:	bd80      	pop	{r7, pc}
 8001608:	08008000 	.word	0x08008000
 800160c:	08007ffe 	.word	0x08007ffe

08001610 <EE_WriteVariable>:
  *           - FLASH_COMPLETE: on success
  *           - PAGE_FULL: if valid page is full
  *           - NO_VALID_PAGE: if no valid page was found
  *           - Flash error code: on write Flash error
  */
uint16_t EE_WriteVariable(uint16_t VirtAddress, uint16_t Data)
 8001610:	b580      	push	{r7, lr}
 8001612:	b084      	sub	sp, #16
 8001614:	af00      	add	r7, sp, #0
 8001616:	4603      	mov	r3, r0
 8001618:	460a      	mov	r2, r1
 800161a:	80fb      	strh	r3, [r7, #6]
 800161c:	4613      	mov	r3, r2
 800161e:	80bb      	strh	r3, [r7, #4]
{
 8001620:	2300      	movs	r3, #0
 8001622:	81fb      	strh	r3, [r7, #14]
  uint16_t Status = 0;

  /* Write the variable virtual address and value in the EEPROM */
 8001624:	88ba      	ldrh	r2, [r7, #4]
 8001626:	88fb      	ldrh	r3, [r7, #6]
 8001628:	4611      	mov	r1, r2
 800162a:	4618      	mov	r0, r3
 800162c:	f000 f8aa 	bl	8001784 <EE_VerifyPageFullWriteVariable>
 8001630:	4603      	mov	r3, r0
 8001632:	81fb      	strh	r3, [r7, #14]
  Status = EE_VerifyPageFullWriteVariable(VirtAddress, Data);

  /* In case the EEPROM active page is full */
 8001634:	89fb      	ldrh	r3, [r7, #14]
 8001636:	2b80      	cmp	r3, #128	; 0x80
 8001638:	d107      	bne.n	800164a <EE_WriteVariable+0x3a>
  if (Status == PAGE_FULL)
  {
    /* Perform Page transfer */
 800163a:	88ba      	ldrh	r2, [r7, #4]
 800163c:	88fb      	ldrh	r3, [r7, #6]
 800163e:	4611      	mov	r1, r2
 8001640:	4618      	mov	r0, r3
 8001642:	f000 f8ff 	bl	8001844 <EE_PageTransfer>
 8001646:	4603      	mov	r3, r0
 8001648:	81fb      	strh	r3, [r7, #14]
    Status = EE_PageTransfer(VirtAddress, Data);
  }

  /* Return last operation status */
 800164a:	89fb      	ldrh	r3, [r7, #14]
  return Status;
 800164c:	4618      	mov	r0, r3
 800164e:	3710      	adds	r7, #16
 8001650:	46bd      	mov	sp, r7
 8001652:	bd80      	pop	{r7, pc}

08001654 <EE_Format>:
  * @brief  Erases PAGE and PAGE1 and writes VALID_PAGE header to PAGE
  * @param  None
  * @retval Status of the last operation (Flash write or erase) done during
  *         EEPROM formating
  */
static HAL_StatusTypeDef EE_Format(void)
 8001654:	b580      	push	{r7, lr}
 8001656:	b088      	sub	sp, #32
 8001658:	af00      	add	r7, sp, #0
{
 800165a:	2300      	movs	r3, #0
 800165c:	77fb      	strb	r3, [r7, #31]
  HAL_StatusTypeDef FlashStatus = HAL_OK;
 800165e:	2300      	movs	r3, #0
 8001660:	61bb      	str	r3, [r7, #24]
  uint32_t SectorError = 0;
  FLASH_EraseInitTypeDef pEraseInit;

 8001662:	2300      	movs	r3, #0
 8001664:	607b      	str	r3, [r7, #4]
  pEraseInit.TypeErase = FLASH_TYPEERASE_SECTORS;
 8001666:	2306      	movs	r3, #6
 8001668:	60fb      	str	r3, [r7, #12]
  pEraseInit.Sector = PAGE0_ID;
 800166a:	2301      	movs	r3, #1
 800166c:	613b      	str	r3, [r7, #16]
  pEraseInit.NbSectors = 1;
 800166e:	2302      	movs	r3, #2
 8001670:	617b      	str	r3, [r7, #20]
  pEraseInit.VoltageRange = VOLTAGE_RANGE;
  /* Erase Page0 */
 8001672:	481f      	ldr	r0, [pc, #124]	; (80016f0 <EE_Format+0x9c>)
 8001674:	f7ff ff58 	bl	8001528 <EE_VerifyPageFullyErased>
 8001678:	4603      	mov	r3, r0
 800167a:	2b00      	cmp	r3, #0
 800167c:	d10d      	bne.n	800169a <EE_Format+0x46>
  if(!EE_VerifyPageFullyErased(PAGE0_BASE_ADDRESS))
  {
 800167e:	f107 0218 	add.w	r2, r7, #24
 8001682:	1d3b      	adds	r3, r7, #4
 8001684:	4611      	mov	r1, r2
 8001686:	4618      	mov	r0, r3
 8001688:	f005 f8ba 	bl	8006800 <HAL_FLASHEx_Erase>
 800168c:	4603      	mov	r3, r0
 800168e:	77fb      	strb	r3, [r7, #31]
    FlashStatus = HAL_FLASHEx_Erase(&pEraseInit, &SectorError);
    /* If erase operation was failed, a Flash error code is returned */
 8001690:	7ffb      	ldrb	r3, [r7, #31]
 8001692:	2b00      	cmp	r3, #0
 8001694:	d001      	beq.n	800169a <EE_Format+0x46>
    if (FlashStatus != HAL_OK)
    {
 8001696:	7ffb      	ldrb	r3, [r7, #31]
 8001698:	e025      	b.n	80016e6 <EE_Format+0x92>
      return FlashStatus;
    }
  }
  /* Set Page0 as valid page: Write VALID_PAGE at Page0 base address */
 800169a:	f04f 0200 	mov.w	r2, #0
 800169e:	f04f 0300 	mov.w	r3, #0
 80016a2:	4913      	ldr	r1, [pc, #76]	; (80016f0 <EE_Format+0x9c>)
 80016a4:	2001      	movs	r0, #1
 80016a6:	f004 fef7 	bl	8006498 <HAL_FLASH_Program>
 80016aa:	4603      	mov	r3, r0
 80016ac:	77fb      	strb	r3, [r7, #31]
  FlashStatus = HAL_FLASH_Program(TYPEPROGRAM_HALFWORD, PAGE0_BASE_ADDRESS, VALID_PAGE);
  /* If program operation was failed, a Flash error code is returned */
 80016ae:	7ffb      	ldrb	r3, [r7, #31]
 80016b0:	2b00      	cmp	r3, #0
 80016b2:	d001      	beq.n	80016b8 <EE_Format+0x64>
  if (FlashStatus != HAL_OK)
  {
 80016b4:	7ffb      	ldrb	r3, [r7, #31]
 80016b6:	e016      	b.n	80016e6 <EE_Format+0x92>
    return FlashStatus;
  }

 80016b8:	2307      	movs	r3, #7
 80016ba:	60fb      	str	r3, [r7, #12]
  pEraseInit.Sector = PAGE1_ID;
  /* Erase Page1 */
 80016bc:	480d      	ldr	r0, [pc, #52]	; (80016f4 <EE_Format+0xa0>)
 80016be:	f7ff ff33 	bl	8001528 <EE_VerifyPageFullyErased>
 80016c2:	4603      	mov	r3, r0
 80016c4:	2b00      	cmp	r3, #0
 80016c6:	d10d      	bne.n	80016e4 <EE_Format+0x90>
  if(!EE_VerifyPageFullyErased(PAGE1_BASE_ADDRESS))
  {
 80016c8:	f107 0218 	add.w	r2, r7, #24
 80016cc:	1d3b      	adds	r3, r7, #4
 80016ce:	4611      	mov	r1, r2
 80016d0:	4618      	mov	r0, r3
 80016d2:	f005 f895 	bl	8006800 <HAL_FLASHEx_Erase>
 80016d6:	4603      	mov	r3, r0
 80016d8:	77fb      	strb	r3, [r7, #31]
    FlashStatus = HAL_FLASHEx_Erase(&pEraseInit, &SectorError);
    /* If erase operation was failed, a Flash error code is returned */
 80016da:	7ffb      	ldrb	r3, [r7, #31]
 80016dc:	2b00      	cmp	r3, #0
 80016de:	d001      	beq.n	80016e4 <EE_Format+0x90>
    if (FlashStatus != HAL_OK)
    {
 80016e0:	7ffb      	ldrb	r3, [r7, #31]
 80016e2:	e000      	b.n	80016e6 <EE_Format+0x92>
      return FlashStatus;
    }
  }

 80016e4:	2300      	movs	r3, #0
  return HAL_OK;
 80016e6:	4618      	mov	r0, r3
 80016e8:	3720      	adds	r7, #32
 80016ea:	46bd      	mov	sp, r7
 80016ec:	bd80      	pop	{r7, pc}
 80016ee:	bf00      	nop
 80016f0:	08008000 	.word	0x08008000
 80016f4:	08028000 	.word	0x08028000

080016f8 <EE_FindValidPage>:
  *     @arg READ_FROM_VALID_PAGE: read operation from valid page
  *     @arg WRITE_IN_VALID_PAGE: write operation from valid page
  * @retval Valid page number (PAGE or PAGE1) or NO_VALID_PAGE in case
  *   of no valid page was found
  */
static uint16_t EE_FindValidPage(uint8_t Operation)
 80016f8:	b480      	push	{r7}
 80016fa:	b085      	sub	sp, #20
 80016fc:	af00      	add	r7, sp, #0
 80016fe:	4603      	mov	r3, r0
 8001700:	71fb      	strb	r3, [r7, #7]
{
 8001702:	2306      	movs	r3, #6
 8001704:	81fb      	strh	r3, [r7, #14]
 8001706:	2306      	movs	r3, #6
 8001708:	81bb      	strh	r3, [r7, #12]
  uint16_t PageStatus0 = 6, PageStatus1 = 6;

  /* Get Page0 actual status */
 800170a:	4b1c      	ldr	r3, [pc, #112]	; (800177c <EE_FindValidPage+0x84>)
 800170c:	881b      	ldrh	r3, [r3, #0]
 800170e:	81fb      	strh	r3, [r7, #14]
  PageStatus0 = (*(__IO uint16_t*)PAGE0_BASE_ADDRESS);

  /* Get Page1 actual status */
 8001710:	4b1b      	ldr	r3, [pc, #108]	; (8001780 <EE_FindValidPage+0x88>)
 8001712:	881b      	ldrh	r3, [r3, #0]
 8001714:	81bb      	strh	r3, [r7, #12]
  PageStatus1 = (*(__IO uint16_t*)PAGE1_BASE_ADDRESS);

  /* Write or read operation */
 8001716:	79fb      	ldrb	r3, [r7, #7]
 8001718:	2b00      	cmp	r3, #0
 800171a:	d01b      	beq.n	8001754 <EE_FindValidPage+0x5c>
 800171c:	2b01      	cmp	r3, #1
 800171e:	d125      	bne.n	800176c <EE_FindValidPage+0x74>
  switch (Operation)
  {
    case WRITE_IN_VALID_PAGE:   /* ---- Write operation ---- */
 8001720:	89bb      	ldrh	r3, [r7, #12]
 8001722:	2b00      	cmp	r3, #0
 8001724:	d108      	bne.n	8001738 <EE_FindValidPage+0x40>
      if (PageStatus1 == VALID_PAGE)
      {
        /* Page0 receiving data */
 8001726:	89fb      	ldrh	r3, [r7, #14]
 8001728:	f64e 62ee 	movw	r2, #61166	; 0xeeee
 800172c:	4293      	cmp	r3, r2
 800172e:	d101      	bne.n	8001734 <EE_FindValidPage+0x3c>
        if (PageStatus0 == RECEIVE_DATA)
        {
 8001730:	2300      	movs	r3, #0
 8001732:	e01c      	b.n	800176e <EE_FindValidPage+0x76>
          return PAGE0;         /* Page0 valid */
        }
        else
        {
 8001734:	2301      	movs	r3, #1
 8001736:	e01a      	b.n	800176e <EE_FindValidPage+0x76>
          return PAGE1;         /* Page1 valid */
        }
      }
 8001738:	89fb      	ldrh	r3, [r7, #14]
 800173a:	2b00      	cmp	r3, #0
 800173c:	d108      	bne.n	8001750 <EE_FindValidPage+0x58>
      else if (PageStatus0 == VALID_PAGE)
      {
        /* Page1 receiving data */
 800173e:	89bb      	ldrh	r3, [r7, #12]
 8001740:	f64e 62ee 	movw	r2, #61166	; 0xeeee
 8001744:	4293      	cmp	r3, r2
 8001746:	d101      	bne.n	800174c <EE_FindValidPage+0x54>
        if (PageStatus1 == RECEIVE_DATA)
        {
 8001748:	2301      	movs	r3, #1
 800174a:	e010      	b.n	800176e <EE_FindValidPage+0x76>
          return PAGE1;         /* Page1 valid */
        }
        else
        {
 800174c:	2300      	movs	r3, #0
 800174e:	e00e      	b.n	800176e <EE_FindValidPage+0x76>
          return PAGE0;         /* Page0 valid */
        }
      }
      else
      {
 8001750:	23ab      	movs	r3, #171	; 0xab
 8001752:	e00c      	b.n	800176e <EE_FindValidPage+0x76>
        return NO_VALID_PAGE;   /* No valid Page */
      }

    case READ_FROM_VALID_PAGE:  /* ---- Read operation ---- */
 8001754:	89fb      	ldrh	r3, [r7, #14]
 8001756:	2b00      	cmp	r3, #0
 8001758:	d101      	bne.n	800175e <EE_FindValidPage+0x66>
      if (PageStatus0 == VALID_PAGE)
      {
 800175a:	2300      	movs	r3, #0
 800175c:	e007      	b.n	800176e <EE_FindValidPage+0x76>
        return PAGE0;           /* Page0 valid */
      }
 800175e:	89bb      	ldrh	r3, [r7, #12]
 8001760:	2b00      	cmp	r3, #0
 8001762:	d101      	bne.n	8001768 <EE_FindValidPage+0x70>
      else if (PageStatus1 == VALID_PAGE)
      {
 8001764:	2301      	movs	r3, #1
 8001766:	e002      	b.n	800176e <EE_FindValidPage+0x76>
        return PAGE1;           /* Page1 valid */
      }
      else
      {
 8001768:	23ab      	movs	r3, #171	; 0xab
 800176a:	e000      	b.n	800176e <EE_FindValidPage+0x76>
        return NO_VALID_PAGE ;  /* No valid Page */
      }

    default:
 800176c:	2300      	movs	r3, #0
      return PAGE0;             /* Page0 valid */
  }
 800176e:	4618      	mov	r0, r3
 8001770:	3714      	adds	r7, #20
 8001772:	46bd      	mov	sp, r7
 8001774:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001778:	4770      	bx	lr
 800177a:	bf00      	nop
 800177c:	08008000 	.word	0x08008000
 8001780:	08028000 	.word	0x08028000

08001784 <EE_VerifyPageFullWriteVariable>:
  *           - FLASH_COMPLETE: on success
  *           - PAGE_FULL: if valid page is full
  *           - NO_VALID_PAGE: if no valid page was found
  *           - Flash error code: on write Flash error
  */
static uint16_t EE_VerifyPageFullWriteVariable(uint16_t VirtAddress, uint16_t Data)
 8001784:	b590      	push	{r4, r7, lr}
 8001786:	b087      	sub	sp, #28
 8001788:	af00      	add	r7, sp, #0
 800178a:	4603      	mov	r3, r0
 800178c:	460a      	mov	r2, r1
 800178e:	80fb      	strh	r3, [r7, #6]
 8001790:	4613      	mov	r3, r2
 8001792:	80bb      	strh	r3, [r7, #4]
{
 8001794:	2300      	movs	r3, #0
 8001796:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef FlashStatus = HAL_OK;
 8001798:	2300      	movs	r3, #0
 800179a:	823b      	strh	r3, [r7, #16]
  uint16_t ValidPage = PAGE0;
 800179c:	4b26      	ldr	r3, [pc, #152]	; (8001838 <EE_VerifyPageFullWriteVariable+0xb4>)
 800179e:	617b      	str	r3, [r7, #20]
 80017a0:	4b26      	ldr	r3, [pc, #152]	; (800183c <EE_VerifyPageFullWriteVariable+0xb8>)
 80017a2:	60fb      	str	r3, [r7, #12]
  uint32_t Address = EEPROM_START_ADDRESS, PageEndAddress = EEPROM_START_ADDRESS+PAGE_SIZE;

  /* Get valid Page for write operation */
 80017a4:	2001      	movs	r0, #1
 80017a6:	f7ff ffa7 	bl	80016f8 <EE_FindValidPage>
 80017aa:	4603      	mov	r3, r0
 80017ac:	823b      	strh	r3, [r7, #16]
  ValidPage = EE_FindValidPage(WRITE_IN_VALID_PAGE);

  /* Check if there is no valid page */
 80017ae:	8a3b      	ldrh	r3, [r7, #16]
 80017b0:	2bab      	cmp	r3, #171	; 0xab
 80017b2:	d101      	bne.n	80017b8 <EE_VerifyPageFullWriteVariable+0x34>
  if (ValidPage == NO_VALID_PAGE)
  {
 80017b4:	23ab      	movs	r3, #171	; 0xab
 80017b6:	e03a      	b.n	800182e <EE_VerifyPageFullWriteVariable+0xaa>
    return  NO_VALID_PAGE;
  }

  /* Get the valid Page start Address */
 80017b8:	8a3b      	ldrh	r3, [r7, #16]
 80017ba:	045b      	lsls	r3, r3, #17
 80017bc:	f103 6300 	add.w	r3, r3, #134217728	; 0x8000000
 80017c0:	f503 4300 	add.w	r3, r3, #32768	; 0x8000
 80017c4:	617b      	str	r3, [r7, #20]
  Address = (uint32_t)(EEPROM_START_ADDRESS + (uint32_t)(ValidPage * PAGE_SIZE));

  /* Get the valid Page end Address */
 80017c6:	8a3b      	ldrh	r3, [r7, #16]
 80017c8:	3301      	adds	r3, #1
 80017ca:	045a      	lsls	r2, r3, #17
 80017cc:	4b1c      	ldr	r3, [pc, #112]	; (8001840 <EE_VerifyPageFullWriteVariable+0xbc>)
 80017ce:	4413      	add	r3, r2
 80017d0:	60fb      	str	r3, [r7, #12]
  PageEndAddress = (uint32_t)((EEPROM_START_ADDRESS - 1) + (uint32_t)((ValidPage + 1) * PAGE_SIZE));

  /* Check each active page address starting from begining */
 80017d2:	e027      	b.n	8001824 <EE_VerifyPageFullWriteVariable+0xa0>
  while (Address < PageEndAddress)
  {
    /* Verify if Address and Address+2 contents are 0xFFFFFFFF */
 80017d4:	697b      	ldr	r3, [r7, #20]
 80017d6:	681b      	ldr	r3, [r3, #0]
 80017d8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80017dc:	d11f      	bne.n	800181e <EE_VerifyPageFullWriteVariable+0x9a>
    if ((*(__IO uint32_t*)Address) == 0xFFFFFFFF)
    {
      /* Set variable data */
 80017de:	88bb      	ldrh	r3, [r7, #4]
 80017e0:	f04f 0400 	mov.w	r4, #0
 80017e4:	461a      	mov	r2, r3
 80017e6:	4623      	mov	r3, r4
 80017e8:	6979      	ldr	r1, [r7, #20]
 80017ea:	2001      	movs	r0, #1
 80017ec:	f004 fe54 	bl	8006498 <HAL_FLASH_Program>
 80017f0:	4603      	mov	r3, r0
 80017f2:	74fb      	strb	r3, [r7, #19]
      FlashStatus = HAL_FLASH_Program(TYPEPROGRAM_HALFWORD, Address, Data);
      /* If program operation was failed, a Flash error code is returned */
 80017f4:	7cfb      	ldrb	r3, [r7, #19]
 80017f6:	2b00      	cmp	r3, #0
 80017f8:	d002      	beq.n	8001800 <EE_VerifyPageFullWriteVariable+0x7c>
      if (FlashStatus != HAL_OK)
      {
 80017fa:	7cfb      	ldrb	r3, [r7, #19]
 80017fc:	b29b      	uxth	r3, r3
 80017fe:	e016      	b.n	800182e <EE_VerifyPageFullWriteVariable+0xaa>
        return FlashStatus;
      }
      /* Set variable virtual address */
 8001800:	697b      	ldr	r3, [r7, #20]
 8001802:	1c99      	adds	r1, r3, #2
 8001804:	88fb      	ldrh	r3, [r7, #6]
 8001806:	f04f 0400 	mov.w	r4, #0
 800180a:	461a      	mov	r2, r3
 800180c:	4623      	mov	r3, r4
 800180e:	2001      	movs	r0, #1
 8001810:	f004 fe42 	bl	8006498 <HAL_FLASH_Program>
 8001814:	4603      	mov	r3, r0
 8001816:	74fb      	strb	r3, [r7, #19]
      FlashStatus = HAL_FLASH_Program(TYPEPROGRAM_HALFWORD, Address + 2, VirtAddress);
      /* Return program operation status */
 8001818:	7cfb      	ldrb	r3, [r7, #19]
 800181a:	b29b      	uxth	r3, r3
 800181c:	e007      	b.n	800182e <EE_VerifyPageFullWriteVariable+0xaa>
      return FlashStatus;
    }
    else
    {
      /* Next address location */
 800181e:	697b      	ldr	r3, [r7, #20]
 8001820:	3304      	adds	r3, #4
 8001822:	617b      	str	r3, [r7, #20]
  /* Check each active page address starting from begining */
 8001824:	697a      	ldr	r2, [r7, #20]
 8001826:	68fb      	ldr	r3, [r7, #12]
 8001828:	429a      	cmp	r2, r3
 800182a:	d3d3      	bcc.n	80017d4 <EE_VerifyPageFullWriteVariable+0x50>
      Address = Address + 4;
    }
  }

  /* Return PAGE_FULL in case the valid page is full */
 800182c:	2380      	movs	r3, #128	; 0x80
  return PAGE_FULL;
 800182e:	4618      	mov	r0, r3
 8001830:	371c      	adds	r7, #28
 8001832:	46bd      	mov	sp, r7
 8001834:	bd90      	pop	{r4, r7, pc}
 8001836:	bf00      	nop
 8001838:	08008000 	.word	0x08008000
 800183c:	08028000 	.word	0x08028000
 8001840:	08007fff 	.word	0x08007fff

08001844 <EE_PageTransfer>:
  *           - FLASH_COMPLETE: on success
  *           - PAGE_FULL: if valid page is full
  *           - NO_VALID_PAGE: if no valid page was found
  *           - Flash error code: on write Flash error
  */
static uint16_t EE_PageTransfer(uint16_t VirtAddress, uint16_t Data)
 8001844:	b580      	push	{r7, lr}
 8001846:	b08c      	sub	sp, #48	; 0x30
 8001848:	af00      	add	r7, sp, #0
 800184a:	4603      	mov	r3, r0
 800184c:	460a      	mov	r2, r1
 800184e:	80fb      	strh	r3, [r7, #6]
 8001850:	4613      	mov	r3, r2
 8001852:	80bb      	strh	r3, [r7, #4]
{
 8001854:	2300      	movs	r3, #0
 8001856:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  HAL_StatusTypeDef FlashStatus = HAL_OK;
 800185a:	4b54      	ldr	r3, [pc, #336]	; (80019ac <EE_PageTransfer+0x168>)
 800185c:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t NewPageAddress = EEPROM_START_ADDRESS;
 800185e:	2300      	movs	r3, #0
 8001860:	857b      	strh	r3, [r7, #42]	; 0x2a
  uint16_t OldPageId=0;
 8001862:	2300      	movs	r3, #0
 8001864:	84bb      	strh	r3, [r7, #36]	; 0x24
 8001866:	2300      	movs	r3, #0
 8001868:	853b      	strh	r3, [r7, #40]	; 0x28
  uint16_t ValidPage = PAGE0, VarIdx = 0;
 800186a:	2300      	movs	r3, #0
 800186c:	847b      	strh	r3, [r7, #34]	; 0x22
 800186e:	2300      	movs	r3, #0
 8001870:	843b      	strh	r3, [r7, #32]
  uint16_t EepromStatus = 0, ReadStatus = 0;
 8001872:	2300      	movs	r3, #0
 8001874:	61fb      	str	r3, [r7, #28]
  uint32_t SectorError = 0;
  FLASH_EraseInitTypeDef pEraseInit;

  /* Get active Page for read operation */
 8001876:	2000      	movs	r0, #0
 8001878:	f7ff ff3e 	bl	80016f8 <EE_FindValidPage>
 800187c:	4603      	mov	r3, r0
 800187e:	84bb      	strh	r3, [r7, #36]	; 0x24
  ValidPage = EE_FindValidPage(READ_FROM_VALID_PAGE);

 8001880:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8001882:	2b01      	cmp	r3, #1
 8001884:	d104      	bne.n	8001890 <EE_PageTransfer+0x4c>
  if (ValidPage == PAGE1)       /* Page1 valid */
  {
    /* New page address where variable will be moved to */
 8001886:	4b49      	ldr	r3, [pc, #292]	; (80019ac <EE_PageTransfer+0x168>)
 8001888:	62fb      	str	r3, [r7, #44]	; 0x2c
    NewPageAddress = PAGE0_BASE_ADDRESS;

    /* Old page ID where variable will be taken from */
 800188a:	2307      	movs	r3, #7
 800188c:	857b      	strh	r3, [r7, #42]	; 0x2a
 800188e:	e009      	b.n	80018a4 <EE_PageTransfer+0x60>
    OldPageId = PAGE1_ID;
  }
 8001890:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8001892:	2b00      	cmp	r3, #0
 8001894:	d104      	bne.n	80018a0 <EE_PageTransfer+0x5c>
  else if (ValidPage == PAGE0)  /* Page0 valid */
  {
    /* New page address  where variable will be moved to */
 8001896:	4b46      	ldr	r3, [pc, #280]	; (80019b0 <EE_PageTransfer+0x16c>)
 8001898:	62fb      	str	r3, [r7, #44]	; 0x2c
    NewPageAddress = PAGE1_BASE_ADDRESS;

    /* Old page ID where variable will be taken from */
 800189a:	2306      	movs	r3, #6
 800189c:	857b      	strh	r3, [r7, #42]	; 0x2a
 800189e:	e001      	b.n	80018a4 <EE_PageTransfer+0x60>
    OldPageId = PAGE0_ID;
  }
  else
  {
 80018a0:	23ab      	movs	r3, #171	; 0xab
 80018a2:	e07e      	b.n	80019a2 <EE_PageTransfer+0x15e>
    return NO_VALID_PAGE;       /* No valid Page */
  }

  /* Set the new Page status to RECEIVE_DATA status */
 80018a4:	f64e 62ee 	movw	r2, #61166	; 0xeeee
 80018a8:	f04f 0300 	mov.w	r3, #0
 80018ac:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80018ae:	2001      	movs	r0, #1
 80018b0:	f004 fdf2 	bl	8006498 <HAL_FLASH_Program>
 80018b4:	4603      	mov	r3, r0
 80018b6:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  FlashStatus = HAL_FLASH_Program(TYPEPROGRAM_HALFWORD, NewPageAddress, RECEIVE_DATA);
  /* If program operation was failed, a Flash error code is returned */
 80018ba:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80018be:	2b00      	cmp	r3, #0
 80018c0:	d003      	beq.n	80018ca <EE_PageTransfer+0x86>
  if (FlashStatus != HAL_OK)
  {
 80018c2:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80018c6:	b29b      	uxth	r3, r3
 80018c8:	e06b      	b.n	80019a2 <EE_PageTransfer+0x15e>
    return FlashStatus;
  }

  /* Write the variable passed as parameter in the new active page */
 80018ca:	88ba      	ldrh	r2, [r7, #4]
 80018cc:	88fb      	ldrh	r3, [r7, #6]
 80018ce:	4611      	mov	r1, r2
 80018d0:	4618      	mov	r0, r3
 80018d2:	f7ff ff57 	bl	8001784 <EE_VerifyPageFullWriteVariable>
 80018d6:	4603      	mov	r3, r0
 80018d8:	847b      	strh	r3, [r7, #34]	; 0x22
  EepromStatus = EE_VerifyPageFullWriteVariable(VirtAddress, Data);
  /* If program operation was failed, a Flash error code is returned */
 80018da:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 80018dc:	2b00      	cmp	r3, #0
 80018de:	d001      	beq.n	80018e4 <EE_PageTransfer+0xa0>
  if (EepromStatus != HAL_OK)
  {
 80018e0:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 80018e2:	e05e      	b.n	80019a2 <EE_PageTransfer+0x15e>
    return EepromStatus;
  }

  /* Transfer process: transfer variables from old to the new active page */
 80018e4:	2300      	movs	r3, #0
 80018e6:	853b      	strh	r3, [r7, #40]	; 0x28
 80018e8:	e027      	b.n	800193a <EE_PageTransfer+0xf6>
  for (VarIdx = 0; VarIdx < NB_OF_VAR; VarIdx++)
  {
 80018ea:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 80018ec:	4a31      	ldr	r2, [pc, #196]	; (80019b4 <EE_PageTransfer+0x170>)
 80018ee:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80018f2:	88fa      	ldrh	r2, [r7, #6]
 80018f4:	429a      	cmp	r2, r3
 80018f6:	d01d      	beq.n	8001934 <EE_PageTransfer+0xf0>
    if (VirtAddVarTab[VarIdx] != VirtAddress)  /* Check each variable except the one passed as parameter */
    {
      /* Read the other last variable updates */
 80018f8:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 80018fa:	4a2e      	ldr	r2, [pc, #184]	; (80019b4 <EE_PageTransfer+0x170>)
 80018fc:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8001900:	492d      	ldr	r1, [pc, #180]	; (80019b8 <EE_PageTransfer+0x174>)
 8001902:	4618      	mov	r0, r3
 8001904:	f7ff fe3a 	bl	800157c <EE_ReadVariable>
 8001908:	4603      	mov	r3, r0
 800190a:	843b      	strh	r3, [r7, #32]
      ReadStatus = EE_ReadVariable(VirtAddVarTab[VarIdx], &DataVar);
      /* In case variable corresponding to the virtual address was found */
 800190c:	8c3b      	ldrh	r3, [r7, #32]
 800190e:	2b01      	cmp	r3, #1
 8001910:	d010      	beq.n	8001934 <EE_PageTransfer+0xf0>
      if (ReadStatus != 0x1)
      {
        /* Transfer the variable to the new active page */
 8001912:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8001914:	4a27      	ldr	r2, [pc, #156]	; (80019b4 <EE_PageTransfer+0x170>)
 8001916:	f832 2013 	ldrh.w	r2, [r2, r3, lsl #1]
 800191a:	4b27      	ldr	r3, [pc, #156]	; (80019b8 <EE_PageTransfer+0x174>)
 800191c:	881b      	ldrh	r3, [r3, #0]
 800191e:	4619      	mov	r1, r3
 8001920:	4610      	mov	r0, r2
 8001922:	f7ff ff2f 	bl	8001784 <EE_VerifyPageFullWriteVariable>
 8001926:	4603      	mov	r3, r0
 8001928:	847b      	strh	r3, [r7, #34]	; 0x22
        EepromStatus = EE_VerifyPageFullWriteVariable(VirtAddVarTab[VarIdx], DataVar);
        /* If program operation was failed, a Flash error code is returned */
 800192a:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 800192c:	2b00      	cmp	r3, #0
 800192e:	d001      	beq.n	8001934 <EE_PageTransfer+0xf0>
        if (EepromStatus != HAL_OK)
        {
 8001930:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8001932:	e036      	b.n	80019a2 <EE_PageTransfer+0x15e>
  /* Transfer process: transfer variables from old to the new active page */
 8001934:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8001936:	3301      	adds	r3, #1
 8001938:	853b      	strh	r3, [r7, #40]	; 0x28
 800193a:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 800193c:	2b03      	cmp	r3, #3
 800193e:	d9d4      	bls.n	80018ea <EE_PageTransfer+0xa6>
          return EepromStatus;
        }
      }
    }
  }

 8001940:	2300      	movs	r3, #0
 8001942:	60bb      	str	r3, [r7, #8]
  pEraseInit.TypeErase = TYPEERASE_SECTORS;
 8001944:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 8001946:	613b      	str	r3, [r7, #16]
  pEraseInit.Sector = OldPageId;
 8001948:	2301      	movs	r3, #1
 800194a:	617b      	str	r3, [r7, #20]
  pEraseInit.NbSectors = 1;
 800194c:	2302      	movs	r3, #2
 800194e:	61bb      	str	r3, [r7, #24]
  pEraseInit.VoltageRange = VOLTAGE_RANGE;

  /* Erase the old Page: Set old Page status to ERASED status */
 8001950:	f107 021c 	add.w	r2, r7, #28
 8001954:	f107 0308 	add.w	r3, r7, #8
 8001958:	4611      	mov	r1, r2
 800195a:	4618      	mov	r0, r3
 800195c:	f004 ff50 	bl	8006800 <HAL_FLASHEx_Erase>
 8001960:	4603      	mov	r3, r0
 8001962:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  FlashStatus = HAL_FLASHEx_Erase(&pEraseInit, &SectorError);
  /* If erase operation was failed, a Flash error code is returned */
 8001966:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800196a:	2b00      	cmp	r3, #0
 800196c:	d003      	beq.n	8001976 <EE_PageTransfer+0x132>
  if (FlashStatus != HAL_OK)
  {
 800196e:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8001972:	b29b      	uxth	r3, r3
 8001974:	e015      	b.n	80019a2 <EE_PageTransfer+0x15e>
    return FlashStatus;
  }

  /* Set new Page status to VALID_PAGE status */
 8001976:	f04f 0200 	mov.w	r2, #0
 800197a:	f04f 0300 	mov.w	r3, #0
 800197e:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8001980:	2001      	movs	r0, #1
 8001982:	f004 fd89 	bl	8006498 <HAL_FLASH_Program>
 8001986:	4603      	mov	r3, r0
 8001988:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  FlashStatus = HAL_FLASH_Program(TYPEPROGRAM_HALFWORD, NewPageAddress, VALID_PAGE);
  /* If program operation was failed, a Flash error code is returned */
 800198c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8001990:	2b00      	cmp	r3, #0
 8001992:	d003      	beq.n	800199c <EE_PageTransfer+0x158>
  if (FlashStatus != HAL_OK)
  {
 8001994:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8001998:	b29b      	uxth	r3, r3
 800199a:	e002      	b.n	80019a2 <EE_PageTransfer+0x15e>
    return FlashStatus;
  }

  /* Return last operation flash status */
 800199c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80019a0:	b29b      	uxth	r3, r3
  return FlashStatus;
 80019a2:	4618      	mov	r0, r3
 80019a4:	3730      	adds	r7, #48	; 0x30
 80019a6:	46bd      	mov	sp, r7
 80019a8:	bd80      	pop	{r7, pc}
 80019aa:	bf00      	nop
 80019ac:	08008000 	.word	0x08008000
 80019b0:	08028000 	.word	0x08028000
 80019b4:	2000041c 	.word	0x2000041c
 80019b8:	20000284 	.word	0x20000284

080019bc <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 80019bc:	b580      	push	{r7, lr}
 80019be:	b08a      	sub	sp, #40	; 0x28
 80019c0:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80019c2:	f107 0314 	add.w	r3, r7, #20
 80019c6:	2200      	movs	r2, #0
 80019c8:	601a      	str	r2, [r3, #0]
 80019ca:	605a      	str	r2, [r3, #4]
 80019cc:	609a      	str	r2, [r3, #8]
 80019ce:	60da      	str	r2, [r3, #12]
 80019d0:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80019d2:	2300      	movs	r3, #0
 80019d4:	613b      	str	r3, [r7, #16]
 80019d6:	4b2e      	ldr	r3, [pc, #184]	; (8001a90 <MX_GPIO_Init+0xd4>)
 80019d8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80019da:	4a2d      	ldr	r2, [pc, #180]	; (8001a90 <MX_GPIO_Init+0xd4>)
 80019dc:	f043 0304 	orr.w	r3, r3, #4
 80019e0:	6313      	str	r3, [r2, #48]	; 0x30
 80019e2:	4b2b      	ldr	r3, [pc, #172]	; (8001a90 <MX_GPIO_Init+0xd4>)
 80019e4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80019e6:	f003 0304 	and.w	r3, r3, #4
 80019ea:	613b      	str	r3, [r7, #16]
 80019ec:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80019ee:	2300      	movs	r3, #0
 80019f0:	60fb      	str	r3, [r7, #12]
 80019f2:	4b27      	ldr	r3, [pc, #156]	; (8001a90 <MX_GPIO_Init+0xd4>)
 80019f4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80019f6:	4a26      	ldr	r2, [pc, #152]	; (8001a90 <MX_GPIO_Init+0xd4>)
 80019f8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80019fc:	6313      	str	r3, [r2, #48]	; 0x30
 80019fe:	4b24      	ldr	r3, [pc, #144]	; (8001a90 <MX_GPIO_Init+0xd4>)
 8001a00:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a02:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001a06:	60fb      	str	r3, [r7, #12]
 8001a08:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001a0a:	2300      	movs	r3, #0
 8001a0c:	60bb      	str	r3, [r7, #8]
 8001a0e:	4b20      	ldr	r3, [pc, #128]	; (8001a90 <MX_GPIO_Init+0xd4>)
 8001a10:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a12:	4a1f      	ldr	r2, [pc, #124]	; (8001a90 <MX_GPIO_Init+0xd4>)
 8001a14:	f043 0301 	orr.w	r3, r3, #1
 8001a18:	6313      	str	r3, [r2, #48]	; 0x30
 8001a1a:	4b1d      	ldr	r3, [pc, #116]	; (8001a90 <MX_GPIO_Init+0xd4>)
 8001a1c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a1e:	f003 0301 	and.w	r3, r3, #1
 8001a22:	60bb      	str	r3, [r7, #8]
 8001a24:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001a26:	2300      	movs	r3, #0
 8001a28:	607b      	str	r3, [r7, #4]
 8001a2a:	4b19      	ldr	r3, [pc, #100]	; (8001a90 <MX_GPIO_Init+0xd4>)
 8001a2c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a2e:	4a18      	ldr	r2, [pc, #96]	; (8001a90 <MX_GPIO_Init+0xd4>)
 8001a30:	f043 0302 	orr.w	r3, r3, #2
 8001a34:	6313      	str	r3, [r2, #48]	; 0x30
 8001a36:	4b16      	ldr	r3, [pc, #88]	; (8001a90 <MX_GPIO_Init+0xd4>)
 8001a38:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a3a:	f003 0302 	and.w	r3, r3, #2
 8001a3e:	607b      	str	r3, [r7, #4]
 8001a40:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, LD2_Pin|KB_R3_Pin|KB_R4_Pin|KB_R2_Pin
 8001a42:	2200      	movs	r2, #0
 8001a44:	f44f 51c7 	mov.w	r1, #6368	; 0x18e0
 8001a48:	4812      	ldr	r0, [pc, #72]	; (8001a94 <MX_GPIO_Init+0xd8>)
 8001a4a:	f005 fa77 	bl	8006f3c <HAL_GPIO_WritePin>
                          |KB_R1_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pins : PAPin PAPin PAPin */
  GPIO_InitStruct.Pin = KB_C2_Pin|KB_C3_Pin|KB_C1_Pin;
 8001a4e:	f240 2312 	movw	r3, #530	; 0x212
 8001a52:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001a54:	2300      	movs	r3, #0
 8001a56:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001a58:	2301      	movs	r3, #1
 8001a5a:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001a5c:	f107 0314 	add.w	r3, r7, #20
 8001a60:	4619      	mov	r1, r3
 8001a62:	480c      	ldr	r0, [pc, #48]	; (8001a94 <MX_GPIO_Init+0xd8>)
 8001a64:	f004 ffee 	bl	8006a44 <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin PAPin PAPin
                           PAPin */
  GPIO_InitStruct.Pin = LD2_Pin|KB_R3_Pin|KB_R4_Pin|KB_R2_Pin
 8001a68:	f44f 53c7 	mov.w	r3, #6368	; 0x18e0
 8001a6c:	617b      	str	r3, [r7, #20]
                          |KB_R1_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001a6e:	2301      	movs	r3, #1
 8001a70:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a72:	2300      	movs	r3, #0
 8001a74:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001a76:	2300      	movs	r3, #0
 8001a78:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001a7a:	f107 0314 	add.w	r3, r7, #20
 8001a7e:	4619      	mov	r1, r3
 8001a80:	4804      	ldr	r0, [pc, #16]	; (8001a94 <MX_GPIO_Init+0xd8>)
 8001a82:	f004 ffdf 	bl	8006a44 <HAL_GPIO_Init>

}
 8001a86:	bf00      	nop
 8001a88:	3728      	adds	r7, #40	; 0x28
 8001a8a:	46bd      	mov	sp, r7
 8001a8c:	bd80      	pop	{r7, pc}
 8001a8e:	bf00      	nop
 8001a90:	40023800 	.word	0x40023800
 8001a94:	40020000 	.word	0x40020000

08001a98 <hts221_init>:
 */
/**
 * @addtogroup HTS221_ADD
 * @{
 */

 8001a98:	b580      	push	{r7, lr}
 8001a9a:	b082      	sub	sp, #8
 8001a9c:	af00      	add	r7, sp, #0
#include "hts221_add.h"

 8001a9e:	2105      	movs	r1, #5
 8001aa0:	2000      	movs	r0, #0
 8001aa2:	f003 f995 	bl	8004dd0 <IKS01A2_ENV_SENSOR_Init>
 8001aa6:	6078      	str	r0, [r7, #4]

 8001aa8:	687b      	ldr	r3, [r7, #4]
/**
 8001aaa:	4618      	mov	r0, r3
 8001aac:	3708      	adds	r7, #8
 8001aae:	46bd      	mov	sp, r7
 8001ab0:	bd80      	pop	{r7, pc}

08001ab2 <hts221_readTemp>:
 * @brief Initialize hts221 sensors using library from ST X-CUBE-MEMS1 pack
 * @param None.
 8001ab2:	b580      	push	{r7, lr}
 8001ab4:	b084      	sub	sp, #16
 8001ab6:	af00      	add	r7, sp, #0
 8001ab8:	6078      	str	r0, [r7, #4]
 * @retval Success or error status:
 * 		   - 0: BSP_ERROR_NONE - no error occured
 8001aba:	687a      	ldr	r2, [r7, #4]
 8001abc:	2101      	movs	r1, #1
 8001abe:	2000      	movs	r0, #0
 8001ac0:	f003 fa46 	bl	8004f50 <IKS01A2_ENV_SENSOR_GetValue>
 8001ac4:	60f8      	str	r0, [r7, #12]
 * 		   - -1: BSP_ERROR_NO_INIT - initialization failed
 8001ac6:	68fb      	ldr	r3, [r7, #12]
 * 		   - -2: BSP_ERROR_WRONG_PARAM - wrong parameter
 8001ac8:	4618      	mov	r0, r3
 8001aca:	3710      	adds	r7, #16
 8001acc:	46bd      	mov	sp, r7
 8001ace:	bd80      	pop	{r7, pc}

08001ad0 <hts221_readHumid>:
 * 		   - -5: BSP_ERROR_COMPONENT_FAILURE - error during sensor work
 8001ad0:	b580      	push	{r7, lr}
 8001ad2:	b084      	sub	sp, #16
 8001ad4:	af00      	add	r7, sp, #0
 8001ad6:	6078      	str	r0, [r7, #4]
 * 		   - -7: BSP_ERROR_UNKNOWN_COMPONENT - no component detected
 */
 8001ad8:	687a      	ldr	r2, [r7, #4]
 8001ada:	2104      	movs	r1, #4
 8001adc:	2000      	movs	r0, #0
 8001ade:	f003 fa37 	bl	8004f50 <IKS01A2_ENV_SENSOR_GetValue>
 8001ae2:	60f8      	str	r0, [r7, #12]
int32_t hts221_init(){
 8001ae4:	68fb      	ldr	r3, [r7, #12]
	int32_t status;
 8001ae6:	4618      	mov	r0, r3
 8001ae8:	3710      	adds	r7, #16
 8001aea:	46bd      	mov	sp, r7
 8001aec:	bd80      	pop	{r7, pc}
	...

08001af0 <MX_I2C3_Init>:

I2C_HandleTypeDef hi2c3;

/* I2C3 init function */
void MX_I2C3_Init(void)
{
 8001af0:	b580      	push	{r7, lr}
 8001af2:	af00      	add	r7, sp, #0

  hi2c3.Instance = I2C3;
 8001af4:	4b12      	ldr	r3, [pc, #72]	; (8001b40 <MX_I2C3_Init+0x50>)
 8001af6:	4a13      	ldr	r2, [pc, #76]	; (8001b44 <MX_I2C3_Init+0x54>)
 8001af8:	601a      	str	r2, [r3, #0]
  hi2c3.Init.ClockSpeed = 100000;
 8001afa:	4b11      	ldr	r3, [pc, #68]	; (8001b40 <MX_I2C3_Init+0x50>)
 8001afc:	4a12      	ldr	r2, [pc, #72]	; (8001b48 <MX_I2C3_Init+0x58>)
 8001afe:	605a      	str	r2, [r3, #4]
  hi2c3.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001b00:	4b0f      	ldr	r3, [pc, #60]	; (8001b40 <MX_I2C3_Init+0x50>)
 8001b02:	2200      	movs	r2, #0
 8001b04:	609a      	str	r2, [r3, #8]
  hi2c3.Init.OwnAddress1 = 0;
 8001b06:	4b0e      	ldr	r3, [pc, #56]	; (8001b40 <MX_I2C3_Init+0x50>)
 8001b08:	2200      	movs	r2, #0
 8001b0a:	60da      	str	r2, [r3, #12]
  hi2c3.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001b0c:	4b0c      	ldr	r3, [pc, #48]	; (8001b40 <MX_I2C3_Init+0x50>)
 8001b0e:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8001b12:	611a      	str	r2, [r3, #16]
  hi2c3.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001b14:	4b0a      	ldr	r3, [pc, #40]	; (8001b40 <MX_I2C3_Init+0x50>)
 8001b16:	2200      	movs	r2, #0
 8001b18:	615a      	str	r2, [r3, #20]
  hi2c3.Init.OwnAddress2 = 0;
 8001b1a:	4b09      	ldr	r3, [pc, #36]	; (8001b40 <MX_I2C3_Init+0x50>)
 8001b1c:	2200      	movs	r2, #0
 8001b1e:	619a      	str	r2, [r3, #24]
  hi2c3.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001b20:	4b07      	ldr	r3, [pc, #28]	; (8001b40 <MX_I2C3_Init+0x50>)
 8001b22:	2200      	movs	r2, #0
 8001b24:	61da      	str	r2, [r3, #28]
  hi2c3.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001b26:	4b06      	ldr	r3, [pc, #24]	; (8001b40 <MX_I2C3_Init+0x50>)
 8001b28:	2200      	movs	r2, #0
 8001b2a:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c3) != HAL_OK)
 8001b2c:	4804      	ldr	r0, [pc, #16]	; (8001b40 <MX_I2C3_Init+0x50>)
 8001b2e:	f005 fa1f 	bl	8006f70 <HAL_I2C_Init>
 8001b32:	4603      	mov	r3, r0
 8001b34:	2b00      	cmp	r3, #0
 8001b36:	d001      	beq.n	8001b3c <MX_I2C3_Init+0x4c>
  {
    Error_Handler();
 8001b38:	f000 fbd0 	bl	80022dc <Error_Handler>
  }

}
 8001b3c:	bf00      	nop
 8001b3e:	bd80      	pop	{r7, pc}
 8001b40:	200003c8 	.word	0x200003c8
 8001b44:	40005c00 	.word	0x40005c00
 8001b48:	000186a0 	.word	0x000186a0

08001b4c <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8001b4c:	b580      	push	{r7, lr}
 8001b4e:	b08a      	sub	sp, #40	; 0x28
 8001b50:	af00      	add	r7, sp, #0
 8001b52:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001b54:	f107 0314 	add.w	r3, r7, #20
 8001b58:	2200      	movs	r2, #0
 8001b5a:	601a      	str	r2, [r3, #0]
 8001b5c:	605a      	str	r2, [r3, #4]
 8001b5e:	609a      	str	r2, [r3, #8]
 8001b60:	60da      	str	r2, [r3, #12]
 8001b62:	611a      	str	r2, [r3, #16]
  if(i2cHandle->Instance==I2C3)
 8001b64:	687b      	ldr	r3, [r7, #4]
 8001b66:	681b      	ldr	r3, [r3, #0]
 8001b68:	4a29      	ldr	r2, [pc, #164]	; (8001c10 <HAL_I2C_MspInit+0xc4>)
 8001b6a:	4293      	cmp	r3, r2
 8001b6c:	d14b      	bne.n	8001c06 <HAL_I2C_MspInit+0xba>
  {
  /* USER CODE BEGIN I2C3_MspInit 0 */

  /* USER CODE END I2C3_MspInit 0 */

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001b6e:	2300      	movs	r3, #0
 8001b70:	613b      	str	r3, [r7, #16]
 8001b72:	4b28      	ldr	r3, [pc, #160]	; (8001c14 <HAL_I2C_MspInit+0xc8>)
 8001b74:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b76:	4a27      	ldr	r2, [pc, #156]	; (8001c14 <HAL_I2C_MspInit+0xc8>)
 8001b78:	f043 0304 	orr.w	r3, r3, #4
 8001b7c:	6313      	str	r3, [r2, #48]	; 0x30
 8001b7e:	4b25      	ldr	r3, [pc, #148]	; (8001c14 <HAL_I2C_MspInit+0xc8>)
 8001b80:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b82:	f003 0304 	and.w	r3, r3, #4
 8001b86:	613b      	str	r3, [r7, #16]
 8001b88:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001b8a:	2300      	movs	r3, #0
 8001b8c:	60fb      	str	r3, [r7, #12]
 8001b8e:	4b21      	ldr	r3, [pc, #132]	; (8001c14 <HAL_I2C_MspInit+0xc8>)
 8001b90:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b92:	4a20      	ldr	r2, [pc, #128]	; (8001c14 <HAL_I2C_MspInit+0xc8>)
 8001b94:	f043 0301 	orr.w	r3, r3, #1
 8001b98:	6313      	str	r3, [r2, #48]	; 0x30
 8001b9a:	4b1e      	ldr	r3, [pc, #120]	; (8001c14 <HAL_I2C_MspInit+0xc8>)
 8001b9c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b9e:	f003 0301 	and.w	r3, r3, #1
 8001ba2:	60fb      	str	r3, [r7, #12]
 8001ba4:	68fb      	ldr	r3, [r7, #12]
    /**I2C3 GPIO Configuration
    PC9     ------> I2C3_SDA
    PA8     ------> I2C3_SCL
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8001ba6:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001baa:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001bac:	2312      	movs	r3, #18
 8001bae:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001bb0:	2301      	movs	r3, #1
 8001bb2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001bb4:	2303      	movs	r3, #3
 8001bb6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 8001bb8:	2304      	movs	r3, #4
 8001bba:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001bbc:	f107 0314 	add.w	r3, r7, #20
 8001bc0:	4619      	mov	r1, r3
 8001bc2:	4815      	ldr	r0, [pc, #84]	; (8001c18 <HAL_I2C_MspInit+0xcc>)
 8001bc4:	f004 ff3e 	bl	8006a44 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_8;
 8001bc8:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001bcc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001bce:	2312      	movs	r3, #18
 8001bd0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001bd2:	2301      	movs	r3, #1
 8001bd4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001bd6:	2303      	movs	r3, #3
 8001bd8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 8001bda:	2304      	movs	r3, #4
 8001bdc:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001bde:	f107 0314 	add.w	r3, r7, #20
 8001be2:	4619      	mov	r1, r3
 8001be4:	480d      	ldr	r0, [pc, #52]	; (8001c1c <HAL_I2C_MspInit+0xd0>)
 8001be6:	f004 ff2d 	bl	8006a44 <HAL_GPIO_Init>

    /* I2C3 clock enable */
    __HAL_RCC_I2C3_CLK_ENABLE();
 8001bea:	2300      	movs	r3, #0
 8001bec:	60bb      	str	r3, [r7, #8]
 8001bee:	4b09      	ldr	r3, [pc, #36]	; (8001c14 <HAL_I2C_MspInit+0xc8>)
 8001bf0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001bf2:	4a08      	ldr	r2, [pc, #32]	; (8001c14 <HAL_I2C_MspInit+0xc8>)
 8001bf4:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8001bf8:	6413      	str	r3, [r2, #64]	; 0x40
 8001bfa:	4b06      	ldr	r3, [pc, #24]	; (8001c14 <HAL_I2C_MspInit+0xc8>)
 8001bfc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001bfe:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8001c02:	60bb      	str	r3, [r7, #8]
 8001c04:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN I2C3_MspInit 1 */

  /* USER CODE END I2C3_MspInit 1 */
  }
}
 8001c06:	bf00      	nop
 8001c08:	3728      	adds	r7, #40	; 0x28
 8001c0a:	46bd      	mov	sp, r7
 8001c0c:	bd80      	pop	{r7, pc}
 8001c0e:	bf00      	nop
 8001c10:	40005c00 	.word	0x40005c00
 8001c14:	40023800 	.word	0x40023800
 8001c18:	40020800 	.word	0x40020800
 8001c1c:	40020000 	.word	0x40020000

08001c20 <HAL_I2C_MspDeInit>:

void HAL_I2C_MspDeInit(I2C_HandleTypeDef* i2cHandle)
{
 8001c20:	b580      	push	{r7, lr}
 8001c22:	b082      	sub	sp, #8
 8001c24:	af00      	add	r7, sp, #0
 8001c26:	6078      	str	r0, [r7, #4]

  if(i2cHandle->Instance==I2C3)
 8001c28:	687b      	ldr	r3, [r7, #4]
 8001c2a:	681b      	ldr	r3, [r3, #0]
 8001c2c:	4a0b      	ldr	r2, [pc, #44]	; (8001c5c <HAL_I2C_MspDeInit+0x3c>)
 8001c2e:	4293      	cmp	r3, r2
 8001c30:	d10f      	bne.n	8001c52 <HAL_I2C_MspDeInit+0x32>
  {
  /* USER CODE BEGIN I2C3_MspDeInit 0 */

  /* USER CODE END I2C3_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_I2C3_CLK_DISABLE();
 8001c32:	4b0b      	ldr	r3, [pc, #44]	; (8001c60 <HAL_I2C_MspDeInit+0x40>)
 8001c34:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c36:	4a0a      	ldr	r2, [pc, #40]	; (8001c60 <HAL_I2C_MspDeInit+0x40>)
 8001c38:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 8001c3c:	6413      	str	r3, [r2, #64]	; 0x40

    /**I2C3 GPIO Configuration
    PC9     ------> I2C3_SDA
    PA8     ------> I2C3_SCL
    */
    HAL_GPIO_DeInit(GPIOC, GPIO_PIN_9);
 8001c3e:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001c42:	4808      	ldr	r0, [pc, #32]	; (8001c64 <HAL_I2C_MspDeInit+0x44>)
 8001c44:	f005 f880 	bl	8006d48 <HAL_GPIO_DeInit>

    HAL_GPIO_DeInit(GPIOA, GPIO_PIN_8);
 8001c48:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001c4c:	4806      	ldr	r0, [pc, #24]	; (8001c68 <HAL_I2C_MspDeInit+0x48>)
 8001c4e:	f005 f87b 	bl	8006d48 <HAL_GPIO_DeInit>

  /* USER CODE BEGIN I2C3_MspDeInit 1 */

  /* USER CODE END I2C3_MspDeInit 1 */
  }
}
 8001c52:	bf00      	nop
 8001c54:	3708      	adds	r7, #8
 8001c56:	46bd      	mov	sp, r7
 8001c58:	bd80      	pop	{r7, pc}
 8001c5a:	bf00      	nop
 8001c5c:	40005c00 	.word	0x40005c00
 8001c60:	40023800 	.word	0x40023800
 8001c64:	40020800 	.word	0x40020800
 8001c68:	40020000 	.word	0x40020000

08001c6c <kb_readKey>:

#include "keyboard.h"

uint8_t KB_STATE=KB_STATE_IDLE; /*!<  global variable storing keyboard current status */
uint8_t KB_KEY = 0xFF; /*!< global variable storing pressed key value */

 8001c6c:	b580      	push	{r7, lr}
 8001c6e:	b082      	sub	sp, #8
 8001c70:	af00      	add	r7, sp, #0
const unsigned char kbMap[4][3]={{1, 2, 3},
{4, 5, 6},
 8001c72:	2300      	movs	r3, #0
 8001c74:	71fb      	strb	r3, [r7, #7]
 8001c76:	e02f      	b.n	8001cd8 <kb_readKey+0x6c>
{7, 8, 9},
 8001c78:	2201      	movs	r2, #1
 8001c7a:	f44f 51c6 	mov.w	r1, #6336	; 0x18c0
 8001c7e:	481a      	ldr	r0, [pc, #104]	; (8001ce8 <kb_readKey+0x7c>)
 8001c80:	f005 f95c 	bl	8006f3c <HAL_GPIO_WritePin>
{KB_STAR, 0 , KB_HASH}}; /*!< 2D table of keyboard's keys */
const uint16_t kbRows[4] = {KB_R1_Pin, KB_R2_Pin, KB_R3_Pin, KB_R4_Pin}; /*!< table of input pins connected with keyboard rows addresses */
 8001c84:	79fb      	ldrb	r3, [r7, #7]
 8001c86:	4a19      	ldr	r2, [pc, #100]	; (8001cec <kb_readKey+0x80>)
 8001c88:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8001c8c:	2200      	movs	r2, #0
 8001c8e:	4619      	mov	r1, r3
 8001c90:	4815      	ldr	r0, [pc, #84]	; (8001ce8 <kb_readKey+0x7c>)
 8001c92:	f005 f953 	bl	8006f3c <HAL_GPIO_WritePin>
const uint16_t kbCols[3] = {KB_C1_Pin,KB_C2_Pin,KB_C3_Pin}; /*!< table of input pins connected with keyboard columns addresses */
 8001c96:	2300      	movs	r3, #0
 8001c98:	71bb      	strb	r3, [r7, #6]
 8001c9a:	e017      	b.n	8001ccc <kb_readKey+0x60>

 8001c9c:	79bb      	ldrb	r3, [r7, #6]
 8001c9e:	4a14      	ldr	r2, [pc, #80]	; (8001cf0 <kb_readKey+0x84>)
 8001ca0:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8001ca4:	4619      	mov	r1, r3
 8001ca6:	4810      	ldr	r0, [pc, #64]	; (8001ce8 <kb_readKey+0x7c>)
 8001ca8:	f005 f930 	bl	8006f0c <HAL_GPIO_ReadPin>
 8001cac:	4603      	mov	r3, r0
 8001cae:	2b00      	cmp	r3, #0
 8001cb0:	d109      	bne.n	8001cc6 <kb_readKey+0x5a>
/**
 8001cb2:	79fa      	ldrb	r2, [r7, #7]
 8001cb4:	79b9      	ldrb	r1, [r7, #6]
 8001cb6:	480f      	ldr	r0, [pc, #60]	; (8001cf4 <kb_readKey+0x88>)
 8001cb8:	4613      	mov	r3, r2
 8001cba:	005b      	lsls	r3, r3, #1
 8001cbc:	4413      	add	r3, r2
 8001cbe:	4403      	add	r3, r0
 8001cc0:	440b      	add	r3, r1
 8001cc2:	781b      	ldrb	r3, [r3, #0]
 8001cc4:	e00c      	b.n	8001ce0 <kb_readKey+0x74>
const uint16_t kbCols[3] = {KB_C1_Pin,KB_C2_Pin,KB_C3_Pin}; /*!< table of input pins connected with keyboard columns addresses */
 8001cc6:	79bb      	ldrb	r3, [r7, #6]
 8001cc8:	3301      	adds	r3, #1
 8001cca:	71bb      	strb	r3, [r7, #6]
 8001ccc:	79bb      	ldrb	r3, [r7, #6]
 8001cce:	2b02      	cmp	r3, #2
 8001cd0:	d9e4      	bls.n	8001c9c <kb_readKey+0x30>
{4, 5, 6},
 8001cd2:	79fb      	ldrb	r3, [r7, #7]
 8001cd4:	3301      	adds	r3, #1
 8001cd6:	71fb      	strb	r3, [r7, #7]
 8001cd8:	79fb      	ldrb	r3, [r7, #7]
 8001cda:	2b03      	cmp	r3, #3
 8001cdc:	d9cc      	bls.n	8001c78 <kb_readKey+0xc>
 * @brief read pressed key from keyboard
 * @param None.
 * @retval - Pressed key value from kbMap 2D table or 0xFF if no key is pressed
 */
 8001cde:	23ff      	movs	r3, #255	; 0xff

 8001ce0:	4618      	mov	r0, r3
 8001ce2:	3708      	adds	r7, #8
 8001ce4:	46bd      	mov	sp, r7
 8001ce6:	bd80      	pop	{r7, pc}
 8001ce8:	40020000 	.word	0x40020000
 8001cec:	0800d2bc 	.word	0x0800d2bc
 8001cf0:	0800d2c4 	.word	0x0800d2c4
 8001cf4:	0800d2b0 	.word	0x0800d2b0

08001cf8 <kb_service>:
uint8_t kb_readKey(){
	uint8_t r,c;
 8001cf8:	b480      	push	{r7}
 8001cfa:	af00      	add	r7, sp, #0
	for(r=0;r<4;r++){
 8001cfc:	bf00      	nop
 8001cfe:	4b0a      	ldr	r3, [pc, #40]	; (8001d28 <kb_service+0x30>)
 8001d00:	781b      	ldrb	r3, [r3, #0]
 8001d02:	2b00      	cmp	r3, #0
 8001d04:	d0fb      	beq.n	8001cfe <kb_service+0x6>
 8001d06:	4b08      	ldr	r3, [pc, #32]	; (8001d28 <kb_service+0x30>)
 8001d08:	781b      	ldrb	r3, [r3, #0]
 8001d0a:	2b02      	cmp	r3, #2
 8001d0c:	d0f7      	beq.n	8001cfe <kb_service+0x6>
		HAL_GPIO_WritePin(KB_PORT, KB_R1_Pin|KB_R2_Pin|KB_R3_Pin|KB_R4_Pin, GPIO_PIN_SET);
 8001d0e:	4b06      	ldr	r3, [pc, #24]	; (8001d28 <kb_service+0x30>)
 8001d10:	781b      	ldrb	r3, [r3, #0]
 8001d12:	2b01      	cmp	r3, #1
 8001d14:	d102      	bne.n	8001d1c <kb_service+0x24>

 8001d16:	4b05      	ldr	r3, [pc, #20]	; (8001d2c <kb_service+0x34>)
 8001d18:	781b      	ldrb	r3, [r3, #0]
 8001d1a:	e7ff      	b.n	8001d1c <kb_service+0x24>
		HAL_GPIO_WritePin(KB_PORT, kbRows[r], GPIO_PIN_RESET);
 8001d1c:	4618      	mov	r0, r3
 8001d1e:	46bd      	mov	sp, r7
 8001d20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d24:	4770      	bx	lr
 8001d26:	bf00      	nop
 8001d28:	20000286 	.word	0x20000286
 8001d2c:	20000000 	.word	0x20000000

08001d30 <lcd_init>:
/**
 * @addtogroup COMPONENTS
 * @{
 */
/**
 * @addtogroup LCD
 8001d30:	b580      	push	{r7, lr}
 8001d32:	b084      	sub	sp, #16
 8001d34:	af00      	add	r7, sp, #0
 8001d36:	6078      	str	r0, [r7, #4]
 * @{
 8001d38:	2300      	movs	r3, #0
 8001d3a:	73fb      	strb	r3, [r7, #15]
 */
 8001d3c:	687b      	ldr	r3, [r7, #4]
 8001d3e:	f893 3023 	ldrb.w	r3, [r3, #35]	; 0x23
 8001d42:	2b00      	cmp	r3, #0
 8001d44:	d001      	beq.n	8001d4a <lcd_init+0x1a>

 8001d46:	2308      	movs	r3, #8
 8001d48:	73fb      	strb	r3, [r7, #15]

 8001d4a:	2028      	movs	r0, #40	; 0x28
 8001d4c:	f003 fb2c 	bl	80053a8 <HAL_Delay>
#include "lcd.h"
 8001d50:	687b      	ldr	r3, [r7, #4]
 8001d52:	781b      	ldrb	r3, [r3, #0]
 8001d54:	7bfa      	ldrb	r2, [r7, #15]
 8001d56:	2130      	movs	r1, #48	; 0x30
 8001d58:	4618      	mov	r0, r3
 8001d5a:	f000 f853 	bl	8001e04 <lcd_write>
/**
 8001d5e:	2005      	movs	r0, #5
 8001d60:	f003 fb22 	bl	80053a8 <HAL_Delay>
 * @brief initialize LCD
 8001d64:	687b      	ldr	r3, [r7, #4]
 8001d66:	781b      	ldrb	r3, [r3, #0]
 8001d68:	7bfa      	ldrb	r2, [r7, #15]
 8001d6a:	2130      	movs	r1, #48	; 0x30
 8001d6c:	4618      	mov	r0, r3
 8001d6e:	f000 f849 	bl	8001e04 <lcd_write>
 * @param lcd: pointer to LCD display structure
 8001d72:	2001      	movs	r0, #1
 8001d74:	f003 fb18 	bl	80053a8 <HAL_Delay>
 * @retval None.
 8001d78:	687b      	ldr	r3, [r7, #4]
 8001d7a:	781b      	ldrb	r3, [r3, #0]
 8001d7c:	7bfa      	ldrb	r2, [r7, #15]
 8001d7e:	2130      	movs	r1, #48	; 0x30
 8001d80:	4618      	mov	r0, r3
 8001d82:	f000 f83f 	bl	8001e04 <lcd_write>
 */
 8001d86:	200a      	movs	r0, #10
 8001d88:	f003 fb0e 	bl	80053a8 <HAL_Delay>
void lcd_init(struct lcd_disp * lcd){
 8001d8c:	687b      	ldr	r3, [r7, #4]
 8001d8e:	781b      	ldrb	r3, [r3, #0]
 8001d90:	7bfa      	ldrb	r2, [r7, #15]
 8001d92:	2102      	movs	r1, #2
 8001d94:	4618      	mov	r0, r3
 8001d96:	f000 f835 	bl	8001e04 <lcd_write>
	uint8_t xpin = 0;
 8001d9a:	200a      	movs	r0, #10
 8001d9c:	f003 fb04 	bl	80053a8 <HAL_Delay>
	if(lcd->bl)
		xpin = BL_PIN;
 8001da0:	687b      	ldr	r3, [r7, #4]
 8001da2:	781b      	ldrb	r3, [r3, #0]
 8001da4:	7bfa      	ldrb	r2, [r7, #15]
 8001da6:	2128      	movs	r1, #40	; 0x28
 8001da8:	4618      	mov	r0, r3
 8001daa:	f000 f82b 	bl	8001e04 <lcd_write>
	HAL_Delay(40);
 8001dae:	2001      	movs	r0, #1
 8001db0:	f003 fafa 	bl	80053a8 <HAL_Delay>
	lcd_write(lcd->addr, INIT_8BIT, xpin);
 8001db4:	687b      	ldr	r3, [r7, #4]
 8001db6:	781b      	ldrb	r3, [r3, #0]
 8001db8:	7bfa      	ldrb	r2, [r7, #15]
 8001dba:	2108      	movs	r1, #8
 8001dbc:	4618      	mov	r0, r3
 8001dbe:	f000 f821 	bl	8001e04 <lcd_write>
	HAL_Delay(5);
 8001dc2:	2001      	movs	r0, #1
 8001dc4:	f003 faf0 	bl	80053a8 <HAL_Delay>
	lcd_write(lcd->addr, INIT_8BIT, xpin);
 8001dc8:	480d      	ldr	r0, [pc, #52]	; (8001e00 <lcd_init+0xd0>)
 8001dca:	f000 f8b3 	bl	8001f34 <lcd_clear>
	HAL_Delay(1);
 8001dce:	2001      	movs	r0, #1
 8001dd0:	f003 faea 	bl	80053a8 <HAL_Delay>
	lcd_write(lcd->addr, INIT_8BIT, xpin);
 8001dd4:	687b      	ldr	r3, [r7, #4]
 8001dd6:	781b      	ldrb	r3, [r3, #0]
 8001dd8:	7bfa      	ldrb	r2, [r7, #15]
 8001dda:	2106      	movs	r1, #6
 8001ddc:	4618      	mov	r0, r3
 8001dde:	f000 f811 	bl	8001e04 <lcd_write>
	HAL_Delay(10);
 8001de2:	2001      	movs	r0, #1
 8001de4:	f003 fae0 	bl	80053a8 <HAL_Delay>
	lcd_write(lcd->addr, INIT_4BIT, xpin);
 8001de8:	687b      	ldr	r3, [r7, #4]
 8001dea:	781b      	ldrb	r3, [r3, #0]
 8001dec:	7bfa      	ldrb	r2, [r7, #15]
 8001dee:	210c      	movs	r1, #12
 8001df0:	4618      	mov	r0, r3
 8001df2:	f000 f807 	bl	8001e04 <lcd_write>
	HAL_Delay(10);

 8001df6:	bf00      	nop
 8001df8:	3710      	adds	r7, #16
 8001dfa:	46bd      	mov	sp, r7
 8001dfc:	bd80      	pop	{r7, pc}
 8001dfe:	bf00      	nop
 8001e00:	2000042c 	.word	0x2000042c

08001e04 <lcd_write>:
	lcd_write(lcd->addr,0x28,xpin); // Function set --> DL=0 (4 bit mode), N = 1 (2 line display) F = 0 (5x8 characters)
	HAL_Delay(1);
 8001e04:	b580      	push	{r7, lr}
 8001e06:	b086      	sub	sp, #24
 8001e08:	af02      	add	r7, sp, #8
 8001e0a:	4603      	mov	r3, r0
 8001e0c:	71fb      	strb	r3, [r7, #7]
 8001e0e:	460b      	mov	r3, r1
 8001e10:	71bb      	strb	r3, [r7, #6]
 8001e12:	4613      	mov	r3, r2
 8001e14:	717b      	strb	r3, [r7, #5]
	lcd_write(lcd->addr,0x08,xpin); //Display on/off control --> D=0,C=0, B=0  ---> display off
	HAL_Delay(1);
	lcd_clear(&disp);
 8001e16:	79bb      	ldrb	r3, [r7, #6]
 8001e18:	f023 030f 	bic.w	r3, r3, #15
 8001e1c:	b2da      	uxtb	r2, r3
 8001e1e:	797b      	ldrb	r3, [r7, #5]
 8001e20:	4313      	orrs	r3, r2
 8001e22:	b2db      	uxtb	r3, r3
 8001e24:	f043 0304 	orr.w	r3, r3, #4
 8001e28:	b2db      	uxtb	r3, r3
 8001e2a:	733b      	strb	r3, [r7, #12]
	HAL_Delay(1);
 8001e2c:	f997 3006 	ldrsb.w	r3, [r7, #6]
 8001e30:	f023 030f 	bic.w	r3, r3, #15
 8001e34:	b25a      	sxtb	r2, r3
 8001e36:	f997 3005 	ldrsb.w	r3, [r7, #5]
 8001e3a:	4313      	orrs	r3, r2
 8001e3c:	b25b      	sxtb	r3, r3
 8001e3e:	b2db      	uxtb	r3, r3
 8001e40:	737b      	strb	r3, [r7, #13]
	lcd_write(lcd->addr,0x06,xpin); //Entry mode set --> I/D = 1 (increment cursor) & S = 0 (no shift)
 8001e42:	79bb      	ldrb	r3, [r7, #6]
 8001e44:	011b      	lsls	r3, r3, #4
 8001e46:	b2da      	uxtb	r2, r3
 8001e48:	797b      	ldrb	r3, [r7, #5]
 8001e4a:	4313      	orrs	r3, r2
 8001e4c:	b2db      	uxtb	r3, r3
 8001e4e:	f043 0304 	orr.w	r3, r3, #4
 8001e52:	b2db      	uxtb	r3, r3
 8001e54:	73bb      	strb	r3, [r7, #14]
	HAL_Delay(1);
 8001e56:	79bb      	ldrb	r3, [r7, #6]
 8001e58:	011b      	lsls	r3, r3, #4
 8001e5a:	b25a      	sxtb	r2, r3
 8001e5c:	f997 3005 	ldrsb.w	r3, [r7, #5]
 8001e60:	4313      	orrs	r3, r2
 8001e62:	b25b      	sxtb	r3, r3
 8001e64:	b2db      	uxtb	r3, r3
 8001e66:	73fb      	strb	r3, [r7, #15]
	lcd_write(lcd->addr, UNDERLINE_OFF_BLINK_OFF,xpin);
 8001e68:	79fb      	ldrb	r3, [r7, #7]
 8001e6a:	b299      	uxth	r1, r3
 8001e6c:	f107 020c 	add.w	r2, r7, #12
 8001e70:	2364      	movs	r3, #100	; 0x64
 8001e72:	9300      	str	r3, [sp, #0]
 8001e74:	2304      	movs	r3, #4
 8001e76:	4805      	ldr	r0, [pc, #20]	; (8001e8c <lcd_write+0x88>)
 8001e78:	f005 f9e2 	bl	8007240 <HAL_I2C_Master_Transmit>

}
 8001e7c:	2005      	movs	r0, #5
 8001e7e:	f003 fa93 	bl	80053a8 <HAL_Delay>
/**
 8001e82:	bf00      	nop
 8001e84:	3710      	adds	r7, #16
 8001e86:	46bd      	mov	sp, r7
 8001e88:	bd80      	pop	{r7, pc}
 8001e8a:	bf00      	nop
 8001e8c:	200003c8 	.word	0x200003c8

08001e90 <lcd_display>:
 * @brief write a single byte to LCD
 * @param addr: I2C slave address
 8001e90:	b580      	push	{r7, lr}
 8001e92:	b084      	sub	sp, #16
 8001e94:	af00      	add	r7, sp, #0
 8001e96:	6078      	str	r0, [r7, #4]
 * @param data: data
 8001e98:	2300      	movs	r3, #0
 8001e9a:	73fb      	strb	r3, [r7, #15]
 8001e9c:	2300      	movs	r3, #0
 8001e9e:	73bb      	strb	r3, [r7, #14]
 * @param xpin: defines if display backlight should work
 8001ea0:	687b      	ldr	r3, [r7, #4]
 8001ea2:	f893 3023 	ldrb.w	r3, [r3, #35]	; 0x23
 8001ea6:	2b00      	cmp	r3, #0
 8001ea8:	d001      	beq.n	8001eae <lcd_display+0x1e>
 * @retval None.
 8001eaa:	2308      	movs	r3, #8
 8001eac:	73fb      	strb	r3, [r7, #15]
 */
void lcd_write(uint8_t addr, uint8_t data, uint8_t xpin){
	uint8_t tx_data[4];
 8001eae:	687b      	ldr	r3, [r7, #4]
 8001eb0:	781b      	ldrb	r3, [r3, #0]
 8001eb2:	7bfa      	ldrb	r2, [r7, #15]
 8001eb4:	2180      	movs	r1, #128	; 0x80
 8001eb6:	4618      	mov	r0, r3
 8001eb8:	f7ff ffa4 	bl	8001e04 <lcd_write>

 8001ebc:	e00f      	b.n	8001ede <lcd_display+0x4e>
	tx_data[0] = (data & 0xF0) | EN_PIN | xpin;
	tx_data[1] = (data & 0xF0) | xpin;
 8001ebe:	687b      	ldr	r3, [r7, #4]
 8001ec0:	7818      	ldrb	r0, [r3, #0]
 8001ec2:	7bbb      	ldrb	r3, [r7, #14]
 8001ec4:	687a      	ldr	r2, [r7, #4]
 8001ec6:	4413      	add	r3, r2
 8001ec8:	7859      	ldrb	r1, [r3, #1]
 8001eca:	7bfb      	ldrb	r3, [r7, #15]
 8001ecc:	f043 0301 	orr.w	r3, r3, #1
 8001ed0:	b2db      	uxtb	r3, r3
 8001ed2:	461a      	mov	r2, r3
 8001ed4:	f7ff ff96 	bl	8001e04 <lcd_write>
	tx_data[2] = (data << 4) | EN_PIN | xpin;
 8001ed8:	7bbb      	ldrb	r3, [r7, #14]
 8001eda:	3301      	adds	r3, #1
 8001edc:	73bb      	strb	r3, [r7, #14]

 8001ede:	7bbb      	ldrb	r3, [r7, #14]
 8001ee0:	687a      	ldr	r2, [r7, #4]
 8001ee2:	4413      	add	r3, r2
 8001ee4:	785b      	ldrb	r3, [r3, #1]
 8001ee6:	2b00      	cmp	r3, #0
 8001ee8:	d1e9      	bne.n	8001ebe <lcd_display+0x2e>
	tx_data[3] = (data << 4) | xpin;
	HAL_I2C_Master_Transmit(&HI2C, addr, tx_data, 4, 100);
 8001eea:	2300      	movs	r3, #0
 8001eec:	73bb      	strb	r3, [r7, #14]

 8001eee:	687b      	ldr	r3, [r7, #4]
 8001ef0:	781b      	ldrb	r3, [r3, #0]
 8001ef2:	7bfa      	ldrb	r2, [r7, #15]
 8001ef4:	21c0      	movs	r1, #192	; 0xc0
 8001ef6:	4618      	mov	r0, r3
 8001ef8:	f7ff ff84 	bl	8001e04 <lcd_write>
	HAL_Delay(5);
 8001efc:	e00f      	b.n	8001f1e <lcd_display+0x8e>
}
/**
 8001efe:	687b      	ldr	r3, [r7, #4]
 8001f00:	7818      	ldrb	r0, [r3, #0]
 8001f02:	7bbb      	ldrb	r3, [r7, #14]
 8001f04:	687a      	ldr	r2, [r7, #4]
 8001f06:	4413      	add	r3, r2
 8001f08:	7c99      	ldrb	r1, [r3, #18]
 8001f0a:	7bfb      	ldrb	r3, [r7, #15]
 8001f0c:	f043 0301 	orr.w	r3, r3, #1
 8001f10:	b2db      	uxtb	r3, r3
 8001f12:	461a      	mov	r2, r3
 8001f14:	f7ff ff76 	bl	8001e04 <lcd_write>
 * @brief display data from LCD display struct on the screen
 8001f18:	7bbb      	ldrb	r3, [r7, #14]
 8001f1a:	3301      	adds	r3, #1
 8001f1c:	73bb      	strb	r3, [r7, #14]
	HAL_Delay(5);
 8001f1e:	7bbb      	ldrb	r3, [r7, #14]
 8001f20:	687a      	ldr	r2, [r7, #4]
 8001f22:	4413      	add	r3, r2
 8001f24:	7c9b      	ldrb	r3, [r3, #18]
 8001f26:	2b00      	cmp	r3, #0
 8001f28:	d1e9      	bne.n	8001efe <lcd_display+0x6e>
 * @param lcd: pointer to LCD display structure
 * @retval None.
 8001f2a:	bf00      	nop
 8001f2c:	3710      	adds	r7, #16
 8001f2e:	46bd      	mov	sp, r7
 8001f30:	bd80      	pop	{r7, pc}
	...

08001f34 <lcd_clear>:
 */

 8001f34:	b580      	push	{r7, lr}
 8001f36:	b084      	sub	sp, #16
 8001f38:	af00      	add	r7, sp, #0
 8001f3a:	6078      	str	r0, [r7, #4]
void lcd_display(struct lcd_disp * lcd){
 8001f3c:	4a0d      	ldr	r2, [pc, #52]	; (8001f74 <lcd_clear+0x40>)
 8001f3e:	4b0e      	ldr	r3, [pc, #56]	; (8001f78 <lcd_clear+0x44>)
 8001f40:	881b      	ldrh	r3, [r3, #0]
 8001f42:	8013      	strh	r3, [r2, #0]
	uint8_t xpin = 0 , i = 0;
 8001f44:	4a0d      	ldr	r2, [pc, #52]	; (8001f7c <lcd_clear+0x48>)
 8001f46:	4b0c      	ldr	r3, [pc, #48]	; (8001f78 <lcd_clear+0x44>)
 8001f48:	881b      	ldrh	r3, [r3, #0]
 8001f4a:	8013      	strh	r3, [r2, #0]
	if(lcd->bl){
 8001f4c:	2300      	movs	r3, #0
 8001f4e:	73fb      	strb	r3, [r7, #15]
		xpin = BL_PIN;
 8001f50:	687b      	ldr	r3, [r7, #4]
 8001f52:	f893 3023 	ldrb.w	r3, [r3, #35]	; 0x23
 8001f56:	2b00      	cmp	r3, #0
 8001f58:	d001      	beq.n	8001f5e <lcd_clear+0x2a>
	}

 8001f5a:	2308      	movs	r3, #8
 8001f5c:	73fb      	strb	r3, [r7, #15]
	lcd_write(lcd->addr, LINE_1, xpin);
	while(lcd->f_line[i])
 8001f5e:	687b      	ldr	r3, [r7, #4]
 8001f60:	781b      	ldrb	r3, [r3, #0]
 8001f62:	7bfa      	ldrb	r2, [r7, #15]
 8001f64:	2101      	movs	r1, #1
 8001f66:	4618      	mov	r0, r3
 8001f68:	f7ff ff4c 	bl	8001e04 <lcd_write>
	{
		lcd_write(lcd->addr,lcd->f_line[i], (xpin | RS_PIN));
 8001f6c:	bf00      	nop
 8001f6e:	3710      	adds	r7, #16
 8001f70:	46bd      	mov	sp, r7
 8001f72:	bd80      	pop	{r7, pc}
 8001f74:	2000042d 	.word	0x2000042d
 8001f78:	0800d0d0 	.word	0x0800d0d0
 8001f7c:	2000043e 	.word	0x2000043e

08001f80 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001f80:	b5b0      	push	{r4, r5, r7, lr}
 8001f82:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001f84:	f003 f99e 	bl	80052c4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001f88:	f000 f8c6 	bl	8002118 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001f8c:	f7ff fd16 	bl	80019bc <MX_GPIO_Init>
  MX_DMA_Init();
 8001f90:	f7ff f8ce 	bl	8001130 <MX_DMA_Init>
  MX_USART2_UART_Init();
 8001f94:	f001 fae8 	bl	8003568 <MX_USART2_UART_Init>
  MX_ADC1_Init();
 8001f98:	f7fe ffde 	bl	8000f58 <MX_ADC1_Init>
  MX_TIM11_Init();
 8001f9c:	f001 fa2c 	bl	80033f8 <MX_TIM11_Init>
  MX_I2C3_Init();
 8001fa0:	f7ff fda6 	bl	8001af0 <MX_I2C3_Init>
  MX_TIM2_Init();
 8001fa4:	f001 f964 	bl	8003270 <MX_TIM2_Init>
  MX_TIM3_Init();
 8001fa8:	f001 f9b0 	bl	800330c <MX_TIM3_Init>
  /* USER CODE BEGIN 2 */
  HAL_SYSTICK_Config(72000);
 8001fac:	484a      	ldr	r0, [pc, #296]	; (80020d8 <main+0x158>)
 8001fae:	f003 fef8 	bl	8005da2 <HAL_SYSTICK_Config>
  hts221_init();
 8001fb2:	f7ff fd71 	bl	8001a98 <hts221_init>

  data_settingInit();
 8001fb6:	f000 f999 	bl	80022ec <data_settingInit>

  disp.addr = (0x27 << 1);
 8001fba:	4b48      	ldr	r3, [pc, #288]	; (80020dc <main+0x15c>)
 8001fbc:	224e      	movs	r2, #78	; 0x4e
 8001fbe:	701a      	strb	r2, [r3, #0]
  disp.bl = true;
 8001fc0:	4b46      	ldr	r3, [pc, #280]	; (80020dc <main+0x15c>)
 8001fc2:	2201      	movs	r2, #1
 8001fc4:	f883 2023 	strb.w	r2, [r3, #35]	; 0x23
  lcd_init(&disp);
 8001fc8:	4844      	ldr	r0, [pc, #272]	; (80020dc <main+0x15c>)
 8001fca:	f7ff feb1 	bl	8001d30 <lcd_init>
  sprintf((char *)disp.f_line, "PROGRAM ");
 8001fce:	4a44      	ldr	r2, [pc, #272]	; (80020e0 <main+0x160>)
 8001fd0:	4b44      	ldr	r3, [pc, #272]	; (80020e4 <main+0x164>)
 8001fd2:	cb03      	ldmia	r3!, {r0, r1}
 8001fd4:	6010      	str	r0, [r2, #0]
 8001fd6:	6051      	str	r1, [r2, #4]
 8001fd8:	781b      	ldrb	r3, [r3, #0]
 8001fda:	7213      	strb	r3, [r2, #8]
  sprintf((char *) disp.s_line,"START");
 8001fdc:	4b42      	ldr	r3, [pc, #264]	; (80020e8 <main+0x168>)
 8001fde:	4a43      	ldr	r2, [pc, #268]	; (80020ec <main+0x16c>)
 8001fe0:	6810      	ldr	r0, [r2, #0]
 8001fe2:	6018      	str	r0, [r3, #0]
 8001fe4:	8892      	ldrh	r2, [r2, #4]
 8001fe6:	809a      	strh	r2, [r3, #4]
  lcd_display(&disp);
 8001fe8:	483c      	ldr	r0, [pc, #240]	; (80020dc <main+0x15c>)
 8001fea:	f7ff ff51 	bl	8001e90 <lcd_display>
  HAL_Delay(500);
 8001fee:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8001ff2:	f003 f9d9 	bl	80053a8 <HAL_Delay>
  lcd_clear(&disp);
 8001ff6:	4839      	ldr	r0, [pc, #228]	; (80020dc <main+0x15c>)
 8001ff8:	f7ff ff9c 	bl	8001f34 <lcd_clear>


  HAL_FLASH_Unlock();
 8001ffc:	f004 faa0 	bl	8006540 <HAL_FLASH_Unlock>
  if(EE_Init() != HAL_OK){
 8002000:	f7ff f8b6 	bl	8001170 <EE_Init>
 8002004:	4603      	mov	r3, r0
 8002006:	2b00      	cmp	r3, #0
 8002008:	d001      	beq.n	800200e <main+0x8e>
	  Error_Handler();
 800200a:	f000 f967 	bl	80022dc <Error_Handler>
  }

  if(EE_ReadVariable(MIN_HUM_ADDR, &p) == 0){
 800200e:	4938      	ldr	r1, [pc, #224]	; (80020f0 <main+0x170>)
 8002010:	2001      	movs	r0, #1
 8002012:	f7ff fab3 	bl	800157c <EE_ReadVariable>
 8002016:	4603      	mov	r3, r0
 8002018:	2b00      	cmp	r3, #0
 800201a:	d122      	bne.n	8002062 <main+0xe2>
	  sprintf((char *)disp.f_line,"Loading settings");
 800201c:	4b2f      	ldr	r3, [pc, #188]	; (80020dc <main+0x15c>)
 800201e:	4a35      	ldr	r2, [pc, #212]	; (80020f4 <main+0x174>)
 8002020:	1c5d      	adds	r5, r3, #1
 8002022:	4614      	mov	r4, r2
 8002024:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002026:	6028      	str	r0, [r5, #0]
 8002028:	6069      	str	r1, [r5, #4]
 800202a:	60aa      	str	r2, [r5, #8]
 800202c:	60eb      	str	r3, [r5, #12]
 800202e:	7823      	ldrb	r3, [r4, #0]
 8002030:	742b      	strb	r3, [r5, #16]
	  sprintf((char *)disp.s_line,"from memory.");
 8002032:	4a2d      	ldr	r2, [pc, #180]	; (80020e8 <main+0x168>)
 8002034:	4b30      	ldr	r3, [pc, #192]	; (80020f8 <main+0x178>)
 8002036:	4614      	mov	r4, r2
 8002038:	cb07      	ldmia	r3!, {r0, r1, r2}
 800203a:	6020      	str	r0, [r4, #0]
 800203c:	6061      	str	r1, [r4, #4]
 800203e:	60a2      	str	r2, [r4, #8]
 8002040:	781b      	ldrb	r3, [r3, #0]
 8002042:	7323      	strb	r3, [r4, #12]
	  lcd_display(&disp);
 8002044:	4825      	ldr	r0, [pc, #148]	; (80020dc <main+0x15c>)
 8002046:	f7ff ff23 	bl	8001e90 <lcd_display>
	  data_settingLoad();
 800204a:	f000 f9b9 	bl	80023c0 <data_settingLoad>
	  HAL_Delay(3000);
 800204e:	f640 30b8 	movw	r0, #3000	; 0xbb8
 8002052:	f003 f9a9 	bl	80053a8 <HAL_Delay>
	  lcd_clear(&disp);
 8002056:	4821      	ldr	r0, [pc, #132]	; (80020dc <main+0x15c>)
 8002058:	f7ff ff6c 	bl	8001f34 <lcd_clear>
	  data_settingPrint();
 800205c:	f000 fc7c 	bl	8002958 <data_settingPrint>
 8002060:	e01f      	b.n	80020a2 <main+0x122>
  }
  else{
	  data_settingInit();
 8002062:	f000 f943 	bl	80022ec <data_settingInit>
	  sprintf((char *)disp.f_line,"Loading initial ");
 8002066:	4b1d      	ldr	r3, [pc, #116]	; (80020dc <main+0x15c>)
 8002068:	4a24      	ldr	r2, [pc, #144]	; (80020fc <main+0x17c>)
 800206a:	1c5d      	adds	r5, r3, #1
 800206c:	4614      	mov	r4, r2
 800206e:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002070:	6028      	str	r0, [r5, #0]
 8002072:	6069      	str	r1, [r5, #4]
 8002074:	60aa      	str	r2, [r5, #8]
 8002076:	60eb      	str	r3, [r5, #12]
 8002078:	7823      	ldrb	r3, [r4, #0]
 800207a:	742b      	strb	r3, [r5, #16]
	  sprintf((char *)disp.s_line,"settings.");
 800207c:	4a1a      	ldr	r2, [pc, #104]	; (80020e8 <main+0x168>)
 800207e:	4b20      	ldr	r3, [pc, #128]	; (8002100 <main+0x180>)
 8002080:	cb03      	ldmia	r3!, {r0, r1}
 8002082:	6010      	str	r0, [r2, #0]
 8002084:	6051      	str	r1, [r2, #4]
 8002086:	881b      	ldrh	r3, [r3, #0]
 8002088:	8113      	strh	r3, [r2, #8]
	  lcd_display(&disp);
 800208a:	4814      	ldr	r0, [pc, #80]	; (80020dc <main+0x15c>)
 800208c:	f7ff ff00 	bl	8001e90 <lcd_display>
	  HAL_Delay(1000);
 8002090:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8002094:	f003 f988 	bl	80053a8 <HAL_Delay>
	  lcd_clear(&disp);
 8002098:	4810      	ldr	r0, [pc, #64]	; (80020dc <main+0x15c>)
 800209a:	f7ff ff4b 	bl	8001f34 <lcd_clear>
	  data_settingPrint();
 800209e:	f000 fc5b 	bl	8002958 <data_settingPrint>
  }


  HAL_ADC_Start_DMA(&hadc1, &s, 1);
 80020a2:	2201      	movs	r2, #1
 80020a4:	4917      	ldr	r1, [pc, #92]	; (8002104 <main+0x184>)
 80020a6:	4818      	ldr	r0, [pc, #96]	; (8002108 <main+0x188>)
 80020a8:	f003 f9e4 	bl	8005474 <HAL_ADC_Start_DMA>

  HAL_TIM_Base_Start_IT(&htim11);
 80020ac:	4817      	ldr	r0, [pc, #92]	; (800210c <main+0x18c>)
 80020ae:	f006 fd6a 	bl	8008b86 <HAL_TIM_Base_Start_IT>
  HAL_TIM_Base_Start_IT(&htim2);
 80020b2:	4817      	ldr	r0, [pc, #92]	; (8002110 <main+0x190>)
 80020b4:	f006 fd67 	bl	8008b86 <HAL_TIM_Base_Start_IT>
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	if(settingMode == 0)
 80020b8:	4b16      	ldr	r3, [pc, #88]	; (8002114 <main+0x194>)
 80020ba:	781b      	ldrb	r3, [r3, #0]
 80020bc:	2b00      	cmp	r3, #0
 80020be:	d103      	bne.n	80020c8 <main+0x148>
		lcd_display(&disp);
 80020c0:	4806      	ldr	r0, [pc, #24]	; (80020dc <main+0x15c>)
 80020c2:	f7ff fee5 	bl	8001e90 <lcd_display>
 80020c6:	e7f7      	b.n	80020b8 <main+0x138>
	else{
		data_settingEnter();
 80020c8:	f000 f9cc 	bl	8002464 <data_settingEnter>
		data_settingSave();
 80020cc:	f000 f92e 	bl	800232c <data_settingSave>
		settingMode = 0;
 80020d0:	4b10      	ldr	r3, [pc, #64]	; (8002114 <main+0x194>)
 80020d2:	2200      	movs	r2, #0
 80020d4:	701a      	strb	r2, [r3, #0]
	if(settingMode == 0)
 80020d6:	e7ef      	b.n	80020b8 <main+0x138>
 80020d8:	00011940 	.word	0x00011940
 80020dc:	2000042c 	.word	0x2000042c
 80020e0:	2000042d 	.word	0x2000042d
 80020e4:	0800d0d4 	.word	0x0800d0d4
 80020e8:	2000043e 	.word	0x2000043e
 80020ec:	0800d0e0 	.word	0x0800d0e0
 80020f0:	20000424 	.word	0x20000424
 80020f4:	0800d0e8 	.word	0x0800d0e8
 80020f8:	0800d0fc 	.word	0x0800d0fc
 80020fc:	0800d10c 	.word	0x0800d10c
 8002100:	0800d120 	.word	0x0800d120
 8002104:	20000428 	.word	0x20000428
 8002108:	20000320 	.word	0x20000320
 800210c:	2000050c 	.word	0x2000050c
 8002110:	2000054c 	.word	0x2000054c
 8002114:	20000288 	.word	0x20000288

08002118 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002118:	b580      	push	{r7, lr}
 800211a:	b094      	sub	sp, #80	; 0x50
 800211c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800211e:	f107 0320 	add.w	r3, r7, #32
 8002122:	2230      	movs	r2, #48	; 0x30
 8002124:	2100      	movs	r1, #0
 8002126:	4618      	mov	r0, r3
 8002128:	f008 f902 	bl	800a330 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800212c:	f107 030c 	add.w	r3, r7, #12
 8002130:	2200      	movs	r2, #0
 8002132:	601a      	str	r2, [r3, #0]
 8002134:	605a      	str	r2, [r3, #4]
 8002136:	609a      	str	r2, [r3, #8]
 8002138:	60da      	str	r2, [r3, #12]
 800213a:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 800213c:	2300      	movs	r3, #0
 800213e:	60bb      	str	r3, [r7, #8]
 8002140:	4b29      	ldr	r3, [pc, #164]	; (80021e8 <SystemClock_Config+0xd0>)
 8002142:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002144:	4a28      	ldr	r2, [pc, #160]	; (80021e8 <SystemClock_Config+0xd0>)
 8002146:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800214a:	6413      	str	r3, [r2, #64]	; 0x40
 800214c:	4b26      	ldr	r3, [pc, #152]	; (80021e8 <SystemClock_Config+0xd0>)
 800214e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002150:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002154:	60bb      	str	r3, [r7, #8]
 8002156:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 8002158:	2300      	movs	r3, #0
 800215a:	607b      	str	r3, [r7, #4]
 800215c:	4b23      	ldr	r3, [pc, #140]	; (80021ec <SystemClock_Config+0xd4>)
 800215e:	681b      	ldr	r3, [r3, #0]
 8002160:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8002164:	4a21      	ldr	r2, [pc, #132]	; (80021ec <SystemClock_Config+0xd4>)
 8002166:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800216a:	6013      	str	r3, [r2, #0]
 800216c:	4b1f      	ldr	r3, [pc, #124]	; (80021ec <SystemClock_Config+0xd4>)
 800216e:	681b      	ldr	r3, [r3, #0]
 8002170:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8002174:	607b      	str	r3, [r7, #4]
 8002176:	687b      	ldr	r3, [r7, #4]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8002178:	2302      	movs	r3, #2
 800217a:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800217c:	2301      	movs	r3, #1
 800217e:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8002180:	2310      	movs	r3, #16
 8002182:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8002184:	2302      	movs	r3, #2
 8002186:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8002188:	2300      	movs	r3, #0
 800218a:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 16;
 800218c:	2310      	movs	r3, #16
 800218e:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 288;
 8002190:	f44f 7390 	mov.w	r3, #288	; 0x120
 8002194:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 8002196:	2304      	movs	r3, #4
 8002198:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 800219a:	2307      	movs	r3, #7
 800219c:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800219e:	f107 0320 	add.w	r3, r7, #32
 80021a2:	4618      	mov	r0, r3
 80021a4:	f006 f862 	bl	800826c <HAL_RCC_OscConfig>
 80021a8:	4603      	mov	r3, r0
 80021aa:	2b00      	cmp	r3, #0
 80021ac:	d001      	beq.n	80021b2 <SystemClock_Config+0x9a>
  {
    Error_Handler();
 80021ae:	f000 f895 	bl	80022dc <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80021b2:	230f      	movs	r3, #15
 80021b4:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80021b6:	2302      	movs	r3, #2
 80021b8:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80021ba:	2300      	movs	r3, #0
 80021bc:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80021be:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80021c2:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80021c4:	2300      	movs	r3, #0
 80021c6:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80021c8:	f107 030c 	add.w	r3, r7, #12
 80021cc:	2102      	movs	r1, #2
 80021ce:	4618      	mov	r0, r3
 80021d0:	f006 fabc 	bl	800874c <HAL_RCC_ClockConfig>
 80021d4:	4603      	mov	r3, r0
 80021d6:	2b00      	cmp	r3, #0
 80021d8:	d001      	beq.n	80021de <SystemClock_Config+0xc6>
  {
    Error_Handler();
 80021da:	f000 f87f 	bl	80022dc <Error_Handler>
  }
}
 80021de:	bf00      	nop
 80021e0:	3750      	adds	r7, #80	; 0x50
 80021e2:	46bd      	mov	sp, r7
 80021e4:	bd80      	pop	{r7, pc}
 80021e6:	bf00      	nop
 80021e8:	40023800 	.word	0x40023800
 80021ec:	40007000 	.word	0x40007000

080021f0 <HAL_TIM_PeriodElapsedCallback>:
 * 			if "#" pressed activate settings mode
 * 	TIM2 - get data from sensors, check if data match requirements
 * 		if yes send data to LCD
 * 		if no alternately send data to LCD and send alarm message to LCD and activate alarm
 */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim){
 80021f0:	b580      	push	{r7, lr}
 80021f2:	b084      	sub	sp, #16
 80021f4:	af00      	add	r7, sp, #0
 80021f6:	6078      	str	r0, [r7, #4]
	if(htim->Instance == TIM11 ){
 80021f8:	687b      	ldr	r3, [r7, #4]
 80021fa:	681b      	ldr	r3, [r3, #0]
 80021fc:	4a30      	ldr	r2, [pc, #192]	; (80022c0 <HAL_TIM_PeriodElapsedCallback+0xd0>)
 80021fe:	4293      	cmp	r3, r2
 8002200:	d124      	bne.n	800224c <HAL_TIM_PeriodElapsedCallback+0x5c>
		uint8_t tempKey = kb_readKey();
 8002202:	f7ff fd33 	bl	8001c6c <kb_readKey>
 8002206:	4603      	mov	r3, r0
 8002208:	73fb      	strb	r3, [r7, #15]

		if(tempKey==0xFF)
 800220a:	7bfb      	ldrb	r3, [r7, #15]
 800220c:	2bff      	cmp	r3, #255	; 0xff
 800220e:	d103      	bne.n	8002218 <HAL_TIM_PeriodElapsedCallback+0x28>
		KB_STATE=KB_STATE_IDLE;
 8002210:	4b2c      	ldr	r3, [pc, #176]	; (80022c4 <HAL_TIM_PeriodElapsedCallback+0xd4>)
 8002212:	2200      	movs	r2, #0
 8002214:	701a      	strb	r2, [r3, #0]
 8002216:	e00e      	b.n	8002236 <HAL_TIM_PeriodElapsedCallback+0x46>
		else if(tempKey==KB_KEY)
 8002218:	4b2b      	ldr	r3, [pc, #172]	; (80022c8 <HAL_TIM_PeriodElapsedCallback+0xd8>)
 800221a:	781b      	ldrb	r3, [r3, #0]
 800221c:	7bfa      	ldrb	r2, [r7, #15]
 800221e:	429a      	cmp	r2, r3
 8002220:	d103      	bne.n	800222a <HAL_TIM_PeriodElapsedCallback+0x3a>
		KB_STATE=KB_STATE_PRESSED;
 8002222:	4b28      	ldr	r3, [pc, #160]	; (80022c4 <HAL_TIM_PeriodElapsedCallback+0xd4>)
 8002224:	2201      	movs	r2, #1
 8002226:	701a      	strb	r2, [r3, #0]
 8002228:	e005      	b.n	8002236 <HAL_TIM_PeriodElapsedCallback+0x46>
		else{
		KB_STATE=KB_STATE_WAIT;
 800222a:	4b26      	ldr	r3, [pc, #152]	; (80022c4 <HAL_TIM_PeriodElapsedCallback+0xd4>)
 800222c:	2202      	movs	r2, #2
 800222e:	701a      	strb	r2, [r3, #0]
		KB_KEY=tempKey;
 8002230:	4a25      	ldr	r2, [pc, #148]	; (80022c8 <HAL_TIM_PeriodElapsedCallback+0xd8>)
 8002232:	7bfb      	ldrb	r3, [r7, #15]
 8002234:	7013      	strb	r3, [r2, #0]
		}
		if(KB_STATE == KB_STATE_PRESSED && KB_KEY==KB_HASH)
 8002236:	4b23      	ldr	r3, [pc, #140]	; (80022c4 <HAL_TIM_PeriodElapsedCallback+0xd4>)
 8002238:	781b      	ldrb	r3, [r3, #0]
 800223a:	2b01      	cmp	r3, #1
 800223c:	d106      	bne.n	800224c <HAL_TIM_PeriodElapsedCallback+0x5c>
 800223e:	4b22      	ldr	r3, [pc, #136]	; (80022c8 <HAL_TIM_PeriodElapsedCallback+0xd8>)
 8002240:	781b      	ldrb	r3, [r3, #0]
 8002242:	2b0b      	cmp	r3, #11
 8002244:	d102      	bne.n	800224c <HAL_TIM_PeriodElapsedCallback+0x5c>
			settingMode = 1;
 8002246:	4b21      	ldr	r3, [pc, #132]	; (80022cc <HAL_TIM_PeriodElapsedCallback+0xdc>)
 8002248:	2201      	movs	r2, #1
 800224a:	701a      	strb	r2, [r3, #0]
	}


	if(htim->Instance == TIM2){
 800224c:	687b      	ldr	r3, [r7, #4]
 800224e:	681b      	ldr	r3, [r3, #0]
 8002250:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002254:	d131      	bne.n	80022ba <HAL_TIM_PeriodElapsedCallback+0xca>
		if(settingMode)
 8002256:	4b1d      	ldr	r3, [pc, #116]	; (80022cc <HAL_TIM_PeriodElapsedCallback+0xdc>)
 8002258:	781b      	ldrb	r3, [r3, #0]
 800225a:	2b00      	cmp	r3, #0
 800225c:	d12c      	bne.n	80022b8 <HAL_TIM_PeriodElapsedCallback+0xc8>
			return;
		data_get();
 800225e:	f000 fc19 	bl	8002a94 <data_get>
		dataStatus = data_check();
 8002262:	f000 fd8f 	bl	8002d84 <data_check>
 8002266:	4603      	mov	r3, r0
 8002268:	461a      	mov	r2, r3
 800226a:	4b19      	ldr	r3, [pc, #100]	; (80022d0 <HAL_TIM_PeriodElapsedCallback+0xe0>)
 800226c:	701a      	strb	r2, [r3, #0]
		if(dataStatus == S_OK){
 800226e:	4b18      	ldr	r3, [pc, #96]	; (80022d0 <HAL_TIM_PeriodElapsedCallback+0xe0>)
 8002270:	781b      	ldrb	r3, [r3, #0]
 8002272:	2b00      	cmp	r3, #0
 8002274:	d103      	bne.n	800227e <HAL_TIM_PeriodElapsedCallback+0x8e>
			data_print(&disp);
 8002276:	4817      	ldr	r0, [pc, #92]	; (80022d4 <HAL_TIM_PeriodElapsedCallback+0xe4>)
 8002278:	f000 fc6e 	bl	8002b58 <data_print>
 800227c:	e01d      	b.n	80022ba <HAL_TIM_PeriodElapsedCallback+0xca>
		}
		else{
			if(alertMode == 1){
 800227e:	4b16      	ldr	r3, [pc, #88]	; (80022d8 <HAL_TIM_PeriodElapsedCallback+0xe8>)
 8002280:	781b      	ldrb	r3, [r3, #0]
 8002282:	2b01      	cmp	r3, #1
 8002284:	d10d      	bne.n	80022a2 <HAL_TIM_PeriodElapsedCallback+0xb2>
				data_printAlert((int)dataStatus,&disp);
 8002286:	4b12      	ldr	r3, [pc, #72]	; (80022d0 <HAL_TIM_PeriodElapsedCallback+0xe0>)
 8002288:	781b      	ldrb	r3, [r3, #0]
 800228a:	4912      	ldr	r1, [pc, #72]	; (80022d4 <HAL_TIM_PeriodElapsedCallback+0xe4>)
 800228c:	4618      	mov	r0, r3
 800228e:	f000 fd0b 	bl	8002ca8 <data_printAlert>
				buzzerAlarm(1, VOLUME);
 8002292:	21c8      	movs	r1, #200	; 0xc8
 8002294:	2001      	movs	r0, #1
 8002296:	f7fe ff2b 	bl	80010f0 <buzzerAlarm>
				alertMode = 0;
 800229a:	4b0f      	ldr	r3, [pc, #60]	; (80022d8 <HAL_TIM_PeriodElapsedCallback+0xe8>)
 800229c:	2200      	movs	r2, #0
 800229e:	701a      	strb	r2, [r3, #0]
 80022a0:	e00b      	b.n	80022ba <HAL_TIM_PeriodElapsedCallback+0xca>
			}
			else if(alertMode == 0 ){
 80022a2:	4b0d      	ldr	r3, [pc, #52]	; (80022d8 <HAL_TIM_PeriodElapsedCallback+0xe8>)
 80022a4:	781b      	ldrb	r3, [r3, #0]
 80022a6:	2b00      	cmp	r3, #0
 80022a8:	d107      	bne.n	80022ba <HAL_TIM_PeriodElapsedCallback+0xca>
				data_print(&disp);
 80022aa:	480a      	ldr	r0, [pc, #40]	; (80022d4 <HAL_TIM_PeriodElapsedCallback+0xe4>)
 80022ac:	f000 fc54 	bl	8002b58 <data_print>
				alertMode = 1;
 80022b0:	4b09      	ldr	r3, [pc, #36]	; (80022d8 <HAL_TIM_PeriodElapsedCallback+0xe8>)
 80022b2:	2201      	movs	r2, #1
 80022b4:	701a      	strb	r2, [r3, #0]
 80022b6:	e000      	b.n	80022ba <HAL_TIM_PeriodElapsedCallback+0xca>
			return;
 80022b8:	bf00      	nop
			}
		}

	}
}
 80022ba:	3710      	adds	r7, #16
 80022bc:	46bd      	mov	sp, r7
 80022be:	bd80      	pop	{r7, pc}
 80022c0:	40014800 	.word	0x40014800
 80022c4:	20000286 	.word	0x20000286
 80022c8:	20000000 	.word	0x20000000
 80022cc:	20000288 	.word	0x20000288
 80022d0:	20000426 	.word	0x20000426
 80022d4:	2000042c 	.word	0x2000042c
 80022d8:	20000287 	.word	0x20000287

080022dc <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80022dc:	b580      	push	{r7, lr}
 80022de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
	//lcd_display(0, 0, "Error occured!");
	HAL_Delay(5000);
 80022e0:	f241 3088 	movw	r0, #5000	; 0x1388
 80022e4:	f003 f860 	bl	80053a8 <HAL_Delay>
  /* USER CODE END Error_Handler_Debug */
}
 80022e8:	bf00      	nop
 80022ea:	bd80      	pop	{r7, pc}

080022ec <data_settingInit>:
const uint8_t dry_val = 20; /*!< variable storing totally dry soil moisture vailue from ADC sensor */
const uint8_t wet_val = 160;/*!< variable storing totally wet soil moisture vailue from ADC sensor */

data currentData; /*!< current data from sensors */
data settingMin;/*!< minimal sensors readings values */
data settingMax;/*!< maximal sensors readings values */
 80022ec:	b480      	push	{r7}
 80022ee:	af00      	add	r7, sp, #0

 80022f0:	4b08      	ldr	r3, [pc, #32]	; (8002314 <data_settingInit+0x28>)
 80022f2:	4a09      	ldr	r2, [pc, #36]	; (8002318 <data_settingInit+0x2c>)
 80022f4:	605a      	str	r2, [r3, #4]
/**
 80022f6:	4b07      	ldr	r3, [pc, #28]	; (8002314 <data_settingInit+0x28>)
 80022f8:	4a08      	ldr	r2, [pc, #32]	; (800231c <data_settingInit+0x30>)
 80022fa:	601a      	str	r2, [r3, #0]
 * @brief initialize data settings after first device launch
 80022fc:	4b08      	ldr	r3, [pc, #32]	; (8002320 <data_settingInit+0x34>)
 80022fe:	4a09      	ldr	r2, [pc, #36]	; (8002324 <data_settingInit+0x38>)
 8002300:	605a      	str	r2, [r3, #4]
 * @param None.
 8002302:	4b07      	ldr	r3, [pc, #28]	; (8002320 <data_settingInit+0x34>)
 8002304:	4a08      	ldr	r2, [pc, #32]	; (8002328 <data_settingInit+0x3c>)
 8002306:	601a      	str	r2, [r3, #0]
 * @retval None.
 8002308:	bf00      	nop
 800230a:	46bd      	mov	sp, r7
 800230c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002310:	4770      	bx	lr
 8002312:	bf00      	nop
 8002314:	20000454 	.word	0x20000454
 8002318:	42480000 	.word	0x42480000
 800231c:	41900000 	.word	0x41900000
 8002320:	2000046c 	.word	0x2000046c
 8002324:	428c0000 	.word	0x428c0000
 8002328:	41f00000 	.word	0x41f00000

0800232c <data_settingSave>:
 */
void data_settingInit(){
 800232c:	b580      	push	{r7, lr}
 800232e:	af00      	add	r7, sp, #0
	settingMin.humid = 50.00;
 8002330:	4b20      	ldr	r3, [pc, #128]	; (80023b4 <data_settingSave+0x88>)
 8002332:	edd3 7a01 	vldr	s15, [r3, #4]
 8002336:	ed9f 7a20 	vldr	s14, [pc, #128]	; 80023b8 <data_settingSave+0x8c>
 800233a:	ee67 7a87 	vmul.f32	s15, s15, s14
 800233e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002342:	ee17 3a90 	vmov	r3, s15
 8002346:	b29b      	uxth	r3, r3
 8002348:	4619      	mov	r1, r3
 800234a:	2001      	movs	r0, #1
 800234c:	f7ff f960 	bl	8001610 <EE_WriteVariable>
	settingMin.temp = 18.00;
 8002350:	4b1a      	ldr	r3, [pc, #104]	; (80023bc <data_settingSave+0x90>)
 8002352:	edd3 7a01 	vldr	s15, [r3, #4]
 8002356:	ed9f 7a18 	vldr	s14, [pc, #96]	; 80023b8 <data_settingSave+0x8c>
 800235a:	ee67 7a87 	vmul.f32	s15, s15, s14
 800235e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002362:	ee17 3a90 	vmov	r3, s15
 8002366:	b29b      	uxth	r3, r3
 8002368:	4619      	mov	r1, r3
 800236a:	2002      	movs	r0, #2
 800236c:	f7ff f950 	bl	8001610 <EE_WriteVariable>
	settingMax.humid = 70.00;
 8002370:	4b10      	ldr	r3, [pc, #64]	; (80023b4 <data_settingSave+0x88>)
 8002372:	edd3 7a00 	vldr	s15, [r3]
 8002376:	ed9f 7a10 	vldr	s14, [pc, #64]	; 80023b8 <data_settingSave+0x8c>
 800237a:	ee67 7a87 	vmul.f32	s15, s15, s14
 800237e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002382:	ee17 3a90 	vmov	r3, s15
 8002386:	b29b      	uxth	r3, r3
 8002388:	4619      	mov	r1, r3
 800238a:	2003      	movs	r0, #3
 800238c:	f7ff f940 	bl	8001610 <EE_WriteVariable>
	settingMax.temp = 30.00;
 8002390:	4b0a      	ldr	r3, [pc, #40]	; (80023bc <data_settingSave+0x90>)
 8002392:	edd3 7a00 	vldr	s15, [r3]
 8002396:	ed9f 7a08 	vldr	s14, [pc, #32]	; 80023b8 <data_settingSave+0x8c>
 800239a:	ee67 7a87 	vmul.f32	s15, s15, s14
 800239e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80023a2:	ee17 3a90 	vmov	r3, s15
 80023a6:	b29b      	uxth	r3, r3
 80023a8:	4619      	mov	r1, r3
 80023aa:	2004      	movs	r0, #4
 80023ac:	f7ff f930 	bl	8001610 <EE_WriteVariable>
}
 80023b0:	bf00      	nop
 80023b2:	bd80      	pop	{r7, pc}
 80023b4:	20000454 	.word	0x20000454
 80023b8:	42c80000 	.word	0x42c80000
 80023bc:	2000046c 	.word	0x2000046c

080023c0 <data_settingLoad>:

/**
 80023c0:	b580      	push	{r7, lr}
 80023c2:	b082      	sub	sp, #8
 80023c4:	af00      	add	r7, sp, #0
 * @brief save data settings from settingMin and settingMax structures to EEPROM memory emulation
 * @param None.
 80023c6:	1dbb      	adds	r3, r7, #6
 80023c8:	4619      	mov	r1, r3
 80023ca:	2001      	movs	r0, #1
 80023cc:	f7ff f8d6 	bl	800157c <EE_ReadVariable>
 * @retval None.
 80023d0:	88fb      	ldrh	r3, [r7, #6]
 80023d2:	ee07 3a90 	vmov	s15, r3
 80023d6:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80023da:	eddf 6a1f 	vldr	s13, [pc, #124]	; 8002458 <data_settingLoad+0x98>
 80023de:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80023e2:	4b1e      	ldr	r3, [pc, #120]	; (800245c <data_settingLoad+0x9c>)
 80023e4:	edc3 7a01 	vstr	s15, [r3, #4]
 */
void data_settingSave(){
 80023e8:	1dbb      	adds	r3, r7, #6
 80023ea:	4619      	mov	r1, r3
 80023ec:	2002      	movs	r0, #2
 80023ee:	f7ff f8c5 	bl	800157c <EE_ReadVariable>
	EE_WriteVariable(MIN_HUM_ADDR,  100*settingMin.humid);
 80023f2:	88fb      	ldrh	r3, [r7, #6]
 80023f4:	ee07 3a90 	vmov	s15, r3
 80023f8:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80023fc:	eddf 6a16 	vldr	s13, [pc, #88]	; 8002458 <data_settingLoad+0x98>
 8002400:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8002404:	4b16      	ldr	r3, [pc, #88]	; (8002460 <data_settingLoad+0xa0>)
 8002406:	edc3 7a01 	vstr	s15, [r3, #4]
	EE_WriteVariable(MAX_HUM_ADDR, 100*settingMax.humid);
	EE_WriteVariable(MIN_TEMP_ADDR, 100*settingMin.temp);
 800240a:	1dbb      	adds	r3, r7, #6
 800240c:	4619      	mov	r1, r3
 800240e:	2003      	movs	r0, #3
 8002410:	f7ff f8b4 	bl	800157c <EE_ReadVariable>
	EE_WriteVariable(MAX_TEMP_ADDR, 100*settingMax.temp);
 8002414:	88fb      	ldrh	r3, [r7, #6]
 8002416:	ee07 3a90 	vmov	s15, r3
 800241a:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800241e:	eddf 6a0e 	vldr	s13, [pc, #56]	; 8002458 <data_settingLoad+0x98>
 8002422:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8002426:	4b0d      	ldr	r3, [pc, #52]	; (800245c <data_settingLoad+0x9c>)
 8002428:	edc3 7a00 	vstr	s15, [r3]
}

 800242c:	1dbb      	adds	r3, r7, #6
 800242e:	4619      	mov	r1, r3
 8002430:	2004      	movs	r0, #4
 8002432:	f7ff f8a3 	bl	800157c <EE_ReadVariable>
/**
 8002436:	88fb      	ldrh	r3, [r7, #6]
 8002438:	ee07 3a90 	vmov	s15, r3
 800243c:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8002440:	eddf 6a05 	vldr	s13, [pc, #20]	; 8002458 <data_settingLoad+0x98>
 8002444:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8002448:	4b05      	ldr	r3, [pc, #20]	; (8002460 <data_settingLoad+0xa0>)
 800244a:	edc3 7a00 	vstr	s15, [r3]
 * @brief load data settings from EEPROM memory emulation to settingMax and settingMin structures
 800244e:	bf00      	nop
 8002450:	3708      	adds	r7, #8
 8002452:	46bd      	mov	sp, r7
 8002454:	bd80      	pop	{r7, pc}
 8002456:	bf00      	nop
 8002458:	42c80000 	.word	0x42c80000
 800245c:	20000454 	.word	0x20000454
 8002460:	2000046c 	.word	0x2000046c

08002464 <data_settingEnter>:
 * @param None.
 * @retval None.
 8002464:	b5b0      	push	{r4, r5, r7, lr}
 8002466:	b084      	sub	sp, #16
 8002468:	af00      	add	r7, sp, #0
 */
 800246a:	f04f 0300 	mov.w	r3, #0
 800246e:	60fb      	str	r3, [r7, #12]
void data_settingLoad(){
	uint16_t buf;
	EE_ReadVariable(MIN_HUM_ADDR, &buf);
 8002470:	4ba1      	ldr	r3, [pc, #644]	; (80026f8 <data_settingEnter+0x294>)
 8002472:	4aa2      	ldr	r2, [pc, #648]	; (80026fc <data_settingEnter+0x298>)
 8002474:	1c5d      	adds	r5, r3, #1
 8002476:	4614      	mov	r4, r2
 8002478:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800247a:	6028      	str	r0, [r5, #0]
 800247c:	6069      	str	r1, [r5, #4]
 800247e:	60aa      	str	r2, [r5, #8]
 8002480:	60eb      	str	r3, [r5, #12]
 8002482:	7823      	ldrb	r3, [r4, #0]
 8002484:	742b      	strb	r3, [r5, #16]
	settingMin.humid = (float) buf/100.0;
 8002486:	4b9c      	ldr	r3, [pc, #624]	; (80026f8 <data_settingEnter+0x294>)
 8002488:	4a9d      	ldr	r2, [pc, #628]	; (8002700 <data_settingEnter+0x29c>)
 800248a:	f103 0512 	add.w	r5, r3, #18
 800248e:	4614      	mov	r4, r2
 8002490:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002492:	6028      	str	r0, [r5, #0]
 8002494:	6069      	str	r1, [r5, #4]
 8002496:	60aa      	str	r2, [r5, #8]
 8002498:	60eb      	str	r3, [r5, #12]
 800249a:	7823      	ldrb	r3, [r4, #0]
 800249c:	742b      	strb	r3, [r5, #16]

 800249e:	4899      	ldr	r0, [pc, #612]	; (8002704 <data_settingEnter+0x2a0>)
 80024a0:	f001 f8d4 	bl	800364c <usart_send_string>
	EE_ReadVariable(MAX_HUM_ADDR, &buf);
 80024a4:	4894      	ldr	r0, [pc, #592]	; (80026f8 <data_settingEnter+0x294>)
 80024a6:	f7ff fcf3 	bl	8001e90 <lcd_display>
	settingMax.humid = (float) buf/100.0;
 80024aa:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 80024ae:	f002 ff7b 	bl	80053a8 <HAL_Delay>

 80024b2:	4891      	ldr	r0, [pc, #580]	; (80026f8 <data_settingEnter+0x294>)
 80024b4:	f7ff fd3e 	bl	8001f34 <lcd_clear>
	EE_ReadVariable(MIN_TEMP_ADDR, &buf);
	settingMin.temp = (float) buf/100.0;

	EE_ReadVariable(MAX_TEMP_ADDR, &buf);
 80024b8:	4a93      	ldr	r2, [pc, #588]	; (8002708 <data_settingEnter+0x2a4>)
 80024ba:	4b94      	ldr	r3, [pc, #592]	; (800270c <data_settingEnter+0x2a8>)
 80024bc:	4614      	mov	r4, r2
 80024be:	cb07      	ldmia	r3!, {r0, r1, r2}
 80024c0:	6020      	str	r0, [r4, #0]
 80024c2:	6061      	str	r1, [r4, #4]
 80024c4:	60a2      	str	r2, [r4, #8]
 80024c6:	881b      	ldrh	r3, [r3, #0]
 80024c8:	81a3      	strh	r3, [r4, #12]
	settingMax.temp = (float) buf/100.0;
 80024ca:	4b8b      	ldr	r3, [pc, #556]	; (80026f8 <data_settingEnter+0x294>)
 80024cc:	2200      	movs	r2, #0
 80024ce:	749a      	strb	r2, [r3, #18]
}
 80024d0:	4889      	ldr	r0, [pc, #548]	; (80026f8 <data_settingEnter+0x294>)
 80024d2:	f7ff fcdd 	bl	8001e90 <lcd_display>

 80024d6:	2300      	movs	r3, #0
 80024d8:	60bb      	str	r3, [r7, #8]
 80024da:	e068      	b.n	80025ae <data_settingEnter+0x14a>
/**
 80024dc:	f7ff fc0c 	bl	8001cf8 <kb_service>
 80024e0:	4603      	mov	r3, r0
 80024e2:	71fb      	strb	r3, [r7, #7]
 * @brief enter new data setting to settings structures using keyboard input
 80024e4:	79fa      	ldrb	r2, [r7, #7]
 80024e6:	1d3b      	adds	r3, r7, #4
 80024e8:	4989      	ldr	r1, [pc, #548]	; (8002710 <data_settingEnter+0x2ac>)
 80024ea:	4618      	mov	r0, r3
 80024ec:	f008 fb84 	bl	800abf8 <siprintf>
 * @param None.
 80024f0:	1d3b      	adds	r3, r7, #4
 80024f2:	2201      	movs	r2, #1
 80024f4:	4619      	mov	r1, r3
 80024f6:	4887      	ldr	r0, [pc, #540]	; (8002714 <data_settingEnter+0x2b0>)
 80024f8:	f008 fb9e 	bl	800ac38 <strncat>
 * @retval None.
 80024fc:	68bb      	ldr	r3, [r7, #8]
 80024fe:	2b01      	cmp	r3, #1
 8002500:	d10b      	bne.n	800251a <data_settingEnter+0xb6>
 */
 8002502:	4884      	ldr	r0, [pc, #528]	; (8002714 <data_settingEnter+0x2b0>)
 8002504:	f7fd fe6c 	bl	80001e0 <strlen>
 8002508:	4603      	mov	r3, r0
 800250a:	461a      	mov	r2, r3
 800250c:	4b81      	ldr	r3, [pc, #516]	; (8002714 <data_settingEnter+0x2b0>)
 800250e:	4413      	add	r3, r2
 8002510:	4981      	ldr	r1, [pc, #516]	; (8002718 <data_settingEnter+0x2b4>)
 8002512:	461a      	mov	r2, r3
 8002514:	460b      	mov	r3, r1
 8002516:	881b      	ldrh	r3, [r3, #0]
 8002518:	8013      	strh	r3, [r2, #0]
void data_settingEnter(){
 800251a:	4877      	ldr	r0, [pc, #476]	; (80026f8 <data_settingEnter+0x294>)
 800251c:	f7ff fcb8 	bl	8001e90 <lcd_display>
	float s=0;
 8002520:	68bb      	ldr	r3, [r7, #8]
 8002522:	ee07 3a90 	vmov	s15, r3
 8002526:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800252a:	eef0 0a67 	vmov.f32	s1, s15
 800252e:	eeb2 0a04 	vmov.f32	s0, #36	; 0x41200000  10.0
 8002532:	f00a f8b9 	bl	800c6a8 <powf>
 8002536:	ee10 3a10 	vmov	r3, s0
 800253a:	4618      	mov	r0, r3
 800253c:	f7fe f80c 	bl	8000558 <__aeabi_f2d>
 8002540:	4603      	mov	r3, r0
 8002542:	460c      	mov	r4, r1
 8002544:	461a      	mov	r2, r3
 8002546:	4623      	mov	r3, r4
 8002548:	f04f 0000 	mov.w	r0, #0
 800254c:	4973      	ldr	r1, [pc, #460]	; (800271c <data_settingEnter+0x2b8>)
 800254e:	f7fe f985 	bl	800085c <__aeabi_ddiv>
 8002552:	4603      	mov	r3, r0
 8002554:	460c      	mov	r4, r1
 8002556:	4625      	mov	r5, r4
 8002558:	461c      	mov	r4, r3
 800255a:	79fb      	ldrb	r3, [r7, #7]
 800255c:	ee07 3a90 	vmov	s15, r3
 8002560:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002564:	ee17 0a90 	vmov	r0, s15
 8002568:	f7fd fff6 	bl	8000558 <__aeabi_f2d>
 800256c:	4602      	mov	r2, r0
 800256e:	460b      	mov	r3, r1
 8002570:	4620      	mov	r0, r4
 8002572:	4629      	mov	r1, r5
 8002574:	f7fe f848 	bl	8000608 <__aeabi_dmul>
 8002578:	4603      	mov	r3, r0
 800257a:	460c      	mov	r4, r1
 800257c:	4625      	mov	r5, r4
 800257e:	461c      	mov	r4, r3
 8002580:	68f8      	ldr	r0, [r7, #12]
 8002582:	f7fd ffe9 	bl	8000558 <__aeabi_f2d>
 8002586:	4602      	mov	r2, r0
 8002588:	460b      	mov	r3, r1
 800258a:	4620      	mov	r0, r4
 800258c:	4629      	mov	r1, r5
 800258e:	f7fd fe85 	bl	800029c <__adddf3>
 8002592:	4603      	mov	r3, r0
 8002594:	460c      	mov	r4, r1
 8002596:	4618      	mov	r0, r3
 8002598:	4621      	mov	r1, r4
 800259a:	f7fe fb0d 	bl	8000bb8 <__aeabi_d2f>
 800259e:	4603      	mov	r3, r0
 80025a0:	60fb      	str	r3, [r7, #12]
	char buf[2];
 80025a2:	2064      	movs	r0, #100	; 0x64
 80025a4:	f002 ff00 	bl	80053a8 <HAL_Delay>

 80025a8:	68bb      	ldr	r3, [r7, #8]
 80025aa:	3301      	adds	r3, #1
 80025ac:	60bb      	str	r3, [r7, #8]
 80025ae:	68bb      	ldr	r3, [r7, #8]
 80025b0:	2b03      	cmp	r3, #3
 80025b2:	dd93      	ble.n	80024dc <data_settingEnter+0x78>
	uint8_t key;
	sprintf((char *)disp.f_line,"Enter settings! ");
 80025b4:	4850      	ldr	r0, [pc, #320]	; (80026f8 <data_settingEnter+0x294>)
 80025b6:	f7ff fcbd 	bl	8001f34 <lcd_clear>
	sprintf((char *)disp.s_line,"                ");
 80025ba:	4a59      	ldr	r2, [pc, #356]	; (8002720 <data_settingEnter+0x2bc>)
 80025bc:	68fb      	ldr	r3, [r7, #12]
 80025be:	6053      	str	r3, [r2, #4]
	usart_send_string("Setting mode...");
 80025c0:	f04f 0300 	mov.w	r3, #0
 80025c4:	60fb      	str	r3, [r7, #12]
	lcd_display(&disp);
	HAL_Delay(2000);
 80025c6:	4a50      	ldr	r2, [pc, #320]	; (8002708 <data_settingEnter+0x2a4>)
 80025c8:	4b56      	ldr	r3, [pc, #344]	; (8002724 <data_settingEnter+0x2c0>)
 80025ca:	4614      	mov	r4, r2
 80025cc:	cb07      	ldmia	r3!, {r0, r1, r2}
 80025ce:	6020      	str	r0, [r4, #0]
 80025d0:	6061      	str	r1, [r4, #4]
 80025d2:	60a2      	str	r2, [r4, #8]
 80025d4:	881b      	ldrh	r3, [r3, #0]
 80025d6:	81a3      	strh	r3, [r4, #12]
	lcd_clear(&disp);
 80025d8:	4b47      	ldr	r3, [pc, #284]	; (80026f8 <data_settingEnter+0x294>)
 80025da:	2200      	movs	r2, #0
 80025dc:	749a      	strb	r2, [r3, #18]

 80025de:	4846      	ldr	r0, [pc, #280]	; (80026f8 <data_settingEnter+0x294>)
 80025e0:	f7ff fc56 	bl	8001e90 <lcd_display>
	int i;
 80025e4:	2300      	movs	r3, #0
 80025e6:	60bb      	str	r3, [r7, #8]
 80025e8:	e068      	b.n	80026bc <data_settingEnter+0x258>

 80025ea:	f7ff fb85 	bl	8001cf8 <kb_service>
 80025ee:	4603      	mov	r3, r0
 80025f0:	71fb      	strb	r3, [r7, #7]
	sprintf((char *)disp.f_line,"Min. humid.: ");
 80025f2:	79fa      	ldrb	r2, [r7, #7]
 80025f4:	1d3b      	adds	r3, r7, #4
 80025f6:	4946      	ldr	r1, [pc, #280]	; (8002710 <data_settingEnter+0x2ac>)
 80025f8:	4618      	mov	r0, r3
 80025fa:	f008 fafd 	bl	800abf8 <siprintf>
	sprintf((char *)disp.s_line,"");
 80025fe:	1d3b      	adds	r3, r7, #4
 8002600:	2201      	movs	r2, #1
 8002602:	4619      	mov	r1, r3
 8002604:	4843      	ldr	r0, [pc, #268]	; (8002714 <data_settingEnter+0x2b0>)
 8002606:	f008 fb17 	bl	800ac38 <strncat>
	lcd_display(&disp);
 800260a:	68bb      	ldr	r3, [r7, #8]
 800260c:	2b01      	cmp	r3, #1
 800260e:	d10b      	bne.n	8002628 <data_settingEnter+0x1c4>
	for(i=0 ; i<4 ; i++){
 8002610:	4840      	ldr	r0, [pc, #256]	; (8002714 <data_settingEnter+0x2b0>)
 8002612:	f7fd fde5 	bl	80001e0 <strlen>
 8002616:	4603      	mov	r3, r0
 8002618:	461a      	mov	r2, r3
 800261a:	4b3e      	ldr	r3, [pc, #248]	; (8002714 <data_settingEnter+0x2b0>)
 800261c:	4413      	add	r3, r2
 800261e:	493e      	ldr	r1, [pc, #248]	; (8002718 <data_settingEnter+0x2b4>)
 8002620:	461a      	mov	r2, r3
 8002622:	460b      	mov	r3, r1
 8002624:	881b      	ldrh	r3, [r3, #0]
 8002626:	8013      	strh	r3, [r2, #0]
		key = kb_service();
 8002628:	4833      	ldr	r0, [pc, #204]	; (80026f8 <data_settingEnter+0x294>)
 800262a:	f7ff fc31 	bl	8001e90 <lcd_display>
		sprintf(buf,"%d",key);
 800262e:	68bb      	ldr	r3, [r7, #8]
 8002630:	ee07 3a90 	vmov	s15, r3
 8002634:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002638:	eef0 0a67 	vmov.f32	s1, s15
 800263c:	eeb2 0a04 	vmov.f32	s0, #36	; 0x41200000  10.0
 8002640:	f00a f832 	bl	800c6a8 <powf>
 8002644:	ee10 3a10 	vmov	r3, s0
 8002648:	4618      	mov	r0, r3
 800264a:	f7fd ff85 	bl	8000558 <__aeabi_f2d>
 800264e:	4603      	mov	r3, r0
 8002650:	460c      	mov	r4, r1
 8002652:	461a      	mov	r2, r3
 8002654:	4623      	mov	r3, r4
 8002656:	f04f 0000 	mov.w	r0, #0
 800265a:	4930      	ldr	r1, [pc, #192]	; (800271c <data_settingEnter+0x2b8>)
 800265c:	f7fe f8fe 	bl	800085c <__aeabi_ddiv>
 8002660:	4603      	mov	r3, r0
 8002662:	460c      	mov	r4, r1
 8002664:	4625      	mov	r5, r4
 8002666:	461c      	mov	r4, r3
 8002668:	79fb      	ldrb	r3, [r7, #7]
 800266a:	ee07 3a90 	vmov	s15, r3
 800266e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002672:	ee17 0a90 	vmov	r0, s15
 8002676:	f7fd ff6f 	bl	8000558 <__aeabi_f2d>
 800267a:	4602      	mov	r2, r0
 800267c:	460b      	mov	r3, r1
 800267e:	4620      	mov	r0, r4
 8002680:	4629      	mov	r1, r5
 8002682:	f7fd ffc1 	bl	8000608 <__aeabi_dmul>
 8002686:	4603      	mov	r3, r0
 8002688:	460c      	mov	r4, r1
 800268a:	4625      	mov	r5, r4
 800268c:	461c      	mov	r4, r3
 800268e:	68f8      	ldr	r0, [r7, #12]
 8002690:	f7fd ff62 	bl	8000558 <__aeabi_f2d>
 8002694:	4602      	mov	r2, r0
 8002696:	460b      	mov	r3, r1
 8002698:	4620      	mov	r0, r4
 800269a:	4629      	mov	r1, r5
 800269c:	f7fd fdfe 	bl	800029c <__adddf3>
 80026a0:	4603      	mov	r3, r0
 80026a2:	460c      	mov	r4, r1
 80026a4:	4618      	mov	r0, r3
 80026a6:	4621      	mov	r1, r4
 80026a8:	f7fe fa86 	bl	8000bb8 <__aeabi_d2f>
 80026ac:	4603      	mov	r3, r0
 80026ae:	60fb      	str	r3, [r7, #12]
		strncat(disp.s_line,buf,1);
 80026b0:	2064      	movs	r0, #100	; 0x64
 80026b2:	f002 fe79 	bl	80053a8 <HAL_Delay>
	int i;
 80026b6:	68bb      	ldr	r3, [r7, #8]
 80026b8:	3301      	adds	r3, #1
 80026ba:	60bb      	str	r3, [r7, #8]
 80026bc:	68bb      	ldr	r3, [r7, #8]
 80026be:	2b03      	cmp	r3, #3
 80026c0:	dd93      	ble.n	80025ea <data_settingEnter+0x186>
		if(i==1)
			strncat(disp.s_line,".",1);
 80026c2:	480d      	ldr	r0, [pc, #52]	; (80026f8 <data_settingEnter+0x294>)
 80026c4:	f7ff fc36 	bl	8001f34 <lcd_clear>
		lcd_display(&disp);
 80026c8:	4a17      	ldr	r2, [pc, #92]	; (8002728 <data_settingEnter+0x2c4>)
 80026ca:	68fb      	ldr	r3, [r7, #12]
 80026cc:	6053      	str	r3, [r2, #4]
		s += 10.0/powf(10.0,(float)i) * (float)key;
 80026ce:	f04f 0300 	mov.w	r3, #0
 80026d2:	60fb      	str	r3, [r7, #12]
		HAL_Delay(100);
	}
 80026d4:	4a0c      	ldr	r2, [pc, #48]	; (8002708 <data_settingEnter+0x2a4>)
 80026d6:	4b15      	ldr	r3, [pc, #84]	; (800272c <data_settingEnter+0x2c8>)
 80026d8:	4614      	mov	r4, r2
 80026da:	cb07      	ldmia	r3!, {r0, r1, r2}
 80026dc:	6020      	str	r0, [r4, #0]
 80026de:	6061      	str	r1, [r4, #4]
 80026e0:	60a2      	str	r2, [r4, #8]
 80026e2:	781b      	ldrb	r3, [r3, #0]
 80026e4:	7323      	strb	r3, [r4, #12]
	lcd_clear(&disp);
 80026e6:	4b04      	ldr	r3, [pc, #16]	; (80026f8 <data_settingEnter+0x294>)
 80026e8:	2200      	movs	r2, #0
 80026ea:	749a      	strb	r2, [r3, #18]
	settingMin.humid = s;
 80026ec:	4802      	ldr	r0, [pc, #8]	; (80026f8 <data_settingEnter+0x294>)
 80026ee:	f7ff fbcf 	bl	8001e90 <lcd_display>
	s=0;
 80026f2:	2300      	movs	r3, #0
 80026f4:	60bb      	str	r3, [r7, #8]
 80026f6:	e084      	b.n	8002802 <data_settingEnter+0x39e>
 80026f8:	2000042c 	.word	0x2000042c
 80026fc:	0800d12c 	.word	0x0800d12c
 8002700:	0800d140 	.word	0x0800d140
 8002704:	0800d154 	.word	0x0800d154
 8002708:	2000042d 	.word	0x2000042d
 800270c:	0800d164 	.word	0x0800d164
 8002710:	0800d174 	.word	0x0800d174
 8002714:	2000043e 	.word	0x2000043e
 8002718:	0800d178 	.word	0x0800d178
 800271c:	40240000 	.word	0x40240000
 8002720:	20000454 	.word	0x20000454
 8002724:	0800d17c 	.word	0x0800d17c
 8002728:	2000046c 	.word	0x2000046c
 800272c:	0800d18c 	.word	0x0800d18c

 8002730:	f7ff fae2 	bl	8001cf8 <kb_service>
 8002734:	4603      	mov	r3, r0
 8002736:	71fb      	strb	r3, [r7, #7]
	sprintf((char *)disp.f_line,"Max. humid.: ");
 8002738:	79fa      	ldrb	r2, [r7, #7]
 800273a:	1d3b      	adds	r3, r7, #4
 800273c:	497c      	ldr	r1, [pc, #496]	; (8002930 <data_settingEnter+0x4cc>)
 800273e:	4618      	mov	r0, r3
 8002740:	f008 fa5a 	bl	800abf8 <siprintf>
	sprintf((char *)disp.s_line,"");
 8002744:	1d3b      	adds	r3, r7, #4
 8002746:	2201      	movs	r2, #1
 8002748:	4619      	mov	r1, r3
 800274a:	487a      	ldr	r0, [pc, #488]	; (8002934 <data_settingEnter+0x4d0>)
 800274c:	f008 fa74 	bl	800ac38 <strncat>
	lcd_display(&disp);
 8002750:	68bb      	ldr	r3, [r7, #8]
 8002752:	2b01      	cmp	r3, #1
 8002754:	d10b      	bne.n	800276e <data_settingEnter+0x30a>
	for(i=0 ; i<4 ; i++){
 8002756:	4877      	ldr	r0, [pc, #476]	; (8002934 <data_settingEnter+0x4d0>)
 8002758:	f7fd fd42 	bl	80001e0 <strlen>
 800275c:	4603      	mov	r3, r0
 800275e:	461a      	mov	r2, r3
 8002760:	4b74      	ldr	r3, [pc, #464]	; (8002934 <data_settingEnter+0x4d0>)
 8002762:	4413      	add	r3, r2
 8002764:	4974      	ldr	r1, [pc, #464]	; (8002938 <data_settingEnter+0x4d4>)
 8002766:	461a      	mov	r2, r3
 8002768:	460b      	mov	r3, r1
 800276a:	881b      	ldrh	r3, [r3, #0]
 800276c:	8013      	strh	r3, [r2, #0]
		key = kb_service();
 800276e:	4873      	ldr	r0, [pc, #460]	; (800293c <data_settingEnter+0x4d8>)
 8002770:	f7ff fb8e 	bl	8001e90 <lcd_display>
		sprintf(buf,"%d",key);
 8002774:	68bb      	ldr	r3, [r7, #8]
 8002776:	ee07 3a90 	vmov	s15, r3
 800277a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800277e:	eef0 0a67 	vmov.f32	s1, s15
 8002782:	eeb2 0a04 	vmov.f32	s0, #36	; 0x41200000  10.0
 8002786:	f009 ff8f 	bl	800c6a8 <powf>
 800278a:	ee10 3a10 	vmov	r3, s0
 800278e:	4618      	mov	r0, r3
 8002790:	f7fd fee2 	bl	8000558 <__aeabi_f2d>
 8002794:	4603      	mov	r3, r0
 8002796:	460c      	mov	r4, r1
 8002798:	461a      	mov	r2, r3
 800279a:	4623      	mov	r3, r4
 800279c:	f04f 0000 	mov.w	r0, #0
 80027a0:	4967      	ldr	r1, [pc, #412]	; (8002940 <data_settingEnter+0x4dc>)
 80027a2:	f7fe f85b 	bl	800085c <__aeabi_ddiv>
 80027a6:	4603      	mov	r3, r0
 80027a8:	460c      	mov	r4, r1
 80027aa:	4625      	mov	r5, r4
 80027ac:	461c      	mov	r4, r3
 80027ae:	79fb      	ldrb	r3, [r7, #7]
 80027b0:	ee07 3a90 	vmov	s15, r3
 80027b4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80027b8:	ee17 0a90 	vmov	r0, s15
 80027bc:	f7fd fecc 	bl	8000558 <__aeabi_f2d>
 80027c0:	4602      	mov	r2, r0
 80027c2:	460b      	mov	r3, r1
 80027c4:	4620      	mov	r0, r4
 80027c6:	4629      	mov	r1, r5
 80027c8:	f7fd ff1e 	bl	8000608 <__aeabi_dmul>
 80027cc:	4603      	mov	r3, r0
 80027ce:	460c      	mov	r4, r1
 80027d0:	4625      	mov	r5, r4
 80027d2:	461c      	mov	r4, r3
 80027d4:	68f8      	ldr	r0, [r7, #12]
 80027d6:	f7fd febf 	bl	8000558 <__aeabi_f2d>
 80027da:	4602      	mov	r2, r0
 80027dc:	460b      	mov	r3, r1
 80027de:	4620      	mov	r0, r4
 80027e0:	4629      	mov	r1, r5
 80027e2:	f7fd fd5b 	bl	800029c <__adddf3>
 80027e6:	4603      	mov	r3, r0
 80027e8:	460c      	mov	r4, r1
 80027ea:	4618      	mov	r0, r3
 80027ec:	4621      	mov	r1, r4
 80027ee:	f7fe f9e3 	bl	8000bb8 <__aeabi_d2f>
 80027f2:	4603      	mov	r3, r0
 80027f4:	60fb      	str	r3, [r7, #12]
		strncat(disp.s_line,buf,1);
 80027f6:	2064      	movs	r0, #100	; 0x64
 80027f8:	f002 fdd6 	bl	80053a8 <HAL_Delay>
	s=0;
 80027fc:	68bb      	ldr	r3, [r7, #8]
 80027fe:	3301      	adds	r3, #1
 8002800:	60bb      	str	r3, [r7, #8]
 8002802:	68bb      	ldr	r3, [r7, #8]
 8002804:	2b03      	cmp	r3, #3
 8002806:	dd93      	ble.n	8002730 <data_settingEnter+0x2cc>
		if(i==1)
			strncat(disp.s_line,".",1);
 8002808:	484c      	ldr	r0, [pc, #304]	; (800293c <data_settingEnter+0x4d8>)
 800280a:	f7ff fb93 	bl	8001f34 <lcd_clear>
		lcd_display(&disp);
 800280e:	4a4d      	ldr	r2, [pc, #308]	; (8002944 <data_settingEnter+0x4e0>)
 8002810:	68fb      	ldr	r3, [r7, #12]
 8002812:	6013      	str	r3, [r2, #0]
		s += 10.0/powf(10.0,(float)i) * (float)key;
 8002814:	f04f 0300 	mov.w	r3, #0
 8002818:	60fb      	str	r3, [r7, #12]
		HAL_Delay(100);
	}
 800281a:	4a4b      	ldr	r2, [pc, #300]	; (8002948 <data_settingEnter+0x4e4>)
 800281c:	4b4b      	ldr	r3, [pc, #300]	; (800294c <data_settingEnter+0x4e8>)
 800281e:	4614      	mov	r4, r2
 8002820:	cb07      	ldmia	r3!, {r0, r1, r2}
 8002822:	6020      	str	r0, [r4, #0]
 8002824:	6061      	str	r1, [r4, #4]
 8002826:	60a2      	str	r2, [r4, #8]
 8002828:	781b      	ldrb	r3, [r3, #0]
 800282a:	7323      	strb	r3, [r4, #12]
	lcd_clear(&disp);
 800282c:	4b43      	ldr	r3, [pc, #268]	; (800293c <data_settingEnter+0x4d8>)
 800282e:	2200      	movs	r2, #0
 8002830:	749a      	strb	r2, [r3, #18]
	settingMax.humid = s;
 8002832:	4842      	ldr	r0, [pc, #264]	; (800293c <data_settingEnter+0x4d8>)
 8002834:	f7ff fb2c 	bl	8001e90 <lcd_display>
	s=0;
 8002838:	2300      	movs	r3, #0
 800283a:	60bb      	str	r3, [r7, #8]
 800283c:	e068      	b.n	8002910 <data_settingEnter+0x4ac>

 800283e:	f7ff fa5b 	bl	8001cf8 <kb_service>
 8002842:	4603      	mov	r3, r0
 8002844:	71fb      	strb	r3, [r7, #7]
	sprintf((char *)disp.f_line,"Min. temp.: ");
 8002846:	79fa      	ldrb	r2, [r7, #7]
 8002848:	1d3b      	adds	r3, r7, #4
 800284a:	4939      	ldr	r1, [pc, #228]	; (8002930 <data_settingEnter+0x4cc>)
 800284c:	4618      	mov	r0, r3
 800284e:	f008 f9d3 	bl	800abf8 <siprintf>
	sprintf((char *)disp.s_line,"");
 8002852:	1d3b      	adds	r3, r7, #4
 8002854:	2201      	movs	r2, #1
 8002856:	4619      	mov	r1, r3
 8002858:	4836      	ldr	r0, [pc, #216]	; (8002934 <data_settingEnter+0x4d0>)
 800285a:	f008 f9ed 	bl	800ac38 <strncat>
	lcd_display(&disp);
 800285e:	68bb      	ldr	r3, [r7, #8]
 8002860:	2b01      	cmp	r3, #1
 8002862:	d10b      	bne.n	800287c <data_settingEnter+0x418>
	for(i=0 ; i<4 ; i++){
 8002864:	4833      	ldr	r0, [pc, #204]	; (8002934 <data_settingEnter+0x4d0>)
 8002866:	f7fd fcbb 	bl	80001e0 <strlen>
 800286a:	4603      	mov	r3, r0
 800286c:	461a      	mov	r2, r3
 800286e:	4b31      	ldr	r3, [pc, #196]	; (8002934 <data_settingEnter+0x4d0>)
 8002870:	4413      	add	r3, r2
 8002872:	4931      	ldr	r1, [pc, #196]	; (8002938 <data_settingEnter+0x4d4>)
 8002874:	461a      	mov	r2, r3
 8002876:	460b      	mov	r3, r1
 8002878:	881b      	ldrh	r3, [r3, #0]
 800287a:	8013      	strh	r3, [r2, #0]
		key = kb_service();
 800287c:	482f      	ldr	r0, [pc, #188]	; (800293c <data_settingEnter+0x4d8>)
 800287e:	f7ff fb07 	bl	8001e90 <lcd_display>
		sprintf(buf,"%d",key);
 8002882:	68bb      	ldr	r3, [r7, #8]
 8002884:	ee07 3a90 	vmov	s15, r3
 8002888:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800288c:	eef0 0a67 	vmov.f32	s1, s15
 8002890:	eeb2 0a04 	vmov.f32	s0, #36	; 0x41200000  10.0
 8002894:	f009 ff08 	bl	800c6a8 <powf>
 8002898:	ee10 3a10 	vmov	r3, s0
 800289c:	4618      	mov	r0, r3
 800289e:	f7fd fe5b 	bl	8000558 <__aeabi_f2d>
 80028a2:	4603      	mov	r3, r0
 80028a4:	460c      	mov	r4, r1
 80028a6:	461a      	mov	r2, r3
 80028a8:	4623      	mov	r3, r4
 80028aa:	f04f 0000 	mov.w	r0, #0
 80028ae:	4924      	ldr	r1, [pc, #144]	; (8002940 <data_settingEnter+0x4dc>)
 80028b0:	f7fd ffd4 	bl	800085c <__aeabi_ddiv>
 80028b4:	4603      	mov	r3, r0
 80028b6:	460c      	mov	r4, r1
 80028b8:	4625      	mov	r5, r4
 80028ba:	461c      	mov	r4, r3
 80028bc:	79fb      	ldrb	r3, [r7, #7]
 80028be:	ee07 3a90 	vmov	s15, r3
 80028c2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80028c6:	ee17 0a90 	vmov	r0, s15
 80028ca:	f7fd fe45 	bl	8000558 <__aeabi_f2d>
 80028ce:	4602      	mov	r2, r0
 80028d0:	460b      	mov	r3, r1
 80028d2:	4620      	mov	r0, r4
 80028d4:	4629      	mov	r1, r5
 80028d6:	f7fd fe97 	bl	8000608 <__aeabi_dmul>
 80028da:	4603      	mov	r3, r0
 80028dc:	460c      	mov	r4, r1
 80028de:	4625      	mov	r5, r4
 80028e0:	461c      	mov	r4, r3
 80028e2:	68f8      	ldr	r0, [r7, #12]
 80028e4:	f7fd fe38 	bl	8000558 <__aeabi_f2d>
 80028e8:	4602      	mov	r2, r0
 80028ea:	460b      	mov	r3, r1
 80028ec:	4620      	mov	r0, r4
 80028ee:	4629      	mov	r1, r5
 80028f0:	f7fd fcd4 	bl	800029c <__adddf3>
 80028f4:	4603      	mov	r3, r0
 80028f6:	460c      	mov	r4, r1
 80028f8:	4618      	mov	r0, r3
 80028fa:	4621      	mov	r1, r4
 80028fc:	f7fe f95c 	bl	8000bb8 <__aeabi_d2f>
 8002900:	4603      	mov	r3, r0
 8002902:	60fb      	str	r3, [r7, #12]
		strncat(disp.s_line,buf,1);
 8002904:	2064      	movs	r0, #100	; 0x64
 8002906:	f002 fd4f 	bl	80053a8 <HAL_Delay>
	s=0;
 800290a:	68bb      	ldr	r3, [r7, #8]
 800290c:	3301      	adds	r3, #1
 800290e:	60bb      	str	r3, [r7, #8]
 8002910:	68bb      	ldr	r3, [r7, #8]
 8002912:	2b03      	cmp	r3, #3
 8002914:	dd93      	ble.n	800283e <data_settingEnter+0x3da>
		if(i==1)
			strncat(disp.s_line,".",1);
 8002916:	4809      	ldr	r0, [pc, #36]	; (800293c <data_settingEnter+0x4d8>)
 8002918:	f7ff fb0c 	bl	8001f34 <lcd_clear>
		lcd_display(&disp);
 800291c:	4a0c      	ldr	r2, [pc, #48]	; (8002950 <data_settingEnter+0x4ec>)
 800291e:	68fb      	ldr	r3, [r7, #12]
 8002920:	6013      	str	r3, [r2, #0]
		s += 10.0/powf(10.0,(float)i) * (float)key;
 8002922:	480c      	ldr	r0, [pc, #48]	; (8002954 <data_settingEnter+0x4f0>)
 8002924:	f000 fe92 	bl	800364c <usart_send_string>
		HAL_Delay(100);
 8002928:	bf00      	nop
 800292a:	3710      	adds	r7, #16
 800292c:	46bd      	mov	sp, r7
 800292e:	bdb0      	pop	{r4, r5, r7, pc}
 8002930:	0800d174 	.word	0x0800d174
 8002934:	2000043e 	.word	0x2000043e
 8002938:	0800d178 	.word	0x0800d178
 800293c:	2000042c 	.word	0x2000042c
 8002940:	40240000 	.word	0x40240000
 8002944:	20000454 	.word	0x20000454
 8002948:	2000042d 	.word	0x2000042d
 800294c:	0800d19c 	.word	0x0800d19c
 8002950:	2000046c 	.word	0x2000046c
 8002954:	0800d1ac 	.word	0x0800d1ac

08002958 <data_settingPrint>:
	}
	lcd_clear(&disp);
 8002958:	b590      	push	{r4, r7, lr}
 800295a:	b083      	sub	sp, #12
 800295c:	af00      	add	r7, sp, #0
	settingMin.temp = s;
 800295e:	4843      	ldr	r0, [pc, #268]	; (8002a6c <data_settingPrint+0x114>)
 8002960:	f7ff fae8 	bl	8001f34 <lcd_clear>
	s=0;

	sprintf((char *)disp.f_line,"Max. temp.: ");
 8002964:	4b42      	ldr	r3, [pc, #264]	; (8002a70 <data_settingPrint+0x118>)
 8002966:	685b      	ldr	r3, [r3, #4]
 8002968:	4618      	mov	r0, r3
 800296a:	f7fd fdf5 	bl	8000558 <__aeabi_f2d>
 800296e:	4603      	mov	r3, r0
 8002970:	460c      	mov	r4, r1
 8002972:	1d38      	adds	r0, r7, #4
 8002974:	461a      	mov	r2, r3
 8002976:	4623      	mov	r3, r4
 8002978:	493e      	ldr	r1, [pc, #248]	; (8002a74 <data_settingPrint+0x11c>)
 800297a:	f008 f93d 	bl	800abf8 <siprintf>
	sprintf((char *)disp.s_line,"");
 800297e:	4a3e      	ldr	r2, [pc, #248]	; (8002a78 <data_settingPrint+0x120>)
 8002980:	4b3e      	ldr	r3, [pc, #248]	; (8002a7c <data_settingPrint+0x124>)
 8002982:	cb03      	ldmia	r3!, {r0, r1}
 8002984:	6010      	str	r0, [r2, #0]
 8002986:	6051      	str	r1, [r2, #4]
 8002988:	881b      	ldrh	r3, [r3, #0]
 800298a:	8113      	strh	r3, [r2, #8]
	lcd_display(&disp);
 800298c:	1d3b      	adds	r3, r7, #4
 800298e:	2205      	movs	r2, #5
 8002990:	4619      	mov	r1, r3
 8002992:	4839      	ldr	r0, [pc, #228]	; (8002a78 <data_settingPrint+0x120>)
 8002994:	f008 f950 	bl	800ac38 <strncat>
	for(i=0 ; i<4 ; i++){
		key = kb_service();
 8002998:	4b39      	ldr	r3, [pc, #228]	; (8002a80 <data_settingPrint+0x128>)
 800299a:	685b      	ldr	r3, [r3, #4]
 800299c:	4618      	mov	r0, r3
 800299e:	f7fd fddb 	bl	8000558 <__aeabi_f2d>
 80029a2:	4603      	mov	r3, r0
 80029a4:	460c      	mov	r4, r1
 80029a6:	1d38      	adds	r0, r7, #4
 80029a8:	461a      	mov	r2, r3
 80029aa:	4623      	mov	r3, r4
 80029ac:	4931      	ldr	r1, [pc, #196]	; (8002a74 <data_settingPrint+0x11c>)
 80029ae:	f008 f923 	bl	800abf8 <siprintf>
		sprintf(buf,"%d",key);
 80029b2:	4a34      	ldr	r2, [pc, #208]	; (8002a84 <data_settingPrint+0x12c>)
 80029b4:	4b34      	ldr	r3, [pc, #208]	; (8002a88 <data_settingPrint+0x130>)
 80029b6:	cb03      	ldmia	r3!, {r0, r1}
 80029b8:	6010      	str	r0, [r2, #0]
 80029ba:	6051      	str	r1, [r2, #4]
 80029bc:	881b      	ldrh	r3, [r3, #0]
 80029be:	8113      	strh	r3, [r2, #8]
		strncat(disp.s_line,buf,1);
 80029c0:	1d3b      	adds	r3, r7, #4
 80029c2:	2205      	movs	r2, #5
 80029c4:	4619      	mov	r1, r3
 80029c6:	482f      	ldr	r0, [pc, #188]	; (8002a84 <data_settingPrint+0x12c>)
 80029c8:	f008 f936 	bl	800ac38 <strncat>
		if(i==1)
			strncat(disp.s_line,".",1);
 80029cc:	4827      	ldr	r0, [pc, #156]	; (8002a6c <data_settingPrint+0x114>)
 80029ce:	f7ff fa5f 	bl	8001e90 <lcd_display>
		lcd_display(&disp);
 80029d2:	f241 3088 	movw	r0, #5000	; 0x1388
 80029d6:	f002 fce7 	bl	80053a8 <HAL_Delay>
		s += 10.0/powf(10.0,(float)i) * (float)key;
 80029da:	4824      	ldr	r0, [pc, #144]	; (8002a6c <data_settingPrint+0x114>)
 80029dc:	f7ff faaa 	bl	8001f34 <lcd_clear>
		HAL_Delay(100);
	}
 80029e0:	4b23      	ldr	r3, [pc, #140]	; (8002a70 <data_settingPrint+0x118>)
 80029e2:	681b      	ldr	r3, [r3, #0]
 80029e4:	4618      	mov	r0, r3
 80029e6:	f7fd fdb7 	bl	8000558 <__aeabi_f2d>
 80029ea:	4603      	mov	r3, r0
 80029ec:	460c      	mov	r4, r1
 80029ee:	1d38      	adds	r0, r7, #4
 80029f0:	461a      	mov	r2, r3
 80029f2:	4623      	mov	r3, r4
 80029f4:	491f      	ldr	r1, [pc, #124]	; (8002a74 <data_settingPrint+0x11c>)
 80029f6:	f008 f8ff 	bl	800abf8 <siprintf>
	lcd_clear(&disp);
 80029fa:	4a1f      	ldr	r2, [pc, #124]	; (8002a78 <data_settingPrint+0x120>)
 80029fc:	4b23      	ldr	r3, [pc, #140]	; (8002a8c <data_settingPrint+0x134>)
 80029fe:	cb03      	ldmia	r3!, {r0, r1}
 8002a00:	6010      	str	r0, [r2, #0]
 8002a02:	6051      	str	r1, [r2, #4]
 8002a04:	8819      	ldrh	r1, [r3, #0]
 8002a06:	789b      	ldrb	r3, [r3, #2]
 8002a08:	8111      	strh	r1, [r2, #8]
 8002a0a:	7293      	strb	r3, [r2, #10]
	settingMax.temp = s;
 8002a0c:	1d3b      	adds	r3, r7, #4
 8002a0e:	2205      	movs	r2, #5
 8002a10:	4619      	mov	r1, r3
 8002a12:	4819      	ldr	r0, [pc, #100]	; (8002a78 <data_settingPrint+0x120>)
 8002a14:	f008 f910 	bl	800ac38 <strncat>
	usart_send_string("Settings saved.");
}
 8002a18:	4b19      	ldr	r3, [pc, #100]	; (8002a80 <data_settingPrint+0x128>)
 8002a1a:	681b      	ldr	r3, [r3, #0]
 8002a1c:	4618      	mov	r0, r3
 8002a1e:	f7fd fd9b 	bl	8000558 <__aeabi_f2d>
 8002a22:	4603      	mov	r3, r0
 8002a24:	460c      	mov	r4, r1
 8002a26:	1d38      	adds	r0, r7, #4
 8002a28:	461a      	mov	r2, r3
 8002a2a:	4623      	mov	r3, r4
 8002a2c:	4911      	ldr	r1, [pc, #68]	; (8002a74 <data_settingPrint+0x11c>)
 8002a2e:	f008 f8e3 	bl	800abf8 <siprintf>
/**
 8002a32:	4a14      	ldr	r2, [pc, #80]	; (8002a84 <data_settingPrint+0x12c>)
 8002a34:	4b16      	ldr	r3, [pc, #88]	; (8002a90 <data_settingPrint+0x138>)
 8002a36:	cb03      	ldmia	r3!, {r0, r1}
 8002a38:	6010      	str	r0, [r2, #0]
 8002a3a:	6051      	str	r1, [r2, #4]
 8002a3c:	8819      	ldrh	r1, [r3, #0]
 8002a3e:	789b      	ldrb	r3, [r3, #2]
 8002a40:	8111      	strh	r1, [r2, #8]
 8002a42:	7293      	strb	r3, [r2, #10]
 * @brief print current data settings on LCD display
 8002a44:	1d3b      	adds	r3, r7, #4
 8002a46:	2205      	movs	r2, #5
 8002a48:	4619      	mov	r1, r3
 8002a4a:	480e      	ldr	r0, [pc, #56]	; (8002a84 <data_settingPrint+0x12c>)
 8002a4c:	f008 f8f4 	bl	800ac38 <strncat>
 * @param None.
 * @retval None.
 8002a50:	4806      	ldr	r0, [pc, #24]	; (8002a6c <data_settingPrint+0x114>)
 8002a52:	f7ff fa1d 	bl	8001e90 <lcd_display>
 */
 8002a56:	f241 3088 	movw	r0, #5000	; 0x1388
 8002a5a:	f002 fca5 	bl	80053a8 <HAL_Delay>

 8002a5e:	4803      	ldr	r0, [pc, #12]	; (8002a6c <data_settingPrint+0x114>)
 8002a60:	f7ff fa68 	bl	8001f34 <lcd_clear>
void data_settingPrint(){
 8002a64:	bf00      	nop
 8002a66:	370c      	adds	r7, #12
 8002a68:	46bd      	mov	sp, r7
 8002a6a:	bd90      	pop	{r4, r7, pc}
 8002a6c:	2000042c 	.word	0x2000042c
 8002a70:	20000454 	.word	0x20000454
 8002a74:	0800d1bc 	.word	0x0800d1bc
 8002a78:	2000042d 	.word	0x2000042d
 8002a7c:	0800d1c0 	.word	0x0800d1c0
 8002a80:	2000046c 	.word	0x2000046c
 8002a84:	2000043e 	.word	0x2000043e
 8002a88:	0800d1cc 	.word	0x0800d1cc
 8002a8c:	0800d1d8 	.word	0x0800d1d8
 8002a90:	0800d1e4 	.word	0x0800d1e4

08002a94 <data_get>:
	lcd_clear(&disp);
	char buf[3];
 8002a94:	b580      	push	{r7, lr}
 8002a96:	af00      	add	r7, sp, #0

 8002a98:	4807      	ldr	r0, [pc, #28]	; (8002ab8 <data_get+0x24>)
 8002a9a:	f7ff f819 	bl	8001ad0 <hts221_readHumid>
	sprintf(buf,"%f",settingMin.humid);
 8002a9e:	4807      	ldr	r0, [pc, #28]	; (8002abc <data_get+0x28>)
 8002aa0:	f7ff f807 	bl	8001ab2 <hts221_readTemp>
	sprintf((char *)disp.f_line,"Min. hum:");
 8002aa4:	4b06      	ldr	r3, [pc, #24]	; (8002ac0 <data_get+0x2c>)
 8002aa6:	681b      	ldr	r3, [r3, #0]
 8002aa8:	4618      	mov	r0, r3
 8002aaa:	f000 f80b 	bl	8002ac4 <convertMoisture>
 8002aae:	4602      	mov	r2, r0
 8002ab0:	4b02      	ldr	r3, [pc, #8]	; (8002abc <data_get+0x28>)
 8002ab2:	609a      	str	r2, [r3, #8]
	strncat((char *)disp.f_line,buf,5);
 8002ab4:	bf00      	nop
 8002ab6:	bd80      	pop	{r7, pc}
 8002ab8:	20000464 	.word	0x20000464
 8002abc:	20000460 	.word	0x20000460
 8002ac0:	20000428 	.word	0x20000428

08002ac4 <convertMoisture>:

	sprintf(buf,"%f",settingMax.humid);
 8002ac4:	b480      	push	{r7}
 8002ac6:	b083      	sub	sp, #12
 8002ac8:	af00      	add	r7, sp, #0
 8002aca:	6078      	str	r0, [r7, #4]
	sprintf((char *)disp.s_line,"Max. hum:");
 8002acc:	23a0      	movs	r3, #160	; 0xa0
 8002ace:	461a      	mov	r2, r3
 8002ad0:	2314      	movs	r3, #20
 8002ad2:	1ad3      	subs	r3, r2, r3
 8002ad4:	2b00      	cmp	r3, #0
 8002ad6:	da00      	bge.n	8002ada <convertMoisture+0x16>
 8002ad8:	3303      	adds	r3, #3
 8002ada:	109b      	asrs	r3, r3, #2
 8002adc:	b2da      	uxtb	r2, r3
 8002ade:	4b19      	ldr	r3, [pc, #100]	; (8002b44 <convertMoisture+0x80>)
 8002ae0:	701a      	strb	r2, [r3, #0]
	strncat((char *)disp.s_line,buf,5);
 8002ae2:	4b18      	ldr	r3, [pc, #96]	; (8002b44 <convertMoisture+0x80>)
 8002ae4:	781b      	ldrb	r3, [r3, #0]
 8002ae6:	461a      	mov	r2, r3
 8002ae8:	687b      	ldr	r3, [r7, #4]
 8002aea:	4293      	cmp	r3, r2
 8002aec:	d201      	bcs.n	8002af2 <convertMoisture+0x2e>

 8002aee:	4b16      	ldr	r3, [pc, #88]	; (8002b48 <convertMoisture+0x84>)
 8002af0:	e022      	b.n	8002b38 <convertMoisture+0x74>
	lcd_display(&disp);
 8002af2:	4b14      	ldr	r3, [pc, #80]	; (8002b44 <convertMoisture+0x80>)
 8002af4:	781b      	ldrb	r3, [r3, #0]
 8002af6:	461a      	mov	r2, r3
 8002af8:	687b      	ldr	r3, [r7, #4]
 8002afa:	4293      	cmp	r3, r2
 8002afc:	d308      	bcc.n	8002b10 <convertMoisture+0x4c>
 8002afe:	4b11      	ldr	r3, [pc, #68]	; (8002b44 <convertMoisture+0x80>)
 8002b00:	781b      	ldrb	r3, [r3, #0]
 8002b02:	005b      	lsls	r3, r3, #1
 8002b04:	461a      	mov	r2, r3
 8002b06:	687b      	ldr	r3, [r7, #4]
 8002b08:	4293      	cmp	r3, r2
 8002b0a:	d201      	bcs.n	8002b10 <convertMoisture+0x4c>
	HAL_Delay(5000);
 8002b0c:	4b0f      	ldr	r3, [pc, #60]	; (8002b4c <convertMoisture+0x88>)
 8002b0e:	e013      	b.n	8002b38 <convertMoisture+0x74>
	lcd_clear(&disp);
 8002b10:	4b0c      	ldr	r3, [pc, #48]	; (8002b44 <convertMoisture+0x80>)
 8002b12:	781b      	ldrb	r3, [r3, #0]
 8002b14:	005b      	lsls	r3, r3, #1
 8002b16:	461a      	mov	r2, r3
 8002b18:	687b      	ldr	r3, [r7, #4]
 8002b1a:	4293      	cmp	r3, r2
 8002b1c:	d30b      	bcc.n	8002b36 <convertMoisture+0x72>
 8002b1e:	4b09      	ldr	r3, [pc, #36]	; (8002b44 <convertMoisture+0x80>)
 8002b20:	781b      	ldrb	r3, [r3, #0]
 8002b22:	461a      	mov	r2, r3
 8002b24:	4613      	mov	r3, r2
 8002b26:	005b      	lsls	r3, r3, #1
 8002b28:	4413      	add	r3, r2
 8002b2a:	461a      	mov	r2, r3
 8002b2c:	687b      	ldr	r3, [r7, #4]
 8002b2e:	4293      	cmp	r3, r2
 8002b30:	d201      	bcs.n	8002b36 <convertMoisture+0x72>

 8002b32:	4b07      	ldr	r3, [pc, #28]	; (8002b50 <convertMoisture+0x8c>)
 8002b34:	e000      	b.n	8002b38 <convertMoisture+0x74>
	sprintf(buf,"%f",settingMin.temp);
	sprintf((char *)disp.f_line,"Min. temp:");
 8002b36:	4b07      	ldr	r3, [pc, #28]	; (8002b54 <convertMoisture+0x90>)
	strncat((char *)disp.f_line,buf,5);
 8002b38:	4618      	mov	r0, r3
 8002b3a:	370c      	adds	r7, #12
 8002b3c:	46bd      	mov	sp, r7
 8002b3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b42:	4770      	bx	lr
 8002b44:	20000450 	.word	0x20000450
 8002b48:	0800d1f0 	.word	0x0800d1f0
 8002b4c:	0800d1f4 	.word	0x0800d1f4
 8002b50:	0800d200 	.word	0x0800d200
 8002b54:	0800d204 	.word	0x0800d204

08002b58 <data_print>:

	sprintf(buf,"%f",settingMax.temp);
 8002b58:	b5b0      	push	{r4, r5, r7, lr}
 8002b5a:	b088      	sub	sp, #32
 8002b5c:	af00      	add	r7, sp, #0
 8002b5e:	6078      	str	r0, [r7, #4]
	sprintf((char *)disp.s_line,"Max. temp:");
	strncat((char *)disp.s_line,buf,5);

 8002b60:	4a48      	ldr	r2, [pc, #288]	; (8002c84 <data_print+0x12c>)
 8002b62:	f107 0308 	add.w	r3, r7, #8
 8002b66:	e892 0003 	ldmia.w	r2, {r0, r1}
 8002b6a:	e883 0003 	stmia.w	r3, {r0, r1}
	lcd_display(&disp);
 8002b6e:	4b46      	ldr	r3, [pc, #280]	; (8002c88 <data_print+0x130>)
 8002b70:	685b      	ldr	r3, [r3, #4]
 8002b72:	4618      	mov	r0, r3
 8002b74:	f7fd fcf0 	bl	8000558 <__aeabi_f2d>
 8002b78:	4604      	mov	r4, r0
 8002b7a:	460d      	mov	r5, r1
 8002b7c:	f107 0318 	add.w	r3, r7, #24
 8002b80:	4619      	mov	r1, r3
 8002b82:	2004      	movs	r0, #4
 8002b84:	ec45 4b10 	vmov	d0, r4, r5
 8002b88:	f007 fb7c 	bl	800a284 <gcvt>
	HAL_Delay(5000);
 8002b8c:	4b3e      	ldr	r3, [pc, #248]	; (8002c88 <data_print+0x130>)
 8002b8e:	681b      	ldr	r3, [r3, #0]
 8002b90:	4618      	mov	r0, r3
 8002b92:	f7fd fce1 	bl	8000558 <__aeabi_f2d>
 8002b96:	4604      	mov	r4, r0
 8002b98:	460d      	mov	r5, r1
 8002b9a:	f107 0310 	add.w	r3, r7, #16
 8002b9e:	4619      	mov	r1, r3
 8002ba0:	2004      	movs	r0, #4
 8002ba2:	ec45 4b10 	vmov	d0, r4, r5
 8002ba6:	f007 fb6d 	bl	800a284 <gcvt>
	lcd_clear(&disp);
}
 8002baa:	687b      	ldr	r3, [r7, #4]
 8002bac:	3301      	adds	r3, #1
 8002bae:	4a37      	ldr	r2, [pc, #220]	; (8002c8c <data_print+0x134>)
 8002bb0:	8811      	ldrh	r1, [r2, #0]
 8002bb2:	7892      	ldrb	r2, [r2, #2]
 8002bb4:	8019      	strh	r1, [r3, #0]
 8002bb6:	709a      	strb	r2, [r3, #2]
/**
 8002bb8:	687b      	ldr	r3, [r7, #4]
 8002bba:	3301      	adds	r3, #1
 8002bbc:	f107 0118 	add.w	r1, r7, #24
 8002bc0:	2205      	movs	r2, #5
 8002bc2:	4618      	mov	r0, r3
 8002bc4:	f008 f838 	bl	800ac38 <strncat>
 * @brief save actual sensors' data values to currentData structure
 8002bc8:	687b      	ldr	r3, [r7, #4]
 8002bca:	1c5c      	adds	r4, r3, #1
 8002bcc:	4620      	mov	r0, r4
 8002bce:	f7fd fb07 	bl	80001e0 <strlen>
 8002bd2:	4603      	mov	r3, r0
 8002bd4:	4423      	add	r3, r4
 8002bd6:	4a2e      	ldr	r2, [pc, #184]	; (8002c90 <data_print+0x138>)
 8002bd8:	6810      	ldr	r0, [r2, #0]
 8002bda:	6018      	str	r0, [r3, #0]
 8002bdc:	7912      	ldrb	r2, [r2, #4]
 8002bde:	711a      	strb	r2, [r3, #4]
 * @param None.
 8002be0:	687b      	ldr	r3, [r7, #4]
 8002be2:	3301      	adds	r3, #1
 8002be4:	f107 0110 	add.w	r1, r7, #16
 8002be8:	2205      	movs	r2, #5
 8002bea:	4618      	mov	r0, r3
 8002bec:	f008 f824 	bl	800ac38 <strncat>
 * @retval None.
 8002bf0:	687b      	ldr	r3, [r7, #4]
 8002bf2:	3312      	adds	r3, #18
 8002bf4:	4a27      	ldr	r2, [pc, #156]	; (8002c94 <data_print+0x13c>)
 8002bf6:	6810      	ldr	r0, [r2, #0]
 8002bf8:	6018      	str	r0, [r3, #0]
 8002bfa:	8891      	ldrh	r1, [r2, #4]
 8002bfc:	7992      	ldrb	r2, [r2, #6]
 8002bfe:	8099      	strh	r1, [r3, #4]
 8002c00:	719a      	strb	r2, [r3, #6]
 */
 8002c02:	687b      	ldr	r3, [r7, #4]
 8002c04:	f103 0412 	add.w	r4, r3, #18
 8002c08:	4b1f      	ldr	r3, [pc, #124]	; (8002c88 <data_print+0x130>)
 8002c0a:	689d      	ldr	r5, [r3, #8]
 8002c0c:	4b1e      	ldr	r3, [pc, #120]	; (8002c88 <data_print+0x130>)
 8002c0e:	689b      	ldr	r3, [r3, #8]
 8002c10:	4618      	mov	r0, r3
 8002c12:	f7fd fae5 	bl	80001e0 <strlen>
 8002c16:	4603      	mov	r3, r0
 8002c18:	461a      	mov	r2, r3
 8002c1a:	4629      	mov	r1, r5
 8002c1c:	4620      	mov	r0, r4
 8002c1e:	f008 f80b 	bl	800ac38 <strncat>

 8002c22:	687b      	ldr	r3, [r7, #4]
 8002c24:	f103 0412 	add.w	r4, r3, #18
 8002c28:	4b17      	ldr	r3, [pc, #92]	; (8002c88 <data_print+0x130>)
 8002c2a:	689b      	ldr	r3, [r3, #8]
 8002c2c:	4618      	mov	r0, r3
 8002c2e:	f7fd fad7 	bl	80001e0 <strlen>
 8002c32:	4603      	mov	r3, r0
 8002c34:	f1c3 020a 	rsb	r2, r3, #10
 8002c38:	f107 0308 	add.w	r3, r7, #8
 8002c3c:	4619      	mov	r1, r3
 8002c3e:	4620      	mov	r0, r4
 8002c40:	f007 fffa 	bl	800ac38 <strncat>
void data_get(){
 8002c44:	4814      	ldr	r0, [pc, #80]	; (8002c98 <data_print+0x140>)
 8002c46:	f000 fd01 	bl	800364c <usart_send_string>
	hts221_readHumid(&(currentData.humid));
 8002c4a:	f107 0318 	add.w	r3, r7, #24
 8002c4e:	4618      	mov	r0, r3
 8002c50:	f000 fcfc 	bl	800364c <usart_send_string>
	hts221_readTemp(&(currentData.temp));
 8002c54:	4811      	ldr	r0, [pc, #68]	; (8002c9c <data_print+0x144>)
 8002c56:	f000 fcf9 	bl	800364c <usart_send_string>
	currentData.soil = convertMoisture(s);
 8002c5a:	f107 0310 	add.w	r3, r7, #16
 8002c5e:	4618      	mov	r0, r3
 8002c60:	f000 fcf4 	bl	800364c <usart_send_string>
}
 8002c64:	480e      	ldr	r0, [pc, #56]	; (8002ca0 <data_print+0x148>)
 8002c66:	f000 fcf1 	bl	800364c <usart_send_string>
/**
 8002c6a:	4b07      	ldr	r3, [pc, #28]	; (8002c88 <data_print+0x130>)
 8002c6c:	689b      	ldr	r3, [r3, #8]
 8002c6e:	4618      	mov	r0, r3
 8002c70:	f000 fcec 	bl	800364c <usart_send_string>
 * @brief convert data from ADC sensor to string describing soil moisture
 8002c74:	480b      	ldr	r0, [pc, #44]	; (8002ca4 <data_print+0x14c>)
 8002c76:	f000 fce9 	bl	800364c <usart_send_string>
 * @param adc_data: ADC input reading
 8002c7a:	bf00      	nop
 8002c7c:	3720      	adds	r7, #32
 8002c7e:	46bd      	mov	sp, r7
 8002c80:	bdb0      	pop	{r4, r5, r7, pc}
 8002c82:	bf00      	nop
 8002c84:	0800d248 	.word	0x0800d248
 8002c88:	20000460 	.word	0x20000460
 8002c8c:	0800d210 	.word	0x0800d210
 8002c90:	0800d214 	.word	0x0800d214
 8002c94:	0800d21c 	.word	0x0800d21c
 8002c98:	0800d224 	.word	0x0800d224
 8002c9c:	0800d22c 	.word	0x0800d22c
 8002ca0:	0800d238 	.word	0x0800d238
 8002ca4:	0800d244 	.word	0x0800d244

08002ca8 <data_printAlert>:
 * @retval string describing soil moisture. Possible values:
 * 		   - "dry"
 8002ca8:	b5b0      	push	{r4, r5, r7, lr}
 8002caa:	b082      	sub	sp, #8
 8002cac:	af00      	add	r7, sp, #0
 8002cae:	6078      	str	r0, [r7, #4]
 8002cb0:	6039      	str	r1, [r7, #0]
 * 		   - "little wet"
 8002cb2:	683b      	ldr	r3, [r7, #0]
 8002cb4:	3301      	adds	r3, #1
 8002cb6:	4a2d      	ldr	r2, [pc, #180]	; (8002d6c <data_printAlert+0xc4>)
 8002cb8:	461d      	mov	r5, r3
 8002cba:	4614      	mov	r4, r2
 8002cbc:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002cbe:	6028      	str	r0, [r5, #0]
 8002cc0:	6069      	str	r1, [r5, #4]
 8002cc2:	60aa      	str	r2, [r5, #8]
 8002cc4:	60eb      	str	r3, [r5, #12]
 8002cc6:	7823      	ldrb	r3, [r4, #0]
 8002cc8:	742b      	strb	r3, [r5, #16]
 * 		   - "wet"
 8002cca:	687b      	ldr	r3, [r7, #4]
 8002ccc:	3b01      	subs	r3, #1
 8002cce:	2b03      	cmp	r3, #3
 8002cd0:	d83a      	bhi.n	8002d48 <data_printAlert+0xa0>
 8002cd2:	a201      	add	r2, pc, #4	; (adr r2, 8002cd8 <data_printAlert+0x30>)
 8002cd4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002cd8:	08002d03 	.word	0x08002d03
 8002cdc:	08002ce9 	.word	0x08002ce9
 8002ce0:	08002d33 	.word	0x08002d33
 8002ce4:	08002d19 	.word	0x08002d19
 * 		   - "very wet"
 */
 8002ce8:	683b      	ldr	r3, [r7, #0]
 8002cea:	3312      	adds	r3, #18
 8002cec:	4a20      	ldr	r2, [pc, #128]	; (8002d70 <data_printAlert+0xc8>)
 8002cee:	461d      	mov	r5, r3
 8002cf0:	4614      	mov	r4, r2
 8002cf2:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002cf4:	6028      	str	r0, [r5, #0]
 8002cf6:	6069      	str	r1, [r5, #4]
 8002cf8:	60aa      	str	r2, [r5, #8]
 8002cfa:	60eb      	str	r3, [r5, #12]
 8002cfc:	7823      	ldrb	r3, [r4, #0]
 8002cfe:	742b      	strb	r3, [r5, #16]
 8002d00:	e022      	b.n	8002d48 <data_printAlert+0xa0>
char* convertMoisture(uint32_t adc_data){
	uint8_t intervals = (wet_val-dry_val)/4;
 8002d02:	683b      	ldr	r3, [r7, #0]
 8002d04:	3312      	adds	r3, #18
 8002d06:	4a1b      	ldr	r2, [pc, #108]	; (8002d74 <data_printAlert+0xcc>)
 8002d08:	461c      	mov	r4, r3
 8002d0a:	4615      	mov	r5, r2
 8002d0c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8002d0e:	6020      	str	r0, [r4, #0]
 8002d10:	6061      	str	r1, [r4, #4]
 8002d12:	60a2      	str	r2, [r4, #8]
 8002d14:	60e3      	str	r3, [r4, #12]
 8002d16:	e017      	b.n	8002d48 <data_printAlert+0xa0>
	if(adc_data < intervals)
		return "dry";
 8002d18:	683b      	ldr	r3, [r7, #0]
 8002d1a:	3312      	adds	r3, #18
 8002d1c:	4a16      	ldr	r2, [pc, #88]	; (8002d78 <data_printAlert+0xd0>)
 8002d1e:	461d      	mov	r5, r3
 8002d20:	4614      	mov	r4, r2
 8002d22:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002d24:	6028      	str	r0, [r5, #0]
 8002d26:	6069      	str	r1, [r5, #4]
 8002d28:	60aa      	str	r2, [r5, #8]
 8002d2a:	60eb      	str	r3, [r5, #12]
 8002d2c:	7823      	ldrb	r3, [r4, #0]
 8002d2e:	742b      	strb	r3, [r5, #16]
 8002d30:	e00a      	b.n	8002d48 <data_printAlert+0xa0>
	else if(adc_data >= intervals && adc_data < 2*intervals)
		return "little wet";
 8002d32:	683b      	ldr	r3, [r7, #0]
 8002d34:	3312      	adds	r3, #18
 8002d36:	4a11      	ldr	r2, [pc, #68]	; (8002d7c <data_printAlert+0xd4>)
 8002d38:	461c      	mov	r4, r3
 8002d3a:	4615      	mov	r5, r2
 8002d3c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8002d3e:	6020      	str	r0, [r4, #0]
 8002d40:	6061      	str	r1, [r4, #4]
 8002d42:	60a2      	str	r2, [r4, #8]
 8002d44:	60e3      	str	r3, [r4, #12]
 8002d46:	bf00      	nop
	else if(adc_data>= 2*intervals && adc_data < 3*intervals)
		return "wet";
 8002d48:	683b      	ldr	r3, [r7, #0]
 8002d4a:	3301      	adds	r3, #1
 8002d4c:	4618      	mov	r0, r3
 8002d4e:	f000 fc7d 	bl	800364c <usart_send_string>
	else
 8002d52:	683b      	ldr	r3, [r7, #0]
 8002d54:	3312      	adds	r3, #18
 8002d56:	4618      	mov	r0, r3
 8002d58:	f000 fc78 	bl	800364c <usart_send_string>
		return "very wet";
 8002d5c:	4808      	ldr	r0, [pc, #32]	; (8002d80 <data_printAlert+0xd8>)
 8002d5e:	f000 fc75 	bl	800364c <usart_send_string>
}
 8002d62:	bf00      	nop
 8002d64:	3708      	adds	r7, #8
 8002d66:	46bd      	mov	sp, r7
 8002d68:	bdb0      	pop	{r4, r5, r7, pc}
 8002d6a:	bf00      	nop
 8002d6c:	0800d254 	.word	0x0800d254
 8002d70:	0800d268 	.word	0x0800d268
 8002d74:	0800d27c 	.word	0x0800d27c
 8002d78:	0800d28c 	.word	0x0800d28c
 8002d7c:	0800d2a0 	.word	0x0800d2a0
 8002d80:	0800d244 	.word	0x0800d244

08002d84 <data_check>:
/**
 * @brief send data from currentData structure to LCD display structure
 8002d84:	b480      	push	{r7}
 8002d86:	af00      	add	r7, sp, #0
 * @param disp: pointer to LCD display structure
 8002d88:	4b1c      	ldr	r3, [pc, #112]	; (8002dfc <data_check+0x78>)
 8002d8a:	ed93 7a00 	vldr	s14, [r3]
 8002d8e:	4b1c      	ldr	r3, [pc, #112]	; (8002e00 <data_check+0x7c>)
 8002d90:	edd3 7a00 	vldr	s15, [r3]
 8002d94:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002d98:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002d9c:	dd01      	ble.n	8002da2 <data_check+0x1e>
 * @retval None.
 8002d9e:	2302      	movs	r3, #2
 8002da0:	e027      	b.n	8002df2 <data_check+0x6e>
 */
 8002da2:	4b16      	ldr	r3, [pc, #88]	; (8002dfc <data_check+0x78>)
 8002da4:	ed93 7a00 	vldr	s14, [r3]
 8002da8:	4b16      	ldr	r3, [pc, #88]	; (8002e04 <data_check+0x80>)
 8002daa:	edd3 7a00 	vldr	s15, [r3]
 8002dae:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002db2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002db6:	d501      	bpl.n	8002dbc <data_check+0x38>
void data_print(struct lcd_disp *disp){
 8002db8:	2301      	movs	r3, #1
 8002dba:	e01a      	b.n	8002df2 <data_check+0x6e>
	char arr1[5];
 8002dbc:	4b0f      	ldr	r3, [pc, #60]	; (8002dfc <data_check+0x78>)
 8002dbe:	ed93 7a01 	vldr	s14, [r3, #4]
 8002dc2:	4b0f      	ldr	r3, [pc, #60]	; (8002e00 <data_check+0x7c>)
 8002dc4:	edd3 7a01 	vldr	s15, [r3, #4]
 8002dc8:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002dcc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002dd0:	dd01      	ble.n	8002dd6 <data_check+0x52>
	char arr2[5];
 8002dd2:	2304      	movs	r3, #4
 8002dd4:	e00d      	b.n	8002df2 <data_check+0x6e>
	char zeros[8] = "        ";
 8002dd6:	4b09      	ldr	r3, [pc, #36]	; (8002dfc <data_check+0x78>)
 8002dd8:	ed93 7a01 	vldr	s14, [r3, #4]
 8002ddc:	4b09      	ldr	r3, [pc, #36]	; (8002e04 <data_check+0x80>)
 8002dde:	edd3 7a01 	vldr	s15, [r3, #4]
 8002de2:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002de6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002dea:	d501      	bpl.n	8002df0 <data_check+0x6c>
	gcvt(currentData.humid,4,arr1);
 8002dec:	2303      	movs	r3, #3
 8002dee:	e000      	b.n	8002df2 <data_check+0x6e>
	gcvt(currentData.temp,4,arr2);
 8002df0:	2300      	movs	r3, #0

 8002df2:	4618      	mov	r0, r3
 8002df4:	46bd      	mov	sp, r7
 8002df6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dfa:	4770      	bx	lr
 8002dfc:	20000460 	.word	0x20000460
 8002e00:	2000046c 	.word	0x2000046c
 8002e04:	20000454 	.word	0x20000454

08002e08 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002e08:	b580      	push	{r7, lr}
 8002e0a:	b082      	sub	sp, #8
 8002e0c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002e0e:	2300      	movs	r3, #0
 8002e10:	607b      	str	r3, [r7, #4]
 8002e12:	4b10      	ldr	r3, [pc, #64]	; (8002e54 <HAL_MspInit+0x4c>)
 8002e14:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002e16:	4a0f      	ldr	r2, [pc, #60]	; (8002e54 <HAL_MspInit+0x4c>)
 8002e18:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002e1c:	6453      	str	r3, [r2, #68]	; 0x44
 8002e1e:	4b0d      	ldr	r3, [pc, #52]	; (8002e54 <HAL_MspInit+0x4c>)
 8002e20:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002e22:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002e26:	607b      	str	r3, [r7, #4]
 8002e28:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002e2a:	2300      	movs	r3, #0
 8002e2c:	603b      	str	r3, [r7, #0]
 8002e2e:	4b09      	ldr	r3, [pc, #36]	; (8002e54 <HAL_MspInit+0x4c>)
 8002e30:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e32:	4a08      	ldr	r2, [pc, #32]	; (8002e54 <HAL_MspInit+0x4c>)
 8002e34:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002e38:	6413      	str	r3, [r2, #64]	; 0x40
 8002e3a:	4b06      	ldr	r3, [pc, #24]	; (8002e54 <HAL_MspInit+0x4c>)
 8002e3c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e3e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002e42:	603b      	str	r3, [r7, #0]
 8002e44:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8002e46:	2007      	movs	r0, #7
 8002e48:	f002 ff76 	bl	8005d38 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002e4c:	bf00      	nop
 8002e4e:	3708      	adds	r7, #8
 8002e50:	46bd      	mov	sp, r7
 8002e52:	bd80      	pop	{r7, pc}
 8002e54:	40023800 	.word	0x40023800

08002e58 <NMI_Handler>:
  while (1)
  {
    /* USER CODE BEGIN W1_HardFault_IRQn 0 */

    /* USER CODE END W1_HardFault_IRQn 0 */
  }
 8002e58:	b480      	push	{r7}
 8002e5a:	af00      	add	r7, sp, #0


void MemManage_Handler(void)
{
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

 8002e5c:	bf00      	nop
 8002e5e:	46bd      	mov	sp, r7
 8002e60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e64:	4770      	bx	lr

08002e66 <HardFault_Handler>:
  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
  {
    /* USER CODE BEGIN W1_MemoryManagement_IRQn 0 */
    /* USER CODE END W1_MemoryManagement_IRQn 0 */
  }
 8002e66:	b480      	push	{r7}
 8002e68:	af00      	add	r7, sp, #0
}


void BusFault_Handler(void)
 8002e6a:	e7fe      	b.n	8002e6a <HardFault_Handler+0x4>

08002e6c <MemManage_Handler>:
    /* USER CODE BEGIN W1_BusFault_IRQn 0 */
    /* USER CODE END W1_BusFault_IRQn 0 */
  }
}


 8002e6c:	b480      	push	{r7}
 8002e6e:	af00      	add	r7, sp, #0
void UsageFault_Handler(void)
{
  /* USER CODE BEGIN UsageFault_IRQn 0 */

 8002e70:	e7fe      	b.n	8002e70 <MemManage_Handler+0x4>

08002e72 <BusFault_Handler>:
  }
}

void SVC_Handler(void)
{
  /* USER CODE BEGIN SVCall_IRQn 0 */
 8002e72:	b480      	push	{r7}
 8002e74:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

 8002e76:	e7fe      	b.n	8002e76 <BusFault_Handler+0x4>

08002e78 <UsageFault_Handler>:
{
  /* USER CODE BEGIN DebugMonitor_IRQn 0 */

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

 8002e78:	b480      	push	{r7}
 8002e7a:	af00      	add	r7, sp, #0
  /* USER CODE END DebugMonitor_IRQn 1 */
}


 8002e7c:	e7fe      	b.n	8002e7c <UsageFault_Handler+0x4>

08002e7e <SVC_Handler>:
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}


 8002e7e:	b480      	push	{r7}
 8002e80:	af00      	add	r7, sp, #0
{
  /* USER CODE BEGIN SysTick_IRQn 0 */
	if(delayCounter){
		if(--delayCounter == 0)
			HAL_TIM_PWM_Stop(&htim3,TIM_CHANNEL_1);
	}
 8002e82:	bf00      	nop
 8002e84:	46bd      	mov	sp, r7
 8002e86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e8a:	4770      	bx	lr

08002e8c <DebugMon_Handler>:
  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002e8c:	b480      	push	{r7}
 8002e8e:	af00      	add	r7, sp, #0
/******************************************************************************/
/* STM32F4xx Peripheral Interrupt Handlers                                    */
/* Add here the Interrupt Handlers for the used peripherals.                  */
/* For the available peripheral interrupt handler names,                      */
/* please refer to the startup file (startup_stm32f4xx.s).                    */
/******************************************************************************/
 8002e90:	bf00      	nop
 8002e92:	46bd      	mov	sp, r7
 8002e94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e98:	4770      	bx	lr

08002e9a <PendSV_Handler>:


void TIM1_TRG_COM_TIM11_IRQHandler(void)
{
  /* USER CODE BEGIN TIM1_TRG_COM_TIM11_IRQn 0 */

 8002e9a:	b480      	push	{r7}
 8002e9c:	af00      	add	r7, sp, #0
  HAL_TIM_IRQHandler(&htim11);
  /* USER CODE BEGIN TIM1_TRG_COM_TIM11_IRQn 1 */

  /* USER CODE END TIM1_TRG_COM_TIM11_IRQn 1 */
}

 8002e9e:	bf00      	nop
 8002ea0:	46bd      	mov	sp, r7
 8002ea2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ea6:	4770      	bx	lr

08002ea8 <SysTick_Handler>:
void TIM2_IRQHandler(void)
{
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8002ea8:	b580      	push	{r7, lr}
 8002eaa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 1 */

 8002eac:	4b09      	ldr	r3, [pc, #36]	; (8002ed4 <SysTick_Handler+0x2c>)
 8002eae:	681b      	ldr	r3, [r3, #0]
 8002eb0:	2b00      	cmp	r3, #0
 8002eb2:	d00a      	beq.n	8002eca <SysTick_Handler+0x22>
  /* USER CODE END TIM2_IRQn 1 */
 8002eb4:	4b07      	ldr	r3, [pc, #28]	; (8002ed4 <SysTick_Handler+0x2c>)
 8002eb6:	681b      	ldr	r3, [r3, #0]
 8002eb8:	3b01      	subs	r3, #1
 8002eba:	4a06      	ldr	r2, [pc, #24]	; (8002ed4 <SysTick_Handler+0x2c>)
 8002ebc:	6013      	str	r3, [r2, #0]
 8002ebe:	2b00      	cmp	r3, #0
 8002ec0:	d103      	bne.n	8002eca <SysTick_Handler+0x22>
}
 8002ec2:	2100      	movs	r1, #0
 8002ec4:	4804      	ldr	r0, [pc, #16]	; (8002ed8 <SysTick_Handler+0x30>)
 8002ec6:	f005 fee9 	bl	8008c9c <HAL_TIM_PWM_Stop>


void DMA2_Stream0_IRQHandler(void)
 8002eca:	f002 fa4d 	bl	8005368 <HAL_IncTick>
{
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

  /* USER CODE END DMA2_Stream0_IRQn 0 */
 8002ece:	bf00      	nop
 8002ed0:	bd80      	pop	{r7, pc}
 8002ed2:	bf00      	nop
 8002ed4:	2000028c 	.word	0x2000028c
 8002ed8:	200004cc 	.word	0x200004cc

08002edc <TIM1_TRG_COM_TIM11_IRQHandler>:

/* USER CODE END 1 */
/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/
 8002edc:	b580      	push	{r7, lr}
 8002ede:	af00      	add	r7, sp, #0
 8002ee0:	4802      	ldr	r0, [pc, #8]	; (8002eec <TIM1_TRG_COM_TIM11_IRQHandler+0x10>)
 8002ee2:	f005 ff27 	bl	8008d34 <HAL_TIM_IRQHandler>
 8002ee6:	bf00      	nop
 8002ee8:	bd80      	pop	{r7, pc}
 8002eea:	bf00      	nop
 8002eec:	2000050c 	.word	0x2000050c

08002ef0 <TIM2_IRQHandler>:
 8002ef0:	b580      	push	{r7, lr}
 8002ef2:	af00      	add	r7, sp, #0
 8002ef4:	4802      	ldr	r0, [pc, #8]	; (8002f00 <TIM2_IRQHandler+0x10>)
 8002ef6:	f005 ff1d 	bl	8008d34 <HAL_TIM_IRQHandler>
 8002efa:	bf00      	nop
 8002efc:	bd80      	pop	{r7, pc}
 8002efe:	bf00      	nop
 8002f00:	2000054c 	.word	0x2000054c

08002f04 <DMA2_Stream0_IRQHandler>:
 8002f04:	b580      	push	{r7, lr}
 8002f06:	af00      	add	r7, sp, #0
 8002f08:	4802      	ldr	r0, [pc, #8]	; (8002f14 <DMA2_Stream0_IRQHandler+0x10>)
 8002f0a:	f003 f85d 	bl	8005fc8 <HAL_DMA_IRQHandler>
 8002f0e:	bf00      	nop
 8002f10:	bd80      	pop	{r7, pc}
 8002f12:	bf00      	nop
 8002f14:	20000368 	.word	0x20000368

08002f18 <BSP_I2C1_Init>:
  #endif
      /* DeInit the I2C */
      if (HAL_I2C_DeInit(&hi2c1) != HAL_OK)
      {
        ret = BSP_ERROR_BUS_FAILURE;
      }
 8002f18:	b580      	push	{r7, lr}
 8002f1a:	b082      	sub	sp, #8
 8002f1c:	af00      	add	r7, sp, #0
    }
  }
 8002f1e:	2300      	movs	r3, #0
 8002f20:	607b      	str	r3, [r7, #4]
  return ret;
}
 8002f22:	4b13      	ldr	r3, [pc, #76]	; (8002f70 <BSP_I2C1_Init+0x58>)
 8002f24:	4a13      	ldr	r2, [pc, #76]	; (8002f74 <BSP_I2C1_Init+0x5c>)
 8002f26:	601a      	str	r2, [r3, #0]


 8002f28:	4b13      	ldr	r3, [pc, #76]	; (8002f78 <BSP_I2C1_Init+0x60>)
 8002f2a:	681b      	ldr	r3, [r3, #0]
 8002f2c:	1c5a      	adds	r2, r3, #1
 8002f2e:	4912      	ldr	r1, [pc, #72]	; (8002f78 <BSP_I2C1_Init+0x60>)
 8002f30:	600a      	str	r2, [r1, #0]
 8002f32:	2b00      	cmp	r3, #0
 8002f34:	d117      	bne.n	8002f66 <BSP_I2C1_Init+0x4e>
int32_t BSP_I2C1_IsReady(uint16_t DevAddr, uint32_t Trials)
{
 8002f36:	480e      	ldr	r0, [pc, #56]	; (8002f70 <BSP_I2C1_Init+0x58>)
 8002f38:	f004 fda0 	bl	8007a7c <HAL_I2C_GetState>
 8002f3c:	4603      	mov	r3, r0
 8002f3e:	2b00      	cmp	r3, #0
 8002f40:	d111      	bne.n	8002f66 <BSP_I2C1_Init+0x4e>
  int32_t ret = BSP_ERROR_NONE;

  if (HAL_I2C_IsDeviceReady(&hi2c1, DevAddr, Trials, BUS_I2C1_POLL_TIMEOUT) != HAL_OK)
  {
 8002f42:	480b      	ldr	r0, [pc, #44]	; (8002f70 <BSP_I2C1_Init+0x58>)
 8002f44:	f000 f8e2 	bl	800310c <I2C1_MspInit>
}



int32_t BSP_I2C1_WriteReg(uint16_t DevAddr, uint16_t Reg, uint8_t *pData, uint16_t Length)
{
 8002f48:	687b      	ldr	r3, [r7, #4]
 8002f4a:	2b00      	cmp	r3, #0
 8002f4c:	d10b      	bne.n	8002f66 <BSP_I2C1_Init+0x4e>
  int32_t ret = BSP_ERROR_NONE;

  if (HAL_I2C_Mem_Write(&hi2c1, DevAddr,Reg, I2C_MEMADD_SIZE_8BIT,pData, Length, BUS_I2C1_POLL_TIMEOUT) != HAL_OK)
 8002f4e:	4808      	ldr	r0, [pc, #32]	; (8002f70 <BSP_I2C1_Init+0x58>)
 8002f50:	f000 f8a8 	bl	80030a4 <MX_I2C1_Init>
 8002f54:	4603      	mov	r3, r0
 8002f56:	2b00      	cmp	r3, #0
 8002f58:	d003      	beq.n	8002f62 <BSP_I2C1_Init+0x4a>
  {
    if (HAL_I2C_GetError(&hi2c1) == HAL_I2C_ERROR_AF)
 8002f5a:	f06f 0307 	mvn.w	r3, #7
 8002f5e:	607b      	str	r3, [r7, #4]
 8002f60:	e001      	b.n	8002f66 <BSP_I2C1_Init+0x4e>
    {
      ret = BSP_ERROR_BUS_ACKNOWLEDGE_FAILURE;
    }
    else
 8002f62:	2300      	movs	r3, #0
 8002f64:	607b      	str	r3, [r7, #4]
    {
      ret =  BSP_ERROR_PERIPH_FAILURE;
    }
  }
  return ret;
 8002f66:	687b      	ldr	r3, [r7, #4]
}
 8002f68:	4618      	mov	r0, r3
 8002f6a:	3708      	adds	r7, #8
 8002f6c:	46bd      	mov	sp, r7
 8002f6e:	bd80      	pop	{r7, pc}
 8002f70:	20000478 	.word	0x20000478
 8002f74:	40005400 	.word	0x40005400
 8002f78:	20000290 	.word	0x20000290

08002f7c <BSP_I2C1_DeInit>:

int32_t  BSP_I2C1_ReadReg(uint16_t DevAddr, uint16_t Reg, uint8_t *pData, uint16_t Length)
{
  int32_t ret = BSP_ERROR_NONE;

  if (HAL_I2C_Mem_Read(&hi2c1, DevAddr, Reg, I2C_MEMADD_SIZE_8BIT, pData, Length, BUS_I2C1_POLL_TIMEOUT) != HAL_OK)
 8002f7c:	b580      	push	{r7, lr}
 8002f7e:	b082      	sub	sp, #8
 8002f80:	af00      	add	r7, sp, #0
  {
 8002f82:	2300      	movs	r3, #0
 8002f84:	607b      	str	r3, [r7, #4]
    if (HAL_I2C_GetError(&hi2c1) == HAL_I2C_ERROR_AF)
    {
 8002f86:	4b0f      	ldr	r3, [pc, #60]	; (8002fc4 <BSP_I2C1_DeInit+0x48>)
 8002f88:	681b      	ldr	r3, [r3, #0]
 8002f8a:	2b00      	cmp	r3, #0
 8002f8c:	d014      	beq.n	8002fb8 <BSP_I2C1_DeInit+0x3c>
      ret = BSP_ERROR_BUS_ACKNOWLEDGE_FAILURE;
    }
 8002f8e:	4b0d      	ldr	r3, [pc, #52]	; (8002fc4 <BSP_I2C1_DeInit+0x48>)
 8002f90:	681b      	ldr	r3, [r3, #0]
 8002f92:	3b01      	subs	r3, #1
 8002f94:	4a0b      	ldr	r2, [pc, #44]	; (8002fc4 <BSP_I2C1_DeInit+0x48>)
 8002f96:	6013      	str	r3, [r2, #0]
 8002f98:	4b0a      	ldr	r3, [pc, #40]	; (8002fc4 <BSP_I2C1_DeInit+0x48>)
 8002f9a:	681b      	ldr	r3, [r3, #0]
 8002f9c:	2b00      	cmp	r3, #0
 8002f9e:	d10b      	bne.n	8002fb8 <BSP_I2C1_DeInit+0x3c>
    else
    {
      ret = BSP_ERROR_PERIPH_FAILURE;
    }
 8002fa0:	4809      	ldr	r0, [pc, #36]	; (8002fc8 <BSP_I2C1_DeInit+0x4c>)
 8002fa2:	f000 f8fd 	bl	80031a0 <I2C1_MspDeInit>
  }
  return ret;
}
 8002fa6:	4808      	ldr	r0, [pc, #32]	; (8002fc8 <BSP_I2C1_DeInit+0x4c>)
 8002fa8:	f004 f91a 	bl	80071e0 <HAL_I2C_DeInit>
 8002fac:	4603      	mov	r3, r0
 8002fae:	2b00      	cmp	r3, #0
 8002fb0:	d002      	beq.n	8002fb8 <BSP_I2C1_DeInit+0x3c>


 8002fb2:	f06f 0307 	mvn.w	r3, #7
 8002fb6:	607b      	str	r3, [r7, #4]
int32_t BSP_I2C1_WriteReg16(uint16_t DevAddr, uint16_t Reg, uint8_t *pData, uint16_t Length)
{
  int32_t ret = BSP_ERROR_NONE;

 8002fb8:	687b      	ldr	r3, [r7, #4]
  if (HAL_I2C_Mem_Write(&hi2c1, DevAddr, Reg, I2C_MEMADD_SIZE_16BIT, pData, Length, BUS_I2C1_POLL_TIMEOUT) != HAL_OK)
 8002fba:	4618      	mov	r0, r3
 8002fbc:	3708      	adds	r7, #8
 8002fbe:	46bd      	mov	sp, r7
 8002fc0:	bd80      	pop	{r7, pc}
 8002fc2:	bf00      	nop
 8002fc4:	20000290 	.word	0x20000290
 8002fc8:	20000478 	.word	0x20000478

08002fcc <BSP_I2C1_WriteReg>:
    else
    {
      ret =  BSP_ERROR_PERIPH_FAILURE;
    }
  }
  return ret;
 8002fcc:	b580      	push	{r7, lr}
 8002fce:	b08a      	sub	sp, #40	; 0x28
 8002fd0:	af04      	add	r7, sp, #16
 8002fd2:	60ba      	str	r2, [r7, #8]
 8002fd4:	461a      	mov	r2, r3
 8002fd6:	4603      	mov	r3, r0
 8002fd8:	81fb      	strh	r3, [r7, #14]
 8002fda:	460b      	mov	r3, r1
 8002fdc:	81bb      	strh	r3, [r7, #12]
 8002fde:	4613      	mov	r3, r2
 8002fe0:	80fb      	strh	r3, [r7, #6]
}
 8002fe2:	2300      	movs	r3, #0
 8002fe4:	617b      	str	r3, [r7, #20]


 8002fe6:	89ba      	ldrh	r2, [r7, #12]
 8002fe8:	89f9      	ldrh	r1, [r7, #14]
 8002fea:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002fee:	9302      	str	r3, [sp, #8]
 8002ff0:	88fb      	ldrh	r3, [r7, #6]
 8002ff2:	9301      	str	r3, [sp, #4]
 8002ff4:	68bb      	ldr	r3, [r7, #8]
 8002ff6:	9300      	str	r3, [sp, #0]
 8002ff8:	2301      	movs	r3, #1
 8002ffa:	480c      	ldr	r0, [pc, #48]	; (800302c <BSP_I2C1_WriteReg+0x60>)
 8002ffc:	f004 fa1e 	bl	800743c <HAL_I2C_Mem_Write>
 8003000:	4603      	mov	r3, r0
 8003002:	2b00      	cmp	r3, #0
 8003004:	d00c      	beq.n	8003020 <BSP_I2C1_WriteReg+0x54>
int32_t BSP_I2C1_Send(uint16_t DevAddr, uint8_t *pData, uint16_t Length) {
  int32_t ret = BSP_ERROR_NONE;
 8003006:	4809      	ldr	r0, [pc, #36]	; (800302c <BSP_I2C1_WriteReg+0x60>)
 8003008:	f004 fd46 	bl	8007a98 <HAL_I2C_GetError>
 800300c:	4603      	mov	r3, r0
 800300e:	2b04      	cmp	r3, #4
 8003010:	d103      	bne.n	800301a <BSP_I2C1_WriteReg+0x4e>

  if (HAL_I2C_Master_Transmit(&hi2c1, DevAddr, pData, Length, BUS_I2C1_POLL_TIMEOUT) != HAL_OK)
 8003012:	f06f 0365 	mvn.w	r3, #101	; 0x65
 8003016:	617b      	str	r3, [r7, #20]
 8003018:	e002      	b.n	8003020 <BSP_I2C1_WriteReg+0x54>
  {
    if (HAL_I2C_GetError(&hi2c1) != HAL_I2C_ERROR_AF)
    {
      ret = BSP_ERROR_BUS_ACKNOWLEDGE_FAILURE;
 800301a:	f06f 0303 	mvn.w	r3, #3
 800301e:	617b      	str	r3, [r7, #20]
    }
    else
    {
 8003020:	697b      	ldr	r3, [r7, #20]
      ret =  BSP_ERROR_PERIPH_FAILURE;
 8003022:	4618      	mov	r0, r3
 8003024:	3718      	adds	r7, #24
 8003026:	46bd      	mov	sp, r7
 8003028:	bd80      	pop	{r7, pc}
 800302a:	bf00      	nop
 800302c:	20000478 	.word	0x20000478

08003030 <BSP_I2C1_ReadReg>:


int32_t BSP_I2C1_Recv(uint16_t DevAddr, uint8_t *pData, uint16_t Length) {
  int32_t ret = BSP_ERROR_NONE;

  if (HAL_I2C_Master_Receive(&hi2c1, DevAddr, pData, Length, BUS_I2C1_POLL_TIMEOUT) != HAL_OK)
 8003030:	b580      	push	{r7, lr}
 8003032:	b08a      	sub	sp, #40	; 0x28
 8003034:	af04      	add	r7, sp, #16
 8003036:	60ba      	str	r2, [r7, #8]
 8003038:	461a      	mov	r2, r3
 800303a:	4603      	mov	r3, r0
 800303c:	81fb      	strh	r3, [r7, #14]
 800303e:	460b      	mov	r3, r1
 8003040:	81bb      	strh	r3, [r7, #12]
 8003042:	4613      	mov	r3, r2
 8003044:	80fb      	strh	r3, [r7, #6]
  {
 8003046:	2300      	movs	r3, #0
 8003048:	617b      	str	r3, [r7, #20]
    if (HAL_I2C_GetError(&hi2c1) != HAL_I2C_ERROR_AF)
    {
 800304a:	89ba      	ldrh	r2, [r7, #12]
 800304c:	89f9      	ldrh	r1, [r7, #14]
 800304e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8003052:	9302      	str	r3, [sp, #8]
 8003054:	88fb      	ldrh	r3, [r7, #6]
 8003056:	9301      	str	r3, [sp, #4]
 8003058:	68bb      	ldr	r3, [r7, #8]
 800305a:	9300      	str	r3, [sp, #0]
 800305c:	2301      	movs	r3, #1
 800305e:	480c      	ldr	r0, [pc, #48]	; (8003090 <BSP_I2C1_ReadReg+0x60>)
 8003060:	f004 fae6 	bl	8007630 <HAL_I2C_Mem_Read>
 8003064:	4603      	mov	r3, r0
 8003066:	2b00      	cmp	r3, #0
 8003068:	d00c      	beq.n	8003084 <BSP_I2C1_ReadReg+0x54>
      ret = BSP_ERROR_BUS_ACKNOWLEDGE_FAILURE;
    }
 800306a:	4809      	ldr	r0, [pc, #36]	; (8003090 <BSP_I2C1_ReadReg+0x60>)
 800306c:	f004 fd14 	bl	8007a98 <HAL_I2C_GetError>
 8003070:	4603      	mov	r3, r0
 8003072:	2b04      	cmp	r3, #4
 8003074:	d103      	bne.n	800307e <BSP_I2C1_ReadReg+0x4e>
    else
    {
 8003076:	f06f 0365 	mvn.w	r3, #101	; 0x65
 800307a:	617b      	str	r3, [r7, #20]
 800307c:	e002      	b.n	8003084 <BSP_I2C1_ReadReg+0x54>
      ret =  BSP_ERROR_PERIPH_FAILURE;
    }
  }
  return ret;
 800307e:	f06f 0303 	mvn.w	r3, #3
 8003082:	617b      	str	r3, [r7, #20]
}

#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1U)
 8003084:	697b      	ldr	r3, [r7, #20]
/**
 8003086:	4618      	mov	r0, r3
 8003088:	3718      	adds	r7, #24
 800308a:	46bd      	mov	sp, r7
 800308c:	bd80      	pop	{r7, pc}
 800308e:	bf00      	nop
 8003090:	20000478 	.word	0x20000478

08003094 <BSP_GetTick>:
 8003094:	b580      	push	{r7, lr}
 8003096:	af00      	add	r7, sp, #0
 8003098:	f002 f97a 	bl	8005390 <HAL_GetTick>
 800309c:	4603      	mov	r3, r0
 800309e:	4618      	mov	r0, r3
 80030a0:	bd80      	pop	{r7, pc}
	...

080030a4 <MX_I2C1_Init>:
 80030a4:	b580      	push	{r7, lr}
 80030a6:	b084      	sub	sp, #16
 80030a8:	af00      	add	r7, sp, #0
 80030aa:	6078      	str	r0, [r7, #4]
 80030ac:	2300      	movs	r3, #0
 80030ae:	73fb      	strb	r3, [r7, #15]
 80030b0:	687b      	ldr	r3, [r7, #4]
 80030b2:	4a14      	ldr	r2, [pc, #80]	; (8003104 <MX_I2C1_Init+0x60>)
 80030b4:	601a      	str	r2, [r3, #0]
 80030b6:	687b      	ldr	r3, [r7, #4]
 80030b8:	4a13      	ldr	r2, [pc, #76]	; (8003108 <MX_I2C1_Init+0x64>)
 80030ba:	605a      	str	r2, [r3, #4]
 80030bc:	687b      	ldr	r3, [r7, #4]
 80030be:	2200      	movs	r2, #0
 80030c0:	609a      	str	r2, [r3, #8]
 80030c2:	687b      	ldr	r3, [r7, #4]
 80030c4:	2200      	movs	r2, #0
 80030c6:	60da      	str	r2, [r3, #12]
 80030c8:	687b      	ldr	r3, [r7, #4]
 80030ca:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80030ce:	611a      	str	r2, [r3, #16]
 80030d0:	687b      	ldr	r3, [r7, #4]
 80030d2:	2200      	movs	r2, #0
 80030d4:	615a      	str	r2, [r3, #20]
 80030d6:	687b      	ldr	r3, [r7, #4]
 80030d8:	2200      	movs	r2, #0
 80030da:	619a      	str	r2, [r3, #24]
 80030dc:	687b      	ldr	r3, [r7, #4]
 80030de:	2200      	movs	r2, #0
 80030e0:	61da      	str	r2, [r3, #28]
 80030e2:	687b      	ldr	r3, [r7, #4]
 80030e4:	2200      	movs	r2, #0
 80030e6:	621a      	str	r2, [r3, #32]
 80030e8:	6878      	ldr	r0, [r7, #4]
 80030ea:	f003 ff41 	bl	8006f70 <HAL_I2C_Init>
 80030ee:	4603      	mov	r3, r0
 80030f0:	2b00      	cmp	r3, #0
 80030f2:	d001      	beq.n	80030f8 <MX_I2C1_Init+0x54>
 80030f4:	2301      	movs	r3, #1
 80030f6:	73fb      	strb	r3, [r7, #15]
 80030f8:	7bfb      	ldrb	r3, [r7, #15]
 80030fa:	4618      	mov	r0, r3
 80030fc:	3710      	adds	r7, #16
 80030fe:	46bd      	mov	sp, r7
 8003100:	bd80      	pop	{r7, pc}
 8003102:	bf00      	nop
 8003104:	40005400 	.word	0x40005400
 8003108:	00061a80 	.word	0x00061a80

0800310c <I2C1_MspInit>:
 800310c:	b580      	push	{r7, lr}
 800310e:	b08a      	sub	sp, #40	; 0x28
 8003110:	af00      	add	r7, sp, #0
 8003112:	6078      	str	r0, [r7, #4]
 8003114:	2300      	movs	r3, #0
 8003116:	613b      	str	r3, [r7, #16]
 8003118:	4b1f      	ldr	r3, [pc, #124]	; (8003198 <I2C1_MspInit+0x8c>)
 800311a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800311c:	4a1e      	ldr	r2, [pc, #120]	; (8003198 <I2C1_MspInit+0x8c>)
 800311e:	f043 0302 	orr.w	r3, r3, #2
 8003122:	6313      	str	r3, [r2, #48]	; 0x30
 8003124:	4b1c      	ldr	r3, [pc, #112]	; (8003198 <I2C1_MspInit+0x8c>)
 8003126:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003128:	f003 0302 	and.w	r3, r3, #2
 800312c:	613b      	str	r3, [r7, #16]
 800312e:	693b      	ldr	r3, [r7, #16]
 8003130:	f44f 7380 	mov.w	r3, #256	; 0x100
 8003134:	617b      	str	r3, [r7, #20]
 8003136:	2312      	movs	r3, #18
 8003138:	61bb      	str	r3, [r7, #24]
 800313a:	2301      	movs	r3, #1
 800313c:	61fb      	str	r3, [r7, #28]
 800313e:	2303      	movs	r3, #3
 8003140:	623b      	str	r3, [r7, #32]
 8003142:	2304      	movs	r3, #4
 8003144:	627b      	str	r3, [r7, #36]	; 0x24
 8003146:	f107 0314 	add.w	r3, r7, #20
 800314a:	4619      	mov	r1, r3
 800314c:	4813      	ldr	r0, [pc, #76]	; (800319c <I2C1_MspInit+0x90>)
 800314e:	f003 fc79 	bl	8006a44 <HAL_GPIO_Init>
 8003152:	f44f 7300 	mov.w	r3, #512	; 0x200
 8003156:	617b      	str	r3, [r7, #20]
 8003158:	2312      	movs	r3, #18
 800315a:	61bb      	str	r3, [r7, #24]
 800315c:	2301      	movs	r3, #1
 800315e:	61fb      	str	r3, [r7, #28]
 8003160:	2303      	movs	r3, #3
 8003162:	623b      	str	r3, [r7, #32]
 8003164:	2304      	movs	r3, #4
 8003166:	627b      	str	r3, [r7, #36]	; 0x24
 8003168:	f107 0314 	add.w	r3, r7, #20
 800316c:	4619      	mov	r1, r3
 800316e:	480b      	ldr	r0, [pc, #44]	; (800319c <I2C1_MspInit+0x90>)
 8003170:	f003 fc68 	bl	8006a44 <HAL_GPIO_Init>
 8003174:	2300      	movs	r3, #0
 8003176:	60fb      	str	r3, [r7, #12]
 8003178:	4b07      	ldr	r3, [pc, #28]	; (8003198 <I2C1_MspInit+0x8c>)
 800317a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800317c:	4a06      	ldr	r2, [pc, #24]	; (8003198 <I2C1_MspInit+0x8c>)
 800317e:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8003182:	6413      	str	r3, [r2, #64]	; 0x40
 8003184:	4b04      	ldr	r3, [pc, #16]	; (8003198 <I2C1_MspInit+0x8c>)
 8003186:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003188:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800318c:	60fb      	str	r3, [r7, #12]
 800318e:	68fb      	ldr	r3, [r7, #12]
 8003190:	bf00      	nop
 8003192:	3728      	adds	r7, #40	; 0x28
 8003194:	46bd      	mov	sp, r7
 8003196:	bd80      	pop	{r7, pc}
 8003198:	40023800 	.word	0x40023800
 800319c:	40020400 	.word	0x40020400

080031a0 <I2C1_MspDeInit>:
 80031a0:	b580      	push	{r7, lr}
 80031a2:	b082      	sub	sp, #8
 80031a4:	af00      	add	r7, sp, #0
 80031a6:	6078      	str	r0, [r7, #4]
 80031a8:	4b09      	ldr	r3, [pc, #36]	; (80031d0 <I2C1_MspDeInit+0x30>)
 80031aa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80031ac:	4a08      	ldr	r2, [pc, #32]	; (80031d0 <I2C1_MspDeInit+0x30>)
 80031ae:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 80031b2:	6413      	str	r3, [r2, #64]	; 0x40
 80031b4:	f44f 7180 	mov.w	r1, #256	; 0x100
 80031b8:	4806      	ldr	r0, [pc, #24]	; (80031d4 <I2C1_MspDeInit+0x34>)
 80031ba:	f003 fdc5 	bl	8006d48 <HAL_GPIO_DeInit>
 80031be:	f44f 7100 	mov.w	r1, #512	; 0x200
 80031c2:	4804      	ldr	r0, [pc, #16]	; (80031d4 <I2C1_MspDeInit+0x34>)
 80031c4:	f003 fdc0 	bl	8006d48 <HAL_GPIO_DeInit>
 80031c8:	bf00      	nop
 80031ca:	3708      	adds	r7, #8
 80031cc:	46bd      	mov	sp, r7
 80031ce:	bd80      	pop	{r7, pc}
 80031d0:	40023800 	.word	0x40023800
 80031d4:	40020400 	.word	0x40020400

080031d8 <_sbrk>:
 80031d8:	b580      	push	{r7, lr}
 80031da:	b086      	sub	sp, #24
 80031dc:	af00      	add	r7, sp, #0
 80031de:	6078      	str	r0, [r7, #4]
 80031e0:	4a14      	ldr	r2, [pc, #80]	; (8003234 <_sbrk+0x5c>)
 80031e2:	4b15      	ldr	r3, [pc, #84]	; (8003238 <_sbrk+0x60>)
 80031e4:	1ad3      	subs	r3, r2, r3
 80031e6:	617b      	str	r3, [r7, #20]
 80031e8:	697b      	ldr	r3, [r7, #20]
 80031ea:	613b      	str	r3, [r7, #16]
 80031ec:	4b13      	ldr	r3, [pc, #76]	; (800323c <_sbrk+0x64>)
 80031ee:	681b      	ldr	r3, [r3, #0]
 80031f0:	2b00      	cmp	r3, #0
 80031f2:	d102      	bne.n	80031fa <_sbrk+0x22>
 80031f4:	4b11      	ldr	r3, [pc, #68]	; (800323c <_sbrk+0x64>)
 80031f6:	4a12      	ldr	r2, [pc, #72]	; (8003240 <_sbrk+0x68>)
 80031f8:	601a      	str	r2, [r3, #0]
 80031fa:	4b10      	ldr	r3, [pc, #64]	; (800323c <_sbrk+0x64>)
 80031fc:	681a      	ldr	r2, [r3, #0]
 80031fe:	687b      	ldr	r3, [r7, #4]
 8003200:	4413      	add	r3, r2
 8003202:	693a      	ldr	r2, [r7, #16]
 8003204:	429a      	cmp	r2, r3
 8003206:	d207      	bcs.n	8003218 <_sbrk+0x40>
 8003208:	f007 f868 	bl	800a2dc <__errno>
 800320c:	4602      	mov	r2, r0
 800320e:	230c      	movs	r3, #12
 8003210:	6013      	str	r3, [r2, #0]
 8003212:	f04f 33ff 	mov.w	r3, #4294967295
 8003216:	e009      	b.n	800322c <_sbrk+0x54>
 8003218:	4b08      	ldr	r3, [pc, #32]	; (800323c <_sbrk+0x64>)
 800321a:	681b      	ldr	r3, [r3, #0]
 800321c:	60fb      	str	r3, [r7, #12]
 800321e:	4b07      	ldr	r3, [pc, #28]	; (800323c <_sbrk+0x64>)
 8003220:	681a      	ldr	r2, [r3, #0]
 8003222:	687b      	ldr	r3, [r7, #4]
 8003224:	4413      	add	r3, r2
 8003226:	4a05      	ldr	r2, [pc, #20]	; (800323c <_sbrk+0x64>)
 8003228:	6013      	str	r3, [r2, #0]
 800322a:	68fb      	ldr	r3, [r7, #12]
 800322c:	4618      	mov	r0, r3
 800322e:	3718      	adds	r7, #24
 8003230:	46bd      	mov	sp, r7
 8003232:	bd80      	pop	{r7, pc}
 8003234:	20018000 	.word	0x20018000
 8003238:	00000400 	.word	0x00000400
 800323c:	20000294 	.word	0x20000294
 8003240:	20000600 	.word	0x20000600

08003244 <SystemInit>:
  GPIOD->OTYPER  = 0x00000000;
  /* No pull-up, pull-down for PDx pins */ 
  GPIOD->PUPDR   = 0x00000000;

  /* Connect PEx pins to FMC Alternate function */
  GPIOE->AFR[0]  = 0xC00CC0CC;
 8003244:	b480      	push	{r7}
 8003246:	af00      	add	r7, sp, #0
  GPIOE->AFR[1]  = 0xCCCCCCCC;
  /* Configure PEx pins in Alternate function mode */ 
  GPIOE->MODER   = 0xAAAA828A;
 8003248:	4b08      	ldr	r3, [pc, #32]	; (800326c <SystemInit+0x28>)
 800324a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800324e:	4a07      	ldr	r2, [pc, #28]	; (800326c <SystemInit+0x28>)
 8003250:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8003254:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  GPIOE->PUPDR   = 0x00000000;
  
  /* Connect PFx pins to FMC Alternate function */
  GPIOF->AFR[0]  = 0xCCCCCCCC;
  GPIOF->AFR[1]  = 0xCCCCCCCC;
  /* Configure PFx pins in Alternate function mode */   
 8003258:	4b04      	ldr	r3, [pc, #16]	; (800326c <SystemInit+0x28>)
 800325a:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 800325e:	609a      	str	r2, [r3, #8]
  GPIOF->MODER   = 0xAA800AAA;
  /* Configure PFx pins speed to 50 MHz */ 
 8003260:	bf00      	nop
 8003262:	46bd      	mov	sp, r7
 8003264:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003268:	4770      	bx	lr
 800326a:	bf00      	nop
 800326c:	e000ed00 	.word	0xe000ed00

08003270 <MX_TIM2_Init>:
TIM_HandleTypeDef htim3;
TIM_HandleTypeDef htim11;

/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8003270:	b580      	push	{r7, lr}
 8003272:	b086      	sub	sp, #24
 8003274:	af00      	add	r7, sp, #0
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8003276:	f107 0308 	add.w	r3, r7, #8
 800327a:	2200      	movs	r2, #0
 800327c:	601a      	str	r2, [r3, #0]
 800327e:	605a      	str	r2, [r3, #4]
 8003280:	609a      	str	r2, [r3, #8]
 8003282:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003284:	463b      	mov	r3, r7
 8003286:	2200      	movs	r2, #0
 8003288:	601a      	str	r2, [r3, #0]
 800328a:	605a      	str	r2, [r3, #4]

  htim2.Instance = TIM2;
 800328c:	4b1e      	ldr	r3, [pc, #120]	; (8003308 <MX_TIM2_Init+0x98>)
 800328e:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8003292:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 61999;
 8003294:	4b1c      	ldr	r3, [pc, #112]	; (8003308 <MX_TIM2_Init+0x98>)
 8003296:	f24f 222f 	movw	r2, #61999	; 0xf22f
 800329a:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 800329c:	4b1a      	ldr	r3, [pc, #104]	; (8003308 <MX_TIM2_Init+0x98>)
 800329e:	2200      	movs	r2, #0
 80032a0:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 3999;
 80032a2:	4b19      	ldr	r3, [pc, #100]	; (8003308 <MX_TIM2_Init+0x98>)
 80032a4:	f640 729f 	movw	r2, #3999	; 0xf9f
 80032a8:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80032aa:	4b17      	ldr	r3, [pc, #92]	; (8003308 <MX_TIM2_Init+0x98>)
 80032ac:	2200      	movs	r2, #0
 80032ae:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 80032b0:	4b15      	ldr	r3, [pc, #84]	; (8003308 <MX_TIM2_Init+0x98>)
 80032b2:	2280      	movs	r2, #128	; 0x80
 80032b4:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 80032b6:	4814      	ldr	r0, [pc, #80]	; (8003308 <MX_TIM2_Init+0x98>)
 80032b8:	f005 fc3a 	bl	8008b30 <HAL_TIM_Base_Init>
 80032bc:	4603      	mov	r3, r0
 80032be:	2b00      	cmp	r3, #0
 80032c0:	d001      	beq.n	80032c6 <MX_TIM2_Init+0x56>
  {
    Error_Handler();
 80032c2:	f7ff f80b 	bl	80022dc <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80032c6:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80032ca:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 80032cc:	f107 0308 	add.w	r3, r7, #8
 80032d0:	4619      	mov	r1, r3
 80032d2:	480d      	ldr	r0, [pc, #52]	; (8003308 <MX_TIM2_Init+0x98>)
 80032d4:	f005 fefc 	bl	80090d0 <HAL_TIM_ConfigClockSource>
 80032d8:	4603      	mov	r3, r0
 80032da:	2b00      	cmp	r3, #0
 80032dc:	d001      	beq.n	80032e2 <MX_TIM2_Init+0x72>
  {
    Error_Handler();
 80032de:	f7fe fffd 	bl	80022dc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80032e2:	2300      	movs	r3, #0
 80032e4:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80032e6:	2300      	movs	r3, #0
 80032e8:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80032ea:	463b      	mov	r3, r7
 80032ec:	4619      	mov	r1, r3
 80032ee:	4806      	ldr	r0, [pc, #24]	; (8003308 <MX_TIM2_Init+0x98>)
 80032f0:	f006 fa9a 	bl	8009828 <HAL_TIMEx_MasterConfigSynchronization>
 80032f4:	4603      	mov	r3, r0
 80032f6:	2b00      	cmp	r3, #0
 80032f8:	d001      	beq.n	80032fe <MX_TIM2_Init+0x8e>
  {
    Error_Handler();
 80032fa:	f7fe ffef 	bl	80022dc <Error_Handler>
  }

}
 80032fe:	bf00      	nop
 8003300:	3718      	adds	r7, #24
 8003302:	46bd      	mov	sp, r7
 8003304:	bd80      	pop	{r7, pc}
 8003306:	bf00      	nop
 8003308:	2000054c 	.word	0x2000054c

0800330c <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 800330c:	b580      	push	{r7, lr}
 800330e:	b08e      	sub	sp, #56	; 0x38
 8003310:	af00      	add	r7, sp, #0
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8003312:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8003316:	2200      	movs	r2, #0
 8003318:	601a      	str	r2, [r3, #0]
 800331a:	605a      	str	r2, [r3, #4]
 800331c:	609a      	str	r2, [r3, #8]
 800331e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003320:	f107 0320 	add.w	r3, r7, #32
 8003324:	2200      	movs	r2, #0
 8003326:	601a      	str	r2, [r3, #0]
 8003328:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800332a:	1d3b      	adds	r3, r7, #4
 800332c:	2200      	movs	r2, #0
 800332e:	601a      	str	r2, [r3, #0]
 8003330:	605a      	str	r2, [r3, #4]
 8003332:	609a      	str	r2, [r3, #8]
 8003334:	60da      	str	r2, [r3, #12]
 8003336:	611a      	str	r2, [r3, #16]
 8003338:	615a      	str	r2, [r3, #20]
 800333a:	619a      	str	r2, [r3, #24]

  htim3.Instance = TIM3;
 800333c:	4b2c      	ldr	r3, [pc, #176]	; (80033f0 <MX_TIM3_Init+0xe4>)
 800333e:	4a2d      	ldr	r2, [pc, #180]	; (80033f4 <MX_TIM3_Init+0xe8>)
 8003340:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 691;
 8003342:	4b2b      	ldr	r3, [pc, #172]	; (80033f0 <MX_TIM3_Init+0xe4>)
 8003344:	f240 22b3 	movw	r2, #691	; 0x2b3
 8003348:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 800334a:	4b29      	ldr	r3, [pc, #164]	; (80033f0 <MX_TIM3_Init+0xe4>)
 800334c:	2200      	movs	r2, #0
 800334e:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 254;
 8003350:	4b27      	ldr	r3, [pc, #156]	; (80033f0 <MX_TIM3_Init+0xe4>)
 8003352:	22fe      	movs	r2, #254	; 0xfe
 8003354:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003356:	4b26      	ldr	r3, [pc, #152]	; (80033f0 <MX_TIM3_Init+0xe4>)
 8003358:	2200      	movs	r2, #0
 800335a:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 800335c:	4b24      	ldr	r3, [pc, #144]	; (80033f0 <MX_TIM3_Init+0xe4>)
 800335e:	2280      	movs	r2, #128	; 0x80
 8003360:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8003362:	4823      	ldr	r0, [pc, #140]	; (80033f0 <MX_TIM3_Init+0xe4>)
 8003364:	f005 fbe4 	bl	8008b30 <HAL_TIM_Base_Init>
 8003368:	4603      	mov	r3, r0
 800336a:	2b00      	cmp	r3, #0
 800336c:	d001      	beq.n	8003372 <MX_TIM3_Init+0x66>
  {
    Error_Handler();
 800336e:	f7fe ffb5 	bl	80022dc <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8003372:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8003376:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8003378:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800337c:	4619      	mov	r1, r3
 800337e:	481c      	ldr	r0, [pc, #112]	; (80033f0 <MX_TIM3_Init+0xe4>)
 8003380:	f005 fea6 	bl	80090d0 <HAL_TIM_ConfigClockSource>
 8003384:	4603      	mov	r3, r0
 8003386:	2b00      	cmp	r3, #0
 8003388:	d001      	beq.n	800338e <MX_TIM3_Init+0x82>
  {
    Error_Handler();
 800338a:	f7fe ffa7 	bl	80022dc <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 800338e:	4818      	ldr	r0, [pc, #96]	; (80033f0 <MX_TIM3_Init+0xe4>)
 8003390:	f005 fc1d 	bl	8008bce <HAL_TIM_PWM_Init>
 8003394:	4603      	mov	r3, r0
 8003396:	2b00      	cmp	r3, #0
 8003398:	d001      	beq.n	800339e <MX_TIM3_Init+0x92>
  {
    Error_Handler();
 800339a:	f7fe ff9f 	bl	80022dc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800339e:	2300      	movs	r3, #0
 80033a0:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80033a2:	2300      	movs	r3, #0
 80033a4:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 80033a6:	f107 0320 	add.w	r3, r7, #32
 80033aa:	4619      	mov	r1, r3
 80033ac:	4810      	ldr	r0, [pc, #64]	; (80033f0 <MX_TIM3_Init+0xe4>)
 80033ae:	f006 fa3b 	bl	8009828 <HAL_TIMEx_MasterConfigSynchronization>
 80033b2:	4603      	mov	r3, r0
 80033b4:	2b00      	cmp	r3, #0
 80033b6:	d001      	beq.n	80033bc <MX_TIM3_Init+0xb0>
  {
    Error_Handler();
 80033b8:	f7fe ff90 	bl	80022dc <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80033bc:	2360      	movs	r3, #96	; 0x60
 80033be:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 80033c0:	2300      	movs	r3, #0
 80033c2:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80033c4:	2300      	movs	r3, #0
 80033c6:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80033c8:	2300      	movs	r3, #0
 80033ca:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80033cc:	1d3b      	adds	r3, r7, #4
 80033ce:	2200      	movs	r2, #0
 80033d0:	4619      	mov	r1, r3
 80033d2:	4807      	ldr	r0, [pc, #28]	; (80033f0 <MX_TIM3_Init+0xe4>)
 80033d4:	f005 fdb6 	bl	8008f44 <HAL_TIM_PWM_ConfigChannel>
 80033d8:	4603      	mov	r3, r0
 80033da:	2b00      	cmp	r3, #0
 80033dc:	d001      	beq.n	80033e2 <MX_TIM3_Init+0xd6>
  {
    Error_Handler();
 80033de:	f7fe ff7d 	bl	80022dc <Error_Handler>
  }
  HAL_TIM_MspPostInit(&htim3);
 80033e2:	4803      	ldr	r0, [pc, #12]	; (80033f0 <MX_TIM3_Init+0xe4>)
 80033e4:	f000 f886 	bl	80034f4 <HAL_TIM_MspPostInit>

}
 80033e8:	bf00      	nop
 80033ea:	3738      	adds	r7, #56	; 0x38
 80033ec:	46bd      	mov	sp, r7
 80033ee:	bd80      	pop	{r7, pc}
 80033f0:	200004cc 	.word	0x200004cc
 80033f4:	40000400 	.word	0x40000400

080033f8 <MX_TIM11_Init>:
/* TIM11 init function */
void MX_TIM11_Init(void)
{
 80033f8:	b580      	push	{r7, lr}
 80033fa:	af00      	add	r7, sp, #0

  htim11.Instance = TIM11;
 80033fc:	4b0e      	ldr	r3, [pc, #56]	; (8003438 <MX_TIM11_Init+0x40>)
 80033fe:	4a0f      	ldr	r2, [pc, #60]	; (800343c <MX_TIM11_Init+0x44>)
 8003400:	601a      	str	r2, [r3, #0]
  htim11.Init.Prescaler = 7199;
 8003402:	4b0d      	ldr	r3, [pc, #52]	; (8003438 <MX_TIM11_Init+0x40>)
 8003404:	f641 421f 	movw	r2, #7199	; 0x1c1f
 8003408:	605a      	str	r2, [r3, #4]
  htim11.Init.CounterMode = TIM_COUNTERMODE_UP;
 800340a:	4b0b      	ldr	r3, [pc, #44]	; (8003438 <MX_TIM11_Init+0x40>)
 800340c:	2200      	movs	r2, #0
 800340e:	609a      	str	r2, [r3, #8]
  htim11.Init.Period = 199;
 8003410:	4b09      	ldr	r3, [pc, #36]	; (8003438 <MX_TIM11_Init+0x40>)
 8003412:	22c7      	movs	r2, #199	; 0xc7
 8003414:	60da      	str	r2, [r3, #12]
  htim11.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003416:	4b08      	ldr	r3, [pc, #32]	; (8003438 <MX_TIM11_Init+0x40>)
 8003418:	2200      	movs	r2, #0
 800341a:	611a      	str	r2, [r3, #16]
  htim11.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 800341c:	4b06      	ldr	r3, [pc, #24]	; (8003438 <MX_TIM11_Init+0x40>)
 800341e:	2280      	movs	r2, #128	; 0x80
 8003420:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim11) != HAL_OK)
 8003422:	4805      	ldr	r0, [pc, #20]	; (8003438 <MX_TIM11_Init+0x40>)
 8003424:	f005 fb84 	bl	8008b30 <HAL_TIM_Base_Init>
 8003428:	4603      	mov	r3, r0
 800342a:	2b00      	cmp	r3, #0
 800342c:	d001      	beq.n	8003432 <MX_TIM11_Init+0x3a>
  {
    Error_Handler();
 800342e:	f7fe ff55 	bl	80022dc <Error_Handler>
  }

}
 8003432:	bf00      	nop
 8003434:	bd80      	pop	{r7, pc}
 8003436:	bf00      	nop
 8003438:	2000050c 	.word	0x2000050c
 800343c:	40014800 	.word	0x40014800

08003440 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8003440:	b580      	push	{r7, lr}
 8003442:	b086      	sub	sp, #24
 8003444:	af00      	add	r7, sp, #0
 8003446:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM2)
 8003448:	687b      	ldr	r3, [r7, #4]
 800344a:	681b      	ldr	r3, [r3, #0]
 800344c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003450:	d116      	bne.n	8003480 <HAL_TIM_Base_MspInit+0x40>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8003452:	2300      	movs	r3, #0
 8003454:	617b      	str	r3, [r7, #20]
 8003456:	4b24      	ldr	r3, [pc, #144]	; (80034e8 <HAL_TIM_Base_MspInit+0xa8>)
 8003458:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800345a:	4a23      	ldr	r2, [pc, #140]	; (80034e8 <HAL_TIM_Base_MspInit+0xa8>)
 800345c:	f043 0301 	orr.w	r3, r3, #1
 8003460:	6413      	str	r3, [r2, #64]	; 0x40
 8003462:	4b21      	ldr	r3, [pc, #132]	; (80034e8 <HAL_TIM_Base_MspInit+0xa8>)
 8003464:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003466:	f003 0301 	and.w	r3, r3, #1
 800346a:	617b      	str	r3, [r7, #20]
 800346c:	697b      	ldr	r3, [r7, #20]

    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 800346e:	2200      	movs	r2, #0
 8003470:	2100      	movs	r1, #0
 8003472:	201c      	movs	r0, #28
 8003474:	f002 fc6b 	bl	8005d4e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8003478:	201c      	movs	r0, #28
 800347a:	f002 fc84 	bl	8005d86 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(TIM1_TRG_COM_TIM11_IRQn);
  /* USER CODE BEGIN TIM11_MspInit 1 */

  /* USER CODE END TIM11_MspInit 1 */
  }
}
 800347e:	e02e      	b.n	80034de <HAL_TIM_Base_MspInit+0x9e>
  else if(tim_baseHandle->Instance==TIM3)
 8003480:	687b      	ldr	r3, [r7, #4]
 8003482:	681b      	ldr	r3, [r3, #0]
 8003484:	4a19      	ldr	r2, [pc, #100]	; (80034ec <HAL_TIM_Base_MspInit+0xac>)
 8003486:	4293      	cmp	r3, r2
 8003488:	d10e      	bne.n	80034a8 <HAL_TIM_Base_MspInit+0x68>
    __HAL_RCC_TIM3_CLK_ENABLE();
 800348a:	2300      	movs	r3, #0
 800348c:	613b      	str	r3, [r7, #16]
 800348e:	4b16      	ldr	r3, [pc, #88]	; (80034e8 <HAL_TIM_Base_MspInit+0xa8>)
 8003490:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003492:	4a15      	ldr	r2, [pc, #84]	; (80034e8 <HAL_TIM_Base_MspInit+0xa8>)
 8003494:	f043 0302 	orr.w	r3, r3, #2
 8003498:	6413      	str	r3, [r2, #64]	; 0x40
 800349a:	4b13      	ldr	r3, [pc, #76]	; (80034e8 <HAL_TIM_Base_MspInit+0xa8>)
 800349c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800349e:	f003 0302 	and.w	r3, r3, #2
 80034a2:	613b      	str	r3, [r7, #16]
 80034a4:	693b      	ldr	r3, [r7, #16]
}
 80034a6:	e01a      	b.n	80034de <HAL_TIM_Base_MspInit+0x9e>
  else if(tim_baseHandle->Instance==TIM11)
 80034a8:	687b      	ldr	r3, [r7, #4]
 80034aa:	681b      	ldr	r3, [r3, #0]
 80034ac:	4a10      	ldr	r2, [pc, #64]	; (80034f0 <HAL_TIM_Base_MspInit+0xb0>)
 80034ae:	4293      	cmp	r3, r2
 80034b0:	d115      	bne.n	80034de <HAL_TIM_Base_MspInit+0x9e>
    __HAL_RCC_TIM11_CLK_ENABLE();
 80034b2:	2300      	movs	r3, #0
 80034b4:	60fb      	str	r3, [r7, #12]
 80034b6:	4b0c      	ldr	r3, [pc, #48]	; (80034e8 <HAL_TIM_Base_MspInit+0xa8>)
 80034b8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80034ba:	4a0b      	ldr	r2, [pc, #44]	; (80034e8 <HAL_TIM_Base_MspInit+0xa8>)
 80034bc:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80034c0:	6453      	str	r3, [r2, #68]	; 0x44
 80034c2:	4b09      	ldr	r3, [pc, #36]	; (80034e8 <HAL_TIM_Base_MspInit+0xa8>)
 80034c4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80034c6:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80034ca:	60fb      	str	r3, [r7, #12]
 80034cc:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_SetPriority(TIM1_TRG_COM_TIM11_IRQn, 0, 0);
 80034ce:	2200      	movs	r2, #0
 80034d0:	2100      	movs	r1, #0
 80034d2:	201a      	movs	r0, #26
 80034d4:	f002 fc3b 	bl	8005d4e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_TRG_COM_TIM11_IRQn);
 80034d8:	201a      	movs	r0, #26
 80034da:	f002 fc54 	bl	8005d86 <HAL_NVIC_EnableIRQ>
}
 80034de:	bf00      	nop
 80034e0:	3718      	adds	r7, #24
 80034e2:	46bd      	mov	sp, r7
 80034e4:	bd80      	pop	{r7, pc}
 80034e6:	bf00      	nop
 80034e8:	40023800 	.word	0x40023800
 80034ec:	40000400 	.word	0x40000400
 80034f0:	40014800 	.word	0x40014800

080034f4 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 80034f4:	b580      	push	{r7, lr}
 80034f6:	b088      	sub	sp, #32
 80034f8:	af00      	add	r7, sp, #0
 80034fa:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80034fc:	f107 030c 	add.w	r3, r7, #12
 8003500:	2200      	movs	r2, #0
 8003502:	601a      	str	r2, [r3, #0]
 8003504:	605a      	str	r2, [r3, #4]
 8003506:	609a      	str	r2, [r3, #8]
 8003508:	60da      	str	r2, [r3, #12]
 800350a:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM3)
 800350c:	687b      	ldr	r3, [r7, #4]
 800350e:	681b      	ldr	r3, [r3, #0]
 8003510:	4a12      	ldr	r2, [pc, #72]	; (800355c <HAL_TIM_MspPostInit+0x68>)
 8003512:	4293      	cmp	r3, r2
 8003514:	d11d      	bne.n	8003552 <HAL_TIM_MspPostInit+0x5e>
  {
  /* USER CODE BEGIN TIM3_MspPostInit 0 */

  /* USER CODE END TIM3_MspPostInit 0 */

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8003516:	2300      	movs	r3, #0
 8003518:	60bb      	str	r3, [r7, #8]
 800351a:	4b11      	ldr	r3, [pc, #68]	; (8003560 <HAL_TIM_MspPostInit+0x6c>)
 800351c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800351e:	4a10      	ldr	r2, [pc, #64]	; (8003560 <HAL_TIM_MspPostInit+0x6c>)
 8003520:	f043 0304 	orr.w	r3, r3, #4
 8003524:	6313      	str	r3, [r2, #48]	; 0x30
 8003526:	4b0e      	ldr	r3, [pc, #56]	; (8003560 <HAL_TIM_MspPostInit+0x6c>)
 8003528:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800352a:	f003 0304 	and.w	r3, r3, #4
 800352e:	60bb      	str	r3, [r7, #8]
 8003530:	68bb      	ldr	r3, [r7, #8]
    /**TIM3 GPIO Configuration
    PC6     ------> TIM3_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8003532:	2340      	movs	r3, #64	; 0x40
 8003534:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003536:	2302      	movs	r3, #2
 8003538:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800353a:	2300      	movs	r3, #0
 800353c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800353e:	2300      	movs	r3, #0
 8003540:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8003542:	2302      	movs	r3, #2
 8003544:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003546:	f107 030c 	add.w	r3, r7, #12
 800354a:	4619      	mov	r1, r3
 800354c:	4805      	ldr	r0, [pc, #20]	; (8003564 <HAL_TIM_MspPostInit+0x70>)
 800354e:	f003 fa79 	bl	8006a44 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspPostInit 1 */

  /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 8003552:	bf00      	nop
 8003554:	3720      	adds	r7, #32
 8003556:	46bd      	mov	sp, r7
 8003558:	bd80      	pop	{r7, pc}
 800355a:	bf00      	nop
 800355c:	40000400 	.word	0x40000400
 8003560:	40023800 	.word	0x40023800
 8003564:	40020800 	.word	0x40020800

08003568 <MX_USART2_UART_Init>:
/* USER CODE BEGIN 0 */

/* USER CODE END 0 */

UART_HandleTypeDef huart2;

 8003568:	b580      	push	{r7, lr}
 800356a:	af00      	add	r7, sp, #0
/* USART2 init function */

 800356c:	4b11      	ldr	r3, [pc, #68]	; (80035b4 <MX_USART2_UART_Init+0x4c>)
 800356e:	4a12      	ldr	r2, [pc, #72]	; (80035b8 <MX_USART2_UART_Init+0x50>)
 8003570:	601a      	str	r2, [r3, #0]
void MX_USART2_UART_Init(void)
 8003572:	4b10      	ldr	r3, [pc, #64]	; (80035b4 <MX_USART2_UART_Init+0x4c>)
 8003574:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8003578:	605a      	str	r2, [r3, #4]
{
 800357a:	4b0e      	ldr	r3, [pc, #56]	; (80035b4 <MX_USART2_UART_Init+0x4c>)
 800357c:	2200      	movs	r2, #0
 800357e:	609a      	str	r2, [r3, #8]

 8003580:	4b0c      	ldr	r3, [pc, #48]	; (80035b4 <MX_USART2_UART_Init+0x4c>)
 8003582:	2200      	movs	r2, #0
 8003584:	60da      	str	r2, [r3, #12]
  huart2.Instance = USART2;
 8003586:	4b0b      	ldr	r3, [pc, #44]	; (80035b4 <MX_USART2_UART_Init+0x4c>)
 8003588:	2200      	movs	r2, #0
 800358a:	611a      	str	r2, [r3, #16]
  huart2.Init.BaudRate = 115200;
 800358c:	4b09      	ldr	r3, [pc, #36]	; (80035b4 <MX_USART2_UART_Init+0x4c>)
 800358e:	220c      	movs	r2, #12
 8003590:	615a      	str	r2, [r3, #20]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8003592:	4b08      	ldr	r3, [pc, #32]	; (80035b4 <MX_USART2_UART_Init+0x4c>)
 8003594:	2200      	movs	r2, #0
 8003596:	619a      	str	r2, [r3, #24]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8003598:	4b06      	ldr	r3, [pc, #24]	; (80035b4 <MX_USART2_UART_Init+0x4c>)
 800359a:	2200      	movs	r2, #0
 800359c:	61da      	str	r2, [r3, #28]
  huart2.Init.Parity = UART_PARITY_NONE;
 800359e:	4805      	ldr	r0, [pc, #20]	; (80035b4 <MX_USART2_UART_Init+0x4c>)
 80035a0:	f006 f9c4 	bl	800992c <HAL_UART_Init>
 80035a4:	4603      	mov	r3, r0
 80035a6:	2b00      	cmp	r3, #0
 80035a8:	d001      	beq.n	80035ae <MX_USART2_UART_Init+0x46>
  huart2.Init.Mode = UART_MODE_TX_RX;
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80035aa:	f7fe fe97 	bl	80022dc <Error_Handler>
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
  if (HAL_UART_Init(&huart2) != HAL_OK)
  {
 80035ae:	bf00      	nop
 80035b0:	bd80      	pop	{r7, pc}
 80035b2:	bf00      	nop
 80035b4:	2000058c 	.word	0x2000058c
 80035b8:	40004400 	.word	0x40004400

080035bc <HAL_UART_MspInit>:
    Error_Handler();
  }

 80035bc:	b580      	push	{r7, lr}
 80035be:	b08a      	sub	sp, #40	; 0x28
 80035c0:	af00      	add	r7, sp, #0
 80035c2:	6078      	str	r0, [r7, #4]
}

 80035c4:	f107 0314 	add.w	r3, r7, #20
 80035c8:	2200      	movs	r2, #0
 80035ca:	601a      	str	r2, [r3, #0]
 80035cc:	605a      	str	r2, [r3, #4]
 80035ce:	609a      	str	r2, [r3, #8]
 80035d0:	60da      	str	r2, [r3, #12]
 80035d2:	611a      	str	r2, [r3, #16]
void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
 80035d4:	687b      	ldr	r3, [r7, #4]
 80035d6:	681b      	ldr	r3, [r3, #0]
 80035d8:	4a19      	ldr	r2, [pc, #100]	; (8003640 <HAL_UART_MspInit+0x84>)
 80035da:	4293      	cmp	r3, r2
 80035dc:	d12b      	bne.n	8003636 <HAL_UART_MspInit+0x7a>
{

  GPIO_InitTypeDef GPIO_InitStruct = {0};
  if(uartHandle->Instance==USART2)
  {
  /* USER CODE BEGIN USART2_MspInit 0 */
 80035de:	2300      	movs	r3, #0
 80035e0:	613b      	str	r3, [r7, #16]
 80035e2:	4b18      	ldr	r3, [pc, #96]	; (8003644 <HAL_UART_MspInit+0x88>)
 80035e4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80035e6:	4a17      	ldr	r2, [pc, #92]	; (8003644 <HAL_UART_MspInit+0x88>)
 80035e8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80035ec:	6413      	str	r3, [r2, #64]	; 0x40
 80035ee:	4b15      	ldr	r3, [pc, #84]	; (8003644 <HAL_UART_MspInit+0x88>)
 80035f0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80035f2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80035f6:	613b      	str	r3, [r7, #16]
 80035f8:	693b      	ldr	r3, [r7, #16]

  /* USER CODE END USART2_MspInit 0 */
 80035fa:	2300      	movs	r3, #0
 80035fc:	60fb      	str	r3, [r7, #12]
 80035fe:	4b11      	ldr	r3, [pc, #68]	; (8003644 <HAL_UART_MspInit+0x88>)
 8003600:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003602:	4a10      	ldr	r2, [pc, #64]	; (8003644 <HAL_UART_MspInit+0x88>)
 8003604:	f043 0301 	orr.w	r3, r3, #1
 8003608:	6313      	str	r3, [r2, #48]	; 0x30
 800360a:	4b0e      	ldr	r3, [pc, #56]	; (8003644 <HAL_UART_MspInit+0x88>)
 800360c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800360e:	f003 0301 	and.w	r3, r3, #1
 8003612:	60fb      	str	r3, [r7, #12]
 8003614:	68fb      	ldr	r3, [r7, #12]
    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();

    __HAL_RCC_GPIOA_CLK_ENABLE();
    /**USART2 GPIO Configuration
 8003616:	230c      	movs	r3, #12
 8003618:	617b      	str	r3, [r7, #20]
    PA2     ------> USART2_TX
 800361a:	2302      	movs	r3, #2
 800361c:	61bb      	str	r3, [r7, #24]
    PA3     ------> USART2_RX
 800361e:	2300      	movs	r3, #0
 8003620:	61fb      	str	r3, [r7, #28]
    */
 8003622:	2303      	movs	r3, #3
 8003624:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8003626:	2307      	movs	r3, #7
 8003628:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800362a:	f107 0314 	add.w	r3, r7, #20
 800362e:	4619      	mov	r1, r3
 8003630:	4805      	ldr	r0, [pc, #20]	; (8003648 <HAL_UART_MspInit+0x8c>)
 8003632:	f003 fa07 	bl	8006a44 <HAL_GPIO_Init>
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);

  /* USER CODE BEGIN USART2_MspInit 1 */
 8003636:	bf00      	nop
 8003638:	3728      	adds	r7, #40	; 0x28
 800363a:	46bd      	mov	sp, r7
 800363c:	bd80      	pop	{r7, pc}
 800363e:	bf00      	nop
 8003640:	40004400 	.word	0x40004400
 8003644:	40023800 	.word	0x40023800
 8003648:	40020000 	.word	0x40020000

0800364c <usart_send_string>:
}
/**
 * @addtogroup UART_COMMUNICATION
 * @{
 */
/* USER CODE BEGIN 1 */
 800364c:	b580      	push	{r7, lr}
 800364e:	b084      	sub	sp, #16
 8003650:	af00      	add	r7, sp, #0
 8003652:	6078      	str	r0, [r7, #4]
/**
 8003654:	6878      	ldr	r0, [r7, #4]
 8003656:	f7fc fdc3 	bl	80001e0 <strlen>
 800365a:	4603      	mov	r3, r0
 800365c:	b29a      	uxth	r2, r3
 800365e:	2364      	movs	r3, #100	; 0x64
 8003660:	6879      	ldr	r1, [r7, #4]
 8003662:	4805      	ldr	r0, [pc, #20]	; (8003678 <usart_send_string+0x2c>)
 8003664:	f006 f9af 	bl	80099c6 <HAL_UART_Transmit>
 8003668:	4603      	mov	r3, r0
 800366a:	73fb      	strb	r3, [r7, #15]
 * @brief send a single char via UART
 800366c:	7bfb      	ldrb	r3, [r7, #15]
 * @param ch: char to send via UART
 800366e:	4618      	mov	r0, r3
 8003670:	3710      	adds	r7, #16
 8003672:	46bd      	mov	sp, r7
 8003674:	bd80      	pop	{r7, pc}
 8003676:	bf00      	nop
 8003678:	2000058c 	.word	0x2000058c

0800367c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 800367c:	f8df d034 	ldr.w	sp, [pc, #52]	; 80036b4 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8003680:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 8003682:	e003      	b.n	800368c <LoopCopyDataInit>

08003684 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8003684:	4b0c      	ldr	r3, [pc, #48]	; (80036b8 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 8003686:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8003688:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 800368a:	3104      	adds	r1, #4

0800368c <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 800368c:	480b      	ldr	r0, [pc, #44]	; (80036bc <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 800368e:	4b0c      	ldr	r3, [pc, #48]	; (80036c0 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8003690:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 8003692:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8003694:	d3f6      	bcc.n	8003684 <CopyDataInit>
  ldr  r2, =_sbss
 8003696:	4a0b      	ldr	r2, [pc, #44]	; (80036c4 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8003698:	e002      	b.n	80036a0 <LoopFillZerobss>

0800369a <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 800369a:	2300      	movs	r3, #0
  str  r3, [r2], #4
 800369c:	f842 3b04 	str.w	r3, [r2], #4

080036a0 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 80036a0:	4b09      	ldr	r3, [pc, #36]	; (80036c8 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 80036a2:	429a      	cmp	r2, r3
  bcc  FillZerobss
 80036a4:	d3f9      	bcc.n	800369a <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 80036a6:	f7ff fdcd 	bl	8003244 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80036aa:	f006 fe1d 	bl	800a2e8 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80036ae:	f7fe fc67 	bl	8001f80 <main>
  bx  lr    
 80036b2:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 80036b4:	20018000 	.word	0x20018000
  ldr  r3, =_sidata
 80036b8:	0800d580 	.word	0x0800d580
  ldr  r0, =_sdata
 80036bc:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 80036c0:	20000268 	.word	0x20000268
  ldr  r2, =_sbss
 80036c4:	20000268 	.word	0x20000268
  ldr  r3, = _ebss
 80036c8:	200005fc 	.word	0x200005fc

080036cc <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80036cc:	e7fe      	b.n	80036cc <ADC_IRQHandler>
	...

080036d0 <HTS221_RegisterBusIO>:
 * @brief  Register Component Bus IO operations
 * @param  pObj the device pObj
 * @retval 0 in case of success, an error code otherwise
 */
int32_t HTS221_RegisterBusIO(HTS221_Object_t *pObj, HTS221_IO_t *pIO)
{
 80036d0:	b580      	push	{r7, lr}
 80036d2:	b084      	sub	sp, #16
 80036d4:	af00      	add	r7, sp, #0
 80036d6:	6078      	str	r0, [r7, #4]
 80036d8:	6039      	str	r1, [r7, #0]
  int32_t ret;

  if (pObj == NULL)
 80036da:	687b      	ldr	r3, [r7, #4]
 80036dc:	2b00      	cmp	r3, #0
 80036de:	d103      	bne.n	80036e8 <HTS221_RegisterBusIO+0x18>
  {
    ret = HTS221_ERROR;
 80036e0:	f04f 33ff 	mov.w	r3, #4294967295
 80036e4:	60fb      	str	r3, [r7, #12]
 80036e6:	e030      	b.n	800374a <HTS221_RegisterBusIO+0x7a>
  }
  else
  {
    pObj->IO.Init      = pIO->Init;
 80036e8:	683b      	ldr	r3, [r7, #0]
 80036ea:	681a      	ldr	r2, [r3, #0]
 80036ec:	687b      	ldr	r3, [r7, #4]
 80036ee:	601a      	str	r2, [r3, #0]
    pObj->IO.DeInit    = pIO->DeInit;
 80036f0:	683b      	ldr	r3, [r7, #0]
 80036f2:	685a      	ldr	r2, [r3, #4]
 80036f4:	687b      	ldr	r3, [r7, #4]
 80036f6:	605a      	str	r2, [r3, #4]
    pObj->IO.BusType   = pIO->BusType;
 80036f8:	683b      	ldr	r3, [r7, #0]
 80036fa:	689a      	ldr	r2, [r3, #8]
 80036fc:	687b      	ldr	r3, [r7, #4]
 80036fe:	609a      	str	r2, [r3, #8]
    pObj->IO.Address   = pIO->Address;
 8003700:	683b      	ldr	r3, [r7, #0]
 8003702:	7b1a      	ldrb	r2, [r3, #12]
 8003704:	687b      	ldr	r3, [r7, #4]
 8003706:	731a      	strb	r2, [r3, #12]
    pObj->IO.WriteReg  = pIO->WriteReg;
 8003708:	683b      	ldr	r3, [r7, #0]
 800370a:	691a      	ldr	r2, [r3, #16]
 800370c:	687b      	ldr	r3, [r7, #4]
 800370e:	611a      	str	r2, [r3, #16]
    pObj->IO.ReadReg   = pIO->ReadReg;
 8003710:	683b      	ldr	r3, [r7, #0]
 8003712:	695a      	ldr	r2, [r3, #20]
 8003714:	687b      	ldr	r3, [r7, #4]
 8003716:	615a      	str	r2, [r3, #20]
    pObj->IO.GetTick   = pIO->GetTick;
 8003718:	683b      	ldr	r3, [r7, #0]
 800371a:	699a      	ldr	r2, [r3, #24]
 800371c:	687b      	ldr	r3, [r7, #4]
 800371e:	619a      	str	r2, [r3, #24]

    pObj->Ctx.read_reg  = ReadRegWrap;
 8003720:	687b      	ldr	r3, [r7, #4]
 8003722:	4a0c      	ldr	r2, [pc, #48]	; (8003754 <HTS221_RegisterBusIO+0x84>)
 8003724:	621a      	str	r2, [r3, #32]
    pObj->Ctx.write_reg = WriteRegWrap;
 8003726:	687b      	ldr	r3, [r7, #4]
 8003728:	4a0b      	ldr	r2, [pc, #44]	; (8003758 <HTS221_RegisterBusIO+0x88>)
 800372a:	61da      	str	r2, [r3, #28]
    pObj->Ctx.handle   = pObj;
 800372c:	687b      	ldr	r3, [r7, #4]
 800372e:	687a      	ldr	r2, [r7, #4]
 8003730:	625a      	str	r2, [r3, #36]	; 0x24

    if (pObj->IO.Init != NULL)
 8003732:	687b      	ldr	r3, [r7, #4]
 8003734:	681b      	ldr	r3, [r3, #0]
 8003736:	2b00      	cmp	r3, #0
 8003738:	d004      	beq.n	8003744 <HTS221_RegisterBusIO+0x74>
    {
      ret = pObj->IO.Init();
 800373a:	687b      	ldr	r3, [r7, #4]
 800373c:	681b      	ldr	r3, [r3, #0]
 800373e:	4798      	blx	r3
 8003740:	60f8      	str	r0, [r7, #12]
 8003742:	e002      	b.n	800374a <HTS221_RegisterBusIO+0x7a>
    }
    else
    {
      ret = HTS221_ERROR;
 8003744:	f04f 33ff 	mov.w	r3, #4294967295
 8003748:	60fb      	str	r3, [r7, #12]
    }
  }

  return ret;
 800374a:	68fb      	ldr	r3, [r7, #12]
}
 800374c:	4618      	mov	r0, r3
 800374e:	3710      	adds	r7, #16
 8003750:	46bd      	mov	sp, r7
 8003752:	bd80      	pop	{r7, pc}
 8003754:	08003dfb 	.word	0x08003dfb
 8003758:	08003e5d 	.word	0x08003e5d

0800375c <HTS221_Init>:
 * @brief  Initialize the HTS221 sensor
 * @param  pObj the device pObj
 * @retval 0 in case of success, an error code otherwise
 */
int32_t HTS221_Init(HTS221_Object_t *pObj)
{
 800375c:	b580      	push	{r7, lr}
 800375e:	b082      	sub	sp, #8
 8003760:	af00      	add	r7, sp, #0
 8003762:	6078      	str	r0, [r7, #4]
  if (pObj->is_initialized == 0U)
 8003764:	687b      	ldr	r3, [r7, #4]
 8003766:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800376a:	2b00      	cmp	r3, #0
 800376c:	d108      	bne.n	8003780 <HTS221_Init+0x24>
  {
    if (HTS221_Initialize(pObj) != HTS221_OK)
 800376e:	6878      	ldr	r0, [r7, #4]
 8003770:	f000 fade 	bl	8003d30 <HTS221_Initialize>
 8003774:	4603      	mov	r3, r0
 8003776:	2b00      	cmp	r3, #0
 8003778:	d002      	beq.n	8003780 <HTS221_Init+0x24>
    {
      return HTS221_ERROR;
 800377a:	f04f 33ff 	mov.w	r3, #4294967295
 800377e:	e004      	b.n	800378a <HTS221_Init+0x2e>
    }
  }

  pObj->is_initialized = 1;
 8003780:	687b      	ldr	r3, [r7, #4]
 8003782:	2201      	movs	r2, #1
 8003784:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28

  return HTS221_OK;
 8003788:	2300      	movs	r3, #0
}
 800378a:	4618      	mov	r0, r3
 800378c:	3708      	adds	r7, #8
 800378e:	46bd      	mov	sp, r7
 8003790:	bd80      	pop	{r7, pc}

08003792 <HTS221_DeInit>:
 * @brief  Deinitialize the HTS221 sensor
 * @param  pObj the device pObj
 * @retval 0 in case of success, an error code otherwise
 */
int32_t HTS221_DeInit(HTS221_Object_t *pObj)
{
 8003792:	b580      	push	{r7, lr}
 8003794:	b082      	sub	sp, #8
 8003796:	af00      	add	r7, sp, #0
 8003798:	6078      	str	r0, [r7, #4]
  if (pObj->is_initialized == 1U)
 800379a:	687b      	ldr	r3, [r7, #4]
 800379c:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80037a0:	2b01      	cmp	r3, #1
 80037a2:	d111      	bne.n	80037c8 <HTS221_DeInit+0x36>
  {
    if (HTS221_HUM_Disable(pObj) != HTS221_OK)
 80037a4:	6878      	ldr	r0, [r7, #4]
 80037a6:	f000 f878 	bl	800389a <HTS221_HUM_Disable>
 80037aa:	4603      	mov	r3, r0
 80037ac:	2b00      	cmp	r3, #0
 80037ae:	d002      	beq.n	80037b6 <HTS221_DeInit+0x24>
    {
      return HTS221_ERROR;
 80037b0:	f04f 33ff 	mov.w	r3, #4294967295
 80037b4:	e00d      	b.n	80037d2 <HTS221_DeInit+0x40>
    }

    if (HTS221_TEMP_Disable(pObj) != HTS221_OK)
 80037b6:	6878      	ldr	r0, [r7, #4]
 80037b8:	f000 f97b 	bl	8003ab2 <HTS221_TEMP_Disable>
 80037bc:	4603      	mov	r3, r0
 80037be:	2b00      	cmp	r3, #0
 80037c0:	d002      	beq.n	80037c8 <HTS221_DeInit+0x36>
    {
      return HTS221_ERROR;
 80037c2:	f04f 33ff 	mov.w	r3, #4294967295
 80037c6:	e004      	b.n	80037d2 <HTS221_DeInit+0x40>
    }
  }

  pObj->is_initialized = 0;
 80037c8:	687b      	ldr	r3, [r7, #4]
 80037ca:	2200      	movs	r2, #0
 80037cc:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28

  return HTS221_OK;
 80037d0:	2300      	movs	r3, #0
}
 80037d2:	4618      	mov	r0, r3
 80037d4:	3708      	adds	r7, #8
 80037d6:	46bd      	mov	sp, r7
 80037d8:	bd80      	pop	{r7, pc}

080037da <HTS221_ReadID>:
 * @param  pObj the device pObj
 * @param  Id the WHO_AM_I value
 * @retval 0 in case of success, an error code otherwise
 */
int32_t HTS221_ReadID(HTS221_Object_t *pObj, uint8_t *Id)
{
 80037da:	b580      	push	{r7, lr}
 80037dc:	b082      	sub	sp, #8
 80037de:	af00      	add	r7, sp, #0
 80037e0:	6078      	str	r0, [r7, #4]
 80037e2:	6039      	str	r1, [r7, #0]
  if (hts221_device_id_get(&(pObj->Ctx), Id) != HTS221_OK)
 80037e4:	687b      	ldr	r3, [r7, #4]
 80037e6:	331c      	adds	r3, #28
 80037e8:	6839      	ldr	r1, [r7, #0]
 80037ea:	4618      	mov	r0, r3
 80037ec:	f000 fc3e 	bl	800406c <hts221_device_id_get>
 80037f0:	4603      	mov	r3, r0
 80037f2:	2b00      	cmp	r3, #0
 80037f4:	d002      	beq.n	80037fc <HTS221_ReadID+0x22>
  {
    return HTS221_ERROR;
 80037f6:	f04f 33ff 	mov.w	r3, #4294967295
 80037fa:	e000      	b.n	80037fe <HTS221_ReadID+0x24>
  }

  return HTS221_OK;
 80037fc:	2300      	movs	r3, #0
}
 80037fe:	4618      	mov	r0, r3
 8003800:	3708      	adds	r7, #8
 8003802:	46bd      	mov	sp, r7
 8003804:	bd80      	pop	{r7, pc}
	...

08003808 <HTS221_GetCapabilities>:
 * @param  pObj Component object pointer
 * @param  Capabilities pointer to HTS221 sensor capabilities
 * @retval 0 in case of success, an error code otherwise
 */
int32_t HTS221_GetCapabilities(HTS221_Object_t *pObj, HTS221_Capabilities_t *Capabilities)
{
 8003808:	b480      	push	{r7}
 800380a:	b083      	sub	sp, #12
 800380c:	af00      	add	r7, sp, #0
 800380e:	6078      	str	r0, [r7, #4]
 8003810:	6039      	str	r1, [r7, #0]
  /* Prevent unused argument(s) compilation warning */
  (void)(pObj);

  Capabilities->Humidity    = 1;
 8003812:	683b      	ldr	r3, [r7, #0]
 8003814:	2201      	movs	r2, #1
 8003816:	709a      	strb	r2, [r3, #2]
  Capabilities->Pressure    = 0;
 8003818:	683b      	ldr	r3, [r7, #0]
 800381a:	2200      	movs	r2, #0
 800381c:	705a      	strb	r2, [r3, #1]
  Capabilities->Temperature = 1;
 800381e:	683b      	ldr	r3, [r7, #0]
 8003820:	2201      	movs	r2, #1
 8003822:	701a      	strb	r2, [r3, #0]
  Capabilities->LowPower    = 0;
 8003824:	683b      	ldr	r3, [r7, #0]
 8003826:	2200      	movs	r2, #0
 8003828:	70da      	strb	r2, [r3, #3]
  Capabilities->HumMaxOdr   = 12.5f;
 800382a:	683b      	ldr	r3, [r7, #0]
 800382c:	4a07      	ldr	r2, [pc, #28]	; (800384c <HTS221_GetCapabilities+0x44>)
 800382e:	605a      	str	r2, [r3, #4]
  Capabilities->TempMaxOdr  = 12.5f;
 8003830:	683b      	ldr	r3, [r7, #0]
 8003832:	4a06      	ldr	r2, [pc, #24]	; (800384c <HTS221_GetCapabilities+0x44>)
 8003834:	609a      	str	r2, [r3, #8]
  Capabilities->PressMaxOdr = 0.0f;
 8003836:	683b      	ldr	r3, [r7, #0]
 8003838:	f04f 0200 	mov.w	r2, #0
 800383c:	60da      	str	r2, [r3, #12]
  return HTS221_OK;
 800383e:	2300      	movs	r3, #0
}
 8003840:	4618      	mov	r0, r3
 8003842:	370c      	adds	r7, #12
 8003844:	46bd      	mov	sp, r7
 8003846:	f85d 7b04 	ldr.w	r7, [sp], #4
 800384a:	4770      	bx	lr
 800384c:	41480000 	.word	0x41480000

08003850 <HTS221_HUM_Enable>:
 * @brief  Enable the HTS221 humidity sensor
 * @param  pObj the device pObj
 * @retval 0 in case of success, an error code otherwise
 */
int32_t HTS221_HUM_Enable(HTS221_Object_t *pObj)
{
 8003850:	b580      	push	{r7, lr}
 8003852:	b082      	sub	sp, #8
 8003854:	af00      	add	r7, sp, #0
 8003856:	6078      	str	r0, [r7, #4]
  /* Check if the component is already enabled */
  if (pObj->hum_is_enabled == 1U)
 8003858:	687b      	ldr	r3, [r7, #4]
 800385a:	f893 3029 	ldrb.w	r3, [r3, #41]	; 0x29
 800385e:	2b01      	cmp	r3, #1
 8003860:	d101      	bne.n	8003866 <HTS221_HUM_Enable+0x16>
  {
    return HTS221_OK;
 8003862:	2300      	movs	r3, #0
 8003864:	e015      	b.n	8003892 <HTS221_HUM_Enable+0x42>
  }

  /* Check if the HTS221 temperature sensor is already enabled. */
  /* If yes, skip the enable function, if not call enable function */
  if (pObj->temp_is_enabled == 0U)
 8003866:	687b      	ldr	r3, [r7, #4]
 8003868:	f893 302a 	ldrb.w	r3, [r3, #42]	; 0x2a
 800386c:	2b00      	cmp	r3, #0
 800386e:	d10b      	bne.n	8003888 <HTS221_HUM_Enable+0x38>
  {
    /* Power on the component. */
    if (hts221_power_on_set(&(pObj->Ctx), PROPERTY_ENABLE) != HTS221_OK)
 8003870:	687b      	ldr	r3, [r7, #4]
 8003872:	331c      	adds	r3, #28
 8003874:	2101      	movs	r1, #1
 8003876:	4618      	mov	r0, r3
 8003878:	f000 fc09 	bl	800408e <hts221_power_on_set>
 800387c:	4603      	mov	r3, r0
 800387e:	2b00      	cmp	r3, #0
 8003880:	d002      	beq.n	8003888 <HTS221_HUM_Enable+0x38>
    {
      return HTS221_ERROR;
 8003882:	f04f 33ff 	mov.w	r3, #4294967295
 8003886:	e004      	b.n	8003892 <HTS221_HUM_Enable+0x42>
    }
  }

  pObj->hum_is_enabled = 1;
 8003888:	687b      	ldr	r3, [r7, #4]
 800388a:	2201      	movs	r2, #1
 800388c:	f883 2029 	strb.w	r2, [r3, #41]	; 0x29

  return HTS221_OK;
 8003890:	2300      	movs	r3, #0
}
 8003892:	4618      	mov	r0, r3
 8003894:	3708      	adds	r7, #8
 8003896:	46bd      	mov	sp, r7
 8003898:	bd80      	pop	{r7, pc}

0800389a <HTS221_HUM_Disable>:
 * @brief  Disable the HTS221 humidity sensor
 * @param  pObj the device pObj
 * @retval 0 in case of success, an error code otherwise
 */
int32_t HTS221_HUM_Disable(HTS221_Object_t *pObj)
{
 800389a:	b580      	push	{r7, lr}
 800389c:	b082      	sub	sp, #8
 800389e:	af00      	add	r7, sp, #0
 80038a0:	6078      	str	r0, [r7, #4]
  /* Check if the component is already disabled */
  if (pObj->hum_is_enabled == 0U)
 80038a2:	687b      	ldr	r3, [r7, #4]
 80038a4:	f893 3029 	ldrb.w	r3, [r3, #41]	; 0x29
 80038a8:	2b00      	cmp	r3, #0
 80038aa:	d101      	bne.n	80038b0 <HTS221_HUM_Disable+0x16>
  {
    return HTS221_OK;
 80038ac:	2300      	movs	r3, #0
 80038ae:	e015      	b.n	80038dc <HTS221_HUM_Disable+0x42>
  }

  /* Check if the HTS221 temperature sensor is still enable. */
  /* If yes, skip the disable function, if not call disable function */
  if (pObj->temp_is_enabled == 0U)
 80038b0:	687b      	ldr	r3, [r7, #4]
 80038b2:	f893 302a 	ldrb.w	r3, [r3, #42]	; 0x2a
 80038b6:	2b00      	cmp	r3, #0
 80038b8:	d10b      	bne.n	80038d2 <HTS221_HUM_Disable+0x38>
  {
    /* Power off the component. */
    if (hts221_power_on_set(&(pObj->Ctx), PROPERTY_DISABLE) != HTS221_OK)
 80038ba:	687b      	ldr	r3, [r7, #4]
 80038bc:	331c      	adds	r3, #28
 80038be:	2100      	movs	r1, #0
 80038c0:	4618      	mov	r0, r3
 80038c2:	f000 fbe4 	bl	800408e <hts221_power_on_set>
 80038c6:	4603      	mov	r3, r0
 80038c8:	2b00      	cmp	r3, #0
 80038ca:	d002      	beq.n	80038d2 <HTS221_HUM_Disable+0x38>
    {
      return HTS221_ERROR;
 80038cc:	f04f 33ff 	mov.w	r3, #4294967295
 80038d0:	e004      	b.n	80038dc <HTS221_HUM_Disable+0x42>
    }
  }

  pObj->hum_is_enabled = 0;
 80038d2:	687b      	ldr	r3, [r7, #4]
 80038d4:	2200      	movs	r2, #0
 80038d6:	f883 2029 	strb.w	r2, [r3, #41]	; 0x29

  return HTS221_OK;
 80038da:	2300      	movs	r3, #0
}
 80038dc:	4618      	mov	r0, r3
 80038de:	3708      	adds	r7, #8
 80038e0:	46bd      	mov	sp, r7
 80038e2:	bd80      	pop	{r7, pc}

080038e4 <HTS221_HUM_GetOutputDataRate>:
 * @param  pObj the device pObj
 * @param  Odr pointer where the output data rate is written
 * @retval 0 in case of success, an error code otherwise
 */
int32_t HTS221_HUM_GetOutputDataRate(HTS221_Object_t *pObj, float *Odr)
{
 80038e4:	b580      	push	{r7, lr}
 80038e6:	b082      	sub	sp, #8
 80038e8:	af00      	add	r7, sp, #0
 80038ea:	6078      	str	r0, [r7, #4]
 80038ec:	6039      	str	r1, [r7, #0]
  return HTS221_GetOutputDataRate(pObj, Odr);
 80038ee:	6839      	ldr	r1, [r7, #0]
 80038f0:	6878      	ldr	r0, [r7, #4]
 80038f2:	f000 f9a9 	bl	8003c48 <HTS221_GetOutputDataRate>
 80038f6:	4603      	mov	r3, r0
}
 80038f8:	4618      	mov	r0, r3
 80038fa:	3708      	adds	r7, #8
 80038fc:	46bd      	mov	sp, r7
 80038fe:	bd80      	pop	{r7, pc}

08003900 <HTS221_HUM_SetOutputDataRate>:
 * @param  pObj the device pObj
 * @param  Odr the output data rate value to be set
 * @retval 0 in case of success, an error code otherwise
 */
int32_t HTS221_HUM_SetOutputDataRate(HTS221_Object_t *pObj, float Odr)
{
 8003900:	b580      	push	{r7, lr}
 8003902:	b082      	sub	sp, #8
 8003904:	af00      	add	r7, sp, #0
 8003906:	6078      	str	r0, [r7, #4]
 8003908:	ed87 0a00 	vstr	s0, [r7]
  return HTS221_SetOutputDataRate(pObj, Odr);
 800390c:	ed97 0a00 	vldr	s0, [r7]
 8003910:	6878      	ldr	r0, [r7, #4]
 8003912:	f000 f9dd 	bl	8003cd0 <HTS221_SetOutputDataRate>
 8003916:	4603      	mov	r3, r0
}
 8003918:	4618      	mov	r0, r3
 800391a:	3708      	adds	r7, #8
 800391c:	46bd      	mov	sp, r7
 800391e:	bd80      	pop	{r7, pc}

08003920 <HTS221_HUM_GetHumidity>:
 * @param  pObj the device pObj
 * @param  Value pointer where the humidity value is written
 * @retval 0 in case of success, an error code otherwise
 */
int32_t HTS221_HUM_GetHumidity(HTS221_Object_t *pObj, float *Value)
{
 8003920:	b580      	push	{r7, lr}
 8003922:	b088      	sub	sp, #32
 8003924:	af00      	add	r7, sp, #0
 8003926:	6078      	str	r0, [r7, #4]
 8003928:	6039      	str	r1, [r7, #0]
  hts221_axis1bit16_t data_raw_humidity;
  hts221_axis1bit16_t coeff;
  lin_t lin_hum;

  if (hts221_hum_adc_point_0_get(&(pObj->Ctx), coeff.u8bit) != HTS221_OK)
 800392a:	687b      	ldr	r3, [r7, #4]
 800392c:	331c      	adds	r3, #28
 800392e:	f107 0218 	add.w	r2, r7, #24
 8003932:	4611      	mov	r1, r2
 8003934:	4618      	mov	r0, r3
 8003936:	f000 fc52 	bl	80041de <hts221_hum_adc_point_0_get>
 800393a:	4603      	mov	r3, r0
 800393c:	2b00      	cmp	r3, #0
 800393e:	d002      	beq.n	8003946 <HTS221_HUM_GetHumidity+0x26>
  {
    return HTS221_ERROR;
 8003940:	f04f 33ff 	mov.w	r3, #4294967295
 8003944:	e088      	b.n	8003a58 <HTS221_HUM_GetHumidity+0x138>
  }

  lin_hum.x0 = (float)coeff.i16bit;
 8003946:	f9b7 3018 	ldrsh.w	r3, [r7, #24]
 800394a:	ee07 3a90 	vmov	s15, r3
 800394e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8003952:	edc7 7a02 	vstr	s15, [r7, #8]

  if (hts221_hum_rh_point_0_get(&(pObj->Ctx), coeff.u8bit) != HTS221_OK)
 8003956:	687b      	ldr	r3, [r7, #4]
 8003958:	331c      	adds	r3, #28
 800395a:	f107 0218 	add.w	r2, r7, #24
 800395e:	4611      	mov	r1, r2
 8003960:	4618      	mov	r0, r3
 8003962:	f000 fbba 	bl	80040da <hts221_hum_rh_point_0_get>
 8003966:	4603      	mov	r3, r0
 8003968:	2b00      	cmp	r3, #0
 800396a:	d002      	beq.n	8003972 <HTS221_HUM_GetHumidity+0x52>
  {
    return HTS221_ERROR;
 800396c:	f04f 33ff 	mov.w	r3, #4294967295
 8003970:	e072      	b.n	8003a58 <HTS221_HUM_GetHumidity+0x138>
  }

  lin_hum.y0 = (float)coeff.u8bit[0];
 8003972:	7e3b      	ldrb	r3, [r7, #24]
 8003974:	ee07 3a90 	vmov	s15, r3
 8003978:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800397c:	edc7 7a03 	vstr	s15, [r7, #12]

  if (hts221_hum_adc_point_1_get(&(pObj->Ctx), coeff.u8bit) != HTS221_OK)
 8003980:	687b      	ldr	r3, [r7, #4]
 8003982:	331c      	adds	r3, #28
 8003984:	f107 0218 	add.w	r2, r7, #24
 8003988:	4611      	mov	r1, r2
 800398a:	4618      	mov	r0, r3
 800398c:	f000 fc38 	bl	8004200 <hts221_hum_adc_point_1_get>
 8003990:	4603      	mov	r3, r0
 8003992:	2b00      	cmp	r3, #0
 8003994:	d002      	beq.n	800399c <HTS221_HUM_GetHumidity+0x7c>
  {
    return HTS221_ERROR;
 8003996:	f04f 33ff 	mov.w	r3, #4294967295
 800399a:	e05d      	b.n	8003a58 <HTS221_HUM_GetHumidity+0x138>
  }

  lin_hum.x1 = (float)coeff.i16bit;
 800399c:	f9b7 3018 	ldrsh.w	r3, [r7, #24]
 80039a0:	ee07 3a90 	vmov	s15, r3
 80039a4:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80039a8:	edc7 7a04 	vstr	s15, [r7, #16]

  if (hts221_hum_rh_point_1_get(&(pObj->Ctx), coeff.u8bit) != HTS221_OK)
 80039ac:	687b      	ldr	r3, [r7, #4]
 80039ae:	331c      	adds	r3, #28
 80039b0:	f107 0218 	add.w	r2, r7, #24
 80039b4:	4611      	mov	r1, r2
 80039b6:	4618      	mov	r0, r3
 80039b8:	f000 fba6 	bl	8004108 <hts221_hum_rh_point_1_get>
 80039bc:	4603      	mov	r3, r0
 80039be:	2b00      	cmp	r3, #0
 80039c0:	d002      	beq.n	80039c8 <HTS221_HUM_GetHumidity+0xa8>
  {
    return HTS221_ERROR;
 80039c2:	f04f 33ff 	mov.w	r3, #4294967295
 80039c6:	e047      	b.n	8003a58 <HTS221_HUM_GetHumidity+0x138>
  }

  lin_hum.y1 = (float)coeff.u8bit[0];
 80039c8:	7e3b      	ldrb	r3, [r7, #24]
 80039ca:	ee07 3a90 	vmov	s15, r3
 80039ce:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80039d2:	edc7 7a05 	vstr	s15, [r7, #20]

  (void)memset(data_raw_humidity.u8bit, 0x00, sizeof(int16_t));
 80039d6:	f107 031c 	add.w	r3, r7, #28
 80039da:	2202      	movs	r2, #2
 80039dc:	2100      	movs	r1, #0
 80039de:	4618      	mov	r0, r3
 80039e0:	f006 fca6 	bl	800a330 <memset>
  if (hts221_humidity_raw_get(&(pObj->Ctx), data_raw_humidity.u8bit) != HTS221_OK)
 80039e4:	687b      	ldr	r3, [r7, #4]
 80039e6:	331c      	adds	r3, #28
 80039e8:	f107 021c 	add.w	r2, r7, #28
 80039ec:	4611      	mov	r1, r2
 80039ee:	4618      	mov	r0, r3
 80039f0:	f000 fb1a 	bl	8004028 <hts221_humidity_raw_get>
 80039f4:	4603      	mov	r3, r0
 80039f6:	2b00      	cmp	r3, #0
 80039f8:	d002      	beq.n	8003a00 <HTS221_HUM_GetHumidity+0xe0>
  {
    return HTS221_ERROR;
 80039fa:	f04f 33ff 	mov.w	r3, #4294967295
 80039fe:	e02b      	b.n	8003a58 <HTS221_HUM_GetHumidity+0x138>
  }

  *Value = Linear_Interpolation(&lin_hum, (float)data_raw_humidity.i16bit);
 8003a00:	f9b7 301c 	ldrsh.w	r3, [r7, #28]
 8003a04:	ee07 3a90 	vmov	s15, r3
 8003a08:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8003a0c:	f107 0308 	add.w	r3, r7, #8
 8003a10:	eeb0 0a67 	vmov.f32	s0, s15
 8003a14:	4618      	mov	r0, r3
 8003a16:	f000 f9b7 	bl	8003d88 <Linear_Interpolation>
 8003a1a:	eef0 7a40 	vmov.f32	s15, s0
 8003a1e:	683b      	ldr	r3, [r7, #0]
 8003a20:	edc3 7a00 	vstr	s15, [r3]

  if (*Value < 0.0f)
 8003a24:	683b      	ldr	r3, [r7, #0]
 8003a26:	edd3 7a00 	vldr	s15, [r3]
 8003a2a:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8003a2e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003a32:	d503      	bpl.n	8003a3c <HTS221_HUM_GetHumidity+0x11c>
  {
    *Value = 0.0f;
 8003a34:	683b      	ldr	r3, [r7, #0]
 8003a36:	f04f 0200 	mov.w	r2, #0
 8003a3a:	601a      	str	r2, [r3, #0]
  }

  if (*Value > 100.0f)
 8003a3c:	683b      	ldr	r3, [r7, #0]
 8003a3e:	edd3 7a00 	vldr	s15, [r3]
 8003a42:	ed9f 7a07 	vldr	s14, [pc, #28]	; 8003a60 <HTS221_HUM_GetHumidity+0x140>
 8003a46:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003a4a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003a4e:	dd02      	ble.n	8003a56 <HTS221_HUM_GetHumidity+0x136>
  {
    *Value = 100.0f;
 8003a50:	683b      	ldr	r3, [r7, #0]
 8003a52:	4a04      	ldr	r2, [pc, #16]	; (8003a64 <HTS221_HUM_GetHumidity+0x144>)
 8003a54:	601a      	str	r2, [r3, #0]
  }

  return HTS221_OK;
 8003a56:	2300      	movs	r3, #0
}
 8003a58:	4618      	mov	r0, r3
 8003a5a:	3720      	adds	r7, #32
 8003a5c:	46bd      	mov	sp, r7
 8003a5e:	bd80      	pop	{r7, pc}
 8003a60:	42c80000 	.word	0x42c80000
 8003a64:	42c80000 	.word	0x42c80000

08003a68 <HTS221_TEMP_Enable>:
 * @brief  Enable the HTS221 temperature sensor
 * @param  pObj the device pObj
 * @retval 0 in case of success, an error code otherwise
 */
int32_t HTS221_TEMP_Enable(HTS221_Object_t *pObj)
{
 8003a68:	b580      	push	{r7, lr}
 8003a6a:	b082      	sub	sp, #8
 8003a6c:	af00      	add	r7, sp, #0
 8003a6e:	6078      	str	r0, [r7, #4]
  /* Check if the component is already enabled */
  if (pObj->temp_is_enabled == 1U)
 8003a70:	687b      	ldr	r3, [r7, #4]
 8003a72:	f893 302a 	ldrb.w	r3, [r3, #42]	; 0x2a
 8003a76:	2b01      	cmp	r3, #1
 8003a78:	d101      	bne.n	8003a7e <HTS221_TEMP_Enable+0x16>
  {
    return HTS221_OK;
 8003a7a:	2300      	movs	r3, #0
 8003a7c:	e015      	b.n	8003aaa <HTS221_TEMP_Enable+0x42>
  }

  /* Check if the HTS221 humidity sensor is already enabled. */
  /* If yes, skip the enable function, if not call enable function */
  if (pObj->hum_is_enabled == 0U)
 8003a7e:	687b      	ldr	r3, [r7, #4]
 8003a80:	f893 3029 	ldrb.w	r3, [r3, #41]	; 0x29
 8003a84:	2b00      	cmp	r3, #0
 8003a86:	d10b      	bne.n	8003aa0 <HTS221_TEMP_Enable+0x38>
  {
    /* Power on the component. */
    if (hts221_power_on_set(&(pObj->Ctx), PROPERTY_ENABLE) != HTS221_OK)
 8003a88:	687b      	ldr	r3, [r7, #4]
 8003a8a:	331c      	adds	r3, #28
 8003a8c:	2101      	movs	r1, #1
 8003a8e:	4618      	mov	r0, r3
 8003a90:	f000 fafd 	bl	800408e <hts221_power_on_set>
 8003a94:	4603      	mov	r3, r0
 8003a96:	2b00      	cmp	r3, #0
 8003a98:	d002      	beq.n	8003aa0 <HTS221_TEMP_Enable+0x38>
    {
      return HTS221_ERROR;
 8003a9a:	f04f 33ff 	mov.w	r3, #4294967295
 8003a9e:	e004      	b.n	8003aaa <HTS221_TEMP_Enable+0x42>
    }
  }

  pObj->temp_is_enabled = 1;
 8003aa0:	687b      	ldr	r3, [r7, #4]
 8003aa2:	2201      	movs	r2, #1
 8003aa4:	f883 202a 	strb.w	r2, [r3, #42]	; 0x2a

  return HTS221_OK;
 8003aa8:	2300      	movs	r3, #0
}
 8003aaa:	4618      	mov	r0, r3
 8003aac:	3708      	adds	r7, #8
 8003aae:	46bd      	mov	sp, r7
 8003ab0:	bd80      	pop	{r7, pc}

08003ab2 <HTS221_TEMP_Disable>:
 * @brief  Disable the HTS221 temperature sensor
 * @param  pObj the device pObj
 * @retval 0 in case of success, an error code otherwise
 */
int32_t HTS221_TEMP_Disable(HTS221_Object_t *pObj)
{
 8003ab2:	b580      	push	{r7, lr}
 8003ab4:	b082      	sub	sp, #8
 8003ab6:	af00      	add	r7, sp, #0
 8003ab8:	6078      	str	r0, [r7, #4]
  /* Check if the component is already disabled */
  if (pObj->temp_is_enabled == 0U)
 8003aba:	687b      	ldr	r3, [r7, #4]
 8003abc:	f893 302a 	ldrb.w	r3, [r3, #42]	; 0x2a
 8003ac0:	2b00      	cmp	r3, #0
 8003ac2:	d101      	bne.n	8003ac8 <HTS221_TEMP_Disable+0x16>
  {
    return HTS221_OK;
 8003ac4:	2300      	movs	r3, #0
 8003ac6:	e015      	b.n	8003af4 <HTS221_TEMP_Disable+0x42>
  }

  /* Check if the HTS221 humidity sensor is still enable. */
  /* If yes, skip the disable function, if not call disable function */
  if (pObj->hum_is_enabled == 0U)
 8003ac8:	687b      	ldr	r3, [r7, #4]
 8003aca:	f893 3029 	ldrb.w	r3, [r3, #41]	; 0x29
 8003ace:	2b00      	cmp	r3, #0
 8003ad0:	d10b      	bne.n	8003aea <HTS221_TEMP_Disable+0x38>
  {
    /* Power off the component. */
    if (hts221_power_on_set(&(pObj->Ctx), PROPERTY_DISABLE) != HTS221_OK)
 8003ad2:	687b      	ldr	r3, [r7, #4]
 8003ad4:	331c      	adds	r3, #28
 8003ad6:	2100      	movs	r1, #0
 8003ad8:	4618      	mov	r0, r3
 8003ada:	f000 fad8 	bl	800408e <hts221_power_on_set>
 8003ade:	4603      	mov	r3, r0
 8003ae0:	2b00      	cmp	r3, #0
 8003ae2:	d002      	beq.n	8003aea <HTS221_TEMP_Disable+0x38>
    {
      return HTS221_ERROR;
 8003ae4:	f04f 33ff 	mov.w	r3, #4294967295
 8003ae8:	e004      	b.n	8003af4 <HTS221_TEMP_Disable+0x42>
    }
  }

  pObj->temp_is_enabled = 0;
 8003aea:	687b      	ldr	r3, [r7, #4]
 8003aec:	2200      	movs	r2, #0
 8003aee:	f883 202a 	strb.w	r2, [r3, #42]	; 0x2a

  return HTS221_OK;
 8003af2:	2300      	movs	r3, #0
}
 8003af4:	4618      	mov	r0, r3
 8003af6:	3708      	adds	r7, #8
 8003af8:	46bd      	mov	sp, r7
 8003afa:	bd80      	pop	{r7, pc}

08003afc <HTS221_TEMP_GetOutputDataRate>:
 * @param  pObj the device pObj
 * @param  Odr pointer where the output data rate is written
 * @retval 0 in case of success, an error code otherwise
 */
int32_t HTS221_TEMP_GetOutputDataRate(HTS221_Object_t *pObj, float *Odr)
{
 8003afc:	b580      	push	{r7, lr}
 8003afe:	b082      	sub	sp, #8
 8003b00:	af00      	add	r7, sp, #0
 8003b02:	6078      	str	r0, [r7, #4]
 8003b04:	6039      	str	r1, [r7, #0]
  return HTS221_GetOutputDataRate(pObj, Odr);
 8003b06:	6839      	ldr	r1, [r7, #0]
 8003b08:	6878      	ldr	r0, [r7, #4]
 8003b0a:	f000 f89d 	bl	8003c48 <HTS221_GetOutputDataRate>
 8003b0e:	4603      	mov	r3, r0
}
 8003b10:	4618      	mov	r0, r3
 8003b12:	3708      	adds	r7, #8
 8003b14:	46bd      	mov	sp, r7
 8003b16:	bd80      	pop	{r7, pc}

08003b18 <HTS221_TEMP_SetOutputDataRate>:
 * @param  pObj the device pObj
 * @param  Odr the output data rate value to be set
 * @retval 0 in case of success, an error code otherwise
 */
int32_t HTS221_TEMP_SetOutputDataRate(HTS221_Object_t *pObj, float Odr)
{
 8003b18:	b580      	push	{r7, lr}
 8003b1a:	b082      	sub	sp, #8
 8003b1c:	af00      	add	r7, sp, #0
 8003b1e:	6078      	str	r0, [r7, #4]
 8003b20:	ed87 0a00 	vstr	s0, [r7]
  return HTS221_SetOutputDataRate(pObj, Odr);
 8003b24:	ed97 0a00 	vldr	s0, [r7]
 8003b28:	6878      	ldr	r0, [r7, #4]
 8003b2a:	f000 f8d1 	bl	8003cd0 <HTS221_SetOutputDataRate>
 8003b2e:	4603      	mov	r3, r0
}
 8003b30:	4618      	mov	r0, r3
 8003b32:	3708      	adds	r7, #8
 8003b34:	46bd      	mov	sp, r7
 8003b36:	bd80      	pop	{r7, pc}

08003b38 <HTS221_TEMP_GetTemperature>:
 * @param  pObj the device pObj
 * @param  Value pointer where the temperature value is written
 * @retval 0 in case of success, an error code otherwise
 */
int32_t HTS221_TEMP_GetTemperature(HTS221_Object_t *pObj, float *Value)
{
 8003b38:	b580      	push	{r7, lr}
 8003b3a:	b088      	sub	sp, #32
 8003b3c:	af00      	add	r7, sp, #0
 8003b3e:	6078      	str	r0, [r7, #4]
 8003b40:	6039      	str	r1, [r7, #0]
  hts221_axis1bit16_t data_raw_temperature;
  hts221_axis1bit16_t coeff;
  lin_t lin_temp;

  if (hts221_temp_adc_point_0_get(&(pObj->Ctx), coeff.u8bit) != HTS221_OK)
 8003b42:	687b      	ldr	r3, [r7, #4]
 8003b44:	331c      	adds	r3, #28
 8003b46:	f107 0218 	add.w	r2, r7, #24
 8003b4a:	4611      	mov	r1, r2
 8003b4c:	4618      	mov	r0, r3
 8003b4e:	f000 fb68 	bl	8004222 <hts221_temp_adc_point_0_get>
 8003b52:	4603      	mov	r3, r0
 8003b54:	2b00      	cmp	r3, #0
 8003b56:	d002      	beq.n	8003b5e <HTS221_TEMP_GetTemperature+0x26>
  {
    return HTS221_ERROR;
 8003b58:	f04f 33ff 	mov.w	r3, #4294967295
 8003b5c:	e06f      	b.n	8003c3e <HTS221_TEMP_GetTemperature+0x106>
  }

  lin_temp.x0 = (float)coeff.i16bit;
 8003b5e:	f9b7 3018 	ldrsh.w	r3, [r7, #24]
 8003b62:	ee07 3a90 	vmov	s15, r3
 8003b66:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8003b6a:	edc7 7a02 	vstr	s15, [r7, #8]

  if (hts221_temp_deg_point_0_get(&(pObj->Ctx), coeff.u8bit) != HTS221_OK)
 8003b6e:	687b      	ldr	r3, [r7, #4]
 8003b70:	331c      	adds	r3, #28
 8003b72:	f107 0218 	add.w	r2, r7, #24
 8003b76:	4611      	mov	r1, r2
 8003b78:	4618      	mov	r0, r3
 8003b7a:	f000 fadc 	bl	8004136 <hts221_temp_deg_point_0_get>
 8003b7e:	4603      	mov	r3, r0
 8003b80:	2b00      	cmp	r3, #0
 8003b82:	d002      	beq.n	8003b8a <HTS221_TEMP_GetTemperature+0x52>
  {
    return HTS221_ERROR;
 8003b84:	f04f 33ff 	mov.w	r3, #4294967295
 8003b88:	e059      	b.n	8003c3e <HTS221_TEMP_GetTemperature+0x106>
  }

  lin_temp.y0 = (float)coeff.u8bit[0];
 8003b8a:	7e3b      	ldrb	r3, [r7, #24]
 8003b8c:	ee07 3a90 	vmov	s15, r3
 8003b90:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003b94:	edc7 7a03 	vstr	s15, [r7, #12]

  if (hts221_temp_adc_point_1_get(&(pObj->Ctx), coeff.u8bit) != HTS221_OK)
 8003b98:	687b      	ldr	r3, [r7, #4]
 8003b9a:	331c      	adds	r3, #28
 8003b9c:	f107 0218 	add.w	r2, r7, #24
 8003ba0:	4611      	mov	r1, r2
 8003ba2:	4618      	mov	r0, r3
 8003ba4:	f000 fb4e 	bl	8004244 <hts221_temp_adc_point_1_get>
 8003ba8:	4603      	mov	r3, r0
 8003baa:	2b00      	cmp	r3, #0
 8003bac:	d002      	beq.n	8003bb4 <HTS221_TEMP_GetTemperature+0x7c>
  {
    return HTS221_ERROR;
 8003bae:	f04f 33ff 	mov.w	r3, #4294967295
 8003bb2:	e044      	b.n	8003c3e <HTS221_TEMP_GetTemperature+0x106>
  }

  lin_temp.x1 = (float)coeff.i16bit;
 8003bb4:	f9b7 3018 	ldrsh.w	r3, [r7, #24]
 8003bb8:	ee07 3a90 	vmov	s15, r3
 8003bbc:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8003bc0:	edc7 7a04 	vstr	s15, [r7, #16]

  if (hts221_temp_deg_point_1_get(&(pObj->Ctx), coeff.u8bit) != HTS221_OK)
 8003bc4:	687b      	ldr	r3, [r7, #4]
 8003bc6:	331c      	adds	r3, #28
 8003bc8:	f107 0218 	add.w	r2, r7, #24
 8003bcc:	4611      	mov	r1, r2
 8003bce:	4618      	mov	r0, r3
 8003bd0:	f000 fadb 	bl	800418a <hts221_temp_deg_point_1_get>
 8003bd4:	4603      	mov	r3, r0
 8003bd6:	2b00      	cmp	r3, #0
 8003bd8:	d002      	beq.n	8003be0 <HTS221_TEMP_GetTemperature+0xa8>
  {
    return HTS221_ERROR;
 8003bda:	f04f 33ff 	mov.w	r3, #4294967295
 8003bde:	e02e      	b.n	8003c3e <HTS221_TEMP_GetTemperature+0x106>
  }

  lin_temp.y1 = (float)coeff.u8bit[0];
 8003be0:	7e3b      	ldrb	r3, [r7, #24]
 8003be2:	ee07 3a90 	vmov	s15, r3
 8003be6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003bea:	edc7 7a05 	vstr	s15, [r7, #20]

  (void)memset(data_raw_temperature.u8bit, 0x00, sizeof(int16_t));
 8003bee:	f107 031c 	add.w	r3, r7, #28
 8003bf2:	2202      	movs	r2, #2
 8003bf4:	2100      	movs	r1, #0
 8003bf6:	4618      	mov	r0, r3
 8003bf8:	f006 fb9a 	bl	800a330 <memset>
  if (hts221_temperature_raw_get(&(pObj->Ctx), data_raw_temperature.u8bit) != HTS221_OK)
 8003bfc:	687b      	ldr	r3, [r7, #4]
 8003bfe:	331c      	adds	r3, #28
 8003c00:	f107 021c 	add.w	r2, r7, #28
 8003c04:	4611      	mov	r1, r2
 8003c06:	4618      	mov	r0, r3
 8003c08:	f000 fa1f 	bl	800404a <hts221_temperature_raw_get>
 8003c0c:	4603      	mov	r3, r0
 8003c0e:	2b00      	cmp	r3, #0
 8003c10:	d002      	beq.n	8003c18 <HTS221_TEMP_GetTemperature+0xe0>
  {
    return HTS221_ERROR;
 8003c12:	f04f 33ff 	mov.w	r3, #4294967295
 8003c16:	e012      	b.n	8003c3e <HTS221_TEMP_GetTemperature+0x106>
  }

  *Value = Linear_Interpolation(&lin_temp, (float)data_raw_temperature.i16bit);
 8003c18:	f9b7 301c 	ldrsh.w	r3, [r7, #28]
 8003c1c:	ee07 3a90 	vmov	s15, r3
 8003c20:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8003c24:	f107 0308 	add.w	r3, r7, #8
 8003c28:	eeb0 0a67 	vmov.f32	s0, s15
 8003c2c:	4618      	mov	r0, r3
 8003c2e:	f000 f8ab 	bl	8003d88 <Linear_Interpolation>
 8003c32:	eef0 7a40 	vmov.f32	s15, s0
 8003c36:	683b      	ldr	r3, [r7, #0]
 8003c38:	edc3 7a00 	vstr	s15, [r3]

  return HTS221_OK;
 8003c3c:	2300      	movs	r3, #0
}
 8003c3e:	4618      	mov	r0, r3
 8003c40:	3720      	adds	r7, #32
 8003c42:	46bd      	mov	sp, r7
 8003c44:	bd80      	pop	{r7, pc}
	...

08003c48 <HTS221_GetOutputDataRate>:
 * @param  pObj the device pObj
 * @param  Odr the output data rate value
 * @retval 0 in case of success, an error code otherwise
 */
static int32_t HTS221_GetOutputDataRate(HTS221_Object_t *pObj, float *Odr)
{
 8003c48:	b580      	push	{r7, lr}
 8003c4a:	b084      	sub	sp, #16
 8003c4c:	af00      	add	r7, sp, #0
 8003c4e:	6078      	str	r0, [r7, #4]
 8003c50:	6039      	str	r1, [r7, #0]
  int32_t ret = HTS221_OK;
 8003c52:	2300      	movs	r3, #0
 8003c54:	60fb      	str	r3, [r7, #12]
  hts221_odr_t odr_low_level;

  if (hts221_data_rate_get(&(pObj->Ctx), &odr_low_level) != HTS221_OK)
 8003c56:	687b      	ldr	r3, [r7, #4]
 8003c58:	331c      	adds	r3, #28
 8003c5a:	f107 020b 	add.w	r2, r7, #11
 8003c5e:	4611      	mov	r1, r2
 8003c60:	4618      	mov	r0, r3
 8003c62:	f000 f983 	bl	8003f6c <hts221_data_rate_get>
 8003c66:	4603      	mov	r3, r0
 8003c68:	2b00      	cmp	r3, #0
 8003c6a:	d002      	beq.n	8003c72 <HTS221_GetOutputDataRate+0x2a>
  {
    return HTS221_ERROR;
 8003c6c:	f04f 33ff 	mov.w	r3, #4294967295
 8003c70:	e025      	b.n	8003cbe <HTS221_GetOutputDataRate+0x76>
  }

  switch (odr_low_level)
 8003c72:	7afb      	ldrb	r3, [r7, #11]
 8003c74:	2b03      	cmp	r3, #3
 8003c76:	d81d      	bhi.n	8003cb4 <HTS221_GetOutputDataRate+0x6c>
 8003c78:	a201      	add	r2, pc, #4	; (adr r2, 8003c80 <HTS221_GetOutputDataRate+0x38>)
 8003c7a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003c7e:	bf00      	nop
 8003c80:	08003c91 	.word	0x08003c91
 8003c84:	08003c9b 	.word	0x08003c9b
 8003c88:	08003ca5 	.word	0x08003ca5
 8003c8c:	08003cad 	.word	0x08003cad
  {
    case HTS221_ONE_SHOT:
      *Odr = 0.0f;
 8003c90:	683b      	ldr	r3, [r7, #0]
 8003c92:	f04f 0200 	mov.w	r2, #0
 8003c96:	601a      	str	r2, [r3, #0]
      break;
 8003c98:	e010      	b.n	8003cbc <HTS221_GetOutputDataRate+0x74>

    case HTS221_ODR_1Hz:
      *Odr = 1.0f;
 8003c9a:	683b      	ldr	r3, [r7, #0]
 8003c9c:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 8003ca0:	601a      	str	r2, [r3, #0]
      break;
 8003ca2:	e00b      	b.n	8003cbc <HTS221_GetOutputDataRate+0x74>

    case HTS221_ODR_7Hz:
      *Odr = 7.0f;
 8003ca4:	683b      	ldr	r3, [r7, #0]
 8003ca6:	4a08      	ldr	r2, [pc, #32]	; (8003cc8 <HTS221_GetOutputDataRate+0x80>)
 8003ca8:	601a      	str	r2, [r3, #0]
      break;
 8003caa:	e007      	b.n	8003cbc <HTS221_GetOutputDataRate+0x74>

    case HTS221_ODR_12Hz5:
      *Odr = 12.5f;
 8003cac:	683b      	ldr	r3, [r7, #0]
 8003cae:	4a07      	ldr	r2, [pc, #28]	; (8003ccc <HTS221_GetOutputDataRate+0x84>)
 8003cb0:	601a      	str	r2, [r3, #0]
      break;
 8003cb2:	e003      	b.n	8003cbc <HTS221_GetOutputDataRate+0x74>

    default:
      ret = HTS221_ERROR;
 8003cb4:	f04f 33ff 	mov.w	r3, #4294967295
 8003cb8:	60fb      	str	r3, [r7, #12]
      break;
 8003cba:	bf00      	nop
  }

  return ret;
 8003cbc:	68fb      	ldr	r3, [r7, #12]
}
 8003cbe:	4618      	mov	r0, r3
 8003cc0:	3710      	adds	r7, #16
 8003cc2:	46bd      	mov	sp, r7
 8003cc4:	bd80      	pop	{r7, pc}
 8003cc6:	bf00      	nop
 8003cc8:	40e00000 	.word	0x40e00000
 8003ccc:	41480000 	.word	0x41480000

08003cd0 <HTS221_SetOutputDataRate>:
 * @param  pObj the device pObj
 * @param  Odr the output data rate value to be set
 * @retval 0 in case of success, an error code otherwise
 */
static int32_t HTS221_SetOutputDataRate(HTS221_Object_t *pObj, float Odr)
{
 8003cd0:	b580      	push	{r7, lr}
 8003cd2:	b084      	sub	sp, #16
 8003cd4:	af00      	add	r7, sp, #0
 8003cd6:	6078      	str	r0, [r7, #4]
 8003cd8:	ed87 0a00 	vstr	s0, [r7]
  hts221_odr_t new_odr;

  new_odr = (Odr <= 1.0f) ? HTS221_ODR_1Hz
            : (Odr <= 7.0f) ? HTS221_ODR_7Hz
 8003cdc:	edd7 7a00 	vldr	s15, [r7]
 8003ce0:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8003ce4:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003ce8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003cec:	d801      	bhi.n	8003cf2 <HTS221_SetOutputDataRate+0x22>
 8003cee:	2301      	movs	r3, #1
 8003cf0:	e00b      	b.n	8003d0a <HTS221_SetOutputDataRate+0x3a>
 8003cf2:	edd7 7a00 	vldr	s15, [r7]
 8003cf6:	eeb1 7a0c 	vmov.f32	s14, #28	; 0x40e00000  7.0
 8003cfa:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003cfe:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003d02:	d801      	bhi.n	8003d08 <HTS221_SetOutputDataRate+0x38>
 8003d04:	2302      	movs	r3, #2
 8003d06:	e000      	b.n	8003d0a <HTS221_SetOutputDataRate+0x3a>
 8003d08:	2303      	movs	r3, #3
  new_odr = (Odr <= 1.0f) ? HTS221_ODR_1Hz
 8003d0a:	73fb      	strb	r3, [r7, #15]
            :                 HTS221_ODR_12Hz5;

  if (hts221_data_rate_set(&(pObj->Ctx), new_odr) != HTS221_OK)
 8003d0c:	687b      	ldr	r3, [r7, #4]
 8003d0e:	331c      	adds	r3, #28
 8003d10:	7bfa      	ldrb	r2, [r7, #15]
 8003d12:	4611      	mov	r1, r2
 8003d14:	4618      	mov	r0, r3
 8003d16:	f000 f902 	bl	8003f1e <hts221_data_rate_set>
 8003d1a:	4603      	mov	r3, r0
 8003d1c:	2b00      	cmp	r3, #0
 8003d1e:	d002      	beq.n	8003d26 <HTS221_SetOutputDataRate+0x56>
  {
    return HTS221_ERROR;
 8003d20:	f04f 33ff 	mov.w	r3, #4294967295
 8003d24:	e000      	b.n	8003d28 <HTS221_SetOutputDataRate+0x58>
  }

  return HTS221_OK;
 8003d26:	2300      	movs	r3, #0
}
 8003d28:	4618      	mov	r0, r3
 8003d2a:	3710      	adds	r7, #16
 8003d2c:	46bd      	mov	sp, r7
 8003d2e:	bd80      	pop	{r7, pc}

08003d30 <HTS221_Initialize>:
 * @brief  Initialize the HTS221 sensor
 * @param  pObj the device pObj
 * @retval 0 in case of success, an error code otherwise
 */
static int32_t HTS221_Initialize(HTS221_Object_t *pObj)
{
 8003d30:	b580      	push	{r7, lr}
 8003d32:	b082      	sub	sp, #8
 8003d34:	af00      	add	r7, sp, #0
 8003d36:	6078      	str	r0, [r7, #4]
  /* Power off the component. */
  if (hts221_power_on_set(&(pObj->Ctx), PROPERTY_DISABLE) != HTS221_OK)
 8003d38:	687b      	ldr	r3, [r7, #4]
 8003d3a:	331c      	adds	r3, #28
 8003d3c:	2100      	movs	r1, #0
 8003d3e:	4618      	mov	r0, r3
 8003d40:	f000 f9a5 	bl	800408e <hts221_power_on_set>
 8003d44:	4603      	mov	r3, r0
 8003d46:	2b00      	cmp	r3, #0
 8003d48:	d002      	beq.n	8003d50 <HTS221_Initialize+0x20>
  {
    return HTS221_ERROR;
 8003d4a:	f04f 33ff 	mov.w	r3, #4294967295
 8003d4e:	e017      	b.n	8003d80 <HTS221_Initialize+0x50>
  }

  /* Enable BDU */
  if (hts221_block_data_update_set(&(pObj->Ctx), PROPERTY_ENABLE) != HTS221_OK)
 8003d50:	687b      	ldr	r3, [r7, #4]
 8003d52:	331c      	adds	r3, #28
 8003d54:	2101      	movs	r1, #1
 8003d56:	4618      	mov	r0, r3
 8003d58:	f000 f940 	bl	8003fdc <hts221_block_data_update_set>
 8003d5c:	4603      	mov	r3, r0
 8003d5e:	2b00      	cmp	r3, #0
 8003d60:	d002      	beq.n	8003d68 <HTS221_Initialize+0x38>
  {
    return HTS221_ERROR;
 8003d62:	f04f 33ff 	mov.w	r3, #4294967295
 8003d66:	e00b      	b.n	8003d80 <HTS221_Initialize+0x50>
  }

  /* Set default ODR */
  if (HTS221_SetOutputDataRate(pObj, 1.0f) != HTS221_OK)
 8003d68:	eeb7 0a00 	vmov.f32	s0, #112	; 0x3f800000  1.0
 8003d6c:	6878      	ldr	r0, [r7, #4]
 8003d6e:	f7ff ffaf 	bl	8003cd0 <HTS221_SetOutputDataRate>
 8003d72:	4603      	mov	r3, r0
 8003d74:	2b00      	cmp	r3, #0
 8003d76:	d002      	beq.n	8003d7e <HTS221_Initialize+0x4e>
  {
    return HTS221_ERROR;
 8003d78:	f04f 33ff 	mov.w	r3, #4294967295
 8003d7c:	e000      	b.n	8003d80 <HTS221_Initialize+0x50>
  }

  return HTS221_OK;
 8003d7e:	2300      	movs	r3, #0
}
 8003d80:	4618      	mov	r0, r3
 8003d82:	3708      	adds	r7, #8
 8003d84:	46bd      	mov	sp, r7
 8003d86:	bd80      	pop	{r7, pc}

08003d88 <Linear_Interpolation>:
 * @param  Lin the line
 * @param  Coeff the coefficient
 * @retval Calculation result
 */
static float Linear_Interpolation(lin_t *Lin, float Coeff)
{
 8003d88:	b480      	push	{r7}
 8003d8a:	b083      	sub	sp, #12
 8003d8c:	af00      	add	r7, sp, #0
 8003d8e:	6078      	str	r0, [r7, #4]
 8003d90:	ed87 0a00 	vstr	s0, [r7]
  return (((Lin->y1 - Lin->y0) * Coeff) + ((Lin->x1 * Lin->y0) - (Lin->x0 * Lin->y1))) / (Lin->x1 - Lin->x0);
 8003d94:	687b      	ldr	r3, [r7, #4]
 8003d96:	ed93 7a03 	vldr	s14, [r3, #12]
 8003d9a:	687b      	ldr	r3, [r7, #4]
 8003d9c:	edd3 7a01 	vldr	s15, [r3, #4]
 8003da0:	ee37 7a67 	vsub.f32	s14, s14, s15
 8003da4:	edd7 7a00 	vldr	s15, [r7]
 8003da8:	ee27 7a27 	vmul.f32	s14, s14, s15
 8003dac:	687b      	ldr	r3, [r7, #4]
 8003dae:	edd3 6a02 	vldr	s13, [r3, #8]
 8003db2:	687b      	ldr	r3, [r7, #4]
 8003db4:	edd3 7a01 	vldr	s15, [r3, #4]
 8003db8:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8003dbc:	687b      	ldr	r3, [r7, #4]
 8003dbe:	ed93 6a00 	vldr	s12, [r3]
 8003dc2:	687b      	ldr	r3, [r7, #4]
 8003dc4:	edd3 7a03 	vldr	s15, [r3, #12]
 8003dc8:	ee66 7a27 	vmul.f32	s15, s12, s15
 8003dcc:	ee76 7ae7 	vsub.f32	s15, s13, s15
 8003dd0:	ee37 7a27 	vadd.f32	s14, s14, s15
 8003dd4:	687b      	ldr	r3, [r7, #4]
 8003dd6:	edd3 6a02 	vldr	s13, [r3, #8]
 8003dda:	687b      	ldr	r3, [r7, #4]
 8003ddc:	edd3 7a00 	vldr	s15, [r3]
 8003de0:	ee76 7ae7 	vsub.f32	s15, s13, s15
 8003de4:	eec7 6a27 	vdiv.f32	s13, s14, s15
 8003de8:	eef0 7a66 	vmov.f32	s15, s13
}
 8003dec:	eeb0 0a67 	vmov.f32	s0, s15
 8003df0:	370c      	adds	r7, #12
 8003df2:	46bd      	mov	sp, r7
 8003df4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003df8:	4770      	bx	lr

08003dfa <ReadRegWrap>:
 * @param  pData the stored data pointer
 * @param  Length the length
 * @retval 0 in case of success, an error code otherwise
 */
static int32_t ReadRegWrap(void *Handle, uint8_t Reg, uint8_t *pData, uint16_t Length)
{
 8003dfa:	b590      	push	{r4, r7, lr}
 8003dfc:	b087      	sub	sp, #28
 8003dfe:	af00      	add	r7, sp, #0
 8003e00:	60f8      	str	r0, [r7, #12]
 8003e02:	607a      	str	r2, [r7, #4]
 8003e04:	461a      	mov	r2, r3
 8003e06:	460b      	mov	r3, r1
 8003e08:	72fb      	strb	r3, [r7, #11]
 8003e0a:	4613      	mov	r3, r2
 8003e0c:	813b      	strh	r3, [r7, #8]
  HTS221_Object_t *pObj = (HTS221_Object_t *)Handle;
 8003e0e:	68fb      	ldr	r3, [r7, #12]
 8003e10:	617b      	str	r3, [r7, #20]

  if (pObj->IO.BusType == (uint32_t)HTS221_I2C_BUS) /* I2C */
 8003e12:	697b      	ldr	r3, [r7, #20]
 8003e14:	689b      	ldr	r3, [r3, #8]
 8003e16:	2b00      	cmp	r3, #0
 8003e18:	d10e      	bne.n	8003e38 <ReadRegWrap+0x3e>
  {
    /* Enable Multi-byte read */
    return pObj->IO.ReadReg(pObj->IO.Address, (Reg | 0x80U), pData, Length);
 8003e1a:	697b      	ldr	r3, [r7, #20]
 8003e1c:	695c      	ldr	r4, [r3, #20]
 8003e1e:	697b      	ldr	r3, [r7, #20]
 8003e20:	7b1b      	ldrb	r3, [r3, #12]
 8003e22:	b298      	uxth	r0, r3
 8003e24:	7afb      	ldrb	r3, [r7, #11]
 8003e26:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8003e2a:	b2db      	uxtb	r3, r3
 8003e2c:	b299      	uxth	r1, r3
 8003e2e:	893b      	ldrh	r3, [r7, #8]
 8003e30:	687a      	ldr	r2, [r7, #4]
 8003e32:	47a0      	blx	r4
 8003e34:	4603      	mov	r3, r0
 8003e36:	e00d      	b.n	8003e54 <ReadRegWrap+0x5a>
  }
  else /* SPI 3-Wires */
  {
    /* Enable Multi-byte read */
    return pObj->IO.ReadReg(pObj->IO.Address, (Reg | 0x40U), pData, Length);
 8003e38:	697b      	ldr	r3, [r7, #20]
 8003e3a:	695c      	ldr	r4, [r3, #20]
 8003e3c:	697b      	ldr	r3, [r7, #20]
 8003e3e:	7b1b      	ldrb	r3, [r3, #12]
 8003e40:	b298      	uxth	r0, r3
 8003e42:	7afb      	ldrb	r3, [r7, #11]
 8003e44:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003e48:	b2db      	uxtb	r3, r3
 8003e4a:	b299      	uxth	r1, r3
 8003e4c:	893b      	ldrh	r3, [r7, #8]
 8003e4e:	687a      	ldr	r2, [r7, #4]
 8003e50:	47a0      	blx	r4
 8003e52:	4603      	mov	r3, r0
  }
}
 8003e54:	4618      	mov	r0, r3
 8003e56:	371c      	adds	r7, #28
 8003e58:	46bd      	mov	sp, r7
 8003e5a:	bd90      	pop	{r4, r7, pc}

08003e5c <WriteRegWrap>:
 * @param  pData the stored data pointer
 * @param  Length the length
 * @retval 0 in case of success, an error code otherwise
 */
static int32_t WriteRegWrap(void *Handle, uint8_t Reg, uint8_t *pData, uint16_t Length)
{
 8003e5c:	b590      	push	{r4, r7, lr}
 8003e5e:	b087      	sub	sp, #28
 8003e60:	af00      	add	r7, sp, #0
 8003e62:	60f8      	str	r0, [r7, #12]
 8003e64:	607a      	str	r2, [r7, #4]
 8003e66:	461a      	mov	r2, r3
 8003e68:	460b      	mov	r3, r1
 8003e6a:	72fb      	strb	r3, [r7, #11]
 8003e6c:	4613      	mov	r3, r2
 8003e6e:	813b      	strh	r3, [r7, #8]
  HTS221_Object_t *pObj = (HTS221_Object_t *)Handle;
 8003e70:	68fb      	ldr	r3, [r7, #12]
 8003e72:	617b      	str	r3, [r7, #20]

  if (pObj->IO.BusType == (uint32_t)HTS221_I2C_BUS) /* I2C */
 8003e74:	697b      	ldr	r3, [r7, #20]
 8003e76:	689b      	ldr	r3, [r3, #8]
 8003e78:	2b00      	cmp	r3, #0
 8003e7a:	d10e      	bne.n	8003e9a <WriteRegWrap+0x3e>
  {
    /* Enable Multi-byte write */
    return pObj->IO.WriteReg(pObj->IO.Address, (Reg | 0x80U), pData, Length);
 8003e7c:	697b      	ldr	r3, [r7, #20]
 8003e7e:	691c      	ldr	r4, [r3, #16]
 8003e80:	697b      	ldr	r3, [r7, #20]
 8003e82:	7b1b      	ldrb	r3, [r3, #12]
 8003e84:	b298      	uxth	r0, r3
 8003e86:	7afb      	ldrb	r3, [r7, #11]
 8003e88:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8003e8c:	b2db      	uxtb	r3, r3
 8003e8e:	b299      	uxth	r1, r3
 8003e90:	893b      	ldrh	r3, [r7, #8]
 8003e92:	687a      	ldr	r2, [r7, #4]
 8003e94:	47a0      	blx	r4
 8003e96:	4603      	mov	r3, r0
 8003e98:	e00d      	b.n	8003eb6 <WriteRegWrap+0x5a>
  }
  else /* SPI 3-Wires */
  {
    /* Enable Multi-byte write */
    return pObj->IO.WriteReg(pObj->IO.Address, (Reg | 0x40U), pData, Length);
 8003e9a:	697b      	ldr	r3, [r7, #20]
 8003e9c:	691c      	ldr	r4, [r3, #16]
 8003e9e:	697b      	ldr	r3, [r7, #20]
 8003ea0:	7b1b      	ldrb	r3, [r3, #12]
 8003ea2:	b298      	uxth	r0, r3
 8003ea4:	7afb      	ldrb	r3, [r7, #11]
 8003ea6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003eaa:	b2db      	uxtb	r3, r3
 8003eac:	b299      	uxth	r1, r3
 8003eae:	893b      	ldrh	r3, [r7, #8]
 8003eb0:	687a      	ldr	r2, [r7, #4]
 8003eb2:	47a0      	blx	r4
 8003eb4:	4603      	mov	r3, r0
  }
}
 8003eb6:	4618      	mov	r0, r3
 8003eb8:	371c      	adds	r7, #28
 8003eba:	46bd      	mov	sp, r7
 8003ebc:	bd90      	pop	{r4, r7, pc}

08003ebe <hts221_read_reg>:
  * @retval       interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t hts221_read_reg(stmdev_ctx_t* ctx, uint8_t reg, uint8_t* data,
                        uint16_t len)
{
 8003ebe:	b590      	push	{r4, r7, lr}
 8003ec0:	b087      	sub	sp, #28
 8003ec2:	af00      	add	r7, sp, #0
 8003ec4:	60f8      	str	r0, [r7, #12]
 8003ec6:	607a      	str	r2, [r7, #4]
 8003ec8:	461a      	mov	r2, r3
 8003eca:	460b      	mov	r3, r1
 8003ecc:	72fb      	strb	r3, [r7, #11]
 8003ece:	4613      	mov	r3, r2
 8003ed0:	813b      	strh	r3, [r7, #8]
  int32_t ret;
  ret = ctx->read_reg(ctx->handle, reg, data, len);
 8003ed2:	68fb      	ldr	r3, [r7, #12]
 8003ed4:	685c      	ldr	r4, [r3, #4]
 8003ed6:	68fb      	ldr	r3, [r7, #12]
 8003ed8:	6898      	ldr	r0, [r3, #8]
 8003eda:	893b      	ldrh	r3, [r7, #8]
 8003edc:	7af9      	ldrb	r1, [r7, #11]
 8003ede:	687a      	ldr	r2, [r7, #4]
 8003ee0:	47a0      	blx	r4
 8003ee2:	6178      	str	r0, [r7, #20]
  return ret;
 8003ee4:	697b      	ldr	r3, [r7, #20]
}
 8003ee6:	4618      	mov	r0, r3
 8003ee8:	371c      	adds	r7, #28
 8003eea:	46bd      	mov	sp, r7
 8003eec:	bd90      	pop	{r4, r7, pc}

08003eee <hts221_write_reg>:
  * @retval       interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t hts221_write_reg(stmdev_ctx_t* ctx, uint8_t reg, uint8_t* data,
                         uint16_t len)
{
 8003eee:	b590      	push	{r4, r7, lr}
 8003ef0:	b087      	sub	sp, #28
 8003ef2:	af00      	add	r7, sp, #0
 8003ef4:	60f8      	str	r0, [r7, #12]
 8003ef6:	607a      	str	r2, [r7, #4]
 8003ef8:	461a      	mov	r2, r3
 8003efa:	460b      	mov	r3, r1
 8003efc:	72fb      	strb	r3, [r7, #11]
 8003efe:	4613      	mov	r3, r2
 8003f00:	813b      	strh	r3, [r7, #8]
  int32_t ret;
  ret = ctx->write_reg(ctx->handle, reg, data, len);
 8003f02:	68fb      	ldr	r3, [r7, #12]
 8003f04:	681c      	ldr	r4, [r3, #0]
 8003f06:	68fb      	ldr	r3, [r7, #12]
 8003f08:	6898      	ldr	r0, [r3, #8]
 8003f0a:	893b      	ldrh	r3, [r7, #8]
 8003f0c:	7af9      	ldrb	r1, [r7, #11]
 8003f0e:	687a      	ldr	r2, [r7, #4]
 8003f10:	47a0      	blx	r4
 8003f12:	6178      	str	r0, [r7, #20]
  return ret;
 8003f14:	697b      	ldr	r3, [r7, #20]
}
 8003f16:	4618      	mov	r0, r3
 8003f18:	371c      	adds	r7, #28
 8003f1a:	46bd      	mov	sp, r7
 8003f1c:	bd90      	pop	{r4, r7, pc}

08003f1e <hts221_data_rate_set>:
  * @param  val     change the values of odr in reg CTRL_REG1
  * @retval         interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t hts221_data_rate_set(stmdev_ctx_t *ctx, hts221_odr_t val)
{
 8003f1e:	b580      	push	{r7, lr}
 8003f20:	b084      	sub	sp, #16
 8003f22:	af00      	add	r7, sp, #0
 8003f24:	6078      	str	r0, [r7, #4]
 8003f26:	460b      	mov	r3, r1
 8003f28:	70fb      	strb	r3, [r7, #3]
  hts221_ctrl_reg1_t reg;
  int32_t ret;

  ret = hts221_read_reg(ctx, HTS221_CTRL_REG1, (uint8_t*) &reg, 1);
 8003f2a:	f107 0208 	add.w	r2, r7, #8
 8003f2e:	2301      	movs	r3, #1
 8003f30:	2120      	movs	r1, #32
 8003f32:	6878      	ldr	r0, [r7, #4]
 8003f34:	f7ff ffc3 	bl	8003ebe <hts221_read_reg>
 8003f38:	60f8      	str	r0, [r7, #12]

  if(ret == 0){
 8003f3a:	68fb      	ldr	r3, [r7, #12]
 8003f3c:	2b00      	cmp	r3, #0
 8003f3e:	d10f      	bne.n	8003f60 <hts221_data_rate_set+0x42>
    reg.odr = (uint8_t)val;
 8003f40:	78fb      	ldrb	r3, [r7, #3]
 8003f42:	f003 0303 	and.w	r3, r3, #3
 8003f46:	b2da      	uxtb	r2, r3
 8003f48:	7a3b      	ldrb	r3, [r7, #8]
 8003f4a:	f362 0301 	bfi	r3, r2, #0, #2
 8003f4e:	723b      	strb	r3, [r7, #8]
    ret = hts221_write_reg(ctx, HTS221_CTRL_REG1, (uint8_t*) &reg, 1);
 8003f50:	f107 0208 	add.w	r2, r7, #8
 8003f54:	2301      	movs	r3, #1
 8003f56:	2120      	movs	r1, #32
 8003f58:	6878      	ldr	r0, [r7, #4]
 8003f5a:	f7ff ffc8 	bl	8003eee <hts221_write_reg>
 8003f5e:	60f8      	str	r0, [r7, #12]
  }

  return ret;
 8003f60:	68fb      	ldr	r3, [r7, #12]
}
 8003f62:	4618      	mov	r0, r3
 8003f64:	3710      	adds	r7, #16
 8003f66:	46bd      	mov	sp, r7
 8003f68:	bd80      	pop	{r7, pc}
	...

08003f6c <hts221_data_rate_get>:
  * @param  val     Get the values of odr in reg CTRL_REG1
  * @retval         interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t hts221_data_rate_get(stmdev_ctx_t *ctx, hts221_odr_t *val)
{
 8003f6c:	b580      	push	{r7, lr}
 8003f6e:	b084      	sub	sp, #16
 8003f70:	af00      	add	r7, sp, #0
 8003f72:	6078      	str	r0, [r7, #4]
 8003f74:	6039      	str	r1, [r7, #0]
  hts221_ctrl_reg1_t reg;
  int32_t ret;

  ret = hts221_read_reg(ctx, HTS221_CTRL_REG1, (uint8_t*) &reg, 1);
 8003f76:	f107 0208 	add.w	r2, r7, #8
 8003f7a:	2301      	movs	r3, #1
 8003f7c:	2120      	movs	r1, #32
 8003f7e:	6878      	ldr	r0, [r7, #4]
 8003f80:	f7ff ff9d 	bl	8003ebe <hts221_read_reg>
 8003f84:	60f8      	str	r0, [r7, #12]

  switch (reg.odr) {
 8003f86:	7a3b      	ldrb	r3, [r7, #8]
 8003f88:	f3c3 0301 	ubfx	r3, r3, #0, #2
 8003f8c:	b2db      	uxtb	r3, r3
 8003f8e:	2b03      	cmp	r3, #3
 8003f90:	d81a      	bhi.n	8003fc8 <hts221_data_rate_get+0x5c>
 8003f92:	a201      	add	r2, pc, #4	; (adr r2, 8003f98 <hts221_data_rate_get+0x2c>)
 8003f94:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003f98:	08003fa9 	.word	0x08003fa9
 8003f9c:	08003fb1 	.word	0x08003fb1
 8003fa0:	08003fb9 	.word	0x08003fb9
 8003fa4:	08003fc1 	.word	0x08003fc1
    case HTS221_ONE_SHOT:
      *val = HTS221_ONE_SHOT;
 8003fa8:	683b      	ldr	r3, [r7, #0]
 8003faa:	2200      	movs	r2, #0
 8003fac:	701a      	strb	r2, [r3, #0]
      break;
 8003fae:	e00f      	b.n	8003fd0 <hts221_data_rate_get+0x64>
    case HTS221_ODR_1Hz:
      *val = HTS221_ODR_1Hz;
 8003fb0:	683b      	ldr	r3, [r7, #0]
 8003fb2:	2201      	movs	r2, #1
 8003fb4:	701a      	strb	r2, [r3, #0]
      break;
 8003fb6:	e00b      	b.n	8003fd0 <hts221_data_rate_get+0x64>
    case HTS221_ODR_7Hz:
      *val = HTS221_ODR_7Hz;
 8003fb8:	683b      	ldr	r3, [r7, #0]
 8003fba:	2202      	movs	r2, #2
 8003fbc:	701a      	strb	r2, [r3, #0]
      break;
 8003fbe:	e007      	b.n	8003fd0 <hts221_data_rate_get+0x64>
    case HTS221_ODR_12Hz5:
      *val = HTS221_ODR_12Hz5;
 8003fc0:	683b      	ldr	r3, [r7, #0]
 8003fc2:	2203      	movs	r2, #3
 8003fc4:	701a      	strb	r2, [r3, #0]
      break;
 8003fc6:	e003      	b.n	8003fd0 <hts221_data_rate_get+0x64>
    default:
      *val = HTS221_ODR_ND;
 8003fc8:	683b      	ldr	r3, [r7, #0]
 8003fca:	2204      	movs	r2, #4
 8003fcc:	701a      	strb	r2, [r3, #0]
      break;
 8003fce:	bf00      	nop
  }

  return ret;
 8003fd0:	68fb      	ldr	r3, [r7, #12]
}
 8003fd2:	4618      	mov	r0, r3
 8003fd4:	3710      	adds	r7, #16
 8003fd6:	46bd      	mov	sp, r7
 8003fd8:	bd80      	pop	{r7, pc}
 8003fda:	bf00      	nop

08003fdc <hts221_block_data_update_set>:
  * @param  val     change the values of bdu in reg CTRL_REG1
  * @retval         interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t hts221_block_data_update_set(stmdev_ctx_t *ctx, uint8_t val)
{
 8003fdc:	b580      	push	{r7, lr}
 8003fde:	b084      	sub	sp, #16
 8003fe0:	af00      	add	r7, sp, #0
 8003fe2:	6078      	str	r0, [r7, #4]
 8003fe4:	460b      	mov	r3, r1
 8003fe6:	70fb      	strb	r3, [r7, #3]
  hts221_ctrl_reg1_t reg;
  int32_t ret;

  ret = hts221_read_reg(ctx, HTS221_CTRL_REG1, (uint8_t*) &reg, 1);
 8003fe8:	f107 0208 	add.w	r2, r7, #8
 8003fec:	2301      	movs	r3, #1
 8003fee:	2120      	movs	r1, #32
 8003ff0:	6878      	ldr	r0, [r7, #4]
 8003ff2:	f7ff ff64 	bl	8003ebe <hts221_read_reg>
 8003ff6:	60f8      	str	r0, [r7, #12]

  if(ret == 0){
 8003ff8:	68fb      	ldr	r3, [r7, #12]
 8003ffa:	2b00      	cmp	r3, #0
 8003ffc:	d10f      	bne.n	800401e <hts221_block_data_update_set+0x42>
    reg.bdu = val;
 8003ffe:	78fb      	ldrb	r3, [r7, #3]
 8004000:	f003 0301 	and.w	r3, r3, #1
 8004004:	b2da      	uxtb	r2, r3
 8004006:	7a3b      	ldrb	r3, [r7, #8]
 8004008:	f362 0382 	bfi	r3, r2, #2, #1
 800400c:	723b      	strb	r3, [r7, #8]
    ret = hts221_write_reg(ctx, HTS221_CTRL_REG1, (uint8_t*) &reg, 1);
 800400e:	f107 0208 	add.w	r2, r7, #8
 8004012:	2301      	movs	r3, #1
 8004014:	2120      	movs	r1, #32
 8004016:	6878      	ldr	r0, [r7, #4]
 8004018:	f7ff ff69 	bl	8003eee <hts221_write_reg>
 800401c:	60f8      	str	r0, [r7, #12]
  }

  return ret;
 800401e:	68fb      	ldr	r3, [r7, #12]
}
 8004020:	4618      	mov	r0, r3
 8004022:	3710      	adds	r7, #16
 8004024:	46bd      	mov	sp, r7
 8004026:	bd80      	pop	{r7, pc}

08004028 <hts221_humidity_raw_get>:
  * @param  buff    buffer that stores data read
  * @retval         interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t hts221_humidity_raw_get(stmdev_ctx_t *ctx, uint8_t *buff)
{
 8004028:	b580      	push	{r7, lr}
 800402a:	b084      	sub	sp, #16
 800402c:	af00      	add	r7, sp, #0
 800402e:	6078      	str	r0, [r7, #4]
 8004030:	6039      	str	r1, [r7, #0]
  int32_t ret;
  ret = hts221_read_reg(ctx, HTS221_HUMIDITY_OUT_L, buff, 2);
 8004032:	2302      	movs	r3, #2
 8004034:	683a      	ldr	r2, [r7, #0]
 8004036:	2128      	movs	r1, #40	; 0x28
 8004038:	6878      	ldr	r0, [r7, #4]
 800403a:	f7ff ff40 	bl	8003ebe <hts221_read_reg>
 800403e:	60f8      	str	r0, [r7, #12]
  return ret;
 8004040:	68fb      	ldr	r3, [r7, #12]
}
 8004042:	4618      	mov	r0, r3
 8004044:	3710      	adds	r7, #16
 8004046:	46bd      	mov	sp, r7
 8004048:	bd80      	pop	{r7, pc}

0800404a <hts221_temperature_raw_get>:
  * @param  buff    buffer that stores data read
  * @retval         interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t hts221_temperature_raw_get(stmdev_ctx_t *ctx, uint8_t *buff)
{
 800404a:	b580      	push	{r7, lr}
 800404c:	b084      	sub	sp, #16
 800404e:	af00      	add	r7, sp, #0
 8004050:	6078      	str	r0, [r7, #4]
 8004052:	6039      	str	r1, [r7, #0]
  int32_t ret;
  ret = hts221_read_reg(ctx, HTS221_TEMP_OUT_L, buff, 2);
 8004054:	2302      	movs	r3, #2
 8004056:	683a      	ldr	r2, [r7, #0]
 8004058:	212a      	movs	r1, #42	; 0x2a
 800405a:	6878      	ldr	r0, [r7, #4]
 800405c:	f7ff ff2f 	bl	8003ebe <hts221_read_reg>
 8004060:	60f8      	str	r0, [r7, #12]
  return ret;
 8004062:	68fb      	ldr	r3, [r7, #12]
}
 8004064:	4618      	mov	r0, r3
 8004066:	3710      	adds	r7, #16
 8004068:	46bd      	mov	sp, r7
 800406a:	bd80      	pop	{r7, pc}

0800406c <hts221_device_id_get>:
  * @param  buff    buffer that stores data read
  * @retval         interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t hts221_device_id_get(stmdev_ctx_t *ctx, uint8_t *buff)
{
 800406c:	b580      	push	{r7, lr}
 800406e:	b084      	sub	sp, #16
 8004070:	af00      	add	r7, sp, #0
 8004072:	6078      	str	r0, [r7, #4]
 8004074:	6039      	str	r1, [r7, #0]
  int32_t ret;
  ret = hts221_read_reg(ctx, HTS221_WHO_AM_I, buff, 1);
 8004076:	2301      	movs	r3, #1
 8004078:	683a      	ldr	r2, [r7, #0]
 800407a:	210f      	movs	r1, #15
 800407c:	6878      	ldr	r0, [r7, #4]
 800407e:	f7ff ff1e 	bl	8003ebe <hts221_read_reg>
 8004082:	60f8      	str	r0, [r7, #12]
  return ret;
 8004084:	68fb      	ldr	r3, [r7, #12]
}
 8004086:	4618      	mov	r0, r3
 8004088:	3710      	adds	r7, #16
 800408a:	46bd      	mov	sp, r7
 800408c:	bd80      	pop	{r7, pc}

0800408e <hts221_power_on_set>:
  * @param  val     change the values of pd in reg CTRL_REG1
  * @retval         interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t hts221_power_on_set(stmdev_ctx_t *ctx, uint8_t val)
{
 800408e:	b580      	push	{r7, lr}
 8004090:	b084      	sub	sp, #16
 8004092:	af00      	add	r7, sp, #0
 8004094:	6078      	str	r0, [r7, #4]
 8004096:	460b      	mov	r3, r1
 8004098:	70fb      	strb	r3, [r7, #3]
  hts221_ctrl_reg1_t reg;
  int32_t ret;

  ret = hts221_read_reg(ctx, HTS221_CTRL_REG1, (uint8_t*) &reg, 1);
 800409a:	f107 0208 	add.w	r2, r7, #8
 800409e:	2301      	movs	r3, #1
 80040a0:	2120      	movs	r1, #32
 80040a2:	6878      	ldr	r0, [r7, #4]
 80040a4:	f7ff ff0b 	bl	8003ebe <hts221_read_reg>
 80040a8:	60f8      	str	r0, [r7, #12]

  if(ret == 0){
 80040aa:	68fb      	ldr	r3, [r7, #12]
 80040ac:	2b00      	cmp	r3, #0
 80040ae:	d10f      	bne.n	80040d0 <hts221_power_on_set+0x42>
    reg.pd = val;
 80040b0:	78fb      	ldrb	r3, [r7, #3]
 80040b2:	f003 0301 	and.w	r3, r3, #1
 80040b6:	b2da      	uxtb	r2, r3
 80040b8:	7a3b      	ldrb	r3, [r7, #8]
 80040ba:	f362 13c7 	bfi	r3, r2, #7, #1
 80040be:	723b      	strb	r3, [r7, #8]
    ret = hts221_write_reg(ctx, HTS221_CTRL_REG1, (uint8_t*) &reg, 1);
 80040c0:	f107 0208 	add.w	r2, r7, #8
 80040c4:	2301      	movs	r3, #1
 80040c6:	2120      	movs	r1, #32
 80040c8:	6878      	ldr	r0, [r7, #4]
 80040ca:	f7ff ff10 	bl	8003eee <hts221_write_reg>
 80040ce:	60f8      	str	r0, [r7, #12]
  }
  return ret;
 80040d0:	68fb      	ldr	r3, [r7, #12]
}
 80040d2:	4618      	mov	r0, r3
 80040d4:	3710      	adds	r7, #16
 80040d6:	46bd      	mov	sp, r7
 80040d8:	bd80      	pop	{r7, pc}

080040da <hts221_hum_rh_point_0_get>:
  * @param  buff    buffer that stores data read
  * @retval         interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t hts221_hum_rh_point_0_get(stmdev_ctx_t *ctx, uint8_t *buff)
{
 80040da:	b580      	push	{r7, lr}
 80040dc:	b084      	sub	sp, #16
 80040de:	af00      	add	r7, sp, #0
 80040e0:	6078      	str	r0, [r7, #4]
 80040e2:	6039      	str	r1, [r7, #0]
  int32_t ret;

  ret = hts221_read_reg(ctx, HTS221_H0_RH_X2, buff, 1);
 80040e4:	2301      	movs	r3, #1
 80040e6:	683a      	ldr	r2, [r7, #0]
 80040e8:	2130      	movs	r1, #48	; 0x30
 80040ea:	6878      	ldr	r0, [r7, #4]
 80040ec:	f7ff fee7 	bl	8003ebe <hts221_read_reg>
 80040f0:	60f8      	str	r0, [r7, #12]
  *buff = (uint8_t)(((uint16_t)(*buff) >> 1) & 0x7FFFu);
 80040f2:	683b      	ldr	r3, [r7, #0]
 80040f4:	781b      	ldrb	r3, [r3, #0]
 80040f6:	085b      	lsrs	r3, r3, #1
 80040f8:	b2da      	uxtb	r2, r3
 80040fa:	683b      	ldr	r3, [r7, #0]
 80040fc:	701a      	strb	r2, [r3, #0]

  return ret;
 80040fe:	68fb      	ldr	r3, [r7, #12]
}
 8004100:	4618      	mov	r0, r3
 8004102:	3710      	adds	r7, #16
 8004104:	46bd      	mov	sp, r7
 8004106:	bd80      	pop	{r7, pc}

08004108 <hts221_hum_rh_point_1_get>:
  * @param  buff    buffer that stores data read
  * @retval         interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t hts221_hum_rh_point_1_get(stmdev_ctx_t *ctx, uint8_t *buff)
{
 8004108:	b580      	push	{r7, lr}
 800410a:	b084      	sub	sp, #16
 800410c:	af00      	add	r7, sp, #0
 800410e:	6078      	str	r0, [r7, #4]
 8004110:	6039      	str	r1, [r7, #0]
  int32_t ret;

  ret = hts221_read_reg(ctx, HTS221_H1_RH_X2, buff, 1);
 8004112:	2301      	movs	r3, #1
 8004114:	683a      	ldr	r2, [r7, #0]
 8004116:	2131      	movs	r1, #49	; 0x31
 8004118:	6878      	ldr	r0, [r7, #4]
 800411a:	f7ff fed0 	bl	8003ebe <hts221_read_reg>
 800411e:	60f8      	str	r0, [r7, #12]
  *buff = (uint8_t)(((uint16_t)(*buff) >> 1) & 0x7FFFu);
 8004120:	683b      	ldr	r3, [r7, #0]
 8004122:	781b      	ldrb	r3, [r3, #0]
 8004124:	085b      	lsrs	r3, r3, #1
 8004126:	b2da      	uxtb	r2, r3
 8004128:	683b      	ldr	r3, [r7, #0]
 800412a:	701a      	strb	r2, [r3, #0]

  return ret;
 800412c:	68fb      	ldr	r3, [r7, #12]
}
 800412e:	4618      	mov	r0, r3
 8004130:	3710      	adds	r7, #16
 8004132:	46bd      	mov	sp, r7
 8004134:	bd80      	pop	{r7, pc}

08004136 <hts221_temp_deg_point_0_get>:
  * @param  buff    buffer that stores data read
  * @retval         interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t hts221_temp_deg_point_0_get(stmdev_ctx_t *ctx, uint8_t *buff)
{
 8004136:	b580      	push	{r7, lr}
 8004138:	b086      	sub	sp, #24
 800413a:	af00      	add	r7, sp, #0
 800413c:	6078      	str	r0, [r7, #4]
 800413e:	6039      	str	r1, [r7, #0]
  hts221_t1_t0_msb_t reg;
  uint8_t coeff_h, coeff_l;
  int32_t ret;

  ret = hts221_read_reg(ctx, HTS221_T0_DEGC_X8, &coeff_l, 1);
 8004140:	f107 020f 	add.w	r2, r7, #15
 8004144:	2301      	movs	r3, #1
 8004146:	2132      	movs	r1, #50	; 0x32
 8004148:	6878      	ldr	r0, [r7, #4]
 800414a:	f7ff feb8 	bl	8003ebe <hts221_read_reg>
 800414e:	6178      	str	r0, [r7, #20]

  if(ret == 0){
 8004150:	697b      	ldr	r3, [r7, #20]
 8004152:	2b00      	cmp	r3, #0
 8004154:	d114      	bne.n	8004180 <hts221_temp_deg_point_0_get+0x4a>
    ret = hts221_read_reg(ctx, HTS221_T1_T0_MSB, (uint8_t*) &reg, 1);
 8004156:	f107 0210 	add.w	r2, r7, #16
 800415a:	2301      	movs	r3, #1
 800415c:	2135      	movs	r1, #53	; 0x35
 800415e:	6878      	ldr	r0, [r7, #4]
 8004160:	f7ff fead 	bl	8003ebe <hts221_read_reg>
 8004164:	6178      	str	r0, [r7, #20]
    coeff_h = reg.t0_msb;
 8004166:	7c3b      	ldrb	r3, [r7, #16]
 8004168:	f3c3 0301 	ubfx	r3, r3, #0, #2
 800416c:	b2db      	uxtb	r3, r3
 800416e:	74fb      	strb	r3, [r7, #19]
    *(buff) = (uint8_t)(((coeff_h << 8) + coeff_l) >> 3);
 8004170:	7cfb      	ldrb	r3, [r7, #19]
 8004172:	021b      	lsls	r3, r3, #8
 8004174:	7bfa      	ldrb	r2, [r7, #15]
 8004176:	4413      	add	r3, r2
 8004178:	10db      	asrs	r3, r3, #3
 800417a:	b2da      	uxtb	r2, r3
 800417c:	683b      	ldr	r3, [r7, #0]
 800417e:	701a      	strb	r2, [r3, #0]
  }

  return ret;
 8004180:	697b      	ldr	r3, [r7, #20]
}
 8004182:	4618      	mov	r0, r3
 8004184:	3718      	adds	r7, #24
 8004186:	46bd      	mov	sp, r7
 8004188:	bd80      	pop	{r7, pc}

0800418a <hts221_temp_deg_point_1_get>:
  * @param  buff    buffer that stores data read
  * @retval         interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t hts221_temp_deg_point_1_get(stmdev_ctx_t *ctx, uint8_t *buff)
{
 800418a:	b580      	push	{r7, lr}
 800418c:	b086      	sub	sp, #24
 800418e:	af00      	add	r7, sp, #0
 8004190:	6078      	str	r0, [r7, #4]
 8004192:	6039      	str	r1, [r7, #0]
  hts221_t1_t0_msb_t reg;
  uint8_t coeff_h, coeff_l;
  int32_t ret;

  ret = hts221_read_reg(ctx, HTS221_T1_DEGC_X8, &coeff_l, 1);
 8004194:	f107 020f 	add.w	r2, r7, #15
 8004198:	2301      	movs	r3, #1
 800419a:	2133      	movs	r1, #51	; 0x33
 800419c:	6878      	ldr	r0, [r7, #4]
 800419e:	f7ff fe8e 	bl	8003ebe <hts221_read_reg>
 80041a2:	6178      	str	r0, [r7, #20]

  if(ret == 0){
 80041a4:	697b      	ldr	r3, [r7, #20]
 80041a6:	2b00      	cmp	r3, #0
 80041a8:	d114      	bne.n	80041d4 <hts221_temp_deg_point_1_get+0x4a>
    ret = hts221_read_reg(ctx, HTS221_T1_T0_MSB, (uint8_t*) &reg, 1);
 80041aa:	f107 0210 	add.w	r2, r7, #16
 80041ae:	2301      	movs	r3, #1
 80041b0:	2135      	movs	r1, #53	; 0x35
 80041b2:	6878      	ldr	r0, [r7, #4]
 80041b4:	f7ff fe83 	bl	8003ebe <hts221_read_reg>
 80041b8:	6178      	str	r0, [r7, #20]
    coeff_h = reg.t1_msb;
 80041ba:	7c3b      	ldrb	r3, [r7, #16]
 80041bc:	f3c3 0381 	ubfx	r3, r3, #2, #2
 80041c0:	b2db      	uxtb	r3, r3
 80041c2:	74fb      	strb	r3, [r7, #19]
    *(buff) = (uint8_t)(((coeff_h << 8) + coeff_l) >> 3);
 80041c4:	7cfb      	ldrb	r3, [r7, #19]
 80041c6:	021b      	lsls	r3, r3, #8
 80041c8:	7bfa      	ldrb	r2, [r7, #15]
 80041ca:	4413      	add	r3, r2
 80041cc:	10db      	asrs	r3, r3, #3
 80041ce:	b2da      	uxtb	r2, r3
 80041d0:	683b      	ldr	r3, [r7, #0]
 80041d2:	701a      	strb	r2, [r3, #0]
  }

  return ret;
 80041d4:	697b      	ldr	r3, [r7, #20]
}
 80041d6:	4618      	mov	r0, r3
 80041d8:	3718      	adds	r7, #24
 80041da:	46bd      	mov	sp, r7
 80041dc:	bd80      	pop	{r7, pc}

080041de <hts221_hum_adc_point_0_get>:
  * @param  buff    buffer that stores data read
  * @retval         interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t hts221_hum_adc_point_0_get(stmdev_ctx_t *ctx, uint8_t *buff)
{
 80041de:	b580      	push	{r7, lr}
 80041e0:	b084      	sub	sp, #16
 80041e2:	af00      	add	r7, sp, #0
 80041e4:	6078      	str	r0, [r7, #4]
 80041e6:	6039      	str	r1, [r7, #0]
  int32_t ret;
  ret = hts221_read_reg(ctx, HTS221_H0_T0_OUT_L, buff, 2);
 80041e8:	2302      	movs	r3, #2
 80041ea:	683a      	ldr	r2, [r7, #0]
 80041ec:	2136      	movs	r1, #54	; 0x36
 80041ee:	6878      	ldr	r0, [r7, #4]
 80041f0:	f7ff fe65 	bl	8003ebe <hts221_read_reg>
 80041f4:	60f8      	str	r0, [r7, #12]
  return ret;
 80041f6:	68fb      	ldr	r3, [r7, #12]
}
 80041f8:	4618      	mov	r0, r3
 80041fa:	3710      	adds	r7, #16
 80041fc:	46bd      	mov	sp, r7
 80041fe:	bd80      	pop	{r7, pc}

08004200 <hts221_hum_adc_point_1_get>:
  * @param  buff    buffer that stores data read
  * @retval         interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t hts221_hum_adc_point_1_get(stmdev_ctx_t *ctx, uint8_t *buff)
{
 8004200:	b580      	push	{r7, lr}
 8004202:	b084      	sub	sp, #16
 8004204:	af00      	add	r7, sp, #0
 8004206:	6078      	str	r0, [r7, #4]
 8004208:	6039      	str	r1, [r7, #0]
  int32_t ret;
  ret = hts221_read_reg(ctx, HTS221_H1_T0_OUT_L, buff, 2);
 800420a:	2302      	movs	r3, #2
 800420c:	683a      	ldr	r2, [r7, #0]
 800420e:	213a      	movs	r1, #58	; 0x3a
 8004210:	6878      	ldr	r0, [r7, #4]
 8004212:	f7ff fe54 	bl	8003ebe <hts221_read_reg>
 8004216:	60f8      	str	r0, [r7, #12]
  return ret;
 8004218:	68fb      	ldr	r3, [r7, #12]
}
 800421a:	4618      	mov	r0, r3
 800421c:	3710      	adds	r7, #16
 800421e:	46bd      	mov	sp, r7
 8004220:	bd80      	pop	{r7, pc}

08004222 <hts221_temp_adc_point_0_get>:
  * @param  buff    buffer that stores data read
  * @retval         interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t hts221_temp_adc_point_0_get(stmdev_ctx_t *ctx, uint8_t *buff)
{
 8004222:	b580      	push	{r7, lr}
 8004224:	b084      	sub	sp, #16
 8004226:	af00      	add	r7, sp, #0
 8004228:	6078      	str	r0, [r7, #4]
 800422a:	6039      	str	r1, [r7, #0]
  int32_t ret;
  ret = hts221_read_reg(ctx, HTS221_T0_OUT_L, buff, 2);
 800422c:	2302      	movs	r3, #2
 800422e:	683a      	ldr	r2, [r7, #0]
 8004230:	213c      	movs	r1, #60	; 0x3c
 8004232:	6878      	ldr	r0, [r7, #4]
 8004234:	f7ff fe43 	bl	8003ebe <hts221_read_reg>
 8004238:	60f8      	str	r0, [r7, #12]
  return ret;
 800423a:	68fb      	ldr	r3, [r7, #12]
}
 800423c:	4618      	mov	r0, r3
 800423e:	3710      	adds	r7, #16
 8004240:	46bd      	mov	sp, r7
 8004242:	bd80      	pop	{r7, pc}

08004244 <hts221_temp_adc_point_1_get>:
  * @param  buff    buffer that stores data read
  * @retval         interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t hts221_temp_adc_point_1_get(stmdev_ctx_t *ctx, uint8_t *buff)
{
 8004244:	b580      	push	{r7, lr}
 8004246:	b084      	sub	sp, #16
 8004248:	af00      	add	r7, sp, #0
 800424a:	6078      	str	r0, [r7, #4]
 800424c:	6039      	str	r1, [r7, #0]
  int32_t ret;
  ret = hts221_read_reg(ctx, HTS221_T1_OUT_L, buff, 2);
 800424e:	2302      	movs	r3, #2
 8004250:	683a      	ldr	r2, [r7, #0]
 8004252:	213e      	movs	r1, #62	; 0x3e
 8004254:	6878      	ldr	r0, [r7, #4]
 8004256:	f7ff fe32 	bl	8003ebe <hts221_read_reg>
 800425a:	60f8      	str	r0, [r7, #12]
  return ret;
 800425c:	68fb      	ldr	r3, [r7, #12]
}
 800425e:	4618      	mov	r0, r3
 8004260:	3710      	adds	r7, #16
 8004262:	46bd      	mov	sp, r7
 8004264:	bd80      	pop	{r7, pc}
	...

08004268 <LPS22HB_RegisterBusIO>:
 * @brief  Register Component Bus IO operations
 * @param  pObj the device pObj
 * @retval 0 in case of success, an error code otherwise
 */
int32_t LPS22HB_RegisterBusIO(LPS22HB_Object_t *pObj, LPS22HB_IO_t *pIO)
{
 8004268:	b580      	push	{r7, lr}
 800426a:	b084      	sub	sp, #16
 800426c:	af00      	add	r7, sp, #0
 800426e:	6078      	str	r0, [r7, #4]
 8004270:	6039      	str	r1, [r7, #0]
  int32_t ret = LPS22HB_OK;
 8004272:	2300      	movs	r3, #0
 8004274:	60fb      	str	r3, [r7, #12]

  if (pObj == NULL)
 8004276:	687b      	ldr	r3, [r7, #4]
 8004278:	2b00      	cmp	r3, #0
 800427a:	d103      	bne.n	8004284 <LPS22HB_RegisterBusIO+0x1c>
  {
    ret = LPS22HB_ERROR;
 800427c:	f04f 33ff 	mov.w	r3, #4294967295
 8004280:	60fb      	str	r3, [r7, #12]
 8004282:	e04d      	b.n	8004320 <LPS22HB_RegisterBusIO+0xb8>
  }
  else
  {
    pObj->IO.Init      = pIO->Init;
 8004284:	683b      	ldr	r3, [r7, #0]
 8004286:	681a      	ldr	r2, [r3, #0]
 8004288:	687b      	ldr	r3, [r7, #4]
 800428a:	601a      	str	r2, [r3, #0]
    pObj->IO.DeInit    = pIO->DeInit;
 800428c:	683b      	ldr	r3, [r7, #0]
 800428e:	685a      	ldr	r2, [r3, #4]
 8004290:	687b      	ldr	r3, [r7, #4]
 8004292:	605a      	str	r2, [r3, #4]
    pObj->IO.BusType   = pIO->BusType;
 8004294:	683b      	ldr	r3, [r7, #0]
 8004296:	689a      	ldr	r2, [r3, #8]
 8004298:	687b      	ldr	r3, [r7, #4]
 800429a:	609a      	str	r2, [r3, #8]
    pObj->IO.Address   = pIO->Address;
 800429c:	683b      	ldr	r3, [r7, #0]
 800429e:	7b1a      	ldrb	r2, [r3, #12]
 80042a0:	687b      	ldr	r3, [r7, #4]
 80042a2:	731a      	strb	r2, [r3, #12]
    pObj->IO.WriteReg  = pIO->WriteReg;
 80042a4:	683b      	ldr	r3, [r7, #0]
 80042a6:	691a      	ldr	r2, [r3, #16]
 80042a8:	687b      	ldr	r3, [r7, #4]
 80042aa:	611a      	str	r2, [r3, #16]
    pObj->IO.ReadReg   = pIO->ReadReg;
 80042ac:	683b      	ldr	r3, [r7, #0]
 80042ae:	695a      	ldr	r2, [r3, #20]
 80042b0:	687b      	ldr	r3, [r7, #4]
 80042b2:	615a      	str	r2, [r3, #20]
    pObj->IO.GetTick   = pIO->GetTick;
 80042b4:	683b      	ldr	r3, [r7, #0]
 80042b6:	699a      	ldr	r2, [r3, #24]
 80042b8:	687b      	ldr	r3, [r7, #4]
 80042ba:	619a      	str	r2, [r3, #24]

    pObj->Ctx.read_reg  = ReadRegWrap;
 80042bc:	687b      	ldr	r3, [r7, #4]
 80042be:	4a1b      	ldr	r2, [pc, #108]	; (800432c <LPS22HB_RegisterBusIO+0xc4>)
 80042c0:	621a      	str	r2, [r3, #32]
    pObj->Ctx.write_reg = WriteRegWrap;
 80042c2:	687b      	ldr	r3, [r7, #4]
 80042c4:	4a1a      	ldr	r2, [pc, #104]	; (8004330 <LPS22HB_RegisterBusIO+0xc8>)
 80042c6:	61da      	str	r2, [r3, #28]
    pObj->Ctx.handle   = pObj;
 80042c8:	687b      	ldr	r3, [r7, #4]
 80042ca:	687a      	ldr	r2, [r7, #4]
 80042cc:	625a      	str	r2, [r3, #36]	; 0x24

    if (pObj->IO.Init == NULL)
 80042ce:	687b      	ldr	r3, [r7, #4]
 80042d0:	681b      	ldr	r3, [r3, #0]
 80042d2:	2b00      	cmp	r3, #0
 80042d4:	d103      	bne.n	80042de <LPS22HB_RegisterBusIO+0x76>
    {
      ret = LPS22HB_ERROR;
 80042d6:	f04f 33ff 	mov.w	r3, #4294967295
 80042da:	60fb      	str	r3, [r7, #12]
 80042dc:	e020      	b.n	8004320 <LPS22HB_RegisterBusIO+0xb8>
    }
    else if (pObj->IO.Init() != LPS22HB_OK)
 80042de:	687b      	ldr	r3, [r7, #4]
 80042e0:	681b      	ldr	r3, [r3, #0]
 80042e2:	4798      	blx	r3
 80042e4:	4603      	mov	r3, r0
 80042e6:	2b00      	cmp	r3, #0
 80042e8:	d003      	beq.n	80042f2 <LPS22HB_RegisterBusIO+0x8a>
    {
      ret = LPS22HB_ERROR;
 80042ea:	f04f 33ff 	mov.w	r3, #4294967295
 80042ee:	60fb      	str	r3, [r7, #12]
 80042f0:	e016      	b.n	8004320 <LPS22HB_RegisterBusIO+0xb8>
    }
    else
    {
      if (pObj->IO.BusType == LPS22HB_SPI_3WIRES_BUS) /* SPI 3-Wires */
 80042f2:	687b      	ldr	r3, [r7, #4]
 80042f4:	689b      	ldr	r3, [r3, #8]
 80042f6:	2b02      	cmp	r3, #2
 80042f8:	d112      	bne.n	8004320 <LPS22HB_RegisterBusIO+0xb8>
      {
        /* Enable the SPI 3-Wires support only the first time */
        if (pObj->is_initialized == 0U)
 80042fa:	687b      	ldr	r3, [r7, #4]
 80042fc:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8004300:	2b00      	cmp	r3, #0
 8004302:	d10d      	bne.n	8004320 <LPS22HB_RegisterBusIO+0xb8>
        {
          /* Enable SPI 3-Wires on the component */
          uint8_t data = 0x01;
 8004304:	2301      	movs	r3, #1
 8004306:	72fb      	strb	r3, [r7, #11]

          if (LPS22HB_Write_Reg(pObj, LPS22HB_CTRL_REG1, data) != LPS22HB_OK)
 8004308:	7afb      	ldrb	r3, [r7, #11]
 800430a:	461a      	mov	r2, r3
 800430c:	2110      	movs	r1, #16
 800430e:	6878      	ldr	r0, [r7, #4]
 8004310:	f000 f9df 	bl	80046d2 <LPS22HB_Write_Reg>
 8004314:	4603      	mov	r3, r0
 8004316:	2b00      	cmp	r3, #0
 8004318:	d002      	beq.n	8004320 <LPS22HB_RegisterBusIO+0xb8>
          {
            ret = LPS22HB_ERROR;
 800431a:	f04f 33ff 	mov.w	r3, #4294967295
 800431e:	60fb      	str	r3, [r7, #12]
        }
      }
    }
  }

  return ret;
 8004320:	68fb      	ldr	r3, [r7, #12]
}
 8004322:	4618      	mov	r0, r3
 8004324:	3710      	adds	r7, #16
 8004326:	46bd      	mov	sp, r7
 8004328:	bd80      	pop	{r7, pc}
 800432a:	bf00      	nop
 800432c:	08004993 	.word	0x08004993
 8004330:	08004a19 	.word	0x08004a19

08004334 <LPS22HB_Init>:
 * @brief  Initialize the LPS22HB sensor
 * @param  pObj the device pObj
 * @retval 0 in case of success, an error code otherwise
 */
int32_t LPS22HB_Init(LPS22HB_Object_t *pObj)
{
 8004334:	b580      	push	{r7, lr}
 8004336:	b082      	sub	sp, #8
 8004338:	af00      	add	r7, sp, #0
 800433a:	6078      	str	r0, [r7, #4]
  if (pObj->is_initialized == 0U)
 800433c:	687b      	ldr	r3, [r7, #4]
 800433e:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8004342:	2b00      	cmp	r3, #0
 8004344:	d108      	bne.n	8004358 <LPS22HB_Init+0x24>
  {
    if (LPS22HB_Initialize(pObj) != LPS22HB_OK)
 8004346:	6878      	ldr	r0, [r7, #4]
 8004348:	f000 faca 	bl	80048e0 <LPS22HB_Initialize>
 800434c:	4603      	mov	r3, r0
 800434e:	2b00      	cmp	r3, #0
 8004350:	d002      	beq.n	8004358 <LPS22HB_Init+0x24>
    {
      return LPS22HB_ERROR;
 8004352:	f04f 33ff 	mov.w	r3, #4294967295
 8004356:	e004      	b.n	8004362 <LPS22HB_Init+0x2e>
    }
  }

  pObj->is_initialized = 1U;
 8004358:	687b      	ldr	r3, [r7, #4]
 800435a:	2201      	movs	r2, #1
 800435c:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28

  return LPS22HB_OK;
 8004360:	2300      	movs	r3, #0
}
 8004362:	4618      	mov	r0, r3
 8004364:	3708      	adds	r7, #8
 8004366:	46bd      	mov	sp, r7
 8004368:	bd80      	pop	{r7, pc}

0800436a <LPS22HB_DeInit>:
 * @brief  Deinitialize the LPS22HB sensor
 * @param  pObj the device pObj
 * @retval 0 in case of success, an error code otherwise
 */
int32_t LPS22HB_DeInit(LPS22HB_Object_t *pObj)
{
 800436a:	b580      	push	{r7, lr}
 800436c:	b082      	sub	sp, #8
 800436e:	af00      	add	r7, sp, #0
 8004370:	6078      	str	r0, [r7, #4]
  if (pObj->is_initialized == 1U)
 8004372:	687b      	ldr	r3, [r7, #4]
 8004374:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8004378:	2b01      	cmp	r3, #1
 800437a:	d111      	bne.n	80043a0 <LPS22HB_DeInit+0x36>
  {
    if (LPS22HB_PRESS_Disable(pObj) != LPS22HB_OK)
 800437c:	6878      	ldr	r0, [r7, #4]
 800437e:	f000 f877 	bl	8004470 <LPS22HB_PRESS_Disable>
 8004382:	4603      	mov	r3, r0
 8004384:	2b00      	cmp	r3, #0
 8004386:	d002      	beq.n	800438e <LPS22HB_DeInit+0x24>
    {
      return LPS22HB_ERROR;
 8004388:	f04f 33ff 	mov.w	r3, #4294967295
 800438c:	e00d      	b.n	80043aa <LPS22HB_DeInit+0x40>
    }

    if (LPS22HB_TEMP_Disable(pObj) != LPS22HB_OK)
 800438e:	6878      	ldr	r0, [r7, #4]
 8004390:	f000 f918 	bl	80045c4 <LPS22HB_TEMP_Disable>
 8004394:	4603      	mov	r3, r0
 8004396:	2b00      	cmp	r3, #0
 8004398:	d002      	beq.n	80043a0 <LPS22HB_DeInit+0x36>
    {
      return LPS22HB_ERROR;
 800439a:	f04f 33ff 	mov.w	r3, #4294967295
 800439e:	e004      	b.n	80043aa <LPS22HB_DeInit+0x40>
    }
  }

  pObj->is_initialized = 0;
 80043a0:	687b      	ldr	r3, [r7, #4]
 80043a2:	2200      	movs	r2, #0
 80043a4:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28

  return LPS22HB_OK;
 80043a8:	2300      	movs	r3, #0
}
 80043aa:	4618      	mov	r0, r3
 80043ac:	3708      	adds	r7, #8
 80043ae:	46bd      	mov	sp, r7
 80043b0:	bd80      	pop	{r7, pc}

080043b2 <LPS22HB_ReadID>:
 * @param  pObj the device pObj
 * @param  Id the WHO_AM_I value
 * @retval 0 in case of success, an error code otherwise
 */
int32_t LPS22HB_ReadID(LPS22HB_Object_t *pObj, uint8_t *Id)
{
 80043b2:	b580      	push	{r7, lr}
 80043b4:	b082      	sub	sp, #8
 80043b6:	af00      	add	r7, sp, #0
 80043b8:	6078      	str	r0, [r7, #4]
 80043ba:	6039      	str	r1, [r7, #0]
  if (lps22hb_device_id_get(&(pObj->Ctx), Id) != LPS22HB_OK)
 80043bc:	687b      	ldr	r3, [r7, #4]
 80043be:	331c      	adds	r3, #28
 80043c0:	6839      	ldr	r1, [r7, #0]
 80043c2:	4618      	mov	r0, r3
 80043c4:	f000 fca6 	bl	8004d14 <lps22hb_device_id_get>
 80043c8:	4603      	mov	r3, r0
 80043ca:	2b00      	cmp	r3, #0
 80043cc:	d002      	beq.n	80043d4 <LPS22HB_ReadID+0x22>
  {
    return LPS22HB_ERROR;
 80043ce:	f04f 33ff 	mov.w	r3, #4294967295
 80043d2:	e000      	b.n	80043d6 <LPS22HB_ReadID+0x24>
  }

  return LPS22HB_OK;
 80043d4:	2300      	movs	r3, #0
}
 80043d6:	4618      	mov	r0, r3
 80043d8:	3708      	adds	r7, #8
 80043da:	46bd      	mov	sp, r7
 80043dc:	bd80      	pop	{r7, pc}
	...

080043e0 <LPS22HB_GetCapabilities>:
 * @param  pObj Component object pointer
 * @param  Capabilities pointer to LPS22HB sensor capabilities
 * @retval 0 in case of success, an error code otherwise
 */
int32_t LPS22HB_GetCapabilities(LPS22HB_Object_t *pObj, LPS22HB_Capabilities_t *Capabilities)
{
 80043e0:	b480      	push	{r7}
 80043e2:	b083      	sub	sp, #12
 80043e4:	af00      	add	r7, sp, #0
 80043e6:	6078      	str	r0, [r7, #4]
 80043e8:	6039      	str	r1, [r7, #0]
  /* Prevent unused argument(s) compilation warning */
  (void)(pObj);

  Capabilities->Humidity    = 0;
 80043ea:	683b      	ldr	r3, [r7, #0]
 80043ec:	2200      	movs	r2, #0
 80043ee:	709a      	strb	r2, [r3, #2]
  Capabilities->Pressure    = 1;
 80043f0:	683b      	ldr	r3, [r7, #0]
 80043f2:	2201      	movs	r2, #1
 80043f4:	705a      	strb	r2, [r3, #1]
  Capabilities->Temperature = 1;
 80043f6:	683b      	ldr	r3, [r7, #0]
 80043f8:	2201      	movs	r2, #1
 80043fa:	701a      	strb	r2, [r3, #0]
  Capabilities->LowPower    = 0;
 80043fc:	683b      	ldr	r3, [r7, #0]
 80043fe:	2200      	movs	r2, #0
 8004400:	70da      	strb	r2, [r3, #3]
  Capabilities->HumMaxOdr   = 0.0f;
 8004402:	683b      	ldr	r3, [r7, #0]
 8004404:	f04f 0200 	mov.w	r2, #0
 8004408:	605a      	str	r2, [r3, #4]
  Capabilities->TempMaxOdr  = 75.0f;
 800440a:	683b      	ldr	r3, [r7, #0]
 800440c:	4a05      	ldr	r2, [pc, #20]	; (8004424 <LPS22HB_GetCapabilities+0x44>)
 800440e:	609a      	str	r2, [r3, #8]
  Capabilities->PressMaxOdr = 75.0f;
 8004410:	683b      	ldr	r3, [r7, #0]
 8004412:	4a04      	ldr	r2, [pc, #16]	; (8004424 <LPS22HB_GetCapabilities+0x44>)
 8004414:	60da      	str	r2, [r3, #12]
  return LPS22HB_OK;
 8004416:	2300      	movs	r3, #0
}
 8004418:	4618      	mov	r0, r3
 800441a:	370c      	adds	r7, #12
 800441c:	46bd      	mov	sp, r7
 800441e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004422:	4770      	bx	lr
 8004424:	42960000 	.word	0x42960000

08004428 <LPS22HB_PRESS_Enable>:
 * @brief  Enable the LPS22HB pressure sensor
 * @param  pObj the device pObj
 * @retval 0 in case of success, an error code otherwise
 */
int32_t LPS22HB_PRESS_Enable(LPS22HB_Object_t *pObj)
{
 8004428:	b580      	push	{r7, lr}
 800442a:	b082      	sub	sp, #8
 800442c:	af00      	add	r7, sp, #0
 800442e:	6078      	str	r0, [r7, #4]
  /* Check if the component is already enabled */
  if (pObj->press_is_enabled == 1U)
 8004430:	687b      	ldr	r3, [r7, #4]
 8004432:	f893 3029 	ldrb.w	r3, [r3, #41]	; 0x29
 8004436:	2b01      	cmp	r3, #1
 8004438:	d101      	bne.n	800443e <LPS22HB_PRESS_Enable+0x16>
  {
    return LPS22HB_OK;
 800443a:	2300      	movs	r3, #0
 800443c:	e014      	b.n	8004468 <LPS22HB_PRESS_Enable+0x40>
  }

  /* Output data rate selection. */
  if (lps22hb_data_rate_set(&(pObj->Ctx), pObj->last_odr) != LPS22HB_OK)
 800443e:	687b      	ldr	r3, [r7, #4]
 8004440:	f103 021c 	add.w	r2, r3, #28
 8004444:	687b      	ldr	r3, [r7, #4]
 8004446:	f893 302b 	ldrb.w	r3, [r3, #43]	; 0x2b
 800444a:	4619      	mov	r1, r3
 800444c:	4610      	mov	r0, r2
 800444e:	f000 fbd5 	bl	8004bfc <lps22hb_data_rate_set>
 8004452:	4603      	mov	r3, r0
 8004454:	2b00      	cmp	r3, #0
 8004456:	d002      	beq.n	800445e <LPS22HB_PRESS_Enable+0x36>
  {
    return LPS22HB_ERROR;
 8004458:	f04f 33ff 	mov.w	r3, #4294967295
 800445c:	e004      	b.n	8004468 <LPS22HB_PRESS_Enable+0x40>
  }

  pObj->press_is_enabled = 1;
 800445e:	687b      	ldr	r3, [r7, #4]
 8004460:	2201      	movs	r2, #1
 8004462:	f883 2029 	strb.w	r2, [r3, #41]	; 0x29

  return LPS22HB_OK;
 8004466:	2300      	movs	r3, #0
}
 8004468:	4618      	mov	r0, r3
 800446a:	3708      	adds	r7, #8
 800446c:	46bd      	mov	sp, r7
 800446e:	bd80      	pop	{r7, pc}

08004470 <LPS22HB_PRESS_Disable>:
 * @brief  Disable the LPS22HB pressure sensor
 * @param  pObj the device pObj
 * @retval 0 in case of success, an error code otherwise
 */
int32_t LPS22HB_PRESS_Disable(LPS22HB_Object_t *pObj)
{
 8004470:	b580      	push	{r7, lr}
 8004472:	b082      	sub	sp, #8
 8004474:	af00      	add	r7, sp, #0
 8004476:	6078      	str	r0, [r7, #4]
  /* Check if the component is already disabled */
  if (pObj->press_is_enabled == 0U)
 8004478:	687b      	ldr	r3, [r7, #4]
 800447a:	f893 3029 	ldrb.w	r3, [r3, #41]	; 0x29
 800447e:	2b00      	cmp	r3, #0
 8004480:	d101      	bne.n	8004486 <LPS22HB_PRESS_Disable+0x16>
  {
    return LPS22HB_OK;
 8004482:	2300      	movs	r3, #0
 8004484:	e024      	b.n	80044d0 <LPS22HB_PRESS_Disable+0x60>
  }

  /* Check if the LPS22HB temperature sensor is still enable. */
  /* If yes, skip the disable function, if not call disable function */
  if (pObj->temp_is_enabled == 0U)
 8004486:	687b      	ldr	r3, [r7, #4]
 8004488:	f893 302a 	ldrb.w	r3, [r3, #42]	; 0x2a
 800448c:	2b00      	cmp	r3, #0
 800448e:	d11a      	bne.n	80044c6 <LPS22HB_PRESS_Disable+0x56>
  {
    /* Get current output data rate. */
    if (lps22hb_data_rate_get(&(pObj->Ctx), &pObj->last_odr) != LPS22HB_OK)
 8004490:	687b      	ldr	r3, [r7, #4]
 8004492:	f103 021c 	add.w	r2, r3, #28
 8004496:	687b      	ldr	r3, [r7, #4]
 8004498:	332b      	adds	r3, #43	; 0x2b
 800449a:	4619      	mov	r1, r3
 800449c:	4610      	mov	r0, r2
 800449e:	f000 fbd3 	bl	8004c48 <lps22hb_data_rate_get>
 80044a2:	4603      	mov	r3, r0
 80044a4:	2b00      	cmp	r3, #0
 80044a6:	d002      	beq.n	80044ae <LPS22HB_PRESS_Disable+0x3e>
    {
      return LPS22HB_ERROR;
 80044a8:	f04f 33ff 	mov.w	r3, #4294967295
 80044ac:	e010      	b.n	80044d0 <LPS22HB_PRESS_Disable+0x60>
    }

    /* Output data rate selection - power down. */
    if (lps22hb_data_rate_set(&(pObj->Ctx), LPS22HB_POWER_DOWN) != LPS22HB_OK)
 80044ae:	687b      	ldr	r3, [r7, #4]
 80044b0:	331c      	adds	r3, #28
 80044b2:	2100      	movs	r1, #0
 80044b4:	4618      	mov	r0, r3
 80044b6:	f000 fba1 	bl	8004bfc <lps22hb_data_rate_set>
 80044ba:	4603      	mov	r3, r0
 80044bc:	2b00      	cmp	r3, #0
 80044be:	d002      	beq.n	80044c6 <LPS22HB_PRESS_Disable+0x56>
    {
      return LPS22HB_ERROR;
 80044c0:	f04f 33ff 	mov.w	r3, #4294967295
 80044c4:	e004      	b.n	80044d0 <LPS22HB_PRESS_Disable+0x60>
    }
  }

  pObj->press_is_enabled = 0;
 80044c6:	687b      	ldr	r3, [r7, #4]
 80044c8:	2200      	movs	r2, #0
 80044ca:	f883 2029 	strb.w	r2, [r3, #41]	; 0x29

  return LPS22HB_OK;
 80044ce:	2300      	movs	r3, #0
}
 80044d0:	4618      	mov	r0, r3
 80044d2:	3708      	adds	r7, #8
 80044d4:	46bd      	mov	sp, r7
 80044d6:	bd80      	pop	{r7, pc}

080044d8 <LPS22HB_PRESS_GetOutputDataRate>:
 * @param  pObj the device pObj
 * @param  Odr pointer where the output data rate is written
 * @retval 0 in case of success, an error code otherwise
 */
int32_t LPS22HB_PRESS_GetOutputDataRate(LPS22HB_Object_t *pObj, float *Odr)
{
 80044d8:	b580      	push	{r7, lr}
 80044da:	b082      	sub	sp, #8
 80044dc:	af00      	add	r7, sp, #0
 80044de:	6078      	str	r0, [r7, #4]
 80044e0:	6039      	str	r1, [r7, #0]
  return LPS22HB_GetOutputDataRate(pObj, Odr);
 80044e2:	6839      	ldr	r1, [r7, #0]
 80044e4:	6878      	ldr	r0, [r7, #4]
 80044e6:	f000 f90f 	bl	8004708 <LPS22HB_GetOutputDataRate>
 80044ea:	4603      	mov	r3, r0
}
 80044ec:	4618      	mov	r0, r3
 80044ee:	3708      	adds	r7, #8
 80044f0:	46bd      	mov	sp, r7
 80044f2:	bd80      	pop	{r7, pc}

080044f4 <LPS22HB_PRESS_SetOutputDataRate>:
 * @param  pObj the device pObj
 * @param  Odr the output data rate value to be set
 * @retval 0 in case of success, an error code otherwise
 */
int32_t LPS22HB_PRESS_SetOutputDataRate(LPS22HB_Object_t *pObj, float Odr)
{
 80044f4:	b580      	push	{r7, lr}
 80044f6:	b082      	sub	sp, #8
 80044f8:	af00      	add	r7, sp, #0
 80044fa:	6078      	str	r0, [r7, #4]
 80044fc:	ed87 0a00 	vstr	s0, [r7]
  /* Check if the component is enabled */
  if (pObj->press_is_enabled == 1U)
 8004500:	687b      	ldr	r3, [r7, #4]
 8004502:	f893 3029 	ldrb.w	r3, [r3, #41]	; 0x29
 8004506:	2b01      	cmp	r3, #1
 8004508:	d106      	bne.n	8004518 <LPS22HB_PRESS_SetOutputDataRate+0x24>
  {
    return LPS22HB_SetOutputDataRate_When_Enabled(pObj, Odr);
 800450a:	ed97 0a00 	vldr	s0, [r7]
 800450e:	6878      	ldr	r0, [r7, #4]
 8004510:	f000 f94e 	bl	80047b0 <LPS22HB_SetOutputDataRate_When_Enabled>
 8004514:	4603      	mov	r3, r0
 8004516:	e005      	b.n	8004524 <LPS22HB_PRESS_SetOutputDataRate+0x30>
  }
  else
  {
    return LPS22HB_SetOutputDataRate_When_Disabled(pObj, Odr);
 8004518:	ed97 0a00 	vldr	s0, [r7]
 800451c:	6878      	ldr	r0, [r7, #4]
 800451e:	f000 f99f 	bl	8004860 <LPS22HB_SetOutputDataRate_When_Disabled>
 8004522:	4603      	mov	r3, r0
  }
}
 8004524:	4618      	mov	r0, r3
 8004526:	3708      	adds	r7, #8
 8004528:	46bd      	mov	sp, r7
 800452a:	bd80      	pop	{r7, pc}

0800452c <LPS22HB_PRESS_GetPressure>:
 * @param  pObj the device pObj
 * @param  Value pointer where the pressure value is written
 * @retval 0 in case of success, an error code otherwise
 */
int32_t LPS22HB_PRESS_GetPressure(LPS22HB_Object_t *pObj, float *Value)
{
 800452c:	b580      	push	{r7, lr}
 800452e:	b084      	sub	sp, #16
 8004530:	af00      	add	r7, sp, #0
 8004532:	6078      	str	r0, [r7, #4]
 8004534:	6039      	str	r1, [r7, #0]
  lps22hb_axis1bit32_t data_raw_pressure;

  (void)memset(data_raw_pressure.u8bit, 0x00, sizeof(int32_t));
 8004536:	f107 030c 	add.w	r3, r7, #12
 800453a:	2204      	movs	r2, #4
 800453c:	2100      	movs	r1, #0
 800453e:	4618      	mov	r0, r3
 8004540:	f005 fef6 	bl	800a330 <memset>
  if (lps22hb_pressure_raw_get(&(pObj->Ctx), data_raw_pressure.u8bit) != LPS22HB_OK)
 8004544:	687b      	ldr	r3, [r7, #4]
 8004546:	331c      	adds	r3, #28
 8004548:	f107 020c 	add.w	r2, r7, #12
 800454c:	4611      	mov	r1, r2
 800454e:	4618      	mov	r0, r3
 8004550:	f000 fbbe 	bl	8004cd0 <lps22hb_pressure_raw_get>
 8004554:	4603      	mov	r3, r0
 8004556:	2b00      	cmp	r3, #0
 8004558:	d002      	beq.n	8004560 <LPS22HB_PRESS_GetPressure+0x34>
  {
    return LPS22HB_ERROR;
 800455a:	f04f 33ff 	mov.w	r3, #4294967295
 800455e:	e009      	b.n	8004574 <LPS22HB_PRESS_GetPressure+0x48>
  }

  *Value = lps22hb_from_lsb_to_hpa(data_raw_pressure.i32bit);
 8004560:	68fb      	ldr	r3, [r7, #12]
 8004562:	4618      	mov	r0, r3
 8004564:	f000 facc 	bl	8004b00 <lps22hb_from_lsb_to_hpa>
 8004568:	eef0 7a40 	vmov.f32	s15, s0
 800456c:	683b      	ldr	r3, [r7, #0]
 800456e:	edc3 7a00 	vstr	s15, [r3]

  return LPS22HB_OK;
 8004572:	2300      	movs	r3, #0
}
 8004574:	4618      	mov	r0, r3
 8004576:	3710      	adds	r7, #16
 8004578:	46bd      	mov	sp, r7
 800457a:	bd80      	pop	{r7, pc}

0800457c <LPS22HB_TEMP_Enable>:
 * @brief  Enable the LPS22HB temperature sensor
 * @param  pObj the device pObj
 * @retval 0 in case of success, an error code otherwise
 */
int32_t LPS22HB_TEMP_Enable(LPS22HB_Object_t *pObj)
{
 800457c:	b580      	push	{r7, lr}
 800457e:	b082      	sub	sp, #8
 8004580:	af00      	add	r7, sp, #0
 8004582:	6078      	str	r0, [r7, #4]
  /* Check if the component is already enabled */
  if (pObj->temp_is_enabled == 1U)
 8004584:	687b      	ldr	r3, [r7, #4]
 8004586:	f893 302a 	ldrb.w	r3, [r3, #42]	; 0x2a
 800458a:	2b01      	cmp	r3, #1
 800458c:	d101      	bne.n	8004592 <LPS22HB_TEMP_Enable+0x16>
  {
    return LPS22HB_OK;
 800458e:	2300      	movs	r3, #0
 8004590:	e014      	b.n	80045bc <LPS22HB_TEMP_Enable+0x40>
  }

  /* Output data rate selection. */
  if (lps22hb_data_rate_set(&(pObj->Ctx), pObj->last_odr) != LPS22HB_OK)
 8004592:	687b      	ldr	r3, [r7, #4]
 8004594:	f103 021c 	add.w	r2, r3, #28
 8004598:	687b      	ldr	r3, [r7, #4]
 800459a:	f893 302b 	ldrb.w	r3, [r3, #43]	; 0x2b
 800459e:	4619      	mov	r1, r3
 80045a0:	4610      	mov	r0, r2
 80045a2:	f000 fb2b 	bl	8004bfc <lps22hb_data_rate_set>
 80045a6:	4603      	mov	r3, r0
 80045a8:	2b00      	cmp	r3, #0
 80045aa:	d002      	beq.n	80045b2 <LPS22HB_TEMP_Enable+0x36>
  {
    return LPS22HB_ERROR;
 80045ac:	f04f 33ff 	mov.w	r3, #4294967295
 80045b0:	e004      	b.n	80045bc <LPS22HB_TEMP_Enable+0x40>
  }

  pObj->temp_is_enabled = 1;
 80045b2:	687b      	ldr	r3, [r7, #4]
 80045b4:	2201      	movs	r2, #1
 80045b6:	f883 202a 	strb.w	r2, [r3, #42]	; 0x2a

  return LPS22HB_OK;
 80045ba:	2300      	movs	r3, #0
}
 80045bc:	4618      	mov	r0, r3
 80045be:	3708      	adds	r7, #8
 80045c0:	46bd      	mov	sp, r7
 80045c2:	bd80      	pop	{r7, pc}

080045c4 <LPS22HB_TEMP_Disable>:
 * @brief  Disable the LPS22HB temperature sensor
 * @param  pObj the device pObj
 * @retval 0 in case of success, an error code otherwise
 */
int32_t LPS22HB_TEMP_Disable(LPS22HB_Object_t *pObj)
{
 80045c4:	b580      	push	{r7, lr}
 80045c6:	b082      	sub	sp, #8
 80045c8:	af00      	add	r7, sp, #0
 80045ca:	6078      	str	r0, [r7, #4]
  /* Check if the component is already disabled */
  if (pObj->temp_is_enabled == 0U)
 80045cc:	687b      	ldr	r3, [r7, #4]
 80045ce:	f893 302a 	ldrb.w	r3, [r3, #42]	; 0x2a
 80045d2:	2b00      	cmp	r3, #0
 80045d4:	d101      	bne.n	80045da <LPS22HB_TEMP_Disable+0x16>
  {
    return LPS22HB_OK;
 80045d6:	2300      	movs	r3, #0
 80045d8:	e024      	b.n	8004624 <LPS22HB_TEMP_Disable+0x60>
  }

  /* Check if the LPS22HB pressure sensor is still enable. */
  /* If yes, skip the disable function, if not call disable function */
  if (pObj->press_is_enabled == 0U)
 80045da:	687b      	ldr	r3, [r7, #4]
 80045dc:	f893 3029 	ldrb.w	r3, [r3, #41]	; 0x29
 80045e0:	2b00      	cmp	r3, #0
 80045e2:	d11a      	bne.n	800461a <LPS22HB_TEMP_Disable+0x56>
  {
    /* Get current output data rate. */
    if (lps22hb_data_rate_get(&(pObj->Ctx), &pObj->last_odr) != LPS22HB_OK)
 80045e4:	687b      	ldr	r3, [r7, #4]
 80045e6:	f103 021c 	add.w	r2, r3, #28
 80045ea:	687b      	ldr	r3, [r7, #4]
 80045ec:	332b      	adds	r3, #43	; 0x2b
 80045ee:	4619      	mov	r1, r3
 80045f0:	4610      	mov	r0, r2
 80045f2:	f000 fb29 	bl	8004c48 <lps22hb_data_rate_get>
 80045f6:	4603      	mov	r3, r0
 80045f8:	2b00      	cmp	r3, #0
 80045fa:	d002      	beq.n	8004602 <LPS22HB_TEMP_Disable+0x3e>
    {
      return LPS22HB_ERROR;
 80045fc:	f04f 33ff 	mov.w	r3, #4294967295
 8004600:	e010      	b.n	8004624 <LPS22HB_TEMP_Disable+0x60>
    }

    /* Output data rate selection - power down. */
    if (lps22hb_data_rate_set(&(pObj->Ctx), LPS22HB_POWER_DOWN) != LPS22HB_OK)
 8004602:	687b      	ldr	r3, [r7, #4]
 8004604:	331c      	adds	r3, #28
 8004606:	2100      	movs	r1, #0
 8004608:	4618      	mov	r0, r3
 800460a:	f000 faf7 	bl	8004bfc <lps22hb_data_rate_set>
 800460e:	4603      	mov	r3, r0
 8004610:	2b00      	cmp	r3, #0
 8004612:	d002      	beq.n	800461a <LPS22HB_TEMP_Disable+0x56>
    {
      return LPS22HB_ERROR;
 8004614:	f04f 33ff 	mov.w	r3, #4294967295
 8004618:	e004      	b.n	8004624 <LPS22HB_TEMP_Disable+0x60>
    }
  }

  pObj->temp_is_enabled = 0;
 800461a:	687b      	ldr	r3, [r7, #4]
 800461c:	2200      	movs	r2, #0
 800461e:	f883 202a 	strb.w	r2, [r3, #42]	; 0x2a

  return LPS22HB_OK;
 8004622:	2300      	movs	r3, #0
}
 8004624:	4618      	mov	r0, r3
 8004626:	3708      	adds	r7, #8
 8004628:	46bd      	mov	sp, r7
 800462a:	bd80      	pop	{r7, pc}

0800462c <LPS22HB_TEMP_GetOutputDataRate>:
 * @param  pObj the device pObj
 * @param  Odr pointer where the output data rate is written
 * @retval 0 in case of success, an error code otherwise
 */
int32_t LPS22HB_TEMP_GetOutputDataRate(LPS22HB_Object_t *pObj, float *Odr)
{
 800462c:	b580      	push	{r7, lr}
 800462e:	b082      	sub	sp, #8
 8004630:	af00      	add	r7, sp, #0
 8004632:	6078      	str	r0, [r7, #4]
 8004634:	6039      	str	r1, [r7, #0]
  return LPS22HB_GetOutputDataRate(pObj, Odr);
 8004636:	6839      	ldr	r1, [r7, #0]
 8004638:	6878      	ldr	r0, [r7, #4]
 800463a:	f000 f865 	bl	8004708 <LPS22HB_GetOutputDataRate>
 800463e:	4603      	mov	r3, r0
}
 8004640:	4618      	mov	r0, r3
 8004642:	3708      	adds	r7, #8
 8004644:	46bd      	mov	sp, r7
 8004646:	bd80      	pop	{r7, pc}

08004648 <LPS22HB_TEMP_SetOutputDataRate>:
 * @param  pObj the device pObj
 * @param  Odr the output data rate value to be set
 * @retval 0 in case of success, an error code otherwise
 */
int32_t LPS22HB_TEMP_SetOutputDataRate(LPS22HB_Object_t *pObj, float Odr)
{
 8004648:	b580      	push	{r7, lr}
 800464a:	b082      	sub	sp, #8
 800464c:	af00      	add	r7, sp, #0
 800464e:	6078      	str	r0, [r7, #4]
 8004650:	ed87 0a00 	vstr	s0, [r7]
  /* Check if the component is enabled */
  if (pObj->temp_is_enabled == 1U)
 8004654:	687b      	ldr	r3, [r7, #4]
 8004656:	f893 302a 	ldrb.w	r3, [r3, #42]	; 0x2a
 800465a:	2b01      	cmp	r3, #1
 800465c:	d106      	bne.n	800466c <LPS22HB_TEMP_SetOutputDataRate+0x24>
  {
    return LPS22HB_SetOutputDataRate_When_Enabled(pObj, Odr);
 800465e:	ed97 0a00 	vldr	s0, [r7]
 8004662:	6878      	ldr	r0, [r7, #4]
 8004664:	f000 f8a4 	bl	80047b0 <LPS22HB_SetOutputDataRate_When_Enabled>
 8004668:	4603      	mov	r3, r0
 800466a:	e005      	b.n	8004678 <LPS22HB_TEMP_SetOutputDataRate+0x30>
  }
  else
  {
    return LPS22HB_SetOutputDataRate_When_Disabled(pObj, Odr);
 800466c:	ed97 0a00 	vldr	s0, [r7]
 8004670:	6878      	ldr	r0, [r7, #4]
 8004672:	f000 f8f5 	bl	8004860 <LPS22HB_SetOutputDataRate_When_Disabled>
 8004676:	4603      	mov	r3, r0
  }
}
 8004678:	4618      	mov	r0, r3
 800467a:	3708      	adds	r7, #8
 800467c:	46bd      	mov	sp, r7
 800467e:	bd80      	pop	{r7, pc}

08004680 <LPS22HB_TEMP_GetTemperature>:
 * @param  pObj the device pObj
 * @param  Value pointer where the temperature value is written
 * @retval 0 in case of success, an error code otherwise
 */
int32_t LPS22HB_TEMP_GetTemperature(LPS22HB_Object_t *pObj, float *Value)
{
 8004680:	b580      	push	{r7, lr}
 8004682:	b084      	sub	sp, #16
 8004684:	af00      	add	r7, sp, #0
 8004686:	6078      	str	r0, [r7, #4]
 8004688:	6039      	str	r1, [r7, #0]
  lps22hb_axis1bit16_t data_raw_temperature;

  (void)memset(data_raw_temperature.u8bit, 0x00, sizeof(int16_t));
 800468a:	f107 030c 	add.w	r3, r7, #12
 800468e:	2202      	movs	r2, #2
 8004690:	2100      	movs	r1, #0
 8004692:	4618      	mov	r0, r3
 8004694:	f005 fe4c 	bl	800a330 <memset>
  if (lps22hb_temperature_raw_get(&(pObj->Ctx), data_raw_temperature.u8bit) != LPS22HB_OK)
 8004698:	687b      	ldr	r3, [r7, #4]
 800469a:	331c      	adds	r3, #28
 800469c:	f107 020c 	add.w	r2, r7, #12
 80046a0:	4611      	mov	r1, r2
 80046a2:	4618      	mov	r0, r3
 80046a4:	f000 fb25 	bl	8004cf2 <lps22hb_temperature_raw_get>
 80046a8:	4603      	mov	r3, r0
 80046aa:	2b00      	cmp	r3, #0
 80046ac:	d002      	beq.n	80046b4 <LPS22HB_TEMP_GetTemperature+0x34>
  {
    return LPS22HB_ERROR;
 80046ae:	f04f 33ff 	mov.w	r3, #4294967295
 80046b2:	e00a      	b.n	80046ca <LPS22HB_TEMP_GetTemperature+0x4a>
  }

  *Value = lps22hb_from_lsb_to_degc(data_raw_temperature.i16bit);
 80046b4:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 80046b8:	4618      	mov	r0, r3
 80046ba:	f000 fa39 	bl	8004b30 <lps22hb_from_lsb_to_degc>
 80046be:	eef0 7a40 	vmov.f32	s15, s0
 80046c2:	683b      	ldr	r3, [r7, #0]
 80046c4:	edc3 7a00 	vstr	s15, [r3]

  return LPS22HB_OK;
 80046c8:	2300      	movs	r3, #0
}
 80046ca:	4618      	mov	r0, r3
 80046cc:	3710      	adds	r7, #16
 80046ce:	46bd      	mov	sp, r7
 80046d0:	bd80      	pop	{r7, pc}

080046d2 <LPS22HB_Write_Reg>:
 * @param  Reg address to be written
 * @param  Data value to be written
 * @retval 0 in case of success, an error code otherwise
 */
int32_t LPS22HB_Write_Reg(LPS22HB_Object_t *pObj, uint8_t Reg, uint8_t Data)
{
 80046d2:	b580      	push	{r7, lr}
 80046d4:	b082      	sub	sp, #8
 80046d6:	af00      	add	r7, sp, #0
 80046d8:	6078      	str	r0, [r7, #4]
 80046da:	460b      	mov	r3, r1
 80046dc:	70fb      	strb	r3, [r7, #3]
 80046de:	4613      	mov	r3, r2
 80046e0:	70bb      	strb	r3, [r7, #2]
  if (lps22hb_write_reg(&(pObj->Ctx), Reg, &Data, 1) != LPS22HB_OK)
 80046e2:	687b      	ldr	r3, [r7, #4]
 80046e4:	f103 001c 	add.w	r0, r3, #28
 80046e8:	1cba      	adds	r2, r7, #2
 80046ea:	78f9      	ldrb	r1, [r7, #3]
 80046ec:	2301      	movs	r3, #1
 80046ee:	f000 f9ee 	bl	8004ace <lps22hb_write_reg>
 80046f2:	4603      	mov	r3, r0
 80046f4:	2b00      	cmp	r3, #0
 80046f6:	d002      	beq.n	80046fe <LPS22HB_Write_Reg+0x2c>
  {
    return LPS22HB_ERROR;
 80046f8:	f04f 33ff 	mov.w	r3, #4294967295
 80046fc:	e000      	b.n	8004700 <LPS22HB_Write_Reg+0x2e>
  }

  return LPS22HB_OK;
 80046fe:	2300      	movs	r3, #0
}
 8004700:	4618      	mov	r0, r3
 8004702:	3708      	adds	r7, #8
 8004704:	46bd      	mov	sp, r7
 8004706:	bd80      	pop	{r7, pc}

08004708 <LPS22HB_GetOutputDataRate>:
 * @param  pObj the device pObj
 * @param  Odr the output data rate value
 * @retval 0 in case of success, an error code otherwise
 */
static int32_t LPS22HB_GetOutputDataRate(LPS22HB_Object_t *pObj, float *Odr)
{
 8004708:	b580      	push	{r7, lr}
 800470a:	b084      	sub	sp, #16
 800470c:	af00      	add	r7, sp, #0
 800470e:	6078      	str	r0, [r7, #4]
 8004710:	6039      	str	r1, [r7, #0]
  int32_t ret = LPS22HB_OK;
 8004712:	2300      	movs	r3, #0
 8004714:	60fb      	str	r3, [r7, #12]
  lps22hb_odr_t odr_low_level;

  if (lps22hb_data_rate_get(&(pObj->Ctx), &odr_low_level) != LPS22HB_OK)
 8004716:	687b      	ldr	r3, [r7, #4]
 8004718:	331c      	adds	r3, #28
 800471a:	f107 020b 	add.w	r2, r7, #11
 800471e:	4611      	mov	r1, r2
 8004720:	4618      	mov	r0, r3
 8004722:	f000 fa91 	bl	8004c48 <lps22hb_data_rate_get>
 8004726:	4603      	mov	r3, r0
 8004728:	2b00      	cmp	r3, #0
 800472a:	d002      	beq.n	8004732 <LPS22HB_GetOutputDataRate+0x2a>
  {
    return LPS22HB_ERROR;
 800472c:	f04f 33ff 	mov.w	r3, #4294967295
 8004730:	e031      	b.n	8004796 <LPS22HB_GetOutputDataRate+0x8e>
  }

  switch (odr_low_level)
 8004732:	7afb      	ldrb	r3, [r7, #11]
 8004734:	2b05      	cmp	r3, #5
 8004736:	d829      	bhi.n	800478c <LPS22HB_GetOutputDataRate+0x84>
 8004738:	a201      	add	r2, pc, #4	; (adr r2, 8004740 <LPS22HB_GetOutputDataRate+0x38>)
 800473a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800473e:	bf00      	nop
 8004740:	08004759 	.word	0x08004759
 8004744:	08004763 	.word	0x08004763
 8004748:	0800476d 	.word	0x0800476d
 800474c:	08004775 	.word	0x08004775
 8004750:	0800477d 	.word	0x0800477d
 8004754:	08004785 	.word	0x08004785
  {
    case LPS22HB_POWER_DOWN:
      *Odr = 0.0f;
 8004758:	683b      	ldr	r3, [r7, #0]
 800475a:	f04f 0200 	mov.w	r2, #0
 800475e:	601a      	str	r2, [r3, #0]
      break;
 8004760:	e018      	b.n	8004794 <LPS22HB_GetOutputDataRate+0x8c>

    case LPS22HB_ODR_1_Hz:
      *Odr = 1.0f;
 8004762:	683b      	ldr	r3, [r7, #0]
 8004764:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 8004768:	601a      	str	r2, [r3, #0]
      break;
 800476a:	e013      	b.n	8004794 <LPS22HB_GetOutputDataRate+0x8c>

    case LPS22HB_ODR_10_Hz:
      *Odr = 10.0f;
 800476c:	683b      	ldr	r3, [r7, #0]
 800476e:	4a0c      	ldr	r2, [pc, #48]	; (80047a0 <LPS22HB_GetOutputDataRate+0x98>)
 8004770:	601a      	str	r2, [r3, #0]
      break;
 8004772:	e00f      	b.n	8004794 <LPS22HB_GetOutputDataRate+0x8c>

    case LPS22HB_ODR_25_Hz:
      *Odr = 25.0f;
 8004774:	683b      	ldr	r3, [r7, #0]
 8004776:	4a0b      	ldr	r2, [pc, #44]	; (80047a4 <LPS22HB_GetOutputDataRate+0x9c>)
 8004778:	601a      	str	r2, [r3, #0]
      break;
 800477a:	e00b      	b.n	8004794 <LPS22HB_GetOutputDataRate+0x8c>

    case LPS22HB_ODR_50_Hz:
      *Odr = 50.0f;
 800477c:	683b      	ldr	r3, [r7, #0]
 800477e:	4a0a      	ldr	r2, [pc, #40]	; (80047a8 <LPS22HB_GetOutputDataRate+0xa0>)
 8004780:	601a      	str	r2, [r3, #0]
      break;
 8004782:	e007      	b.n	8004794 <LPS22HB_GetOutputDataRate+0x8c>

    case LPS22HB_ODR_75_Hz:
      *Odr = 75.0f;
 8004784:	683b      	ldr	r3, [r7, #0]
 8004786:	4a09      	ldr	r2, [pc, #36]	; (80047ac <LPS22HB_GetOutputDataRate+0xa4>)
 8004788:	601a      	str	r2, [r3, #0]
      break;
 800478a:	e003      	b.n	8004794 <LPS22HB_GetOutputDataRate+0x8c>

    default:
      ret = LPS22HB_ERROR;
 800478c:	f04f 33ff 	mov.w	r3, #4294967295
 8004790:	60fb      	str	r3, [r7, #12]
      break;
 8004792:	bf00      	nop
  }

  return ret;
 8004794:	68fb      	ldr	r3, [r7, #12]
}
 8004796:	4618      	mov	r0, r3
 8004798:	3710      	adds	r7, #16
 800479a:	46bd      	mov	sp, r7
 800479c:	bd80      	pop	{r7, pc}
 800479e:	bf00      	nop
 80047a0:	41200000 	.word	0x41200000
 80047a4:	41c80000 	.word	0x41c80000
 80047a8:	42480000 	.word	0x42480000
 80047ac:	42960000 	.word	0x42960000

080047b0 <LPS22HB_SetOutputDataRate_When_Enabled>:
 * @param  pObj the device pObj
 * @param  Odr the output data rate value to be set
 * @retval 0 in case of success, an error code otherwise
 */
static int32_t LPS22HB_SetOutputDataRate_When_Enabled(LPS22HB_Object_t *pObj, float Odr)
{
 80047b0:	b580      	push	{r7, lr}
 80047b2:	b084      	sub	sp, #16
 80047b4:	af00      	add	r7, sp, #0
 80047b6:	6078      	str	r0, [r7, #4]
 80047b8:	ed87 0a00 	vstr	s0, [r7]
  lps22hb_odr_t new_odr;

  new_odr = (Odr <=  1.0f) ? LPS22HB_ODR_1_Hz
            : (Odr <= 10.0f) ? LPS22HB_ODR_10_Hz
 80047bc:	edd7 7a00 	vldr	s15, [r7]
 80047c0:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 80047c4:	eef4 7ac7 	vcmpe.f32	s15, s14
 80047c8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80047cc:	d801      	bhi.n	80047d2 <LPS22HB_SetOutputDataRate_When_Enabled+0x22>
 80047ce:	2301      	movs	r3, #1
 80047d0:	e021      	b.n	8004816 <LPS22HB_SetOutputDataRate_When_Enabled+0x66>
 80047d2:	edd7 7a00 	vldr	s15, [r7]
 80047d6:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 80047da:	eef4 7ac7 	vcmpe.f32	s15, s14
 80047de:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80047e2:	d801      	bhi.n	80047e8 <LPS22HB_SetOutputDataRate_When_Enabled+0x38>
 80047e4:	2302      	movs	r3, #2
 80047e6:	e016      	b.n	8004816 <LPS22HB_SetOutputDataRate_When_Enabled+0x66>
 80047e8:	edd7 7a00 	vldr	s15, [r7]
 80047ec:	eeb3 7a09 	vmov.f32	s14, #57	; 0x41c80000  25.0
 80047f0:	eef4 7ac7 	vcmpe.f32	s15, s14
 80047f4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80047f8:	d801      	bhi.n	80047fe <LPS22HB_SetOutputDataRate_When_Enabled+0x4e>
 80047fa:	2303      	movs	r3, #3
 80047fc:	e00b      	b.n	8004816 <LPS22HB_SetOutputDataRate_When_Enabled+0x66>
 80047fe:	edd7 7a00 	vldr	s15, [r7]
 8004802:	ed9f 7a16 	vldr	s14, [pc, #88]	; 800485c <LPS22HB_SetOutputDataRate_When_Enabled+0xac>
 8004806:	eef4 7ac7 	vcmpe.f32	s15, s14
 800480a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800480e:	d801      	bhi.n	8004814 <LPS22HB_SetOutputDataRate_When_Enabled+0x64>
 8004810:	2304      	movs	r3, #4
 8004812:	e000      	b.n	8004816 <LPS22HB_SetOutputDataRate_When_Enabled+0x66>
 8004814:	2305      	movs	r3, #5
  new_odr = (Odr <=  1.0f) ? LPS22HB_ODR_1_Hz
 8004816:	73fb      	strb	r3, [r7, #15]
            : (Odr <= 25.0f) ? LPS22HB_ODR_25_Hz
            : (Odr <= 50.0f) ? LPS22HB_ODR_50_Hz
            :                  LPS22HB_ODR_75_Hz;

  if (lps22hb_data_rate_set(&(pObj->Ctx), new_odr) != LPS22HB_OK)
 8004818:	687b      	ldr	r3, [r7, #4]
 800481a:	331c      	adds	r3, #28
 800481c:	7bfa      	ldrb	r2, [r7, #15]
 800481e:	4611      	mov	r1, r2
 8004820:	4618      	mov	r0, r3
 8004822:	f000 f9eb 	bl	8004bfc <lps22hb_data_rate_set>
 8004826:	4603      	mov	r3, r0
 8004828:	2b00      	cmp	r3, #0
 800482a:	d002      	beq.n	8004832 <LPS22HB_SetOutputDataRate_When_Enabled+0x82>
  {
    return LPS22HB_ERROR;
 800482c:	f04f 33ff 	mov.w	r3, #4294967295
 8004830:	e00f      	b.n	8004852 <LPS22HB_SetOutputDataRate_When_Enabled+0xa2>
  }

  if (lps22hb_data_rate_get(&(pObj->Ctx), &pObj->last_odr) != LPS22HB_OK)
 8004832:	687b      	ldr	r3, [r7, #4]
 8004834:	f103 021c 	add.w	r2, r3, #28
 8004838:	687b      	ldr	r3, [r7, #4]
 800483a:	332b      	adds	r3, #43	; 0x2b
 800483c:	4619      	mov	r1, r3
 800483e:	4610      	mov	r0, r2
 8004840:	f000 fa02 	bl	8004c48 <lps22hb_data_rate_get>
 8004844:	4603      	mov	r3, r0
 8004846:	2b00      	cmp	r3, #0
 8004848:	d002      	beq.n	8004850 <LPS22HB_SetOutputDataRate_When_Enabled+0xa0>
  {
    return LPS22HB_ERROR;
 800484a:	f04f 33ff 	mov.w	r3, #4294967295
 800484e:	e000      	b.n	8004852 <LPS22HB_SetOutputDataRate_When_Enabled+0xa2>
  }

  return LPS22HB_OK;
 8004850:	2300      	movs	r3, #0
}
 8004852:	4618      	mov	r0, r3
 8004854:	3710      	adds	r7, #16
 8004856:	46bd      	mov	sp, r7
 8004858:	bd80      	pop	{r7, pc}
 800485a:	bf00      	nop
 800485c:	42480000 	.word	0x42480000

08004860 <LPS22HB_SetOutputDataRate_When_Disabled>:
 * @param  pObj the device pObj
 * @param  Odr the output data rate value to be set
 * @retval 0 in case of success, an error code otherwise
 */
static int32_t LPS22HB_SetOutputDataRate_When_Disabled(LPS22HB_Object_t *pObj, float Odr)
{
 8004860:	b480      	push	{r7}
 8004862:	b083      	sub	sp, #12
 8004864:	af00      	add	r7, sp, #0
 8004866:	6078      	str	r0, [r7, #4]
 8004868:	ed87 0a00 	vstr	s0, [r7]
  pObj->last_odr = (Odr <=  1.0f) ? LPS22HB_ODR_1_Hz
                   : (Odr <= 10.0f) ? LPS22HB_ODR_10_Hz
 800486c:	edd7 7a00 	vldr	s15, [r7]
 8004870:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8004874:	eef4 7ac7 	vcmpe.f32	s15, s14
 8004878:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800487c:	d801      	bhi.n	8004882 <LPS22HB_SetOutputDataRate_When_Disabled+0x22>
 800487e:	2301      	movs	r3, #1
 8004880:	e021      	b.n	80048c6 <LPS22HB_SetOutputDataRate_When_Disabled+0x66>
 8004882:	edd7 7a00 	vldr	s15, [r7]
 8004886:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 800488a:	eef4 7ac7 	vcmpe.f32	s15, s14
 800488e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004892:	d801      	bhi.n	8004898 <LPS22HB_SetOutputDataRate_When_Disabled+0x38>
 8004894:	2302      	movs	r3, #2
 8004896:	e016      	b.n	80048c6 <LPS22HB_SetOutputDataRate_When_Disabled+0x66>
 8004898:	edd7 7a00 	vldr	s15, [r7]
 800489c:	eeb3 7a09 	vmov.f32	s14, #57	; 0x41c80000  25.0
 80048a0:	eef4 7ac7 	vcmpe.f32	s15, s14
 80048a4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80048a8:	d801      	bhi.n	80048ae <LPS22HB_SetOutputDataRate_When_Disabled+0x4e>
 80048aa:	2303      	movs	r3, #3
 80048ac:	e00b      	b.n	80048c6 <LPS22HB_SetOutputDataRate_When_Disabled+0x66>
 80048ae:	edd7 7a00 	vldr	s15, [r7]
 80048b2:	ed9f 7a0a 	vldr	s14, [pc, #40]	; 80048dc <LPS22HB_SetOutputDataRate_When_Disabled+0x7c>
 80048b6:	eef4 7ac7 	vcmpe.f32	s15, s14
 80048ba:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80048be:	d801      	bhi.n	80048c4 <LPS22HB_SetOutputDataRate_When_Disabled+0x64>
 80048c0:	2304      	movs	r3, #4
 80048c2:	e000      	b.n	80048c6 <LPS22HB_SetOutputDataRate_When_Disabled+0x66>
 80048c4:	2305      	movs	r3, #5
  pObj->last_odr = (Odr <=  1.0f) ? LPS22HB_ODR_1_Hz
 80048c6:	687a      	ldr	r2, [r7, #4]
 80048c8:	f882 302b 	strb.w	r3, [r2, #43]	; 0x2b
                   : (Odr <= 25.0f) ? LPS22HB_ODR_25_Hz
                   : (Odr <= 50.0f) ? LPS22HB_ODR_50_Hz
                   :                  LPS22HB_ODR_75_Hz;

  return LPS22HB_OK;
 80048cc:	2300      	movs	r3, #0
}
 80048ce:	4618      	mov	r0, r3
 80048d0:	370c      	adds	r7, #12
 80048d2:	46bd      	mov	sp, r7
 80048d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048d8:	4770      	bx	lr
 80048da:	bf00      	nop
 80048dc:	42480000 	.word	0x42480000

080048e0 <LPS22HB_Initialize>:
 * @brief  Initialize the LPS22HB sensor
 * @param  pObj the device pObj
 * @retval 0 in case of success, an error code otherwise
 */
static int32_t LPS22HB_Initialize(LPS22HB_Object_t *pObj)
{
 80048e0:	b580      	push	{r7, lr}
 80048e2:	b082      	sub	sp, #8
 80048e4:	af00      	add	r7, sp, #0
 80048e6:	6078      	str	r0, [r7, #4]
  /* Set Power mode */
  if (lps22hb_low_power_set(&(pObj->Ctx), PROPERTY_ENABLE) != LPS22HB_OK)
 80048e8:	687b      	ldr	r3, [r7, #4]
 80048ea:	331c      	adds	r3, #28
 80048ec:	2101      	movs	r1, #1
 80048ee:	4618      	mov	r0, r3
 80048f0:	f000 fa21 	bl	8004d36 <lps22hb_low_power_set>
 80048f4:	4603      	mov	r3, r0
 80048f6:	2b00      	cmp	r3, #0
 80048f8:	d002      	beq.n	8004900 <LPS22HB_Initialize+0x20>
  {
    return LPS22HB_ERROR;
 80048fa:	f04f 33ff 	mov.w	r3, #4294967295
 80048fe:	e044      	b.n	800498a <LPS22HB_Initialize+0xaa>
  }

  /* Power down the device */
  if (lps22hb_data_rate_set(&(pObj->Ctx), LPS22HB_POWER_DOWN) != LPS22HB_OK)
 8004900:	687b      	ldr	r3, [r7, #4]
 8004902:	331c      	adds	r3, #28
 8004904:	2100      	movs	r1, #0
 8004906:	4618      	mov	r0, r3
 8004908:	f000 f978 	bl	8004bfc <lps22hb_data_rate_set>
 800490c:	4603      	mov	r3, r0
 800490e:	2b00      	cmp	r3, #0
 8004910:	d002      	beq.n	8004918 <LPS22HB_Initialize+0x38>
  {
    return LPS22HB_ERROR;
 8004912:	f04f 33ff 	mov.w	r3, #4294967295
 8004916:	e038      	b.n	800498a <LPS22HB_Initialize+0xaa>
  }

  /* Disable low-pass filter on LPS22HB pressure data */
  if (lps22hb_low_pass_filter_mode_set(&(pObj->Ctx), LPS22HB_LPF_ODR_DIV_9) != LPS22HB_OK)
 8004918:	687b      	ldr	r3, [r7, #4]
 800491a:	331c      	adds	r3, #28
 800491c:	2102      	movs	r1, #2
 800491e:	4618      	mov	r0, r3
 8004920:	f000 f946 	bl	8004bb0 <lps22hb_low_pass_filter_mode_set>
 8004924:	4603      	mov	r3, r0
 8004926:	2b00      	cmp	r3, #0
 8004928:	d002      	beq.n	8004930 <LPS22HB_Initialize+0x50>
  {
    return LPS22HB_ERROR;
 800492a:	f04f 33ff 	mov.w	r3, #4294967295
 800492e:	e02c      	b.n	800498a <LPS22HB_Initialize+0xaa>
  }

  if (lps22hb_block_data_update_set(&(pObj->Ctx), PROPERTY_ENABLE) != LPS22HB_OK)
 8004930:	687b      	ldr	r3, [r7, #4]
 8004932:	331c      	adds	r3, #28
 8004934:	2101      	movs	r1, #1
 8004936:	4618      	mov	r0, r3
 8004938:	f000 f914 	bl	8004b64 <lps22hb_block_data_update_set>
 800493c:	4603      	mov	r3, r0
 800493e:	2b00      	cmp	r3, #0
 8004940:	d002      	beq.n	8004948 <LPS22HB_Initialize+0x68>
  {
    return LPS22HB_ERROR;
 8004942:	f04f 33ff 	mov.w	r3, #4294967295
 8004946:	e020      	b.n	800498a <LPS22HB_Initialize+0xaa>
  }

  if (pObj->IO.BusType == LPS22HB_I2C_BUS) /* I2C */
 8004948:	687b      	ldr	r3, [r7, #4]
 800494a:	689b      	ldr	r3, [r3, #8]
 800494c:	2b00      	cmp	r3, #0
 800494e:	d10b      	bne.n	8004968 <LPS22HB_Initialize+0x88>
  {
    if (lps22hb_auto_add_inc_set(&(pObj->Ctx), PROPERTY_DISABLE) != LPS22HB_OK)
 8004950:	687b      	ldr	r3, [r7, #4]
 8004952:	331c      	adds	r3, #28
 8004954:	2100      	movs	r1, #0
 8004956:	4618      	mov	r0, r3
 8004958:	f000 fa13 	bl	8004d82 <lps22hb_auto_add_inc_set>
 800495c:	4603      	mov	r3, r0
 800495e:	2b00      	cmp	r3, #0
 8004960:	d00e      	beq.n	8004980 <LPS22HB_Initialize+0xa0>
    {
      return LPS22HB_ERROR;
 8004962:	f04f 33ff 	mov.w	r3, #4294967295
 8004966:	e010      	b.n	800498a <LPS22HB_Initialize+0xaa>
    }
  }
  else /* SPI 4-Wires or SPI 3-Wires */
  {
    if (lps22hb_auto_add_inc_set(&(pObj->Ctx), PROPERTY_ENABLE) != LPS22HB_OK)
 8004968:	687b      	ldr	r3, [r7, #4]
 800496a:	331c      	adds	r3, #28
 800496c:	2101      	movs	r1, #1
 800496e:	4618      	mov	r0, r3
 8004970:	f000 fa07 	bl	8004d82 <lps22hb_auto_add_inc_set>
 8004974:	4603      	mov	r3, r0
 8004976:	2b00      	cmp	r3, #0
 8004978:	d002      	beq.n	8004980 <LPS22HB_Initialize+0xa0>
    {
      return LPS22HB_ERROR;
 800497a:	f04f 33ff 	mov.w	r3, #4294967295
 800497e:	e004      	b.n	800498a <LPS22HB_Initialize+0xaa>
    }
  }

  pObj->last_odr = LPS22HB_ODR_25_Hz;
 8004980:	687b      	ldr	r3, [r7, #4]
 8004982:	2203      	movs	r2, #3
 8004984:	f883 202b 	strb.w	r2, [r3, #43]	; 0x2b

  return LPS22HB_OK;
 8004988:	2300      	movs	r3, #0
}
 800498a:	4618      	mov	r0, r3
 800498c:	3708      	adds	r7, #8
 800498e:	46bd      	mov	sp, r7
 8004990:	bd80      	pop	{r7, pc}

08004992 <ReadRegWrap>:
 * @param  pData the stored data pointer
 * @param  Length the length
 * @retval 0 in case of success, an error code otherwise
 */
static int32_t ReadRegWrap(void *Handle, uint8_t Reg, uint8_t *pData, uint16_t Length)
{
 8004992:	b590      	push	{r4, r7, lr}
 8004994:	b089      	sub	sp, #36	; 0x24
 8004996:	af00      	add	r7, sp, #0
 8004998:	60f8      	str	r0, [r7, #12]
 800499a:	607a      	str	r2, [r7, #4]
 800499c:	461a      	mov	r2, r3
 800499e:	460b      	mov	r3, r1
 80049a0:	72fb      	strb	r3, [r7, #11]
 80049a2:	4613      	mov	r3, r2
 80049a4:	813b      	strh	r3, [r7, #8]
  uint16_t i;
  int32_t ret = LPS22HB_OK;
 80049a6:	2300      	movs	r3, #0
 80049a8:	61bb      	str	r3, [r7, #24]
  LPS22HB_Object_t *pObj = (LPS22HB_Object_t *)Handle;
 80049aa:	68fb      	ldr	r3, [r7, #12]
 80049ac:	617b      	str	r3, [r7, #20]

  if (pObj->IO.BusType == LPS22HB_I2C_BUS) /* I2C */
 80049ae:	697b      	ldr	r3, [r7, #20]
 80049b0:	689b      	ldr	r3, [r3, #8]
 80049b2:	2b00      	cmp	r3, #0
 80049b4:	d121      	bne.n	80049fa <ReadRegWrap+0x68>
  {
    for (i = 0; i < Length; i++)
 80049b6:	2300      	movs	r3, #0
 80049b8:	83fb      	strh	r3, [r7, #30]
 80049ba:	e018      	b.n	80049ee <ReadRegWrap+0x5c>
    {
      ret = pObj->IO.ReadReg(pObj->IO.Address, (Reg + i), &pData[i], 1);
 80049bc:	697b      	ldr	r3, [r7, #20]
 80049be:	695c      	ldr	r4, [r3, #20]
 80049c0:	697b      	ldr	r3, [r7, #20]
 80049c2:	7b1b      	ldrb	r3, [r3, #12]
 80049c4:	b298      	uxth	r0, r3
 80049c6:	7afb      	ldrb	r3, [r7, #11]
 80049c8:	b29a      	uxth	r2, r3
 80049ca:	8bfb      	ldrh	r3, [r7, #30]
 80049cc:	4413      	add	r3, r2
 80049ce:	b299      	uxth	r1, r3
 80049d0:	8bfb      	ldrh	r3, [r7, #30]
 80049d2:	687a      	ldr	r2, [r7, #4]
 80049d4:	441a      	add	r2, r3
 80049d6:	2301      	movs	r3, #1
 80049d8:	47a0      	blx	r4
 80049da:	61b8      	str	r0, [r7, #24]
      if (ret != LPS22HB_OK)
 80049dc:	69bb      	ldr	r3, [r7, #24]
 80049de:	2b00      	cmp	r3, #0
 80049e0:	d002      	beq.n	80049e8 <ReadRegWrap+0x56>
      {
        return LPS22HB_ERROR;
 80049e2:	f04f 33ff 	mov.w	r3, #4294967295
 80049e6:	e013      	b.n	8004a10 <ReadRegWrap+0x7e>
    for (i = 0; i < Length; i++)
 80049e8:	8bfb      	ldrh	r3, [r7, #30]
 80049ea:	3301      	adds	r3, #1
 80049ec:	83fb      	strh	r3, [r7, #30]
 80049ee:	8bfa      	ldrh	r2, [r7, #30]
 80049f0:	893b      	ldrh	r3, [r7, #8]
 80049f2:	429a      	cmp	r2, r3
 80049f4:	d3e2      	bcc.n	80049bc <ReadRegWrap+0x2a>
      }
    }

    return ret;
 80049f6:	69bb      	ldr	r3, [r7, #24]
 80049f8:	e00a      	b.n	8004a10 <ReadRegWrap+0x7e>
  }
  else /* SPI 4-Wires or SPI 3-Wires */
  {
    return pObj->IO.ReadReg(pObj->IO.Address, Reg, pData, Length);
 80049fa:	697b      	ldr	r3, [r7, #20]
 80049fc:	695c      	ldr	r4, [r3, #20]
 80049fe:	697b      	ldr	r3, [r7, #20]
 8004a00:	7b1b      	ldrb	r3, [r3, #12]
 8004a02:	b298      	uxth	r0, r3
 8004a04:	7afb      	ldrb	r3, [r7, #11]
 8004a06:	b299      	uxth	r1, r3
 8004a08:	893b      	ldrh	r3, [r7, #8]
 8004a0a:	687a      	ldr	r2, [r7, #4]
 8004a0c:	47a0      	blx	r4
 8004a0e:	4603      	mov	r3, r0
  }
}
 8004a10:	4618      	mov	r0, r3
 8004a12:	3724      	adds	r7, #36	; 0x24
 8004a14:	46bd      	mov	sp, r7
 8004a16:	bd90      	pop	{r4, r7, pc}

08004a18 <WriteRegWrap>:
 * @param  pData the stored data pointer
 * @param  Length the length
 * @retval 0 in case of success, an error code otherwise
 */
static int32_t WriteRegWrap(void *Handle, uint8_t Reg, uint8_t *pData, uint16_t Length)
{
 8004a18:	b590      	push	{r4, r7, lr}
 8004a1a:	b089      	sub	sp, #36	; 0x24
 8004a1c:	af00      	add	r7, sp, #0
 8004a1e:	60f8      	str	r0, [r7, #12]
 8004a20:	607a      	str	r2, [r7, #4]
 8004a22:	461a      	mov	r2, r3
 8004a24:	460b      	mov	r3, r1
 8004a26:	72fb      	strb	r3, [r7, #11]
 8004a28:	4613      	mov	r3, r2
 8004a2a:	813b      	strh	r3, [r7, #8]
  uint16_t i;
  int32_t ret = LPS22HB_OK;
 8004a2c:	2300      	movs	r3, #0
 8004a2e:	61bb      	str	r3, [r7, #24]
  LPS22HB_Object_t *pObj = (LPS22HB_Object_t *)Handle;
 8004a30:	68fb      	ldr	r3, [r7, #12]
 8004a32:	617b      	str	r3, [r7, #20]

  if (pObj->IO.BusType == LPS22HB_I2C_BUS) /* I2C */
 8004a34:	697b      	ldr	r3, [r7, #20]
 8004a36:	689b      	ldr	r3, [r3, #8]
 8004a38:	2b00      	cmp	r3, #0
 8004a3a:	d121      	bne.n	8004a80 <WriteRegWrap+0x68>
  {
    for (i = 0; i < Length; i++)
 8004a3c:	2300      	movs	r3, #0
 8004a3e:	83fb      	strh	r3, [r7, #30]
 8004a40:	e018      	b.n	8004a74 <WriteRegWrap+0x5c>
    {
      ret = pObj->IO.WriteReg(pObj->IO.Address, (Reg + i), &pData[i], 1);
 8004a42:	697b      	ldr	r3, [r7, #20]
 8004a44:	691c      	ldr	r4, [r3, #16]
 8004a46:	697b      	ldr	r3, [r7, #20]
 8004a48:	7b1b      	ldrb	r3, [r3, #12]
 8004a4a:	b298      	uxth	r0, r3
 8004a4c:	7afb      	ldrb	r3, [r7, #11]
 8004a4e:	b29a      	uxth	r2, r3
 8004a50:	8bfb      	ldrh	r3, [r7, #30]
 8004a52:	4413      	add	r3, r2
 8004a54:	b299      	uxth	r1, r3
 8004a56:	8bfb      	ldrh	r3, [r7, #30]
 8004a58:	687a      	ldr	r2, [r7, #4]
 8004a5a:	441a      	add	r2, r3
 8004a5c:	2301      	movs	r3, #1
 8004a5e:	47a0      	blx	r4
 8004a60:	61b8      	str	r0, [r7, #24]
      if (ret != LPS22HB_OK)
 8004a62:	69bb      	ldr	r3, [r7, #24]
 8004a64:	2b00      	cmp	r3, #0
 8004a66:	d002      	beq.n	8004a6e <WriteRegWrap+0x56>
      {
        return LPS22HB_ERROR;
 8004a68:	f04f 33ff 	mov.w	r3, #4294967295
 8004a6c:	e013      	b.n	8004a96 <WriteRegWrap+0x7e>
    for (i = 0; i < Length; i++)
 8004a6e:	8bfb      	ldrh	r3, [r7, #30]
 8004a70:	3301      	adds	r3, #1
 8004a72:	83fb      	strh	r3, [r7, #30]
 8004a74:	8bfa      	ldrh	r2, [r7, #30]
 8004a76:	893b      	ldrh	r3, [r7, #8]
 8004a78:	429a      	cmp	r2, r3
 8004a7a:	d3e2      	bcc.n	8004a42 <WriteRegWrap+0x2a>
      }
    }

    return ret;
 8004a7c:	69bb      	ldr	r3, [r7, #24]
 8004a7e:	e00a      	b.n	8004a96 <WriteRegWrap+0x7e>
  }
  else /* SPI 4-Wires or SPI 3-Wires */
  {
    return pObj->IO.WriteReg(pObj->IO.Address, Reg, pData, Length);
 8004a80:	697b      	ldr	r3, [r7, #20]
 8004a82:	691c      	ldr	r4, [r3, #16]
 8004a84:	697b      	ldr	r3, [r7, #20]
 8004a86:	7b1b      	ldrb	r3, [r3, #12]
 8004a88:	b298      	uxth	r0, r3
 8004a8a:	7afb      	ldrb	r3, [r7, #11]
 8004a8c:	b299      	uxth	r1, r3
 8004a8e:	893b      	ldrh	r3, [r7, #8]
 8004a90:	687a      	ldr	r2, [r7, #4]
 8004a92:	47a0      	blx	r4
 8004a94:	4603      	mov	r3, r0
  }
}
 8004a96:	4618      	mov	r0, r3
 8004a98:	3724      	adds	r7, #36	; 0x24
 8004a9a:	46bd      	mov	sp, r7
 8004a9c:	bd90      	pop	{r4, r7, pc}

08004a9e <lps22hb_read_reg>:
  * @retval       interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lps22hb_read_reg(stmdev_ctx_t* ctx, uint8_t reg, uint8_t* data,
                         uint16_t len)
{
 8004a9e:	b590      	push	{r4, r7, lr}
 8004aa0:	b087      	sub	sp, #28
 8004aa2:	af00      	add	r7, sp, #0
 8004aa4:	60f8      	str	r0, [r7, #12]
 8004aa6:	607a      	str	r2, [r7, #4]
 8004aa8:	461a      	mov	r2, r3
 8004aaa:	460b      	mov	r3, r1
 8004aac:	72fb      	strb	r3, [r7, #11]
 8004aae:	4613      	mov	r3, r2
 8004ab0:	813b      	strh	r3, [r7, #8]
  int32_t ret;
  ret = ctx->read_reg(ctx->handle, reg, data, len);
 8004ab2:	68fb      	ldr	r3, [r7, #12]
 8004ab4:	685c      	ldr	r4, [r3, #4]
 8004ab6:	68fb      	ldr	r3, [r7, #12]
 8004ab8:	6898      	ldr	r0, [r3, #8]
 8004aba:	893b      	ldrh	r3, [r7, #8]
 8004abc:	7af9      	ldrb	r1, [r7, #11]
 8004abe:	687a      	ldr	r2, [r7, #4]
 8004ac0:	47a0      	blx	r4
 8004ac2:	6178      	str	r0, [r7, #20]
  return ret;
 8004ac4:	697b      	ldr	r3, [r7, #20]
}
 8004ac6:	4618      	mov	r0, r3
 8004ac8:	371c      	adds	r7, #28
 8004aca:	46bd      	mov	sp, r7
 8004acc:	bd90      	pop	{r4, r7, pc}

08004ace <lps22hb_write_reg>:
  * @retval       interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lps22hb_write_reg(stmdev_ctx_t* ctx, uint8_t reg, uint8_t* data,
                          uint16_t len)
{
 8004ace:	b590      	push	{r4, r7, lr}
 8004ad0:	b087      	sub	sp, #28
 8004ad2:	af00      	add	r7, sp, #0
 8004ad4:	60f8      	str	r0, [r7, #12]
 8004ad6:	607a      	str	r2, [r7, #4]
 8004ad8:	461a      	mov	r2, r3
 8004ada:	460b      	mov	r3, r1
 8004adc:	72fb      	strb	r3, [r7, #11]
 8004ade:	4613      	mov	r3, r2
 8004ae0:	813b      	strh	r3, [r7, #8]
  int32_t ret;
  ret = ctx->write_reg(ctx->handle, reg, data, len);
 8004ae2:	68fb      	ldr	r3, [r7, #12]
 8004ae4:	681c      	ldr	r4, [r3, #0]
 8004ae6:	68fb      	ldr	r3, [r7, #12]
 8004ae8:	6898      	ldr	r0, [r3, #8]
 8004aea:	893b      	ldrh	r3, [r7, #8]
 8004aec:	7af9      	ldrb	r1, [r7, #11]
 8004aee:	687a      	ldr	r2, [r7, #4]
 8004af0:	47a0      	blx	r4
 8004af2:	6178      	str	r0, [r7, #20]
  return ret;
 8004af4:	697b      	ldr	r3, [r7, #20]
}
 8004af6:	4618      	mov	r0, r3
 8004af8:	371c      	adds	r7, #28
 8004afa:	46bd      	mov	sp, r7
 8004afc:	bd90      	pop	{r4, r7, pc}
	...

08004b00 <lps22hb_from_lsb_to_hpa>:
  * @{
  *
  */

float_t lps22hb_from_lsb_to_hpa(int32_t lsb)
{
 8004b00:	b480      	push	{r7}
 8004b02:	b083      	sub	sp, #12
 8004b04:	af00      	add	r7, sp, #0
 8004b06:	6078      	str	r0, [r7, #4]
  return ( (float_t)lsb / 4096.0f );
 8004b08:	687b      	ldr	r3, [r7, #4]
 8004b0a:	ee07 3a90 	vmov	s15, r3
 8004b0e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8004b12:	ed9f 7a06 	vldr	s14, [pc, #24]	; 8004b2c <lps22hb_from_lsb_to_hpa+0x2c>
 8004b16:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8004b1a:	eef0 7a66 	vmov.f32	s15, s13
}
 8004b1e:	eeb0 0a67 	vmov.f32	s0, s15
 8004b22:	370c      	adds	r7, #12
 8004b24:	46bd      	mov	sp, r7
 8004b26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b2a:	4770      	bx	lr
 8004b2c:	45800000 	.word	0x45800000

08004b30 <lps22hb_from_lsb_to_degc>:

float_t lps22hb_from_lsb_to_degc(int16_t lsb)
{
 8004b30:	b480      	push	{r7}
 8004b32:	b083      	sub	sp, #12
 8004b34:	af00      	add	r7, sp, #0
 8004b36:	4603      	mov	r3, r0
 8004b38:	80fb      	strh	r3, [r7, #6]
  return ( (float_t)lsb / 100.0f );
 8004b3a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8004b3e:	ee07 3a90 	vmov	s15, r3
 8004b42:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8004b46:	ed9f 7a06 	vldr	s14, [pc, #24]	; 8004b60 <lps22hb_from_lsb_to_degc+0x30>
 8004b4a:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8004b4e:	eef0 7a66 	vmov.f32	s15, s13
}
 8004b52:	eeb0 0a67 	vmov.f32	s0, s15
 8004b56:	370c      	adds	r7, #12
 8004b58:	46bd      	mov	sp, r7
 8004b5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b5e:	4770      	bx	lr
 8004b60:	42c80000 	.word	0x42c80000

08004b64 <lps22hb_block_data_update_set>:
  * @param  val    Change the values of bdu in reg CTRL_REG1
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lps22hb_block_data_update_set(stmdev_ctx_t *ctx, uint8_t val)
{
 8004b64:	b580      	push	{r7, lr}
 8004b66:	b084      	sub	sp, #16
 8004b68:	af00      	add	r7, sp, #0
 8004b6a:	6078      	str	r0, [r7, #4]
 8004b6c:	460b      	mov	r3, r1
 8004b6e:	70fb      	strb	r3, [r7, #3]
  lps22hb_ctrl_reg1_t ctrl_reg1;
  int32_t ret;

  ret = lps22hb_read_reg(ctx, LPS22HB_CTRL_REG1, (uint8_t*)&ctrl_reg1, 1);
 8004b70:	f107 0208 	add.w	r2, r7, #8
 8004b74:	2301      	movs	r3, #1
 8004b76:	2110      	movs	r1, #16
 8004b78:	6878      	ldr	r0, [r7, #4]
 8004b7a:	f7ff ff90 	bl	8004a9e <lps22hb_read_reg>
 8004b7e:	60f8      	str	r0, [r7, #12]
  if(ret == 0){
 8004b80:	68fb      	ldr	r3, [r7, #12]
 8004b82:	2b00      	cmp	r3, #0
 8004b84:	d10f      	bne.n	8004ba6 <lps22hb_block_data_update_set+0x42>
    ctrl_reg1.bdu = val;
 8004b86:	78fb      	ldrb	r3, [r7, #3]
 8004b88:	f003 0301 	and.w	r3, r3, #1
 8004b8c:	b2da      	uxtb	r2, r3
 8004b8e:	7a3b      	ldrb	r3, [r7, #8]
 8004b90:	f362 0341 	bfi	r3, r2, #1, #1
 8004b94:	723b      	strb	r3, [r7, #8]
    ret = lps22hb_write_reg(ctx, LPS22HB_CTRL_REG1, (uint8_t*)&ctrl_reg1, 1);
 8004b96:	f107 0208 	add.w	r2, r7, #8
 8004b9a:	2301      	movs	r3, #1
 8004b9c:	2110      	movs	r1, #16
 8004b9e:	6878      	ldr	r0, [r7, #4]
 8004ba0:	f7ff ff95 	bl	8004ace <lps22hb_write_reg>
 8004ba4:	60f8      	str	r0, [r7, #12]
  }
  return ret;
 8004ba6:	68fb      	ldr	r3, [r7, #12]
}
 8004ba8:	4618      	mov	r0, r3
 8004baa:	3710      	adds	r7, #16
 8004bac:	46bd      	mov	sp, r7
 8004bae:	bd80      	pop	{r7, pc}

08004bb0 <lps22hb_low_pass_filter_mode_set>:
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lps22hb_low_pass_filter_mode_set(stmdev_ctx_t *ctx,
                                          lps22hb_lpfp_t val)
{
 8004bb0:	b580      	push	{r7, lr}
 8004bb2:	b084      	sub	sp, #16
 8004bb4:	af00      	add	r7, sp, #0
 8004bb6:	6078      	str	r0, [r7, #4]
 8004bb8:	460b      	mov	r3, r1
 8004bba:	70fb      	strb	r3, [r7, #3]
  lps22hb_ctrl_reg1_t ctrl_reg1;
  int32_t ret;

  ret = lps22hb_read_reg(ctx, LPS22HB_CTRL_REG1, (uint8_t*)&ctrl_reg1, 1);
 8004bbc:	f107 0208 	add.w	r2, r7, #8
 8004bc0:	2301      	movs	r3, #1
 8004bc2:	2110      	movs	r1, #16
 8004bc4:	6878      	ldr	r0, [r7, #4]
 8004bc6:	f7ff ff6a 	bl	8004a9e <lps22hb_read_reg>
 8004bca:	60f8      	str	r0, [r7, #12]
  if(ret == 0){
 8004bcc:	68fb      	ldr	r3, [r7, #12]
 8004bce:	2b00      	cmp	r3, #0
 8004bd0:	d10f      	bne.n	8004bf2 <lps22hb_low_pass_filter_mode_set+0x42>
    ctrl_reg1.lpfp = (uint8_t)val;
 8004bd2:	78fb      	ldrb	r3, [r7, #3]
 8004bd4:	f003 0303 	and.w	r3, r3, #3
 8004bd8:	b2da      	uxtb	r2, r3
 8004bda:	7a3b      	ldrb	r3, [r7, #8]
 8004bdc:	f362 0383 	bfi	r3, r2, #2, #2
 8004be0:	723b      	strb	r3, [r7, #8]
    ret = lps22hb_write_reg(ctx, LPS22HB_CTRL_REG1, (uint8_t*)&ctrl_reg1, 1);
 8004be2:	f107 0208 	add.w	r2, r7, #8
 8004be6:	2301      	movs	r3, #1
 8004be8:	2110      	movs	r1, #16
 8004bea:	6878      	ldr	r0, [r7, #4]
 8004bec:	f7ff ff6f 	bl	8004ace <lps22hb_write_reg>
 8004bf0:	60f8      	str	r0, [r7, #12]
  }
  return ret;
 8004bf2:	68fb      	ldr	r3, [r7, #12]
}
 8004bf4:	4618      	mov	r0, r3
 8004bf6:	3710      	adds	r7, #16
 8004bf8:	46bd      	mov	sp, r7
 8004bfa:	bd80      	pop	{r7, pc}

08004bfc <lps22hb_data_rate_set>:
  * @param  val    Change the values of odr in reg CTRL_REG1
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lps22hb_data_rate_set(stmdev_ctx_t *ctx, lps22hb_odr_t val)
{
 8004bfc:	b580      	push	{r7, lr}
 8004bfe:	b084      	sub	sp, #16
 8004c00:	af00      	add	r7, sp, #0
 8004c02:	6078      	str	r0, [r7, #4]
 8004c04:	460b      	mov	r3, r1
 8004c06:	70fb      	strb	r3, [r7, #3]
  lps22hb_ctrl_reg1_t ctrl_reg1;
  int32_t ret;

  ret = lps22hb_read_reg(ctx, LPS22HB_CTRL_REG1, (uint8_t*)&ctrl_reg1, 1);
 8004c08:	f107 0208 	add.w	r2, r7, #8
 8004c0c:	2301      	movs	r3, #1
 8004c0e:	2110      	movs	r1, #16
 8004c10:	6878      	ldr	r0, [r7, #4]
 8004c12:	f7ff ff44 	bl	8004a9e <lps22hb_read_reg>
 8004c16:	60f8      	str	r0, [r7, #12]
  if(ret == 0){
 8004c18:	68fb      	ldr	r3, [r7, #12]
 8004c1a:	2b00      	cmp	r3, #0
 8004c1c:	d10f      	bne.n	8004c3e <lps22hb_data_rate_set+0x42>
    ctrl_reg1.odr = (uint8_t)val;
 8004c1e:	78fb      	ldrb	r3, [r7, #3]
 8004c20:	f003 0307 	and.w	r3, r3, #7
 8004c24:	b2da      	uxtb	r2, r3
 8004c26:	7a3b      	ldrb	r3, [r7, #8]
 8004c28:	f362 1306 	bfi	r3, r2, #4, #3
 8004c2c:	723b      	strb	r3, [r7, #8]
    ret = lps22hb_write_reg(ctx, LPS22HB_CTRL_REG1, (uint8_t*)&ctrl_reg1, 1);
 8004c2e:	f107 0208 	add.w	r2, r7, #8
 8004c32:	2301      	movs	r3, #1
 8004c34:	2110      	movs	r1, #16
 8004c36:	6878      	ldr	r0, [r7, #4]
 8004c38:	f7ff ff49 	bl	8004ace <lps22hb_write_reg>
 8004c3c:	60f8      	str	r0, [r7, #12]
  }
  return ret;
 8004c3e:	68fb      	ldr	r3, [r7, #12]
}
 8004c40:	4618      	mov	r0, r3
 8004c42:	3710      	adds	r7, #16
 8004c44:	46bd      	mov	sp, r7
 8004c46:	bd80      	pop	{r7, pc}

08004c48 <lps22hb_data_rate_get>:
  * @param  val    Get the values of odr in reg CTRL_REG1
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lps22hb_data_rate_get(stmdev_ctx_t *ctx, lps22hb_odr_t *val)
{
 8004c48:	b580      	push	{r7, lr}
 8004c4a:	b084      	sub	sp, #16
 8004c4c:	af00      	add	r7, sp, #0
 8004c4e:	6078      	str	r0, [r7, #4]
 8004c50:	6039      	str	r1, [r7, #0]
  lps22hb_ctrl_reg1_t ctrl_reg1;
  int32_t ret;

  ret = lps22hb_read_reg(ctx, LPS22HB_CTRL_REG1, (uint8_t*)&ctrl_reg1, 1);
 8004c52:	f107 0208 	add.w	r2, r7, #8
 8004c56:	2301      	movs	r3, #1
 8004c58:	2110      	movs	r1, #16
 8004c5a:	6878      	ldr	r0, [r7, #4]
 8004c5c:	f7ff ff1f 	bl	8004a9e <lps22hb_read_reg>
 8004c60:	60f8      	str	r0, [r7, #12]
  switch (ctrl_reg1.odr){
 8004c62:	7a3b      	ldrb	r3, [r7, #8]
 8004c64:	f3c3 1302 	ubfx	r3, r3, #4, #3
 8004c68:	b2db      	uxtb	r3, r3
 8004c6a:	2b05      	cmp	r3, #5
 8004c6c:	d826      	bhi.n	8004cbc <lps22hb_data_rate_get+0x74>
 8004c6e:	a201      	add	r2, pc, #4	; (adr r2, 8004c74 <lps22hb_data_rate_get+0x2c>)
 8004c70:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004c74:	08004c8d 	.word	0x08004c8d
 8004c78:	08004c95 	.word	0x08004c95
 8004c7c:	08004c9d 	.word	0x08004c9d
 8004c80:	08004ca5 	.word	0x08004ca5
 8004c84:	08004cad 	.word	0x08004cad
 8004c88:	08004cb5 	.word	0x08004cb5
    case LPS22HB_POWER_DOWN:
      *val = LPS22HB_POWER_DOWN;
 8004c8c:	683b      	ldr	r3, [r7, #0]
 8004c8e:	2200      	movs	r2, #0
 8004c90:	701a      	strb	r2, [r3, #0]
      break;
 8004c92:	e017      	b.n	8004cc4 <lps22hb_data_rate_get+0x7c>
    case LPS22HB_ODR_1_Hz:
      *val = LPS22HB_ODR_1_Hz;
 8004c94:	683b      	ldr	r3, [r7, #0]
 8004c96:	2201      	movs	r2, #1
 8004c98:	701a      	strb	r2, [r3, #0]
      break;
 8004c9a:	e013      	b.n	8004cc4 <lps22hb_data_rate_get+0x7c>
    case LPS22HB_ODR_10_Hz:
      *val = LPS22HB_ODR_10_Hz;
 8004c9c:	683b      	ldr	r3, [r7, #0]
 8004c9e:	2202      	movs	r2, #2
 8004ca0:	701a      	strb	r2, [r3, #0]
      break;
 8004ca2:	e00f      	b.n	8004cc4 <lps22hb_data_rate_get+0x7c>
    case LPS22HB_ODR_25_Hz:
      *val = LPS22HB_ODR_25_Hz;
 8004ca4:	683b      	ldr	r3, [r7, #0]
 8004ca6:	2203      	movs	r2, #3
 8004ca8:	701a      	strb	r2, [r3, #0]
      break;
 8004caa:	e00b      	b.n	8004cc4 <lps22hb_data_rate_get+0x7c>
    case LPS22HB_ODR_50_Hz:
      *val = LPS22HB_ODR_50_Hz;
 8004cac:	683b      	ldr	r3, [r7, #0]
 8004cae:	2204      	movs	r2, #4
 8004cb0:	701a      	strb	r2, [r3, #0]
      break;
 8004cb2:	e007      	b.n	8004cc4 <lps22hb_data_rate_get+0x7c>
    case LPS22HB_ODR_75_Hz:
      *val = LPS22HB_ODR_75_Hz;
 8004cb4:	683b      	ldr	r3, [r7, #0]
 8004cb6:	2205      	movs	r2, #5
 8004cb8:	701a      	strb	r2, [r3, #0]
      break;
 8004cba:	e003      	b.n	8004cc4 <lps22hb_data_rate_get+0x7c>
    default:
      *val = LPS22HB_ODR_1_Hz;
 8004cbc:	683b      	ldr	r3, [r7, #0]
 8004cbe:	2201      	movs	r2, #1
 8004cc0:	701a      	strb	r2, [r3, #0]
      break;
 8004cc2:	bf00      	nop
  }

  return ret;
 8004cc4:	68fb      	ldr	r3, [r7, #12]
}
 8004cc6:	4618      	mov	r0, r3
 8004cc8:	3710      	adds	r7, #16
 8004cca:	46bd      	mov	sp, r7
 8004ccc:	bd80      	pop	{r7, pc}
 8004cce:	bf00      	nop

08004cd0 <lps22hb_pressure_raw_get>:
  * @param  buff   Buffer that stores data read
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lps22hb_pressure_raw_get(stmdev_ctx_t *ctx, uint8_t *buff)
{
 8004cd0:	b580      	push	{r7, lr}
 8004cd2:	b084      	sub	sp, #16
 8004cd4:	af00      	add	r7, sp, #0
 8004cd6:	6078      	str	r0, [r7, #4]
 8004cd8:	6039      	str	r1, [r7, #0]
  int32_t ret;
  ret =  lps22hb_read_reg(ctx, LPS22HB_PRESS_OUT_XL, buff, 3);
 8004cda:	2303      	movs	r3, #3
 8004cdc:	683a      	ldr	r2, [r7, #0]
 8004cde:	2128      	movs	r1, #40	; 0x28
 8004ce0:	6878      	ldr	r0, [r7, #4]
 8004ce2:	f7ff fedc 	bl	8004a9e <lps22hb_read_reg>
 8004ce6:	60f8      	str	r0, [r7, #12]
  return ret;
 8004ce8:	68fb      	ldr	r3, [r7, #12]
}
 8004cea:	4618      	mov	r0, r3
 8004cec:	3710      	adds	r7, #16
 8004cee:	46bd      	mov	sp, r7
 8004cf0:	bd80      	pop	{r7, pc}

08004cf2 <lps22hb_temperature_raw_get>:
  * @param  buff   Buffer that stores data read.
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lps22hb_temperature_raw_get(stmdev_ctx_t *ctx, uint8_t *buff)
{
 8004cf2:	b580      	push	{r7, lr}
 8004cf4:	b084      	sub	sp, #16
 8004cf6:	af00      	add	r7, sp, #0
 8004cf8:	6078      	str	r0, [r7, #4]
 8004cfa:	6039      	str	r1, [r7, #0]
  int32_t ret;
  ret =  lps22hb_read_reg(ctx, LPS22HB_TEMP_OUT_L, (uint8_t*) buff, 2);
 8004cfc:	2302      	movs	r3, #2
 8004cfe:	683a      	ldr	r2, [r7, #0]
 8004d00:	212b      	movs	r1, #43	; 0x2b
 8004d02:	6878      	ldr	r0, [r7, #4]
 8004d04:	f7ff fecb 	bl	8004a9e <lps22hb_read_reg>
 8004d08:	60f8      	str	r0, [r7, #12]
  return ret;
 8004d0a:	68fb      	ldr	r3, [r7, #12]
}
 8004d0c:	4618      	mov	r0, r3
 8004d0e:	3710      	adds	r7, #16
 8004d10:	46bd      	mov	sp, r7
 8004d12:	bd80      	pop	{r7, pc}

08004d14 <lps22hb_device_id_get>:
  * @param  buff   Buffer that stores data read
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lps22hb_device_id_get(stmdev_ctx_t *ctx, uint8_t *buff)
{
 8004d14:	b580      	push	{r7, lr}
 8004d16:	b084      	sub	sp, #16
 8004d18:	af00      	add	r7, sp, #0
 8004d1a:	6078      	str	r0, [r7, #4]
 8004d1c:	6039      	str	r1, [r7, #0]
  int32_t ret;
  ret =  lps22hb_read_reg(ctx, LPS22HB_WHO_AM_I, (uint8_t*) buff, 1);
 8004d1e:	2301      	movs	r3, #1
 8004d20:	683a      	ldr	r2, [r7, #0]
 8004d22:	210f      	movs	r1, #15
 8004d24:	6878      	ldr	r0, [r7, #4]
 8004d26:	f7ff feba 	bl	8004a9e <lps22hb_read_reg>
 8004d2a:	60f8      	str	r0, [r7, #12]
  return ret;
 8004d2c:	68fb      	ldr	r3, [r7, #12]
}
 8004d2e:	4618      	mov	r0, r3
 8004d30:	3710      	adds	r7, #16
 8004d32:	46bd      	mov	sp, r7
 8004d34:	bd80      	pop	{r7, pc}

08004d36 <lps22hb_low_power_set>:
  * @param  val    Change the values of lc_en in reg RES_CONF
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lps22hb_low_power_set(stmdev_ctx_t *ctx, uint8_t val)
{
 8004d36:	b580      	push	{r7, lr}
 8004d38:	b084      	sub	sp, #16
 8004d3a:	af00      	add	r7, sp, #0
 8004d3c:	6078      	str	r0, [r7, #4]
 8004d3e:	460b      	mov	r3, r1
 8004d40:	70fb      	strb	r3, [r7, #3]
  lps22hb_res_conf_t res_conf;
  int32_t ret;

  ret = lps22hb_read_reg(ctx, LPS22HB_RES_CONF, (uint8_t*)&res_conf, 1);
 8004d42:	f107 0208 	add.w	r2, r7, #8
 8004d46:	2301      	movs	r3, #1
 8004d48:	211a      	movs	r1, #26
 8004d4a:	6878      	ldr	r0, [r7, #4]
 8004d4c:	f7ff fea7 	bl	8004a9e <lps22hb_read_reg>
 8004d50:	60f8      	str	r0, [r7, #12]
  if(ret == 0){
 8004d52:	68fb      	ldr	r3, [r7, #12]
 8004d54:	2b00      	cmp	r3, #0
 8004d56:	d10f      	bne.n	8004d78 <lps22hb_low_power_set+0x42>
    res_conf.lc_en = val;
 8004d58:	78fb      	ldrb	r3, [r7, #3]
 8004d5a:	f003 0301 	and.w	r3, r3, #1
 8004d5e:	b2da      	uxtb	r2, r3
 8004d60:	7a3b      	ldrb	r3, [r7, #8]
 8004d62:	f362 0300 	bfi	r3, r2, #0, #1
 8004d66:	723b      	strb	r3, [r7, #8]
    ret = lps22hb_write_reg(ctx, LPS22HB_RES_CONF, (uint8_t*)&res_conf, 1);
 8004d68:	f107 0208 	add.w	r2, r7, #8
 8004d6c:	2301      	movs	r3, #1
 8004d6e:	211a      	movs	r1, #26
 8004d70:	6878      	ldr	r0, [r7, #4]
 8004d72:	f7ff feac 	bl	8004ace <lps22hb_write_reg>
 8004d76:	60f8      	str	r0, [r7, #12]
  }
  return ret;
 8004d78:	68fb      	ldr	r3, [r7, #12]
}
 8004d7a:	4618      	mov	r0, r3
 8004d7c:	3710      	adds	r7, #16
 8004d7e:	46bd      	mov	sp, r7
 8004d80:	bd80      	pop	{r7, pc}

08004d82 <lps22hb_auto_add_inc_set>:
  * @param  val    Change the values of if_add_inc in reg CTRL_REG2
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lps22hb_auto_add_inc_set(stmdev_ctx_t *ctx, uint8_t val)
{
 8004d82:	b580      	push	{r7, lr}
 8004d84:	b084      	sub	sp, #16
 8004d86:	af00      	add	r7, sp, #0
 8004d88:	6078      	str	r0, [r7, #4]
 8004d8a:	460b      	mov	r3, r1
 8004d8c:	70fb      	strb	r3, [r7, #3]
  lps22hb_ctrl_reg2_t ctrl_reg2;
  int32_t ret;

  ret = lps22hb_read_reg(ctx, LPS22HB_CTRL_REG2, (uint8_t*)&ctrl_reg2, 1);
 8004d8e:	f107 0208 	add.w	r2, r7, #8
 8004d92:	2301      	movs	r3, #1
 8004d94:	2111      	movs	r1, #17
 8004d96:	6878      	ldr	r0, [r7, #4]
 8004d98:	f7ff fe81 	bl	8004a9e <lps22hb_read_reg>
 8004d9c:	60f8      	str	r0, [r7, #12]
  if(ret == 0){
 8004d9e:	68fb      	ldr	r3, [r7, #12]
 8004da0:	2b00      	cmp	r3, #0
 8004da2:	d10f      	bne.n	8004dc4 <lps22hb_auto_add_inc_set+0x42>
    ctrl_reg2.if_add_inc = val;
 8004da4:	78fb      	ldrb	r3, [r7, #3]
 8004da6:	f003 0301 	and.w	r3, r3, #1
 8004daa:	b2da      	uxtb	r2, r3
 8004dac:	7a3b      	ldrb	r3, [r7, #8]
 8004dae:	f362 1304 	bfi	r3, r2, #4, #1
 8004db2:	723b      	strb	r3, [r7, #8]
    ret = lps22hb_write_reg(ctx, LPS22HB_CTRL_REG2, (uint8_t*)&ctrl_reg2, 1);
 8004db4:	f107 0208 	add.w	r2, r7, #8
 8004db8:	2301      	movs	r3, #1
 8004dba:	2111      	movs	r1, #17
 8004dbc:	6878      	ldr	r0, [r7, #4]
 8004dbe:	f7ff fe86 	bl	8004ace <lps22hb_write_reg>
 8004dc2:	60f8      	str	r0, [r7, #12]
  }
  return ret;
 8004dc4:	68fb      	ldr	r3, [r7, #12]
}
 8004dc6:	4618      	mov	r0, r3
 8004dc8:	3710      	adds	r7, #16
 8004dca:	46bd      	mov	sp, r7
 8004dcc:	bd80      	pop	{r7, pc}
	...

08004dd0 <IKS01A2_ENV_SENSOR_Init>:
 *         - ENV_TEMPERATURE and/or ENV_HUMIDITY for instance 0
 *         - ENV_TEMPERATURE and/or ENV_PRESSURE for instance 1
 * @retval BSP status
 */
int32_t IKS01A2_ENV_SENSOR_Init(uint32_t Instance, uint32_t Functions)
{
 8004dd0:	b580      	push	{r7, lr}
 8004dd2:	b08a      	sub	sp, #40	; 0x28
 8004dd4:	af00      	add	r7, sp, #0
 8004dd6:	6078      	str	r0, [r7, #4]
 8004dd8:	6039      	str	r1, [r7, #0]
  int32_t ret = BSP_ERROR_NONE;
 8004dda:	2300      	movs	r3, #0
 8004ddc:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t function = ENV_TEMPERATURE;
 8004dde:	2301      	movs	r3, #1
 8004de0:	623b      	str	r3, [r7, #32]
  uint32_t i;
  uint32_t component_functions = 0;
 8004de2:	2300      	movs	r3, #0
 8004de4:	61bb      	str	r3, [r7, #24]
  IKS01A2_ENV_SENSOR_Capabilities_t cap;

  switch (Instance)
 8004de6:	687b      	ldr	r3, [r7, #4]
 8004de8:	2b00      	cmp	r3, #0
 8004dea:	d002      	beq.n	8004df2 <IKS01A2_ENV_SENSOR_Init+0x22>
 8004dec:	2b01      	cmp	r3, #1
 8004dee:	d032      	beq.n	8004e56 <IKS01A2_ENV_SENSOR_Init+0x86>
 8004df0:	e063      	b.n	8004eba <IKS01A2_ENV_SENSOR_Init+0xea>
  {
#if (USE_IKS01A2_ENV_SENSOR_HTS221_0 == 1)
    case IKS01A2_HTS221_0:
      if (HTS221_0_Probe(Functions) != BSP_ERROR_NONE)
 8004df2:	6838      	ldr	r0, [r7, #0]
 8004df4:	f000 f8f0 	bl	8004fd8 <HTS221_0_Probe>
 8004df8:	4603      	mov	r3, r0
 8004dfa:	2b00      	cmp	r3, #0
 8004dfc:	d002      	beq.n	8004e04 <IKS01A2_ENV_SENSOR_Init+0x34>
      {
        return BSP_ERROR_NO_INIT;
 8004dfe:	f04f 33ff 	mov.w	r3, #4294967295
 8004e02:	e098      	b.n	8004f36 <IKS01A2_ENV_SENSOR_Init+0x166>
      }
      if (EnvDrv[Instance]->GetCapabilities(EnvCompObj[Instance], (void *)&cap) != BSP_ERROR_NONE)
 8004e04:	4a4e      	ldr	r2, [pc, #312]	; (8004f40 <IKS01A2_ENV_SENSOR_Init+0x170>)
 8004e06:	687b      	ldr	r3, [r7, #4]
 8004e08:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004e0c:	68db      	ldr	r3, [r3, #12]
 8004e0e:	494d      	ldr	r1, [pc, #308]	; (8004f44 <IKS01A2_ENV_SENSOR_Init+0x174>)
 8004e10:	687a      	ldr	r2, [r7, #4]
 8004e12:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
 8004e16:	f107 0108 	add.w	r1, r7, #8
 8004e1a:	4610      	mov	r0, r2
 8004e1c:	4798      	blx	r3
 8004e1e:	4603      	mov	r3, r0
 8004e20:	2b00      	cmp	r3, #0
 8004e22:	d002      	beq.n	8004e2a <IKS01A2_ENV_SENSOR_Init+0x5a>
      {
        return BSP_ERROR_UNKNOWN_COMPONENT;
 8004e24:	f06f 0306 	mvn.w	r3, #6
 8004e28:	e085      	b.n	8004f36 <IKS01A2_ENV_SENSOR_Init+0x166>
      }
      if (cap.Temperature == 1U)
 8004e2a:	7a3b      	ldrb	r3, [r7, #8]
 8004e2c:	2b01      	cmp	r3, #1
 8004e2e:	d103      	bne.n	8004e38 <IKS01A2_ENV_SENSOR_Init+0x68>
      {
        component_functions |= ENV_TEMPERATURE;
 8004e30:	69bb      	ldr	r3, [r7, #24]
 8004e32:	f043 0301 	orr.w	r3, r3, #1
 8004e36:	61bb      	str	r3, [r7, #24]
      }
      if (cap.Humidity == 1U)
 8004e38:	7abb      	ldrb	r3, [r7, #10]
 8004e3a:	2b01      	cmp	r3, #1
 8004e3c:	d103      	bne.n	8004e46 <IKS01A2_ENV_SENSOR_Init+0x76>
      {
        component_functions |= ENV_HUMIDITY;
 8004e3e:	69bb      	ldr	r3, [r7, #24]
 8004e40:	f043 0304 	orr.w	r3, r3, #4
 8004e44:	61bb      	str	r3, [r7, #24]
      }
      if (cap.Pressure == 1U)
 8004e46:	7a7b      	ldrb	r3, [r7, #9]
 8004e48:	2b01      	cmp	r3, #1
 8004e4a:	d13a      	bne.n	8004ec2 <IKS01A2_ENV_SENSOR_Init+0xf2>
      {
        component_functions |= ENV_PRESSURE;
 8004e4c:	69bb      	ldr	r3, [r7, #24]
 8004e4e:	f043 0302 	orr.w	r3, r3, #2
 8004e52:	61bb      	str	r3, [r7, #24]
      }
      break;
 8004e54:	e035      	b.n	8004ec2 <IKS01A2_ENV_SENSOR_Init+0xf2>
#endif

#if (USE_IKS01A2_ENV_SENSOR_LPS22HB_0 == 1)
    case IKS01A2_LPS22HB_0:
      if (LPS22HB_0_Probe(Functions) != BSP_ERROR_NONE)
 8004e56:	6838      	ldr	r0, [r7, #0]
 8004e58:	f000 f978 	bl	800514c <LPS22HB_0_Probe>
 8004e5c:	4603      	mov	r3, r0
 8004e5e:	2b00      	cmp	r3, #0
 8004e60:	d002      	beq.n	8004e68 <IKS01A2_ENV_SENSOR_Init+0x98>
      {
        return BSP_ERROR_NO_INIT;
 8004e62:	f04f 33ff 	mov.w	r3, #4294967295
 8004e66:	e066      	b.n	8004f36 <IKS01A2_ENV_SENSOR_Init+0x166>
      }
      if (EnvDrv[Instance]->GetCapabilities(EnvCompObj[Instance], (void *)&cap) != BSP_ERROR_NONE)
 8004e68:	4a35      	ldr	r2, [pc, #212]	; (8004f40 <IKS01A2_ENV_SENSOR_Init+0x170>)
 8004e6a:	687b      	ldr	r3, [r7, #4]
 8004e6c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004e70:	68db      	ldr	r3, [r3, #12]
 8004e72:	4934      	ldr	r1, [pc, #208]	; (8004f44 <IKS01A2_ENV_SENSOR_Init+0x174>)
 8004e74:	687a      	ldr	r2, [r7, #4]
 8004e76:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
 8004e7a:	f107 0108 	add.w	r1, r7, #8
 8004e7e:	4610      	mov	r0, r2
 8004e80:	4798      	blx	r3
 8004e82:	4603      	mov	r3, r0
 8004e84:	2b00      	cmp	r3, #0
 8004e86:	d002      	beq.n	8004e8e <IKS01A2_ENV_SENSOR_Init+0xbe>
      {
        return BSP_ERROR_UNKNOWN_COMPONENT;
 8004e88:	f06f 0306 	mvn.w	r3, #6
 8004e8c:	e053      	b.n	8004f36 <IKS01A2_ENV_SENSOR_Init+0x166>
      }
      if (cap.Temperature == 1U)
 8004e8e:	7a3b      	ldrb	r3, [r7, #8]
 8004e90:	2b01      	cmp	r3, #1
 8004e92:	d103      	bne.n	8004e9c <IKS01A2_ENV_SENSOR_Init+0xcc>
      {
        component_functions |= ENV_TEMPERATURE;
 8004e94:	69bb      	ldr	r3, [r7, #24]
 8004e96:	f043 0301 	orr.w	r3, r3, #1
 8004e9a:	61bb      	str	r3, [r7, #24]
      }
      if (cap.Humidity == 1U)
 8004e9c:	7abb      	ldrb	r3, [r7, #10]
 8004e9e:	2b01      	cmp	r3, #1
 8004ea0:	d103      	bne.n	8004eaa <IKS01A2_ENV_SENSOR_Init+0xda>
      {
        component_functions |= ENV_HUMIDITY;
 8004ea2:	69bb      	ldr	r3, [r7, #24]
 8004ea4:	f043 0304 	orr.w	r3, r3, #4
 8004ea8:	61bb      	str	r3, [r7, #24]
      }
      if (cap.Pressure == 1U)
 8004eaa:	7a7b      	ldrb	r3, [r7, #9]
 8004eac:	2b01      	cmp	r3, #1
 8004eae:	d10a      	bne.n	8004ec6 <IKS01A2_ENV_SENSOR_Init+0xf6>
      {
        component_functions |= ENV_PRESSURE;
 8004eb0:	69bb      	ldr	r3, [r7, #24]
 8004eb2:	f043 0302 	orr.w	r3, r3, #2
 8004eb6:	61bb      	str	r3, [r7, #24]
      }
      break;
 8004eb8:	e005      	b.n	8004ec6 <IKS01A2_ENV_SENSOR_Init+0xf6>
      }
      break;
#endif

    default:
      ret = BSP_ERROR_WRONG_PARAM;
 8004eba:	f06f 0301 	mvn.w	r3, #1
 8004ebe:	627b      	str	r3, [r7, #36]	; 0x24
      break;
 8004ec0:	e002      	b.n	8004ec8 <IKS01A2_ENV_SENSOR_Init+0xf8>
      break;
 8004ec2:	bf00      	nop
 8004ec4:	e000      	b.n	8004ec8 <IKS01A2_ENV_SENSOR_Init+0xf8>
      break;
 8004ec6:	bf00      	nop
  }

  if (ret != BSP_ERROR_NONE)
 8004ec8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004eca:	2b00      	cmp	r3, #0
 8004ecc:	d001      	beq.n	8004ed2 <IKS01A2_ENV_SENSOR_Init+0x102>
  {
    return ret;
 8004ece:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004ed0:	e031      	b.n	8004f36 <IKS01A2_ENV_SENSOR_Init+0x166>
  }

  for (i = 0; i < IKS01A2_ENV_FUNCTIONS_NBR; i++)
 8004ed2:	2300      	movs	r3, #0
 8004ed4:	61fb      	str	r3, [r7, #28]
 8004ed6:	e02a      	b.n	8004f2e <IKS01A2_ENV_SENSOR_Init+0x15e>
  {
    if (((Functions & function) == function) && ((component_functions & function) == function))
 8004ed8:	683a      	ldr	r2, [r7, #0]
 8004eda:	6a3b      	ldr	r3, [r7, #32]
 8004edc:	4013      	ands	r3, r2
 8004ede:	6a3a      	ldr	r2, [r7, #32]
 8004ee0:	429a      	cmp	r2, r3
 8004ee2:	d11e      	bne.n	8004f22 <IKS01A2_ENV_SENSOR_Init+0x152>
 8004ee4:	69ba      	ldr	r2, [r7, #24]
 8004ee6:	6a3b      	ldr	r3, [r7, #32]
 8004ee8:	4013      	ands	r3, r2
 8004eea:	6a3a      	ldr	r2, [r7, #32]
 8004eec:	429a      	cmp	r2, r3
 8004eee:	d118      	bne.n	8004f22 <IKS01A2_ENV_SENSOR_Init+0x152>
    {
      if (EnvFuncDrv[Instance][FunctionIndex[function]]->Enable(EnvCompObj[Instance]) != BSP_ERROR_NONE)
 8004ef0:	4a15      	ldr	r2, [pc, #84]	; (8004f48 <IKS01A2_ENV_SENSOR_Init+0x178>)
 8004ef2:	6a3b      	ldr	r3, [r7, #32]
 8004ef4:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 8004ef8:	4814      	ldr	r0, [pc, #80]	; (8004f4c <IKS01A2_ENV_SENSOR_Init+0x17c>)
 8004efa:	687a      	ldr	r2, [r7, #4]
 8004efc:	4613      	mov	r3, r2
 8004efe:	005b      	lsls	r3, r3, #1
 8004f00:	4413      	add	r3, r2
 8004f02:	440b      	add	r3, r1
 8004f04:	f850 3023 	ldr.w	r3, [r0, r3, lsl #2]
 8004f08:	681b      	ldr	r3, [r3, #0]
 8004f0a:	490e      	ldr	r1, [pc, #56]	; (8004f44 <IKS01A2_ENV_SENSOR_Init+0x174>)
 8004f0c:	687a      	ldr	r2, [r7, #4]
 8004f0e:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
 8004f12:	4610      	mov	r0, r2
 8004f14:	4798      	blx	r3
 8004f16:	4603      	mov	r3, r0
 8004f18:	2b00      	cmp	r3, #0
 8004f1a:	d002      	beq.n	8004f22 <IKS01A2_ENV_SENSOR_Init+0x152>
      {
        return BSP_ERROR_COMPONENT_FAILURE;
 8004f1c:	f06f 0304 	mvn.w	r3, #4
 8004f20:	e009      	b.n	8004f36 <IKS01A2_ENV_SENSOR_Init+0x166>
      }
    }
    function = function << 1;
 8004f22:	6a3b      	ldr	r3, [r7, #32]
 8004f24:	005b      	lsls	r3, r3, #1
 8004f26:	623b      	str	r3, [r7, #32]
  for (i = 0; i < IKS01A2_ENV_FUNCTIONS_NBR; i++)
 8004f28:	69fb      	ldr	r3, [r7, #28]
 8004f2a:	3301      	adds	r3, #1
 8004f2c:	61fb      	str	r3, [r7, #28]
 8004f2e:	69fb      	ldr	r3, [r7, #28]
 8004f30:	2b02      	cmp	r3, #2
 8004f32:	d9d1      	bls.n	8004ed8 <IKS01A2_ENV_SENSOR_Init+0x108>
  }

  return ret;
 8004f34:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8004f36:	4618      	mov	r0, r3
 8004f38:	3728      	adds	r7, #40	; 0x28
 8004f3a:	46bd      	mov	sp, r7
 8004f3c:	bd80      	pop	{r7, pc}
 8004f3e:	bf00      	nop
 8004f40:	200002b0 	.word	0x200002b0
 8004f44:	200005cc 	.word	0x200005cc
 8004f48:	20000078 	.word	0x20000078
 8004f4c:	20000298 	.word	0x20000298

08004f50 <IKS01A2_ENV_SENSOR_GetValue>:
 *         - ENV_TEMPERATURE or ENV_PRESSURE for instance 1
 * @param  Value pointer to environmental sensor value
 * @retval BSP status
 */
int32_t IKS01A2_ENV_SENSOR_GetValue(uint32_t Instance, uint32_t Function, float *Value)
{
 8004f50:	b580      	push	{r7, lr}
 8004f52:	b086      	sub	sp, #24
 8004f54:	af00      	add	r7, sp, #0
 8004f56:	60f8      	str	r0, [r7, #12]
 8004f58:	60b9      	str	r1, [r7, #8]
 8004f5a:	607a      	str	r2, [r7, #4]
  int32_t ret;

  if (Instance >= IKS01A2_ENV_INSTANCES_NBR)
 8004f5c:	68fb      	ldr	r3, [r7, #12]
 8004f5e:	2b01      	cmp	r3, #1
 8004f60:	d903      	bls.n	8004f6a <IKS01A2_ENV_SENSOR_GetValue+0x1a>
  {
    ret = BSP_ERROR_WRONG_PARAM;
 8004f62:	f06f 0301 	mvn.w	r3, #1
 8004f66:	617b      	str	r3, [r7, #20]
 8004f68:	e029      	b.n	8004fbe <IKS01A2_ENV_SENSOR_GetValue+0x6e>
  }
  else
  {
    if ((EnvCtx[Instance].Functions & Function) == Function)
 8004f6a:	4a17      	ldr	r2, [pc, #92]	; (8004fc8 <IKS01A2_ENV_SENSOR_GetValue+0x78>)
 8004f6c:	68fb      	ldr	r3, [r7, #12]
 8004f6e:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8004f72:	68bb      	ldr	r3, [r7, #8]
 8004f74:	4013      	ands	r3, r2
 8004f76:	68ba      	ldr	r2, [r7, #8]
 8004f78:	429a      	cmp	r2, r3
 8004f7a:	d11d      	bne.n	8004fb8 <IKS01A2_ENV_SENSOR_GetValue+0x68>
    {
      if (EnvFuncDrv[Instance][FunctionIndex[Function]]->GetValue(EnvCompObj[Instance], Value) != BSP_ERROR_NONE)
 8004f7c:	4a13      	ldr	r2, [pc, #76]	; (8004fcc <IKS01A2_ENV_SENSOR_GetValue+0x7c>)
 8004f7e:	68bb      	ldr	r3, [r7, #8]
 8004f80:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 8004f84:	4812      	ldr	r0, [pc, #72]	; (8004fd0 <IKS01A2_ENV_SENSOR_GetValue+0x80>)
 8004f86:	68fa      	ldr	r2, [r7, #12]
 8004f88:	4613      	mov	r3, r2
 8004f8a:	005b      	lsls	r3, r3, #1
 8004f8c:	4413      	add	r3, r2
 8004f8e:	440b      	add	r3, r1
 8004f90:	f850 3023 	ldr.w	r3, [r0, r3, lsl #2]
 8004f94:	691b      	ldr	r3, [r3, #16]
 8004f96:	490f      	ldr	r1, [pc, #60]	; (8004fd4 <IKS01A2_ENV_SENSOR_GetValue+0x84>)
 8004f98:	68fa      	ldr	r2, [r7, #12]
 8004f9a:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
 8004f9e:	6879      	ldr	r1, [r7, #4]
 8004fa0:	4610      	mov	r0, r2
 8004fa2:	4798      	blx	r3
 8004fa4:	4603      	mov	r3, r0
 8004fa6:	2b00      	cmp	r3, #0
 8004fa8:	d003      	beq.n	8004fb2 <IKS01A2_ENV_SENSOR_GetValue+0x62>
      {
        ret = BSP_ERROR_COMPONENT_FAILURE;
 8004faa:	f06f 0304 	mvn.w	r3, #4
 8004fae:	617b      	str	r3, [r7, #20]
 8004fb0:	e005      	b.n	8004fbe <IKS01A2_ENV_SENSOR_GetValue+0x6e>
      }
      else
      {
        ret = BSP_ERROR_NONE;
 8004fb2:	2300      	movs	r3, #0
 8004fb4:	617b      	str	r3, [r7, #20]
 8004fb6:	e002      	b.n	8004fbe <IKS01A2_ENV_SENSOR_GetValue+0x6e>
      }
    }
    else
    {
      ret = BSP_ERROR_WRONG_PARAM;
 8004fb8:	f06f 0301 	mvn.w	r3, #1
 8004fbc:	617b      	str	r3, [r7, #20]
    }
  }

  return ret;
 8004fbe:	697b      	ldr	r3, [r7, #20]
}
 8004fc0:	4618      	mov	r0, r3
 8004fc2:	3718      	adds	r7, #24
 8004fc4:	46bd      	mov	sp, r7
 8004fc6:	bd80      	pop	{r7, pc}
 8004fc8:	200002b8 	.word	0x200002b8
 8004fcc:	20000078 	.word	0x20000078
 8004fd0:	20000298 	.word	0x20000298
 8004fd4:	200005cc 	.word	0x200005cc

08004fd8 <HTS221_0_Probe>:
 * @param  Functions Environmental sensor functions. Could be :
 *         - ENV_TEMPERATURE and/or ENV_HUMIDITY
 * @retval BSP status
 */
static int32_t HTS221_0_Probe(uint32_t Functions)
{
 8004fd8:	b580      	push	{r7, lr}
 8004fda:	b090      	sub	sp, #64	; 0x40
 8004fdc:	af00      	add	r7, sp, #0
 8004fde:	6078      	str	r0, [r7, #4]
  HTS221_IO_t            io_ctx;
  uint8_t                id;
  int32_t                ret = BSP_ERROR_NONE;
 8004fe0:	2300      	movs	r3, #0
 8004fe2:	63fb      	str	r3, [r7, #60]	; 0x3c
  static HTS221_Object_t hts221_obj_0;
  HTS221_Capabilities_t  cap;

  /* Configure the environmental sensor driver */
  io_ctx.BusType     = HTS221_I2C_BUS; /* I2C */
 8004fe4:	2300      	movs	r3, #0
 8004fe6:	62bb      	str	r3, [r7, #40]	; 0x28
  io_ctx.Address     = HTS221_I2C_ADDRESS;
 8004fe8:	23bf      	movs	r3, #191	; 0xbf
 8004fea:	f887 302c 	strb.w	r3, [r7, #44]	; 0x2c
  io_ctx.Init        = IKS01A2_I2C_Init;
 8004fee:	4b49      	ldr	r3, [pc, #292]	; (8005114 <HTS221_0_Probe+0x13c>)
 8004ff0:	623b      	str	r3, [r7, #32]
  io_ctx.DeInit      = IKS01A2_I2C_DeInit;
 8004ff2:	4b49      	ldr	r3, [pc, #292]	; (8005118 <HTS221_0_Probe+0x140>)
 8004ff4:	627b      	str	r3, [r7, #36]	; 0x24
  io_ctx.ReadReg     = IKS01A2_I2C_ReadReg;
 8004ff6:	4b49      	ldr	r3, [pc, #292]	; (800511c <HTS221_0_Probe+0x144>)
 8004ff8:	637b      	str	r3, [r7, #52]	; 0x34
  io_ctx.WriteReg    = IKS01A2_I2C_WriteReg;
 8004ffa:	4b49      	ldr	r3, [pc, #292]	; (8005120 <HTS221_0_Probe+0x148>)
 8004ffc:	633b      	str	r3, [r7, #48]	; 0x30
  io_ctx.GetTick     = IKS01A2_GetTick;
 8004ffe:	4b49      	ldr	r3, [pc, #292]	; (8005124 <HTS221_0_Probe+0x14c>)
 8005000:	63bb      	str	r3, [r7, #56]	; 0x38

  if (HTS221_RegisterBusIO(&hts221_obj_0, &io_ctx) != HTS221_OK)
 8005002:	f107 0320 	add.w	r3, r7, #32
 8005006:	4619      	mov	r1, r3
 8005008:	4847      	ldr	r0, [pc, #284]	; (8005128 <HTS221_0_Probe+0x150>)
 800500a:	f7fe fb61 	bl	80036d0 <HTS221_RegisterBusIO>
 800500e:	4603      	mov	r3, r0
 8005010:	2b00      	cmp	r3, #0
 8005012:	d003      	beq.n	800501c <HTS221_0_Probe+0x44>
  {
    ret = BSP_ERROR_UNKNOWN_COMPONENT;
 8005014:	f06f 0306 	mvn.w	r3, #6
 8005018:	63fb      	str	r3, [r7, #60]	; 0x3c
 800501a:	e076      	b.n	800510a <HTS221_0_Probe+0x132>
  }
  else if (HTS221_ReadID(&hts221_obj_0, &id) != HTS221_OK)
 800501c:	f107 031f 	add.w	r3, r7, #31
 8005020:	4619      	mov	r1, r3
 8005022:	4841      	ldr	r0, [pc, #260]	; (8005128 <HTS221_0_Probe+0x150>)
 8005024:	f7fe fbd9 	bl	80037da <HTS221_ReadID>
 8005028:	4603      	mov	r3, r0
 800502a:	2b00      	cmp	r3, #0
 800502c:	d003      	beq.n	8005036 <HTS221_0_Probe+0x5e>
  {
    ret = BSP_ERROR_UNKNOWN_COMPONENT;
 800502e:	f06f 0306 	mvn.w	r3, #6
 8005032:	63fb      	str	r3, [r7, #60]	; 0x3c
 8005034:	e069      	b.n	800510a <HTS221_0_Probe+0x132>
  }
  else if (id != HTS221_ID)
 8005036:	7ffb      	ldrb	r3, [r7, #31]
 8005038:	2bbc      	cmp	r3, #188	; 0xbc
 800503a:	d003      	beq.n	8005044 <HTS221_0_Probe+0x6c>
  {
    ret = BSP_ERROR_UNKNOWN_COMPONENT;
 800503c:	f06f 0306 	mvn.w	r3, #6
 8005040:	63fb      	str	r3, [r7, #60]	; 0x3c
 8005042:	e062      	b.n	800510a <HTS221_0_Probe+0x132>
  }
  else
  {
    (void)HTS221_GetCapabilities(&hts221_obj_0, &cap);
 8005044:	f107 030c 	add.w	r3, r7, #12
 8005048:	4619      	mov	r1, r3
 800504a:	4837      	ldr	r0, [pc, #220]	; (8005128 <HTS221_0_Probe+0x150>)
 800504c:	f7fe fbdc 	bl	8003808 <HTS221_GetCapabilities>
    EnvCtx[IKS01A2_HTS221_0].Functions = ((uint32_t)cap.Temperature) | ((uint32_t)cap.Pressure << 1) | ((
 8005050:	7b3b      	ldrb	r3, [r7, #12]
 8005052:	461a      	mov	r2, r3
 8005054:	7b7b      	ldrb	r3, [r7, #13]
 8005056:	005b      	lsls	r3, r3, #1
 8005058:	431a      	orrs	r2, r3
                                           uint32_t)cap.Humidity << 2);
 800505a:	7bbb      	ldrb	r3, [r7, #14]
 800505c:	009b      	lsls	r3, r3, #2
    EnvCtx[IKS01A2_HTS221_0].Functions = ((uint32_t)cap.Temperature) | ((uint32_t)cap.Pressure << 1) | ((
 800505e:	4313      	orrs	r3, r2
 8005060:	4a32      	ldr	r2, [pc, #200]	; (800512c <HTS221_0_Probe+0x154>)
 8005062:	6013      	str	r3, [r2, #0]

    EnvCompObj[IKS01A2_HTS221_0] = &hts221_obj_0;
 8005064:	4b32      	ldr	r3, [pc, #200]	; (8005130 <HTS221_0_Probe+0x158>)
 8005066:	4a30      	ldr	r2, [pc, #192]	; (8005128 <HTS221_0_Probe+0x150>)
 8005068:	601a      	str	r2, [r3, #0]
    /* The second cast (void *) is added to bypass Misra R11.3 rule */
    EnvDrv[IKS01A2_HTS221_0] = (ENV_SENSOR_CommonDrv_t *)(void *)&HTS221_COMMON_Driver;
 800506a:	4b32      	ldr	r3, [pc, #200]	; (8005134 <HTS221_0_Probe+0x15c>)
 800506c:	4a32      	ldr	r2, [pc, #200]	; (8005138 <HTS221_0_Probe+0x160>)
 800506e:	601a      	str	r2, [r3, #0]

    if ((ret == BSP_ERROR_NONE) && ((Functions & ENV_TEMPERATURE) == ENV_TEMPERATURE) && (cap.Temperature == 1U))
 8005070:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005072:	2b00      	cmp	r3, #0
 8005074:	d11d      	bne.n	80050b2 <HTS221_0_Probe+0xda>
 8005076:	687b      	ldr	r3, [r7, #4]
 8005078:	f003 0301 	and.w	r3, r3, #1
 800507c:	2b00      	cmp	r3, #0
 800507e:	d018      	beq.n	80050b2 <HTS221_0_Probe+0xda>
 8005080:	7b3b      	ldrb	r3, [r7, #12]
 8005082:	2b01      	cmp	r3, #1
 8005084:	d115      	bne.n	80050b2 <HTS221_0_Probe+0xda>
    {
      /* The second cast (void *) is added to bypass Misra R11.3 rule */
      EnvFuncDrv[IKS01A2_HTS221_0][FunctionIndex[ENV_TEMPERATURE]] = (ENV_SENSOR_FuncDrv_t *)(void *)&HTS221_TEMP_Driver;
 8005086:	4b2d      	ldr	r3, [pc, #180]	; (800513c <HTS221_0_Probe+0x164>)
 8005088:	685b      	ldr	r3, [r3, #4]
 800508a:	4a2d      	ldr	r2, [pc, #180]	; (8005140 <HTS221_0_Probe+0x168>)
 800508c:	492d      	ldr	r1, [pc, #180]	; (8005144 <HTS221_0_Probe+0x16c>)
 800508e:	f842 1023 	str.w	r1, [r2, r3, lsl #2]

      if (EnvDrv[IKS01A2_HTS221_0]->Init(EnvCompObj[IKS01A2_HTS221_0]) != HTS221_OK)
 8005092:	4b28      	ldr	r3, [pc, #160]	; (8005134 <HTS221_0_Probe+0x15c>)
 8005094:	681b      	ldr	r3, [r3, #0]
 8005096:	681b      	ldr	r3, [r3, #0]
 8005098:	4a25      	ldr	r2, [pc, #148]	; (8005130 <HTS221_0_Probe+0x158>)
 800509a:	6812      	ldr	r2, [r2, #0]
 800509c:	4610      	mov	r0, r2
 800509e:	4798      	blx	r3
 80050a0:	4603      	mov	r3, r0
 80050a2:	2b00      	cmp	r3, #0
 80050a4:	d003      	beq.n	80050ae <HTS221_0_Probe+0xd6>
      {
        ret = BSP_ERROR_COMPONENT_FAILURE;
 80050a6:	f06f 0304 	mvn.w	r3, #4
 80050aa:	63fb      	str	r3, [r7, #60]	; 0x3c
 80050ac:	e001      	b.n	80050b2 <HTS221_0_Probe+0xda>
      }
      else
      {
        ret = BSP_ERROR_NONE;
 80050ae:	2300      	movs	r3, #0
 80050b0:	63fb      	str	r3, [r7, #60]	; 0x3c
      }
    }
    if ((ret == BSP_ERROR_NONE) && ((Functions & ENV_HUMIDITY) == ENV_HUMIDITY) && (cap.Humidity == 1U))
 80050b2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80050b4:	2b00      	cmp	r3, #0
 80050b6:	d11d      	bne.n	80050f4 <HTS221_0_Probe+0x11c>
 80050b8:	687b      	ldr	r3, [r7, #4]
 80050ba:	f003 0304 	and.w	r3, r3, #4
 80050be:	2b00      	cmp	r3, #0
 80050c0:	d018      	beq.n	80050f4 <HTS221_0_Probe+0x11c>
 80050c2:	7bbb      	ldrb	r3, [r7, #14]
 80050c4:	2b01      	cmp	r3, #1
 80050c6:	d115      	bne.n	80050f4 <HTS221_0_Probe+0x11c>
    {
      /* The second cast (void *) is added to bypass Misra R11.3 rule */
      EnvFuncDrv[IKS01A2_HTS221_0][FunctionIndex[ENV_HUMIDITY]] = (ENV_SENSOR_FuncDrv_t *)(void *)&HTS221_HUM_Driver;
 80050c8:	4b1c      	ldr	r3, [pc, #112]	; (800513c <HTS221_0_Probe+0x164>)
 80050ca:	691b      	ldr	r3, [r3, #16]
 80050cc:	4a1c      	ldr	r2, [pc, #112]	; (8005140 <HTS221_0_Probe+0x168>)
 80050ce:	491e      	ldr	r1, [pc, #120]	; (8005148 <HTS221_0_Probe+0x170>)
 80050d0:	f842 1023 	str.w	r1, [r2, r3, lsl #2]

      if (EnvDrv[IKS01A2_HTS221_0]->Init(EnvCompObj[IKS01A2_HTS221_0]) != HTS221_OK)
 80050d4:	4b17      	ldr	r3, [pc, #92]	; (8005134 <HTS221_0_Probe+0x15c>)
 80050d6:	681b      	ldr	r3, [r3, #0]
 80050d8:	681b      	ldr	r3, [r3, #0]
 80050da:	4a15      	ldr	r2, [pc, #84]	; (8005130 <HTS221_0_Probe+0x158>)
 80050dc:	6812      	ldr	r2, [r2, #0]
 80050de:	4610      	mov	r0, r2
 80050e0:	4798      	blx	r3
 80050e2:	4603      	mov	r3, r0
 80050e4:	2b00      	cmp	r3, #0
 80050e6:	d003      	beq.n	80050f0 <HTS221_0_Probe+0x118>
      {
        ret = BSP_ERROR_COMPONENT_FAILURE;
 80050e8:	f06f 0304 	mvn.w	r3, #4
 80050ec:	63fb      	str	r3, [r7, #60]	; 0x3c
 80050ee:	e001      	b.n	80050f4 <HTS221_0_Probe+0x11c>
      }
      else
      {
        ret = BSP_ERROR_NONE;
 80050f0:	2300      	movs	r3, #0
 80050f2:	63fb      	str	r3, [r7, #60]	; 0x3c
      }
    }
    if ((ret == BSP_ERROR_NONE) && ((Functions & ENV_PRESSURE) == ENV_PRESSURE))
 80050f4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80050f6:	2b00      	cmp	r3, #0
 80050f8:	d107      	bne.n	800510a <HTS221_0_Probe+0x132>
 80050fa:	687b      	ldr	r3, [r7, #4]
 80050fc:	f003 0302 	and.w	r3, r3, #2
 8005100:	2b00      	cmp	r3, #0
 8005102:	d002      	beq.n	800510a <HTS221_0_Probe+0x132>
    {
      /* Return an error if the application try to initialize a function not supported by the component */
      ret = BSP_ERROR_COMPONENT_FAILURE;
 8005104:	f06f 0304 	mvn.w	r3, #4
 8005108:	63fb      	str	r3, [r7, #60]	; 0x3c
    }
  }

  return ret;
 800510a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
}
 800510c:	4618      	mov	r0, r3
 800510e:	3740      	adds	r7, #64	; 0x40
 8005110:	46bd      	mov	sp, r7
 8005112:	bd80      	pop	{r7, pc}
 8005114:	08002f19 	.word	0x08002f19
 8005118:	08002f7d 	.word	0x08002f7d
 800511c:	08003031 	.word	0x08003031
 8005120:	08002fcd 	.word	0x08002fcd
 8005124:	08003095 	.word	0x08003095
 8005128:	200002c0 	.word	0x200002c0
 800512c:	200002b8 	.word	0x200002b8
 8005130:	200005cc 	.word	0x200005cc
 8005134:	200002b0 	.word	0x200002b0
 8005138:	20000008 	.word	0x20000008
 800513c:	20000078 	.word	0x20000078
 8005140:	20000298 	.word	0x20000298
 8005144:	2000002c 	.word	0x2000002c
 8005148:	20000018 	.word	0x20000018

0800514c <LPS22HB_0_Probe>:
 * @param  Functions Environmental sensor functions. Could be :
 *         - ENV_TEMPERATURE and/or ENV_PRESSURE
 * @retval BSP status
 */
static int32_t LPS22HB_0_Probe(uint32_t Functions)
{
 800514c:	b580      	push	{r7, lr}
 800514e:	b090      	sub	sp, #64	; 0x40
 8005150:	af00      	add	r7, sp, #0
 8005152:	6078      	str	r0, [r7, #4]
  LPS22HB_IO_t            io_ctx;
  uint8_t                 id;
  int32_t                 ret = BSP_ERROR_NONE;
 8005154:	2300      	movs	r3, #0
 8005156:	63fb      	str	r3, [r7, #60]	; 0x3c
  static LPS22HB_Object_t lps22hb_obj_0;
  LPS22HB_Capabilities_t  cap;

  /* Configure the pressure driver */
  io_ctx.BusType     = LPS22HB_I2C_BUS; /* I2C */
 8005158:	2300      	movs	r3, #0
 800515a:	62bb      	str	r3, [r7, #40]	; 0x28
  io_ctx.Address     = LPS22HB_I2C_ADD_H;
 800515c:	23bb      	movs	r3, #187	; 0xbb
 800515e:	f887 302c 	strb.w	r3, [r7, #44]	; 0x2c
  io_ctx.Init        = IKS01A2_I2C_Init;
 8005162:	4b4a      	ldr	r3, [pc, #296]	; (800528c <LPS22HB_0_Probe+0x140>)
 8005164:	623b      	str	r3, [r7, #32]
  io_ctx.DeInit      = IKS01A2_I2C_DeInit;
 8005166:	4b4a      	ldr	r3, [pc, #296]	; (8005290 <LPS22HB_0_Probe+0x144>)
 8005168:	627b      	str	r3, [r7, #36]	; 0x24
  io_ctx.ReadReg     = IKS01A2_I2C_ReadReg;
 800516a:	4b4a      	ldr	r3, [pc, #296]	; (8005294 <LPS22HB_0_Probe+0x148>)
 800516c:	637b      	str	r3, [r7, #52]	; 0x34
  io_ctx.WriteReg    = IKS01A2_I2C_WriteReg;
 800516e:	4b4a      	ldr	r3, [pc, #296]	; (8005298 <LPS22HB_0_Probe+0x14c>)
 8005170:	633b      	str	r3, [r7, #48]	; 0x30
  io_ctx.GetTick     = IKS01A2_GetTick;
 8005172:	4b4a      	ldr	r3, [pc, #296]	; (800529c <LPS22HB_0_Probe+0x150>)
 8005174:	63bb      	str	r3, [r7, #56]	; 0x38

  if (LPS22HB_RegisterBusIO(&lps22hb_obj_0, &io_ctx) != LPS22HB_OK)
 8005176:	f107 0320 	add.w	r3, r7, #32
 800517a:	4619      	mov	r1, r3
 800517c:	4848      	ldr	r0, [pc, #288]	; (80052a0 <LPS22HB_0_Probe+0x154>)
 800517e:	f7ff f873 	bl	8004268 <LPS22HB_RegisterBusIO>
 8005182:	4603      	mov	r3, r0
 8005184:	2b00      	cmp	r3, #0
 8005186:	d003      	beq.n	8005190 <LPS22HB_0_Probe+0x44>
  {
    ret = BSP_ERROR_UNKNOWN_COMPONENT;
 8005188:	f06f 0306 	mvn.w	r3, #6
 800518c:	63fb      	str	r3, [r7, #60]	; 0x3c
 800518e:	e078      	b.n	8005282 <LPS22HB_0_Probe+0x136>
  }
  else if (LPS22HB_ReadID(&lps22hb_obj_0, &id) != LPS22HB_OK)
 8005190:	f107 031f 	add.w	r3, r7, #31
 8005194:	4619      	mov	r1, r3
 8005196:	4842      	ldr	r0, [pc, #264]	; (80052a0 <LPS22HB_0_Probe+0x154>)
 8005198:	f7ff f90b 	bl	80043b2 <LPS22HB_ReadID>
 800519c:	4603      	mov	r3, r0
 800519e:	2b00      	cmp	r3, #0
 80051a0:	d003      	beq.n	80051aa <LPS22HB_0_Probe+0x5e>
  {
    ret = BSP_ERROR_UNKNOWN_COMPONENT;
 80051a2:	f06f 0306 	mvn.w	r3, #6
 80051a6:	63fb      	str	r3, [r7, #60]	; 0x3c
 80051a8:	e06b      	b.n	8005282 <LPS22HB_0_Probe+0x136>
  }
  else if (id != LPS22HB_ID)
 80051aa:	7ffb      	ldrb	r3, [r7, #31]
 80051ac:	2bb1      	cmp	r3, #177	; 0xb1
 80051ae:	d003      	beq.n	80051b8 <LPS22HB_0_Probe+0x6c>
  {
    ret = BSP_ERROR_UNKNOWN_COMPONENT;
 80051b0:	f06f 0306 	mvn.w	r3, #6
 80051b4:	63fb      	str	r3, [r7, #60]	; 0x3c
 80051b6:	e064      	b.n	8005282 <LPS22HB_0_Probe+0x136>
  }
  else
  {
    (void)LPS22HB_GetCapabilities(&lps22hb_obj_0, &cap);
 80051b8:	f107 030c 	add.w	r3, r7, #12
 80051bc:	4619      	mov	r1, r3
 80051be:	4838      	ldr	r0, [pc, #224]	; (80052a0 <LPS22HB_0_Probe+0x154>)
 80051c0:	f7ff f90e 	bl	80043e0 <LPS22HB_GetCapabilities>

    EnvCtx[IKS01A2_LPS22HB_0].Functions = ((uint32_t)cap.Temperature) | ((uint32_t)cap.Pressure << 1) | ((
 80051c4:	7b3b      	ldrb	r3, [r7, #12]
 80051c6:	461a      	mov	r2, r3
 80051c8:	7b7b      	ldrb	r3, [r7, #13]
 80051ca:	005b      	lsls	r3, r3, #1
 80051cc:	431a      	orrs	r2, r3
                                            uint32_t)cap.Humidity << 2);
 80051ce:	7bbb      	ldrb	r3, [r7, #14]
 80051d0:	009b      	lsls	r3, r3, #2
    EnvCtx[IKS01A2_LPS22HB_0].Functions = ((uint32_t)cap.Temperature) | ((uint32_t)cap.Pressure << 1) | ((
 80051d2:	4313      	orrs	r3, r2
 80051d4:	4a33      	ldr	r2, [pc, #204]	; (80052a4 <LPS22HB_0_Probe+0x158>)
 80051d6:	6053      	str	r3, [r2, #4]

    EnvCompObj[IKS01A2_LPS22HB_0] = &lps22hb_obj_0;
 80051d8:	4b33      	ldr	r3, [pc, #204]	; (80052a8 <LPS22HB_0_Probe+0x15c>)
 80051da:	4a31      	ldr	r2, [pc, #196]	; (80052a0 <LPS22HB_0_Probe+0x154>)
 80051dc:	605a      	str	r2, [r3, #4]
    /* The second cast (void *) is added to bypass Misra R11.3 rule */
    EnvDrv[IKS01A2_LPS22HB_0] = (ENV_SENSOR_CommonDrv_t *)(void *)&LPS22HB_COMMON_Driver;
 80051de:	4b33      	ldr	r3, [pc, #204]	; (80052ac <LPS22HB_0_Probe+0x160>)
 80051e0:	4a33      	ldr	r2, [pc, #204]	; (80052b0 <LPS22HB_0_Probe+0x164>)
 80051e2:	605a      	str	r2, [r3, #4]

    if ((ret == BSP_ERROR_NONE) && ((Functions & ENV_TEMPERATURE) == ENV_TEMPERATURE) && (cap.Temperature == 1U))
 80051e4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80051e6:	2b00      	cmp	r3, #0
 80051e8:	d11e      	bne.n	8005228 <LPS22HB_0_Probe+0xdc>
 80051ea:	687b      	ldr	r3, [r7, #4]
 80051ec:	f003 0301 	and.w	r3, r3, #1
 80051f0:	2b00      	cmp	r3, #0
 80051f2:	d019      	beq.n	8005228 <LPS22HB_0_Probe+0xdc>
 80051f4:	7b3b      	ldrb	r3, [r7, #12]
 80051f6:	2b01      	cmp	r3, #1
 80051f8:	d116      	bne.n	8005228 <LPS22HB_0_Probe+0xdc>
    {
      /* The second cast (void *) is added to bypass Misra R11.3 rule */
      EnvFuncDrv[IKS01A2_LPS22HB_0][FunctionIndex[ENV_TEMPERATURE]] = (ENV_SENSOR_FuncDrv_t *)(void *)&LPS22HB_TEMP_Driver;
 80051fa:	4b2e      	ldr	r3, [pc, #184]	; (80052b4 <LPS22HB_0_Probe+0x168>)
 80051fc:	685b      	ldr	r3, [r3, #4]
 80051fe:	4a2e      	ldr	r2, [pc, #184]	; (80052b8 <LPS22HB_0_Probe+0x16c>)
 8005200:	3303      	adds	r3, #3
 8005202:	492e      	ldr	r1, [pc, #184]	; (80052bc <LPS22HB_0_Probe+0x170>)
 8005204:	f842 1023 	str.w	r1, [r2, r3, lsl #2]

      if (EnvDrv[IKS01A2_LPS22HB_0]->Init(EnvCompObj[IKS01A2_LPS22HB_0]) != LPS22HB_OK)
 8005208:	4b28      	ldr	r3, [pc, #160]	; (80052ac <LPS22HB_0_Probe+0x160>)
 800520a:	685b      	ldr	r3, [r3, #4]
 800520c:	681b      	ldr	r3, [r3, #0]
 800520e:	4a26      	ldr	r2, [pc, #152]	; (80052a8 <LPS22HB_0_Probe+0x15c>)
 8005210:	6852      	ldr	r2, [r2, #4]
 8005212:	4610      	mov	r0, r2
 8005214:	4798      	blx	r3
 8005216:	4603      	mov	r3, r0
 8005218:	2b00      	cmp	r3, #0
 800521a:	d003      	beq.n	8005224 <LPS22HB_0_Probe+0xd8>
      {
        ret = BSP_ERROR_COMPONENT_FAILURE;
 800521c:	f06f 0304 	mvn.w	r3, #4
 8005220:	63fb      	str	r3, [r7, #60]	; 0x3c
 8005222:	e001      	b.n	8005228 <LPS22HB_0_Probe+0xdc>
      }
      else
      {
        ret = BSP_ERROR_NONE;
 8005224:	2300      	movs	r3, #0
 8005226:	63fb      	str	r3, [r7, #60]	; 0x3c
      }
    }
    if ((ret == BSP_ERROR_NONE) && ((Functions & ENV_PRESSURE) == ENV_PRESSURE) && (cap.Pressure == 1U))
 8005228:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800522a:	2b00      	cmp	r3, #0
 800522c:	d11e      	bne.n	800526c <LPS22HB_0_Probe+0x120>
 800522e:	687b      	ldr	r3, [r7, #4]
 8005230:	f003 0302 	and.w	r3, r3, #2
 8005234:	2b00      	cmp	r3, #0
 8005236:	d019      	beq.n	800526c <LPS22HB_0_Probe+0x120>
 8005238:	7b7b      	ldrb	r3, [r7, #13]
 800523a:	2b01      	cmp	r3, #1
 800523c:	d116      	bne.n	800526c <LPS22HB_0_Probe+0x120>
    {
      /* The second cast (void *) is added to bypass Misra R11.3 rule */
      EnvFuncDrv[IKS01A2_LPS22HB_0][FunctionIndex[ENV_PRESSURE]] = (ENV_SENSOR_FuncDrv_t *)(void *)&LPS22HB_PRESS_Driver;
 800523e:	4b1d      	ldr	r3, [pc, #116]	; (80052b4 <LPS22HB_0_Probe+0x168>)
 8005240:	689b      	ldr	r3, [r3, #8]
 8005242:	4a1d      	ldr	r2, [pc, #116]	; (80052b8 <LPS22HB_0_Probe+0x16c>)
 8005244:	3303      	adds	r3, #3
 8005246:	491e      	ldr	r1, [pc, #120]	; (80052c0 <LPS22HB_0_Probe+0x174>)
 8005248:	f842 1023 	str.w	r1, [r2, r3, lsl #2]

      if (EnvDrv[IKS01A2_LPS22HB_0]->Init(EnvCompObj[IKS01A2_LPS22HB_0]) != LPS22HB_OK)
 800524c:	4b17      	ldr	r3, [pc, #92]	; (80052ac <LPS22HB_0_Probe+0x160>)
 800524e:	685b      	ldr	r3, [r3, #4]
 8005250:	681b      	ldr	r3, [r3, #0]
 8005252:	4a15      	ldr	r2, [pc, #84]	; (80052a8 <LPS22HB_0_Probe+0x15c>)
 8005254:	6852      	ldr	r2, [r2, #4]
 8005256:	4610      	mov	r0, r2
 8005258:	4798      	blx	r3
 800525a:	4603      	mov	r3, r0
 800525c:	2b00      	cmp	r3, #0
 800525e:	d003      	beq.n	8005268 <LPS22HB_0_Probe+0x11c>
      {
        ret = BSP_ERROR_COMPONENT_FAILURE;
 8005260:	f06f 0304 	mvn.w	r3, #4
 8005264:	63fb      	str	r3, [r7, #60]	; 0x3c
 8005266:	e001      	b.n	800526c <LPS22HB_0_Probe+0x120>
      }
      else
      {
        ret = BSP_ERROR_NONE;
 8005268:	2300      	movs	r3, #0
 800526a:	63fb      	str	r3, [r7, #60]	; 0x3c
      }
    }
    if ((ret == BSP_ERROR_NONE) && ((Functions & ENV_HUMIDITY) == ENV_HUMIDITY))
 800526c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800526e:	2b00      	cmp	r3, #0
 8005270:	d107      	bne.n	8005282 <LPS22HB_0_Probe+0x136>
 8005272:	687b      	ldr	r3, [r7, #4]
 8005274:	f003 0304 	and.w	r3, r3, #4
 8005278:	2b00      	cmp	r3, #0
 800527a:	d002      	beq.n	8005282 <LPS22HB_0_Probe+0x136>
    {
      /* Return an error if the application try to initialize a function not supported by the component */
      ret = BSP_ERROR_COMPONENT_FAILURE;
 800527c:	f06f 0304 	mvn.w	r3, #4
 8005280:	63fb      	str	r3, [r7, #60]	; 0x3c
    }
  }
  return ret;
 8005282:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
}
 8005284:	4618      	mov	r0, r3
 8005286:	3740      	adds	r7, #64	; 0x40
 8005288:	46bd      	mov	sp, r7
 800528a:	bd80      	pop	{r7, pc}
 800528c:	08002f19 	.word	0x08002f19
 8005290:	08002f7d 	.word	0x08002f7d
 8005294:	08003031 	.word	0x08003031
 8005298:	08002fcd 	.word	0x08002fcd
 800529c:	08003095 	.word	0x08003095
 80052a0:	200002ec 	.word	0x200002ec
 80052a4:	200002b8 	.word	0x200002b8
 80052a8:	200005cc 	.word	0x200005cc
 80052ac:	200002b0 	.word	0x200002b0
 80052b0:	20000040 	.word	0x20000040
 80052b4:	20000078 	.word	0x20000078
 80052b8:	20000298 	.word	0x20000298
 80052bc:	20000064 	.word	0x20000064
 80052c0:	20000050 	.word	0x20000050

080052c4 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80052c4:	b580      	push	{r7, lr}
 80052c6:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80052c8:	4b0e      	ldr	r3, [pc, #56]	; (8005304 <HAL_Init+0x40>)
 80052ca:	681b      	ldr	r3, [r3, #0]
 80052cc:	4a0d      	ldr	r2, [pc, #52]	; (8005304 <HAL_Init+0x40>)
 80052ce:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80052d2:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80052d4:	4b0b      	ldr	r3, [pc, #44]	; (8005304 <HAL_Init+0x40>)
 80052d6:	681b      	ldr	r3, [r3, #0]
 80052d8:	4a0a      	ldr	r2, [pc, #40]	; (8005304 <HAL_Init+0x40>)
 80052da:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80052de:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80052e0:	4b08      	ldr	r3, [pc, #32]	; (8005304 <HAL_Init+0x40>)
 80052e2:	681b      	ldr	r3, [r3, #0]
 80052e4:	4a07      	ldr	r2, [pc, #28]	; (8005304 <HAL_Init+0x40>)
 80052e6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80052ea:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80052ec:	2003      	movs	r0, #3
 80052ee:	f000 fd23 	bl	8005d38 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80052f2:	2000      	movs	r0, #0
 80052f4:	f000 f808 	bl	8005308 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80052f8:	f7fd fd86 	bl	8002e08 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80052fc:	2300      	movs	r3, #0
}
 80052fe:	4618      	mov	r0, r3
 8005300:	bd80      	pop	{r7, pc}
 8005302:	bf00      	nop
 8005304:	40023c00 	.word	0x40023c00

08005308 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8005308:	b580      	push	{r7, lr}
 800530a:	b082      	sub	sp, #8
 800530c:	af00      	add	r7, sp, #0
 800530e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8005310:	4b12      	ldr	r3, [pc, #72]	; (800535c <HAL_InitTick+0x54>)
 8005312:	681a      	ldr	r2, [r3, #0]
 8005314:	4b12      	ldr	r3, [pc, #72]	; (8005360 <HAL_InitTick+0x58>)
 8005316:	781b      	ldrb	r3, [r3, #0]
 8005318:	4619      	mov	r1, r3
 800531a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800531e:	fbb3 f3f1 	udiv	r3, r3, r1
 8005322:	fbb2 f3f3 	udiv	r3, r2, r3
 8005326:	4618      	mov	r0, r3
 8005328:	f000 fd3b 	bl	8005da2 <HAL_SYSTICK_Config>
 800532c:	4603      	mov	r3, r0
 800532e:	2b00      	cmp	r3, #0
 8005330:	d001      	beq.n	8005336 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8005332:	2301      	movs	r3, #1
 8005334:	e00e      	b.n	8005354 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8005336:	687b      	ldr	r3, [r7, #4]
 8005338:	2b0f      	cmp	r3, #15
 800533a:	d80a      	bhi.n	8005352 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800533c:	2200      	movs	r2, #0
 800533e:	6879      	ldr	r1, [r7, #4]
 8005340:	f04f 30ff 	mov.w	r0, #4294967295
 8005344:	f000 fd03 	bl	8005d4e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8005348:	4a06      	ldr	r2, [pc, #24]	; (8005364 <HAL_InitTick+0x5c>)
 800534a:	687b      	ldr	r3, [r7, #4]
 800534c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800534e:	2300      	movs	r3, #0
 8005350:	e000      	b.n	8005354 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8005352:	2301      	movs	r3, #1
}
 8005354:	4618      	mov	r0, r3
 8005356:	3708      	adds	r7, #8
 8005358:	46bd      	mov	sp, r7
 800535a:	bd80      	pop	{r7, pc}
 800535c:	20000004 	.word	0x20000004
 8005360:	20000090 	.word	0x20000090
 8005364:	2000008c 	.word	0x2000008c

08005368 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8005368:	b480      	push	{r7}
 800536a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800536c:	4b06      	ldr	r3, [pc, #24]	; (8005388 <HAL_IncTick+0x20>)
 800536e:	781b      	ldrb	r3, [r3, #0]
 8005370:	461a      	mov	r2, r3
 8005372:	4b06      	ldr	r3, [pc, #24]	; (800538c <HAL_IncTick+0x24>)
 8005374:	681b      	ldr	r3, [r3, #0]
 8005376:	4413      	add	r3, r2
 8005378:	4a04      	ldr	r2, [pc, #16]	; (800538c <HAL_IncTick+0x24>)
 800537a:	6013      	str	r3, [r2, #0]
}
 800537c:	bf00      	nop
 800537e:	46bd      	mov	sp, r7
 8005380:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005384:	4770      	bx	lr
 8005386:	bf00      	nop
 8005388:	20000090 	.word	0x20000090
 800538c:	200005d4 	.word	0x200005d4

08005390 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8005390:	b480      	push	{r7}
 8005392:	af00      	add	r7, sp, #0
  return uwTick;
 8005394:	4b03      	ldr	r3, [pc, #12]	; (80053a4 <HAL_GetTick+0x14>)
 8005396:	681b      	ldr	r3, [r3, #0]
}
 8005398:	4618      	mov	r0, r3
 800539a:	46bd      	mov	sp, r7
 800539c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053a0:	4770      	bx	lr
 80053a2:	bf00      	nop
 80053a4:	200005d4 	.word	0x200005d4

080053a8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80053a8:	b580      	push	{r7, lr}
 80053aa:	b084      	sub	sp, #16
 80053ac:	af00      	add	r7, sp, #0
 80053ae:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80053b0:	f7ff ffee 	bl	8005390 <HAL_GetTick>
 80053b4:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80053b6:	687b      	ldr	r3, [r7, #4]
 80053b8:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80053ba:	68fb      	ldr	r3, [r7, #12]
 80053bc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80053c0:	d005      	beq.n	80053ce <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80053c2:	4b09      	ldr	r3, [pc, #36]	; (80053e8 <HAL_Delay+0x40>)
 80053c4:	781b      	ldrb	r3, [r3, #0]
 80053c6:	461a      	mov	r2, r3
 80053c8:	68fb      	ldr	r3, [r7, #12]
 80053ca:	4413      	add	r3, r2
 80053cc:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 80053ce:	bf00      	nop
 80053d0:	f7ff ffde 	bl	8005390 <HAL_GetTick>
 80053d4:	4602      	mov	r2, r0
 80053d6:	68bb      	ldr	r3, [r7, #8]
 80053d8:	1ad3      	subs	r3, r2, r3
 80053da:	68fa      	ldr	r2, [r7, #12]
 80053dc:	429a      	cmp	r2, r3
 80053de:	d8f7      	bhi.n	80053d0 <HAL_Delay+0x28>
  {
  }
}
 80053e0:	bf00      	nop
 80053e2:	3710      	adds	r7, #16
 80053e4:	46bd      	mov	sp, r7
 80053e6:	bd80      	pop	{r7, pc}
 80053e8:	20000090 	.word	0x20000090

080053ec <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 80053ec:	b580      	push	{r7, lr}
 80053ee:	b084      	sub	sp, #16
 80053f0:	af00      	add	r7, sp, #0
 80053f2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80053f4:	2300      	movs	r3, #0
 80053f6:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 80053f8:	687b      	ldr	r3, [r7, #4]
 80053fa:	2b00      	cmp	r3, #0
 80053fc:	d101      	bne.n	8005402 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 80053fe:	2301      	movs	r3, #1
 8005400:	e033      	b.n	800546a <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 8005402:	687b      	ldr	r3, [r7, #4]
 8005404:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005406:	2b00      	cmp	r3, #0
 8005408:	d109      	bne.n	800541e <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 800540a:	6878      	ldr	r0, [r7, #4]
 800540c:	f7fb fdf8 	bl	8001000 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8005410:	687b      	ldr	r3, [r7, #4]
 8005412:	2200      	movs	r2, #0
 8005414:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8005416:	687b      	ldr	r3, [r7, #4]
 8005418:	2200      	movs	r2, #0
 800541a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 800541e:	687b      	ldr	r3, [r7, #4]
 8005420:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005422:	f003 0310 	and.w	r3, r3, #16
 8005426:	2b00      	cmp	r3, #0
 8005428:	d118      	bne.n	800545c <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800542a:	687b      	ldr	r3, [r7, #4]
 800542c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800542e:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8005432:	f023 0302 	bic.w	r3, r3, #2
 8005436:	f043 0202 	orr.w	r2, r3, #2
 800543a:	687b      	ldr	r3, [r7, #4]
 800543c:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 800543e:	6878      	ldr	r0, [r7, #4]
 8005440:	f000 fa2c 	bl	800589c <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8005444:	687b      	ldr	r3, [r7, #4]
 8005446:	2200      	movs	r2, #0
 8005448:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800544a:	687b      	ldr	r3, [r7, #4]
 800544c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800544e:	f023 0303 	bic.w	r3, r3, #3
 8005452:	f043 0201 	orr.w	r2, r3, #1
 8005456:	687b      	ldr	r3, [r7, #4]
 8005458:	641a      	str	r2, [r3, #64]	; 0x40
 800545a:	e001      	b.n	8005460 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 800545c:	2301      	movs	r3, #1
 800545e:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8005460:	687b      	ldr	r3, [r7, #4]
 8005462:	2200      	movs	r2, #0
 8005464:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 8005468:	7bfb      	ldrb	r3, [r7, #15]
}
 800546a:	4618      	mov	r0, r3
 800546c:	3710      	adds	r7, #16
 800546e:	46bd      	mov	sp, r7
 8005470:	bd80      	pop	{r7, pc}
	...

08005474 <HAL_ADC_Start_DMA>:
  * @param  pData The destination Buffer address.
  * @param  Length The length of data to be transferred from ADC peripheral to memory.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 8005474:	b580      	push	{r7, lr}
 8005476:	b086      	sub	sp, #24
 8005478:	af00      	add	r7, sp, #0
 800547a:	60f8      	str	r0, [r7, #12]
 800547c:	60b9      	str	r1, [r7, #8]
 800547e:	607a      	str	r2, [r7, #4]
  __IO uint32_t counter = 0U;
 8005480:	2300      	movs	r3, #0
 8005482:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8005484:	68fb      	ldr	r3, [r7, #12]
 8005486:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800548a:	2b01      	cmp	r3, #1
 800548c:	d101      	bne.n	8005492 <HAL_ADC_Start_DMA+0x1e>
 800548e:	2302      	movs	r3, #2
 8005490:	e0b1      	b.n	80055f6 <HAL_ADC_Start_DMA+0x182>
 8005492:	68fb      	ldr	r3, [r7, #12]
 8005494:	2201      	movs	r2, #1
 8005496:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
  Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 800549a:	68fb      	ldr	r3, [r7, #12]
 800549c:	681b      	ldr	r3, [r3, #0]
 800549e:	689b      	ldr	r3, [r3, #8]
 80054a0:	f003 0301 	and.w	r3, r3, #1
 80054a4:	2b01      	cmp	r3, #1
 80054a6:	d018      	beq.n	80054da <HAL_ADC_Start_DMA+0x66>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 80054a8:	68fb      	ldr	r3, [r7, #12]
 80054aa:	681b      	ldr	r3, [r3, #0]
 80054ac:	689a      	ldr	r2, [r3, #8]
 80054ae:	68fb      	ldr	r3, [r7, #12]
 80054b0:	681b      	ldr	r3, [r3, #0]
 80054b2:	f042 0201 	orr.w	r2, r2, #1
 80054b6:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 80054b8:	4b51      	ldr	r3, [pc, #324]	; (8005600 <HAL_ADC_Start_DMA+0x18c>)
 80054ba:	681b      	ldr	r3, [r3, #0]
 80054bc:	4a51      	ldr	r2, [pc, #324]	; (8005604 <HAL_ADC_Start_DMA+0x190>)
 80054be:	fba2 2303 	umull	r2, r3, r2, r3
 80054c2:	0c9a      	lsrs	r2, r3, #18
 80054c4:	4613      	mov	r3, r2
 80054c6:	005b      	lsls	r3, r3, #1
 80054c8:	4413      	add	r3, r2
 80054ca:	613b      	str	r3, [r7, #16]
    while(counter != 0U)
 80054cc:	e002      	b.n	80054d4 <HAL_ADC_Start_DMA+0x60>
    {
      counter--;
 80054ce:	693b      	ldr	r3, [r7, #16]
 80054d0:	3b01      	subs	r3, #1
 80054d2:	613b      	str	r3, [r7, #16]
    while(counter != 0U)
 80054d4:	693b      	ldr	r3, [r7, #16]
 80054d6:	2b00      	cmp	r3, #0
 80054d8:	d1f9      	bne.n	80054ce <HAL_ADC_Start_DMA+0x5a>
    }
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 80054da:	68fb      	ldr	r3, [r7, #12]
 80054dc:	681b      	ldr	r3, [r3, #0]
 80054de:	689b      	ldr	r3, [r3, #8]
 80054e0:	f003 0301 	and.w	r3, r3, #1
 80054e4:	2b01      	cmp	r3, #1
 80054e6:	f040 8085 	bne.w	80055f4 <HAL_ADC_Start_DMA+0x180>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 80054ea:	68fb      	ldr	r3, [r7, #12]
 80054ec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80054ee:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 80054f2:	f023 0301 	bic.w	r3, r3, #1
 80054f6:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 80054fa:	68fb      	ldr	r3, [r7, #12]
 80054fc:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 80054fe:	68fb      	ldr	r3, [r7, #12]
 8005500:	681b      	ldr	r3, [r3, #0]
 8005502:	685b      	ldr	r3, [r3, #4]
 8005504:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005508:	2b00      	cmp	r3, #0
 800550a:	d007      	beq.n	800551c <HAL_ADC_Start_DMA+0xa8>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 800550c:	68fb      	ldr	r3, [r7, #12]
 800550e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005510:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8005514:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8005518:	68fb      	ldr	r3, [r7, #12]
 800551a:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800551c:	68fb      	ldr	r3, [r7, #12]
 800551e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005520:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8005524:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005528:	d106      	bne.n	8005538 <HAL_ADC_Start_DMA+0xc4>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 800552a:	68fb      	ldr	r3, [r7, #12]
 800552c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800552e:	f023 0206 	bic.w	r2, r3, #6
 8005532:	68fb      	ldr	r3, [r7, #12]
 8005534:	645a      	str	r2, [r3, #68]	; 0x44
 8005536:	e002      	b.n	800553e <HAL_ADC_Start_DMA+0xca>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8005538:	68fb      	ldr	r3, [r7, #12]
 800553a:	2200      	movs	r2, #0
 800553c:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);   
 800553e:	68fb      	ldr	r3, [r7, #12]
 8005540:	2200      	movs	r2, #0
 8005542:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8005546:	4b30      	ldr	r3, [pc, #192]	; (8005608 <HAL_ADC_Start_DMA+0x194>)
 8005548:	617b      	str	r3, [r7, #20]

    /* Set the DMA transfer complete callback */
    hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 800554a:	68fb      	ldr	r3, [r7, #12]
 800554c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800554e:	4a2f      	ldr	r2, [pc, #188]	; (800560c <HAL_ADC_Start_DMA+0x198>)
 8005550:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the DMA half transfer complete callback */
    hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8005552:	68fb      	ldr	r3, [r7, #12]
 8005554:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005556:	4a2e      	ldr	r2, [pc, #184]	; (8005610 <HAL_ADC_Start_DMA+0x19c>)
 8005558:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Set the DMA error callback */
    hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 800555a:	68fb      	ldr	r3, [r7, #12]
 800555c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800555e:	4a2d      	ldr	r2, [pc, #180]	; (8005614 <HAL_ADC_Start_DMA+0x1a0>)
 8005560:	64da      	str	r2, [r3, #76]	; 0x4c
    /* Manage ADC and DMA start: ADC overrun interruption, DMA start, ADC     */
    /* start (in case of SW start):                                           */
    
    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8005562:	68fb      	ldr	r3, [r7, #12]
 8005564:	681b      	ldr	r3, [r3, #0]
 8005566:	f06f 0222 	mvn.w	r2, #34	; 0x22
 800556a:	601a      	str	r2, [r3, #0]

    /* Enable ADC overrun interrupt */
    __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 800556c:	68fb      	ldr	r3, [r7, #12]
 800556e:	681b      	ldr	r3, [r3, #0]
 8005570:	685a      	ldr	r2, [r3, #4]
 8005572:	68fb      	ldr	r3, [r7, #12]
 8005574:	681b      	ldr	r3, [r3, #0]
 8005576:	f042 6280 	orr.w	r2, r2, #67108864	; 0x4000000
 800557a:	605a      	str	r2, [r3, #4]
    
    /* Enable ADC DMA mode */
    hadc->Instance->CR2 |= ADC_CR2_DMA;
 800557c:	68fb      	ldr	r3, [r7, #12]
 800557e:	681b      	ldr	r3, [r3, #0]
 8005580:	689a      	ldr	r2, [r3, #8]
 8005582:	68fb      	ldr	r3, [r7, #12]
 8005584:	681b      	ldr	r3, [r3, #0]
 8005586:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800558a:	609a      	str	r2, [r3, #8]
    
    /* Start the DMA channel */
    HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 800558c:	68fb      	ldr	r3, [r7, #12]
 800558e:	6b98      	ldr	r0, [r3, #56]	; 0x38
 8005590:	68fb      	ldr	r3, [r7, #12]
 8005592:	681b      	ldr	r3, [r3, #0]
 8005594:	334c      	adds	r3, #76	; 0x4c
 8005596:	4619      	mov	r1, r3
 8005598:	68ba      	ldr	r2, [r7, #8]
 800559a:	687b      	ldr	r3, [r7, #4]
 800559c:	f000 fcbc 	bl	8005f18 <HAL_DMA_Start_IT>
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 80055a0:	697b      	ldr	r3, [r7, #20]
 80055a2:	685b      	ldr	r3, [r3, #4]
 80055a4:	f003 031f 	and.w	r3, r3, #31
 80055a8:	2b00      	cmp	r3, #0
 80055aa:	d10f      	bne.n	80055cc <HAL_ADC_Start_DMA+0x158>
      if((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
                                  || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 80055ac:	68fb      	ldr	r3, [r7, #12]
 80055ae:	681b      	ldr	r3, [r3, #0]
 80055b0:	689b      	ldr	r3, [r3, #8]
 80055b2:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 80055b6:	2b00      	cmp	r3, #0
 80055b8:	d11c      	bne.n	80055f4 <HAL_ADC_Start_DMA+0x180>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 80055ba:	68fb      	ldr	r3, [r7, #12]
 80055bc:	681b      	ldr	r3, [r3, #0]
 80055be:	689a      	ldr	r2, [r3, #8]
 80055c0:	68fb      	ldr	r3, [r7, #12]
 80055c2:	681b      	ldr	r3, [r3, #0]
 80055c4:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 80055c8:	609a      	str	r2, [r3, #8]
 80055ca:	e013      	b.n	80055f4 <HAL_ADC_Start_DMA+0x180>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 80055cc:	68fb      	ldr	r3, [r7, #12]
 80055ce:	681b      	ldr	r3, [r3, #0]
 80055d0:	4a11      	ldr	r2, [pc, #68]	; (8005618 <HAL_ADC_Start_DMA+0x1a4>)
 80055d2:	4293      	cmp	r3, r2
 80055d4:	d10e      	bne.n	80055f4 <HAL_ADC_Start_DMA+0x180>
 80055d6:	68fb      	ldr	r3, [r7, #12]
 80055d8:	681b      	ldr	r3, [r3, #0]
 80055da:	689b      	ldr	r3, [r3, #8]
 80055dc:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 80055e0:	2b00      	cmp	r3, #0
 80055e2:	d107      	bne.n	80055f4 <HAL_ADC_Start_DMA+0x180>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 80055e4:	68fb      	ldr	r3, [r7, #12]
 80055e6:	681b      	ldr	r3, [r3, #0]
 80055e8:	689a      	ldr	r2, [r3, #8]
 80055ea:	68fb      	ldr	r3, [r7, #12]
 80055ec:	681b      	ldr	r3, [r3, #0]
 80055ee:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 80055f2:	609a      	str	r2, [r3, #8]
      }
    }
  }
  
  /* Return function status */
  return HAL_OK;
 80055f4:	2300      	movs	r3, #0
}
 80055f6:	4618      	mov	r0, r3
 80055f8:	3718      	adds	r7, #24
 80055fa:	46bd      	mov	sp, r7
 80055fc:	bd80      	pop	{r7, pc}
 80055fe:	bf00      	nop
 8005600:	20000004 	.word	0x20000004
 8005604:	431bde83 	.word	0x431bde83
 8005608:	40012300 	.word	0x40012300
 800560c:	08005a95 	.word	0x08005a95
 8005610:	08005b4f 	.word	0x08005b4f
 8005614:	08005b6b 	.word	0x08005b6b
 8005618:	40012000 	.word	0x40012000

0800561c <HAL_ADC_ConvCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 800561c:	b480      	push	{r7}
 800561e:	b083      	sub	sp, #12
 8005620:	af00      	add	r7, sp, #0
 8005622:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvCpltCallback could be implemented in the user file
   */
}
 8005624:	bf00      	nop
 8005626:	370c      	adds	r7, #12
 8005628:	46bd      	mov	sp, r7
 800562a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800562e:	4770      	bx	lr

08005630 <HAL_ADC_ConvHalfCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc)
{
 8005630:	b480      	push	{r7}
 8005632:	b083      	sub	sp, #12
 8005634:	af00      	add	r7, sp, #0
 8005636:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvHalfCpltCallback could be implemented in the user file
   */
}
 8005638:	bf00      	nop
 800563a:	370c      	adds	r7, #12
 800563c:	46bd      	mov	sp, r7
 800563e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005642:	4770      	bx	lr

08005644 <HAL_ADC_ErrorCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8005644:	b480      	push	{r7}
 8005646:	b083      	sub	sp, #12
 8005648:	af00      	add	r7, sp, #0
 800564a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ErrorCallback could be implemented in the user file
   */
}
 800564c:	bf00      	nop
 800564e:	370c      	adds	r7, #12
 8005650:	46bd      	mov	sp, r7
 8005652:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005656:	4770      	bx	lr

08005658 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8005658:	b480      	push	{r7}
 800565a:	b085      	sub	sp, #20
 800565c:	af00      	add	r7, sp, #0
 800565e:	6078      	str	r0, [r7, #4]
 8005660:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 8005662:	2300      	movs	r3, #0
 8005664:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8005666:	687b      	ldr	r3, [r7, #4]
 8005668:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800566c:	2b01      	cmp	r3, #1
 800566e:	d101      	bne.n	8005674 <HAL_ADC_ConfigChannel+0x1c>
 8005670:	2302      	movs	r3, #2
 8005672:	e105      	b.n	8005880 <HAL_ADC_ConfigChannel+0x228>
 8005674:	687b      	ldr	r3, [r7, #4]
 8005676:	2201      	movs	r2, #1
 8005678:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 800567c:	683b      	ldr	r3, [r7, #0]
 800567e:	681b      	ldr	r3, [r3, #0]
 8005680:	2b09      	cmp	r3, #9
 8005682:	d925      	bls.n	80056d0 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8005684:	687b      	ldr	r3, [r7, #4]
 8005686:	681b      	ldr	r3, [r3, #0]
 8005688:	68d9      	ldr	r1, [r3, #12]
 800568a:	683b      	ldr	r3, [r7, #0]
 800568c:	681b      	ldr	r3, [r3, #0]
 800568e:	b29b      	uxth	r3, r3
 8005690:	461a      	mov	r2, r3
 8005692:	4613      	mov	r3, r2
 8005694:	005b      	lsls	r3, r3, #1
 8005696:	4413      	add	r3, r2
 8005698:	3b1e      	subs	r3, #30
 800569a:	2207      	movs	r2, #7
 800569c:	fa02 f303 	lsl.w	r3, r2, r3
 80056a0:	43da      	mvns	r2, r3
 80056a2:	687b      	ldr	r3, [r7, #4]
 80056a4:	681b      	ldr	r3, [r3, #0]
 80056a6:	400a      	ands	r2, r1
 80056a8:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 80056aa:	687b      	ldr	r3, [r7, #4]
 80056ac:	681b      	ldr	r3, [r3, #0]
 80056ae:	68d9      	ldr	r1, [r3, #12]
 80056b0:	683b      	ldr	r3, [r7, #0]
 80056b2:	689a      	ldr	r2, [r3, #8]
 80056b4:	683b      	ldr	r3, [r7, #0]
 80056b6:	681b      	ldr	r3, [r3, #0]
 80056b8:	b29b      	uxth	r3, r3
 80056ba:	4618      	mov	r0, r3
 80056bc:	4603      	mov	r3, r0
 80056be:	005b      	lsls	r3, r3, #1
 80056c0:	4403      	add	r3, r0
 80056c2:	3b1e      	subs	r3, #30
 80056c4:	409a      	lsls	r2, r3
 80056c6:	687b      	ldr	r3, [r7, #4]
 80056c8:	681b      	ldr	r3, [r3, #0]
 80056ca:	430a      	orrs	r2, r1
 80056cc:	60da      	str	r2, [r3, #12]
 80056ce:	e022      	b.n	8005716 <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 80056d0:	687b      	ldr	r3, [r7, #4]
 80056d2:	681b      	ldr	r3, [r3, #0]
 80056d4:	6919      	ldr	r1, [r3, #16]
 80056d6:	683b      	ldr	r3, [r7, #0]
 80056d8:	681b      	ldr	r3, [r3, #0]
 80056da:	b29b      	uxth	r3, r3
 80056dc:	461a      	mov	r2, r3
 80056de:	4613      	mov	r3, r2
 80056e0:	005b      	lsls	r3, r3, #1
 80056e2:	4413      	add	r3, r2
 80056e4:	2207      	movs	r2, #7
 80056e6:	fa02 f303 	lsl.w	r3, r2, r3
 80056ea:	43da      	mvns	r2, r3
 80056ec:	687b      	ldr	r3, [r7, #4]
 80056ee:	681b      	ldr	r3, [r3, #0]
 80056f0:	400a      	ands	r2, r1
 80056f2:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 80056f4:	687b      	ldr	r3, [r7, #4]
 80056f6:	681b      	ldr	r3, [r3, #0]
 80056f8:	6919      	ldr	r1, [r3, #16]
 80056fa:	683b      	ldr	r3, [r7, #0]
 80056fc:	689a      	ldr	r2, [r3, #8]
 80056fe:	683b      	ldr	r3, [r7, #0]
 8005700:	681b      	ldr	r3, [r3, #0]
 8005702:	b29b      	uxth	r3, r3
 8005704:	4618      	mov	r0, r3
 8005706:	4603      	mov	r3, r0
 8005708:	005b      	lsls	r3, r3, #1
 800570a:	4403      	add	r3, r0
 800570c:	409a      	lsls	r2, r3
 800570e:	687b      	ldr	r3, [r7, #4]
 8005710:	681b      	ldr	r3, [r3, #0]
 8005712:	430a      	orrs	r2, r1
 8005714:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8005716:	683b      	ldr	r3, [r7, #0]
 8005718:	685b      	ldr	r3, [r3, #4]
 800571a:	2b06      	cmp	r3, #6
 800571c:	d824      	bhi.n	8005768 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 800571e:	687b      	ldr	r3, [r7, #4]
 8005720:	681b      	ldr	r3, [r3, #0]
 8005722:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8005724:	683b      	ldr	r3, [r7, #0]
 8005726:	685a      	ldr	r2, [r3, #4]
 8005728:	4613      	mov	r3, r2
 800572a:	009b      	lsls	r3, r3, #2
 800572c:	4413      	add	r3, r2
 800572e:	3b05      	subs	r3, #5
 8005730:	221f      	movs	r2, #31
 8005732:	fa02 f303 	lsl.w	r3, r2, r3
 8005736:	43da      	mvns	r2, r3
 8005738:	687b      	ldr	r3, [r7, #4]
 800573a:	681b      	ldr	r3, [r3, #0]
 800573c:	400a      	ands	r2, r1
 800573e:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8005740:	687b      	ldr	r3, [r7, #4]
 8005742:	681b      	ldr	r3, [r3, #0]
 8005744:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8005746:	683b      	ldr	r3, [r7, #0]
 8005748:	681b      	ldr	r3, [r3, #0]
 800574a:	b29b      	uxth	r3, r3
 800574c:	4618      	mov	r0, r3
 800574e:	683b      	ldr	r3, [r7, #0]
 8005750:	685a      	ldr	r2, [r3, #4]
 8005752:	4613      	mov	r3, r2
 8005754:	009b      	lsls	r3, r3, #2
 8005756:	4413      	add	r3, r2
 8005758:	3b05      	subs	r3, #5
 800575a:	fa00 f203 	lsl.w	r2, r0, r3
 800575e:	687b      	ldr	r3, [r7, #4]
 8005760:	681b      	ldr	r3, [r3, #0]
 8005762:	430a      	orrs	r2, r1
 8005764:	635a      	str	r2, [r3, #52]	; 0x34
 8005766:	e04c      	b.n	8005802 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8005768:	683b      	ldr	r3, [r7, #0]
 800576a:	685b      	ldr	r3, [r3, #4]
 800576c:	2b0c      	cmp	r3, #12
 800576e:	d824      	bhi.n	80057ba <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8005770:	687b      	ldr	r3, [r7, #4]
 8005772:	681b      	ldr	r3, [r3, #0]
 8005774:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8005776:	683b      	ldr	r3, [r7, #0]
 8005778:	685a      	ldr	r2, [r3, #4]
 800577a:	4613      	mov	r3, r2
 800577c:	009b      	lsls	r3, r3, #2
 800577e:	4413      	add	r3, r2
 8005780:	3b23      	subs	r3, #35	; 0x23
 8005782:	221f      	movs	r2, #31
 8005784:	fa02 f303 	lsl.w	r3, r2, r3
 8005788:	43da      	mvns	r2, r3
 800578a:	687b      	ldr	r3, [r7, #4]
 800578c:	681b      	ldr	r3, [r3, #0]
 800578e:	400a      	ands	r2, r1
 8005790:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8005792:	687b      	ldr	r3, [r7, #4]
 8005794:	681b      	ldr	r3, [r3, #0]
 8005796:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8005798:	683b      	ldr	r3, [r7, #0]
 800579a:	681b      	ldr	r3, [r3, #0]
 800579c:	b29b      	uxth	r3, r3
 800579e:	4618      	mov	r0, r3
 80057a0:	683b      	ldr	r3, [r7, #0]
 80057a2:	685a      	ldr	r2, [r3, #4]
 80057a4:	4613      	mov	r3, r2
 80057a6:	009b      	lsls	r3, r3, #2
 80057a8:	4413      	add	r3, r2
 80057aa:	3b23      	subs	r3, #35	; 0x23
 80057ac:	fa00 f203 	lsl.w	r2, r0, r3
 80057b0:	687b      	ldr	r3, [r7, #4]
 80057b2:	681b      	ldr	r3, [r3, #0]
 80057b4:	430a      	orrs	r2, r1
 80057b6:	631a      	str	r2, [r3, #48]	; 0x30
 80057b8:	e023      	b.n	8005802 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 80057ba:	687b      	ldr	r3, [r7, #4]
 80057bc:	681b      	ldr	r3, [r3, #0]
 80057be:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80057c0:	683b      	ldr	r3, [r7, #0]
 80057c2:	685a      	ldr	r2, [r3, #4]
 80057c4:	4613      	mov	r3, r2
 80057c6:	009b      	lsls	r3, r3, #2
 80057c8:	4413      	add	r3, r2
 80057ca:	3b41      	subs	r3, #65	; 0x41
 80057cc:	221f      	movs	r2, #31
 80057ce:	fa02 f303 	lsl.w	r3, r2, r3
 80057d2:	43da      	mvns	r2, r3
 80057d4:	687b      	ldr	r3, [r7, #4]
 80057d6:	681b      	ldr	r3, [r3, #0]
 80057d8:	400a      	ands	r2, r1
 80057da:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 80057dc:	687b      	ldr	r3, [r7, #4]
 80057de:	681b      	ldr	r3, [r3, #0]
 80057e0:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80057e2:	683b      	ldr	r3, [r7, #0]
 80057e4:	681b      	ldr	r3, [r3, #0]
 80057e6:	b29b      	uxth	r3, r3
 80057e8:	4618      	mov	r0, r3
 80057ea:	683b      	ldr	r3, [r7, #0]
 80057ec:	685a      	ldr	r2, [r3, #4]
 80057ee:	4613      	mov	r3, r2
 80057f0:	009b      	lsls	r3, r3, #2
 80057f2:	4413      	add	r3, r2
 80057f4:	3b41      	subs	r3, #65	; 0x41
 80057f6:	fa00 f203 	lsl.w	r2, r0, r3
 80057fa:	687b      	ldr	r3, [r7, #4]
 80057fc:	681b      	ldr	r3, [r3, #0]
 80057fe:	430a      	orrs	r2, r1
 8005800:	62da      	str	r2, [r3, #44]	; 0x2c
  }

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8005802:	4b22      	ldr	r3, [pc, #136]	; (800588c <HAL_ADC_ConfigChannel+0x234>)
 8005804:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8005806:	687b      	ldr	r3, [r7, #4]
 8005808:	681b      	ldr	r3, [r3, #0]
 800580a:	4a21      	ldr	r2, [pc, #132]	; (8005890 <HAL_ADC_ConfigChannel+0x238>)
 800580c:	4293      	cmp	r3, r2
 800580e:	d109      	bne.n	8005824 <HAL_ADC_ConfigChannel+0x1cc>
 8005810:	683b      	ldr	r3, [r7, #0]
 8005812:	681b      	ldr	r3, [r3, #0]
 8005814:	2b12      	cmp	r3, #18
 8005816:	d105      	bne.n	8005824 <HAL_ADC_ConfigChannel+0x1cc>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8005818:	68fb      	ldr	r3, [r7, #12]
 800581a:	685b      	ldr	r3, [r3, #4]
 800581c:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 8005820:	68fb      	ldr	r3, [r7, #12]
 8005822:	605a      	str	r2, [r3, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or 
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8005824:	687b      	ldr	r3, [r7, #4]
 8005826:	681b      	ldr	r3, [r3, #0]
 8005828:	4a19      	ldr	r2, [pc, #100]	; (8005890 <HAL_ADC_ConfigChannel+0x238>)
 800582a:	4293      	cmp	r3, r2
 800582c:	d123      	bne.n	8005876 <HAL_ADC_ConfigChannel+0x21e>
 800582e:	683b      	ldr	r3, [r7, #0]
 8005830:	681b      	ldr	r3, [r3, #0]
 8005832:	2b10      	cmp	r3, #16
 8005834:	d003      	beq.n	800583e <HAL_ADC_ConfigChannel+0x1e6>
 8005836:	683b      	ldr	r3, [r7, #0]
 8005838:	681b      	ldr	r3, [r3, #0]
 800583a:	2b11      	cmp	r3, #17
 800583c:	d11b      	bne.n	8005876 <HAL_ADC_ConfigChannel+0x21e>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 800583e:	68fb      	ldr	r3, [r7, #12]
 8005840:	685b      	ldr	r3, [r3, #4]
 8005842:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 8005846:	68fb      	ldr	r3, [r7, #12]
 8005848:	605a      	str	r2, [r3, #4]
    
    if((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR))
 800584a:	683b      	ldr	r3, [r7, #0]
 800584c:	681b      	ldr	r3, [r3, #0]
 800584e:	2b10      	cmp	r3, #16
 8005850:	d111      	bne.n	8005876 <HAL_ADC_ConfigChannel+0x21e>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8005852:	4b10      	ldr	r3, [pc, #64]	; (8005894 <HAL_ADC_ConfigChannel+0x23c>)
 8005854:	681b      	ldr	r3, [r3, #0]
 8005856:	4a10      	ldr	r2, [pc, #64]	; (8005898 <HAL_ADC_ConfigChannel+0x240>)
 8005858:	fba2 2303 	umull	r2, r3, r2, r3
 800585c:	0c9a      	lsrs	r2, r3, #18
 800585e:	4613      	mov	r3, r2
 8005860:	009b      	lsls	r3, r3, #2
 8005862:	4413      	add	r3, r2
 8005864:	005b      	lsls	r3, r3, #1
 8005866:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8005868:	e002      	b.n	8005870 <HAL_ADC_ConfigChannel+0x218>
      {
        counter--;
 800586a:	68bb      	ldr	r3, [r7, #8]
 800586c:	3b01      	subs	r3, #1
 800586e:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8005870:	68bb      	ldr	r3, [r7, #8]
 8005872:	2b00      	cmp	r3, #0
 8005874:	d1f9      	bne.n	800586a <HAL_ADC_ConfigChannel+0x212>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8005876:	687b      	ldr	r3, [r7, #4]
 8005878:	2200      	movs	r2, #0
 800587a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 800587e:	2300      	movs	r3, #0
}
 8005880:	4618      	mov	r0, r3
 8005882:	3714      	adds	r7, #20
 8005884:	46bd      	mov	sp, r7
 8005886:	f85d 7b04 	ldr.w	r7, [sp], #4
 800588a:	4770      	bx	lr
 800588c:	40012300 	.word	0x40012300
 8005890:	40012000 	.word	0x40012000
 8005894:	20000004 	.word	0x20000004
 8005898:	431bde83 	.word	0x431bde83

0800589c <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 800589c:	b480      	push	{r7}
 800589e:	b085      	sub	sp, #20
 80058a0:	af00      	add	r7, sp, #0
 80058a2:	6078      	str	r0, [r7, #4]
  
  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80058a4:	4b79      	ldr	r3, [pc, #484]	; (8005a8c <ADC_Init+0x1f0>)
 80058a6:	60fb      	str	r3, [r7, #12]
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 80058a8:	68fb      	ldr	r3, [r7, #12]
 80058aa:	685b      	ldr	r3, [r3, #4]
 80058ac:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 80058b0:	68fb      	ldr	r3, [r7, #12]
 80058b2:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 80058b4:	68fb      	ldr	r3, [r7, #12]
 80058b6:	685a      	ldr	r2, [r3, #4]
 80058b8:	687b      	ldr	r3, [r7, #4]
 80058ba:	685b      	ldr	r3, [r3, #4]
 80058bc:	431a      	orrs	r2, r3
 80058be:	68fb      	ldr	r3, [r7, #12]
 80058c0:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 80058c2:	687b      	ldr	r3, [r7, #4]
 80058c4:	681b      	ldr	r3, [r3, #0]
 80058c6:	685a      	ldr	r2, [r3, #4]
 80058c8:	687b      	ldr	r3, [r7, #4]
 80058ca:	681b      	ldr	r3, [r3, #0]
 80058cc:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80058d0:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 80058d2:	687b      	ldr	r3, [r7, #4]
 80058d4:	681b      	ldr	r3, [r3, #0]
 80058d6:	6859      	ldr	r1, [r3, #4]
 80058d8:	687b      	ldr	r3, [r7, #4]
 80058da:	691b      	ldr	r3, [r3, #16]
 80058dc:	021a      	lsls	r2, r3, #8
 80058de:	687b      	ldr	r3, [r7, #4]
 80058e0:	681b      	ldr	r3, [r3, #0]
 80058e2:	430a      	orrs	r2, r1
 80058e4:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 80058e6:	687b      	ldr	r3, [r7, #4]
 80058e8:	681b      	ldr	r3, [r3, #0]
 80058ea:	685a      	ldr	r2, [r3, #4]
 80058ec:	687b      	ldr	r3, [r7, #4]
 80058ee:	681b      	ldr	r3, [r3, #0]
 80058f0:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 80058f4:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 80058f6:	687b      	ldr	r3, [r7, #4]
 80058f8:	681b      	ldr	r3, [r3, #0]
 80058fa:	6859      	ldr	r1, [r3, #4]
 80058fc:	687b      	ldr	r3, [r7, #4]
 80058fe:	689a      	ldr	r2, [r3, #8]
 8005900:	687b      	ldr	r3, [r7, #4]
 8005902:	681b      	ldr	r3, [r3, #0]
 8005904:	430a      	orrs	r2, r1
 8005906:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8005908:	687b      	ldr	r3, [r7, #4]
 800590a:	681b      	ldr	r3, [r3, #0]
 800590c:	689a      	ldr	r2, [r3, #8]
 800590e:	687b      	ldr	r3, [r7, #4]
 8005910:	681b      	ldr	r3, [r3, #0]
 8005912:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8005916:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8005918:	687b      	ldr	r3, [r7, #4]
 800591a:	681b      	ldr	r3, [r3, #0]
 800591c:	6899      	ldr	r1, [r3, #8]
 800591e:	687b      	ldr	r3, [r7, #4]
 8005920:	68da      	ldr	r2, [r3, #12]
 8005922:	687b      	ldr	r3, [r7, #4]
 8005924:	681b      	ldr	r3, [r3, #0]
 8005926:	430a      	orrs	r2, r1
 8005928:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 800592a:	687b      	ldr	r3, [r7, #4]
 800592c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800592e:	4a58      	ldr	r2, [pc, #352]	; (8005a90 <ADC_Init+0x1f4>)
 8005930:	4293      	cmp	r3, r2
 8005932:	d022      	beq.n	800597a <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8005934:	687b      	ldr	r3, [r7, #4]
 8005936:	681b      	ldr	r3, [r3, #0]
 8005938:	689a      	ldr	r2, [r3, #8]
 800593a:	687b      	ldr	r3, [r7, #4]
 800593c:	681b      	ldr	r3, [r3, #0]
 800593e:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8005942:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8005944:	687b      	ldr	r3, [r7, #4]
 8005946:	681b      	ldr	r3, [r3, #0]
 8005948:	6899      	ldr	r1, [r3, #8]
 800594a:	687b      	ldr	r3, [r7, #4]
 800594c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800594e:	687b      	ldr	r3, [r7, #4]
 8005950:	681b      	ldr	r3, [r3, #0]
 8005952:	430a      	orrs	r2, r1
 8005954:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8005956:	687b      	ldr	r3, [r7, #4]
 8005958:	681b      	ldr	r3, [r3, #0]
 800595a:	689a      	ldr	r2, [r3, #8]
 800595c:	687b      	ldr	r3, [r7, #4]
 800595e:	681b      	ldr	r3, [r3, #0]
 8005960:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8005964:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8005966:	687b      	ldr	r3, [r7, #4]
 8005968:	681b      	ldr	r3, [r3, #0]
 800596a:	6899      	ldr	r1, [r3, #8]
 800596c:	687b      	ldr	r3, [r7, #4]
 800596e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005970:	687b      	ldr	r3, [r7, #4]
 8005972:	681b      	ldr	r3, [r3, #0]
 8005974:	430a      	orrs	r2, r1
 8005976:	609a      	str	r2, [r3, #8]
 8005978:	e00f      	b.n	800599a <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 800597a:	687b      	ldr	r3, [r7, #4]
 800597c:	681b      	ldr	r3, [r3, #0]
 800597e:	689a      	ldr	r2, [r3, #8]
 8005980:	687b      	ldr	r3, [r7, #4]
 8005982:	681b      	ldr	r3, [r3, #0]
 8005984:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8005988:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 800598a:	687b      	ldr	r3, [r7, #4]
 800598c:	681b      	ldr	r3, [r3, #0]
 800598e:	689a      	ldr	r2, [r3, #8]
 8005990:	687b      	ldr	r3, [r7, #4]
 8005992:	681b      	ldr	r3, [r3, #0]
 8005994:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8005998:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 800599a:	687b      	ldr	r3, [r7, #4]
 800599c:	681b      	ldr	r3, [r3, #0]
 800599e:	689a      	ldr	r2, [r3, #8]
 80059a0:	687b      	ldr	r3, [r7, #4]
 80059a2:	681b      	ldr	r3, [r3, #0]
 80059a4:	f022 0202 	bic.w	r2, r2, #2
 80059a8:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 80059aa:	687b      	ldr	r3, [r7, #4]
 80059ac:	681b      	ldr	r3, [r3, #0]
 80059ae:	6899      	ldr	r1, [r3, #8]
 80059b0:	687b      	ldr	r3, [r7, #4]
 80059b2:	7e1b      	ldrb	r3, [r3, #24]
 80059b4:	005a      	lsls	r2, r3, #1
 80059b6:	687b      	ldr	r3, [r7, #4]
 80059b8:	681b      	ldr	r3, [r3, #0]
 80059ba:	430a      	orrs	r2, r1
 80059bc:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 80059be:	687b      	ldr	r3, [r7, #4]
 80059c0:	f893 3020 	ldrb.w	r3, [r3, #32]
 80059c4:	2b00      	cmp	r3, #0
 80059c6:	d01b      	beq.n	8005a00 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 80059c8:	687b      	ldr	r3, [r7, #4]
 80059ca:	681b      	ldr	r3, [r3, #0]
 80059cc:	685a      	ldr	r2, [r3, #4]
 80059ce:	687b      	ldr	r3, [r7, #4]
 80059d0:	681b      	ldr	r3, [r3, #0]
 80059d2:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80059d6:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 80059d8:	687b      	ldr	r3, [r7, #4]
 80059da:	681b      	ldr	r3, [r3, #0]
 80059dc:	685a      	ldr	r2, [r3, #4]
 80059de:	687b      	ldr	r3, [r7, #4]
 80059e0:	681b      	ldr	r3, [r3, #0]
 80059e2:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 80059e6:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 80059e8:	687b      	ldr	r3, [r7, #4]
 80059ea:	681b      	ldr	r3, [r3, #0]
 80059ec:	6859      	ldr	r1, [r3, #4]
 80059ee:	687b      	ldr	r3, [r7, #4]
 80059f0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80059f2:	3b01      	subs	r3, #1
 80059f4:	035a      	lsls	r2, r3, #13
 80059f6:	687b      	ldr	r3, [r7, #4]
 80059f8:	681b      	ldr	r3, [r3, #0]
 80059fa:	430a      	orrs	r2, r1
 80059fc:	605a      	str	r2, [r3, #4]
 80059fe:	e007      	b.n	8005a10 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8005a00:	687b      	ldr	r3, [r7, #4]
 8005a02:	681b      	ldr	r3, [r3, #0]
 8005a04:	685a      	ldr	r2, [r3, #4]
 8005a06:	687b      	ldr	r3, [r7, #4]
 8005a08:	681b      	ldr	r3, [r3, #0]
 8005a0a:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8005a0e:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8005a10:	687b      	ldr	r3, [r7, #4]
 8005a12:	681b      	ldr	r3, [r3, #0]
 8005a14:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005a16:	687b      	ldr	r3, [r7, #4]
 8005a18:	681b      	ldr	r3, [r3, #0]
 8005a1a:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 8005a1e:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8005a20:	687b      	ldr	r3, [r7, #4]
 8005a22:	681b      	ldr	r3, [r3, #0]
 8005a24:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8005a26:	687b      	ldr	r3, [r7, #4]
 8005a28:	69db      	ldr	r3, [r3, #28]
 8005a2a:	3b01      	subs	r3, #1
 8005a2c:	051a      	lsls	r2, r3, #20
 8005a2e:	687b      	ldr	r3, [r7, #4]
 8005a30:	681b      	ldr	r3, [r3, #0]
 8005a32:	430a      	orrs	r2, r1
 8005a34:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8005a36:	687b      	ldr	r3, [r7, #4]
 8005a38:	681b      	ldr	r3, [r3, #0]
 8005a3a:	689a      	ldr	r2, [r3, #8]
 8005a3c:	687b      	ldr	r3, [r7, #4]
 8005a3e:	681b      	ldr	r3, [r3, #0]
 8005a40:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8005a44:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8005a46:	687b      	ldr	r3, [r7, #4]
 8005a48:	681b      	ldr	r3, [r3, #0]
 8005a4a:	6899      	ldr	r1, [r3, #8]
 8005a4c:	687b      	ldr	r3, [r7, #4]
 8005a4e:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8005a52:	025a      	lsls	r2, r3, #9
 8005a54:	687b      	ldr	r3, [r7, #4]
 8005a56:	681b      	ldr	r3, [r3, #0]
 8005a58:	430a      	orrs	r2, r1
 8005a5a:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8005a5c:	687b      	ldr	r3, [r7, #4]
 8005a5e:	681b      	ldr	r3, [r3, #0]
 8005a60:	689a      	ldr	r2, [r3, #8]
 8005a62:	687b      	ldr	r3, [r7, #4]
 8005a64:	681b      	ldr	r3, [r3, #0]
 8005a66:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005a6a:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8005a6c:	687b      	ldr	r3, [r7, #4]
 8005a6e:	681b      	ldr	r3, [r3, #0]
 8005a70:	6899      	ldr	r1, [r3, #8]
 8005a72:	687b      	ldr	r3, [r7, #4]
 8005a74:	695b      	ldr	r3, [r3, #20]
 8005a76:	029a      	lsls	r2, r3, #10
 8005a78:	687b      	ldr	r3, [r7, #4]
 8005a7a:	681b      	ldr	r3, [r3, #0]
 8005a7c:	430a      	orrs	r2, r1
 8005a7e:	609a      	str	r2, [r3, #8]
}
 8005a80:	bf00      	nop
 8005a82:	3714      	adds	r7, #20
 8005a84:	46bd      	mov	sp, r7
 8005a86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a8a:	4770      	bx	lr
 8005a8c:	40012300 	.word	0x40012300
 8005a90:	0f000001 	.word	0x0f000001

08005a94 <ADC_DMAConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)   
{
 8005a94:	b580      	push	{r7, lr}
 8005a96:	b084      	sub	sp, #16
 8005a98:	af00      	add	r7, sp, #0
 8005a9a:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8005a9c:	687b      	ldr	r3, [r7, #4]
 8005a9e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005aa0:	60fb      	str	r3, [r7, #12]
  
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 8005aa2:	68fb      	ldr	r3, [r7, #12]
 8005aa4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005aa6:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8005aaa:	2b00      	cmp	r3, #0
 8005aac:	d13c      	bne.n	8005b28 <ADC_DMAConvCplt+0x94>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8005aae:	68fb      	ldr	r3, [r7, #12]
 8005ab0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005ab2:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8005ab6:	68fb      	ldr	r3, [r7, #12]
 8005ab8:	641a      	str	r2, [r3, #64]	; 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8005aba:	68fb      	ldr	r3, [r7, #12]
 8005abc:	681b      	ldr	r3, [r3, #0]
 8005abe:	689b      	ldr	r3, [r3, #8]
 8005ac0:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8005ac4:	2b00      	cmp	r3, #0
 8005ac6:	d12b      	bne.n	8005b20 <ADC_DMAConvCplt+0x8c>
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8005ac8:	68fb      	ldr	r3, [r7, #12]
 8005aca:	7e1b      	ldrb	r3, [r3, #24]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8005acc:	2b00      	cmp	r3, #0
 8005ace:	d127      	bne.n	8005b20 <ADC_DMAConvCplt+0x8c>
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8005ad0:	68fb      	ldr	r3, [r7, #12]
 8005ad2:	681b      	ldr	r3, [r3, #0]
 8005ad4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005ad6:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8005ada:	2b00      	cmp	r3, #0
 8005adc:	d006      	beq.n	8005aec <ADC_DMAConvCplt+0x58>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 8005ade:	68fb      	ldr	r3, [r7, #12]
 8005ae0:	681b      	ldr	r3, [r3, #0]
 8005ae2:	689b      	ldr	r3, [r3, #8]
 8005ae4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8005ae8:	2b00      	cmp	r3, #0
 8005aea:	d119      	bne.n	8005b20 <ADC_DMAConvCplt+0x8c>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8005aec:	68fb      	ldr	r3, [r7, #12]
 8005aee:	681b      	ldr	r3, [r3, #0]
 8005af0:	685a      	ldr	r2, [r3, #4]
 8005af2:	68fb      	ldr	r3, [r7, #12]
 8005af4:	681b      	ldr	r3, [r3, #0]
 8005af6:	f022 0220 	bic.w	r2, r2, #32
 8005afa:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8005afc:	68fb      	ldr	r3, [r7, #12]
 8005afe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005b00:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8005b04:	68fb      	ldr	r3, [r7, #12]
 8005b06:	641a      	str	r2, [r3, #64]	; 0x40
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8005b08:	68fb      	ldr	r3, [r7, #12]
 8005b0a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005b0c:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8005b10:	2b00      	cmp	r3, #0
 8005b12:	d105      	bne.n	8005b20 <ADC_DMAConvCplt+0x8c>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8005b14:	68fb      	ldr	r3, [r7, #12]
 8005b16:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005b18:	f043 0201 	orr.w	r2, r3, #1
 8005b1c:	68fb      	ldr	r3, [r7, #12]
 8005b1e:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8005b20:	68f8      	ldr	r0, [r7, #12]
 8005b22:	f7ff fd7b 	bl	800561c <HAL_ADC_ConvCpltCallback>
	{
      /* Call DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 8005b26:	e00e      	b.n	8005b46 <ADC_DMAConvCplt+0xb2>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 8005b28:	68fb      	ldr	r3, [r7, #12]
 8005b2a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005b2c:	f003 0310 	and.w	r3, r3, #16
 8005b30:	2b00      	cmp	r3, #0
 8005b32:	d003      	beq.n	8005b3c <ADC_DMAConvCplt+0xa8>
      HAL_ADC_ErrorCallback(hadc);
 8005b34:	68f8      	ldr	r0, [r7, #12]
 8005b36:	f7ff fd85 	bl	8005644 <HAL_ADC_ErrorCallback>
}
 8005b3a:	e004      	b.n	8005b46 <ADC_DMAConvCplt+0xb2>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 8005b3c:	68fb      	ldr	r3, [r7, #12]
 8005b3e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005b40:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005b42:	6878      	ldr	r0, [r7, #4]
 8005b44:	4798      	blx	r3
}
 8005b46:	bf00      	nop
 8005b48:	3710      	adds	r7, #16
 8005b4a:	46bd      	mov	sp, r7
 8005b4c:	bd80      	pop	{r7, pc}

08005b4e <ADC_DMAHalfConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 8005b4e:	b580      	push	{r7, lr}
 8005b50:	b084      	sub	sp, #16
 8005b52:	af00      	add	r7, sp, #0
 8005b54:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8005b56:	687b      	ldr	r3, [r7, #4]
 8005b58:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005b5a:	60fb      	str	r3, [r7, #12]
   /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8005b5c:	68f8      	ldr	r0, [r7, #12]
 8005b5e:	f7ff fd67 	bl	8005630 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8005b62:	bf00      	nop
 8005b64:	3710      	adds	r7, #16
 8005b66:	46bd      	mov	sp, r7
 8005b68:	bd80      	pop	{r7, pc}

08005b6a <ADC_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 8005b6a:	b580      	push	{r7, lr}
 8005b6c:	b084      	sub	sp, #16
 8005b6e:	af00      	add	r7, sp, #0
 8005b70:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8005b72:	687b      	ldr	r3, [r7, #4]
 8005b74:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005b76:	60fb      	str	r3, [r7, #12]
  hadc->State= HAL_ADC_STATE_ERROR_DMA;
 8005b78:	68fb      	ldr	r3, [r7, #12]
 8005b7a:	2240      	movs	r2, #64	; 0x40
 8005b7c:	641a      	str	r2, [r3, #64]	; 0x40
  /* Set ADC error code to DMA error */
  hadc->ErrorCode |= HAL_ADC_ERROR_DMA;
 8005b7e:	68fb      	ldr	r3, [r7, #12]
 8005b80:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005b82:	f043 0204 	orr.w	r2, r3, #4
 8005b86:	68fb      	ldr	r3, [r7, #12]
 8005b88:	645a      	str	r2, [r3, #68]	; 0x44
   /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8005b8a:	68f8      	ldr	r0, [r7, #12]
 8005b8c:	f7ff fd5a 	bl	8005644 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8005b90:	bf00      	nop
 8005b92:	3710      	adds	r7, #16
 8005b94:	46bd      	mov	sp, r7
 8005b96:	bd80      	pop	{r7, pc}

08005b98 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8005b98:	b480      	push	{r7}
 8005b9a:	b085      	sub	sp, #20
 8005b9c:	af00      	add	r7, sp, #0
 8005b9e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8005ba0:	687b      	ldr	r3, [r7, #4]
 8005ba2:	f003 0307 	and.w	r3, r3, #7
 8005ba6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8005ba8:	4b0c      	ldr	r3, [pc, #48]	; (8005bdc <__NVIC_SetPriorityGrouping+0x44>)
 8005baa:	68db      	ldr	r3, [r3, #12]
 8005bac:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8005bae:	68ba      	ldr	r2, [r7, #8]
 8005bb0:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8005bb4:	4013      	ands	r3, r2
 8005bb6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8005bb8:	68fb      	ldr	r3, [r7, #12]
 8005bba:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8005bbc:	68bb      	ldr	r3, [r7, #8]
 8005bbe:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8005bc0:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8005bc4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8005bc8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8005bca:	4a04      	ldr	r2, [pc, #16]	; (8005bdc <__NVIC_SetPriorityGrouping+0x44>)
 8005bcc:	68bb      	ldr	r3, [r7, #8]
 8005bce:	60d3      	str	r3, [r2, #12]
}
 8005bd0:	bf00      	nop
 8005bd2:	3714      	adds	r7, #20
 8005bd4:	46bd      	mov	sp, r7
 8005bd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bda:	4770      	bx	lr
 8005bdc:	e000ed00 	.word	0xe000ed00

08005be0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8005be0:	b480      	push	{r7}
 8005be2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8005be4:	4b04      	ldr	r3, [pc, #16]	; (8005bf8 <__NVIC_GetPriorityGrouping+0x18>)
 8005be6:	68db      	ldr	r3, [r3, #12]
 8005be8:	0a1b      	lsrs	r3, r3, #8
 8005bea:	f003 0307 	and.w	r3, r3, #7
}
 8005bee:	4618      	mov	r0, r3
 8005bf0:	46bd      	mov	sp, r7
 8005bf2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bf6:	4770      	bx	lr
 8005bf8:	e000ed00 	.word	0xe000ed00

08005bfc <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8005bfc:	b480      	push	{r7}
 8005bfe:	b083      	sub	sp, #12
 8005c00:	af00      	add	r7, sp, #0
 8005c02:	4603      	mov	r3, r0
 8005c04:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8005c06:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005c0a:	2b00      	cmp	r3, #0
 8005c0c:	db0b      	blt.n	8005c26 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8005c0e:	79fb      	ldrb	r3, [r7, #7]
 8005c10:	f003 021f 	and.w	r2, r3, #31
 8005c14:	4907      	ldr	r1, [pc, #28]	; (8005c34 <__NVIC_EnableIRQ+0x38>)
 8005c16:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005c1a:	095b      	lsrs	r3, r3, #5
 8005c1c:	2001      	movs	r0, #1
 8005c1e:	fa00 f202 	lsl.w	r2, r0, r2
 8005c22:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8005c26:	bf00      	nop
 8005c28:	370c      	adds	r7, #12
 8005c2a:	46bd      	mov	sp, r7
 8005c2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c30:	4770      	bx	lr
 8005c32:	bf00      	nop
 8005c34:	e000e100 	.word	0xe000e100

08005c38 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8005c38:	b480      	push	{r7}
 8005c3a:	b083      	sub	sp, #12
 8005c3c:	af00      	add	r7, sp, #0
 8005c3e:	4603      	mov	r3, r0
 8005c40:	6039      	str	r1, [r7, #0]
 8005c42:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8005c44:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005c48:	2b00      	cmp	r3, #0
 8005c4a:	db0a      	blt.n	8005c62 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005c4c:	683b      	ldr	r3, [r7, #0]
 8005c4e:	b2da      	uxtb	r2, r3
 8005c50:	490c      	ldr	r1, [pc, #48]	; (8005c84 <__NVIC_SetPriority+0x4c>)
 8005c52:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005c56:	0112      	lsls	r2, r2, #4
 8005c58:	b2d2      	uxtb	r2, r2
 8005c5a:	440b      	add	r3, r1
 8005c5c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8005c60:	e00a      	b.n	8005c78 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005c62:	683b      	ldr	r3, [r7, #0]
 8005c64:	b2da      	uxtb	r2, r3
 8005c66:	4908      	ldr	r1, [pc, #32]	; (8005c88 <__NVIC_SetPriority+0x50>)
 8005c68:	79fb      	ldrb	r3, [r7, #7]
 8005c6a:	f003 030f 	and.w	r3, r3, #15
 8005c6e:	3b04      	subs	r3, #4
 8005c70:	0112      	lsls	r2, r2, #4
 8005c72:	b2d2      	uxtb	r2, r2
 8005c74:	440b      	add	r3, r1
 8005c76:	761a      	strb	r2, [r3, #24]
}
 8005c78:	bf00      	nop
 8005c7a:	370c      	adds	r7, #12
 8005c7c:	46bd      	mov	sp, r7
 8005c7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c82:	4770      	bx	lr
 8005c84:	e000e100 	.word	0xe000e100
 8005c88:	e000ed00 	.word	0xe000ed00

08005c8c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8005c8c:	b480      	push	{r7}
 8005c8e:	b089      	sub	sp, #36	; 0x24
 8005c90:	af00      	add	r7, sp, #0
 8005c92:	60f8      	str	r0, [r7, #12]
 8005c94:	60b9      	str	r1, [r7, #8]
 8005c96:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8005c98:	68fb      	ldr	r3, [r7, #12]
 8005c9a:	f003 0307 	and.w	r3, r3, #7
 8005c9e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8005ca0:	69fb      	ldr	r3, [r7, #28]
 8005ca2:	f1c3 0307 	rsb	r3, r3, #7
 8005ca6:	2b04      	cmp	r3, #4
 8005ca8:	bf28      	it	cs
 8005caa:	2304      	movcs	r3, #4
 8005cac:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8005cae:	69fb      	ldr	r3, [r7, #28]
 8005cb0:	3304      	adds	r3, #4
 8005cb2:	2b06      	cmp	r3, #6
 8005cb4:	d902      	bls.n	8005cbc <NVIC_EncodePriority+0x30>
 8005cb6:	69fb      	ldr	r3, [r7, #28]
 8005cb8:	3b03      	subs	r3, #3
 8005cba:	e000      	b.n	8005cbe <NVIC_EncodePriority+0x32>
 8005cbc:	2300      	movs	r3, #0
 8005cbe:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8005cc0:	f04f 32ff 	mov.w	r2, #4294967295
 8005cc4:	69bb      	ldr	r3, [r7, #24]
 8005cc6:	fa02 f303 	lsl.w	r3, r2, r3
 8005cca:	43da      	mvns	r2, r3
 8005ccc:	68bb      	ldr	r3, [r7, #8]
 8005cce:	401a      	ands	r2, r3
 8005cd0:	697b      	ldr	r3, [r7, #20]
 8005cd2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8005cd4:	f04f 31ff 	mov.w	r1, #4294967295
 8005cd8:	697b      	ldr	r3, [r7, #20]
 8005cda:	fa01 f303 	lsl.w	r3, r1, r3
 8005cde:	43d9      	mvns	r1, r3
 8005ce0:	687b      	ldr	r3, [r7, #4]
 8005ce2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8005ce4:	4313      	orrs	r3, r2
         );
}
 8005ce6:	4618      	mov	r0, r3
 8005ce8:	3724      	adds	r7, #36	; 0x24
 8005cea:	46bd      	mov	sp, r7
 8005cec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cf0:	4770      	bx	lr
	...

08005cf4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8005cf4:	b580      	push	{r7, lr}
 8005cf6:	b082      	sub	sp, #8
 8005cf8:	af00      	add	r7, sp, #0
 8005cfa:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8005cfc:	687b      	ldr	r3, [r7, #4]
 8005cfe:	3b01      	subs	r3, #1
 8005d00:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8005d04:	d301      	bcc.n	8005d0a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8005d06:	2301      	movs	r3, #1
 8005d08:	e00f      	b.n	8005d2a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8005d0a:	4a0a      	ldr	r2, [pc, #40]	; (8005d34 <SysTick_Config+0x40>)
 8005d0c:	687b      	ldr	r3, [r7, #4]
 8005d0e:	3b01      	subs	r3, #1
 8005d10:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8005d12:	210f      	movs	r1, #15
 8005d14:	f04f 30ff 	mov.w	r0, #4294967295
 8005d18:	f7ff ff8e 	bl	8005c38 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8005d1c:	4b05      	ldr	r3, [pc, #20]	; (8005d34 <SysTick_Config+0x40>)
 8005d1e:	2200      	movs	r2, #0
 8005d20:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8005d22:	4b04      	ldr	r3, [pc, #16]	; (8005d34 <SysTick_Config+0x40>)
 8005d24:	2207      	movs	r2, #7
 8005d26:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8005d28:	2300      	movs	r3, #0
}
 8005d2a:	4618      	mov	r0, r3
 8005d2c:	3708      	adds	r7, #8
 8005d2e:	46bd      	mov	sp, r7
 8005d30:	bd80      	pop	{r7, pc}
 8005d32:	bf00      	nop
 8005d34:	e000e010 	.word	0xe000e010

08005d38 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8005d38:	b580      	push	{r7, lr}
 8005d3a:	b082      	sub	sp, #8
 8005d3c:	af00      	add	r7, sp, #0
 8005d3e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8005d40:	6878      	ldr	r0, [r7, #4]
 8005d42:	f7ff ff29 	bl	8005b98 <__NVIC_SetPriorityGrouping>
}
 8005d46:	bf00      	nop
 8005d48:	3708      	adds	r7, #8
 8005d4a:	46bd      	mov	sp, r7
 8005d4c:	bd80      	pop	{r7, pc}

08005d4e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8005d4e:	b580      	push	{r7, lr}
 8005d50:	b086      	sub	sp, #24
 8005d52:	af00      	add	r7, sp, #0
 8005d54:	4603      	mov	r3, r0
 8005d56:	60b9      	str	r1, [r7, #8]
 8005d58:	607a      	str	r2, [r7, #4]
 8005d5a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8005d5c:	2300      	movs	r3, #0
 8005d5e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8005d60:	f7ff ff3e 	bl	8005be0 <__NVIC_GetPriorityGrouping>
 8005d64:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8005d66:	687a      	ldr	r2, [r7, #4]
 8005d68:	68b9      	ldr	r1, [r7, #8]
 8005d6a:	6978      	ldr	r0, [r7, #20]
 8005d6c:	f7ff ff8e 	bl	8005c8c <NVIC_EncodePriority>
 8005d70:	4602      	mov	r2, r0
 8005d72:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8005d76:	4611      	mov	r1, r2
 8005d78:	4618      	mov	r0, r3
 8005d7a:	f7ff ff5d 	bl	8005c38 <__NVIC_SetPriority>
}
 8005d7e:	bf00      	nop
 8005d80:	3718      	adds	r7, #24
 8005d82:	46bd      	mov	sp, r7
 8005d84:	bd80      	pop	{r7, pc}

08005d86 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8005d86:	b580      	push	{r7, lr}
 8005d88:	b082      	sub	sp, #8
 8005d8a:	af00      	add	r7, sp, #0
 8005d8c:	4603      	mov	r3, r0
 8005d8e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8005d90:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005d94:	4618      	mov	r0, r3
 8005d96:	f7ff ff31 	bl	8005bfc <__NVIC_EnableIRQ>
}
 8005d9a:	bf00      	nop
 8005d9c:	3708      	adds	r7, #8
 8005d9e:	46bd      	mov	sp, r7
 8005da0:	bd80      	pop	{r7, pc}

08005da2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8005da2:	b580      	push	{r7, lr}
 8005da4:	b082      	sub	sp, #8
 8005da6:	af00      	add	r7, sp, #0
 8005da8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8005daa:	6878      	ldr	r0, [r7, #4]
 8005dac:	f7ff ffa2 	bl	8005cf4 <SysTick_Config>
 8005db0:	4603      	mov	r3, r0
}
 8005db2:	4618      	mov	r0, r3
 8005db4:	3708      	adds	r7, #8
 8005db6:	46bd      	mov	sp, r7
 8005db8:	bd80      	pop	{r7, pc}
	...

08005dbc <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8005dbc:	b580      	push	{r7, lr}
 8005dbe:	b086      	sub	sp, #24
 8005dc0:	af00      	add	r7, sp, #0
 8005dc2:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8005dc4:	2300      	movs	r3, #0
 8005dc6:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8005dc8:	f7ff fae2 	bl	8005390 <HAL_GetTick>
 8005dcc:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8005dce:	687b      	ldr	r3, [r7, #4]
 8005dd0:	2b00      	cmp	r3, #0
 8005dd2:	d101      	bne.n	8005dd8 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8005dd4:	2301      	movs	r3, #1
 8005dd6:	e099      	b.n	8005f0c <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }
  
  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8005dd8:	687b      	ldr	r3, [r7, #4]
 8005dda:	2200      	movs	r2, #0
 8005ddc:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8005de0:	687b      	ldr	r3, [r7, #4]
 8005de2:	2202      	movs	r2, #2
 8005de4:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8005de8:	687b      	ldr	r3, [r7, #4]
 8005dea:	681b      	ldr	r3, [r3, #0]
 8005dec:	681a      	ldr	r2, [r3, #0]
 8005dee:	687b      	ldr	r3, [r7, #4]
 8005df0:	681b      	ldr	r3, [r3, #0]
 8005df2:	f022 0201 	bic.w	r2, r2, #1
 8005df6:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8005df8:	e00f      	b.n	8005e1a <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8005dfa:	f7ff fac9 	bl	8005390 <HAL_GetTick>
 8005dfe:	4602      	mov	r2, r0
 8005e00:	693b      	ldr	r3, [r7, #16]
 8005e02:	1ad3      	subs	r3, r2, r3
 8005e04:	2b05      	cmp	r3, #5
 8005e06:	d908      	bls.n	8005e1a <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8005e08:	687b      	ldr	r3, [r7, #4]
 8005e0a:	2220      	movs	r2, #32
 8005e0c:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8005e0e:	687b      	ldr	r3, [r7, #4]
 8005e10:	2203      	movs	r2, #3
 8005e12:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 8005e16:	2303      	movs	r3, #3
 8005e18:	e078      	b.n	8005f0c <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8005e1a:	687b      	ldr	r3, [r7, #4]
 8005e1c:	681b      	ldr	r3, [r3, #0]
 8005e1e:	681b      	ldr	r3, [r3, #0]
 8005e20:	f003 0301 	and.w	r3, r3, #1
 8005e24:	2b00      	cmp	r3, #0
 8005e26:	d1e8      	bne.n	8005dfa <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8005e28:	687b      	ldr	r3, [r7, #4]
 8005e2a:	681b      	ldr	r3, [r3, #0]
 8005e2c:	681b      	ldr	r3, [r3, #0]
 8005e2e:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8005e30:	697a      	ldr	r2, [r7, #20]
 8005e32:	4b38      	ldr	r3, [pc, #224]	; (8005f14 <HAL_DMA_Init+0x158>)
 8005e34:	4013      	ands	r3, r2
 8005e36:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8005e38:	687b      	ldr	r3, [r7, #4]
 8005e3a:	685a      	ldr	r2, [r3, #4]
 8005e3c:	687b      	ldr	r3, [r7, #4]
 8005e3e:	689b      	ldr	r3, [r3, #8]
 8005e40:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8005e42:	687b      	ldr	r3, [r7, #4]
 8005e44:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8005e46:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8005e48:	687b      	ldr	r3, [r7, #4]
 8005e4a:	691b      	ldr	r3, [r3, #16]
 8005e4c:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8005e4e:	687b      	ldr	r3, [r7, #4]
 8005e50:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8005e52:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8005e54:	687b      	ldr	r3, [r7, #4]
 8005e56:	699b      	ldr	r3, [r3, #24]
 8005e58:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8005e5a:	687b      	ldr	r3, [r7, #4]
 8005e5c:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8005e5e:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8005e60:	687b      	ldr	r3, [r7, #4]
 8005e62:	6a1b      	ldr	r3, [r3, #32]
 8005e64:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8005e66:	697a      	ldr	r2, [r7, #20]
 8005e68:	4313      	orrs	r3, r2
 8005e6a:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8005e6c:	687b      	ldr	r3, [r7, #4]
 8005e6e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005e70:	2b04      	cmp	r3, #4
 8005e72:	d107      	bne.n	8005e84 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8005e74:	687b      	ldr	r3, [r7, #4]
 8005e76:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005e78:	687b      	ldr	r3, [r7, #4]
 8005e7a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005e7c:	4313      	orrs	r3, r2
 8005e7e:	697a      	ldr	r2, [r7, #20]
 8005e80:	4313      	orrs	r3, r2
 8005e82:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8005e84:	687b      	ldr	r3, [r7, #4]
 8005e86:	681b      	ldr	r3, [r3, #0]
 8005e88:	697a      	ldr	r2, [r7, #20]
 8005e8a:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8005e8c:	687b      	ldr	r3, [r7, #4]
 8005e8e:	681b      	ldr	r3, [r3, #0]
 8005e90:	695b      	ldr	r3, [r3, #20]
 8005e92:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8005e94:	697b      	ldr	r3, [r7, #20]
 8005e96:	f023 0307 	bic.w	r3, r3, #7
 8005e9a:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8005e9c:	687b      	ldr	r3, [r7, #4]
 8005e9e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005ea0:	697a      	ldr	r2, [r7, #20]
 8005ea2:	4313      	orrs	r3, r2
 8005ea4:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8005ea6:	687b      	ldr	r3, [r7, #4]
 8005ea8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005eaa:	2b04      	cmp	r3, #4
 8005eac:	d117      	bne.n	8005ede <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8005eae:	687b      	ldr	r3, [r7, #4]
 8005eb0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005eb2:	697a      	ldr	r2, [r7, #20]
 8005eb4:	4313      	orrs	r3, r2
 8005eb6:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8005eb8:	687b      	ldr	r3, [r7, #4]
 8005eba:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005ebc:	2b00      	cmp	r3, #0
 8005ebe:	d00e      	beq.n	8005ede <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8005ec0:	6878      	ldr	r0, [r7, #4]
 8005ec2:	f000 fa6f 	bl	80063a4 <DMA_CheckFifoParam>
 8005ec6:	4603      	mov	r3, r0
 8005ec8:	2b00      	cmp	r3, #0
 8005eca:	d008      	beq.n	8005ede <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8005ecc:	687b      	ldr	r3, [r7, #4]
 8005ece:	2240      	movs	r2, #64	; 0x40
 8005ed0:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8005ed2:	687b      	ldr	r3, [r7, #4]
 8005ed4:	2201      	movs	r2, #1
 8005ed6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 8005eda:	2301      	movs	r3, #1
 8005edc:	e016      	b.n	8005f0c <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8005ede:	687b      	ldr	r3, [r7, #4]
 8005ee0:	681b      	ldr	r3, [r3, #0]
 8005ee2:	697a      	ldr	r2, [r7, #20]
 8005ee4:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8005ee6:	6878      	ldr	r0, [r7, #4]
 8005ee8:	f000 fa26 	bl	8006338 <DMA_CalcBaseAndBitshift>
 8005eec:	4603      	mov	r3, r0
 8005eee:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8005ef0:	687b      	ldr	r3, [r7, #4]
 8005ef2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005ef4:	223f      	movs	r2, #63	; 0x3f
 8005ef6:	409a      	lsls	r2, r3
 8005ef8:	68fb      	ldr	r3, [r7, #12]
 8005efa:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8005efc:	687b      	ldr	r3, [r7, #4]
 8005efe:	2200      	movs	r2, #0
 8005f00:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8005f02:	687b      	ldr	r3, [r7, #4]
 8005f04:	2201      	movs	r2, #1
 8005f06:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 8005f0a:	2300      	movs	r3, #0
}
 8005f0c:	4618      	mov	r0, r3
 8005f0e:	3718      	adds	r7, #24
 8005f10:	46bd      	mov	sp, r7
 8005f12:	bd80      	pop	{r7, pc}
 8005f14:	f010803f 	.word	0xf010803f

08005f18 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8005f18:	b580      	push	{r7, lr}
 8005f1a:	b086      	sub	sp, #24
 8005f1c:	af00      	add	r7, sp, #0
 8005f1e:	60f8      	str	r0, [r7, #12]
 8005f20:	60b9      	str	r1, [r7, #8]
 8005f22:	607a      	str	r2, [r7, #4]
 8005f24:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8005f26:	2300      	movs	r3, #0
 8005f28:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8005f2a:	68fb      	ldr	r3, [r7, #12]
 8005f2c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005f2e:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8005f30:	68fb      	ldr	r3, [r7, #12]
 8005f32:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8005f36:	2b01      	cmp	r3, #1
 8005f38:	d101      	bne.n	8005f3e <HAL_DMA_Start_IT+0x26>
 8005f3a:	2302      	movs	r3, #2
 8005f3c:	e040      	b.n	8005fc0 <HAL_DMA_Start_IT+0xa8>
 8005f3e:	68fb      	ldr	r3, [r7, #12]
 8005f40:	2201      	movs	r2, #1
 8005f42:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8005f46:	68fb      	ldr	r3, [r7, #12]
 8005f48:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8005f4c:	b2db      	uxtb	r3, r3
 8005f4e:	2b01      	cmp	r3, #1
 8005f50:	d12f      	bne.n	8005fb2 <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8005f52:	68fb      	ldr	r3, [r7, #12]
 8005f54:	2202      	movs	r2, #2
 8005f56:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8005f5a:	68fb      	ldr	r3, [r7, #12]
 8005f5c:	2200      	movs	r2, #0
 8005f5e:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8005f60:	683b      	ldr	r3, [r7, #0]
 8005f62:	687a      	ldr	r2, [r7, #4]
 8005f64:	68b9      	ldr	r1, [r7, #8]
 8005f66:	68f8      	ldr	r0, [r7, #12]
 8005f68:	f000 f9b8 	bl	80062dc <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8005f6c:	68fb      	ldr	r3, [r7, #12]
 8005f6e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005f70:	223f      	movs	r2, #63	; 0x3f
 8005f72:	409a      	lsls	r2, r3
 8005f74:	693b      	ldr	r3, [r7, #16]
 8005f76:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8005f78:	68fb      	ldr	r3, [r7, #12]
 8005f7a:	681b      	ldr	r3, [r3, #0]
 8005f7c:	681a      	ldr	r2, [r3, #0]
 8005f7e:	68fb      	ldr	r3, [r7, #12]
 8005f80:	681b      	ldr	r3, [r3, #0]
 8005f82:	f042 0216 	orr.w	r2, r2, #22
 8005f86:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8005f88:	68fb      	ldr	r3, [r7, #12]
 8005f8a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005f8c:	2b00      	cmp	r3, #0
 8005f8e:	d007      	beq.n	8005fa0 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8005f90:	68fb      	ldr	r3, [r7, #12]
 8005f92:	681b      	ldr	r3, [r3, #0]
 8005f94:	681a      	ldr	r2, [r3, #0]
 8005f96:	68fb      	ldr	r3, [r7, #12]
 8005f98:	681b      	ldr	r3, [r3, #0]
 8005f9a:	f042 0208 	orr.w	r2, r2, #8
 8005f9e:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8005fa0:	68fb      	ldr	r3, [r7, #12]
 8005fa2:	681b      	ldr	r3, [r3, #0]
 8005fa4:	681a      	ldr	r2, [r3, #0]
 8005fa6:	68fb      	ldr	r3, [r7, #12]
 8005fa8:	681b      	ldr	r3, [r3, #0]
 8005faa:	f042 0201 	orr.w	r2, r2, #1
 8005fae:	601a      	str	r2, [r3, #0]
 8005fb0:	e005      	b.n	8005fbe <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8005fb2:	68fb      	ldr	r3, [r7, #12]
 8005fb4:	2200      	movs	r2, #0
 8005fb6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8005fba:	2302      	movs	r3, #2
 8005fbc:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8005fbe:	7dfb      	ldrb	r3, [r7, #23]
}
 8005fc0:	4618      	mov	r0, r3
 8005fc2:	3718      	adds	r7, #24
 8005fc4:	46bd      	mov	sp, r7
 8005fc6:	bd80      	pop	{r7, pc}

08005fc8 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8005fc8:	b580      	push	{r7, lr}
 8005fca:	b086      	sub	sp, #24
 8005fcc:	af00      	add	r7, sp, #0
 8005fce:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8005fd0:	2300      	movs	r3, #0
 8005fd2:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8005fd4:	4b92      	ldr	r3, [pc, #584]	; (8006220 <HAL_DMA_IRQHandler+0x258>)
 8005fd6:	681b      	ldr	r3, [r3, #0]
 8005fd8:	4a92      	ldr	r2, [pc, #584]	; (8006224 <HAL_DMA_IRQHandler+0x25c>)
 8005fda:	fba2 2303 	umull	r2, r3, r2, r3
 8005fde:	0a9b      	lsrs	r3, r3, #10
 8005fe0:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8005fe2:	687b      	ldr	r3, [r7, #4]
 8005fe4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005fe6:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8005fe8:	693b      	ldr	r3, [r7, #16]
 8005fea:	681b      	ldr	r3, [r3, #0]
 8005fec:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8005fee:	687b      	ldr	r3, [r7, #4]
 8005ff0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005ff2:	2208      	movs	r2, #8
 8005ff4:	409a      	lsls	r2, r3
 8005ff6:	68fb      	ldr	r3, [r7, #12]
 8005ff8:	4013      	ands	r3, r2
 8005ffa:	2b00      	cmp	r3, #0
 8005ffc:	d01a      	beq.n	8006034 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8005ffe:	687b      	ldr	r3, [r7, #4]
 8006000:	681b      	ldr	r3, [r3, #0]
 8006002:	681b      	ldr	r3, [r3, #0]
 8006004:	f003 0304 	and.w	r3, r3, #4
 8006008:	2b00      	cmp	r3, #0
 800600a:	d013      	beq.n	8006034 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 800600c:	687b      	ldr	r3, [r7, #4]
 800600e:	681b      	ldr	r3, [r3, #0]
 8006010:	681a      	ldr	r2, [r3, #0]
 8006012:	687b      	ldr	r3, [r7, #4]
 8006014:	681b      	ldr	r3, [r3, #0]
 8006016:	f022 0204 	bic.w	r2, r2, #4
 800601a:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 800601c:	687b      	ldr	r3, [r7, #4]
 800601e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006020:	2208      	movs	r2, #8
 8006022:	409a      	lsls	r2, r3
 8006024:	693b      	ldr	r3, [r7, #16]
 8006026:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8006028:	687b      	ldr	r3, [r7, #4]
 800602a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800602c:	f043 0201 	orr.w	r2, r3, #1
 8006030:	687b      	ldr	r3, [r7, #4]
 8006032:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8006034:	687b      	ldr	r3, [r7, #4]
 8006036:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006038:	2201      	movs	r2, #1
 800603a:	409a      	lsls	r2, r3
 800603c:	68fb      	ldr	r3, [r7, #12]
 800603e:	4013      	ands	r3, r2
 8006040:	2b00      	cmp	r3, #0
 8006042:	d012      	beq.n	800606a <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8006044:	687b      	ldr	r3, [r7, #4]
 8006046:	681b      	ldr	r3, [r3, #0]
 8006048:	695b      	ldr	r3, [r3, #20]
 800604a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800604e:	2b00      	cmp	r3, #0
 8006050:	d00b      	beq.n	800606a <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8006052:	687b      	ldr	r3, [r7, #4]
 8006054:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006056:	2201      	movs	r2, #1
 8006058:	409a      	lsls	r2, r3
 800605a:	693b      	ldr	r3, [r7, #16]
 800605c:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 800605e:	687b      	ldr	r3, [r7, #4]
 8006060:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006062:	f043 0202 	orr.w	r2, r3, #2
 8006066:	687b      	ldr	r3, [r7, #4]
 8006068:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 800606a:	687b      	ldr	r3, [r7, #4]
 800606c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800606e:	2204      	movs	r2, #4
 8006070:	409a      	lsls	r2, r3
 8006072:	68fb      	ldr	r3, [r7, #12]
 8006074:	4013      	ands	r3, r2
 8006076:	2b00      	cmp	r3, #0
 8006078:	d012      	beq.n	80060a0 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 800607a:	687b      	ldr	r3, [r7, #4]
 800607c:	681b      	ldr	r3, [r3, #0]
 800607e:	681b      	ldr	r3, [r3, #0]
 8006080:	f003 0302 	and.w	r3, r3, #2
 8006084:	2b00      	cmp	r3, #0
 8006086:	d00b      	beq.n	80060a0 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8006088:	687b      	ldr	r3, [r7, #4]
 800608a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800608c:	2204      	movs	r2, #4
 800608e:	409a      	lsls	r2, r3
 8006090:	693b      	ldr	r3, [r7, #16]
 8006092:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8006094:	687b      	ldr	r3, [r7, #4]
 8006096:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006098:	f043 0204 	orr.w	r2, r3, #4
 800609c:	687b      	ldr	r3, [r7, #4]
 800609e:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 80060a0:	687b      	ldr	r3, [r7, #4]
 80060a2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80060a4:	2210      	movs	r2, #16
 80060a6:	409a      	lsls	r2, r3
 80060a8:	68fb      	ldr	r3, [r7, #12]
 80060aa:	4013      	ands	r3, r2
 80060ac:	2b00      	cmp	r3, #0
 80060ae:	d043      	beq.n	8006138 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 80060b0:	687b      	ldr	r3, [r7, #4]
 80060b2:	681b      	ldr	r3, [r3, #0]
 80060b4:	681b      	ldr	r3, [r3, #0]
 80060b6:	f003 0308 	and.w	r3, r3, #8
 80060ba:	2b00      	cmp	r3, #0
 80060bc:	d03c      	beq.n	8006138 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 80060be:	687b      	ldr	r3, [r7, #4]
 80060c0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80060c2:	2210      	movs	r2, #16
 80060c4:	409a      	lsls	r2, r3
 80060c6:	693b      	ldr	r3, [r7, #16]
 80060c8:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80060ca:	687b      	ldr	r3, [r7, #4]
 80060cc:	681b      	ldr	r3, [r3, #0]
 80060ce:	681b      	ldr	r3, [r3, #0]
 80060d0:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80060d4:	2b00      	cmp	r3, #0
 80060d6:	d018      	beq.n	800610a <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80060d8:	687b      	ldr	r3, [r7, #4]
 80060da:	681b      	ldr	r3, [r3, #0]
 80060dc:	681b      	ldr	r3, [r3, #0]
 80060de:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80060e2:	2b00      	cmp	r3, #0
 80060e4:	d108      	bne.n	80060f8 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 80060e6:	687b      	ldr	r3, [r7, #4]
 80060e8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80060ea:	2b00      	cmp	r3, #0
 80060ec:	d024      	beq.n	8006138 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 80060ee:	687b      	ldr	r3, [r7, #4]
 80060f0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80060f2:	6878      	ldr	r0, [r7, #4]
 80060f4:	4798      	blx	r3
 80060f6:	e01f      	b.n	8006138 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 80060f8:	687b      	ldr	r3, [r7, #4]
 80060fa:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80060fc:	2b00      	cmp	r3, #0
 80060fe:	d01b      	beq.n	8006138 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8006100:	687b      	ldr	r3, [r7, #4]
 8006102:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006104:	6878      	ldr	r0, [r7, #4]
 8006106:	4798      	blx	r3
 8006108:	e016      	b.n	8006138 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800610a:	687b      	ldr	r3, [r7, #4]
 800610c:	681b      	ldr	r3, [r3, #0]
 800610e:	681b      	ldr	r3, [r3, #0]
 8006110:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006114:	2b00      	cmp	r3, #0
 8006116:	d107      	bne.n	8006128 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8006118:	687b      	ldr	r3, [r7, #4]
 800611a:	681b      	ldr	r3, [r3, #0]
 800611c:	681a      	ldr	r2, [r3, #0]
 800611e:	687b      	ldr	r3, [r7, #4]
 8006120:	681b      	ldr	r3, [r3, #0]
 8006122:	f022 0208 	bic.w	r2, r2, #8
 8006126:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8006128:	687b      	ldr	r3, [r7, #4]
 800612a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800612c:	2b00      	cmp	r3, #0
 800612e:	d003      	beq.n	8006138 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8006130:	687b      	ldr	r3, [r7, #4]
 8006132:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006134:	6878      	ldr	r0, [r7, #4]
 8006136:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8006138:	687b      	ldr	r3, [r7, #4]
 800613a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800613c:	2220      	movs	r2, #32
 800613e:	409a      	lsls	r2, r3
 8006140:	68fb      	ldr	r3, [r7, #12]
 8006142:	4013      	ands	r3, r2
 8006144:	2b00      	cmp	r3, #0
 8006146:	f000 808e 	beq.w	8006266 <HAL_DMA_IRQHandler+0x29e>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 800614a:	687b      	ldr	r3, [r7, #4]
 800614c:	681b      	ldr	r3, [r3, #0]
 800614e:	681b      	ldr	r3, [r3, #0]
 8006150:	f003 0310 	and.w	r3, r3, #16
 8006154:	2b00      	cmp	r3, #0
 8006156:	f000 8086 	beq.w	8006266 <HAL_DMA_IRQHandler+0x29e>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 800615a:	687b      	ldr	r3, [r7, #4]
 800615c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800615e:	2220      	movs	r2, #32
 8006160:	409a      	lsls	r2, r3
 8006162:	693b      	ldr	r3, [r7, #16]
 8006164:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8006166:	687b      	ldr	r3, [r7, #4]
 8006168:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800616c:	b2db      	uxtb	r3, r3
 800616e:	2b05      	cmp	r3, #5
 8006170:	d136      	bne.n	80061e0 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8006172:	687b      	ldr	r3, [r7, #4]
 8006174:	681b      	ldr	r3, [r3, #0]
 8006176:	681a      	ldr	r2, [r3, #0]
 8006178:	687b      	ldr	r3, [r7, #4]
 800617a:	681b      	ldr	r3, [r3, #0]
 800617c:	f022 0216 	bic.w	r2, r2, #22
 8006180:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8006182:	687b      	ldr	r3, [r7, #4]
 8006184:	681b      	ldr	r3, [r3, #0]
 8006186:	695a      	ldr	r2, [r3, #20]
 8006188:	687b      	ldr	r3, [r7, #4]
 800618a:	681b      	ldr	r3, [r3, #0]
 800618c:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8006190:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8006192:	687b      	ldr	r3, [r7, #4]
 8006194:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006196:	2b00      	cmp	r3, #0
 8006198:	d103      	bne.n	80061a2 <HAL_DMA_IRQHandler+0x1da>
 800619a:	687b      	ldr	r3, [r7, #4]
 800619c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800619e:	2b00      	cmp	r3, #0
 80061a0:	d007      	beq.n	80061b2 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80061a2:	687b      	ldr	r3, [r7, #4]
 80061a4:	681b      	ldr	r3, [r3, #0]
 80061a6:	681a      	ldr	r2, [r3, #0]
 80061a8:	687b      	ldr	r3, [r7, #4]
 80061aa:	681b      	ldr	r3, [r3, #0]
 80061ac:	f022 0208 	bic.w	r2, r2, #8
 80061b0:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 80061b2:	687b      	ldr	r3, [r7, #4]
 80061b4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80061b6:	223f      	movs	r2, #63	; 0x3f
 80061b8:	409a      	lsls	r2, r3
 80061ba:	693b      	ldr	r3, [r7, #16]
 80061bc:	609a      	str	r2, [r3, #8]

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80061be:	687b      	ldr	r3, [r7, #4]
 80061c0:	2200      	movs	r2, #0
 80061c2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80061c6:	687b      	ldr	r3, [r7, #4]
 80061c8:	2201      	movs	r2, #1
 80061ca:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        if(hdma->XferAbortCallback != NULL)
 80061ce:	687b      	ldr	r3, [r7, #4]
 80061d0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80061d2:	2b00      	cmp	r3, #0
 80061d4:	d07d      	beq.n	80062d2 <HAL_DMA_IRQHandler+0x30a>
        {
          hdma->XferAbortCallback(hdma);
 80061d6:	687b      	ldr	r3, [r7, #4]
 80061d8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80061da:	6878      	ldr	r0, [r7, #4]
 80061dc:	4798      	blx	r3
        }
        return;
 80061de:	e078      	b.n	80062d2 <HAL_DMA_IRQHandler+0x30a>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80061e0:	687b      	ldr	r3, [r7, #4]
 80061e2:	681b      	ldr	r3, [r3, #0]
 80061e4:	681b      	ldr	r3, [r3, #0]
 80061e6:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80061ea:	2b00      	cmp	r3, #0
 80061ec:	d01c      	beq.n	8006228 <HAL_DMA_IRQHandler+0x260>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80061ee:	687b      	ldr	r3, [r7, #4]
 80061f0:	681b      	ldr	r3, [r3, #0]
 80061f2:	681b      	ldr	r3, [r3, #0]
 80061f4:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80061f8:	2b00      	cmp	r3, #0
 80061fa:	d108      	bne.n	800620e <HAL_DMA_IRQHandler+0x246>
        {
          if(hdma->XferM1CpltCallback != NULL)
 80061fc:	687b      	ldr	r3, [r7, #4]
 80061fe:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006200:	2b00      	cmp	r3, #0
 8006202:	d030      	beq.n	8006266 <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8006204:	687b      	ldr	r3, [r7, #4]
 8006206:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006208:	6878      	ldr	r0, [r7, #4]
 800620a:	4798      	blx	r3
 800620c:	e02b      	b.n	8006266 <HAL_DMA_IRQHandler+0x29e>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 800620e:	687b      	ldr	r3, [r7, #4]
 8006210:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006212:	2b00      	cmp	r3, #0
 8006214:	d027      	beq.n	8006266 <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8006216:	687b      	ldr	r3, [r7, #4]
 8006218:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800621a:	6878      	ldr	r0, [r7, #4]
 800621c:	4798      	blx	r3
 800621e:	e022      	b.n	8006266 <HAL_DMA_IRQHandler+0x29e>
 8006220:	20000004 	.word	0x20000004
 8006224:	1b4e81b5 	.word	0x1b4e81b5
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8006228:	687b      	ldr	r3, [r7, #4]
 800622a:	681b      	ldr	r3, [r3, #0]
 800622c:	681b      	ldr	r3, [r3, #0]
 800622e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006232:	2b00      	cmp	r3, #0
 8006234:	d10f      	bne.n	8006256 <HAL_DMA_IRQHandler+0x28e>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8006236:	687b      	ldr	r3, [r7, #4]
 8006238:	681b      	ldr	r3, [r3, #0]
 800623a:	681a      	ldr	r2, [r3, #0]
 800623c:	687b      	ldr	r3, [r7, #4]
 800623e:	681b      	ldr	r3, [r3, #0]
 8006240:	f022 0210 	bic.w	r2, r2, #16
 8006244:	601a      	str	r2, [r3, #0]

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8006246:	687b      	ldr	r3, [r7, #4]
 8006248:	2200      	movs	r2, #0
 800624a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 800624e:	687b      	ldr	r3, [r7, #4]
 8006250:	2201      	movs	r2, #1
 8006252:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        }

        if(hdma->XferCpltCallback != NULL)
 8006256:	687b      	ldr	r3, [r7, #4]
 8006258:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800625a:	2b00      	cmp	r3, #0
 800625c:	d003      	beq.n	8006266 <HAL_DMA_IRQHandler+0x29e>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 800625e:	687b      	ldr	r3, [r7, #4]
 8006260:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006262:	6878      	ldr	r0, [r7, #4]
 8006264:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8006266:	687b      	ldr	r3, [r7, #4]
 8006268:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800626a:	2b00      	cmp	r3, #0
 800626c:	d032      	beq.n	80062d4 <HAL_DMA_IRQHandler+0x30c>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 800626e:	687b      	ldr	r3, [r7, #4]
 8006270:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006272:	f003 0301 	and.w	r3, r3, #1
 8006276:	2b00      	cmp	r3, #0
 8006278:	d022      	beq.n	80062c0 <HAL_DMA_IRQHandler+0x2f8>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 800627a:	687b      	ldr	r3, [r7, #4]
 800627c:	2205      	movs	r2, #5
 800627e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8006282:	687b      	ldr	r3, [r7, #4]
 8006284:	681b      	ldr	r3, [r3, #0]
 8006286:	681a      	ldr	r2, [r3, #0]
 8006288:	687b      	ldr	r3, [r7, #4]
 800628a:	681b      	ldr	r3, [r3, #0]
 800628c:	f022 0201 	bic.w	r2, r2, #1
 8006290:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8006292:	68bb      	ldr	r3, [r7, #8]
 8006294:	3301      	adds	r3, #1
 8006296:	60bb      	str	r3, [r7, #8]
 8006298:	697a      	ldr	r2, [r7, #20]
 800629a:	429a      	cmp	r2, r3
 800629c:	d307      	bcc.n	80062ae <HAL_DMA_IRQHandler+0x2e6>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 800629e:	687b      	ldr	r3, [r7, #4]
 80062a0:	681b      	ldr	r3, [r3, #0]
 80062a2:	681b      	ldr	r3, [r3, #0]
 80062a4:	f003 0301 	and.w	r3, r3, #1
 80062a8:	2b00      	cmp	r3, #0
 80062aa:	d1f2      	bne.n	8006292 <HAL_DMA_IRQHandler+0x2ca>
 80062ac:	e000      	b.n	80062b0 <HAL_DMA_IRQHandler+0x2e8>
          break;
 80062ae:	bf00      	nop

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 80062b0:	687b      	ldr	r3, [r7, #4]
 80062b2:	2200      	movs	r2, #0
 80062b4:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80062b8:	687b      	ldr	r3, [r7, #4]
 80062ba:	2201      	movs	r2, #1
 80062bc:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    }

    if(hdma->XferErrorCallback != NULL)
 80062c0:	687b      	ldr	r3, [r7, #4]
 80062c2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80062c4:	2b00      	cmp	r3, #0
 80062c6:	d005      	beq.n	80062d4 <HAL_DMA_IRQHandler+0x30c>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80062c8:	687b      	ldr	r3, [r7, #4]
 80062ca:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80062cc:	6878      	ldr	r0, [r7, #4]
 80062ce:	4798      	blx	r3
 80062d0:	e000      	b.n	80062d4 <HAL_DMA_IRQHandler+0x30c>
        return;
 80062d2:	bf00      	nop
    }
  }
}
 80062d4:	3718      	adds	r7, #24
 80062d6:	46bd      	mov	sp, r7
 80062d8:	bd80      	pop	{r7, pc}
 80062da:	bf00      	nop

080062dc <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80062dc:	b480      	push	{r7}
 80062de:	b085      	sub	sp, #20
 80062e0:	af00      	add	r7, sp, #0
 80062e2:	60f8      	str	r0, [r7, #12]
 80062e4:	60b9      	str	r1, [r7, #8]
 80062e6:	607a      	str	r2, [r7, #4]
 80062e8:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 80062ea:	68fb      	ldr	r3, [r7, #12]
 80062ec:	681b      	ldr	r3, [r3, #0]
 80062ee:	681a      	ldr	r2, [r3, #0]
 80062f0:	68fb      	ldr	r3, [r7, #12]
 80062f2:	681b      	ldr	r3, [r3, #0]
 80062f4:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 80062f8:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 80062fa:	68fb      	ldr	r3, [r7, #12]
 80062fc:	681b      	ldr	r3, [r3, #0]
 80062fe:	683a      	ldr	r2, [r7, #0]
 8006300:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8006302:	68fb      	ldr	r3, [r7, #12]
 8006304:	689b      	ldr	r3, [r3, #8]
 8006306:	2b40      	cmp	r3, #64	; 0x40
 8006308:	d108      	bne.n	800631c <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 800630a:	68fb      	ldr	r3, [r7, #12]
 800630c:	681b      	ldr	r3, [r3, #0]
 800630e:	687a      	ldr	r2, [r7, #4]
 8006310:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8006312:	68fb      	ldr	r3, [r7, #12]
 8006314:	681b      	ldr	r3, [r3, #0]
 8006316:	68ba      	ldr	r2, [r7, #8]
 8006318:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 800631a:	e007      	b.n	800632c <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 800631c:	68fb      	ldr	r3, [r7, #12]
 800631e:	681b      	ldr	r3, [r3, #0]
 8006320:	68ba      	ldr	r2, [r7, #8]
 8006322:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8006324:	68fb      	ldr	r3, [r7, #12]
 8006326:	681b      	ldr	r3, [r3, #0]
 8006328:	687a      	ldr	r2, [r7, #4]
 800632a:	60da      	str	r2, [r3, #12]
}
 800632c:	bf00      	nop
 800632e:	3714      	adds	r7, #20
 8006330:	46bd      	mov	sp, r7
 8006332:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006336:	4770      	bx	lr

08006338 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8006338:	b480      	push	{r7}
 800633a:	b085      	sub	sp, #20
 800633c:	af00      	add	r7, sp, #0
 800633e:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8006340:	687b      	ldr	r3, [r7, #4]
 8006342:	681b      	ldr	r3, [r3, #0]
 8006344:	b2db      	uxtb	r3, r3
 8006346:	3b10      	subs	r3, #16
 8006348:	4a14      	ldr	r2, [pc, #80]	; (800639c <DMA_CalcBaseAndBitshift+0x64>)
 800634a:	fba2 2303 	umull	r2, r3, r2, r3
 800634e:	091b      	lsrs	r3, r3, #4
 8006350:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8006352:	4a13      	ldr	r2, [pc, #76]	; (80063a0 <DMA_CalcBaseAndBitshift+0x68>)
 8006354:	68fb      	ldr	r3, [r7, #12]
 8006356:	4413      	add	r3, r2
 8006358:	781b      	ldrb	r3, [r3, #0]
 800635a:	461a      	mov	r2, r3
 800635c:	687b      	ldr	r3, [r7, #4]
 800635e:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 8006360:	68fb      	ldr	r3, [r7, #12]
 8006362:	2b03      	cmp	r3, #3
 8006364:	d909      	bls.n	800637a <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8006366:	687b      	ldr	r3, [r7, #4]
 8006368:	681b      	ldr	r3, [r3, #0]
 800636a:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 800636e:	f023 0303 	bic.w	r3, r3, #3
 8006372:	1d1a      	adds	r2, r3, #4
 8006374:	687b      	ldr	r3, [r7, #4]
 8006376:	659a      	str	r2, [r3, #88]	; 0x58
 8006378:	e007      	b.n	800638a <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 800637a:	687b      	ldr	r3, [r7, #4]
 800637c:	681b      	ldr	r3, [r3, #0]
 800637e:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8006382:	f023 0303 	bic.w	r3, r3, #3
 8006386:	687a      	ldr	r2, [r7, #4]
 8006388:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 800638a:	687b      	ldr	r3, [r7, #4]
 800638c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 800638e:	4618      	mov	r0, r3
 8006390:	3714      	adds	r7, #20
 8006392:	46bd      	mov	sp, r7
 8006394:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006398:	4770      	bx	lr
 800639a:	bf00      	nop
 800639c:	aaaaaaab 	.word	0xaaaaaaab
 80063a0:	0800d2e4 	.word	0x0800d2e4

080063a4 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 80063a4:	b480      	push	{r7}
 80063a6:	b085      	sub	sp, #20
 80063a8:	af00      	add	r7, sp, #0
 80063aa:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80063ac:	2300      	movs	r3, #0
 80063ae:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 80063b0:	687b      	ldr	r3, [r7, #4]
 80063b2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80063b4:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 80063b6:	687b      	ldr	r3, [r7, #4]
 80063b8:	699b      	ldr	r3, [r3, #24]
 80063ba:	2b00      	cmp	r3, #0
 80063bc:	d11f      	bne.n	80063fe <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 80063be:	68bb      	ldr	r3, [r7, #8]
 80063c0:	2b03      	cmp	r3, #3
 80063c2:	d855      	bhi.n	8006470 <DMA_CheckFifoParam+0xcc>
 80063c4:	a201      	add	r2, pc, #4	; (adr r2, 80063cc <DMA_CheckFifoParam+0x28>)
 80063c6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80063ca:	bf00      	nop
 80063cc:	080063dd 	.word	0x080063dd
 80063d0:	080063ef 	.word	0x080063ef
 80063d4:	080063dd 	.word	0x080063dd
 80063d8:	08006471 	.word	0x08006471
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80063dc:	687b      	ldr	r3, [r7, #4]
 80063de:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80063e0:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80063e4:	2b00      	cmp	r3, #0
 80063e6:	d045      	beq.n	8006474 <DMA_CheckFifoParam+0xd0>
      {
        status = HAL_ERROR;
 80063e8:	2301      	movs	r3, #1
 80063ea:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80063ec:	e042      	b.n	8006474 <DMA_CheckFifoParam+0xd0>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80063ee:	687b      	ldr	r3, [r7, #4]
 80063f0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80063f2:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 80063f6:	d13f      	bne.n	8006478 <DMA_CheckFifoParam+0xd4>
      {
        status = HAL_ERROR;
 80063f8:	2301      	movs	r3, #1
 80063fa:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80063fc:	e03c      	b.n	8006478 <DMA_CheckFifoParam+0xd4>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 80063fe:	687b      	ldr	r3, [r7, #4]
 8006400:	699b      	ldr	r3, [r3, #24]
 8006402:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006406:	d121      	bne.n	800644c <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8006408:	68bb      	ldr	r3, [r7, #8]
 800640a:	2b03      	cmp	r3, #3
 800640c:	d836      	bhi.n	800647c <DMA_CheckFifoParam+0xd8>
 800640e:	a201      	add	r2, pc, #4	; (adr r2, 8006414 <DMA_CheckFifoParam+0x70>)
 8006410:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006414:	08006425 	.word	0x08006425
 8006418:	0800642b 	.word	0x0800642b
 800641c:	08006425 	.word	0x08006425
 8006420:	0800643d 	.word	0x0800643d
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8006424:	2301      	movs	r3, #1
 8006426:	73fb      	strb	r3, [r7, #15]
      break;
 8006428:	e02f      	b.n	800648a <DMA_CheckFifoParam+0xe6>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800642a:	687b      	ldr	r3, [r7, #4]
 800642c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800642e:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8006432:	2b00      	cmp	r3, #0
 8006434:	d024      	beq.n	8006480 <DMA_CheckFifoParam+0xdc>
      {
        status = HAL_ERROR;
 8006436:	2301      	movs	r3, #1
 8006438:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800643a:	e021      	b.n	8006480 <DMA_CheckFifoParam+0xdc>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800643c:	687b      	ldr	r3, [r7, #4]
 800643e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006440:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8006444:	d11e      	bne.n	8006484 <DMA_CheckFifoParam+0xe0>
      {
        status = HAL_ERROR;
 8006446:	2301      	movs	r3, #1
 8006448:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 800644a:	e01b      	b.n	8006484 <DMA_CheckFifoParam+0xe0>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 800644c:	68bb      	ldr	r3, [r7, #8]
 800644e:	2b02      	cmp	r3, #2
 8006450:	d902      	bls.n	8006458 <DMA_CheckFifoParam+0xb4>
 8006452:	2b03      	cmp	r3, #3
 8006454:	d003      	beq.n	800645e <DMA_CheckFifoParam+0xba>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8006456:	e018      	b.n	800648a <DMA_CheckFifoParam+0xe6>
      status = HAL_ERROR;
 8006458:	2301      	movs	r3, #1
 800645a:	73fb      	strb	r3, [r7, #15]
      break;
 800645c:	e015      	b.n	800648a <DMA_CheckFifoParam+0xe6>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800645e:	687b      	ldr	r3, [r7, #4]
 8006460:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006462:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8006466:	2b00      	cmp	r3, #0
 8006468:	d00e      	beq.n	8006488 <DMA_CheckFifoParam+0xe4>
        status = HAL_ERROR;
 800646a:	2301      	movs	r3, #1
 800646c:	73fb      	strb	r3, [r7, #15]
      break;
 800646e:	e00b      	b.n	8006488 <DMA_CheckFifoParam+0xe4>
      break;
 8006470:	bf00      	nop
 8006472:	e00a      	b.n	800648a <DMA_CheckFifoParam+0xe6>
      break;
 8006474:	bf00      	nop
 8006476:	e008      	b.n	800648a <DMA_CheckFifoParam+0xe6>
      break;
 8006478:	bf00      	nop
 800647a:	e006      	b.n	800648a <DMA_CheckFifoParam+0xe6>
      break;
 800647c:	bf00      	nop
 800647e:	e004      	b.n	800648a <DMA_CheckFifoParam+0xe6>
      break;
 8006480:	bf00      	nop
 8006482:	e002      	b.n	800648a <DMA_CheckFifoParam+0xe6>
      break;   
 8006484:	bf00      	nop
 8006486:	e000      	b.n	800648a <DMA_CheckFifoParam+0xe6>
      break;
 8006488:	bf00      	nop
    }
  } 
  
  return status; 
 800648a:	7bfb      	ldrb	r3, [r7, #15]
}
 800648c:	4618      	mov	r0, r3
 800648e:	3714      	adds	r7, #20
 8006490:	46bd      	mov	sp, r7
 8006492:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006496:	4770      	bx	lr

08006498 <HAL_FLASH_Program>:
  * @param  Data specifies the data to be programmed
  * 
  * @retval HAL_StatusTypeDef HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Program(uint32_t TypeProgram, uint32_t Address, uint64_t Data)
{
 8006498:	b580      	push	{r7, lr}
 800649a:	b086      	sub	sp, #24
 800649c:	af00      	add	r7, sp, #0
 800649e:	60f8      	str	r0, [r7, #12]
 80064a0:	60b9      	str	r1, [r7, #8]
 80064a2:	e9c7 2300 	strd	r2, r3, [r7]
  HAL_StatusTypeDef status = HAL_ERROR;
 80064a6:	2301      	movs	r3, #1
 80064a8:	75fb      	strb	r3, [r7, #23]
  
  /* Process Locked */
  __HAL_LOCK(&pFlash);
 80064aa:	4b23      	ldr	r3, [pc, #140]	; (8006538 <HAL_FLASH_Program+0xa0>)
 80064ac:	7e1b      	ldrb	r3, [r3, #24]
 80064ae:	2b01      	cmp	r3, #1
 80064b0:	d101      	bne.n	80064b6 <HAL_FLASH_Program+0x1e>
 80064b2:	2302      	movs	r3, #2
 80064b4:	e03b      	b.n	800652e <HAL_FLASH_Program+0x96>
 80064b6:	4b20      	ldr	r3, [pc, #128]	; (8006538 <HAL_FLASH_Program+0xa0>)
 80064b8:	2201      	movs	r2, #1
 80064ba:	761a      	strb	r2, [r3, #24]
  
  /* Check the parameters */
  assert_param(IS_FLASH_TYPEPROGRAM(TypeProgram));
  
  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 80064bc:	f24c 3050 	movw	r0, #50000	; 0xc350
 80064c0:	f000 f860 	bl	8006584 <FLASH_WaitForLastOperation>
 80064c4:	4603      	mov	r3, r0
 80064c6:	75fb      	strb	r3, [r7, #23]
  
  if(status == HAL_OK)
 80064c8:	7dfb      	ldrb	r3, [r7, #23]
 80064ca:	2b00      	cmp	r3, #0
 80064cc:	d12b      	bne.n	8006526 <HAL_FLASH_Program+0x8e>
  {
    if(TypeProgram == FLASH_TYPEPROGRAM_BYTE)
 80064ce:	68fb      	ldr	r3, [r7, #12]
 80064d0:	2b00      	cmp	r3, #0
 80064d2:	d105      	bne.n	80064e0 <HAL_FLASH_Program+0x48>
    {
      /*Program byte (8-bit) at a specified address.*/
      FLASH_Program_Byte(Address, (uint8_t) Data);
 80064d4:	783b      	ldrb	r3, [r7, #0]
 80064d6:	4619      	mov	r1, r3
 80064d8:	68b8      	ldr	r0, [r7, #8]
 80064da:	f000 f909 	bl	80066f0 <FLASH_Program_Byte>
 80064de:	e016      	b.n	800650e <HAL_FLASH_Program+0x76>
    }
    else if(TypeProgram == FLASH_TYPEPROGRAM_HALFWORD)
 80064e0:	68fb      	ldr	r3, [r7, #12]
 80064e2:	2b01      	cmp	r3, #1
 80064e4:	d105      	bne.n	80064f2 <HAL_FLASH_Program+0x5a>
    {
      /*Program halfword (16-bit) at a specified address.*/
      FLASH_Program_HalfWord(Address, (uint16_t) Data);
 80064e6:	883b      	ldrh	r3, [r7, #0]
 80064e8:	4619      	mov	r1, r3
 80064ea:	68b8      	ldr	r0, [r7, #8]
 80064ec:	f000 f8dc 	bl	80066a8 <FLASH_Program_HalfWord>
 80064f0:	e00d      	b.n	800650e <HAL_FLASH_Program+0x76>
    }
    else if(TypeProgram == FLASH_TYPEPROGRAM_WORD)
 80064f2:	68fb      	ldr	r3, [r7, #12]
 80064f4:	2b02      	cmp	r3, #2
 80064f6:	d105      	bne.n	8006504 <HAL_FLASH_Program+0x6c>
    {
      /*Program word (32-bit) at a specified address.*/
      FLASH_Program_Word(Address, (uint32_t) Data);
 80064f8:	683b      	ldr	r3, [r7, #0]
 80064fa:	4619      	mov	r1, r3
 80064fc:	68b8      	ldr	r0, [r7, #8]
 80064fe:	f000 f8b1 	bl	8006664 <FLASH_Program_Word>
 8006502:	e004      	b.n	800650e <HAL_FLASH_Program+0x76>
    }
    else
    {
      /*Program double word (64-bit) at a specified address.*/
      FLASH_Program_DoubleWord(Address, Data);
 8006504:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006508:	68b8      	ldr	r0, [r7, #8]
 800650a:	f000 f87b 	bl	8006604 <FLASH_Program_DoubleWord>
    }
    
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 800650e:	f24c 3050 	movw	r0, #50000	; 0xc350
 8006512:	f000 f837 	bl	8006584 <FLASH_WaitForLastOperation>
 8006516:	4603      	mov	r3, r0
 8006518:	75fb      	strb	r3, [r7, #23]
    
    /* If the program operation is completed, disable the PG Bit */
    FLASH->CR &= (~FLASH_CR_PG);  
 800651a:	4b08      	ldr	r3, [pc, #32]	; (800653c <HAL_FLASH_Program+0xa4>)
 800651c:	691b      	ldr	r3, [r3, #16]
 800651e:	4a07      	ldr	r2, [pc, #28]	; (800653c <HAL_FLASH_Program+0xa4>)
 8006520:	f023 0301 	bic.w	r3, r3, #1
 8006524:	6113      	str	r3, [r2, #16]
  }
  
  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 8006526:	4b04      	ldr	r3, [pc, #16]	; (8006538 <HAL_FLASH_Program+0xa0>)
 8006528:	2200      	movs	r2, #0
 800652a:	761a      	strb	r2, [r3, #24]
  
  return status;
 800652c:	7dfb      	ldrb	r3, [r7, #23]
}
 800652e:	4618      	mov	r0, r3
 8006530:	3718      	adds	r7, #24
 8006532:	46bd      	mov	sp, r7
 8006534:	bd80      	pop	{r7, pc}
 8006536:	bf00      	nop
 8006538:	200005d8 	.word	0x200005d8
 800653c:	40023c00 	.word	0x40023c00

08006540 <HAL_FLASH_Unlock>:
/**
  * @brief  Unlock the FLASH control register access
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Unlock(void)
{
 8006540:	b480      	push	{r7}
 8006542:	b083      	sub	sp, #12
 8006544:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef status = HAL_OK;
 8006546:	2300      	movs	r3, #0
 8006548:	71fb      	strb	r3, [r7, #7]

  if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 800654a:	4b0b      	ldr	r3, [pc, #44]	; (8006578 <HAL_FLASH_Unlock+0x38>)
 800654c:	691b      	ldr	r3, [r3, #16]
 800654e:	2b00      	cmp	r3, #0
 8006550:	da0b      	bge.n	800656a <HAL_FLASH_Unlock+0x2a>
  {
    /* Authorize the FLASH Registers access */
    WRITE_REG(FLASH->KEYR, FLASH_KEY1);
 8006552:	4b09      	ldr	r3, [pc, #36]	; (8006578 <HAL_FLASH_Unlock+0x38>)
 8006554:	4a09      	ldr	r2, [pc, #36]	; (800657c <HAL_FLASH_Unlock+0x3c>)
 8006556:	605a      	str	r2, [r3, #4]
    WRITE_REG(FLASH->KEYR, FLASH_KEY2);
 8006558:	4b07      	ldr	r3, [pc, #28]	; (8006578 <HAL_FLASH_Unlock+0x38>)
 800655a:	4a09      	ldr	r2, [pc, #36]	; (8006580 <HAL_FLASH_Unlock+0x40>)
 800655c:	605a      	str	r2, [r3, #4]

    /* Verify Flash is unlocked */
    if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 800655e:	4b06      	ldr	r3, [pc, #24]	; (8006578 <HAL_FLASH_Unlock+0x38>)
 8006560:	691b      	ldr	r3, [r3, #16]
 8006562:	2b00      	cmp	r3, #0
 8006564:	da01      	bge.n	800656a <HAL_FLASH_Unlock+0x2a>
    {
      status = HAL_ERROR;
 8006566:	2301      	movs	r3, #1
 8006568:	71fb      	strb	r3, [r7, #7]
    }
  }

  return status;
 800656a:	79fb      	ldrb	r3, [r7, #7]
}
 800656c:	4618      	mov	r0, r3
 800656e:	370c      	adds	r7, #12
 8006570:	46bd      	mov	sp, r7
 8006572:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006576:	4770      	bx	lr
 8006578:	40023c00 	.word	0x40023c00
 800657c:	45670123 	.word	0x45670123
 8006580:	cdef89ab 	.word	0xcdef89ab

08006584 <FLASH_WaitForLastOperation>:
  * @brief  Wait for a FLASH operation to complete.
  * @param  Timeout maximum flash operationtimeout
  * @retval HAL Status
  */
HAL_StatusTypeDef FLASH_WaitForLastOperation(uint32_t Timeout)
{ 
 8006584:	b580      	push	{r7, lr}
 8006586:	b084      	sub	sp, #16
 8006588:	af00      	add	r7, sp, #0
 800658a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800658c:	2300      	movs	r3, #0
 800658e:	60fb      	str	r3, [r7, #12]
  
  /* Clear Error Code */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8006590:	4b1a      	ldr	r3, [pc, #104]	; (80065fc <FLASH_WaitForLastOperation+0x78>)
 8006592:	2200      	movs	r2, #0
 8006594:	61da      	str	r2, [r3, #28]
  
  /* Wait for the FLASH operation to complete by polling on BUSY flag to be reset.
     Even if the FLASH operation fails, the BUSY flag will be reset and an error
     flag will be set */
  /* Get tick */
  tickstart = HAL_GetTick();
 8006596:	f7fe fefb 	bl	8005390 <HAL_GetTick>
 800659a:	60f8      	str	r0, [r7, #12]

  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY) != RESET) 
 800659c:	e010      	b.n	80065c0 <FLASH_WaitForLastOperation+0x3c>
  { 
    if(Timeout != HAL_MAX_DELAY)
 800659e:	687b      	ldr	r3, [r7, #4]
 80065a0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80065a4:	d00c      	beq.n	80065c0 <FLASH_WaitForLastOperation+0x3c>
    {
      if((Timeout == 0U)||((HAL_GetTick() - tickstart ) > Timeout))
 80065a6:	687b      	ldr	r3, [r7, #4]
 80065a8:	2b00      	cmp	r3, #0
 80065aa:	d007      	beq.n	80065bc <FLASH_WaitForLastOperation+0x38>
 80065ac:	f7fe fef0 	bl	8005390 <HAL_GetTick>
 80065b0:	4602      	mov	r2, r0
 80065b2:	68fb      	ldr	r3, [r7, #12]
 80065b4:	1ad3      	subs	r3, r2, r3
 80065b6:	687a      	ldr	r2, [r7, #4]
 80065b8:	429a      	cmp	r2, r3
 80065ba:	d201      	bcs.n	80065c0 <FLASH_WaitForLastOperation+0x3c>
      {
        return HAL_TIMEOUT;
 80065bc:	2303      	movs	r3, #3
 80065be:	e019      	b.n	80065f4 <FLASH_WaitForLastOperation+0x70>
  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY) != RESET) 
 80065c0:	4b0f      	ldr	r3, [pc, #60]	; (8006600 <FLASH_WaitForLastOperation+0x7c>)
 80065c2:	68db      	ldr	r3, [r3, #12]
 80065c4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80065c8:	2b00      	cmp	r3, #0
 80065ca:	d1e8      	bne.n	800659e <FLASH_WaitForLastOperation+0x1a>
      }
    } 
  }

  /* Check FLASH End of Operation flag  */
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_EOP) != RESET)
 80065cc:	4b0c      	ldr	r3, [pc, #48]	; (8006600 <FLASH_WaitForLastOperation+0x7c>)
 80065ce:	68db      	ldr	r3, [r3, #12]
 80065d0:	f003 0301 	and.w	r3, r3, #1
 80065d4:	2b00      	cmp	r3, #0
 80065d6:	d002      	beq.n	80065de <FLASH_WaitForLastOperation+0x5a>
  {
    /* Clear FLASH End of Operation pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_EOP);
 80065d8:	4b09      	ldr	r3, [pc, #36]	; (8006600 <FLASH_WaitForLastOperation+0x7c>)
 80065da:	2201      	movs	r2, #1
 80065dc:	60da      	str	r2, [r3, #12]
  }
#if defined(FLASH_SR_RDERR)  
  if(__HAL_FLASH_GET_FLAG((FLASH_FLAG_OPERR | FLASH_FLAG_WRPERR | FLASH_FLAG_PGAERR | \
 80065de:	4b08      	ldr	r3, [pc, #32]	; (8006600 <FLASH_WaitForLastOperation+0x7c>)
 80065e0:	68db      	ldr	r3, [r3, #12]
 80065e2:	f403 73f9 	and.w	r3, r3, #498	; 0x1f2
 80065e6:	2b00      	cmp	r3, #0
 80065e8:	d003      	beq.n	80065f2 <FLASH_WaitForLastOperation+0x6e>
  if(__HAL_FLASH_GET_FLAG((FLASH_FLAG_OPERR | FLASH_FLAG_WRPERR | FLASH_FLAG_PGAERR | \
                           FLASH_FLAG_PGPERR | FLASH_FLAG_PGSERR)) != RESET)
#endif /* FLASH_SR_RDERR */
  {
    /*Save the error code*/
    FLASH_SetErrorCode();
 80065ea:	f000 f8a3 	bl	8006734 <FLASH_SetErrorCode>
    return HAL_ERROR;
 80065ee:	2301      	movs	r3, #1
 80065f0:	e000      	b.n	80065f4 <FLASH_WaitForLastOperation+0x70>
  }

  /* If there is no error flag set */
  return HAL_OK;
 80065f2:	2300      	movs	r3, #0
  
}  
 80065f4:	4618      	mov	r0, r3
 80065f6:	3710      	adds	r7, #16
 80065f8:	46bd      	mov	sp, r7
 80065fa:	bd80      	pop	{r7, pc}
 80065fc:	200005d8 	.word	0x200005d8
 8006600:	40023c00 	.word	0x40023c00

08006604 <FLASH_Program_DoubleWord>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_DoubleWord(uint32_t Address, uint64_t Data)
{
 8006604:	b490      	push	{r4, r7}
 8006606:	b084      	sub	sp, #16
 8006608:	af00      	add	r7, sp, #0
 800660a:	60f8      	str	r0, [r7, #12]
 800660c:	e9c7 2300 	strd	r2, r3, [r7]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));
  
  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8006610:	4b13      	ldr	r3, [pc, #76]	; (8006660 <FLASH_Program_DoubleWord+0x5c>)
 8006612:	691b      	ldr	r3, [r3, #16]
 8006614:	4a12      	ldr	r2, [pc, #72]	; (8006660 <FLASH_Program_DoubleWord+0x5c>)
 8006616:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800661a:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_DOUBLE_WORD;
 800661c:	4b10      	ldr	r3, [pc, #64]	; (8006660 <FLASH_Program_DoubleWord+0x5c>)
 800661e:	691b      	ldr	r3, [r3, #16]
 8006620:	4a0f      	ldr	r2, [pc, #60]	; (8006660 <FLASH_Program_DoubleWord+0x5c>)
 8006622:	f443 7340 	orr.w	r3, r3, #768	; 0x300
 8006626:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 8006628:	4b0d      	ldr	r3, [pc, #52]	; (8006660 <FLASH_Program_DoubleWord+0x5c>)
 800662a:	691b      	ldr	r3, [r3, #16]
 800662c:	4a0c      	ldr	r2, [pc, #48]	; (8006660 <FLASH_Program_DoubleWord+0x5c>)
 800662e:	f043 0301 	orr.w	r3, r3, #1
 8006632:	6113      	str	r3, [r2, #16]

  /* Program first word */
  *(__IO uint32_t*)Address = (uint32_t)Data;
 8006634:	68fb      	ldr	r3, [r7, #12]
 8006636:	683a      	ldr	r2, [r7, #0]
 8006638:	601a      	str	r2, [r3, #0]
           so that all instructions following the ISB are fetched from cache or memory,
           after the instruction has been completed.
 */
__STATIC_FORCEINLINE void __ISB(void)
{
  __ASM volatile ("isb 0xF":::"memory");
 800663a:	f3bf 8f6f 	isb	sy
  /* Barrier to ensure programming is performed in 2 steps, in right order
    (independently of compiler optimization behavior) */
  __ISB();

  /* Program second word */
  *(__IO uint32_t*)(Address+4) = (uint32_t)(Data >> 32);
 800663e:	e9d7 1200 	ldrd	r1, r2, [r7]
 8006642:	f04f 0300 	mov.w	r3, #0
 8006646:	f04f 0400 	mov.w	r4, #0
 800664a:	0013      	movs	r3, r2
 800664c:	2400      	movs	r4, #0
 800664e:	68fa      	ldr	r2, [r7, #12]
 8006650:	3204      	adds	r2, #4
 8006652:	6013      	str	r3, [r2, #0]
}
 8006654:	bf00      	nop
 8006656:	3710      	adds	r7, #16
 8006658:	46bd      	mov	sp, r7
 800665a:	bc90      	pop	{r4, r7}
 800665c:	4770      	bx	lr
 800665e:	bf00      	nop
 8006660:	40023c00 	.word	0x40023c00

08006664 <FLASH_Program_Word>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_Word(uint32_t Address, uint32_t Data)
{
 8006664:	b480      	push	{r7}
 8006666:	b083      	sub	sp, #12
 8006668:	af00      	add	r7, sp, #0
 800666a:	6078      	str	r0, [r7, #4]
 800666c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));
  
  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 800666e:	4b0d      	ldr	r3, [pc, #52]	; (80066a4 <FLASH_Program_Word+0x40>)
 8006670:	691b      	ldr	r3, [r3, #16]
 8006672:	4a0c      	ldr	r2, [pc, #48]	; (80066a4 <FLASH_Program_Word+0x40>)
 8006674:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006678:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_WORD;
 800667a:	4b0a      	ldr	r3, [pc, #40]	; (80066a4 <FLASH_Program_Word+0x40>)
 800667c:	691b      	ldr	r3, [r3, #16]
 800667e:	4a09      	ldr	r2, [pc, #36]	; (80066a4 <FLASH_Program_Word+0x40>)
 8006680:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8006684:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 8006686:	4b07      	ldr	r3, [pc, #28]	; (80066a4 <FLASH_Program_Word+0x40>)
 8006688:	691b      	ldr	r3, [r3, #16]
 800668a:	4a06      	ldr	r2, [pc, #24]	; (80066a4 <FLASH_Program_Word+0x40>)
 800668c:	f043 0301 	orr.w	r3, r3, #1
 8006690:	6113      	str	r3, [r2, #16]

  *(__IO uint32_t*)Address = Data;
 8006692:	687b      	ldr	r3, [r7, #4]
 8006694:	683a      	ldr	r2, [r7, #0]
 8006696:	601a      	str	r2, [r3, #0]
}
 8006698:	bf00      	nop
 800669a:	370c      	adds	r7, #12
 800669c:	46bd      	mov	sp, r7
 800669e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066a2:	4770      	bx	lr
 80066a4:	40023c00 	.word	0x40023c00

080066a8 <FLASH_Program_HalfWord>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_HalfWord(uint32_t Address, uint16_t Data)
{
 80066a8:	b480      	push	{r7}
 80066aa:	b083      	sub	sp, #12
 80066ac:	af00      	add	r7, sp, #0
 80066ae:	6078      	str	r0, [r7, #4]
 80066b0:	460b      	mov	r3, r1
 80066b2:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));
  
  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 80066b4:	4b0d      	ldr	r3, [pc, #52]	; (80066ec <FLASH_Program_HalfWord+0x44>)
 80066b6:	691b      	ldr	r3, [r3, #16]
 80066b8:	4a0c      	ldr	r2, [pc, #48]	; (80066ec <FLASH_Program_HalfWord+0x44>)
 80066ba:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80066be:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_HALF_WORD;
 80066c0:	4b0a      	ldr	r3, [pc, #40]	; (80066ec <FLASH_Program_HalfWord+0x44>)
 80066c2:	691b      	ldr	r3, [r3, #16]
 80066c4:	4a09      	ldr	r2, [pc, #36]	; (80066ec <FLASH_Program_HalfWord+0x44>)
 80066c6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80066ca:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 80066cc:	4b07      	ldr	r3, [pc, #28]	; (80066ec <FLASH_Program_HalfWord+0x44>)
 80066ce:	691b      	ldr	r3, [r3, #16]
 80066d0:	4a06      	ldr	r2, [pc, #24]	; (80066ec <FLASH_Program_HalfWord+0x44>)
 80066d2:	f043 0301 	orr.w	r3, r3, #1
 80066d6:	6113      	str	r3, [r2, #16]

  *(__IO uint16_t*)Address = Data;
 80066d8:	687b      	ldr	r3, [r7, #4]
 80066da:	887a      	ldrh	r2, [r7, #2]
 80066dc:	801a      	strh	r2, [r3, #0]
}
 80066de:	bf00      	nop
 80066e0:	370c      	adds	r7, #12
 80066e2:	46bd      	mov	sp, r7
 80066e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066e8:	4770      	bx	lr
 80066ea:	bf00      	nop
 80066ec:	40023c00 	.word	0x40023c00

080066f0 <FLASH_Program_Byte>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_Byte(uint32_t Address, uint8_t Data)
{
 80066f0:	b480      	push	{r7}
 80066f2:	b083      	sub	sp, #12
 80066f4:	af00      	add	r7, sp, #0
 80066f6:	6078      	str	r0, [r7, #4]
 80066f8:	460b      	mov	r3, r1
 80066fa:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));
  
  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 80066fc:	4b0c      	ldr	r3, [pc, #48]	; (8006730 <FLASH_Program_Byte+0x40>)
 80066fe:	691b      	ldr	r3, [r3, #16]
 8006700:	4a0b      	ldr	r2, [pc, #44]	; (8006730 <FLASH_Program_Byte+0x40>)
 8006702:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006706:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_BYTE;
 8006708:	4b09      	ldr	r3, [pc, #36]	; (8006730 <FLASH_Program_Byte+0x40>)
 800670a:	4a09      	ldr	r2, [pc, #36]	; (8006730 <FLASH_Program_Byte+0x40>)
 800670c:	691b      	ldr	r3, [r3, #16]
 800670e:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 8006710:	4b07      	ldr	r3, [pc, #28]	; (8006730 <FLASH_Program_Byte+0x40>)
 8006712:	691b      	ldr	r3, [r3, #16]
 8006714:	4a06      	ldr	r2, [pc, #24]	; (8006730 <FLASH_Program_Byte+0x40>)
 8006716:	f043 0301 	orr.w	r3, r3, #1
 800671a:	6113      	str	r3, [r2, #16]

  *(__IO uint8_t*)Address = Data;
 800671c:	687b      	ldr	r3, [r7, #4]
 800671e:	78fa      	ldrb	r2, [r7, #3]
 8006720:	701a      	strb	r2, [r3, #0]
}
 8006722:	bf00      	nop
 8006724:	370c      	adds	r7, #12
 8006726:	46bd      	mov	sp, r7
 8006728:	f85d 7b04 	ldr.w	r7, [sp], #4
 800672c:	4770      	bx	lr
 800672e:	bf00      	nop
 8006730:	40023c00 	.word	0x40023c00

08006734 <FLASH_SetErrorCode>:
/**
  * @brief  Set the specific FLASH error flag.
  * @retval None
  */
static void FLASH_SetErrorCode(void)
{ 
 8006734:	b480      	push	{r7}
 8006736:	af00      	add	r7, sp, #0
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR) != RESET)
 8006738:	4b2f      	ldr	r3, [pc, #188]	; (80067f8 <FLASH_SetErrorCode+0xc4>)
 800673a:	68db      	ldr	r3, [r3, #12]
 800673c:	f003 0310 	and.w	r3, r3, #16
 8006740:	2b00      	cmp	r3, #0
 8006742:	d008      	beq.n	8006756 <FLASH_SetErrorCode+0x22>
  {
   pFlash.ErrorCode |= HAL_FLASH_ERROR_WRP;
 8006744:	4b2d      	ldr	r3, [pc, #180]	; (80067fc <FLASH_SetErrorCode+0xc8>)
 8006746:	69db      	ldr	r3, [r3, #28]
 8006748:	f043 0310 	orr.w	r3, r3, #16
 800674c:	4a2b      	ldr	r2, [pc, #172]	; (80067fc <FLASH_SetErrorCode+0xc8>)
 800674e:	61d3      	str	r3, [r2, #28]
   
   /* Clear FLASH write protection error pending bit */
   __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_WRPERR);
 8006750:	4b29      	ldr	r3, [pc, #164]	; (80067f8 <FLASH_SetErrorCode+0xc4>)
 8006752:	2210      	movs	r2, #16
 8006754:	60da      	str	r2, [r3, #12]
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGAERR) != RESET)
 8006756:	4b28      	ldr	r3, [pc, #160]	; (80067f8 <FLASH_SetErrorCode+0xc4>)
 8006758:	68db      	ldr	r3, [r3, #12]
 800675a:	f003 0320 	and.w	r3, r3, #32
 800675e:	2b00      	cmp	r3, #0
 8006760:	d008      	beq.n	8006774 <FLASH_SetErrorCode+0x40>
  {
   pFlash.ErrorCode |= HAL_FLASH_ERROR_PGA;
 8006762:	4b26      	ldr	r3, [pc, #152]	; (80067fc <FLASH_SetErrorCode+0xc8>)
 8006764:	69db      	ldr	r3, [r3, #28]
 8006766:	f043 0308 	orr.w	r3, r3, #8
 800676a:	4a24      	ldr	r2, [pc, #144]	; (80067fc <FLASH_SetErrorCode+0xc8>)
 800676c:	61d3      	str	r3, [r2, #28]
   
   /* Clear FLASH Programming alignment error pending bit */
   __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_PGAERR);
 800676e:	4b22      	ldr	r3, [pc, #136]	; (80067f8 <FLASH_SetErrorCode+0xc4>)
 8006770:	2220      	movs	r2, #32
 8006772:	60da      	str	r2, [r3, #12]
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGPERR) != RESET)
 8006774:	4b20      	ldr	r3, [pc, #128]	; (80067f8 <FLASH_SetErrorCode+0xc4>)
 8006776:	68db      	ldr	r3, [r3, #12]
 8006778:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800677c:	2b00      	cmp	r3, #0
 800677e:	d008      	beq.n	8006792 <FLASH_SetErrorCode+0x5e>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PGP;
 8006780:	4b1e      	ldr	r3, [pc, #120]	; (80067fc <FLASH_SetErrorCode+0xc8>)
 8006782:	69db      	ldr	r3, [r3, #28]
 8006784:	f043 0304 	orr.w	r3, r3, #4
 8006788:	4a1c      	ldr	r2, [pc, #112]	; (80067fc <FLASH_SetErrorCode+0xc8>)
 800678a:	61d3      	str	r3, [r2, #28]
    
    /* Clear FLASH Programming parallelism error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_PGPERR);
 800678c:	4b1a      	ldr	r3, [pc, #104]	; (80067f8 <FLASH_SetErrorCode+0xc4>)
 800678e:	2240      	movs	r2, #64	; 0x40
 8006790:	60da      	str	r2, [r3, #12]
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGSERR) != RESET)
 8006792:	4b19      	ldr	r3, [pc, #100]	; (80067f8 <FLASH_SetErrorCode+0xc4>)
 8006794:	68db      	ldr	r3, [r3, #12]
 8006796:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800679a:	2b00      	cmp	r3, #0
 800679c:	d008      	beq.n	80067b0 <FLASH_SetErrorCode+0x7c>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PGS;
 800679e:	4b17      	ldr	r3, [pc, #92]	; (80067fc <FLASH_SetErrorCode+0xc8>)
 80067a0:	69db      	ldr	r3, [r3, #28]
 80067a2:	f043 0302 	orr.w	r3, r3, #2
 80067a6:	4a15      	ldr	r2, [pc, #84]	; (80067fc <FLASH_SetErrorCode+0xc8>)
 80067a8:	61d3      	str	r3, [r2, #28]
    
    /* Clear FLASH Programming sequence error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_PGSERR);
 80067aa:	4b13      	ldr	r3, [pc, #76]	; (80067f8 <FLASH_SetErrorCode+0xc4>)
 80067ac:	2280      	movs	r2, #128	; 0x80
 80067ae:	60da      	str	r2, [r3, #12]
  }
#if defined(FLASH_SR_RDERR) 
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_RDERR) != RESET)
 80067b0:	4b11      	ldr	r3, [pc, #68]	; (80067f8 <FLASH_SetErrorCode+0xc4>)
 80067b2:	68db      	ldr	r3, [r3, #12]
 80067b4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80067b8:	2b00      	cmp	r3, #0
 80067ba:	d009      	beq.n	80067d0 <FLASH_SetErrorCode+0x9c>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_RD;
 80067bc:	4b0f      	ldr	r3, [pc, #60]	; (80067fc <FLASH_SetErrorCode+0xc8>)
 80067be:	69db      	ldr	r3, [r3, #28]
 80067c0:	f043 0301 	orr.w	r3, r3, #1
 80067c4:	4a0d      	ldr	r2, [pc, #52]	; (80067fc <FLASH_SetErrorCode+0xc8>)
 80067c6:	61d3      	str	r3, [r2, #28]
    
    /* Clear FLASH Proprietary readout protection error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_RDERR);
 80067c8:	4b0b      	ldr	r3, [pc, #44]	; (80067f8 <FLASH_SetErrorCode+0xc4>)
 80067ca:	f44f 7280 	mov.w	r2, #256	; 0x100
 80067ce:	60da      	str	r2, [r3, #12]
  }
#endif /* FLASH_SR_RDERR */  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_OPERR) != RESET)
 80067d0:	4b09      	ldr	r3, [pc, #36]	; (80067f8 <FLASH_SetErrorCode+0xc4>)
 80067d2:	68db      	ldr	r3, [r3, #12]
 80067d4:	f003 0302 	and.w	r3, r3, #2
 80067d8:	2b00      	cmp	r3, #0
 80067da:	d008      	beq.n	80067ee <FLASH_SetErrorCode+0xba>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_OPERATION;
 80067dc:	4b07      	ldr	r3, [pc, #28]	; (80067fc <FLASH_SetErrorCode+0xc8>)
 80067de:	69db      	ldr	r3, [r3, #28]
 80067e0:	f043 0320 	orr.w	r3, r3, #32
 80067e4:	4a05      	ldr	r2, [pc, #20]	; (80067fc <FLASH_SetErrorCode+0xc8>)
 80067e6:	61d3      	str	r3, [r2, #28]
    
    /* Clear FLASH Operation error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_OPERR);
 80067e8:	4b03      	ldr	r3, [pc, #12]	; (80067f8 <FLASH_SetErrorCode+0xc4>)
 80067ea:	2202      	movs	r2, #2
 80067ec:	60da      	str	r2, [r3, #12]
  }
}
 80067ee:	bf00      	nop
 80067f0:	46bd      	mov	sp, r7
 80067f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067f6:	4770      	bx	lr
 80067f8:	40023c00 	.word	0x40023c00
 80067fc:	200005d8 	.word	0x200005d8

08006800 <HAL_FLASHEx_Erase>:
  *         (0xFFFFFFFFU means that all the sectors have been correctly erased)
  * 
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASHEx_Erase(FLASH_EraseInitTypeDef *pEraseInit, uint32_t *SectorError)
{
 8006800:	b580      	push	{r7, lr}
 8006802:	b084      	sub	sp, #16
 8006804:	af00      	add	r7, sp, #0
 8006806:	6078      	str	r0, [r7, #4]
 8006808:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_ERROR;
 800680a:	2301      	movs	r3, #1
 800680c:	73fb      	strb	r3, [r7, #15]
  uint32_t index = 0U;
 800680e:	2300      	movs	r3, #0
 8006810:	60bb      	str	r3, [r7, #8]
  
  /* Process Locked */
  __HAL_LOCK(&pFlash);
 8006812:	4b31      	ldr	r3, [pc, #196]	; (80068d8 <HAL_FLASHEx_Erase+0xd8>)
 8006814:	7e1b      	ldrb	r3, [r3, #24]
 8006816:	2b01      	cmp	r3, #1
 8006818:	d101      	bne.n	800681e <HAL_FLASHEx_Erase+0x1e>
 800681a:	2302      	movs	r3, #2
 800681c:	e058      	b.n	80068d0 <HAL_FLASHEx_Erase+0xd0>
 800681e:	4b2e      	ldr	r3, [pc, #184]	; (80068d8 <HAL_FLASHEx_Erase+0xd8>)
 8006820:	2201      	movs	r2, #1
 8006822:	761a      	strb	r2, [r3, #24]

  /* Check the parameters */
  assert_param(IS_FLASH_TYPEERASE(pEraseInit->TypeErase));

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8006824:	f24c 3050 	movw	r0, #50000	; 0xc350
 8006828:	f7ff feac 	bl	8006584 <FLASH_WaitForLastOperation>
 800682c:	4603      	mov	r3, r0
 800682e:	73fb      	strb	r3, [r7, #15]

  if(status == HAL_OK)
 8006830:	7bfb      	ldrb	r3, [r7, #15]
 8006832:	2b00      	cmp	r3, #0
 8006834:	d148      	bne.n	80068c8 <HAL_FLASHEx_Erase+0xc8>
  {
    /*Initialization of SectorError variable*/
    *SectorError = 0xFFFFFFFFU;
 8006836:	683b      	ldr	r3, [r7, #0]
 8006838:	f04f 32ff 	mov.w	r2, #4294967295
 800683c:	601a      	str	r2, [r3, #0]
    
    if(pEraseInit->TypeErase == FLASH_TYPEERASE_MASSERASE)
 800683e:	687b      	ldr	r3, [r7, #4]
 8006840:	681b      	ldr	r3, [r3, #0]
 8006842:	2b01      	cmp	r3, #1
 8006844:	d115      	bne.n	8006872 <HAL_FLASHEx_Erase+0x72>
    {
      /*Mass erase to be done*/
      FLASH_MassErase((uint8_t) pEraseInit->VoltageRange, pEraseInit->Banks);
 8006846:	687b      	ldr	r3, [r7, #4]
 8006848:	691b      	ldr	r3, [r3, #16]
 800684a:	b2da      	uxtb	r2, r3
 800684c:	687b      	ldr	r3, [r7, #4]
 800684e:	685b      	ldr	r3, [r3, #4]
 8006850:	4619      	mov	r1, r3
 8006852:	4610      	mov	r0, r2
 8006854:	f000 f844 	bl	80068e0 <FLASH_MassErase>

      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8006858:	f24c 3050 	movw	r0, #50000	; 0xc350
 800685c:	f7ff fe92 	bl	8006584 <FLASH_WaitForLastOperation>
 8006860:	4603      	mov	r3, r0
 8006862:	73fb      	strb	r3, [r7, #15]
      
      /* if the erase operation is completed, disable the MER Bit */
      FLASH->CR &= (~FLASH_MER_BIT);
 8006864:	4b1d      	ldr	r3, [pc, #116]	; (80068dc <HAL_FLASHEx_Erase+0xdc>)
 8006866:	691b      	ldr	r3, [r3, #16]
 8006868:	4a1c      	ldr	r2, [pc, #112]	; (80068dc <HAL_FLASHEx_Erase+0xdc>)
 800686a:	f023 0304 	bic.w	r3, r3, #4
 800686e:	6113      	str	r3, [r2, #16]
 8006870:	e028      	b.n	80068c4 <HAL_FLASHEx_Erase+0xc4>
    {
      /* Check the parameters */
      assert_param(IS_FLASH_NBSECTORS(pEraseInit->NbSectors + pEraseInit->Sector));

      /* Erase by sector by sector to be done*/
      for(index = pEraseInit->Sector; index < (pEraseInit->NbSectors + pEraseInit->Sector); index++)
 8006872:	687b      	ldr	r3, [r7, #4]
 8006874:	689b      	ldr	r3, [r3, #8]
 8006876:	60bb      	str	r3, [r7, #8]
 8006878:	e01c      	b.n	80068b4 <HAL_FLASHEx_Erase+0xb4>
      {
        FLASH_Erase_Sector(index, (uint8_t) pEraseInit->VoltageRange);
 800687a:	687b      	ldr	r3, [r7, #4]
 800687c:	691b      	ldr	r3, [r3, #16]
 800687e:	b2db      	uxtb	r3, r3
 8006880:	4619      	mov	r1, r3
 8006882:	68b8      	ldr	r0, [r7, #8]
 8006884:	f000 f850 	bl	8006928 <FLASH_Erase_Sector>

        /* Wait for last operation to be completed */
        status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8006888:	f24c 3050 	movw	r0, #50000	; 0xc350
 800688c:	f7ff fe7a 	bl	8006584 <FLASH_WaitForLastOperation>
 8006890:	4603      	mov	r3, r0
 8006892:	73fb      	strb	r3, [r7, #15]
        
        /* If the erase operation is completed, disable the SER and SNB Bits */
        CLEAR_BIT(FLASH->CR, (FLASH_CR_SER | FLASH_CR_SNB));
 8006894:	4b11      	ldr	r3, [pc, #68]	; (80068dc <HAL_FLASHEx_Erase+0xdc>)
 8006896:	691b      	ldr	r3, [r3, #16]
 8006898:	4a10      	ldr	r2, [pc, #64]	; (80068dc <HAL_FLASHEx_Erase+0xdc>)
 800689a:	f023 03fa 	bic.w	r3, r3, #250	; 0xfa
 800689e:	6113      	str	r3, [r2, #16]

        if(status != HAL_OK) 
 80068a0:	7bfb      	ldrb	r3, [r7, #15]
 80068a2:	2b00      	cmp	r3, #0
 80068a4:	d003      	beq.n	80068ae <HAL_FLASHEx_Erase+0xae>
        {
          /* In case of error, stop erase procedure and return the faulty sector*/
          *SectorError = index;
 80068a6:	683b      	ldr	r3, [r7, #0]
 80068a8:	68ba      	ldr	r2, [r7, #8]
 80068aa:	601a      	str	r2, [r3, #0]
          break;
 80068ac:	e00a      	b.n	80068c4 <HAL_FLASHEx_Erase+0xc4>
      for(index = pEraseInit->Sector; index < (pEraseInit->NbSectors + pEraseInit->Sector); index++)
 80068ae:	68bb      	ldr	r3, [r7, #8]
 80068b0:	3301      	adds	r3, #1
 80068b2:	60bb      	str	r3, [r7, #8]
 80068b4:	687b      	ldr	r3, [r7, #4]
 80068b6:	68da      	ldr	r2, [r3, #12]
 80068b8:	687b      	ldr	r3, [r7, #4]
 80068ba:	689b      	ldr	r3, [r3, #8]
 80068bc:	4413      	add	r3, r2
 80068be:	68ba      	ldr	r2, [r7, #8]
 80068c0:	429a      	cmp	r2, r3
 80068c2:	d3da      	bcc.n	800687a <HAL_FLASHEx_Erase+0x7a>
        }
      }
    }
    /* Flush the caches to be sure of the data consistency */
    FLASH_FlushCaches();    
 80068c4:	f000 f878 	bl	80069b8 <FLASH_FlushCaches>
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 80068c8:	4b03      	ldr	r3, [pc, #12]	; (80068d8 <HAL_FLASHEx_Erase+0xd8>)
 80068ca:	2200      	movs	r2, #0
 80068cc:	761a      	strb	r2, [r3, #24]

  return status;
 80068ce:	7bfb      	ldrb	r3, [r7, #15]
}
 80068d0:	4618      	mov	r0, r3
 80068d2:	3710      	adds	r7, #16
 80068d4:	46bd      	mov	sp, r7
 80068d6:	bd80      	pop	{r7, pc}
 80068d8:	200005d8 	.word	0x200005d8
 80068dc:	40023c00 	.word	0x40023c00

080068e0 <FLASH_MassErase>:
  *            @arg FLASH_BANK_1: Bank1 to be erased
  *
  * @retval None
  */
static void FLASH_MassErase(uint8_t VoltageRange, uint32_t Banks)
{
 80068e0:	b480      	push	{r7}
 80068e2:	b083      	sub	sp, #12
 80068e4:	af00      	add	r7, sp, #0
 80068e6:	4603      	mov	r3, r0
 80068e8:	6039      	str	r1, [r7, #0]
 80068ea:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_VOLTAGERANGE(VoltageRange));
  assert_param(IS_FLASH_BANK(Banks));
  
  /* If the previous operation is completed, proceed to erase all sectors */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 80068ec:	4b0d      	ldr	r3, [pc, #52]	; (8006924 <FLASH_MassErase+0x44>)
 80068ee:	691b      	ldr	r3, [r3, #16]
 80068f0:	4a0c      	ldr	r2, [pc, #48]	; (8006924 <FLASH_MassErase+0x44>)
 80068f2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80068f6:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_MER;
 80068f8:	4b0a      	ldr	r3, [pc, #40]	; (8006924 <FLASH_MassErase+0x44>)
 80068fa:	691b      	ldr	r3, [r3, #16]
 80068fc:	4a09      	ldr	r2, [pc, #36]	; (8006924 <FLASH_MassErase+0x44>)
 80068fe:	f043 0304 	orr.w	r3, r3, #4
 8006902:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_STRT | ((uint32_t)VoltageRange <<8U);
 8006904:	4b07      	ldr	r3, [pc, #28]	; (8006924 <FLASH_MassErase+0x44>)
 8006906:	691a      	ldr	r2, [r3, #16]
 8006908:	79fb      	ldrb	r3, [r7, #7]
 800690a:	021b      	lsls	r3, r3, #8
 800690c:	4313      	orrs	r3, r2
 800690e:	4a05      	ldr	r2, [pc, #20]	; (8006924 <FLASH_MassErase+0x44>)
 8006910:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8006914:	6113      	str	r3, [r2, #16]
}
 8006916:	bf00      	nop
 8006918:	370c      	adds	r7, #12
 800691a:	46bd      	mov	sp, r7
 800691c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006920:	4770      	bx	lr
 8006922:	bf00      	nop
 8006924:	40023c00 	.word	0x40023c00

08006928 <FLASH_Erase_Sector>:
  *                                  the operation will be done by double word (64-bit)
  * 
  * @retval None
  */
void FLASH_Erase_Sector(uint32_t Sector, uint8_t VoltageRange)
{
 8006928:	b480      	push	{r7}
 800692a:	b085      	sub	sp, #20
 800692c:	af00      	add	r7, sp, #0
 800692e:	6078      	str	r0, [r7, #4]
 8006930:	460b      	mov	r3, r1
 8006932:	70fb      	strb	r3, [r7, #3]
  uint32_t tmp_psize = 0U;
 8006934:	2300      	movs	r3, #0
 8006936:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_FLASH_SECTOR(Sector));
  assert_param(IS_VOLTAGERANGE(VoltageRange));
  
  if(VoltageRange == FLASH_VOLTAGE_RANGE_1)
 8006938:	78fb      	ldrb	r3, [r7, #3]
 800693a:	2b00      	cmp	r3, #0
 800693c:	d102      	bne.n	8006944 <FLASH_Erase_Sector+0x1c>
  {
     tmp_psize = FLASH_PSIZE_BYTE;
 800693e:	2300      	movs	r3, #0
 8006940:	60fb      	str	r3, [r7, #12]
 8006942:	e010      	b.n	8006966 <FLASH_Erase_Sector+0x3e>
  }
  else if(VoltageRange == FLASH_VOLTAGE_RANGE_2)
 8006944:	78fb      	ldrb	r3, [r7, #3]
 8006946:	2b01      	cmp	r3, #1
 8006948:	d103      	bne.n	8006952 <FLASH_Erase_Sector+0x2a>
  {
    tmp_psize = FLASH_PSIZE_HALF_WORD;
 800694a:	f44f 7380 	mov.w	r3, #256	; 0x100
 800694e:	60fb      	str	r3, [r7, #12]
 8006950:	e009      	b.n	8006966 <FLASH_Erase_Sector+0x3e>
  }
  else if(VoltageRange == FLASH_VOLTAGE_RANGE_3)
 8006952:	78fb      	ldrb	r3, [r7, #3]
 8006954:	2b02      	cmp	r3, #2
 8006956:	d103      	bne.n	8006960 <FLASH_Erase_Sector+0x38>
  {
    tmp_psize = FLASH_PSIZE_WORD;
 8006958:	f44f 7300 	mov.w	r3, #512	; 0x200
 800695c:	60fb      	str	r3, [r7, #12]
 800695e:	e002      	b.n	8006966 <FLASH_Erase_Sector+0x3e>
  }
  else
  {
    tmp_psize = FLASH_PSIZE_DOUBLE_WORD;
 8006960:	f44f 7340 	mov.w	r3, #768	; 0x300
 8006964:	60fb      	str	r3, [r7, #12]
  }

  /* If the previous operation is completed, proceed to erase the sector */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8006966:	4b13      	ldr	r3, [pc, #76]	; (80069b4 <FLASH_Erase_Sector+0x8c>)
 8006968:	691b      	ldr	r3, [r3, #16]
 800696a:	4a12      	ldr	r2, [pc, #72]	; (80069b4 <FLASH_Erase_Sector+0x8c>)
 800696c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006970:	6113      	str	r3, [r2, #16]
  FLASH->CR |= tmp_psize;
 8006972:	4b10      	ldr	r3, [pc, #64]	; (80069b4 <FLASH_Erase_Sector+0x8c>)
 8006974:	691a      	ldr	r2, [r3, #16]
 8006976:	490f      	ldr	r1, [pc, #60]	; (80069b4 <FLASH_Erase_Sector+0x8c>)
 8006978:	68fb      	ldr	r3, [r7, #12]
 800697a:	4313      	orrs	r3, r2
 800697c:	610b      	str	r3, [r1, #16]
  CLEAR_BIT(FLASH->CR, FLASH_CR_SNB);
 800697e:	4b0d      	ldr	r3, [pc, #52]	; (80069b4 <FLASH_Erase_Sector+0x8c>)
 8006980:	691b      	ldr	r3, [r3, #16]
 8006982:	4a0c      	ldr	r2, [pc, #48]	; (80069b4 <FLASH_Erase_Sector+0x8c>)
 8006984:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 8006988:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_SER | (Sector << FLASH_CR_SNB_Pos);
 800698a:	4b0a      	ldr	r3, [pc, #40]	; (80069b4 <FLASH_Erase_Sector+0x8c>)
 800698c:	691a      	ldr	r2, [r3, #16]
 800698e:	687b      	ldr	r3, [r7, #4]
 8006990:	00db      	lsls	r3, r3, #3
 8006992:	4313      	orrs	r3, r2
 8006994:	4a07      	ldr	r2, [pc, #28]	; (80069b4 <FLASH_Erase_Sector+0x8c>)
 8006996:	f043 0302 	orr.w	r3, r3, #2
 800699a:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_STRT;
 800699c:	4b05      	ldr	r3, [pc, #20]	; (80069b4 <FLASH_Erase_Sector+0x8c>)
 800699e:	691b      	ldr	r3, [r3, #16]
 80069a0:	4a04      	ldr	r2, [pc, #16]	; (80069b4 <FLASH_Erase_Sector+0x8c>)
 80069a2:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80069a6:	6113      	str	r3, [r2, #16]
}
 80069a8:	bf00      	nop
 80069aa:	3714      	adds	r7, #20
 80069ac:	46bd      	mov	sp, r7
 80069ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069b2:	4770      	bx	lr
 80069b4:	40023c00 	.word	0x40023c00

080069b8 <FLASH_FlushCaches>:
/**
  * @brief  Flush the instruction and data caches
  * @retval None
  */
void FLASH_FlushCaches(void)
{
 80069b8:	b480      	push	{r7}
 80069ba:	af00      	add	r7, sp, #0
  /* Flush instruction cache  */
  if(READ_BIT(FLASH->ACR, FLASH_ACR_ICEN)!= RESET)
 80069bc:	4b20      	ldr	r3, [pc, #128]	; (8006a40 <FLASH_FlushCaches+0x88>)
 80069be:	681b      	ldr	r3, [r3, #0]
 80069c0:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80069c4:	2b00      	cmp	r3, #0
 80069c6:	d017      	beq.n	80069f8 <FLASH_FlushCaches+0x40>
  {
    /* Disable instruction cache  */
    __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
 80069c8:	4b1d      	ldr	r3, [pc, #116]	; (8006a40 <FLASH_FlushCaches+0x88>)
 80069ca:	681b      	ldr	r3, [r3, #0]
 80069cc:	4a1c      	ldr	r2, [pc, #112]	; (8006a40 <FLASH_FlushCaches+0x88>)
 80069ce:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80069d2:	6013      	str	r3, [r2, #0]
    /* Reset instruction cache */
    __HAL_FLASH_INSTRUCTION_CACHE_RESET();
 80069d4:	4b1a      	ldr	r3, [pc, #104]	; (8006a40 <FLASH_FlushCaches+0x88>)
 80069d6:	681b      	ldr	r3, [r3, #0]
 80069d8:	4a19      	ldr	r2, [pc, #100]	; (8006a40 <FLASH_FlushCaches+0x88>)
 80069da:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 80069de:	6013      	str	r3, [r2, #0]
 80069e0:	4b17      	ldr	r3, [pc, #92]	; (8006a40 <FLASH_FlushCaches+0x88>)
 80069e2:	681b      	ldr	r3, [r3, #0]
 80069e4:	4a16      	ldr	r2, [pc, #88]	; (8006a40 <FLASH_FlushCaches+0x88>)
 80069e6:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80069ea:	6013      	str	r3, [r2, #0]
    /* Enable instruction cache */
    __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80069ec:	4b14      	ldr	r3, [pc, #80]	; (8006a40 <FLASH_FlushCaches+0x88>)
 80069ee:	681b      	ldr	r3, [r3, #0]
 80069f0:	4a13      	ldr	r2, [pc, #76]	; (8006a40 <FLASH_FlushCaches+0x88>)
 80069f2:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80069f6:	6013      	str	r3, [r2, #0]
  }
  
  /* Flush data cache */
  if(READ_BIT(FLASH->ACR, FLASH_ACR_DCEN) != RESET)
 80069f8:	4b11      	ldr	r3, [pc, #68]	; (8006a40 <FLASH_FlushCaches+0x88>)
 80069fa:	681b      	ldr	r3, [r3, #0]
 80069fc:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006a00:	2b00      	cmp	r3, #0
 8006a02:	d017      	beq.n	8006a34 <FLASH_FlushCaches+0x7c>
  {
    /* Disable data cache  */
    __HAL_FLASH_DATA_CACHE_DISABLE();
 8006a04:	4b0e      	ldr	r3, [pc, #56]	; (8006a40 <FLASH_FlushCaches+0x88>)
 8006a06:	681b      	ldr	r3, [r3, #0]
 8006a08:	4a0d      	ldr	r2, [pc, #52]	; (8006a40 <FLASH_FlushCaches+0x88>)
 8006a0a:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8006a0e:	6013      	str	r3, [r2, #0]
    /* Reset data cache */
    __HAL_FLASH_DATA_CACHE_RESET();
 8006a10:	4b0b      	ldr	r3, [pc, #44]	; (8006a40 <FLASH_FlushCaches+0x88>)
 8006a12:	681b      	ldr	r3, [r3, #0]
 8006a14:	4a0a      	ldr	r2, [pc, #40]	; (8006a40 <FLASH_FlushCaches+0x88>)
 8006a16:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8006a1a:	6013      	str	r3, [r2, #0]
 8006a1c:	4b08      	ldr	r3, [pc, #32]	; (8006a40 <FLASH_FlushCaches+0x88>)
 8006a1e:	681b      	ldr	r3, [r3, #0]
 8006a20:	4a07      	ldr	r2, [pc, #28]	; (8006a40 <FLASH_FlushCaches+0x88>)
 8006a22:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8006a26:	6013      	str	r3, [r2, #0]
    /* Enable data cache */
    __HAL_FLASH_DATA_CACHE_ENABLE();
 8006a28:	4b05      	ldr	r3, [pc, #20]	; (8006a40 <FLASH_FlushCaches+0x88>)
 8006a2a:	681b      	ldr	r3, [r3, #0]
 8006a2c:	4a04      	ldr	r2, [pc, #16]	; (8006a40 <FLASH_FlushCaches+0x88>)
 8006a2e:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8006a32:	6013      	str	r3, [r2, #0]
  }
}
 8006a34:	bf00      	nop
 8006a36:	46bd      	mov	sp, r7
 8006a38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a3c:	4770      	bx	lr
 8006a3e:	bf00      	nop
 8006a40:	40023c00 	.word	0x40023c00

08006a44 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8006a44:	b480      	push	{r7}
 8006a46:	b089      	sub	sp, #36	; 0x24
 8006a48:	af00      	add	r7, sp, #0
 8006a4a:	6078      	str	r0, [r7, #4]
 8006a4c:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8006a4e:	2300      	movs	r3, #0
 8006a50:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8006a52:	2300      	movs	r3, #0
 8006a54:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8006a56:	2300      	movs	r3, #0
 8006a58:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8006a5a:	2300      	movs	r3, #0
 8006a5c:	61fb      	str	r3, [r7, #28]
 8006a5e:	e159      	b.n	8006d14 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8006a60:	2201      	movs	r2, #1
 8006a62:	69fb      	ldr	r3, [r7, #28]
 8006a64:	fa02 f303 	lsl.w	r3, r2, r3
 8006a68:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8006a6a:	683b      	ldr	r3, [r7, #0]
 8006a6c:	681b      	ldr	r3, [r3, #0]
 8006a6e:	697a      	ldr	r2, [r7, #20]
 8006a70:	4013      	ands	r3, r2
 8006a72:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8006a74:	693a      	ldr	r2, [r7, #16]
 8006a76:	697b      	ldr	r3, [r7, #20]
 8006a78:	429a      	cmp	r2, r3
 8006a7a:	f040 8148 	bne.w	8006d0e <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8006a7e:	683b      	ldr	r3, [r7, #0]
 8006a80:	685b      	ldr	r3, [r3, #4]
 8006a82:	2b01      	cmp	r3, #1
 8006a84:	d00b      	beq.n	8006a9e <HAL_GPIO_Init+0x5a>
 8006a86:	683b      	ldr	r3, [r7, #0]
 8006a88:	685b      	ldr	r3, [r3, #4]
 8006a8a:	2b02      	cmp	r3, #2
 8006a8c:	d007      	beq.n	8006a9e <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8006a8e:	683b      	ldr	r3, [r7, #0]
 8006a90:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8006a92:	2b11      	cmp	r3, #17
 8006a94:	d003      	beq.n	8006a9e <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8006a96:	683b      	ldr	r3, [r7, #0]
 8006a98:	685b      	ldr	r3, [r3, #4]
 8006a9a:	2b12      	cmp	r3, #18
 8006a9c:	d130      	bne.n	8006b00 <HAL_GPIO_Init+0xbc>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8006a9e:	687b      	ldr	r3, [r7, #4]
 8006aa0:	689b      	ldr	r3, [r3, #8]
 8006aa2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8006aa4:	69fb      	ldr	r3, [r7, #28]
 8006aa6:	005b      	lsls	r3, r3, #1
 8006aa8:	2203      	movs	r2, #3
 8006aaa:	fa02 f303 	lsl.w	r3, r2, r3
 8006aae:	43db      	mvns	r3, r3
 8006ab0:	69ba      	ldr	r2, [r7, #24]
 8006ab2:	4013      	ands	r3, r2
 8006ab4:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8006ab6:	683b      	ldr	r3, [r7, #0]
 8006ab8:	68da      	ldr	r2, [r3, #12]
 8006aba:	69fb      	ldr	r3, [r7, #28]
 8006abc:	005b      	lsls	r3, r3, #1
 8006abe:	fa02 f303 	lsl.w	r3, r2, r3
 8006ac2:	69ba      	ldr	r2, [r7, #24]
 8006ac4:	4313      	orrs	r3, r2
 8006ac6:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8006ac8:	687b      	ldr	r3, [r7, #4]
 8006aca:	69ba      	ldr	r2, [r7, #24]
 8006acc:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8006ace:	687b      	ldr	r3, [r7, #4]
 8006ad0:	685b      	ldr	r3, [r3, #4]
 8006ad2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8006ad4:	2201      	movs	r2, #1
 8006ad6:	69fb      	ldr	r3, [r7, #28]
 8006ad8:	fa02 f303 	lsl.w	r3, r2, r3
 8006adc:	43db      	mvns	r3, r3
 8006ade:	69ba      	ldr	r2, [r7, #24]
 8006ae0:	4013      	ands	r3, r2
 8006ae2:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8006ae4:	683b      	ldr	r3, [r7, #0]
 8006ae6:	685b      	ldr	r3, [r3, #4]
 8006ae8:	091b      	lsrs	r3, r3, #4
 8006aea:	f003 0201 	and.w	r2, r3, #1
 8006aee:	69fb      	ldr	r3, [r7, #28]
 8006af0:	fa02 f303 	lsl.w	r3, r2, r3
 8006af4:	69ba      	ldr	r2, [r7, #24]
 8006af6:	4313      	orrs	r3, r2
 8006af8:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8006afa:	687b      	ldr	r3, [r7, #4]
 8006afc:	69ba      	ldr	r2, [r7, #24]
 8006afe:	605a      	str	r2, [r3, #4]
       }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8006b00:	687b      	ldr	r3, [r7, #4]
 8006b02:	68db      	ldr	r3, [r3, #12]
 8006b04:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8006b06:	69fb      	ldr	r3, [r7, #28]
 8006b08:	005b      	lsls	r3, r3, #1
 8006b0a:	2203      	movs	r2, #3
 8006b0c:	fa02 f303 	lsl.w	r3, r2, r3
 8006b10:	43db      	mvns	r3, r3
 8006b12:	69ba      	ldr	r2, [r7, #24]
 8006b14:	4013      	ands	r3, r2
 8006b16:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8006b18:	683b      	ldr	r3, [r7, #0]
 8006b1a:	689a      	ldr	r2, [r3, #8]
 8006b1c:	69fb      	ldr	r3, [r7, #28]
 8006b1e:	005b      	lsls	r3, r3, #1
 8006b20:	fa02 f303 	lsl.w	r3, r2, r3
 8006b24:	69ba      	ldr	r2, [r7, #24]
 8006b26:	4313      	orrs	r3, r2
 8006b28:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8006b2a:	687b      	ldr	r3, [r7, #4]
 8006b2c:	69ba      	ldr	r2, [r7, #24]
 8006b2e:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8006b30:	683b      	ldr	r3, [r7, #0]
 8006b32:	685b      	ldr	r3, [r3, #4]
 8006b34:	2b02      	cmp	r3, #2
 8006b36:	d003      	beq.n	8006b40 <HAL_GPIO_Init+0xfc>
 8006b38:	683b      	ldr	r3, [r7, #0]
 8006b3a:	685b      	ldr	r3, [r3, #4]
 8006b3c:	2b12      	cmp	r3, #18
 8006b3e:	d123      	bne.n	8006b88 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8006b40:	69fb      	ldr	r3, [r7, #28]
 8006b42:	08da      	lsrs	r2, r3, #3
 8006b44:	687b      	ldr	r3, [r7, #4]
 8006b46:	3208      	adds	r2, #8
 8006b48:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006b4c:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8006b4e:	69fb      	ldr	r3, [r7, #28]
 8006b50:	f003 0307 	and.w	r3, r3, #7
 8006b54:	009b      	lsls	r3, r3, #2
 8006b56:	220f      	movs	r2, #15
 8006b58:	fa02 f303 	lsl.w	r3, r2, r3
 8006b5c:	43db      	mvns	r3, r3
 8006b5e:	69ba      	ldr	r2, [r7, #24]
 8006b60:	4013      	ands	r3, r2
 8006b62:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8006b64:	683b      	ldr	r3, [r7, #0]
 8006b66:	691a      	ldr	r2, [r3, #16]
 8006b68:	69fb      	ldr	r3, [r7, #28]
 8006b6a:	f003 0307 	and.w	r3, r3, #7
 8006b6e:	009b      	lsls	r3, r3, #2
 8006b70:	fa02 f303 	lsl.w	r3, r2, r3
 8006b74:	69ba      	ldr	r2, [r7, #24]
 8006b76:	4313      	orrs	r3, r2
 8006b78:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8006b7a:	69fb      	ldr	r3, [r7, #28]
 8006b7c:	08da      	lsrs	r2, r3, #3
 8006b7e:	687b      	ldr	r3, [r7, #4]
 8006b80:	3208      	adds	r2, #8
 8006b82:	69b9      	ldr	r1, [r7, #24]
 8006b84:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8006b88:	687b      	ldr	r3, [r7, #4]
 8006b8a:	681b      	ldr	r3, [r3, #0]
 8006b8c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8006b8e:	69fb      	ldr	r3, [r7, #28]
 8006b90:	005b      	lsls	r3, r3, #1
 8006b92:	2203      	movs	r2, #3
 8006b94:	fa02 f303 	lsl.w	r3, r2, r3
 8006b98:	43db      	mvns	r3, r3
 8006b9a:	69ba      	ldr	r2, [r7, #24]
 8006b9c:	4013      	ands	r3, r2
 8006b9e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8006ba0:	683b      	ldr	r3, [r7, #0]
 8006ba2:	685b      	ldr	r3, [r3, #4]
 8006ba4:	f003 0203 	and.w	r2, r3, #3
 8006ba8:	69fb      	ldr	r3, [r7, #28]
 8006baa:	005b      	lsls	r3, r3, #1
 8006bac:	fa02 f303 	lsl.w	r3, r2, r3
 8006bb0:	69ba      	ldr	r2, [r7, #24]
 8006bb2:	4313      	orrs	r3, r2
 8006bb4:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8006bb6:	687b      	ldr	r3, [r7, #4]
 8006bb8:	69ba      	ldr	r2, [r7, #24]
 8006bba:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8006bbc:	683b      	ldr	r3, [r7, #0]
 8006bbe:	685b      	ldr	r3, [r3, #4]
 8006bc0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006bc4:	2b00      	cmp	r3, #0
 8006bc6:	f000 80a2 	beq.w	8006d0e <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8006bca:	2300      	movs	r3, #0
 8006bcc:	60fb      	str	r3, [r7, #12]
 8006bce:	4b56      	ldr	r3, [pc, #344]	; (8006d28 <HAL_GPIO_Init+0x2e4>)
 8006bd0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006bd2:	4a55      	ldr	r2, [pc, #340]	; (8006d28 <HAL_GPIO_Init+0x2e4>)
 8006bd4:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8006bd8:	6453      	str	r3, [r2, #68]	; 0x44
 8006bda:	4b53      	ldr	r3, [pc, #332]	; (8006d28 <HAL_GPIO_Init+0x2e4>)
 8006bdc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006bde:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8006be2:	60fb      	str	r3, [r7, #12]
 8006be4:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8006be6:	4a51      	ldr	r2, [pc, #324]	; (8006d2c <HAL_GPIO_Init+0x2e8>)
 8006be8:	69fb      	ldr	r3, [r7, #28]
 8006bea:	089b      	lsrs	r3, r3, #2
 8006bec:	3302      	adds	r3, #2
 8006bee:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006bf2:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8006bf4:	69fb      	ldr	r3, [r7, #28]
 8006bf6:	f003 0303 	and.w	r3, r3, #3
 8006bfa:	009b      	lsls	r3, r3, #2
 8006bfc:	220f      	movs	r2, #15
 8006bfe:	fa02 f303 	lsl.w	r3, r2, r3
 8006c02:	43db      	mvns	r3, r3
 8006c04:	69ba      	ldr	r2, [r7, #24]
 8006c06:	4013      	ands	r3, r2
 8006c08:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8006c0a:	687b      	ldr	r3, [r7, #4]
 8006c0c:	4a48      	ldr	r2, [pc, #288]	; (8006d30 <HAL_GPIO_Init+0x2ec>)
 8006c0e:	4293      	cmp	r3, r2
 8006c10:	d019      	beq.n	8006c46 <HAL_GPIO_Init+0x202>
 8006c12:	687b      	ldr	r3, [r7, #4]
 8006c14:	4a47      	ldr	r2, [pc, #284]	; (8006d34 <HAL_GPIO_Init+0x2f0>)
 8006c16:	4293      	cmp	r3, r2
 8006c18:	d013      	beq.n	8006c42 <HAL_GPIO_Init+0x1fe>
 8006c1a:	687b      	ldr	r3, [r7, #4]
 8006c1c:	4a46      	ldr	r2, [pc, #280]	; (8006d38 <HAL_GPIO_Init+0x2f4>)
 8006c1e:	4293      	cmp	r3, r2
 8006c20:	d00d      	beq.n	8006c3e <HAL_GPIO_Init+0x1fa>
 8006c22:	687b      	ldr	r3, [r7, #4]
 8006c24:	4a45      	ldr	r2, [pc, #276]	; (8006d3c <HAL_GPIO_Init+0x2f8>)
 8006c26:	4293      	cmp	r3, r2
 8006c28:	d007      	beq.n	8006c3a <HAL_GPIO_Init+0x1f6>
 8006c2a:	687b      	ldr	r3, [r7, #4]
 8006c2c:	4a44      	ldr	r2, [pc, #272]	; (8006d40 <HAL_GPIO_Init+0x2fc>)
 8006c2e:	4293      	cmp	r3, r2
 8006c30:	d101      	bne.n	8006c36 <HAL_GPIO_Init+0x1f2>
 8006c32:	2304      	movs	r3, #4
 8006c34:	e008      	b.n	8006c48 <HAL_GPIO_Init+0x204>
 8006c36:	2307      	movs	r3, #7
 8006c38:	e006      	b.n	8006c48 <HAL_GPIO_Init+0x204>
 8006c3a:	2303      	movs	r3, #3
 8006c3c:	e004      	b.n	8006c48 <HAL_GPIO_Init+0x204>
 8006c3e:	2302      	movs	r3, #2
 8006c40:	e002      	b.n	8006c48 <HAL_GPIO_Init+0x204>
 8006c42:	2301      	movs	r3, #1
 8006c44:	e000      	b.n	8006c48 <HAL_GPIO_Init+0x204>
 8006c46:	2300      	movs	r3, #0
 8006c48:	69fa      	ldr	r2, [r7, #28]
 8006c4a:	f002 0203 	and.w	r2, r2, #3
 8006c4e:	0092      	lsls	r2, r2, #2
 8006c50:	4093      	lsls	r3, r2
 8006c52:	69ba      	ldr	r2, [r7, #24]
 8006c54:	4313      	orrs	r3, r2
 8006c56:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8006c58:	4934      	ldr	r1, [pc, #208]	; (8006d2c <HAL_GPIO_Init+0x2e8>)
 8006c5a:	69fb      	ldr	r3, [r7, #28]
 8006c5c:	089b      	lsrs	r3, r3, #2
 8006c5e:	3302      	adds	r3, #2
 8006c60:	69ba      	ldr	r2, [r7, #24]
 8006c62:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8006c66:	4b37      	ldr	r3, [pc, #220]	; (8006d44 <HAL_GPIO_Init+0x300>)
 8006c68:	681b      	ldr	r3, [r3, #0]
 8006c6a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8006c6c:	693b      	ldr	r3, [r7, #16]
 8006c6e:	43db      	mvns	r3, r3
 8006c70:	69ba      	ldr	r2, [r7, #24]
 8006c72:	4013      	ands	r3, r2
 8006c74:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8006c76:	683b      	ldr	r3, [r7, #0]
 8006c78:	685b      	ldr	r3, [r3, #4]
 8006c7a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8006c7e:	2b00      	cmp	r3, #0
 8006c80:	d003      	beq.n	8006c8a <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 8006c82:	69ba      	ldr	r2, [r7, #24]
 8006c84:	693b      	ldr	r3, [r7, #16]
 8006c86:	4313      	orrs	r3, r2
 8006c88:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8006c8a:	4a2e      	ldr	r2, [pc, #184]	; (8006d44 <HAL_GPIO_Init+0x300>)
 8006c8c:	69bb      	ldr	r3, [r7, #24]
 8006c8e:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8006c90:	4b2c      	ldr	r3, [pc, #176]	; (8006d44 <HAL_GPIO_Init+0x300>)
 8006c92:	685b      	ldr	r3, [r3, #4]
 8006c94:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8006c96:	693b      	ldr	r3, [r7, #16]
 8006c98:	43db      	mvns	r3, r3
 8006c9a:	69ba      	ldr	r2, [r7, #24]
 8006c9c:	4013      	ands	r3, r2
 8006c9e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8006ca0:	683b      	ldr	r3, [r7, #0]
 8006ca2:	685b      	ldr	r3, [r3, #4]
 8006ca4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006ca8:	2b00      	cmp	r3, #0
 8006caa:	d003      	beq.n	8006cb4 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8006cac:	69ba      	ldr	r2, [r7, #24]
 8006cae:	693b      	ldr	r3, [r7, #16]
 8006cb0:	4313      	orrs	r3, r2
 8006cb2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8006cb4:	4a23      	ldr	r2, [pc, #140]	; (8006d44 <HAL_GPIO_Init+0x300>)
 8006cb6:	69bb      	ldr	r3, [r7, #24]
 8006cb8:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8006cba:	4b22      	ldr	r3, [pc, #136]	; (8006d44 <HAL_GPIO_Init+0x300>)
 8006cbc:	689b      	ldr	r3, [r3, #8]
 8006cbe:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8006cc0:	693b      	ldr	r3, [r7, #16]
 8006cc2:	43db      	mvns	r3, r3
 8006cc4:	69ba      	ldr	r2, [r7, #24]
 8006cc6:	4013      	ands	r3, r2
 8006cc8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8006cca:	683b      	ldr	r3, [r7, #0]
 8006ccc:	685b      	ldr	r3, [r3, #4]
 8006cce:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8006cd2:	2b00      	cmp	r3, #0
 8006cd4:	d003      	beq.n	8006cde <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 8006cd6:	69ba      	ldr	r2, [r7, #24]
 8006cd8:	693b      	ldr	r3, [r7, #16]
 8006cda:	4313      	orrs	r3, r2
 8006cdc:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8006cde:	4a19      	ldr	r2, [pc, #100]	; (8006d44 <HAL_GPIO_Init+0x300>)
 8006ce0:	69bb      	ldr	r3, [r7, #24]
 8006ce2:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8006ce4:	4b17      	ldr	r3, [pc, #92]	; (8006d44 <HAL_GPIO_Init+0x300>)
 8006ce6:	68db      	ldr	r3, [r3, #12]
 8006ce8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8006cea:	693b      	ldr	r3, [r7, #16]
 8006cec:	43db      	mvns	r3, r3
 8006cee:	69ba      	ldr	r2, [r7, #24]
 8006cf0:	4013      	ands	r3, r2
 8006cf2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8006cf4:	683b      	ldr	r3, [r7, #0]
 8006cf6:	685b      	ldr	r3, [r3, #4]
 8006cf8:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8006cfc:	2b00      	cmp	r3, #0
 8006cfe:	d003      	beq.n	8006d08 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8006d00:	69ba      	ldr	r2, [r7, #24]
 8006d02:	693b      	ldr	r3, [r7, #16]
 8006d04:	4313      	orrs	r3, r2
 8006d06:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8006d08:	4a0e      	ldr	r2, [pc, #56]	; (8006d44 <HAL_GPIO_Init+0x300>)
 8006d0a:	69bb      	ldr	r3, [r7, #24]
 8006d0c:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8006d0e:	69fb      	ldr	r3, [r7, #28]
 8006d10:	3301      	adds	r3, #1
 8006d12:	61fb      	str	r3, [r7, #28]
 8006d14:	69fb      	ldr	r3, [r7, #28]
 8006d16:	2b0f      	cmp	r3, #15
 8006d18:	f67f aea2 	bls.w	8006a60 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8006d1c:	bf00      	nop
 8006d1e:	3724      	adds	r7, #36	; 0x24
 8006d20:	46bd      	mov	sp, r7
 8006d22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d26:	4770      	bx	lr
 8006d28:	40023800 	.word	0x40023800
 8006d2c:	40013800 	.word	0x40013800
 8006d30:	40020000 	.word	0x40020000
 8006d34:	40020400 	.word	0x40020400
 8006d38:	40020800 	.word	0x40020800
 8006d3c:	40020c00 	.word	0x40020c00
 8006d40:	40021000 	.word	0x40021000
 8006d44:	40013c00 	.word	0x40013c00

08006d48 <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin specifies the port bit to be written.
  *          This parameter can be one of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 8006d48:	b480      	push	{r7}
 8006d4a:	b087      	sub	sp, #28
 8006d4c:	af00      	add	r7, sp, #0
 8006d4e:	6078      	str	r0, [r7, #4]
 8006d50:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8006d52:	2300      	movs	r3, #0
 8006d54:	613b      	str	r3, [r7, #16]
  uint32_t iocurrent = 0x00U;
 8006d56:	2300      	movs	r3, #0
 8006d58:	60fb      	str	r3, [r7, #12]
  uint32_t tmp = 0x00U;
 8006d5a:	2300      	movs	r3, #0
 8006d5c:	60bb      	str	r3, [r7, #8]

  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  
  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8006d5e:	2300      	movs	r3, #0
 8006d60:	617b      	str	r3, [r7, #20]
 8006d62:	e0bb      	b.n	8006edc <HAL_GPIO_DeInit+0x194>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8006d64:	2201      	movs	r2, #1
 8006d66:	697b      	ldr	r3, [r7, #20]
 8006d68:	fa02 f303 	lsl.w	r3, r2, r3
 8006d6c:	613b      	str	r3, [r7, #16]
    /* Get the current IO position */
    iocurrent = (GPIO_Pin) & ioposition;
 8006d6e:	683a      	ldr	r2, [r7, #0]
 8006d70:	693b      	ldr	r3, [r7, #16]
 8006d72:	4013      	ands	r3, r2
 8006d74:	60fb      	str	r3, [r7, #12]

    if(iocurrent == ioposition)
 8006d76:	68fa      	ldr	r2, [r7, #12]
 8006d78:	693b      	ldr	r3, [r7, #16]
 8006d7a:	429a      	cmp	r2, r3
 8006d7c:	f040 80ab 	bne.w	8006ed6 <HAL_GPIO_DeInit+0x18e>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      tmp = SYSCFG->EXTICR[position >> 2U];
 8006d80:	4a5b      	ldr	r2, [pc, #364]	; (8006ef0 <HAL_GPIO_DeInit+0x1a8>)
 8006d82:	697b      	ldr	r3, [r7, #20]
 8006d84:	089b      	lsrs	r3, r3, #2
 8006d86:	3302      	adds	r3, #2
 8006d88:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006d8c:	60bb      	str	r3, [r7, #8]
      tmp &= (0x0FU << (4U * (position & 0x03U)));
 8006d8e:	697b      	ldr	r3, [r7, #20]
 8006d90:	f003 0303 	and.w	r3, r3, #3
 8006d94:	009b      	lsls	r3, r3, #2
 8006d96:	220f      	movs	r2, #15
 8006d98:	fa02 f303 	lsl.w	r3, r2, r3
 8006d9c:	68ba      	ldr	r2, [r7, #8]
 8006d9e:	4013      	ands	r3, r2
 8006da0:	60bb      	str	r3, [r7, #8]
      if(tmp == ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U))))
 8006da2:	687b      	ldr	r3, [r7, #4]
 8006da4:	4a53      	ldr	r2, [pc, #332]	; (8006ef4 <HAL_GPIO_DeInit+0x1ac>)
 8006da6:	4293      	cmp	r3, r2
 8006da8:	d019      	beq.n	8006dde <HAL_GPIO_DeInit+0x96>
 8006daa:	687b      	ldr	r3, [r7, #4]
 8006dac:	4a52      	ldr	r2, [pc, #328]	; (8006ef8 <HAL_GPIO_DeInit+0x1b0>)
 8006dae:	4293      	cmp	r3, r2
 8006db0:	d013      	beq.n	8006dda <HAL_GPIO_DeInit+0x92>
 8006db2:	687b      	ldr	r3, [r7, #4]
 8006db4:	4a51      	ldr	r2, [pc, #324]	; (8006efc <HAL_GPIO_DeInit+0x1b4>)
 8006db6:	4293      	cmp	r3, r2
 8006db8:	d00d      	beq.n	8006dd6 <HAL_GPIO_DeInit+0x8e>
 8006dba:	687b      	ldr	r3, [r7, #4]
 8006dbc:	4a50      	ldr	r2, [pc, #320]	; (8006f00 <HAL_GPIO_DeInit+0x1b8>)
 8006dbe:	4293      	cmp	r3, r2
 8006dc0:	d007      	beq.n	8006dd2 <HAL_GPIO_DeInit+0x8a>
 8006dc2:	687b      	ldr	r3, [r7, #4]
 8006dc4:	4a4f      	ldr	r2, [pc, #316]	; (8006f04 <HAL_GPIO_DeInit+0x1bc>)
 8006dc6:	4293      	cmp	r3, r2
 8006dc8:	d101      	bne.n	8006dce <HAL_GPIO_DeInit+0x86>
 8006dca:	2304      	movs	r3, #4
 8006dcc:	e008      	b.n	8006de0 <HAL_GPIO_DeInit+0x98>
 8006dce:	2307      	movs	r3, #7
 8006dd0:	e006      	b.n	8006de0 <HAL_GPIO_DeInit+0x98>
 8006dd2:	2303      	movs	r3, #3
 8006dd4:	e004      	b.n	8006de0 <HAL_GPIO_DeInit+0x98>
 8006dd6:	2302      	movs	r3, #2
 8006dd8:	e002      	b.n	8006de0 <HAL_GPIO_DeInit+0x98>
 8006dda:	2301      	movs	r3, #1
 8006ddc:	e000      	b.n	8006de0 <HAL_GPIO_DeInit+0x98>
 8006dde:	2300      	movs	r3, #0
 8006de0:	697a      	ldr	r2, [r7, #20]
 8006de2:	f002 0203 	and.w	r2, r2, #3
 8006de6:	0092      	lsls	r2, r2, #2
 8006de8:	4093      	lsls	r3, r2
 8006dea:	68ba      	ldr	r2, [r7, #8]
 8006dec:	429a      	cmp	r2, r3
 8006dee:	d132      	bne.n	8006e56 <HAL_GPIO_DeInit+0x10e>
      {
        /* Clear EXTI line configuration */
        EXTI->IMR &= ~((uint32_t)iocurrent);
 8006df0:	4b45      	ldr	r3, [pc, #276]	; (8006f08 <HAL_GPIO_DeInit+0x1c0>)
 8006df2:	681a      	ldr	r2, [r3, #0]
 8006df4:	68fb      	ldr	r3, [r7, #12]
 8006df6:	43db      	mvns	r3, r3
 8006df8:	4943      	ldr	r1, [pc, #268]	; (8006f08 <HAL_GPIO_DeInit+0x1c0>)
 8006dfa:	4013      	ands	r3, r2
 8006dfc:	600b      	str	r3, [r1, #0]
        EXTI->EMR &= ~((uint32_t)iocurrent);
 8006dfe:	4b42      	ldr	r3, [pc, #264]	; (8006f08 <HAL_GPIO_DeInit+0x1c0>)
 8006e00:	685a      	ldr	r2, [r3, #4]
 8006e02:	68fb      	ldr	r3, [r7, #12]
 8006e04:	43db      	mvns	r3, r3
 8006e06:	4940      	ldr	r1, [pc, #256]	; (8006f08 <HAL_GPIO_DeInit+0x1c0>)
 8006e08:	4013      	ands	r3, r2
 8006e0a:	604b      	str	r3, [r1, #4]
        
        /* Clear Rising Falling edge configuration */
        EXTI->RTSR &= ~((uint32_t)iocurrent);
 8006e0c:	4b3e      	ldr	r3, [pc, #248]	; (8006f08 <HAL_GPIO_DeInit+0x1c0>)
 8006e0e:	689a      	ldr	r2, [r3, #8]
 8006e10:	68fb      	ldr	r3, [r7, #12]
 8006e12:	43db      	mvns	r3, r3
 8006e14:	493c      	ldr	r1, [pc, #240]	; (8006f08 <HAL_GPIO_DeInit+0x1c0>)
 8006e16:	4013      	ands	r3, r2
 8006e18:	608b      	str	r3, [r1, #8]
        EXTI->FTSR &= ~((uint32_t)iocurrent);
 8006e1a:	4b3b      	ldr	r3, [pc, #236]	; (8006f08 <HAL_GPIO_DeInit+0x1c0>)
 8006e1c:	68da      	ldr	r2, [r3, #12]
 8006e1e:	68fb      	ldr	r3, [r7, #12]
 8006e20:	43db      	mvns	r3, r3
 8006e22:	4939      	ldr	r1, [pc, #228]	; (8006f08 <HAL_GPIO_DeInit+0x1c0>)
 8006e24:	4013      	ands	r3, r2
 8006e26:	60cb      	str	r3, [r1, #12]

        /* Configure the External Interrupt or event for the current IO */
        tmp = 0x0FU << (4U * (position & 0x03U));
 8006e28:	697b      	ldr	r3, [r7, #20]
 8006e2a:	f003 0303 	and.w	r3, r3, #3
 8006e2e:	009b      	lsls	r3, r3, #2
 8006e30:	220f      	movs	r2, #15
 8006e32:	fa02 f303 	lsl.w	r3, r2, r3
 8006e36:	60bb      	str	r3, [r7, #8]
        SYSCFG->EXTICR[position >> 2U] &= ~tmp;
 8006e38:	4a2d      	ldr	r2, [pc, #180]	; (8006ef0 <HAL_GPIO_DeInit+0x1a8>)
 8006e3a:	697b      	ldr	r3, [r7, #20]
 8006e3c:	089b      	lsrs	r3, r3, #2
 8006e3e:	3302      	adds	r3, #2
 8006e40:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 8006e44:	68bb      	ldr	r3, [r7, #8]
 8006e46:	43da      	mvns	r2, r3
 8006e48:	4829      	ldr	r0, [pc, #164]	; (8006ef0 <HAL_GPIO_DeInit+0x1a8>)
 8006e4a:	697b      	ldr	r3, [r7, #20]
 8006e4c:	089b      	lsrs	r3, r3, #2
 8006e4e:	400a      	ands	r2, r1
 8006e50:	3302      	adds	r3, #2
 8006e52:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
      }

      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO Direction in Input Floating Mode */
      GPIOx->MODER &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8006e56:	687b      	ldr	r3, [r7, #4]
 8006e58:	681a      	ldr	r2, [r3, #0]
 8006e5a:	697b      	ldr	r3, [r7, #20]
 8006e5c:	005b      	lsls	r3, r3, #1
 8006e5e:	2103      	movs	r1, #3
 8006e60:	fa01 f303 	lsl.w	r3, r1, r3
 8006e64:	43db      	mvns	r3, r3
 8006e66:	401a      	ands	r2, r3
 8006e68:	687b      	ldr	r3, [r7, #4]
 8006e6a:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3U] &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8006e6c:	697b      	ldr	r3, [r7, #20]
 8006e6e:	08da      	lsrs	r2, r3, #3
 8006e70:	687b      	ldr	r3, [r7, #4]
 8006e72:	3208      	adds	r2, #8
 8006e74:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8006e78:	697b      	ldr	r3, [r7, #20]
 8006e7a:	f003 0307 	and.w	r3, r3, #7
 8006e7e:	009b      	lsls	r3, r3, #2
 8006e80:	220f      	movs	r2, #15
 8006e82:	fa02 f303 	lsl.w	r3, r2, r3
 8006e86:	43db      	mvns	r3, r3
 8006e88:	697a      	ldr	r2, [r7, #20]
 8006e8a:	08d2      	lsrs	r2, r2, #3
 8006e8c:	4019      	ands	r1, r3
 8006e8e:	687b      	ldr	r3, [r7, #4]
 8006e90:	3208      	adds	r2, #8
 8006e92:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8006e96:	687b      	ldr	r3, [r7, #4]
 8006e98:	68da      	ldr	r2, [r3, #12]
 8006e9a:	697b      	ldr	r3, [r7, #20]
 8006e9c:	005b      	lsls	r3, r3, #1
 8006e9e:	2103      	movs	r1, #3
 8006ea0:	fa01 f303 	lsl.w	r3, r1, r3
 8006ea4:	43db      	mvns	r3, r3
 8006ea6:	401a      	ands	r2, r3
 8006ea8:	687b      	ldr	r3, [r7, #4]
 8006eaa:	60da      	str	r2, [r3, #12]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT_0 << position) ;
 8006eac:	687b      	ldr	r3, [r7, #4]
 8006eae:	685a      	ldr	r2, [r3, #4]
 8006eb0:	2101      	movs	r1, #1
 8006eb2:	697b      	ldr	r3, [r7, #20]
 8006eb4:	fa01 f303 	lsl.w	r3, r1, r3
 8006eb8:	43db      	mvns	r3, r3
 8006eba:	401a      	ands	r2, r3
 8006ebc:	687b      	ldr	r3, [r7, #4]
 8006ebe:	605a      	str	r2, [r3, #4]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8006ec0:	687b      	ldr	r3, [r7, #4]
 8006ec2:	689a      	ldr	r2, [r3, #8]
 8006ec4:	697b      	ldr	r3, [r7, #20]
 8006ec6:	005b      	lsls	r3, r3, #1
 8006ec8:	2103      	movs	r1, #3
 8006eca:	fa01 f303 	lsl.w	r3, r1, r3
 8006ece:	43db      	mvns	r3, r3
 8006ed0:	401a      	ands	r2, r3
 8006ed2:	687b      	ldr	r3, [r7, #4]
 8006ed4:	609a      	str	r2, [r3, #8]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8006ed6:	697b      	ldr	r3, [r7, #20]
 8006ed8:	3301      	adds	r3, #1
 8006eda:	617b      	str	r3, [r7, #20]
 8006edc:	697b      	ldr	r3, [r7, #20]
 8006ede:	2b0f      	cmp	r3, #15
 8006ee0:	f67f af40 	bls.w	8006d64 <HAL_GPIO_DeInit+0x1c>
    }
  }
}
 8006ee4:	bf00      	nop
 8006ee6:	371c      	adds	r7, #28
 8006ee8:	46bd      	mov	sp, r7
 8006eea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006eee:	4770      	bx	lr
 8006ef0:	40013800 	.word	0x40013800
 8006ef4:	40020000 	.word	0x40020000
 8006ef8:	40020400 	.word	0x40020400
 8006efc:	40020800 	.word	0x40020800
 8006f00:	40020c00 	.word	0x40020c00
 8006f04:	40021000 	.word	0x40021000
 8006f08:	40013c00 	.word	0x40013c00

08006f0c <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8006f0c:	b480      	push	{r7}
 8006f0e:	b085      	sub	sp, #20
 8006f10:	af00      	add	r7, sp, #0
 8006f12:	6078      	str	r0, [r7, #4]
 8006f14:	460b      	mov	r3, r1
 8006f16:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8006f18:	687b      	ldr	r3, [r7, #4]
 8006f1a:	691a      	ldr	r2, [r3, #16]
 8006f1c:	887b      	ldrh	r3, [r7, #2]
 8006f1e:	4013      	ands	r3, r2
 8006f20:	2b00      	cmp	r3, #0
 8006f22:	d002      	beq.n	8006f2a <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8006f24:	2301      	movs	r3, #1
 8006f26:	73fb      	strb	r3, [r7, #15]
 8006f28:	e001      	b.n	8006f2e <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8006f2a:	2300      	movs	r3, #0
 8006f2c:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8006f2e:	7bfb      	ldrb	r3, [r7, #15]
}
 8006f30:	4618      	mov	r0, r3
 8006f32:	3714      	adds	r7, #20
 8006f34:	46bd      	mov	sp, r7
 8006f36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f3a:	4770      	bx	lr

08006f3c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8006f3c:	b480      	push	{r7}
 8006f3e:	b083      	sub	sp, #12
 8006f40:	af00      	add	r7, sp, #0
 8006f42:	6078      	str	r0, [r7, #4]
 8006f44:	460b      	mov	r3, r1
 8006f46:	807b      	strh	r3, [r7, #2]
 8006f48:	4613      	mov	r3, r2
 8006f4a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8006f4c:	787b      	ldrb	r3, [r7, #1]
 8006f4e:	2b00      	cmp	r3, #0
 8006f50:	d003      	beq.n	8006f5a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8006f52:	887a      	ldrh	r2, [r7, #2]
 8006f54:	687b      	ldr	r3, [r7, #4]
 8006f56:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8006f58:	e003      	b.n	8006f62 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8006f5a:	887b      	ldrh	r3, [r7, #2]
 8006f5c:	041a      	lsls	r2, r3, #16
 8006f5e:	687b      	ldr	r3, [r7, #4]
 8006f60:	619a      	str	r2, [r3, #24]
}
 8006f62:	bf00      	nop
 8006f64:	370c      	adds	r7, #12
 8006f66:	46bd      	mov	sp, r7
 8006f68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f6c:	4770      	bx	lr
	...

08006f70 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8006f70:	b580      	push	{r7, lr}
 8006f72:	b084      	sub	sp, #16
 8006f74:	af00      	add	r7, sp, #0
 8006f76:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8006f78:	687b      	ldr	r3, [r7, #4]
 8006f7a:	2b00      	cmp	r3, #0
 8006f7c:	d101      	bne.n	8006f82 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8006f7e:	2301      	movs	r3, #1
 8006f80:	e11f      	b.n	80071c2 <HAL_I2C_Init+0x252>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8006f82:	687b      	ldr	r3, [r7, #4]
 8006f84:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006f88:	b2db      	uxtb	r3, r3
 8006f8a:	2b00      	cmp	r3, #0
 8006f8c:	d106      	bne.n	8006f9c <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8006f8e:	687b      	ldr	r3, [r7, #4]
 8006f90:	2200      	movs	r2, #0
 8006f92:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8006f96:	6878      	ldr	r0, [r7, #4]
 8006f98:	f7fa fdd8 	bl	8001b4c <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8006f9c:	687b      	ldr	r3, [r7, #4]
 8006f9e:	2224      	movs	r2, #36	; 0x24
 8006fa0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8006fa4:	687b      	ldr	r3, [r7, #4]
 8006fa6:	681b      	ldr	r3, [r3, #0]
 8006fa8:	681a      	ldr	r2, [r3, #0]
 8006faa:	687b      	ldr	r3, [r7, #4]
 8006fac:	681b      	ldr	r3, [r3, #0]
 8006fae:	f022 0201 	bic.w	r2, r2, #1
 8006fb2:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8006fb4:	687b      	ldr	r3, [r7, #4]
 8006fb6:	681b      	ldr	r3, [r3, #0]
 8006fb8:	681a      	ldr	r2, [r3, #0]
 8006fba:	687b      	ldr	r3, [r7, #4]
 8006fbc:	681b      	ldr	r3, [r3, #0]
 8006fbe:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8006fc2:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8006fc4:	687b      	ldr	r3, [r7, #4]
 8006fc6:	681b      	ldr	r3, [r3, #0]
 8006fc8:	681a      	ldr	r2, [r3, #0]
 8006fca:	687b      	ldr	r3, [r7, #4]
 8006fcc:	681b      	ldr	r3, [r3, #0]
 8006fce:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8006fd2:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8006fd4:	f001 fd84 	bl	8008ae0 <HAL_RCC_GetPCLK1Freq>
 8006fd8:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8006fda:	687b      	ldr	r3, [r7, #4]
 8006fdc:	685b      	ldr	r3, [r3, #4]
 8006fde:	4a7b      	ldr	r2, [pc, #492]	; (80071cc <HAL_I2C_Init+0x25c>)
 8006fe0:	4293      	cmp	r3, r2
 8006fe2:	d807      	bhi.n	8006ff4 <HAL_I2C_Init+0x84>
 8006fe4:	68fb      	ldr	r3, [r7, #12]
 8006fe6:	4a7a      	ldr	r2, [pc, #488]	; (80071d0 <HAL_I2C_Init+0x260>)
 8006fe8:	4293      	cmp	r3, r2
 8006fea:	bf94      	ite	ls
 8006fec:	2301      	movls	r3, #1
 8006fee:	2300      	movhi	r3, #0
 8006ff0:	b2db      	uxtb	r3, r3
 8006ff2:	e006      	b.n	8007002 <HAL_I2C_Init+0x92>
 8006ff4:	68fb      	ldr	r3, [r7, #12]
 8006ff6:	4a77      	ldr	r2, [pc, #476]	; (80071d4 <HAL_I2C_Init+0x264>)
 8006ff8:	4293      	cmp	r3, r2
 8006ffa:	bf94      	ite	ls
 8006ffc:	2301      	movls	r3, #1
 8006ffe:	2300      	movhi	r3, #0
 8007000:	b2db      	uxtb	r3, r3
 8007002:	2b00      	cmp	r3, #0
 8007004:	d001      	beq.n	800700a <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8007006:	2301      	movs	r3, #1
 8007008:	e0db      	b.n	80071c2 <HAL_I2C_Init+0x252>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 800700a:	68fb      	ldr	r3, [r7, #12]
 800700c:	4a72      	ldr	r2, [pc, #456]	; (80071d8 <HAL_I2C_Init+0x268>)
 800700e:	fba2 2303 	umull	r2, r3, r2, r3
 8007012:	0c9b      	lsrs	r3, r3, #18
 8007014:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8007016:	687b      	ldr	r3, [r7, #4]
 8007018:	681b      	ldr	r3, [r3, #0]
 800701a:	685b      	ldr	r3, [r3, #4]
 800701c:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8007020:	687b      	ldr	r3, [r7, #4]
 8007022:	681b      	ldr	r3, [r3, #0]
 8007024:	68ba      	ldr	r2, [r7, #8]
 8007026:	430a      	orrs	r2, r1
 8007028:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 800702a:	687b      	ldr	r3, [r7, #4]
 800702c:	681b      	ldr	r3, [r3, #0]
 800702e:	6a1b      	ldr	r3, [r3, #32]
 8007030:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8007034:	687b      	ldr	r3, [r7, #4]
 8007036:	685b      	ldr	r3, [r3, #4]
 8007038:	4a64      	ldr	r2, [pc, #400]	; (80071cc <HAL_I2C_Init+0x25c>)
 800703a:	4293      	cmp	r3, r2
 800703c:	d802      	bhi.n	8007044 <HAL_I2C_Init+0xd4>
 800703e:	68bb      	ldr	r3, [r7, #8]
 8007040:	3301      	adds	r3, #1
 8007042:	e009      	b.n	8007058 <HAL_I2C_Init+0xe8>
 8007044:	68bb      	ldr	r3, [r7, #8]
 8007046:	f44f 7296 	mov.w	r2, #300	; 0x12c
 800704a:	fb02 f303 	mul.w	r3, r2, r3
 800704e:	4a63      	ldr	r2, [pc, #396]	; (80071dc <HAL_I2C_Init+0x26c>)
 8007050:	fba2 2303 	umull	r2, r3, r2, r3
 8007054:	099b      	lsrs	r3, r3, #6
 8007056:	3301      	adds	r3, #1
 8007058:	687a      	ldr	r2, [r7, #4]
 800705a:	6812      	ldr	r2, [r2, #0]
 800705c:	430b      	orrs	r3, r1
 800705e:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8007060:	687b      	ldr	r3, [r7, #4]
 8007062:	681b      	ldr	r3, [r3, #0]
 8007064:	69db      	ldr	r3, [r3, #28]
 8007066:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 800706a:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 800706e:	687b      	ldr	r3, [r7, #4]
 8007070:	685b      	ldr	r3, [r3, #4]
 8007072:	4956      	ldr	r1, [pc, #344]	; (80071cc <HAL_I2C_Init+0x25c>)
 8007074:	428b      	cmp	r3, r1
 8007076:	d80d      	bhi.n	8007094 <HAL_I2C_Init+0x124>
 8007078:	68fb      	ldr	r3, [r7, #12]
 800707a:	1e59      	subs	r1, r3, #1
 800707c:	687b      	ldr	r3, [r7, #4]
 800707e:	685b      	ldr	r3, [r3, #4]
 8007080:	005b      	lsls	r3, r3, #1
 8007082:	fbb1 f3f3 	udiv	r3, r1, r3
 8007086:	3301      	adds	r3, #1
 8007088:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800708c:	2b04      	cmp	r3, #4
 800708e:	bf38      	it	cc
 8007090:	2304      	movcc	r3, #4
 8007092:	e04f      	b.n	8007134 <HAL_I2C_Init+0x1c4>
 8007094:	687b      	ldr	r3, [r7, #4]
 8007096:	689b      	ldr	r3, [r3, #8]
 8007098:	2b00      	cmp	r3, #0
 800709a:	d111      	bne.n	80070c0 <HAL_I2C_Init+0x150>
 800709c:	68fb      	ldr	r3, [r7, #12]
 800709e:	1e58      	subs	r0, r3, #1
 80070a0:	687b      	ldr	r3, [r7, #4]
 80070a2:	6859      	ldr	r1, [r3, #4]
 80070a4:	460b      	mov	r3, r1
 80070a6:	005b      	lsls	r3, r3, #1
 80070a8:	440b      	add	r3, r1
 80070aa:	fbb0 f3f3 	udiv	r3, r0, r3
 80070ae:	3301      	adds	r3, #1
 80070b0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80070b4:	2b00      	cmp	r3, #0
 80070b6:	bf0c      	ite	eq
 80070b8:	2301      	moveq	r3, #1
 80070ba:	2300      	movne	r3, #0
 80070bc:	b2db      	uxtb	r3, r3
 80070be:	e012      	b.n	80070e6 <HAL_I2C_Init+0x176>
 80070c0:	68fb      	ldr	r3, [r7, #12]
 80070c2:	1e58      	subs	r0, r3, #1
 80070c4:	687b      	ldr	r3, [r7, #4]
 80070c6:	6859      	ldr	r1, [r3, #4]
 80070c8:	460b      	mov	r3, r1
 80070ca:	009b      	lsls	r3, r3, #2
 80070cc:	440b      	add	r3, r1
 80070ce:	0099      	lsls	r1, r3, #2
 80070d0:	440b      	add	r3, r1
 80070d2:	fbb0 f3f3 	udiv	r3, r0, r3
 80070d6:	3301      	adds	r3, #1
 80070d8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80070dc:	2b00      	cmp	r3, #0
 80070de:	bf0c      	ite	eq
 80070e0:	2301      	moveq	r3, #1
 80070e2:	2300      	movne	r3, #0
 80070e4:	b2db      	uxtb	r3, r3
 80070e6:	2b00      	cmp	r3, #0
 80070e8:	d001      	beq.n	80070ee <HAL_I2C_Init+0x17e>
 80070ea:	2301      	movs	r3, #1
 80070ec:	e022      	b.n	8007134 <HAL_I2C_Init+0x1c4>
 80070ee:	687b      	ldr	r3, [r7, #4]
 80070f0:	689b      	ldr	r3, [r3, #8]
 80070f2:	2b00      	cmp	r3, #0
 80070f4:	d10e      	bne.n	8007114 <HAL_I2C_Init+0x1a4>
 80070f6:	68fb      	ldr	r3, [r7, #12]
 80070f8:	1e58      	subs	r0, r3, #1
 80070fa:	687b      	ldr	r3, [r7, #4]
 80070fc:	6859      	ldr	r1, [r3, #4]
 80070fe:	460b      	mov	r3, r1
 8007100:	005b      	lsls	r3, r3, #1
 8007102:	440b      	add	r3, r1
 8007104:	fbb0 f3f3 	udiv	r3, r0, r3
 8007108:	3301      	adds	r3, #1
 800710a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800710e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8007112:	e00f      	b.n	8007134 <HAL_I2C_Init+0x1c4>
 8007114:	68fb      	ldr	r3, [r7, #12]
 8007116:	1e58      	subs	r0, r3, #1
 8007118:	687b      	ldr	r3, [r7, #4]
 800711a:	6859      	ldr	r1, [r3, #4]
 800711c:	460b      	mov	r3, r1
 800711e:	009b      	lsls	r3, r3, #2
 8007120:	440b      	add	r3, r1
 8007122:	0099      	lsls	r1, r3, #2
 8007124:	440b      	add	r3, r1
 8007126:	fbb0 f3f3 	udiv	r3, r0, r3
 800712a:	3301      	adds	r3, #1
 800712c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8007130:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8007134:	6879      	ldr	r1, [r7, #4]
 8007136:	6809      	ldr	r1, [r1, #0]
 8007138:	4313      	orrs	r3, r2
 800713a:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 800713c:	687b      	ldr	r3, [r7, #4]
 800713e:	681b      	ldr	r3, [r3, #0]
 8007140:	681b      	ldr	r3, [r3, #0]
 8007142:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8007146:	687b      	ldr	r3, [r7, #4]
 8007148:	69da      	ldr	r2, [r3, #28]
 800714a:	687b      	ldr	r3, [r7, #4]
 800714c:	6a1b      	ldr	r3, [r3, #32]
 800714e:	431a      	orrs	r2, r3
 8007150:	687b      	ldr	r3, [r7, #4]
 8007152:	681b      	ldr	r3, [r3, #0]
 8007154:	430a      	orrs	r2, r1
 8007156:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8007158:	687b      	ldr	r3, [r7, #4]
 800715a:	681b      	ldr	r3, [r3, #0]
 800715c:	689b      	ldr	r3, [r3, #8]
 800715e:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8007162:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8007166:	687a      	ldr	r2, [r7, #4]
 8007168:	6911      	ldr	r1, [r2, #16]
 800716a:	687a      	ldr	r2, [r7, #4]
 800716c:	68d2      	ldr	r2, [r2, #12]
 800716e:	4311      	orrs	r1, r2
 8007170:	687a      	ldr	r2, [r7, #4]
 8007172:	6812      	ldr	r2, [r2, #0]
 8007174:	430b      	orrs	r3, r1
 8007176:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8007178:	687b      	ldr	r3, [r7, #4]
 800717a:	681b      	ldr	r3, [r3, #0]
 800717c:	68db      	ldr	r3, [r3, #12]
 800717e:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8007182:	687b      	ldr	r3, [r7, #4]
 8007184:	695a      	ldr	r2, [r3, #20]
 8007186:	687b      	ldr	r3, [r7, #4]
 8007188:	699b      	ldr	r3, [r3, #24]
 800718a:	431a      	orrs	r2, r3
 800718c:	687b      	ldr	r3, [r7, #4]
 800718e:	681b      	ldr	r3, [r3, #0]
 8007190:	430a      	orrs	r2, r1
 8007192:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8007194:	687b      	ldr	r3, [r7, #4]
 8007196:	681b      	ldr	r3, [r3, #0]
 8007198:	681a      	ldr	r2, [r3, #0]
 800719a:	687b      	ldr	r3, [r7, #4]
 800719c:	681b      	ldr	r3, [r3, #0]
 800719e:	f042 0201 	orr.w	r2, r2, #1
 80071a2:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80071a4:	687b      	ldr	r3, [r7, #4]
 80071a6:	2200      	movs	r2, #0
 80071a8:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 80071aa:	687b      	ldr	r3, [r7, #4]
 80071ac:	2220      	movs	r2, #32
 80071ae:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 80071b2:	687b      	ldr	r3, [r7, #4]
 80071b4:	2200      	movs	r2, #0
 80071b6:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80071b8:	687b      	ldr	r3, [r7, #4]
 80071ba:	2200      	movs	r2, #0
 80071bc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 80071c0:	2300      	movs	r3, #0
}
 80071c2:	4618      	mov	r0, r3
 80071c4:	3710      	adds	r7, #16
 80071c6:	46bd      	mov	sp, r7
 80071c8:	bd80      	pop	{r7, pc}
 80071ca:	bf00      	nop
 80071cc:	000186a0 	.word	0x000186a0
 80071d0:	001e847f 	.word	0x001e847f
 80071d4:	003d08ff 	.word	0x003d08ff
 80071d8:	431bde83 	.word	0x431bde83
 80071dc:	10624dd3 	.word	0x10624dd3

080071e0 <HAL_I2C_DeInit>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_DeInit(I2C_HandleTypeDef *hi2c)
{
 80071e0:	b580      	push	{r7, lr}
 80071e2:	b082      	sub	sp, #8
 80071e4:	af00      	add	r7, sp, #0
 80071e6:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80071e8:	687b      	ldr	r3, [r7, #4]
 80071ea:	2b00      	cmp	r3, #0
 80071ec:	d101      	bne.n	80071f2 <HAL_I2C_DeInit+0x12>
  {
    return HAL_ERROR;
 80071ee:	2301      	movs	r3, #1
 80071f0:	e021      	b.n	8007236 <HAL_I2C_DeInit+0x56>
  }

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));

  hi2c->State = HAL_I2C_STATE_BUSY;
 80071f2:	687b      	ldr	r3, [r7, #4]
 80071f4:	2224      	movs	r2, #36	; 0x24
 80071f6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the I2C Peripheral Clock */
  __HAL_I2C_DISABLE(hi2c);
 80071fa:	687b      	ldr	r3, [r7, #4]
 80071fc:	681b      	ldr	r3, [r3, #0]
 80071fe:	681a      	ldr	r2, [r3, #0]
 8007200:	687b      	ldr	r3, [r7, #4]
 8007202:	681b      	ldr	r3, [r3, #0]
 8007204:	f022 0201 	bic.w	r2, r2, #1
 8007208:	601a      	str	r2, [r3, #0]

  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  hi2c->MspDeInitCallback(hi2c);
#else
  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  HAL_I2C_MspDeInit(hi2c);
 800720a:	6878      	ldr	r0, [r7, #4]
 800720c:	f7fa fd08 	bl	8001c20 <HAL_I2C_MspDeInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */

  hi2c->ErrorCode     = HAL_I2C_ERROR_NONE;
 8007210:	687b      	ldr	r3, [r7, #4]
 8007212:	2200      	movs	r2, #0
 8007214:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State         = HAL_I2C_STATE_RESET;
 8007216:	687b      	ldr	r3, [r7, #4]
 8007218:	2200      	movs	r2, #0
 800721a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 800721e:	687b      	ldr	r3, [r7, #4]
 8007220:	2200      	movs	r2, #0
 8007222:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode          = HAL_I2C_MODE_NONE;
 8007224:	687b      	ldr	r3, [r7, #4]
 8007226:	2200      	movs	r2, #0
 8007228:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Release Lock */
  __HAL_UNLOCK(hi2c);
 800722c:	687b      	ldr	r3, [r7, #4]
 800722e:	2200      	movs	r2, #0
 8007230:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8007234:	2300      	movs	r3, #0
}
 8007236:	4618      	mov	r0, r3
 8007238:	3708      	adds	r7, #8
 800723a:	46bd      	mov	sp, r7
 800723c:	bd80      	pop	{r7, pc}
	...

08007240 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8007240:	b580      	push	{r7, lr}
 8007242:	b088      	sub	sp, #32
 8007244:	af02      	add	r7, sp, #8
 8007246:	60f8      	str	r0, [r7, #12]
 8007248:	607a      	str	r2, [r7, #4]
 800724a:	461a      	mov	r2, r3
 800724c:	460b      	mov	r3, r1
 800724e:	817b      	strh	r3, [r7, #10]
 8007250:	4613      	mov	r3, r2
 8007252:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8007254:	f7fe f89c 	bl	8005390 <HAL_GetTick>
 8007258:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 800725a:	68fb      	ldr	r3, [r7, #12]
 800725c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007260:	b2db      	uxtb	r3, r3
 8007262:	2b20      	cmp	r3, #32
 8007264:	f040 80e0 	bne.w	8007428 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8007268:	697b      	ldr	r3, [r7, #20]
 800726a:	9300      	str	r3, [sp, #0]
 800726c:	2319      	movs	r3, #25
 800726e:	2201      	movs	r2, #1
 8007270:	4970      	ldr	r1, [pc, #448]	; (8007434 <HAL_I2C_Master_Transmit+0x1f4>)
 8007272:	68f8      	ldr	r0, [r7, #12]
 8007274:	f000 fe1c 	bl	8007eb0 <I2C_WaitOnFlagUntilTimeout>
 8007278:	4603      	mov	r3, r0
 800727a:	2b00      	cmp	r3, #0
 800727c:	d001      	beq.n	8007282 <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 800727e:	2302      	movs	r3, #2
 8007280:	e0d3      	b.n	800742a <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8007282:	68fb      	ldr	r3, [r7, #12]
 8007284:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007288:	2b01      	cmp	r3, #1
 800728a:	d101      	bne.n	8007290 <HAL_I2C_Master_Transmit+0x50>
 800728c:	2302      	movs	r3, #2
 800728e:	e0cc      	b.n	800742a <HAL_I2C_Master_Transmit+0x1ea>
 8007290:	68fb      	ldr	r3, [r7, #12]
 8007292:	2201      	movs	r2, #1
 8007294:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8007298:	68fb      	ldr	r3, [r7, #12]
 800729a:	681b      	ldr	r3, [r3, #0]
 800729c:	681b      	ldr	r3, [r3, #0]
 800729e:	f003 0301 	and.w	r3, r3, #1
 80072a2:	2b01      	cmp	r3, #1
 80072a4:	d007      	beq.n	80072b6 <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80072a6:	68fb      	ldr	r3, [r7, #12]
 80072a8:	681b      	ldr	r3, [r3, #0]
 80072aa:	681a      	ldr	r2, [r3, #0]
 80072ac:	68fb      	ldr	r3, [r7, #12]
 80072ae:	681b      	ldr	r3, [r3, #0]
 80072b0:	f042 0201 	orr.w	r2, r2, #1
 80072b4:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80072b6:	68fb      	ldr	r3, [r7, #12]
 80072b8:	681b      	ldr	r3, [r3, #0]
 80072ba:	681a      	ldr	r2, [r3, #0]
 80072bc:	68fb      	ldr	r3, [r7, #12]
 80072be:	681b      	ldr	r3, [r3, #0]
 80072c0:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80072c4:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 80072c6:	68fb      	ldr	r3, [r7, #12]
 80072c8:	2221      	movs	r2, #33	; 0x21
 80072ca:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 80072ce:	68fb      	ldr	r3, [r7, #12]
 80072d0:	2210      	movs	r2, #16
 80072d2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 80072d6:	68fb      	ldr	r3, [r7, #12]
 80072d8:	2200      	movs	r2, #0
 80072da:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80072dc:	68fb      	ldr	r3, [r7, #12]
 80072de:	687a      	ldr	r2, [r7, #4]
 80072e0:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 80072e2:	68fb      	ldr	r3, [r7, #12]
 80072e4:	893a      	ldrh	r2, [r7, #8]
 80072e6:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80072e8:	68fb      	ldr	r3, [r7, #12]
 80072ea:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80072ec:	b29a      	uxth	r2, r3
 80072ee:	68fb      	ldr	r3, [r7, #12]
 80072f0:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80072f2:	68fb      	ldr	r3, [r7, #12]
 80072f4:	4a50      	ldr	r2, [pc, #320]	; (8007438 <HAL_I2C_Master_Transmit+0x1f8>)
 80072f6:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 80072f8:	8979      	ldrh	r1, [r7, #10]
 80072fa:	697b      	ldr	r3, [r7, #20]
 80072fc:	6a3a      	ldr	r2, [r7, #32]
 80072fe:	68f8      	ldr	r0, [r7, #12]
 8007300:	f000 fbd6 	bl	8007ab0 <I2C_MasterRequestWrite>
 8007304:	4603      	mov	r3, r0
 8007306:	2b00      	cmp	r3, #0
 8007308:	d001      	beq.n	800730e <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 800730a:	2301      	movs	r3, #1
 800730c:	e08d      	b.n	800742a <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800730e:	2300      	movs	r3, #0
 8007310:	613b      	str	r3, [r7, #16]
 8007312:	68fb      	ldr	r3, [r7, #12]
 8007314:	681b      	ldr	r3, [r3, #0]
 8007316:	695b      	ldr	r3, [r3, #20]
 8007318:	613b      	str	r3, [r7, #16]
 800731a:	68fb      	ldr	r3, [r7, #12]
 800731c:	681b      	ldr	r3, [r3, #0]
 800731e:	699b      	ldr	r3, [r3, #24]
 8007320:	613b      	str	r3, [r7, #16]
 8007322:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 8007324:	e066      	b.n	80073f4 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8007326:	697a      	ldr	r2, [r7, #20]
 8007328:	6a39      	ldr	r1, [r7, #32]
 800732a:	68f8      	ldr	r0, [r7, #12]
 800732c:	f000 fe96 	bl	800805c <I2C_WaitOnTXEFlagUntilTimeout>
 8007330:	4603      	mov	r3, r0
 8007332:	2b00      	cmp	r3, #0
 8007334:	d00d      	beq.n	8007352 <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8007336:	68fb      	ldr	r3, [r7, #12]
 8007338:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800733a:	2b04      	cmp	r3, #4
 800733c:	d107      	bne.n	800734e <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800733e:	68fb      	ldr	r3, [r7, #12]
 8007340:	681b      	ldr	r3, [r3, #0]
 8007342:	681a      	ldr	r2, [r3, #0]
 8007344:	68fb      	ldr	r3, [r7, #12]
 8007346:	681b      	ldr	r3, [r3, #0]
 8007348:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800734c:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 800734e:	2301      	movs	r3, #1
 8007350:	e06b      	b.n	800742a <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8007352:	68fb      	ldr	r3, [r7, #12]
 8007354:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007356:	781a      	ldrb	r2, [r3, #0]
 8007358:	68fb      	ldr	r3, [r7, #12]
 800735a:	681b      	ldr	r3, [r3, #0]
 800735c:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800735e:	68fb      	ldr	r3, [r7, #12]
 8007360:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007362:	1c5a      	adds	r2, r3, #1
 8007364:	68fb      	ldr	r3, [r7, #12]
 8007366:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8007368:	68fb      	ldr	r3, [r7, #12]
 800736a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800736c:	b29b      	uxth	r3, r3
 800736e:	3b01      	subs	r3, #1
 8007370:	b29a      	uxth	r2, r3
 8007372:	68fb      	ldr	r3, [r7, #12]
 8007374:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8007376:	68fb      	ldr	r3, [r7, #12]
 8007378:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800737a:	3b01      	subs	r3, #1
 800737c:	b29a      	uxth	r2, r3
 800737e:	68fb      	ldr	r3, [r7, #12]
 8007380:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8007382:	68fb      	ldr	r3, [r7, #12]
 8007384:	681b      	ldr	r3, [r3, #0]
 8007386:	695b      	ldr	r3, [r3, #20]
 8007388:	f003 0304 	and.w	r3, r3, #4
 800738c:	2b04      	cmp	r3, #4
 800738e:	d11b      	bne.n	80073c8 <HAL_I2C_Master_Transmit+0x188>
 8007390:	68fb      	ldr	r3, [r7, #12]
 8007392:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007394:	2b00      	cmp	r3, #0
 8007396:	d017      	beq.n	80073c8 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8007398:	68fb      	ldr	r3, [r7, #12]
 800739a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800739c:	781a      	ldrb	r2, [r3, #0]
 800739e:	68fb      	ldr	r3, [r7, #12]
 80073a0:	681b      	ldr	r3, [r3, #0]
 80073a2:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80073a4:	68fb      	ldr	r3, [r7, #12]
 80073a6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80073a8:	1c5a      	adds	r2, r3, #1
 80073aa:	68fb      	ldr	r3, [r7, #12]
 80073ac:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferCount--;
 80073ae:	68fb      	ldr	r3, [r7, #12]
 80073b0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80073b2:	b29b      	uxth	r3, r3
 80073b4:	3b01      	subs	r3, #1
 80073b6:	b29a      	uxth	r2, r3
 80073b8:	68fb      	ldr	r3, [r7, #12]
 80073ba:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->XferSize--;
 80073bc:	68fb      	ldr	r3, [r7, #12]
 80073be:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80073c0:	3b01      	subs	r3, #1
 80073c2:	b29a      	uxth	r2, r3
 80073c4:	68fb      	ldr	r3, [r7, #12]
 80073c6:	851a      	strh	r2, [r3, #40]	; 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80073c8:	697a      	ldr	r2, [r7, #20]
 80073ca:	6a39      	ldr	r1, [r7, #32]
 80073cc:	68f8      	ldr	r0, [r7, #12]
 80073ce:	f000 fe86 	bl	80080de <I2C_WaitOnBTFFlagUntilTimeout>
 80073d2:	4603      	mov	r3, r0
 80073d4:	2b00      	cmp	r3, #0
 80073d6:	d00d      	beq.n	80073f4 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80073d8:	68fb      	ldr	r3, [r7, #12]
 80073da:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80073dc:	2b04      	cmp	r3, #4
 80073de:	d107      	bne.n	80073f0 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80073e0:	68fb      	ldr	r3, [r7, #12]
 80073e2:	681b      	ldr	r3, [r3, #0]
 80073e4:	681a      	ldr	r2, [r3, #0]
 80073e6:	68fb      	ldr	r3, [r7, #12]
 80073e8:	681b      	ldr	r3, [r3, #0]
 80073ea:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80073ee:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 80073f0:	2301      	movs	r3, #1
 80073f2:	e01a      	b.n	800742a <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 80073f4:	68fb      	ldr	r3, [r7, #12]
 80073f6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80073f8:	2b00      	cmp	r3, #0
 80073fa:	d194      	bne.n	8007326 <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80073fc:	68fb      	ldr	r3, [r7, #12]
 80073fe:	681b      	ldr	r3, [r3, #0]
 8007400:	681a      	ldr	r2, [r3, #0]
 8007402:	68fb      	ldr	r3, [r7, #12]
 8007404:	681b      	ldr	r3, [r3, #0]
 8007406:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800740a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800740c:	68fb      	ldr	r3, [r7, #12]
 800740e:	2220      	movs	r2, #32
 8007410:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8007414:	68fb      	ldr	r3, [r7, #12]
 8007416:	2200      	movs	r2, #0
 8007418:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800741c:	68fb      	ldr	r3, [r7, #12]
 800741e:	2200      	movs	r2, #0
 8007420:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8007424:	2300      	movs	r3, #0
 8007426:	e000      	b.n	800742a <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 8007428:	2302      	movs	r3, #2
  }
}
 800742a:	4618      	mov	r0, r3
 800742c:	3718      	adds	r7, #24
 800742e:	46bd      	mov	sp, r7
 8007430:	bd80      	pop	{r7, pc}
 8007432:	bf00      	nop
 8007434:	00100002 	.word	0x00100002
 8007438:	ffff0000 	.word	0xffff0000

0800743c <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800743c:	b580      	push	{r7, lr}
 800743e:	b088      	sub	sp, #32
 8007440:	af02      	add	r7, sp, #8
 8007442:	60f8      	str	r0, [r7, #12]
 8007444:	4608      	mov	r0, r1
 8007446:	4611      	mov	r1, r2
 8007448:	461a      	mov	r2, r3
 800744a:	4603      	mov	r3, r0
 800744c:	817b      	strh	r3, [r7, #10]
 800744e:	460b      	mov	r3, r1
 8007450:	813b      	strh	r3, [r7, #8]
 8007452:	4613      	mov	r3, r2
 8007454:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8007456:	f7fd ff9b 	bl	8005390 <HAL_GetTick>
 800745a:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800745c:	68fb      	ldr	r3, [r7, #12]
 800745e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007462:	b2db      	uxtb	r3, r3
 8007464:	2b20      	cmp	r3, #32
 8007466:	f040 80d9 	bne.w	800761c <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800746a:	697b      	ldr	r3, [r7, #20]
 800746c:	9300      	str	r3, [sp, #0]
 800746e:	2319      	movs	r3, #25
 8007470:	2201      	movs	r2, #1
 8007472:	496d      	ldr	r1, [pc, #436]	; (8007628 <HAL_I2C_Mem_Write+0x1ec>)
 8007474:	68f8      	ldr	r0, [r7, #12]
 8007476:	f000 fd1b 	bl	8007eb0 <I2C_WaitOnFlagUntilTimeout>
 800747a:	4603      	mov	r3, r0
 800747c:	2b00      	cmp	r3, #0
 800747e:	d001      	beq.n	8007484 <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 8007480:	2302      	movs	r3, #2
 8007482:	e0cc      	b.n	800761e <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8007484:	68fb      	ldr	r3, [r7, #12]
 8007486:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800748a:	2b01      	cmp	r3, #1
 800748c:	d101      	bne.n	8007492 <HAL_I2C_Mem_Write+0x56>
 800748e:	2302      	movs	r3, #2
 8007490:	e0c5      	b.n	800761e <HAL_I2C_Mem_Write+0x1e2>
 8007492:	68fb      	ldr	r3, [r7, #12]
 8007494:	2201      	movs	r2, #1
 8007496:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 800749a:	68fb      	ldr	r3, [r7, #12]
 800749c:	681b      	ldr	r3, [r3, #0]
 800749e:	681b      	ldr	r3, [r3, #0]
 80074a0:	f003 0301 	and.w	r3, r3, #1
 80074a4:	2b01      	cmp	r3, #1
 80074a6:	d007      	beq.n	80074b8 <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80074a8:	68fb      	ldr	r3, [r7, #12]
 80074aa:	681b      	ldr	r3, [r3, #0]
 80074ac:	681a      	ldr	r2, [r3, #0]
 80074ae:	68fb      	ldr	r3, [r7, #12]
 80074b0:	681b      	ldr	r3, [r3, #0]
 80074b2:	f042 0201 	orr.w	r2, r2, #1
 80074b6:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80074b8:	68fb      	ldr	r3, [r7, #12]
 80074ba:	681b      	ldr	r3, [r3, #0]
 80074bc:	681a      	ldr	r2, [r3, #0]
 80074be:	68fb      	ldr	r3, [r7, #12]
 80074c0:	681b      	ldr	r3, [r3, #0]
 80074c2:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80074c6:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 80074c8:	68fb      	ldr	r3, [r7, #12]
 80074ca:	2221      	movs	r2, #33	; 0x21
 80074cc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80074d0:	68fb      	ldr	r3, [r7, #12]
 80074d2:	2240      	movs	r2, #64	; 0x40
 80074d4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80074d8:	68fb      	ldr	r3, [r7, #12]
 80074da:	2200      	movs	r2, #0
 80074dc:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80074de:	68fb      	ldr	r3, [r7, #12]
 80074e0:	6a3a      	ldr	r2, [r7, #32]
 80074e2:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 80074e4:	68fb      	ldr	r3, [r7, #12]
 80074e6:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 80074e8:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80074ea:	68fb      	ldr	r3, [r7, #12]
 80074ec:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80074ee:	b29a      	uxth	r2, r3
 80074f0:	68fb      	ldr	r3, [r7, #12]
 80074f2:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80074f4:	68fb      	ldr	r3, [r7, #12]
 80074f6:	4a4d      	ldr	r2, [pc, #308]	; (800762c <HAL_I2C_Mem_Write+0x1f0>)
 80074f8:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80074fa:	88f8      	ldrh	r0, [r7, #6]
 80074fc:	893a      	ldrh	r2, [r7, #8]
 80074fe:	8979      	ldrh	r1, [r7, #10]
 8007500:	697b      	ldr	r3, [r7, #20]
 8007502:	9301      	str	r3, [sp, #4]
 8007504:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007506:	9300      	str	r3, [sp, #0]
 8007508:	4603      	mov	r3, r0
 800750a:	68f8      	ldr	r0, [r7, #12]
 800750c:	f000 fb52 	bl	8007bb4 <I2C_RequestMemoryWrite>
 8007510:	4603      	mov	r3, r0
 8007512:	2b00      	cmp	r3, #0
 8007514:	d052      	beq.n	80075bc <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 8007516:	2301      	movs	r3, #1
 8007518:	e081      	b.n	800761e <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800751a:	697a      	ldr	r2, [r7, #20]
 800751c:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800751e:	68f8      	ldr	r0, [r7, #12]
 8007520:	f000 fd9c 	bl	800805c <I2C_WaitOnTXEFlagUntilTimeout>
 8007524:	4603      	mov	r3, r0
 8007526:	2b00      	cmp	r3, #0
 8007528:	d00d      	beq.n	8007546 <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800752a:	68fb      	ldr	r3, [r7, #12]
 800752c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800752e:	2b04      	cmp	r3, #4
 8007530:	d107      	bne.n	8007542 <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007532:	68fb      	ldr	r3, [r7, #12]
 8007534:	681b      	ldr	r3, [r3, #0]
 8007536:	681a      	ldr	r2, [r3, #0]
 8007538:	68fb      	ldr	r3, [r7, #12]
 800753a:	681b      	ldr	r3, [r3, #0]
 800753c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8007540:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8007542:	2301      	movs	r3, #1
 8007544:	e06b      	b.n	800761e <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8007546:	68fb      	ldr	r3, [r7, #12]
 8007548:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800754a:	781a      	ldrb	r2, [r3, #0]
 800754c:	68fb      	ldr	r3, [r7, #12]
 800754e:	681b      	ldr	r3, [r3, #0]
 8007550:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8007552:	68fb      	ldr	r3, [r7, #12]
 8007554:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007556:	1c5a      	adds	r2, r3, #1
 8007558:	68fb      	ldr	r3, [r7, #12]
 800755a:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferSize--;
 800755c:	68fb      	ldr	r3, [r7, #12]
 800755e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007560:	3b01      	subs	r3, #1
 8007562:	b29a      	uxth	r2, r3
 8007564:	68fb      	ldr	r3, [r7, #12]
 8007566:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8007568:	68fb      	ldr	r3, [r7, #12]
 800756a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800756c:	b29b      	uxth	r3, r3
 800756e:	3b01      	subs	r3, #1
 8007570:	b29a      	uxth	r2, r3
 8007572:	68fb      	ldr	r3, [r7, #12]
 8007574:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8007576:	68fb      	ldr	r3, [r7, #12]
 8007578:	681b      	ldr	r3, [r3, #0]
 800757a:	695b      	ldr	r3, [r3, #20]
 800757c:	f003 0304 	and.w	r3, r3, #4
 8007580:	2b04      	cmp	r3, #4
 8007582:	d11b      	bne.n	80075bc <HAL_I2C_Mem_Write+0x180>
 8007584:	68fb      	ldr	r3, [r7, #12]
 8007586:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007588:	2b00      	cmp	r3, #0
 800758a:	d017      	beq.n	80075bc <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 800758c:	68fb      	ldr	r3, [r7, #12]
 800758e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007590:	781a      	ldrb	r2, [r3, #0]
 8007592:	68fb      	ldr	r3, [r7, #12]
 8007594:	681b      	ldr	r3, [r3, #0]
 8007596:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8007598:	68fb      	ldr	r3, [r7, #12]
 800759a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800759c:	1c5a      	adds	r2, r3, #1
 800759e:	68fb      	ldr	r3, [r7, #12]
 80075a0:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 80075a2:	68fb      	ldr	r3, [r7, #12]
 80075a4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80075a6:	3b01      	subs	r3, #1
 80075a8:	b29a      	uxth	r2, r3
 80075aa:	68fb      	ldr	r3, [r7, #12]
 80075ac:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 80075ae:	68fb      	ldr	r3, [r7, #12]
 80075b0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80075b2:	b29b      	uxth	r3, r3
 80075b4:	3b01      	subs	r3, #1
 80075b6:	b29a      	uxth	r2, r3
 80075b8:	68fb      	ldr	r3, [r7, #12]
 80075ba:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 80075bc:	68fb      	ldr	r3, [r7, #12]
 80075be:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80075c0:	2b00      	cmp	r3, #0
 80075c2:	d1aa      	bne.n	800751a <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80075c4:	697a      	ldr	r2, [r7, #20]
 80075c6:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80075c8:	68f8      	ldr	r0, [r7, #12]
 80075ca:	f000 fd88 	bl	80080de <I2C_WaitOnBTFFlagUntilTimeout>
 80075ce:	4603      	mov	r3, r0
 80075d0:	2b00      	cmp	r3, #0
 80075d2:	d00d      	beq.n	80075f0 <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80075d4:	68fb      	ldr	r3, [r7, #12]
 80075d6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80075d8:	2b04      	cmp	r3, #4
 80075da:	d107      	bne.n	80075ec <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80075dc:	68fb      	ldr	r3, [r7, #12]
 80075de:	681b      	ldr	r3, [r3, #0]
 80075e0:	681a      	ldr	r2, [r3, #0]
 80075e2:	68fb      	ldr	r3, [r7, #12]
 80075e4:	681b      	ldr	r3, [r3, #0]
 80075e6:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80075ea:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 80075ec:	2301      	movs	r3, #1
 80075ee:	e016      	b.n	800761e <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80075f0:	68fb      	ldr	r3, [r7, #12]
 80075f2:	681b      	ldr	r3, [r3, #0]
 80075f4:	681a      	ldr	r2, [r3, #0]
 80075f6:	68fb      	ldr	r3, [r7, #12]
 80075f8:	681b      	ldr	r3, [r3, #0]
 80075fa:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80075fe:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8007600:	68fb      	ldr	r3, [r7, #12]
 8007602:	2220      	movs	r2, #32
 8007604:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8007608:	68fb      	ldr	r3, [r7, #12]
 800760a:	2200      	movs	r2, #0
 800760c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8007610:	68fb      	ldr	r3, [r7, #12]
 8007612:	2200      	movs	r2, #0
 8007614:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8007618:	2300      	movs	r3, #0
 800761a:	e000      	b.n	800761e <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 800761c:	2302      	movs	r3, #2
  }
}
 800761e:	4618      	mov	r0, r3
 8007620:	3718      	adds	r7, #24
 8007622:	46bd      	mov	sp, r7
 8007624:	bd80      	pop	{r7, pc}
 8007626:	bf00      	nop
 8007628:	00100002 	.word	0x00100002
 800762c:	ffff0000 	.word	0xffff0000

08007630 <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8007630:	b580      	push	{r7, lr}
 8007632:	b08c      	sub	sp, #48	; 0x30
 8007634:	af02      	add	r7, sp, #8
 8007636:	60f8      	str	r0, [r7, #12]
 8007638:	4608      	mov	r0, r1
 800763a:	4611      	mov	r1, r2
 800763c:	461a      	mov	r2, r3
 800763e:	4603      	mov	r3, r0
 8007640:	817b      	strh	r3, [r7, #10]
 8007642:	460b      	mov	r3, r1
 8007644:	813b      	strh	r3, [r7, #8]
 8007646:	4613      	mov	r3, r2
 8007648:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 800764a:	f7fd fea1 	bl	8005390 <HAL_GetTick>
 800764e:	6278      	str	r0, [r7, #36]	; 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8007650:	68fb      	ldr	r3, [r7, #12]
 8007652:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007656:	b2db      	uxtb	r3, r3
 8007658:	2b20      	cmp	r3, #32
 800765a:	f040 8208 	bne.w	8007a6e <HAL_I2C_Mem_Read+0x43e>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800765e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007660:	9300      	str	r3, [sp, #0]
 8007662:	2319      	movs	r3, #25
 8007664:	2201      	movs	r2, #1
 8007666:	497b      	ldr	r1, [pc, #492]	; (8007854 <HAL_I2C_Mem_Read+0x224>)
 8007668:	68f8      	ldr	r0, [r7, #12]
 800766a:	f000 fc21 	bl	8007eb0 <I2C_WaitOnFlagUntilTimeout>
 800766e:	4603      	mov	r3, r0
 8007670:	2b00      	cmp	r3, #0
 8007672:	d001      	beq.n	8007678 <HAL_I2C_Mem_Read+0x48>
    {
      return HAL_BUSY;
 8007674:	2302      	movs	r3, #2
 8007676:	e1fb      	b.n	8007a70 <HAL_I2C_Mem_Read+0x440>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8007678:	68fb      	ldr	r3, [r7, #12]
 800767a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800767e:	2b01      	cmp	r3, #1
 8007680:	d101      	bne.n	8007686 <HAL_I2C_Mem_Read+0x56>
 8007682:	2302      	movs	r3, #2
 8007684:	e1f4      	b.n	8007a70 <HAL_I2C_Mem_Read+0x440>
 8007686:	68fb      	ldr	r3, [r7, #12]
 8007688:	2201      	movs	r2, #1
 800768a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 800768e:	68fb      	ldr	r3, [r7, #12]
 8007690:	681b      	ldr	r3, [r3, #0]
 8007692:	681b      	ldr	r3, [r3, #0]
 8007694:	f003 0301 	and.w	r3, r3, #1
 8007698:	2b01      	cmp	r3, #1
 800769a:	d007      	beq.n	80076ac <HAL_I2C_Mem_Read+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 800769c:	68fb      	ldr	r3, [r7, #12]
 800769e:	681b      	ldr	r3, [r3, #0]
 80076a0:	681a      	ldr	r2, [r3, #0]
 80076a2:	68fb      	ldr	r3, [r7, #12]
 80076a4:	681b      	ldr	r3, [r3, #0]
 80076a6:	f042 0201 	orr.w	r2, r2, #1
 80076aa:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80076ac:	68fb      	ldr	r3, [r7, #12]
 80076ae:	681b      	ldr	r3, [r3, #0]
 80076b0:	681a      	ldr	r2, [r3, #0]
 80076b2:	68fb      	ldr	r3, [r7, #12]
 80076b4:	681b      	ldr	r3, [r3, #0]
 80076b6:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80076ba:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 80076bc:	68fb      	ldr	r3, [r7, #12]
 80076be:	2222      	movs	r2, #34	; 0x22
 80076c0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80076c4:	68fb      	ldr	r3, [r7, #12]
 80076c6:	2240      	movs	r2, #64	; 0x40
 80076c8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80076cc:	68fb      	ldr	r3, [r7, #12]
 80076ce:	2200      	movs	r2, #0
 80076d0:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80076d2:	68fb      	ldr	r3, [r7, #12]
 80076d4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80076d6:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 80076d8:	68fb      	ldr	r3, [r7, #12]
 80076da:	8eba      	ldrh	r2, [r7, #52]	; 0x34
 80076dc:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80076de:	68fb      	ldr	r3, [r7, #12]
 80076e0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80076e2:	b29a      	uxth	r2, r3
 80076e4:	68fb      	ldr	r3, [r7, #12]
 80076e6:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80076e8:	68fb      	ldr	r3, [r7, #12]
 80076ea:	4a5b      	ldr	r2, [pc, #364]	; (8007858 <HAL_I2C_Mem_Read+0x228>)
 80076ec:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80076ee:	88f8      	ldrh	r0, [r7, #6]
 80076f0:	893a      	ldrh	r2, [r7, #8]
 80076f2:	8979      	ldrh	r1, [r7, #10]
 80076f4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80076f6:	9301      	str	r3, [sp, #4]
 80076f8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80076fa:	9300      	str	r3, [sp, #0]
 80076fc:	4603      	mov	r3, r0
 80076fe:	68f8      	ldr	r0, [r7, #12]
 8007700:	f000 faee 	bl	8007ce0 <I2C_RequestMemoryRead>
 8007704:	4603      	mov	r3, r0
 8007706:	2b00      	cmp	r3, #0
 8007708:	d001      	beq.n	800770e <HAL_I2C_Mem_Read+0xde>
    {
      return HAL_ERROR;
 800770a:	2301      	movs	r3, #1
 800770c:	e1b0      	b.n	8007a70 <HAL_I2C_Mem_Read+0x440>
    }

    if (hi2c->XferSize == 0U)
 800770e:	68fb      	ldr	r3, [r7, #12]
 8007710:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007712:	2b00      	cmp	r3, #0
 8007714:	d113      	bne.n	800773e <HAL_I2C_Mem_Read+0x10e>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8007716:	2300      	movs	r3, #0
 8007718:	623b      	str	r3, [r7, #32]
 800771a:	68fb      	ldr	r3, [r7, #12]
 800771c:	681b      	ldr	r3, [r3, #0]
 800771e:	695b      	ldr	r3, [r3, #20]
 8007720:	623b      	str	r3, [r7, #32]
 8007722:	68fb      	ldr	r3, [r7, #12]
 8007724:	681b      	ldr	r3, [r3, #0]
 8007726:	699b      	ldr	r3, [r3, #24]
 8007728:	623b      	str	r3, [r7, #32]
 800772a:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800772c:	68fb      	ldr	r3, [r7, #12]
 800772e:	681b      	ldr	r3, [r3, #0]
 8007730:	681a      	ldr	r2, [r3, #0]
 8007732:	68fb      	ldr	r3, [r7, #12]
 8007734:	681b      	ldr	r3, [r3, #0]
 8007736:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800773a:	601a      	str	r2, [r3, #0]
 800773c:	e184      	b.n	8007a48 <HAL_I2C_Mem_Read+0x418>
    }
    else if (hi2c->XferSize == 1U)
 800773e:	68fb      	ldr	r3, [r7, #12]
 8007740:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007742:	2b01      	cmp	r3, #1
 8007744:	d11b      	bne.n	800777e <HAL_I2C_Mem_Read+0x14e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8007746:	68fb      	ldr	r3, [r7, #12]
 8007748:	681b      	ldr	r3, [r3, #0]
 800774a:	681a      	ldr	r2, [r3, #0]
 800774c:	68fb      	ldr	r3, [r7, #12]
 800774e:	681b      	ldr	r3, [r3, #0]
 8007750:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8007754:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8007756:	2300      	movs	r3, #0
 8007758:	61fb      	str	r3, [r7, #28]
 800775a:	68fb      	ldr	r3, [r7, #12]
 800775c:	681b      	ldr	r3, [r3, #0]
 800775e:	695b      	ldr	r3, [r3, #20]
 8007760:	61fb      	str	r3, [r7, #28]
 8007762:	68fb      	ldr	r3, [r7, #12]
 8007764:	681b      	ldr	r3, [r3, #0]
 8007766:	699b      	ldr	r3, [r3, #24]
 8007768:	61fb      	str	r3, [r7, #28]
 800776a:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800776c:	68fb      	ldr	r3, [r7, #12]
 800776e:	681b      	ldr	r3, [r3, #0]
 8007770:	681a      	ldr	r2, [r3, #0]
 8007772:	68fb      	ldr	r3, [r7, #12]
 8007774:	681b      	ldr	r3, [r3, #0]
 8007776:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800777a:	601a      	str	r2, [r3, #0]
 800777c:	e164      	b.n	8007a48 <HAL_I2C_Mem_Read+0x418>
    }
    else if (hi2c->XferSize == 2U)
 800777e:	68fb      	ldr	r3, [r7, #12]
 8007780:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007782:	2b02      	cmp	r3, #2
 8007784:	d11b      	bne.n	80077be <HAL_I2C_Mem_Read+0x18e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8007786:	68fb      	ldr	r3, [r7, #12]
 8007788:	681b      	ldr	r3, [r3, #0]
 800778a:	681a      	ldr	r2, [r3, #0]
 800778c:	68fb      	ldr	r3, [r7, #12]
 800778e:	681b      	ldr	r3, [r3, #0]
 8007790:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8007794:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8007796:	68fb      	ldr	r3, [r7, #12]
 8007798:	681b      	ldr	r3, [r3, #0]
 800779a:	681a      	ldr	r2, [r3, #0]
 800779c:	68fb      	ldr	r3, [r7, #12]
 800779e:	681b      	ldr	r3, [r3, #0]
 80077a0:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80077a4:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80077a6:	2300      	movs	r3, #0
 80077a8:	61bb      	str	r3, [r7, #24]
 80077aa:	68fb      	ldr	r3, [r7, #12]
 80077ac:	681b      	ldr	r3, [r3, #0]
 80077ae:	695b      	ldr	r3, [r3, #20]
 80077b0:	61bb      	str	r3, [r7, #24]
 80077b2:	68fb      	ldr	r3, [r7, #12]
 80077b4:	681b      	ldr	r3, [r3, #0]
 80077b6:	699b      	ldr	r3, [r3, #24]
 80077b8:	61bb      	str	r3, [r7, #24]
 80077ba:	69bb      	ldr	r3, [r7, #24]
 80077bc:	e144      	b.n	8007a48 <HAL_I2C_Mem_Read+0x418>
    }
    else
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80077be:	2300      	movs	r3, #0
 80077c0:	617b      	str	r3, [r7, #20]
 80077c2:	68fb      	ldr	r3, [r7, #12]
 80077c4:	681b      	ldr	r3, [r3, #0]
 80077c6:	695b      	ldr	r3, [r3, #20]
 80077c8:	617b      	str	r3, [r7, #20]
 80077ca:	68fb      	ldr	r3, [r7, #12]
 80077cc:	681b      	ldr	r3, [r3, #0]
 80077ce:	699b      	ldr	r3, [r3, #24]
 80077d0:	617b      	str	r3, [r7, #20]
 80077d2:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 80077d4:	e138      	b.n	8007a48 <HAL_I2C_Mem_Read+0x418>
    {
      if (hi2c->XferSize <= 3U)
 80077d6:	68fb      	ldr	r3, [r7, #12]
 80077d8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80077da:	2b03      	cmp	r3, #3
 80077dc:	f200 80f1 	bhi.w	80079c2 <HAL_I2C_Mem_Read+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 80077e0:	68fb      	ldr	r3, [r7, #12]
 80077e2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80077e4:	2b01      	cmp	r3, #1
 80077e6:	d123      	bne.n	8007830 <HAL_I2C_Mem_Read+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80077e8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80077ea:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 80077ec:	68f8      	ldr	r0, [r7, #12]
 80077ee:	f000 fcb7 	bl	8008160 <I2C_WaitOnRXNEFlagUntilTimeout>
 80077f2:	4603      	mov	r3, r0
 80077f4:	2b00      	cmp	r3, #0
 80077f6:	d001      	beq.n	80077fc <HAL_I2C_Mem_Read+0x1cc>
          {
            return HAL_ERROR;
 80077f8:	2301      	movs	r3, #1
 80077fa:	e139      	b.n	8007a70 <HAL_I2C_Mem_Read+0x440>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80077fc:	68fb      	ldr	r3, [r7, #12]
 80077fe:	681b      	ldr	r3, [r3, #0]
 8007800:	691a      	ldr	r2, [r3, #16]
 8007802:	68fb      	ldr	r3, [r7, #12]
 8007804:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007806:	b2d2      	uxtb	r2, r2
 8007808:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800780a:	68fb      	ldr	r3, [r7, #12]
 800780c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800780e:	1c5a      	adds	r2, r3, #1
 8007810:	68fb      	ldr	r3, [r7, #12]
 8007812:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8007814:	68fb      	ldr	r3, [r7, #12]
 8007816:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007818:	3b01      	subs	r3, #1
 800781a:	b29a      	uxth	r2, r3
 800781c:	68fb      	ldr	r3, [r7, #12]
 800781e:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8007820:	68fb      	ldr	r3, [r7, #12]
 8007822:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007824:	b29b      	uxth	r3, r3
 8007826:	3b01      	subs	r3, #1
 8007828:	b29a      	uxth	r2, r3
 800782a:	68fb      	ldr	r3, [r7, #12]
 800782c:	855a      	strh	r2, [r3, #42]	; 0x2a
 800782e:	e10b      	b.n	8007a48 <HAL_I2C_Mem_Read+0x418>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8007830:	68fb      	ldr	r3, [r7, #12]
 8007832:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007834:	2b02      	cmp	r3, #2
 8007836:	d14e      	bne.n	80078d6 <HAL_I2C_Mem_Read+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8007838:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800783a:	9300      	str	r3, [sp, #0]
 800783c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800783e:	2200      	movs	r2, #0
 8007840:	4906      	ldr	r1, [pc, #24]	; (800785c <HAL_I2C_Mem_Read+0x22c>)
 8007842:	68f8      	ldr	r0, [r7, #12]
 8007844:	f000 fb34 	bl	8007eb0 <I2C_WaitOnFlagUntilTimeout>
 8007848:	4603      	mov	r3, r0
 800784a:	2b00      	cmp	r3, #0
 800784c:	d008      	beq.n	8007860 <HAL_I2C_Mem_Read+0x230>
          {
            return HAL_ERROR;
 800784e:	2301      	movs	r3, #1
 8007850:	e10e      	b.n	8007a70 <HAL_I2C_Mem_Read+0x440>
 8007852:	bf00      	nop
 8007854:	00100002 	.word	0x00100002
 8007858:	ffff0000 	.word	0xffff0000
 800785c:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007860:	68fb      	ldr	r3, [r7, #12]
 8007862:	681b      	ldr	r3, [r3, #0]
 8007864:	681a      	ldr	r2, [r3, #0]
 8007866:	68fb      	ldr	r3, [r7, #12]
 8007868:	681b      	ldr	r3, [r3, #0]
 800786a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800786e:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8007870:	68fb      	ldr	r3, [r7, #12]
 8007872:	681b      	ldr	r3, [r3, #0]
 8007874:	691a      	ldr	r2, [r3, #16]
 8007876:	68fb      	ldr	r3, [r7, #12]
 8007878:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800787a:	b2d2      	uxtb	r2, r2
 800787c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800787e:	68fb      	ldr	r3, [r7, #12]
 8007880:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007882:	1c5a      	adds	r2, r3, #1
 8007884:	68fb      	ldr	r3, [r7, #12]
 8007886:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8007888:	68fb      	ldr	r3, [r7, #12]
 800788a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800788c:	3b01      	subs	r3, #1
 800788e:	b29a      	uxth	r2, r3
 8007890:	68fb      	ldr	r3, [r7, #12]
 8007892:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8007894:	68fb      	ldr	r3, [r7, #12]
 8007896:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007898:	b29b      	uxth	r3, r3
 800789a:	3b01      	subs	r3, #1
 800789c:	b29a      	uxth	r2, r3
 800789e:	68fb      	ldr	r3, [r7, #12]
 80078a0:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80078a2:	68fb      	ldr	r3, [r7, #12]
 80078a4:	681b      	ldr	r3, [r3, #0]
 80078a6:	691a      	ldr	r2, [r3, #16]
 80078a8:	68fb      	ldr	r3, [r7, #12]
 80078aa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80078ac:	b2d2      	uxtb	r2, r2
 80078ae:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80078b0:	68fb      	ldr	r3, [r7, #12]
 80078b2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80078b4:	1c5a      	adds	r2, r3, #1
 80078b6:	68fb      	ldr	r3, [r7, #12]
 80078b8:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80078ba:	68fb      	ldr	r3, [r7, #12]
 80078bc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80078be:	3b01      	subs	r3, #1
 80078c0:	b29a      	uxth	r2, r3
 80078c2:	68fb      	ldr	r3, [r7, #12]
 80078c4:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80078c6:	68fb      	ldr	r3, [r7, #12]
 80078c8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80078ca:	b29b      	uxth	r3, r3
 80078cc:	3b01      	subs	r3, #1
 80078ce:	b29a      	uxth	r2, r3
 80078d0:	68fb      	ldr	r3, [r7, #12]
 80078d2:	855a      	strh	r2, [r3, #42]	; 0x2a
 80078d4:	e0b8      	b.n	8007a48 <HAL_I2C_Mem_Read+0x418>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80078d6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80078d8:	9300      	str	r3, [sp, #0]
 80078da:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80078dc:	2200      	movs	r2, #0
 80078de:	4966      	ldr	r1, [pc, #408]	; (8007a78 <HAL_I2C_Mem_Read+0x448>)
 80078e0:	68f8      	ldr	r0, [r7, #12]
 80078e2:	f000 fae5 	bl	8007eb0 <I2C_WaitOnFlagUntilTimeout>
 80078e6:	4603      	mov	r3, r0
 80078e8:	2b00      	cmp	r3, #0
 80078ea:	d001      	beq.n	80078f0 <HAL_I2C_Mem_Read+0x2c0>
          {
            return HAL_ERROR;
 80078ec:	2301      	movs	r3, #1
 80078ee:	e0bf      	b.n	8007a70 <HAL_I2C_Mem_Read+0x440>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80078f0:	68fb      	ldr	r3, [r7, #12]
 80078f2:	681b      	ldr	r3, [r3, #0]
 80078f4:	681a      	ldr	r2, [r3, #0]
 80078f6:	68fb      	ldr	r3, [r7, #12]
 80078f8:	681b      	ldr	r3, [r3, #0]
 80078fa:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80078fe:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8007900:	68fb      	ldr	r3, [r7, #12]
 8007902:	681b      	ldr	r3, [r3, #0]
 8007904:	691a      	ldr	r2, [r3, #16]
 8007906:	68fb      	ldr	r3, [r7, #12]
 8007908:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800790a:	b2d2      	uxtb	r2, r2
 800790c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800790e:	68fb      	ldr	r3, [r7, #12]
 8007910:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007912:	1c5a      	adds	r2, r3, #1
 8007914:	68fb      	ldr	r3, [r7, #12]
 8007916:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8007918:	68fb      	ldr	r3, [r7, #12]
 800791a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800791c:	3b01      	subs	r3, #1
 800791e:	b29a      	uxth	r2, r3
 8007920:	68fb      	ldr	r3, [r7, #12]
 8007922:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8007924:	68fb      	ldr	r3, [r7, #12]
 8007926:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007928:	b29b      	uxth	r3, r3
 800792a:	3b01      	subs	r3, #1
 800792c:	b29a      	uxth	r2, r3
 800792e:	68fb      	ldr	r3, [r7, #12]
 8007930:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8007932:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007934:	9300      	str	r3, [sp, #0]
 8007936:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007938:	2200      	movs	r2, #0
 800793a:	494f      	ldr	r1, [pc, #316]	; (8007a78 <HAL_I2C_Mem_Read+0x448>)
 800793c:	68f8      	ldr	r0, [r7, #12]
 800793e:	f000 fab7 	bl	8007eb0 <I2C_WaitOnFlagUntilTimeout>
 8007942:	4603      	mov	r3, r0
 8007944:	2b00      	cmp	r3, #0
 8007946:	d001      	beq.n	800794c <HAL_I2C_Mem_Read+0x31c>
          {
            return HAL_ERROR;
 8007948:	2301      	movs	r3, #1
 800794a:	e091      	b.n	8007a70 <HAL_I2C_Mem_Read+0x440>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800794c:	68fb      	ldr	r3, [r7, #12]
 800794e:	681b      	ldr	r3, [r3, #0]
 8007950:	681a      	ldr	r2, [r3, #0]
 8007952:	68fb      	ldr	r3, [r7, #12]
 8007954:	681b      	ldr	r3, [r3, #0]
 8007956:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800795a:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800795c:	68fb      	ldr	r3, [r7, #12]
 800795e:	681b      	ldr	r3, [r3, #0]
 8007960:	691a      	ldr	r2, [r3, #16]
 8007962:	68fb      	ldr	r3, [r7, #12]
 8007964:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007966:	b2d2      	uxtb	r2, r2
 8007968:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800796a:	68fb      	ldr	r3, [r7, #12]
 800796c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800796e:	1c5a      	adds	r2, r3, #1
 8007970:	68fb      	ldr	r3, [r7, #12]
 8007972:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8007974:	68fb      	ldr	r3, [r7, #12]
 8007976:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007978:	3b01      	subs	r3, #1
 800797a:	b29a      	uxth	r2, r3
 800797c:	68fb      	ldr	r3, [r7, #12]
 800797e:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8007980:	68fb      	ldr	r3, [r7, #12]
 8007982:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007984:	b29b      	uxth	r3, r3
 8007986:	3b01      	subs	r3, #1
 8007988:	b29a      	uxth	r2, r3
 800798a:	68fb      	ldr	r3, [r7, #12]
 800798c:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800798e:	68fb      	ldr	r3, [r7, #12]
 8007990:	681b      	ldr	r3, [r3, #0]
 8007992:	691a      	ldr	r2, [r3, #16]
 8007994:	68fb      	ldr	r3, [r7, #12]
 8007996:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007998:	b2d2      	uxtb	r2, r2
 800799a:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800799c:	68fb      	ldr	r3, [r7, #12]
 800799e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80079a0:	1c5a      	adds	r2, r3, #1
 80079a2:	68fb      	ldr	r3, [r7, #12]
 80079a4:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80079a6:	68fb      	ldr	r3, [r7, #12]
 80079a8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80079aa:	3b01      	subs	r3, #1
 80079ac:	b29a      	uxth	r2, r3
 80079ae:	68fb      	ldr	r3, [r7, #12]
 80079b0:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80079b2:	68fb      	ldr	r3, [r7, #12]
 80079b4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80079b6:	b29b      	uxth	r3, r3
 80079b8:	3b01      	subs	r3, #1
 80079ba:	b29a      	uxth	r2, r3
 80079bc:	68fb      	ldr	r3, [r7, #12]
 80079be:	855a      	strh	r2, [r3, #42]	; 0x2a
 80079c0:	e042      	b.n	8007a48 <HAL_I2C_Mem_Read+0x418>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80079c2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80079c4:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 80079c6:	68f8      	ldr	r0, [r7, #12]
 80079c8:	f000 fbca 	bl	8008160 <I2C_WaitOnRXNEFlagUntilTimeout>
 80079cc:	4603      	mov	r3, r0
 80079ce:	2b00      	cmp	r3, #0
 80079d0:	d001      	beq.n	80079d6 <HAL_I2C_Mem_Read+0x3a6>
        {
          return HAL_ERROR;
 80079d2:	2301      	movs	r3, #1
 80079d4:	e04c      	b.n	8007a70 <HAL_I2C_Mem_Read+0x440>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80079d6:	68fb      	ldr	r3, [r7, #12]
 80079d8:	681b      	ldr	r3, [r3, #0]
 80079da:	691a      	ldr	r2, [r3, #16]
 80079dc:	68fb      	ldr	r3, [r7, #12]
 80079de:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80079e0:	b2d2      	uxtb	r2, r2
 80079e2:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80079e4:	68fb      	ldr	r3, [r7, #12]
 80079e6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80079e8:	1c5a      	adds	r2, r3, #1
 80079ea:	68fb      	ldr	r3, [r7, #12]
 80079ec:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 80079ee:	68fb      	ldr	r3, [r7, #12]
 80079f0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80079f2:	3b01      	subs	r3, #1
 80079f4:	b29a      	uxth	r2, r3
 80079f6:	68fb      	ldr	r3, [r7, #12]
 80079f8:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 80079fa:	68fb      	ldr	r3, [r7, #12]
 80079fc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80079fe:	b29b      	uxth	r3, r3
 8007a00:	3b01      	subs	r3, #1
 8007a02:	b29a      	uxth	r2, r3
 8007a04:	68fb      	ldr	r3, [r7, #12]
 8007a06:	855a      	strh	r2, [r3, #42]	; 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8007a08:	68fb      	ldr	r3, [r7, #12]
 8007a0a:	681b      	ldr	r3, [r3, #0]
 8007a0c:	695b      	ldr	r3, [r3, #20]
 8007a0e:	f003 0304 	and.w	r3, r3, #4
 8007a12:	2b04      	cmp	r3, #4
 8007a14:	d118      	bne.n	8007a48 <HAL_I2C_Mem_Read+0x418>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8007a16:	68fb      	ldr	r3, [r7, #12]
 8007a18:	681b      	ldr	r3, [r3, #0]
 8007a1a:	691a      	ldr	r2, [r3, #16]
 8007a1c:	68fb      	ldr	r3, [r7, #12]
 8007a1e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007a20:	b2d2      	uxtb	r2, r2
 8007a22:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8007a24:	68fb      	ldr	r3, [r7, #12]
 8007a26:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007a28:	1c5a      	adds	r2, r3, #1
 8007a2a:	68fb      	ldr	r3, [r7, #12]
 8007a2c:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8007a2e:	68fb      	ldr	r3, [r7, #12]
 8007a30:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007a32:	3b01      	subs	r3, #1
 8007a34:	b29a      	uxth	r2, r3
 8007a36:	68fb      	ldr	r3, [r7, #12]
 8007a38:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8007a3a:	68fb      	ldr	r3, [r7, #12]
 8007a3c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007a3e:	b29b      	uxth	r3, r3
 8007a40:	3b01      	subs	r3, #1
 8007a42:	b29a      	uxth	r2, r3
 8007a44:	68fb      	ldr	r3, [r7, #12]
 8007a46:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8007a48:	68fb      	ldr	r3, [r7, #12]
 8007a4a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007a4c:	2b00      	cmp	r3, #0
 8007a4e:	f47f aec2 	bne.w	80077d6 <HAL_I2C_Mem_Read+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8007a52:	68fb      	ldr	r3, [r7, #12]
 8007a54:	2220      	movs	r2, #32
 8007a56:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8007a5a:	68fb      	ldr	r3, [r7, #12]
 8007a5c:	2200      	movs	r2, #0
 8007a5e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8007a62:	68fb      	ldr	r3, [r7, #12]
 8007a64:	2200      	movs	r2, #0
 8007a66:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8007a6a:	2300      	movs	r3, #0
 8007a6c:	e000      	b.n	8007a70 <HAL_I2C_Mem_Read+0x440>
  }
  else
  {
    return HAL_BUSY;
 8007a6e:	2302      	movs	r3, #2
  }
}
 8007a70:	4618      	mov	r0, r3
 8007a72:	3728      	adds	r7, #40	; 0x28
 8007a74:	46bd      	mov	sp, r7
 8007a76:	bd80      	pop	{r7, pc}
 8007a78:	00010004 	.word	0x00010004

08007a7c <HAL_I2C_GetState>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL state
  */
HAL_I2C_StateTypeDef HAL_I2C_GetState(I2C_HandleTypeDef *hi2c)
{
 8007a7c:	b480      	push	{r7}
 8007a7e:	b083      	sub	sp, #12
 8007a80:	af00      	add	r7, sp, #0
 8007a82:	6078      	str	r0, [r7, #4]
  /* Return I2C handle state */
  return hi2c->State;
 8007a84:	687b      	ldr	r3, [r7, #4]
 8007a86:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007a8a:	b2db      	uxtb	r3, r3
}
 8007a8c:	4618      	mov	r0, r3
 8007a8e:	370c      	adds	r7, #12
 8007a90:	46bd      	mov	sp, r7
 8007a92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a96:	4770      	bx	lr

08007a98 <HAL_I2C_GetError>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *              the configuration information for the specified I2C.
  * @retval I2C Error Code
  */
uint32_t HAL_I2C_GetError(I2C_HandleTypeDef *hi2c)
{
 8007a98:	b480      	push	{r7}
 8007a9a:	b083      	sub	sp, #12
 8007a9c:	af00      	add	r7, sp, #0
 8007a9e:	6078      	str	r0, [r7, #4]
  return hi2c->ErrorCode;
 8007aa0:	687b      	ldr	r3, [r7, #4]
 8007aa2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
}
 8007aa4:	4618      	mov	r0, r3
 8007aa6:	370c      	adds	r7, #12
 8007aa8:	46bd      	mov	sp, r7
 8007aaa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007aae:	4770      	bx	lr

08007ab0 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8007ab0:	b580      	push	{r7, lr}
 8007ab2:	b088      	sub	sp, #32
 8007ab4:	af02      	add	r7, sp, #8
 8007ab6:	60f8      	str	r0, [r7, #12]
 8007ab8:	607a      	str	r2, [r7, #4]
 8007aba:	603b      	str	r3, [r7, #0]
 8007abc:	460b      	mov	r3, r1
 8007abe:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8007ac0:	68fb      	ldr	r3, [r7, #12]
 8007ac2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007ac4:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8007ac6:	697b      	ldr	r3, [r7, #20]
 8007ac8:	2b08      	cmp	r3, #8
 8007aca:	d006      	beq.n	8007ada <I2C_MasterRequestWrite+0x2a>
 8007acc:	697b      	ldr	r3, [r7, #20]
 8007ace:	2b01      	cmp	r3, #1
 8007ad0:	d003      	beq.n	8007ada <I2C_MasterRequestWrite+0x2a>
 8007ad2:	697b      	ldr	r3, [r7, #20]
 8007ad4:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8007ad8:	d108      	bne.n	8007aec <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8007ada:	68fb      	ldr	r3, [r7, #12]
 8007adc:	681b      	ldr	r3, [r3, #0]
 8007ade:	681a      	ldr	r2, [r3, #0]
 8007ae0:	68fb      	ldr	r3, [r7, #12]
 8007ae2:	681b      	ldr	r3, [r3, #0]
 8007ae4:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8007ae8:	601a      	str	r2, [r3, #0]
 8007aea:	e00b      	b.n	8007b04 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8007aec:	68fb      	ldr	r3, [r7, #12]
 8007aee:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007af0:	2b12      	cmp	r3, #18
 8007af2:	d107      	bne.n	8007b04 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8007af4:	68fb      	ldr	r3, [r7, #12]
 8007af6:	681b      	ldr	r3, [r3, #0]
 8007af8:	681a      	ldr	r2, [r3, #0]
 8007afa:	68fb      	ldr	r3, [r7, #12]
 8007afc:	681b      	ldr	r3, [r3, #0]
 8007afe:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8007b02:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8007b04:	683b      	ldr	r3, [r7, #0]
 8007b06:	9300      	str	r3, [sp, #0]
 8007b08:	687b      	ldr	r3, [r7, #4]
 8007b0a:	2200      	movs	r2, #0
 8007b0c:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8007b10:	68f8      	ldr	r0, [r7, #12]
 8007b12:	f000 f9cd 	bl	8007eb0 <I2C_WaitOnFlagUntilTimeout>
 8007b16:	4603      	mov	r3, r0
 8007b18:	2b00      	cmp	r3, #0
 8007b1a:	d00d      	beq.n	8007b38 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8007b1c:	68fb      	ldr	r3, [r7, #12]
 8007b1e:	681b      	ldr	r3, [r3, #0]
 8007b20:	681b      	ldr	r3, [r3, #0]
 8007b22:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007b26:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8007b2a:	d103      	bne.n	8007b34 <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8007b2c:	68fb      	ldr	r3, [r7, #12]
 8007b2e:	f44f 7200 	mov.w	r2, #512	; 0x200
 8007b32:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8007b34:	2303      	movs	r3, #3
 8007b36:	e035      	b.n	8007ba4 <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8007b38:	68fb      	ldr	r3, [r7, #12]
 8007b3a:	691b      	ldr	r3, [r3, #16]
 8007b3c:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8007b40:	d108      	bne.n	8007b54 <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8007b42:	897b      	ldrh	r3, [r7, #10]
 8007b44:	b2db      	uxtb	r3, r3
 8007b46:	461a      	mov	r2, r3
 8007b48:	68fb      	ldr	r3, [r7, #12]
 8007b4a:	681b      	ldr	r3, [r3, #0]
 8007b4c:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8007b50:	611a      	str	r2, [r3, #16]
 8007b52:	e01b      	b.n	8007b8c <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8007b54:	897b      	ldrh	r3, [r7, #10]
 8007b56:	11db      	asrs	r3, r3, #7
 8007b58:	b2db      	uxtb	r3, r3
 8007b5a:	f003 0306 	and.w	r3, r3, #6
 8007b5e:	b2db      	uxtb	r3, r3
 8007b60:	f063 030f 	orn	r3, r3, #15
 8007b64:	b2da      	uxtb	r2, r3
 8007b66:	68fb      	ldr	r3, [r7, #12]
 8007b68:	681b      	ldr	r3, [r3, #0]
 8007b6a:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8007b6c:	683b      	ldr	r3, [r7, #0]
 8007b6e:	687a      	ldr	r2, [r7, #4]
 8007b70:	490e      	ldr	r1, [pc, #56]	; (8007bac <I2C_MasterRequestWrite+0xfc>)
 8007b72:	68f8      	ldr	r0, [r7, #12]
 8007b74:	f000 f9f3 	bl	8007f5e <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8007b78:	4603      	mov	r3, r0
 8007b7a:	2b00      	cmp	r3, #0
 8007b7c:	d001      	beq.n	8007b82 <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 8007b7e:	2301      	movs	r3, #1
 8007b80:	e010      	b.n	8007ba4 <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8007b82:	897b      	ldrh	r3, [r7, #10]
 8007b84:	b2da      	uxtb	r2, r3
 8007b86:	68fb      	ldr	r3, [r7, #12]
 8007b88:	681b      	ldr	r3, [r3, #0]
 8007b8a:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8007b8c:	683b      	ldr	r3, [r7, #0]
 8007b8e:	687a      	ldr	r2, [r7, #4]
 8007b90:	4907      	ldr	r1, [pc, #28]	; (8007bb0 <I2C_MasterRequestWrite+0x100>)
 8007b92:	68f8      	ldr	r0, [r7, #12]
 8007b94:	f000 f9e3 	bl	8007f5e <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8007b98:	4603      	mov	r3, r0
 8007b9a:	2b00      	cmp	r3, #0
 8007b9c:	d001      	beq.n	8007ba2 <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 8007b9e:	2301      	movs	r3, #1
 8007ba0:	e000      	b.n	8007ba4 <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 8007ba2:	2300      	movs	r3, #0
}
 8007ba4:	4618      	mov	r0, r3
 8007ba6:	3718      	adds	r7, #24
 8007ba8:	46bd      	mov	sp, r7
 8007baa:	bd80      	pop	{r7, pc}
 8007bac:	00010008 	.word	0x00010008
 8007bb0:	00010002 	.word	0x00010002

08007bb4 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8007bb4:	b580      	push	{r7, lr}
 8007bb6:	b088      	sub	sp, #32
 8007bb8:	af02      	add	r7, sp, #8
 8007bba:	60f8      	str	r0, [r7, #12]
 8007bbc:	4608      	mov	r0, r1
 8007bbe:	4611      	mov	r1, r2
 8007bc0:	461a      	mov	r2, r3
 8007bc2:	4603      	mov	r3, r0
 8007bc4:	817b      	strh	r3, [r7, #10]
 8007bc6:	460b      	mov	r3, r1
 8007bc8:	813b      	strh	r3, [r7, #8]
 8007bca:	4613      	mov	r3, r2
 8007bcc:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8007bce:	68fb      	ldr	r3, [r7, #12]
 8007bd0:	681b      	ldr	r3, [r3, #0]
 8007bd2:	681a      	ldr	r2, [r3, #0]
 8007bd4:	68fb      	ldr	r3, [r7, #12]
 8007bd6:	681b      	ldr	r3, [r3, #0]
 8007bd8:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8007bdc:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8007bde:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007be0:	9300      	str	r3, [sp, #0]
 8007be2:	6a3b      	ldr	r3, [r7, #32]
 8007be4:	2200      	movs	r2, #0
 8007be6:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8007bea:	68f8      	ldr	r0, [r7, #12]
 8007bec:	f000 f960 	bl	8007eb0 <I2C_WaitOnFlagUntilTimeout>
 8007bf0:	4603      	mov	r3, r0
 8007bf2:	2b00      	cmp	r3, #0
 8007bf4:	d00d      	beq.n	8007c12 <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8007bf6:	68fb      	ldr	r3, [r7, #12]
 8007bf8:	681b      	ldr	r3, [r3, #0]
 8007bfa:	681b      	ldr	r3, [r3, #0]
 8007bfc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007c00:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8007c04:	d103      	bne.n	8007c0e <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8007c06:	68fb      	ldr	r3, [r7, #12]
 8007c08:	f44f 7200 	mov.w	r2, #512	; 0x200
 8007c0c:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8007c0e:	2303      	movs	r3, #3
 8007c10:	e05f      	b.n	8007cd2 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8007c12:	897b      	ldrh	r3, [r7, #10]
 8007c14:	b2db      	uxtb	r3, r3
 8007c16:	461a      	mov	r2, r3
 8007c18:	68fb      	ldr	r3, [r7, #12]
 8007c1a:	681b      	ldr	r3, [r3, #0]
 8007c1c:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8007c20:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8007c22:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007c24:	6a3a      	ldr	r2, [r7, #32]
 8007c26:	492d      	ldr	r1, [pc, #180]	; (8007cdc <I2C_RequestMemoryWrite+0x128>)
 8007c28:	68f8      	ldr	r0, [r7, #12]
 8007c2a:	f000 f998 	bl	8007f5e <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8007c2e:	4603      	mov	r3, r0
 8007c30:	2b00      	cmp	r3, #0
 8007c32:	d001      	beq.n	8007c38 <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 8007c34:	2301      	movs	r3, #1
 8007c36:	e04c      	b.n	8007cd2 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8007c38:	2300      	movs	r3, #0
 8007c3a:	617b      	str	r3, [r7, #20]
 8007c3c:	68fb      	ldr	r3, [r7, #12]
 8007c3e:	681b      	ldr	r3, [r3, #0]
 8007c40:	695b      	ldr	r3, [r3, #20]
 8007c42:	617b      	str	r3, [r7, #20]
 8007c44:	68fb      	ldr	r3, [r7, #12]
 8007c46:	681b      	ldr	r3, [r3, #0]
 8007c48:	699b      	ldr	r3, [r3, #24]
 8007c4a:	617b      	str	r3, [r7, #20]
 8007c4c:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8007c4e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007c50:	6a39      	ldr	r1, [r7, #32]
 8007c52:	68f8      	ldr	r0, [r7, #12]
 8007c54:	f000 fa02 	bl	800805c <I2C_WaitOnTXEFlagUntilTimeout>
 8007c58:	4603      	mov	r3, r0
 8007c5a:	2b00      	cmp	r3, #0
 8007c5c:	d00d      	beq.n	8007c7a <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8007c5e:	68fb      	ldr	r3, [r7, #12]
 8007c60:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007c62:	2b04      	cmp	r3, #4
 8007c64:	d107      	bne.n	8007c76 <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007c66:	68fb      	ldr	r3, [r7, #12]
 8007c68:	681b      	ldr	r3, [r3, #0]
 8007c6a:	681a      	ldr	r2, [r3, #0]
 8007c6c:	68fb      	ldr	r3, [r7, #12]
 8007c6e:	681b      	ldr	r3, [r3, #0]
 8007c70:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8007c74:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8007c76:	2301      	movs	r3, #1
 8007c78:	e02b      	b.n	8007cd2 <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8007c7a:	88fb      	ldrh	r3, [r7, #6]
 8007c7c:	2b01      	cmp	r3, #1
 8007c7e:	d105      	bne.n	8007c8c <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8007c80:	893b      	ldrh	r3, [r7, #8]
 8007c82:	b2da      	uxtb	r2, r3
 8007c84:	68fb      	ldr	r3, [r7, #12]
 8007c86:	681b      	ldr	r3, [r3, #0]
 8007c88:	611a      	str	r2, [r3, #16]
 8007c8a:	e021      	b.n	8007cd0 <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8007c8c:	893b      	ldrh	r3, [r7, #8]
 8007c8e:	0a1b      	lsrs	r3, r3, #8
 8007c90:	b29b      	uxth	r3, r3
 8007c92:	b2da      	uxtb	r2, r3
 8007c94:	68fb      	ldr	r3, [r7, #12]
 8007c96:	681b      	ldr	r3, [r3, #0]
 8007c98:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8007c9a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007c9c:	6a39      	ldr	r1, [r7, #32]
 8007c9e:	68f8      	ldr	r0, [r7, #12]
 8007ca0:	f000 f9dc 	bl	800805c <I2C_WaitOnTXEFlagUntilTimeout>
 8007ca4:	4603      	mov	r3, r0
 8007ca6:	2b00      	cmp	r3, #0
 8007ca8:	d00d      	beq.n	8007cc6 <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8007caa:	68fb      	ldr	r3, [r7, #12]
 8007cac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007cae:	2b04      	cmp	r3, #4
 8007cb0:	d107      	bne.n	8007cc2 <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007cb2:	68fb      	ldr	r3, [r7, #12]
 8007cb4:	681b      	ldr	r3, [r3, #0]
 8007cb6:	681a      	ldr	r2, [r3, #0]
 8007cb8:	68fb      	ldr	r3, [r7, #12]
 8007cba:	681b      	ldr	r3, [r3, #0]
 8007cbc:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8007cc0:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8007cc2:	2301      	movs	r3, #1
 8007cc4:	e005      	b.n	8007cd2 <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8007cc6:	893b      	ldrh	r3, [r7, #8]
 8007cc8:	b2da      	uxtb	r2, r3
 8007cca:	68fb      	ldr	r3, [r7, #12]
 8007ccc:	681b      	ldr	r3, [r3, #0]
 8007cce:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 8007cd0:	2300      	movs	r3, #0
}
 8007cd2:	4618      	mov	r0, r3
 8007cd4:	3718      	adds	r7, #24
 8007cd6:	46bd      	mov	sp, r7
 8007cd8:	bd80      	pop	{r7, pc}
 8007cda:	bf00      	nop
 8007cdc:	00010002 	.word	0x00010002

08007ce0 <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8007ce0:	b580      	push	{r7, lr}
 8007ce2:	b088      	sub	sp, #32
 8007ce4:	af02      	add	r7, sp, #8
 8007ce6:	60f8      	str	r0, [r7, #12]
 8007ce8:	4608      	mov	r0, r1
 8007cea:	4611      	mov	r1, r2
 8007cec:	461a      	mov	r2, r3
 8007cee:	4603      	mov	r3, r0
 8007cf0:	817b      	strh	r3, [r7, #10]
 8007cf2:	460b      	mov	r3, r1
 8007cf4:	813b      	strh	r3, [r7, #8]
 8007cf6:	4613      	mov	r3, r2
 8007cf8:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8007cfa:	68fb      	ldr	r3, [r7, #12]
 8007cfc:	681b      	ldr	r3, [r3, #0]
 8007cfe:	681a      	ldr	r2, [r3, #0]
 8007d00:	68fb      	ldr	r3, [r7, #12]
 8007d02:	681b      	ldr	r3, [r3, #0]
 8007d04:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8007d08:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8007d0a:	68fb      	ldr	r3, [r7, #12]
 8007d0c:	681b      	ldr	r3, [r3, #0]
 8007d0e:	681a      	ldr	r2, [r3, #0]
 8007d10:	68fb      	ldr	r3, [r7, #12]
 8007d12:	681b      	ldr	r3, [r3, #0]
 8007d14:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8007d18:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8007d1a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007d1c:	9300      	str	r3, [sp, #0]
 8007d1e:	6a3b      	ldr	r3, [r7, #32]
 8007d20:	2200      	movs	r2, #0
 8007d22:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8007d26:	68f8      	ldr	r0, [r7, #12]
 8007d28:	f000 f8c2 	bl	8007eb0 <I2C_WaitOnFlagUntilTimeout>
 8007d2c:	4603      	mov	r3, r0
 8007d2e:	2b00      	cmp	r3, #0
 8007d30:	d00d      	beq.n	8007d4e <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8007d32:	68fb      	ldr	r3, [r7, #12]
 8007d34:	681b      	ldr	r3, [r3, #0]
 8007d36:	681b      	ldr	r3, [r3, #0]
 8007d38:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007d3c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8007d40:	d103      	bne.n	8007d4a <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8007d42:	68fb      	ldr	r3, [r7, #12]
 8007d44:	f44f 7200 	mov.w	r2, #512	; 0x200
 8007d48:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8007d4a:	2303      	movs	r3, #3
 8007d4c:	e0aa      	b.n	8007ea4 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8007d4e:	897b      	ldrh	r3, [r7, #10]
 8007d50:	b2db      	uxtb	r3, r3
 8007d52:	461a      	mov	r2, r3
 8007d54:	68fb      	ldr	r3, [r7, #12]
 8007d56:	681b      	ldr	r3, [r3, #0]
 8007d58:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8007d5c:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8007d5e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007d60:	6a3a      	ldr	r2, [r7, #32]
 8007d62:	4952      	ldr	r1, [pc, #328]	; (8007eac <I2C_RequestMemoryRead+0x1cc>)
 8007d64:	68f8      	ldr	r0, [r7, #12]
 8007d66:	f000 f8fa 	bl	8007f5e <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8007d6a:	4603      	mov	r3, r0
 8007d6c:	2b00      	cmp	r3, #0
 8007d6e:	d001      	beq.n	8007d74 <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 8007d70:	2301      	movs	r3, #1
 8007d72:	e097      	b.n	8007ea4 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8007d74:	2300      	movs	r3, #0
 8007d76:	617b      	str	r3, [r7, #20]
 8007d78:	68fb      	ldr	r3, [r7, #12]
 8007d7a:	681b      	ldr	r3, [r3, #0]
 8007d7c:	695b      	ldr	r3, [r3, #20]
 8007d7e:	617b      	str	r3, [r7, #20]
 8007d80:	68fb      	ldr	r3, [r7, #12]
 8007d82:	681b      	ldr	r3, [r3, #0]
 8007d84:	699b      	ldr	r3, [r3, #24]
 8007d86:	617b      	str	r3, [r7, #20]
 8007d88:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8007d8a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007d8c:	6a39      	ldr	r1, [r7, #32]
 8007d8e:	68f8      	ldr	r0, [r7, #12]
 8007d90:	f000 f964 	bl	800805c <I2C_WaitOnTXEFlagUntilTimeout>
 8007d94:	4603      	mov	r3, r0
 8007d96:	2b00      	cmp	r3, #0
 8007d98:	d00d      	beq.n	8007db6 <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8007d9a:	68fb      	ldr	r3, [r7, #12]
 8007d9c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007d9e:	2b04      	cmp	r3, #4
 8007da0:	d107      	bne.n	8007db2 <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007da2:	68fb      	ldr	r3, [r7, #12]
 8007da4:	681b      	ldr	r3, [r3, #0]
 8007da6:	681a      	ldr	r2, [r3, #0]
 8007da8:	68fb      	ldr	r3, [r7, #12]
 8007daa:	681b      	ldr	r3, [r3, #0]
 8007dac:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8007db0:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8007db2:	2301      	movs	r3, #1
 8007db4:	e076      	b.n	8007ea4 <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8007db6:	88fb      	ldrh	r3, [r7, #6]
 8007db8:	2b01      	cmp	r3, #1
 8007dba:	d105      	bne.n	8007dc8 <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8007dbc:	893b      	ldrh	r3, [r7, #8]
 8007dbe:	b2da      	uxtb	r2, r3
 8007dc0:	68fb      	ldr	r3, [r7, #12]
 8007dc2:	681b      	ldr	r3, [r3, #0]
 8007dc4:	611a      	str	r2, [r3, #16]
 8007dc6:	e021      	b.n	8007e0c <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8007dc8:	893b      	ldrh	r3, [r7, #8]
 8007dca:	0a1b      	lsrs	r3, r3, #8
 8007dcc:	b29b      	uxth	r3, r3
 8007dce:	b2da      	uxtb	r2, r3
 8007dd0:	68fb      	ldr	r3, [r7, #12]
 8007dd2:	681b      	ldr	r3, [r3, #0]
 8007dd4:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8007dd6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007dd8:	6a39      	ldr	r1, [r7, #32]
 8007dda:	68f8      	ldr	r0, [r7, #12]
 8007ddc:	f000 f93e 	bl	800805c <I2C_WaitOnTXEFlagUntilTimeout>
 8007de0:	4603      	mov	r3, r0
 8007de2:	2b00      	cmp	r3, #0
 8007de4:	d00d      	beq.n	8007e02 <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8007de6:	68fb      	ldr	r3, [r7, #12]
 8007de8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007dea:	2b04      	cmp	r3, #4
 8007dec:	d107      	bne.n	8007dfe <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007dee:	68fb      	ldr	r3, [r7, #12]
 8007df0:	681b      	ldr	r3, [r3, #0]
 8007df2:	681a      	ldr	r2, [r3, #0]
 8007df4:	68fb      	ldr	r3, [r7, #12]
 8007df6:	681b      	ldr	r3, [r3, #0]
 8007df8:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8007dfc:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8007dfe:	2301      	movs	r3, #1
 8007e00:	e050      	b.n	8007ea4 <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8007e02:	893b      	ldrh	r3, [r7, #8]
 8007e04:	b2da      	uxtb	r2, r3
 8007e06:	68fb      	ldr	r3, [r7, #12]
 8007e08:	681b      	ldr	r3, [r3, #0]
 8007e0a:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8007e0c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007e0e:	6a39      	ldr	r1, [r7, #32]
 8007e10:	68f8      	ldr	r0, [r7, #12]
 8007e12:	f000 f923 	bl	800805c <I2C_WaitOnTXEFlagUntilTimeout>
 8007e16:	4603      	mov	r3, r0
 8007e18:	2b00      	cmp	r3, #0
 8007e1a:	d00d      	beq.n	8007e38 <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8007e1c:	68fb      	ldr	r3, [r7, #12]
 8007e1e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007e20:	2b04      	cmp	r3, #4
 8007e22:	d107      	bne.n	8007e34 <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007e24:	68fb      	ldr	r3, [r7, #12]
 8007e26:	681b      	ldr	r3, [r3, #0]
 8007e28:	681a      	ldr	r2, [r3, #0]
 8007e2a:	68fb      	ldr	r3, [r7, #12]
 8007e2c:	681b      	ldr	r3, [r3, #0]
 8007e2e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8007e32:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8007e34:	2301      	movs	r3, #1
 8007e36:	e035      	b.n	8007ea4 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8007e38:	68fb      	ldr	r3, [r7, #12]
 8007e3a:	681b      	ldr	r3, [r3, #0]
 8007e3c:	681a      	ldr	r2, [r3, #0]
 8007e3e:	68fb      	ldr	r3, [r7, #12]
 8007e40:	681b      	ldr	r3, [r3, #0]
 8007e42:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8007e46:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8007e48:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007e4a:	9300      	str	r3, [sp, #0]
 8007e4c:	6a3b      	ldr	r3, [r7, #32]
 8007e4e:	2200      	movs	r2, #0
 8007e50:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8007e54:	68f8      	ldr	r0, [r7, #12]
 8007e56:	f000 f82b 	bl	8007eb0 <I2C_WaitOnFlagUntilTimeout>
 8007e5a:	4603      	mov	r3, r0
 8007e5c:	2b00      	cmp	r3, #0
 8007e5e:	d00d      	beq.n	8007e7c <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8007e60:	68fb      	ldr	r3, [r7, #12]
 8007e62:	681b      	ldr	r3, [r3, #0]
 8007e64:	681b      	ldr	r3, [r3, #0]
 8007e66:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007e6a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8007e6e:	d103      	bne.n	8007e78 <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8007e70:	68fb      	ldr	r3, [r7, #12]
 8007e72:	f44f 7200 	mov.w	r2, #512	; 0x200
 8007e76:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8007e78:	2303      	movs	r3, #3
 8007e7a:	e013      	b.n	8007ea4 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8007e7c:	897b      	ldrh	r3, [r7, #10]
 8007e7e:	b2db      	uxtb	r3, r3
 8007e80:	f043 0301 	orr.w	r3, r3, #1
 8007e84:	b2da      	uxtb	r2, r3
 8007e86:	68fb      	ldr	r3, [r7, #12]
 8007e88:	681b      	ldr	r3, [r3, #0]
 8007e8a:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8007e8c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007e8e:	6a3a      	ldr	r2, [r7, #32]
 8007e90:	4906      	ldr	r1, [pc, #24]	; (8007eac <I2C_RequestMemoryRead+0x1cc>)
 8007e92:	68f8      	ldr	r0, [r7, #12]
 8007e94:	f000 f863 	bl	8007f5e <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8007e98:	4603      	mov	r3, r0
 8007e9a:	2b00      	cmp	r3, #0
 8007e9c:	d001      	beq.n	8007ea2 <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 8007e9e:	2301      	movs	r3, #1
 8007ea0:	e000      	b.n	8007ea4 <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 8007ea2:	2300      	movs	r3, #0
}
 8007ea4:	4618      	mov	r0, r3
 8007ea6:	3718      	adds	r7, #24
 8007ea8:	46bd      	mov	sp, r7
 8007eaa:	bd80      	pop	{r7, pc}
 8007eac:	00010002 	.word	0x00010002

08007eb0 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8007eb0:	b580      	push	{r7, lr}
 8007eb2:	b084      	sub	sp, #16
 8007eb4:	af00      	add	r7, sp, #0
 8007eb6:	60f8      	str	r0, [r7, #12]
 8007eb8:	60b9      	str	r1, [r7, #8]
 8007eba:	603b      	str	r3, [r7, #0]
 8007ebc:	4613      	mov	r3, r2
 8007ebe:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8007ec0:	e025      	b.n	8007f0e <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007ec2:	683b      	ldr	r3, [r7, #0]
 8007ec4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007ec8:	d021      	beq.n	8007f0e <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007eca:	f7fd fa61 	bl	8005390 <HAL_GetTick>
 8007ece:	4602      	mov	r2, r0
 8007ed0:	69bb      	ldr	r3, [r7, #24]
 8007ed2:	1ad3      	subs	r3, r2, r3
 8007ed4:	683a      	ldr	r2, [r7, #0]
 8007ed6:	429a      	cmp	r2, r3
 8007ed8:	d302      	bcc.n	8007ee0 <I2C_WaitOnFlagUntilTimeout+0x30>
 8007eda:	683b      	ldr	r3, [r7, #0]
 8007edc:	2b00      	cmp	r3, #0
 8007ede:	d116      	bne.n	8007f0e <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 8007ee0:	68fb      	ldr	r3, [r7, #12]
 8007ee2:	2200      	movs	r2, #0
 8007ee4:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 8007ee6:	68fb      	ldr	r3, [r7, #12]
 8007ee8:	2220      	movs	r2, #32
 8007eea:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 8007eee:	68fb      	ldr	r3, [r7, #12]
 8007ef0:	2200      	movs	r2, #0
 8007ef2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8007ef6:	68fb      	ldr	r3, [r7, #12]
 8007ef8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007efa:	f043 0220 	orr.w	r2, r3, #32
 8007efe:	68fb      	ldr	r3, [r7, #12]
 8007f00:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8007f02:	68fb      	ldr	r3, [r7, #12]
 8007f04:	2200      	movs	r2, #0
 8007f06:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8007f0a:	2301      	movs	r3, #1
 8007f0c:	e023      	b.n	8007f56 <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8007f0e:	68bb      	ldr	r3, [r7, #8]
 8007f10:	0c1b      	lsrs	r3, r3, #16
 8007f12:	b2db      	uxtb	r3, r3
 8007f14:	2b01      	cmp	r3, #1
 8007f16:	d10d      	bne.n	8007f34 <I2C_WaitOnFlagUntilTimeout+0x84>
 8007f18:	68fb      	ldr	r3, [r7, #12]
 8007f1a:	681b      	ldr	r3, [r3, #0]
 8007f1c:	695b      	ldr	r3, [r3, #20]
 8007f1e:	43da      	mvns	r2, r3
 8007f20:	68bb      	ldr	r3, [r7, #8]
 8007f22:	4013      	ands	r3, r2
 8007f24:	b29b      	uxth	r3, r3
 8007f26:	2b00      	cmp	r3, #0
 8007f28:	bf0c      	ite	eq
 8007f2a:	2301      	moveq	r3, #1
 8007f2c:	2300      	movne	r3, #0
 8007f2e:	b2db      	uxtb	r3, r3
 8007f30:	461a      	mov	r2, r3
 8007f32:	e00c      	b.n	8007f4e <I2C_WaitOnFlagUntilTimeout+0x9e>
 8007f34:	68fb      	ldr	r3, [r7, #12]
 8007f36:	681b      	ldr	r3, [r3, #0]
 8007f38:	699b      	ldr	r3, [r3, #24]
 8007f3a:	43da      	mvns	r2, r3
 8007f3c:	68bb      	ldr	r3, [r7, #8]
 8007f3e:	4013      	ands	r3, r2
 8007f40:	b29b      	uxth	r3, r3
 8007f42:	2b00      	cmp	r3, #0
 8007f44:	bf0c      	ite	eq
 8007f46:	2301      	moveq	r3, #1
 8007f48:	2300      	movne	r3, #0
 8007f4a:	b2db      	uxtb	r3, r3
 8007f4c:	461a      	mov	r2, r3
 8007f4e:	79fb      	ldrb	r3, [r7, #7]
 8007f50:	429a      	cmp	r2, r3
 8007f52:	d0b6      	beq.n	8007ec2 <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8007f54:	2300      	movs	r3, #0
}
 8007f56:	4618      	mov	r0, r3
 8007f58:	3710      	adds	r7, #16
 8007f5a:	46bd      	mov	sp, r7
 8007f5c:	bd80      	pop	{r7, pc}

08007f5e <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8007f5e:	b580      	push	{r7, lr}
 8007f60:	b084      	sub	sp, #16
 8007f62:	af00      	add	r7, sp, #0
 8007f64:	60f8      	str	r0, [r7, #12]
 8007f66:	60b9      	str	r1, [r7, #8]
 8007f68:	607a      	str	r2, [r7, #4]
 8007f6a:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8007f6c:	e051      	b.n	8008012 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8007f6e:	68fb      	ldr	r3, [r7, #12]
 8007f70:	681b      	ldr	r3, [r3, #0]
 8007f72:	695b      	ldr	r3, [r3, #20]
 8007f74:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8007f78:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8007f7c:	d123      	bne.n	8007fc6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007f7e:	68fb      	ldr	r3, [r7, #12]
 8007f80:	681b      	ldr	r3, [r3, #0]
 8007f82:	681a      	ldr	r2, [r3, #0]
 8007f84:	68fb      	ldr	r3, [r7, #12]
 8007f86:	681b      	ldr	r3, [r3, #0]
 8007f88:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8007f8c:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8007f8e:	68fb      	ldr	r3, [r7, #12]
 8007f90:	681b      	ldr	r3, [r3, #0]
 8007f92:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8007f96:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8007f98:	68fb      	ldr	r3, [r7, #12]
 8007f9a:	2200      	movs	r2, #0
 8007f9c:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8007f9e:	68fb      	ldr	r3, [r7, #12]
 8007fa0:	2220      	movs	r2, #32
 8007fa2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8007fa6:	68fb      	ldr	r3, [r7, #12]
 8007fa8:	2200      	movs	r2, #0
 8007faa:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8007fae:	68fb      	ldr	r3, [r7, #12]
 8007fb0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007fb2:	f043 0204 	orr.w	r2, r3, #4
 8007fb6:	68fb      	ldr	r3, [r7, #12]
 8007fb8:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8007fba:	68fb      	ldr	r3, [r7, #12]
 8007fbc:	2200      	movs	r2, #0
 8007fbe:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8007fc2:	2301      	movs	r3, #1
 8007fc4:	e046      	b.n	8008054 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007fc6:	687b      	ldr	r3, [r7, #4]
 8007fc8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007fcc:	d021      	beq.n	8008012 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007fce:	f7fd f9df 	bl	8005390 <HAL_GetTick>
 8007fd2:	4602      	mov	r2, r0
 8007fd4:	683b      	ldr	r3, [r7, #0]
 8007fd6:	1ad3      	subs	r3, r2, r3
 8007fd8:	687a      	ldr	r2, [r7, #4]
 8007fda:	429a      	cmp	r2, r3
 8007fdc:	d302      	bcc.n	8007fe4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8007fde:	687b      	ldr	r3, [r7, #4]
 8007fe0:	2b00      	cmp	r3, #0
 8007fe2:	d116      	bne.n	8008012 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8007fe4:	68fb      	ldr	r3, [r7, #12]
 8007fe6:	2200      	movs	r2, #0
 8007fe8:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8007fea:	68fb      	ldr	r3, [r7, #12]
 8007fec:	2220      	movs	r2, #32
 8007fee:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8007ff2:	68fb      	ldr	r3, [r7, #12]
 8007ff4:	2200      	movs	r2, #0
 8007ff6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8007ffa:	68fb      	ldr	r3, [r7, #12]
 8007ffc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007ffe:	f043 0220 	orr.w	r2, r3, #32
 8008002:	68fb      	ldr	r3, [r7, #12]
 8008004:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8008006:	68fb      	ldr	r3, [r7, #12]
 8008008:	2200      	movs	r2, #0
 800800a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800800e:	2301      	movs	r3, #1
 8008010:	e020      	b.n	8008054 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8008012:	68bb      	ldr	r3, [r7, #8]
 8008014:	0c1b      	lsrs	r3, r3, #16
 8008016:	b2db      	uxtb	r3, r3
 8008018:	2b01      	cmp	r3, #1
 800801a:	d10c      	bne.n	8008036 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 800801c:	68fb      	ldr	r3, [r7, #12]
 800801e:	681b      	ldr	r3, [r3, #0]
 8008020:	695b      	ldr	r3, [r3, #20]
 8008022:	43da      	mvns	r2, r3
 8008024:	68bb      	ldr	r3, [r7, #8]
 8008026:	4013      	ands	r3, r2
 8008028:	b29b      	uxth	r3, r3
 800802a:	2b00      	cmp	r3, #0
 800802c:	bf14      	ite	ne
 800802e:	2301      	movne	r3, #1
 8008030:	2300      	moveq	r3, #0
 8008032:	b2db      	uxtb	r3, r3
 8008034:	e00b      	b.n	800804e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 8008036:	68fb      	ldr	r3, [r7, #12]
 8008038:	681b      	ldr	r3, [r3, #0]
 800803a:	699b      	ldr	r3, [r3, #24]
 800803c:	43da      	mvns	r2, r3
 800803e:	68bb      	ldr	r3, [r7, #8]
 8008040:	4013      	ands	r3, r2
 8008042:	b29b      	uxth	r3, r3
 8008044:	2b00      	cmp	r3, #0
 8008046:	bf14      	ite	ne
 8008048:	2301      	movne	r3, #1
 800804a:	2300      	moveq	r3, #0
 800804c:	b2db      	uxtb	r3, r3
 800804e:	2b00      	cmp	r3, #0
 8008050:	d18d      	bne.n	8007f6e <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 8008052:	2300      	movs	r3, #0
}
 8008054:	4618      	mov	r0, r3
 8008056:	3710      	adds	r7, #16
 8008058:	46bd      	mov	sp, r7
 800805a:	bd80      	pop	{r7, pc}

0800805c <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800805c:	b580      	push	{r7, lr}
 800805e:	b084      	sub	sp, #16
 8008060:	af00      	add	r7, sp, #0
 8008062:	60f8      	str	r0, [r7, #12]
 8008064:	60b9      	str	r1, [r7, #8]
 8008066:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8008068:	e02d      	b.n	80080c6 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 800806a:	68f8      	ldr	r0, [r7, #12]
 800806c:	f000 f8ce 	bl	800820c <I2C_IsAcknowledgeFailed>
 8008070:	4603      	mov	r3, r0
 8008072:	2b00      	cmp	r3, #0
 8008074:	d001      	beq.n	800807a <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8008076:	2301      	movs	r3, #1
 8008078:	e02d      	b.n	80080d6 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800807a:	68bb      	ldr	r3, [r7, #8]
 800807c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008080:	d021      	beq.n	80080c6 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8008082:	f7fd f985 	bl	8005390 <HAL_GetTick>
 8008086:	4602      	mov	r2, r0
 8008088:	687b      	ldr	r3, [r7, #4]
 800808a:	1ad3      	subs	r3, r2, r3
 800808c:	68ba      	ldr	r2, [r7, #8]
 800808e:	429a      	cmp	r2, r3
 8008090:	d302      	bcc.n	8008098 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8008092:	68bb      	ldr	r3, [r7, #8]
 8008094:	2b00      	cmp	r3, #0
 8008096:	d116      	bne.n	80080c6 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8008098:	68fb      	ldr	r3, [r7, #12]
 800809a:	2200      	movs	r2, #0
 800809c:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 800809e:	68fb      	ldr	r3, [r7, #12]
 80080a0:	2220      	movs	r2, #32
 80080a2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80080a6:	68fb      	ldr	r3, [r7, #12]
 80080a8:	2200      	movs	r2, #0
 80080aa:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80080ae:	68fb      	ldr	r3, [r7, #12]
 80080b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80080b2:	f043 0220 	orr.w	r2, r3, #32
 80080b6:	68fb      	ldr	r3, [r7, #12]
 80080b8:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80080ba:	68fb      	ldr	r3, [r7, #12]
 80080bc:	2200      	movs	r2, #0
 80080be:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 80080c2:	2301      	movs	r3, #1
 80080c4:	e007      	b.n	80080d6 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80080c6:	68fb      	ldr	r3, [r7, #12]
 80080c8:	681b      	ldr	r3, [r3, #0]
 80080ca:	695b      	ldr	r3, [r3, #20]
 80080cc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80080d0:	2b80      	cmp	r3, #128	; 0x80
 80080d2:	d1ca      	bne.n	800806a <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80080d4:	2300      	movs	r3, #0
}
 80080d6:	4618      	mov	r0, r3
 80080d8:	3710      	adds	r7, #16
 80080da:	46bd      	mov	sp, r7
 80080dc:	bd80      	pop	{r7, pc}

080080de <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80080de:	b580      	push	{r7, lr}
 80080e0:	b084      	sub	sp, #16
 80080e2:	af00      	add	r7, sp, #0
 80080e4:	60f8      	str	r0, [r7, #12]
 80080e6:	60b9      	str	r1, [r7, #8]
 80080e8:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80080ea:	e02d      	b.n	8008148 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80080ec:	68f8      	ldr	r0, [r7, #12]
 80080ee:	f000 f88d 	bl	800820c <I2C_IsAcknowledgeFailed>
 80080f2:	4603      	mov	r3, r0
 80080f4:	2b00      	cmp	r3, #0
 80080f6:	d001      	beq.n	80080fc <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80080f8:	2301      	movs	r3, #1
 80080fa:	e02d      	b.n	8008158 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80080fc:	68bb      	ldr	r3, [r7, #8]
 80080fe:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008102:	d021      	beq.n	8008148 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8008104:	f7fd f944 	bl	8005390 <HAL_GetTick>
 8008108:	4602      	mov	r2, r0
 800810a:	687b      	ldr	r3, [r7, #4]
 800810c:	1ad3      	subs	r3, r2, r3
 800810e:	68ba      	ldr	r2, [r7, #8]
 8008110:	429a      	cmp	r2, r3
 8008112:	d302      	bcc.n	800811a <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8008114:	68bb      	ldr	r3, [r7, #8]
 8008116:	2b00      	cmp	r3, #0
 8008118:	d116      	bne.n	8008148 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 800811a:	68fb      	ldr	r3, [r7, #12]
 800811c:	2200      	movs	r2, #0
 800811e:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8008120:	68fb      	ldr	r3, [r7, #12]
 8008122:	2220      	movs	r2, #32
 8008124:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8008128:	68fb      	ldr	r3, [r7, #12]
 800812a:	2200      	movs	r2, #0
 800812c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8008130:	68fb      	ldr	r3, [r7, #12]
 8008132:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008134:	f043 0220 	orr.w	r2, r3, #32
 8008138:	68fb      	ldr	r3, [r7, #12]
 800813a:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800813c:	68fb      	ldr	r3, [r7, #12]
 800813e:	2200      	movs	r2, #0
 8008140:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8008144:	2301      	movs	r3, #1
 8008146:	e007      	b.n	8008158 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8008148:	68fb      	ldr	r3, [r7, #12]
 800814a:	681b      	ldr	r3, [r3, #0]
 800814c:	695b      	ldr	r3, [r3, #20]
 800814e:	f003 0304 	and.w	r3, r3, #4
 8008152:	2b04      	cmp	r3, #4
 8008154:	d1ca      	bne.n	80080ec <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8008156:	2300      	movs	r3, #0
}
 8008158:	4618      	mov	r0, r3
 800815a:	3710      	adds	r7, #16
 800815c:	46bd      	mov	sp, r7
 800815e:	bd80      	pop	{r7, pc}

08008160 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8008160:	b580      	push	{r7, lr}
 8008162:	b084      	sub	sp, #16
 8008164:	af00      	add	r7, sp, #0
 8008166:	60f8      	str	r0, [r7, #12]
 8008168:	60b9      	str	r1, [r7, #8]
 800816a:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 800816c:	e042      	b.n	80081f4 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 800816e:	68fb      	ldr	r3, [r7, #12]
 8008170:	681b      	ldr	r3, [r3, #0]
 8008172:	695b      	ldr	r3, [r3, #20]
 8008174:	f003 0310 	and.w	r3, r3, #16
 8008178:	2b10      	cmp	r3, #16
 800817a:	d119      	bne.n	80081b0 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800817c:	68fb      	ldr	r3, [r7, #12]
 800817e:	681b      	ldr	r3, [r3, #0]
 8008180:	f06f 0210 	mvn.w	r2, #16
 8008184:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8008186:	68fb      	ldr	r3, [r7, #12]
 8008188:	2200      	movs	r2, #0
 800818a:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 800818c:	68fb      	ldr	r3, [r7, #12]
 800818e:	2220      	movs	r2, #32
 8008190:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8008194:	68fb      	ldr	r3, [r7, #12]
 8008196:	2200      	movs	r2, #0
 8008198:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 800819c:	68fb      	ldr	r3, [r7, #12]
 800819e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80081a0:	68fb      	ldr	r3, [r7, #12]
 80081a2:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80081a4:	68fb      	ldr	r3, [r7, #12]
 80081a6:	2200      	movs	r2, #0
 80081a8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 80081ac:	2301      	movs	r3, #1
 80081ae:	e029      	b.n	8008204 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80081b0:	f7fd f8ee 	bl	8005390 <HAL_GetTick>
 80081b4:	4602      	mov	r2, r0
 80081b6:	687b      	ldr	r3, [r7, #4]
 80081b8:	1ad3      	subs	r3, r2, r3
 80081ba:	68ba      	ldr	r2, [r7, #8]
 80081bc:	429a      	cmp	r2, r3
 80081be:	d302      	bcc.n	80081c6 <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 80081c0:	68bb      	ldr	r3, [r7, #8]
 80081c2:	2b00      	cmp	r3, #0
 80081c4:	d116      	bne.n	80081f4 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
    {
      hi2c->PreviousState       = I2C_STATE_NONE;
 80081c6:	68fb      	ldr	r3, [r7, #12]
 80081c8:	2200      	movs	r2, #0
 80081ca:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80081cc:	68fb      	ldr	r3, [r7, #12]
 80081ce:	2220      	movs	r2, #32
 80081d0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80081d4:	68fb      	ldr	r3, [r7, #12]
 80081d6:	2200      	movs	r2, #0
 80081d8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80081dc:	68fb      	ldr	r3, [r7, #12]
 80081de:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80081e0:	f043 0220 	orr.w	r2, r3, #32
 80081e4:	68fb      	ldr	r3, [r7, #12]
 80081e6:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80081e8:	68fb      	ldr	r3, [r7, #12]
 80081ea:	2200      	movs	r2, #0
 80081ec:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 80081f0:	2301      	movs	r3, #1
 80081f2:	e007      	b.n	8008204 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 80081f4:	68fb      	ldr	r3, [r7, #12]
 80081f6:	681b      	ldr	r3, [r3, #0]
 80081f8:	695b      	ldr	r3, [r3, #20]
 80081fa:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80081fe:	2b40      	cmp	r3, #64	; 0x40
 8008200:	d1b5      	bne.n	800816e <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 8008202:	2300      	movs	r3, #0
}
 8008204:	4618      	mov	r0, r3
 8008206:	3710      	adds	r7, #16
 8008208:	46bd      	mov	sp, r7
 800820a:	bd80      	pop	{r7, pc}

0800820c <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 800820c:	b480      	push	{r7}
 800820e:	b083      	sub	sp, #12
 8008210:	af00      	add	r7, sp, #0
 8008212:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8008214:	687b      	ldr	r3, [r7, #4]
 8008216:	681b      	ldr	r3, [r3, #0]
 8008218:	695b      	ldr	r3, [r3, #20]
 800821a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800821e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8008222:	d11b      	bne.n	800825c <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8008224:	687b      	ldr	r3, [r7, #4]
 8008226:	681b      	ldr	r3, [r3, #0]
 8008228:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 800822c:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 800822e:	687b      	ldr	r3, [r7, #4]
 8008230:	2200      	movs	r2, #0
 8008232:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8008234:	687b      	ldr	r3, [r7, #4]
 8008236:	2220      	movs	r2, #32
 8008238:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 800823c:	687b      	ldr	r3, [r7, #4]
 800823e:	2200      	movs	r2, #0
 8008240:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8008244:	687b      	ldr	r3, [r7, #4]
 8008246:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008248:	f043 0204 	orr.w	r2, r3, #4
 800824c:	687b      	ldr	r3, [r7, #4]
 800824e:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8008250:	687b      	ldr	r3, [r7, #4]
 8008252:	2200      	movs	r2, #0
 8008254:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8008258:	2301      	movs	r3, #1
 800825a:	e000      	b.n	800825e <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 800825c:	2300      	movs	r3, #0
}
 800825e:	4618      	mov	r0, r3
 8008260:	370c      	adds	r7, #12
 8008262:	46bd      	mov	sp, r7
 8008264:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008268:	4770      	bx	lr
	...

0800826c <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800826c:	b580      	push	{r7, lr}
 800826e:	b086      	sub	sp, #24
 8008270:	af00      	add	r7, sp, #0
 8008272:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8008274:	687b      	ldr	r3, [r7, #4]
 8008276:	2b00      	cmp	r3, #0
 8008278:	d101      	bne.n	800827e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800827a:	2301      	movs	r3, #1
 800827c:	e25b      	b.n	8008736 <HAL_RCC_OscConfig+0x4ca>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800827e:	687b      	ldr	r3, [r7, #4]
 8008280:	681b      	ldr	r3, [r3, #0]
 8008282:	f003 0301 	and.w	r3, r3, #1
 8008286:	2b00      	cmp	r3, #0
 8008288:	d075      	beq.n	8008376 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800828a:	4ba3      	ldr	r3, [pc, #652]	; (8008518 <HAL_RCC_OscConfig+0x2ac>)
 800828c:	689b      	ldr	r3, [r3, #8]
 800828e:	f003 030c 	and.w	r3, r3, #12
 8008292:	2b04      	cmp	r3, #4
 8008294:	d00c      	beq.n	80082b0 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8008296:	4ba0      	ldr	r3, [pc, #640]	; (8008518 <HAL_RCC_OscConfig+0x2ac>)
 8008298:	689b      	ldr	r3, [r3, #8]
 800829a:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800829e:	2b08      	cmp	r3, #8
 80082a0:	d112      	bne.n	80082c8 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80082a2:	4b9d      	ldr	r3, [pc, #628]	; (8008518 <HAL_RCC_OscConfig+0x2ac>)
 80082a4:	685b      	ldr	r3, [r3, #4]
 80082a6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80082aa:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80082ae:	d10b      	bne.n	80082c8 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80082b0:	4b99      	ldr	r3, [pc, #612]	; (8008518 <HAL_RCC_OscConfig+0x2ac>)
 80082b2:	681b      	ldr	r3, [r3, #0]
 80082b4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80082b8:	2b00      	cmp	r3, #0
 80082ba:	d05b      	beq.n	8008374 <HAL_RCC_OscConfig+0x108>
 80082bc:	687b      	ldr	r3, [r7, #4]
 80082be:	685b      	ldr	r3, [r3, #4]
 80082c0:	2b00      	cmp	r3, #0
 80082c2:	d157      	bne.n	8008374 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80082c4:	2301      	movs	r3, #1
 80082c6:	e236      	b.n	8008736 <HAL_RCC_OscConfig+0x4ca>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80082c8:	687b      	ldr	r3, [r7, #4]
 80082ca:	685b      	ldr	r3, [r3, #4]
 80082cc:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80082d0:	d106      	bne.n	80082e0 <HAL_RCC_OscConfig+0x74>
 80082d2:	4b91      	ldr	r3, [pc, #580]	; (8008518 <HAL_RCC_OscConfig+0x2ac>)
 80082d4:	681b      	ldr	r3, [r3, #0]
 80082d6:	4a90      	ldr	r2, [pc, #576]	; (8008518 <HAL_RCC_OscConfig+0x2ac>)
 80082d8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80082dc:	6013      	str	r3, [r2, #0]
 80082de:	e01d      	b.n	800831c <HAL_RCC_OscConfig+0xb0>
 80082e0:	687b      	ldr	r3, [r7, #4]
 80082e2:	685b      	ldr	r3, [r3, #4]
 80082e4:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80082e8:	d10c      	bne.n	8008304 <HAL_RCC_OscConfig+0x98>
 80082ea:	4b8b      	ldr	r3, [pc, #556]	; (8008518 <HAL_RCC_OscConfig+0x2ac>)
 80082ec:	681b      	ldr	r3, [r3, #0]
 80082ee:	4a8a      	ldr	r2, [pc, #552]	; (8008518 <HAL_RCC_OscConfig+0x2ac>)
 80082f0:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80082f4:	6013      	str	r3, [r2, #0]
 80082f6:	4b88      	ldr	r3, [pc, #544]	; (8008518 <HAL_RCC_OscConfig+0x2ac>)
 80082f8:	681b      	ldr	r3, [r3, #0]
 80082fa:	4a87      	ldr	r2, [pc, #540]	; (8008518 <HAL_RCC_OscConfig+0x2ac>)
 80082fc:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8008300:	6013      	str	r3, [r2, #0]
 8008302:	e00b      	b.n	800831c <HAL_RCC_OscConfig+0xb0>
 8008304:	4b84      	ldr	r3, [pc, #528]	; (8008518 <HAL_RCC_OscConfig+0x2ac>)
 8008306:	681b      	ldr	r3, [r3, #0]
 8008308:	4a83      	ldr	r2, [pc, #524]	; (8008518 <HAL_RCC_OscConfig+0x2ac>)
 800830a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800830e:	6013      	str	r3, [r2, #0]
 8008310:	4b81      	ldr	r3, [pc, #516]	; (8008518 <HAL_RCC_OscConfig+0x2ac>)
 8008312:	681b      	ldr	r3, [r3, #0]
 8008314:	4a80      	ldr	r2, [pc, #512]	; (8008518 <HAL_RCC_OscConfig+0x2ac>)
 8008316:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800831a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 800831c:	687b      	ldr	r3, [r7, #4]
 800831e:	685b      	ldr	r3, [r3, #4]
 8008320:	2b00      	cmp	r3, #0
 8008322:	d013      	beq.n	800834c <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8008324:	f7fd f834 	bl	8005390 <HAL_GetTick>
 8008328:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800832a:	e008      	b.n	800833e <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800832c:	f7fd f830 	bl	8005390 <HAL_GetTick>
 8008330:	4602      	mov	r2, r0
 8008332:	693b      	ldr	r3, [r7, #16]
 8008334:	1ad3      	subs	r3, r2, r3
 8008336:	2b64      	cmp	r3, #100	; 0x64
 8008338:	d901      	bls.n	800833e <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800833a:	2303      	movs	r3, #3
 800833c:	e1fb      	b.n	8008736 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800833e:	4b76      	ldr	r3, [pc, #472]	; (8008518 <HAL_RCC_OscConfig+0x2ac>)
 8008340:	681b      	ldr	r3, [r3, #0]
 8008342:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8008346:	2b00      	cmp	r3, #0
 8008348:	d0f0      	beq.n	800832c <HAL_RCC_OscConfig+0xc0>
 800834a:	e014      	b.n	8008376 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800834c:	f7fd f820 	bl	8005390 <HAL_GetTick>
 8008350:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8008352:	e008      	b.n	8008366 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8008354:	f7fd f81c 	bl	8005390 <HAL_GetTick>
 8008358:	4602      	mov	r2, r0
 800835a:	693b      	ldr	r3, [r7, #16]
 800835c:	1ad3      	subs	r3, r2, r3
 800835e:	2b64      	cmp	r3, #100	; 0x64
 8008360:	d901      	bls.n	8008366 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8008362:	2303      	movs	r3, #3
 8008364:	e1e7      	b.n	8008736 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8008366:	4b6c      	ldr	r3, [pc, #432]	; (8008518 <HAL_RCC_OscConfig+0x2ac>)
 8008368:	681b      	ldr	r3, [r3, #0]
 800836a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800836e:	2b00      	cmp	r3, #0
 8008370:	d1f0      	bne.n	8008354 <HAL_RCC_OscConfig+0xe8>
 8008372:	e000      	b.n	8008376 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8008374:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8008376:	687b      	ldr	r3, [r7, #4]
 8008378:	681b      	ldr	r3, [r3, #0]
 800837a:	f003 0302 	and.w	r3, r3, #2
 800837e:	2b00      	cmp	r3, #0
 8008380:	d063      	beq.n	800844a <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8008382:	4b65      	ldr	r3, [pc, #404]	; (8008518 <HAL_RCC_OscConfig+0x2ac>)
 8008384:	689b      	ldr	r3, [r3, #8]
 8008386:	f003 030c 	and.w	r3, r3, #12
 800838a:	2b00      	cmp	r3, #0
 800838c:	d00b      	beq.n	80083a6 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800838e:	4b62      	ldr	r3, [pc, #392]	; (8008518 <HAL_RCC_OscConfig+0x2ac>)
 8008390:	689b      	ldr	r3, [r3, #8]
 8008392:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8008396:	2b08      	cmp	r3, #8
 8008398:	d11c      	bne.n	80083d4 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800839a:	4b5f      	ldr	r3, [pc, #380]	; (8008518 <HAL_RCC_OscConfig+0x2ac>)
 800839c:	685b      	ldr	r3, [r3, #4]
 800839e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80083a2:	2b00      	cmp	r3, #0
 80083a4:	d116      	bne.n	80083d4 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80083a6:	4b5c      	ldr	r3, [pc, #368]	; (8008518 <HAL_RCC_OscConfig+0x2ac>)
 80083a8:	681b      	ldr	r3, [r3, #0]
 80083aa:	f003 0302 	and.w	r3, r3, #2
 80083ae:	2b00      	cmp	r3, #0
 80083b0:	d005      	beq.n	80083be <HAL_RCC_OscConfig+0x152>
 80083b2:	687b      	ldr	r3, [r7, #4]
 80083b4:	68db      	ldr	r3, [r3, #12]
 80083b6:	2b01      	cmp	r3, #1
 80083b8:	d001      	beq.n	80083be <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80083ba:	2301      	movs	r3, #1
 80083bc:	e1bb      	b.n	8008736 <HAL_RCC_OscConfig+0x4ca>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80083be:	4b56      	ldr	r3, [pc, #344]	; (8008518 <HAL_RCC_OscConfig+0x2ac>)
 80083c0:	681b      	ldr	r3, [r3, #0]
 80083c2:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80083c6:	687b      	ldr	r3, [r7, #4]
 80083c8:	691b      	ldr	r3, [r3, #16]
 80083ca:	00db      	lsls	r3, r3, #3
 80083cc:	4952      	ldr	r1, [pc, #328]	; (8008518 <HAL_RCC_OscConfig+0x2ac>)
 80083ce:	4313      	orrs	r3, r2
 80083d0:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80083d2:	e03a      	b.n	800844a <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 80083d4:	687b      	ldr	r3, [r7, #4]
 80083d6:	68db      	ldr	r3, [r3, #12]
 80083d8:	2b00      	cmp	r3, #0
 80083da:	d020      	beq.n	800841e <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80083dc:	4b4f      	ldr	r3, [pc, #316]	; (800851c <HAL_RCC_OscConfig+0x2b0>)
 80083de:	2201      	movs	r2, #1
 80083e0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80083e2:	f7fc ffd5 	bl	8005390 <HAL_GetTick>
 80083e6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80083e8:	e008      	b.n	80083fc <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80083ea:	f7fc ffd1 	bl	8005390 <HAL_GetTick>
 80083ee:	4602      	mov	r2, r0
 80083f0:	693b      	ldr	r3, [r7, #16]
 80083f2:	1ad3      	subs	r3, r2, r3
 80083f4:	2b02      	cmp	r3, #2
 80083f6:	d901      	bls.n	80083fc <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 80083f8:	2303      	movs	r3, #3
 80083fa:	e19c      	b.n	8008736 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80083fc:	4b46      	ldr	r3, [pc, #280]	; (8008518 <HAL_RCC_OscConfig+0x2ac>)
 80083fe:	681b      	ldr	r3, [r3, #0]
 8008400:	f003 0302 	and.w	r3, r3, #2
 8008404:	2b00      	cmp	r3, #0
 8008406:	d0f0      	beq.n	80083ea <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8008408:	4b43      	ldr	r3, [pc, #268]	; (8008518 <HAL_RCC_OscConfig+0x2ac>)
 800840a:	681b      	ldr	r3, [r3, #0]
 800840c:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8008410:	687b      	ldr	r3, [r7, #4]
 8008412:	691b      	ldr	r3, [r3, #16]
 8008414:	00db      	lsls	r3, r3, #3
 8008416:	4940      	ldr	r1, [pc, #256]	; (8008518 <HAL_RCC_OscConfig+0x2ac>)
 8008418:	4313      	orrs	r3, r2
 800841a:	600b      	str	r3, [r1, #0]
 800841c:	e015      	b.n	800844a <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800841e:	4b3f      	ldr	r3, [pc, #252]	; (800851c <HAL_RCC_OscConfig+0x2b0>)
 8008420:	2200      	movs	r2, #0
 8008422:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008424:	f7fc ffb4 	bl	8005390 <HAL_GetTick>
 8008428:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800842a:	e008      	b.n	800843e <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800842c:	f7fc ffb0 	bl	8005390 <HAL_GetTick>
 8008430:	4602      	mov	r2, r0
 8008432:	693b      	ldr	r3, [r7, #16]
 8008434:	1ad3      	subs	r3, r2, r3
 8008436:	2b02      	cmp	r3, #2
 8008438:	d901      	bls.n	800843e <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 800843a:	2303      	movs	r3, #3
 800843c:	e17b      	b.n	8008736 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800843e:	4b36      	ldr	r3, [pc, #216]	; (8008518 <HAL_RCC_OscConfig+0x2ac>)
 8008440:	681b      	ldr	r3, [r3, #0]
 8008442:	f003 0302 	and.w	r3, r3, #2
 8008446:	2b00      	cmp	r3, #0
 8008448:	d1f0      	bne.n	800842c <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800844a:	687b      	ldr	r3, [r7, #4]
 800844c:	681b      	ldr	r3, [r3, #0]
 800844e:	f003 0308 	and.w	r3, r3, #8
 8008452:	2b00      	cmp	r3, #0
 8008454:	d030      	beq.n	80084b8 <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8008456:	687b      	ldr	r3, [r7, #4]
 8008458:	695b      	ldr	r3, [r3, #20]
 800845a:	2b00      	cmp	r3, #0
 800845c:	d016      	beq.n	800848c <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800845e:	4b30      	ldr	r3, [pc, #192]	; (8008520 <HAL_RCC_OscConfig+0x2b4>)
 8008460:	2201      	movs	r2, #1
 8008462:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8008464:	f7fc ff94 	bl	8005390 <HAL_GetTick>
 8008468:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800846a:	e008      	b.n	800847e <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800846c:	f7fc ff90 	bl	8005390 <HAL_GetTick>
 8008470:	4602      	mov	r2, r0
 8008472:	693b      	ldr	r3, [r7, #16]
 8008474:	1ad3      	subs	r3, r2, r3
 8008476:	2b02      	cmp	r3, #2
 8008478:	d901      	bls.n	800847e <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 800847a:	2303      	movs	r3, #3
 800847c:	e15b      	b.n	8008736 <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800847e:	4b26      	ldr	r3, [pc, #152]	; (8008518 <HAL_RCC_OscConfig+0x2ac>)
 8008480:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8008482:	f003 0302 	and.w	r3, r3, #2
 8008486:	2b00      	cmp	r3, #0
 8008488:	d0f0      	beq.n	800846c <HAL_RCC_OscConfig+0x200>
 800848a:	e015      	b.n	80084b8 <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800848c:	4b24      	ldr	r3, [pc, #144]	; (8008520 <HAL_RCC_OscConfig+0x2b4>)
 800848e:	2200      	movs	r2, #0
 8008490:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8008492:	f7fc ff7d 	bl	8005390 <HAL_GetTick>
 8008496:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8008498:	e008      	b.n	80084ac <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800849a:	f7fc ff79 	bl	8005390 <HAL_GetTick>
 800849e:	4602      	mov	r2, r0
 80084a0:	693b      	ldr	r3, [r7, #16]
 80084a2:	1ad3      	subs	r3, r2, r3
 80084a4:	2b02      	cmp	r3, #2
 80084a6:	d901      	bls.n	80084ac <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 80084a8:	2303      	movs	r3, #3
 80084aa:	e144      	b.n	8008736 <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80084ac:	4b1a      	ldr	r3, [pc, #104]	; (8008518 <HAL_RCC_OscConfig+0x2ac>)
 80084ae:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80084b0:	f003 0302 	and.w	r3, r3, #2
 80084b4:	2b00      	cmp	r3, #0
 80084b6:	d1f0      	bne.n	800849a <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80084b8:	687b      	ldr	r3, [r7, #4]
 80084ba:	681b      	ldr	r3, [r3, #0]
 80084bc:	f003 0304 	and.w	r3, r3, #4
 80084c0:	2b00      	cmp	r3, #0
 80084c2:	f000 80a0 	beq.w	8008606 <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 80084c6:	2300      	movs	r3, #0
 80084c8:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80084ca:	4b13      	ldr	r3, [pc, #76]	; (8008518 <HAL_RCC_OscConfig+0x2ac>)
 80084cc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80084ce:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80084d2:	2b00      	cmp	r3, #0
 80084d4:	d10f      	bne.n	80084f6 <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80084d6:	2300      	movs	r3, #0
 80084d8:	60bb      	str	r3, [r7, #8]
 80084da:	4b0f      	ldr	r3, [pc, #60]	; (8008518 <HAL_RCC_OscConfig+0x2ac>)
 80084dc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80084de:	4a0e      	ldr	r2, [pc, #56]	; (8008518 <HAL_RCC_OscConfig+0x2ac>)
 80084e0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80084e4:	6413      	str	r3, [r2, #64]	; 0x40
 80084e6:	4b0c      	ldr	r3, [pc, #48]	; (8008518 <HAL_RCC_OscConfig+0x2ac>)
 80084e8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80084ea:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80084ee:	60bb      	str	r3, [r7, #8]
 80084f0:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80084f2:	2301      	movs	r3, #1
 80084f4:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80084f6:	4b0b      	ldr	r3, [pc, #44]	; (8008524 <HAL_RCC_OscConfig+0x2b8>)
 80084f8:	681b      	ldr	r3, [r3, #0]
 80084fa:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80084fe:	2b00      	cmp	r3, #0
 8008500:	d121      	bne.n	8008546 <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8008502:	4b08      	ldr	r3, [pc, #32]	; (8008524 <HAL_RCC_OscConfig+0x2b8>)
 8008504:	681b      	ldr	r3, [r3, #0]
 8008506:	4a07      	ldr	r2, [pc, #28]	; (8008524 <HAL_RCC_OscConfig+0x2b8>)
 8008508:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800850c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800850e:	f7fc ff3f 	bl	8005390 <HAL_GetTick>
 8008512:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8008514:	e011      	b.n	800853a <HAL_RCC_OscConfig+0x2ce>
 8008516:	bf00      	nop
 8008518:	40023800 	.word	0x40023800
 800851c:	42470000 	.word	0x42470000
 8008520:	42470e80 	.word	0x42470e80
 8008524:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8008528:	f7fc ff32 	bl	8005390 <HAL_GetTick>
 800852c:	4602      	mov	r2, r0
 800852e:	693b      	ldr	r3, [r7, #16]
 8008530:	1ad3      	subs	r3, r2, r3
 8008532:	2b02      	cmp	r3, #2
 8008534:	d901      	bls.n	800853a <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 8008536:	2303      	movs	r3, #3
 8008538:	e0fd      	b.n	8008736 <HAL_RCC_OscConfig+0x4ca>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800853a:	4b81      	ldr	r3, [pc, #516]	; (8008740 <HAL_RCC_OscConfig+0x4d4>)
 800853c:	681b      	ldr	r3, [r3, #0]
 800853e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008542:	2b00      	cmp	r3, #0
 8008544:	d0f0      	beq.n	8008528 <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8008546:	687b      	ldr	r3, [r7, #4]
 8008548:	689b      	ldr	r3, [r3, #8]
 800854a:	2b01      	cmp	r3, #1
 800854c:	d106      	bne.n	800855c <HAL_RCC_OscConfig+0x2f0>
 800854e:	4b7d      	ldr	r3, [pc, #500]	; (8008744 <HAL_RCC_OscConfig+0x4d8>)
 8008550:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008552:	4a7c      	ldr	r2, [pc, #496]	; (8008744 <HAL_RCC_OscConfig+0x4d8>)
 8008554:	f043 0301 	orr.w	r3, r3, #1
 8008558:	6713      	str	r3, [r2, #112]	; 0x70
 800855a:	e01c      	b.n	8008596 <HAL_RCC_OscConfig+0x32a>
 800855c:	687b      	ldr	r3, [r7, #4]
 800855e:	689b      	ldr	r3, [r3, #8]
 8008560:	2b05      	cmp	r3, #5
 8008562:	d10c      	bne.n	800857e <HAL_RCC_OscConfig+0x312>
 8008564:	4b77      	ldr	r3, [pc, #476]	; (8008744 <HAL_RCC_OscConfig+0x4d8>)
 8008566:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008568:	4a76      	ldr	r2, [pc, #472]	; (8008744 <HAL_RCC_OscConfig+0x4d8>)
 800856a:	f043 0304 	orr.w	r3, r3, #4
 800856e:	6713      	str	r3, [r2, #112]	; 0x70
 8008570:	4b74      	ldr	r3, [pc, #464]	; (8008744 <HAL_RCC_OscConfig+0x4d8>)
 8008572:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008574:	4a73      	ldr	r2, [pc, #460]	; (8008744 <HAL_RCC_OscConfig+0x4d8>)
 8008576:	f043 0301 	orr.w	r3, r3, #1
 800857a:	6713      	str	r3, [r2, #112]	; 0x70
 800857c:	e00b      	b.n	8008596 <HAL_RCC_OscConfig+0x32a>
 800857e:	4b71      	ldr	r3, [pc, #452]	; (8008744 <HAL_RCC_OscConfig+0x4d8>)
 8008580:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008582:	4a70      	ldr	r2, [pc, #448]	; (8008744 <HAL_RCC_OscConfig+0x4d8>)
 8008584:	f023 0301 	bic.w	r3, r3, #1
 8008588:	6713      	str	r3, [r2, #112]	; 0x70
 800858a:	4b6e      	ldr	r3, [pc, #440]	; (8008744 <HAL_RCC_OscConfig+0x4d8>)
 800858c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800858e:	4a6d      	ldr	r2, [pc, #436]	; (8008744 <HAL_RCC_OscConfig+0x4d8>)
 8008590:	f023 0304 	bic.w	r3, r3, #4
 8008594:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8008596:	687b      	ldr	r3, [r7, #4]
 8008598:	689b      	ldr	r3, [r3, #8]
 800859a:	2b00      	cmp	r3, #0
 800859c:	d015      	beq.n	80085ca <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800859e:	f7fc fef7 	bl	8005390 <HAL_GetTick>
 80085a2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80085a4:	e00a      	b.n	80085bc <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80085a6:	f7fc fef3 	bl	8005390 <HAL_GetTick>
 80085aa:	4602      	mov	r2, r0
 80085ac:	693b      	ldr	r3, [r7, #16]
 80085ae:	1ad3      	subs	r3, r2, r3
 80085b0:	f241 3288 	movw	r2, #5000	; 0x1388
 80085b4:	4293      	cmp	r3, r2
 80085b6:	d901      	bls.n	80085bc <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 80085b8:	2303      	movs	r3, #3
 80085ba:	e0bc      	b.n	8008736 <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80085bc:	4b61      	ldr	r3, [pc, #388]	; (8008744 <HAL_RCC_OscConfig+0x4d8>)
 80085be:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80085c0:	f003 0302 	and.w	r3, r3, #2
 80085c4:	2b00      	cmp	r3, #0
 80085c6:	d0ee      	beq.n	80085a6 <HAL_RCC_OscConfig+0x33a>
 80085c8:	e014      	b.n	80085f4 <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80085ca:	f7fc fee1 	bl	8005390 <HAL_GetTick>
 80085ce:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80085d0:	e00a      	b.n	80085e8 <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80085d2:	f7fc fedd 	bl	8005390 <HAL_GetTick>
 80085d6:	4602      	mov	r2, r0
 80085d8:	693b      	ldr	r3, [r7, #16]
 80085da:	1ad3      	subs	r3, r2, r3
 80085dc:	f241 3288 	movw	r2, #5000	; 0x1388
 80085e0:	4293      	cmp	r3, r2
 80085e2:	d901      	bls.n	80085e8 <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 80085e4:	2303      	movs	r3, #3
 80085e6:	e0a6      	b.n	8008736 <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80085e8:	4b56      	ldr	r3, [pc, #344]	; (8008744 <HAL_RCC_OscConfig+0x4d8>)
 80085ea:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80085ec:	f003 0302 	and.w	r3, r3, #2
 80085f0:	2b00      	cmp	r3, #0
 80085f2:	d1ee      	bne.n	80085d2 <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80085f4:	7dfb      	ldrb	r3, [r7, #23]
 80085f6:	2b01      	cmp	r3, #1
 80085f8:	d105      	bne.n	8008606 <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80085fa:	4b52      	ldr	r3, [pc, #328]	; (8008744 <HAL_RCC_OscConfig+0x4d8>)
 80085fc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80085fe:	4a51      	ldr	r2, [pc, #324]	; (8008744 <HAL_RCC_OscConfig+0x4d8>)
 8008600:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8008604:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8008606:	687b      	ldr	r3, [r7, #4]
 8008608:	699b      	ldr	r3, [r3, #24]
 800860a:	2b00      	cmp	r3, #0
 800860c:	f000 8092 	beq.w	8008734 <HAL_RCC_OscConfig+0x4c8>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8008610:	4b4c      	ldr	r3, [pc, #304]	; (8008744 <HAL_RCC_OscConfig+0x4d8>)
 8008612:	689b      	ldr	r3, [r3, #8]
 8008614:	f003 030c 	and.w	r3, r3, #12
 8008618:	2b08      	cmp	r3, #8
 800861a:	d05c      	beq.n	80086d6 <HAL_RCC_OscConfig+0x46a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800861c:	687b      	ldr	r3, [r7, #4]
 800861e:	699b      	ldr	r3, [r3, #24]
 8008620:	2b02      	cmp	r3, #2
 8008622:	d141      	bne.n	80086a8 <HAL_RCC_OscConfig+0x43c>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8008624:	4b48      	ldr	r3, [pc, #288]	; (8008748 <HAL_RCC_OscConfig+0x4dc>)
 8008626:	2200      	movs	r2, #0
 8008628:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800862a:	f7fc feb1 	bl	8005390 <HAL_GetTick>
 800862e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8008630:	e008      	b.n	8008644 <HAL_RCC_OscConfig+0x3d8>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8008632:	f7fc fead 	bl	8005390 <HAL_GetTick>
 8008636:	4602      	mov	r2, r0
 8008638:	693b      	ldr	r3, [r7, #16]
 800863a:	1ad3      	subs	r3, r2, r3
 800863c:	2b02      	cmp	r3, #2
 800863e:	d901      	bls.n	8008644 <HAL_RCC_OscConfig+0x3d8>
          {
            return HAL_TIMEOUT;
 8008640:	2303      	movs	r3, #3
 8008642:	e078      	b.n	8008736 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8008644:	4b3f      	ldr	r3, [pc, #252]	; (8008744 <HAL_RCC_OscConfig+0x4d8>)
 8008646:	681b      	ldr	r3, [r3, #0]
 8008648:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800864c:	2b00      	cmp	r3, #0
 800864e:	d1f0      	bne.n	8008632 <HAL_RCC_OscConfig+0x3c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8008650:	687b      	ldr	r3, [r7, #4]
 8008652:	69da      	ldr	r2, [r3, #28]
 8008654:	687b      	ldr	r3, [r7, #4]
 8008656:	6a1b      	ldr	r3, [r3, #32]
 8008658:	431a      	orrs	r2, r3
 800865a:	687b      	ldr	r3, [r7, #4]
 800865c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800865e:	019b      	lsls	r3, r3, #6
 8008660:	431a      	orrs	r2, r3
 8008662:	687b      	ldr	r3, [r7, #4]
 8008664:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008666:	085b      	lsrs	r3, r3, #1
 8008668:	3b01      	subs	r3, #1
 800866a:	041b      	lsls	r3, r3, #16
 800866c:	431a      	orrs	r2, r3
 800866e:	687b      	ldr	r3, [r7, #4]
 8008670:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008672:	061b      	lsls	r3, r3, #24
 8008674:	4933      	ldr	r1, [pc, #204]	; (8008744 <HAL_RCC_OscConfig+0x4d8>)
 8008676:	4313      	orrs	r3, r2
 8008678:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800867a:	4b33      	ldr	r3, [pc, #204]	; (8008748 <HAL_RCC_OscConfig+0x4dc>)
 800867c:	2201      	movs	r2, #1
 800867e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8008680:	f7fc fe86 	bl	8005390 <HAL_GetTick>
 8008684:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8008686:	e008      	b.n	800869a <HAL_RCC_OscConfig+0x42e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8008688:	f7fc fe82 	bl	8005390 <HAL_GetTick>
 800868c:	4602      	mov	r2, r0
 800868e:	693b      	ldr	r3, [r7, #16]
 8008690:	1ad3      	subs	r3, r2, r3
 8008692:	2b02      	cmp	r3, #2
 8008694:	d901      	bls.n	800869a <HAL_RCC_OscConfig+0x42e>
          {
            return HAL_TIMEOUT;
 8008696:	2303      	movs	r3, #3
 8008698:	e04d      	b.n	8008736 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800869a:	4b2a      	ldr	r3, [pc, #168]	; (8008744 <HAL_RCC_OscConfig+0x4d8>)
 800869c:	681b      	ldr	r3, [r3, #0]
 800869e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80086a2:	2b00      	cmp	r3, #0
 80086a4:	d0f0      	beq.n	8008688 <HAL_RCC_OscConfig+0x41c>
 80086a6:	e045      	b.n	8008734 <HAL_RCC_OscConfig+0x4c8>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80086a8:	4b27      	ldr	r3, [pc, #156]	; (8008748 <HAL_RCC_OscConfig+0x4dc>)
 80086aa:	2200      	movs	r2, #0
 80086ac:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80086ae:	f7fc fe6f 	bl	8005390 <HAL_GetTick>
 80086b2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80086b4:	e008      	b.n	80086c8 <HAL_RCC_OscConfig+0x45c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80086b6:	f7fc fe6b 	bl	8005390 <HAL_GetTick>
 80086ba:	4602      	mov	r2, r0
 80086bc:	693b      	ldr	r3, [r7, #16]
 80086be:	1ad3      	subs	r3, r2, r3
 80086c0:	2b02      	cmp	r3, #2
 80086c2:	d901      	bls.n	80086c8 <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 80086c4:	2303      	movs	r3, #3
 80086c6:	e036      	b.n	8008736 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80086c8:	4b1e      	ldr	r3, [pc, #120]	; (8008744 <HAL_RCC_OscConfig+0x4d8>)
 80086ca:	681b      	ldr	r3, [r3, #0]
 80086cc:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80086d0:	2b00      	cmp	r3, #0
 80086d2:	d1f0      	bne.n	80086b6 <HAL_RCC_OscConfig+0x44a>
 80086d4:	e02e      	b.n	8008734 <HAL_RCC_OscConfig+0x4c8>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80086d6:	687b      	ldr	r3, [r7, #4]
 80086d8:	699b      	ldr	r3, [r3, #24]
 80086da:	2b01      	cmp	r3, #1
 80086dc:	d101      	bne.n	80086e2 <HAL_RCC_OscConfig+0x476>
      {
        return HAL_ERROR;
 80086de:	2301      	movs	r3, #1
 80086e0:	e029      	b.n	8008736 <HAL_RCC_OscConfig+0x4ca>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80086e2:	4b18      	ldr	r3, [pc, #96]	; (8008744 <HAL_RCC_OscConfig+0x4d8>)
 80086e4:	685b      	ldr	r3, [r3, #4]
 80086e6:	60fb      	str	r3, [r7, #12]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80086e8:	68fb      	ldr	r3, [r7, #12]
 80086ea:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 80086ee:	687b      	ldr	r3, [r7, #4]
 80086f0:	69db      	ldr	r3, [r3, #28]
 80086f2:	429a      	cmp	r2, r3
 80086f4:	d11c      	bne.n	8008730 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 80086f6:	68fb      	ldr	r3, [r7, #12]
 80086f8:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 80086fc:	687b      	ldr	r3, [r7, #4]
 80086fe:	6a1b      	ldr	r3, [r3, #32]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8008700:	429a      	cmp	r2, r3
 8008702:	d115      	bne.n	8008730 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 8008704:	68fa      	ldr	r2, [r7, #12]
 8008706:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 800870a:	4013      	ands	r3, r2
 800870c:	687a      	ldr	r2, [r7, #4]
 800870e:	6a52      	ldr	r2, [r2, #36]	; 0x24
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8008710:	4293      	cmp	r3, r2
 8008712:	d10d      	bne.n	8008730 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8008714:	68fb      	ldr	r3, [r7, #12]
 8008716:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 800871a:	687b      	ldr	r3, [r7, #4]
 800871c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 800871e:	429a      	cmp	r2, r3
 8008720:	d106      	bne.n	8008730 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ))
 8008722:	68fb      	ldr	r3, [r7, #12]
 8008724:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8008728:	687b      	ldr	r3, [r7, #4]
 800872a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 800872c:	429a      	cmp	r2, r3
 800872e:	d001      	beq.n	8008734 <HAL_RCC_OscConfig+0x4c8>
        {
          return HAL_ERROR;
 8008730:	2301      	movs	r3, #1
 8008732:	e000      	b.n	8008736 <HAL_RCC_OscConfig+0x4ca>
        }
      }
    }
  }
  return HAL_OK;
 8008734:	2300      	movs	r3, #0
}
 8008736:	4618      	mov	r0, r3
 8008738:	3718      	adds	r7, #24
 800873a:	46bd      	mov	sp, r7
 800873c:	bd80      	pop	{r7, pc}
 800873e:	bf00      	nop
 8008740:	40007000 	.word	0x40007000
 8008744:	40023800 	.word	0x40023800
 8008748:	42470060 	.word	0x42470060

0800874c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800874c:	b580      	push	{r7, lr}
 800874e:	b084      	sub	sp, #16
 8008750:	af00      	add	r7, sp, #0
 8008752:	6078      	str	r0, [r7, #4]
 8008754:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8008756:	687b      	ldr	r3, [r7, #4]
 8008758:	2b00      	cmp	r3, #0
 800875a:	d101      	bne.n	8008760 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800875c:	2301      	movs	r3, #1
 800875e:	e0cc      	b.n	80088fa <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8008760:	4b68      	ldr	r3, [pc, #416]	; (8008904 <HAL_RCC_ClockConfig+0x1b8>)
 8008762:	681b      	ldr	r3, [r3, #0]
 8008764:	f003 030f 	and.w	r3, r3, #15
 8008768:	683a      	ldr	r2, [r7, #0]
 800876a:	429a      	cmp	r2, r3
 800876c:	d90c      	bls.n	8008788 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800876e:	4b65      	ldr	r3, [pc, #404]	; (8008904 <HAL_RCC_ClockConfig+0x1b8>)
 8008770:	683a      	ldr	r2, [r7, #0]
 8008772:	b2d2      	uxtb	r2, r2
 8008774:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8008776:	4b63      	ldr	r3, [pc, #396]	; (8008904 <HAL_RCC_ClockConfig+0x1b8>)
 8008778:	681b      	ldr	r3, [r3, #0]
 800877a:	f003 030f 	and.w	r3, r3, #15
 800877e:	683a      	ldr	r2, [r7, #0]
 8008780:	429a      	cmp	r2, r3
 8008782:	d001      	beq.n	8008788 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8008784:	2301      	movs	r3, #1
 8008786:	e0b8      	b.n	80088fa <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8008788:	687b      	ldr	r3, [r7, #4]
 800878a:	681b      	ldr	r3, [r3, #0]
 800878c:	f003 0302 	and.w	r3, r3, #2
 8008790:	2b00      	cmp	r3, #0
 8008792:	d020      	beq.n	80087d6 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8008794:	687b      	ldr	r3, [r7, #4]
 8008796:	681b      	ldr	r3, [r3, #0]
 8008798:	f003 0304 	and.w	r3, r3, #4
 800879c:	2b00      	cmp	r3, #0
 800879e:	d005      	beq.n	80087ac <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80087a0:	4b59      	ldr	r3, [pc, #356]	; (8008908 <HAL_RCC_ClockConfig+0x1bc>)
 80087a2:	689b      	ldr	r3, [r3, #8]
 80087a4:	4a58      	ldr	r2, [pc, #352]	; (8008908 <HAL_RCC_ClockConfig+0x1bc>)
 80087a6:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 80087aa:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80087ac:	687b      	ldr	r3, [r7, #4]
 80087ae:	681b      	ldr	r3, [r3, #0]
 80087b0:	f003 0308 	and.w	r3, r3, #8
 80087b4:	2b00      	cmp	r3, #0
 80087b6:	d005      	beq.n	80087c4 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80087b8:	4b53      	ldr	r3, [pc, #332]	; (8008908 <HAL_RCC_ClockConfig+0x1bc>)
 80087ba:	689b      	ldr	r3, [r3, #8]
 80087bc:	4a52      	ldr	r2, [pc, #328]	; (8008908 <HAL_RCC_ClockConfig+0x1bc>)
 80087be:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 80087c2:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80087c4:	4b50      	ldr	r3, [pc, #320]	; (8008908 <HAL_RCC_ClockConfig+0x1bc>)
 80087c6:	689b      	ldr	r3, [r3, #8]
 80087c8:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80087cc:	687b      	ldr	r3, [r7, #4]
 80087ce:	689b      	ldr	r3, [r3, #8]
 80087d0:	494d      	ldr	r1, [pc, #308]	; (8008908 <HAL_RCC_ClockConfig+0x1bc>)
 80087d2:	4313      	orrs	r3, r2
 80087d4:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80087d6:	687b      	ldr	r3, [r7, #4]
 80087d8:	681b      	ldr	r3, [r3, #0]
 80087da:	f003 0301 	and.w	r3, r3, #1
 80087de:	2b00      	cmp	r3, #0
 80087e0:	d044      	beq.n	800886c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80087e2:	687b      	ldr	r3, [r7, #4]
 80087e4:	685b      	ldr	r3, [r3, #4]
 80087e6:	2b01      	cmp	r3, #1
 80087e8:	d107      	bne.n	80087fa <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80087ea:	4b47      	ldr	r3, [pc, #284]	; (8008908 <HAL_RCC_ClockConfig+0x1bc>)
 80087ec:	681b      	ldr	r3, [r3, #0]
 80087ee:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80087f2:	2b00      	cmp	r3, #0
 80087f4:	d119      	bne.n	800882a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80087f6:	2301      	movs	r3, #1
 80087f8:	e07f      	b.n	80088fa <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80087fa:	687b      	ldr	r3, [r7, #4]
 80087fc:	685b      	ldr	r3, [r3, #4]
 80087fe:	2b02      	cmp	r3, #2
 8008800:	d003      	beq.n	800880a <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8008802:	687b      	ldr	r3, [r7, #4]
 8008804:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8008806:	2b03      	cmp	r3, #3
 8008808:	d107      	bne.n	800881a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800880a:	4b3f      	ldr	r3, [pc, #252]	; (8008908 <HAL_RCC_ClockConfig+0x1bc>)
 800880c:	681b      	ldr	r3, [r3, #0]
 800880e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8008812:	2b00      	cmp	r3, #0
 8008814:	d109      	bne.n	800882a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8008816:	2301      	movs	r3, #1
 8008818:	e06f      	b.n	80088fa <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800881a:	4b3b      	ldr	r3, [pc, #236]	; (8008908 <HAL_RCC_ClockConfig+0x1bc>)
 800881c:	681b      	ldr	r3, [r3, #0]
 800881e:	f003 0302 	and.w	r3, r3, #2
 8008822:	2b00      	cmp	r3, #0
 8008824:	d101      	bne.n	800882a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8008826:	2301      	movs	r3, #1
 8008828:	e067      	b.n	80088fa <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800882a:	4b37      	ldr	r3, [pc, #220]	; (8008908 <HAL_RCC_ClockConfig+0x1bc>)
 800882c:	689b      	ldr	r3, [r3, #8]
 800882e:	f023 0203 	bic.w	r2, r3, #3
 8008832:	687b      	ldr	r3, [r7, #4]
 8008834:	685b      	ldr	r3, [r3, #4]
 8008836:	4934      	ldr	r1, [pc, #208]	; (8008908 <HAL_RCC_ClockConfig+0x1bc>)
 8008838:	4313      	orrs	r3, r2
 800883a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800883c:	f7fc fda8 	bl	8005390 <HAL_GetTick>
 8008840:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8008842:	e00a      	b.n	800885a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8008844:	f7fc fda4 	bl	8005390 <HAL_GetTick>
 8008848:	4602      	mov	r2, r0
 800884a:	68fb      	ldr	r3, [r7, #12]
 800884c:	1ad3      	subs	r3, r2, r3
 800884e:	f241 3288 	movw	r2, #5000	; 0x1388
 8008852:	4293      	cmp	r3, r2
 8008854:	d901      	bls.n	800885a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8008856:	2303      	movs	r3, #3
 8008858:	e04f      	b.n	80088fa <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800885a:	4b2b      	ldr	r3, [pc, #172]	; (8008908 <HAL_RCC_ClockConfig+0x1bc>)
 800885c:	689b      	ldr	r3, [r3, #8]
 800885e:	f003 020c 	and.w	r2, r3, #12
 8008862:	687b      	ldr	r3, [r7, #4]
 8008864:	685b      	ldr	r3, [r3, #4]
 8008866:	009b      	lsls	r3, r3, #2
 8008868:	429a      	cmp	r2, r3
 800886a:	d1eb      	bne.n	8008844 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800886c:	4b25      	ldr	r3, [pc, #148]	; (8008904 <HAL_RCC_ClockConfig+0x1b8>)
 800886e:	681b      	ldr	r3, [r3, #0]
 8008870:	f003 030f 	and.w	r3, r3, #15
 8008874:	683a      	ldr	r2, [r7, #0]
 8008876:	429a      	cmp	r2, r3
 8008878:	d20c      	bcs.n	8008894 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800887a:	4b22      	ldr	r3, [pc, #136]	; (8008904 <HAL_RCC_ClockConfig+0x1b8>)
 800887c:	683a      	ldr	r2, [r7, #0]
 800887e:	b2d2      	uxtb	r2, r2
 8008880:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8008882:	4b20      	ldr	r3, [pc, #128]	; (8008904 <HAL_RCC_ClockConfig+0x1b8>)
 8008884:	681b      	ldr	r3, [r3, #0]
 8008886:	f003 030f 	and.w	r3, r3, #15
 800888a:	683a      	ldr	r2, [r7, #0]
 800888c:	429a      	cmp	r2, r3
 800888e:	d001      	beq.n	8008894 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8008890:	2301      	movs	r3, #1
 8008892:	e032      	b.n	80088fa <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8008894:	687b      	ldr	r3, [r7, #4]
 8008896:	681b      	ldr	r3, [r3, #0]
 8008898:	f003 0304 	and.w	r3, r3, #4
 800889c:	2b00      	cmp	r3, #0
 800889e:	d008      	beq.n	80088b2 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80088a0:	4b19      	ldr	r3, [pc, #100]	; (8008908 <HAL_RCC_ClockConfig+0x1bc>)
 80088a2:	689b      	ldr	r3, [r3, #8]
 80088a4:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 80088a8:	687b      	ldr	r3, [r7, #4]
 80088aa:	68db      	ldr	r3, [r3, #12]
 80088ac:	4916      	ldr	r1, [pc, #88]	; (8008908 <HAL_RCC_ClockConfig+0x1bc>)
 80088ae:	4313      	orrs	r3, r2
 80088b0:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80088b2:	687b      	ldr	r3, [r7, #4]
 80088b4:	681b      	ldr	r3, [r3, #0]
 80088b6:	f003 0308 	and.w	r3, r3, #8
 80088ba:	2b00      	cmp	r3, #0
 80088bc:	d009      	beq.n	80088d2 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80088be:	4b12      	ldr	r3, [pc, #72]	; (8008908 <HAL_RCC_ClockConfig+0x1bc>)
 80088c0:	689b      	ldr	r3, [r3, #8]
 80088c2:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80088c6:	687b      	ldr	r3, [r7, #4]
 80088c8:	691b      	ldr	r3, [r3, #16]
 80088ca:	00db      	lsls	r3, r3, #3
 80088cc:	490e      	ldr	r1, [pc, #56]	; (8008908 <HAL_RCC_ClockConfig+0x1bc>)
 80088ce:	4313      	orrs	r3, r2
 80088d0:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80088d2:	f000 f821 	bl	8008918 <HAL_RCC_GetSysClockFreq>
 80088d6:	4601      	mov	r1, r0
 80088d8:	4b0b      	ldr	r3, [pc, #44]	; (8008908 <HAL_RCC_ClockConfig+0x1bc>)
 80088da:	689b      	ldr	r3, [r3, #8]
 80088dc:	091b      	lsrs	r3, r3, #4
 80088de:	f003 030f 	and.w	r3, r3, #15
 80088e2:	4a0a      	ldr	r2, [pc, #40]	; (800890c <HAL_RCC_ClockConfig+0x1c0>)
 80088e4:	5cd3      	ldrb	r3, [r2, r3]
 80088e6:	fa21 f303 	lsr.w	r3, r1, r3
 80088ea:	4a09      	ldr	r2, [pc, #36]	; (8008910 <HAL_RCC_ClockConfig+0x1c4>)
 80088ec:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 80088ee:	4b09      	ldr	r3, [pc, #36]	; (8008914 <HAL_RCC_ClockConfig+0x1c8>)
 80088f0:	681b      	ldr	r3, [r3, #0]
 80088f2:	4618      	mov	r0, r3
 80088f4:	f7fc fd08 	bl	8005308 <HAL_InitTick>

  return HAL_OK;
 80088f8:	2300      	movs	r3, #0
}
 80088fa:	4618      	mov	r0, r3
 80088fc:	3710      	adds	r7, #16
 80088fe:	46bd      	mov	sp, r7
 8008900:	bd80      	pop	{r7, pc}
 8008902:	bf00      	nop
 8008904:	40023c00 	.word	0x40023c00
 8008908:	40023800 	.word	0x40023800
 800890c:	0800d2cc 	.word	0x0800d2cc
 8008910:	20000004 	.word	0x20000004
 8008914:	2000008c 	.word	0x2000008c

08008918 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8008918:	b5f0      	push	{r4, r5, r6, r7, lr}
 800891a:	b085      	sub	sp, #20
 800891c:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 800891e:	2300      	movs	r3, #0
 8008920:	607b      	str	r3, [r7, #4]
 8008922:	2300      	movs	r3, #0
 8008924:	60fb      	str	r3, [r7, #12]
 8008926:	2300      	movs	r3, #0
 8008928:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0U;
 800892a:	2300      	movs	r3, #0
 800892c:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800892e:	4b63      	ldr	r3, [pc, #396]	; (8008abc <HAL_RCC_GetSysClockFreq+0x1a4>)
 8008930:	689b      	ldr	r3, [r3, #8]
 8008932:	f003 030c 	and.w	r3, r3, #12
 8008936:	2b04      	cmp	r3, #4
 8008938:	d007      	beq.n	800894a <HAL_RCC_GetSysClockFreq+0x32>
 800893a:	2b08      	cmp	r3, #8
 800893c:	d008      	beq.n	8008950 <HAL_RCC_GetSysClockFreq+0x38>
 800893e:	2b00      	cmp	r3, #0
 8008940:	f040 80b4 	bne.w	8008aac <HAL_RCC_GetSysClockFreq+0x194>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8008944:	4b5e      	ldr	r3, [pc, #376]	; (8008ac0 <HAL_RCC_GetSysClockFreq+0x1a8>)
 8008946:	60bb      	str	r3, [r7, #8]
       break;
 8008948:	e0b3      	b.n	8008ab2 <HAL_RCC_GetSysClockFreq+0x19a>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800894a:	4b5e      	ldr	r3, [pc, #376]	; (8008ac4 <HAL_RCC_GetSysClockFreq+0x1ac>)
 800894c:	60bb      	str	r3, [r7, #8]
      break;
 800894e:	e0b0      	b.n	8008ab2 <HAL_RCC_GetSysClockFreq+0x19a>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8008950:	4b5a      	ldr	r3, [pc, #360]	; (8008abc <HAL_RCC_GetSysClockFreq+0x1a4>)
 8008952:	685b      	ldr	r3, [r3, #4]
 8008954:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8008958:	607b      	str	r3, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800895a:	4b58      	ldr	r3, [pc, #352]	; (8008abc <HAL_RCC_GetSysClockFreq+0x1a4>)
 800895c:	685b      	ldr	r3, [r3, #4]
 800895e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8008962:	2b00      	cmp	r3, #0
 8008964:	d04a      	beq.n	80089fc <HAL_RCC_GetSysClockFreq+0xe4>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8008966:	4b55      	ldr	r3, [pc, #340]	; (8008abc <HAL_RCC_GetSysClockFreq+0x1a4>)
 8008968:	685b      	ldr	r3, [r3, #4]
 800896a:	099b      	lsrs	r3, r3, #6
 800896c:	f04f 0400 	mov.w	r4, #0
 8008970:	f240 11ff 	movw	r1, #511	; 0x1ff
 8008974:	f04f 0200 	mov.w	r2, #0
 8008978:	ea03 0501 	and.w	r5, r3, r1
 800897c:	ea04 0602 	and.w	r6, r4, r2
 8008980:	4629      	mov	r1, r5
 8008982:	4632      	mov	r2, r6
 8008984:	f04f 0300 	mov.w	r3, #0
 8008988:	f04f 0400 	mov.w	r4, #0
 800898c:	0154      	lsls	r4, r2, #5
 800898e:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 8008992:	014b      	lsls	r3, r1, #5
 8008994:	4619      	mov	r1, r3
 8008996:	4622      	mov	r2, r4
 8008998:	1b49      	subs	r1, r1, r5
 800899a:	eb62 0206 	sbc.w	r2, r2, r6
 800899e:	f04f 0300 	mov.w	r3, #0
 80089a2:	f04f 0400 	mov.w	r4, #0
 80089a6:	0194      	lsls	r4, r2, #6
 80089a8:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 80089ac:	018b      	lsls	r3, r1, #6
 80089ae:	1a5b      	subs	r3, r3, r1
 80089b0:	eb64 0402 	sbc.w	r4, r4, r2
 80089b4:	f04f 0100 	mov.w	r1, #0
 80089b8:	f04f 0200 	mov.w	r2, #0
 80089bc:	00e2      	lsls	r2, r4, #3
 80089be:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 80089c2:	00d9      	lsls	r1, r3, #3
 80089c4:	460b      	mov	r3, r1
 80089c6:	4614      	mov	r4, r2
 80089c8:	195b      	adds	r3, r3, r5
 80089ca:	eb44 0406 	adc.w	r4, r4, r6
 80089ce:	f04f 0100 	mov.w	r1, #0
 80089d2:	f04f 0200 	mov.w	r2, #0
 80089d6:	0262      	lsls	r2, r4, #9
 80089d8:	ea42 52d3 	orr.w	r2, r2, r3, lsr #23
 80089dc:	0259      	lsls	r1, r3, #9
 80089de:	460b      	mov	r3, r1
 80089e0:	4614      	mov	r4, r2
 80089e2:	4618      	mov	r0, r3
 80089e4:	4621      	mov	r1, r4
 80089e6:	687b      	ldr	r3, [r7, #4]
 80089e8:	f04f 0400 	mov.w	r4, #0
 80089ec:	461a      	mov	r2, r3
 80089ee:	4623      	mov	r3, r4
 80089f0:	f7f8 f932 	bl	8000c58 <__aeabi_uldivmod>
 80089f4:	4603      	mov	r3, r0
 80089f6:	460c      	mov	r4, r1
 80089f8:	60fb      	str	r3, [r7, #12]
 80089fa:	e049      	b.n	8008a90 <HAL_RCC_GetSysClockFreq+0x178>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80089fc:	4b2f      	ldr	r3, [pc, #188]	; (8008abc <HAL_RCC_GetSysClockFreq+0x1a4>)
 80089fe:	685b      	ldr	r3, [r3, #4]
 8008a00:	099b      	lsrs	r3, r3, #6
 8008a02:	f04f 0400 	mov.w	r4, #0
 8008a06:	f240 11ff 	movw	r1, #511	; 0x1ff
 8008a0a:	f04f 0200 	mov.w	r2, #0
 8008a0e:	ea03 0501 	and.w	r5, r3, r1
 8008a12:	ea04 0602 	and.w	r6, r4, r2
 8008a16:	4629      	mov	r1, r5
 8008a18:	4632      	mov	r2, r6
 8008a1a:	f04f 0300 	mov.w	r3, #0
 8008a1e:	f04f 0400 	mov.w	r4, #0
 8008a22:	0154      	lsls	r4, r2, #5
 8008a24:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 8008a28:	014b      	lsls	r3, r1, #5
 8008a2a:	4619      	mov	r1, r3
 8008a2c:	4622      	mov	r2, r4
 8008a2e:	1b49      	subs	r1, r1, r5
 8008a30:	eb62 0206 	sbc.w	r2, r2, r6
 8008a34:	f04f 0300 	mov.w	r3, #0
 8008a38:	f04f 0400 	mov.w	r4, #0
 8008a3c:	0194      	lsls	r4, r2, #6
 8008a3e:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 8008a42:	018b      	lsls	r3, r1, #6
 8008a44:	1a5b      	subs	r3, r3, r1
 8008a46:	eb64 0402 	sbc.w	r4, r4, r2
 8008a4a:	f04f 0100 	mov.w	r1, #0
 8008a4e:	f04f 0200 	mov.w	r2, #0
 8008a52:	00e2      	lsls	r2, r4, #3
 8008a54:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 8008a58:	00d9      	lsls	r1, r3, #3
 8008a5a:	460b      	mov	r3, r1
 8008a5c:	4614      	mov	r4, r2
 8008a5e:	195b      	adds	r3, r3, r5
 8008a60:	eb44 0406 	adc.w	r4, r4, r6
 8008a64:	f04f 0100 	mov.w	r1, #0
 8008a68:	f04f 0200 	mov.w	r2, #0
 8008a6c:	02a2      	lsls	r2, r4, #10
 8008a6e:	ea42 5293 	orr.w	r2, r2, r3, lsr #22
 8008a72:	0299      	lsls	r1, r3, #10
 8008a74:	460b      	mov	r3, r1
 8008a76:	4614      	mov	r4, r2
 8008a78:	4618      	mov	r0, r3
 8008a7a:	4621      	mov	r1, r4
 8008a7c:	687b      	ldr	r3, [r7, #4]
 8008a7e:	f04f 0400 	mov.w	r4, #0
 8008a82:	461a      	mov	r2, r3
 8008a84:	4623      	mov	r3, r4
 8008a86:	f7f8 f8e7 	bl	8000c58 <__aeabi_uldivmod>
 8008a8a:	4603      	mov	r3, r0
 8008a8c:	460c      	mov	r4, r1
 8008a8e:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8008a90:	4b0a      	ldr	r3, [pc, #40]	; (8008abc <HAL_RCC_GetSysClockFreq+0x1a4>)
 8008a92:	685b      	ldr	r3, [r3, #4]
 8008a94:	0c1b      	lsrs	r3, r3, #16
 8008a96:	f003 0303 	and.w	r3, r3, #3
 8008a9a:	3301      	adds	r3, #1
 8008a9c:	005b      	lsls	r3, r3, #1
 8008a9e:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 8008aa0:	68fa      	ldr	r2, [r7, #12]
 8008aa2:	683b      	ldr	r3, [r7, #0]
 8008aa4:	fbb2 f3f3 	udiv	r3, r2, r3
 8008aa8:	60bb      	str	r3, [r7, #8]
      break;
 8008aaa:	e002      	b.n	8008ab2 <HAL_RCC_GetSysClockFreq+0x19a>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8008aac:	4b04      	ldr	r3, [pc, #16]	; (8008ac0 <HAL_RCC_GetSysClockFreq+0x1a8>)
 8008aae:	60bb      	str	r3, [r7, #8]
      break;
 8008ab0:	bf00      	nop
    }
  }
  return sysclockfreq;
 8008ab2:	68bb      	ldr	r3, [r7, #8]
}
 8008ab4:	4618      	mov	r0, r3
 8008ab6:	3714      	adds	r7, #20
 8008ab8:	46bd      	mov	sp, r7
 8008aba:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008abc:	40023800 	.word	0x40023800
 8008ac0:	00f42400 	.word	0x00f42400
 8008ac4:	007a1200 	.word	0x007a1200

08008ac8 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8008ac8:	b480      	push	{r7}
 8008aca:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8008acc:	4b03      	ldr	r3, [pc, #12]	; (8008adc <HAL_RCC_GetHCLKFreq+0x14>)
 8008ace:	681b      	ldr	r3, [r3, #0]
}
 8008ad0:	4618      	mov	r0, r3
 8008ad2:	46bd      	mov	sp, r7
 8008ad4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ad8:	4770      	bx	lr
 8008ada:	bf00      	nop
 8008adc:	20000004 	.word	0x20000004

08008ae0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8008ae0:	b580      	push	{r7, lr}
 8008ae2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8008ae4:	f7ff fff0 	bl	8008ac8 <HAL_RCC_GetHCLKFreq>
 8008ae8:	4601      	mov	r1, r0
 8008aea:	4b05      	ldr	r3, [pc, #20]	; (8008b00 <HAL_RCC_GetPCLK1Freq+0x20>)
 8008aec:	689b      	ldr	r3, [r3, #8]
 8008aee:	0a9b      	lsrs	r3, r3, #10
 8008af0:	f003 0307 	and.w	r3, r3, #7
 8008af4:	4a03      	ldr	r2, [pc, #12]	; (8008b04 <HAL_RCC_GetPCLK1Freq+0x24>)
 8008af6:	5cd3      	ldrb	r3, [r2, r3]
 8008af8:	fa21 f303 	lsr.w	r3, r1, r3
}
 8008afc:	4618      	mov	r0, r3
 8008afe:	bd80      	pop	{r7, pc}
 8008b00:	40023800 	.word	0x40023800
 8008b04:	0800d2dc 	.word	0x0800d2dc

08008b08 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8008b08:	b580      	push	{r7, lr}
 8008b0a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8008b0c:	f7ff ffdc 	bl	8008ac8 <HAL_RCC_GetHCLKFreq>
 8008b10:	4601      	mov	r1, r0
 8008b12:	4b05      	ldr	r3, [pc, #20]	; (8008b28 <HAL_RCC_GetPCLK2Freq+0x20>)
 8008b14:	689b      	ldr	r3, [r3, #8]
 8008b16:	0b5b      	lsrs	r3, r3, #13
 8008b18:	f003 0307 	and.w	r3, r3, #7
 8008b1c:	4a03      	ldr	r2, [pc, #12]	; (8008b2c <HAL_RCC_GetPCLK2Freq+0x24>)
 8008b1e:	5cd3      	ldrb	r3, [r2, r3]
 8008b20:	fa21 f303 	lsr.w	r3, r1, r3
}
 8008b24:	4618      	mov	r0, r3
 8008b26:	bd80      	pop	{r7, pc}
 8008b28:	40023800 	.word	0x40023800
 8008b2c:	0800d2dc 	.word	0x0800d2dc

08008b30 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8008b30:	b580      	push	{r7, lr}
 8008b32:	b082      	sub	sp, #8
 8008b34:	af00      	add	r7, sp, #0
 8008b36:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8008b38:	687b      	ldr	r3, [r7, #4]
 8008b3a:	2b00      	cmp	r3, #0
 8008b3c:	d101      	bne.n	8008b42 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8008b3e:	2301      	movs	r3, #1
 8008b40:	e01d      	b.n	8008b7e <HAL_TIM_Base_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8008b42:	687b      	ldr	r3, [r7, #4]
 8008b44:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8008b48:	b2db      	uxtb	r3, r3
 8008b4a:	2b00      	cmp	r3, #0
 8008b4c:	d106      	bne.n	8008b5c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8008b4e:	687b      	ldr	r3, [r7, #4]
 8008b50:	2200      	movs	r2, #0
 8008b52:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8008b56:	6878      	ldr	r0, [r7, #4]
 8008b58:	f7fa fc72 	bl	8003440 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008b5c:	687b      	ldr	r3, [r7, #4]
 8008b5e:	2202      	movs	r2, #2
 8008b60:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8008b64:	687b      	ldr	r3, [r7, #4]
 8008b66:	681a      	ldr	r2, [r3, #0]
 8008b68:	687b      	ldr	r3, [r7, #4]
 8008b6a:	3304      	adds	r3, #4
 8008b6c:	4619      	mov	r1, r3
 8008b6e:	4610      	mov	r0, r2
 8008b70:	f000 fb8e 	bl	8009290 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8008b74:	687b      	ldr	r3, [r7, #4]
 8008b76:	2201      	movs	r2, #1
 8008b78:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8008b7c:	2300      	movs	r3, #0
}
 8008b7e:	4618      	mov	r0, r3
 8008b80:	3708      	adds	r7, #8
 8008b82:	46bd      	mov	sp, r7
 8008b84:	bd80      	pop	{r7, pc}

08008b86 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8008b86:	b480      	push	{r7}
 8008b88:	b085      	sub	sp, #20
 8008b8a:	af00      	add	r7, sp, #0
 8008b8c:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8008b8e:	687b      	ldr	r3, [r7, #4]
 8008b90:	681b      	ldr	r3, [r3, #0]
 8008b92:	68da      	ldr	r2, [r3, #12]
 8008b94:	687b      	ldr	r3, [r7, #4]
 8008b96:	681b      	ldr	r3, [r3, #0]
 8008b98:	f042 0201 	orr.w	r2, r2, #1
 8008b9c:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8008b9e:	687b      	ldr	r3, [r7, #4]
 8008ba0:	681b      	ldr	r3, [r3, #0]
 8008ba2:	689b      	ldr	r3, [r3, #8]
 8008ba4:	f003 0307 	and.w	r3, r3, #7
 8008ba8:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008baa:	68fb      	ldr	r3, [r7, #12]
 8008bac:	2b06      	cmp	r3, #6
 8008bae:	d007      	beq.n	8008bc0 <HAL_TIM_Base_Start_IT+0x3a>
  {
    __HAL_TIM_ENABLE(htim);
 8008bb0:	687b      	ldr	r3, [r7, #4]
 8008bb2:	681b      	ldr	r3, [r3, #0]
 8008bb4:	681a      	ldr	r2, [r3, #0]
 8008bb6:	687b      	ldr	r3, [r7, #4]
 8008bb8:	681b      	ldr	r3, [r3, #0]
 8008bba:	f042 0201 	orr.w	r2, r2, #1
 8008bbe:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8008bc0:	2300      	movs	r3, #0
}
 8008bc2:	4618      	mov	r0, r3
 8008bc4:	3714      	adds	r7, #20
 8008bc6:	46bd      	mov	sp, r7
 8008bc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008bcc:	4770      	bx	lr

08008bce <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8008bce:	b580      	push	{r7, lr}
 8008bd0:	b082      	sub	sp, #8
 8008bd2:	af00      	add	r7, sp, #0
 8008bd4:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8008bd6:	687b      	ldr	r3, [r7, #4]
 8008bd8:	2b00      	cmp	r3, #0
 8008bda:	d101      	bne.n	8008be0 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8008bdc:	2301      	movs	r3, #1
 8008bde:	e01d      	b.n	8008c1c <HAL_TIM_PWM_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8008be0:	687b      	ldr	r3, [r7, #4]
 8008be2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8008be6:	b2db      	uxtb	r3, r3
 8008be8:	2b00      	cmp	r3, #0
 8008bea:	d106      	bne.n	8008bfa <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8008bec:	687b      	ldr	r3, [r7, #4]
 8008bee:	2200      	movs	r2, #0
 8008bf0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8008bf4:	6878      	ldr	r0, [r7, #4]
 8008bf6:	f000 f815 	bl	8008c24 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008bfa:	687b      	ldr	r3, [r7, #4]
 8008bfc:	2202      	movs	r2, #2
 8008bfe:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8008c02:	687b      	ldr	r3, [r7, #4]
 8008c04:	681a      	ldr	r2, [r3, #0]
 8008c06:	687b      	ldr	r3, [r7, #4]
 8008c08:	3304      	adds	r3, #4
 8008c0a:	4619      	mov	r1, r3
 8008c0c:	4610      	mov	r0, r2
 8008c0e:	f000 fb3f 	bl	8009290 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8008c12:	687b      	ldr	r3, [r7, #4]
 8008c14:	2201      	movs	r2, #1
 8008c16:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8008c1a:	2300      	movs	r3, #0
}
 8008c1c:	4618      	mov	r0, r3
 8008c1e:	3708      	adds	r7, #8
 8008c20:	46bd      	mov	sp, r7
 8008c22:	bd80      	pop	{r7, pc}

08008c24 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8008c24:	b480      	push	{r7}
 8008c26:	b083      	sub	sp, #12
 8008c28:	af00      	add	r7, sp, #0
 8008c2a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8008c2c:	bf00      	nop
 8008c2e:	370c      	adds	r7, #12
 8008c30:	46bd      	mov	sp, r7
 8008c32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c36:	4770      	bx	lr

08008c38 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8008c38:	b580      	push	{r7, lr}
 8008c3a:	b084      	sub	sp, #16
 8008c3c:	af00      	add	r7, sp, #0
 8008c3e:	6078      	str	r0, [r7, #4]
 8008c40:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8008c42:	687b      	ldr	r3, [r7, #4]
 8008c44:	681b      	ldr	r3, [r3, #0]
 8008c46:	2201      	movs	r2, #1
 8008c48:	6839      	ldr	r1, [r7, #0]
 8008c4a:	4618      	mov	r0, r3
 8008c4c:	f000 fdc6 	bl	80097dc <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8008c50:	687b      	ldr	r3, [r7, #4]
 8008c52:	681b      	ldr	r3, [r3, #0]
 8008c54:	4a10      	ldr	r2, [pc, #64]	; (8008c98 <HAL_TIM_PWM_Start+0x60>)
 8008c56:	4293      	cmp	r3, r2
 8008c58:	d107      	bne.n	8008c6a <HAL_TIM_PWM_Start+0x32>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8008c5a:	687b      	ldr	r3, [r7, #4]
 8008c5c:	681b      	ldr	r3, [r3, #0]
 8008c5e:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8008c60:	687b      	ldr	r3, [r7, #4]
 8008c62:	681b      	ldr	r3, [r3, #0]
 8008c64:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8008c68:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8008c6a:	687b      	ldr	r3, [r7, #4]
 8008c6c:	681b      	ldr	r3, [r3, #0]
 8008c6e:	689b      	ldr	r3, [r3, #8]
 8008c70:	f003 0307 	and.w	r3, r3, #7
 8008c74:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008c76:	68fb      	ldr	r3, [r7, #12]
 8008c78:	2b06      	cmp	r3, #6
 8008c7a:	d007      	beq.n	8008c8c <HAL_TIM_PWM_Start+0x54>
  {
    __HAL_TIM_ENABLE(htim);
 8008c7c:	687b      	ldr	r3, [r7, #4]
 8008c7e:	681b      	ldr	r3, [r3, #0]
 8008c80:	681a      	ldr	r2, [r3, #0]
 8008c82:	687b      	ldr	r3, [r7, #4]
 8008c84:	681b      	ldr	r3, [r3, #0]
 8008c86:	f042 0201 	orr.w	r2, r2, #1
 8008c8a:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8008c8c:	2300      	movs	r3, #0
}
 8008c8e:	4618      	mov	r0, r3
 8008c90:	3710      	adds	r7, #16
 8008c92:	46bd      	mov	sp, r7
 8008c94:	bd80      	pop	{r7, pc}
 8008c96:	bf00      	nop
 8008c98:	40010000 	.word	0x40010000

08008c9c <HAL_TIM_PWM_Stop>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8008c9c:	b580      	push	{r7, lr}
 8008c9e:	b082      	sub	sp, #8
 8008ca0:	af00      	add	r7, sp, #0
 8008ca2:	6078      	str	r0, [r7, #4]
 8008ca4:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Disable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 8008ca6:	687b      	ldr	r3, [r7, #4]
 8008ca8:	681b      	ldr	r3, [r3, #0]
 8008caa:	2200      	movs	r2, #0
 8008cac:	6839      	ldr	r1, [r7, #0]
 8008cae:	4618      	mov	r0, r3
 8008cb0:	f000 fd94 	bl	80097dc <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8008cb4:	687b      	ldr	r3, [r7, #4]
 8008cb6:	681b      	ldr	r3, [r3, #0]
 8008cb8:	4a1d      	ldr	r2, [pc, #116]	; (8008d30 <HAL_TIM_PWM_Stop+0x94>)
 8008cba:	4293      	cmp	r3, r2
 8008cbc:	d117      	bne.n	8008cee <HAL_TIM_PWM_Stop+0x52>
  {
    /* Disable the Main Output */
    __HAL_TIM_MOE_DISABLE(htim);
 8008cbe:	687b      	ldr	r3, [r7, #4]
 8008cc0:	681b      	ldr	r3, [r3, #0]
 8008cc2:	6a1a      	ldr	r2, [r3, #32]
 8008cc4:	f241 1311 	movw	r3, #4369	; 0x1111
 8008cc8:	4013      	ands	r3, r2
 8008cca:	2b00      	cmp	r3, #0
 8008ccc:	d10f      	bne.n	8008cee <HAL_TIM_PWM_Stop+0x52>
 8008cce:	687b      	ldr	r3, [r7, #4]
 8008cd0:	681b      	ldr	r3, [r3, #0]
 8008cd2:	6a1a      	ldr	r2, [r3, #32]
 8008cd4:	f240 4344 	movw	r3, #1092	; 0x444
 8008cd8:	4013      	ands	r3, r2
 8008cda:	2b00      	cmp	r3, #0
 8008cdc:	d107      	bne.n	8008cee <HAL_TIM_PWM_Stop+0x52>
 8008cde:	687b      	ldr	r3, [r7, #4]
 8008ce0:	681b      	ldr	r3, [r3, #0]
 8008ce2:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8008ce4:	687b      	ldr	r3, [r7, #4]
 8008ce6:	681b      	ldr	r3, [r3, #0]
 8008ce8:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8008cec:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8008cee:	687b      	ldr	r3, [r7, #4]
 8008cf0:	681b      	ldr	r3, [r3, #0]
 8008cf2:	6a1a      	ldr	r2, [r3, #32]
 8008cf4:	f241 1311 	movw	r3, #4369	; 0x1111
 8008cf8:	4013      	ands	r3, r2
 8008cfa:	2b00      	cmp	r3, #0
 8008cfc:	d10f      	bne.n	8008d1e <HAL_TIM_PWM_Stop+0x82>
 8008cfe:	687b      	ldr	r3, [r7, #4]
 8008d00:	681b      	ldr	r3, [r3, #0]
 8008d02:	6a1a      	ldr	r2, [r3, #32]
 8008d04:	f240 4344 	movw	r3, #1092	; 0x444
 8008d08:	4013      	ands	r3, r2
 8008d0a:	2b00      	cmp	r3, #0
 8008d0c:	d107      	bne.n	8008d1e <HAL_TIM_PWM_Stop+0x82>
 8008d0e:	687b      	ldr	r3, [r7, #4]
 8008d10:	681b      	ldr	r3, [r3, #0]
 8008d12:	681a      	ldr	r2, [r3, #0]
 8008d14:	687b      	ldr	r3, [r7, #4]
 8008d16:	681b      	ldr	r3, [r3, #0]
 8008d18:	f022 0201 	bic.w	r2, r2, #1
 8008d1c:	601a      	str	r2, [r3, #0]

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8008d1e:	687b      	ldr	r3, [r7, #4]
 8008d20:	2201      	movs	r2, #1
 8008d22:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Return function status */
  return HAL_OK;
 8008d26:	2300      	movs	r3, #0
}
 8008d28:	4618      	mov	r0, r3
 8008d2a:	3708      	adds	r7, #8
 8008d2c:	46bd      	mov	sp, r7
 8008d2e:	bd80      	pop	{r7, pc}
 8008d30:	40010000 	.word	0x40010000

08008d34 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8008d34:	b580      	push	{r7, lr}
 8008d36:	b082      	sub	sp, #8
 8008d38:	af00      	add	r7, sp, #0
 8008d3a:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8008d3c:	687b      	ldr	r3, [r7, #4]
 8008d3e:	681b      	ldr	r3, [r3, #0]
 8008d40:	691b      	ldr	r3, [r3, #16]
 8008d42:	f003 0302 	and.w	r3, r3, #2
 8008d46:	2b02      	cmp	r3, #2
 8008d48:	d122      	bne.n	8008d90 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8008d4a:	687b      	ldr	r3, [r7, #4]
 8008d4c:	681b      	ldr	r3, [r3, #0]
 8008d4e:	68db      	ldr	r3, [r3, #12]
 8008d50:	f003 0302 	and.w	r3, r3, #2
 8008d54:	2b02      	cmp	r3, #2
 8008d56:	d11b      	bne.n	8008d90 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8008d58:	687b      	ldr	r3, [r7, #4]
 8008d5a:	681b      	ldr	r3, [r3, #0]
 8008d5c:	f06f 0202 	mvn.w	r2, #2
 8008d60:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8008d62:	687b      	ldr	r3, [r7, #4]
 8008d64:	2201      	movs	r2, #1
 8008d66:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8008d68:	687b      	ldr	r3, [r7, #4]
 8008d6a:	681b      	ldr	r3, [r3, #0]
 8008d6c:	699b      	ldr	r3, [r3, #24]
 8008d6e:	f003 0303 	and.w	r3, r3, #3
 8008d72:	2b00      	cmp	r3, #0
 8008d74:	d003      	beq.n	8008d7e <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8008d76:	6878      	ldr	r0, [r7, #4]
 8008d78:	f000 fa6b 	bl	8009252 <HAL_TIM_IC_CaptureCallback>
 8008d7c:	e005      	b.n	8008d8a <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8008d7e:	6878      	ldr	r0, [r7, #4]
 8008d80:	f000 fa5d 	bl	800923e <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008d84:	6878      	ldr	r0, [r7, #4]
 8008d86:	f000 fa6e 	bl	8009266 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008d8a:	687b      	ldr	r3, [r7, #4]
 8008d8c:	2200      	movs	r2, #0
 8008d8e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8008d90:	687b      	ldr	r3, [r7, #4]
 8008d92:	681b      	ldr	r3, [r3, #0]
 8008d94:	691b      	ldr	r3, [r3, #16]
 8008d96:	f003 0304 	and.w	r3, r3, #4
 8008d9a:	2b04      	cmp	r3, #4
 8008d9c:	d122      	bne.n	8008de4 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8008d9e:	687b      	ldr	r3, [r7, #4]
 8008da0:	681b      	ldr	r3, [r3, #0]
 8008da2:	68db      	ldr	r3, [r3, #12]
 8008da4:	f003 0304 	and.w	r3, r3, #4
 8008da8:	2b04      	cmp	r3, #4
 8008daa:	d11b      	bne.n	8008de4 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8008dac:	687b      	ldr	r3, [r7, #4]
 8008dae:	681b      	ldr	r3, [r3, #0]
 8008db0:	f06f 0204 	mvn.w	r2, #4
 8008db4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8008db6:	687b      	ldr	r3, [r7, #4]
 8008db8:	2202      	movs	r2, #2
 8008dba:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8008dbc:	687b      	ldr	r3, [r7, #4]
 8008dbe:	681b      	ldr	r3, [r3, #0]
 8008dc0:	699b      	ldr	r3, [r3, #24]
 8008dc2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8008dc6:	2b00      	cmp	r3, #0
 8008dc8:	d003      	beq.n	8008dd2 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8008dca:	6878      	ldr	r0, [r7, #4]
 8008dcc:	f000 fa41 	bl	8009252 <HAL_TIM_IC_CaptureCallback>
 8008dd0:	e005      	b.n	8008dde <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8008dd2:	6878      	ldr	r0, [r7, #4]
 8008dd4:	f000 fa33 	bl	800923e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008dd8:	6878      	ldr	r0, [r7, #4]
 8008dda:	f000 fa44 	bl	8009266 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008dde:	687b      	ldr	r3, [r7, #4]
 8008de0:	2200      	movs	r2, #0
 8008de2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8008de4:	687b      	ldr	r3, [r7, #4]
 8008de6:	681b      	ldr	r3, [r3, #0]
 8008de8:	691b      	ldr	r3, [r3, #16]
 8008dea:	f003 0308 	and.w	r3, r3, #8
 8008dee:	2b08      	cmp	r3, #8
 8008df0:	d122      	bne.n	8008e38 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8008df2:	687b      	ldr	r3, [r7, #4]
 8008df4:	681b      	ldr	r3, [r3, #0]
 8008df6:	68db      	ldr	r3, [r3, #12]
 8008df8:	f003 0308 	and.w	r3, r3, #8
 8008dfc:	2b08      	cmp	r3, #8
 8008dfe:	d11b      	bne.n	8008e38 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8008e00:	687b      	ldr	r3, [r7, #4]
 8008e02:	681b      	ldr	r3, [r3, #0]
 8008e04:	f06f 0208 	mvn.w	r2, #8
 8008e08:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8008e0a:	687b      	ldr	r3, [r7, #4]
 8008e0c:	2204      	movs	r2, #4
 8008e0e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8008e10:	687b      	ldr	r3, [r7, #4]
 8008e12:	681b      	ldr	r3, [r3, #0]
 8008e14:	69db      	ldr	r3, [r3, #28]
 8008e16:	f003 0303 	and.w	r3, r3, #3
 8008e1a:	2b00      	cmp	r3, #0
 8008e1c:	d003      	beq.n	8008e26 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8008e1e:	6878      	ldr	r0, [r7, #4]
 8008e20:	f000 fa17 	bl	8009252 <HAL_TIM_IC_CaptureCallback>
 8008e24:	e005      	b.n	8008e32 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8008e26:	6878      	ldr	r0, [r7, #4]
 8008e28:	f000 fa09 	bl	800923e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008e2c:	6878      	ldr	r0, [r7, #4]
 8008e2e:	f000 fa1a 	bl	8009266 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008e32:	687b      	ldr	r3, [r7, #4]
 8008e34:	2200      	movs	r2, #0
 8008e36:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8008e38:	687b      	ldr	r3, [r7, #4]
 8008e3a:	681b      	ldr	r3, [r3, #0]
 8008e3c:	691b      	ldr	r3, [r3, #16]
 8008e3e:	f003 0310 	and.w	r3, r3, #16
 8008e42:	2b10      	cmp	r3, #16
 8008e44:	d122      	bne.n	8008e8c <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8008e46:	687b      	ldr	r3, [r7, #4]
 8008e48:	681b      	ldr	r3, [r3, #0]
 8008e4a:	68db      	ldr	r3, [r3, #12]
 8008e4c:	f003 0310 	and.w	r3, r3, #16
 8008e50:	2b10      	cmp	r3, #16
 8008e52:	d11b      	bne.n	8008e8c <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8008e54:	687b      	ldr	r3, [r7, #4]
 8008e56:	681b      	ldr	r3, [r3, #0]
 8008e58:	f06f 0210 	mvn.w	r2, #16
 8008e5c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8008e5e:	687b      	ldr	r3, [r7, #4]
 8008e60:	2208      	movs	r2, #8
 8008e62:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8008e64:	687b      	ldr	r3, [r7, #4]
 8008e66:	681b      	ldr	r3, [r3, #0]
 8008e68:	69db      	ldr	r3, [r3, #28]
 8008e6a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8008e6e:	2b00      	cmp	r3, #0
 8008e70:	d003      	beq.n	8008e7a <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8008e72:	6878      	ldr	r0, [r7, #4]
 8008e74:	f000 f9ed 	bl	8009252 <HAL_TIM_IC_CaptureCallback>
 8008e78:	e005      	b.n	8008e86 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8008e7a:	6878      	ldr	r0, [r7, #4]
 8008e7c:	f000 f9df 	bl	800923e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008e80:	6878      	ldr	r0, [r7, #4]
 8008e82:	f000 f9f0 	bl	8009266 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008e86:	687b      	ldr	r3, [r7, #4]
 8008e88:	2200      	movs	r2, #0
 8008e8a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8008e8c:	687b      	ldr	r3, [r7, #4]
 8008e8e:	681b      	ldr	r3, [r3, #0]
 8008e90:	691b      	ldr	r3, [r3, #16]
 8008e92:	f003 0301 	and.w	r3, r3, #1
 8008e96:	2b01      	cmp	r3, #1
 8008e98:	d10e      	bne.n	8008eb8 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8008e9a:	687b      	ldr	r3, [r7, #4]
 8008e9c:	681b      	ldr	r3, [r3, #0]
 8008e9e:	68db      	ldr	r3, [r3, #12]
 8008ea0:	f003 0301 	and.w	r3, r3, #1
 8008ea4:	2b01      	cmp	r3, #1
 8008ea6:	d107      	bne.n	8008eb8 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8008ea8:	687b      	ldr	r3, [r7, #4]
 8008eaa:	681b      	ldr	r3, [r3, #0]
 8008eac:	f06f 0201 	mvn.w	r2, #1
 8008eb0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8008eb2:	6878      	ldr	r0, [r7, #4]
 8008eb4:	f7f9 f99c 	bl	80021f0 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8008eb8:	687b      	ldr	r3, [r7, #4]
 8008eba:	681b      	ldr	r3, [r3, #0]
 8008ebc:	691b      	ldr	r3, [r3, #16]
 8008ebe:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008ec2:	2b80      	cmp	r3, #128	; 0x80
 8008ec4:	d10e      	bne.n	8008ee4 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8008ec6:	687b      	ldr	r3, [r7, #4]
 8008ec8:	681b      	ldr	r3, [r3, #0]
 8008eca:	68db      	ldr	r3, [r3, #12]
 8008ecc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008ed0:	2b80      	cmp	r3, #128	; 0x80
 8008ed2:	d107      	bne.n	8008ee4 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8008ed4:	687b      	ldr	r3, [r7, #4]
 8008ed6:	681b      	ldr	r3, [r3, #0]
 8008ed8:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8008edc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8008ede:	6878      	ldr	r0, [r7, #4]
 8008ee0:	f000 fd1a 	bl	8009918 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8008ee4:	687b      	ldr	r3, [r7, #4]
 8008ee6:	681b      	ldr	r3, [r3, #0]
 8008ee8:	691b      	ldr	r3, [r3, #16]
 8008eea:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008eee:	2b40      	cmp	r3, #64	; 0x40
 8008ef0:	d10e      	bne.n	8008f10 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8008ef2:	687b      	ldr	r3, [r7, #4]
 8008ef4:	681b      	ldr	r3, [r3, #0]
 8008ef6:	68db      	ldr	r3, [r3, #12]
 8008ef8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008efc:	2b40      	cmp	r3, #64	; 0x40
 8008efe:	d107      	bne.n	8008f10 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8008f00:	687b      	ldr	r3, [r7, #4]
 8008f02:	681b      	ldr	r3, [r3, #0]
 8008f04:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8008f08:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8008f0a:	6878      	ldr	r0, [r7, #4]
 8008f0c:	f000 f9b5 	bl	800927a <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8008f10:	687b      	ldr	r3, [r7, #4]
 8008f12:	681b      	ldr	r3, [r3, #0]
 8008f14:	691b      	ldr	r3, [r3, #16]
 8008f16:	f003 0320 	and.w	r3, r3, #32
 8008f1a:	2b20      	cmp	r3, #32
 8008f1c:	d10e      	bne.n	8008f3c <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8008f1e:	687b      	ldr	r3, [r7, #4]
 8008f20:	681b      	ldr	r3, [r3, #0]
 8008f22:	68db      	ldr	r3, [r3, #12]
 8008f24:	f003 0320 	and.w	r3, r3, #32
 8008f28:	2b20      	cmp	r3, #32
 8008f2a:	d107      	bne.n	8008f3c <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8008f2c:	687b      	ldr	r3, [r7, #4]
 8008f2e:	681b      	ldr	r3, [r3, #0]
 8008f30:	f06f 0220 	mvn.w	r2, #32
 8008f34:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8008f36:	6878      	ldr	r0, [r7, #4]
 8008f38:	f000 fce4 	bl	8009904 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8008f3c:	bf00      	nop
 8008f3e:	3708      	adds	r7, #8
 8008f40:	46bd      	mov	sp, r7
 8008f42:	bd80      	pop	{r7, pc}

08008f44 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8008f44:	b580      	push	{r7, lr}
 8008f46:	b084      	sub	sp, #16
 8008f48:	af00      	add	r7, sp, #0
 8008f4a:	60f8      	str	r0, [r7, #12]
 8008f4c:	60b9      	str	r1, [r7, #8]
 8008f4e:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8008f50:	68fb      	ldr	r3, [r7, #12]
 8008f52:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8008f56:	2b01      	cmp	r3, #1
 8008f58:	d101      	bne.n	8008f5e <HAL_TIM_PWM_ConfigChannel+0x1a>
 8008f5a:	2302      	movs	r3, #2
 8008f5c:	e0b4      	b.n	80090c8 <HAL_TIM_PWM_ConfigChannel+0x184>
 8008f5e:	68fb      	ldr	r3, [r7, #12]
 8008f60:	2201      	movs	r2, #1
 8008f62:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8008f66:	68fb      	ldr	r3, [r7, #12]
 8008f68:	2202      	movs	r2, #2
 8008f6a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  switch (Channel)
 8008f6e:	687b      	ldr	r3, [r7, #4]
 8008f70:	2b0c      	cmp	r3, #12
 8008f72:	f200 809f 	bhi.w	80090b4 <HAL_TIM_PWM_ConfigChannel+0x170>
 8008f76:	a201      	add	r2, pc, #4	; (adr r2, 8008f7c <HAL_TIM_PWM_ConfigChannel+0x38>)
 8008f78:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008f7c:	08008fb1 	.word	0x08008fb1
 8008f80:	080090b5 	.word	0x080090b5
 8008f84:	080090b5 	.word	0x080090b5
 8008f88:	080090b5 	.word	0x080090b5
 8008f8c:	08008ff1 	.word	0x08008ff1
 8008f90:	080090b5 	.word	0x080090b5
 8008f94:	080090b5 	.word	0x080090b5
 8008f98:	080090b5 	.word	0x080090b5
 8008f9c:	08009033 	.word	0x08009033
 8008fa0:	080090b5 	.word	0x080090b5
 8008fa4:	080090b5 	.word	0x080090b5
 8008fa8:	080090b5 	.word	0x080090b5
 8008fac:	08009073 	.word	0x08009073
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8008fb0:	68fb      	ldr	r3, [r7, #12]
 8008fb2:	681b      	ldr	r3, [r3, #0]
 8008fb4:	68b9      	ldr	r1, [r7, #8]
 8008fb6:	4618      	mov	r0, r3
 8008fb8:	f000 f9ea 	bl	8009390 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8008fbc:	68fb      	ldr	r3, [r7, #12]
 8008fbe:	681b      	ldr	r3, [r3, #0]
 8008fc0:	699a      	ldr	r2, [r3, #24]
 8008fc2:	68fb      	ldr	r3, [r7, #12]
 8008fc4:	681b      	ldr	r3, [r3, #0]
 8008fc6:	f042 0208 	orr.w	r2, r2, #8
 8008fca:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8008fcc:	68fb      	ldr	r3, [r7, #12]
 8008fce:	681b      	ldr	r3, [r3, #0]
 8008fd0:	699a      	ldr	r2, [r3, #24]
 8008fd2:	68fb      	ldr	r3, [r7, #12]
 8008fd4:	681b      	ldr	r3, [r3, #0]
 8008fd6:	f022 0204 	bic.w	r2, r2, #4
 8008fda:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8008fdc:	68fb      	ldr	r3, [r7, #12]
 8008fde:	681b      	ldr	r3, [r3, #0]
 8008fe0:	6999      	ldr	r1, [r3, #24]
 8008fe2:	68bb      	ldr	r3, [r7, #8]
 8008fe4:	691a      	ldr	r2, [r3, #16]
 8008fe6:	68fb      	ldr	r3, [r7, #12]
 8008fe8:	681b      	ldr	r3, [r3, #0]
 8008fea:	430a      	orrs	r2, r1
 8008fec:	619a      	str	r2, [r3, #24]
      break;
 8008fee:	e062      	b.n	80090b6 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8008ff0:	68fb      	ldr	r3, [r7, #12]
 8008ff2:	681b      	ldr	r3, [r3, #0]
 8008ff4:	68b9      	ldr	r1, [r7, #8]
 8008ff6:	4618      	mov	r0, r3
 8008ff8:	f000 fa30 	bl	800945c <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8008ffc:	68fb      	ldr	r3, [r7, #12]
 8008ffe:	681b      	ldr	r3, [r3, #0]
 8009000:	699a      	ldr	r2, [r3, #24]
 8009002:	68fb      	ldr	r3, [r7, #12]
 8009004:	681b      	ldr	r3, [r3, #0]
 8009006:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800900a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800900c:	68fb      	ldr	r3, [r7, #12]
 800900e:	681b      	ldr	r3, [r3, #0]
 8009010:	699a      	ldr	r2, [r3, #24]
 8009012:	68fb      	ldr	r3, [r7, #12]
 8009014:	681b      	ldr	r3, [r3, #0]
 8009016:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800901a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800901c:	68fb      	ldr	r3, [r7, #12]
 800901e:	681b      	ldr	r3, [r3, #0]
 8009020:	6999      	ldr	r1, [r3, #24]
 8009022:	68bb      	ldr	r3, [r7, #8]
 8009024:	691b      	ldr	r3, [r3, #16]
 8009026:	021a      	lsls	r2, r3, #8
 8009028:	68fb      	ldr	r3, [r7, #12]
 800902a:	681b      	ldr	r3, [r3, #0]
 800902c:	430a      	orrs	r2, r1
 800902e:	619a      	str	r2, [r3, #24]
      break;
 8009030:	e041      	b.n	80090b6 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8009032:	68fb      	ldr	r3, [r7, #12]
 8009034:	681b      	ldr	r3, [r3, #0]
 8009036:	68b9      	ldr	r1, [r7, #8]
 8009038:	4618      	mov	r0, r3
 800903a:	f000 fa7b 	bl	8009534 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800903e:	68fb      	ldr	r3, [r7, #12]
 8009040:	681b      	ldr	r3, [r3, #0]
 8009042:	69da      	ldr	r2, [r3, #28]
 8009044:	68fb      	ldr	r3, [r7, #12]
 8009046:	681b      	ldr	r3, [r3, #0]
 8009048:	f042 0208 	orr.w	r2, r2, #8
 800904c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800904e:	68fb      	ldr	r3, [r7, #12]
 8009050:	681b      	ldr	r3, [r3, #0]
 8009052:	69da      	ldr	r2, [r3, #28]
 8009054:	68fb      	ldr	r3, [r7, #12]
 8009056:	681b      	ldr	r3, [r3, #0]
 8009058:	f022 0204 	bic.w	r2, r2, #4
 800905c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800905e:	68fb      	ldr	r3, [r7, #12]
 8009060:	681b      	ldr	r3, [r3, #0]
 8009062:	69d9      	ldr	r1, [r3, #28]
 8009064:	68bb      	ldr	r3, [r7, #8]
 8009066:	691a      	ldr	r2, [r3, #16]
 8009068:	68fb      	ldr	r3, [r7, #12]
 800906a:	681b      	ldr	r3, [r3, #0]
 800906c:	430a      	orrs	r2, r1
 800906e:	61da      	str	r2, [r3, #28]
      break;
 8009070:	e021      	b.n	80090b6 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8009072:	68fb      	ldr	r3, [r7, #12]
 8009074:	681b      	ldr	r3, [r3, #0]
 8009076:	68b9      	ldr	r1, [r7, #8]
 8009078:	4618      	mov	r0, r3
 800907a:	f000 fac5 	bl	8009608 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800907e:	68fb      	ldr	r3, [r7, #12]
 8009080:	681b      	ldr	r3, [r3, #0]
 8009082:	69da      	ldr	r2, [r3, #28]
 8009084:	68fb      	ldr	r3, [r7, #12]
 8009086:	681b      	ldr	r3, [r3, #0]
 8009088:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800908c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800908e:	68fb      	ldr	r3, [r7, #12]
 8009090:	681b      	ldr	r3, [r3, #0]
 8009092:	69da      	ldr	r2, [r3, #28]
 8009094:	68fb      	ldr	r3, [r7, #12]
 8009096:	681b      	ldr	r3, [r3, #0]
 8009098:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800909c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800909e:	68fb      	ldr	r3, [r7, #12]
 80090a0:	681b      	ldr	r3, [r3, #0]
 80090a2:	69d9      	ldr	r1, [r3, #28]
 80090a4:	68bb      	ldr	r3, [r7, #8]
 80090a6:	691b      	ldr	r3, [r3, #16]
 80090a8:	021a      	lsls	r2, r3, #8
 80090aa:	68fb      	ldr	r3, [r7, #12]
 80090ac:	681b      	ldr	r3, [r3, #0]
 80090ae:	430a      	orrs	r2, r1
 80090b0:	61da      	str	r2, [r3, #28]
      break;
 80090b2:	e000      	b.n	80090b6 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      break;
 80090b4:	bf00      	nop
  }

  htim->State = HAL_TIM_STATE_READY;
 80090b6:	68fb      	ldr	r3, [r7, #12]
 80090b8:	2201      	movs	r2, #1
 80090ba:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80090be:	68fb      	ldr	r3, [r7, #12]
 80090c0:	2200      	movs	r2, #0
 80090c2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80090c6:	2300      	movs	r3, #0
}
 80090c8:	4618      	mov	r0, r3
 80090ca:	3710      	adds	r7, #16
 80090cc:	46bd      	mov	sp, r7
 80090ce:	bd80      	pop	{r7, pc}

080090d0 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80090d0:	b580      	push	{r7, lr}
 80090d2:	b084      	sub	sp, #16
 80090d4:	af00      	add	r7, sp, #0
 80090d6:	6078      	str	r0, [r7, #4]
 80090d8:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80090da:	687b      	ldr	r3, [r7, #4]
 80090dc:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80090e0:	2b01      	cmp	r3, #1
 80090e2:	d101      	bne.n	80090e8 <HAL_TIM_ConfigClockSource+0x18>
 80090e4:	2302      	movs	r3, #2
 80090e6:	e0a6      	b.n	8009236 <HAL_TIM_ConfigClockSource+0x166>
 80090e8:	687b      	ldr	r3, [r7, #4]
 80090ea:	2201      	movs	r2, #1
 80090ec:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80090f0:	687b      	ldr	r3, [r7, #4]
 80090f2:	2202      	movs	r2, #2
 80090f4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80090f8:	687b      	ldr	r3, [r7, #4]
 80090fa:	681b      	ldr	r3, [r3, #0]
 80090fc:	689b      	ldr	r3, [r3, #8]
 80090fe:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8009100:	68fb      	ldr	r3, [r7, #12]
 8009102:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8009106:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8009108:	68fb      	ldr	r3, [r7, #12]
 800910a:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800910e:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 8009110:	687b      	ldr	r3, [r7, #4]
 8009112:	681b      	ldr	r3, [r3, #0]
 8009114:	68fa      	ldr	r2, [r7, #12]
 8009116:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8009118:	683b      	ldr	r3, [r7, #0]
 800911a:	681b      	ldr	r3, [r3, #0]
 800911c:	2b40      	cmp	r3, #64	; 0x40
 800911e:	d067      	beq.n	80091f0 <HAL_TIM_ConfigClockSource+0x120>
 8009120:	2b40      	cmp	r3, #64	; 0x40
 8009122:	d80b      	bhi.n	800913c <HAL_TIM_ConfigClockSource+0x6c>
 8009124:	2b10      	cmp	r3, #16
 8009126:	d073      	beq.n	8009210 <HAL_TIM_ConfigClockSource+0x140>
 8009128:	2b10      	cmp	r3, #16
 800912a:	d802      	bhi.n	8009132 <HAL_TIM_ConfigClockSource+0x62>
 800912c:	2b00      	cmp	r3, #0
 800912e:	d06f      	beq.n	8009210 <HAL_TIM_ConfigClockSource+0x140>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
      break;
    }

    default:
      break;
 8009130:	e078      	b.n	8009224 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 8009132:	2b20      	cmp	r3, #32
 8009134:	d06c      	beq.n	8009210 <HAL_TIM_ConfigClockSource+0x140>
 8009136:	2b30      	cmp	r3, #48	; 0x30
 8009138:	d06a      	beq.n	8009210 <HAL_TIM_ConfigClockSource+0x140>
      break;
 800913a:	e073      	b.n	8009224 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 800913c:	2b70      	cmp	r3, #112	; 0x70
 800913e:	d00d      	beq.n	800915c <HAL_TIM_ConfigClockSource+0x8c>
 8009140:	2b70      	cmp	r3, #112	; 0x70
 8009142:	d804      	bhi.n	800914e <HAL_TIM_ConfigClockSource+0x7e>
 8009144:	2b50      	cmp	r3, #80	; 0x50
 8009146:	d033      	beq.n	80091b0 <HAL_TIM_ConfigClockSource+0xe0>
 8009148:	2b60      	cmp	r3, #96	; 0x60
 800914a:	d041      	beq.n	80091d0 <HAL_TIM_ConfigClockSource+0x100>
      break;
 800914c:	e06a      	b.n	8009224 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 800914e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8009152:	d066      	beq.n	8009222 <HAL_TIM_ConfigClockSource+0x152>
 8009154:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8009158:	d017      	beq.n	800918a <HAL_TIM_ConfigClockSource+0xba>
      break;
 800915a:	e063      	b.n	8009224 <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 800915c:	687b      	ldr	r3, [r7, #4]
 800915e:	6818      	ldr	r0, [r3, #0]
 8009160:	683b      	ldr	r3, [r7, #0]
 8009162:	6899      	ldr	r1, [r3, #8]
 8009164:	683b      	ldr	r3, [r7, #0]
 8009166:	685a      	ldr	r2, [r3, #4]
 8009168:	683b      	ldr	r3, [r7, #0]
 800916a:	68db      	ldr	r3, [r3, #12]
 800916c:	f000 fb16 	bl	800979c <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8009170:	687b      	ldr	r3, [r7, #4]
 8009172:	681b      	ldr	r3, [r3, #0]
 8009174:	689b      	ldr	r3, [r3, #8]
 8009176:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8009178:	68fb      	ldr	r3, [r7, #12]
 800917a:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 800917e:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 8009180:	687b      	ldr	r3, [r7, #4]
 8009182:	681b      	ldr	r3, [r3, #0]
 8009184:	68fa      	ldr	r2, [r7, #12]
 8009186:	609a      	str	r2, [r3, #8]
      break;
 8009188:	e04c      	b.n	8009224 <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 800918a:	687b      	ldr	r3, [r7, #4]
 800918c:	6818      	ldr	r0, [r3, #0]
 800918e:	683b      	ldr	r3, [r7, #0]
 8009190:	6899      	ldr	r1, [r3, #8]
 8009192:	683b      	ldr	r3, [r7, #0]
 8009194:	685a      	ldr	r2, [r3, #4]
 8009196:	683b      	ldr	r3, [r7, #0]
 8009198:	68db      	ldr	r3, [r3, #12]
 800919a:	f000 faff 	bl	800979c <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800919e:	687b      	ldr	r3, [r7, #4]
 80091a0:	681b      	ldr	r3, [r3, #0]
 80091a2:	689a      	ldr	r2, [r3, #8]
 80091a4:	687b      	ldr	r3, [r7, #4]
 80091a6:	681b      	ldr	r3, [r3, #0]
 80091a8:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80091ac:	609a      	str	r2, [r3, #8]
      break;
 80091ae:	e039      	b.n	8009224 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 80091b0:	687b      	ldr	r3, [r7, #4]
 80091b2:	6818      	ldr	r0, [r3, #0]
 80091b4:	683b      	ldr	r3, [r7, #0]
 80091b6:	6859      	ldr	r1, [r3, #4]
 80091b8:	683b      	ldr	r3, [r7, #0]
 80091ba:	68db      	ldr	r3, [r3, #12]
 80091bc:	461a      	mov	r2, r3
 80091be:	f000 fa73 	bl	80096a8 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80091c2:	687b      	ldr	r3, [r7, #4]
 80091c4:	681b      	ldr	r3, [r3, #0]
 80091c6:	2150      	movs	r1, #80	; 0x50
 80091c8:	4618      	mov	r0, r3
 80091ca:	f000 facc 	bl	8009766 <TIM_ITRx_SetConfig>
      break;
 80091ce:	e029      	b.n	8009224 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI2_ConfigInputStage(htim->Instance,
 80091d0:	687b      	ldr	r3, [r7, #4]
 80091d2:	6818      	ldr	r0, [r3, #0]
 80091d4:	683b      	ldr	r3, [r7, #0]
 80091d6:	6859      	ldr	r1, [r3, #4]
 80091d8:	683b      	ldr	r3, [r7, #0]
 80091da:	68db      	ldr	r3, [r3, #12]
 80091dc:	461a      	mov	r2, r3
 80091de:	f000 fa92 	bl	8009706 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80091e2:	687b      	ldr	r3, [r7, #4]
 80091e4:	681b      	ldr	r3, [r3, #0]
 80091e6:	2160      	movs	r1, #96	; 0x60
 80091e8:	4618      	mov	r0, r3
 80091ea:	f000 fabc 	bl	8009766 <TIM_ITRx_SetConfig>
      break;
 80091ee:	e019      	b.n	8009224 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 80091f0:	687b      	ldr	r3, [r7, #4]
 80091f2:	6818      	ldr	r0, [r3, #0]
 80091f4:	683b      	ldr	r3, [r7, #0]
 80091f6:	6859      	ldr	r1, [r3, #4]
 80091f8:	683b      	ldr	r3, [r7, #0]
 80091fa:	68db      	ldr	r3, [r3, #12]
 80091fc:	461a      	mov	r2, r3
 80091fe:	f000 fa53 	bl	80096a8 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8009202:	687b      	ldr	r3, [r7, #4]
 8009204:	681b      	ldr	r3, [r3, #0]
 8009206:	2140      	movs	r1, #64	; 0x40
 8009208:	4618      	mov	r0, r3
 800920a:	f000 faac 	bl	8009766 <TIM_ITRx_SetConfig>
      break;
 800920e:	e009      	b.n	8009224 <HAL_TIM_ConfigClockSource+0x154>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8009210:	687b      	ldr	r3, [r7, #4]
 8009212:	681a      	ldr	r2, [r3, #0]
 8009214:	683b      	ldr	r3, [r7, #0]
 8009216:	681b      	ldr	r3, [r3, #0]
 8009218:	4619      	mov	r1, r3
 800921a:	4610      	mov	r0, r2
 800921c:	f000 faa3 	bl	8009766 <TIM_ITRx_SetConfig>
      break;
 8009220:	e000      	b.n	8009224 <HAL_TIM_ConfigClockSource+0x154>
      break;
 8009222:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8009224:	687b      	ldr	r3, [r7, #4]
 8009226:	2201      	movs	r2, #1
 8009228:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800922c:	687b      	ldr	r3, [r7, #4]
 800922e:	2200      	movs	r2, #0
 8009230:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8009234:	2300      	movs	r3, #0
}
 8009236:	4618      	mov	r0, r3
 8009238:	3710      	adds	r7, #16
 800923a:	46bd      	mov	sp, r7
 800923c:	bd80      	pop	{r7, pc}

0800923e <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800923e:	b480      	push	{r7}
 8009240:	b083      	sub	sp, #12
 8009242:	af00      	add	r7, sp, #0
 8009244:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8009246:	bf00      	nop
 8009248:	370c      	adds	r7, #12
 800924a:	46bd      	mov	sp, r7
 800924c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009250:	4770      	bx	lr

08009252 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8009252:	b480      	push	{r7}
 8009254:	b083      	sub	sp, #12
 8009256:	af00      	add	r7, sp, #0
 8009258:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800925a:	bf00      	nop
 800925c:	370c      	adds	r7, #12
 800925e:	46bd      	mov	sp, r7
 8009260:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009264:	4770      	bx	lr

08009266 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8009266:	b480      	push	{r7}
 8009268:	b083      	sub	sp, #12
 800926a:	af00      	add	r7, sp, #0
 800926c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800926e:	bf00      	nop
 8009270:	370c      	adds	r7, #12
 8009272:	46bd      	mov	sp, r7
 8009274:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009278:	4770      	bx	lr

0800927a <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800927a:	b480      	push	{r7}
 800927c:	b083      	sub	sp, #12
 800927e:	af00      	add	r7, sp, #0
 8009280:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8009282:	bf00      	nop
 8009284:	370c      	adds	r7, #12
 8009286:	46bd      	mov	sp, r7
 8009288:	f85d 7b04 	ldr.w	r7, [sp], #4
 800928c:	4770      	bx	lr
	...

08009290 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8009290:	b480      	push	{r7}
 8009292:	b085      	sub	sp, #20
 8009294:	af00      	add	r7, sp, #0
 8009296:	6078      	str	r0, [r7, #4]
 8009298:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800929a:	687b      	ldr	r3, [r7, #4]
 800929c:	681b      	ldr	r3, [r3, #0]
 800929e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80092a0:	687b      	ldr	r3, [r7, #4]
 80092a2:	4a34      	ldr	r2, [pc, #208]	; (8009374 <TIM_Base_SetConfig+0xe4>)
 80092a4:	4293      	cmp	r3, r2
 80092a6:	d00f      	beq.n	80092c8 <TIM_Base_SetConfig+0x38>
 80092a8:	687b      	ldr	r3, [r7, #4]
 80092aa:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80092ae:	d00b      	beq.n	80092c8 <TIM_Base_SetConfig+0x38>
 80092b0:	687b      	ldr	r3, [r7, #4]
 80092b2:	4a31      	ldr	r2, [pc, #196]	; (8009378 <TIM_Base_SetConfig+0xe8>)
 80092b4:	4293      	cmp	r3, r2
 80092b6:	d007      	beq.n	80092c8 <TIM_Base_SetConfig+0x38>
 80092b8:	687b      	ldr	r3, [r7, #4]
 80092ba:	4a30      	ldr	r2, [pc, #192]	; (800937c <TIM_Base_SetConfig+0xec>)
 80092bc:	4293      	cmp	r3, r2
 80092be:	d003      	beq.n	80092c8 <TIM_Base_SetConfig+0x38>
 80092c0:	687b      	ldr	r3, [r7, #4]
 80092c2:	4a2f      	ldr	r2, [pc, #188]	; (8009380 <TIM_Base_SetConfig+0xf0>)
 80092c4:	4293      	cmp	r3, r2
 80092c6:	d108      	bne.n	80092da <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80092c8:	68fb      	ldr	r3, [r7, #12]
 80092ca:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80092ce:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80092d0:	683b      	ldr	r3, [r7, #0]
 80092d2:	685b      	ldr	r3, [r3, #4]
 80092d4:	68fa      	ldr	r2, [r7, #12]
 80092d6:	4313      	orrs	r3, r2
 80092d8:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80092da:	687b      	ldr	r3, [r7, #4]
 80092dc:	4a25      	ldr	r2, [pc, #148]	; (8009374 <TIM_Base_SetConfig+0xe4>)
 80092de:	4293      	cmp	r3, r2
 80092e0:	d01b      	beq.n	800931a <TIM_Base_SetConfig+0x8a>
 80092e2:	687b      	ldr	r3, [r7, #4]
 80092e4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80092e8:	d017      	beq.n	800931a <TIM_Base_SetConfig+0x8a>
 80092ea:	687b      	ldr	r3, [r7, #4]
 80092ec:	4a22      	ldr	r2, [pc, #136]	; (8009378 <TIM_Base_SetConfig+0xe8>)
 80092ee:	4293      	cmp	r3, r2
 80092f0:	d013      	beq.n	800931a <TIM_Base_SetConfig+0x8a>
 80092f2:	687b      	ldr	r3, [r7, #4]
 80092f4:	4a21      	ldr	r2, [pc, #132]	; (800937c <TIM_Base_SetConfig+0xec>)
 80092f6:	4293      	cmp	r3, r2
 80092f8:	d00f      	beq.n	800931a <TIM_Base_SetConfig+0x8a>
 80092fa:	687b      	ldr	r3, [r7, #4]
 80092fc:	4a20      	ldr	r2, [pc, #128]	; (8009380 <TIM_Base_SetConfig+0xf0>)
 80092fe:	4293      	cmp	r3, r2
 8009300:	d00b      	beq.n	800931a <TIM_Base_SetConfig+0x8a>
 8009302:	687b      	ldr	r3, [r7, #4]
 8009304:	4a1f      	ldr	r2, [pc, #124]	; (8009384 <TIM_Base_SetConfig+0xf4>)
 8009306:	4293      	cmp	r3, r2
 8009308:	d007      	beq.n	800931a <TIM_Base_SetConfig+0x8a>
 800930a:	687b      	ldr	r3, [r7, #4]
 800930c:	4a1e      	ldr	r2, [pc, #120]	; (8009388 <TIM_Base_SetConfig+0xf8>)
 800930e:	4293      	cmp	r3, r2
 8009310:	d003      	beq.n	800931a <TIM_Base_SetConfig+0x8a>
 8009312:	687b      	ldr	r3, [r7, #4]
 8009314:	4a1d      	ldr	r2, [pc, #116]	; (800938c <TIM_Base_SetConfig+0xfc>)
 8009316:	4293      	cmp	r3, r2
 8009318:	d108      	bne.n	800932c <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800931a:	68fb      	ldr	r3, [r7, #12]
 800931c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8009320:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8009322:	683b      	ldr	r3, [r7, #0]
 8009324:	68db      	ldr	r3, [r3, #12]
 8009326:	68fa      	ldr	r2, [r7, #12]
 8009328:	4313      	orrs	r3, r2
 800932a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800932c:	68fb      	ldr	r3, [r7, #12]
 800932e:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8009332:	683b      	ldr	r3, [r7, #0]
 8009334:	695b      	ldr	r3, [r3, #20]
 8009336:	4313      	orrs	r3, r2
 8009338:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800933a:	687b      	ldr	r3, [r7, #4]
 800933c:	68fa      	ldr	r2, [r7, #12]
 800933e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8009340:	683b      	ldr	r3, [r7, #0]
 8009342:	689a      	ldr	r2, [r3, #8]
 8009344:	687b      	ldr	r3, [r7, #4]
 8009346:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8009348:	683b      	ldr	r3, [r7, #0]
 800934a:	681a      	ldr	r2, [r3, #0]
 800934c:	687b      	ldr	r3, [r7, #4]
 800934e:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8009350:	687b      	ldr	r3, [r7, #4]
 8009352:	4a08      	ldr	r2, [pc, #32]	; (8009374 <TIM_Base_SetConfig+0xe4>)
 8009354:	4293      	cmp	r3, r2
 8009356:	d103      	bne.n	8009360 <TIM_Base_SetConfig+0xd0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8009358:	683b      	ldr	r3, [r7, #0]
 800935a:	691a      	ldr	r2, [r3, #16]
 800935c:	687b      	ldr	r3, [r7, #4]
 800935e:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8009360:	687b      	ldr	r3, [r7, #4]
 8009362:	2201      	movs	r2, #1
 8009364:	615a      	str	r2, [r3, #20]
}
 8009366:	bf00      	nop
 8009368:	3714      	adds	r7, #20
 800936a:	46bd      	mov	sp, r7
 800936c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009370:	4770      	bx	lr
 8009372:	bf00      	nop
 8009374:	40010000 	.word	0x40010000
 8009378:	40000400 	.word	0x40000400
 800937c:	40000800 	.word	0x40000800
 8009380:	40000c00 	.word	0x40000c00
 8009384:	40014000 	.word	0x40014000
 8009388:	40014400 	.word	0x40014400
 800938c:	40014800 	.word	0x40014800

08009390 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8009390:	b480      	push	{r7}
 8009392:	b087      	sub	sp, #28
 8009394:	af00      	add	r7, sp, #0
 8009396:	6078      	str	r0, [r7, #4]
 8009398:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800939a:	687b      	ldr	r3, [r7, #4]
 800939c:	6a1b      	ldr	r3, [r3, #32]
 800939e:	f023 0201 	bic.w	r2, r3, #1
 80093a2:	687b      	ldr	r3, [r7, #4]
 80093a4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80093a6:	687b      	ldr	r3, [r7, #4]
 80093a8:	6a1b      	ldr	r3, [r3, #32]
 80093aa:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80093ac:	687b      	ldr	r3, [r7, #4]
 80093ae:	685b      	ldr	r3, [r3, #4]
 80093b0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80093b2:	687b      	ldr	r3, [r7, #4]
 80093b4:	699b      	ldr	r3, [r3, #24]
 80093b6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80093b8:	68fb      	ldr	r3, [r7, #12]
 80093ba:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80093be:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80093c0:	68fb      	ldr	r3, [r7, #12]
 80093c2:	f023 0303 	bic.w	r3, r3, #3
 80093c6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80093c8:	683b      	ldr	r3, [r7, #0]
 80093ca:	681b      	ldr	r3, [r3, #0]
 80093cc:	68fa      	ldr	r2, [r7, #12]
 80093ce:	4313      	orrs	r3, r2
 80093d0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80093d2:	697b      	ldr	r3, [r7, #20]
 80093d4:	f023 0302 	bic.w	r3, r3, #2
 80093d8:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80093da:	683b      	ldr	r3, [r7, #0]
 80093dc:	689b      	ldr	r3, [r3, #8]
 80093de:	697a      	ldr	r2, [r7, #20]
 80093e0:	4313      	orrs	r3, r2
 80093e2:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80093e4:	687b      	ldr	r3, [r7, #4]
 80093e6:	4a1c      	ldr	r2, [pc, #112]	; (8009458 <TIM_OC1_SetConfig+0xc8>)
 80093e8:	4293      	cmp	r3, r2
 80093ea:	d10c      	bne.n	8009406 <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80093ec:	697b      	ldr	r3, [r7, #20]
 80093ee:	f023 0308 	bic.w	r3, r3, #8
 80093f2:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80093f4:	683b      	ldr	r3, [r7, #0]
 80093f6:	68db      	ldr	r3, [r3, #12]
 80093f8:	697a      	ldr	r2, [r7, #20]
 80093fa:	4313      	orrs	r3, r2
 80093fc:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80093fe:	697b      	ldr	r3, [r7, #20]
 8009400:	f023 0304 	bic.w	r3, r3, #4
 8009404:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8009406:	687b      	ldr	r3, [r7, #4]
 8009408:	4a13      	ldr	r2, [pc, #76]	; (8009458 <TIM_OC1_SetConfig+0xc8>)
 800940a:	4293      	cmp	r3, r2
 800940c:	d111      	bne.n	8009432 <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800940e:	693b      	ldr	r3, [r7, #16]
 8009410:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8009414:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8009416:	693b      	ldr	r3, [r7, #16]
 8009418:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800941c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800941e:	683b      	ldr	r3, [r7, #0]
 8009420:	695b      	ldr	r3, [r3, #20]
 8009422:	693a      	ldr	r2, [r7, #16]
 8009424:	4313      	orrs	r3, r2
 8009426:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8009428:	683b      	ldr	r3, [r7, #0]
 800942a:	699b      	ldr	r3, [r3, #24]
 800942c:	693a      	ldr	r2, [r7, #16]
 800942e:	4313      	orrs	r3, r2
 8009430:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8009432:	687b      	ldr	r3, [r7, #4]
 8009434:	693a      	ldr	r2, [r7, #16]
 8009436:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8009438:	687b      	ldr	r3, [r7, #4]
 800943a:	68fa      	ldr	r2, [r7, #12]
 800943c:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800943e:	683b      	ldr	r3, [r7, #0]
 8009440:	685a      	ldr	r2, [r3, #4]
 8009442:	687b      	ldr	r3, [r7, #4]
 8009444:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8009446:	687b      	ldr	r3, [r7, #4]
 8009448:	697a      	ldr	r2, [r7, #20]
 800944a:	621a      	str	r2, [r3, #32]
}
 800944c:	bf00      	nop
 800944e:	371c      	adds	r7, #28
 8009450:	46bd      	mov	sp, r7
 8009452:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009456:	4770      	bx	lr
 8009458:	40010000 	.word	0x40010000

0800945c <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800945c:	b480      	push	{r7}
 800945e:	b087      	sub	sp, #28
 8009460:	af00      	add	r7, sp, #0
 8009462:	6078      	str	r0, [r7, #4]
 8009464:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8009466:	687b      	ldr	r3, [r7, #4]
 8009468:	6a1b      	ldr	r3, [r3, #32]
 800946a:	f023 0210 	bic.w	r2, r3, #16
 800946e:	687b      	ldr	r3, [r7, #4]
 8009470:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8009472:	687b      	ldr	r3, [r7, #4]
 8009474:	6a1b      	ldr	r3, [r3, #32]
 8009476:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8009478:	687b      	ldr	r3, [r7, #4]
 800947a:	685b      	ldr	r3, [r3, #4]
 800947c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800947e:	687b      	ldr	r3, [r7, #4]
 8009480:	699b      	ldr	r3, [r3, #24]
 8009482:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8009484:	68fb      	ldr	r3, [r7, #12]
 8009486:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800948a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800948c:	68fb      	ldr	r3, [r7, #12]
 800948e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8009492:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8009494:	683b      	ldr	r3, [r7, #0]
 8009496:	681b      	ldr	r3, [r3, #0]
 8009498:	021b      	lsls	r3, r3, #8
 800949a:	68fa      	ldr	r2, [r7, #12]
 800949c:	4313      	orrs	r3, r2
 800949e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80094a0:	697b      	ldr	r3, [r7, #20]
 80094a2:	f023 0320 	bic.w	r3, r3, #32
 80094a6:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80094a8:	683b      	ldr	r3, [r7, #0]
 80094aa:	689b      	ldr	r3, [r3, #8]
 80094ac:	011b      	lsls	r3, r3, #4
 80094ae:	697a      	ldr	r2, [r7, #20]
 80094b0:	4313      	orrs	r3, r2
 80094b2:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80094b4:	687b      	ldr	r3, [r7, #4]
 80094b6:	4a1e      	ldr	r2, [pc, #120]	; (8009530 <TIM_OC2_SetConfig+0xd4>)
 80094b8:	4293      	cmp	r3, r2
 80094ba:	d10d      	bne.n	80094d8 <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80094bc:	697b      	ldr	r3, [r7, #20]
 80094be:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80094c2:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80094c4:	683b      	ldr	r3, [r7, #0]
 80094c6:	68db      	ldr	r3, [r3, #12]
 80094c8:	011b      	lsls	r3, r3, #4
 80094ca:	697a      	ldr	r2, [r7, #20]
 80094cc:	4313      	orrs	r3, r2
 80094ce:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 80094d0:	697b      	ldr	r3, [r7, #20]
 80094d2:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80094d6:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80094d8:	687b      	ldr	r3, [r7, #4]
 80094da:	4a15      	ldr	r2, [pc, #84]	; (8009530 <TIM_OC2_SetConfig+0xd4>)
 80094dc:	4293      	cmp	r3, r2
 80094de:	d113      	bne.n	8009508 <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 80094e0:	693b      	ldr	r3, [r7, #16]
 80094e2:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80094e6:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80094e8:	693b      	ldr	r3, [r7, #16]
 80094ea:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80094ee:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 80094f0:	683b      	ldr	r3, [r7, #0]
 80094f2:	695b      	ldr	r3, [r3, #20]
 80094f4:	009b      	lsls	r3, r3, #2
 80094f6:	693a      	ldr	r2, [r7, #16]
 80094f8:	4313      	orrs	r3, r2
 80094fa:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80094fc:	683b      	ldr	r3, [r7, #0]
 80094fe:	699b      	ldr	r3, [r3, #24]
 8009500:	009b      	lsls	r3, r3, #2
 8009502:	693a      	ldr	r2, [r7, #16]
 8009504:	4313      	orrs	r3, r2
 8009506:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8009508:	687b      	ldr	r3, [r7, #4]
 800950a:	693a      	ldr	r2, [r7, #16]
 800950c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800950e:	687b      	ldr	r3, [r7, #4]
 8009510:	68fa      	ldr	r2, [r7, #12]
 8009512:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8009514:	683b      	ldr	r3, [r7, #0]
 8009516:	685a      	ldr	r2, [r3, #4]
 8009518:	687b      	ldr	r3, [r7, #4]
 800951a:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800951c:	687b      	ldr	r3, [r7, #4]
 800951e:	697a      	ldr	r2, [r7, #20]
 8009520:	621a      	str	r2, [r3, #32]
}
 8009522:	bf00      	nop
 8009524:	371c      	adds	r7, #28
 8009526:	46bd      	mov	sp, r7
 8009528:	f85d 7b04 	ldr.w	r7, [sp], #4
 800952c:	4770      	bx	lr
 800952e:	bf00      	nop
 8009530:	40010000 	.word	0x40010000

08009534 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8009534:	b480      	push	{r7}
 8009536:	b087      	sub	sp, #28
 8009538:	af00      	add	r7, sp, #0
 800953a:	6078      	str	r0, [r7, #4]
 800953c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800953e:	687b      	ldr	r3, [r7, #4]
 8009540:	6a1b      	ldr	r3, [r3, #32]
 8009542:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8009546:	687b      	ldr	r3, [r7, #4]
 8009548:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800954a:	687b      	ldr	r3, [r7, #4]
 800954c:	6a1b      	ldr	r3, [r3, #32]
 800954e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8009550:	687b      	ldr	r3, [r7, #4]
 8009552:	685b      	ldr	r3, [r3, #4]
 8009554:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8009556:	687b      	ldr	r3, [r7, #4]
 8009558:	69db      	ldr	r3, [r3, #28]
 800955a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800955c:	68fb      	ldr	r3, [r7, #12]
 800955e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8009562:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8009564:	68fb      	ldr	r3, [r7, #12]
 8009566:	f023 0303 	bic.w	r3, r3, #3
 800956a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800956c:	683b      	ldr	r3, [r7, #0]
 800956e:	681b      	ldr	r3, [r3, #0]
 8009570:	68fa      	ldr	r2, [r7, #12]
 8009572:	4313      	orrs	r3, r2
 8009574:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8009576:	697b      	ldr	r3, [r7, #20]
 8009578:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800957c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800957e:	683b      	ldr	r3, [r7, #0]
 8009580:	689b      	ldr	r3, [r3, #8]
 8009582:	021b      	lsls	r3, r3, #8
 8009584:	697a      	ldr	r2, [r7, #20]
 8009586:	4313      	orrs	r3, r2
 8009588:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800958a:	687b      	ldr	r3, [r7, #4]
 800958c:	4a1d      	ldr	r2, [pc, #116]	; (8009604 <TIM_OC3_SetConfig+0xd0>)
 800958e:	4293      	cmp	r3, r2
 8009590:	d10d      	bne.n	80095ae <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8009592:	697b      	ldr	r3, [r7, #20]
 8009594:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8009598:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800959a:	683b      	ldr	r3, [r7, #0]
 800959c:	68db      	ldr	r3, [r3, #12]
 800959e:	021b      	lsls	r3, r3, #8
 80095a0:	697a      	ldr	r2, [r7, #20]
 80095a2:	4313      	orrs	r3, r2
 80095a4:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80095a6:	697b      	ldr	r3, [r7, #20]
 80095a8:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80095ac:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80095ae:	687b      	ldr	r3, [r7, #4]
 80095b0:	4a14      	ldr	r2, [pc, #80]	; (8009604 <TIM_OC3_SetConfig+0xd0>)
 80095b2:	4293      	cmp	r3, r2
 80095b4:	d113      	bne.n	80095de <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 80095b6:	693b      	ldr	r3, [r7, #16]
 80095b8:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80095bc:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80095be:	693b      	ldr	r3, [r7, #16]
 80095c0:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80095c4:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80095c6:	683b      	ldr	r3, [r7, #0]
 80095c8:	695b      	ldr	r3, [r3, #20]
 80095ca:	011b      	lsls	r3, r3, #4
 80095cc:	693a      	ldr	r2, [r7, #16]
 80095ce:	4313      	orrs	r3, r2
 80095d0:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80095d2:	683b      	ldr	r3, [r7, #0]
 80095d4:	699b      	ldr	r3, [r3, #24]
 80095d6:	011b      	lsls	r3, r3, #4
 80095d8:	693a      	ldr	r2, [r7, #16]
 80095da:	4313      	orrs	r3, r2
 80095dc:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80095de:	687b      	ldr	r3, [r7, #4]
 80095e0:	693a      	ldr	r2, [r7, #16]
 80095e2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80095e4:	687b      	ldr	r3, [r7, #4]
 80095e6:	68fa      	ldr	r2, [r7, #12]
 80095e8:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80095ea:	683b      	ldr	r3, [r7, #0]
 80095ec:	685a      	ldr	r2, [r3, #4]
 80095ee:	687b      	ldr	r3, [r7, #4]
 80095f0:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80095f2:	687b      	ldr	r3, [r7, #4]
 80095f4:	697a      	ldr	r2, [r7, #20]
 80095f6:	621a      	str	r2, [r3, #32]
}
 80095f8:	bf00      	nop
 80095fa:	371c      	adds	r7, #28
 80095fc:	46bd      	mov	sp, r7
 80095fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009602:	4770      	bx	lr
 8009604:	40010000 	.word	0x40010000

08009608 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8009608:	b480      	push	{r7}
 800960a:	b087      	sub	sp, #28
 800960c:	af00      	add	r7, sp, #0
 800960e:	6078      	str	r0, [r7, #4]
 8009610:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8009612:	687b      	ldr	r3, [r7, #4]
 8009614:	6a1b      	ldr	r3, [r3, #32]
 8009616:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800961a:	687b      	ldr	r3, [r7, #4]
 800961c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800961e:	687b      	ldr	r3, [r7, #4]
 8009620:	6a1b      	ldr	r3, [r3, #32]
 8009622:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8009624:	687b      	ldr	r3, [r7, #4]
 8009626:	685b      	ldr	r3, [r3, #4]
 8009628:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800962a:	687b      	ldr	r3, [r7, #4]
 800962c:	69db      	ldr	r3, [r3, #28]
 800962e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8009630:	68fb      	ldr	r3, [r7, #12]
 8009632:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8009636:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8009638:	68fb      	ldr	r3, [r7, #12]
 800963a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800963e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8009640:	683b      	ldr	r3, [r7, #0]
 8009642:	681b      	ldr	r3, [r3, #0]
 8009644:	021b      	lsls	r3, r3, #8
 8009646:	68fa      	ldr	r2, [r7, #12]
 8009648:	4313      	orrs	r3, r2
 800964a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800964c:	693b      	ldr	r3, [r7, #16]
 800964e:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8009652:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8009654:	683b      	ldr	r3, [r7, #0]
 8009656:	689b      	ldr	r3, [r3, #8]
 8009658:	031b      	lsls	r3, r3, #12
 800965a:	693a      	ldr	r2, [r7, #16]
 800965c:	4313      	orrs	r3, r2
 800965e:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8009660:	687b      	ldr	r3, [r7, #4]
 8009662:	4a10      	ldr	r2, [pc, #64]	; (80096a4 <TIM_OC4_SetConfig+0x9c>)
 8009664:	4293      	cmp	r3, r2
 8009666:	d109      	bne.n	800967c <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8009668:	697b      	ldr	r3, [r7, #20]
 800966a:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800966e:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8009670:	683b      	ldr	r3, [r7, #0]
 8009672:	695b      	ldr	r3, [r3, #20]
 8009674:	019b      	lsls	r3, r3, #6
 8009676:	697a      	ldr	r2, [r7, #20]
 8009678:	4313      	orrs	r3, r2
 800967a:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800967c:	687b      	ldr	r3, [r7, #4]
 800967e:	697a      	ldr	r2, [r7, #20]
 8009680:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8009682:	687b      	ldr	r3, [r7, #4]
 8009684:	68fa      	ldr	r2, [r7, #12]
 8009686:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8009688:	683b      	ldr	r3, [r7, #0]
 800968a:	685a      	ldr	r2, [r3, #4]
 800968c:	687b      	ldr	r3, [r7, #4]
 800968e:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8009690:	687b      	ldr	r3, [r7, #4]
 8009692:	693a      	ldr	r2, [r7, #16]
 8009694:	621a      	str	r2, [r3, #32]
}
 8009696:	bf00      	nop
 8009698:	371c      	adds	r7, #28
 800969a:	46bd      	mov	sp, r7
 800969c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80096a0:	4770      	bx	lr
 80096a2:	bf00      	nop
 80096a4:	40010000 	.word	0x40010000

080096a8 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80096a8:	b480      	push	{r7}
 80096aa:	b087      	sub	sp, #28
 80096ac:	af00      	add	r7, sp, #0
 80096ae:	60f8      	str	r0, [r7, #12]
 80096b0:	60b9      	str	r1, [r7, #8]
 80096b2:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80096b4:	68fb      	ldr	r3, [r7, #12]
 80096b6:	6a1b      	ldr	r3, [r3, #32]
 80096b8:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80096ba:	68fb      	ldr	r3, [r7, #12]
 80096bc:	6a1b      	ldr	r3, [r3, #32]
 80096be:	f023 0201 	bic.w	r2, r3, #1
 80096c2:	68fb      	ldr	r3, [r7, #12]
 80096c4:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80096c6:	68fb      	ldr	r3, [r7, #12]
 80096c8:	699b      	ldr	r3, [r3, #24]
 80096ca:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80096cc:	693b      	ldr	r3, [r7, #16]
 80096ce:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80096d2:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80096d4:	687b      	ldr	r3, [r7, #4]
 80096d6:	011b      	lsls	r3, r3, #4
 80096d8:	693a      	ldr	r2, [r7, #16]
 80096da:	4313      	orrs	r3, r2
 80096dc:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80096de:	697b      	ldr	r3, [r7, #20]
 80096e0:	f023 030a 	bic.w	r3, r3, #10
 80096e4:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80096e6:	697a      	ldr	r2, [r7, #20]
 80096e8:	68bb      	ldr	r3, [r7, #8]
 80096ea:	4313      	orrs	r3, r2
 80096ec:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80096ee:	68fb      	ldr	r3, [r7, #12]
 80096f0:	693a      	ldr	r2, [r7, #16]
 80096f2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80096f4:	68fb      	ldr	r3, [r7, #12]
 80096f6:	697a      	ldr	r2, [r7, #20]
 80096f8:	621a      	str	r2, [r3, #32]
}
 80096fa:	bf00      	nop
 80096fc:	371c      	adds	r7, #28
 80096fe:	46bd      	mov	sp, r7
 8009700:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009704:	4770      	bx	lr

08009706 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8009706:	b480      	push	{r7}
 8009708:	b087      	sub	sp, #28
 800970a:	af00      	add	r7, sp, #0
 800970c:	60f8      	str	r0, [r7, #12]
 800970e:	60b9      	str	r1, [r7, #8]
 8009710:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8009712:	68fb      	ldr	r3, [r7, #12]
 8009714:	6a1b      	ldr	r3, [r3, #32]
 8009716:	f023 0210 	bic.w	r2, r3, #16
 800971a:	68fb      	ldr	r3, [r7, #12]
 800971c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800971e:	68fb      	ldr	r3, [r7, #12]
 8009720:	699b      	ldr	r3, [r3, #24]
 8009722:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8009724:	68fb      	ldr	r3, [r7, #12]
 8009726:	6a1b      	ldr	r3, [r3, #32]
 8009728:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800972a:	697b      	ldr	r3, [r7, #20]
 800972c:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8009730:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8009732:	687b      	ldr	r3, [r7, #4]
 8009734:	031b      	lsls	r3, r3, #12
 8009736:	697a      	ldr	r2, [r7, #20]
 8009738:	4313      	orrs	r3, r2
 800973a:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800973c:	693b      	ldr	r3, [r7, #16]
 800973e:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8009742:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8009744:	68bb      	ldr	r3, [r7, #8]
 8009746:	011b      	lsls	r3, r3, #4
 8009748:	693a      	ldr	r2, [r7, #16]
 800974a:	4313      	orrs	r3, r2
 800974c:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800974e:	68fb      	ldr	r3, [r7, #12]
 8009750:	697a      	ldr	r2, [r7, #20]
 8009752:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8009754:	68fb      	ldr	r3, [r7, #12]
 8009756:	693a      	ldr	r2, [r7, #16]
 8009758:	621a      	str	r2, [r3, #32]
}
 800975a:	bf00      	nop
 800975c:	371c      	adds	r7, #28
 800975e:	46bd      	mov	sp, r7
 8009760:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009764:	4770      	bx	lr

08009766 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8009766:	b480      	push	{r7}
 8009768:	b085      	sub	sp, #20
 800976a:	af00      	add	r7, sp, #0
 800976c:	6078      	str	r0, [r7, #4]
 800976e:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8009770:	687b      	ldr	r3, [r7, #4]
 8009772:	689b      	ldr	r3, [r3, #8]
 8009774:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8009776:	68fb      	ldr	r3, [r7, #12]
 8009778:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800977c:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800977e:	683a      	ldr	r2, [r7, #0]
 8009780:	68fb      	ldr	r3, [r7, #12]
 8009782:	4313      	orrs	r3, r2
 8009784:	f043 0307 	orr.w	r3, r3, #7
 8009788:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800978a:	687b      	ldr	r3, [r7, #4]
 800978c:	68fa      	ldr	r2, [r7, #12]
 800978e:	609a      	str	r2, [r3, #8]
}
 8009790:	bf00      	nop
 8009792:	3714      	adds	r7, #20
 8009794:	46bd      	mov	sp, r7
 8009796:	f85d 7b04 	ldr.w	r7, [sp], #4
 800979a:	4770      	bx	lr

0800979c <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800979c:	b480      	push	{r7}
 800979e:	b087      	sub	sp, #28
 80097a0:	af00      	add	r7, sp, #0
 80097a2:	60f8      	str	r0, [r7, #12]
 80097a4:	60b9      	str	r1, [r7, #8]
 80097a6:	607a      	str	r2, [r7, #4]
 80097a8:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80097aa:	68fb      	ldr	r3, [r7, #12]
 80097ac:	689b      	ldr	r3, [r3, #8]
 80097ae:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80097b0:	697b      	ldr	r3, [r7, #20]
 80097b2:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80097b6:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80097b8:	683b      	ldr	r3, [r7, #0]
 80097ba:	021a      	lsls	r2, r3, #8
 80097bc:	687b      	ldr	r3, [r7, #4]
 80097be:	431a      	orrs	r2, r3
 80097c0:	68bb      	ldr	r3, [r7, #8]
 80097c2:	4313      	orrs	r3, r2
 80097c4:	697a      	ldr	r2, [r7, #20]
 80097c6:	4313      	orrs	r3, r2
 80097c8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80097ca:	68fb      	ldr	r3, [r7, #12]
 80097cc:	697a      	ldr	r2, [r7, #20]
 80097ce:	609a      	str	r2, [r3, #8]
}
 80097d0:	bf00      	nop
 80097d2:	371c      	adds	r7, #28
 80097d4:	46bd      	mov	sp, r7
 80097d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80097da:	4770      	bx	lr

080097dc <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 80097dc:	b480      	push	{r7}
 80097de:	b087      	sub	sp, #28
 80097e0:	af00      	add	r7, sp, #0
 80097e2:	60f8      	str	r0, [r7, #12]
 80097e4:	60b9      	str	r1, [r7, #8]
 80097e6:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80097e8:	68bb      	ldr	r3, [r7, #8]
 80097ea:	f003 031f 	and.w	r3, r3, #31
 80097ee:	2201      	movs	r2, #1
 80097f0:	fa02 f303 	lsl.w	r3, r2, r3
 80097f4:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80097f6:	68fb      	ldr	r3, [r7, #12]
 80097f8:	6a1a      	ldr	r2, [r3, #32]
 80097fa:	697b      	ldr	r3, [r7, #20]
 80097fc:	43db      	mvns	r3, r3
 80097fe:	401a      	ands	r2, r3
 8009800:	68fb      	ldr	r3, [r7, #12]
 8009802:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8009804:	68fb      	ldr	r3, [r7, #12]
 8009806:	6a1a      	ldr	r2, [r3, #32]
 8009808:	68bb      	ldr	r3, [r7, #8]
 800980a:	f003 031f 	and.w	r3, r3, #31
 800980e:	6879      	ldr	r1, [r7, #4]
 8009810:	fa01 f303 	lsl.w	r3, r1, r3
 8009814:	431a      	orrs	r2, r3
 8009816:	68fb      	ldr	r3, [r7, #12]
 8009818:	621a      	str	r2, [r3, #32]
}
 800981a:	bf00      	nop
 800981c:	371c      	adds	r7, #28
 800981e:	46bd      	mov	sp, r7
 8009820:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009824:	4770      	bx	lr
	...

08009828 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8009828:	b480      	push	{r7}
 800982a:	b085      	sub	sp, #20
 800982c:	af00      	add	r7, sp, #0
 800982e:	6078      	str	r0, [r7, #4]
 8009830:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8009832:	687b      	ldr	r3, [r7, #4]
 8009834:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8009838:	2b01      	cmp	r3, #1
 800983a:	d101      	bne.n	8009840 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800983c:	2302      	movs	r3, #2
 800983e:	e050      	b.n	80098e2 <HAL_TIMEx_MasterConfigSynchronization+0xba>
 8009840:	687b      	ldr	r3, [r7, #4]
 8009842:	2201      	movs	r2, #1
 8009844:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8009848:	687b      	ldr	r3, [r7, #4]
 800984a:	2202      	movs	r2, #2
 800984c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8009850:	687b      	ldr	r3, [r7, #4]
 8009852:	681b      	ldr	r3, [r3, #0]
 8009854:	685b      	ldr	r3, [r3, #4]
 8009856:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8009858:	687b      	ldr	r3, [r7, #4]
 800985a:	681b      	ldr	r3, [r3, #0]
 800985c:	689b      	ldr	r3, [r3, #8]
 800985e:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8009860:	68fb      	ldr	r3, [r7, #12]
 8009862:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8009866:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8009868:	683b      	ldr	r3, [r7, #0]
 800986a:	681b      	ldr	r3, [r3, #0]
 800986c:	68fa      	ldr	r2, [r7, #12]
 800986e:	4313      	orrs	r3, r2
 8009870:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8009872:	687b      	ldr	r3, [r7, #4]
 8009874:	681b      	ldr	r3, [r3, #0]
 8009876:	68fa      	ldr	r2, [r7, #12]
 8009878:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800987a:	687b      	ldr	r3, [r7, #4]
 800987c:	681b      	ldr	r3, [r3, #0]
 800987e:	4a1c      	ldr	r2, [pc, #112]	; (80098f0 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 8009880:	4293      	cmp	r3, r2
 8009882:	d018      	beq.n	80098b6 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8009884:	687b      	ldr	r3, [r7, #4]
 8009886:	681b      	ldr	r3, [r3, #0]
 8009888:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800988c:	d013      	beq.n	80098b6 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 800988e:	687b      	ldr	r3, [r7, #4]
 8009890:	681b      	ldr	r3, [r3, #0]
 8009892:	4a18      	ldr	r2, [pc, #96]	; (80098f4 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 8009894:	4293      	cmp	r3, r2
 8009896:	d00e      	beq.n	80098b6 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8009898:	687b      	ldr	r3, [r7, #4]
 800989a:	681b      	ldr	r3, [r3, #0]
 800989c:	4a16      	ldr	r2, [pc, #88]	; (80098f8 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 800989e:	4293      	cmp	r3, r2
 80098a0:	d009      	beq.n	80098b6 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80098a2:	687b      	ldr	r3, [r7, #4]
 80098a4:	681b      	ldr	r3, [r3, #0]
 80098a6:	4a15      	ldr	r2, [pc, #84]	; (80098fc <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 80098a8:	4293      	cmp	r3, r2
 80098aa:	d004      	beq.n	80098b6 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80098ac:	687b      	ldr	r3, [r7, #4]
 80098ae:	681b      	ldr	r3, [r3, #0]
 80098b0:	4a13      	ldr	r2, [pc, #76]	; (8009900 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 80098b2:	4293      	cmp	r3, r2
 80098b4:	d10c      	bne.n	80098d0 <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80098b6:	68bb      	ldr	r3, [r7, #8]
 80098b8:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80098bc:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80098be:	683b      	ldr	r3, [r7, #0]
 80098c0:	685b      	ldr	r3, [r3, #4]
 80098c2:	68ba      	ldr	r2, [r7, #8]
 80098c4:	4313      	orrs	r3, r2
 80098c6:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80098c8:	687b      	ldr	r3, [r7, #4]
 80098ca:	681b      	ldr	r3, [r3, #0]
 80098cc:	68ba      	ldr	r2, [r7, #8]
 80098ce:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80098d0:	687b      	ldr	r3, [r7, #4]
 80098d2:	2201      	movs	r2, #1
 80098d4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80098d8:	687b      	ldr	r3, [r7, #4]
 80098da:	2200      	movs	r2, #0
 80098dc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80098e0:	2300      	movs	r3, #0
}
 80098e2:	4618      	mov	r0, r3
 80098e4:	3714      	adds	r7, #20
 80098e6:	46bd      	mov	sp, r7
 80098e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80098ec:	4770      	bx	lr
 80098ee:	bf00      	nop
 80098f0:	40010000 	.word	0x40010000
 80098f4:	40000400 	.word	0x40000400
 80098f8:	40000800 	.word	0x40000800
 80098fc:	40000c00 	.word	0x40000c00
 8009900:	40014000 	.word	0x40014000

08009904 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8009904:	b480      	push	{r7}
 8009906:	b083      	sub	sp, #12
 8009908:	af00      	add	r7, sp, #0
 800990a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800990c:	bf00      	nop
 800990e:	370c      	adds	r7, #12
 8009910:	46bd      	mov	sp, r7
 8009912:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009916:	4770      	bx	lr

08009918 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8009918:	b480      	push	{r7}
 800991a:	b083      	sub	sp, #12
 800991c:	af00      	add	r7, sp, #0
 800991e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8009920:	bf00      	nop
 8009922:	370c      	adds	r7, #12
 8009924:	46bd      	mov	sp, r7
 8009926:	f85d 7b04 	ldr.w	r7, [sp], #4
 800992a:	4770      	bx	lr

0800992c <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800992c:	b580      	push	{r7, lr}
 800992e:	b082      	sub	sp, #8
 8009930:	af00      	add	r7, sp, #0
 8009932:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8009934:	687b      	ldr	r3, [r7, #4]
 8009936:	2b00      	cmp	r3, #0
 8009938:	d101      	bne.n	800993e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800993a:	2301      	movs	r3, #1
 800993c:	e03f      	b.n	80099be <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 800993e:	687b      	ldr	r3, [r7, #4]
 8009940:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8009944:	b2db      	uxtb	r3, r3
 8009946:	2b00      	cmp	r3, #0
 8009948:	d106      	bne.n	8009958 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800994a:	687b      	ldr	r3, [r7, #4]
 800994c:	2200      	movs	r2, #0
 800994e:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8009952:	6878      	ldr	r0, [r7, #4]
 8009954:	f7f9 fe32 	bl	80035bc <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8009958:	687b      	ldr	r3, [r7, #4]
 800995a:	2224      	movs	r2, #36	; 0x24
 800995c:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8009960:	687b      	ldr	r3, [r7, #4]
 8009962:	681b      	ldr	r3, [r3, #0]
 8009964:	68da      	ldr	r2, [r3, #12]
 8009966:	687b      	ldr	r3, [r7, #4]
 8009968:	681b      	ldr	r3, [r3, #0]
 800996a:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800996e:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8009970:	6878      	ldr	r0, [r7, #4]
 8009972:	f000 f90b 	bl	8009b8c <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8009976:	687b      	ldr	r3, [r7, #4]
 8009978:	681b      	ldr	r3, [r3, #0]
 800997a:	691a      	ldr	r2, [r3, #16]
 800997c:	687b      	ldr	r3, [r7, #4]
 800997e:	681b      	ldr	r3, [r3, #0]
 8009980:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8009984:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8009986:	687b      	ldr	r3, [r7, #4]
 8009988:	681b      	ldr	r3, [r3, #0]
 800998a:	695a      	ldr	r2, [r3, #20]
 800998c:	687b      	ldr	r3, [r7, #4]
 800998e:	681b      	ldr	r3, [r3, #0]
 8009990:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8009994:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8009996:	687b      	ldr	r3, [r7, #4]
 8009998:	681b      	ldr	r3, [r3, #0]
 800999a:	68da      	ldr	r2, [r3, #12]
 800999c:	687b      	ldr	r3, [r7, #4]
 800999e:	681b      	ldr	r3, [r3, #0]
 80099a0:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80099a4:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80099a6:	687b      	ldr	r3, [r7, #4]
 80099a8:	2200      	movs	r2, #0
 80099aa:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 80099ac:	687b      	ldr	r3, [r7, #4]
 80099ae:	2220      	movs	r2, #32
 80099b0:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 80099b4:	687b      	ldr	r3, [r7, #4]
 80099b6:	2220      	movs	r2, #32
 80099b8:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

  return HAL_OK;
 80099bc:	2300      	movs	r3, #0
}
 80099be:	4618      	mov	r0, r3
 80099c0:	3708      	adds	r7, #8
 80099c2:	46bd      	mov	sp, r7
 80099c4:	bd80      	pop	{r7, pc}

080099c6 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80099c6:	b580      	push	{r7, lr}
 80099c8:	b088      	sub	sp, #32
 80099ca:	af02      	add	r7, sp, #8
 80099cc:	60f8      	str	r0, [r7, #12]
 80099ce:	60b9      	str	r1, [r7, #8]
 80099d0:	603b      	str	r3, [r7, #0]
 80099d2:	4613      	mov	r3, r2
 80099d4:	80fb      	strh	r3, [r7, #6]
  uint16_t *tmp;
  uint32_t tickstart = 0U;
 80099d6:	2300      	movs	r3, #0
 80099d8:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80099da:	68fb      	ldr	r3, [r7, #12]
 80099dc:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 80099e0:	b2db      	uxtb	r3, r3
 80099e2:	2b20      	cmp	r3, #32
 80099e4:	f040 8083 	bne.w	8009aee <HAL_UART_Transmit+0x128>
  {
    if ((pData == NULL) || (Size == 0U))
 80099e8:	68bb      	ldr	r3, [r7, #8]
 80099ea:	2b00      	cmp	r3, #0
 80099ec:	d002      	beq.n	80099f4 <HAL_UART_Transmit+0x2e>
 80099ee:	88fb      	ldrh	r3, [r7, #6]
 80099f0:	2b00      	cmp	r3, #0
 80099f2:	d101      	bne.n	80099f8 <HAL_UART_Transmit+0x32>
    {
      return  HAL_ERROR;
 80099f4:	2301      	movs	r3, #1
 80099f6:	e07b      	b.n	8009af0 <HAL_UART_Transmit+0x12a>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 80099f8:	68fb      	ldr	r3, [r7, #12]
 80099fa:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 80099fe:	2b01      	cmp	r3, #1
 8009a00:	d101      	bne.n	8009a06 <HAL_UART_Transmit+0x40>
 8009a02:	2302      	movs	r3, #2
 8009a04:	e074      	b.n	8009af0 <HAL_UART_Transmit+0x12a>
 8009a06:	68fb      	ldr	r3, [r7, #12]
 8009a08:	2201      	movs	r2, #1
 8009a0a:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009a0e:	68fb      	ldr	r3, [r7, #12]
 8009a10:	2200      	movs	r2, #0
 8009a12:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8009a14:	68fb      	ldr	r3, [r7, #12]
 8009a16:	2221      	movs	r2, #33	; 0x21
 8009a18:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Init tickstart for timeout managment */
    tickstart = HAL_GetTick();
 8009a1c:	f7fb fcb8 	bl	8005390 <HAL_GetTick>
 8009a20:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8009a22:	68fb      	ldr	r3, [r7, #12]
 8009a24:	88fa      	ldrh	r2, [r7, #6]
 8009a26:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8009a28:	68fb      	ldr	r3, [r7, #12]
 8009a2a:	88fa      	ldrh	r2, [r7, #6]
 8009a2c:	84da      	strh	r2, [r3, #38]	; 0x26

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8009a2e:	68fb      	ldr	r3, [r7, #12]
 8009a30:	2200      	movs	r2, #0
 8009a32:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    while (huart->TxXferCount > 0U)
 8009a36:	e042      	b.n	8009abe <HAL_UART_Transmit+0xf8>
    {
      huart->TxXferCount--;
 8009a38:	68fb      	ldr	r3, [r7, #12]
 8009a3a:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8009a3c:	b29b      	uxth	r3, r3
 8009a3e:	3b01      	subs	r3, #1
 8009a40:	b29a      	uxth	r2, r3
 8009a42:	68fb      	ldr	r3, [r7, #12]
 8009a44:	84da      	strh	r2, [r3, #38]	; 0x26
      if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 8009a46:	68fb      	ldr	r3, [r7, #12]
 8009a48:	689b      	ldr	r3, [r3, #8]
 8009a4a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8009a4e:	d122      	bne.n	8009a96 <HAL_UART_Transmit+0xd0>
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8009a50:	683b      	ldr	r3, [r7, #0]
 8009a52:	9300      	str	r3, [sp, #0]
 8009a54:	697b      	ldr	r3, [r7, #20]
 8009a56:	2200      	movs	r2, #0
 8009a58:	2180      	movs	r1, #128	; 0x80
 8009a5a:	68f8      	ldr	r0, [r7, #12]
 8009a5c:	f000 f84c 	bl	8009af8 <UART_WaitOnFlagUntilTimeout>
 8009a60:	4603      	mov	r3, r0
 8009a62:	2b00      	cmp	r3, #0
 8009a64:	d001      	beq.n	8009a6a <HAL_UART_Transmit+0xa4>
        {
          return HAL_TIMEOUT;
 8009a66:	2303      	movs	r3, #3
 8009a68:	e042      	b.n	8009af0 <HAL_UART_Transmit+0x12a>
        }
        tmp = (uint16_t *) pData;
 8009a6a:	68bb      	ldr	r3, [r7, #8]
 8009a6c:	613b      	str	r3, [r7, #16]
        huart->Instance->DR = (*tmp & (uint16_t)0x01FF);
 8009a6e:	693b      	ldr	r3, [r7, #16]
 8009a70:	881b      	ldrh	r3, [r3, #0]
 8009a72:	461a      	mov	r2, r3
 8009a74:	68fb      	ldr	r3, [r7, #12]
 8009a76:	681b      	ldr	r3, [r3, #0]
 8009a78:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8009a7c:	605a      	str	r2, [r3, #4]
        if (huart->Init.Parity == UART_PARITY_NONE)
 8009a7e:	68fb      	ldr	r3, [r7, #12]
 8009a80:	691b      	ldr	r3, [r3, #16]
 8009a82:	2b00      	cmp	r3, #0
 8009a84:	d103      	bne.n	8009a8e <HAL_UART_Transmit+0xc8>
        {
          pData += 2U;
 8009a86:	68bb      	ldr	r3, [r7, #8]
 8009a88:	3302      	adds	r3, #2
 8009a8a:	60bb      	str	r3, [r7, #8]
 8009a8c:	e017      	b.n	8009abe <HAL_UART_Transmit+0xf8>
        }
        else
        {
          pData += 1U;
 8009a8e:	68bb      	ldr	r3, [r7, #8]
 8009a90:	3301      	adds	r3, #1
 8009a92:	60bb      	str	r3, [r7, #8]
 8009a94:	e013      	b.n	8009abe <HAL_UART_Transmit+0xf8>
        }
      }
      else
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8009a96:	683b      	ldr	r3, [r7, #0]
 8009a98:	9300      	str	r3, [sp, #0]
 8009a9a:	697b      	ldr	r3, [r7, #20]
 8009a9c:	2200      	movs	r2, #0
 8009a9e:	2180      	movs	r1, #128	; 0x80
 8009aa0:	68f8      	ldr	r0, [r7, #12]
 8009aa2:	f000 f829 	bl	8009af8 <UART_WaitOnFlagUntilTimeout>
 8009aa6:	4603      	mov	r3, r0
 8009aa8:	2b00      	cmp	r3, #0
 8009aaa:	d001      	beq.n	8009ab0 <HAL_UART_Transmit+0xea>
        {
          return HAL_TIMEOUT;
 8009aac:	2303      	movs	r3, #3
 8009aae:	e01f      	b.n	8009af0 <HAL_UART_Transmit+0x12a>
        }
        huart->Instance->DR = (*pData++ & (uint8_t)0xFF);
 8009ab0:	68bb      	ldr	r3, [r7, #8]
 8009ab2:	1c5a      	adds	r2, r3, #1
 8009ab4:	60ba      	str	r2, [r7, #8]
 8009ab6:	781a      	ldrb	r2, [r3, #0]
 8009ab8:	68fb      	ldr	r3, [r7, #12]
 8009aba:	681b      	ldr	r3, [r3, #0]
 8009abc:	605a      	str	r2, [r3, #4]
    while (huart->TxXferCount > 0U)
 8009abe:	68fb      	ldr	r3, [r7, #12]
 8009ac0:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8009ac2:	b29b      	uxth	r3, r3
 8009ac4:	2b00      	cmp	r3, #0
 8009ac6:	d1b7      	bne.n	8009a38 <HAL_UART_Transmit+0x72>
      }
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8009ac8:	683b      	ldr	r3, [r7, #0]
 8009aca:	9300      	str	r3, [sp, #0]
 8009acc:	697b      	ldr	r3, [r7, #20]
 8009ace:	2200      	movs	r2, #0
 8009ad0:	2140      	movs	r1, #64	; 0x40
 8009ad2:	68f8      	ldr	r0, [r7, #12]
 8009ad4:	f000 f810 	bl	8009af8 <UART_WaitOnFlagUntilTimeout>
 8009ad8:	4603      	mov	r3, r0
 8009ada:	2b00      	cmp	r3, #0
 8009adc:	d001      	beq.n	8009ae2 <HAL_UART_Transmit+0x11c>
    {
      return HAL_TIMEOUT;
 8009ade:	2303      	movs	r3, #3
 8009ae0:	e006      	b.n	8009af0 <HAL_UART_Transmit+0x12a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8009ae2:	68fb      	ldr	r3, [r7, #12]
 8009ae4:	2220      	movs	r2, #32
 8009ae6:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    return HAL_OK;
 8009aea:	2300      	movs	r3, #0
 8009aec:	e000      	b.n	8009af0 <HAL_UART_Transmit+0x12a>
  }
  else
  {
    return HAL_BUSY;
 8009aee:	2302      	movs	r3, #2
  }
}
 8009af0:	4618      	mov	r0, r3
 8009af2:	3718      	adds	r7, #24
 8009af4:	46bd      	mov	sp, r7
 8009af6:	bd80      	pop	{r7, pc}

08009af8 <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 8009af8:	b580      	push	{r7, lr}
 8009afa:	b084      	sub	sp, #16
 8009afc:	af00      	add	r7, sp, #0
 8009afe:	60f8      	str	r0, [r7, #12]
 8009b00:	60b9      	str	r1, [r7, #8]
 8009b02:	603b      	str	r3, [r7, #0]
 8009b04:	4613      	mov	r3, r2
 8009b06:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8009b08:	e02c      	b.n	8009b64 <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8009b0a:	69bb      	ldr	r3, [r7, #24]
 8009b0c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009b10:	d028      	beq.n	8009b64 <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8009b12:	69bb      	ldr	r3, [r7, #24]
 8009b14:	2b00      	cmp	r3, #0
 8009b16:	d007      	beq.n	8009b28 <UART_WaitOnFlagUntilTimeout+0x30>
 8009b18:	f7fb fc3a 	bl	8005390 <HAL_GetTick>
 8009b1c:	4602      	mov	r2, r0
 8009b1e:	683b      	ldr	r3, [r7, #0]
 8009b20:	1ad3      	subs	r3, r2, r3
 8009b22:	69ba      	ldr	r2, [r7, #24]
 8009b24:	429a      	cmp	r2, r3
 8009b26:	d21d      	bcs.n	8009b64 <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8009b28:	68fb      	ldr	r3, [r7, #12]
 8009b2a:	681b      	ldr	r3, [r3, #0]
 8009b2c:	68da      	ldr	r2, [r3, #12]
 8009b2e:	68fb      	ldr	r3, [r7, #12]
 8009b30:	681b      	ldr	r3, [r3, #0]
 8009b32:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8009b36:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009b38:	68fb      	ldr	r3, [r7, #12]
 8009b3a:	681b      	ldr	r3, [r3, #0]
 8009b3c:	695a      	ldr	r2, [r3, #20]
 8009b3e:	68fb      	ldr	r3, [r7, #12]
 8009b40:	681b      	ldr	r3, [r3, #0]
 8009b42:	f022 0201 	bic.w	r2, r2, #1
 8009b46:	615a      	str	r2, [r3, #20]

        huart->gState  = HAL_UART_STATE_READY;
 8009b48:	68fb      	ldr	r3, [r7, #12]
 8009b4a:	2220      	movs	r2, #32
 8009b4c:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
        huart->RxState = HAL_UART_STATE_READY;
 8009b50:	68fb      	ldr	r3, [r7, #12]
 8009b52:	2220      	movs	r2, #32
 8009b54:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8009b58:	68fb      	ldr	r3, [r7, #12]
 8009b5a:	2200      	movs	r2, #0
 8009b5c:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

        return HAL_TIMEOUT;
 8009b60:	2303      	movs	r3, #3
 8009b62:	e00f      	b.n	8009b84 <UART_WaitOnFlagUntilTimeout+0x8c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8009b64:	68fb      	ldr	r3, [r7, #12]
 8009b66:	681b      	ldr	r3, [r3, #0]
 8009b68:	681a      	ldr	r2, [r3, #0]
 8009b6a:	68bb      	ldr	r3, [r7, #8]
 8009b6c:	4013      	ands	r3, r2
 8009b6e:	68ba      	ldr	r2, [r7, #8]
 8009b70:	429a      	cmp	r2, r3
 8009b72:	bf0c      	ite	eq
 8009b74:	2301      	moveq	r3, #1
 8009b76:	2300      	movne	r3, #0
 8009b78:	b2db      	uxtb	r3, r3
 8009b7a:	461a      	mov	r2, r3
 8009b7c:	79fb      	ldrb	r3, [r7, #7]
 8009b7e:	429a      	cmp	r2, r3
 8009b80:	d0c3      	beq.n	8009b0a <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8009b82:	2300      	movs	r3, #0
}
 8009b84:	4618      	mov	r0, r3
 8009b86:	3710      	adds	r7, #16
 8009b88:	46bd      	mov	sp, r7
 8009b8a:	bd80      	pop	{r7, pc}

08009b8c <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8009b8c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009b90:	b085      	sub	sp, #20
 8009b92:	af00      	add	r7, sp, #0
 8009b94:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8009b96:	687b      	ldr	r3, [r7, #4]
 8009b98:	681b      	ldr	r3, [r3, #0]
 8009b9a:	691b      	ldr	r3, [r3, #16]
 8009b9c:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8009ba0:	687b      	ldr	r3, [r7, #4]
 8009ba2:	68da      	ldr	r2, [r3, #12]
 8009ba4:	687b      	ldr	r3, [r7, #4]
 8009ba6:	681b      	ldr	r3, [r3, #0]
 8009ba8:	430a      	orrs	r2, r1
 8009baa:	611a      	str	r2, [r3, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8009bac:	687b      	ldr	r3, [r7, #4]
 8009bae:	689a      	ldr	r2, [r3, #8]
 8009bb0:	687b      	ldr	r3, [r7, #4]
 8009bb2:	691b      	ldr	r3, [r3, #16]
 8009bb4:	431a      	orrs	r2, r3
 8009bb6:	687b      	ldr	r3, [r7, #4]
 8009bb8:	695b      	ldr	r3, [r3, #20]
 8009bba:	431a      	orrs	r2, r3
 8009bbc:	687b      	ldr	r3, [r7, #4]
 8009bbe:	69db      	ldr	r3, [r3, #28]
 8009bc0:	4313      	orrs	r3, r2
 8009bc2:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(huart->Instance->CR1,
 8009bc4:	687b      	ldr	r3, [r7, #4]
 8009bc6:	681b      	ldr	r3, [r3, #0]
 8009bc8:	68db      	ldr	r3, [r3, #12]
 8009bca:	f423 4316 	bic.w	r3, r3, #38400	; 0x9600
 8009bce:	f023 030c 	bic.w	r3, r3, #12
 8009bd2:	687a      	ldr	r2, [r7, #4]
 8009bd4:	6812      	ldr	r2, [r2, #0]
 8009bd6:	68f9      	ldr	r1, [r7, #12]
 8009bd8:	430b      	orrs	r3, r1
 8009bda:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8009bdc:	687b      	ldr	r3, [r7, #4]
 8009bde:	681b      	ldr	r3, [r3, #0]
 8009be0:	695b      	ldr	r3, [r3, #20]
 8009be2:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8009be6:	687b      	ldr	r3, [r7, #4]
 8009be8:	699a      	ldr	r2, [r3, #24]
 8009bea:	687b      	ldr	r3, [r7, #4]
 8009bec:	681b      	ldr	r3, [r3, #0]
 8009bee:	430a      	orrs	r2, r1
 8009bf0:	615a      	str	r2, [r3, #20]

  /* Check the Over Sampling */
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8009bf2:	687b      	ldr	r3, [r7, #4]
 8009bf4:	69db      	ldr	r3, [r3, #28]
 8009bf6:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8009bfa:	f040 818b 	bne.w	8009f14 <UART_SetConfig+0x388>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8009bfe:	687b      	ldr	r3, [r7, #4]
 8009c00:	681b      	ldr	r3, [r3, #0]
 8009c02:	4ac1      	ldr	r2, [pc, #772]	; (8009f08 <UART_SetConfig+0x37c>)
 8009c04:	4293      	cmp	r3, r2
 8009c06:	d005      	beq.n	8009c14 <UART_SetConfig+0x88>
 8009c08:	687b      	ldr	r3, [r7, #4]
 8009c0a:	681b      	ldr	r3, [r3, #0]
 8009c0c:	4abf      	ldr	r2, [pc, #764]	; (8009f0c <UART_SetConfig+0x380>)
 8009c0e:	4293      	cmp	r3, r2
 8009c10:	f040 80bd 	bne.w	8009d8e <UART_SetConfig+0x202>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8009c14:	f7fe ff78 	bl	8008b08 <HAL_RCC_GetPCLK2Freq>
 8009c18:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8009c1a:	68bb      	ldr	r3, [r7, #8]
 8009c1c:	461d      	mov	r5, r3
 8009c1e:	f04f 0600 	mov.w	r6, #0
 8009c22:	46a8      	mov	r8, r5
 8009c24:	46b1      	mov	r9, r6
 8009c26:	eb18 0308 	adds.w	r3, r8, r8
 8009c2a:	eb49 0409 	adc.w	r4, r9, r9
 8009c2e:	4698      	mov	r8, r3
 8009c30:	46a1      	mov	r9, r4
 8009c32:	eb18 0805 	adds.w	r8, r8, r5
 8009c36:	eb49 0906 	adc.w	r9, r9, r6
 8009c3a:	f04f 0100 	mov.w	r1, #0
 8009c3e:	f04f 0200 	mov.w	r2, #0
 8009c42:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 8009c46:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 8009c4a:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 8009c4e:	4688      	mov	r8, r1
 8009c50:	4691      	mov	r9, r2
 8009c52:	eb18 0005 	adds.w	r0, r8, r5
 8009c56:	eb49 0106 	adc.w	r1, r9, r6
 8009c5a:	687b      	ldr	r3, [r7, #4]
 8009c5c:	685b      	ldr	r3, [r3, #4]
 8009c5e:	461d      	mov	r5, r3
 8009c60:	f04f 0600 	mov.w	r6, #0
 8009c64:	196b      	adds	r3, r5, r5
 8009c66:	eb46 0406 	adc.w	r4, r6, r6
 8009c6a:	461a      	mov	r2, r3
 8009c6c:	4623      	mov	r3, r4
 8009c6e:	f7f6 fff3 	bl	8000c58 <__aeabi_uldivmod>
 8009c72:	4603      	mov	r3, r0
 8009c74:	460c      	mov	r4, r1
 8009c76:	461a      	mov	r2, r3
 8009c78:	4ba5      	ldr	r3, [pc, #660]	; (8009f10 <UART_SetConfig+0x384>)
 8009c7a:	fba3 2302 	umull	r2, r3, r3, r2
 8009c7e:	095b      	lsrs	r3, r3, #5
 8009c80:	ea4f 1803 	mov.w	r8, r3, lsl #4
 8009c84:	68bb      	ldr	r3, [r7, #8]
 8009c86:	461d      	mov	r5, r3
 8009c88:	f04f 0600 	mov.w	r6, #0
 8009c8c:	46a9      	mov	r9, r5
 8009c8e:	46b2      	mov	sl, r6
 8009c90:	eb19 0309 	adds.w	r3, r9, r9
 8009c94:	eb4a 040a 	adc.w	r4, sl, sl
 8009c98:	4699      	mov	r9, r3
 8009c9a:	46a2      	mov	sl, r4
 8009c9c:	eb19 0905 	adds.w	r9, r9, r5
 8009ca0:	eb4a 0a06 	adc.w	sl, sl, r6
 8009ca4:	f04f 0100 	mov.w	r1, #0
 8009ca8:	f04f 0200 	mov.w	r2, #0
 8009cac:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8009cb0:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8009cb4:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8009cb8:	4689      	mov	r9, r1
 8009cba:	4692      	mov	sl, r2
 8009cbc:	eb19 0005 	adds.w	r0, r9, r5
 8009cc0:	eb4a 0106 	adc.w	r1, sl, r6
 8009cc4:	687b      	ldr	r3, [r7, #4]
 8009cc6:	685b      	ldr	r3, [r3, #4]
 8009cc8:	461d      	mov	r5, r3
 8009cca:	f04f 0600 	mov.w	r6, #0
 8009cce:	196b      	adds	r3, r5, r5
 8009cd0:	eb46 0406 	adc.w	r4, r6, r6
 8009cd4:	461a      	mov	r2, r3
 8009cd6:	4623      	mov	r3, r4
 8009cd8:	f7f6 ffbe 	bl	8000c58 <__aeabi_uldivmod>
 8009cdc:	4603      	mov	r3, r0
 8009cde:	460c      	mov	r4, r1
 8009ce0:	461a      	mov	r2, r3
 8009ce2:	4b8b      	ldr	r3, [pc, #556]	; (8009f10 <UART_SetConfig+0x384>)
 8009ce4:	fba3 1302 	umull	r1, r3, r3, r2
 8009ce8:	095b      	lsrs	r3, r3, #5
 8009cea:	2164      	movs	r1, #100	; 0x64
 8009cec:	fb01 f303 	mul.w	r3, r1, r3
 8009cf0:	1ad3      	subs	r3, r2, r3
 8009cf2:	00db      	lsls	r3, r3, #3
 8009cf4:	3332      	adds	r3, #50	; 0x32
 8009cf6:	4a86      	ldr	r2, [pc, #536]	; (8009f10 <UART_SetConfig+0x384>)
 8009cf8:	fba2 2303 	umull	r2, r3, r2, r3
 8009cfc:	095b      	lsrs	r3, r3, #5
 8009cfe:	005b      	lsls	r3, r3, #1
 8009d00:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8009d04:	4498      	add	r8, r3
 8009d06:	68bb      	ldr	r3, [r7, #8]
 8009d08:	461d      	mov	r5, r3
 8009d0a:	f04f 0600 	mov.w	r6, #0
 8009d0e:	46a9      	mov	r9, r5
 8009d10:	46b2      	mov	sl, r6
 8009d12:	eb19 0309 	adds.w	r3, r9, r9
 8009d16:	eb4a 040a 	adc.w	r4, sl, sl
 8009d1a:	4699      	mov	r9, r3
 8009d1c:	46a2      	mov	sl, r4
 8009d1e:	eb19 0905 	adds.w	r9, r9, r5
 8009d22:	eb4a 0a06 	adc.w	sl, sl, r6
 8009d26:	f04f 0100 	mov.w	r1, #0
 8009d2a:	f04f 0200 	mov.w	r2, #0
 8009d2e:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8009d32:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8009d36:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8009d3a:	4689      	mov	r9, r1
 8009d3c:	4692      	mov	sl, r2
 8009d3e:	eb19 0005 	adds.w	r0, r9, r5
 8009d42:	eb4a 0106 	adc.w	r1, sl, r6
 8009d46:	687b      	ldr	r3, [r7, #4]
 8009d48:	685b      	ldr	r3, [r3, #4]
 8009d4a:	461d      	mov	r5, r3
 8009d4c:	f04f 0600 	mov.w	r6, #0
 8009d50:	196b      	adds	r3, r5, r5
 8009d52:	eb46 0406 	adc.w	r4, r6, r6
 8009d56:	461a      	mov	r2, r3
 8009d58:	4623      	mov	r3, r4
 8009d5a:	f7f6 ff7d 	bl	8000c58 <__aeabi_uldivmod>
 8009d5e:	4603      	mov	r3, r0
 8009d60:	460c      	mov	r4, r1
 8009d62:	461a      	mov	r2, r3
 8009d64:	4b6a      	ldr	r3, [pc, #424]	; (8009f10 <UART_SetConfig+0x384>)
 8009d66:	fba3 1302 	umull	r1, r3, r3, r2
 8009d6a:	095b      	lsrs	r3, r3, #5
 8009d6c:	2164      	movs	r1, #100	; 0x64
 8009d6e:	fb01 f303 	mul.w	r3, r1, r3
 8009d72:	1ad3      	subs	r3, r2, r3
 8009d74:	00db      	lsls	r3, r3, #3
 8009d76:	3332      	adds	r3, #50	; 0x32
 8009d78:	4a65      	ldr	r2, [pc, #404]	; (8009f10 <UART_SetConfig+0x384>)
 8009d7a:	fba2 2303 	umull	r2, r3, r2, r3
 8009d7e:	095b      	lsrs	r3, r3, #5
 8009d80:	f003 0207 	and.w	r2, r3, #7
 8009d84:	687b      	ldr	r3, [r7, #4]
 8009d86:	681b      	ldr	r3, [r3, #0]
 8009d88:	4442      	add	r2, r8
 8009d8a:	609a      	str	r2, [r3, #8]
 8009d8c:	e26f      	b.n	800a26e <UART_SetConfig+0x6e2>
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8009d8e:	f7fe fea7 	bl	8008ae0 <HAL_RCC_GetPCLK1Freq>
 8009d92:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8009d94:	68bb      	ldr	r3, [r7, #8]
 8009d96:	461d      	mov	r5, r3
 8009d98:	f04f 0600 	mov.w	r6, #0
 8009d9c:	46a8      	mov	r8, r5
 8009d9e:	46b1      	mov	r9, r6
 8009da0:	eb18 0308 	adds.w	r3, r8, r8
 8009da4:	eb49 0409 	adc.w	r4, r9, r9
 8009da8:	4698      	mov	r8, r3
 8009daa:	46a1      	mov	r9, r4
 8009dac:	eb18 0805 	adds.w	r8, r8, r5
 8009db0:	eb49 0906 	adc.w	r9, r9, r6
 8009db4:	f04f 0100 	mov.w	r1, #0
 8009db8:	f04f 0200 	mov.w	r2, #0
 8009dbc:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 8009dc0:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 8009dc4:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 8009dc8:	4688      	mov	r8, r1
 8009dca:	4691      	mov	r9, r2
 8009dcc:	eb18 0005 	adds.w	r0, r8, r5
 8009dd0:	eb49 0106 	adc.w	r1, r9, r6
 8009dd4:	687b      	ldr	r3, [r7, #4]
 8009dd6:	685b      	ldr	r3, [r3, #4]
 8009dd8:	461d      	mov	r5, r3
 8009dda:	f04f 0600 	mov.w	r6, #0
 8009dde:	196b      	adds	r3, r5, r5
 8009de0:	eb46 0406 	adc.w	r4, r6, r6
 8009de4:	461a      	mov	r2, r3
 8009de6:	4623      	mov	r3, r4
 8009de8:	f7f6 ff36 	bl	8000c58 <__aeabi_uldivmod>
 8009dec:	4603      	mov	r3, r0
 8009dee:	460c      	mov	r4, r1
 8009df0:	461a      	mov	r2, r3
 8009df2:	4b47      	ldr	r3, [pc, #284]	; (8009f10 <UART_SetConfig+0x384>)
 8009df4:	fba3 2302 	umull	r2, r3, r3, r2
 8009df8:	095b      	lsrs	r3, r3, #5
 8009dfa:	ea4f 1803 	mov.w	r8, r3, lsl #4
 8009dfe:	68bb      	ldr	r3, [r7, #8]
 8009e00:	461d      	mov	r5, r3
 8009e02:	f04f 0600 	mov.w	r6, #0
 8009e06:	46a9      	mov	r9, r5
 8009e08:	46b2      	mov	sl, r6
 8009e0a:	eb19 0309 	adds.w	r3, r9, r9
 8009e0e:	eb4a 040a 	adc.w	r4, sl, sl
 8009e12:	4699      	mov	r9, r3
 8009e14:	46a2      	mov	sl, r4
 8009e16:	eb19 0905 	adds.w	r9, r9, r5
 8009e1a:	eb4a 0a06 	adc.w	sl, sl, r6
 8009e1e:	f04f 0100 	mov.w	r1, #0
 8009e22:	f04f 0200 	mov.w	r2, #0
 8009e26:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8009e2a:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8009e2e:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8009e32:	4689      	mov	r9, r1
 8009e34:	4692      	mov	sl, r2
 8009e36:	eb19 0005 	adds.w	r0, r9, r5
 8009e3a:	eb4a 0106 	adc.w	r1, sl, r6
 8009e3e:	687b      	ldr	r3, [r7, #4]
 8009e40:	685b      	ldr	r3, [r3, #4]
 8009e42:	461d      	mov	r5, r3
 8009e44:	f04f 0600 	mov.w	r6, #0
 8009e48:	196b      	adds	r3, r5, r5
 8009e4a:	eb46 0406 	adc.w	r4, r6, r6
 8009e4e:	461a      	mov	r2, r3
 8009e50:	4623      	mov	r3, r4
 8009e52:	f7f6 ff01 	bl	8000c58 <__aeabi_uldivmod>
 8009e56:	4603      	mov	r3, r0
 8009e58:	460c      	mov	r4, r1
 8009e5a:	461a      	mov	r2, r3
 8009e5c:	4b2c      	ldr	r3, [pc, #176]	; (8009f10 <UART_SetConfig+0x384>)
 8009e5e:	fba3 1302 	umull	r1, r3, r3, r2
 8009e62:	095b      	lsrs	r3, r3, #5
 8009e64:	2164      	movs	r1, #100	; 0x64
 8009e66:	fb01 f303 	mul.w	r3, r1, r3
 8009e6a:	1ad3      	subs	r3, r2, r3
 8009e6c:	00db      	lsls	r3, r3, #3
 8009e6e:	3332      	adds	r3, #50	; 0x32
 8009e70:	4a27      	ldr	r2, [pc, #156]	; (8009f10 <UART_SetConfig+0x384>)
 8009e72:	fba2 2303 	umull	r2, r3, r2, r3
 8009e76:	095b      	lsrs	r3, r3, #5
 8009e78:	005b      	lsls	r3, r3, #1
 8009e7a:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8009e7e:	4498      	add	r8, r3
 8009e80:	68bb      	ldr	r3, [r7, #8]
 8009e82:	461d      	mov	r5, r3
 8009e84:	f04f 0600 	mov.w	r6, #0
 8009e88:	46a9      	mov	r9, r5
 8009e8a:	46b2      	mov	sl, r6
 8009e8c:	eb19 0309 	adds.w	r3, r9, r9
 8009e90:	eb4a 040a 	adc.w	r4, sl, sl
 8009e94:	4699      	mov	r9, r3
 8009e96:	46a2      	mov	sl, r4
 8009e98:	eb19 0905 	adds.w	r9, r9, r5
 8009e9c:	eb4a 0a06 	adc.w	sl, sl, r6
 8009ea0:	f04f 0100 	mov.w	r1, #0
 8009ea4:	f04f 0200 	mov.w	r2, #0
 8009ea8:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8009eac:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8009eb0:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8009eb4:	4689      	mov	r9, r1
 8009eb6:	4692      	mov	sl, r2
 8009eb8:	eb19 0005 	adds.w	r0, r9, r5
 8009ebc:	eb4a 0106 	adc.w	r1, sl, r6
 8009ec0:	687b      	ldr	r3, [r7, #4]
 8009ec2:	685b      	ldr	r3, [r3, #4]
 8009ec4:	461d      	mov	r5, r3
 8009ec6:	f04f 0600 	mov.w	r6, #0
 8009eca:	196b      	adds	r3, r5, r5
 8009ecc:	eb46 0406 	adc.w	r4, r6, r6
 8009ed0:	461a      	mov	r2, r3
 8009ed2:	4623      	mov	r3, r4
 8009ed4:	f7f6 fec0 	bl	8000c58 <__aeabi_uldivmod>
 8009ed8:	4603      	mov	r3, r0
 8009eda:	460c      	mov	r4, r1
 8009edc:	461a      	mov	r2, r3
 8009ede:	4b0c      	ldr	r3, [pc, #48]	; (8009f10 <UART_SetConfig+0x384>)
 8009ee0:	fba3 1302 	umull	r1, r3, r3, r2
 8009ee4:	095b      	lsrs	r3, r3, #5
 8009ee6:	2164      	movs	r1, #100	; 0x64
 8009ee8:	fb01 f303 	mul.w	r3, r1, r3
 8009eec:	1ad3      	subs	r3, r2, r3
 8009eee:	00db      	lsls	r3, r3, #3
 8009ef0:	3332      	adds	r3, #50	; 0x32
 8009ef2:	4a07      	ldr	r2, [pc, #28]	; (8009f10 <UART_SetConfig+0x384>)
 8009ef4:	fba2 2303 	umull	r2, r3, r2, r3
 8009ef8:	095b      	lsrs	r3, r3, #5
 8009efa:	f003 0207 	and.w	r2, r3, #7
 8009efe:	687b      	ldr	r3, [r7, #4]
 8009f00:	681b      	ldr	r3, [r3, #0]
 8009f02:	4442      	add	r2, r8
 8009f04:	609a      	str	r2, [r3, #8]
    {
      pclk = HAL_RCC_GetPCLK1Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
    }
  }
}
 8009f06:	e1b2      	b.n	800a26e <UART_SetConfig+0x6e2>
 8009f08:	40011000 	.word	0x40011000
 8009f0c:	40011400 	.word	0x40011400
 8009f10:	51eb851f 	.word	0x51eb851f
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8009f14:	687b      	ldr	r3, [r7, #4]
 8009f16:	681b      	ldr	r3, [r3, #0]
 8009f18:	4ad7      	ldr	r2, [pc, #860]	; (800a278 <UART_SetConfig+0x6ec>)
 8009f1a:	4293      	cmp	r3, r2
 8009f1c:	d005      	beq.n	8009f2a <UART_SetConfig+0x39e>
 8009f1e:	687b      	ldr	r3, [r7, #4]
 8009f20:	681b      	ldr	r3, [r3, #0]
 8009f22:	4ad6      	ldr	r2, [pc, #856]	; (800a27c <UART_SetConfig+0x6f0>)
 8009f24:	4293      	cmp	r3, r2
 8009f26:	f040 80d1 	bne.w	800a0cc <UART_SetConfig+0x540>
      pclk = HAL_RCC_GetPCLK2Freq();
 8009f2a:	f7fe fded 	bl	8008b08 <HAL_RCC_GetPCLK2Freq>
 8009f2e:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8009f30:	68bb      	ldr	r3, [r7, #8]
 8009f32:	469a      	mov	sl, r3
 8009f34:	f04f 0b00 	mov.w	fp, #0
 8009f38:	46d0      	mov	r8, sl
 8009f3a:	46d9      	mov	r9, fp
 8009f3c:	eb18 0308 	adds.w	r3, r8, r8
 8009f40:	eb49 0409 	adc.w	r4, r9, r9
 8009f44:	4698      	mov	r8, r3
 8009f46:	46a1      	mov	r9, r4
 8009f48:	eb18 080a 	adds.w	r8, r8, sl
 8009f4c:	eb49 090b 	adc.w	r9, r9, fp
 8009f50:	f04f 0100 	mov.w	r1, #0
 8009f54:	f04f 0200 	mov.w	r2, #0
 8009f58:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 8009f5c:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 8009f60:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 8009f64:	4688      	mov	r8, r1
 8009f66:	4691      	mov	r9, r2
 8009f68:	eb1a 0508 	adds.w	r5, sl, r8
 8009f6c:	eb4b 0609 	adc.w	r6, fp, r9
 8009f70:	687b      	ldr	r3, [r7, #4]
 8009f72:	685b      	ldr	r3, [r3, #4]
 8009f74:	4619      	mov	r1, r3
 8009f76:	f04f 0200 	mov.w	r2, #0
 8009f7a:	f04f 0300 	mov.w	r3, #0
 8009f7e:	f04f 0400 	mov.w	r4, #0
 8009f82:	0094      	lsls	r4, r2, #2
 8009f84:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8009f88:	008b      	lsls	r3, r1, #2
 8009f8a:	461a      	mov	r2, r3
 8009f8c:	4623      	mov	r3, r4
 8009f8e:	4628      	mov	r0, r5
 8009f90:	4631      	mov	r1, r6
 8009f92:	f7f6 fe61 	bl	8000c58 <__aeabi_uldivmod>
 8009f96:	4603      	mov	r3, r0
 8009f98:	460c      	mov	r4, r1
 8009f9a:	461a      	mov	r2, r3
 8009f9c:	4bb8      	ldr	r3, [pc, #736]	; (800a280 <UART_SetConfig+0x6f4>)
 8009f9e:	fba3 2302 	umull	r2, r3, r3, r2
 8009fa2:	095b      	lsrs	r3, r3, #5
 8009fa4:	ea4f 1803 	mov.w	r8, r3, lsl #4
 8009fa8:	68bb      	ldr	r3, [r7, #8]
 8009faa:	469b      	mov	fp, r3
 8009fac:	f04f 0c00 	mov.w	ip, #0
 8009fb0:	46d9      	mov	r9, fp
 8009fb2:	46e2      	mov	sl, ip
 8009fb4:	eb19 0309 	adds.w	r3, r9, r9
 8009fb8:	eb4a 040a 	adc.w	r4, sl, sl
 8009fbc:	4699      	mov	r9, r3
 8009fbe:	46a2      	mov	sl, r4
 8009fc0:	eb19 090b 	adds.w	r9, r9, fp
 8009fc4:	eb4a 0a0c 	adc.w	sl, sl, ip
 8009fc8:	f04f 0100 	mov.w	r1, #0
 8009fcc:	f04f 0200 	mov.w	r2, #0
 8009fd0:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8009fd4:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8009fd8:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8009fdc:	4689      	mov	r9, r1
 8009fde:	4692      	mov	sl, r2
 8009fe0:	eb1b 0509 	adds.w	r5, fp, r9
 8009fe4:	eb4c 060a 	adc.w	r6, ip, sl
 8009fe8:	687b      	ldr	r3, [r7, #4]
 8009fea:	685b      	ldr	r3, [r3, #4]
 8009fec:	4619      	mov	r1, r3
 8009fee:	f04f 0200 	mov.w	r2, #0
 8009ff2:	f04f 0300 	mov.w	r3, #0
 8009ff6:	f04f 0400 	mov.w	r4, #0
 8009ffa:	0094      	lsls	r4, r2, #2
 8009ffc:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 800a000:	008b      	lsls	r3, r1, #2
 800a002:	461a      	mov	r2, r3
 800a004:	4623      	mov	r3, r4
 800a006:	4628      	mov	r0, r5
 800a008:	4631      	mov	r1, r6
 800a00a:	f7f6 fe25 	bl	8000c58 <__aeabi_uldivmod>
 800a00e:	4603      	mov	r3, r0
 800a010:	460c      	mov	r4, r1
 800a012:	461a      	mov	r2, r3
 800a014:	4b9a      	ldr	r3, [pc, #616]	; (800a280 <UART_SetConfig+0x6f4>)
 800a016:	fba3 1302 	umull	r1, r3, r3, r2
 800a01a:	095b      	lsrs	r3, r3, #5
 800a01c:	2164      	movs	r1, #100	; 0x64
 800a01e:	fb01 f303 	mul.w	r3, r1, r3
 800a022:	1ad3      	subs	r3, r2, r3
 800a024:	011b      	lsls	r3, r3, #4
 800a026:	3332      	adds	r3, #50	; 0x32
 800a028:	4a95      	ldr	r2, [pc, #596]	; (800a280 <UART_SetConfig+0x6f4>)
 800a02a:	fba2 2303 	umull	r2, r3, r2, r3
 800a02e:	095b      	lsrs	r3, r3, #5
 800a030:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800a034:	4498      	add	r8, r3
 800a036:	68bb      	ldr	r3, [r7, #8]
 800a038:	469b      	mov	fp, r3
 800a03a:	f04f 0c00 	mov.w	ip, #0
 800a03e:	46d9      	mov	r9, fp
 800a040:	46e2      	mov	sl, ip
 800a042:	eb19 0309 	adds.w	r3, r9, r9
 800a046:	eb4a 040a 	adc.w	r4, sl, sl
 800a04a:	4699      	mov	r9, r3
 800a04c:	46a2      	mov	sl, r4
 800a04e:	eb19 090b 	adds.w	r9, r9, fp
 800a052:	eb4a 0a0c 	adc.w	sl, sl, ip
 800a056:	f04f 0100 	mov.w	r1, #0
 800a05a:	f04f 0200 	mov.w	r2, #0
 800a05e:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800a062:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 800a066:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800a06a:	4689      	mov	r9, r1
 800a06c:	4692      	mov	sl, r2
 800a06e:	eb1b 0509 	adds.w	r5, fp, r9
 800a072:	eb4c 060a 	adc.w	r6, ip, sl
 800a076:	687b      	ldr	r3, [r7, #4]
 800a078:	685b      	ldr	r3, [r3, #4]
 800a07a:	4619      	mov	r1, r3
 800a07c:	f04f 0200 	mov.w	r2, #0
 800a080:	f04f 0300 	mov.w	r3, #0
 800a084:	f04f 0400 	mov.w	r4, #0
 800a088:	0094      	lsls	r4, r2, #2
 800a08a:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 800a08e:	008b      	lsls	r3, r1, #2
 800a090:	461a      	mov	r2, r3
 800a092:	4623      	mov	r3, r4
 800a094:	4628      	mov	r0, r5
 800a096:	4631      	mov	r1, r6
 800a098:	f7f6 fdde 	bl	8000c58 <__aeabi_uldivmod>
 800a09c:	4603      	mov	r3, r0
 800a09e:	460c      	mov	r4, r1
 800a0a0:	461a      	mov	r2, r3
 800a0a2:	4b77      	ldr	r3, [pc, #476]	; (800a280 <UART_SetConfig+0x6f4>)
 800a0a4:	fba3 1302 	umull	r1, r3, r3, r2
 800a0a8:	095b      	lsrs	r3, r3, #5
 800a0aa:	2164      	movs	r1, #100	; 0x64
 800a0ac:	fb01 f303 	mul.w	r3, r1, r3
 800a0b0:	1ad3      	subs	r3, r2, r3
 800a0b2:	011b      	lsls	r3, r3, #4
 800a0b4:	3332      	adds	r3, #50	; 0x32
 800a0b6:	4a72      	ldr	r2, [pc, #456]	; (800a280 <UART_SetConfig+0x6f4>)
 800a0b8:	fba2 2303 	umull	r2, r3, r2, r3
 800a0bc:	095b      	lsrs	r3, r3, #5
 800a0be:	f003 020f 	and.w	r2, r3, #15
 800a0c2:	687b      	ldr	r3, [r7, #4]
 800a0c4:	681b      	ldr	r3, [r3, #0]
 800a0c6:	4442      	add	r2, r8
 800a0c8:	609a      	str	r2, [r3, #8]
 800a0ca:	e0d0      	b.n	800a26e <UART_SetConfig+0x6e2>
      pclk = HAL_RCC_GetPCLK1Freq();
 800a0cc:	f7fe fd08 	bl	8008ae0 <HAL_RCC_GetPCLK1Freq>
 800a0d0:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800a0d2:	68bb      	ldr	r3, [r7, #8]
 800a0d4:	469a      	mov	sl, r3
 800a0d6:	f04f 0b00 	mov.w	fp, #0
 800a0da:	46d0      	mov	r8, sl
 800a0dc:	46d9      	mov	r9, fp
 800a0de:	eb18 0308 	adds.w	r3, r8, r8
 800a0e2:	eb49 0409 	adc.w	r4, r9, r9
 800a0e6:	4698      	mov	r8, r3
 800a0e8:	46a1      	mov	r9, r4
 800a0ea:	eb18 080a 	adds.w	r8, r8, sl
 800a0ee:	eb49 090b 	adc.w	r9, r9, fp
 800a0f2:	f04f 0100 	mov.w	r1, #0
 800a0f6:	f04f 0200 	mov.w	r2, #0
 800a0fa:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 800a0fe:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 800a102:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 800a106:	4688      	mov	r8, r1
 800a108:	4691      	mov	r9, r2
 800a10a:	eb1a 0508 	adds.w	r5, sl, r8
 800a10e:	eb4b 0609 	adc.w	r6, fp, r9
 800a112:	687b      	ldr	r3, [r7, #4]
 800a114:	685b      	ldr	r3, [r3, #4]
 800a116:	4619      	mov	r1, r3
 800a118:	f04f 0200 	mov.w	r2, #0
 800a11c:	f04f 0300 	mov.w	r3, #0
 800a120:	f04f 0400 	mov.w	r4, #0
 800a124:	0094      	lsls	r4, r2, #2
 800a126:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 800a12a:	008b      	lsls	r3, r1, #2
 800a12c:	461a      	mov	r2, r3
 800a12e:	4623      	mov	r3, r4
 800a130:	4628      	mov	r0, r5
 800a132:	4631      	mov	r1, r6
 800a134:	f7f6 fd90 	bl	8000c58 <__aeabi_uldivmod>
 800a138:	4603      	mov	r3, r0
 800a13a:	460c      	mov	r4, r1
 800a13c:	461a      	mov	r2, r3
 800a13e:	4b50      	ldr	r3, [pc, #320]	; (800a280 <UART_SetConfig+0x6f4>)
 800a140:	fba3 2302 	umull	r2, r3, r3, r2
 800a144:	095b      	lsrs	r3, r3, #5
 800a146:	ea4f 1803 	mov.w	r8, r3, lsl #4
 800a14a:	68bb      	ldr	r3, [r7, #8]
 800a14c:	469b      	mov	fp, r3
 800a14e:	f04f 0c00 	mov.w	ip, #0
 800a152:	46d9      	mov	r9, fp
 800a154:	46e2      	mov	sl, ip
 800a156:	eb19 0309 	adds.w	r3, r9, r9
 800a15a:	eb4a 040a 	adc.w	r4, sl, sl
 800a15e:	4699      	mov	r9, r3
 800a160:	46a2      	mov	sl, r4
 800a162:	eb19 090b 	adds.w	r9, r9, fp
 800a166:	eb4a 0a0c 	adc.w	sl, sl, ip
 800a16a:	f04f 0100 	mov.w	r1, #0
 800a16e:	f04f 0200 	mov.w	r2, #0
 800a172:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800a176:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 800a17a:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800a17e:	4689      	mov	r9, r1
 800a180:	4692      	mov	sl, r2
 800a182:	eb1b 0509 	adds.w	r5, fp, r9
 800a186:	eb4c 060a 	adc.w	r6, ip, sl
 800a18a:	687b      	ldr	r3, [r7, #4]
 800a18c:	685b      	ldr	r3, [r3, #4]
 800a18e:	4619      	mov	r1, r3
 800a190:	f04f 0200 	mov.w	r2, #0
 800a194:	f04f 0300 	mov.w	r3, #0
 800a198:	f04f 0400 	mov.w	r4, #0
 800a19c:	0094      	lsls	r4, r2, #2
 800a19e:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 800a1a2:	008b      	lsls	r3, r1, #2
 800a1a4:	461a      	mov	r2, r3
 800a1a6:	4623      	mov	r3, r4
 800a1a8:	4628      	mov	r0, r5
 800a1aa:	4631      	mov	r1, r6
 800a1ac:	f7f6 fd54 	bl	8000c58 <__aeabi_uldivmod>
 800a1b0:	4603      	mov	r3, r0
 800a1b2:	460c      	mov	r4, r1
 800a1b4:	461a      	mov	r2, r3
 800a1b6:	4b32      	ldr	r3, [pc, #200]	; (800a280 <UART_SetConfig+0x6f4>)
 800a1b8:	fba3 1302 	umull	r1, r3, r3, r2
 800a1bc:	095b      	lsrs	r3, r3, #5
 800a1be:	2164      	movs	r1, #100	; 0x64
 800a1c0:	fb01 f303 	mul.w	r3, r1, r3
 800a1c4:	1ad3      	subs	r3, r2, r3
 800a1c6:	011b      	lsls	r3, r3, #4
 800a1c8:	3332      	adds	r3, #50	; 0x32
 800a1ca:	4a2d      	ldr	r2, [pc, #180]	; (800a280 <UART_SetConfig+0x6f4>)
 800a1cc:	fba2 2303 	umull	r2, r3, r2, r3
 800a1d0:	095b      	lsrs	r3, r3, #5
 800a1d2:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800a1d6:	4498      	add	r8, r3
 800a1d8:	68bb      	ldr	r3, [r7, #8]
 800a1da:	469b      	mov	fp, r3
 800a1dc:	f04f 0c00 	mov.w	ip, #0
 800a1e0:	46d9      	mov	r9, fp
 800a1e2:	46e2      	mov	sl, ip
 800a1e4:	eb19 0309 	adds.w	r3, r9, r9
 800a1e8:	eb4a 040a 	adc.w	r4, sl, sl
 800a1ec:	4699      	mov	r9, r3
 800a1ee:	46a2      	mov	sl, r4
 800a1f0:	eb19 090b 	adds.w	r9, r9, fp
 800a1f4:	eb4a 0a0c 	adc.w	sl, sl, ip
 800a1f8:	f04f 0100 	mov.w	r1, #0
 800a1fc:	f04f 0200 	mov.w	r2, #0
 800a200:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800a204:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 800a208:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800a20c:	4689      	mov	r9, r1
 800a20e:	4692      	mov	sl, r2
 800a210:	eb1b 0509 	adds.w	r5, fp, r9
 800a214:	eb4c 060a 	adc.w	r6, ip, sl
 800a218:	687b      	ldr	r3, [r7, #4]
 800a21a:	685b      	ldr	r3, [r3, #4]
 800a21c:	4619      	mov	r1, r3
 800a21e:	f04f 0200 	mov.w	r2, #0
 800a222:	f04f 0300 	mov.w	r3, #0
 800a226:	f04f 0400 	mov.w	r4, #0
 800a22a:	0094      	lsls	r4, r2, #2
 800a22c:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 800a230:	008b      	lsls	r3, r1, #2
 800a232:	461a      	mov	r2, r3
 800a234:	4623      	mov	r3, r4
 800a236:	4628      	mov	r0, r5
 800a238:	4631      	mov	r1, r6
 800a23a:	f7f6 fd0d 	bl	8000c58 <__aeabi_uldivmod>
 800a23e:	4603      	mov	r3, r0
 800a240:	460c      	mov	r4, r1
 800a242:	461a      	mov	r2, r3
 800a244:	4b0e      	ldr	r3, [pc, #56]	; (800a280 <UART_SetConfig+0x6f4>)
 800a246:	fba3 1302 	umull	r1, r3, r3, r2
 800a24a:	095b      	lsrs	r3, r3, #5
 800a24c:	2164      	movs	r1, #100	; 0x64
 800a24e:	fb01 f303 	mul.w	r3, r1, r3
 800a252:	1ad3      	subs	r3, r2, r3
 800a254:	011b      	lsls	r3, r3, #4
 800a256:	3332      	adds	r3, #50	; 0x32
 800a258:	4a09      	ldr	r2, [pc, #36]	; (800a280 <UART_SetConfig+0x6f4>)
 800a25a:	fba2 2303 	umull	r2, r3, r2, r3
 800a25e:	095b      	lsrs	r3, r3, #5
 800a260:	f003 020f 	and.w	r2, r3, #15
 800a264:	687b      	ldr	r3, [r7, #4]
 800a266:	681b      	ldr	r3, [r3, #0]
 800a268:	4442      	add	r2, r8
 800a26a:	609a      	str	r2, [r3, #8]
}
 800a26c:	e7ff      	b.n	800a26e <UART_SetConfig+0x6e2>
 800a26e:	bf00      	nop
 800a270:	3714      	adds	r7, #20
 800a272:	46bd      	mov	sp, r7
 800a274:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a278:	40011000 	.word	0x40011000
 800a27c:	40011400 	.word	0x40011400
 800a280:	51eb851f 	.word	0x51eb851f

0800a284 <gcvt>:
 800a284:	b530      	push	{r4, r5, lr}
 800a286:	ed2d 8b02 	vpush	{d8}
 800a28a:	eeb0 8a40 	vmov.f32	s16, s0
 800a28e:	eef0 8a60 	vmov.f32	s17, s1
 800a292:	460c      	mov	r4, r1
 800a294:	2200      	movs	r2, #0
 800a296:	b083      	sub	sp, #12
 800a298:	4605      	mov	r5, r0
 800a29a:	2300      	movs	r3, #0
 800a29c:	ec51 0b10 	vmov	r0, r1, d0
 800a2a0:	f7f6 fc24 	bl	8000aec <__aeabi_dcmplt>
 800a2a4:	4622      	mov	r2, r4
 800a2a6:	b118      	cbz	r0, 800a2b0 <gcvt+0x2c>
 800a2a8:	232d      	movs	r3, #45	; 0x2d
 800a2aa:	f802 3b01 	strb.w	r3, [r2], #1
 800a2ae:	3d01      	subs	r5, #1
 800a2b0:	2300      	movs	r3, #0
 800a2b2:	4809      	ldr	r0, [pc, #36]	; (800a2d8 <gcvt+0x54>)
 800a2b4:	9300      	str	r3, [sp, #0]
 800a2b6:	4629      	mov	r1, r5
 800a2b8:	2367      	movs	r3, #103	; 0x67
 800a2ba:	eeb0 0a48 	vmov.f32	s0, s16
 800a2be:	eef0 0a68 	vmov.f32	s1, s17
 800a2c2:	6800      	ldr	r0, [r0, #0]
 800a2c4:	f001 fb84 	bl	800b9d0 <_gcvt>
 800a2c8:	2800      	cmp	r0, #0
 800a2ca:	bf14      	ite	ne
 800a2cc:	4620      	movne	r0, r4
 800a2ce:	2000      	moveq	r0, #0
 800a2d0:	b003      	add	sp, #12
 800a2d2:	ecbd 8b02 	vpop	{d8}
 800a2d6:	bd30      	pop	{r4, r5, pc}
 800a2d8:	20000094 	.word	0x20000094

0800a2dc <__errno>:
 800a2dc:	4b01      	ldr	r3, [pc, #4]	; (800a2e4 <__errno+0x8>)
 800a2de:	6818      	ldr	r0, [r3, #0]
 800a2e0:	4770      	bx	lr
 800a2e2:	bf00      	nop
 800a2e4:	20000094 	.word	0x20000094

0800a2e8 <__libc_init_array>:
 800a2e8:	b570      	push	{r4, r5, r6, lr}
 800a2ea:	4e0d      	ldr	r6, [pc, #52]	; (800a320 <__libc_init_array+0x38>)
 800a2ec:	4c0d      	ldr	r4, [pc, #52]	; (800a324 <__libc_init_array+0x3c>)
 800a2ee:	1ba4      	subs	r4, r4, r6
 800a2f0:	10a4      	asrs	r4, r4, #2
 800a2f2:	2500      	movs	r5, #0
 800a2f4:	42a5      	cmp	r5, r4
 800a2f6:	d109      	bne.n	800a30c <__libc_init_array+0x24>
 800a2f8:	4e0b      	ldr	r6, [pc, #44]	; (800a328 <__libc_init_array+0x40>)
 800a2fa:	4c0c      	ldr	r4, [pc, #48]	; (800a32c <__libc_init_array+0x44>)
 800a2fc:	f002 feda 	bl	800d0b4 <_init>
 800a300:	1ba4      	subs	r4, r4, r6
 800a302:	10a4      	asrs	r4, r4, #2
 800a304:	2500      	movs	r5, #0
 800a306:	42a5      	cmp	r5, r4
 800a308:	d105      	bne.n	800a316 <__libc_init_array+0x2e>
 800a30a:	bd70      	pop	{r4, r5, r6, pc}
 800a30c:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800a310:	4798      	blx	r3
 800a312:	3501      	adds	r5, #1
 800a314:	e7ee      	b.n	800a2f4 <__libc_init_array+0xc>
 800a316:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800a31a:	4798      	blx	r3
 800a31c:	3501      	adds	r5, #1
 800a31e:	e7f2      	b.n	800a306 <__libc_init_array+0x1e>
 800a320:	0800d578 	.word	0x0800d578
 800a324:	0800d578 	.word	0x0800d578
 800a328:	0800d578 	.word	0x0800d578
 800a32c:	0800d57c 	.word	0x0800d57c

0800a330 <memset>:
 800a330:	4402      	add	r2, r0
 800a332:	4603      	mov	r3, r0
 800a334:	4293      	cmp	r3, r2
 800a336:	d100      	bne.n	800a33a <memset+0xa>
 800a338:	4770      	bx	lr
 800a33a:	f803 1b01 	strb.w	r1, [r3], #1
 800a33e:	e7f9      	b.n	800a334 <memset+0x4>

0800a340 <__cvt>:
 800a340:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800a344:	ec55 4b10 	vmov	r4, r5, d0
 800a348:	9f0d      	ldr	r7, [sp, #52]	; 0x34
 800a34a:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 800a34e:	2d00      	cmp	r5, #0
 800a350:	460e      	mov	r6, r1
 800a352:	4691      	mov	r9, r2
 800a354:	4619      	mov	r1, r3
 800a356:	bfb8      	it	lt
 800a358:	4622      	movlt	r2, r4
 800a35a:	462b      	mov	r3, r5
 800a35c:	f027 0720 	bic.w	r7, r7, #32
 800a360:	bfbb      	ittet	lt
 800a362:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 800a366:	461d      	movlt	r5, r3
 800a368:	2300      	movge	r3, #0
 800a36a:	232d      	movlt	r3, #45	; 0x2d
 800a36c:	bfb8      	it	lt
 800a36e:	4614      	movlt	r4, r2
 800a370:	2f46      	cmp	r7, #70	; 0x46
 800a372:	700b      	strb	r3, [r1, #0]
 800a374:	d004      	beq.n	800a380 <__cvt+0x40>
 800a376:	2f45      	cmp	r7, #69	; 0x45
 800a378:	d100      	bne.n	800a37c <__cvt+0x3c>
 800a37a:	3601      	adds	r6, #1
 800a37c:	2102      	movs	r1, #2
 800a37e:	e000      	b.n	800a382 <__cvt+0x42>
 800a380:	2103      	movs	r1, #3
 800a382:	ab03      	add	r3, sp, #12
 800a384:	9301      	str	r3, [sp, #4]
 800a386:	ab02      	add	r3, sp, #8
 800a388:	9300      	str	r3, [sp, #0]
 800a38a:	4632      	mov	r2, r6
 800a38c:	4653      	mov	r3, sl
 800a38e:	ec45 4b10 	vmov	d0, r4, r5
 800a392:	f000 fcf1 	bl	800ad78 <_dtoa_r>
 800a396:	2f47      	cmp	r7, #71	; 0x47
 800a398:	4680      	mov	r8, r0
 800a39a:	d102      	bne.n	800a3a2 <__cvt+0x62>
 800a39c:	f019 0f01 	tst.w	r9, #1
 800a3a0:	d026      	beq.n	800a3f0 <__cvt+0xb0>
 800a3a2:	2f46      	cmp	r7, #70	; 0x46
 800a3a4:	eb08 0906 	add.w	r9, r8, r6
 800a3a8:	d111      	bne.n	800a3ce <__cvt+0x8e>
 800a3aa:	f898 3000 	ldrb.w	r3, [r8]
 800a3ae:	2b30      	cmp	r3, #48	; 0x30
 800a3b0:	d10a      	bne.n	800a3c8 <__cvt+0x88>
 800a3b2:	2200      	movs	r2, #0
 800a3b4:	2300      	movs	r3, #0
 800a3b6:	4620      	mov	r0, r4
 800a3b8:	4629      	mov	r1, r5
 800a3ba:	f7f6 fb8d 	bl	8000ad8 <__aeabi_dcmpeq>
 800a3be:	b918      	cbnz	r0, 800a3c8 <__cvt+0x88>
 800a3c0:	f1c6 0601 	rsb	r6, r6, #1
 800a3c4:	f8ca 6000 	str.w	r6, [sl]
 800a3c8:	f8da 3000 	ldr.w	r3, [sl]
 800a3cc:	4499      	add	r9, r3
 800a3ce:	2200      	movs	r2, #0
 800a3d0:	2300      	movs	r3, #0
 800a3d2:	4620      	mov	r0, r4
 800a3d4:	4629      	mov	r1, r5
 800a3d6:	f7f6 fb7f 	bl	8000ad8 <__aeabi_dcmpeq>
 800a3da:	b938      	cbnz	r0, 800a3ec <__cvt+0xac>
 800a3dc:	2230      	movs	r2, #48	; 0x30
 800a3de:	9b03      	ldr	r3, [sp, #12]
 800a3e0:	454b      	cmp	r3, r9
 800a3e2:	d205      	bcs.n	800a3f0 <__cvt+0xb0>
 800a3e4:	1c59      	adds	r1, r3, #1
 800a3e6:	9103      	str	r1, [sp, #12]
 800a3e8:	701a      	strb	r2, [r3, #0]
 800a3ea:	e7f8      	b.n	800a3de <__cvt+0x9e>
 800a3ec:	f8cd 900c 	str.w	r9, [sp, #12]
 800a3f0:	9b03      	ldr	r3, [sp, #12]
 800a3f2:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800a3f4:	eba3 0308 	sub.w	r3, r3, r8
 800a3f8:	4640      	mov	r0, r8
 800a3fa:	6013      	str	r3, [r2, #0]
 800a3fc:	b004      	add	sp, #16
 800a3fe:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

0800a402 <__exponent>:
 800a402:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800a404:	2900      	cmp	r1, #0
 800a406:	4604      	mov	r4, r0
 800a408:	bfba      	itte	lt
 800a40a:	4249      	neglt	r1, r1
 800a40c:	232d      	movlt	r3, #45	; 0x2d
 800a40e:	232b      	movge	r3, #43	; 0x2b
 800a410:	2909      	cmp	r1, #9
 800a412:	f804 2b02 	strb.w	r2, [r4], #2
 800a416:	7043      	strb	r3, [r0, #1]
 800a418:	dd20      	ble.n	800a45c <__exponent+0x5a>
 800a41a:	f10d 0307 	add.w	r3, sp, #7
 800a41e:	461f      	mov	r7, r3
 800a420:	260a      	movs	r6, #10
 800a422:	fb91 f5f6 	sdiv	r5, r1, r6
 800a426:	fb06 1115 	mls	r1, r6, r5, r1
 800a42a:	3130      	adds	r1, #48	; 0x30
 800a42c:	2d09      	cmp	r5, #9
 800a42e:	f803 1c01 	strb.w	r1, [r3, #-1]
 800a432:	f103 32ff 	add.w	r2, r3, #4294967295
 800a436:	4629      	mov	r1, r5
 800a438:	dc09      	bgt.n	800a44e <__exponent+0x4c>
 800a43a:	3130      	adds	r1, #48	; 0x30
 800a43c:	3b02      	subs	r3, #2
 800a43e:	f802 1c01 	strb.w	r1, [r2, #-1]
 800a442:	42bb      	cmp	r3, r7
 800a444:	4622      	mov	r2, r4
 800a446:	d304      	bcc.n	800a452 <__exponent+0x50>
 800a448:	1a10      	subs	r0, r2, r0
 800a44a:	b003      	add	sp, #12
 800a44c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a44e:	4613      	mov	r3, r2
 800a450:	e7e7      	b.n	800a422 <__exponent+0x20>
 800a452:	f813 2b01 	ldrb.w	r2, [r3], #1
 800a456:	f804 2b01 	strb.w	r2, [r4], #1
 800a45a:	e7f2      	b.n	800a442 <__exponent+0x40>
 800a45c:	2330      	movs	r3, #48	; 0x30
 800a45e:	4419      	add	r1, r3
 800a460:	7083      	strb	r3, [r0, #2]
 800a462:	1d02      	adds	r2, r0, #4
 800a464:	70c1      	strb	r1, [r0, #3]
 800a466:	e7ef      	b.n	800a448 <__exponent+0x46>

0800a468 <_printf_float>:
 800a468:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a46c:	b08d      	sub	sp, #52	; 0x34
 800a46e:	460c      	mov	r4, r1
 800a470:	f8dd 8058 	ldr.w	r8, [sp, #88]	; 0x58
 800a474:	4616      	mov	r6, r2
 800a476:	461f      	mov	r7, r3
 800a478:	4605      	mov	r5, r0
 800a47a:	f001 fb73 	bl	800bb64 <_localeconv_r>
 800a47e:	6803      	ldr	r3, [r0, #0]
 800a480:	9304      	str	r3, [sp, #16]
 800a482:	4618      	mov	r0, r3
 800a484:	f7f5 feac 	bl	80001e0 <strlen>
 800a488:	2300      	movs	r3, #0
 800a48a:	930a      	str	r3, [sp, #40]	; 0x28
 800a48c:	f8d8 3000 	ldr.w	r3, [r8]
 800a490:	9005      	str	r0, [sp, #20]
 800a492:	3307      	adds	r3, #7
 800a494:	f023 0307 	bic.w	r3, r3, #7
 800a498:	f103 0208 	add.w	r2, r3, #8
 800a49c:	f894 a018 	ldrb.w	sl, [r4, #24]
 800a4a0:	f8d4 b000 	ldr.w	fp, [r4]
 800a4a4:	f8c8 2000 	str.w	r2, [r8]
 800a4a8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a4ac:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 800a4b0:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 800a4b4:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800a4b8:	9307      	str	r3, [sp, #28]
 800a4ba:	f8cd 8018 	str.w	r8, [sp, #24]
 800a4be:	f04f 32ff 	mov.w	r2, #4294967295
 800a4c2:	4ba7      	ldr	r3, [pc, #668]	; (800a760 <_printf_float+0x2f8>)
 800a4c4:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800a4c8:	f7f6 fb38 	bl	8000b3c <__aeabi_dcmpun>
 800a4cc:	bb70      	cbnz	r0, 800a52c <_printf_float+0xc4>
 800a4ce:	f04f 32ff 	mov.w	r2, #4294967295
 800a4d2:	4ba3      	ldr	r3, [pc, #652]	; (800a760 <_printf_float+0x2f8>)
 800a4d4:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800a4d8:	f7f6 fb12 	bl	8000b00 <__aeabi_dcmple>
 800a4dc:	bb30      	cbnz	r0, 800a52c <_printf_float+0xc4>
 800a4de:	2200      	movs	r2, #0
 800a4e0:	2300      	movs	r3, #0
 800a4e2:	4640      	mov	r0, r8
 800a4e4:	4649      	mov	r1, r9
 800a4e6:	f7f6 fb01 	bl	8000aec <__aeabi_dcmplt>
 800a4ea:	b110      	cbz	r0, 800a4f2 <_printf_float+0x8a>
 800a4ec:	232d      	movs	r3, #45	; 0x2d
 800a4ee:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800a4f2:	4a9c      	ldr	r2, [pc, #624]	; (800a764 <_printf_float+0x2fc>)
 800a4f4:	4b9c      	ldr	r3, [pc, #624]	; (800a768 <_printf_float+0x300>)
 800a4f6:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
 800a4fa:	bf8c      	ite	hi
 800a4fc:	4690      	movhi	r8, r2
 800a4fe:	4698      	movls	r8, r3
 800a500:	2303      	movs	r3, #3
 800a502:	f02b 0204 	bic.w	r2, fp, #4
 800a506:	6123      	str	r3, [r4, #16]
 800a508:	6022      	str	r2, [r4, #0]
 800a50a:	f04f 0900 	mov.w	r9, #0
 800a50e:	9700      	str	r7, [sp, #0]
 800a510:	4633      	mov	r3, r6
 800a512:	aa0b      	add	r2, sp, #44	; 0x2c
 800a514:	4621      	mov	r1, r4
 800a516:	4628      	mov	r0, r5
 800a518:	f000 f9e6 	bl	800a8e8 <_printf_common>
 800a51c:	3001      	adds	r0, #1
 800a51e:	f040 808d 	bne.w	800a63c <_printf_float+0x1d4>
 800a522:	f04f 30ff 	mov.w	r0, #4294967295
 800a526:	b00d      	add	sp, #52	; 0x34
 800a528:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a52c:	4642      	mov	r2, r8
 800a52e:	464b      	mov	r3, r9
 800a530:	4640      	mov	r0, r8
 800a532:	4649      	mov	r1, r9
 800a534:	f7f6 fb02 	bl	8000b3c <__aeabi_dcmpun>
 800a538:	b110      	cbz	r0, 800a540 <_printf_float+0xd8>
 800a53a:	4a8c      	ldr	r2, [pc, #560]	; (800a76c <_printf_float+0x304>)
 800a53c:	4b8c      	ldr	r3, [pc, #560]	; (800a770 <_printf_float+0x308>)
 800a53e:	e7da      	b.n	800a4f6 <_printf_float+0x8e>
 800a540:	6861      	ldr	r1, [r4, #4]
 800a542:	1c4b      	adds	r3, r1, #1
 800a544:	f44b 6280 	orr.w	r2, fp, #1024	; 0x400
 800a548:	a80a      	add	r0, sp, #40	; 0x28
 800a54a:	d13e      	bne.n	800a5ca <_printf_float+0x162>
 800a54c:	2306      	movs	r3, #6
 800a54e:	6063      	str	r3, [r4, #4]
 800a550:	2300      	movs	r3, #0
 800a552:	e9cd 0302 	strd	r0, r3, [sp, #8]
 800a556:	ab09      	add	r3, sp, #36	; 0x24
 800a558:	9300      	str	r3, [sp, #0]
 800a55a:	ec49 8b10 	vmov	d0, r8, r9
 800a55e:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 800a562:	6022      	str	r2, [r4, #0]
 800a564:	f8cd a004 	str.w	sl, [sp, #4]
 800a568:	6861      	ldr	r1, [r4, #4]
 800a56a:	4628      	mov	r0, r5
 800a56c:	f7ff fee8 	bl	800a340 <__cvt>
 800a570:	f00a 03df 	and.w	r3, sl, #223	; 0xdf
 800a574:	2b47      	cmp	r3, #71	; 0x47
 800a576:	4680      	mov	r8, r0
 800a578:	d109      	bne.n	800a58e <_printf_float+0x126>
 800a57a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a57c:	1cd8      	adds	r0, r3, #3
 800a57e:	db02      	blt.n	800a586 <_printf_float+0x11e>
 800a580:	6862      	ldr	r2, [r4, #4]
 800a582:	4293      	cmp	r3, r2
 800a584:	dd47      	ble.n	800a616 <_printf_float+0x1ae>
 800a586:	f1aa 0a02 	sub.w	sl, sl, #2
 800a58a:	fa5f fa8a 	uxtb.w	sl, sl
 800a58e:	f1ba 0f65 	cmp.w	sl, #101	; 0x65
 800a592:	9909      	ldr	r1, [sp, #36]	; 0x24
 800a594:	d824      	bhi.n	800a5e0 <_printf_float+0x178>
 800a596:	3901      	subs	r1, #1
 800a598:	4652      	mov	r2, sl
 800a59a:	f104 0050 	add.w	r0, r4, #80	; 0x50
 800a59e:	9109      	str	r1, [sp, #36]	; 0x24
 800a5a0:	f7ff ff2f 	bl	800a402 <__exponent>
 800a5a4:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800a5a6:	1813      	adds	r3, r2, r0
 800a5a8:	2a01      	cmp	r2, #1
 800a5aa:	4681      	mov	r9, r0
 800a5ac:	6123      	str	r3, [r4, #16]
 800a5ae:	dc02      	bgt.n	800a5b6 <_printf_float+0x14e>
 800a5b0:	6822      	ldr	r2, [r4, #0]
 800a5b2:	07d1      	lsls	r1, r2, #31
 800a5b4:	d501      	bpl.n	800a5ba <_printf_float+0x152>
 800a5b6:	3301      	adds	r3, #1
 800a5b8:	6123      	str	r3, [r4, #16]
 800a5ba:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 800a5be:	2b00      	cmp	r3, #0
 800a5c0:	d0a5      	beq.n	800a50e <_printf_float+0xa6>
 800a5c2:	232d      	movs	r3, #45	; 0x2d
 800a5c4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800a5c8:	e7a1      	b.n	800a50e <_printf_float+0xa6>
 800a5ca:	f1ba 0f67 	cmp.w	sl, #103	; 0x67
 800a5ce:	f000 8177 	beq.w	800a8c0 <_printf_float+0x458>
 800a5d2:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
 800a5d6:	d1bb      	bne.n	800a550 <_printf_float+0xe8>
 800a5d8:	2900      	cmp	r1, #0
 800a5da:	d1b9      	bne.n	800a550 <_printf_float+0xe8>
 800a5dc:	2301      	movs	r3, #1
 800a5de:	e7b6      	b.n	800a54e <_printf_float+0xe6>
 800a5e0:	f1ba 0f66 	cmp.w	sl, #102	; 0x66
 800a5e4:	d119      	bne.n	800a61a <_printf_float+0x1b2>
 800a5e6:	2900      	cmp	r1, #0
 800a5e8:	6863      	ldr	r3, [r4, #4]
 800a5ea:	dd0c      	ble.n	800a606 <_printf_float+0x19e>
 800a5ec:	6121      	str	r1, [r4, #16]
 800a5ee:	b913      	cbnz	r3, 800a5f6 <_printf_float+0x18e>
 800a5f0:	6822      	ldr	r2, [r4, #0]
 800a5f2:	07d2      	lsls	r2, r2, #31
 800a5f4:	d502      	bpl.n	800a5fc <_printf_float+0x194>
 800a5f6:	3301      	adds	r3, #1
 800a5f8:	440b      	add	r3, r1
 800a5fa:	6123      	str	r3, [r4, #16]
 800a5fc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a5fe:	65a3      	str	r3, [r4, #88]	; 0x58
 800a600:	f04f 0900 	mov.w	r9, #0
 800a604:	e7d9      	b.n	800a5ba <_printf_float+0x152>
 800a606:	b913      	cbnz	r3, 800a60e <_printf_float+0x1a6>
 800a608:	6822      	ldr	r2, [r4, #0]
 800a60a:	07d0      	lsls	r0, r2, #31
 800a60c:	d501      	bpl.n	800a612 <_printf_float+0x1aa>
 800a60e:	3302      	adds	r3, #2
 800a610:	e7f3      	b.n	800a5fa <_printf_float+0x192>
 800a612:	2301      	movs	r3, #1
 800a614:	e7f1      	b.n	800a5fa <_printf_float+0x192>
 800a616:	f04f 0a67 	mov.w	sl, #103	; 0x67
 800a61a:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 800a61e:	4293      	cmp	r3, r2
 800a620:	db05      	blt.n	800a62e <_printf_float+0x1c6>
 800a622:	6822      	ldr	r2, [r4, #0]
 800a624:	6123      	str	r3, [r4, #16]
 800a626:	07d1      	lsls	r1, r2, #31
 800a628:	d5e8      	bpl.n	800a5fc <_printf_float+0x194>
 800a62a:	3301      	adds	r3, #1
 800a62c:	e7e5      	b.n	800a5fa <_printf_float+0x192>
 800a62e:	2b00      	cmp	r3, #0
 800a630:	bfd4      	ite	le
 800a632:	f1c3 0302 	rsble	r3, r3, #2
 800a636:	2301      	movgt	r3, #1
 800a638:	4413      	add	r3, r2
 800a63a:	e7de      	b.n	800a5fa <_printf_float+0x192>
 800a63c:	6823      	ldr	r3, [r4, #0]
 800a63e:	055a      	lsls	r2, r3, #21
 800a640:	d407      	bmi.n	800a652 <_printf_float+0x1ea>
 800a642:	6923      	ldr	r3, [r4, #16]
 800a644:	4642      	mov	r2, r8
 800a646:	4631      	mov	r1, r6
 800a648:	4628      	mov	r0, r5
 800a64a:	47b8      	blx	r7
 800a64c:	3001      	adds	r0, #1
 800a64e:	d12b      	bne.n	800a6a8 <_printf_float+0x240>
 800a650:	e767      	b.n	800a522 <_printf_float+0xba>
 800a652:	f1ba 0f65 	cmp.w	sl, #101	; 0x65
 800a656:	f240 80dc 	bls.w	800a812 <_printf_float+0x3aa>
 800a65a:	2200      	movs	r2, #0
 800a65c:	2300      	movs	r3, #0
 800a65e:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800a662:	f7f6 fa39 	bl	8000ad8 <__aeabi_dcmpeq>
 800a666:	2800      	cmp	r0, #0
 800a668:	d033      	beq.n	800a6d2 <_printf_float+0x26a>
 800a66a:	2301      	movs	r3, #1
 800a66c:	4a41      	ldr	r2, [pc, #260]	; (800a774 <_printf_float+0x30c>)
 800a66e:	4631      	mov	r1, r6
 800a670:	4628      	mov	r0, r5
 800a672:	47b8      	blx	r7
 800a674:	3001      	adds	r0, #1
 800a676:	f43f af54 	beq.w	800a522 <_printf_float+0xba>
 800a67a:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800a67e:	429a      	cmp	r2, r3
 800a680:	db02      	blt.n	800a688 <_printf_float+0x220>
 800a682:	6823      	ldr	r3, [r4, #0]
 800a684:	07d8      	lsls	r0, r3, #31
 800a686:	d50f      	bpl.n	800a6a8 <_printf_float+0x240>
 800a688:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800a68c:	4631      	mov	r1, r6
 800a68e:	4628      	mov	r0, r5
 800a690:	47b8      	blx	r7
 800a692:	3001      	adds	r0, #1
 800a694:	f43f af45 	beq.w	800a522 <_printf_float+0xba>
 800a698:	f04f 0800 	mov.w	r8, #0
 800a69c:	f104 091a 	add.w	r9, r4, #26
 800a6a0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a6a2:	3b01      	subs	r3, #1
 800a6a4:	4543      	cmp	r3, r8
 800a6a6:	dc09      	bgt.n	800a6bc <_printf_float+0x254>
 800a6a8:	6823      	ldr	r3, [r4, #0]
 800a6aa:	079b      	lsls	r3, r3, #30
 800a6ac:	f100 8103 	bmi.w	800a8b6 <_printf_float+0x44e>
 800a6b0:	68e0      	ldr	r0, [r4, #12]
 800a6b2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800a6b4:	4298      	cmp	r0, r3
 800a6b6:	bfb8      	it	lt
 800a6b8:	4618      	movlt	r0, r3
 800a6ba:	e734      	b.n	800a526 <_printf_float+0xbe>
 800a6bc:	2301      	movs	r3, #1
 800a6be:	464a      	mov	r2, r9
 800a6c0:	4631      	mov	r1, r6
 800a6c2:	4628      	mov	r0, r5
 800a6c4:	47b8      	blx	r7
 800a6c6:	3001      	adds	r0, #1
 800a6c8:	f43f af2b 	beq.w	800a522 <_printf_float+0xba>
 800a6cc:	f108 0801 	add.w	r8, r8, #1
 800a6d0:	e7e6      	b.n	800a6a0 <_printf_float+0x238>
 800a6d2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a6d4:	2b00      	cmp	r3, #0
 800a6d6:	dc2b      	bgt.n	800a730 <_printf_float+0x2c8>
 800a6d8:	2301      	movs	r3, #1
 800a6da:	4a26      	ldr	r2, [pc, #152]	; (800a774 <_printf_float+0x30c>)
 800a6dc:	4631      	mov	r1, r6
 800a6de:	4628      	mov	r0, r5
 800a6e0:	47b8      	blx	r7
 800a6e2:	3001      	adds	r0, #1
 800a6e4:	f43f af1d 	beq.w	800a522 <_printf_float+0xba>
 800a6e8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a6ea:	b923      	cbnz	r3, 800a6f6 <_printf_float+0x28e>
 800a6ec:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a6ee:	b913      	cbnz	r3, 800a6f6 <_printf_float+0x28e>
 800a6f0:	6823      	ldr	r3, [r4, #0]
 800a6f2:	07d9      	lsls	r1, r3, #31
 800a6f4:	d5d8      	bpl.n	800a6a8 <_printf_float+0x240>
 800a6f6:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800a6fa:	4631      	mov	r1, r6
 800a6fc:	4628      	mov	r0, r5
 800a6fe:	47b8      	blx	r7
 800a700:	3001      	adds	r0, #1
 800a702:	f43f af0e 	beq.w	800a522 <_printf_float+0xba>
 800a706:	f04f 0900 	mov.w	r9, #0
 800a70a:	f104 0a1a 	add.w	sl, r4, #26
 800a70e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a710:	425b      	negs	r3, r3
 800a712:	454b      	cmp	r3, r9
 800a714:	dc01      	bgt.n	800a71a <_printf_float+0x2b2>
 800a716:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a718:	e794      	b.n	800a644 <_printf_float+0x1dc>
 800a71a:	2301      	movs	r3, #1
 800a71c:	4652      	mov	r2, sl
 800a71e:	4631      	mov	r1, r6
 800a720:	4628      	mov	r0, r5
 800a722:	47b8      	blx	r7
 800a724:	3001      	adds	r0, #1
 800a726:	f43f aefc 	beq.w	800a522 <_printf_float+0xba>
 800a72a:	f109 0901 	add.w	r9, r9, #1
 800a72e:	e7ee      	b.n	800a70e <_printf_float+0x2a6>
 800a730:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800a732:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800a734:	429a      	cmp	r2, r3
 800a736:	bfa8      	it	ge
 800a738:	461a      	movge	r2, r3
 800a73a:	2a00      	cmp	r2, #0
 800a73c:	4691      	mov	r9, r2
 800a73e:	dd07      	ble.n	800a750 <_printf_float+0x2e8>
 800a740:	4613      	mov	r3, r2
 800a742:	4631      	mov	r1, r6
 800a744:	4642      	mov	r2, r8
 800a746:	4628      	mov	r0, r5
 800a748:	47b8      	blx	r7
 800a74a:	3001      	adds	r0, #1
 800a74c:	f43f aee9 	beq.w	800a522 <_printf_float+0xba>
 800a750:	f104 031a 	add.w	r3, r4, #26
 800a754:	f04f 0b00 	mov.w	fp, #0
 800a758:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800a75c:	9306      	str	r3, [sp, #24]
 800a75e:	e015      	b.n	800a78c <_printf_float+0x324>
 800a760:	7fefffff 	.word	0x7fefffff
 800a764:	0800d2f0 	.word	0x0800d2f0
 800a768:	0800d2ec 	.word	0x0800d2ec
 800a76c:	0800d2f8 	.word	0x0800d2f8
 800a770:	0800d2f4 	.word	0x0800d2f4
 800a774:	0800d2fc 	.word	0x0800d2fc
 800a778:	2301      	movs	r3, #1
 800a77a:	9a06      	ldr	r2, [sp, #24]
 800a77c:	4631      	mov	r1, r6
 800a77e:	4628      	mov	r0, r5
 800a780:	47b8      	blx	r7
 800a782:	3001      	adds	r0, #1
 800a784:	f43f aecd 	beq.w	800a522 <_printf_float+0xba>
 800a788:	f10b 0b01 	add.w	fp, fp, #1
 800a78c:	f8d4 a058 	ldr.w	sl, [r4, #88]	; 0x58
 800a790:	ebaa 0309 	sub.w	r3, sl, r9
 800a794:	455b      	cmp	r3, fp
 800a796:	dcef      	bgt.n	800a778 <_printf_float+0x310>
 800a798:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800a79c:	429a      	cmp	r2, r3
 800a79e:	44d0      	add	r8, sl
 800a7a0:	db15      	blt.n	800a7ce <_printf_float+0x366>
 800a7a2:	6823      	ldr	r3, [r4, #0]
 800a7a4:	07da      	lsls	r2, r3, #31
 800a7a6:	d412      	bmi.n	800a7ce <_printf_float+0x366>
 800a7a8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a7aa:	9909      	ldr	r1, [sp, #36]	; 0x24
 800a7ac:	eba3 020a 	sub.w	r2, r3, sl
 800a7b0:	eba3 0a01 	sub.w	sl, r3, r1
 800a7b4:	4592      	cmp	sl, r2
 800a7b6:	bfa8      	it	ge
 800a7b8:	4692      	movge	sl, r2
 800a7ba:	f1ba 0f00 	cmp.w	sl, #0
 800a7be:	dc0e      	bgt.n	800a7de <_printf_float+0x376>
 800a7c0:	f04f 0800 	mov.w	r8, #0
 800a7c4:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800a7c8:	f104 091a 	add.w	r9, r4, #26
 800a7cc:	e019      	b.n	800a802 <_printf_float+0x39a>
 800a7ce:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800a7d2:	4631      	mov	r1, r6
 800a7d4:	4628      	mov	r0, r5
 800a7d6:	47b8      	blx	r7
 800a7d8:	3001      	adds	r0, #1
 800a7da:	d1e5      	bne.n	800a7a8 <_printf_float+0x340>
 800a7dc:	e6a1      	b.n	800a522 <_printf_float+0xba>
 800a7de:	4653      	mov	r3, sl
 800a7e0:	4642      	mov	r2, r8
 800a7e2:	4631      	mov	r1, r6
 800a7e4:	4628      	mov	r0, r5
 800a7e6:	47b8      	blx	r7
 800a7e8:	3001      	adds	r0, #1
 800a7ea:	d1e9      	bne.n	800a7c0 <_printf_float+0x358>
 800a7ec:	e699      	b.n	800a522 <_printf_float+0xba>
 800a7ee:	2301      	movs	r3, #1
 800a7f0:	464a      	mov	r2, r9
 800a7f2:	4631      	mov	r1, r6
 800a7f4:	4628      	mov	r0, r5
 800a7f6:	47b8      	blx	r7
 800a7f8:	3001      	adds	r0, #1
 800a7fa:	f43f ae92 	beq.w	800a522 <_printf_float+0xba>
 800a7fe:	f108 0801 	add.w	r8, r8, #1
 800a802:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800a806:	1a9b      	subs	r3, r3, r2
 800a808:	eba3 030a 	sub.w	r3, r3, sl
 800a80c:	4543      	cmp	r3, r8
 800a80e:	dcee      	bgt.n	800a7ee <_printf_float+0x386>
 800a810:	e74a      	b.n	800a6a8 <_printf_float+0x240>
 800a812:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800a814:	2a01      	cmp	r2, #1
 800a816:	dc01      	bgt.n	800a81c <_printf_float+0x3b4>
 800a818:	07db      	lsls	r3, r3, #31
 800a81a:	d53a      	bpl.n	800a892 <_printf_float+0x42a>
 800a81c:	2301      	movs	r3, #1
 800a81e:	4642      	mov	r2, r8
 800a820:	4631      	mov	r1, r6
 800a822:	4628      	mov	r0, r5
 800a824:	47b8      	blx	r7
 800a826:	3001      	adds	r0, #1
 800a828:	f43f ae7b 	beq.w	800a522 <_printf_float+0xba>
 800a82c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800a830:	4631      	mov	r1, r6
 800a832:	4628      	mov	r0, r5
 800a834:	47b8      	blx	r7
 800a836:	3001      	adds	r0, #1
 800a838:	f108 0801 	add.w	r8, r8, #1
 800a83c:	f43f ae71 	beq.w	800a522 <_printf_float+0xba>
 800a840:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a842:	2200      	movs	r2, #0
 800a844:	f103 3aff 	add.w	sl, r3, #4294967295
 800a848:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800a84c:	2300      	movs	r3, #0
 800a84e:	f7f6 f943 	bl	8000ad8 <__aeabi_dcmpeq>
 800a852:	b9c8      	cbnz	r0, 800a888 <_printf_float+0x420>
 800a854:	4653      	mov	r3, sl
 800a856:	4642      	mov	r2, r8
 800a858:	4631      	mov	r1, r6
 800a85a:	4628      	mov	r0, r5
 800a85c:	47b8      	blx	r7
 800a85e:	3001      	adds	r0, #1
 800a860:	d10e      	bne.n	800a880 <_printf_float+0x418>
 800a862:	e65e      	b.n	800a522 <_printf_float+0xba>
 800a864:	2301      	movs	r3, #1
 800a866:	4652      	mov	r2, sl
 800a868:	4631      	mov	r1, r6
 800a86a:	4628      	mov	r0, r5
 800a86c:	47b8      	blx	r7
 800a86e:	3001      	adds	r0, #1
 800a870:	f43f ae57 	beq.w	800a522 <_printf_float+0xba>
 800a874:	f108 0801 	add.w	r8, r8, #1
 800a878:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a87a:	3b01      	subs	r3, #1
 800a87c:	4543      	cmp	r3, r8
 800a87e:	dcf1      	bgt.n	800a864 <_printf_float+0x3fc>
 800a880:	464b      	mov	r3, r9
 800a882:	f104 0250 	add.w	r2, r4, #80	; 0x50
 800a886:	e6de      	b.n	800a646 <_printf_float+0x1de>
 800a888:	f04f 0800 	mov.w	r8, #0
 800a88c:	f104 0a1a 	add.w	sl, r4, #26
 800a890:	e7f2      	b.n	800a878 <_printf_float+0x410>
 800a892:	2301      	movs	r3, #1
 800a894:	e7df      	b.n	800a856 <_printf_float+0x3ee>
 800a896:	2301      	movs	r3, #1
 800a898:	464a      	mov	r2, r9
 800a89a:	4631      	mov	r1, r6
 800a89c:	4628      	mov	r0, r5
 800a89e:	47b8      	blx	r7
 800a8a0:	3001      	adds	r0, #1
 800a8a2:	f43f ae3e 	beq.w	800a522 <_printf_float+0xba>
 800a8a6:	f108 0801 	add.w	r8, r8, #1
 800a8aa:	68e3      	ldr	r3, [r4, #12]
 800a8ac:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800a8ae:	1a9b      	subs	r3, r3, r2
 800a8b0:	4543      	cmp	r3, r8
 800a8b2:	dcf0      	bgt.n	800a896 <_printf_float+0x42e>
 800a8b4:	e6fc      	b.n	800a6b0 <_printf_float+0x248>
 800a8b6:	f04f 0800 	mov.w	r8, #0
 800a8ba:	f104 0919 	add.w	r9, r4, #25
 800a8be:	e7f4      	b.n	800a8aa <_printf_float+0x442>
 800a8c0:	2900      	cmp	r1, #0
 800a8c2:	f43f ae8b 	beq.w	800a5dc <_printf_float+0x174>
 800a8c6:	2300      	movs	r3, #0
 800a8c8:	e9cd 0302 	strd	r0, r3, [sp, #8]
 800a8cc:	ab09      	add	r3, sp, #36	; 0x24
 800a8ce:	9300      	str	r3, [sp, #0]
 800a8d0:	ec49 8b10 	vmov	d0, r8, r9
 800a8d4:	6022      	str	r2, [r4, #0]
 800a8d6:	f8cd a004 	str.w	sl, [sp, #4]
 800a8da:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 800a8de:	4628      	mov	r0, r5
 800a8e0:	f7ff fd2e 	bl	800a340 <__cvt>
 800a8e4:	4680      	mov	r8, r0
 800a8e6:	e648      	b.n	800a57a <_printf_float+0x112>

0800a8e8 <_printf_common>:
 800a8e8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a8ec:	4691      	mov	r9, r2
 800a8ee:	461f      	mov	r7, r3
 800a8f0:	688a      	ldr	r2, [r1, #8]
 800a8f2:	690b      	ldr	r3, [r1, #16]
 800a8f4:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800a8f8:	4293      	cmp	r3, r2
 800a8fa:	bfb8      	it	lt
 800a8fc:	4613      	movlt	r3, r2
 800a8fe:	f8c9 3000 	str.w	r3, [r9]
 800a902:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800a906:	4606      	mov	r6, r0
 800a908:	460c      	mov	r4, r1
 800a90a:	b112      	cbz	r2, 800a912 <_printf_common+0x2a>
 800a90c:	3301      	adds	r3, #1
 800a90e:	f8c9 3000 	str.w	r3, [r9]
 800a912:	6823      	ldr	r3, [r4, #0]
 800a914:	0699      	lsls	r1, r3, #26
 800a916:	bf42      	ittt	mi
 800a918:	f8d9 3000 	ldrmi.w	r3, [r9]
 800a91c:	3302      	addmi	r3, #2
 800a91e:	f8c9 3000 	strmi.w	r3, [r9]
 800a922:	6825      	ldr	r5, [r4, #0]
 800a924:	f015 0506 	ands.w	r5, r5, #6
 800a928:	d107      	bne.n	800a93a <_printf_common+0x52>
 800a92a:	f104 0a19 	add.w	sl, r4, #25
 800a92e:	68e3      	ldr	r3, [r4, #12]
 800a930:	f8d9 2000 	ldr.w	r2, [r9]
 800a934:	1a9b      	subs	r3, r3, r2
 800a936:	42ab      	cmp	r3, r5
 800a938:	dc28      	bgt.n	800a98c <_printf_common+0xa4>
 800a93a:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 800a93e:	6822      	ldr	r2, [r4, #0]
 800a940:	3300      	adds	r3, #0
 800a942:	bf18      	it	ne
 800a944:	2301      	movne	r3, #1
 800a946:	0692      	lsls	r2, r2, #26
 800a948:	d42d      	bmi.n	800a9a6 <_printf_common+0xbe>
 800a94a:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800a94e:	4639      	mov	r1, r7
 800a950:	4630      	mov	r0, r6
 800a952:	47c0      	blx	r8
 800a954:	3001      	adds	r0, #1
 800a956:	d020      	beq.n	800a99a <_printf_common+0xb2>
 800a958:	6823      	ldr	r3, [r4, #0]
 800a95a:	68e5      	ldr	r5, [r4, #12]
 800a95c:	f8d9 2000 	ldr.w	r2, [r9]
 800a960:	f003 0306 	and.w	r3, r3, #6
 800a964:	2b04      	cmp	r3, #4
 800a966:	bf08      	it	eq
 800a968:	1aad      	subeq	r5, r5, r2
 800a96a:	68a3      	ldr	r3, [r4, #8]
 800a96c:	6922      	ldr	r2, [r4, #16]
 800a96e:	bf0c      	ite	eq
 800a970:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800a974:	2500      	movne	r5, #0
 800a976:	4293      	cmp	r3, r2
 800a978:	bfc4      	itt	gt
 800a97a:	1a9b      	subgt	r3, r3, r2
 800a97c:	18ed      	addgt	r5, r5, r3
 800a97e:	f04f 0900 	mov.w	r9, #0
 800a982:	341a      	adds	r4, #26
 800a984:	454d      	cmp	r5, r9
 800a986:	d11a      	bne.n	800a9be <_printf_common+0xd6>
 800a988:	2000      	movs	r0, #0
 800a98a:	e008      	b.n	800a99e <_printf_common+0xb6>
 800a98c:	2301      	movs	r3, #1
 800a98e:	4652      	mov	r2, sl
 800a990:	4639      	mov	r1, r7
 800a992:	4630      	mov	r0, r6
 800a994:	47c0      	blx	r8
 800a996:	3001      	adds	r0, #1
 800a998:	d103      	bne.n	800a9a2 <_printf_common+0xba>
 800a99a:	f04f 30ff 	mov.w	r0, #4294967295
 800a99e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a9a2:	3501      	adds	r5, #1
 800a9a4:	e7c3      	b.n	800a92e <_printf_common+0x46>
 800a9a6:	18e1      	adds	r1, r4, r3
 800a9a8:	1c5a      	adds	r2, r3, #1
 800a9aa:	2030      	movs	r0, #48	; 0x30
 800a9ac:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800a9b0:	4422      	add	r2, r4
 800a9b2:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800a9b6:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800a9ba:	3302      	adds	r3, #2
 800a9bc:	e7c5      	b.n	800a94a <_printf_common+0x62>
 800a9be:	2301      	movs	r3, #1
 800a9c0:	4622      	mov	r2, r4
 800a9c2:	4639      	mov	r1, r7
 800a9c4:	4630      	mov	r0, r6
 800a9c6:	47c0      	blx	r8
 800a9c8:	3001      	adds	r0, #1
 800a9ca:	d0e6      	beq.n	800a99a <_printf_common+0xb2>
 800a9cc:	f109 0901 	add.w	r9, r9, #1
 800a9d0:	e7d8      	b.n	800a984 <_printf_common+0x9c>
	...

0800a9d4 <_printf_i>:
 800a9d4:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800a9d8:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 800a9dc:	460c      	mov	r4, r1
 800a9de:	7e09      	ldrb	r1, [r1, #24]
 800a9e0:	b085      	sub	sp, #20
 800a9e2:	296e      	cmp	r1, #110	; 0x6e
 800a9e4:	4617      	mov	r7, r2
 800a9e6:	4606      	mov	r6, r0
 800a9e8:	4698      	mov	r8, r3
 800a9ea:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800a9ec:	f000 80b3 	beq.w	800ab56 <_printf_i+0x182>
 800a9f0:	d822      	bhi.n	800aa38 <_printf_i+0x64>
 800a9f2:	2963      	cmp	r1, #99	; 0x63
 800a9f4:	d036      	beq.n	800aa64 <_printf_i+0x90>
 800a9f6:	d80a      	bhi.n	800aa0e <_printf_i+0x3a>
 800a9f8:	2900      	cmp	r1, #0
 800a9fa:	f000 80b9 	beq.w	800ab70 <_printf_i+0x19c>
 800a9fe:	2958      	cmp	r1, #88	; 0x58
 800aa00:	f000 8083 	beq.w	800ab0a <_printf_i+0x136>
 800aa04:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800aa08:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 800aa0c:	e032      	b.n	800aa74 <_printf_i+0xa0>
 800aa0e:	2964      	cmp	r1, #100	; 0x64
 800aa10:	d001      	beq.n	800aa16 <_printf_i+0x42>
 800aa12:	2969      	cmp	r1, #105	; 0x69
 800aa14:	d1f6      	bne.n	800aa04 <_printf_i+0x30>
 800aa16:	6820      	ldr	r0, [r4, #0]
 800aa18:	6813      	ldr	r3, [r2, #0]
 800aa1a:	0605      	lsls	r5, r0, #24
 800aa1c:	f103 0104 	add.w	r1, r3, #4
 800aa20:	d52a      	bpl.n	800aa78 <_printf_i+0xa4>
 800aa22:	681b      	ldr	r3, [r3, #0]
 800aa24:	6011      	str	r1, [r2, #0]
 800aa26:	2b00      	cmp	r3, #0
 800aa28:	da03      	bge.n	800aa32 <_printf_i+0x5e>
 800aa2a:	222d      	movs	r2, #45	; 0x2d
 800aa2c:	425b      	negs	r3, r3
 800aa2e:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 800aa32:	486f      	ldr	r0, [pc, #444]	; (800abf0 <_printf_i+0x21c>)
 800aa34:	220a      	movs	r2, #10
 800aa36:	e039      	b.n	800aaac <_printf_i+0xd8>
 800aa38:	2973      	cmp	r1, #115	; 0x73
 800aa3a:	f000 809d 	beq.w	800ab78 <_printf_i+0x1a4>
 800aa3e:	d808      	bhi.n	800aa52 <_printf_i+0x7e>
 800aa40:	296f      	cmp	r1, #111	; 0x6f
 800aa42:	d020      	beq.n	800aa86 <_printf_i+0xb2>
 800aa44:	2970      	cmp	r1, #112	; 0x70
 800aa46:	d1dd      	bne.n	800aa04 <_printf_i+0x30>
 800aa48:	6823      	ldr	r3, [r4, #0]
 800aa4a:	f043 0320 	orr.w	r3, r3, #32
 800aa4e:	6023      	str	r3, [r4, #0]
 800aa50:	e003      	b.n	800aa5a <_printf_i+0x86>
 800aa52:	2975      	cmp	r1, #117	; 0x75
 800aa54:	d017      	beq.n	800aa86 <_printf_i+0xb2>
 800aa56:	2978      	cmp	r1, #120	; 0x78
 800aa58:	d1d4      	bne.n	800aa04 <_printf_i+0x30>
 800aa5a:	2378      	movs	r3, #120	; 0x78
 800aa5c:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800aa60:	4864      	ldr	r0, [pc, #400]	; (800abf4 <_printf_i+0x220>)
 800aa62:	e055      	b.n	800ab10 <_printf_i+0x13c>
 800aa64:	6813      	ldr	r3, [r2, #0]
 800aa66:	1d19      	adds	r1, r3, #4
 800aa68:	681b      	ldr	r3, [r3, #0]
 800aa6a:	6011      	str	r1, [r2, #0]
 800aa6c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800aa70:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800aa74:	2301      	movs	r3, #1
 800aa76:	e08c      	b.n	800ab92 <_printf_i+0x1be>
 800aa78:	681b      	ldr	r3, [r3, #0]
 800aa7a:	6011      	str	r1, [r2, #0]
 800aa7c:	f010 0f40 	tst.w	r0, #64	; 0x40
 800aa80:	bf18      	it	ne
 800aa82:	b21b      	sxthne	r3, r3
 800aa84:	e7cf      	b.n	800aa26 <_printf_i+0x52>
 800aa86:	6813      	ldr	r3, [r2, #0]
 800aa88:	6825      	ldr	r5, [r4, #0]
 800aa8a:	1d18      	adds	r0, r3, #4
 800aa8c:	6010      	str	r0, [r2, #0]
 800aa8e:	0628      	lsls	r0, r5, #24
 800aa90:	d501      	bpl.n	800aa96 <_printf_i+0xc2>
 800aa92:	681b      	ldr	r3, [r3, #0]
 800aa94:	e002      	b.n	800aa9c <_printf_i+0xc8>
 800aa96:	0668      	lsls	r0, r5, #25
 800aa98:	d5fb      	bpl.n	800aa92 <_printf_i+0xbe>
 800aa9a:	881b      	ldrh	r3, [r3, #0]
 800aa9c:	4854      	ldr	r0, [pc, #336]	; (800abf0 <_printf_i+0x21c>)
 800aa9e:	296f      	cmp	r1, #111	; 0x6f
 800aaa0:	bf14      	ite	ne
 800aaa2:	220a      	movne	r2, #10
 800aaa4:	2208      	moveq	r2, #8
 800aaa6:	2100      	movs	r1, #0
 800aaa8:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800aaac:	6865      	ldr	r5, [r4, #4]
 800aaae:	60a5      	str	r5, [r4, #8]
 800aab0:	2d00      	cmp	r5, #0
 800aab2:	f2c0 8095 	blt.w	800abe0 <_printf_i+0x20c>
 800aab6:	6821      	ldr	r1, [r4, #0]
 800aab8:	f021 0104 	bic.w	r1, r1, #4
 800aabc:	6021      	str	r1, [r4, #0]
 800aabe:	2b00      	cmp	r3, #0
 800aac0:	d13d      	bne.n	800ab3e <_printf_i+0x16a>
 800aac2:	2d00      	cmp	r5, #0
 800aac4:	f040 808e 	bne.w	800abe4 <_printf_i+0x210>
 800aac8:	4665      	mov	r5, ip
 800aaca:	2a08      	cmp	r2, #8
 800aacc:	d10b      	bne.n	800aae6 <_printf_i+0x112>
 800aace:	6823      	ldr	r3, [r4, #0]
 800aad0:	07db      	lsls	r3, r3, #31
 800aad2:	d508      	bpl.n	800aae6 <_printf_i+0x112>
 800aad4:	6923      	ldr	r3, [r4, #16]
 800aad6:	6862      	ldr	r2, [r4, #4]
 800aad8:	429a      	cmp	r2, r3
 800aada:	bfde      	ittt	le
 800aadc:	2330      	movle	r3, #48	; 0x30
 800aade:	f805 3c01 	strble.w	r3, [r5, #-1]
 800aae2:	f105 35ff 	addle.w	r5, r5, #4294967295
 800aae6:	ebac 0305 	sub.w	r3, ip, r5
 800aaea:	6123      	str	r3, [r4, #16]
 800aaec:	f8cd 8000 	str.w	r8, [sp]
 800aaf0:	463b      	mov	r3, r7
 800aaf2:	aa03      	add	r2, sp, #12
 800aaf4:	4621      	mov	r1, r4
 800aaf6:	4630      	mov	r0, r6
 800aaf8:	f7ff fef6 	bl	800a8e8 <_printf_common>
 800aafc:	3001      	adds	r0, #1
 800aafe:	d14d      	bne.n	800ab9c <_printf_i+0x1c8>
 800ab00:	f04f 30ff 	mov.w	r0, #4294967295
 800ab04:	b005      	add	sp, #20
 800ab06:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800ab0a:	4839      	ldr	r0, [pc, #228]	; (800abf0 <_printf_i+0x21c>)
 800ab0c:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 800ab10:	6813      	ldr	r3, [r2, #0]
 800ab12:	6821      	ldr	r1, [r4, #0]
 800ab14:	1d1d      	adds	r5, r3, #4
 800ab16:	681b      	ldr	r3, [r3, #0]
 800ab18:	6015      	str	r5, [r2, #0]
 800ab1a:	060a      	lsls	r2, r1, #24
 800ab1c:	d50b      	bpl.n	800ab36 <_printf_i+0x162>
 800ab1e:	07ca      	lsls	r2, r1, #31
 800ab20:	bf44      	itt	mi
 800ab22:	f041 0120 	orrmi.w	r1, r1, #32
 800ab26:	6021      	strmi	r1, [r4, #0]
 800ab28:	b91b      	cbnz	r3, 800ab32 <_printf_i+0x15e>
 800ab2a:	6822      	ldr	r2, [r4, #0]
 800ab2c:	f022 0220 	bic.w	r2, r2, #32
 800ab30:	6022      	str	r2, [r4, #0]
 800ab32:	2210      	movs	r2, #16
 800ab34:	e7b7      	b.n	800aaa6 <_printf_i+0xd2>
 800ab36:	064d      	lsls	r5, r1, #25
 800ab38:	bf48      	it	mi
 800ab3a:	b29b      	uxthmi	r3, r3
 800ab3c:	e7ef      	b.n	800ab1e <_printf_i+0x14a>
 800ab3e:	4665      	mov	r5, ip
 800ab40:	fbb3 f1f2 	udiv	r1, r3, r2
 800ab44:	fb02 3311 	mls	r3, r2, r1, r3
 800ab48:	5cc3      	ldrb	r3, [r0, r3]
 800ab4a:	f805 3d01 	strb.w	r3, [r5, #-1]!
 800ab4e:	460b      	mov	r3, r1
 800ab50:	2900      	cmp	r1, #0
 800ab52:	d1f5      	bne.n	800ab40 <_printf_i+0x16c>
 800ab54:	e7b9      	b.n	800aaca <_printf_i+0xf6>
 800ab56:	6813      	ldr	r3, [r2, #0]
 800ab58:	6825      	ldr	r5, [r4, #0]
 800ab5a:	6961      	ldr	r1, [r4, #20]
 800ab5c:	1d18      	adds	r0, r3, #4
 800ab5e:	6010      	str	r0, [r2, #0]
 800ab60:	0628      	lsls	r0, r5, #24
 800ab62:	681b      	ldr	r3, [r3, #0]
 800ab64:	d501      	bpl.n	800ab6a <_printf_i+0x196>
 800ab66:	6019      	str	r1, [r3, #0]
 800ab68:	e002      	b.n	800ab70 <_printf_i+0x19c>
 800ab6a:	066a      	lsls	r2, r5, #25
 800ab6c:	d5fb      	bpl.n	800ab66 <_printf_i+0x192>
 800ab6e:	8019      	strh	r1, [r3, #0]
 800ab70:	2300      	movs	r3, #0
 800ab72:	6123      	str	r3, [r4, #16]
 800ab74:	4665      	mov	r5, ip
 800ab76:	e7b9      	b.n	800aaec <_printf_i+0x118>
 800ab78:	6813      	ldr	r3, [r2, #0]
 800ab7a:	1d19      	adds	r1, r3, #4
 800ab7c:	6011      	str	r1, [r2, #0]
 800ab7e:	681d      	ldr	r5, [r3, #0]
 800ab80:	6862      	ldr	r2, [r4, #4]
 800ab82:	2100      	movs	r1, #0
 800ab84:	4628      	mov	r0, r5
 800ab86:	f7f5 fb33 	bl	80001f0 <memchr>
 800ab8a:	b108      	cbz	r0, 800ab90 <_printf_i+0x1bc>
 800ab8c:	1b40      	subs	r0, r0, r5
 800ab8e:	6060      	str	r0, [r4, #4]
 800ab90:	6863      	ldr	r3, [r4, #4]
 800ab92:	6123      	str	r3, [r4, #16]
 800ab94:	2300      	movs	r3, #0
 800ab96:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800ab9a:	e7a7      	b.n	800aaec <_printf_i+0x118>
 800ab9c:	6923      	ldr	r3, [r4, #16]
 800ab9e:	462a      	mov	r2, r5
 800aba0:	4639      	mov	r1, r7
 800aba2:	4630      	mov	r0, r6
 800aba4:	47c0      	blx	r8
 800aba6:	3001      	adds	r0, #1
 800aba8:	d0aa      	beq.n	800ab00 <_printf_i+0x12c>
 800abaa:	6823      	ldr	r3, [r4, #0]
 800abac:	079b      	lsls	r3, r3, #30
 800abae:	d413      	bmi.n	800abd8 <_printf_i+0x204>
 800abb0:	68e0      	ldr	r0, [r4, #12]
 800abb2:	9b03      	ldr	r3, [sp, #12]
 800abb4:	4298      	cmp	r0, r3
 800abb6:	bfb8      	it	lt
 800abb8:	4618      	movlt	r0, r3
 800abba:	e7a3      	b.n	800ab04 <_printf_i+0x130>
 800abbc:	2301      	movs	r3, #1
 800abbe:	464a      	mov	r2, r9
 800abc0:	4639      	mov	r1, r7
 800abc2:	4630      	mov	r0, r6
 800abc4:	47c0      	blx	r8
 800abc6:	3001      	adds	r0, #1
 800abc8:	d09a      	beq.n	800ab00 <_printf_i+0x12c>
 800abca:	3501      	adds	r5, #1
 800abcc:	68e3      	ldr	r3, [r4, #12]
 800abce:	9a03      	ldr	r2, [sp, #12]
 800abd0:	1a9b      	subs	r3, r3, r2
 800abd2:	42ab      	cmp	r3, r5
 800abd4:	dcf2      	bgt.n	800abbc <_printf_i+0x1e8>
 800abd6:	e7eb      	b.n	800abb0 <_printf_i+0x1dc>
 800abd8:	2500      	movs	r5, #0
 800abda:	f104 0919 	add.w	r9, r4, #25
 800abde:	e7f5      	b.n	800abcc <_printf_i+0x1f8>
 800abe0:	2b00      	cmp	r3, #0
 800abe2:	d1ac      	bne.n	800ab3e <_printf_i+0x16a>
 800abe4:	7803      	ldrb	r3, [r0, #0]
 800abe6:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800abea:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800abee:	e76c      	b.n	800aaca <_printf_i+0xf6>
 800abf0:	0800d2fe 	.word	0x0800d2fe
 800abf4:	0800d30f 	.word	0x0800d30f

0800abf8 <siprintf>:
 800abf8:	b40e      	push	{r1, r2, r3}
 800abfa:	b500      	push	{lr}
 800abfc:	b09c      	sub	sp, #112	; 0x70
 800abfe:	ab1d      	add	r3, sp, #116	; 0x74
 800ac00:	9002      	str	r0, [sp, #8]
 800ac02:	9006      	str	r0, [sp, #24]
 800ac04:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800ac08:	4809      	ldr	r0, [pc, #36]	; (800ac30 <siprintf+0x38>)
 800ac0a:	9107      	str	r1, [sp, #28]
 800ac0c:	9104      	str	r1, [sp, #16]
 800ac0e:	4909      	ldr	r1, [pc, #36]	; (800ac34 <siprintf+0x3c>)
 800ac10:	f853 2b04 	ldr.w	r2, [r3], #4
 800ac14:	9105      	str	r1, [sp, #20]
 800ac16:	6800      	ldr	r0, [r0, #0]
 800ac18:	9301      	str	r3, [sp, #4]
 800ac1a:	a902      	add	r1, sp, #8
 800ac1c:	f001 fbf2 	bl	800c404 <_svfiprintf_r>
 800ac20:	9b02      	ldr	r3, [sp, #8]
 800ac22:	2200      	movs	r2, #0
 800ac24:	701a      	strb	r2, [r3, #0]
 800ac26:	b01c      	add	sp, #112	; 0x70
 800ac28:	f85d eb04 	ldr.w	lr, [sp], #4
 800ac2c:	b003      	add	sp, #12
 800ac2e:	4770      	bx	lr
 800ac30:	20000094 	.word	0x20000094
 800ac34:	ffff0208 	.word	0xffff0208

0800ac38 <strncat>:
 800ac38:	b530      	push	{r4, r5, lr}
 800ac3a:	4603      	mov	r3, r0
 800ac3c:	781c      	ldrb	r4, [r3, #0]
 800ac3e:	1c5d      	adds	r5, r3, #1
 800ac40:	b944      	cbnz	r4, 800ac54 <strncat+0x1c>
 800ac42:	f112 32ff 	adds.w	r2, r2, #4294967295
 800ac46:	d304      	bcc.n	800ac52 <strncat+0x1a>
 800ac48:	f811 4b01 	ldrb.w	r4, [r1], #1
 800ac4c:	f803 4b01 	strb.w	r4, [r3], #1
 800ac50:	b914      	cbnz	r4, 800ac58 <strncat+0x20>
 800ac52:	bd30      	pop	{r4, r5, pc}
 800ac54:	462b      	mov	r3, r5
 800ac56:	e7f1      	b.n	800ac3c <strncat+0x4>
 800ac58:	2a00      	cmp	r2, #0
 800ac5a:	d1f2      	bne.n	800ac42 <strncat+0xa>
 800ac5c:	701a      	strb	r2, [r3, #0]
 800ac5e:	e7f0      	b.n	800ac42 <strncat+0xa>

0800ac60 <quorem>:
 800ac60:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ac64:	6903      	ldr	r3, [r0, #16]
 800ac66:	690c      	ldr	r4, [r1, #16]
 800ac68:	42a3      	cmp	r3, r4
 800ac6a:	4680      	mov	r8, r0
 800ac6c:	f2c0 8082 	blt.w	800ad74 <quorem+0x114>
 800ac70:	3c01      	subs	r4, #1
 800ac72:	f101 0714 	add.w	r7, r1, #20
 800ac76:	ea4f 0c84 	mov.w	ip, r4, lsl #2
 800ac7a:	f100 0614 	add.w	r6, r0, #20
 800ac7e:	f857 5024 	ldr.w	r5, [r7, r4, lsl #2]
 800ac82:	f856 0024 	ldr.w	r0, [r6, r4, lsl #2]
 800ac86:	eb06 030c 	add.w	r3, r6, ip
 800ac8a:	3501      	adds	r5, #1
 800ac8c:	eb07 090c 	add.w	r9, r7, ip
 800ac90:	9301      	str	r3, [sp, #4]
 800ac92:	fbb0 f5f5 	udiv	r5, r0, r5
 800ac96:	b395      	cbz	r5, 800acfe <quorem+0x9e>
 800ac98:	f04f 0a00 	mov.w	sl, #0
 800ac9c:	4638      	mov	r0, r7
 800ac9e:	46b6      	mov	lr, r6
 800aca0:	46d3      	mov	fp, sl
 800aca2:	f850 2b04 	ldr.w	r2, [r0], #4
 800aca6:	b293      	uxth	r3, r2
 800aca8:	fb05 a303 	mla	r3, r5, r3, sl
 800acac:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800acb0:	b29b      	uxth	r3, r3
 800acb2:	ebab 0303 	sub.w	r3, fp, r3
 800acb6:	0c12      	lsrs	r2, r2, #16
 800acb8:	f8de b000 	ldr.w	fp, [lr]
 800acbc:	fb05 a202 	mla	r2, r5, r2, sl
 800acc0:	fa13 f38b 	uxtah	r3, r3, fp
 800acc4:	ea4f 4a12 	mov.w	sl, r2, lsr #16
 800acc8:	fa1f fb82 	uxth.w	fp, r2
 800accc:	f8de 2000 	ldr.w	r2, [lr]
 800acd0:	ebcb 4212 	rsb	r2, fp, r2, lsr #16
 800acd4:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800acd8:	b29b      	uxth	r3, r3
 800acda:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800acde:	4581      	cmp	r9, r0
 800ace0:	ea4f 4b22 	mov.w	fp, r2, asr #16
 800ace4:	f84e 3b04 	str.w	r3, [lr], #4
 800ace8:	d2db      	bcs.n	800aca2 <quorem+0x42>
 800acea:	f856 300c 	ldr.w	r3, [r6, ip]
 800acee:	b933      	cbnz	r3, 800acfe <quorem+0x9e>
 800acf0:	9b01      	ldr	r3, [sp, #4]
 800acf2:	3b04      	subs	r3, #4
 800acf4:	429e      	cmp	r6, r3
 800acf6:	461a      	mov	r2, r3
 800acf8:	d330      	bcc.n	800ad5c <quorem+0xfc>
 800acfa:	f8c8 4010 	str.w	r4, [r8, #16]
 800acfe:	4640      	mov	r0, r8
 800ad00:	f001 f966 	bl	800bfd0 <__mcmp>
 800ad04:	2800      	cmp	r0, #0
 800ad06:	db25      	blt.n	800ad54 <quorem+0xf4>
 800ad08:	3501      	adds	r5, #1
 800ad0a:	4630      	mov	r0, r6
 800ad0c:	f04f 0c00 	mov.w	ip, #0
 800ad10:	f857 2b04 	ldr.w	r2, [r7], #4
 800ad14:	f8d0 e000 	ldr.w	lr, [r0]
 800ad18:	b293      	uxth	r3, r2
 800ad1a:	ebac 0303 	sub.w	r3, ip, r3
 800ad1e:	0c12      	lsrs	r2, r2, #16
 800ad20:	fa13 f38e 	uxtah	r3, r3, lr
 800ad24:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 800ad28:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800ad2c:	b29b      	uxth	r3, r3
 800ad2e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800ad32:	45b9      	cmp	r9, r7
 800ad34:	ea4f 4c22 	mov.w	ip, r2, asr #16
 800ad38:	f840 3b04 	str.w	r3, [r0], #4
 800ad3c:	d2e8      	bcs.n	800ad10 <quorem+0xb0>
 800ad3e:	f856 2024 	ldr.w	r2, [r6, r4, lsl #2]
 800ad42:	eb06 0384 	add.w	r3, r6, r4, lsl #2
 800ad46:	b92a      	cbnz	r2, 800ad54 <quorem+0xf4>
 800ad48:	3b04      	subs	r3, #4
 800ad4a:	429e      	cmp	r6, r3
 800ad4c:	461a      	mov	r2, r3
 800ad4e:	d30b      	bcc.n	800ad68 <quorem+0x108>
 800ad50:	f8c8 4010 	str.w	r4, [r8, #16]
 800ad54:	4628      	mov	r0, r5
 800ad56:	b003      	add	sp, #12
 800ad58:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ad5c:	6812      	ldr	r2, [r2, #0]
 800ad5e:	3b04      	subs	r3, #4
 800ad60:	2a00      	cmp	r2, #0
 800ad62:	d1ca      	bne.n	800acfa <quorem+0x9a>
 800ad64:	3c01      	subs	r4, #1
 800ad66:	e7c5      	b.n	800acf4 <quorem+0x94>
 800ad68:	6812      	ldr	r2, [r2, #0]
 800ad6a:	3b04      	subs	r3, #4
 800ad6c:	2a00      	cmp	r2, #0
 800ad6e:	d1ef      	bne.n	800ad50 <quorem+0xf0>
 800ad70:	3c01      	subs	r4, #1
 800ad72:	e7ea      	b.n	800ad4a <quorem+0xea>
 800ad74:	2000      	movs	r0, #0
 800ad76:	e7ee      	b.n	800ad56 <quorem+0xf6>

0800ad78 <_dtoa_r>:
 800ad78:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ad7c:	ec57 6b10 	vmov	r6, r7, d0
 800ad80:	b097      	sub	sp, #92	; 0x5c
 800ad82:	6a45      	ldr	r5, [r0, #36]	; 0x24
 800ad84:	9106      	str	r1, [sp, #24]
 800ad86:	4604      	mov	r4, r0
 800ad88:	920b      	str	r2, [sp, #44]	; 0x2c
 800ad8a:	9312      	str	r3, [sp, #72]	; 0x48
 800ad8c:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 800ad90:	e9cd 6700 	strd	r6, r7, [sp]
 800ad94:	b93d      	cbnz	r5, 800ada6 <_dtoa_r+0x2e>
 800ad96:	2010      	movs	r0, #16
 800ad98:	f000 fef2 	bl	800bb80 <malloc>
 800ad9c:	6260      	str	r0, [r4, #36]	; 0x24
 800ad9e:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800ada2:	6005      	str	r5, [r0, #0]
 800ada4:	60c5      	str	r5, [r0, #12]
 800ada6:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800ada8:	6819      	ldr	r1, [r3, #0]
 800adaa:	b151      	cbz	r1, 800adc2 <_dtoa_r+0x4a>
 800adac:	685a      	ldr	r2, [r3, #4]
 800adae:	604a      	str	r2, [r1, #4]
 800adb0:	2301      	movs	r3, #1
 800adb2:	4093      	lsls	r3, r2
 800adb4:	608b      	str	r3, [r1, #8]
 800adb6:	4620      	mov	r0, r4
 800adb8:	f000 ff29 	bl	800bc0e <_Bfree>
 800adbc:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800adbe:	2200      	movs	r2, #0
 800adc0:	601a      	str	r2, [r3, #0]
 800adc2:	1e3b      	subs	r3, r7, #0
 800adc4:	bfbb      	ittet	lt
 800adc6:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 800adca:	9301      	strlt	r3, [sp, #4]
 800adcc:	2300      	movge	r3, #0
 800adce:	2201      	movlt	r2, #1
 800add0:	bfac      	ite	ge
 800add2:	f8c8 3000 	strge.w	r3, [r8]
 800add6:	f8c8 2000 	strlt.w	r2, [r8]
 800adda:	4baf      	ldr	r3, [pc, #700]	; (800b098 <_dtoa_r+0x320>)
 800addc:	f8dd 8004 	ldr.w	r8, [sp, #4]
 800ade0:	ea33 0308 	bics.w	r3, r3, r8
 800ade4:	d114      	bne.n	800ae10 <_dtoa_r+0x98>
 800ade6:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800ade8:	f242 730f 	movw	r3, #9999	; 0x270f
 800adec:	6013      	str	r3, [r2, #0]
 800adee:	9b00      	ldr	r3, [sp, #0]
 800adf0:	b923      	cbnz	r3, 800adfc <_dtoa_r+0x84>
 800adf2:	f3c8 0013 	ubfx	r0, r8, #0, #20
 800adf6:	2800      	cmp	r0, #0
 800adf8:	f000 8542 	beq.w	800b880 <_dtoa_r+0xb08>
 800adfc:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800adfe:	f8df b2ac 	ldr.w	fp, [pc, #684]	; 800b0ac <_dtoa_r+0x334>
 800ae02:	2b00      	cmp	r3, #0
 800ae04:	f000 8544 	beq.w	800b890 <_dtoa_r+0xb18>
 800ae08:	f10b 0303 	add.w	r3, fp, #3
 800ae0c:	f000 bd3e 	b.w	800b88c <_dtoa_r+0xb14>
 800ae10:	e9dd 6700 	ldrd	r6, r7, [sp]
 800ae14:	2200      	movs	r2, #0
 800ae16:	2300      	movs	r3, #0
 800ae18:	4630      	mov	r0, r6
 800ae1a:	4639      	mov	r1, r7
 800ae1c:	f7f5 fe5c 	bl	8000ad8 <__aeabi_dcmpeq>
 800ae20:	4681      	mov	r9, r0
 800ae22:	b168      	cbz	r0, 800ae40 <_dtoa_r+0xc8>
 800ae24:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800ae26:	2301      	movs	r3, #1
 800ae28:	6013      	str	r3, [r2, #0]
 800ae2a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800ae2c:	2b00      	cmp	r3, #0
 800ae2e:	f000 8524 	beq.w	800b87a <_dtoa_r+0xb02>
 800ae32:	4b9a      	ldr	r3, [pc, #616]	; (800b09c <_dtoa_r+0x324>)
 800ae34:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800ae36:	f103 3bff 	add.w	fp, r3, #4294967295
 800ae3a:	6013      	str	r3, [r2, #0]
 800ae3c:	f000 bd28 	b.w	800b890 <_dtoa_r+0xb18>
 800ae40:	aa14      	add	r2, sp, #80	; 0x50
 800ae42:	a915      	add	r1, sp, #84	; 0x54
 800ae44:	ec47 6b10 	vmov	d0, r6, r7
 800ae48:	4620      	mov	r0, r4
 800ae4a:	f001 f938 	bl	800c0be <__d2b>
 800ae4e:	f3c8 550a 	ubfx	r5, r8, #20, #11
 800ae52:	9004      	str	r0, [sp, #16]
 800ae54:	2d00      	cmp	r5, #0
 800ae56:	d07c      	beq.n	800af52 <_dtoa_r+0x1da>
 800ae58:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800ae5c:	f043 5b7f 	orr.w	fp, r3, #1069547520	; 0x3fc00000
 800ae60:	46b2      	mov	sl, r6
 800ae62:	f44b 1b40 	orr.w	fp, fp, #3145728	; 0x300000
 800ae66:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 800ae6a:	f8cd 904c 	str.w	r9, [sp, #76]	; 0x4c
 800ae6e:	2200      	movs	r2, #0
 800ae70:	4b8b      	ldr	r3, [pc, #556]	; (800b0a0 <_dtoa_r+0x328>)
 800ae72:	4650      	mov	r0, sl
 800ae74:	4659      	mov	r1, fp
 800ae76:	f7f5 fa0f 	bl	8000298 <__aeabi_dsub>
 800ae7a:	a381      	add	r3, pc, #516	; (adr r3, 800b080 <_dtoa_r+0x308>)
 800ae7c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ae80:	f7f5 fbc2 	bl	8000608 <__aeabi_dmul>
 800ae84:	a380      	add	r3, pc, #512	; (adr r3, 800b088 <_dtoa_r+0x310>)
 800ae86:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ae8a:	f7f5 fa07 	bl	800029c <__adddf3>
 800ae8e:	4606      	mov	r6, r0
 800ae90:	4628      	mov	r0, r5
 800ae92:	460f      	mov	r7, r1
 800ae94:	f7f5 fb4e 	bl	8000534 <__aeabi_i2d>
 800ae98:	a37d      	add	r3, pc, #500	; (adr r3, 800b090 <_dtoa_r+0x318>)
 800ae9a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ae9e:	f7f5 fbb3 	bl	8000608 <__aeabi_dmul>
 800aea2:	4602      	mov	r2, r0
 800aea4:	460b      	mov	r3, r1
 800aea6:	4630      	mov	r0, r6
 800aea8:	4639      	mov	r1, r7
 800aeaa:	f7f5 f9f7 	bl	800029c <__adddf3>
 800aeae:	4606      	mov	r6, r0
 800aeb0:	460f      	mov	r7, r1
 800aeb2:	f7f5 fe59 	bl	8000b68 <__aeabi_d2iz>
 800aeb6:	2200      	movs	r2, #0
 800aeb8:	4682      	mov	sl, r0
 800aeba:	2300      	movs	r3, #0
 800aebc:	4630      	mov	r0, r6
 800aebe:	4639      	mov	r1, r7
 800aec0:	f7f5 fe14 	bl	8000aec <__aeabi_dcmplt>
 800aec4:	b148      	cbz	r0, 800aeda <_dtoa_r+0x162>
 800aec6:	4650      	mov	r0, sl
 800aec8:	f7f5 fb34 	bl	8000534 <__aeabi_i2d>
 800aecc:	4632      	mov	r2, r6
 800aece:	463b      	mov	r3, r7
 800aed0:	f7f5 fe02 	bl	8000ad8 <__aeabi_dcmpeq>
 800aed4:	b908      	cbnz	r0, 800aeda <_dtoa_r+0x162>
 800aed6:	f10a 3aff 	add.w	sl, sl, #4294967295
 800aeda:	f1ba 0f16 	cmp.w	sl, #22
 800aede:	d859      	bhi.n	800af94 <_dtoa_r+0x21c>
 800aee0:	4970      	ldr	r1, [pc, #448]	; (800b0a4 <_dtoa_r+0x32c>)
 800aee2:	eb01 01ca 	add.w	r1, r1, sl, lsl #3
 800aee6:	e9dd 2300 	ldrd	r2, r3, [sp]
 800aeea:	e9d1 0100 	ldrd	r0, r1, [r1]
 800aeee:	f7f5 fe1b 	bl	8000b28 <__aeabi_dcmpgt>
 800aef2:	2800      	cmp	r0, #0
 800aef4:	d050      	beq.n	800af98 <_dtoa_r+0x220>
 800aef6:	f10a 3aff 	add.w	sl, sl, #4294967295
 800aefa:	2300      	movs	r3, #0
 800aefc:	930f      	str	r3, [sp, #60]	; 0x3c
 800aefe:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800af00:	1b5d      	subs	r5, r3, r5
 800af02:	f1b5 0801 	subs.w	r8, r5, #1
 800af06:	bf49      	itett	mi
 800af08:	f1c5 0301 	rsbmi	r3, r5, #1
 800af0c:	2300      	movpl	r3, #0
 800af0e:	9305      	strmi	r3, [sp, #20]
 800af10:	f04f 0800 	movmi.w	r8, #0
 800af14:	bf58      	it	pl
 800af16:	9305      	strpl	r3, [sp, #20]
 800af18:	f1ba 0f00 	cmp.w	sl, #0
 800af1c:	db3e      	blt.n	800af9c <_dtoa_r+0x224>
 800af1e:	2300      	movs	r3, #0
 800af20:	44d0      	add	r8, sl
 800af22:	f8cd a038 	str.w	sl, [sp, #56]	; 0x38
 800af26:	9307      	str	r3, [sp, #28]
 800af28:	9b06      	ldr	r3, [sp, #24]
 800af2a:	2b09      	cmp	r3, #9
 800af2c:	f200 8090 	bhi.w	800b050 <_dtoa_r+0x2d8>
 800af30:	2b05      	cmp	r3, #5
 800af32:	bfc4      	itt	gt
 800af34:	3b04      	subgt	r3, #4
 800af36:	9306      	strgt	r3, [sp, #24]
 800af38:	9b06      	ldr	r3, [sp, #24]
 800af3a:	f1a3 0302 	sub.w	r3, r3, #2
 800af3e:	bfcc      	ite	gt
 800af40:	2500      	movgt	r5, #0
 800af42:	2501      	movle	r5, #1
 800af44:	2b03      	cmp	r3, #3
 800af46:	f200 808f 	bhi.w	800b068 <_dtoa_r+0x2f0>
 800af4a:	e8df f003 	tbb	[pc, r3]
 800af4e:	7f7d      	.short	0x7f7d
 800af50:	7131      	.short	0x7131
 800af52:	e9dd 5314 	ldrd	r5, r3, [sp, #80]	; 0x50
 800af56:	441d      	add	r5, r3
 800af58:	f205 4032 	addw	r0, r5, #1074	; 0x432
 800af5c:	2820      	cmp	r0, #32
 800af5e:	dd13      	ble.n	800af88 <_dtoa_r+0x210>
 800af60:	f1c0 0040 	rsb	r0, r0, #64	; 0x40
 800af64:	9b00      	ldr	r3, [sp, #0]
 800af66:	fa08 f800 	lsl.w	r8, r8, r0
 800af6a:	f205 4012 	addw	r0, r5, #1042	; 0x412
 800af6e:	fa23 f000 	lsr.w	r0, r3, r0
 800af72:	ea48 0000 	orr.w	r0, r8, r0
 800af76:	f7f5 facd 	bl	8000514 <__aeabi_ui2d>
 800af7a:	2301      	movs	r3, #1
 800af7c:	4682      	mov	sl, r0
 800af7e:	f1a1 7bf8 	sub.w	fp, r1, #32505856	; 0x1f00000
 800af82:	3d01      	subs	r5, #1
 800af84:	9313      	str	r3, [sp, #76]	; 0x4c
 800af86:	e772      	b.n	800ae6e <_dtoa_r+0xf6>
 800af88:	9b00      	ldr	r3, [sp, #0]
 800af8a:	f1c0 0020 	rsb	r0, r0, #32
 800af8e:	fa03 f000 	lsl.w	r0, r3, r0
 800af92:	e7f0      	b.n	800af76 <_dtoa_r+0x1fe>
 800af94:	2301      	movs	r3, #1
 800af96:	e7b1      	b.n	800aefc <_dtoa_r+0x184>
 800af98:	900f      	str	r0, [sp, #60]	; 0x3c
 800af9a:	e7b0      	b.n	800aefe <_dtoa_r+0x186>
 800af9c:	9b05      	ldr	r3, [sp, #20]
 800af9e:	eba3 030a 	sub.w	r3, r3, sl
 800afa2:	9305      	str	r3, [sp, #20]
 800afa4:	f1ca 0300 	rsb	r3, sl, #0
 800afa8:	9307      	str	r3, [sp, #28]
 800afaa:	2300      	movs	r3, #0
 800afac:	930e      	str	r3, [sp, #56]	; 0x38
 800afae:	e7bb      	b.n	800af28 <_dtoa_r+0x1b0>
 800afb0:	2301      	movs	r3, #1
 800afb2:	930a      	str	r3, [sp, #40]	; 0x28
 800afb4:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800afb6:	2b00      	cmp	r3, #0
 800afb8:	dd59      	ble.n	800b06e <_dtoa_r+0x2f6>
 800afba:	9302      	str	r3, [sp, #8]
 800afbc:	4699      	mov	r9, r3
 800afbe:	6a66      	ldr	r6, [r4, #36]	; 0x24
 800afc0:	2200      	movs	r2, #0
 800afc2:	6072      	str	r2, [r6, #4]
 800afc4:	2204      	movs	r2, #4
 800afc6:	f102 0014 	add.w	r0, r2, #20
 800afca:	4298      	cmp	r0, r3
 800afcc:	6871      	ldr	r1, [r6, #4]
 800afce:	d953      	bls.n	800b078 <_dtoa_r+0x300>
 800afd0:	4620      	mov	r0, r4
 800afd2:	f000 fde8 	bl	800bba6 <_Balloc>
 800afd6:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800afd8:	6030      	str	r0, [r6, #0]
 800afda:	f1b9 0f0e 	cmp.w	r9, #14
 800afde:	f8d3 b000 	ldr.w	fp, [r3]
 800afe2:	f200 80e6 	bhi.w	800b1b2 <_dtoa_r+0x43a>
 800afe6:	2d00      	cmp	r5, #0
 800afe8:	f000 80e3 	beq.w	800b1b2 <_dtoa_r+0x43a>
 800afec:	ed9d 7b00 	vldr	d7, [sp]
 800aff0:	f1ba 0f00 	cmp.w	sl, #0
 800aff4:	ed8d 7b10 	vstr	d7, [sp, #64]	; 0x40
 800aff8:	dd74      	ble.n	800b0e4 <_dtoa_r+0x36c>
 800affa:	4a2a      	ldr	r2, [pc, #168]	; (800b0a4 <_dtoa_r+0x32c>)
 800affc:	f00a 030f 	and.w	r3, sl, #15
 800b000:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 800b004:	ed93 7b00 	vldr	d7, [r3]
 800b008:	ea4f 162a 	mov.w	r6, sl, asr #4
 800b00c:	06f0      	lsls	r0, r6, #27
 800b00e:	ed8d 7b08 	vstr	d7, [sp, #32]
 800b012:	d565      	bpl.n	800b0e0 <_dtoa_r+0x368>
 800b014:	4b24      	ldr	r3, [pc, #144]	; (800b0a8 <_dtoa_r+0x330>)
 800b016:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800b01a:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800b01e:	f7f5 fc1d 	bl	800085c <__aeabi_ddiv>
 800b022:	e9cd 0100 	strd	r0, r1, [sp]
 800b026:	f006 060f 	and.w	r6, r6, #15
 800b02a:	2503      	movs	r5, #3
 800b02c:	4f1e      	ldr	r7, [pc, #120]	; (800b0a8 <_dtoa_r+0x330>)
 800b02e:	e04c      	b.n	800b0ca <_dtoa_r+0x352>
 800b030:	2301      	movs	r3, #1
 800b032:	930a      	str	r3, [sp, #40]	; 0x28
 800b034:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800b036:	4453      	add	r3, sl
 800b038:	f103 0901 	add.w	r9, r3, #1
 800b03c:	9302      	str	r3, [sp, #8]
 800b03e:	464b      	mov	r3, r9
 800b040:	2b01      	cmp	r3, #1
 800b042:	bfb8      	it	lt
 800b044:	2301      	movlt	r3, #1
 800b046:	e7ba      	b.n	800afbe <_dtoa_r+0x246>
 800b048:	2300      	movs	r3, #0
 800b04a:	e7b2      	b.n	800afb2 <_dtoa_r+0x23a>
 800b04c:	2300      	movs	r3, #0
 800b04e:	e7f0      	b.n	800b032 <_dtoa_r+0x2ba>
 800b050:	2501      	movs	r5, #1
 800b052:	2300      	movs	r3, #0
 800b054:	9306      	str	r3, [sp, #24]
 800b056:	950a      	str	r5, [sp, #40]	; 0x28
 800b058:	f04f 33ff 	mov.w	r3, #4294967295
 800b05c:	9302      	str	r3, [sp, #8]
 800b05e:	4699      	mov	r9, r3
 800b060:	2200      	movs	r2, #0
 800b062:	2312      	movs	r3, #18
 800b064:	920b      	str	r2, [sp, #44]	; 0x2c
 800b066:	e7aa      	b.n	800afbe <_dtoa_r+0x246>
 800b068:	2301      	movs	r3, #1
 800b06a:	930a      	str	r3, [sp, #40]	; 0x28
 800b06c:	e7f4      	b.n	800b058 <_dtoa_r+0x2e0>
 800b06e:	2301      	movs	r3, #1
 800b070:	9302      	str	r3, [sp, #8]
 800b072:	4699      	mov	r9, r3
 800b074:	461a      	mov	r2, r3
 800b076:	e7f5      	b.n	800b064 <_dtoa_r+0x2ec>
 800b078:	3101      	adds	r1, #1
 800b07a:	6071      	str	r1, [r6, #4]
 800b07c:	0052      	lsls	r2, r2, #1
 800b07e:	e7a2      	b.n	800afc6 <_dtoa_r+0x24e>
 800b080:	636f4361 	.word	0x636f4361
 800b084:	3fd287a7 	.word	0x3fd287a7
 800b088:	8b60c8b3 	.word	0x8b60c8b3
 800b08c:	3fc68a28 	.word	0x3fc68a28
 800b090:	509f79fb 	.word	0x509f79fb
 800b094:	3fd34413 	.word	0x3fd34413
 800b098:	7ff00000 	.word	0x7ff00000
 800b09c:	0800d2fd 	.word	0x0800d2fd
 800b0a0:	3ff80000 	.word	0x3ff80000
 800b0a4:	0800d358 	.word	0x0800d358
 800b0a8:	0800d330 	.word	0x0800d330
 800b0ac:	0800d329 	.word	0x0800d329
 800b0b0:	07f1      	lsls	r1, r6, #31
 800b0b2:	d508      	bpl.n	800b0c6 <_dtoa_r+0x34e>
 800b0b4:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800b0b8:	e9d7 2300 	ldrd	r2, r3, [r7]
 800b0bc:	f7f5 faa4 	bl	8000608 <__aeabi_dmul>
 800b0c0:	e9cd 0108 	strd	r0, r1, [sp, #32]
 800b0c4:	3501      	adds	r5, #1
 800b0c6:	1076      	asrs	r6, r6, #1
 800b0c8:	3708      	adds	r7, #8
 800b0ca:	2e00      	cmp	r6, #0
 800b0cc:	d1f0      	bne.n	800b0b0 <_dtoa_r+0x338>
 800b0ce:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800b0d2:	e9dd 0100 	ldrd	r0, r1, [sp]
 800b0d6:	f7f5 fbc1 	bl	800085c <__aeabi_ddiv>
 800b0da:	e9cd 0100 	strd	r0, r1, [sp]
 800b0de:	e01a      	b.n	800b116 <_dtoa_r+0x39e>
 800b0e0:	2502      	movs	r5, #2
 800b0e2:	e7a3      	b.n	800b02c <_dtoa_r+0x2b4>
 800b0e4:	f000 80a0 	beq.w	800b228 <_dtoa_r+0x4b0>
 800b0e8:	f1ca 0600 	rsb	r6, sl, #0
 800b0ec:	4b9f      	ldr	r3, [pc, #636]	; (800b36c <_dtoa_r+0x5f4>)
 800b0ee:	4fa0      	ldr	r7, [pc, #640]	; (800b370 <_dtoa_r+0x5f8>)
 800b0f0:	f006 020f 	and.w	r2, r6, #15
 800b0f4:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800b0f8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b0fc:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800b100:	f7f5 fa82 	bl	8000608 <__aeabi_dmul>
 800b104:	e9cd 0100 	strd	r0, r1, [sp]
 800b108:	1136      	asrs	r6, r6, #4
 800b10a:	2300      	movs	r3, #0
 800b10c:	2502      	movs	r5, #2
 800b10e:	2e00      	cmp	r6, #0
 800b110:	d17f      	bne.n	800b212 <_dtoa_r+0x49a>
 800b112:	2b00      	cmp	r3, #0
 800b114:	d1e1      	bne.n	800b0da <_dtoa_r+0x362>
 800b116:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800b118:	2b00      	cmp	r3, #0
 800b11a:	f000 8087 	beq.w	800b22c <_dtoa_r+0x4b4>
 800b11e:	e9dd 6700 	ldrd	r6, r7, [sp]
 800b122:	2200      	movs	r2, #0
 800b124:	4b93      	ldr	r3, [pc, #588]	; (800b374 <_dtoa_r+0x5fc>)
 800b126:	4630      	mov	r0, r6
 800b128:	4639      	mov	r1, r7
 800b12a:	f7f5 fcdf 	bl	8000aec <__aeabi_dcmplt>
 800b12e:	2800      	cmp	r0, #0
 800b130:	d07c      	beq.n	800b22c <_dtoa_r+0x4b4>
 800b132:	f1b9 0f00 	cmp.w	r9, #0
 800b136:	d079      	beq.n	800b22c <_dtoa_r+0x4b4>
 800b138:	9b02      	ldr	r3, [sp, #8]
 800b13a:	2b00      	cmp	r3, #0
 800b13c:	dd35      	ble.n	800b1aa <_dtoa_r+0x432>
 800b13e:	f10a 33ff 	add.w	r3, sl, #4294967295
 800b142:	9308      	str	r3, [sp, #32]
 800b144:	4639      	mov	r1, r7
 800b146:	2200      	movs	r2, #0
 800b148:	4b8b      	ldr	r3, [pc, #556]	; (800b378 <_dtoa_r+0x600>)
 800b14a:	4630      	mov	r0, r6
 800b14c:	f7f5 fa5c 	bl	8000608 <__aeabi_dmul>
 800b150:	e9cd 0100 	strd	r0, r1, [sp]
 800b154:	9f02      	ldr	r7, [sp, #8]
 800b156:	3501      	adds	r5, #1
 800b158:	4628      	mov	r0, r5
 800b15a:	f7f5 f9eb 	bl	8000534 <__aeabi_i2d>
 800b15e:	e9dd 2300 	ldrd	r2, r3, [sp]
 800b162:	f7f5 fa51 	bl	8000608 <__aeabi_dmul>
 800b166:	2200      	movs	r2, #0
 800b168:	4b84      	ldr	r3, [pc, #528]	; (800b37c <_dtoa_r+0x604>)
 800b16a:	f7f5 f897 	bl	800029c <__adddf3>
 800b16e:	4605      	mov	r5, r0
 800b170:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
 800b174:	2f00      	cmp	r7, #0
 800b176:	d15d      	bne.n	800b234 <_dtoa_r+0x4bc>
 800b178:	2200      	movs	r2, #0
 800b17a:	4b81      	ldr	r3, [pc, #516]	; (800b380 <_dtoa_r+0x608>)
 800b17c:	e9dd 0100 	ldrd	r0, r1, [sp]
 800b180:	f7f5 f88a 	bl	8000298 <__aeabi_dsub>
 800b184:	462a      	mov	r2, r5
 800b186:	4633      	mov	r3, r6
 800b188:	e9cd 0100 	strd	r0, r1, [sp]
 800b18c:	f7f5 fccc 	bl	8000b28 <__aeabi_dcmpgt>
 800b190:	2800      	cmp	r0, #0
 800b192:	f040 8288 	bne.w	800b6a6 <_dtoa_r+0x92e>
 800b196:	462a      	mov	r2, r5
 800b198:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 800b19c:	e9dd 0100 	ldrd	r0, r1, [sp]
 800b1a0:	f7f5 fca4 	bl	8000aec <__aeabi_dcmplt>
 800b1a4:	2800      	cmp	r0, #0
 800b1a6:	f040 827c 	bne.w	800b6a2 <_dtoa_r+0x92a>
 800b1aa:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800b1ae:	e9cd 2300 	strd	r2, r3, [sp]
 800b1b2:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800b1b4:	2b00      	cmp	r3, #0
 800b1b6:	f2c0 8150 	blt.w	800b45a <_dtoa_r+0x6e2>
 800b1ba:	f1ba 0f0e 	cmp.w	sl, #14
 800b1be:	f300 814c 	bgt.w	800b45a <_dtoa_r+0x6e2>
 800b1c2:	4b6a      	ldr	r3, [pc, #424]	; (800b36c <_dtoa_r+0x5f4>)
 800b1c4:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 800b1c8:	ed93 7b00 	vldr	d7, [r3]
 800b1cc:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800b1ce:	2b00      	cmp	r3, #0
 800b1d0:	ed8d 7b02 	vstr	d7, [sp, #8]
 800b1d4:	f280 80d8 	bge.w	800b388 <_dtoa_r+0x610>
 800b1d8:	f1b9 0f00 	cmp.w	r9, #0
 800b1dc:	f300 80d4 	bgt.w	800b388 <_dtoa_r+0x610>
 800b1e0:	f040 825e 	bne.w	800b6a0 <_dtoa_r+0x928>
 800b1e4:	2200      	movs	r2, #0
 800b1e6:	4b66      	ldr	r3, [pc, #408]	; (800b380 <_dtoa_r+0x608>)
 800b1e8:	ec51 0b17 	vmov	r0, r1, d7
 800b1ec:	f7f5 fa0c 	bl	8000608 <__aeabi_dmul>
 800b1f0:	e9dd 2300 	ldrd	r2, r3, [sp]
 800b1f4:	f7f5 fc8e 	bl	8000b14 <__aeabi_dcmpge>
 800b1f8:	464f      	mov	r7, r9
 800b1fa:	464e      	mov	r6, r9
 800b1fc:	2800      	cmp	r0, #0
 800b1fe:	f040 8234 	bne.w	800b66a <_dtoa_r+0x8f2>
 800b202:	2331      	movs	r3, #49	; 0x31
 800b204:	f10b 0501 	add.w	r5, fp, #1
 800b208:	f88b 3000 	strb.w	r3, [fp]
 800b20c:	f10a 0a01 	add.w	sl, sl, #1
 800b210:	e22f      	b.n	800b672 <_dtoa_r+0x8fa>
 800b212:	07f2      	lsls	r2, r6, #31
 800b214:	d505      	bpl.n	800b222 <_dtoa_r+0x4aa>
 800b216:	e9d7 2300 	ldrd	r2, r3, [r7]
 800b21a:	f7f5 f9f5 	bl	8000608 <__aeabi_dmul>
 800b21e:	3501      	adds	r5, #1
 800b220:	2301      	movs	r3, #1
 800b222:	1076      	asrs	r6, r6, #1
 800b224:	3708      	adds	r7, #8
 800b226:	e772      	b.n	800b10e <_dtoa_r+0x396>
 800b228:	2502      	movs	r5, #2
 800b22a:	e774      	b.n	800b116 <_dtoa_r+0x39e>
 800b22c:	f8cd a020 	str.w	sl, [sp, #32]
 800b230:	464f      	mov	r7, r9
 800b232:	e791      	b.n	800b158 <_dtoa_r+0x3e0>
 800b234:	4b4d      	ldr	r3, [pc, #308]	; (800b36c <_dtoa_r+0x5f4>)
 800b236:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800b23a:	e953 0102 	ldrd	r0, r1, [r3, #-8]
 800b23e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b240:	2b00      	cmp	r3, #0
 800b242:	d047      	beq.n	800b2d4 <_dtoa_r+0x55c>
 800b244:	4602      	mov	r2, r0
 800b246:	460b      	mov	r3, r1
 800b248:	2000      	movs	r0, #0
 800b24a:	494e      	ldr	r1, [pc, #312]	; (800b384 <_dtoa_r+0x60c>)
 800b24c:	f7f5 fb06 	bl	800085c <__aeabi_ddiv>
 800b250:	462a      	mov	r2, r5
 800b252:	4633      	mov	r3, r6
 800b254:	f7f5 f820 	bl	8000298 <__aeabi_dsub>
 800b258:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 800b25c:	465d      	mov	r5, fp
 800b25e:	e9dd 0100 	ldrd	r0, r1, [sp]
 800b262:	f7f5 fc81 	bl	8000b68 <__aeabi_d2iz>
 800b266:	4606      	mov	r6, r0
 800b268:	f7f5 f964 	bl	8000534 <__aeabi_i2d>
 800b26c:	4602      	mov	r2, r0
 800b26e:	460b      	mov	r3, r1
 800b270:	e9dd 0100 	ldrd	r0, r1, [sp]
 800b274:	f7f5 f810 	bl	8000298 <__aeabi_dsub>
 800b278:	3630      	adds	r6, #48	; 0x30
 800b27a:	f805 6b01 	strb.w	r6, [r5], #1
 800b27e:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 800b282:	e9cd 0100 	strd	r0, r1, [sp]
 800b286:	f7f5 fc31 	bl	8000aec <__aeabi_dcmplt>
 800b28a:	2800      	cmp	r0, #0
 800b28c:	d163      	bne.n	800b356 <_dtoa_r+0x5de>
 800b28e:	e9dd 2300 	ldrd	r2, r3, [sp]
 800b292:	2000      	movs	r0, #0
 800b294:	4937      	ldr	r1, [pc, #220]	; (800b374 <_dtoa_r+0x5fc>)
 800b296:	f7f4 ffff 	bl	8000298 <__aeabi_dsub>
 800b29a:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 800b29e:	f7f5 fc25 	bl	8000aec <__aeabi_dcmplt>
 800b2a2:	2800      	cmp	r0, #0
 800b2a4:	f040 80b7 	bne.w	800b416 <_dtoa_r+0x69e>
 800b2a8:	eba5 030b 	sub.w	r3, r5, fp
 800b2ac:	429f      	cmp	r7, r3
 800b2ae:	f77f af7c 	ble.w	800b1aa <_dtoa_r+0x432>
 800b2b2:	2200      	movs	r2, #0
 800b2b4:	4b30      	ldr	r3, [pc, #192]	; (800b378 <_dtoa_r+0x600>)
 800b2b6:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800b2ba:	f7f5 f9a5 	bl	8000608 <__aeabi_dmul>
 800b2be:	2200      	movs	r2, #0
 800b2c0:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 800b2c4:	4b2c      	ldr	r3, [pc, #176]	; (800b378 <_dtoa_r+0x600>)
 800b2c6:	e9dd 0100 	ldrd	r0, r1, [sp]
 800b2ca:	f7f5 f99d 	bl	8000608 <__aeabi_dmul>
 800b2ce:	e9cd 0100 	strd	r0, r1, [sp]
 800b2d2:	e7c4      	b.n	800b25e <_dtoa_r+0x4e6>
 800b2d4:	462a      	mov	r2, r5
 800b2d6:	4633      	mov	r3, r6
 800b2d8:	f7f5 f996 	bl	8000608 <__aeabi_dmul>
 800b2dc:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 800b2e0:	eb0b 0507 	add.w	r5, fp, r7
 800b2e4:	465e      	mov	r6, fp
 800b2e6:	e9dd 0100 	ldrd	r0, r1, [sp]
 800b2ea:	f7f5 fc3d 	bl	8000b68 <__aeabi_d2iz>
 800b2ee:	4607      	mov	r7, r0
 800b2f0:	f7f5 f920 	bl	8000534 <__aeabi_i2d>
 800b2f4:	3730      	adds	r7, #48	; 0x30
 800b2f6:	4602      	mov	r2, r0
 800b2f8:	460b      	mov	r3, r1
 800b2fa:	e9dd 0100 	ldrd	r0, r1, [sp]
 800b2fe:	f7f4 ffcb 	bl	8000298 <__aeabi_dsub>
 800b302:	f806 7b01 	strb.w	r7, [r6], #1
 800b306:	42ae      	cmp	r6, r5
 800b308:	e9cd 0100 	strd	r0, r1, [sp]
 800b30c:	f04f 0200 	mov.w	r2, #0
 800b310:	d126      	bne.n	800b360 <_dtoa_r+0x5e8>
 800b312:	4b1c      	ldr	r3, [pc, #112]	; (800b384 <_dtoa_r+0x60c>)
 800b314:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800b318:	f7f4 ffc0 	bl	800029c <__adddf3>
 800b31c:	4602      	mov	r2, r0
 800b31e:	460b      	mov	r3, r1
 800b320:	e9dd 0100 	ldrd	r0, r1, [sp]
 800b324:	f7f5 fc00 	bl	8000b28 <__aeabi_dcmpgt>
 800b328:	2800      	cmp	r0, #0
 800b32a:	d174      	bne.n	800b416 <_dtoa_r+0x69e>
 800b32c:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 800b330:	2000      	movs	r0, #0
 800b332:	4914      	ldr	r1, [pc, #80]	; (800b384 <_dtoa_r+0x60c>)
 800b334:	f7f4 ffb0 	bl	8000298 <__aeabi_dsub>
 800b338:	4602      	mov	r2, r0
 800b33a:	460b      	mov	r3, r1
 800b33c:	e9dd 0100 	ldrd	r0, r1, [sp]
 800b340:	f7f5 fbd4 	bl	8000aec <__aeabi_dcmplt>
 800b344:	2800      	cmp	r0, #0
 800b346:	f43f af30 	beq.w	800b1aa <_dtoa_r+0x432>
 800b34a:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800b34e:	2b30      	cmp	r3, #48	; 0x30
 800b350:	f105 32ff 	add.w	r2, r5, #4294967295
 800b354:	d002      	beq.n	800b35c <_dtoa_r+0x5e4>
 800b356:	f8dd a020 	ldr.w	sl, [sp, #32]
 800b35a:	e04a      	b.n	800b3f2 <_dtoa_r+0x67a>
 800b35c:	4615      	mov	r5, r2
 800b35e:	e7f4      	b.n	800b34a <_dtoa_r+0x5d2>
 800b360:	4b05      	ldr	r3, [pc, #20]	; (800b378 <_dtoa_r+0x600>)
 800b362:	f7f5 f951 	bl	8000608 <__aeabi_dmul>
 800b366:	e9cd 0100 	strd	r0, r1, [sp]
 800b36a:	e7bc      	b.n	800b2e6 <_dtoa_r+0x56e>
 800b36c:	0800d358 	.word	0x0800d358
 800b370:	0800d330 	.word	0x0800d330
 800b374:	3ff00000 	.word	0x3ff00000
 800b378:	40240000 	.word	0x40240000
 800b37c:	401c0000 	.word	0x401c0000
 800b380:	40140000 	.word	0x40140000
 800b384:	3fe00000 	.word	0x3fe00000
 800b388:	e9dd 6700 	ldrd	r6, r7, [sp]
 800b38c:	465d      	mov	r5, fp
 800b38e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800b392:	4630      	mov	r0, r6
 800b394:	4639      	mov	r1, r7
 800b396:	f7f5 fa61 	bl	800085c <__aeabi_ddiv>
 800b39a:	f7f5 fbe5 	bl	8000b68 <__aeabi_d2iz>
 800b39e:	4680      	mov	r8, r0
 800b3a0:	f7f5 f8c8 	bl	8000534 <__aeabi_i2d>
 800b3a4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800b3a8:	f7f5 f92e 	bl	8000608 <__aeabi_dmul>
 800b3ac:	4602      	mov	r2, r0
 800b3ae:	460b      	mov	r3, r1
 800b3b0:	4630      	mov	r0, r6
 800b3b2:	4639      	mov	r1, r7
 800b3b4:	f108 0630 	add.w	r6, r8, #48	; 0x30
 800b3b8:	f7f4 ff6e 	bl	8000298 <__aeabi_dsub>
 800b3bc:	f805 6b01 	strb.w	r6, [r5], #1
 800b3c0:	eba5 060b 	sub.w	r6, r5, fp
 800b3c4:	45b1      	cmp	r9, r6
 800b3c6:	4602      	mov	r2, r0
 800b3c8:	460b      	mov	r3, r1
 800b3ca:	d139      	bne.n	800b440 <_dtoa_r+0x6c8>
 800b3cc:	f7f4 ff66 	bl	800029c <__adddf3>
 800b3d0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800b3d4:	4606      	mov	r6, r0
 800b3d6:	460f      	mov	r7, r1
 800b3d8:	f7f5 fba6 	bl	8000b28 <__aeabi_dcmpgt>
 800b3dc:	b9c8      	cbnz	r0, 800b412 <_dtoa_r+0x69a>
 800b3de:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800b3e2:	4630      	mov	r0, r6
 800b3e4:	4639      	mov	r1, r7
 800b3e6:	f7f5 fb77 	bl	8000ad8 <__aeabi_dcmpeq>
 800b3ea:	b110      	cbz	r0, 800b3f2 <_dtoa_r+0x67a>
 800b3ec:	f018 0f01 	tst.w	r8, #1
 800b3f0:	d10f      	bne.n	800b412 <_dtoa_r+0x69a>
 800b3f2:	9904      	ldr	r1, [sp, #16]
 800b3f4:	4620      	mov	r0, r4
 800b3f6:	f000 fc0a 	bl	800bc0e <_Bfree>
 800b3fa:	2300      	movs	r3, #0
 800b3fc:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800b3fe:	702b      	strb	r3, [r5, #0]
 800b400:	f10a 0301 	add.w	r3, sl, #1
 800b404:	6013      	str	r3, [r2, #0]
 800b406:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800b408:	2b00      	cmp	r3, #0
 800b40a:	f000 8241 	beq.w	800b890 <_dtoa_r+0xb18>
 800b40e:	601d      	str	r5, [r3, #0]
 800b410:	e23e      	b.n	800b890 <_dtoa_r+0xb18>
 800b412:	f8cd a020 	str.w	sl, [sp, #32]
 800b416:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 800b41a:	2a39      	cmp	r2, #57	; 0x39
 800b41c:	f105 33ff 	add.w	r3, r5, #4294967295
 800b420:	d108      	bne.n	800b434 <_dtoa_r+0x6bc>
 800b422:	459b      	cmp	fp, r3
 800b424:	d10a      	bne.n	800b43c <_dtoa_r+0x6c4>
 800b426:	9b08      	ldr	r3, [sp, #32]
 800b428:	3301      	adds	r3, #1
 800b42a:	9308      	str	r3, [sp, #32]
 800b42c:	2330      	movs	r3, #48	; 0x30
 800b42e:	f88b 3000 	strb.w	r3, [fp]
 800b432:	465b      	mov	r3, fp
 800b434:	781a      	ldrb	r2, [r3, #0]
 800b436:	3201      	adds	r2, #1
 800b438:	701a      	strb	r2, [r3, #0]
 800b43a:	e78c      	b.n	800b356 <_dtoa_r+0x5de>
 800b43c:	461d      	mov	r5, r3
 800b43e:	e7ea      	b.n	800b416 <_dtoa_r+0x69e>
 800b440:	2200      	movs	r2, #0
 800b442:	4b9b      	ldr	r3, [pc, #620]	; (800b6b0 <_dtoa_r+0x938>)
 800b444:	f7f5 f8e0 	bl	8000608 <__aeabi_dmul>
 800b448:	2200      	movs	r2, #0
 800b44a:	2300      	movs	r3, #0
 800b44c:	4606      	mov	r6, r0
 800b44e:	460f      	mov	r7, r1
 800b450:	f7f5 fb42 	bl	8000ad8 <__aeabi_dcmpeq>
 800b454:	2800      	cmp	r0, #0
 800b456:	d09a      	beq.n	800b38e <_dtoa_r+0x616>
 800b458:	e7cb      	b.n	800b3f2 <_dtoa_r+0x67a>
 800b45a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800b45c:	2a00      	cmp	r2, #0
 800b45e:	f000 808b 	beq.w	800b578 <_dtoa_r+0x800>
 800b462:	9a06      	ldr	r2, [sp, #24]
 800b464:	2a01      	cmp	r2, #1
 800b466:	dc6e      	bgt.n	800b546 <_dtoa_r+0x7ce>
 800b468:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800b46a:	2a00      	cmp	r2, #0
 800b46c:	d067      	beq.n	800b53e <_dtoa_r+0x7c6>
 800b46e:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800b472:	9f07      	ldr	r7, [sp, #28]
 800b474:	9d05      	ldr	r5, [sp, #20]
 800b476:	9a05      	ldr	r2, [sp, #20]
 800b478:	2101      	movs	r1, #1
 800b47a:	441a      	add	r2, r3
 800b47c:	4620      	mov	r0, r4
 800b47e:	9205      	str	r2, [sp, #20]
 800b480:	4498      	add	r8, r3
 800b482:	f000 fc64 	bl	800bd4e <__i2b>
 800b486:	4606      	mov	r6, r0
 800b488:	2d00      	cmp	r5, #0
 800b48a:	dd0c      	ble.n	800b4a6 <_dtoa_r+0x72e>
 800b48c:	f1b8 0f00 	cmp.w	r8, #0
 800b490:	dd09      	ble.n	800b4a6 <_dtoa_r+0x72e>
 800b492:	4545      	cmp	r5, r8
 800b494:	9a05      	ldr	r2, [sp, #20]
 800b496:	462b      	mov	r3, r5
 800b498:	bfa8      	it	ge
 800b49a:	4643      	movge	r3, r8
 800b49c:	1ad2      	subs	r2, r2, r3
 800b49e:	9205      	str	r2, [sp, #20]
 800b4a0:	1aed      	subs	r5, r5, r3
 800b4a2:	eba8 0803 	sub.w	r8, r8, r3
 800b4a6:	9b07      	ldr	r3, [sp, #28]
 800b4a8:	b1eb      	cbz	r3, 800b4e6 <_dtoa_r+0x76e>
 800b4aa:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b4ac:	2b00      	cmp	r3, #0
 800b4ae:	d067      	beq.n	800b580 <_dtoa_r+0x808>
 800b4b0:	b18f      	cbz	r7, 800b4d6 <_dtoa_r+0x75e>
 800b4b2:	4631      	mov	r1, r6
 800b4b4:	463a      	mov	r2, r7
 800b4b6:	4620      	mov	r0, r4
 800b4b8:	f000 fce8 	bl	800be8c <__pow5mult>
 800b4bc:	9a04      	ldr	r2, [sp, #16]
 800b4be:	4601      	mov	r1, r0
 800b4c0:	4606      	mov	r6, r0
 800b4c2:	4620      	mov	r0, r4
 800b4c4:	f000 fc4c 	bl	800bd60 <__multiply>
 800b4c8:	9904      	ldr	r1, [sp, #16]
 800b4ca:	9008      	str	r0, [sp, #32]
 800b4cc:	4620      	mov	r0, r4
 800b4ce:	f000 fb9e 	bl	800bc0e <_Bfree>
 800b4d2:	9b08      	ldr	r3, [sp, #32]
 800b4d4:	9304      	str	r3, [sp, #16]
 800b4d6:	9b07      	ldr	r3, [sp, #28]
 800b4d8:	1bda      	subs	r2, r3, r7
 800b4da:	d004      	beq.n	800b4e6 <_dtoa_r+0x76e>
 800b4dc:	9904      	ldr	r1, [sp, #16]
 800b4de:	4620      	mov	r0, r4
 800b4e0:	f000 fcd4 	bl	800be8c <__pow5mult>
 800b4e4:	9004      	str	r0, [sp, #16]
 800b4e6:	2101      	movs	r1, #1
 800b4e8:	4620      	mov	r0, r4
 800b4ea:	f000 fc30 	bl	800bd4e <__i2b>
 800b4ee:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800b4f0:	4607      	mov	r7, r0
 800b4f2:	2b00      	cmp	r3, #0
 800b4f4:	f000 81d0 	beq.w	800b898 <_dtoa_r+0xb20>
 800b4f8:	461a      	mov	r2, r3
 800b4fa:	4601      	mov	r1, r0
 800b4fc:	4620      	mov	r0, r4
 800b4fe:	f000 fcc5 	bl	800be8c <__pow5mult>
 800b502:	9b06      	ldr	r3, [sp, #24]
 800b504:	2b01      	cmp	r3, #1
 800b506:	4607      	mov	r7, r0
 800b508:	dc40      	bgt.n	800b58c <_dtoa_r+0x814>
 800b50a:	9b00      	ldr	r3, [sp, #0]
 800b50c:	2b00      	cmp	r3, #0
 800b50e:	d139      	bne.n	800b584 <_dtoa_r+0x80c>
 800b510:	9b01      	ldr	r3, [sp, #4]
 800b512:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800b516:	2b00      	cmp	r3, #0
 800b518:	d136      	bne.n	800b588 <_dtoa_r+0x810>
 800b51a:	9b01      	ldr	r3, [sp, #4]
 800b51c:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800b520:	0d1b      	lsrs	r3, r3, #20
 800b522:	051b      	lsls	r3, r3, #20
 800b524:	b12b      	cbz	r3, 800b532 <_dtoa_r+0x7ba>
 800b526:	9b05      	ldr	r3, [sp, #20]
 800b528:	3301      	adds	r3, #1
 800b52a:	9305      	str	r3, [sp, #20]
 800b52c:	f108 0801 	add.w	r8, r8, #1
 800b530:	2301      	movs	r3, #1
 800b532:	9307      	str	r3, [sp, #28]
 800b534:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800b536:	2b00      	cmp	r3, #0
 800b538:	d12a      	bne.n	800b590 <_dtoa_r+0x818>
 800b53a:	2001      	movs	r0, #1
 800b53c:	e030      	b.n	800b5a0 <_dtoa_r+0x828>
 800b53e:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800b540:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800b544:	e795      	b.n	800b472 <_dtoa_r+0x6fa>
 800b546:	9b07      	ldr	r3, [sp, #28]
 800b548:	f109 37ff 	add.w	r7, r9, #4294967295
 800b54c:	42bb      	cmp	r3, r7
 800b54e:	bfbf      	itttt	lt
 800b550:	9b07      	ldrlt	r3, [sp, #28]
 800b552:	9707      	strlt	r7, [sp, #28]
 800b554:	1afa      	sublt	r2, r7, r3
 800b556:	9b0e      	ldrlt	r3, [sp, #56]	; 0x38
 800b558:	bfbb      	ittet	lt
 800b55a:	189b      	addlt	r3, r3, r2
 800b55c:	930e      	strlt	r3, [sp, #56]	; 0x38
 800b55e:	1bdf      	subge	r7, r3, r7
 800b560:	2700      	movlt	r7, #0
 800b562:	f1b9 0f00 	cmp.w	r9, #0
 800b566:	bfb5      	itete	lt
 800b568:	9b05      	ldrlt	r3, [sp, #20]
 800b56a:	9d05      	ldrge	r5, [sp, #20]
 800b56c:	eba3 0509 	sublt.w	r5, r3, r9
 800b570:	464b      	movge	r3, r9
 800b572:	bfb8      	it	lt
 800b574:	2300      	movlt	r3, #0
 800b576:	e77e      	b.n	800b476 <_dtoa_r+0x6fe>
 800b578:	9f07      	ldr	r7, [sp, #28]
 800b57a:	9d05      	ldr	r5, [sp, #20]
 800b57c:	9e0a      	ldr	r6, [sp, #40]	; 0x28
 800b57e:	e783      	b.n	800b488 <_dtoa_r+0x710>
 800b580:	9a07      	ldr	r2, [sp, #28]
 800b582:	e7ab      	b.n	800b4dc <_dtoa_r+0x764>
 800b584:	2300      	movs	r3, #0
 800b586:	e7d4      	b.n	800b532 <_dtoa_r+0x7ba>
 800b588:	9b00      	ldr	r3, [sp, #0]
 800b58a:	e7d2      	b.n	800b532 <_dtoa_r+0x7ba>
 800b58c:	2300      	movs	r3, #0
 800b58e:	9307      	str	r3, [sp, #28]
 800b590:	693b      	ldr	r3, [r7, #16]
 800b592:	eb07 0383 	add.w	r3, r7, r3, lsl #2
 800b596:	6918      	ldr	r0, [r3, #16]
 800b598:	f000 fb8b 	bl	800bcb2 <__hi0bits>
 800b59c:	f1c0 0020 	rsb	r0, r0, #32
 800b5a0:	4440      	add	r0, r8
 800b5a2:	f010 001f 	ands.w	r0, r0, #31
 800b5a6:	d047      	beq.n	800b638 <_dtoa_r+0x8c0>
 800b5a8:	f1c0 0320 	rsb	r3, r0, #32
 800b5ac:	2b04      	cmp	r3, #4
 800b5ae:	dd3b      	ble.n	800b628 <_dtoa_r+0x8b0>
 800b5b0:	9b05      	ldr	r3, [sp, #20]
 800b5b2:	f1c0 001c 	rsb	r0, r0, #28
 800b5b6:	4403      	add	r3, r0
 800b5b8:	9305      	str	r3, [sp, #20]
 800b5ba:	4405      	add	r5, r0
 800b5bc:	4480      	add	r8, r0
 800b5be:	9b05      	ldr	r3, [sp, #20]
 800b5c0:	2b00      	cmp	r3, #0
 800b5c2:	dd05      	ble.n	800b5d0 <_dtoa_r+0x858>
 800b5c4:	461a      	mov	r2, r3
 800b5c6:	9904      	ldr	r1, [sp, #16]
 800b5c8:	4620      	mov	r0, r4
 800b5ca:	f000 fcad 	bl	800bf28 <__lshift>
 800b5ce:	9004      	str	r0, [sp, #16]
 800b5d0:	f1b8 0f00 	cmp.w	r8, #0
 800b5d4:	dd05      	ble.n	800b5e2 <_dtoa_r+0x86a>
 800b5d6:	4639      	mov	r1, r7
 800b5d8:	4642      	mov	r2, r8
 800b5da:	4620      	mov	r0, r4
 800b5dc:	f000 fca4 	bl	800bf28 <__lshift>
 800b5e0:	4607      	mov	r7, r0
 800b5e2:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800b5e4:	b353      	cbz	r3, 800b63c <_dtoa_r+0x8c4>
 800b5e6:	4639      	mov	r1, r7
 800b5e8:	9804      	ldr	r0, [sp, #16]
 800b5ea:	f000 fcf1 	bl	800bfd0 <__mcmp>
 800b5ee:	2800      	cmp	r0, #0
 800b5f0:	da24      	bge.n	800b63c <_dtoa_r+0x8c4>
 800b5f2:	2300      	movs	r3, #0
 800b5f4:	220a      	movs	r2, #10
 800b5f6:	9904      	ldr	r1, [sp, #16]
 800b5f8:	4620      	mov	r0, r4
 800b5fa:	f000 fb1f 	bl	800bc3c <__multadd>
 800b5fe:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b600:	9004      	str	r0, [sp, #16]
 800b602:	f10a 3aff 	add.w	sl, sl, #4294967295
 800b606:	2b00      	cmp	r3, #0
 800b608:	f000 814d 	beq.w	800b8a6 <_dtoa_r+0xb2e>
 800b60c:	2300      	movs	r3, #0
 800b60e:	4631      	mov	r1, r6
 800b610:	220a      	movs	r2, #10
 800b612:	4620      	mov	r0, r4
 800b614:	f000 fb12 	bl	800bc3c <__multadd>
 800b618:	9b02      	ldr	r3, [sp, #8]
 800b61a:	2b00      	cmp	r3, #0
 800b61c:	4606      	mov	r6, r0
 800b61e:	dc4f      	bgt.n	800b6c0 <_dtoa_r+0x948>
 800b620:	9b06      	ldr	r3, [sp, #24]
 800b622:	2b02      	cmp	r3, #2
 800b624:	dd4c      	ble.n	800b6c0 <_dtoa_r+0x948>
 800b626:	e011      	b.n	800b64c <_dtoa_r+0x8d4>
 800b628:	d0c9      	beq.n	800b5be <_dtoa_r+0x846>
 800b62a:	9a05      	ldr	r2, [sp, #20]
 800b62c:	331c      	adds	r3, #28
 800b62e:	441a      	add	r2, r3
 800b630:	9205      	str	r2, [sp, #20]
 800b632:	441d      	add	r5, r3
 800b634:	4498      	add	r8, r3
 800b636:	e7c2      	b.n	800b5be <_dtoa_r+0x846>
 800b638:	4603      	mov	r3, r0
 800b63a:	e7f6      	b.n	800b62a <_dtoa_r+0x8b2>
 800b63c:	f1b9 0f00 	cmp.w	r9, #0
 800b640:	dc38      	bgt.n	800b6b4 <_dtoa_r+0x93c>
 800b642:	9b06      	ldr	r3, [sp, #24]
 800b644:	2b02      	cmp	r3, #2
 800b646:	dd35      	ble.n	800b6b4 <_dtoa_r+0x93c>
 800b648:	f8cd 9008 	str.w	r9, [sp, #8]
 800b64c:	9b02      	ldr	r3, [sp, #8]
 800b64e:	b963      	cbnz	r3, 800b66a <_dtoa_r+0x8f2>
 800b650:	4639      	mov	r1, r7
 800b652:	2205      	movs	r2, #5
 800b654:	4620      	mov	r0, r4
 800b656:	f000 faf1 	bl	800bc3c <__multadd>
 800b65a:	4601      	mov	r1, r0
 800b65c:	4607      	mov	r7, r0
 800b65e:	9804      	ldr	r0, [sp, #16]
 800b660:	f000 fcb6 	bl	800bfd0 <__mcmp>
 800b664:	2800      	cmp	r0, #0
 800b666:	f73f adcc 	bgt.w	800b202 <_dtoa_r+0x48a>
 800b66a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800b66c:	465d      	mov	r5, fp
 800b66e:	ea6f 0a03 	mvn.w	sl, r3
 800b672:	f04f 0900 	mov.w	r9, #0
 800b676:	4639      	mov	r1, r7
 800b678:	4620      	mov	r0, r4
 800b67a:	f000 fac8 	bl	800bc0e <_Bfree>
 800b67e:	2e00      	cmp	r6, #0
 800b680:	f43f aeb7 	beq.w	800b3f2 <_dtoa_r+0x67a>
 800b684:	f1b9 0f00 	cmp.w	r9, #0
 800b688:	d005      	beq.n	800b696 <_dtoa_r+0x91e>
 800b68a:	45b1      	cmp	r9, r6
 800b68c:	d003      	beq.n	800b696 <_dtoa_r+0x91e>
 800b68e:	4649      	mov	r1, r9
 800b690:	4620      	mov	r0, r4
 800b692:	f000 fabc 	bl	800bc0e <_Bfree>
 800b696:	4631      	mov	r1, r6
 800b698:	4620      	mov	r0, r4
 800b69a:	f000 fab8 	bl	800bc0e <_Bfree>
 800b69e:	e6a8      	b.n	800b3f2 <_dtoa_r+0x67a>
 800b6a0:	2700      	movs	r7, #0
 800b6a2:	463e      	mov	r6, r7
 800b6a4:	e7e1      	b.n	800b66a <_dtoa_r+0x8f2>
 800b6a6:	f8dd a020 	ldr.w	sl, [sp, #32]
 800b6aa:	463e      	mov	r6, r7
 800b6ac:	e5a9      	b.n	800b202 <_dtoa_r+0x48a>
 800b6ae:	bf00      	nop
 800b6b0:	40240000 	.word	0x40240000
 800b6b4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b6b6:	f8cd 9008 	str.w	r9, [sp, #8]
 800b6ba:	2b00      	cmp	r3, #0
 800b6bc:	f000 80fa 	beq.w	800b8b4 <_dtoa_r+0xb3c>
 800b6c0:	2d00      	cmp	r5, #0
 800b6c2:	dd05      	ble.n	800b6d0 <_dtoa_r+0x958>
 800b6c4:	4631      	mov	r1, r6
 800b6c6:	462a      	mov	r2, r5
 800b6c8:	4620      	mov	r0, r4
 800b6ca:	f000 fc2d 	bl	800bf28 <__lshift>
 800b6ce:	4606      	mov	r6, r0
 800b6d0:	9b07      	ldr	r3, [sp, #28]
 800b6d2:	2b00      	cmp	r3, #0
 800b6d4:	d04c      	beq.n	800b770 <_dtoa_r+0x9f8>
 800b6d6:	6871      	ldr	r1, [r6, #4]
 800b6d8:	4620      	mov	r0, r4
 800b6da:	f000 fa64 	bl	800bba6 <_Balloc>
 800b6de:	6932      	ldr	r2, [r6, #16]
 800b6e0:	3202      	adds	r2, #2
 800b6e2:	4605      	mov	r5, r0
 800b6e4:	0092      	lsls	r2, r2, #2
 800b6e6:	f106 010c 	add.w	r1, r6, #12
 800b6ea:	300c      	adds	r0, #12
 800b6ec:	f000 fa50 	bl	800bb90 <memcpy>
 800b6f0:	2201      	movs	r2, #1
 800b6f2:	4629      	mov	r1, r5
 800b6f4:	4620      	mov	r0, r4
 800b6f6:	f000 fc17 	bl	800bf28 <__lshift>
 800b6fa:	9b00      	ldr	r3, [sp, #0]
 800b6fc:	f8cd b014 	str.w	fp, [sp, #20]
 800b700:	f003 0301 	and.w	r3, r3, #1
 800b704:	46b1      	mov	r9, r6
 800b706:	9307      	str	r3, [sp, #28]
 800b708:	4606      	mov	r6, r0
 800b70a:	4639      	mov	r1, r7
 800b70c:	9804      	ldr	r0, [sp, #16]
 800b70e:	f7ff faa7 	bl	800ac60 <quorem>
 800b712:	4649      	mov	r1, r9
 800b714:	4605      	mov	r5, r0
 800b716:	f100 0830 	add.w	r8, r0, #48	; 0x30
 800b71a:	9804      	ldr	r0, [sp, #16]
 800b71c:	f000 fc58 	bl	800bfd0 <__mcmp>
 800b720:	4632      	mov	r2, r6
 800b722:	9000      	str	r0, [sp, #0]
 800b724:	4639      	mov	r1, r7
 800b726:	4620      	mov	r0, r4
 800b728:	f000 fc6c 	bl	800c004 <__mdiff>
 800b72c:	68c3      	ldr	r3, [r0, #12]
 800b72e:	4602      	mov	r2, r0
 800b730:	bb03      	cbnz	r3, 800b774 <_dtoa_r+0x9fc>
 800b732:	4601      	mov	r1, r0
 800b734:	9008      	str	r0, [sp, #32]
 800b736:	9804      	ldr	r0, [sp, #16]
 800b738:	f000 fc4a 	bl	800bfd0 <__mcmp>
 800b73c:	9a08      	ldr	r2, [sp, #32]
 800b73e:	4603      	mov	r3, r0
 800b740:	4611      	mov	r1, r2
 800b742:	4620      	mov	r0, r4
 800b744:	9308      	str	r3, [sp, #32]
 800b746:	f000 fa62 	bl	800bc0e <_Bfree>
 800b74a:	9b08      	ldr	r3, [sp, #32]
 800b74c:	b9a3      	cbnz	r3, 800b778 <_dtoa_r+0xa00>
 800b74e:	9a06      	ldr	r2, [sp, #24]
 800b750:	b992      	cbnz	r2, 800b778 <_dtoa_r+0xa00>
 800b752:	9a07      	ldr	r2, [sp, #28]
 800b754:	b982      	cbnz	r2, 800b778 <_dtoa_r+0xa00>
 800b756:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 800b75a:	d029      	beq.n	800b7b0 <_dtoa_r+0xa38>
 800b75c:	9b00      	ldr	r3, [sp, #0]
 800b75e:	2b00      	cmp	r3, #0
 800b760:	dd01      	ble.n	800b766 <_dtoa_r+0x9ee>
 800b762:	f105 0831 	add.w	r8, r5, #49	; 0x31
 800b766:	9b05      	ldr	r3, [sp, #20]
 800b768:	1c5d      	adds	r5, r3, #1
 800b76a:	f883 8000 	strb.w	r8, [r3]
 800b76e:	e782      	b.n	800b676 <_dtoa_r+0x8fe>
 800b770:	4630      	mov	r0, r6
 800b772:	e7c2      	b.n	800b6fa <_dtoa_r+0x982>
 800b774:	2301      	movs	r3, #1
 800b776:	e7e3      	b.n	800b740 <_dtoa_r+0x9c8>
 800b778:	9a00      	ldr	r2, [sp, #0]
 800b77a:	2a00      	cmp	r2, #0
 800b77c:	db04      	blt.n	800b788 <_dtoa_r+0xa10>
 800b77e:	d125      	bne.n	800b7cc <_dtoa_r+0xa54>
 800b780:	9a06      	ldr	r2, [sp, #24]
 800b782:	bb1a      	cbnz	r2, 800b7cc <_dtoa_r+0xa54>
 800b784:	9a07      	ldr	r2, [sp, #28]
 800b786:	bb0a      	cbnz	r2, 800b7cc <_dtoa_r+0xa54>
 800b788:	2b00      	cmp	r3, #0
 800b78a:	ddec      	ble.n	800b766 <_dtoa_r+0x9ee>
 800b78c:	2201      	movs	r2, #1
 800b78e:	9904      	ldr	r1, [sp, #16]
 800b790:	4620      	mov	r0, r4
 800b792:	f000 fbc9 	bl	800bf28 <__lshift>
 800b796:	4639      	mov	r1, r7
 800b798:	9004      	str	r0, [sp, #16]
 800b79a:	f000 fc19 	bl	800bfd0 <__mcmp>
 800b79e:	2800      	cmp	r0, #0
 800b7a0:	dc03      	bgt.n	800b7aa <_dtoa_r+0xa32>
 800b7a2:	d1e0      	bne.n	800b766 <_dtoa_r+0x9ee>
 800b7a4:	f018 0f01 	tst.w	r8, #1
 800b7a8:	d0dd      	beq.n	800b766 <_dtoa_r+0x9ee>
 800b7aa:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 800b7ae:	d1d8      	bne.n	800b762 <_dtoa_r+0x9ea>
 800b7b0:	9b05      	ldr	r3, [sp, #20]
 800b7b2:	9a05      	ldr	r2, [sp, #20]
 800b7b4:	1c5d      	adds	r5, r3, #1
 800b7b6:	2339      	movs	r3, #57	; 0x39
 800b7b8:	7013      	strb	r3, [r2, #0]
 800b7ba:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800b7be:	2b39      	cmp	r3, #57	; 0x39
 800b7c0:	f105 32ff 	add.w	r2, r5, #4294967295
 800b7c4:	d04f      	beq.n	800b866 <_dtoa_r+0xaee>
 800b7c6:	3301      	adds	r3, #1
 800b7c8:	7013      	strb	r3, [r2, #0]
 800b7ca:	e754      	b.n	800b676 <_dtoa_r+0x8fe>
 800b7cc:	9a05      	ldr	r2, [sp, #20]
 800b7ce:	2b00      	cmp	r3, #0
 800b7d0:	f102 0501 	add.w	r5, r2, #1
 800b7d4:	dd06      	ble.n	800b7e4 <_dtoa_r+0xa6c>
 800b7d6:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 800b7da:	d0e9      	beq.n	800b7b0 <_dtoa_r+0xa38>
 800b7dc:	f108 0801 	add.w	r8, r8, #1
 800b7e0:	9b05      	ldr	r3, [sp, #20]
 800b7e2:	e7c2      	b.n	800b76a <_dtoa_r+0x9f2>
 800b7e4:	9a02      	ldr	r2, [sp, #8]
 800b7e6:	f805 8c01 	strb.w	r8, [r5, #-1]
 800b7ea:	eba5 030b 	sub.w	r3, r5, fp
 800b7ee:	4293      	cmp	r3, r2
 800b7f0:	d021      	beq.n	800b836 <_dtoa_r+0xabe>
 800b7f2:	2300      	movs	r3, #0
 800b7f4:	220a      	movs	r2, #10
 800b7f6:	9904      	ldr	r1, [sp, #16]
 800b7f8:	4620      	mov	r0, r4
 800b7fa:	f000 fa1f 	bl	800bc3c <__multadd>
 800b7fe:	45b1      	cmp	r9, r6
 800b800:	9004      	str	r0, [sp, #16]
 800b802:	f04f 0300 	mov.w	r3, #0
 800b806:	f04f 020a 	mov.w	r2, #10
 800b80a:	4649      	mov	r1, r9
 800b80c:	4620      	mov	r0, r4
 800b80e:	d105      	bne.n	800b81c <_dtoa_r+0xaa4>
 800b810:	f000 fa14 	bl	800bc3c <__multadd>
 800b814:	4681      	mov	r9, r0
 800b816:	4606      	mov	r6, r0
 800b818:	9505      	str	r5, [sp, #20]
 800b81a:	e776      	b.n	800b70a <_dtoa_r+0x992>
 800b81c:	f000 fa0e 	bl	800bc3c <__multadd>
 800b820:	4631      	mov	r1, r6
 800b822:	4681      	mov	r9, r0
 800b824:	2300      	movs	r3, #0
 800b826:	220a      	movs	r2, #10
 800b828:	4620      	mov	r0, r4
 800b82a:	f000 fa07 	bl	800bc3c <__multadd>
 800b82e:	4606      	mov	r6, r0
 800b830:	e7f2      	b.n	800b818 <_dtoa_r+0xaa0>
 800b832:	f04f 0900 	mov.w	r9, #0
 800b836:	2201      	movs	r2, #1
 800b838:	9904      	ldr	r1, [sp, #16]
 800b83a:	4620      	mov	r0, r4
 800b83c:	f000 fb74 	bl	800bf28 <__lshift>
 800b840:	4639      	mov	r1, r7
 800b842:	9004      	str	r0, [sp, #16]
 800b844:	f000 fbc4 	bl	800bfd0 <__mcmp>
 800b848:	2800      	cmp	r0, #0
 800b84a:	dcb6      	bgt.n	800b7ba <_dtoa_r+0xa42>
 800b84c:	d102      	bne.n	800b854 <_dtoa_r+0xadc>
 800b84e:	f018 0f01 	tst.w	r8, #1
 800b852:	d1b2      	bne.n	800b7ba <_dtoa_r+0xa42>
 800b854:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800b858:	2b30      	cmp	r3, #48	; 0x30
 800b85a:	f105 32ff 	add.w	r2, r5, #4294967295
 800b85e:	f47f af0a 	bne.w	800b676 <_dtoa_r+0x8fe>
 800b862:	4615      	mov	r5, r2
 800b864:	e7f6      	b.n	800b854 <_dtoa_r+0xadc>
 800b866:	4593      	cmp	fp, r2
 800b868:	d105      	bne.n	800b876 <_dtoa_r+0xafe>
 800b86a:	2331      	movs	r3, #49	; 0x31
 800b86c:	f10a 0a01 	add.w	sl, sl, #1
 800b870:	f88b 3000 	strb.w	r3, [fp]
 800b874:	e6ff      	b.n	800b676 <_dtoa_r+0x8fe>
 800b876:	4615      	mov	r5, r2
 800b878:	e79f      	b.n	800b7ba <_dtoa_r+0xa42>
 800b87a:	f8df b064 	ldr.w	fp, [pc, #100]	; 800b8e0 <_dtoa_r+0xb68>
 800b87e:	e007      	b.n	800b890 <_dtoa_r+0xb18>
 800b880:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800b882:	f8df b060 	ldr.w	fp, [pc, #96]	; 800b8e4 <_dtoa_r+0xb6c>
 800b886:	b11b      	cbz	r3, 800b890 <_dtoa_r+0xb18>
 800b888:	f10b 0308 	add.w	r3, fp, #8
 800b88c:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800b88e:	6013      	str	r3, [r2, #0]
 800b890:	4658      	mov	r0, fp
 800b892:	b017      	add	sp, #92	; 0x5c
 800b894:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b898:	9b06      	ldr	r3, [sp, #24]
 800b89a:	2b01      	cmp	r3, #1
 800b89c:	f77f ae35 	ble.w	800b50a <_dtoa_r+0x792>
 800b8a0:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800b8a2:	9307      	str	r3, [sp, #28]
 800b8a4:	e649      	b.n	800b53a <_dtoa_r+0x7c2>
 800b8a6:	9b02      	ldr	r3, [sp, #8]
 800b8a8:	2b00      	cmp	r3, #0
 800b8aa:	dc03      	bgt.n	800b8b4 <_dtoa_r+0xb3c>
 800b8ac:	9b06      	ldr	r3, [sp, #24]
 800b8ae:	2b02      	cmp	r3, #2
 800b8b0:	f73f aecc 	bgt.w	800b64c <_dtoa_r+0x8d4>
 800b8b4:	465d      	mov	r5, fp
 800b8b6:	4639      	mov	r1, r7
 800b8b8:	9804      	ldr	r0, [sp, #16]
 800b8ba:	f7ff f9d1 	bl	800ac60 <quorem>
 800b8be:	f100 0830 	add.w	r8, r0, #48	; 0x30
 800b8c2:	f805 8b01 	strb.w	r8, [r5], #1
 800b8c6:	9a02      	ldr	r2, [sp, #8]
 800b8c8:	eba5 030b 	sub.w	r3, r5, fp
 800b8cc:	429a      	cmp	r2, r3
 800b8ce:	ddb0      	ble.n	800b832 <_dtoa_r+0xaba>
 800b8d0:	2300      	movs	r3, #0
 800b8d2:	220a      	movs	r2, #10
 800b8d4:	9904      	ldr	r1, [sp, #16]
 800b8d6:	4620      	mov	r0, r4
 800b8d8:	f000 f9b0 	bl	800bc3c <__multadd>
 800b8dc:	9004      	str	r0, [sp, #16]
 800b8de:	e7ea      	b.n	800b8b6 <_dtoa_r+0xb3e>
 800b8e0:	0800d2fc 	.word	0x0800d2fc
 800b8e4:	0800d320 	.word	0x0800d320

0800b8e8 <print_e>:
 800b8e8:	b5f0      	push	{r4, r5, r6, r7, lr}
 800b8ea:	b087      	sub	sp, #28
 800b8ec:	ec43 2b10 	vmov	d0, r2, r3
 800b8f0:	9c0c      	ldr	r4, [sp, #48]	; 0x30
 800b8f2:	f89d 6034 	ldrb.w	r6, [sp, #52]	; 0x34
 800b8f6:	9d0e      	ldr	r5, [sp, #56]	; 0x38
 800b8f8:	ab04      	add	r3, sp, #16
 800b8fa:	9301      	str	r3, [sp, #4]
 800b8fc:	ab03      	add	r3, sp, #12
 800b8fe:	9300      	str	r3, [sp, #0]
 800b900:	460f      	mov	r7, r1
 800b902:	ab05      	add	r3, sp, #20
 800b904:	2102      	movs	r1, #2
 800b906:	1c62      	adds	r2, r4, #1
 800b908:	f7ff fa36 	bl	800ad78 <_dtoa_r>
 800b90c:	4601      	mov	r1, r0
 800b90e:	9805      	ldr	r0, [sp, #20]
 800b910:	f242 730f 	movw	r3, #9999	; 0x270f
 800b914:	4298      	cmp	r0, r3
 800b916:	d104      	bne.n	800b922 <print_e+0x3a>
 800b918:	4638      	mov	r0, r7
 800b91a:	f000 fe7b 	bl	800c614 <strcpy>
 800b91e:	b007      	add	sp, #28
 800b920:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800b922:	780b      	ldrb	r3, [r1, #0]
 800b924:	703b      	strb	r3, [r7, #0]
 800b926:	2d00      	cmp	r5, #0
 800b928:	d143      	bne.n	800b9b2 <print_e+0xca>
 800b92a:	2c00      	cmp	r4, #0
 800b92c:	d141      	bne.n	800b9b2 <print_e+0xca>
 800b92e:	1c7b      	adds	r3, r7, #1
 800b930:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 800b934:	b10a      	cbz	r2, 800b93a <print_e+0x52>
 800b936:	2c00      	cmp	r4, #0
 800b938:	dc3f      	bgt.n	800b9ba <print_e+0xd2>
 800b93a:	2e67      	cmp	r6, #103	; 0x67
 800b93c:	d044      	beq.n	800b9c8 <print_e+0xe0>
 800b93e:	2e47      	cmp	r6, #71	; 0x47
 800b940:	d044      	beq.n	800b9cc <print_e+0xe4>
 800b942:	461a      	mov	r2, r3
 800b944:	191d      	adds	r5, r3, r4
 800b946:	2730      	movs	r7, #48	; 0x30
 800b948:	1aa9      	subs	r1, r5, r2
 800b94a:	2900      	cmp	r1, #0
 800b94c:	dc39      	bgt.n	800b9c2 <print_e+0xda>
 800b94e:	2c00      	cmp	r4, #0
 800b950:	bfa8      	it	ge
 800b952:	191b      	addge	r3, r3, r4
 800b954:	1e41      	subs	r1, r0, #1
 800b956:	2900      	cmp	r1, #0
 800b958:	bfb8      	it	lt
 800b95a:	f1c0 0001 	rsblt	r0, r0, #1
 800b95e:	9105      	str	r1, [sp, #20]
 800b960:	bfb8      	it	lt
 800b962:	9005      	strlt	r0, [sp, #20]
 800b964:	461a      	mov	r2, r3
 800b966:	9805      	ldr	r0, [sp, #20]
 800b968:	f802 6b02 	strb.w	r6, [r2], #2
 800b96c:	bfb5      	itete	lt
 800b96e:	212d      	movlt	r1, #45	; 0x2d
 800b970:	212b      	movge	r1, #43	; 0x2b
 800b972:	7059      	strblt	r1, [r3, #1]
 800b974:	7059      	strbge	r1, [r3, #1]
 800b976:	2863      	cmp	r0, #99	; 0x63
 800b978:	dd0b      	ble.n	800b992 <print_e+0xaa>
 800b97a:	2164      	movs	r1, #100	; 0x64
 800b97c:	fb90 f1f1 	sdiv	r1, r0, r1
 800b980:	f101 0430 	add.w	r4, r1, #48	; 0x30
 800b984:	1cda      	adds	r2, r3, #3
 800b986:	709c      	strb	r4, [r3, #2]
 800b988:	f06f 0363 	mvn.w	r3, #99	; 0x63
 800b98c:	fb03 0101 	mla	r1, r3, r1, r0
 800b990:	9105      	str	r1, [sp, #20]
 800b992:	9905      	ldr	r1, [sp, #20]
 800b994:	230a      	movs	r3, #10
 800b996:	fb91 f3f3 	sdiv	r3, r1, r3
 800b99a:	f103 0030 	add.w	r0, r3, #48	; 0x30
 800b99e:	7010      	strb	r0, [r2, #0]
 800b9a0:	f06f 0009 	mvn.w	r0, #9
 800b9a4:	fb00 1303 	mla	r3, r0, r3, r1
 800b9a8:	3330      	adds	r3, #48	; 0x30
 800b9aa:	7053      	strb	r3, [r2, #1]
 800b9ac:	2300      	movs	r3, #0
 800b9ae:	7093      	strb	r3, [r2, #2]
 800b9b0:	e7b5      	b.n	800b91e <print_e+0x36>
 800b9b2:	222e      	movs	r2, #46	; 0x2e
 800b9b4:	1cbb      	adds	r3, r7, #2
 800b9b6:	707a      	strb	r2, [r7, #1]
 800b9b8:	e7ba      	b.n	800b930 <print_e+0x48>
 800b9ba:	f803 2b01 	strb.w	r2, [r3], #1
 800b9be:	3c01      	subs	r4, #1
 800b9c0:	e7b6      	b.n	800b930 <print_e+0x48>
 800b9c2:	f802 7b01 	strb.w	r7, [r2], #1
 800b9c6:	e7bf      	b.n	800b948 <print_e+0x60>
 800b9c8:	2665      	movs	r6, #101	; 0x65
 800b9ca:	e7c3      	b.n	800b954 <print_e+0x6c>
 800b9cc:	2645      	movs	r6, #69	; 0x45
 800b9ce:	e7c1      	b.n	800b954 <print_e+0x6c>

0800b9d0 <_gcvt>:
 800b9d0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b9d4:	ec55 4b10 	vmov	r4, r5, d0
 800b9d8:	b088      	sub	sp, #32
 800b9da:	4681      	mov	r9, r0
 800b9dc:	460f      	mov	r7, r1
 800b9de:	4616      	mov	r6, r2
 800b9e0:	469a      	mov	sl, r3
 800b9e2:	2200      	movs	r2, #0
 800b9e4:	2300      	movs	r3, #0
 800b9e6:	ee10 0a10 	vmov	r0, s0
 800b9ea:	4629      	mov	r1, r5
 800b9ec:	f8dd 8040 	ldr.w	r8, [sp, #64]	; 0x40
 800b9f0:	f7f5 f87c 	bl	8000aec <__aeabi_dcmplt>
 800b9f4:	b110      	cbz	r0, 800b9fc <_gcvt+0x2c>
 800b9f6:	f105 4300 	add.w	r3, r5, #2147483648	; 0x80000000
 800b9fa:	461d      	mov	r5, r3
 800b9fc:	2200      	movs	r2, #0
 800b9fe:	2300      	movs	r3, #0
 800ba00:	4620      	mov	r0, r4
 800ba02:	4629      	mov	r1, r5
 800ba04:	f7f5 f868 	bl	8000ad8 <__aeabi_dcmpeq>
 800ba08:	b138      	cbz	r0, 800ba1a <_gcvt+0x4a>
 800ba0a:	2330      	movs	r3, #48	; 0x30
 800ba0c:	7033      	strb	r3, [r6, #0]
 800ba0e:	2300      	movs	r3, #0
 800ba10:	7073      	strb	r3, [r6, #1]
 800ba12:	4630      	mov	r0, r6
 800ba14:	b008      	add	sp, #32
 800ba16:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ba1a:	a350      	add	r3, pc, #320	; (adr r3, 800bb5c <_gcvt+0x18c>)
 800ba1c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ba20:	4620      	mov	r0, r4
 800ba22:	4629      	mov	r1, r5
 800ba24:	f7f5 f86c 	bl	8000b00 <__aeabi_dcmple>
 800ba28:	b150      	cbz	r0, 800ba40 <_gcvt+0x70>
 800ba2a:	3f01      	subs	r7, #1
 800ba2c:	e9cd a801 	strd	sl, r8, [sp, #4]
 800ba30:	9700      	str	r7, [sp, #0]
 800ba32:	4622      	mov	r2, r4
 800ba34:	462b      	mov	r3, r5
 800ba36:	4631      	mov	r1, r6
 800ba38:	4648      	mov	r0, r9
 800ba3a:	f7ff ff55 	bl	800b8e8 <print_e>
 800ba3e:	e7e8      	b.n	800ba12 <_gcvt+0x42>
 800ba40:	4638      	mov	r0, r7
 800ba42:	f000 fb8b 	bl	800c15c <_mprec_log10>
 800ba46:	4622      	mov	r2, r4
 800ba48:	462b      	mov	r3, r5
 800ba4a:	ec51 0b10 	vmov	r0, r1, d0
 800ba4e:	f7f5 f857 	bl	8000b00 <__aeabi_dcmple>
 800ba52:	2800      	cmp	r0, #0
 800ba54:	d1e9      	bne.n	800ba2a <_gcvt+0x5a>
 800ba56:	2200      	movs	r2, #0
 800ba58:	4b3f      	ldr	r3, [pc, #252]	; (800bb58 <_gcvt+0x188>)
 800ba5a:	4620      	mov	r0, r4
 800ba5c:	4629      	mov	r1, r5
 800ba5e:	f7f5 f845 	bl	8000aec <__aeabi_dcmplt>
 800ba62:	aa07      	add	r2, sp, #28
 800ba64:	ab06      	add	r3, sp, #24
 800ba66:	e9cd 3200 	strd	r3, r2, [sp]
 800ba6a:	ab05      	add	r3, sp, #20
 800ba6c:	463a      	mov	r2, r7
 800ba6e:	b360      	cbz	r0, 800baca <_gcvt+0xfa>
 800ba70:	2103      	movs	r1, #3
 800ba72:	ec45 4b10 	vmov	d0, r4, r5
 800ba76:	4648      	mov	r0, r9
 800ba78:	f7ff f97e 	bl	800ad78 <_dtoa_r>
 800ba7c:	9a05      	ldr	r2, [sp, #20]
 800ba7e:	f242 730f 	movw	r3, #9999	; 0x270f
 800ba82:	429a      	cmp	r2, r3
 800ba84:	d023      	beq.n	800bace <_gcvt+0xfe>
 800ba86:	4633      	mov	r3, r6
 800ba88:	4437      	add	r7, r6
 800ba8a:	4601      	mov	r1, r0
 800ba8c:	f810 2b01 	ldrb.w	r2, [r0], #1
 800ba90:	9d05      	ldr	r5, [sp, #20]
 800ba92:	1afc      	subs	r4, r7, r3
 800ba94:	b32a      	cbz	r2, 800bae2 <_gcvt+0x112>
 800ba96:	2d00      	cmp	r5, #0
 800ba98:	dc1e      	bgt.n	800bad8 <_gcvt+0x108>
 800ba9a:	f1b8 0f00 	cmp.w	r8, #0
 800ba9e:	d102      	bne.n	800baa6 <_gcvt+0xd6>
 800baa0:	780a      	ldrb	r2, [r1, #0]
 800baa2:	2a00      	cmp	r2, #0
 800baa4:	d045      	beq.n	800bb32 <_gcvt+0x162>
 800baa6:	429e      	cmp	r6, r3
 800baa8:	bf02      	ittt	eq
 800baaa:	1c73      	addeq	r3, r6, #1
 800baac:	2230      	moveq	r2, #48	; 0x30
 800baae:	7032      	strbeq	r2, [r6, #0]
 800bab0:	222e      	movs	r2, #46	; 0x2e
 800bab2:	701a      	strb	r2, [r3, #0]
 800bab4:	9a05      	ldr	r2, [sp, #20]
 800bab6:	3301      	adds	r3, #1
 800bab8:	2000      	movs	r0, #0
 800baba:	2730      	movs	r7, #48	; 0x30
 800babc:	2a00      	cmp	r2, #0
 800babe:	4615      	mov	r5, r2
 800bac0:	db24      	blt.n	800bb0c <_gcvt+0x13c>
 800bac2:	b100      	cbz	r0, 800bac6 <_gcvt+0xf6>
 800bac4:	9205      	str	r2, [sp, #20]
 800bac6:	1e4a      	subs	r2, r1, #1
 800bac8:	e02b      	b.n	800bb22 <_gcvt+0x152>
 800baca:	2102      	movs	r1, #2
 800bacc:	e7d1      	b.n	800ba72 <_gcvt+0xa2>
 800bace:	4601      	mov	r1, r0
 800bad0:	4630      	mov	r0, r6
 800bad2:	f000 fd9f 	bl	800c614 <strcpy>
 800bad6:	e79c      	b.n	800ba12 <_gcvt+0x42>
 800bad8:	3d01      	subs	r5, #1
 800bada:	f803 2b01 	strb.w	r2, [r3], #1
 800bade:	9505      	str	r5, [sp, #20]
 800bae0:	e7d3      	b.n	800ba8a <_gcvt+0xba>
 800bae2:	1b2d      	subs	r5, r5, r4
 800bae4:	2730      	movs	r7, #48	; 0x30
 800bae6:	e005      	b.n	800baf4 <_gcvt+0x124>
 800bae8:	2c00      	cmp	r4, #0
 800baea:	dd06      	ble.n	800bafa <_gcvt+0x12a>
 800baec:	f803 7b01 	strb.w	r7, [r3], #1
 800baf0:	3c01      	subs	r4, #1
 800baf2:	2201      	movs	r2, #1
 800baf4:	1928      	adds	r0, r5, r4
 800baf6:	2800      	cmp	r0, #0
 800baf8:	dcf6      	bgt.n	800bae8 <_gcvt+0x118>
 800bafa:	2a00      	cmp	r2, #0
 800bafc:	d0cd      	beq.n	800ba9a <_gcvt+0xca>
 800bafe:	9005      	str	r0, [sp, #20]
 800bb00:	e7cb      	b.n	800ba9a <_gcvt+0xca>
 800bb02:	f803 7b01 	strb.w	r7, [r3], #1
 800bb06:	3c01      	subs	r4, #1
 800bb08:	2001      	movs	r0, #1
 800bb0a:	e7d7      	b.n	800babc <_gcvt+0xec>
 800bb0c:	2c00      	cmp	r4, #0
 800bb0e:	f102 0201 	add.w	r2, r2, #1
 800bb12:	dcf6      	bgt.n	800bb02 <_gcvt+0x132>
 800bb14:	2800      	cmp	r0, #0
 800bb16:	d0d6      	beq.n	800bac6 <_gcvt+0xf6>
 800bb18:	9505      	str	r5, [sp, #20]
 800bb1a:	e7d4      	b.n	800bac6 <_gcvt+0xf6>
 800bb1c:	f803 1b01 	strb.w	r1, [r3], #1
 800bb20:	3c01      	subs	r4, #1
 800bb22:	f812 1f01 	ldrb.w	r1, [r2, #1]!
 800bb26:	b109      	cbz	r1, 800bb2c <_gcvt+0x15c>
 800bb28:	2c00      	cmp	r4, #0
 800bb2a:	dcf7      	bgt.n	800bb1c <_gcvt+0x14c>
 800bb2c:	f1b8 0f00 	cmp.w	r8, #0
 800bb30:	d10b      	bne.n	800bb4a <_gcvt+0x17a>
 800bb32:	2200      	movs	r2, #0
 800bb34:	701a      	strb	r2, [r3, #0]
 800bb36:	e76c      	b.n	800ba12 <_gcvt+0x42>
 800bb38:	f802 5b01 	strb.w	r5, [r2], #1
 800bb3c:	1a81      	subs	r1, r0, r2
 800bb3e:	2900      	cmp	r1, #0
 800bb40:	dcfa      	bgt.n	800bb38 <_gcvt+0x168>
 800bb42:	2c00      	cmp	r4, #0
 800bb44:	bfa8      	it	ge
 800bb46:	191b      	addge	r3, r3, r4
 800bb48:	e7f3      	b.n	800bb32 <_gcvt+0x162>
 800bb4a:	461a      	mov	r2, r3
 800bb4c:	1918      	adds	r0, r3, r4
 800bb4e:	2530      	movs	r5, #48	; 0x30
 800bb50:	e7f4      	b.n	800bb3c <_gcvt+0x16c>
 800bb52:	bf00      	nop
 800bb54:	f3af 8000 	nop.w
 800bb58:	3ff00000 	.word	0x3ff00000
 800bb5c:	eb1c432d 	.word	0xeb1c432d
 800bb60:	3f1a36e2 	.word	0x3f1a36e2

0800bb64 <_localeconv_r>:
 800bb64:	4b04      	ldr	r3, [pc, #16]	; (800bb78 <_localeconv_r+0x14>)
 800bb66:	681b      	ldr	r3, [r3, #0]
 800bb68:	6a18      	ldr	r0, [r3, #32]
 800bb6a:	4b04      	ldr	r3, [pc, #16]	; (800bb7c <_localeconv_r+0x18>)
 800bb6c:	2800      	cmp	r0, #0
 800bb6e:	bf08      	it	eq
 800bb70:	4618      	moveq	r0, r3
 800bb72:	30f0      	adds	r0, #240	; 0xf0
 800bb74:	4770      	bx	lr
 800bb76:	bf00      	nop
 800bb78:	20000094 	.word	0x20000094
 800bb7c:	200000f8 	.word	0x200000f8

0800bb80 <malloc>:
 800bb80:	4b02      	ldr	r3, [pc, #8]	; (800bb8c <malloc+0xc>)
 800bb82:	4601      	mov	r1, r0
 800bb84:	6818      	ldr	r0, [r3, #0]
 800bb86:	f000 bb63 	b.w	800c250 <_malloc_r>
 800bb8a:	bf00      	nop
 800bb8c:	20000094 	.word	0x20000094

0800bb90 <memcpy>:
 800bb90:	b510      	push	{r4, lr}
 800bb92:	1e43      	subs	r3, r0, #1
 800bb94:	440a      	add	r2, r1
 800bb96:	4291      	cmp	r1, r2
 800bb98:	d100      	bne.n	800bb9c <memcpy+0xc>
 800bb9a:	bd10      	pop	{r4, pc}
 800bb9c:	f811 4b01 	ldrb.w	r4, [r1], #1
 800bba0:	f803 4f01 	strb.w	r4, [r3, #1]!
 800bba4:	e7f7      	b.n	800bb96 <memcpy+0x6>

0800bba6 <_Balloc>:
 800bba6:	b570      	push	{r4, r5, r6, lr}
 800bba8:	6a45      	ldr	r5, [r0, #36]	; 0x24
 800bbaa:	4604      	mov	r4, r0
 800bbac:	460e      	mov	r6, r1
 800bbae:	b93d      	cbnz	r5, 800bbc0 <_Balloc+0x1a>
 800bbb0:	2010      	movs	r0, #16
 800bbb2:	f7ff ffe5 	bl	800bb80 <malloc>
 800bbb6:	6260      	str	r0, [r4, #36]	; 0x24
 800bbb8:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800bbbc:	6005      	str	r5, [r0, #0]
 800bbbe:	60c5      	str	r5, [r0, #12]
 800bbc0:	6a65      	ldr	r5, [r4, #36]	; 0x24
 800bbc2:	68eb      	ldr	r3, [r5, #12]
 800bbc4:	b183      	cbz	r3, 800bbe8 <_Balloc+0x42>
 800bbc6:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800bbc8:	68db      	ldr	r3, [r3, #12]
 800bbca:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 800bbce:	b9b8      	cbnz	r0, 800bc00 <_Balloc+0x5a>
 800bbd0:	2101      	movs	r1, #1
 800bbd2:	fa01 f506 	lsl.w	r5, r1, r6
 800bbd6:	1d6a      	adds	r2, r5, #5
 800bbd8:	0092      	lsls	r2, r2, #2
 800bbda:	4620      	mov	r0, r4
 800bbdc:	f000 fadc 	bl	800c198 <_calloc_r>
 800bbe0:	b160      	cbz	r0, 800bbfc <_Balloc+0x56>
 800bbe2:	e9c0 6501 	strd	r6, r5, [r0, #4]
 800bbe6:	e00e      	b.n	800bc06 <_Balloc+0x60>
 800bbe8:	2221      	movs	r2, #33	; 0x21
 800bbea:	2104      	movs	r1, #4
 800bbec:	4620      	mov	r0, r4
 800bbee:	f000 fad3 	bl	800c198 <_calloc_r>
 800bbf2:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800bbf4:	60e8      	str	r0, [r5, #12]
 800bbf6:	68db      	ldr	r3, [r3, #12]
 800bbf8:	2b00      	cmp	r3, #0
 800bbfa:	d1e4      	bne.n	800bbc6 <_Balloc+0x20>
 800bbfc:	2000      	movs	r0, #0
 800bbfe:	bd70      	pop	{r4, r5, r6, pc}
 800bc00:	6802      	ldr	r2, [r0, #0]
 800bc02:	f843 2026 	str.w	r2, [r3, r6, lsl #2]
 800bc06:	2300      	movs	r3, #0
 800bc08:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800bc0c:	e7f7      	b.n	800bbfe <_Balloc+0x58>

0800bc0e <_Bfree>:
 800bc0e:	b570      	push	{r4, r5, r6, lr}
 800bc10:	6a44      	ldr	r4, [r0, #36]	; 0x24
 800bc12:	4606      	mov	r6, r0
 800bc14:	460d      	mov	r5, r1
 800bc16:	b93c      	cbnz	r4, 800bc28 <_Bfree+0x1a>
 800bc18:	2010      	movs	r0, #16
 800bc1a:	f7ff ffb1 	bl	800bb80 <malloc>
 800bc1e:	6270      	str	r0, [r6, #36]	; 0x24
 800bc20:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800bc24:	6004      	str	r4, [r0, #0]
 800bc26:	60c4      	str	r4, [r0, #12]
 800bc28:	b13d      	cbz	r5, 800bc3a <_Bfree+0x2c>
 800bc2a:	6a73      	ldr	r3, [r6, #36]	; 0x24
 800bc2c:	686a      	ldr	r2, [r5, #4]
 800bc2e:	68db      	ldr	r3, [r3, #12]
 800bc30:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800bc34:	6029      	str	r1, [r5, #0]
 800bc36:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
 800bc3a:	bd70      	pop	{r4, r5, r6, pc}

0800bc3c <__multadd>:
 800bc3c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800bc40:	690d      	ldr	r5, [r1, #16]
 800bc42:	461f      	mov	r7, r3
 800bc44:	4606      	mov	r6, r0
 800bc46:	460c      	mov	r4, r1
 800bc48:	f101 0c14 	add.w	ip, r1, #20
 800bc4c:	2300      	movs	r3, #0
 800bc4e:	f8dc 0000 	ldr.w	r0, [ip]
 800bc52:	b281      	uxth	r1, r0
 800bc54:	fb02 7101 	mla	r1, r2, r1, r7
 800bc58:	0c0f      	lsrs	r7, r1, #16
 800bc5a:	0c00      	lsrs	r0, r0, #16
 800bc5c:	fb02 7000 	mla	r0, r2, r0, r7
 800bc60:	b289      	uxth	r1, r1
 800bc62:	3301      	adds	r3, #1
 800bc64:	eb01 4100 	add.w	r1, r1, r0, lsl #16
 800bc68:	429d      	cmp	r5, r3
 800bc6a:	ea4f 4710 	mov.w	r7, r0, lsr #16
 800bc6e:	f84c 1b04 	str.w	r1, [ip], #4
 800bc72:	dcec      	bgt.n	800bc4e <__multadd+0x12>
 800bc74:	b1d7      	cbz	r7, 800bcac <__multadd+0x70>
 800bc76:	68a3      	ldr	r3, [r4, #8]
 800bc78:	42ab      	cmp	r3, r5
 800bc7a:	dc12      	bgt.n	800bca2 <__multadd+0x66>
 800bc7c:	6861      	ldr	r1, [r4, #4]
 800bc7e:	4630      	mov	r0, r6
 800bc80:	3101      	adds	r1, #1
 800bc82:	f7ff ff90 	bl	800bba6 <_Balloc>
 800bc86:	6922      	ldr	r2, [r4, #16]
 800bc88:	3202      	adds	r2, #2
 800bc8a:	f104 010c 	add.w	r1, r4, #12
 800bc8e:	4680      	mov	r8, r0
 800bc90:	0092      	lsls	r2, r2, #2
 800bc92:	300c      	adds	r0, #12
 800bc94:	f7ff ff7c 	bl	800bb90 <memcpy>
 800bc98:	4621      	mov	r1, r4
 800bc9a:	4630      	mov	r0, r6
 800bc9c:	f7ff ffb7 	bl	800bc0e <_Bfree>
 800bca0:	4644      	mov	r4, r8
 800bca2:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800bca6:	3501      	adds	r5, #1
 800bca8:	615f      	str	r7, [r3, #20]
 800bcaa:	6125      	str	r5, [r4, #16]
 800bcac:	4620      	mov	r0, r4
 800bcae:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

0800bcb2 <__hi0bits>:
 800bcb2:	0c02      	lsrs	r2, r0, #16
 800bcb4:	0412      	lsls	r2, r2, #16
 800bcb6:	4603      	mov	r3, r0
 800bcb8:	b9b2      	cbnz	r2, 800bce8 <__hi0bits+0x36>
 800bcba:	0403      	lsls	r3, r0, #16
 800bcbc:	2010      	movs	r0, #16
 800bcbe:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 800bcc2:	bf04      	itt	eq
 800bcc4:	021b      	lsleq	r3, r3, #8
 800bcc6:	3008      	addeq	r0, #8
 800bcc8:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 800bccc:	bf04      	itt	eq
 800bcce:	011b      	lsleq	r3, r3, #4
 800bcd0:	3004      	addeq	r0, #4
 800bcd2:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 800bcd6:	bf04      	itt	eq
 800bcd8:	009b      	lsleq	r3, r3, #2
 800bcda:	3002      	addeq	r0, #2
 800bcdc:	2b00      	cmp	r3, #0
 800bcde:	db06      	blt.n	800bcee <__hi0bits+0x3c>
 800bce0:	005b      	lsls	r3, r3, #1
 800bce2:	d503      	bpl.n	800bcec <__hi0bits+0x3a>
 800bce4:	3001      	adds	r0, #1
 800bce6:	4770      	bx	lr
 800bce8:	2000      	movs	r0, #0
 800bcea:	e7e8      	b.n	800bcbe <__hi0bits+0xc>
 800bcec:	2020      	movs	r0, #32
 800bcee:	4770      	bx	lr

0800bcf0 <__lo0bits>:
 800bcf0:	6803      	ldr	r3, [r0, #0]
 800bcf2:	f013 0207 	ands.w	r2, r3, #7
 800bcf6:	4601      	mov	r1, r0
 800bcf8:	d00b      	beq.n	800bd12 <__lo0bits+0x22>
 800bcfa:	07da      	lsls	r2, r3, #31
 800bcfc:	d423      	bmi.n	800bd46 <__lo0bits+0x56>
 800bcfe:	0798      	lsls	r0, r3, #30
 800bd00:	bf49      	itett	mi
 800bd02:	085b      	lsrmi	r3, r3, #1
 800bd04:	089b      	lsrpl	r3, r3, #2
 800bd06:	2001      	movmi	r0, #1
 800bd08:	600b      	strmi	r3, [r1, #0]
 800bd0a:	bf5c      	itt	pl
 800bd0c:	600b      	strpl	r3, [r1, #0]
 800bd0e:	2002      	movpl	r0, #2
 800bd10:	4770      	bx	lr
 800bd12:	b298      	uxth	r0, r3
 800bd14:	b9a8      	cbnz	r0, 800bd42 <__lo0bits+0x52>
 800bd16:	0c1b      	lsrs	r3, r3, #16
 800bd18:	2010      	movs	r0, #16
 800bd1a:	f013 0fff 	tst.w	r3, #255	; 0xff
 800bd1e:	bf04      	itt	eq
 800bd20:	0a1b      	lsreq	r3, r3, #8
 800bd22:	3008      	addeq	r0, #8
 800bd24:	071a      	lsls	r2, r3, #28
 800bd26:	bf04      	itt	eq
 800bd28:	091b      	lsreq	r3, r3, #4
 800bd2a:	3004      	addeq	r0, #4
 800bd2c:	079a      	lsls	r2, r3, #30
 800bd2e:	bf04      	itt	eq
 800bd30:	089b      	lsreq	r3, r3, #2
 800bd32:	3002      	addeq	r0, #2
 800bd34:	07da      	lsls	r2, r3, #31
 800bd36:	d402      	bmi.n	800bd3e <__lo0bits+0x4e>
 800bd38:	085b      	lsrs	r3, r3, #1
 800bd3a:	d006      	beq.n	800bd4a <__lo0bits+0x5a>
 800bd3c:	3001      	adds	r0, #1
 800bd3e:	600b      	str	r3, [r1, #0]
 800bd40:	4770      	bx	lr
 800bd42:	4610      	mov	r0, r2
 800bd44:	e7e9      	b.n	800bd1a <__lo0bits+0x2a>
 800bd46:	2000      	movs	r0, #0
 800bd48:	4770      	bx	lr
 800bd4a:	2020      	movs	r0, #32
 800bd4c:	4770      	bx	lr

0800bd4e <__i2b>:
 800bd4e:	b510      	push	{r4, lr}
 800bd50:	460c      	mov	r4, r1
 800bd52:	2101      	movs	r1, #1
 800bd54:	f7ff ff27 	bl	800bba6 <_Balloc>
 800bd58:	2201      	movs	r2, #1
 800bd5a:	6144      	str	r4, [r0, #20]
 800bd5c:	6102      	str	r2, [r0, #16]
 800bd5e:	bd10      	pop	{r4, pc}

0800bd60 <__multiply>:
 800bd60:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bd64:	4614      	mov	r4, r2
 800bd66:	690a      	ldr	r2, [r1, #16]
 800bd68:	6923      	ldr	r3, [r4, #16]
 800bd6a:	429a      	cmp	r2, r3
 800bd6c:	bfb8      	it	lt
 800bd6e:	460b      	movlt	r3, r1
 800bd70:	4688      	mov	r8, r1
 800bd72:	bfbc      	itt	lt
 800bd74:	46a0      	movlt	r8, r4
 800bd76:	461c      	movlt	r4, r3
 800bd78:	f8d8 7010 	ldr.w	r7, [r8, #16]
 800bd7c:	f8d4 9010 	ldr.w	r9, [r4, #16]
 800bd80:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800bd84:	f8d8 1004 	ldr.w	r1, [r8, #4]
 800bd88:	eb07 0609 	add.w	r6, r7, r9
 800bd8c:	42b3      	cmp	r3, r6
 800bd8e:	bfb8      	it	lt
 800bd90:	3101      	addlt	r1, #1
 800bd92:	f7ff ff08 	bl	800bba6 <_Balloc>
 800bd96:	f100 0514 	add.w	r5, r0, #20
 800bd9a:	eb05 0e86 	add.w	lr, r5, r6, lsl #2
 800bd9e:	462b      	mov	r3, r5
 800bda0:	2200      	movs	r2, #0
 800bda2:	4573      	cmp	r3, lr
 800bda4:	d316      	bcc.n	800bdd4 <__multiply+0x74>
 800bda6:	f104 0214 	add.w	r2, r4, #20
 800bdaa:	f108 0114 	add.w	r1, r8, #20
 800bdae:	eb02 0389 	add.w	r3, r2, r9, lsl #2
 800bdb2:	eb01 0787 	add.w	r7, r1, r7, lsl #2
 800bdb6:	9300      	str	r3, [sp, #0]
 800bdb8:	9b00      	ldr	r3, [sp, #0]
 800bdba:	9201      	str	r2, [sp, #4]
 800bdbc:	4293      	cmp	r3, r2
 800bdbe:	d80c      	bhi.n	800bdda <__multiply+0x7a>
 800bdc0:	2e00      	cmp	r6, #0
 800bdc2:	dd03      	ble.n	800bdcc <__multiply+0x6c>
 800bdc4:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 800bdc8:	2b00      	cmp	r3, #0
 800bdca:	d05d      	beq.n	800be88 <__multiply+0x128>
 800bdcc:	6106      	str	r6, [r0, #16]
 800bdce:	b003      	add	sp, #12
 800bdd0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bdd4:	f843 2b04 	str.w	r2, [r3], #4
 800bdd8:	e7e3      	b.n	800bda2 <__multiply+0x42>
 800bdda:	f8b2 b000 	ldrh.w	fp, [r2]
 800bdde:	f1bb 0f00 	cmp.w	fp, #0
 800bde2:	d023      	beq.n	800be2c <__multiply+0xcc>
 800bde4:	4689      	mov	r9, r1
 800bde6:	46ac      	mov	ip, r5
 800bde8:	f04f 0800 	mov.w	r8, #0
 800bdec:	f859 4b04 	ldr.w	r4, [r9], #4
 800bdf0:	f8dc a000 	ldr.w	sl, [ip]
 800bdf4:	b2a3      	uxth	r3, r4
 800bdf6:	fa1f fa8a 	uxth.w	sl, sl
 800bdfa:	fb0b a303 	mla	r3, fp, r3, sl
 800bdfe:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 800be02:	f8dc 4000 	ldr.w	r4, [ip]
 800be06:	4443      	add	r3, r8
 800be08:	ea4f 4814 	mov.w	r8, r4, lsr #16
 800be0c:	fb0b 840a 	mla	r4, fp, sl, r8
 800be10:	eb04 4413 	add.w	r4, r4, r3, lsr #16
 800be14:	46e2      	mov	sl, ip
 800be16:	b29b      	uxth	r3, r3
 800be18:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 800be1c:	454f      	cmp	r7, r9
 800be1e:	ea4f 4814 	mov.w	r8, r4, lsr #16
 800be22:	f84a 3b04 	str.w	r3, [sl], #4
 800be26:	d82b      	bhi.n	800be80 <__multiply+0x120>
 800be28:	f8cc 8004 	str.w	r8, [ip, #4]
 800be2c:	9b01      	ldr	r3, [sp, #4]
 800be2e:	f8b3 a002 	ldrh.w	sl, [r3, #2]
 800be32:	3204      	adds	r2, #4
 800be34:	f1ba 0f00 	cmp.w	sl, #0
 800be38:	d020      	beq.n	800be7c <__multiply+0x11c>
 800be3a:	682b      	ldr	r3, [r5, #0]
 800be3c:	4689      	mov	r9, r1
 800be3e:	46a8      	mov	r8, r5
 800be40:	f04f 0b00 	mov.w	fp, #0
 800be44:	f8b9 c000 	ldrh.w	ip, [r9]
 800be48:	f8b8 4002 	ldrh.w	r4, [r8, #2]
 800be4c:	fb0a 440c 	mla	r4, sl, ip, r4
 800be50:	445c      	add	r4, fp
 800be52:	46c4      	mov	ip, r8
 800be54:	b29b      	uxth	r3, r3
 800be56:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 800be5a:	f84c 3b04 	str.w	r3, [ip], #4
 800be5e:	f859 3b04 	ldr.w	r3, [r9], #4
 800be62:	f8b8 b004 	ldrh.w	fp, [r8, #4]
 800be66:	0c1b      	lsrs	r3, r3, #16
 800be68:	fb0a b303 	mla	r3, sl, r3, fp
 800be6c:	eb03 4314 	add.w	r3, r3, r4, lsr #16
 800be70:	454f      	cmp	r7, r9
 800be72:	ea4f 4b13 	mov.w	fp, r3, lsr #16
 800be76:	d805      	bhi.n	800be84 <__multiply+0x124>
 800be78:	f8c8 3004 	str.w	r3, [r8, #4]
 800be7c:	3504      	adds	r5, #4
 800be7e:	e79b      	b.n	800bdb8 <__multiply+0x58>
 800be80:	46d4      	mov	ip, sl
 800be82:	e7b3      	b.n	800bdec <__multiply+0x8c>
 800be84:	46e0      	mov	r8, ip
 800be86:	e7dd      	b.n	800be44 <__multiply+0xe4>
 800be88:	3e01      	subs	r6, #1
 800be8a:	e799      	b.n	800bdc0 <__multiply+0x60>

0800be8c <__pow5mult>:
 800be8c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800be90:	4615      	mov	r5, r2
 800be92:	f012 0203 	ands.w	r2, r2, #3
 800be96:	4606      	mov	r6, r0
 800be98:	460f      	mov	r7, r1
 800be9a:	d007      	beq.n	800beac <__pow5mult+0x20>
 800be9c:	3a01      	subs	r2, #1
 800be9e:	4c21      	ldr	r4, [pc, #132]	; (800bf24 <__pow5mult+0x98>)
 800bea0:	2300      	movs	r3, #0
 800bea2:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800bea6:	f7ff fec9 	bl	800bc3c <__multadd>
 800beaa:	4607      	mov	r7, r0
 800beac:	10ad      	asrs	r5, r5, #2
 800beae:	d035      	beq.n	800bf1c <__pow5mult+0x90>
 800beb0:	6a74      	ldr	r4, [r6, #36]	; 0x24
 800beb2:	b93c      	cbnz	r4, 800bec4 <__pow5mult+0x38>
 800beb4:	2010      	movs	r0, #16
 800beb6:	f7ff fe63 	bl	800bb80 <malloc>
 800beba:	6270      	str	r0, [r6, #36]	; 0x24
 800bebc:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800bec0:	6004      	str	r4, [r0, #0]
 800bec2:	60c4      	str	r4, [r0, #12]
 800bec4:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 800bec8:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800becc:	b94c      	cbnz	r4, 800bee2 <__pow5mult+0x56>
 800bece:	f240 2171 	movw	r1, #625	; 0x271
 800bed2:	4630      	mov	r0, r6
 800bed4:	f7ff ff3b 	bl	800bd4e <__i2b>
 800bed8:	2300      	movs	r3, #0
 800beda:	f8c8 0008 	str.w	r0, [r8, #8]
 800bede:	4604      	mov	r4, r0
 800bee0:	6003      	str	r3, [r0, #0]
 800bee2:	f04f 0800 	mov.w	r8, #0
 800bee6:	07eb      	lsls	r3, r5, #31
 800bee8:	d50a      	bpl.n	800bf00 <__pow5mult+0x74>
 800beea:	4639      	mov	r1, r7
 800beec:	4622      	mov	r2, r4
 800beee:	4630      	mov	r0, r6
 800bef0:	f7ff ff36 	bl	800bd60 <__multiply>
 800bef4:	4639      	mov	r1, r7
 800bef6:	4681      	mov	r9, r0
 800bef8:	4630      	mov	r0, r6
 800befa:	f7ff fe88 	bl	800bc0e <_Bfree>
 800befe:	464f      	mov	r7, r9
 800bf00:	106d      	asrs	r5, r5, #1
 800bf02:	d00b      	beq.n	800bf1c <__pow5mult+0x90>
 800bf04:	6820      	ldr	r0, [r4, #0]
 800bf06:	b938      	cbnz	r0, 800bf18 <__pow5mult+0x8c>
 800bf08:	4622      	mov	r2, r4
 800bf0a:	4621      	mov	r1, r4
 800bf0c:	4630      	mov	r0, r6
 800bf0e:	f7ff ff27 	bl	800bd60 <__multiply>
 800bf12:	6020      	str	r0, [r4, #0]
 800bf14:	f8c0 8000 	str.w	r8, [r0]
 800bf18:	4604      	mov	r4, r0
 800bf1a:	e7e4      	b.n	800bee6 <__pow5mult+0x5a>
 800bf1c:	4638      	mov	r0, r7
 800bf1e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800bf22:	bf00      	nop
 800bf24:	0800d420 	.word	0x0800d420

0800bf28 <__lshift>:
 800bf28:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800bf2c:	460c      	mov	r4, r1
 800bf2e:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800bf32:	6923      	ldr	r3, [r4, #16]
 800bf34:	6849      	ldr	r1, [r1, #4]
 800bf36:	eb0a 0903 	add.w	r9, sl, r3
 800bf3a:	68a3      	ldr	r3, [r4, #8]
 800bf3c:	4607      	mov	r7, r0
 800bf3e:	4616      	mov	r6, r2
 800bf40:	f109 0501 	add.w	r5, r9, #1
 800bf44:	42ab      	cmp	r3, r5
 800bf46:	db32      	blt.n	800bfae <__lshift+0x86>
 800bf48:	4638      	mov	r0, r7
 800bf4a:	f7ff fe2c 	bl	800bba6 <_Balloc>
 800bf4e:	2300      	movs	r3, #0
 800bf50:	4680      	mov	r8, r0
 800bf52:	f100 0114 	add.w	r1, r0, #20
 800bf56:	461a      	mov	r2, r3
 800bf58:	4553      	cmp	r3, sl
 800bf5a:	db2b      	blt.n	800bfb4 <__lshift+0x8c>
 800bf5c:	6920      	ldr	r0, [r4, #16]
 800bf5e:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800bf62:	f104 0314 	add.w	r3, r4, #20
 800bf66:	f016 021f 	ands.w	r2, r6, #31
 800bf6a:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800bf6e:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800bf72:	d025      	beq.n	800bfc0 <__lshift+0x98>
 800bf74:	f1c2 0e20 	rsb	lr, r2, #32
 800bf78:	2000      	movs	r0, #0
 800bf7a:	681e      	ldr	r6, [r3, #0]
 800bf7c:	468a      	mov	sl, r1
 800bf7e:	4096      	lsls	r6, r2
 800bf80:	4330      	orrs	r0, r6
 800bf82:	f84a 0b04 	str.w	r0, [sl], #4
 800bf86:	f853 0b04 	ldr.w	r0, [r3], #4
 800bf8a:	459c      	cmp	ip, r3
 800bf8c:	fa20 f00e 	lsr.w	r0, r0, lr
 800bf90:	d814      	bhi.n	800bfbc <__lshift+0x94>
 800bf92:	6048      	str	r0, [r1, #4]
 800bf94:	b108      	cbz	r0, 800bf9a <__lshift+0x72>
 800bf96:	f109 0502 	add.w	r5, r9, #2
 800bf9a:	3d01      	subs	r5, #1
 800bf9c:	4638      	mov	r0, r7
 800bf9e:	f8c8 5010 	str.w	r5, [r8, #16]
 800bfa2:	4621      	mov	r1, r4
 800bfa4:	f7ff fe33 	bl	800bc0e <_Bfree>
 800bfa8:	4640      	mov	r0, r8
 800bfaa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800bfae:	3101      	adds	r1, #1
 800bfb0:	005b      	lsls	r3, r3, #1
 800bfb2:	e7c7      	b.n	800bf44 <__lshift+0x1c>
 800bfb4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 800bfb8:	3301      	adds	r3, #1
 800bfba:	e7cd      	b.n	800bf58 <__lshift+0x30>
 800bfbc:	4651      	mov	r1, sl
 800bfbe:	e7dc      	b.n	800bf7a <__lshift+0x52>
 800bfc0:	3904      	subs	r1, #4
 800bfc2:	f853 2b04 	ldr.w	r2, [r3], #4
 800bfc6:	f841 2f04 	str.w	r2, [r1, #4]!
 800bfca:	459c      	cmp	ip, r3
 800bfcc:	d8f9      	bhi.n	800bfc2 <__lshift+0x9a>
 800bfce:	e7e4      	b.n	800bf9a <__lshift+0x72>

0800bfd0 <__mcmp>:
 800bfd0:	6903      	ldr	r3, [r0, #16]
 800bfd2:	690a      	ldr	r2, [r1, #16]
 800bfd4:	1a9b      	subs	r3, r3, r2
 800bfd6:	b530      	push	{r4, r5, lr}
 800bfd8:	d10c      	bne.n	800bff4 <__mcmp+0x24>
 800bfda:	0092      	lsls	r2, r2, #2
 800bfdc:	3014      	adds	r0, #20
 800bfde:	3114      	adds	r1, #20
 800bfe0:	1884      	adds	r4, r0, r2
 800bfe2:	4411      	add	r1, r2
 800bfe4:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800bfe8:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800bfec:	4295      	cmp	r5, r2
 800bfee:	d003      	beq.n	800bff8 <__mcmp+0x28>
 800bff0:	d305      	bcc.n	800bffe <__mcmp+0x2e>
 800bff2:	2301      	movs	r3, #1
 800bff4:	4618      	mov	r0, r3
 800bff6:	bd30      	pop	{r4, r5, pc}
 800bff8:	42a0      	cmp	r0, r4
 800bffa:	d3f3      	bcc.n	800bfe4 <__mcmp+0x14>
 800bffc:	e7fa      	b.n	800bff4 <__mcmp+0x24>
 800bffe:	f04f 33ff 	mov.w	r3, #4294967295
 800c002:	e7f7      	b.n	800bff4 <__mcmp+0x24>

0800c004 <__mdiff>:
 800c004:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800c008:	460d      	mov	r5, r1
 800c00a:	4607      	mov	r7, r0
 800c00c:	4611      	mov	r1, r2
 800c00e:	4628      	mov	r0, r5
 800c010:	4614      	mov	r4, r2
 800c012:	f7ff ffdd 	bl	800bfd0 <__mcmp>
 800c016:	1e06      	subs	r6, r0, #0
 800c018:	d108      	bne.n	800c02c <__mdiff+0x28>
 800c01a:	4631      	mov	r1, r6
 800c01c:	4638      	mov	r0, r7
 800c01e:	f7ff fdc2 	bl	800bba6 <_Balloc>
 800c022:	2301      	movs	r3, #1
 800c024:	e9c0 3604 	strd	r3, r6, [r0, #16]
 800c028:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c02c:	bfa4      	itt	ge
 800c02e:	4623      	movge	r3, r4
 800c030:	462c      	movge	r4, r5
 800c032:	4638      	mov	r0, r7
 800c034:	6861      	ldr	r1, [r4, #4]
 800c036:	bfa6      	itte	ge
 800c038:	461d      	movge	r5, r3
 800c03a:	2600      	movge	r6, #0
 800c03c:	2601      	movlt	r6, #1
 800c03e:	f7ff fdb2 	bl	800bba6 <_Balloc>
 800c042:	692b      	ldr	r3, [r5, #16]
 800c044:	60c6      	str	r6, [r0, #12]
 800c046:	6926      	ldr	r6, [r4, #16]
 800c048:	f105 0914 	add.w	r9, r5, #20
 800c04c:	f104 0214 	add.w	r2, r4, #20
 800c050:	eb02 0786 	add.w	r7, r2, r6, lsl #2
 800c054:	eb09 0883 	add.w	r8, r9, r3, lsl #2
 800c058:	f100 0514 	add.w	r5, r0, #20
 800c05c:	f04f 0e00 	mov.w	lr, #0
 800c060:	f852 ab04 	ldr.w	sl, [r2], #4
 800c064:	f859 4b04 	ldr.w	r4, [r9], #4
 800c068:	fa1e f18a 	uxtah	r1, lr, sl
 800c06c:	b2a3      	uxth	r3, r4
 800c06e:	1ac9      	subs	r1, r1, r3
 800c070:	0c23      	lsrs	r3, r4, #16
 800c072:	ebc3 431a 	rsb	r3, r3, sl, lsr #16
 800c076:	eb03 4321 	add.w	r3, r3, r1, asr #16
 800c07a:	b289      	uxth	r1, r1
 800c07c:	ea4f 4e23 	mov.w	lr, r3, asr #16
 800c080:	45c8      	cmp	r8, r9
 800c082:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 800c086:	4694      	mov	ip, r2
 800c088:	f845 3b04 	str.w	r3, [r5], #4
 800c08c:	d8e8      	bhi.n	800c060 <__mdiff+0x5c>
 800c08e:	45bc      	cmp	ip, r7
 800c090:	d304      	bcc.n	800c09c <__mdiff+0x98>
 800c092:	f855 3d04 	ldr.w	r3, [r5, #-4]!
 800c096:	b183      	cbz	r3, 800c0ba <__mdiff+0xb6>
 800c098:	6106      	str	r6, [r0, #16]
 800c09a:	e7c5      	b.n	800c028 <__mdiff+0x24>
 800c09c:	f85c 1b04 	ldr.w	r1, [ip], #4
 800c0a0:	fa1e f381 	uxtah	r3, lr, r1
 800c0a4:	141a      	asrs	r2, r3, #16
 800c0a6:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 800c0aa:	b29b      	uxth	r3, r3
 800c0ac:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800c0b0:	ea4f 4e22 	mov.w	lr, r2, asr #16
 800c0b4:	f845 3b04 	str.w	r3, [r5], #4
 800c0b8:	e7e9      	b.n	800c08e <__mdiff+0x8a>
 800c0ba:	3e01      	subs	r6, #1
 800c0bc:	e7e9      	b.n	800c092 <__mdiff+0x8e>

0800c0be <__d2b>:
 800c0be:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800c0c2:	460e      	mov	r6, r1
 800c0c4:	2101      	movs	r1, #1
 800c0c6:	ec59 8b10 	vmov	r8, r9, d0
 800c0ca:	4615      	mov	r5, r2
 800c0cc:	f7ff fd6b 	bl	800bba6 <_Balloc>
 800c0d0:	f3c9 540a 	ubfx	r4, r9, #20, #11
 800c0d4:	4607      	mov	r7, r0
 800c0d6:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800c0da:	bb34      	cbnz	r4, 800c12a <__d2b+0x6c>
 800c0dc:	9301      	str	r3, [sp, #4]
 800c0de:	f1b8 0300 	subs.w	r3, r8, #0
 800c0e2:	d027      	beq.n	800c134 <__d2b+0x76>
 800c0e4:	a802      	add	r0, sp, #8
 800c0e6:	f840 3d08 	str.w	r3, [r0, #-8]!
 800c0ea:	f7ff fe01 	bl	800bcf0 <__lo0bits>
 800c0ee:	9900      	ldr	r1, [sp, #0]
 800c0f0:	b1f0      	cbz	r0, 800c130 <__d2b+0x72>
 800c0f2:	9a01      	ldr	r2, [sp, #4]
 800c0f4:	f1c0 0320 	rsb	r3, r0, #32
 800c0f8:	fa02 f303 	lsl.w	r3, r2, r3
 800c0fc:	430b      	orrs	r3, r1
 800c0fe:	40c2      	lsrs	r2, r0
 800c100:	617b      	str	r3, [r7, #20]
 800c102:	9201      	str	r2, [sp, #4]
 800c104:	9b01      	ldr	r3, [sp, #4]
 800c106:	61bb      	str	r3, [r7, #24]
 800c108:	2b00      	cmp	r3, #0
 800c10a:	bf14      	ite	ne
 800c10c:	2102      	movne	r1, #2
 800c10e:	2101      	moveq	r1, #1
 800c110:	6139      	str	r1, [r7, #16]
 800c112:	b1c4      	cbz	r4, 800c146 <__d2b+0x88>
 800c114:	f2a4 4433 	subw	r4, r4, #1075	; 0x433
 800c118:	4404      	add	r4, r0
 800c11a:	6034      	str	r4, [r6, #0]
 800c11c:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800c120:	6028      	str	r0, [r5, #0]
 800c122:	4638      	mov	r0, r7
 800c124:	b003      	add	sp, #12
 800c126:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800c12a:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800c12e:	e7d5      	b.n	800c0dc <__d2b+0x1e>
 800c130:	6179      	str	r1, [r7, #20]
 800c132:	e7e7      	b.n	800c104 <__d2b+0x46>
 800c134:	a801      	add	r0, sp, #4
 800c136:	f7ff fddb 	bl	800bcf0 <__lo0bits>
 800c13a:	9b01      	ldr	r3, [sp, #4]
 800c13c:	617b      	str	r3, [r7, #20]
 800c13e:	2101      	movs	r1, #1
 800c140:	6139      	str	r1, [r7, #16]
 800c142:	3020      	adds	r0, #32
 800c144:	e7e5      	b.n	800c112 <__d2b+0x54>
 800c146:	eb07 0381 	add.w	r3, r7, r1, lsl #2
 800c14a:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800c14e:	6030      	str	r0, [r6, #0]
 800c150:	6918      	ldr	r0, [r3, #16]
 800c152:	f7ff fdae 	bl	800bcb2 <__hi0bits>
 800c156:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
 800c15a:	e7e1      	b.n	800c120 <__d2b+0x62>

0800c15c <_mprec_log10>:
 800c15c:	2817      	cmp	r0, #23
 800c15e:	b5d0      	push	{r4, r6, r7, lr}
 800c160:	4604      	mov	r4, r0
 800c162:	dc07      	bgt.n	800c174 <_mprec_log10+0x18>
 800c164:	4b09      	ldr	r3, [pc, #36]	; (800c18c <_mprec_log10+0x30>)
 800c166:	eb03 04c0 	add.w	r4, r3, r0, lsl #3
 800c16a:	e9d4 0100 	ldrd	r0, r1, [r4]
 800c16e:	ec41 0b10 	vmov	d0, r0, r1
 800c172:	bdd0      	pop	{r4, r6, r7, pc}
 800c174:	4906      	ldr	r1, [pc, #24]	; (800c190 <_mprec_log10+0x34>)
 800c176:	4f07      	ldr	r7, [pc, #28]	; (800c194 <_mprec_log10+0x38>)
 800c178:	2000      	movs	r0, #0
 800c17a:	2600      	movs	r6, #0
 800c17c:	4632      	mov	r2, r6
 800c17e:	463b      	mov	r3, r7
 800c180:	f7f4 fa42 	bl	8000608 <__aeabi_dmul>
 800c184:	3c01      	subs	r4, #1
 800c186:	d1f9      	bne.n	800c17c <_mprec_log10+0x20>
 800c188:	e7f1      	b.n	800c16e <_mprec_log10+0x12>
 800c18a:	bf00      	nop
 800c18c:	0800d358 	.word	0x0800d358
 800c190:	3ff00000 	.word	0x3ff00000
 800c194:	40240000 	.word	0x40240000

0800c198 <_calloc_r>:
 800c198:	b538      	push	{r3, r4, r5, lr}
 800c19a:	fb02 f401 	mul.w	r4, r2, r1
 800c19e:	4621      	mov	r1, r4
 800c1a0:	f000 f856 	bl	800c250 <_malloc_r>
 800c1a4:	4605      	mov	r5, r0
 800c1a6:	b118      	cbz	r0, 800c1b0 <_calloc_r+0x18>
 800c1a8:	4622      	mov	r2, r4
 800c1aa:	2100      	movs	r1, #0
 800c1ac:	f7fe f8c0 	bl	800a330 <memset>
 800c1b0:	4628      	mov	r0, r5
 800c1b2:	bd38      	pop	{r3, r4, r5, pc}

0800c1b4 <_free_r>:
 800c1b4:	b538      	push	{r3, r4, r5, lr}
 800c1b6:	4605      	mov	r5, r0
 800c1b8:	2900      	cmp	r1, #0
 800c1ba:	d045      	beq.n	800c248 <_free_r+0x94>
 800c1bc:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800c1c0:	1f0c      	subs	r4, r1, #4
 800c1c2:	2b00      	cmp	r3, #0
 800c1c4:	bfb8      	it	lt
 800c1c6:	18e4      	addlt	r4, r4, r3
 800c1c8:	f000 fa57 	bl	800c67a <__malloc_lock>
 800c1cc:	4a1f      	ldr	r2, [pc, #124]	; (800c24c <_free_r+0x98>)
 800c1ce:	6813      	ldr	r3, [r2, #0]
 800c1d0:	4610      	mov	r0, r2
 800c1d2:	b933      	cbnz	r3, 800c1e2 <_free_r+0x2e>
 800c1d4:	6063      	str	r3, [r4, #4]
 800c1d6:	6014      	str	r4, [r2, #0]
 800c1d8:	4628      	mov	r0, r5
 800c1da:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800c1de:	f000 ba4d 	b.w	800c67c <__malloc_unlock>
 800c1e2:	42a3      	cmp	r3, r4
 800c1e4:	d90c      	bls.n	800c200 <_free_r+0x4c>
 800c1e6:	6821      	ldr	r1, [r4, #0]
 800c1e8:	1862      	adds	r2, r4, r1
 800c1ea:	4293      	cmp	r3, r2
 800c1ec:	bf04      	itt	eq
 800c1ee:	681a      	ldreq	r2, [r3, #0]
 800c1f0:	685b      	ldreq	r3, [r3, #4]
 800c1f2:	6063      	str	r3, [r4, #4]
 800c1f4:	bf04      	itt	eq
 800c1f6:	1852      	addeq	r2, r2, r1
 800c1f8:	6022      	streq	r2, [r4, #0]
 800c1fa:	6004      	str	r4, [r0, #0]
 800c1fc:	e7ec      	b.n	800c1d8 <_free_r+0x24>
 800c1fe:	4613      	mov	r3, r2
 800c200:	685a      	ldr	r2, [r3, #4]
 800c202:	b10a      	cbz	r2, 800c208 <_free_r+0x54>
 800c204:	42a2      	cmp	r2, r4
 800c206:	d9fa      	bls.n	800c1fe <_free_r+0x4a>
 800c208:	6819      	ldr	r1, [r3, #0]
 800c20a:	1858      	adds	r0, r3, r1
 800c20c:	42a0      	cmp	r0, r4
 800c20e:	d10b      	bne.n	800c228 <_free_r+0x74>
 800c210:	6820      	ldr	r0, [r4, #0]
 800c212:	4401      	add	r1, r0
 800c214:	1858      	adds	r0, r3, r1
 800c216:	4282      	cmp	r2, r0
 800c218:	6019      	str	r1, [r3, #0]
 800c21a:	d1dd      	bne.n	800c1d8 <_free_r+0x24>
 800c21c:	6810      	ldr	r0, [r2, #0]
 800c21e:	6852      	ldr	r2, [r2, #4]
 800c220:	605a      	str	r2, [r3, #4]
 800c222:	4401      	add	r1, r0
 800c224:	6019      	str	r1, [r3, #0]
 800c226:	e7d7      	b.n	800c1d8 <_free_r+0x24>
 800c228:	d902      	bls.n	800c230 <_free_r+0x7c>
 800c22a:	230c      	movs	r3, #12
 800c22c:	602b      	str	r3, [r5, #0]
 800c22e:	e7d3      	b.n	800c1d8 <_free_r+0x24>
 800c230:	6820      	ldr	r0, [r4, #0]
 800c232:	1821      	adds	r1, r4, r0
 800c234:	428a      	cmp	r2, r1
 800c236:	bf04      	itt	eq
 800c238:	6811      	ldreq	r1, [r2, #0]
 800c23a:	6852      	ldreq	r2, [r2, #4]
 800c23c:	6062      	str	r2, [r4, #4]
 800c23e:	bf04      	itt	eq
 800c240:	1809      	addeq	r1, r1, r0
 800c242:	6021      	streq	r1, [r4, #0]
 800c244:	605c      	str	r4, [r3, #4]
 800c246:	e7c7      	b.n	800c1d8 <_free_r+0x24>
 800c248:	bd38      	pop	{r3, r4, r5, pc}
 800c24a:	bf00      	nop
 800c24c:	20000318 	.word	0x20000318

0800c250 <_malloc_r>:
 800c250:	b570      	push	{r4, r5, r6, lr}
 800c252:	1ccd      	adds	r5, r1, #3
 800c254:	f025 0503 	bic.w	r5, r5, #3
 800c258:	3508      	adds	r5, #8
 800c25a:	2d0c      	cmp	r5, #12
 800c25c:	bf38      	it	cc
 800c25e:	250c      	movcc	r5, #12
 800c260:	2d00      	cmp	r5, #0
 800c262:	4606      	mov	r6, r0
 800c264:	db01      	blt.n	800c26a <_malloc_r+0x1a>
 800c266:	42a9      	cmp	r1, r5
 800c268:	d903      	bls.n	800c272 <_malloc_r+0x22>
 800c26a:	230c      	movs	r3, #12
 800c26c:	6033      	str	r3, [r6, #0]
 800c26e:	2000      	movs	r0, #0
 800c270:	bd70      	pop	{r4, r5, r6, pc}
 800c272:	f000 fa02 	bl	800c67a <__malloc_lock>
 800c276:	4a21      	ldr	r2, [pc, #132]	; (800c2fc <_malloc_r+0xac>)
 800c278:	6814      	ldr	r4, [r2, #0]
 800c27a:	4621      	mov	r1, r4
 800c27c:	b991      	cbnz	r1, 800c2a4 <_malloc_r+0x54>
 800c27e:	4c20      	ldr	r4, [pc, #128]	; (800c300 <_malloc_r+0xb0>)
 800c280:	6823      	ldr	r3, [r4, #0]
 800c282:	b91b      	cbnz	r3, 800c28c <_malloc_r+0x3c>
 800c284:	4630      	mov	r0, r6
 800c286:	f000 f9b5 	bl	800c5f4 <_sbrk_r>
 800c28a:	6020      	str	r0, [r4, #0]
 800c28c:	4629      	mov	r1, r5
 800c28e:	4630      	mov	r0, r6
 800c290:	f000 f9b0 	bl	800c5f4 <_sbrk_r>
 800c294:	1c43      	adds	r3, r0, #1
 800c296:	d124      	bne.n	800c2e2 <_malloc_r+0x92>
 800c298:	230c      	movs	r3, #12
 800c29a:	6033      	str	r3, [r6, #0]
 800c29c:	4630      	mov	r0, r6
 800c29e:	f000 f9ed 	bl	800c67c <__malloc_unlock>
 800c2a2:	e7e4      	b.n	800c26e <_malloc_r+0x1e>
 800c2a4:	680b      	ldr	r3, [r1, #0]
 800c2a6:	1b5b      	subs	r3, r3, r5
 800c2a8:	d418      	bmi.n	800c2dc <_malloc_r+0x8c>
 800c2aa:	2b0b      	cmp	r3, #11
 800c2ac:	d90f      	bls.n	800c2ce <_malloc_r+0x7e>
 800c2ae:	600b      	str	r3, [r1, #0]
 800c2b0:	50cd      	str	r5, [r1, r3]
 800c2b2:	18cc      	adds	r4, r1, r3
 800c2b4:	4630      	mov	r0, r6
 800c2b6:	f000 f9e1 	bl	800c67c <__malloc_unlock>
 800c2ba:	f104 000b 	add.w	r0, r4, #11
 800c2be:	1d23      	adds	r3, r4, #4
 800c2c0:	f020 0007 	bic.w	r0, r0, #7
 800c2c4:	1ac3      	subs	r3, r0, r3
 800c2c6:	d0d3      	beq.n	800c270 <_malloc_r+0x20>
 800c2c8:	425a      	negs	r2, r3
 800c2ca:	50e2      	str	r2, [r4, r3]
 800c2cc:	e7d0      	b.n	800c270 <_malloc_r+0x20>
 800c2ce:	428c      	cmp	r4, r1
 800c2d0:	684b      	ldr	r3, [r1, #4]
 800c2d2:	bf16      	itet	ne
 800c2d4:	6063      	strne	r3, [r4, #4]
 800c2d6:	6013      	streq	r3, [r2, #0]
 800c2d8:	460c      	movne	r4, r1
 800c2da:	e7eb      	b.n	800c2b4 <_malloc_r+0x64>
 800c2dc:	460c      	mov	r4, r1
 800c2de:	6849      	ldr	r1, [r1, #4]
 800c2e0:	e7cc      	b.n	800c27c <_malloc_r+0x2c>
 800c2e2:	1cc4      	adds	r4, r0, #3
 800c2e4:	f024 0403 	bic.w	r4, r4, #3
 800c2e8:	42a0      	cmp	r0, r4
 800c2ea:	d005      	beq.n	800c2f8 <_malloc_r+0xa8>
 800c2ec:	1a21      	subs	r1, r4, r0
 800c2ee:	4630      	mov	r0, r6
 800c2f0:	f000 f980 	bl	800c5f4 <_sbrk_r>
 800c2f4:	3001      	adds	r0, #1
 800c2f6:	d0cf      	beq.n	800c298 <_malloc_r+0x48>
 800c2f8:	6025      	str	r5, [r4, #0]
 800c2fa:	e7db      	b.n	800c2b4 <_malloc_r+0x64>
 800c2fc:	20000318 	.word	0x20000318
 800c300:	2000031c 	.word	0x2000031c

0800c304 <_realloc_r>:
 800c304:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c306:	4607      	mov	r7, r0
 800c308:	4614      	mov	r4, r2
 800c30a:	460e      	mov	r6, r1
 800c30c:	b921      	cbnz	r1, 800c318 <_realloc_r+0x14>
 800c30e:	4611      	mov	r1, r2
 800c310:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 800c314:	f7ff bf9c 	b.w	800c250 <_malloc_r>
 800c318:	b922      	cbnz	r2, 800c324 <_realloc_r+0x20>
 800c31a:	f7ff ff4b 	bl	800c1b4 <_free_r>
 800c31e:	4625      	mov	r5, r4
 800c320:	4628      	mov	r0, r5
 800c322:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800c324:	f000 f9ab 	bl	800c67e <_malloc_usable_size_r>
 800c328:	42a0      	cmp	r0, r4
 800c32a:	d20f      	bcs.n	800c34c <_realloc_r+0x48>
 800c32c:	4621      	mov	r1, r4
 800c32e:	4638      	mov	r0, r7
 800c330:	f7ff ff8e 	bl	800c250 <_malloc_r>
 800c334:	4605      	mov	r5, r0
 800c336:	2800      	cmp	r0, #0
 800c338:	d0f2      	beq.n	800c320 <_realloc_r+0x1c>
 800c33a:	4631      	mov	r1, r6
 800c33c:	4622      	mov	r2, r4
 800c33e:	f7ff fc27 	bl	800bb90 <memcpy>
 800c342:	4631      	mov	r1, r6
 800c344:	4638      	mov	r0, r7
 800c346:	f7ff ff35 	bl	800c1b4 <_free_r>
 800c34a:	e7e9      	b.n	800c320 <_realloc_r+0x1c>
 800c34c:	4635      	mov	r5, r6
 800c34e:	e7e7      	b.n	800c320 <_realloc_r+0x1c>

0800c350 <__ssputs_r>:
 800c350:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800c354:	688e      	ldr	r6, [r1, #8]
 800c356:	429e      	cmp	r6, r3
 800c358:	4682      	mov	sl, r0
 800c35a:	460c      	mov	r4, r1
 800c35c:	4690      	mov	r8, r2
 800c35e:	4699      	mov	r9, r3
 800c360:	d837      	bhi.n	800c3d2 <__ssputs_r+0x82>
 800c362:	898a      	ldrh	r2, [r1, #12]
 800c364:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800c368:	d031      	beq.n	800c3ce <__ssputs_r+0x7e>
 800c36a:	6825      	ldr	r5, [r4, #0]
 800c36c:	6909      	ldr	r1, [r1, #16]
 800c36e:	1a6f      	subs	r7, r5, r1
 800c370:	6965      	ldr	r5, [r4, #20]
 800c372:	2302      	movs	r3, #2
 800c374:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800c378:	fb95 f5f3 	sdiv	r5, r5, r3
 800c37c:	f109 0301 	add.w	r3, r9, #1
 800c380:	443b      	add	r3, r7
 800c382:	429d      	cmp	r5, r3
 800c384:	bf38      	it	cc
 800c386:	461d      	movcc	r5, r3
 800c388:	0553      	lsls	r3, r2, #21
 800c38a:	d530      	bpl.n	800c3ee <__ssputs_r+0x9e>
 800c38c:	4629      	mov	r1, r5
 800c38e:	f7ff ff5f 	bl	800c250 <_malloc_r>
 800c392:	4606      	mov	r6, r0
 800c394:	b950      	cbnz	r0, 800c3ac <__ssputs_r+0x5c>
 800c396:	230c      	movs	r3, #12
 800c398:	f8ca 3000 	str.w	r3, [sl]
 800c39c:	89a3      	ldrh	r3, [r4, #12]
 800c39e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800c3a2:	81a3      	strh	r3, [r4, #12]
 800c3a4:	f04f 30ff 	mov.w	r0, #4294967295
 800c3a8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c3ac:	463a      	mov	r2, r7
 800c3ae:	6921      	ldr	r1, [r4, #16]
 800c3b0:	f7ff fbee 	bl	800bb90 <memcpy>
 800c3b4:	89a3      	ldrh	r3, [r4, #12]
 800c3b6:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800c3ba:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800c3be:	81a3      	strh	r3, [r4, #12]
 800c3c0:	6126      	str	r6, [r4, #16]
 800c3c2:	6165      	str	r5, [r4, #20]
 800c3c4:	443e      	add	r6, r7
 800c3c6:	1bed      	subs	r5, r5, r7
 800c3c8:	6026      	str	r6, [r4, #0]
 800c3ca:	60a5      	str	r5, [r4, #8]
 800c3cc:	464e      	mov	r6, r9
 800c3ce:	454e      	cmp	r6, r9
 800c3d0:	d900      	bls.n	800c3d4 <__ssputs_r+0x84>
 800c3d2:	464e      	mov	r6, r9
 800c3d4:	4632      	mov	r2, r6
 800c3d6:	4641      	mov	r1, r8
 800c3d8:	6820      	ldr	r0, [r4, #0]
 800c3da:	f000 f935 	bl	800c648 <memmove>
 800c3de:	68a3      	ldr	r3, [r4, #8]
 800c3e0:	1b9b      	subs	r3, r3, r6
 800c3e2:	60a3      	str	r3, [r4, #8]
 800c3e4:	6823      	ldr	r3, [r4, #0]
 800c3e6:	441e      	add	r6, r3
 800c3e8:	6026      	str	r6, [r4, #0]
 800c3ea:	2000      	movs	r0, #0
 800c3ec:	e7dc      	b.n	800c3a8 <__ssputs_r+0x58>
 800c3ee:	462a      	mov	r2, r5
 800c3f0:	f7ff ff88 	bl	800c304 <_realloc_r>
 800c3f4:	4606      	mov	r6, r0
 800c3f6:	2800      	cmp	r0, #0
 800c3f8:	d1e2      	bne.n	800c3c0 <__ssputs_r+0x70>
 800c3fa:	6921      	ldr	r1, [r4, #16]
 800c3fc:	4650      	mov	r0, sl
 800c3fe:	f7ff fed9 	bl	800c1b4 <_free_r>
 800c402:	e7c8      	b.n	800c396 <__ssputs_r+0x46>

0800c404 <_svfiprintf_r>:
 800c404:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c408:	461d      	mov	r5, r3
 800c40a:	898b      	ldrh	r3, [r1, #12]
 800c40c:	061f      	lsls	r7, r3, #24
 800c40e:	b09d      	sub	sp, #116	; 0x74
 800c410:	4680      	mov	r8, r0
 800c412:	460c      	mov	r4, r1
 800c414:	4616      	mov	r6, r2
 800c416:	d50f      	bpl.n	800c438 <_svfiprintf_r+0x34>
 800c418:	690b      	ldr	r3, [r1, #16]
 800c41a:	b96b      	cbnz	r3, 800c438 <_svfiprintf_r+0x34>
 800c41c:	2140      	movs	r1, #64	; 0x40
 800c41e:	f7ff ff17 	bl	800c250 <_malloc_r>
 800c422:	6020      	str	r0, [r4, #0]
 800c424:	6120      	str	r0, [r4, #16]
 800c426:	b928      	cbnz	r0, 800c434 <_svfiprintf_r+0x30>
 800c428:	230c      	movs	r3, #12
 800c42a:	f8c8 3000 	str.w	r3, [r8]
 800c42e:	f04f 30ff 	mov.w	r0, #4294967295
 800c432:	e0c8      	b.n	800c5c6 <_svfiprintf_r+0x1c2>
 800c434:	2340      	movs	r3, #64	; 0x40
 800c436:	6163      	str	r3, [r4, #20]
 800c438:	2300      	movs	r3, #0
 800c43a:	9309      	str	r3, [sp, #36]	; 0x24
 800c43c:	2320      	movs	r3, #32
 800c43e:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800c442:	2330      	movs	r3, #48	; 0x30
 800c444:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800c448:	9503      	str	r5, [sp, #12]
 800c44a:	f04f 0b01 	mov.w	fp, #1
 800c44e:	4637      	mov	r7, r6
 800c450:	463d      	mov	r5, r7
 800c452:	f815 3b01 	ldrb.w	r3, [r5], #1
 800c456:	b10b      	cbz	r3, 800c45c <_svfiprintf_r+0x58>
 800c458:	2b25      	cmp	r3, #37	; 0x25
 800c45a:	d13e      	bne.n	800c4da <_svfiprintf_r+0xd6>
 800c45c:	ebb7 0a06 	subs.w	sl, r7, r6
 800c460:	d00b      	beq.n	800c47a <_svfiprintf_r+0x76>
 800c462:	4653      	mov	r3, sl
 800c464:	4632      	mov	r2, r6
 800c466:	4621      	mov	r1, r4
 800c468:	4640      	mov	r0, r8
 800c46a:	f7ff ff71 	bl	800c350 <__ssputs_r>
 800c46e:	3001      	adds	r0, #1
 800c470:	f000 80a4 	beq.w	800c5bc <_svfiprintf_r+0x1b8>
 800c474:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c476:	4453      	add	r3, sl
 800c478:	9309      	str	r3, [sp, #36]	; 0x24
 800c47a:	783b      	ldrb	r3, [r7, #0]
 800c47c:	2b00      	cmp	r3, #0
 800c47e:	f000 809d 	beq.w	800c5bc <_svfiprintf_r+0x1b8>
 800c482:	2300      	movs	r3, #0
 800c484:	f04f 32ff 	mov.w	r2, #4294967295
 800c488:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800c48c:	9304      	str	r3, [sp, #16]
 800c48e:	9307      	str	r3, [sp, #28]
 800c490:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800c494:	931a      	str	r3, [sp, #104]	; 0x68
 800c496:	462f      	mov	r7, r5
 800c498:	2205      	movs	r2, #5
 800c49a:	f817 1b01 	ldrb.w	r1, [r7], #1
 800c49e:	4850      	ldr	r0, [pc, #320]	; (800c5e0 <_svfiprintf_r+0x1dc>)
 800c4a0:	f7f3 fea6 	bl	80001f0 <memchr>
 800c4a4:	9b04      	ldr	r3, [sp, #16]
 800c4a6:	b9d0      	cbnz	r0, 800c4de <_svfiprintf_r+0xda>
 800c4a8:	06d9      	lsls	r1, r3, #27
 800c4aa:	bf44      	itt	mi
 800c4ac:	2220      	movmi	r2, #32
 800c4ae:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 800c4b2:	071a      	lsls	r2, r3, #28
 800c4b4:	bf44      	itt	mi
 800c4b6:	222b      	movmi	r2, #43	; 0x2b
 800c4b8:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 800c4bc:	782a      	ldrb	r2, [r5, #0]
 800c4be:	2a2a      	cmp	r2, #42	; 0x2a
 800c4c0:	d015      	beq.n	800c4ee <_svfiprintf_r+0xea>
 800c4c2:	9a07      	ldr	r2, [sp, #28]
 800c4c4:	462f      	mov	r7, r5
 800c4c6:	2000      	movs	r0, #0
 800c4c8:	250a      	movs	r5, #10
 800c4ca:	4639      	mov	r1, r7
 800c4cc:	f811 3b01 	ldrb.w	r3, [r1], #1
 800c4d0:	3b30      	subs	r3, #48	; 0x30
 800c4d2:	2b09      	cmp	r3, #9
 800c4d4:	d94d      	bls.n	800c572 <_svfiprintf_r+0x16e>
 800c4d6:	b1b8      	cbz	r0, 800c508 <_svfiprintf_r+0x104>
 800c4d8:	e00f      	b.n	800c4fa <_svfiprintf_r+0xf6>
 800c4da:	462f      	mov	r7, r5
 800c4dc:	e7b8      	b.n	800c450 <_svfiprintf_r+0x4c>
 800c4de:	4a40      	ldr	r2, [pc, #256]	; (800c5e0 <_svfiprintf_r+0x1dc>)
 800c4e0:	1a80      	subs	r0, r0, r2
 800c4e2:	fa0b f000 	lsl.w	r0, fp, r0
 800c4e6:	4318      	orrs	r0, r3
 800c4e8:	9004      	str	r0, [sp, #16]
 800c4ea:	463d      	mov	r5, r7
 800c4ec:	e7d3      	b.n	800c496 <_svfiprintf_r+0x92>
 800c4ee:	9a03      	ldr	r2, [sp, #12]
 800c4f0:	1d11      	adds	r1, r2, #4
 800c4f2:	6812      	ldr	r2, [r2, #0]
 800c4f4:	9103      	str	r1, [sp, #12]
 800c4f6:	2a00      	cmp	r2, #0
 800c4f8:	db01      	blt.n	800c4fe <_svfiprintf_r+0xfa>
 800c4fa:	9207      	str	r2, [sp, #28]
 800c4fc:	e004      	b.n	800c508 <_svfiprintf_r+0x104>
 800c4fe:	4252      	negs	r2, r2
 800c500:	f043 0302 	orr.w	r3, r3, #2
 800c504:	9207      	str	r2, [sp, #28]
 800c506:	9304      	str	r3, [sp, #16]
 800c508:	783b      	ldrb	r3, [r7, #0]
 800c50a:	2b2e      	cmp	r3, #46	; 0x2e
 800c50c:	d10c      	bne.n	800c528 <_svfiprintf_r+0x124>
 800c50e:	787b      	ldrb	r3, [r7, #1]
 800c510:	2b2a      	cmp	r3, #42	; 0x2a
 800c512:	d133      	bne.n	800c57c <_svfiprintf_r+0x178>
 800c514:	9b03      	ldr	r3, [sp, #12]
 800c516:	1d1a      	adds	r2, r3, #4
 800c518:	681b      	ldr	r3, [r3, #0]
 800c51a:	9203      	str	r2, [sp, #12]
 800c51c:	2b00      	cmp	r3, #0
 800c51e:	bfb8      	it	lt
 800c520:	f04f 33ff 	movlt.w	r3, #4294967295
 800c524:	3702      	adds	r7, #2
 800c526:	9305      	str	r3, [sp, #20]
 800c528:	4d2e      	ldr	r5, [pc, #184]	; (800c5e4 <_svfiprintf_r+0x1e0>)
 800c52a:	7839      	ldrb	r1, [r7, #0]
 800c52c:	2203      	movs	r2, #3
 800c52e:	4628      	mov	r0, r5
 800c530:	f7f3 fe5e 	bl	80001f0 <memchr>
 800c534:	b138      	cbz	r0, 800c546 <_svfiprintf_r+0x142>
 800c536:	2340      	movs	r3, #64	; 0x40
 800c538:	1b40      	subs	r0, r0, r5
 800c53a:	fa03 f000 	lsl.w	r0, r3, r0
 800c53e:	9b04      	ldr	r3, [sp, #16]
 800c540:	4303      	orrs	r3, r0
 800c542:	3701      	adds	r7, #1
 800c544:	9304      	str	r3, [sp, #16]
 800c546:	7839      	ldrb	r1, [r7, #0]
 800c548:	4827      	ldr	r0, [pc, #156]	; (800c5e8 <_svfiprintf_r+0x1e4>)
 800c54a:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800c54e:	2206      	movs	r2, #6
 800c550:	1c7e      	adds	r6, r7, #1
 800c552:	f7f3 fe4d 	bl	80001f0 <memchr>
 800c556:	2800      	cmp	r0, #0
 800c558:	d038      	beq.n	800c5cc <_svfiprintf_r+0x1c8>
 800c55a:	4b24      	ldr	r3, [pc, #144]	; (800c5ec <_svfiprintf_r+0x1e8>)
 800c55c:	bb13      	cbnz	r3, 800c5a4 <_svfiprintf_r+0x1a0>
 800c55e:	9b03      	ldr	r3, [sp, #12]
 800c560:	3307      	adds	r3, #7
 800c562:	f023 0307 	bic.w	r3, r3, #7
 800c566:	3308      	adds	r3, #8
 800c568:	9303      	str	r3, [sp, #12]
 800c56a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c56c:	444b      	add	r3, r9
 800c56e:	9309      	str	r3, [sp, #36]	; 0x24
 800c570:	e76d      	b.n	800c44e <_svfiprintf_r+0x4a>
 800c572:	fb05 3202 	mla	r2, r5, r2, r3
 800c576:	2001      	movs	r0, #1
 800c578:	460f      	mov	r7, r1
 800c57a:	e7a6      	b.n	800c4ca <_svfiprintf_r+0xc6>
 800c57c:	2300      	movs	r3, #0
 800c57e:	3701      	adds	r7, #1
 800c580:	9305      	str	r3, [sp, #20]
 800c582:	4619      	mov	r1, r3
 800c584:	250a      	movs	r5, #10
 800c586:	4638      	mov	r0, r7
 800c588:	f810 2b01 	ldrb.w	r2, [r0], #1
 800c58c:	3a30      	subs	r2, #48	; 0x30
 800c58e:	2a09      	cmp	r2, #9
 800c590:	d903      	bls.n	800c59a <_svfiprintf_r+0x196>
 800c592:	2b00      	cmp	r3, #0
 800c594:	d0c8      	beq.n	800c528 <_svfiprintf_r+0x124>
 800c596:	9105      	str	r1, [sp, #20]
 800c598:	e7c6      	b.n	800c528 <_svfiprintf_r+0x124>
 800c59a:	fb05 2101 	mla	r1, r5, r1, r2
 800c59e:	2301      	movs	r3, #1
 800c5a0:	4607      	mov	r7, r0
 800c5a2:	e7f0      	b.n	800c586 <_svfiprintf_r+0x182>
 800c5a4:	ab03      	add	r3, sp, #12
 800c5a6:	9300      	str	r3, [sp, #0]
 800c5a8:	4622      	mov	r2, r4
 800c5aa:	4b11      	ldr	r3, [pc, #68]	; (800c5f0 <_svfiprintf_r+0x1ec>)
 800c5ac:	a904      	add	r1, sp, #16
 800c5ae:	4640      	mov	r0, r8
 800c5b0:	f7fd ff5a 	bl	800a468 <_printf_float>
 800c5b4:	f1b0 3fff 	cmp.w	r0, #4294967295
 800c5b8:	4681      	mov	r9, r0
 800c5ba:	d1d6      	bne.n	800c56a <_svfiprintf_r+0x166>
 800c5bc:	89a3      	ldrh	r3, [r4, #12]
 800c5be:	065b      	lsls	r3, r3, #25
 800c5c0:	f53f af35 	bmi.w	800c42e <_svfiprintf_r+0x2a>
 800c5c4:	9809      	ldr	r0, [sp, #36]	; 0x24
 800c5c6:	b01d      	add	sp, #116	; 0x74
 800c5c8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c5cc:	ab03      	add	r3, sp, #12
 800c5ce:	9300      	str	r3, [sp, #0]
 800c5d0:	4622      	mov	r2, r4
 800c5d2:	4b07      	ldr	r3, [pc, #28]	; (800c5f0 <_svfiprintf_r+0x1ec>)
 800c5d4:	a904      	add	r1, sp, #16
 800c5d6:	4640      	mov	r0, r8
 800c5d8:	f7fe f9fc 	bl	800a9d4 <_printf_i>
 800c5dc:	e7ea      	b.n	800c5b4 <_svfiprintf_r+0x1b0>
 800c5de:	bf00      	nop
 800c5e0:	0800d42c 	.word	0x0800d42c
 800c5e4:	0800d432 	.word	0x0800d432
 800c5e8:	0800d436 	.word	0x0800d436
 800c5ec:	0800a469 	.word	0x0800a469
 800c5f0:	0800c351 	.word	0x0800c351

0800c5f4 <_sbrk_r>:
 800c5f4:	b538      	push	{r3, r4, r5, lr}
 800c5f6:	4c06      	ldr	r4, [pc, #24]	; (800c610 <_sbrk_r+0x1c>)
 800c5f8:	2300      	movs	r3, #0
 800c5fa:	4605      	mov	r5, r0
 800c5fc:	4608      	mov	r0, r1
 800c5fe:	6023      	str	r3, [r4, #0]
 800c600:	f7f6 fdea 	bl	80031d8 <_sbrk>
 800c604:	1c43      	adds	r3, r0, #1
 800c606:	d102      	bne.n	800c60e <_sbrk_r+0x1a>
 800c608:	6823      	ldr	r3, [r4, #0]
 800c60a:	b103      	cbz	r3, 800c60e <_sbrk_r+0x1a>
 800c60c:	602b      	str	r3, [r5, #0]
 800c60e:	bd38      	pop	{r3, r4, r5, pc}
 800c610:	200005f8 	.word	0x200005f8

0800c614 <strcpy>:
 800c614:	4603      	mov	r3, r0
 800c616:	f811 2b01 	ldrb.w	r2, [r1], #1
 800c61a:	f803 2b01 	strb.w	r2, [r3], #1
 800c61e:	2a00      	cmp	r2, #0
 800c620:	d1f9      	bne.n	800c616 <strcpy+0x2>
 800c622:	4770      	bx	lr

0800c624 <__ascii_mbtowc>:
 800c624:	b082      	sub	sp, #8
 800c626:	b901      	cbnz	r1, 800c62a <__ascii_mbtowc+0x6>
 800c628:	a901      	add	r1, sp, #4
 800c62a:	b142      	cbz	r2, 800c63e <__ascii_mbtowc+0x1a>
 800c62c:	b14b      	cbz	r3, 800c642 <__ascii_mbtowc+0x1e>
 800c62e:	7813      	ldrb	r3, [r2, #0]
 800c630:	600b      	str	r3, [r1, #0]
 800c632:	7812      	ldrb	r2, [r2, #0]
 800c634:	1c10      	adds	r0, r2, #0
 800c636:	bf18      	it	ne
 800c638:	2001      	movne	r0, #1
 800c63a:	b002      	add	sp, #8
 800c63c:	4770      	bx	lr
 800c63e:	4610      	mov	r0, r2
 800c640:	e7fb      	b.n	800c63a <__ascii_mbtowc+0x16>
 800c642:	f06f 0001 	mvn.w	r0, #1
 800c646:	e7f8      	b.n	800c63a <__ascii_mbtowc+0x16>

0800c648 <memmove>:
 800c648:	4288      	cmp	r0, r1
 800c64a:	b510      	push	{r4, lr}
 800c64c:	eb01 0302 	add.w	r3, r1, r2
 800c650:	d807      	bhi.n	800c662 <memmove+0x1a>
 800c652:	1e42      	subs	r2, r0, #1
 800c654:	4299      	cmp	r1, r3
 800c656:	d00a      	beq.n	800c66e <memmove+0x26>
 800c658:	f811 4b01 	ldrb.w	r4, [r1], #1
 800c65c:	f802 4f01 	strb.w	r4, [r2, #1]!
 800c660:	e7f8      	b.n	800c654 <memmove+0xc>
 800c662:	4283      	cmp	r3, r0
 800c664:	d9f5      	bls.n	800c652 <memmove+0xa>
 800c666:	1881      	adds	r1, r0, r2
 800c668:	1ad2      	subs	r2, r2, r3
 800c66a:	42d3      	cmn	r3, r2
 800c66c:	d100      	bne.n	800c670 <memmove+0x28>
 800c66e:	bd10      	pop	{r4, pc}
 800c670:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800c674:	f801 4d01 	strb.w	r4, [r1, #-1]!
 800c678:	e7f7      	b.n	800c66a <memmove+0x22>

0800c67a <__malloc_lock>:
 800c67a:	4770      	bx	lr

0800c67c <__malloc_unlock>:
 800c67c:	4770      	bx	lr

0800c67e <_malloc_usable_size_r>:
 800c67e:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800c682:	1f18      	subs	r0, r3, #4
 800c684:	2b00      	cmp	r3, #0
 800c686:	bfbc      	itt	lt
 800c688:	580b      	ldrlt	r3, [r1, r0]
 800c68a:	18c0      	addlt	r0, r0, r3
 800c68c:	4770      	bx	lr

0800c68e <__ascii_wctomb>:
 800c68e:	b149      	cbz	r1, 800c6a4 <__ascii_wctomb+0x16>
 800c690:	2aff      	cmp	r2, #255	; 0xff
 800c692:	bf85      	ittet	hi
 800c694:	238a      	movhi	r3, #138	; 0x8a
 800c696:	6003      	strhi	r3, [r0, #0]
 800c698:	700a      	strbls	r2, [r1, #0]
 800c69a:	f04f 30ff 	movhi.w	r0, #4294967295
 800c69e:	bf98      	it	ls
 800c6a0:	2001      	movls	r0, #1
 800c6a2:	4770      	bx	lr
 800c6a4:	4608      	mov	r0, r1
 800c6a6:	4770      	bx	lr

0800c6a8 <powf>:
 800c6a8:	e92d 4370 	stmdb	sp!, {r4, r5, r6, r8, r9, lr}
 800c6ac:	ed2d 8b04 	vpush	{d8-d9}
 800c6b0:	4ca7      	ldr	r4, [pc, #668]	; (800c950 <powf+0x2a8>)
 800c6b2:	b08a      	sub	sp, #40	; 0x28
 800c6b4:	eef0 8a40 	vmov.f32	s17, s0
 800c6b8:	eeb0 8a60 	vmov.f32	s16, s1
 800c6bc:	f000 f958 	bl	800c970 <__ieee754_powf>
 800c6c0:	f994 5000 	ldrsb.w	r5, [r4]
 800c6c4:	1c6b      	adds	r3, r5, #1
 800c6c6:	eeb0 9a40 	vmov.f32	s18, s0
 800c6ca:	4626      	mov	r6, r4
 800c6cc:	d05f      	beq.n	800c78e <powf+0xe6>
 800c6ce:	eeb4 8a48 	vcmp.f32	s16, s16
 800c6d2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c6d6:	d65a      	bvs.n	800c78e <powf+0xe6>
 800c6d8:	eef4 8a68 	vcmp.f32	s17, s17
 800c6dc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c6e0:	d721      	bvc.n	800c726 <powf+0x7e>
 800c6e2:	eeb5 8a40 	vcmp.f32	s16, #0.0
 800c6e6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c6ea:	d150      	bne.n	800c78e <powf+0xe6>
 800c6ec:	2301      	movs	r3, #1
 800c6ee:	9300      	str	r3, [sp, #0]
 800c6f0:	4b98      	ldr	r3, [pc, #608]	; (800c954 <powf+0x2ac>)
 800c6f2:	9301      	str	r3, [sp, #4]
 800c6f4:	ee18 0a90 	vmov	r0, s17
 800c6f8:	2300      	movs	r3, #0
 800c6fa:	9308      	str	r3, [sp, #32]
 800c6fc:	f7f3 ff2c 	bl	8000558 <__aeabi_f2d>
 800c700:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800c704:	ee18 0a10 	vmov	r0, s16
 800c708:	f7f3 ff26 	bl	8000558 <__aeabi_f2d>
 800c70c:	4b92      	ldr	r3, [pc, #584]	; (800c958 <powf+0x2b0>)
 800c70e:	2200      	movs	r2, #0
 800c710:	2d02      	cmp	r5, #2
 800c712:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800c716:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800c71a:	d032      	beq.n	800c782 <powf+0xda>
 800c71c:	4668      	mov	r0, sp
 800c71e:	f000 fbea 	bl	800cef6 <matherr>
 800c722:	bb40      	cbnz	r0, 800c776 <powf+0xce>
 800c724:	e065      	b.n	800c7f2 <powf+0x14a>
 800c726:	eddf 9a8d 	vldr	s19, [pc, #564]	; 800c95c <powf+0x2b4>
 800c72a:	eef4 8a69 	vcmp.f32	s17, s19
 800c72e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c732:	d163      	bne.n	800c7fc <powf+0x154>
 800c734:	eeb4 8a69 	vcmp.f32	s16, s19
 800c738:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c73c:	d12e      	bne.n	800c79c <powf+0xf4>
 800c73e:	2301      	movs	r3, #1
 800c740:	9300      	str	r3, [sp, #0]
 800c742:	4b84      	ldr	r3, [pc, #528]	; (800c954 <powf+0x2ac>)
 800c744:	9301      	str	r3, [sp, #4]
 800c746:	ee18 0a90 	vmov	r0, s17
 800c74a:	2300      	movs	r3, #0
 800c74c:	9308      	str	r3, [sp, #32]
 800c74e:	f7f3 ff03 	bl	8000558 <__aeabi_f2d>
 800c752:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800c756:	ee18 0a10 	vmov	r0, s16
 800c75a:	f7f3 fefd 	bl	8000558 <__aeabi_f2d>
 800c75e:	2200      	movs	r2, #0
 800c760:	2300      	movs	r3, #0
 800c762:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800c766:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800c76a:	2d00      	cmp	r5, #0
 800c76c:	d0d6      	beq.n	800c71c <powf+0x74>
 800c76e:	4b7a      	ldr	r3, [pc, #488]	; (800c958 <powf+0x2b0>)
 800c770:	2200      	movs	r2, #0
 800c772:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800c776:	9b08      	ldr	r3, [sp, #32]
 800c778:	b11b      	cbz	r3, 800c782 <powf+0xda>
 800c77a:	f7fd fdaf 	bl	800a2dc <__errno>
 800c77e:	9b08      	ldr	r3, [sp, #32]
 800c780:	6003      	str	r3, [r0, #0]
 800c782:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800c786:	f7f4 fa17 	bl	8000bb8 <__aeabi_d2f>
 800c78a:	ee09 0a10 	vmov	s18, r0
 800c78e:	eeb0 0a49 	vmov.f32	s0, s18
 800c792:	b00a      	add	sp, #40	; 0x28
 800c794:	ecbd 8b04 	vpop	{d8-d9}
 800c798:	e8bd 8370 	ldmia.w	sp!, {r4, r5, r6, r8, r9, pc}
 800c79c:	eeb0 0a48 	vmov.f32	s0, s16
 800c7a0:	f000 fbb2 	bl	800cf08 <finitef>
 800c7a4:	2800      	cmp	r0, #0
 800c7a6:	d0f2      	beq.n	800c78e <powf+0xe6>
 800c7a8:	eeb5 8ac0 	vcmpe.f32	s16, #0.0
 800c7ac:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c7b0:	d5ed      	bpl.n	800c78e <powf+0xe6>
 800c7b2:	2301      	movs	r3, #1
 800c7b4:	9300      	str	r3, [sp, #0]
 800c7b6:	4b67      	ldr	r3, [pc, #412]	; (800c954 <powf+0x2ac>)
 800c7b8:	9301      	str	r3, [sp, #4]
 800c7ba:	ee18 0a90 	vmov	r0, s17
 800c7be:	2300      	movs	r3, #0
 800c7c0:	9308      	str	r3, [sp, #32]
 800c7c2:	f7f3 fec9 	bl	8000558 <__aeabi_f2d>
 800c7c6:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800c7ca:	ee18 0a10 	vmov	r0, s16
 800c7ce:	f7f3 fec3 	bl	8000558 <__aeabi_f2d>
 800c7d2:	f994 3000 	ldrsb.w	r3, [r4]
 800c7d6:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800c7da:	b923      	cbnz	r3, 800c7e6 <powf+0x13e>
 800c7dc:	2200      	movs	r2, #0
 800c7de:	2300      	movs	r3, #0
 800c7e0:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800c7e4:	e79a      	b.n	800c71c <powf+0x74>
 800c7e6:	495e      	ldr	r1, [pc, #376]	; (800c960 <powf+0x2b8>)
 800c7e8:	2000      	movs	r0, #0
 800c7ea:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800c7ee:	2b02      	cmp	r3, #2
 800c7f0:	d194      	bne.n	800c71c <powf+0x74>
 800c7f2:	f7fd fd73 	bl	800a2dc <__errno>
 800c7f6:	2321      	movs	r3, #33	; 0x21
 800c7f8:	6003      	str	r3, [r0, #0]
 800c7fa:	e7bc      	b.n	800c776 <powf+0xce>
 800c7fc:	f000 fb84 	bl	800cf08 <finitef>
 800c800:	4605      	mov	r5, r0
 800c802:	2800      	cmp	r0, #0
 800c804:	d173      	bne.n	800c8ee <powf+0x246>
 800c806:	eeb0 0a68 	vmov.f32	s0, s17
 800c80a:	f000 fb7d 	bl	800cf08 <finitef>
 800c80e:	2800      	cmp	r0, #0
 800c810:	d06d      	beq.n	800c8ee <powf+0x246>
 800c812:	eeb0 0a48 	vmov.f32	s0, s16
 800c816:	f000 fb77 	bl	800cf08 <finitef>
 800c81a:	2800      	cmp	r0, #0
 800c81c:	d067      	beq.n	800c8ee <powf+0x246>
 800c81e:	ee18 0a90 	vmov	r0, s17
 800c822:	f7f3 fe99 	bl	8000558 <__aeabi_f2d>
 800c826:	4680      	mov	r8, r0
 800c828:	ee18 0a10 	vmov	r0, s16
 800c82c:	4689      	mov	r9, r1
 800c82e:	f7f3 fe93 	bl	8000558 <__aeabi_f2d>
 800c832:	eeb4 9a49 	vcmp.f32	s18, s18
 800c836:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c83a:	f994 4000 	ldrsb.w	r4, [r4]
 800c83e:	4b45      	ldr	r3, [pc, #276]	; (800c954 <powf+0x2ac>)
 800c840:	d713      	bvc.n	800c86a <powf+0x1c2>
 800c842:	2201      	movs	r2, #1
 800c844:	e9cd 2300 	strd	r2, r3, [sp]
 800c848:	9508      	str	r5, [sp, #32]
 800c84a:	e9cd 8902 	strd	r8, r9, [sp, #8]
 800c84e:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800c852:	2c00      	cmp	r4, #0
 800c854:	d0c2      	beq.n	800c7dc <powf+0x134>
 800c856:	eec9 7aa9 	vdiv.f32	s15, s19, s19
 800c85a:	ee17 0a90 	vmov	r0, s15
 800c85e:	f7f3 fe7b 	bl	8000558 <__aeabi_f2d>
 800c862:	2c02      	cmp	r4, #2
 800c864:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800c868:	e7c2      	b.n	800c7f0 <powf+0x148>
 800c86a:	2203      	movs	r2, #3
 800c86c:	eef6 7a00 	vmov.f32	s15, #96	; 0x3f000000  0.5
 800c870:	e9cd 2300 	strd	r2, r3, [sp]
 800c874:	9508      	str	r5, [sp, #32]
 800c876:	e9cd 8902 	strd	r8, r9, [sp, #8]
 800c87a:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800c87e:	ee28 8a27 	vmul.f32	s16, s16, s15
 800c882:	b9fc      	cbnz	r4, 800c8c4 <powf+0x21c>
 800c884:	4b37      	ldr	r3, [pc, #220]	; (800c964 <powf+0x2bc>)
 800c886:	eef5 8ac0 	vcmpe.f32	s17, #0.0
 800c88a:	f04f 4260 	mov.w	r2, #3758096384	; 0xe0000000
 800c88e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c892:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800c896:	d553      	bpl.n	800c940 <powf+0x298>
 800c898:	eeb0 0a48 	vmov.f32	s0, s16
 800c89c:	f000 fb44 	bl	800cf28 <rintf>
 800c8a0:	eeb4 0a48 	vcmp.f32	s0, s16
 800c8a4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c8a8:	d004      	beq.n	800c8b4 <powf+0x20c>
 800c8aa:	4b2f      	ldr	r3, [pc, #188]	; (800c968 <powf+0x2c0>)
 800c8ac:	f04f 4260 	mov.w	r2, #3758096384	; 0xe0000000
 800c8b0:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800c8b4:	f996 3000 	ldrsb.w	r3, [r6]
 800c8b8:	2b02      	cmp	r3, #2
 800c8ba:	d141      	bne.n	800c940 <powf+0x298>
 800c8bc:	f7fd fd0e 	bl	800a2dc <__errno>
 800c8c0:	2322      	movs	r3, #34	; 0x22
 800c8c2:	e799      	b.n	800c7f8 <powf+0x150>
 800c8c4:	4b29      	ldr	r3, [pc, #164]	; (800c96c <powf+0x2c4>)
 800c8c6:	eef5 8ac0 	vcmpe.f32	s17, #0.0
 800c8ca:	2200      	movs	r2, #0
 800c8cc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c8d0:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800c8d4:	d5ee      	bpl.n	800c8b4 <powf+0x20c>
 800c8d6:	eeb0 0a48 	vmov.f32	s0, s16
 800c8da:	f000 fb25 	bl	800cf28 <rintf>
 800c8de:	eeb4 0a48 	vcmp.f32	s0, s16
 800c8e2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c8e6:	d0e5      	beq.n	800c8b4 <powf+0x20c>
 800c8e8:	2200      	movs	r2, #0
 800c8ea:	4b1d      	ldr	r3, [pc, #116]	; (800c960 <powf+0x2b8>)
 800c8ec:	e7e0      	b.n	800c8b0 <powf+0x208>
 800c8ee:	eeb5 9a40 	vcmp.f32	s18, #0.0
 800c8f2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c8f6:	f47f af4a 	bne.w	800c78e <powf+0xe6>
 800c8fa:	eeb0 0a68 	vmov.f32	s0, s17
 800c8fe:	f000 fb03 	bl	800cf08 <finitef>
 800c902:	2800      	cmp	r0, #0
 800c904:	f43f af43 	beq.w	800c78e <powf+0xe6>
 800c908:	eeb0 0a48 	vmov.f32	s0, s16
 800c90c:	f000 fafc 	bl	800cf08 <finitef>
 800c910:	2800      	cmp	r0, #0
 800c912:	f43f af3c 	beq.w	800c78e <powf+0xe6>
 800c916:	2304      	movs	r3, #4
 800c918:	9300      	str	r3, [sp, #0]
 800c91a:	4b0e      	ldr	r3, [pc, #56]	; (800c954 <powf+0x2ac>)
 800c91c:	9301      	str	r3, [sp, #4]
 800c91e:	ee18 0a90 	vmov	r0, s17
 800c922:	2300      	movs	r3, #0
 800c924:	9308      	str	r3, [sp, #32]
 800c926:	f7f3 fe17 	bl	8000558 <__aeabi_f2d>
 800c92a:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800c92e:	ee18 0a10 	vmov	r0, s16
 800c932:	f7f3 fe11 	bl	8000558 <__aeabi_f2d>
 800c936:	2200      	movs	r2, #0
 800c938:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800c93c:	2300      	movs	r3, #0
 800c93e:	e7b7      	b.n	800c8b0 <powf+0x208>
 800c940:	4668      	mov	r0, sp
 800c942:	f000 fad8 	bl	800cef6 <matherr>
 800c946:	2800      	cmp	r0, #0
 800c948:	f47f af15 	bne.w	800c776 <powf+0xce>
 800c94c:	e7b6      	b.n	800c8bc <powf+0x214>
 800c94e:	bf00      	nop
 800c950:	20000264 	.word	0x20000264
 800c954:	0800d548 	.word	0x0800d548
 800c958:	3ff00000 	.word	0x3ff00000
 800c95c:	00000000 	.word	0x00000000
 800c960:	fff00000 	.word	0xfff00000
 800c964:	47efffff 	.word	0x47efffff
 800c968:	c7efffff 	.word	0xc7efffff
 800c96c:	7ff00000 	.word	0x7ff00000

0800c970 <__ieee754_powf>:
 800c970:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c974:	ee10 5a90 	vmov	r5, s1
 800c978:	f035 4700 	bics.w	r7, r5, #2147483648	; 0x80000000
 800c97c:	ed2d 8b02 	vpush	{d8}
 800c980:	eeb0 8a40 	vmov.f32	s16, s0
 800c984:	eef0 8a60 	vmov.f32	s17, s1
 800c988:	f000 8293 	beq.w	800ceb2 <__ieee754_powf+0x542>
 800c98c:	ee10 8a10 	vmov	r8, s0
 800c990:	f028 4400 	bic.w	r4, r8, #2147483648	; 0x80000000
 800c994:	f1b4 4fff 	cmp.w	r4, #2139095040	; 0x7f800000
 800c998:	dc06      	bgt.n	800c9a8 <__ieee754_powf+0x38>
 800c99a:	f1b7 4fff 	cmp.w	r7, #2139095040	; 0x7f800000
 800c99e:	dd0a      	ble.n	800c9b6 <__ieee754_powf+0x46>
 800c9a0:	f1b4 5f7e 	cmp.w	r4, #1065353216	; 0x3f800000
 800c9a4:	f000 8285 	beq.w	800ceb2 <__ieee754_powf+0x542>
 800c9a8:	ecbd 8b02 	vpop	{d8}
 800c9ac:	48d9      	ldr	r0, [pc, #868]	; (800cd14 <__ieee754_powf+0x3a4>)
 800c9ae:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800c9b2:	f000 bab3 	b.w	800cf1c <nanf>
 800c9b6:	f1b8 0f00 	cmp.w	r8, #0
 800c9ba:	da1d      	bge.n	800c9f8 <__ieee754_powf+0x88>
 800c9bc:	f1b7 4f97 	cmp.w	r7, #1266679808	; 0x4b800000
 800c9c0:	da2c      	bge.n	800ca1c <__ieee754_powf+0xac>
 800c9c2:	f1b7 5f7e 	cmp.w	r7, #1065353216	; 0x3f800000
 800c9c6:	db30      	blt.n	800ca2a <__ieee754_powf+0xba>
 800c9c8:	15fb      	asrs	r3, r7, #23
 800c9ca:	f1c3 0396 	rsb	r3, r3, #150	; 0x96
 800c9ce:	fa47 f603 	asr.w	r6, r7, r3
 800c9d2:	fa06 f303 	lsl.w	r3, r6, r3
 800c9d6:	42bb      	cmp	r3, r7
 800c9d8:	d127      	bne.n	800ca2a <__ieee754_powf+0xba>
 800c9da:	f006 0601 	and.w	r6, r6, #1
 800c9de:	f1c6 0602 	rsb	r6, r6, #2
 800c9e2:	f1b7 5f7e 	cmp.w	r7, #1065353216	; 0x3f800000
 800c9e6:	d122      	bne.n	800ca2e <__ieee754_powf+0xbe>
 800c9e8:	2d00      	cmp	r5, #0
 800c9ea:	f280 8268 	bge.w	800cebe <__ieee754_powf+0x54e>
 800c9ee:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
 800c9f2:	ee87 0a88 	vdiv.f32	s0, s15, s16
 800c9f6:	e00d      	b.n	800ca14 <__ieee754_powf+0xa4>
 800c9f8:	2600      	movs	r6, #0
 800c9fa:	f1b7 4fff 	cmp.w	r7, #2139095040	; 0x7f800000
 800c9fe:	d1f0      	bne.n	800c9e2 <__ieee754_powf+0x72>
 800ca00:	f1b4 5f7e 	cmp.w	r4, #1065353216	; 0x3f800000
 800ca04:	f000 8255 	beq.w	800ceb2 <__ieee754_powf+0x542>
 800ca08:	dd0a      	ble.n	800ca20 <__ieee754_powf+0xb0>
 800ca0a:	2d00      	cmp	r5, #0
 800ca0c:	f280 8254 	bge.w	800ceb8 <__ieee754_powf+0x548>
 800ca10:	ed9f 0ac1 	vldr	s0, [pc, #772]	; 800cd18 <__ieee754_powf+0x3a8>
 800ca14:	ecbd 8b02 	vpop	{d8}
 800ca18:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800ca1c:	2602      	movs	r6, #2
 800ca1e:	e7ec      	b.n	800c9fa <__ieee754_powf+0x8a>
 800ca20:	2d00      	cmp	r5, #0
 800ca22:	daf5      	bge.n	800ca10 <__ieee754_powf+0xa0>
 800ca24:	eeb1 0a68 	vneg.f32	s0, s17
 800ca28:	e7f4      	b.n	800ca14 <__ieee754_powf+0xa4>
 800ca2a:	2600      	movs	r6, #0
 800ca2c:	e7d9      	b.n	800c9e2 <__ieee754_powf+0x72>
 800ca2e:	f1b5 4f80 	cmp.w	r5, #1073741824	; 0x40000000
 800ca32:	d102      	bne.n	800ca3a <__ieee754_powf+0xca>
 800ca34:	ee28 0a08 	vmul.f32	s0, s16, s16
 800ca38:	e7ec      	b.n	800ca14 <__ieee754_powf+0xa4>
 800ca3a:	f1b5 5f7c 	cmp.w	r5, #1056964608	; 0x3f000000
 800ca3e:	eeb0 0a48 	vmov.f32	s0, s16
 800ca42:	d108      	bne.n	800ca56 <__ieee754_powf+0xe6>
 800ca44:	f1b8 0f00 	cmp.w	r8, #0
 800ca48:	db05      	blt.n	800ca56 <__ieee754_powf+0xe6>
 800ca4a:	ecbd 8b02 	vpop	{d8}
 800ca4e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800ca52:	f000 ba4d 	b.w	800cef0 <__ieee754_sqrtf>
 800ca56:	f000 fa50 	bl	800cefa <fabsf>
 800ca5a:	b124      	cbz	r4, 800ca66 <__ieee754_powf+0xf6>
 800ca5c:	f028 4340 	bic.w	r3, r8, #3221225472	; 0xc0000000
 800ca60:	f1b3 5f7e 	cmp.w	r3, #1065353216	; 0x3f800000
 800ca64:	d117      	bne.n	800ca96 <__ieee754_powf+0x126>
 800ca66:	2d00      	cmp	r5, #0
 800ca68:	bfbc      	itt	lt
 800ca6a:	eef7 7a00 	vmovlt.f32	s15, #112	; 0x3f800000  1.0
 800ca6e:	ee87 0a80 	vdivlt.f32	s0, s15, s0
 800ca72:	f1b8 0f00 	cmp.w	r8, #0
 800ca76:	dacd      	bge.n	800ca14 <__ieee754_powf+0xa4>
 800ca78:	f1a4 547e 	sub.w	r4, r4, #1065353216	; 0x3f800000
 800ca7c:	ea54 0306 	orrs.w	r3, r4, r6
 800ca80:	d104      	bne.n	800ca8c <__ieee754_powf+0x11c>
 800ca82:	ee70 7a40 	vsub.f32	s15, s0, s0
 800ca86:	ee87 0aa7 	vdiv.f32	s0, s15, s15
 800ca8a:	e7c3      	b.n	800ca14 <__ieee754_powf+0xa4>
 800ca8c:	2e01      	cmp	r6, #1
 800ca8e:	d1c1      	bne.n	800ca14 <__ieee754_powf+0xa4>
 800ca90:	eeb1 0a40 	vneg.f32	s0, s0
 800ca94:	e7be      	b.n	800ca14 <__ieee754_powf+0xa4>
 800ca96:	ea4f 70d8 	mov.w	r0, r8, lsr #31
 800ca9a:	3801      	subs	r0, #1
 800ca9c:	ea56 0300 	orrs.w	r3, r6, r0
 800caa0:	d104      	bne.n	800caac <__ieee754_powf+0x13c>
 800caa2:	ee38 8a48 	vsub.f32	s16, s16, s16
 800caa6:	ee88 0a08 	vdiv.f32	s0, s16, s16
 800caaa:	e7b3      	b.n	800ca14 <__ieee754_powf+0xa4>
 800caac:	f1b7 4f9a 	cmp.w	r7, #1291845632	; 0x4d000000
 800cab0:	dd6d      	ble.n	800cb8e <__ieee754_powf+0x21e>
 800cab2:	4b9a      	ldr	r3, [pc, #616]	; (800cd1c <__ieee754_powf+0x3ac>)
 800cab4:	429c      	cmp	r4, r3
 800cab6:	dc06      	bgt.n	800cac6 <__ieee754_powf+0x156>
 800cab8:	2d00      	cmp	r5, #0
 800caba:	daa9      	bge.n	800ca10 <__ieee754_powf+0xa0>
 800cabc:	ed9f 0a98 	vldr	s0, [pc, #608]	; 800cd20 <__ieee754_powf+0x3b0>
 800cac0:	ee20 0a00 	vmul.f32	s0, s0, s0
 800cac4:	e7a6      	b.n	800ca14 <__ieee754_powf+0xa4>
 800cac6:	4b97      	ldr	r3, [pc, #604]	; (800cd24 <__ieee754_powf+0x3b4>)
 800cac8:	429c      	cmp	r4, r3
 800caca:	dd02      	ble.n	800cad2 <__ieee754_powf+0x162>
 800cacc:	2d00      	cmp	r5, #0
 800cace:	dcf5      	bgt.n	800cabc <__ieee754_powf+0x14c>
 800cad0:	e79e      	b.n	800ca10 <__ieee754_powf+0xa0>
 800cad2:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
 800cad6:	ee30 0a67 	vsub.f32	s0, s0, s15
 800cada:	ed9f 7a93 	vldr	s14, [pc, #588]	; 800cd28 <__ieee754_powf+0x3b8>
 800cade:	eef1 6a40 	vneg.f32	s13, s0
 800cae2:	eef5 7a00 	vmov.f32	s15, #80	; 0x3e800000  0.250
 800cae6:	eea6 7aa7 	vfma.f32	s14, s13, s15
 800caea:	eef6 7a00 	vmov.f32	s15, #96	; 0x3f000000  0.5
 800caee:	eee7 7a40 	vfms.f32	s15, s14, s0
 800caf2:	ee60 0a00 	vmul.f32	s1, s0, s0
 800caf6:	ed9f 7a8d 	vldr	s14, [pc, #564]	; 800cd2c <__ieee754_powf+0x3bc>
 800cafa:	ee67 0aa0 	vmul.f32	s1, s15, s1
 800cafe:	eddf 7a8c 	vldr	s15, [pc, #560]	; 800cd30 <__ieee754_powf+0x3c0>
 800cb02:	ee67 7ae0 	vnmul.f32	s15, s15, s1
 800cb06:	eee0 7a07 	vfma.f32	s15, s0, s14
 800cb0a:	ed9f 7a8a 	vldr	s14, [pc, #552]	; 800cd34 <__ieee754_powf+0x3c4>
 800cb0e:	eeb0 6a67 	vmov.f32	s12, s15
 800cb12:	eea0 6a07 	vfma.f32	s12, s0, s14
 800cb16:	ee16 3a10 	vmov	r3, s12
 800cb1a:	f423 637f 	bic.w	r3, r3, #4080	; 0xff0
 800cb1e:	f023 030f 	bic.w	r3, r3, #15
 800cb22:	ee00 3a90 	vmov	s1, r3
 800cb26:	eee6 0a87 	vfma.f32	s1, s13, s14
 800cb2a:	ee77 7ae0 	vsub.f32	s15, s15, s1
 800cb2e:	f425 657f 	bic.w	r5, r5, #4080	; 0xff0
 800cb32:	f025 050f 	bic.w	r5, r5, #15
 800cb36:	ee07 5a10 	vmov	s14, r5
 800cb3a:	ee67 0aa8 	vmul.f32	s1, s15, s17
 800cb3e:	ee38 7ac7 	vsub.f32	s14, s17, s14
 800cb42:	ee07 3a90 	vmov	s15, r3
 800cb46:	eee7 0a27 	vfma.f32	s1, s14, s15
 800cb4a:	3e01      	subs	r6, #1
 800cb4c:	ea56 0200 	orrs.w	r2, r6, r0
 800cb50:	ee07 5a10 	vmov	s14, r5
 800cb54:	ee67 7a87 	vmul.f32	s15, s15, s14
 800cb58:	eeb7 8a00 	vmov.f32	s16, #112	; 0x3f800000  1.0
 800cb5c:	ee30 7aa7 	vadd.f32	s14, s1, s15
 800cb60:	eebf 0a00 	vmov.f32	s0, #240	; 0xbf800000 -1.0
 800cb64:	ee17 4a10 	vmov	r4, s14
 800cb68:	bf08      	it	eq
 800cb6a:	eeb0 8a40 	vmoveq.f32	s16, s0
 800cb6e:	2c00      	cmp	r4, #0
 800cb70:	f024 4300 	bic.w	r3, r4, #2147483648	; 0x80000000
 800cb74:	f340 8184 	ble.w	800ce80 <__ieee754_powf+0x510>
 800cb78:	f1b3 4f86 	cmp.w	r3, #1124073472	; 0x43000000
 800cb7c:	f340 80fc 	ble.w	800cd78 <__ieee754_powf+0x408>
 800cb80:	eddf 7a67 	vldr	s15, [pc, #412]	; 800cd20 <__ieee754_powf+0x3b0>
 800cb84:	ee28 0a27 	vmul.f32	s0, s16, s15
 800cb88:	ee20 0a27 	vmul.f32	s0, s0, s15
 800cb8c:	e742      	b.n	800ca14 <__ieee754_powf+0xa4>
 800cb8e:	f5b4 0f00 	cmp.w	r4, #8388608	; 0x800000
 800cb92:	bfbf      	itttt	lt
 800cb94:	eddf 7a68 	vldrlt	s15, [pc, #416]	; 800cd38 <__ieee754_powf+0x3c8>
 800cb98:	ee60 7a27 	vmullt.f32	s15, s0, s15
 800cb9c:	f06f 0217 	mvnlt.w	r2, #23
 800cba0:	ee17 4a90 	vmovlt	r4, s15
 800cba4:	ea4f 53e4 	mov.w	r3, r4, asr #23
 800cba8:	bfa8      	it	ge
 800cbaa:	2200      	movge	r2, #0
 800cbac:	3b7f      	subs	r3, #127	; 0x7f
 800cbae:	4413      	add	r3, r2
 800cbb0:	4a62      	ldr	r2, [pc, #392]	; (800cd3c <__ieee754_powf+0x3cc>)
 800cbb2:	f3c4 0416 	ubfx	r4, r4, #0, #23
 800cbb6:	4294      	cmp	r4, r2
 800cbb8:	f044 517e 	orr.w	r1, r4, #1065353216	; 0x3f800000
 800cbbc:	dd06      	ble.n	800cbcc <__ieee754_powf+0x25c>
 800cbbe:	4a60      	ldr	r2, [pc, #384]	; (800cd40 <__ieee754_powf+0x3d0>)
 800cbc0:	4294      	cmp	r4, r2
 800cbc2:	f340 80a5 	ble.w	800cd10 <__ieee754_powf+0x3a0>
 800cbc6:	3301      	adds	r3, #1
 800cbc8:	f5a1 0100 	sub.w	r1, r1, #8388608	; 0x800000
 800cbcc:	2400      	movs	r4, #0
 800cbce:	4a5d      	ldr	r2, [pc, #372]	; (800cd44 <__ieee754_powf+0x3d4>)
 800cbd0:	00a7      	lsls	r7, r4, #2
 800cbd2:	443a      	add	r2, r7
 800cbd4:	ee07 1a90 	vmov	s15, r1
 800cbd8:	ed92 7a00 	vldr	s14, [r2]
 800cbdc:	4a5a      	ldr	r2, [pc, #360]	; (800cd48 <__ieee754_powf+0x3d8>)
 800cbde:	ee37 6a27 	vadd.f32	s12, s14, s15
 800cbe2:	eeb7 5a00 	vmov.f32	s10, #112	; 0x3f800000  1.0
 800cbe6:	eec5 6a06 	vdiv.f32	s13, s10, s12
 800cbea:	1049      	asrs	r1, r1, #1
 800cbec:	f041 5100 	orr.w	r1, r1, #536870912	; 0x20000000
 800cbf0:	f501 2180 	add.w	r1, r1, #262144	; 0x40000
 800cbf4:	eb01 5144 	add.w	r1, r1, r4, lsl #21
 800cbf8:	ee77 5ac7 	vsub.f32	s11, s15, s14
 800cbfc:	ee06 1a10 	vmov	s12, r1
 800cc00:	ee65 4aa6 	vmul.f32	s9, s11, s13
 800cc04:	ee14 ca90 	vmov	ip, s9
 800cc08:	ea02 0c0c 	and.w	ip, r2, ip
 800cc0c:	ee05 ca10 	vmov	s10, ip
 800cc10:	eeb1 4a45 	vneg.f32	s8, s10
 800cc14:	eee4 5a06 	vfma.f32	s11, s8, s12
 800cc18:	ee36 6a47 	vsub.f32	s12, s12, s14
 800cc1c:	ed9f 7a4b 	vldr	s14, [pc, #300]	; 800cd4c <__ieee754_powf+0x3dc>
 800cc20:	ee37 6ac6 	vsub.f32	s12, s15, s12
 800cc24:	ee64 7aa4 	vmul.f32	s15, s9, s9
 800cc28:	eee4 5a06 	vfma.f32	s11, s8, s12
 800cc2c:	ee67 3aa7 	vmul.f32	s7, s15, s15
 800cc30:	ee25 6aa6 	vmul.f32	s12, s11, s13
 800cc34:	eddf 5a46 	vldr	s11, [pc, #280]	; 800cd50 <__ieee754_powf+0x3e0>
 800cc38:	eea7 7aa5 	vfma.f32	s14, s15, s11
 800cc3c:	eddf 5a45 	vldr	s11, [pc, #276]	; 800cd54 <__ieee754_powf+0x3e4>
 800cc40:	eee7 5a27 	vfma.f32	s11, s14, s15
 800cc44:	ed9f 7a38 	vldr	s14, [pc, #224]	; 800cd28 <__ieee754_powf+0x3b8>
 800cc48:	eea5 7aa7 	vfma.f32	s14, s11, s15
 800cc4c:	eddf 5a42 	vldr	s11, [pc, #264]	; 800cd58 <__ieee754_powf+0x3e8>
 800cc50:	eee7 5a27 	vfma.f32	s11, s14, s15
 800cc54:	ed9f 7a41 	vldr	s14, [pc, #260]	; 800cd5c <__ieee754_powf+0x3ec>
 800cc58:	ee75 6a24 	vadd.f32	s13, s10, s9
 800cc5c:	eea5 7aa7 	vfma.f32	s14, s11, s15
 800cc60:	ee66 6a86 	vmul.f32	s13, s13, s12
 800cc64:	eef0 5a08 	vmov.f32	s11, #8	; 0x40400000  3.0
 800cc68:	eef0 7a65 	vmov.f32	s15, s11
 800cc6c:	eee3 6a87 	vfma.f32	s13, s7, s14
 800cc70:	eee5 7a05 	vfma.f32	s15, s10, s10
 800cc74:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800cc78:	ee17 1a90 	vmov	r1, s15
 800cc7c:	4011      	ands	r1, r2
 800cc7e:	ee07 1a90 	vmov	s15, r1
 800cc82:	ee37 7ae5 	vsub.f32	s14, s15, s11
 800cc86:	eddf 5a36 	vldr	s11, [pc, #216]	; 800cd60 <__ieee754_powf+0x3f0>
 800cc8a:	eea4 7a05 	vfma.f32	s14, s8, s10
 800cc8e:	ee36 7ac7 	vsub.f32	s14, s13, s14
 800cc92:	ee27 7a24 	vmul.f32	s14, s14, s9
 800cc96:	eea7 7a86 	vfma.f32	s14, s15, s12
 800cc9a:	eeb0 6a47 	vmov.f32	s12, s14
 800cc9e:	eea5 6a27 	vfma.f32	s12, s10, s15
 800cca2:	ee16 1a10 	vmov	r1, s12
 800cca6:	4011      	ands	r1, r2
 800cca8:	ee06 1a90 	vmov	s13, r1
 800ccac:	eee4 6a27 	vfma.f32	s13, s8, s15
 800ccb0:	eddf 7a2c 	vldr	s15, [pc, #176]	; 800cd64 <__ieee754_powf+0x3f4>
 800ccb4:	ee37 7a66 	vsub.f32	s14, s14, s13
 800ccb8:	ee06 1a10 	vmov	s12, r1
 800ccbc:	ee27 7a27 	vmul.f32	s14, s14, s15
 800ccc0:	eddf 7a29 	vldr	s15, [pc, #164]	; 800cd68 <__ieee754_powf+0x3f8>
 800ccc4:	4929      	ldr	r1, [pc, #164]	; (800cd6c <__ieee754_powf+0x3fc>)
 800ccc6:	eea6 7a27 	vfma.f32	s14, s12, s15
 800ccca:	4439      	add	r1, r7
 800cccc:	edd1 7a00 	vldr	s15, [r1]
 800ccd0:	ee37 7a27 	vadd.f32	s14, s14, s15
 800ccd4:	ee07 3a90 	vmov	s15, r3
 800ccd8:	eef0 0a47 	vmov.f32	s1, s14
 800ccdc:	4b24      	ldr	r3, [pc, #144]	; (800cd70 <__ieee754_powf+0x400>)
 800ccde:	eee6 0a25 	vfma.f32	s1, s12, s11
 800cce2:	443b      	add	r3, r7
 800cce4:	ed93 5a00 	vldr	s10, [r3]
 800cce8:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 800ccec:	ee70 0a85 	vadd.f32	s1, s1, s10
 800ccf0:	ee70 7aa6 	vadd.f32	s15, s1, s13
 800ccf4:	ee17 3a90 	vmov	r3, s15
 800ccf8:	4013      	ands	r3, r2
 800ccfa:	ee07 3a90 	vmov	s15, r3
 800ccfe:	ee77 7ae6 	vsub.f32	s15, s15, s13
 800cd02:	ee77 7ac5 	vsub.f32	s15, s15, s10
 800cd06:	eee6 7a65 	vfms.f32	s15, s12, s11
 800cd0a:	ee77 7a67 	vsub.f32	s15, s14, s15
 800cd0e:	e70e      	b.n	800cb2e <__ieee754_powf+0x1be>
 800cd10:	2401      	movs	r4, #1
 800cd12:	e75c      	b.n	800cbce <__ieee754_powf+0x25e>
 800cd14:	0800d431 	.word	0x0800d431
 800cd18:	00000000 	.word	0x00000000
 800cd1c:	3f7ffff7 	.word	0x3f7ffff7
 800cd20:	7149f2ca 	.word	0x7149f2ca
 800cd24:	3f800007 	.word	0x3f800007
 800cd28:	3eaaaaab 	.word	0x3eaaaaab
 800cd2c:	36eca570 	.word	0x36eca570
 800cd30:	3fb8aa3b 	.word	0x3fb8aa3b
 800cd34:	3fb8aa00 	.word	0x3fb8aa00
 800cd38:	4b800000 	.word	0x4b800000
 800cd3c:	001cc471 	.word	0x001cc471
 800cd40:	005db3d6 	.word	0x005db3d6
 800cd44:	0800d550 	.word	0x0800d550
 800cd48:	fffff000 	.word	0xfffff000
 800cd4c:	3e6c3255 	.word	0x3e6c3255
 800cd50:	3e53f142 	.word	0x3e53f142
 800cd54:	3e8ba305 	.word	0x3e8ba305
 800cd58:	3edb6db7 	.word	0x3edb6db7
 800cd5c:	3f19999a 	.word	0x3f19999a
 800cd60:	3f763800 	.word	0x3f763800
 800cd64:	3f76384f 	.word	0x3f76384f
 800cd68:	369dc3a0 	.word	0x369dc3a0
 800cd6c:	0800d560 	.word	0x0800d560
 800cd70:	0800d558 	.word	0x0800d558
 800cd74:	3338aa3c 	.word	0x3338aa3c
 800cd78:	f040 8092 	bne.w	800cea0 <__ieee754_powf+0x530>
 800cd7c:	ed5f 6a03 	vldr	s13, [pc, #-12]	; 800cd74 <__ieee754_powf+0x404>
 800cd80:	ee37 7a67 	vsub.f32	s14, s14, s15
 800cd84:	ee70 6aa6 	vadd.f32	s13, s1, s13
 800cd88:	eef4 6ac7 	vcmpe.f32	s13, s14
 800cd8c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800cd90:	f73f aef6 	bgt.w	800cb80 <__ieee754_powf+0x210>
 800cd94:	15db      	asrs	r3, r3, #23
 800cd96:	f1a3 007e 	sub.w	r0, r3, #126	; 0x7e
 800cd9a:	f44f 0300 	mov.w	r3, #8388608	; 0x800000
 800cd9e:	4103      	asrs	r3, r0
 800cda0:	4423      	add	r3, r4
 800cda2:	f3c3 52c7 	ubfx	r2, r3, #23, #8
 800cda6:	4947      	ldr	r1, [pc, #284]	; (800cec4 <__ieee754_powf+0x554>)
 800cda8:	3a7f      	subs	r2, #127	; 0x7f
 800cdaa:	4111      	asrs	r1, r2
 800cdac:	ea23 0101 	bic.w	r1, r3, r1
 800cdb0:	f3c3 0016 	ubfx	r0, r3, #0, #23
 800cdb4:	ee07 1a10 	vmov	s14, r1
 800cdb8:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 800cdbc:	f1c2 0217 	rsb	r2, r2, #23
 800cdc0:	4110      	asrs	r0, r2
 800cdc2:	2c00      	cmp	r4, #0
 800cdc4:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800cdc8:	bfb8      	it	lt
 800cdca:	4240      	neglt	r0, r0
 800cdcc:	ee37 7aa0 	vadd.f32	s14, s15, s1
 800cdd0:	eddf 6a3d 	vldr	s13, [pc, #244]	; 800cec8 <__ieee754_powf+0x558>
 800cdd4:	ee17 3a10 	vmov	r3, s14
 800cdd8:	f423 637f 	bic.w	r3, r3, #4080	; 0xff0
 800cddc:	f023 030f 	bic.w	r3, r3, #15
 800cde0:	ee07 3a10 	vmov	s14, r3
 800cde4:	ee77 7a67 	vsub.f32	s15, s14, s15
 800cde8:	ee70 0ae7 	vsub.f32	s1, s1, s15
 800cdec:	eddf 7a37 	vldr	s15, [pc, #220]	; 800cecc <__ieee754_powf+0x55c>
 800cdf0:	ee67 7a27 	vmul.f32	s15, s14, s15
 800cdf4:	eee0 7aa6 	vfma.f32	s15, s1, s13
 800cdf8:	eddf 6a35 	vldr	s13, [pc, #212]	; 800ced0 <__ieee754_powf+0x560>
 800cdfc:	eeb0 0a67 	vmov.f32	s0, s15
 800ce00:	eea7 0a26 	vfma.f32	s0, s14, s13
 800ce04:	eeb0 6a40 	vmov.f32	s12, s0
 800ce08:	eea7 6a66 	vfms.f32	s12, s14, s13
 800ce0c:	ee20 7a00 	vmul.f32	s14, s0, s0
 800ce10:	ee77 7ac6 	vsub.f32	s15, s15, s12
 800ce14:	eddf 6a2f 	vldr	s13, [pc, #188]	; 800ced4 <__ieee754_powf+0x564>
 800ce18:	ed9f 6a2f 	vldr	s12, [pc, #188]	; 800ced8 <__ieee754_powf+0x568>
 800ce1c:	eea7 6a26 	vfma.f32	s12, s14, s13
 800ce20:	eddf 6a2e 	vldr	s13, [pc, #184]	; 800cedc <__ieee754_powf+0x56c>
 800ce24:	eee6 6a07 	vfma.f32	s13, s12, s14
 800ce28:	ed9f 6a2d 	vldr	s12, [pc, #180]	; 800cee0 <__ieee754_powf+0x570>
 800ce2c:	eea6 6a87 	vfma.f32	s12, s13, s14
 800ce30:	eddf 6a2c 	vldr	s13, [pc, #176]	; 800cee4 <__ieee754_powf+0x574>
 800ce34:	eee6 6a07 	vfma.f32	s13, s12, s14
 800ce38:	eeb0 6a40 	vmov.f32	s12, s0
 800ce3c:	eea6 6ac7 	vfms.f32	s12, s13, s14
 800ce40:	eef0 6a00 	vmov.f32	s13, #0	; 0x40000000  2.0
 800ce44:	eeb0 7a46 	vmov.f32	s14, s12
 800ce48:	ee77 6a66 	vsub.f32	s13, s14, s13
 800ce4c:	ee20 6a06 	vmul.f32	s12, s0, s12
 800ce50:	eee0 7a27 	vfma.f32	s15, s0, s15
 800ce54:	ee86 7a26 	vdiv.f32	s14, s12, s13
 800ce58:	ee77 7a67 	vsub.f32	s15, s14, s15
 800ce5c:	ee37 0ac0 	vsub.f32	s0, s15, s0
 800ce60:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
 800ce64:	ee37 0ac0 	vsub.f32	s0, s15, s0
 800ce68:	ee10 3a10 	vmov	r3, s0
 800ce6c:	eb03 53c0 	add.w	r3, r3, r0, lsl #23
 800ce70:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 800ce74:	da1a      	bge.n	800ceac <__ieee754_powf+0x53c>
 800ce76:	f000 f8b1 	bl	800cfdc <scalbnf>
 800ce7a:	ee20 0a08 	vmul.f32	s0, s0, s16
 800ce7e:	e5c9      	b.n	800ca14 <__ieee754_powf+0xa4>
 800ce80:	4a19      	ldr	r2, [pc, #100]	; (800cee8 <__ieee754_powf+0x578>)
 800ce82:	4293      	cmp	r3, r2
 800ce84:	dd02      	ble.n	800ce8c <__ieee754_powf+0x51c>
 800ce86:	eddf 7a19 	vldr	s15, [pc, #100]	; 800ceec <__ieee754_powf+0x57c>
 800ce8a:	e67b      	b.n	800cb84 <__ieee754_powf+0x214>
 800ce8c:	d108      	bne.n	800cea0 <__ieee754_powf+0x530>
 800ce8e:	ee37 7a67 	vsub.f32	s14, s14, s15
 800ce92:	eeb4 7ae0 	vcmpe.f32	s14, s1
 800ce96:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ce9a:	f6ff af7b 	blt.w	800cd94 <__ieee754_powf+0x424>
 800ce9e:	e7f2      	b.n	800ce86 <__ieee754_powf+0x516>
 800cea0:	f1b3 5f7c 	cmp.w	r3, #1056964608	; 0x3f000000
 800cea4:	f73f af76 	bgt.w	800cd94 <__ieee754_powf+0x424>
 800cea8:	2000      	movs	r0, #0
 800ceaa:	e78f      	b.n	800cdcc <__ieee754_powf+0x45c>
 800ceac:	ee00 3a10 	vmov	s0, r3
 800ceb0:	e7e3      	b.n	800ce7a <__ieee754_powf+0x50a>
 800ceb2:	eeb7 0a00 	vmov.f32	s0, #112	; 0x3f800000  1.0
 800ceb6:	e5ad      	b.n	800ca14 <__ieee754_powf+0xa4>
 800ceb8:	eeb0 0a68 	vmov.f32	s0, s17
 800cebc:	e5aa      	b.n	800ca14 <__ieee754_powf+0xa4>
 800cebe:	eeb0 0a48 	vmov.f32	s0, s16
 800cec2:	e5a7      	b.n	800ca14 <__ieee754_powf+0xa4>
 800cec4:	007fffff 	.word	0x007fffff
 800cec8:	3f317218 	.word	0x3f317218
 800cecc:	35bfbe8c 	.word	0x35bfbe8c
 800ced0:	3f317200 	.word	0x3f317200
 800ced4:	3331bb4c 	.word	0x3331bb4c
 800ced8:	b5ddea0e 	.word	0xb5ddea0e
 800cedc:	388ab355 	.word	0x388ab355
 800cee0:	bb360b61 	.word	0xbb360b61
 800cee4:	3e2aaaab 	.word	0x3e2aaaab
 800cee8:	43160000 	.word	0x43160000
 800ceec:	0da24260 	.word	0x0da24260

0800cef0 <__ieee754_sqrtf>:
 800cef0:	eeb1 0ac0 	vsqrt.f32	s0, s0
 800cef4:	4770      	bx	lr

0800cef6 <matherr>:
 800cef6:	2000      	movs	r0, #0
 800cef8:	4770      	bx	lr

0800cefa <fabsf>:
 800cefa:	ee10 3a10 	vmov	r3, s0
 800cefe:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800cf02:	ee00 3a10 	vmov	s0, r3
 800cf06:	4770      	bx	lr

0800cf08 <finitef>:
 800cf08:	ee10 3a10 	vmov	r3, s0
 800cf0c:	f023 4000 	bic.w	r0, r3, #2147483648	; 0x80000000
 800cf10:	f1b0 4fff 	cmp.w	r0, #2139095040	; 0x7f800000
 800cf14:	bfac      	ite	ge
 800cf16:	2000      	movge	r0, #0
 800cf18:	2001      	movlt	r0, #1
 800cf1a:	4770      	bx	lr

0800cf1c <nanf>:
 800cf1c:	ed9f 0a01 	vldr	s0, [pc, #4]	; 800cf24 <nanf+0x8>
 800cf20:	4770      	bx	lr
 800cf22:	bf00      	nop
 800cf24:	7fc00000 	.word	0x7fc00000

0800cf28 <rintf>:
 800cf28:	b513      	push	{r0, r1, r4, lr}
 800cf2a:	ee10 1a10 	vmov	r1, s0
 800cf2e:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 800cf32:	0ddc      	lsrs	r4, r3, #23
 800cf34:	3c7f      	subs	r4, #127	; 0x7f
 800cf36:	2c16      	cmp	r4, #22
 800cf38:	dc46      	bgt.n	800cfc8 <rintf+0xa0>
 800cf3a:	b32b      	cbz	r3, 800cf88 <rintf+0x60>
 800cf3c:	2c00      	cmp	r4, #0
 800cf3e:	ee10 2a10 	vmov	r2, s0
 800cf42:	ea4f 70d1 	mov.w	r0, r1, lsr #31
 800cf46:	da21      	bge.n	800cf8c <rintf+0x64>
 800cf48:	f3c1 0316 	ubfx	r3, r1, #0, #23
 800cf4c:	425b      	negs	r3, r3
 800cf4e:	4a21      	ldr	r2, [pc, #132]	; (800cfd4 <rintf+0xac>)
 800cf50:	0a5b      	lsrs	r3, r3, #9
 800cf52:	0d09      	lsrs	r1, r1, #20
 800cf54:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800cf58:	0509      	lsls	r1, r1, #20
 800cf5a:	430b      	orrs	r3, r1
 800cf5c:	eb02 0280 	add.w	r2, r2, r0, lsl #2
 800cf60:	ee07 3a90 	vmov	s15, r3
 800cf64:	edd2 6a00 	vldr	s13, [r2]
 800cf68:	ee36 7aa7 	vadd.f32	s14, s13, s15
 800cf6c:	ed8d 7a01 	vstr	s14, [sp, #4]
 800cf70:	eddd 7a01 	vldr	s15, [sp, #4]
 800cf74:	ee77 7ae6 	vsub.f32	s15, s15, s13
 800cf78:	ee17 3a90 	vmov	r3, s15
 800cf7c:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800cf80:	ea43 73c0 	orr.w	r3, r3, r0, lsl #31
 800cf84:	ee00 3a10 	vmov	s0, r3
 800cf88:	b002      	add	sp, #8
 800cf8a:	bd10      	pop	{r4, pc}
 800cf8c:	4b12      	ldr	r3, [pc, #72]	; (800cfd8 <rintf+0xb0>)
 800cf8e:	4123      	asrs	r3, r4
 800cf90:	4219      	tst	r1, r3
 800cf92:	d0f9      	beq.n	800cf88 <rintf+0x60>
 800cf94:	085b      	lsrs	r3, r3, #1
 800cf96:	4219      	tst	r1, r3
 800cf98:	d006      	beq.n	800cfa8 <rintf+0x80>
 800cf9a:	ea21 0203 	bic.w	r2, r1, r3
 800cf9e:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 800cfa2:	fa43 f404 	asr.w	r4, r3, r4
 800cfa6:	4322      	orrs	r2, r4
 800cfa8:	4b0a      	ldr	r3, [pc, #40]	; (800cfd4 <rintf+0xac>)
 800cfaa:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 800cfae:	ed90 7a00 	vldr	s14, [r0]
 800cfb2:	ee07 2a90 	vmov	s15, r2
 800cfb6:	ee77 7a27 	vadd.f32	s15, s14, s15
 800cfba:	edcd 7a01 	vstr	s15, [sp, #4]
 800cfbe:	ed9d 0a01 	vldr	s0, [sp, #4]
 800cfc2:	ee30 0a47 	vsub.f32	s0, s0, s14
 800cfc6:	e7df      	b.n	800cf88 <rintf+0x60>
 800cfc8:	f1b3 4fff 	cmp.w	r3, #2139095040	; 0x7f800000
 800cfcc:	d3dc      	bcc.n	800cf88 <rintf+0x60>
 800cfce:	ee30 0a00 	vadd.f32	s0, s0, s0
 800cfd2:	e7d9      	b.n	800cf88 <rintf+0x60>
 800cfd4:	0800d568 	.word	0x0800d568
 800cfd8:	007fffff 	.word	0x007fffff

0800cfdc <scalbnf>:
 800cfdc:	b508      	push	{r3, lr}
 800cfde:	ee10 2a10 	vmov	r2, s0
 800cfe2:	f032 4300 	bics.w	r3, r2, #2147483648	; 0x80000000
 800cfe6:	ed2d 8b02 	vpush	{d8}
 800cfea:	eef0 0a40 	vmov.f32	s1, s0
 800cfee:	d004      	beq.n	800cffa <scalbnf+0x1e>
 800cff0:	f1b3 4fff 	cmp.w	r3, #2139095040	; 0x7f800000
 800cff4:	d306      	bcc.n	800d004 <scalbnf+0x28>
 800cff6:	ee70 0a00 	vadd.f32	s1, s0, s0
 800cffa:	ecbd 8b02 	vpop	{d8}
 800cffe:	eeb0 0a60 	vmov.f32	s0, s1
 800d002:	bd08      	pop	{r3, pc}
 800d004:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 800d008:	d21c      	bcs.n	800d044 <scalbnf+0x68>
 800d00a:	4b1f      	ldr	r3, [pc, #124]	; (800d088 <scalbnf+0xac>)
 800d00c:	eddf 7a1f 	vldr	s15, [pc, #124]	; 800d08c <scalbnf+0xb0>
 800d010:	4298      	cmp	r0, r3
 800d012:	ee60 0a27 	vmul.f32	s1, s0, s15
 800d016:	db10      	blt.n	800d03a <scalbnf+0x5e>
 800d018:	ee10 2a90 	vmov	r2, s1
 800d01c:	f3c2 53c7 	ubfx	r3, r2, #23, #8
 800d020:	3b19      	subs	r3, #25
 800d022:	4403      	add	r3, r0
 800d024:	2bfe      	cmp	r3, #254	; 0xfe
 800d026:	dd0f      	ble.n	800d048 <scalbnf+0x6c>
 800d028:	ed9f 8a19 	vldr	s16, [pc, #100]	; 800d090 <scalbnf+0xb4>
 800d02c:	eeb0 0a48 	vmov.f32	s0, s16
 800d030:	f000 f834 	bl	800d09c <copysignf>
 800d034:	ee60 0a08 	vmul.f32	s1, s0, s16
 800d038:	e7df      	b.n	800cffa <scalbnf+0x1e>
 800d03a:	eddf 7a16 	vldr	s15, [pc, #88]	; 800d094 <scalbnf+0xb8>
 800d03e:	ee60 0aa7 	vmul.f32	s1, s1, s15
 800d042:	e7da      	b.n	800cffa <scalbnf+0x1e>
 800d044:	0ddb      	lsrs	r3, r3, #23
 800d046:	e7ec      	b.n	800d022 <scalbnf+0x46>
 800d048:	2b00      	cmp	r3, #0
 800d04a:	dd06      	ble.n	800d05a <scalbnf+0x7e>
 800d04c:	f022 42ff 	bic.w	r2, r2, #2139095040	; 0x7f800000
 800d050:	ea42 53c3 	orr.w	r3, r2, r3, lsl #23
 800d054:	ee00 3a90 	vmov	s1, r3
 800d058:	e7cf      	b.n	800cffa <scalbnf+0x1e>
 800d05a:	f113 0f16 	cmn.w	r3, #22
 800d05e:	da06      	bge.n	800d06e <scalbnf+0x92>
 800d060:	f24c 3350 	movw	r3, #50000	; 0xc350
 800d064:	4298      	cmp	r0, r3
 800d066:	dcdf      	bgt.n	800d028 <scalbnf+0x4c>
 800d068:	ed9f 8a0a 	vldr	s16, [pc, #40]	; 800d094 <scalbnf+0xb8>
 800d06c:	e7de      	b.n	800d02c <scalbnf+0x50>
 800d06e:	3319      	adds	r3, #25
 800d070:	f022 42ff 	bic.w	r2, r2, #2139095040	; 0x7f800000
 800d074:	ea42 53c3 	orr.w	r3, r2, r3, lsl #23
 800d078:	eddf 7a07 	vldr	s15, [pc, #28]	; 800d098 <scalbnf+0xbc>
 800d07c:	ee07 3a10 	vmov	s14, r3
 800d080:	ee67 0a27 	vmul.f32	s1, s14, s15
 800d084:	e7b9      	b.n	800cffa <scalbnf+0x1e>
 800d086:	bf00      	nop
 800d088:	ffff3cb0 	.word	0xffff3cb0
 800d08c:	4c000000 	.word	0x4c000000
 800d090:	7149f2ca 	.word	0x7149f2ca
 800d094:	0da24260 	.word	0x0da24260
 800d098:	33000000 	.word	0x33000000

0800d09c <copysignf>:
 800d09c:	ee10 3a10 	vmov	r3, s0
 800d0a0:	ee10 2a90 	vmov	r2, s1
 800d0a4:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800d0a8:	f002 4200 	and.w	r2, r2, #2147483648	; 0x80000000
 800d0ac:	4313      	orrs	r3, r2
 800d0ae:	ee00 3a10 	vmov	s0, r3
 800d0b2:	4770      	bx	lr

0800d0b4 <_init>:
 800d0b4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d0b6:	bf00      	nop
 800d0b8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800d0ba:	bc08      	pop	{r3}
 800d0bc:	469e      	mov	lr, r3
 800d0be:	4770      	bx	lr

0800d0c0 <_fini>:
 800d0c0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d0c2:	bf00      	nop
 800d0c4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800d0c6:	bc08      	pop	{r3}
 800d0c8:	469e      	mov	lr, r3
 800d0ca:	4770      	bx	lr
