// Seed: 1394020003
module module_0 (
    input tri1 id_0,
    output uwire id_1,
    input tri1 id_2,
    output wor id_3,
    output wire id_4,
    output supply1 id_5,
    output supply1 id_6,
    input supply1 id_7,
    input tri1 id_8,
    input tri id_9
);
  wire id_11;
endmodule
module module_1 #(
    parameter id_0 = 32'd40
) (
    output tri1 _id_0,
    input supply1 id_1,
    input supply1 id_2,
    input wor id_3,
    output tri1 id_4,
    input tri1 id_5,
    output wand id_6
);
  logic [1 : (  id_0  )  &  1] id_8;
  ;
  module_0 modCall_1 (
      id_1,
      id_6,
      id_5,
      id_4,
      id_6,
      id_4,
      id_6,
      id_2,
      id_3,
      id_5
  );
  assign modCall_1.id_5 = 0;
endmodule
