INFO: [VRFC 10-2263] Analyzing Verilog file "/home/titan/jo/WORK/RISC-V/simple_RISC-V.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/titan/jo/WORK/RISC-V/simple_RISC-V.srcs/sim_1/new/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
