#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2009.vpi";
S_0x1043bba00 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1043bbb80 .scope module, "alu_tb" "alu_tb" 3 1;
 .timescale 0 0;
v0x1043c1390_0 .var "a", 31 0;
v0x1043c1430_0 .var "alu_ctrl", 3 0;
v0x865084000_0 .var "b", 31 0;
v0x8650840a0_0 .var "clk", 0 0;
v0x865084140_0 .net "result", 31 0, v0x1043c0fd0_0;  1 drivers
v0x8650841e0_0 .var "rst_n", 0 0;
v0x865084280_0 .net "zero", 0 0, L_0x865084320;  1 drivers
S_0x1043b88a0 .scope module, "dut" "alu" 3 10, 4 1 0, S_0x1043bbb80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 32 "operand_a";
    .port_info 3 /INPUT 32 "operand_b";
    .port_info 4 /INPUT 4 "alu_ctrl";
    .port_info 5 /OUTPUT 32 "alu_result";
    .port_info 6 /OUTPUT 1 "zero_flag";
P_0x86505cc40 .param/l "WIDTH" 0 4 2, +C4<00000000000000000000000000100000>;
L_0x864c54010 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1043b8ae0_0 .net/2u *"_ivl_0", 31 0, L_0x864c54010;  1 drivers
v0x1043c0f30_0 .net "alu_ctrl", 3 0, v0x1043c1430_0;  1 drivers
v0x1043c0fd0_0 .var "alu_result", 31 0;
v0x1043c1070_0 .net "clk", 0 0, v0x8650840a0_0;  1 drivers
v0x1043c1110_0 .net "operand_a", 31 0, v0x1043c1390_0;  1 drivers
v0x1043c11b0_0 .net "operand_b", 31 0, v0x865084000_0;  1 drivers
v0x1043c1250_0 .net "rst_n", 0 0, v0x8650841e0_0;  1 drivers
v0x1043c12f0_0 .net "zero_flag", 0 0, L_0x865084320;  alias, 1 drivers
E_0x86505cc80/0 .event negedge, v0x1043c1250_0;
E_0x86505cc80/1 .event posedge, v0x1043c1070_0;
E_0x86505cc80 .event/or E_0x86505cc80/0, E_0x86505cc80/1;
L_0x865084320 .cmp/eq 32, v0x1043c0fd0_0, L_0x864c54010;
    .scope S_0x1043b88a0;
T_0 ;
    %wait E_0x86505cc80;
    %load/vec4 v0x1043c1250_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x1043c0fd0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x1043c0f30_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_0.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_0.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_0.8, 6;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x1043c0fd0_0, 0;
    %jmp T_0.10;
T_0.2 ;
    %load/vec4 v0x1043c1110_0;
    %load/vec4 v0x1043c11b0_0;
    %add;
    %assign/vec4 v0x1043c0fd0_0, 0;
    %jmp T_0.10;
T_0.3 ;
    %load/vec4 v0x1043c1110_0;
    %load/vec4 v0x1043c11b0_0;
    %sub;
    %assign/vec4 v0x1043c0fd0_0, 0;
    %jmp T_0.10;
T_0.4 ;
    %load/vec4 v0x1043c1110_0;
    %load/vec4 v0x1043c11b0_0;
    %and;
    %assign/vec4 v0x1043c0fd0_0, 0;
    %jmp T_0.10;
T_0.5 ;
    %load/vec4 v0x1043c1110_0;
    %load/vec4 v0x1043c11b0_0;
    %or;
    %assign/vec4 v0x1043c0fd0_0, 0;
    %jmp T_0.10;
T_0.6 ;
    %load/vec4 v0x1043c1110_0;
    %load/vec4 v0x1043c11b0_0;
    %xor;
    %assign/vec4 v0x1043c0fd0_0, 0;
    %jmp T_0.10;
T_0.7 ;
    %load/vec4 v0x1043c1110_0;
    %load/vec4 v0x1043c11b0_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftl 4;
    %assign/vec4 v0x1043c0fd0_0, 0;
    %jmp T_0.10;
T_0.8 ;
    %load/vec4 v0x1043c1110_0;
    %load/vec4 v0x1043c11b0_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr 4;
    %assign/vec4 v0x1043c0fd0_0, 0;
    %jmp T_0.10;
T_0.10 ;
    %pop/vec4 1;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x1043bbb80;
T_1 ;
    %delay 5, 0;
    %load/vec4 v0x8650840a0_0;
    %inv;
    %store/vec4 v0x8650840a0_0, 0, 1;
    %jmp T_1;
    .thread T_1;
    .scope S_0x1043bbb80;
T_2 ;
    %vpi_call/w 3 24 "$dumpfile", "dump.vcd" {0 0 0};
    %vpi_call/w 3 25 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x1043bbb80 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x8650840a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x8650841e0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x8650841e0_0, 0, 1;
    %pushi/vec4 10, 0, 32;
    %store/vec4 v0x1043c1390_0, 0, 32;
    %pushi/vec4 20, 0, 32;
    %store/vec4 v0x865084000_0, 0, 32;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x1043c1430_0, 0, 4;
    %delay 10, 0;
    %pushi/vec4 30, 0, 32;
    %store/vec4 v0x1043c1390_0, 0, 32;
    %pushi/vec4 10, 0, 32;
    %store/vec4 v0x865084000_0, 0, 32;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x1043c1430_0, 0, 4;
    %delay 10, 0;
    %pushi/vec4 61680, 0, 32;
    %store/vec4 v0x1043c1390_0, 0, 32;
    %pushi/vec4 4080, 0, 32;
    %store/vec4 v0x865084000_0, 0, 32;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x1043c1430_0, 0, 4;
    %delay 10, 0;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x1043c1390_0, 0, 32;
    %pushi/vec4 5, 0, 32;
    %store/vec4 v0x865084000_0, 0, 32;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x1043c1430_0, 0, 4;
    %delay 10, 0;
    %vpi_call/w 3 47 "$finish" {0 0 0};
    %end;
    .thread T_2;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "tb/alu_tb.sv";
    "rtl/alu.sv";
