// Seed: 3919343464
module module_0 (
    output id_0,
    input  id_1,
    input  id_2,
    input  id_3
);
  logic id_4;
  logic id_5;
  logic id_6;
  logic id_7;
  logic id_8;
  logic id_9 = 1;
  logic id_10;
  type_17(
      1, 1, 1, (1), 1, 1, 1'b0
  );
  assign id_7 = 1;
endmodule
module module_1 (
    output id_0,
    output id_1,
    output id_2,
    output logic id_3,
    input id_4
);
  type_6(
      id_4, id_1
  );
endmodule
