{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1416379546802 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1416379546804 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 18 22:45:46 2014 " "Processing started: Tue Nov 18 22:45:46 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1416379546804 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1416379546804 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off speechrec -c speechrec " "Command: quartus_map --read_settings_files=on --write_settings_files=off speechrec -c speechrec" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1416379546804 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1416379547513 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "speechrec.sv(100) " "Verilog HDL information at speechrec.sv(100): always construct contains both blocking and non-blocking assignments" {  } { { "speechrec.sv" "" { Text "C:/Users/Amy/Documents/GitHub/e155-finalproject/speechrec.sv" 100 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1416379547625 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "speechrec.sv 4 4 " "Found 4 design units, including 4 entities, in source file speechrec.sv" { { "Info" "ISGN_ENTITY_NAME" "1 speechrec " "Found entity 1: speechrec" {  } { { "speechrec.sv" "" { Text "C:/Users/Amy/Documents/GitHub/e155-finalproject/speechrec.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1416379547630 ""} { "Info" "ISGN_ENTITY_NAME" "2 spi_receive " "Found entity 2: spi_receive" {  } { { "speechrec.sv" "" { Text "C:/Users/Amy/Documents/GitHub/e155-finalproject/speechrec.sv" 60 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1416379547630 ""} { "Info" "ISGN_ENTITY_NAME" "3 spi_send " "Found entity 3: spi_send" {  } { { "speechrec.sv" "" { Text "C:/Users/Amy/Documents/GitHub/e155-finalproject/speechrec.sv" 91 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1416379547630 ""} { "Info" "ISGN_ENTITY_NAME" "4 process_audio " "Found entity 4: process_audio" {  } { { "speechrec.sv" "" { Text "C:/Users/Amy/Documents/GitHub/e155-finalproject/speechrec.sv" 118 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1416379547630 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1416379547630 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "transmit_done speechrec.sv(54) " "Verilog HDL Implicit Net warning at speechrec.sv(54): created implicit net for \"transmit_done\"" {  } { { "speechrec.sv" "" { Text "C:/Users/Amy/Documents/GitHub/e155-finalproject/speechrec.sv" 54 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1416379547632 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "speechrec " "Elaborating entity \"speechrec\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1416379547705 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spi_receive spi_receive:receiver " "Elaborating entity \"spi_receive\" for hierarchy \"spi_receive:receiver\"" {  } { { "speechrec.sv" "receiver" { Text "C:/Users/Amy/Documents/GitHub/e155-finalproject/speechrec.sv" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416379547734 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spi_send spi_send:transmitter " "Elaborating entity \"spi_send\" for hierarchy \"spi_send:transmitter\"" {  } { { "speechrec.sv" "transmitter" { Text "C:/Users/Amy/Documents/GitHub/e155-finalproject/speechrec.sv" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416379547753 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "process_audio process_audio:processor " "Elaborating entity \"process_audio\" for hierarchy \"process_audio:processor\"" {  } { { "speechrec.sv" "processor" { Text "C:/Users/Amy/Documents/GitHub/e155-finalproject/speechrec.sv" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416379547771 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "sdo GND " "Pin \"sdo\" is stuck at GND" {  } { { "speechrec.sv" "" { Text "C:/Users/Amy/Documents/GitHub/e155-finalproject/speechrec.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1416379549050 "|speechrec|sdo"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1416379549050 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1416379549322 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Amy/Documents/GitHub/e155-finalproject/output_files/speechrec.map.smsg " "Generated suppressed messages file C:/Users/Amy/Documents/GitHub/e155-finalproject/output_files/speechrec.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1416379549665 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1416379549860 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1416379549860 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "38 " "Implemented 38 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1416379549956 ""} { "Info" "ICUT_CUT_TM_OPINS" "9 " "Implemented 9 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1416379549956 ""} { "Info" "ICUT_CUT_TM_LCELLS" "25 " "Implemented 25 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1416379549956 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1416379549956 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "477 " "Peak virtual memory: 477 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1416379550007 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 18 22:45:50 2014 " "Processing ended: Tue Nov 18 22:45:50 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1416379550007 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1416379550007 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1416379550007 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1416379550007 ""}
