#-----------------------------------------------------------
# PlanAhead v12.4
# Build 108585 by hdbuild on Tue Nov  9 16:43:51 PST 2010
# Start of session at: Fri Feb 25 15:43:29 2011
# Process ID: 17021
# Log file: /afs/phy.bris.ac.uk/cad/designs/fmc-mtlu/trunk/firmware/synthesis/ise/mTLU/planAhead_run_1/planAhead.log
# Journal file: /afs/phy.bris.ac.uk/cad/designs/fmc-mtlu/trunk/firmware/synthesis/ise/mTLU/planAhead_run_1/planAhead.jou
#-----------------------------------------------------------
start_gui -source /afs/phy.bris.ac.uk/cad/designs/fmc-mtlu/trunk/firmware/synthesis/ise/mTLU/pa.fromNcd.tcl
# create_project -name mTLU -dir "/afs/phy.bris.ac.uk/cad/designs/fmc-mtlu/trunk/firmware/synthesis/ise/mTLU/planAhead_run_1" -part xc6slx16csg324-2
# set srcset [get_property srcset [current_run -impl]]
# set_property design_mode GateLvl $srcset
# set_property edif_top_file "/afs/phy.bris.ac.uk/cad/designs/fmc-mtlu/trunk/firmware/synthesis/ise/mTLU/fmc_tlu_sp601.ngc" [ get_property srcset [ current_run ] ]
# add_files -norecurse { {/afs/phy.bris.ac.uk/cad/designs/fmc-mtlu/trunk/firmware/synthesis/ise/mTLU} }
# set_param project.paUcfFile  "/afs/phy.bris.ac.uk/cad/designs/fmc-mtlu/trunk/firmware/src/sp601.ucf"
# add_files "/afs/phy.bris.ac.uk/cad/designs/fmc-mtlu/trunk/firmware/src/sp601.ucf" -fileset [get_property constrset [current_run]]
# open_netlist_design
# read_xdl -file "/afs/phy.bris.ac.uk/cad/designs/fmc-mtlu/trunk/firmware/synthesis/ise/mTLU/fmc_tlu_sp601.ncd"
# if {[catch {read_twx -name results_1 -file "/afs/phy.bris.ac.uk/cad/designs/fmc-mtlu/trunk/firmware/synthesis/ise/mTLU/fmc_tlu_sp601.twx"} eInfo]} {
#    puts "WARNING: there was a problem importing \"/afs/phy.bris.ac.uk/cad/designs/fmc-mtlu/trunk/firmware/synthesis/ise/mTLU/fmc_tlu_sp601.twx\": $eInfo"
# }
