/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [35:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_12z;
  wire [2:0] celloutsig_0_13z;
  wire [10:0] celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire [8:0] celloutsig_0_16z;
  wire [10:0] celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire [3:0] celloutsig_0_22z;
  wire [44:0] celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire celloutsig_0_27z;
  wire [9:0] celloutsig_0_28z;
  wire [8:0] celloutsig_0_2z;
  wire celloutsig_0_31z;
  wire [8:0] celloutsig_0_32z;
  reg [17:0] celloutsig_0_33z;
  wire celloutsig_0_34z;
  wire celloutsig_0_35z;
  wire [11:0] celloutsig_0_38z;
  wire [6:0] celloutsig_0_39z;
  wire celloutsig_0_3z;
  wire [8:0] celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire [5:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire [3:0] celloutsig_1_0z;
  wire [2:0] celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire [3:0] celloutsig_1_13z;
  wire [6:0] celloutsig_1_16z;
  wire celloutsig_1_17z;
  wire [7:0] celloutsig_1_18z;
  wire [2:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [8:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  reg [30:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [3:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_8z = celloutsig_1_7z ? celloutsig_1_4z[6] : celloutsig_1_6z[1];
  assign celloutsig_1_9z = celloutsig_1_6z[3] ? celloutsig_1_8z : celloutsig_1_5z;
  assign celloutsig_0_5z = celloutsig_0_3z ? celloutsig_0_0z[35] : celloutsig_0_1z;
  assign celloutsig_0_21z = celloutsig_0_20z | ~(celloutsig_0_5z);
  assign celloutsig_1_1z = in_data[175] ^ in_data[117];
  assign celloutsig_1_17z = celloutsig_1_8z ^ celloutsig_1_13z[3];
  assign celloutsig_0_6z = celloutsig_0_0z[7] ^ celloutsig_0_2z[5];
  assign celloutsig_0_9z = celloutsig_0_2z[1] ^ celloutsig_0_2z[5];
  assign celloutsig_0_1z = celloutsig_0_0z[16] ^ celloutsig_0_0z[1];
  assign celloutsig_1_5z = ~(celloutsig_1_1z ^ in_data[110]);
  assign celloutsig_0_0z = in_data[60:25] / { 1'h1, in_data[36:2] };
  assign celloutsig_0_31z = { celloutsig_0_28z[7:5], celloutsig_0_3z, celloutsig_0_12z } > { celloutsig_0_28z[9:6], celloutsig_0_1z };
  assign celloutsig_0_35z = celloutsig_0_14z[8:2] <= { celloutsig_0_32z[6:1], celloutsig_0_34z };
  assign celloutsig_1_7z = { in_data[102:101], celloutsig_1_4z } <= { celloutsig_1_4z[26:0], celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_0z };
  assign celloutsig_0_20z = celloutsig_0_17z[8] & ~(celloutsig_0_19z);
  assign celloutsig_0_32z = { celloutsig_0_16z[7], celloutsig_0_18z, celloutsig_0_27z, celloutsig_0_19z, celloutsig_0_19z, celloutsig_0_27z, celloutsig_0_9z, celloutsig_0_12z, celloutsig_0_15z } % { 1'h1, celloutsig_0_28z[6:0], celloutsig_0_27z };
  assign celloutsig_1_18z = { celloutsig_1_16z[5:0], celloutsig_1_3z, celloutsig_1_8z } % { 1'h1, celloutsig_1_2z[4:1], celloutsig_1_8z, celloutsig_1_9z, in_data[96] };
  assign celloutsig_0_7z = celloutsig_0_0z[6:1] % { 1'h1, celloutsig_0_0z[20:17], celloutsig_0_3z };
  assign celloutsig_0_14z = { celloutsig_0_2z[7:2], celloutsig_0_1z, celloutsig_0_12z, celloutsig_0_5z, celloutsig_0_8z, celloutsig_0_10z } % { 1'h1, celloutsig_0_2z, in_data[0] };
  assign celloutsig_1_13z = { celloutsig_1_11z, celloutsig_1_8z, celloutsig_1_5z, celloutsig_1_7z } * { celloutsig_1_1z, celloutsig_1_10z };
  assign celloutsig_1_11z = { in_data[150:139], celloutsig_1_1z, celloutsig_1_3z, celloutsig_1_5z, celloutsig_1_3z } != { in_data[178:172], celloutsig_1_9z, celloutsig_1_6z[3:1], celloutsig_1_6z[1], celloutsig_1_6z[3:1], celloutsig_1_6z[1] };
  assign celloutsig_0_8z = celloutsig_0_7z[4:0] != celloutsig_0_4z[5:1];
  assign celloutsig_0_39z = ~ celloutsig_0_33z[15:9];
  assign celloutsig_1_10z = ~ { celloutsig_1_4z[4:3], celloutsig_1_5z };
  assign celloutsig_0_13z = ~ celloutsig_0_4z[2:0];
  assign celloutsig_0_16z = ~ celloutsig_0_2z;
  assign celloutsig_0_2z = ~ in_data[46:38];
  assign celloutsig_0_38z = { celloutsig_0_23z[29:22], celloutsig_0_3z, celloutsig_0_21z, celloutsig_0_8z, celloutsig_0_24z } | { celloutsig_0_23z[39:35], celloutsig_0_35z, celloutsig_0_7z };
  assign celloutsig_0_4z = { celloutsig_0_0z[30:26], celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_3z } | celloutsig_0_0z[35:27];
  assign celloutsig_0_17z = { celloutsig_0_2z[8], celloutsig_0_16z, celloutsig_0_15z } | { celloutsig_0_4z[6:3], celloutsig_0_7z, celloutsig_0_6z };
  assign celloutsig_0_19z = | celloutsig_0_2z[7:0];
  assign celloutsig_0_34z = celloutsig_0_1z & celloutsig_0_13z[1];
  assign celloutsig_0_12z = celloutsig_0_6z & celloutsig_0_2z[8];
  assign celloutsig_0_15z = celloutsig_0_13z[0] & celloutsig_0_8z;
  assign celloutsig_0_18z = celloutsig_0_2z[6] & celloutsig_0_2z[7];
  assign celloutsig_0_27z = celloutsig_0_17z[3] & celloutsig_0_6z;
  assign celloutsig_1_19z = { celloutsig_1_13z[2:1], celloutsig_1_17z } >> in_data[150:148];
  assign celloutsig_0_22z = { celloutsig_0_13z[1], celloutsig_0_12z, celloutsig_0_19z, celloutsig_0_3z } >> { celloutsig_0_12z, celloutsig_0_13z };
  assign celloutsig_0_23z = { celloutsig_0_0z[33:1], celloutsig_0_14z, celloutsig_0_1z } >> { in_data[40:9], celloutsig_0_18z, celloutsig_0_5z, celloutsig_0_7z, celloutsig_0_18z, celloutsig_0_22z };
  assign celloutsig_1_0z = in_data[174:171] >>> in_data[112:109];
  assign celloutsig_1_2z = { in_data[109:103], celloutsig_1_1z, celloutsig_1_1z } >>> { celloutsig_1_0z[1], celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_1z };
  assign celloutsig_1_16z = { celloutsig_1_6z[3:1], celloutsig_1_6z[3:1], celloutsig_1_6z[1] } >>> { in_data[101:96], celloutsig_1_11z };
  assign celloutsig_0_28z = { celloutsig_0_23z[24:17], celloutsig_0_8z, celloutsig_0_12z } >>> { celloutsig_0_23z[38:35], celloutsig_0_7z };
  always_latch
    if (!celloutsig_1_18z[0]) celloutsig_0_33z = 18'h00000;
    else if (clkin_data[0]) celloutsig_0_33z = { celloutsig_0_32z[7:4], celloutsig_0_19z, celloutsig_0_31z, celloutsig_0_16z, celloutsig_0_13z };
  always_latch
    if (clkin_data[64]) celloutsig_1_4z = 31'h00000000;
    else if (clkin_data[32]) celloutsig_1_4z = in_data[191:161];
  assign celloutsig_1_3z = ~((in_data[160] & celloutsig_1_0z[3]) | (celloutsig_1_1z & celloutsig_1_2z[3]));
  assign celloutsig_0_10z = ~((celloutsig_0_1z & celloutsig_0_9z) | (celloutsig_0_2z[8] & celloutsig_0_1z));
  assign celloutsig_0_24z = ~((celloutsig_0_4z[3] & celloutsig_0_19z) | (celloutsig_0_19z & celloutsig_0_16z[8]));
  assign celloutsig_0_3z = ~((celloutsig_0_2z[6] & celloutsig_0_2z[3]) | (in_data[38] & celloutsig_0_0z[24]));
  assign { celloutsig_1_6z[1], celloutsig_1_6z[3:2] } = ~ { celloutsig_1_5z, celloutsig_1_0z[3:2] };
  assign celloutsig_1_6z[0] = celloutsig_1_6z[1];
  assign { out_data[135:128], out_data[98:96], out_data[43:32], out_data[6:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_38z, celloutsig_0_39z };
endmodule
