# Fri Nov 22 14:35:30 2019


Copyright (C) 1994-2019 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: P-2019.03P-Beta2
Install: C:\pango\PDS_2019.1-patch11\syn
OS: Windows 6.2

Hostname: 1FIX62AK6M9QF8G

Implementation : synplify_impl
Synopsys Generic Technology Pre-mapping, Version map2019q1p1, Build 1238R, Built Mar 15 2019 09:38:46


Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 117MB peak: 117MB)

Reading constraint file: C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ddr3_ov5640_hdmi.fdc
@L: C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\synthesize\synplify_impl\synplify_scck.rpt 
Printing clock  summary report in "C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\synthesize\synplify_impl\synplify_scck.rpt" file 
@N: MF916 |Option synthesis_strategy=base is enabled. 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 154MB peak: 154MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 154MB peak: 154MB)

Adding property PAP_IO_DIRECTION, value "Input", to port key1
Adding property PAP_IO_LOC, value "V12", to port key1
Adding property PAP_IO_VCCIO, value 3.3, to port key1
Adding property PAP_IO_STANDARD, value "LVCMOS33", to port key1
Adding property PAP_IO_PULLUP, value "TRUE", to port key1
Adding property PAP_IO_HYS_DRIVE_MODE, value "NOHYS", to port key1
Adding property PAP_IO_DIRECTION, value "Output", to port led
Adding property PAP_IO_LOC, value "U10", to port led
Adding property PAP_IO_VCCIO, value 3.3, to port led
Adding property PAP_IO_STANDARD, value "LVCMOS33", to port led
Adding property PAP_IO_DRIVE, value 4, to port led
Adding property PAP_IO_PULLUP, value "TRUE", to port led
Adding property PAP_IO_SLEW, value "FAST", to port led
Adding property PAP_IO_OPEN_DRAIN, value "OFF", to port led
Adding property PAP_IO_DIRECTION, value "Output", to port led_2
Adding property PAP_IO_LOC, value "V10", to port led_2
Adding property PAP_IO_VCCIO, value 3.3, to port led_2
Adding property PAP_IO_STANDARD, value "LVCMOS33", to port led_2
Adding property PAP_IO_DRIVE, value 4, to port led_2
Adding property PAP_IO_PULLUP, value "TRUE", to port led_2
Adding property PAP_IO_SLEW, value "FAST", to port led_2
Adding property PAP_IO_OPEN_DRAIN, value "OFF", to port led_2
Adding property PAP_IO_DIRECTION, value "Output", to port tx_pin
Adding property PAP_IO_LOC, value "D15", to port tx_pin
Adding property PAP_IO_VCCIO, value 3.3, to port tx_pin
Adding property PAP_IO_STANDARD, value "LVCMOS33", to port tx_pin
Adding property PAP_IO_DRIVE, value 4, to port tx_pin
Adding property PAP_IO_PULLUP, value "TRUE", to port tx_pin
Adding property PAP_IO_SLEW, value "FAST", to port tx_pin
Adding property PAP_IO_OPEN_DRAIN, value "OFF", to port tx_pin
Adding property PAP_IO_DIRECTION, value "Input", to port rx_pin
Adding property PAP_IO_LOC, value "D13", to port rx_pin
Adding property PAP_IO_VCCIO, value 3.3, to port rx_pin
Adding property PAP_IO_STANDARD, value "LVCMOS33", to port rx_pin
Adding property PAP_IO_PULLUP, value "TRUE", to port rx_pin
Adding property PAP_IO_HYS_DRIVE_MODE, value "NOHYS", to port rx_pin
Adding property PAP_IO_DIRECTION, value "Output", to port mpu_tx_pin
Adding property PAP_IO_LOC, value "C10", to port mpu_tx_pin
Adding property PAP_IO_VCCIO, value 3.3, to port mpu_tx_pin
Adding property PAP_IO_STANDARD, value "LVCMOS33", to port mpu_tx_pin
Adding property PAP_IO_DRIVE, value 4, to port mpu_tx_pin
Adding property PAP_IO_PULLUP, value "TRUE", to port mpu_tx_pin
Adding property PAP_IO_SLEW, value "FAST", to port mpu_tx_pin
Adding property PAP_IO_OPEN_DRAIN, value "OFF", to port mpu_tx_pin
Adding property PAP_IO_DIRECTION, value "Input", to port mpu_rx_pin
Adding property PAP_IO_LOC, value "A12", to port mpu_rx_pin
Adding property PAP_IO_VCCIO, value 3.3, to port mpu_rx_pin
Adding property PAP_IO_STANDARD, value "LVCMOS33", to port mpu_rx_pin
Adding property PAP_IO_PULLUP, value "TRUE", to port mpu_rx_pin
Adding property PAP_IO_HYS_DRIVE_MODE, value "NOHYS", to port mpu_rx_pin
Adding property PAP_IO_DIRECTION, value "Input", to port sys_clk
Adding property PAP_IO_LOC, value "B5", to port sys_clk
Adding property PAP_IO_VCCIO, value 3.3, to port sys_clk
Adding property PAP_IO_STANDARD, value "LVCMOS33", to port sys_clk
Adding property PAP_IO_PULLUP, value "TRUE", to port sys_clk
Adding property PAP_IO_HYS_DRIVE_MODE, value "NOHYS", to port sys_clk
Adding property PAP_IO_DIRECTION, value "Input", to port rst_n
Adding property PAP_IO_LOC, value "U12", to port rst_n
Adding property PAP_IO_VCCIO, value 3.3, to port rst_n
Adding property PAP_IO_STANDARD, value "LVCMOS33", to port rst_n
Adding property PAP_IO_PULLUP, value "TRUE", to port rst_n
Adding property PAP_IO_HYS_DRIVE_MODE, value "NOHYS", to port rst_n
Adding property PAP_IO_DIRECTION, value "Inout", to port cmos_scl
Adding property PAP_IO_LOC, value "J14", to port cmos_scl
Adding property PAP_IO_VCCIO, value 3.3, to port cmos_scl
Adding property PAP_IO_STANDARD, value "LVCMOS33", to port cmos_scl
Adding property PAP_IO_DRIVE, value 4, to port cmos_scl
Adding property PAP_IO_PULLUP, value "TRUE", to port cmos_scl
Adding property PAP_IO_SLEW, value "FAST", to port cmos_scl
Adding property PAP_IO_HYS_DRIVE_MODE, value "NOHYS", to port cmos_scl
Adding property PAP_IO_DIRECTION, value "Inout", to port cmos_sda
Adding property PAP_IO_LOC, value "J15", to port cmos_sda
Adding property PAP_IO_VCCIO, value 3.3, to port cmos_sda
Adding property PAP_IO_STANDARD, value "LVCMOS33", to port cmos_sda
Adding property PAP_IO_DRIVE, value 4, to port cmos_sda
Adding property PAP_IO_PULLUP, value "TRUE", to port cmos_sda
Adding property PAP_IO_SLEW, value "FAST", to port cmos_sda
Adding property PAP_IO_HYS_DRIVE_MODE, value "NOHYS", to port cmos_sda
Adding property PAP_IO_DIRECTION, value "Input", to port cmos_vsync
Adding property PAP_IO_LOC, value "J18", to port cmos_vsync
Adding property PAP_IO_VCCIO, value 3.3, to port cmos_vsync
Adding property PAP_IO_STANDARD, value "LVCMOS33", to port cmos_vsync
Adding property PAP_IO_PULLUP, value "TRUE", to port cmos_vsync
Adding property PAP_IO_HYS_DRIVE_MODE, value "NOHYS", to port cmos_vsync
Adding property PAP_IO_DIRECTION, value "Input", to port cmos_href
Adding property PAP_IO_LOC, value "H14", to port cmos_href
Adding property PAP_IO_VCCIO, value 3.3, to port cmos_href
Adding property PAP_IO_STANDARD, value "LVCMOS33", to port cmos_href
Adding property PAP_IO_PULLUP, value "TRUE", to port cmos_href
Adding property PAP_IO_HYS_DRIVE_MODE, value "NOHYS", to port cmos_href
Adding property PAP_IO_DIRECTION, value "Input", to port cmos_pclk
Adding property PAP_IO_LOC, value "J17", to port cmos_pclk
Adding property PAP_IO_VCCIO, value 3.3, to port cmos_pclk
Adding property PAP_IO_STANDARD, value "LVCMOS33", to port cmos_pclk
Adding property PAP_IO_PULLUP, value "TRUE", to port cmos_pclk
Adding property PAP_IO_HYS_DRIVE_MODE, value "NOHYS", to port cmos_pclk
Adding property PAP_IO_DIRECTION, value "Output", to port cmos_xclk
Adding property PAP_IO_LOC, value "H13", to port cmos_xclk
Adding property PAP_IO_VCCIO, value 3.3, to port cmos_xclk
Adding property PAP_IO_STANDARD, value "LVCMOS33", to port cmos_xclk
Adding property PAP_IO_DRIVE, value 4, to port cmos_xclk
Adding property PAP_IO_PULLUP, value "TRUE", to port cmos_xclk
Adding property PAP_IO_SLEW, value "FAST", to port cmos_xclk
Adding property PAP_IO_OPEN_DRAIN, value "OFF", to port cmos_xclk
Adding property PAP_IO_DIRECTION, value "Input", to port cmos_db[0]
Adding property PAP_IO_LOC, value "E18", to port cmos_db[0]
Adding property PAP_IO_VCCIO, value 3.3, to port cmos_db[0]
Adding property PAP_IO_STANDARD, value "LVCMOS33", to port cmos_db[0]
Adding property PAP_IO_PULLUP, value "TRUE", to port cmos_db[0]
Adding property PAP_IO_HYS_DRIVE_MODE, value "NOHYS", to port cmos_db[0]
Adding property PAP_IO_DIRECTION, value "Input", to port cmos_db[1]
Adding property PAP_IO_LOC, value "D18", to port cmos_db[1]
Adding property PAP_IO_VCCIO, value 3.3, to port cmos_db[1]
Adding property PAP_IO_STANDARD, value "LVCMOS33", to port cmos_db[1]
Adding property PAP_IO_PULLUP, value "TRUE", to port cmos_db[1]
Adding property PAP_IO_HYS_DRIVE_MODE, value "NOHYS", to port cmos_db[1]
Adding property PAP_IO_DIRECTION, value "Input", to port cmos_db[2]
Adding property PAP_IO_LOC, value "F14", to port cmos_db[2]
Adding property PAP_IO_VCCIO, value 3.3, to port cmos_db[2]
Adding property PAP_IO_STANDARD, value "LVCMOS33", to port cmos_db[2]
Adding property PAP_IO_PULLUP, value "TRUE", to port cmos_db[2]
Adding property PAP_IO_HYS_DRIVE_MODE, value "NOHYS", to port cmos_db[2]
Adding property PAP_IO_DIRECTION, value "Input", to port cmos_db[3]
Adding property PAP_IO_LOC, value "F13", to port cmos_db[3]
Adding property PAP_IO_VCCIO, value 3.3, to port cmos_db[3]
Adding property PAP_IO_STANDARD, value "LVCMOS33", to port cmos_db[3]
Adding property PAP_IO_PULLUP, value "TRUE", to port cmos_db[3]
Adding property PAP_IO_HYS_DRIVE_MODE, value "NOHYS", to port cmos_db[3]
Adding property PAP_IO_DIRECTION, value "Input", to port cmos_db[4]
Adding property PAP_IO_LOC, value "E17", to port cmos_db[4]
Adding property PAP_IO_VCCIO, value 3.3, to port cmos_db[4]
Adding property PAP_IO_STANDARD, value "LVCMOS33", to port cmos_db[4]
Adding property PAP_IO_PULLUP, value "TRUE", to port cmos_db[4]
Adding property PAP_IO_HYS_DRIVE_MODE, value "NOHYS", to port cmos_db[4]
Adding property PAP_IO_DIRECTION, value "Input", to port cmos_db[5]
Adding property PAP_IO_LOC, value "D17", to port cmos_db[5]
Adding property PAP_IO_VCCIO, value 3.3, to port cmos_db[5]
Adding property PAP_IO_STANDARD, value "LVCMOS33", to port cmos_db[5]
Adding property PAP_IO_PULLUP, value "TRUE", to port cmos_db[5]
Adding property PAP_IO_HYS_DRIVE_MODE, value "NOHYS", to port cmos_db[5]
Adding property PAP_IO_DIRECTION, value "Input", to port cmos_db[6]
Adding property PAP_IO_LOC, value "G14", to port cmos_db[6]
Adding property PAP_IO_VCCIO, value 3.3, to port cmos_db[6]
Adding property PAP_IO_STANDARD, value "LVCMOS33", to port cmos_db[6]
Adding property PAP_IO_PULLUP, value "TRUE", to port cmos_db[6]
Adding property PAP_IO_HYS_DRIVE_MODE, value "NOHYS", to port cmos_db[6]
Adding property PAP_IO_DIRECTION, value "Input", to port cmos_db[7]
Adding property PAP_IO_LOC, value "G13", to port cmos_db[7]
Adding property PAP_IO_VCCIO, value 3.3, to port cmos_db[7]
Adding property PAP_IO_STANDARD, value "LVCMOS33", to port cmos_db[7]
Adding property PAP_IO_PULLUP, value "TRUE", to port cmos_db[7]
Adding property PAP_IO_HYS_DRIVE_MODE, value "NOHYS", to port cmos_db[7]
Adding property PAP_IO_DIRECTION, value "Input", to port pad_loop_in
Adding property PAP_IO_LOC, value "P7", to port pad_loop_in
Adding property PAP_IO_VCCIO, value 1.5, to port pad_loop_in
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_loop_in
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_loop_in
Adding property PAP_IO_VREF_MODE, value "IN", to port pad_loop_in
Adding property PAP_IO_VREF_MODE_VALUE, value 0.5, to port pad_loop_in
Adding property PAP_IO_DDR_TERM_MODE, value "ON", to port pad_loop_in
Adding property PAP_IO_DIRECTION, value "Input", to port pad_loop_in_h
Adding property PAP_IO_LOC, value "V4", to port pad_loop_in_h
Adding property PAP_IO_VCCIO, value 1.5, to port pad_loop_in_h
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_loop_in_h
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_loop_in_h
Adding property PAP_IO_VREF_MODE, value "IN", to port pad_loop_in_h
Adding property PAP_IO_VREF_MODE_VALUE, value 0.5, to port pad_loop_in_h
Adding property PAP_IO_DDR_TERM_MODE, value "ON", to port pad_loop_in_h
Adding property PAP_IO_DIRECTION, value "Output", to port pad_rstn_ch0
Adding property PAP_IO_LOC, value "M2", to port pad_rstn_ch0
Adding property PAP_IO_VCCIO, value 1.5, to port pad_rstn_ch0
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_rstn_ch0
Adding property PAP_IO_DRIVE, value 7.5, to port pad_rstn_ch0
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_rstn_ch0
Adding property PAP_IO_SLEW, value "FAST", to port pad_rstn_ch0
Adding property PAP_IO_DIRECTION, value "Output", to port pad_ddr_clk_w
Adding property PAP_IO_LOC, value "U3", to port pad_ddr_clk_w
Adding property PAP_IO_VCCIO, value 1.5, to port pad_ddr_clk_w
Adding property PAP_IO_STANDARD, value "SSTL15D_I", to port pad_ddr_clk_w
Adding property PAP_IO_DRIVE, value 7.5, to port pad_ddr_clk_w
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_ddr_clk_w
Adding property PAP_IO_SLEW, value "FAST", to port pad_ddr_clk_w
Adding property PAP_IO_DIRECTION, value "Output", to port pad_ddr_clkn_w
Adding property PAP_IO_LOC, value "V3", to port pad_ddr_clkn_w
Adding property PAP_IO_VCCIO, value 1.5, to port pad_ddr_clkn_w
Adding property PAP_IO_STANDARD, value "SSTL15D_I", to port pad_ddr_clkn_w
Adding property PAP_IO_DRIVE, value 7.5, to port pad_ddr_clkn_w
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_ddr_clkn_w
Adding property PAP_IO_SLEW, value "FAST", to port pad_ddr_clkn_w
Adding property PAP_IO_DIRECTION, value "Output", to port pad_csn_ch0
Adding property PAP_IO_LOC, value "R1", to port pad_csn_ch0
Adding property PAP_IO_VCCIO, value 1.5, to port pad_csn_ch0
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_csn_ch0
Adding property PAP_IO_DRIVE, value 7.5, to port pad_csn_ch0
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_csn_ch0
Adding property PAP_IO_SLEW, value "FAST", to port pad_csn_ch0
Adding property PAP_IO_DIRECTION, value "Output", to port pad_addr_ch0[0]
Adding property PAP_IO_LOC, value "M4", to port pad_addr_ch0[0]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_addr_ch0[0]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_addr_ch0[0]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_addr_ch0[0]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_addr_ch0[0]
Adding property PAP_IO_SLEW, value "FAST", to port pad_addr_ch0[0]
Adding property PAP_IO_DIRECTION, value "Output", to port pad_addr_ch0[10]
Adding property PAP_IO_LOC, value "M6", to port pad_addr_ch0[10]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_addr_ch0[10]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_addr_ch0[10]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_addr_ch0[10]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_addr_ch0[10]
Adding property PAP_IO_SLEW, value "FAST", to port pad_addr_ch0[10]
Adding property PAP_IO_DIRECTION, value "Output", to port pad_addr_ch0[11]
Adding property PAP_IO_LOC, value "L1", to port pad_addr_ch0[11]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_addr_ch0[11]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_addr_ch0[11]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_addr_ch0[11]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_addr_ch0[11]
Adding property PAP_IO_SLEW, value "FAST", to port pad_addr_ch0[11]
Adding property PAP_IO_DIRECTION, value "Output", to port pad_addr_ch0[12]
Adding property PAP_IO_LOC, value "K2", to port pad_addr_ch0[12]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_addr_ch0[12]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_addr_ch0[12]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_addr_ch0[12]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_addr_ch0[12]
Adding property PAP_IO_SLEW, value "FAST", to port pad_addr_ch0[12]
Adding property PAP_IO_DIRECTION, value "Output", to port pad_addr_ch0[13]
Adding property PAP_IO_LOC, value "K1", to port pad_addr_ch0[13]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_addr_ch0[13]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_addr_ch0[13]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_addr_ch0[13]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_addr_ch0[13]
Adding property PAP_IO_SLEW, value "FAST", to port pad_addr_ch0[13]
Adding property PAP_IO_DIRECTION, value "Output", to port pad_addr_ch0[14]
Adding property PAP_IO_LOC, value "J2", to port pad_addr_ch0[14]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_addr_ch0[14]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_addr_ch0[14]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_addr_ch0[14]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_addr_ch0[14]
Adding property PAP_IO_SLEW, value "FAST", to port pad_addr_ch0[14]
Adding property PAP_IO_DIRECTION, value "Output", to port pad_addr_ch0[15]
Adding property PAP_IO_LOC, value "J1", to port pad_addr_ch0[15]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_addr_ch0[15]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_addr_ch0[15]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_addr_ch0[15]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_addr_ch0[15]
Adding property PAP_IO_SLEW, value "FAST", to port pad_addr_ch0[15]
Adding property PAP_IO_DIRECTION, value "Output", to port pad_addr_ch0[1]
Adding property PAP_IO_LOC, value "M3", to port pad_addr_ch0[1]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_addr_ch0[1]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_addr_ch0[1]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_addr_ch0[1]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_addr_ch0[1]
Adding property PAP_IO_SLEW, value "FAST", to port pad_addr_ch0[1]
Adding property PAP_IO_DIRECTION, value "Output", to port pad_addr_ch0[2]
Adding property PAP_IO_LOC, value "P2", to port pad_addr_ch0[2]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_addr_ch0[2]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_addr_ch0[2]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_addr_ch0[2]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_addr_ch0[2]
Adding property PAP_IO_SLEW, value "FAST", to port pad_addr_ch0[2]
Adding property PAP_IO_DIRECTION, value "Output", to port pad_addr_ch0[3]
Adding property PAP_IO_LOC, value "P1", to port pad_addr_ch0[3]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_addr_ch0[3]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_addr_ch0[3]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_addr_ch0[3]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_addr_ch0[3]
Adding property PAP_IO_SLEW, value "FAST", to port pad_addr_ch0[3]
Adding property PAP_IO_DIRECTION, value "Output", to port pad_addr_ch0[4]
Adding property PAP_IO_LOC, value "L5", to port pad_addr_ch0[4]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_addr_ch0[4]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_addr_ch0[4]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_addr_ch0[4]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_addr_ch0[4]
Adding property PAP_IO_SLEW, value "FAST", to port pad_addr_ch0[4]
Adding property PAP_IO_DIRECTION, value "Output", to port pad_addr_ch0[5]
Adding property PAP_IO_LOC, value "M5", to port pad_addr_ch0[5]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_addr_ch0[5]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_addr_ch0[5]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_addr_ch0[5]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_addr_ch0[5]
Adding property PAP_IO_SLEW, value "FAST", to port pad_addr_ch0[5]
Adding property PAP_IO_DIRECTION, value "Output", to port pad_addr_ch0[6]
Adding property PAP_IO_LOC, value "N2", to port pad_addr_ch0[6]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_addr_ch0[6]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_addr_ch0[6]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_addr_ch0[6]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_addr_ch0[6]
Adding property PAP_IO_SLEW, value "FAST", to port pad_addr_ch0[6]
Adding property PAP_IO_DIRECTION, value "Output", to port pad_addr_ch0[7]
Adding property PAP_IO_LOC, value "N1", to port pad_addr_ch0[7]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_addr_ch0[7]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_addr_ch0[7]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_addr_ch0[7]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_addr_ch0[7]
Adding property PAP_IO_SLEW, value "FAST", to port pad_addr_ch0[7]
Adding property PAP_IO_DIRECTION, value "Output", to port pad_addr_ch0[8]
Adding property PAP_IO_LOC, value "K4", to port pad_addr_ch0[8]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_addr_ch0[8]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_addr_ch0[8]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_addr_ch0[8]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_addr_ch0[8]
Adding property PAP_IO_SLEW, value "FAST", to port pad_addr_ch0[8]
Adding property PAP_IO_DIRECTION, value "Output", to port pad_addr_ch0[9]
Adding property PAP_IO_LOC, value "M1", to port pad_addr_ch0[9]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_addr_ch0[9]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_addr_ch0[9]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_addr_ch0[9]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_addr_ch0[9]
Adding property PAP_IO_SLEW, value "FAST", to port pad_addr_ch0[9]
Adding property PAP_IO_DIRECTION, value "Inout", to port pad_dq_ch0[0]
Adding property PAP_IO_LOC, value "T8", to port pad_dq_ch0[0]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_dq_ch0[0]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_dq_ch0[0]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_dq_ch0[0]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_dq_ch0[0]
Adding property PAP_IO_SLEW, value "FAST", to port pad_dq_ch0[0]
Adding property PAP_IO_VREF_MODE, value "IN", to port pad_dq_ch0[0]
Adding property PAP_IO_VREF_MODE_VALUE, value 0.5, to port pad_dq_ch0[0]
Adding property PAP_IO_DDR_TERM_MODE, value "ON", to port pad_dq_ch0[0]
Adding property PAP_IO_DIRECTION, value "Inout", to port pad_dq_ch0[10]
Adding property PAP_IO_LOC, value "U9", to port pad_dq_ch0[10]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_dq_ch0[10]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_dq_ch0[10]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_dq_ch0[10]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_dq_ch0[10]
Adding property PAP_IO_SLEW, value "FAST", to port pad_dq_ch0[10]
Adding property PAP_IO_VREF_MODE, value "IN", to port pad_dq_ch0[10]
Adding property PAP_IO_VREF_MODE_VALUE, value 0.5, to port pad_dq_ch0[10]
Adding property PAP_IO_DDR_TERM_MODE, value "ON", to port pad_dq_ch0[10]
Adding property PAP_IO_DIRECTION, value "Inout", to port pad_dq_ch0[11]
Adding property PAP_IO_LOC, value "V7", to port pad_dq_ch0[11]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_dq_ch0[11]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_dq_ch0[11]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_dq_ch0[11]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_dq_ch0[11]
Adding property PAP_IO_SLEW, value "FAST", to port pad_dq_ch0[11]
Adding property PAP_IO_VREF_MODE, value "IN", to port pad_dq_ch0[11]
Adding property PAP_IO_VREF_MODE_VALUE, value 0.5, to port pad_dq_ch0[11]
Adding property PAP_IO_DDR_TERM_MODE, value "ON", to port pad_dq_ch0[11]
Adding property PAP_IO_DIRECTION, value "Inout", to port pad_dq_ch0[12]
Adding property PAP_IO_LOC, value "U7", to port pad_dq_ch0[12]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_dq_ch0[12]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_dq_ch0[12]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_dq_ch0[12]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_dq_ch0[12]
Adding property PAP_IO_SLEW, value "FAST", to port pad_dq_ch0[12]
Adding property PAP_IO_VREF_MODE, value "IN", to port pad_dq_ch0[12]
Adding property PAP_IO_VREF_MODE_VALUE, value 0.5, to port pad_dq_ch0[12]
Adding property PAP_IO_DDR_TERM_MODE, value "ON", to port pad_dq_ch0[12]
Adding property PAP_IO_DIRECTION, value "Inout", to port pad_dq_ch0[13]
Adding property PAP_IO_LOC, value "V6", to port pad_dq_ch0[13]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_dq_ch0[13]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_dq_ch0[13]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_dq_ch0[13]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_dq_ch0[13]
Adding property PAP_IO_SLEW, value "FAST", to port pad_dq_ch0[13]
Adding property PAP_IO_VREF_MODE, value "IN", to port pad_dq_ch0[13]
Adding property PAP_IO_VREF_MODE_VALUE, value 0.5, to port pad_dq_ch0[13]
Adding property PAP_IO_DDR_TERM_MODE, value "ON", to port pad_dq_ch0[13]
Adding property PAP_IO_DIRECTION, value "Inout", to port pad_dq_ch0[14]
Adding property PAP_IO_LOC, value "U6", to port pad_dq_ch0[14]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_dq_ch0[14]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_dq_ch0[14]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_dq_ch0[14]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_dq_ch0[14]
Adding property PAP_IO_SLEW, value "FAST", to port pad_dq_ch0[14]
Adding property PAP_IO_VREF_MODE, value "IN", to port pad_dq_ch0[14]
Adding property PAP_IO_VREF_MODE_VALUE, value 0.5, to port pad_dq_ch0[14]
Adding property PAP_IO_DDR_TERM_MODE, value "ON", to port pad_dq_ch0[14]
Adding property PAP_IO_DIRECTION, value "Inout", to port pad_dq_ch0[15]
Adding property PAP_IO_LOC, value "V5", to port pad_dq_ch0[15]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_dq_ch0[15]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_dq_ch0[15]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_dq_ch0[15]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_dq_ch0[15]
Adding property PAP_IO_SLEW, value "FAST", to port pad_dq_ch0[15]
Adding property PAP_IO_VREF_MODE, value "IN", to port pad_dq_ch0[15]
Adding property PAP_IO_VREF_MODE_VALUE, value 0.5, to port pad_dq_ch0[15]
Adding property PAP_IO_DDR_TERM_MODE, value "ON", to port pad_dq_ch0[15]
Adding property PAP_IO_DIRECTION, value "Inout", to port pad_dq_ch0[1]
Adding property PAP_IO_LOC, value "T6", to port pad_dq_ch0[1]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_dq_ch0[1]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_dq_ch0[1]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_dq_ch0[1]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_dq_ch0[1]
Adding property PAP_IO_SLEW, value "FAST", to port pad_dq_ch0[1]
Adding property PAP_IO_VREF_MODE, value "IN", to port pad_dq_ch0[1]
Adding property PAP_IO_VREF_MODE_VALUE, value 0.5, to port pad_dq_ch0[1]
Adding property PAP_IO_DDR_TERM_MODE, value "ON", to port pad_dq_ch0[1]
Adding property PAP_IO_DIRECTION, value "Inout", to port pad_dq_ch0[2]
Adding property PAP_IO_LOC, value "R6", to port pad_dq_ch0[2]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_dq_ch0[2]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_dq_ch0[2]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_dq_ch0[2]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_dq_ch0[2]
Adding property PAP_IO_SLEW, value "FAST", to port pad_dq_ch0[2]
Adding property PAP_IO_VREF_MODE, value "IN", to port pad_dq_ch0[2]
Adding property PAP_IO_VREF_MODE_VALUE, value 0.5, to port pad_dq_ch0[2]
Adding property PAP_IO_DDR_TERM_MODE, value "ON", to port pad_dq_ch0[2]
Adding property PAP_IO_DIRECTION, value "Inout", to port pad_dq_ch0[3]
Adding property PAP_IO_LOC, value "R9", to port pad_dq_ch0[3]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_dq_ch0[3]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_dq_ch0[3]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_dq_ch0[3]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_dq_ch0[3]
Adding property PAP_IO_SLEW, value "FAST", to port pad_dq_ch0[3]
Adding property PAP_IO_VREF_MODE, value "IN", to port pad_dq_ch0[3]
Adding property PAP_IO_VREF_MODE_VALUE, value 0.5, to port pad_dq_ch0[3]
Adding property PAP_IO_DDR_TERM_MODE, value "ON", to port pad_dq_ch0[3]
Adding property PAP_IO_DIRECTION, value "Inout", to port pad_dq_ch0[4]
Adding property PAP_IO_LOC, value "T9", to port pad_dq_ch0[4]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_dq_ch0[4]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_dq_ch0[4]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_dq_ch0[4]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_dq_ch0[4]
Adding property PAP_IO_SLEW, value "FAST", to port pad_dq_ch0[4]
Adding property PAP_IO_VREF_MODE, value "IN", to port pad_dq_ch0[4]
Adding property PAP_IO_VREF_MODE_VALUE, value 0.5, to port pad_dq_ch0[4]
Adding property PAP_IO_DDR_TERM_MODE, value "ON", to port pad_dq_ch0[4]
Adding property PAP_IO_DIRECTION, value "Inout", to port pad_dq_ch0[5]
Adding property PAP_IO_LOC, value "N4", to port pad_dq_ch0[5]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_dq_ch0[5]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_dq_ch0[5]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_dq_ch0[5]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_dq_ch0[5]
Adding property PAP_IO_SLEW, value "FAST", to port pad_dq_ch0[5]
Adding property PAP_IO_VREF_MODE, value "IN", to port pad_dq_ch0[5]
Adding property PAP_IO_VREF_MODE_VALUE, value 0.5, to port pad_dq_ch0[5]
Adding property PAP_IO_DDR_TERM_MODE, value "ON", to port pad_dq_ch0[5]
Adding property PAP_IO_DIRECTION, value "Inout", to port pad_dq_ch0[6]
Adding property PAP_IO_LOC, value "N5", to port pad_dq_ch0[6]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_dq_ch0[6]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_dq_ch0[6]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_dq_ch0[6]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_dq_ch0[6]
Adding property PAP_IO_SLEW, value "FAST", to port pad_dq_ch0[6]
Adding property PAP_IO_VREF_MODE, value "IN", to port pad_dq_ch0[6]
Adding property PAP_IO_VREF_MODE_VALUE, value 0.5, to port pad_dq_ch0[6]
Adding property PAP_IO_DDR_TERM_MODE, value "ON", to port pad_dq_ch0[6]
Adding property PAP_IO_DIRECTION, value "Inout", to port pad_dq_ch0[7]
Adding property PAP_IO_LOC, value "P6", to port pad_dq_ch0[7]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_dq_ch0[7]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_dq_ch0[7]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_dq_ch0[7]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_dq_ch0[7]
Adding property PAP_IO_SLEW, value "FAST", to port pad_dq_ch0[7]
Adding property PAP_IO_VREF_MODE, value "IN", to port pad_dq_ch0[7]
Adding property PAP_IO_VREF_MODE_VALUE, value 0.5, to port pad_dq_ch0[7]
Adding property PAP_IO_DDR_TERM_MODE, value "ON", to port pad_dq_ch0[7]
Adding property PAP_IO_DIRECTION, value "Inout", to port pad_dq_ch0[8]
Adding property PAP_IO_LOC, value "T4", to port pad_dq_ch0[8]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_dq_ch0[8]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_dq_ch0[8]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_dq_ch0[8]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_dq_ch0[8]
Adding property PAP_IO_SLEW, value "FAST", to port pad_dq_ch0[8]
Adding property PAP_IO_VREF_MODE, value "IN", to port pad_dq_ch0[8]
Adding property PAP_IO_VREF_MODE_VALUE, value 0.5, to port pad_dq_ch0[8]
Adding property PAP_IO_DDR_TERM_MODE, value "ON", to port pad_dq_ch0[8]
Adding property PAP_IO_DIRECTION, value "Inout", to port pad_dq_ch0[9]
Adding property PAP_IO_LOC, value "V9", to port pad_dq_ch0[9]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_dq_ch0[9]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_dq_ch0[9]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_dq_ch0[9]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_dq_ch0[9]
Adding property PAP_IO_SLEW, value "FAST", to port pad_dq_ch0[9]
Adding property PAP_IO_VREF_MODE, value "IN", to port pad_dq_ch0[9]
Adding property PAP_IO_VREF_MODE_VALUE, value 0.5, to port pad_dq_ch0[9]
Adding property PAP_IO_DDR_TERM_MODE, value "ON", to port pad_dq_ch0[9]
Adding property PAP_IO_DIRECTION, value "Inout", to port pad_dqs_ch0[0]
Adding property PAP_IO_LOC, value "N6", to port pad_dqs_ch0[0]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_dqs_ch0[0]
Adding property PAP_IO_STANDARD, value "SSTL15D_I", to port pad_dqs_ch0[0]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_dqs_ch0[0]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_dqs_ch0[0]
Adding property PAP_IO_SLEW, value "FAST", to port pad_dqs_ch0[0]
Adding property PAP_IO_DDR_TERM_MODE, value "ON", to port pad_dqs_ch0[0]
Adding property PAP_IO_DIRECTION, value "Inout", to port pad_dqs_ch0[1]
Adding property PAP_IO_LOC, value "U8", to port pad_dqs_ch0[1]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_dqs_ch0[1]
Adding property PAP_IO_STANDARD, value "SSTL15D_I", to port pad_dqs_ch0[1]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_dqs_ch0[1]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_dqs_ch0[1]
Adding property PAP_IO_SLEW, value "FAST", to port pad_dqs_ch0[1]
Adding property PAP_IO_DDR_TERM_MODE, value "ON", to port pad_dqs_ch0[1]
Adding property PAP_IO_DIRECTION, value "Inout", to port pad_dqsn_ch0[0]
Adding property PAP_IO_LOC, value "N7", to port pad_dqsn_ch0[0]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_dqsn_ch0[0]
Adding property PAP_IO_STANDARD, value "SSTL15D_I", to port pad_dqsn_ch0[0]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_dqsn_ch0[0]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_dqsn_ch0[0]
Adding property PAP_IO_SLEW, value "FAST", to port pad_dqsn_ch0[0]
Adding property PAP_IO_DDR_TERM_MODE, value "ON", to port pad_dqsn_ch0[0]
Adding property PAP_IO_DIRECTION, value "Inout", to port pad_dqsn_ch0[1]
Adding property PAP_IO_LOC, value "V8", to port pad_dqsn_ch0[1]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_dqsn_ch0[1]
Adding property PAP_IO_STANDARD, value "SSTL15D_I", to port pad_dqsn_ch0[1]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_dqsn_ch0[1]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_dqsn_ch0[1]
Adding property PAP_IO_SLEW, value "FAST", to port pad_dqsn_ch0[1]
Adding property PAP_IO_DDR_TERM_MODE, value "ON", to port pad_dqsn_ch0[1]
Adding property PAP_IO_DIRECTION, value "Output", to port pad_dm_rdqs_ch0[0]
Adding property PAP_IO_LOC, value "R8", to port pad_dm_rdqs_ch0[0]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_dm_rdqs_ch0[0]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_dm_rdqs_ch0[0]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_dm_rdqs_ch0[0]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_dm_rdqs_ch0[0]
Adding property PAP_IO_SLEW, value "FAST", to port pad_dm_rdqs_ch0[0]
Adding property PAP_IO_DIRECTION, value "Output", to port pad_dm_rdqs_ch0[1]
Adding property PAP_IO_LOC, value "U5", to port pad_dm_rdqs_ch0[1]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_dm_rdqs_ch0[1]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_dm_rdqs_ch0[1]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_dm_rdqs_ch0[1]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_dm_rdqs_ch0[1]
Adding property PAP_IO_SLEW, value "FAST", to port pad_dm_rdqs_ch0[1]
Adding property PAP_IO_DIRECTION, value "Output", to port pad_cke_ch0
Adding property PAP_IO_LOC, value "L4", to port pad_cke_ch0
Adding property PAP_IO_VCCIO, value 1.5, to port pad_cke_ch0
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_cke_ch0
Adding property PAP_IO_DRIVE, value 7.5, to port pad_cke_ch0
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_cke_ch0
Adding property PAP_IO_SLEW, value "FAST", to port pad_cke_ch0
Adding property PAP_IO_DIRECTION, value "Output", to port pad_odt_ch0
Adding property PAP_IO_LOC, value "V2", to port pad_odt_ch0
Adding property PAP_IO_VCCIO, value 1.5, to port pad_odt_ch0
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_odt_ch0
Adding property PAP_IO_DRIVE, value 7.5, to port pad_odt_ch0
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_odt_ch0
Adding property PAP_IO_SLEW, value "FAST", to port pad_odt_ch0
Adding property PAP_IO_DIRECTION, value "Output", to port pad_rasn_ch0
Adding property PAP_IO_LOC, value "R2", to port pad_rasn_ch0
Adding property PAP_IO_VCCIO, value 1.5, to port pad_rasn_ch0
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_rasn_ch0
Adding property PAP_IO_DRIVE, value 7.5, to port pad_rasn_ch0
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_rasn_ch0
Adding property PAP_IO_SLEW, value "FAST", to port pad_rasn_ch0
Adding property PAP_IO_DIRECTION, value "Output", to port pad_casn_ch0
Adding property PAP_IO_LOC, value "T1", to port pad_casn_ch0
Adding property PAP_IO_VCCIO, value 1.5, to port pad_casn_ch0
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_casn_ch0
Adding property PAP_IO_DRIVE, value 7.5, to port pad_casn_ch0
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_casn_ch0
Adding property PAP_IO_SLEW, value "FAST", to port pad_casn_ch0
Adding property PAP_IO_DIRECTION, value "Output", to port pad_wen_ch0
Adding property PAP_IO_LOC, value "V1", to port pad_wen_ch0
Adding property PAP_IO_VCCIO, value 1.5, to port pad_wen_ch0
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_wen_ch0
Adding property PAP_IO_DRIVE, value 7.5, to port pad_wen_ch0
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_wen_ch0
Adding property PAP_IO_SLEW, value "FAST", to port pad_wen_ch0
Adding property PAP_IO_DIRECTION, value "Output", to port pad_ba_ch0[0]
Adding property PAP_IO_LOC, value "U2", to port pad_ba_ch0[0]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_ba_ch0[0]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_ba_ch0[0]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_ba_ch0[0]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_ba_ch0[0]
Adding property PAP_IO_SLEW, value "FAST", to port pad_ba_ch0[0]
Adding property PAP_IO_DIRECTION, value "Output", to port pad_ba_ch0[1]
Adding property PAP_IO_LOC, value "U1", to port pad_ba_ch0[1]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_ba_ch0[1]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_ba_ch0[1]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_ba_ch0[1]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_ba_ch0[1]
Adding property PAP_IO_SLEW, value "FAST", to port pad_ba_ch0[1]
Adding property PAP_IO_DIRECTION, value "Output", to port pad_ba_ch0[2]
Adding property PAP_IO_LOC, value "T2", to port pad_ba_ch0[2]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_ba_ch0[2]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_ba_ch0[2]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_ba_ch0[2]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_ba_ch0[2]
Adding property PAP_IO_SLEW, value "FAST", to port pad_ba_ch0[2]
Adding property PAP_IO_DIRECTION, value "Output", to port pad_loop_out
Adding property PAP_IO_LOC, value "P8", to port pad_loop_out
Adding property PAP_IO_VCCIO, value 1.5, to port pad_loop_out
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_loop_out
Adding property PAP_IO_DRIVE, value 7.5, to port pad_loop_out
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_loop_out
Adding property PAP_IO_SLEW, value "FAST", to port pad_loop_out
Adding property PAP_IO_DIRECTION, value "Output", to port pad_loop_out_h
Adding property PAP_IO_LOC, value "U4", to port pad_loop_out_h
Adding property PAP_IO_VCCIO, value 1.5, to port pad_loop_out_h
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_loop_out_h
Adding property PAP_IO_DRIVE, value 7.5, to port pad_loop_out_h
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_loop_out_h
Adding property PAP_IO_SLEW, value "FAST", to port pad_loop_out_h
Adding property PAP_IO_DIRECTION, value "Output", to port tmds_clk_p
Adding property PAP_IO_LOC, value "B16", to port tmds_clk_p
Adding property PAP_IO_VCCIO, value 3.3, to port tmds_clk_p
Adding property PAP_IO_STANDARD, value "LVTTL33", to port tmds_clk_p
Adding property PAP_IO_DRIVE, value 12, to port tmds_clk_p
Adding property PAP_IO_NONE, value "TRUE", to port tmds_clk_p
Adding property PAP_IO_SLEW, value "FAST", to port tmds_clk_p
Adding property PAP_IO_OPEN_DRAIN, value "OFF", to port tmds_clk_p
Adding property PAP_IO_DIRECTION, value "Output", to port tmds_clk_n
Adding property PAP_IO_LOC, value "A16", to port tmds_clk_n
Adding property PAP_IO_VCCIO, value 3.3, to port tmds_clk_n
Adding property PAP_IO_STANDARD, value "LVTTL33", to port tmds_clk_n
Adding property PAP_IO_DRIVE, value 12, to port tmds_clk_n
Adding property PAP_IO_NONE, value "TRUE", to port tmds_clk_n
Adding property PAP_IO_SLEW, value "FAST", to port tmds_clk_n
Adding property PAP_IO_OPEN_DRAIN, value "OFF", to port tmds_clk_n
Adding property PAP_IO_DIRECTION, value "Output", to port tmds_data_p[0]
Adding property PAP_IO_LOC, value "B14", to port tmds_data_p[0]
Adding property PAP_IO_VCCIO, value 3.3, to port tmds_data_p[0]
Adding property PAP_IO_STANDARD, value "LVTTL33", to port tmds_data_p[0]
Adding property PAP_IO_DRIVE, value 12, to port tmds_data_p[0]
Adding property PAP_IO_NONE, value "TRUE", to port tmds_data_p[0]
Adding property PAP_IO_SLEW, value "FAST", to port tmds_data_p[0]
Adding property PAP_IO_OPEN_DRAIN, value "OFF", to port tmds_data_p[0]
Adding property PAP_IO_DIRECTION, value "Output", to port tmds_data_p[1]
Adding property PAP_IO_LOC, value "B11", to port tmds_data_p[1]
Adding property PAP_IO_VCCIO, value 3.3, to port tmds_data_p[1]
Adding property PAP_IO_STANDARD, value "LVTTL33", to port tmds_data_p[1]
Adding property PAP_IO_DRIVE, value 12, to port tmds_data_p[1]
Adding property PAP_IO_NONE, value "TRUE", to port tmds_data_p[1]
Adding property PAP_IO_SLEW, value "FAST", to port tmds_data_p[1]
Adding property PAP_IO_OPEN_DRAIN, value "OFF", to port tmds_data_p[1]
Adding property PAP_IO_DIRECTION, value "Output", to port tmds_data_p[2]
Adding property PAP_IO_LOC, value "B10", to port tmds_data_p[2]
Adding property PAP_IO_VCCIO, value 3.3, to port tmds_data_p[2]
Adding property PAP_IO_STANDARD, value "LVTTL33", to port tmds_data_p[2]
Adding property PAP_IO_DRIVE, value 12, to port tmds_data_p[2]
Adding property PAP_IO_NONE, value "TRUE", to port tmds_data_p[2]
Adding property PAP_IO_SLEW, value "FAST", to port tmds_data_p[2]
Adding property PAP_IO_OPEN_DRAIN, value "OFF", to port tmds_data_p[2]
Adding property PAP_IO_DIRECTION, value "Output", to port tmds_data_n[0]
Adding property PAP_IO_LOC, value "A14", to port tmds_data_n[0]
Adding property PAP_IO_VCCIO, value 3.3, to port tmds_data_n[0]
Adding property PAP_IO_STANDARD, value "LVTTL33", to port tmds_data_n[0]
Adding property PAP_IO_DRIVE, value 12, to port tmds_data_n[0]
Adding property PAP_IO_NONE, value "TRUE", to port tmds_data_n[0]
Adding property PAP_IO_SLEW, value "FAST", to port tmds_data_n[0]
Adding property PAP_IO_OPEN_DRAIN, value "OFF", to port tmds_data_n[0]
Adding property PAP_IO_DIRECTION, value "Output", to port tmds_data_n[1]
Adding property PAP_IO_LOC, value "A11", to port tmds_data_n[1]
Adding property PAP_IO_VCCIO, value 3.3, to port tmds_data_n[1]
Adding property PAP_IO_STANDARD, value "LVTTL33", to port tmds_data_n[1]
Adding property PAP_IO_DRIVE, value 12, to port tmds_data_n[1]
Adding property PAP_IO_NONE, value "TRUE", to port tmds_data_n[1]
Adding property PAP_IO_SLEW, value "FAST", to port tmds_data_n[1]
Adding property PAP_IO_OPEN_DRAIN, value "OFF", to port tmds_data_n[1]
Adding property PAP_IO_DIRECTION, value "Output", to port tmds_data_n[2]
Adding property PAP_IO_LOC, value "A10", to port tmds_data_n[2]
Adding property PAP_IO_VCCIO, value 3.3, to port tmds_data_n[2]
Adding property PAP_IO_STANDARD, value "LVTTL33", to port tmds_data_n[2]
Adding property PAP_IO_DRIVE, value 12, to port tmds_data_n[2]
Adding property PAP_IO_NONE, value "TRUE", to port tmds_data_n[2]
Adding property PAP_IO_SLEW, value "FAST", to port tmds_data_n[2]
Adding property PAP_IO_OPEN_DRAIN, value "OFF", to port tmds_data_n[2]
Adding property PAP_LOC, value "PLL_82_71", to instance u_ipsl_hmemc_top.u_pll_50_400.u_pll_e1

Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 157MB peak: 157MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 157MB peak: 159MB)

@W: BN114 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\ddr3\rtl\ipsl_phy_io.v":1324:18:1324:24|Removing instance gtp_int_dut\[0\]\.inv_dut (in view: work.ipsl_phy_io_Z19_layer0(verilog)) of black box view:work.GTP_INV(verilog) because it does not drive other instances.
@W: BN114 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\ddr3\rtl\ipsl_phy_io.v":1324:18:1324:24|Removing instance gtp_int_dut\[1\]\.inv_dut (in view: work.ipsl_phy_io_Z19_layer0(verilog)) of black box view:work.GTP_INV(verilog) because it does not drive other instances.
@W: BN114 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\ddr3\rtl\ipsl_phy_io.v":1324:18:1324:24|Removing instance gtp_int_dut\[8\]\.inv_dut (in view: work.ipsl_phy_io_Z19_layer0(verilog)) of black box view:work.GTP_INV(verilog) because it does not drive other instances.
@W: BN114 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\ddr3\rtl\ipsl_phy_io.v":1324:18:1324:24|Removing instance gtp_int_dut\[30\]\.inv_dut (in view: work.ipsl_phy_io_Z19_layer0(verilog)) of black box view:work.GTP_INV(verilog) because it does not drive other instances.
@W: BN114 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\ddr3\rtl\ipsl_phy_io.v":1324:18:1324:24|Removing instance gtp_int_dut\[26\]\.inv_dut (in view: work.ipsl_phy_io_Z19_layer0(verilog)) of black box view:work.GTP_INV(verilog) because it does not drive other instances.
@W: BN114 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\ddr3\rtl\ipsl_phy_io.v":1324:18:1324:24|Removing instance gtp_int_dut\[14\]\.inv_dut (in view: work.ipsl_phy_io_Z19_layer0(verilog)) of black box view:work.GTP_INV(verilog) because it does not drive other instances.
@W: BN114 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\ddr3\rtl\ipsl_phy_io.v":1324:18:1324:24|Removing instance gtp_int_dut\[13\]\.inv_dut (in view: work.ipsl_phy_io_Z19_layer0(verilog)) of black box view:work.GTP_INV(verilog) because it does not drive other instances.
@W: BN114 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\ddr3\rtl\ipsl_phy_io.v":1324:18:1324:24|Removing instance gtp_int_dut\[16\]\.inv_dut (in view: work.ipsl_phy_io_Z19_layer0(verilog)) of black box view:work.GTP_INV(verilog) because it does not drive other instances.
@W: BN114 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\ddr3\rtl\ipsl_phy_io.v":1324:18:1324:24|Removing instance gtp_int_dut\[15\]\.inv_dut (in view: work.ipsl_phy_io_Z19_layer0(verilog)) of black box view:work.GTP_INV(verilog) because it does not drive other instances.
@W: BN114 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\ddr3\rtl\ipsl_phy_io.v":1324:18:1324:24|Removing instance gtp_int_dut\[53\]\.inv_dut (in view: work.ipsl_phy_io_Z19_layer0(verilog)) of black box view:work.GTP_INV(verilog) because it does not drive other instances.
@W: BN114 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\ddr3\rtl\ipsl_phy_io.v":1324:18:1324:24|Removing instance gtp_int_dut\[54\]\.inv_dut (in view: work.ipsl_phy_io_Z19_layer0(verilog)) of black box view:work.GTP_INV(verilog) because it does not drive other instances.
@W: BN114 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\ddr3\rtl\ipsl_phy_io.v":1324:18:1324:24|Removing instance gtp_int_dut\[50\]\.inv_dut (in view: work.ipsl_phy_io_Z19_layer0(verilog)) of black box view:work.GTP_INV(verilog) because it does not drive other instances.
@W: BN114 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\ddr3\rtl\ipsl_phy_io.v":1324:18:1324:24|Removing instance gtp_int_dut\[39\]\.inv_dut (in view: work.ipsl_phy_io_Z19_layer0(verilog)) of black box view:work.GTP_INV(verilog) because it does not drive other instances.
@W: BN114 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\ddr3\rtl\ipsl_phy_io.v":1324:18:1324:24|Removing instance gtp_int_dut\[38\]\.inv_dut (in view: work.ipsl_phy_io_Z19_layer0(verilog)) of black box view:work.GTP_INV(verilog) because it does not drive other instances.
@N: MO111 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\source\top.v":43:21:43:30|Tristate driver mpu_tx_pin (in view: work.top(verilog)) on net mpu_tx_pin (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\ddr3\rtl\ipsl_phy_io.v":175:41:175:51|Tristate driver DQS_DRIFT_H_1 (in view: work.ipsl_phy_io_Z19_layer0(verilog)) on net DQS_DRIFT_H_1 (in view: work.ipsl_phy_io_Z19_layer0(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\ddr3\rtl\ipsl_phy_io.v":175:41:175:51|Tristate driver DQS_DRIFT_H_2 (in view: work.ipsl_phy_io_Z19_layer0(verilog)) on net DQS_DRIFT_H_2 (in view: work.ipsl_phy_io_Z19_layer0(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\ddr3\rtl\ipsl_phy_io.v":174:41:174:51|Tristate driver DQS_DRIFT_L_1 (in view: work.ipsl_phy_io_Z19_layer0(verilog)) on net DQS_DRIFT_L_1 (in view: work.ipsl_phy_io_Z19_layer0(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\ddr3\rtl\ipsl_phy_io.v":174:41:174:51|Tristate driver DQS_DRIFT_L_2 (in view: work.ipsl_phy_io_Z19_layer0(verilog)) on net DQS_DRIFT_L_2 (in view: work.ipsl_phy_io_Z19_layer0(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\ddr3\rtl\ipsl_phy_io.v":100:41:100:47|Tristate driver PSLVERR (in view: work.ipsl_phy_io_Z19_layer0(verilog)) on net PSLVERR (in view: work.ipsl_phy_io_Z19_layer0(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\source\test\my_aq_axi_master.v":480:11:480:20|Tristate driver DEBUG_1 (in view: work.my_aq_axi_master(verilog)) on net DEBUG_1 (in view: work.my_aq_axi_master(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\source\test\my_aq_axi_master.v":480:11:480:20|Tristate driver DEBUG_2 (in view: work.my_aq_axi_master(verilog)) on net DEBUG_2 (in view: work.my_aq_axi_master(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\source\test\my_aq_axi_master.v":480:11:480:20|Tristate driver DEBUG_3 (in view: work.my_aq_axi_master(verilog)) on net DEBUG_3 (in view: work.my_aq_axi_master(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\source\test\my_aq_axi_master.v":480:11:480:20|Tristate driver DEBUG_4 (in view: work.my_aq_axi_master(verilog)) on net DEBUG_4 (in view: work.my_aq_axi_master(verilog)) has its enable tied to GND.
@W: MO171 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\source\dvi_tx\encode.v":135:2:135:7|Sequential instance dvi_encoder_m0.encr.c0_q is reduced to a combinational gate by constant propagation. 
@W: MO171 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\source\dvi_tx\encode.v":135:2:135:7|Sequential instance dvi_encoder_m0.encr.c1_q is reduced to a combinational gate by constant propagation. 
@W: MO171 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\source\frame_fifo_read.v":86:0:86:5|Sequential instance frame_write_m0.frame_fifo_read_m0.read_req_d0 is reduced to a combinational gate by constant propagation. 
@W: MO171 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\source\frame_fifo_read.v":86:0:86:5|Sequential instance frame_write_m0.frame_fifo_read_m0.read_req_d2 is reduced to a combinational gate by constant propagation. 
@W: MO171 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\source\test\calculate_ddr3_addr_block.v":99:0:99:5|Sequential instance pixel_read.calculate_ddr3_addr.frame_base_addr[0] is reduced to a combinational gate by constant propagation. 
@W: MO171 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\source\test\calculate_ddr3_addr_block.v":99:0:99:5|Sequential instance pixel_read.calculate_ddr3_addr.frame_base_addr[1] is reduced to a combinational gate by constant propagation. 
@W: MO171 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\source\test\calculate_ddr3_addr_block.v":99:0:99:5|Sequential instance pixel_read.calculate_ddr3_addr.frame_base_addr[2] is reduced to a combinational gate by constant propagation. 
@W: MO171 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\source\test\calculate_ddr3_addr_block.v":99:0:99:5|Sequential instance pixel_read.calculate_ddr3_addr.frame_base_addr[3] is reduced to a combinational gate by constant propagation. 
@W: MO171 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\source\test\calculate_ddr3_addr_block.v":99:0:99:5|Sequential instance pixel_read.calculate_ddr3_addr.frame_base_addr[4] is reduced to a combinational gate by constant propagation. 
@W: MO171 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\source\test\calculate_ddr3_addr_block.v":99:0:99:5|Sequential instance pixel_read.calculate_ddr3_addr.frame_base_addr[5] is reduced to a combinational gate by constant propagation. 
@W: MO171 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\source\test\calculate_ddr3_addr_block.v":99:0:99:5|Sequential instance pixel_read.calculate_ddr3_addr.frame_base_addr[6] is reduced to a combinational gate by constant propagation. 
@W: MO171 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\source\test\calculate_ddr3_addr_block.v":99:0:99:5|Sequential instance pixel_read.calculate_ddr3_addr.frame_base_addr[7] is reduced to a combinational gate by constant propagation. 
@W: MO171 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\source\test\calculate_ddr3_addr_block.v":99:0:99:5|Sequential instance pixel_read.calculate_ddr3_addr.frame_base_addr[10] is reduced to a combinational gate by constant propagation. 
@W: MO171 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\source\test\calculate_ddr3_addr_block.v":99:0:99:5|Sequential instance pixel_read.calculate_ddr3_addr.frame_base_addr[21] is reduced to a combinational gate by constant propagation. 
@W: MO171 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\source\test\calculate_ddr3_addr_block.v":99:0:99:5|Sequential instance pixel_read.calculate_ddr3_addr.frame_base_addr[22] is reduced to a combinational gate by constant propagation. 
@W: MO171 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\source\test\calculate_ddr3_addr_block.v":99:0:99:5|Sequential instance pixel_read.calculate_ddr3_addr.frame_base_addr[23] is reduced to a combinational gate by constant propagation. 
@W: MO171 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\source\dvi_tx\encode.v":135:2:135:7|Sequential instance dvi_encoder_m0.encg.c0_q is reduced to a combinational gate by constant propagation. 
@W: MO171 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\source\dvi_tx\encode.v":135:2:135:7|Sequential instance dvi_encoder_m0.encg.c1_q is reduced to a combinational gate by constant propagation. 
@W: MO171 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\afifo_16i_64o_512\rtl\ipml_fifo_ctrl_v1_3.v":211:8:211:13|Sequential instance frame_write_m0.read_buf.U_ipml_fifo_afifo_64i_16o_128.U_ipml_fifo_ctrl.ASYN_CTRL\.asyn_rempty is reduced to a combinational gate by constant propagation. 
@W: MO171 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\afifo_8in8out\rtl\ipm_distributed_fifo_ctr_v1_0.v":98:4:98:9|Sequential instance usart_rx_mpu.tx_fifo.u_ipm_distributed_fifo_afifo_8in8out.u_ipm_distributed_fifo_ctr.ASYN_CTRL\.waddr_msb is reduced to a combinational gate by constant propagation. 
@W: MO171 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\afifo_8in8out\rtl\ipm_distributed_fifo_ctr_v1_0.v":174:4:174:9|Sequential instance usart_rx_mpu.tx_fifo.u_ipm_distributed_fifo_afifo_8in8out.u_ipm_distributed_fifo_ctr.ASYN_CTRL\.asyn_wfull is reduced to a combinational gate by constant propagation. 
@W: MO171 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\afifo_8in8out\rtl\ipm_distributed_fifo_ctr_v1_0.v":184:1:184:6|Sequential instance usart_rx_mpu.tx_fifo.u_ipm_distributed_fifo_afifo_8in8out.u_ipm_distributed_fifo_ctr.ASYN_CTRL\.asyn_almost_full is reduced to a combinational gate by constant propagation. 
@W: MO156 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\afifo_8in8out\rtl\ipm_distributed_sdpram_v1_2_afifo_8in8out.v":82:4:82:9|RAM mem[7:0] removed due to constant propagation. 
@W: MO171 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\afifo_8in8out\rtl\ipm_distributed_fifo_ctr_v1_0.v":147:4:147:9|Sequential instance usart_tx_rx.rx_fifo.u_ipm_distributed_fifo_afifo_8in8out.u_ipm_distributed_fifo_ctr.ASYN_CTRL\.raddr_msb is reduced to a combinational gate by constant propagation. 
@W: MO171 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\afifo_8in8out\rtl\ipm_distributed_fifo_ctr_v1_0.v":194:1:194:6|Sequential instance usart_tx_rx.rx_fifo.u_ipm_distributed_fifo_afifo_8in8out.u_ipm_distributed_fifo_ctr.ASYN_CTRL\.asyn_rempty is reduced to a combinational gate by constant propagation. 
@W: MO171 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\afifo_8in8out\rtl\ipm_distributed_fifo_ctr_v1_0.v":202:1:202:6|Sequential instance usart_tx_rx.rx_fifo.u_ipm_distributed_fifo_afifo_8in8out.u_ipm_distributed_fifo_ctr.ASYN_CTRL\.asyn_almost_empty is reduced to a combinational gate by constant propagation. 
@N: BN115 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\afifo_8in8out\rtl\ipm_distributed_fifo_v1_2_afifo_8in8out.v":64:3:64:38|Removing instance ipm_distributed_sdpram_afifo_8in8out (in view: work.ipm_distributed_fifo_v1_2_afifo_8in8out_4s_8s_ASYNC_1s_ASYNC_FIFO_12s_4s_1(verilog)) of type view:work.ipm_distributed_sdpram_v1_2_afifo_8in8out_4s_8s_ASYNC_1s_NONE_BIN_1(verilog) because it does not drive other instances.
@N: BN115 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\source\test\usart_tx_rx.v":162:14:162:20|Removing instance rx_fifo (in view: work.usart_tx_rx_Z1_layer0(verilog)) of type view:work.afifo_8in8out_1(verilog) because it does not drive other instances.
@N: BN362 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\source\test\usart_tx_rx.v":276:0:276:5|Removing sequential instance wr_rx_en (in view: work.usart_tx_rx_Z1_layer0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\source\test\usart_tx_rx.v":242:0:242:5|Removing sequential instance rx_data_buf[7:0] (in view: work.usart_tx_rx_Z1_layer0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\source\test\usart_tx_rx.v":269:0:269:5|Removing sequential instance rx_done_d0 (in view: work.usart_tx_rx_Z1_layer0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\source\test\usart_tx_rx.v":242:0:242:5|Removing sequential instance rx_done (in view: work.usart_tx_rx_Z1_layer0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN115 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\afifo_8in8out\rtl\ipm_distributed_fifo_v1_2_afifo_8in8out.v":64:3:64:38|Removing instance ipm_distributed_sdpram_afifo_8in8out (in view: work.ipm_distributed_fifo_v1_2_afifo_8in8out_4s_8s_ASYNC_1s_ASYNC_FIFO_12s_4s_0(verilog)) of type view:work.ipm_distributed_sdpram_v1_2_afifo_8in8out_4s_8s_ASYNC_1s_NONE_BIN_0(verilog) because it does not drive other instances.
@N: BN362 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\afifo_16i_64o_512\rtl\ipml_fifo_ctrl_v1_3.v":106:8:106:13|Removing sequential instance ASYN_CTRL\.wptr[7:0] (in view: work.ipml_fifo_ctrl_v1_3_8s_10s_ASYN_252s_4s_0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@W: FX1172 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\source\osd\soure\timing_gen_xy.v":95:0:95:5|User-specified initial value defined for instance osd_display_angle.timing_gen_xy_m0.y_cnt[11:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\source\osd\soure\timing_gen_xy.v":86:0:86:5|User-specified initial value defined for instance osd_display_angle.timing_gen_xy_m0.x_cnt[11:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\source\dvi_tx\serdes_4b_10to1.v":48:0:48:5|User-specified initial value defined for instance dvi_encoder_m0.serdes_4b_10to1_m0.TMDS_mod5[2:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\source\dvi_tx\serdes_4b_10to1.v":48:0:48:5|User-specified initial value defined for instance dvi_encoder_m0.serdes_4b_10to1_m0.TMDS_shift_3l[4:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\source\dvi_tx\serdes_4b_10to1.v":48:0:48:5|User-specified initial value defined for instance dvi_encoder_m0.serdes_4b_10to1_m0.TMDS_shift_3h[4:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\source\dvi_tx\serdes_4b_10to1.v":48:0:48:5|User-specified initial value defined for instance dvi_encoder_m0.serdes_4b_10to1_m0.TMDS_shift_2l[4:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\source\dvi_tx\serdes_4b_10to1.v":48:0:48:5|User-specified initial value defined for instance dvi_encoder_m0.serdes_4b_10to1_m0.TMDS_shift_2h[4:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\source\dvi_tx\serdes_4b_10to1.v":48:0:48:5|User-specified initial value defined for instance dvi_encoder_m0.serdes_4b_10to1_m0.TMDS_shift_1l[4:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\source\dvi_tx\serdes_4b_10to1.v":48:0:48:5|User-specified initial value defined for instance dvi_encoder_m0.serdes_4b_10to1_m0.TMDS_shift_1h[4:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\source\dvi_tx\serdes_4b_10to1.v":48:0:48:5|User-specified initial value defined for instance dvi_encoder_m0.serdes_4b_10to1_m0.TMDS_shift_0l[4:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\source\dvi_tx\serdes_4b_10to1.v":48:0:48:5|User-specified initial value defined for instance dvi_encoder_m0.serdes_4b_10to1_m0.TMDS_shift_0h[4:0] is being ignored due to limitations in architecture. 
@W: BN132 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\source\osd\soure\osd_display_angle.v":139:0:139:5|Removing sequential instance osd_display_angle.n_001[2] because it is equivalent to instance osd_display_angle.n_001[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\ddr3\rtl\ipsl_ddrphy_reset_ctrl.v":141:0:141:5|Removing sequential instance u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_ddrphy_reset_ctrl.srb_ioclkdiv_rstn because it is equivalent to instance u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_ddrphy_reset_ctrl.srb_dqs_rstn. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\ddr3\rtl\ipsl_ddrc_reset_ctrl.v":125:0:125:5|Removing sequential instance u_ipsl_hmemc_top.u_ipsl_hmemc_ddrc_top.u_ipsl_ddrc_reset_ctrl.init_axi_reset2 because it is equivalent to instance u_ipsl_hmemc_top.u_ipsl_hmemc_ddrc_top.u_ipsl_ddrc_reset_ctrl.init_ddrc_rst. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\ddr3\rtl\ipsl_ddrc_reset_ctrl.v":125:0:125:5|Removing sequential instance u_ipsl_hmemc_top.u_ipsl_hmemc_ddrc_top.u_ipsl_ddrc_reset_ctrl.init_axi_reset1 because it is equivalent to instance u_ipsl_hmemc_top.u_ipsl_hmemc_ddrc_top.u_ipsl_ddrc_reset_ctrl.init_ddrc_rst. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\ddr3\rtl\ipsl_ddrc_reset_ctrl.v":125:0:125:5|Removing sequential instance u_ipsl_hmemc_top.u_ipsl_hmemc_ddrc_top.u_ipsl_ddrc_reset_ctrl.init_axi_reset0 because it is equivalent to instance u_ipsl_hmemc_top.u_ipsl_hmemc_ddrc_top.u_ipsl_ddrc_reset_ctrl.init_ddrc_rst. To keep the instance, apply constraint syn_preserve=1 on the instance.
Adding property PAP_IO_DIRECTION, value "Input", to port cmos_db[0]
Adding property PAP_IO_LOC, value "E18", to port cmos_db[0]
Adding property PAP_IO_VCCIO, value 3.3, to port cmos_db[0]
Adding property PAP_IO_STANDARD, value "LVCMOS33", to port cmos_db[0]
Adding property PAP_IO_PULLUP, value "TRUE", to port cmos_db[0]
Adding property PAP_IO_HYS_DRIVE_MODE, value "NOHYS", to port cmos_db[0]
Adding property PAP_IO_DIRECTION, value "Input", to port cmos_db[1]
Adding property PAP_IO_LOC, value "D18", to port cmos_db[1]
Adding property PAP_IO_VCCIO, value 3.3, to port cmos_db[1]
Adding property PAP_IO_STANDARD, value "LVCMOS33", to port cmos_db[1]
Adding property PAP_IO_PULLUP, value "TRUE", to port cmos_db[1]
Adding property PAP_IO_HYS_DRIVE_MODE, value "NOHYS", to port cmos_db[1]
Adding property PAP_IO_DIRECTION, value "Input", to port cmos_db[2]
Adding property PAP_IO_LOC, value "F14", to port cmos_db[2]
Adding property PAP_IO_VCCIO, value 3.3, to port cmos_db[2]
Adding property PAP_IO_STANDARD, value "LVCMOS33", to port cmos_db[2]
Adding property PAP_IO_PULLUP, value "TRUE", to port cmos_db[2]
Adding property PAP_IO_HYS_DRIVE_MODE, value "NOHYS", to port cmos_db[2]
Adding property PAP_IO_DIRECTION, value "Input", to port cmos_db[3]
Adding property PAP_IO_LOC, value "F13", to port cmos_db[3]
Adding property PAP_IO_VCCIO, value 3.3, to port cmos_db[3]
Adding property PAP_IO_STANDARD, value "LVCMOS33", to port cmos_db[3]
Adding property PAP_IO_PULLUP, value "TRUE", to port cmos_db[3]
Adding property PAP_IO_HYS_DRIVE_MODE, value "NOHYS", to port cmos_db[3]
Adding property PAP_IO_DIRECTION, value "Input", to port cmos_db[4]
Adding property PAP_IO_LOC, value "E17", to port cmos_db[4]
Adding property PAP_IO_VCCIO, value 3.3, to port cmos_db[4]
Adding property PAP_IO_STANDARD, value "LVCMOS33", to port cmos_db[4]
Adding property PAP_IO_PULLUP, value "TRUE", to port cmos_db[4]
Adding property PAP_IO_HYS_DRIVE_MODE, value "NOHYS", to port cmos_db[4]
Adding property PAP_IO_DIRECTION, value "Input", to port cmos_db[5]
Adding property PAP_IO_LOC, value "D17", to port cmos_db[5]
Adding property PAP_IO_VCCIO, value 3.3, to port cmos_db[5]
Adding property PAP_IO_STANDARD, value "LVCMOS33", to port cmos_db[5]
Adding property PAP_IO_PULLUP, value "TRUE", to port cmos_db[5]
Adding property PAP_IO_HYS_DRIVE_MODE, value "NOHYS", to port cmos_db[5]
Adding property PAP_IO_DIRECTION, value "Input", to port cmos_db[6]
Adding property PAP_IO_LOC, value "G14", to port cmos_db[6]
Adding property PAP_IO_VCCIO, value 3.3, to port cmos_db[6]
Adding property PAP_IO_STANDARD, value "LVCMOS33", to port cmos_db[6]
Adding property PAP_IO_PULLUP, value "TRUE", to port cmos_db[6]
Adding property PAP_IO_HYS_DRIVE_MODE, value "NOHYS", to port cmos_db[6]
Adding property PAP_IO_DIRECTION, value "Input", to port cmos_db[7]
Adding property PAP_IO_LOC, value "G13", to port cmos_db[7]
Adding property PAP_IO_VCCIO, value 3.3, to port cmos_db[7]
Adding property PAP_IO_STANDARD, value "LVCMOS33", to port cmos_db[7]
Adding property PAP_IO_PULLUP, value "TRUE", to port cmos_db[7]
Adding property PAP_IO_HYS_DRIVE_MODE, value "NOHYS", to port cmos_db[7]
Adding property PAP_IO_DIRECTION, value "Output", to port pad_addr_ch0[0]
Adding property PAP_IO_LOC, value "M4", to port pad_addr_ch0[0]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_addr_ch0[0]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_addr_ch0[0]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_addr_ch0[0]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_addr_ch0[0]
Adding property PAP_IO_SLEW, value "FAST", to port pad_addr_ch0[0]
Adding property PAP_IO_DIRECTION, value "Output", to port pad_addr_ch0[10]
Adding property PAP_IO_LOC, value "M6", to port pad_addr_ch0[10]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_addr_ch0[10]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_addr_ch0[10]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_addr_ch0[10]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_addr_ch0[10]
Adding property PAP_IO_SLEW, value "FAST", to port pad_addr_ch0[10]
Adding property PAP_IO_DIRECTION, value "Output", to port pad_addr_ch0[11]
Adding property PAP_IO_LOC, value "L1", to port pad_addr_ch0[11]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_addr_ch0[11]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_addr_ch0[11]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_addr_ch0[11]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_addr_ch0[11]
Adding property PAP_IO_SLEW, value "FAST", to port pad_addr_ch0[11]
Adding property PAP_IO_DIRECTION, value "Output", to port pad_addr_ch0[12]
Adding property PAP_IO_LOC, value "K2", to port pad_addr_ch0[12]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_addr_ch0[12]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_addr_ch0[12]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_addr_ch0[12]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_addr_ch0[12]
Adding property PAP_IO_SLEW, value "FAST", to port pad_addr_ch0[12]
Adding property PAP_IO_DIRECTION, value "Output", to port pad_addr_ch0[13]
Adding property PAP_IO_LOC, value "K1", to port pad_addr_ch0[13]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_addr_ch0[13]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_addr_ch0[13]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_addr_ch0[13]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_addr_ch0[13]
Adding property PAP_IO_SLEW, value "FAST", to port pad_addr_ch0[13]
Adding property PAP_IO_DIRECTION, value "Output", to port pad_addr_ch0[14]
Adding property PAP_IO_LOC, value "J2", to port pad_addr_ch0[14]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_addr_ch0[14]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_addr_ch0[14]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_addr_ch0[14]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_addr_ch0[14]
Adding property PAP_IO_SLEW, value "FAST", to port pad_addr_ch0[14]
Adding property PAP_IO_DIRECTION, value "Output", to port pad_addr_ch0[15]
Adding property PAP_IO_LOC, value "J1", to port pad_addr_ch0[15]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_addr_ch0[15]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_addr_ch0[15]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_addr_ch0[15]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_addr_ch0[15]
Adding property PAP_IO_SLEW, value "FAST", to port pad_addr_ch0[15]
Adding property PAP_IO_DIRECTION, value "Output", to port pad_addr_ch0[1]
Adding property PAP_IO_LOC, value "M3", to port pad_addr_ch0[1]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_addr_ch0[1]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_addr_ch0[1]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_addr_ch0[1]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_addr_ch0[1]
Adding property PAP_IO_SLEW, value "FAST", to port pad_addr_ch0[1]
Adding property PAP_IO_DIRECTION, value "Output", to port pad_addr_ch0[2]
Adding property PAP_IO_LOC, value "P2", to port pad_addr_ch0[2]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_addr_ch0[2]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_addr_ch0[2]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_addr_ch0[2]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_addr_ch0[2]
Adding property PAP_IO_SLEW, value "FAST", to port pad_addr_ch0[2]
Adding property PAP_IO_DIRECTION, value "Output", to port pad_addr_ch0[3]
Adding property PAP_IO_LOC, value "P1", to port pad_addr_ch0[3]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_addr_ch0[3]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_addr_ch0[3]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_addr_ch0[3]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_addr_ch0[3]
Adding property PAP_IO_SLEW, value "FAST", to port pad_addr_ch0[3]
Adding property PAP_IO_DIRECTION, value "Output", to port pad_addr_ch0[4]
Adding property PAP_IO_LOC, value "L5", to port pad_addr_ch0[4]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_addr_ch0[4]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_addr_ch0[4]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_addr_ch0[4]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_addr_ch0[4]
Adding property PAP_IO_SLEW, value "FAST", to port pad_addr_ch0[4]
Adding property PAP_IO_DIRECTION, value "Output", to port pad_addr_ch0[5]
Adding property PAP_IO_LOC, value "M5", to port pad_addr_ch0[5]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_addr_ch0[5]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_addr_ch0[5]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_addr_ch0[5]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_addr_ch0[5]
Adding property PAP_IO_SLEW, value "FAST", to port pad_addr_ch0[5]
Adding property PAP_IO_DIRECTION, value "Output", to port pad_addr_ch0[6]
Adding property PAP_IO_LOC, value "N2", to port pad_addr_ch0[6]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_addr_ch0[6]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_addr_ch0[6]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_addr_ch0[6]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_addr_ch0[6]
Adding property PAP_IO_SLEW, value "FAST", to port pad_addr_ch0[6]
Adding property PAP_IO_DIRECTION, value "Output", to port pad_addr_ch0[7]
Adding property PAP_IO_LOC, value "N1", to port pad_addr_ch0[7]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_addr_ch0[7]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_addr_ch0[7]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_addr_ch0[7]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_addr_ch0[7]
Adding property PAP_IO_SLEW, value "FAST", to port pad_addr_ch0[7]
Adding property PAP_IO_DIRECTION, value "Output", to port pad_addr_ch0[8]
Adding property PAP_IO_LOC, value "K4", to port pad_addr_ch0[8]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_addr_ch0[8]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_addr_ch0[8]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_addr_ch0[8]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_addr_ch0[8]
Adding property PAP_IO_SLEW, value "FAST", to port pad_addr_ch0[8]
Adding property PAP_IO_DIRECTION, value "Output", to port pad_addr_ch0[9]
Adding property PAP_IO_LOC, value "M1", to port pad_addr_ch0[9]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_addr_ch0[9]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_addr_ch0[9]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_addr_ch0[9]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_addr_ch0[9]
Adding property PAP_IO_SLEW, value "FAST", to port pad_addr_ch0[9]
Adding property PAP_IO_DIRECTION, value "Inout", to port pad_dq_ch0[0]
Adding property PAP_IO_LOC, value "T8", to port pad_dq_ch0[0]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_dq_ch0[0]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_dq_ch0[0]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_dq_ch0[0]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_dq_ch0[0]
Adding property PAP_IO_SLEW, value "FAST", to port pad_dq_ch0[0]
Adding property PAP_IO_VREF_MODE, value "IN", to port pad_dq_ch0[0]
Adding property PAP_IO_VREF_MODE_VALUE, value 0.5, to port pad_dq_ch0[0]
Adding property PAP_IO_DDR_TERM_MODE, value "ON", to port pad_dq_ch0[0]
Adding property PAP_IO_DIRECTION, value "Inout", to port pad_dq_ch0[10]
Adding property PAP_IO_LOC, value "U9", to port pad_dq_ch0[10]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_dq_ch0[10]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_dq_ch0[10]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_dq_ch0[10]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_dq_ch0[10]
Adding property PAP_IO_SLEW, value "FAST", to port pad_dq_ch0[10]
Adding property PAP_IO_VREF_MODE, value "IN", to port pad_dq_ch0[10]
Adding property PAP_IO_VREF_MODE_VALUE, value 0.5, to port pad_dq_ch0[10]
Adding property PAP_IO_DDR_TERM_MODE, value "ON", to port pad_dq_ch0[10]
Adding property PAP_IO_DIRECTION, value "Inout", to port pad_dq_ch0[11]
Adding property PAP_IO_LOC, value "V7", to port pad_dq_ch0[11]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_dq_ch0[11]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_dq_ch0[11]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_dq_ch0[11]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_dq_ch0[11]
Adding property PAP_IO_SLEW, value "FAST", to port pad_dq_ch0[11]
Adding property PAP_IO_VREF_MODE, value "IN", to port pad_dq_ch0[11]
Adding property PAP_IO_VREF_MODE_VALUE, value 0.5, to port pad_dq_ch0[11]
Adding property PAP_IO_DDR_TERM_MODE, value "ON", to port pad_dq_ch0[11]
Adding property PAP_IO_DIRECTION, value "Inout", to port pad_dq_ch0[12]
Adding property PAP_IO_LOC, value "U7", to port pad_dq_ch0[12]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_dq_ch0[12]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_dq_ch0[12]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_dq_ch0[12]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_dq_ch0[12]
Adding property PAP_IO_SLEW, value "FAST", to port pad_dq_ch0[12]
Adding property PAP_IO_VREF_MODE, value "IN", to port pad_dq_ch0[12]
Adding property PAP_IO_VREF_MODE_VALUE, value 0.5, to port pad_dq_ch0[12]
Adding property PAP_IO_DDR_TERM_MODE, value "ON", to port pad_dq_ch0[12]
Adding property PAP_IO_DIRECTION, value "Inout", to port pad_dq_ch0[13]
Adding property PAP_IO_LOC, value "V6", to port pad_dq_ch0[13]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_dq_ch0[13]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_dq_ch0[13]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_dq_ch0[13]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_dq_ch0[13]
Adding property PAP_IO_SLEW, value "FAST", to port pad_dq_ch0[13]
Adding property PAP_IO_VREF_MODE, value "IN", to port pad_dq_ch0[13]
Adding property PAP_IO_VREF_MODE_VALUE, value 0.5, to port pad_dq_ch0[13]
Adding property PAP_IO_DDR_TERM_MODE, value "ON", to port pad_dq_ch0[13]
Adding property PAP_IO_DIRECTION, value "Inout", to port pad_dq_ch0[14]
Adding property PAP_IO_LOC, value "U6", to port pad_dq_ch0[14]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_dq_ch0[14]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_dq_ch0[14]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_dq_ch0[14]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_dq_ch0[14]
Adding property PAP_IO_SLEW, value "FAST", to port pad_dq_ch0[14]
Adding property PAP_IO_VREF_MODE, value "IN", to port pad_dq_ch0[14]
Adding property PAP_IO_VREF_MODE_VALUE, value 0.5, to port pad_dq_ch0[14]
Adding property PAP_IO_DDR_TERM_MODE, value "ON", to port pad_dq_ch0[14]
Adding property PAP_IO_DIRECTION, value "Inout", to port pad_dq_ch0[15]
Adding property PAP_IO_LOC, value "V5", to port pad_dq_ch0[15]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_dq_ch0[15]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_dq_ch0[15]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_dq_ch0[15]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_dq_ch0[15]
Adding property PAP_IO_SLEW, value "FAST", to port pad_dq_ch0[15]
Adding property PAP_IO_VREF_MODE, value "IN", to port pad_dq_ch0[15]
Adding property PAP_IO_VREF_MODE_VALUE, value 0.5, to port pad_dq_ch0[15]
Adding property PAP_IO_DDR_TERM_MODE, value "ON", to port pad_dq_ch0[15]
Adding property PAP_IO_DIRECTION, value "Inout", to port pad_dq_ch0[1]
Adding property PAP_IO_LOC, value "T6", to port pad_dq_ch0[1]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_dq_ch0[1]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_dq_ch0[1]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_dq_ch0[1]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_dq_ch0[1]
Adding property PAP_IO_SLEW, value "FAST", to port pad_dq_ch0[1]
Adding property PAP_IO_VREF_MODE, value "IN", to port pad_dq_ch0[1]
Adding property PAP_IO_VREF_MODE_VALUE, value 0.5, to port pad_dq_ch0[1]
Adding property PAP_IO_DDR_TERM_MODE, value "ON", to port pad_dq_ch0[1]
Adding property PAP_IO_DIRECTION, value "Inout", to port pad_dq_ch0[2]
Adding property PAP_IO_LOC, value "R6", to port pad_dq_ch0[2]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_dq_ch0[2]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_dq_ch0[2]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_dq_ch0[2]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_dq_ch0[2]
Adding property PAP_IO_SLEW, value "FAST", to port pad_dq_ch0[2]
Adding property PAP_IO_VREF_MODE, value "IN", to port pad_dq_ch0[2]
Adding property PAP_IO_VREF_MODE_VALUE, value 0.5, to port pad_dq_ch0[2]
Adding property PAP_IO_DDR_TERM_MODE, value "ON", to port pad_dq_ch0[2]
Adding property PAP_IO_DIRECTION, value "Inout", to port pad_dq_ch0[3]
Adding property PAP_IO_LOC, value "R9", to port pad_dq_ch0[3]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_dq_ch0[3]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_dq_ch0[3]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_dq_ch0[3]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_dq_ch0[3]
Adding property PAP_IO_SLEW, value "FAST", to port pad_dq_ch0[3]
Adding property PAP_IO_VREF_MODE, value "IN", to port pad_dq_ch0[3]
Adding property PAP_IO_VREF_MODE_VALUE, value 0.5, to port pad_dq_ch0[3]
Adding property PAP_IO_DDR_TERM_MODE, value "ON", to port pad_dq_ch0[3]
Adding property PAP_IO_DIRECTION, value "Inout", to port pad_dq_ch0[4]
Adding property PAP_IO_LOC, value "T9", to port pad_dq_ch0[4]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_dq_ch0[4]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_dq_ch0[4]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_dq_ch0[4]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_dq_ch0[4]
Adding property PAP_IO_SLEW, value "FAST", to port pad_dq_ch0[4]
Adding property PAP_IO_VREF_MODE, value "IN", to port pad_dq_ch0[4]
Adding property PAP_IO_VREF_MODE_VALUE, value 0.5, to port pad_dq_ch0[4]
Adding property PAP_IO_DDR_TERM_MODE, value "ON", to port pad_dq_ch0[4]
Adding property PAP_IO_DIRECTION, value "Inout", to port pad_dq_ch0[5]
Adding property PAP_IO_LOC, value "N4", to port pad_dq_ch0[5]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_dq_ch0[5]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_dq_ch0[5]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_dq_ch0[5]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_dq_ch0[5]
Adding property PAP_IO_SLEW, value "FAST", to port pad_dq_ch0[5]
Adding property PAP_IO_VREF_MODE, value "IN", to port pad_dq_ch0[5]
Adding property PAP_IO_VREF_MODE_VALUE, value 0.5, to port pad_dq_ch0[5]
Adding property PAP_IO_DDR_TERM_MODE, value "ON", to port pad_dq_ch0[5]
Adding property PAP_IO_DIRECTION, value "Inout", to port pad_dq_ch0[6]
Adding property PAP_IO_LOC, value "N5", to port pad_dq_ch0[6]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_dq_ch0[6]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_dq_ch0[6]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_dq_ch0[6]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_dq_ch0[6]
Adding property PAP_IO_SLEW, value "FAST", to port pad_dq_ch0[6]
Adding property PAP_IO_VREF_MODE, value "IN", to port pad_dq_ch0[6]
Adding property PAP_IO_VREF_MODE_VALUE, value 0.5, to port pad_dq_ch0[6]
Adding property PAP_IO_DDR_TERM_MODE, value "ON", to port pad_dq_ch0[6]
Adding property PAP_IO_DIRECTION, value "Inout", to port pad_dq_ch0[7]
Adding property PAP_IO_LOC, value "P6", to port pad_dq_ch0[7]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_dq_ch0[7]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_dq_ch0[7]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_dq_ch0[7]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_dq_ch0[7]
Adding property PAP_IO_SLEW, value "FAST", to port pad_dq_ch0[7]
Adding property PAP_IO_VREF_MODE, value "IN", to port pad_dq_ch0[7]
Adding property PAP_IO_VREF_MODE_VALUE, value 0.5, to port pad_dq_ch0[7]
Adding property PAP_IO_DDR_TERM_MODE, value "ON", to port pad_dq_ch0[7]
Adding property PAP_IO_DIRECTION, value "Inout", to port pad_dq_ch0[8]
Adding property PAP_IO_LOC, value "T4", to port pad_dq_ch0[8]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_dq_ch0[8]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_dq_ch0[8]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_dq_ch0[8]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_dq_ch0[8]
Adding property PAP_IO_SLEW, value "FAST", to port pad_dq_ch0[8]
Adding property PAP_IO_VREF_MODE, value "IN", to port pad_dq_ch0[8]
Adding property PAP_IO_VREF_MODE_VALUE, value 0.5, to port pad_dq_ch0[8]
Adding property PAP_IO_DDR_TERM_MODE, value "ON", to port pad_dq_ch0[8]
Adding property PAP_IO_DIRECTION, value "Inout", to port pad_dq_ch0[9]
Adding property PAP_IO_LOC, value "V9", to port pad_dq_ch0[9]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_dq_ch0[9]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_dq_ch0[9]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_dq_ch0[9]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_dq_ch0[9]
Adding property PAP_IO_SLEW, value "FAST", to port pad_dq_ch0[9]
Adding property PAP_IO_VREF_MODE, value "IN", to port pad_dq_ch0[9]
Adding property PAP_IO_VREF_MODE_VALUE, value 0.5, to port pad_dq_ch0[9]
Adding property PAP_IO_DDR_TERM_MODE, value "ON", to port pad_dq_ch0[9]
Adding property PAP_IO_DIRECTION, value "Inout", to port pad_dqs_ch0[0]
Adding property PAP_IO_LOC, value "N6", to port pad_dqs_ch0[0]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_dqs_ch0[0]
Adding property PAP_IO_STANDARD, value "SSTL15D_I", to port pad_dqs_ch0[0]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_dqs_ch0[0]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_dqs_ch0[0]
Adding property PAP_IO_SLEW, value "FAST", to port pad_dqs_ch0[0]
Adding property PAP_IO_DDR_TERM_MODE, value "ON", to port pad_dqs_ch0[0]
Adding property PAP_IO_DIRECTION, value "Inout", to port pad_dqs_ch0[1]
Adding property PAP_IO_LOC, value "U8", to port pad_dqs_ch0[1]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_dqs_ch0[1]
Adding property PAP_IO_STANDARD, value "SSTL15D_I", to port pad_dqs_ch0[1]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_dqs_ch0[1]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_dqs_ch0[1]
Adding property PAP_IO_SLEW, value "FAST", to port pad_dqs_ch0[1]
Adding property PAP_IO_DDR_TERM_MODE, value "ON", to port pad_dqs_ch0[1]
Adding property PAP_IO_DIRECTION, value "Inout", to port pad_dqsn_ch0[0]
Adding property PAP_IO_LOC, value "N7", to port pad_dqsn_ch0[0]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_dqsn_ch0[0]
Adding property PAP_IO_STANDARD, value "SSTL15D_I", to port pad_dqsn_ch0[0]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_dqsn_ch0[0]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_dqsn_ch0[0]
Adding property PAP_IO_SLEW, value "FAST", to port pad_dqsn_ch0[0]
Adding property PAP_IO_DDR_TERM_MODE, value "ON", to port pad_dqsn_ch0[0]
Adding property PAP_IO_DIRECTION, value "Inout", to port pad_dqsn_ch0[1]
Adding property PAP_IO_LOC, value "V8", to port pad_dqsn_ch0[1]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_dqsn_ch0[1]
Adding property PAP_IO_STANDARD, value "SSTL15D_I", to port pad_dqsn_ch0[1]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_dqsn_ch0[1]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_dqsn_ch0[1]
Adding property PAP_IO_SLEW, value "FAST", to port pad_dqsn_ch0[1]
Adding property PAP_IO_DDR_TERM_MODE, value "ON", to port pad_dqsn_ch0[1]
Adding property PAP_IO_DIRECTION, value "Output", to port pad_dm_rdqs_ch0[0]
Adding property PAP_IO_LOC, value "R8", to port pad_dm_rdqs_ch0[0]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_dm_rdqs_ch0[0]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_dm_rdqs_ch0[0]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_dm_rdqs_ch0[0]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_dm_rdqs_ch0[0]
Adding property PAP_IO_SLEW, value "FAST", to port pad_dm_rdqs_ch0[0]
Adding property PAP_IO_DIRECTION, value "Output", to port pad_dm_rdqs_ch0[1]
Adding property PAP_IO_LOC, value "U5", to port pad_dm_rdqs_ch0[1]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_dm_rdqs_ch0[1]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_dm_rdqs_ch0[1]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_dm_rdqs_ch0[1]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_dm_rdqs_ch0[1]
Adding property PAP_IO_SLEW, value "FAST", to port pad_dm_rdqs_ch0[1]
Adding property PAP_IO_DIRECTION, value "Output", to port pad_ba_ch0[0]
Adding property PAP_IO_LOC, value "U2", to port pad_ba_ch0[0]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_ba_ch0[0]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_ba_ch0[0]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_ba_ch0[0]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_ba_ch0[0]
Adding property PAP_IO_SLEW, value "FAST", to port pad_ba_ch0[0]
Adding property PAP_IO_DIRECTION, value "Output", to port pad_ba_ch0[1]
Adding property PAP_IO_LOC, value "U1", to port pad_ba_ch0[1]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_ba_ch0[1]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_ba_ch0[1]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_ba_ch0[1]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_ba_ch0[1]
Adding property PAP_IO_SLEW, value "FAST", to port pad_ba_ch0[1]
Adding property PAP_IO_DIRECTION, value "Output", to port pad_ba_ch0[2]
Adding property PAP_IO_LOC, value "T2", to port pad_ba_ch0[2]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_ba_ch0[2]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_ba_ch0[2]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_ba_ch0[2]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_ba_ch0[2]
Adding property PAP_IO_SLEW, value "FAST", to port pad_ba_ch0[2]
Adding property PAP_IO_DIRECTION, value "Output", to port tmds_data_p[0]
Adding property PAP_IO_LOC, value "B14", to port tmds_data_p[0]
Adding property PAP_IO_VCCIO, value 3.3, to port tmds_data_p[0]
Adding property PAP_IO_STANDARD, value "LVTTL33", to port tmds_data_p[0]
Adding property PAP_IO_DRIVE, value 12, to port tmds_data_p[0]
Adding property PAP_IO_NONE, value "TRUE", to port tmds_data_p[0]
Adding property PAP_IO_SLEW, value "FAST", to port tmds_data_p[0]
Adding property PAP_IO_OPEN_DRAIN, value "OFF", to port tmds_data_p[0]
Adding property PAP_IO_DIRECTION, value "Output", to port tmds_data_p[1]
Adding property PAP_IO_LOC, value "B11", to port tmds_data_p[1]
Adding property PAP_IO_VCCIO, value 3.3, to port tmds_data_p[1]
Adding property PAP_IO_STANDARD, value "LVTTL33", to port tmds_data_p[1]
Adding property PAP_IO_DRIVE, value 12, to port tmds_data_p[1]
Adding property PAP_IO_NONE, value "TRUE", to port tmds_data_p[1]
Adding property PAP_IO_SLEW, value "FAST", to port tmds_data_p[1]
Adding property PAP_IO_OPEN_DRAIN, value "OFF", to port tmds_data_p[1]
Adding property PAP_IO_DIRECTION, value "Output", to port tmds_data_p[2]
Adding property PAP_IO_LOC, value "B10", to port tmds_data_p[2]
Adding property PAP_IO_VCCIO, value 3.3, to port tmds_data_p[2]
Adding property PAP_IO_STANDARD, value "LVTTL33", to port tmds_data_p[2]
Adding property PAP_IO_DRIVE, value 12, to port tmds_data_p[2]
Adding property PAP_IO_NONE, value "TRUE", to port tmds_data_p[2]
Adding property PAP_IO_SLEW, value "FAST", to port tmds_data_p[2]
Adding property PAP_IO_OPEN_DRAIN, value "OFF", to port tmds_data_p[2]
Adding property PAP_IO_DIRECTION, value "Output", to port tmds_data_n[0]
Adding property PAP_IO_LOC, value "A14", to port tmds_data_n[0]
Adding property PAP_IO_VCCIO, value 3.3, to port tmds_data_n[0]
Adding property PAP_IO_STANDARD, value "LVTTL33", to port tmds_data_n[0]
Adding property PAP_IO_DRIVE, value 12, to port tmds_data_n[0]
Adding property PAP_IO_NONE, value "TRUE", to port tmds_data_n[0]
Adding property PAP_IO_SLEW, value "FAST", to port tmds_data_n[0]
Adding property PAP_IO_OPEN_DRAIN, value "OFF", to port tmds_data_n[0]
Adding property PAP_IO_DIRECTION, value "Output", to port tmds_data_n[1]
Adding property PAP_IO_LOC, value "A11", to port tmds_data_n[1]
Adding property PAP_IO_VCCIO, value 3.3, to port tmds_data_n[1]
Adding property PAP_IO_STANDARD, value "LVTTL33", to port tmds_data_n[1]
Adding property PAP_IO_DRIVE, value 12, to port tmds_data_n[1]
Adding property PAP_IO_NONE, value "TRUE", to port tmds_data_n[1]
Adding property PAP_IO_SLEW, value "FAST", to port tmds_data_n[1]
Adding property PAP_IO_OPEN_DRAIN, value "OFF", to port tmds_data_n[1]
Adding property PAP_IO_DIRECTION, value "Output", to port tmds_data_n[2]
Adding property PAP_IO_LOC, value "A10", to port tmds_data_n[2]
Adding property PAP_IO_VCCIO, value 3.3, to port tmds_data_n[2]
Adding property PAP_IO_STANDARD, value "LVTTL33", to port tmds_data_n[2]
Adding property PAP_IO_DRIVE, value 12, to port tmds_data_n[2]
Adding property PAP_IO_NONE, value "TRUE", to port tmds_data_n[2]
Adding property PAP_IO_SLEW, value "FAST", to port tmds_data_n[2]
Adding property PAP_IO_OPEN_DRAIN, value "OFF", to port tmds_data_n[2]
@W: FX367 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v":557:10:557:21|Instance ADDR_LOOP\[0\]\.DATA_LOOP\[0\]\.U_GTP_DRM18K parameter type does not match module declaration.
@W: FX367 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v":557:10:557:21|Instance ADDR_LOOP\[0\]\.DATA_LOOP\[0\]\.U_GTP_DRM18K parameter type does not match module declaration.
@W: FX367 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v":557:10:557:21|Instance ADDR_LOOP\[0\]\.DATA_LOOP\[0\]\.U_GTP_DRM18K parameter type does not match module declaration.
@W: FX367 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v":557:10:557:21|Instance ADDR_LOOP\[0\]\.DATA_LOOP\[0\]\.U_GTP_DRM18K parameter type does not match module declaration.
@W: FX367 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v":557:10:557:21|Instance ADDR_LOOP\[0\]\.DATA_LOOP\[0\]\.U_GTP_DRM18K parameter type does not match module declaration.
@W: FX367 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v":557:10:557:21|Instance ADDR_LOOP\[0\]\.DATA_LOOP\[0\]\.U_GTP_DRM18K parameter type does not match module declaration.
@W: FX367 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v":557:10:557:21|Instance ADDR_LOOP\[0\]\.DATA_LOOP\[0\]\.U_GTP_DRM18K parameter type does not match module declaration.
@W: FX367 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v":557:10:557:21|Instance ADDR_LOOP\[0\]\.DATA_LOOP\[0\]\.U_GTP_DRM18K parameter type does not match module declaration.
@W: FX367 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v":557:10:557:21|Instance ADDR_LOOP\[0\]\.DATA_LOOP\[0\]\.U_GTP_DRM18K parameter type does not match module declaration.
@W: FX367 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v":557:10:557:21|Instance ADDR_LOOP\[0\]\.DATA_LOOP\[0\]\.U_GTP_DRM18K parameter type does not match module declaration.
@W: FX367 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v":557:10:557:21|Instance ADDR_LOOP\[0\]\.DATA_LOOP\[0\]\.U_GTP_DRM18K parameter type does not match module declaration.
@W: FX367 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v":557:10:557:21|Instance ADDR_LOOP\[0\]\.DATA_LOOP\[0\]\.U_GTP_DRM18K parameter type does not match module declaration.
@W: FX367 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v":557:10:557:21|Instance ADDR_LOOP\[0\]\.DATA_LOOP\[0\]\.U_GTP_DRM18K parameter type does not match module declaration.
@W: FX367 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v":557:10:557:21|Instance ADDR_LOOP\[0\]\.DATA_LOOP\[0\]\.U_GTP_DRM18K parameter type does not match module declaration.
@W: FX367 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v":557:10:557:21|Instance ADDR_LOOP\[0\]\.DATA_LOOP\[0\]\.U_GTP_DRM18K parameter type does not match module declaration.
@W: FX367 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v":557:10:557:21|Instance ADDR_LOOP\[0\]\.DATA_LOOP\[0\]\.U_GTP_DRM18K parameter type does not match module declaration.
@W: FX367 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v":557:10:557:21|Instance ADDR_LOOP\[0\]\.DATA_LOOP\[0\]\.U_GTP_DRM18K parameter type does not match module declaration.
@W: FX367 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v":557:10:557:21|Instance ADDR_LOOP\[0\]\.DATA_LOOP\[0\]\.U_GTP_DRM18K parameter type does not match module declaration.
@W: FX367 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v":557:10:557:21|Instance ADDR_LOOP\[0\]\.DATA_LOOP\[0\]\.U_GTP_DRM18K parameter type does not match module declaration.
@W: FX367 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v":557:10:557:21|Instance ADDR_LOOP\[0\]\.DATA_LOOP\[0\]\.U_GTP_DRM18K parameter type does not match module declaration.
@W: FX367 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v":557:10:557:21|Instance ADDR_LOOP\[0\]\.DATA_LOOP\[0\]\.U_GTP_DRM18K parameter type does not match module declaration.
@W: FX367 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v":557:10:557:21|Instance ADDR_LOOP\[0\]\.DATA_LOOP\[0\]\.U_GTP_DRM18K parameter type does not match module declaration.
@W: FX367 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v":557:10:557:21|Instance ADDR_LOOP\[0\]\.DATA_LOOP\[0\]\.U_GTP_DRM18K parameter type does not match module declaration.
@W: FX367 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v":557:10:557:21|Instance ADDR_LOOP\[0\]\.DATA_LOOP\[0\]\.U_GTP_DRM18K parameter type does not match module declaration.
@W: FX367 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v":557:10:557:21|Instance ADDR_LOOP\[0\]\.DATA_LOOP\[0\]\.U_GTP_DRM18K parameter type does not match module declaration.
@W: FX367 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v":557:10:557:21|Instance ADDR_LOOP\[0\]\.DATA_LOOP\[0\]\.U_GTP_DRM18K parameter type does not match module declaration.
@W: FX367 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v":557:10:557:21|Instance ADDR_LOOP\[0\]\.DATA_LOOP\[0\]\.U_GTP_DRM18K parameter type does not match module declaration.
@W: FX367 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v":557:10:557:21|Instance ADDR_LOOP\[0\]\.DATA_LOOP\[0\]\.U_GTP_DRM18K parameter type does not match module declaration.
@W: FX367 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v":557:10:557:21|Instance ADDR_LOOP\[0\]\.DATA_LOOP\[0\]\.U_GTP_DRM18K parameter type does not match module declaration.
@W: FX367 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v":557:10:557:21|Instance ADDR_LOOP\[0\]\.DATA_LOOP\[0\]\.U_GTP_DRM18K parameter type does not match module declaration.
@W: FX367 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v":557:10:557:21|Instance ADDR_LOOP\[0\]\.DATA_LOOP\[0\]\.U_GTP_DRM18K parameter type does not match module declaration.
@W: FX367 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v":557:10:557:21|Instance ADDR_LOOP\[0\]\.DATA_LOOP\[0\]\.U_GTP_DRM18K parameter type does not match module declaration.
@W: FX367 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v":557:10:557:21|Instance ADDR_LOOP\[0\]\.DATA_LOOP\[0\]\.U_GTP_DRM18K parameter type does not match module declaration.
@W: FX367 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v":557:10:557:21|Instance ADDR_LOOP\[0\]\.DATA_LOOP\[0\]\.U_GTP_DRM18K parameter type does not match module declaration.
@W: FX367 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v":557:10:557:21|Instance ADDR_LOOP\[0\]\.DATA_LOOP\[0\]\.U_GTP_DRM18K parameter type does not match module declaration.
@W: FX367 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v":557:10:557:21|Instance ADDR_LOOP\[0\]\.DATA_LOOP\[0\]\.U_GTP_DRM18K parameter type does not match module declaration.
@W: FX367 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v":557:10:557:21|Instance ADDR_LOOP\[0\]\.DATA_LOOP\[0\]\.U_GTP_DRM18K parameter type does not match module declaration.
@W: FX367 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v":557:10:557:21|Instance ADDR_LOOP\[0\]\.DATA_LOOP\[0\]\.U_GTP_DRM18K parameter type does not match module declaration.
@W: FX367 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v":557:10:557:21|Instance ADDR_LOOP\[0\]\.DATA_LOOP\[0\]\.U_GTP_DRM18K parameter type does not match module declaration.
@W: FX367 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v":557:10:557:21|Instance ADDR_LOOP\[0\]\.DATA_LOOP\[0\]\.U_GTP_DRM18K parameter type does not match module declaration.
@W: FX367 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v":557:10:557:21|Instance ADDR_LOOP\[0\]\.DATA_LOOP\[0\]\.U_GTP_DRM18K parameter type does not match module declaration.
@W: FX367 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v":557:10:557:21|Instance ADDR_LOOP\[0\]\.DATA_LOOP\[0\]\.U_GTP_DRM18K parameter type does not match module declaration.
@W: FX367 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v":557:10:557:21|Instance ADDR_LOOP\[0\]\.DATA_LOOP\[0\]\.U_GTP_DRM18K parameter type does not match module declaration.
@W: FX367 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v":557:10:557:21|Instance ADDR_LOOP\[0\]\.DATA_LOOP\[0\]\.U_GTP_DRM18K parameter type does not match module declaration.
@W: FX367 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v":557:10:557:21|Instance ADDR_LOOP\[0\]\.DATA_LOOP\[0\]\.U_GTP_DRM18K parameter type does not match module declaration.
@W: FX367 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v":557:10:557:21|Instance ADDR_LOOP\[0\]\.DATA_LOOP\[0\]\.U_GTP_DRM18K parameter type does not match module declaration.
@W: FX367 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v":557:10:557:21|Instance ADDR_LOOP\[0\]\.DATA_LOOP\[0\]\.U_GTP_DRM18K parameter type does not match module declaration.
@W: FX367 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v":557:10:557:21|Instance ADDR_LOOP\[0\]\.DATA_LOOP\[0\]\.U_GTP_DRM18K parameter type does not match module declaration.
@W: FX367 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v":557:10:557:21|Instance ADDR_LOOP\[0\]\.DATA_LOOP\[0\]\.U_GTP_DRM18K parameter type does not match module declaration.
@W: FX367 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v":557:10:557:21|Instance ADDR_LOOP\[0\]\.DATA_LOOP\[0\]\.U_GTP_DRM18K parameter type does not match module declaration.
@W: FX367 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v":557:10:557:21|Instance ADDR_LOOP\[0\]\.DATA_LOOP\[0\]\.U_GTP_DRM18K parameter type does not match module declaration.
@W: FX367 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v":557:10:557:21|Instance ADDR_LOOP\[0\]\.DATA_LOOP\[0\]\.U_GTP_DRM18K parameter type does not match module declaration.
@W: FX367 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v":557:10:557:21|Instance ADDR_LOOP\[0\]\.DATA_LOOP\[0\]\.U_GTP_DRM18K parameter type does not match module declaration.
@W: FX367 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v":557:10:557:21|Instance ADDR_LOOP\[0\]\.DATA_LOOP\[0\]\.U_GTP_DRM18K parameter type does not match module declaration.
@W: FX367 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v":557:10:557:21|Instance ADDR_LOOP\[0\]\.DATA_LOOP\[0\]\.U_GTP_DRM18K parameter type does not match module declaration.
@W: FX367 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v":557:10:557:21|Instance ADDR_LOOP\[0\]\.DATA_LOOP\[0\]\.U_GTP_DRM18K parameter type does not match module declaration.
@W: FX367 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v":557:10:557:21|Instance ADDR_LOOP\[0\]\.DATA_LOOP\[0\]\.U_GTP_DRM18K parameter type does not match module declaration.
@W: FX367 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v":557:10:557:21|Instance ADDR_LOOP\[0\]\.DATA_LOOP\[0\]\.U_GTP_DRM18K parameter type does not match module declaration.
@W: FX367 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v":557:10:557:21|Instance ADDR_LOOP\[0\]\.DATA_LOOP\[0\]\.U_GTP_DRM18K parameter type does not match module declaration.
@W: FX367 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v":557:10:557:21|Instance ADDR_LOOP\[0\]\.DATA_LOOP\[0\]\.U_GTP_DRM18K parameter type does not match module declaration.
@W: FX367 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v":557:10:557:21|Instance ADDR_LOOP\[0\]\.DATA_LOOP\[0\]\.U_GTP_DRM18K parameter type does not match module declaration.
@W: FX367 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v":557:10:557:21|Instance ADDR_LOOP\[0\]\.DATA_LOOP\[0\]\.U_GTP_DRM18K parameter type does not match module declaration.
@W: FX367 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v":557:10:557:21|Instance ADDR_LOOP\[0\]\.DATA_LOOP\[0\]\.U_GTP_DRM18K parameter type does not match module declaration.
@W: FX367 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\apm_11mult11\rtl\ipml_mult_v1_1.v":775:8:775:13|Instance mult_0 parameter type does not match module declaration.
@W: FX367 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\apm_multi_add_s16\rtl\ipml_multadd_v1_1.v":904:8:904:16|Instance multadd_0 parameter type does not match module declaration.
@W: FX367 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\apm_multi_add_s16\rtl\ipml_multadd_v1_1.v":843:8:843:16|Instance multadd_1 parameter type does not match module declaration.
@W: FX367 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\apm_multi_add_s16\rtl\ipml_multadd_v1_1.v":904:8:904:16|Instance multadd_0 parameter type does not match module declaration.
@W: FX367 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\apm_multi_add_s16\rtl\ipml_multadd_v1_1.v":843:8:843:16|Instance multadd_1 parameter type does not match module declaration.
Adding property PAP_IO_DIRECTION, value "Input", to port cmos_db[0]
Adding property PAP_IO_LOC, value "E18", to port cmos_db[0]
Adding property PAP_IO_VCCIO, value 3.3, to port cmos_db[0]
Adding property PAP_IO_STANDARD, value "LVCMOS33", to port cmos_db[0]
Adding property PAP_IO_PULLUP, value "TRUE", to port cmos_db[0]
Adding property PAP_IO_HYS_DRIVE_MODE, value "NOHYS", to port cmos_db[0]
Adding property PAP_IO_DIRECTION, value "Input", to port cmos_db[1]
Adding property PAP_IO_LOC, value "D18", to port cmos_db[1]
Adding property PAP_IO_VCCIO, value 3.3, to port cmos_db[1]
Adding property PAP_IO_STANDARD, value "LVCMOS33", to port cmos_db[1]
Adding property PAP_IO_PULLUP, value "TRUE", to port cmos_db[1]
Adding property PAP_IO_HYS_DRIVE_MODE, value "NOHYS", to port cmos_db[1]
Adding property PAP_IO_DIRECTION, value "Input", to port cmos_db[2]
Adding property PAP_IO_LOC, value "F14", to port cmos_db[2]
Adding property PAP_IO_VCCIO, value 3.3, to port cmos_db[2]
Adding property PAP_IO_STANDARD, value "LVCMOS33", to port cmos_db[2]
Adding property PAP_IO_PULLUP, value "TRUE", to port cmos_db[2]
Adding property PAP_IO_HYS_DRIVE_MODE, value "NOHYS", to port cmos_db[2]
Adding property PAP_IO_DIRECTION, value "Input", to port cmos_db[3]
Adding property PAP_IO_LOC, value "F13", to port cmos_db[3]
Adding property PAP_IO_VCCIO, value 3.3, to port cmos_db[3]
Adding property PAP_IO_STANDARD, value "LVCMOS33", to port cmos_db[3]
Adding property PAP_IO_PULLUP, value "TRUE", to port cmos_db[3]
Adding property PAP_IO_HYS_DRIVE_MODE, value "NOHYS", to port cmos_db[3]
Adding property PAP_IO_DIRECTION, value "Input", to port cmos_db[4]
Adding property PAP_IO_LOC, value "E17", to port cmos_db[4]
Adding property PAP_IO_VCCIO, value 3.3, to port cmos_db[4]
Adding property PAP_IO_STANDARD, value "LVCMOS33", to port cmos_db[4]
Adding property PAP_IO_PULLUP, value "TRUE", to port cmos_db[4]
Adding property PAP_IO_HYS_DRIVE_MODE, value "NOHYS", to port cmos_db[4]
Adding property PAP_IO_DIRECTION, value "Input", to port cmos_db[5]
Adding property PAP_IO_LOC, value "D17", to port cmos_db[5]
Adding property PAP_IO_VCCIO, value 3.3, to port cmos_db[5]
Adding property PAP_IO_STANDARD, value "LVCMOS33", to port cmos_db[5]
Adding property PAP_IO_PULLUP, value "TRUE", to port cmos_db[5]
Adding property PAP_IO_HYS_DRIVE_MODE, value "NOHYS", to port cmos_db[5]
Adding property PAP_IO_DIRECTION, value "Input", to port cmos_db[6]
Adding property PAP_IO_LOC, value "G14", to port cmos_db[6]
Adding property PAP_IO_VCCIO, value 3.3, to port cmos_db[6]
Adding property PAP_IO_STANDARD, value "LVCMOS33", to port cmos_db[6]
Adding property PAP_IO_PULLUP, value "TRUE", to port cmos_db[6]
Adding property PAP_IO_HYS_DRIVE_MODE, value "NOHYS", to port cmos_db[6]
Adding property PAP_IO_DIRECTION, value "Input", to port cmos_db[7]
Adding property PAP_IO_LOC, value "G13", to port cmos_db[7]
Adding property PAP_IO_VCCIO, value 3.3, to port cmos_db[7]
Adding property PAP_IO_STANDARD, value "LVCMOS33", to port cmos_db[7]
Adding property PAP_IO_PULLUP, value "TRUE", to port cmos_db[7]
Adding property PAP_IO_HYS_DRIVE_MODE, value "NOHYS", to port cmos_db[7]
Adding property PAP_IO_DIRECTION, value "Output", to port pad_addr_ch0[0]
Adding property PAP_IO_LOC, value "M4", to port pad_addr_ch0[0]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_addr_ch0[0]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_addr_ch0[0]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_addr_ch0[0]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_addr_ch0[0]
Adding property PAP_IO_SLEW, value "FAST", to port pad_addr_ch0[0]
Adding property PAP_IO_DIRECTION, value "Output", to port pad_addr_ch0[10]
Adding property PAP_IO_LOC, value "M6", to port pad_addr_ch0[10]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_addr_ch0[10]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_addr_ch0[10]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_addr_ch0[10]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_addr_ch0[10]
Adding property PAP_IO_SLEW, value "FAST", to port pad_addr_ch0[10]
Adding property PAP_IO_DIRECTION, value "Output", to port pad_addr_ch0[11]
Adding property PAP_IO_LOC, value "L1", to port pad_addr_ch0[11]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_addr_ch0[11]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_addr_ch0[11]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_addr_ch0[11]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_addr_ch0[11]
Adding property PAP_IO_SLEW, value "FAST", to port pad_addr_ch0[11]
Adding property PAP_IO_DIRECTION, value "Output", to port pad_addr_ch0[12]
Adding property PAP_IO_LOC, value "K2", to port pad_addr_ch0[12]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_addr_ch0[12]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_addr_ch0[12]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_addr_ch0[12]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_addr_ch0[12]
Adding property PAP_IO_SLEW, value "FAST", to port pad_addr_ch0[12]
Adding property PAP_IO_DIRECTION, value "Output", to port pad_addr_ch0[13]
Adding property PAP_IO_LOC, value "K1", to port pad_addr_ch0[13]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_addr_ch0[13]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_addr_ch0[13]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_addr_ch0[13]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_addr_ch0[13]
Adding property PAP_IO_SLEW, value "FAST", to port pad_addr_ch0[13]
Adding property PAP_IO_DIRECTION, value "Output", to port pad_addr_ch0[14]
Adding property PAP_IO_LOC, value "J2", to port pad_addr_ch0[14]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_addr_ch0[14]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_addr_ch0[14]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_addr_ch0[14]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_addr_ch0[14]
Adding property PAP_IO_SLEW, value "FAST", to port pad_addr_ch0[14]
Adding property PAP_IO_DIRECTION, value "Output", to port pad_addr_ch0[15]
Adding property PAP_IO_LOC, value "J1", to port pad_addr_ch0[15]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_addr_ch0[15]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_addr_ch0[15]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_addr_ch0[15]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_addr_ch0[15]
Adding property PAP_IO_SLEW, value "FAST", to port pad_addr_ch0[15]
Adding property PAP_IO_DIRECTION, value "Output", to port pad_addr_ch0[1]
Adding property PAP_IO_LOC, value "M3", to port pad_addr_ch0[1]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_addr_ch0[1]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_addr_ch0[1]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_addr_ch0[1]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_addr_ch0[1]
Adding property PAP_IO_SLEW, value "FAST", to port pad_addr_ch0[1]
Adding property PAP_IO_DIRECTION, value "Output", to port pad_addr_ch0[2]
Adding property PAP_IO_LOC, value "P2", to port pad_addr_ch0[2]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_addr_ch0[2]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_addr_ch0[2]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_addr_ch0[2]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_addr_ch0[2]
Adding property PAP_IO_SLEW, value "FAST", to port pad_addr_ch0[2]
Adding property PAP_IO_DIRECTION, value "Output", to port pad_addr_ch0[3]
Adding property PAP_IO_LOC, value "P1", to port pad_addr_ch0[3]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_addr_ch0[3]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_addr_ch0[3]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_addr_ch0[3]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_addr_ch0[3]
Adding property PAP_IO_SLEW, value "FAST", to port pad_addr_ch0[3]
Adding property PAP_IO_DIRECTION, value "Output", to port pad_addr_ch0[4]
Adding property PAP_IO_LOC, value "L5", to port pad_addr_ch0[4]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_addr_ch0[4]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_addr_ch0[4]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_addr_ch0[4]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_addr_ch0[4]
Adding property PAP_IO_SLEW, value "FAST", to port pad_addr_ch0[4]
Adding property PAP_IO_DIRECTION, value "Output", to port pad_addr_ch0[5]
Adding property PAP_IO_LOC, value "M5", to port pad_addr_ch0[5]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_addr_ch0[5]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_addr_ch0[5]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_addr_ch0[5]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_addr_ch0[5]
Adding property PAP_IO_SLEW, value "FAST", to port pad_addr_ch0[5]
Adding property PAP_IO_DIRECTION, value "Output", to port pad_addr_ch0[6]
Adding property PAP_IO_LOC, value "N2", to port pad_addr_ch0[6]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_addr_ch0[6]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_addr_ch0[6]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_addr_ch0[6]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_addr_ch0[6]
Adding property PAP_IO_SLEW, value "FAST", to port pad_addr_ch0[6]
Adding property PAP_IO_DIRECTION, value "Output", to port pad_addr_ch0[7]
Adding property PAP_IO_LOC, value "N1", to port pad_addr_ch0[7]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_addr_ch0[7]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_addr_ch0[7]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_addr_ch0[7]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_addr_ch0[7]
Adding property PAP_IO_SLEW, value "FAST", to port pad_addr_ch0[7]
Adding property PAP_IO_DIRECTION, value "Output", to port pad_addr_ch0[8]
Adding property PAP_IO_LOC, value "K4", to port pad_addr_ch0[8]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_addr_ch0[8]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_addr_ch0[8]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_addr_ch0[8]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_addr_ch0[8]
Adding property PAP_IO_SLEW, value "FAST", to port pad_addr_ch0[8]
Adding property PAP_IO_DIRECTION, value "Output", to port pad_addr_ch0[9]
Adding property PAP_IO_LOC, value "M1", to port pad_addr_ch0[9]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_addr_ch0[9]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_addr_ch0[9]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_addr_ch0[9]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_addr_ch0[9]
Adding property PAP_IO_SLEW, value "FAST", to port pad_addr_ch0[9]
Adding property PAP_IO_DIRECTION, value "Inout", to port pad_dq_ch0[0]
Adding property PAP_IO_LOC, value "T8", to port pad_dq_ch0[0]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_dq_ch0[0]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_dq_ch0[0]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_dq_ch0[0]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_dq_ch0[0]
Adding property PAP_IO_SLEW, value "FAST", to port pad_dq_ch0[0]
Adding property PAP_IO_VREF_MODE, value "IN", to port pad_dq_ch0[0]
Adding property PAP_IO_VREF_MODE_VALUE, value 0.5, to port pad_dq_ch0[0]
Adding property PAP_IO_DDR_TERM_MODE, value "ON", to port pad_dq_ch0[0]
Adding property PAP_IO_DIRECTION, value "Inout", to port pad_dq_ch0[10]
Adding property PAP_IO_LOC, value "U9", to port pad_dq_ch0[10]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_dq_ch0[10]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_dq_ch0[10]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_dq_ch0[10]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_dq_ch0[10]
Adding property PAP_IO_SLEW, value "FAST", to port pad_dq_ch0[10]
Adding property PAP_IO_VREF_MODE, value "IN", to port pad_dq_ch0[10]
Adding property PAP_IO_VREF_MODE_VALUE, value 0.5, to port pad_dq_ch0[10]
Adding property PAP_IO_DDR_TERM_MODE, value "ON", to port pad_dq_ch0[10]
Adding property PAP_IO_DIRECTION, value "Inout", to port pad_dq_ch0[11]
Adding property PAP_IO_LOC, value "V7", to port pad_dq_ch0[11]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_dq_ch0[11]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_dq_ch0[11]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_dq_ch0[11]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_dq_ch0[11]
Adding property PAP_IO_SLEW, value "FAST", to port pad_dq_ch0[11]
Adding property PAP_IO_VREF_MODE, value "IN", to port pad_dq_ch0[11]
Adding property PAP_IO_VREF_MODE_VALUE, value 0.5, to port pad_dq_ch0[11]
Adding property PAP_IO_DDR_TERM_MODE, value "ON", to port pad_dq_ch0[11]
Adding property PAP_IO_DIRECTION, value "Inout", to port pad_dq_ch0[12]
Adding property PAP_IO_LOC, value "U7", to port pad_dq_ch0[12]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_dq_ch0[12]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_dq_ch0[12]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_dq_ch0[12]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_dq_ch0[12]
Adding property PAP_IO_SLEW, value "FAST", to port pad_dq_ch0[12]
Adding property PAP_IO_VREF_MODE, value "IN", to port pad_dq_ch0[12]
Adding property PAP_IO_VREF_MODE_VALUE, value 0.5, to port pad_dq_ch0[12]
Adding property PAP_IO_DDR_TERM_MODE, value "ON", to port pad_dq_ch0[12]
Adding property PAP_IO_DIRECTION, value "Inout", to port pad_dq_ch0[13]
Adding property PAP_IO_LOC, value "V6", to port pad_dq_ch0[13]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_dq_ch0[13]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_dq_ch0[13]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_dq_ch0[13]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_dq_ch0[13]
Adding property PAP_IO_SLEW, value "FAST", to port pad_dq_ch0[13]
Adding property PAP_IO_VREF_MODE, value "IN", to port pad_dq_ch0[13]
Adding property PAP_IO_VREF_MODE_VALUE, value 0.5, to port pad_dq_ch0[13]
Adding property PAP_IO_DDR_TERM_MODE, value "ON", to port pad_dq_ch0[13]
Adding property PAP_IO_DIRECTION, value "Inout", to port pad_dq_ch0[14]
Adding property PAP_IO_LOC, value "U6", to port pad_dq_ch0[14]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_dq_ch0[14]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_dq_ch0[14]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_dq_ch0[14]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_dq_ch0[14]
Adding property PAP_IO_SLEW, value "FAST", to port pad_dq_ch0[14]
Adding property PAP_IO_VREF_MODE, value "IN", to port pad_dq_ch0[14]
Adding property PAP_IO_VREF_MODE_VALUE, value 0.5, to port pad_dq_ch0[14]
Adding property PAP_IO_DDR_TERM_MODE, value "ON", to port pad_dq_ch0[14]
Adding property PAP_IO_DIRECTION, value "Inout", to port pad_dq_ch0[15]
Adding property PAP_IO_LOC, value "V5", to port pad_dq_ch0[15]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_dq_ch0[15]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_dq_ch0[15]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_dq_ch0[15]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_dq_ch0[15]
Adding property PAP_IO_SLEW, value "FAST", to port pad_dq_ch0[15]
Adding property PAP_IO_VREF_MODE, value "IN", to port pad_dq_ch0[15]
Adding property PAP_IO_VREF_MODE_VALUE, value 0.5, to port pad_dq_ch0[15]
Adding property PAP_IO_DDR_TERM_MODE, value "ON", to port pad_dq_ch0[15]
Adding property PAP_IO_DIRECTION, value "Inout", to port pad_dq_ch0[1]
Adding property PAP_IO_LOC, value "T6", to port pad_dq_ch0[1]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_dq_ch0[1]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_dq_ch0[1]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_dq_ch0[1]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_dq_ch0[1]
Adding property PAP_IO_SLEW, value "FAST", to port pad_dq_ch0[1]
Adding property PAP_IO_VREF_MODE, value "IN", to port pad_dq_ch0[1]
Adding property PAP_IO_VREF_MODE_VALUE, value 0.5, to port pad_dq_ch0[1]
Adding property PAP_IO_DDR_TERM_MODE, value "ON", to port pad_dq_ch0[1]
Adding property PAP_IO_DIRECTION, value "Inout", to port pad_dq_ch0[2]
Adding property PAP_IO_LOC, value "R6", to port pad_dq_ch0[2]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_dq_ch0[2]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_dq_ch0[2]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_dq_ch0[2]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_dq_ch0[2]
Adding property PAP_IO_SLEW, value "FAST", to port pad_dq_ch0[2]
Adding property PAP_IO_VREF_MODE, value "IN", to port pad_dq_ch0[2]
Adding property PAP_IO_VREF_MODE_VALUE, value 0.5, to port pad_dq_ch0[2]
Adding property PAP_IO_DDR_TERM_MODE, value "ON", to port pad_dq_ch0[2]
Adding property PAP_IO_DIRECTION, value "Inout", to port pad_dq_ch0[3]
Adding property PAP_IO_LOC, value "R9", to port pad_dq_ch0[3]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_dq_ch0[3]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_dq_ch0[3]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_dq_ch0[3]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_dq_ch0[3]
Adding property PAP_IO_SLEW, value "FAST", to port pad_dq_ch0[3]
Adding property PAP_IO_VREF_MODE, value "IN", to port pad_dq_ch0[3]
Adding property PAP_IO_VREF_MODE_VALUE, value 0.5, to port pad_dq_ch0[3]
Adding property PAP_IO_DDR_TERM_MODE, value "ON", to port pad_dq_ch0[3]
Adding property PAP_IO_DIRECTION, value "Inout", to port pad_dq_ch0[4]
Adding property PAP_IO_LOC, value "T9", to port pad_dq_ch0[4]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_dq_ch0[4]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_dq_ch0[4]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_dq_ch0[4]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_dq_ch0[4]
Adding property PAP_IO_SLEW, value "FAST", to port pad_dq_ch0[4]
Adding property PAP_IO_VREF_MODE, value "IN", to port pad_dq_ch0[4]
Adding property PAP_IO_VREF_MODE_VALUE, value 0.5, to port pad_dq_ch0[4]
Adding property PAP_IO_DDR_TERM_MODE, value "ON", to port pad_dq_ch0[4]
Adding property PAP_IO_DIRECTION, value "Inout", to port pad_dq_ch0[5]
Adding property PAP_IO_LOC, value "N4", to port pad_dq_ch0[5]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_dq_ch0[5]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_dq_ch0[5]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_dq_ch0[5]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_dq_ch0[5]
Adding property PAP_IO_SLEW, value "FAST", to port pad_dq_ch0[5]
Adding property PAP_IO_VREF_MODE, value "IN", to port pad_dq_ch0[5]
Adding property PAP_IO_VREF_MODE_VALUE, value 0.5, to port pad_dq_ch0[5]
Adding property PAP_IO_DDR_TERM_MODE, value "ON", to port pad_dq_ch0[5]
Adding property PAP_IO_DIRECTION, value "Inout", to port pad_dq_ch0[6]
Adding property PAP_IO_LOC, value "N5", to port pad_dq_ch0[6]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_dq_ch0[6]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_dq_ch0[6]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_dq_ch0[6]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_dq_ch0[6]
Adding property PAP_IO_SLEW, value "FAST", to port pad_dq_ch0[6]
Adding property PAP_IO_VREF_MODE, value "IN", to port pad_dq_ch0[6]
Adding property PAP_IO_VREF_MODE_VALUE, value 0.5, to port pad_dq_ch0[6]
Adding property PAP_IO_DDR_TERM_MODE, value "ON", to port pad_dq_ch0[6]
Adding property PAP_IO_DIRECTION, value "Inout", to port pad_dq_ch0[7]
Adding property PAP_IO_LOC, value "P6", to port pad_dq_ch0[7]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_dq_ch0[7]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_dq_ch0[7]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_dq_ch0[7]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_dq_ch0[7]
Adding property PAP_IO_SLEW, value "FAST", to port pad_dq_ch0[7]
Adding property PAP_IO_VREF_MODE, value "IN", to port pad_dq_ch0[7]
Adding property PAP_IO_VREF_MODE_VALUE, value 0.5, to port pad_dq_ch0[7]
Adding property PAP_IO_DDR_TERM_MODE, value "ON", to port pad_dq_ch0[7]
Adding property PAP_IO_DIRECTION, value "Inout", to port pad_dq_ch0[8]
Adding property PAP_IO_LOC, value "T4", to port pad_dq_ch0[8]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_dq_ch0[8]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_dq_ch0[8]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_dq_ch0[8]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_dq_ch0[8]
Adding property PAP_IO_SLEW, value "FAST", to port pad_dq_ch0[8]
Adding property PAP_IO_VREF_MODE, value "IN", to port pad_dq_ch0[8]
Adding property PAP_IO_VREF_MODE_VALUE, value 0.5, to port pad_dq_ch0[8]
Adding property PAP_IO_DDR_TERM_MODE, value "ON", to port pad_dq_ch0[8]
Adding property PAP_IO_DIRECTION, value "Inout", to port pad_dq_ch0[9]
Adding property PAP_IO_LOC, value "V9", to port pad_dq_ch0[9]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_dq_ch0[9]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_dq_ch0[9]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_dq_ch0[9]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_dq_ch0[9]
Adding property PAP_IO_SLEW, value "FAST", to port pad_dq_ch0[9]
Adding property PAP_IO_VREF_MODE, value "IN", to port pad_dq_ch0[9]
Adding property PAP_IO_VREF_MODE_VALUE, value 0.5, to port pad_dq_ch0[9]
Adding property PAP_IO_DDR_TERM_MODE, value "ON", to port pad_dq_ch0[9]
Adding property PAP_IO_DIRECTION, value "Inout", to port pad_dqs_ch0[0]
Adding property PAP_IO_LOC, value "N6", to port pad_dqs_ch0[0]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_dqs_ch0[0]
Adding property PAP_IO_STANDARD, value "SSTL15D_I", to port pad_dqs_ch0[0]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_dqs_ch0[0]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_dqs_ch0[0]
Adding property PAP_IO_SLEW, value "FAST", to port pad_dqs_ch0[0]
Adding property PAP_IO_DDR_TERM_MODE, value "ON", to port pad_dqs_ch0[0]
Adding property PAP_IO_DIRECTION, value "Inout", to port pad_dqs_ch0[1]
Adding property PAP_IO_LOC, value "U8", to port pad_dqs_ch0[1]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_dqs_ch0[1]
Adding property PAP_IO_STANDARD, value "SSTL15D_I", to port pad_dqs_ch0[1]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_dqs_ch0[1]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_dqs_ch0[1]
Adding property PAP_IO_SLEW, value "FAST", to port pad_dqs_ch0[1]
Adding property PAP_IO_DDR_TERM_MODE, value "ON", to port pad_dqs_ch0[1]
Adding property PAP_IO_DIRECTION, value "Inout", to port pad_dqsn_ch0[0]
Adding property PAP_IO_LOC, value "N7", to port pad_dqsn_ch0[0]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_dqsn_ch0[0]
Adding property PAP_IO_STANDARD, value "SSTL15D_I", to port pad_dqsn_ch0[0]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_dqsn_ch0[0]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_dqsn_ch0[0]
Adding property PAP_IO_SLEW, value "FAST", to port pad_dqsn_ch0[0]
Adding property PAP_IO_DDR_TERM_MODE, value "ON", to port pad_dqsn_ch0[0]
Adding property PAP_IO_DIRECTION, value "Inout", to port pad_dqsn_ch0[1]
Adding property PAP_IO_LOC, value "V8", to port pad_dqsn_ch0[1]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_dqsn_ch0[1]
Adding property PAP_IO_STANDARD, value "SSTL15D_I", to port pad_dqsn_ch0[1]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_dqsn_ch0[1]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_dqsn_ch0[1]
Adding property PAP_IO_SLEW, value "FAST", to port pad_dqsn_ch0[1]
Adding property PAP_IO_DDR_TERM_MODE, value "ON", to port pad_dqsn_ch0[1]
Adding property PAP_IO_DIRECTION, value "Output", to port pad_dm_rdqs_ch0[0]
Adding property PAP_IO_LOC, value "R8", to port pad_dm_rdqs_ch0[0]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_dm_rdqs_ch0[0]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_dm_rdqs_ch0[0]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_dm_rdqs_ch0[0]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_dm_rdqs_ch0[0]
Adding property PAP_IO_SLEW, value "FAST", to port pad_dm_rdqs_ch0[0]
Adding property PAP_IO_DIRECTION, value "Output", to port pad_dm_rdqs_ch0[1]
Adding property PAP_IO_LOC, value "U5", to port pad_dm_rdqs_ch0[1]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_dm_rdqs_ch0[1]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_dm_rdqs_ch0[1]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_dm_rdqs_ch0[1]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_dm_rdqs_ch0[1]
Adding property PAP_IO_SLEW, value "FAST", to port pad_dm_rdqs_ch0[1]
Adding property PAP_IO_DIRECTION, value "Output", to port pad_ba_ch0[0]
Adding property PAP_IO_LOC, value "U2", to port pad_ba_ch0[0]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_ba_ch0[0]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_ba_ch0[0]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_ba_ch0[0]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_ba_ch0[0]
Adding property PAP_IO_SLEW, value "FAST", to port pad_ba_ch0[0]
Adding property PAP_IO_DIRECTION, value "Output", to port pad_ba_ch0[1]
Adding property PAP_IO_LOC, value "U1", to port pad_ba_ch0[1]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_ba_ch0[1]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_ba_ch0[1]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_ba_ch0[1]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_ba_ch0[1]
Adding property PAP_IO_SLEW, value "FAST", to port pad_ba_ch0[1]
Adding property PAP_IO_DIRECTION, value "Output", to port pad_ba_ch0[2]
Adding property PAP_IO_LOC, value "T2", to port pad_ba_ch0[2]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_ba_ch0[2]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_ba_ch0[2]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_ba_ch0[2]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_ba_ch0[2]
Adding property PAP_IO_SLEW, value "FAST", to port pad_ba_ch0[2]
Adding property PAP_IO_DIRECTION, value "Output", to port tmds_data_p[0]
Adding property PAP_IO_LOC, value "B14", to port tmds_data_p[0]
Adding property PAP_IO_VCCIO, value 3.3, to port tmds_data_p[0]
Adding property PAP_IO_STANDARD, value "LVTTL33", to port tmds_data_p[0]
Adding property PAP_IO_DRIVE, value 12, to port tmds_data_p[0]
Adding property PAP_IO_NONE, value "TRUE", to port tmds_data_p[0]
Adding property PAP_IO_SLEW, value "FAST", to port tmds_data_p[0]
Adding property PAP_IO_OPEN_DRAIN, value "OFF", to port tmds_data_p[0]
Adding property PAP_IO_DIRECTION, value "Output", to port tmds_data_p[1]
Adding property PAP_IO_LOC, value "B11", to port tmds_data_p[1]
Adding property PAP_IO_VCCIO, value 3.3, to port tmds_data_p[1]
Adding property PAP_IO_STANDARD, value "LVTTL33", to port tmds_data_p[1]
Adding property PAP_IO_DRIVE, value 12, to port tmds_data_p[1]
Adding property PAP_IO_NONE, value "TRUE", to port tmds_data_p[1]
Adding property PAP_IO_SLEW, value "FAST", to port tmds_data_p[1]
Adding property PAP_IO_OPEN_DRAIN, value "OFF", to port tmds_data_p[1]
Adding property PAP_IO_DIRECTION, value "Output", to port tmds_data_p[2]
Adding property PAP_IO_LOC, value "B10", to port tmds_data_p[2]
Adding property PAP_IO_VCCIO, value 3.3, to port tmds_data_p[2]
Adding property PAP_IO_STANDARD, value "LVTTL33", to port tmds_data_p[2]
Adding property PAP_IO_DRIVE, value 12, to port tmds_data_p[2]
Adding property PAP_IO_NONE, value "TRUE", to port tmds_data_p[2]
Adding property PAP_IO_SLEW, value "FAST", to port tmds_data_p[2]
Adding property PAP_IO_OPEN_DRAIN, value "OFF", to port tmds_data_p[2]
Adding property PAP_IO_DIRECTION, value "Output", to port tmds_data_n[0]
Adding property PAP_IO_LOC, value "A14", to port tmds_data_n[0]
Adding property PAP_IO_VCCIO, value 3.3, to port tmds_data_n[0]
Adding property PAP_IO_STANDARD, value "LVTTL33", to port tmds_data_n[0]
Adding property PAP_IO_DRIVE, value 12, to port tmds_data_n[0]
Adding property PAP_IO_NONE, value "TRUE", to port tmds_data_n[0]
Adding property PAP_IO_SLEW, value "FAST", to port tmds_data_n[0]
Adding property PAP_IO_OPEN_DRAIN, value "OFF", to port tmds_data_n[0]
Adding property PAP_IO_DIRECTION, value "Output", to port tmds_data_n[1]
Adding property PAP_IO_LOC, value "A11", to port tmds_data_n[1]
Adding property PAP_IO_VCCIO, value 3.3, to port tmds_data_n[1]
Adding property PAP_IO_STANDARD, value "LVTTL33", to port tmds_data_n[1]
Adding property PAP_IO_DRIVE, value 12, to port tmds_data_n[1]
Adding property PAP_IO_NONE, value "TRUE", to port tmds_data_n[1]
Adding property PAP_IO_SLEW, value "FAST", to port tmds_data_n[1]
Adding property PAP_IO_OPEN_DRAIN, value "OFF", to port tmds_data_n[1]
Adding property PAP_IO_DIRECTION, value "Output", to port tmds_data_n[2]
Adding property PAP_IO_LOC, value "A10", to port tmds_data_n[2]
Adding property PAP_IO_VCCIO, value 3.3, to port tmds_data_n[2]
Adding property PAP_IO_STANDARD, value "LVTTL33", to port tmds_data_n[2]
Adding property PAP_IO_DRIVE, value 12, to port tmds_data_n[2]
Adding property PAP_IO_NONE, value "TRUE", to port tmds_data_n[2]
Adding property PAP_IO_SLEW, value "FAST", to port tmds_data_n[2]
Adding property PAP_IO_OPEN_DRAIN, value "OFF", to port tmds_data_n[2]
@W: FX367 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v":557:10:557:21|Instance ADDR_LOOP\[0\]\.DATA_LOOP\[0\]\.U_GTP_DRM18K parameter type does not match module declaration.
@W: FX367 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v":557:10:557:21|Instance ADDR_LOOP\[0\]\.DATA_LOOP\[0\]\.U_GTP_DRM18K parameter type does not match module declaration.
@W: FX367 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v":557:10:557:21|Instance ADDR_LOOP\[0\]\.DATA_LOOP\[0\]\.U_GTP_DRM18K parameter type does not match module declaration.
@W: FX367 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v":557:10:557:21|Instance ADDR_LOOP\[0\]\.DATA_LOOP\[0\]\.U_GTP_DRM18K parameter type does not match module declaration.
@W: FX367 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v":557:10:557:21|Instance ADDR_LOOP\[0\]\.DATA_LOOP\[0\]\.U_GTP_DRM18K parameter type does not match module declaration.
@W: FX367 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v":557:10:557:21|Instance ADDR_LOOP\[0\]\.DATA_LOOP\[0\]\.U_GTP_DRM18K parameter type does not match module declaration.
@W: FX367 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v":557:10:557:21|Instance ADDR_LOOP\[0\]\.DATA_LOOP\[0\]\.U_GTP_DRM18K parameter type does not match module declaration.
@W: FX367 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v":557:10:557:21|Instance ADDR_LOOP\[0\]\.DATA_LOOP\[0\]\.U_GTP_DRM18K parameter type does not match module declaration.
@W: FX367 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v":557:10:557:21|Instance ADDR_LOOP\[0\]\.DATA_LOOP\[0\]\.U_GTP_DRM18K parameter type does not match module declaration.
@W: FX367 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v":557:10:557:21|Instance ADDR_LOOP\[0\]\.DATA_LOOP\[0\]\.U_GTP_DRM18K parameter type does not match module declaration.
@W: FX367 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v":557:10:557:21|Instance ADDR_LOOP\[0\]\.DATA_LOOP\[0\]\.U_GTP_DRM18K parameter type does not match module declaration.
@W: FX367 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v":557:10:557:21|Instance ADDR_LOOP\[0\]\.DATA_LOOP\[0\]\.U_GTP_DRM18K parameter type does not match module declaration.
@W: FX367 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v":557:10:557:21|Instance ADDR_LOOP\[0\]\.DATA_LOOP\[0\]\.U_GTP_DRM18K parameter type does not match module declaration.
@W: FX367 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v":557:10:557:21|Instance ADDR_LOOP\[0\]\.DATA_LOOP\[0\]\.U_GTP_DRM18K parameter type does not match module declaration.
@W: FX367 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v":557:10:557:21|Instance ADDR_LOOP\[0\]\.DATA_LOOP\[0\]\.U_GTP_DRM18K parameter type does not match module declaration.
@W: FX367 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v":557:10:557:21|Instance ADDR_LOOP\[0\]\.DATA_LOOP\[0\]\.U_GTP_DRM18K parameter type does not match module declaration.
@W: FX367 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v":557:10:557:21|Instance ADDR_LOOP\[0\]\.DATA_LOOP\[0\]\.U_GTP_DRM18K parameter type does not match module declaration.
@W: FX367 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v":557:10:557:21|Instance ADDR_LOOP\[0\]\.DATA_LOOP\[0\]\.U_GTP_DRM18K parameter type does not match module declaration.
@W: FX367 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v":557:10:557:21|Instance ADDR_LOOP\[0\]\.DATA_LOOP\[0\]\.U_GTP_DRM18K parameter type does not match module declaration.
@W: FX367 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v":557:10:557:21|Instance ADDR_LOOP\[0\]\.DATA_LOOP\[0\]\.U_GTP_DRM18K parameter type does not match module declaration.
@W: FX367 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v":557:10:557:21|Instance ADDR_LOOP\[0\]\.DATA_LOOP\[0\]\.U_GTP_DRM18K parameter type does not match module declaration.
@W: FX367 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v":557:10:557:21|Instance ADDR_LOOP\[0\]\.DATA_LOOP\[0\]\.U_GTP_DRM18K parameter type does not match module declaration.
@W: FX367 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v":557:10:557:21|Instance ADDR_LOOP\[0\]\.DATA_LOOP\[0\]\.U_GTP_DRM18K parameter type does not match module declaration.
@W: FX367 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v":557:10:557:21|Instance ADDR_LOOP\[0\]\.DATA_LOOP\[0\]\.U_GTP_DRM18K parameter type does not match module declaration.
@W: FX367 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v":557:10:557:21|Instance ADDR_LOOP\[0\]\.DATA_LOOP\[0\]\.U_GTP_DRM18K parameter type does not match module declaration.
@W: FX367 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v":557:10:557:21|Instance ADDR_LOOP\[0\]\.DATA_LOOP\[0\]\.U_GTP_DRM18K parameter type does not match module declaration.
@W: FX367 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v":557:10:557:21|Instance ADDR_LOOP\[0\]\.DATA_LOOP\[0\]\.U_GTP_DRM18K parameter type does not match module declaration.
@W: FX367 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v":557:10:557:21|Instance ADDR_LOOP\[0\]\.DATA_LOOP\[0\]\.U_GTP_DRM18K parameter type does not match module declaration.
@W: FX367 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v":557:10:557:21|Instance ADDR_LOOP\[0\]\.DATA_LOOP\[0\]\.U_GTP_DRM18K parameter type does not match module declaration.
@W: FX367 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v":557:10:557:21|Instance ADDR_LOOP\[0\]\.DATA_LOOP\[0\]\.U_GTP_DRM18K parameter type does not match module declaration.
@W: FX367 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v":557:10:557:21|Instance ADDR_LOOP\[0\]\.DATA_LOOP\[0\]\.U_GTP_DRM18K parameter type does not match module declaration.
@W: FX367 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v":557:10:557:21|Instance ADDR_LOOP\[0\]\.DATA_LOOP\[0\]\.U_GTP_DRM18K parameter type does not match module declaration.

Only the first 100 messages of id 'FX367' are reported. To see all messages use 'report_messages -log C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\synthesize\synplify_impl\synlog\synplify_premap.srr -id FX367' in the Tcl shell. To see all messages in future runs, use the command 'message_override -limit {FX367} -count unlimited' in the Tcl shell.
Adding property PAP_IO_DIRECTION, value "Input", to port cmos_db[0]
Adding property PAP_IO_LOC, value "E18", to port cmos_db[0]
Adding property PAP_IO_VCCIO, value 3.3, to port cmos_db[0]
Adding property PAP_IO_STANDARD, value "LVCMOS33", to port cmos_db[0]
Adding property PAP_IO_PULLUP, value "TRUE", to port cmos_db[0]
Adding property PAP_IO_HYS_DRIVE_MODE, value "NOHYS", to port cmos_db[0]
Adding property PAP_IO_DIRECTION, value "Input", to port cmos_db[1]
Adding property PAP_IO_LOC, value "D18", to port cmos_db[1]
Adding property PAP_IO_VCCIO, value 3.3, to port cmos_db[1]
Adding property PAP_IO_STANDARD, value "LVCMOS33", to port cmos_db[1]
Adding property PAP_IO_PULLUP, value "TRUE", to port cmos_db[1]
Adding property PAP_IO_HYS_DRIVE_MODE, value "NOHYS", to port cmos_db[1]
Adding property PAP_IO_DIRECTION, value "Input", to port cmos_db[2]
Adding property PAP_IO_LOC, value "F14", to port cmos_db[2]
Adding property PAP_IO_VCCIO, value 3.3, to port cmos_db[2]
Adding property PAP_IO_STANDARD, value "LVCMOS33", to port cmos_db[2]
Adding property PAP_IO_PULLUP, value "TRUE", to port cmos_db[2]
Adding property PAP_IO_HYS_DRIVE_MODE, value "NOHYS", to port cmos_db[2]
Adding property PAP_IO_DIRECTION, value "Input", to port cmos_db[3]
Adding property PAP_IO_LOC, value "F13", to port cmos_db[3]
Adding property PAP_IO_VCCIO, value 3.3, to port cmos_db[3]
Adding property PAP_IO_STANDARD, value "LVCMOS33", to port cmos_db[3]
Adding property PAP_IO_PULLUP, value "TRUE", to port cmos_db[3]
Adding property PAP_IO_HYS_DRIVE_MODE, value "NOHYS", to port cmos_db[3]
Adding property PAP_IO_DIRECTION, value "Input", to port cmos_db[4]
Adding property PAP_IO_LOC, value "E17", to port cmos_db[4]
Adding property PAP_IO_VCCIO, value 3.3, to port cmos_db[4]
Adding property PAP_IO_STANDARD, value "LVCMOS33", to port cmos_db[4]
Adding property PAP_IO_PULLUP, value "TRUE", to port cmos_db[4]
Adding property PAP_IO_HYS_DRIVE_MODE, value "NOHYS", to port cmos_db[4]
Adding property PAP_IO_DIRECTION, value "Input", to port cmos_db[5]
Adding property PAP_IO_LOC, value "D17", to port cmos_db[5]
Adding property PAP_IO_VCCIO, value 3.3, to port cmos_db[5]
Adding property PAP_IO_STANDARD, value "LVCMOS33", to port cmos_db[5]
Adding property PAP_IO_PULLUP, value "TRUE", to port cmos_db[5]
Adding property PAP_IO_HYS_DRIVE_MODE, value "NOHYS", to port cmos_db[5]
Adding property PAP_IO_DIRECTION, value "Input", to port cmos_db[6]
Adding property PAP_IO_LOC, value "G14", to port cmos_db[6]
Adding property PAP_IO_VCCIO, value 3.3, to port cmos_db[6]
Adding property PAP_IO_STANDARD, value "LVCMOS33", to port cmos_db[6]
Adding property PAP_IO_PULLUP, value "TRUE", to port cmos_db[6]
Adding property PAP_IO_HYS_DRIVE_MODE, value "NOHYS", to port cmos_db[6]
Adding property PAP_IO_DIRECTION, value "Input", to port cmos_db[7]
Adding property PAP_IO_LOC, value "G13", to port cmos_db[7]
Adding property PAP_IO_VCCIO, value 3.3, to port cmos_db[7]
Adding property PAP_IO_STANDARD, value "LVCMOS33", to port cmos_db[7]
Adding property PAP_IO_PULLUP, value "TRUE", to port cmos_db[7]
Adding property PAP_IO_HYS_DRIVE_MODE, value "NOHYS", to port cmos_db[7]
Adding property PAP_IO_DIRECTION, value "Output", to port pad_addr_ch0[0]
Adding property PAP_IO_LOC, value "M4", to port pad_addr_ch0[0]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_addr_ch0[0]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_addr_ch0[0]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_addr_ch0[0]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_addr_ch0[0]
Adding property PAP_IO_SLEW, value "FAST", to port pad_addr_ch0[0]
Adding property PAP_IO_DIRECTION, value "Output", to port pad_addr_ch0[10]
Adding property PAP_IO_LOC, value "M6", to port pad_addr_ch0[10]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_addr_ch0[10]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_addr_ch0[10]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_addr_ch0[10]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_addr_ch0[10]
Adding property PAP_IO_SLEW, value "FAST", to port pad_addr_ch0[10]
Adding property PAP_IO_DIRECTION, value "Output", to port pad_addr_ch0[11]
Adding property PAP_IO_LOC, value "L1", to port pad_addr_ch0[11]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_addr_ch0[11]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_addr_ch0[11]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_addr_ch0[11]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_addr_ch0[11]
Adding property PAP_IO_SLEW, value "FAST", to port pad_addr_ch0[11]
Adding property PAP_IO_DIRECTION, value "Output", to port pad_addr_ch0[12]
Adding property PAP_IO_LOC, value "K2", to port pad_addr_ch0[12]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_addr_ch0[12]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_addr_ch0[12]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_addr_ch0[12]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_addr_ch0[12]
Adding property PAP_IO_SLEW, value "FAST", to port pad_addr_ch0[12]
Adding property PAP_IO_DIRECTION, value "Output", to port pad_addr_ch0[13]
Adding property PAP_IO_LOC, value "K1", to port pad_addr_ch0[13]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_addr_ch0[13]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_addr_ch0[13]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_addr_ch0[13]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_addr_ch0[13]
Adding property PAP_IO_SLEW, value "FAST", to port pad_addr_ch0[13]
Adding property PAP_IO_DIRECTION, value "Output", to port pad_addr_ch0[14]
Adding property PAP_IO_LOC, value "J2", to port pad_addr_ch0[14]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_addr_ch0[14]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_addr_ch0[14]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_addr_ch0[14]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_addr_ch0[14]
Adding property PAP_IO_SLEW, value "FAST", to port pad_addr_ch0[14]
Adding property PAP_IO_DIRECTION, value "Output", to port pad_addr_ch0[15]
Adding property PAP_IO_LOC, value "J1", to port pad_addr_ch0[15]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_addr_ch0[15]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_addr_ch0[15]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_addr_ch0[15]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_addr_ch0[15]
Adding property PAP_IO_SLEW, value "FAST", to port pad_addr_ch0[15]
Adding property PAP_IO_DIRECTION, value "Output", to port pad_addr_ch0[1]
Adding property PAP_IO_LOC, value "M3", to port pad_addr_ch0[1]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_addr_ch0[1]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_addr_ch0[1]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_addr_ch0[1]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_addr_ch0[1]
Adding property PAP_IO_SLEW, value "FAST", to port pad_addr_ch0[1]
Adding property PAP_IO_DIRECTION, value "Output", to port pad_addr_ch0[2]
Adding property PAP_IO_LOC, value "P2", to port pad_addr_ch0[2]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_addr_ch0[2]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_addr_ch0[2]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_addr_ch0[2]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_addr_ch0[2]
Adding property PAP_IO_SLEW, value "FAST", to port pad_addr_ch0[2]
Adding property PAP_IO_DIRECTION, value "Output", to port pad_addr_ch0[3]
Adding property PAP_IO_LOC, value "P1", to port pad_addr_ch0[3]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_addr_ch0[3]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_addr_ch0[3]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_addr_ch0[3]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_addr_ch0[3]
Adding property PAP_IO_SLEW, value "FAST", to port pad_addr_ch0[3]
Adding property PAP_IO_DIRECTION, value "Output", to port pad_addr_ch0[4]
Adding property PAP_IO_LOC, value "L5", to port pad_addr_ch0[4]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_addr_ch0[4]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_addr_ch0[4]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_addr_ch0[4]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_addr_ch0[4]
Adding property PAP_IO_SLEW, value "FAST", to port pad_addr_ch0[4]
Adding property PAP_IO_DIRECTION, value "Output", to port pad_addr_ch0[5]
Adding property PAP_IO_LOC, value "M5", to port pad_addr_ch0[5]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_addr_ch0[5]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_addr_ch0[5]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_addr_ch0[5]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_addr_ch0[5]
Adding property PAP_IO_SLEW, value "FAST", to port pad_addr_ch0[5]
Adding property PAP_IO_DIRECTION, value "Output", to port pad_addr_ch0[6]
Adding property PAP_IO_LOC, value "N2", to port pad_addr_ch0[6]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_addr_ch0[6]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_addr_ch0[6]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_addr_ch0[6]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_addr_ch0[6]
Adding property PAP_IO_SLEW, value "FAST", to port pad_addr_ch0[6]
Adding property PAP_IO_DIRECTION, value "Output", to port pad_addr_ch0[7]
Adding property PAP_IO_LOC, value "N1", to port pad_addr_ch0[7]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_addr_ch0[7]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_addr_ch0[7]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_addr_ch0[7]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_addr_ch0[7]
Adding property PAP_IO_SLEW, value "FAST", to port pad_addr_ch0[7]
Adding property PAP_IO_DIRECTION, value "Output", to port pad_addr_ch0[8]
Adding property PAP_IO_LOC, value "K4", to port pad_addr_ch0[8]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_addr_ch0[8]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_addr_ch0[8]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_addr_ch0[8]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_addr_ch0[8]
Adding property PAP_IO_SLEW, value "FAST", to port pad_addr_ch0[8]
Adding property PAP_IO_DIRECTION, value "Output", to port pad_addr_ch0[9]
Adding property PAP_IO_LOC, value "M1", to port pad_addr_ch0[9]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_addr_ch0[9]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_addr_ch0[9]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_addr_ch0[9]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_addr_ch0[9]
Adding property PAP_IO_SLEW, value "FAST", to port pad_addr_ch0[9]
Adding property PAP_IO_DIRECTION, value "Inout", to port pad_dq_ch0[0]
Adding property PAP_IO_LOC, value "T8", to port pad_dq_ch0[0]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_dq_ch0[0]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_dq_ch0[0]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_dq_ch0[0]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_dq_ch0[0]
Adding property PAP_IO_SLEW, value "FAST", to port pad_dq_ch0[0]
Adding property PAP_IO_VREF_MODE, value "IN", to port pad_dq_ch0[0]
Adding property PAP_IO_VREF_MODE_VALUE, value 0.5, to port pad_dq_ch0[0]
Adding property PAP_IO_DDR_TERM_MODE, value "ON", to port pad_dq_ch0[0]
Adding property PAP_IO_DIRECTION, value "Inout", to port pad_dq_ch0[10]
Adding property PAP_IO_LOC, value "U9", to port pad_dq_ch0[10]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_dq_ch0[10]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_dq_ch0[10]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_dq_ch0[10]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_dq_ch0[10]
Adding property PAP_IO_SLEW, value "FAST", to port pad_dq_ch0[10]
Adding property PAP_IO_VREF_MODE, value "IN", to port pad_dq_ch0[10]
Adding property PAP_IO_VREF_MODE_VALUE, value 0.5, to port pad_dq_ch0[10]
Adding property PAP_IO_DDR_TERM_MODE, value "ON", to port pad_dq_ch0[10]
Adding property PAP_IO_DIRECTION, value "Inout", to port pad_dq_ch0[11]
Adding property PAP_IO_LOC, value "V7", to port pad_dq_ch0[11]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_dq_ch0[11]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_dq_ch0[11]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_dq_ch0[11]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_dq_ch0[11]
Adding property PAP_IO_SLEW, value "FAST", to port pad_dq_ch0[11]
Adding property PAP_IO_VREF_MODE, value "IN", to port pad_dq_ch0[11]
Adding property PAP_IO_VREF_MODE_VALUE, value 0.5, to port pad_dq_ch0[11]
Adding property PAP_IO_DDR_TERM_MODE, value "ON", to port pad_dq_ch0[11]
Adding property PAP_IO_DIRECTION, value "Inout", to port pad_dq_ch0[12]
Adding property PAP_IO_LOC, value "U7", to port pad_dq_ch0[12]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_dq_ch0[12]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_dq_ch0[12]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_dq_ch0[12]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_dq_ch0[12]
Adding property PAP_IO_SLEW, value "FAST", to port pad_dq_ch0[12]
Adding property PAP_IO_VREF_MODE, value "IN", to port pad_dq_ch0[12]
Adding property PAP_IO_VREF_MODE_VALUE, value 0.5, to port pad_dq_ch0[12]
Adding property PAP_IO_DDR_TERM_MODE, value "ON", to port pad_dq_ch0[12]
Adding property PAP_IO_DIRECTION, value "Inout", to port pad_dq_ch0[13]
Adding property PAP_IO_LOC, value "V6", to port pad_dq_ch0[13]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_dq_ch0[13]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_dq_ch0[13]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_dq_ch0[13]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_dq_ch0[13]
Adding property PAP_IO_SLEW, value "FAST", to port pad_dq_ch0[13]
Adding property PAP_IO_VREF_MODE, value "IN", to port pad_dq_ch0[13]
Adding property PAP_IO_VREF_MODE_VALUE, value 0.5, to port pad_dq_ch0[13]
Adding property PAP_IO_DDR_TERM_MODE, value "ON", to port pad_dq_ch0[13]
Adding property PAP_IO_DIRECTION, value "Inout", to port pad_dq_ch0[14]
Adding property PAP_IO_LOC, value "U6", to port pad_dq_ch0[14]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_dq_ch0[14]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_dq_ch0[14]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_dq_ch0[14]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_dq_ch0[14]
Adding property PAP_IO_SLEW, value "FAST", to port pad_dq_ch0[14]
Adding property PAP_IO_VREF_MODE, value "IN", to port pad_dq_ch0[14]
Adding property PAP_IO_VREF_MODE_VALUE, value 0.5, to port pad_dq_ch0[14]
Adding property PAP_IO_DDR_TERM_MODE, value "ON", to port pad_dq_ch0[14]
Adding property PAP_IO_DIRECTION, value "Inout", to port pad_dq_ch0[15]
Adding property PAP_IO_LOC, value "V5", to port pad_dq_ch0[15]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_dq_ch0[15]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_dq_ch0[15]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_dq_ch0[15]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_dq_ch0[15]
Adding property PAP_IO_SLEW, value "FAST", to port pad_dq_ch0[15]
Adding property PAP_IO_VREF_MODE, value "IN", to port pad_dq_ch0[15]
Adding property PAP_IO_VREF_MODE_VALUE, value 0.5, to port pad_dq_ch0[15]
Adding property PAP_IO_DDR_TERM_MODE, value "ON", to port pad_dq_ch0[15]
Adding property PAP_IO_DIRECTION, value "Inout", to port pad_dq_ch0[1]
Adding property PAP_IO_LOC, value "T6", to port pad_dq_ch0[1]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_dq_ch0[1]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_dq_ch0[1]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_dq_ch0[1]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_dq_ch0[1]
Adding property PAP_IO_SLEW, value "FAST", to port pad_dq_ch0[1]
Adding property PAP_IO_VREF_MODE, value "IN", to port pad_dq_ch0[1]
Adding property PAP_IO_VREF_MODE_VALUE, value 0.5, to port pad_dq_ch0[1]
Adding property PAP_IO_DDR_TERM_MODE, value "ON", to port pad_dq_ch0[1]
Adding property PAP_IO_DIRECTION, value "Inout", to port pad_dq_ch0[2]
Adding property PAP_IO_LOC, value "R6", to port pad_dq_ch0[2]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_dq_ch0[2]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_dq_ch0[2]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_dq_ch0[2]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_dq_ch0[2]
Adding property PAP_IO_SLEW, value "FAST", to port pad_dq_ch0[2]
Adding property PAP_IO_VREF_MODE, value "IN", to port pad_dq_ch0[2]
Adding property PAP_IO_VREF_MODE_VALUE, value 0.5, to port pad_dq_ch0[2]
Adding property PAP_IO_DDR_TERM_MODE, value "ON", to port pad_dq_ch0[2]
Adding property PAP_IO_DIRECTION, value "Inout", to port pad_dq_ch0[3]
Adding property PAP_IO_LOC, value "R9", to port pad_dq_ch0[3]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_dq_ch0[3]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_dq_ch0[3]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_dq_ch0[3]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_dq_ch0[3]
Adding property PAP_IO_SLEW, value "FAST", to port pad_dq_ch0[3]
Adding property PAP_IO_VREF_MODE, value "IN", to port pad_dq_ch0[3]
Adding property PAP_IO_VREF_MODE_VALUE, value 0.5, to port pad_dq_ch0[3]
Adding property PAP_IO_DDR_TERM_MODE, value "ON", to port pad_dq_ch0[3]
Adding property PAP_IO_DIRECTION, value "Inout", to port pad_dq_ch0[4]
Adding property PAP_IO_LOC, value "T9", to port pad_dq_ch0[4]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_dq_ch0[4]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_dq_ch0[4]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_dq_ch0[4]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_dq_ch0[4]
Adding property PAP_IO_SLEW, value "FAST", to port pad_dq_ch0[4]
Adding property PAP_IO_VREF_MODE, value "IN", to port pad_dq_ch0[4]
Adding property PAP_IO_VREF_MODE_VALUE, value 0.5, to port pad_dq_ch0[4]
Adding property PAP_IO_DDR_TERM_MODE, value "ON", to port pad_dq_ch0[4]
Adding property PAP_IO_DIRECTION, value "Inout", to port pad_dq_ch0[5]
Adding property PAP_IO_LOC, value "N4", to port pad_dq_ch0[5]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_dq_ch0[5]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_dq_ch0[5]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_dq_ch0[5]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_dq_ch0[5]
Adding property PAP_IO_SLEW, value "FAST", to port pad_dq_ch0[5]
Adding property PAP_IO_VREF_MODE, value "IN", to port pad_dq_ch0[5]
Adding property PAP_IO_VREF_MODE_VALUE, value 0.5, to port pad_dq_ch0[5]
Adding property PAP_IO_DDR_TERM_MODE, value "ON", to port pad_dq_ch0[5]
Adding property PAP_IO_DIRECTION, value "Inout", to port pad_dq_ch0[6]
Adding property PAP_IO_LOC, value "N5", to port pad_dq_ch0[6]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_dq_ch0[6]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_dq_ch0[6]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_dq_ch0[6]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_dq_ch0[6]
Adding property PAP_IO_SLEW, value "FAST", to port pad_dq_ch0[6]
Adding property PAP_IO_VREF_MODE, value "IN", to port pad_dq_ch0[6]
Adding property PAP_IO_VREF_MODE_VALUE, value 0.5, to port pad_dq_ch0[6]
Adding property PAP_IO_DDR_TERM_MODE, value "ON", to port pad_dq_ch0[6]
Adding property PAP_IO_DIRECTION, value "Inout", to port pad_dq_ch0[7]
Adding property PAP_IO_LOC, value "P6", to port pad_dq_ch0[7]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_dq_ch0[7]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_dq_ch0[7]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_dq_ch0[7]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_dq_ch0[7]
Adding property PAP_IO_SLEW, value "FAST", to port pad_dq_ch0[7]
Adding property PAP_IO_VREF_MODE, value "IN", to port pad_dq_ch0[7]
Adding property PAP_IO_VREF_MODE_VALUE, value 0.5, to port pad_dq_ch0[7]
Adding property PAP_IO_DDR_TERM_MODE, value "ON", to port pad_dq_ch0[7]
Adding property PAP_IO_DIRECTION, value "Inout", to port pad_dq_ch0[8]
Adding property PAP_IO_LOC, value "T4", to port pad_dq_ch0[8]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_dq_ch0[8]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_dq_ch0[8]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_dq_ch0[8]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_dq_ch0[8]
Adding property PAP_IO_SLEW, value "FAST", to port pad_dq_ch0[8]
Adding property PAP_IO_VREF_MODE, value "IN", to port pad_dq_ch0[8]
Adding property PAP_IO_VREF_MODE_VALUE, value 0.5, to port pad_dq_ch0[8]
Adding property PAP_IO_DDR_TERM_MODE, value "ON", to port pad_dq_ch0[8]
Adding property PAP_IO_DIRECTION, value "Inout", to port pad_dq_ch0[9]
Adding property PAP_IO_LOC, value "V9", to port pad_dq_ch0[9]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_dq_ch0[9]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_dq_ch0[9]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_dq_ch0[9]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_dq_ch0[9]
Adding property PAP_IO_SLEW, value "FAST", to port pad_dq_ch0[9]
Adding property PAP_IO_VREF_MODE, value "IN", to port pad_dq_ch0[9]
Adding property PAP_IO_VREF_MODE_VALUE, value 0.5, to port pad_dq_ch0[9]
Adding property PAP_IO_DDR_TERM_MODE, value "ON", to port pad_dq_ch0[9]
Adding property PAP_IO_DIRECTION, value "Inout", to port pad_dqs_ch0[0]
Adding property PAP_IO_LOC, value "N6", to port pad_dqs_ch0[0]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_dqs_ch0[0]
Adding property PAP_IO_STANDARD, value "SSTL15D_I", to port pad_dqs_ch0[0]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_dqs_ch0[0]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_dqs_ch0[0]
Adding property PAP_IO_SLEW, value "FAST", to port pad_dqs_ch0[0]
Adding property PAP_IO_DDR_TERM_MODE, value "ON", to port pad_dqs_ch0[0]
Adding property PAP_IO_DIRECTION, value "Inout", to port pad_dqs_ch0[1]
Adding property PAP_IO_LOC, value "U8", to port pad_dqs_ch0[1]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_dqs_ch0[1]
Adding property PAP_IO_STANDARD, value "SSTL15D_I", to port pad_dqs_ch0[1]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_dqs_ch0[1]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_dqs_ch0[1]
Adding property PAP_IO_SLEW, value "FAST", to port pad_dqs_ch0[1]
Adding property PAP_IO_DDR_TERM_MODE, value "ON", to port pad_dqs_ch0[1]
Adding property PAP_IO_DIRECTION, value "Inout", to port pad_dqsn_ch0[0]
Adding property PAP_IO_LOC, value "N7", to port pad_dqsn_ch0[0]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_dqsn_ch0[0]
Adding property PAP_IO_STANDARD, value "SSTL15D_I", to port pad_dqsn_ch0[0]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_dqsn_ch0[0]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_dqsn_ch0[0]
Adding property PAP_IO_SLEW, value "FAST", to port pad_dqsn_ch0[0]
Adding property PAP_IO_DDR_TERM_MODE, value "ON", to port pad_dqsn_ch0[0]
Adding property PAP_IO_DIRECTION, value "Inout", to port pad_dqsn_ch0[1]
Adding property PAP_IO_LOC, value "V8", to port pad_dqsn_ch0[1]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_dqsn_ch0[1]
Adding property PAP_IO_STANDARD, value "SSTL15D_I", to port pad_dqsn_ch0[1]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_dqsn_ch0[1]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_dqsn_ch0[1]
Adding property PAP_IO_SLEW, value "FAST", to port pad_dqsn_ch0[1]
Adding property PAP_IO_DDR_TERM_MODE, value "ON", to port pad_dqsn_ch0[1]
Adding property PAP_IO_DIRECTION, value "Output", to port pad_dm_rdqs_ch0[0]
Adding property PAP_IO_LOC, value "R8", to port pad_dm_rdqs_ch0[0]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_dm_rdqs_ch0[0]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_dm_rdqs_ch0[0]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_dm_rdqs_ch0[0]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_dm_rdqs_ch0[0]
Adding property PAP_IO_SLEW, value "FAST", to port pad_dm_rdqs_ch0[0]
Adding property PAP_IO_DIRECTION, value "Output", to port pad_dm_rdqs_ch0[1]
Adding property PAP_IO_LOC, value "U5", to port pad_dm_rdqs_ch0[1]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_dm_rdqs_ch0[1]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_dm_rdqs_ch0[1]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_dm_rdqs_ch0[1]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_dm_rdqs_ch0[1]
Adding property PAP_IO_SLEW, value "FAST", to port pad_dm_rdqs_ch0[1]
Adding property PAP_IO_DIRECTION, value "Output", to port pad_ba_ch0[0]
Adding property PAP_IO_LOC, value "U2", to port pad_ba_ch0[0]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_ba_ch0[0]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_ba_ch0[0]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_ba_ch0[0]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_ba_ch0[0]
Adding property PAP_IO_SLEW, value "FAST", to port pad_ba_ch0[0]
Adding property PAP_IO_DIRECTION, value "Output", to port pad_ba_ch0[1]
Adding property PAP_IO_LOC, value "U1", to port pad_ba_ch0[1]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_ba_ch0[1]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_ba_ch0[1]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_ba_ch0[1]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_ba_ch0[1]
Adding property PAP_IO_SLEW, value "FAST", to port pad_ba_ch0[1]
Adding property PAP_IO_DIRECTION, value "Output", to port pad_ba_ch0[2]
Adding property PAP_IO_LOC, value "T2", to port pad_ba_ch0[2]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_ba_ch0[2]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_ba_ch0[2]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_ba_ch0[2]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_ba_ch0[2]
Adding property PAP_IO_SLEW, value "FAST", to port pad_ba_ch0[2]
Adding property PAP_IO_DIRECTION, value "Output", to port tmds_data_p[0]
Adding property PAP_IO_LOC, value "B14", to port tmds_data_p[0]
Adding property PAP_IO_VCCIO, value 3.3, to port tmds_data_p[0]
Adding property PAP_IO_STANDARD, value "LVTTL33", to port tmds_data_p[0]
Adding property PAP_IO_DRIVE, value 12, to port tmds_data_p[0]
Adding property PAP_IO_NONE, value "TRUE", to port tmds_data_p[0]
Adding property PAP_IO_SLEW, value "FAST", to port tmds_data_p[0]
Adding property PAP_IO_OPEN_DRAIN, value "OFF", to port tmds_data_p[0]
Adding property PAP_IO_DIRECTION, value "Output", to port tmds_data_p[1]
Adding property PAP_IO_LOC, value "B11", to port tmds_data_p[1]
Adding property PAP_IO_VCCIO, value 3.3, to port tmds_data_p[1]
Adding property PAP_IO_STANDARD, value "LVTTL33", to port tmds_data_p[1]
Adding property PAP_IO_DRIVE, value 12, to port tmds_data_p[1]
Adding property PAP_IO_NONE, value "TRUE", to port tmds_data_p[1]
Adding property PAP_IO_SLEW, value "FAST", to port tmds_data_p[1]
Adding property PAP_IO_OPEN_DRAIN, value "OFF", to port tmds_data_p[1]
Adding property PAP_IO_DIRECTION, value "Output", to port tmds_data_p[2]
Adding property PAP_IO_LOC, value "B10", to port tmds_data_p[2]
Adding property PAP_IO_VCCIO, value 3.3, to port tmds_data_p[2]
Adding property PAP_IO_STANDARD, value "LVTTL33", to port tmds_data_p[2]
Adding property PAP_IO_DRIVE, value 12, to port tmds_data_p[2]
Adding property PAP_IO_NONE, value "TRUE", to port tmds_data_p[2]
Adding property PAP_IO_SLEW, value "FAST", to port tmds_data_p[2]
Adding property PAP_IO_OPEN_DRAIN, value "OFF", to port tmds_data_p[2]
Adding property PAP_IO_DIRECTION, value "Output", to port tmds_data_n[0]
Adding property PAP_IO_LOC, value "A14", to port tmds_data_n[0]
Adding property PAP_IO_VCCIO, value 3.3, to port tmds_data_n[0]
Adding property PAP_IO_STANDARD, value "LVTTL33", to port tmds_data_n[0]
Adding property PAP_IO_DRIVE, value 12, to port tmds_data_n[0]
Adding property PAP_IO_NONE, value "TRUE", to port tmds_data_n[0]
Adding property PAP_IO_SLEW, value "FAST", to port tmds_data_n[0]
Adding property PAP_IO_OPEN_DRAIN, value "OFF", to port tmds_data_n[0]
Adding property PAP_IO_DIRECTION, value "Output", to port tmds_data_n[1]
Adding property PAP_IO_LOC, value "A11", to port tmds_data_n[1]
Adding property PAP_IO_VCCIO, value 3.3, to port tmds_data_n[1]
Adding property PAP_IO_STANDARD, value "LVTTL33", to port tmds_data_n[1]
Adding property PAP_IO_DRIVE, value 12, to port tmds_data_n[1]
Adding property PAP_IO_NONE, value "TRUE", to port tmds_data_n[1]
Adding property PAP_IO_SLEW, value "FAST", to port tmds_data_n[1]
Adding property PAP_IO_OPEN_DRAIN, value "OFF", to port tmds_data_n[1]
Adding property PAP_IO_DIRECTION, value "Output", to port tmds_data_n[2]
Adding property PAP_IO_LOC, value "A10", to port tmds_data_n[2]
Adding property PAP_IO_VCCIO, value 3.3, to port tmds_data_n[2]
Adding property PAP_IO_STANDARD, value "LVTTL33", to port tmds_data_n[2]
Adding property PAP_IO_DRIVE, value 12, to port tmds_data_n[2]
Adding property PAP_IO_NONE, value "TRUE", to port tmds_data_n[2]
Adding property PAP_IO_SLEW, value "FAST", to port tmds_data_n[2]
Adding property PAP_IO_OPEN_DRAIN, value "OFF", to port tmds_data_n[2]
@N: BN362 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\afifo_8in8out\rtl\ipm_distributed_fifo_ctr_v1_0.v":147:4:147:9|Removing sequential instance ASYN_CTRL\.raddr_msb (in view: work.ipm_distributed_fifo_ctr_v1_0_4s_ASYNC_FIFO_12s_4s_0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\source\img_buf\imagexlib_arch.vhd":187:3:187:4|Removing sequential instance last_wr_location (in view: work.linebuffer_16_1280_4_false(rtl)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\source\img_buf\imagexlib_arch.vhd":277:3:277:4|Removing sequential instance last_rd_location (in view: work.linebuffer_16_1280_4_false(rtl)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\source\i2c_master\i2c_master_top.v":233:0:233:5|Removing sequential instance i2c_read_data[7:0] (in view: work.i2c_master_top(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\source\dvi_tx\color_bar.v":300:0:300:5|Removing sequential instance rgb_r_reg[0] (in view: work.color_bar(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\source\dvi_tx\color_bar.v":300:0:300:5|Removing sequential instance rgb_g_reg[0] (in view: work.color_bar(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\source\dvi_tx\color_bar.v":300:0:300:5|Removing sequential instance rgb_b_reg[0] (in view: work.color_bar(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\source\test\usart_tx_rx.v":112:0:112:5|Removing sequential instance r_tx_pin (in view: work.usart_tx_rx_Z1_layer0_0(verilog)) of type view:PrimLib.dffs(prim) because it does not drive other instances.
@N: BN115 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\source\frame_read_write.v":164:0:164:17|Removing instance frame_fifo_read_m0 (in view: work.frame_read_write(verilog)) of type view:work.frame_fifo_read_Z14_layer0_0(verilog) because it does not drive other instances.
@N: BN115 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\source\frame_read_write.v":139:18:139:25|Removing instance read_buf (in view: work.frame_read_write(verilog)) of type view:work.afifo_64i_16o_128_0(verilog) because it does not drive other instances.
@N: BN362 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\source\i2c_master\i2c_config.v":81:0:81:5|Removing sequential instance error (in view: work.i2c_config(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\source\cmos_8_16bit.v":66:0:66:5|Removing sequential instance hblank (in view: work.cmos_8_16bit(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\afifo_8in8out\rtl\ipm_distributed_fifo_ctr_v1_0.v":335:0:335:5|Removing sequential instance wr_water_level[4:0] (in view: work.ipm_distributed_fifo_ctr_v1_0_4s_ASYNC_FIFO_12s_4s_2(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\afifo_8in8out\rtl\ipm_distributed_fifo_ctr_v1_0.v":355:0:355:5|Removing sequential instance rd_water_level[4:0] (in view: work.ipm_distributed_fifo_ctr_v1_0_4s_ASYNC_FIFO_12s_4s_2(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\afifo_8in8out\rtl\ipm_distributed_fifo_ctr_v1_0.v":355:0:355:5|Removing sequential instance rd_water_level[4:0] (in view: work.ipm_distributed_fifo_ctr_v1_0_4s_ASYNC_FIFO_12s_4s_0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\afifo_8in8out\rtl\ipm_distributed_fifo_ctr_v1_0.v":335:0:335:5|Removing sequential instance wr_water_level[4:0] (in view: work.ipm_distributed_fifo_ctr_v1_0_4s_ASYNC_FIFO_12s_4s_3(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\afifo_8in8out\rtl\ipm_distributed_fifo_ctr_v1_0.v":355:0:355:5|Removing sequential instance rd_water_level[4:0] (in view: work.ipm_distributed_fifo_ctr_v1_0_4s_ASYNC_FIFO_12s_4s_3(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\source\frame_fifo_read.v":111:0:111:5|Removing sequential instance rd_burst_req (in view: work.frame_fifo_read_Z14_layer0_0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\source\frame_fifo_read.v":111:0:111:5|Removing sequential instance rd_burst_len_1[6] (in view: work.frame_fifo_read_Z14_layer0_0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN115 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\afifo_64i_16o_128\afifo_64i_16o_128.v":164:6:164:34|Removing instance U_ipml_fifo_afifo_64i_16o_128 (in view: work.afifo_64i_16o_128_0(verilog)) of type view:work.ipml_fifo_v1_4_afifo_64i_16o_128_Z13_layer0_0(verilog) because it does not drive other instances.
@N: BN362 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\source\frame_fifo_write.v":108:0:108:5|Removing sequential instance write_req_ack (in view: work.frame_fifo_write_Z11_layer0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\afifo_8in8out\rtl\ipm_distributed_fifo_ctr_v1_0.v":202:1:202:6|Removing sequential instance ASYN_CTRL\.asyn_almost_empty (in view: work.ipm_distributed_fifo_ctr_v1_0_4s_ASYNC_FIFO_12s_4s_2(verilog)) of type view:PrimLib.dffs(prim) because it does not drive other instances.
@N: BN362 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\afifo_8in8out\rtl\ipm_distributed_fifo_ctr_v1_0.v":202:1:202:6|Removing sequential instance ASYN_CTRL\.asyn_almost_empty (in view: work.ipm_distributed_fifo_ctr_v1_0_4s_ASYNC_FIFO_12s_4s_0(verilog)) of type view:PrimLib.dffs(prim) because it does not drive other instances.
@N: BN362 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\afifo_8in8out\rtl\ipm_distributed_fifo_ctr_v1_0.v":184:1:184:6|Removing sequential instance ASYN_CTRL\.asyn_almost_full (in view: work.ipm_distributed_fifo_ctr_v1_0_4s_ASYNC_FIFO_12s_4s_3(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\afifo_8in8out\rtl\ipm_distributed_fifo_ctr_v1_0.v":202:1:202:6|Removing sequential instance ASYN_CTRL\.asyn_almost_empty (in view: work.ipm_distributed_fifo_ctr_v1_0_4s_ASYNC_FIFO_12s_4s_3(verilog)) of type view:PrimLib.dffs(prim) because it does not drive other instances.
@N: BN362 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\afifo_16i_64o_512\rtl\ipml_fifo_ctrl_v1_3.v":201:8:201:13|Removing sequential instance ASYN_CTRL\.asyn_wfull (in view: work.ipml_fifo_ctrl_v1_3_8s_10s_ASYN_252s_4s_0(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\ddr3\rtl\ipsl_ddrphy_reset_ctrl.v":141:0:141:5|Removing sequential instance led0_ddrphy_rst (in view: work.ipsl_ddrphy_reset_ctrl(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN115 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\afifo_64i_16o_128\rtl\ipml_fifo_v1_4_afifo_64i_16o_128.v":93:2:93:14|Removing instance U_ipml_sdpram (in view: work.ipml_fifo_v1_4_afifo_64i_16o_128_Z13_layer0_0(verilog)) of type view:work.ipml_sdpram_v1_4_afifo_64i_16o_128_Z12_layer0_0(verilog) because it does not drive other instances.
@N: BN362 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\afifo_8in8out\rtl\ipm_distributed_fifo_ctr_v1_0.v":184:1:184:6|Removing sequential instance ASYN_CTRL\.asyn_almost_full (in view: work.ipm_distributed_fifo_ctr_v1_0_4s_ASYNC_FIFO_12s_4s_2(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\source\test\usart_tx_rx.v":112:0:112:5|Removing sequential instance tx_buf[9:1] (in view: work.usart_tx_rx_Z1_layer0_0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@W: BN114 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\afifo_64i_16o_128\rtl\ipml_sdpram_v1_4_afifo_64i_16o_128.v":826:10:826:21|Removing instance ADDR_LOOP\[0\]\.DATA_LOOP\[0\]\.U_GTP_DRM18K (in view: work.ipml_sdpram_v1_4_afifo_64i_16o_128_Z12_layer0_0(verilog)) of black box view:pango.GTP_DRM18K(PRIM) because it does not drive other instances.
@W: BN114 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\afifo_64i_16o_128\rtl\ipml_sdpram_v1_4_afifo_64i_16o_128.v":826:10:826:21|Removing instance ADDR_LOOP\[0\]\.DATA_LOOP\[1\]\.U_GTP_DRM18K (in view: work.ipml_sdpram_v1_4_afifo_64i_16o_128_Z12_layer0_0(verilog)) of black box view:pango.GTP_DRM18K(PRIM) because it does not drive other instances.
@N: BN115 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\afifo_64i_16o_128\rtl\ipml_fifo_v1_4_afifo_64i_16o_128.v":121:0:121:15|Removing instance U_ipml_fifo_ctrl (in view: work.ipml_fifo_v1_4_afifo_64i_16o_128_Z13_layer0_0(verilog)) of type view:work.ipml_fifo_ctrl_v1_3_8s_10s_ASYN_252s_4s_0(verilog) because it does not drive other instances.
@N: BN362 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\afifo_16i_64o_512\rtl\ipml_fifo_ctrl_v1_3.v":370:0:370:5|Removing sequential instance rd_water_level[10:0] (in view: work.ipml_fifo_ctrl_v1_3_10s_10s_SYN_1010s_4s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\afifo_16i_64o_512\rtl\ipml_fifo_ctrl_v1_3.v":370:0:370:5|Removing sequential instance rd_water_level[9:0] (in view: work.ipml_fifo_ctrl_v1_3_9s_9s_SYN_510s_4s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\afifo_16i_64o_512\rtl\ipml_fifo_ctrl_v1_3.v":349:0:349:5|Removing sequential instance wr_water_level[10:0] (in view: work.ipml_fifo_ctrl_v1_3_10s_8s_ASYN_1020s_4s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\afifo_16i_64o_512\rtl\ipml_fifo_ctrl_v1_3.v":349:0:349:5|Removing sequential instance wr_water_level[8:0] (in view: work.ipml_fifo_ctrl_v1_3_8s_10s_ASYN_252s_4s_0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\afifo_16i_64o_512\rtl\ipml_fifo_ctrl_v1_3.v":349:0:349:5|Removing sequential instance wr_water_level[10:0] (in view: work.ipml_fifo_ctrl_v1_3_10s_10s_ASYN_500s_4s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\afifo_16i_64o_512\rtl\ipml_fifo_ctrl_v1_3.v":370:0:370:5|Removing sequential instance rd_water_level[10:0] (in view: work.ipml_fifo_ctrl_v1_3_8s_10s_ASYN_252s_4s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\source\dvi_tx\color_bar.v":229:0:229:5|Removing sequential instance active_x[11:0] (in view: work.color_bar(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\source\i2c_master\i2c_master_top.v":179:0:179:5|Removing sequential instance error (in view: work.i2c_master_top(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
Adding property PAP_IO_DIRECTION, value "Input", to port cmos_db[0]
Adding property PAP_IO_LOC, value "E18", to port cmos_db[0]
Adding property PAP_IO_VCCIO, value 3.3, to port cmos_db[0]
Adding property PAP_IO_STANDARD, value "LVCMOS33", to port cmos_db[0]
Adding property PAP_IO_PULLUP, value "TRUE", to port cmos_db[0]
Adding property PAP_IO_HYS_DRIVE_MODE, value "NOHYS", to port cmos_db[0]
Adding property PAP_IO_DIRECTION, value "Input", to port cmos_db[1]
Adding property PAP_IO_LOC, value "D18", to port cmos_db[1]
Adding property PAP_IO_VCCIO, value 3.3, to port cmos_db[1]
Adding property PAP_IO_STANDARD, value "LVCMOS33", to port cmos_db[1]
Adding property PAP_IO_PULLUP, value "TRUE", to port cmos_db[1]
Adding property PAP_IO_HYS_DRIVE_MODE, value "NOHYS", to port cmos_db[1]
Adding property PAP_IO_DIRECTION, value "Input", to port cmos_db[2]
Adding property PAP_IO_LOC, value "F14", to port cmos_db[2]
Adding property PAP_IO_VCCIO, value 3.3, to port cmos_db[2]
Adding property PAP_IO_STANDARD, value "LVCMOS33", to port cmos_db[2]
Adding property PAP_IO_PULLUP, value "TRUE", to port cmos_db[2]
Adding property PAP_IO_HYS_DRIVE_MODE, value "NOHYS", to port cmos_db[2]
Adding property PAP_IO_DIRECTION, value "Input", to port cmos_db[3]
Adding property PAP_IO_LOC, value "F13", to port cmos_db[3]
Adding property PAP_IO_VCCIO, value 3.3, to port cmos_db[3]
Adding property PAP_IO_STANDARD, value "LVCMOS33", to port cmos_db[3]
Adding property PAP_IO_PULLUP, value "TRUE", to port cmos_db[3]
Adding property PAP_IO_HYS_DRIVE_MODE, value "NOHYS", to port cmos_db[3]
Adding property PAP_IO_DIRECTION, value "Input", to port cmos_db[4]
Adding property PAP_IO_LOC, value "E17", to port cmos_db[4]
Adding property PAP_IO_VCCIO, value 3.3, to port cmos_db[4]
Adding property PAP_IO_STANDARD, value "LVCMOS33", to port cmos_db[4]
Adding property PAP_IO_PULLUP, value "TRUE", to port cmos_db[4]
Adding property PAP_IO_HYS_DRIVE_MODE, value "NOHYS", to port cmos_db[4]
Adding property PAP_IO_DIRECTION, value "Input", to port cmos_db[5]
Adding property PAP_IO_LOC, value "D17", to port cmos_db[5]
Adding property PAP_IO_VCCIO, value 3.3, to port cmos_db[5]
Adding property PAP_IO_STANDARD, value "LVCMOS33", to port cmos_db[5]
Adding property PAP_IO_PULLUP, value "TRUE", to port cmos_db[5]
Adding property PAP_IO_HYS_DRIVE_MODE, value "NOHYS", to port cmos_db[5]
Adding property PAP_IO_DIRECTION, value "Input", to port cmos_db[6]
Adding property PAP_IO_LOC, value "G14", to port cmos_db[6]
Adding property PAP_IO_VCCIO, value 3.3, to port cmos_db[6]
Adding property PAP_IO_STANDARD, value "LVCMOS33", to port cmos_db[6]
Adding property PAP_IO_PULLUP, value "TRUE", to port cmos_db[6]
Adding property PAP_IO_HYS_DRIVE_MODE, value "NOHYS", to port cmos_db[6]
Adding property PAP_IO_DIRECTION, value "Input", to port cmos_db[7]
Adding property PAP_IO_LOC, value "G13", to port cmos_db[7]
Adding property PAP_IO_VCCIO, value 3.3, to port cmos_db[7]
Adding property PAP_IO_STANDARD, value "LVCMOS33", to port cmos_db[7]
Adding property PAP_IO_PULLUP, value "TRUE", to port cmos_db[7]
Adding property PAP_IO_HYS_DRIVE_MODE, value "NOHYS", to port cmos_db[7]
Adding property PAP_IO_DIRECTION, value "Output", to port pad_addr_ch0[0]
Adding property PAP_IO_LOC, value "M4", to port pad_addr_ch0[0]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_addr_ch0[0]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_addr_ch0[0]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_addr_ch0[0]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_addr_ch0[0]
Adding property PAP_IO_SLEW, value "FAST", to port pad_addr_ch0[0]
Adding property PAP_IO_DIRECTION, value "Output", to port pad_addr_ch0[10]
Adding property PAP_IO_LOC, value "M6", to port pad_addr_ch0[10]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_addr_ch0[10]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_addr_ch0[10]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_addr_ch0[10]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_addr_ch0[10]
Adding property PAP_IO_SLEW, value "FAST", to port pad_addr_ch0[10]
Adding property PAP_IO_DIRECTION, value "Output", to port pad_addr_ch0[11]
Adding property PAP_IO_LOC, value "L1", to port pad_addr_ch0[11]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_addr_ch0[11]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_addr_ch0[11]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_addr_ch0[11]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_addr_ch0[11]
Adding property PAP_IO_SLEW, value "FAST", to port pad_addr_ch0[11]
Adding property PAP_IO_DIRECTION, value "Output", to port pad_addr_ch0[12]
Adding property PAP_IO_LOC, value "K2", to port pad_addr_ch0[12]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_addr_ch0[12]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_addr_ch0[12]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_addr_ch0[12]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_addr_ch0[12]
Adding property PAP_IO_SLEW, value "FAST", to port pad_addr_ch0[12]
Adding property PAP_IO_DIRECTION, value "Output", to port pad_addr_ch0[13]
Adding property PAP_IO_LOC, value "K1", to port pad_addr_ch0[13]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_addr_ch0[13]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_addr_ch0[13]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_addr_ch0[13]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_addr_ch0[13]
Adding property PAP_IO_SLEW, value "FAST", to port pad_addr_ch0[13]
Adding property PAP_IO_DIRECTION, value "Output", to port pad_addr_ch0[14]
Adding property PAP_IO_LOC, value "J2", to port pad_addr_ch0[14]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_addr_ch0[14]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_addr_ch0[14]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_addr_ch0[14]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_addr_ch0[14]
Adding property PAP_IO_SLEW, value "FAST", to port pad_addr_ch0[14]
Adding property PAP_IO_DIRECTION, value "Output", to port pad_addr_ch0[15]
Adding property PAP_IO_LOC, value "J1", to port pad_addr_ch0[15]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_addr_ch0[15]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_addr_ch0[15]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_addr_ch0[15]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_addr_ch0[15]
Adding property PAP_IO_SLEW, value "FAST", to port pad_addr_ch0[15]
Adding property PAP_IO_DIRECTION, value "Output", to port pad_addr_ch0[1]
Adding property PAP_IO_LOC, value "M3", to port pad_addr_ch0[1]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_addr_ch0[1]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_addr_ch0[1]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_addr_ch0[1]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_addr_ch0[1]
Adding property PAP_IO_SLEW, value "FAST", to port pad_addr_ch0[1]
Adding property PAP_IO_DIRECTION, value "Output", to port pad_addr_ch0[2]
Adding property PAP_IO_LOC, value "P2", to port pad_addr_ch0[2]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_addr_ch0[2]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_addr_ch0[2]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_addr_ch0[2]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_addr_ch0[2]
Adding property PAP_IO_SLEW, value "FAST", to port pad_addr_ch0[2]
Adding property PAP_IO_DIRECTION, value "Output", to port pad_addr_ch0[3]
Adding property PAP_IO_LOC, value "P1", to port pad_addr_ch0[3]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_addr_ch0[3]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_addr_ch0[3]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_addr_ch0[3]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_addr_ch0[3]
Adding property PAP_IO_SLEW, value "FAST", to port pad_addr_ch0[3]
Adding property PAP_IO_DIRECTION, value "Output", to port pad_addr_ch0[4]
Adding property PAP_IO_LOC, value "L5", to port pad_addr_ch0[4]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_addr_ch0[4]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_addr_ch0[4]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_addr_ch0[4]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_addr_ch0[4]
Adding property PAP_IO_SLEW, value "FAST", to port pad_addr_ch0[4]
Adding property PAP_IO_DIRECTION, value "Output", to port pad_addr_ch0[5]
Adding property PAP_IO_LOC, value "M5", to port pad_addr_ch0[5]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_addr_ch0[5]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_addr_ch0[5]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_addr_ch0[5]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_addr_ch0[5]
Adding property PAP_IO_SLEW, value "FAST", to port pad_addr_ch0[5]
Adding property PAP_IO_DIRECTION, value "Output", to port pad_addr_ch0[6]
Adding property PAP_IO_LOC, value "N2", to port pad_addr_ch0[6]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_addr_ch0[6]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_addr_ch0[6]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_addr_ch0[6]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_addr_ch0[6]
Adding property PAP_IO_SLEW, value "FAST", to port pad_addr_ch0[6]
Adding property PAP_IO_DIRECTION, value "Output", to port pad_addr_ch0[7]
Adding property PAP_IO_LOC, value "N1", to port pad_addr_ch0[7]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_addr_ch0[7]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_addr_ch0[7]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_addr_ch0[7]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_addr_ch0[7]
Adding property PAP_IO_SLEW, value "FAST", to port pad_addr_ch0[7]
Adding property PAP_IO_DIRECTION, value "Output", to port pad_addr_ch0[8]
Adding property PAP_IO_LOC, value "K4", to port pad_addr_ch0[8]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_addr_ch0[8]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_addr_ch0[8]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_addr_ch0[8]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_addr_ch0[8]
Adding property PAP_IO_SLEW, value "FAST", to port pad_addr_ch0[8]
Adding property PAP_IO_DIRECTION, value "Output", to port pad_addr_ch0[9]
Adding property PAP_IO_LOC, value "M1", to port pad_addr_ch0[9]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_addr_ch0[9]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_addr_ch0[9]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_addr_ch0[9]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_addr_ch0[9]
Adding property PAP_IO_SLEW, value "FAST", to port pad_addr_ch0[9]
Adding property PAP_IO_DIRECTION, value "Inout", to port pad_dq_ch0[0]
Adding property PAP_IO_LOC, value "T8", to port pad_dq_ch0[0]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_dq_ch0[0]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_dq_ch0[0]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_dq_ch0[0]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_dq_ch0[0]
Adding property PAP_IO_SLEW, value "FAST", to port pad_dq_ch0[0]
Adding property PAP_IO_VREF_MODE, value "IN", to port pad_dq_ch0[0]
Adding property PAP_IO_VREF_MODE_VALUE, value 0.5, to port pad_dq_ch0[0]
Adding property PAP_IO_DDR_TERM_MODE, value "ON", to port pad_dq_ch0[0]
Adding property PAP_IO_DIRECTION, value "Inout", to port pad_dq_ch0[10]
Adding property PAP_IO_LOC, value "U9", to port pad_dq_ch0[10]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_dq_ch0[10]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_dq_ch0[10]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_dq_ch0[10]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_dq_ch0[10]
Adding property PAP_IO_SLEW, value "FAST", to port pad_dq_ch0[10]
Adding property PAP_IO_VREF_MODE, value "IN", to port pad_dq_ch0[10]
Adding property PAP_IO_VREF_MODE_VALUE, value 0.5, to port pad_dq_ch0[10]
Adding property PAP_IO_DDR_TERM_MODE, value "ON", to port pad_dq_ch0[10]
Adding property PAP_IO_DIRECTION, value "Inout", to port pad_dq_ch0[11]
Adding property PAP_IO_LOC, value "V7", to port pad_dq_ch0[11]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_dq_ch0[11]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_dq_ch0[11]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_dq_ch0[11]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_dq_ch0[11]
Adding property PAP_IO_SLEW, value "FAST", to port pad_dq_ch0[11]
Adding property PAP_IO_VREF_MODE, value "IN", to port pad_dq_ch0[11]
Adding property PAP_IO_VREF_MODE_VALUE, value 0.5, to port pad_dq_ch0[11]
Adding property PAP_IO_DDR_TERM_MODE, value "ON", to port pad_dq_ch0[11]
Adding property PAP_IO_DIRECTION, value "Inout", to port pad_dq_ch0[12]
Adding property PAP_IO_LOC, value "U7", to port pad_dq_ch0[12]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_dq_ch0[12]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_dq_ch0[12]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_dq_ch0[12]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_dq_ch0[12]
Adding property PAP_IO_SLEW, value "FAST", to port pad_dq_ch0[12]
Adding property PAP_IO_VREF_MODE, value "IN", to port pad_dq_ch0[12]
Adding property PAP_IO_VREF_MODE_VALUE, value 0.5, to port pad_dq_ch0[12]
Adding property PAP_IO_DDR_TERM_MODE, value "ON", to port pad_dq_ch0[12]
Adding property PAP_IO_DIRECTION, value "Inout", to port pad_dq_ch0[13]
Adding property PAP_IO_LOC, value "V6", to port pad_dq_ch0[13]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_dq_ch0[13]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_dq_ch0[13]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_dq_ch0[13]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_dq_ch0[13]
Adding property PAP_IO_SLEW, value "FAST", to port pad_dq_ch0[13]
Adding property PAP_IO_VREF_MODE, value "IN", to port pad_dq_ch0[13]
Adding property PAP_IO_VREF_MODE_VALUE, value 0.5, to port pad_dq_ch0[13]
Adding property PAP_IO_DDR_TERM_MODE, value "ON", to port pad_dq_ch0[13]
Adding property PAP_IO_DIRECTION, value "Inout", to port pad_dq_ch0[14]
Adding property PAP_IO_LOC, value "U6", to port pad_dq_ch0[14]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_dq_ch0[14]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_dq_ch0[14]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_dq_ch0[14]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_dq_ch0[14]
Adding property PAP_IO_SLEW, value "FAST", to port pad_dq_ch0[14]
Adding property PAP_IO_VREF_MODE, value "IN", to port pad_dq_ch0[14]
Adding property PAP_IO_VREF_MODE_VALUE, value 0.5, to port pad_dq_ch0[14]
Adding property PAP_IO_DDR_TERM_MODE, value "ON", to port pad_dq_ch0[14]
Adding property PAP_IO_DIRECTION, value "Inout", to port pad_dq_ch0[15]
Adding property PAP_IO_LOC, value "V5", to port pad_dq_ch0[15]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_dq_ch0[15]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_dq_ch0[15]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_dq_ch0[15]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_dq_ch0[15]
Adding property PAP_IO_SLEW, value "FAST", to port pad_dq_ch0[15]
Adding property PAP_IO_VREF_MODE, value "IN", to port pad_dq_ch0[15]
Adding property PAP_IO_VREF_MODE_VALUE, value 0.5, to port pad_dq_ch0[15]
Adding property PAP_IO_DDR_TERM_MODE, value "ON", to port pad_dq_ch0[15]
Adding property PAP_IO_DIRECTION, value "Inout", to port pad_dq_ch0[1]
Adding property PAP_IO_LOC, value "T6", to port pad_dq_ch0[1]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_dq_ch0[1]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_dq_ch0[1]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_dq_ch0[1]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_dq_ch0[1]
Adding property PAP_IO_SLEW, value "FAST", to port pad_dq_ch0[1]
Adding property PAP_IO_VREF_MODE, value "IN", to port pad_dq_ch0[1]
Adding property PAP_IO_VREF_MODE_VALUE, value 0.5, to port pad_dq_ch0[1]
Adding property PAP_IO_DDR_TERM_MODE, value "ON", to port pad_dq_ch0[1]
Adding property PAP_IO_DIRECTION, value "Inout", to port pad_dq_ch0[2]
Adding property PAP_IO_LOC, value "R6", to port pad_dq_ch0[2]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_dq_ch0[2]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_dq_ch0[2]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_dq_ch0[2]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_dq_ch0[2]
Adding property PAP_IO_SLEW, value "FAST", to port pad_dq_ch0[2]
Adding property PAP_IO_VREF_MODE, value "IN", to port pad_dq_ch0[2]
Adding property PAP_IO_VREF_MODE_VALUE, value 0.5, to port pad_dq_ch0[2]
Adding property PAP_IO_DDR_TERM_MODE, value "ON", to port pad_dq_ch0[2]
Adding property PAP_IO_DIRECTION, value "Inout", to port pad_dq_ch0[3]
Adding property PAP_IO_LOC, value "R9", to port pad_dq_ch0[3]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_dq_ch0[3]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_dq_ch0[3]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_dq_ch0[3]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_dq_ch0[3]
Adding property PAP_IO_SLEW, value "FAST", to port pad_dq_ch0[3]
Adding property PAP_IO_VREF_MODE, value "IN", to port pad_dq_ch0[3]
Adding property PAP_IO_VREF_MODE_VALUE, value 0.5, to port pad_dq_ch0[3]
Adding property PAP_IO_DDR_TERM_MODE, value "ON", to port pad_dq_ch0[3]
Adding property PAP_IO_DIRECTION, value "Inout", to port pad_dq_ch0[4]
Adding property PAP_IO_LOC, value "T9", to port pad_dq_ch0[4]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_dq_ch0[4]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_dq_ch0[4]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_dq_ch0[4]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_dq_ch0[4]
Adding property PAP_IO_SLEW, value "FAST", to port pad_dq_ch0[4]
Adding property PAP_IO_VREF_MODE, value "IN", to port pad_dq_ch0[4]
Adding property PAP_IO_VREF_MODE_VALUE, value 0.5, to port pad_dq_ch0[4]
Adding property PAP_IO_DDR_TERM_MODE, value "ON", to port pad_dq_ch0[4]
Adding property PAP_IO_DIRECTION, value "Inout", to port pad_dq_ch0[5]
Adding property PAP_IO_LOC, value "N4", to port pad_dq_ch0[5]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_dq_ch0[5]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_dq_ch0[5]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_dq_ch0[5]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_dq_ch0[5]
Adding property PAP_IO_SLEW, value "FAST", to port pad_dq_ch0[5]
Adding property PAP_IO_VREF_MODE, value "IN", to port pad_dq_ch0[5]
Adding property PAP_IO_VREF_MODE_VALUE, value 0.5, to port pad_dq_ch0[5]
Adding property PAP_IO_DDR_TERM_MODE, value "ON", to port pad_dq_ch0[5]
Adding property PAP_IO_DIRECTION, value "Inout", to port pad_dq_ch0[6]
Adding property PAP_IO_LOC, value "N5", to port pad_dq_ch0[6]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_dq_ch0[6]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_dq_ch0[6]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_dq_ch0[6]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_dq_ch0[6]
Adding property PAP_IO_SLEW, value "FAST", to port pad_dq_ch0[6]
Adding property PAP_IO_VREF_MODE, value "IN", to port pad_dq_ch0[6]
Adding property PAP_IO_VREF_MODE_VALUE, value 0.5, to port pad_dq_ch0[6]
Adding property PAP_IO_DDR_TERM_MODE, value "ON", to port pad_dq_ch0[6]
Adding property PAP_IO_DIRECTION, value "Inout", to port pad_dq_ch0[7]
Adding property PAP_IO_LOC, value "P6", to port pad_dq_ch0[7]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_dq_ch0[7]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_dq_ch0[7]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_dq_ch0[7]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_dq_ch0[7]
Adding property PAP_IO_SLEW, value "FAST", to port pad_dq_ch0[7]
Adding property PAP_IO_VREF_MODE, value "IN", to port pad_dq_ch0[7]
Adding property PAP_IO_VREF_MODE_VALUE, value 0.5, to port pad_dq_ch0[7]
Adding property PAP_IO_DDR_TERM_MODE, value "ON", to port pad_dq_ch0[7]
Adding property PAP_IO_DIRECTION, value "Inout", to port pad_dq_ch0[8]
Adding property PAP_IO_LOC, value "T4", to port pad_dq_ch0[8]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_dq_ch0[8]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_dq_ch0[8]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_dq_ch0[8]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_dq_ch0[8]
Adding property PAP_IO_SLEW, value "FAST", to port pad_dq_ch0[8]
Adding property PAP_IO_VREF_MODE, value "IN", to port pad_dq_ch0[8]
Adding property PAP_IO_VREF_MODE_VALUE, value 0.5, to port pad_dq_ch0[8]
Adding property PAP_IO_DDR_TERM_MODE, value "ON", to port pad_dq_ch0[8]
Adding property PAP_IO_DIRECTION, value "Inout", to port pad_dq_ch0[9]
Adding property PAP_IO_LOC, value "V9", to port pad_dq_ch0[9]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_dq_ch0[9]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_dq_ch0[9]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_dq_ch0[9]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_dq_ch0[9]
Adding property PAP_IO_SLEW, value "FAST", to port pad_dq_ch0[9]
Adding property PAP_IO_VREF_MODE, value "IN", to port pad_dq_ch0[9]
Adding property PAP_IO_VREF_MODE_VALUE, value 0.5, to port pad_dq_ch0[9]
Adding property PAP_IO_DDR_TERM_MODE, value "ON", to port pad_dq_ch0[9]
Adding property PAP_IO_DIRECTION, value "Inout", to port pad_dqs_ch0[0]
Adding property PAP_IO_LOC, value "N6", to port pad_dqs_ch0[0]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_dqs_ch0[0]
Adding property PAP_IO_STANDARD, value "SSTL15D_I", to port pad_dqs_ch0[0]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_dqs_ch0[0]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_dqs_ch0[0]
Adding property PAP_IO_SLEW, value "FAST", to port pad_dqs_ch0[0]
Adding property PAP_IO_DDR_TERM_MODE, value "ON", to port pad_dqs_ch0[0]
Adding property PAP_IO_DIRECTION, value "Inout", to port pad_dqs_ch0[1]
Adding property PAP_IO_LOC, value "U8", to port pad_dqs_ch0[1]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_dqs_ch0[1]
Adding property PAP_IO_STANDARD, value "SSTL15D_I", to port pad_dqs_ch0[1]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_dqs_ch0[1]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_dqs_ch0[1]
Adding property PAP_IO_SLEW, value "FAST", to port pad_dqs_ch0[1]
Adding property PAP_IO_DDR_TERM_MODE, value "ON", to port pad_dqs_ch0[1]
Adding property PAP_IO_DIRECTION, value "Inout", to port pad_dqsn_ch0[0]
Adding property PAP_IO_LOC, value "N7", to port pad_dqsn_ch0[0]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_dqsn_ch0[0]
Adding property PAP_IO_STANDARD, value "SSTL15D_I", to port pad_dqsn_ch0[0]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_dqsn_ch0[0]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_dqsn_ch0[0]
Adding property PAP_IO_SLEW, value "FAST", to port pad_dqsn_ch0[0]
Adding property PAP_IO_DDR_TERM_MODE, value "ON", to port pad_dqsn_ch0[0]
Adding property PAP_IO_DIRECTION, value "Inout", to port pad_dqsn_ch0[1]
Adding property PAP_IO_LOC, value "V8", to port pad_dqsn_ch0[1]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_dqsn_ch0[1]
Adding property PAP_IO_STANDARD, value "SSTL15D_I", to port pad_dqsn_ch0[1]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_dqsn_ch0[1]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_dqsn_ch0[1]
Adding property PAP_IO_SLEW, value "FAST", to port pad_dqsn_ch0[1]
Adding property PAP_IO_DDR_TERM_MODE, value "ON", to port pad_dqsn_ch0[1]
Adding property PAP_IO_DIRECTION, value "Output", to port pad_dm_rdqs_ch0[0]
Adding property PAP_IO_LOC, value "R8", to port pad_dm_rdqs_ch0[0]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_dm_rdqs_ch0[0]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_dm_rdqs_ch0[0]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_dm_rdqs_ch0[0]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_dm_rdqs_ch0[0]
Adding property PAP_IO_SLEW, value "FAST", to port pad_dm_rdqs_ch0[0]
Adding property PAP_IO_DIRECTION, value "Output", to port pad_dm_rdqs_ch0[1]
Adding property PAP_IO_LOC, value "U5", to port pad_dm_rdqs_ch0[1]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_dm_rdqs_ch0[1]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_dm_rdqs_ch0[1]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_dm_rdqs_ch0[1]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_dm_rdqs_ch0[1]
Adding property PAP_IO_SLEW, value "FAST", to port pad_dm_rdqs_ch0[1]
Adding property PAP_IO_DIRECTION, value "Output", to port pad_ba_ch0[0]
Adding property PAP_IO_LOC, value "U2", to port pad_ba_ch0[0]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_ba_ch0[0]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_ba_ch0[0]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_ba_ch0[0]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_ba_ch0[0]
Adding property PAP_IO_SLEW, value "FAST", to port pad_ba_ch0[0]
Adding property PAP_IO_DIRECTION, value "Output", to port pad_ba_ch0[1]
Adding property PAP_IO_LOC, value "U1", to port pad_ba_ch0[1]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_ba_ch0[1]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_ba_ch0[1]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_ba_ch0[1]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_ba_ch0[1]
Adding property PAP_IO_SLEW, value "FAST", to port pad_ba_ch0[1]
Adding property PAP_IO_DIRECTION, value "Output", to port pad_ba_ch0[2]
Adding property PAP_IO_LOC, value "T2", to port pad_ba_ch0[2]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_ba_ch0[2]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_ba_ch0[2]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_ba_ch0[2]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_ba_ch0[2]
Adding property PAP_IO_SLEW, value "FAST", to port pad_ba_ch0[2]
Adding property PAP_IO_DIRECTION, value "Output", to port tmds_data_p[0]
Adding property PAP_IO_LOC, value "B14", to port tmds_data_p[0]
Adding property PAP_IO_VCCIO, value 3.3, to port tmds_data_p[0]
Adding property PAP_IO_STANDARD, value "LVTTL33", to port tmds_data_p[0]
Adding property PAP_IO_DRIVE, value 12, to port tmds_data_p[0]
Adding property PAP_IO_NONE, value "TRUE", to port tmds_data_p[0]
Adding property PAP_IO_SLEW, value "FAST", to port tmds_data_p[0]
Adding property PAP_IO_OPEN_DRAIN, value "OFF", to port tmds_data_p[0]
Adding property PAP_IO_DIRECTION, value "Output", to port tmds_data_p[1]
Adding property PAP_IO_LOC, value "B11", to port tmds_data_p[1]
Adding property PAP_IO_VCCIO, value 3.3, to port tmds_data_p[1]
Adding property PAP_IO_STANDARD, value "LVTTL33", to port tmds_data_p[1]
Adding property PAP_IO_DRIVE, value 12, to port tmds_data_p[1]
Adding property PAP_IO_NONE, value "TRUE", to port tmds_data_p[1]
Adding property PAP_IO_SLEW, value "FAST", to port tmds_data_p[1]
Adding property PAP_IO_OPEN_DRAIN, value "OFF", to port tmds_data_p[1]
Adding property PAP_IO_DIRECTION, value "Output", to port tmds_data_p[2]
Adding property PAP_IO_LOC, value "B10", to port tmds_data_p[2]
Adding property PAP_IO_VCCIO, value 3.3, to port tmds_data_p[2]
Adding property PAP_IO_STANDARD, value "LVTTL33", to port tmds_data_p[2]
Adding property PAP_IO_DRIVE, value 12, to port tmds_data_p[2]
Adding property PAP_IO_NONE, value "TRUE", to port tmds_data_p[2]
Adding property PAP_IO_SLEW, value "FAST", to port tmds_data_p[2]
Adding property PAP_IO_OPEN_DRAIN, value "OFF", to port tmds_data_p[2]
Adding property PAP_IO_DIRECTION, value "Output", to port tmds_data_n[0]
Adding property PAP_IO_LOC, value "A14", to port tmds_data_n[0]
Adding property PAP_IO_VCCIO, value 3.3, to port tmds_data_n[0]
Adding property PAP_IO_STANDARD, value "LVTTL33", to port tmds_data_n[0]
Adding property PAP_IO_DRIVE, value 12, to port tmds_data_n[0]
Adding property PAP_IO_NONE, value "TRUE", to port tmds_data_n[0]
Adding property PAP_IO_SLEW, value "FAST", to port tmds_data_n[0]
Adding property PAP_IO_OPEN_DRAIN, value "OFF", to port tmds_data_n[0]
Adding property PAP_IO_DIRECTION, value "Output", to port tmds_data_n[1]
Adding property PAP_IO_LOC, value "A11", to port tmds_data_n[1]
Adding property PAP_IO_VCCIO, value 3.3, to port tmds_data_n[1]
Adding property PAP_IO_STANDARD, value "LVTTL33", to port tmds_data_n[1]
Adding property PAP_IO_DRIVE, value 12, to port tmds_data_n[1]
Adding property PAP_IO_NONE, value "TRUE", to port tmds_data_n[1]
Adding property PAP_IO_SLEW, value "FAST", to port tmds_data_n[1]
Adding property PAP_IO_OPEN_DRAIN, value "OFF", to port tmds_data_n[1]
Adding property PAP_IO_DIRECTION, value "Output", to port tmds_data_n[2]
Adding property PAP_IO_LOC, value "A10", to port tmds_data_n[2]
Adding property PAP_IO_VCCIO, value 3.3, to port tmds_data_n[2]
Adding property PAP_IO_STANDARD, value "LVTTL33", to port tmds_data_n[2]
Adding property PAP_IO_DRIVE, value 12, to port tmds_data_n[2]
Adding property PAP_IO_NONE, value "TRUE", to port tmds_data_n[2]
Adding property PAP_IO_SLEW, value "FAST", to port tmds_data_n[2]
Adding property PAP_IO_OPEN_DRAIN, value "OFF", to port tmds_data_n[2]

Encoding state machine div_state[3:0] (in view: work.gen_raotation_addr_640s_480s_800s_600s_4294966896s_4294966996s_8_4_2_1_3_layer0(verilog))
original code -> new code
   0001 -> 00
   0010 -> 01
   0100 -> 10
   1000 -> 11
@N: MO225 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\source\test\gen_rotation_addr.v":32:0:32:5|There are no possible illegal states for state machine div_state[3:0] (in view: work.gen_raotation_addr_640s_480s_800s_600s_4294966896s_4294966996s_8_4_2_1_3_layer0(verilog)); safe FSM implementation is not required.
Encoding state machine STATE[4:0] (in view: work.calculate_ddr3_addr_block_1280_960_0s_1s_2s_3s_4s_5s(verilog))
original code -> new code
   000 -> 000
   001 -> 001
   010 -> 010
   011 -> 011
   100 -> 100
Encoding state machine STATE[6:0] (in view: work.pixel_read_block_1280_960_0s_1s_2s_3s_4s_5s_6s(verilog))
original code -> new code
   000 -> 0000001
   001 -> 0000010
   010 -> 0000100
   011 -> 0001000
   100 -> 0010000
   101 -> 0100000
   110 -> 1000000
Encoding state machine state[5:0] (in view: work.frame_fifo_write_Z11_layer0(verilog))
original code -> new code
   0000 -> 000001
   0001 -> 000010
   0010 -> 000100
   0011 -> 001000
   0100 -> 010000
   0101 -> 100000
Encoding state machine c_state[17:0] (in view: work.i2c_master_bit_ctrl(verilog))
original code -> new code
   000000000000000000 -> 000000000000000001
   000000000000000001 -> 000000000000000010
   000000000000000010 -> 000000000000000100
   000000000000000100 -> 000000000000001000
   000000000000001000 -> 000000000000010000
   000000000000010000 -> 000000000000100000
   000000000000100000 -> 000000000001000000
   000000000001000000 -> 000000000010000000
   000000000010000000 -> 000000000100000000
   000000000100000000 -> 000000001000000000
   000000001000000000 -> 000000010000000000
   000000010000000000 -> 000000100000000000
   000000100000000000 -> 000001000000000000
   000001000000000000 -> 000010000000000000
   000010000000000000 -> 000100000000000000
   000100000000000000 -> 001000000000000000
   001000000000000000 -> 010000000000000000
   010000000000000000 -> 100000000000000000
Encoding state machine c_state[5:0] (in view: work.i2c_master_byte_ctrl(verilog))
original code -> new code
   00000 -> 000001
   00001 -> 000010
   00010 -> 000100
   00100 -> 001000
   01000 -> 010000
   10000 -> 100000
Encoding state machine state[15:0] (in view: work.i2c_master_top(verilog))
original code -> new code
   0000 -> 0000000000000001
   0001 -> 0000000000000010
   0010 -> 0000000000000100
   0011 -> 0000000000001000
   0100 -> 0000000000010000
   0101 -> 0000000000100000
   0110 -> 0000000001000000
   0111 -> 0000000010000000
   1000 -> 0000000100000000
   1001 -> 0000001000000000
   1010 -> 0000010000000000
   1011 -> 0000100000000000
   1100 -> 0001000000000000
   1101 -> 0010000000000000
   1110 -> 0100000000000000
   1111 -> 1000000000000000
Encoding state machine state[3:0] (in view: work.i2c_config(verilog))
original code -> new code
   000 -> 00
   001 -> 01
   010 -> 10
   011 -> 11
@N: MO225 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\source\i2c_master\i2c_config.v":81:0:81:5|There are no possible illegal states for state machine state[3:0] (in view: work.i2c_config(verilog)); safe FSM implementation is not required.
Encoding state machine state[5:0] (in view: work.frame_fifo_write_Z11_layer0_0(verilog))
original code -> new code
   0000 -> 000001
   0001 -> 000010
   0010 -> 000100
   0011 -> 001000
   0100 -> 010000
   0101 -> 100000
Encoding state machine state[6:0] (in view: work.frame_fifo_read_Z14_layer0(verilog))
original code -> new code
   0000 -> 0000001
   0001 -> 0000010
   0010 -> 0000100
   0011 -> 0001000
   0100 -> 0010000
   0101 -> 0100000
   0110 -> 1000000
Encoding state machine wr_state[6:0] (in view: work.my_aq_axi_master(verilog))
original code -> new code
   000 -> 0000001
   001 -> 0000010
   010 -> 0000100
   011 -> 0001000
   100 -> 0010000
   101 -> 0100000
   110 -> 1000000
Encoding state machine rd_state[5:0] (in view: work.my_aq_axi_master(verilog))
original code -> new code
   000 -> 000001
   001 -> 000010
   010 -> 000100
   011 -> 001000
   100 -> 010000
   101 -> 100000
Encoding state machine wr_state[6:0] (in view: work.aq_axi_master(verilog))
original code -> new code
   000 -> 0000001
   001 -> 0000010
   010 -> 0000100
   011 -> 0001000
   100 -> 0010000
   101 -> 0100000
   110 -> 1000000
Encoding state machine rd_state[5:0] (in view: work.aq_axi_master(verilog))
original code -> new code
   000 -> 000001
   001 -> 000010
   010 -> 000100
   011 -> 001000
   100 -> 010000
   101 -> 100000
Encoding state machine state[10:0] (in view: work.ipsl_ddrphy_reset_ctrl(verilog))
original code -> new code
   0000 -> 00000000001
   0001 -> 00000000010
   0010 -> 00000000100
   0011 -> 00000001000
   0100 -> 00000010000
   0101 -> 00000100000
   0110 -> 00001000000
   0111 -> 00010000000
   1000 -> 00100000000
   1001 -> 01000000000
   1010 -> 10000000000
Encoding state machine state[3:0] (in view: work.ipsl_ddrphy_dll_update_ctrl(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N: MO225 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\ddr3\rtl\ipsl_ddrphy_dll_update_ctrl.v":36:0:36:5|There are no possible illegal states for state machine state[3:0] (in view: work.ipsl_ddrphy_dll_update_ctrl(verilog)); safe FSM implementation is not required.
Encoding state machine state[1:0] (in view: work.ipsl_ddrphy_update_ctrl_16BIT_2s_0s_1s_2s_3s_1(verilog))
original code -> new code
   00 -> 0
   10 -> 1
@N: MO225 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\ddr3\rtl\ipsl_ddrphy_update_ctrl.v":293:0:293:5|There are no possible illegal states for state machine state[1:0] (in view: work.ipsl_ddrphy_update_ctrl_16BIT_2s_0s_1s_2s_3s_1(verilog)); safe FSM implementation is not required.
Encoding state machine tx_wr_cnt[3:0] (in view: work.top(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N: MO225 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\source\top.v":327:0:327:5|There are no possible illegal states for state machine tx_wr_cnt[3:0] (in view: work.top(verilog)); safe FSM implementation is not required.

Starting clock optimization phase (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:04s; Memory used current: 269MB peak: 269MB)

@N: BN362 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\source\aq_axi_master.v":170:2:170:7|Removing sequential instance wr_state[6] (in view: work.aq_axi_master(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\source\frame_fifo_write.v":108:0:108:5|Removing sequential instance state[0] (in view: work.frame_fifo_write_Z11_layer0(verilog)) of type view:PrimLib.dffs(prim) because it does not drive other instances.
@N: MF578 |Incompatible asynchronous control logic preventing generated clock conversion.
@N: BN115 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\source\test\usart_tx_rx.v":36:14:36:20|Removing instance tx_fifo (in view: work.usart_tx_rx_Z1_layer0_0(verilog)) of type view:work.afifo_8in8out_0(verilog) because it does not drive other instances.
@N: BN115 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\afifo_8in8out\afifo_8in8out.v":89:1:89:36|Removing instance u_ipm_distributed_fifo_afifo_8in8out (in view: work.afifo_8in8out_0(verilog)) of type view:work.ipm_distributed_fifo_v1_2_afifo_8in8out_4s_8s_ASYNC_1s_ASYNC_FIFO_12s_4s_0(verilog) because it does not drive other instances.
@N: BN115 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\afifo_8in8out\rtl\ipm_distributed_fifo_v1_2_afifo_8in8out.v":84:1:84:26|Removing instance u_ipm_distributed_fifo_ctr (in view: work.ipm_distributed_fifo_v1_2_afifo_8in8out_4s_8s_ASYNC_1s_ASYNC_FIFO_12s_4s_0(verilog)) of type view:work.ipm_distributed_fifo_ctr_v1_0_4s_ASYNC_FIFO_12s_4s_0(verilog) because it does not drive other instances.

Finished clock optimization phase (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:04s; Memory used current: 270MB peak: 270MB)


Starting clock optimization report phase (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:04s; Memory used current: 270MB peak: 270MB)


Finished clock optimization report phase (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:04s; Memory used current: 271MB peak: 271MB)


Finished netlist restructuring (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:04s; Memory used current: 271MB peak: 271MB)



Clock Summary
******************

          Start                                                                Requested     Requested     Clock        Clock                    Clock
Level     Clock                                                                Frequency     Period        Type         Group                    Load 
------------------------------------------------------------------------------------------------------------------------------------------------------
0 -       coms_pclk                                                            100.0 MHz     10.000        declared     default_clkgroup         344  
                                                                                                                                                      
0 -       sys_clk                                                              50.0 MHz      20.000        declared     default_clkgroup         256  
                                                                                                                                                      
0 -       System                                                               1.0 MHz       1000.000      system       system_clkgroup          1    
                                                                                                                                                      
0 -       pll_50_400|clkout4_inferred_clock                                    1.0 MHz       1000.000      inferred     Inferred_clkgroup_1      1023 
                                                                                                                                                      
0 -       pll_50_400|clkout3_inferred_clock                                    1.0 MHz       1000.000      inferred     Inferred_clkgroup_0      876  
                                                                                                                                                      
0 -       video_pll|clkout0_inferred_clock                                     1.0 MHz       1000.000      inferred     Inferred_clkgroup_72     476  
                                                                                                                                                      
0 -       pll_50_400|clkout1_inferred_clock                                    1.0 MHz       1000.000      inferred     Inferred_clkgroup_2      147  
                                                                                                                                                      
0 -       video_pll|clkout1_inferred_clock                                     1.0 MHz       1000.000      inferred     Inferred_clkgroup_73     59   
                                                                                                                                                      
0 -       ipsl_phy_io_Z19_layer0|ioclk_01_inferred_clock                       1.0 MHz       1000.000      inferred     Inferred_clkgroup_5      19   
                                                                                                                                                      
0 -       ipsl_phy_io_Z19_layer0|dqs_ca_clk_r_03_inferred_clock                1.0 MHz       1000.000      inferred     Inferred_clkgroup_50     12   
                                                                                                                                                      
0 -       ipsl_phy_io_Z19_layer0|dqs_clkw_ca_03_inferred_clock                 1.0 MHz       1000.000      inferred     Inferred_clkgroup_52     12   
                                                                                                                                                      
0 -       ipsl_phy_io_Z19_layer0|dqs0_clk_r_inferred_clock                     1.0 MHz       1000.000      inferred     Inferred_clkgroup_11     10   
                                                                                                                                                      
0 -       ipsl_phy_io_Z19_layer0|dqs1_clk_r_inferred_clock                     1.0 MHz       1000.000      inferred     Inferred_clkgroup_38     10   
                                                                                                                                                      
0 -       ipsl_ddrphy_dll_update_ctrl|dll_update_n_inferred_clock              1.0 MHz       1000.000      inferred     Inferred_clkgroup_71     9    
                                                                                                                                                      
0 -       ipsl_phy_io_Z19_layer0|dqs_ca_clk_r_01_inferred_clock                1.0 MHz       1000.000      inferred     Inferred_clkgroup_25     9    
                                                                                                                                                      
0 -       ipsl_phy_io_Z19_layer0|dqs_clkw290_0_inferred_clock                  1.0 MHz       1000.000      inferred     Inferred_clkgroup_13     9    
                                                                                                                                                      
0 -       ipsl_phy_io_Z19_layer0|dqs_clkw290_1_inferred_clock                  1.0 MHz       1000.000      inferred     Inferred_clkgroup_39     9    
                                                                                                                                                      
0 -       ipsl_phy_io_Z19_layer0|dqs_clkw_ca_01_inferred_clock                 1.0 MHz       1000.000      inferred     Inferred_clkgroup_27     9    
                                                                                                                                                      
0 -       ipsl_phy_io_Z19_layer0|dqs_90_0_inferred_clock                       1.0 MHz       1000.000      inferred     Inferred_clkgroup_15     8    
                                                                                                                                                      
0 -       ipsl_phy_io_Z19_layer0|dqs_90_1_inferred_clock                       1.0 MHz       1000.000      inferred     Inferred_clkgroup_37     8    
                                                                                                                                                      
0 -       ipsl_phy_io_Z19_layer0|dqs_ca_clk_r_04_inferred_clock                1.0 MHz       1000.000      inferred     Inferred_clkgroup_64     5    
                                                                                                                                                      
0 -       ipsl_phy_io_Z19_layer0|dqs_clkw_ca_04_inferred_clock                 1.0 MHz       1000.000      inferred     Inferred_clkgroup_66     5    
                                                                                                                                                      
0 -       ipsl_phy_io_Z19_layer0|IOCLK_DIV_inferred_clock                      1.0 MHz       1000.000      inferred     Inferred_clkgroup_3      2    
                                                                                                                                                      
0 -       ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[3]              1.0 MHz       1000.000      inferred     Inferred_clkgroup_14     2    
                                                                                                                                                      
0 -       ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[4]              1.0 MHz       1000.000      inferred     Inferred_clkgroup_16     2    
                                                                                                                                                      
0 -       ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[5]              1.0 MHz       1000.000      inferred     Inferred_clkgroup_17     2    
                                                                                                                                                      
0 -       ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[6]              1.0 MHz       1000.000      inferred     Inferred_clkgroup_18     2    
                                                                                                                                                      
0 -       ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[7]              1.0 MHz       1000.000      inferred     Inferred_clkgroup_19     2    
                                                                                                                                                      
0 -       ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[10]             1.0 MHz       1000.000      inferred     Inferred_clkgroup_22     2    
                                                                                                                                                      
0 -       ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[11]             1.0 MHz       1000.000      inferred     Inferred_clkgroup_23     2    
                                                                                                                                                      
0 -       ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[12]             1.0 MHz       1000.000      inferred     Inferred_clkgroup_24     2    
                                                                                                                                                      
0 -       ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[27]             1.0 MHz       1000.000      inferred     Inferred_clkgroup_36     2    
                                                                                                                                                      
0 -       ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[28]             1.0 MHz       1000.000      inferred     Inferred_clkgroup_40     2    
                                                                                                                                                      
0 -       ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[29]             1.0 MHz       1000.000      inferred     Inferred_clkgroup_41     2    
                                                                                                                                                      
0 -       ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[32]             1.0 MHz       1000.000      inferred     Inferred_clkgroup_44     2    
                                                                                                                                                      
0 -       ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[33]             1.0 MHz       1000.000      inferred     Inferred_clkgroup_45     2    
                                                                                                                                                      
0 -       ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[34]             1.0 MHz       1000.000      inferred     Inferred_clkgroup_46     2    
                                                                                                                                                      
0 -       ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[35]             1.0 MHz       1000.000      inferred     Inferred_clkgroup_47     2    
                                                                                                                                                      
0 -       ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[36]             1.0 MHz       1000.000      inferred     Inferred_clkgroup_48     2    
                                                                                                                                                      
0 -       ipsl_phy_io_Z19_layer0|ioclk_02_inferred_clock                       1.0 MHz       1000.000      inferred     Inferred_clkgroup_9      2    
                                                                                                                                                      
0 -       ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[2]              1.0 MHz       1000.000      inferred     Inferred_clkgroup_12     1    
                                                                                                                                                      
0 -       ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[9]              1.0 MHz       1000.000      inferred     Inferred_clkgroup_20     1    
                                                                                                                                                      
0 -       ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[17]             1.0 MHz       1000.000      inferred     Inferred_clkgroup_26     1    
                                                                                                                                                      
0 -       ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[18]             1.0 MHz       1000.000      inferred     Inferred_clkgroup_28     1    
                                                                                                                                                      
0 -       ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[19]             1.0 MHz       1000.000      inferred     Inferred_clkgroup_29     1    
                                                                                                                                                      
0 -       ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[20]             1.0 MHz       1000.000      inferred     Inferred_clkgroup_30     1    
                                                                                                                                                      
0 -       ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[21]             1.0 MHz       1000.000      inferred     Inferred_clkgroup_31     1    
                                                                                                                                                      
0 -       ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[22]             1.0 MHz       1000.000      inferred     Inferred_clkgroup_32     1    
                                                                                                                                                      
0 -       ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[23]             1.0 MHz       1000.000      inferred     Inferred_clkgroup_33     1    
                                                                                                                                                      
0 -       ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[24]             1.0 MHz       1000.000      inferred     Inferred_clkgroup_34     1    
                                                                                                                                                      
0 -       ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[25]             1.0 MHz       1000.000      inferred     Inferred_clkgroup_35     1    
                                                                                                                                                      
0 -       ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[31]             1.0 MHz       1000.000      inferred     Inferred_clkgroup_42     1    
                                                                                                                                                      
0 -       ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[37]             1.0 MHz       1000.000      inferred     Inferred_clkgroup_49     1    
                                                                                                                                                      
0 -       ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[40]             1.0 MHz       1000.000      inferred     Inferred_clkgroup_51     1    
                                                                                                                                                      
0 -       ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[41]             1.0 MHz       1000.000      inferred     Inferred_clkgroup_53     1    
                                                                                                                                                      
0 -       ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[42]             1.0 MHz       1000.000      inferred     Inferred_clkgroup_54     1    
                                                                                                                                                      
0 -       ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[43]             1.0 MHz       1000.000      inferred     Inferred_clkgroup_55     1    
                                                                                                                                                      
0 -       ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[44]             1.0 MHz       1000.000      inferred     Inferred_clkgroup_56     1    
                                                                                                                                                      
0 -       ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[45]             1.0 MHz       1000.000      inferred     Inferred_clkgroup_57     1    
                                                                                                                                                      
0 -       ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[46]             1.0 MHz       1000.000      inferred     Inferred_clkgroup_58     1    
                                                                                                                                                      
0 -       ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[47]             1.0 MHz       1000.000      inferred     Inferred_clkgroup_59     1    
                                                                                                                                                      
0 -       ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[48]             1.0 MHz       1000.000      inferred     Inferred_clkgroup_60     1    
                                                                                                                                                      
0 -       ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[49]             1.0 MHz       1000.000      inferred     Inferred_clkgroup_61     1    
                                                                                                                                                      
0 -       ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[51]             1.0 MHz       1000.000      inferred     Inferred_clkgroup_62     1    
                                                                                                                                                      
0 -       ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[52]             1.0 MHz       1000.000      inferred     Inferred_clkgroup_63     1    
                                                                                                                                                      
0 -       ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[55]             1.0 MHz       1000.000      inferred     Inferred_clkgroup_65     1    
                                                                                                                                                      
0 -       ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[56]             1.0 MHz       1000.000      inferred     Inferred_clkgroup_67     1    
                                                                                                                                                      
0 -       ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[57]             1.0 MHz       1000.000      inferred     Inferred_clkgroup_68     1    
                                                                                                                                                      
0 -       ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[58]             1.0 MHz       1000.000      inferred     Inferred_clkgroup_69     1    
                                                                                                                                                      
0 -       ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[59]             1.0 MHz       1000.000      inferred     Inferred_clkgroup_70     1    
                                                                                                                                                      
0 -       ipsl_phy_io_Z19_layer0|buffer_dqs_clk_regional_inferred_clock[0]     1.0 MHz       1000.000      inferred     Inferred_clkgroup_4      1    
                                                                                                                                                      
0 -       ipsl_phy_io_Z19_layer0|buffer_dqs_clk_regional_inferred_clock[1]     1.0 MHz       1000.000      inferred     Inferred_clkgroup_6      1    
                                                                                                                                                      
0 -       ipsl_phy_io_Z19_layer0|buffer_dqs_clk_regional_inferred_clock[2]     1.0 MHz       1000.000      inferred     Inferred_clkgroup_7      1    
                                                                                                                                                      
0 -       ipsl_phy_io_Z19_layer0|buffer_dqs_clk_regional_inferred_clock[3]     1.0 MHz       1000.000      inferred     Inferred_clkgroup_8      1    
                                                                                                                                                      
0 -       ipsl_phy_io_Z19_layer0|buffer_dqs_clk_regional_inferred_clock[4]     1.0 MHz       1000.000      inferred     Inferred_clkgroup_10     1    
                                                                                                                                                      
0 -       ipsl_phy_io_Z19_layer0|dqs_clkw_0_inferred_clock                     1.0 MHz       1000.000      inferred     Inferred_clkgroup_21     1    
                                                                                                                                                      
0 -       ipsl_phy_io_Z19_layer0|dqs_clkw_1_inferred_clock                     1.0 MHz       1000.000      inferred     Inferred_clkgroup_43     1    
======================================================================================================================================================



Clock Load Summary
***********************

                                                                     Clock     Source                                                                                             Clock Pin                                                                                                  Non-clock Pin                                                                   Non-clock Pin
Clock                                                                Load      Pin                                                                                                Seq Example                                                                                                Seq Example                                                                     Comb Example 
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
coms_pclk                                                            344       cmos_pclk(port)                                                                                    frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.ASYN_CTRL\.wrptr2[10:0].C     -                                                                               -            
                                                                                                                                                                                                                                                                                                                                                                                          
sys_clk                                                              256       sys_clk(port)                                                                                      i2c_config_m0.lut_index[9:0].C                                                                             -                                                                               -            
                                                                                                                                                                                                                                                                                                                                                                                          
System                                                               1         -                                                                                                  u_ipsl_hmemc_top.u_ipsl_hmemc_ddrc_top.u_ddrc.ACLK_0                                                       -                                                                               -            
                                                                                                                                                                                                                                                                                                                                                                                          
pll_50_400|clkout4_inferred_clock                                    1023      u_ipsl_hmemc_top.u_pll_50_400.u_pll_e1.CLKOUT4(GTP_PLL_E1)                                         angle_data_latch[15:0].C                                                                                   -                                                                               -            
                                                                                                                                                                                                                                                                                                                                                                                          
pll_50_400|clkout3_inferred_clock                                    876       u_ipsl_hmemc_top.u_pll_50_400.u_pll_e1.CLKOUT3(GTP_PLL_E1)                                         tx_wr_en.C                                                                                                 -                                                                               -            
                                                                                                                                                                                                                                                                                                                                                                                          
video_pll|clkout0_inferred_clock                                     476       video_pll_m0.u_pll_e1.CLKOUT0(GTP_PLL_E1)                                                          frame_read_write_m0.read_buf.U_ipml_fifo_afifo_64i_16o_128.U_ipml_fifo_ctrl.ASYN_CTRL\.rwptr1[8:0].C       -                                                                               -            
                                                                                                                                                                                                                                                                                                                                                                                          
pll_50_400|clkout1_inferred_clock                                    147       u_ipsl_hmemc_top.u_pll_50_400.u_pll_e1.CLKOUT1(GTP_PLL_E1)                                         u_ipsl_hmemc_top.u_ipsl_hmemc_ddrc_top.u_ddrc.PCLK                                                         -                                                                               -            
                                                                                                                                                                                                                                                                                                                                                                                          
video_pll|clkout1_inferred_clock                                     59        video_pll_m0.u_pll_e1.CLKOUT1(GTP_PLL_E1)                                                          dvi_encoder_m0.serdes_4b_10to1_m0.gtp_ogddr0.SERCLK                                                        -                                                                               -            
                                                                                                                                                                                                                                                                                                                                                                                          
ipsl_phy_io_Z19_layer0|ioclk_01_inferred_clock                       19        u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.ioclkbuf01_dut.CLKOUT(GTP_IOCLKBUF)            u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.dqs0_dut.CLKA                                          -                                                                               -            
                                                                                                                                                                                                                                                                                                                                                                                          
ipsl_phy_io_Z19_layer0|dqs_ca_clk_r_03_inferred_clock                12        u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.dqs3_dut.RCLK(GTP_DDC_E1)                      u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr40_dut.SERCLK                                  -                                                                               -            
                                                                                                                                                                                                                                                                                                                                                                                          
ipsl_phy_io_Z19_layer0|dqs_clkw_ca_03_inferred_clock                 12        u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.dqs3_dut.WCLK(GTP_DDC_E1)                      u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr40_dut.OCLK                                    -                                                                               -            
                                                                                                                                                                                                                                                                                                                                                                                          
ipsl_phy_io_Z19_layer0|dqs0_clk_r_inferred_clock                     10        u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.dqs0_dut.RCLK(GTP_DDC_E1)                      u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr2_dut.SERCLK                                   -                                                                               -            
                                                                                                                                                                                                                                                                                                                                                                                          
ipsl_phy_io_Z19_layer0|dqs1_clk_r_inferred_clock                     10        u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.dqs2_dut.RCLK(GTP_DDC_E1)                      u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr27_dut.SERCLK                                  -                                                                               -            
                                                                                                                                                                                                                                                                                                                                                                                          
ipsl_ddrphy_dll_update_ctrl|dll_update_n_inferred_clock              9         u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ddrphy_dll_update_ctrl.dll_update_n.Q[0](dffr)             u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ddrphy_update_ctrl.last_dll_step[7:0].C                            u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.ddrphy_dut.DLL_UPDATE_N     -            
                                                                                                                                                                                                                                                                                                                                                                                          
ipsl_phy_io_Z19_layer0|dqs_ca_clk_r_01_inferred_clock                9         u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.dqs1_dut.RCLK(GTP_DDC_E1)                      u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr17_dut.SERCLK                                  -                                                                               -            
                                                                                                                                                                                                                                                                                                                                                                                          
ipsl_phy_io_Z19_layer0|dqs_clkw290_0_inferred_clock                  9         u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.dqs0_dut.WCLK_DELAY(GTP_DDC_E1)                u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr2_dut.OCLK                                     -                                                                               -            
                                                                                                                                                                                                                                                                                                                                                                                          
ipsl_phy_io_Z19_layer0|dqs_clkw290_1_inferred_clock                  9         u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.dqs2_dut.WCLK_DELAY(GTP_DDC_E1)                u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr27_dut.OCLK                                    -                                                                               -            
                                                                                                                                                                                                                                                                                                                                                                                          
ipsl_phy_io_Z19_layer0|dqs_clkw_ca_01_inferred_clock                 9         u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.dqs1_dut.WCLK(GTP_DDC_E1)                      u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr17_dut.OCLK                                    -                                                                               -            
                                                                                                                                                                                                                                                                                                                                                                                          
ipsl_phy_io_Z19_layer0|dqs_90_0_inferred_clock                       8         u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.dqs0_dut.DQSI_DELAY(GTP_DDC_E1)                u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_iddr3_dut.ICLK                                     -                                                                               -            
                                                                                                                                                                                                                                                                                                                                                                                          
ipsl_phy_io_Z19_layer0|dqs_90_1_inferred_clock                       8         u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.dqs2_dut.DQSI_DELAY(GTP_DDC_E1)                u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_iddr27_dut.ICLK                                    -                                                                               -            
                                                                                                                                                                                                                                                                                                                                                                                          
ipsl_phy_io_Z19_layer0|dqs_ca_clk_r_04_inferred_clock                5         u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.dqs4_dut.RCLK(GTP_DDC_E1)                      u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr55_dut.SERCLK                                  -                                                                               -            
                                                                                                                                                                                                                                                                                                                                                                                          
ipsl_phy_io_Z19_layer0|dqs_clkw_ca_04_inferred_clock                 5         u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.dqs4_dut.WCLK(GTP_DDC_E1)                      u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr55_dut.OCLK                                    -                                                                               -            
                                                                                                                                                                                                                                                                                                                                                                                          
ipsl_phy_io_Z19_layer0|IOCLK_DIV_inferred_clock                      2         u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.ioclkdiv_dut.CLKDIVOUT(GTP_IOCLKDIV)           u_ipsl_hmemc_top.u_ipsl_hmemc_ddrc_top.u_ddrc.CORE_DDRC_CORE_CLK                                           -                                                                               -            
                                                                                                                                                                                                                                                                                                                                                                                          
ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[3]              2         u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.ddrphy_dut.IOL_CLK_SYS[3](GTP_DDRPHY)          u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_iddr3_dut.RCLK                                     -                                                                               -            
                                                                                                                                                                                                                                                                                                                                                                                          
ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[4]              2         u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.ddrphy_dut.IOL_CLK_SYS[4](GTP_DDRPHY)          u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_iddr4_dut.RCLK                                     -                                                                               -            
                                                                                                                                                                                                                                                                                                                                                                                          
ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[5]              2         u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.ddrphy_dut.IOL_CLK_SYS[5](GTP_DDRPHY)          u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_iddr5_dut.RCLK                                     -                                                                               -            
                                                                                                                                                                                                                                                                                                                                                                                          
ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[6]              2         u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.ddrphy_dut.IOL_CLK_SYS[6](GTP_DDRPHY)          u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_iddr6_dut.RCLK                                     -                                                                               -            
                                                                                                                                                                                                                                                                                                                                                                                          
ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[7]              2         u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.ddrphy_dut.IOL_CLK_SYS[7](GTP_DDRPHY)          u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_iddr7_dut.RCLK                                     -                                                                               -            
                                                                                                                                                                                                                                                                                                                                                                                          
ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[10]             2         u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.ddrphy_dut.IOL_CLK_SYS[10](GTP_DDRPHY)         u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_iddr10_dut.RCLK                                    -                                                                               -            
                                                                                                                                                                                                                                                                                                                                                                                          
ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[11]             2         u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.ddrphy_dut.IOL_CLK_SYS[11](GTP_DDRPHY)         u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_iddr11_dut.RCLK                                    -                                                                               -            
                                                                                                                                                                                                                                                                                                                                                                                          
ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[12]             2         u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.ddrphy_dut.IOL_CLK_SYS[12](GTP_DDRPHY)         u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_iddr12_dut.RCLK                                    -                                                                               -            
                                                                                                                                                                                                                                                                                                                                                                                          
ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[27]             2         u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.ddrphy_dut.IOL_CLK_SYS[27](GTP_DDRPHY)         u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_iddr27_dut.RCLK                                    -                                                                               -            
                                                                                                                                                                                                                                                                                                                                                                                          
ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[28]             2         u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.ddrphy_dut.IOL_CLK_SYS[28](GTP_DDRPHY)         u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_iddr28_dut.RCLK                                    -                                                                               -            
                                                                                                                                                                                                                                                                                                                                                                                          
ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[29]             2         u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.ddrphy_dut.IOL_CLK_SYS[29](GTP_DDRPHY)         u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_iddr29_dut.RCLK                                    -                                                                               -            
                                                                                                                                                                                                                                                                                                                                                                                          
ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[32]             2         u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.ddrphy_dut.IOL_CLK_SYS[32](GTP_DDRPHY)         u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_iddr32_dut.RCLK                                    -                                                                               -            
                                                                                                                                                                                                                                                                                                                                                                                          
ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[33]             2         u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.ddrphy_dut.IOL_CLK_SYS[33](GTP_DDRPHY)         u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_iddr33_dut.RCLK                                    -                                                                               -            
                                                                                                                                                                                                                                                                                                                                                                                          
ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[34]             2         u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.ddrphy_dut.IOL_CLK_SYS[34](GTP_DDRPHY)         u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_iddr34_dut.RCLK                                    -                                                                               -            
                                                                                                                                                                                                                                                                                                                                                                                          
ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[35]             2         u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.ddrphy_dut.IOL_CLK_SYS[35](GTP_DDRPHY)         u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_iddr35_dut.RCLK                                    -                                                                               -            
                                                                                                                                                                                                                                                                                                                                                                                          
ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[36]             2         u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.ddrphy_dut.IOL_CLK_SYS[36](GTP_DDRPHY)         u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_iddr36_dut.RCLK                                    -                                                                               -            
                                                                                                                                                                                                                                                                                                                                                                                          
ipsl_phy_io_Z19_layer0|ioclk_02_inferred_clock                       2         u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.ioclkbuf02_dut.CLKOUT(GTP_IOCLKBUF)            u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.dqs3_dut.CLKA                                          -                                                                               -            
                                                                                                                                                                                                                                                                                                                                                                                          
ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[2]              1         u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.ddrphy_dut.IOL_CLK_SYS[2](GTP_DDRPHY)          u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr2_dut.RCLK                                     -                                                                               -            
                                                                                                                                                                                                                                                                                                                                                                                          
ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[9]              1         u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.ddrphy_dut.IOL_CLK_SYS[9](GTP_DDRPHY)          u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr9_dut.RCLK                                     -                                                                               -            
                                                                                                                                                                                                                                                                                                                                                                                          
ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[17]             1         u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.ddrphy_dut.IOL_CLK_SYS[17](GTP_DDRPHY)         u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr17_dut.RCLK                                    -                                                                               -            
                                                                                                                                                                                                                                                                                                                                                                                          
ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[18]             1         u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.ddrphy_dut.IOL_CLK_SYS[18](GTP_DDRPHY)         u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr18_dut.RCLK                                    -                                                                               -            
                                                                                                                                                                                                                                                                                                                                                                                          
ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[19]             1         u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.ddrphy_dut.IOL_CLK_SYS[19](GTP_DDRPHY)         u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr19_dut.RCLK                                    -                                                                               -            
                                                                                                                                                                                                                                                                                                                                                                                          
ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[20]             1         u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.ddrphy_dut.IOL_CLK_SYS[20](GTP_DDRPHY)         u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr20_dut.RCLK                                    -                                                                               -            
                                                                                                                                                                                                                                                                                                                                                                                          
ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[21]             1         u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.ddrphy_dut.IOL_CLK_SYS[21](GTP_DDRPHY)         u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr21_dut.RCLK                                    -                                                                               -            
                                                                                                                                                                                                                                                                                                                                                                                          
ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[22]             1         u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.ddrphy_dut.IOL_CLK_SYS[22](GTP_DDRPHY)         u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr22_dut.RCLK                                    -                                                                               -            
                                                                                                                                                                                                                                                                                                                                                                                          
ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[23]             1         u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.ddrphy_dut.IOL_CLK_SYS[23](GTP_DDRPHY)         u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr23_dut.RCLK                                    -                                                                               -            
                                                                                                                                                                                                                                                                                                                                                                                          
ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[24]             1         u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.ddrphy_dut.IOL_CLK_SYS[24](GTP_DDRPHY)         u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr24_dut.RCLK                                    -                                                                               -            
                                                                                                                                                                                                                                                                                                                                                                                          
ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[25]             1         u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.ddrphy_dut.IOL_CLK_SYS[25](GTP_DDRPHY)         u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr25_dut.RCLK                                    -                                                                               -            
                                                                                                                                                                                                                                                                                                                                                                                          
ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[31]             1         u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.ddrphy_dut.IOL_CLK_SYS[31](GTP_DDRPHY)         u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr31_dut.RCLK                                    -                                                                               -            
                                                                                                                                                                                                                                                                                                                                                                                          
ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[37]             1         u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.ddrphy_dut.IOL_CLK_SYS[37](GTP_DDRPHY)         u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr37_dut.RCLK                                    -                                                                               -            
                                                                                                                                                                                                                                                                                                                                                                                          
ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[40]             1         u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.ddrphy_dut.IOL_CLK_SYS[40](GTP_DDRPHY)         u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr40_dut.RCLK                                    -                                                                               -            
                                                                                                                                                                                                                                                                                                                                                                                          
ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[41]             1         u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.ddrphy_dut.IOL_CLK_SYS[41](GTP_DDRPHY)         u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr41_dut.RCLK                                    -                                                                               -            
                                                                                                                                                                                                                                                                                                                                                                                          
ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[42]             1         u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.ddrphy_dut.IOL_CLK_SYS[42](GTP_DDRPHY)         u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr42_dut.RCLK                                    -                                                                               -            
                                                                                                                                                                                                                                                                                                                                                                                          
ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[43]             1         u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.ddrphy_dut.IOL_CLK_SYS[43](GTP_DDRPHY)         u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr43_dut.RCLK                                    -                                                                               -            
                                                                                                                                                                                                                                                                                                                                                                                          
ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[44]             1         u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.ddrphy_dut.IOL_CLK_SYS[44](GTP_DDRPHY)         u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr44_dut.RCLK                                    -                                                                               -            
                                                                                                                                                                                                                                                                                                                                                                                          
ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[45]             1         u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.ddrphy_dut.IOL_CLK_SYS[45](GTP_DDRPHY)         u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr45_dut.RCLK                                    -                                                                               -            
                                                                                                                                                                                                                                                                                                                                                                                          
ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[46]             1         u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.ddrphy_dut.IOL_CLK_SYS[46](GTP_DDRPHY)         u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr46_dut.RCLK                                    -                                                                               -            
                                                                                                                                                                                                                                                                                                                                                                                          
ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[47]             1         u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.ddrphy_dut.IOL_CLK_SYS[47](GTP_DDRPHY)         u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr47_dut.RCLK                                    -                                                                               -            
                                                                                                                                                                                                                                                                                                                                                                                          
ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[48]             1         u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.ddrphy_dut.IOL_CLK_SYS[48](GTP_DDRPHY)         u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr48_dut.RCLK                                    -                                                                               -            
                                                                                                                                                                                                                                                                                                                                                                                          
ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[49]             1         u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.ddrphy_dut.IOL_CLK_SYS[49](GTP_DDRPHY)         u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr49_dut.RCLK                                    -                                                                               -            
                                                                                                                                                                                                                                                                                                                                                                                          
ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[51]             1         u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.ddrphy_dut.IOL_CLK_SYS[51](GTP_DDRPHY)         u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr51_dut.RCLK                                    -                                                                               -            
                                                                                                                                                                                                                                                                                                                                                                                          
ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[52]             1         u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.ddrphy_dut.IOL_CLK_SYS[52](GTP_DDRPHY)         u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr52_dut.RCLK                                    -                                                                               -            
                                                                                                                                                                                                                                                                                                                                                                                          
ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[55]             1         u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.ddrphy_dut.IOL_CLK_SYS[55](GTP_DDRPHY)         u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr55_dut.RCLK                                    -                                                                               -            
                                                                                                                                                                                                                                                                                                                                                                                          
ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[56]             1         u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.ddrphy_dut.IOL_CLK_SYS[56](GTP_DDRPHY)         u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr56_dut.RCLK                                    -                                                                               -            
                                                                                                                                                                                                                                                                                                                                                                                          
ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[57]             1         u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.ddrphy_dut.IOL_CLK_SYS[57](GTP_DDRPHY)         u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr57_dut.RCLK                                    -                                                                               -            
                                                                                                                                                                                                                                                                                                                                                                                          
ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[58]             1         u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.ddrphy_dut.IOL_CLK_SYS[58](GTP_DDRPHY)         u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr58_dut.RCLK                                    -                                                                               -            
                                                                                                                                                                                                                                                                                                                                                                                          
ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[59]             1         u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.ddrphy_dut.IOL_CLK_SYS[59](GTP_DDRPHY)         u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr59_dut.RCLK                                    -                                                                               -            
                                                                                                                                                                                                                                                                                                                                                                                          
ipsl_phy_io_Z19_layer0|buffer_dqs_clk_regional_inferred_clock[0]     1         u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.ddrphy_dut.DQS_CLK_REGIONAL[0](GTP_DDRPHY)     u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.dqs0_dut.CLKB                                          -                                                                               -            
                                                                                                                                                                                                                                                                                                                                                                                          
ipsl_phy_io_Z19_layer0|buffer_dqs_clk_regional_inferred_clock[1]     1         u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.ddrphy_dut.DQS_CLK_REGIONAL[1](GTP_DDRPHY)     u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.dqs1_dut.CLKB                                          -                                                                               -            
                                                                                                                                                                                                                                                                                                                                                                                          
ipsl_phy_io_Z19_layer0|buffer_dqs_clk_regional_inferred_clock[2]     1         u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.ddrphy_dut.DQS_CLK_REGIONAL[2](GTP_DDRPHY)     u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.dqs2_dut.CLKB                                          -                                                                               -            
                                                                                                                                                                                                                                                                                                                                                                                          
ipsl_phy_io_Z19_layer0|buffer_dqs_clk_regional_inferred_clock[3]     1         u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.ddrphy_dut.DQS_CLK_REGIONAL[3](GTP_DDRPHY)     u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.dqs3_dut.CLKB                                          -                                                                               -            
                                                                                                                                                                                                                                                                                                                                                                                          
ipsl_phy_io_Z19_layer0|buffer_dqs_clk_regional_inferred_clock[4]     1         u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.ddrphy_dut.DQS_CLK_REGIONAL[4](GTP_DDRPHY)     u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.dqs4_dut.CLKB                                          -                                                                               -            
                                                                                                                                                                                                                                                                                                                                                                                          
ipsl_phy_io_Z19_layer0|dqs_clkw_0_inferred_clock                     1         u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.dqs0_dut.WCLK(GTP_DDC_E1)                      u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr9_dut.OCLK                                     -                                                                               -            
                                                                                                                                                                                                                                                                                                                                                                                          
ipsl_phy_io_Z19_layer0|dqs_clkw_1_inferred_clock                     1         u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.dqs2_dut.WCLK(GTP_DDC_E1)                      u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr31_dut.OCLK                                    -                                                                               -            
==========================================================================================================================================================================================================================================================================================================================================================================================

@W: MT531 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\ddr3\rtl\ipsl_hmemc_ddrc_top.v":337:9:337:14|Found signal identified as System clock which controls 1 sequential elements including u_ipsl_hmemc_top.u_ipsl_hmemc_ddrc_top.u_ddrc.  Using this clock, which has no specified timing constraint, can prevent conversion of gated or generated clocks and can adversely impact design performance. 
@W: MT529 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\afifo_8in8out\rtl\ipm_distributed_sdpram_v1_2_afifo_8in8out.v":82:4:82:9|Found inferred clock pll_50_400|clkout3_inferred_clock which controls 876 sequential elements including usart_tx_rx.tx_fifo.u_ipm_distributed_fifo_afifo_8in8out.ipm_distributed_sdpram_afifo_8in8out.mem[7:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\apm_multi_add_s16\rtl\ipml_multadd_v1_1.v":904:8:904:16|Found inferred clock pll_50_400|clkout4_inferred_clock which controls 1023 sequential elements including gen_raotation_addr.col_APM_multi_add_s16.u_ipml_multadd_v1_1.multadd_0. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\ddr3\rtl\ipsl_ddrphy_reset_ctrl.v":52:0:52:5|Found inferred clock pll_50_400|clkout1_inferred_clock which controls 147 sequential elements including u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_ddrphy_reset_ctrl.state[10]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\ddr3\rtl\ipsl_phy_io.v":960:6:960:15|Found inferred clock ipsl_phy_io_Z19_layer0|IOCLK_DIV_inferred_clock which controls 2 sequential elements including u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.ddrphy_dut. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\ddr3\rtl\ipsl_phy_io.v":1134:5:1134:12|Found inferred clock ipsl_phy_io_Z19_layer0|buffer_dqs_clk_regional_inferred_clock[0] which controls 1 sequential elements including u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.dqs0_dut. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\ddr3\rtl\ipsl_phy_io.v":1956:12:1956:25|Found inferred clock ipsl_phy_io_Z19_layer0|ioclk_01_inferred_clock which controls 19 sequential elements including u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_iddr36_dut. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\ddr3\rtl\ipsl_phy_io.v":1171:13:1171:20|Found inferred clock ipsl_phy_io_Z19_layer0|buffer_dqs_clk_regional_inferred_clock[1] which controls 1 sequential elements including u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.dqs1_dut. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\ddr3\rtl\ipsl_phy_io.v":1211:6:1211:13|Found inferred clock ipsl_phy_io_Z19_layer0|buffer_dqs_clk_regional_inferred_clock[2] which controls 1 sequential elements including u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.dqs2_dut. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\ddr3\rtl\ipsl_phy_io.v":1248:13:1248:20|Found inferred clock ipsl_phy_io_Z19_layer0|buffer_dqs_clk_regional_inferred_clock[3] which controls 1 sequential elements including u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.dqs3_dut. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\ddr3\rtl\ipsl_phy_io.v":1285:13:1285:20|Found inferred clock ipsl_phy_io_Z19_layer0|ioclk_02_inferred_clock which controls 2 sequential elements including u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.dqs4_dut. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\ddr3\rtl\ipsl_phy_io.v":1285:13:1285:20|Found inferred clock ipsl_phy_io_Z19_layer0|buffer_dqs_clk_regional_inferred_clock[4] which controls 1 sequential elements including u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.dqs4_dut. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\ddr3\rtl\ipsl_phy_io.v":1597:12:1597:25|Found inferred clock ipsl_phy_io_Z19_layer0|dqs0_clk_r_inferred_clock which controls 10 sequential elements including u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr12_dut. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\ddr3\rtl\ipsl_phy_io.v":1332:12:1332:24|Found inferred clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[2] which controls 1 sequential elements including u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr2_dut. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\ddr3\rtl\ipsl_phy_io.v":1597:12:1597:25|Found inferred clock ipsl_phy_io_Z19_layer0|dqs_clkw290_0_inferred_clock which controls 9 sequential elements including u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr12_dut. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\ddr3\rtl\ipsl_phy_io.v":1363:12:1363:24|Found inferred clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[3] which controls 2 sequential elements including u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr3_dut. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\ddr3\rtl\ipsl_phy_io.v":1586:12:1586:25|Found inferred clock ipsl_phy_io_Z19_layer0|dqs_90_0_inferred_clock which controls 8 sequential elements including u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_iddr12_dut. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\ddr3\rtl\ipsl_phy_io.v":1395:12:1395:24|Found inferred clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[4] which controls 2 sequential elements including u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr4_dut. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\ddr3\rtl\ipsl_phy_io.v":1426:12:1426:24|Found inferred clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[5] which controls 2 sequential elements including u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr5_dut. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\ddr3\rtl\ipsl_phy_io.v":1458:12:1458:24|Found inferred clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[6] which controls 2 sequential elements including u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr6_dut. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\ddr3\rtl\ipsl_phy_io.v":1489:12:1489:24|Found inferred clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[7] which controls 2 sequential elements including u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr7_dut. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\ddr3\rtl\ipsl_phy_io.v":1502:12:1502:24|Found inferred clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[9] which controls 1 sequential elements including u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr9_dut. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\ddr3\rtl\ipsl_phy_io.v":1502:12:1502:24|Found inferred clock ipsl_phy_io_Z19_layer0|dqs_clkw_0_inferred_clock which controls 1 sequential elements including u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr9_dut. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\ddr3\rtl\ipsl_phy_io.v":1534:12:1534:25|Found inferred clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[10] which controls 2 sequential elements including u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr10_dut. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\ddr3\rtl\ipsl_phy_io.v":1565:12:1565:25|Found inferred clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[11] which controls 2 sequential elements including u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr11_dut. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\ddr3\rtl\ipsl_phy_io.v":1597:12:1597:25|Found inferred clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[12] which controls 2 sequential elements including u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr12_dut. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\ddr3\rtl\ipsl_phy_io.v":1700:12:1700:25|Found inferred clock ipsl_phy_io_Z19_layer0|dqs_ca_clk_r_01_inferred_clock which controls 9 sequential elements including u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr25_dut. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\ddr3\rtl\ipsl_phy_io.v":1609:12:1609:25|Found inferred clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[17] which controls 1 sequential elements including u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr17_dut. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\ddr3\rtl\ipsl_phy_io.v":1700:12:1700:25|Found inferred clock ipsl_phy_io_Z19_layer0|dqs_clkw_ca_01_inferred_clock which controls 9 sequential elements including u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr25_dut. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\ddr3\rtl\ipsl_phy_io.v":1621:12:1621:25|Found inferred clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[18] which controls 1 sequential elements including u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr18_dut. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\ddr3\rtl\ipsl_phy_io.v":1632:12:1632:25|Found inferred clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[19] which controls 1 sequential elements including u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr19_dut. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\ddr3\rtl\ipsl_phy_io.v":1644:12:1644:25|Found inferred clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[20] which controls 1 sequential elements including u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr20_dut. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\ddr3\rtl\ipsl_phy_io.v":1655:12:1655:25|Found inferred clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[21] which controls 1 sequential elements including u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr21_dut. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\ddr3\rtl\ipsl_phy_io.v":1666:12:1666:25|Found inferred clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[22] which controls 1 sequential elements including u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr22_dut. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\ddr3\rtl\ipsl_phy_io.v":1677:12:1677:25|Found inferred clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[23] which controls 1 sequential elements including u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr23_dut. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\ddr3\rtl\ipsl_phy_io.v":1689:12:1689:25|Found inferred clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[24] which controls 1 sequential elements including u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr24_dut. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\ddr3\rtl\ipsl_phy_io.v":1700:12:1700:25|Found inferred clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[25] which controls 1 sequential elements including u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr25_dut. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\ddr3\rtl\ipsl_phy_io.v":1733:12:1733:25|Found inferred clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[27] which controls 2 sequential elements including u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr27_dut. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\ddr3\rtl\ipsl_phy_io.v":1956:12:1956:25|Found inferred clock ipsl_phy_io_Z19_layer0|dqs_90_1_inferred_clock which controls 8 sequential elements including u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_iddr36_dut. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\ddr3\rtl\ipsl_phy_io.v":1978:12:1978:25|Found inferred clock ipsl_phy_io_Z19_layer0|dqs1_clk_r_inferred_clock which controls 10 sequential elements including u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr37_dut. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\ddr3\rtl\ipsl_phy_io.v":1978:12:1978:25|Found inferred clock ipsl_phy_io_Z19_layer0|dqs_clkw290_1_inferred_clock which controls 9 sequential elements including u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr37_dut. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\ddr3\rtl\ipsl_phy_io.v":1765:12:1765:25|Found inferred clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[28] which controls 2 sequential elements including u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr28_dut. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\ddr3\rtl\ipsl_phy_io.v":1796:12:1796:25|Found inferred clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[29] which controls 2 sequential elements including u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr29_dut. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\ddr3\rtl\ipsl_phy_io.v":1809:12:1809:25|Found inferred clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[31] which controls 1 sequential elements including u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr31_dut. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\ddr3\rtl\ipsl_phy_io.v":1809:12:1809:25|Found inferred clock ipsl_phy_io_Z19_layer0|dqs_clkw_1_inferred_clock which controls 1 sequential elements including u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr31_dut. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\ddr3\rtl\ipsl_phy_io.v":1841:12:1841:25|Found inferred clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[32] which controls 2 sequential elements including u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr32_dut. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\ddr3\rtl\ipsl_phy_io.v":1872:12:1872:25|Found inferred clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[33] which controls 2 sequential elements including u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr33_dut. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\ddr3\rtl\ipsl_phy_io.v":1904:12:1904:25|Found inferred clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[34] which controls 2 sequential elements including u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr34_dut. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\ddr3\rtl\ipsl_phy_io.v":1935:12:1935:25|Found inferred clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[35] which controls 2 sequential elements including u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr35_dut. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\ddr3\rtl\ipsl_phy_io.v":1967:12:1967:25|Found inferred clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[36] which controls 2 sequential elements including u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr36_dut. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\ddr3\rtl\ipsl_phy_io.v":1978:12:1978:25|Found inferred clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[37] which controls 1 sequential elements including u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr37_dut. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\ddr3\rtl\ipsl_phy_io.v":2126:12:2126:25|Found inferred clock ipsl_phy_io_Z19_layer0|dqs_ca_clk_r_03_inferred_clock which controls 12 sequential elements including u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr52_dut. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\ddr3\rtl\ipsl_phy_io.v":1993:12:1993:25|Found inferred clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[40] which controls 1 sequential elements including u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr40_dut. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\ddr3\rtl\ipsl_phy_io.v":2126:12:2126:25|Found inferred clock ipsl_phy_io_Z19_layer0|dqs_clkw_ca_03_inferred_clock which controls 12 sequential elements including u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr52_dut. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\ddr3\rtl\ipsl_phy_io.v":2006:12:2006:25|Found inferred clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[41] which controls 1 sequential elements including u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr41_dut. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\ddr3\rtl\ipsl_phy_io.v":2020:12:2020:25|Found inferred clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[42] which controls 1 sequential elements including u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr42_dut. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\ddr3\rtl\ipsl_phy_io.v":2031:12:2031:25|Found inferred clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[43] which controls 1 sequential elements including u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr43_dut. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\ddr3\rtl\ipsl_phy_io.v":2045:12:2045:25|Found inferred clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[44] which controls 1 sequential elements including u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr44_dut. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\ddr3\rtl\ipsl_phy_io.v":2056:12:2056:25|Found inferred clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[45] which controls 1 sequential elements including u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr45_dut. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\ddr3\rtl\ipsl_phy_io.v":2068:12:2068:25|Found inferred clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[46] which controls 1 sequential elements including u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr46_dut. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\ddr3\rtl\ipsl_phy_io.v":2078:12:2078:25|Found inferred clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[47] which controls 1 sequential elements including u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr47_dut. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\ddr3\rtl\ipsl_phy_io.v":2090:12:2090:25|Found inferred clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[48] which controls 1 sequential elements including u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr48_dut. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\ddr3\rtl\ipsl_phy_io.v":2101:12:2101:25|Found inferred clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[49] which controls 1 sequential elements including u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr49_dut. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\ddr3\rtl\ipsl_phy_io.v":2114:12:2114:25|Found inferred clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[51] which controls 1 sequential elements including u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr51_dut. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\ddr3\rtl\ipsl_phy_io.v":2126:12:2126:25|Found inferred clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[52] which controls 1 sequential elements including u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr52_dut. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\ddr3\rtl\ipsl_phy_io.v":2187:12:2187:25|Found inferred clock ipsl_phy_io_Z19_layer0|dqs_ca_clk_r_04_inferred_clock which controls 5 sequential elements including u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr59_dut. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\ddr3\rtl\ipsl_phy_io.v":2140:12:2140:25|Found inferred clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[55] which controls 1 sequential elements including u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr55_dut. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\ddr3\rtl\ipsl_phy_io.v":2187:12:2187:25|Found inferred clock ipsl_phy_io_Z19_layer0|dqs_clkw_ca_04_inferred_clock which controls 5 sequential elements including u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr59_dut. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\ddr3\rtl\ipsl_phy_io.v":2152:12:2152:25|Found inferred clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[56] which controls 1 sequential elements including u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr56_dut. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\ddr3\rtl\ipsl_phy_io.v":2162:12:2162:25|Found inferred clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[57] which controls 1 sequential elements including u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr57_dut. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\ddr3\rtl\ipsl_phy_io.v":2174:12:2174:25|Found inferred clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[58] which controls 1 sequential elements including u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr58_dut. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\ddr3\rtl\ipsl_phy_io.v":2187:12:2187:25|Found inferred clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[59] which controls 1 sequential elements including u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr59_dut. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\ddr3\rtl\ipsl_ddrphy_update_ctrl.v":54:0:54:5|Found inferred clock ipsl_ddrphy_dll_update_ctrl|dll_update_n_inferred_clock which controls 9 sequential elements including u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ddrphy_update_ctrl.last_dll_step[7:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\source\test\binary2bcd.v":25:0:25:5|Found inferred clock video_pll|clkout0_inferred_clock which controls 476 sequential elements including osd_display_angle.Binary2BCD_m0.outData[11:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\source\dvi_tx\serdes_4b_10to1.v":48:0:48:5|Found inferred clock video_pll|clkout1_inferred_clock which controls 59 sequential elements including dvi_encoder_m0.serdes_4b_10to1_m0.TMDS_mod5[2:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

ICG Latch Removal Summary:
Number of ICG latches removed: 0
Number of ICG latches not removed:	0


@S |Clock Optimization Summary



#### START OF PREMAP CLOCK OPTIMIZATION REPORT #####[

2 non-gated/non-generated clock tree(s) driving 533 clock pin(s) of sequential element(s)
87 gated/generated clock tree(s) driving 2793 clock pin(s) of sequential element(s)
0 instances converted, 2793 sequential instances remain driven by gated/generated clocks

========================================= Non-Gated/Non-Generated Clocks =========================================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance                           
------------------------------------------------------------------------------------------------------------------
@KP:ckid0_145     cmos_pclk           port                   284        cmos_write_req_gen_m0.read_addr_index[1:0]
@KP:ckid0_146     sys_clk             port                   249        i2c_config_m0.state[1]                    
==================================================================================================================
======================================================================================================================== Gated/Generated Clocks ========================================================================================================================
Clock Tree ID     Driving Element                                                                        Drive Element Type     Unconverted Fanout     Sample Instance                                                                   Explanation                    
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
@KP:ckid0_1       u_ipsl_hmemc_top.u_pll_50_400.u_pll_e1.CLKOUT1                                         GTP_PLL_E1             147                    u_ipsl_hmemc_top.u_ipsl_hmemc_ddrc_top.u_ddrc                                     Black box on clock path        
@KP:ckid0_2       u_ipsl_hmemc_top.aclk_0.O[0]                                                           variable               1                      u_ipsl_hmemc_top.u_ipsl_hmemc_ddrc_top.u_ddrc                                     Black box on clock path        
@KP:ckid0_4       u_ipsl_hmemc_top.u_pll_50_400.u_pll_e1.CLKOUT3                                         GTP_PLL_E1             869                    tx_wr_cnt[1]                                                                      Black box on clock path        
@KP:ckid0_6       u_ipsl_hmemc_top.u_pll_50_400.u_pll_e1.CLKOUT4                                         GTP_PLL_E1             1023                   angle_data_latch[15:0]                                                            Black box on clock path        
@KP:ckid0_8       u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.ioclkdiv_dut.CLKDIVOUT             GTP_IOCLKDIV           2                      u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.ddrphy_dut                    Black box on clock path        
@KP:ckid0_9       u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.dqs4_dut.WCLK                      GTP_DDC_E1             5                      u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr59_dut                Clock source is invalid for GCC
@KP:ckid0_11      u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.ddrphy_dut.IOL_CLK_SYS[59]         GTP_DDRPHY             1                      u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr59_dut                Clock source is invalid for GCC
@KP:ckid0_13      u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.dqs4_dut.RCLK                      GTP_DDC_E1             5                      u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr59_dut                Clock source is invalid for GCC
@KP:ckid0_15      u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.ddrphy_dut.IOL_CLK_SYS[58]         GTP_DDRPHY             1                      u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr58_dut                Clock source is invalid for GCC
@KP:ckid0_17      u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.ddrphy_dut.IOL_CLK_SYS[57]         GTP_DDRPHY             1                      u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr57_dut                Clock source is invalid for GCC
@KP:ckid0_19      u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.ddrphy_dut.IOL_CLK_SYS[56]         GTP_DDRPHY             1                      u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr56_dut                Clock source is invalid for GCC
@KP:ckid0_21      u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.ddrphy_dut.IOL_CLK_SYS[55]         GTP_DDRPHY             1                      u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr55_dut                Clock source is invalid for GCC
@KP:ckid0_23      u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.dqs3_dut.WCLK                      GTP_DDC_E1             12                     u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr52_dut                Clock source is invalid for GCC
@KP:ckid0_25      u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.ddrphy_dut.IOL_CLK_SYS[52]         GTP_DDRPHY             1                      u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr52_dut                Clock source is invalid for GCC
@KP:ckid0_27      u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.dqs3_dut.RCLK                      GTP_DDC_E1             12                     u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr52_dut                Clock source is invalid for GCC
@KP:ckid0_29      u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.ddrphy_dut.IOL_CLK_SYS[51]         GTP_DDRPHY             1                      u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr51_dut                Clock source is invalid for GCC
@KP:ckid0_31      u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.ddrphy_dut.IOL_CLK_SYS[49]         GTP_DDRPHY             1                      u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr49_dut                Clock source is invalid for GCC
@KP:ckid0_33      u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.ddrphy_dut.IOL_CLK_SYS[48]         GTP_DDRPHY             1                      u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr48_dut                Clock source is invalid for GCC
@KP:ckid0_35      u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.ddrphy_dut.IOL_CLK_SYS[47]         GTP_DDRPHY             1                      u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr47_dut                Clock source is invalid for GCC
@KP:ckid0_37      u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.ddrphy_dut.IOL_CLK_SYS[46]         GTP_DDRPHY             1                      u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr46_dut                Clock source is invalid for GCC
@KP:ckid0_39      u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.ddrphy_dut.IOL_CLK_SYS[45]         GTP_DDRPHY             1                      u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr45_dut                Clock source is invalid for GCC
@KP:ckid0_41      u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.ddrphy_dut.IOL_CLK_SYS[44]         GTP_DDRPHY             1                      u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr44_dut                Clock source is invalid for GCC
@KP:ckid0_43      u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.ddrphy_dut.IOL_CLK_SYS[43]         GTP_DDRPHY             1                      u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr43_dut                Clock source is invalid for GCC
@KP:ckid0_45      u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.ddrphy_dut.IOL_CLK_SYS[42]         GTP_DDRPHY             1                      u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr42_dut                Clock source is invalid for GCC
@KP:ckid0_47      u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.ddrphy_dut.IOL_CLK_SYS[41]         GTP_DDRPHY             1                      u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr41_dut                Clock source is invalid for GCC
@KP:ckid0_49      u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.ddrphy_dut.IOL_CLK_SYS[40]         GTP_DDRPHY             1                      u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr40_dut                Clock source is invalid for GCC
@KP:ckid0_51      u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.dqs2_dut.WCLK_DELAY                GTP_DDC_E1             9                      u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr37_dut                Clock source is invalid for GCC
@KP:ckid0_53      u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.ddrphy_dut.IOL_CLK_SYS[37]         GTP_DDRPHY             1                      u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr37_dut                Clock source is invalid for GCC
@KP:ckid0_55      u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.dqs2_dut.RCLK                      GTP_DDC_E1             10                     u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr37_dut                Clock source is invalid for GCC
@KP:ckid0_57      u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.ddrphy_dut.IOL_CLK_SYS[36]         GTP_DDRPHY             2                      u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr36_dut                Clock source is invalid for GCC
@KP:ckid0_59      u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.ioclkbuf01_dut.CLKOUT              GTP_IOCLKBUF           19                     u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_iddr36_dut                Black box on clock path        
@KP:ckid0_60      u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.dqs2_dut.DQSI_DELAY                GTP_DDC_E1             8                      u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_iddr36_dut                Black box on clock path        
@KP:ckid0_62      u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.ddrphy_dut.IOL_CLK_SYS[35]         GTP_DDRPHY             2                      u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr35_dut                Clock source is invalid for GCC
@KP:ckid0_64      u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.ddrphy_dut.IOL_CLK_SYS[34]         GTP_DDRPHY             2                      u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr34_dut                Clock source is invalid for GCC
@KP:ckid0_66      u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.ddrphy_dut.IOL_CLK_SYS[33]         GTP_DDRPHY             2                      u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr33_dut                Clock source is invalid for GCC
@KP:ckid0_68      u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.ddrphy_dut.IOL_CLK_SYS[32]         GTP_DDRPHY             2                      u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr32_dut                Clock source is invalid for GCC
@KP:ckid0_70      u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.dqs2_dut.WCLK                      GTP_DDC_E1             1                      u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr31_dut                Clock source is invalid for GCC
@KP:ckid0_72      u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.ddrphy_dut.IOL_CLK_SYS[31]         GTP_DDRPHY             1                      u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr31_dut                Clock source is invalid for GCC
@KP:ckid0_74      u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.ddrphy_dut.IOL_CLK_SYS[29]         GTP_DDRPHY             2                      u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr29_dut                Clock source is invalid for GCC
@KP:ckid0_76      u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.ddrphy_dut.IOL_CLK_SYS[28]         GTP_DDRPHY             2                      u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr28_dut                Clock source is invalid for GCC
@KP:ckid0_78      u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.ddrphy_dut.IOL_CLK_SYS[27]         GTP_DDRPHY             2                      u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr27_dut                Clock source is invalid for GCC
@KP:ckid0_80      u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.dqs1_dut.WCLK                      GTP_DDC_E1             9                      u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr25_dut                Clock source is invalid for GCC
@KP:ckid0_82      u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.ddrphy_dut.IOL_CLK_SYS[25]         GTP_DDRPHY             1                      u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr25_dut                Clock source is invalid for GCC
@KP:ckid0_84      u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.dqs1_dut.RCLK                      GTP_DDC_E1             9                      u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr25_dut                Clock source is invalid for GCC
@KP:ckid0_86      u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.ddrphy_dut.IOL_CLK_SYS[24]         GTP_DDRPHY             1                      u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr24_dut                Clock source is invalid for GCC
@KP:ckid0_88      u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.ddrphy_dut.IOL_CLK_SYS[23]         GTP_DDRPHY             1                      u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr23_dut                Clock source is invalid for GCC
@KP:ckid0_90      u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.ddrphy_dut.IOL_CLK_SYS[22]         GTP_DDRPHY             1                      u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr22_dut                Clock source is invalid for GCC
@KP:ckid0_92      u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.ddrphy_dut.IOL_CLK_SYS[21]         GTP_DDRPHY             1                      u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr21_dut                Clock source is invalid for GCC
@KP:ckid0_94      u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.ddrphy_dut.IOL_CLK_SYS[20]         GTP_DDRPHY             1                      u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr20_dut                Clock source is invalid for GCC
@KP:ckid0_96      u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.ddrphy_dut.IOL_CLK_SYS[19]         GTP_DDRPHY             1                      u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr19_dut                Clock source is invalid for GCC
@KP:ckid0_98      u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.ddrphy_dut.IOL_CLK_SYS[18]         GTP_DDRPHY             1                      u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr18_dut                Clock source is invalid for GCC
@KP:ckid0_100     u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.ddrphy_dut.IOL_CLK_SYS[17]         GTP_DDRPHY             1                      u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr17_dut                Clock source is invalid for GCC
@KP:ckid0_102     u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.dqs0_dut.WCLK_DELAY                GTP_DDC_E1             9                      u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr12_dut                Clock source is invalid for GCC
@KP:ckid0_104     u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.ddrphy_dut.IOL_CLK_SYS[12]         GTP_DDRPHY             2                      u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr12_dut                Clock source is invalid for GCC
@KP:ckid0_106     u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.dqs0_dut.RCLK                      GTP_DDC_E1             10                     u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr12_dut                Clock source is invalid for GCC
@KP:ckid0_108     u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.dqs0_dut.DQSI_DELAY                GTP_DDC_E1             8                      u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_iddr12_dut                Black box on clock path        
@KP:ckid0_110     u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.ddrphy_dut.IOL_CLK_SYS[11]         GTP_DDRPHY             2                      u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr11_dut                Clock source is invalid for GCC
@KP:ckid0_112     u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.ddrphy_dut.IOL_CLK_SYS[10]         GTP_DDRPHY             2                      u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr10_dut                Clock source is invalid for GCC
@KP:ckid0_114     u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.dqs0_dut.WCLK                      GTP_DDC_E1             1                      u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr9_dut                 Clock source is invalid for GCC
@KP:ckid0_116     u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.ddrphy_dut.IOL_CLK_SYS[9]          GTP_DDRPHY             1                      u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr9_dut                 Clock source is invalid for GCC
@KP:ckid0_118     u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.ddrphy_dut.IOL_CLK_SYS[7]          GTP_DDRPHY             2                      u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr7_dut                 Clock source is invalid for GCC
@KP:ckid0_120     u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.ddrphy_dut.IOL_CLK_SYS[6]          GTP_DDRPHY             2                      u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr6_dut                 Clock source is invalid for GCC
@KP:ckid0_122     u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.ddrphy_dut.IOL_CLK_SYS[5]          GTP_DDRPHY             2                      u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr5_dut                 Clock source is invalid for GCC
@KP:ckid0_124     u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.ddrphy_dut.IOL_CLK_SYS[4]          GTP_DDRPHY             2                      u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr4_dut                 Clock source is invalid for GCC
@KP:ckid0_126     u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.ddrphy_dut.IOL_CLK_SYS[3]          GTP_DDRPHY             2                      u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr3_dut                 Clock source is invalid for GCC
@KP:ckid0_128     u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.ddrphy_dut.IOL_CLK_SYS[2]          GTP_DDRPHY             1                      u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr2_dut                 Clock source is invalid for GCC
@KP:ckid0_130     u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.ioclkbuf02_dut.CLKOUT              GTP_IOCLKBUF           2                      u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.dqs4_dut                      Black box on clock path        
@KP:ckid0_131     u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.ddrphy_dut.DQS_CLK_REGIONAL[4]     GTP_DDRPHY             1                      u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.dqs4_dut                      Black box on clock path        
@KP:ckid0_133     u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.ddrphy_dut.DQS_CLK_REGIONAL[3]     GTP_DDRPHY             1                      u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.dqs3_dut                      Black box on clock path        
@KP:ckid0_135     u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.ddrphy_dut.DQS_CLK_REGIONAL[2]     GTP_DDRPHY             1                      u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.dqs2_dut                      Black box on clock path        
@KP:ckid0_137     u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.ddrphy_dut.DQS_CLK_REGIONAL[1]     GTP_DDRPHY             1                      u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.dqs1_dut                      Black box on clock path        
@KP:ckid0_139     u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.ddrphy_dut.DQS_CLK_REGIONAL[0]     GTP_DDRPHY             1                      u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.dqs0_dut                      Black box on clock path        
@KP:ckid0_141     u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ddrphy_dll_update_ctrl.dll_update_n.Q[0]       dffr                   8                      u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ddrphy_update_ctrl.last_dll_step[7:0]     Clock source is invalid for GCC
@KP:ckid0_144     video_pll_m0.u_pll_e1.CLKOUT0                                                          GTP_PLL_E1             476                    video_timing_data_m0.read_req                                                     Black box on clock path        
@KP:ckid0_147     video_pll_m0.u_pll_e1.CLKOUT1                                                          GTP_PLL_E1             59                     dvi_encoder_m0.serdes_4b_10to1_m0.TMDS_mod5[2:0]                                  Black box on clock path        
@KP:ckid0_148     pixel_read.calculate_ddr3_addr.un1_rst_23.OUT                                          and                    1                      pixel_read.calculate_ddr3_addr.frame_base_addr_10                                 Clock source is invalid for GCC
@KP:ckid0_149     pixel_read.calculate_ddr3_addr.un1_rst_20.OUT                                          and                    1                      pixel_read.calculate_ddr3_addr.frame_base_addr_9                                  Clock source is invalid for GCC
@KP:ckid0_150     pixel_read.calculate_ddr3_addr.un1_rst_21.OUT                                          and                    1                      pixel_read.calculate_ddr3_addr.frame_base_addr_8                                  Clock source is invalid for GCC
@KP:ckid0_151     pixel_read.calculate_ddr3_addr.un1_rst_6.OUT                                           and                    1                      pixel_read.calculate_ddr3_addr.frame_base_addr_7                                  Clock source is invalid for GCC
@KP:ckid0_152     pixel_read.calculate_ddr3_addr.un1_rst_4.OUT                                           and                    1                      pixel_read.calculate_ddr3_addr.frame_base_addr_6                                  Clock source is invalid for GCC
@KP:ckid0_153     pixel_read.calculate_ddr3_addr.un1_rst_2.OUT                                           and                    1                      pixel_read.calculate_ddr3_addr.frame_base_addr_5                                  Clock source is invalid for GCC
@KP:ckid0_154     pixel_read.calculate_ddr3_addr.un1_rst_13.OUT                                          and                    1                      pixel_read.calculate_ddr3_addr.frame_base_addr_4                                  Clock source is invalid for GCC
@KP:ckid0_155     pixel_read.calculate_ddr3_addr.un1_rst_11.OUT                                          and                    1                      pixel_read.calculate_ddr3_addr.frame_base_addr_3                                  Clock source is invalid for GCC
@KP:ckid0_156     pixel_read.calculate_ddr3_addr.un1_rst_9.OUT                                           and                    1                      pixel_read.calculate_ddr3_addr.frame_base_addr_2                                  Clock source is invalid for GCC
@KP:ckid0_157     pixel_read.calculate_ddr3_addr.un1_rst_1.OUT                                           and                    1                      pixel_read.calculate_ddr3_addr.frame_base_addr_1                                  Clock source is invalid for GCC
@KP:ckid0_158     pixel_read.calculate_ddr3_addr.un1_rst.OUT                                             and                    1                      pixel_read.calculate_ddr3_addr.frame_base_addr_0                                  Clock source is invalid for GCC
@KP:ckid0_159     pixel_read.calculate_ddr3_addr.un1_rst_3.OUT                                           and                    1                      pixel_read.calculate_ddr3_addr.frame_base_addr                                    Clock source is invalid for GCC
========================================================================================================================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######

@N: FX1143 |Skipping assigning INTERNAL_VREF to iobanks, because the table of mapping from pin to iobank is not initialized.
Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\synthesize\synplify_impl\synplify.sap.

Starting constraint checker (Real Time elapsed 0h:00m:08s; CPU Time elapsed 0h:00m:08s; Memory used current: 272MB peak: 272MB)


Finished constraint checker preprocessing (Real Time elapsed 0h:00m:08s; CPU Time elapsed 0h:00m:08s; Memory used current: 273MB peak: 273MB)


Finished constraint checker (Real Time elapsed 0h:00m:09s; CPU Time elapsed 0h:00m:09s; Memory used current: 276MB peak: 276MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:09s; CPU Time elapsed 0h:00m:09s; Memory used current: 184MB peak: 276MB)

Process took 0h:00m:09s realtime, 0h:00m:09s cputime
# Fri Nov 22 14:35:40 2019

###########################################################]
