---

    # 
  # 
  # ======== Result =========
  # 
  # best option name OPQ16,IVF32768,PQ16
  # nprobe: 24
  # QPS 4254.5432443931195
  # stage_option_list
  # Stage 1:
  # 
  #         HBM_bank: 0
  #         BRAM_18K: 37
  #         URAM: 0
  #         FF: 2659
  #         LUT: 2152
  #         DSP48E: 20
  #         
  # QPS: 32014.635261833984
  # Cycles per query: 4373.0
  # OPQ_ENABLE: True
  # OPQ_UNROLL_FACTOR: 4
  # Stage 2:
  # 
  #         HBM_bank: 8
  #         BRAM_18K: 1.0
  #         URAM: 0
  #         FF: 184199
  #         LUT: 143310
  #         DSP48E: 928
  #         
  # QPS: 4254.5432443931195
  # Cycles per query: 32906
  # STAGE2_ON_CHIP: False
  # STAGE2_OFF_CHIP_START_CHANNEL:None
  # PE_NUM_CENTER_DIST_COMP: 16
  # Stage 3:
  # 
  #         HBM_bank: 0
  #         BRAM_18K: 6.0
  #         URAM: 0
  #         FF: 14687.04
  #         LUT: 15839.28
  #         DSP48E: 0
  #         
  # QPS: 4268.032437046521
  # Cycles per query: 32802
  # STAGE_3_PRIORITY_QUEUE_LEVEL: 2
  # STAGE_3_PRIORITY_QUEUE_L1_NUM: 2
  # Stage 4:
  # 
  #         HBM_bank: 1
  #         BRAM_18K: 284.0
  #         URAM: 32
  #         FF: 51844
  #         LUT: 37396
  #         DSP48E: 216
  #         
  # QPS: 5444.928438083385
  # Cycles per query: 25712
  # PE_NUM_TABLE_CONSTRUCTION: 4
  # Stage 5:
  # 
  #         HBM_bank: 10.0
  #         BRAM_18K: 105.0
  #         URAM: 0.0
  #         FF: 29405.0
  #         LUT: 27356.666666666668
  #         DSP48E: 150.0
  #         
  # QPS: 5696.614583333333
  # Cycles per query: 24576
  # HBM_CHANNEL_NUM: 10
  # STAGE5_COMP_PE_NUM: 5
  # Stage 6:
  # 
  #         HBM_bank: 0
  #         BRAM_18K: 22.0
  #         URAM: 0
  #         FF: 23657.699999999997
  #         LUT: 24891.9
  #         DSP48E: 0
  #         
  # QPS: 8335.317932841153
  # Cycles per query: 16796
  # 
  # SORT_GROUP_ENABLE: False
  # SORT_GROUP_NUM: None
  # STAGE_6_PRIORITY_QUEUE_LEVEL: 2
  # STAGE_6_PRIORITY_QUEUE_L2_NUM: None
  # STAGE_6_STREAM_PER_L2_QUEUE_LARGER: None
  # STAGE_6_STREAM_PER_L2_QUEUE_SMALLER: None
  #         
  # total_valid_design: 101094
  # Total resource consumption: (with shell)
  # 
  #         HBM_bank: 19.0
  #         BRAM_18K: 847.0
  #         URAM: 32.0
  #         FF: 588258.74
  #         LUT: 432628.8466666667
  #         DSP48E: 1318.0
  #         
  # Total resource consumption: (accelerator kernel without shell)
  # 
  #         HBM_bank: 19.0
  #         BRAM_18K: 455.0
  #         URAM: 32.0
  #         FF: 306451.74000000005
  #         LUT: 250945.84666666665
  #         DSP48E: 1314.0
  #         
  # 
  # Per Stage Utilization rate (Total = FPGA):
  # Stage 1: {'BRAM_18K': '1.3764880952380951%', 'DSP48E': '0.33602150537634407%', 'FF': '0.15252156754772395%', 'LUT': '0.2468795888399413%', 'URAM': '0.0%'}
  # Stage 2: {'BRAM_18K': '0.03720238095238095%', 'DSP48E': '15.591397849462366%', 'FF': '10.565746604258445%', 'LUT': '16.440666299559474%', 'URAM': '0.0%'}
  # Stage 3: {'BRAM_18K': '0.2232142857142857%', 'DSP48E': '0.0%', 'FF': '0.8424559471365639%', 'LUT': '1.8170980176211455%', 'URAM': '0.0%'}
  # Stage 4: {'BRAM_18K': '10.56547619047619%', 'DSP48E': '3.6290322580645165%', 'FF': '2.9737977239353888%', 'LUT': '4.290106461086637%', 'URAM': '5.0%'}
  # Stage 5: {'BRAM_18K': '3.90625%', 'DSP48E': '2.5201612903225805%', 'FF': '1.686685480910426%', 'LUT': '3.1383841164953497%', 'URAM': '0.0%'}
  # Stage 6: {'BRAM_18K': '0.818452380952381%', 'DSP48E': '0.0%', 'FF': '1.357017483480176%', 'LUT': '2.8556236233480177%', 'URAM': '0.0%'}
  # 
  # Per Stage Utilization rate (Total = Accelerator Kernel (without shell)):
  # Stage 1: {'BRAM_18K': '8.131868131868131%', 'DSP48E': '1.5220700152207%', 'FF': '0.8676733243544318%', 'LUT': '0.857555535819853%', 'URAM': '0.0%'}
  # LUT only:
  # Stage 1: 0.857555535819853%
  # Stage 2: {'BRAM_18K': '0.21978021978021978%', 'DSP48E': '70.62404870624049%', 'FF': '60.107017176668656%', 'LUT': '57.10793858659068%', 'URAM': '0.0%'}
  # LUT only:
  # Stage 2: 57.10793858659068%
  # Stage 3: {'BRAM_18K': '1.3186813186813187%', 'DSP48E': '0.0%', 'FF': '4.7926110649592%', 'LUT': '6.31183189934976%', 'URAM': '0.0%'}
  # LUT only:
  # Stage 3: 6.31183189934976%
  # Stage 4: {'BRAM_18K': '62.417582417582416%', 'DSP48E': '16.43835616438356%', 'FF': '16.91750877315952%', 'LUT': '14.90201989661674%', 'URAM': '100.0%'}
  # LUT only:
  # Stage 4: 14.90201989661674%
  # Stage 5: {'BRAM_18K': '23.076923076923077%', 'DSP48E': '11.415525114155251%', 'FF': '9.595311809944365%', 'LUT': '10.901422370621955%', 'URAM': '0.0%'}
  # LUT only:
  # Stage 5: 10.901422370621955%
  # Stage 6: {'BRAM_18K': '4.835164835164836%', 'DSP48E': '0.0%', 'FF': '7.719877850913816%', 'LUT': '9.919231711001023%', 'URAM': '0.0%'}
  # LUT only:
  # Stage 6: 9.919231711001023%
  # 
  # Total Utilization rate:
  # {'BRAM_18K': '31.510416666666668%', 'DSP48E': '22.143817204301076%', 'FF': '33.742815023861965%', 'LUT': '49.63161328316202%', 'URAM': '5.0%'}


  # Constants
  NLIST: 32768
  NPROBE: 24
  D: 128
  M: 16
  K: 256
  TOPK: 10

  QUERY_NUM: 10000

  LARGE_NUM: 99999999 # used to init the heap
  # stage 1
  OPQ_ENABLE: True
  OPQ_UNROLL_FACTOR: 4 # 4 or 8, the larger the better performance, left None if OPQ_ENABLE=False, only used when OPQ_ENABLE=True

  # stage 2
  # except last PE: compute more distances per query, last one compute less
  # e.g., nlist = 8192, PE num = 15, 
  #   each of the first 14 PEs construct 547 tables (8192 / 15 round up), 
  #   while the last constructs 534: 14 * 547 + 534 = 8192
  STAGE2_ON_CHIP: False
  PE_NUM_CENTER_DIST_COMP: 16

  # stage 3
  STAGE_3_PRIORITY_QUEUE_LEVEL: 2 # support 1 or 2
  STAGE_3_PRIORITY_QUEUE_L1_NUM: 2 # only used when STAGE_3_PRIORITY_QUEUE_LEVEL=2

  # stage 4
  # except last PE: construct more tables per query, last one construct less
  # e.g., nprobe = 17, PE num = 6, each of the first 5 PEs construct 3 tables, 
  #   while the last constructs 2: 5 * 3 + 2 = 17
  PE_NUM_TABLE_CONSTRUCTION: 4

  # stage 5
  # (HBM_CHANNEL_NUM * 3 / STAGE5_COMP_PE_NUM) must be integar
  # e.g., default 1 HBM channel -> 3 PQ code streams -> STAGE5_COMP_PE_NUM = 3 * HBM_CHANNEL_NUM
  # e.g., merge content of 1 HBM channel to 1 PQ code stream -> STAGE5_COMP_PE_NUM = HBM_CHANNEL_NUM
  # e.g., merge content of 2 HBM channels to 1 PQ code stream -> STAGE5_COMP_PE_NUM = HBM_CHANNEL_NUM / 2
  HBM_CHANNEL_NUM: 10 # PQ code stream num = 3 * HBM_CHANNEL_NUM
  STAGE5_COMP_PE_NUM: 5

  # stage 6
  # there could be a sorting network before the priority queue group (SORT_GROUP_ENABLE)
  #   if not, set SORT_GROUP_ENABLE to False, and SORT_GROUP_NUM to 0 or None
  # number of 16 outputs per cycle, e.g., HBM channel num = 10, comp PE num = 30, then 
  #   SORT_GROUP_NUM = 2; if HBM channel = 12, PE_num = 36, then SORT_GROUP_NUM = 3
  SORT_GROUP_ENABLE: False
  SORT_GROUP_NUM: 0 # only used when SORT_GROUP_ENABLE=True
  STAGE_6_PRIORITY_QUEUE_LEVEL: 2 # supported level num: 2 or 3
  # only fill STAGE_6_PRIORITY_QUEUE_L2_NUM, STAGE_6_STREAM_PER_L2_QUEUE_LARGER, STAGE_6_STREAM_PER_L2_QUEUE_SMALLER
  #   when STAGE_6_PRIORITY_QUEUE_LEVEL = 3, else left them blank
  # Must subject to: L1 stream num = (without sort-reduction unit) STAGE5_COMP_PE_NUM * 2 
  #                  or = (with sort reduction) 16 * 2
  # (STAGE_6_PRIORITY_QUEUE_L2_NUM - 1) * STAGE_6_STREAM_PER_L2_QUEUE_LARGER + STAGE_6_STREAM_PER_L2_QUEUE_SMALLER
  # STAGE_6_PRIORITY_QUEUE_L2_NUM: 2 # only used when when STAGE_6_PRIORITY_QUEUE_LEVEL = 3
  # STAGE_6_STREAM_PER_L2_QUEUE_LARGER: 6 # only used when when STAGE_6_PRIORITY_QUEUE_LEVEL = 3
  # STAGE_6_STREAM_PER_L2_QUEUE_SMALLER: 4 # only used when when STAGE_6_PRIORITY_QUEUE_LEVEL = 3

  # Dataset config
  DB_SCALE: 100M # 1M to 1000M
  FPGA_NUM: 1 # e.g., can use 8 FPGAs to serve 1000M dataset, each stores 125M vectors

  # Data directory (don't add "/" after the dir)
  #   e.g., dir=/home/wejiang/saved_npy_data/FPGA_data_SIFT100M_OPQ16,IVF8192,PQ16_HBM_10_banks, 
  #     then the content for HBM0 is:
  #     /home/wejiang/saved_npy_data/FPGA_data_SIFT100M_OPQ16,IVF8192,PQ16_HBM_10_banks/HBM_bank_0_raw
  # DATA_DIR: "/mnt/scratch/wenqi/saved_npy_data/FPGA_data_SIFT100M_IVF4096,PQ16_23_banks"
  # GT_DIR: "/mnt/scratch/wenqi/saved_npy_data/gnd/"

  # FPGA Settings
  DEVICE: U50 # Supported devices: U280, U250, U50
  FREQ: 140
