// Seed: 389150343
macromodule module_0 (
    output supply0 id_0,
    input wor id_1
);
  wire id_3 = ~id_1;
endmodule
module module_1 (
    input tri0 id_0,
    input tri id_1,
    input tri0 id_2,
    output wire id_3,
    output wand id_4,
    output wire id_5,
    input wand id_6,
    output supply0 id_7,
    input tri1 id_8,
    output wand id_9,
    input wand id_10,
    input supply0 id_11,
    output wand id_12,
    output tri0 id_13,
    input supply0 id_14,
    output tri0 id_15,
    input tri0 id_16,
    input wor id_17,
    output wor id_18,
    input tri0 id_19,
    input supply0 id_20
);
  wire id_22;
  module_0 modCall_1 (
      id_9,
      id_10
  );
  assign modCall_1.id_1 = 0;
  final $clog2(66);
  ;
endmodule
