# verilog-cbb

## 一、brief

verilog common build block.

整理自:

- 蜂鸟E203开源项目: https://github.com/riscv-mcu/e203_hbirdv2
- qyley的仓库: https://gitee.com/qyley/limber-generic
- pulp的仓库: https://github.com/pulp-platform/common_cells
- 徐晓康的仓库: https://gitee.com/xuxiaokang/verilog-function-module---fifo

## 二、module logs

### 2.1 sync fifo

FWFT mode

![image-20250328172912335](pic/image-20250328172912335.png)

Normal mode

![image-20250328173507443](pic/image-20250328173507443.png)