

================================================================
== Vitis HLS Report for 'fir'
================================================================
* Date:           Mon Oct  4 12:42:16 2021

* Version:        2021.1.1 (Build 3286242 on Wed Jul 28 13:09:46 MDT 2021)
* Project:        baseline
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.396 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       61|       61|  0.610 us|  0.610 us|   62|   62|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-----------------------------+------------------+---------+---------+----------+----------+-----+-----+---------+
        |                             |                  |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |           Instance          |      Module      |   min   |   max   |    min   |    max   | min | max |   Type  |
        +-----------------------------+------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_fir_Pipeline_TDL_fu_104  |fir_Pipeline_TDL  |       30|       30|  0.300 us|  0.300 us|   30|   30|       no|
        |grp_fir_Pipeline_MAC_fu_142  |fir_Pipeline_MAC  |       26|       26|  0.260 us|  0.260 us|   26|   26|       no|
        +-----------------------------+------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%acc_loc = alloca i64 1"   --->   Operation 7 'alloca' 'acc_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [2/2] (0.00ns)   --->   "%call_ln0 = call void @fir_Pipeline_TDL, i32 %shift_reg_2, i32 %shift_reg_1, i32 %shift_reg_3, i32 %shift_reg_4, i32 %shift_reg_5, i32 %shift_reg_6, i32 %shift_reg_7, i32 %shift_reg_8, i32 %shift_reg_9, i32 %shift_reg_10, i32 %shift_reg_11, i32 %shift_reg_12, i32 %shift_reg_13, i32 %shift_reg_14, i32 %shift_reg_15, i32 %shift_reg_16, i32 %shift_reg_0"   --->   Operation 8 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 9 [1/2] (0.00ns)   --->   "%call_ln0 = call void @fir_Pipeline_TDL, i32 %shift_reg_2, i32 %shift_reg_1, i32 %shift_reg_3, i32 %shift_reg_4, i32 %shift_reg_5, i32 %shift_reg_6, i32 %shift_reg_7, i32 %shift_reg_8, i32 %shift_reg_9, i32 %shift_reg_10, i32 %shift_reg_11, i32 %shift_reg_12, i32 %shift_reg_13, i32 %shift_reg_14, i32 %shift_reg_15, i32 %shift_reg_16, i32 %shift_reg_0"   --->   Operation 9 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 2.32>
ST_3 : Operation 10 [1/1] (0.00ns)   --->   "%x_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %x"   --->   Operation 10 'read' 'x_read' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 11 [1/1] (2.32ns)   --->   "%store_ln29 = store i32 %x_read, i32 0" [fir.cpp:29]   --->   Operation 11 'store' 'store_ln29' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 12 [2/2] (0.00ns)   --->   "%call_ln0 = call void @fir_Pipeline_MAC, i32 %acc_loc, i32 %fir_int_int_c_1, i32 %fir_int_int_c_2, i32 %fir_int_int_c_3, i32 %fir_int_int_c_4, i32 %fir_int_int_c_5, i32 %fir_int_int_c_6, i32 %fir_int_int_c_7, i32 %fir_int_int_c_0, i32 %shift_reg_2, i32 %shift_reg_3, i32 %shift_reg_4, i32 %shift_reg_5, i32 %shift_reg_6, i32 %shift_reg_7, i32 %shift_reg_8, i32 %shift_reg_9, i32 %shift_reg_10, i32 %shift_reg_11, i32 %shift_reg_12, i32 %shift_reg_13, i32 %shift_reg_14, i32 %shift_reg_15, i32 %shift_reg_16, i32 %shift_reg_0, i32 %shift_reg_1"   --->   Operation 12 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 13 [1/2] (0.00ns)   --->   "%call_ln0 = call void @fir_Pipeline_MAC, i32 %acc_loc, i32 %fir_int_int_c_1, i32 %fir_int_int_c_2, i32 %fir_int_int_c_3, i32 %fir_int_int_c_4, i32 %fir_int_int_c_5, i32 %fir_int_int_c_6, i32 %fir_int_int_c_7, i32 %fir_int_int_c_0, i32 %shift_reg_2, i32 %shift_reg_3, i32 %shift_reg_4, i32 %shift_reg_5, i32 %shift_reg_6, i32 %shift_reg_7, i32 %shift_reg_8, i32 %shift_reg_9, i32 %shift_reg_10, i32 %shift_reg_11, i32 %shift_reg_12, i32 %shift_reg_13, i32 %shift_reg_14, i32 %shift_reg_15, i32 %shift_reg_16, i32 %shift_reg_0, i32 %shift_reg_1"   --->   Operation 13 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 14 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_2"   --->   Operation 14 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 15 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %y"   --->   Operation 15 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %y, void @empty, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 17 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %x"   --->   Operation 17 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 18 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %x, void @empty, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 18 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 19 [1/1] (0.00ns)   --->   "%acc_loc_load = load i32 %acc_loc"   --->   Operation 19 'load' 'acc_loc_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 20 [1/1] (0.00ns)   --->   "%write_ln38 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %y, i32 %acc_loc_load" [fir.cpp:38]   --->   Operation 20 'write' 'write_ln38' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 21 [1/1] (0.00ns)   --->   "%ret_ln39 = ret" [fir.cpp:39]   --->   Operation 21 'ret' 'ret_ln39' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ y]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ x]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ shift_reg_2]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ shift_reg_1]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ shift_reg_3]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ shift_reg_4]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ shift_reg_5]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ shift_reg_6]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ shift_reg_7]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ shift_reg_8]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ shift_reg_9]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ shift_reg_10]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ shift_reg_11]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ shift_reg_12]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ shift_reg_13]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ shift_reg_14]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ shift_reg_15]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ shift_reg_16]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ shift_reg_0]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ fir_int_int_c_1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1111111111111111]; IO mode=ap_memory:ce=0
Port [ fir_int_int_c_2]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1111111111111111]; IO mode=ap_memory:ce=0
Port [ fir_int_int_c_3]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1111111111111111]; IO mode=ap_memory:ce=0
Port [ fir_int_int_c_4]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1111111111111111]; IO mode=ap_memory:ce=0
Port [ fir_int_int_c_5]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1111111111111111]; IO mode=ap_memory:ce=0
Port [ fir_int_int_c_6]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1111111111111111]; IO mode=ap_memory:ce=0
Port [ fir_int_int_c_7]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1111111111111111]; IO mode=ap_memory:ce=0
Port [ fir_int_int_c_0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1111111111111111]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
acc_loc           (alloca       ) [ 0011111]
call_ln0          (call         ) [ 0000000]
x_read            (read         ) [ 0000000]
store_ln29        (store        ) [ 0000000]
call_ln0          (call         ) [ 0000000]
spectopmodule_ln0 (spectopmodule) [ 0000000]
specbitsmap_ln0   (specbitsmap  ) [ 0000000]
specinterface_ln0 (specinterface) [ 0000000]
specbitsmap_ln0   (specbitsmap  ) [ 0000000]
specinterface_ln0 (specinterface) [ 0000000]
acc_loc_load      (load         ) [ 0000000]
write_ln38        (write        ) [ 0000000]
ret_ln39          (ret          ) [ 0000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="y">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="y"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="x">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="shift_reg_2">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="shift_reg_2"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="shift_reg_1">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="shift_reg_1"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="shift_reg_3">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="shift_reg_3"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="shift_reg_4">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="shift_reg_4"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="shift_reg_5">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="shift_reg_5"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="shift_reg_6">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="shift_reg_6"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="shift_reg_7">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="shift_reg_7"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="shift_reg_8">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="shift_reg_8"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="shift_reg_9">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="shift_reg_9"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="shift_reg_10">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="shift_reg_10"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="shift_reg_11">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="shift_reg_11"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="shift_reg_12">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="shift_reg_12"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="shift_reg_13">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="shift_reg_13"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="shift_reg_14">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="shift_reg_14"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="shift_reg_15">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="shift_reg_15"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="shift_reg_16">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="shift_reg_16"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="shift_reg_0">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="shift_reg_0"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="fir_int_int_c_1">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fir_int_int_c_1"/><MemPortTyVec>1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="fir_int_int_c_2">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fir_int_int_c_2"/><MemPortTyVec>1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="fir_int_int_c_3">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fir_int_int_c_3"/><MemPortTyVec>1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="fir_int_int_c_4">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fir_int_int_c_4"/><MemPortTyVec>1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="fir_int_int_c_5">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fir_int_int_c_5"/><MemPortTyVec>1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="fir_int_int_c_6">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fir_int_int_c_6"/><MemPortTyVec>1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="50" class="1000" name="fir_int_int_c_7">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fir_int_int_c_7"/><MemPortTyVec>1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="52" class="1000" name="fir_int_int_c_0">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fir_int_int_c_0"/><MemPortTyVec>1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fir_Pipeline_TDL"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fir_Pipeline_MAC"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="80" class="1004" name="acc_loc_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="1" slack="0"/>
<pin id="82" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="acc_loc/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="x_read_read_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="32" slack="0"/>
<pin id="86" dir="0" index="1" bw="32" slack="0"/>
<pin id="87" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="x_read/3 "/>
</bind>
</comp>

<comp id="90" class="1004" name="write_ln38_write_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="0" slack="0"/>
<pin id="92" dir="0" index="1" bw="32" slack="0"/>
<pin id="93" dir="0" index="2" bw="32" slack="0"/>
<pin id="94" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln38/6 "/>
</bind>
</comp>

<comp id="97" class="1004" name="store_ln29_access_fu_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="32" slack="0"/>
<pin id="99" dir="0" index="1" bw="32" slack="0"/>
<pin id="100" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="101" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln29/3 "/>
</bind>
</comp>

<comp id="104" class="1004" name="grp_fir_Pipeline_TDL_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="0" slack="0"/>
<pin id="106" dir="0" index="1" bw="32" slack="0"/>
<pin id="107" dir="0" index="2" bw="32" slack="0"/>
<pin id="108" dir="0" index="3" bw="32" slack="0"/>
<pin id="109" dir="0" index="4" bw="32" slack="0"/>
<pin id="110" dir="0" index="5" bw="32" slack="0"/>
<pin id="111" dir="0" index="6" bw="32" slack="0"/>
<pin id="112" dir="0" index="7" bw="32" slack="0"/>
<pin id="113" dir="0" index="8" bw="32" slack="0"/>
<pin id="114" dir="0" index="9" bw="32" slack="0"/>
<pin id="115" dir="0" index="10" bw="32" slack="0"/>
<pin id="116" dir="0" index="11" bw="32" slack="0"/>
<pin id="117" dir="0" index="12" bw="32" slack="0"/>
<pin id="118" dir="0" index="13" bw="32" slack="0"/>
<pin id="119" dir="0" index="14" bw="32" slack="0"/>
<pin id="120" dir="0" index="15" bw="32" slack="0"/>
<pin id="121" dir="0" index="16" bw="32" slack="0"/>
<pin id="122" dir="0" index="17" bw="32" slack="0"/>
<pin id="123" dir="1" index="18" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="grp_fir_Pipeline_MAC_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="0" slack="0"/>
<pin id="144" dir="0" index="1" bw="32" slack="3"/>
<pin id="145" dir="0" index="2" bw="32" slack="0"/>
<pin id="146" dir="0" index="3" bw="32" slack="0"/>
<pin id="147" dir="0" index="4" bw="32" slack="0"/>
<pin id="148" dir="0" index="5" bw="32" slack="0"/>
<pin id="149" dir="0" index="6" bw="32" slack="0"/>
<pin id="150" dir="0" index="7" bw="32" slack="0"/>
<pin id="151" dir="0" index="8" bw="32" slack="0"/>
<pin id="152" dir="0" index="9" bw="32" slack="0"/>
<pin id="153" dir="0" index="10" bw="32" slack="0"/>
<pin id="154" dir="0" index="11" bw="32" slack="0"/>
<pin id="155" dir="0" index="12" bw="32" slack="0"/>
<pin id="156" dir="0" index="13" bw="32" slack="0"/>
<pin id="157" dir="0" index="14" bw="32" slack="0"/>
<pin id="158" dir="0" index="15" bw="32" slack="0"/>
<pin id="159" dir="0" index="16" bw="32" slack="0"/>
<pin id="160" dir="0" index="17" bw="32" slack="0"/>
<pin id="161" dir="0" index="18" bw="32" slack="0"/>
<pin id="162" dir="0" index="19" bw="32" slack="0"/>
<pin id="163" dir="0" index="20" bw="32" slack="0"/>
<pin id="164" dir="0" index="21" bw="32" slack="0"/>
<pin id="165" dir="0" index="22" bw="32" slack="0"/>
<pin id="166" dir="0" index="23" bw="32" slack="0"/>
<pin id="167" dir="0" index="24" bw="32" slack="0"/>
<pin id="168" dir="0" index="25" bw="32" slack="0"/>
<pin id="169" dir="0" index="26" bw="32" slack="0"/>
<pin id="170" dir="1" index="27" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/4 "/>
</bind>
</comp>

<comp id="197" class="1004" name="acc_loc_load_load_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="32" slack="5"/>
<pin id="199" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="acc_loc_load/6 "/>
</bind>
</comp>

<comp id="201" class="1005" name="acc_loc_reg_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="32" slack="3"/>
<pin id="203" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="acc_loc "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="83"><net_src comp="54" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="88"><net_src comp="58" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="89"><net_src comp="2" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="95"><net_src comp="78" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="96"><net_src comp="0" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="102"><net_src comp="84" pin="2"/><net_sink comp="97" pin=1"/></net>

<net id="103"><net_src comp="60" pin="0"/><net_sink comp="97" pin=0"/></net>

<net id="124"><net_src comp="56" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="125"><net_src comp="4" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="126"><net_src comp="6" pin="0"/><net_sink comp="104" pin=2"/></net>

<net id="127"><net_src comp="8" pin="0"/><net_sink comp="104" pin=3"/></net>

<net id="128"><net_src comp="10" pin="0"/><net_sink comp="104" pin=4"/></net>

<net id="129"><net_src comp="12" pin="0"/><net_sink comp="104" pin=5"/></net>

<net id="130"><net_src comp="14" pin="0"/><net_sink comp="104" pin=6"/></net>

<net id="131"><net_src comp="16" pin="0"/><net_sink comp="104" pin=7"/></net>

<net id="132"><net_src comp="18" pin="0"/><net_sink comp="104" pin=8"/></net>

<net id="133"><net_src comp="20" pin="0"/><net_sink comp="104" pin=9"/></net>

<net id="134"><net_src comp="22" pin="0"/><net_sink comp="104" pin=10"/></net>

<net id="135"><net_src comp="24" pin="0"/><net_sink comp="104" pin=11"/></net>

<net id="136"><net_src comp="26" pin="0"/><net_sink comp="104" pin=12"/></net>

<net id="137"><net_src comp="28" pin="0"/><net_sink comp="104" pin=13"/></net>

<net id="138"><net_src comp="30" pin="0"/><net_sink comp="104" pin=14"/></net>

<net id="139"><net_src comp="32" pin="0"/><net_sink comp="104" pin=15"/></net>

<net id="140"><net_src comp="34" pin="0"/><net_sink comp="104" pin=16"/></net>

<net id="141"><net_src comp="36" pin="0"/><net_sink comp="104" pin=17"/></net>

<net id="171"><net_src comp="62" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="172"><net_src comp="38" pin="0"/><net_sink comp="142" pin=2"/></net>

<net id="173"><net_src comp="40" pin="0"/><net_sink comp="142" pin=3"/></net>

<net id="174"><net_src comp="42" pin="0"/><net_sink comp="142" pin=4"/></net>

<net id="175"><net_src comp="44" pin="0"/><net_sink comp="142" pin=5"/></net>

<net id="176"><net_src comp="46" pin="0"/><net_sink comp="142" pin=6"/></net>

<net id="177"><net_src comp="48" pin="0"/><net_sink comp="142" pin=7"/></net>

<net id="178"><net_src comp="50" pin="0"/><net_sink comp="142" pin=8"/></net>

<net id="179"><net_src comp="52" pin="0"/><net_sink comp="142" pin=9"/></net>

<net id="180"><net_src comp="4" pin="0"/><net_sink comp="142" pin=10"/></net>

<net id="181"><net_src comp="8" pin="0"/><net_sink comp="142" pin=11"/></net>

<net id="182"><net_src comp="10" pin="0"/><net_sink comp="142" pin=12"/></net>

<net id="183"><net_src comp="12" pin="0"/><net_sink comp="142" pin=13"/></net>

<net id="184"><net_src comp="14" pin="0"/><net_sink comp="142" pin=14"/></net>

<net id="185"><net_src comp="16" pin="0"/><net_sink comp="142" pin=15"/></net>

<net id="186"><net_src comp="18" pin="0"/><net_sink comp="142" pin=16"/></net>

<net id="187"><net_src comp="20" pin="0"/><net_sink comp="142" pin=17"/></net>

<net id="188"><net_src comp="22" pin="0"/><net_sink comp="142" pin=18"/></net>

<net id="189"><net_src comp="24" pin="0"/><net_sink comp="142" pin=19"/></net>

<net id="190"><net_src comp="26" pin="0"/><net_sink comp="142" pin=20"/></net>

<net id="191"><net_src comp="28" pin="0"/><net_sink comp="142" pin=21"/></net>

<net id="192"><net_src comp="30" pin="0"/><net_sink comp="142" pin=22"/></net>

<net id="193"><net_src comp="32" pin="0"/><net_sink comp="142" pin=23"/></net>

<net id="194"><net_src comp="34" pin="0"/><net_sink comp="142" pin=24"/></net>

<net id="195"><net_src comp="36" pin="0"/><net_sink comp="142" pin=25"/></net>

<net id="196"><net_src comp="6" pin="0"/><net_sink comp="142" pin=26"/></net>

<net id="200"><net_src comp="197" pin="1"/><net_sink comp="90" pin=2"/></net>

<net id="204"><net_src comp="80" pin="1"/><net_sink comp="201" pin=0"/></net>

<net id="205"><net_src comp="201" pin="1"/><net_sink comp="142" pin=1"/></net>

<net id="206"><net_src comp="201" pin="1"/><net_sink comp="197" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: y | {6 }
	Port: shift_reg_2 | {1 2 }
	Port: shift_reg_1 | {1 2 }
	Port: shift_reg_3 | {1 2 }
	Port: shift_reg_4 | {1 2 }
	Port: shift_reg_5 | {1 2 }
	Port: shift_reg_6 | {1 2 }
	Port: shift_reg_7 | {1 2 }
	Port: shift_reg_8 | {1 2 }
	Port: shift_reg_9 | {1 2 }
	Port: shift_reg_10 | {1 2 }
	Port: shift_reg_11 | {1 2 }
	Port: shift_reg_12 | {1 2 }
	Port: shift_reg_13 | {1 2 }
	Port: shift_reg_14 | {1 2 }
	Port: shift_reg_15 | {1 2 }
	Port: shift_reg_16 | {1 2 }
	Port: shift_reg_0 | {1 2 3 }
 - Input state : 
	Port: fir : x | {3 }
	Port: fir : shift_reg_2 | {1 2 4 5 }
	Port: fir : shift_reg_1 | {1 2 4 5 }
	Port: fir : shift_reg_3 | {1 2 4 5 }
	Port: fir : shift_reg_4 | {1 2 4 5 }
	Port: fir : shift_reg_5 | {1 2 4 5 }
	Port: fir : shift_reg_6 | {1 2 4 5 }
	Port: fir : shift_reg_7 | {1 2 4 5 }
	Port: fir : shift_reg_8 | {1 2 4 5 }
	Port: fir : shift_reg_9 | {1 2 4 5 }
	Port: fir : shift_reg_10 | {1 2 4 5 }
	Port: fir : shift_reg_11 | {1 2 4 5 }
	Port: fir : shift_reg_12 | {1 2 4 5 }
	Port: fir : shift_reg_13 | {1 2 4 5 }
	Port: fir : shift_reg_14 | {1 2 4 5 }
	Port: fir : shift_reg_15 | {1 2 4 5 }
	Port: fir : shift_reg_16 | {1 2 4 5 }
	Port: fir : shift_reg_0 | {1 2 4 5 }
	Port: fir : fir_int_int_c_1 | {4 5 }
	Port: fir : fir_int_int_c_2 | {4 5 }
	Port: fir : fir_int_int_c_3 | {4 5 }
	Port: fir : fir_int_int_c_4 | {4 5 }
	Port: fir : fir_int_int_c_5 | {4 5 }
	Port: fir : fir_int_int_c_6 | {4 5 }
	Port: fir : fir_int_int_c_7 | {4 5 }
	Port: fir : fir_int_int_c_0 | {4 5 }
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
		write_ln38 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------|---------|---------|---------|---------|
| Operation|       Functional Unit       |   DSP   |  Delay  |    FF   |   LUT   |
|----------|-----------------------------|---------|---------|---------|---------|
|   call   | grp_fir_Pipeline_TDL_fu_104 |   135   |  108.8  |  10240  |   7226  |
|          | grp_fir_Pipeline_MAC_fu_142 |   183   | 309.029 |  15717  |   9319  |
|----------|-----------------------------|---------|---------|---------|---------|
|   read   |      x_read_read_fu_84      |    0    |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|---------|
|   write  |    write_ln38_write_fu_90   |    0    |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|---------|
|   Total  |                             |   318   | 417.829 |  25957  |  16545  |
|----------|-----------------------------|---------|---------|---------|---------|

Memories:
+---------------+--------+--------+--------+--------+
|               |  BRAM  |   FF   |   LUT  |  URAM  |
+---------------+--------+--------+--------+--------+
|fir_int_int_c_0|    0   |   512  |    8   |    -   |
|fir_int_int_c_1|    0   |   512  |    8   |    -   |
|fir_int_int_c_2|    0   |   512  |    8   |    -   |
|fir_int_int_c_3|    0   |   512  |    8   |    -   |
|fir_int_int_c_4|    0   |   512  |    8   |    -   |
|fir_int_int_c_5|    0   |   512  |    8   |    -   |
|fir_int_int_c_6|    0   |   512  |    8   |    -   |
|fir_int_int_c_7|    0   |   512  |    8   |    -   |
|  shift_reg_0  |    0   |   64   |    4   |    0   |
|  shift_reg_1  |    0   |   64   |    4   |    0   |
|  shift_reg_10 |    0   |   64   |    4   |    0   |
|  shift_reg_11 |    0   |   64   |    4   |    0   |
|  shift_reg_12 |    0   |   64   |    4   |    0   |
|  shift_reg_13 |    0   |   64   |    4   |    0   |
|  shift_reg_14 |    0   |   64   |    4   |    0   |
|  shift_reg_15 |    0   |   64   |    4   |    0   |
|  shift_reg_16 |    0   |   64   |    4   |    0   |
|  shift_reg_2  |    0   |   64   |    4   |    0   |
|  shift_reg_3  |    0   |   64   |    4   |    0   |
|  shift_reg_4  |    0   |   64   |    4   |    0   |
|  shift_reg_5  |    0   |   64   |    4   |    0   |
|  shift_reg_6  |    0   |   64   |    4   |    0   |
|  shift_reg_7  |    0   |   64   |    4   |    0   |
|  shift_reg_8  |    0   |   64   |    4   |    0   |
|  shift_reg_9  |    0   |   64   |    4   |    0   |
+---------------+--------+--------+--------+--------+
|     Total     |    0   |  5184  |   132  |    0   |
+---------------+--------+--------+--------+--------+

* Register list:
+---------------+--------+
|               |   FF   |
+---------------+--------+
|acc_loc_reg_201|   32   |
+---------------+--------+
|     Total     |   32   |
+---------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |    -   |   318  |   417  |  25957 |  16545 |    -   |
|   Memory  |    0   |    -   |    -   |  5184  |   132  |    0   |
|Multiplexer|    -   |    -   |    -   |    -   |    -   |    -   |
|  Register |    -   |    -   |    -   |   32   |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |    0   |   318  |   417  |  31173 |  16677 |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
