|VGATEST2
CLOCK_50 => pll2:CLK25.inclk0
SW[0] => pll2:CLK25.areset
SW[1] => VGA_generator:VGA_controller.rst
SW[2] => VGA_generator:VGA_controller.ena
VGA_R[0] <= VGA_generator:VGA_controller.red[0]
VGA_R[1] <= VGA_generator:VGA_controller.red[1]
VGA_R[2] <= VGA_generator:VGA_controller.red[2]
VGA_R[3] <= VGA_generator:VGA_controller.red[3]
VGA_G[0] <= VGA_generator:VGA_controller.green[0]
VGA_G[1] <= VGA_generator:VGA_controller.green[1]
VGA_G[2] <= VGA_generator:VGA_controller.green[2]
VGA_G[3] <= VGA_generator:VGA_controller.green[3]
VGA_B[0] <= VGA_generator:VGA_controller.blue[0]
VGA_B[1] <= VGA_generator:VGA_controller.blue[1]
VGA_B[2] <= VGA_generator:VGA_controller.blue[2]
VGA_B[3] <= VGA_generator:VGA_controller.blue[3]
VGA_HS <= VGA_generator:VGA_controller.Hsync
VGA_VS <= VGA_generator:VGA_controller.Vsync
GPIO0_D[0] <= VGA_generator:VGA_controller.Hsync
GPIO0_D[1] <= cyclecount.DB_MAX_OUTPUT_PORT_TYPE


|VGATEST2|pll2:CLK25
areset => altpll:altpll_component.areset
inclk0 => altpll:altpll_component.inclk[0]
c0 <= altpll:altpll_component.clk[0]


|VGATEST2|pll2:CLK25|altpll:altpll_component
inclk[0] => pll2_altpll:auto_generated.inclk[0]
inclk[1] => pll2_altpll:auto_generated.inclk[1]
fbin => ~NO_FANOUT~
pllena => ~NO_FANOUT~
clkswitch => ~NO_FANOUT~
areset => pll2_altpll:auto_generated.areset
pfdena => ~NO_FANOUT~
clkena[0] => ~NO_FANOUT~
clkena[1] => ~NO_FANOUT~
clkena[2] => ~NO_FANOUT~
clkena[3] => ~NO_FANOUT~
clkena[4] => ~NO_FANOUT~
clkena[5] => ~NO_FANOUT~
extclkena[0] => ~NO_FANOUT~
extclkena[1] => ~NO_FANOUT~
extclkena[2] => ~NO_FANOUT~
extclkena[3] => ~NO_FANOUT~
scanclk => ~NO_FANOUT~
scanclkena => ~NO_FANOUT~
scanaclr => ~NO_FANOUT~
scanread => ~NO_FANOUT~
scanwrite => ~NO_FANOUT~
scandata => ~NO_FANOUT~
phasecounterselect[0] => ~NO_FANOUT~
phasecounterselect[1] => ~NO_FANOUT~
phasecounterselect[2] => ~NO_FANOUT~
phasecounterselect[3] => ~NO_FANOUT~
phaseupdown => ~NO_FANOUT~
phasestep => ~NO_FANOUT~
configupdate => ~NO_FANOUT~
fbmimicbidir <> <GND>
clk[0] <= clk[0].DB_MAX_OUTPUT_PORT_TYPE
clk[1] <= clk[1].DB_MAX_OUTPUT_PORT_TYPE
clk[2] <= clk[2].DB_MAX_OUTPUT_PORT_TYPE
clk[3] <= clk[3].DB_MAX_OUTPUT_PORT_TYPE
clk[4] <= clk[4].DB_MAX_OUTPUT_PORT_TYPE
extclk[0] <= <GND>
extclk[1] <= <GND>
extclk[2] <= <GND>
extclk[3] <= <GND>
clkbad[0] <= <GND>
clkbad[1] <= <GND>
enable1 <= <GND>
enable0 <= <GND>
activeclock <= <GND>
clkloss <= <GND>
locked <= <GND>
scandataout <= <GND>
scandone <= <GND>
sclkout0 <= <GND>
sclkout1 <= <GND>
phasedone <= <GND>
vcooverrange <= <GND>
vcounderrange <= <GND>
fbout <= <GND>
fref <= <GND>
icdrclk <= <GND>


|VGATEST2|pll2:CLK25|altpll:altpll_component|pll2_altpll:auto_generated
areset => pll1.ARESET
clk[0] <= pll1.CLK
clk[1] <= pll1.CLK1
clk[2] <= pll1.CLK2
clk[3] <= pll1.CLK3
clk[4] <= pll1.CLK4
inclk[0] => pll1.CLK
inclk[1] => pll1.CLK1


|VGATEST2|VGA_generator:VGA_controller
clock_25MHz => video_on_v.CLK
clock_25MHz => video_on_h.CLK
clock_25MHz => Vsync_aux.CLK
clock_25MHz => Hsync_aux.CLK
clock_25MHz => v_count[0].CLK
clock_25MHz => v_count[1].CLK
clock_25MHz => v_count[2].CLK
clock_25MHz => v_count[3].CLK
clock_25MHz => v_count[4].CLK
clock_25MHz => v_count[5].CLK
clock_25MHz => v_count[6].CLK
clock_25MHz => v_count[7].CLK
clock_25MHz => v_count[8].CLK
clock_25MHz => v_count[9].CLK
clock_25MHz => h_count[0].CLK
clock_25MHz => h_count[1].CLK
clock_25MHz => h_count[2].CLK
clock_25MHz => h_count[3].CLK
clock_25MHz => h_count[4].CLK
clock_25MHz => h_count[5].CLK
clock_25MHz => h_count[6].CLK
clock_25MHz => h_count[7].CLK
clock_25MHz => h_count[8].CLK
clock_25MHz => h_count[9].CLK
clock_25MHz => blue[0]~reg0.CLK
clock_25MHz => blue[1]~reg0.CLK
clock_25MHz => blue[2]~reg0.CLK
clock_25MHz => blue[3]~reg0.CLK
clock_25MHz => green[0]~reg0.CLK
clock_25MHz => green[1]~reg0.CLK
clock_25MHz => green[2]~reg0.CLK
clock_25MHz => green[3]~reg0.CLK
clock_25MHz => red[0]~reg0.CLK
clock_25MHz => red[1]~reg0.CLK
clock_25MHz => red[2]~reg0.CLK
clock_25MHz => red[3]~reg0.CLK
clock_25MHz => VideoOn~reg0.CLK
clock_25MHz => Vsync~reg0.CLK
clock_25MHz => Hsync~reg0.CLK
clock_25MHz => Vcount[0]~reg0.CLK
clock_25MHz => Vcount[1]~reg0.CLK
clock_25MHz => Vcount[2]~reg0.CLK
clock_25MHz => Vcount[3]~reg0.CLK
clock_25MHz => Vcount[4]~reg0.CLK
clock_25MHz => Vcount[5]~reg0.CLK
clock_25MHz => Vcount[6]~reg0.CLK
clock_25MHz => Vcount[7]~reg0.CLK
clock_25MHz => Vcount[8]~reg0.CLK
clock_25MHz => Vcount[9]~reg0.CLK
clock_25MHz => Hcount[0]~reg0.CLK
clock_25MHz => Hcount[1]~reg0.CLK
clock_25MHz => Hcount[2]~reg0.CLK
clock_25MHz => Hcount[3]~reg0.CLK
clock_25MHz => Hcount[4]~reg0.CLK
clock_25MHz => Hcount[5]~reg0.CLK
clock_25MHz => Hcount[6]~reg0.CLK
clock_25MHz => Hcount[7]~reg0.CLK
clock_25MHz => Hcount[8]~reg0.CLK
clock_25MHz => Hcount[9]~reg0.CLK
data_in[0] => red.IN1
data_in[1] => red.IN1
data_in[2] => red.IN1
data_in[3] => red.IN1
rst => video_on_v.ACLR
rst => video_on_h.ACLR
rst => Vsync_aux.ACLR
rst => Hsync_aux.ACLR
rst => v_count[0].ACLR
rst => v_count[1].ACLR
rst => v_count[2].ACLR
rst => v_count[3].ACLR
rst => v_count[4].ACLR
rst => v_count[5].ACLR
rst => v_count[6].ACLR
rst => v_count[7].ACLR
rst => v_count[8].ACLR
rst => v_count[9].ACLR
rst => h_count[0].ACLR
rst => h_count[1].ACLR
rst => h_count[2].ACLR
rst => h_count[3].ACLR
rst => h_count[4].ACLR
rst => h_count[5].ACLR
rst => h_count[6].ACLR
rst => h_count[7].ACLR
rst => h_count[8].ACLR
rst => h_count[9].ACLR
rst => blue[0]~reg0.ACLR
rst => blue[1]~reg0.ACLR
rst => blue[2]~reg0.ACLR
rst => blue[3]~reg0.ACLR
rst => green[0]~reg0.ACLR
rst => green[1]~reg0.ACLR
rst => green[2]~reg0.ACLR
rst => green[3]~reg0.ACLR
rst => red[0]~reg0.ACLR
rst => red[1]~reg0.ACLR
rst => red[2]~reg0.ACLR
rst => red[3]~reg0.ACLR
rst => VideoOn~reg0.ACLR
rst => Vsync~reg0.ACLR
rst => Hsync~reg0.ACLR
rst => Vcount[0]~reg0.ACLR
rst => Vcount[1]~reg0.ACLR
rst => Vcount[2]~reg0.ACLR
rst => Vcount[3]~reg0.ACLR
rst => Vcount[4]~reg0.ACLR
rst => Vcount[5]~reg0.ACLR
rst => Vcount[6]~reg0.ACLR
rst => Vcount[7]~reg0.ACLR
rst => Vcount[8]~reg0.ACLR
rst => Vcount[9]~reg0.ACLR
rst => Hcount[0]~reg0.ACLR
rst => Hcount[1]~reg0.ACLR
rst => Hcount[2]~reg0.ACLR
rst => Hcount[3]~reg0.ACLR
rst => Hcount[4]~reg0.ACLR
rst => Hcount[5]~reg0.ACLR
rst => Hcount[6]~reg0.ACLR
rst => Hcount[7]~reg0.ACLR
rst => Hcount[8]~reg0.ACLR
rst => Hcount[9]~reg0.ACLR
ena => Vsync_aux.ENA
ena => video_on_h.ENA
ena => video_on_v.ENA
ena => Hsync_aux.ENA
ena => v_count[0].ENA
ena => v_count[1].ENA
ena => v_count[2].ENA
ena => v_count[3].ENA
ena => v_count[4].ENA
ena => v_count[5].ENA
ena => v_count[6].ENA
ena => v_count[7].ENA
ena => v_count[8].ENA
ena => v_count[9].ENA
ena => h_count[0].ENA
ena => h_count[1].ENA
ena => h_count[2].ENA
ena => h_count[3].ENA
ena => h_count[4].ENA
ena => h_count[5].ENA
ena => h_count[6].ENA
ena => h_count[7].ENA
ena => h_count[8].ENA
ena => h_count[9].ENA
ena => blue[0]~reg0.ENA
ena => blue[1]~reg0.ENA
ena => blue[2]~reg0.ENA
ena => blue[3]~reg0.ENA
ena => green[0]~reg0.ENA
ena => green[1]~reg0.ENA
ena => green[2]~reg0.ENA
ena => green[3]~reg0.ENA
ena => red[0]~reg0.ENA
ena => red[1]~reg0.ENA
ena => red[2]~reg0.ENA
ena => red[3]~reg0.ENA
ena => VideoOn~reg0.ENA
ena => Vsync~reg0.ENA
ena => Hsync~reg0.ENA
ena => Vcount[0]~reg0.ENA
ena => Vcount[1]~reg0.ENA
ena => Vcount[2]~reg0.ENA
ena => Vcount[3]~reg0.ENA
ena => Vcount[4]~reg0.ENA
ena => Vcount[5]~reg0.ENA
ena => Vcount[6]~reg0.ENA
ena => Vcount[7]~reg0.ENA
ena => Vcount[8]~reg0.ENA
ena => Vcount[9]~reg0.ENA
ena => Hcount[0]~reg0.ENA
ena => Hcount[1]~reg0.ENA
ena => Hcount[2]~reg0.ENA
ena => Hcount[3]~reg0.ENA
ena => Hcount[4]~reg0.ENA
ena => Hcount[5]~reg0.ENA
ena => Hcount[6]~reg0.ENA
ena => Hcount[7]~reg0.ENA
ena => Hcount[8]~reg0.ENA
ena => Hcount[9]~reg0.ENA
red[0] <= red[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
red[1] <= red[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
red[2] <= red[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
red[3] <= red[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
green[0] <= green[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
green[1] <= green[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
green[2] <= green[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
green[3] <= green[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
blue[0] <= blue[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
blue[1] <= blue[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
blue[2] <= blue[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
blue[3] <= blue[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Hsync <= Hsync~reg0.DB_MAX_OUTPUT_PORT_TYPE
Vsync <= Vsync~reg0.DB_MAX_OUTPUT_PORT_TYPE
Hcount[0] <= Hcount[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Hcount[1] <= Hcount[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Hcount[2] <= Hcount[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Hcount[3] <= Hcount[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Hcount[4] <= Hcount[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Hcount[5] <= Hcount[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Hcount[6] <= Hcount[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Hcount[7] <= Hcount[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Hcount[8] <= Hcount[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Hcount[9] <= Hcount[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Vcount[0] <= Vcount[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Vcount[1] <= Vcount[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Vcount[2] <= Vcount[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Vcount[3] <= Vcount[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Vcount[4] <= Vcount[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Vcount[5] <= Vcount[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Vcount[6] <= Vcount[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Vcount[7] <= Vcount[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Vcount[8] <= Vcount[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Vcount[9] <= Vcount[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VideoOn <= VideoOn~reg0.DB_MAX_OUTPUT_PORT_TYPE


