m255
K4
z2
!s11f vlog 2020.3 2020.10, Oct 14 2020
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dC:/Users/Duncan/git/ForthCPU/processorCore/test/processorCoreInstructionTestbench
valu
Z1 !s110 1697651791
!i10b 1
!s100 42RM0E9XGa0<JE=Y8[`5d1
Z2 !s11b Dg1SIo80bB@j0V0VzS_@n1
I1H2RPX[SmoS`SFUY^[f<@2
R0
w1697648131
8C:/Users/Duncan/git/ForthCPU/aluB/source/alu.v
FC:/Users/Duncan/git/ForthCPU/aluB/source/alu.v
!i122 1614
L0 3 126
Z3 VDg1SIo80bB@j0V0VzS_@n1
Z4 OT;L;2020.3;71
r1
!s85 0
31
Z5 !s108 1697651791.000000
!s107 C:/Users/Duncan/git/ForthCPU/constants.v|C:/Users/Duncan/git/ForthCPU/aluB/source/alu.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/Duncan/git/ForthCPU/aluB/source/alu.v|
!s101 -O0
!i113 1
Z6 o-work work -O0
Z7 tCvgOpt 0
valuAMux
R1
!i10b 1
!s100 oPPmUe9=K2mUFI5>DYQJj1
R2
IV@=4nWh];F8iG9dKaAW<A1
R0
w1697386987
8C:/Users/Duncan/git/ForthCPU/aluB/source/aluAMux.v
FC:/Users/Duncan/git/ForthCPU/aluB/source/aluAMux.v
!i122 1613
L0 6 31
R3
R4
r1
!s85 0
31
R5
!s107 C:/Users/Duncan/git/ForthCPU/constants.v|C:/Users/Duncan/git/ForthCPU/aluB/source/aluAMux.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/Duncan/git/ForthCPU/aluB/source/aluAMux.v|
!s101 -O0
!i113 1
R6
R7
nalu@a@mux
valuBMux
R1
!i10b 1
!s100 MTaBjjQGf0WzZoeOhVnfH0
R2
IFB@5THI3M3W`]g8IGn[:40
R0
w1697318783
8C:/Users/Duncan/git/ForthCPU/aluB/source/aluBMux.v
FC:/Users/Duncan/git/ForthCPU/aluB/source/aluBMux.v
!i122 1612
L0 6 32
R3
R4
r1
!s85 0
31
R5
!s107 C:/Users/Duncan/git/ForthCPU/constants.v|C:/Users/Duncan/git/ForthCPU/aluB/source/aluBMux.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/Duncan/git/ForthCPU/aluB/source/aluBMux.v|
!s101 -O0
!i113 1
R6
R7
nalu@b@mux
valuGroupDecoder
Z8 !s110 1697651790
!i10b 1
!s100 =D8CX?jHJ`XJ]LXCb?CSU2
R2
Iia5L57]7[IeAi5_IVm:BN0
R0
w1697646765
8C:/Users/Duncan/git/ForthCPU/aluGroupDecoder/source/aluGroupDecoder.v
FC:/Users/Duncan/git/ForthCPU/aluGroupDecoder/source/aluGroupDecoder.v
!i122 1606
L0 34 135
R3
R4
r1
!s85 0
31
Z9 !s108 1697651790.000000
!s107 C:/Users/Duncan/git/ForthCPU/constants.v|C:/Users/Duncan/git/ForthCPU/aluGroupDecoder/source/aluGroupDecoder.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/Duncan/git/ForthCPU/aluGroupDecoder/source/aluGroupDecoder.v|
!s101 -O0
!i113 1
R6
R7
nalu@group@decoder
vbranchLogic
R8
!i10b 1
!s100 aNX4QJ7<2`:?f:]gcabZW2
R2
IbVPFXAF_cVHmVk2XWCS<Q0
R0
w1697060029
8C:/Users/Duncan/git/ForthCPU/branchLogic/source/branchLogic.v
FC:/Users/Duncan/git/ForthCPU/branchLogic/source/branchLogic.v
!i122 1608
L0 6 37
R3
R4
r1
!s85 0
31
R9
!s107 C:/Users/Duncan/git/ForthCPU/constants.v|C:/Users/Duncan/git/ForthCPU/branchLogic/source/branchLogic.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/Duncan/git/ForthCPU/branchLogic/source/branchLogic.v|
!s101 -O0
!i113 1
R6
R7
nbranch@logic
vbusController
R1
!i10b 1
!s100 g]j0J84PX55Ym[bU8f7912
R2
Im>@R23V2^kZ1HhPjMNgnL1
R0
w1697326837
8C:/Users/Duncan/git/ForthCPU/busController/source/busController.v
FC:/Users/Duncan/git/ForthCPU/busController/source/busController.v
!i122 1610
L0 9 82
R3
R4
r1
!s85 0
31
R5
!s107 C:\Users\Duncan\git\ForthCPU\busController\source\..\..\constants.v|C:/Users/Duncan/git/ForthCPU/busController/source/busController.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/Duncan/git/ForthCPU/busController/source/busController.v|
!s101 -O0
!i113 1
R6
R7
nbus@controller
vcore
R1
!i10b 1
!s100 ANXhYMAzlZ5H74L?cQ64`1
R2
Ic@jO69lMP^DJaS7I;3m?=3
R0
w1697576931
8C:/Users/Duncan/git/ForthCPU/processorCore/source/core.v
FC:/Users/Duncan/git/ForthCPU/processorCore/source/core.v
!i122 1617
L0 6 437
R3
R4
r1
!s85 0
31
R5
!s107 C:/Users/Duncan/git/ForthCPU/constants.v|C:/Users/Duncan/git/ForthCPU/processorCore/source/core.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/Duncan/git/ForthCPU/processorCore/source/core.v|
!s101 -O0
!i113 1
R6
R7
vcore_tf
Z10 !s110 1697651792
!i10b 1
!s100 YiAE3Fc=0n]zn1a3CFWja2
R2
IZ<Z^a[?MGjD<`M8bP;;Q93
R0
w1697379581
8C:/Users/Duncan/git/ForthCPU/core_tf.v
FC:/Users/Duncan/git/ForthCPU/core_tf.v
!i122 1620
L0 18 60
R3
R4
r1
!s85 0
31
Z11 !s108 1697651792.000000
!s107 C:/Users/Duncan/git/ForthCPU/core_tf.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/Duncan/git/ForthCPU/core_tf.v|
!s101 -O0
!i113 1
R6
R7
vfullALU
R1
!i10b 1
!s100 B3l@4eFk[`H=O5Q>?2QYW3
R2
I`EXmFUdJSME:PRhZCDSIA0
R0
w1697326881
8C:/Users/Duncan/git/ForthCPU/aluB/source/fullALU.v
FC:/Users/Duncan/git/ForthCPU/aluB/source/fullALU.v
!i122 1615
L0 9 75
R3
R4
r1
!s85 0
31
R5
!s107 C:/Users/Duncan/git/ForthCPU/constants.v|C:/Users/Duncan/git/ForthCPU/aluB/source/fullALU.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/Duncan/git/ForthCPU/aluB/source/fullALU.v|
!s101 -O0
!i113 1
R6
R7
nfull@a@l@u
vgeneralGroupDecoder
R8
!i10b 1
!s100 RJC3gVnTBiFPaizm;f5id3
R2
I@zoGEP9Y5i8YkW;[GZoVD3
R0
w1697373878
8C:/Users/Duncan/git/ForthCPU/generalGroupDecoder/source/generalGroupDecoder.v
FC:/Users/Duncan/git/ForthCPU/generalGroupDecoder/source/generalGroupDecoder.v
!i122 1603
L0 12 49
R3
R4
r1
!s85 0
31
R9
!s107 C:/Users/Duncan/git/ForthCPU/constants.v|C:/Users/Duncan/git/ForthCPU/generalGroupDecoder/source/generalGroupDecoder.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/Duncan/git/ForthCPU/generalGroupDecoder/source/generalGroupDecoder.v|
!s101 -O0
!i113 1
R6
R7
ngeneral@group@decoder
vinstructionPhaseDecoder
R1
!i10b 1
!s100 ?CHKW;@VPU9W>X@DS_lc50
R2
IJ7o=nHYADPdfl]onVG6z]0
R0
w1697379403
8C:/Users/Duncan/git/ForthCPU/instructionPhaseDecoder/source/instructionPhaseDecoder.v
FC:/Users/Duncan/git/ForthCPU/instructionPhaseDecoder/source/instructionPhaseDecoder.v
!i122 1616
L0 3 75
R3
R4
r1
!s85 0
31
R5
!s107 C:/Users/Duncan/git/ForthCPU/constants.v|C:/Users/Duncan/git/ForthCPU/instructionPhaseDecoder/source/instructionPhaseDecoder.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/Duncan/git/ForthCPU/instructionPhaseDecoder/source/instructionPhaseDecoder.v|
!s101 -O0
!i113 1
R6
R7
ninstruction@phase@decoder
vinterruptStateMachine
R8
!i10b 1
!s100 KkSoL8AfD<C`b>0_Qd0]l1
R2
I:V1gQAMecL?TH7OB]oV:@1
R0
w1697041474
8C:/Users/Duncan/git/ForthCPU/interruptLogic/source/interruptStateMachine.v
FC:/Users/Duncan/git/ForthCPU/interruptLogic/source/interruptStateMachine.v
!i122 1607
L0 3 194
R3
R4
r1
!s85 0
31
R9
!s107 C:\Users\Duncan\git\ForthCPU\interruptLogic\source\..\..\constants.v|C:/Users/Duncan/git/ForthCPU/interruptLogic/source/interruptStateMachine.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/Duncan/git/ForthCPU/interruptLogic/source/interruptStateMachine.v|
!s101 -O0
!i113 1
R6
R7
ninterrupt@state@machine
vjumpGroupDecoder
R8
!i10b 1
!s100 CcP20T6D6HU327TEdfJ[23
R2
IGRkJK91P_968e=4omZ=nW0
R0
w1697578001
8C:/Users/Duncan/git/ForthCPU/jumpGroupDecoder/source/jumpGroupDecoder.v
FC:/Users/Duncan/git/ForthCPU/jumpGroupDecoder/source/jumpGroupDecoder.v
!i122 1604
L0 37 100
R3
R4
r1
!s85 0
31
R9
!s107 C:/Users/Duncan/git/ForthCPU/constants.v|C:/Users/Duncan/git/ForthCPU/jumpGroupDecoder/source/jumpGroupDecoder.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/Duncan/git/ForthCPU/jumpGroupDecoder/source/jumpGroupDecoder.v|
!s101 -O0
!i113 1
R6
R7
njump@group@decoder
vloadStoreGroupDecoder
R8
!i10b 1
!s100 :=ze=_cdn]DDk>DgU:cFl2
R2
IiKnUo^oCB?DjRc4CJXaJ22
R0
w1697650358
8C:/Users/Duncan/git/ForthCPU/loadStoreGroupDecoder/source/loadStoreGroupDecoder.v
FC:/Users/Duncan/git/ForthCPU/loadStoreGroupDecoder/source/loadStoreGroupDecoder.v
!i122 1605
L0 59 248
R3
R4
r1
!s85 0
31
R9
!s107 C:/Users/Duncan/git/ForthCPU/constants.v|C:/Users/Duncan/git/ForthCPU/loadStoreGroupDecoder/source/loadStoreGroupDecoder.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/Duncan/git/ForthCPU/loadStoreGroupDecoder/source/loadStoreGroupDecoder.v|
!s101 -O0
!i113 1
R6
R7
nload@store@group@decoder
vopxMultiplexer
R8
!i10b 1
!s100 lLj;W]fkcjUZn_NAcIg3[1
R2
IQN4hH=Y9MEA_7MG3z;lQ=2
R0
w1697377276
8C:/Users/Duncan/git/ForthCPU/opxMultiplexer/source/opxMultiplexer.v
FC:/Users/Duncan/git/ForthCPU/opxMultiplexer/source/opxMultiplexer.v
!i122 1602
L0 7 180
R3
R4
r1
!s85 0
31
R9
!s107 C:\Users\Duncan\git\ForthCPU\opxMultiplexer\source\..\..\constants.v|C:/Users/Duncan/git/ForthCPU/opxMultiplexer/source/opxMultiplexer.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/Duncan/git/ForthCPU/opxMultiplexer/source/opxMultiplexer.v|
!s101 -O0
!i113 1
R6
R7
nopx@multiplexer
vprocessorCoreInstructionTests
R1
!i10b 1
!s100 Wha5CzkM9JSScCoE2lUzY0
R2
I4@oV_G@=zcIQB7T1ozzV50
R0
w1697651786
8C:/Users/Duncan/git/ForthCPU/processorCore/test/processorCoreInstructionTests.v
FC:/Users/Duncan/git/ForthCPU/processorCore/test/processorCoreInstructionTests.v
!i122 1618
L0 5 472
R3
R4
r1
!s85 0
31
R5
!s107 C:/Users/Duncan/git/ForthCPU/instructionTestSetup.v|C:/Users/Duncan/git/ForthCPU/constants.v|C:/Users/Duncan/git/ForthCPU/processorCore/test/processorCoreInstructionTests.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/Duncan/git/ForthCPU/processorCore/test/processorCoreInstructionTests.v|
!s101 -O0
!i113 1
R6
R7
nprocessor@core@instruction@tests
vprocessorCoreTests
R10
!i10b 1
!s100 l=3EKJTB?T=FD`;R6c_bf2
R2
Ic;zZK@zM@?iiWCP>ZRXVD2
R0
w1697380842
8C:/Users/Duncan/git/ForthCPU/processorCore/test/processorCoreTests.v
FC:/Users/Duncan/git/ForthCPU/processorCore/test/processorCoreTests.v
!i122 1619
L0 5 194
R3
R4
r1
!s85 0
31
R5
!s107 C:/Users/Duncan/git/ForthCPU/testSetup.v|C:/Users/Duncan/git/ForthCPU/constants.v|C:/Users/Duncan/git/ForthCPU/processorCore/test/processorCoreTests.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/Duncan/git/ForthCPU/processorCore/test/processorCoreTests.v|
!s101 -O0
!i113 1
R6
R7
nprocessor@core@tests
vprogramCounter
R8
!i10b 1
!s100 h^Hm15?mmb9lRPf=<BZoV2
R2
IEHaDjOPT6:2IeOk]`^4Cl0
R0
w1697361653
8C:/Users/Duncan/git/ForthCPU/programCounter/source/programCounter.v
FC:/Users/Duncan/git/ForthCPU/programCounter/source/programCounter.v
!i122 1609
L0 16 78
R3
R4
r1
!s85 0
31
R9
!s107 C:/Users/Duncan/git/ForthCPU/constants.v|C:/Users/Duncan/git/ForthCPU/programCounter/source/programCounter.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/Duncan/git/ForthCPU/programCounter/source/programCounter.v|
!s101 -O0
!i113 1
R6
R7
nprogram@counter
vregisterFile
R1
!i10b 1
!s100 >WdjBRm4cAiW@6YiPBhm>1
R2
IHGXM5mPAobA]m:7zTO]0F2
R0
w1697128176
8C:/Users/Duncan/git/ForthCPU/registerFileB/source/registerFile.v
FC:/Users/Duncan/git/ForthCPU/registerFileB/source/registerFile.v
!i122 1611
L0 3 93
R3
R4
r1
!s85 0
31
R5
!s107 C:/Users/Duncan/git/ForthCPU/constants.v|C:/Users/Duncan/git/ForthCPU/registerFileB/source/registerFile.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/Duncan/git/ForthCPU/registerFileB/source/registerFile.v|
!s101 -O0
!i113 1
R6
R7
nregister@file
vregisters
R10
!i10b 1
!s100 bz=N:5EgceJVmU=0^cA5B0
R2
Ii^^BcUzZcT[aV]afP@_GA2
R0
w1697378232
8C:/Users/Duncan/git/ForthCPU/registerFileB/source/registers.v
FC:/Users/Duncan/git/ForthCPU/registerFileB/source/registers.v
!i122 1621
L0 8 168
R3
R4
r1
!s85 0
31
R11
!s107 C:/Users/Duncan/git/ForthCPU/registerFileB/source/registers.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/Duncan/git/ForthCPU/registerFileB/source/registers.v|
!s101 -O0
!i113 1
R6
R7
