Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date             : Mon Dec  5 16:44:44 2022
| Host             : MakBook-Laptop running 64-bit major release  (build 9200)
| Command          : report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
| Design           : design_1_wrapper
| Device           : xc7z010clg400-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------+
| Total On-Chip Power (W)  | 1.678  |
| Dynamic (W)              | 1.551  |
| Device Static (W)        | 0.127  |
| Effective TJA (C/W)      | 11.5   |
| Max Ambient (C)          | 65.6   |
| Junction Temperature (C) | 44.4   |
| Confidence Level         | Medium |
| Setting File             | ---    |
| Simulation Activity File | ---    |
| Design Nets Matched      | NA     |
+--------------------------+--------+


1.1 On-Chip Components
----------------------

+-------------------------+-----------+----------+-----------+-----------------+
| On-Chip                 | Power (W) | Used     | Available | Utilization (%) |
+-------------------------+-----------+----------+-----------+-----------------+
| Clocks                  |     0.010 |        3 |       --- |             --- |
| Slice Logic             |     0.006 |     5319 |       --- |             --- |
|   LUT as Logic          |     0.005 |     1880 |     17600 |           10.68 |
|   Register              |    <0.001 |     2194 |     35200 |            6.23 |
|   CARRY4                |    <0.001 |      172 |      4400 |            3.91 |
|   F7/F8 Muxes           |    <0.001 |       27 |     17600 |            0.15 |
|   LUT as Shift Register |    <0.001 |       80 |      6000 |            1.33 |
|   Others                |     0.000 |      595 |       --- |             --- |
| Signals                 |     0.009 |     5332 |       --- |             --- |
| Block RAM               |     0.005 |        2 |        60 |            3.33 |
| DSPs                    |     0.006 |       25 |        80 |           31.25 |
| PS7                     |     1.516 |        1 |       --- |             --- |
| Static Power            |     0.127 |          |           |                 |
| Total                   |     1.678 |          |           |                 |
+-------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.042 |       0.035 |      0.007 |
| Vccaux    |       1.800 |     0.012 |       0.000 |      0.012 |
| Vcco33    |       3.300 |     0.000 |       0.000 |      0.000 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.001 |       0.000 |      0.001 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccpint   |       1.000 |     0.739 |       0.709 |      0.030 |
| Vccpaux   |       1.800 |     0.060 |       0.050 |      0.010 |
| Vccpll    |       1.800 |     0.018 |       0.015 |      0.003 |
| Vcco_ddr  |       1.500 |     0.458 |       0.456 |      0.002 |
| Vcco_mio0 |       3.300 |     0.003 |       0.002 |      0.001 |
| Vcco_mio1 |       1.800 |     0.002 |       0.001 |      0.001 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                        | Action                                                                                                     |
+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                               |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks         |                                                                                                            |
| I/O nodes activity          | High       | User specified more than 95% of inputs         |                                                                                                            |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                   |                                                                                                            |
|                             |            |                                                |                                                                                                            |
| Overall confidence level    | Medium     |                                                |                                                                                                            |
+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+------------------------+
| Ambient Temp (C)      | 25.0                   |
| ThetaJA (C/W)         | 11.5                   |
| Airflow (LFM)         | 250                    |
| Heat Sink             | none                   |
| ThetaSA (C/W)         | 0.0                    |
| Board Selection       | medium (10"x10")       |
| # of Board Layers     | 8to11 (8 to 11 Layers) |
| Board Temperature (C) | 25.0                   |
+-----------------------+------------------------+


2.2 Clock Constraints
---------------------

+------------+-------------------------------------------------------------+-----------------+
| Clock      | Domain                                                      | Constraint (ns) |
+------------+-------------------------------------------------------------+-----------------+
| clk_fpga_0 | design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0] |            10.0 |
+------------+-------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+---------------------------------------------------------------------+-----------+
| Name                                                                | Power (W) |
+---------------------------------------------------------------------+-----------+
| design_1_wrapper                                                    |     1.551 |
|   design_1_i                                                        |     1.551 |
|     greyScale_0                                                     |     0.029 |
|       U0                                                            |     0.029 |
|         greyScale_AXILiteS_s_axi_U                                  |     0.007 |
|           int_pixelInput                                            |     0.003 |
|           int_pixelOutput                                           |     0.003 |
|         greyScale_dadd_64bkb_U0                                     |     0.009 |
|           greyScale_ap_dadd_3_full_dsp_64_u                         |     0.008 |
|             U0                                                      |     0.008 |
|               i_synth                                               |     0.008 |
|                 ADDSUB_OP.ADDSUB                                    |     0.008 |
|                   SPEED_OP.LOGIC.OP                                 |     0.008 |
|                     ALIGN_BLK                                       |     0.004 |
|                       ALIGN_SHIFT                                   |    <0.001 |
|                         ALIGN_Z_D                                   |    <0.001 |
|                           EQ_ZERO                                   |    <0.001 |
|                             CARRY_ZERO_DET                          |    <0.001 |
|                       FRAC_ADDSUB                                   |     0.004 |
|                         DSP_ADD.FRAC_ADDSUB                         |     0.004 |
|                           DSP48E1_ADD.DSP48E1_ADD                   |     0.004 |
|                           DSP48E1_GEN.DSP48E1_DEL                   |    <0.001 |
|                           LOGIC_ADD.ADD_0                           |    <0.001 |
|                           LOGIC_ADD.ADD_1                           |    <0.001 |
|                       ZERO_DEL                                      |    <0.001 |
|                         i_pipe                                      |    <0.001 |
|                     ALIGN_DIST_0_DEL                                |    <0.001 |
|                       i_pipe                                        |    <0.001 |
|                     A_IP_DELAY                                      |    <0.001 |
|                       i_pipe                                        |    <0.001 |
|                     B_IP_DELAY                                      |    <0.001 |
|                       i_pipe                                        |    <0.001 |
|                     EXP                                             |    <0.001 |
|                       A_EXP_DELAY                                   |    <0.001 |
|                         i_pipe                                      |    <0.001 |
|                       A_SIGN_DELAY                                  |    <0.001 |
|                         i_pipe                                      |    <0.001 |
|                       BMA_EXP_DELAY                                 |    <0.001 |
|                         i_pipe                                      |    <0.001 |
|                       B_EXP_DELAY                                   |    <0.001 |
|                         i_pipe                                      |    <0.001 |
|                       B_SIGN_DELAY                                  |    <0.001 |
|                         i_pipe                                      |    <0.001 |
|                       CANCELLATION_DELAY                            |    <0.001 |
|                         i_pipe                                      |    <0.001 |
|                       COND_DET_A                                    |    <0.001 |
|                         EXP_DET_LUT.EXP_ALL_ONE_DEL                 |    <0.001 |
|                           i_pipe                                    |    <0.001 |
|                         EXP_DET_LUT.EXP_ALL_ZERO_DEL                |    <0.001 |
|                           i_pipe                                    |    <0.001 |
|                         MANT_CARRY.MANT_ALL_ZERO_DET                |    <0.001 |
|                           CARRY_ZERO_DET                            |    <0.001 |
|                       COND_DET_B                                    |    <0.001 |
|                         EXP_DET_LUT.EXP_ALL_ONE_DEL                 |    <0.001 |
|                           i_pipe                                    |    <0.001 |
|                         EXP_DET_LUT.EXP_ALL_ZERO_DEL                |    <0.001 |
|                           i_pipe                                    |    <0.001 |
|                         MANT_CARRY.MANT_ALL_ZERO_DET                |    <0.001 |
|                           CARRY_ZERO_DET                            |    <0.001 |
|                       DET_SIGN_DELAY                                |    <0.001 |
|                         i_pipe                                      |    <0.001 |
|                       EXP_OFF.LRG_EXP_DELAY                         |    <0.001 |
|                         i_pipe                                      |    <0.001 |
|                       EXP_OFF.LRG_OVER_NORMAL.LRG_ALMOST_OVER_DELAY |    <0.001 |
|                         i_pipe                                      |    <0.001 |
|                       EXP_OFF.STRUCT_ADD                            |    <0.001 |
|                       NORMAL_NORM_DIST.ADD_MANT_DELAY               |    <0.001 |
|                         i_pipe                                      |    <0.001 |
|                       NUMB_CMP                                      |    <0.001 |
|                         FAST_CMP.CMP_BOT                            |    <0.001 |
|                           C_CHAIN                                   |    <0.001 |
|                         FAST_CMP.CMP_EQ_TOP                         |    <0.001 |
|                           WIDE_AND                                  |    <0.001 |
|                         FAST_CMP.CMP_TOP                            |    <0.001 |
|                           C_CHAIN                                   |    <0.001 |
|                       STATE_DELAY                                   |    <0.001 |
|                         i_pipe                                      |    <0.001 |
|                       SUB_DELAY                                     |    <0.001 |
|                         i_pipe                                      |    <0.001 |
|                     NORM                                            |     0.003 |
|                       LZE                                           |     0.001 |
|                         ENCODE[0].DIST_DEL                          |    <0.001 |
|                           i_pipe                                    |    <0.001 |
|                         ENCODE[1].DIST_DEL                          |    <0.001 |
|                           i_pipe                                    |    <0.001 |
|                         TWO.DIST_DEL                                |    <0.001 |
|                           i_pipe                                    |    <0.001 |
|                         ZERO_DET_CC_1                               |    <0.001 |
|                         ZERO_DET_CC_2.CC                            |    <0.001 |
|                       NORM_SHIFT                                    |    <0.001 |
|                         MUX_LOOP[2].DEL_SHIFT                       |    <0.001 |
|                           i_pipe                                    |    <0.001 |
|                       ROUND                                         |    <0.001 |
|                         DSP48_E1.DSP48E1_ADD.DSP48E1_ADD            |    <0.001 |
|                         DSP48_E1.DSP_LOGIC_ADDERS.RND_0             |    <0.001 |
|                         DSP48_E1.DSP_LOGIC_ADDERS.RND_1             |    <0.001 |
|                         RND_BIT_GEN                                 |    <0.001 |
|                           NORM_1_OR_0.STRUCT_REQ.SPECIAL.RND_CHAIN  |    <0.001 |
|                       ZEROS_DELAY                                   |    <0.001 |
|                         i_pipe                                      |    <0.001 |
|         greyScale_dmul_64cud_U1                                     |     0.005 |
|           greyScale_ap_dmul_4_max_dsp_64_u                          |     0.005 |
|             U0                                                      |     0.005 |
|               i_synth                                               |     0.005 |
|                 MULT.OP                                             |     0.005 |
|                   EXP                                               |    <0.001 |
|                     COND_DET_A                                      |    <0.001 |
|                       MANT_CARRY.MANT_ALL_ZERO_DET                  |    <0.001 |
|                         CARRY_ZERO_DET                              |    <0.001 |
|                     EXP_ADD.C_CHAIN                                 |    <0.001 |
|                     EXP_PRE_RND_DEL                                 |    <0.001 |
|                       i_pipe                                        |    <0.001 |
|                     IP_SIGN_DELAY                                   |    <0.001 |
|                       i_pipe                                        |    <0.001 |
|                     SIG_DELAY                                       |    <0.001 |
|                       i_pipe                                        |    <0.001 |
|                     STATE_DELAY                                     |    <0.001 |
|                       i_pipe                                        |    <0.001 |
|                   MULT                                              |     0.003 |
|                     DSP48E1_SPD_DBL_VARIANT.FIX_MULT                |     0.003 |
|                       DSP0                                          |    <0.001 |
|                       DSP1                                          |    <0.001 |
|                       DSP2                                          |    <0.001 |
|                       DSP3                                          |    <0.001 |
|                       DSP4                                          |    <0.001 |
|                       DSP5                                          |    <0.001 |
|                       DSP6                                          |    <0.001 |
|                       DSP7                                          |    <0.001 |
|                       DSP8                                          |    <0.001 |
|                       FULL_MAX_USAGE.DSP9                           |     0.002 |
|                       P_0_DEL                                       |    <0.001 |
|                         i_pipe                                      |    <0.001 |
|                       P_1_DEL                                       |    <0.001 |
|                         i_pipe                                      |    <0.001 |
|                       ZD0_DEL                                       |    <0.001 |
|                         i_pipe                                      |    <0.001 |
|                       ZD1_DEL                                       |    <0.001 |
|                         i_pipe                                      |    <0.001 |
|                       ZD2_DEL                                       |    <0.001 |
|                         i_pipe                                      |    <0.001 |
|                   OP                                                |    <0.001 |
|                   R_AND_R                                           |    <0.001 |
|                     LOGIC.R_AND_R                                   |    <0.001 |
|                       DSP48_E1.DSP48E1_ADD.DSP48E1_ADD              |    <0.001 |
|                       DSP48_E1.DSP_LOGIC_ADDERS.RND_0               |    <0.001 |
|                       DSP48_E1.DSP_LOGIC_ADDERS.RND_1               |    <0.001 |
|                       RND_BIT_GEN                                   |     0.000 |
|                         NORM_1_OR_0.STRUCT_REQ.GENERAL.RND1         |     0.000 |
|         greyScale_dmul_64cud_U2                                     |     0.005 |
|           greyScale_ap_dmul_4_max_dsp_64_u                          |     0.004 |
|             U0                                                      |     0.004 |
|               i_synth                                               |     0.004 |
|                 MULT.OP                                             |     0.004 |
|                   EXP                                               |    <0.001 |
|                     COND_DET_A                                      |    <0.001 |
|                       MANT_CARRY.MANT_ALL_ZERO_DET                  |    <0.001 |
|                         CARRY_ZERO_DET                              |    <0.001 |
|                     EXP_ADD.C_CHAIN                                 |    <0.001 |
|                     EXP_PRE_RND_DEL                                 |    <0.001 |
|                       i_pipe                                        |    <0.001 |
|                     IP_SIGN_DELAY                                   |    <0.001 |
|                       i_pipe                                        |    <0.001 |
|                     SIG_DELAY                                       |    <0.001 |
|                       i_pipe                                        |    <0.001 |
|                     STATE_DELAY                                     |    <0.001 |
|                       i_pipe                                        |    <0.001 |
|                   MULT                                              |     0.003 |
|                     DSP48E1_SPD_DBL_VARIANT.FIX_MULT                |     0.003 |
|                       DSP0                                          |    <0.001 |
|                       DSP1                                          |    <0.001 |
|                       DSP2                                          |    <0.001 |
|                       DSP3                                          |    <0.001 |
|                       DSP4                                          |    <0.001 |
|                       DSP5                                          |    <0.001 |
|                       DSP6                                          |    <0.001 |
|                       DSP7                                          |    <0.001 |
|                       DSP8                                          |    <0.001 |
|                       FULL_MAX_USAGE.DSP9                           |     0.002 |
|                       P_0_DEL                                       |    <0.001 |
|                         i_pipe                                      |    <0.001 |
|                       P_1_DEL                                       |    <0.001 |
|                         i_pipe                                      |    <0.001 |
|                       ZD0_DEL                                       |    <0.001 |
|                         i_pipe                                      |    <0.001 |
|                       ZD1_DEL                                       |    <0.001 |
|                         i_pipe                                      |    <0.001 |
|                       ZD2_DEL                                       |    <0.001 |
|                         i_pipe                                      |    <0.001 |
|                   OP                                                |    <0.001 |
|                   R_AND_R                                           |    <0.001 |
|                     LOGIC.R_AND_R                                   |    <0.001 |
|                       DSP48_E1.DSP48E1_ADD.DSP48E1_ADD              |    <0.001 |
|                       DSP48_E1.DSP_LOGIC_ADDERS.RND_0               |    <0.001 |
|                       DSP48_E1.DSP_LOGIC_ADDERS.RND_1               |    <0.001 |
|                       RND_BIT_GEN                                   |     0.000 |
|                         NORM_1_OR_0.STRUCT_REQ.GENERAL.RND1         |     0.000 |
|         greyScale_sitodp_dEe_U3                                     |    <0.001 |
|           greyScale_ap_sitodp_4_no_dsp_32_u                         |    <0.001 |
|             U0                                                      |    <0.001 |
|               i_synth                                               |    <0.001 |
|                 FIX_TO_FLT_OP.SPD.OP                                |    <0.001 |
|                   EXP                                               |    <0.001 |
|                     ZERO_DELAY                                      |    <0.001 |
|                       i_pipe                                        |    <0.001 |
|                     a_is_signed.IP_SIGN_DELAY                       |    <0.001 |
|                       i_pipe                                        |    <0.001 |
|                   FIXED_DATA_SIGNED.M_ABS                           |    <0.001 |
|                     Q_DEL                                           |    <0.001 |
|                       i_pipe                                        |    <0.001 |
|                   LZE                                               |    <0.001 |
|                     ENCODE[0].DIST_DEL                              |    <0.001 |
|                       i_pipe                                        |    <0.001 |
|                     ENCODE[1].DIST_DEL                              |    <0.001 |
|                       i_pipe                                        |    <0.001 |
|                     ENCODE[1].MUX_0                                 |    <0.001 |
|                       OP_DEL                                        |    <0.001 |
|                         i_pipe                                      |    <0.001 |
|                     ZERO_DET_CC_1                                   |    <0.001 |
|                     ZERO_DET_CC_2.CC                                |    <0.001 |
|                   NORM_SHIFT                                        |    <0.001 |
|                     MUX_LOOP[1].DEL_SHIFT                           |    <0.001 |
|                       i_pipe                                        |    <0.001 |
|                   OP                                                |    <0.001 |
|                   ROUND                                             |    <0.001 |
|                     LOGIC.RND1                                      |     0.000 |
|                     LOGIC.RND2                                      |    <0.001 |
|                   Z_C_DEL                                           |    <0.001 |
|                     i_pipe                                          |    <0.001 |
|         greyScale_sitodp_dEe_U4                                     |    <0.001 |
|           greyScale_ap_sitodp_4_no_dsp_32_u                         |    <0.001 |
|             U0                                                      |    <0.001 |
|               i_synth                                               |    <0.001 |
|                 FIX_TO_FLT_OP.SPD.OP                                |    <0.001 |
|                   EXP                                               |    <0.001 |
|                     ZERO_DELAY                                      |    <0.001 |
|                       i_pipe                                        |    <0.001 |
|                     a_is_signed.IP_SIGN_DELAY                       |    <0.001 |
|                       i_pipe                                        |    <0.001 |
|                   FIXED_DATA_SIGNED.M_ABS                           |    <0.001 |
|                     Q_DEL                                           |    <0.001 |
|                       i_pipe                                        |    <0.001 |
|                   LZE                                               |    <0.001 |
|                     ENCODE[0].DIST_DEL                              |    <0.001 |
|                       i_pipe                                        |    <0.001 |
|                     ENCODE[1].DIST_DEL                              |    <0.001 |
|                       i_pipe                                        |    <0.001 |
|                     ENCODE[1].MUX_0                                 |    <0.001 |
|                       OP_DEL                                        |    <0.001 |
|                         i_pipe                                      |    <0.001 |
|                     ZERO_DET_CC_1                                   |    <0.001 |
|                     ZERO_DET_CC_2.CC                                |    <0.001 |
|                   NORM_SHIFT                                        |    <0.001 |
|                     MUX_LOOP[1].DEL_SHIFT                           |    <0.001 |
|                       i_pipe                                        |    <0.001 |
|                   OP                                                |    <0.001 |
|                   ROUND                                             |    <0.001 |
|                     LOGIC.RND1                                      |     0.000 |
|                     LOGIC.RND2                                      |    <0.001 |
|                   Z_C_DEL                                           |    <0.001 |
|                     i_pipe                                          |    <0.001 |
|     processing_system7_0                                            |     1.516 |
|       inst                                                          |     1.516 |
|     ps7_0_axi_periph                                                |     0.006 |
|       s00_couplers                                                  |     0.006 |
|         auto_pc                                                     |     0.006 |
|           inst                                                      |     0.006 |
|             gen_axilite.gen_b2s_conv.axilite_b2s                    |     0.006 |
|               RD.ar_channel_0                                       |     0.001 |
|                 ar_cmd_fsm_0                                        |    <0.001 |
|                 cmd_translator_0                                    |    <0.001 |
|                   incr_cmd_0                                        |    <0.001 |
|                   wrap_cmd_0                                        |    <0.001 |
|               RD.r_channel_0                                        |     0.001 |
|                 rd_data_fifo_0                                      |    <0.001 |
|                 transaction_fifo_0                                  |    <0.001 |
|               SI_REG                                                |     0.002 |
|                 ar_pipe                                             |    <0.001 |
|                 aw_pipe                                             |    <0.001 |
|                 b_pipe                                              |    <0.001 |
|                 r_pipe                                              |    <0.001 |
|               WR.aw_channel_0                                       |     0.001 |
|                 aw_cmd_fsm_0                                        |    <0.001 |
|                 cmd_translator_0                                    |    <0.001 |
|                   incr_cmd_0                                        |    <0.001 |
|                   wrap_cmd_0                                        |    <0.001 |
|               WR.b_channel_0                                        |    <0.001 |
|                 bid_fifo_0                                          |    <0.001 |
|                 bresp_fifo_0                                        |    <0.001 |
|     rst_ps7_0_100M                                                  |    <0.001 |
|       U0                                                            |    <0.001 |
|         EXT_LPF                                                     |    <0.001 |
|           ACTIVE_LOW_EXT.ACT_LO_EXT                                 |    <0.001 |
|         SEQ                                                         |    <0.001 |
|           SEQ_COUNTER                                               |    <0.001 |
+---------------------------------------------------------------------+-----------+


