DocumentHdrVersion "1.1"
Header (DocumentHdr
version 2
language 1
dialect 5
dmPackageRefs [
]
instances [
(Instance
name "U_0"
duLibraryName "mopshub_lib"
duName "Elink_to_FIFO"
elements [
]
mwi 0
uid 181,0
)
(Instance
name "fifo_to_elink0"
duLibraryName "MOPSHUB_LIB"
duName "fifo_to_elink"
elements [
(GiElement
name "DATA_IN_WIDTH"
value "10"
pr "// synopsys template
// synopsys template"
apr 0
)
(GiElement
name "DATA_OUT_WIDTH"
value "10"
)
]
mwi 0
uid 670,0
)
(Instance
name "U_2"
duLibraryName "mopshub_lib"
duName "intialize_elinkCore"
elements [
]
mwi 0
uid 1136,0
)
(Instance
name "U_3"
duLibraryName "mopshub_lib"
duName "clock_domain_crossing"
elements [
(GiElement
name "NUMBER_OF_BITS"
value "2"
po "//number of signals to be synced"
apo 0
e "//number of signals to be synced"
)
]
mwi 0
uid 1182,0
)
]
)
version "32.1"
appVersion "2019.4 (Build 4)"
noEmbeddedEditors 1
model (BlockDiag
VExpander (VariableExpander
vvMap [
(vvPair
variable "HDLDir"
value "/home/dcs/git/mopshub/mopshub_lib/hdl"
)
(vvPair
variable "HDSDir"
value "/home/dcs/git/mopshub/mopshub_lib/hds"
)
(vvPair
variable "SideDataDesignDir"
value "/home/dcs/git/mopshub/mopshub_lib/hds/elink_core/struct.bd.info"
)
(vvPair
variable "SideDataUserDir"
value "/home/dcs/git/mopshub/mopshub_lib/hds/elink_core/struct.bd.user"
)
(vvPair
variable "SourceDir"
value "/home/dcs/git/mopshub/mopshub_lib/hds"
)
(vvPair
variable "appl"
value "HDL Designer"
)
(vvPair
variable "arch_name"
value "struct"
)
(vvPair
variable "config"
value "%(unit)_%(view)_config"
)
(vvPair
variable "d"
value "/home/dcs/git/mopshub/mopshub_lib/hds/elink_core"
)
(vvPair
variable "d_logical"
value "/home/dcs/git/mopshub/mopshub_lib/hds/elink_core"
)
(vvPair
variable "date"
value "08/06/21"
)
(vvPair
variable "day"
value "Fri"
)
(vvPair
variable "day_long"
value "Friday"
)
(vvPair
variable "dd"
value "06"
)
(vvPair
variable "entity_name"
value "elink_core"
)
(vvPair
variable "ext"
value "<TBD>"
)
(vvPair
variable "f"
value "struct.bd"
)
(vvPair
variable "f_logical"
value "struct.bd"
)
(vvPair
variable "f_noext"
value "struct"
)
(vvPair
variable "graphical_source_author"
value "dcs"
)
(vvPair
variable "graphical_source_date"
value "08/06/21"
)
(vvPair
variable "graphical_source_group"
value "dcs"
)
(vvPair
variable "graphical_source_host"
value "chipdev2.physik.uni-wuppertal.de"
)
(vvPair
variable "graphical_source_time"
value "19:55:50"
)
(vvPair
variable "group"
value "dcs"
)
(vvPair
variable "host"
value "chipdev2.physik.uni-wuppertal.de"
)
(vvPair
variable "language"
value "Verilog"
)
(vvPair
variable "library"
value "mopshub_lib"
)
(vvPair
variable "library_downstream_HdsLintPlugin"
value "$HDS_PROJECT_DIR/mopshub_lib/designcheck"
)
(vvPair
variable "library_downstream_ModelSimCompiler"
value "$HDS_PROJECT_DIR/mopshub_lib/work"
)
(vvPair
variable "library_downstream_PrecisionSynthesisDataPrep"
value "$HDS_PROJECT_DIR/mopshub_lib/ps"
)
(vvPair
variable "library_downstream_QuestaSimCompiler"
value "$HDS_PROJECT_DIR/mopshub_lib/work"
)
(vvPair
variable "library_downstream_QuestaSimSimulator"
value "$HDS_PROJECT_DIR/mopshub_lib/sim"
)
(vvPair
variable "library_downstream_SvAssistantInvoke"
value "$HDS_PROJECT_DIR/mopshub_lib/svassistant"
)
(vvPair
variable "mm"
value "08"
)
(vvPair
variable "module_name"
value "elink_core"
)
(vvPair
variable "month"
value "Aug"
)
(vvPair
variable "month_long"
value "August"
)
(vvPair
variable "p"
value "/home/dcs/git/mopshub/mopshub_lib/hds/elink_core/struct.bd"
)
(vvPair
variable "p_logical"
value "/home/dcs/git/mopshub/mopshub_lib/hds/elink_core/struct.bd"
)
(vvPair
variable "package_name"
value "<Undefined Variable>"
)
(vvPair
variable "project_name"
value "mopshub"
)
(vvPair
variable "series"
value "HDL Designer Series"
)
(vvPair
variable "task_DesignCompilerPath"
value "<TBD>"
)
(vvPair
variable "task_LeonardoPath"
value "<TBD>"
)
(vvPair
variable "task_ModelSimPath"
value "/eda/mentor/2019-20/RHELx86/AMS_2019.4/amsv/modeltech/bin"
)
(vvPair
variable "task_NC-SimPath"
value "/eda/cadence/2019-20/RHELx86/XCELIUM_19.03.013/tools/bin"
)
(vvPair
variable "task_PrecisionRTLPath"
value "<TBD>"
)
(vvPair
variable "task_QuestaSimPath"
value "/eda/mentor/2019-20/RHELx86/QUESTA-CORE-PRIME_2019.4/questasim/linux_x86_64"
)
(vvPair
variable "task_VCSPath"
value "<TBD>"
)
(vvPair
variable "this_ext"
value "bd"
)
(vvPair
variable "this_file"
value "struct"
)
(vvPair
variable "this_file_logical"
value "struct"
)
(vvPair
variable "time"
value "19:55:50"
)
(vvPair
variable "unit"
value "elink_core"
)
(vvPair
variable "user"
value "dcs"
)
(vvPair
variable "version"
value "2019.4 (Build 4)"
)
(vvPair
variable "view"
value "struct"
)
(vvPair
variable "year"
value "2021"
)
(vvPair
variable "yy"
value "21"
)
]
)
LanguageMgr "Verilog2001LangMgr"
uid 52,0
optionalChildren [
*1 (Grouping
uid 9,0
optionalChildren [
*2 (CommentText
uid 11,0
shape (Rectangle
uid 12,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "18000,50000,35000,51000"
)
oxt "18000,70000,35000,71000"
text (MLText
uid 13,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
font "courier,8,0"
)
xt "18200,50050,29200,50950"
st "
by %user on %dd %month %year
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
titleBlock 1
)
*3 (CommentText
uid 14,0
shape (Rectangle
uid 15,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "35000,46000,39000,47000"
)
oxt "35000,66000,39000,67000"
text (MLText
uid 16,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
font "courier,8,0"
)
xt "35200,46050,39200,46950"
st "
Project:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*4 (CommentText
uid 17,0
shape (Rectangle
uid 18,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "18000,48000,35000,49000"
)
oxt "18000,68000,35000,69000"
text (MLText
uid 19,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
font "courier,8,0"
)
xt "18200,48050,31700,48950"
st "
<enter diagram title here>
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
titleBlock 1
)
*5 (CommentText
uid 20,0
shape (Rectangle
uid 21,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "14000,48000,18000,49000"
)
oxt "14000,68000,18000,69000"
text (MLText
uid 22,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
font "courier,8,0"
)
xt "14200,48050,17200,48950"
st "
Title:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*6 (CommentText
uid 23,0
shape (Rectangle
uid 24,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "35000,47000,55000,51000"
)
oxt "35000,67000,55000,71000"
text (MLText
uid 25,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
font "courier,8,0"
)
xt "35200,47200,46200,48100"
st "
<enter comments here>
"
tm "CommentText"
wrapOption 3
visibleHeight 4000
visibleWidth 20000
)
ignorePrefs 1
titleBlock 1
)
*7 (CommentText
uid 26,0
shape (Rectangle
uid 27,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "39000,46000,55000,47000"
)
oxt "39000,66000,55000,67000"
text (MLText
uid 28,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
font "courier,8,0"
)
xt "39200,46050,42700,46950"
st "
%project_name
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 16000
)
position 1
ignorePrefs 1
titleBlock 1
)
*8 (CommentText
uid 29,0
shape (Rectangle
uid 30,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "14000,46000,35000,48000"
)
oxt "14000,66000,35000,68000"
text (MLText
uid 31,0
va (VaSet
fg "32768,0,0"
)
xt "20000,46500,29000,47500"
st "
<company name>
"
ju 0
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 21000
)
position 1
ignorePrefs 1
titleBlock 1
)
*9 (CommentText
uid 32,0
shape (Rectangle
uid 33,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "14000,49000,18000,50000"
)
oxt "14000,69000,18000,70000"
text (MLText
uid 34,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
font "courier,8,0"
)
xt "14200,49050,16700,49950"
st "
Path:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*10 (CommentText
uid 35,0
shape (Rectangle
uid 36,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "14000,50000,18000,51000"
)
oxt "14000,70000,18000,71000"
text (MLText
uid 37,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
font "courier,8,0"
)
xt "14200,50050,17700,50950"
st "
Edited:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*11 (CommentText
uid 38,0
shape (Rectangle
uid 39,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "18000,49000,35000,50000"
)
oxt "18000,69000,35000,70000"
text (MLText
uid 40,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
font "courier,8,0"
)
xt "18200,49050,33200,49950"
st "
%library/%unit/%view
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
titleBlock 1
)
]
shape (GroupingShape
uid 10,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineStyle 2
lineWidth 2
)
xt "14000,46000,55000,51000"
)
oxt "14000,66000,55000,71000"
)
*12 (SaComponent
uid 181,0
optionalChildren [
*13 (CptPort
uid 109,0
ps "OnEdgeStrategy"
shape (Triangle
uid 110,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "48000,21625,48750,22375"
)
tg (CPTG
uid 111,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 112,0
va (VaSet
font "courier,8,0"
)
xt "41500,21550,47000,22450"
st "DATA1bitIN"
ju 2
blo "47000,22250"
)
)
thePort (LogicalPort
lang 5
decl (Decl
n "DATA1bitIN"
t "wire"
o 1
suid 65,0
)
)
)
*14 (CptPort
uid 113,0
ps "OnEdgeStrategy"
shape (Triangle
uid 114,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "23250,20625,24000,21375"
)
tg (CPTG
uid 115,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 116,0
va (VaSet
font "courier,8,0"
)
xt "25000,20550,28000,21450"
st "bitCLK"
blo "25000,21250"
)
)
thePort (LogicalPort
lang 5
decl (Decl
n "bitCLK"
t "wire"
preAdd 0
posAdd 0
o 5
suid 66,0
)
)
)
*15 (CptPort
uid 117,0
ps "OnEdgeStrategy"
shape (Triangle
uid 118,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "23250,19625,24000,20375"
)
tg (CPTG
uid 119,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 120,0
va (VaSet
font "courier,8,0"
)
xt "25000,19550,29000,20450"
st "bitCLKx2"
blo "25000,20250"
)
)
thePort (LogicalPort
lang 5
decl (Decl
n "bitCLKx2"
t "wire"
o 2
suid 67,0
)
)
)
*16 (CptPort
uid 121,0
ps "OnEdgeStrategy"
shape (Triangle
uid 122,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "23250,18625,24000,19375"
)
tg (CPTG
uid 123,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 124,0
va (VaSet
font "courier,8,0"
)
xt "25000,18550,29000,19450"
st "bitCLKx4"
blo "25000,19250"
)
)
thePort (LogicalPort
lang 5
decl (Decl
n "bitCLKx4"
t "wire"
o 14
suid 68,0
)
)
)
*17 (CptPort
uid 125,0
ps "OnEdgeStrategy"
shape (Triangle
uid 126,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "48000,27625,48750,28375"
)
tg (CPTG
uid 127,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 128,0
va (VaSet
font "courier,8,0"
)
xt "38500,27550,47000,28450"
st "dout_dbg : [9:0]"
ju 2
blo "47000,28250"
)
)
thePort (LogicalPort
lang 5
m 1
decl (Decl
n "dout_dbg"
t "wire"
b "[9:0]"
o 13
suid 70,0
)
)
)
*18 (CptPort
uid 129,0
ps "OnEdgeStrategy"
shape (Triangle
uid 130,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "23250,23625,24000,24375"
)
tg (CPTG
uid 131,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 132,0
va (VaSet
font "courier,8,0"
)
xt "25000,23550,34000,24450"
st "efifoDout : [9:0]"
blo "25000,24250"
)
)
thePort (LogicalPort
lang 5
m 1
decl (Decl
n "efifoDout"
t "wire"
b "[9:0]"
o 10
suid 71,0
)
)
)
*19 (CptPort
uid 133,0
ps "OnEdgeStrategy"
shape (Triangle
uid 134,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "48000,19625,48750,20375"
)
tg (CPTG
uid 135,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 136,0
va (VaSet
font "courier,8,0"
)
xt "41500,19550,47000,20450"
st "efifoEmpty"
ju 2
blo "47000,20250"
)
)
thePort (LogicalPort
lang 5
m 1
decl (Decl
n "efifoEmpty"
t "wire"
o 7
suid 72,0
)
)
)
*20 (CptPort
uid 137,0
ps "OnEdgeStrategy"
shape (Triangle
uid 138,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "48000,20625,48750,21375"
)
tg (CPTG
uid 139,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 140,0
va (VaSet
font "courier,8,0"
)
xt "42500,20550,47000,21450"
st "efifoFull"
ju 2
blo "47000,21250"
)
)
thePort (LogicalPort
lang 5
m 1
decl (Decl
n "efifoFull"
t "wire"
o 9
suid 73,0
)
)
)
*21 (CptPort
uid 141,0
ps "OnEdgeStrategy"
shape (Triangle
uid 142,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "23250,21625,24000,22375"
)
tg (CPTG
uid 143,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 144,0
va (VaSet
font "courier,8,0"
)
xt "25000,21550,29500,22450"
st "efifoRclk"
blo "25000,22250"
)
)
thePort (LogicalPort
lang 5
decl (Decl
n "efifoRclk"
t "wire"
o 6
suid 74,0
)
)
)
*22 (CptPort
uid 145,0
ps "OnEdgeStrategy"
shape (Triangle
uid 146,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "23250,22625,24000,23375"
)
tg (CPTG
uid 147,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 148,0
va (VaSet
font "courier,8,0"
)
xt "25000,22550,28500,23450"
st "efifoRe"
blo "25000,23250"
)
)
thePort (LogicalPort
lang 5
decl (Decl
n "efifoRe"
t "wire"
o 3
suid 75,0
)
)
)
*23 (CptPort
uid 149,0
ps "OnEdgeStrategy"
shape (Triangle
uid 150,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "48000,22625,48750,23375"
)
tg (CPTG
uid 151,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 152,0
va (VaSet
font "courier,8,0"
)
xt "38000,22550,47000,23450"
st "elink2bit : [1:0]"
ju 2
blo "47000,23250"
)
)
thePort (LogicalPort
lang 5
decl (Decl
n "elink2bit"
t "wire"
b "[1:0]"
o 11
suid 76,0
)
)
)
*24 (CptPort
uid 153,0
ps "OnEdgeStrategy"
shape (Triangle
uid 154,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "23250,25625,24000,26375"
)
tg (CPTG
uid 155,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 156,0
va (VaSet
font "courier,8,0"
)
xt "25000,25550,30500,26450"
st "fifo_flush"
blo "25000,26250"
)
)
thePort (LogicalPort
lang 5
decl (Decl
n "fifo_flush"
t "wire"
o 8
suid 77,0
)
)
)
*25 (CptPort
uid 157,0
ps "OnEdgeStrategy"
shape (Triangle
uid 158,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "23250,27625,24000,28375"
)
tg (CPTG
uid 159,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 160,0
va (VaSet
font "courier,8,0"
)
xt "25000,27550,30500,28450"
st "swap_input"
blo "25000,28250"
)
)
thePort (LogicalPort
lang 5
decl (Decl
n "swap_input"
t "wire"
o 4
suid 78,0
)
)
)
*26 (CptPort
uid 161,0
ps "OnEdgeStrategy"
shape (Triangle
uid 162,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "48000,24625,48750,25375"
)
tg (CPTG
uid 163,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 164,0
va (VaSet
font "courier,8,0"
)
xt "39000,24550,47000,25450"
st "din_dbg : [9:0]"
ju 2
blo "47000,25250"
)
)
thePort (LogicalPort
lang 5
m 1
decl (Decl
n "din_dbg"
t "reg"
b "[9:0]"
o 16
suid 83,0
iv "10'b0"
)
)
)
*27 (CptPort
uid 165,0
ps "OnEdgeStrategy"
shape (Triangle
uid 166,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "48000,25625,48750,26375"
)
tg (CPTG
uid 167,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 168,0
va (VaSet
font "courier,8,0"
)
xt "36500,25550,47000,26450"
st "din_fifo_dbg : [9:0]"
ju 2
blo "47000,26250"
)
)
thePort (LogicalPort
lang 5
m 1
decl (Decl
n "din_fifo_dbg"
t "wire"
b "[9:0]"
o 17
suid 85,0
)
)
)
*28 (CptPort
uid 169,0
ps "OnEdgeStrategy"
shape (Triangle
uid 170,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "48000,26625,48750,27375"
)
tg (CPTG
uid 171,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 172,0
va (VaSet
font "courier,8,0"
)
xt "39500,26550,47000,27450"
st "wr_en_fifo_dbg"
ju 2
blo "47000,27250"
)
)
thePort (LogicalPort
lang 5
m 1
decl (Decl
n "wr_en_fifo_dbg"
t "wire"
o 18
suid 86,0
)
)
)
*29 (CptPort
uid 173,0
ps "OnEdgeStrategy"
shape (Triangle
uid 174,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "48000,28625,48750,29375"
)
tg (CPTG
uid 175,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 176,0
va (VaSet
font "courier,8,0"
)
xt "42500,28550,47000,29450"
st "wr_en_dbg"
ju 2
blo "47000,29250"
)
)
thePort (LogicalPort
lang 5
m 1
decl (Decl
n "wr_en_dbg"
t "reg"
o 12
suid 89,0
iv "0"
)
)
)
*30 (CptPort
uid 177,0
ps "OnEdgeStrategy"
shape (Triangle
uid 178,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "23250,28625,24000,29375"
)
tg (CPTG
uid 179,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 180,0
va (VaSet
font "courier,8,0"
)
xt "25000,28550,30500,29450"
st "reverse_rx"
blo "25000,29250"
)
)
thePort (LogicalPort
lang 5
decl (Decl
n "reverse_rx"
t "wire"
o 15
suid 90,0
)
)
)
*31 (CptPort
uid 969,0
ps "OnEdgeStrategy"
shape (Triangle
uid 970,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "23250,26625,24000,27375"
)
tg (CPTG
uid 971,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 972,0
va (VaSet
font "courier,8,0"
)
xt "25000,26550,26500,27450"
st "rst"
blo "25000,27250"
)
)
thePort (LogicalPort
lang 5
decl (Decl
n "rst"
t "wire"
o 19
suid 91,0
)
)
)
]
shape (Rectangle
uid 182,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "24000,17000,48000,31000"
)
oxt "21000,8000,45000,28000"
ttg (MlTextGroup
uid 183,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*32 (Text
uid 184,0
va (VaSet
font "courier,8,1"
)
xt "30750,23100,36750,24000"
st "mopshub_lib"
blo "30750,23800"
tm "BdLibraryNameMgr"
)
*33 (Text
uid 185,0
va (VaSet
font "courier,8,1"
)
xt "30750,24000,37750,24900"
st "Elink_to_FIFO"
blo "30750,24700"
tm "CptNameMgr"
)
*34 (Text
uid 186,0
va (VaSet
font "courier,8,1"
)
xt "30750,24900,32250,25800"
st "U_0"
blo "30750,25600"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 187,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 188,0
text (MLText
uid 189,0
va (VaSet
font "courier,8,0"
)
xt "9000,23000,9000,23000"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
uid 190,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "24250,29250,25750,30750"
iconName "BlockDiagram.png"
iconMaskName "BlockDiagram.msk"
ftype 1
)
ordering 1
viewiconposition 0
portVis (PortSigDisplay
sIVOD 1
sF 0
)
archFileType "UNKNOWN"
)
*35 (PortIoOut
uid 215,0
shape (CompositeShape
uid 216,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 217,0
sl 0
ro 90
xt "17000,23625,18500,24375"
)
(Line
uid 218,0
sl 0
ro 90
xt "18500,24000,19000,24000"
pts [
"19000,24000"
"18500,24000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 219,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 220,0
va (VaSet
font "courier,8,0"
)
xt "7500,23550,16000,24450"
st "rx_fifo_data_out"
ju 2
blo "16000,24250"
tm "WireNameMgr"
)
)
)
*36 (PortIoOut
uid 221,0
shape (CompositeShape
uid 222,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 223,0
sl 0
ro 270
xt "52500,19625,54000,20375"
)
(Line
uid 224,0
sl 0
ro 270
xt "52000,20000,52500,20000"
pts [
"52000,20000"
"52500,20000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 225,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 226,0
va (VaSet
font "courier,8,0"
)
xt "55000,19550,62000,20450"
st "rx_fifo_empty"
blo "55000,20250"
tm "WireNameMgr"
)
)
)
*37 (PortIoOut
uid 227,0
shape (CompositeShape
uid 228,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 229,0
sl 0
ro 270
xt "52500,20625,54000,21375"
)
(Line
uid 230,0
sl 0
ro 270
xt "52000,21000,52500,21000"
pts [
"52000,21000"
"52500,21000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 231,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 232,0
va (VaSet
font "courier,8,0"
)
xt "55000,20550,61500,21450"
st "rx_fifo_full"
blo "55000,21250"
tm "WireNameMgr"
)
)
)
*38 (Net
uid 233,0
lang 5
decl (Decl
n "dout_dbg"
t "wire"
b "[9:0]"
o 20
suid 4,0
)
declText (MLText
uid 234,0
va (VaSet
font "courier,8,0"
)
xt "74000,20700,86500,21600"
st "wire [9:0]     dout_dbg;
"
)
)
*39 (Net
uid 241,0
lang 5
decl (Decl
n "din_dbg"
t "wire"
b "[9:0]"
o 18
suid 5,0
)
declText (MLText
uid 242,0
va (VaSet
font "courier,8,0"
)
xt "74000,18900,86000,19800"
st "wire [9:0]     din_dbg;
"
)
)
*40 (Net
uid 249,0
lang 5
decl (Decl
n "din_fifo_dbg"
t "wire"
b "[9:0]"
o 19
suid 6,0
)
declText (MLText
uid 250,0
va (VaSet
font "courier,8,0"
)
xt "74000,19800,88500,20700"
st "wire [9:0]     din_fifo_dbg;
"
)
)
*41 (Net
uid 257,0
lang 5
decl (Decl
n "wr_en_fifo_dbg"
t "wire"
o 26
suid 7,0
)
declText (MLText
uid 258,0
va (VaSet
font "courier,8,0"
)
xt "74000,26100,89500,27000"
st "wire           wr_en_fifo_dbg;
"
)
)
*42 (Net
uid 265,0
lang 5
decl (Decl
n "wr_en_dbg"
t "wire"
o 25
suid 8,0
)
declText (MLText
uid 266,0
va (VaSet
font "courier,8,0"
)
xt "74000,25200,87000,26100"
st "wire           wr_en_dbg;
"
)
)
*43 (Net
uid 421,0
lang 5
decl (Decl
n "elink2bit"
t "wire"
b "[1:0]"
o 6
suid 20,0
)
declText (MLText
uid 422,0
va (VaSet
font "courier,8,0"
)
xt "74000,7200,87000,8100"
st "wire [1:0]     elink2bit;
"
)
)
*44 (PortIoIn
uid 429,0
shape (CompositeShape
uid 430,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 431,0
sl 0
ro 90
xt "52500,21625,54000,22375"
)
(Line
uid 432,0
sl 0
ro 90
xt "52000,22000,52500,22000"
pts [
"52500,22000"
"52000,22000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 433,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 434,0
va (VaSet
font "courier,8,0"
)
xt "55000,21550,59000,22450"
st "rx_elink"
blo "55000,22250"
tm "WireNameMgr"
)
)
)
*45 (PortIoIn
uid 435,0
shape (CompositeShape
uid 436,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 437,0
sl 0
ro 90
xt "52500,22625,54000,23375"
)
(Line
uid 438,0
sl 0
ro 90
xt "52000,23000,52500,23000"
pts [
"52500,23000"
"52000,23000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 439,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 440,0
va (VaSet
font "courier,8,0"
)
xt "55000,22550,59500,23450"
st "elink2bit"
blo "55000,23250"
tm "WireNameMgr"
)
)
)
*46 (Net
uid 441,0
lang 5
decl (Decl
n "bitCLK"
t "wire"
o 7
suid 21,0
)
declText (MLText
uid 442,0
va (VaSet
font "courier,8,0"
)
xt "74000,8100,85500,9000"
st "wire           bitCLK;
"
)
)
*47 (Net
uid 449,0
lang 5
decl (Decl
n "bitCLKx2"
t "wire"
o 8
suid 22,0
)
declText (MLText
uid 450,0
va (VaSet
font "courier,8,0"
)
xt "74000,9000,86500,9900"
st "wire           bitCLKx2;
"
)
)
*48 (Net
uid 457,0
lang 5
decl (Decl
n "bitCLKx4"
t "wire"
o 9
suid 23,0
)
declText (MLText
uid 458,0
va (VaSet
font "courier,8,0"
)
xt "74000,9900,86500,10800"
st "wire           bitCLKx4;
"
)
)
*49 (Net
uid 465,0
lang 5
decl (Decl
n "efifoRclk"
t "wire"
o 10
suid 24,0
)
declText (MLText
uid 466,0
va (VaSet
font "courier,8,0"
)
xt "74000,10800,87000,11700"
st "wire           efifoRclk;
"
)
)
*50 (Net
uid 481,0
lang 5
decl (Decl
n "fifo_flush"
t "wire"
o 12
suid 26,0
)
declText (MLText
uid 482,0
va (VaSet
font "courier,8,0"
)
xt "74000,12600,87500,13500"
st "wire           fifo_flush;
"
)
)
*51 (Net
uid 489,0
lang 5
decl (Decl
n "swap_input"
t "reg"
o 23
suid 27,0
iv "0"
)
declText (MLText
uid 490,0
va (VaSet
font "courier,8,0"
)
xt "74000,23400,89500,24300"
st "reg            swap_input = 0;
"
)
)
*52 (Net
uid 497,0
lang 5
decl (Decl
n "reverse_rx"
t "reg"
o 21
suid 28,0
iv "0"
)
declText (MLText
uid 498,0
va (VaSet
font "courier,8,0"
)
xt "74000,21600,89500,22500"
st "reg            reverse_rx = 0;
"
)
)
*53 (PortIoIn
uid 505,0
shape (CompositeShape
uid 506,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 507,0
sl 0
ro 270
xt "41000,5625,42500,6375"
)
(Line
uid 508,0
sl 0
ro 270
xt "42500,6000,43000,6000"
pts [
"42500,6000"
"43000,6000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 509,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 510,0
va (VaSet
font "courier,8,0"
)
xt "37000,5550,40000,6450"
st "bitCLK"
ju 2
blo "40000,6250"
tm "WireNameMgr"
)
)
)
*54 (PortIoIn
uid 511,0
shape (CompositeShape
uid 512,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 513,0
sl 0
ro 270
xt "41000,3625,42500,4375"
)
(Line
uid 514,0
sl 0
ro 270
xt "42500,4000,43000,4000"
pts [
"42500,4000"
"43000,4000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 515,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 516,0
va (VaSet
font "courier,8,0"
)
xt "36000,3550,40000,4450"
st "bitCLKx2"
ju 2
blo "40000,4250"
tm "WireNameMgr"
)
)
)
*55 (PortIoIn
uid 517,0
shape (CompositeShape
uid 518,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 519,0
sl 0
ro 270
xt "41000,1625,42500,2375"
)
(Line
uid 520,0
sl 0
ro 270
xt "42500,2000,43000,2000"
pts [
"42500,2000"
"43000,2000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 521,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 522,0
va (VaSet
font "courier,8,0"
)
xt "36000,1550,40000,2450"
st "bitCLKx4"
ju 2
blo "40000,2250"
tm "WireNameMgr"
)
)
)
*56 (PortIoIn
uid 523,0
shape (CompositeShape
uid 524,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 525,0
sl 0
ro 270
xt "17000,21625,18500,22375"
)
(Line
uid 526,0
sl 0
ro 270
xt "18500,22000,19000,22000"
pts [
"18500,22000"
"19000,22000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 527,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 528,0
va (VaSet
font "courier,8,0"
)
xt "11500,21550,16000,22450"
st "efifoRclk"
ju 2
blo "16000,22250"
tm "WireNameMgr"
)
)
)
*57 (PortIoIn
uid 529,0
shape (CompositeShape
uid 530,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 531,0
sl 0
ro 270
xt "17000,22625,18500,23375"
)
(Line
uid 532,0
sl 0
ro 270
xt "18500,23000,19000,23000"
pts [
"18500,23000"
"19000,23000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 533,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 534,0
va (VaSet
font "courier,8,0"
)
xt "7000,22550,16000,23450"
st "rx_fifo_rd_enable"
ju 2
blo "16000,23250"
tm "WireNameMgr"
)
)
)
*58 (PortIoIn
uid 535,0
shape (CompositeShape
uid 536,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 537,0
sl 0
ro 270
xt "41000,7625,42500,8375"
)
(Line
uid 538,0
sl 0
ro 270
xt "42500,8000,43000,8000"
pts [
"42500,8000"
"43000,8000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 539,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 540,0
va (VaSet
font "courier,8,0"
)
xt "34500,7550,40000,8450"
st "fifo_flush"
ju 2
blo "40000,8250"
tm "WireNameMgr"
)
)
)
*59 (SaComponent
uid 670,0
optionalChildren [
*60 (CptPort
uid 626,0
ps "OnEdgeStrategy"
shape (Triangle
uid 627,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "23250,33625,24000,34375"
)
tg (CPTG
uid 628,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 629,0
va (VaSet
font "courier,8,0"
)
xt "25000,33550,29000,34450"
st "bitCLKx4"
blo "25000,34250"
)
)
thePort (LogicalPort
lang 5
decl (Decl
n "bitCLKx4"
t "wire"
o 3
suid 4,0
)
)
)
*61 (CptPort
uid 630,0
ps "OnEdgeStrategy"
shape (Triangle
uid 631,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "23250,39625,24000,40375"
)
tg (CPTG
uid 632,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 633,0
va (VaSet
font "courier,8,0"
)
xt "25000,39550,26500,40450"
st "rst"
blo "25000,40250"
)
)
thePort (LogicalPort
lang 5
decl (Decl
n "rst"
t "wire"
o 4
suid 5,0
)
)
)
*62 (CptPort
uid 638,0
ps "OnEdgeStrategy"
shape (Triangle
uid 639,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "48000,33625,48750,34375"
)
tg (CPTG
uid 640,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 641,0
va (VaSet
font "courier,8,0"
)
xt "41500,33550,47000,34450"
st "efifoPfull"
ju 2
blo "47000,34250"
)
)
thePort (LogicalPort
lang 5
m 1
decl (Decl
n "efifoPfull"
t "wire"
o 6
suid 7,0
)
)
)
*63 (CptPort
uid 642,0
ps "OnEdgeStrategy"
shape (Triangle
uid 643,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "48000,34625,48750,35375"
)
tg (CPTG
uid 644,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 645,0
va (VaSet
font "courier,8,0"
)
xt "41000,34550,47000,35450"
st "DATA1bitOUT"
ju 2
blo "47000,35250"
)
)
thePort (LogicalPort
lang 5
m 1
decl (Decl
n "DATA1bitOUT"
t "wire"
o 7
suid 8,0
)
)
)
*64 (CptPort
uid 646,0
ps "OnEdgeStrategy"
shape (Triangle
uid 647,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "48000,35625,48750,36375"
)
tg (CPTG
uid 648,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 649,0
va (VaSet
font "courier,8,0"
)
xt "38000,35550,47000,36450"
st "elink2bit : [1:0]"
ju 2
blo "47000,36250"
)
)
thePort (LogicalPort
lang 5
m 1
decl (Decl
n "elink2bit"
t "wire"
b "[1:0]"
o 8
suid 9,0
)
)
)
*65 (CptPort
uid 650,0
ps "OnEdgeStrategy"
shape (Triangle
uid 651,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "23250,40625,24000,41375"
)
tg (CPTG
uid 652,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 653,0
va (VaSet
font "courier,8,0"
)
xt "25000,40550,30500,41450"
st "fifo_flush"
blo "25000,41250"
)
)
thePort (LogicalPort
lang 5
decl (Decl
n "fifo_flush"
t "wire"
o 9
suid 10,0
)
)
)
*66 (CptPort
uid 654,0
ps "OnEdgeStrategy"
shape (Triangle
uid 655,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "23250,34625,24000,35375"
)
tg (CPTG
uid 656,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 657,0
va (VaSet
font "courier,8,0"
)
xt "25000,34550,29000,35450"
st "bitCLKx2"
blo "25000,35250"
)
)
thePort (LogicalPort
lang 5
decl (Decl
n "bitCLKx2"
t "wire"
o 2
suid 11,0
)
)
)
*67 (CptPort
uid 662,0
ps "OnEdgeStrategy"
shape (Triangle
uid 663,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "23250,42625,24000,43375"
)
tg (CPTG
uid 664,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 665,0
va (VaSet
font "courier,8,0"
)
xt "25000,42550,30500,43450"
st "reverse_tx"
blo "25000,43250"
)
)
thePort (LogicalPort
lang 5
decl (Decl
n "reverse_tx"
t "wire"
eolc "// 0"
posAdd 0
o 10
suid 13,0
)
)
)
*68 (CptPort
uid 666,0
ps "OnEdgeStrategy"
shape (Triangle
uid 667,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "23250,41625,24000,42375"
)
tg (CPTG
uid 668,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 669,0
va (VaSet
font "courier,8,0"
)
xt "25000,41550,31000,42450"
st "swap_output"
blo "25000,42250"
)
)
thePort (LogicalPort
lang 5
decl (Decl
n "swap_output"
t "wire"
eolc "// 0 default when '1', the output bits will be swapped"
preAdd 0
posAdd 0
o 11
suid 14,0
)
)
)
*69 (CptPort
uid 1809,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1810,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "23250,37625,24000,38375"
)
tg (CPTG
uid 1811,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1812,0
va (VaSet
font "courier,8,0"
)
xt "25000,37550,40500,38450"
st "fifo_din : [DATA_IN_WIDTH-1:0]"
blo "25000,38250"
)
)
thePort (LogicalPort
lang 5
decl (Decl
n "fifo_din"
t "wire"
b "[DATA_IN_WIDTH-1:0]"
o 5
suid 32,0
)
)
)
*70 (CptPort
uid 1813,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1814,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "23250,35625,24000,36375"
)
tg (CPTG
uid 1815,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1816,0
va (VaSet
font "courier,8,0"
)
xt "25000,35550,31000,36450"
st "fifo_wr_clk"
blo "25000,36250"
)
)
thePort (LogicalPort
lang 5
decl (Decl
n "fifo_wr_clk"
t "wire"
o 13
suid 30,0
)
)
)
*71 (CptPort
uid 1817,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1818,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "23250,38625,24000,39375"
)
tg (CPTG
uid 1819,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1820,0
va (VaSet
font "courier,8,0"
)
xt "25000,38550,30500,39450"
st "fifo_wr_en"
blo "25000,39250"
)
)
thePort (LogicalPort
lang 5
decl (Decl
n "fifo_wr_en"
t "wire"
o 1
suid 31,0
)
)
)
*72 (CptPort
uid 1821,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1822,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "23250,36625,24000,37375"
)
tg (CPTG
uid 1823,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1824,0
va (VaSet
font "courier,8,0"
)
xt "25000,36550,28000,37450"
st "bitCLK"
blo "25000,37250"
)
)
thePort (LogicalPort
lang 5
decl (Decl
n "bitCLK"
t "wire"
preAdd 0
posAdd 0
o 12
suid 34,0
)
)
)
]
shape (Rectangle
uid 671,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "24000,32000,48000,45000"
)
oxt "27000,6000,43000,25000"
ttg (MlTextGroup
uid 672,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*73 (Text
uid 673,0
va (VaSet
font "courier,8,1"
)
xt "30750,39100,36750,40000"
st "MOPSHUB_LIB"
blo "30750,39800"
tm "BdLibraryNameMgr"
)
*74 (Text
uid 674,0
va (VaSet
font "courier,8,1"
)
xt "30750,40000,37750,40900"
st "fifo_to_elink"
blo "30750,40700"
tm "CptNameMgr"
)
*75 (Text
uid 675,0
va (VaSet
font "courier,8,1"
)
xt "30750,40900,38250,41800"
st "fifo_to_elink0"
blo "30750,41600"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 676,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 677,0
text (MLText
uid 678,0
va (VaSet
font "courier,8,0"
)
xt "37000,40400,48000,44000"
st "// synopsys template
// synopsys template
DATA_IN_WIDTH  = 10  
DATA_OUT_WIDTH = 10  "
)
header ""
)
elements [
(GiElement
name "DATA_IN_WIDTH"
value "10"
pr "// synopsys template
// synopsys template"
apr 0
)
(GiElement
name "DATA_OUT_WIDTH"
value "10"
)
]
)
viewicon (ZoomableIcon
uid 679,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "24250,43250,25750,44750"
iconName "BlockDiagram.png"
iconMaskName "BlockDiagram.msk"
ftype 1
)
ordering 1
viewiconposition 0
connectByName 1
portVis (PortSigDisplay
sIVOD 1
sF 0
)
archFileType "UNKNOWN"
)
*76 (Net
uid 720,0
lang 5
decl (Decl
n "rst"
t "wire"
preAdd 0
posAdd 0
o 13
suid 29,0
)
declText (MLText
uid 721,0
va (VaSet
font "courier,8,0"
)
xt "74000,13500,84000,14400"
st "wire           rst;
"
)
)
*77 (Net
uid 740,0
lang 5
decl (Decl
n "efifoPfull"
t "wire"
o 14
suid 30,0
)
declText (MLText
uid 741,0
va (VaSet
font "courier,8,0"
)
xt "74000,14400,87500,15300"
st "wire           efifoPfull;
"
)
)
*78 (PortIoOut
uid 762,0
shape (CompositeShape
uid 763,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 764,0
sl 0
ro 270
xt "54500,33625,56000,34375"
)
(Line
uid 765,0
sl 0
ro 270
xt "54000,34000,54500,34000"
pts [
"54000,34000"
"54500,34000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 766,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 767,0
va (VaSet
font "courier,8,0"
)
xt "57000,33550,62500,34450"
st "efifoPfull"
blo "57000,34250"
tm "WireNameMgr"
)
)
)
*79 (Net
uid 792,0
lang 5
decl (Decl
n "reverse_tx"
t "reg"
eolc "0"
o 22
suid 35,0
iv "0"
)
declText (MLText
uid 793,0
va (VaSet
font "courier,8,0"
)
xt "74000,22500,92000,23400"
st "reg            reverse_tx = 0; // 0
"
)
)
*80 (Net
uid 800,0
lang 5
decl (Decl
n "swap_output"
t "reg"
eolc "// 0 defaultwhen '1', the output bits will be swapped"
o 24
suid 36,0
iv "0"
)
declText (MLText
uid 801,0
va (VaSet
font "courier,8,0"
)
xt "74000,24300,117200,25200"
st "reg            swap_output = 0; // 0 defaultwhen '1', the output bits will be swapped
"
)
)
*81 (PortIoIn
uid 808,0
shape (CompositeShape
uid 809,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 810,0
sl 0
ro 270
xt "17000,37625,18500,38375"
)
(Line
uid 811,0
sl 0
ro 270
xt "18500,38000,19000,38000"
pts [
"18500,38000"
"19000,38000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 812,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 813,0
va (VaSet
font "courier,8,0"
)
xt "9500,37550,16000,38450"
st "rec_fifo_din"
ju 2
blo "16000,38250"
tm "WireNameMgr"
)
)
)
*82 (PortIoIn
uid 814,0
shape (CompositeShape
uid 815,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 816,0
sl 0
ro 270
xt "17000,38625,18500,39375"
)
(Line
uid 817,0
sl 0
ro 270
xt "18500,39000,19000,39000"
pts [
"18500,39000"
"19000,39000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 818,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 819,0
va (VaSet
font "courier,8,0"
)
xt "6500,38550,16000,39450"
st "rec_fifo_wr_enable"
ju 2
blo "16000,39250"
tm "WireNameMgr"
)
)
)
*83 (Net
uid 870,0
lang 5
decl (Decl
n "rx_elink"
t "wire"
o 4
suid 40,0
)
declText (MLText
uid 871,0
va (VaSet
font "courier,8,0"
)
xt "74000,5400,86500,6300"
st "wire           rx_elink;
"
)
)
*84 (Net
uid 874,0
lang 5
decl (Decl
n "rx_fifo_rd_enable"
t "wire"
o 11
suid 42,0
)
declText (MLText
uid 875,0
va (VaSet
font "courier,8,0"
)
xt "74000,11700,91000,12600"
st "wire           rx_fifo_rd_enable;
"
)
)
*85 (Net
uid 878,0
lang 5
decl (Decl
n "rx_fifo_empty"
t "wire"
o 2
suid 44,0
)
declText (MLText
uid 879,0
va (VaSet
font "courier,8,0"
)
xt "74000,3600,89000,4500"
st "wire           rx_fifo_empty;
"
)
)
*86 (Net
uid 880,0
lang 5
decl (Decl
n "rx_fifo_full"
t "wire"
o 3
suid 45,0
)
declText (MLText
uid 881,0
va (VaSet
font "courier,8,0"
)
xt "74000,4500,88500,5400"
st "wire           rx_fifo_full;
"
)
)
*87 (Net
uid 882,0
lang 5
decl (Decl
n "rx_fifo_data_out"
t "wire"
b "[9:0]"
o 1
suid 46,0
)
declText (MLText
uid 883,0
va (VaSet
font "courier,8,0"
)
xt "74000,2700,90500,3600"
st "wire [9:0]     rx_fifo_data_out;
"
)
)
*88 (GlobalConnector
uid 896,0
shape (Circle
uid 897,0
va (VaSet
vasetType 1
fg "65535,65535,0"
)
xt "46000,1000,48000,3000"
radius 1000
)
name (Text
uid 898,0
va (VaSet
font "courier,8,1"
)
xt "46750,1550,47250,2450"
st "G"
blo "46750,2250"
)
)
*89 (GlobalConnector
uid 899,0
shape (Circle
uid 900,0
va (VaSet
vasetType 1
fg "65535,65535,0"
)
xt "46000,3000,48000,5000"
radius 1000
)
name (Text
uid 901,0
va (VaSet
font "courier,8,1"
)
xt "46750,3550,47250,4450"
st "G"
blo "46750,4250"
)
)
*90 (GlobalConnector
uid 902,0
shape (Circle
uid 903,0
va (VaSet
vasetType 1
fg "65535,65535,0"
)
xt "46000,5000,48000,7000"
radius 1000
)
name (Text
uid 904,0
va (VaSet
font "courier,8,1"
)
xt "46750,5550,47250,6450"
st "G"
blo "46750,6250"
)
)
*91 (GlobalConnector
uid 905,0
shape (Circle
uid 906,0
va (VaSet
vasetType 1
fg "65535,65535,0"
)
xt "46000,7000,48000,9000"
radius 1000
)
name (Text
uid 907,0
va (VaSet
font "courier,8,1"
)
xt "46750,7550,47250,8450"
st "G"
blo "46750,8250"
)
)
*92 (PortIoIn
uid 1042,0
shape (CompositeShape
uid 1043,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1044,0
sl 0
ro 270
xt "41000,9625,42500,10375"
)
(Line
uid 1045,0
sl 0
ro 270
xt "42500,10000,43000,10000"
pts [
"42500,10000"
"43000,10000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1046,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1047,0
va (VaSet
font "courier,8,0"
)
xt "38500,9500,40000,10400"
st "rst"
ju 2
blo "40000,10200"
tm "WireNameMgr"
)
)
)
*93 (GlobalConnector
uid 1054,0
shape (Circle
uid 1055,0
va (VaSet
vasetType 1
fg "65535,65535,0"
)
xt "46000,9000,48000,11000"
radius 1000
)
name (Text
uid 1056,0
va (VaSet
font "courier,8,1"
)
xt "46750,9550,47250,10450"
st "G"
blo "46750,10250"
)
)
*94 (SaComponent
uid 1136,0
optionalChildren [
*95 (CptPort
uid 1120,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1121,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "2250,2625,3000,3375"
)
tg (CPTG
uid 1122,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1123,0
va (VaSet
font "courier,8,0"
)
xt "4000,2550,5500,3450"
st "rst"
blo "4000,3250"
)
)
thePort (LogicalPort
lang 6
decl (Decl
n "rst"
t "logic"
o 1
)
)
)
*96 (CptPort
uid 1124,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1125,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "2250,3625,3000,4375"
)
tg (CPTG
uid 1126,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1127,0
va (VaSet
font "courier,8,0"
)
xt "4000,3550,5500,4450"
st "clk"
blo "4000,4250"
)
)
thePort (LogicalPort
lang 6
decl (Decl
n "clk"
t "logic"
o 2
)
)
)
*97 (CptPort
uid 1128,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1129,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "22000,2625,22750,3375"
)
tg (CPTG
uid 1130,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1131,0
va (VaSet
font "courier,8,0"
)
xt "12000,2550,21000,3450"
st "fifo_flush_signal"
ju 2
blo "21000,3250"
)
)
thePort (LogicalPort
lang 6
m 1
decl (Decl
n "fifo_flush_signal"
t "logic"
o 3
)
)
)
*98 (CptPort
uid 1132,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1133,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "22000,3625,22750,4375"
)
tg (CPTG
uid 1134,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1135,0
va (VaSet
font "courier,8,0"
)
xt "15500,3550,21000,4450"
st "rst_signal"
ju 2
blo "21000,4250"
)
)
thePort (LogicalPort
lang 6
m 1
decl (Decl
n "rst_signal"
t "logic"
o 4
)
)
)
]
shape (Rectangle
uid 1137,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "3000,2000,22000,8000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 1138,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*99 (Text
uid 1139,0
va (VaSet
font "courier,8,1"
)
xt "4000,5000,10000,5900"
st "mopshub_lib"
blo "4000,5700"
tm "BdLibraryNameMgr"
)
*100 (Text
uid 1140,0
va (VaSet
font "courier,8,1"
)
xt "4000,5900,14000,6800"
st "intialize_elinkCore"
blo "4000,6600"
tm "CptNameMgr"
)
*101 (Text
uid 1141,0
va (VaSet
font "courier,8,1"
)
xt "4000,6800,5500,7700"
st "U_2"
blo "4000,7500"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 1142,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 1143,0
text (MLText
uid 1144,0
va (VaSet
font "courier,8,0"
)
xt "10000,2000,10000,2000"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
uid 1145,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "3250,6250,4750,7750"
iconName "VerilogFileViewIcon.png"
iconMaskName "VerilogFileViewIcon.msk"
ftype 11
)
ordering 1
viewiconposition 0
archFileType "UNKNOWN"
)
*102 (SaComponent
uid 1182,0
optionalChildren [
*103 (CptPort
uid 1166,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1167,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "2250,9625,3000,10375"
)
tg (CPTG
uid 1168,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1169,0
va (VaSet
font "courier,8,0"
)
xt "4000,9550,6000,10450"
st "clkA"
blo "4000,10250"
)
)
thePort (LogicalPort
lang 5
decl (Decl
n "clkA"
t "wire"
o 1
)
)
)
*104 (CptPort
uid 1170,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1171,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "22000,9625,22750,10375"
)
tg (CPTG
uid 1172,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1173,0
va (VaSet
font "courier,8,0"
)
xt "2000,9550,21000,10450"
st "data_in_clkA : [NUMBER_OF_BITS - 1:0]"
ju 2
blo "21000,10250"
)
)
thePort (LogicalPort
lang 5
decl (Decl
n "data_in_clkA"
t "wire"
b "[NUMBER_OF_BITS - 1:0]"
o 2
)
)
)
*105 (CptPort
uid 1174,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1175,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "2250,10625,3000,11375"
)
tg (CPTG
uid 1176,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1177,0
va (VaSet
font "courier,8,0"
)
xt "4000,10550,6000,11450"
st "clkB"
blo "4000,11250"
)
)
thePort (LogicalPort
lang 5
decl (Decl
n "clkB"
t "wire"
o 3
)
)
)
*106 (CptPort
uid 1178,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1179,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "22000,10625,22750,11375"
)
tg (CPTG
uid 1180,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1181,0
va (VaSet
font "courier,8,0"
)
xt "1500,10550,21000,11450"
st "data_out_clkB : [NUMBER_OF_BITS - 1:0]"
ju 2
blo "21000,11250"
)
)
thePort (LogicalPort
lang 5
m 1
decl (Decl
n "data_out_clkB"
t "wire"
b "[NUMBER_OF_BITS - 1:0]"
o 4
)
)
)
]
shape (Rectangle
uid 1183,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "3000,9000,22000,15000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 1184,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*107 (Text
uid 1185,0
va (VaSet
font "courier,8,1"
)
xt "7500,12000,13500,12900"
st "mopshub_lib"
blo "7500,12700"
tm "BdLibraryNameMgr"
)
*108 (Text
uid 1186,0
va (VaSet
font "courier,8,1"
)
xt "7500,12900,18500,13800"
st "clock_domain_crossing"
blo "7500,13600"
tm "CptNameMgr"
)
*109 (Text
uid 1187,0
va (VaSet
font "courier,8,1"
)
xt "7500,13800,9000,14700"
st "U_3"
blo "7500,14500"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 1188,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 1189,0
text (MLText
uid 1190,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "4000,12200,30500,14000"
st "NUMBER_OF_BITS = 2 //number of signals to be synced 
//number of signals to be synced"
)
header ""
)
elements [
(GiElement
name "NUMBER_OF_BITS"
value "2"
po "//number of signals to be synced"
apo 0
e "//number of signals to be synced"
)
]
)
viewicon (ZoomableIcon
uid 1191,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "3250,13250,4750,14750"
iconName "VerilogFileViewIcon.png"
iconMaskName "VerilogFileViewIcon.msk"
ftype 11
)
ordering 1
viewiconposition 0
connectByName 1
archFileType "UNKNOWN"
)
*110 (Net
uid 1224,0
lang 5
decl (Decl
n "data_in_clkA"
t "wire"
b "[1:0]"
o 27
suid 49,0
)
declText (MLText
uid 1225,0
va (VaSet
font "courier,8,0"
)
xt "74000,27000,88500,27900"
st "wire [1:0]     data_in_clkA;
"
)
)
*111 (Net
uid 1232,0
lang 5
decl (Decl
n "data_out_clkB"
t "wire"
b "[1:0]"
o 28
suid 50,0
)
declText (MLText
uid 1233,0
va (VaSet
font "courier,8,0"
)
xt "74000,27900,89000,28800"
st "wire [1:0]     data_out_clkB;
"
)
)
*112 (Net
uid 1560,0
lang 5
decl (Decl
n "rec_fifo_din"
t "wire"
b "[10-1:0]"
o 16
suid 51,0
)
declText (MLText
uid 1561,0
va (VaSet
font "courier,8,0"
)
xt "74000,16200,88500,17100"
st "wire [10-1:0]  rec_fifo_din;
"
)
)
*113 (Net
uid 1562,0
lang 5
decl (Decl
n "rec_fifo_wr_enable"
t "wire"
o 17
suid 52,0
)
declText (MLText
uid 1563,0
va (VaSet
font "courier,8,0"
)
xt "74000,17100,91500,18000"
st "wire           rec_fifo_wr_enable;
"
)
)
*114 (Net
uid 1574,0
lang 5
decl (Decl
n "tx_elink2bit"
t "wire"
b "[1:0]"
o 5
suid 53,0
)
declText (MLText
uid 1575,0
va (VaSet
font "courier,8,0"
)
xt "74000,6300,88500,7200"
st "wire [1:0]     tx_elink2bit;
"
)
)
*115 (PortIoOut
uid 1576,0
shape (CompositeShape
uid 1577,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1578,0
sl 0
ro 270
xt "54500,35625,56000,36375"
)
(Line
uid 1579,0
sl 0
ro 270
xt "54000,36000,54500,36000"
pts [
"54000,36000"
"54500,36000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1580,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1581,0
va (VaSet
font "courier,8,0"
)
xt "57000,35550,63500,36450"
st "tx_elink2bit"
blo "57000,36250"
tm "WireNameMgr"
)
)
)
*116 (PortIoOut
uid 1831,0
shape (CompositeShape
uid 1832,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1833,0
sl 0
ro 270
xt "54500,34625,56000,35375"
)
(Line
uid 1834,0
sl 0
ro 270
xt "54000,35000,54500,35000"
pts [
"54000,35000"
"54500,35000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1835,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1836,0
va (VaSet
font "courier,8,0"
)
xt "57000,34550,63500,35450"
st "tx_elink1bit"
blo "57000,35250"
tm "WireNameMgr"
)
)
)
*117 (Net
uid 1912,0
lang 5
decl (Decl
n "tx_elink1bit"
t "wire"
o 15
suid 54,0
)
declText (MLText
uid 1913,0
va (VaSet
font "courier,8,0"
)
xt "74000,15300,88500,16200"
st "wire           tx_elink1bit;
"
)
)
*118 (Wire
uid 193,0
shape (OrthoPolyLine
uid 194,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "19000,24000,23250,24000"
pts [
"23250,24000"
"19000,24000"
]
)
start &18
end &35
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 197,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 198,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "17000,23100,25500,24000"
st "rx_fifo_data_out"
blo "17000,23800"
tm "WireNameMgr"
)
)
on &87
)
*119 (Wire
uid 201,0
shape (OrthoPolyLine
uid 202,0
va (VaSet
vasetType 3
)
xt "48750,20000,52000,20000"
pts [
"48750,20000"
"52000,20000"
]
)
start &19
end &36
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 205,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 206,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "50000,19100,57000,20000"
st "rx_fifo_empty"
blo "50000,19800"
tm "WireNameMgr"
)
)
on &85
)
*120 (Wire
uid 209,0
shape (OrthoPolyLine
uid 210,0
va (VaSet
vasetType 3
)
xt "48750,21000,52000,21000"
pts [
"48750,21000"
"52000,21000"
]
)
start &20
end &37
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 213,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 214,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "50000,20100,56500,21000"
st "rx_fifo_full"
blo "50000,20800"
tm "WireNameMgr"
)
)
on &86
)
*121 (Wire
uid 235,0
shape (OrthoPolyLine
uid 236,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "48750,28000,62000,28000"
pts [
"48750,28000"
"62000,28000"
]
)
start &17
sat 32
eat 16
sty 1
st 0
sf 1
tg (WTG
uid 239,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 240,0
va (VaSet
font "courier,8,0"
)
xt "50000,27100,58500,28000"
st "dout_dbg : [9:0]"
blo "50000,27800"
tm "WireNameMgr"
)
)
on &38
)
*122 (Wire
uid 243,0
shape (OrthoPolyLine
uid 244,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "48750,25000,62000,25000"
pts [
"48750,25000"
"62000,25000"
]
)
start &26
sat 32
eat 16
sty 1
st 0
sf 1
tg (WTG
uid 247,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 248,0
va (VaSet
font "courier,8,0"
)
xt "50000,24100,58000,25000"
st "din_dbg : [9:0]"
blo "50000,24800"
tm "WireNameMgr"
)
)
on &39
)
*123 (Wire
uid 251,0
shape (OrthoPolyLine
uid 252,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "48750,26000,62000,26000"
pts [
"48750,26000"
"62000,26000"
]
)
start &27
sat 32
eat 16
sty 1
st 0
sf 1
tg (WTG
uid 255,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 256,0
va (VaSet
font "courier,8,0"
)
xt "50000,25100,60500,26000"
st "din_fifo_dbg : [9:0]"
blo "50000,25800"
tm "WireNameMgr"
)
)
on &40
)
*124 (Wire
uid 259,0
shape (OrthoPolyLine
uid 260,0
va (VaSet
vasetType 3
)
xt "48750,27000,62000,27000"
pts [
"48750,27000"
"62000,27000"
]
)
start &28
sat 32
eat 16
st 0
sf 1
tg (WTG
uid 263,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 264,0
va (VaSet
font "courier,8,0"
)
xt "50000,26100,57500,27000"
st "wr_en_fifo_dbg"
blo "50000,26800"
tm "WireNameMgr"
)
)
on &41
)
*125 (Wire
uid 267,0
shape (OrthoPolyLine
uid 268,0
va (VaSet
vasetType 3
)
xt "48750,29000,62000,29000"
pts [
"48750,29000"
"62000,29000"
]
)
start &29
sat 32
eat 16
st 0
sf 1
tg (WTG
uid 271,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 272,0
va (VaSet
font "courier,8,0"
)
xt "50000,28100,54500,29000"
st "wr_en_dbg"
blo "50000,28800"
tm "WireNameMgr"
)
)
on &42
)
*126 (Wire
uid 415,0
shape (OrthoPolyLine
uid 416,0
va (VaSet
vasetType 3
)
xt "48750,22000,52000,22000"
pts [
"52000,22000"
"48750,22000"
]
)
start &44
end &13
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 419,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 420,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "50000,21100,54000,22000"
st "rx_elink"
blo "50000,21800"
tm "WireNameMgr"
)
)
on &83
)
*127 (Wire
uid 423,0
shape (OrthoPolyLine
uid 424,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "48750,23000,52000,23000"
pts [
"52000,23000"
"48750,23000"
]
)
start &45
end &23
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 427,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 428,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "50000,22100,54500,23000"
st "elink2bit"
blo "50000,22800"
tm "WireNameMgr"
)
)
on &43
)
*128 (Wire
uid 443,0
shape (OrthoPolyLine
uid 444,0
va (VaSet
vasetType 3
)
xt "43000,6000,46000,6000"
pts [
"43000,6000"
"46000,6000"
]
)
start &53
end &90
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 447,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 448,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "45000,5100,48000,6000"
st "bitCLK"
blo "45000,5800"
tm "WireNameMgr"
)
)
on &46
)
*129 (Wire
uid 451,0
shape (OrthoPolyLine
uid 452,0
va (VaSet
vasetType 3
)
xt "43000,4000,46000,4000"
pts [
"43000,4000"
"46000,4000"
]
)
start &54
end &89
es 0
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 455,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 456,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "45000,3100,49000,4000"
st "bitCLKx2"
blo "45000,3800"
tm "WireNameMgr"
)
)
on &47
)
*130 (Wire
uid 459,0
shape (OrthoPolyLine
uid 460,0
va (VaSet
vasetType 3
)
xt "43000,2000,46000,2000"
pts [
"43000,2000"
"46000,2000"
]
)
start &55
end &88
es 0
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 463,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 464,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "45000,1100,49000,2000"
st "bitCLKx4"
blo "45000,1800"
tm "WireNameMgr"
)
)
on &48
)
*131 (Wire
uid 467,0
shape (OrthoPolyLine
uid 468,0
va (VaSet
vasetType 3
)
xt "19000,22000,23250,22000"
pts [
"19000,22000"
"23250,22000"
]
)
start &56
end &21
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 471,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 472,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "22000,21100,26500,22000"
st "efifoRclk"
blo "22000,21800"
tm "WireNameMgr"
)
)
on &49
)
*132 (Wire
uid 475,0
shape (OrthoPolyLine
uid 476,0
va (VaSet
vasetType 3
)
xt "19000,23000,23250,23000"
pts [
"19000,23000"
"23250,23000"
]
)
start &57
end &22
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 479,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 480,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "22000,22100,31000,23000"
st "rx_fifo_rd_enable"
blo "22000,22800"
tm "WireNameMgr"
)
)
on &84
)
*133 (Wire
uid 483,0
shape (OrthoPolyLine
uid 484,0
va (VaSet
vasetType 3
)
xt "43000,8000,46000,8000"
pts [
"43000,8000"
"46000,8000"
]
)
start &58
end &91
es 0
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 487,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 488,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "39000,7100,44500,8000"
st "fifo_flush"
blo "39000,7800"
tm "WireNameMgr"
)
)
on &50
)
*134 (Wire
uid 491,0
shape (OrthoPolyLine
uid 492,0
va (VaSet
vasetType 3
)
xt "18000,28000,23250,28000"
pts [
"18000,28000"
"23250,28000"
]
)
end &25
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 495,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 496,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "14000,27100,19500,28000"
st "swap_input"
blo "14000,27800"
tm "WireNameMgr"
)
)
on &51
)
*135 (Wire
uid 499,0
shape (OrthoPolyLine
uid 500,0
va (VaSet
vasetType 3
)
xt "18000,29000,23250,29000"
pts [
"18000,29000"
"23250,29000"
]
)
end &30
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 503,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 504,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "14000,28100,19500,29000"
st "reverse_rx"
blo "14000,28800"
tm "WireNameMgr"
)
)
on &52
)
*136 (Wire
uid 684,0
shape (OrthoPolyLine
uid 685,0
va (VaSet
vasetType 3
)
xt "17000,21000,23250,21000"
pts [
"17000,21000"
"23250,21000"
]
)
end &14
sat 16
eat 32
st 0
sf 1
tg (WTG
uid 688,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 689,0
va (VaSet
font "courier,8,0"
)
xt "18000,20100,21000,21000"
st "bitCLK"
blo "18000,20800"
tm "WireNameMgr"
)
)
on &46
)
*137 (Wire
uid 690,0
shape (OrthoPolyLine
uid 691,0
va (VaSet
vasetType 3
)
xt "17000,20000,23250,20000"
pts [
"17000,20000"
"23250,20000"
]
)
end &15
sat 16
eat 32
st 0
sf 1
tg (WTG
uid 694,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 695,0
va (VaSet
font "courier,8,0"
)
xt "18000,19100,22000,20000"
st "bitCLKx2"
blo "18000,19800"
tm "WireNameMgr"
)
)
on &47
)
*138 (Wire
uid 696,0
shape (OrthoPolyLine
uid 697,0
va (VaSet
vasetType 3
)
xt "17000,19000,23250,19000"
pts [
"17000,19000"
"23250,19000"
]
)
end &16
sat 16
eat 32
st 0
sf 1
tg (WTG
uid 700,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 701,0
va (VaSet
font "courier,8,0"
)
xt "18000,18100,22000,19000"
st "bitCLKx4"
blo "18000,18800"
tm "WireNameMgr"
)
)
on &48
)
*139 (Wire
uid 702,0
shape (OrthoPolyLine
uid 703,0
va (VaSet
vasetType 3
)
xt "17000,34000,23250,34000"
pts [
"17000,34000"
"23250,34000"
]
)
end &60
sat 16
eat 32
st 0
sf 1
tg (WTG
uid 706,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 707,0
va (VaSet
font "courier,8,0"
)
xt "18000,33100,22000,34000"
st "bitCLKx4"
blo "18000,33800"
tm "WireNameMgr"
)
)
on &48
)
*140 (Wire
uid 708,0
shape (OrthoPolyLine
uid 709,0
va (VaSet
vasetType 3
)
xt "17000,35000,23250,35000"
pts [
"17000,35000"
"23250,35000"
]
)
end &66
sat 16
eat 32
st 0
sf 1
tg (WTG
uid 712,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 713,0
va (VaSet
font "courier,8,0"
)
xt "18000,34100,22000,35000"
st "bitCLKx2"
blo "18000,34800"
tm "WireNameMgr"
)
)
on &47
)
*141 (Wire
uid 714,0
shape (OrthoPolyLine
uid 715,0
va (VaSet
vasetType 3
)
xt "17000,36000,23250,36000"
pts [
"17000,36000"
"23250,36000"
]
)
end &70
sat 16
eat 32
st 0
sf 1
tg (WTG
uid 718,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 719,0
va (VaSet
font "courier,8,0"
)
xt "18000,35100,21000,36000"
st "bitCLK"
blo "18000,35800"
tm "WireNameMgr"
)
)
on &46
)
*142 (Wire
uid 722,0
shape (OrthoPolyLine
uid 723,0
va (VaSet
vasetType 3
)
xt "17000,40000,23250,40000"
pts [
"17000,40000"
"23250,40000"
]
)
end &61
sat 16
eat 32
st 0
sf 1
tg (WTG
uid 726,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 727,0
va (VaSet
font "courier,8,0"
)
xt "19000,39100,20500,40000"
st "rst"
blo "19000,39800"
tm "WireNameMgr"
)
)
on &76
)
*143 (Wire
uid 728,0
shape (OrthoPolyLine
uid 729,0
va (VaSet
vasetType 3
)
xt "17000,41000,23250,41000"
pts [
"17000,41000"
"23250,41000"
]
)
end &65
sat 16
eat 32
st 0
sf 1
tg (WTG
uid 732,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 733,0
va (VaSet
font "courier,8,0"
)
xt "17000,40100,22500,41000"
st "fifo_flush"
blo "17000,40800"
tm "WireNameMgr"
)
)
on &50
)
*144 (Wire
uid 734,0
shape (OrthoPolyLine
uid 735,0
va (VaSet
vasetType 3
)
xt "18000,26000,23250,26000"
pts [
"18000,26000"
"23250,26000"
]
)
end &24
sat 16
eat 32
st 0
sf 1
tg (WTG
uid 738,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 739,0
va (VaSet
font "courier,8,0"
)
xt "18000,25100,23500,26000"
st "fifo_flush"
blo "18000,25800"
tm "WireNameMgr"
)
)
on &50
)
*145 (Wire
uid 742,0
shape (OrthoPolyLine
uid 743,0
va (VaSet
vasetType 3
)
xt "48750,34000,54000,34000"
pts [
"48750,34000"
"51000,34000"
"54000,34000"
]
)
start &62
end &78
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 746,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 747,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "50000,33100,55500,34000"
st "efifoPfull"
blo "50000,33800"
tm "WireNameMgr"
)
)
on &77
)
*146 (Wire
uid 750,0
shape (OrthoPolyLine
uid 751,0
va (VaSet
vasetType 3
)
xt "48750,35000,54000,35000"
pts [
"48750,35000"
"54000,35000"
]
)
start &63
end &116
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 754,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 755,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "50000,34100,56500,35000"
st "tx_elink1bit"
blo "50000,34800"
tm "WireNameMgr"
)
)
on &117
)
*147 (Wire
uid 778,0
shape (OrthoPolyLine
uid 779,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "19000,38000,23250,38000"
pts [
"19000,38000"
"23250,38000"
]
)
start &81
end &69
es 0
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 782,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 783,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "20000,37100,26500,38000"
st "rec_fifo_din"
blo "20000,37800"
tm "WireNameMgr"
)
)
on &112
)
*148 (Wire
uid 786,0
shape (OrthoPolyLine
uid 787,0
va (VaSet
vasetType 3
)
xt "19000,39000,23250,39000"
pts [
"19000,39000"
"23250,39000"
]
)
start &82
end &71
es 0
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 790,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 791,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "20000,38100,29500,39000"
st "rec_fifo_wr_enable"
blo "20000,38800"
tm "WireNameMgr"
)
)
on &113
)
*149 (Wire
uid 794,0
shape (OrthoPolyLine
uid 795,0
va (VaSet
vasetType 3
)
xt "20000,43000,23250,43000"
pts [
"20000,43000"
"23250,43000"
]
)
end &67
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 798,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 799,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "21000,42100,26500,43000"
st "reverse_tx"
blo "21000,42800"
tm "WireNameMgr"
)
)
on &79
)
*150 (Wire
uid 802,0
shape (OrthoPolyLine
uid 803,0
va (VaSet
vasetType 3
)
xt "20000,42000,23250,42000"
pts [
"20000,42000"
"23250,42000"
]
)
end &68
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 806,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 807,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "21000,41100,27000,42000"
st "swap_output"
blo "21000,41800"
tm "WireNameMgr"
)
)
on &80
)
*151 (Wire
uid 973,0
shape (OrthoPolyLine
uid 974,0
va (VaSet
vasetType 3
)
xt "18000,27000,23250,27000"
pts [
"18000,27000"
"23250,27000"
]
)
end &31
sat 16
eat 32
st 0
sf 1
tg (WTG
uid 977,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 978,0
va (VaSet
font "courier,8,0"
)
xt "21000,26100,22500,27000"
st "rst"
blo "21000,26800"
tm "WireNameMgr"
)
)
on &76
)
*152 (Wire
uid 1048,0
shape (OrthoPolyLine
uid 1049,0
va (VaSet
vasetType 3
)
xt "43000,10000,46000,10000"
pts [
"43000,10000"
"46000,10000"
]
)
start &92
end &93
es 0
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 1052,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1053,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "45000,9100,46500,10000"
st "rst"
blo "45000,9800"
tm "WireNameMgr"
)
)
on &76
)
*153 (Wire
uid 1146,0
shape (OrthoPolyLine
uid 1147,0
va (VaSet
vasetType 3
)
xt "-1000,3000,2250,3000"
pts [
"-1000,3000"
"2250,3000"
]
)
end &95
sat 16
eat 32
st 0
sf 1
si 0
tg (WTG
uid 1150,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1151,0
va (VaSet
font "courier,8,0"
)
xt "0,2100,1500,3000"
st "rst"
blo "0,2800"
tm "WireNameMgr"
)
)
on &76
)
*154 (Wire
uid 1154,0
shape (OrthoPolyLine
uid 1155,0
va (VaSet
vasetType 3
)
xt "-1000,4000,2250,4000"
pts [
"-1000,4000"
"2250,4000"
]
)
end &96
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1158,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1159,0
va (VaSet
font "courier,8,0"
)
xt "0,3100,3000,4000"
st "bitCLK"
blo "0,3800"
tm "WireNameMgr"
)
)
on &46
)
*155 (Wire
uid 1192,0
shape (OrthoPolyLine
uid 1193,0
va (VaSet
vasetType 3
)
xt "0,10000,2250,10000"
pts [
"0,10000"
"2250,10000"
]
)
end &103
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1198,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1199,0
va (VaSet
font "courier,8,0"
)
xt "0,9100,3000,10000"
st "bitCLK"
blo "0,9800"
tm "WireNameMgr"
)
)
on &46
)
*156 (Wire
uid 1200,0
shape (OrthoPolyLine
uid 1201,0
va (VaSet
vasetType 3
)
xt "0,11000,2250,11000"
pts [
"0,11000"
"2250,11000"
]
)
end &105
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1206,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1207,0
va (VaSet
font "courier,8,0"
)
xt "0,10100,3000,11000"
st "bitCLK"
blo "0,10800"
tm "WireNameMgr"
)
)
on &46
)
*157 (Wire
uid 1226,0
optionalChildren [
*158 (Ripper
uid 1244,0
ps "OnConnectorStrategy"
shape (Line2D
pts [
"35000,10000"
"34000,9000"
]
uid 1245,0
va (VaSet
vasetType 3
)
xt "34000,9000,35000,10000"
)
)
*159 (Ripper
uid 1250,0
ps "OnConnectorStrategy"
shape (Line2D
pts [
"34000,10000"
"33000,9000"
]
uid 1251,0
va (VaSet
vasetType 3
)
xt "33000,9000,34000,10000"
)
)
]
shape (OrthoPolyLine
uid 1227,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "22750,10000,36000,10000"
pts [
"36000,10000"
"22750,10000"
]
)
end &104
sat 16
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 1230,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1231,0
va (VaSet
font "courier,8,0"
)
xt "24000,9100,34500,10000"
st "data_in_clkA : [1:0]"
blo "24000,9800"
tm "WireNameMgr"
)
)
on &110
)
*160 (Wire
uid 1234,0
shape (OrthoPolyLine
uid 1235,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "22750,11000,36000,11000"
pts [
"22750,11000"
"36000,11000"
]
)
start &106
sat 32
eat 16
sty 1
st 0
sf 1
si 0
tg (WTG
uid 1238,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1239,0
va (VaSet
font "courier,8,0"
)
xt "24000,10100,35000,11000"
st "data_out_clkB : [1:0]"
blo "24000,10800"
tm "WireNameMgr"
)
)
on &111
)
*161 (Wire
uid 1240,0
shape (OrthoPolyLine
uid 1241,0
va (VaSet
vasetType 3
)
xt "22750,3000,34000,9000"
pts [
"22750,3000"
"34000,3000"
"34000,9000"
]
)
start &97
end &158
sat 32
eat 32
sl "[1]"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1242,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1243,0
va (VaSet
font "courier,8,0"
)
xt "24750,2100,32750,3000"
st "data_in_clkA[1]"
blo "24750,2800"
tm "WireNameMgr"
)
)
on &110
)
*162 (Wire
uid 1246,0
shape (OrthoPolyLine
uid 1247,0
va (VaSet
vasetType 3
)
xt "22750,4000,33000,9000"
pts [
"22750,4000"
"33000,4000"
"33000,9000"
]
)
start &98
end &159
sat 32
eat 32
sl "[0]"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1248,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1249,0
va (VaSet
font "courier,8,0"
)
xt "24750,3100,32750,4000"
st "data_in_clkA[0]"
blo "24750,3800"
tm "WireNameMgr"
)
)
on &110
)
*163 (Wire
uid 1568,0
shape (OrthoPolyLine
uid 1569,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "48750,36000,54000,36000"
pts [
"48750,36000"
"54000,36000"
]
)
start &64
end &115
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1572,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1573,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "50000,35100,56500,36000"
st "tx_elink2bit"
blo "50000,35800"
tm "WireNameMgr"
)
)
on &114
)
*164 (Wire
uid 1825,0
shape (OrthoPolyLine
uid 1826,0
va (VaSet
vasetType 3
)
xt "17000,37000,23250,37000"
pts [
"17000,37000"
"23250,37000"
]
)
end &72
sat 16
eat 32
st 0
sf 1
tg (WTG
uid 1829,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1830,0
va (VaSet
font "courier,8,0"
)
xt "18000,36100,21000,37000"
st "bitCLK"
blo "18000,36800"
tm "WireNameMgr"
)
)
on &46
)
]
bg "65535,65535,65535"
grid (Grid
origin "0,0"
isVisible 1
isActive 1
xSpacing 1000
xySpacing 1000
xShown 1
yShown 1
color "26368,26368,26368"
)
packageList *165 (PackageList
uid 41,0
stg "VerticalLayoutStrategy"
textVec [
*166 (Text
uid 42,0
va (VaSet
isHidden 1
font "courier,8,1"
)
xt "20000,0,26500,900"
st "Package List"
blo "20000,700"
)
*167 (MLText
uid 43,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "20000,900,35000,3600"
st "LIBRARY ieee;
USE ieee.std_logic_1164.all;
USE ieee.std_logic_arith.all;"
tm "PackageList"
)
]
)
compDirBlock (MlTextGroup
uid 44,0
stg "VerticalLayoutStrategy"
textVec [
*168 (Text
uid 45,0
va (VaSet
font "courier,8,1"
)
xt "72000,27600,82000,28500"
st "Compiler Directives"
blo "72000,28300"
)
*169 (Text
uid 46,0
va (VaSet
font "courier,8,1"
)
xt "72000,28500,83500,29400"
st "Pre-module directives:"
blo "72000,29200"
)
*170 (MLText
uid 47,0
va (VaSet
font "courier,8,0"
)
xt "72000,29400,82100,31200"
st "`resetall
`timescale 1ns/10ps"
tm "BdCompilerDirectivesTextMgr"
)
*171 (Text
uid 48,0
va (VaSet
font "courier,8,1"
)
xt "72000,31200,84000,32100"
st "Post-module directives:"
blo "72000,31900"
)
*172 (MLText
uid 49,0
va (VaSet
font "courier,8,0"
)
xt "72000,27600,72000,27600"
tm "BdCompilerDirectivesTextMgr"
)
*173 (Text
uid 50,0
va (VaSet
font "courier,8,1"
)
xt "72000,32100,83500,33000"
st "End-module directives:"
blo "72000,32800"
)
*174 (MLText
uid 51,0
va (VaSet
font "courier,8,0"
)
xt "72000,33000,72000,33000"
tm "BdCompilerDirectivesTextMgr"
)
]
associable 1
)
windowSize "3832,13,5768,1088"
viewArea "-5300,15300,66646,53268"
cachedDiagramExtent "-1400,0,117200,51000"
hasePageBreakOrigin 1
pageBreakOrigin "-69000,0"
lastUid 1915,0
defaultCommentText (CommentText
shape (Rectangle
layer 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
lineColor "0,0,32768"
)
xt "0,0,15000,5000"
)
text (MLText
va (VaSet
fg "0,0,32768"
font "courier,8,0"
)
xt "200,200,2200,1100"
st "
Text
"
tm "CommentText"
wrapOption 3
visibleHeight 4600
visibleWidth 14600
)
)
defaultRequirementText (RequirementText
shape (ZoomableIcon
layer 0
va (VaSet
vasetType 1
fg "59904,39936,65280"
lineColor "0,0,32768"
)
xt "0,0,1500,1750"
iconName "reqTracerRequirement.bmp"
iconMaskName "reqTracerRequirement.msk"
)
autoResize 1
text (MLText
va (VaSet
fg "0,0,32768"
font "courier,8,0"
)
xt "450,2150,1450,3050"
st "
Text
"
tm "RequirementText"
wrapOption 3
visibleHeight 1350
visibleWidth 1100
)
)
defaultPanel (Panel
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "32768,0,0"
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (Text
va (VaSet
font "courier,8,1"
)
xt "1000,1000,4000,1900"
st "Panel0"
blo "1000,1700"
tm "PanelText"
)
)
)
defaultBlk (Blk
shape (Rectangle
va (VaSet
vasetType 1
fg "39936,56832,65280"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*175 (Text
va (VaSet
font "courier,8,1"
)
xt "1750,3650,6250,4550"
st "<library>"
blo "1750,4350"
tm "BdLibraryNameMgr"
)
*176 (Text
va (VaSet
font "courier,8,1"
)
xt "1750,4550,5250,5450"
st "<block>"
blo "1750,5250"
tm "BlkNameMgr"
)
*177 (Text
va (VaSet
font "courier,8,1"
)
xt "1750,5450,3250,6350"
st "U_0"
blo "1750,6150"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "courier,8,0"
)
xt "1750,13650,1750,13650"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "0,0,1500,1500"
iconName "UnknownFile.png"
iconMaskName "UnknownFile.msk"
)
viewiconposition 0
)
defaultMWComponent (MWC
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*178 (Text
va (VaSet
font "courier,8,1"
)
xt "1000,3650,4500,4550"
st "Library"
blo "1000,4350"
)
*179 (Text
va (VaSet
font "courier,8,1"
)
xt "1000,4550,7000,5450"
st "MWComponent"
blo "1000,5250"
)
*180 (Text
va (VaSet
font "courier,8,1"
)
xt "1000,5450,2500,6350"
st "U_0"
blo "1000,6150"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "courier,8,0"
)
xt "-6000,1650,-6000,1650"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
)
prms (Property
pclass "params"
pname "params"
ptn "String"
)
visOptions (mwParamsVisibilityOptions
)
)
defaultSaComponent (SaComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*181 (Text
va (VaSet
font "courier,8,1"
)
xt "1000,3650,4500,4550"
st "Library"
blo "1000,4350"
tm "BdLibraryNameMgr"
)
*182 (Text
va (VaSet
font "courier,8,1"
)
xt "1000,4550,7000,5450"
st "SaComponent"
blo "1000,5250"
tm "CptNameMgr"
)
*183 (Text
va (VaSet
font "courier,8,1"
)
xt "1000,5450,2500,6350"
st "U_0"
blo "1000,6150"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "courier,8,0"
)
xt "-6000,1650,-6000,1650"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "0,0,1500,1500"
iconName "UnknownFile.png"
iconMaskName "UnknownFile.msk"
)
viewiconposition 0
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
defaultVhdlComponent (VhdlComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*184 (Text
va (VaSet
font "courier,8,1"
)
xt "500,3650,4000,4550"
st "Library"
blo "500,4350"
)
*185 (Text
va (VaSet
font "courier,8,1"
)
xt "500,4550,7500,5450"
st "VhdlComponent"
blo "500,5250"
)
*186 (Text
va (VaSet
font "courier,8,1"
)
xt "500,5450,2000,6350"
st "U_0"
blo "500,6150"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "courier,8,0"
)
xt "-6500,1650,-6500,1650"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
)
entityPath ""
archName ""
archPath ""
)
defaultVerilogComponent (VerilogComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "-750,0,8750,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*187 (Text
va (VaSet
font "courier,8,1"
)
xt "-250,3650,3250,4550"
st "Library"
blo "-250,4350"
)
*188 (Text
va (VaSet
font "courier,8,1"
)
xt "-250,4550,8250,5450"
st "VerilogComponent"
blo "-250,5250"
)
*189 (Text
va (VaSet
font "courier,8,1"
)
xt "-250,5450,1250,6350"
st "U_0"
blo "-250,6150"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "courier,8,0"
)
xt "-7250,1650,-7250,1650"
)
header ""
)
elements [
]
)
entityPath ""
)
defaultHdlText (HdlText
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,37120"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*190 (Text
va (VaSet
font "courier,8,1"
)
xt "3250,4100,4750,5000"
st "eb1"
blo "3250,4800"
tm "HdlTextNameMgr"
)
*191 (Text
va (VaSet
font "courier,8,1"
)
xt "3250,5000,3750,5900"
st "1"
blo "3250,5700"
tm "HdlTextNumberMgr"
)
]
)
viewicon (ZoomableIcon
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "0,0,1500,1500"
iconName "UnknownFile.png"
iconMaskName "UnknownFile.msk"
)
viewiconposition 0
)
defaultEmbeddedText (EmbeddedText
commentText (CommentText
ps "CenterOffsetStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,18000,5000"
)
text (MLText
va (VaSet
font "courier,8,0"
)
xt "200,200,2200,1100"
st "
Text
"
tm "HdlTextMgr"
wrapOption 3
visibleHeight 4600
visibleWidth 17600
)
)
)
defaultGlobalConnector (GlobalConnector
shape (Circle
va (VaSet
vasetType 1
fg "65535,65535,0"
)
xt "-1000,-1000,1000,1000"
radius 1000
)
name (Text
va (VaSet
font "courier,8,1"
)
xt "-250,-450,250,450"
st "G"
blo "-250,250"
)
)
defaultRipper (Ripper
ps "OnConnectorStrategy"
shape (Line2D
pts [
"0,0"
"1000,1000"
]
va (VaSet
vasetType 1
)
xt "0,0,1000,1000"
)
)
defaultBdJunction (BdJunction
ps "OnConnectorStrategy"
shape (Circle
va (VaSet
vasetType 1
)
xt "-400,-400,400,400"
radius 400
)
)
defaultPortIoIn (PortIoIn
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
sl 0
ro 270
xt "-2000,-375,-500,375"
)
(Line
sl 0
ro 270
xt "-500,0,0,0"
pts [
"-500,0"
"0,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
font "courier,8,0"
)
xt "-1375,-1000,-1375,-1000"
ju 2
blo "-1375,-1000"
tm "WireNameMgr"
)
)
)
defaultPortIoOut (PortIoOut
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
sl 0
ro 270
xt "500,-375,2000,375"
)
(Line
sl 0
ro 270
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
font "courier,8,0"
)
xt "625,-1000,625,-1000"
blo "625,-1000"
tm "WireNameMgr"
)
)
)
defaultPortIoInOut (PortIoInOut
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Hexagon
sl 0
xt "500,-375,2000,375"
)
(Line
sl 0
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
font "courier,8,0"
)
xt "0,-375,0,-375"
blo "0,-375"
tm "WireNameMgr"
)
)
)
defaultPortIoBuffer (PortIoBuffer
shape (CompositeShape
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
)
optionalChildren [
(Hexagon
sl 0
xt "500,-375,2000,375"
)
(Line
sl 0
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
font "courier,8,0"
)
xt "0,-375,0,-375"
blo "0,-375"
tm "WireNameMgr"
)
)
)
defaultSignal (Wire
shape (OrthoPolyLine
va (VaSet
vasetType 3
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
font "courier,8,0"
)
xt "0,0,2000,900"
st "sig0"
blo "0,700"
tm "WireNameMgr"
)
)
)
defaultBus (Wire
shape (OrthoPolyLine
va (VaSet
vasetType 3
lineWidth 2
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
font "courier,8,0"
)
xt "0,0,2500,900"
st "dbus0"
blo "0,700"
tm "WireNameMgr"
)
)
)
defaultBundle (Bundle
shape (OrthoPolyLine
va (VaSet
vasetType 3
lineColor "32768,0,0"
lineWidth 2
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
textGroup (BiTextGroup
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
first (Text
va (VaSet
font "courier,8,0"
)
xt "0,0,3500,900"
st "bundle0"
blo "0,700"
tm "BundleNameMgr"
)
second (MLText
va (VaSet
font "courier,8,0"
)
xt "0,900,1000,1800"
st "()"
tm "BundleContentsMgr"
)
)
bundleNet &0
)
defaultPortMapFrame (PortMapFrame
ps "PortMapFrameStrategy"
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,10000,12000"
)
portMapText (BiTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
first (MLText
va (VaSet
font "courier,8,0"
)
)
second (MLText
va (VaSet
font "courier,8,0"
)
tm "PortMapTextMgr"
)
)
)
defaultGenFrame (Frame
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "26368,26368,26368"
lineStyle 2
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (MLText
va (VaSet
font "courier,8,0"
)
xt "0,-1000,14500,-100"
st "g0: FOR i IN 0 TO n GENERATE"
tm "FrameTitleTextMgr"
)
)
seqNum (FrameSequenceNumber
ps "TopLeftStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "50,50,1050,1350"
)
num (Text
va (VaSet
font "courier,8,0"
)
xt "300,250,800,1150"
st "1"
blo "300,950"
tm "FrameSeqNumMgr"
)
)
decls (MlTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*192 (Text
va (VaSet
font "courier,8,1"
)
xt "12500,20000,22000,20900"
st "Frame Declarations"
blo "12500,20700"
)
*193 (MLText
va (VaSet
font "courier,8,0"
)
xt "12500,20900,12500,20900"
tm "BdFrameDeclTextMgr"
)
]
)
)
defaultBlockFrame (Frame
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "26368,26368,26368"
lineStyle 1
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (MLText
va (VaSet
font "courier,8,0"
)
xt "0,-1000,9000,-100"
st "b0: BLOCK (guard)"
tm "FrameTitleTextMgr"
)
)
seqNum (FrameSequenceNumber
ps "TopLeftStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "50,50,1050,1350"
)
num (Text
va (VaSet
font "courier,8,0"
)
xt "300,250,800,1150"
st "1"
blo "300,950"
tm "FrameSeqNumMgr"
)
)
decls (MlTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*194 (Text
va (VaSet
font "courier,8,1"
)
xt "12500,20000,22000,20900"
st "Frame Declarations"
blo "12500,20700"
)
*195 (MLText
va (VaSet
font "courier,8,0"
)
xt "12500,20900,12500,20900"
tm "BdFrameDeclTextMgr"
)
]
)
style 3
)
defaultSaCptPort (CptPort
ps "OnEdgeStrategy"
shape (Triangle
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
font "courier,8,0"
)
xt "0,750,2000,1650"
st "Port"
blo "0,1450"
)
)
thePort (LogicalPort
decl (Decl
n "Port"
t ""
o 0
)
)
)
defaultSaCptPortBuffer (CptPort
ps "OnEdgeStrategy"
shape (Diamond
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
font "courier,8,0"
)
xt "0,750,2000,1650"
st "Port"
blo "0,1450"
)
)
thePort (LogicalPort
m 3
decl (Decl
n "Port"
t ""
o 0
)
)
)
defaultDeclText (MLText
va (VaSet
font "courier,8,0"
)
)
archDeclarativeBlock (BdArchDeclBlock
uid 1,0
stg "BdArchDeclBlockLS"
declLabel (Text
uid 2,0
va (VaSet
font "courier,8,1"
)
xt "72000,900,78500,1800"
st "Declarations"
blo "72000,1600"
)
portLabel (Text
uid 3,0
va (VaSet
font "courier,8,1"
)
xt "72000,1800,75000,2700"
st "Ports:"
blo "72000,2500"
)
preUserLabel (Text
uid 4,0
va (VaSet
isHidden 1
font "courier,8,1"
)
xt "72000,900,76500,1800"
st "Pre User:"
blo "72000,1600"
)
preUserText (MLText
uid 5,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "72000,900,72000,900"
tm "BdDeclarativeTextMgr"
)
diagSignalLabel (Text
uid 6,0
va (VaSet
font "courier,8,1"
)
xt "72000,18000,80500,18900"
st "Diagram Signals:"
blo "72000,18700"
)
postUserLabel (Text
uid 7,0
va (VaSet
isHidden 1
font "courier,8,1"
)
xt "72000,900,77500,1800"
st "Post User:"
blo "72000,1600"
)
postUserText (MLText
uid 8,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "72000,900,72000,900"
tm "BdDeclarativeTextMgr"
)
)
commonDM (CommonDM
ldm (LogicalDM
ordering 1
suid 54,0
usingSuid 1
emptyRow *196 (LEmptyRow
)
uid 54,0
optionalChildren [
*197 (RefLabelRowHdr
)
*198 (TitleRowHdr
)
*199 (FilterRowHdr
)
*200 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*201 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*202 (GroupColHdr
tm "GroupColHdrMgr"
)
*203 (NameColHdr
tm "BlockDiagramNameColHdrMgr"
)
*204 (ModeColHdr
tm "BlockDiagramModeColHdrMgr"
)
*205 (TypeColHdr
tm "BlockDiagramTypeColHdrMgr"
)
*206 (SignedColHdr
tm "BlockDiagramSignedColHdrMgr"
)
*207 (BoundsColHdr
tm "BlockDiagramBoundsColHdrMgr"
)
*208 (DelayColHdr
tm "BlockDiagramDelayColHdrMgr"
)
*209 (InitColHdr
tm "BlockDiagramInitColHdrMgr"
)
*210 (EolColHdr
tm "BlockDiagramEolColHdrMgr"
)
*211 (LeafLogPort
port (LogicalPort
lang 5
m 4
decl (Decl
n "dout_dbg"
t "wire"
b "[9:0]"
o 20
suid 4,0
)
)
uid 559,0
)
*212 (LeafLogPort
port (LogicalPort
lang 5
m 4
decl (Decl
n "din_dbg"
t "wire"
b "[9:0]"
o 18
suid 5,0
)
)
uid 561,0
)
*213 (LeafLogPort
port (LogicalPort
lang 5
m 4
decl (Decl
n "din_fifo_dbg"
t "wire"
b "[9:0]"
o 19
suid 6,0
)
)
uid 563,0
)
*214 (LeafLogPort
port (LogicalPort
lang 5
m 4
decl (Decl
n "wr_en_fifo_dbg"
t "wire"
o 26
suid 7,0
)
)
uid 565,0
)
*215 (LeafLogPort
port (LogicalPort
lang 5
m 4
decl (Decl
n "wr_en_dbg"
t "wire"
o 25
suid 8,0
)
)
uid 567,0
)
*216 (LeafLogPort
port (LogicalPort
lang 5
decl (Decl
n "elink2bit"
t "wire"
b "[1:0]"
o 6
suid 20,0
)
)
uid 571,0
)
*217 (LeafLogPort
port (LogicalPort
lang 5
decl (Decl
n "bitCLK"
t "wire"
o 7
suid 21,0
)
)
uid 573,0
)
*218 (LeafLogPort
port (LogicalPort
lang 5
decl (Decl
n "bitCLKx2"
t "wire"
o 8
suid 22,0
)
)
uid 575,0
)
*219 (LeafLogPort
port (LogicalPort
lang 5
decl (Decl
n "bitCLKx4"
t "wire"
o 9
suid 23,0
)
)
uid 577,0
)
*220 (LeafLogPort
port (LogicalPort
lang 5
decl (Decl
n "efifoRclk"
t "wire"
o 10
suid 24,0
)
)
uid 579,0
)
*221 (LeafLogPort
port (LogicalPort
lang 5
decl (Decl
n "fifo_flush"
t "wire"
o 12
suid 26,0
)
)
uid 583,0
)
*222 (LeafLogPort
port (LogicalPort
lang 5
m 4
decl (Decl
n "swap_input"
t "reg"
o 23
suid 27,0
iv "0"
)
)
uid 585,0
)
*223 (LeafLogPort
port (LogicalPort
lang 5
m 4
decl (Decl
n "reverse_rx"
t "reg"
o 21
suid 28,0
iv "0"
)
)
uid 587,0
)
*224 (LeafLogPort
port (LogicalPort
lang 5
decl (Decl
n "rst"
t "wire"
preAdd 0
posAdd 0
o 13
suid 29,0
)
)
uid 854,0
)
*225 (LeafLogPort
port (LogicalPort
lang 5
m 1
decl (Decl
n "efifoPfull"
t "wire"
o 14
suid 30,0
)
)
uid 856,0
)
*226 (LeafLogPort
port (LogicalPort
lang 5
m 4
decl (Decl
n "reverse_tx"
t "reg"
eolc "0"
o 22
suid 35,0
iv "0"
)
)
uid 860,0
)
*227 (LeafLogPort
port (LogicalPort
lang 5
m 4
decl (Decl
n "swap_output"
t "reg"
eolc "// 0 defaultwhen '1', the output bits will be swapped"
o 24
suid 36,0
iv "0"
)
)
uid 862,0
)
*228 (LeafLogPort
port (LogicalPort
lang 5
decl (Decl
n "rx_elink"
t "wire"
o 4
suid 40,0
)
)
uid 884,0
)
*229 (LeafLogPort
port (LogicalPort
lang 5
decl (Decl
n "rx_fifo_rd_enable"
t "wire"
o 11
suid 42,0
)
)
uid 886,0
)
*230 (LeafLogPort
port (LogicalPort
lang 5
m 1
decl (Decl
n "rx_fifo_empty"
t "wire"
o 2
suid 44,0
)
)
uid 890,0
)
*231 (LeafLogPort
port (LogicalPort
lang 5
m 1
decl (Decl
n "rx_fifo_full"
t "wire"
o 3
suid 45,0
)
)
uid 892,0
)
*232 (LeafLogPort
port (LogicalPort
lang 5
m 1
decl (Decl
n "rx_fifo_data_out"
t "wire"
b "[9:0]"
prec "// Port Declarations"
preAdd 0
o 1
suid 46,0
)
)
uid 894,0
)
*233 (LeafLogPort
port (LogicalPort
lang 5
m 4
decl (Decl
n "data_in_clkA"
t "wire"
b "[1:0]"
o 27
suid 49,0
)
)
uid 1252,0
)
*234 (LeafLogPort
port (LogicalPort
lang 5
m 4
decl (Decl
n "data_out_clkB"
t "wire"
b "[1:0]"
o 28
suid 50,0
)
)
uid 1254,0
)
*235 (LeafLogPort
port (LogicalPort
lang 5
decl (Decl
n "rec_fifo_din"
t "wire"
b "[10-1:0]"
o 16
suid 51,0
)
)
uid 1564,0
)
*236 (LeafLogPort
port (LogicalPort
lang 5
decl (Decl
n "rec_fifo_wr_enable"
t "wire"
o 17
suid 52,0
)
)
uid 1566,0
)
*237 (LeafLogPort
port (LogicalPort
lang 5
m 1
decl (Decl
n "tx_elink2bit"
t "wire"
b "[1:0]"
o 5
suid 53,0
)
)
uid 1582,0
)
*238 (LeafLogPort
port (LogicalPort
lang 5
m 1
decl (Decl
n "tx_elink1bit"
t "wire"
o 15
suid 54,0
)
)
uid 1914,0
)
]
)
pdm (PhysicalDM
displayShortBounds 1
editShortBounds 1
uid 69,0
optionalChildren [
*239 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "courier,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "courier,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "courier,10,0"
)
emptyMRCItem *240 (MRCItem
litem &196
pos 28
dimension 20
)
uid 71,0
optionalChildren [
*241 (MRCItem
litem &197
pos 0
dimension 20
uid 72,0
)
*242 (MRCItem
litem &198
pos 1
dimension 23
uid 73,0
)
*243 (MRCItem
litem &199
pos 2
hidden 1
dimension 20
uid 74,0
)
*244 (MRCItem
litem &211
pos 13
dimension 20
uid 560,0
)
*245 (MRCItem
litem &212
pos 14
dimension 20
uid 562,0
)
*246 (MRCItem
litem &213
pos 15
dimension 20
uid 564,0
)
*247 (MRCItem
litem &214
pos 16
dimension 20
uid 566,0
)
*248 (MRCItem
litem &215
pos 17
dimension 20
uid 568,0
)
*249 (MRCItem
litem &216
pos 5
dimension 20
uid 572,0
)
*250 (MRCItem
litem &217
pos 0
dimension 20
uid 574,0
)
*251 (MRCItem
litem &218
pos 1
dimension 20
uid 576,0
)
*252 (MRCItem
litem &219
pos 2
dimension 20
uid 578,0
)
*253 (MRCItem
litem &220
pos 3
dimension 20
uid 580,0
)
*254 (MRCItem
litem &221
pos 6
dimension 20
uid 584,0
)
*255 (MRCItem
litem &222
pos 18
dimension 20
uid 586,0
)
*256 (MRCItem
litem &223
pos 19
dimension 20
uid 588,0
)
*257 (MRCItem
litem &224
pos 7
dimension 20
uid 855,0
)
*258 (MRCItem
litem &225
pos 4
dimension 20
uid 857,0
)
*259 (MRCItem
litem &226
pos 20
dimension 20
uid 861,0
)
*260 (MRCItem
litem &227
pos 21
dimension 20
uid 863,0
)
*261 (MRCItem
litem &228
pos 8
dimension 20
uid 885,0
)
*262 (MRCItem
litem &229
pos 12
dimension 20
uid 887,0
)
*263 (MRCItem
litem &230
pos 10
dimension 20
uid 891,0
)
*264 (MRCItem
litem &231
pos 11
dimension 20
uid 893,0
)
*265 (MRCItem
litem &232
pos 9
dimension 20
uid 895,0
)
*266 (MRCItem
litem &233
pos 22
dimension 20
uid 1253,0
)
*267 (MRCItem
litem &234
pos 23
dimension 20
uid 1255,0
)
*268 (MRCItem
litem &235
pos 24
dimension 20
uid 1565,0
)
*269 (MRCItem
litem &236
pos 25
dimension 20
uid 1567,0
)
*270 (MRCItem
litem &237
pos 26
dimension 20
uid 1583,0
)
*271 (MRCItem
litem &238
pos 27
dimension 20
uid 1915,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "courier,10,0"
textAngle 90
)
uid 75,0
optionalChildren [
*272 (MRCItem
litem &200
pos 0
dimension 20
uid 76,0
)
*273 (MRCItem
litem &202
pos 1
dimension 50
uid 77,0
)
*274 (MRCItem
litem &203
pos 2
dimension 100
uid 78,0
)
*275 (MRCItem
litem &204
pos 3
dimension 50
uid 79,0
)
*276 (MRCItem
litem &205
pos 4
dimension 100
uid 80,0
)
*277 (MRCItem
litem &206
pos 5
dimension 60
uid 81,0
)
*278 (MRCItem
litem &207
pos 6
dimension 215
uid 82,0
)
*279 (MRCItem
litem &208
pos 7
dimension 50
uid 83,0
)
*280 (MRCItem
litem &209
pos 8
dimension 50
uid 84,0
)
*281 (MRCItem
litem &210
pos 9
dimension 80
uid 85,0
)
]
)
fixedCol 4
fixedRow 2
name "Ports"
uid 70,0
vaOverrides [
]
)
]
)
uid 53,0
)
genericsCommonDM (CommonDM
ldm (LogicalDM
emptyRow *282 (LEmptyRow
)
uid 87,0
optionalChildren [
*283 (RefLabelRowHdr
)
*284 (TitleRowHdr
)
*285 (FilterRowHdr
)
*286 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*287 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*288 (GroupColHdr
tm "GroupColHdrMgr"
)
*289 (NameColHdr
tm "GenericNameColHdrMgr"
)
*290 (InitColHdr
tm "GenericValueColHdrMgr"
)
*291 (EolColHdr
tm "GenericEolColHdrMgr"
)
]
)
pdm (PhysicalDM
displayShortBounds 1
editShortBounds 1
uid 97,0
optionalChildren [
*292 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "courier,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "courier,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "courier,10,0"
)
emptyMRCItem *293 (MRCItem
litem &282
pos 0
dimension 20
)
uid 99,0
optionalChildren [
*294 (MRCItem
litem &283
pos 0
dimension 20
uid 100,0
)
*295 (MRCItem
litem &284
pos 1
dimension 23
uid 101,0
)
*296 (MRCItem
litem &285
pos 2
hidden 1
dimension 20
uid 102,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "courier,10,0"
textAngle 90
)
uid 103,0
optionalChildren [
*297 (MRCItem
litem &286
pos 0
dimension 20
uid 104,0
)
*298 (MRCItem
litem &288
pos 1
dimension 50
uid 105,0
)
*299 (MRCItem
litem &289
pos 2
dimension 100
uid 106,0
)
*300 (MRCItem
litem &290
pos 3
dimension 50
uid 107,0
)
*301 (MRCItem
litem &291
pos 4
dimension 80
uid 108,0
)
]
)
fixedCol 3
fixedRow 2
name "Ports"
uid 98,0
vaOverrides [
]
)
]
)
uid 86,0
type 1
)
activeModelName "BlockDiag"
)
