****************************************
Report : Time Based Power
	-cell_power
	-hierarchy
	-verbose
	-sort_by cell_internal_power
	-nosplit
Design : cv32e40p_core
Version: U-2022.12-SP1
Date   : Tue Jul  4 17:35:27 2023
****************************************

Sampling Interval: 0.001 ns

Library(s) Used:

    GF22FDX_6P75T_104CPP_TT_0P50V_0P00V_0P00V_0P00V_25C (File: /usr/local/packages/ip/gerstl-gf/lib/GF22FDX_6P75T_104CPP/rel_04252023_GF22FDX_6P75T_104CPP_0v10_ut/GF22FDX_6P75T_104CPP/0v10_ut/db/GF22FDX_6P75T_104CPP_TT_0P50V_0P00V_0P00V_0P00V_25C.db)


Operating Conditions: TT_0P50V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_6P75T_104CPP_TT_0P50V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: top

<no wire load model is set>

Power-specific unit information :
    Voltage Units = 1 V
    Capacitance Units = 1 pf
    Time Units = 1 ns
    Dynamic Power Units = 1 W
    Leakage Power Units = 1 W



  Attributes
  ----------
      a  -  Annotated internal | leakage | switching power 
      b  -  Black-box (unresolved) cell
      c  -  Clock pin internal power only
      d  -  Does not include clock pin internal power
      h  -  Hierarchical cell

                        Internal  Switching Leakage   Total                 Peak         Peak            Glitch    X-tran
Cell                    Power     Power     Power     Power    (     %)     Power        Time            Power     Power    Attrs
----------------------------------------------------------------------------------------------------------------------------------
id_stage_i              1.463e-04 3.078e-06 5.337e-05 2.028e-04 (49.30%)     0.0485 335.000-335.001       0.0000 1.727e-11  h
cs_registers_i          5.168e-05 4.102e-08 1.795e-05 6.968e-05 (16.94%)     0.0147 21865.000-21865.001    0.0000 1.927e-11 h
if_stage_i              3.544e-05 3.215e-06 1.455e-05 5.320e-05 (12.94%)     0.0149 487900.000-487900.001    0.0000 7.162e-12 h
ex_stage_i              1.521e-05 1.779e-06 3.431e-05 5.130e-05 (12.47%)     0.0420 766219.999-766220.000    0.0000 3.481e-12 h
load_store_unit_i       4.639e-06 3.283e-07 3.010e-06 7.976e-06 ( 1.94%)  5.357e-03 489120.000-489120.001    0.0000 1.153e-10 h
sleep_unit_i            3.236e-07 2.584e-05 9.419e-08 2.626e-05 ( 6.38%)     0.0135 31315.000-31315.001    0.0000    0.0000 h
U56                     1.053e-09    0.0000 4.807e-09 5.860e-09 ( 0.00%)  3.328e-06 1887010.000-1887010.001    0.0000    0.0000
U53                     1.039e-09    0.0000 4.824e-09 5.863e-09 ( 0.00%)  3.035e-06 1887010.000-1887010.001    0.0000    0.0000
U55                     9.721e-10 4.962e-13 4.893e-09 5.865e-09 ( 0.00%)  5.712e-05 330.000-330.001       0.0000    0.0000  
U49                     8.669e-10    0.0000 4.756e-09 5.623e-09 ( 0.00%)  3.335e-06 1887010.000-1887010.001    0.0000    0.0000
U52                     7.135e-10 2.112e-13 4.529e-09 5.242e-09 ( 0.00%)  2.995e-05 330.000-330.001       0.0000    0.0000  
U54                     7.073e-10    0.0000 4.722e-09 5.430e-09 ( 0.00%)  3.055e-06 1886860.000-1886860.001    0.0000    0.0000
U51                     6.865e-10    0.0000 4.872e-09 5.559e-09 ( 0.00%)  3.291e-06 1886800.000-1886800.001    0.0000    0.0000
U48                     6.722e-10    0.0000 4.674e-09 5.346e-09 ( 0.00%)  3.654e-06 1886860.000-1886860.001    0.0000    0.0000
U45                     6.545e-10    0.0000 4.678e-09 5.333e-09 ( 0.00%)  2.577e-06 1887010.000-1887010.001    0.0000    0.0000
U50                     6.421e-10    0.0000 4.669e-09 5.311e-09 ( 0.00%)  3.335e-06 1887010.000-1887010.001    0.0000    0.0000
U47                     6.408e-10 1.676e-13 4.653e-09 5.294e-09 ( 0.00%)  2.769e-05 330.000-330.001       0.0000    0.0000  
U46                     6.170e-10 1.650e-13 4.632e-09 5.250e-09 ( 0.00%)  2.587e-05 330.000-330.001       0.0000    0.0000  
U44                     3.745e-10 4.931e-09 1.764e-09 7.069e-09 ( 0.00%)  7.040e-05 330.000-330.001       0.0000    0.0000  
U37                     4.729e-14 5.353e-14 1.764e-09 1.764e-09 ( 0.00%)  1.005e-05 330.000-330.001       0.0000    0.0000  
U39                     4.729e-14 5.353e-14 1.764e-09 1.764e-09 ( 0.00%)  1.012e-05 370.000-370.001       0.0000    0.0000  
U38                     1.897e-15    0.0000 3.092e-09 3.092e-09 ( 0.00%)  2.619e-06 330.000-330.001       0.0000    0.0000  
U36                     1.890e-15    0.0000 3.377e-09 3.377e-09 ( 0.00%)  2.470e-06 370.000-370.001       0.0000    0.0000  
U34                        0.0000    0.0000 3.377e-09 3.377e-09 ( 0.00%)  3.377e-09   0.000-0.001         0.0000    0.0000  
U35                        0.0000    0.0000 1.764e-09 1.764e-09 ( 0.00%)  1.764e-09   0.000-0.001         0.0000    0.0000  
U40                        0.0000    0.0000 3.377e-09 3.377e-09 ( 0.00%)  3.377e-09   0.000-0.001         0.0000    0.0000  
U41                        0.0000    0.0000 1.764e-09 1.764e-09 ( 0.00%)  1.764e-09   0.000-0.001         0.0000    0.0000  
U42                        0.0000    0.0000 3.377e-09 3.377e-09 ( 0.00%)  3.377e-09   0.000-0.001         0.0000    0.0000  
U43                        0.0000    0.0000 1.764e-09 1.764e-09 ( 0.00%)  1.764e-09   0.000-0.001         0.0000    0.0000  
U57                        0.0000    0.0000 3.484e-09 3.484e-09 ( 0.00%)  3.484e-09   0.000-0.001         0.0000    0.0000  
----------------------------------------------------------------------------------------------------------------------------------
Totals (30 cells)       2.536e-04 3.429e-05 1.234e-04 4.113e-04 (100.0%)                                  0.0000 1.624e-10


                                      Int      Switch   Leak     Peak     Peak            Glitch   X-tran   Total
Hierarchy                             Power    Power    Power    Power    Time            Power    Power    Power    %
-----------------------------------------------------------------------------------------------------------------------------
cv32e40p_core                         2.54e-04 3.43e-05 1.23e-04 9.87e-02 765279.999-765280.000    0.000 1.62e-10 4.11e-04 100.0
  id_stage_i (cv32e40p_id_stage_PULP_XPULP0_PULP_CLUSTER0_N_HWLP2_PULP_SECURE0_USE_PMP0_A_EXTENSION0_APU0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_PULP_ZFINX0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DEBUG_TRIGGER_EN1) 1.46e-04 3.08e-06 5.34e-05 4.85e-02 335.000-335.001    0.000 1.73e-11 2.03e-04  49.3
    register_file_i (cv32e40p_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_PULP_ZFINX0) 1.10e-04 1.21e-06 3.90e-05 3.90e-02 115.000-115.001    0.000 1.49e-11 1.50e-04  36.5
    int_controller_i (cv32e40p_int_controller_PULP_SECURE0) 2.36e-06 1.58e-13 7.55e-07 1.09e-03 145.000-145.001    0.000    0.000 3.12e-06   0.8
    controller_i (cv32e40p_controller_PULP_CLUSTER0_PULP_XPULP0) 1.46e-06 1.74e-07 1.41e-06 9.44e-04 330.000-330.001    0.000    0.000 3.04e-06   0.7
    decoder_i (cv32e40p_decoder_PULP_XPULP0_PULP_CLUSTER0_A_EXTENSION0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_PULP_ZFINX0_PULP_SECURE0_USE_PMP0_APU_WOP_CPU6_DEBUG_TRIGGER_EN1) 1.78e-07 2.92e-07 1.07e-06 1.72e-03 62760.000-62760.001    0.000    0.000 1.54e-06   0.4
    r152 (H3131369883953249684_DW01_add_2_DW01_add_7) 8.28e-08 1.93e-08 3.85e-07 1.49e-03 1506630.000-1506630.001    0.000    0.000 4.87e-07   0.1
    add_569 (H3131369883953249684_DW01_add_1_DW01_add_6) 6.65e-08 1.48e-08 3.71e-07 6.92e-04 1886520.000-1886520.001    0.000    0.000 4.52e-07   0.1
    add_570 (H3131369883953249684_DW01_add_0_DW01_add_5) 5.98e-08 1.34e-08 3.76e-07 8.30e-04 230.000-230.001    0.000    0.000 4.50e-07   0.1
  cs_registers_i (cv32e40p_cs_registers_N_HWLP2_APU0_A_EXTENSION0_FPU0_PULP_SECURE0_USE_PMP0_N_PMP_ENTRIES16_NUM_MHPMCOUNTERS1_PULP_XPULP0_PULP_CLUSTER0_DEBUG_TRIGGER_EN1) 5.17e-05 4.10e-08 1.80e-05 1.47e-02 21865.000-21865.001    0.000 1.93e-11 6.97e-05  16.9
    eq_1272 (H8701276760374448268_DW01_cmp6_0) 1.19e-08 5.41e-09 1.60e-08 3.87e-04 19790.000-19790.001    0.000    0.000 3.32e-08   0.0
    add_1352 (H8701276760374448268_DW01_inc_2_DW01_inc_5)    0.000    0.000 6.85e-07 6.85e-07   0.000-0.001      0.000    0.000 6.85e-07   0.2
    add_1352_G3 (H8701276760374448268_DW01_inc_1_DW01_inc_4)    0.000    0.000 6.85e-07 6.85e-07   0.000-0.001      0.000    0.000 6.85e-07   0.2
    add_1352_G4 (H8701276760374448268_DW01_inc_0_DW01_inc_3)    0.000    0.000 6.85e-07 6.85e-07   0.000-0.001      0.000    0.000 6.85e-07   0.2
  if_stage_i (cv32e40p_if_stage_PULP_XPULP0_PULP_OBI0_PULP_SECURE0_FPU0) 3.54e-05 3.22e-06 1.45e-05 1.49e-02 487900.000-487900.001    0.000 7.16e-12 5.32e-05  12.9
    prefetch_buffer_i (cv32e40p_prefetch_buffer_PULP_OBI0_PULP_XPULP0) 1.81e-05 1.30e-06 6.62e-06 6.34e-03 23880.000-23880.001    0.000 3.53e-12 2.60e-05   6.3
      fifo_i (cv32e40p_fifo_0_32_2)   7.06e-06 2.73e-07 2.20e-06 2.79e-03 5090.000-5090.001    0.000 1.25e-12 9.53e-06   2.3
      instruction_obi_i (cv32e40p_obi_interface_TRANS_STABLE0) 6.68e-06 5.43e-07 2.65e-06 2.33e-03 16890.000-16890.001    0.000    0.000 9.88e-06   2.4
      prefetch_controller_i (cv32e40p_prefetch_controller_PULP_OBI0_PULP_XPULP0_DEPTH2) 4.16e-06 3.91e-07 1.57e-06 2.32e-03 16950.000-16950.001    0.000    0.000 6.12e-06   1.5
        add_138 (cv32e40p_prefetch_controller_PULP_OBI0_PULP_XPULP0_DEPTH2_DW01_add_0_DW01_add_11) 6.15e-09 3.86e-09 2.86e-07 3.08e-04 50900.000-50900.001    0.000    0.000 2.96e-07   0.1
    aligner_i (cv32e40p_aligner)      1.03e-05 9.79e-07 3.83e-06 4.78e-03 13630.000-13630.001    0.000 3.39e-12 1.51e-05   3.7
      add_63 (cv32e40p_aligner_DW01_add_1_DW01_add_10) 1.32e-08 9.01e-09 2.97e-07 3.65e-04 61380.000-61380.001    0.000    0.000 3.19e-07   0.1
      add_64 (cv32e40p_aligner_DW01_add_0_DW01_add_9) 8.55e-09 8.44e-09 2.89e-07 3.99e-04 61380.000-61380.001    0.000    0.000 3.06e-07   0.1
    compressed_decoder_i (cv32e40p_compressed_decoder_FPU0) 3.38e-07 5.24e-07 7.27e-07 1.81e-03 61590.000-61590.001    0.000 2.24e-13 1.59e-06   0.4
    add_166 (cv32e40p_if_stage_PULP_XPULP0_PULP_OBI0_PULP_SECURE0_FPU0_DW01_add_0_DW01_add_8) 5.90e-09 3.34e-09 2.90e-07 3.31e-04 16940.000-16940.001    0.000    0.000 2.99e-07   0.1
  ex_stage_i (cv32e40p_ex_stage_FPU0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5) 1.52e-05 1.78e-06 3.43e-05 4.20e-02 766219.999-766220.000    0.000 3.48e-12 5.13e-05  12.5
    alu_i (cv32e40p_alu)              1.38e-05 1.44e-06 8.97e-06 2.04e-02 77410.008-77410.009    0.000    0.000 2.42e-05   5.9
      alu_div_i (cv32e40p_alu_div)    1.26e-05 1.04e-08 5.13e-06 8.80e-03 765789.999-765790.000    0.000    0.000 1.77e-05   4.3
        sub_109 (cv32e40p_alu_div_DW01_sub_0_DW01_sub_3) 2.03e-09 1.46e-09 4.56e-07 2.35e-03 1144309.999-1144310.000    0.000    0.000 4.60e-07   0.1
        add_109 (cv32e40p_alu_div_DW01_add_0_DW01_add_4) 7.47e-10 1.98e-10 3.46e-07 2.84e-04 765029.999-765030.000    0.000    0.000 3.47e-07   0.1
        r76 (cv32e40p_alu_div_DW01_cmp6_0_DW01_cmp6_6) 7.45e-10 5.61e-10 7.54e-08 7.82e-04 640050.000-640050.001    0.000    0.000 7.67e-08   0.0
        sub_102 (cv32e40p_alu_div_DW01_sub_1_DW01_sub_4) 8.62e-11 7.89e-11 4.07e-07 1.82e-03 33420.000-33420.001    0.000    0.000 4.07e-07   0.1
      popcnt_i (cv32e40p_popcnt)      9.71e-08 7.73e-08 3.98e-07 2.42e-03 768539.999-768540.000    0.000    0.000 5.72e-07   0.1
      eq_343 (cv32e40p_alu_DW01_cmp6_4_DW01_cmp6_5) 6.03e-08 1.98e-08 1.50e-08 1.12e-03 1885510.000-1885510.001    0.000    0.000 9.51e-08   0.0
      add_168 (cv32e40p_alu_DW01_add_2_DW01_add_3) 5.87e-08 5.92e-08 3.77e-07 2.23e-03 29550.000-29550.001    0.000    0.000 4.95e-07   0.1
      add_186 (cv32e40p_alu_DW01_add_1_DW01_add_2) 4.98e-08 1.18e-08 3.54e-07 1.39e-03 23970.000-23970.001    0.000    0.000 4.16e-07   0.1
      sll_813 (cv32e40p_alu_DW01_ash_0_DW01_ash_1) 1.70e-08    0.000 1.00e-06 6.09e-04 23970.000-23970.001    0.000    0.000 1.02e-06   0.2
      ff_one_i (cv32e40p_ff_one)      2.00e-11 4.21e-11 2.19e-07 1.07e-04 1168989.999-1168990.000    0.000    0.000 2.19e-07   0.1
      sll_812 (cv32e40p_alu_DW01_ash_1_DW01_ash_2)    0.000    0.000 9.18e-08 9.19e-08   0.000-0.001      0.000    0.000 9.18e-08   0.0
    mult_i (cv32e40p_mult)            5.97e-07 9.31e-08 2.48e-05 4.00e-02 766219.999-766220.000    0.000    0.000 2.55e-05   6.2
      mult_224 (cv32e40p_mult_DW02_mult_4_DW02_mult_5) 7.34e-08 5.87e-08 6.34e-06 2.65e-02 216820.000-216820.001    0.000    0.000 6.47e-06   1.6
      mult_110 (cv32e40p_mult_DW02_mult_7_DW02_mult_8) 2.12e-08 1.79e-08 3.25e-06 1.05e-02 1508880.000-1508880.001    0.000    0.000 3.29e-06   0.8
        CHN_CH11_CHNA_FS_1 (cv32e40p_mult_DW01_add_17_DW01_add_50) 7.08e-11 7.25e-11 3.46e-08 1.11e-04 1508850.000-1508850.001    0.000    0.000 3.48e-08   0.0
      sra_114 (cv32e40p_mult_DW_rash_1) 5.17e-09 7.72e-09 2.33e-07 1.02e-03 468160.000-468160.001    0.000    0.000 2.46e-07   0.1
      add_0_root_add_0_root_add_224_2 (cv32e40p_mult_DW01_add_8_DW01_add_41) 4.08e-09 9.86e-10 3.74e-07 1.56e-03 800939.999-800940.000    0.000    0.000 3.79e-07   0.1
      add_1_root_add_0_root_add_271_4 (cv32e40p_mult_DW01_add_1_DW01_add_34) 3.03e-09 2.33e-09 3.43e-07 3.17e-04 640220.000-640220.001    0.000    0.000 3.48e-07   0.1
      add_0_root_add_0_root_add_111_2 (cv32e40p_mult_DW01_add_15_DW01_add_48) 1.87e-09 1.68e-09 3.83e-07 9.28e-04 640220.000-640220.001    0.000    0.000 3.87e-07   0.1
      add_1_root_add_0_root_add_111_2 (cv32e40p_mult_DW01_add_16_DW01_add_49) 3.51e-11 3.06e-11 3.58e-07 3.31e-04 1508850.000-1508850.001    0.000    0.000 3.58e-07   0.1
      add_1_root_add_0_root_add_224_2 (cv32e40p_mult_DW01_add_10_DW01_add_43) 3.11e-11 2.98e-11 3.44e-07 3.07e-04 1508860.000-1508860.001    0.000    0.000 3.44e-07   0.1
      add_0_root_add_0_root_add_271_4 (cv32e40p_mult_DW01_add_0_DW01_add_33)    0.000    0.000 3.93e-07 3.97e-07 930.000-930.001    0.000    0.000 3.93e-07   0.1
      add_0_root_add_0_root_add_305_2 (cv32e40p_mult_DW01_add_11_DW01_add_44)    0.000    0.000 3.43e-07 3.43e-07   0.000-0.001      0.000    0.000 3.43e-07   0.1
      add_1_root_add_0_root_add_305_2 (cv32e40p_mult_DW01_add_12_DW01_add_45)    0.000    0.000 3.44e-07 3.44e-07   0.000-0.001      0.000    0.000 3.44e-07   0.1
      add_2_root_add_271_4 (cv32e40p_mult_DW01_add_3_DW01_add_36)    0.000    0.000 2.15e-07 2.15e-07   0.000-0.001      0.000    0.000 2.15e-07   0.1
      add_3_root_add_271_4 (cv32e40p_mult_DW01_add_2_DW01_add_35)    0.000    0.000 2.04e-07 2.04e-07   0.000-0.001      0.000    0.000 2.04e-07   0.0
      mult_266 (cv32e40p_mult_DW02_mult_0_DW02_mult_1)    0.000    0.000 8.50e-07 8.50e-07   0.000-0.001      0.000    0.000 8.50e-07   0.2
        CHN_CH11_CHNA_FS_1 (cv32e40p_mult_DW01_add_4_DW01_add_37)    0.000    0.000 2.16e-08 2.16e-08   0.000-0.001      0.000    0.000 2.16e-08   0.0
      mult_267 (cv32e40p_mult_DW02_mult_1_DW02_mult_2)    0.000    0.000 8.50e-07 8.50e-07   0.000-0.001      0.000    0.000 8.50e-07   0.2
        CHN_CH11_CHNA_FS_1 (cv32e40p_mult_DW01_add_5_DW01_add_38)    0.000    0.000 2.16e-08 2.16e-08   0.000-0.001      0.000    0.000 2.16e-08   0.0
      mult_268 (cv32e40p_mult_DW02_mult_2_DW02_mult_3)    0.000    0.000 8.50e-07 8.50e-07   0.000-0.001      0.000    0.000 8.50e-07   0.2
        CHN_CH11_CHNA_FS_1 (cv32e40p_mult_DW01_add_6_DW01_add_39)    0.000    0.000 2.16e-08 2.16e-08   0.000-0.001      0.000    0.000 2.16e-08   0.0
      mult_269 (cv32e40p_mult_DW02_mult_3_DW02_mult_4)    0.000    0.000 8.50e-07 8.50e-07   0.000-0.001      0.000    0.000 8.50e-07   0.2
        CHN_CH11_CHNA_FS_1 (cv32e40p_mult_DW01_add_7_DW01_add_40)    0.000    0.000 2.16e-08 2.16e-08   0.000-0.001      0.000    0.000 2.16e-08   0.0
      mult_299 (cv32e40p_mult_DW02_mult_5_DW02_mult_6)    0.000    0.000 3.04e-06 3.04e-06   0.000-0.001      0.000    0.000 3.04e-06   0.7
        CHN_CH11_CHNA_FS_1 (cv32e40p_mult_DW01_add_13_DW01_add_46)    0.000    0.000 2.68e-08 2.68e-08   0.000-0.001      0.000    0.000 2.68e-08   0.0
      mult_300 (cv32e40p_mult_DW02_mult_6_DW02_mult_7)    0.000    0.000 3.04e-06 3.04e-06   0.000-0.001      0.000    0.000 3.04e-06   0.7
        CHN_CH11_CHNA_FS_1 (cv32e40p_mult_DW01_add_14_DW01_add_47)    0.000    0.000 2.68e-08 2.68e-08   0.000-0.001      0.000    0.000 2.68e-08   0.0
      sll_98 (cv32e40p_mult_DW01_ash_0)    0.000    0.000 1.87e-07 1.87e-07   0.000-0.001      0.000    0.000 1.87e-07   0.0
  load_store_unit_i (cv32e40p_load_store_unit_PULP_OBI0) 4.64e-06 3.28e-07 3.01e-06 5.36e-03 489120.000-489120.001    0.000 1.15e-10 7.98e-06   1.9
    add_346_aco (cv32e40p_load_store_unit_PULP_OBI0_DW01_add_0_DW01_add_12) 5.96e-08 7.59e-09 3.66e-07 1.49e-03 1506640.000-1506640.001    0.000    0.000 4.33e-07   0.1
    mult_add_346_aco (cv32e40p_load_store_unit_PULP_OBI0_DW02_mult_0) 3.90e-08 5.51e-08 1.52e-07 1.20e-03 6960.000-6960.001    0.000    0.000 2.46e-07   0.1
    data_obi_i (cv32e40p_obi_interface_TRANS_STABLE1)    0.000    0.000    0.000    0.000   0.000-0.001      0.000    0.000    0.000   N/A
  sleep_unit_i (cv32e40p_sleep_unit_PULP_CLUSTER0) 3.24e-07 2.58e-05 9.42e-08 1.35e-02 31315.000-31315.001    0.000    0.000 2.63e-05   6.4
    core_clock_gate_i (cv32e40p_clock_gate) 1.18e-07 2.58e-05 1.70e-08 1.31e-02  65.000-65.001     0.000    0.000 2.60e-05   6.3
1
