--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 5 -n
3 -fastpaths -xml HouseAlarm.twx HouseAlarm.ncd -o HouseAlarm.twr
HouseAlarm.pcf -ucf constraints.ucf

Design file:              HouseAlarm.ncd
Physical constraint file: HouseAlarm.pcf
Device,package,speed:     xc3s500e,fg320,-5 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.

================================================================================
Timing constraint: NET "CLK_BUFGP/IBUFG" PERIOD = 20 ns HIGH 40%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 6402 paths analyzed, 317 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   6.703ns.
--------------------------------------------------------------------------------

Paths for end point Inst_controller/Inst_lightsdelay/count_7 (SLICE_X12Y77.CE), 63 paths
--------------------------------------------------------------------------------
Slack (setup path):     13.297ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_controller/Inst_lightsdelay/count_2 (FF)
  Destination:          Inst_controller/Inst_lightsdelay/count_7 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.701ns (Levels of Logic = 8)
  Clock Path Skew:      -0.002ns (0.001 - 0.003)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: Inst_controller/Inst_lightsdelay/count_2 to Inst_controller/Inst_lightsdelay/count_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y74.YQ      Tcko                  0.567   Inst_controller/Inst_lightsdelay/count<3>
                                                       Inst_controller/Inst_lightsdelay/count_2
    SLICE_X15Y77.G4      net (fanout=2)        0.594   Inst_controller/Inst_lightsdelay/count<2>
    SLICE_X15Y77.COUT    Topcyg                0.871   Inst_controller/Inst_lightsdelay/Mcompar_count_cmp_eq0000_cy<1>
                                                       Inst_controller/Inst_lightsdelay/Mcompar_count_cmp_eq0000_lut<1>1
                                                       Inst_controller/Inst_lightsdelay/Mcompar_count_cmp_eq0000_cy<1>
    SLICE_X15Y78.CIN     net (fanout=1)        0.000   Inst_controller/Inst_lightsdelay/Mcompar_count_cmp_eq0000_cy<1>
    SLICE_X15Y78.COUT    Tbyp                  0.103   Inst_controller/Inst_lightsdelay/Mcompar_count_cmp_eq0000_cy<3>
                                                       Inst_controller/Inst_lightsdelay/Mcompar_count_cmp_eq0000_cy<2>
                                                       Inst_controller/Inst_lightsdelay/Mcompar_count_cmp_eq0000_cy<3>
    SLICE_X15Y79.CIN     net (fanout=1)        0.000   Inst_controller/Inst_lightsdelay/Mcompar_count_cmp_eq0000_cy<3>
    SLICE_X15Y79.COUT    Tbyp                  0.103   Inst_controller/Inst_lightsdelay/Mcompar_count_cmp_eq0000_cy<5>
                                                       Inst_controller/Inst_lightsdelay/Mcompar_count_cmp_eq0000_cy<4>
                                                       Inst_controller/Inst_lightsdelay/Mcompar_count_cmp_eq0000_cy<5>
    SLICE_X15Y80.CIN     net (fanout=1)        0.000   Inst_controller/Inst_lightsdelay/Mcompar_count_cmp_eq0000_cy<5>
    SLICE_X15Y80.COUT    Tbyp                  0.103   Inst_controller/Inst_lightsdelay/Mcompar_count_cmp_eq0000_cy<7>
                                                       Inst_controller/Inst_lightsdelay/Mcompar_count_cmp_eq0000_cy<6>
                                                       Inst_controller/Inst_lightsdelay/Mcompar_count_cmp_eq0000_cy<7>
    SLICE_X15Y81.CIN     net (fanout=1)        0.000   Inst_controller/Inst_lightsdelay/Mcompar_count_cmp_eq0000_cy<7>
    SLICE_X15Y81.COUT    Tbyp                  0.103   Inst_controller/Inst_lightsdelay/Mcompar_count_cmp_eq0000_cy<9>
                                                       Inst_controller/Inst_lightsdelay/Mcompar_count_cmp_eq0000_cy<8>
                                                       Inst_controller/Inst_lightsdelay/Mcompar_count_cmp_eq0000_cy<9>
    SLICE_X15Y82.CIN     net (fanout=1)        0.000   Inst_controller/Inst_lightsdelay/Mcompar_count_cmp_eq0000_cy<9>
    SLICE_X15Y82.COUT    Tbyp                  0.103   Inst_controller/Inst_lightsdelay/Mcompar_count_cmp_eq0000_cy<11>
                                                       Inst_controller/Inst_lightsdelay/Mcompar_count_cmp_eq0000_cy<10>
                                                       Inst_controller/Inst_lightsdelay/Mcompar_count_cmp_eq0000_cy<11>
    SLICE_X15Y83.CIN     net (fanout=1)        0.000   Inst_controller/Inst_lightsdelay/Mcompar_count_cmp_eq0000_cy<11>
    SLICE_X15Y83.COUT    Tbyp                  0.103   Inst_controller/Inst_lightsdelay/Mcompar_count_cmp_eq0000_cy<13>
                                                       Inst_controller/Inst_lightsdelay/Mcompar_count_cmp_eq0000_cy<12>
                                                       Inst_controller/Inst_lightsdelay/Mcompar_count_cmp_eq0000_cy<13>
    SLICE_X22Y83.G1      net (fanout=3)        1.306   Inst_controller/Inst_lightsdelay/Mcompar_count_cmp_eq0000_cy<13>
    SLICE_X22Y83.Y       Tilo                  0.660   Inst_controller/Inst_lightsdelay/count_not0001
                                                       Inst_controller/Inst_lightsdelay/count_not00011
    SLICE_X12Y77.CE      net (fanout=14)       1.602   Inst_controller/Inst_lightsdelay/count_not0001
    SLICE_X12Y77.CLK     Tceck                 0.483   Inst_controller/Inst_lightsdelay/count<7>
                                                       Inst_controller/Inst_lightsdelay/count_7
    -------------------------------------------------  ---------------------------
    Total                                      6.701ns (3.199ns logic, 3.502ns route)
                                                       (47.7% logic, 52.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     13.312ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_controller/Inst_lightsdelay/count_3 (FF)
  Destination:          Inst_controller/Inst_lightsdelay/count_7 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.686ns (Levels of Logic = 8)
  Clock Path Skew:      -0.002ns (0.001 - 0.003)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: Inst_controller/Inst_lightsdelay/count_3 to Inst_controller/Inst_lightsdelay/count_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y74.XQ      Tcko                  0.515   Inst_controller/Inst_lightsdelay/count<3>
                                                       Inst_controller/Inst_lightsdelay/count_3
    SLICE_X15Y77.G2      net (fanout=2)        0.631   Inst_controller/Inst_lightsdelay/count<3>
    SLICE_X15Y77.COUT    Topcyg                0.871   Inst_controller/Inst_lightsdelay/Mcompar_count_cmp_eq0000_cy<1>
                                                       Inst_controller/Inst_lightsdelay/Mcompar_count_cmp_eq0000_lut<1>1
                                                       Inst_controller/Inst_lightsdelay/Mcompar_count_cmp_eq0000_cy<1>
    SLICE_X15Y78.CIN     net (fanout=1)        0.000   Inst_controller/Inst_lightsdelay/Mcompar_count_cmp_eq0000_cy<1>
    SLICE_X15Y78.COUT    Tbyp                  0.103   Inst_controller/Inst_lightsdelay/Mcompar_count_cmp_eq0000_cy<3>
                                                       Inst_controller/Inst_lightsdelay/Mcompar_count_cmp_eq0000_cy<2>
                                                       Inst_controller/Inst_lightsdelay/Mcompar_count_cmp_eq0000_cy<3>
    SLICE_X15Y79.CIN     net (fanout=1)        0.000   Inst_controller/Inst_lightsdelay/Mcompar_count_cmp_eq0000_cy<3>
    SLICE_X15Y79.COUT    Tbyp                  0.103   Inst_controller/Inst_lightsdelay/Mcompar_count_cmp_eq0000_cy<5>
                                                       Inst_controller/Inst_lightsdelay/Mcompar_count_cmp_eq0000_cy<4>
                                                       Inst_controller/Inst_lightsdelay/Mcompar_count_cmp_eq0000_cy<5>
    SLICE_X15Y80.CIN     net (fanout=1)        0.000   Inst_controller/Inst_lightsdelay/Mcompar_count_cmp_eq0000_cy<5>
    SLICE_X15Y80.COUT    Tbyp                  0.103   Inst_controller/Inst_lightsdelay/Mcompar_count_cmp_eq0000_cy<7>
                                                       Inst_controller/Inst_lightsdelay/Mcompar_count_cmp_eq0000_cy<6>
                                                       Inst_controller/Inst_lightsdelay/Mcompar_count_cmp_eq0000_cy<7>
    SLICE_X15Y81.CIN     net (fanout=1)        0.000   Inst_controller/Inst_lightsdelay/Mcompar_count_cmp_eq0000_cy<7>
    SLICE_X15Y81.COUT    Tbyp                  0.103   Inst_controller/Inst_lightsdelay/Mcompar_count_cmp_eq0000_cy<9>
                                                       Inst_controller/Inst_lightsdelay/Mcompar_count_cmp_eq0000_cy<8>
                                                       Inst_controller/Inst_lightsdelay/Mcompar_count_cmp_eq0000_cy<9>
    SLICE_X15Y82.CIN     net (fanout=1)        0.000   Inst_controller/Inst_lightsdelay/Mcompar_count_cmp_eq0000_cy<9>
    SLICE_X15Y82.COUT    Tbyp                  0.103   Inst_controller/Inst_lightsdelay/Mcompar_count_cmp_eq0000_cy<11>
                                                       Inst_controller/Inst_lightsdelay/Mcompar_count_cmp_eq0000_cy<10>
                                                       Inst_controller/Inst_lightsdelay/Mcompar_count_cmp_eq0000_cy<11>
    SLICE_X15Y83.CIN     net (fanout=1)        0.000   Inst_controller/Inst_lightsdelay/Mcompar_count_cmp_eq0000_cy<11>
    SLICE_X15Y83.COUT    Tbyp                  0.103   Inst_controller/Inst_lightsdelay/Mcompar_count_cmp_eq0000_cy<13>
                                                       Inst_controller/Inst_lightsdelay/Mcompar_count_cmp_eq0000_cy<12>
                                                       Inst_controller/Inst_lightsdelay/Mcompar_count_cmp_eq0000_cy<13>
    SLICE_X22Y83.G1      net (fanout=3)        1.306   Inst_controller/Inst_lightsdelay/Mcompar_count_cmp_eq0000_cy<13>
    SLICE_X22Y83.Y       Tilo                  0.660   Inst_controller/Inst_lightsdelay/count_not0001
                                                       Inst_controller/Inst_lightsdelay/count_not00011
    SLICE_X12Y77.CE      net (fanout=14)       1.602   Inst_controller/Inst_lightsdelay/count_not0001
    SLICE_X12Y77.CLK     Tceck                 0.483   Inst_controller/Inst_lightsdelay/count<7>
                                                       Inst_controller/Inst_lightsdelay/count_7
    -------------------------------------------------  ---------------------------
    Total                                      6.686ns (3.147ns logic, 3.539ns route)
                                                       (47.1% logic, 52.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     13.325ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_controller/Inst_lightsdelay/count_1 (FF)
  Destination:          Inst_controller/Inst_lightsdelay/count_7 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.673ns (Levels of Logic = 8)
  Clock Path Skew:      -0.002ns (0.001 - 0.003)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: Inst_controller/Inst_lightsdelay/count_1 to Inst_controller/Inst_lightsdelay/count_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y75.XQ      Tcko                  0.515   Inst_controller/Inst_lightsdelay/count<1>
                                                       Inst_controller/Inst_lightsdelay/count_1
    SLICE_X15Y77.F1      net (fanout=2)        0.478   Inst_controller/Inst_lightsdelay/count<1>
    SLICE_X15Y77.COUT    Topcyf                1.011   Inst_controller/Inst_lightsdelay/Mcompar_count_cmp_eq0000_cy<1>
                                                       Inst_controller/Inst_lightsdelay/Mcompar_count_cmp_eq0000_lut<0>1
                                                       Inst_controller/Inst_lightsdelay/Mcompar_count_cmp_eq0000_cy<0>
                                                       Inst_controller/Inst_lightsdelay/Mcompar_count_cmp_eq0000_cy<1>
    SLICE_X15Y78.CIN     net (fanout=1)        0.000   Inst_controller/Inst_lightsdelay/Mcompar_count_cmp_eq0000_cy<1>
    SLICE_X15Y78.COUT    Tbyp                  0.103   Inst_controller/Inst_lightsdelay/Mcompar_count_cmp_eq0000_cy<3>
                                                       Inst_controller/Inst_lightsdelay/Mcompar_count_cmp_eq0000_cy<2>
                                                       Inst_controller/Inst_lightsdelay/Mcompar_count_cmp_eq0000_cy<3>
    SLICE_X15Y79.CIN     net (fanout=1)        0.000   Inst_controller/Inst_lightsdelay/Mcompar_count_cmp_eq0000_cy<3>
    SLICE_X15Y79.COUT    Tbyp                  0.103   Inst_controller/Inst_lightsdelay/Mcompar_count_cmp_eq0000_cy<5>
                                                       Inst_controller/Inst_lightsdelay/Mcompar_count_cmp_eq0000_cy<4>
                                                       Inst_controller/Inst_lightsdelay/Mcompar_count_cmp_eq0000_cy<5>
    SLICE_X15Y80.CIN     net (fanout=1)        0.000   Inst_controller/Inst_lightsdelay/Mcompar_count_cmp_eq0000_cy<5>
    SLICE_X15Y80.COUT    Tbyp                  0.103   Inst_controller/Inst_lightsdelay/Mcompar_count_cmp_eq0000_cy<7>
                                                       Inst_controller/Inst_lightsdelay/Mcompar_count_cmp_eq0000_cy<6>
                                                       Inst_controller/Inst_lightsdelay/Mcompar_count_cmp_eq0000_cy<7>
    SLICE_X15Y81.CIN     net (fanout=1)        0.000   Inst_controller/Inst_lightsdelay/Mcompar_count_cmp_eq0000_cy<7>
    SLICE_X15Y81.COUT    Tbyp                  0.103   Inst_controller/Inst_lightsdelay/Mcompar_count_cmp_eq0000_cy<9>
                                                       Inst_controller/Inst_lightsdelay/Mcompar_count_cmp_eq0000_cy<8>
                                                       Inst_controller/Inst_lightsdelay/Mcompar_count_cmp_eq0000_cy<9>
    SLICE_X15Y82.CIN     net (fanout=1)        0.000   Inst_controller/Inst_lightsdelay/Mcompar_count_cmp_eq0000_cy<9>
    SLICE_X15Y82.COUT    Tbyp                  0.103   Inst_controller/Inst_lightsdelay/Mcompar_count_cmp_eq0000_cy<11>
                                                       Inst_controller/Inst_lightsdelay/Mcompar_count_cmp_eq0000_cy<10>
                                                       Inst_controller/Inst_lightsdelay/Mcompar_count_cmp_eq0000_cy<11>
    SLICE_X15Y83.CIN     net (fanout=1)        0.000   Inst_controller/Inst_lightsdelay/Mcompar_count_cmp_eq0000_cy<11>
    SLICE_X15Y83.COUT    Tbyp                  0.103   Inst_controller/Inst_lightsdelay/Mcompar_count_cmp_eq0000_cy<13>
                                                       Inst_controller/Inst_lightsdelay/Mcompar_count_cmp_eq0000_cy<12>
                                                       Inst_controller/Inst_lightsdelay/Mcompar_count_cmp_eq0000_cy<13>
    SLICE_X22Y83.G1      net (fanout=3)        1.306   Inst_controller/Inst_lightsdelay/Mcompar_count_cmp_eq0000_cy<13>
    SLICE_X22Y83.Y       Tilo                  0.660   Inst_controller/Inst_lightsdelay/count_not0001
                                                       Inst_controller/Inst_lightsdelay/count_not00011
    SLICE_X12Y77.CE      net (fanout=14)       1.602   Inst_controller/Inst_lightsdelay/count_not0001
    SLICE_X12Y77.CLK     Tceck                 0.483   Inst_controller/Inst_lightsdelay/count<7>
                                                       Inst_controller/Inst_lightsdelay/count_7
    -------------------------------------------------  ---------------------------
    Total                                      6.673ns (3.287ns logic, 3.386ns route)
                                                       (49.3% logic, 50.7% route)

--------------------------------------------------------------------------------

Paths for end point Inst_controller/Inst_lightsdelay/count_6 (SLICE_X12Y77.CE), 63 paths
--------------------------------------------------------------------------------
Slack (setup path):     13.297ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_controller/Inst_lightsdelay/count_2 (FF)
  Destination:          Inst_controller/Inst_lightsdelay/count_6 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.701ns (Levels of Logic = 8)
  Clock Path Skew:      -0.002ns (0.001 - 0.003)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: Inst_controller/Inst_lightsdelay/count_2 to Inst_controller/Inst_lightsdelay/count_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y74.YQ      Tcko                  0.567   Inst_controller/Inst_lightsdelay/count<3>
                                                       Inst_controller/Inst_lightsdelay/count_2
    SLICE_X15Y77.G4      net (fanout=2)        0.594   Inst_controller/Inst_lightsdelay/count<2>
    SLICE_X15Y77.COUT    Topcyg                0.871   Inst_controller/Inst_lightsdelay/Mcompar_count_cmp_eq0000_cy<1>
                                                       Inst_controller/Inst_lightsdelay/Mcompar_count_cmp_eq0000_lut<1>1
                                                       Inst_controller/Inst_lightsdelay/Mcompar_count_cmp_eq0000_cy<1>
    SLICE_X15Y78.CIN     net (fanout=1)        0.000   Inst_controller/Inst_lightsdelay/Mcompar_count_cmp_eq0000_cy<1>
    SLICE_X15Y78.COUT    Tbyp                  0.103   Inst_controller/Inst_lightsdelay/Mcompar_count_cmp_eq0000_cy<3>
                                                       Inst_controller/Inst_lightsdelay/Mcompar_count_cmp_eq0000_cy<2>
                                                       Inst_controller/Inst_lightsdelay/Mcompar_count_cmp_eq0000_cy<3>
    SLICE_X15Y79.CIN     net (fanout=1)        0.000   Inst_controller/Inst_lightsdelay/Mcompar_count_cmp_eq0000_cy<3>
    SLICE_X15Y79.COUT    Tbyp                  0.103   Inst_controller/Inst_lightsdelay/Mcompar_count_cmp_eq0000_cy<5>
                                                       Inst_controller/Inst_lightsdelay/Mcompar_count_cmp_eq0000_cy<4>
                                                       Inst_controller/Inst_lightsdelay/Mcompar_count_cmp_eq0000_cy<5>
    SLICE_X15Y80.CIN     net (fanout=1)        0.000   Inst_controller/Inst_lightsdelay/Mcompar_count_cmp_eq0000_cy<5>
    SLICE_X15Y80.COUT    Tbyp                  0.103   Inst_controller/Inst_lightsdelay/Mcompar_count_cmp_eq0000_cy<7>
                                                       Inst_controller/Inst_lightsdelay/Mcompar_count_cmp_eq0000_cy<6>
                                                       Inst_controller/Inst_lightsdelay/Mcompar_count_cmp_eq0000_cy<7>
    SLICE_X15Y81.CIN     net (fanout=1)        0.000   Inst_controller/Inst_lightsdelay/Mcompar_count_cmp_eq0000_cy<7>
    SLICE_X15Y81.COUT    Tbyp                  0.103   Inst_controller/Inst_lightsdelay/Mcompar_count_cmp_eq0000_cy<9>
                                                       Inst_controller/Inst_lightsdelay/Mcompar_count_cmp_eq0000_cy<8>
                                                       Inst_controller/Inst_lightsdelay/Mcompar_count_cmp_eq0000_cy<9>
    SLICE_X15Y82.CIN     net (fanout=1)        0.000   Inst_controller/Inst_lightsdelay/Mcompar_count_cmp_eq0000_cy<9>
    SLICE_X15Y82.COUT    Tbyp                  0.103   Inst_controller/Inst_lightsdelay/Mcompar_count_cmp_eq0000_cy<11>
                                                       Inst_controller/Inst_lightsdelay/Mcompar_count_cmp_eq0000_cy<10>
                                                       Inst_controller/Inst_lightsdelay/Mcompar_count_cmp_eq0000_cy<11>
    SLICE_X15Y83.CIN     net (fanout=1)        0.000   Inst_controller/Inst_lightsdelay/Mcompar_count_cmp_eq0000_cy<11>
    SLICE_X15Y83.COUT    Tbyp                  0.103   Inst_controller/Inst_lightsdelay/Mcompar_count_cmp_eq0000_cy<13>
                                                       Inst_controller/Inst_lightsdelay/Mcompar_count_cmp_eq0000_cy<12>
                                                       Inst_controller/Inst_lightsdelay/Mcompar_count_cmp_eq0000_cy<13>
    SLICE_X22Y83.G1      net (fanout=3)        1.306   Inst_controller/Inst_lightsdelay/Mcompar_count_cmp_eq0000_cy<13>
    SLICE_X22Y83.Y       Tilo                  0.660   Inst_controller/Inst_lightsdelay/count_not0001
                                                       Inst_controller/Inst_lightsdelay/count_not00011
    SLICE_X12Y77.CE      net (fanout=14)       1.602   Inst_controller/Inst_lightsdelay/count_not0001
    SLICE_X12Y77.CLK     Tceck                 0.483   Inst_controller/Inst_lightsdelay/count<7>
                                                       Inst_controller/Inst_lightsdelay/count_6
    -------------------------------------------------  ---------------------------
    Total                                      6.701ns (3.199ns logic, 3.502ns route)
                                                       (47.7% logic, 52.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     13.312ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_controller/Inst_lightsdelay/count_3 (FF)
  Destination:          Inst_controller/Inst_lightsdelay/count_6 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.686ns (Levels of Logic = 8)
  Clock Path Skew:      -0.002ns (0.001 - 0.003)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: Inst_controller/Inst_lightsdelay/count_3 to Inst_controller/Inst_lightsdelay/count_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y74.XQ      Tcko                  0.515   Inst_controller/Inst_lightsdelay/count<3>
                                                       Inst_controller/Inst_lightsdelay/count_3
    SLICE_X15Y77.G2      net (fanout=2)        0.631   Inst_controller/Inst_lightsdelay/count<3>
    SLICE_X15Y77.COUT    Topcyg                0.871   Inst_controller/Inst_lightsdelay/Mcompar_count_cmp_eq0000_cy<1>
                                                       Inst_controller/Inst_lightsdelay/Mcompar_count_cmp_eq0000_lut<1>1
                                                       Inst_controller/Inst_lightsdelay/Mcompar_count_cmp_eq0000_cy<1>
    SLICE_X15Y78.CIN     net (fanout=1)        0.000   Inst_controller/Inst_lightsdelay/Mcompar_count_cmp_eq0000_cy<1>
    SLICE_X15Y78.COUT    Tbyp                  0.103   Inst_controller/Inst_lightsdelay/Mcompar_count_cmp_eq0000_cy<3>
                                                       Inst_controller/Inst_lightsdelay/Mcompar_count_cmp_eq0000_cy<2>
                                                       Inst_controller/Inst_lightsdelay/Mcompar_count_cmp_eq0000_cy<3>
    SLICE_X15Y79.CIN     net (fanout=1)        0.000   Inst_controller/Inst_lightsdelay/Mcompar_count_cmp_eq0000_cy<3>
    SLICE_X15Y79.COUT    Tbyp                  0.103   Inst_controller/Inst_lightsdelay/Mcompar_count_cmp_eq0000_cy<5>
                                                       Inst_controller/Inst_lightsdelay/Mcompar_count_cmp_eq0000_cy<4>
                                                       Inst_controller/Inst_lightsdelay/Mcompar_count_cmp_eq0000_cy<5>
    SLICE_X15Y80.CIN     net (fanout=1)        0.000   Inst_controller/Inst_lightsdelay/Mcompar_count_cmp_eq0000_cy<5>
    SLICE_X15Y80.COUT    Tbyp                  0.103   Inst_controller/Inst_lightsdelay/Mcompar_count_cmp_eq0000_cy<7>
                                                       Inst_controller/Inst_lightsdelay/Mcompar_count_cmp_eq0000_cy<6>
                                                       Inst_controller/Inst_lightsdelay/Mcompar_count_cmp_eq0000_cy<7>
    SLICE_X15Y81.CIN     net (fanout=1)        0.000   Inst_controller/Inst_lightsdelay/Mcompar_count_cmp_eq0000_cy<7>
    SLICE_X15Y81.COUT    Tbyp                  0.103   Inst_controller/Inst_lightsdelay/Mcompar_count_cmp_eq0000_cy<9>
                                                       Inst_controller/Inst_lightsdelay/Mcompar_count_cmp_eq0000_cy<8>
                                                       Inst_controller/Inst_lightsdelay/Mcompar_count_cmp_eq0000_cy<9>
    SLICE_X15Y82.CIN     net (fanout=1)        0.000   Inst_controller/Inst_lightsdelay/Mcompar_count_cmp_eq0000_cy<9>
    SLICE_X15Y82.COUT    Tbyp                  0.103   Inst_controller/Inst_lightsdelay/Mcompar_count_cmp_eq0000_cy<11>
                                                       Inst_controller/Inst_lightsdelay/Mcompar_count_cmp_eq0000_cy<10>
                                                       Inst_controller/Inst_lightsdelay/Mcompar_count_cmp_eq0000_cy<11>
    SLICE_X15Y83.CIN     net (fanout=1)        0.000   Inst_controller/Inst_lightsdelay/Mcompar_count_cmp_eq0000_cy<11>
    SLICE_X15Y83.COUT    Tbyp                  0.103   Inst_controller/Inst_lightsdelay/Mcompar_count_cmp_eq0000_cy<13>
                                                       Inst_controller/Inst_lightsdelay/Mcompar_count_cmp_eq0000_cy<12>
                                                       Inst_controller/Inst_lightsdelay/Mcompar_count_cmp_eq0000_cy<13>
    SLICE_X22Y83.G1      net (fanout=3)        1.306   Inst_controller/Inst_lightsdelay/Mcompar_count_cmp_eq0000_cy<13>
    SLICE_X22Y83.Y       Tilo                  0.660   Inst_controller/Inst_lightsdelay/count_not0001
                                                       Inst_controller/Inst_lightsdelay/count_not00011
    SLICE_X12Y77.CE      net (fanout=14)       1.602   Inst_controller/Inst_lightsdelay/count_not0001
    SLICE_X12Y77.CLK     Tceck                 0.483   Inst_controller/Inst_lightsdelay/count<7>
                                                       Inst_controller/Inst_lightsdelay/count_6
    -------------------------------------------------  ---------------------------
    Total                                      6.686ns (3.147ns logic, 3.539ns route)
                                                       (47.1% logic, 52.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     13.325ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_controller/Inst_lightsdelay/count_1 (FF)
  Destination:          Inst_controller/Inst_lightsdelay/count_6 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.673ns (Levels of Logic = 8)
  Clock Path Skew:      -0.002ns (0.001 - 0.003)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: Inst_controller/Inst_lightsdelay/count_1 to Inst_controller/Inst_lightsdelay/count_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y75.XQ      Tcko                  0.515   Inst_controller/Inst_lightsdelay/count<1>
                                                       Inst_controller/Inst_lightsdelay/count_1
    SLICE_X15Y77.F1      net (fanout=2)        0.478   Inst_controller/Inst_lightsdelay/count<1>
    SLICE_X15Y77.COUT    Topcyf                1.011   Inst_controller/Inst_lightsdelay/Mcompar_count_cmp_eq0000_cy<1>
                                                       Inst_controller/Inst_lightsdelay/Mcompar_count_cmp_eq0000_lut<0>1
                                                       Inst_controller/Inst_lightsdelay/Mcompar_count_cmp_eq0000_cy<0>
                                                       Inst_controller/Inst_lightsdelay/Mcompar_count_cmp_eq0000_cy<1>
    SLICE_X15Y78.CIN     net (fanout=1)        0.000   Inst_controller/Inst_lightsdelay/Mcompar_count_cmp_eq0000_cy<1>
    SLICE_X15Y78.COUT    Tbyp                  0.103   Inst_controller/Inst_lightsdelay/Mcompar_count_cmp_eq0000_cy<3>
                                                       Inst_controller/Inst_lightsdelay/Mcompar_count_cmp_eq0000_cy<2>
                                                       Inst_controller/Inst_lightsdelay/Mcompar_count_cmp_eq0000_cy<3>
    SLICE_X15Y79.CIN     net (fanout=1)        0.000   Inst_controller/Inst_lightsdelay/Mcompar_count_cmp_eq0000_cy<3>
    SLICE_X15Y79.COUT    Tbyp                  0.103   Inst_controller/Inst_lightsdelay/Mcompar_count_cmp_eq0000_cy<5>
                                                       Inst_controller/Inst_lightsdelay/Mcompar_count_cmp_eq0000_cy<4>
                                                       Inst_controller/Inst_lightsdelay/Mcompar_count_cmp_eq0000_cy<5>
    SLICE_X15Y80.CIN     net (fanout=1)        0.000   Inst_controller/Inst_lightsdelay/Mcompar_count_cmp_eq0000_cy<5>
    SLICE_X15Y80.COUT    Tbyp                  0.103   Inst_controller/Inst_lightsdelay/Mcompar_count_cmp_eq0000_cy<7>
                                                       Inst_controller/Inst_lightsdelay/Mcompar_count_cmp_eq0000_cy<6>
                                                       Inst_controller/Inst_lightsdelay/Mcompar_count_cmp_eq0000_cy<7>
    SLICE_X15Y81.CIN     net (fanout=1)        0.000   Inst_controller/Inst_lightsdelay/Mcompar_count_cmp_eq0000_cy<7>
    SLICE_X15Y81.COUT    Tbyp                  0.103   Inst_controller/Inst_lightsdelay/Mcompar_count_cmp_eq0000_cy<9>
                                                       Inst_controller/Inst_lightsdelay/Mcompar_count_cmp_eq0000_cy<8>
                                                       Inst_controller/Inst_lightsdelay/Mcompar_count_cmp_eq0000_cy<9>
    SLICE_X15Y82.CIN     net (fanout=1)        0.000   Inst_controller/Inst_lightsdelay/Mcompar_count_cmp_eq0000_cy<9>
    SLICE_X15Y82.COUT    Tbyp                  0.103   Inst_controller/Inst_lightsdelay/Mcompar_count_cmp_eq0000_cy<11>
                                                       Inst_controller/Inst_lightsdelay/Mcompar_count_cmp_eq0000_cy<10>
                                                       Inst_controller/Inst_lightsdelay/Mcompar_count_cmp_eq0000_cy<11>
    SLICE_X15Y83.CIN     net (fanout=1)        0.000   Inst_controller/Inst_lightsdelay/Mcompar_count_cmp_eq0000_cy<11>
    SLICE_X15Y83.COUT    Tbyp                  0.103   Inst_controller/Inst_lightsdelay/Mcompar_count_cmp_eq0000_cy<13>
                                                       Inst_controller/Inst_lightsdelay/Mcompar_count_cmp_eq0000_cy<12>
                                                       Inst_controller/Inst_lightsdelay/Mcompar_count_cmp_eq0000_cy<13>
    SLICE_X22Y83.G1      net (fanout=3)        1.306   Inst_controller/Inst_lightsdelay/Mcompar_count_cmp_eq0000_cy<13>
    SLICE_X22Y83.Y       Tilo                  0.660   Inst_controller/Inst_lightsdelay/count_not0001
                                                       Inst_controller/Inst_lightsdelay/count_not00011
    SLICE_X12Y77.CE      net (fanout=14)       1.602   Inst_controller/Inst_lightsdelay/count_not0001
    SLICE_X12Y77.CLK     Tceck                 0.483   Inst_controller/Inst_lightsdelay/count<7>
                                                       Inst_controller/Inst_lightsdelay/count_6
    -------------------------------------------------  ---------------------------
    Total                                      6.673ns (3.287ns logic, 3.386ns route)
                                                       (49.3% logic, 50.7% route)

--------------------------------------------------------------------------------

Paths for end point Inst_controller/Inst_lightsdelay/count_5 (SLICE_X14Y76.CE), 63 paths
--------------------------------------------------------------------------------
Slack (setup path):     13.302ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_controller/Inst_lightsdelay/count_2 (FF)
  Destination:          Inst_controller/Inst_lightsdelay/count_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.691ns (Levels of Logic = 8)
  Clock Path Skew:      -0.007ns (0.013 - 0.020)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: Inst_controller/Inst_lightsdelay/count_2 to Inst_controller/Inst_lightsdelay/count_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y74.YQ      Tcko                  0.567   Inst_controller/Inst_lightsdelay/count<3>
                                                       Inst_controller/Inst_lightsdelay/count_2
    SLICE_X15Y77.G4      net (fanout=2)        0.594   Inst_controller/Inst_lightsdelay/count<2>
    SLICE_X15Y77.COUT    Topcyg                0.871   Inst_controller/Inst_lightsdelay/Mcompar_count_cmp_eq0000_cy<1>
                                                       Inst_controller/Inst_lightsdelay/Mcompar_count_cmp_eq0000_lut<1>1
                                                       Inst_controller/Inst_lightsdelay/Mcompar_count_cmp_eq0000_cy<1>
    SLICE_X15Y78.CIN     net (fanout=1)        0.000   Inst_controller/Inst_lightsdelay/Mcompar_count_cmp_eq0000_cy<1>
    SLICE_X15Y78.COUT    Tbyp                  0.103   Inst_controller/Inst_lightsdelay/Mcompar_count_cmp_eq0000_cy<3>
                                                       Inst_controller/Inst_lightsdelay/Mcompar_count_cmp_eq0000_cy<2>
                                                       Inst_controller/Inst_lightsdelay/Mcompar_count_cmp_eq0000_cy<3>
    SLICE_X15Y79.CIN     net (fanout=1)        0.000   Inst_controller/Inst_lightsdelay/Mcompar_count_cmp_eq0000_cy<3>
    SLICE_X15Y79.COUT    Tbyp                  0.103   Inst_controller/Inst_lightsdelay/Mcompar_count_cmp_eq0000_cy<5>
                                                       Inst_controller/Inst_lightsdelay/Mcompar_count_cmp_eq0000_cy<4>
                                                       Inst_controller/Inst_lightsdelay/Mcompar_count_cmp_eq0000_cy<5>
    SLICE_X15Y80.CIN     net (fanout=1)        0.000   Inst_controller/Inst_lightsdelay/Mcompar_count_cmp_eq0000_cy<5>
    SLICE_X15Y80.COUT    Tbyp                  0.103   Inst_controller/Inst_lightsdelay/Mcompar_count_cmp_eq0000_cy<7>
                                                       Inst_controller/Inst_lightsdelay/Mcompar_count_cmp_eq0000_cy<6>
                                                       Inst_controller/Inst_lightsdelay/Mcompar_count_cmp_eq0000_cy<7>
    SLICE_X15Y81.CIN     net (fanout=1)        0.000   Inst_controller/Inst_lightsdelay/Mcompar_count_cmp_eq0000_cy<7>
    SLICE_X15Y81.COUT    Tbyp                  0.103   Inst_controller/Inst_lightsdelay/Mcompar_count_cmp_eq0000_cy<9>
                                                       Inst_controller/Inst_lightsdelay/Mcompar_count_cmp_eq0000_cy<8>
                                                       Inst_controller/Inst_lightsdelay/Mcompar_count_cmp_eq0000_cy<9>
    SLICE_X15Y82.CIN     net (fanout=1)        0.000   Inst_controller/Inst_lightsdelay/Mcompar_count_cmp_eq0000_cy<9>
    SLICE_X15Y82.COUT    Tbyp                  0.103   Inst_controller/Inst_lightsdelay/Mcompar_count_cmp_eq0000_cy<11>
                                                       Inst_controller/Inst_lightsdelay/Mcompar_count_cmp_eq0000_cy<10>
                                                       Inst_controller/Inst_lightsdelay/Mcompar_count_cmp_eq0000_cy<11>
    SLICE_X15Y83.CIN     net (fanout=1)        0.000   Inst_controller/Inst_lightsdelay/Mcompar_count_cmp_eq0000_cy<11>
    SLICE_X15Y83.COUT    Tbyp                  0.103   Inst_controller/Inst_lightsdelay/Mcompar_count_cmp_eq0000_cy<13>
                                                       Inst_controller/Inst_lightsdelay/Mcompar_count_cmp_eq0000_cy<12>
                                                       Inst_controller/Inst_lightsdelay/Mcompar_count_cmp_eq0000_cy<13>
    SLICE_X22Y83.G1      net (fanout=3)        1.306   Inst_controller/Inst_lightsdelay/Mcompar_count_cmp_eq0000_cy<13>
    SLICE_X22Y83.Y       Tilo                  0.660   Inst_controller/Inst_lightsdelay/count_not0001
                                                       Inst_controller/Inst_lightsdelay/count_not00011
    SLICE_X14Y76.CE      net (fanout=14)       1.592   Inst_controller/Inst_lightsdelay/count_not0001
    SLICE_X14Y76.CLK     Tceck                 0.483   Inst_controller/Inst_lightsdelay/count<5>
                                                       Inst_controller/Inst_lightsdelay/count_5
    -------------------------------------------------  ---------------------------
    Total                                      6.691ns (3.199ns logic, 3.492ns route)
                                                       (47.8% logic, 52.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     13.317ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_controller/Inst_lightsdelay/count_3 (FF)
  Destination:          Inst_controller/Inst_lightsdelay/count_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.676ns (Levels of Logic = 8)
  Clock Path Skew:      -0.007ns (0.013 - 0.020)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: Inst_controller/Inst_lightsdelay/count_3 to Inst_controller/Inst_lightsdelay/count_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y74.XQ      Tcko                  0.515   Inst_controller/Inst_lightsdelay/count<3>
                                                       Inst_controller/Inst_lightsdelay/count_3
    SLICE_X15Y77.G2      net (fanout=2)        0.631   Inst_controller/Inst_lightsdelay/count<3>
    SLICE_X15Y77.COUT    Topcyg                0.871   Inst_controller/Inst_lightsdelay/Mcompar_count_cmp_eq0000_cy<1>
                                                       Inst_controller/Inst_lightsdelay/Mcompar_count_cmp_eq0000_lut<1>1
                                                       Inst_controller/Inst_lightsdelay/Mcompar_count_cmp_eq0000_cy<1>
    SLICE_X15Y78.CIN     net (fanout=1)        0.000   Inst_controller/Inst_lightsdelay/Mcompar_count_cmp_eq0000_cy<1>
    SLICE_X15Y78.COUT    Tbyp                  0.103   Inst_controller/Inst_lightsdelay/Mcompar_count_cmp_eq0000_cy<3>
                                                       Inst_controller/Inst_lightsdelay/Mcompar_count_cmp_eq0000_cy<2>
                                                       Inst_controller/Inst_lightsdelay/Mcompar_count_cmp_eq0000_cy<3>
    SLICE_X15Y79.CIN     net (fanout=1)        0.000   Inst_controller/Inst_lightsdelay/Mcompar_count_cmp_eq0000_cy<3>
    SLICE_X15Y79.COUT    Tbyp                  0.103   Inst_controller/Inst_lightsdelay/Mcompar_count_cmp_eq0000_cy<5>
                                                       Inst_controller/Inst_lightsdelay/Mcompar_count_cmp_eq0000_cy<4>
                                                       Inst_controller/Inst_lightsdelay/Mcompar_count_cmp_eq0000_cy<5>
    SLICE_X15Y80.CIN     net (fanout=1)        0.000   Inst_controller/Inst_lightsdelay/Mcompar_count_cmp_eq0000_cy<5>
    SLICE_X15Y80.COUT    Tbyp                  0.103   Inst_controller/Inst_lightsdelay/Mcompar_count_cmp_eq0000_cy<7>
                                                       Inst_controller/Inst_lightsdelay/Mcompar_count_cmp_eq0000_cy<6>
                                                       Inst_controller/Inst_lightsdelay/Mcompar_count_cmp_eq0000_cy<7>
    SLICE_X15Y81.CIN     net (fanout=1)        0.000   Inst_controller/Inst_lightsdelay/Mcompar_count_cmp_eq0000_cy<7>
    SLICE_X15Y81.COUT    Tbyp                  0.103   Inst_controller/Inst_lightsdelay/Mcompar_count_cmp_eq0000_cy<9>
                                                       Inst_controller/Inst_lightsdelay/Mcompar_count_cmp_eq0000_cy<8>
                                                       Inst_controller/Inst_lightsdelay/Mcompar_count_cmp_eq0000_cy<9>
    SLICE_X15Y82.CIN     net (fanout=1)        0.000   Inst_controller/Inst_lightsdelay/Mcompar_count_cmp_eq0000_cy<9>
    SLICE_X15Y82.COUT    Tbyp                  0.103   Inst_controller/Inst_lightsdelay/Mcompar_count_cmp_eq0000_cy<11>
                                                       Inst_controller/Inst_lightsdelay/Mcompar_count_cmp_eq0000_cy<10>
                                                       Inst_controller/Inst_lightsdelay/Mcompar_count_cmp_eq0000_cy<11>
    SLICE_X15Y83.CIN     net (fanout=1)        0.000   Inst_controller/Inst_lightsdelay/Mcompar_count_cmp_eq0000_cy<11>
    SLICE_X15Y83.COUT    Tbyp                  0.103   Inst_controller/Inst_lightsdelay/Mcompar_count_cmp_eq0000_cy<13>
                                                       Inst_controller/Inst_lightsdelay/Mcompar_count_cmp_eq0000_cy<12>
                                                       Inst_controller/Inst_lightsdelay/Mcompar_count_cmp_eq0000_cy<13>
    SLICE_X22Y83.G1      net (fanout=3)        1.306   Inst_controller/Inst_lightsdelay/Mcompar_count_cmp_eq0000_cy<13>
    SLICE_X22Y83.Y       Tilo                  0.660   Inst_controller/Inst_lightsdelay/count_not0001
                                                       Inst_controller/Inst_lightsdelay/count_not00011
    SLICE_X14Y76.CE      net (fanout=14)       1.592   Inst_controller/Inst_lightsdelay/count_not0001
    SLICE_X14Y76.CLK     Tceck                 0.483   Inst_controller/Inst_lightsdelay/count<5>
                                                       Inst_controller/Inst_lightsdelay/count_5
    -------------------------------------------------  ---------------------------
    Total                                      6.676ns (3.147ns logic, 3.529ns route)
                                                       (47.1% logic, 52.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     13.330ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_controller/Inst_lightsdelay/count_1 (FF)
  Destination:          Inst_controller/Inst_lightsdelay/count_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.663ns (Levels of Logic = 8)
  Clock Path Skew:      -0.007ns (0.013 - 0.020)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: Inst_controller/Inst_lightsdelay/count_1 to Inst_controller/Inst_lightsdelay/count_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y75.XQ      Tcko                  0.515   Inst_controller/Inst_lightsdelay/count<1>
                                                       Inst_controller/Inst_lightsdelay/count_1
    SLICE_X15Y77.F1      net (fanout=2)        0.478   Inst_controller/Inst_lightsdelay/count<1>
    SLICE_X15Y77.COUT    Topcyf                1.011   Inst_controller/Inst_lightsdelay/Mcompar_count_cmp_eq0000_cy<1>
                                                       Inst_controller/Inst_lightsdelay/Mcompar_count_cmp_eq0000_lut<0>1
                                                       Inst_controller/Inst_lightsdelay/Mcompar_count_cmp_eq0000_cy<0>
                                                       Inst_controller/Inst_lightsdelay/Mcompar_count_cmp_eq0000_cy<1>
    SLICE_X15Y78.CIN     net (fanout=1)        0.000   Inst_controller/Inst_lightsdelay/Mcompar_count_cmp_eq0000_cy<1>
    SLICE_X15Y78.COUT    Tbyp                  0.103   Inst_controller/Inst_lightsdelay/Mcompar_count_cmp_eq0000_cy<3>
                                                       Inst_controller/Inst_lightsdelay/Mcompar_count_cmp_eq0000_cy<2>
                                                       Inst_controller/Inst_lightsdelay/Mcompar_count_cmp_eq0000_cy<3>
    SLICE_X15Y79.CIN     net (fanout=1)        0.000   Inst_controller/Inst_lightsdelay/Mcompar_count_cmp_eq0000_cy<3>
    SLICE_X15Y79.COUT    Tbyp                  0.103   Inst_controller/Inst_lightsdelay/Mcompar_count_cmp_eq0000_cy<5>
                                                       Inst_controller/Inst_lightsdelay/Mcompar_count_cmp_eq0000_cy<4>
                                                       Inst_controller/Inst_lightsdelay/Mcompar_count_cmp_eq0000_cy<5>
    SLICE_X15Y80.CIN     net (fanout=1)        0.000   Inst_controller/Inst_lightsdelay/Mcompar_count_cmp_eq0000_cy<5>
    SLICE_X15Y80.COUT    Tbyp                  0.103   Inst_controller/Inst_lightsdelay/Mcompar_count_cmp_eq0000_cy<7>
                                                       Inst_controller/Inst_lightsdelay/Mcompar_count_cmp_eq0000_cy<6>
                                                       Inst_controller/Inst_lightsdelay/Mcompar_count_cmp_eq0000_cy<7>
    SLICE_X15Y81.CIN     net (fanout=1)        0.000   Inst_controller/Inst_lightsdelay/Mcompar_count_cmp_eq0000_cy<7>
    SLICE_X15Y81.COUT    Tbyp                  0.103   Inst_controller/Inst_lightsdelay/Mcompar_count_cmp_eq0000_cy<9>
                                                       Inst_controller/Inst_lightsdelay/Mcompar_count_cmp_eq0000_cy<8>
                                                       Inst_controller/Inst_lightsdelay/Mcompar_count_cmp_eq0000_cy<9>
    SLICE_X15Y82.CIN     net (fanout=1)        0.000   Inst_controller/Inst_lightsdelay/Mcompar_count_cmp_eq0000_cy<9>
    SLICE_X15Y82.COUT    Tbyp                  0.103   Inst_controller/Inst_lightsdelay/Mcompar_count_cmp_eq0000_cy<11>
                                                       Inst_controller/Inst_lightsdelay/Mcompar_count_cmp_eq0000_cy<10>
                                                       Inst_controller/Inst_lightsdelay/Mcompar_count_cmp_eq0000_cy<11>
    SLICE_X15Y83.CIN     net (fanout=1)        0.000   Inst_controller/Inst_lightsdelay/Mcompar_count_cmp_eq0000_cy<11>
    SLICE_X15Y83.COUT    Tbyp                  0.103   Inst_controller/Inst_lightsdelay/Mcompar_count_cmp_eq0000_cy<13>
                                                       Inst_controller/Inst_lightsdelay/Mcompar_count_cmp_eq0000_cy<12>
                                                       Inst_controller/Inst_lightsdelay/Mcompar_count_cmp_eq0000_cy<13>
    SLICE_X22Y83.G1      net (fanout=3)        1.306   Inst_controller/Inst_lightsdelay/Mcompar_count_cmp_eq0000_cy<13>
    SLICE_X22Y83.Y       Tilo                  0.660   Inst_controller/Inst_lightsdelay/count_not0001
                                                       Inst_controller/Inst_lightsdelay/count_not00011
    SLICE_X14Y76.CE      net (fanout=14)       1.592   Inst_controller/Inst_lightsdelay/count_not0001
    SLICE_X14Y76.CLK     Tceck                 0.483   Inst_controller/Inst_lightsdelay/count<5>
                                                       Inst_controller/Inst_lightsdelay/count_5
    -------------------------------------------------  ---------------------------
    Total                                      6.663ns (3.287ns logic, 3.376ns route)
                                                       (49.3% logic, 50.7% route)

--------------------------------------------------------------------------------

Hold Paths: NET "CLK_BUFGP/IBUFG" PERIOD = 20 ns HIGH 40%;
--------------------------------------------------------------------------------

Paths for end point Inst_controller/Inst_DC/Q (SLICE_X37Y82.F4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.192ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_controller/Inst_DC/Q (FF)
  Destination:          Inst_controller/Inst_DC/Q (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.192ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK_BUFGP rising at 20.000ns
  Destination Clock:    CLK_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: Inst_controller/Inst_DC/Q to Inst_controller/Inst_DC/Q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y82.XQ      Tcko                  0.411   Inst_controller/Inst_DC/Q
                                                       Inst_controller/Inst_DC/Q
    SLICE_X37Y82.F4      net (fanout=5)        0.333   Inst_controller/Inst_DC/Q
    SLICE_X37Y82.CLK     Tckf        (-Th)    -0.448   Inst_controller/Inst_DC/Q
                                                       Inst_controller/Dc27
                                                       Inst_controller/Inst_DC/Q
    -------------------------------------------------  ---------------------------
    Total                                      1.192ns (0.859ns logic, 0.333ns route)
                                                       (72.1% logic, 27.9% route)

--------------------------------------------------------------------------------

Paths for end point Inst_controller/Inst_lightsdelay/endtimer (SLICE_X23Y82.G4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.229ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_controller/Inst_lightsdelay/endtimer (FF)
  Destination:          Inst_controller/Inst_lightsdelay/endtimer (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.229ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK_BUFGP rising at 20.000ns
  Destination Clock:    CLK_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: Inst_controller/Inst_lightsdelay/endtimer to Inst_controller/Inst_lightsdelay/endtimer
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y82.YQ      Tcko                  0.409   Inst_controller/Inst_lightsdelay/endtimer
                                                       Inst_controller/Inst_lightsdelay/endtimer
    SLICE_X23Y82.G4      net (fanout=4)        0.372   Inst_controller/Inst_lightsdelay/endtimer
    SLICE_X23Y82.CLK     Tckg        (-Th)    -0.448   Inst_controller/Inst_lightsdelay/endtimer
                                                       Inst_controller/f51
                                                       Inst_controller/Inst_lightsdelay/endtimer
    -------------------------------------------------  ---------------------------
    Total                                      1.229ns (0.857ns logic, 0.372ns route)
                                                       (69.7% logic, 30.3% route)

--------------------------------------------------------------------------------

Paths for end point Inst_controller/Inst_DB/Q (SLICE_X39Y82.F1), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.359ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_controller/Inst_DB/Q (FF)
  Destination:          Inst_controller/Inst_DB/Q (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.359ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK_BUFGP rising at 20.000ns
  Destination Clock:    CLK_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: Inst_controller/Inst_DB/Q to Inst_controller/Inst_DB/Q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y82.XQ      Tcko                  0.411   Inst_controller/Inst_DB/Q
                                                       Inst_controller/Inst_DB/Q
    SLICE_X39Y82.F1      net (fanout=8)        0.500   Inst_controller/Inst_DB/Q
    SLICE_X39Y82.CLK     Tckf        (-Th)    -0.448   Inst_controller/Inst_DB/Q
                                                       Inst_controller/Db521
                                                       Inst_controller/Inst_DB/Q
    -------------------------------------------------  ---------------------------
    Total                                      1.359ns (0.859ns logic, 0.500ns route)
                                                       (63.2% logic, 36.8% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "CLK_BUFGP/IBUFG" PERIOD = 20 ns HIGH 40%;
--------------------------------------------------------------------------------
Slack: 18.203ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 8.000ns
  High pulse limit: 0.719ns (Tch)
  Physical resource: Inst_controller/Inst_delaytimer/endtimer/CLK
  Logical resource: Inst_controller/Inst_delaytimer/endtimer/CK
  Location pin: SLICE_X44Y81.CLK
  Clock network: CLK_BUFGP
--------------------------------------------------------------------------------
Slack: 18.203ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 8.000ns
  High pulse limit: 0.719ns (Tch)
  Physical resource: Inst_controller/Inst_delaytimer/count<5>/CLK
  Logical resource: Inst_controller/Inst_delaytimer/count_5/CK
  Location pin: SLICE_X52Y79.CLK
  Clock network: CLK_BUFGP
--------------------------------------------------------------------------------
Slack: 18.203ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 8.000ns
  High pulse limit: 0.719ns (Tch)
  Physical resource: Inst_controller/Inst_delaytimer/count<5>/CLK
  Logical resource: Inst_controller/Inst_delaytimer/count_4/CK
  Location pin: SLICE_X52Y79.CLK
  Clock network: CLK_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |    6.703|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 6402 paths, 0 nets, and 528 connections

Design statistics:
   Minimum period:   6.703ns{1}   (Maximum frequency: 149.187MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Fri Nov 15 18:43:44 2019 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 365 MB



