./sim_define.v


-v ../../../../PDK/FE/Verilog_Model/hgi1113tp1_040907/models/hgi1113tp1.v


//////// RTL ///////////////////

+incdir+../../src/rtl
../../src/rtl/full_adder.v
../../src/rtl/ripple_carry_adder_16.v
../../src/rtl/cla_4bit.v
../../src/rtl/cla_logic.v
../../src/rtl/carry_lookahead_adder_16.v
../../src/rtl/adder_top.v

../../src/rtl/pad_TOP_no_powerpad.v

//../../testbench/testbench.v
../../testbench/testbench_pad.v
