# vsim -coverage -l rw_TDR0.log -c test_bench -voptargs="+cover=bcesft" -assertdebug -do "coverage save -onexit rw_TDR0.ucdb; log -r /*;run -all" 
# Start time: 11:47:00 on Sep 20,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# //  Questa Intel Starter FPGA Edition-64
# //  Version 2024.3 linux_x86_64 Sep 10 2024
# //
# // Unpublished work. Copyright 2024 Siemens
# //
# // This material contains trade secrets or otherwise confidential information
# // owned by Siemens Industry Software Inc. or its affiliates (collectively,
# // "SISW"), or its licensors. Access to and use of this information is strictly
# // limited as set forth in the Customer's applicable agreements with SISW.
# //
# // This material may not be copied, distributed, or otherwise disclosed outside
# // of the Customer's facilities without the express written permission of SISW,
# // and may not be used in any way not expressly authorized by SISW.
# //
# Loading work.test_bench(fast)
# coverage save -onexit rw_TDR0.ucdb
#  log -r /*
# run -all
# ==================================================================
# ==========Pat name: TDR0 CHECK=====================================
# ==================================================================
# ==================================================================
# ============PASSED: Correct initial value, 32'h0000_0000==========
# ==================================================================
# ==================================================================
# ============PASSED: Correct 1st write case, 32'h0000_0000==========
# ==================================================================
# ==================================================================
# ============PASSED: Correct 2nd write case, 32'hffff_ffff==========
# ==================================================================
# ==================================================================
# ============PASSED: Correct 3rd write case, 32'h5555_5555==========
# ==================================================================
# ==================================================================
# ============PASSED: Correct 4th write case, 32'haaaa_aaaa==========
# ==================================================================
# =====================BYTE ACCESS=====================================
# ==================================================================
# ============PASSED: Correct 1st byte access 4'b0000 pstrb, 32'haaaa_aaaa==========
# ==================================================================
# ==================================================================
# ============PASSED: Correct 2nd byte access 4'b0001 pstrb, 32'haaaa_aa44==========
# ==================================================================
# ==================================================================
# ============PASSED: Correct 3rd byte access 4'b0010 pstrb, 32'haaaa_6644==========
# ==================================================================
# ==================================================================
# ============PASSED: Correct 4th byte access 4'b0100 pstrb, 32'haa77_6644==========
# ==================================================================
# ==================================================================
# ============PASSED: Correct 5th byte access 4'b1000 pstrb, 32'h8877_6644==========
# ==================================================================
# ==================================================================
# ============PASSED: Correct 6th byte access 4'b0011 pstrb, 32'h8877_1111==========
# ==================================================================
# ==================================================================
# ============PASSED: Correct 7th byte access 4'b0110 pstrb, 32'h8822_2211==========
# ==================================================================
# Test_result PASSED
# ** Note: $finish    : ../tb/test_bench.v(44)
#    Time: 5225 ns  Iteration: 1  Instance: /test_bench
# Saving coverage database on exit...
# End time: 11:47:01 on Sep 20,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
