Protel Design System Design Rule Check
PCB File : P:\YILDIZIoT\STM32F7-ExpansionBoard\hw\STM32F7_ExpansionBoard.PcbDoc
Date     : 19.05.2020
Time     : 12:57:19

Processing Rule : Clearance Constraint (Gap=0.127mm) (All),(All)
Rule Violations :0

Processing Rule : Short-Circuit Constraint (Allowed=No) (All),(All)
Rule Violations :0

Processing Rule : Un-Routed Net Constraint ( (All) )
Rule Violations :0

Processing Rule : Modified Polygon (Allow modified: No), (Allow shelved: No)
Rule Violations :0

Processing Rule : Width Constraint (Min=0.127mm) (Max=3mm) (Preferred=0.3mm) (All)
Rule Violations :0

Processing Rule : Power Plane Connect Rule(Direct Connect )(Expansion=0.508mm) (Conductor Width=0.254mm) (Air Gap=0.254mm) (Entries=4) (All)
Rule Violations :0

Processing Rule : Hole Size Constraint (Min=0.025mm) (Max=2.54mm) (All)
Rule Violations :0

Processing Rule : Hole To Hole Clearance (Gap=0.254mm) (All),(All)
Rule Violations :0

Processing Rule : Minimum Solder Mask Sliver (Gap=0.254mm) (All),(All)
Rule Violations :0

Processing Rule : Silk To Solder Mask (Clearance=0.254mm) (IsPad),(All)
   Violation between Silk To Solder Mask Clearance Constraint: (0.233mm < 0.254mm) Between Arc (-43.389mm,-26.103mm) on Top Overlay And Pad Q1-1(-44.148mm,-26.037mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.233mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.252mm < 0.254mm) Between Arc (50.551mm,-30.184mm) on Top Overlay And Pad IC2-24(49.752mm,-30.228mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.252mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Arc (-52.345mm,-25.429mm) on Top Overlay And Pad IC5-1(-52.053mm,-26.107mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad C1-1(-20.77mm,-49.995mm) on Top Layer And Track (-20.07mm,-50.72mm)(-20.07mm,-47.92mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C1-1(-20.77mm,-49.995mm) on Top Layer And Track (-20.37mm,-50.72mm)(-20.07mm,-50.72mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C1-1(-20.77mm,-49.995mm) on Top Layer And Track (-21.47mm,-49.32mm)(-20.07mm,-49.32mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C1-1(-20.77mm,-49.995mm) on Top Layer And Track (-21.47mm,-50.72mm)(-21.17mm,-50.72mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad C1-1(-20.77mm,-49.995mm) on Top Layer And Track (-21.47mm,-50.72mm)(-21.47mm,-47.92mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad C11-1(48.762mm,-39.925mm) on Top Layer And Track (48.002mm,-39.264mm)(48.246mm,-42.053mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C11-1(48.762mm,-39.925mm) on Top Layer And Track (48.002mm,-39.264mm)(48.301mm,-39.238mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C11-1(48.762mm,-39.925mm) on Top Layer And Track (48.124mm,-40.659mm)(49.519mm,-40.537mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C11-1(48.762mm,-39.925mm) on Top Layer And Track (49.098mm,-39.168mm)(49.396mm,-39.142mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad C11-1(48.762mm,-39.925mm) on Top Layer And Track (49.396mm,-39.142mm)(49.641mm,-41.931mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad C11-2(48.88mm,-41.27mm) on Top Layer And Track (48.002mm,-39.264mm)(48.246mm,-42.053mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C11-2(48.88mm,-41.27mm) on Top Layer And Track (48.124mm,-40.659mm)(49.519mm,-40.537mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C11-2(48.88mm,-41.27mm) on Top Layer And Track (48.246mm,-42.053mm)(48.545mm,-42.027mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C11-2(48.88mm,-41.27mm) on Top Layer And Track (49.342mm,-41.957mm)(49.641mm,-41.931mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad C11-2(48.88mm,-41.27mm) on Top Layer And Track (49.396mm,-39.142mm)(49.641mm,-41.931mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad C1-2(-20.77mm,-48.645mm) on Top Layer And Track (-20.07mm,-50.72mm)(-20.07mm,-47.92mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C1-2(-20.77mm,-48.645mm) on Top Layer And Track (-20.37mm,-47.92mm)(-20.07mm,-47.92mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C1-2(-20.77mm,-48.645mm) on Top Layer And Track (-21.47mm,-47.92mm)(-21.17mm,-47.92mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C1-2(-20.77mm,-48.645mm) on Top Layer And Track (-21.47mm,-49.32mm)(-20.07mm,-49.32mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad C1-2(-20.77mm,-48.645mm) on Top Layer And Track (-21.47mm,-50.72mm)(-21.47mm,-47.92mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad C12-1(57.421mm,-18.948mm) on Top Layer And Track (56.661mm,-18.286mm)(56.905mm,-21.076mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C12-1(57.421mm,-18.948mm) on Top Layer And Track (56.661mm,-18.286mm)(56.96mm,-18.26mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C12-1(57.421mm,-18.948mm) on Top Layer And Track (56.783mm,-19.681mm)(58.177mm,-19.559mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C12-1(57.421mm,-18.948mm) on Top Layer And Track (57.756mm,-18.19mm)(58.055mm,-18.164mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad C12-1(57.421mm,-18.948mm) on Top Layer And Track (58.055mm,-18.164mm)(58.299mm,-20.954mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad C12-2(57.539mm,-20.292mm) on Top Layer And Track (56.661mm,-18.286mm)(56.905mm,-21.076mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C12-2(57.539mm,-20.292mm) on Top Layer And Track (56.783mm,-19.681mm)(58.177mm,-19.559mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C12-2(57.539mm,-20.292mm) on Top Layer And Track (56.905mm,-21.076mm)(57.204mm,-21.05mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad C12-2(57.539mm,-20.292mm) on Top Layer And Track (58.055mm,-18.164mm)(58.299mm,-20.954mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C12-2(57.539mm,-20.292mm) on Top Layer And Track (58mm,-20.98mm)(58.299mm,-20.954mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad C13-1(58.187mm,-27.525mm) on Top Layer And Track (57.427mm,-26.864mm)(57.671mm,-29.653mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C13-1(58.187mm,-27.525mm) on Top Layer And Track (57.427mm,-26.864mm)(57.726mm,-26.838mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C13-1(58.187mm,-27.525mm) on Top Layer And Track (57.549mm,-28.259mm)(58.944mm,-28.137mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C13-1(58.187mm,-27.525mm) on Top Layer And Track (58.523mm,-26.768mm)(58.821mm,-26.742mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad C13-1(58.187mm,-27.525mm) on Top Layer And Track (58.821mm,-26.742mm)(59.066mm,-29.531mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad C13-2(58.305mm,-28.87mm) on Top Layer And Track (57.427mm,-26.864mm)(57.671mm,-29.653mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C13-2(58.305mm,-28.87mm) on Top Layer And Track (57.549mm,-28.259mm)(58.944mm,-28.137mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C13-2(58.305mm,-28.87mm) on Top Layer And Track (57.671mm,-29.653mm)(57.97mm,-29.627mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C13-2(58.305mm,-28.87mm) on Top Layer And Track (58.767mm,-29.557mm)(59.066mm,-29.531mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad C13-2(58.305mm,-28.87mm) on Top Layer And Track (58.821mm,-26.742mm)(59.066mm,-29.531mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad C14-1(-54.586mm,-25.798mm) on Top Layer And Track (-54.07mm,-27.926mm)(-53.826mm,-25.136mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C14-1(-54.586mm,-25.798mm) on Top Layer And Track (-54.125mm,-25.11mm)(-53.826mm,-25.136mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C14-1(-54.586mm,-25.798mm) on Top Layer And Track (-55.22mm,-25.014mm)(-54.921mm,-25.04mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C14-1(-54.586mm,-25.798mm) on Top Layer And Track (-55.342mm,-26.409mm)(-53.948mm,-26.531mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad C14-1(-54.586mm,-25.798mm) on Top Layer And Track (-55.464mm,-27.804mm)(-55.22mm,-25.014mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad C14-2(-54.704mm,-27.142mm) on Top Layer And Track (-54.07mm,-27.926mm)(-53.826mm,-25.136mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C14-2(-54.704mm,-27.142mm) on Top Layer And Track (-54.369mm,-27.9mm)(-54.07mm,-27.926mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C14-2(-54.704mm,-27.142mm) on Top Layer And Track (-55.342mm,-26.409mm)(-53.948mm,-26.531mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C14-2(-54.704mm,-27.142mm) on Top Layer And Track (-55.464mm,-27.804mm)(-55.165mm,-27.83mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad C14-2(-54.704mm,-27.142mm) on Top Layer And Track (-55.464mm,-27.804mm)(-55.22mm,-25.014mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C15-1(-53.313mm,-35.729mm) on Top Layer And Track (-52.556mm,-35.394mm)(-52.529mm,-35.095mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C15-1(-53.313mm,-35.729mm) on Top Layer And Track (-52.652mm,-36.489mm)(-52.625mm,-36.19mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C15-1(-53.313mm,-35.729mm) on Top Layer And Track (-54.046mm,-36.367mm)(-53.924mm,-34.973mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad C15-1(-53.313mm,-35.729mm) on Top Layer And Track (-55.319mm,-34.851mm)(-52.529mm,-35.095mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad C15-1(-53.313mm,-35.729mm) on Top Layer And Track (-55.441mm,-36.245mm)(-52.652mm,-36.489mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C15-2(-54.658mm,-35.611mm) on Top Layer And Track (-54.046mm,-36.367mm)(-53.924mm,-34.973mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad C15-2(-54.658mm,-35.611mm) on Top Layer And Track (-55.319mm,-34.851mm)(-52.529mm,-35.095mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C15-2(-54.658mm,-35.611mm) on Top Layer And Track (-55.345mm,-35.15mm)(-55.319mm,-34.851mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad C15-2(-54.658mm,-35.611mm) on Top Layer And Track (-55.441mm,-36.245mm)(-52.652mm,-36.489mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C15-2(-54.658mm,-35.611mm) on Top Layer And Track (-55.441mm,-36.245mm)(-55.415mm,-35.946mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad C16-1(-58.611mm,-44.548mm) on Top Layer And Track (-58.095mm,-46.676mm)(-57.851mm,-43.886mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C16-1(-58.611mm,-44.548mm) on Top Layer And Track (-58.15mm,-43.86mm)(-57.851mm,-43.886mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C16-1(-58.611mm,-44.548mm) on Top Layer And Track (-59.245mm,-43.764mm)(-58.946mm,-43.79mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C16-1(-58.611mm,-44.548mm) on Top Layer And Track (-59.367mm,-45.159mm)(-57.973mm,-45.281mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad C16-1(-58.611mm,-44.548mm) on Top Layer And Track (-59.489mm,-46.554mm)(-59.245mm,-43.764mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad C16-2(-58.729mm,-45.892mm) on Top Layer And Track (-58.095mm,-46.676mm)(-57.851mm,-43.886mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C16-2(-58.729mm,-45.892mm) on Top Layer And Track (-58.394mm,-46.65mm)(-58.095mm,-46.676mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C16-2(-58.729mm,-45.892mm) on Top Layer And Track (-59.367mm,-45.159mm)(-57.973mm,-45.281mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C16-2(-58.729mm,-45.892mm) on Top Layer And Track (-59.489mm,-46.554mm)(-59.19mm,-46.58mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad C16-2(-58.729mm,-45.892mm) on Top Layer And Track (-59.489mm,-46.554mm)(-59.245mm,-43.764mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad C17-1(-57.754mm,-25.508mm) on Top Layer And Track (-57.237mm,-27.636mm)(-56.993mm,-24.847mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C17-1(-57.754mm,-25.508mm) on Top Layer And Track (-57.292mm,-24.821mm)(-56.993mm,-24.847mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C17-1(-57.754mm,-25.508mm) on Top Layer And Track (-58.388mm,-24.725mm)(-58.089mm,-24.751mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C17-1(-57.754mm,-25.508mm) on Top Layer And Track (-58.51mm,-26.12mm)(-57.115mm,-26.242mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad C17-1(-57.754mm,-25.508mm) on Top Layer And Track (-58.632mm,-27.514mm)(-58.388mm,-24.725mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad C17-2(-57.871mm,-26.853mm) on Top Layer And Track (-57.237mm,-27.636mm)(-56.993mm,-24.847mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C17-2(-57.871mm,-26.853mm) on Top Layer And Track (-57.536mm,-27.61mm)(-57.237mm,-27.636mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C17-2(-57.871mm,-26.853mm) on Top Layer And Track (-58.51mm,-26.12mm)(-57.115mm,-26.242mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C17-2(-57.871mm,-26.853mm) on Top Layer And Track (-58.632mm,-27.514mm)(-58.333mm,-27.541mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad C17-2(-57.871mm,-26.853mm) on Top Layer And Track (-58.632mm,-27.514mm)(-58.388mm,-24.725mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad C18-1(-56.176mm,-25.658mm) on Top Layer And Track (-55.659mm,-27.786mm)(-55.415mm,-24.997mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C18-1(-56.176mm,-25.658mm) on Top Layer And Track (-55.714mm,-24.971mm)(-55.415mm,-24.997mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C18-1(-56.176mm,-25.658mm) on Top Layer And Track (-56.81mm,-24.875mm)(-56.511mm,-24.901mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C18-1(-56.176mm,-25.658mm) on Top Layer And Track (-56.932mm,-26.27mm)(-55.537mm,-26.392mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad C18-1(-56.176mm,-25.658mm) on Top Layer And Track (-57.054mm,-27.664mm)(-56.81mm,-24.875mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad C18-2(-56.294mm,-27.003mm) on Top Layer And Track (-55.659mm,-27.786mm)(-55.415mm,-24.997mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C18-2(-56.294mm,-27.003mm) on Top Layer And Track (-55.958mm,-27.76mm)(-55.659mm,-27.786mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C18-2(-56.294mm,-27.003mm) on Top Layer And Track (-56.932mm,-26.27mm)(-55.537mm,-26.392mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C18-2(-56.294mm,-27.003mm) on Top Layer And Track (-57.054mm,-27.664mm)(-56.755mm,-27.691mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad C18-2(-56.294mm,-27.003mm) on Top Layer And Track (-57.054mm,-27.664mm)(-56.81mm,-24.875mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad C19-1(-50.481mm,-23.525mm) on Top Layer And Track (-49.964mm,-25.653mm)(-49.72mm,-22.864mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C19-1(-50.481mm,-23.525mm) on Top Layer And Track (-50.019mm,-22.838mm)(-49.72mm,-22.864mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C19-1(-50.481mm,-23.525mm) on Top Layer And Track (-51.115mm,-22.742mm)(-50.816mm,-22.768mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C19-1(-50.481mm,-23.525mm) on Top Layer And Track (-51.237mm,-24.137mm)(-49.842mm,-24.259mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad C19-2(-50.598mm,-24.87mm) on Top Layer And Track (-49.964mm,-25.653mm)(-49.72mm,-22.864mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C19-2(-50.598mm,-24.87mm) on Top Layer And Track (-50.263mm,-25.627mm)(-49.964mm,-25.653mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C19-2(-50.598mm,-24.87mm) on Top Layer And Track (-51.237mm,-24.137mm)(-49.842mm,-24.259mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C19-2(-50.598mm,-24.87mm) on Top Layer And Track (-51.359mm,-25.531mm)(-51.06mm,-25.557mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad C19-2(-50.598mm,-24.87mm) on Top Layer And Track (-51.359mm,-25.531mm)(-51.115mm,-22.742mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad C20-1(-49.354mm,-29.667mm) on Top Layer And Track (-48.72mm,-30.451mm)(-48.476mm,-27.661mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C20-1(-49.354mm,-29.667mm) on Top Layer And Track (-49.019mm,-30.425mm)(-48.72mm,-30.451mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C20-1(-49.354mm,-29.667mm) on Top Layer And Track (-49.992mm,-28.934mm)(-48.598mm,-29.056mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C20-1(-49.354mm,-29.667mm) on Top Layer And Track (-50.114mm,-30.329mm)(-49.815mm,-30.355mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad C20-1(-49.354mm,-29.667mm) on Top Layer And Track (-50.114mm,-30.329mm)(-49.87mm,-27.539mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad C20-2(-49.236mm,-28.323mm) on Top Layer And Track (-48.72mm,-30.451mm)(-48.476mm,-27.661mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C20-2(-49.236mm,-28.323mm) on Top Layer And Track (-48.775mm,-27.635mm)(-48.476mm,-27.661mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C20-2(-49.236mm,-28.323mm) on Top Layer And Track (-49.87mm,-27.539mm)(-49.571mm,-27.565mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C20-2(-49.236mm,-28.323mm) on Top Layer And Track (-49.992mm,-28.934mm)(-48.598mm,-29.056mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad C20-2(-49.236mm,-28.323mm) on Top Layer And Track (-50.114mm,-30.329mm)(-49.87mm,-27.539mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad C2-1(-20.77mm,-45.67mm) on Top Layer And Track (-20.07mm,-47.745mm)(-20.07mm,-44.945mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C2-1(-20.77mm,-45.67mm) on Top Layer And Track (-20.37mm,-44.945mm)(-20.07mm,-44.945mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C2-1(-20.77mm,-45.67mm) on Top Layer And Track (-21.47mm,-44.945mm)(-21.17mm,-44.945mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C2-1(-20.77mm,-45.67mm) on Top Layer And Track (-21.47mm,-46.345mm)(-20.07mm,-46.345mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad C2-1(-20.77mm,-45.67mm) on Top Layer And Track (-21.47mm,-47.745mm)(-21.47mm,-44.945mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad C2-2(-20.77mm,-47.02mm) on Top Layer And Track (-20.07mm,-47.745mm)(-20.07mm,-44.945mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C2-2(-20.77mm,-47.02mm) on Top Layer And Track (-20.37mm,-47.745mm)(-20.07mm,-47.745mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C2-2(-20.77mm,-47.02mm) on Top Layer And Track (-21.47mm,-46.345mm)(-20.07mm,-46.345mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C2-2(-20.77mm,-47.02mm) on Top Layer And Track (-21.47mm,-47.745mm)(-21.17mm,-47.745mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad C2-2(-20.77mm,-47.02mm) on Top Layer And Track (-21.47mm,-47.745mm)(-21.47mm,-44.945mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C22-2(-57.748mm,-37.154mm) on Top Layer And Track (-57.086mm,-37.914mm)(-57.06mm,-37.615mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C22-2(-57.748mm,-37.154mm) on Top Layer And Track (-58.481mm,-37.792mm)(-58.359mm,-36.398mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad C23-1(-52.388mm,-46.465mm) on Top Layer And Track (-51.754mm,-47.248mm)(-51.509mm,-44.459mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C23-1(-52.388mm,-46.465mm) on Top Layer And Track (-52.052mm,-47.222mm)(-51.754mm,-47.248mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C23-1(-52.388mm,-46.465mm) on Top Layer And Track (-53.026mm,-45.731mm)(-51.631mm,-45.853mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C23-1(-52.388mm,-46.465mm) on Top Layer And Track (-53.148mm,-47.126mm)(-52.849mm,-47.152mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad C23-1(-52.388mm,-46.465mm) on Top Layer And Track (-53.148mm,-47.126mm)(-52.904mm,-44.337mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad C23-2(-52.27mm,-45.12mm) on Top Layer And Track (-51.754mm,-47.248mm)(-51.509mm,-44.459mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C23-2(-52.27mm,-45.12mm) on Top Layer And Track (-51.808mm,-44.433mm)(-51.509mm,-44.459mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C23-2(-52.27mm,-45.12mm) on Top Layer And Track (-52.904mm,-44.337mm)(-52.605mm,-44.363mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C23-2(-52.27mm,-45.12mm) on Top Layer And Track (-53.026mm,-45.731mm)(-51.631mm,-45.853mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad C23-2(-52.27mm,-45.12mm) on Top Layer And Track (-53.148mm,-47.126mm)(-52.904mm,-44.337mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad C24-1(-54.004mm,-46.317mm) on Top Layer And Track (-53.37mm,-47.101mm)(-53.126mm,-44.311mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C24-1(-54.004mm,-46.317mm) on Top Layer And Track (-53.669mm,-47.075mm)(-53.37mm,-47.101mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C24-1(-54.004mm,-46.317mm) on Top Layer And Track (-54.642mm,-45.584mm)(-53.248mm,-45.706mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C24-1(-54.004mm,-46.317mm) on Top Layer And Track (-54.764mm,-46.979mm)(-54.465mm,-47.005mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad C24-1(-54.004mm,-46.317mm) on Top Layer And Track (-54.764mm,-46.979mm)(-54.52mm,-44.189mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad C24-2(-53.886mm,-44.973mm) on Top Layer And Track (-53.37mm,-47.101mm)(-53.126mm,-44.311mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C24-2(-53.886mm,-44.973mm) on Top Layer And Track (-53.425mm,-44.285mm)(-53.126mm,-44.311mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C24-2(-53.886mm,-44.973mm) on Top Layer And Track (-54.52mm,-44.189mm)(-54.221mm,-44.215mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C24-2(-53.886mm,-44.973mm) on Top Layer And Track (-54.642mm,-45.584mm)(-53.248mm,-45.706mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad C24-2(-53.886mm,-44.973mm) on Top Layer And Track (-54.764mm,-46.979mm)(-54.52mm,-44.189mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad C25-1(-28.166mm,-43.646mm) on Top Layer And Track (-27.55mm,-45.748mm)(-27.437mm,-42.95mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C25-1(-28.166mm,-43.646mm) on Top Layer And Track (-27.737mm,-42.938mm)(-27.437mm,-42.95mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C25-1(-28.166mm,-43.646mm) on Top Layer And Track (-28.836mm,-42.894mm)(-28.536mm,-42.906mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C25-1(-28.166mm,-43.646mm) on Top Layer And Track (-28.892mm,-44.292mm)(-27.493mm,-44.349mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad C25-1(-28.166mm,-43.646mm) on Top Layer And Track (-28.949mm,-45.691mm)(-28.836mm,-42.894mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad C3-1(-19.345mm,-39.995mm) on Top Layer And Track (-18.645mm,-42.07mm)(-18.645mm,-39.27mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C3-1(-19.345mm,-39.995mm) on Top Layer And Track (-18.945mm,-39.27mm)(-18.645mm,-39.27mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C3-1(-19.345mm,-39.995mm) on Top Layer And Track (-20.045mm,-39.27mm)(-19.745mm,-39.27mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C3-1(-19.345mm,-39.995mm) on Top Layer And Track (-20.045mm,-40.67mm)(-18.645mm,-40.67mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad C3-1(-19.345mm,-39.995mm) on Top Layer And Track (-20.045mm,-42.07mm)(-20.045mm,-39.27mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad C3-2(-19.345mm,-41.345mm) on Top Layer And Track (-18.645mm,-42.07mm)(-18.645mm,-39.27mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C3-2(-19.345mm,-41.345mm) on Top Layer And Track (-18.945mm,-42.07mm)(-18.645mm,-42.07mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C3-2(-19.345mm,-41.345mm) on Top Layer And Track (-20.045mm,-40.67mm)(-18.645mm,-40.67mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C3-2(-19.345mm,-41.345mm) on Top Layer And Track (-20.045mm,-42.07mm)(-19.745mm,-42.07mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad C3-2(-19.345mm,-41.345mm) on Top Layer And Track (-20.045mm,-42.07mm)(-20.045mm,-39.27mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad C4-1(-17.738mm,-39.995mm) on Top Layer And Track (-17.038mm,-42.07mm)(-17.038mm,-39.27mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C4-1(-17.738mm,-39.995mm) on Top Layer And Track (-17.338mm,-39.27mm)(-17.038mm,-39.27mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C4-1(-17.738mm,-39.995mm) on Top Layer And Track (-18.438mm,-39.27mm)(-18.138mm,-39.27mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C4-1(-17.738mm,-39.995mm) on Top Layer And Track (-18.438mm,-40.67mm)(-17.038mm,-40.67mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad C4-1(-17.738mm,-39.995mm) on Top Layer And Track (-18.438mm,-42.07mm)(-18.438mm,-39.27mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad C4-2(-17.738mm,-41.345mm) on Top Layer And Track (-17.038mm,-42.07mm)(-17.038mm,-39.27mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C4-2(-17.738mm,-41.345mm) on Top Layer And Track (-17.338mm,-42.07mm)(-17.038mm,-42.07mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C4-2(-17.738mm,-41.345mm) on Top Layer And Track (-18.438mm,-40.67mm)(-17.038mm,-40.67mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C4-2(-17.738mm,-41.345mm) on Top Layer And Track (-18.438mm,-42.07mm)(-18.138mm,-42.07mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad C4-2(-17.738mm,-41.345mm) on Top Layer And Track (-18.438mm,-42.07mm)(-18.438mm,-39.27mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad C5-1(54.377mm,-29.061mm) on Top Layer And Track (52.249mm,-28.545mm)(55.039mm,-28.301mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad C5-1(54.377mm,-29.061mm) on Top Layer And Track (52.371mm,-29.939mm)(55.161mm,-29.695mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C5-1(54.377mm,-29.061mm) on Top Layer And Track (53.644mm,-28.423mm)(53.766mm,-29.817mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C5-1(54.377mm,-29.061mm) on Top Layer And Track (55.039mm,-28.301mm)(55.065mm,-28.6mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C5-1(54.377mm,-29.061mm) on Top Layer And Track (55.135mm,-29.396mm)(55.161mm,-29.695mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C5-2(53.033mm,-29.179mm) on Top Layer And Track (52.249mm,-28.545mm)(52.275mm,-28.844mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad C5-2(53.033mm,-29.179mm) on Top Layer And Track (52.249mm,-28.545mm)(55.039mm,-28.301mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C5-2(53.033mm,-29.179mm) on Top Layer And Track (52.345mm,-29.64mm)(52.371mm,-29.939mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad C5-2(53.033mm,-29.179mm) on Top Layer And Track (52.371mm,-29.939mm)(55.161mm,-29.695mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C5-2(53.033mm,-29.179mm) on Top Layer And Track (53.644mm,-28.423mm)(53.766mm,-29.817mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad C6-1(47.414mm,-33.292mm) on Top Layer And Track (46.536mm,-31.286mm)(46.78mm,-34.076mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C6-1(47.414mm,-33.292mm) on Top Layer And Track (46.658mm,-32.681mm)(48.052mm,-32.559mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C6-1(47.414mm,-33.292mm) on Top Layer And Track (46.78mm,-34.076mm)(47.079mm,-34.05mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C6-1(47.414mm,-33.292mm) on Top Layer And Track (47.875mm,-33.98mm)(48.174mm,-33.954mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad C6-1(47.414mm,-33.292mm) on Top Layer And Track (47.93mm,-31.164mm)(48.174mm,-33.954mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad C6-2(47.296mm,-31.948mm) on Top Layer And Track (46.536mm,-31.286mm)(46.78mm,-34.076mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C6-2(47.296mm,-31.948mm) on Top Layer And Track (46.536mm,-31.286mm)(46.835mm,-31.26mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C6-2(47.296mm,-31.948mm) on Top Layer And Track (46.658mm,-32.681mm)(48.052mm,-32.559mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C6-2(47.296mm,-31.948mm) on Top Layer And Track (47.631mm,-31.19mm)(47.93mm,-31.164mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad C6-2(47.296mm,-31.948mm) on Top Layer And Track (47.93mm,-31.164mm)(48.174mm,-33.954mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad C7-1(54.2mm,-27.477mm) on Top Layer And Track (52.072mm,-26.961mm)(54.861mm,-26.717mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad C7-1(54.2mm,-27.477mm) on Top Layer And Track (52.194mm,-28.356mm)(54.983mm,-28.111mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C7-1(54.2mm,-27.477mm) on Top Layer And Track (53.466mm,-26.839mm)(53.588mm,-28.234mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C7-1(54.2mm,-27.477mm) on Top Layer And Track (54.861mm,-26.717mm)(54.887mm,-27.016mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C7-1(54.2mm,-27.477mm) on Top Layer And Track (54.957mm,-27.813mm)(54.983mm,-28.111mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C7-2(52.855mm,-27.595mm) on Top Layer And Track (52.072mm,-26.961mm)(52.098mm,-27.26mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad C7-2(52.855mm,-27.595mm) on Top Layer And Track (52.072mm,-26.961mm)(54.861mm,-26.717mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C7-2(52.855mm,-27.595mm) on Top Layer And Track (52.168mm,-28.057mm)(52.194mm,-28.356mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad C7-2(52.855mm,-27.595mm) on Top Layer And Track (52.194mm,-28.356mm)(54.983mm,-28.111mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C7-2(52.855mm,-27.595mm) on Top Layer And Track (53.466mm,-26.839mm)(53.588mm,-28.234mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad C8-1(54.052mm,-25.911mm) on Top Layer And Track (51.924mm,-25.395mm)(54.714mm,-25.151mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad C8-1(54.052mm,-25.911mm) on Top Layer And Track (52.046mm,-26.789mm)(54.836mm,-26.545mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C8-1(54.052mm,-25.911mm) on Top Layer And Track (53.319mm,-25.273mm)(53.441mm,-26.667mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C8-1(54.052mm,-25.911mm) on Top Layer And Track (54.714mm,-25.151mm)(54.74mm,-25.45mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C8-1(54.052mm,-25.911mm) on Top Layer And Track (54.81mm,-26.246mm)(54.836mm,-26.545mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.241mm < 0.254mm) Between Pad C9-1(55.67mm,-31.118mm) on Top Layer And Track (53.3mm,-30.422mm)(55.592mm,-30.222mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.241mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.241mm < 0.254mm) Between Pad C9-1(55.67mm,-31.118mm) on Top Layer And Track (53.457mm,-32.215mm)(55.749mm,-32.015mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.241mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.236mm < 0.254mm) Between Pad C9-1(55.67mm,-31.118mm) on Top Layer And Track (55.366mm,-29.94mm)(55.392mm,-30.239mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.236mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.236mm < 0.254mm) Between Pad C9-1(55.67mm,-31.118mm) on Top Layer And Track (55.466mm,-29.932mm)(55.492mm,-30.231mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.236mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.236mm < 0.254mm) Between Pad C9-1(55.67mm,-31.118mm) on Top Layer And Track (55.549mm,-32.032mm)(55.575mm,-32.331mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.236mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.236mm < 0.254mm) Between Pad C9-1(55.67mm,-31.118mm) on Top Layer And Track (55.566mm,-29.923mm)(55.592mm,-30.222mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.236mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.236mm < 0.254mm) Between Pad C9-1(55.67mm,-31.118mm) on Top Layer And Track (55.649mm,-32.024mm)(55.675mm,-32.323mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.236mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.236mm < 0.254mm) Between Pad C9-1(55.67mm,-31.118mm) on Top Layer And Track (55.749mm,-32.015mm)(55.775mm,-32.314mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.236mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.236mm < 0.254mm) Between Pad C9-2(53.08mm,-31.345mm) on Top Layer And Track (53.3mm,-30.422mm)(55.592mm,-30.222mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.236mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.236mm < 0.254mm) Between Pad C9-2(53.08mm,-31.345mm) on Top Layer And Track (53.457mm,-32.215mm)(55.749mm,-32.015mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.236mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad D1-1(-18.316mm,-52.475mm) on Top Layer And Track (-17.61mm,-52.19mm)(-17.11mm,-52.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad D1-2(-16.416mm,-52.515mm) on Top Layer And Track (-17.61mm,-52.19mm)(-17.11mm,-52.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad D1-3(-17.324mm,-50.495mm) on Top Layer And Track (-16.605mm,-50.81mm)(-15.881mm,-50.826mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad D1-3(-17.324mm,-50.495mm) on Top Layer And Track (-18.78mm,-50.765mm)(-18.055mm,-50.78mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad D2-1(-55.362mm,-48.217mm) on Top Layer And Track (-56.171mm,-48.146mm)(-55.872mm,-48.172mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad D2-2(-57.578mm,-48.023mm) on Top Layer And Track (-57.068mm,-48.068mm)(-56.868mm,-48.085mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.151mm < 0.254mm) Between Pad D2-2(-57.578mm,-48.023mm) on Top Layer And Track (-58.093mm,-47.723mm)(-58.056mm,-47.306mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.151mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.151mm < 0.254mm) Between Pad D2-2(-57.578mm,-48.023mm) on Top Layer And Track (-58.173mm,-48.647mm)(-58.137mm,-48.229mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.151mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.202mm < 0.254mm) Between Pad D2-2(-57.578mm,-48.023mm) on Top Layer And Track (-58.219mm,-47.712mm)(-58.093mm,-47.723mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.202mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.151mm < 0.254mm) Between Pad D2-2(-57.578mm,-48.023mm) on Top Layer And Track (-58.263mm,-48.218mm)(-58.137mm,-48.229mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.151mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad FB1-2(55.577mm,-33.311mm) on Top Layer And Track (53.449mm,-32.795mm)(56.239mm,-32.551mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad FB1-2(55.577mm,-33.311mm) on Top Layer And Track (53.571mm,-34.189mm)(56.361mm,-33.945mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad FB1-2(55.577mm,-33.311mm) on Top Layer And Track (54.844mm,-32.673mm)(54.966mm,-34.067mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad FB1-2(55.577mm,-33.311mm) on Top Layer And Track (56.239mm,-32.551mm)(56.265mm,-32.85mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad FB1-2(55.577mm,-33.311mm) on Top Layer And Track (56.335mm,-33.646mm)(56.361mm,-33.945mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad IC1-1(-15.234mm,-43.348mm) on Top Layer And Track (-19.611mm,-44.369mm)(-14.712mm,-44.472mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad IC1-2(-16.503mm,-43.322mm) on Top Layer And Track (-19.611mm,-44.369mm)(-14.712mm,-44.472mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad IC1-3(-17.773mm,-43.295mm) on Top Layer And Track (-19.611mm,-44.369mm)(-14.712mm,-44.472mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad IC1-4(-19.043mm,-43.269mm) on Top Layer And Track (-19.611mm,-44.369mm)(-14.712mm,-44.472mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad IC1-5(-19.156mm,-48.692mm) on Top Layer And Track (-19.678mm,-47.568mm)(-14.779mm,-47.671mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad IC1-6(-17.887mm,-48.718mm) on Top Layer And Track (-19.678mm,-47.568mm)(-14.779mm,-47.671mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.249mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad IC1-7(-16.617mm,-48.745mm) on Top Layer And Track (-19.678mm,-47.568mm)(-14.779mm,-47.671mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.249mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad IC1-8(-15.347mm,-48.771mm) on Top Layer And Track (-19.678mm,-47.568mm)(-14.779mm,-47.671mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.254mm < 0.254mm) Between Pad IC2-12(46.908mm,-26.412mm) on Top Layer And Track (46.109mm,-26.456mm)(46.458mm,-26.426mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.254mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad IC2-13(46.204mm,-27.251mm) on Top Layer And Track (46.109mm,-26.456mm)(46.14mm,-26.805mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.254mm < 0.254mm) Between Pad IC2-24(49.752mm,-30.228mm) on Top Layer And Track (50.202mm,-30.214mm)(50.551mm,-30.184mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.254mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad IC2-6(50.238mm,-26.898mm) on Top Layer And Track (50.194mm,-26.099mm)(50.224mm,-26.448mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.251mm < 0.254mm) Between Pad IC2-7(49.399mm,-26.194mm) on Top Layer And Track (49.845mm,-26.13mm)(50.194mm,-26.099mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.251mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad IC3-1(-55.686mm,-49.907mm) on Top Layer And Track (-56.958mm,-50.097mm)(-56.36mm,-50.149mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad IC3-2(-57.579mm,-49.741mm) on Top Layer And Track (-56.958mm,-50.097mm)(-56.36mm,-50.149mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad IC3-3(-56.807mm,-51.816mm) on Top Layer And Track (-56.059mm,-51.581mm)(-55.337mm,-51.644mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad IC3-3(-56.807mm,-51.816mm) on Top Layer And Track (-58.225mm,-51.391mm)(-57.503mm,-51.454mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.251mm < 0.254mm) Between Pad IC6-2(-30.984mm,-39.55mm) on Top Layer And Track (-34.161mm,-40.524mm)(-29.165mm,-40.724mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.251mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.251mm < 0.254mm) Between Pad IC6-3(-32.253mm,-39.499mm) on Top Layer And Track (-34.161mm,-40.524mm)(-29.165mm,-40.724mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.251mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.251mm < 0.254mm) Between Pad IC6-4(-33.522mm,-39.448mm) on Top Layer And Track (-34.161mm,-40.524mm)(-29.165mm,-40.724mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.251mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.251mm < 0.254mm) Between Pad IC6-5(-33.739mm,-44.844mm) on Top Layer And Track (-34.289mm,-43.721mm)(-29.293mm,-43.922mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.251mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.251mm < 0.254mm) Between Pad IC6-6(-32.47mm,-44.895mm) on Top Layer And Track (-34.289mm,-43.721mm)(-29.293mm,-43.922mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.251mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.251mm < 0.254mm) Between Pad IC6-7(-31.201mm,-44.946mm) on Top Layer And Track (-34.289mm,-43.721mm)(-29.293mm,-43.922mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.251mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.251mm < 0.254mm) Between Pad IC6-8(-29.932mm,-44.997mm) on Top Layer And Track (-34.289mm,-43.721mm)(-29.293mm,-43.922mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.251mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.228mm < 0.254mm) Between Pad K1-1(-38.654mm,-32.722mm) on Multi-Layer And Track (-39.115mm,-51.644mm)(-37.372mm,-31.72mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.228mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad K1-1(-38.654mm,-32.722mm) on Multi-Layer And Track (-47.334mm,-30.848mm)(-37.372mm,-31.72mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.228mm < 0.254mm) Between Pad K1-2(-39.983mm,-47.904mm) on Multi-Layer And Track (-39.115mm,-51.644mm)(-37.372mm,-31.72mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.228mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad K1-3(-47.795mm,-49.77mm) on Multi-Layer And Track (-49.077mm,-50.772mm)(-39.115mm,-51.644mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.228mm < 0.254mm) Between Pad K1-3(-47.795mm,-49.77mm) on Multi-Layer And Track (-49.077mm,-50.772mm)(-47.334mm,-30.848mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.228mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.228mm < 0.254mm) Between Pad K1-4(-47.131mm,-42.179mm) on Multi-Layer And Track (-49.077mm,-50.772mm)(-47.334mm,-30.848mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.228mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad K1-5(-46.245mm,-32.058mm) on Multi-Layer And Track (-47.334mm,-30.848mm)(-37.372mm,-31.72mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.228mm < 0.254mm) Between Pad K1-5(-46.245mm,-32.058mm) on Multi-Layer And Track (-49.077mm,-50.772mm)(-47.334mm,-30.848mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.228mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad L1-1(-53.27mm,-31.52mm) on Top Layer And Track (-58.475mm,-27.903mm)(-52.198mm,-28.452mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad L1-1(-53.27mm,-31.52mm) on Top Layer And Track (-59.024mm,-34.179mm)(-52.748mm,-34.728mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad L1-2(-57.952mm,-31.11mm) on Top Layer And Track (-58.475mm,-27.903mm)(-52.198mm,-28.452mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad L1-2(-57.952mm,-31.11mm) on Top Layer And Track (-59.024mm,-34.179mm)(-52.748mm,-34.728mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.205mm < 0.254mm) Between Pad Q1-1(-44.148mm,-26.037mm) on Top Layer And Track (-46.606mm,-26.593mm)(-43.717mm,-26.846mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.205mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.205mm < 0.254mm) Between Pad Q1-2(-46.041mm,-25.871mm) on Top Layer And Track (-46.606mm,-26.593mm)(-43.717mm,-26.846mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.205mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.227mm < 0.254mm) Between Pad Q1-3(-45.295mm,-28.245mm) on Top Layer And Track (-46.672mm,-27.353mm)(-43.783mm,-27.605mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.227mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R1-1(-18.02mm,-53.981mm) on Top Layer And Track (-17.385mm,-54.695mm)(-17.355mm,-53.295mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R1-1(-18.02mm,-53.981mm) on Top Layer And Track (-18.625mm,-53.269mm)(-16.086mm,-53.322mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad R1-1(-18.02mm,-53.981mm) on Top Layer And Track (-18.629mm,-53.461mm)(-18.625mm,-53.269mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R1-1(-18.02mm,-53.981mm) on Top Layer And Track (-18.654mm,-54.668mm)(-16.115mm,-54.721mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad R1-1(-18.02mm,-53.981mm) on Top Layer And Track (-18.654mm,-54.668mm)(-18.65mm,-54.476mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad R1-2(-16.72mm,-54.009mm) on Top Layer And Track (-16.09mm,-53.514mm)(-16.086mm,-53.322mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad R1-2(-16.72mm,-54.009mm) on Top Layer And Track (-16.115mm,-54.721mm)(-16.111mm,-54.529mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R1-2(-16.72mm,-54.009mm) on Top Layer And Track (-17.385mm,-54.695mm)(-17.355mm,-53.295mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R1-2(-16.72mm,-54.009mm) on Top Layer And Track (-18.625mm,-53.269mm)(-16.086mm,-53.322mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R1-2(-16.72mm,-54.009mm) on Top Layer And Track (-18.654mm,-54.668mm)(-16.115mm,-54.721mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R12-1(45.837mm,-24.993mm) on Top Layer And Track (44.972mm,-23.141mm)(45.193mm,-25.671mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R12-1(45.837mm,-24.993mm) on Top Layer And Track (45.083mm,-24.406mm)(46.477mm,-24.284mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad R12-1(45.837mm,-24.993mm) on Top Layer And Track (45.193mm,-25.671mm)(45.385mm,-25.654mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R12-1(45.837mm,-24.993mm) on Top Layer And Track (46.367mm,-23.019mm)(46.588mm,-25.549mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad R12-1(45.837mm,-24.993mm) on Top Layer And Track (46.397mm,-25.566mm)(46.588mm,-25.549mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad R12-2(45.723mm,-23.697mm) on Top Layer And Track (44.972mm,-23.141mm)(45.163mm,-23.124mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R12-2(45.723mm,-23.697mm) on Top Layer And Track (44.972mm,-23.141mm)(45.193mm,-25.671mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R12-2(45.723mm,-23.697mm) on Top Layer And Track (45.083mm,-24.406mm)(46.477mm,-24.284mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad R12-2(45.723mm,-23.697mm) on Top Layer And Track (46.175mm,-23.036mm)(46.367mm,-23.019mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R12-2(45.723mm,-23.697mm) on Top Layer And Track (46.367mm,-23.019mm)(46.588mm,-25.549mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R13-1(47.33mm,-41.52mm) on Top Layer And Track (46.465mm,-39.668mm)(46.687mm,-42.199mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R13-1(47.33mm,-41.52mm) on Top Layer And Track (46.576mm,-40.933mm)(47.971mm,-40.811mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad R13-1(47.33mm,-41.52mm) on Top Layer And Track (46.687mm,-42.199mm)(46.878mm,-42.182mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R13-1(47.33mm,-41.52mm) on Top Layer And Track (47.86mm,-39.546mm)(48.081mm,-42.077mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad R13-1(47.33mm,-41.52mm) on Top Layer And Track (47.89mm,-42.093mm)(48.081mm,-42.077mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad R13-2(47.217mm,-40.225mm) on Top Layer And Track (46.465mm,-39.668mm)(46.657mm,-39.652mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R13-2(47.217mm,-40.225mm) on Top Layer And Track (46.465mm,-39.668mm)(46.687mm,-42.199mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R13-2(47.217mm,-40.225mm) on Top Layer And Track (46.576mm,-40.933mm)(47.971mm,-40.811mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad R13-2(47.217mm,-40.225mm) on Top Layer And Track (47.669mm,-39.563mm)(47.86mm,-39.546mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R13-2(47.217mm,-40.225mm) on Top Layer And Track (47.86mm,-39.546mm)(48.081mm,-42.077mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R14-1(50.455mm,-41.17mm) on Top Layer And Track (49.59mm,-39.318mm)(49.812mm,-41.849mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R14-1(50.455mm,-41.17mm) on Top Layer And Track (49.701mm,-40.583mm)(51.096mm,-40.461mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad R14-1(50.455mm,-41.17mm) on Top Layer And Track (49.812mm,-41.849mm)(50.003mm,-41.832mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R14-1(50.455mm,-41.17mm) on Top Layer And Track (50.985mm,-39.196mm)(51.206mm,-41.727mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad R14-1(50.455mm,-41.17mm) on Top Layer And Track (51.015mm,-41.743mm)(51.206mm,-41.727mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad R14-2(50.342mm,-39.875mm) on Top Layer And Track (49.59mm,-39.318mm)(49.782mm,-39.302mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R14-2(50.342mm,-39.875mm) on Top Layer And Track (49.59mm,-39.318mm)(49.812mm,-41.849mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R14-2(50.342mm,-39.875mm) on Top Layer And Track (49.701mm,-40.583mm)(51.096mm,-40.461mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad R14-2(50.342mm,-39.875mm) on Top Layer And Track (50.794mm,-39.213mm)(50.985mm,-39.196mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R14-2(50.342mm,-39.875mm) on Top Layer And Track (50.985mm,-39.196mm)(51.206mm,-41.727mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R19-1(56.755mm,-40.545mm) on Top Layer And Track (55.89mm,-38.693mm)(56.112mm,-41.224mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad R19-1(56.755mm,-40.545mm) on Top Layer And Track (56.112mm,-41.224mm)(56.303mm,-41.207mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad R19-1(56.755mm,-40.545mm) on Top Layer And Track (57.315mm,-41.118mm)(57.506mm,-41.102mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad R19-2(56.642mm,-39.25mm) on Top Layer And Track (55.89mm,-38.693mm)(56.082mm,-38.677mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R19-2(56.642mm,-39.25mm) on Top Layer And Track (55.89mm,-38.693mm)(56.112mm,-41.224mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R19-2(56.642mm,-39.25mm) on Top Layer And Track (56.001mm,-39.958mm)(57.396mm,-39.836mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad R19-2(56.642mm,-39.25mm) on Top Layer And Track (57.094mm,-38.588mm)(57.285mm,-38.571mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R19-2(56.642mm,-39.25mm) on Top Layer And Track (57.285mm,-38.571mm)(57.506mm,-41.102mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad R20-1(58.217mm,-39.125mm) on Top Layer And Track (57.465mm,-38.568mm)(57.657mm,-38.552mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R20-1(58.217mm,-39.125mm) on Top Layer And Track (57.465mm,-38.568mm)(57.687mm,-41.099mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R20-1(58.217mm,-39.125mm) on Top Layer And Track (57.576mm,-39.833mm)(58.971mm,-39.711mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad R20-1(58.217mm,-39.125mm) on Top Layer And Track (58.669mm,-38.463mm)(58.86mm,-38.446mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R20-1(58.217mm,-39.125mm) on Top Layer And Track (58.86mm,-38.446mm)(59.081mm,-40.977mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R20-2(58.33mm,-40.42mm) on Top Layer And Track (57.465mm,-38.568mm)(57.687mm,-41.099mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R20-2(58.33mm,-40.42mm) on Top Layer And Track (57.576mm,-39.833mm)(58.971mm,-39.711mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad R20-2(58.33mm,-40.42mm) on Top Layer And Track (57.687mm,-41.099mm)(57.878mm,-41.082mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R20-2(58.33mm,-40.42mm) on Top Layer And Track (58.86mm,-38.446mm)(59.081mm,-40.977mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad R20-2(58.33mm,-40.42mm) on Top Layer And Track (58.89mm,-40.993mm)(59.081mm,-40.977mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R2-1(-14.12mm,-50.795mm) on Top Layer And Track (-13.47mm,-51.495mm)(-13.47mm,-50.095mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R2-1(-14.12mm,-50.795mm) on Top Layer And Track (-14.74mm,-50.095mm)(-12.2mm,-50.095mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad R2-1(-14.12mm,-50.795mm) on Top Layer And Track (-14.74mm,-50.287mm)(-14.74mm,-50.095mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R2-1(-14.12mm,-50.795mm) on Top Layer And Track (-14.74mm,-51.495mm)(-12.2mm,-51.495mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad R2-1(-14.12mm,-50.795mm) on Top Layer And Track (-14.74mm,-51.495mm)(-14.74mm,-51.303mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad R21-2(44.067mm,-40.475mm) on Top Layer And Track (43.315mm,-39.918mm)(43.507mm,-39.902mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R21-2(44.067mm,-40.475mm) on Top Layer And Track (43.315mm,-39.918mm)(43.537mm,-42.449mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R21-2(44.067mm,-40.475mm) on Top Layer And Track (43.426mm,-41.183mm)(44.821mm,-41.061mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad R21-2(44.067mm,-40.475mm) on Top Layer And Track (44.519mm,-39.813mm)(44.71mm,-39.796mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R21-2(44.067mm,-40.475mm) on Top Layer And Track (44.71mm,-39.796mm)(44.931mm,-42.327mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad R2-2(-12.82mm,-50.795mm) on Top Layer And Track (-12.2mm,-50.287mm)(-12.2mm,-50.095mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad R2-2(-12.82mm,-50.795mm) on Top Layer And Track (-12.2mm,-51.495mm)(-12.2mm,-51.303mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R2-2(-12.82mm,-50.795mm) on Top Layer And Track (-13.47mm,-51.495mm)(-13.47mm,-50.095mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R2-2(-12.82mm,-50.795mm) on Top Layer And Track (-14.74mm,-50.095mm)(-12.2mm,-50.095mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R2-2(-12.82mm,-50.795mm) on Top Layer And Track (-14.74mm,-51.495mm)(-12.2mm,-51.495mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad R22-1(45.642mm,-40.35mm) on Top Layer And Track (44.89mm,-39.793mm)(45.082mm,-39.777mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R22-1(45.642mm,-40.35mm) on Top Layer And Track (44.89mm,-39.793mm)(45.112mm,-42.324mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R22-1(45.642mm,-40.35mm) on Top Layer And Track (45.001mm,-41.058mm)(46.396mm,-40.936mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad R22-1(45.642mm,-40.35mm) on Top Layer And Track (46.094mm,-39.688mm)(46.285mm,-39.671mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R22-1(45.642mm,-40.35mm) on Top Layer And Track (46.285mm,-39.671mm)(46.506mm,-42.202mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R22-2(45.755mm,-41.645mm) on Top Layer And Track (44.89mm,-39.793mm)(45.112mm,-42.324mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R22-2(45.755mm,-41.645mm) on Top Layer And Track (45.001mm,-41.058mm)(46.396mm,-40.936mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad R22-2(45.755mm,-41.645mm) on Top Layer And Track (45.112mm,-42.324mm)(45.303mm,-42.307mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R22-2(45.755mm,-41.645mm) on Top Layer And Track (46.285mm,-39.671mm)(46.506mm,-42.202mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad R22-2(45.755mm,-41.645mm) on Top Layer And Track (46.315mm,-42.218mm)(46.506mm,-42.202mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad R23-1(-38.67mm,-28.82mm) on Top Layer And Track (-38.008mm,-28.368mm)(-37.991mm,-28.177mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad R23-1(-38.67mm,-28.82mm) on Top Layer And Track (-38.113mm,-29.571mm)(-38.097mm,-29.38mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R23-1(-38.67mm,-28.82mm) on Top Layer And Track (-39.379mm,-29.461mm)(-39.257mm,-28.066mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R23-1(-38.67mm,-28.82mm) on Top Layer And Track (-40.522mm,-27.955mm)(-37.991mm,-28.177mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R23-1(-38.67mm,-28.82mm) on Top Layer And Track (-40.644mm,-29.35mm)(-38.113mm,-29.571mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R23-2(-39.965mm,-28.707mm) on Top Layer And Track (-39.379mm,-29.461mm)(-39.257mm,-28.066mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R23-2(-39.965mm,-28.707mm) on Top Layer And Track (-40.522mm,-27.955mm)(-37.991mm,-28.177mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad R23-2(-39.965mm,-28.707mm) on Top Layer And Track (-40.538mm,-28.147mm)(-40.522mm,-27.955mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R23-2(-39.965mm,-28.707mm) on Top Layer And Track (-40.644mm,-29.35mm)(-38.113mm,-29.571mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad R23-2(-39.965mm,-28.707mm) on Top Layer And Track (-40.644mm,-29.35mm)(-40.627mm,-29.159mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R24-1(-42.57mm,-24.52mm) on Top Layer And Track (-41.927mm,-25.199mm)(-41.705mm,-22.668mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad R24-1(-42.57mm,-24.52mm) on Top Layer And Track (-42.118mm,-25.182mm)(-41.927mm,-25.199mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R24-1(-42.57mm,-24.52mm) on Top Layer And Track (-43.211mm,-23.811mm)(-41.816mm,-23.933mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad R24-1(-42.57mm,-24.52mm) on Top Layer And Track (-43.321mm,-25.077mm)(-43.13mm,-25.093mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R24-1(-42.57mm,-24.52mm) on Top Layer And Track (-43.321mm,-25.077mm)(-43.1mm,-22.546mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad R24-2(-42.457mm,-23.225mm) on Top Layer And Track (-41.897mm,-22.652mm)(-41.705mm,-22.668mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R24-2(-42.457mm,-23.225mm) on Top Layer And Track (-41.927mm,-25.199mm)(-41.705mm,-22.668mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad R24-2(-42.457mm,-23.225mm) on Top Layer And Track (-43.1mm,-22.546mm)(-42.909mm,-22.563mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R24-2(-42.457mm,-23.225mm) on Top Layer And Track (-43.211mm,-23.811mm)(-41.816mm,-23.933mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R24-2(-42.457mm,-23.225mm) on Top Layer And Track (-43.321mm,-25.077mm)(-43.1mm,-22.546mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad R25-1(-44.147mm,-24.327mm) on Top Layer And Track (-43.486mm,-23.875mm)(-43.469mm,-23.683mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad R25-1(-44.147mm,-24.327mm) on Top Layer And Track (-43.591mm,-25.078mm)(-43.574mm,-24.887mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R25-1(-44.147mm,-24.327mm) on Top Layer And Track (-44.856mm,-24.967mm)(-44.734mm,-23.573mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R25-1(-44.147mm,-24.327mm) on Top Layer And Track (-45.999mm,-23.462mm)(-43.469mm,-23.683mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R25-1(-44.147mm,-24.327mm) on Top Layer And Track (-46.121mm,-24.857mm)(-43.591mm,-25.078mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R25-2(-45.443mm,-24.213mm) on Top Layer And Track (-44.856mm,-24.967mm)(-44.734mm,-23.573mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R25-2(-45.443mm,-24.213mm) on Top Layer And Track (-45.999mm,-23.462mm)(-43.469mm,-23.683mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad R25-2(-45.443mm,-24.213mm) on Top Layer And Track (-46.016mm,-23.653mm)(-45.999mm,-23.462mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R25-2(-45.443mm,-24.213mm) on Top Layer And Track (-46.121mm,-24.857mm)(-43.591mm,-25.078mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad R25-2(-45.443mm,-24.213mm) on Top Layer And Track (-46.121mm,-24.857mm)(-46.104mm,-24.665mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R26-1(-54.133mm,-51.415mm) on Top Layer And Track (-53.49mm,-52.094mm)(-53.269mm,-49.563mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad R26-1(-54.133mm,-51.415mm) on Top Layer And Track (-53.681mm,-52.077mm)(-53.49mm,-52.094mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R26-1(-54.133mm,-51.415mm) on Top Layer And Track (-54.774mm,-50.707mm)(-53.379mm,-50.829mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R26-1(-54.133mm,-51.415mm) on Top Layer And Track (-54.885mm,-51.972mm)(-54.663mm,-49.441mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad R26-1(-54.133mm,-51.415mm) on Top Layer And Track (-54.885mm,-51.972mm)(-54.693mm,-51.988mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad R26-2(-54.02mm,-50.12mm) on Top Layer And Track (-53.46mm,-49.547mm)(-53.269mm,-49.563mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R26-2(-54.02mm,-50.12mm) on Top Layer And Track (-53.49mm,-52.094mm)(-53.269mm,-49.563mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad R26-2(-54.02mm,-50.12mm) on Top Layer And Track (-54.663mm,-49.441mm)(-54.472mm,-49.458mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R26-2(-54.02mm,-50.12mm) on Top Layer And Track (-54.774mm,-50.707mm)(-53.379mm,-50.829mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R26-2(-54.02mm,-50.12mm) on Top Layer And Track (-54.885mm,-51.972mm)(-54.663mm,-49.441mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad R27-1(-58.057mm,-41.475mm) on Top Layer And Track (-58.7mm,-40.796mm)(-58.509mm,-40.813mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R28-1(-57.152mm,-46.018mm) on Top Layer And Track (-56.508mm,-46.696mm)(-56.287mm,-44.166mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad R28-1(-57.152mm,-46.018mm) on Top Layer And Track (-56.7mm,-46.679mm)(-56.508mm,-46.696mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R28-1(-57.152mm,-46.018mm) on Top Layer And Track (-57.792mm,-45.309mm)(-56.398mm,-45.431mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R28-1(-57.152mm,-46.018mm) on Top Layer And Track (-57.903mm,-46.574mm)(-57.682mm,-44.044mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad R28-1(-57.152mm,-46.018mm) on Top Layer And Track (-57.903mm,-46.574mm)(-57.712mm,-46.591mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad R28-2(-57.038mm,-44.722mm) on Top Layer And Track (-56.478mm,-44.149mm)(-56.287mm,-44.166mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R28-2(-57.038mm,-44.722mm) on Top Layer And Track (-56.508mm,-46.696mm)(-56.287mm,-44.166mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad R28-2(-57.038mm,-44.722mm) on Top Layer And Track (-57.682mm,-44.044mm)(-57.49mm,-44.061mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R28-2(-57.038mm,-44.722mm) on Top Layer And Track (-57.792mm,-45.309mm)(-56.398mm,-45.431mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R28-2(-57.038mm,-44.722mm) on Top Layer And Track (-57.903mm,-46.574mm)(-57.682mm,-44.044mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R30-1(-32.769mm,-53.444mm) on Top Layer And Track (-32.148mm,-54.169mm)(-32.092mm,-52.771mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R30-1(-32.769mm,-53.444mm) on Top Layer And Track (-33.361mm,-52.72mm)(-30.823mm,-52.822mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad R30-1(-32.769mm,-53.444mm) on Top Layer And Track (-33.369mm,-52.911mm)(-33.361mm,-52.72mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R30-1(-32.769mm,-53.444mm) on Top Layer And Track (-33.417mm,-54.118mm)(-30.879mm,-54.22mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad R30-1(-32.769mm,-53.444mm) on Top Layer And Track (-33.417mm,-54.118mm)(-33.409mm,-53.927mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R3-1(-13.456mm,-47.47mm) on Top Layer And Track (-12.797mm,-49.404mm)(-12.744mm,-46.865mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad R3-1(-13.456mm,-47.47mm) on Top Layer And Track (-12.936mm,-46.861mm)(-12.744mm,-46.865mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad R3-1(-13.456mm,-47.47mm) on Top Layer And Track (-14.143mm,-46.836mm)(-13.951mm,-46.84mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R3-1(-13.456mm,-47.47mm) on Top Layer And Track (-14.17mm,-48.105mm)(-12.77mm,-48.135mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R3-1(-13.456mm,-47.47mm) on Top Layer And Track (-14.196mm,-49.375mm)(-14.143mm,-46.836mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R31-1(-33.944mm,-46.943mm) on Top Layer And Track (-33.323mm,-47.668mm)(-33.266mm,-46.269mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R31-1(-33.944mm,-46.943mm) on Top Layer And Track (-34.535mm,-46.219mm)(-31.997mm,-46.32mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad R31-1(-33.944mm,-46.943mm) on Top Layer And Track (-34.543mm,-46.41mm)(-34.535mm,-46.219mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R31-1(-33.944mm,-46.943mm) on Top Layer And Track (-34.592mm,-47.617mm)(-32.054mm,-47.719mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad R31-1(-33.944mm,-46.943mm) on Top Layer And Track (-34.592mm,-47.617mm)(-34.584mm,-47.426mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad R31-2(-32.645mm,-46.995mm) on Top Layer And Track (-32.005mm,-46.512mm)(-31.997mm,-46.32mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad R31-2(-32.645mm,-46.995mm) on Top Layer And Track (-32.054mm,-47.719mm)(-32.046mm,-47.527mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R31-2(-32.645mm,-46.995mm) on Top Layer And Track (-33.323mm,-47.668mm)(-33.266mm,-46.269mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R31-2(-32.645mm,-46.995mm) on Top Layer And Track (-34.535mm,-46.219mm)(-31.997mm,-46.32mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R31-2(-32.645mm,-46.995mm) on Top Layer And Track (-34.592mm,-47.617mm)(-32.054mm,-47.719mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R3-2(-13.484mm,-48.77mm) on Top Layer And Track (-12.797mm,-49.404mm)(-12.744mm,-46.865mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad R3-2(-13.484mm,-48.77mm) on Top Layer And Track (-12.989mm,-49.4mm)(-12.797mm,-49.404mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R3-2(-13.484mm,-48.77mm) on Top Layer And Track (-14.17mm,-48.105mm)(-12.77mm,-48.135mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad R3-2(-13.484mm,-48.77mm) on Top Layer And Track (-14.196mm,-49.375mm)(-14.004mm,-49.379mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R3-2(-13.484mm,-48.77mm) on Top Layer And Track (-14.196mm,-49.375mm)(-14.143mm,-46.836mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad R32-1(-29.871mm,-47.097mm) on Top Layer And Track (-29.231mm,-46.614mm)(-29.223mm,-46.423mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad R32-1(-29.871mm,-47.097mm) on Top Layer And Track (-29.28mm,-47.821mm)(-29.272mm,-47.63mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R32-1(-29.871mm,-47.097mm) on Top Layer And Track (-30.549mm,-47.771mm)(-30.492mm,-46.372mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R32-1(-29.871mm,-47.097mm) on Top Layer And Track (-31.761mm,-46.321mm)(-29.223mm,-46.423mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R32-1(-29.871mm,-47.097mm) on Top Layer And Track (-31.818mm,-47.72mm)(-29.28mm,-47.821mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R32-2(-31.17mm,-47.045mm) on Top Layer And Track (-30.549mm,-47.771mm)(-30.492mm,-46.372mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R32-2(-31.17mm,-47.045mm) on Top Layer And Track (-31.761mm,-46.321mm)(-29.223mm,-46.423mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad R32-2(-31.17mm,-47.045mm) on Top Layer And Track (-31.769mm,-46.513mm)(-31.761mm,-46.321mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R32-2(-31.17mm,-47.045mm) on Top Layer And Track (-31.818mm,-47.72mm)(-29.28mm,-47.821mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad R32-2(-31.17mm,-47.045mm) on Top Layer And Track (-31.818mm,-47.72mm)(-31.81mm,-47.528mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R33-2(-31.419mm,-36.296mm) on Top Layer And Track (-30.797mm,-38.242mm)(-30.695mm,-35.704mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad R33-2(-31.419mm,-36.296mm) on Top Layer And Track (-30.886mm,-35.696mm)(-30.695mm,-35.704mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad R33-2(-31.419mm,-36.296mm) on Top Layer And Track (-32.093mm,-35.648mm)(-31.902mm,-35.656mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R33-2(-31.419mm,-36.296mm) on Top Layer And Track (-32.144mm,-36.917mm)(-30.746mm,-36.973mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R33-2(-31.419mm,-36.296mm) on Top Layer And Track (-32.195mm,-38.186mm)(-32.093mm,-35.648mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R34-1(-49.195mm,-26.72mm) on Top Layer And Track (-48.608mm,-27.474mm)(-48.486mm,-26.079mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R34-1(-49.195mm,-26.72mm) on Top Layer And Track (-49.752mm,-25.969mm)(-47.221mm,-26.19mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad R34-1(-49.195mm,-26.72mm) on Top Layer And Track (-49.768mm,-26.16mm)(-49.752mm,-25.969mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R34-1(-49.195mm,-26.72mm) on Top Layer And Track (-49.874mm,-27.363mm)(-47.343mm,-27.585mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad R34-1(-49.195mm,-26.72mm) on Top Layer And Track (-49.874mm,-27.363mm)(-49.857mm,-27.172mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad R34-2(-47.9mm,-26.833mm) on Top Layer And Track (-47.238mm,-26.381mm)(-47.221mm,-26.19mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad R34-2(-47.9mm,-26.833mm) on Top Layer And Track (-47.343mm,-27.585mm)(-47.327mm,-27.393mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R34-2(-47.9mm,-26.833mm) on Top Layer And Track (-48.608mm,-27.474mm)(-48.486mm,-26.079mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R34-2(-47.9mm,-26.833mm) on Top Layer And Track (-49.752mm,-25.969mm)(-47.221mm,-26.19mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R34-2(-47.9mm,-26.833mm) on Top Layer And Track (-49.874mm,-27.363mm)(-47.343mm,-27.585mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R35-1(-49.043mm,-25.038mm) on Top Layer And Track (-48.456mm,-25.792mm)(-48.334mm,-24.398mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad R35-1(-49.043mm,-25.038mm) on Top Layer And Track (-49.616mm,-24.478mm)(-49.599mm,-24.287mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad R35-1(-49.043mm,-25.038mm) on Top Layer And Track (-49.721mm,-25.682mm)(-49.704mm,-25.49mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad R35-2(-47.747mm,-25.152mm) on Top Layer And Track (-47.086mm,-24.7mm)(-47.069mm,-24.508mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad R35-2(-47.747mm,-25.152mm) on Top Layer And Track (-47.191mm,-25.903mm)(-47.174mm,-25.712mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R35-2(-47.747mm,-25.152mm) on Top Layer And Track (-48.456mm,-25.792mm)(-48.334mm,-24.398mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R35-2(-47.747mm,-25.152mm) on Top Layer And Track (-49.599mm,-24.287mm)(-47.069mm,-24.508mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R35-2(-47.747mm,-25.152mm) on Top Layer And Track (-49.721mm,-25.682mm)(-47.191mm,-25.903mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R6-2(47.412mm,-24.843mm) on Top Layer And Track (46.547mm,-22.991mm)(46.768mm,-25.521mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R6-2(47.412mm,-24.843mm) on Top Layer And Track (46.658mm,-24.256mm)(48.052mm,-24.134mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad R6-2(47.412mm,-24.843mm) on Top Layer And Track (46.768mm,-25.521mm)(46.96mm,-25.504mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R6-2(47.412mm,-24.843mm) on Top Layer And Track (47.942mm,-22.869mm)(48.163mm,-25.399mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad R6-2(47.412mm,-24.843mm) on Top Layer And Track (47.972mm,-25.416mm)(48.163mm,-25.399mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad R7-1(44.148mm,-23.847mm) on Top Layer And Track (43.397mm,-23.291mm)(43.588mm,-23.274mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R7-1(44.148mm,-23.847mm) on Top Layer And Track (43.397mm,-23.291mm)(43.618mm,-25.821mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R7-1(44.148mm,-23.847mm) on Top Layer And Track (43.508mm,-24.556mm)(44.902mm,-24.434mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad R7-1(44.148mm,-23.847mm) on Top Layer And Track (44.6mm,-23.186mm)(44.792mm,-23.169mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R7-1(44.148mm,-23.847mm) on Top Layer And Track (44.792mm,-23.169mm)(45.013mm,-25.699mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R7-2(44.262mm,-25.143mm) on Top Layer And Track (43.397mm,-23.291mm)(43.618mm,-25.821mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R7-2(44.262mm,-25.143mm) on Top Layer And Track (43.508mm,-24.556mm)(44.902mm,-24.434mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad R7-2(44.262mm,-25.143mm) on Top Layer And Track (43.618mm,-25.821mm)(43.81mm,-25.804mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R7-2(44.262mm,-25.143mm) on Top Layer And Track (44.792mm,-23.169mm)(45.013mm,-25.699mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad R7-2(44.262mm,-25.143mm) on Top Layer And Track (44.822mm,-25.716mm)(45.013mm,-25.699mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad R8-1(42.932mm,-26.952mm) on Top Layer And Track (42.254mm,-26.308mm)(42.271mm,-26.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R8-1(42.932mm,-26.952mm) on Top Layer And Track (42.254mm,-26.308mm)(44.784mm,-26.087mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad R8-1(42.932mm,-26.952mm) on Top Layer And Track (42.359mm,-27.512mm)(42.376mm,-27.703mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R8-1(42.932mm,-26.952mm) on Top Layer And Track (42.376mm,-27.703mm)(44.906mm,-27.482mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R8-1(42.932mm,-26.952mm) on Top Layer And Track (43.519mm,-26.198mm)(43.641mm,-27.592mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R8-2(44.228mm,-26.838mm) on Top Layer And Track (42.254mm,-26.308mm)(44.784mm,-26.087mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R8-2(44.228mm,-26.838mm) on Top Layer And Track (42.376mm,-27.703mm)(44.906mm,-27.482mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R8-2(44.228mm,-26.838mm) on Top Layer And Track (43.519mm,-26.198mm)(43.641mm,-27.592mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad R8-2(44.228mm,-26.838mm) on Top Layer And Track (44.784mm,-26.087mm)(44.801mm,-26.278mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad R8-2(44.228mm,-26.838mm) on Top Layer And Track (44.889mm,-27.29mm)(44.906mm,-27.482mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad R9-1(43.057mm,-28.527mm) on Top Layer And Track (42.379mm,-27.883mm)(42.396mm,-28.075mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R9-1(43.057mm,-28.527mm) on Top Layer And Track (42.379mm,-27.883mm)(44.909mm,-27.662mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad R9-1(43.057mm,-28.527mm) on Top Layer And Track (42.484mm,-29.087mm)(42.501mm,-29.278mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R9-1(43.057mm,-28.527mm) on Top Layer And Track (42.501mm,-29.278mm)(45.031mm,-29.057mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R9-1(43.057mm,-28.527mm) on Top Layer And Track (43.644mm,-27.773mm)(43.766mm,-29.167mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R9-2(44.353mm,-28.413mm) on Top Layer And Track (42.379mm,-27.883mm)(44.909mm,-27.662mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R9-2(44.353mm,-28.413mm) on Top Layer And Track (42.501mm,-29.278mm)(45.031mm,-29.057mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R9-2(44.353mm,-28.413mm) on Top Layer And Track (43.644mm,-27.773mm)(43.766mm,-29.167mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad R9-2(44.353mm,-28.413mm) on Top Layer And Track (44.909mm,-27.662mm)(44.926mm,-27.853mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad R9-2(44.353mm,-28.413mm) on Top Layer And Track (45.014mm,-28.865mm)(45.031mm,-29.057mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
Rule Violations :495

Processing Rule : Silk to Silk (Clearance=0.254mm) (All),(All)
   Violation between Silk To Silk Clearance Constraint: (0.253mm < 0.254mm) Between Text "IC5" (-51.325mm,-27.775mm) on Top Overlay And Track (-49.992mm,-28.934mm)(-48.598mm,-29.056mm) on Top Overlay Silk Text to Silk Clearance [0.253mm]
   Violation between Silk To Silk Clearance Constraint: (0.18mm < 0.254mm) Between Text "IC5" (-51.325mm,-27.775mm) on Top Overlay And Track (-50.114mm,-30.329mm)(-49.815mm,-30.355mm) on Top Overlay Silk Text to Silk Clearance [0.18mm]
   Violation between Silk To Silk Clearance Constraint: (0.211mm < 0.254mm) Between Text "IC5" (-51.325mm,-27.775mm) on Top Overlay And Track (-50.114mm,-30.329mm)(-49.87mm,-27.539mm) on Top Overlay Silk Text to Silk Clearance [0.211mm]
   Violation between Silk To Silk Clearance Constraint: (0.219mm < 0.254mm) Between Text "IC6" (-35.645mm,-40.87mm) on Top Overlay And Track (-34.289mm,-43.721mm)(-34.161mm,-40.524mm) on Top Overlay Silk Text to Silk Clearance [0.219mm]
Rule Violations :4

Processing Rule : Net Antennae (Tolerance=0mm) (All)
   Violation between Net Antennae: Track (-42.457mm,-9.357mm)(-18.625mm,14.475mm) on Top Layer 
Rule Violations :1

Processing Rule : Matched Lengths(Tolerance=2.54mm) (InNet('RD_P'))
Rule Violations :0

Processing Rule : Matched Lengths(Tolerance=2.54mm) (InNet('RD_N'))
Rule Violations :0

Processing Rule : Matched Lengths(Tolerance=2.54mm) (InNetClass('ETHERNET'))
Rule Violations :0

Processing Rule : Matched Lengths(Tolerance=2.54mm) (InNet('TD_P'))
Rule Violations :0

Processing Rule : Matched Lengths(Tolerance=2.54mm) (InNet('TD_N'))
Rule Violations :0

Processing Rule : Height Constraint (Min=0mm) (Max=25.4mm) (Prefered=12.7mm) (All)
Rule Violations :0


Violations Detected : 500
Waived Violations : 0
Time Elapsed        : 00:00:02