// Seed: 2902421541
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  inout id_8;
  input id_7;
  inout id_6;
  input id_5;
  inout id_4;
  input id_3;
  input id_2;
  inout id_1;
  logic id_8;
  reg   id_9;
  function id_10;
    input id_11;
    logic id_12;
    id_9 = 1;
  endfunction
  type_20(
      id_1, id_10, id_9
  );
  always begin
    if (1) id_11 <= 1'b0;
  end
  logic id_13;
  logic id_14;
  assign id_12 = id_7;
  type_1 id_15 (
      .id_0(1),
      .id_1(id_10 * id_8),
      .id_2(1'b0),
      .id_3(1),
      .id_4(1),
      .id_5(1),
      .id_6(1)
  );
  assign id_1 = 1;
  logic id_16, id_17;
endmodule
