CoreGen has not been configured with any user repositories.
CoreGen has been configured with the following Xilinx repositories:
 - 'C:\Xilinx\13.2\ISE_DS\ISE\coregen\' [reloaded]
INFO:sim - Generating component instance 'mul_21bits' of
   'xilinx.com:ip:mult_gen:11.2' from
   'C:\Xilinx\13.2\ISE_DS\ISE\coregen\ip\xilinx\dsp\com\xilinx\ip\mult_gen_v11_2
   \component.xml'.
Applying current project options...
Finished applying current project options.
WARNING:sim - Verilog simulation file type 'Behavioral' is not valid for this
   core. Overriding with simulation file type 'Structural'.
WARNING:sim - A core named 'mul_21bits' already exists in the project. Output
   products for this core may be overwritten.
Resolving generics for 'mul_21bits'...
WARNING:sim - Verilog simulation file type 'Behavioral' is not valid for this
   core. Overriding with simulation file type 'Structural'.
WARNING:sim - A core named 'mul_21bits' already exists in the project. Output
   products for this core may be overwritten.
Applying external generics to 'mul_21bits'...
Delivering associated files for 'mul_21bits'...
Generating implementation netlist for 'mul_21bits'...
INFO:sim - Pre-processing HDL files for 'mul_21bits'...
Running synthesis for 'mul_21bits'
Writing VEO instantiation template for 'mul_21bits'...
WARNING:sim - Verilog simulation file type 'Behavioral' is not valid for this
   core. Overriding with simulation file type 'Structural'.
Writing Verilog structural simulation model for 'mul_21bits'...
WARNING:sim - Verilog simulation file type 'Behavioral' is not valid for this
   core. Overriding with simulation file type 'Structural'.
Delivered 2 files into directory
C:/Users/RSPC/Dropbox/ConstantWeightCoding/hardware/20-8/encoder/ipcore_dir/tmp/
_cg/mul_21bits
Generating ASY schematic symbol...
Generating SYM schematic symbol for 'mul_21bits'...
Generating metadata file...
Generating metadata file...
Generating ISE project...
Generating README file...
Generating FLIST file...
INFO:sim - Finished FLIST file generation.
Launching README viewer...
Moving files to output directory...
Finished moving files to output directory
Wrote CGP file for project 'mul_21bits'.
