# Reading C:/altera/13.0sp1/modelsim_ase/tcl/vsim/pref.tcl 
# do ensamblado_run_msim_rtl_vhdl.do 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Copying C:\altera\13.0sp1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied C:\altera\13.0sp1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vcom -93 -work work {C:/Users/Gian/Documents/FIB/MP/MP/Labs/lab2/LAB2/proyecto_1/tipos_constantes_pkg/retardos_otros_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package retardos_otros_pkg
# vcom -93 -work work {C:/Users/Gian/Documents/FIB/MP/MP/Labs/lab2/LAB2/proyecto_1/tipos_constantes_pkg/retardos_RegDes_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package retardos_RegDes_pkg
# vcom -93 -work work {C:/Users/Gian/Documents/FIB/MP/MP/Labs/lab2/LAB2/proyecto_1/tipos_constantes_pkg/retardos_memorias_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package retardos_memorias_pkg
# vcom -93 -work work {C:/Users/Gian/Documents/FIB/MP/MP/Labs/lab2/LAB2/proyecto_1/tipos_constantes_pkg/retardos_controlador_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package retardos_controlador_pkg
# vcom -93 -work work {C:/Users/Gian/Documents/FIB/MP/MP/Labs/lab2/LAB2/proyecto_1/tipos_constantes_pkg/param_disenyo_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Compiling package param_disenyo_pkg
# vcom -93 -work work {C:/Users/Gian/Documents/FIB/MP/MP/Labs/lab2/LAB2/proyecto_1/tipos_constantes_pkg/acciones_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package acciones_pkg
# vcom -93 -work work {C:/Users/Gian/Documents/FIB/MP/MP/Labs/lab2/LAB2/proyecto_1/tipos_constantes_pkg/param_memorias_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Compiling package param_memorias_pkg
# vcom -93 -work work {C:/Users/Gian/Documents/FIB/MP/MP/Labs/lab2/LAB2/proyecto_1/tipos_constantes_pkg/interface_cache_bus_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Compiling package interface_cache_bus_pkg
# vcom -93 -work work {C:/Users/Gian/Documents/FIB/MP/MP/Labs/lab2/LAB2/proyecto_1/tipos_constantes_pkg/controlador_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Compiling package controlador_pkg
# vcom -93 -work work {C:/Users/Gian/Documents/FIB/MP/MP/Labs/lab2/LAB2/proyecto_1/tipos_constantes_pkg/campo_ET_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Compiling package campo_ET_pkg
# vcom -93 -work work {C:/Users/Gian/Documents/FIB/MP/MP/Labs/lab2/LAB2/proyecto_1/tipos_constantes_pkg/campo_EST_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Compiling package campo_EST_pkg
# vcom -93 -work work {C:/Users/Gian/Documents/FIB/MP/MP/Labs/lab2/LAB2/proyecto_1/tipos_constantes_pkg/campo_DAT_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Compiling package campo_DAT_pkg
# vcom -93 -work work {C:/Users/Gian/Documents/FIB/MP/MP/Labs/lab2/LAB2/proyecto_1/tipos_constantes_pkg/camino_dat_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Compiling package camino_dat_pkg
# vcom -93 -work work {C:/Users/Gian/Documents/FIB/MP/MP/Labs/lab2/LAB2/proyecto_1/tipos_constantes_pkg/cache_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Compiling package cache_pkg
# vcom -93 -work work {C:/Users/Gian/Documents/FIB/MP/MP/Labs/lab2/LAB2/proyecto_1/memoria_con_interface_bus/memoria_principal/componentes_memoria_pkg/componentes_memoria_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Compiling package componentes_memoria_pkg
# vcom -93 -work work {C:/Users/Gian/Documents/FIB/MP/MP/Labs/lab2/LAB2/proyecto_1/cache_con_interface_bus/cache_con_interface_proc/cache/componentes_interface_cache_bus/mux_dat/CODIGO/mux_dat.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Compiling entity mux_dat
# -- Compiling architecture compor of mux_dat
# vcom -93 -work work {C:/Users/Gian/Documents/FIB/MP/MP/Labs/lab2/LAB2/proyecto_1/memoria_con_interface_bus/memoria_principal/COMPONENTES/CONTROLADOR/CODIGO/controlador_memo.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package retardos_memorias_pkg
# -- Compiling entity controlador_memo
# -- Compiling architecture compor of controlador_memo
# vcom -93 -work work {C:/Users/Gian/Documents/FIB/MP/MP/Labs/lab2/LAB2/proyecto_1/cache_con_interface_bus/cache_con_interface_proc/interface_proc_cache/componentes_interface_proc_cache_pkg/componentes_interface_proc_cache_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package camino_dat_pkg
# -- Loading package controlador_pkg
# -- Loading package cache_pkg
# -- Compiling package componentes_interface_proc_cache_pkg
# vcom -93 -work work {C:/Users/Gian/Documents/FIB/MP/MP/Labs/lab2/LAB2/proyecto_1/cache_con_interface_bus/cache_con_interface_proc_pkg/cache_con_interface_proc_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package camino_dat_pkg
# -- Loading package controlador_pkg
# -- Loading package cache_pkg
# -- Loading package interface_cache_bus_pkg
# -- Compiling package cache_con_interface_proc_pkg
# vcom -93 -work work {C:/Users/Gian/Documents/FIB/MP/MP/Labs/lab2/LAB2/proyecto_1/cache_con_interface_bus/componentes_cache_interface_pkg/componentes_cache_interface_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package cache_pkg
# -- Loading package interface_cache_bus_pkg
# -- Compiling package componentes_cache_interface_pkg
# vcom -93 -work work {C:/Users/Gian/Documents/FIB/MP/MP/Labs/lab2/LAB2/proyecto_1/cache_con_interface_bus/cache_con_interface_proc/componentes_cache_con_inter_proc_pkg/componentes_cache_con_inter_proc_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package camino_dat_pkg
# -- Loading package controlador_pkg
# -- Loading package cache_pkg
# -- Compiling package componentes_cache_con_inter_proc_pkg
# vcom -93 -work work {C:/Users/Gian/Documents/FIB/MP/MP/Labs/lab2/LAB2/proyecto_1/cache_con_interface_bus/cache_con_interface_proc/cache/camino_de_datos/componentes/campo_datos/componentes_datos_pkg/componentes_datos_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package campo_DAT_pkg
# -- Compiling package componentes_datos_pkg
# vcom -93 -work work {C:/Users/Gian/Documents/FIB/MP/MP/Labs/lab2/LAB2/proyecto_1/cache_con_interface_bus/cache_con_interface_proc/cache/camino_de_datos/componentes/campo_etiquetas/componentes_etiq_pkg/componentes_etiq_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package campo_ET_pkg
# -- Compiling package componentes_etiq_pkg
# vcom -93 -work work {C:/Users/Gian/Documents/FIB/MP/MP/Labs/lab2/LAB2/proyecto_1/cache_con_interface_bus/cache_con_interface_proc/cache/controlador/CODIGO/procedimientos_controlador_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package controlador_pkg
# -- Loading package acciones_pkg
# -- Compiling package procedimientos_controlador_pkg
# -- Compiling package body procedimientos_controlador_pkg
# -- Loading package procedimientos_controlador_pkg
# vcom -93 -work work {C:/Users/Gian/Documents/FIB/MP/MP/Labs/lab2/LAB2/proyecto_1/cache_con_interface_bus/cache_con_interface_proc/cache/camino_de_datos/componentes_camino_pkg/componentes_camino_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package campo_ET_pkg
# -- Loading package campo_EST_pkg
# -- Loading package campo_DAT_pkg
# -- Compiling package componentes_camino_pkg
# vcom -93 -work work {C:/Users/Gian/Documents/FIB/MP/MP/Labs/lab2/LAB2/proyecto_1/cache_con_interface_bus/cache_con_interface_proc/cache/componentes_cache_pkg/componentes_cache_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package camino_dat_pkg
# -- Loading package controlador_pkg
# -- Loading package cache_pkg
# -- Compiling package componentes_cache_pkg
# vcom -93 -work work {C:/Users/Gian/Documents/FIB/MP/MP/Labs/lab2/LAB2/proyecto_1/memoria_con_interface_bus/componentes_memoria_interface_pkg/componentes_memoria_interface_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package interface_cache_bus_pkg
# -- Compiling package componentes_memoria_interface_pkg
# vcom -93 -work work {C:/Users/Gian/Documents/FIB/MP/MP/Labs/lab2/LAB2/proyecto_1/BUS/componentes_interfaces_bus_pkg/componentes_interfaces_bus_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package interface_cache_bus_pkg
# -- Compiling package componentes_interfaces_bus_pkg
# vcom -93 -work work {C:/Users/Gian/Documents/FIB/MP/MP/Labs/lab2/LAB2/proyecto_1/cache_con_interface_bus/cache_con_interface_proc/interface_proc_cache/COMPONENTES/registro_pet/CODIGO/registro_pet.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package cache_pkg
# -- Loading package retardos_otros_pkg
# -- Compiling entity registro_pet
# -- Compiling architecture compor of registro_pet
# vcom -93 -work work {C:/Users/Gian/Documents/FIB/MP/MP/Labs/lab2/LAB2/proyecto_1/cache_con_interface_bus/cache_con_interface_proc/interface_proc_cache/COMPONENTES/mux_peticion/CODIGO/mux_pet.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package cache_pkg
# -- Loading package retardos_otros_pkg
# -- Compiling entity mux_pet
# -- Compiling architecture compor of mux_pet
# vcom -93 -work work {C:/Users/Gian/Documents/FIB/MP/MP/Labs/lab2/LAB2/proyecto_1/cache_con_interface_bus/cache_con_interface_proc/cache/camino_de_datos/componentes/campo_etiquetas/componentes/m_etiquetas/CODIGO/m_et.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package param_memorias_pkg
# -- Loading package retardos_memorias_pkg
# -- Loading package campo_ET_pkg
# -- Compiling entity m_ET
# -- Compiling architecture compor of m_ET
# vcom -93 -work work {C:/Users/Gian/Documents/FIB/MP/MP/Labs/lab2/LAB2/proyecto_1/cache_con_interface_bus/cache_con_interface_proc/cache/camino_de_datos/componentes/campo_estado/m_estado/CODIGO/m_est.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package param_memorias_pkg
# -- Loading package retardos_memorias_pkg
# -- Loading package campo_EST_pkg
# -- Compiling entity m_EST
# -- Compiling architecture compor of m_EST
# vcom -93 -work work {C:/Users/Gian/Documents/FIB/MP/MP/Labs/lab2/LAB2/proyecto_1/cache_con_interface_bus/cache_con_interface_proc/cache/camino_de_datos/componentes/campo_datos/componentes/m_datos/CODIGO/m_dat.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package param_memorias_pkg
# -- Loading package retardos_memorias_pkg
# -- Loading package campo_DAT_pkg
# -- Compiling entity m_DAT
# -- Compiling architecture compor of m_DAT
# vcom -93 -work work {C:/Users/Gian/Documents/FIB/MP/MP/Labs/lab2/LAB2/proyecto_1/BUS/componentes/registros/CODIGO/rd_pet_info.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package interface_cache_bus_pkg
# -- Loading package retardos_RegDes_pkg
# -- Compiling entity RD_pet_info
# -- Compiling architecture comportamiento of RD_pet_info
# vcom -93 -work work {C:/Users/Gian/Documents/FIB/MP/MP/Labs/lab2/LAB2/proyecto_1/BUS/componentes/registros/CODIGO/rd_resp_info.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package interface_cache_bus_pkg
# -- Loading package retardos_RegDes_pkg
# -- Compiling entity RD_resp_info
# -- Compiling architecture comportamiento of RD_resp_info
# vcom -93 -work work {C:/Users/Gian/Documents/FIB/MP/MP/Labs/lab2/LAB2/proyecto_1/BUS/componentes/registros/CODIGO/rc_pet.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package interface_cache_bus_pkg
# -- Loading package retardos_RegDes_pkg
# -- Compiling entity RC_pet
# -- Compiling architecture comportamiento of RC_pet
# vcom -93 -work work {C:/Users/Gian/Documents/FIB/MP/MP/Labs/lab2/LAB2/proyecto_1/BUS/componentes/registros/CODIGO/rc_resp.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package interface_cache_bus_pkg
# -- Loading package retardos_RegDes_pkg
# -- Compiling entity RC_resp
# -- Compiling architecture comportamiento of RC_resp
# vcom -93 -work work {C:/Users/Gian/Documents/FIB/MP/MP/Labs/lab2/LAB2/proyecto_1/memoria_con_interface_bus/memoria_principal/ensam_memoria/CODIGO/ensamblado_memoria.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package componentes_memoria_pkg
# -- Compiling entity ensamblado_memoria
# -- Compiling architecture estruc of ensamblado_memoria
# vcom -93 -work work {C:/Users/Gian/Documents/FIB/MP/MP/Labs/lab2/LAB2/proyecto_1/memoria_con_interface_bus/memoria_principal/ensam_memoria/CODIGO/rc_1.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package interface_cache_bus_pkg
# -- Loading package retardos_RegDes_pkg
# -- Compiling entity RC_1
# -- Compiling architecture comportamiento of RC_1
# vcom -93 -work work {C:/Users/Gian/Documents/FIB/MP/MP/Labs/lab2/LAB2/proyecto_1/memoria_con_interface_bus/memoria_principal/COMPONENTES/MEMORIA/CODIGO/memoria_mem.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package retardos_memorias_pkg
# -- Loading package param_memorias_pkg
# -- Compiling entity memoria_mem
# -- Compiling architecture compor of memoria_mem
# vcom -93 -work work {C:/Users/Gian/Documents/FIB/MP/MP/Labs/lab2/LAB2/proyecto_1/ENSAMBLADO/CODIGO/ensamblado.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package cache_pkg
# -- Loading package interface_cache_bus_pkg
# -- Loading package componentes_cache_interface_pkg
# -- Loading package componentes_memoria_interface_pkg
# -- Compiling entity ensamblado
# -- Compiling architecture estructural of ensamblado
# vcom -93 -work work {C:/Users/Gian/Documents/FIB/MP/MP/Labs/lab2/LAB2/proyecto_1/cache_con_interface_bus/ensamblado_cache_interfaces/CODIGO/cache_con_interface_bus.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package cache_pkg
# -- Loading package interface_cache_bus_pkg
# -- Loading package componentes_interfaces_bus_pkg
# -- Loading package camino_dat_pkg
# -- Loading package controlador_pkg
# -- Loading package componentes_cache_con_inter_proc_pkg
# -- Loading package cache_con_interface_proc_pkg
# -- Compiling entity cache_con_interface_bus
# -- Compiling architecture estructural of cache_con_interface_bus
# vcom -93 -work work {C:/Users/Gian/Documents/FIB/MP/MP/Labs/lab2/LAB2/proyecto_1/cache_con_interface_bus/cache_con_interface_proc/ensamblado_con_interface_proc/CODIGO/cache_con_inter_proc.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package camino_dat_pkg
# -- Loading package controlador_pkg
# -- Loading package cache_pkg
# -- Loading package componentes_cache_pkg
# -- Loading package componentes_cache_con_inter_proc_pkg
# -- Loading package interface_cache_bus_pkg
# -- Compiling entity cache_con_inter_proc
# -- Compiling architecture estruc of cache_con_inter_proc
# vcom -93 -work work {C:/Users/Gian/Documents/FIB/MP/MP/Labs/lab2/LAB2/proyecto_1/cache_con_interface_bus/cache_con_interface_proc/interface_proc_cache/interfaces/CODIGO/interface_proc_cache.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package cache_pkg
# -- Loading package camino_dat_pkg
# -- Loading package controlador_pkg
# -- Loading package componentes_interface_proc_cache_pkg
# -- Compiling entity interface_proc_cache
# -- Compiling architecture estruc of interface_proc_cache
# vcom -93 -work work {C:/Users/Gian/Documents/FIB/MP/MP/Labs/lab2/LAB2/proyecto_1/cache_con_interface_bus/cache_con_interface_proc/cache/ensamblado/CODIGO/cache.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package camino_dat_pkg
# -- Loading package controlador_pkg
# -- Loading package cache_pkg
# -- Loading package componentes_cache_pkg
# -- Compiling entity cache
# -- Compiling architecture estruc of cache
# vcom -93 -work work {C:/Users/Gian/Documents/FIB/MP/MP/Labs/lab2/LAB2/proyecto_1/cache_con_interface_bus/cache_con_interface_proc/cache/camino_de_datos/ensamblado/CODIGO/camino_datos.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package campo_ET_pkg
# -- Loading package campo_EST_pkg
# -- Loading package campo_DAT_pkg
# -- Loading package componentes_camino_pkg
# -- Loading package camino_dat_pkg
# -- Compiling entity camino_datos
# -- Compiling architecture estructural of camino_datos
# vcom -93 -work work {C:/Users/Gian/Documents/FIB/MP/MP/Labs/lab2/LAB2/proyecto_1/cache_con_interface_bus/cache_con_interface_proc/cache/camino_de_datos/componentes/campo_etiquetas/ensamblado/CODIGO/etiquetas.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package campo_ET_pkg
# -- Loading package componentes_etiq_pkg
# -- Compiling entity etiquetas
# -- Compiling architecture estruc of etiquetas
# vcom -93 -work work {C:/Users/Gian/Documents/FIB/MP/MP/Labs/lab2/LAB2/proyecto_1/cache_con_interface_bus/cache_con_interface_proc/cache/camino_de_datos/componentes/campo_datos/ensamblado/CODIGO/datos.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package campo_DAT_pkg
# -- Loading package componentes_datos_pkg
# -- Compiling entity datos
# -- Compiling architecture estruc of datos
# vcom -93 -work work {C:/Users/Gian/Documents/FIB/MP/MP/Labs/lab2/LAB2/proyecto_1/cache_con_interface_bus/cache_con_interface_proc/cache/controlador/CODIGO/controlador.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package controlador_pkg
# -- Loading package retardos_controlador_pkg
# -- Loading package acciones_pkg
# -- Loading package procedimientos_controlador_pkg
# -- Compiling entity controlador
# -- Compiling architecture compor of controlador
# vcom -93 -work work {C:/Users/Gian/Documents/FIB/MP/MP/Labs/lab2/LAB2/proyecto_1/cache_con_interface_bus/cache_con_interface_proc/interface_proc_cache/interfaces/CODIGO/interface_cache_proc.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package cache_pkg
# -- Loading package camino_dat_pkg
# -- Loading package controlador_pkg
# -- Loading package componentes_interface_proc_cache_pkg
# -- Compiling entity interface_cache_proc
# -- Compiling architecture estruc of interface_cache_proc
# vcom -93 -work work {C:/Users/Gian/Documents/FIB/MP/MP/Labs/lab2/LAB2/proyecto_1/BUS/interfaces/CODIGO/interface_cache_bus_info.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package interface_cache_bus_pkg
# -- Loading package componentes_interfaces_bus_pkg
# -- Compiling entity interface_cache_bus_info
# -- Compiling architecture estruc of interface_cache_bus_info
# vcom -93 -work work {C:/Users/Gian/Documents/FIB/MP/MP/Labs/lab2/LAB2/proyecto_1/BUS/interfaces/CODIGO/interface_cache_bus_control.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package interface_cache_bus_pkg
# -- Loading package componentes_interfaces_bus_pkg
# -- Compiling entity interface_cache_bus_control
# -- Compiling architecture estruc of interface_cache_bus_control
# vcom -93 -work work {C:/Users/Gian/Documents/FIB/MP/MP/Labs/lab2/LAB2/proyecto_1/memoria_con_interface_bus/ensam_memo_interface/CODIGO/mem_con_interface_bus.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package interface_cache_bus_pkg
# -- Loading package componentes_interfaces_bus_pkg
# -- Loading package componentes_memoria_pkg
# -- Compiling entity mem_con_interface_bus
# -- Compiling architecture estructural of mem_con_interface_bus
# vcom -93 -work work {C:/Users/Gian/Documents/FIB/MP/MP/Labs/lab2/LAB2/proyecto_1/BUS/interfaces/CODIGO/interface_mem_bus_info.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package interface_cache_bus_pkg
# -- Loading package componentes_interfaces_bus_pkg
# -- Compiling entity interface_mem_bus_info
# -- Compiling architecture estruc of interface_mem_bus_info
# vcom -93 -work work {C:/Users/Gian/Documents/FIB/MP/MP/Labs/lab2/LAB2/proyecto_1/BUS/interfaces/CODIGO/interface_mem_bus_control.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package interface_cache_bus_pkg
# -- Loading package componentes_interfaces_bus_pkg
# -- Compiling entity interface_mem_bus_control
# -- Compiling architecture estruc of interface_mem_bus_control
# 
# vcom -93 -work work {C:/Users/Gian/Documents/FIB/MP/MP/Labs/lab2/LAB2/proyecto_1/ENSAMBLADO/QUARTUS/../../UTILIDADES_pkg/imprimir_traza_pkg/impri_traza_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Loading package ENV
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package param_memorias_pkg
# -- Loading package acciones_pkg
# -- Loading package cache_pkg
# -- Loading package controlador_pkg
# -- Compiling package impri_traza_pkg
# -- Compiling package body impri_traza_pkg
# -- Loading package impri_traza_pkg
# vcom -93 -work work {C:/Users/Gian/Documents/FIB/MP/MP/Labs/lab2/LAB2/proyecto_1/ENSAMBLADO/QUARTUS/../../UTILIDADES_pkg/impri_CACHE_memoria_pkg/impri_cache_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package std_logic_textio
# -- Loading package param_disenyo_pkg
# -- Loading package param_memorias_pkg
# -- Compiling package impri_cache_pkg
# -- Compiling package body impri_cache_pkg
# -- Loading package impri_cache_pkg
# vcom -93 -work work {C:/Users/Gian/Documents/FIB/MP/MP/Labs/lab2/LAB2/proyecto_1/ENSAMBLADO/QUARTUS/../../UTILIDADES_pkg/impri_CACHE_memoria_pkg/impri_memoria_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package std_logic_textio
# -- Loading package param_disenyo_pkg
# -- Loading package param_memorias_pkg
# -- Compiling package impri_memoria_pkg
# -- Compiling package body impri_memoria_pkg
# -- Loading package impri_memoria_pkg
# vcom -2008 -work work {C:/Users/Gian/Documents/FIB/MP/MP/Labs/lab2/LAB2/proyecto_1/ENSAMBLADO/QUARTUS/../PRUEBAS/procedimientos_peticiones_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package cache_pkg
# -- Compiling package procedimientos_peticiones_pkg
# -- Compiling package body procedimientos_peticiones_pkg
# -- Loading package procedimientos_peticiones_pkg
# vcom -2008 -work work {C:/Users/Gian/Documents/FIB/MP/MP/Labs/lab2/LAB2/proyecto_1/ENSAMBLADO/QUARTUS/../PRUEBAS/prueba_ensamblado.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Loading package ENV
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package camino_dat_pkg
# -- Loading package cache_pkg
# -- Loading package interface_cache_bus_pkg
# -- Loading package controlador_pkg
# -- Loading package procedimientos_peticiones_pkg
# -- Loading package param_memorias_pkg
# -- Loading package impri_memoria_pkg
# -- Loading package impri_cache_pkg
# -- Loading package acciones_pkg
# -- Loading package impri_traza_pkg
# -- Compiling entity prueba_ensamblado
# -- Compiling architecture prueba of prueba_ensamblado
# ** Warning: C:/Users/Gian/Documents/FIB/MP/MP/Labs/lab2/LAB2/proyecto_1/ENSAMBLADO/QUARTUS/../PRUEBAS/prueba_ensamblado.vhd(69): (vcom-1236) Shared variables must be of a protected type.
# 
# ** Warning: [2] C:/Users/Gian/Documents/FIB/MP/MP/Labs/lab2/LAB2/proyecto_1/ENSAMBLADO/QUARTUS/../PRUEBAS/prueba_ensamblado.vhd(190): (vcom-1090) Possible infinite loop: Process contains no WAIT statement.
# 
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneiv_hssi -L cycloneiv_pcie_hip -L cycloneiv -L rtl_work -L work -voptargs="+acc"  prueba_ensamblado
# vsim -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneiv_hssi -L cycloneiv_pcie_hip -L cycloneiv -L rtl_work -L work -voptargs=\"+acc\" -t 1ps prueba_ensamblado 
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.std_logic_textio(body)
# Loading std.env(body)
# Loading ieee.math_real(body)
# Loading work.param_disenyo_pkg
# Loading work.camino_dat_pkg
# Loading work.cache_pkg
# Loading work.interface_cache_bus_pkg
# Loading work.controlador_pkg
# Loading work.procedimientos_peticiones_pkg(body)
# Loading work.param_memorias_pkg
# Loading work.impri_memoria_pkg(body)
# Loading work.impri_cache_pkg(body)
# Loading work.acciones_pkg
# Loading work.impri_traza_pkg(body)
# Loading work.prueba_ensamblado(prueba)
# Loading work.componentes_cache_interface_pkg
# Loading work.componentes_memoria_interface_pkg
# Loading work.ensamblado(estructural)
# Loading work.componentes_interfaces_bus_pkg
# Loading work.componentes_cache_con_inter_proc_pkg
# Loading work.cache_con_interface_proc_pkg
# Loading work.cache_con_interface_bus(estructural)
# Loading work.componentes_cache_pkg
# Loading work.cache_con_inter_proc(estruc)
# Loading work.componentes_interface_proc_cache_pkg
# Loading work.interface_proc_cache(estruc)
# Loading work.retardos_otros_pkg
# Loading work.registro_pet(compor)
# Loading work.mux_pet(compor)
# Loading work.cache(estruc)
# Loading work.mux_dat(compor)
# Loading work.campo_et_pkg
# Loading work.campo_est_pkg
# Loading work.campo_dat_pkg
# Loading work.componentes_camino_pkg
# Loading work.camino_datos(estructural)
# Loading work.componentes_etiq_pkg
# Loading work.etiquetas(estruc)
# Loading work.retardos_memorias_pkg
# Loading work.m_et(compor)
# Loading work.m_est(compor)
# Loading work.componentes_datos_pkg
# Loading work.datos(estruc)
# Loading work.m_dat(compor)
# Loading work.retardos_controlador_pkg
# Loading work.procedimientos_controlador_pkg(body)
# Loading work.controlador(compor)
# Loading work.interface_cache_proc(estruc)
# Loading work.interface_cache_bus_info(estruc)
# Loading work.retardos_regdes_pkg
# Loading work.rd_pet_info(comportamiento)
# Loading work.rd_resp_info(comportamiento)
# Loading work.interface_cache_bus_control(estruc)
# Loading work.rc_pet(comportamiento)
# Loading work.rc_resp(comportamiento)
# Loading work.componentes_memoria_pkg
# Loading work.mem_con_interface_bus(estructural)
# Loading work.interface_mem_bus_info(estruc)
# Loading work.interface_mem_bus_control(estruc)
# Loading work.ensamblado_memoria(estruc)
# Loading work.rc_1(comportamiento)
# Loading work.controlador_memo(compor)
# Loading work.memoria_mem(compor)
# 
# do C:/Users/Gian/Documents/FIB/MP/MP/Labs/lab2/LAB2/proyecto_1/ENSAMBLADO/QUARTUS/../PRUEBAS_A/formato_ventanas.do
# ** Error: Cannot open macro file: C:/Users/Gian/Documents/FIB/MP/MP/Labs/lab2/LAB2/proyecto_1/ENSAMBLADO/QUARTUS/../PRUEBAS_A/formato_ventanas.do
# Error in macro ./ensamblado_run_msim_rtl_vhdl.do line 72
# Cannot open macro file: C:/Users/Gian/Documents/FIB/MP/MP/Labs/lab2/LAB2/proyecto_1/ENSAMBLADO/QUARTUS/../PRUEBAS_A/formato_ventanas.do
#     while executing
# "do C:/Users/Gian/Documents/FIB/MP/MP/Labs/lab2/LAB2/proyecto_1/ENSAMBLADO/QUARTUS/../PRUEBAS_A/formato_ventanas.do"
do C:/Users/Gian/Documents/FIB/MP/MP/Labs/lab2/LAB2/proyecto_1/ENSAMBLADO/PRUEBAS/wave.do
run -all
#  salida de comprobacion de la propagacion de un acceso a memoria
# 
# ciclo acceso pend.    acceso cache
#       tipo   direc.  tipo   direc.     segmentacion del acceso                        act. campos  estado CC    cache contenido  memoria
#                                  A/F                                                    ET ES DA                CT ET    ES DA   contenido
#   
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /prueba_ensamblado/ensa_ca_mem/memoria/memoria/mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/camino/datos_ca/DAT_Mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/camino/estado
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/camino/etiq/ET_Mem
#     4 inic    0000   inic    0000      D0                                                N  N  N        DES0    0  XXXX  U  XX    XX
#     5 load    0000                         IN                                            N  N  N         INI    0  XXXX  U  XX    XX
#     6 load    0000                             ES                                        S  S  S      ESCINI    0  0000  1  01    XX
#     7 load    0000                                 HE                                    N  N  N      HECHOE    0  0000  1  01    XX
#     8 load    0000   load    0000      DS                                                N  N  N         DES    0  0000  1  01    XX
#     9 no hay                      A        CM                                            N  N  N     CMPETIQ    0  0000  1  01    XX
#    10 no hay                                   LE                                        N  N  N         LEC    0  0000  1  01    XX
#    11 no hay                                       HL                                    N  N  N      HECHOL    0  0000  1  01    XX
#    12 no hay         no hay            DS                                            
#    13 no hay         no hay            DS                                            
#    14 no hay         no hay            DS                                            
# ** Note: prueba finalizada
#    Time: 1160 ns  Iteration: 1  Instance: /prueba_ensamblado
# 
# 
#  Contenido de la cache. Informacion en hexadecimal o binario
# 
# 
# Numero
# Contenedor      Estado
#        Etiqueta      Datos
#         0   0000   1    01
#         1   XXXX   U    XX
#         2   XXXX   U    XX
#         3   XXXX   U    XX
#         4   XXXX   U    XX
#         5   XXXX   U    XX
#         6   XXXX   U    XX
#         7   XXXX   U    XX
# 
# 
#  Contenido de la memoria. Informacion en hexadecimal
# 
# 
# direccion   dato
#     0000    XX
