<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
@import url(../temp/style.css);
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>C:\Workspace\TangNano_DisplayDriver\impl\gwsynthesis\ram test.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>C:\Workspace\TangNano_DisplayDriver\src\top.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>---</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.9.03 Education (64-bit)</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW1NR-LV9QN88PC6/I5</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW1NR-9</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>C</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Thu Sep  4 15:25:44 2025
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2024 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 1.14V 85C C6/I5</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 1.26V 0C C6/I5</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>3054</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>1587</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>40</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>484</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>9</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>XTAL_IN</td>
<td>Base</td>
<td>37.037</td>
<td>27.000
<td>0.000</td>
<td>18.519</td>
<td></td>
<td></td>
<td>XTAL_IN_ibuf/I </td>
</tr>
<tr>
<td>pixelPll/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>30.303</td>
<td>33.000
<td>0.000</td>
<td>15.152</td>
<td>XTAL_IN_ibuf/I</td>
<td>XTAL_IN</td>
<td>pixelPll/rpll_inst/CLKOUT </td>
</tr>
<tr>
<td>pixelPll/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Generated</td>
<td>30.303</td>
<td>33.000
<td>0.000</td>
<td>15.152</td>
<td>XTAL_IN_ibuf/I</td>
<td>XTAL_IN</td>
<td>pixelPll/rpll_inst/CLKOUTP </td>
</tr>
<tr>
<td>pixelPll/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Generated</td>
<td>60.606</td>
<td>16.500
<td>0.000</td>
<td>30.303</td>
<td>XTAL_IN_ibuf/I</td>
<td>XTAL_IN</td>
<td>pixelPll/rpll_inst/CLKOUTD </td>
</tr>
<tr>
<td>pixelPll/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Generated</td>
<td>90.909</td>
<td>11.000
<td>0.000</td>
<td>45.455</td>
<td>XTAL_IN_ibuf/I</td>
<td>XTAL_IN</td>
<td>pixelPll/rpll_inst/CLKOUTD3 </td>
</tr>
<tr>
<td>ramPll/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>6.173</td>
<td>162.000
<td>0.000</td>
<td>3.086</td>
<td>XTAL_IN_ibuf/I</td>
<td>XTAL_IN</td>
<td>ramPll/rpll_inst/CLKOUT </td>
</tr>
<tr>
<td>ramPll/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Generated</td>
<td>6.173</td>
<td>162.000
<td>0.000</td>
<td>3.086</td>
<td>XTAL_IN_ibuf/I</td>
<td>XTAL_IN</td>
<td>ramPll/rpll_inst/CLKOUTP </td>
</tr>
<tr>
<td>ramPll/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Generated</td>
<td>12.346</td>
<td>81.000
<td>0.000</td>
<td>6.173</td>
<td>XTAL_IN_ibuf/I</td>
<td>XTAL_IN</td>
<td>ramPll/rpll_inst/CLKOUTD </td>
</tr>
<tr>
<td>ramPll/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Generated</td>
<td>18.519</td>
<td>54.000
<td>0.000</td>
<td>9.259</td>
<td>XTAL_IN_ibuf/I</td>
<td>XTAL_IN</td>
<td>ramPll/rpll_inst/CLKOUTD3 </td>
</tr>
<tr>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>12.346</td>
<td>81.000
<td>0.000</td>
<td>6.173</td>
<td>ramPll/rpll_inst/CLKOUT</td>
<td>ramPll/rpll_inst/CLKOUT.default_gen_clk</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>pixelPll/rpll_inst/CLKOUT.default_gen_clk</td>
<td>33.000(MHz)</td>
<td>109.027(MHz)</td>
<td>5</td>
<td>TOP</td>
</tr>
<tr>
<td>2</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk</td>
<td>81.000(MHz)</td>
<td>88.932(MHz)</td>
<td>5</td>
<td>TOP</td>
</tr>
</table>
<h4>No timing paths to get frequency of XTAL_IN!</h4>
<h4>No timing paths to get frequency of pixelPll/rpll_inst/CLKOUTP.default_gen_clk!</h4>
<h4>No timing paths to get frequency of pixelPll/rpll_inst/CLKOUTD.default_gen_clk!</h4>
<h4>No timing paths to get frequency of pixelPll/rpll_inst/CLKOUTD3.default_gen_clk!</h4>
<h4>No timing paths to get frequency of ramPll/rpll_inst/CLKOUT.default_gen_clk!</h4>
<h4>No timing paths to get frequency of ramPll/rpll_inst/CLKOUTP.default_gen_clk!</h4>
<h4>No timing paths to get frequency of ramPll/rpll_inst/CLKOUTD.default_gen_clk!</h4>
<h4>No timing paths to get frequency of ramPll/rpll_inst/CLKOUTD3.default_gen_clk!</h4>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>XTAL_IN</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>XTAL_IN</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>pixelPll/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>pixelPll/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>pixelPll/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>pixelPll/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>pixelPll/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>pixelPll/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>pixelPll/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>pixelPll/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>ramPll/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>ramPll/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>ramPll/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>ramPll/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>ramPll/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>ramPll/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>ramPll/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>ramPll/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-1.949</td>
<td>psram_inst/u_psram_top/u_dll/CLKIN</td>
<td>psram_inst/u_psram_top/u_psram_wd/step_1_s0/CE</td>
<td>ramPll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>6.173</td>
<td>2.162</td>
<td>5.887</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>2</td>
<td>-1.949</td>
<td>psram_inst/u_psram_top/u_dll/CLKIN</td>
<td>psram_inst/u_psram_top/u_psram_wd/step_2_s0/CE</td>
<td>ramPll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>6.173</td>
<td>2.162</td>
<td>5.887</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>3</td>
<td>-1.949</td>
<td>psram_inst/u_psram_top/u_dll/CLKIN</td>
<td>psram_inst/u_psram_top/u_psram_wd/step_3_s0/CE</td>
<td>ramPll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>6.173</td>
<td>2.162</td>
<td>5.887</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>4</td>
<td>-1.949</td>
<td>psram_inst/u_psram_top/u_dll/CLKIN</td>
<td>psram_inst/u_psram_top/u_psram_wd/step_4_s0/CE</td>
<td>ramPll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>6.173</td>
<td>2.162</td>
<td>5.887</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>5</td>
<td>-1.949</td>
<td>psram_inst/u_psram_top/u_dll/CLKIN</td>
<td>psram_inst/u_psram_top/u_psram_wd/step_5_s0/CE</td>
<td>ramPll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>6.173</td>
<td>2.162</td>
<td>5.887</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>6</td>
<td>-1.949</td>
<td>psram_inst/u_psram_top/u_dll/CLKIN</td>
<td>psram_inst/u_psram_top/u_psram_wd/step_6_s0/CE</td>
<td>ramPll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>6.173</td>
<td>2.162</td>
<td>5.887</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>7</td>
<td>-1.918</td>
<td>psram_inst/u_psram_top/u_dll/CLKIN</td>
<td>psram_inst/u_psram_top/u_psram_wd/step_0_s1/D</td>
<td>ramPll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>6.173</td>
<td>2.162</td>
<td>5.499</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>8</td>
<td>-1.857</td>
<td>psram_inst/u_psram_top/u_dll/CLKIN</td>
<td>psram_inst/u_psram_top/u_psram_wd/step_7_s0/CE</td>
<td>ramPll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>6.173</td>
<td>2.162</td>
<td>5.795</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>9</td>
<td>-1.857</td>
<td>psram_inst/u_psram_top/u_dll/CLKIN</td>
<td>psram_inst/u_psram_top/u_psram_wd/step_8_s0/CE</td>
<td>ramPll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>6.173</td>
<td>2.162</td>
<td>5.795</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>10</td>
<td>-1.521</td>
<td>psram_inst/u_psram_top/u_psram_sync/cs_memsync_4_s0/Q</td>
<td>psram_inst/u_psram_top/u_dqce_clk_x2p/CE</td>
<td>pixelPll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>ramPll/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>0.281</td>
<td>0.244</td>
<td>1.274</td>
</tr>
<tr>
<td>11</td>
<td>1.101</td>
<td>psram_inst/u_psram_top/u_psram_init/read_calibration[1].check_cnt_5_s1/Q</td>
<td>psram_inst/u_psram_top/u_psram_init/read_calibration[1].id_reg_21_s1/CE</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>12.346</td>
<td>0.000</td>
<td>11.201</td>
</tr>
<tr>
<td>12</td>
<td>1.432</td>
<td>psram_inst/u_psram_top/u_psram_init/read_calibration[1].check_cnt_5_s1/Q</td>
<td>psram_inst/u_psram_top/u_psram_init/read_calibration[1].id_reg_29_s1/CE</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>12.346</td>
<td>0.000</td>
<td>10.871</td>
</tr>
<tr>
<td>13</td>
<td>1.479</td>
<td>psram_inst/u_psram_top/u_psram_init/read_calibration[1].check_cnt_5_s1/Q</td>
<td>psram_inst/u_psram_top/u_psram_init/read_calibration[1].id_reg_10_s1/CE</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>12.346</td>
<td>0.000</td>
<td>10.823</td>
</tr>
<tr>
<td>14</td>
<td>1.578</td>
<td>psram_inst/u_psram_top/u_psram_init/read_calibration[1].check_cnt_5_s1/Q</td>
<td>psram_inst/u_psram_top/u_psram_init/read_calibration[1].id_reg_20_s1/CE</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>12.346</td>
<td>0.000</td>
<td>10.724</td>
</tr>
<tr>
<td>15</td>
<td>1.639</td>
<td>psram_inst/u_psram_top/u_psram_init/read_calibration[0].check_cnt_3_s1/Q</td>
<td>psram_inst/u_psram_top/u_psram_init/read_calibration[0].id_reg_27_s1/CE</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>12.346</td>
<td>0.000</td>
<td>10.664</td>
</tr>
<tr>
<td>16</td>
<td>1.684</td>
<td>psram_inst/u_psram_top/u_psram_init/read_calibration[1].check_cnt_5_s1/Q</td>
<td>psram_inst/u_psram_top/u_psram_init/read_calibration[1].id_reg_27_s1/CE</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>12.346</td>
<td>0.000</td>
<td>10.619</td>
</tr>
<tr>
<td>17</td>
<td>1.764</td>
<td>psram_inst/u_psram_top/u_psram_init/timer_cnt_0_s3/Q</td>
<td>psram_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/genclkneg.u_ck_gen/D2</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>12.346</td>
<td>0.000</td>
<td>10.536</td>
</tr>
<tr>
<td>18</td>
<td>1.764</td>
<td>psram_inst/u_psram_top/u_psram_init/timer_cnt_0_s3/Q</td>
<td>psram_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/genclkneg.u_ck_gen/D0</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>12.346</td>
<td>0.000</td>
<td>10.536</td>
</tr>
<tr>
<td>19</td>
<td>1.764</td>
<td>psram_inst/u_psram_top/u_psram_init/timer_cnt_0_s3/Q</td>
<td>psram_inst/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/genclkpos.u_ckn_gen/D2</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>12.346</td>
<td>0.000</td>
<td>10.536</td>
</tr>
<tr>
<td>20</td>
<td>1.764</td>
<td>psram_inst/u_psram_top/u_psram_init/timer_cnt_0_s3/Q</td>
<td>psram_inst/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/genclkpos.u_ckn_gen/D0</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>12.346</td>
<td>0.000</td>
<td>10.536</td>
</tr>
<tr>
<td>21</td>
<td>1.770</td>
<td>psram_inst/u_psram_top/u_psram_init/timer_cnt_0_s3/Q</td>
<td>psram_inst/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/genclkpos.u_ck_gen/D2</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>12.346</td>
<td>0.000</td>
<td>10.531</td>
</tr>
<tr>
<td>22</td>
<td>1.770</td>
<td>psram_inst/u_psram_top/u_psram_init/timer_cnt_0_s3/Q</td>
<td>psram_inst/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/genclkpos.u_ck_gen/D0</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>12.346</td>
<td>0.000</td>
<td>10.531</td>
</tr>
<tr>
<td>23</td>
<td>1.919</td>
<td>psram_inst/u_psram_top/u_psram_init/read_calibration[1].check_cnt_5_s1/Q</td>
<td>psram_inst/u_psram_top/u_psram_init/read_calibration[1].id_reg_22_s1/CE</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>12.346</td>
<td>0.000</td>
<td>10.383</td>
</tr>
<tr>
<td>24</td>
<td>1.967</td>
<td>psram_inst/u_psram_top/u_psram_init/read_calibration[1].check_cnt_5_s1/Q</td>
<td>psram_inst/u_psram_top/u_psram_init/read_calibration[1].id_reg_5_s1/CE</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>12.346</td>
<td>0.000</td>
<td>10.335</td>
</tr>
<tr>
<td>25</td>
<td>1.998</td>
<td>psram_inst/u_psram_top/u_psram_init/read_calibration[1].check_cnt_5_s1/Q</td>
<td>psram_inst/u_psram_top/u_psram_init/read_calibration[1].id_reg_17_s1/CE</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>12.346</td>
<td>0.000</td>
<td>10.305</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-0.558</td>
<td>psram_inst/u_psram_top/u_psram_init/calib_0_s0/Q</td>
<td>psram_inst/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[4].u_ides4/CALIB</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>ramPll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.270</td>
<td>1.742</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>2</td>
<td>-0.295</td>
<td>psram_inst/u_psram_top/u_psram_init/calib_0_s0/Q</td>
<td>psram_inst/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[5].u_ides4/CALIB</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>ramPll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.270</td>
<td>2.005</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>3</td>
<td>-0.271</td>
<td>psram_inst/u_psram_top/u_psram_init/calib_1_s0/Q</td>
<td>psram_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[0].u_ides4/CALIB</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>ramPll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.270</td>
<td>2.029</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>4</td>
<td>-0.257</td>
<td>psram_inst/u_psram_top/u_psram_init/calib_0_s0/Q</td>
<td>psram_inst/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[2].u_ides4/CALIB</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>ramPll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.270</td>
<td>2.043</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>5</td>
<td>-0.257</td>
<td>psram_inst/u_psram_top/u_psram_init/calib_0_s0/Q</td>
<td>psram_inst/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[1].u_ides4/CALIB</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>ramPll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.270</td>
<td>2.043</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>6</td>
<td>-0.253</td>
<td>psram_inst/u_psram_top/u_psram_init/calib_1_s0/Q</td>
<td>psram_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[2].u_ides4/CALIB</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>ramPll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.270</td>
<td>2.047</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>7</td>
<td>-0.253</td>
<td>psram_inst/u_psram_top/u_psram_init/calib_1_s0/Q</td>
<td>psram_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[1].u_ides4/CALIB</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>ramPll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.270</td>
<td>2.047</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>8</td>
<td>-0.234</td>
<td>psram_inst/u_psram_top/u_psram_init/calib_0_s0/Q</td>
<td>psram_inst/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[3].u_ides4/CALIB</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>ramPll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.270</td>
<td>2.066</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>9</td>
<td>-0.230</td>
<td>psram_inst/u_psram_top/u_psram_init/calib_1_s0/Q</td>
<td>psram_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[3].u_ides4/CALIB</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>ramPll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.270</td>
<td>2.071</td>
</tr>
<tr>
<td>10</td>
<td>0.005</td>
<td>psram_inst/u_psram_top/u_psram_init/calib_0_s0/Q</td>
<td>psram_inst/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[7].u_ides4/CALIB</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>ramPll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.270</td>
<td>2.305</td>
</tr>
<tr>
<td>11</td>
<td>0.012</td>
<td>psram_inst/u_psram_top/u_psram_init/calib_1_s0/Q</td>
<td>psram_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[7].u_ides4/CALIB</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>ramPll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.270</td>
<td>2.312</td>
</tr>
<tr>
<td>12</td>
<td>0.012</td>
<td>psram_inst/u_psram_top/u_psram_init/calib_1_s0/Q</td>
<td>psram_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[6].u_ides4/CALIB</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>ramPll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.270</td>
<td>2.312</td>
</tr>
<tr>
<td>13</td>
<td>0.020</td>
<td>psram_inst/u_psram_top/u_psram_init/calib_1_s0/Q</td>
<td>psram_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[4].u_ides4/CALIB</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>ramPll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.270</td>
<td>2.320</td>
</tr>
<tr>
<td>14</td>
<td>0.044</td>
<td>psram_inst/u_psram_top/u_psram_init/calib_0_s0/Q</td>
<td>psram_inst/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[6].u_ides4/CALIB</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>ramPll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.270</td>
<td>2.344</td>
</tr>
<tr>
<td>15</td>
<td>0.044</td>
<td>psram_inst/u_psram_top/u_psram_init/calib_0_s0/Q</td>
<td>psram_inst/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[0].u_ides4/CALIB</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>ramPll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.270</td>
<td>2.344</td>
</tr>
<tr>
<td>16</td>
<td>0.327</td>
<td>psram_inst/u_psram_top/u_psram_init/calib_1_s0/Q</td>
<td>psram_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[5].u_ides4/CALIB</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>ramPll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.270</td>
<td>2.627</td>
</tr>
<tr>
<td>17</td>
<td>0.558</td>
<td>psram_inst/u_psram_top/u_psram_init/c_state.INIT_CALIB_DONE_s0/Q</td>
<td>psram_inst/u_psram_top/u_psram_init/init_calib_s0/CE</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.571</td>
</tr>
<tr>
<td>18</td>
<td>0.565</td>
<td>psram_inst/u_psram_top/u_psram_init/calib_done_1_s0/Q</td>
<td>psram_inst/u_psram_top/u_psram_init/calib_1_s0/CE</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.577</td>
</tr>
<tr>
<td>19</td>
<td>0.676</td>
<td>psram_inst/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_ptr_0_s5/Q</td>
<td>psram_inst/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_0_0_s/ADB[5]</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.836</td>
</tr>
<tr>
<td>20</td>
<td>0.708</td>
<td>psram_inst/u_psram_top/u_psram_sync/lock_cnt_11_s1/Q</td>
<td>psram_inst/u_psram_top/u_psram_sync/lock_cnt_11_s1/D</td>
<td>pixelPll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pixelPll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>21</td>
<td>0.708</td>
<td>psram_inst/u_psram_top/u_psram_init/timer_cnt1_4_s3/Q</td>
<td>psram_inst/u_psram_top/u_psram_init/timer_cnt1_4_s3/D</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>22</td>
<td>0.708</td>
<td>psram_inst/u_psram_top/u_psram_init/read_calibration[1].times_reg_0_s1/Q</td>
<td>psram_inst/u_psram_top/u_psram_init/read_calibration[1].times_reg_0_s1/D</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>23</td>
<td>0.708</td>
<td>psram_inst/u_psram_top/u_psram_init/read_calibration[1].check_cnt_3_s1/Q</td>
<td>psram_inst/u_psram_top/u_psram_init/read_calibration[1].check_cnt_3_s1/D</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>24</td>
<td>0.708</td>
<td>psram_inst/u_psram_top/u_psram_init/read_calibration[0].check_cnt_4_s1/Q</td>
<td>psram_inst/u_psram_top/u_psram_init/read_calibration[0].check_cnt_4_s1/D</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>25</td>
<td>0.708</td>
<td>psram_inst/u_psram_top/u_psram_init/read_calibration[0].check_cnt_5_s1/Q</td>
<td>psram_inst/u_psram_top/u_psram_init/read_calibration[0].check_cnt_5_s1/D</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-6.289</td>
<td>psram_inst/u_psram_top/u_psram_sync/dll_rst_s0/Q</td>
<td>psram_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/genclkneg.u_ck_gen/RESET</td>
<td>pixelPll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>1.122</td>
<td>2.157</td>
<td>5.179</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>2</td>
<td>-6.289</td>
<td>psram_inst/u_psram_top/u_psram_sync/dll_rst_s0/Q</td>
<td>psram_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[7].u_ides4/RESET</td>
<td>pixelPll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>1.122</td>
<td>2.157</td>
<td>5.179</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>3</td>
<td>-6.289</td>
<td>psram_inst/u_psram_top/u_psram_sync/dll_rst_s0/Q</td>
<td>psram_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[6].u_ides4/RESET</td>
<td>pixelPll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>1.122</td>
<td>2.157</td>
<td>5.179</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>4</td>
<td>-6.289</td>
<td>psram_inst/u_psram_top/u_psram_sync/dll_rst_s0/Q</td>
<td>psram_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[5].u_ides4/RESET</td>
<td>pixelPll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>1.122</td>
<td>2.157</td>
<td>5.179</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>5</td>
<td>-6.289</td>
<td>psram_inst/u_psram_top/u_psram_sync/dll_rst_s0/Q</td>
<td>psram_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[4].u_ides4/RESET</td>
<td>pixelPll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>1.122</td>
<td>2.157</td>
<td>5.179</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>6</td>
<td>-6.289</td>
<td>psram_inst/u_psram_top/u_psram_sync/dll_rst_s0/Q</td>
<td>psram_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[3].u_ides4/RESET</td>
<td>pixelPll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>1.122</td>
<td>2.157</td>
<td>5.179</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>7</td>
<td>-6.289</td>
<td>psram_inst/u_psram_top/u_psram_sync/dll_rst_s0/Q</td>
<td>psram_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[2].u_ides4/RESET</td>
<td>pixelPll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>1.122</td>
<td>2.157</td>
<td>5.179</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>8</td>
<td>-6.289</td>
<td>psram_inst/u_psram_top/u_psram_sync/dll_rst_s0/Q</td>
<td>psram_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[1].u_ides4/RESET</td>
<td>pixelPll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>1.122</td>
<td>2.157</td>
<td>5.179</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>9</td>
<td>-6.289</td>
<td>psram_inst/u_psram_top/u_psram_sync/dll_rst_s0/Q</td>
<td>psram_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[0].u_ides4/RESET</td>
<td>pixelPll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>1.122</td>
<td>2.157</td>
<td>5.179</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>10</td>
<td>-4.842</td>
<td>psram_inst/u_psram_top/u_psram_sync/dll_rst_s0/Q</td>
<td>psram_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/genclkneg.u_ck_gen/RESET</td>
<td>pixelPll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>ramPll/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>0.281</td>
<td>-0.131</td>
<td>5.179</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>11</td>
<td>-4.842</td>
<td>psram_inst/u_psram_top/u_psram_sync/dll_rst_s0/Q</td>
<td>psram_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[7].u_ides4/RESET</td>
<td>pixelPll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>ramPll/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>0.281</td>
<td>-0.131</td>
<td>5.179</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>12</td>
<td>-4.842</td>
<td>psram_inst/u_psram_top/u_psram_sync/dll_rst_s0/Q</td>
<td>psram_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[6].u_ides4/RESET</td>
<td>pixelPll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>ramPll/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>0.281</td>
<td>-0.131</td>
<td>5.179</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>13</td>
<td>-4.842</td>
<td>psram_inst/u_psram_top/u_psram_sync/dll_rst_s0/Q</td>
<td>psram_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[5].u_ides4/RESET</td>
<td>pixelPll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>ramPll/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>0.281</td>
<td>-0.131</td>
<td>5.179</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>14</td>
<td>-4.842</td>
<td>psram_inst/u_psram_top/u_psram_sync/dll_rst_s0/Q</td>
<td>psram_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[4].u_ides4/RESET</td>
<td>pixelPll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>ramPll/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>0.281</td>
<td>-0.131</td>
<td>5.179</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>15</td>
<td>-4.842</td>
<td>psram_inst/u_psram_top/u_psram_sync/dll_rst_s0/Q</td>
<td>psram_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[3].u_ides4/RESET</td>
<td>pixelPll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>ramPll/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>0.281</td>
<td>-0.131</td>
<td>5.179</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>16</td>
<td>-4.842</td>
<td>psram_inst/u_psram_top/u_psram_sync/dll_rst_s0/Q</td>
<td>psram_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[2].u_ides4/RESET</td>
<td>pixelPll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>ramPll/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>0.281</td>
<td>-0.131</td>
<td>5.179</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>17</td>
<td>-4.842</td>
<td>psram_inst/u_psram_top/u_psram_sync/dll_rst_s0/Q</td>
<td>psram_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[1].u_ides4/RESET</td>
<td>pixelPll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>ramPll/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>0.281</td>
<td>-0.131</td>
<td>5.179</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>18</td>
<td>-4.573</td>
<td>psram_inst/u_psram_top/u_psram_sync/dll_rst_s0/Q</td>
<td>psram_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/genclkneg.u_ck_gen/RESET</td>
<td>pixelPll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>ramPll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.561</td>
<td>-0.119</td>
<td>5.179</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>19</td>
<td>-4.573</td>
<td>psram_inst/u_psram_top/u_psram_sync/dll_rst_s0/Q</td>
<td>psram_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[7].u_ides4/RESET</td>
<td>pixelPll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>ramPll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.561</td>
<td>-0.119</td>
<td>5.179</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>20</td>
<td>-4.573</td>
<td>psram_inst/u_psram_top/u_psram_sync/dll_rst_s0/Q</td>
<td>psram_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[6].u_ides4/RESET</td>
<td>pixelPll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>ramPll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.561</td>
<td>-0.119</td>
<td>5.179</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>21</td>
<td>-4.573</td>
<td>psram_inst/u_psram_top/u_psram_sync/dll_rst_s0/Q</td>
<td>psram_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[5].u_ides4/RESET</td>
<td>pixelPll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>ramPll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.561</td>
<td>-0.119</td>
<td>5.179</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>22</td>
<td>-4.573</td>
<td>psram_inst/u_psram_top/u_psram_sync/dll_rst_s0/Q</td>
<td>psram_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[4].u_ides4/RESET</td>
<td>pixelPll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>ramPll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.561</td>
<td>-0.119</td>
<td>5.179</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>23</td>
<td>-4.573</td>
<td>psram_inst/u_psram_top/u_psram_sync/dll_rst_s0/Q</td>
<td>psram_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[3].u_ides4/RESET</td>
<td>pixelPll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>ramPll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.561</td>
<td>-0.119</td>
<td>5.179</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>24</td>
<td>-4.573</td>
<td>psram_inst/u_psram_top/u_psram_sync/dll_rst_s0/Q</td>
<td>psram_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[2].u_ides4/RESET</td>
<td>pixelPll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>ramPll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.561</td>
<td>-0.119</td>
<td>5.179</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>25</td>
<td>-4.573</td>
<td>psram_inst/u_psram_top/u_psram_sync/dll_rst_s0/Q</td>
<td>psram_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[1].u_ides4/RESET</td>
<td>pixelPll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>ramPll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.561</td>
<td>-0.119</td>
<td>5.179</td>
</tr>
</table>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>2.715</td>
<td>psram_inst/u_psram_top/u_psram_sync/cs_memsync_3_s0/Q</td>
<td>psram_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/genclkneg.u_ck_gen/RESET</td>
<td>pixelPll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>ramPll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.113</td>
<td>2.871</td>
</tr>
<tr>
<td>2</td>
<td>2.715</td>
<td>psram_inst/u_psram_top/u_psram_sync/cs_memsync_3_s0/Q</td>
<td>psram_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[7].u_ides4/RESET</td>
<td>pixelPll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>ramPll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.113</td>
<td>2.871</td>
</tr>
<tr>
<td>3</td>
<td>2.715</td>
<td>psram_inst/u_psram_top/u_psram_sync/cs_memsync_3_s0/Q</td>
<td>psram_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[6].u_ides4/RESET</td>
<td>pixelPll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>ramPll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.113</td>
<td>2.871</td>
</tr>
<tr>
<td>4</td>
<td>2.715</td>
<td>psram_inst/u_psram_top/u_psram_sync/cs_memsync_3_s0/Q</td>
<td>psram_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[5].u_ides4/RESET</td>
<td>pixelPll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>ramPll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.113</td>
<td>2.871</td>
</tr>
<tr>
<td>5</td>
<td>2.715</td>
<td>psram_inst/u_psram_top/u_psram_sync/cs_memsync_3_s0/Q</td>
<td>psram_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[4].u_ides4/RESET</td>
<td>pixelPll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>ramPll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.113</td>
<td>2.871</td>
</tr>
<tr>
<td>6</td>
<td>2.715</td>
<td>psram_inst/u_psram_top/u_psram_sync/cs_memsync_3_s0/Q</td>
<td>psram_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[3].u_ides4/RESET</td>
<td>pixelPll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>ramPll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.113</td>
<td>2.871</td>
</tr>
<tr>
<td>7</td>
<td>2.715</td>
<td>psram_inst/u_psram_top/u_psram_sync/cs_memsync_3_s0/Q</td>
<td>psram_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[2].u_ides4/RESET</td>
<td>pixelPll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>ramPll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.113</td>
<td>2.871</td>
</tr>
<tr>
<td>8</td>
<td>2.715</td>
<td>psram_inst/u_psram_top/u_psram_sync/cs_memsync_3_s0/Q</td>
<td>psram_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[1].u_ides4/RESET</td>
<td>pixelPll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>ramPll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.113</td>
<td>2.871</td>
</tr>
<tr>
<td>9</td>
<td>2.715</td>
<td>psram_inst/u_psram_top/u_psram_sync/cs_memsync_3_s0/Q</td>
<td>psram_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[0].u_ides4/RESET</td>
<td>pixelPll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>ramPll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.113</td>
<td>2.871</td>
</tr>
<tr>
<td>10</td>
<td>2.982</td>
<td>psram_inst/u_psram_top/u_psram_sync/cs_memsync_3_s0/Q</td>
<td>psram_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/genclkneg.u_ck_gen/RESET</td>
<td>pixelPll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>ramPll/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>-0.281</td>
<td>-0.127</td>
<td>2.871</td>
</tr>
<tr>
<td>11</td>
<td>2.982</td>
<td>psram_inst/u_psram_top/u_psram_sync/cs_memsync_3_s0/Q</td>
<td>psram_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[7].u_ides4/RESET</td>
<td>pixelPll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>ramPll/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>-0.281</td>
<td>-0.127</td>
<td>2.871</td>
</tr>
<tr>
<td>12</td>
<td>2.982</td>
<td>psram_inst/u_psram_top/u_psram_sync/cs_memsync_3_s0/Q</td>
<td>psram_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[6].u_ides4/RESET</td>
<td>pixelPll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>ramPll/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>-0.281</td>
<td>-0.127</td>
<td>2.871</td>
</tr>
<tr>
<td>13</td>
<td>2.982</td>
<td>psram_inst/u_psram_top/u_psram_sync/cs_memsync_3_s0/Q</td>
<td>psram_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[5].u_ides4/RESET</td>
<td>pixelPll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>ramPll/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>-0.281</td>
<td>-0.127</td>
<td>2.871</td>
</tr>
<tr>
<td>14</td>
<td>2.982</td>
<td>psram_inst/u_psram_top/u_psram_sync/cs_memsync_3_s0/Q</td>
<td>psram_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[4].u_ides4/RESET</td>
<td>pixelPll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>ramPll/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>-0.281</td>
<td>-0.127</td>
<td>2.871</td>
</tr>
<tr>
<td>15</td>
<td>2.982</td>
<td>psram_inst/u_psram_top/u_psram_sync/cs_memsync_3_s0/Q</td>
<td>psram_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[3].u_ides4/RESET</td>
<td>pixelPll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>ramPll/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>-0.281</td>
<td>-0.127</td>
<td>2.871</td>
</tr>
<tr>
<td>16</td>
<td>2.982</td>
<td>psram_inst/u_psram_top/u_psram_sync/cs_memsync_3_s0/Q</td>
<td>psram_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[2].u_ides4/RESET</td>
<td>pixelPll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>ramPll/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>-0.281</td>
<td>-0.127</td>
<td>2.871</td>
</tr>
<tr>
<td>17</td>
<td>2.982</td>
<td>psram_inst/u_psram_top/u_psram_sync/cs_memsync_3_s0/Q</td>
<td>psram_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[1].u_ides4/RESET</td>
<td>pixelPll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>ramPll/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>-0.281</td>
<td>-0.127</td>
<td>2.871</td>
</tr>
<tr>
<td>18</td>
<td>4.985</td>
<td>psram_inst/u_psram_top/u_psram_sync/cs_memsync_3_s0/Q</td>
<td>psram_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/genclkneg.u_ck_gen/RESET</td>
<td>pixelPll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>2.157</td>
<td>2.871</td>
</tr>
<tr>
<td>19</td>
<td>4.985</td>
<td>psram_inst/u_psram_top/u_psram_sync/cs_memsync_3_s0/Q</td>
<td>psram_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[7].u_ides4/RESET</td>
<td>pixelPll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>2.157</td>
<td>2.871</td>
</tr>
<tr>
<td>20</td>
<td>4.985</td>
<td>psram_inst/u_psram_top/u_psram_sync/cs_memsync_3_s0/Q</td>
<td>psram_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[6].u_ides4/RESET</td>
<td>pixelPll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>2.157</td>
<td>2.871</td>
</tr>
<tr>
<td>21</td>
<td>4.985</td>
<td>psram_inst/u_psram_top/u_psram_sync/cs_memsync_3_s0/Q</td>
<td>psram_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[5].u_ides4/RESET</td>
<td>pixelPll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>2.157</td>
<td>2.871</td>
</tr>
<tr>
<td>22</td>
<td>4.985</td>
<td>psram_inst/u_psram_top/u_psram_sync/cs_memsync_3_s0/Q</td>
<td>psram_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[4].u_ides4/RESET</td>
<td>pixelPll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>2.157</td>
<td>2.871</td>
</tr>
<tr>
<td>23</td>
<td>4.985</td>
<td>psram_inst/u_psram_top/u_psram_sync/cs_memsync_3_s0/Q</td>
<td>psram_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[3].u_ides4/RESET</td>
<td>pixelPll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>2.157</td>
<td>2.871</td>
</tr>
<tr>
<td>24</td>
<td>4.985</td>
<td>psram_inst/u_psram_top/u_psram_sync/cs_memsync_3_s0/Q</td>
<td>psram_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[2].u_ides4/RESET</td>
<td>pixelPll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>2.157</td>
<td>2.871</td>
</tr>
<tr>
<td>25</td>
<td>4.985</td>
<td>psram_inst/u_psram_top/u_psram_sync/cs_memsync_3_s0/Q</td>
<td>psram_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[1].u_ides4/RESET</td>
<td>pixelPll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>2.157</td>
<td>2.871</td>
</tr>
</table>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>4.845</td>
<td>6.095</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk</td>
<td>psram_inst/u_psram_top/rd_data_d_63_s0</td>
</tr>
<tr>
<td>2</td>
<td>4.845</td>
<td>6.095</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk</td>
<td>psram_inst/u_psram_top/rd_data_d_62_s0</td>
</tr>
<tr>
<td>3</td>
<td>4.845</td>
<td>6.095</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk</td>
<td>psram_inst/u_psram_top/rd_data_d_60_s0</td>
</tr>
<tr>
<td>4</td>
<td>4.845</td>
<td>6.095</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk</td>
<td>psram_inst/u_psram_top/rd_data_d_56_s0</td>
</tr>
<tr>
<td>5</td>
<td>4.845</td>
<td>6.095</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk</td>
<td>psram_inst/u_psram_top/rd_data_d_54_s0</td>
</tr>
<tr>
<td>6</td>
<td>4.845</td>
<td>6.095</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk</td>
<td>psram_inst/u_psram_top/rd_data_d_53_s0</td>
</tr>
<tr>
<td>7</td>
<td>4.845</td>
<td>6.095</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk</td>
<td>psram_inst/u_psram_top/u_psram_wd/dll_lock_d0_s0</td>
</tr>
<tr>
<td>8</td>
<td>4.845</td>
<td>6.095</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk</td>
<td>psram_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/q14_1_s0</td>
</tr>
<tr>
<td>9</td>
<td>4.845</td>
<td>6.095</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk</td>
<td>psram_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/q15_0_s0</td>
</tr>
<tr>
<td>10</td>
<td>4.845</td>
<td>6.095</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk</td>
<td>psram_inst/u_psram_top/u_psram_wd/step_1_s0</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.949</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.795</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.846</td>
</tr>
<tr>
<td class="label">From</td>
<td>psram_inst/u_psram_top/u_dll</td>
</tr>
<tr>
<td class="label">To</td>
<td>psram_inst/u_psram_top/u_psram_wd/step_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ramPll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>6.173</td>
<td>6.173</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.173</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ramPll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>8.660</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_R</td>
<td>ramPll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>8.660</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>psram_inst/u_psram_top/u_dqce_clk_x2p/CLKIN</td>
</tr>
<tr>
<td>8.908</td>
<td>0.248</td>
<td>tINS</td>
<td>RR</td>
<td>41</td>
<td>-</td>
<td>psram_inst/u_psram_top/u_dqce_clk_x2p/CLKOUT</td>
</tr>
<tr>
<td>9.023</td>
<td>0.115</td>
<td>tNET</td>
<td>RR</td>
<td>8</td>
<td>DLL_TL</td>
<td style=" font-weight:bold;">psram_inst/u_psram_top/u_dll/CLKIN</td>
</tr>
<tr>
<td>9.590</td>
<td>0.566</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>DLL_TL</td>
<td style=" background: #97FFFF;">psram_inst/u_psram_top/u_dll/STEP[2]</td>
</tr>
<tr>
<td>11.528</td>
<td>1.938</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C11[1][B]</td>
<td>psram_inst/u_psram_top/u_psram_wd/n372_s21/I1</td>
</tr>
<tr>
<td>12.078</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R11C11[1][B]</td>
<td style=" background: #97FFFF;">psram_inst/u_psram_top/u_psram_wd/n372_s21/COUT</td>
</tr>
<tr>
<td>12.078</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C11[2][A]</td>
<td>psram_inst/u_psram_top/u_psram_wd/n372_s22/CIN</td>
</tr>
<tr>
<td>12.135</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C11[2][A]</td>
<td style=" background: #97FFFF;">psram_inst/u_psram_top/u_psram_wd/n372_s22/COUT</td>
</tr>
<tr>
<td>12.135</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C11[2][B]</td>
<td>psram_inst/u_psram_top/u_psram_wd/n372_s23/CIN</td>
</tr>
<tr>
<td>12.192</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C11[2][B]</td>
<td style=" background: #97FFFF;">psram_inst/u_psram_top/u_psram_wd/n372_s23/COUT</td>
</tr>
<tr>
<td>12.192</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C12[0][A]</td>
<td>psram_inst/u_psram_top/u_psram_wd/n372_s24/CIN</td>
</tr>
<tr>
<td>12.249</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C12[0][A]</td>
<td style=" background: #97FFFF;">psram_inst/u_psram_top/u_psram_wd/n372_s24/COUT</td>
</tr>
<tr>
<td>12.249</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C12[0][B]</td>
<td>psram_inst/u_psram_top/u_psram_wd/n372_s25/CIN</td>
</tr>
<tr>
<td>12.306</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C12[0][B]</td>
<td style=" background: #97FFFF;">psram_inst/u_psram_top/u_psram_wd/n372_s25/COUT</td>
</tr>
<tr>
<td>12.306</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C12[1][A]</td>
<td>psram_inst/u_psram_top/u_psram_wd/n372_s26/CIN</td>
</tr>
<tr>
<td>12.363</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R11C12[1][A]</td>
<td style=" background: #97FFFF;">psram_inst/u_psram_top/u_psram_wd/n372_s26/COUT</td>
</tr>
<tr>
<td>12.937</td>
<td>0.574</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C12[3][A]</td>
<td>psram_inst/u_psram_top/u_psram_wd/n444_s1/I0</td>
</tr>
<tr>
<td>13.998</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R11C12[3][A]</td>
<td style=" background: #97FFFF;">psram_inst/u_psram_top/u_psram_wd/n444_s1/F</td>
</tr>
<tr>
<td>14.795</td>
<td>0.798</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C13[0][A]</td>
<td style=" font-weight:bold;">psram_inst/u_psram_top/u_psram_wd/step_1_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>12.346</td>
<td>12.346</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>12.346</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>12.676</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>478</td>
<td>LEFTSIDE[0]</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>12.920</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C13[0][A]</td>
<td>psram_inst/u_psram_top/u_psram_wd/step_1_s0/CLK</td>
</tr>
<tr>
<td>12.890</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>psram_inst/u_psram_top/u_psram_wd/step_1_s0</td>
</tr>
<tr>
<td>12.846</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C13[0][A]</td>
<td>psram_inst/u_psram_top/u_psram_wd/step_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.162</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>6.173</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.248, 100.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.462, 41.827%; route: 3.310, 56.221%; tC2Q: 0.115, 1.952%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.949</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.795</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.846</td>
</tr>
<tr>
<td class="label">From</td>
<td>psram_inst/u_psram_top/u_dll</td>
</tr>
<tr>
<td class="label">To</td>
<td>psram_inst/u_psram_top/u_psram_wd/step_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ramPll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>6.173</td>
<td>6.173</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.173</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ramPll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>8.660</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_R</td>
<td>ramPll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>8.660</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>psram_inst/u_psram_top/u_dqce_clk_x2p/CLKIN</td>
</tr>
<tr>
<td>8.908</td>
<td>0.248</td>
<td>tINS</td>
<td>RR</td>
<td>41</td>
<td>-</td>
<td>psram_inst/u_psram_top/u_dqce_clk_x2p/CLKOUT</td>
</tr>
<tr>
<td>9.023</td>
<td>0.115</td>
<td>tNET</td>
<td>RR</td>
<td>8</td>
<td>DLL_TL</td>
<td style=" font-weight:bold;">psram_inst/u_psram_top/u_dll/CLKIN</td>
</tr>
<tr>
<td>9.590</td>
<td>0.566</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>DLL_TL</td>
<td style=" background: #97FFFF;">psram_inst/u_psram_top/u_dll/STEP[2]</td>
</tr>
<tr>
<td>11.528</td>
<td>1.938</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C11[1][B]</td>
<td>psram_inst/u_psram_top/u_psram_wd/n372_s21/I1</td>
</tr>
<tr>
<td>12.078</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R11C11[1][B]</td>
<td style=" background: #97FFFF;">psram_inst/u_psram_top/u_psram_wd/n372_s21/COUT</td>
</tr>
<tr>
<td>12.078</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C11[2][A]</td>
<td>psram_inst/u_psram_top/u_psram_wd/n372_s22/CIN</td>
</tr>
<tr>
<td>12.135</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C11[2][A]</td>
<td style=" background: #97FFFF;">psram_inst/u_psram_top/u_psram_wd/n372_s22/COUT</td>
</tr>
<tr>
<td>12.135</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C11[2][B]</td>
<td>psram_inst/u_psram_top/u_psram_wd/n372_s23/CIN</td>
</tr>
<tr>
<td>12.192</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C11[2][B]</td>
<td style=" background: #97FFFF;">psram_inst/u_psram_top/u_psram_wd/n372_s23/COUT</td>
</tr>
<tr>
<td>12.192</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C12[0][A]</td>
<td>psram_inst/u_psram_top/u_psram_wd/n372_s24/CIN</td>
</tr>
<tr>
<td>12.249</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C12[0][A]</td>
<td style=" background: #97FFFF;">psram_inst/u_psram_top/u_psram_wd/n372_s24/COUT</td>
</tr>
<tr>
<td>12.249</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C12[0][B]</td>
<td>psram_inst/u_psram_top/u_psram_wd/n372_s25/CIN</td>
</tr>
<tr>
<td>12.306</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C12[0][B]</td>
<td style=" background: #97FFFF;">psram_inst/u_psram_top/u_psram_wd/n372_s25/COUT</td>
</tr>
<tr>
<td>12.306</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C12[1][A]</td>
<td>psram_inst/u_psram_top/u_psram_wd/n372_s26/CIN</td>
</tr>
<tr>
<td>12.363</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R11C12[1][A]</td>
<td style=" background: #97FFFF;">psram_inst/u_psram_top/u_psram_wd/n372_s26/COUT</td>
</tr>
<tr>
<td>12.937</td>
<td>0.574</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C12[3][A]</td>
<td>psram_inst/u_psram_top/u_psram_wd/n444_s1/I0</td>
</tr>
<tr>
<td>13.998</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R11C12[3][A]</td>
<td style=" background: #97FFFF;">psram_inst/u_psram_top/u_psram_wd/n444_s1/F</td>
</tr>
<tr>
<td>14.795</td>
<td>0.798</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C13[0][B]</td>
<td style=" font-weight:bold;">psram_inst/u_psram_top/u_psram_wd/step_2_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>12.346</td>
<td>12.346</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>12.346</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>12.676</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>478</td>
<td>LEFTSIDE[0]</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>12.920</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C13[0][B]</td>
<td>psram_inst/u_psram_top/u_psram_wd/step_2_s0/CLK</td>
</tr>
<tr>
<td>12.890</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>psram_inst/u_psram_top/u_psram_wd/step_2_s0</td>
</tr>
<tr>
<td>12.846</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C13[0][B]</td>
<td>psram_inst/u_psram_top/u_psram_wd/step_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.162</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>6.173</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.248, 100.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.462, 41.827%; route: 3.310, 56.221%; tC2Q: 0.115, 1.952%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.949</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.795</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.846</td>
</tr>
<tr>
<td class="label">From</td>
<td>psram_inst/u_psram_top/u_dll</td>
</tr>
<tr>
<td class="label">To</td>
<td>psram_inst/u_psram_top/u_psram_wd/step_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ramPll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>6.173</td>
<td>6.173</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.173</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ramPll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>8.660</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_R</td>
<td>ramPll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>8.660</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>psram_inst/u_psram_top/u_dqce_clk_x2p/CLKIN</td>
</tr>
<tr>
<td>8.908</td>
<td>0.248</td>
<td>tINS</td>
<td>RR</td>
<td>41</td>
<td>-</td>
<td>psram_inst/u_psram_top/u_dqce_clk_x2p/CLKOUT</td>
</tr>
<tr>
<td>9.023</td>
<td>0.115</td>
<td>tNET</td>
<td>RR</td>
<td>8</td>
<td>DLL_TL</td>
<td style=" font-weight:bold;">psram_inst/u_psram_top/u_dll/CLKIN</td>
</tr>
<tr>
<td>9.590</td>
<td>0.566</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>DLL_TL</td>
<td style=" background: #97FFFF;">psram_inst/u_psram_top/u_dll/STEP[2]</td>
</tr>
<tr>
<td>11.528</td>
<td>1.938</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C11[1][B]</td>
<td>psram_inst/u_psram_top/u_psram_wd/n372_s21/I1</td>
</tr>
<tr>
<td>12.078</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R11C11[1][B]</td>
<td style=" background: #97FFFF;">psram_inst/u_psram_top/u_psram_wd/n372_s21/COUT</td>
</tr>
<tr>
<td>12.078</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C11[2][A]</td>
<td>psram_inst/u_psram_top/u_psram_wd/n372_s22/CIN</td>
</tr>
<tr>
<td>12.135</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C11[2][A]</td>
<td style=" background: #97FFFF;">psram_inst/u_psram_top/u_psram_wd/n372_s22/COUT</td>
</tr>
<tr>
<td>12.135</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C11[2][B]</td>
<td>psram_inst/u_psram_top/u_psram_wd/n372_s23/CIN</td>
</tr>
<tr>
<td>12.192</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C11[2][B]</td>
<td style=" background: #97FFFF;">psram_inst/u_psram_top/u_psram_wd/n372_s23/COUT</td>
</tr>
<tr>
<td>12.192</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C12[0][A]</td>
<td>psram_inst/u_psram_top/u_psram_wd/n372_s24/CIN</td>
</tr>
<tr>
<td>12.249</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C12[0][A]</td>
<td style=" background: #97FFFF;">psram_inst/u_psram_top/u_psram_wd/n372_s24/COUT</td>
</tr>
<tr>
<td>12.249</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C12[0][B]</td>
<td>psram_inst/u_psram_top/u_psram_wd/n372_s25/CIN</td>
</tr>
<tr>
<td>12.306</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C12[0][B]</td>
<td style=" background: #97FFFF;">psram_inst/u_psram_top/u_psram_wd/n372_s25/COUT</td>
</tr>
<tr>
<td>12.306</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C12[1][A]</td>
<td>psram_inst/u_psram_top/u_psram_wd/n372_s26/CIN</td>
</tr>
<tr>
<td>12.363</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R11C12[1][A]</td>
<td style=" background: #97FFFF;">psram_inst/u_psram_top/u_psram_wd/n372_s26/COUT</td>
</tr>
<tr>
<td>12.937</td>
<td>0.574</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C12[3][A]</td>
<td>psram_inst/u_psram_top/u_psram_wd/n444_s1/I0</td>
</tr>
<tr>
<td>13.998</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R11C12[3][A]</td>
<td style=" background: #97FFFF;">psram_inst/u_psram_top/u_psram_wd/n444_s1/F</td>
</tr>
<tr>
<td>14.795</td>
<td>0.798</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C13[1][A]</td>
<td style=" font-weight:bold;">psram_inst/u_psram_top/u_psram_wd/step_3_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>12.346</td>
<td>12.346</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>12.346</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>12.676</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>478</td>
<td>LEFTSIDE[0]</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>12.920</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C13[1][A]</td>
<td>psram_inst/u_psram_top/u_psram_wd/step_3_s0/CLK</td>
</tr>
<tr>
<td>12.890</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>psram_inst/u_psram_top/u_psram_wd/step_3_s0</td>
</tr>
<tr>
<td>12.846</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C13[1][A]</td>
<td>psram_inst/u_psram_top/u_psram_wd/step_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.162</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>6.173</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.248, 100.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.462, 41.827%; route: 3.310, 56.221%; tC2Q: 0.115, 1.952%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.949</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.795</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.846</td>
</tr>
<tr>
<td class="label">From</td>
<td>psram_inst/u_psram_top/u_dll</td>
</tr>
<tr>
<td class="label">To</td>
<td>psram_inst/u_psram_top/u_psram_wd/step_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ramPll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>6.173</td>
<td>6.173</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.173</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ramPll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>8.660</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_R</td>
<td>ramPll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>8.660</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>psram_inst/u_psram_top/u_dqce_clk_x2p/CLKIN</td>
</tr>
<tr>
<td>8.908</td>
<td>0.248</td>
<td>tINS</td>
<td>RR</td>
<td>41</td>
<td>-</td>
<td>psram_inst/u_psram_top/u_dqce_clk_x2p/CLKOUT</td>
</tr>
<tr>
<td>9.023</td>
<td>0.115</td>
<td>tNET</td>
<td>RR</td>
<td>8</td>
<td>DLL_TL</td>
<td style=" font-weight:bold;">psram_inst/u_psram_top/u_dll/CLKIN</td>
</tr>
<tr>
<td>9.590</td>
<td>0.566</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>DLL_TL</td>
<td style=" background: #97FFFF;">psram_inst/u_psram_top/u_dll/STEP[2]</td>
</tr>
<tr>
<td>11.528</td>
<td>1.938</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C11[1][B]</td>
<td>psram_inst/u_psram_top/u_psram_wd/n372_s21/I1</td>
</tr>
<tr>
<td>12.078</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R11C11[1][B]</td>
<td style=" background: #97FFFF;">psram_inst/u_psram_top/u_psram_wd/n372_s21/COUT</td>
</tr>
<tr>
<td>12.078</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C11[2][A]</td>
<td>psram_inst/u_psram_top/u_psram_wd/n372_s22/CIN</td>
</tr>
<tr>
<td>12.135</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C11[2][A]</td>
<td style=" background: #97FFFF;">psram_inst/u_psram_top/u_psram_wd/n372_s22/COUT</td>
</tr>
<tr>
<td>12.135</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C11[2][B]</td>
<td>psram_inst/u_psram_top/u_psram_wd/n372_s23/CIN</td>
</tr>
<tr>
<td>12.192</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C11[2][B]</td>
<td style=" background: #97FFFF;">psram_inst/u_psram_top/u_psram_wd/n372_s23/COUT</td>
</tr>
<tr>
<td>12.192</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C12[0][A]</td>
<td>psram_inst/u_psram_top/u_psram_wd/n372_s24/CIN</td>
</tr>
<tr>
<td>12.249</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C12[0][A]</td>
<td style=" background: #97FFFF;">psram_inst/u_psram_top/u_psram_wd/n372_s24/COUT</td>
</tr>
<tr>
<td>12.249</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C12[0][B]</td>
<td>psram_inst/u_psram_top/u_psram_wd/n372_s25/CIN</td>
</tr>
<tr>
<td>12.306</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C12[0][B]</td>
<td style=" background: #97FFFF;">psram_inst/u_psram_top/u_psram_wd/n372_s25/COUT</td>
</tr>
<tr>
<td>12.306</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C12[1][A]</td>
<td>psram_inst/u_psram_top/u_psram_wd/n372_s26/CIN</td>
</tr>
<tr>
<td>12.363</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R11C12[1][A]</td>
<td style=" background: #97FFFF;">psram_inst/u_psram_top/u_psram_wd/n372_s26/COUT</td>
</tr>
<tr>
<td>12.937</td>
<td>0.574</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C12[3][A]</td>
<td>psram_inst/u_psram_top/u_psram_wd/n444_s1/I0</td>
</tr>
<tr>
<td>13.998</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R11C12[3][A]</td>
<td style=" background: #97FFFF;">psram_inst/u_psram_top/u_psram_wd/n444_s1/F</td>
</tr>
<tr>
<td>14.795</td>
<td>0.798</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C13[1][B]</td>
<td style=" font-weight:bold;">psram_inst/u_psram_top/u_psram_wd/step_4_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>12.346</td>
<td>12.346</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>12.346</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>12.676</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>478</td>
<td>LEFTSIDE[0]</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>12.920</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C13[1][B]</td>
<td>psram_inst/u_psram_top/u_psram_wd/step_4_s0/CLK</td>
</tr>
<tr>
<td>12.890</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>psram_inst/u_psram_top/u_psram_wd/step_4_s0</td>
</tr>
<tr>
<td>12.846</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C13[1][B]</td>
<td>psram_inst/u_psram_top/u_psram_wd/step_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.162</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>6.173</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.248, 100.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.462, 41.827%; route: 3.310, 56.221%; tC2Q: 0.115, 1.952%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.949</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.795</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.846</td>
</tr>
<tr>
<td class="label">From</td>
<td>psram_inst/u_psram_top/u_dll</td>
</tr>
<tr>
<td class="label">To</td>
<td>psram_inst/u_psram_top/u_psram_wd/step_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ramPll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>6.173</td>
<td>6.173</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.173</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ramPll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>8.660</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_R</td>
<td>ramPll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>8.660</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>psram_inst/u_psram_top/u_dqce_clk_x2p/CLKIN</td>
</tr>
<tr>
<td>8.908</td>
<td>0.248</td>
<td>tINS</td>
<td>RR</td>
<td>41</td>
<td>-</td>
<td>psram_inst/u_psram_top/u_dqce_clk_x2p/CLKOUT</td>
</tr>
<tr>
<td>9.023</td>
<td>0.115</td>
<td>tNET</td>
<td>RR</td>
<td>8</td>
<td>DLL_TL</td>
<td style=" font-weight:bold;">psram_inst/u_psram_top/u_dll/CLKIN</td>
</tr>
<tr>
<td>9.590</td>
<td>0.566</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>DLL_TL</td>
<td style=" background: #97FFFF;">psram_inst/u_psram_top/u_dll/STEP[2]</td>
</tr>
<tr>
<td>11.528</td>
<td>1.938</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C11[1][B]</td>
<td>psram_inst/u_psram_top/u_psram_wd/n372_s21/I1</td>
</tr>
<tr>
<td>12.078</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R11C11[1][B]</td>
<td style=" background: #97FFFF;">psram_inst/u_psram_top/u_psram_wd/n372_s21/COUT</td>
</tr>
<tr>
<td>12.078</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C11[2][A]</td>
<td>psram_inst/u_psram_top/u_psram_wd/n372_s22/CIN</td>
</tr>
<tr>
<td>12.135</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C11[2][A]</td>
<td style=" background: #97FFFF;">psram_inst/u_psram_top/u_psram_wd/n372_s22/COUT</td>
</tr>
<tr>
<td>12.135</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C11[2][B]</td>
<td>psram_inst/u_psram_top/u_psram_wd/n372_s23/CIN</td>
</tr>
<tr>
<td>12.192</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C11[2][B]</td>
<td style=" background: #97FFFF;">psram_inst/u_psram_top/u_psram_wd/n372_s23/COUT</td>
</tr>
<tr>
<td>12.192</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C12[0][A]</td>
<td>psram_inst/u_psram_top/u_psram_wd/n372_s24/CIN</td>
</tr>
<tr>
<td>12.249</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C12[0][A]</td>
<td style=" background: #97FFFF;">psram_inst/u_psram_top/u_psram_wd/n372_s24/COUT</td>
</tr>
<tr>
<td>12.249</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C12[0][B]</td>
<td>psram_inst/u_psram_top/u_psram_wd/n372_s25/CIN</td>
</tr>
<tr>
<td>12.306</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C12[0][B]</td>
<td style=" background: #97FFFF;">psram_inst/u_psram_top/u_psram_wd/n372_s25/COUT</td>
</tr>
<tr>
<td>12.306</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C12[1][A]</td>
<td>psram_inst/u_psram_top/u_psram_wd/n372_s26/CIN</td>
</tr>
<tr>
<td>12.363</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R11C12[1][A]</td>
<td style=" background: #97FFFF;">psram_inst/u_psram_top/u_psram_wd/n372_s26/COUT</td>
</tr>
<tr>
<td>12.937</td>
<td>0.574</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C12[3][A]</td>
<td>psram_inst/u_psram_top/u_psram_wd/n444_s1/I0</td>
</tr>
<tr>
<td>13.998</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R11C12[3][A]</td>
<td style=" background: #97FFFF;">psram_inst/u_psram_top/u_psram_wd/n444_s1/F</td>
</tr>
<tr>
<td>14.795</td>
<td>0.798</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C13[2][A]</td>
<td style=" font-weight:bold;">psram_inst/u_psram_top/u_psram_wd/step_5_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>12.346</td>
<td>12.346</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>12.346</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>12.676</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>478</td>
<td>LEFTSIDE[0]</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>12.920</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C13[2][A]</td>
<td>psram_inst/u_psram_top/u_psram_wd/step_5_s0/CLK</td>
</tr>
<tr>
<td>12.890</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>psram_inst/u_psram_top/u_psram_wd/step_5_s0</td>
</tr>
<tr>
<td>12.846</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C13[2][A]</td>
<td>psram_inst/u_psram_top/u_psram_wd/step_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.162</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>6.173</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.248, 100.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.462, 41.827%; route: 3.310, 56.221%; tC2Q: 0.115, 1.952%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.949</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.795</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.846</td>
</tr>
<tr>
<td class="label">From</td>
<td>psram_inst/u_psram_top/u_dll</td>
</tr>
<tr>
<td class="label">To</td>
<td>psram_inst/u_psram_top/u_psram_wd/step_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ramPll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>6.173</td>
<td>6.173</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.173</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ramPll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>8.660</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_R</td>
<td>ramPll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>8.660</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>psram_inst/u_psram_top/u_dqce_clk_x2p/CLKIN</td>
</tr>
<tr>
<td>8.908</td>
<td>0.248</td>
<td>tINS</td>
<td>RR</td>
<td>41</td>
<td>-</td>
<td>psram_inst/u_psram_top/u_dqce_clk_x2p/CLKOUT</td>
</tr>
<tr>
<td>9.023</td>
<td>0.115</td>
<td>tNET</td>
<td>RR</td>
<td>8</td>
<td>DLL_TL</td>
<td style=" font-weight:bold;">psram_inst/u_psram_top/u_dll/CLKIN</td>
</tr>
<tr>
<td>9.590</td>
<td>0.566</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>DLL_TL</td>
<td style=" background: #97FFFF;">psram_inst/u_psram_top/u_dll/STEP[2]</td>
</tr>
<tr>
<td>11.528</td>
<td>1.938</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C11[1][B]</td>
<td>psram_inst/u_psram_top/u_psram_wd/n372_s21/I1</td>
</tr>
<tr>
<td>12.078</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R11C11[1][B]</td>
<td style=" background: #97FFFF;">psram_inst/u_psram_top/u_psram_wd/n372_s21/COUT</td>
</tr>
<tr>
<td>12.078</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C11[2][A]</td>
<td>psram_inst/u_psram_top/u_psram_wd/n372_s22/CIN</td>
</tr>
<tr>
<td>12.135</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C11[2][A]</td>
<td style=" background: #97FFFF;">psram_inst/u_psram_top/u_psram_wd/n372_s22/COUT</td>
</tr>
<tr>
<td>12.135</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C11[2][B]</td>
<td>psram_inst/u_psram_top/u_psram_wd/n372_s23/CIN</td>
</tr>
<tr>
<td>12.192</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C11[2][B]</td>
<td style=" background: #97FFFF;">psram_inst/u_psram_top/u_psram_wd/n372_s23/COUT</td>
</tr>
<tr>
<td>12.192</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C12[0][A]</td>
<td>psram_inst/u_psram_top/u_psram_wd/n372_s24/CIN</td>
</tr>
<tr>
<td>12.249</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C12[0][A]</td>
<td style=" background: #97FFFF;">psram_inst/u_psram_top/u_psram_wd/n372_s24/COUT</td>
</tr>
<tr>
<td>12.249</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C12[0][B]</td>
<td>psram_inst/u_psram_top/u_psram_wd/n372_s25/CIN</td>
</tr>
<tr>
<td>12.306</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C12[0][B]</td>
<td style=" background: #97FFFF;">psram_inst/u_psram_top/u_psram_wd/n372_s25/COUT</td>
</tr>
<tr>
<td>12.306</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C12[1][A]</td>
<td>psram_inst/u_psram_top/u_psram_wd/n372_s26/CIN</td>
</tr>
<tr>
<td>12.363</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R11C12[1][A]</td>
<td style=" background: #97FFFF;">psram_inst/u_psram_top/u_psram_wd/n372_s26/COUT</td>
</tr>
<tr>
<td>12.937</td>
<td>0.574</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C12[3][A]</td>
<td>psram_inst/u_psram_top/u_psram_wd/n444_s1/I0</td>
</tr>
<tr>
<td>13.998</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R11C12[3][A]</td>
<td style=" background: #97FFFF;">psram_inst/u_psram_top/u_psram_wd/n444_s1/F</td>
</tr>
<tr>
<td>14.795</td>
<td>0.798</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C13[2][B]</td>
<td style=" font-weight:bold;">psram_inst/u_psram_top/u_psram_wd/step_6_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>12.346</td>
<td>12.346</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>12.346</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>12.676</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>478</td>
<td>LEFTSIDE[0]</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>12.920</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C13[2][B]</td>
<td>psram_inst/u_psram_top/u_psram_wd/step_6_s0/CLK</td>
</tr>
<tr>
<td>12.890</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>psram_inst/u_psram_top/u_psram_wd/step_6_s0</td>
</tr>
<tr>
<td>12.846</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C13[2][B]</td>
<td>psram_inst/u_psram_top/u_psram_wd/step_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.162</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>6.173</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.248, 100.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.462, 41.827%; route: 3.310, 56.221%; tC2Q: 0.115, 1.952%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.918</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.407</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.490</td>
</tr>
<tr>
<td class="label">From</td>
<td>psram_inst/u_psram_top/u_dll</td>
</tr>
<tr>
<td class="label">To</td>
<td>psram_inst/u_psram_top/u_psram_wd/step_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ramPll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>6.173</td>
<td>6.173</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.173</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ramPll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>8.660</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_R</td>
<td>ramPll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>8.660</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>psram_inst/u_psram_top/u_dqce_clk_x2p/CLKIN</td>
</tr>
<tr>
<td>8.908</td>
<td>0.248</td>
<td>tINS</td>
<td>RR</td>
<td>41</td>
<td>-</td>
<td>psram_inst/u_psram_top/u_dqce_clk_x2p/CLKOUT</td>
</tr>
<tr>
<td>9.023</td>
<td>0.115</td>
<td>tNET</td>
<td>RR</td>
<td>8</td>
<td>DLL_TL</td>
<td style=" font-weight:bold;">psram_inst/u_psram_top/u_dll/CLKIN</td>
</tr>
<tr>
<td>9.590</td>
<td>0.566</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>DLL_TL</td>
<td style=" background: #97FFFF;">psram_inst/u_psram_top/u_dll/STEP[2]</td>
</tr>
<tr>
<td>11.528</td>
<td>1.938</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C11[1][B]</td>
<td>psram_inst/u_psram_top/u_psram_wd/n372_s21/I1</td>
</tr>
<tr>
<td>12.078</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R11C11[1][B]</td>
<td style=" background: #97FFFF;">psram_inst/u_psram_top/u_psram_wd/n372_s21/COUT</td>
</tr>
<tr>
<td>12.078</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C11[2][A]</td>
<td>psram_inst/u_psram_top/u_psram_wd/n372_s22/CIN</td>
</tr>
<tr>
<td>12.135</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C11[2][A]</td>
<td style=" background: #97FFFF;">psram_inst/u_psram_top/u_psram_wd/n372_s22/COUT</td>
</tr>
<tr>
<td>12.135</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C11[2][B]</td>
<td>psram_inst/u_psram_top/u_psram_wd/n372_s23/CIN</td>
</tr>
<tr>
<td>12.192</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C11[2][B]</td>
<td style=" background: #97FFFF;">psram_inst/u_psram_top/u_psram_wd/n372_s23/COUT</td>
</tr>
<tr>
<td>12.192</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C12[0][A]</td>
<td>psram_inst/u_psram_top/u_psram_wd/n372_s24/CIN</td>
</tr>
<tr>
<td>12.249</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C12[0][A]</td>
<td style=" background: #97FFFF;">psram_inst/u_psram_top/u_psram_wd/n372_s24/COUT</td>
</tr>
<tr>
<td>12.249</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C12[0][B]</td>
<td>psram_inst/u_psram_top/u_psram_wd/n372_s25/CIN</td>
</tr>
<tr>
<td>12.306</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C12[0][B]</td>
<td style=" background: #97FFFF;">psram_inst/u_psram_top/u_psram_wd/n372_s25/COUT</td>
</tr>
<tr>
<td>12.306</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C12[1][A]</td>
<td>psram_inst/u_psram_top/u_psram_wd/n372_s26/CIN</td>
</tr>
<tr>
<td>12.360</td>
<td>0.054</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R11C12[1][A]</td>
<td style=" background: #97FFFF;">psram_inst/u_psram_top/u_psram_wd/n372_s26/COUT</td>
</tr>
<tr>
<td>13.308</td>
<td>0.949</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C12[0][A]</td>
<td>psram_inst/u_psram_top/u_psram_wd/n382_s3/I1</td>
</tr>
<tr>
<td>14.407</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R12C12[0][A]</td>
<td style=" background: #97FFFF;">psram_inst/u_psram_top/u_psram_wd/n382_s3/F</td>
</tr>
<tr>
<td>14.407</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C12[0][A]</td>
<td style=" font-weight:bold;">psram_inst/u_psram_top/u_psram_wd/step_0_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>12.346</td>
<td>12.346</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>12.346</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>12.676</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>478</td>
<td>LEFTSIDE[0]</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>12.920</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C12[0][A]</td>
<td>psram_inst/u_psram_top/u_psram_wd/step_0_s1/CLK</td>
</tr>
<tr>
<td>12.890</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>psram_inst/u_psram_top/u_psram_wd/step_0_s1</td>
</tr>
<tr>
<td>12.490</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C12[0][A]</td>
<td>psram_inst/u_psram_top/u_psram_wd/step_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.162</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>6.173</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.248, 100.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.497, 45.413%; route: 2.887, 52.497%; tC2Q: 0.115, 2.090%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.857</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.703</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.846</td>
</tr>
<tr>
<td class="label">From</td>
<td>psram_inst/u_psram_top/u_dll</td>
</tr>
<tr>
<td class="label">To</td>
<td>psram_inst/u_psram_top/u_psram_wd/step_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ramPll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>6.173</td>
<td>6.173</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.173</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ramPll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>8.660</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_R</td>
<td>ramPll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>8.660</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>psram_inst/u_psram_top/u_dqce_clk_x2p/CLKIN</td>
</tr>
<tr>
<td>8.908</td>
<td>0.248</td>
<td>tINS</td>
<td>RR</td>
<td>41</td>
<td>-</td>
<td>psram_inst/u_psram_top/u_dqce_clk_x2p/CLKOUT</td>
</tr>
<tr>
<td>9.023</td>
<td>0.115</td>
<td>tNET</td>
<td>RR</td>
<td>8</td>
<td>DLL_TL</td>
<td style=" font-weight:bold;">psram_inst/u_psram_top/u_dll/CLKIN</td>
</tr>
<tr>
<td>9.590</td>
<td>0.566</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>DLL_TL</td>
<td style=" background: #97FFFF;">psram_inst/u_psram_top/u_dll/STEP[2]</td>
</tr>
<tr>
<td>11.528</td>
<td>1.938</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C11[1][B]</td>
<td>psram_inst/u_psram_top/u_psram_wd/n372_s21/I1</td>
</tr>
<tr>
<td>12.078</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R11C11[1][B]</td>
<td style=" background: #97FFFF;">psram_inst/u_psram_top/u_psram_wd/n372_s21/COUT</td>
</tr>
<tr>
<td>12.078</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C11[2][A]</td>
<td>psram_inst/u_psram_top/u_psram_wd/n372_s22/CIN</td>
</tr>
<tr>
<td>12.135</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C11[2][A]</td>
<td style=" background: #97FFFF;">psram_inst/u_psram_top/u_psram_wd/n372_s22/COUT</td>
</tr>
<tr>
<td>12.135</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C11[2][B]</td>
<td>psram_inst/u_psram_top/u_psram_wd/n372_s23/CIN</td>
</tr>
<tr>
<td>12.192</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C11[2][B]</td>
<td style=" background: #97FFFF;">psram_inst/u_psram_top/u_psram_wd/n372_s23/COUT</td>
</tr>
<tr>
<td>12.192</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C12[0][A]</td>
<td>psram_inst/u_psram_top/u_psram_wd/n372_s24/CIN</td>
</tr>
<tr>
<td>12.249</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C12[0][A]</td>
<td style=" background: #97FFFF;">psram_inst/u_psram_top/u_psram_wd/n372_s24/COUT</td>
</tr>
<tr>
<td>12.249</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C12[0][B]</td>
<td>psram_inst/u_psram_top/u_psram_wd/n372_s25/CIN</td>
</tr>
<tr>
<td>12.306</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C12[0][B]</td>
<td style=" background: #97FFFF;">psram_inst/u_psram_top/u_psram_wd/n372_s25/COUT</td>
</tr>
<tr>
<td>12.306</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C12[1][A]</td>
<td>psram_inst/u_psram_top/u_psram_wd/n372_s26/CIN</td>
</tr>
<tr>
<td>12.363</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R11C12[1][A]</td>
<td style=" background: #97FFFF;">psram_inst/u_psram_top/u_psram_wd/n372_s26/COUT</td>
</tr>
<tr>
<td>12.937</td>
<td>0.574</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C12[3][A]</td>
<td>psram_inst/u_psram_top/u_psram_wd/n444_s1/I0</td>
</tr>
<tr>
<td>13.998</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R11C12[3][A]</td>
<td style=" background: #97FFFF;">psram_inst/u_psram_top/u_psram_wd/n444_s1/F</td>
</tr>
<tr>
<td>14.703</td>
<td>0.706</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C14[0][A]</td>
<td style=" font-weight:bold;">psram_inst/u_psram_top/u_psram_wd/step_7_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>12.346</td>
<td>12.346</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>12.346</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>12.676</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>478</td>
<td>LEFTSIDE[0]</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>12.920</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C14[0][A]</td>
<td>psram_inst/u_psram_top/u_psram_wd/step_7_s0/CLK</td>
</tr>
<tr>
<td>12.890</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>psram_inst/u_psram_top/u_psram_wd/step_7_s0</td>
</tr>
<tr>
<td>12.846</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C14[0][A]</td>
<td>psram_inst/u_psram_top/u_psram_wd/step_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.162</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>6.173</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.248, 100.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.462, 42.489%; route: 3.218, 55.527%; tC2Q: 0.115, 1.983%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.857</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.703</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.846</td>
</tr>
<tr>
<td class="label">From</td>
<td>psram_inst/u_psram_top/u_dll</td>
</tr>
<tr>
<td class="label">To</td>
<td>psram_inst/u_psram_top/u_psram_wd/step_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ramPll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>6.173</td>
<td>6.173</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.173</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ramPll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>8.660</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_R</td>
<td>ramPll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>8.660</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>psram_inst/u_psram_top/u_dqce_clk_x2p/CLKIN</td>
</tr>
<tr>
<td>8.908</td>
<td>0.248</td>
<td>tINS</td>
<td>RR</td>
<td>41</td>
<td>-</td>
<td>psram_inst/u_psram_top/u_dqce_clk_x2p/CLKOUT</td>
</tr>
<tr>
<td>9.023</td>
<td>0.115</td>
<td>tNET</td>
<td>RR</td>
<td>8</td>
<td>DLL_TL</td>
<td style=" font-weight:bold;">psram_inst/u_psram_top/u_dll/CLKIN</td>
</tr>
<tr>
<td>9.590</td>
<td>0.566</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>DLL_TL</td>
<td style=" background: #97FFFF;">psram_inst/u_psram_top/u_dll/STEP[2]</td>
</tr>
<tr>
<td>11.528</td>
<td>1.938</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C11[1][B]</td>
<td>psram_inst/u_psram_top/u_psram_wd/n372_s21/I1</td>
</tr>
<tr>
<td>12.078</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R11C11[1][B]</td>
<td style=" background: #97FFFF;">psram_inst/u_psram_top/u_psram_wd/n372_s21/COUT</td>
</tr>
<tr>
<td>12.078</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C11[2][A]</td>
<td>psram_inst/u_psram_top/u_psram_wd/n372_s22/CIN</td>
</tr>
<tr>
<td>12.135</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C11[2][A]</td>
<td style=" background: #97FFFF;">psram_inst/u_psram_top/u_psram_wd/n372_s22/COUT</td>
</tr>
<tr>
<td>12.135</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C11[2][B]</td>
<td>psram_inst/u_psram_top/u_psram_wd/n372_s23/CIN</td>
</tr>
<tr>
<td>12.192</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C11[2][B]</td>
<td style=" background: #97FFFF;">psram_inst/u_psram_top/u_psram_wd/n372_s23/COUT</td>
</tr>
<tr>
<td>12.192</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C12[0][A]</td>
<td>psram_inst/u_psram_top/u_psram_wd/n372_s24/CIN</td>
</tr>
<tr>
<td>12.249</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C12[0][A]</td>
<td style=" background: #97FFFF;">psram_inst/u_psram_top/u_psram_wd/n372_s24/COUT</td>
</tr>
<tr>
<td>12.249</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C12[0][B]</td>
<td>psram_inst/u_psram_top/u_psram_wd/n372_s25/CIN</td>
</tr>
<tr>
<td>12.306</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C12[0][B]</td>
<td style=" background: #97FFFF;">psram_inst/u_psram_top/u_psram_wd/n372_s25/COUT</td>
</tr>
<tr>
<td>12.306</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C12[1][A]</td>
<td>psram_inst/u_psram_top/u_psram_wd/n372_s26/CIN</td>
</tr>
<tr>
<td>12.363</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R11C12[1][A]</td>
<td style=" background: #97FFFF;">psram_inst/u_psram_top/u_psram_wd/n372_s26/COUT</td>
</tr>
<tr>
<td>12.937</td>
<td>0.574</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C12[3][A]</td>
<td>psram_inst/u_psram_top/u_psram_wd/n444_s1/I0</td>
</tr>
<tr>
<td>13.998</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R11C12[3][A]</td>
<td style=" background: #97FFFF;">psram_inst/u_psram_top/u_psram_wd/n444_s1/F</td>
</tr>
<tr>
<td>14.703</td>
<td>0.706</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C14[0][B]</td>
<td style=" font-weight:bold;">psram_inst/u_psram_top/u_psram_wd/step_8_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>12.346</td>
<td>12.346</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>12.346</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>12.676</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>478</td>
<td>LEFTSIDE[0]</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>12.920</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C14[0][B]</td>
<td>psram_inst/u_psram_top/u_psram_wd/step_8_s0/CLK</td>
</tr>
<tr>
<td>12.890</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>psram_inst/u_psram_top/u_psram_wd/step_8_s0</td>
</tr>
<tr>
<td>12.846</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C14[0][B]</td>
<td>psram_inst/u_psram_top/u_psram_wd/step_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.162</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>6.173</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.248, 100.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.462, 42.489%; route: 3.218, 55.527%; tC2Q: 0.115, 1.983%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.521</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>185.823</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>184.302</td>
</tr>
<tr>
<td class="label">From</td>
<td>psram_inst/u_psram_top/u_psram_sync/cs_memsync_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>psram_inst/u_psram_top/u_dqce_clk_x2p</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pixelPll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ramPll/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>181.818</td>
<td>181.818</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>181.818</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixelPll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>184.306</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>53</td>
<td>PLL_L</td>
<td>pixelPll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>184.549</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C2[0][A]</td>
<td>psram_inst/u_psram_top/u_psram_sync/cs_memsync_4_s0/CLK</td>
</tr>
<tr>
<td>185.008</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R18C2[0][A]</td>
<td style=" font-weight:bold;">psram_inst/u_psram_top/u_psram_sync/cs_memsync_4_s0/Q</td>
</tr>
<tr>
<td>185.823</td>
<td>0.815</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>-</td>
<td style=" font-weight:bold;">psram_inst/u_psram_top/u_dqce_clk_x2p/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>182.099</td>
<td>182.099</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>182.099</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ramPll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>184.586</td>
<td>2.487</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>PLL_R</td>
<td>ramPll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>184.586</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>3</td>
<td>-</td>
<td>psram_inst/u_psram_top/u_dqce_clk_x2p/CLKIN</td>
</tr>
<tr>
<td>184.556</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>psram_inst/u_psram_top/u_dqce_clk_x2p</td>
</tr>
<tr>
<td>184.303</td>
<td>-0.254</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>-</td>
<td>psram_inst/u_psram_top/u_dqce_clk_x2p</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.244</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.281</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.815, 64.012%; tC2Q: 0.458, 35.988%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.101</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.775</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.876</td>
</tr>
<tr>
<td class="label">From</td>
<td>psram_inst/u_psram_top/u_psram_init/read_calibration[1].check_cnt_5_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>psram_inst/u_psram_top/u_psram_init/read_calibration[1].id_reg_21_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>478</td>
<td>LEFTSIDE[0]</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.574</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C31[0][B]</td>
<td>psram_inst/u_psram_top/u_psram_init/read_calibration[1].check_cnt_5_s1/CLK</td>
</tr>
<tr>
<td>1.032</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R14C31[0][B]</td>
<td style=" font-weight:bold;">psram_inst/u_psram_top/u_psram_init/read_calibration[1].check_cnt_5_s1/Q</td>
</tr>
<tr>
<td>2.809</td>
<td>1.776</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C31[3][A]</td>
<td>psram_inst/u_psram_top/u_psram_init/n1882_s2/I3</td>
</tr>
<tr>
<td>3.631</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>33</td>
<td>R14C31[3][A]</td>
<td style=" background: #97FFFF;">psram_inst/u_psram_top/u_psram_init/n1882_s2/F</td>
</tr>
<tr>
<td>5.469</td>
<td>1.839</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C36[3][A]</td>
<td>psram_inst/u_psram_top/u_psram_init/n1882_s0/I2</td>
</tr>
<tr>
<td>6.291</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R15C36[3][A]</td>
<td style=" background: #97FFFF;">psram_inst/u_psram_top/u_psram_init/n1882_s0/F</td>
</tr>
<tr>
<td>7.132</td>
<td>0.841</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C35[3][B]</td>
<td>psram_inst/u_psram_top/u_psram_init/n1923_s1/I2</td>
</tr>
<tr>
<td>7.758</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R15C35[3][B]</td>
<td style=" background: #97FFFF;">psram_inst/u_psram_top/u_psram_init/n1923_s1/F</td>
</tr>
<tr>
<td>9.228</td>
<td>1.469</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C32[0][A]</td>
<td>psram_inst/u_psram_top/u_psram_init/n1925_s0/I1</td>
</tr>
<tr>
<td>10.254</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R17C32[0][A]</td>
<td style=" background: #97FFFF;">psram_inst/u_psram_top/u_psram_init/n1925_s0/F</td>
</tr>
<tr>
<td>11.775</td>
<td>1.522</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C32[2][A]</td>
<td style=" font-weight:bold;">psram_inst/u_psram_top/u_psram_init/read_calibration[1].id_reg_21_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>12.346</td>
<td>12.346</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>12.346</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>12.676</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>478</td>
<td>LEFTSIDE[0]</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>12.920</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C32[2][A]</td>
<td>psram_inst/u_psram_top/u_psram_init/read_calibration[1].id_reg_21_s1/CLK</td>
</tr>
<tr>
<td>12.876</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R17C32[2][A]</td>
<td>psram_inst/u_psram_top/u_psram_init/read_calibration[1].id_reg_21_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>12.346</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.296, 29.426%; route: 7.447, 66.483%; tC2Q: 0.458, 4.092%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.432</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.445</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.876</td>
</tr>
<tr>
<td class="label">From</td>
<td>psram_inst/u_psram_top/u_psram_init/read_calibration[1].check_cnt_5_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>psram_inst/u_psram_top/u_psram_init/read_calibration[1].id_reg_29_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>478</td>
<td>LEFTSIDE[0]</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.574</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C31[0][B]</td>
<td>psram_inst/u_psram_top/u_psram_init/read_calibration[1].check_cnt_5_s1/CLK</td>
</tr>
<tr>
<td>1.032</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R14C31[0][B]</td>
<td style=" font-weight:bold;">psram_inst/u_psram_top/u_psram_init/read_calibration[1].check_cnt_5_s1/Q</td>
</tr>
<tr>
<td>2.809</td>
<td>1.776</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C31[3][A]</td>
<td>psram_inst/u_psram_top/u_psram_init/n1882_s2/I3</td>
</tr>
<tr>
<td>3.631</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>33</td>
<td>R14C31[3][A]</td>
<td style=" background: #97FFFF;">psram_inst/u_psram_top/u_psram_init/n1882_s2/F</td>
</tr>
<tr>
<td>5.469</td>
<td>1.839</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C36[3][A]</td>
<td>psram_inst/u_psram_top/u_psram_init/n1882_s0/I2</td>
</tr>
<tr>
<td>6.291</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R15C36[3][A]</td>
<td style=" background: #97FFFF;">psram_inst/u_psram_top/u_psram_init/n1882_s0/F</td>
</tr>
<tr>
<td>7.132</td>
<td>0.841</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C35[1][B]</td>
<td>psram_inst/u_psram_top/u_psram_init/n2471_s4/I1</td>
</tr>
<tr>
<td>7.758</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>36</td>
<td>R15C35[1][B]</td>
<td style=" background: #97FFFF;">psram_inst/u_psram_top/u_psram_init/n2471_s4/F</td>
</tr>
<tr>
<td>9.121</td>
<td>1.363</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C33[0][B]</td>
<td>psram_inst/u_psram_top/u_psram_init/n1917_s0/I2</td>
</tr>
<tr>
<td>9.923</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R17C33[0][B]</td>
<td style=" background: #97FFFF;">psram_inst/u_psram_top/u_psram_init/n1917_s0/F</td>
</tr>
<tr>
<td>11.445</td>
<td>1.522</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C33[1][A]</td>
<td style=" font-weight:bold;">psram_inst/u_psram_top/u_psram_init/read_calibration[1].id_reg_29_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>12.346</td>
<td>12.346</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>12.346</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>12.676</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>478</td>
<td>LEFTSIDE[0]</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>12.920</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C33[1][A]</td>
<td>psram_inst/u_psram_top/u_psram_init/read_calibration[1].id_reg_29_s1/CLK</td>
</tr>
<tr>
<td>12.876</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R17C33[1][A]</td>
<td>psram_inst/u_psram_top/u_psram_init/read_calibration[1].id_reg_29_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>12.346</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.072, 28.260%; route: 7.340, 67.524%; tC2Q: 0.458, 4.216%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.479</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.397</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.876</td>
</tr>
<tr>
<td class="label">From</td>
<td>psram_inst/u_psram_top/u_psram_init/read_calibration[1].check_cnt_5_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>psram_inst/u_psram_top/u_psram_init/read_calibration[1].id_reg_10_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>478</td>
<td>LEFTSIDE[0]</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.574</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C31[0][B]</td>
<td>psram_inst/u_psram_top/u_psram_init/read_calibration[1].check_cnt_5_s1/CLK</td>
</tr>
<tr>
<td>1.032</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R14C31[0][B]</td>
<td style=" font-weight:bold;">psram_inst/u_psram_top/u_psram_init/read_calibration[1].check_cnt_5_s1/Q</td>
</tr>
<tr>
<td>2.809</td>
<td>1.776</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C31[3][A]</td>
<td>psram_inst/u_psram_top/u_psram_init/n1882_s2/I3</td>
</tr>
<tr>
<td>3.631</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>33</td>
<td>R14C31[3][A]</td>
<td style=" background: #97FFFF;">psram_inst/u_psram_top/u_psram_init/n1882_s2/F</td>
</tr>
<tr>
<td>5.469</td>
<td>1.839</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C36[3][A]</td>
<td>psram_inst/u_psram_top/u_psram_init/n1882_s0/I2</td>
</tr>
<tr>
<td>6.291</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R15C36[3][A]</td>
<td style=" background: #97FFFF;">psram_inst/u_psram_top/u_psram_init/n1882_s0/F</td>
</tr>
<tr>
<td>6.324</td>
<td>0.033</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C36[0][A]</td>
<td>psram_inst/u_psram_top/u_psram_init/n1931_s1/I2</td>
</tr>
<tr>
<td>7.146</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R15C36[0][A]</td>
<td style=" background: #97FFFF;">psram_inst/u_psram_top/u_psram_init/n1931_s1/F</td>
</tr>
<tr>
<td>8.815</td>
<td>1.668</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C33[0][B]</td>
<td>psram_inst/u_psram_top/u_psram_init/n1936_s0/I1</td>
</tr>
<tr>
<td>9.876</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C33[0][B]</td>
<td style=" background: #97FFFF;">psram_inst/u_psram_top/u_psram_init/n1936_s0/F</td>
</tr>
<tr>
<td>11.397</td>
<td>1.522</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C33[1][A]</td>
<td style=" font-weight:bold;">psram_inst/u_psram_top/u_psram_init/read_calibration[1].id_reg_10_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>12.346</td>
<td>12.346</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>12.346</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>12.676</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>478</td>
<td>LEFTSIDE[0]</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>12.920</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C33[1][A]</td>
<td>psram_inst/u_psram_top/u_psram_init/read_calibration[1].id_reg_10_s1/CLK</td>
</tr>
<tr>
<td>12.876</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C33[1][A]</td>
<td>psram_inst/u_psram_top/u_psram_init/read_calibration[1].id_reg_10_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>12.346</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.527, 32.587%; route: 6.838, 63.178%; tC2Q: 0.458, 4.235%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.578</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.298</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.876</td>
</tr>
<tr>
<td class="label">From</td>
<td>psram_inst/u_psram_top/u_psram_init/read_calibration[1].check_cnt_5_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>psram_inst/u_psram_top/u_psram_init/read_calibration[1].id_reg_20_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>478</td>
<td>LEFTSIDE[0]</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.574</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C31[0][B]</td>
<td>psram_inst/u_psram_top/u_psram_init/read_calibration[1].check_cnt_5_s1/CLK</td>
</tr>
<tr>
<td>1.032</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R14C31[0][B]</td>
<td style=" font-weight:bold;">psram_inst/u_psram_top/u_psram_init/read_calibration[1].check_cnt_5_s1/Q</td>
</tr>
<tr>
<td>2.809</td>
<td>1.776</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C31[3][A]</td>
<td>psram_inst/u_psram_top/u_psram_init/n1882_s2/I3</td>
</tr>
<tr>
<td>3.631</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>33</td>
<td>R14C31[3][A]</td>
<td style=" background: #97FFFF;">psram_inst/u_psram_top/u_psram_init/n1882_s2/F</td>
</tr>
<tr>
<td>5.469</td>
<td>1.839</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C36[3][A]</td>
<td>psram_inst/u_psram_top/u_psram_init/n1882_s0/I2</td>
</tr>
<tr>
<td>6.291</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R15C36[3][A]</td>
<td style=" background: #97FFFF;">psram_inst/u_psram_top/u_psram_init/n1882_s0/F</td>
</tr>
<tr>
<td>7.132</td>
<td>0.841</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C35[3][B]</td>
<td>psram_inst/u_psram_top/u_psram_init/n1923_s1/I2</td>
</tr>
<tr>
<td>7.758</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R15C35[3][B]</td>
<td style=" background: #97FFFF;">psram_inst/u_psram_top/u_psram_init/n1923_s1/F</td>
</tr>
<tr>
<td>9.568</td>
<td>1.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C32[1][B]</td>
<td>psram_inst/u_psram_top/u_psram_init/n1926_s0/I1</td>
</tr>
<tr>
<td>10.594</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R17C32[1][B]</td>
<td style=" background: #97FFFF;">psram_inst/u_psram_top/u_psram_init/n1926_s0/F</td>
</tr>
<tr>
<td>11.298</td>
<td>0.704</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C31[1][A]</td>
<td style=" font-weight:bold;">psram_inst/u_psram_top/u_psram_init/read_calibration[1].id_reg_20_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>12.346</td>
<td>12.346</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>12.346</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>12.676</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>478</td>
<td>LEFTSIDE[0]</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>12.920</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C31[1][A]</td>
<td>psram_inst/u_psram_top/u_psram_init/read_calibration[1].id_reg_20_s1/CLK</td>
</tr>
<tr>
<td>12.876</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R17C31[1][A]</td>
<td>psram_inst/u_psram_top/u_psram_init/read_calibration[1].id_reg_20_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>12.346</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.296, 30.735%; route: 6.970, 64.991%; tC2Q: 0.458, 4.274%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.639</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.238</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.876</td>
</tr>
<tr>
<td class="label">From</td>
<td>psram_inst/u_psram_top/u_psram_init/read_calibration[0].check_cnt_3_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>psram_inst/u_psram_top/u_psram_init/read_calibration[0].id_reg_27_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>478</td>
<td>LEFTSIDE[0]</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.574</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C32[0][B]</td>
<td>psram_inst/u_psram_top/u_psram_init/read_calibration[0].check_cnt_3_s1/CLK</td>
</tr>
<tr>
<td>1.032</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R11C32[0][B]</td>
<td style=" font-weight:bold;">psram_inst/u_psram_top/u_psram_init/read_calibration[0].check_cnt_3_s1/Q</td>
</tr>
<tr>
<td>1.456</td>
<td>0.424</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C33[1][B]</td>
<td>psram_inst/u_psram_top/u_psram_init/n1410_s1/I1</td>
</tr>
<tr>
<td>2.555</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>34</td>
<td>R11C33[1][B]</td>
<td style=" background: #97FFFF;">psram_inst/u_psram_top/u_psram_init/n1410_s1/F</td>
</tr>
<tr>
<td>3.910</td>
<td>1.354</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C30[3][A]</td>
<td>psram_inst/u_psram_top/u_psram_init/n1410_s0/I0</td>
</tr>
<tr>
<td>4.732</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R12C30[3][A]</td>
<td style=" background: #97FFFF;">psram_inst/u_psram_top/u_psram_init/n1410_s0/F</td>
</tr>
<tr>
<td>5.898</td>
<td>1.166</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C26[0][B]</td>
<td>psram_inst/u_psram_top/u_psram_init/n2439_s4/I0</td>
</tr>
<tr>
<td>6.930</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>36</td>
<td>R14C26[0][B]</td>
<td style=" background: #97FFFF;">psram_inst/u_psram_top/u_psram_init/n2439_s4/F</td>
</tr>
<tr>
<td>8.914</td>
<td>1.985</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C35[0][B]</td>
<td>psram_inst/u_psram_top/u_psram_init/n1447_s0/I2</td>
</tr>
<tr>
<td>9.716</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R11C35[0][B]</td>
<td style=" background: #97FFFF;">psram_inst/u_psram_top/u_psram_init/n1447_s0/F</td>
</tr>
<tr>
<td>11.238</td>
<td>1.522</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C35[0][A]</td>
<td style=" font-weight:bold;">psram_inst/u_psram_top/u_psram_init/read_calibration[0].id_reg_27_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>12.346</td>
<td>12.346</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>12.346</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>12.676</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>478</td>
<td>LEFTSIDE[0]</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>12.920</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C35[0][A]</td>
<td>psram_inst/u_psram_top/u_psram_init/read_calibration[0].id_reg_27_s1/CLK</td>
</tr>
<tr>
<td>12.876</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C35[0][A]</td>
<td>psram_inst/u_psram_top/u_psram_init/read_calibration[0].id_reg_27_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>12.346</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.755, 35.213%; route: 6.450, 60.489%; tC2Q: 0.458, 4.298%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.684</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.193</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.876</td>
</tr>
<tr>
<td class="label">From</td>
<td>psram_inst/u_psram_top/u_psram_init/read_calibration[1].check_cnt_5_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>psram_inst/u_psram_top/u_psram_init/read_calibration[1].id_reg_27_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>478</td>
<td>LEFTSIDE[0]</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.574</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C31[0][B]</td>
<td>psram_inst/u_psram_top/u_psram_init/read_calibration[1].check_cnt_5_s1/CLK</td>
</tr>
<tr>
<td>1.032</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R14C31[0][B]</td>
<td style=" font-weight:bold;">psram_inst/u_psram_top/u_psram_init/read_calibration[1].check_cnt_5_s1/Q</td>
</tr>
<tr>
<td>2.809</td>
<td>1.776</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C31[3][A]</td>
<td>psram_inst/u_psram_top/u_psram_init/n1882_s2/I3</td>
</tr>
<tr>
<td>3.631</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>33</td>
<td>R14C31[3][A]</td>
<td style=" background: #97FFFF;">psram_inst/u_psram_top/u_psram_init/n1882_s2/F</td>
</tr>
<tr>
<td>5.469</td>
<td>1.839</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C36[3][A]</td>
<td>psram_inst/u_psram_top/u_psram_init/n1882_s0/I2</td>
</tr>
<tr>
<td>6.291</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R15C36[3][A]</td>
<td style=" background: #97FFFF;">psram_inst/u_psram_top/u_psram_init/n1882_s0/F</td>
</tr>
<tr>
<td>7.132</td>
<td>0.841</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C35[1][B]</td>
<td>psram_inst/u_psram_top/u_psram_init/n2471_s4/I1</td>
</tr>
<tr>
<td>7.758</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>36</td>
<td>R15C35[1][B]</td>
<td style=" background: #97FFFF;">psram_inst/u_psram_top/u_psram_init/n2471_s4/F</td>
</tr>
<tr>
<td>8.610</td>
<td>0.852</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C34[1][B]</td>
<td>psram_inst/u_psram_top/u_psram_init/n1919_s0/I2</td>
</tr>
<tr>
<td>9.671</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R17C34[1][B]</td>
<td style=" background: #97FFFF;">psram_inst/u_psram_top/u_psram_init/n1919_s0/F</td>
</tr>
<tr>
<td>11.193</td>
<td>1.522</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C34[0][A]</td>
<td style=" font-weight:bold;">psram_inst/u_psram_top/u_psram_init/read_calibration[1].id_reg_27_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>12.346</td>
<td>12.346</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>12.346</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>12.676</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>478</td>
<td>LEFTSIDE[0]</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>12.920</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C34[0][A]</td>
<td>psram_inst/u_psram_top/u_psram_init/read_calibration[1].id_reg_27_s1/CLK</td>
</tr>
<tr>
<td>12.876</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R17C34[0][A]</td>
<td>psram_inst/u_psram_top/u_psram_init/read_calibration[1].id_reg_27_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>12.346</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.331, 31.369%; route: 6.829, 64.315%; tC2Q: 0.458, 4.316%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.764</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.110</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.875</td>
</tr>
<tr>
<td class="label">From</td>
<td>psram_inst/u_psram_top/u_psram_init/timer_cnt_0_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>psram_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/genclkneg.u_ck_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>478</td>
<td>LEFTSIDE[0]</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.574</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C25[0][A]</td>
<td>psram_inst/u_psram_top/u_psram_init/timer_cnt_0_s3/CLK</td>
</tr>
<tr>
<td>1.032</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R17C25[0][A]</td>
<td style=" font-weight:bold;">psram_inst/u_psram_top/u_psram_init/timer_cnt_0_s3/Q</td>
</tr>
<tr>
<td>1.848</td>
<td>0.815</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C24[3][B]</td>
<td>psram_inst/u_psram_top/u_psram_init/out_dq_Z_16_s0/I0</td>
</tr>
<tr>
<td>2.947</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C24[3][B]</td>
<td style=" background: #97FFFF;">psram_inst/u_psram_top/u_psram_init/out_dq_Z_16_s0/F</td>
</tr>
<tr>
<td>4.086</td>
<td>1.139</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C14[3][A]</td>
<td>psram_inst/u_psram_top/u_psram_init/out_dq_Z_16_s/I2</td>
</tr>
<tr>
<td>4.908</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R16C14[3][A]</td>
<td style=" background: #97FFFF;">psram_inst/u_psram_top/u_psram_init/out_dq_Z_16_s/F</td>
</tr>
<tr>
<td>5.718</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C13[3][A]</td>
<td>psram_inst/u_psram_top/u_psram_init/out_dq_Z_62_s0/I3</td>
</tr>
<tr>
<td>6.750</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R15C13[3][A]</td>
<td style=" background: #97FFFF;">psram_inst/u_psram_top/u_psram_init/out_dq_Z_62_s0/F</td>
</tr>
<tr>
<td>7.564</td>
<td>0.814</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C13[3][B]</td>
<td>psram_inst/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/clk_d0_s1/I1</td>
</tr>
<tr>
<td>8.663</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R14C13[3][B]</td>
<td style=" background: #97FFFF;">psram_inst/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/clk_d0_s1/F</td>
</tr>
<tr>
<td>11.110</td>
<td>2.447</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOL23[A]</td>
<td style=" font-weight:bold;">psram_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/genclkneg.u_ck_gen/D2</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>12.346</td>
<td>12.346</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>12.346</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>12.676</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>478</td>
<td>LEFTSIDE[0]</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>12.920</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL23[A]</td>
<td>psram_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/genclkneg.u_ck_gen/PCLK</td>
</tr>
<tr>
<td>12.875</td>
<td>-0.045</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL23[A]</td>
<td>psram_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/genclkneg.u_ck_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>12.346</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.052, 38.457%; route: 6.026, 57.193%; tC2Q: 0.458, 4.350%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.764</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.110</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.875</td>
</tr>
<tr>
<td class="label">From</td>
<td>psram_inst/u_psram_top/u_psram_init/timer_cnt_0_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>psram_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/genclkneg.u_ck_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>478</td>
<td>LEFTSIDE[0]</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.574</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C25[0][A]</td>
<td>psram_inst/u_psram_top/u_psram_init/timer_cnt_0_s3/CLK</td>
</tr>
<tr>
<td>1.032</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R17C25[0][A]</td>
<td style=" font-weight:bold;">psram_inst/u_psram_top/u_psram_init/timer_cnt_0_s3/Q</td>
</tr>
<tr>
<td>1.848</td>
<td>0.815</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C24[3][B]</td>
<td>psram_inst/u_psram_top/u_psram_init/out_dq_Z_16_s0/I0</td>
</tr>
<tr>
<td>2.947</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C24[3][B]</td>
<td style=" background: #97FFFF;">psram_inst/u_psram_top/u_psram_init/out_dq_Z_16_s0/F</td>
</tr>
<tr>
<td>4.086</td>
<td>1.139</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C14[3][A]</td>
<td>psram_inst/u_psram_top/u_psram_init/out_dq_Z_16_s/I2</td>
</tr>
<tr>
<td>4.908</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R16C14[3][A]</td>
<td style=" background: #97FFFF;">psram_inst/u_psram_top/u_psram_init/out_dq_Z_16_s/F</td>
</tr>
<tr>
<td>5.718</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C13[3][A]</td>
<td>psram_inst/u_psram_top/u_psram_init/out_dq_Z_62_s0/I3</td>
</tr>
<tr>
<td>6.750</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R15C13[3][A]</td>
<td style=" background: #97FFFF;">psram_inst/u_psram_top/u_psram_init/out_dq_Z_62_s0/F</td>
</tr>
<tr>
<td>7.564</td>
<td>0.814</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C13[3][B]</td>
<td>psram_inst/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/clk_d0_s1/I1</td>
</tr>
<tr>
<td>8.663</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R14C13[3][B]</td>
<td style=" background: #97FFFF;">psram_inst/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/clk_d0_s1/F</td>
</tr>
<tr>
<td>11.110</td>
<td>2.447</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOL23[A]</td>
<td style=" font-weight:bold;">psram_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/genclkneg.u_ck_gen/D0</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>12.346</td>
<td>12.346</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>12.346</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>12.676</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>478</td>
<td>LEFTSIDE[0]</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>12.920</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL23[A]</td>
<td>psram_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/genclkneg.u_ck_gen/PCLK</td>
</tr>
<tr>
<td>12.875</td>
<td>-0.045</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL23[A]</td>
<td>psram_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/genclkneg.u_ck_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>12.346</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.052, 38.457%; route: 6.026, 57.193%; tC2Q: 0.458, 4.350%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.764</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.110</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.875</td>
</tr>
<tr>
<td class="label">From</td>
<td>psram_inst/u_psram_top/u_psram_init/timer_cnt_0_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>psram_inst/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/genclkpos.u_ckn_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>478</td>
<td>LEFTSIDE[0]</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.574</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C25[0][A]</td>
<td>psram_inst/u_psram_top/u_psram_init/timer_cnt_0_s3/CLK</td>
</tr>
<tr>
<td>1.032</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R17C25[0][A]</td>
<td style=" font-weight:bold;">psram_inst/u_psram_top/u_psram_init/timer_cnt_0_s3/Q</td>
</tr>
<tr>
<td>1.848</td>
<td>0.815</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C24[3][B]</td>
<td>psram_inst/u_psram_top/u_psram_init/out_dq_Z_16_s0/I0</td>
</tr>
<tr>
<td>2.947</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C24[3][B]</td>
<td style=" background: #97FFFF;">psram_inst/u_psram_top/u_psram_init/out_dq_Z_16_s0/F</td>
</tr>
<tr>
<td>4.086</td>
<td>1.139</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C14[3][A]</td>
<td>psram_inst/u_psram_top/u_psram_init/out_dq_Z_16_s/I2</td>
</tr>
<tr>
<td>4.908</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R16C14[3][A]</td>
<td style=" background: #97FFFF;">psram_inst/u_psram_top/u_psram_init/out_dq_Z_16_s/F</td>
</tr>
<tr>
<td>5.718</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C13[3][A]</td>
<td>psram_inst/u_psram_top/u_psram_init/out_dq_Z_62_s0/I3</td>
</tr>
<tr>
<td>6.750</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R15C13[3][A]</td>
<td style=" background: #97FFFF;">psram_inst/u_psram_top/u_psram_init/out_dq_Z_62_s0/F</td>
</tr>
<tr>
<td>7.564</td>
<td>0.814</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C13[3][B]</td>
<td>psram_inst/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/clk_d0_s1/I1</td>
</tr>
<tr>
<td>8.663</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R14C13[3][B]</td>
<td style=" background: #97FFFF;">psram_inst/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/clk_d0_s1/F</td>
</tr>
<tr>
<td>11.110</td>
<td>2.447</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOL7[A]</td>
<td style=" font-weight:bold;">psram_inst/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/genclkpos.u_ckn_gen/D2</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>12.346</td>
<td>12.346</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>12.346</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>12.676</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>478</td>
<td>LEFTSIDE[0]</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>12.920</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>psram_inst/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/genclkpos.u_ckn_gen/PCLK</td>
</tr>
<tr>
<td>12.875</td>
<td>-0.045</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL7[A]</td>
<td>psram_inst/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/genclkpos.u_ckn_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>12.346</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.052, 38.457%; route: 6.026, 57.193%; tC2Q: 0.458, 4.350%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.764</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.110</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.875</td>
</tr>
<tr>
<td class="label">From</td>
<td>psram_inst/u_psram_top/u_psram_init/timer_cnt_0_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>psram_inst/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/genclkpos.u_ckn_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>478</td>
<td>LEFTSIDE[0]</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.574</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C25[0][A]</td>
<td>psram_inst/u_psram_top/u_psram_init/timer_cnt_0_s3/CLK</td>
</tr>
<tr>
<td>1.032</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R17C25[0][A]</td>
<td style=" font-weight:bold;">psram_inst/u_psram_top/u_psram_init/timer_cnt_0_s3/Q</td>
</tr>
<tr>
<td>1.848</td>
<td>0.815</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C24[3][B]</td>
<td>psram_inst/u_psram_top/u_psram_init/out_dq_Z_16_s0/I0</td>
</tr>
<tr>
<td>2.947</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C24[3][B]</td>
<td style=" background: #97FFFF;">psram_inst/u_psram_top/u_psram_init/out_dq_Z_16_s0/F</td>
</tr>
<tr>
<td>4.086</td>
<td>1.139</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C14[3][A]</td>
<td>psram_inst/u_psram_top/u_psram_init/out_dq_Z_16_s/I2</td>
</tr>
<tr>
<td>4.908</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R16C14[3][A]</td>
<td style=" background: #97FFFF;">psram_inst/u_psram_top/u_psram_init/out_dq_Z_16_s/F</td>
</tr>
<tr>
<td>5.718</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C13[3][A]</td>
<td>psram_inst/u_psram_top/u_psram_init/out_dq_Z_62_s0/I3</td>
</tr>
<tr>
<td>6.750</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R15C13[3][A]</td>
<td style=" background: #97FFFF;">psram_inst/u_psram_top/u_psram_init/out_dq_Z_62_s0/F</td>
</tr>
<tr>
<td>7.564</td>
<td>0.814</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C13[3][B]</td>
<td>psram_inst/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/clk_d0_s1/I1</td>
</tr>
<tr>
<td>8.663</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R14C13[3][B]</td>
<td style=" background: #97FFFF;">psram_inst/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/clk_d0_s1/F</td>
</tr>
<tr>
<td>11.110</td>
<td>2.447</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOL7[A]</td>
<td style=" font-weight:bold;">psram_inst/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/genclkpos.u_ckn_gen/D0</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>12.346</td>
<td>12.346</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>12.346</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>12.676</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>478</td>
<td>LEFTSIDE[0]</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>12.920</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>psram_inst/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/genclkpos.u_ckn_gen/PCLK</td>
</tr>
<tr>
<td>12.875</td>
<td>-0.045</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL7[A]</td>
<td>psram_inst/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/genclkpos.u_ckn_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>12.346</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.052, 38.457%; route: 6.026, 57.193%; tC2Q: 0.458, 4.350%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.770</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.105</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.875</td>
</tr>
<tr>
<td class="label">From</td>
<td>psram_inst/u_psram_top/u_psram_init/timer_cnt_0_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>psram_inst/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/genclkpos.u_ck_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>478</td>
<td>LEFTSIDE[0]</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.574</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C25[0][A]</td>
<td>psram_inst/u_psram_top/u_psram_init/timer_cnt_0_s3/CLK</td>
</tr>
<tr>
<td>1.032</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R17C25[0][A]</td>
<td style=" font-weight:bold;">psram_inst/u_psram_top/u_psram_init/timer_cnt_0_s3/Q</td>
</tr>
<tr>
<td>1.848</td>
<td>0.815</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C24[3][B]</td>
<td>psram_inst/u_psram_top/u_psram_init/out_dq_Z_16_s0/I0</td>
</tr>
<tr>
<td>2.947</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C24[3][B]</td>
<td style=" background: #97FFFF;">psram_inst/u_psram_top/u_psram_init/out_dq_Z_16_s0/F</td>
</tr>
<tr>
<td>4.086</td>
<td>1.139</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C14[3][A]</td>
<td>psram_inst/u_psram_top/u_psram_init/out_dq_Z_16_s/I2</td>
</tr>
<tr>
<td>4.908</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R16C14[3][A]</td>
<td style=" background: #97FFFF;">psram_inst/u_psram_top/u_psram_init/out_dq_Z_16_s/F</td>
</tr>
<tr>
<td>5.718</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C13[3][A]</td>
<td>psram_inst/u_psram_top/u_psram_init/out_dq_Z_62_s0/I3</td>
</tr>
<tr>
<td>6.750</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R15C13[3][A]</td>
<td style=" background: #97FFFF;">psram_inst/u_psram_top/u_psram_init/out_dq_Z_62_s0/F</td>
</tr>
<tr>
<td>7.564</td>
<td>0.814</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C13[3][A]</td>
<td>psram_inst/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n1539_s1/I1</td>
</tr>
<tr>
<td>8.663</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R14C13[3][A]</td>
<td style=" background: #97FFFF;">psram_inst/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n1539_s1/F</td>
</tr>
<tr>
<td>11.105</td>
<td>2.442</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOL8[A]</td>
<td style=" font-weight:bold;">psram_inst/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/genclkpos.u_ck_gen/D2</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>12.346</td>
<td>12.346</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>12.346</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>12.676</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>478</td>
<td>LEFTSIDE[0]</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>12.920</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL8[A]</td>
<td>psram_inst/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/genclkpos.u_ck_gen/PCLK</td>
</tr>
<tr>
<td>12.875</td>
<td>-0.045</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL8[A]</td>
<td>psram_inst/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/genclkpos.u_ck_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>12.346</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.052, 38.477%; route: 6.021, 57.170%; tC2Q: 0.458, 4.352%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.770</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.105</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.875</td>
</tr>
<tr>
<td class="label">From</td>
<td>psram_inst/u_psram_top/u_psram_init/timer_cnt_0_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>psram_inst/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/genclkpos.u_ck_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>478</td>
<td>LEFTSIDE[0]</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.574</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C25[0][A]</td>
<td>psram_inst/u_psram_top/u_psram_init/timer_cnt_0_s3/CLK</td>
</tr>
<tr>
<td>1.032</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R17C25[0][A]</td>
<td style=" font-weight:bold;">psram_inst/u_psram_top/u_psram_init/timer_cnt_0_s3/Q</td>
</tr>
<tr>
<td>1.848</td>
<td>0.815</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C24[3][B]</td>
<td>psram_inst/u_psram_top/u_psram_init/out_dq_Z_16_s0/I0</td>
</tr>
<tr>
<td>2.947</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C24[3][B]</td>
<td style=" background: #97FFFF;">psram_inst/u_psram_top/u_psram_init/out_dq_Z_16_s0/F</td>
</tr>
<tr>
<td>4.086</td>
<td>1.139</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C14[3][A]</td>
<td>psram_inst/u_psram_top/u_psram_init/out_dq_Z_16_s/I2</td>
</tr>
<tr>
<td>4.908</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R16C14[3][A]</td>
<td style=" background: #97FFFF;">psram_inst/u_psram_top/u_psram_init/out_dq_Z_16_s/F</td>
</tr>
<tr>
<td>5.718</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C13[3][A]</td>
<td>psram_inst/u_psram_top/u_psram_init/out_dq_Z_62_s0/I3</td>
</tr>
<tr>
<td>6.750</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R15C13[3][A]</td>
<td style=" background: #97FFFF;">psram_inst/u_psram_top/u_psram_init/out_dq_Z_62_s0/F</td>
</tr>
<tr>
<td>7.564</td>
<td>0.814</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C13[3][A]</td>
<td>psram_inst/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n1539_s1/I1</td>
</tr>
<tr>
<td>8.663</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R14C13[3][A]</td>
<td style=" background: #97FFFF;">psram_inst/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n1539_s1/F</td>
</tr>
<tr>
<td>11.105</td>
<td>2.442</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOL8[A]</td>
<td style=" font-weight:bold;">psram_inst/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/genclkpos.u_ck_gen/D0</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>12.346</td>
<td>12.346</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>12.346</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>12.676</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>478</td>
<td>LEFTSIDE[0]</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>12.920</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL8[A]</td>
<td>psram_inst/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/genclkpos.u_ck_gen/PCLK</td>
</tr>
<tr>
<td>12.875</td>
<td>-0.045</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL8[A]</td>
<td>psram_inst/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/genclkpos.u_ck_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>12.346</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.052, 38.477%; route: 6.021, 57.170%; tC2Q: 0.458, 4.352%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.919</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.957</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.876</td>
</tr>
<tr>
<td class="label">From</td>
<td>psram_inst/u_psram_top/u_psram_init/read_calibration[1].check_cnt_5_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>psram_inst/u_psram_top/u_psram_init/read_calibration[1].id_reg_22_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>478</td>
<td>LEFTSIDE[0]</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.574</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C31[0][B]</td>
<td>psram_inst/u_psram_top/u_psram_init/read_calibration[1].check_cnt_5_s1/CLK</td>
</tr>
<tr>
<td>1.032</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R14C31[0][B]</td>
<td style=" font-weight:bold;">psram_inst/u_psram_top/u_psram_init/read_calibration[1].check_cnt_5_s1/Q</td>
</tr>
<tr>
<td>2.809</td>
<td>1.776</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C31[3][A]</td>
<td>psram_inst/u_psram_top/u_psram_init/n1882_s2/I3</td>
</tr>
<tr>
<td>3.631</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>33</td>
<td>R14C31[3][A]</td>
<td style=" background: #97FFFF;">psram_inst/u_psram_top/u_psram_init/n1882_s2/F</td>
</tr>
<tr>
<td>5.469</td>
<td>1.839</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C36[3][A]</td>
<td>psram_inst/u_psram_top/u_psram_init/n1882_s0/I2</td>
</tr>
<tr>
<td>6.291</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R15C36[3][A]</td>
<td style=" background: #97FFFF;">psram_inst/u_psram_top/u_psram_init/n1882_s0/F</td>
</tr>
<tr>
<td>7.132</td>
<td>0.841</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C35[3][B]</td>
<td>psram_inst/u_psram_top/u_psram_init/n1923_s1/I2</td>
</tr>
<tr>
<td>7.758</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R15C35[3][B]</td>
<td style=" background: #97FFFF;">psram_inst/u_psram_top/u_psram_init/n1923_s1/F</td>
</tr>
<tr>
<td>9.228</td>
<td>1.469</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C32[2][B]</td>
<td>psram_inst/u_psram_top/u_psram_init/n1924_s0/I1</td>
</tr>
<tr>
<td>10.254</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C32[2][B]</td>
<td style=" background: #97FFFF;">psram_inst/u_psram_top/u_psram_init/n1924_s0/F</td>
</tr>
<tr>
<td>10.957</td>
<td>0.704</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C32[1][A]</td>
<td style=" font-weight:bold;">psram_inst/u_psram_top/u_psram_init/read_calibration[1].id_reg_22_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>12.346</td>
<td>12.346</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>12.346</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>12.676</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>478</td>
<td>LEFTSIDE[0]</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>12.920</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C32[1][A]</td>
<td>psram_inst/u_psram_top/u_psram_init/read_calibration[1].id_reg_22_s1/CLK</td>
</tr>
<tr>
<td>12.876</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R17C32[1][A]</td>
<td>psram_inst/u_psram_top/u_psram_init/read_calibration[1].id_reg_22_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>12.346</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.296, 31.743%; route: 6.629, 63.843%; tC2Q: 0.458, 4.414%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.967</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.909</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.876</td>
</tr>
<tr>
<td class="label">From</td>
<td>psram_inst/u_psram_top/u_psram_init/read_calibration[1].check_cnt_5_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>psram_inst/u_psram_top/u_psram_init/read_calibration[1].id_reg_5_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>478</td>
<td>LEFTSIDE[0]</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.574</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C31[0][B]</td>
<td>psram_inst/u_psram_top/u_psram_init/read_calibration[1].check_cnt_5_s1/CLK</td>
</tr>
<tr>
<td>1.032</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R14C31[0][B]</td>
<td style=" font-weight:bold;">psram_inst/u_psram_top/u_psram_init/read_calibration[1].check_cnt_5_s1/Q</td>
</tr>
<tr>
<td>2.809</td>
<td>1.776</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C31[3][A]</td>
<td>psram_inst/u_psram_top/u_psram_init/n1882_s2/I3</td>
</tr>
<tr>
<td>3.631</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>33</td>
<td>R14C31[3][A]</td>
<td style=" background: #97FFFF;">psram_inst/u_psram_top/u_psram_init/n1882_s2/F</td>
</tr>
<tr>
<td>5.469</td>
<td>1.839</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C36[3][A]</td>
<td>psram_inst/u_psram_top/u_psram_init/n1882_s0/I2</td>
</tr>
<tr>
<td>6.291</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R15C36[3][A]</td>
<td style=" background: #97FFFF;">psram_inst/u_psram_top/u_psram_init/n1882_s0/F</td>
</tr>
<tr>
<td>7.132</td>
<td>0.841</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C35[1][B]</td>
<td>psram_inst/u_psram_top/u_psram_init/n2471_s4/I1</td>
</tr>
<tr>
<td>7.758</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>36</td>
<td>R15C35[1][B]</td>
<td style=" background: #97FFFF;">psram_inst/u_psram_top/u_psram_init/n2471_s4/F</td>
</tr>
<tr>
<td>9.145</td>
<td>1.386</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C32[2][A]</td>
<td>psram_inst/u_psram_top/u_psram_init/n1941_s0/I2</td>
</tr>
<tr>
<td>10.206</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C32[2][A]</td>
<td style=" background: #97FFFF;">psram_inst/u_psram_top/u_psram_init/n1941_s0/F</td>
</tr>
<tr>
<td>10.909</td>
<td>0.704</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C31[0][A]</td>
<td style=" font-weight:bold;">psram_inst/u_psram_top/u_psram_init/read_calibration[1].id_reg_5_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>12.346</td>
<td>12.346</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>12.346</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>12.676</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>478</td>
<td>LEFTSIDE[0]</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>12.920</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C31[0][A]</td>
<td>psram_inst/u_psram_top/u_psram_init/read_calibration[1].id_reg_5_s1/CLK</td>
</tr>
<tr>
<td>12.876</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C31[0][A]</td>
<td>psram_inst/u_psram_top/u_psram_init/read_calibration[1].id_reg_5_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>12.346</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.331, 32.229%; route: 6.546, 63.336%; tC2Q: 0.458, 4.435%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.998</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.879</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.876</td>
</tr>
<tr>
<td class="label">From</td>
<td>psram_inst/u_psram_top/u_psram_init/read_calibration[1].check_cnt_5_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>psram_inst/u_psram_top/u_psram_init/read_calibration[1].id_reg_17_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>478</td>
<td>LEFTSIDE[0]</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.574</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C31[0][B]</td>
<td>psram_inst/u_psram_top/u_psram_init/read_calibration[1].check_cnt_5_s1/CLK</td>
</tr>
<tr>
<td>1.032</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R14C31[0][B]</td>
<td style=" font-weight:bold;">psram_inst/u_psram_top/u_psram_init/read_calibration[1].check_cnt_5_s1/Q</td>
</tr>
<tr>
<td>2.809</td>
<td>1.776</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C31[3][A]</td>
<td>psram_inst/u_psram_top/u_psram_init/n1882_s2/I3</td>
</tr>
<tr>
<td>3.631</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>33</td>
<td>R14C31[3][A]</td>
<td style=" background: #97FFFF;">psram_inst/u_psram_top/u_psram_init/n1882_s2/F</td>
</tr>
<tr>
<td>5.469</td>
<td>1.839</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C36[3][A]</td>
<td>psram_inst/u_psram_top/u_psram_init/n1882_s0/I2</td>
</tr>
<tr>
<td>6.291</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R15C36[3][A]</td>
<td style=" background: #97FFFF;">psram_inst/u_psram_top/u_psram_init/n1882_s0/F</td>
</tr>
<tr>
<td>7.132</td>
<td>0.841</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C35[1][B]</td>
<td>psram_inst/u_psram_top/u_psram_init/n2471_s4/I1</td>
</tr>
<tr>
<td>7.758</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>36</td>
<td>R15C35[1][B]</td>
<td style=" background: #97FFFF;">psram_inst/u_psram_top/u_psram_init/n2471_s4/F</td>
</tr>
<tr>
<td>8.296</td>
<td>0.538</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C33[1][B]</td>
<td>psram_inst/u_psram_top/u_psram_init/n1929_s0/I2</td>
</tr>
<tr>
<td>9.357</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R15C33[1][B]</td>
<td style=" background: #97FFFF;">psram_inst/u_psram_top/u_psram_init/n1929_s0/F</td>
</tr>
<tr>
<td>10.879</td>
<td>1.522</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C33[1][A]</td>
<td style=" font-weight:bold;">psram_inst/u_psram_top/u_psram_init/read_calibration[1].id_reg_17_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>12.346</td>
<td>12.346</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>12.346</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>12.676</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>478</td>
<td>LEFTSIDE[0]</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>12.920</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C33[1][A]</td>
<td>psram_inst/u_psram_top/u_psram_init/read_calibration[1].id_reg_17_s1/CLK</td>
</tr>
<tr>
<td>12.876</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C33[1][A]</td>
<td>psram_inst/u_psram_top/u_psram_init/read_calibration[1].id_reg_17_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>12.346</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.331, 32.326%; route: 6.515, 63.226%; tC2Q: 0.458, 4.448%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.558</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.256</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.815</td>
</tr>
<tr>
<td class="label">From</td>
<td>psram_inst/u_psram_top/u_psram_init/calib_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>psram_inst/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[4].u_ides4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ramPll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>478</td>
<td>LEFTSIDE[0]</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.515</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C28[2][A]</td>
<td>psram_inst/u_psram_top/u_psram_init/calib_0_s0/CLK</td>
</tr>
<tr>
<td>0.848</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>11</td>
<td>R11C28[2][A]</td>
<td style=" font-weight:bold;">psram_inst/u_psram_top/u_psram_init/calib_0_s0/Q</td>
</tr>
<tr>
<td>2.256</td>
<td>1.408</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL9[A]</td>
<td style=" font-weight:bold;">psram_inst/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[4].u_ides4/CALIB</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ramPll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.487</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_R</td>
<td>ramPll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.487</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>psram_inst/u_psram_top/u_dqce_clk_x2p/CLKIN</td>
</tr>
<tr>
<td>2.700</td>
<td>0.213</td>
<td>tINS</td>
<td>RR</td>
<td>41</td>
<td>-</td>
<td>psram_inst/u_psram_top/u_dqce_clk_x2p/CLKOUT</td>
</tr>
<tr>
<td>2.785</td>
<td>0.085</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL9[A]</td>
<td>psram_inst/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[4].u_ides4/FCLK</td>
</tr>
<tr>
<td>2.815</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>psram_inst/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[4].u_ides4</td>
</tr>
<tr>
<td>2.815</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL9[A]</td>
<td>psram_inst/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[4].u_ides4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.270</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.408, 80.860%; tC2Q: 0.333, 19.140%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.213, 71.550%; route: 0.085, 28.450%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.295</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.520</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.815</td>
</tr>
<tr>
<td class="label">From</td>
<td>psram_inst/u_psram_top/u_psram_init/calib_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>psram_inst/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[5].u_ides4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ramPll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>478</td>
<td>LEFTSIDE[0]</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.515</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C28[2][A]</td>
<td>psram_inst/u_psram_top/u_psram_init/calib_0_s0/CLK</td>
</tr>
<tr>
<td>0.848</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>11</td>
<td>R11C28[2][A]</td>
<td style=" font-weight:bold;">psram_inst/u_psram_top/u_psram_init/calib_0_s0/Q</td>
</tr>
<tr>
<td>2.520</td>
<td>1.672</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL14[A]</td>
<td style=" font-weight:bold;">psram_inst/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[5].u_ides4/CALIB</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ramPll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.487</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_R</td>
<td>ramPll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.487</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>psram_inst/u_psram_top/u_dqce_clk_x2p/CLKIN</td>
</tr>
<tr>
<td>2.700</td>
<td>0.213</td>
<td>tINS</td>
<td>RR</td>
<td>41</td>
<td>-</td>
<td>psram_inst/u_psram_top/u_dqce_clk_x2p/CLKOUT</td>
</tr>
<tr>
<td>2.785</td>
<td>0.085</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL14[A]</td>
<td>psram_inst/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[5].u_ides4/FCLK</td>
</tr>
<tr>
<td>2.815</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>psram_inst/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[5].u_ides4</td>
</tr>
<tr>
<td>2.815</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL14[A]</td>
<td>psram_inst/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[5].u_ides4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.270</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.672, 83.377%; tC2Q: 0.333, 16.623%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.213, 71.550%; route: 0.085, 28.450%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.271</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.543</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.815</td>
</tr>
<tr>
<td class="label">From</td>
<td>psram_inst/u_psram_top/u_psram_init/calib_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>psram_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[0].u_ides4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ramPll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>478</td>
<td>LEFTSIDE[0]</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.515</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C28[2][A]</td>
<td>psram_inst/u_psram_top/u_psram_init/calib_1_s0/CLK</td>
</tr>
<tr>
<td>0.848</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>11</td>
<td>R12C28[2][A]</td>
<td style=" font-weight:bold;">psram_inst/u_psram_top/u_psram_init/calib_1_s0/Q</td>
</tr>
<tr>
<td>2.543</td>
<td>1.695</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL18[B]</td>
<td style=" font-weight:bold;">psram_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[0].u_ides4/CALIB</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ramPll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.487</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_R</td>
<td>ramPll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.487</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>psram_inst/u_psram_top/u_dqce_clk_x2p/CLKIN</td>
</tr>
<tr>
<td>2.700</td>
<td>0.213</td>
<td>tINS</td>
<td>RR</td>
<td>41</td>
<td>-</td>
<td>psram_inst/u_psram_top/u_dqce_clk_x2p/CLKOUT</td>
</tr>
<tr>
<td>2.785</td>
<td>0.085</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL18[B]</td>
<td>psram_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[0].u_ides4/FCLK</td>
</tr>
<tr>
<td>2.815</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>psram_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[0].u_ides4</td>
</tr>
<tr>
<td>2.815</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL18[B]</td>
<td>psram_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[0].u_ides4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.270</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.695, 83.570%; tC2Q: 0.333, 16.430%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.213, 71.550%; route: 0.085, 28.450%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.257</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.557</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.815</td>
</tr>
<tr>
<td class="label">From</td>
<td>psram_inst/u_psram_top/u_psram_init/calib_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>psram_inst/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[2].u_ides4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ramPll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>478</td>
<td>LEFTSIDE[0]</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.515</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C28[2][A]</td>
<td>psram_inst/u_psram_top/u_psram_init/calib_0_s0/CLK</td>
</tr>
<tr>
<td>0.848</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>11</td>
<td>R11C28[2][A]</td>
<td style=" font-weight:bold;">psram_inst/u_psram_top/u_psram_init/calib_0_s0/Q</td>
</tr>
<tr>
<td>2.557</td>
<td>1.709</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL3[B]</td>
<td style=" font-weight:bold;">psram_inst/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[2].u_ides4/CALIB</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ramPll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.487</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_R</td>
<td>ramPll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.487</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>psram_inst/u_psram_top/u_dqce_clk_x2p/CLKIN</td>
</tr>
<tr>
<td>2.700</td>
<td>0.213</td>
<td>tINS</td>
<td>RR</td>
<td>41</td>
<td>-</td>
<td>psram_inst/u_psram_top/u_dqce_clk_x2p/CLKOUT</td>
</tr>
<tr>
<td>2.785</td>
<td>0.085</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL3[B]</td>
<td>psram_inst/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[2].u_ides4/FCLK</td>
</tr>
<tr>
<td>2.815</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>psram_inst/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[2].u_ides4</td>
</tr>
<tr>
<td>2.815</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL3[B]</td>
<td>psram_inst/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[2].u_ides4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.270</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.709, 83.683%; tC2Q: 0.333, 16.317%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.213, 71.550%; route: 0.085, 28.450%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.257</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.557</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.815</td>
</tr>
<tr>
<td class="label">From</td>
<td>psram_inst/u_psram_top/u_psram_init/calib_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>psram_inst/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[1].u_ides4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ramPll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>478</td>
<td>LEFTSIDE[0]</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.515</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C28[2][A]</td>
<td>psram_inst/u_psram_top/u_psram_init/calib_0_s0/CLK</td>
</tr>
<tr>
<td>0.848</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>11</td>
<td>R11C28[2][A]</td>
<td style=" font-weight:bold;">psram_inst/u_psram_top/u_psram_init/calib_0_s0/Q</td>
</tr>
<tr>
<td>2.557</td>
<td>1.709</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL3[A]</td>
<td style=" font-weight:bold;">psram_inst/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[1].u_ides4/CALIB</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ramPll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.487</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_R</td>
<td>ramPll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.487</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>psram_inst/u_psram_top/u_dqce_clk_x2p/CLKIN</td>
</tr>
<tr>
<td>2.700</td>
<td>0.213</td>
<td>tINS</td>
<td>RR</td>
<td>41</td>
<td>-</td>
<td>psram_inst/u_psram_top/u_dqce_clk_x2p/CLKOUT</td>
</tr>
<tr>
<td>2.785</td>
<td>0.085</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL3[A]</td>
<td>psram_inst/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[1].u_ides4/FCLK</td>
</tr>
<tr>
<td>2.815</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>psram_inst/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[1].u_ides4</td>
</tr>
<tr>
<td>2.815</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL3[A]</td>
<td>psram_inst/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[1].u_ides4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.270</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.709, 83.683%; tC2Q: 0.333, 16.317%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.213, 71.550%; route: 0.085, 28.450%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.253</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.561</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.815</td>
</tr>
<tr>
<td class="label">From</td>
<td>psram_inst/u_psram_top/u_psram_init/calib_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>psram_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[2].u_ides4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ramPll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>478</td>
<td>LEFTSIDE[0]</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.515</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C28[2][A]</td>
<td>psram_inst/u_psram_top/u_psram_init/calib_1_s0/CLK</td>
</tr>
<tr>
<td>0.848</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>11</td>
<td>R12C28[2][A]</td>
<td style=" font-weight:bold;">psram_inst/u_psram_top/u_psram_init/calib_1_s0/Q</td>
</tr>
<tr>
<td>2.561</td>
<td>1.713</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL20[B]</td>
<td style=" font-weight:bold;">psram_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[2].u_ides4/CALIB</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ramPll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.487</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_R</td>
<td>ramPll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.487</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>psram_inst/u_psram_top/u_dqce_clk_x2p/CLKIN</td>
</tr>
<tr>
<td>2.700</td>
<td>0.213</td>
<td>tINS</td>
<td>RR</td>
<td>41</td>
<td>-</td>
<td>psram_inst/u_psram_top/u_dqce_clk_x2p/CLKOUT</td>
</tr>
<tr>
<td>2.785</td>
<td>0.085</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL20[B]</td>
<td>psram_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[2].u_ides4/FCLK</td>
</tr>
<tr>
<td>2.815</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>psram_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[2].u_ides4</td>
</tr>
<tr>
<td>2.815</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL20[B]</td>
<td>psram_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[2].u_ides4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.270</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.713, 83.714%; tC2Q: 0.333, 16.286%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.213, 71.550%; route: 0.085, 28.450%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.253</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.561</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.815</td>
</tr>
<tr>
<td class="label">From</td>
<td>psram_inst/u_psram_top/u_psram_init/calib_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>psram_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[1].u_ides4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ramPll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>478</td>
<td>LEFTSIDE[0]</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.515</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C28[2][A]</td>
<td>psram_inst/u_psram_top/u_psram_init/calib_1_s0/CLK</td>
</tr>
<tr>
<td>0.848</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>11</td>
<td>R12C28[2][A]</td>
<td style=" font-weight:bold;">psram_inst/u_psram_top/u_psram_init/calib_1_s0/Q</td>
</tr>
<tr>
<td>2.561</td>
<td>1.713</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL20[A]</td>
<td style=" font-weight:bold;">psram_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[1].u_ides4/CALIB</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ramPll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.487</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_R</td>
<td>ramPll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.487</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>psram_inst/u_psram_top/u_dqce_clk_x2p/CLKIN</td>
</tr>
<tr>
<td>2.700</td>
<td>0.213</td>
<td>tINS</td>
<td>RR</td>
<td>41</td>
<td>-</td>
<td>psram_inst/u_psram_top/u_dqce_clk_x2p/CLKOUT</td>
</tr>
<tr>
<td>2.785</td>
<td>0.085</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL20[A]</td>
<td>psram_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[1].u_ides4/FCLK</td>
</tr>
<tr>
<td>2.815</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>psram_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[1].u_ides4</td>
</tr>
<tr>
<td>2.815</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL20[A]</td>
<td>psram_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[1].u_ides4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.270</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.713, 83.714%; tC2Q: 0.333, 16.286%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.213, 71.550%; route: 0.085, 28.450%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.234</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.581</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.815</td>
</tr>
<tr>
<td class="label">From</td>
<td>psram_inst/u_psram_top/u_psram_init/calib_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>psram_inst/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[3].u_ides4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ramPll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>478</td>
<td>LEFTSIDE[0]</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.515</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C28[2][A]</td>
<td>psram_inst/u_psram_top/u_psram_init/calib_0_s0/CLK</td>
</tr>
<tr>
<td>0.848</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>11</td>
<td>R11C28[2][A]</td>
<td style=" font-weight:bold;">psram_inst/u_psram_top/u_psram_init/calib_0_s0/Q</td>
</tr>
<tr>
<td>2.581</td>
<td>1.733</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL4[A]</td>
<td style=" font-weight:bold;">psram_inst/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[3].u_ides4/CALIB</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ramPll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.487</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_R</td>
<td>ramPll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.487</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>psram_inst/u_psram_top/u_dqce_clk_x2p/CLKIN</td>
</tr>
<tr>
<td>2.700</td>
<td>0.213</td>
<td>tINS</td>
<td>RR</td>
<td>41</td>
<td>-</td>
<td>psram_inst/u_psram_top/u_dqce_clk_x2p/CLKOUT</td>
</tr>
<tr>
<td>2.785</td>
<td>0.085</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL4[A]</td>
<td>psram_inst/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[3].u_ides4/FCLK</td>
</tr>
<tr>
<td>2.815</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>psram_inst/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[3].u_ides4</td>
</tr>
<tr>
<td>2.815</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL4[A]</td>
<td>psram_inst/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[3].u_ides4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.270</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.733, 83.866%; tC2Q: 0.333, 16.134%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.213, 71.550%; route: 0.085, 28.450%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.230</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.585</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.815</td>
</tr>
<tr>
<td class="label">From</td>
<td>psram_inst/u_psram_top/u_psram_init/calib_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>psram_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[3].u_ides4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ramPll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>478</td>
<td>LEFTSIDE[0]</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.515</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C28[2][A]</td>
<td>psram_inst/u_psram_top/u_psram_init/calib_1_s0/CLK</td>
</tr>
<tr>
<td>0.848</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>11</td>
<td>R12C28[2][A]</td>
<td style=" font-weight:bold;">psram_inst/u_psram_top/u_psram_init/calib_1_s0/Q</td>
</tr>
<tr>
<td>2.585</td>
<td>1.737</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL21[A]</td>
<td style=" font-weight:bold;">psram_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[3].u_ides4/CALIB</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ramPll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.487</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_R</td>
<td>ramPll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.487</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>psram_inst/u_psram_top/u_dqce_clk_x2p/CLKIN</td>
</tr>
<tr>
<td>2.700</td>
<td>0.213</td>
<td>tINS</td>
<td>RR</td>
<td>41</td>
<td>-</td>
<td>psram_inst/u_psram_top/u_dqce_clk_x2p/CLKOUT</td>
</tr>
<tr>
<td>2.785</td>
<td>0.085</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL21[A]</td>
<td>psram_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[3].u_ides4/FCLK</td>
</tr>
<tr>
<td>2.815</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>psram_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[3].u_ides4</td>
</tr>
<tr>
<td>2.815</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL21[A]</td>
<td>psram_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[3].u_ides4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.270</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.737, 83.901%; tC2Q: 0.333, 16.099%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.213, 71.550%; route: 0.085, 28.450%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.005</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.820</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.815</td>
</tr>
<tr>
<td class="label">From</td>
<td>psram_inst/u_psram_top/u_psram_init/calib_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>psram_inst/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[7].u_ides4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ramPll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>478</td>
<td>LEFTSIDE[0]</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.515</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C28[2][A]</td>
<td>psram_inst/u_psram_top/u_psram_init/calib_0_s0/CLK</td>
</tr>
<tr>
<td>0.848</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>11</td>
<td>R11C28[2][A]</td>
<td style=" font-weight:bold;">psram_inst/u_psram_top/u_psram_init/calib_0_s0/Q</td>
</tr>
<tr>
<td>2.820</td>
<td>1.972</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL17[B]</td>
<td style=" font-weight:bold;">psram_inst/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[7].u_ides4/CALIB</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ramPll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.487</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_R</td>
<td>ramPll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.487</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>psram_inst/u_psram_top/u_dqce_clk_x2p/CLKIN</td>
</tr>
<tr>
<td>2.700</td>
<td>0.213</td>
<td>tINS</td>
<td>RR</td>
<td>41</td>
<td>-</td>
<td>psram_inst/u_psram_top/u_dqce_clk_x2p/CLKOUT</td>
</tr>
<tr>
<td>2.785</td>
<td>0.085</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL17[B]</td>
<td>psram_inst/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[7].u_ides4/FCLK</td>
</tr>
<tr>
<td>2.815</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>psram_inst/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[7].u_ides4</td>
</tr>
<tr>
<td>2.815</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL17[B]</td>
<td>psram_inst/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[7].u_ides4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.270</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.972, 85.539%; tC2Q: 0.333, 14.461%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.213, 71.550%; route: 0.085, 28.450%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.012</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.826</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.815</td>
</tr>
<tr>
<td class="label">From</td>
<td>psram_inst/u_psram_top/u_psram_init/calib_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>psram_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[7].u_ides4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ramPll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>478</td>
<td>LEFTSIDE[0]</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.515</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C28[2][A]</td>
<td>psram_inst/u_psram_top/u_psram_init/calib_1_s0/CLK</td>
</tr>
<tr>
<td>0.848</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>11</td>
<td>R12C28[2][A]</td>
<td style=" font-weight:bold;">psram_inst/u_psram_top/u_psram_init/calib_1_s0/Q</td>
</tr>
<tr>
<td>2.826</td>
<td>1.978</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL27[A]</td>
<td style=" font-weight:bold;">psram_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[7].u_ides4/CALIB</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ramPll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.487</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_R</td>
<td>ramPll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.487</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>psram_inst/u_psram_top/u_dqce_clk_x2p/CLKIN</td>
</tr>
<tr>
<td>2.700</td>
<td>0.213</td>
<td>tINS</td>
<td>RR</td>
<td>41</td>
<td>-</td>
<td>psram_inst/u_psram_top/u_dqce_clk_x2p/CLKOUT</td>
</tr>
<tr>
<td>2.785</td>
<td>0.085</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL27[A]</td>
<td>psram_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[7].u_ides4/FCLK</td>
</tr>
<tr>
<td>2.815</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>psram_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[7].u_ides4</td>
</tr>
<tr>
<td>2.815</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL27[A]</td>
<td>psram_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[7].u_ides4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.270</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.978, 85.580%; tC2Q: 0.333, 14.420%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.213, 71.550%; route: 0.085, 28.450%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.012</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.826</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.815</td>
</tr>
<tr>
<td class="label">From</td>
<td>psram_inst/u_psram_top/u_psram_init/calib_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>psram_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[6].u_ides4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ramPll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>478</td>
<td>LEFTSIDE[0]</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.515</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C28[2][A]</td>
<td>psram_inst/u_psram_top/u_psram_init/calib_1_s0/CLK</td>
</tr>
<tr>
<td>0.848</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>11</td>
<td>R12C28[2][A]</td>
<td style=" font-weight:bold;">psram_inst/u_psram_top/u_psram_init/calib_1_s0/Q</td>
</tr>
<tr>
<td>2.826</td>
<td>1.978</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL26[A]</td>
<td style=" font-weight:bold;">psram_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[6].u_ides4/CALIB</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ramPll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.487</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_R</td>
<td>ramPll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.487</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>psram_inst/u_psram_top/u_dqce_clk_x2p/CLKIN</td>
</tr>
<tr>
<td>2.700</td>
<td>0.213</td>
<td>tINS</td>
<td>RR</td>
<td>41</td>
<td>-</td>
<td>psram_inst/u_psram_top/u_dqce_clk_x2p/CLKOUT</td>
</tr>
<tr>
<td>2.785</td>
<td>0.085</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL26[A]</td>
<td>psram_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[6].u_ides4/FCLK</td>
</tr>
<tr>
<td>2.815</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>psram_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[6].u_ides4</td>
</tr>
<tr>
<td>2.815</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL26[A]</td>
<td>psram_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[6].u_ides4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.270</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.978, 85.580%; tC2Q: 0.333, 14.420%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.213, 71.550%; route: 0.085, 28.450%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.020</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.835</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.815</td>
</tr>
<tr>
<td class="label">From</td>
<td>psram_inst/u_psram_top/u_psram_init/calib_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>psram_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[4].u_ides4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ramPll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>478</td>
<td>LEFTSIDE[0]</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.515</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C28[2][A]</td>
<td>psram_inst/u_psram_top/u_psram_init/calib_1_s0/CLK</td>
</tr>
<tr>
<td>0.848</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>11</td>
<td>R12C28[2][A]</td>
<td style=" font-weight:bold;">psram_inst/u_psram_top/u_psram_init/calib_1_s0/Q</td>
</tr>
<tr>
<td>2.835</td>
<td>1.987</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL24[B]</td>
<td style=" font-weight:bold;">psram_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[4].u_ides4/CALIB</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ramPll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.487</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_R</td>
<td>ramPll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.487</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>psram_inst/u_psram_top/u_dqce_clk_x2p/CLKIN</td>
</tr>
<tr>
<td>2.700</td>
<td>0.213</td>
<td>tINS</td>
<td>RR</td>
<td>41</td>
<td>-</td>
<td>psram_inst/u_psram_top/u_dqce_clk_x2p/CLKOUT</td>
</tr>
<tr>
<td>2.785</td>
<td>0.085</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL24[B]</td>
<td>psram_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[4].u_ides4/FCLK</td>
</tr>
<tr>
<td>2.815</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>psram_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[4].u_ides4</td>
</tr>
<tr>
<td>2.815</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL24[B]</td>
<td>psram_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[4].u_ides4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.270</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.987, 85.633%; tC2Q: 0.333, 14.367%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.213, 71.550%; route: 0.085, 28.450%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.044</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.859</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.815</td>
</tr>
<tr>
<td class="label">From</td>
<td>psram_inst/u_psram_top/u_psram_init/calib_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>psram_inst/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[6].u_ides4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ramPll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>478</td>
<td>LEFTSIDE[0]</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.515</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C28[2][A]</td>
<td>psram_inst/u_psram_top/u_psram_init/calib_0_s0/CLK</td>
</tr>
<tr>
<td>0.848</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>11</td>
<td>R11C28[2][A]</td>
<td style=" font-weight:bold;">psram_inst/u_psram_top/u_psram_init/calib_0_s0/Q</td>
</tr>
<tr>
<td>2.859</td>
<td>2.011</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL16[A]</td>
<td style=" font-weight:bold;">psram_inst/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[6].u_ides4/CALIB</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ramPll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.487</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_R</td>
<td>ramPll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.487</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>psram_inst/u_psram_top/u_dqce_clk_x2p/CLKIN</td>
</tr>
<tr>
<td>2.700</td>
<td>0.213</td>
<td>tINS</td>
<td>RR</td>
<td>41</td>
<td>-</td>
<td>psram_inst/u_psram_top/u_dqce_clk_x2p/CLKOUT</td>
</tr>
<tr>
<td>2.785</td>
<td>0.085</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL16[A]</td>
<td>psram_inst/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[6].u_ides4/FCLK</td>
</tr>
<tr>
<td>2.815</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>psram_inst/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[6].u_ides4</td>
</tr>
<tr>
<td>2.815</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL16[A]</td>
<td>psram_inst/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[6].u_ides4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.270</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.011, 85.779%; tC2Q: 0.333, 14.221%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.213, 71.550%; route: 0.085, 28.450%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.044</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.859</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.815</td>
</tr>
<tr>
<td class="label">From</td>
<td>psram_inst/u_psram_top/u_psram_init/calib_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>psram_inst/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[0].u_ides4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ramPll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>478</td>
<td>LEFTSIDE[0]</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.515</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C28[2][A]</td>
<td>psram_inst/u_psram_top/u_psram_init/calib_0_s0/CLK</td>
</tr>
<tr>
<td>0.848</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>11</td>
<td>R11C28[2][A]</td>
<td style=" font-weight:bold;">psram_inst/u_psram_top/u_psram_init/calib_0_s0/Q</td>
</tr>
<tr>
<td>2.859</td>
<td>2.011</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL2[B]</td>
<td style=" font-weight:bold;">psram_inst/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[0].u_ides4/CALIB</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ramPll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.487</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_R</td>
<td>ramPll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.487</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>psram_inst/u_psram_top/u_dqce_clk_x2p/CLKIN</td>
</tr>
<tr>
<td>2.700</td>
<td>0.213</td>
<td>tINS</td>
<td>RR</td>
<td>41</td>
<td>-</td>
<td>psram_inst/u_psram_top/u_dqce_clk_x2p/CLKOUT</td>
</tr>
<tr>
<td>2.785</td>
<td>0.085</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL2[B]</td>
<td>psram_inst/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[0].u_ides4/FCLK</td>
</tr>
<tr>
<td>2.815</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>psram_inst/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[0].u_ides4</td>
</tr>
<tr>
<td>2.815</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL2[B]</td>
<td>psram_inst/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[0].u_ides4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.270</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.011, 85.779%; tC2Q: 0.333, 14.221%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.213, 71.550%; route: 0.085, 28.450%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.327</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.142</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.815</td>
</tr>
<tr>
<td class="label">From</td>
<td>psram_inst/u_psram_top/u_psram_init/calib_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>psram_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[5].u_ides4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ramPll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>478</td>
<td>LEFTSIDE[0]</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.515</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C28[2][A]</td>
<td>psram_inst/u_psram_top/u_psram_init/calib_1_s0/CLK</td>
</tr>
<tr>
<td>0.848</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>11</td>
<td>R12C28[2][A]</td>
<td style=" font-weight:bold;">psram_inst/u_psram_top/u_psram_init/calib_1_s0/Q</td>
</tr>
<tr>
<td>3.142</td>
<td>2.294</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL25[A]</td>
<td style=" font-weight:bold;">psram_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[5].u_ides4/CALIB</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ramPll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.487</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_R</td>
<td>ramPll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.487</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>psram_inst/u_psram_top/u_dqce_clk_x2p/CLKIN</td>
</tr>
<tr>
<td>2.700</td>
<td>0.213</td>
<td>tINS</td>
<td>RR</td>
<td>41</td>
<td>-</td>
<td>psram_inst/u_psram_top/u_dqce_clk_x2p/CLKOUT</td>
</tr>
<tr>
<td>2.785</td>
<td>0.085</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL25[A]</td>
<td>psram_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[5].u_ides4/FCLK</td>
</tr>
<tr>
<td>2.815</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>psram_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[5].u_ides4</td>
</tr>
<tr>
<td>2.815</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL25[A]</td>
<td>psram_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[5].u_ides4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.270</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.294, 87.312%; tC2Q: 0.333, 12.688%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.213, 71.550%; route: 0.085, 28.450%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.558</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.086</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.527</td>
</tr>
<tr>
<td class="label">From</td>
<td>psram_inst/u_psram_top/u_psram_init/c_state.INIT_CALIB_DONE_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>psram_inst/u_psram_top/u_psram_init/init_calib_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>478</td>
<td>LEFTSIDE[0]</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.515</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C28[2][A]</td>
<td>psram_inst/u_psram_top/u_psram_init/c_state.INIT_CALIB_DONE_s0/CLK</td>
</tr>
<tr>
<td>0.848</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R14C28[2][A]</td>
<td style=" font-weight:bold;">psram_inst/u_psram_top/u_psram_init/c_state.INIT_CALIB_DONE_s0/Q</td>
</tr>
<tr>
<td>1.086</td>
<td>0.238</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C28[0][A]</td>
<td style=" font-weight:bold;">psram_inst/u_psram_top/u_psram_init/init_calib_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>478</td>
<td>LEFTSIDE[0]</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.515</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C28[0][A]</td>
<td>psram_inst/u_psram_top/u_psram_init/init_calib_s0/CLK</td>
</tr>
<tr>
<td>0.527</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C28[0][A]</td>
<td>psram_inst/u_psram_top/u_psram_init/init_calib_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.238, 41.613%; tC2Q: 0.333, 58.387%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.565</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.092</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.527</td>
</tr>
<tr>
<td class="label">From</td>
<td>psram_inst/u_psram_top/u_psram_init/calib_done_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>psram_inst/u_psram_top/u_psram_init/calib_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>478</td>
<td>LEFTSIDE[0]</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.515</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C28[1][A]</td>
<td>psram_inst/u_psram_top/u_psram_init/calib_done_1_s0/CLK</td>
</tr>
<tr>
<td>0.848</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R12C28[1][A]</td>
<td style=" font-weight:bold;">psram_inst/u_psram_top/u_psram_init/calib_done_1_s0/Q</td>
</tr>
<tr>
<td>1.092</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C28[2][A]</td>
<td style=" font-weight:bold;">psram_inst/u_psram_top/u_psram_init/calib_1_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>478</td>
<td>LEFTSIDE[0]</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.515</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C28[2][A]</td>
<td>psram_inst/u_psram_top/u_psram_init/calib_1_s0/CLK</td>
</tr>
<tr>
<td>0.527</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R12C28[2][A]</td>
<td>psram_inst/u_psram_top/u_psram_init/calib_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 42.242%; tC2Q: 0.333, 57.758%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.676</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.351</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.675</td>
</tr>
<tr>
<td class="label">From</td>
<td>psram_inst/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_ptr_0_s5</td>
</tr>
<tr>
<td class="label">To</td>
<td>psram_inst/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>478</td>
<td>LEFTSIDE[0]</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.515</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C18[0][A]</td>
<td>psram_inst/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_ptr_0_s5/CLK</td>
</tr>
<tr>
<td>0.848</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R12C18[0][A]</td>
<td style=" font-weight:bold;">psram_inst/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_ptr_0_s5/Q</td>
</tr>
<tr>
<td>1.351</td>
<td>0.503</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[4]</td>
<td style=" font-weight:bold;">psram_inst/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_0_0_s/ADB[5]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>478</td>
<td>LEFTSIDE[0]</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.515</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[4]</td>
<td>psram_inst/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_0_0_s/CLKB</td>
</tr>
<tr>
<td>0.675</td>
<td>0.160</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[4]</td>
<td>psram_inst/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.503, 60.120%; tC2Q: 0.333, 39.880%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.380</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.672</td>
</tr>
<tr>
<td class="label">From</td>
<td>psram_inst/u_psram_top/u_psram_sync/lock_cnt_11_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>psram_inst/u_psram_top/u_psram_sync/lock_cnt_11_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pixelPll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pixelPll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixelPll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.487</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>53</td>
<td>PLL_L</td>
<td>pixelPll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.672</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C23[1][A]</td>
<td>psram_inst/u_psram_top/u_psram_sync/lock_cnt_11_s1/CLK</td>
</tr>
<tr>
<td>3.005</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R15C23[1][A]</td>
<td style=" font-weight:bold;">psram_inst/u_psram_top/u_psram_sync/lock_cnt_11_s1/Q</td>
</tr>
<tr>
<td>3.008</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C23[1][A]</td>
<td>psram_inst/u_psram_top/u_psram_sync/n40_s1/I2</td>
</tr>
<tr>
<td>3.380</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C23[1][A]</td>
<td style=" background: #97FFFF;">psram_inst/u_psram_top/u_psram_sync/n40_s1/F</td>
</tr>
<tr>
<td>3.380</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C23[1][A]</td>
<td style=" font-weight:bold;">psram_inst/u_psram_top/u_psram_sync/lock_cnt_11_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixelPll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.487</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>53</td>
<td>PLL_L</td>
<td>pixelPll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.672</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C23[1][A]</td>
<td>psram_inst/u_psram_top/u_psram_sync/lock_cnt_11_s1/CLK</td>
</tr>
<tr>
<td>2.672</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C23[1][A]</td>
<td>psram_inst/u_psram_top/u_psram_sync/lock_cnt_11_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.222</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.515</td>
</tr>
<tr>
<td class="label">From</td>
<td>psram_inst/u_psram_top/u_psram_init/timer_cnt1_4_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>psram_inst/u_psram_top/u_psram_init/timer_cnt1_4_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>478</td>
<td>LEFTSIDE[0]</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.515</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C24[1][A]</td>
<td>psram_inst/u_psram_top/u_psram_init/timer_cnt1_4_s3/CLK</td>
</tr>
<tr>
<td>0.848</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R14C24[1][A]</td>
<td style=" font-weight:bold;">psram_inst/u_psram_top/u_psram_init/timer_cnt1_4_s3/Q</td>
</tr>
<tr>
<td>0.850</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C24[1][A]</td>
<td>psram_inst/u_psram_top/u_psram_init/n1165_s6/I0</td>
</tr>
<tr>
<td>1.222</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C24[1][A]</td>
<td style=" background: #97FFFF;">psram_inst/u_psram_top/u_psram_init/n1165_s6/F</td>
</tr>
<tr>
<td>1.222</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C24[1][A]</td>
<td style=" font-weight:bold;">psram_inst/u_psram_top/u_psram_init/timer_cnt1_4_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>478</td>
<td>LEFTSIDE[0]</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.515</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C24[1][A]</td>
<td>psram_inst/u_psram_top/u_psram_init/timer_cnt1_4_s3/CLK</td>
</tr>
<tr>
<td>0.515</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C24[1][A]</td>
<td>psram_inst/u_psram_top/u_psram_init/timer_cnt1_4_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.222</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.515</td>
</tr>
<tr>
<td class="label">From</td>
<td>psram_inst/u_psram_top/u_psram_init/read_calibration[1].times_reg_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>psram_inst/u_psram_top/u_psram_init/read_calibration[1].times_reg_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>478</td>
<td>LEFTSIDE[0]</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.515</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C35[1][A]</td>
<td>psram_inst/u_psram_top/u_psram_init/read_calibration[1].times_reg_0_s1/CLK</td>
</tr>
<tr>
<td>0.848</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R15C35[1][A]</td>
<td style=" font-weight:bold;">psram_inst/u_psram_top/u_psram_init/read_calibration[1].times_reg_0_s1/Q</td>
</tr>
<tr>
<td>0.850</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C35[1][A]</td>
<td>psram_inst/u_psram_top/u_psram_init/n1965_s3/I1</td>
</tr>
<tr>
<td>1.222</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C35[1][A]</td>
<td style=" background: #97FFFF;">psram_inst/u_psram_top/u_psram_init/n1965_s3/F</td>
</tr>
<tr>
<td>1.222</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C35[1][A]</td>
<td style=" font-weight:bold;">psram_inst/u_psram_top/u_psram_init/read_calibration[1].times_reg_0_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>478</td>
<td>LEFTSIDE[0]</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.515</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C35[1][A]</td>
<td>psram_inst/u_psram_top/u_psram_init/read_calibration[1].times_reg_0_s1/CLK</td>
</tr>
<tr>
<td>0.515</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C35[1][A]</td>
<td>psram_inst/u_psram_top/u_psram_init/read_calibration[1].times_reg_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.222</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.515</td>
</tr>
<tr>
<td class="label">From</td>
<td>psram_inst/u_psram_top/u_psram_init/read_calibration[1].check_cnt_3_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>psram_inst/u_psram_top/u_psram_init/read_calibration[1].check_cnt_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>478</td>
<td>LEFTSIDE[0]</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.515</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C31[0][A]</td>
<td>psram_inst/u_psram_top/u_psram_init/read_calibration[1].check_cnt_3_s1/CLK</td>
</tr>
<tr>
<td>0.848</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R11C31[0][A]</td>
<td style=" font-weight:bold;">psram_inst/u_psram_top/u_psram_init/read_calibration[1].check_cnt_3_s1/Q</td>
</tr>
<tr>
<td>0.850</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C31[0][A]</td>
<td>psram_inst/u_psram_top/u_psram_init/n1855_s2/I3</td>
</tr>
<tr>
<td>1.222</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C31[0][A]</td>
<td style=" background: #97FFFF;">psram_inst/u_psram_top/u_psram_init/n1855_s2/F</td>
</tr>
<tr>
<td>1.222</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C31[0][A]</td>
<td style=" font-weight:bold;">psram_inst/u_psram_top/u_psram_init/read_calibration[1].check_cnt_3_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>478</td>
<td>LEFTSIDE[0]</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.515</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C31[0][A]</td>
<td>psram_inst/u_psram_top/u_psram_init/read_calibration[1].check_cnt_3_s1/CLK</td>
</tr>
<tr>
<td>0.515</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C31[0][A]</td>
<td>psram_inst/u_psram_top/u_psram_init/read_calibration[1].check_cnt_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.222</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.515</td>
</tr>
<tr>
<td class="label">From</td>
<td>psram_inst/u_psram_top/u_psram_init/read_calibration[0].check_cnt_4_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>psram_inst/u_psram_top/u_psram_init/read_calibration[0].check_cnt_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>478</td>
<td>LEFTSIDE[0]</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.515</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C32[1][A]</td>
<td>psram_inst/u_psram_top/u_psram_init/read_calibration[0].check_cnt_4_s1/CLK</td>
</tr>
<tr>
<td>0.848</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R11C32[1][A]</td>
<td style=" font-weight:bold;">psram_inst/u_psram_top/u_psram_init/read_calibration[0].check_cnt_4_s1/Q</td>
</tr>
<tr>
<td>0.850</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C32[1][A]</td>
<td>psram_inst/u_psram_top/u_psram_init/n1382_s2/I3</td>
</tr>
<tr>
<td>1.222</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C32[1][A]</td>
<td style=" background: #97FFFF;">psram_inst/u_psram_top/u_psram_init/n1382_s2/F</td>
</tr>
<tr>
<td>1.222</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C32[1][A]</td>
<td style=" font-weight:bold;">psram_inst/u_psram_top/u_psram_init/read_calibration[0].check_cnt_4_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>478</td>
<td>LEFTSIDE[0]</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.515</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C32[1][A]</td>
<td>psram_inst/u_psram_top/u_psram_init/read_calibration[0].check_cnt_4_s1/CLK</td>
</tr>
<tr>
<td>0.515</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C32[1][A]</td>
<td>psram_inst/u_psram_top/u_psram_init/read_calibration[0].check_cnt_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.222</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.515</td>
</tr>
<tr>
<td class="label">From</td>
<td>psram_inst/u_psram_top/u_psram_init/read_calibration[0].check_cnt_5_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>psram_inst/u_psram_top/u_psram_init/read_calibration[0].check_cnt_5_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>478</td>
<td>LEFTSIDE[0]</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.515</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C32[0][A]</td>
<td>psram_inst/u_psram_top/u_psram_init/read_calibration[0].check_cnt_5_s1/CLK</td>
</tr>
<tr>
<td>0.848</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R11C32[0][A]</td>
<td style=" font-weight:bold;">psram_inst/u_psram_top/u_psram_init/read_calibration[0].check_cnt_5_s1/Q</td>
</tr>
<tr>
<td>0.850</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C32[0][A]</td>
<td>psram_inst/u_psram_top/u_psram_init/n1381_s2/I3</td>
</tr>
<tr>
<td>1.222</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C32[0][A]</td>
<td style=" background: #97FFFF;">psram_inst/u_psram_top/u_psram_init/n1381_s2/F</td>
</tr>
<tr>
<td>1.222</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C32[0][A]</td>
<td style=" font-weight:bold;">psram_inst/u_psram_top/u_psram_init/read_calibration[0].check_cnt_5_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>478</td>
<td>LEFTSIDE[0]</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.515</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C32[0][A]</td>
<td>psram_inst/u_psram_top/u_psram_init/read_calibration[0].check_cnt_5_s1/CLK</td>
</tr>
<tr>
<td>0.515</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C32[0][A]</td>
<td>psram_inst/u_psram_top/u_psram_init/read_calibration[0].check_cnt_5_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.289</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>68.516</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>62.227</td>
</tr>
<tr>
<td class="label">From</td>
<td>psram_inst/u_psram_top/u_psram_sync/dll_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>psram_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/genclkneg.u_ck_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pixelPll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>60.606</td>
<td>60.606</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>60.606</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixelPll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>63.093</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>53</td>
<td>PLL_L</td>
<td>pixelPll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>63.337</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C2[0][B]</td>
<td>psram_inst/u_psram_top/u_psram_sync/dll_rst_s0/CLK</td>
</tr>
<tr>
<td>63.796</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R11C2[0][B]</td>
<td style=" font-weight:bold;">psram_inst/u_psram_top/u_psram_sync/dll_rst_s0/Q</td>
</tr>
<tr>
<td>65.742</td>
<td>1.946</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C19[3][B]</td>
<td>psram_inst/u_psram_top/u_psram_sync/ddr_rsti_s0/I1</td>
</tr>
<tr>
<td>66.368</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>473</td>
<td>R12C19[3][B]</td>
<td style=" background: #97FFFF;">psram_inst/u_psram_top/u_psram_sync/ddr_rsti_s0/F</td>
</tr>
<tr>
<td>68.516</td>
<td>2.148</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>IOL23[A]</td>
<td style=" font-weight:bold;">psram_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/genclkneg.u_ck_gen/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>61.728</td>
<td>61.728</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>61.728</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>62.058</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>478</td>
<td>LEFTSIDE[0]</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>62.302</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL23[A]</td>
<td>psram_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/genclkneg.u_ck_gen/PCLK</td>
</tr>
<tr>
<td>62.272</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>psram_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/genclkneg.u_ck_gen</td>
</tr>
<tr>
<td>62.227</td>
<td>-0.045</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL23[A]</td>
<td>psram_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/genclkneg.u_ck_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.157</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.122</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.626, 12.088%; route: 4.094, 79.062%; tC2Q: 0.458, 8.850%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.289</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>68.516</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>62.227</td>
</tr>
<tr>
<td class="label">From</td>
<td>psram_inst/u_psram_top/u_psram_sync/dll_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>psram_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[7].u_ides4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pixelPll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>60.606</td>
<td>60.606</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>60.606</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixelPll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>63.093</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>53</td>
<td>PLL_L</td>
<td>pixelPll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>63.337</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C2[0][B]</td>
<td>psram_inst/u_psram_top/u_psram_sync/dll_rst_s0/CLK</td>
</tr>
<tr>
<td>63.796</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R11C2[0][B]</td>
<td style=" font-weight:bold;">psram_inst/u_psram_top/u_psram_sync/dll_rst_s0/Q</td>
</tr>
<tr>
<td>65.742</td>
<td>1.946</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C19[3][B]</td>
<td>psram_inst/u_psram_top/u_psram_sync/ddr_rsti_s0/I1</td>
</tr>
<tr>
<td>66.368</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>473</td>
<td>R12C19[3][B]</td>
<td style=" background: #97FFFF;">psram_inst/u_psram_top/u_psram_sync/ddr_rsti_s0/F</td>
</tr>
<tr>
<td>68.516</td>
<td>2.148</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>IOL27[A]</td>
<td style=" font-weight:bold;">psram_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[7].u_ides4/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>61.728</td>
<td>61.728</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>61.728</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>62.058</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>478</td>
<td>LEFTSIDE[0]</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>62.302</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL27[A]</td>
<td>psram_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[7].u_ides4/PCLK</td>
</tr>
<tr>
<td>62.272</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>psram_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[7].u_ides4</td>
</tr>
<tr>
<td>62.227</td>
<td>-0.045</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL27[A]</td>
<td>psram_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[7].u_ides4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.157</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.122</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.626, 12.088%; route: 4.094, 79.062%; tC2Q: 0.458, 8.850%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.289</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>68.516</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>62.227</td>
</tr>
<tr>
<td class="label">From</td>
<td>psram_inst/u_psram_top/u_psram_sync/dll_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>psram_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[6].u_ides4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pixelPll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>60.606</td>
<td>60.606</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>60.606</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixelPll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>63.093</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>53</td>
<td>PLL_L</td>
<td>pixelPll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>63.337</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C2[0][B]</td>
<td>psram_inst/u_psram_top/u_psram_sync/dll_rst_s0/CLK</td>
</tr>
<tr>
<td>63.796</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R11C2[0][B]</td>
<td style=" font-weight:bold;">psram_inst/u_psram_top/u_psram_sync/dll_rst_s0/Q</td>
</tr>
<tr>
<td>65.742</td>
<td>1.946</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C19[3][B]</td>
<td>psram_inst/u_psram_top/u_psram_sync/ddr_rsti_s0/I1</td>
</tr>
<tr>
<td>66.368</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>473</td>
<td>R12C19[3][B]</td>
<td style=" background: #97FFFF;">psram_inst/u_psram_top/u_psram_sync/ddr_rsti_s0/F</td>
</tr>
<tr>
<td>68.516</td>
<td>2.148</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>IOL26[A]</td>
<td style=" font-weight:bold;">psram_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[6].u_ides4/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>61.728</td>
<td>61.728</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>61.728</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>62.058</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>478</td>
<td>LEFTSIDE[0]</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>62.302</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL26[A]</td>
<td>psram_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[6].u_ides4/PCLK</td>
</tr>
<tr>
<td>62.272</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>psram_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[6].u_ides4</td>
</tr>
<tr>
<td>62.227</td>
<td>-0.045</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL26[A]</td>
<td>psram_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[6].u_ides4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.157</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.122</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.626, 12.088%; route: 4.094, 79.062%; tC2Q: 0.458, 8.850%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.289</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>68.516</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>62.227</td>
</tr>
<tr>
<td class="label">From</td>
<td>psram_inst/u_psram_top/u_psram_sync/dll_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>psram_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[5].u_ides4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pixelPll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>60.606</td>
<td>60.606</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>60.606</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixelPll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>63.093</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>53</td>
<td>PLL_L</td>
<td>pixelPll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>63.337</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C2[0][B]</td>
<td>psram_inst/u_psram_top/u_psram_sync/dll_rst_s0/CLK</td>
</tr>
<tr>
<td>63.796</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R11C2[0][B]</td>
<td style=" font-weight:bold;">psram_inst/u_psram_top/u_psram_sync/dll_rst_s0/Q</td>
</tr>
<tr>
<td>65.742</td>
<td>1.946</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C19[3][B]</td>
<td>psram_inst/u_psram_top/u_psram_sync/ddr_rsti_s0/I1</td>
</tr>
<tr>
<td>66.368</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>473</td>
<td>R12C19[3][B]</td>
<td style=" background: #97FFFF;">psram_inst/u_psram_top/u_psram_sync/ddr_rsti_s0/F</td>
</tr>
<tr>
<td>68.516</td>
<td>2.148</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>IOL25[A]</td>
<td style=" font-weight:bold;">psram_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[5].u_ides4/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>61.728</td>
<td>61.728</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>61.728</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>62.058</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>478</td>
<td>LEFTSIDE[0]</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>62.302</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL25[A]</td>
<td>psram_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[5].u_ides4/PCLK</td>
</tr>
<tr>
<td>62.272</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>psram_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[5].u_ides4</td>
</tr>
<tr>
<td>62.227</td>
<td>-0.045</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL25[A]</td>
<td>psram_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[5].u_ides4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.157</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.122</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.626, 12.088%; route: 4.094, 79.062%; tC2Q: 0.458, 8.850%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.289</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>68.516</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>62.227</td>
</tr>
<tr>
<td class="label">From</td>
<td>psram_inst/u_psram_top/u_psram_sync/dll_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>psram_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[4].u_ides4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pixelPll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>60.606</td>
<td>60.606</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>60.606</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixelPll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>63.093</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>53</td>
<td>PLL_L</td>
<td>pixelPll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>63.337</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C2[0][B]</td>
<td>psram_inst/u_psram_top/u_psram_sync/dll_rst_s0/CLK</td>
</tr>
<tr>
<td>63.796</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R11C2[0][B]</td>
<td style=" font-weight:bold;">psram_inst/u_psram_top/u_psram_sync/dll_rst_s0/Q</td>
</tr>
<tr>
<td>65.742</td>
<td>1.946</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C19[3][B]</td>
<td>psram_inst/u_psram_top/u_psram_sync/ddr_rsti_s0/I1</td>
</tr>
<tr>
<td>66.368</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>473</td>
<td>R12C19[3][B]</td>
<td style=" background: #97FFFF;">psram_inst/u_psram_top/u_psram_sync/ddr_rsti_s0/F</td>
</tr>
<tr>
<td>68.516</td>
<td>2.148</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>IOL24[B]</td>
<td style=" font-weight:bold;">psram_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[4].u_ides4/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>61.728</td>
<td>61.728</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>61.728</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>62.058</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>478</td>
<td>LEFTSIDE[0]</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>62.302</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL24[B]</td>
<td>psram_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[4].u_ides4/PCLK</td>
</tr>
<tr>
<td>62.272</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>psram_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[4].u_ides4</td>
</tr>
<tr>
<td>62.227</td>
<td>-0.045</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL24[B]</td>
<td>psram_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[4].u_ides4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.157</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.122</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.626, 12.088%; route: 4.094, 79.062%; tC2Q: 0.458, 8.850%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.289</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>68.516</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>62.227</td>
</tr>
<tr>
<td class="label">From</td>
<td>psram_inst/u_psram_top/u_psram_sync/dll_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>psram_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[3].u_ides4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pixelPll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>60.606</td>
<td>60.606</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>60.606</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixelPll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>63.093</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>53</td>
<td>PLL_L</td>
<td>pixelPll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>63.337</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C2[0][B]</td>
<td>psram_inst/u_psram_top/u_psram_sync/dll_rst_s0/CLK</td>
</tr>
<tr>
<td>63.796</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R11C2[0][B]</td>
<td style=" font-weight:bold;">psram_inst/u_psram_top/u_psram_sync/dll_rst_s0/Q</td>
</tr>
<tr>
<td>65.742</td>
<td>1.946</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C19[3][B]</td>
<td>psram_inst/u_psram_top/u_psram_sync/ddr_rsti_s0/I1</td>
</tr>
<tr>
<td>66.368</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>473</td>
<td>R12C19[3][B]</td>
<td style=" background: #97FFFF;">psram_inst/u_psram_top/u_psram_sync/ddr_rsti_s0/F</td>
</tr>
<tr>
<td>68.516</td>
<td>2.148</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>IOL21[A]</td>
<td style=" font-weight:bold;">psram_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[3].u_ides4/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>61.728</td>
<td>61.728</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>61.728</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>62.058</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>478</td>
<td>LEFTSIDE[0]</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>62.302</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL21[A]</td>
<td>psram_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[3].u_ides4/PCLK</td>
</tr>
<tr>
<td>62.272</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>psram_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[3].u_ides4</td>
</tr>
<tr>
<td>62.227</td>
<td>-0.045</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL21[A]</td>
<td>psram_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[3].u_ides4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.157</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.122</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.626, 12.088%; route: 4.094, 79.062%; tC2Q: 0.458, 8.850%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.289</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>68.516</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>62.227</td>
</tr>
<tr>
<td class="label">From</td>
<td>psram_inst/u_psram_top/u_psram_sync/dll_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>psram_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[2].u_ides4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pixelPll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>60.606</td>
<td>60.606</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>60.606</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixelPll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>63.093</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>53</td>
<td>PLL_L</td>
<td>pixelPll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>63.337</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C2[0][B]</td>
<td>psram_inst/u_psram_top/u_psram_sync/dll_rst_s0/CLK</td>
</tr>
<tr>
<td>63.796</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R11C2[0][B]</td>
<td style=" font-weight:bold;">psram_inst/u_psram_top/u_psram_sync/dll_rst_s0/Q</td>
</tr>
<tr>
<td>65.742</td>
<td>1.946</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C19[3][B]</td>
<td>psram_inst/u_psram_top/u_psram_sync/ddr_rsti_s0/I1</td>
</tr>
<tr>
<td>66.368</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>473</td>
<td>R12C19[3][B]</td>
<td style=" background: #97FFFF;">psram_inst/u_psram_top/u_psram_sync/ddr_rsti_s0/F</td>
</tr>
<tr>
<td>68.516</td>
<td>2.148</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>IOL20[B]</td>
<td style=" font-weight:bold;">psram_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[2].u_ides4/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>61.728</td>
<td>61.728</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>61.728</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>62.058</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>478</td>
<td>LEFTSIDE[0]</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>62.302</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL20[B]</td>
<td>psram_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[2].u_ides4/PCLK</td>
</tr>
<tr>
<td>62.272</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>psram_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[2].u_ides4</td>
</tr>
<tr>
<td>62.227</td>
<td>-0.045</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL20[B]</td>
<td>psram_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[2].u_ides4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.157</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.122</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.626, 12.088%; route: 4.094, 79.062%; tC2Q: 0.458, 8.850%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.289</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>68.516</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>62.227</td>
</tr>
<tr>
<td class="label">From</td>
<td>psram_inst/u_psram_top/u_psram_sync/dll_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>psram_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[1].u_ides4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pixelPll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>60.606</td>
<td>60.606</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>60.606</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixelPll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>63.093</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>53</td>
<td>PLL_L</td>
<td>pixelPll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>63.337</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C2[0][B]</td>
<td>psram_inst/u_psram_top/u_psram_sync/dll_rst_s0/CLK</td>
</tr>
<tr>
<td>63.796</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R11C2[0][B]</td>
<td style=" font-weight:bold;">psram_inst/u_psram_top/u_psram_sync/dll_rst_s0/Q</td>
</tr>
<tr>
<td>65.742</td>
<td>1.946</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C19[3][B]</td>
<td>psram_inst/u_psram_top/u_psram_sync/ddr_rsti_s0/I1</td>
</tr>
<tr>
<td>66.368</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>473</td>
<td>R12C19[3][B]</td>
<td style=" background: #97FFFF;">psram_inst/u_psram_top/u_psram_sync/ddr_rsti_s0/F</td>
</tr>
<tr>
<td>68.516</td>
<td>2.148</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>IOL20[A]</td>
<td style=" font-weight:bold;">psram_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[1].u_ides4/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>61.728</td>
<td>61.728</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>61.728</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>62.058</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>478</td>
<td>LEFTSIDE[0]</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>62.302</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL20[A]</td>
<td>psram_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[1].u_ides4/PCLK</td>
</tr>
<tr>
<td>62.272</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>psram_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[1].u_ides4</td>
</tr>
<tr>
<td>62.227</td>
<td>-0.045</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL20[A]</td>
<td>psram_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[1].u_ides4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.157</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.122</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.626, 12.088%; route: 4.094, 79.062%; tC2Q: 0.458, 8.850%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.289</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>68.516</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>62.227</td>
</tr>
<tr>
<td class="label">From</td>
<td>psram_inst/u_psram_top/u_psram_sync/dll_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>psram_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[0].u_ides4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pixelPll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>60.606</td>
<td>60.606</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>60.606</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixelPll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>63.093</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>53</td>
<td>PLL_L</td>
<td>pixelPll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>63.337</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C2[0][B]</td>
<td>psram_inst/u_psram_top/u_psram_sync/dll_rst_s0/CLK</td>
</tr>
<tr>
<td>63.796</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R11C2[0][B]</td>
<td style=" font-weight:bold;">psram_inst/u_psram_top/u_psram_sync/dll_rst_s0/Q</td>
</tr>
<tr>
<td>65.742</td>
<td>1.946</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C19[3][B]</td>
<td>psram_inst/u_psram_top/u_psram_sync/ddr_rsti_s0/I1</td>
</tr>
<tr>
<td>66.368</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>473</td>
<td>R12C19[3][B]</td>
<td style=" background: #97FFFF;">psram_inst/u_psram_top/u_psram_sync/ddr_rsti_s0/F</td>
</tr>
<tr>
<td>68.516</td>
<td>2.148</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>IOL18[B]</td>
<td style=" font-weight:bold;">psram_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[0].u_ides4/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>61.728</td>
<td>61.728</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>61.728</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>62.058</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>478</td>
<td>LEFTSIDE[0]</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>62.302</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL18[B]</td>
<td>psram_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[0].u_ides4/PCLK</td>
</tr>
<tr>
<td>62.272</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>psram_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[0].u_ides4</td>
</tr>
<tr>
<td>62.227</td>
<td>-0.045</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL18[B]</td>
<td>psram_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[0].u_ides4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.157</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.122</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.626, 12.088%; route: 4.094, 79.062%; tC2Q: 0.458, 8.850%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.842</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>189.728</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>184.886</td>
</tr>
<tr>
<td class="label">From</td>
<td>psram_inst/u_psram_top/u_psram_sync/dll_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>psram_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/genclkneg.u_ck_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pixelPll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ramPll/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>181.818</td>
<td>181.818</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>181.818</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixelPll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>184.306</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>53</td>
<td>PLL_L</td>
<td>pixelPll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>184.549</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C2[0][B]</td>
<td>psram_inst/u_psram_top/u_psram_sync/dll_rst_s0/CLK</td>
</tr>
<tr>
<td>185.008</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R11C2[0][B]</td>
<td style=" font-weight:bold;">psram_inst/u_psram_top/u_psram_sync/dll_rst_s0/Q</td>
</tr>
<tr>
<td>186.954</td>
<td>1.946</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C19[3][B]</td>
<td>psram_inst/u_psram_top/u_psram_sync/ddr_rsti_s0/I1</td>
</tr>
<tr>
<td>187.580</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>473</td>
<td>R12C19[3][B]</td>
<td style=" background: #97FFFF;">psram_inst/u_psram_top/u_psram_sync/ddr_rsti_s0/F</td>
</tr>
<tr>
<td>189.728</td>
<td>2.148</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>IOL23[A]</td>
<td style=" font-weight:bold;">psram_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/genclkneg.u_ck_gen/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>182.099</td>
<td>182.099</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>182.099</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ramPll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>184.586</td>
<td>2.487</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>PLL_R</td>
<td>ramPll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>184.586</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>3</td>
<td>-</td>
<td>psram_inst/u_psram_top/u_dqce_clk_x2p/CLKIN</td>
</tr>
<tr>
<td>184.840</td>
<td>0.254</td>
<td>tINS</td>
<td>FF</td>
<td>41</td>
<td>-</td>
<td>psram_inst/u_psram_top/u_dqce_clk_x2p/CLKOUT</td>
</tr>
<tr>
<td>184.961</td>
<td>0.121</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOL23[A]</td>
<td>psram_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/genclkneg.u_ck_gen/FCLK</td>
</tr>
<tr>
<td>184.931</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>psram_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/genclkneg.u_ck_gen</td>
</tr>
<tr>
<td>184.886</td>
<td>-0.045</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL23[A]</td>
<td>psram_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/genclkneg.u_ck_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.131</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.281</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.626, 12.088%; route: 4.094, 79.062%; tC2Q: 0.458, 8.850%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.254, 67.615%; route: 0.121, 32.385%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.842</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>189.728</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>184.886</td>
</tr>
<tr>
<td class="label">From</td>
<td>psram_inst/u_psram_top/u_psram_sync/dll_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>psram_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[7].u_ides4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pixelPll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ramPll/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>181.818</td>
<td>181.818</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>181.818</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixelPll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>184.306</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>53</td>
<td>PLL_L</td>
<td>pixelPll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>184.549</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C2[0][B]</td>
<td>psram_inst/u_psram_top/u_psram_sync/dll_rst_s0/CLK</td>
</tr>
<tr>
<td>185.008</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R11C2[0][B]</td>
<td style=" font-weight:bold;">psram_inst/u_psram_top/u_psram_sync/dll_rst_s0/Q</td>
</tr>
<tr>
<td>186.954</td>
<td>1.946</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C19[3][B]</td>
<td>psram_inst/u_psram_top/u_psram_sync/ddr_rsti_s0/I1</td>
</tr>
<tr>
<td>187.580</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>473</td>
<td>R12C19[3][B]</td>
<td style=" background: #97FFFF;">psram_inst/u_psram_top/u_psram_sync/ddr_rsti_s0/F</td>
</tr>
<tr>
<td>189.728</td>
<td>2.148</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>IOL27[A]</td>
<td style=" font-weight:bold;">psram_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[7].u_ides4/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>182.099</td>
<td>182.099</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>182.099</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ramPll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>184.586</td>
<td>2.487</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>PLL_R</td>
<td>ramPll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>184.586</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>3</td>
<td>-</td>
<td>psram_inst/u_psram_top/u_dqce_clk_x2p/CLKIN</td>
</tr>
<tr>
<td>184.840</td>
<td>0.254</td>
<td>tINS</td>
<td>FF</td>
<td>41</td>
<td>-</td>
<td>psram_inst/u_psram_top/u_dqce_clk_x2p/CLKOUT</td>
</tr>
<tr>
<td>184.961</td>
<td>0.121</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOL27[A]</td>
<td>psram_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[7].u_ides4/FCLK</td>
</tr>
<tr>
<td>184.931</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>psram_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[7].u_ides4</td>
</tr>
<tr>
<td>184.886</td>
<td>-0.045</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL27[A]</td>
<td>psram_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[7].u_ides4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.131</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.281</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.626, 12.088%; route: 4.094, 79.062%; tC2Q: 0.458, 8.850%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.254, 67.615%; route: 0.121, 32.385%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.842</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>189.728</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>184.886</td>
</tr>
<tr>
<td class="label">From</td>
<td>psram_inst/u_psram_top/u_psram_sync/dll_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>psram_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[6].u_ides4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pixelPll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ramPll/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>181.818</td>
<td>181.818</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>181.818</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixelPll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>184.306</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>53</td>
<td>PLL_L</td>
<td>pixelPll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>184.549</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C2[0][B]</td>
<td>psram_inst/u_psram_top/u_psram_sync/dll_rst_s0/CLK</td>
</tr>
<tr>
<td>185.008</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R11C2[0][B]</td>
<td style=" font-weight:bold;">psram_inst/u_psram_top/u_psram_sync/dll_rst_s0/Q</td>
</tr>
<tr>
<td>186.954</td>
<td>1.946</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C19[3][B]</td>
<td>psram_inst/u_psram_top/u_psram_sync/ddr_rsti_s0/I1</td>
</tr>
<tr>
<td>187.580</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>473</td>
<td>R12C19[3][B]</td>
<td style=" background: #97FFFF;">psram_inst/u_psram_top/u_psram_sync/ddr_rsti_s0/F</td>
</tr>
<tr>
<td>189.728</td>
<td>2.148</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>IOL26[A]</td>
<td style=" font-weight:bold;">psram_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[6].u_ides4/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>182.099</td>
<td>182.099</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>182.099</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ramPll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>184.586</td>
<td>2.487</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>PLL_R</td>
<td>ramPll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>184.586</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>3</td>
<td>-</td>
<td>psram_inst/u_psram_top/u_dqce_clk_x2p/CLKIN</td>
</tr>
<tr>
<td>184.840</td>
<td>0.254</td>
<td>tINS</td>
<td>FF</td>
<td>41</td>
<td>-</td>
<td>psram_inst/u_psram_top/u_dqce_clk_x2p/CLKOUT</td>
</tr>
<tr>
<td>184.961</td>
<td>0.121</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOL26[A]</td>
<td>psram_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[6].u_ides4/FCLK</td>
</tr>
<tr>
<td>184.931</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>psram_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[6].u_ides4</td>
</tr>
<tr>
<td>184.886</td>
<td>-0.045</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL26[A]</td>
<td>psram_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[6].u_ides4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.131</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.281</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.626, 12.088%; route: 4.094, 79.062%; tC2Q: 0.458, 8.850%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.254, 67.615%; route: 0.121, 32.385%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.842</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>189.728</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>184.886</td>
</tr>
<tr>
<td class="label">From</td>
<td>psram_inst/u_psram_top/u_psram_sync/dll_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>psram_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[5].u_ides4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pixelPll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ramPll/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>181.818</td>
<td>181.818</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>181.818</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixelPll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>184.306</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>53</td>
<td>PLL_L</td>
<td>pixelPll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>184.549</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C2[0][B]</td>
<td>psram_inst/u_psram_top/u_psram_sync/dll_rst_s0/CLK</td>
</tr>
<tr>
<td>185.008</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R11C2[0][B]</td>
<td style=" font-weight:bold;">psram_inst/u_psram_top/u_psram_sync/dll_rst_s0/Q</td>
</tr>
<tr>
<td>186.954</td>
<td>1.946</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C19[3][B]</td>
<td>psram_inst/u_psram_top/u_psram_sync/ddr_rsti_s0/I1</td>
</tr>
<tr>
<td>187.580</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>473</td>
<td>R12C19[3][B]</td>
<td style=" background: #97FFFF;">psram_inst/u_psram_top/u_psram_sync/ddr_rsti_s0/F</td>
</tr>
<tr>
<td>189.728</td>
<td>2.148</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>IOL25[A]</td>
<td style=" font-weight:bold;">psram_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[5].u_ides4/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>182.099</td>
<td>182.099</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>182.099</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ramPll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>184.586</td>
<td>2.487</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>PLL_R</td>
<td>ramPll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>184.586</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>3</td>
<td>-</td>
<td>psram_inst/u_psram_top/u_dqce_clk_x2p/CLKIN</td>
</tr>
<tr>
<td>184.840</td>
<td>0.254</td>
<td>tINS</td>
<td>FF</td>
<td>41</td>
<td>-</td>
<td>psram_inst/u_psram_top/u_dqce_clk_x2p/CLKOUT</td>
</tr>
<tr>
<td>184.961</td>
<td>0.121</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOL25[A]</td>
<td>psram_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[5].u_ides4/FCLK</td>
</tr>
<tr>
<td>184.931</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>psram_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[5].u_ides4</td>
</tr>
<tr>
<td>184.886</td>
<td>-0.045</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL25[A]</td>
<td>psram_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[5].u_ides4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.131</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.281</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.626, 12.088%; route: 4.094, 79.062%; tC2Q: 0.458, 8.850%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.254, 67.615%; route: 0.121, 32.385%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.842</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>189.728</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>184.886</td>
</tr>
<tr>
<td class="label">From</td>
<td>psram_inst/u_psram_top/u_psram_sync/dll_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>psram_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[4].u_ides4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pixelPll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ramPll/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>181.818</td>
<td>181.818</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>181.818</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixelPll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>184.306</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>53</td>
<td>PLL_L</td>
<td>pixelPll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>184.549</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C2[0][B]</td>
<td>psram_inst/u_psram_top/u_psram_sync/dll_rst_s0/CLK</td>
</tr>
<tr>
<td>185.008</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R11C2[0][B]</td>
<td style=" font-weight:bold;">psram_inst/u_psram_top/u_psram_sync/dll_rst_s0/Q</td>
</tr>
<tr>
<td>186.954</td>
<td>1.946</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C19[3][B]</td>
<td>psram_inst/u_psram_top/u_psram_sync/ddr_rsti_s0/I1</td>
</tr>
<tr>
<td>187.580</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>473</td>
<td>R12C19[3][B]</td>
<td style=" background: #97FFFF;">psram_inst/u_psram_top/u_psram_sync/ddr_rsti_s0/F</td>
</tr>
<tr>
<td>189.728</td>
<td>2.148</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>IOL24[B]</td>
<td style=" font-weight:bold;">psram_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[4].u_ides4/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>182.099</td>
<td>182.099</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>182.099</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ramPll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>184.586</td>
<td>2.487</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>PLL_R</td>
<td>ramPll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>184.586</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>3</td>
<td>-</td>
<td>psram_inst/u_psram_top/u_dqce_clk_x2p/CLKIN</td>
</tr>
<tr>
<td>184.840</td>
<td>0.254</td>
<td>tINS</td>
<td>FF</td>
<td>41</td>
<td>-</td>
<td>psram_inst/u_psram_top/u_dqce_clk_x2p/CLKOUT</td>
</tr>
<tr>
<td>184.961</td>
<td>0.121</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOL24[B]</td>
<td>psram_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[4].u_ides4/FCLK</td>
</tr>
<tr>
<td>184.931</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>psram_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[4].u_ides4</td>
</tr>
<tr>
<td>184.886</td>
<td>-0.045</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL24[B]</td>
<td>psram_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[4].u_ides4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.131</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.281</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.626, 12.088%; route: 4.094, 79.062%; tC2Q: 0.458, 8.850%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.254, 67.615%; route: 0.121, 32.385%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.842</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>189.728</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>184.886</td>
</tr>
<tr>
<td class="label">From</td>
<td>psram_inst/u_psram_top/u_psram_sync/dll_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>psram_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[3].u_ides4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pixelPll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ramPll/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>181.818</td>
<td>181.818</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>181.818</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixelPll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>184.306</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>53</td>
<td>PLL_L</td>
<td>pixelPll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>184.549</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C2[0][B]</td>
<td>psram_inst/u_psram_top/u_psram_sync/dll_rst_s0/CLK</td>
</tr>
<tr>
<td>185.008</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R11C2[0][B]</td>
<td style=" font-weight:bold;">psram_inst/u_psram_top/u_psram_sync/dll_rst_s0/Q</td>
</tr>
<tr>
<td>186.954</td>
<td>1.946</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C19[3][B]</td>
<td>psram_inst/u_psram_top/u_psram_sync/ddr_rsti_s0/I1</td>
</tr>
<tr>
<td>187.580</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>473</td>
<td>R12C19[3][B]</td>
<td style=" background: #97FFFF;">psram_inst/u_psram_top/u_psram_sync/ddr_rsti_s0/F</td>
</tr>
<tr>
<td>189.728</td>
<td>2.148</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>IOL21[A]</td>
<td style=" font-weight:bold;">psram_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[3].u_ides4/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>182.099</td>
<td>182.099</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>182.099</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ramPll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>184.586</td>
<td>2.487</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>PLL_R</td>
<td>ramPll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>184.586</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>3</td>
<td>-</td>
<td>psram_inst/u_psram_top/u_dqce_clk_x2p/CLKIN</td>
</tr>
<tr>
<td>184.840</td>
<td>0.254</td>
<td>tINS</td>
<td>FF</td>
<td>41</td>
<td>-</td>
<td>psram_inst/u_psram_top/u_dqce_clk_x2p/CLKOUT</td>
</tr>
<tr>
<td>184.961</td>
<td>0.121</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOL21[A]</td>
<td>psram_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[3].u_ides4/FCLK</td>
</tr>
<tr>
<td>184.931</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>psram_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[3].u_ides4</td>
</tr>
<tr>
<td>184.886</td>
<td>-0.045</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL21[A]</td>
<td>psram_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[3].u_ides4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.131</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.281</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.626, 12.088%; route: 4.094, 79.062%; tC2Q: 0.458, 8.850%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.254, 67.615%; route: 0.121, 32.385%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.842</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>189.728</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>184.886</td>
</tr>
<tr>
<td class="label">From</td>
<td>psram_inst/u_psram_top/u_psram_sync/dll_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>psram_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[2].u_ides4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pixelPll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ramPll/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>181.818</td>
<td>181.818</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>181.818</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixelPll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>184.306</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>53</td>
<td>PLL_L</td>
<td>pixelPll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>184.549</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C2[0][B]</td>
<td>psram_inst/u_psram_top/u_psram_sync/dll_rst_s0/CLK</td>
</tr>
<tr>
<td>185.008</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R11C2[0][B]</td>
<td style=" font-weight:bold;">psram_inst/u_psram_top/u_psram_sync/dll_rst_s0/Q</td>
</tr>
<tr>
<td>186.954</td>
<td>1.946</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C19[3][B]</td>
<td>psram_inst/u_psram_top/u_psram_sync/ddr_rsti_s0/I1</td>
</tr>
<tr>
<td>187.580</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>473</td>
<td>R12C19[3][B]</td>
<td style=" background: #97FFFF;">psram_inst/u_psram_top/u_psram_sync/ddr_rsti_s0/F</td>
</tr>
<tr>
<td>189.728</td>
<td>2.148</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>IOL20[B]</td>
<td style=" font-weight:bold;">psram_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[2].u_ides4/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>182.099</td>
<td>182.099</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>182.099</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ramPll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>184.586</td>
<td>2.487</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>PLL_R</td>
<td>ramPll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>184.586</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>3</td>
<td>-</td>
<td>psram_inst/u_psram_top/u_dqce_clk_x2p/CLKIN</td>
</tr>
<tr>
<td>184.840</td>
<td>0.254</td>
<td>tINS</td>
<td>FF</td>
<td>41</td>
<td>-</td>
<td>psram_inst/u_psram_top/u_dqce_clk_x2p/CLKOUT</td>
</tr>
<tr>
<td>184.961</td>
<td>0.121</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOL20[B]</td>
<td>psram_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[2].u_ides4/FCLK</td>
</tr>
<tr>
<td>184.931</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>psram_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[2].u_ides4</td>
</tr>
<tr>
<td>184.886</td>
<td>-0.045</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL20[B]</td>
<td>psram_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[2].u_ides4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.131</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.281</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.626, 12.088%; route: 4.094, 79.062%; tC2Q: 0.458, 8.850%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.254, 67.615%; route: 0.121, 32.385%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.842</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>189.728</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>184.886</td>
</tr>
<tr>
<td class="label">From</td>
<td>psram_inst/u_psram_top/u_psram_sync/dll_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>psram_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[1].u_ides4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pixelPll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ramPll/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>181.818</td>
<td>181.818</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>181.818</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixelPll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>184.306</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>53</td>
<td>PLL_L</td>
<td>pixelPll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>184.549</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C2[0][B]</td>
<td>psram_inst/u_psram_top/u_psram_sync/dll_rst_s0/CLK</td>
</tr>
<tr>
<td>185.008</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R11C2[0][B]</td>
<td style=" font-weight:bold;">psram_inst/u_psram_top/u_psram_sync/dll_rst_s0/Q</td>
</tr>
<tr>
<td>186.954</td>
<td>1.946</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C19[3][B]</td>
<td>psram_inst/u_psram_top/u_psram_sync/ddr_rsti_s0/I1</td>
</tr>
<tr>
<td>187.580</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>473</td>
<td>R12C19[3][B]</td>
<td style=" background: #97FFFF;">psram_inst/u_psram_top/u_psram_sync/ddr_rsti_s0/F</td>
</tr>
<tr>
<td>189.728</td>
<td>2.148</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>IOL20[A]</td>
<td style=" font-weight:bold;">psram_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[1].u_ides4/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>182.099</td>
<td>182.099</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>182.099</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ramPll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>184.586</td>
<td>2.487</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>PLL_R</td>
<td>ramPll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>184.586</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>3</td>
<td>-</td>
<td>psram_inst/u_psram_top/u_dqce_clk_x2p/CLKIN</td>
</tr>
<tr>
<td>184.840</td>
<td>0.254</td>
<td>tINS</td>
<td>FF</td>
<td>41</td>
<td>-</td>
<td>psram_inst/u_psram_top/u_dqce_clk_x2p/CLKOUT</td>
</tr>
<tr>
<td>184.961</td>
<td>0.121</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOL20[A]</td>
<td>psram_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[1].u_ides4/FCLK</td>
</tr>
<tr>
<td>184.931</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>psram_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[1].u_ides4</td>
</tr>
<tr>
<td>184.886</td>
<td>-0.045</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL20[A]</td>
<td>psram_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[1].u_ides4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.131</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.281</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.626, 12.088%; route: 4.094, 79.062%; tC2Q: 0.458, 8.850%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.254, 67.615%; route: 0.121, 32.385%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.573</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>38.213</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>33.640</td>
</tr>
<tr>
<td class="label">From</td>
<td>psram_inst/u_psram_top/u_psram_sync/dll_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>psram_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/genclkneg.u_ck_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pixelPll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ramPll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>30.303</td>
<td>30.303</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>30.303</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixelPll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>32.790</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>53</td>
<td>PLL_L</td>
<td>pixelPll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>33.034</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C2[0][B]</td>
<td>psram_inst/u_psram_top/u_psram_sync/dll_rst_s0/CLK</td>
</tr>
<tr>
<td>33.493</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R11C2[0][B]</td>
<td style=" font-weight:bold;">psram_inst/u_psram_top/u_psram_sync/dll_rst_s0/Q</td>
</tr>
<tr>
<td>35.439</td>
<td>1.946</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C19[3][B]</td>
<td>psram_inst/u_psram_top/u_psram_sync/ddr_rsti_s0/I1</td>
</tr>
<tr>
<td>36.065</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>473</td>
<td>R12C19[3][B]</td>
<td style=" background: #97FFFF;">psram_inst/u_psram_top/u_psram_sync/ddr_rsti_s0/F</td>
</tr>
<tr>
<td>38.213</td>
<td>2.148</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>IOL23[A]</td>
<td style=" font-weight:bold;">psram_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/genclkneg.u_ck_gen/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>30.864</td>
<td>30.864</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>30.864</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ramPll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>33.352</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_R</td>
<td>ramPll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>33.352</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>psram_inst/u_psram_top/u_dqce_clk_x2p/CLKIN</td>
</tr>
<tr>
<td>33.600</td>
<td>0.248</td>
<td>tINS</td>
<td>RR</td>
<td>41</td>
<td>-</td>
<td>psram_inst/u_psram_top/u_dqce_clk_x2p/CLKOUT</td>
</tr>
<tr>
<td>33.715</td>
<td>0.115</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL23[A]</td>
<td>psram_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/genclkneg.u_ck_gen/FCLK</td>
</tr>
<tr>
<td>33.685</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>psram_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/genclkneg.u_ck_gen</td>
</tr>
<tr>
<td>33.640</td>
<td>-0.045</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL23[A]</td>
<td>psram_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/genclkneg.u_ck_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.119</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.561</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.626, 12.088%; route: 4.094, 79.062%; tC2Q: 0.458, 8.850%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.248, 68.348%; route: 0.115, 31.652%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.573</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>38.213</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>33.640</td>
</tr>
<tr>
<td class="label">From</td>
<td>psram_inst/u_psram_top/u_psram_sync/dll_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>psram_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[7].u_ides4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pixelPll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ramPll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>30.303</td>
<td>30.303</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>30.303</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixelPll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>32.790</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>53</td>
<td>PLL_L</td>
<td>pixelPll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>33.034</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C2[0][B]</td>
<td>psram_inst/u_psram_top/u_psram_sync/dll_rst_s0/CLK</td>
</tr>
<tr>
<td>33.493</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R11C2[0][B]</td>
<td style=" font-weight:bold;">psram_inst/u_psram_top/u_psram_sync/dll_rst_s0/Q</td>
</tr>
<tr>
<td>35.439</td>
<td>1.946</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C19[3][B]</td>
<td>psram_inst/u_psram_top/u_psram_sync/ddr_rsti_s0/I1</td>
</tr>
<tr>
<td>36.065</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>473</td>
<td>R12C19[3][B]</td>
<td style=" background: #97FFFF;">psram_inst/u_psram_top/u_psram_sync/ddr_rsti_s0/F</td>
</tr>
<tr>
<td>38.213</td>
<td>2.148</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>IOL27[A]</td>
<td style=" font-weight:bold;">psram_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[7].u_ides4/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>30.864</td>
<td>30.864</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>30.864</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ramPll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>33.352</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_R</td>
<td>ramPll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>33.352</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>psram_inst/u_psram_top/u_dqce_clk_x2p/CLKIN</td>
</tr>
<tr>
<td>33.600</td>
<td>0.248</td>
<td>tINS</td>
<td>RR</td>
<td>41</td>
<td>-</td>
<td>psram_inst/u_psram_top/u_dqce_clk_x2p/CLKOUT</td>
</tr>
<tr>
<td>33.715</td>
<td>0.115</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL27[A]</td>
<td>psram_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[7].u_ides4/FCLK</td>
</tr>
<tr>
<td>33.685</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>psram_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[7].u_ides4</td>
</tr>
<tr>
<td>33.640</td>
<td>-0.045</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL27[A]</td>
<td>psram_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[7].u_ides4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.119</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.561</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.626, 12.088%; route: 4.094, 79.062%; tC2Q: 0.458, 8.850%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.248, 68.348%; route: 0.115, 31.652%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.573</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>38.213</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>33.640</td>
</tr>
<tr>
<td class="label">From</td>
<td>psram_inst/u_psram_top/u_psram_sync/dll_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>psram_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[6].u_ides4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pixelPll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ramPll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>30.303</td>
<td>30.303</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>30.303</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixelPll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>32.790</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>53</td>
<td>PLL_L</td>
<td>pixelPll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>33.034</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C2[0][B]</td>
<td>psram_inst/u_psram_top/u_psram_sync/dll_rst_s0/CLK</td>
</tr>
<tr>
<td>33.493</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R11C2[0][B]</td>
<td style=" font-weight:bold;">psram_inst/u_psram_top/u_psram_sync/dll_rst_s0/Q</td>
</tr>
<tr>
<td>35.439</td>
<td>1.946</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C19[3][B]</td>
<td>psram_inst/u_psram_top/u_psram_sync/ddr_rsti_s0/I1</td>
</tr>
<tr>
<td>36.065</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>473</td>
<td>R12C19[3][B]</td>
<td style=" background: #97FFFF;">psram_inst/u_psram_top/u_psram_sync/ddr_rsti_s0/F</td>
</tr>
<tr>
<td>38.213</td>
<td>2.148</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>IOL26[A]</td>
<td style=" font-weight:bold;">psram_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[6].u_ides4/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>30.864</td>
<td>30.864</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>30.864</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ramPll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>33.352</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_R</td>
<td>ramPll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>33.352</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>psram_inst/u_psram_top/u_dqce_clk_x2p/CLKIN</td>
</tr>
<tr>
<td>33.600</td>
<td>0.248</td>
<td>tINS</td>
<td>RR</td>
<td>41</td>
<td>-</td>
<td>psram_inst/u_psram_top/u_dqce_clk_x2p/CLKOUT</td>
</tr>
<tr>
<td>33.715</td>
<td>0.115</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL26[A]</td>
<td>psram_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[6].u_ides4/FCLK</td>
</tr>
<tr>
<td>33.685</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>psram_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[6].u_ides4</td>
</tr>
<tr>
<td>33.640</td>
<td>-0.045</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL26[A]</td>
<td>psram_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[6].u_ides4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.119</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.561</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.626, 12.088%; route: 4.094, 79.062%; tC2Q: 0.458, 8.850%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.248, 68.348%; route: 0.115, 31.652%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.573</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>38.213</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>33.640</td>
</tr>
<tr>
<td class="label">From</td>
<td>psram_inst/u_psram_top/u_psram_sync/dll_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>psram_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[5].u_ides4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pixelPll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ramPll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>30.303</td>
<td>30.303</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>30.303</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixelPll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>32.790</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>53</td>
<td>PLL_L</td>
<td>pixelPll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>33.034</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C2[0][B]</td>
<td>psram_inst/u_psram_top/u_psram_sync/dll_rst_s0/CLK</td>
</tr>
<tr>
<td>33.493</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R11C2[0][B]</td>
<td style=" font-weight:bold;">psram_inst/u_psram_top/u_psram_sync/dll_rst_s0/Q</td>
</tr>
<tr>
<td>35.439</td>
<td>1.946</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C19[3][B]</td>
<td>psram_inst/u_psram_top/u_psram_sync/ddr_rsti_s0/I1</td>
</tr>
<tr>
<td>36.065</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>473</td>
<td>R12C19[3][B]</td>
<td style=" background: #97FFFF;">psram_inst/u_psram_top/u_psram_sync/ddr_rsti_s0/F</td>
</tr>
<tr>
<td>38.213</td>
<td>2.148</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>IOL25[A]</td>
<td style=" font-weight:bold;">psram_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[5].u_ides4/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>30.864</td>
<td>30.864</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>30.864</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ramPll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>33.352</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_R</td>
<td>ramPll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>33.352</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>psram_inst/u_psram_top/u_dqce_clk_x2p/CLKIN</td>
</tr>
<tr>
<td>33.600</td>
<td>0.248</td>
<td>tINS</td>
<td>RR</td>
<td>41</td>
<td>-</td>
<td>psram_inst/u_psram_top/u_dqce_clk_x2p/CLKOUT</td>
</tr>
<tr>
<td>33.715</td>
<td>0.115</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL25[A]</td>
<td>psram_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[5].u_ides4/FCLK</td>
</tr>
<tr>
<td>33.685</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>psram_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[5].u_ides4</td>
</tr>
<tr>
<td>33.640</td>
<td>-0.045</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL25[A]</td>
<td>psram_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[5].u_ides4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.119</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.561</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.626, 12.088%; route: 4.094, 79.062%; tC2Q: 0.458, 8.850%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.248, 68.348%; route: 0.115, 31.652%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.573</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>38.213</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>33.640</td>
</tr>
<tr>
<td class="label">From</td>
<td>psram_inst/u_psram_top/u_psram_sync/dll_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>psram_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[4].u_ides4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pixelPll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ramPll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>30.303</td>
<td>30.303</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>30.303</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixelPll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>32.790</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>53</td>
<td>PLL_L</td>
<td>pixelPll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>33.034</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C2[0][B]</td>
<td>psram_inst/u_psram_top/u_psram_sync/dll_rst_s0/CLK</td>
</tr>
<tr>
<td>33.493</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R11C2[0][B]</td>
<td style=" font-weight:bold;">psram_inst/u_psram_top/u_psram_sync/dll_rst_s0/Q</td>
</tr>
<tr>
<td>35.439</td>
<td>1.946</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C19[3][B]</td>
<td>psram_inst/u_psram_top/u_psram_sync/ddr_rsti_s0/I1</td>
</tr>
<tr>
<td>36.065</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>473</td>
<td>R12C19[3][B]</td>
<td style=" background: #97FFFF;">psram_inst/u_psram_top/u_psram_sync/ddr_rsti_s0/F</td>
</tr>
<tr>
<td>38.213</td>
<td>2.148</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>IOL24[B]</td>
<td style=" font-weight:bold;">psram_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[4].u_ides4/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>30.864</td>
<td>30.864</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>30.864</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ramPll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>33.352</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_R</td>
<td>ramPll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>33.352</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>psram_inst/u_psram_top/u_dqce_clk_x2p/CLKIN</td>
</tr>
<tr>
<td>33.600</td>
<td>0.248</td>
<td>tINS</td>
<td>RR</td>
<td>41</td>
<td>-</td>
<td>psram_inst/u_psram_top/u_dqce_clk_x2p/CLKOUT</td>
</tr>
<tr>
<td>33.715</td>
<td>0.115</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL24[B]</td>
<td>psram_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[4].u_ides4/FCLK</td>
</tr>
<tr>
<td>33.685</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>psram_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[4].u_ides4</td>
</tr>
<tr>
<td>33.640</td>
<td>-0.045</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL24[B]</td>
<td>psram_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[4].u_ides4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.119</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.561</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.626, 12.088%; route: 4.094, 79.062%; tC2Q: 0.458, 8.850%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.248, 68.348%; route: 0.115, 31.652%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.573</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>38.213</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>33.640</td>
</tr>
<tr>
<td class="label">From</td>
<td>psram_inst/u_psram_top/u_psram_sync/dll_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>psram_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[3].u_ides4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pixelPll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ramPll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>30.303</td>
<td>30.303</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>30.303</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixelPll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>32.790</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>53</td>
<td>PLL_L</td>
<td>pixelPll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>33.034</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C2[0][B]</td>
<td>psram_inst/u_psram_top/u_psram_sync/dll_rst_s0/CLK</td>
</tr>
<tr>
<td>33.493</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R11C2[0][B]</td>
<td style=" font-weight:bold;">psram_inst/u_psram_top/u_psram_sync/dll_rst_s0/Q</td>
</tr>
<tr>
<td>35.439</td>
<td>1.946</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C19[3][B]</td>
<td>psram_inst/u_psram_top/u_psram_sync/ddr_rsti_s0/I1</td>
</tr>
<tr>
<td>36.065</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>473</td>
<td>R12C19[3][B]</td>
<td style=" background: #97FFFF;">psram_inst/u_psram_top/u_psram_sync/ddr_rsti_s0/F</td>
</tr>
<tr>
<td>38.213</td>
<td>2.148</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>IOL21[A]</td>
<td style=" font-weight:bold;">psram_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[3].u_ides4/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>30.864</td>
<td>30.864</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>30.864</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ramPll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>33.352</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_R</td>
<td>ramPll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>33.352</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>psram_inst/u_psram_top/u_dqce_clk_x2p/CLKIN</td>
</tr>
<tr>
<td>33.600</td>
<td>0.248</td>
<td>tINS</td>
<td>RR</td>
<td>41</td>
<td>-</td>
<td>psram_inst/u_psram_top/u_dqce_clk_x2p/CLKOUT</td>
</tr>
<tr>
<td>33.715</td>
<td>0.115</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL21[A]</td>
<td>psram_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[3].u_ides4/FCLK</td>
</tr>
<tr>
<td>33.685</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>psram_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[3].u_ides4</td>
</tr>
<tr>
<td>33.640</td>
<td>-0.045</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL21[A]</td>
<td>psram_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[3].u_ides4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.119</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.561</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.626, 12.088%; route: 4.094, 79.062%; tC2Q: 0.458, 8.850%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.248, 68.348%; route: 0.115, 31.652%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.573</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>38.213</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>33.640</td>
</tr>
<tr>
<td class="label">From</td>
<td>psram_inst/u_psram_top/u_psram_sync/dll_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>psram_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[2].u_ides4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pixelPll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ramPll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>30.303</td>
<td>30.303</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>30.303</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixelPll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>32.790</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>53</td>
<td>PLL_L</td>
<td>pixelPll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>33.034</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C2[0][B]</td>
<td>psram_inst/u_psram_top/u_psram_sync/dll_rst_s0/CLK</td>
</tr>
<tr>
<td>33.493</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R11C2[0][B]</td>
<td style=" font-weight:bold;">psram_inst/u_psram_top/u_psram_sync/dll_rst_s0/Q</td>
</tr>
<tr>
<td>35.439</td>
<td>1.946</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C19[3][B]</td>
<td>psram_inst/u_psram_top/u_psram_sync/ddr_rsti_s0/I1</td>
</tr>
<tr>
<td>36.065</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>473</td>
<td>R12C19[3][B]</td>
<td style=" background: #97FFFF;">psram_inst/u_psram_top/u_psram_sync/ddr_rsti_s0/F</td>
</tr>
<tr>
<td>38.213</td>
<td>2.148</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>IOL20[B]</td>
<td style=" font-weight:bold;">psram_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[2].u_ides4/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>30.864</td>
<td>30.864</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>30.864</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ramPll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>33.352</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_R</td>
<td>ramPll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>33.352</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>psram_inst/u_psram_top/u_dqce_clk_x2p/CLKIN</td>
</tr>
<tr>
<td>33.600</td>
<td>0.248</td>
<td>tINS</td>
<td>RR</td>
<td>41</td>
<td>-</td>
<td>psram_inst/u_psram_top/u_dqce_clk_x2p/CLKOUT</td>
</tr>
<tr>
<td>33.715</td>
<td>0.115</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL20[B]</td>
<td>psram_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[2].u_ides4/FCLK</td>
</tr>
<tr>
<td>33.685</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>psram_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[2].u_ides4</td>
</tr>
<tr>
<td>33.640</td>
<td>-0.045</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL20[B]</td>
<td>psram_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[2].u_ides4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.119</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.561</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.626, 12.088%; route: 4.094, 79.062%; tC2Q: 0.458, 8.850%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.248, 68.348%; route: 0.115, 31.652%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.573</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>38.213</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>33.640</td>
</tr>
<tr>
<td class="label">From</td>
<td>psram_inst/u_psram_top/u_psram_sync/dll_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>psram_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[1].u_ides4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pixelPll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ramPll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>30.303</td>
<td>30.303</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>30.303</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixelPll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>32.790</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>53</td>
<td>PLL_L</td>
<td>pixelPll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>33.034</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C2[0][B]</td>
<td>psram_inst/u_psram_top/u_psram_sync/dll_rst_s0/CLK</td>
</tr>
<tr>
<td>33.493</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R11C2[0][B]</td>
<td style=" font-weight:bold;">psram_inst/u_psram_top/u_psram_sync/dll_rst_s0/Q</td>
</tr>
<tr>
<td>35.439</td>
<td>1.946</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C19[3][B]</td>
<td>psram_inst/u_psram_top/u_psram_sync/ddr_rsti_s0/I1</td>
</tr>
<tr>
<td>36.065</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>473</td>
<td>R12C19[3][B]</td>
<td style=" background: #97FFFF;">psram_inst/u_psram_top/u_psram_sync/ddr_rsti_s0/F</td>
</tr>
<tr>
<td>38.213</td>
<td>2.148</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>IOL20[A]</td>
<td style=" font-weight:bold;">psram_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[1].u_ides4/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>30.864</td>
<td>30.864</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>30.864</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ramPll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>33.352</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_R</td>
<td>ramPll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>33.352</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>psram_inst/u_psram_top/u_dqce_clk_x2p/CLKIN</td>
</tr>
<tr>
<td>33.600</td>
<td>0.248</td>
<td>tINS</td>
<td>RR</td>
<td>41</td>
<td>-</td>
<td>psram_inst/u_psram_top/u_dqce_clk_x2p/CLKOUT</td>
</tr>
<tr>
<td>33.715</td>
<td>0.115</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL20[A]</td>
<td>psram_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[1].u_ides4/FCLK</td>
</tr>
<tr>
<td>33.685</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>psram_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[1].u_ides4</td>
</tr>
<tr>
<td>33.640</td>
<td>-0.045</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL20[A]</td>
<td>psram_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[1].u_ides4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.119</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.561</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.626, 12.088%; route: 4.094, 79.062%; tC2Q: 0.458, 8.850%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.248, 68.348%; route: 0.115, 31.652%</td>
</tr>
</table>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.715</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.542</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.827</td>
</tr>
<tr>
<td class="label">From</td>
<td>psram_inst/u_psram_top/u_psram_sync/cs_memsync_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>psram_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/genclkneg.u_ck_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pixelPll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ramPll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixelPll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.487</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>53</td>
<td>PLL_L</td>
<td>pixelPll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.672</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C20[0][A]</td>
<td>psram_inst/u_psram_top/u_psram_sync/cs_memsync_3_s0/CLK</td>
</tr>
<tr>
<td>3.005</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>9</td>
<td>R16C20[0][A]</td>
<td style=" font-weight:bold;">psram_inst/u_psram_top/u_psram_sync/cs_memsync_3_s0/Q</td>
</tr>
<tr>
<td>3.560</td>
<td>0.555</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C19[3][B]</td>
<td>psram_inst/u_psram_top/u_psram_sync/ddr_rsti_s0/I0</td>
</tr>
<tr>
<td>4.284</td>
<td>0.724</td>
<td>tINS</td>
<td>RR</td>
<td>473</td>
<td>R12C19[3][B]</td>
<td style=" background: #97FFFF;">psram_inst/u_psram_top/u_psram_sync/ddr_rsti_s0/F</td>
</tr>
<tr>
<td>5.542</td>
<td>1.258</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOL23[A]</td>
<td style=" font-weight:bold;">psram_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/genclkneg.u_ck_gen/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ramPll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.487</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_R</td>
<td>ramPll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.487</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>psram_inst/u_psram_top/u_dqce_clk_x2p/CLKIN</td>
</tr>
<tr>
<td>2.700</td>
<td>0.213</td>
<td>tINS</td>
<td>RR</td>
<td>41</td>
<td>-</td>
<td>psram_inst/u_psram_top/u_dqce_clk_x2p/CLKOUT</td>
</tr>
<tr>
<td>2.785</td>
<td>0.085</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL23[A]</td>
<td>psram_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/genclkneg.u_ck_gen/FCLK</td>
</tr>
<tr>
<td>2.815</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>psram_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/genclkneg.u_ck_gen</td>
</tr>
<tr>
<td>2.827</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL23[A]</td>
<td>psram_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/genclkneg.u_ck_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.113</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.724, 25.222%; route: 1.813, 63.166%; tC2Q: 0.333, 11.612%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.213, 71.550%; route: 0.085, 28.450%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.715</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.542</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.827</td>
</tr>
<tr>
<td class="label">From</td>
<td>psram_inst/u_psram_top/u_psram_sync/cs_memsync_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>psram_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[7].u_ides4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pixelPll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ramPll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixelPll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.487</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>53</td>
<td>PLL_L</td>
<td>pixelPll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.672</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C20[0][A]</td>
<td>psram_inst/u_psram_top/u_psram_sync/cs_memsync_3_s0/CLK</td>
</tr>
<tr>
<td>3.005</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>9</td>
<td>R16C20[0][A]</td>
<td style=" font-weight:bold;">psram_inst/u_psram_top/u_psram_sync/cs_memsync_3_s0/Q</td>
</tr>
<tr>
<td>3.560</td>
<td>0.555</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C19[3][B]</td>
<td>psram_inst/u_psram_top/u_psram_sync/ddr_rsti_s0/I0</td>
</tr>
<tr>
<td>4.284</td>
<td>0.724</td>
<td>tINS</td>
<td>RR</td>
<td>473</td>
<td>R12C19[3][B]</td>
<td style=" background: #97FFFF;">psram_inst/u_psram_top/u_psram_sync/ddr_rsti_s0/F</td>
</tr>
<tr>
<td>5.542</td>
<td>1.258</td>
<td>tNET</td>
<td>RR</td>
<td>4</td>
<td>IOL27[A]</td>
<td style=" font-weight:bold;">psram_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[7].u_ides4/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ramPll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.487</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_R</td>
<td>ramPll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.487</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>psram_inst/u_psram_top/u_dqce_clk_x2p/CLKIN</td>
</tr>
<tr>
<td>2.700</td>
<td>0.213</td>
<td>tINS</td>
<td>RR</td>
<td>41</td>
<td>-</td>
<td>psram_inst/u_psram_top/u_dqce_clk_x2p/CLKOUT</td>
</tr>
<tr>
<td>2.785</td>
<td>0.085</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL27[A]</td>
<td>psram_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[7].u_ides4/FCLK</td>
</tr>
<tr>
<td>2.815</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>psram_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[7].u_ides4</td>
</tr>
<tr>
<td>2.827</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL27[A]</td>
<td>psram_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[7].u_ides4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.113</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.724, 25.222%; route: 1.813, 63.166%; tC2Q: 0.333, 11.612%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.213, 71.550%; route: 0.085, 28.450%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.715</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.542</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.827</td>
</tr>
<tr>
<td class="label">From</td>
<td>psram_inst/u_psram_top/u_psram_sync/cs_memsync_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>psram_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[6].u_ides4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pixelPll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ramPll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixelPll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.487</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>53</td>
<td>PLL_L</td>
<td>pixelPll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.672</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C20[0][A]</td>
<td>psram_inst/u_psram_top/u_psram_sync/cs_memsync_3_s0/CLK</td>
</tr>
<tr>
<td>3.005</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>9</td>
<td>R16C20[0][A]</td>
<td style=" font-weight:bold;">psram_inst/u_psram_top/u_psram_sync/cs_memsync_3_s0/Q</td>
</tr>
<tr>
<td>3.560</td>
<td>0.555</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C19[3][B]</td>
<td>psram_inst/u_psram_top/u_psram_sync/ddr_rsti_s0/I0</td>
</tr>
<tr>
<td>4.284</td>
<td>0.724</td>
<td>tINS</td>
<td>RR</td>
<td>473</td>
<td>R12C19[3][B]</td>
<td style=" background: #97FFFF;">psram_inst/u_psram_top/u_psram_sync/ddr_rsti_s0/F</td>
</tr>
<tr>
<td>5.542</td>
<td>1.258</td>
<td>tNET</td>
<td>RR</td>
<td>4</td>
<td>IOL26[A]</td>
<td style=" font-weight:bold;">psram_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[6].u_ides4/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ramPll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.487</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_R</td>
<td>ramPll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.487</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>psram_inst/u_psram_top/u_dqce_clk_x2p/CLKIN</td>
</tr>
<tr>
<td>2.700</td>
<td>0.213</td>
<td>tINS</td>
<td>RR</td>
<td>41</td>
<td>-</td>
<td>psram_inst/u_psram_top/u_dqce_clk_x2p/CLKOUT</td>
</tr>
<tr>
<td>2.785</td>
<td>0.085</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL26[A]</td>
<td>psram_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[6].u_ides4/FCLK</td>
</tr>
<tr>
<td>2.815</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>psram_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[6].u_ides4</td>
</tr>
<tr>
<td>2.827</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL26[A]</td>
<td>psram_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[6].u_ides4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.113</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.724, 25.222%; route: 1.813, 63.166%; tC2Q: 0.333, 11.612%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.213, 71.550%; route: 0.085, 28.450%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.715</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.542</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.827</td>
</tr>
<tr>
<td class="label">From</td>
<td>psram_inst/u_psram_top/u_psram_sync/cs_memsync_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>psram_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[5].u_ides4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pixelPll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ramPll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixelPll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.487</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>53</td>
<td>PLL_L</td>
<td>pixelPll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.672</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C20[0][A]</td>
<td>psram_inst/u_psram_top/u_psram_sync/cs_memsync_3_s0/CLK</td>
</tr>
<tr>
<td>3.005</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>9</td>
<td>R16C20[0][A]</td>
<td style=" font-weight:bold;">psram_inst/u_psram_top/u_psram_sync/cs_memsync_3_s0/Q</td>
</tr>
<tr>
<td>3.560</td>
<td>0.555</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C19[3][B]</td>
<td>psram_inst/u_psram_top/u_psram_sync/ddr_rsti_s0/I0</td>
</tr>
<tr>
<td>4.284</td>
<td>0.724</td>
<td>tINS</td>
<td>RR</td>
<td>473</td>
<td>R12C19[3][B]</td>
<td style=" background: #97FFFF;">psram_inst/u_psram_top/u_psram_sync/ddr_rsti_s0/F</td>
</tr>
<tr>
<td>5.542</td>
<td>1.258</td>
<td>tNET</td>
<td>RR</td>
<td>4</td>
<td>IOL25[A]</td>
<td style=" font-weight:bold;">psram_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[5].u_ides4/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ramPll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.487</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_R</td>
<td>ramPll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.487</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>psram_inst/u_psram_top/u_dqce_clk_x2p/CLKIN</td>
</tr>
<tr>
<td>2.700</td>
<td>0.213</td>
<td>tINS</td>
<td>RR</td>
<td>41</td>
<td>-</td>
<td>psram_inst/u_psram_top/u_dqce_clk_x2p/CLKOUT</td>
</tr>
<tr>
<td>2.785</td>
<td>0.085</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL25[A]</td>
<td>psram_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[5].u_ides4/FCLK</td>
</tr>
<tr>
<td>2.815</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>psram_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[5].u_ides4</td>
</tr>
<tr>
<td>2.827</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL25[A]</td>
<td>psram_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[5].u_ides4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.113</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.724, 25.222%; route: 1.813, 63.166%; tC2Q: 0.333, 11.612%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.213, 71.550%; route: 0.085, 28.450%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.715</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.542</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.827</td>
</tr>
<tr>
<td class="label">From</td>
<td>psram_inst/u_psram_top/u_psram_sync/cs_memsync_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>psram_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[4].u_ides4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pixelPll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ramPll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixelPll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.487</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>53</td>
<td>PLL_L</td>
<td>pixelPll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.672</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C20[0][A]</td>
<td>psram_inst/u_psram_top/u_psram_sync/cs_memsync_3_s0/CLK</td>
</tr>
<tr>
<td>3.005</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>9</td>
<td>R16C20[0][A]</td>
<td style=" font-weight:bold;">psram_inst/u_psram_top/u_psram_sync/cs_memsync_3_s0/Q</td>
</tr>
<tr>
<td>3.560</td>
<td>0.555</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C19[3][B]</td>
<td>psram_inst/u_psram_top/u_psram_sync/ddr_rsti_s0/I0</td>
</tr>
<tr>
<td>4.284</td>
<td>0.724</td>
<td>tINS</td>
<td>RR</td>
<td>473</td>
<td>R12C19[3][B]</td>
<td style=" background: #97FFFF;">psram_inst/u_psram_top/u_psram_sync/ddr_rsti_s0/F</td>
</tr>
<tr>
<td>5.542</td>
<td>1.258</td>
<td>tNET</td>
<td>RR</td>
<td>4</td>
<td>IOL24[B]</td>
<td style=" font-weight:bold;">psram_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[4].u_ides4/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ramPll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.487</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_R</td>
<td>ramPll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.487</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>psram_inst/u_psram_top/u_dqce_clk_x2p/CLKIN</td>
</tr>
<tr>
<td>2.700</td>
<td>0.213</td>
<td>tINS</td>
<td>RR</td>
<td>41</td>
<td>-</td>
<td>psram_inst/u_psram_top/u_dqce_clk_x2p/CLKOUT</td>
</tr>
<tr>
<td>2.785</td>
<td>0.085</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL24[B]</td>
<td>psram_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[4].u_ides4/FCLK</td>
</tr>
<tr>
<td>2.815</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>psram_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[4].u_ides4</td>
</tr>
<tr>
<td>2.827</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL24[B]</td>
<td>psram_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[4].u_ides4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.113</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.724, 25.222%; route: 1.813, 63.166%; tC2Q: 0.333, 11.612%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.213, 71.550%; route: 0.085, 28.450%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.715</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.542</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.827</td>
</tr>
<tr>
<td class="label">From</td>
<td>psram_inst/u_psram_top/u_psram_sync/cs_memsync_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>psram_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[3].u_ides4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pixelPll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ramPll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixelPll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.487</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>53</td>
<td>PLL_L</td>
<td>pixelPll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.672</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C20[0][A]</td>
<td>psram_inst/u_psram_top/u_psram_sync/cs_memsync_3_s0/CLK</td>
</tr>
<tr>
<td>3.005</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>9</td>
<td>R16C20[0][A]</td>
<td style=" font-weight:bold;">psram_inst/u_psram_top/u_psram_sync/cs_memsync_3_s0/Q</td>
</tr>
<tr>
<td>3.560</td>
<td>0.555</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C19[3][B]</td>
<td>psram_inst/u_psram_top/u_psram_sync/ddr_rsti_s0/I0</td>
</tr>
<tr>
<td>4.284</td>
<td>0.724</td>
<td>tINS</td>
<td>RR</td>
<td>473</td>
<td>R12C19[3][B]</td>
<td style=" background: #97FFFF;">psram_inst/u_psram_top/u_psram_sync/ddr_rsti_s0/F</td>
</tr>
<tr>
<td>5.542</td>
<td>1.258</td>
<td>tNET</td>
<td>RR</td>
<td>4</td>
<td>IOL21[A]</td>
<td style=" font-weight:bold;">psram_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[3].u_ides4/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ramPll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.487</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_R</td>
<td>ramPll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.487</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>psram_inst/u_psram_top/u_dqce_clk_x2p/CLKIN</td>
</tr>
<tr>
<td>2.700</td>
<td>0.213</td>
<td>tINS</td>
<td>RR</td>
<td>41</td>
<td>-</td>
<td>psram_inst/u_psram_top/u_dqce_clk_x2p/CLKOUT</td>
</tr>
<tr>
<td>2.785</td>
<td>0.085</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL21[A]</td>
<td>psram_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[3].u_ides4/FCLK</td>
</tr>
<tr>
<td>2.815</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>psram_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[3].u_ides4</td>
</tr>
<tr>
<td>2.827</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL21[A]</td>
<td>psram_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[3].u_ides4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.113</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.724, 25.222%; route: 1.813, 63.166%; tC2Q: 0.333, 11.612%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.213, 71.550%; route: 0.085, 28.450%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.715</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.542</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.827</td>
</tr>
<tr>
<td class="label">From</td>
<td>psram_inst/u_psram_top/u_psram_sync/cs_memsync_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>psram_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[2].u_ides4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pixelPll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ramPll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixelPll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.487</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>53</td>
<td>PLL_L</td>
<td>pixelPll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.672</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C20[0][A]</td>
<td>psram_inst/u_psram_top/u_psram_sync/cs_memsync_3_s0/CLK</td>
</tr>
<tr>
<td>3.005</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>9</td>
<td>R16C20[0][A]</td>
<td style=" font-weight:bold;">psram_inst/u_psram_top/u_psram_sync/cs_memsync_3_s0/Q</td>
</tr>
<tr>
<td>3.560</td>
<td>0.555</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C19[3][B]</td>
<td>psram_inst/u_psram_top/u_psram_sync/ddr_rsti_s0/I0</td>
</tr>
<tr>
<td>4.284</td>
<td>0.724</td>
<td>tINS</td>
<td>RR</td>
<td>473</td>
<td>R12C19[3][B]</td>
<td style=" background: #97FFFF;">psram_inst/u_psram_top/u_psram_sync/ddr_rsti_s0/F</td>
</tr>
<tr>
<td>5.542</td>
<td>1.258</td>
<td>tNET</td>
<td>RR</td>
<td>4</td>
<td>IOL20[B]</td>
<td style=" font-weight:bold;">psram_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[2].u_ides4/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ramPll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.487</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_R</td>
<td>ramPll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.487</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>psram_inst/u_psram_top/u_dqce_clk_x2p/CLKIN</td>
</tr>
<tr>
<td>2.700</td>
<td>0.213</td>
<td>tINS</td>
<td>RR</td>
<td>41</td>
<td>-</td>
<td>psram_inst/u_psram_top/u_dqce_clk_x2p/CLKOUT</td>
</tr>
<tr>
<td>2.785</td>
<td>0.085</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL20[B]</td>
<td>psram_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[2].u_ides4/FCLK</td>
</tr>
<tr>
<td>2.815</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>psram_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[2].u_ides4</td>
</tr>
<tr>
<td>2.827</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL20[B]</td>
<td>psram_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[2].u_ides4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.113</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.724, 25.222%; route: 1.813, 63.166%; tC2Q: 0.333, 11.612%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.213, 71.550%; route: 0.085, 28.450%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.715</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.542</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.827</td>
</tr>
<tr>
<td class="label">From</td>
<td>psram_inst/u_psram_top/u_psram_sync/cs_memsync_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>psram_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[1].u_ides4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pixelPll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ramPll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixelPll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.487</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>53</td>
<td>PLL_L</td>
<td>pixelPll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.672</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C20[0][A]</td>
<td>psram_inst/u_psram_top/u_psram_sync/cs_memsync_3_s0/CLK</td>
</tr>
<tr>
<td>3.005</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>9</td>
<td>R16C20[0][A]</td>
<td style=" font-weight:bold;">psram_inst/u_psram_top/u_psram_sync/cs_memsync_3_s0/Q</td>
</tr>
<tr>
<td>3.560</td>
<td>0.555</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C19[3][B]</td>
<td>psram_inst/u_psram_top/u_psram_sync/ddr_rsti_s0/I0</td>
</tr>
<tr>
<td>4.284</td>
<td>0.724</td>
<td>tINS</td>
<td>RR</td>
<td>473</td>
<td>R12C19[3][B]</td>
<td style=" background: #97FFFF;">psram_inst/u_psram_top/u_psram_sync/ddr_rsti_s0/F</td>
</tr>
<tr>
<td>5.542</td>
<td>1.258</td>
<td>tNET</td>
<td>RR</td>
<td>4</td>
<td>IOL20[A]</td>
<td style=" font-weight:bold;">psram_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[1].u_ides4/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ramPll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.487</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_R</td>
<td>ramPll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.487</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>psram_inst/u_psram_top/u_dqce_clk_x2p/CLKIN</td>
</tr>
<tr>
<td>2.700</td>
<td>0.213</td>
<td>tINS</td>
<td>RR</td>
<td>41</td>
<td>-</td>
<td>psram_inst/u_psram_top/u_dqce_clk_x2p/CLKOUT</td>
</tr>
<tr>
<td>2.785</td>
<td>0.085</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL20[A]</td>
<td>psram_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[1].u_ides4/FCLK</td>
</tr>
<tr>
<td>2.815</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>psram_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[1].u_ides4</td>
</tr>
<tr>
<td>2.827</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL20[A]</td>
<td>psram_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[1].u_ides4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.113</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.724, 25.222%; route: 1.813, 63.166%; tC2Q: 0.333, 11.612%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.213, 71.550%; route: 0.085, 28.450%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.715</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.542</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.827</td>
</tr>
<tr>
<td class="label">From</td>
<td>psram_inst/u_psram_top/u_psram_sync/cs_memsync_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>psram_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[0].u_ides4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pixelPll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ramPll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixelPll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.487</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>53</td>
<td>PLL_L</td>
<td>pixelPll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.672</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C20[0][A]</td>
<td>psram_inst/u_psram_top/u_psram_sync/cs_memsync_3_s0/CLK</td>
</tr>
<tr>
<td>3.005</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>9</td>
<td>R16C20[0][A]</td>
<td style=" font-weight:bold;">psram_inst/u_psram_top/u_psram_sync/cs_memsync_3_s0/Q</td>
</tr>
<tr>
<td>3.560</td>
<td>0.555</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C19[3][B]</td>
<td>psram_inst/u_psram_top/u_psram_sync/ddr_rsti_s0/I0</td>
</tr>
<tr>
<td>4.284</td>
<td>0.724</td>
<td>tINS</td>
<td>RR</td>
<td>473</td>
<td>R12C19[3][B]</td>
<td style=" background: #97FFFF;">psram_inst/u_psram_top/u_psram_sync/ddr_rsti_s0/F</td>
</tr>
<tr>
<td>5.542</td>
<td>1.258</td>
<td>tNET</td>
<td>RR</td>
<td>4</td>
<td>IOL18[B]</td>
<td style=" font-weight:bold;">psram_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[0].u_ides4/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ramPll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.487</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_R</td>
<td>ramPll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.487</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>psram_inst/u_psram_top/u_dqce_clk_x2p/CLKIN</td>
</tr>
<tr>
<td>2.700</td>
<td>0.213</td>
<td>tINS</td>
<td>RR</td>
<td>41</td>
<td>-</td>
<td>psram_inst/u_psram_top/u_dqce_clk_x2p/CLKOUT</td>
</tr>
<tr>
<td>2.785</td>
<td>0.085</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL18[B]</td>
<td>psram_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[0].u_ides4/FCLK</td>
</tr>
<tr>
<td>2.815</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>psram_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[0].u_ides4</td>
</tr>
<tr>
<td>2.827</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL18[B]</td>
<td>psram_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[0].u_ides4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.113</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.724, 25.222%; route: 1.813, 63.166%; tC2Q: 0.333, 11.612%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.213, 71.550%; route: 0.085, 28.450%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.982</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>157.058</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>154.076</td>
</tr>
<tr>
<td class="label">From</td>
<td>psram_inst/u_psram_top/u_psram_sync/cs_memsync_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>psram_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/genclkneg.u_ck_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pixelPll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ramPll/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>151.515</td>
<td>151.515</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>151.515</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixelPll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>154.003</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>53</td>
<td>PLL_L</td>
<td>pixelPll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>154.187</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C20[0][A]</td>
<td>psram_inst/u_psram_top/u_psram_sync/cs_memsync_3_s0/CLK</td>
</tr>
<tr>
<td>154.520</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>9</td>
<td>R16C20[0][A]</td>
<td style=" font-weight:bold;">psram_inst/u_psram_top/u_psram_sync/cs_memsync_3_s0/Q</td>
</tr>
<tr>
<td>155.076</td>
<td>0.555</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C19[3][B]</td>
<td>psram_inst/u_psram_top/u_psram_sync/ddr_rsti_s0/I0</td>
</tr>
<tr>
<td>155.799</td>
<td>0.724</td>
<td>tINS</td>
<td>RR</td>
<td>473</td>
<td>R12C19[3][B]</td>
<td style=" background: #97FFFF;">psram_inst/u_psram_top/u_psram_sync/ddr_rsti_s0/F</td>
</tr>
<tr>
<td>157.058</td>
<td>1.258</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOL23[A]</td>
<td style=" font-weight:bold;">psram_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/genclkneg.u_ck_gen/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>151.235</td>
<td>151.235</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>151.235</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ramPll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>153.722</td>
<td>2.487</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>PLL_R</td>
<td>ramPll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>153.722</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>3</td>
<td>-</td>
<td>psram_inst/u_psram_top/u_dqce_clk_x2p/CLKIN</td>
</tr>
<tr>
<td>153.943</td>
<td>0.221</td>
<td>tINS</td>
<td>FF</td>
<td>41</td>
<td>-</td>
<td>psram_inst/u_psram_top/u_dqce_clk_x2p/CLKOUT</td>
</tr>
<tr>
<td>154.033</td>
<td>0.090</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOL23[A]</td>
<td>psram_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/genclkneg.u_ck_gen/FCLK</td>
</tr>
<tr>
<td>154.063</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>psram_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/genclkneg.u_ck_gen</td>
</tr>
<tr>
<td>154.076</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL23[A]</td>
<td>psram_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/genclkneg.u_ck_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.127</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.281</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.724, 25.222%; route: 1.813, 63.166%; tC2Q: 0.333, 11.612%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.221, 70.966%; route: 0.090, 29.034%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.982</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>157.058</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>154.076</td>
</tr>
<tr>
<td class="label">From</td>
<td>psram_inst/u_psram_top/u_psram_sync/cs_memsync_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>psram_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[7].u_ides4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pixelPll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ramPll/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>151.515</td>
<td>151.515</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>151.515</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixelPll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>154.003</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>53</td>
<td>PLL_L</td>
<td>pixelPll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>154.187</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C20[0][A]</td>
<td>psram_inst/u_psram_top/u_psram_sync/cs_memsync_3_s0/CLK</td>
</tr>
<tr>
<td>154.520</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>9</td>
<td>R16C20[0][A]</td>
<td style=" font-weight:bold;">psram_inst/u_psram_top/u_psram_sync/cs_memsync_3_s0/Q</td>
</tr>
<tr>
<td>155.076</td>
<td>0.555</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C19[3][B]</td>
<td>psram_inst/u_psram_top/u_psram_sync/ddr_rsti_s0/I0</td>
</tr>
<tr>
<td>155.799</td>
<td>0.724</td>
<td>tINS</td>
<td>RR</td>
<td>473</td>
<td>R12C19[3][B]</td>
<td style=" background: #97FFFF;">psram_inst/u_psram_top/u_psram_sync/ddr_rsti_s0/F</td>
</tr>
<tr>
<td>157.058</td>
<td>1.258</td>
<td>tNET</td>
<td>RR</td>
<td>4</td>
<td>IOL27[A]</td>
<td style=" font-weight:bold;">psram_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[7].u_ides4/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>151.235</td>
<td>151.235</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>151.235</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ramPll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>153.722</td>
<td>2.487</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>PLL_R</td>
<td>ramPll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>153.722</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>3</td>
<td>-</td>
<td>psram_inst/u_psram_top/u_dqce_clk_x2p/CLKIN</td>
</tr>
<tr>
<td>153.943</td>
<td>0.221</td>
<td>tINS</td>
<td>FF</td>
<td>41</td>
<td>-</td>
<td>psram_inst/u_psram_top/u_dqce_clk_x2p/CLKOUT</td>
</tr>
<tr>
<td>154.033</td>
<td>0.090</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOL27[A]</td>
<td>psram_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[7].u_ides4/FCLK</td>
</tr>
<tr>
<td>154.063</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>psram_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[7].u_ides4</td>
</tr>
<tr>
<td>154.076</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL27[A]</td>
<td>psram_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[7].u_ides4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.127</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.281</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.724, 25.222%; route: 1.813, 63.166%; tC2Q: 0.333, 11.612%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.221, 70.966%; route: 0.090, 29.034%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.982</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>157.058</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>154.076</td>
</tr>
<tr>
<td class="label">From</td>
<td>psram_inst/u_psram_top/u_psram_sync/cs_memsync_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>psram_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[6].u_ides4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pixelPll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ramPll/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>151.515</td>
<td>151.515</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>151.515</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixelPll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>154.003</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>53</td>
<td>PLL_L</td>
<td>pixelPll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>154.187</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C20[0][A]</td>
<td>psram_inst/u_psram_top/u_psram_sync/cs_memsync_3_s0/CLK</td>
</tr>
<tr>
<td>154.520</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>9</td>
<td>R16C20[0][A]</td>
<td style=" font-weight:bold;">psram_inst/u_psram_top/u_psram_sync/cs_memsync_3_s0/Q</td>
</tr>
<tr>
<td>155.076</td>
<td>0.555</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C19[3][B]</td>
<td>psram_inst/u_psram_top/u_psram_sync/ddr_rsti_s0/I0</td>
</tr>
<tr>
<td>155.799</td>
<td>0.724</td>
<td>tINS</td>
<td>RR</td>
<td>473</td>
<td>R12C19[3][B]</td>
<td style=" background: #97FFFF;">psram_inst/u_psram_top/u_psram_sync/ddr_rsti_s0/F</td>
</tr>
<tr>
<td>157.058</td>
<td>1.258</td>
<td>tNET</td>
<td>RR</td>
<td>4</td>
<td>IOL26[A]</td>
<td style=" font-weight:bold;">psram_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[6].u_ides4/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>151.235</td>
<td>151.235</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>151.235</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ramPll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>153.722</td>
<td>2.487</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>PLL_R</td>
<td>ramPll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>153.722</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>3</td>
<td>-</td>
<td>psram_inst/u_psram_top/u_dqce_clk_x2p/CLKIN</td>
</tr>
<tr>
<td>153.943</td>
<td>0.221</td>
<td>tINS</td>
<td>FF</td>
<td>41</td>
<td>-</td>
<td>psram_inst/u_psram_top/u_dqce_clk_x2p/CLKOUT</td>
</tr>
<tr>
<td>154.033</td>
<td>0.090</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOL26[A]</td>
<td>psram_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[6].u_ides4/FCLK</td>
</tr>
<tr>
<td>154.063</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>psram_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[6].u_ides4</td>
</tr>
<tr>
<td>154.076</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL26[A]</td>
<td>psram_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[6].u_ides4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.127</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.281</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.724, 25.222%; route: 1.813, 63.166%; tC2Q: 0.333, 11.612%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.221, 70.966%; route: 0.090, 29.034%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.982</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>157.058</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>154.076</td>
</tr>
<tr>
<td class="label">From</td>
<td>psram_inst/u_psram_top/u_psram_sync/cs_memsync_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>psram_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[5].u_ides4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pixelPll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ramPll/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>151.515</td>
<td>151.515</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>151.515</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixelPll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>154.003</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>53</td>
<td>PLL_L</td>
<td>pixelPll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>154.187</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C20[0][A]</td>
<td>psram_inst/u_psram_top/u_psram_sync/cs_memsync_3_s0/CLK</td>
</tr>
<tr>
<td>154.520</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>9</td>
<td>R16C20[0][A]</td>
<td style=" font-weight:bold;">psram_inst/u_psram_top/u_psram_sync/cs_memsync_3_s0/Q</td>
</tr>
<tr>
<td>155.076</td>
<td>0.555</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C19[3][B]</td>
<td>psram_inst/u_psram_top/u_psram_sync/ddr_rsti_s0/I0</td>
</tr>
<tr>
<td>155.799</td>
<td>0.724</td>
<td>tINS</td>
<td>RR</td>
<td>473</td>
<td>R12C19[3][B]</td>
<td style=" background: #97FFFF;">psram_inst/u_psram_top/u_psram_sync/ddr_rsti_s0/F</td>
</tr>
<tr>
<td>157.058</td>
<td>1.258</td>
<td>tNET</td>
<td>RR</td>
<td>4</td>
<td>IOL25[A]</td>
<td style=" font-weight:bold;">psram_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[5].u_ides4/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>151.235</td>
<td>151.235</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>151.235</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ramPll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>153.722</td>
<td>2.487</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>PLL_R</td>
<td>ramPll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>153.722</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>3</td>
<td>-</td>
<td>psram_inst/u_psram_top/u_dqce_clk_x2p/CLKIN</td>
</tr>
<tr>
<td>153.943</td>
<td>0.221</td>
<td>tINS</td>
<td>FF</td>
<td>41</td>
<td>-</td>
<td>psram_inst/u_psram_top/u_dqce_clk_x2p/CLKOUT</td>
</tr>
<tr>
<td>154.033</td>
<td>0.090</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOL25[A]</td>
<td>psram_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[5].u_ides4/FCLK</td>
</tr>
<tr>
<td>154.063</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>psram_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[5].u_ides4</td>
</tr>
<tr>
<td>154.076</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL25[A]</td>
<td>psram_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[5].u_ides4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.127</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.281</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.724, 25.222%; route: 1.813, 63.166%; tC2Q: 0.333, 11.612%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.221, 70.966%; route: 0.090, 29.034%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.982</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>157.058</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>154.076</td>
</tr>
<tr>
<td class="label">From</td>
<td>psram_inst/u_psram_top/u_psram_sync/cs_memsync_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>psram_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[4].u_ides4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pixelPll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ramPll/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>151.515</td>
<td>151.515</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>151.515</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixelPll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>154.003</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>53</td>
<td>PLL_L</td>
<td>pixelPll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>154.187</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C20[0][A]</td>
<td>psram_inst/u_psram_top/u_psram_sync/cs_memsync_3_s0/CLK</td>
</tr>
<tr>
<td>154.520</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>9</td>
<td>R16C20[0][A]</td>
<td style=" font-weight:bold;">psram_inst/u_psram_top/u_psram_sync/cs_memsync_3_s0/Q</td>
</tr>
<tr>
<td>155.076</td>
<td>0.555</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C19[3][B]</td>
<td>psram_inst/u_psram_top/u_psram_sync/ddr_rsti_s0/I0</td>
</tr>
<tr>
<td>155.799</td>
<td>0.724</td>
<td>tINS</td>
<td>RR</td>
<td>473</td>
<td>R12C19[3][B]</td>
<td style=" background: #97FFFF;">psram_inst/u_psram_top/u_psram_sync/ddr_rsti_s0/F</td>
</tr>
<tr>
<td>157.058</td>
<td>1.258</td>
<td>tNET</td>
<td>RR</td>
<td>4</td>
<td>IOL24[B]</td>
<td style=" font-weight:bold;">psram_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[4].u_ides4/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>151.235</td>
<td>151.235</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>151.235</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ramPll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>153.722</td>
<td>2.487</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>PLL_R</td>
<td>ramPll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>153.722</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>3</td>
<td>-</td>
<td>psram_inst/u_psram_top/u_dqce_clk_x2p/CLKIN</td>
</tr>
<tr>
<td>153.943</td>
<td>0.221</td>
<td>tINS</td>
<td>FF</td>
<td>41</td>
<td>-</td>
<td>psram_inst/u_psram_top/u_dqce_clk_x2p/CLKOUT</td>
</tr>
<tr>
<td>154.033</td>
<td>0.090</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOL24[B]</td>
<td>psram_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[4].u_ides4/FCLK</td>
</tr>
<tr>
<td>154.063</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>psram_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[4].u_ides4</td>
</tr>
<tr>
<td>154.076</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL24[B]</td>
<td>psram_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[4].u_ides4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.127</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.281</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.724, 25.222%; route: 1.813, 63.166%; tC2Q: 0.333, 11.612%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.221, 70.966%; route: 0.090, 29.034%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.982</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>157.058</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>154.076</td>
</tr>
<tr>
<td class="label">From</td>
<td>psram_inst/u_psram_top/u_psram_sync/cs_memsync_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>psram_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[3].u_ides4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pixelPll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ramPll/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>151.515</td>
<td>151.515</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>151.515</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixelPll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>154.003</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>53</td>
<td>PLL_L</td>
<td>pixelPll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>154.187</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C20[0][A]</td>
<td>psram_inst/u_psram_top/u_psram_sync/cs_memsync_3_s0/CLK</td>
</tr>
<tr>
<td>154.520</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>9</td>
<td>R16C20[0][A]</td>
<td style=" font-weight:bold;">psram_inst/u_psram_top/u_psram_sync/cs_memsync_3_s0/Q</td>
</tr>
<tr>
<td>155.076</td>
<td>0.555</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C19[3][B]</td>
<td>psram_inst/u_psram_top/u_psram_sync/ddr_rsti_s0/I0</td>
</tr>
<tr>
<td>155.799</td>
<td>0.724</td>
<td>tINS</td>
<td>RR</td>
<td>473</td>
<td>R12C19[3][B]</td>
<td style=" background: #97FFFF;">psram_inst/u_psram_top/u_psram_sync/ddr_rsti_s0/F</td>
</tr>
<tr>
<td>157.058</td>
<td>1.258</td>
<td>tNET</td>
<td>RR</td>
<td>4</td>
<td>IOL21[A]</td>
<td style=" font-weight:bold;">psram_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[3].u_ides4/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>151.235</td>
<td>151.235</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>151.235</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ramPll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>153.722</td>
<td>2.487</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>PLL_R</td>
<td>ramPll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>153.722</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>3</td>
<td>-</td>
<td>psram_inst/u_psram_top/u_dqce_clk_x2p/CLKIN</td>
</tr>
<tr>
<td>153.943</td>
<td>0.221</td>
<td>tINS</td>
<td>FF</td>
<td>41</td>
<td>-</td>
<td>psram_inst/u_psram_top/u_dqce_clk_x2p/CLKOUT</td>
</tr>
<tr>
<td>154.033</td>
<td>0.090</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOL21[A]</td>
<td>psram_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[3].u_ides4/FCLK</td>
</tr>
<tr>
<td>154.063</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>psram_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[3].u_ides4</td>
</tr>
<tr>
<td>154.076</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL21[A]</td>
<td>psram_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[3].u_ides4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.127</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.281</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.724, 25.222%; route: 1.813, 63.166%; tC2Q: 0.333, 11.612%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.221, 70.966%; route: 0.090, 29.034%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.982</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>157.058</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>154.076</td>
</tr>
<tr>
<td class="label">From</td>
<td>psram_inst/u_psram_top/u_psram_sync/cs_memsync_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>psram_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[2].u_ides4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pixelPll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ramPll/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>151.515</td>
<td>151.515</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>151.515</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixelPll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>154.003</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>53</td>
<td>PLL_L</td>
<td>pixelPll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>154.187</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C20[0][A]</td>
<td>psram_inst/u_psram_top/u_psram_sync/cs_memsync_3_s0/CLK</td>
</tr>
<tr>
<td>154.520</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>9</td>
<td>R16C20[0][A]</td>
<td style=" font-weight:bold;">psram_inst/u_psram_top/u_psram_sync/cs_memsync_3_s0/Q</td>
</tr>
<tr>
<td>155.076</td>
<td>0.555</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C19[3][B]</td>
<td>psram_inst/u_psram_top/u_psram_sync/ddr_rsti_s0/I0</td>
</tr>
<tr>
<td>155.799</td>
<td>0.724</td>
<td>tINS</td>
<td>RR</td>
<td>473</td>
<td>R12C19[3][B]</td>
<td style=" background: #97FFFF;">psram_inst/u_psram_top/u_psram_sync/ddr_rsti_s0/F</td>
</tr>
<tr>
<td>157.058</td>
<td>1.258</td>
<td>tNET</td>
<td>RR</td>
<td>4</td>
<td>IOL20[B]</td>
<td style=" font-weight:bold;">psram_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[2].u_ides4/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>151.235</td>
<td>151.235</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>151.235</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ramPll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>153.722</td>
<td>2.487</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>PLL_R</td>
<td>ramPll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>153.722</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>3</td>
<td>-</td>
<td>psram_inst/u_psram_top/u_dqce_clk_x2p/CLKIN</td>
</tr>
<tr>
<td>153.943</td>
<td>0.221</td>
<td>tINS</td>
<td>FF</td>
<td>41</td>
<td>-</td>
<td>psram_inst/u_psram_top/u_dqce_clk_x2p/CLKOUT</td>
</tr>
<tr>
<td>154.033</td>
<td>0.090</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOL20[B]</td>
<td>psram_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[2].u_ides4/FCLK</td>
</tr>
<tr>
<td>154.063</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>psram_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[2].u_ides4</td>
</tr>
<tr>
<td>154.076</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL20[B]</td>
<td>psram_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[2].u_ides4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.127</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.281</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.724, 25.222%; route: 1.813, 63.166%; tC2Q: 0.333, 11.612%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.221, 70.966%; route: 0.090, 29.034%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.982</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>157.058</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>154.076</td>
</tr>
<tr>
<td class="label">From</td>
<td>psram_inst/u_psram_top/u_psram_sync/cs_memsync_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>psram_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[1].u_ides4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pixelPll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ramPll/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>151.515</td>
<td>151.515</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>151.515</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixelPll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>154.003</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>53</td>
<td>PLL_L</td>
<td>pixelPll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>154.187</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C20[0][A]</td>
<td>psram_inst/u_psram_top/u_psram_sync/cs_memsync_3_s0/CLK</td>
</tr>
<tr>
<td>154.520</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>9</td>
<td>R16C20[0][A]</td>
<td style=" font-weight:bold;">psram_inst/u_psram_top/u_psram_sync/cs_memsync_3_s0/Q</td>
</tr>
<tr>
<td>155.076</td>
<td>0.555</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C19[3][B]</td>
<td>psram_inst/u_psram_top/u_psram_sync/ddr_rsti_s0/I0</td>
</tr>
<tr>
<td>155.799</td>
<td>0.724</td>
<td>tINS</td>
<td>RR</td>
<td>473</td>
<td>R12C19[3][B]</td>
<td style=" background: #97FFFF;">psram_inst/u_psram_top/u_psram_sync/ddr_rsti_s0/F</td>
</tr>
<tr>
<td>157.058</td>
<td>1.258</td>
<td>tNET</td>
<td>RR</td>
<td>4</td>
<td>IOL20[A]</td>
<td style=" font-weight:bold;">psram_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[1].u_ides4/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>151.235</td>
<td>151.235</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>151.235</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ramPll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>153.722</td>
<td>2.487</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>PLL_R</td>
<td>ramPll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>153.722</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>3</td>
<td>-</td>
<td>psram_inst/u_psram_top/u_dqce_clk_x2p/CLKIN</td>
</tr>
<tr>
<td>153.943</td>
<td>0.221</td>
<td>tINS</td>
<td>FF</td>
<td>41</td>
<td>-</td>
<td>psram_inst/u_psram_top/u_dqce_clk_x2p/CLKOUT</td>
</tr>
<tr>
<td>154.033</td>
<td>0.090</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOL20[A]</td>
<td>psram_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[1].u_ides4/FCLK</td>
</tr>
<tr>
<td>154.063</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>psram_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[1].u_ides4</td>
</tr>
<tr>
<td>154.076</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL20[A]</td>
<td>psram_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[1].u_ides4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.127</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.281</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.724, 25.222%; route: 1.813, 63.166%; tC2Q: 0.333, 11.612%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.221, 70.966%; route: 0.090, 29.034%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.985</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.542</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.557</td>
</tr>
<tr>
<td class="label">From</td>
<td>psram_inst/u_psram_top/u_psram_sync/cs_memsync_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>psram_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/genclkneg.u_ck_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pixelPll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixelPll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.487</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>53</td>
<td>PLL_L</td>
<td>pixelPll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.672</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C20[0][A]</td>
<td>psram_inst/u_psram_top/u_psram_sync/cs_memsync_3_s0/CLK</td>
</tr>
<tr>
<td>3.005</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>9</td>
<td>R16C20[0][A]</td>
<td style=" font-weight:bold;">psram_inst/u_psram_top/u_psram_sync/cs_memsync_3_s0/Q</td>
</tr>
<tr>
<td>3.560</td>
<td>0.555</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C19[3][B]</td>
<td>psram_inst/u_psram_top/u_psram_sync/ddr_rsti_s0/I0</td>
</tr>
<tr>
<td>4.284</td>
<td>0.724</td>
<td>tINS</td>
<td>RR</td>
<td>473</td>
<td>R12C19[3][B]</td>
<td style=" background: #97FFFF;">psram_inst/u_psram_top/u_psram_sync/ddr_rsti_s0/F</td>
</tr>
<tr>
<td>5.542</td>
<td>1.258</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOL23[A]</td>
<td style=" font-weight:bold;">psram_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/genclkneg.u_ck_gen/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>478</td>
<td>LEFTSIDE[0]</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.515</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL23[A]</td>
<td>psram_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/genclkneg.u_ck_gen/PCLK</td>
</tr>
<tr>
<td>0.545</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>psram_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/genclkneg.u_ck_gen</td>
</tr>
<tr>
<td>0.557</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL23[A]</td>
<td>psram_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/genclkneg.u_ck_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.157</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.724, 25.222%; route: 1.813, 63.166%; tC2Q: 0.333, 11.612%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.985</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.542</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.557</td>
</tr>
<tr>
<td class="label">From</td>
<td>psram_inst/u_psram_top/u_psram_sync/cs_memsync_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>psram_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[7].u_ides4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pixelPll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixelPll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.487</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>53</td>
<td>PLL_L</td>
<td>pixelPll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.672</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C20[0][A]</td>
<td>psram_inst/u_psram_top/u_psram_sync/cs_memsync_3_s0/CLK</td>
</tr>
<tr>
<td>3.005</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>9</td>
<td>R16C20[0][A]</td>
<td style=" font-weight:bold;">psram_inst/u_psram_top/u_psram_sync/cs_memsync_3_s0/Q</td>
</tr>
<tr>
<td>3.560</td>
<td>0.555</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C19[3][B]</td>
<td>psram_inst/u_psram_top/u_psram_sync/ddr_rsti_s0/I0</td>
</tr>
<tr>
<td>4.284</td>
<td>0.724</td>
<td>tINS</td>
<td>RR</td>
<td>473</td>
<td>R12C19[3][B]</td>
<td style=" background: #97FFFF;">psram_inst/u_psram_top/u_psram_sync/ddr_rsti_s0/F</td>
</tr>
<tr>
<td>5.542</td>
<td>1.258</td>
<td>tNET</td>
<td>RR</td>
<td>4</td>
<td>IOL27[A]</td>
<td style=" font-weight:bold;">psram_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[7].u_ides4/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>478</td>
<td>LEFTSIDE[0]</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.515</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL27[A]</td>
<td>psram_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[7].u_ides4/PCLK</td>
</tr>
<tr>
<td>0.545</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>psram_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[7].u_ides4</td>
</tr>
<tr>
<td>0.557</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL27[A]</td>
<td>psram_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[7].u_ides4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.157</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.724, 25.222%; route: 1.813, 63.166%; tC2Q: 0.333, 11.612%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.985</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.542</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.557</td>
</tr>
<tr>
<td class="label">From</td>
<td>psram_inst/u_psram_top/u_psram_sync/cs_memsync_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>psram_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[6].u_ides4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pixelPll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixelPll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.487</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>53</td>
<td>PLL_L</td>
<td>pixelPll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.672</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C20[0][A]</td>
<td>psram_inst/u_psram_top/u_psram_sync/cs_memsync_3_s0/CLK</td>
</tr>
<tr>
<td>3.005</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>9</td>
<td>R16C20[0][A]</td>
<td style=" font-weight:bold;">psram_inst/u_psram_top/u_psram_sync/cs_memsync_3_s0/Q</td>
</tr>
<tr>
<td>3.560</td>
<td>0.555</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C19[3][B]</td>
<td>psram_inst/u_psram_top/u_psram_sync/ddr_rsti_s0/I0</td>
</tr>
<tr>
<td>4.284</td>
<td>0.724</td>
<td>tINS</td>
<td>RR</td>
<td>473</td>
<td>R12C19[3][B]</td>
<td style=" background: #97FFFF;">psram_inst/u_psram_top/u_psram_sync/ddr_rsti_s0/F</td>
</tr>
<tr>
<td>5.542</td>
<td>1.258</td>
<td>tNET</td>
<td>RR</td>
<td>4</td>
<td>IOL26[A]</td>
<td style=" font-weight:bold;">psram_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[6].u_ides4/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>478</td>
<td>LEFTSIDE[0]</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.515</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL26[A]</td>
<td>psram_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[6].u_ides4/PCLK</td>
</tr>
<tr>
<td>0.545</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>psram_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[6].u_ides4</td>
</tr>
<tr>
<td>0.557</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL26[A]</td>
<td>psram_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[6].u_ides4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.157</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.724, 25.222%; route: 1.813, 63.166%; tC2Q: 0.333, 11.612%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.985</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.542</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.557</td>
</tr>
<tr>
<td class="label">From</td>
<td>psram_inst/u_psram_top/u_psram_sync/cs_memsync_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>psram_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[5].u_ides4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pixelPll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixelPll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.487</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>53</td>
<td>PLL_L</td>
<td>pixelPll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.672</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C20[0][A]</td>
<td>psram_inst/u_psram_top/u_psram_sync/cs_memsync_3_s0/CLK</td>
</tr>
<tr>
<td>3.005</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>9</td>
<td>R16C20[0][A]</td>
<td style=" font-weight:bold;">psram_inst/u_psram_top/u_psram_sync/cs_memsync_3_s0/Q</td>
</tr>
<tr>
<td>3.560</td>
<td>0.555</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C19[3][B]</td>
<td>psram_inst/u_psram_top/u_psram_sync/ddr_rsti_s0/I0</td>
</tr>
<tr>
<td>4.284</td>
<td>0.724</td>
<td>tINS</td>
<td>RR</td>
<td>473</td>
<td>R12C19[3][B]</td>
<td style=" background: #97FFFF;">psram_inst/u_psram_top/u_psram_sync/ddr_rsti_s0/F</td>
</tr>
<tr>
<td>5.542</td>
<td>1.258</td>
<td>tNET</td>
<td>RR</td>
<td>4</td>
<td>IOL25[A]</td>
<td style=" font-weight:bold;">psram_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[5].u_ides4/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>478</td>
<td>LEFTSIDE[0]</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.515</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL25[A]</td>
<td>psram_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[5].u_ides4/PCLK</td>
</tr>
<tr>
<td>0.545</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>psram_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[5].u_ides4</td>
</tr>
<tr>
<td>0.557</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL25[A]</td>
<td>psram_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[5].u_ides4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.157</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.724, 25.222%; route: 1.813, 63.166%; tC2Q: 0.333, 11.612%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.985</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.542</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.557</td>
</tr>
<tr>
<td class="label">From</td>
<td>psram_inst/u_psram_top/u_psram_sync/cs_memsync_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>psram_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[4].u_ides4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pixelPll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixelPll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.487</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>53</td>
<td>PLL_L</td>
<td>pixelPll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.672</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C20[0][A]</td>
<td>psram_inst/u_psram_top/u_psram_sync/cs_memsync_3_s0/CLK</td>
</tr>
<tr>
<td>3.005</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>9</td>
<td>R16C20[0][A]</td>
<td style=" font-weight:bold;">psram_inst/u_psram_top/u_psram_sync/cs_memsync_3_s0/Q</td>
</tr>
<tr>
<td>3.560</td>
<td>0.555</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C19[3][B]</td>
<td>psram_inst/u_psram_top/u_psram_sync/ddr_rsti_s0/I0</td>
</tr>
<tr>
<td>4.284</td>
<td>0.724</td>
<td>tINS</td>
<td>RR</td>
<td>473</td>
<td>R12C19[3][B]</td>
<td style=" background: #97FFFF;">psram_inst/u_psram_top/u_psram_sync/ddr_rsti_s0/F</td>
</tr>
<tr>
<td>5.542</td>
<td>1.258</td>
<td>tNET</td>
<td>RR</td>
<td>4</td>
<td>IOL24[B]</td>
<td style=" font-weight:bold;">psram_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[4].u_ides4/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>478</td>
<td>LEFTSIDE[0]</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.515</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL24[B]</td>
<td>psram_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[4].u_ides4/PCLK</td>
</tr>
<tr>
<td>0.545</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>psram_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[4].u_ides4</td>
</tr>
<tr>
<td>0.557</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL24[B]</td>
<td>psram_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[4].u_ides4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.157</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.724, 25.222%; route: 1.813, 63.166%; tC2Q: 0.333, 11.612%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.985</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.542</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.557</td>
</tr>
<tr>
<td class="label">From</td>
<td>psram_inst/u_psram_top/u_psram_sync/cs_memsync_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>psram_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[3].u_ides4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pixelPll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixelPll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.487</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>53</td>
<td>PLL_L</td>
<td>pixelPll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.672</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C20[0][A]</td>
<td>psram_inst/u_psram_top/u_psram_sync/cs_memsync_3_s0/CLK</td>
</tr>
<tr>
<td>3.005</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>9</td>
<td>R16C20[0][A]</td>
<td style=" font-weight:bold;">psram_inst/u_psram_top/u_psram_sync/cs_memsync_3_s0/Q</td>
</tr>
<tr>
<td>3.560</td>
<td>0.555</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C19[3][B]</td>
<td>psram_inst/u_psram_top/u_psram_sync/ddr_rsti_s0/I0</td>
</tr>
<tr>
<td>4.284</td>
<td>0.724</td>
<td>tINS</td>
<td>RR</td>
<td>473</td>
<td>R12C19[3][B]</td>
<td style=" background: #97FFFF;">psram_inst/u_psram_top/u_psram_sync/ddr_rsti_s0/F</td>
</tr>
<tr>
<td>5.542</td>
<td>1.258</td>
<td>tNET</td>
<td>RR</td>
<td>4</td>
<td>IOL21[A]</td>
<td style=" font-weight:bold;">psram_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[3].u_ides4/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>478</td>
<td>LEFTSIDE[0]</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.515</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL21[A]</td>
<td>psram_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[3].u_ides4/PCLK</td>
</tr>
<tr>
<td>0.545</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>psram_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[3].u_ides4</td>
</tr>
<tr>
<td>0.557</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL21[A]</td>
<td>psram_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[3].u_ides4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.157</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.724, 25.222%; route: 1.813, 63.166%; tC2Q: 0.333, 11.612%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.985</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.542</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.557</td>
</tr>
<tr>
<td class="label">From</td>
<td>psram_inst/u_psram_top/u_psram_sync/cs_memsync_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>psram_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[2].u_ides4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pixelPll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixelPll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.487</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>53</td>
<td>PLL_L</td>
<td>pixelPll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.672</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C20[0][A]</td>
<td>psram_inst/u_psram_top/u_psram_sync/cs_memsync_3_s0/CLK</td>
</tr>
<tr>
<td>3.005</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>9</td>
<td>R16C20[0][A]</td>
<td style=" font-weight:bold;">psram_inst/u_psram_top/u_psram_sync/cs_memsync_3_s0/Q</td>
</tr>
<tr>
<td>3.560</td>
<td>0.555</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C19[3][B]</td>
<td>psram_inst/u_psram_top/u_psram_sync/ddr_rsti_s0/I0</td>
</tr>
<tr>
<td>4.284</td>
<td>0.724</td>
<td>tINS</td>
<td>RR</td>
<td>473</td>
<td>R12C19[3][B]</td>
<td style=" background: #97FFFF;">psram_inst/u_psram_top/u_psram_sync/ddr_rsti_s0/F</td>
</tr>
<tr>
<td>5.542</td>
<td>1.258</td>
<td>tNET</td>
<td>RR</td>
<td>4</td>
<td>IOL20[B]</td>
<td style=" font-weight:bold;">psram_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[2].u_ides4/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>478</td>
<td>LEFTSIDE[0]</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.515</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL20[B]</td>
<td>psram_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[2].u_ides4/PCLK</td>
</tr>
<tr>
<td>0.545</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>psram_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[2].u_ides4</td>
</tr>
<tr>
<td>0.557</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL20[B]</td>
<td>psram_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[2].u_ides4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.157</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.724, 25.222%; route: 1.813, 63.166%; tC2Q: 0.333, 11.612%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.985</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.542</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.557</td>
</tr>
<tr>
<td class="label">From</td>
<td>psram_inst/u_psram_top/u_psram_sync/cs_memsync_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>psram_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[1].u_ides4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pixelPll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixelPll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.487</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>53</td>
<td>PLL_L</td>
<td>pixelPll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.672</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C20[0][A]</td>
<td>psram_inst/u_psram_top/u_psram_sync/cs_memsync_3_s0/CLK</td>
</tr>
<tr>
<td>3.005</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>9</td>
<td>R16C20[0][A]</td>
<td style=" font-weight:bold;">psram_inst/u_psram_top/u_psram_sync/cs_memsync_3_s0/Q</td>
</tr>
<tr>
<td>3.560</td>
<td>0.555</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C19[3][B]</td>
<td>psram_inst/u_psram_top/u_psram_sync/ddr_rsti_s0/I0</td>
</tr>
<tr>
<td>4.284</td>
<td>0.724</td>
<td>tINS</td>
<td>RR</td>
<td>473</td>
<td>R12C19[3][B]</td>
<td style=" background: #97FFFF;">psram_inst/u_psram_top/u_psram_sync/ddr_rsti_s0/F</td>
</tr>
<tr>
<td>5.542</td>
<td>1.258</td>
<td>tNET</td>
<td>RR</td>
<td>4</td>
<td>IOL20[A]</td>
<td style=" font-weight:bold;">psram_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[1].u_ides4/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>478</td>
<td>LEFTSIDE[0]</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.515</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL20[A]</td>
<td>psram_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[1].u_ides4/PCLK</td>
</tr>
<tr>
<td>0.545</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>psram_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[1].u_ides4</td>
</tr>
<tr>
<td>0.557</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL20[A]</td>
<td>psram_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[1].u_ides4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.157</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.724, 25.222%; route: 1.813, 63.166%; tC2Q: 0.333, 11.612%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>4.845</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>6.095</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>psram_inst/u_psram_top/rd_data_d_63_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>6.173</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.173</td>
<td>0.000</td>
<td></td>
<td></td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>6.503</td>
<td>0.330</td>
<td>tCL</td>
<td>FF</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>6.765</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>psram_inst/u_psram_top/rd_data_d_63_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>12.346</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>12.346</td>
<td>0.000</td>
<td></td>
<td></td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>12.676</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>12.860</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>psram_inst/u_psram_top/rd_data_d_63_s0/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>4.845</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>6.095</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>psram_inst/u_psram_top/rd_data_d_62_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>6.173</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.173</td>
<td>0.000</td>
<td></td>
<td></td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>6.503</td>
<td>0.330</td>
<td>tCL</td>
<td>FF</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>6.765</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>psram_inst/u_psram_top/rd_data_d_62_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>12.346</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>12.346</td>
<td>0.000</td>
<td></td>
<td></td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>12.676</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>12.860</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>psram_inst/u_psram_top/rd_data_d_62_s0/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>4.845</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>6.095</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>psram_inst/u_psram_top/rd_data_d_60_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>6.173</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.173</td>
<td>0.000</td>
<td></td>
<td></td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>6.503</td>
<td>0.330</td>
<td>tCL</td>
<td>FF</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>6.765</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>psram_inst/u_psram_top/rd_data_d_60_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>12.346</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>12.346</td>
<td>0.000</td>
<td></td>
<td></td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>12.676</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>12.860</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>psram_inst/u_psram_top/rd_data_d_60_s0/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>4.845</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>6.095</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>psram_inst/u_psram_top/rd_data_d_56_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>6.173</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.173</td>
<td>0.000</td>
<td></td>
<td></td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>6.503</td>
<td>0.330</td>
<td>tCL</td>
<td>FF</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>6.765</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>psram_inst/u_psram_top/rd_data_d_56_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>12.346</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>12.346</td>
<td>0.000</td>
<td></td>
<td></td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>12.676</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>12.860</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>psram_inst/u_psram_top/rd_data_d_56_s0/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>4.845</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>6.095</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>psram_inst/u_psram_top/rd_data_d_54_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>6.173</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.173</td>
<td>0.000</td>
<td></td>
<td></td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>6.503</td>
<td>0.330</td>
<td>tCL</td>
<td>FF</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>6.765</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>psram_inst/u_psram_top/rd_data_d_54_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>12.346</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>12.346</td>
<td>0.000</td>
<td></td>
<td></td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>12.676</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>12.860</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>psram_inst/u_psram_top/rd_data_d_54_s0/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>4.845</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>6.095</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>psram_inst/u_psram_top/rd_data_d_53_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>6.173</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.173</td>
<td>0.000</td>
<td></td>
<td></td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>6.503</td>
<td>0.330</td>
<td>tCL</td>
<td>FF</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>6.765</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>psram_inst/u_psram_top/rd_data_d_53_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>12.346</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>12.346</td>
<td>0.000</td>
<td></td>
<td></td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>12.676</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>12.860</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>psram_inst/u_psram_top/rd_data_d_53_s0/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>4.845</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>6.095</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>psram_inst/u_psram_top/u_psram_wd/dll_lock_d0_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>6.173</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.173</td>
<td>0.000</td>
<td></td>
<td></td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>6.503</td>
<td>0.330</td>
<td>tCL</td>
<td>FF</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>6.765</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>psram_inst/u_psram_top/u_psram_wd/dll_lock_d0_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>12.346</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>12.346</td>
<td>0.000</td>
<td></td>
<td></td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>12.676</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>12.860</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>psram_inst/u_psram_top/u_psram_wd/dll_lock_d0_s0/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>4.845</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>6.095</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>psram_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/q14_1_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>6.173</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.173</td>
<td>0.000</td>
<td></td>
<td></td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>6.503</td>
<td>0.330</td>
<td>tCL</td>
<td>FF</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>6.765</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>psram_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/q14_1_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>12.346</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>12.346</td>
<td>0.000</td>
<td></td>
<td></td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>12.676</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>12.860</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>psram_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/q14_1_s0/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>4.845</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>6.095</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>psram_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/q15_0_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>6.173</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.173</td>
<td>0.000</td>
<td></td>
<td></td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>6.503</td>
<td>0.330</td>
<td>tCL</td>
<td>FF</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>6.765</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>psram_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/q15_0_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>12.346</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>12.346</td>
<td>0.000</td>
<td></td>
<td></td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>12.676</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>12.860</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>psram_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/q15_0_s0/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>4.845</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>6.095</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>psram_inst/u_psram_top/u_psram_wd/step_1_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>6.173</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.173</td>
<td>0.000</td>
<td></td>
<td></td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>6.503</td>
<td>0.330</td>
<td>tCL</td>
<td>FF</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>6.765</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>psram_inst/u_psram_top/u_psram_wd/step_1_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>12.346</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>12.346</td>
<td>0.000</td>
<td></td>
<td></td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>12.676</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>12.860</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>psram_inst/u_psram_top/u_psram_wd/step_1_s0/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>478</td>
<td>clk_out</td>
<td>1.101</td>
<td>0.262</td>
</tr>
<tr>
<td>473</td>
<td>ddr_rsti</td>
<td>-6.289</td>
<td>2.148</td>
</tr>
<tr>
<td>102</td>
<td>init_calib</td>
<td>3.197</td>
<td>2.857</td>
</tr>
<tr>
<td>65</td>
<td>rd_data_valid_d1_0[1]</td>
<td>6.855</td>
<td>3.810</td>
</tr>
<tr>
<td>65</td>
<td>rd_data_valid_d1[0]</td>
<td>7.721</td>
<td>2.791</td>
</tr>
<tr>
<td>64</td>
<td>wr_dq_29_8</td>
<td>4.237</td>
<td>2.077</td>
</tr>
<tr>
<td>57</td>
<td>config_done_Z</td>
<td>2.968</td>
<td>2.662</td>
</tr>
<tr>
<td>53</td>
<td>LCD_CLK_d</td>
<td>-6.289</td>
<td>0.661</td>
</tr>
<tr>
<td>41</td>
<td>clk_x2p</td>
<td>-1.949</td>
<td>0.376</td>
</tr>
<tr>
<td>39</td>
<td>read_calibration[1].wr_ptr[0]</td>
<td>3.692</td>
<td>2.186</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R13C16</td>
<td>83.33%</td>
</tr>
<tr>
<td>R13C24</td>
<td>83.33%</td>
</tr>
<tr>
<td>R11C32</td>
<td>81.94%</td>
</tr>
<tr>
<td>R16C14</td>
<td>80.56%</td>
</tr>
<tr>
<td>R12C22</td>
<td>79.17%</td>
</tr>
<tr>
<td>R12C16</td>
<td>79.17%</td>
</tr>
<tr>
<td>R12C19</td>
<td>79.17%</td>
</tr>
<tr>
<td>R14C20</td>
<td>79.17%</td>
</tr>
<tr>
<td>R15C11</td>
<td>79.17%</td>
</tr>
<tr>
<td>R11C20</td>
<td>77.78%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
</table>
</div><!-- content -->
</body>
</html>
