<?xml version="1.0" encoding="UTF-8"?>
<RootFolder label="COREGEN" treetype="folder" language="COREGEN">
	<Folder label="VERILOG Component Instantiation" treetype="folder">
		<Template label="encoder_b8b10b" treetype="template">
 
 
// The following must be inserted into your Verilog file for this
// core to be instantiated. Change the instance name and port connections
// (in parentheses) to your own signal names.
 
encoder_b8b10b YourInstanceName (
    .din(din), // Bus [7 : 0] 
    .kin(kin),
    .clk(clk),
    .dout(dout), // Bus [9 : 0] 
    .ce(ce));

 
		</Template>
		<Template label="fifo" treetype="template">
 
 
// The following must be inserted into your Verilog file for this
// core to be instantiated. Change the instance name and port connections
// (in parentheses) to your own signal names.
 
fifo YourInstanceName (
    .clk(clk),
    .din(din), // Bus [33 : 0] 
    .rd_en(rd_en),
    .wr_en(wr_en),
    .dout(dout), // Bus [33 : 0] 
    .empty(empty),
    .full(full),
    .prog_empty(prog_empty),
    .prog_full(prog_full));

 
		</Template>
		<Template label="sinus" treetype="template">
 
 
// The following must be inserted into your Verilog file for this
// core to be instantiated. Change the instance name and port connections
// (in parentheses) to your own signal names.
 
sinus YourInstanceName (
    .THETA(THETA), // Bus [9 : 0] 
    .CLK(CLK),
    .SINE(SINE), // Bus [8 : 0] 
    .COSINE(COSINE)); // Bus [8 : 0] 

 
		</Template>
		<Template label="multiplier_xy" treetype="template">
 
 
// The following must be inserted into your Verilog file for this
// core to be instantiated. Change the instance name and port connections
// (in parentheses) to your own signal names.
 
multiplier_xy YourInstanceName (
    .clk(clk),
    .a(a), // Bus [7 : 0] 
    .b(b), // Bus [8 : 0] 
    .p(p)); // Bus [8 : 0] 

 
		</Template>
	</Folder>
	<Folder label="VHDL Component Instantiation" treetype="folder">
		<Template label="encoder_b8b10b" treetype="template">
 
 
-- The following code must appear in the VHDL architecture header:
 
component encoder_b8b10b
    port (
    din: IN std_logic_VECTOR(7 downto 0);
    kin: IN std_logic;
    clk: IN std_logic;
    dout: OUT std_logic_VECTOR(9 downto 0);
    ce: IN std_logic);
end component;


 
-------------------------------------------------------------
 
-- The following code must appear in the VHDL architecture body.
-- Substitute your own instance name and net names.
 
your_instance_name : encoder_b8b10b
        port map (
            din =&gt; din,
            kin =&gt; kin,
            clk =&gt; clk,
            dout =&gt; dout,
            ce =&gt; ce);
 
		</Template>
		<Template label="fifo" treetype="template">
 
 
-- The following code must appear in the VHDL architecture header:
 
component fifo
    port (
    clk: IN std_logic;
    din: IN std_logic_VECTOR(33 downto 0);
    rd_en: IN std_logic;
    wr_en: IN std_logic;
    dout: OUT std_logic_VECTOR(33 downto 0);
    empty: OUT std_logic;
    full: OUT std_logic;
    prog_empty: OUT std_logic;
    prog_full: OUT std_logic);
end component;


 
-------------------------------------------------------------
 
-- The following code must appear in the VHDL architecture body.
-- Substitute your own instance name and net names.
 
your_instance_name : fifo
        port map (
            clk =&gt; clk,
            din =&gt; din,
            rd_en =&gt; rd_en,
            wr_en =&gt; wr_en,
            dout =&gt; dout,
            empty =&gt; empty,
            full =&gt; full,
            prog_empty =&gt; prog_empty,
            prog_full =&gt; prog_full);
 
		</Template>
		<Template label="sinus" treetype="template">
 
 
-- The following code must appear in the VHDL architecture header:
 
component sinus
    port (
    THETA: IN std_logic_VECTOR(9 downto 0);
    CLK: IN std_logic;
    SINE: OUT std_logic_VECTOR(8 downto 0);
    COSINE: OUT std_logic_VECTOR(8 downto 0));
end component;


 
-------------------------------------------------------------
 
-- The following code must appear in the VHDL architecture body.
-- Substitute your own instance name and net names.
 
your_instance_name : sinus
        port map (
            THETA =&gt; THETA,
            CLK =&gt; CLK,
            SINE =&gt; SINE,
            COSINE =&gt; COSINE);
 
		</Template>
		<Template label="multiplier_xy" treetype="template">
 
 
-- The following code must appear in the VHDL architecture header:
 
component multiplier_xy
    port (
    clk: IN std_logic;
    a: IN std_logic_VECTOR(7 downto 0);
    b: IN std_logic_VECTOR(8 downto 0);
    p: OUT std_logic_VECTOR(8 downto 0));
end component;


 
-------------------------------------------------------------
 
-- The following code must appear in the VHDL architecture body.
-- Substitute your own instance name and net names.
 
your_instance_name : multiplier_xy
        port map (
            clk =&gt; clk,
            a =&gt; a,
            b =&gt; b,
            p =&gt; p);
 
		</Template>
	</Folder>
</RootFolder>
