// Seed: 4028691646
module module_0 ();
  always @(posedge id_1 or id_1)
    if (id_1) id_1 <= #id_1 1;
    else id_1 <= id_1;
  event id_2;
endmodule
module module_1 (
    input tri id_0,
    input logic id_1,
    input tri id_2,
    input wor id_3,
    input supply1 id_4
);
  assign id_6 = 1 - 1'b0;
  always @(id_6) begin
    id_6 <= id_1;
  end
  module_0();
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20
);
  inout wire id_20;
  inout wire id_19;
  input wire id_18;
  inout wire id_17;
  output wire id_16;
  inout wire id_15;
  input wire id_14;
  output wire id_13;
  inout wire id_12;
  output wire id_11;
  output wire id_10;
  inout wire id_9;
  output wire id_8;
  input wire id_7;
  output wire id_6;
  inout wire id_5;
  input wire id_4;
  input wire id_3;
  input wire id_2;
  input wire id_1;
  wire id_21;
  assign id_12#(.id_1(id_20)) = 1;
  module_0();
endmodule
