<dec f='llvm/llvm/utils/TableGen/X86RecognizableInstr.h' l='177' type='bool'/>
<offset>192</offset>
<doc f='llvm/llvm/utils/TableGen/X86RecognizableInstr.h' l='176'>/// The hasVEX_4V field from the record</doc>
<use f='llvm/llvm/utils/TableGen/X86RecognizableInstr.cpp' l='85' u='w' c='_ZN4llvm15X86Disassembler17RecognizableInstrC1ERNS0_18DisassemblerTablesERKNS_18CodeGenInstructionEt'/>
<use f='llvm/llvm/utils/TableGen/X86RecognizableInstr.cpp' l='454' u='r' c='_ZN4llvm15X86Disassembler17RecognizableInstr24emitInstructionSpecifierEv'/>
<use f='llvm/llvm/utils/TableGen/X86RecognizableInstr.cpp' l='511' u='r' c='_ZN4llvm15X86Disassembler17RecognizableInstr24emitInstructionSpecifierEv'/>
<use f='llvm/llvm/utils/TableGen/X86RecognizableInstr.cpp' l='533' u='r' c='_ZN4llvm15X86Disassembler17RecognizableInstr24emitInstructionSpecifierEv'/>
<use f='llvm/llvm/utils/TableGen/X86RecognizableInstr.cpp' l='557' u='r' c='_ZN4llvm15X86Disassembler17RecognizableInstr24emitInstructionSpecifierEv'/>
<use f='llvm/llvm/utils/TableGen/X86RecognizableInstr.cpp' l='604' u='r' c='_ZN4llvm15X86Disassembler17RecognizableInstr24emitInstructionSpecifierEv'/>
<use f='llvm/llvm/utils/TableGen/X86RecognizableInstr.cpp' l='658' u='r' c='_ZN4llvm15X86Disassembler17RecognizableInstr24emitInstructionSpecifierEv'/>
<use f='llvm/llvm/utils/TableGen/X86RecognizableInstr.cpp' l='688' u='r' c='_ZN4llvm15X86Disassembler17RecognizableInstr24emitInstructionSpecifierEv'/>
