{"Source Block": ["serv/servant/servant_ram.v@17:28@HdlStmProcess", "\n   reg [31:0] \t\tmem [0:depth/4-1] /* verilator public */;\n\n   wire [aw-3:0] \taddr = i_wb_adr[aw-1:2];\n\n   always @(posedge i_wb_clk)\n     o_wb_ack <= i_wb_cyc & !o_wb_ack;\n\n   always @(posedge i_wb_clk) begin\n      if (we[0]) mem[addr][7:0]   <= i_wb_dat[7:0];\n      if (we[1]) mem[addr][15:8]  <= i_wb_dat[15:8];\n      if (we[2]) mem[addr][23:16] <= i_wb_dat[23:16];\n"], "Clone Blocks": [], "Diff Content": {"Delete": [[23, "     o_wb_ack <= i_wb_cyc & !o_wb_ack;\n"]], "Add": [[23, "     if (i_wb_rst & (RESET_STRATEGY != \"NONE\"))\n"], [23, "       o_wb_ack <= 1'b0;\n"], [23, "     else\n"], [23, "       o_wb_ack <= i_wb_cyc & !o_wb_ack;\n"]]}}