#-----------------------------------------------------------
# Vivado v2018.2.2 (64-bit)
# SW Build 2348494 on Mon Oct  1 18:25:39 MDT 2018
# IP Build 2318053 on Mon Oct  1 21:44:26 MDT 2018
# Start of session at: Fri May 24 15:16:29 2019
# Process ID: 23133
# Current directory: /run/media/nikolas/Linux_Data/CE435_vidado_labs/Lab_5/ce435_5/HW/sobel_proj_gold/sobel_proj_gold.runs/impl_1
# Command line: vivado -log design_1_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source design_1_wrapper.tcl -notrace
# Log file: /run/media/nikolas/Linux_Data/CE435_vidado_labs/Lab_5/ce435_5/HW/sobel_proj_gold/sobel_proj_gold.runs/impl_1/design_1_wrapper.vdi
# Journal file: /run/media/nikolas/Linux_Data/CE435_vidado_labs/Lab_5/ce435_5/HW/sobel_proj_gold/sobel_proj_gold.runs/impl_1/vivado.jou
#-----------------------------------------------------------
source design_1_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/run/media/nikolas/Linux_Data/CE435_vidado_labs/Lab_5/ce435_5/HW/hls_sobel_proj_target_4/solution1/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/run/media/nikolas/Linux_Data/Programs/xilinx/Vivado/Vivado/2018.2/data/ip'.
Command: link_design -top design_1_wrapper -part xc7z020clg484-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint '/run/media/nikolas/Linux_Data/CE435_vidado_labs/Lab_5/ce435_5/HW/sobel_proj_gold/sobel_proj_gold.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/design_1_axi_smc_0.dcp' for cell 'design_1_i/axi_smc'
INFO: [Project 1-454] Reading design checkpoint '/run/media/nikolas/Linux_Data/CE435_vidado_labs/Lab_5/ce435_5/HW/sobel_proj_gold/sobel_proj_gold.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.dcp' for cell 'design_1_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint '/run/media/nikolas/Linux_Data/CE435_vidado_labs/Lab_5/ce435_5/HW/sobel_proj_gold/sobel_proj_gold.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0.dcp' for cell 'design_1_i/rst_ps7_0_100M'
INFO: [Project 1-454] Reading design checkpoint '/run/media/nikolas/Linux_Data/CE435_vidado_labs/Lab_5/ce435_5/HW/sobel_proj_gold/sobel_proj_gold.srcs/sources_1/bd/design_1/ip/design_1_sobel_0_1/design_1_sobel_0_1.dcp' for cell 'design_1_i/sobel_0'
INFO: [Project 1-454] Reading design checkpoint '/run/media/nikolas/Linux_Data/CE435_vidado_labs/Lab_5/ce435_5/HW/sobel_proj_gold/sobel_proj_gold.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0.dcp' for cell 'design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc'
INFO: [Netlist 29-17] Analyzing 637 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2.2
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/run/media/nikolas/Linux_Data/CE435_vidado_labs/Lab_5/ce435_5/HW/sobel_proj_gold/sobel_proj_gold.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
Finished Parsing XDC File [/run/media/nikolas/Linux_Data/CE435_vidado_labs/Lab_5/ce435_5/HW/sobel_proj_gold/sobel_proj_gold.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
Parsing XDC File [/run/media/nikolas/Linux_Data/CE435_vidado_labs/Lab_5/ce435_5/HW/sobel_proj_gold/sobel_proj_gold.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0_board.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [/run/media/nikolas/Linux_Data/CE435_vidado_labs/Lab_5/ce435_5/HW/sobel_proj_gold/sobel_proj_gold.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0_board.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Parsing XDC File [/run/media/nikolas/Linux_Data/CE435_vidado_labs/Lab_5/ce435_5/HW/sobel_proj_gold/sobel_proj_gold.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [/run/media/nikolas/Linux_Data/CE435_vidado_labs/Lab_5/ce435_5/HW/sobel_proj_gold/sobel_proj_gold.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Parsing XDC File [/run/media/nikolas/Linux_Data/CE435_vidado_labs/Lab_5/ce435_5/HW/sobel_proj_gold/sobel_proj_gold.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_1/bd_afc3_psr_aclk_0_board.xdc] for cell 'design_1_i/axi_smc/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/run/media/nikolas/Linux_Data/CE435_vidado_labs/Lab_5/ce435_5/HW/sobel_proj_gold/sobel_proj_gold.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_1/bd_afc3_psr_aclk_0_board.xdc] for cell 'design_1_i/axi_smc/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/run/media/nikolas/Linux_Data/CE435_vidado_labs/Lab_5/ce435_5/HW/sobel_proj_gold/sobel_proj_gold.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_1/bd_afc3_psr_aclk_0.xdc] for cell 'design_1_i/axi_smc/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/run/media/nikolas/Linux_Data/CE435_vidado_labs/Lab_5/ce435_5/HW/sobel_proj_gold/sobel_proj_gold.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_1/bd_afc3_psr_aclk_0.xdc] for cell 'design_1_i/axi_smc/inst/clk_map/psr_aclk/U0'
Sourcing Tcl File [/run/media/nikolas/Linux_Data/Programs/xilinx/Vivado/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/run/media/nikolas/Linux_Data/Programs/xilinx/Vivado/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/run/media/nikolas/Linux_Data/Programs/xilinx/Vivado/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/run/media/nikolas/Linux_Data/Programs/xilinx/Vivado/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/run/media/nikolas/Linux_Data/Programs/xilinx/Vivado/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/run/media/nikolas/Linux_Data/Programs/xilinx/Vivado/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/run/media/nikolas/Linux_Data/Programs/xilinx/Vivado/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/run/media/nikolas/Linux_Data/Programs/xilinx/Vivado/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/run/media/nikolas/Linux_Data/Programs/xilinx/Vivado/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/run/media/nikolas/Linux_Data/Programs/xilinx/Vivado/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/run/media/nikolas/Linux_Data/Programs/xilinx/Vivado/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/run/media/nikolas/Linux_Data/Programs/xilinx/Vivado/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/run/media/nikolas/Linux_Data/Programs/xilinx/Vivado/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/run/media/nikolas/Linux_Data/Programs/xilinx/Vivado/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/run/media/nikolas/Linux_Data/Programs/xilinx/Vivado/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/run/media/nikolas/Linux_Data/Programs/xilinx/Vivado/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/run/media/nikolas/Linux_Data/Programs/xilinx/Vivado/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/run/media/nikolas/Linux_Data/Programs/xilinx/Vivado/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/run/media/nikolas/Linux_Data/Programs/xilinx/Vivado/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/run/media/nikolas/Linux_Data/Programs/xilinx/Vivado/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/run/media/nikolas/Linux_Data/Programs/xilinx/Vivado/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/run/media/nikolas/Linux_Data/Programs/xilinx/Vivado/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/run/media/nikolas/Linux_Data/Programs/xilinx/Vivado/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/run/media/nikolas/Linux_Data/Programs/xilinx/Vivado/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/run/media/nikolas/Linux_Data/Programs/xilinx/Vivado/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/run/media/nikolas/Linux_Data/Programs/xilinx/Vivado/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/run/media/nikolas/Linux_Data/Programs/xilinx/Vivado/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/run/media/nikolas/Linux_Data/Programs/xilinx/Vivado/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/run/media/nikolas/Linux_Data/Programs/xilinx/Vivado/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/run/media/nikolas/Linux_Data/Programs/xilinx/Vivado/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/run/media/nikolas/Linux_Data/Programs/xilinx/Vivado/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/run/media/nikolas/Linux_Data/Programs/xilinx/Vivado/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/run/media/nikolas/Linux_Data/Programs/xilinx/Vivado/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/run/media/nikolas/Linux_Data/Programs/xilinx/Vivado/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/run/media/nikolas/Linux_Data/Programs/xilinx/Vivado/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/run/media/nikolas/Linux_Data/Programs/xilinx/Vivado/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/run/media/nikolas/Linux_Data/Programs/xilinx/Vivado/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/run/media/nikolas/Linux_Data/Programs/xilinx/Vivado/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/run/media/nikolas/Linux_Data/Programs/xilinx/Vivado/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/run/media/nikolas/Linux_Data/Programs/xilinx/Vivado/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/run/media/nikolas/Linux_Data/Programs/xilinx/Vivado/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/run/media/nikolas/Linux_Data/Programs/xilinx/Vivado/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/run/media/nikolas/Linux_Data/Programs/xilinx/Vivado/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/run/media/nikolas/Linux_Data/Programs/xilinx/Vivado/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/run/media/nikolas/Linux_Data/Programs/xilinx/Vivado/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/run/media/nikolas/Linux_Data/Programs/xilinx/Vivado/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/run/media/nikolas/Linux_Data/Programs/xilinx/Vivado/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/run/media/nikolas/Linux_Data/Programs/xilinx/Vivado/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/run/media/nikolas/Linux_Data/Programs/xilinx/Vivado/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/run/media/nikolas/Linux_Data/Programs/xilinx/Vivado/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/run/media/nikolas/Linux_Data/Programs/xilinx/Vivado/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/run/media/nikolas/Linux_Data/Programs/xilinx/Vivado/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/run/media/nikolas/Linux_Data/Programs/xilinx/Vivado/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/run/media/nikolas/Linux_Data/Programs/xilinx/Vivado/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/run/media/nikolas/Linux_Data/Programs/xilinx/Vivado/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/run/media/nikolas/Linux_Data/Programs/xilinx/Vivado/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/run/media/nikolas/Linux_Data/Programs/xilinx/Vivado/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/run/media/nikolas/Linux_Data/Programs/xilinx/Vivado/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/run/media/nikolas/Linux_Data/Programs/xilinx/Vivado/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/run/media/nikolas/Linux_Data/Programs/xilinx/Vivado/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/run/media/nikolas/Linux_Data/Programs/xilinx/Vivado/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/run/media/nikolas/Linux_Data/Programs/xilinx/Vivado/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/run/media/nikolas/Linux_Data/Programs/xilinx/Vivado/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/run/media/nikolas/Linux_Data/Programs/xilinx/Vivado/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 296 instances were transformed.
  RAM16X1D => RAM32X1D (RAMD32, RAMD32): 2 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 287 instances
  RAM32X1D => RAM32X1D (RAMD32, RAMD32): 7 instances

15 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:32 . Memory (MB): peak = 1690.516 ; gain = 511.008 ; free physical = 2352 ; free virtual = 7847
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1690.516 ; gain = 0.000 ; free physical = 2345 ; free virtual = 7840

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 1ddd777e0

Time (s): cpu = 00:00:15 ; elapsed = 00:00:23 . Memory (MB): peak = 2096.043 ; gain = 405.527 ; free physical = 1923 ; free virtual = 7434

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 15 inverter(s) to 64 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 21c9be927

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2096.043 ; gain = 0.000 ; free physical = 1947 ; free virtual = 7459
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 2 inverter(s) to 16 load pin(s).
Phase 2 Constant propagation | Checksum: 1a0800815

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2096.043 ; gain = 0.000 ; free physical = 1947 ; free virtual = 7459
INFO: [Opt 31-389] Phase Constant propagation created 59 cells and removed 1220 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 152daaab4

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2096.043 ; gain = 0.000 ; free physical = 1944 ; free virtual = 7456
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 2072 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 152daaab4

Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 2096.043 ; gain = 0.000 ; free physical = 1944 ; free virtual = 7456
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 1798f4c82

Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 2096.043 ; gain = 0.000 ; free physical = 1944 ; free virtual = 7456
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 1798f4c82

Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 2096.043 ; gain = 0.000 ; free physical = 1944 ; free virtual = 7456
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2096.043 ; gain = 0.000 ; free physical = 1944 ; free virtual = 7457
Ending Logic Optimization Task | Checksum: 1798f4c82

Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 2096.043 ; gain = 0.000 ; free physical = 1944 ; free virtual = 7457

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.822 | TNS=-2593.244 |
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 34 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 1 newly gated: 0 Total Ports: 68
Ending PowerOpt Patch Enables Task | Checksum: 19b1caaa0

Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.21 . Memory (MB): peak = 2491.172 ; gain = 0.000 ; free physical = 1906 ; free virtual = 7402
Ending Power Optimization Task | Checksum: 19b1caaa0

Time (s): cpu = 00:00:19 ; elapsed = 00:00:09 . Memory (MB): peak = 2491.172 ; gain = 395.129 ; free physical = 1929 ; free virtual = 7425

Starting Final Cleanup Task

Starting Logic Optimization Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Logic Optimization Task | Checksum: 10240eee3

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2491.172 ; gain = 0.000 ; free physical = 1939 ; free virtual = 7435
Ending Final Cleanup Task | Checksum: 10240eee3

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2491.172 ; gain = 0.000 ; free physical = 1939 ; free virtual = 7435
INFO: [Common 17-83] Releasing license: Implementation
38 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:48 ; elapsed = 00:00:43 . Memory (MB): peak = 2491.172 ; gain = 800.656 ; free physical = 1939 ; free virtual = 7435
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.35 ; elapsed = 00:00:00.10 . Memory (MB): peak = 2491.172 ; gain = 0.000 ; free physical = 1932 ; free virtual = 7431
INFO: [Common 17-1381] The checkpoint '/run/media/nikolas/Linux_Data/CE435_vidado_labs/Lab_5/ce435_5/HW/sobel_proj_gold/sobel_proj_gold.runs/impl_1/design_1_wrapper_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 2491.172 ; gain = 0.000 ; free physical = 1908 ; free virtual = 7430
INFO: [runtcl-4] Executing : report_drc -file design_1_wrapper_drc_opted.rpt -pb design_1_wrapper_drc_opted.pb -rpx design_1_wrapper_drc_opted.rpx
Command: report_drc -file design_1_wrapper_drc_opted.rpt -pb design_1_wrapper_drc_opted.pb -rpx design_1_wrapper_drc_opted.rpx
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /run/media/nikolas/Linux_Data/CE435_vidado_labs/Lab_5/ce435_5/HW/sobel_proj_gold/sobel_proj_gold.runs/impl_1/design_1_wrapper_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 4 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2499.176 ; gain = 0.000 ; free physical = 1905 ; free virtual = 7429
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: be8d81b2

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.15 . Memory (MB): peak = 2499.176 ; gain = 0.000 ; free physical = 1905 ; free virtual = 7429
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2499.176 ; gain = 0.000 ; free physical = 1906 ; free virtual = 7430

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 66c291c3

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 2499.176 ; gain = 0.000 ; free physical = 1878 ; free virtual = 7403

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 13e8d896a

Time (s): cpu = 00:00:16 ; elapsed = 00:00:11 . Memory (MB): peak = 2499.176 ; gain = 0.000 ; free physical = 1838 ; free virtual = 7363

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 13e8d896a

Time (s): cpu = 00:00:16 ; elapsed = 00:00:11 . Memory (MB): peak = 2499.176 ; gain = 0.000 ; free physical = 1838 ; free virtual = 7363
Phase 1 Placer Initialization | Checksum: 13e8d896a

Time (s): cpu = 00:00:16 ; elapsed = 00:00:11 . Memory (MB): peak = 2499.176 ; gain = 0.000 ; free physical = 1838 ; free virtual = 7363

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 144318a8e

Time (s): cpu = 00:00:21 ; elapsed = 00:00:13 . Memory (MB): peak = 2499.176 ; gain = 0.000 ; free physical = 1844 ; free virtual = 7349

Phase 2.2 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-76] Pass 1. Identified 2 candidate nets for fanout optimization.
INFO: [Physopt 32-81] Processed net design_1_i/sobel_0/inst/reg_23465[0]. Replicated 3 times.
INFO: [Physopt 32-81] Processed net design_1_i/sobel_0/inst/reg_23465[1]. Replicated 3 times.
INFO: [Physopt 32-232] Optimized 2 nets. Created 6 new instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 2 nets or cells. Created 6 new cells, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.12 . Memory (MB): peak = 2499.176 ; gain = 0.000 ; free physical = 1800 ; free virtual = 7329
INFO: [Physopt 32-117] Net design_1_i/sobel_0/inst/input_buffer_0_U/sobel_input_buffebkb_ram_U/ADDRBWRADDR[1] could not be optimized because driver design_1_i/sobel_0/inst/input_buffer_0_U/sobel_input_buffebkb_ram_U/ram_reg_i_16__2 could not be replicated
INFO: [Physopt 32-117] Net design_1_i/sobel_0/inst/input_buffer_20_U/sobel_input_buffebkb_ram_U/ADDRBWRADDR[1] could not be optimized because driver design_1_i/sobel_0/inst/input_buffer_20_U/sobel_input_buffebkb_ram_U/ram_reg_i_15 could not be replicated
INFO: [Physopt 32-117] Net design_1_i/sobel_0/inst/input_buffer_0_U/sobel_input_buffebkb_ram_U/ADDRARDADDR[2] could not be optimized because driver design_1_i/sobel_0/inst/input_buffer_0_U/sobel_input_buffebkb_ram_U/ram_reg_i_8__3 could not be replicated
INFO: [Physopt 32-117] Net design_1_i/sobel_0/inst/input_buffer_20_U/sobel_input_buffebkb_ram_U/ADDRARDADDR[1] could not be optimized because driver design_1_i/sobel_0/inst/input_buffer_20_U/sobel_input_buffebkb_ram_U/ram_reg_i_8__0 could not be replicated
INFO: [Physopt 32-117] Net design_1_i/sobel_0/inst/input_buffer_20_U/sobel_input_buffebkb_ram_U/ADDRARDADDR[2] could not be optimized because driver design_1_i/sobel_0/inst/input_buffer_20_U/sobel_input_buffebkb_ram_U/ram_reg_i_7__0 could not be replicated
INFO: [Physopt 32-117] Net design_1_i/sobel_0/inst/input_buffer_20_U/sobel_input_buffebkb_ram_U/ADDRBWRADDR[0] could not be optimized because driver design_1_i/sobel_0/inst/input_buffer_20_U/sobel_input_buffebkb_ram_U/ram_reg_i_16__0 could not be replicated
INFO: [Physopt 32-117] Net design_1_i/sobel_0/inst/input_buffer_0_U/sobel_input_buffebkb_ram_U/ADDRBWRADDR[2] could not be optimized because driver design_1_i/sobel_0/inst/input_buffer_0_U/sobel_input_buffebkb_ram_U/ram_reg_i_15__3 could not be replicated
INFO: [Physopt 32-117] Net design_1_i/sobel_0/inst/input_buffer_20_U/sobel_input_buffebkb_ram_U/ADDRARDADDR[0] could not be optimized because driver design_1_i/sobel_0/inst/input_buffer_20_U/sobel_input_buffebkb_ram_U/ram_reg_i_9__0 could not be replicated
INFO: [Physopt 32-117] Net design_1_i/sobel_0/inst/input_buffer_0_U/sobel_input_buffebkb_ram_U/ADDRBWRADDR[3] could not be optimized because driver design_1_i/sobel_0/inst/input_buffer_0_U/sobel_input_buffebkb_ram_U/ram_reg_i_14__3 could not be replicated
INFO: [Physopt 32-117] Net design_1_i/sobel_0/inst/input_buffer_20_U/sobel_input_buffebkb_ram_U/ADDRBWRADDR[5] could not be optimized because driver design_1_i/sobel_0/inst/input_buffer_20_U/sobel_input_buffebkb_ram_U/ram_reg_i_11__0 could not be replicated
INFO: [Physopt 32-117] Net design_1_i/sobel_0/inst/input_buffer_31_U/sobel_input_buffebkb_ram_U/ADDRBWRADDR[1] could not be optimized because driver design_1_i/sobel_0/inst/input_buffer_31_U/sobel_input_buffebkb_ram_U/ram_reg_i_15__2 could not be replicated
INFO: [Physopt 32-117] Net design_1_i/sobel_0/inst/input_buffer_20_U/sobel_input_buffebkb_ram_U/ADDRARDADDR[5] could not be optimized because driver design_1_i/sobel_0/inst/input_buffer_20_U/sobel_input_buffebkb_ram_U/ram_reg_i_4__0 could not be replicated
INFO: [Physopt 32-117] Net design_1_i/sobel_0/inst/input_buffer_20_U/sobel_input_buffebkb_ram_U/ADDRARDADDR[3] could not be optimized because driver design_1_i/sobel_0/inst/input_buffer_20_U/sobel_input_buffebkb_ram_U/ram_reg_i_6__0 could not be replicated
INFO: [Physopt 32-117] Net design_1_i/sobel_0/inst/sobel_XSOBEL_OUTPUT_BUS_m_axi_U/bus_write/buff_wdata/input_buffer_22_ce1 could not be optimized because driver design_1_i/sobel_0/inst/sobel_XSOBEL_OUTPUT_BUS_m_axi_U/bus_write/buff_wdata/ram_reg_i_2 could not be replicated
INFO: [Physopt 32-117] Net design_1_i/sobel_0/inst/input_buffer_0_U/sobel_input_buffebkb_ram_U/ADDRARDADDR[1] could not be optimized because driver design_1_i/sobel_0/inst/input_buffer_0_U/sobel_input_buffebkb_ram_U/ram_reg_i_9__3 could not be replicated
INFO: [Physopt 32-117] Net design_1_i/sobel_0/inst/input_buffer_20_U/sobel_input_buffebkb_ram_U/ADDRBWRADDR[2] could not be optimized because driver design_1_i/sobel_0/inst/input_buffer_20_U/sobel_input_buffebkb_ram_U/ram_reg_i_14__0 could not be replicated
INFO: [Physopt 32-117] Net design_1_i/sobel_0/inst/input_buffer_20_U/sobel_input_buffebkb_ram_U/ADDRARDADDR[4] could not be optimized because driver design_1_i/sobel_0/inst/input_buffer_20_U/sobel_input_buffebkb_ram_U/ram_reg_i_5__0 could not be replicated
INFO: [Physopt 32-117] Net design_1_i/sobel_0/inst/input_buffer_20_U/sobel_input_buffebkb_ram_U/ADDRBWRADDR[4] could not be optimized because driver design_1_i/sobel_0/inst/input_buffer_20_U/sobel_input_buffebkb_ram_U/ram_reg_i_12__0 could not be replicated
INFO: [Physopt 32-117] Net design_1_i/sobel_0/inst/input_buffer_31_U/sobel_input_buffebkb_ram_U/ADDRBWRADDR[2] could not be optimized because driver design_1_i/sobel_0/inst/input_buffer_31_U/sobel_input_buffebkb_ram_U/ram_reg_i_14__2 could not be replicated
INFO: [Physopt 32-117] Net design_1_i/sobel_0/inst/input_buffer_20_U/sobel_input_buffebkb_ram_U/ADDRARDADDR[6] could not be optimized because driver design_1_i/sobel_0/inst/input_buffer_20_U/sobel_input_buffebkb_ram_U/ram_reg_i_3__1 could not be replicated
INFO: [Physopt 32-117] Net design_1_i/sobel_0/inst/input_buffer_8_U/sobel_input_buffebkb_ram_U/ADDRARDADDR[1] could not be optimized because driver design_1_i/sobel_0/inst/input_buffer_8_U/sobel_input_buffebkb_ram_U/ram_reg_i_4__3 could not be replicated
INFO: [Physopt 32-117] Net design_1_i/sobel_0/inst/input_buffer_8_U/sobel_input_buffebkb_ram_U/ADDRARDADDR[0] could not be optimized because driver design_1_i/sobel_0/inst/input_buffer_8_U/sobel_input_buffebkb_ram_U/ram_reg_i_5__3 could not be replicated
INFO: [Physopt 32-117] Net design_1_i/sobel_0/inst/input_buffer_31_U/sobel_input_buffebkb_ram_U/ADDRARDADDR[2] could not be optimized because driver design_1_i/sobel_0/inst/input_buffer_31_U/sobel_input_buffebkb_ram_U/ram_reg_i_7__2 could not be replicated
INFO: [Physopt 32-117] Net design_1_i/sobel_0/inst/input_buffer_0_U/sobel_input_buffebkb_ram_U/ADDRARDADDR[3] could not be optimized because driver design_1_i/sobel_0/inst/input_buffer_0_U/sobel_input_buffebkb_ram_U/ram_reg_i_7__3 could not be replicated
INFO: [Physopt 32-117] Net design_1_i/sobel_0/inst/input_buffer_31_U/sobel_input_buffebkb_ram_U/ADDRBWRADDR[3] could not be optimized because driver design_1_i/sobel_0/inst/input_buffer_31_U/sobel_input_buffebkb_ram_U/ram_reg_i_13__2 could not be replicated
INFO: [Physopt 32-117] Net design_1_i/sobel_0/inst/input_buffer_31_U/sobel_input_buffebkb_ram_U/ADDRARDADDR[1] could not be optimized because driver design_1_i/sobel_0/inst/input_buffer_31_U/sobel_input_buffebkb_ram_U/ram_reg_i_8__2 could not be replicated
INFO: [Physopt 32-117] Net design_1_i/sobel_0/inst/input_buffer_0_U/sobel_input_buffebkb_ram_U/input_buffer_0_ce1 could not be optimized because driver design_1_i/sobel_0/inst/input_buffer_0_U/sobel_input_buffebkb_ram_U/ram_reg_i_2__11 could not be replicated
INFO: [Physopt 32-117] Net design_1_i/sobel_0/inst/sobel_XSOBEL_INPUT_BUS_m_axi_U/bus_read/rs_rdata/input_buffer_22_ce0 could not be optimized because driver design_1_i/sobel_0/inst/sobel_XSOBEL_INPUT_BUS_m_axi_U/bus_read/rs_rdata/ram_reg_i_1__0 could not be replicated
INFO: [Physopt 32-117] Net design_1_i/sobel_0/inst/sobel_XSOBEL_INPUT_BUS_m_axi_U/bus_read/rs_rdata/input_buffer_11_ce0 could not be optimized because driver design_1_i/sobel_0/inst/sobel_XSOBEL_INPUT_BUS_m_axi_U/bus_read/rs_rdata/ram_reg_i_1__1 could not be replicated
INFO: [Physopt 32-117] Net design_1_i/sobel_0/inst/sobel_XSOBEL_OUTPUT_BUS_m_axi_U/bus_write/buff_wdata/input_buffer_11_ce1 could not be optimized because driver design_1_i/sobel_0/inst/sobel_XSOBEL_OUTPUT_BUS_m_axi_U/bus_write/buff_wdata/ram_reg_i_2__1 could not be replicated
INFO: [Physopt 32-117] Net design_1_i/sobel_0/inst/input_buffer_31_U/sobel_input_buffebkb_ram_U/ADDRARDADDR[0] could not be optimized because driver design_1_i/sobel_0/inst/input_buffer_31_U/sobel_input_buffebkb_ram_U/ram_reg_i_9__2 could not be replicated
INFO: [Physopt 32-117] Net design_1_i/sobel_0/inst/input_buffer_20_U/sobel_input_buffebkb_ram_U/WEBWE[0] could not be optimized because driver design_1_i/sobel_0/inst/input_buffer_20_U/sobel_input_buffebkb_ram_U/ram_reg_i_34__3 could not be replicated
INFO: [Physopt 32-117] Net design_1_i/sobel_0/inst/input_buffer_31_U/sobel_input_buffebkb_ram_U/ADDRARDADDR[5] could not be optimized because driver design_1_i/sobel_0/inst/input_buffer_31_U/sobel_input_buffebkb_ram_U/ram_reg_i_4__2 could not be replicated
INFO: [Physopt 32-117] Net design_1_i/sobel_0/inst/input_buffer_20_U/sobel_input_buffebkb_ram_U/ADDRBWRADDR[3] could not be optimized because driver design_1_i/sobel_0/inst/input_buffer_20_U/sobel_input_buffebkb_ram_U/ram_reg_i_13__0 could not be replicated
INFO: [Physopt 32-117] Net design_1_i/sobel_0/inst/input_buffer_31_U/sobel_input_buffebkb_ram_U/ADDRARDADDR[6] could not be optimized because driver design_1_i/sobel_0/inst/input_buffer_31_U/sobel_input_buffebkb_ram_U/ram_reg_i_3__3 could not be replicated
INFO: [Physopt 32-117] Net design_1_i/sobel_0/inst/input_buffer_31_U/sobel_input_buffebkb_ram_U/ADDRBWRADDR[4] could not be optimized because driver design_1_i/sobel_0/inst/input_buffer_31_U/sobel_input_buffebkb_ram_U/ram_reg_i_12__2 could not be replicated
INFO: [Physopt 32-117] Net design_1_i/sobel_0/inst/input_buffer_31_U/sobel_input_buffebkb_ram_U/ADDRBWRADDR[0] could not be optimized because driver design_1_i/sobel_0/inst/input_buffer_31_U/sobel_input_buffebkb_ram_U/ram_reg_i_16__1 could not be replicated
INFO: [Physopt 32-117] Net design_1_i/sobel_0/inst/input_buffer_31_U/sobel_input_buffebkb_ram_U/ADDRARDADDR[3] could not be optimized because driver design_1_i/sobel_0/inst/input_buffer_31_U/sobel_input_buffebkb_ram_U/ram_reg_i_6__2 could not be replicated
INFO: [Physopt 32-117] Net design_1_i/sobel_0/inst/input_buffer_31_U/sobel_input_buffebkb_ram_U/ADDRARDADDR[4] could not be optimized because driver design_1_i/sobel_0/inst/input_buffer_31_U/sobel_input_buffebkb_ram_U/ram_reg_i_5__2 could not be replicated
INFO: [Physopt 32-117] Net design_1_i/sobel_0/inst/input_buffer_20_U/sobel_input_buffebkb_ram_U/ADDRBWRADDR[6] could not be optimized because driver design_1_i/sobel_0/inst/input_buffer_20_U/sobel_input_buffebkb_ram_U/ram_reg_i_10__0 could not be replicated
INFO: [Physopt 32-117] Net design_1_i/sobel_0/inst/input_buffer_31_U/sobel_input_buffebkb_ram_U/ADDRBWRADDR[5] could not be optimized because driver design_1_i/sobel_0/inst/input_buffer_31_U/sobel_input_buffebkb_ram_U/ram_reg_i_11__2 could not be replicated
INFO: [Physopt 32-117] Net design_1_i/sobel_0/inst/input_buffer_0_U/sobel_input_buffebkb_ram_U/ADDRBWRADDR[4] could not be optimized because driver design_1_i/sobel_0/inst/input_buffer_0_U/sobel_input_buffebkb_ram_U/ram_reg_i_13__3 could not be replicated
INFO: [Physopt 32-117] Net design_1_i/sobel_0/inst/input_buffer_8_U/sobel_input_buffebkb_ram_U/ADDRBWRADDR[1] could not be optimized because driver design_1_i/sobel_0/inst/input_buffer_8_U/sobel_input_buffebkb_ram_U/ram_reg_i_11__5 could not be replicated
INFO: [Physopt 32-117] Net design_1_i/sobel_0/inst/input_buffer_8_U/sobel_input_buffebkb_ram_U/ADDRBWRADDR[0] could not be optimized because driver design_1_i/sobel_0/inst/input_buffer_8_U/sobel_input_buffebkb_ram_U/ram_reg_i_12__5 could not be replicated
INFO: [Physopt 32-117] Net design_1_i/sobel_0/inst/sobel_XSOBEL_OUTPUT_BUS_m_axi_U/bus_write/buff_wdata/input_buffer_0_ce0 could not be optimized because driver design_1_i/sobel_0/inst/sobel_XSOBEL_OUTPUT_BUS_m_axi_U/bus_write/buff_wdata/ram_reg_i_1 could not be replicated
INFO: [Physopt 32-117] Net design_1_i/sobel_0/inst/input_buffer_31_U/sobel_input_buffebkb_ram_U/ADDRBWRADDR[6] could not be optimized because driver design_1_i/sobel_0/inst/input_buffer_31_U/sobel_input_buffebkb_ram_U/ram_reg_i_10__2 could not be replicated
INFO: [Physopt 32-117] Net design_1_i/sobel_0/inst/input_buffer_0_U/sobel_input_buffebkb_ram_U/ADDRARDADDR[4] could not be optimized because driver design_1_i/sobel_0/inst/input_buffer_0_U/sobel_input_buffebkb_ram_U/ram_reg_i_6__3 could not be replicated
INFO: [Physopt 32-117] Net design_1_i/sobel_0/inst/input_buffer_0_U/sobel_input_buffebkb_ram_U/ADDRARDADDR[0] could not be optimized because driver design_1_i/sobel_0/inst/input_buffer_0_U/sobel_input_buffebkb_ram_U/ram_reg_i_10__3 could not be replicated
INFO: [Physopt 32-117] Net design_1_i/sobel_0/inst/input_buffer_0_U/sobel_input_buffebkb_ram_U/ADDRBWRADDR[0] could not be optimized because driver design_1_i/sobel_0/inst/input_buffer_0_U/sobel_input_buffebkb_ram_U/ram_reg_i_17__14 could not be replicated
INFO: [Physopt 32-117] Net design_1_i/sobel_0/inst/arrayNo9_reg_440130 could not be optimized because driver design_1_i/sobel_0/inst/mul1_reg_43998_reg_i_1 could not be replicated
INFO: [Physopt 32-46] Identified 6 candidate nets for critical-cell optimization.
INFO: [Physopt 32-81] Processed net design_1_i/sobel_0/inst/reg_23465[7]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net design_1_i/sobel_0/inst/reg_23465[6]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net design_1_i/sobel_0/inst/reg_23465[2]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net design_1_i/sobel_0/inst/reg_23465[5]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net design_1_i/sobel_0/inst/reg_23465[3]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net design_1_i/sobel_0/inst/reg_23465[4]. Replicated 1 times.
INFO: [Physopt 32-232] Optimized 6 nets. Created 6 new instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 6 nets or cells. Created 6 new cells, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.10 . Memory (MB): peak = 2499.176 ; gain = 0.000 ; free physical = 1800 ; free virtual = 7329
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2499.176 ; gain = 0.000 ; free physical = 1801 ; free virtual = 7329

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------
|  Optimization       |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Fanout             |            6  |              0  |                     2  |           0  |           1  |  00:00:00  |
|  Critical Cell      |            6  |              0  |                     6  |           0  |           1  |  00:00:00  |
|  Total              |           12  |              0  |                     8  |           0  |           3  |  00:00:01  |
-----------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis In Placer | Checksum: 839f6497

Time (s): cpu = 00:01:13 ; elapsed = 00:00:36 . Memory (MB): peak = 2499.176 ; gain = 0.000 ; free physical = 1802 ; free virtual = 7330
Phase 2 Global Placement | Checksum: 150b9124c

Time (s): cpu = 00:01:15 ; elapsed = 00:00:37 . Memory (MB): peak = 2499.176 ; gain = 0.000 ; free physical = 1812 ; free virtual = 7341

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 150b9124c

Time (s): cpu = 00:01:16 ; elapsed = 00:00:37 . Memory (MB): peak = 2499.176 ; gain = 0.000 ; free physical = 1812 ; free virtual = 7341

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 2525b56b1

Time (s): cpu = 00:01:23 ; elapsed = 00:00:40 . Memory (MB): peak = 2499.176 ; gain = 0.000 ; free physical = 1806 ; free virtual = 7336

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 233a49269

Time (s): cpu = 00:01:23 ; elapsed = 00:00:41 . Memory (MB): peak = 2499.176 ; gain = 0.000 ; free physical = 1807 ; free virtual = 7336

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 2406a2d65

Time (s): cpu = 00:01:23 ; elapsed = 00:00:41 . Memory (MB): peak = 2499.176 ; gain = 0.000 ; free physical = 1807 ; free virtual = 7336

Phase 3.5 Timing Path Optimizer
Phase 3.5 Timing Path Optimizer | Checksum: 2406a2d65

Time (s): cpu = 00:01:24 ; elapsed = 00:00:41 . Memory (MB): peak = 2499.176 ; gain = 0.000 ; free physical = 1807 ; free virtual = 7336

Phase 3.6 Fast Optimization
Phase 3.6 Fast Optimization | Checksum: 1b500d3fc

Time (s): cpu = 00:01:28 ; elapsed = 00:00:45 . Memory (MB): peak = 2499.176 ; gain = 0.000 ; free physical = 1825 ; free virtual = 7334

Phase 3.7 Small Shape Detail Placement
Phase 3.7 Small Shape Detail Placement | Checksum: 1772c356f

Time (s): cpu = 00:01:37 ; elapsed = 00:00:54 . Memory (MB): peak = 2499.176 ; gain = 0.000 ; free physical = 1787 ; free virtual = 7317

Phase 3.8 Re-assign LUT pins
Phase 3.8 Re-assign LUT pins | Checksum: db7cf65f

Time (s): cpu = 00:01:38 ; elapsed = 00:00:55 . Memory (MB): peak = 2499.176 ; gain = 0.000 ; free physical = 1788 ; free virtual = 7318

Phase 3.9 Pipeline Register Optimization
Phase 3.9 Pipeline Register Optimization | Checksum: 135d16ca9

Time (s): cpu = 00:01:38 ; elapsed = 00:00:55 . Memory (MB): peak = 2499.176 ; gain = 0.000 ; free physical = 1788 ; free virtual = 7318

Phase 3.10 Fast Optimization
Phase 3.10 Fast Optimization | Checksum: 81c14549

Time (s): cpu = 00:02:02 ; elapsed = 00:01:12 . Memory (MB): peak = 2499.176 ; gain = 0.000 ; free physical = 1794 ; free virtual = 7303
Phase 3 Detail Placement | Checksum: 81c14549

Time (s): cpu = 00:02:02 ; elapsed = 00:01:12 . Memory (MB): peak = 2499.176 ; gain = 0.000 ; free physical = 1794 ; free virtual = 7303

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 19270ec03

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-31] BUFG insertion identified 0 candidate nets, 0 success, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason.
Phase 4.1.1.1 BUFG Insertion | Checksum: 19270ec03

Time (s): cpu = 00:02:11 ; elapsed = 00:01:16 . Memory (MB): peak = 2499.176 ; gain = 0.000 ; free physical = 1804 ; free virtual = 7313
INFO: [Place 30-746] Post Placement Timing Summary WNS=-2.049. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 1908fc524

Time (s): cpu = 00:03:22 ; elapsed = 00:02:30 . Memory (MB): peak = 2499.176 ; gain = 0.000 ; free physical = 1773 ; free virtual = 7304
Phase 4.1 Post Commit Optimization | Checksum: 1908fc524

Time (s): cpu = 00:03:22 ; elapsed = 00:02:30 . Memory (MB): peak = 2499.176 ; gain = 0.000 ; free physical = 1773 ; free virtual = 7304

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1908fc524

Time (s): cpu = 00:03:23 ; elapsed = 00:02:31 . Memory (MB): peak = 2499.176 ; gain = 0.000 ; free physical = 1774 ; free virtual = 7304

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 1908fc524

Time (s): cpu = 00:03:23 ; elapsed = 00:02:31 . Memory (MB): peak = 2499.176 ; gain = 0.000 ; free physical = 1774 ; free virtual = 7304

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 1068a2b30

Time (s): cpu = 00:03:23 ; elapsed = 00:02:31 . Memory (MB): peak = 2499.176 ; gain = 0.000 ; free physical = 1773 ; free virtual = 7304
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1068a2b30

Time (s): cpu = 00:03:23 ; elapsed = 00:02:31 . Memory (MB): peak = 2499.176 ; gain = 0.000 ; free physical = 1773 ; free virtual = 7304
Ending Placer Task | Checksum: ae47c97b

Time (s): cpu = 00:03:23 ; elapsed = 00:02:31 . Memory (MB): peak = 2499.176 ; gain = 0.000 ; free physical = 1797 ; free virtual = 7328
INFO: [Common 17-83] Releasing license: Implementation
125 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:03:28 ; elapsed = 00:02:35 . Memory (MB): peak = 2499.176 ; gain = 0.000 ; free physical = 1797 ; free virtual = 7328
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2499.176 ; gain = 0.000 ; free physical = 1757 ; free virtual = 7320
INFO: [Common 17-1381] The checkpoint '/run/media/nikolas/Linux_Data/CE435_vidado_labs/Lab_5/ce435_5/HW/sobel_proj_gold/sobel_proj_gold.runs/impl_1/design_1_wrapper_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 2499.176 ; gain = 0.000 ; free physical = 1773 ; free virtual = 7321
INFO: [runtcl-4] Executing : report_io -file design_1_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.15 . Memory (MB): peak = 2499.176 ; gain = 0.000 ; free physical = 1762 ; free virtual = 7309
INFO: [runtcl-4] Executing : report_utilization -file design_1_wrapper_utilization_placed.rpt -pb design_1_wrapper_utilization_placed.pb
report_utilization: Time (s): cpu = 00:00:00.32 ; elapsed = 00:00:00.37 . Memory (MB): peak = 2499.176 ; gain = 0.000 ; free physical = 1771 ; free virtual = 7319
INFO: [runtcl-4] Executing : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.18 ; elapsed = 00:00:00.21 . Memory (MB): peak = 2499.176 ; gain = 0.000 ; free physical = 1769 ; free virtual = 7318
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 4 CPUs
Checksum: PlaceDB: 9ea525db ConstDB: 0 ShapeSum: fa2a3a0 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 946a867a

Time (s): cpu = 00:00:28 ; elapsed = 00:00:20 . Memory (MB): peak = 2499.176 ; gain = 0.000 ; free physical = 1642 ; free virtual = 7191
Post Restoration Checksum: NetGraph: 4a03b2ab NumContArr: 4a66d3cf Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 946a867a

Time (s): cpu = 00:00:29 ; elapsed = 00:00:21 . Memory (MB): peak = 2499.176 ; gain = 0.000 ; free physical = 1645 ; free virtual = 7195

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 946a867a

Time (s): cpu = 00:00:29 ; elapsed = 00:00:21 . Memory (MB): peak = 2499.176 ; gain = 0.000 ; free physical = 1630 ; free virtual = 7180

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 946a867a

Time (s): cpu = 00:00:29 ; elapsed = 00:00:21 . Memory (MB): peak = 2499.176 ; gain = 0.000 ; free physical = 1630 ; free virtual = 7180
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 22d52a586

Time (s): cpu = 00:00:40 ; elapsed = 00:00:26 . Memory (MB): peak = 2499.176 ; gain = 0.000 ; free physical = 1606 ; free virtual = 7156
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.095 | TNS=-5659.531| WHS=-0.250 | THS=-417.542|

Phase 2 Router Initialization | Checksum: 1b94a0dca

Time (s): cpu = 00:00:46 ; elapsed = 00:00:28 . Memory (MB): peak = 2499.176 ; gain = 0.000 ; free physical = 1625 ; free virtual = 7154

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 22f2c19c2

Time (s): cpu = 00:01:24 ; elapsed = 00:00:39 . Memory (MB): peak = 2499.176 ; gain = 0.000 ; free physical = 1617 ; free virtual = 7146

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 7485
 Number of Nodes with overlaps = 2066
 Number of Nodes with overlaps = 843
 Number of Nodes with overlaps = 407
 Number of Nodes with overlaps = 180
 Number of Nodes with overlaps = 85
 Number of Nodes with overlaps = 45
 Number of Nodes with overlaps = 17
 Number of Nodes with overlaps = 9
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-3.069 | TNS=-11970.127| WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 2067eb89b

Time (s): cpu = 00:04:32 ; elapsed = 00:01:41 . Memory (MB): peak = 2499.176 ; gain = 0.000 ; free physical = 1516 ; free virtual = 7122

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 1700
 Number of Nodes with overlaps = 1502
 Number of Nodes with overlaps = 970
 Number of Nodes with overlaps = 560
 Number of Nodes with overlaps = 428
 Number of Nodes with overlaps = 277
 Number of Nodes with overlaps = 163
 Number of Nodes with overlaps = 93
 Number of Nodes with overlaps = 59
 Number of Nodes with overlaps = 28
 Number of Nodes with overlaps = 14
 Number of Nodes with overlaps = 20
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-3.149 | TNS=-13091.979| WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 297017140

Time (s): cpu = 00:08:58 ; elapsed = 00:03:26 . Memory (MB): peak = 2499.176 ; gain = 0.000 ; free physical = 1351 ; free virtual = 7062
Phase 4 Rip-up And Reroute | Checksum: 297017140

Time (s): cpu = 00:08:58 ; elapsed = 00:03:26 . Memory (MB): peak = 2499.176 ; gain = 0.000 ; free physical = 1351 ; free virtual = 7061

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 27417d790

Time (s): cpu = 00:09:01 ; elapsed = 00:03:27 . Memory (MB): peak = 2499.176 ; gain = 0.000 ; free physical = 1349 ; free virtual = 7061
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.954 | TNS=-10794.741| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 214cae73

Time (s): cpu = 00:09:13 ; elapsed = 00:03:31 . Memory (MB): peak = 2499.176 ; gain = 0.000 ; free physical = 1337 ; free virtual = 7055

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 214cae73

Time (s): cpu = 00:09:13 ; elapsed = 00:03:31 . Memory (MB): peak = 2499.176 ; gain = 0.000 ; free physical = 1337 ; free virtual = 7055
Phase 5 Delay and Skew Optimization | Checksum: 214cae73

Time (s): cpu = 00:09:13 ; elapsed = 00:03:31 . Memory (MB): peak = 2499.176 ; gain = 0.000 ; free physical = 1337 ; free virtual = 7055

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 459aa4a9

Time (s): cpu = 00:09:15 ; elapsed = 00:03:32 . Memory (MB): peak = 2499.176 ; gain = 0.000 ; free physical = 1342 ; free virtual = 7059
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.926 | TNS=-10833.354| WHS=0.021  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 62778ad7

Time (s): cpu = 00:09:15 ; elapsed = 00:03:32 . Memory (MB): peak = 2499.176 ; gain = 0.000 ; free physical = 1342 ; free virtual = 7059
Phase 6 Post Hold Fix | Checksum: 62778ad7

Time (s): cpu = 00:09:15 ; elapsed = 00:03:32 . Memory (MB): peak = 2499.176 ; gain = 0.000 ; free physical = 1342 ; free virtual = 7059

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 7.17485 %
  Global Horizontal Routing Utilization  = 9.5868 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 89.1892%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_R_X43Y19 -> INT_R_X43Y19
   INT_L_X42Y15 -> INT_L_X42Y15
   INT_R_X45Y11 -> INT_R_X45Y11
South Dir 1x1 Area, Max Cong = 100%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_L_X40Y20 -> INT_L_X40Y20
   INT_R_X45Y20 -> INT_R_X45Y20
   INT_R_X41Y19 -> INT_R_X41Y19
   INT_R_X45Y19 -> INT_R_X45Y19
   INT_R_X41Y17 -> INT_R_X41Y17
East Dir 1x1 Area, Max Cong = 97.0588%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_R_X45Y20 -> INT_R_X45Y20
   INT_R_X39Y16 -> INT_R_X39Y16
   INT_L_X42Y16 -> INT_L_X42Y16
   INT_R_X43Y16 -> INT_R_X43Y16
   INT_L_X42Y15 -> INT_L_X42Y15
West Dir 8x8 Area, Max Cong = 86.7188%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_L_X40Y14 -> INT_R_X47Y21
   INT_L_X48Y6 -> INT_R_X55Y13

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 1
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 1 Aspect Ratio: 0.5 Sparse Ratio: 0.5
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 1 Aspect Ratio: 0.75 Sparse Ratio: 1.75
Direction: West
----------------
Congested clusters found at Level 2
Effective congestion level: 4 Aspect Ratio: 0.8 Sparse Ratio: 0.75

Phase 7 Route finalize | Checksum: b973c8f9

Time (s): cpu = 00:09:17 ; elapsed = 00:03:33 . Memory (MB): peak = 2499.176 ; gain = 0.000 ; free physical = 1342 ; free virtual = 7059

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: b973c8f9

Time (s): cpu = 00:09:17 ; elapsed = 00:03:33 . Memory (MB): peak = 2499.176 ; gain = 0.000 ; free physical = 1342 ; free virtual = 7059

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 13e843cd2

Time (s): cpu = 00:09:19 ; elapsed = 00:03:35 . Memory (MB): peak = 2499.176 ; gain = 0.000 ; free physical = 1312 ; free virtual = 7041

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-2.926 | TNS=-10833.354| WHS=0.021  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: 13e843cd2

Time (s): cpu = 00:09:20 ; elapsed = 00:03:36 . Memory (MB): peak = 2499.176 ; gain = 0.000 ; free physical = 1312 ; free virtual = 7040
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:09:20 ; elapsed = 00:03:36 . Memory (MB): peak = 2499.176 ; gain = 0.000 ; free physical = 1356 ; free virtual = 7084

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
143 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:09:27 ; elapsed = 00:03:39 . Memory (MB): peak = 2499.176 ; gain = 0.000 ; free physical = 1356 ; free virtual = 7084
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2499.176 ; gain = 0.000 ; free physical = 1325 ; free virtual = 7093
INFO: [Common 17-1381] The checkpoint '/run/media/nikolas/Linux_Data/CE435_vidado_labs/Lab_5/ce435_5/HW/sobel_proj_gold/sobel_proj_gold.runs/impl_1/design_1_wrapper_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 2499.176 ; gain = 0.000 ; free physical = 1330 ; free virtual = 7090
INFO: [runtcl-4] Executing : report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx
Command: report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /run/media/nikolas/Linux_Data/CE435_vidado_labs/Lab_5/ce435_5/HW/sobel_proj_gold/sobel_proj_gold.runs/impl_1/design_1_wrapper_drc_routed.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:14 ; elapsed = 00:00:06 . Memory (MB): peak = 2510.180 ; gain = 11.004 ; free physical = 1302 ; free virtual = 7066
INFO: [runtcl-4] Executing : report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 4 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /run/media/nikolas/Linux_Data/CE435_vidado_labs/Lab_5/ce435_5/HW/sobel_proj_gold/sobel_proj_gold.runs/impl_1/design_1_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:23 ; elapsed = 00:00:09 . Memory (MB): peak = 2510.180 ; gain = 0.000 ; free physical = 1198 ; free virtual = 6959
INFO: [runtcl-4] Executing : report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
Command: report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
155 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:17 ; elapsed = 00:00:09 . Memory (MB): peak = 2553.211 ; gain = 43.031 ; free physical = 1133 ; free virtual = 6935
INFO: [runtcl-4] Executing : report_route_status -file design_1_wrapper_route_status.rpt -pb design_1_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
INFO: [runtcl-4] Executing : report_incremental_reuse -file design_1_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-545] No incremental reuse to report, no incremental placement and routing data was found.
INFO: [runtcl-4] Executing : report_clock_utilization -file design_1_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file design_1_wrapper_bus_skew_routed.rpt -pb design_1_wrapper_bus_skew_routed.pb -rpx design_1_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
INFO: [Memdata 28-167] Found XPM memory block design_1_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
Command: write_bitstream -force design_1_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command write_bitstream
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 4 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./design_1_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-186] '/run/media/nikolas/Linux_Data/CE435_vidado_labs/Lab_5/ce435_5/HW/sobel_proj_gold/sobel_proj_gold.runs/impl_1/usage_statistics_webtalk.xml' has been successfully sent to Xilinx on Fri May 24 15:27:50 2019. For additional details about this file, please refer to the WebTalk help file at /run/media/nikolas/Linux_Data/Programs/xilinx/Vivado/Vivado/2018.2/doc/webtalk_introduction.html.
INFO: [Common 17-83] Releasing license: Implementation
196 Infos, 1 Warnings, 1 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:42 ; elapsed = 00:02:39 . Memory (MB): peak = 2902.688 ; gain = 349.477 ; free physical = 1057 ; free virtual = 6910
INFO: [Common 17-206] Exiting Vivado at Fri May 24 15:27:50 2019...
