Warnings in file C:\Users\NatalieAgus\Desktop\BetaComponents\source\au_top.luc:
    Line 11, Column 4 : "io_dip" was never used
Starting Vivado...

****** Vivado v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source {C:\Users\NatalieAgus\Desktop\BetaComponents\work\project.tcl}
# set projDir "C:/Users/NatalieAgus/Desktop/BetaComponents/work/vivado"
# set projName "BetaComponents"
# set topName top
# set device xc7a35tftg256-1
# if {[file exists "$projDir/$projName"]} { file delete -force "$projDir/$projName" }
# create_project $projName "$projDir/$projName" -part $device
# set_property design_mode RTL [get_filesets sources_1]
# set verilogSources [list "C:/Users/NatalieAgus/Desktop/BetaComponents/work/verilog/au_top_0.v" "C:/Users/NatalieAgus/Desktop/BetaComponents/work/verilog/beta_cpu_1.v" "C:/Users/NatalieAgus/Desktop/BetaComponents/work/verilog/counter_2.v" "C:/Users/NatalieAgus/Desktop/BetaComponents/work/verilog/edge_detector_3.v" "C:/Users/NatalieAgus/Desktop/BetaComponents/work/verilog/simple_dual_ram_4.v" "C:/Users/NatalieAgus/Desktop/BetaComponents/work/verilog/reset_conditioner_5.v" "C:/Users/NatalieAgus/Desktop/BetaComponents/work/verilog/multi_seven_seg_6.v" "C:/Users/NatalieAgus/Desktop/BetaComponents/work/verilog/multi_dec_ctr_7.v" "C:/Users/NatalieAgus/Desktop/BetaComponents/work/verilog/counter_8.v" "C:/Users/NatalieAgus/Desktop/BetaComponents/work/verilog/control_unit_9.v" "C:/Users/NatalieAgus/Desktop/BetaComponents/work/verilog/alu_10.v" "C:/Users/NatalieAgus/Desktop/BetaComponents/work/verilog/regfile_11.v" "C:/Users/NatalieAgus/Desktop/BetaComponents/work/verilog/counter_12.v" "C:/Users/NatalieAgus/Desktop/BetaComponents/work/verilog/seven_seg_13.v" "C:/Users/NatalieAgus/Desktop/BetaComponents/work/verilog/decoder_14.v" "C:/Users/NatalieAgus/Desktop/BetaComponents/work/verilog/decimal_counter_15.v" "C:/Users/NatalieAgus/Desktop/BetaComponents/work/verilog/adder_16.v" "C:/Users/NatalieAgus/Desktop/BetaComponents/work/verilog/boolean_17.v" "C:/Users/NatalieAgus/Desktop/BetaComponents/work/verilog/shifter_18.v" "C:/Users/NatalieAgus/Desktop/BetaComponents/work/verilog/compare_19.v" ]
# import_files -fileset [get_filesets sources_1] -force -norecurse $verilogSources
# set xdcSources [list "C:/Users/NatalieAgus/Desktop/BetaComponents/work/constraint/alchitry.xdc" "C:/Users/NatalieAgus/Desktop/BetaComponents/work/constraint/io.xdc" "C:/Program\ Files/Alchitry/Alchitry\ Labs/library/components/au.xdc" ]
# read_xdc $xdcSources
# set_property STEPS.WRITE_BITSTREAM.ARGS.BIN_FILE true [get_runs impl_1]
# update_compile_order -fileset sources_1
# launch_runs -runs synth_1 -jobs 8
[Sat Sep 12 00:00:24 2020] Launched synth_1...
Run output will be captured here: C:/Users/NatalieAgus/Desktop/BetaComponents/work/vivado/BetaComponents/BetaComponents.runs/synth_1/runme.log
# wait_on_run synth_1
[Sat Sep 12 00:00:24 2020] Waiting for synth_1 to finish...

*** Running vivado
    with args -log au_top_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source au_top_0.tcl


****** Vivado v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source au_top_0.tcl -notrace
Command: synth_design -top au_top_0 -part xc7a35tftg256-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tftg256-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 12644 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 769.352 ; gain = 234.980
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'au_top_0' [C:/Users/NatalieAgus/Desktop/BetaComponents/work/vivado/BetaComponents/BetaComponents.srcs/sources_1/imports/verilog/au_top_0.v:7]
	Parameter SAMPLE_CODE bound to: 160'b0111101111100011111111111111101101100000011111110000000000100000011001000011111100000000001000001001000001000001000010000000000011000000001111110000000000000111 
	Parameter WRITE_code_writer bound to: 1'b0 
	Parameter GO_code_writer bound to: 1'b1 
INFO: [Synth 8-6157] synthesizing module 'beta_cpu_1' [C:/Users/NatalieAgus/Desktop/BetaComponents/work/vivado/BetaComponents/BetaComponents.srcs/sources_1/imports/verilog/beta_cpu_1.v:7]
INFO: [Synth 8-6157] synthesizing module 'control_unit_9' [C:/Users/NatalieAgus/Desktop/BetaComponents/work/vivado/BetaComponents/BetaComponents.srcs/sources_1/imports/verilog/control_unit_9.v:7]
	Parameter CU_ROM bound to: 1152'b011100000000000100000000110001101100000000110000101100000000110000001100011100000000000100000000101011001100000000101111001100000000101100001100011100000000000100000000111011101100000000111010101100000000111001101100011100000000000100011100000000000100000000100000101100000000100000001100011100000000000100000000010001101100000000010000101100000000010000001100011100000000000100000000001011001100000000001111001100000000001100001100011100000000000100000000011011101100000000011010101100000000011001101100011100000000000100011100000000000100000000000000101100000000000000001100000010001101010110000010001101000100000010001101000100011100000000000100010010001101000100011100000000000100000001100000000001000000100000010110011100000000000100011100000000000100011100000000000100011100000000000100011100000000000100011100000000000100011100000000000100011100000000000100011100000000000100011100000000000100011100000000000100011100000000000100011100000000000100011100000000000100011100000000000100011100000000000100011100000000000100011100000000000100011100000000000100011100000000000100011100000000000100011100000000000100011100000000000100011100000000000100 
INFO: [Synth 8-6155] done synthesizing module 'control_unit_9' (1#1) [C:/Users/NatalieAgus/Desktop/BetaComponents/work/vivado/BetaComponents/BetaComponents.srcs/sources_1/imports/verilog/control_unit_9.v:7]
INFO: [Synth 8-6157] synthesizing module 'alu_10' [C:/Users/NatalieAgus/Desktop/BetaComponents/work/vivado/BetaComponents/BetaComponents.srcs/sources_1/imports/verilog/alu_10.v:7]
INFO: [Synth 8-6157] synthesizing module 'adder_16' [C:/Users/NatalieAgus/Desktop/BetaComponents/work/vivado/BetaComponents/BetaComponents.srcs/sources_1/imports/verilog/adder_16.v:7]
INFO: [Synth 8-226] default block is never used [C:/Users/NatalieAgus/Desktop/BetaComponents/work/vivado/BetaComponents/BetaComponents.srcs/sources_1/imports/verilog/adder_16.v:24]
INFO: [Synth 8-6155] done synthesizing module 'adder_16' (2#1) [C:/Users/NatalieAgus/Desktop/BetaComponents/work/vivado/BetaComponents/BetaComponents.srcs/sources_1/imports/verilog/adder_16.v:7]
INFO: [Synth 8-6157] synthesizing module 'boolean_17' [C:/Users/NatalieAgus/Desktop/BetaComponents/work/vivado/BetaComponents/BetaComponents.srcs/sources_1/imports/verilog/boolean_17.v:7]
INFO: [Synth 8-6155] done synthesizing module 'boolean_17' (3#1) [C:/Users/NatalieAgus/Desktop/BetaComponents/work/vivado/BetaComponents/BetaComponents.srcs/sources_1/imports/verilog/boolean_17.v:7]
INFO: [Synth 8-6157] synthesizing module 'shifter_18' [C:/Users/NatalieAgus/Desktop/BetaComponents/work/vivado/BetaComponents/BetaComponents.srcs/sources_1/imports/verilog/shifter_18.v:7]
INFO: [Synth 8-6155] done synthesizing module 'shifter_18' (4#1) [C:/Users/NatalieAgus/Desktop/BetaComponents/work/vivado/BetaComponents/BetaComponents.srcs/sources_1/imports/verilog/shifter_18.v:7]
INFO: [Synth 8-6157] synthesizing module 'compare_19' [C:/Users/NatalieAgus/Desktop/BetaComponents/work/vivado/BetaComponents/BetaComponents.srcs/sources_1/imports/verilog/compare_19.v:7]
INFO: [Synth 8-6155] done synthesizing module 'compare_19' (5#1) [C:/Users/NatalieAgus/Desktop/BetaComponents/work/vivado/BetaComponents/BetaComponents.srcs/sources_1/imports/verilog/compare_19.v:7]
INFO: [Synth 8-226] default block is never used [C:/Users/NatalieAgus/Desktop/BetaComponents/work/vivado/BetaComponents/BetaComponents.srcs/sources_1/imports/verilog/alu_10.v:96]
INFO: [Synth 8-6155] done synthesizing module 'alu_10' (6#1) [C:/Users/NatalieAgus/Desktop/BetaComponents/work/vivado/BetaComponents/BetaComponents.srcs/sources_1/imports/verilog/alu_10.v:7]
INFO: [Synth 8-6157] synthesizing module 'regfile_11' [C:/Users/NatalieAgus/Desktop/BetaComponents/work/vivado/BetaComponents/BetaComponents.srcs/sources_1/imports/verilog/regfile_11.v:7]
INFO: [Synth 8-6155] done synthesizing module 'regfile_11' (7#1) [C:/Users/NatalieAgus/Desktop/BetaComponents/work/vivado/BetaComponents/BetaComponents.srcs/sources_1/imports/verilog/regfile_11.v:7]
INFO: [Synth 8-226] default block is never used [C:/Users/NatalieAgus/Desktop/BetaComponents/work/vivado/BetaComponents/BetaComponents.srcs/sources_1/imports/verilog/beta_cpu_1.v:120]
INFO: [Synth 8-226] default block is never used [C:/Users/NatalieAgus/Desktop/BetaComponents/work/vivado/BetaComponents/BetaComponents.srcs/sources_1/imports/verilog/beta_cpu_1.v:132]
INFO: [Synth 8-226] default block is never used [C:/Users/NatalieAgus/Desktop/BetaComponents/work/vivado/BetaComponents/BetaComponents.srcs/sources_1/imports/verilog/beta_cpu_1.v:149]
INFO: [Synth 8-226] default block is never used [C:/Users/NatalieAgus/Desktop/BetaComponents/work/vivado/BetaComponents/BetaComponents.srcs/sources_1/imports/verilog/beta_cpu_1.v:161]
INFO: [Synth 8-6155] done synthesizing module 'beta_cpu_1' (8#1) [C:/Users/NatalieAgus/Desktop/BetaComponents/work/vivado/BetaComponents/BetaComponents.srcs/sources_1/imports/verilog/beta_cpu_1.v:7]
INFO: [Synth 8-6157] synthesizing module 'counter_2' [C:/Users/NatalieAgus/Desktop/BetaComponents/work/vivado/BetaComponents/BetaComponents.srcs/sources_1/imports/verilog/counter_2.v:14]
	Parameter SIZE bound to: 1'b1 
	Parameter DIV bound to: 5'b11100 
	Parameter TOP bound to: 1'b0 
	Parameter UP bound to: 1'b1 
	Parameter MAX_VALUE bound to: 29'b01111111111111111111111111111 
INFO: [Synth 8-6155] done synthesizing module 'counter_2' (9#1) [C:/Users/NatalieAgus/Desktop/BetaComponents/work/vivado/BetaComponents/BetaComponents.srcs/sources_1/imports/verilog/counter_2.v:14]
INFO: [Synth 8-6157] synthesizing module 'edge_detector_3' [C:/Users/NatalieAgus/Desktop/BetaComponents/work/vivado/BetaComponents/BetaComponents.srcs/sources_1/imports/verilog/edge_detector_3.v:12]
	Parameter RISE bound to: 1'b1 
	Parameter FALL bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'edge_detector_3' (10#1) [C:/Users/NatalieAgus/Desktop/BetaComponents/work/vivado/BetaComponents/BetaComponents.srcs/sources_1/imports/verilog/edge_detector_3.v:12]
INFO: [Synth 8-6157] synthesizing module 'simple_dual_ram_4' [C:/Users/NatalieAgus/Desktop/BetaComponents/work/vivado/BetaComponents/BetaComponents.srcs/sources_1/imports/verilog/simple_dual_ram_4.v:48]
	Parameter SIZE bound to: 6'b100000 
	Parameter DEPTH bound to: 5'b10000 
INFO: [Synth 8-6155] done synthesizing module 'simple_dual_ram_4' (11#1) [C:/Users/NatalieAgus/Desktop/BetaComponents/work/vivado/BetaComponents/BetaComponents.srcs/sources_1/imports/verilog/simple_dual_ram_4.v:48]
INFO: [Synth 8-6157] synthesizing module 'reset_conditioner_5' [C:/Users/NatalieAgus/Desktop/BetaComponents/work/vivado/BetaComponents/BetaComponents.srcs/sources_1/imports/verilog/reset_conditioner_5.v:11]
	Parameter STAGES bound to: 3'b100 
INFO: [Synth 8-6155] done synthesizing module 'reset_conditioner_5' (12#1) [C:/Users/NatalieAgus/Desktop/BetaComponents/work/vivado/BetaComponents/BetaComponents.srcs/sources_1/imports/verilog/reset_conditioner_5.v:11]
INFO: [Synth 8-6157] synthesizing module 'multi_seven_seg_6' [C:/Users/NatalieAgus/Desktop/BetaComponents/work/vivado/BetaComponents/BetaComponents.srcs/sources_1/imports/verilog/multi_seven_seg_6.v:12]
	Parameter DIGITS bound to: 3'b100 
	Parameter DIV bound to: 5'b10000 
	Parameter DIGIT_BITS bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'counter_12' [C:/Users/NatalieAgus/Desktop/BetaComponents/work/vivado/BetaComponents/BetaComponents.srcs/sources_1/imports/verilog/counter_12.v:14]
	Parameter SIZE bound to: 2'b10 
	Parameter DIV bound to: 5'b10000 
	Parameter TOP bound to: 4'b0011 
	Parameter UP bound to: 1'b1 
	Parameter MAX_VALUE bound to: 20'b00111111111111111111 
INFO: [Synth 8-6155] done synthesizing module 'counter_12' (13#1) [C:/Users/NatalieAgus/Desktop/BetaComponents/work/vivado/BetaComponents/BetaComponents.srcs/sources_1/imports/verilog/counter_12.v:14]
INFO: [Synth 8-6157] synthesizing module 'seven_seg_13' [C:/Users/NatalieAgus/Desktop/BetaComponents/work/vivado/BetaComponents/BetaComponents.srcs/sources_1/imports/verilog/seven_seg_13.v:7]
INFO: [Synth 8-6155] done synthesizing module 'seven_seg_13' (14#1) [C:/Users/NatalieAgus/Desktop/BetaComponents/work/vivado/BetaComponents/BetaComponents.srcs/sources_1/imports/verilog/seven_seg_13.v:7]
INFO: [Synth 8-6157] synthesizing module 'decoder_14' [C:/Users/NatalieAgus/Desktop/BetaComponents/work/vivado/BetaComponents/BetaComponents.srcs/sources_1/imports/verilog/decoder_14.v:11]
	Parameter WIDTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'decoder_14' (15#1) [C:/Users/NatalieAgus/Desktop/BetaComponents/work/vivado/BetaComponents/BetaComponents.srcs/sources_1/imports/verilog/decoder_14.v:11]
INFO: [Synth 8-6155] done synthesizing module 'multi_seven_seg_6' (16#1) [C:/Users/NatalieAgus/Desktop/BetaComponents/work/vivado/BetaComponents/BetaComponents.srcs/sources_1/imports/verilog/multi_seven_seg_6.v:12]
INFO: [Synth 8-6157] synthesizing module 'multi_dec_ctr_7' [C:/Users/NatalieAgus/Desktop/BetaComponents/work/vivado/BetaComponents/BetaComponents.srcs/sources_1/imports/verilog/multi_dec_ctr_7.v:11]
	Parameter DIGITS bound to: 3'b100 
INFO: [Synth 8-6157] synthesizing module 'decimal_counter_15' [C:/Users/NatalieAgus/Desktop/BetaComponents/work/vivado/BetaComponents/BetaComponents.srcs/sources_1/imports/verilog/decimal_counter_15.v:7]
INFO: [Synth 8-6155] done synthesizing module 'decimal_counter_15' (17#1) [C:/Users/NatalieAgus/Desktop/BetaComponents/work/vivado/BetaComponents/BetaComponents.srcs/sources_1/imports/verilog/decimal_counter_15.v:7]
INFO: [Synth 8-6155] done synthesizing module 'multi_dec_ctr_7' (18#1) [C:/Users/NatalieAgus/Desktop/BetaComponents/work/vivado/BetaComponents/BetaComponents.srcs/sources_1/imports/verilog/multi_dec_ctr_7.v:11]
INFO: [Synth 8-6157] synthesizing module 'counter_8' [C:/Users/NatalieAgus/Desktop/BetaComponents/work/vivado/BetaComponents/BetaComponents.srcs/sources_1/imports/verilog/counter_8.v:14]
	Parameter SIZE bound to: 1'b1 
	Parameter DIV bound to: 5'b11000 
	Parameter TOP bound to: 1'b0 
	Parameter UP bound to: 1'b1 
	Parameter MAX_VALUE bound to: 25'b0111111111111111111111111 
INFO: [Synth 8-6155] done synthesizing module 'counter_8' (19#1) [C:/Users/NatalieAgus/Desktop/BetaComponents/work/vivado/BetaComponents/BetaComponents.srcs/sources_1/imports/verilog/counter_8.v:14]
INFO: [Synth 8-6155] done synthesizing module 'au_top_0' (20#1) [C:/Users/NatalieAgus/Desktop/BetaComponents/work/vivado/BetaComponents/BetaComponents.srcs/sources_1/imports/verilog/au_top_0.v:7]
WARNING: [Synth 8-3917] design au_top_0 has port io_led[15] driven by constant 0
WARNING: [Synth 8-3917] design au_top_0 has port io_led[14] driven by constant 0
WARNING: [Synth 8-3331] design boolean_17 has unconnected port alufn_signal[5]
WARNING: [Synth 8-3331] design boolean_17 has unconnected port alufn_signal[4]
WARNING: [Synth 8-3331] design adder_16 has unconnected port alufn_signal[5]
WARNING: [Synth 8-3331] design adder_16 has unconnected port alufn_signal[4]
WARNING: [Synth 8-3331] design adder_16 has unconnected port alufn_signal[3]
WARNING: [Synth 8-3331] design adder_16 has unconnected port alufn_signal[2]
WARNING: [Synth 8-3331] design adder_16 has unconnected port alufn_signal[1]
WARNING: [Synth 8-3331] design au_top_0 has unconnected port io_button[4]
WARNING: [Synth 8-3331] design au_top_0 has unconnected port io_button[3]
WARNING: [Synth 8-3331] design au_top_0 has unconnected port io_button[2]
WARNING: [Synth 8-3331] design au_top_0 has unconnected port io_button[1]
WARNING: [Synth 8-3331] design au_top_0 has unconnected port io_button[0]
WARNING: [Synth 8-3331] design au_top_0 has unconnected port io_dip[23]
WARNING: [Synth 8-3331] design au_top_0 has unconnected port io_dip[22]
WARNING: [Synth 8-3331] design au_top_0 has unconnected port io_dip[21]
WARNING: [Synth 8-3331] design au_top_0 has unconnected port io_dip[20]
WARNING: [Synth 8-3331] design au_top_0 has unconnected port io_dip[19]
WARNING: [Synth 8-3331] design au_top_0 has unconnected port io_dip[18]
WARNING: [Synth 8-3331] design au_top_0 has unconnected port io_dip[17]
WARNING: [Synth 8-3331] design au_top_0 has unconnected port io_dip[16]
WARNING: [Synth 8-3331] design au_top_0 has unconnected port io_dip[15]
WARNING: [Synth 8-3331] design au_top_0 has unconnected port io_dip[14]
WARNING: [Synth 8-3331] design au_top_0 has unconnected port io_dip[13]
WARNING: [Synth 8-3331] design au_top_0 has unconnected port io_dip[12]
WARNING: [Synth 8-3331] design au_top_0 has unconnected port io_dip[11]
WARNING: [Synth 8-3331] design au_top_0 has unconnected port io_dip[10]
WARNING: [Synth 8-3331] design au_top_0 has unconnected port io_dip[9]
WARNING: [Synth 8-3331] design au_top_0 has unconnected port io_dip[8]
WARNING: [Synth 8-3331] design au_top_0 has unconnected port io_dip[7]
WARNING: [Synth 8-3331] design au_top_0 has unconnected port io_dip[6]
WARNING: [Synth 8-3331] design au_top_0 has unconnected port io_dip[5]
WARNING: [Synth 8-3331] design au_top_0 has unconnected port io_dip[4]
WARNING: [Synth 8-3331] design au_top_0 has unconnected port io_dip[3]
WARNING: [Synth 8-3331] design au_top_0 has unconnected port io_dip[2]
WARNING: [Synth 8-3331] design au_top_0 has unconnected port io_dip[1]
WARNING: [Synth 8-3331] design au_top_0 has unconnected port io_dip[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 842.781 ; gain = 308.410
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 842.781 ; gain = 308.410
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 842.781 ; gain = 308.410
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.100 . Memory (MB): peak = 842.781 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/NatalieAgus/Desktop/BetaComponents/work/constraint/alchitry.xdc]
Finished Parsing XDC File [C:/Users/NatalieAgus/Desktop/BetaComponents/work/constraint/alchitry.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/NatalieAgus/Desktop/BetaComponents/work/constraint/alchitry.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/au_top_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/au_top_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/NatalieAgus/Desktop/BetaComponents/work/constraint/io.xdc]
Finished Parsing XDC File [C:/Users/NatalieAgus/Desktop/BetaComponents/work/constraint/io.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/NatalieAgus/Desktop/BetaComponents/work/constraint/io.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/au_top_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/au_top_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Program Files/Alchitry/Alchitry Labs/library/components/au.xdc]
Finished Parsing XDC File [C:/Program Files/Alchitry/Alchitry Labs/library/components/au.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 962.586 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.014 . Memory (MB): peak = 962.586 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 962.586 ; gain = 428.215
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tftg256-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 962.586 ; gain = 428.215
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 962.586 ; gain = 428.215
---------------------------------------------------------------------------------
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/NatalieAgus/Desktop/BetaComponents/work/vivado/BetaComponents/BetaComponents.srcs/sources_1/imports/verilog/adder_16.v:24]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 962.586 ; gain = 428.215
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 1     
	   2 Input     18 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 4     
	   2 Input      3 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	             1024 Bit    Registers := 1     
	               32 Bit    Registers := 2     
	               18 Bit    Registers := 1     
	                4 Bit    Registers := 5     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---RAMs : 
	              512 Bit         RAMs := 1     
+---Muxes : 
	   2 Input   1024 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 6     
	   4 Input     32 Bit        Muxes := 4     
	  33 Input     32 Bit        Muxes := 2     
	   6 Input     32 Bit        Muxes := 1     
	   2 Input     18 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 5     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
	   6 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module au_top_0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 1     
Module control_unit_9 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module adder_16 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module boolean_17 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
Module shifter_18 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
Module compare_19 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
Module alu_10 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
Module regfile_11 
Detailed RTL Component Info : 
+---Registers : 
	             1024 Bit    Registers := 1     
+---Muxes : 
	   2 Input   1024 Bit        Muxes := 1     
	  33 Input     32 Bit        Muxes := 2     
Module beta_cpu_1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   6 Input     32 Bit        Muxes := 1     
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 2     
	   6 Input      1 Bit        Muxes := 1     
Module edge_detector_3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module simple_dual_ram_4 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	              512 Bit         RAMs := 1     
Module reset_conditioner_5 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module counter_12 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module multi_seven_seg_6 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      4 Bit        Muxes := 1     
Module decimal_counter_15 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-4471] merging register 'M_writer_counter_q_reg[2:0]' into 'M_writer_counter_q_reg[2:0]' [C:/Users/NatalieAgus/Desktop/BetaComponents/work/vivado/BetaComponents/BetaComponents.srcs/sources_1/imports/verilog/au_top_0.v:173]
WARNING: [Synth 8-3917] design au_top_0 has port io_led[15] driven by constant 0
WARNING: [Synth 8-3917] design au_top_0 has port io_led[14] driven by constant 0
WARNING: [Synth 8-3917] design au_top_0 has port io_seg[7] driven by constant 1
WARNING: [Synth 8-3331] design au_top_0 has unconnected port io_button[4]
WARNING: [Synth 8-3331] design au_top_0 has unconnected port io_button[3]
WARNING: [Synth 8-3331] design au_top_0 has unconnected port io_button[2]
WARNING: [Synth 8-3331] design au_top_0 has unconnected port io_button[1]
WARNING: [Synth 8-3331] design au_top_0 has unconnected port io_button[0]
WARNING: [Synth 8-3331] design au_top_0 has unconnected port io_dip[23]
WARNING: [Synth 8-3331] design au_top_0 has unconnected port io_dip[22]
WARNING: [Synth 8-3331] design au_top_0 has unconnected port io_dip[21]
WARNING: [Synth 8-3331] design au_top_0 has unconnected port io_dip[20]
WARNING: [Synth 8-3331] design au_top_0 has unconnected port io_dip[19]
WARNING: [Synth 8-3331] design au_top_0 has unconnected port io_dip[18]
WARNING: [Synth 8-3331] design au_top_0 has unconnected port io_dip[17]
WARNING: [Synth 8-3331] design au_top_0 has unconnected port io_dip[16]
WARNING: [Synth 8-3331] design au_top_0 has unconnected port io_dip[15]
WARNING: [Synth 8-3331] design au_top_0 has unconnected port io_dip[14]
WARNING: [Synth 8-3331] design au_top_0 has unconnected port io_dip[13]
WARNING: [Synth 8-3331] design au_top_0 has unconnected port io_dip[12]
WARNING: [Synth 8-3331] design au_top_0 has unconnected port io_dip[11]
WARNING: [Synth 8-3331] design au_top_0 has unconnected port io_dip[10]
WARNING: [Synth 8-3331] design au_top_0 has unconnected port io_dip[9]
WARNING: [Synth 8-3331] design au_top_0 has unconnected port io_dip[8]
WARNING: [Synth 8-3331] design au_top_0 has unconnected port io_dip[7]
WARNING: [Synth 8-3331] design au_top_0 has unconnected port io_dip[6]
WARNING: [Synth 8-3331] design au_top_0 has unconnected port io_dip[5]
WARNING: [Synth 8-3331] design au_top_0 has unconnected port io_dip[4]
WARNING: [Synth 8-3331] design au_top_0 has unconnected port io_dip[3]
WARNING: [Synth 8-3331] design au_top_0 has unconnected port io_dip[2]
WARNING: [Synth 8-3331] design au_top_0 has unconnected port io_dip[1]
WARNING: [Synth 8-3331] design au_top_0 has unconnected port io_dip[0]
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:31 ; elapsed = 00:00:31 . Memory (MB): peak = 962.586 ; gain = 428.215
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Preliminary Mapping	Report (see note below)
+------------+---------------------+-----------+----------------------+-------------+
|Module Name | RTL Object          | Inference | Size (Depth x Width) | Primitives  | 
+------------+---------------------+-----------+----------------------+-------------+
|au_top_0    | memory_unit/mem_reg | Implied   | 16 x 32              | RAM32M x 6	 | 
+------------+---------------------+-----------+----------------------+-------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:38 ; elapsed = 00:00:39 . Memory (MB): peak = 962.586 ; gain = 428.215
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:46 ; elapsed = 00:00:47 . Memory (MB): peak = 1038.262 ; gain = 503.891
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Final Mapping	Report
+------------+---------------------+-----------+----------------------+-------------+
|Module Name | RTL Object          | Inference | Size (Depth x Width) | Primitives  | 
+------------+---------------------+-----------+----------------------+-------------+
|au_top_0    | memory_unit/mem_reg | Implied   | 16 x 32              | RAM32M x 6	 | 
+------------+---------------------+-----------+----------------------+-------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:54 ; elapsed = 00:00:55 . Memory (MB): peak = 1039.172 ; gain = 504.801
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:59 ; elapsed = 00:01:00 . Memory (MB): peak = 1039.172 ; gain = 504.801
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:59 ; elapsed = 00:01:00 . Memory (MB): peak = 1039.172 ; gain = 504.801
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:00 ; elapsed = 00:01:00 . Memory (MB): peak = 1039.172 ; gain = 504.801
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:00 ; elapsed = 00:01:00 . Memory (MB): peak = 1039.172 ; gain = 504.801
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:00 ; elapsed = 00:01:00 . Memory (MB): peak = 1039.172 ; gain = 504.801
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:00 ; elapsed = 00:01:01 . Memory (MB): peak = 1039.172 ; gain = 504.801
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    46|
|3     |LUT1   |    10|
|4     |LUT2   |   110|
|5     |LUT3   |   134|
|6     |LUT4   |   332|
|7     |LUT5   |   512|
|8     |LUT6   |   972|
|9     |MUXF7  |   312|
|10    |MUXF8  |    13|
|11    |RAM32M |     6|
|12    |FDRE   |  1150|
|13    |FDSE   |     4|
|14    |IBUF   |     3|
|15    |OBUF   |    45|
+------+-------+------+

Report Instance Areas: 
+------+-------------------------+---------------------+------+
|      |Instance                 |Module               |Cells |
+------+-------------------------+---------------------+------+
|1     |top                      |                     |  3650|
|2     |  beta                   |beta_cpu_1           |  2243|
|3     |    control_system       |control_unit_9       |   238|
|4     |    regfile_system       |regfile_11           |  1921|
|5     |  ctr                    |counter_8            |    34|
|6     |  dec_ctr                |multi_dec_ctr_7      |    46|
|7     |    \dctr_gen_0[0].dctr  |decimal_counter_15   |     9|
|8     |    \dctr_gen_0[1].dctr  |decimal_counter_15_1 |    20|
|9     |    \dctr_gen_0[2].dctr  |decimal_counter_15_2 |     9|
|10    |    \dctr_gen_0[3].dctr  |decimal_counter_15_3 |     8|
|11    |  edge_detector          |edge_detector_3      |     1|
|12    |  memory_unit            |simple_dual_ram_4    |  1175|
|13    |  reset_cond             |reset_conditioner_5  |     5|
|14    |  seg                    |multi_seven_seg_6    |    50|
|15    |    ctr                  |counter_12           |    50|
|16    |  slowclock              |counter_2            |    38|
|17    |  slowclockedge          |edge_detector_3_0    |     1|
+------+-------------------------+---------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:00 ; elapsed = 00:01:01 . Memory (MB): peak = 1039.172 ; gain = 504.801
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 32 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:51 ; elapsed = 00:00:58 . Memory (MB): peak = 1039.172 ; gain = 384.996
Synthesis Optimization Complete : Time (s): cpu = 00:01:00 ; elapsed = 00:01:01 . Memory (MB): peak = 1039.172 ; gain = 504.801
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.066 . Memory (MB): peak = 1051.047 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 377 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1051.047 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 6 instances were transformed.
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 6 instances

INFO: [Common 17-83] Releasing license: Synthesis
61 Infos, 70 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:06 ; elapsed = 00:01:07 . Memory (MB): peak = 1051.047 ; gain = 755.742
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1051.047 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/NatalieAgus/Desktop/BetaComponents/work/vivado/BetaComponents/BetaComponents.runs/synth_1/au_top_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file au_top_0_utilization_synth.rpt -pb au_top_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Sep 12 00:01:36 2020...
[Sat Sep 12 00:01:39 2020] synth_1 finished
wait_on_run: Time (s): cpu = 00:00:00 ; elapsed = 00:01:15 . Memory (MB): peak = 297.961 ; gain = 0.000
# launch_runs impl_1 -to_step write_bitstream -jobs 8
[Sat Sep 12 00:01:39 2020] Launched impl_1...
Run output will be captured here: C:/Users/NatalieAgus/Desktop/BetaComponents/work/vivado/BetaComponents/BetaComponents.runs/impl_1/runme.log
# wait_on_run impl_1
[Sat Sep 12 00:01:39 2020] Waiting for impl_1 to finish...

*** Running vivado
    with args -log au_top_0.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source au_top_0.tcl -notrace


****** Vivado v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source au_top_0.tcl -notrace
Command: link_design -top au_top_0 -part xc7a35tftg256-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a35tftg256-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.039 . Memory (MB): peak = 538.629 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 377 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/NatalieAgus/Desktop/BetaComponents/work/constraint/alchitry.xdc]
Finished Parsing XDC File [C:/Users/NatalieAgus/Desktop/BetaComponents/work/constraint/alchitry.xdc]
Parsing XDC File [C:/Users/NatalieAgus/Desktop/BetaComponents/work/constraint/io.xdc]
Finished Parsing XDC File [C:/Users/NatalieAgus/Desktop/BetaComponents/work/constraint/io.xdc]
Parsing XDC File [C:/Program Files/Alchitry/Alchitry Labs/library/components/au.xdc]
Finished Parsing XDC File [C:/Program Files/Alchitry/Alchitry Labs/library/components/au.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 663.434 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 6 instances were transformed.
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 6 instances

7 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 663.434 ; gain = 364.508
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.596 . Memory (MB): peak = 683.414 ; gain = 19.980

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 1a0ac56d5

Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1231.957 ; gain = 548.543

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1a0ac56d5

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.184 . Memory (MB): peak = 1424.570 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 22fea9054

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.213 . Memory (MB): peak = 1424.570 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 1ba160f6d

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.315 . Memory (MB): peak = 1424.570 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 7 cells and removed 0 cells

Phase 4 BUFG optimization
INFO: [Opt 31-1112] Starts optimizing BUFG(s) with a common MMCM/DPLL/XPLL driver.
INFO: [Opt 31-1112] Starts optimizing BUFG(s) with a common driver.
INFO: [Opt 31-1092] Phase BUFG optimization transformed 0 BUFG(s) to MBUFG(s).
Phase 4 BUFG optimization | Checksum: 1ba160f6d

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.379 . Memory (MB): peak = 1424.570 ; gain = 0.000
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 1ba160f6d

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.433 . Memory (MB): peak = 1424.570 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 19b3897d9

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.448 . Memory (MB): peak = 1424.570 ; gain = 0.000
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               7  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1424.570 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 1faba8a9c

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.507 . Memory (MB): peak = 1424.570 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 1faba8a9c

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 1424.570 ; gain = 0.000

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1faba8a9c

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1424.570 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1424.570 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 1faba8a9c

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1424.570 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
27 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1424.570 ; gain = 761.137
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1424.570 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.043 . Memory (MB): peak = 1424.570 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/NatalieAgus/Desktop/BetaComponents/work/vivado/BetaComponents/BetaComponents.runs/impl_1/au_top_0_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file au_top_0_drc_opted.rpt -pb au_top_0_drc_opted.pb -rpx au_top_0_drc_opted.rpx
Command: report_drc -file au_top_0_drc_opted.rpt -pb au_top_0_drc_opted.pb -rpx au_top_0_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/NatalieAgus/Desktop/BetaComponents/work/vivado/BetaComponents/BetaComponents.runs/impl_1/au_top_0_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1424.570 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 101b0c609

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 1424.570 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1424.570 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 115a2c53a

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.830 . Memory (MB): peak = 1424.570 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1ed12c1ea

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1424.570 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1ed12c1ea

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1424.570 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 1ed12c1ea

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1424.570 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1261b425d

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1424.570 ; gain = 0.000

Phase 2.2 Global Placement Core

Phase 2.2.1 Physical Synthesis In Placer
INFO: [Physopt 32-1018] Found 45 candidate LUT instances to create LUTNM shape
INFO: [Physopt 32-775] End 1 Pass. Optimized 204 nets or cells. Created 188 new cells, deleted 16 existing cells and moved 0 existing cell
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1424.570 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |          188  |             16  |                   204  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |          188  |             16  |                   204  |           0  |           7  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2.1 Physical Synthesis In Placer | Checksum: f8d4819a

Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 1424.570 ; gain = 0.000
Phase 2.2 Global Placement Core | Checksum: 16b85657d

Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 1424.570 ; gain = 0.000
Phase 2 Global Placement | Checksum: 16b85657d

Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 1424.570 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 13968828d

Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 1424.570 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: ddbbcfbd

Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 1424.570 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: b91fe937

Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 1424.570 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 9efc964c

Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 1424.570 ; gain = 0.000

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: f3d032b2

Time (s): cpu = 00:00:15 ; elapsed = 00:00:10 . Memory (MB): peak = 1424.570 ; gain = 0.000

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 95446512

Time (s): cpu = 00:00:18 ; elapsed = 00:00:15 . Memory (MB): peak = 1424.570 ; gain = 0.000

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: af16a141

Time (s): cpu = 00:00:19 ; elapsed = 00:00:16 . Memory (MB): peak = 1424.570 ; gain = 0.000

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 112e073fc

Time (s): cpu = 00:00:19 ; elapsed = 00:00:16 . Memory (MB): peak = 1424.570 ; gain = 0.000

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: ef7517a6

Time (s): cpu = 00:00:26 ; elapsed = 00:00:23 . Memory (MB): peak = 1424.570 ; gain = 0.000
Phase 3 Detail Placement | Checksum: ef7517a6

Time (s): cpu = 00:00:26 ; elapsed = 00:00:23 . Memory (MB): peak = 1424.570 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 228bdd66b

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Phase 4.1.1.1 BUFG Insertion | Checksum: 228bdd66b

Time (s): cpu = 00:00:27 ; elapsed = 00:00:24 . Memory (MB): peak = 1436.715 ; gain = 12.145
INFO: [Place 30-746] Post Placement Timing Summary WNS=-3.882. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 27b1e6a72

Time (s): cpu = 00:00:40 ; elapsed = 00:00:37 . Memory (MB): peak = 1436.715 ; gain = 12.145
Phase 4.1 Post Commit Optimization | Checksum: 27b1e6a72

Time (s): cpu = 00:00:40 ; elapsed = 00:00:37 . Memory (MB): peak = 1436.715 ; gain = 12.145

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 27b1e6a72

Time (s): cpu = 00:00:40 ; elapsed = 00:00:37 . Memory (MB): peak = 1436.715 ; gain = 12.145

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 27b1e6a72

Time (s): cpu = 00:00:40 ; elapsed = 00:00:37 . Memory (MB): peak = 1436.715 ; gain = 12.145

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1436.715 ; gain = 0.000
Phase 4.4 Final Placement Cleanup | Checksum: 268fd19b5

Time (s): cpu = 00:00:40 ; elapsed = 00:00:37 . Memory (MB): peak = 1436.715 ; gain = 12.145
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 268fd19b5

Time (s): cpu = 00:00:40 ; elapsed = 00:00:37 . Memory (MB): peak = 1436.715 ; gain = 12.145
Ending Placer Task | Checksum: 16d09ca71

Time (s): cpu = 00:00:40 ; elapsed = 00:00:37 . Memory (MB): peak = 1436.715 ; gain = 12.145
INFO: [Common 17-83] Releasing license: Implementation
62 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:41 ; elapsed = 00:00:38 . Memory (MB): peak = 1436.715 ; gain = 12.145
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1436.715 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.355 . Memory (MB): peak = 1437.633 ; gain = 0.918
INFO: [Common 17-1381] The checkpoint 'C:/Users/NatalieAgus/Desktop/BetaComponents/work/vivado/BetaComponents/BetaComponents.runs/impl_1/au_top_0_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file au_top_0_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.069 . Memory (MB): peak = 1437.633 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file au_top_0_utilization_placed.rpt -pb au_top_0_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file au_top_0_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 1437.633 ; gain = 0.000
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1452.586 ; gain = 0.000

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.882 | TNS=-3574.157 |
Phase 1 Physical Synthesis Initialization | Checksum: 291338ddd

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1452.637 ; gain = 0.051
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.882 | TNS=-3574.157 |

Phase 2 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 2 DSP Register Optimization | Checksum: 291338ddd

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1452.637 ; gain = 0.051

Phase 3 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.882 | TNS=-3574.157 |
INFO: [Physopt 32-662] Processed net beta/regfile_system/data20[0].  Did not re-place instance beta/regfile_system/M_registers_q_reg[640]
INFO: [Physopt 32-702] Processed net beta/regfile_system/data20[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net memory_unit/read_data[23].  Did not re-place instance memory_unit/read_data_reg[26]
INFO: [Physopt 32-81] Processed net memory_unit/read_data[23]. Replicated 2 times.
INFO: [Physopt 32-735] Processed net memory_unit/read_data[23]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.829 | TNS=-3511.387 |
INFO: [Physopt 32-662] Processed net memory_unit/read_data[23]_repN.  Did not re-place instance memory_unit/read_data_reg[26]_replica
INFO: [Physopt 32-572] Net memory_unit/read_data[23]_repN was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net memory_unit/read_data[23]_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-572] Net memory_unit/M_regfile_system_write_data[0] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net memory_unit/M_regfile_system_write_data[0].  Did not re-place instance memory_unit/M_registers_q[480]_i_1
INFO: [Physopt 32-710] Processed net memory_unit/read_data_reg[26]_267. Critical path length was reduced through logic transformation on cell memory_unit/M_registers_q[640]_i_1_comp.
INFO: [Physopt 32-735] Processed net memory_unit/M_regfile_system_write_data[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.782 | TNS=-3511.057 |
INFO: [Physopt 32-662] Processed net beta/regfile_system/data18[0].  Did not re-place instance beta/regfile_system/M_registers_q_reg[576]
INFO: [Physopt 32-702] Processed net beta/regfile_system/data18[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-572] Net memory_unit/M_regfile_system_write_data[0] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net memory_unit/M_regfile_system_write_data[0].  Did not re-place instance memory_unit/M_registers_q[480]_i_1
INFO: [Physopt 32-710] Processed net memory_unit/read_data_reg[26]_268. Critical path length was reduced through logic transformation on cell memory_unit/M_registers_q[576]_i_1_comp.
INFO: [Physopt 32-735] Processed net memory_unit/M_regfile_system_write_data[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.746 | TNS=-3510.178 |
INFO: [Physopt 32-662] Processed net beta/regfile_system/data1[0].  Did not re-place instance beta/regfile_system/M_registers_q_reg[32]
INFO: [Physopt 32-702] Processed net beta/regfile_system/data1[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-572] Net memory_unit/M_regfile_system_write_data[0] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net memory_unit/M_regfile_system_write_data[0].  Did not re-place instance memory_unit/M_registers_q[480]_i_1
INFO: [Physopt 32-710] Processed net memory_unit/read_data_reg[26]_270. Critical path length was reduced through logic transformation on cell memory_unit/M_registers_q[544]_i_1_comp.
INFO: [Physopt 32-735] Processed net memory_unit/M_regfile_system_write_data[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.744 | TNS=-3509.687 |
INFO: [Physopt 32-662] Processed net beta/regfile_system/data14[0].  Did not re-place instance beta/regfile_system/M_registers_q_reg[448]
INFO: [Physopt 32-702] Processed net beta/regfile_system/data14[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-572] Net memory_unit/M_regfile_system_write_data[0] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net memory_unit/M_regfile_system_write_data[0].  Did not re-place instance memory_unit/M_registers_q[480]_i_1
INFO: [Physopt 32-710] Processed net memory_unit/read_data_reg[26]_532. Critical path length was reduced through logic transformation on cell memory_unit/M_registers_q[960]_i_1_comp.
INFO: [Physopt 32-735] Processed net memory_unit/M_regfile_system_write_data[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.737 | TNS=-3509.175 |
INFO: [Physopt 32-662] Processed net beta/regfile_system/data21[0].  Did not re-place instance beta/regfile_system/M_registers_q_reg[672]
INFO: [Physopt 32-702] Processed net beta/regfile_system/data21[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-572] Net memory_unit/M_regfile_system_write_data[0] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net memory_unit/M_regfile_system_write_data[0].  Did not re-place instance memory_unit/M_registers_q[480]_i_1
INFO: [Physopt 32-572] Net memory_unit/M_regfile_system_write_data[0] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net memory_unit/M_regfile_system_write_data[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net memory_unit/M_registers_q[480]_i_3_n_0.  Did not re-place instance memory_unit/M_registers_q[480]_i_3
INFO: [Physopt 32-572] Net memory_unit/M_registers_q[480]_i_3_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net memory_unit/M_registers_q[480]_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net memory_unit/M_registers_q[480]_i_5_n_0.  Did not re-place instance memory_unit/M_registers_q[480]_i_5
INFO: [Physopt 32-710] Processed net memory_unit/M_registers_q[480]_i_3_n_0. Critical path length was reduced through logic transformation on cell memory_unit/M_registers_q[480]_i_3_comp.
INFO: [Physopt 32-735] Processed net memory_unit/M_registers_q[480]_i_5_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.711 | TNS=-3508.369 |
INFO: [Physopt 32-662] Processed net beta/regfile_system/M_registers_q[480]_i_16_0.  Did not re-place instance beta/regfile_system/M_registers_q[480]_i_9
INFO: [Physopt 32-710] Processed net memory_unit/M_registers_q[480]_i_3_n_0. Critical path length was reduced through logic transformation on cell memory_unit/M_registers_q[480]_i_3_comp_1.
INFO: [Physopt 32-735] Processed net beta/regfile_system/M_registers_q[480]_i_16_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.651 | TNS=-3498.108 |
INFO: [Physopt 32-663] Processed net beta/regfile_system/data4[16].  Re-placed instance beta/regfile_system/M_registers_q_reg[144]
INFO: [Physopt 32-735] Processed net beta/regfile_system/data4[16]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.642 | TNS=-3497.363 |
INFO: [Physopt 32-662] Processed net beta/regfile_system/data10[12].  Did not re-place instance beta/regfile_system/M_registers_q_reg[332]
INFO: [Physopt 32-702] Processed net beta/regfile_system/data10[12]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net memory_unit/M_registers_q[972]_i_2_n_0.  Did not re-place instance memory_unit/M_registers_q[972]_i_2
INFO: [Physopt 32-710] Processed net memory_unit/read_data_reg[26]_447. Critical path length was reduced through logic transformation on cell memory_unit/M_registers_q[844]_i_1_comp.
INFO: [Physopt 32-735] Processed net memory_unit/M_registers_q[972]_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.632 | TNS=-3496.520 |
INFO: [Physopt 32-663] Processed net beta/regfile_system/data12[17].  Re-placed instance beta/regfile_system/M_registers_q_reg[401]
INFO: [Physopt 32-735] Processed net beta/regfile_system/data12[17]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.614 | TNS=-3496.541 |
INFO: [Physopt 32-663] Processed net beta/regfile_system/M_registers_q_reg_n_0_[14].  Re-placed instance beta/regfile_system/M_registers_q_reg[14]
INFO: [Physopt 32-735] Processed net beta/regfile_system/M_registers_q_reg_n_0_[14]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.576 | TNS=-3496.301 |
INFO: [Physopt 32-663] Processed net beta/regfile_system/data28[17].  Re-placed instance beta/regfile_system/M_registers_q_reg[913]
INFO: [Physopt 32-735] Processed net beta/regfile_system/data28[17]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.560 | TNS=-3496.204 |
INFO: [Physopt 32-663] Processed net beta/regfile_system/data10[11].  Re-placed instance beta/regfile_system/M_registers_q_reg[331]
INFO: [Physopt 32-735] Processed net beta/regfile_system/data10[11]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.556 | TNS=-3495.629 |
INFO: [Physopt 32-663] Processed net beta/M_pc_q_reg_n_0_[11].  Re-placed instance beta/M_pc_q_reg[11]
INFO: [Physopt 32-735] Processed net beta/M_pc_q_reg_n_0_[11]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.553 | TNS=-3495.686 |
INFO: [Physopt 32-663] Processed net beta/io_led_OBUF[1].  Re-placed instance beta/M_pc_q_reg[1]
INFO: [Physopt 32-735] Processed net beta/io_led_OBUF[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.553 | TNS=-3496.035 |
INFO: [Physopt 32-663] Processed net beta/M_pc_q_reg_n_0_[29].  Re-placed instance beta/M_pc_q_reg[29]
INFO: [Physopt 32-735] Processed net beta/M_pc_q_reg_n_0_[29]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.553 | TNS=-3496.255 |
INFO: [Physopt 32-663] Processed net beta/io_led_OBUF[3].  Re-placed instance beta/M_pc_q_reg[3]
INFO: [Physopt 32-735] Processed net beta/io_led_OBUF[3]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.553 | TNS=-3496.456 |
INFO: [Physopt 32-663] Processed net beta/io_led_OBUF[5].  Re-placed instance beta/M_pc_q_reg[5]
INFO: [Physopt 32-735] Processed net beta/io_led_OBUF[5]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.551 | TNS=-3496.657 |
INFO: [Physopt 32-663] Processed net beta/M_pc_q_reg_n_0_[31].  Re-placed instance beta/M_pc_q_reg[31]
INFO: [Physopt 32-735] Processed net beta/M_pc_q_reg_n_0_[31]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.542 | TNS=-3496.918 |
INFO: [Physopt 32-663] Processed net beta/regfile_system/data6[17].  Re-placed instance beta/regfile_system/M_registers_q_reg[209]
INFO: [Physopt 32-735] Processed net beta/regfile_system/data6[17]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.541 | TNS=-3496.677 |
INFO: [Physopt 32-663] Processed net beta/regfile_system/data13[15].  Re-placed instance beta/regfile_system/M_registers_q_reg[431]
INFO: [Physopt 32-735] Processed net beta/regfile_system/data13[15]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.539 | TNS=-3496.415 |
INFO: [Physopt 32-663] Processed net beta/regfile_system/data16[18].  Re-placed instance beta/regfile_system/M_registers_q_reg[530]
INFO: [Physopt 32-735] Processed net beta/regfile_system/data16[18]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.536 | TNS=-3495.864 |
INFO: [Physopt 32-663] Processed net beta/regfile_system/data4[11].  Re-placed instance beta/regfile_system/M_registers_q_reg[139]
INFO: [Physopt 32-735] Processed net beta/regfile_system/data4[11]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.535 | TNS=-3495.845 |
INFO: [Physopt 32-663] Processed net beta/regfile_system/data14[5].  Re-placed instance beta/regfile_system/M_registers_q_reg[453]
INFO: [Physopt 32-735] Processed net beta/regfile_system/data14[5]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.534 | TNS=-3495.198 |
INFO: [Physopt 32-663] Processed net beta/regfile_system/data14[18].  Re-placed instance beta/regfile_system/M_registers_q_reg[466]
INFO: [Physopt 32-735] Processed net beta/regfile_system/data14[18]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.528 | TNS=-3494.681 |
INFO: [Physopt 32-663] Processed net beta/regfile_system/data2[16].  Re-placed instance beta/regfile_system/M_registers_q_reg[80]
INFO: [Physopt 32-735] Processed net beta/regfile_system/data2[16]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.523 | TNS=-3494.144 |
INFO: [Physopt 32-663] Processed net beta/M_pc_q_reg_n_0_[25].  Re-placed instance beta/M_pc_q_reg[25]
INFO: [Physopt 32-735] Processed net beta/M_pc_q_reg_n_0_[25]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.523 | TNS=-3494.425 |
INFO: [Physopt 32-663] Processed net beta/M_pc_q_reg_n_0_[27].  Re-placed instance beta/M_pc_q_reg[27]
INFO: [Physopt 32-735] Processed net beta/M_pc_q_reg_n_0_[27]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.523 | TNS=-3494.723 |
INFO: [Physopt 32-663] Processed net beta/M_pc_q_reg_n_0_[28].  Re-placed instance beta/M_pc_q_reg[28]
INFO: [Physopt 32-735] Processed net beta/M_pc_q_reg_n_0_[28]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.519 | TNS=-3495.001 |
INFO: [Physopt 32-662] Processed net beta/regfile_system/data4[14].  Did not re-place instance beta/regfile_system/M_registers_q_reg[142]
INFO: [Physopt 32-702] Processed net beta/regfile_system/data4[14]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net memory_unit/read_data[23]_repN.  Did not re-place instance memory_unit/read_data_reg[26]_replica
INFO: [Physopt 32-702] Processed net memory_unit/read_data[23]_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net memory_unit/M_registers_q[974]_i_2_n_0.  Did not re-place instance memory_unit/M_registers_q[974]_i_2
INFO: [Physopt 32-702] Processed net memory_unit/M_registers_q[974]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net memory_unit/M_registers_q[494]_i_2_n_0.  Did not re-place instance memory_unit/M_registers_q[494]_i_2
INFO: [Physopt 32-735] Processed net memory_unit/M_registers_q[494]_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.517 | TNS=-3493.172 |
INFO: [Physopt 32-662] Processed net beta/regfile_system/data4[11].  Did not re-place instance beta/regfile_system/M_registers_q_reg[139]
INFO: [Physopt 32-702] Processed net beta/regfile_system/data4[11]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net memory_unit/M_registers_q[971]_i_2_n_0.  Did not re-place instance memory_unit/M_registers_q[971]_i_2
INFO: [Physopt 32-702] Processed net memory_unit/M_registers_q[971]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net memory_unit/M_registers_q[491]_i_2_n_0.  Did not re-place instance memory_unit/M_registers_q[491]_i_2
INFO: [Physopt 32-702] Processed net memory_unit/M_registers_q[491]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net memory_unit/M_shifterUnit_out[11].  Did not re-place instance memory_unit/M_registers_q[491]_i_4
INFO: [Physopt 32-702] Processed net memory_unit/M_shifterUnit_out[11]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net memory_unit/beta/out01_in[11].  Did not re-place instance memory_unit/M_registers_q[491]_i_6
INFO: [Physopt 32-735] Processed net memory_unit/beta/out01_in[11]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.515 | TNS=-3489.545 |
INFO: [Physopt 32-663] Processed net beta/regfile_system/data25[15].  Re-placed instance beta/regfile_system/M_registers_q_reg[815]
INFO: [Physopt 32-735] Processed net beta/regfile_system/data25[15]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.513 | TNS=-3489.297 |
INFO: [Physopt 32-663] Processed net beta/regfile_system/data16[12].  Re-placed instance beta/regfile_system/M_registers_q_reg[524]
INFO: [Physopt 32-735] Processed net beta/regfile_system/data16[12]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.512 | TNS=-3489.002 |
INFO: [Physopt 32-662] Processed net beta/regfile_system/data12[17].  Did not re-place instance beta/regfile_system/M_registers_q_reg[401]
INFO: [Physopt 32-702] Processed net beta/regfile_system/data12[17]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net memory_unit/M_regfile_system_write_data[4].  Did not re-place instance memory_unit/M_registers_q[497]_i_1
INFO: [Physopt 32-702] Processed net memory_unit/M_regfile_system_write_data[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net memory_unit/M_registers_q[497]_i_4_n_0.  Did not re-place instance memory_unit/M_registers_q[497]_i_4
INFO: [Physopt 32-735] Processed net memory_unit/M_registers_q[497]_i_4_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.501 | TNS=-3480.105 |
INFO: [Physopt 32-663] Processed net beta/regfile_system/data7[19].  Re-placed instance beta/regfile_system/M_registers_q_reg[243]
INFO: [Physopt 32-735] Processed net beta/regfile_system/data7[19]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.486 | TNS=-3479.805 |
INFO: [Physopt 32-663] Processed net beta/regfile_system/data6[1].  Re-placed instance beta/regfile_system/M_registers_q_reg[193]
INFO: [Physopt 32-735] Processed net beta/regfile_system/data6[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.476 | TNS=-3479.230 |
INFO: [Physopt 32-663] Processed net beta/regfile_system/data3[19].  Re-placed instance beta/regfile_system/M_registers_q_reg[115]
INFO: [Physopt 32-735] Processed net beta/regfile_system/data3[19]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.461 | TNS=-3479.058 |
INFO: [Physopt 32-663] Processed net beta/regfile_system/data6[13].  Re-placed instance beta/regfile_system/M_registers_q_reg[205]
INFO: [Physopt 32-735] Processed net beta/regfile_system/data6[13]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.460 | TNS=-3478.927 |
INFO: [Physopt 32-662] Processed net memory_unit/M_registers_q[494]_i_2_n_0.  Did not re-place instance memory_unit/M_registers_q[494]_i_2
INFO: [Physopt 32-702] Processed net memory_unit/M_registers_q[494]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net memory_unit/M_shifterUnit_out[14].  Did not re-place instance memory_unit/M_registers_q[494]_i_4
INFO: [Physopt 32-702] Processed net memory_unit/M_shifterUnit_out[14]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net memory_unit/beta/out01_in[14].  Did not re-place instance memory_unit/M_registers_q[494]_i_6
INFO: [Physopt 32-735] Processed net memory_unit/beta/out01_in[14]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.455 | TNS=-3478.524 |
INFO: [Physopt 32-663] Processed net beta/regfile_system/data19[19].  Re-placed instance beta/regfile_system/M_registers_q_reg[627]
INFO: [Physopt 32-735] Processed net beta/regfile_system/data19[19]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.452 | TNS=-3478.455 |
INFO: [Physopt 32-663] Processed net beta/regfile_system/M_registers_q_reg_n_0_[12].  Re-placed instance beta/regfile_system/M_registers_q_reg[12]
INFO: [Physopt 32-735] Processed net beta/regfile_system/M_registers_q_reg_n_0_[12]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.451 | TNS=-3478.361 |
INFO: [Physopt 32-663] Processed net beta/regfile_system/data5[15].  Re-placed instance beta/regfile_system/M_registers_q_reg[175]
INFO: [Physopt 32-735] Processed net beta/regfile_system/data5[15]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.447 | TNS=-3478.183 |
INFO: [Physopt 32-662] Processed net memory_unit/M_registers_q[494]_i_7_n_0.  Did not re-place instance memory_unit/M_registers_q[494]_i_7
INFO: [Physopt 32-735] Processed net memory_unit/M_registers_q[494]_i_7_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.446 | TNS=-3473.936 |
INFO: [Physopt 32-663] Processed net beta/regfile_system/data4[12].  Re-placed instance beta/regfile_system/M_registers_q_reg[140]
INFO: [Physopt 32-735] Processed net beta/regfile_system/data4[12]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.446 | TNS=-3473.908 |
INFO: [Physopt 32-663] Processed net beta/regfile_system/data15[19].  Re-placed instance beta/regfile_system/M_registers_q_reg[499]
INFO: [Physopt 32-735] Processed net beta/regfile_system/data15[19]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.444 | TNS=-3473.082 |
INFO: [Physopt 32-663] Processed net beta/regfile_system/data29[15].  Re-placed instance beta/regfile_system/M_registers_q_reg[943]
INFO: [Physopt 32-735] Processed net beta/regfile_system/data29[15]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.431 | TNS=-3473.060 |
INFO: [Physopt 32-663] Processed net beta/regfile_system/data14[13].  Re-placed instance beta/regfile_system/M_registers_q_reg[461]
INFO: [Physopt 32-735] Processed net beta/regfile_system/data14[13]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.428 | TNS=-3472.868 |
INFO: [Physopt 32-663] Processed net beta/M_pc_q_reg_n_0_[14].  Re-placed instance beta/M_pc_q_reg[14]
INFO: [Physopt 32-735] Processed net beta/M_pc_q_reg_n_0_[14]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.428 | TNS=-3473.379 |
INFO: [Physopt 32-663] Processed net beta/M_pc_q_reg_n_0_[23].  Re-placed instance beta/M_pc_q_reg[23]
INFO: [Physopt 32-735] Processed net beta/M_pc_q_reg_n_0_[23]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.428 | TNS=-3473.755 |
INFO: [Physopt 32-663] Processed net beta/M_pc_q_reg_n_0_[24].  Re-placed instance beta/M_pc_q_reg[24]
INFO: [Physopt 32-735] Processed net beta/M_pc_q_reg_n_0_[24]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.428 | TNS=-3474.282 |
INFO: [Physopt 32-663] Processed net beta/io_led_OBUF[6].  Re-placed instance beta/M_pc_q_reg[6]
INFO: [Physopt 32-735] Processed net beta/io_led_OBUF[6]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.426 | TNS=-3474.658 |
INFO: [Physopt 32-663] Processed net beta/regfile_system/data24[2].  Re-placed instance beta/regfile_system/M_registers_q_reg[770]
INFO: [Physopt 32-735] Processed net beta/regfile_system/data24[2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.423 | TNS=-3474.477 |
INFO: [Physopt 32-663] Processed net beta/regfile_system/data9[2].  Re-placed instance beta/regfile_system/M_registers_q_reg[290]
INFO: [Physopt 32-735] Processed net beta/regfile_system/data9[2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.422 | TNS=-3474.282 |
INFO: [Physopt 32-663] Processed net beta/M_pc_q_reg_n_0_[10].  Re-placed instance beta/M_pc_q_reg[10]
INFO: [Physopt 32-735] Processed net beta/M_pc_q_reg_n_0_[10]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.422 | TNS=-3474.811 |
INFO: [Physopt 32-663] Processed net beta/M_pc_q_reg_n_0_[20].  Re-placed instance beta/M_pc_q_reg[20]
INFO: [Physopt 32-735] Processed net beta/M_pc_q_reg_n_0_[20]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.422 | TNS=-3475.222 |
INFO: [Physopt 32-663] Processed net beta/M_pc_q_reg_n_0_[8].  Re-placed instance beta/M_pc_q_reg[8]
INFO: [Physopt 32-735] Processed net beta/M_pc_q_reg_n_0_[8]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.422 | TNS=-3475.769 |
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.422 | TNS=-3475.769 |
Phase 3 Critical Path Optimization | Checksum: 291338ddd

Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 1461.711 ; gain = 9.125

Phase 4 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.422 | TNS=-3475.769 |
INFO: [Physopt 32-662] Processed net beta/regfile_system/data29[15].  Did not re-place instance beta/regfile_system/M_registers_q_reg[943]
INFO: [Physopt 32-702] Processed net beta/regfile_system/data29[15]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net memory_unit/read_data[23]_repN.  Did not re-place instance memory_unit/read_data_reg[26]_replica
INFO: [Physopt 32-572] Net memory_unit/read_data[23]_repN was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net memory_unit/read_data[23]_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net memory_unit/read_data_reg[26]_139.  Did not re-place instance memory_unit/M_registers_q[495]_i_1
INFO: [Physopt 32-710] Processed net memory_unit/read_data_reg[26]_429. Critical path length was reduced through logic transformation on cell memory_unit/M_registers_q[943]_i_1_comp.
INFO: [Physopt 32-735] Processed net memory_unit/read_data_reg[26]_139. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.421 | TNS=-3474.447 |
INFO: [Physopt 32-663] Processed net beta/regfile_system/data16[5].  Re-placed instance beta/regfile_system/M_registers_q_reg[517]
INFO: [Physopt 32-735] Processed net beta/regfile_system/data16[5]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.421 | TNS=-3474.376 |
INFO: [Physopt 32-663] Processed net beta/regfile_system/data22[1].  Re-placed instance beta/regfile_system/M_registers_q_reg[705]
INFO: [Physopt 32-735] Processed net beta/regfile_system/data22[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.421 | TNS=-3474.022 |
INFO: [Physopt 32-663] Processed net beta/regfile_system/data25[2].  Re-placed instance beta/regfile_system/M_registers_q_reg[802]
INFO: [Physopt 32-735] Processed net beta/regfile_system/data25[2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.419 | TNS=-3473.441 |
INFO: [Physopt 32-663] Processed net beta/regfile_system/data4[3].  Re-placed instance beta/regfile_system/M_registers_q_reg[131]
INFO: [Physopt 32-735] Processed net beta/regfile_system/data4[3]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.419 | TNS=-3472.893 |
INFO: [Physopt 32-663] Processed net beta/regfile_system/data27[19].  Re-placed instance beta/regfile_system/M_registers_q_reg[883]
INFO: [Physopt 32-735] Processed net beta/regfile_system/data27[19]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.418 | TNS=-3472.573 |
INFO: [Physopt 32-662] Processed net beta/regfile_system/data4[12].  Did not re-place instance beta/regfile_system/M_registers_q_reg[140]
INFO: [Physopt 32-702] Processed net beta/regfile_system/data4[12]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net memory_unit/M_registers_q[972]_i_2_n_0.  Did not re-place instance memory_unit/M_registers_q[972]_i_2
INFO: [Physopt 32-710] Processed net memory_unit/read_data_reg[26]_162. Critical path length was reduced through logic transformation on cell memory_unit/M_registers_q[652]_i_1_comp.
INFO: [Physopt 32-735] Processed net memory_unit/M_registers_q[972]_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.415 | TNS=-3471.133 |
INFO: [Physopt 32-663] Processed net beta/regfile_system/data12[5].  Re-placed instance beta/regfile_system/M_registers_q_reg[389]
INFO: [Physopt 32-735] Processed net beta/regfile_system/data12[5]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.411 | TNS=-3470.713 |
INFO: [Physopt 32-662] Processed net beta/M_pc_q_reg_n_0_[10].  Did not re-place instance beta/M_pc_q_reg[10]
INFO: [Physopt 32-702] Processed net beta/M_pc_q_reg_n_0_[10]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net memory_unit/read_data[19]. Replicated 9 times.
INFO: [Physopt 32-735] Processed net memory_unit/read_data[19]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.405 | TNS=-3467.201 |
INFO: [Physopt 32-663] Processed net beta/regfile_system/data23[19].  Re-placed instance beta/regfile_system/M_registers_q_reg[755]
INFO: [Physopt 32-735] Processed net beta/regfile_system/data23[19]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.400 | TNS=-3467.004 |
INFO: [Physopt 32-662] Processed net beta/regfile_system/data4[11].  Did not re-place instance beta/regfile_system/M_registers_q_reg[139]
INFO: [Physopt 32-702] Processed net beta/regfile_system/data4[11]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net memory_unit/M_registers_q[971]_i_2_n_0.  Did not re-place instance memory_unit/M_registers_q[971]_i_2
INFO: [Physopt 32-710] Processed net memory_unit/read_data_reg[26]_171. Critical path length was reduced through logic transformation on cell memory_unit/M_registers_q[651]_i_1_comp.
INFO: [Physopt 32-735] Processed net memory_unit/M_registers_q[971]_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.400 | TNS=-3465.561 |
INFO: [Physopt 32-663] Processed net beta/regfile_system/M_registers_q_reg_n_0_[5].  Re-placed instance beta/regfile_system/M_registers_q_reg[5]
INFO: [Physopt 32-735] Processed net beta/regfile_system/M_registers_q_reg_n_0_[5]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.399 | TNS=-3465.344 |
INFO: [Physopt 32-663] Processed net beta/regfile_system/M_registers_q_reg_n_0_[11].  Re-placed instance beta/regfile_system/M_registers_q_reg[11]
INFO: [Physopt 32-735] Processed net beta/regfile_system/M_registers_q_reg_n_0_[11]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.398 | TNS=-3464.540 |
INFO: [Physopt 32-663] Processed net beta/regfile_system/data18[12].  Re-placed instance beta/regfile_system/M_registers_q_reg[588]
INFO: [Physopt 32-735] Processed net beta/regfile_system/data18[12]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.397 | TNS=-3464.518 |
INFO: [Physopt 32-663] Processed net beta/regfile_system/data18[13].  Re-placed instance beta/regfile_system/M_registers_q_reg[589]
INFO: [Physopt 32-735] Processed net beta/regfile_system/data18[13]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.396 | TNS=-3464.814 |
INFO: [Physopt 32-662] Processed net beta/regfile_system/data1[15].  Did not re-place instance beta/regfile_system/M_registers_q_reg[47]
INFO: [Physopt 32-702] Processed net beta/regfile_system/data1[15]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net memory_unit/read_data_reg[26]_139.  Did not re-place instance memory_unit/M_registers_q[495]_i_1
INFO: [Physopt 32-710] Processed net memory_unit/read_data_reg[26]_138. Critical path length was reduced through logic transformation on cell memory_unit/M_registers_q[559]_i_1_comp.
INFO: [Physopt 32-735] Processed net memory_unit/read_data_reg[26]_139. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.393 | TNS=-3463.687 |
INFO: [Physopt 32-663] Processed net beta/regfile_system/data22[2].  Re-placed instance beta/regfile_system/M_registers_q_reg[706]
INFO: [Physopt 32-735] Processed net beta/regfile_system/data22[2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.389 | TNS=-3463.514 |
INFO: [Physopt 32-663] Processed net beta/regfile_system/data6[2].  Re-placed instance beta/regfile_system/M_registers_q_reg[194]
INFO: [Physopt 32-735] Processed net beta/regfile_system/data6[2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.386 | TNS=-3463.310 |
INFO: [Physopt 32-662] Processed net beta/regfile_system/data19[19].  Did not re-place instance beta/regfile_system/M_registers_q_reg[627]
INFO: [Physopt 32-702] Processed net beta/regfile_system/data19[19]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-601] Processed net memory_unit/M_regfile_system_write_data[6]. Net driver memory_unit/M_registers_q[499]_i_1 was replaced.
INFO: [Physopt 32-735] Processed net memory_unit/M_regfile_system_write_data[6]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.380 | TNS=-3463.701 |
INFO: [Physopt 32-662] Processed net beta/regfile_system/data21[0].  Did not re-place instance beta/regfile_system/M_registers_q_reg[672]
INFO: [Physopt 32-702] Processed net beta/regfile_system/data21[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-572] Net memory_unit/M_regfile_system_write_data[0] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net memory_unit/M_regfile_system_write_data[0].  Did not re-place instance memory_unit/M_registers_q[480]_i_1
INFO: [Physopt 32-572] Net memory_unit/M_regfile_system_write_data[0] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net memory_unit/M_regfile_system_write_data[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net memory_unit/M_registers_q[480]_i_3_n_0.  Did not re-place instance memory_unit/M_registers_q[480]_i_3_comp_1
INFO: [Physopt 32-572] Net memory_unit/M_registers_q[480]_i_3_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-735] Processed net memory_unit/M_registers_q[480]_i_3_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.377 | TNS=-3456.416 |
INFO: [Physopt 32-663] Processed net beta/regfile_system/data12[11].  Re-placed instance beta/regfile_system/M_registers_q_reg[395]
INFO: [Physopt 32-735] Processed net beta/regfile_system/data12[11]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.376 | TNS=-3455.805 |
INFO: [Physopt 32-662] Processed net beta/regfile_system/data18[12].  Did not re-place instance beta/regfile_system/M_registers_q_reg[588]
INFO: [Physopt 32-702] Processed net beta/regfile_system/data18[12]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net memory_unit/M_registers_q[972]_i_2_n_0.  Did not re-place instance memory_unit/M_registers_q[972]_i_2
INFO: [Physopt 32-710] Processed net memory_unit/read_data_reg[26]_163. Critical path length was reduced through logic transformation on cell memory_unit/M_registers_q[588]_i_1_comp.
INFO: [Physopt 32-735] Processed net memory_unit/M_registers_q[972]_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.374 | TNS=-3454.873 |
INFO: [Physopt 32-663] Processed net beta/regfile_system/data8[12].  Re-placed instance beta/regfile_system/M_registers_q_reg[268]
INFO: [Physopt 32-735] Processed net beta/regfile_system/data8[12]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.369 | TNS=-3455.086 |
INFO: [Physopt 32-663] Processed net beta/regfile_system/data8[18].  Re-placed instance beta/regfile_system/M_registers_q_reg[274]
INFO: [Physopt 32-735] Processed net beta/regfile_system/data8[18]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.368 | TNS=-3454.884 |
INFO: [Physopt 32-662] Processed net beta/regfile_system/data2[13].  Did not re-place instance beta/regfile_system/M_registers_q_reg[77]
INFO: [Physopt 32-702] Processed net beta/regfile_system/data2[13]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net memory_unit/M_registers_q[973]_i_2_n_0.  Did not re-place instance memory_unit/M_registers_q[973]_i_2
INFO: [Physopt 32-572] Net memory_unit/M_registers_q[973]_i_2_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net memory_unit/M_registers_q[973]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net memory_unit/M_registers_q[493]_i_2_n_0.  Did not re-place instance memory_unit/M_registers_q[493]_i_2
INFO: [Physopt 32-572] Net memory_unit/M_registers_q[493]_i_2_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-735] Processed net memory_unit/M_registers_q[493]_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.366 | TNS=-3446.483 |
INFO: [Physopt 32-662] Processed net beta/regfile_system/data10[19].  Did not re-place instance beta/regfile_system/M_registers_q_reg[339]
INFO: [Physopt 32-702] Processed net beta/regfile_system/data10[19]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-572] Net memory_unit/M_regfile_system_write_data[6] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net memory_unit/M_regfile_system_write_data[6].  Did not re-place instance memory_unit/M_registers_q[499]_i_1
INFO: [Physopt 32-710] Processed net memory_unit/read_data_reg[26]_398. Critical path length was reduced through logic transformation on cell memory_unit/M_registers_q[851]_i_1_comp.
INFO: [Physopt 32-735] Processed net memory_unit/M_regfile_system_write_data[6]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.361 | TNS=-3445.625 |
INFO: [Physopt 32-663] Processed net beta/regfile_system/M_registers_q_reg_n_0_[12].  Re-placed instance beta/regfile_system/M_registers_q_reg[12]
INFO: [Physopt 32-735] Processed net beta/regfile_system/M_registers_q_reg_n_0_[12]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.361 | TNS=-3445.514 |
INFO: [Physopt 32-663] Processed net beta/regfile_system/data16[11].  Re-placed instance beta/regfile_system/M_registers_q_reg[523]
INFO: [Physopt 32-735] Processed net beta/regfile_system/data16[11]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.355 | TNS=-3444.875 |
INFO: [Physopt 32-662] Processed net beta/M_pc_q_reg_n_0_[31].  Did not re-place instance beta/M_pc_q_reg[31]
INFO: [Physopt 32-702] Processed net beta/M_pc_q_reg_n_0_[31]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net beta/regfile_system/data11[29].  Re-placed instance beta/regfile_system/M_registers_q_reg[381]
INFO: [Physopt 32-735] Processed net beta/regfile_system/data11[29]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.352 | TNS=-3443.396 |
INFO: [Physopt 32-663] Processed net beta/regfile_system/data11[19].  Re-placed instance beta/regfile_system/M_registers_q_reg[371]
INFO: [Physopt 32-735] Processed net beta/regfile_system/data11[19]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.351 | TNS=-3443.381 |
INFO: [Physopt 32-663] Processed net beta/regfile_system/data8[8].  Re-placed instance beta/regfile_system/M_registers_q_reg[264]
INFO: [Physopt 32-735] Processed net beta/regfile_system/data8[8]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.342 | TNS=-3442.679 |
INFO: [Physopt 32-702] Processed net memory_unit/mem_reg_0_15_24_29/DOA0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net memory_unit/io_led_OBUF[1].  Did not re-place instance memory_unit/io_led_OBUF[9]_inst_i_1
INFO: [Physopt 32-710] Processed net memory_unit/waddr[1]. Critical path length was reduced through logic transformation on cell memory_unit/mem_reg_0_15_0_5_i_10_comp.
INFO: [Physopt 32-735] Processed net memory_unit/io_led_OBUF[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.339 | TNS=-3422.567 |
INFO: [Physopt 32-663] Processed net beta/regfile_system/data12[12].  Re-placed instance beta/regfile_system/M_registers_q_reg[396]
INFO: [Physopt 32-735] Processed net beta/regfile_system/data12[12]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.337 | TNS=-3422.552 |
INFO: [Physopt 32-662] Processed net beta/regfile_system/data11[19].  Did not re-place instance beta/regfile_system/M_registers_q_reg[371]
INFO: [Physopt 32-702] Processed net beta/regfile_system/data11[19]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-572] Net memory_unit/M_regfile_system_write_data[6] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net memory_unit/M_regfile_system_write_data[6].  Did not re-place instance memory_unit/M_registers_q[499]_i_1
INFO: [Physopt 32-710] Processed net memory_unit/read_data_reg[26]_402. Critical path length was reduced through logic transformation on cell memory_unit/M_registers_q[883]_i_1_comp.
INFO: [Physopt 32-735] Processed net memory_unit/M_regfile_system_write_data[6]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.337 | TNS=-3421.595 |
INFO: [Physopt 32-663] Processed net beta/regfile_system/data29[20].  Re-placed instance beta/regfile_system/M_registers_q_reg[948]
INFO: [Physopt 32-735] Processed net beta/regfile_system/data29[20]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.336 | TNS=-3416.574 |
INFO: [Physopt 32-663] Processed net beta/regfile_system/data26[1].  Re-placed instance beta/regfile_system/M_registers_q_reg[833]
INFO: [Physopt 32-735] Processed net beta/regfile_system/data26[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.334 | TNS=-3415.796 |
INFO: [Physopt 32-663] Processed net beta/regfile_system/data6[3].  Re-placed instance beta/regfile_system/M_registers_q_reg[195]
INFO: [Physopt 32-735] Processed net beta/regfile_system/data6[3]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.331 | TNS=-3415.619 |
INFO: [Physopt 32-663] Processed net beta/regfile_system/data20[1].  Re-placed instance beta/regfile_system/M_registers_q_reg[641]
INFO: [Physopt 32-735] Processed net beta/regfile_system/data20[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.327 | TNS=-3415.599 |
INFO: [Physopt 32-663] Processed net beta/regfile_system/data10[1].  Re-placed instance beta/regfile_system/M_registers_q_reg[321]
INFO: [Physopt 32-735] Processed net beta/regfile_system/data10[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.324 | TNS=-3414.803 |
INFO: [Common 17-14] Message 'Physopt 32-619' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Physopt 32-662] Processed net beta/regfile_system/data12[12].  Did not re-place instance beta/regfile_system/M_registers_q_reg[396]
INFO: [Physopt 32-702] Processed net beta/regfile_system/data12[12]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net memory_unit/M_registers_q[972]_i_2_n_0.  Did not re-place instance memory_unit/M_registers_q[972]_i_2
INFO: [Physopt 32-710] Processed net memory_unit/read_data_reg[26]_446. Critical path length was reduced through logic transformation on cell memory_unit/M_registers_q[908]_i_1_comp.
INFO: [Physopt 32-735] Processed net memory_unit/M_registers_q[972]_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-663] Processed net beta/regfile_system/data21[15].  Re-placed instance beta/regfile_system/M_registers_q_reg[687]
INFO: [Physopt 32-735] Processed net beta/regfile_system/data21[15]. Optimization improves timing on the net.
INFO: [Physopt 32-663] Processed net beta/regfile_system/data3[1].  Re-placed instance beta/regfile_system/M_registers_q_reg[97]
INFO: [Physopt 32-735] Processed net beta/regfile_system/data3[1]. Optimization improves timing on the net.
INFO: [Physopt 32-662] Processed net beta/regfile_system/data20[1].  Did not re-place instance beta/regfile_system/M_registers_q_reg[641]
INFO: [Physopt 32-702] Processed net beta/regfile_system/data20[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-572] Net memory_unit/M_regfile_system_write_data[1] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-663] Processed net memory_unit/M_regfile_system_write_data[1].  Re-placed instance memory_unit/M_registers_q[481]_i_1
INFO: [Physopt 32-735] Processed net memory_unit/M_regfile_system_write_data[1]. Optimization improves timing on the net.
INFO: [Physopt 32-662] Processed net beta/regfile_system/data4[14].  Did not re-place instance beta/regfile_system/M_registers_q_reg[142]
INFO: [Physopt 32-702] Processed net beta/regfile_system/data4[14]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net memory_unit/M_registers_q[974]_i_2_n_0.  Did not re-place instance memory_unit/M_registers_q[974]_i_2
INFO: [Physopt 32-710] Processed net memory_unit/read_data_reg[26]_144. Critical path length was reduced through logic transformation on cell memory_unit/M_registers_q[654]_i_1_comp.
INFO: [Physopt 32-735] Processed net memory_unit/M_registers_q[974]_i_2_n_0. Optimization improves timing on the net.
INFO: [Common 17-14] Message 'Physopt 32-735' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Physopt 32-663] Processed net beta/regfile_system/data20[19].  Re-placed instance beta/regfile_system/M_registers_q_reg[659]
INFO: [Physopt 32-663] Processed net beta/regfile_system/data16[5].  Re-placed instance beta/regfile_system/M_registers_q_reg[517]
INFO: [Physopt 32-663] Processed net beta/regfile_system/data28[5].  Re-placed instance beta/regfile_system/M_registers_q_reg[901]
INFO: [Physopt 32-663] Processed net beta/regfile_system/data4[9].  Re-placed instance beta/regfile_system/M_registers_q_reg[137]
INFO: [Physopt 32-662] Processed net beta/regfile_system/data5[15].  Did not re-place instance beta/regfile_system/M_registers_q_reg[175]
INFO: [Physopt 32-702] Processed net beta/regfile_system/data5[15]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net memory_unit/read_data_reg[26]_139.  Did not re-place instance memory_unit/M_registers_q[495]_i_1
INFO: [Physopt 32-710] Processed net memory_unit/read_data_reg[26]_140. Critical path length was reduced through logic transformation on cell memory_unit/M_registers_q[687]_i_1_comp.
INFO: [Physopt 32-662] Processed net beta/regfile_system/data25[15].  Did not re-place instance beta/regfile_system/M_registers_q_reg[815]
INFO: [Physopt 32-702] Processed net beta/regfile_system/data25[15]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net memory_unit/read_data_reg[26]_139.  Did not re-place instance memory_unit/M_registers_q[495]_i_1
INFO: [Physopt 32-710] Processed net memory_unit/read_data_reg[26]_428. Critical path length was reduced through logic transformation on cell memory_unit/M_registers_q[815]_i_1_comp.
INFO: [Physopt 32-663] Processed net beta/regfile_system/data1[9].  Re-placed instance beta/regfile_system/M_registers_q_reg[41]
INFO: [Physopt 32-663] Processed net beta/regfile_system/data14[12].  Re-placed instance beta/regfile_system/M_registers_q_reg[460]
INFO: [Physopt 32-663] Processed net beta/regfile_system/data20[8].  Re-placed instance beta/regfile_system/M_registers_q_reg[648]
INFO: [Physopt 32-663] Processed net beta/regfile_system/data12[15].  Re-placed instance beta/regfile_system/M_registers_q_reg[399]
INFO: [Physopt 32-663] Processed net beta/regfile_system/data20[5].  Re-placed instance beta/regfile_system/M_registers_q_reg[645]
INFO: [Physopt 32-662] Processed net beta/regfile_system/data2[15].  Did not re-place instance beta/regfile_system/M_registers_q_reg[79]
INFO: [Physopt 32-702] Processed net beta/regfile_system/data2[15]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net memory_unit/M_registers_q[975]_i_2_n_0.  Did not re-place instance memory_unit/M_registers_q[975]_i_2
INFO: [Physopt 32-710] Processed net memory_unit/read_data_reg[26]_136. Critical path length was reduced through logic transformation on cell memory_unit/M_registers_q[591]_i_1_comp.
INFO: [Physopt 32-663] Processed net beta/regfile_system/data22[11].  Re-placed instance beta/regfile_system/M_registers_q_reg[715]
INFO: [Physopt 32-663] Processed net beta/regfile_system/data26[15].  Re-placed instance beta/regfile_system/M_registers_q_reg[847]
INFO: [Physopt 32-663] Processed net beta/regfile_system/data18[4].  Re-placed instance beta/regfile_system/M_registers_q_reg[580]
INFO: [Physopt 32-662] Processed net beta/regfile_system/data20[19].  Did not re-place instance beta/regfile_system/M_registers_q_reg[659]
INFO: [Physopt 32-702] Processed net beta/regfile_system/data20[19]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net memory_unit/read_data[23]_repN.  Did not re-place instance memory_unit/read_data_reg[26]_replica
INFO: [Physopt 32-702] Processed net memory_unit/read_data[23]_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net memory_unit/M_regfile_system_write_data[6].  Did not re-place instance memory_unit/M_registers_q[499]_i_1
INFO: [Physopt 32-702] Processed net memory_unit/M_regfile_system_write_data[6]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net memory_unit/M_registers_q[499]_i_4_n_0.  Did not re-place instance memory_unit/M_registers_q[499]_i_4
INFO: [Physopt 32-662] Processed net beta/M_pc_q_reg_n_0_[31].  Did not re-place instance beta/M_pc_q_reg[31]
INFO: [Physopt 32-702] Processed net beta/M_pc_q_reg_n_0_[31]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net beta/regfile_system/data15[29].  Re-placed instance beta/regfile_system/M_registers_q_reg[509]
INFO: [Physopt 32-702] Processed net memory_unit/mem_reg_0_15_24_29/DOA0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net memory_unit/io_led_OBUF[0].  Re-placed instance memory_unit/io_led_OBUF[8]_inst_i_1
INFO: [Physopt 32-663] Processed net beta/regfile_system/data25[18].  Re-placed instance beta/regfile_system/M_registers_q_reg[818]
INFO: [Physopt 32-663] Processed net beta/regfile_system/M_registers_q_reg_n_0_[12].  Re-placed instance beta/regfile_system/M_registers_q_reg[12]
INFO: [Physopt 32-663] Processed net beta/regfile_system/data5[24].  Re-placed instance beta/regfile_system/M_registers_q_reg[184]
INFO: [Physopt 32-663] Processed net beta/regfile_system/data14[4].  Re-placed instance beta/regfile_system/M_registers_q_reg[452]
INFO: [Physopt 32-662] Processed net beta/regfile_system/data11[29].  Did not re-place instance beta/regfile_system/M_registers_q_reg[381]
INFO: [Physopt 32-702] Processed net beta/regfile_system/data11[29]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net memory_unit/read_data_reg[26]_0[0].  Did not re-place instance memory_unit/M_pc_q[31]_i_5
INFO: [Physopt 32-702] Processed net memory_unit/read_data_reg[26]_0[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net beta/control_system/read_data_reg[31]_22.  Did not re-place instance beta/control_system/M_pc_q[31]_i_12
INFO: [Physopt 32-662] Processed net beta/regfile_system/M_registers_q_reg_n_0_[12].  Did not re-place instance beta/regfile_system/M_registers_q_reg[12]
INFO: [Physopt 32-702] Processed net beta/regfile_system/M_registers_q_reg_n_0_[12]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net memory_unit/M_registers_q[972]_i_2_n_0.  Did not re-place instance memory_unit/M_registers_q[972]_i_2
INFO: [Physopt 32-702] Processed net memory_unit/M_registers_q[972]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net memory_unit/M_registers_q[492]_i_2_n_0.  Re-placed instance memory_unit/M_registers_q[492]_i_2
INFO: [Physopt 32-663] Processed net beta/regfile_system/data10[5].  Re-placed instance beta/regfile_system/M_registers_q_reg[325]
Phase 4 Critical Path Optimization | Checksum: 291338ddd

Time (s): cpu = 00:00:31 ; elapsed = 00:00:21 . Memory (MB): peak = 1461.719 ; gain = 9.133
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.040 . Memory (MB): peak = 1461.719 ; gain = 0.000
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=-3.246 | TNS=-3383.409 |

Summary of Physical Synthesis Optimizations
============================================


-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization   |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  DSP Register   |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Path  |          0.636  |        190.748  |           11  |              0  |                   125  |           0  |           2  |  00:00:20  |
|  Total          |          0.636  |        190.748  |           11  |              0  |                   125  |           0  |           3  |  00:00:20  |
-------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1461.719 ; gain = 0.000
Ending Physical Synthesis Task | Checksum: 291338ddd

Time (s): cpu = 00:00:32 ; elapsed = 00:00:21 . Memory (MB): peak = 1461.719 ; gain = 9.133
INFO: [Common 17-83] Releasing license: Implementation
538 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:00:34 ; elapsed = 00:00:22 . Memory (MB): peak = 1461.719 ; gain = 24.086
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1461.719 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.271 . Memory (MB): peak = 1470.473 ; gain = 8.754
INFO: [Common 17-1381] The checkpoint 'C:/Users/NatalieAgus/Desktop/BetaComponents/work/vivado/BetaComponents/BetaComponents.runs/impl_1/au_top_0_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: 9dc55c5b ConstDB: 0 ShapeSum: d97b877b RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 11c6c214d

Time (s): cpu = 00:00:21 ; elapsed = 00:00:19 . Memory (MB): peak = 1565.594 ; gain = 82.090
Post Restoration Checksum: NetGraph: 9525b391 NumContArr: 87466dbc Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 11c6c214d

Time (s): cpu = 00:00:21 ; elapsed = 00:00:19 . Memory (MB): peak = 1565.594 ; gain = 82.090

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 11c6c214d

Time (s): cpu = 00:00:21 ; elapsed = 00:00:19 . Memory (MB): peak = 1571.574 ; gain = 88.070

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 11c6c214d

Time (s): cpu = 00:00:21 ; elapsed = 00:00:19 . Memory (MB): peak = 1571.574 ; gain = 88.070
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 120cd6478

Time (s): cpu = 00:00:22 ; elapsed = 00:00:20 . Memory (MB): peak = 1584.402 ; gain = 100.898
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-3.033 | TNS=-2854.141| WHS=-0.063 | THS=-0.585 |

Phase 2 Router Initialization | Checksum: 1d45f10aa

Time (s): cpu = 00:00:23 ; elapsed = 00:00:21 . Memory (MB): peak = 1584.402 ; gain = 100.898

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 2973
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 2973
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: a50a67b6

Time (s): cpu = 00:00:25 ; elapsed = 00:00:22 . Memory (MB): peak = 1586.766 ; gain = 103.262
INFO: [Route 35-580] Design has 1 pins with tight setup and hold constraints.

The top 5 pins with tight setup and hold constraints:

+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
|       Launch Clock       |      Capture Clock       |                                                 Pin                                                      |
+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
|                    clk_0 |                    clk_0 |                                                                                      beta/M_pc_q_reg[0]/D|
+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+

File with complete list of pins: tight_setup_hold_pins.txt


Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 2089
 Number of Nodes with overlaps = 873
 Number of Nodes with overlaps = 508
 Number of Nodes with overlaps = 270
 Number of Nodes with overlaps = 169
 Number of Nodes with overlaps = 104
 Number of Nodes with overlaps = 60
 Number of Nodes with overlaps = 32
 Number of Nodes with overlaps = 9
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-4.750 | TNS=-4291.415| WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 21529209a

Time (s): cpu = 00:00:56 ; elapsed = 00:00:41 . Memory (MB): peak = 1588.781 ; gain = 105.277

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 1050
 Number of Nodes with overlaps = 577
 Number of Nodes with overlaps = 375
 Number of Nodes with overlaps = 178
 Number of Nodes with overlaps = 107
 Number of Nodes with overlaps = 51
 Number of Nodes with overlaps = 39
 Number of Nodes with overlaps = 19
 Number of Nodes with overlaps = 11
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-3.965 | TNS=-4174.427| WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 15d2b87bd

Time (s): cpu = 00:01:22 ; elapsed = 00:00:58 . Memory (MB): peak = 1588.781 ; gain = 105.277

Phase 4.3 Global Iteration 2
 Number of Nodes with overlaps = 391
 Number of Nodes with overlaps = 495
 Number of Nodes with overlaps = 210
 Number of Nodes with overlaps = 177
 Number of Nodes with overlaps = 101
 Number of Nodes with overlaps = 56
 Number of Nodes with overlaps = 26
 Number of Nodes with overlaps = 20
 Number of Nodes with overlaps = 13
 Number of Nodes with overlaps = 10
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-3.856 | TNS=-3928.344| WHS=N/A    | THS=N/A    |

Phase 4.3 Global Iteration 2 | Checksum: 1b4844480

Time (s): cpu = 00:01:50 ; elapsed = 00:01:17 . Memory (MB): peak = 1592.754 ; gain = 109.250

Phase 4.4 Global Iteration 3
 Number of Nodes with overlaps = 616
 Number of Nodes with overlaps = 493
 Number of Nodes with overlaps = 300
 Number of Nodes with overlaps = 239
 Number of Nodes with overlaps = 123
 Number of Nodes with overlaps = 85
 Number of Nodes with overlaps = 84
 Number of Nodes with overlaps = 56
 Number of Nodes with overlaps = 29
 Number of Nodes with overlaps = 32
 Number of Nodes with overlaps = 25
 Number of Nodes with overlaps = 15
 Number of Nodes with overlaps = 13
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-3.804 | TNS=-4025.079| WHS=N/A    | THS=N/A    |

Phase 4.4 Global Iteration 3 | Checksum: 19870be9e

Time (s): cpu = 00:02:22 ; elapsed = 00:01:39 . Memory (MB): peak = 1592.754 ; gain = 109.250
Phase 4 Rip-up And Reroute | Checksum: 19870be9e

Time (s): cpu = 00:02:22 ; elapsed = 00:01:39 . Memory (MB): peak = 1592.754 ; gain = 109.250

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 1766179b1

Time (s): cpu = 00:02:22 ; elapsed = 00:01:39 . Memory (MB): peak = 1592.754 ; gain = 109.250
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-3.724 | TNS=-3890.709| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 166a65ae0

Time (s): cpu = 00:02:23 ; elapsed = 00:01:39 . Memory (MB): peak = 1592.754 ; gain = 109.250

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 166a65ae0

Time (s): cpu = 00:02:23 ; elapsed = 00:01:39 . Memory (MB): peak = 1592.754 ; gain = 109.250
Phase 5 Delay and Skew Optimization | Checksum: 166a65ae0

Time (s): cpu = 00:02:23 ; elapsed = 00:01:39 . Memory (MB): peak = 1592.754 ; gain = 109.250

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: d10d5d76

Time (s): cpu = 00:02:23 ; elapsed = 00:01:39 . Memory (MB): peak = 1592.754 ; gain = 109.250
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-3.725 | TNS=-3888.455| WHS=0.233  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: d10d5d76

Time (s): cpu = 00:02:23 ; elapsed = 00:01:39 . Memory (MB): peak = 1592.754 ; gain = 109.250
Phase 6 Post Hold Fix | Checksum: d10d5d76

Time (s): cpu = 00:02:23 ; elapsed = 00:01:39 . Memory (MB): peak = 1592.754 ; gain = 109.250

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 2.24436 %
  Global Horizontal Routing Utilization  = 2.85177 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 68.4685%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 78.3784%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 80.8824%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 77.9412%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 7 Route finalize | Checksum: 84a26c2c

Time (s): cpu = 00:02:23 ; elapsed = 00:01:39 . Memory (MB): peak = 1592.754 ; gain = 109.250

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 84a26c2c

Time (s): cpu = 00:02:23 ; elapsed = 00:01:39 . Memory (MB): peak = 1592.754 ; gain = 109.250

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 42467f67

Time (s): cpu = 00:02:23 ; elapsed = 00:01:40 . Memory (MB): peak = 1592.754 ; gain = 109.250

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-3.725 | TNS=-3888.455| WHS=0.233  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: 42467f67

Time (s): cpu = 00:02:23 ; elapsed = 00:01:40 . Memory (MB): peak = 1592.754 ; gain = 109.250
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:02:23 ; elapsed = 00:01:40 . Memory (MB): peak = 1592.754 ; gain = 109.250

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
559 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:02:25 ; elapsed = 00:01:41 . Memory (MB): peak = 1592.754 ; gain = 122.281
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1592.754 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.350 . Memory (MB): peak = 1596.605 ; gain = 3.852
INFO: [Common 17-1381] The checkpoint 'C:/Users/NatalieAgus/Desktop/BetaComponents/work/vivado/BetaComponents/BetaComponents.runs/impl_1/au_top_0_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file au_top_0_drc_routed.rpt -pb au_top_0_drc_routed.pb -rpx au_top_0_drc_routed.rpx
Command: report_drc -file au_top_0_drc_routed.rpt -pb au_top_0_drc_routed.pb -rpx au_top_0_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/NatalieAgus/Desktop/BetaComponents/work/vivado/BetaComponents/BetaComponents.runs/impl_1/au_top_0_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file au_top_0_methodology_drc_routed.rpt -pb au_top_0_methodology_drc_routed.pb -rpx au_top_0_methodology_drc_routed.rpx
Command: report_methodology -file au_top_0_methodology_drc_routed.rpt -pb au_top_0_methodology_drc_routed.pb -rpx au_top_0_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file C:/Users/NatalieAgus/Desktop/BetaComponents/work/vivado/BetaComponents/BetaComponents.runs/impl_1/au_top_0_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file au_top_0_power_routed.rpt -pb au_top_0_power_summary_routed.pb -rpx au_top_0_power_routed.rpx
Command: report_power -file au_top_0_power_routed.rpt -pb au_top_0_power_summary_routed.pb -rpx au_top_0_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
571 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file au_top_0_route_status.rpt -pb au_top_0_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file au_top_0_timing_summary_routed.rpt -pb au_top_0_timing_summary_routed.pb -rpx au_top_0_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
INFO: [runtcl-4] Executing : report_incremental_reuse -file au_top_0_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file au_top_0_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file au_top_0_bus_skew_routed.rpt -pb au_top_0_bus_skew_routed.pb -rpx au_top_0_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
Command: write_bitstream -force au_top_0.bit -bin_file
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Bitstream compression saved 12328288 bits.
Writing bitstream ./au_top_0.bit...
Writing bitstream ./au_top_0.bin...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-186] 'C:/Users/NatalieAgus/Desktop/BetaComponents/work/vivado/BetaComponents/BetaComponents.runs/impl_1/usage_statistics_webtalk.xml' has been successfully sent to Xilinx on Sat Sep 12 00:05:15 2020. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2019.2/doc/webtalk_introduction.html.
INFO: [Common 17-83] Releasing license: Implementation
591 Infos, 1 Warnings, 1 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 2047.199 ; gain = 418.582
INFO: [Common 17-206] Exiting Vivado at Sat Sep 12 00:05:15 2020...
[Sat Sep 12 00:05:21 2020] impl_1 finished
wait_on_run: Time (s): cpu = 00:00:00 ; elapsed = 00:03:42 . Memory (MB): peak = 297.961 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sat Sep 12 00:05:21 2020...

Finished building project.
