# Reading D:/ProgramFiles/IntelFPGA_lite/21.1/modelsim_ase/tcl/vsim/pref.tcl
# do USERHW_NIOS_run_msim_rtl_vhdl.do
# if ![file isdirectory vhdl_libs] {
# 	file mkdir vhdl_libs
# }
# 
# vlib vhdl_libs/altera
# ** Warning: (vlib-34) Library already exists at "vhdl_libs/altera".
# vmap altera ./vhdl_libs/altera
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap altera ./vhdl_libs/altera 
# Copying D:/ProgramFiles/IntelFPGA_lite/21.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# vcom -93 -work altera {d:/programfiles/intelfpga_lite/21.1/quartus/eda/sim_lib/altera_syn_attributes.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:14:48 on Oct 29,2022
# vcom -reportprogress 300 -93 -work altera d:/programfiles/intelfpga_lite/21.1/quartus/eda/sim_lib/altera_syn_attributes.vhd 
# -- Loading package STANDARD
# -- Compiling package altera_syn_attributes
# End time: 23:14:48 on Oct 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work altera {d:/programfiles/intelfpga_lite/21.1/quartus/eda/sim_lib/altera_standard_functions.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:14:48 on Oct 29,2022
# vcom -reportprogress 300 -93 -work altera d:/programfiles/intelfpga_lite/21.1/quartus/eda/sim_lib/altera_standard_functions.vhd 
# -- Loading package STANDARD
# -- Compiling package altera_standard_functions
# -- Compiling package body altera_standard_functions
# -- Loading package altera_standard_functions
# End time: 23:14:48 on Oct 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work altera {d:/programfiles/intelfpga_lite/21.1/quartus/eda/sim_lib/alt_dspbuilder_package.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:14:48 on Oct 29,2022
# vcom -reportprogress 300 -93 -work altera d:/programfiles/intelfpga_lite/21.1/quartus/eda/sim_lib/alt_dspbuilder_package.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling package alt_dspbuilder_package
# -- Compiling package body alt_dspbuilder_package
# -- Loading package alt_dspbuilder_package
# End time: 23:14:48 on Oct 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work altera {d:/programfiles/intelfpga_lite/21.1/quartus/eda/sim_lib/altera_europa_support_lib.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:14:48 on Oct 29,2022
# vcom -reportprogress 300 -93 -work altera d:/programfiles/intelfpga_lite/21.1/quartus/eda/sim_lib/altera_europa_support_lib.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling package altera_europa_support_lib
# -- Compiling package body altera_europa_support_lib
# -- Loading package altera_europa_support_lib
# End time: 23:14:49 on Oct 29,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vcom -93 -work altera {d:/programfiles/intelfpga_lite/21.1/quartus/eda/sim_lib/altera_primitives_components.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:14:49 on Oct 29,2022
# vcom -reportprogress 300 -93 -work altera d:/programfiles/intelfpga_lite/21.1/quartus/eda/sim_lib/altera_primitives_components.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package VITAL_Timing
# -- Loading package VITAL_Primitives
# -- Compiling package dffeas_pack
# -- Loading package dffeas_pack
# -- Compiling package altera_primitives_components
# End time: 23:14:49 on Oct 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work altera {d:/programfiles/intelfpga_lite/21.1/quartus/eda/sim_lib/altera_primitives.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:14:49 on Oct 29,2022
# vcom -reportprogress 300 -93 -work altera d:/programfiles/intelfpga_lite/21.1/quartus/eda/sim_lib/altera_primitives.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity GLOBAL
# -- Compiling architecture BEHAVIOR of GLOBAL
# -- Compiling entity CARRY
# -- Compiling architecture BEHAVIOR of CARRY
# -- Compiling entity CASCADE
# -- Compiling architecture BEHAVIOR of CASCADE
# -- Compiling entity CARRY_SUM
# -- Compiling architecture BEHAVIOR of CARRY_SUM
# -- Compiling entity EXP
# -- Compiling architecture BEHAVIOR of EXP
# -- Compiling entity SOFT
# -- Compiling architecture BEHAVIOR of SOFT
# -- Compiling entity OPNDRN
# -- Compiling architecture BEHAVIOR of OPNDRN
# -- Compiling entity ROW_GLOBAL
# -- Compiling architecture BEHAVIOR of ROW_GLOBAL
# -- Compiling entity TRI
# -- Compiling architecture BEHAVIOR of TRI
# -- Compiling entity LUT_INPUT
# -- Compiling architecture BEHAVIOR of LUT_INPUT
# -- Compiling entity LUT_OUTPUT
# -- Compiling architecture BEHAVIOR of LUT_OUTPUT
# -- Compiling entity latch
# -- Compiling architecture BEHAVIOR of latch
# -- Compiling entity dlatch
# -- Compiling architecture BEHAVIOR of dlatch
# -- Compiling entity PRIM_GDFF
# -- Compiling architecture BEHAVIOR of PRIM_GDFF
# -- Loading entity PRIM_GDFF
# -- Compiling entity DFF
# -- Compiling architecture BEHAVIOR of DFF
# -- Compiling entity DFFE
# -- Compiling architecture BEHAVIOR of DFFE
# -- Compiling entity DFFEA
# -- Compiling architecture BEHAVIOR of DFFEA
# -- Loading package VITAL_Timing
# -- Loading package VITAL_Primitives
# -- Loading package dffeas_pack
# -- Compiling entity DFFEAS
# -- Compiling architecture vital_dffeas of dffeas
# -- Compiling entity PRIM_GTFF
# -- Compiling architecture BEHAVIOR of PRIM_GTFF
# -- Loading entity PRIM_GTFF
# -- Compiling entity TFF
# -- Compiling architecture BEHAVIOR of TFF
# -- Compiling entity TFFE
# -- Compiling architecture BEHAVIOR of TFFE
# -- Compiling entity PRIM_GJKFF
# -- Compiling architecture BEHAVIOR of PRIM_GJKFF
# -- Loading entity PRIM_GJKFF
# -- Compiling entity JKFF
# -- Compiling architecture BEHAVIOR of JKFF
# -- Compiling entity JKFFE
# -- Compiling architecture BEHAVIOR of JKFFE
# -- Compiling entity PRIM_GSRFF
# -- Compiling architecture BEHAVIOR of PRIM_GSRFF
# -- Loading entity PRIM_GSRFF
# -- Compiling entity SRFF
# -- Compiling architecture BEHAVIOR of SRFF
# -- Compiling entity SRFFE
# -- Compiling architecture BEHAVIOR of SRFFE
# -- Compiling entity clklock
# -- Compiling architecture behavior of clklock
# -- Compiling entity alt_inbuf
# -- Compiling architecture BEHAVIOR of alt_inbuf
# -- Compiling entity alt_outbuf
# -- Compiling architecture BEHAVIOR of alt_outbuf
# -- Compiling entity alt_outbuf_tri
# -- Compiling architecture BEHAVIOR of alt_outbuf_tri
# -- Compiling entity alt_iobuf
# -- Compiling architecture BEHAVIOR of alt_iobuf
# -- Compiling entity alt_inbuf_diff
# -- Compiling architecture BEHAVIOR of alt_inbuf_diff
# -- Compiling entity alt_outbuf_diff
# -- Compiling architecture BEHAVIOR of alt_outbuf_diff
# -- Compiling entity alt_outbuf_tri_diff
# -- Compiling architecture BEHAVIOR of alt_outbuf_tri_diff
# -- Compiling entity alt_iobuf_diff
# -- Compiling architecture BEHAVIOR of alt_iobuf_diff
# -- Compiling entity alt_bidir_diff
# -- Compiling architecture BEHAVIOR of alt_bidir_diff
# -- Compiling entity alt_bidir_buf
# -- Compiling architecture BEHAVIOR of alt_bidir_buf
# End time: 23:14:49 on Oct 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlib vhdl_libs/lpm
# ** Warning: (vlib-34) Library already exists at "vhdl_libs/lpm".
# vmap lpm ./vhdl_libs/lpm
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap lpm ./vhdl_libs/lpm 
# Modifying modelsim.ini
# vcom -93 -work lpm {d:/programfiles/intelfpga_lite/21.1/quartus/eda/sim_lib/220pack.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:14:49 on Oct 29,2022
# vcom -reportprogress 300 -93 -work lpm d:/programfiles/intelfpga_lite/21.1/quartus/eda/sim_lib/220pack.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package LPM_COMPONENTS
# End time: 23:14:49 on Oct 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work lpm {d:/programfiles/intelfpga_lite/21.1/quartus/eda/sim_lib/220model.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:14:49 on Oct 29,2022
# vcom -reportprogress 300 -93 -work lpm d:/programfiles/intelfpga_lite/21.1/quartus/eda/sim_lib/220model.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package LPM_COMMON_CONVERSION
# -- Compiling package body LPM_COMMON_CONVERSION
# -- Loading package LPM_COMMON_CONVERSION
# -- Compiling package LPM_HINT_EVALUATION
# -- Compiling package body LPM_HINT_EVALUATION
# -- Loading package LPM_HINT_EVALUATION
# -- Compiling package LPM_DEVICE_FAMILIES
# -- Compiling package body LPM_DEVICE_FAMILIES
# -- Loading package LPM_DEVICE_FAMILIES
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package LPM_COMPONENTS
# -- Compiling entity LPM_CONSTANT
# -- Compiling architecture LPM_SYN of LPM_CONSTANT
# -- Compiling entity LPM_INV
# -- Compiling architecture LPM_SYN of LPM_INV
# -- Compiling entity lpm_and
# -- Compiling architecture LPM_SYN of lpm_and
# -- Compiling entity LPM_OR
# -- Compiling architecture LPM_SYN of LPM_OR
# -- Compiling entity LPM_XOR
# -- Compiling architecture LPM_SYN of LPM_XOR
# -- Compiling entity LPM_BUSTRI
# -- Compiling architecture LPM_SYN of LPM_BUSTRI
# -- Compiling entity LPM_MUX
# -- Compiling architecture LPM_SYN of LPM_MUX
# -- Compiling entity LPM_DECODE
# -- Compiling architecture LPM_SYN of LPM_DECODE
# -- Compiling entity LPM_CLSHIFT
# -- Compiling architecture LPM_SYN of LPM_CLSHIFT
# -- Loading package STD_LOGIC_SIGNED
# -- Compiling entity LPM_ADD_SUB_SIGNED
# -- Compiling architecture LPM_SYN of LPM_ADD_SUB_SIGNED
# -- Compiling entity LPM_ADD_SUB_UNSIGNED
# -- Compiling architecture LPM_SYN of LPM_ADD_SUB_UNSIGNED
# -- Loading entity LPM_ADD_SUB_SIGNED
# -- Loading entity LPM_ADD_SUB_UNSIGNED
# -- Compiling entity LPM_ADD_SUB
# -- Compiling architecture LPM_SYN of LPM_ADD_SUB
# -- Compiling entity LPM_COMPARE_SIGNED
# -- Compiling architecture LPM_SYN of LPM_COMPARE_SIGNED
# -- Compiling entity LPM_COMPARE_UNSIGNED
# -- Compiling architecture LPM_SYN of LPM_COMPARE_UNSIGNED
# -- Loading entity LPM_COMPARE_SIGNED
# -- Loading entity LPM_COMPARE_UNSIGNED
# -- Compiling entity LPM_COMPARE
# -- Compiling architecture LPM_SYN of LPM_COMPARE
# -- Loading package LPM_HINT_EVALUATION
# -- Compiling entity LPM_MULT
# -- Compiling architecture LPM_SYN of LPM_MULT
# -- Compiling entity LPM_DIVIDE
# -- Compiling architecture behave of lpm_divide
# -- Compiling entity lpm_abs
# -- Compiling architecture LPM_SYN of LPM_ABS
# -- Loading package LPM_COMMON_CONVERSION
# -- Compiling entity LPM_COUNTER
# -- Compiling architecture LPM_SYN of LPM_COUNTER
# -- Compiling entity LPM_LATCH
# -- Compiling architecture LPM_SYN of LPM_LATCH
# -- Compiling entity LPM_FF
# -- Compiling architecture LPM_SYN of LPM_FF
# -- Compiling entity LPM_SHIFTREG
# -- Compiling architecture LPM_SYN of LPM_SHIFTREG
# -- Loading package LPM_DEVICE_FAMILIES
# -- Compiling entity LPM_RAM_DQ
# -- Compiling architecture LPM_SYN of lpm_ram_dq
# -- Compiling entity LPM_RAM_DP
# -- Compiling architecture LPM_SYN of LPM_RAM_DP
# -- Compiling entity LPM_RAM_IO
# -- Compiling architecture LPM_SYN of lpm_ram_io
# -- Compiling entity LPM_ROM
# -- Compiling architecture LPM_SYN of lpm_rom
# -- Compiling entity LPM_FIFO
# -- Compiling architecture behavior of LPM_FIFO
# -- Compiling entity LPM_FIFO_DC_DFFPIPE
# -- Compiling architecture behavior of LPM_FIFO_DC_DFFPIPE
# -- Compiling entity LPM_FIFO_DC_FEFIFO
# -- Compiling architecture behavior of LPM_FIFO_DC_FEFIFO
# -- Loading entity LPM_FIFO_DC_FEFIFO
# -- Loading entity LPM_FIFO_DC_DFFPIPE
# -- Compiling entity LPM_FIFO_DC_ASYNC
# -- Compiling architecture behavior of LPM_FIFO_DC_ASYNC
# -- Loading entity LPM_FIFO_DC_ASYNC
# -- Compiling entity LPM_FIFO_DC
# -- Compiling architecture behavior of LPM_FIFO_DC
# -- Compiling entity LPM_INpad
# -- Compiling architecture LPM_SYN of LPM_INpad
# -- Compiling entity LPM_OUTpad
# -- Compiling architecture LPM_SYN of LPM_OUTpad
# -- Compiling entity LPM_BIpad
# -- Compiling architecture LPM_SYN of LPM_BIpad
# End time: 23:14:50 on Oct 29,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# vlib vhdl_libs/sgate
# ** Warning: (vlib-34) Library already exists at "vhdl_libs/sgate".
# vmap sgate ./vhdl_libs/sgate
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap sgate ./vhdl_libs/sgate 
# Modifying modelsim.ini
# vcom -93 -work sgate {d:/programfiles/intelfpga_lite/21.1/quartus/eda/sim_lib/sgate_pack.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:14:50 on Oct 29,2022
# vcom -reportprogress 300 -93 -work sgate d:/programfiles/intelfpga_lite/21.1/quartus/eda/sim_lib/sgate_pack.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package sgate_pack
# -- Compiling package body sgate_pack
# -- Loading package sgate_pack
# End time: 23:14:51 on Oct 29,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vcom -93 -work sgate {d:/programfiles/intelfpga_lite/21.1/quartus/eda/sim_lib/sgate.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:14:51 on Oct 29,2022
# vcom -reportprogress 300 -93 -work sgate d:/programfiles/intelfpga_lite/21.1/quartus/eda/sim_lib/sgate.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Compiling entity oper_add
# -- Compiling architecture sim_arch of oper_add
# -- Compiling entity oper_addsub
# -- Compiling architecture sim_arch of oper_addsub
# -- Compiling entity mux21
# -- Compiling architecture sim_arch of mux21
# -- Compiling entity io_buf_tri
# -- Compiling architecture sim_arch of io_buf_tri
# -- Compiling entity io_buf_opdrn
# -- Compiling architecture sim_arch of io_buf_opdrn
# -- Compiling entity tri_bus
# -- Compiling architecture sim_arch of tri_bus
# -- Compiling entity oper_mult
# -- Compiling architecture sim_arch of oper_mult
# -- Loading package LPM_COMPONENTS
# -- Compiling entity oper_div
# -- Compiling architecture sim_arch of oper_div
# -- Compiling entity oper_mod
# -- Compiling architecture sim_arch of oper_mod
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity oper_left_shift
# -- Compiling architecture sim_arch of oper_left_shift
# -- Compiling entity oper_right_shift
# -- Compiling architecture sim_arch of oper_right_shift
# -- Compiling entity oper_rotate_left
# -- Compiling architecture sim_arch of oper_rotate_left
# -- Compiling entity oper_rotate_right
# -- Compiling architecture sim_arch of oper_rotate_right
# -- Compiling entity oper_less_than
# -- Compiling architecture sim_arch of oper_less_than
# -- Loading package sgate_pack
# -- Compiling entity oper_mux
# -- Compiling architecture sim_arch of oper_mux
# -- Compiling entity oper_selector
# -- Compiling architecture sim_arch of oper_selector
# -- Compiling entity oper_prio_selector
# -- Compiling architecture sim_arch of oper_prio_selector
# -- Compiling entity oper_decoder
# -- Compiling architecture sim_arch of oper_decoder
# -- Compiling entity oper_bus_mux
# -- Compiling architecture sim_arch of oper_bus_mux
# -- Compiling entity oper_latch
# -- Compiling architecture sim_arch of oper_latch
# End time: 23:14:51 on Oct 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlib vhdl_libs/altera_mf
# ** Warning: (vlib-34) Library already exists at "vhdl_libs/altera_mf".
# vmap altera_mf ./vhdl_libs/altera_mf
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap altera_mf ./vhdl_libs/altera_mf 
# Modifying modelsim.ini
# vcom -93 -work altera_mf {d:/programfiles/intelfpga_lite/21.1/quartus/eda/sim_lib/altera_mf_components.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:14:51 on Oct 29,2022
# vcom -reportprogress 300 -93 -work altera_mf d:/programfiles/intelfpga_lite/21.1/quartus/eda/sim_lib/altera_mf_components.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package altera_mf_components
# End time: 23:14:51 on Oct 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work altera_mf {d:/programfiles/intelfpga_lite/21.1/quartus/eda/sim_lib/altera_mf.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:14:51 on Oct 29,2022
# vcom -reportprogress 300 -93 -work altera_mf d:/programfiles/intelfpga_lite/21.1/quartus/eda/sim_lib/altera_mf.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity LCELL
# -- Compiling architecture BEHAVIOR of LCELL
# -- Compiling package ALTERA_COMMON_CONVERSION
# -- Compiling package body ALTERA_COMMON_CONVERSION
# -- Loading package ALTERA_COMMON_CONVERSION
# -- Compiling package ALTERA_MF_HINT_EVALUATION
# -- Compiling package body ALTERA_MF_HINT_EVALUATION
# -- Loading package ALTERA_MF_HINT_EVALUATION
# -- Compiling package ALTERA_DEVICE_FAMILIES
# -- Compiling package body ALTERA_DEVICE_FAMILIES
# -- Loading package ALTERA_DEVICE_FAMILIES
# -- Compiling package MF_pllpack
# -- Compiling package body MF_pllpack
# -- Loading package MF_pllpack
# -- Compiling entity DFFP
# -- Compiling architecture behave of DFFP
# -- Compiling entity pll_iobuf
# -- Compiling architecture BEHAVIOR of pll_iobuf
# -- Compiling entity MF_m_cntr
# -- Compiling architecture behave of MF_m_cntr
# -- Compiling entity MF_n_cntr
# -- Compiling architecture behave of MF_n_cntr
# -- Compiling entity stx_scale_cntr
# -- Compiling architecture behave of stx_scale_cntr
# -- Compiling entity MF_pll_reg
# -- Compiling architecture behave of MF_pll_reg
# -- Loading package MF_pllpack
# -- Loading entity MF_m_cntr
# -- Loading entity MF_n_cntr
# -- Loading entity stx_scale_cntr
# -- Loading entity DFFP
# -- Loading entity MF_pll_reg
# -- Compiling entity MF_stratix_pll
# -- Compiling architecture vital_pll of MF_stratix_pll
# -- Compiling entity arm_m_cntr
# -- Compiling architecture behave of arm_m_cntr
# -- Compiling entity arm_n_cntr
# -- Compiling architecture behave of arm_n_cntr
# -- Compiling entity arm_scale_cntr
# -- Compiling architecture behave of arm_scale_cntr
# -- Loading entity arm_m_cntr
# -- Loading entity arm_n_cntr
# -- Loading entity arm_scale_cntr
# -- Compiling entity MF_stratixii_pll
# -- Compiling architecture vital_pll of MF_stratixii_pll
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity MF_ttn_mn_cntr
# -- Compiling architecture behave of MF_ttn_mn_cntr
# -- Compiling entity MF_ttn_scale_cntr
# -- Compiling architecture behave of MF_ttn_scale_cntr
# -- Loading entity MF_ttn_mn_cntr
# -- Loading entity MF_ttn_scale_cntr
# -- Compiling entity MF_stratixiii_pll
# -- Compiling architecture vital_pll of MF_stratixiii_pll
# -- Compiling entity MF_cda_mn_cntr
# -- Compiling architecture behave of MF_cda_mn_cntr
# -- Compiling entity MF_cda_scale_cntr
# -- Compiling architecture behave of MF_cda_scale_cntr
# -- Loading entity MF_cda_mn_cntr
# -- Loading entity MF_cda_scale_cntr
# -- Compiling entity MF_cycloneiii_pll
# -- Compiling architecture vital_pll of MF_cycloneiii_pll
# -- Compiling entity MF_stingray_mn_cntr
# -- Compiling architecture behave of MF_stingray_mn_cntr
# -- Compiling entity MF_stingray_post_divider
# -- Compiling architecture behave of MF_stingray_post_divider
# -- Compiling entity MF_stingray_scale_cntr
# -- Compiling architecture behave of MF_stingray_scale_cntr
# -- Loading entity MF_stingray_mn_cntr
# -- Loading entity MF_stingray_scale_cntr
# -- Compiling entity MF_cycloneiiigl_pll
# -- Compiling architecture vital_pll of MF_cycloneiiigl_pll
# -- Loading package ALTERA_DEVICE_FAMILIES
# -- Loading entity MF_stratix_pll
# -- Loading entity MF_stratixii_pll
# -- Loading entity MF_stratixiii_pll
# -- Loading entity MF_cycloneiii_pll
# -- Loading entity MF_cycloneiiigl_pll
# -- Loading entity pll_iobuf
# -- Compiling entity altpll
# -- Compiling architecture behavior of altpll
# -- Compiling entity altaccumulate
# -- Compiling architecture behaviour of altaccumulate
# -- Compiling entity altmult_accum
# -- Compiling architecture behaviour of altmult_accum
# -- Compiling entity altmult_add
# -- Compiling architecture behaviour of altmult_add
# -- Loading package ALTERA_COMMON_CONVERSION
# -- Compiling entity altfp_mult
# -- Compiling architecture behavior of altfp_mult
# -- Compiling entity altsqrt
# -- Compiling architecture behavior of altsqrt
# -- Compiling entity altclklock
# -- Compiling architecture behavior of altclklock
# -- Compiling entity altddio_in
# -- Compiling architecture behave of altddio_in
# -- Compiling entity altddio_out
# -- Compiling architecture behave of altddio_out
# -- Loading entity altddio_in
# -- Loading entity altddio_out
# -- Compiling entity altddio_bidir
# -- Compiling architecture struct of altddio_bidir
# -- Compiling entity stratixii_lvds_rx
# -- Compiling architecture behavior of stratixii_lvds_rx
# -- Compiling entity flexible_lvds_rx
# -- Compiling architecture behavior of flexible_lvds_rx
# -- Compiling entity stratixiii_lvds_rx_dpa
# -- Compiling architecture behavior of stratixiii_lvds_rx_dpa
# -- Compiling entity stratixv_local_clk_divider
# -- Compiling architecture behavior of stratixv_local_clk_divider
# -- Loading entity stratixiii_lvds_rx_dpa
# -- Loading entity stratixv_local_clk_divider
# -- Compiling entity stratixiii_lvds_rx_channel
# -- Compiling architecture behavior of stratixiii_lvds_rx_channel
# -- Loading entity stratixiii_lvds_rx_channel
# -- Compiling entity stratixiii_lvds_rx
# -- Compiling architecture behavior of stratixiii_lvds_rx
# -- Loading entity stratixii_lvds_rx
# -- Loading entity flexible_lvds_rx
# -- Loading entity stratixiii_lvds_rx
# -- Compiling entity altlvds_rx
# -- Compiling architecture behavior of altlvds_rx
# -- Compiling entity stratix_tx_outclk
# -- Compiling architecture behavior of stratix_tx_outclk
# -- Compiling entity stratixii_tx_outclk
# -- Compiling architecture behavior of stratixii_tx_outclk
# -- Compiling entity flexible_lvds_tx
# -- Compiling architecture behavior of flexible_lvds_tx
# -- Loading entity stratix_tx_outclk
# -- Loading entity stratixii_tx_outclk
# -- Loading entity flexible_lvds_tx
# -- Compiling entity altlvds_tx
# -- Compiling architecture behavior of altlvds_tx
# -- Compiling entity altdpram
# -- Compiling architecture behavior of altdpram
# -- Compiling entity altsyncram
# -- Compiling architecture translated of altsyncram
# -- Loading entity altsyncram
# -- Loading package ALTERA_MF_HINT_EVALUATION
# -- Compiling entity alt3pram
# -- Compiling architecture behavior of alt3pram
# -- Loading package altera_mf_components
# -- Compiling entity parallel_add
# -- Compiling architecture behaviour of parallel_add
# -- Compiling entity SCFIFO
# -- Compiling architecture behavior of SCFIFO
# -- Compiling entity DCFIFO_DFFPIPE
# -- Compiling architecture behavior of DCFIFO_DFFPIPE
# -- Compiling entity DCFIFO_FEFIFO
# -- Compiling architecture behavior of DCFIFO_FEFIFO
# -- Loading entity DCFIFO_FEFIFO
# -- Loading entity DCFIFO_DFFPIPE
# -- Compiling entity DCFIFO_ASYNC
# -- Compiling architecture behavior of DCFIFO_ASYNC
# -- Compiling entity DCFIFO_SYNC
# -- Compiling architecture behavior of DCFIFO_SYNC
# -- Compiling entity DCFIFO_LOW_LATENCY
# -- Compiling architecture behavior of DCFIFO_LOW_LATENCY
# -- Loading entity DCFIFO_ASYNC
# -- Loading entity DCFIFO_SYNC
# -- Loading entity DCFIFO_LOW_LATENCY
# -- Compiling entity DCFIFO_MIXED_WIDTHS
# -- Compiling architecture behavior of DCFIFO_MIXED_WIDTHS
# -- Loading entity DCFIFO_MIXED_WIDTHS
# -- Compiling entity DCFIFO
# -- Compiling architecture behavior of DCFIFO
# -- Compiling entity altshift_taps
# -- Compiling architecture behavioural of altshift_taps
# -- Compiling entity A_GRAYCOUNTER
# -- Compiling architecture behavior of A_GRAYCOUNTER
# -- Compiling entity altsquare
# -- Compiling architecture altsquare_syn of altsquare
# -- Compiling entity altera_std_synchronizer
# -- Compiling architecture behavioral of altera_std_synchronizer
# -- Compiling entity altera_std_synchronizer_bundle
# -- Compiling architecture behavioral of altera_std_synchronizer_bundle
# -- Compiling entity alt_cal
# -- Compiling architecture RTL of alt_cal
# -- Compiling entity alt_cal_mm
# -- Compiling architecture RTL of alt_cal_mm
# -- Compiling entity alt_cal_c3gxb
# -- Compiling architecture RTL of alt_cal_c3gxb
# -- Compiling entity alt_cal_sv
# -- Compiling architecture RTL of alt_cal_sv
# -- Compiling entity alt_cal_av
# -- Compiling architecture RTL of alt_cal_av
# -- Compiling package alt_aeq_s4_func
# -- Compiling package body alt_aeq_s4_func
# -- Loading package alt_aeq_s4_func
# -- Loading package alt_aeq_s4_func
# -- Compiling entity alt_aeq_s4
# -- Compiling architecture trans of alt_aeq_s4
# -- Compiling package alt_eyemon_func
# -- Compiling package body alt_eyemon_func
# -- Loading package alt_eyemon_func
# -- Loading package alt_eyemon_func
# -- Compiling entity alt_eyemon
# -- Compiling architecture trans of alt_eyemon
# -- Compiling package alt_dfe_func
# -- Compiling package body alt_dfe_func
# -- Loading package alt_dfe_func
# -- Loading package alt_dfe_func
# -- Compiling entity alt_dfe
# -- Compiling architecture trans of alt_dfe
# -- Compiling package SLD_NODE
# -- Compiling package body SLD_NODE
# -- Loading package SLD_NODE
# -- Loading package SLD_NODE
# -- Compiling entity signal_gen
# -- Compiling architecture simModel of signal_gen
# -- Compiling entity jtag_tap_controller
# -- Compiling architecture FSM of jtag_tap_controller
# -- Compiling entity dummy_hub
# -- Compiling architecture behavior of dummy_hub
# -- Loading entity signal_gen
# -- Loading entity jtag_tap_controller
# -- Loading entity dummy_hub
# -- Compiling entity sld_virtual_jtag
# -- Compiling architecture structural of sld_virtual_jtag
# -- Compiling entity sld_signaltap
# -- Compiling architecture sim_sld_signaltap of sld_signaltap
# -- Compiling entity altstratixii_oct
# -- Compiling architecture sim_altstratixii_oct of altstratixii_oct
# -- Compiling entity altparallel_flash_loader
# -- Compiling architecture sim_altparallel_flash_loader of altparallel_flash_loader
# -- Compiling entity altserial_flash_loader
# -- Compiling architecture sim_altserial_flash_loader of altserial_flash_loader
# -- Compiling entity alt_fault_injection
# -- Compiling architecture sim_alt_fault_injection of alt_fault_injection
# -- Compiling entity sld_virtual_jtag_basic
# -- Compiling architecture sim_sld_virtual_jtag_basic of sld_virtual_jtag_basic
# -- Compiling entity altsource_probe
# -- Compiling architecture sim_altsource_probe of altsource_probe
# End time: 23:14:54 on Oct 29,2022, Elapsed time: 0:00:03
# Errors: 0, Warnings: 0
# 
# vlib vhdl_libs/altera_lnsim
# ** Warning: (vlib-34) Library already exists at "vhdl_libs/altera_lnsim".
# vmap altera_lnsim ./vhdl_libs/altera_lnsim
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap altera_lnsim ./vhdl_libs/altera_lnsim 
# Modifying modelsim.ini
# vlog -sv -work altera_lnsim {d:/programfiles/intelfpga_lite/21.1/quartus/eda/sim_lib/mentor/altera_lnsim_for_vhdl.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:14:55 on Oct 29,2022
# vlog -reportprogress 300 -sv -work altera_lnsim d:/programfiles/intelfpga_lite/21.1/quartus/eda/sim_lib/mentor/altera_lnsim_for_vhdl.sv 
# 
# Top level modules:
# End time: 23:14:56 on Oct 29,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vcom -93 -work altera_lnsim {d:/programfiles/intelfpga_lite/21.1/quartus/eda/sim_lib/altera_lnsim_components.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:14:56 on Oct 29,2022
# vcom -reportprogress 300 -93 -work altera_lnsim d:/programfiles/intelfpga_lite/21.1/quartus/eda/sim_lib/altera_lnsim_components.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package altera_lnsim_components
# End time: 23:14:56 on Oct 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlib vhdl_libs/cyclone10lp
# ** Warning: (vlib-34) Library already exists at "vhdl_libs/cyclone10lp".
# vmap cyclone10lp ./vhdl_libs/cyclone10lp
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap cyclone10lp ./vhdl_libs/cyclone10lp 
# Modifying modelsim.ini
# vcom -93 -work cyclone10lp {d:/programfiles/intelfpga_lite/21.1/quartus/eda/sim_lib/cyclone10lp_atoms.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:14:56 on Oct 29,2022
# vcom -reportprogress 300 -93 -work cyclone10lp d:/programfiles/intelfpga_lite/21.1/quartus/eda/sim_lib/cyclone10lp_atoms.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package VITAL_Timing
# -- Loading package VITAL_Primitives
# -- Compiling package cyclone10lp_atom_pack
# -- Compiling package body cyclone10lp_atom_pack
# -- Loading package cyclone10lp_atom_pack
# -- Compiling package cyclone10lp_pllpack
# -- Compiling package body cyclone10lp_pllpack
# -- Loading package cyclone10lp_pllpack
# -- Loading package cyclone10lp_atom_pack
# -- Compiling entity cyclone10lp_dffe
# -- Compiling architecture behave of cyclone10lp_dffe
# -- Compiling entity cyclone10lp_mux21
# -- Compiling architecture AltVITAL of cyclone10lp_mux21
# -- Compiling entity cyclone10lp_mux41
# -- Compiling architecture AltVITAL of cyclone10lp_mux41
# -- Compiling entity cyclone10lp_and1
# -- Compiling architecture AltVITAL of cyclone10lp_and1
# -- Compiling entity cyclone10lp_lcell_comb
# -- Compiling architecture vital_lcell_comb of cyclone10lp_lcell_comb
# -- Compiling entity cyclone10lp_routing_wire
# ** Warning: d:/programfiles/intelfpga_lite/21.1/quartus/eda/sim_lib/cyclone10lp_atoms.vhd(1667): (vcom-1288) VITAL timing generic "tpd_datainglitch_dataout" port specification "datainglitch" does not denote a port.
# (1076.4 section 4.3.2.1.3)
# -- Compiling architecture behave of cyclone10lp_routing_wire
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity cyclone10lp_mn_cntr
# -- Compiling architecture behave of cyclone10lp_mn_cntr
# -- Compiling entity cyclone10lp_scale_cntr
# -- Compiling architecture behave of cyclone10lp_scale_cntr
# -- Compiling entity cyclone10lp_pll_reg
# -- Compiling architecture behave of cyclone10lp_pll_reg
# -- Loading package cyclone10lp_pllpack
# -- Loading entity cyclone10lp_mn_cntr
# -- Loading entity cyclone10lp_scale_cntr
# -- Loading entity cyclone10lp_dffe
# -- Loading entity cyclone10lp_pll_reg
# -- Compiling entity cyclone10lp_pll
# -- Compiling architecture vital_pll of cyclone10lp_pll
# -- Loading entity cyclone10lp_and1
# -- Compiling entity cyclone10lp_ff
# -- Compiling architecture vital_lcell_ff of cyclone10lp_ff
# -- Compiling entity cyclone10lp_ram_register
# -- Compiling architecture reg_arch of cyclone10lp_ram_register
# -- Compiling entity cyclone10lp_ram_pulse_generator
# -- Compiling architecture pgen_arch of cyclone10lp_ram_pulse_generator
# -- Loading entity cyclone10lp_ram_register
# -- Loading entity cyclone10lp_ram_pulse_generator
# -- Compiling entity cyclone10lp_ram_block
# -- Compiling architecture block_arch of cyclone10lp_ram_block
# -- Compiling entity cyclone10lp_mac_data_reg
# -- Compiling architecture vital_cyclone10lp_mac_data_reg of cyclone10lp_mac_data_reg
# -- Compiling entity cyclone10lp_mac_sign_reg
# -- Compiling architecture cyclone10lp_mac_sign_reg of cyclone10lp_mac_sign_reg
# -- Compiling entity cyclone10lp_mac_mult_internal
# -- Compiling architecture vital_cyclone10lp_mac_mult_internal of cyclone10lp_mac_mult_internal
# -- Loading entity cyclone10lp_mac_data_reg
# -- Loading entity cyclone10lp_mac_sign_reg
# -- Loading entity cyclone10lp_mac_mult_internal
# -- Compiling entity cyclone10lp_mac_mult
# -- Compiling architecture vital_cyclone10lp_mac_mult of cyclone10lp_mac_mult
# -- Compiling entity cyclone10lp_mac_out
# -- Compiling architecture vital_cyclone10lp_mac_out of cyclone10lp_mac_out
# -- Compiling entity cyclone10lp_io_ibuf
# -- Compiling architecture arch of cyclone10lp_io_ibuf
# -- Compiling entity cyclone10lp_io_obuf
# -- Compiling architecture arch of cyclone10lp_io_obuf
# -- Compiling entity cyclone10lp_ddio_oe
# -- Compiling architecture arch of cyclone10lp_ddio_oe
# -- Compiling entity cyclone10lp_latch
# -- Compiling architecture vital_latch of cyclone10lp_latch
# -- Compiling entity cyclone10lp_ddio_out
# -- Compiling architecture arch of cyclone10lp_ddio_out
# -- Compiling entity cyclone10lp_pseudo_diff_out
# -- Compiling architecture arch of cyclone10lp_pseudo_diff_out
# -- Compiling entity cyclone10lp_io_pad
# -- Compiling architecture arch of cyclone10lp_io_pad
# -- Compiling entity cyclone10lp_asmiblock
# -- Compiling architecture behavior of cyclone10lp_asmiblock
# -- Compiling entity cyclone10lp_ena_reg
# -- Compiling architecture behave of cyclone10lp_ena_reg
# -- Loading entity cyclone10lp_ena_reg
# -- Compiling entity cyclone10lp_clkctrl
# -- Compiling architecture vital_clkctrl of cyclone10lp_clkctrl
# -- Compiling entity cyclone10lp_rublock
# -- Compiling architecture architecture_rublock of cyclone10lp_rublock
# -- Compiling entity cyclone10lp_apfcontroller
# -- Compiling architecture architecture_apfcontroller of cyclone10lp_apfcontroller
# -- Compiling entity cyclone10lp_termination
# -- Compiling architecture cyclone10lp_termination_arch of cyclone10lp_termination
# -- Compiling entity cyclone10lp_jtag
# -- Compiling architecture architecture_jtag of cyclone10lp_jtag
# -- Compiling entity cyclone10lp_crcblock
# -- Compiling architecture architecture_crcblock of cyclone10lp_crcblock
# -- Compiling entity cyclone10lp_oscillator
# -- Compiling architecture architecture_oscillator of cyclone10lp_oscillator
# End time: 23:14:57 on Oct 29,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 1
# vcom -93 -work cyclone10lp {d:/programfiles/intelfpga_lite/21.1/quartus/eda/sim_lib/cyclone10lp_components.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:14:57 on Oct 29,2022
# vcom -reportprogress 300 -93 -work cyclone10lp d:/programfiles/intelfpga_lite/21.1/quartus/eda/sim_lib/cyclone10lp_components.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package VITAL_Timing
# -- Loading package VITAL_Primitives
# -- Loading package cyclone10lp_atom_pack
# -- Compiling package cyclone10lp_components
# End time: 23:14:57 on Oct 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlib unsaved
# ** Warning: (vlib-34) Library already exists at "unsaved".
# vmap unsaved unsaved
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap unsaved unsaved 
# Modifying modelsim.ini
# vlog -vlog01compat -work unsaved +incdir+d:/docs/universidade/logicareconfiguravel/logicareconfiguravel/lab04/proj_quartus/userhw_nios/db/ip/unsaved/submodules {d:/docs/universidade/logicareconfiguravel/logicareconfiguravel/lab04/proj_quartus/userhw_nios/db/ip/unsaved/submodules/altera_reset_controller.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:14:58 on Oct 29,2022
# vlog -reportprogress 300 -vlog01compat -work unsaved "+incdir+d:/docs/universidade/logicareconfiguravel/logicareconfiguravel/lab04/proj_quartus/userhw_nios/db/ip/unsaved/submodules" d:/docs/universidade/logicareconfiguravel/logicareconfiguravel/lab04/proj_quartus/userhw_nios/db/ip/unsaved/submodules/altera_reset_controller.v 
# -- Compiling module altera_reset_controller
# 
# Top level modules:
# 	altera_reset_controller
# End time: 23:14:58 on Oct 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work unsaved +incdir+d:/docs/universidade/logicareconfiguravel/logicareconfiguravel/lab04/proj_quartus/userhw_nios/db/ip/unsaved/submodules {d:/docs/universidade/logicareconfiguravel/logicareconfiguravel/lab04/proj_quartus/userhw_nios/db/ip/unsaved/submodules/altera_reset_synchronizer.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:14:58 on Oct 29,2022
# vlog -reportprogress 300 -vlog01compat -work unsaved "+incdir+d:/docs/universidade/logicareconfiguravel/logicareconfiguravel/lab04/proj_quartus/userhw_nios/db/ip/unsaved/submodules" d:/docs/universidade/logicareconfiguravel/logicareconfiguravel/lab04/proj_quartus/userhw_nios/db/ip/unsaved/submodules/altera_reset_synchronizer.v 
# -- Compiling module altera_reset_synchronizer
# 
# Top level modules:
# 	altera_reset_synchronizer
# End time: 23:14:58 on Oct 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work unsaved +incdir+d:/docs/universidade/logicareconfiguravel/logicareconfiguravel/lab04/proj_quartus/userhw_nios/db/ip/unsaved/submodules {d:/docs/universidade/logicareconfiguravel/logicareconfiguravel/lab04/proj_quartus/userhw_nios/db/ip/unsaved/submodules/unsaved_ram.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:14:58 on Oct 29,2022
# vlog -reportprogress 300 -vlog01compat -work unsaved "+incdir+d:/docs/universidade/logicareconfiguravel/logicareconfiguravel/lab04/proj_quartus/userhw_nios/db/ip/unsaved/submodules" d:/docs/universidade/logicareconfiguravel/logicareconfiguravel/lab04/proj_quartus/userhw_nios/db/ip/unsaved/submodules/unsaved_ram.v 
# -- Compiling module unsaved_RAM
# 
# Top level modules:
# 	unsaved_RAM
# End time: 23:14:58 on Oct 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work unsaved +incdir+d:/docs/universidade/logicareconfiguravel/logicareconfiguravel/lab04/proj_quartus/userhw_nios/db/ip/unsaved/submodules {d:/docs/universidade/logicareconfiguravel/logicareconfiguravel/lab04/proj_quartus/userhw_nios/db/ip/unsaved/submodules/unsaved_rom.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:14:58 on Oct 29,2022
# vlog -reportprogress 300 -vlog01compat -work unsaved "+incdir+d:/docs/universidade/logicareconfiguravel/logicareconfiguravel/lab04/proj_quartus/userhw_nios/db/ip/unsaved/submodules" d:/docs/universidade/logicareconfiguravel/logicareconfiguravel/lab04/proj_quartus/userhw_nios/db/ip/unsaved/submodules/unsaved_rom.v 
# -- Compiling module unsaved_ROM
# 
# Top level modules:
# 	unsaved_ROM
# End time: 23:14:58 on Oct 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work unsaved +incdir+d:/docs/universidade/logicareconfiguravel/logicareconfiguravel/lab04/proj_quartus/userhw_nios/db/ip/unsaved/submodules {d:/docs/universidade/logicareconfiguravel/logicareconfiguravel/lab04/proj_quartus/userhw_nios/db/ip/unsaved/submodules/unsaved_mm_interconnect_0.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:14:58 on Oct 29,2022
# vlog -reportprogress 300 -vlog01compat -work unsaved "+incdir+d:/docs/universidade/logicareconfiguravel/logicareconfiguravel/lab04/proj_quartus/userhw_nios/db/ip/unsaved/submodules" d:/docs/universidade/logicareconfiguravel/logicareconfiguravel/lab04/proj_quartus/userhw_nios/db/ip/unsaved/submodules/unsaved_mm_interconnect_0.v 
# -- Compiling module unsaved_mm_interconnect_0
# 
# Top level modules:
# 	unsaved_mm_interconnect_0
# End time: 23:14:58 on Oct 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work unsaved +incdir+d:/docs/universidade/logicareconfiguravel/logicareconfiguravel/lab04/proj_quartus/userhw_nios/db/ip/unsaved/submodules {d:/docs/universidade/logicareconfiguravel/logicareconfiguravel/lab04/proj_quartus/userhw_nios/db/ip/unsaved/submodules/unsaved_mm_interconnect_0_avalon_st_adapter.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:14:58 on Oct 29,2022
# vlog -reportprogress 300 -vlog01compat -work unsaved "+incdir+d:/docs/universidade/logicareconfiguravel/logicareconfiguravel/lab04/proj_quartus/userhw_nios/db/ip/unsaved/submodules" d:/docs/universidade/logicareconfiguravel/logicareconfiguravel/lab04/proj_quartus/userhw_nios/db/ip/unsaved/submodules/unsaved_mm_interconnect_0_avalon_st_adapter.v 
# -- Compiling module unsaved_mm_interconnect_0_avalon_st_adapter
# 
# Top level modules:
# 	unsaved_mm_interconnect_0_avalon_st_adapter
# End time: 23:14:58 on Oct 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work unsaved +incdir+d:/docs/universidade/logicareconfiguravel/logicareconfiguravel/lab04/proj_quartus/userhw_nios/db/ip/unsaved/submodules {d:/docs/universidade/logicareconfiguravel/logicareconfiguravel/lab04/proj_quartus/userhw_nios/db/ip/unsaved/submodules/unsaved_nios2_gen2_0.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:14:58 on Oct 29,2022
# vlog -reportprogress 300 -vlog01compat -work unsaved "+incdir+d:/docs/universidade/logicareconfiguravel/logicareconfiguravel/lab04/proj_quartus/userhw_nios/db/ip/unsaved/submodules" d:/docs/universidade/logicareconfiguravel/logicareconfiguravel/lab04/proj_quartus/userhw_nios/db/ip/unsaved/submodules/unsaved_nios2_gen2_0.v 
# -- Compiling module unsaved_nios2_gen2_0
# 
# Top level modules:
# 	unsaved_nios2_gen2_0
# End time: 23:14:58 on Oct 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work unsaved +incdir+d:/docs/universidade/logicareconfiguravel/logicareconfiguravel/lab04/proj_quartus/userhw_nios/db/ip/unsaved/submodules {d:/docs/universidade/logicareconfiguravel/logicareconfiguravel/lab04/proj_quartus/userhw_nios/db/ip/unsaved/submodules/unsaved_nios2_gen2_0_cpu.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:14:58 on Oct 29,2022
# vlog -reportprogress 300 -vlog01compat -work unsaved "+incdir+d:/docs/universidade/logicareconfiguravel/logicareconfiguravel/lab04/proj_quartus/userhw_nios/db/ip/unsaved/submodules" d:/docs/universidade/logicareconfiguravel/logicareconfiguravel/lab04/proj_quartus/userhw_nios/db/ip/unsaved/submodules/unsaved_nios2_gen2_0_cpu.v 
# -- Compiling module unsaved_nios2_gen2_0_cpu_ic_data_module
# -- Compiling module unsaved_nios2_gen2_0_cpu_ic_tag_module
# -- Compiling module unsaved_nios2_gen2_0_cpu_bht_module
# -- Compiling module unsaved_nios2_gen2_0_cpu_register_bank_a_module
# -- Compiling module unsaved_nios2_gen2_0_cpu_register_bank_b_module
# -- Compiling module unsaved_nios2_gen2_0_cpu_dc_tag_module
# -- Compiling module unsaved_nios2_gen2_0_cpu_dc_data_module
# -- Compiling module unsaved_nios2_gen2_0_cpu_dc_victim_module
# -- Compiling module unsaved_nios2_gen2_0_cpu_nios2_oci_debug
# -- Compiling module unsaved_nios2_gen2_0_cpu_nios2_oci_break
# -- Compiling module unsaved_nios2_gen2_0_cpu_nios2_oci_xbrk
# -- Compiling module unsaved_nios2_gen2_0_cpu_nios2_oci_dbrk
# -- Compiling module unsaved_nios2_gen2_0_cpu_nios2_oci_itrace
# -- Compiling module unsaved_nios2_gen2_0_cpu_nios2_oci_td_mode
# -- Compiling module unsaved_nios2_gen2_0_cpu_nios2_oci_dtrace
# -- Compiling module unsaved_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt
# -- Compiling module unsaved_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc
# -- Compiling module unsaved_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc
# -- Compiling module unsaved_nios2_gen2_0_cpu_nios2_oci_fifo
# -- Compiling module unsaved_nios2_gen2_0_cpu_nios2_oci_pib
# -- Compiling module unsaved_nios2_gen2_0_cpu_nios2_oci_im
# -- Compiling module unsaved_nios2_gen2_0_cpu_nios2_performance_monitors
# -- Compiling module unsaved_nios2_gen2_0_cpu_nios2_avalon_reg
# -- Compiling module unsaved_nios2_gen2_0_cpu_ociram_sp_ram_module
# -- Compiling module unsaved_nios2_gen2_0_cpu_nios2_ocimem
# -- Compiling module unsaved_nios2_gen2_0_cpu_nios2_oci
# -- Compiling module unsaved_nios2_gen2_0_cpu
# 
# Top level modules:
# 	unsaved_nios2_gen2_0_cpu_nios2_performance_monitors
# 	unsaved_nios2_gen2_0_cpu
# End time: 23:14:59 on Oct 29,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work unsaved +incdir+d:/docs/universidade/logicareconfiguravel/logicareconfiguravel/lab04/proj_quartus/userhw_nios/db/ip/unsaved/submodules {d:/docs/universidade/logicareconfiguravel/logicareconfiguravel/lab04/proj_quartus/userhw_nios/db/ip/unsaved/submodules/unsaved_nios2_gen2_0_cpu_debug_slave_sysclk.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:14:59 on Oct 29,2022
# vlog -reportprogress 300 -vlog01compat -work unsaved "+incdir+d:/docs/universidade/logicareconfiguravel/logicareconfiguravel/lab04/proj_quartus/userhw_nios/db/ip/unsaved/submodules" d:/docs/universidade/logicareconfiguravel/logicareconfiguravel/lab04/proj_quartus/userhw_nios/db/ip/unsaved/submodules/unsaved_nios2_gen2_0_cpu_debug_slave_sysclk.v 
# -- Compiling module unsaved_nios2_gen2_0_cpu_debug_slave_sysclk
# 
# Top level modules:
# 	unsaved_nios2_gen2_0_cpu_debug_slave_sysclk
# End time: 23:14:59 on Oct 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work unsaved +incdir+d:/docs/universidade/logicareconfiguravel/logicareconfiguravel/lab04/proj_quartus/userhw_nios/db/ip/unsaved/submodules {d:/docs/universidade/logicareconfiguravel/logicareconfiguravel/lab04/proj_quartus/userhw_nios/db/ip/unsaved/submodules/unsaved_nios2_gen2_0_cpu_debug_slave_tck.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:14:59 on Oct 29,2022
# vlog -reportprogress 300 -vlog01compat -work unsaved "+incdir+d:/docs/universidade/logicareconfiguravel/logicareconfiguravel/lab04/proj_quartus/userhw_nios/db/ip/unsaved/submodules" d:/docs/universidade/logicareconfiguravel/logicareconfiguravel/lab04/proj_quartus/userhw_nios/db/ip/unsaved/submodules/unsaved_nios2_gen2_0_cpu_debug_slave_tck.v 
# -- Compiling module unsaved_nios2_gen2_0_cpu_debug_slave_tck
# 
# Top level modules:
# 	unsaved_nios2_gen2_0_cpu_debug_slave_tck
# End time: 23:14:59 on Oct 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work unsaved +incdir+d:/docs/universidade/logicareconfiguravel/logicareconfiguravel/lab04/proj_quartus/userhw_nios/db/ip/unsaved/submodules {d:/docs/universidade/logicareconfiguravel/logicareconfiguravel/lab04/proj_quartus/userhw_nios/db/ip/unsaved/submodules/unsaved_nios2_gen2_0_cpu_debug_slave_wrapper.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:14:59 on Oct 29,2022
# vlog -reportprogress 300 -vlog01compat -work unsaved "+incdir+d:/docs/universidade/logicareconfiguravel/logicareconfiguravel/lab04/proj_quartus/userhw_nios/db/ip/unsaved/submodules" d:/docs/universidade/logicareconfiguravel/logicareconfiguravel/lab04/proj_quartus/userhw_nios/db/ip/unsaved/submodules/unsaved_nios2_gen2_0_cpu_debug_slave_wrapper.v 
# -- Compiling module unsaved_nios2_gen2_0_cpu_debug_slave_wrapper
# 
# Top level modules:
# 	unsaved_nios2_gen2_0_cpu_debug_slave_wrapper
# End time: 23:14:59 on Oct 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work unsaved +incdir+d:/docs/universidade/logicareconfiguravel/logicareconfiguravel/lab04/proj_quartus/userhw_nios/db/ip/unsaved/submodules {d:/docs/universidade/logicareconfiguravel/logicareconfiguravel/lab04/proj_quartus/userhw_nios/db/ip/unsaved/submodules/unsaved_nios2_gen2_0_cpu_mult_cell.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:14:59 on Oct 29,2022
# vlog -reportprogress 300 -vlog01compat -work unsaved "+incdir+d:/docs/universidade/logicareconfiguravel/logicareconfiguravel/lab04/proj_quartus/userhw_nios/db/ip/unsaved/submodules" d:/docs/universidade/logicareconfiguravel/logicareconfiguravel/lab04/proj_quartus/userhw_nios/db/ip/unsaved/submodules/unsaved_nios2_gen2_0_cpu_mult_cell.v 
# -- Compiling module unsaved_nios2_gen2_0_cpu_mult_cell
# 
# Top level modules:
# 	unsaved_nios2_gen2_0_cpu_mult_cell
# End time: 23:14:59 on Oct 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work unsaved +incdir+d:/docs/universidade/logicareconfiguravel/logicareconfiguravel/lab04/proj_quartus/userhw_nios/db/ip/unsaved/submodules {d:/docs/universidade/logicareconfiguravel/logicareconfiguravel/lab04/proj_quartus/userhw_nios/db/ip/unsaved/submodules/unsaved_nios2_gen2_0_cpu_test_bench.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:14:59 on Oct 29,2022
# vlog -reportprogress 300 -vlog01compat -work unsaved "+incdir+d:/docs/universidade/logicareconfiguravel/logicareconfiguravel/lab04/proj_quartus/userhw_nios/db/ip/unsaved/submodules" d:/docs/universidade/logicareconfiguravel/logicareconfiguravel/lab04/proj_quartus/userhw_nios/db/ip/unsaved/submodules/unsaved_nios2_gen2_0_cpu_test_bench.v 
# -- Compiling module unsaved_nios2_gen2_0_cpu_test_bench
# 
# Top level modules:
# 	unsaved_nios2_gen2_0_cpu_test_bench
# End time: 23:14:59 on Oct 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work unsaved +incdir+d:/docs/universidade/logicareconfiguravel/logicareconfiguravel/lab04/proj_quartus/userhw_nios/db/ip/unsaved {d:/docs/universidade/logicareconfiguravel/logicareconfiguravel/lab04/proj_quartus/userhw_nios/db/ip/unsaved/unsaved.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:14:59 on Oct 29,2022
# vlog -reportprogress 300 -vlog01compat -work unsaved "+incdir+d:/docs/universidade/logicareconfiguravel/logicareconfiguravel/lab04/proj_quartus/userhw_nios/db/ip/unsaved" d:/docs/universidade/logicareconfiguravel/logicareconfiguravel/lab04/proj_quartus/userhw_nios/db/ip/unsaved/unsaved.v 
# -- Compiling module unsaved
# 
# Top level modules:
# 	unsaved
# End time: 23:14:59 on Oct 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Docs/Universidade/LogicaReconfiguravel/LogicaReconfiguravel/Lab04/Proj_Quartus/USERHW_NIOS/db {D:/Docs/Universidade/LogicaReconfiguravel/LogicaReconfiguravel/Lab04/Proj_Quartus/USERHW_NIOS/db/altera_mult_add_hkp2.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:14:59 on Oct 29,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Docs/Universidade/LogicaReconfiguravel/LogicaReconfiguravel/Lab04/Proj_Quartus/USERHW_NIOS/db" D:/Docs/Universidade/LogicaReconfiguravel/LogicaReconfiguravel/Lab04/Proj_Quartus/USERHW_NIOS/db/altera_mult_add_hkp2.v 
# -- Compiling module altera_mult_add_hkp2
# 
# Top level modules:
# 	altera_mult_add_hkp2
# End time: 23:15:00 on Oct 29,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work unsaved +incdir+d:/docs/universidade/logicareconfiguravel/logicareconfiguravel/lab04/proj_quartus/userhw_nios/db/ip/unsaved/submodules {d:/docs/universidade/logicareconfiguravel/logicareconfiguravel/lab04/proj_quartus/userhw_nios/db/ip/unsaved/submodules/altera_avalon_sc_fifo.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:15:00 on Oct 29,2022
# vlog -reportprogress 300 -vlog01compat -work unsaved "+incdir+d:/docs/universidade/logicareconfiguravel/logicareconfiguravel/lab04/proj_quartus/userhw_nios/db/ip/unsaved/submodules" d:/docs/universidade/logicareconfiguravel/logicareconfiguravel/lab04/proj_quartus/userhw_nios/db/ip/unsaved/submodules/altera_avalon_sc_fifo.v 
# -- Compiling module altera_avalon_sc_fifo
# 
# Top level modules:
# 	altera_avalon_sc_fifo
# End time: 23:15:00 on Oct 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work unsaved +incdir+d:/docs/universidade/logicareconfiguravel/logicareconfiguravel/lab04/proj_quartus/userhw_nios/db/ip/unsaved/submodules {d:/docs/universidade/logicareconfiguravel/logicareconfiguravel/lab04/proj_quartus/userhw_nios/db/ip/unsaved/submodules/altera_merlin_arbitrator.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:15:00 on Oct 29,2022
# vlog -reportprogress 300 -sv -work unsaved "+incdir+d:/docs/universidade/logicareconfiguravel/logicareconfiguravel/lab04/proj_quartus/userhw_nios/db/ip/unsaved/submodules" d:/docs/universidade/logicareconfiguravel/logicareconfiguravel/lab04/proj_quartus/userhw_nios/db/ip/unsaved/submodules/altera_merlin_arbitrator.sv 
# -- Compiling module altera_merlin_arbitrator
# -- Compiling module altera_merlin_arb_adder
# 
# Top level modules:
# 	altera_merlin_arbitrator
# End time: 23:15:00 on Oct 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work unsaved +incdir+d:/docs/universidade/logicareconfiguravel/logicareconfiguravel/lab04/proj_quartus/userhw_nios/db/ip/unsaved/submodules {d:/docs/universidade/logicareconfiguravel/logicareconfiguravel/lab04/proj_quartus/userhw_nios/db/ip/unsaved/submodules/altera_merlin_burst_uncompressor.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:15:00 on Oct 29,2022
# vlog -reportprogress 300 -sv -work unsaved "+incdir+d:/docs/universidade/logicareconfiguravel/logicareconfiguravel/lab04/proj_quartus/userhw_nios/db/ip/unsaved/submodules" d:/docs/universidade/logicareconfiguravel/logicareconfiguravel/lab04/proj_quartus/userhw_nios/db/ip/unsaved/submodules/altera_merlin_burst_uncompressor.sv 
# -- Compiling module altera_merlin_burst_uncompressor
# 
# Top level modules:
# 	altera_merlin_burst_uncompressor
# End time: 23:15:00 on Oct 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work unsaved +incdir+d:/docs/universidade/logicareconfiguravel/logicareconfiguravel/lab04/proj_quartus/userhw_nios/db/ip/unsaved/submodules {d:/docs/universidade/logicareconfiguravel/logicareconfiguravel/lab04/proj_quartus/userhw_nios/db/ip/unsaved/submodules/altera_merlin_master_agent.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:15:00 on Oct 29,2022
# vlog -reportprogress 300 -sv -work unsaved "+incdir+d:/docs/universidade/logicareconfiguravel/logicareconfiguravel/lab04/proj_quartus/userhw_nios/db/ip/unsaved/submodules" d:/docs/universidade/logicareconfiguravel/logicareconfiguravel/lab04/proj_quartus/userhw_nios/db/ip/unsaved/submodules/altera_merlin_master_agent.sv 
# -- Compiling module altera_merlin_master_agent
# 
# Top level modules:
# 	altera_merlin_master_agent
# End time: 23:15:00 on Oct 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work unsaved +incdir+d:/docs/universidade/logicareconfiguravel/logicareconfiguravel/lab04/proj_quartus/userhw_nios/db/ip/unsaved/submodules {d:/docs/universidade/logicareconfiguravel/logicareconfiguravel/lab04/proj_quartus/userhw_nios/db/ip/unsaved/submodules/altera_merlin_master_translator.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:15:00 on Oct 29,2022
# vlog -reportprogress 300 -sv -work unsaved "+incdir+d:/docs/universidade/logicareconfiguravel/logicareconfiguravel/lab04/proj_quartus/userhw_nios/db/ip/unsaved/submodules" d:/docs/universidade/logicareconfiguravel/logicareconfiguravel/lab04/proj_quartus/userhw_nios/db/ip/unsaved/submodules/altera_merlin_master_translator.sv 
# -- Compiling module altera_merlin_master_translator
# 
# Top level modules:
# 	altera_merlin_master_translator
# End time: 23:15:00 on Oct 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work unsaved +incdir+d:/docs/universidade/logicareconfiguravel/logicareconfiguravel/lab04/proj_quartus/userhw_nios/db/ip/unsaved/submodules {d:/docs/universidade/logicareconfiguravel/logicareconfiguravel/lab04/proj_quartus/userhw_nios/db/ip/unsaved/submodules/altera_merlin_slave_agent.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:15:00 on Oct 29,2022
# vlog -reportprogress 300 -sv -work unsaved "+incdir+d:/docs/universidade/logicareconfiguravel/logicareconfiguravel/lab04/proj_quartus/userhw_nios/db/ip/unsaved/submodules" d:/docs/universidade/logicareconfiguravel/logicareconfiguravel/lab04/proj_quartus/userhw_nios/db/ip/unsaved/submodules/altera_merlin_slave_agent.sv 
# -- Compiling module altera_merlin_slave_agent
# ** Warning: d:/docs/universidade/logicareconfiguravel/logicareconfiguravel/lab04/proj_quartus/userhw_nios/db/ip/unsaved/submodules/altera_merlin_slave_agent.sv(618): (vlog-2186) SystemVerilog testbench feature
# (randomization, coverage or assertion) detected in the design.
# These features are only supported in Questasim.
# ** Warning: d:/docs/universidade/logicareconfiguravel/logicareconfiguravel/lab04/proj_quartus/userhw_nios/db/ip/unsaved/submodules/altera_merlin_slave_agent.sv(488): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: d:/docs/universidade/logicareconfiguravel/logicareconfiguravel/lab04/proj_quartus/userhw_nios/db/ip/unsaved/submodules/altera_merlin_slave_agent.sv(489): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: d:/docs/universidade/logicareconfiguravel/logicareconfiguravel/lab04/proj_quartus/userhw_nios/db/ip/unsaved/submodules/altera_merlin_slave_agent.sv(490): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: d:/docs/universidade/logicareconfiguravel/logicareconfiguravel/lab04/proj_quartus/userhw_nios/db/ip/unsaved/submodules/altera_merlin_slave_agent.sv(491): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: d:/docs/universidade/logicareconfiguravel/logicareconfiguravel/lab04/proj_quartus/userhw_nios/db/ip/unsaved/submodules/altera_merlin_slave_agent.sv(34): (vlog-2186) SystemVerilog testbench feature
# (randomization, coverage or assertion) detected in the design.
# These features are only supported in Questasim.
# 
# Top level modules:
# 	altera_merlin_slave_agent
# End time: 23:15:00 on Oct 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 6
# vlog -sv -work unsaved +incdir+d:/docs/universidade/logicareconfiguravel/logicareconfiguravel/lab04/proj_quartus/userhw_nios/db/ip/unsaved/submodules {d:/docs/universidade/logicareconfiguravel/logicareconfiguravel/lab04/proj_quartus/userhw_nios/db/ip/unsaved/submodules/altera_merlin_slave_translator.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:15:00 on Oct 29,2022
# vlog -reportprogress 300 -sv -work unsaved "+incdir+d:/docs/universidade/logicareconfiguravel/logicareconfiguravel/lab04/proj_quartus/userhw_nios/db/ip/unsaved/submodules" d:/docs/universidade/logicareconfiguravel/logicareconfiguravel/lab04/proj_quartus/userhw_nios/db/ip/unsaved/submodules/altera_merlin_slave_translator.sv 
# -- Compiling module altera_merlin_slave_translator
# 
# Top level modules:
# 	altera_merlin_slave_translator
# End time: 23:15:00 on Oct 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work unsaved +incdir+d:/docs/universidade/logicareconfiguravel/logicareconfiguravel/lab04/proj_quartus/userhw_nios/db/ip/unsaved/submodules {d:/docs/universidade/logicareconfiguravel/logicareconfiguravel/lab04/proj_quartus/userhw_nios/db/ip/unsaved/submodules/altera_merlin_traffic_limiter.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:15:00 on Oct 29,2022
# vlog -reportprogress 300 -sv -work unsaved "+incdir+d:/docs/universidade/logicareconfiguravel/logicareconfiguravel/lab04/proj_quartus/userhw_nios/db/ip/unsaved/submodules" d:/docs/universidade/logicareconfiguravel/logicareconfiguravel/lab04/proj_quartus/userhw_nios/db/ip/unsaved/submodules/altera_merlin_traffic_limiter.sv 
# -- Compiling module altera_merlin_traffic_limiter
# ** Warning: d:/docs/universidade/logicareconfiguravel/logicareconfiguravel/lab04/proj_quartus/userhw_nios/db/ip/unsaved/submodules/altera_merlin_traffic_limiter.sv(531): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: d:/docs/universidade/logicareconfiguravel/logicareconfiguravel/lab04/proj_quartus/userhw_nios/db/ip/unsaved/submodules/altera_merlin_traffic_limiter.sv(602): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: d:/docs/universidade/logicareconfiguravel/logicareconfiguravel/lab04/proj_quartus/userhw_nios/db/ip/unsaved/submodules/altera_merlin_traffic_limiter.sv(603): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: d:/docs/universidade/logicareconfiguravel/logicareconfiguravel/lab04/proj_quartus/userhw_nios/db/ip/unsaved/submodules/altera_merlin_traffic_limiter.sv(604): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: d:/docs/universidade/logicareconfiguravel/logicareconfiguravel/lab04/proj_quartus/userhw_nios/db/ip/unsaved/submodules/altera_merlin_traffic_limiter.sv(605): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: d:/docs/universidade/logicareconfiguravel/logicareconfiguravel/lab04/proj_quartus/userhw_nios/db/ip/unsaved/submodules/altera_merlin_traffic_limiter.sv(606): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: d:/docs/universidade/logicareconfiguravel/logicareconfiguravel/lab04/proj_quartus/userhw_nios/db/ip/unsaved/submodules/altera_merlin_traffic_limiter.sv(607): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: d:/docs/universidade/logicareconfiguravel/logicareconfiguravel/lab04/proj_quartus/userhw_nios/db/ip/unsaved/submodules/altera_merlin_traffic_limiter.sv(612): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: d:/docs/universidade/logicareconfiguravel/logicareconfiguravel/lab04/proj_quartus/userhw_nios/db/ip/unsaved/submodules/altera_merlin_traffic_limiter.sv(614): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: d:/docs/universidade/logicareconfiguravel/logicareconfiguravel/lab04/proj_quartus/userhw_nios/db/ip/unsaved/submodules/altera_merlin_traffic_limiter.sv(617): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: d:/docs/universidade/logicareconfiguravel/logicareconfiguravel/lab04/proj_quartus/userhw_nios/db/ip/unsaved/submodules/altera_merlin_traffic_limiter.sv(618): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: d:/docs/universidade/logicareconfiguravel/logicareconfiguravel/lab04/proj_quartus/userhw_nios/db/ip/unsaved/submodules/altera_merlin_traffic_limiter.sv(644): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: d:/docs/universidade/logicareconfiguravel/logicareconfiguravel/lab04/proj_quartus/userhw_nios/db/ip/unsaved/submodules/altera_merlin_traffic_limiter.sv(646): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: d:/docs/universidade/logicareconfiguravel/logicareconfiguravel/lab04/proj_quartus/userhw_nios/db/ip/unsaved/submodules/altera_merlin_traffic_limiter.sv(647): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: d:/docs/universidade/logicareconfiguravel/logicareconfiguravel/lab04/proj_quartus/userhw_nios/db/ip/unsaved/submodules/altera_merlin_traffic_limiter.sv(648): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: d:/docs/universidade/logicareconfiguravel/logicareconfiguravel/lab04/proj_quartus/userhw_nios/db/ip/unsaved/submodules/altera_merlin_traffic_limiter.sv(649): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: d:/docs/universidade/logicareconfiguravel/logicareconfiguravel/lab04/proj_quartus/userhw_nios/db/ip/unsaved/submodules/altera_merlin_traffic_limiter.sv(650): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: d:/docs/universidade/logicareconfiguravel/logicareconfiguravel/lab04/proj_quartus/userhw_nios/db/ip/unsaved/submodules/altera_merlin_traffic_limiter.sv(655): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: d:/docs/universidade/logicareconfiguravel/logicareconfiguravel/lab04/proj_quartus/userhw_nios/db/ip/unsaved/submodules/altera_merlin_traffic_limiter.sv(657): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: d:/docs/universidade/logicareconfiguravel/logicareconfiguravel/lab04/proj_quartus/userhw_nios/db/ip/unsaved/submodules/altera_merlin_traffic_limiter.sv(660): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: d:/docs/universidade/logicareconfiguravel/logicareconfiguravel/lab04/proj_quartus/userhw_nios/db/ip/unsaved/submodules/altera_merlin_traffic_limiter.sv(661): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# 
# Top level modules:
# 	altera_merlin_traffic_limiter
# End time: 23:15:00 on Oct 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 21
# vlog -sv -work unsaved +incdir+d:/docs/universidade/logicareconfiguravel/logicareconfiguravel/lab04/proj_quartus/userhw_nios/db/ip/unsaved/submodules {d:/docs/universidade/logicareconfiguravel/logicareconfiguravel/lab04/proj_quartus/userhw_nios/db/ip/unsaved/submodules/unsaved_irq_mapper.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:15:01 on Oct 29,2022
# vlog -reportprogress 300 -sv -work unsaved "+incdir+d:/docs/universidade/logicareconfiguravel/logicareconfiguravel/lab04/proj_quartus/userhw_nios/db/ip/unsaved/submodules" d:/docs/universidade/logicareconfiguravel/logicareconfiguravel/lab04/proj_quartus/userhw_nios/db/ip/unsaved/submodules/unsaved_irq_mapper.sv 
# -- Compiling module unsaved_irq_mapper
# 
# Top level modules:
# 	unsaved_irq_mapper
# End time: 23:15:01 on Oct 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work unsaved +incdir+d:/docs/universidade/logicareconfiguravel/logicareconfiguravel/lab04/proj_quartus/userhw_nios/db/ip/unsaved/submodules {d:/docs/universidade/logicareconfiguravel/logicareconfiguravel/lab04/proj_quartus/userhw_nios/db/ip/unsaved/submodules/unsaved_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:15:01 on Oct 29,2022
# vlog -reportprogress 300 -sv -work unsaved "+incdir+d:/docs/universidade/logicareconfiguravel/logicareconfiguravel/lab04/proj_quartus/userhw_nios/db/ip/unsaved/submodules" d:/docs/universidade/logicareconfiguravel/logicareconfiguravel/lab04/proj_quartus/userhw_nios/db/ip/unsaved/submodules/unsaved_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 
# -- Compiling module unsaved_mm_interconnect_0_avalon_st_adapter_error_adapter_0
# 
# Top level modules:
# 	unsaved_mm_interconnect_0_avalon_st_adapter_error_adapter_0
# End time: 23:15:01 on Oct 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work unsaved +incdir+d:/docs/universidade/logicareconfiguravel/logicareconfiguravel/lab04/proj_quartus/userhw_nios/db/ip/unsaved/submodules {d:/docs/universidade/logicareconfiguravel/logicareconfiguravel/lab04/proj_quartus/userhw_nios/db/ip/unsaved/submodules/unsaved_mm_interconnect_0_cmd_demux.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:15:01 on Oct 29,2022
# vlog -reportprogress 300 -sv -work unsaved "+incdir+d:/docs/universidade/logicareconfiguravel/logicareconfiguravel/lab04/proj_quartus/userhw_nios/db/ip/unsaved/submodules" d:/docs/universidade/logicareconfiguravel/logicareconfiguravel/lab04/proj_quartus/userhw_nios/db/ip/unsaved/submodules/unsaved_mm_interconnect_0_cmd_demux.sv 
# -- Compiling module unsaved_mm_interconnect_0_cmd_demux
# 
# Top level modules:
# 	unsaved_mm_interconnect_0_cmd_demux
# End time: 23:15:01 on Oct 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work unsaved +incdir+d:/docs/universidade/logicareconfiguravel/logicareconfiguravel/lab04/proj_quartus/userhw_nios/db/ip/unsaved/submodules {d:/docs/universidade/logicareconfiguravel/logicareconfiguravel/lab04/proj_quartus/userhw_nios/db/ip/unsaved/submodules/unsaved_mm_interconnect_0_cmd_demux_001.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:15:01 on Oct 29,2022
# vlog -reportprogress 300 -sv -work unsaved "+incdir+d:/docs/universidade/logicareconfiguravel/logicareconfiguravel/lab04/proj_quartus/userhw_nios/db/ip/unsaved/submodules" d:/docs/universidade/logicareconfiguravel/logicareconfiguravel/lab04/proj_quartus/userhw_nios/db/ip/unsaved/submodules/unsaved_mm_interconnect_0_cmd_demux_001.sv 
# -- Compiling module unsaved_mm_interconnect_0_cmd_demux_001
# 
# Top level modules:
# 	unsaved_mm_interconnect_0_cmd_demux_001
# End time: 23:15:01 on Oct 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work unsaved +incdir+d:/docs/universidade/logicareconfiguravel/logicareconfiguravel/lab04/proj_quartus/userhw_nios/db/ip/unsaved/submodules {d:/docs/universidade/logicareconfiguravel/logicareconfiguravel/lab04/proj_quartus/userhw_nios/db/ip/unsaved/submodules/unsaved_mm_interconnect_0_cmd_mux.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:15:01 on Oct 29,2022
# vlog -reportprogress 300 -sv -work unsaved "+incdir+d:/docs/universidade/logicareconfiguravel/logicareconfiguravel/lab04/proj_quartus/userhw_nios/db/ip/unsaved/submodules" d:/docs/universidade/logicareconfiguravel/logicareconfiguravel/lab04/proj_quartus/userhw_nios/db/ip/unsaved/submodules/unsaved_mm_interconnect_0_cmd_mux.sv 
# -- Compiling module unsaved_mm_interconnect_0_cmd_mux
# 
# Top level modules:
# 	unsaved_mm_interconnect_0_cmd_mux
# End time: 23:15:01 on Oct 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work unsaved +incdir+d:/docs/universidade/logicareconfiguravel/logicareconfiguravel/lab04/proj_quartus/userhw_nios/db/ip/unsaved/submodules {d:/docs/universidade/logicareconfiguravel/logicareconfiguravel/lab04/proj_quartus/userhw_nios/db/ip/unsaved/submodules/unsaved_mm_interconnect_0_cmd_mux_001.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:15:01 on Oct 29,2022
# vlog -reportprogress 300 -sv -work unsaved "+incdir+d:/docs/universidade/logicareconfiguravel/logicareconfiguravel/lab04/proj_quartus/userhw_nios/db/ip/unsaved/submodules" d:/docs/universidade/logicareconfiguravel/logicareconfiguravel/lab04/proj_quartus/userhw_nios/db/ip/unsaved/submodules/unsaved_mm_interconnect_0_cmd_mux_001.sv 
# -- Compiling module unsaved_mm_interconnect_0_cmd_mux_001
# 
# Top level modules:
# 	unsaved_mm_interconnect_0_cmd_mux_001
# End time: 23:15:01 on Oct 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work unsaved +incdir+d:/docs/universidade/logicareconfiguravel/logicareconfiguravel/lab04/proj_quartus/userhw_nios/db/ip/unsaved/submodules {d:/docs/universidade/logicareconfiguravel/logicareconfiguravel/lab04/proj_quartus/userhw_nios/db/ip/unsaved/submodules/unsaved_mm_interconnect_0_router.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:15:01 on Oct 29,2022
# vlog -reportprogress 300 -sv -work unsaved "+incdir+d:/docs/universidade/logicareconfiguravel/logicareconfiguravel/lab04/proj_quartus/userhw_nios/db/ip/unsaved/submodules" d:/docs/universidade/logicareconfiguravel/logicareconfiguravel/lab04/proj_quartus/userhw_nios/db/ip/unsaved/submodules/unsaved_mm_interconnect_0_router.sv 
# -- Compiling module unsaved_mm_interconnect_0_router_default_decode
# -- Compiling module unsaved_mm_interconnect_0_router
# 
# Top level modules:
# 	unsaved_mm_interconnect_0_router
# End time: 23:15:01 on Oct 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work unsaved +incdir+d:/docs/universidade/logicareconfiguravel/logicareconfiguravel/lab04/proj_quartus/userhw_nios/db/ip/unsaved/submodules {d:/docs/universidade/logicareconfiguravel/logicareconfiguravel/lab04/proj_quartus/userhw_nios/db/ip/unsaved/submodules/unsaved_mm_interconnect_0_router_001.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:15:01 on Oct 29,2022
# vlog -reportprogress 300 -sv -work unsaved "+incdir+d:/docs/universidade/logicareconfiguravel/logicareconfiguravel/lab04/proj_quartus/userhw_nios/db/ip/unsaved/submodules" d:/docs/universidade/logicareconfiguravel/logicareconfiguravel/lab04/proj_quartus/userhw_nios/db/ip/unsaved/submodules/unsaved_mm_interconnect_0_router_001.sv 
# -- Compiling module unsaved_mm_interconnect_0_router_001_default_decode
# -- Compiling module unsaved_mm_interconnect_0_router_001
# 
# Top level modules:
# 	unsaved_mm_interconnect_0_router_001
# End time: 23:15:01 on Oct 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work unsaved +incdir+d:/docs/universidade/logicareconfiguravel/logicareconfiguravel/lab04/proj_quartus/userhw_nios/db/ip/unsaved/submodules {d:/docs/universidade/logicareconfiguravel/logicareconfiguravel/lab04/proj_quartus/userhw_nios/db/ip/unsaved/submodules/unsaved_mm_interconnect_0_router_002.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:15:01 on Oct 29,2022
# vlog -reportprogress 300 -sv -work unsaved "+incdir+d:/docs/universidade/logicareconfiguravel/logicareconfiguravel/lab04/proj_quartus/userhw_nios/db/ip/unsaved/submodules" d:/docs/universidade/logicareconfiguravel/logicareconfiguravel/lab04/proj_quartus/userhw_nios/db/ip/unsaved/submodules/unsaved_mm_interconnect_0_router_002.sv 
# -- Compiling module unsaved_mm_interconnect_0_router_002_default_decode
# -- Compiling module unsaved_mm_interconnect_0_router_002
# 
# Top level modules:
# 	unsaved_mm_interconnect_0_router_002
# End time: 23:15:01 on Oct 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work unsaved +incdir+d:/docs/universidade/logicareconfiguravel/logicareconfiguravel/lab04/proj_quartus/userhw_nios/db/ip/unsaved/submodules {d:/docs/universidade/logicareconfiguravel/logicareconfiguravel/lab04/proj_quartus/userhw_nios/db/ip/unsaved/submodules/unsaved_mm_interconnect_0_router_003.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:15:01 on Oct 29,2022
# vlog -reportprogress 300 -sv -work unsaved "+incdir+d:/docs/universidade/logicareconfiguravel/logicareconfiguravel/lab04/proj_quartus/userhw_nios/db/ip/unsaved/submodules" d:/docs/universidade/logicareconfiguravel/logicareconfiguravel/lab04/proj_quartus/userhw_nios/db/ip/unsaved/submodules/unsaved_mm_interconnect_0_router_003.sv 
# -- Compiling module unsaved_mm_interconnect_0_router_003_default_decode
# -- Compiling module unsaved_mm_interconnect_0_router_003
# 
# Top level modules:
# 	unsaved_mm_interconnect_0_router_003
# End time: 23:15:01 on Oct 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work unsaved +incdir+d:/docs/universidade/logicareconfiguravel/logicareconfiguravel/lab04/proj_quartus/userhw_nios/db/ip/unsaved/submodules {d:/docs/universidade/logicareconfiguravel/logicareconfiguravel/lab04/proj_quartus/userhw_nios/db/ip/unsaved/submodules/unsaved_mm_interconnect_0_router_005.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:15:01 on Oct 29,2022
# vlog -reportprogress 300 -sv -work unsaved "+incdir+d:/docs/universidade/logicareconfiguravel/logicareconfiguravel/lab04/proj_quartus/userhw_nios/db/ip/unsaved/submodules" d:/docs/universidade/logicareconfiguravel/logicareconfiguravel/lab04/proj_quartus/userhw_nios/db/ip/unsaved/submodules/unsaved_mm_interconnect_0_router_005.sv 
# -- Compiling module unsaved_mm_interconnect_0_router_005_default_decode
# -- Compiling module unsaved_mm_interconnect_0_router_005
# 
# Top level modules:
# 	unsaved_mm_interconnect_0_router_005
# End time: 23:15:02 on Oct 29,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work unsaved +incdir+d:/docs/universidade/logicareconfiguravel/logicareconfiguravel/lab04/proj_quartus/userhw_nios/db/ip/unsaved/submodules {d:/docs/universidade/logicareconfiguravel/logicareconfiguravel/lab04/proj_quartus/userhw_nios/db/ip/unsaved/submodules/unsaved_mm_interconnect_0_rsp_demux.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:15:02 on Oct 29,2022
# vlog -reportprogress 300 -sv -work unsaved "+incdir+d:/docs/universidade/logicareconfiguravel/logicareconfiguravel/lab04/proj_quartus/userhw_nios/db/ip/unsaved/submodules" d:/docs/universidade/logicareconfiguravel/logicareconfiguravel/lab04/proj_quartus/userhw_nios/db/ip/unsaved/submodules/unsaved_mm_interconnect_0_rsp_demux.sv 
# -- Compiling module unsaved_mm_interconnect_0_rsp_demux
# 
# Top level modules:
# 	unsaved_mm_interconnect_0_rsp_demux
# End time: 23:15:02 on Oct 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work unsaved +incdir+d:/docs/universidade/logicareconfiguravel/logicareconfiguravel/lab04/proj_quartus/userhw_nios/db/ip/unsaved/submodules {d:/docs/universidade/logicareconfiguravel/logicareconfiguravel/lab04/proj_quartus/userhw_nios/db/ip/unsaved/submodules/unsaved_mm_interconnect_0_rsp_demux_001.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:15:02 on Oct 29,2022
# vlog -reportprogress 300 -sv -work unsaved "+incdir+d:/docs/universidade/logicareconfiguravel/logicareconfiguravel/lab04/proj_quartus/userhw_nios/db/ip/unsaved/submodules" d:/docs/universidade/logicareconfiguravel/logicareconfiguravel/lab04/proj_quartus/userhw_nios/db/ip/unsaved/submodules/unsaved_mm_interconnect_0_rsp_demux_001.sv 
# -- Compiling module unsaved_mm_interconnect_0_rsp_demux_001
# 
# Top level modules:
# 	unsaved_mm_interconnect_0_rsp_demux_001
# End time: 23:15:02 on Oct 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work unsaved +incdir+d:/docs/universidade/logicareconfiguravel/logicareconfiguravel/lab04/proj_quartus/userhw_nios/db/ip/unsaved/submodules {d:/docs/universidade/logicareconfiguravel/logicareconfiguravel/lab04/proj_quartus/userhw_nios/db/ip/unsaved/submodules/unsaved_mm_interconnect_0_rsp_mux.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:15:02 on Oct 29,2022
# vlog -reportprogress 300 -sv -work unsaved "+incdir+d:/docs/universidade/logicareconfiguravel/logicareconfiguravel/lab04/proj_quartus/userhw_nios/db/ip/unsaved/submodules" d:/docs/universidade/logicareconfiguravel/logicareconfiguravel/lab04/proj_quartus/userhw_nios/db/ip/unsaved/submodules/unsaved_mm_interconnect_0_rsp_mux.sv 
# -- Compiling module unsaved_mm_interconnect_0_rsp_mux
# 
# Top level modules:
# 	unsaved_mm_interconnect_0_rsp_mux
# End time: 23:15:02 on Oct 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work unsaved +incdir+d:/docs/universidade/logicareconfiguravel/logicareconfiguravel/lab04/proj_quartus/userhw_nios/db/ip/unsaved/submodules {d:/docs/universidade/logicareconfiguravel/logicareconfiguravel/lab04/proj_quartus/userhw_nios/db/ip/unsaved/submodules/unsaved_mm_interconnect_0_rsp_mux_001.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:15:02 on Oct 29,2022
# vlog -reportprogress 300 -sv -work unsaved "+incdir+d:/docs/universidade/logicareconfiguravel/logicareconfiguravel/lab04/proj_quartus/userhw_nios/db/ip/unsaved/submodules" d:/docs/universidade/logicareconfiguravel/logicareconfiguravel/lab04/proj_quartus/userhw_nios/db/ip/unsaved/submodules/unsaved_mm_interconnect_0_rsp_mux_001.sv 
# -- Compiling module unsaved_mm_interconnect_0_rsp_mux_001
# 
# Top level modules:
# 	unsaved_mm_interconnect_0_rsp_mux_001
# End time: 23:15:02 on Oct 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work unsaved {d:/docs/universidade/logicareconfiguravel/logicareconfiguravel/lab04/proj_quartus/userhw_nios/db/ip/unsaved/submodules/ram.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:15:02 on Oct 29,2022
# vcom -reportprogress 300 -93 -work unsaved d:/docs/universidade/logicareconfiguravel/logicareconfiguravel/lab04/proj_quartus/userhw_nios/db/ip/unsaved/submodules/ram.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package altera_mf_components
# -- Compiling entity RAM
# -- Compiling architecture SYN of ram
# End time: 23:15:02 on Oct 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work unsaved {d:/docs/universidade/logicareconfiguravel/logicareconfiguravel/lab04/proj_quartus/userhw_nios/db/ip/unsaved/submodules/userhw_nios.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:15:02 on Oct 29,2022
# vcom -reportprogress 300 -93 -work unsaved d:/docs/universidade/logicareconfiguravel/logicareconfiguravel/lab04/proj_quartus/userhw_nios/db/ip/unsaved/submodules/userhw_nios.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity USERHW_NIOS
# -- Compiling architecture X of USERHW_NIOS
# ** Error: d:/docs/universidade/logicareconfiguravel/logicareconfiguravel/lab04/proj_quartus/userhw_nios/db/ip/unsaved/submodules/userhw_nios.vhd(57): Visible name 'reg_32bit' is not an entity. Use expanded name.
# ** Error: d:/docs/universidade/logicareconfiguravel/logicareconfiguravel/lab04/proj_quartus/userhw_nios/db/ip/unsaved/submodules/userhw_nios.vhd(66): Visible name 'reg_32bit' is not an entity. Use expanded name.
# ** Error: d:/docs/universidade/logicareconfiguravel/logicareconfiguravel/lab04/proj_quartus/userhw_nios/db/ip/unsaved/submodules/userhw_nios.vhd(75): Visible name 'reg_32bit' is not an entity. Use expanded name.
# ** Error: d:/docs/universidade/logicareconfiguravel/logicareconfiguravel/lab04/proj_quartus/userhw_nios/db/ip/unsaved/submodules/userhw_nios.vhd(97): VHDL Compiler exiting
# End time: 23:15:02 on Oct 29,2022, Elapsed time: 0:00:00
# Errors: 4, Warnings: 0
# ** Error: D:/ProgramFiles/IntelFPGA_lite/21.1/modelsim_ase/win32aloem/vcom failed.
# Error in macro ./USERHW_NIOS_run_msim_rtl_vhdl.do line 87
# D:/ProgramFiles/IntelFPGA_lite/21.1/modelsim_ase/win32aloem/vcom failed.
#     while executing
# "vcom -93 -work unsaved {d:/docs/universidade/logicareconfiguravel/logicareconfiguravel/lab04/proj_quartus/userhw_nios/db/ip/unsaved/submodules/userhw_..."
vcom -reportprogress 300 -93 -work unsaved d:/docs/universidade/logicareconfiguravel/logicareconfiguravel/lab04/proj_quartus/userhw_nios/db/ip/unsaved/submodules/userhw_nios.vhd 
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:15:43 on Oct 29,2022
# vcom -reportprogress 300 -93 -work unsaved d:/docs/universidade/logicareconfiguravel/logicareconfiguravel/lab04/proj_quartus/userhw_nios/db/ip/unsaved/submodules/userhw_nios.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity USERHW_NIOS
# -- Compiling architecture X of USERHW_NIOS
# ** Error: d:/docs/universidade/logicareconfiguravel/logicareconfiguravel/lab04/proj_quartus/userhw_nios/db/ip/unsaved/submodules/userhw_nios.vhd(27): near ".": (vcom-1576) expecting END.
# End time: 23:15:43 on Oct 29,2022, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# D:/ProgramFiles/IntelFPGA_lite/21.1/modelsim_ase/win32aloem/vcom failed.
vcom -reportprogress 300 -93 -work unsaved d:/docs/universidade/logicareconfiguravel/logicareconfiguravel/lab04/proj_quartus/userhw_nios/db/ip/unsaved/submodules/userhw_nios.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:16:11 on Oct 29,2022
# vcom -reportprogress 300 -93 -work unsaved d:/docs/universidade/logicareconfiguravel/logicareconfiguravel/lab04/proj_quartus/userhw_nios/db/ip/unsaved/submodules/userhw_nios.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity USERHW_NIOS
# -- Compiling architecture X of USERHW_NIOS
# ** Error: d:/docs/universidade/logicareconfiguravel/logicareconfiguravel/lab04/proj_quartus/userhw_nios/db/ip/unsaved/submodules/userhw_nios.vhd(57): Visible name 'reg_32bit' is not an entity. Use expanded name.
# ** Error: d:/docs/universidade/logicareconfiguravel/logicareconfiguravel/lab04/proj_quartus/userhw_nios/db/ip/unsaved/submodules/userhw_nios.vhd(66): Visible name 'reg_32bit' is not an entity. Use expanded name.
# ** Error: d:/docs/universidade/logicareconfiguravel/logicareconfiguravel/lab04/proj_quartus/userhw_nios/db/ip/unsaved/submodules/userhw_nios.vhd(75): Visible name 'reg_32bit' is not an entity. Use expanded name.
# ** Error: d:/docs/universidade/logicareconfiguravel/logicareconfiguravel/lab04/proj_quartus/userhw_nios/db/ip/unsaved/submodules/userhw_nios.vhd(97): VHDL Compiler exiting
# End time: 23:16:11 on Oct 29,2022, Elapsed time: 0:00:00
# Errors: 4, Warnings: 0
# D:/ProgramFiles/IntelFPGA_lite/21.1/modelsim_ase/win32aloem/vcom failed.
