// Seed: 103965815
module module_0;
  wire id_1;
  assign id_1 = id_1;
  wire id_2;
endmodule
macromodule module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  input wire id_6;
  input wire id_5;
  output wire id_4;
  input wire id_3;
  input wire id_2;
  output wire id_1;
  tri id_7 = 1;
  module_0();
endmodule
module module_2 (
    input uwire id_0,
    input supply1 id_1,
    input wor id_2,
    input wor id_3,
    output tri0 id_4,
    input tri0 id_5,
    output tri1 id_6,
    output wire id_7,
    input tri1 id_8,
    input wire id_9,
    input wire id_10,
    input supply1 id_11,
    output tri1 id_12,
    output tri1 id_13,
    input wor id_14,
    input wor id_15,
    input uwire id_16,
    input tri id_17,
    input wor id_18,
    input tri1 id_19,
    input tri0 id_20,
    output uwire id_21,
    output tri1 id_22,
    input wand id_23
    , id_25
);
  id_26(
      .id_0(1), .id_1(id_13), .id_2(1)
  ); module_0();
endmodule
