VERILOG_SOURCES += $(SPINALROOT)/UartTester.v
TOPLEVEL=UartTester
MODULE=UartTester

include ../common/Makefile.sim