0.6
2018.1
Apr  4 2018
19:30:32
C:/Users/jessi/Documents/Spring 2019/FPGA Design/HW4/ms_binary_divider/ms_binary_divider.srcs/sim_1/new/ms_bd_tb.vhd,1550266316,vhdl,,,,ms_bd_tb,,,,,,,,
C:/Users/jessi/Documents/Spring 2019/FPGA Design/HW4/ms_binary_divider/ms_binary_divider.srcs/sources_1/new/master_bd.vhd,1550271262,vhdl,C:/Users/jessi/Documents/Spring 2019/FPGA Design/HW4/ms_binary_divider/ms_binary_divider.srcs/sim_1/new/ms_bd_tb.vhd,,,master_bd,,,,,,,,
C:/Users/jessi/Documents/Spring 2019/FPGA Design/HW4/ms_binary_divider/ms_binary_divider.srcs/sources_1/new/slave_bd.vhd,1550271054,vhdl,C:/Users/jessi/Documents/Spring 2019/FPGA Design/HW4/ms_binary_divider/ms_binary_divider.srcs/sim_1/new/ms_bd_tb.vhd,,,slave_bd,,,,,,,,
