Xilinx Platform Studio (XPS)
Xilinx EDK 14.7 Build EDK_P.20131013
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

conware_0 has been added to the project

********************************************************************************
At Local date and time: Tue May 02 12:53:28 2017
 make -f system.make exporttosdk started...
IF NOT EXIST "SDK\SDK_Export\hw" @mkdir "SDK\SDK_Export\hw"
pscgen -mhs system.mhs -expdir SDK\SDK_Export\hw
Generating ps7_init code for Si version 1.... 
Generating ps7_init code for Si version 2.... 
Generating ps7_init code for Si version 3.... 
psf2Edward -inp system.xmp -flat_zynq -dont_run_checkhwsys -dont_add_loginfo -make_inst_lower -edwver 1.2 -xml SDK\SDK_Export\hw/system.xml 
Qt: Untested Windows version 6.2 detected!
Release 14.7 - psf2Edward EDK_P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
WARNING:EDK:2486 - The bitwidth 52 of new value 0xc00000000fe81 is greater than
   32
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: C_INTERCONNECT_M_AXI_BASE_ID -
   Failure in evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\EDK\data\coremodel\axi\data\tools_axi_v1_01_a.txt line
   19 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY:
   C_INTERCONNECT_M_AXI_IS_ACLK_ASYNC - Failure in evaluting ISVALID expresion
   "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\EDK\data\coremodel\axi\data\tools_axi_v1_01_a.txt line
   20 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: C_INTERCONNECT_M_AXI_ACLK_RATIO
   - Failure in evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\EDK\data\coremodel\axi\data\tools_axi_v1_01_a.txt line
   21 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY:
   C_INTERCONNECT_M_AXI_ARB_PRIORITY - Failure in evaluting ISVALID expresion
   "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\EDK\data\coremodel\axi\data\tools_axi_v1_01_a.txt line
   22 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: C_INTERCONNECT_M_AXI_AW_REGISTER
   - Failure in evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\EDK\data\coremodel\axi\data\tools_axi_v1_01_a.txt line
   23 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: C_INTERCONNECT_M_AXI_AR_REGISTER
   - Failure in evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\EDK\data\coremodel\axi\data\tools_axi_v1_01_a.txt line
   24 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: C_INTERCONNECT_M_AXI_W_REGISTER
   - Failure in evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\EDK\data\coremodel\axi\data\tools_axi_v1_01_a.txt line
   25 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: C_INTERCONNECT_M_AXI_R_REGISTER
   - Failure in evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\EDK\data\coremodel\axi\data\tools_axi_v1_01_a.txt line
   26 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: C_INTERCONNECT_M_AXI_B_REGISTER
   - Failure in evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\EDK\data\coremodel\axi\data\tools_axi_v1_01_a.txt line
   27 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY:
   C_INTERCONNECT_M_AXI_WRITE_FIFO_DEPTH - Failure in evaluting ISVALID
   expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\EDK\data\coremodel\axi\data\tools_axi_v1_01_a.txt line
   28 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY:
   C_INTERCONNECT_M_AXI_READ_FIFO_DEPTH - Failure in evaluting ISVALID expresion
   "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\EDK\data\coremodel\axi\data\tools_axi_v1_01_a.txt line
   29 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY:
   C_INTERCONNECT_M_AXI_WRITE_ISSUING - Failure in evaluting ISVALID expresion
   "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\EDK\data\coremodel\axi\data\tools_axi_v1_01_a.txt line
   30 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY:
   C_INTERCONNECT_M_AXI_READ_ISSUING - Failure in evaluting ISVALID expresion
   "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\EDK\data\coremodel\axi\data\tools_axi_v1_01_a.txt line
   31 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ACLK - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 119 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARESETN - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 120 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_AWID - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 121 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_AWADDR - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 122 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_AWLEN - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 123 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_AWSIZE - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 124 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_AWBURST - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 125 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_AWCACHE - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 126 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_AWPROT - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 127 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_AWLOCK - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 128 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_AWVALID - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 129 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_AWREADY - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 130 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_WDATA - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 131 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_WSTRB - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 132 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_WLAST - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 133 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_WVALID - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 134 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_WREADY - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 135 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_BID - Failure in evaluting
   ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 136 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_BRESP - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 137 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_BVALID - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 138 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_BREADY - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 139 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARID - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 140 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARADDR - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 141 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARLEN - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 142 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARSIZE - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 143 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARBURST - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 144 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARCACHE - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 145 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARPROT - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 146 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARLOCK - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 147 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARVALID - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 148 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARREADY - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 149 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_RID - Failure in evaluting
   ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 150 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_RDATA - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 151 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_RRESP - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 152 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_RLAST - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 153 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_RVALID - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 154 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_RREADY - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 155 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI - Failure in evaluting
   ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 73 
WARNING:EDK:4131 - IPNAME: ps7_qspi_0, PROPERTY: SCK_I - Failure in evaluting
   ISVALID expresion "(C_USE_STARTUP==0)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_qspi_v1_00
   _a\data\ps7_qspi_v2_1_0.mpd line 102 
WARNING:EDK:4131 - IPNAME: ps7_qspi_0, PROPERTY: SCK_O - Failure in evaluting
   ISVALID expresion "(C_USE_STARTUP==0)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_qspi_v1_00
   _a\data\ps7_qspi_v2_1_0.mpd line 103 
WARNING:EDK:4131 - IPNAME: ps7_qspi_0, PROPERTY: SCK_T - Failure in evaluting
   ISVALID expresion "(C_USE_STARTUP==0)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_qspi_v1_00
   _a\data\ps7_qspi_v2_1_0.mpd line 104 
WARNING:EDK:4131 - IPNAME: ps7_qspi_0, PROPERTY: SCK - Failure in evaluting
   ISVALID expresion "(C_USE_STARTUP==0)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_qspi_v1_00
   _a\data\ps7_qspi_v2_1_0.mpd line 122 

Overriding IP level properties ...

Computing clock values...

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor ps7_cortexa9_0
  (0000000000-0x0002ffff) ps7_ram_0	ps7_axi_interconnect_0
  (0x00100000-0x1fffffff) ps7_ddr_0	ps7_axi_interconnect_0
  (0x40400000-0x4040ffff) axi_dma_0	ps7_axi_interconnect_0->axi4lite_0
  (0x41200000-0x4120ffff) SWs_8Bits	ps7_axi_interconnect_0->axi4lite_0
  (0x41220000-0x4122ffff) LEDs_8Bits	ps7_axi_interconnect_0->axi4lite_0
  (0x41240000-0x4124ffff) BTNs_5Bits	ps7_axi_interconnect_0->axi4lite_0
  (0xe0001000-0xe0001fff) ps7_uart_1	ps7_axi_interconnect_0
  (0xe0002000-0xe0002fff) ps7_usb_0	ps7_axi_interconnect_0
  (0xe000a000-0xe000afff) ps7_gpio_0	ps7_axi_interconnect_0
  (0xe000b000-0xe000bfff) ps7_ethernet_0	ps7_axi_interconnect_0
  (0xe000d000-0xe000dfff) ps7_qspi_0	ps7_axi_interconnect_0
  (0xe0100000-0xe0100fff) ps7_sd_0	ps7_axi_interconnect_0
  (0xe0200000-0xe0200fff) ps7_iop_bus_config_0	ps7_axi_interconnect_0
  (0xf8000000-0xf8000fff) ps7_slcr_0	ps7_axi_interconnect_0
  (0xf8001000-0xf8001fff) ps7_ttc_0	ps7_axi_interconnect_0
  (0xf8003000-0xf8003fff) ps7_dma_s	ps7_axi_interconnect_0
  (0xf8004000-0xf8004fff) ps7_dma_ns	ps7_axi_interconnect_0
  (0xf8006000-0xf8006fff) ps7_ddrc_0	ps7_axi_interconnect_0
  (0xf8007000-0xf80070ff) ps7_dev_cfg_0	ps7_axi_interconnect_0
  (0xf8007100-0xf8007120) ps7_xadc_0	ps7_axi_interconnect_0
  (0xf8008000-0xf8008fff) ps7_afi_0	ps7_axi_interconnect_0
  (0xf8009000-0xf8009fff) ps7_afi_1	ps7_axi_interconnect_0
  (0xf800a000-0xf800afff) ps7_afi_2	ps7_axi_interconnect_0
  (0xf800b000-0xf800bfff) ps7_afi_3	ps7_axi_interconnect_0
  (0xf800c000-0xf800cfff) ps7_ocmc_0	ps7_axi_interconnect_0
  (0xf8800000-0xf88fffff) ps7_coresight_comp_0	ps7_axi_interconnect_0
  (0xf8900000-0xf89fffff) ps7_gpv_0	ps7_axi_interconnect_0
  (0xf8f00000-0xf8f000fc) ps7_scuc_0	ps7_axi_interconnect_0
  (0xf8f00100-0xf8f001ff) ps7_scugic_0	ps7_axi_interconnect_0
  (0xf8f00200-0xf8f002ff) ps7_globaltimer_0	ps7_axi_interconnect_0
  (0xf8f00600-0xf8f0061f) ps7_scutimer_0	ps7_axi_interconnect_0
  (0xf8f00620-0xf8f006ff) ps7_scuwdt_0	ps7_axi_interconnect_0
  (0xf8f01000-0xf8f01fff) ps7_intc_dist_0	ps7_axi_interconnect_0
  (0xf8f02000-0xf8f02fff) ps7_l2cachec_0	ps7_axi_interconnect_0
  (0xfc000000-0xfcffffff) ps7_qspi_linear_0	ps7_axi_interconnect_0
  (0xffff0000-0xfffffdff) ps7_ram_1	ps7_axi_interconnect_0
Address Map for Processor ps7_cortexa9_1
  (0000000000-0x0002ffff) ps7_ram_0	ps7_axi_interconnect_0
  (0x00100000-0x1fffffff) ps7_ddr_0	ps7_axi_interconnect_0
  (0x40400000-0x4040ffff) axi_dma_0	ps7_axi_interconnect_0->axi4lite_0
  (0x41200000-0x4120ffff) SWs_8Bits	ps7_axi_interconnect_0->axi4lite_0
  (0x41220000-0x4122ffff) LEDs_8Bits	ps7_axi_interconnect_0->axi4lite_0
  (0x41240000-0x4124ffff) BTNs_5Bits	ps7_axi_interconnect_0->axi4lite_0
  (0xe0001000-0xe0001fff) ps7_uart_1	ps7_axi_interconnect_0
  (0xe0002000-0xe0002fff) ps7_usb_0	ps7_axi_interconnect_0
  (0xe000a000-0xe000afff) ps7_gpio_0	ps7_axi_interconnect_0
  (0xe000b000-0xe000bfff) ps7_ethernet_0	ps7_axi_interconnect_0
  (0xe000d000-0xe000dfff) ps7_qspi_0	ps7_axi_interconnect_0
  (0xe0100000-0xe0100fff) ps7_sd_0	ps7_axi_interconnect_0
  (0xe0200000-0xe0200fff) ps7_iop_bus_config_0	ps7_axi_interconnect_0
  (0xf8000000-0xf8000fff) ps7_slcr_0	ps7_axi_interconnect_0
  (0xf8001000-0xf8001fff) ps7_ttc_0	ps7_axi_interconnect_0
  (0xf8003000-0xf8003fff) ps7_dma_s	ps7_axi_interconnect_0
  (0xf8004000-0xf8004fff) ps7_dma_ns	ps7_axi_interconnect_0
  (0xf8006000-0xf8006fff) ps7_ddrc_0	ps7_axi_interconnect_0
  (0xf8007000-0xf80070ff) ps7_dev_cfg_0	ps7_axi_interconnect_0
  (0xf8007100-0xf8007120) ps7_xadc_0	ps7_axi_interconnect_0
  (0xf8008000-0xf8008fff) ps7_afi_0	ps7_axi_interconnect_0
  (0xf8009000-0xf8009fff) ps7_afi_1	ps7_axi_interconnect_0
  (0xf800a000-0xf800afff) ps7_afi_2	ps7_axi_interconnect_0
  (0xf800b000-0xf800bfff) ps7_afi_3	ps7_axi_interconnect_0
  (0xf800c000-0xf800cfff) ps7_ocmc_0	ps7_axi_interconnect_0
  (0xf8800000-0xf88fffff) ps7_coresight_comp_0	ps7_axi_interconnect_0
  (0xf8900000-0xf89fffff) ps7_gpv_0	ps7_axi_interconnect_0
  (0xf8f00000-0xf8f000fc) ps7_scuc_0	ps7_axi_interconnect_0
  (0xf8f00100-0xf8f001ff) ps7_scugic_0	ps7_axi_interconnect_0
  (0xf8f00200-0xf8f002ff) ps7_globaltimer_0	ps7_axi_interconnect_0
  (0xf8f00600-0xf8f0061f) ps7_scutimer_0	ps7_axi_interconnect_0
  (0xf8f00620-0xf8f006ff) ps7_scuwdt_0	ps7_axi_interconnect_0
  (0xf8f01000-0xf8f01fff) ps7_intc_dist_0	ps7_axi_interconnect_0
  (0xf8f02000-0xf8f02fff) ps7_l2cachec_0	ps7_axi_interconnect_0
  (0xfc000000-0xfcffffff) ps7_qspi_linear_0	ps7_axi_interconnect_0
  (0xffff0000-0xfffffdff) ps7_ram_1	ps7_axi_interconnect_0

Checking platform address map ...
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: C_INTERCONNECT_M_AXI_BASE_ID -
   Failure in evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\EDK\data\coremodel\axi\data\tools_axi_v1_01_a.txt line
   19 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY:
   C_INTERCONNECT_M_AXI_IS_ACLK_ASYNC - Failure in evaluting ISVALID expresion
   "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\EDK\data\coremodel\axi\data\tools_axi_v1_01_a.txt line
   20 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: C_INTERCONNECT_M_AXI_ACLK_RATIO
   - Failure in evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\EDK\data\coremodel\axi\data\tools_axi_v1_01_a.txt line
   21 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY:
   C_INTERCONNECT_M_AXI_ARB_PRIORITY - Failure in evaluting ISVALID expresion
   "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\EDK\data\coremodel\axi\data\tools_axi_v1_01_a.txt line
   22 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: C_INTERCONNECT_M_AXI_AW_REGISTER
   - Failure in evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\EDK\data\coremodel\axi\data\tools_axi_v1_01_a.txt line
   23 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: C_INTERCONNECT_M_AXI_AR_REGISTER
   - Failure in evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\EDK\data\coremodel\axi\data\tools_axi_v1_01_a.txt line
   24 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: C_INTERCONNECT_M_AXI_W_REGISTER
   - Failure in evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\EDK\data\coremodel\axi\data\tools_axi_v1_01_a.txt line
   25 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: C_INTERCONNECT_M_AXI_R_REGISTER
   - Failure in evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\EDK\data\coremodel\axi\data\tools_axi_v1_01_a.txt line
   26 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: C_INTERCONNECT_M_AXI_B_REGISTER
   - Failure in evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\EDK\data\coremodel\axi\data\tools_axi_v1_01_a.txt line
   27 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY:
   C_INTERCONNECT_M_AXI_WRITE_FIFO_DEPTH - Failure in evaluting ISVALID
   expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\EDK\data\coremodel\axi\data\tools_axi_v1_01_a.txt line
   28 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY:
   C_INTERCONNECT_M_AXI_READ_FIFO_DEPTH - Failure in evaluting ISVALID expresion
   "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\EDK\data\coremodel\axi\data\tools_axi_v1_01_a.txt line
   29 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY:
   C_INTERCONNECT_M_AXI_WRITE_ISSUING - Failure in evaluting ISVALID expresion
   "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\EDK\data\coremodel\axi\data\tools_axi_v1_01_a.txt line
   30 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY:
   C_INTERCONNECT_M_AXI_READ_ISSUING - Failure in evaluting ISVALID expresion
   "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\EDK\data\coremodel\axi\data\tools_axi_v1_01_a.txt line
   31 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ACLK - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 119 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARESETN - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 120 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_AWID - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 121 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_AWADDR - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 122 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_AWLEN - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 123 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_AWSIZE - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 124 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_AWBURST - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 125 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_AWCACHE - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 126 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_AWPROT - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 127 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_AWLOCK - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 128 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_AWVALID - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 129 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_AWREADY - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 130 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_WDATA - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 131 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_WSTRB - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 132 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_WLAST - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 133 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_WVALID - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 134 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_WREADY - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 135 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_BID - Failure in evaluting
   ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 136 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_BRESP - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 137 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_BVALID - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 138 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_BREADY - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 139 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARID - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 140 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARADDR - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 141 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARLEN - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 142 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARSIZE - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 143 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARBURST - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 144 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARCACHE - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 145 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARPROT - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 146 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARLOCK - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 147 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARVALID - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 148 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARREADY - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 149 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_RID - Failure in evaluting
   ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 150 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_RDATA - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 151 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_RRESP - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 152 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_RLAST - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 153 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_RVALID - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 154 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_RREADY - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 155 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI - Failure in evaluting
   ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 73 
WARNING:EDK:4131 - IPNAME: ps7_qspi_0, PROPERTY: SCK_I - Failure in evaluting
   ISVALID expresion "(C_USE_STARTUP==0)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_qspi_v1_00
   _a\data\ps7_qspi_v2_1_0.mpd line 102 
WARNING:EDK:4131 - IPNAME: ps7_qspi_0, PROPERTY: SCK_O - Failure in evaluting
   ISVALID expresion "(C_USE_STARTUP==0)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_qspi_v1_00
   _a\data\ps7_qspi_v2_1_0.mpd line 103 
WARNING:EDK:4131 - IPNAME: ps7_qspi_0, PROPERTY: SCK_T - Failure in evaluting
   ISVALID expresion "(C_USE_STARTUP==0)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_qspi_v1_00
   _a\data\ps7_qspi_v2_1_0.mpd line 104 
WARNING:EDK:4131 - IPNAME: ps7_qspi_0, PROPERTY: SCK - Failure in evaluting
   ISVALID expresion "(C_USE_STARTUP==0)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_qspi_v1_00
   _a\data\ps7_qspi_v2_1_0.mpd line 122 
Conversion to XML complete.
xdsgen -inp system.xmp -report SDK\SDK_Export\hw/system.html  -make_docs_local
Release 14.7 - xdsgen EDK_P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Qt: Untested Windows version 6.2 detected!
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_interconnect;v=v1_06_a;d=ds768
   _axi_interconnect.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_gpio;v=v1_01_b;d=ds744_axi_gpi
   o.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_gpio;v=v1_01_b;d=ds744_axi_gpi
   o.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_gpio;v=v1_01_b;d=ds744_axi_gpi
   o.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_dma;v=v6_03_a;d=pg021_axi_dma.
   pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_interconnect;v=v1_06_a;d=ds768
   _axi_interconnect.pdf
Generated Block Diagram.
Rasterizing axi4lite_0.jpg.....
Rasterizing SWs_8Bits.jpg.....
Rasterizing LEDs_8Bits.jpg.....
Rasterizing BTNs_5Bits.jpg.....
Rasterizing processing_system7_0.jpg.....
Rasterizing axi_dma_0.jpg.....
Rasterizing axi_interconnect_1.jpg.....
Rasterizing conware_0.jpg.....
Rasterizing system_blkd.jpg.....
Report generated.
Report generation completed.
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc7z020clg484-1 -lang vhdl -intstyle default    -msg __xps/ise/xmsgprops.lst system.mhs

Release 14.7 - platgen Xilinx EDK 14.7 Build EDK_P.20131013
 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc7z020clg484-1 -lang vhdl -intstyle default -msg
__xps/ise/xmsgprops.lst system.mhs 

WARNING:EDK - INFO:Security:51 - The XILINXD_LICENSE_FILE environment variable
   is not set.
   INFO:Security:52 - The LM_LICENSE_FILE environment variable is set to
   '1717@io.ece.iastate.edu;27008@io.ece.iastate.edu;
   27006@io.ece.iastate.edu;27003@io.ece.iastate.edu'.
   INFO:Security:71 - If a license for part 'xc7z020' is available, it will be
   possible to use 'XPS_TDP' instead of 'XPS'.
   WARNING:Security:43 - No license file was found in the standard Xilinx
   license directory.
   WARNING:Security:44 - Since no license file was found,
          please run the Xilinx License Configuration Manager
          (xlcm or "Manage Xilinx Licenses")
          to assist in obtaining a license.
   WARNING:Security:42 - Your software subscription period has lapsed. Your
   current version of Xilinx tools will continue to function, but you no longer
   qualify for Xilinx software updates or new releases.


Parse U:/Cpre488/conware/xps/system/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 300 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 304 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 308 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 312 
INFO:EDK:4130 - IPNAME: axi_dma, INSTANCE:axi_dma_0 - tcl is overriding
   PARAMETER C_M_AXIS_MM2S_PROTOCOL value to GENERIC -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_dma_v6_03_a\data
   \axi_dma_v2_1_0.mpd line 150 
INFO:EDK:4130 - IPNAME: axi_dma, INSTANCE:axi_dma_0 - tcl is overriding
   PARAMETER C_S_AXIS_S2MM_PROTOCOL value to GENERIC -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_dma_v6_03_a\data
   \axi_dma_v2_1_0.mpd line 151 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock
   'processing_system7_0_PS_CLK' is not specified. Clock DRCs will not be
   performed for IPs connected to that clock port, unless they are connected
   through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
  (0x40400000-0x4040ffff) axi_dma_0	axi4lite_0
  (0x41200000-0x4120ffff) SWs_8Bits	axi4lite_0
  (0x41220000-0x4122ffff) LEDs_8Bits	axi4lite_0
  (0x41240000-0x4124ffff) BTNs_5Bits	axi4lite_0

Checking platform address map ...

Checking platform configuration ...
IPNAME: axi_interconnect, INSTANCE: axi4lite_0 - 1 master(s) : 4 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi_interconnect_1 - 3 master(s) : 1
slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: s_axis_s2mm_tuser, CONNECTOR: conware_0_M_AXIS_TUSER -
   No driver found. Port will be driven to GND -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_dma_v6_03_a\data
   \axi_dma_v2_1_0.mpd line 259 
WARNING:EDK:4180 - PORT: s_axis_s2mm_tid, CONNECTOR: conware_0_M_AXIS_TID - No
   driver found. Port will be driven to GND -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_dma_v6_03_a\data
   \axi_dma_v2_1_0.mpd line 260 
WARNING:EDK:4180 - PORT: s_axis_s2mm_tdest, CONNECTOR: conware_0_M_AXIS_TDEST -
   No driver found. Port will be driven to GND -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_dma_v6_03_a\data
   \axi_dma_v2_1_0.mpd line 261 
WARNING:EDK:4180 - PORT: ARESETN, CONNECTOR: ARESETN - No driver found. Port
   will be driven to GND -
   U:\Cpre488\conware\xps\system\pcores\conware_v1_00_a\data\conware_v2_1_0.mpd
   line 27 
WARNING:EDK:4181 - PORT: mm2s_prmry_reset_out_n, CONNECTOR: RESET_OUT_N -
   floating connection -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_dma_v6_03_a\data
   \axi_dma_v2_1_0.mpd line 221 
WARNING:EDK:4181 - PORT: mm2s_cntrl_reset_out_n, CONNECTOR: RESET_OUT_N -
   floating connection -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_dma_v6_03_a\data
   \axi_dma_v2_1_0.mpd line 230 
WARNING:EDK:4181 - PORT: s2mm_prmry_reset_out_n, CONNECTOR: RESET_OUT_N -
   floating connection -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_dma_v6_03_a\data
   \axi_dma_v2_1_0.mpd line 253 
WARNING:EDK:4181 - PORT: s2mm_sts_reset_out_n, CONNECTOR: RESET_OUT_N - floating
   connection -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_dma_v6_03_a\data
   \axi_dma_v2_1_0.mpd line 262 
WARNING:EDK:4181 - PORT: m_axis_mm2s_tkeep, CONNECTOR:
   axi_dma_0_M_AXIS_MM2S_TKEEP - floating connection -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_dma_v6_03_a\data
   \axi_dma_v2_1_0.mpd line 223 
WARNING:EDK:4181 - PORT: m_axis_mm2s_tuser, CONNECTOR:
   axi_dma_0_M_AXIS_MM2S_TUSER - floating connection -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_dma_v6_03_a\data
   \axi_dma_v2_1_0.mpd line 227 
WARNING:EDK:4181 - PORT: m_axis_mm2s_tid, CONNECTOR: axi_dma_0_M_AXIS_MM2S_TID -
   floating connection -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_dma_v6_03_a\data
   \axi_dma_v2_1_0.mpd line 228 
WARNING:EDK:4181 - PORT: m_axis_mm2s_tdest, CONNECTOR:
   axi_dma_0_M_AXIS_MM2S_TDEST - floating connection -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_dma_v6_03_a\data
   \axi_dma_v2_1_0.mpd line 229 
WARNING:EDK:4181 - PORT: M_AXIS_TSTRB, CONNECTOR: conware_0_M_AXIS_TSTRB -
   floating connection -
   U:\Cpre488\conware\xps\system\pcores\conware_v1_00_a\data\conware_v2_1_0.mpd
   line 39 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi4lite_0.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is
   overriding PARAMETER C_RANGE_CHECK value to 1 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 149 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_FCLK_CLK1_BUF value to FALSE -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 351 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_FCLK_CLK2_BUF value to FALSE -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 352 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_FCLK_CLK3_BUF value to FALSE -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 353 

INFO: Setting C_RANGE_CHECK = OFF for axi_interconnect axi_interconnect_1; no
DECERR checking will be performed.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_RANGE_CHECK value to 0 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 149 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...
ZynqConfig: Terminated for tcl mode

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
ZynqConfig: Terminated for tcl mode

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: No asynchronous clock conversions in axi_interconnect axi4lite_0.
ZynqConfig: Terminated for tcl mode
INFO: No asynchronous clock conversions in axi_interconnect axi_interconnect_1.

Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:axi_interconnect INSTANCE:axi4lite_0 -
U:\Cpre488\conware\xps\system\system.mhs line 40 - Copying cache implementation
netlist
IPNAME:axi_gpio INSTANCE:sws_8bits - U:\Cpre488\conware\xps\system\system.mhs
line 48 - Copying cache implementation netlist
IPNAME:axi_gpio INSTANCE:leds_8bits - U:\Cpre488\conware\xps\system\system.mhs
line 62 - Copying cache implementation netlist
IPNAME:axi_gpio INSTANCE:btns_5bits - U:\Cpre488\conware\xps\system\system.mhs
line 76 - Copying cache implementation netlist
IPNAME:processing_system7 INSTANCE:processing_system7_0 -
U:\Cpre488\conware\xps\system\system.mhs line 90 - Copying cache implementation
netlist
IPNAME:axi_dma INSTANCE:axi_dma_0 - U:\Cpre488\conware\xps\system\system.mhs
line 182 - Copying cache implementation netlist
IPNAME:axi_interconnect INSTANCE:axi_interconnect_1 -
U:\Cpre488\conware\xps\system\system.mhs line 208 - Copying cache implementation
netlist

Elaborating instances ...

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 0.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:conware_0 - U:\Cpre488\conware\xps\system\system.mhs line 216 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file <C:/Xilinx/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <C:/Xilinx/14.7/ISE_DS/ISE/zynq/data/zynq.acd>

Running NGCBUILD ...
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...

Total run time: 27.00 seconds
"Running synthesis..."
cd synthesis & synthesis.cmd
"xst -ifn "system_xst.scr" -intstyle silent"
"Running XST synthesis ..."
PMSPEC -- Overriding Xilinx file <C:/Xilinx/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <C:/Xilinx/14.7/ISE_DS/ISE/zynq/data/zynq.acd>
"XST completed"
"*********************************************"
"Running Xilinx Implementation tools.."
"*********************************************"
xflow -wd implementation -p xc7z020clg484-1 -implement xflow.opt system.ngc
Release 14.7 - Xflow P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc7z020clg484-1 -implement xflow.opt system.ngc 
 
PMSPEC -- Overriding Xilinx file <C:/Xilinx/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <C:/Xilinx/14.7/ISE_DS/ISE/zynq/data/zynq.acd>

Using Flow File: U:/Cpre488/conware/xps/system/implementation/fpga.flw 
Using Option File(s): 
 U:/Cpre488/conware/xps/system/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc7z020clg484-1 -nt timestamp -bm system.bmm
"U:/Cpre488/conware/xps/system/implementation/system.ngc" -uc system.ucf
system.ngd 
#----------------------------------------------#
Release 14.7 - ngdbuild P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <C:/Xilinx/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <C:/Xilinx/14.7/ISE_DS/ISE/zynq/data/zynq.acd>

Command Line: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\ngdbuild.exe -p
xc7z020clg484-1 -nt timestamp -bm system.bmm
U:/Cpre488/conware/xps/system/implementation/system.ngc -uc system.ucf
system.ngd

Reading NGO file "U:/Cpre488/conware/xps/system/implementation/system.ngc" ...
Loading design module
"U:/Cpre488/conware/xps/system/implementation/system_processing_system7_0_wrappe
r.ngc"...
Loading design module
"U:/Cpre488/conware/xps/system/implementation/system_axi4lite_0_wrapper.ngc"...
Loading design module
"U:/Cpre488/conware/xps/system/implementation/system_axi_interconnect_1_wrapper.
ngc"...
Loading design module
"U:/Cpre488/conware/xps/system/implementation/system_sws_8bits_wrapper.ngc"...
Loading design module
"U:/Cpre488/conware/xps/system/implementation/system_leds_8bits_wrapper.ngc"...
Loading design module
"U:/Cpre488/conware/xps/system/implementation/system_btns_5bits_wrapper.ngc"...
Loading design module
"U:/Cpre488/conware/xps/system/implementation/system_axi_dma_0_wrapper.ngc"...
Loading design module
"U:/Cpre488/conware/xps/system/implementation/system_conware_0_wrapper.ngc"...
Applying constraints in
"U:/Cpre488/conware/xps/system/implementation/system_processing_system7_0_wrappe
r.ncf" to module "processing_system7_0"...
Checking Constraint Associations...
Applying constraints in
"U:/Cpre488/conware/xps/system/implementation/system_axi4lite_0_wrapper.ncf" to
module "axi4lite_0"...
Checking Constraint Associations...
Applying constraints in
"U:/Cpre488/conware/xps/system/implementation/system_axi_interconnect_1_wrapper.
ncf" to module "axi_interconnect_1"...
Checking Constraint Associations...
Applying constraints in
"U:/Cpre488/conware/xps/system/implementation/system_axi_dma_0_wrapper.ncf" to
module "axi_dma_0"...
Checking Constraint Associations...
Gathering constraint information from source properties...
Done.
INFO:NgdBuild:649 - Removing redundant 'IBUF' symbol
   'processing_system7_0_PS_PORB_IBUF'.  All constraints associated with this
   symbol will be ignored.
INFO:NgdBuild:649 - Removing redundant 'IBUF' symbol
   'processing_system7_0_PS_CLK_IBUF'.  All constraints associated with this
   symbol will be ignored.
INFO:NgdBuild:649 - Removing redundant 'IBUF' symbol
   'processing_system7_0_PS_SRSTB_IBUF'.  All constraints associated with this
   symbol will be ignored.

Annotating constraints to design from ucf file "system.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_interconnect_1/axi_interconnect_1\/si_converter_b
   ank\/gen_conv_slot[0].clock_conv_inst\/interconnect_aresetn_resync<2>_inv1_IN
   V_0 TNM = FFS:axi_interconnect_1_reset...>: No instances of type FFS were
   found under block
   "axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<2>_inv1_INV_0" (type=INV).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi4lite_0/axi4lite_0\/si_converter_bank\/gen_conv_sl
   ot[0].clock_conv_inst\/interconnect_aresetn_resync<2>_inv1_INV_0 TNM =
   FFS:axi4lite_0_reset_resync>: No instances of type FFS were found under block
   "axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<2>_inv1_INV_0" (type=INV).

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "processing_system7_0_PS_PORB_IBUF" LOC = B5>' could not be found and
   so the Locate constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "processing_system7_0_PS_CLK_IBUF" LOC = F7>' could not be found and so
   the Locate constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "processing_system7_0_PS_SRSTB_IBUF" LOC = C9>' could not be found and
   so the Locate constraint will be removed.

WARNING:ConstraintSystem:58 - Constraint <TIMEGRP axi4lite_0_reset_source = FFS
   PADS CPUS;>: CPUS "*" does not match any design objects.

WARNING:ConstraintSystem:58 - Constraint <TIMEGRP
   axi_interconnect_1_reset_source = FFS PADS CPUS;>: CPUS "*" does not match
   any design objects.

WARNING:ConstraintSystem:194 - The TNM 'axi_interconnect_1_reset_resync', does
   not directly or indirectly drive any flip-flops, latches and/or RAMs and is
   not actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'axi4lite_0_reset_resync', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

Done...

Processing BMM file "system.bmm" ...

WARNING::53 - File 'system.bmm' is empty or has no BMM content.


Checking expanded design ...
WARNING:NgdBuild:452 - logical net 'N154' has no driver
WARNING:NgdBuild:452 - logical net 'N155' has no driver
WARNING:NgdBuild:452 - logical net 'N156' has no driver
WARNING:NgdBuild:452 - logical net 'N157' has no driver
WARNING:NgdBuild:452 - logical net 'N158' has no driver
WARNING:NgdBuild:452 - logical net 'N159' has no driver
WARNING:NgdBuild:452 - logical net 'N160' has no driver
WARNING:NgdBuild:452 - logical net 'N161' has no driver
WARNING:NgdBuild:452 - logical net 'N162' has no driver
WARNING:NgdBuild:452 - logical net 'N163' has no driver
WARNING:NgdBuild:452 - logical net 'N164' has no driver
WARNING:NgdBuild:452 - logical net 'N165' has no driver
WARNING:NgdBuild:452 - logical net 'N166' has no driver
WARNING:NgdBuild:452 - logical net 'N167' has no driver
WARNING:NgdBuild:452 - logical net 'N168' has no driver
WARNING:NgdBuild:452 - logical net 'N169' has no driver
WARNING:NgdBuild:452 - logical net 'N170' has no driver
WARNING:NgdBuild:452 - logical net 'N171' has no driver
WARNING:NgdBuild:452 - logical net 'N172' has no driver
WARNING:NgdBuild:452 - logical net 'N173' has no driver
WARNING:NgdBuild:452 - logical net 'N174' has no driver
WARNING:NgdBuild:452 - logical net 'N175' has no driver
WARNING:NgdBuild:452 - logical net 'N176' has no driver
WARNING:NgdBuild:452 - logical net 'N177' has no driver
WARNING:NgdBuild:452 - logical net 'N178' has no driver
WARNING:NgdBuild:452 - logical net 'N179' has no driver
WARNING:NgdBuild:452 - logical net 'N180' has no driver
WARNING:NgdBuild:452 - logical net 'N181' has no driver
WARNING:NgdBuild:452 - logical net 'N182' has no driver
WARNING:NgdBuild:452 - logical net 'N183' has no driver
WARNING:NgdBuild:452 - logical net 'N184' has no driver
WARNING:NgdBuild:452 - logical net 'N185' has no driver
WARNING:NgdBuild:452 - logical net 'N186' has no driver
WARNING:NgdBuild:452 - logical net 'N187' has no driver
WARNING:NgdBuild:452 - logical net 'N188' has no driver
WARNING:NgdBuild:452 - logical net 'N189' has no driver
WARNING:NgdBuild:452 - logical net 'N190' has no driver
WARNING:NgdBuild:452 - logical net 'N191' has no driver
WARNING:NgdBuild:452 - logical net 'N192' has no driver
WARNING:NgdBuild:452 - logical net 'N193' has no driver
WARNING:NgdBuild:452 - logical net 'N194' has no driver
WARNING:NgdBuild:452 - logical net 'N195' has no driver
WARNING:NgdBuild:452 - logical net 'N196' has no driver
WARNING:NgdBuild:452 - logical net 'N197' has no driver
WARNING:NgdBuild:452 - logical net 'N198' has no driver
WARNING:NgdBuild:452 - logical net 'N199' has no driver
WARNING:NgdBuild:452 - logical net 'N200' has no driver
WARNING:NgdBuild:452 - logical net 'N201' has no driver
WARNING:NgdBuild:452 - logical net 'N202' has no driver
WARNING:NgdBuild:452 - logical net 'N203' has no driver
WARNING:NgdBuild:452 - logical net 'N204' has no driver
WARNING:NgdBuild:452 - logical net 'N205' has no driver
WARNING:NgdBuild:452 - logical net 'N206' has no driver
WARNING:NgdBuild:452 - logical net 'N207' has no driver
WARNING:NgdBuild:452 - logical net 'N208' has no driver
WARNING:NgdBuild:452 - logical net 'N209' has no driver
WARNING:NgdBuild:452 - logical net 'N210' has no driver
WARNING:NgdBuild:452 - logical net 'N211' has no driver
WARNING:NgdBuild:452 - logical net 'N212' has no driver
WARNING:NgdBuild:452 - logical net 'N213' has no driver
WARNING:NgdBuild:452 - logical net 'N214' has no driver
WARNING:NgdBuild:452 - logical net 'N215' has no driver
WARNING:NgdBuild:452 - logical net 'N216' has no driver
WARNING:NgdBuild:452 - logical net 'N217' has no driver
WARNING:NgdBuild:452 - logical net 'N218' has no driver
WARNING:NgdBuild:452 - logical net 'N219' has no driver
WARNING:NgdBuild:452 - logical net 'N220' has no driver
WARNING:NgdBuild:452 - logical net 'N221' has no driver
WARNING:NgdBuild:452 - logical net 'N222' has no driver
WARNING:NgdBuild:452 - logical net 'N223' has no driver
WARNING:NgdBuild:452 - logical net 'N224' has no driver
WARNING:NgdBuild:452 - logical net 'N225' has no driver
WARNING:NgdBuild:452 - logical net 'N226' has no driver
WARNING:NgdBuild:452 - logical net 'N227' has no driver
WARNING:NgdBuild:452 - logical net 'N228' has no driver
WARNING:NgdBuild:452 - logical net 'N229' has no driver
WARNING:NgdBuild:452 - logical net 'N230' has no driver
WARNING:NgdBuild:452 - logical net 'N231' has no driver
WARNING:NgdBuild:452 - logical net 'N232' has no driver
WARNING:NgdBuild:452 - logical net 'N233' has no driver
WARNING:NgdBuild:452 - logical net 'N234' has no driver
WARNING:NgdBuild:452 - logical net 'N235' has no driver
WARNING:NgdBuild:452 - logical net 'N236' has no driver
WARNING:NgdBuild:452 - logical net 'N237' has no driver
WARNING:NgdBuild:452 - logical net 'N238' has no driver
WARNING:NgdBuild:452 - logical net 'N239' has no driver
WARNING:NgdBuild:452 - logical net 'N240' has no driver
WARNING:NgdBuild:452 - logical net 'N241' has no driver
WARNING:NgdBuild:452 - logical net 'N242' has no driver
WARNING:NgdBuild:452 - logical net 'N243' has no driver
WARNING:NgdBuild:452 - logical net 'N244' has no driver
WARNING:NgdBuild:452 - logical net 'N245' has no driver
WARNING:NgdBuild:452 - logical net 'N246' has no driver
WARNING:NgdBuild:452 - logical net 'N247' has no driver
WARNING:NgdBuild:452 - logical net 'N248' has no driver
WARNING:NgdBuild:452 - logical net 'N249' has no driver
WARNING:NgdBuild:452 - logical net 'N250' has no driver
WARNING:NgdBuild:452 - logical net 'N251' has no driver
WARNING:NgdBuild:452 - logical net 'N252' has no driver
WARNING:NgdBuild:452 - logical net 'N253' has no driver
WARNING:NgdBuild:452 - logical net 'N254' has no driver
WARNING:NgdBuild:452 - logical net 'N255' has no driver
WARNING:NgdBuild:452 - logical net 'N256' has no driver
WARNING:NgdBuild:452 - logical net 'N257' has no driver
WARNING:NgdBuild:452 - logical net 'N258' has no driver
WARNING:NgdBuild:452 - logical net 'N259' has no driver
WARNING:NgdBuild:452 - logical net 'N260' has no driver
WARNING:NgdBuild:452 - logical net 'N261' has no driver
WARNING:NgdBuild:452 - logical net 'N262' has no driver
WARNING:NgdBuild:452 - logical net 'N263' has no driver
WARNING:NgdBuild:452 - logical net 'N264' has no driver
WARNING:NgdBuild:452 - logical net 'N265' has no driver
WARNING:NgdBuild:452 - logical net 'N266' has no driver
WARNING:NgdBuild:452 - logical net 'N267' has no driver
WARNING:NgdBuild:452 - logical net 'N268' has no driver
WARNING:NgdBuild:452 - logical net 'N269' has no driver
WARNING:NgdBuild:452 - logical net 'N270' has no driver
WARNING:NgdBuild:452 - logical net 'N271' has no driver
WARNING:NgdBuild:452 - logical net 'N272' has no driver
WARNING:NgdBuild:452 - logical net 'N273' has no driver
WARNING:NgdBuild:452 - logical net 'N274' has no driver
WARNING:NgdBuild:452 - logical net 'N275' has no driver
WARNING:NgdBuild:452 - logical net 'N276' has no driver
WARNING:NgdBuild:452 - logical net 'N277' has no driver
WARNING:NgdBuild:452 - logical net 'N278' has no driver
WARNING:NgdBuild:452 - logical net 'N279' has no driver
WARNING:NgdBuild:483 - Attribute "INIT" on
   "axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_PNTR_MN
   GR/ch2_sg_idle" is on the wrong type of object.  Please see the Constraints
   Guide for more information on this attribute.

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings: 136

Writing NGD file "system.ngd" ...
Total REAL time to NGDBUILD completion:  28 sec
Total CPU time to NGDBUILD completion:   25 sec

Writing NGDBUILD log file "system.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o system_map.ncd -w -pr b -ol high -timing -detail system.ngd system.pcf 
#----------------------------------------------#
Release 14.7 - Map P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.7/ISE_DS/EDK/data/Xdh_PrimTypeLib.xda> with local file
<C:/Xilinx/14.7/ISE_DS/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "7z020clg484-1".
vvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvv
INFO:Security:51 - The XILINXD_LICENSE_FILE environment variable is not set.
INFO:Security:52 - The LM_LICENSE_FILE environment variable is set to
'1717@io.ece.iastate.edu;27008@io.ece.iastate.edu;
27006@io.ece.iastate.edu;27003@io.ece.iastate.edu'.
INFO:Security:54 - 'xc7z020' is a WebPack part.
WARNING:Security:43 - No license file was found in the standard Xilinx license
directory.
WARNING:Security:44 - Since no license file was found,
       please run the Xilinx License Configuration Manager
       (xlcm or "Manage Xilinx Licenses")
       to assist in obtaining a license.
WARNING:Security:42 - Your software subscription period has lapsed. Your current
version of Xilinx tools will continue to function, but you no longer qualify for
Xilinx software updates or new releases.
----------------------------------------------------------------------
WARNING:LIT:701 - PAD symbol "processing_system7_0_PS_SRSTB" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_PS_SRSTB" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_PS_CLK" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_PS_CLK" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_PS_PORB" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_PS_PORB" is not constrained
   (LOC) to a specific location.
Mapping design into LUTs...
Writing file system_map.ngm...
Running directed packing...
Running delay-based LUT packing...
Updating timing models...
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
Running timing-driven placement...
Total REAL time at the beginning of Placer: 31 secs 
Total CPU  time at the beginning of Placer: 26 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:cbc28ba7) REAL time: 34 secs 

Phase 2.7  Design Feasibility Check
Phase 2.7  Design Feasibility Check (Checksum:cbc28ba7) REAL time: 34 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:cbc28ba7) REAL time: 34 secs 

Phase 4.2  Initial Placement for Architecture Specific Features

Phase 4.2  Initial Placement for Architecture Specific Features
(Checksum:7fa8a7f7) REAL time: 41 secs 

Phase 5.30  Global Clock Region Assignment
Phase 5.30  Global Clock Region Assignment (Checksum:7fa8a7f7) REAL time: 41 secs 

Phase 6.3  Local Placement Optimization
Phase 6.3  Local Placement Optimization (Checksum:7fa8a7f7) REAL time: 41 secs 

Phase 7.5  Local Placement Optimization
Phase 7.5  Local Placement Optimization (Checksum:7fa8a7f7) REAL time: 41 secs 

Phase 8.8  Global Placement
........................................
.....
....................................................................
.................................................................................................................................................
............................................................................................................................................................................................
Phase 8.8  Global Placement (Checksum:bd9e49f0) REAL time: 2 mins 16 secs 

Phase 9.5  Local Placement Optimization
Phase 9.5  Local Placement Optimization (Checksum:bd9e49f0) REAL time: 2 mins 16 secs 

Phase 10.18  Placement Optimization
Phase 10.18  Placement Optimization (Checksum:8d95806a) REAL time: 2 mins 27 secs 

Phase 11.5  Local Placement Optimization
Phase 11.5  Local Placement Optimization (Checksum:8d95806a) REAL time: 2 mins 27 secs 

Phase 12.34  Placement Validation
Phase 12.34  Placement Validation (Checksum:8d95806a) REAL time: 2 mins 27 secs 

Total REAL time to Placer completion: 2 mins 27 secs 
Total CPU  time to Placer completion: 2 mins 21 secs 
Running post-placement packing...
Writing output files...

Design Summary:
Number of errors:      0
Number of warnings:   50
Slice Logic Utilization:
  Number of Slice Registers:                 5,228 out of 106,400    4
    Number used as Flip Flops:               5,196
    Number used as Latches:                      0
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:               32
  Number of Slice LUTs:                      4,865 out of  53,200    9
    Number used as logic:                    4,011 out of  53,200    7
      Number using O6 output only:           2,808
      Number using O5 output only:              65
      Number using O5 and O6:                1,138
      Number used as ROM:                        0
    Number used as Memory:                     777 out of  17,400    4
      Number used as Dual Port RAM:            142
        Number using O6 output only:             6
        Number using O5 output only:            12
        Number using O5 and O6:                124
      Number used as Single Port RAM:            0
      Number used as Shift Register:           635
        Number using O6 output only:           635
        Number using O5 output only:             0
        Number using O5 and O6:                  0
    Number used exclusively as route-thrus:     77
      Number with same-slice register load:     49
      Number with same-slice carry load:        22
      Number with other load:                    6

Slice Logic Distribution:
  Number of occupied Slices:                 2,543 out of  13,300   19
  Number of LUT Flip Flop pairs used:        6,462
    Number with an unused Flip Flop:         1,787 out of   6,462   27
    Number with an unused LUT:               1,597 out of   6,462   24
    Number of fully used LUT-FF pairs:       3,078 out of   6,462   47
    Number of unique control sets:             342
    Number of slice register sites lost
      to control set restrictions:           1,471 out of 106,400    1

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.
  OVERMAPPING of BRAM resources should be ignored if the design is
  over-mapped for a non-BRAM resource or if placement fails.

IO Utilization:
  Number of bonded IOBs:                        21 out of     200   10
    Number of LOCed IOBs:                       21 out of      21  100
  Number of bonded IOPAD:                      130 out of     130  100
    IOB Flip Flops:                              5

Specific Feature Utilization:
  Number of RAMB36E1/FIFO36E1s:                  4 out of     140    2
    Number using RAMB36E1 only:                  4
    Number using FIFO36E1 only:                  0
  Number of RAMB18E1/FIFO18E1s:                  1 out of     280    1
    Number using RAMB18E1 only:                  1
    Number using FIFO18E1 only:                  0
  Number of BUFG/BUFGCTRLs:                      1 out of      32    3
    Number used as BUFGs:                        1
    Number used as BUFGCTRLs:                    0
  Number of IDELAYE2/IDELAYE2_FINEDELAYs:        0 out of     200    0
  Number of ILOGICE2/ILOGICE3/ISERDESE2s:        0 out of     200    0
  Number of ODELAYE2/ODELAYE2_FINEDELAYs:        0
  Number of OLOGICE2/OLOGICE3/OSERDESE2s:        5 out of     200    2
    Number used as OLOGICE2s:                    5
    Number used as OLOGICE3s:                    0
    Number used as OSERDESE2s:                   0
  Number of PHASER_IN/PHASER_IN_PHYs:            0 out of      16    0
  Number of PHASER_OUT/PHASER_OUT_PHYs:          0 out of      16    0
  Number of BSCANs:                              0 out of       4    0
  Number of BUFHCEs:                             0 out of      72    0
  Number of BUFRs:                               0 out of      16    0
  Number of CAPTUREs:                            0 out of       1    0
  Number of DNA_PORTs:                           0 out of       1    0
  Number of DSP48E1s:                            0 out of     220    0
  Number of EFUSE_USRs:                          0 out of       1    0
  Number of FRAME_ECCs:                          0 out of       1    0
  Number of ICAPs:                               0 out of       2    0
  Number of IDELAYCTRLs:                         0 out of       4    0
  Number of IN_FIFOs:                            0 out of      16    0
  Number of MMCME2_ADVs:                         0 out of       4    0
  Number of OUT_FIFOs:                           0 out of      16    0
  Number of PHASER_REFs:                         0 out of       4    0
  Number of PHY_CONTROLs:                        0 out of       4    0
  Number of PLLE2_ADVs:                          0 out of       4    0
  Number of PS7s:                                1 out of       1  100
  Number of STARTUPs:                            0 out of       1    0
  Number of XADCs:                               0 out of       1    0

Average Fanout of Non-Clock Nets:                3.79

Peak Memory Usage:  994 MB
Total REAL time to MAP completion:  2 mins 33 secs 
Total CPU time to MAP completion:   2 mins 26 secs 

Mapping completed.
See MAP report file "system_map.mrp" for details.



#----------------------------------------------#
# Starting program par
# par -w -ol high system_map.ncd system.ncd system.pcf 
#----------------------------------------------#
Release 14.7 - par P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <C:/Xilinx/14.7/ISE_DS/EDK/data/parBmgr.acd> with local file
<C:/Xilinx/14.7/ISE_DS/ISE/data/parBmgr.acd>



Constraints file: system.pcf.
Loading device for application Rf_Device from file '7z020.nph' in environment
C:\Xilinx\14.7\ISE_DS\ISE\;C:\Xilinx\14.7\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc7z020, package clg484, speed -1
vvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvv
INFO:Security:51 - The XILINXD_LICENSE_FILE environment variable is not set.
INFO:Security:52 - The LM_LICENSE_FILE environment variable is set to '1717@io.ece.iastate.edu;27008@io.ece.iastate.edu;
27006@io.ece.iastate.edu;27003@io.ece.iastate.edu'.
INFO:Security:54 - 'xc7z020' is a WebPack part.
WARNING:Security:43 - No license file was found in the standard Xilinx license directory.
WARNING:Security:44 - Since no license file was found,
       please run the Xilinx License Configuration Manager
       (xlcm or "Manage Xilinx Licenses")
       to assist in obtaining a license.
WARNING:Security:42 - Your software subscription period has lapsed. Your current version of Xilinx tools will continue
to function, but you no longer qualify for Xilinx software updates or new releases.

----------------------------------------------------------------------

Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000 Celsius)
Initializing voltage to 0.950 Volts. (default - Range: 0.950 to 1.050 Volts)


Device speed data version:  "PRODUCTION 1.08 2013-10-13".



Device Utilization Summary:

   Number of BUFGs                           1 out of 32      3
   Number of External IOB33s                21 out of 200    10
      Number of LOCed IOB33s                21 out of 21    100

   Number of External IOPADs               130 out of 130   100
      Number of LOCed IOPADs               127 out of 130    97

   Number of OLOGICE2s                       5 out of 200     2
   Number of PS7s                            1 out of 1     100
   Number of RAMB18E1s                       1 out of 280     1
   Number of RAMB36E1s                       4 out of 140     2
   Number of Slices                       2543 out of 13300  19
   Number of Slice Registers              5228 out of 106400  4
      Number used as Flip Flops           5228
      Number used as Latches                 0
      Number used as LatchThrus              0

   Number of Slice LUTS                   4865 out of 53200   9
   Number of Slice LUT-Flip Flop pairs    6319 out of 53200  11


Overall effort level (-ol):   High 
Router effort level (-rl):    High 

INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more information, see the TSI report.  Please consult the Xilinx
   Command Line Tools User Guide for information on generating a TSI report.
Starting initial Timing Analysis.  REAL time: 14 secs 
Finished initial Timing Analysis.  REAL time: 15 secs 

WARNING:Par:288 - The signal
   axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRIT
   E.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mra
   m_RAM_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRIT
   E.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM
   _RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/data_concat_55 has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal
   axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_S2MM.I_CH2_FTCH_FIFO_NEW/V6_S6_AND_LATER.I_SYNC
   _FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM13_RAMD_D1_O has no load.  PAR will not attempt
   to route this signal.
WARNING:Par:288 - The signal
   axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.I_CH1_FTCH_FIFO_NEW/V6_S6_AND_LATER.I_SYNC
   _FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM13_RAMD_D1_O has no load.  PAR will not attempt
   to route this signal.
WARNING:Par:288 - The signal
   axi_dma_0/axi_dma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/S6.I_SYNC_FIFOGEN_F
   IFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_S2MM.I_CH2_FTCH_FIFO_NEW/V6_S6_AND_LATER.I_SYNC
   _FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM4_RAMD_D1_O has no load.  PAR will not attempt
   to route this signal.
WARNING:Par:288 - The signal axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/data_concat_57 has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal
   axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_S2MM.I_CH2_FTCH_FIFO_NEW/V6_S6_AND_LATER.I_SYNC
   _FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM5_RAMD_D1_O has no load.  PAR will not attempt
   to route this signal.
WARNING:Par:288 - The signal
   axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.I_CH1_FTCH_FIFO_NEW/V6_S6_AND_LATER.I_SYNC
   _FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM4_RAMD_D1_O has no load.  PAR will not attempt
   to route this signal.
WARNING:Par:288 - The signal
   axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_S2MM.I_CH2_FTCH_FIFO_NEW/V6_S6_AND_LATER.I_SYNC
   _FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM14_RAMD_D1_O has no load.  PAR will not attempt
   to route this signal.
WARNING:Par:288 - The signal
   axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.I_CH1_FTCH_FIFO_NEW/V6_S6_AND_LATER.I_SYNC
   _FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM14_RAMD_D1_O has no load.  PAR will not attempt
   to route this signal.
WARNING:Par:288 - The signal axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/data_concat_61 has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/data_concat_63 has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal
   axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_S2MM.I_CH2_FTCH_FIFO_NEW/V6_S6_AND_LATER.I_SYNC
   _FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM11_RAMA_D1_DPO has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal
   axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_S2MM.I_CH2_FTCH_FIFO_NEW/V6_S6_AND_LATER.I_SYNC
   _FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM11_RAMB_D1_DPO has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal
   axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_S2MM.I_CH2_FTCH_FIFO_NEW/V6_S6_AND_LATER.I_SYNC
   _FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM11_RAMD_D1_O has no load.  PAR will not attempt
   to route this signal.
WARNING:Par:288 - The signal
   axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.I_CH1_FTCH_FIFO_NEW/V6_S6_AND_LATER.I_SYNC
   _FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM12_RAMD_D1_O has no load.  PAR will not attempt
   to route this signal.
WARNING:Par:288 - The signal
   axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_S2MM.I_CH2_FTCH_FIFO_NEW/V6_S6_AND_LATER.I_SYNC
   _FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM12_RAMD_D1_O has no load.  PAR will not attempt
   to route this signal.
WARNING:Par:288 - The signal
   axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.I_CH1_FTCH_FIFO_NEW/V6_S6_AND_LATER.I_SYNC
   _FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM11_RAMA_D1_DPO has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal
   axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.I_CH1_FTCH_FIFO_NEW/V6_S6_AND_LATER.I_SYNC
   _FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM11_RAMB_D1_DPO has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal
   axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.I_CH1_FTCH_FIFO_NEW/V6_S6_AND_LATER.I_SYNC
   _FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM11_RAMD_D1_O has no load.  PAR will not attempt
   to route this signal.
WARNING:Par:288 - The signal
   axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_S2MM.I_CH2_FTCH_FIFO_NEW/V6_S6_AND_LATER.I_SYNC
   _FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM15_RAMD_D1_O has no load.  PAR will not attempt
   to route this signal.
WARNING:Par:288 - The signal
   axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_S2MM.I_CH2_FTCH_FIFO_NEW/V6_S6_AND_LATER.I_SYNC
   _FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3_RAMD_D1_O has no load.  PAR will not attempt
   to route this signal.
WARNING:Par:288 - The signal
   axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_S2MM.I_CH2_FTCH_FIFO_NEW/V6_S6_AND_LATER.I_SYNC
   _FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM10_RAMB_D1_DPO has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal
   axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_S2MM.I_CH2_FTCH_FIFO_NEW/V6_S6_AND_LATER.I_SYNC
   _FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM10_RAMC_D1_DPO has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal
   axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_S2MM.I_CH2_FTCH_FIFO_NEW/V6_S6_AND_LATER.I_SYNC
   _FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM10_RAMD_D1_O has no load.  PAR will not attempt
   to route this signal.
WARNING:Par:288 - The signal
   axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.I_CH1_FTCH_FIFO_NEW/V6_S6_AND_LATER.I_SYNC
   _FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM15_RAMD_D1_O has no load.  PAR will not attempt
   to route this signal.
WARNING:Par:288 - The signal
   axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_S2MM.I_CH2_FTCH_FIFO_NEW/V6_S6_AND_LATER.I_SYNC
   _FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMD_D1_O has no load.  PAR will not attempt
   to route this signal.
WARNING:Par:288 - The signal
   axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.I_CH1_FTCH_FIFO_NEW/V6_S6_AND_LATER.I_SYNC
   _FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM10_RAMB_D1_DPO has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal
   axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.I_CH1_FTCH_FIFO_NEW/V6_S6_AND_LATER.I_SYNC
   _FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM10_RAMD_D1_O has no load.  PAR will not attempt
   to route this signal.
WARNING:Par:288 - The signal
   axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.I_CH1_FTCH_FIFO_NEW/V6_S6_AND_LATER.I_SYNC
   _FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3_RAMD_D1_O has no load.  PAR will not attempt
   to route this signal.
WARNING:Par:288 - The signal
   axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.I_CH1_FTCH_FIFO_NEW/V6_S6_AND_LATER.I_SYNC
   _FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM5_RAMD_D1_O has no load.  PAR will not attempt
   to route this signal.
WARNING:Par:288 - The signal
   axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_S2MM.I_CH2_FTCH_FIFO_NEW/V6_S6_AND_LATER.I_SYNC
   _FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMD_D1_O has no load.  PAR will not attempt
   to route this signal.
WARNING:Par:288 - The signal
   axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_S2MM.I_CH2_FTCH_FIFO_NEW/V6_S6_AND_LATER.I_SYNC
   _FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM6_RAMD_D1_O has no load.  PAR will not attempt
   to route this signal.
WARNING:Par:288 - The signal
   axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.I_CH1_FTCH_FIFO_NEW/V6_S6_AND_LATER.I_SYNC
   _FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM6_RAMD_D1_O has no load.  PAR will not attempt
   to route this signal.
WARNING:Par:288 - The signal
   axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_S2MM.I_CH2_FTCH_FIFO_NEW/V6_S6_AND_LATER.I_SYNC
   _FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM9_RAMD_D1_O has no load.  PAR will not attempt
   to route this signal.
WARNING:Par:288 - The signal
   axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.I_CH1_FTCH_FIFO_NEW/V6_S6_AND_LATER.I_SYNC
   _FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMD_D1_O has no load.  PAR will not attempt
   to route this signal.
WARNING:Par:288 - The signal
   axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.I_CH1_FTCH_FIFO_NEW/V6_S6_AND_LATER.I_SYNC
   _FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMD_D1_O has no load.  PAR will not attempt
   to route this signal.
WARNING:Par:288 - The signal
   axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.I_CH1_FTCH_FIFO_NEW/V6_S6_AND_LATER.I_SYNC
   _FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM9_RAMD_D1_O has no load.  PAR will not attempt
   to route this signal.
WARNING:Par:288 - The signal
   axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_S2MM.I_CH2_FTCH_FIFO_NEW/V6_S6_AND_LATER.I_SYNC
   _FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM7_RAMD_D1_O has no load.  PAR will not attempt
   to route this signal.
WARNING:Par:288 - The signal
   axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_S2MM.I_CH2_FTCH_FIFO_NEW/V6_S6_AND_LATER.I_SYNC
   _FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM8_RAMD_D1_O has no load.  PAR will not attempt
   to route this signal.
WARNING:Par:288 - The signal
   axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.I_CH1_FTCH_FIFO_NEW/V6_S6_AND_LATER.I_SYNC
   _FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM7_RAMD_D1_O has no load.  PAR will not attempt
   to route this signal.
WARNING:Par:288 - The signal
   axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.I_CH1_FTCH_FIFO_NEW/V6_S6_AND_LATER.I_SYNC
   _FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM8_RAMD_D1_O has no load.  PAR will not attempt
   to route this signal.
Starting Router


Phase  1  : 34495 unrouted;      REAL time: 20 secs 

Phase  2  : 26765 unrouted;      REAL time: 21 secs 

Phase  3  : 8519 unrouted;      REAL time: 30 secs 

Phase  4  : 8521 unrouted; (Setup:0, Hold:45912, Component Switching Limit:0)     REAL time: 33 secs 

Updating file: system.ncd with current fully routed design.

Phase  5  : 0 unrouted; (Setup:0, Hold:37374, Component Switching Limit:0)     REAL time: 41 secs 

Phase  6  : 0 unrouted; (Setup:0, Hold:37374, Component Switching Limit:0)     REAL time: 41 secs 

Phase  7  : 0 unrouted; (Setup:0, Hold:37374, Component Switching Limit:0)     REAL time: 41 secs 

Phase  8  : 0 unrouted; (Setup:0, Hold:37374, Component Switching Limit:0)     REAL time: 41 secs 

Phase  9  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 43 secs 
Total REAL time to Router completion: 43 secs 
Total CPU time to Router completion: 39 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|processing_system7_0 |              |      |      |            |             |
|          _FCLK_CLK0 |BUFGCTRL_X0Y31| No   | 2088 |  0.436     |  2.055      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

* The fanout is the number of component pins not the individual BEL loads,
for example SLICE loads not FF loads.

Timing Score: 0 (Setup: 0, Hold: 0, Component Switching Limit: 0)

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
  TS_clk_fpga_0 = PERIOD TIMEGRP "clk_fpga_ | SETUP       |     0.068ns|     9.932ns|       0|           0
  0" 100 MHz HIGH 50| HOLD        |     0.001ns|            |       0|           0
----------------------------------------------------------------------------------------------------------
  PATH "TS_axi_interconnect_1_reset_resync_ | SETUP       |         N/A|     1.081ns|     N/A|           0
  path" TIG                                 |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_axi4lite_0_reset_resync_path" TI | SETUP       |         N/A|     1.118ns|     N/A|           0
  G                                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------


All constraints were met.
INFO:Timing:2761 - N/A entries in the Constraints List may indicate that the 
   constraint is not analyzed due to the following: No paths covered by this 
   constraint; Other constraints intersect with this constraint; or This 
   constraint was disabled by a Path Tracing Control. Please run the Timespec 
   Interaction Report (TSI) via command line (trce tsi) or Timing Analyzer GUI.


Generating Pad Report.

All signals are completely routed.

WARNING:Par:283 - There are 44 loadless signals in this design. This design will cause Bitgen to issue DRC warnings.

Total REAL time to PAR completion: 57 secs 
Total CPU time to PAR completion: 41 secs 

Peak Memory Usage:  891 MB

Placer: Placement generated during map.
Routing: Completed - No errors found.
Timing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 46
Number of info messages: 1

Writing design to file system.ncd



PAR done!



#----------------------------------------------#
# Starting program post_par_trce
# trce -e 3 -xml system.twx system.ncd system.pcf 
#----------------------------------------------#
Release 14.7 - Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.


PMSPEC -- Overriding Xilinx file <C:/Xilinx/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <C:/Xilinx/14.7/ISE_DS/ISE/zynq/data/zynq.acd>
Loading device for application Rf_Device from file '7z020.nph' in environment
C:\Xilinx\14.7\ISE_DS\ISE\;C:\Xilinx\14.7\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc7z020, package clg484, speed -1
INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more
   information, see the TSI report.  Please consult the Xilinx Command Line
   Tools User Guide for information on generating a TSI report.
--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -e 3 -xml system.twx
system.ncd system.pcf


Design file:              system.ncd
Physical constraint file: system.pcf
Device,speed:             xc7z020,-1 (PRODUCTION 1.08 2013-10-13)
Report level:             error report
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in
   the unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of
   this model, and for more information on accounting for different loading conditions, please see the device datasheet.


Timing summary:
---------------

Timing errors: 0  Score: 0 (Setup/Max: 0, Hold: 0)

Constraints cover 187108 paths, 0 nets, and 28698 connections

Design statistics:
   Minimum period:   9.932ns (Maximum frequency: 100.685MHz)


Analysis completed Tue May 02 12:59:18 2017
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Number of info messages: 4
Total time: 17 secs 


xflow done!
touch __xps/system_routed
xilperl C:/Xilinx/14.7/ISE_DS/EDK/data/fpga_impl/observe_par.pl -error yes implementation/system.par
Analyzing implementation/system.par
"*********************************************"
"Running Bitgen.."
"*********************************************"
cd implementation & bitgen -w -f bitgen.ut system & cd ..
Release 14.7 - Bitgen P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <C:/Xilinx/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <C:/Xilinx/14.7/ISE_DS/ISE/zynq/data/zynq.acd>
Loading device for application Rf_Device from file '7z020.nph' in environment
C:\Xilinx\14.7\ISE_DS\ISE\;C:\Xilinx\14.7\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc7z020, package clg484, speed -1
Opened constraints file system.pcf.

Tue May 02 12:59:31 2017

Running DRC.
WARNING:PhysDesignRules:367 - The signal
   <axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slo
   t[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_ins
   t/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfif
   o.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMD_D1_O> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slo
   t[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_ins
   t/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/
   grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/data_concat_5
   5> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTC
   H_QUEUE_I/GEN_S2MM.I_CH2_FTCH_FIFO_NEW/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xs
   t_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM13_
   RAMD_D1_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTC
   H_QUEUE_I/GEN_MM2S.I_CH1_FTCH_FIFO_NEW/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xs
   t_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM13_
   RAMD_D1_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <axi_dma_0/axi_dma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_
   ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/S6.I_SYNC_FIFOGEN_FIFO/V6_S6_AND_LA
   TER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_f
   ifo.mem/gdm.dm/Mram_RAM1_RAMD_D1_O> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTC
   H_QUEUE_I/GEN_S2MM.I_CH2_FTCH_FIFO_NEW/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xs
   t_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM4_R
   AMD_D1_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/data_concat_5
   7> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTC
   H_QUEUE_I/GEN_S2MM.I_CH2_FTCH_FIFO_NEW/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xs
   t_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM5_R
   AMD_D1_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTC
   H_QUEUE_I/GEN_MM2S.I_CH1_FTCH_FIFO_NEW/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xs
   t_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM4_R
   AMD_D1_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTC
   H_QUEUE_I/GEN_S2MM.I_CH2_FTCH_FIFO_NEW/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xs
   t_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM14_
   RAMD_D1_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTC
   H_QUEUE_I/GEN_MM2S.I_CH1_FTCH_FIFO_NEW/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xs
   t_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM14_
   RAMD_D1_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/data_concat_6
   1> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/data_concat_6
   3> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTC
   H_QUEUE_I/GEN_S2MM.I_CH2_FTCH_FIFO_NEW/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xs
   t_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM11_
   RAMA_D1_DPO> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTC
   H_QUEUE_I/GEN_S2MM.I_CH2_FTCH_FIFO_NEW/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xs
   t_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM11_
   RAMB_D1_DPO> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTC
   H_QUEUE_I/GEN_S2MM.I_CH2_FTCH_FIFO_NEW/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xs
   t_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM11_
   RAMD_D1_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTC
   H_QUEUE_I/GEN_MM2S.I_CH1_FTCH_FIFO_NEW/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xs
   t_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM12_
   RAMD_D1_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTC
   H_QUEUE_I/GEN_S2MM.I_CH2_FTCH_FIFO_NEW/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xs
   t_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM12_
   RAMD_D1_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTC
   H_QUEUE_I/GEN_MM2S.I_CH1_FTCH_FIFO_NEW/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xs
   t_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM11_
   RAMA_D1_DPO> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTC
   H_QUEUE_I/GEN_MM2S.I_CH1_FTCH_FIFO_NEW/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xs
   t_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM11_
   RAMB_D1_DPO> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTC
   H_QUEUE_I/GEN_MM2S.I_CH1_FTCH_FIFO_NEW/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xs
   t_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM11_
   RAMD_D1_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTC
   H_QUEUE_I/GEN_S2MM.I_CH2_FTCH_FIFO_NEW/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xs
   t_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM15_
   RAMD_D1_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTC
   H_QUEUE_I/GEN_S2MM.I_CH2_FTCH_FIFO_NEW/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xs
   t_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3_R
   AMD_D1_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTC
   H_QUEUE_I/GEN_S2MM.I_CH2_FTCH_FIFO_NEW/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xs
   t_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM10_
   RAMB_D1_DPO> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTC
   H_QUEUE_I/GEN_S2MM.I_CH2_FTCH_FIFO_NEW/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xs
   t_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM10_
   RAMC_D1_DPO> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTC
   H_QUEUE_I/GEN_S2MM.I_CH2_FTCH_FIFO_NEW/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xs
   t_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM10_
   RAMD_D1_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTC
   H_QUEUE_I/GEN_MM2S.I_CH1_FTCH_FIFO_NEW/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xs
   t_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM15_
   RAMD_D1_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTC
   H_QUEUE_I/GEN_S2MM.I_CH2_FTCH_FIFO_NEW/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xs
   t_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_R
   AMD_D1_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTC
   H_QUEUE_I/GEN_MM2S.I_CH1_FTCH_FIFO_NEW/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xs
   t_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM10_
   RAMB_D1_DPO> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTC
   H_QUEUE_I/GEN_MM2S.I_CH1_FTCH_FIFO_NEW/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xs
   t_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM10_
   RAMD_D1_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTC
   H_QUEUE_I/GEN_MM2S.I_CH1_FTCH_FIFO_NEW/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xs
   t_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3_R
   AMD_D1_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTC
   H_QUEUE_I/GEN_MM2S.I_CH1_FTCH_FIFO_NEW/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xs
   t_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM5_R
   AMD_D1_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTC
   H_QUEUE_I/GEN_S2MM.I_CH2_FTCH_FIFO_NEW/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xs
   t_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_R
   AMD_D1_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTC
   H_QUEUE_I/GEN_S2MM.I_CH2_FTCH_FIFO_NEW/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xs
   t_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM6_R
   AMD_D1_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTC
   H_QUEUE_I/GEN_MM2S.I_CH1_FTCH_FIFO_NEW/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xs
   t_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM6_R
   AMD_D1_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTC
   H_QUEUE_I/GEN_S2MM.I_CH2_FTCH_FIFO_NEW/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xs
   t_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM9_R
   AMD_D1_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTC
   H_QUEUE_I/GEN_MM2S.I_CH1_FTCH_FIFO_NEW/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xs
   t_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_R
   AMD_D1_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTC
   H_QUEUE_I/GEN_MM2S.I_CH1_FTCH_FIFO_NEW/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xs
   t_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_R
   AMD_D1_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTC
   H_QUEUE_I/GEN_MM2S.I_CH1_FTCH_FIFO_NEW/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xs
   t_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM9_R
   AMD_D1_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTC
   H_QUEUE_I/GEN_S2MM.I_CH2_FTCH_FIFO_NEW/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xs
   t_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM7_R
   AMD_D1_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTC
   H_QUEUE_I/GEN_S2MM.I_CH2_FTCH_FIFO_NEW/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xs
   t_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM8_R
   AMD_D1_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTC
   H_QUEUE_I/GEN_MM2S.I_CH1_FTCH_FIFO_NEW/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xs
   t_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM7_R
   AMD_D1_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTC
   H_QUEUE_I/GEN_MM2S.I_CH1_FTCH_FIFO_NEW/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xs
   t_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM8_R
   AMD_D1_O> is incomplete. The signal does not drive any load pins in the
   design.
DRC detected 0 errors and 44 warnings.  Please see the previously displayed
individual error or warning messages for more details.
INFO:Security:51 - The XILINXD_LICENSE_FILE environment variable is not set.
INFO:Security:52 - The LM_LICENSE_FILE environment variable is set to
'1717@io.ece.iastate.edu;27008@io.ece.iastate.edu;
27006@io.ece.iastate.edu;27003@io.ece.iastate.edu'.
INFO:Security:54 - 'xc7z020' is a WebPack part.
WARNING:Security:43 - No license file was found in the standard Xilinx license
directory.
WARNING:Security:44 - Since no license file was found,
       please run the Xilinx License Configuration Manager
       (xlcm or "Manage Xilinx Licenses")
       to assist in obtaining a license.
WARNING:Security:42 - Your software subscription period has lapsed. Your current
version of Xilinx tools will continue to function, but you no longer qualify for
Xilinx software updates or new releases.

Creating bit map...
Saving bit stream in "system.bit".
Bitstream generation is complete.
Done!

********************************************************************************
At Local date and time: Tue May 02 13:00:05 2017
 xsdk.exe -hwspec \\my.files.iastate.edu\users\mdavies\Cpre488\conware\xps\system\SDK\SDK_Export\hw\system.xml started...
Xilinx Software Development Kit
Xilinx EDK 14.7 Build EDK_P.20131013
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
Done!
Overriding Xilinx file <TextEditor.cfg> with local file <C:/Xilinx/14.7/ISE_DS/EDK/data/TextEditor.cfg>
The project's MHS file has changed on disk.

********************************************************************************
At Local date and time: Tue May 02 13:22:11 2017
 make -f system.make exporttosdk started...
IF NOT EXIST "SDK\SDK_Export\hw" @mkdir "SDK\SDK_Export\hw"
pscgen -mhs system.mhs -expdir SDK\SDK_Export\hw
Generating ps7_init code for Si version 1.... 
Generating ps7_init code for Si version 2.... 
Generating ps7_init code for Si version 3.... 
psf2Edward -inp system.xmp -flat_zynq -dont_run_checkhwsys -dont_add_loginfo -make_inst_lower -edwver 1.2 -xml SDK\SDK_Export\hw/system.xml 
Qt: Untested Windows version 6.2 detected!
Release 14.7 - psf2Edward EDK_P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
WARNING:EDK:2486 - The bitwidth 52 of new value 0xc00000000fe81 is greater than
   32
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: C_INTERCONNECT_M_AXI_BASE_ID -
   Failure in evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\EDK\data\coremodel\axi\data\tools_axi_v1_01_a.txt line
   19 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY:
   C_INTERCONNECT_M_AXI_IS_ACLK_ASYNC - Failure in evaluting ISVALID expresion
   "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\EDK\data\coremodel\axi\data\tools_axi_v1_01_a.txt line
   20 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: C_INTERCONNECT_M_AXI_ACLK_RATIO
   - Failure in evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\EDK\data\coremodel\axi\data\tools_axi_v1_01_a.txt line
   21 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY:
   C_INTERCONNECT_M_AXI_ARB_PRIORITY - Failure in evaluting ISVALID expresion
   "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\EDK\data\coremodel\axi\data\tools_axi_v1_01_a.txt line
   22 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: C_INTERCONNECT_M_AXI_AW_REGISTER
   - Failure in evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\EDK\data\coremodel\axi\data\tools_axi_v1_01_a.txt line
   23 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: C_INTERCONNECT_M_AXI_AR_REGISTER
   - Failure in evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\EDK\data\coremodel\axi\data\tools_axi_v1_01_a.txt line
   24 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: C_INTERCONNECT_M_AXI_W_REGISTER
   - Failure in evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\EDK\data\coremodel\axi\data\tools_axi_v1_01_a.txt line
   25 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: C_INTERCONNECT_M_AXI_R_REGISTER
   - Failure in evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\EDK\data\coremodel\axi\data\tools_axi_v1_01_a.txt line
   26 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: C_INTERCONNECT_M_AXI_B_REGISTER
   - Failure in evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\EDK\data\coremodel\axi\data\tools_axi_v1_01_a.txt line
   27 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY:
   C_INTERCONNECT_M_AXI_WRITE_FIFO_DEPTH - Failure in evaluting ISVALID
   expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\EDK\data\coremodel\axi\data\tools_axi_v1_01_a.txt line
   28 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY:
   C_INTERCONNECT_M_AXI_READ_FIFO_DEPTH - Failure in evaluting ISVALID expresion
   "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\EDK\data\coremodel\axi\data\tools_axi_v1_01_a.txt line
   29 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY:
   C_INTERCONNECT_M_AXI_WRITE_ISSUING - Failure in evaluting ISVALID expresion
   "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\EDK\data\coremodel\axi\data\tools_axi_v1_01_a.txt line
   30 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY:
   C_INTERCONNECT_M_AXI_READ_ISSUING - Failure in evaluting ISVALID expresion
   "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\EDK\data\coremodel\axi\data\tools_axi_v1_01_a.txt line
   31 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ACLK - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 119 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARESETN - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 120 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_AWID - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 121 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_AWADDR - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 122 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_AWLEN - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 123 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_AWSIZE - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 124 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_AWBURST - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 125 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_AWCACHE - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 126 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_AWPROT - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 127 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_AWLOCK - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 128 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_AWVALID - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 129 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_AWREADY - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 130 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_WDATA - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 131 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_WSTRB - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 132 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_WLAST - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 133 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_WVALID - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 134 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_WREADY - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 135 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_BID - Failure in evaluting
   ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 136 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_BRESP - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 137 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_BVALID - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 138 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_BREADY - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 139 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARID - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 140 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARADDR - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 141 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARLEN - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 142 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARSIZE - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 143 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARBURST - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 144 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARCACHE - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 145 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARPROT - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 146 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARLOCK - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 147 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARVALID - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 148 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARREADY - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 149 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_RID - Failure in evaluting
   ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 150 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_RDATA - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 151 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_RRESP - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 152 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_RLAST - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 153 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_RVALID - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 154 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_RREADY - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 155 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI - Failure in evaluting
   ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 73 
WARNING:EDK:4131 - IPNAME: ps7_qspi_0, PROPERTY: SCK_I - Failure in evaluting
   ISVALID expresion "(C_USE_STARTUP==0)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_qspi_v1_00
   _a\data\ps7_qspi_v2_1_0.mpd line 102 
WARNING:EDK:4131 - IPNAME: ps7_qspi_0, PROPERTY: SCK_O - Failure in evaluting
   ISVALID expresion "(C_USE_STARTUP==0)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_qspi_v1_00
   _a\data\ps7_qspi_v2_1_0.mpd line 103 
WARNING:EDK:4131 - IPNAME: ps7_qspi_0, PROPERTY: SCK_T - Failure in evaluting
   ISVALID expresion "(C_USE_STARTUP==0)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_qspi_v1_00
   _a\data\ps7_qspi_v2_1_0.mpd line 104 
WARNING:EDK:4131 - IPNAME: ps7_qspi_0, PROPERTY: SCK - Failure in evaluting
   ISVALID expresion "(C_USE_STARTUP==0)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_qspi_v1_00
   _a\data\ps7_qspi_v2_1_0.mpd line 122 

Overriding IP level properties ...

Computing clock values...

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor ps7_cortexa9_0
  (0000000000-0x0002ffff) ps7_ram_0	ps7_axi_interconnect_0
  (0x00100000-0x1fffffff) ps7_ddr_0	ps7_axi_interconnect_0
  (0x40400000-0x4040ffff) axi_dma_0	ps7_axi_interconnect_0->axi4lite_0
  (0x41200000-0x4120ffff) SWs_8Bits	ps7_axi_interconnect_0->axi4lite_0
  (0x41220000-0x4122ffff) LEDs_8Bits	ps7_axi_interconnect_0->axi4lite_0
  (0x41240000-0x4124ffff) BTNs_5Bits	ps7_axi_interconnect_0->axi4lite_0
  (0xe0001000-0xe0001fff) ps7_uart_1	ps7_axi_interconnect_0
  (0xe0002000-0xe0002fff) ps7_usb_0	ps7_axi_interconnect_0
  (0xe000a000-0xe000afff) ps7_gpio_0	ps7_axi_interconnect_0
  (0xe000b000-0xe000bfff) ps7_ethernet_0	ps7_axi_interconnect_0
  (0xe000d000-0xe000dfff) ps7_qspi_0	ps7_axi_interconnect_0
  (0xe0100000-0xe0100fff) ps7_sd_0	ps7_axi_interconnect_0
  (0xe0200000-0xe0200fff) ps7_iop_bus_config_0	ps7_axi_interconnect_0
  (0xf8000000-0xf8000fff) ps7_slcr_0	ps7_axi_interconnect_0
  (0xf8001000-0xf8001fff) ps7_ttc_0	ps7_axi_interconnect_0
  (0xf8003000-0xf8003fff) ps7_dma_s	ps7_axi_interconnect_0
  (0xf8004000-0xf8004fff) ps7_dma_ns	ps7_axi_interconnect_0
  (0xf8006000-0xf8006fff) ps7_ddrc_0	ps7_axi_interconnect_0
  (0xf8007000-0xf80070ff) ps7_dev_cfg_0	ps7_axi_interconnect_0
  (0xf8007100-0xf8007120) ps7_xadc_0	ps7_axi_interconnect_0
  (0xf8008000-0xf8008fff) ps7_afi_0	ps7_axi_interconnect_0
  (0xf8009000-0xf8009fff) ps7_afi_1	ps7_axi_interconnect_0
  (0xf800a000-0xf800afff) ps7_afi_2	ps7_axi_interconnect_0
  (0xf800b000-0xf800bfff) ps7_afi_3	ps7_axi_interconnect_0
  (0xf800c000-0xf800cfff) ps7_ocmc_0	ps7_axi_interconnect_0
  (0xf8800000-0xf88fffff) ps7_coresight_comp_0	ps7_axi_interconnect_0
  (0xf8900000-0xf89fffff) ps7_gpv_0	ps7_axi_interconnect_0
  (0xf8f00000-0xf8f000fc) ps7_scuc_0	ps7_axi_interconnect_0
  (0xf8f00100-0xf8f001ff) ps7_scugic_0	ps7_axi_interconnect_0
  (0xf8f00200-0xf8f002ff) ps7_globaltimer_0	ps7_axi_interconnect_0
  (0xf8f00600-0xf8f0061f) ps7_scutimer_0	ps7_axi_interconnect_0
  (0xf8f00620-0xf8f006ff) ps7_scuwdt_0	ps7_axi_interconnect_0
  (0xf8f01000-0xf8f01fff) ps7_intc_dist_0	ps7_axi_interconnect_0
  (0xf8f02000-0xf8f02fff) ps7_l2cachec_0	ps7_axi_interconnect_0
  (0xfc000000-0xfcffffff) ps7_qspi_linear_0	ps7_axi_interconnect_0
  (0xffff0000-0xfffffdff) ps7_ram_1	ps7_axi_interconnect_0
Address Map for Processor ps7_cortexa9_1
  (0000000000-0x0002ffff) ps7_ram_0	ps7_axi_interconnect_0
  (0x00100000-0x1fffffff) ps7_ddr_0	ps7_axi_interconnect_0
  (0x40400000-0x4040ffff) axi_dma_0	ps7_axi_interconnect_0->axi4lite_0
  (0x41200000-0x4120ffff) SWs_8Bits	ps7_axi_interconnect_0->axi4lite_0
  (0x41220000-0x4122ffff) LEDs_8Bits	ps7_axi_interconnect_0->axi4lite_0
  (0x41240000-0x4124ffff) BTNs_5Bits	ps7_axi_interconnect_0->axi4lite_0
  (0xe0001000-0xe0001fff) ps7_uart_1	ps7_axi_interconnect_0
  (0xe0002000-0xe0002fff) ps7_usb_0	ps7_axi_interconnect_0
  (0xe000a000-0xe000afff) ps7_gpio_0	ps7_axi_interconnect_0
  (0xe000b000-0xe000bfff) ps7_ethernet_0	ps7_axi_interconnect_0
  (0xe000d000-0xe000dfff) ps7_qspi_0	ps7_axi_interconnect_0
  (0xe0100000-0xe0100fff) ps7_sd_0	ps7_axi_interconnect_0
  (0xe0200000-0xe0200fff) ps7_iop_bus_config_0	ps7_axi_interconnect_0
  (0xf8000000-0xf8000fff) ps7_slcr_0	ps7_axi_interconnect_0
  (0xf8001000-0xf8001fff) ps7_ttc_0	ps7_axi_interconnect_0
  (0xf8003000-0xf8003fff) ps7_dma_s	ps7_axi_interconnect_0
  (0xf8004000-0xf8004fff) ps7_dma_ns	ps7_axi_interconnect_0
  (0xf8006000-0xf8006fff) ps7_ddrc_0	ps7_axi_interconnect_0
  (0xf8007000-0xf80070ff) ps7_dev_cfg_0	ps7_axi_interconnect_0
  (0xf8007100-0xf8007120) ps7_xadc_0	ps7_axi_interconnect_0
  (0xf8008000-0xf8008fff) ps7_afi_0	ps7_axi_interconnect_0
  (0xf8009000-0xf8009fff) ps7_afi_1	ps7_axi_interconnect_0
  (0xf800a000-0xf800afff) ps7_afi_2	ps7_axi_interconnect_0
  (0xf800b000-0xf800bfff) ps7_afi_3	ps7_axi_interconnect_0
  (0xf800c000-0xf800cfff) ps7_ocmc_0	ps7_axi_interconnect_0
  (0xf8800000-0xf88fffff) ps7_coresight_comp_0	ps7_axi_interconnect_0
  (0xf8900000-0xf89fffff) ps7_gpv_0	ps7_axi_interconnect_0
  (0xf8f00000-0xf8f000fc) ps7_scuc_0	ps7_axi_interconnect_0
  (0xf8f00100-0xf8f001ff) ps7_scugic_0	ps7_axi_interconnect_0
  (0xf8f00200-0xf8f002ff) ps7_globaltimer_0	ps7_axi_interconnect_0
  (0xf8f00600-0xf8f0061f) ps7_scutimer_0	ps7_axi_interconnect_0
  (0xf8f00620-0xf8f006ff) ps7_scuwdt_0	ps7_axi_interconnect_0
  (0xf8f01000-0xf8f01fff) ps7_intc_dist_0	ps7_axi_interconnect_0
  (0xf8f02000-0xf8f02fff) ps7_l2cachec_0	ps7_axi_interconnect_0
  (0xfc000000-0xfcffffff) ps7_qspi_linear_0	ps7_axi_interconnect_0
  (0xffff0000-0xfffffdff) ps7_ram_1	ps7_axi_interconnect_0

Checking platform address map ...
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: C_INTERCONNECT_M_AXI_BASE_ID -
   Failure in evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\EDK\data\coremodel\axi\data\tools_axi_v1_01_a.txt line
   19 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY:
   C_INTERCONNECT_M_AXI_IS_ACLK_ASYNC - Failure in evaluting ISVALID expresion
   "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\EDK\data\coremodel\axi\data\tools_axi_v1_01_a.txt line
   20 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: C_INTERCONNECT_M_AXI_ACLK_RATIO
   - Failure in evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\EDK\data\coremodel\axi\data\tools_axi_v1_01_a.txt line
   21 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY:
   C_INTERCONNECT_M_AXI_ARB_PRIORITY - Failure in evaluting ISVALID expresion
   "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\EDK\data\coremodel\axi\data\tools_axi_v1_01_a.txt line
   22 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: C_INTERCONNECT_M_AXI_AW_REGISTER
   - Failure in evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\EDK\data\coremodel\axi\data\tools_axi_v1_01_a.txt line
   23 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: C_INTERCONNECT_M_AXI_AR_REGISTER
   - Failure in evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\EDK\data\coremodel\axi\data\tools_axi_v1_01_a.txt line
   24 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: C_INTERCONNECT_M_AXI_W_REGISTER
   - Failure in evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\EDK\data\coremodel\axi\data\tools_axi_v1_01_a.txt line
   25 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: C_INTERCONNECT_M_AXI_R_REGISTER
   - Failure in evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\EDK\data\coremodel\axi\data\tools_axi_v1_01_a.txt line
   26 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: C_INTERCONNECT_M_AXI_B_REGISTER
   - Failure in evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\EDK\data\coremodel\axi\data\tools_axi_v1_01_a.txt line
   27 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY:
   C_INTERCONNECT_M_AXI_WRITE_FIFO_DEPTH - Failure in evaluting ISVALID
   expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\EDK\data\coremodel\axi\data\tools_axi_v1_01_a.txt line
   28 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY:
   C_INTERCONNECT_M_AXI_READ_FIFO_DEPTH - Failure in evaluting ISVALID expresion
   "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\EDK\data\coremodel\axi\data\tools_axi_v1_01_a.txt line
   29 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY:
   C_INTERCONNECT_M_AXI_WRITE_ISSUING - Failure in evaluting ISVALID expresion
   "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\EDK\data\coremodel\axi\data\tools_axi_v1_01_a.txt line
   30 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY:
   C_INTERCONNECT_M_AXI_READ_ISSUING - Failure in evaluting ISVALID expresion
   "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\EDK\data\coremodel\axi\data\tools_axi_v1_01_a.txt line
   31 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ACLK - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 119 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARESETN - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 120 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_AWID - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 121 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_AWADDR - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 122 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_AWLEN - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 123 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_AWSIZE - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 124 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_AWBURST - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 125 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_AWCACHE - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 126 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_AWPROT - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 127 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_AWLOCK - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 128 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_AWVALID - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 129 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_AWREADY - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 130 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_WDATA - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 131 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_WSTRB - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 132 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_WLAST - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 133 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_WVALID - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 134 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_WREADY - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 135 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_BID - Failure in evaluting
   ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 136 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_BRESP - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 137 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_BVALID - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 138 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_BREADY - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 139 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARID - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 140 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARADDR - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 141 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARLEN - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 142 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARSIZE - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 143 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARBURST - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 144 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARCACHE - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 145 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARPROT - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 146 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARLOCK - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 147 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARVALID - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 148 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARREADY - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 149 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_RID - Failure in evaluting
   ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 150 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_RDATA - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 151 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_RRESP - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 152 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_RLAST - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 153 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_RVALID - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 154 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_RREADY - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 155 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI - Failure in evaluting
   ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 73 
WARNING:EDK:4131 - IPNAME: ps7_qspi_0, PROPERTY: SCK_I - Failure in evaluting
   ISVALID expresion "(C_USE_STARTUP==0)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_qspi_v1_00
   _a\data\ps7_qspi_v2_1_0.mpd line 102 
WARNING:EDK:4131 - IPNAME: ps7_qspi_0, PROPERTY: SCK_O - Failure in evaluting
   ISVALID expresion "(C_USE_STARTUP==0)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_qspi_v1_00
   _a\data\ps7_qspi_v2_1_0.mpd line 103 
WARNING:EDK:4131 - IPNAME: ps7_qspi_0, PROPERTY: SCK_T - Failure in evaluting
   ISVALID expresion "(C_USE_STARTUP==0)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_qspi_v1_00
   _a\data\ps7_qspi_v2_1_0.mpd line 104 
WARNING:EDK:4131 - IPNAME: ps7_qspi_0, PROPERTY: SCK - Failure in evaluting
   ISVALID expresion "(C_USE_STARTUP==0)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_qspi_v1_00
   _a\data\ps7_qspi_v2_1_0.mpd line 122 
Conversion to XML complete.
xdsgen -inp system.xmp -report SDK\SDK_Export\hw/system.html  -make_docs_local
Release 14.7 - xdsgen EDK_P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Qt: Untested Windows version 6.2 detected!
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_interconnect;v=v1_06_a;d=ds768
   _axi_interconnect.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_gpio;v=v1_01_b;d=ds744_axi_gpi
   o.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_gpio;v=v1_01_b;d=ds744_axi_gpi
   o.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_gpio;v=v1_01_b;d=ds744_axi_gpi
   o.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_dma;v=v6_03_a;d=pg021_axi_dma.
   pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_interconnect;v=v1_06_a;d=ds768
   _axi_interconnect.pdf
Generated Block Diagram.
Rasterizing axi4lite_0.jpg.....
Rasterizing SWs_8Bits.jpg.....
Rasterizing LEDs_8Bits.jpg.....
Rasterizing BTNs_5Bits.jpg.....
Rasterizing processing_system7_0.jpg.....
Rasterizing axi_dma_0.jpg.....
Rasterizing axi_interconnect_1.jpg.....
Rasterizing conware_0.jpg.....
Rasterizing system_blkd.jpg.....
Report generated.
Report generation completed.
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc7z020clg484-1 -lang vhdl -intstyle default    -msg __xps/ise/xmsgprops.lst system.mhs

Release 14.7 - platgen Xilinx EDK 14.7 Build EDK_P.20131013
 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc7z020clg484-1 -lang vhdl -intstyle default -msg
__xps/ise/xmsgprops.lst system.mhs 

WARNING:EDK - INFO:Security:51 - The XILINXD_LICENSE_FILE environment variable
   is not set.
   INFO:Security:52 - The LM_LICENSE_FILE environment variable is set to
   '1717@io.ece.iastate.edu;27008@io.ece.iastate.edu;
   27006@io.ece.iastate.edu;27003@io.ece.iastate.edu'.
   INFO:Security:71 - If a license for part 'xc7z020' is available, it will be
   possible to use 'XPS_TDP' instead of 'XPS'.
   WARNING:Security:43 - No license file was found in the standard Xilinx
   license directory.
   WARNING:Security:44 - Since no license file was found,
          please run the Xilinx License Configuration Manager
          (xlcm or "Manage Xilinx Licenses")
          to assist in obtaining a license.
   WARNING:Security:42 - Your software subscription period has lapsed. Your
   current version of Xilinx tools will continue to function, but you no longer
   qualify for Xilinx software updates or new releases.


Parse U:/Cpre488/conware/xps/system/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 300 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 304 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 308 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 312 
INFO:EDK:4130 - IPNAME: axi_dma, INSTANCE:axi_dma_0 - tcl is overriding
   PARAMETER C_M_AXIS_MM2S_PROTOCOL value to GENERIC -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_dma_v6_03_a\data
   \axi_dma_v2_1_0.mpd line 150 
INFO:EDK:4130 - IPNAME: axi_dma, INSTANCE:axi_dma_0 - tcl is overriding
   PARAMETER C_S_AXIS_S2MM_PROTOCOL value to GENERIC -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_dma_v6_03_a\data
   \axi_dma_v2_1_0.mpd line 151 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock
   'processing_system7_0_PS_CLK' is not specified. Clock DRCs will not be
   performed for IPs connected to that clock port, unless they are connected
   through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
  (0x40400000-0x4040ffff) axi_dma_0	axi4lite_0
  (0x41200000-0x4120ffff) SWs_8Bits	axi4lite_0
  (0x41220000-0x4122ffff) LEDs_8Bits	axi4lite_0
  (0x41240000-0x4124ffff) BTNs_5Bits	axi4lite_0

Checking platform address map ...

Checking platform configuration ...
IPNAME: axi_interconnect, INSTANCE: axi4lite_0 - 1 master(s) : 4 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi_interconnect_1 - 3 master(s) : 1
slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: s_axis_s2mm_tuser, CONNECTOR: conware_0_M_AXIS_TUSER -
   No driver found. Port will be driven to GND -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_dma_v6_03_a\data
   \axi_dma_v2_1_0.mpd line 259 
WARNING:EDK:4180 - PORT: s_axis_s2mm_tid, CONNECTOR: conware_0_M_AXIS_TID - No
   driver found. Port will be driven to GND -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_dma_v6_03_a\data
   \axi_dma_v2_1_0.mpd line 260 
WARNING:EDK:4180 - PORT: s_axis_s2mm_tdest, CONNECTOR: conware_0_M_AXIS_TDEST -
   No driver found. Port will be driven to GND -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_dma_v6_03_a\data
   \axi_dma_v2_1_0.mpd line 261 
WARNING:EDK:4181 - PORT: mm2s_prmry_reset_out_n, CONNECTOR: RESET_OUT_N -
   floating connection -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_dma_v6_03_a\data
   \axi_dma_v2_1_0.mpd line 221 
WARNING:EDK:4181 - PORT: mm2s_cntrl_reset_out_n, CONNECTOR: RESET_OUT_N -
   floating connection -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_dma_v6_03_a\data
   \axi_dma_v2_1_0.mpd line 230 
WARNING:EDK:4181 - PORT: s2mm_prmry_reset_out_n, CONNECTOR: RESET_OUT_N -
   floating connection -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_dma_v6_03_a\data
   \axi_dma_v2_1_0.mpd line 253 
WARNING:EDK:4181 - PORT: s2mm_sts_reset_out_n, CONNECTOR: RESET_OUT_N - floating
   connection -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_dma_v6_03_a\data
   \axi_dma_v2_1_0.mpd line 262 
WARNING:EDK:4181 - PORT: m_axis_mm2s_tkeep, CONNECTOR:
   axi_dma_0_M_AXIS_MM2S_TKEEP - floating connection -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_dma_v6_03_a\data
   \axi_dma_v2_1_0.mpd line 223 
WARNING:EDK:4181 - PORT: m_axis_mm2s_tuser, CONNECTOR:
   axi_dma_0_M_AXIS_MM2S_TUSER - floating connection -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_dma_v6_03_a\data
   \axi_dma_v2_1_0.mpd line 227 
WARNING:EDK:4181 - PORT: m_axis_mm2s_tid, CONNECTOR: axi_dma_0_M_AXIS_MM2S_TID -
   floating connection -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_dma_v6_03_a\data
   \axi_dma_v2_1_0.mpd line 228 
WARNING:EDK:4181 - PORT: m_axis_mm2s_tdest, CONNECTOR:
   axi_dma_0_M_AXIS_MM2S_TDEST - floating connection -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_dma_v6_03_a\data
   \axi_dma_v2_1_0.mpd line 229 
WARNING:EDK:4181 - PORT: M_AXIS_TSTRB, CONNECTOR: conware_0_M_AXIS_TSTRB -
   floating connection -
   U:\Cpre488\conware\xps\system\pcores\conware_v1_00_a\data\conware_v2_1_0.mpd
   line 39 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi4lite_0.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is
   overriding PARAMETER C_RANGE_CHECK value to 1 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 149 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_FCLK_CLK1_BUF value to FALSE -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 351 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_FCLK_CLK2_BUF value to FALSE -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 352 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_FCLK_CLK3_BUF value to FALSE -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 353 

INFO: Setting C_RANGE_CHECK = OFF for axi_interconnect axi_interconnect_1; no
DECERR checking will be performed.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_RANGE_CHECK value to 0 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 149 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...
ZynqConfig: Terminated for tcl mode

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
ZynqConfig: Terminated for tcl mode

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: No asynchronous clock conversions in axi_interconnect axi4lite_0.
ZynqConfig: Terminated for tcl mode
INFO: No asynchronous clock conversions in axi_interconnect axi_interconnect_1.

Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:axi_interconnect INSTANCE:axi4lite_0 -
U:\Cpre488\conware\xps\system\system.mhs line 40 - Copying cache implementation
netlist
IPNAME:axi_gpio INSTANCE:sws_8bits - U:\Cpre488\conware\xps\system\system.mhs
line 48 - Copying cache implementation netlist
IPNAME:axi_gpio INSTANCE:leds_8bits - U:\Cpre488\conware\xps\system\system.mhs
line 62 - Copying cache implementation netlist
IPNAME:axi_gpio INSTANCE:btns_5bits - U:\Cpre488\conware\xps\system\system.mhs
line 76 - Copying cache implementation netlist
IPNAME:processing_system7 INSTANCE:processing_system7_0 -
U:\Cpre488\conware\xps\system\system.mhs line 90 - Copying cache implementation
netlist
IPNAME:axi_dma INSTANCE:axi_dma_0 - U:\Cpre488\conware\xps\system\system.mhs
line 182 - Copying cache implementation netlist
IPNAME:axi_interconnect INSTANCE:axi_interconnect_1 -
U:\Cpre488\conware\xps\system\system.mhs line 208 - Copying cache implementation
netlist
IPNAME:conware INSTANCE:conware_0 - U:\Cpre488\conware\xps\system\system.mhs
line 216 - Copying cache implementation netlist

Elaborating instances ...

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 0.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 

Running NGCBUILD ...
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...

Total run time: 13.00 seconds
"Running synthesis..."
cd synthesis & synthesis.cmd
"xst -ifn "system_xst.scr" -intstyle silent"
"Running XST synthesis ..."
PMSPEC -- Overriding Xilinx file <C:/Xilinx/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <C:/Xilinx/14.7/ISE_DS/ISE/zynq/data/zynq.acd>
"XST completed"
"*********************************************"
"Running Xilinx Implementation tools.."
"*********************************************"
xflow -wd implementation -p xc7z020clg484-1 -implement xflow.opt system.ngc
Release 14.7 - Xflow P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc7z020clg484-1 -implement xflow.opt system.ngc 
 
PMSPEC -- Overriding Xilinx file <C:/Xilinx/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <C:/Xilinx/14.7/ISE_DS/ISE/zynq/data/zynq.acd>

Using Flow File: U:/Cpre488/conware/xps/system/implementation/fpga.flw 
Using Option File(s): 
 U:/Cpre488/conware/xps/system/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc7z020clg484-1 -nt timestamp -bm system.bmm
"U:/Cpre488/conware/xps/system/implementation/system.ngc" -uc system.ucf
system.ngd 
#----------------------------------------------#
Release 14.7 - ngdbuild P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <C:/Xilinx/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <C:/Xilinx/14.7/ISE_DS/ISE/zynq/data/zynq.acd>

Command Line: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\ngdbuild.exe -p
xc7z020clg484-1 -nt timestamp -bm system.bmm
U:/Cpre488/conware/xps/system/implementation/system.ngc -uc system.ucf
system.ngd

Reading NGO file "U:/Cpre488/conware/xps/system/implementation/system.ngc" ...
Loading design module
"U:/Cpre488/conware/xps/system/implementation/system_processing_system7_0_wrappe
r.ngc"...
Loading design module
"U:/Cpre488/conware/xps/system/implementation/system_axi4lite_0_wrapper.ngc"...
Loading design module
"U:/Cpre488/conware/xps/system/implementation/system_axi_interconnect_1_wrapper.
ngc"...
Loading design module
"U:/Cpre488/conware/xps/system/implementation/system_conware_0_wrapper.ngc"...
Loading design module
"U:/Cpre488/conware/xps/system/implementation/system_sws_8bits_wrapper.ngc"...
Loading design module
"U:/Cpre488/conware/xps/system/implementation/system_leds_8bits_wrapper.ngc"...
Loading design module
"U:/Cpre488/conware/xps/system/implementation/system_btns_5bits_wrapper.ngc"...
Loading design module
"U:/Cpre488/conware/xps/system/implementation/system_axi_dma_0_wrapper.ngc"...
Applying constraints in
"U:/Cpre488/conware/xps/system/implementation/system_processing_system7_0_wrappe
r.ncf" to module "processing_system7_0"...
Checking Constraint Associations...
Applying constraints in
"U:/Cpre488/conware/xps/system/implementation/system_axi4lite_0_wrapper.ncf" to
module "axi4lite_0"...
Checking Constraint Associations...
Applying constraints in
"U:/Cpre488/conware/xps/system/implementation/system_axi_interconnect_1_wrapper.
ncf" to module "axi_interconnect_1"...
Checking Constraint Associations...
Applying constraints in
"U:/Cpre488/conware/xps/system/implementation/system_axi_dma_0_wrapper.ncf" to
module "axi_dma_0"...
Checking Constraint Associations...
Gathering constraint information from source properties...
Done.
INFO:NgdBuild:649 - Removing redundant 'IBUF' symbol
   'processing_system7_0_PS_PORB_IBUF'.  All constraints associated with this
   symbol will be ignored.
INFO:NgdBuild:649 - Removing redundant 'IBUF' symbol
   'processing_system7_0_PS_CLK_IBUF'.  All constraints associated with this
   symbol will be ignored.
INFO:NgdBuild:649 - Removing redundant 'IBUF' symbol
   'processing_system7_0_PS_SRSTB_IBUF'.  All constraints associated with this
   symbol will be ignored.

Annotating constraints to design from ucf file "system.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_interconnect_1/axi_interconnect_1\/si_converter_b
   ank\/gen_conv_slot[0].clock_conv_inst\/interconnect_aresetn_resync<2>_inv1_IN
   V_0 TNM = FFS:axi_interconnect_1_reset...>: No instances of type FFS were
   found under block
   "axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<2>_inv1_INV_0" (type=INV).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi4lite_0/axi4lite_0\/si_converter_bank\/gen_conv_sl
   ot[0].clock_conv_inst\/interconnect_aresetn_resync<2>_inv1_INV_0 TNM =
   FFS:axi4lite_0_reset_resync>: No instances of type FFS were found under block
   "axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<2>_inv1_INV_0" (type=INV).

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "processing_system7_0_PS_PORB_IBUF" LOC = B5>' could not be found and
   so the Locate constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "processing_system7_0_PS_CLK_IBUF" LOC = F7>' could not be found and so
   the Locate constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "processing_system7_0_PS_SRSTB_IBUF" LOC = C9>' could not be found and
   so the Locate constraint will be removed.

WARNING:ConstraintSystem:58 - Constraint <TIMEGRP axi4lite_0_reset_source = FFS
   PADS CPUS;>: CPUS "*" does not match any design objects.

WARNING:ConstraintSystem:58 - Constraint <TIMEGRP
   axi_interconnect_1_reset_source = FFS PADS CPUS;>: CPUS "*" does not match
   any design objects.

WARNING:ConstraintSystem:194 - The TNM 'axi_interconnect_1_reset_resync', does
   not directly or indirectly drive any flip-flops, latches and/or RAMs and is
   not actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'axi4lite_0_reset_resync', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

Done...

Processing BMM file "system.bmm" ...

WARNING::53 - File 'system.bmm' is empty or has no BMM content.


Checking expanded design ...
WARNING:NgdBuild:452 - logical net 'N154' has no driver
WARNING:NgdBuild:452 - logical net 'N155' has no driver
WARNING:NgdBuild:452 - logical net 'N156' has no driver
WARNING:NgdBuild:452 - logical net 'N157' has no driver
WARNING:NgdBuild:452 - logical net 'N158' has no driver
WARNING:NgdBuild:452 - logical net 'N159' has no driver
WARNING:NgdBuild:452 - logical net 'N160' has no driver
WARNING:NgdBuild:452 - logical net 'N161' has no driver
WARNING:NgdBuild:452 - logical net 'N162' has no driver
WARNING:NgdBuild:452 - logical net 'N163' has no driver
WARNING:NgdBuild:452 - logical net 'N164' has no driver
WARNING:NgdBuild:452 - logical net 'N165' has no driver
WARNING:NgdBuild:452 - logical net 'N166' has no driver
WARNING:NgdBuild:452 - logical net 'N167' has no driver
WARNING:NgdBuild:452 - logical net 'N168' has no driver
WARNING:NgdBuild:452 - logical net 'N169' has no driver
WARNING:NgdBuild:452 - logical net 'N170' has no driver
WARNING:NgdBuild:452 - logical net 'N171' has no driver
WARNING:NgdBuild:452 - logical net 'N172' has no driver
WARNING:NgdBuild:452 - logical net 'N173' has no driver
WARNING:NgdBuild:452 - logical net 'N174' has no driver
WARNING:NgdBuild:452 - logical net 'N175' has no driver
WARNING:NgdBuild:452 - logical net 'N176' has no driver
WARNING:NgdBuild:452 - logical net 'N177' has no driver
WARNING:NgdBuild:452 - logical net 'N178' has no driver
WARNING:NgdBuild:452 - logical net 'N179' has no driver
WARNING:NgdBuild:452 - logical net 'N180' has no driver
WARNING:NgdBuild:452 - logical net 'N181' has no driver
WARNING:NgdBuild:452 - logical net 'N182' has no driver
WARNING:NgdBuild:452 - logical net 'N183' has no driver
WARNING:NgdBuild:452 - logical net 'N184' has no driver
WARNING:NgdBuild:452 - logical net 'N185' has no driver
WARNING:NgdBuild:452 - logical net 'N186' has no driver
WARNING:NgdBuild:452 - logical net 'N187' has no driver
WARNING:NgdBuild:452 - logical net 'N188' has no driver
WARNING:NgdBuild:452 - logical net 'N189' has no driver
WARNING:NgdBuild:452 - logical net 'N190' has no driver
WARNING:NgdBuild:452 - logical net 'N191' has no driver
WARNING:NgdBuild:452 - logical net 'N192' has no driver
WARNING:NgdBuild:452 - logical net 'N193' has no driver
WARNING:NgdBuild:452 - logical net 'N194' has no driver
WARNING:NgdBuild:452 - logical net 'N195' has no driver
WARNING:NgdBuild:452 - logical net 'N196' has no driver
WARNING:NgdBuild:452 - logical net 'N197' has no driver
WARNING:NgdBuild:452 - logical net 'N198' has no driver
WARNING:NgdBuild:452 - logical net 'N199' has no driver
WARNING:NgdBuild:452 - logical net 'N200' has no driver
WARNING:NgdBuild:452 - logical net 'N201' has no driver
WARNING:NgdBuild:452 - logical net 'N202' has no driver
WARNING:NgdBuild:452 - logical net 'N203' has no driver
WARNING:NgdBuild:452 - logical net 'N204' has no driver
WARNING:NgdBuild:452 - logical net 'N205' has no driver
WARNING:NgdBuild:452 - logical net 'N206' has no driver
WARNING:NgdBuild:452 - logical net 'N207' has no driver
WARNING:NgdBuild:452 - logical net 'N208' has no driver
WARNING:NgdBuild:452 - logical net 'N209' has no driver
WARNING:NgdBuild:452 - logical net 'N210' has no driver
WARNING:NgdBuild:452 - logical net 'N211' has no driver
WARNING:NgdBuild:452 - logical net 'N212' has no driver
WARNING:NgdBuild:452 - logical net 'N213' has no driver
WARNING:NgdBuild:452 - logical net 'N214' has no driver
WARNING:NgdBuild:452 - logical net 'N215' has no driver
WARNING:NgdBuild:452 - logical net 'N216' has no driver
WARNING:NgdBuild:452 - logical net 'N217' has no driver
WARNING:NgdBuild:452 - logical net 'N218' has no driver
WARNING:NgdBuild:452 - logical net 'N219' has no driver
WARNING:NgdBuild:452 - logical net 'N220' has no driver
WARNING:NgdBuild:452 - logical net 'N221' has no driver
WARNING:NgdBuild:452 - logical net 'N222' has no driver
WARNING:NgdBuild:452 - logical net 'N223' has no driver
WARNING:NgdBuild:452 - logical net 'N224' has no driver
WARNING:NgdBuild:452 - logical net 'N225' has no driver
WARNING:NgdBuild:452 - logical net 'N226' has no driver
WARNING:NgdBuild:452 - logical net 'N227' has no driver
WARNING:NgdBuild:452 - logical net 'N228' has no driver
WARNING:NgdBuild:452 - logical net 'N229' has no driver
WARNING:NgdBuild:452 - logical net 'N230' has no driver
WARNING:NgdBuild:452 - logical net 'N231' has no driver
WARNING:NgdBuild:452 - logical net 'N232' has no driver
WARNING:NgdBuild:452 - logical net 'N233' has no driver
WARNING:NgdBuild:452 - logical net 'N234' has no driver
WARNING:NgdBuild:452 - logical net 'N235' has no driver
WARNING:NgdBuild:452 - logical net 'N236' has no driver
WARNING:NgdBuild:452 - logical net 'N237' has no driver
WARNING:NgdBuild:452 - logical net 'N238' has no driver
WARNING:NgdBuild:452 - logical net 'N239' has no driver
WARNING:NgdBuild:452 - logical net 'N240' has no driver
WARNING:NgdBuild:452 - logical net 'N241' has no driver
WARNING:NgdBuild:452 - logical net 'N242' has no driver
WARNING:NgdBuild:452 - logical net 'N243' has no driver
WARNING:NgdBuild:452 - logical net 'N244' has no driver
WARNING:NgdBuild:452 - logical net 'N245' has no driver
WARNING:NgdBuild:452 - logical net 'N246' has no driver
WARNING:NgdBuild:452 - logical net 'N247' has no driver
WARNING:NgdBuild:452 - logical net 'N248' has no driver
WARNING:NgdBuild:452 - logical net 'N249' has no driver
WARNING:NgdBuild:452 - logical net 'N250' has no driver
WARNING:NgdBuild:452 - logical net 'N251' has no driver
WARNING:NgdBuild:452 - logical net 'N252' has no driver
WARNING:NgdBuild:452 - logical net 'N253' has no driver
WARNING:NgdBuild:452 - logical net 'N254' has no driver
WARNING:NgdBuild:452 - logical net 'N255' has no driver
WARNING:NgdBuild:452 - logical net 'N256' has no driver
WARNING:NgdBuild:452 - logical net 'N257' has no driver
WARNING:NgdBuild:452 - logical net 'N258' has no driver
WARNING:NgdBuild:452 - logical net 'N259' has no driver
WARNING:NgdBuild:452 - logical net 'N260' has no driver
WARNING:NgdBuild:452 - logical net 'N261' has no driver
WARNING:NgdBuild:452 - logical net 'N262' has no driver
WARNING:NgdBuild:452 - logical net 'N263' has no driver
WARNING:NgdBuild:452 - logical net 'N264' has no driver
WARNING:NgdBuild:452 - logical net 'N265' has no driver
WARNING:NgdBuild:452 - logical net 'N266' has no driver
WARNING:NgdBuild:452 - logical net 'N267' has no driver
WARNING:NgdBuild:452 - logical net 'N268' has no driver
WARNING:NgdBuild:452 - logical net 'N269' has no driver
WARNING:NgdBuild:452 - logical net 'N270' has no driver
WARNING:NgdBuild:452 - logical net 'N271' has no driver
WARNING:NgdBuild:452 - logical net 'N272' has no driver
WARNING:NgdBuild:452 - logical net 'N273' has no driver
WARNING:NgdBuild:452 - logical net 'N274' has no driver
WARNING:NgdBuild:452 - logical net 'N275' has no driver
WARNING:NgdBuild:452 - logical net 'N276' has no driver
WARNING:NgdBuild:452 - logical net 'N277' has no driver
WARNING:NgdBuild:452 - logical net 'N278' has no driver
WARNING:NgdBuild:452 - logical net 'N279' has no driver
WARNING:NgdBuild:483 - Attribute "INIT" on
   "axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_PNTR_MN
   GR/ch2_sg_idle" is on the wrong type of object.  Please see the Constraints
   Guide for more information on this attribute.

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings: 136

Writing NGD file "system.ngd" ...
Total REAL time to NGDBUILD completion:  28 sec
Total CPU time to NGDBUILD completion:   25 sec

Writing NGDBUILD log file "system.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o system_map.ncd -w -pr b -ol high -timing -detail system.ngd system.pcf 
#----------------------------------------------#
Release 14.7 - Map P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.7/ISE_DS/EDK/data/Xdh_PrimTypeLib.xda> with local file
<C:/Xilinx/14.7/ISE_DS/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "7z020clg484-1".
vvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvv
INFO:Security:51 - The XILINXD_LICENSE_FILE environment variable is not set.
INFO:Security:52 - The LM_LICENSE_FILE environment variable is set to
'1717@io.ece.iastate.edu;27008@io.ece.iastate.edu;
27006@io.ece.iastate.edu;27003@io.ece.iastate.edu'.
INFO:Security:54 - 'xc7z020' is a WebPack part.
WARNING:Security:43 - No license file was found in the standard Xilinx license
directory.
WARNING:Security:44 - Since no license file was found,
       please run the Xilinx License Configuration Manager
       (xlcm or "Manage Xilinx Licenses")
       to assist in obtaining a license.
WARNING:Security:42 - Your software subscription period has lapsed. Your current
version of Xilinx tools will continue to function, but you no longer qualify for
Xilinx software updates or new releases.
----------------------------------------------------------------------
WARNING:LIT:701 - PAD symbol "processing_system7_0_PS_SRSTB" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_PS_SRSTB" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_PS_CLK" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_PS_CLK" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_PS_PORB" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_PS_PORB" is not constrained
   (LOC) to a specific location.
Mapping design into LUTs...
Writing file system_map.ngm...
Running directed packing...
Running delay-based LUT packing...
Updating timing models...
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
Running timing-driven placement...
Total REAL time at the beginning of Placer: 33 secs 
Total CPU  time at the beginning of Placer: 27 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:e72e5cf8) REAL time: 36 secs 

Phase 2.7  Design Feasibility Check
Phase 2.7  Design Feasibility Check (Checksum:e72e5cf8) REAL time: 36 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:e72e5cf8) REAL time: 36 secs 

Phase 4.2  Initial Placement for Architecture Specific Features

Phase 4.2  Initial Placement for Architecture Specific Features
(Checksum:e7f16250) REAL time: 44 secs 

Phase 5.30  Global Clock Region Assignment
Phase 5.30  Global Clock Region Assignment (Checksum:e7f16250) REAL time: 44 secs 

Phase 6.3  Local Placement Optimization
Phase 6.3  Local Placement Optimization (Checksum:e7f16250) REAL time: 44 secs 

Phase 7.5  Local Placement Optimization
Phase 7.5  Local Placement Optimization (Checksum:e7f16250) REAL time: 44 secs 

Phase 8.8  Global Placement
........................................
....
..................................................................................................
..................................................................................................................
..............................................................................................................................
Phase 8.8  Global Placement (Checksum:114046c9) REAL time: 2 mins 20 secs 

Phase 9.5  Local Placement Optimization
Phase 9.5  Local Placement Optimization (Checksum:114046c9) REAL time: 2 mins 21 secs 

Phase 10.18  Placement Optimization
Phase 10.18  Placement Optimization (Checksum:1fc92995) REAL time: 2 mins 32 secs 

Phase 11.5  Local Placement Optimization
Phase 11.5  Local Placement Optimization (Checksum:1fc92995) REAL time: 2 mins 32 secs 

Phase 12.34  Placement Validation
Phase 12.34  Placement Validation (Checksum:1fc92995) REAL time: 2 mins 33 secs 

Total REAL time to Placer completion: 2 mins 33 secs 
Total CPU  time to Placer completion: 2 mins 26 secs 
Running post-placement packing...
Writing output files...

Design Summary:
Number of errors:      0
Number of warnings:   50
Slice Logic Utilization:
  Number of Slice Registers:                 5,694 out of 106,400    5
    Number used as Flip Flops:               5,662
    Number used as Latches:                      0
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:               32
  Number of Slice LUTs:                      5,075 out of  53,200    9
    Number used as logic:                    4,230 out of  53,200    7
      Number using O6 output only:           2,935
      Number using O5 output only:              66
      Number using O5 and O6:                1,229
      Number used as ROM:                        0
    Number used as Memory:                     777 out of  17,400    4
      Number used as Dual Port RAM:            142
        Number using O6 output only:             6
        Number using O5 output only:            12
        Number using O5 and O6:                124
      Number used as Single Port RAM:            0
      Number used as Shift Register:           635
        Number using O6 output only:           635
        Number using O5 output only:             0
        Number using O5 and O6:                  0
    Number used exclusively as route-thrus:     68
      Number with same-slice register load:     40
      Number with same-slice carry load:        22
      Number with other load:                    6

Slice Logic Distribution:
  Number of occupied Slices:                 2,743 out of  13,300   20
  Number of LUT Flip Flop pairs used:        6,961
    Number with an unused Flip Flop:         1,854 out of   6,961   26
    Number with an unused LUT:               1,886 out of   6,961   27
    Number of fully used LUT-FF pairs:       3,221 out of   6,961   46
    Number of unique control sets:             350
    Number of slice register sites lost
      to control set restrictions:           1,493 out of 106,400    1

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.
  OVERMAPPING of BRAM resources should be ignored if the design is
  over-mapped for a non-BRAM resource or if placement fails.

IO Utilization:
  Number of bonded IOBs:                        21 out of     200   10
    Number of LOCed IOBs:                       21 out of      21  100
  Number of bonded IOPAD:                      130 out of     130  100
    IOB Flip Flops:                              5

Specific Feature Utilization:
  Number of RAMB36E1/FIFO36E1s:                  4 out of     140    2
    Number using RAMB36E1 only:                  4
    Number using FIFO36E1 only:                  0
  Number of RAMB18E1/FIFO18E1s:                  1 out of     280    1
    Number using RAMB18E1 only:                  1
    Number using FIFO18E1 only:                  0
  Number of BUFG/BUFGCTRLs:                      1 out of      32    3
    Number used as BUFGs:                        1
    Number used as BUFGCTRLs:                    0
  Number of IDELAYE2/IDELAYE2_FINEDELAYs:        0 out of     200    0
  Number of ILOGICE2/ILOGICE3/ISERDESE2s:        0 out of     200    0
  Number of ODELAYE2/ODELAYE2_FINEDELAYs:        0
  Number of OLOGICE2/OLOGICE3/OSERDESE2s:        5 out of     200    2
    Number used as OLOGICE2s:                    5
    Number used as OLOGICE3s:                    0
    Number used as OSERDESE2s:                   0
  Number of PHASER_IN/PHASER_IN_PHYs:            0 out of      16    0
  Number of PHASER_OUT/PHASER_OUT_PHYs:          0 out of      16    0
  Number of BSCANs:                              0 out of       4    0
  Number of BUFHCEs:                             0 out of      72    0
  Number of BUFRs:                               0 out of      16    0
  Number of CAPTUREs:                            0 out of       1    0
  Number of DNA_PORTs:                           0 out of       1    0
  Number of DSP48E1s:                            0 out of     220    0
  Number of EFUSE_USRs:                          0 out of       1    0
  Number of FRAME_ECCs:                          0 out of       1    0
  Number of ICAPs:                               0 out of       2    0
  Number of IDELAYCTRLs:                         0 out of       4    0
  Number of IN_FIFOs:                            0 out of      16    0
  Number of MMCME2_ADVs:                         0 out of       4    0
  Number of OUT_FIFOs:                           0 out of      16    0
  Number of PHASER_REFs:                         0 out of       4    0
  Number of PHY_CONTROLs:                        0 out of       4    0
  Number of PLLE2_ADVs:                          0 out of       4    0
  Number of PS7s:                                1 out of       1  100
  Number of STARTUPs:                            0 out of       1    0
  Number of XADCs:                               0 out of       1    0

Average Fanout of Non-Clock Nets:                3.79

Peak Memory Usage:  1013 MB
Total REAL time to MAP completion:  2 mins 39 secs 
Total CPU time to MAP completion:   2 mins 30 secs 

Mapping completed.
See MAP report file "system_map.mrp" for details.



#----------------------------------------------#
# Starting program par
# par -w -ol high system_map.ncd system.ncd system.pcf 
#----------------------------------------------#
Release 14.7 - par P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <C:/Xilinx/14.7/ISE_DS/EDK/data/parBmgr.acd> with local file
<C:/Xilinx/14.7/ISE_DS/ISE/data/parBmgr.acd>



Constraints file: system.pcf.
Loading device for application Rf_Device from file '7z020.nph' in environment
C:\Xilinx\14.7\ISE_DS\ISE\;C:\Xilinx\14.7\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc7z020, package clg484, speed -1
vvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvv
INFO:Security:51 - The XILINXD_LICENSE_FILE environment variable is not set.
INFO:Security:52 - The LM_LICENSE_FILE environment variable is set to '1717@io.ece.iastate.edu;27008@io.ece.iastate.edu;
27006@io.ece.iastate.edu;27003@io.ece.iastate.edu'.
INFO:Security:54 - 'xc7z020' is a WebPack part.
WARNING:Security:43 - No license file was found in the standard Xilinx license directory.
WARNING:Security:44 - Since no license file was found,
       please run the Xilinx License Configuration Manager
       (xlcm or "Manage Xilinx Licenses")
       to assist in obtaining a license.
WARNING:Security:42 - Your software subscription period has lapsed. Your current version of Xilinx tools will continue
to function, but you no longer qualify for Xilinx software updates or new releases.

----------------------------------------------------------------------

Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000 Celsius)
Initializing voltage to 0.950 Volts. (default - Range: 0.950 to 1.050 Volts)


Device speed data version:  "PRODUCTION 1.08 2013-10-13".



Device Utilization Summary:

   Number of BUFGs                           1 out of 32      3
   Number of External IOB33s                21 out of 200    10
      Number of LOCed IOB33s                21 out of 21    100

   Number of External IOPADs               130 out of 130   100
      Number of LOCed IOPADs               127 out of 130    97

   Number of OLOGICE2s                       5 out of 200     2
   Number of PS7s                            1 out of 1     100
   Number of RAMB18E1s                       1 out of 280     1
   Number of RAMB36E1s                       4 out of 140     2
   Number of Slices                       2743 out of 13300  20
   Number of Slice Registers              5694 out of 106400  5
      Number used as Flip Flops           5694
      Number used as Latches                 0
      Number used as LatchThrus              0

   Number of Slice LUTS                   5075 out of 53200   9
   Number of Slice LUT-Flip Flop pairs    6826 out of 53200  12


Overall effort level (-ol):   High 
Router effort level (-rl):    High 

INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more information, see the TSI report.  Please consult the Xilinx
   Command Line Tools User Guide for information on generating a TSI report.
Starting initial Timing Analysis.  REAL time: 15 secs 
Finished initial Timing Analysis.  REAL time: 15 secs 

WARNING:Par:288 - The signal
   axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_S2MM.I_CH2_FTCH_FIFO_NEW/V6_S6_AND_LATER.I_SYNC
   _FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM13_RAMD_D1_O has no load.  PAR will not attempt
   to route this signal.
WARNING:Par:288 - The signal
   axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.I_CH1_FTCH_FIFO_NEW/V6_S6_AND_LATER.I_SYNC
   _FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM13_RAMD_D1_O has no load.  PAR will not attempt
   to route this signal.
WARNING:Par:288 - The signal
   axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_S2MM.I_CH2_FTCH_FIFO_NEW/V6_S6_AND_LATER.I_SYNC
   _FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM14_RAMD_D1_O has no load.  PAR will not attempt
   to route this signal.
WARNING:Par:288 - The signal
   axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.I_CH1_FTCH_FIFO_NEW/V6_S6_AND_LATER.I_SYNC
   _FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM14_RAMD_D1_O has no load.  PAR will not attempt
   to route this signal.
WARNING:Par:288 - The signal
   axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.I_CH1_FTCH_FIFO_NEW/V6_S6_AND_LATER.I_SYNC
   _FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM15_RAMD_D1_O has no load.  PAR will not attempt
   to route this signal.
WARNING:Par:288 - The signal
   axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRIT
   E.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM
   _RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_S2MM.I_CH2_FTCH_FIFO_NEW/V6_S6_AND_LATER.I_SYNC
   _FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM15_RAMD_D1_O has no load.  PAR will not attempt
   to route this signal.
WARNING:Par:288 - The signal
   axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_S2MM.I_CH2_FTCH_FIFO_NEW/V6_S6_AND_LATER.I_SYNC
   _FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM12_RAMD_D1_O has no load.  PAR will not attempt
   to route this signal.
WARNING:Par:288 - The signal
   axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.I_CH1_FTCH_FIFO_NEW/V6_S6_AND_LATER.I_SYNC
   _FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM12_RAMD_D1_O has no load.  PAR will not attempt
   to route this signal.
WARNING:Par:288 - The signal
   axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.I_CH1_FTCH_FIFO_NEW/V6_S6_AND_LATER.I_SYNC
   _FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM5_RAMD_D1_O has no load.  PAR will not attempt
   to route this signal.
WARNING:Par:288 - The signal
   axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_S2MM.I_CH2_FTCH_FIFO_NEW/V6_S6_AND_LATER.I_SYNC
   _FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM5_RAMD_D1_O has no load.  PAR will not attempt
   to route this signal.
WARNING:Par:288 - The signal axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/data_concat_61 has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/data_concat_63 has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal
   axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRIT
   E.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mra
   m_RAM_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.I_CH1_FTCH_FIFO_NEW/V6_S6_AND_LATER.I_SYNC
   _FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3_RAMD_D1_O has no load.  PAR will not attempt
   to route this signal.
WARNING:Par:288 - The signal
   axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.I_CH1_FTCH_FIFO_NEW/V6_S6_AND_LATER.I_SYNC
   _FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM4_RAMD_D1_O has no load.  PAR will not attempt
   to route this signal.
WARNING:Par:288 - The signal
   axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.I_CH1_FTCH_FIFO_NEW/V6_S6_AND_LATER.I_SYNC
   _FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM6_RAMD_D1_O has no load.  PAR will not attempt
   to route this signal.
WARNING:Par:288 - The signal
   axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.I_CH1_FTCH_FIFO_NEW/V6_S6_AND_LATER.I_SYNC
   _FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM11_RAMA_D1_DPO has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal
   axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.I_CH1_FTCH_FIFO_NEW/V6_S6_AND_LATER.I_SYNC
   _FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM11_RAMB_D1_DPO has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal
   axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.I_CH1_FTCH_FIFO_NEW/V6_S6_AND_LATER.I_SYNC
   _FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM11_RAMD_D1_O has no load.  PAR will not attempt
   to route this signal.
WARNING:Par:288 - The signal
   axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_S2MM.I_CH2_FTCH_FIFO_NEW/V6_S6_AND_LATER.I_SYNC
   _FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM11_RAMA_D1_DPO has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal
   axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_S2MM.I_CH2_FTCH_FIFO_NEW/V6_S6_AND_LATER.I_SYNC
   _FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM11_RAMB_D1_DPO has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal
   axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_S2MM.I_CH2_FTCH_FIFO_NEW/V6_S6_AND_LATER.I_SYNC
   _FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM11_RAMD_D1_O has no load.  PAR will not attempt
   to route this signal.
WARNING:Par:288 - The signal
   axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_S2MM.I_CH2_FTCH_FIFO_NEW/V6_S6_AND_LATER.I_SYNC
   _FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM10_RAMB_D1_DPO has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal
   axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_S2MM.I_CH2_FTCH_FIFO_NEW/V6_S6_AND_LATER.I_SYNC
   _FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM10_RAMC_D1_DPO has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal
   axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_S2MM.I_CH2_FTCH_FIFO_NEW/V6_S6_AND_LATER.I_SYNC
   _FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM10_RAMD_D1_O has no load.  PAR will not attempt
   to route this signal.
WARNING:Par:288 - The signal axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/data_concat_57 has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/data_concat_55 has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal
   axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_S2MM.I_CH2_FTCH_FIFO_NEW/V6_S6_AND_LATER.I_SYNC
   _FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3_RAMD_D1_O has no load.  PAR will not attempt
   to route this signal.
WARNING:Par:288 - The signal
   axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_S2MM.I_CH2_FTCH_FIFO_NEW/V6_S6_AND_LATER.I_SYNC
   _FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM4_RAMD_D1_O has no load.  PAR will not attempt
   to route this signal.
WARNING:Par:288 - The signal
   axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.I_CH1_FTCH_FIFO_NEW/V6_S6_AND_LATER.I_SYNC
   _FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM9_RAMD_D1_O has no load.  PAR will not attempt
   to route this signal.
WARNING:Par:288 - The signal
   axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.I_CH1_FTCH_FIFO_NEW/V6_S6_AND_LATER.I_SYNC
   _FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM10_RAMB_D1_DPO has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal
   axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.I_CH1_FTCH_FIFO_NEW/V6_S6_AND_LATER.I_SYNC
   _FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM10_RAMD_D1_O has no load.  PAR will not attempt
   to route this signal.
WARNING:Par:288 - The signal
   axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.I_CH1_FTCH_FIFO_NEW/V6_S6_AND_LATER.I_SYNC
   _FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMD_D1_O has no load.  PAR will not attempt
   to route this signal.
WARNING:Par:288 - The signal
   axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_S2MM.I_CH2_FTCH_FIFO_NEW/V6_S6_AND_LATER.I_SYNC
   _FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM6_RAMD_D1_O has no load.  PAR will not attempt
   to route this signal.
WARNING:Par:288 - The signal
   axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_S2MM.I_CH2_FTCH_FIFO_NEW/V6_S6_AND_LATER.I_SYNC
   _FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM9_RAMD_D1_O has no load.  PAR will not attempt
   to route this signal.
WARNING:Par:288 - The signal
   axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_S2MM.I_CH2_FTCH_FIFO_NEW/V6_S6_AND_LATER.I_SYNC
   _FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMD_D1_O has no load.  PAR will not attempt
   to route this signal.
WARNING:Par:288 - The signal
   axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.I_CH1_FTCH_FIFO_NEW/V6_S6_AND_LATER.I_SYNC
   _FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMD_D1_O has no load.  PAR will not attempt
   to route this signal.
WARNING:Par:288 - The signal
   axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.I_CH1_FTCH_FIFO_NEW/V6_S6_AND_LATER.I_SYNC
   _FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM8_RAMD_D1_O has no load.  PAR will not attempt
   to route this signal.
WARNING:Par:288 - The signal
   axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.I_CH1_FTCH_FIFO_NEW/V6_S6_AND_LATER.I_SYNC
   _FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM7_RAMD_D1_O has no load.  PAR will not attempt
   to route this signal.
WARNING:Par:288 - The signal
   axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_S2MM.I_CH2_FTCH_FIFO_NEW/V6_S6_AND_LATER.I_SYNC
   _FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM8_RAMD_D1_O has no load.  PAR will not attempt
   to route this signal.
WARNING:Par:288 - The signal
   axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_S2MM.I_CH2_FTCH_FIFO_NEW/V6_S6_AND_LATER.I_SYNC
   _FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM7_RAMD_D1_O has no load.  PAR will not attempt
   to route this signal.
WARNING:Par:288 - The signal
   axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_S2MM.I_CH2_FTCH_FIFO_NEW/V6_S6_AND_LATER.I_SYNC
   _FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMD_D1_O has no load.  PAR will not attempt
   to route this signal.
WARNING:Par:288 - The signal
   axi_dma_0/axi_dma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/S6.I_SYNC_FIFOGEN_F
   IFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
Starting Router


Phase  1  : 36299 unrouted;      REAL time: 20 secs 

Phase  2  : 28387 unrouted;      REAL time: 21 secs 

Phase  3  : 8999 unrouted;      REAL time: 30 secs 

Phase  4  : 8999 unrouted; (Setup:0, Hold:53988, Component Switching Limit:0)     REAL time: 33 secs 

Updating file: system.ncd with current fully routed design.

Phase  5  : 0 unrouted; (Setup:0, Hold:45632, Component Switching Limit:0)     REAL time: 41 secs 

Phase  6  : 0 unrouted; (Setup:0, Hold:45632, Component Switching Limit:0)     REAL time: 41 secs 

Phase  7  : 0 unrouted; (Setup:0, Hold:45632, Component Switching Limit:0)     REAL time: 41 secs 

Phase  8  : 0 unrouted; (Setup:0, Hold:45632, Component Switching Limit:0)     REAL time: 41 secs 

Phase  9  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 44 secs 
Total REAL time to Router completion: 44 secs 
Total CPU time to Router completion: 39 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|processing_system7_0 |              |      |      |            |             |
|          _FCLK_CLK0 |BUFGCTRL_X0Y31| No   | 2223 |  0.437     |  2.056      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

* The fanout is the number of component pins not the individual BEL loads,
for example SLICE loads not FF loads.

Timing Score: 0 (Setup: 0, Hold: 0, Component Switching Limit: 0)

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
  TS_clk_fpga_0 = PERIOD TIMEGRP "clk_fpga_ | SETUP       |     0.038ns|     9.962ns|       0|           0
  0" 100 MHz HIGH 50| HOLD        |     0.002ns|            |       0|           0
----------------------------------------------------------------------------------------------------------
  PATH "TS_axi_interconnect_1_reset_resync_ | SETUP       |         N/A|     1.096ns|     N/A|           0
  path" TIG                                 |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_axi4lite_0_reset_resync_path" TI | SETUP       |         N/A|     1.096ns|     N/A|           0
  G                                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------


All constraints were met.
INFO:Timing:2761 - N/A entries in the Constraints List may indicate that the 
   constraint is not analyzed due to the following: No paths covered by this 
   constraint; Other constraints intersect with this constraint; or This 
   constraint was disabled by a Path Tracing Control. Please run the Timespec 
   Interaction Report (TSI) via command line (trce tsi) or Timing Analyzer GUI.


Generating Pad Report.

All signals are completely routed.

WARNING:Par:283 - There are 44 loadless signals in this design. This design will cause Bitgen to issue DRC warnings.

Total REAL time to PAR completion: 58 secs 
Total CPU time to PAR completion: 42 secs 

Peak Memory Usage:  911 MB

Placer: Placement generated during map.
Routing: Completed - No errors found.
Timing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 46
Number of info messages: 1

Writing design to file system.ncd



PAR done!



#----------------------------------------------#
# Starting program post_par_trce
# trce -e 3 -xml system.twx system.ncd system.pcf 
#----------------------------------------------#
Release 14.7 - Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.


PMSPEC -- Overriding Xilinx file <C:/Xilinx/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <C:/Xilinx/14.7/ISE_DS/ISE/zynq/data/zynq.acd>
Loading device for application Rf_Device from file '7z020.nph' in environment
C:\Xilinx\14.7\ISE_DS\ISE\;C:\Xilinx\14.7\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc7z020, package clg484, speed -1
INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more
   information, see the TSI report.  Please consult the Xilinx Command Line
   Tools User Guide for information on generating a TSI report.
--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -e 3 -xml system.twx
system.ncd system.pcf


Design file:              system.ncd
Physical constraint file: system.pcf
Device,speed:             xc7z020,-1 (PRODUCTION 1.08 2013-10-13)
Report level:             error report
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in
   the unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of
   this model, and for more information on accounting for different loading conditions, please see the device datasheet.


Timing summary:
---------------

Timing errors: 0  Score: 0 (Setup/Max: 0, Hold: 0)

Constraints cover 201161 paths, 0 nets, and 30433 connections

Design statistics:
   Minimum period:   9.962ns (Maximum frequency: 100.381MHz)


Analysis completed Tue May 02 13:27:50 2017
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Number of info messages: 4
Total time: 17 secs 


xflow done!
touch __xps/system_routed
xilperl C:/Xilinx/14.7/ISE_DS/EDK/data/fpga_impl/observe_par.pl -error yes implementation/system.par
Analyzing implementation/system.par
"*********************************************"
"Running Bitgen.."
"*********************************************"
cd implementation & bitgen -w -f bitgen.ut system & cd ..
Release 14.7 - Bitgen P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <C:/Xilinx/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <C:/Xilinx/14.7/ISE_DS/ISE/zynq/data/zynq.acd>
Loading device for application Rf_Device from file '7z020.nph' in environment
C:\Xilinx\14.7\ISE_DS\ISE\;C:\Xilinx\14.7\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc7z020, package clg484, speed -1
Opened constraints file system.pcf.

Tue May 02 13:28:03 2017

Running DRC.
WARNING:PhysDesignRules:367 - The signal
   <axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTC
   H_QUEUE_I/GEN_S2MM.I_CH2_FTCH_FIFO_NEW/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xs
   t_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM13_
   RAMD_D1_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTC
   H_QUEUE_I/GEN_MM2S.I_CH1_FTCH_FIFO_NEW/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xs
   t_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM13_
   RAMD_D1_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTC
   H_QUEUE_I/GEN_S2MM.I_CH2_FTCH_FIFO_NEW/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xs
   t_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM14_
   RAMD_D1_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTC
   H_QUEUE_I/GEN_MM2S.I_CH1_FTCH_FIFO_NEW/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xs
   t_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM14_
   RAMD_D1_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTC
   H_QUEUE_I/GEN_MM2S.I_CH1_FTCH_FIFO_NEW/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xs
   t_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM15_
   RAMD_D1_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slo
   t[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_ins
   t/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/
   grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTC
   H_QUEUE_I/GEN_S2MM.I_CH2_FTCH_FIFO_NEW/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xs
   t_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM15_
   RAMD_D1_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTC
   H_QUEUE_I/GEN_S2MM.I_CH2_FTCH_FIFO_NEW/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xs
   t_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM12_
   RAMD_D1_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTC
   H_QUEUE_I/GEN_MM2S.I_CH1_FTCH_FIFO_NEW/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xs
   t_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM12_
   RAMD_D1_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTC
   H_QUEUE_I/GEN_MM2S.I_CH1_FTCH_FIFO_NEW/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xs
   t_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM5_R
   AMD_D1_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTC
   H_QUEUE_I/GEN_S2MM.I_CH2_FTCH_FIFO_NEW/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xs
   t_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM5_R
   AMD_D1_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/data_concat_6
   1> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/data_concat_6
   3> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slo
   t[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_ins
   t/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfif
   o.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMD_D1_O> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTC
   H_QUEUE_I/GEN_MM2S.I_CH1_FTCH_FIFO_NEW/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xs
   t_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3_R
   AMD_D1_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTC
   H_QUEUE_I/GEN_MM2S.I_CH1_FTCH_FIFO_NEW/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xs
   t_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM4_R
   AMD_D1_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTC
   H_QUEUE_I/GEN_MM2S.I_CH1_FTCH_FIFO_NEW/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xs
   t_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM6_R
   AMD_D1_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTC
   H_QUEUE_I/GEN_MM2S.I_CH1_FTCH_FIFO_NEW/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xs
   t_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM11_
   RAMA_D1_DPO> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTC
   H_QUEUE_I/GEN_MM2S.I_CH1_FTCH_FIFO_NEW/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xs
   t_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM11_
   RAMB_D1_DPO> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTC
   H_QUEUE_I/GEN_MM2S.I_CH1_FTCH_FIFO_NEW/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xs
   t_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM11_
   RAMD_D1_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTC
   H_QUEUE_I/GEN_S2MM.I_CH2_FTCH_FIFO_NEW/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xs
   t_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM11_
   RAMA_D1_DPO> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTC
   H_QUEUE_I/GEN_S2MM.I_CH2_FTCH_FIFO_NEW/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xs
   t_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM11_
   RAMB_D1_DPO> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTC
   H_QUEUE_I/GEN_S2MM.I_CH2_FTCH_FIFO_NEW/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xs
   t_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM11_
   RAMD_D1_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTC
   H_QUEUE_I/GEN_S2MM.I_CH2_FTCH_FIFO_NEW/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xs
   t_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM10_
   RAMB_D1_DPO> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTC
   H_QUEUE_I/GEN_S2MM.I_CH2_FTCH_FIFO_NEW/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xs
   t_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM10_
   RAMC_D1_DPO> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTC
   H_QUEUE_I/GEN_S2MM.I_CH2_FTCH_FIFO_NEW/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xs
   t_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM10_
   RAMD_D1_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/data_concat_5
   7> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/data_concat_5
   5> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTC
   H_QUEUE_I/GEN_S2MM.I_CH2_FTCH_FIFO_NEW/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xs
   t_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3_R
   AMD_D1_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTC
   H_QUEUE_I/GEN_S2MM.I_CH2_FTCH_FIFO_NEW/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xs
   t_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM4_R
   AMD_D1_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTC
   H_QUEUE_I/GEN_MM2S.I_CH1_FTCH_FIFO_NEW/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xs
   t_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM9_R
   AMD_D1_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTC
   H_QUEUE_I/GEN_MM2S.I_CH1_FTCH_FIFO_NEW/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xs
   t_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM10_
   RAMB_D1_DPO> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTC
   H_QUEUE_I/GEN_MM2S.I_CH1_FTCH_FIFO_NEW/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xs
   t_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM10_
   RAMD_D1_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTC
   H_QUEUE_I/GEN_MM2S.I_CH1_FTCH_FIFO_NEW/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xs
   t_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_R
   AMD_D1_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTC
   H_QUEUE_I/GEN_S2MM.I_CH2_FTCH_FIFO_NEW/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xs
   t_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM6_R
   AMD_D1_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTC
   H_QUEUE_I/GEN_S2MM.I_CH2_FTCH_FIFO_NEW/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xs
   t_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM9_R
   AMD_D1_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTC
   H_QUEUE_I/GEN_S2MM.I_CH2_FTCH_FIFO_NEW/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xs
   t_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_R
   AMD_D1_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTC
   H_QUEUE_I/GEN_MM2S.I_CH1_FTCH_FIFO_NEW/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xs
   t_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_R
   AMD_D1_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTC
   H_QUEUE_I/GEN_MM2S.I_CH1_FTCH_FIFO_NEW/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xs
   t_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM8_R
   AMD_D1_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTC
   H_QUEUE_I/GEN_MM2S.I_CH1_FTCH_FIFO_NEW/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xs
   t_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM7_R
   AMD_D1_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTC
   H_QUEUE_I/GEN_S2MM.I_CH2_FTCH_FIFO_NEW/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xs
   t_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM8_R
   AMD_D1_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTC
   H_QUEUE_I/GEN_S2MM.I_CH2_FTCH_FIFO_NEW/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xs
   t_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM7_R
   AMD_D1_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTC
   H_QUEUE_I/GEN_S2MM.I_CH2_FTCH_FIFO_NEW/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xs
   t_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_R
   AMD_D1_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <axi_dma_0/axi_dma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_
   ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/S6.I_SYNC_FIFOGEN_FIFO/V6_S6_AND_LA
   TER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_f
   ifo.mem/gdm.dm/Mram_RAM1_RAMD_D1_O> is incomplete. The signal does not drive
   any load pins in the design.
DRC detected 0 errors and 44 warnings.  Please see the previously displayed
individual error or warning messages for more details.
INFO:Security:51 - The XILINXD_LICENSE_FILE environment variable is not set.
INFO:Security:52 - The LM_LICENSE_FILE environment variable is set to
'1717@io.ece.iastate.edu;27008@io.ece.iastate.edu;
27006@io.ece.iastate.edu;27003@io.ece.iastate.edu'.
INFO:Security:54 - 'xc7z020' is a WebPack part.
WARNING:Security:43 - No license file was found in the standard Xilinx license
directory.
WARNING:Security:44 - Since no license file was found,
       please run the Xilinx License Configuration Manager
       (xlcm or "Manage Xilinx Licenses")
       to assist in obtaining a license.
WARNING:Security:42 - Your software subscription period has lapsed. Your current
version of Xilinx tools will continue to function, but you no longer qualify for
Xilinx software updates or new releases.

Creating bit map...
Saving bit stream in "system.bit".
Bitstream generation is complete.
Done!

********************************************************************************
At Local date and time: Tue May 02 13:28:38 2017
 xsdk.exe -hwspec \\my.files.iastate.edu\users\mdavies\Cpre488\conware\xps\system\SDK\SDK_Export\hw\system.xml started...
Xilinx Software Development Kit
Xilinx EDK 14.7 Build EDK_P.20131013
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
Done!
Writing filter settings....
Done writing filter settings to:
	\\my.files.iastate.edu\users\mdavies\Cpre488\conware\xps\system\etc\system.filters
Done writing Tab View settings to:
	\\my.files.iastate.edu\users\mdavies\Cpre488\conware\xps\system\etc\system.gui
Writing filter settings....
Done writing filter settings to:
	\\my.files.iastate.edu\users\mdavies\Cpre488\conware\xps\system\etc\system.filters
Done writing Tab View settings to:
	\\my.files.iastate.edu\users\mdavies\Cpre488\conware\xps\system\etc\system.gui

********************************************************************************
At Local date and time: Tue May 02 13:45:53 2017
 make -f system.make exporttosdk started...
IF NOT EXIST "SDK\SDK_Export\hw" @mkdir "SDK\SDK_Export\hw"
pscgen -mhs system.mhs -expdir SDK\SDK_Export\hw
Generating ps7_init code for Si version 1.... 
Generating ps7_init code for Si version 2.... 
Generating ps7_init code for Si version 3.... 
psf2Edward -inp system.xmp -flat_zynq -dont_run_checkhwsys -dont_add_loginfo -make_inst_lower -edwver 1.2 -xml SDK\SDK_Export\hw/system.xml 
Qt: Untested Windows version 6.2 detected!
Release 14.7 - psf2Edward EDK_P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
WARNING:EDK:2486 - The bitwidth 52 of new value 0xc00000000fe81 is greater than
   32
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: C_INTERCONNECT_M_AXI_BASE_ID -
   Failure in evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\EDK\data\coremodel\axi\data\tools_axi_v1_01_a.txt line
   19 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY:
   C_INTERCONNECT_M_AXI_IS_ACLK_ASYNC - Failure in evaluting ISVALID expresion
   "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\EDK\data\coremodel\axi\data\tools_axi_v1_01_a.txt line
   20 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: C_INTERCONNECT_M_AXI_ACLK_RATIO
   - Failure in evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\EDK\data\coremodel\axi\data\tools_axi_v1_01_a.txt line
   21 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY:
   C_INTERCONNECT_M_AXI_ARB_PRIORITY - Failure in evaluting ISVALID expresion
   "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\EDK\data\coremodel\axi\data\tools_axi_v1_01_a.txt line
   22 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: C_INTERCONNECT_M_AXI_AW_REGISTER
   - Failure in evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\EDK\data\coremodel\axi\data\tools_axi_v1_01_a.txt line
   23 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: C_INTERCONNECT_M_AXI_AR_REGISTER
   - Failure in evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\EDK\data\coremodel\axi\data\tools_axi_v1_01_a.txt line
   24 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: C_INTERCONNECT_M_AXI_W_REGISTER
   - Failure in evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\EDK\data\coremodel\axi\data\tools_axi_v1_01_a.txt line
   25 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: C_INTERCONNECT_M_AXI_R_REGISTER
   - Failure in evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\EDK\data\coremodel\axi\data\tools_axi_v1_01_a.txt line
   26 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: C_INTERCONNECT_M_AXI_B_REGISTER
   - Failure in evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\EDK\data\coremodel\axi\data\tools_axi_v1_01_a.txt line
   27 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY:
   C_INTERCONNECT_M_AXI_WRITE_FIFO_DEPTH - Failure in evaluting ISVALID
   expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\EDK\data\coremodel\axi\data\tools_axi_v1_01_a.txt line
   28 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY:
   C_INTERCONNECT_M_AXI_READ_FIFO_DEPTH - Failure in evaluting ISVALID expresion
   "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\EDK\data\coremodel\axi\data\tools_axi_v1_01_a.txt line
   29 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY:
   C_INTERCONNECT_M_AXI_WRITE_ISSUING - Failure in evaluting ISVALID expresion
   "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\EDK\data\coremodel\axi\data\tools_axi_v1_01_a.txt line
   30 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY:
   C_INTERCONNECT_M_AXI_READ_ISSUING - Failure in evaluting ISVALID expresion
   "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\EDK\data\coremodel\axi\data\tools_axi_v1_01_a.txt line
   31 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ACLK - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 119 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARESETN - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 120 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_AWID - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 121 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_AWADDR - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 122 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_AWLEN - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 123 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_AWSIZE - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 124 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_AWBURST - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 125 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_AWCACHE - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 126 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_AWPROT - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 127 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_AWLOCK - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 128 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_AWVALID - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 129 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_AWREADY - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 130 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_WDATA - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 131 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_WSTRB - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 132 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_WLAST - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 133 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_WVALID - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 134 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_WREADY - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 135 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_BID - Failure in evaluting
   ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 136 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_BRESP - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 137 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_BVALID - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 138 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_BREADY - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 139 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARID - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 140 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARADDR - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 141 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARLEN - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 142 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARSIZE - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 143 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARBURST - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 144 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARCACHE - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 145 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARPROT - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 146 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARLOCK - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 147 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARVALID - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 148 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARREADY - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 149 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_RID - Failure in evaluting
   ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 150 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_RDATA - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 151 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_RRESP - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 152 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_RLAST - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 153 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_RVALID - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 154 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_RREADY - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 155 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI - Failure in evaluting
   ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 73 
WARNING:EDK:4131 - IPNAME: ps7_qspi_0, PROPERTY: SCK_I - Failure in evaluting
   ISVALID expresion "(C_USE_STARTUP==0)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_qspi_v1_00
   _a\data\ps7_qspi_v2_1_0.mpd line 102 
WARNING:EDK:4131 - IPNAME: ps7_qspi_0, PROPERTY: SCK_O - Failure in evaluting
   ISVALID expresion "(C_USE_STARTUP==0)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_qspi_v1_00
   _a\data\ps7_qspi_v2_1_0.mpd line 103 
WARNING:EDK:4131 - IPNAME: ps7_qspi_0, PROPERTY: SCK_T - Failure in evaluting
   ISVALID expresion "(C_USE_STARTUP==0)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_qspi_v1_00
   _a\data\ps7_qspi_v2_1_0.mpd line 104 
WARNING:EDK:4131 - IPNAME: ps7_qspi_0, PROPERTY: SCK - Failure in evaluting
   ISVALID expresion "(C_USE_STARTUP==0)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_qspi_v1_00
   _a\data\ps7_qspi_v2_1_0.mpd line 122 

Overriding IP level properties ...

Computing clock values...

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor ps7_cortexa9_0
  (0000000000-0x0002ffff) ps7_ram_0	ps7_axi_interconnect_0
  (0x00100000-0x1fffffff) ps7_ddr_0	ps7_axi_interconnect_0
  (0x40400000-0x4040ffff) axi_dma_0	ps7_axi_interconnect_0->axi4lite_0
  (0x41200000-0x4120ffff) SWs_8Bits	ps7_axi_interconnect_0->axi4lite_0
  (0x41220000-0x4122ffff) LEDs_8Bits	ps7_axi_interconnect_0->axi4lite_0
  (0x41240000-0x4124ffff) BTNs_5Bits	ps7_axi_interconnect_0->axi4lite_0
  (0xe0001000-0xe0001fff) ps7_uart_1	ps7_axi_interconnect_0
  (0xe0002000-0xe0002fff) ps7_usb_0	ps7_axi_interconnect_0
  (0xe000a000-0xe000afff) ps7_gpio_0	ps7_axi_interconnect_0
  (0xe000b000-0xe000bfff) ps7_ethernet_0	ps7_axi_interconnect_0
  (0xe000d000-0xe000dfff) ps7_qspi_0	ps7_axi_interconnect_0
  (0xe0100000-0xe0100fff) ps7_sd_0	ps7_axi_interconnect_0
  (0xe0200000-0xe0200fff) ps7_iop_bus_config_0	ps7_axi_interconnect_0
  (0xf8000000-0xf8000fff) ps7_slcr_0	ps7_axi_interconnect_0
  (0xf8001000-0xf8001fff) ps7_ttc_0	ps7_axi_interconnect_0
  (0xf8003000-0xf8003fff) ps7_dma_s	ps7_axi_interconnect_0
  (0xf8004000-0xf8004fff) ps7_dma_ns	ps7_axi_interconnect_0
  (0xf8006000-0xf8006fff) ps7_ddrc_0	ps7_axi_interconnect_0
  (0xf8007000-0xf80070ff) ps7_dev_cfg_0	ps7_axi_interconnect_0
  (0xf8007100-0xf8007120) ps7_xadc_0	ps7_axi_interconnect_0
  (0xf8008000-0xf8008fff) ps7_afi_0	ps7_axi_interconnect_0
  (0xf8009000-0xf8009fff) ps7_afi_1	ps7_axi_interconnect_0
  (0xf800a000-0xf800afff) ps7_afi_2	ps7_axi_interconnect_0
  (0xf800b000-0xf800bfff) ps7_afi_3	ps7_axi_interconnect_0
  (0xf800c000-0xf800cfff) ps7_ocmc_0	ps7_axi_interconnect_0
  (0xf8800000-0xf88fffff) ps7_coresight_comp_0	ps7_axi_interconnect_0
  (0xf8900000-0xf89fffff) ps7_gpv_0	ps7_axi_interconnect_0
  (0xf8f00000-0xf8f000fc) ps7_scuc_0	ps7_axi_interconnect_0
  (0xf8f00100-0xf8f001ff) ps7_scugic_0	ps7_axi_interconnect_0
  (0xf8f00200-0xf8f002ff) ps7_globaltimer_0	ps7_axi_interconnect_0
  (0xf8f00600-0xf8f0061f) ps7_scutimer_0	ps7_axi_interconnect_0
  (0xf8f00620-0xf8f006ff) ps7_scuwdt_0	ps7_axi_interconnect_0
  (0xf8f01000-0xf8f01fff) ps7_intc_dist_0	ps7_axi_interconnect_0
  (0xf8f02000-0xf8f02fff) ps7_l2cachec_0	ps7_axi_interconnect_0
  (0xfc000000-0xfcffffff) ps7_qspi_linear_0	ps7_axi_interconnect_0
  (0xffff0000-0xfffffdff) ps7_ram_1	ps7_axi_interconnect_0
Address Map for Processor ps7_cortexa9_1
  (0000000000-0x0002ffff) ps7_ram_0	ps7_axi_interconnect_0
  (0x00100000-0x1fffffff) ps7_ddr_0	ps7_axi_interconnect_0
  (0x40400000-0x4040ffff) axi_dma_0	ps7_axi_interconnect_0->axi4lite_0
  (0x41200000-0x4120ffff) SWs_8Bits	ps7_axi_interconnect_0->axi4lite_0
  (0x41220000-0x4122ffff) LEDs_8Bits	ps7_axi_interconnect_0->axi4lite_0
  (0x41240000-0x4124ffff) BTNs_5Bits	ps7_axi_interconnect_0->axi4lite_0
  (0xe0001000-0xe0001fff) ps7_uart_1	ps7_axi_interconnect_0
  (0xe0002000-0xe0002fff) ps7_usb_0	ps7_axi_interconnect_0
  (0xe000a000-0xe000afff) ps7_gpio_0	ps7_axi_interconnect_0
  (0xe000b000-0xe000bfff) ps7_ethernet_0	ps7_axi_interconnect_0
  (0xe000d000-0xe000dfff) ps7_qspi_0	ps7_axi_interconnect_0
  (0xe0100000-0xe0100fff) ps7_sd_0	ps7_axi_interconnect_0
  (0xe0200000-0xe0200fff) ps7_iop_bus_config_0	ps7_axi_interconnect_0
  (0xf8000000-0xf8000fff) ps7_slcr_0	ps7_axi_interconnect_0
  (0xf8001000-0xf8001fff) ps7_ttc_0	ps7_axi_interconnect_0
  (0xf8003000-0xf8003fff) ps7_dma_s	ps7_axi_interconnect_0
  (0xf8004000-0xf8004fff) ps7_dma_ns	ps7_axi_interconnect_0
  (0xf8006000-0xf8006fff) ps7_ddrc_0	ps7_axi_interconnect_0
  (0xf8007000-0xf80070ff) ps7_dev_cfg_0	ps7_axi_interconnect_0
  (0xf8007100-0xf8007120) ps7_xadc_0	ps7_axi_interconnect_0
  (0xf8008000-0xf8008fff) ps7_afi_0	ps7_axi_interconnect_0
  (0xf8009000-0xf8009fff) ps7_afi_1	ps7_axi_interconnect_0
  (0xf800a000-0xf800afff) ps7_afi_2	ps7_axi_interconnect_0
  (0xf800b000-0xf800bfff) ps7_afi_3	ps7_axi_interconnect_0
  (0xf800c000-0xf800cfff) ps7_ocmc_0	ps7_axi_interconnect_0
  (0xf8800000-0xf88fffff) ps7_coresight_comp_0	ps7_axi_interconnect_0
  (0xf8900000-0xf89fffff) ps7_gpv_0	ps7_axi_interconnect_0
  (0xf8f00000-0xf8f000fc) ps7_scuc_0	ps7_axi_interconnect_0
  (0xf8f00100-0xf8f001ff) ps7_scugic_0	ps7_axi_interconnect_0
  (0xf8f00200-0xf8f002ff) ps7_globaltimer_0	ps7_axi_interconnect_0
  (0xf8f00600-0xf8f0061f) ps7_scutimer_0	ps7_axi_interconnect_0
  (0xf8f00620-0xf8f006ff) ps7_scuwdt_0	ps7_axi_interconnect_0
  (0xf8f01000-0xf8f01fff) ps7_intc_dist_0	ps7_axi_interconnect_0
  (0xf8f02000-0xf8f02fff) ps7_l2cachec_0	ps7_axi_interconnect_0
  (0xfc000000-0xfcffffff) ps7_qspi_linear_0	ps7_axi_interconnect_0
  (0xffff0000-0xfffffdff) ps7_ram_1	ps7_axi_interconnect_0

Checking platform address map ...
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: C_INTERCONNECT_M_AXI_BASE_ID -
   Failure in evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\EDK\data\coremodel\axi\data\tools_axi_v1_01_a.txt line
   19 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY:
   C_INTERCONNECT_M_AXI_IS_ACLK_ASYNC - Failure in evaluting ISVALID expresion
   "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\EDK\data\coremodel\axi\data\tools_axi_v1_01_a.txt line
   20 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: C_INTERCONNECT_M_AXI_ACLK_RATIO
   - Failure in evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\EDK\data\coremodel\axi\data\tools_axi_v1_01_a.txt line
   21 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY:
   C_INTERCONNECT_M_AXI_ARB_PRIORITY - Failure in evaluting ISVALID expresion
   "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\EDK\data\coremodel\axi\data\tools_axi_v1_01_a.txt line
   22 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: C_INTERCONNECT_M_AXI_AW_REGISTER
   - Failure in evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\EDK\data\coremodel\axi\data\tools_axi_v1_01_a.txt line
   23 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: C_INTERCONNECT_M_AXI_AR_REGISTER
   - Failure in evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\EDK\data\coremodel\axi\data\tools_axi_v1_01_a.txt line
   24 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: C_INTERCONNECT_M_AXI_W_REGISTER
   - Failure in evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\EDK\data\coremodel\axi\data\tools_axi_v1_01_a.txt line
   25 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: C_INTERCONNECT_M_AXI_R_REGISTER
   - Failure in evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\EDK\data\coremodel\axi\data\tools_axi_v1_01_a.txt line
   26 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: C_INTERCONNECT_M_AXI_B_REGISTER
   - Failure in evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\EDK\data\coremodel\axi\data\tools_axi_v1_01_a.txt line
   27 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY:
   C_INTERCONNECT_M_AXI_WRITE_FIFO_DEPTH - Failure in evaluting ISVALID
   expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\EDK\data\coremodel\axi\data\tools_axi_v1_01_a.txt line
   28 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY:
   C_INTERCONNECT_M_AXI_READ_FIFO_DEPTH - Failure in evaluting ISVALID expresion
   "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\EDK\data\coremodel\axi\data\tools_axi_v1_01_a.txt line
   29 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY:
   C_INTERCONNECT_M_AXI_WRITE_ISSUING - Failure in evaluting ISVALID expresion
   "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\EDK\data\coremodel\axi\data\tools_axi_v1_01_a.txt line
   30 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY:
   C_INTERCONNECT_M_AXI_READ_ISSUING - Failure in evaluting ISVALID expresion
   "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\EDK\data\coremodel\axi\data\tools_axi_v1_01_a.txt line
   31 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ACLK - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 119 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARESETN - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 120 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_AWID - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 121 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_AWADDR - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 122 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_AWLEN - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 123 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_AWSIZE - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 124 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_AWBURST - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 125 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_AWCACHE - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 126 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_AWPROT - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 127 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_AWLOCK - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 128 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_AWVALID - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 129 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_AWREADY - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 130 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_WDATA - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 131 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_WSTRB - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 132 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_WLAST - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 133 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_WVALID - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 134 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_WREADY - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 135 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_BID - Failure in evaluting
   ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 136 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_BRESP - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 137 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_BVALID - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 138 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_BREADY - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 139 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARID - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 140 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARADDR - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 141 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARLEN - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 142 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARSIZE - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 143 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARBURST - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 144 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARCACHE - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 145 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARPROT - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 146 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARLOCK - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 147 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARVALID - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 148 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARREADY - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 149 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_RID - Failure in evaluting
   ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 150 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_RDATA - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 151 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_RRESP - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 152 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_RLAST - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 153 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_RVALID - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 154 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_RREADY - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 155 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI - Failure in evaluting
   ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 73 
WARNING:EDK:4131 - IPNAME: ps7_qspi_0, PROPERTY: SCK_I - Failure in evaluting
   ISVALID expresion "(C_USE_STARTUP==0)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_qspi_v1_00
   _a\data\ps7_qspi_v2_1_0.mpd line 102 
WARNING:EDK:4131 - IPNAME: ps7_qspi_0, PROPERTY: SCK_O - Failure in evaluting
   ISVALID expresion "(C_USE_STARTUP==0)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_qspi_v1_00
   _a\data\ps7_qspi_v2_1_0.mpd line 103 
WARNING:EDK:4131 - IPNAME: ps7_qspi_0, PROPERTY: SCK_T - Failure in evaluting
   ISVALID expresion "(C_USE_STARTUP==0)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_qspi_v1_00
   _a\data\ps7_qspi_v2_1_0.mpd line 104 
WARNING:EDK:4131 - IPNAME: ps7_qspi_0, PROPERTY: SCK - Failure in evaluting
   ISVALID expresion "(C_USE_STARTUP==0)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_qspi_v1_00
   _a\data\ps7_qspi_v2_1_0.mpd line 122 
Conversion to XML complete.
xdsgen -inp system.xmp -report SDK\SDK_Export\hw/system.html  -make_docs_local
Release 14.7 - xdsgen EDK_P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Qt: Untested Windows version 6.2 detected!
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_interconnect;v=v1_06_a;d=ds768
   _axi_interconnect.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_gpio;v=v1_01_b;d=ds744_axi_gpi
   o.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_gpio;v=v1_01_b;d=ds744_axi_gpi
   o.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_gpio;v=v1_01_b;d=ds744_axi_gpi
   o.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_dma;v=v6_03_a;d=pg021_axi_dma.
   pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_interconnect;v=v1_06_a;d=ds768
   _axi_interconnect.pdf
Generated Block Diagram.
Rasterizing axi4lite_0.jpg.....
Rasterizing SWs_8Bits.jpg.....
Rasterizing LEDs_8Bits.jpg.....
Rasterizing BTNs_5Bits.jpg.....
Rasterizing processing_system7_0.jpg.....
Rasterizing axi_dma_0.jpg.....
Rasterizing axi_interconnect_1.jpg.....
Rasterizing conware_0.jpg.....
Rasterizing system_blkd.jpg.....
Report generated.
Report generation completed.
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc7z020clg484-1 -lang vhdl -intstyle default    -msg __xps/ise/xmsgprops.lst system.mhs

Release 14.7 - platgen Xilinx EDK 14.7 Build EDK_P.20131013
 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc7z020clg484-1 -lang vhdl -intstyle default -msg
__xps/ise/xmsgprops.lst system.mhs 

WARNING:EDK - INFO:Security:51 - The XILINXD_LICENSE_FILE environment variable
   is not set.
   INFO:Security:52 - The LM_LICENSE_FILE environment variable is set to
   '1717@io.ece.iastate.edu;27008@io.ece.iastate.edu;
   27006@io.ece.iastate.edu;27003@io.ece.iastate.edu'.
   INFO:Security:71 - If a license for part 'xc7z020' is available, it will be
   possible to use 'XPS_TDP' instead of 'XPS'.
   WARNING:Security:43 - No license file was found in the standard Xilinx
   license directory.
   WARNING:Security:44 - Since no license file was found,
          please run the Xilinx License Configuration Manager
          (xlcm or "Manage Xilinx Licenses")
          to assist in obtaining a license.
   WARNING:Security:42 - Your software subscription period has lapsed. Your
   current version of Xilinx tools will continue to function, but you no longer
   qualify for Xilinx software updates or new releases.


Parse U:/Cpre488/conware/xps/system/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 300 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 304 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 308 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 312 
INFO:EDK:4130 - IPNAME: axi_dma, INSTANCE:axi_dma_0 - tcl is overriding
   PARAMETER C_M_AXIS_MM2S_PROTOCOL value to GENERIC -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_dma_v6_03_a\data
   \axi_dma_v2_1_0.mpd line 150 
INFO:EDK:4130 - IPNAME: axi_dma, INSTANCE:axi_dma_0 - tcl is overriding
   PARAMETER C_S_AXIS_S2MM_PROTOCOL value to GENERIC -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_dma_v6_03_a\data
   \axi_dma_v2_1_0.mpd line 151 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock
   'processing_system7_0_PS_CLK' is not specified. Clock DRCs will not be
   performed for IPs connected to that clock port, unless they are connected
   through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
  (0x40400000-0x4040ffff) axi_dma_0	axi4lite_0
  (0x41200000-0x4120ffff) SWs_8Bits	axi4lite_0
  (0x41220000-0x4122ffff) LEDs_8Bits	axi4lite_0
  (0x41240000-0x4124ffff) BTNs_5Bits	axi4lite_0

Checking platform address map ...

Checking platform configuration ...
IPNAME: axi_interconnect, INSTANCE: axi4lite_0 - 1 master(s) : 4 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi_interconnect_1 - 3 master(s) : 1
slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: s_axis_s2mm_tuser, CONNECTOR: conware_0_M_AXIS_TUSER -
   No driver found. Port will be driven to GND -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_dma_v6_03_a\data
   \axi_dma_v2_1_0.mpd line 259 
WARNING:EDK:4180 - PORT: s_axis_s2mm_tid, CONNECTOR: conware_0_M_AXIS_TID - No
   driver found. Port will be driven to GND -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_dma_v6_03_a\data
   \axi_dma_v2_1_0.mpd line 260 
WARNING:EDK:4180 - PORT: s_axis_s2mm_tdest, CONNECTOR: conware_0_M_AXIS_TDEST -
   No driver found. Port will be driven to GND -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_dma_v6_03_a\data
   \axi_dma_v2_1_0.mpd line 261 
WARNING:EDK:4181 - PORT: mm2s_prmry_reset_out_n, CONNECTOR: RESET_OUT_N -
   floating connection -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_dma_v6_03_a\data
   \axi_dma_v2_1_0.mpd line 221 
WARNING:EDK:4181 - PORT: mm2s_cntrl_reset_out_n, CONNECTOR: RESET_OUT_N -
   floating connection -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_dma_v6_03_a\data
   \axi_dma_v2_1_0.mpd line 230 
WARNING:EDK:4181 - PORT: s2mm_prmry_reset_out_n, CONNECTOR: RESET_OUT_N -
   floating connection -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_dma_v6_03_a\data
   \axi_dma_v2_1_0.mpd line 253 
WARNING:EDK:4181 - PORT: s2mm_sts_reset_out_n, CONNECTOR: RESET_OUT_N - floating
   connection -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_dma_v6_03_a\data
   \axi_dma_v2_1_0.mpd line 262 
WARNING:EDK:4181 - PORT: m_axis_mm2s_tkeep, CONNECTOR:
   axi_dma_0_M_AXIS_MM2S_TKEEP - floating connection -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_dma_v6_03_a\data
   \axi_dma_v2_1_0.mpd line 223 
WARNING:EDK:4181 - PORT: m_axis_mm2s_tuser, CONNECTOR:
   axi_dma_0_M_AXIS_MM2S_TUSER - floating connection -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_dma_v6_03_a\data
   \axi_dma_v2_1_0.mpd line 227 
WARNING:EDK:4181 - PORT: m_axis_mm2s_tid, CONNECTOR: axi_dma_0_M_AXIS_MM2S_TID -
   floating connection -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_dma_v6_03_a\data
   \axi_dma_v2_1_0.mpd line 228 
WARNING:EDK:4181 - PORT: m_axis_mm2s_tdest, CONNECTOR:
   axi_dma_0_M_AXIS_MM2S_TDEST - floating connection -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_dma_v6_03_a\data
   \axi_dma_v2_1_0.mpd line 229 
WARNING:EDK:4181 - PORT: M_AXIS_TSTRB, CONNECTOR: conware_0_M_AXIS_TSTRB -
   floating connection -
   U:\Cpre488\conware\xps\system\pcores\conware_v1_00_a\data\conware_v2_1_0.mpd
   line 40 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi4lite_0.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is
   overriding PARAMETER C_RANGE_CHECK value to 1 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 149 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_FCLK_CLK1_BUF value to FALSE -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 351 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_FCLK_CLK2_BUF value to FALSE -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 352 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_FCLK_CLK3_BUF value to FALSE -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 353 

INFO: Setting C_RANGE_CHECK = OFF for axi_interconnect axi_interconnect_1; no
DECERR checking will be performed.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_RANGE_CHECK value to 0 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 149 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...
ZynqConfig: Terminated for tcl mode

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
ZynqConfig: Terminated for tcl mode

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: No asynchronous clock conversions in axi_interconnect axi4lite_0.
ZynqConfig: Terminated for tcl mode
INFO: No asynchronous clock conversions in axi_interconnect axi_interconnect_1.

Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:axi_interconnect INSTANCE:axi4lite_0 -
U:\Cpre488\conware\xps\system\system.mhs line 41 - Copying cache implementation
netlist
IPNAME:axi_gpio INSTANCE:sws_8bits - U:\Cpre488\conware\xps\system\system.mhs
line 49 - Copying cache implementation netlist
IPNAME:axi_gpio INSTANCE:leds_8bits - U:\Cpre488\conware\xps\system\system.mhs
line 63 - Copying cache implementation netlist
IPNAME:axi_gpio INSTANCE:btns_5bits - U:\Cpre488\conware\xps\system\system.mhs
line 77 - Copying cache implementation netlist
IPNAME:processing_system7 INSTANCE:processing_system7_0 -
U:\Cpre488\conware\xps\system\system.mhs line 91 - Copying cache implementation
netlist
IPNAME:axi_dma INSTANCE:axi_dma_0 - U:\Cpre488\conware\xps\system\system.mhs
line 183 - Copying cache implementation netlist
IPNAME:axi_interconnect INSTANCE:axi_interconnect_1 -
U:\Cpre488\conware\xps\system\system.mhs line 209 - Copying cache implementation
netlist
IPNAME:conware INSTANCE:conware_0 - U:\Cpre488\conware\xps\system\system.mhs
line 217 - Copying cache implementation netlist

Elaborating instances ...

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 0.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 

Running NGCBUILD ...
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...

Total run time: 12.00 seconds
"Running synthesis..."
cd synthesis & synthesis.cmd
"xst -ifn "system_xst.scr" -intstyle silent"
"Running XST synthesis ..."
PMSPEC -- Overriding Xilinx file <C:/Xilinx/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <C:/Xilinx/14.7/ISE_DS/ISE/zynq/data/zynq.acd>
ERROR:HDLCompiler:806 - "\\my.files.iastate.edu\users\mdavies\Cpre488\conware\xps\system\hdl\system.vhd" Line 1356: Syntax error near "buffer".
ERROR:HDLCompiler:806 - "\\my.files.iastate.edu\users\mdavies\Cpre488\conware\xps\system\hdl\system.vhd" Line 1518: Syntax error near "buffer".
ERROR:HDLCompiler:806 - "\\my.files.iastate.edu\users\mdavies\Cpre488\conware\xps\system\hdl\system.vhd" Line 1559: Syntax error near "buffer".
ERROR:HDLCompiler:806 - "\\my.files.iastate.edu\users\mdavies\Cpre488\conware\xps\system\hdl\system.vhd" Line 2912: Syntax error near "buffer".
ERROR:HDLCompiler:432 - "\\my.files.iastate.edu\users\mdavies\Cpre488\conware\xps\system\hdl\system.vhd" Line 2908: Formal <aclk> has no actual or default value.
ERROR:HDLCompiler:854 - "\\my.files.iastate.edu\users\mdavies\Cpre488\conware\xps\system\hdl\system.vhd" Line 40: Unit <structure> ignored due to previous errors.
make: *** [implementation/system.ngc] Error 1
Done!
Writing filter settings....
Done writing filter settings to:
	\\my.files.iastate.edu\users\mdavies\Cpre488\conware\xps\system\etc\system.filters
Done writing Tab View settings to:
	\\my.files.iastate.edu\users\mdavies\Cpre488\conware\xps\system\etc\system.gui

Running DRCs...

Overriding IP level properties ...

Computing clock values...

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor processing_system7_0
  (0x40400000-0x4040ffff) axi_dma_0	axi4lite_0
  (0x41200000-0x4120ffff) SWs_8Bits	axi4lite_0
  (0x41220000-0x4122ffff) LEDs_8Bits	axi4lite_0
  (0x41240000-0x4124ffff) BTNs_5Bits	axi4lite_0

Checking platform address map ...

Checking platform configuration ...
IPNAME: axi_interconnect, INSTANCE: axi4lite_0 - 1 master(s) : 4 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi_interconnect_1 - 3 master(s) : 1 slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: conware_0_buffer_pin, CONNECTOR: buffer - No driver found. Port will be driven to GND - U:\Cpre488\conware\xps\system\_xps_tempmhsfilename.mhs line 29 
WARNING:EDK:4180 - PORT: s_axis_s2mm_tuser, CONNECTOR: conware_0_M_AXIS_TUSER - No driver found. Port will be driven to GND - C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_dma_v6_03_a\data\axi_dma_v2_1_0.mpd line 259 
WARNING:EDK:4180 - PORT: s_axis_s2mm_tid, CONNECTOR: conware_0_M_AXIS_TID - No driver found. Port will be driven to GND - C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_dma_v6_03_a\data\axi_dma_v2_1_0.mpd line 260 
WARNING:EDK:4180 - PORT: s_axis_s2mm_tdest, CONNECTOR: conware_0_M_AXIS_TDEST - No driver found. Port will be driven to GND - C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_dma_v6_03_a\data\axi_dma_v2_1_0.mpd line 261 
WARNING:EDK:4181 - PORT: mm2s_prmry_reset_out_n, CONNECTOR: RESET_OUT_N - floating connection - C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_dma_v6_03_a\data\axi_dma_v2_1_0.mpd line 221 
WARNING:EDK:4181 - PORT: mm2s_cntrl_reset_out_n, CONNECTOR: RESET_OUT_N - floating connection - C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_dma_v6_03_a\data\axi_dma_v2_1_0.mpd line 230 
WARNING:EDK:4181 - PORT: s2mm_prmry_reset_out_n, CONNECTOR: RESET_OUT_N - floating connection - C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_dma_v6_03_a\data\axi_dma_v2_1_0.mpd line 253 
WARNING:EDK:4181 - PORT: s2mm_sts_reset_out_n, CONNECTOR: RESET_OUT_N - floating connection - C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_dma_v6_03_a\data\axi_dma_v2_1_0.mpd line 262 
WARNING:EDK:4181 - PORT: m_axis_mm2s_tkeep, CONNECTOR: axi_dma_0_M_AXIS_MM2S_TKEEP - floating connection - C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_dma_v6_03_a\data\axi_dma_v2_1_0.mpd line 223 
WARNING:EDK:4181 - PORT: m_axis_mm2s_tuser, CONNECTOR: axi_dma_0_M_AXIS_MM2S_TUSER - floating connection - C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_dma_v6_03_a\data\axi_dma_v2_1_0.mpd line 227 
WARNING:EDK:4181 - PORT: m_axis_mm2s_tid, CONNECTOR: axi_dma_0_M_AXIS_MM2S_TID - floating connection - C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_dma_v6_03_a\data\axi_dma_v2_1_0.mpd line 228 
WARNING:EDK:4181 - PORT: m_axis_mm2s_tdest, CONNECTOR: axi_dma_0_M_AXIS_MM2S_TDEST - floating connection - C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_dma_v6_03_a\data\axi_dma_v2_1_0.mpd line 229 
WARNING:EDK:4181 - PORT: CONWARE_BUFFER, CONNECTOR: CONWARE_BUFFER - floating connection - U:\Cpre488\conware\xps\system\pcores\conware_v1_00_a\data\conware_v2_1_0.mpd line 28 
WARNING:EDK:4181 - PORT: M_AXIS_TSTRB, CONNECTOR: conware_0_M_AXIS_TSTRB - floating connection - U:\Cpre488\conware\xps\system\pcores\conware_v1_00_a\data\conware_v2_1_0.mpd line 40 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi4lite_0.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is overriding PARAMETER C_RANGE_CHECK value to 1 - C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_06_a\data\axi_interconnect_v2_1_0.mpd line 149 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is overriding PARAMETER C_FCLK_CLK1_BUF value to FALSE - C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_03_a\data\processing_system7_v2_1_0.mpd line 351 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is overriding PARAMETER C_FCLK_CLK2_BUF value to FALSE - C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_03_a\data\processing_system7_v2_1_0.mpd line 352 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is overriding PARAMETER C_FCLK_CLK3_BUF value to FALSE - C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_03_a\data\processing_system7_v2_1_0.mpd line 353 

INFO: Setting C_RANGE_CHECK = OFF for axi_interconnect axi_interconnect_1; no DECERR checking will be performed.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is overriding PARAMETER C_RANGE_CHECK value to 0 - C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_06_a\data\axi_interconnect_v2_1_0.mpd line 149 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
Done!

********************************************************************************
At Local date and time: Tue May 02 13:54:36 2017
 make -f system.make hwclean started...
rm -f implementation/system.ngc
rm -f implementation/system_axi4lite_0_wrapper.ngc implementation/system_sws_8bits_wrapper.ngc implementation/system_leds_8bits_wrapper.ngc implementation/system_btns_5bits_wrapper.ngc implementation/system_processing_system7_0_wrapper.ngc implementation/system_axi_dma_0_wrapper.ngc implementation/system_axi_interconnect_1_wrapper.ngc implementation/system_conware_0_wrapper.ngc
rm -f platgen.log
rm -f __xps/ise/_xmsgs/platgen.xmsgs
rm -f implementation/system.bmm
rm -rf implementation/cache
rm -f implementation/system.bit
rm -f implementation/system.ncd
rm -f implementation/system_bd.bmm 
rm -f implementation/system_map.ncd 
rm -f implementation/download.bit 
rm -f __xps/system_bits
rm -rf implementation synthesis xst hdl
rm -rf xst.srp system.srp
rm -f __xps/ise/_xmsgs/bitinit.xmsgs
rm -rf __xps/ps7_instance.mhs
Done!

********************************************************************************
At Local date and time: Tue May 02 13:55:17 2017
 make -f system.make exporttosdk started...
IF NOT EXIST "SDK\SDK_Export\hw" @mkdir "SDK\SDK_Export\hw"
pscgen -mhs system.mhs -expdir SDK\SDK_Export\hw
Generating ps7_init code for Si version 1.... 
Generating ps7_init code for Si version 2.... 
Generating ps7_init code for Si version 3.... 
psf2Edward -inp system.xmp -flat_zynq -dont_run_checkhwsys -dont_add_loginfo -make_inst_lower -edwver 1.2 -xml SDK\SDK_Export\hw/system.xml 
Qt: Untested Windows version 6.2 detected!
Release 14.7 - psf2Edward EDK_P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
WARNING:EDK:2486 - The bitwidth 52 of new value 0xc00000000fe81 is greater than
   32
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: C_INTERCONNECT_M_AXI_BASE_ID -
   Failure in evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\EDK\data\coremodel\axi\data\tools_axi_v1_01_a.txt line
   19 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY:
   C_INTERCONNECT_M_AXI_IS_ACLK_ASYNC - Failure in evaluting ISVALID expresion
   "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\EDK\data\coremodel\axi\data\tools_axi_v1_01_a.txt line
   20 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: C_INTERCONNECT_M_AXI_ACLK_RATIO
   - Failure in evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\EDK\data\coremodel\axi\data\tools_axi_v1_01_a.txt line
   21 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY:
   C_INTERCONNECT_M_AXI_ARB_PRIORITY - Failure in evaluting ISVALID expresion
   "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\EDK\data\coremodel\axi\data\tools_axi_v1_01_a.txt line
   22 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: C_INTERCONNECT_M_AXI_AW_REGISTER
   - Failure in evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\EDK\data\coremodel\axi\data\tools_axi_v1_01_a.txt line
   23 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: C_INTERCONNECT_M_AXI_AR_REGISTER
   - Failure in evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\EDK\data\coremodel\axi\data\tools_axi_v1_01_a.txt line
   24 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: C_INTERCONNECT_M_AXI_W_REGISTER
   - Failure in evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\EDK\data\coremodel\axi\data\tools_axi_v1_01_a.txt line
   25 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: C_INTERCONNECT_M_AXI_R_REGISTER
   - Failure in evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\EDK\data\coremodel\axi\data\tools_axi_v1_01_a.txt line
   26 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: C_INTERCONNECT_M_AXI_B_REGISTER
   - Failure in evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\EDK\data\coremodel\axi\data\tools_axi_v1_01_a.txt line
   27 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY:
   C_INTERCONNECT_M_AXI_WRITE_FIFO_DEPTH - Failure in evaluting ISVALID
   expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\EDK\data\coremodel\axi\data\tools_axi_v1_01_a.txt line
   28 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY:
   C_INTERCONNECT_M_AXI_READ_FIFO_DEPTH - Failure in evaluting ISVALID expresion
   "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\EDK\data\coremodel\axi\data\tools_axi_v1_01_a.txt line
   29 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY:
   C_INTERCONNECT_M_AXI_WRITE_ISSUING - Failure in evaluting ISVALID expresion
   "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\EDK\data\coremodel\axi\data\tools_axi_v1_01_a.txt line
   30 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY:
   C_INTERCONNECT_M_AXI_READ_ISSUING - Failure in evaluting ISVALID expresion
   "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\EDK\data\coremodel\axi\data\tools_axi_v1_01_a.txt line
   31 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ACLK - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 119 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARESETN - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 120 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_AWID - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 121 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_AWADDR - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 122 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_AWLEN - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 123 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_AWSIZE - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 124 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_AWBURST - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 125 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_AWCACHE - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 126 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_AWPROT - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 127 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_AWLOCK - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 128 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_AWVALID - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 129 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_AWREADY - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 130 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_WDATA - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 131 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_WSTRB - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 132 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_WLAST - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 133 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_WVALID - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 134 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_WREADY - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 135 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_BID - Failure in evaluting
   ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 136 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_BRESP - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 137 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_BVALID - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 138 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_BREADY - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 139 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARID - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 140 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARADDR - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 141 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARLEN - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 142 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARSIZE - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 143 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARBURST - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 144 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARCACHE - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 145 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARPROT - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 146 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARLOCK - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 147 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARVALID - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 148 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARREADY - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 149 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_RID - Failure in evaluting
   ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 150 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_RDATA - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 151 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_RRESP - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 152 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_RLAST - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 153 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_RVALID - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 154 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_RREADY - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 155 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI - Failure in evaluting
   ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 73 
WARNING:EDK:4131 - IPNAME: ps7_qspi_0, PROPERTY: SCK_I - Failure in evaluting
   ISVALID expresion "(C_USE_STARTUP==0)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_qspi_v1_00
   _a\data\ps7_qspi_v2_1_0.mpd line 102 
WARNING:EDK:4131 - IPNAME: ps7_qspi_0, PROPERTY: SCK_O - Failure in evaluting
   ISVALID expresion "(C_USE_STARTUP==0)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_qspi_v1_00
   _a\data\ps7_qspi_v2_1_0.mpd line 103 
WARNING:EDK:4131 - IPNAME: ps7_qspi_0, PROPERTY: SCK_T - Failure in evaluting
   ISVALID expresion "(C_USE_STARTUP==0)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_qspi_v1_00
   _a\data\ps7_qspi_v2_1_0.mpd line 104 
WARNING:EDK:4131 - IPNAME: ps7_qspi_0, PROPERTY: SCK - Failure in evaluting
   ISVALID expresion "(C_USE_STARTUP==0)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_qspi_v1_00
   _a\data\ps7_qspi_v2_1_0.mpd line 122 

Overriding IP level properties ...

Computing clock values...

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor ps7_cortexa9_0
  (0000000000-0x0002ffff) ps7_ram_0	ps7_axi_interconnect_0
  (0x00100000-0x1fffffff) ps7_ddr_0	ps7_axi_interconnect_0
  (0x40400000-0x4040ffff) axi_dma_0	ps7_axi_interconnect_0->axi4lite_0
  (0x41200000-0x4120ffff) SWs_8Bits	ps7_axi_interconnect_0->axi4lite_0
  (0x41220000-0x4122ffff) LEDs_8Bits	ps7_axi_interconnect_0->axi4lite_0
  (0x41240000-0x4124ffff) BTNs_5Bits	ps7_axi_interconnect_0->axi4lite_0
  (0xe0001000-0xe0001fff) ps7_uart_1	ps7_axi_interconnect_0
  (0xe0002000-0xe0002fff) ps7_usb_0	ps7_axi_interconnect_0
  (0xe000a000-0xe000afff) ps7_gpio_0	ps7_axi_interconnect_0
  (0xe000b000-0xe000bfff) ps7_ethernet_0	ps7_axi_interconnect_0
  (0xe000d000-0xe000dfff) ps7_qspi_0	ps7_axi_interconnect_0
  (0xe0100000-0xe0100fff) ps7_sd_0	ps7_axi_interconnect_0
  (0xe0200000-0xe0200fff) ps7_iop_bus_config_0	ps7_axi_interconnect_0
  (0xf8000000-0xf8000fff) ps7_slcr_0	ps7_axi_interconnect_0
  (0xf8001000-0xf8001fff) ps7_ttc_0	ps7_axi_interconnect_0
  (0xf8003000-0xf8003fff) ps7_dma_s	ps7_axi_interconnect_0
  (0xf8004000-0xf8004fff) ps7_dma_ns	ps7_axi_interconnect_0
  (0xf8006000-0xf8006fff) ps7_ddrc_0	ps7_axi_interconnect_0
  (0xf8007000-0xf80070ff) ps7_dev_cfg_0	ps7_axi_interconnect_0
  (0xf8007100-0xf8007120) ps7_xadc_0	ps7_axi_interconnect_0
  (0xf8008000-0xf8008fff) ps7_afi_0	ps7_axi_interconnect_0
  (0xf8009000-0xf8009fff) ps7_afi_1	ps7_axi_interconnect_0
  (0xf800a000-0xf800afff) ps7_afi_2	ps7_axi_interconnect_0
  (0xf800b000-0xf800bfff) ps7_afi_3	ps7_axi_interconnect_0
  (0xf800c000-0xf800cfff) ps7_ocmc_0	ps7_axi_interconnect_0
  (0xf8800000-0xf88fffff) ps7_coresight_comp_0	ps7_axi_interconnect_0
  (0xf8900000-0xf89fffff) ps7_gpv_0	ps7_axi_interconnect_0
  (0xf8f00000-0xf8f000fc) ps7_scuc_0	ps7_axi_interconnect_0
  (0xf8f00100-0xf8f001ff) ps7_scugic_0	ps7_axi_interconnect_0
  (0xf8f00200-0xf8f002ff) ps7_globaltimer_0	ps7_axi_interconnect_0
  (0xf8f00600-0xf8f0061f) ps7_scutimer_0	ps7_axi_interconnect_0
  (0xf8f00620-0xf8f006ff) ps7_scuwdt_0	ps7_axi_interconnect_0
  (0xf8f01000-0xf8f01fff) ps7_intc_dist_0	ps7_axi_interconnect_0
  (0xf8f02000-0xf8f02fff) ps7_l2cachec_0	ps7_axi_interconnect_0
  (0xfc000000-0xfcffffff) ps7_qspi_linear_0	ps7_axi_interconnect_0
  (0xffff0000-0xfffffdff) ps7_ram_1	ps7_axi_interconnect_0
Address Map for Processor ps7_cortexa9_1
  (0000000000-0x0002ffff) ps7_ram_0	ps7_axi_interconnect_0
  (0x00100000-0x1fffffff) ps7_ddr_0	ps7_axi_interconnect_0
  (0x40400000-0x4040ffff) axi_dma_0	ps7_axi_interconnect_0->axi4lite_0
  (0x41200000-0x4120ffff) SWs_8Bits	ps7_axi_interconnect_0->axi4lite_0
  (0x41220000-0x4122ffff) LEDs_8Bits	ps7_axi_interconnect_0->axi4lite_0
  (0x41240000-0x4124ffff) BTNs_5Bits	ps7_axi_interconnect_0->axi4lite_0
  (0xe0001000-0xe0001fff) ps7_uart_1	ps7_axi_interconnect_0
  (0xe0002000-0xe0002fff) ps7_usb_0	ps7_axi_interconnect_0
  (0xe000a000-0xe000afff) ps7_gpio_0	ps7_axi_interconnect_0
  (0xe000b000-0xe000bfff) ps7_ethernet_0	ps7_axi_interconnect_0
  (0xe000d000-0xe000dfff) ps7_qspi_0	ps7_axi_interconnect_0
  (0xe0100000-0xe0100fff) ps7_sd_0	ps7_axi_interconnect_0
  (0xe0200000-0xe0200fff) ps7_iop_bus_config_0	ps7_axi_interconnect_0
  (0xf8000000-0xf8000fff) ps7_slcr_0	ps7_axi_interconnect_0
  (0xf8001000-0xf8001fff) ps7_ttc_0	ps7_axi_interconnect_0
  (0xf8003000-0xf8003fff) ps7_dma_s	ps7_axi_interconnect_0
  (0xf8004000-0xf8004fff) ps7_dma_ns	ps7_axi_interconnect_0
  (0xf8006000-0xf8006fff) ps7_ddrc_0	ps7_axi_interconnect_0
  (0xf8007000-0xf80070ff) ps7_dev_cfg_0	ps7_axi_interconnect_0
  (0xf8007100-0xf8007120) ps7_xadc_0	ps7_axi_interconnect_0
  (0xf8008000-0xf8008fff) ps7_afi_0	ps7_axi_interconnect_0
  (0xf8009000-0xf8009fff) ps7_afi_1	ps7_axi_interconnect_0
  (0xf800a000-0xf800afff) ps7_afi_2	ps7_axi_interconnect_0
  (0xf800b000-0xf800bfff) ps7_afi_3	ps7_axi_interconnect_0
  (0xf800c000-0xf800cfff) ps7_ocmc_0	ps7_axi_interconnect_0
  (0xf8800000-0xf88fffff) ps7_coresight_comp_0	ps7_axi_interconnect_0
  (0xf8900000-0xf89fffff) ps7_gpv_0	ps7_axi_interconnect_0
  (0xf8f00000-0xf8f000fc) ps7_scuc_0	ps7_axi_interconnect_0
  (0xf8f00100-0xf8f001ff) ps7_scugic_0	ps7_axi_interconnect_0
  (0xf8f00200-0xf8f002ff) ps7_globaltimer_0	ps7_axi_interconnect_0
  (0xf8f00600-0xf8f0061f) ps7_scutimer_0	ps7_axi_interconnect_0
  (0xf8f00620-0xf8f006ff) ps7_scuwdt_0	ps7_axi_interconnect_0
  (0xf8f01000-0xf8f01fff) ps7_intc_dist_0	ps7_axi_interconnect_0
  (0xf8f02000-0xf8f02fff) ps7_l2cachec_0	ps7_axi_interconnect_0
  (0xfc000000-0xfcffffff) ps7_qspi_linear_0	ps7_axi_interconnect_0
  (0xffff0000-0xfffffdff) ps7_ram_1	ps7_axi_interconnect_0

Checking platform address map ...
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: C_INTERCONNECT_M_AXI_BASE_ID -
   Failure in evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\EDK\data\coremodel\axi\data\tools_axi_v1_01_a.txt line
   19 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY:
   C_INTERCONNECT_M_AXI_IS_ACLK_ASYNC - Failure in evaluting ISVALID expresion
   "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\EDK\data\coremodel\axi\data\tools_axi_v1_01_a.txt line
   20 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: C_INTERCONNECT_M_AXI_ACLK_RATIO
   - Failure in evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\EDK\data\coremodel\axi\data\tools_axi_v1_01_a.txt line
   21 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY:
   C_INTERCONNECT_M_AXI_ARB_PRIORITY - Failure in evaluting ISVALID expresion
   "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\EDK\data\coremodel\axi\data\tools_axi_v1_01_a.txt line
   22 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: C_INTERCONNECT_M_AXI_AW_REGISTER
   - Failure in evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\EDK\data\coremodel\axi\data\tools_axi_v1_01_a.txt line
   23 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: C_INTERCONNECT_M_AXI_AR_REGISTER
   - Failure in evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\EDK\data\coremodel\axi\data\tools_axi_v1_01_a.txt line
   24 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: C_INTERCONNECT_M_AXI_W_REGISTER
   - Failure in evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\EDK\data\coremodel\axi\data\tools_axi_v1_01_a.txt line
   25 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: C_INTERCONNECT_M_AXI_R_REGISTER
   - Failure in evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\EDK\data\coremodel\axi\data\tools_axi_v1_01_a.txt line
   26 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: C_INTERCONNECT_M_AXI_B_REGISTER
   - Failure in evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\EDK\data\coremodel\axi\data\tools_axi_v1_01_a.txt line
   27 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY:
   C_INTERCONNECT_M_AXI_WRITE_FIFO_DEPTH - Failure in evaluting ISVALID
   expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\EDK\data\coremodel\axi\data\tools_axi_v1_01_a.txt line
   28 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY:
   C_INTERCONNECT_M_AXI_READ_FIFO_DEPTH - Failure in evaluting ISVALID expresion
   "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\EDK\data\coremodel\axi\data\tools_axi_v1_01_a.txt line
   29 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY:
   C_INTERCONNECT_M_AXI_WRITE_ISSUING - Failure in evaluting ISVALID expresion
   "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\EDK\data\coremodel\axi\data\tools_axi_v1_01_a.txt line
   30 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY:
   C_INTERCONNECT_M_AXI_READ_ISSUING - Failure in evaluting ISVALID expresion
   "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\EDK\data\coremodel\axi\data\tools_axi_v1_01_a.txt line
   31 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ACLK - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 119 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARESETN - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 120 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_AWID - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 121 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_AWADDR - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 122 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_AWLEN - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 123 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_AWSIZE - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 124 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_AWBURST - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 125 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_AWCACHE - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 126 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_AWPROT - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 127 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_AWLOCK - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 128 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_AWVALID - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 129 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_AWREADY - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 130 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_WDATA - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 131 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_WSTRB - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 132 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_WLAST - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 133 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_WVALID - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 134 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_WREADY - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 135 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_BID - Failure in evaluting
   ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 136 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_BRESP - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 137 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_BVALID - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 138 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_BREADY - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 139 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARID - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 140 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARADDR - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 141 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARLEN - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 142 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARSIZE - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 143 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARBURST - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 144 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARCACHE - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 145 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARPROT - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 146 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARLOCK - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 147 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARVALID - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 148 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARREADY - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 149 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_RID - Failure in evaluting
   ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 150 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_RDATA - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 151 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_RRESP - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 152 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_RLAST - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 153 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_RVALID - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 154 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_RREADY - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 155 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI - Failure in evaluting
   ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 73 
WARNING:EDK:4131 - IPNAME: ps7_qspi_0, PROPERTY: SCK_I - Failure in evaluting
   ISVALID expresion "(C_USE_STARTUP==0)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_qspi_v1_00
   _a\data\ps7_qspi_v2_1_0.mpd line 102 
WARNING:EDK:4131 - IPNAME: ps7_qspi_0, PROPERTY: SCK_O - Failure in evaluting
   ISVALID expresion "(C_USE_STARTUP==0)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_qspi_v1_00
   _a\data\ps7_qspi_v2_1_0.mpd line 103 
WARNING:EDK:4131 - IPNAME: ps7_qspi_0, PROPERTY: SCK_T - Failure in evaluting
   ISVALID expresion "(C_USE_STARTUP==0)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_qspi_v1_00
   _a\data\ps7_qspi_v2_1_0.mpd line 104 
WARNING:EDK:4131 - IPNAME: ps7_qspi_0, PROPERTY: SCK - Failure in evaluting
   ISVALID expresion "(C_USE_STARTUP==0)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_qspi_v1_00
   _a\data\ps7_qspi_v2_1_0.mpd line 122 
Conversion to XML complete.
xdsgen -inp system.xmp -report SDK\SDK_Export\hw/system.html  -make_docs_local
Release 14.7 - xdsgen EDK_P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Qt: Untested Windows version 6.2 detected!
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_interconnect;v=v1_06_a;d=ds768
   _axi_interconnect.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_gpio;v=v1_01_b;d=ds744_axi_gpi
   o.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_gpio;v=v1_01_b;d=ds744_axi_gpi
   o.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_gpio;v=v1_01_b;d=ds744_axi_gpi
   o.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_dma;v=v6_03_a;d=pg021_axi_dma.
   pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_interconnect;v=v1_06_a;d=ds768
   _axi_interconnect.pdf
Generated Block Diagram.
Rasterizing axi4lite_0.jpg.....
Rasterizing SWs_8Bits.jpg.....
Rasterizing LEDs_8Bits.jpg.....
Rasterizing BTNs_5Bits.jpg.....
Rasterizing processing_system7_0.jpg.....
Rasterizing axi_dma_0.jpg.....
Rasterizing axi_interconnect_1.jpg.....
Rasterizing conware_0.jpg.....
Rasterizing system_blkd.jpg.....
Report generated.
Report generation completed.
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc7z020clg484-1 -lang vhdl -intstyle default    -msg __xps/ise/xmsgprops.lst system.mhs

Release 14.7 - platgen Xilinx EDK 14.7 Build EDK_P.20131013
 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc7z020clg484-1 -lang vhdl -intstyle default -msg
__xps/ise/xmsgprops.lst system.mhs 

WARNING:EDK - INFO:Security:51 - The XILINXD_LICENSE_FILE environment variable
   is not set.
   INFO:Security:52 - The LM_LICENSE_FILE environment variable is set to
   '1717@io.ece.iastate.edu;27008@io.ece.iastate.edu;
   27006@io.ece.iastate.edu;27003@io.ece.iastate.edu'.
   INFO:Security:71 - If a license for part 'xc7z020' is available, it will be
   possible to use 'XPS_TDP' instead of 'XPS'.
   WARNING:Security:43 - No license file was found in the standard Xilinx
   license directory.
   WARNING:Security:44 - Since no license file was found,
          please run the Xilinx License Configuration Manager
          (xlcm or "Manage Xilinx Licenses")
          to assist in obtaining a license.
   WARNING:Security:42 - Your software subscription period has lapsed. Your
   current version of Xilinx tools will continue to function, but you no longer
   qualify for Xilinx software updates or new releases.


Parse U:/Cpre488/conware/xps/system/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 300 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 304 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 308 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 312 
INFO:EDK:4130 - IPNAME: axi_dma, INSTANCE:axi_dma_0 - tcl is overriding
   PARAMETER C_M_AXIS_MM2S_PROTOCOL value to GENERIC -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_dma_v6_03_a\data
   \axi_dma_v2_1_0.mpd line 150 
INFO:EDK:4130 - IPNAME: axi_dma, INSTANCE:axi_dma_0 - tcl is overriding
   PARAMETER C_S_AXIS_S2MM_PROTOCOL value to GENERIC -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_dma_v6_03_a\data
   \axi_dma_v2_1_0.mpd line 151 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock
   'processing_system7_0_PS_CLK' is not specified. Clock DRCs will not be
   performed for IPs connected to that clock port, unless they are connected
   through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
  (0x40400000-0x4040ffff) axi_dma_0	axi4lite_0
  (0x41200000-0x4120ffff) SWs_8Bits	axi4lite_0
  (0x41220000-0x4122ffff) LEDs_8Bits	axi4lite_0
  (0x41240000-0x4124ffff) BTNs_5Bits	axi4lite_0

Checking platform address map ...

Checking platform configuration ...
IPNAME: axi_interconnect, INSTANCE: axi4lite_0 - 1 master(s) : 4 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi_interconnect_1 - 3 master(s) : 1
slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: conware_0_buffer_pin, CONNECTOR: buffer - No driver
   found. Port will be driven to GND - U:\Cpre488\conware\xps\system\system.mhs
   line 38 
WARNING:EDK:4180 - PORT: s_axis_s2mm_tuser, CONNECTOR: conware_0_M_AXIS_TUSER -
   No driver found. Port will be driven to GND -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_dma_v6_03_a\data
   \axi_dma_v2_1_0.mpd line 259 
WARNING:EDK:4180 - PORT: s_axis_s2mm_tid, CONNECTOR: conware_0_M_AXIS_TID - No
   driver found. Port will be driven to GND -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_dma_v6_03_a\data
   \axi_dma_v2_1_0.mpd line 260 
WARNING:EDK:4180 - PORT: s_axis_s2mm_tdest, CONNECTOR: conware_0_M_AXIS_TDEST -
   No driver found. Port will be driven to GND -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_dma_v6_03_a\data
   \axi_dma_v2_1_0.mpd line 261 
WARNING:EDK:4181 - PORT: mm2s_prmry_reset_out_n, CONNECTOR: RESET_OUT_N -
   floating connection -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_dma_v6_03_a\data
   \axi_dma_v2_1_0.mpd line 221 
WARNING:EDK:4181 - PORT: mm2s_cntrl_reset_out_n, CONNECTOR: RESET_OUT_N -
   floating connection -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_dma_v6_03_a\data
   \axi_dma_v2_1_0.mpd line 230 
WARNING:EDK:4181 - PORT: s2mm_prmry_reset_out_n, CONNECTOR: RESET_OUT_N -
   floating connection -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_dma_v6_03_a\data
   \axi_dma_v2_1_0.mpd line 253 
WARNING:EDK:4181 - PORT: s2mm_sts_reset_out_n, CONNECTOR: RESET_OUT_N - floating
   connection -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_dma_v6_03_a\data
   \axi_dma_v2_1_0.mpd line 262 
WARNING:EDK:4181 - PORT: m_axis_mm2s_tkeep, CONNECTOR:
   axi_dma_0_M_AXIS_MM2S_TKEEP - floating connection -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_dma_v6_03_a\data
   \axi_dma_v2_1_0.mpd line 223 
WARNING:EDK:4181 - PORT: m_axis_mm2s_tuser, CONNECTOR:
   axi_dma_0_M_AXIS_MM2S_TUSER - floating connection -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_dma_v6_03_a\data
   \axi_dma_v2_1_0.mpd line 227 
WARNING:EDK:4181 - PORT: m_axis_mm2s_tid, CONNECTOR: axi_dma_0_M_AXIS_MM2S_TID -
   floating connection -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_dma_v6_03_a\data
   \axi_dma_v2_1_0.mpd line 228 
WARNING:EDK:4181 - PORT: m_axis_mm2s_tdest, CONNECTOR:
   axi_dma_0_M_AXIS_MM2S_TDEST - floating connection -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_dma_v6_03_a\data
   \axi_dma_v2_1_0.mpd line 229 
WARNING:EDK:4181 - PORT: CONWARE_BUFFER, CONNECTOR: CONWARE_BUFFER - floating
   connection -
   U:\Cpre488\conware\xps\system\pcores\conware_v1_00_a\data\conware_v2_1_0.mpd
   line 28 
WARNING:EDK:4181 - PORT: M_AXIS_TSTRB, CONNECTOR: conware_0_M_AXIS_TSTRB -
   floating connection -
   U:\Cpre488\conware\xps\system\pcores\conware_v1_00_a\data\conware_v2_1_0.mpd
   line 40 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi4lite_0.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is
   overriding PARAMETER C_RANGE_CHECK value to 1 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 149 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_FCLK_CLK1_BUF value to FALSE -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 351 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_FCLK_CLK2_BUF value to FALSE -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 352 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_FCLK_CLK3_BUF value to FALSE -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 353 

INFO: Setting C_RANGE_CHECK = OFF for axi_interconnect axi_interconnect_1; no
DECERR checking will be performed.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_RANGE_CHECK value to 0 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 149 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...
ZynqConfig: Terminated for tcl mode

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
ZynqConfig: Terminated for tcl mode

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: No asynchronous clock conversions in axi_interconnect axi4lite_0.
ZynqConfig: Terminated for tcl mode
INFO: No asynchronous clock conversions in axi_interconnect axi_interconnect_1.

Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...

Elaborating instances ...

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 1.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:axi4lite_0 - U:\Cpre488\conware\xps\system\system.mhs line 46 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file <C:/Xilinx/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <C:/Xilinx/14.7/ISE_DS/ISE/zynq/data/zynq.acd>
INSTANCE:sws_8bits - U:\Cpre488\conware\xps\system\system.mhs line 54 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file <C:/Xilinx/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <C:/Xilinx/14.7/ISE_DS/ISE/zynq/data/zynq.acd>
INSTANCE:leds_8bits - U:\Cpre488\conware\xps\system\system.mhs line 68 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file <C:/Xilinx/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <C:/Xilinx/14.7/ISE_DS/ISE/zynq/data/zynq.acd>
INSTANCE:btns_5bits - U:\Cpre488\conware\xps\system\system.mhs line 82 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file <C:/Xilinx/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <C:/Xilinx/14.7/ISE_DS/ISE/zynq/data/zynq.acd>
INSTANCE:processing_system7_0 - U:\Cpre488\conware\xps\system\system.mhs line 96
- Running XST synthesis
PMSPEC -- Overriding Xilinx file <C:/Xilinx/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <C:/Xilinx/14.7/ISE_DS/ISE/zynq/data/zynq.acd>
INSTANCE:axi_dma_0 - U:\Cpre488\conware\xps\system\system.mhs line 188 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file <C:/Xilinx/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <C:/Xilinx/14.7/ISE_DS/ISE/zynq/data/zynq.acd>
Trying to terminate Process...
Done!

********************************************************************************
At Local date and time: Tue May 02 14:02:53 2017
 make -f system.make exporttosdk started...
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc7z020clg484-1 -lang vhdl -intstyle default    -msg __xps/ise/xmsgprops.lst system.mhs

Release 14.7 - platgen Xilinx EDK 14.7 Build EDK_P.20131013
 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc7z020clg484-1 -lang vhdl -intstyle default -msg
__xps/ise/xmsgprops.lst system.mhs 

WARNING:EDK - INFO:Security:51 - The XILINXD_LICENSE_FILE environment variable
   is not set.
   INFO:Security:52 - The LM_LICENSE_FILE environment variable is set to
   '1717@io.ece.iastate.edu;27008@io.ece.iastate.edu;
   27006@io.ece.iastate.edu;27003@io.ece.iastate.edu'.
   INFO:Security:71 - If a license for part 'xc7z020' is available, it will be
   possible to use 'XPS_TDP' instead of 'XPS'.
   WARNING:Security:43 - No license file was found in the standard Xilinx
   license directory.
   WARNING:Security:44 - Since no license file was found,
          please run the Xilinx License Configuration Manager
          (xlcm or "Manage Xilinx Licenses")
          to assist in obtaining a license.
   WARNING:Security:42 - Your software subscription period has lapsed. Your
   current version of Xilinx tools will continue to function, but you no longer
   qualify for Xilinx software updates or new releases.


Parse U:/Cpre488/conware/xps/system/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 300 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 304 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 308 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 312 
INFO:EDK:4130 - IPNAME: axi_dma, INSTANCE:axi_dma_0 - tcl is overriding
   PARAMETER C_M_AXIS_MM2S_PROTOCOL value to GENERIC -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_dma_v6_03_a\data
   \axi_dma_v2_1_0.mpd line 150 
INFO:EDK:4130 - IPNAME: axi_dma, INSTANCE:axi_dma_0 - tcl is overriding
   PARAMETER C_S_AXIS_S2MM_PROTOCOL value to GENERIC -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_dma_v6_03_a\data
   \axi_dma_v2_1_0.mpd line 151 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock
   'processing_system7_0_PS_CLK' is not specified. Clock DRCs will not be
   performed for IPs connected to that clock port, unless they are connected
   through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
  (0x40400000-0x4040ffff) axi_dma_0	axi4lite_0
  (0x41200000-0x4120ffff) SWs_8Bits	axi4lite_0
  (0x41220000-0x4122ffff) LEDs_8Bits	axi4lite_0
  (0x41240000-0x4124ffff) BTNs_5Bits	axi4lite_0

Checking platform address map ...

Checking platform configuration ...
IPNAME: axi_interconnect, INSTANCE: axi4lite_0 - 1 master(s) : 4 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi_interconnect_1 - 3 master(s) : 1
slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: conware_0_buffer_pin, CONNECTOR: buffer - No driver
   found. Port will be driven to GND - U:\Cpre488\conware\xps\system\system.mhs
   line 38 
WARNING:EDK:4180 - PORT: s_axis_s2mm_tuser, CONNECTOR: conware_0_M_AXIS_TUSER -
   No driver found. Port will be driven to GND -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_dma_v6_03_a\data
   \axi_dma_v2_1_0.mpd line 259 
WARNING:EDK:4180 - PORT: s_axis_s2mm_tid, CONNECTOR: conware_0_M_AXIS_TID - No
   driver found. Port will be driven to GND -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_dma_v6_03_a\data
   \axi_dma_v2_1_0.mpd line 260 
WARNING:EDK:4180 - PORT: s_axis_s2mm_tdest, CONNECTOR: conware_0_M_AXIS_TDEST -
   No driver found. Port will be driven to GND -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_dma_v6_03_a\data
   \axi_dma_v2_1_0.mpd line 261 
WARNING:EDK:4181 - PORT: mm2s_prmry_reset_out_n, CONNECTOR: RESET_OUT_N -
   floating connection -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_dma_v6_03_a\data
   \axi_dma_v2_1_0.mpd line 221 
WARNING:EDK:4181 - PORT: mm2s_cntrl_reset_out_n, CONNECTOR: RESET_OUT_N -
   floating connection -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_dma_v6_03_a\data
   \axi_dma_v2_1_0.mpd line 230 
WARNING:EDK:4181 - PORT: s2mm_prmry_reset_out_n, CONNECTOR: RESET_OUT_N -
   floating connection -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_dma_v6_03_a\data
   \axi_dma_v2_1_0.mpd line 253 
WARNING:EDK:4181 - PORT: s2mm_sts_reset_out_n, CONNECTOR: RESET_OUT_N - floating
   connection -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_dma_v6_03_a\data
   \axi_dma_v2_1_0.mpd line 262 
WARNING:EDK:4181 - PORT: m_axis_mm2s_tkeep, CONNECTOR:
   axi_dma_0_M_AXIS_MM2S_TKEEP - floating connection -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_dma_v6_03_a\data
   \axi_dma_v2_1_0.mpd line 223 
WARNING:EDK:4181 - PORT: m_axis_mm2s_tuser, CONNECTOR:
   axi_dma_0_M_AXIS_MM2S_TUSER - floating connection -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_dma_v6_03_a\data
   \axi_dma_v2_1_0.mpd line 227 
WARNING:EDK:4181 - PORT: m_axis_mm2s_tid, CONNECTOR: axi_dma_0_M_AXIS_MM2S_TID -
   floating connection -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_dma_v6_03_a\data
   \axi_dma_v2_1_0.mpd line 228 
WARNING:EDK:4181 - PORT: m_axis_mm2s_tdest, CONNECTOR:
   axi_dma_0_M_AXIS_MM2S_TDEST - floating connection -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_dma_v6_03_a\data
   \axi_dma_v2_1_0.mpd line 229 
WARNING:EDK:4181 - PORT: CONWARE_BUFFER, CONNECTOR: CONWARE_BUFFER - floating
   connection -
   U:\Cpre488\conware\xps\system\pcores\conware_v1_00_a\data\conware_v2_1_0.mpd
   line 28 
WARNING:EDK:4181 - PORT: M_AXIS_TSTRB, CONNECTOR: conware_0_M_AXIS_TSTRB -
   floating connection -
   U:\Cpre488\conware\xps\system\pcores\conware_v1_00_a\data\conware_v2_1_0.mpd
   line 40 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi4lite_0.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is
   overriding PARAMETER C_RANGE_CHECK value to 1 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 149 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_FCLK_CLK1_BUF value to FALSE -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 351 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_FCLK_CLK2_BUF value to FALSE -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 352 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_FCLK_CLK3_BUF value to FALSE -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 353 

INFO: Setting C_RANGE_CHECK = OFF for axi_interconnect axi_interconnect_1; no
DECERR checking will be performed.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_RANGE_CHECK value to 0 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 149 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...
ZynqConfig: Terminated for tcl mode

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
ZynqConfig: Terminated for tcl mode

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: No asynchronous clock conversions in axi_interconnect axi4lite_0.
ZynqConfig: Terminated for tcl mode
INFO: No asynchronous clock conversions in axi_interconnect axi_interconnect_1.

Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...

Elaborating instances ...

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 1.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:axi4lite_0 - U:\Cpre488\conware\xps\system\system.mhs line 46 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file <C:/Xilinx/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <C:/Xilinx/14.7/ISE_DS/ISE/zynq/data/zynq.acd>
INSTANCE:sws_8bits - U:\Cpre488\conware\xps\system\system.mhs line 54 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file <C:/Xilinx/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <C:/Xilinx/14.7/ISE_DS/ISE/zynq/data/zynq.acd>
INSTANCE:leds_8bits - U:\Cpre488\conware\xps\system\system.mhs line 68 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file <C:/Xilinx/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <C:/Xilinx/14.7/ISE_DS/ISE/zynq/data/zynq.acd>
INSTANCE:btns_5bits - U:\Cpre488\conware\xps\system\system.mhs line 82 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file <C:/Xilinx/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <C:/Xilinx/14.7/ISE_DS/ISE/zynq/data/zynq.acd>
INSTANCE:processing_system7_0 - U:\Cpre488\conware\xps\system\system.mhs line 96
- Running XST synthesis
PMSPEC -- Overriding Xilinx file <C:/Xilinx/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <C:/Xilinx/14.7/ISE_DS/ISE/zynq/data/zynq.acd>
INSTANCE:axi_dma_0 - U:\Cpre488\conware\xps\system\system.mhs line 188 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file <C:/Xilinx/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <C:/Xilinx/14.7/ISE_DS/ISE/zynq/data/zynq.acd>
INSTANCE:axi_interconnect_1 - U:\Cpre488\conware\xps\system\system.mhs line 214
- Running XST synthesis
PMSPEC -- Overriding Xilinx file <C:/Xilinx/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <C:/Xilinx/14.7/ISE_DS/ISE/zynq/data/zynq.acd>
INSTANCE:conware_0 - U:\Cpre488\conware\xps\system\system.mhs line 222 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file <C:/Xilinx/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <C:/Xilinx/14.7/ISE_DS/ISE/zynq/data/zynq.acd>

Running NGCBUILD ...
IPNAME:system_axi4lite_0_wrapper INSTANCE:axi4lite_0 -
U:\Cpre488\conware\xps\system\system.mhs line 46 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file <C:/Xilinx/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <C:/Xilinx/14.7/ISE_DS/ISE/zynq/data/zynq.acd>

Command Line: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc7z020clg484-1 -intstyle silent -i -sd .. system_axi4lite_0_wrapper.ngc
../system_axi4lite_0_wrapper

Reading NGO file
"U:/Cpre488/conware/xps/system/implementation/axi4lite_0_wrapper/system_axi4lite
_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_axi4lite_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  3 sec
Total CPU time to NGCBUILD completion:   3 sec

Writing NGCBUILD log file "../system_axi4lite_0_wrapper.blc"...

NGCBUILD done.
IPNAME:system_axi_dma_0_wrapper INSTANCE:axi_dma_0 -
U:\Cpre488\conware\xps\system\system.mhs line 188 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file <C:/Xilinx/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <C:/Xilinx/14.7/ISE_DS/ISE/zynq/data/zynq.acd>

Command Line: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc7z020clg484-1 -intstyle silent -i -sd .. system_axi_dma_0_wrapper.ngc
../system_axi_dma_0_wrapper

Reading NGO file
"U:/Cpre488/conware/xps/system/implementation/axi_dma_0_wrapper/system_axi_dma_0
_wrapper.ngc" ...
Loading design module "../system_axi_dma_0_wrapper_fifo_generator_v9_3_1.ngc"...
Loading design module "../system_axi_dma_0_wrapper_fifo_generator_v9_3_2.ngc"...
Loading design module "../system_axi_dma_0_wrapper_fifo_generator_v9_3_3.ngc"...
Loading design module "../system_axi_dma_0_wrapper_fifo_generator_v9_3_4.ngc"...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_axi_dma_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  5 sec
Total CPU time to NGCBUILD completion:   4 sec

Writing NGCBUILD log file "../system_axi_dma_0_wrapper.blc"...

NGCBUILD done.
IPNAME:system_axi_interconnect_1_wrapper INSTANCE:axi_interconnect_1 -
U:\Cpre488\conware\xps\system\system.mhs line 214 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file <C:/Xilinx/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <C:/Xilinx/14.7/ISE_DS/ISE/zynq/data/zynq.acd>

Command Line: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc7z020clg484-1 -intstyle silent -i -sd .. system_axi_interconnect_1_wrapper.ngc
../system_axi_interconnect_1_wrapper

Reading NGO file
"U:/Cpre488/conware/xps/system/implementation/axi_interconnect_1_wrapper/system_
axi_interconnect_1_wrapper.ngc" ...
Loading design module
"../system_axi_interconnect_1_wrapper_fifo_generator_v9_1_1.ngc"...
Loading design module
"../system_axi_interconnect_1_wrapper_fifo_generator_v9_1_2.ngc"...
Loading design module
"../system_axi_interconnect_1_wrapper_fifo_generator_v9_1_3.ngc"...
Loading design module
"../system_axi_interconnect_1_wrapper_fifo_generator_v9_1_4.ngc"...
Loading design module
"../system_axi_interconnect_1_wrapper_fifo_generator_v9_1_5.ngc"...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_axi_interconnect_1_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  5 sec
Total CPU time to NGCBUILD completion:   4 sec

Writing NGCBUILD log file "../system_axi_interconnect_1_wrapper.blc"...

NGCBUILD done.
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...

Total run time: 1054.00 seconds
"Running synthesis..."
cd synthesis & synthesis.cmd
"xst -ifn "system_xst.scr" -intstyle silent"
"Running XST synthesis ..."
PMSPEC -- Overriding Xilinx file <C:/Xilinx/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <C:/Xilinx/14.7/ISE_DS/ISE/zynq/data/zynq.acd>
"XST completed"
"*********************************************"
"Running Xilinx Implementation tools.."
"*********************************************"
xflow -wd implementation -p xc7z020clg484-1 -implement xflow.opt system.ngc
Release 14.7 - Xflow P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc7z020clg484-1 -implement xflow.opt system.ngc 
 
PMSPEC -- Overriding Xilinx file <C:/Xilinx/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <C:/Xilinx/14.7/ISE_DS/ISE/zynq/data/zynq.acd>
.... Copying flowfile C:/Xilinx/14.7/ISE_DS/ISE/xilinx/data/fpga.flw into
working directory U:/Cpre488/conware/xps/system/implementation 

Using Flow File: U:/Cpre488/conware/xps/system/implementation/fpga.flw 
Using Option File(s): 
 U:/Cpre488/conware/xps/system/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc7z020clg484-1 -nt timestamp -bm system.bmm
"U:/Cpre488/conware/xps/system/implementation/system.ngc" -uc system.ucf
system.ngd 
#----------------------------------------------#
Release 14.7 - ngdbuild P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <C:/Xilinx/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <C:/Xilinx/14.7/ISE_DS/ISE/zynq/data/zynq.acd>

Command Line: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\ngdbuild.exe -p
xc7z020clg484-1 -nt timestamp -bm system.bmm
U:/Cpre488/conware/xps/system/implementation/system.ngc -uc system.ucf
system.ngd

Reading NGO file "U:/Cpre488/conware/xps/system/implementation/system.ngc" ...
Loading design module
"U:/Cpre488/conware/xps/system/implementation/system_processing_system7_0_wrappe
r.ngc"...
Loading design module
"U:/Cpre488/conware/xps/system/implementation/system_axi4lite_0_wrapper.ngc"...
Loading design module
"U:/Cpre488/conware/xps/system/implementation/system_axi_interconnect_1_wrapper.
ngc"...
Loading design module
"U:/Cpre488/conware/xps/system/implementation/system_sws_8bits_wrapper.ngc"...
Loading design module
"U:/Cpre488/conware/xps/system/implementation/system_leds_8bits_wrapper.ngc"...
Loading design module
"U:/Cpre488/conware/xps/system/implementation/system_btns_5bits_wrapper.ngc"...
Loading design module
"U:/Cpre488/conware/xps/system/implementation/system_axi_dma_0_wrapper.ngc"...
Loading design module
"U:/Cpre488/conware/xps/system/implementation/system_conware_0_wrapper.ngc"...
Applying constraints in
"U:/Cpre488/conware/xps/system/implementation/system_processing_system7_0_wrappe
r.ncf" to module "processing_system7_0"...
Checking Constraint Associations...
Applying constraints in
"U:/Cpre488/conware/xps/system/implementation/system_axi4lite_0_wrapper.ncf" to
module "axi4lite_0"...
Checking Constraint Associations...
Applying constraints in
"U:/Cpre488/conware/xps/system/implementation/system_axi_interconnect_1_wrapper.
ncf" to module "axi_interconnect_1"...
Checking Constraint Associations...
Applying constraints in
"U:/Cpre488/conware/xps/system/implementation/system_axi_dma_0_wrapper.ncf" to
module "axi_dma_0"...
Checking Constraint Associations...
Gathering constraint information from source properties...
Done.
INFO:NgdBuild:649 - Removing redundant 'IBUF' symbol
   'processing_system7_0_PS_PORB_IBUF'.  All constraints associated with this
   symbol will be ignored.
INFO:NgdBuild:649 - Removing redundant 'IBUF' symbol
   'processing_system7_0_PS_CLK_IBUF'.  All constraints associated with this
   symbol will be ignored.
INFO:NgdBuild:649 - Removing redundant 'IBUF' symbol
   'processing_system7_0_PS_SRSTB_IBUF'.  All constraints associated with this
   symbol will be ignored.

Annotating constraints to design from ucf file "system.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_interconnect_1/axi_interconnect_1\/si_converter_b
   ank\/gen_conv_slot[0].clock_conv_inst\/interconnect_aresetn_resync<2>_inv1_IN
   V_0 TNM = FFS:axi_interconnect_1_reset...>: No instances of type FFS were
   found under block
   "axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<2>_inv1_INV_0" (type=INV).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi4lite_0/axi4lite_0\/si_converter_bank\/gen_conv_sl
   ot[0].clock_conv_inst\/interconnect_aresetn_resync<2>_inv1_INV_0 TNM =
   FFS:axi4lite_0_reset_resync>: No instances of type FFS were found under block
   "axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<2>_inv1_INV_0" (type=INV).

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "processing_system7_0_PS_PORB_IBUF" LOC = B5>' could not be found and
   so the Locate constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "processing_system7_0_PS_CLK_IBUF" LOC = F7>' could not be found and so
   the Locate constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "processing_system7_0_PS_SRSTB_IBUF" LOC = C9>' could not be found and
   so the Locate constraint will be removed.

WARNING:ConstraintSystem:58 - Constraint <TIMEGRP axi4lite_0_reset_source = FFS
   PADS CPUS;>: CPUS "*" does not match any design objects.

WARNING:ConstraintSystem:58 - Constraint <TIMEGRP
   axi_interconnect_1_reset_source = FFS PADS CPUS;>: CPUS "*" does not match
   any design objects.

WARNING:ConstraintSystem:194 - The TNM 'axi_interconnect_1_reset_resync', does
   not directly or indirectly drive any flip-flops, latches and/or RAMs and is
   not actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'axi4lite_0_reset_resync', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

Done...

Processing BMM file "system.bmm" ...

WARNING::53 - File 'system.bmm' is empty or has no BMM content.


Checking expanded design ...
WARNING:NgdBuild:452 - logical net 'N154' has no driver
WARNING:NgdBuild:452 - logical net 'N155' has no driver
WARNING:NgdBuild:452 - logical net 'N156' has no driver
WARNING:NgdBuild:452 - logical net 'N157' has no driver
WARNING:NgdBuild:452 - logical net 'N158' has no driver
WARNING:NgdBuild:452 - logical net 'N159' has no driver
WARNING:NgdBuild:452 - logical net 'N160' has no driver
WARNING:NgdBuild:452 - logical net 'N161' has no driver
WARNING:NgdBuild:452 - logical net 'N162' has no driver
WARNING:NgdBuild:452 - logical net 'N163' has no driver
WARNING:NgdBuild:452 - logical net 'N164' has no driver
WARNING:NgdBuild:452 - logical net 'N165' has no driver
WARNING:NgdBuild:452 - logical net 'N166' has no driver
WARNING:NgdBuild:452 - logical net 'N167' has no driver
WARNING:NgdBuild:452 - logical net 'N168' has no driver
WARNING:NgdBuild:452 - logical net 'N169' has no driver
WARNING:NgdBuild:452 - logical net 'N170' has no driver
WARNING:NgdBuild:452 - logical net 'N171' has no driver
WARNING:NgdBuild:452 - logical net 'N172' has no driver
WARNING:NgdBuild:452 - logical net 'N173' has no driver
WARNING:NgdBuild:452 - logical net 'N174' has no driver
WARNING:NgdBuild:452 - logical net 'N175' has no driver
WARNING:NgdBuild:452 - logical net 'N176' has no driver
WARNING:NgdBuild:452 - logical net 'N177' has no driver
WARNING:NgdBuild:452 - logical net 'N178' has no driver
WARNING:NgdBuild:452 - logical net 'N179' has no driver
WARNING:NgdBuild:452 - logical net 'N180' has no driver
WARNING:NgdBuild:452 - logical net 'N181' has no driver
WARNING:NgdBuild:452 - logical net 'N182' has no driver
WARNING:NgdBuild:452 - logical net 'N183' has no driver
WARNING:NgdBuild:452 - logical net 'N184' has no driver
WARNING:NgdBuild:452 - logical net 'N185' has no driver
WARNING:NgdBuild:452 - logical net 'N186' has no driver
WARNING:NgdBuild:452 - logical net 'N187' has no driver
WARNING:NgdBuild:452 - logical net 'N188' has no driver
WARNING:NgdBuild:452 - logical net 'N189' has no driver
WARNING:NgdBuild:452 - logical net 'N190' has no driver
WARNING:NgdBuild:452 - logical net 'N191' has no driver
WARNING:NgdBuild:452 - logical net 'N192' has no driver
WARNING:NgdBuild:452 - logical net 'N193' has no driver
WARNING:NgdBuild:452 - logical net 'N194' has no driver
WARNING:NgdBuild:452 - logical net 'N195' has no driver
WARNING:NgdBuild:452 - logical net 'N196' has no driver
WARNING:NgdBuild:452 - logical net 'N197' has no driver
WARNING:NgdBuild:452 - logical net 'N198' has no driver
WARNING:NgdBuild:452 - logical net 'N199' has no driver
WARNING:NgdBuild:452 - logical net 'N200' has no driver
WARNING:NgdBuild:452 - logical net 'N201' has no driver
WARNING:NgdBuild:452 - logical net 'N202' has no driver
WARNING:NgdBuild:452 - logical net 'N203' has no driver
WARNING:NgdBuild:452 - logical net 'N204' has no driver
WARNING:NgdBuild:452 - logical net 'N205' has no driver
WARNING:NgdBuild:452 - logical net 'N206' has no driver
WARNING:NgdBuild:452 - logical net 'N207' has no driver
WARNING:NgdBuild:452 - logical net 'N208' has no driver
WARNING:NgdBuild:452 - logical net 'N209' has no driver
WARNING:NgdBuild:452 - logical net 'N210' has no driver
WARNING:NgdBuild:452 - logical net 'N211' has no driver
WARNING:NgdBuild:452 - logical net 'N212' has no driver
WARNING:NgdBuild:452 - logical net 'N213' has no driver
WARNING:NgdBuild:452 - logical net 'N214' has no driver
WARNING:NgdBuild:452 - logical net 'N215' has no driver
WARNING:NgdBuild:452 - logical net 'N216' has no driver
WARNING:NgdBuild:452 - logical net 'N217' has no driver
WARNING:NgdBuild:452 - logical net 'N218' has no driver
WARNING:NgdBuild:452 - logical net 'N219' has no driver
WARNING:NgdBuild:452 - logical net 'N220' has no driver
WARNING:NgdBuild:452 - logical net 'N221' has no driver
WARNING:NgdBuild:452 - logical net 'N222' has no driver
WARNING:NgdBuild:452 - logical net 'N223' has no driver
WARNING:NgdBuild:452 - logical net 'N224' has no driver
WARNING:NgdBuild:452 - logical net 'N225' has no driver
WARNING:NgdBuild:452 - logical net 'N226' has no driver
WARNING:NgdBuild:452 - logical net 'N227' has no driver
WARNING:NgdBuild:452 - logical net 'N228' has no driver
WARNING:NgdBuild:452 - logical net 'N229' has no driver
WARNING:NgdBuild:452 - logical net 'N230' has no driver
WARNING:NgdBuild:452 - logical net 'N231' has no driver
WARNING:NgdBuild:452 - logical net 'N232' has no driver
WARNING:NgdBuild:452 - logical net 'N233' has no driver
WARNING:NgdBuild:452 - logical net 'N234' has no driver
WARNING:NgdBuild:452 - logical net 'N235' has no driver
WARNING:NgdBuild:452 - logical net 'N236' has no driver
WARNING:NgdBuild:452 - logical net 'N237' has no driver
WARNING:NgdBuild:452 - logical net 'N238' has no driver
WARNING:NgdBuild:452 - logical net 'N239' has no driver
WARNING:NgdBuild:452 - logical net 'N240' has no driver
WARNING:NgdBuild:452 - logical net 'N241' has no driver
WARNING:NgdBuild:452 - logical net 'N242' has no driver
WARNING:NgdBuild:452 - logical net 'N243' has no driver
WARNING:NgdBuild:452 - logical net 'N244' has no driver
WARNING:NgdBuild:452 - logical net 'N245' has no driver
WARNING:NgdBuild:452 - logical net 'N246' has no driver
WARNING:NgdBuild:452 - logical net 'N247' has no driver
WARNING:NgdBuild:452 - logical net 'N248' has no driver
WARNING:NgdBuild:452 - logical net 'N249' has no driver
WARNING:NgdBuild:452 - logical net 'N250' has no driver
WARNING:NgdBuild:452 - logical net 'N251' has no driver
WARNING:NgdBuild:452 - logical net 'N252' has no driver
WARNING:NgdBuild:452 - logical net 'N253' has no driver
WARNING:NgdBuild:452 - logical net 'N254' has no driver
WARNING:NgdBuild:452 - logical net 'N255' has no driver
WARNING:NgdBuild:452 - logical net 'N256' has no driver
WARNING:NgdBuild:452 - logical net 'N257' has no driver
WARNING:NgdBuild:452 - logical net 'N258' has no driver
WARNING:NgdBuild:452 - logical net 'N259' has no driver
WARNING:NgdBuild:452 - logical net 'N260' has no driver
WARNING:NgdBuild:452 - logical net 'N261' has no driver
WARNING:NgdBuild:452 - logical net 'N262' has no driver
WARNING:NgdBuild:452 - logical net 'N263' has no driver
WARNING:NgdBuild:452 - logical net 'N264' has no driver
WARNING:NgdBuild:452 - logical net 'N265' has no driver
WARNING:NgdBuild:452 - logical net 'N266' has no driver
WARNING:NgdBuild:452 - logical net 'N267' has no driver
WARNING:NgdBuild:452 - logical net 'N268' has no driver
WARNING:NgdBuild:452 - logical net 'N269' has no driver
WARNING:NgdBuild:452 - logical net 'N270' has no driver
WARNING:NgdBuild:452 - logical net 'N271' has no driver
WARNING:NgdBuild:452 - logical net 'N272' has no driver
WARNING:NgdBuild:452 - logical net 'N273' has no driver
WARNING:NgdBuild:452 - logical net 'N274' has no driver
WARNING:NgdBuild:452 - logical net 'N275' has no driver
WARNING:NgdBuild:452 - logical net 'N276' has no driver
WARNING:NgdBuild:452 - logical net 'N277' has no driver
WARNING:NgdBuild:452 - logical net 'N278' has no driver
WARNING:NgdBuild:452 - logical net 'N279' has no driver
WARNING:NgdBuild:483 - Attribute "INIT" on
   "axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_PNTR_MN
   GR/ch2_sg_idle" is on the wrong type of object.  Please see the Constraints
   Guide for more information on this attribute.

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings: 136

Writing NGD file "system.ngd" ...
Total REAL time to NGDBUILD completion:  28 sec
Total CPU time to NGDBUILD completion:   25 sec

Writing NGDBUILD log file "system.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o system_map.ncd -w -pr b -ol high -timing -detail system.ngd system.pcf 
#----------------------------------------------#
Release 14.7 - Map P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.7/ISE_DS/EDK/data/Xdh_PrimTypeLib.xda> with local file
<C:/Xilinx/14.7/ISE_DS/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "7z020clg484-1".
vvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvv
INFO:Security:51 - The XILINXD_LICENSE_FILE environment variable is not set.
INFO:Security:52 - The LM_LICENSE_FILE environment variable is set to
'1717@io.ece.iastate.edu;27008@io.ece.iastate.edu;
27006@io.ece.iastate.edu;27003@io.ece.iastate.edu'.
INFO:Security:54 - 'xc7z020' is a WebPack part.
WARNING:Security:43 - No license file was found in the standard Xilinx license
directory.
WARNING:Security:44 - Since no license file was found,
       please run the Xilinx License Configuration Manager
       (xlcm or "Manage Xilinx Licenses")
       to assist in obtaining a license.
WARNING:Security:42 - Your software subscription period has lapsed. Your current
version of Xilinx tools will continue to function, but you no longer qualify for
Xilinx software updates or new releases.
----------------------------------------------------------------------
WARNING:LIT:701 - PAD symbol "processing_system7_0_PS_SRSTB" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_PS_SRSTB" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_PS_CLK" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_PS_CLK" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_PS_PORB" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_PS_PORB" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "LEDs_8Bits_TRI_IO<7>" has an undefined IOSTANDARD.
WARNING:LIT:702 - PAD symbol "LEDs_8Bits_TRI_IO<7>" is not constrained (LOC) to
   a specific location.
WARNING:LIT:701 - PAD symbol "LEDs_8Bits_TRI_IO<6>" has an undefined IOSTANDARD.
WARNING:LIT:702 - PAD symbol "LEDs_8Bits_TRI_IO<6>" is not constrained (LOC) to
   a specific location.
WARNING:LIT:701 - PAD symbol "LEDs_8Bits_TRI_IO<5>" has an undefined IOSTANDARD.
WARNING:LIT:702 - PAD symbol "LEDs_8Bits_TRI_IO<5>" is not constrained (LOC) to
   a specific location.
WARNING:LIT:701 - PAD symbol "LEDs_8Bits_TRI_IO<4>" has an undefined IOSTANDARD.
WARNING:LIT:702 - PAD symbol "LEDs_8Bits_TRI_IO<4>" is not constrained (LOC) to
   a specific location.
WARNING:LIT:701 - PAD symbol "LEDs_8Bits_TRI_IO<3>" has an undefined IOSTANDARD.
WARNING:LIT:702 - PAD symbol "LEDs_8Bits_TRI_IO<3>" is not constrained (LOC) to
   a specific location.
WARNING:LIT:701 - PAD symbol "LEDs_8Bits_TRI_IO<2>" has an undefined IOSTANDARD.
WARNING:LIT:702 - PAD symbol "LEDs_8Bits_TRI_IO<2>" is not constrained (LOC) to
   a specific location.
WARNING:LIT:701 - PAD symbol "LEDs_8Bits_TRI_IO<1>" has an undefined IOSTANDARD.
WARNING:LIT:702 - PAD symbol "LEDs_8Bits_TRI_IO<1>" is not constrained (LOC) to
   a specific location.
WARNING:LIT:701 - PAD symbol "LEDs_8Bits_TRI_IO<0>" has an undefined IOSTANDARD.
WARNING:LIT:702 - PAD symbol "LEDs_8Bits_TRI_IO<0>" is not constrained (LOC) to
   a specific location.
Mapping design into LUTs...
Writing file system_map.ngm...
Running directed packing...
Running delay-based LUT packing...
Updating timing models...
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
Running timing-driven placement...
Total REAL time at the beginning of Placer: 33 secs 
Total CPU  time at the beginning of Placer: 26 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:4f687866) REAL time: 36 secs 

Phase 2.7  Design Feasibility Check
INFO:Place:834 - Only a subset of IOs are locked. Out of 37 IOs, 29 are locked
   and 8 are not locked. If you would like to print the names of these IOs,
   please set the environment variable XIL_PAR_DESIGN_CHECK_VERBOSE to 1. 

ERROR:Place:866 - Not enough valid sites to place the following IOBs:
   IO Standard: Name = LVCMOS18, VREF = NR, VCCO = 1.80, TERM = NONE, DIR =
   OUTPUT, DRIVE_STR = 12
   	LEDs_8Bits_TRI_IO<7>
   	LEDs_8Bits_TRI_IO<6>
   	LEDs_8Bits_TRI_IO<5>
   	LEDs_8Bits_TRI_IO<4>
   	LEDs_8Bits_TRI_IO<3>
   	LEDs_8Bits_TRI_IO<2>
   	LEDs_8Bits_TRI_IO<1>
   	LEDs_8Bits_TRI_IO<0>

   This may be due to either an insufficient number of sites available on the
   device, too many prohibited sites,
   or incompatible I/O Standards locked or range constrained to I/O Banks with
   valid sites.
       This situation could possibly be resolved by one (or all) of the
   following actions:
   a) Grouping IOBs of similar standards into a minimum amount of I/O Banks by
   using LOC or range constraints.
   b) Maximizing available I/O Banks resources for special IOBs by choosing
   lower capacity I/O Banks if possible.
   c) If applicable, decreasing the number of user prohibited sites or using a
   larger device.

Phase 2.7  Design Feasibility Check (Checksum:4f687866) REAL time: 36 secs 

Total REAL time to Placer completion: 36 secs 
Total CPU  time to Placer completion: 29 secs 
ERROR:Pack:1654 - The timing-driven placement phase encountered an error.

Mapping completed.
See MAP report file "system_map.mrp" for details.
Problem encountered during the packing phase.

Design Summary
--------------
Number of errors   :   2
Number of warnings :  22
ERROR:Xflow - Program map returned error code 2. Aborting flow execution...
make: *** [__xps/system_routed] Error 1
Done!
LEDs_8Bits has been deleted from the project
WARNING:EDK - UCF file has reference to the following nonexistent external port(s), please revise UCF file.
   conware_0_ACLK_pin

********************************************************************************
At Local date and time: Tue May 02 14:23:34 2017
 make -f system.make exporttosdk started...
IF NOT EXIST "SDK\SDK_Export\hw" @mkdir "SDK\SDK_Export\hw"
pscgen -mhs system.mhs -expdir SDK\SDK_Export\hw
Generating ps7_init code for Si version 1.... 
Generating ps7_init code for Si version 2.... 
Generating ps7_init code for Si version 3.... 
psf2Edward -inp system.xmp -flat_zynq -dont_run_checkhwsys -dont_add_loginfo -make_inst_lower -edwver 1.2 -xml SDK\SDK_Export\hw/system.xml 
Release 14.7 - psf2Edward EDK_P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Qt: Untested Windows version 6.2 detected!
WARNING:EDK:2486 - The bitwidth 52 of new value 0xc00000000fe81 is greater than
   32
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: C_INTERCONNECT_M_AXI_BASE_ID -
   Failure in evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\EDK\data\coremodel\axi\data\tools_axi_v1_01_a.txt line
   19 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY:
   C_INTERCONNECT_M_AXI_IS_ACLK_ASYNC - Failure in evaluting ISVALID expresion
   "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\EDK\data\coremodel\axi\data\tools_axi_v1_01_a.txt line
   20 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: C_INTERCONNECT_M_AXI_ACLK_RATIO
   - Failure in evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\EDK\data\coremodel\axi\data\tools_axi_v1_01_a.txt line
   21 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY:
   C_INTERCONNECT_M_AXI_ARB_PRIORITY - Failure in evaluting ISVALID expresion
   "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\EDK\data\coremodel\axi\data\tools_axi_v1_01_a.txt line
   22 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: C_INTERCONNECT_M_AXI_AW_REGISTER
   - Failure in evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\EDK\data\coremodel\axi\data\tools_axi_v1_01_a.txt line
   23 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: C_INTERCONNECT_M_AXI_AR_REGISTER
   - Failure in evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\EDK\data\coremodel\axi\data\tools_axi_v1_01_a.txt line
   24 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: C_INTERCONNECT_M_AXI_W_REGISTER
   - Failure in evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\EDK\data\coremodel\axi\data\tools_axi_v1_01_a.txt line
   25 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: C_INTERCONNECT_M_AXI_R_REGISTER
   - Failure in evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\EDK\data\coremodel\axi\data\tools_axi_v1_01_a.txt line
   26 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: C_INTERCONNECT_M_AXI_B_REGISTER
   - Failure in evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\EDK\data\coremodel\axi\data\tools_axi_v1_01_a.txt line
   27 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY:
   C_INTERCONNECT_M_AXI_WRITE_FIFO_DEPTH - Failure in evaluting ISVALID
   expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\EDK\data\coremodel\axi\data\tools_axi_v1_01_a.txt line
   28 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY:
   C_INTERCONNECT_M_AXI_READ_FIFO_DEPTH - Failure in evaluting ISVALID expresion
   "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\EDK\data\coremodel\axi\data\tools_axi_v1_01_a.txt line
   29 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY:
   C_INTERCONNECT_M_AXI_WRITE_ISSUING - Failure in evaluting ISVALID expresion
   "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\EDK\data\coremodel\axi\data\tools_axi_v1_01_a.txt line
   30 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY:
   C_INTERCONNECT_M_AXI_READ_ISSUING - Failure in evaluting ISVALID expresion
   "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\EDK\data\coremodel\axi\data\tools_axi_v1_01_a.txt line
   31 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ACLK - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 119 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARESETN - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 120 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_AWID - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 121 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_AWADDR - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 122 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_AWLEN - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 123 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_AWSIZE - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 124 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_AWBURST - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 125 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_AWCACHE - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 126 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_AWPROT - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 127 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_AWLOCK - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 128 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_AWVALID - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 129 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_AWREADY - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 130 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_WDATA - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 131 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_WSTRB - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 132 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_WLAST - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 133 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_WVALID - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 134 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_WREADY - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 135 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_BID - Failure in evaluting
   ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 136 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_BRESP - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 137 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_BVALID - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 138 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_BREADY - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 139 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARID - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 140 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARADDR - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 141 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARLEN - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 142 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARSIZE - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 143 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARBURST - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 144 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARCACHE - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 145 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARPROT - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 146 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARLOCK - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 147 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARVALID - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 148 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARREADY - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 149 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_RID - Failure in evaluting
   ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 150 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_RDATA - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 151 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_RRESP - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 152 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_RLAST - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 153 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_RVALID - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 154 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_RREADY - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 155 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI - Failure in evaluting
   ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 73 
WARNING:EDK:4131 - IPNAME: ps7_qspi_0, PROPERTY: SCK_I - Failure in evaluting
   ISVALID expresion "(C_USE_STARTUP==0)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_qspi_v1_00
   _a\data\ps7_qspi_v2_1_0.mpd line 102 
WARNING:EDK:4131 - IPNAME: ps7_qspi_0, PROPERTY: SCK_O - Failure in evaluting
   ISVALID expresion "(C_USE_STARTUP==0)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_qspi_v1_00
   _a\data\ps7_qspi_v2_1_0.mpd line 103 
WARNING:EDK:4131 - IPNAME: ps7_qspi_0, PROPERTY: SCK_T - Failure in evaluting
   ISVALID expresion "(C_USE_STARTUP==0)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_qspi_v1_00
   _a\data\ps7_qspi_v2_1_0.mpd line 104 
WARNING:EDK:4131 - IPNAME: ps7_qspi_0, PROPERTY: SCK - Failure in evaluting
   ISVALID expresion "(C_USE_STARTUP==0)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_qspi_v1_00
   _a\data\ps7_qspi_v2_1_0.mpd line 122 

Overriding IP level properties ...

Computing clock values...

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor ps7_cortexa9_0
  (0000000000-0x0002ffff) ps7_ram_0	ps7_axi_interconnect_0
  (0x00100000-0x1fffffff) ps7_ddr_0	ps7_axi_interconnect_0
  (0x40400000-0x4040ffff) axi_dma_0	ps7_axi_interconnect_0->axi4lite_0
  (0x41200000-0x4120ffff) SWs_8Bits	ps7_axi_interconnect_0->axi4lite_0
  (0x41240000-0x4124ffff) BTNs_5Bits	ps7_axi_interconnect_0->axi4lite_0
  (0xe0001000-0xe0001fff) ps7_uart_1	ps7_axi_interconnect_0
  (0xe0002000-0xe0002fff) ps7_usb_0	ps7_axi_interconnect_0
  (0xe000a000-0xe000afff) ps7_gpio_0	ps7_axi_interconnect_0
  (0xe000b000-0xe000bfff) ps7_ethernet_0	ps7_axi_interconnect_0
  (0xe000d000-0xe000dfff) ps7_qspi_0	ps7_axi_interconnect_0
  (0xe0100000-0xe0100fff) ps7_sd_0	ps7_axi_interconnect_0
  (0xe0200000-0xe0200fff) ps7_iop_bus_config_0	ps7_axi_interconnect_0
  (0xf8000000-0xf8000fff) ps7_slcr_0	ps7_axi_interconnect_0
  (0xf8001000-0xf8001fff) ps7_ttc_0	ps7_axi_interconnect_0
  (0xf8003000-0xf8003fff) ps7_dma_s	ps7_axi_interconnect_0
  (0xf8004000-0xf8004fff) ps7_dma_ns	ps7_axi_interconnect_0
  (0xf8006000-0xf8006fff) ps7_ddrc_0	ps7_axi_interconnect_0
  (0xf8007000-0xf80070ff) ps7_dev_cfg_0	ps7_axi_interconnect_0
  (0xf8007100-0xf8007120) ps7_xadc_0	ps7_axi_interconnect_0
  (0xf8008000-0xf8008fff) ps7_afi_0	ps7_axi_interconnect_0
  (0xf8009000-0xf8009fff) ps7_afi_1	ps7_axi_interconnect_0
  (0xf800a000-0xf800afff) ps7_afi_2	ps7_axi_interconnect_0
  (0xf800b000-0xf800bfff) ps7_afi_3	ps7_axi_interconnect_0
  (0xf800c000-0xf800cfff) ps7_ocmc_0	ps7_axi_interconnect_0
  (0xf8800000-0xf88fffff) ps7_coresight_comp_0	ps7_axi_interconnect_0
  (0xf8900000-0xf89fffff) ps7_gpv_0	ps7_axi_interconnect_0
  (0xf8f00000-0xf8f000fc) ps7_scuc_0	ps7_axi_interconnect_0
  (0xf8f00100-0xf8f001ff) ps7_scugic_0	ps7_axi_interconnect_0
  (0xf8f00200-0xf8f002ff) ps7_globaltimer_0	ps7_axi_interconnect_0
  (0xf8f00600-0xf8f0061f) ps7_scutimer_0	ps7_axi_interconnect_0
  (0xf8f00620-0xf8f006ff) ps7_scuwdt_0	ps7_axi_interconnect_0
  (0xf8f01000-0xf8f01fff) ps7_intc_dist_0	ps7_axi_interconnect_0
  (0xf8f02000-0xf8f02fff) ps7_l2cachec_0	ps7_axi_interconnect_0
  (0xfc000000-0xfcffffff) ps7_qspi_linear_0	ps7_axi_interconnect_0
  (0xffff0000-0xfffffdff) ps7_ram_1	ps7_axi_interconnect_0
Address Map for Processor ps7_cortexa9_1
  (0000000000-0x0002ffff) ps7_ram_0	ps7_axi_interconnect_0
  (0x00100000-0x1fffffff) ps7_ddr_0	ps7_axi_interconnect_0
  (0x40400000-0x4040ffff) axi_dma_0	ps7_axi_interconnect_0->axi4lite_0
  (0x41200000-0x4120ffff) SWs_8Bits	ps7_axi_interconnect_0->axi4lite_0
  (0x41240000-0x4124ffff) BTNs_5Bits	ps7_axi_interconnect_0->axi4lite_0
  (0xe0001000-0xe0001fff) ps7_uart_1	ps7_axi_interconnect_0
  (0xe0002000-0xe0002fff) ps7_usb_0	ps7_axi_interconnect_0
  (0xe000a000-0xe000afff) ps7_gpio_0	ps7_axi_interconnect_0
  (0xe000b000-0xe000bfff) ps7_ethernet_0	ps7_axi_interconnect_0
  (0xe000d000-0xe000dfff) ps7_qspi_0	ps7_axi_interconnect_0
  (0xe0100000-0xe0100fff) ps7_sd_0	ps7_axi_interconnect_0
  (0xe0200000-0xe0200fff) ps7_iop_bus_config_0	ps7_axi_interconnect_0
  (0xf8000000-0xf8000fff) ps7_slcr_0	ps7_axi_interconnect_0
  (0xf8001000-0xf8001fff) ps7_ttc_0	ps7_axi_interconnect_0
  (0xf8003000-0xf8003fff) ps7_dma_s	ps7_axi_interconnect_0
  (0xf8004000-0xf8004fff) ps7_dma_ns	ps7_axi_interconnect_0
  (0xf8006000-0xf8006fff) ps7_ddrc_0	ps7_axi_interconnect_0
  (0xf8007000-0xf80070ff) ps7_dev_cfg_0	ps7_axi_interconnect_0
  (0xf8007100-0xf8007120) ps7_xadc_0	ps7_axi_interconnect_0
  (0xf8008000-0xf8008fff) ps7_afi_0	ps7_axi_interconnect_0
  (0xf8009000-0xf8009fff) ps7_afi_1	ps7_axi_interconnect_0
  (0xf800a000-0xf800afff) ps7_afi_2	ps7_axi_interconnect_0
  (0xf800b000-0xf800bfff) ps7_afi_3	ps7_axi_interconnect_0
  (0xf800c000-0xf800cfff) ps7_ocmc_0	ps7_axi_interconnect_0
  (0xf8800000-0xf88fffff) ps7_coresight_comp_0	ps7_axi_interconnect_0
  (0xf8900000-0xf89fffff) ps7_gpv_0	ps7_axi_interconnect_0
  (0xf8f00000-0xf8f000fc) ps7_scuc_0	ps7_axi_interconnect_0
  (0xf8f00100-0xf8f001ff) ps7_scugic_0	ps7_axi_interconnect_0
  (0xf8f00200-0xf8f002ff) ps7_globaltimer_0	ps7_axi_interconnect_0
  (0xf8f00600-0xf8f0061f) ps7_scutimer_0	ps7_axi_interconnect_0
  (0xf8f00620-0xf8f006ff) ps7_scuwdt_0	ps7_axi_interconnect_0
  (0xf8f01000-0xf8f01fff) ps7_intc_dist_0	ps7_axi_interconnect_0
  (0xf8f02000-0xf8f02fff) ps7_l2cachec_0	ps7_axi_interconnect_0
  (0xfc000000-0xfcffffff) ps7_qspi_linear_0	ps7_axi_interconnect_0
  (0xffff0000-0xfffffdff) ps7_ram_1	ps7_axi_interconnect_0

Checking platform address map ...
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: C_INTERCONNECT_M_AXI_BASE_ID -
   Failure in evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\EDK\data\coremodel\axi\data\tools_axi_v1_01_a.txt line
   19 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY:
   C_INTERCONNECT_M_AXI_IS_ACLK_ASYNC - Failure in evaluting ISVALID expresion
   "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\EDK\data\coremodel\axi\data\tools_axi_v1_01_a.txt line
   20 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: C_INTERCONNECT_M_AXI_ACLK_RATIO
   - Failure in evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\EDK\data\coremodel\axi\data\tools_axi_v1_01_a.txt line
   21 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY:
   C_INTERCONNECT_M_AXI_ARB_PRIORITY - Failure in evaluting ISVALID expresion
   "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\EDK\data\coremodel\axi\data\tools_axi_v1_01_a.txt line
   22 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: C_INTERCONNECT_M_AXI_AW_REGISTER
   - Failure in evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\EDK\data\coremodel\axi\data\tools_axi_v1_01_a.txt line
   23 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: C_INTERCONNECT_M_AXI_AR_REGISTER
   - Failure in evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\EDK\data\coremodel\axi\data\tools_axi_v1_01_a.txt line
   24 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: C_INTERCONNECT_M_AXI_W_REGISTER
   - Failure in evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\EDK\data\coremodel\axi\data\tools_axi_v1_01_a.txt line
   25 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: C_INTERCONNECT_M_AXI_R_REGISTER
   - Failure in evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\EDK\data\coremodel\axi\data\tools_axi_v1_01_a.txt line
   26 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: C_INTERCONNECT_M_AXI_B_REGISTER
   - Failure in evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\EDK\data\coremodel\axi\data\tools_axi_v1_01_a.txt line
   27 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY:
   C_INTERCONNECT_M_AXI_WRITE_FIFO_DEPTH - Failure in evaluting ISVALID
   expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\EDK\data\coremodel\axi\data\tools_axi_v1_01_a.txt line
   28 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY:
   C_INTERCONNECT_M_AXI_READ_FIFO_DEPTH - Failure in evaluting ISVALID expresion
   "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\EDK\data\coremodel\axi\data\tools_axi_v1_01_a.txt line
   29 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY:
   C_INTERCONNECT_M_AXI_WRITE_ISSUING - Failure in evaluting ISVALID expresion
   "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\EDK\data\coremodel\axi\data\tools_axi_v1_01_a.txt line
   30 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY:
   C_INTERCONNECT_M_AXI_READ_ISSUING - Failure in evaluting ISVALID expresion
   "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\EDK\data\coremodel\axi\data\tools_axi_v1_01_a.txt line
   31 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ACLK - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 119 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARESETN - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 120 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_AWID - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 121 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_AWADDR - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 122 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_AWLEN - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 123 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_AWSIZE - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 124 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_AWBURST - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 125 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_AWCACHE - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 126 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_AWPROT - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 127 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_AWLOCK - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 128 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_AWVALID - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 129 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_AWREADY - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 130 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_WDATA - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 131 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_WSTRB - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 132 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_WLAST - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 133 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_WVALID - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 134 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_WREADY - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 135 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_BID - Failure in evaluting
   ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 136 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_BRESP - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 137 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_BVALID - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 138 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_BREADY - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 139 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARID - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 140 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARADDR - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 141 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARLEN - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 142 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARSIZE - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 143 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARBURST - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 144 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARCACHE - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 145 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARPROT - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 146 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARLOCK - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 147 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARVALID - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 148 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARREADY - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 149 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_RID - Failure in evaluting
   ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 150 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_RDATA - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 151 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_RRESP - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 152 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_RLAST - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 153 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_RVALID - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 154 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_RREADY - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 155 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI - Failure in evaluting
   ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 73 
WARNING:EDK:4131 - IPNAME: ps7_qspi_0, PROPERTY: SCK_I - Failure in evaluting
   ISVALID expresion "(C_USE_STARTUP==0)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_qspi_v1_00
   _a\data\ps7_qspi_v2_1_0.mpd line 102 
WARNING:EDK:4131 - IPNAME: ps7_qspi_0, PROPERTY: SCK_O - Failure in evaluting
   ISVALID expresion "(C_USE_STARTUP==0)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_qspi_v1_00
   _a\data\ps7_qspi_v2_1_0.mpd line 103 
WARNING:EDK:4131 - IPNAME: ps7_qspi_0, PROPERTY: SCK_T - Failure in evaluting
   ISVALID expresion "(C_USE_STARTUP==0)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_qspi_v1_00
   _a\data\ps7_qspi_v2_1_0.mpd line 104 
WARNING:EDK:4131 - IPNAME: ps7_qspi_0, PROPERTY: SCK - Failure in evaluting
   ISVALID expresion "(C_USE_STARTUP==0)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_qspi_v1_00
   _a\data\ps7_qspi_v2_1_0.mpd line 122 
Conversion to XML complete.
xdsgen -inp system.xmp -report SDK\SDK_Export\hw/system.html  -make_docs_local
Release 14.7 - xdsgen EDK_P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Qt: Untested Windows version 6.2 detected!
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_interconnect;v=v1_06_a;d=ds768
   _axi_interconnect.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_gpio;v=v1_01_b;d=ds744_axi_gpi
   o.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_gpio;v=v1_01_b;d=ds744_axi_gpi
   o.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_dma;v=v6_03_a;d=pg021_axi_dma.
   pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_interconnect;v=v1_06_a;d=ds768
   _axi_interconnect.pdf
Generated Block Diagram.
Rasterizing axi4lite_0.jpg.....
Rasterizing SWs_8Bits.jpg.....
Rasterizing BTNs_5Bits.jpg.....
Rasterizing processing_system7_0.jpg.....
Rasterizing axi_dma_0.jpg.....
Rasterizing axi_interconnect_1.jpg.....
Rasterizing conware_0.jpg.....
Rasterizing system_blkd.jpg.....
Report generated.
Report generation completed.
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc7z020clg484-1 -lang vhdl -intstyle default    -msg __xps/ise/xmsgprops.lst system.mhs

Release 14.7 - platgen Xilinx EDK 14.7 Build EDK_P.20131013
 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc7z020clg484-1 -lang vhdl -intstyle default -msg
__xps/ise/xmsgprops.lst system.mhs 

WARNING:EDK - INFO:Security:51 - The XILINXD_LICENSE_FILE environment variable
   is not set.
   INFO:Security:52 - The LM_LICENSE_FILE environment variable is set to
   '1717@io.ece.iastate.edu;27008@io.ece.iastate.edu;
   27006@io.ece.iastate.edu;27003@io.ece.iastate.edu'.
   INFO:Security:71 - If a license for part 'xc7z020' is available, it will be
   possible to use 'XPS_TDP' instead of 'XPS'.
   WARNING:Security:43 - No license file was found in the standard Xilinx
   license directory.
   WARNING:Security:44 - Since no license file was found,
          please run the Xilinx License Configuration Manager
          (xlcm or "Manage Xilinx Licenses")
          to assist in obtaining a license.
   WARNING:Security:42 - Your software subscription period has lapsed. Your
   current version of Xilinx tools will continue to function, but you no longer
   qualify for Xilinx software updates or new releases.


Parse U:/Cpre488/conware/xps/system/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 300 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 304 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 308 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 312 
INFO:EDK:4130 - IPNAME: axi_dma, INSTANCE:axi_dma_0 - tcl is overriding
   PARAMETER C_M_AXIS_MM2S_PROTOCOL value to GENERIC -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_dma_v6_03_a\data
   \axi_dma_v2_1_0.mpd line 150 
INFO:EDK:4130 - IPNAME: axi_dma, INSTANCE:axi_dma_0 - tcl is overriding
   PARAMETER C_S_AXIS_S2MM_PROTOCOL value to GENERIC -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_dma_v6_03_a\data
   \axi_dma_v2_1_0.mpd line 151 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock
   'processing_system7_0_PS_CLK' is not specified. Clock DRCs will not be
   performed for IPs connected to that clock port, unless they are connected
   through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
  (0x40400000-0x4040ffff) axi_dma_0	axi4lite_0
  (0x41200000-0x4120ffff) SWs_8Bits	axi4lite_0
  (0x41240000-0x4124ffff) BTNs_5Bits	axi4lite_0

Checking platform address map ...

Checking platform configuration ...
IPNAME: axi_interconnect, INSTANCE: axi4lite_0 - 1 master(s) : 3 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi_interconnect_1 - 3 master(s) : 1
slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: conware_0_buffer_pin, CONNECTOR: buffer - No driver
   found. Port will be driven to GND - U:\Cpre488\conware\xps\system\system.mhs
   line 37 
WARNING:EDK:4180 - PORT: s_axis_s2mm_tuser, CONNECTOR: conware_0_M_AXIS_TUSER -
   No driver found. Port will be driven to GND -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_dma_v6_03_a\data
   \axi_dma_v2_1_0.mpd line 259 
WARNING:EDK:4180 - PORT: s_axis_s2mm_tid, CONNECTOR: conware_0_M_AXIS_TID - No
   driver found. Port will be driven to GND -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_dma_v6_03_a\data
   \axi_dma_v2_1_0.mpd line 260 
WARNING:EDK:4180 - PORT: s_axis_s2mm_tdest, CONNECTOR: conware_0_M_AXIS_TDEST -
   No driver found. Port will be driven to GND -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_dma_v6_03_a\data
   \axi_dma_v2_1_0.mpd line 261 
WARNING:EDK:4181 - PORT: mm2s_prmry_reset_out_n, CONNECTOR: RESET_OUT_N -
   floating connection -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_dma_v6_03_a\data
   \axi_dma_v2_1_0.mpd line 221 
WARNING:EDK:4181 - PORT: mm2s_cntrl_reset_out_n, CONNECTOR: RESET_OUT_N -
   floating connection -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_dma_v6_03_a\data
   \axi_dma_v2_1_0.mpd line 230 
WARNING:EDK:4181 - PORT: s2mm_prmry_reset_out_n, CONNECTOR: RESET_OUT_N -
   floating connection -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_dma_v6_03_a\data
   \axi_dma_v2_1_0.mpd line 253 
WARNING:EDK:4181 - PORT: s2mm_sts_reset_out_n, CONNECTOR: RESET_OUT_N - floating
   connection -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_dma_v6_03_a\data
   \axi_dma_v2_1_0.mpd line 262 
WARNING:EDK:4181 - PORT: m_axis_mm2s_tkeep, CONNECTOR:
   axi_dma_0_M_AXIS_MM2S_TKEEP - floating connection -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_dma_v6_03_a\data
   \axi_dma_v2_1_0.mpd line 223 
WARNING:EDK:4181 - PORT: m_axis_mm2s_tuser, CONNECTOR:
   axi_dma_0_M_AXIS_MM2S_TUSER - floating connection -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_dma_v6_03_a\data
   \axi_dma_v2_1_0.mpd line 227 
WARNING:EDK:4181 - PORT: m_axis_mm2s_tid, CONNECTOR: axi_dma_0_M_AXIS_MM2S_TID -
   floating connection -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_dma_v6_03_a\data
   \axi_dma_v2_1_0.mpd line 228 
WARNING:EDK:4181 - PORT: m_axis_mm2s_tdest, CONNECTOR:
   axi_dma_0_M_AXIS_MM2S_TDEST - floating connection -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_dma_v6_03_a\data
   \axi_dma_v2_1_0.mpd line 229 
WARNING:EDK:4181 - PORT: CONWARE_BUFFER, CONNECTOR: CONWARE_BUFFER - floating
   connection -
   U:\Cpre488\conware\xps\system\pcores\conware_v1_00_a\data\conware_v2_1_0.mpd
   line 28 
WARNING:EDK:4181 - PORT: M_AXIS_TSTRB, CONNECTOR: conware_0_M_AXIS_TSTRB -
   floating connection -
   U:\Cpre488\conware\xps\system\pcores\conware_v1_00_a\data\conware_v2_1_0.mpd
   line 40 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi4lite_0.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is
   overriding PARAMETER C_RANGE_CHECK value to 1 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 149 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_FCLK_CLK1_BUF value to FALSE -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 351 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_FCLK_CLK2_BUF value to FALSE -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 352 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_FCLK_CLK3_BUF value to FALSE -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 353 

INFO: Setting C_RANGE_CHECK = OFF for axi_interconnect axi_interconnect_1; no
DECERR checking will be performed.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_RANGE_CHECK value to 0 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 149 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...
ZynqConfig: Terminated for tcl mode

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
ZynqConfig: Terminated for tcl mode

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: No asynchronous clock conversions in axi_interconnect axi4lite_0.
ZynqConfig: Terminated for tcl mode
INFO: No asynchronous clock conversions in axi_interconnect axi_interconnect_1.

Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:axi_gpio INSTANCE:sws_8bits - U:\Cpre488\conware\xps\system\system.mhs
line 52 - Copying cache implementation netlist
IPNAME:axi_gpio INSTANCE:btns_5bits - U:\Cpre488\conware\xps\system\system.mhs
line 66 - Copying cache implementation netlist
IPNAME:processing_system7 INSTANCE:processing_system7_0 -
U:\Cpre488\conware\xps\system\system.mhs line 80 - Copying cache implementation
netlist
IPNAME:axi_dma INSTANCE:axi_dma_0 - U:\Cpre488\conware\xps\system\system.mhs
line 172 - Copying cache implementation netlist
IPNAME:axi_interconnect INSTANCE:axi_interconnect_1 -
U:\Cpre488\conware\xps\system\system.mhs line 198 - Copying cache implementation
netlist
IPNAME:conware INSTANCE:conware_0 - U:\Cpre488\conware\xps\system\system.mhs
line 206 - Copying cache implementation netlist

Elaborating instances ...

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 1.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:axi4lite_0 - U:\Cpre488\conware\xps\system\system.mhs line 44 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file <C:/Xilinx/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <C:/Xilinx/14.7/ISE_DS/ISE/zynq/data/zynq.acd>

Running NGCBUILD ...
IPNAME:system_axi4lite_0_wrapper INSTANCE:axi4lite_0 -
U:\Cpre488\conware\xps\system\system.mhs line 44 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file <C:/Xilinx/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <C:/Xilinx/14.7/ISE_DS/ISE/zynq/data/zynq.acd>

Command Line: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc7z020clg484-1 -intstyle silent -i -sd .. system_axi4lite_0_wrapper.ngc
../system_axi4lite_0_wrapper

Reading NGO file
"U:/Cpre488/conware/xps/system/implementation/axi4lite_0_wrapper/system_axi4lite
_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_axi4lite_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  3 sec
Total CPU time to NGCBUILD completion:   3 sec

Writing NGCBUILD log file "../system_axi4lite_0_wrapper.blc"...

NGCBUILD done.
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...

Total run time: 28.00 seconds
"Running synthesis..."
cd synthesis & synthesis.cmd
"xst -ifn "system_xst.scr" -intstyle silent"
"Running XST synthesis ..."
PMSPEC -- Overriding Xilinx file <C:/Xilinx/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <C:/Xilinx/14.7/ISE_DS/ISE/zynq/data/zynq.acd>
"XST completed"
"*********************************************"
"Running Xilinx Implementation tools.."
"*********************************************"
xflow -wd implementation -p xc7z020clg484-1 -implement xflow.opt system.ngc
Release 14.7 - Xflow P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc7z020clg484-1 -implement xflow.opt system.ngc 
 
PMSPEC -- Overriding Xilinx file <C:/Xilinx/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <C:/Xilinx/14.7/ISE_DS/ISE/zynq/data/zynq.acd>

Using Flow File: U:/Cpre488/conware/xps/system/implementation/fpga.flw 
Using Option File(s): 
 U:/Cpre488/conware/xps/system/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc7z020clg484-1 -nt timestamp -bm system.bmm
"U:/Cpre488/conware/xps/system/implementation/system.ngc" -uc system.ucf
system.ngd 
#----------------------------------------------#
Release 14.7 - ngdbuild P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <C:/Xilinx/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <C:/Xilinx/14.7/ISE_DS/ISE/zynq/data/zynq.acd>

Command Line: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\ngdbuild.exe -p
xc7z020clg484-1 -nt timestamp -bm system.bmm
U:/Cpre488/conware/xps/system/implementation/system.ngc -uc system.ucf
system.ngd

Reading NGO file "U:/Cpre488/conware/xps/system/implementation/system.ngc" ...
Loading design module
"U:/Cpre488/conware/xps/system/implementation/system_processing_system7_0_wrappe
r.ngc"...
Loading design module
"U:/Cpre488/conware/xps/system/implementation/system_axi4lite_0_wrapper.ngc"...
Loading design module
"U:/Cpre488/conware/xps/system/implementation/system_axi_interconnect_1_wrapper.
ngc"...
Loading design module
"U:/Cpre488/conware/xps/system/implementation/system_conware_0_wrapper.ngc"...
Loading design module
"U:/Cpre488/conware/xps/system/implementation/system_sws_8bits_wrapper.ngc"...
Loading design module
"U:/Cpre488/conware/xps/system/implementation/system_btns_5bits_wrapper.ngc"...
Loading design module
"U:/Cpre488/conware/xps/system/implementation/system_axi_dma_0_wrapper.ngc"...
Applying constraints in
"U:/Cpre488/conware/xps/system/implementation/system_processing_system7_0_wrappe
r.ncf" to module "processing_system7_0"...
Checking Constraint Associations...
Applying constraints in
"U:/Cpre488/conware/xps/system/implementation/system_axi4lite_0_wrapper.ncf" to
module "axi4lite_0"...
Checking Constraint Associations...
Applying constraints in
"U:/Cpre488/conware/xps/system/implementation/system_axi_interconnect_1_wrapper.
ncf" to module "axi_interconnect_1"...
Checking Constraint Associations...
Applying constraints in
"U:/Cpre488/conware/xps/system/implementation/system_axi_dma_0_wrapper.ncf" to
module "axi_dma_0"...
Checking Constraint Associations...
Gathering constraint information from source properties...
Done.
INFO:NgdBuild:649 - Removing redundant 'IBUF' symbol
   'processing_system7_0_PS_PORB_IBUF'.  All constraints associated with this
   symbol will be ignored.
INFO:NgdBuild:649 - Removing redundant 'IBUF' symbol
   'processing_system7_0_PS_CLK_IBUF'.  All constraints associated with this
   symbol will be ignored.
INFO:NgdBuild:649 - Removing redundant 'IBUF' symbol
   'processing_system7_0_PS_SRSTB_IBUF'.  All constraints associated with this
   symbol will be ignored.

Annotating constraints to design from ucf file "system.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_interconnect_1/axi_interconnect_1\/si_converter_b
   ank\/gen_conv_slot[0].clock_conv_inst\/interconnect_aresetn_resync<2>_inv1_IN
   V_0 TNM = FFS:axi_interconnect_1_reset...>: No instances of type FFS were
   found under block
   "axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<2>_inv1_INV_0" (type=INV).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi4lite_0/axi4lite_0\/si_converter_bank\/gen_conv_sl
   ot[0].clock_conv_inst\/interconnect_aresetn_resync<2>_inv1_INV_0 TNM =
   FFS:axi4lite_0_reset_resync>: No instances of type FFS were found under block
   "axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<2>_inv1_INV_0" (type=INV).

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "processing_system7_0_PS_PORB_IBUF" LOC = B5>' could not be found and
   so the Locate constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "processing_system7_0_PS_CLK_IBUF" LOC = F7>' could not be found and so
   the Locate constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "processing_system7_0_PS_SRSTB_IBUF" LOC = C9>' could not be found and
   so the Locate constraint will be removed.

WARNING:ConstraintSystem:58 - Constraint <TIMEGRP axi4lite_0_reset_source = FFS
   PADS CPUS;>: CPUS "*" does not match any design objects.

WARNING:ConstraintSystem:58 - Constraint <TIMEGRP
   axi_interconnect_1_reset_source = FFS PADS CPUS;>: CPUS "*" does not match
   any design objects.

ERROR:ConstraintSystem:59 - Constraint <NET conware_0_ACLK_pin           LOC =
   AA9  |> [system.ucf(34)]: NET "conware_0_ACLK_pin" not found.  Please verify
   that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET conware_0_ACLK_pin           LOC = AA9  |> [system.ucf(34)]' could not
   be found and so the Locate constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <IOSTANDARD=LVCMOS33;> [system.ucf(34)]:
   NET "conware_0_ACLK_pin" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem:194 - The TNM 'axi_interconnect_1_reset_resync', does
   not directly or indirectly drive any flip-flops, latches and/or RAMs and is
   not actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'axi4lite_0_reset_resync', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

Done...

Processing BMM file "system.bmm" ...

WARNING::53 - File 'system.bmm' is empty or has no BMM content.


Checking expanded design ...
WARNING:NgdBuild:452 - logical net 'N154' has no driver
WARNING:NgdBuild:452 - logical net 'N155' has no driver
WARNING:NgdBuild:452 - logical net 'N156' has no driver
WARNING:NgdBuild:452 - logical net 'N157' has no driver
WARNING:NgdBuild:452 - logical net 'N158' has no driver
WARNING:NgdBuild:452 - logical net 'N159' has no driver
WARNING:NgdBuild:452 - logical net 'N160' has no driver
WARNING:NgdBuild:452 - logical net 'N161' has no driver
WARNING:NgdBuild:452 - logical net 'N162' has no driver
WARNING:NgdBuild:452 - logical net 'N163' has no driver
WARNING:NgdBuild:452 - logical net 'N164' has no driver
WARNING:NgdBuild:452 - logical net 'N165' has no driver
WARNING:NgdBuild:452 - logical net 'N166' has no driver
WARNING:NgdBuild:452 - logical net 'N167' has no driver
WARNING:NgdBuild:452 - logical net 'N168' has no driver
WARNING:NgdBuild:452 - logical net 'N169' has no driver
WARNING:NgdBuild:452 - logical net 'N170' has no driver
WARNING:NgdBuild:452 - logical net 'N171' has no driver
WARNING:NgdBuild:452 - logical net 'N172' has no driver
WARNING:NgdBuild:452 - logical net 'N173' has no driver
WARNING:NgdBuild:452 - logical net 'N174' has no driver
WARNING:NgdBuild:452 - logical net 'N175' has no driver
WARNING:NgdBuild:452 - logical net 'N176' has no driver
WARNING:NgdBuild:452 - logical net 'N177' has no driver
WARNING:NgdBuild:452 - logical net 'N178' has no driver
WARNING:NgdBuild:452 - logical net 'N179' has no driver
WARNING:NgdBuild:452 - logical net 'N180' has no driver
WARNING:NgdBuild:452 - logical net 'N181' has no driver
WARNING:NgdBuild:452 - logical net 'N182' has no driver
WARNING:NgdBuild:452 - logical net 'N183' has no driver
WARNING:NgdBuild:452 - logical net 'N184' has no driver
WARNING:NgdBuild:452 - logical net 'N185' has no driver
WARNING:NgdBuild:452 - logical net 'N186' has no driver
WARNING:NgdBuild:452 - logical net 'N187' has no driver
WARNING:NgdBuild:452 - logical net 'N188' has no driver
WARNING:NgdBuild:452 - logical net 'N189' has no driver
WARNING:NgdBuild:452 - logical net 'N190' has no driver
WARNING:NgdBuild:452 - logical net 'N191' has no driver
WARNING:NgdBuild:452 - logical net 'N192' has no driver
WARNING:NgdBuild:452 - logical net 'N193' has no driver
WARNING:NgdBuild:452 - logical net 'N194' has no driver
WARNING:NgdBuild:452 - logical net 'N195' has no driver
WARNING:NgdBuild:452 - logical net 'N196' has no driver
WARNING:NgdBuild:452 - logical net 'N197' has no driver
WARNING:NgdBuild:452 - logical net 'N198' has no driver
WARNING:NgdBuild:452 - logical net 'N199' has no driver
WARNING:NgdBuild:452 - logical net 'N200' has no driver
WARNING:NgdBuild:452 - logical net 'N201' has no driver
WARNING:NgdBuild:452 - logical net 'N202' has no driver
WARNING:NgdBuild:452 - logical net 'N203' has no driver
WARNING:NgdBuild:452 - logical net 'N204' has no driver
WARNING:NgdBuild:452 - logical net 'N205' has no driver
WARNING:NgdBuild:452 - logical net 'N206' has no driver
WARNING:NgdBuild:452 - logical net 'N207' has no driver
WARNING:NgdBuild:452 - logical net 'N208' has no driver
WARNING:NgdBuild:452 - logical net 'N209' has no driver
WARNING:NgdBuild:452 - logical net 'N210' has no driver
WARNING:NgdBuild:452 - logical net 'N211' has no driver
WARNING:NgdBuild:452 - logical net 'N212' has no driver
WARNING:NgdBuild:452 - logical net 'N213' has no driver
WARNING:NgdBuild:452 - logical net 'N214' has no driver
WARNING:NgdBuild:452 - logical net 'N215' has no driver
WARNING:NgdBuild:452 - logical net 'N216' has no driver
WARNING:NgdBuild:452 - logical net 'N217' has no driver
WARNING:NgdBuild:452 - logical net 'N218' has no driver
WARNING:NgdBuild:452 - logical net 'N219' has no driver
WARNING:NgdBuild:452 - logical net 'N220' has no driver
WARNING:NgdBuild:452 - logical net 'N221' has no driver
WARNING:NgdBuild:452 - logical net 'N222' has no driver
WARNING:NgdBuild:452 - logical net 'N223' has no driver
WARNING:NgdBuild:452 - logical net 'N224' has no driver
WARNING:NgdBuild:452 - logical net 'N225' has no driver
WARNING:NgdBuild:452 - logical net 'N226' has no driver
WARNING:NgdBuild:452 - logical net 'N227' has no driver
WARNING:NgdBuild:452 - logical net 'N228' has no driver
WARNING:NgdBuild:452 - logical net 'N229' has no driver
WARNING:NgdBuild:452 - logical net 'N230' has no driver
WARNING:NgdBuild:452 - logical net 'N231' has no driver
WARNING:NgdBuild:452 - logical net 'N232' has no driver
WARNING:NgdBuild:452 - logical net 'N233' has no driver
WARNING:NgdBuild:452 - logical net 'N234' has no driver
WARNING:NgdBuild:452 - logical net 'N235' has no driver
WARNING:NgdBuild:452 - logical net 'N236' has no driver
WARNING:NgdBuild:452 - logical net 'N237' has no driver
WARNING:NgdBuild:452 - logical net 'N238' has no driver
WARNING:NgdBuild:452 - logical net 'N239' has no driver
WARNING:NgdBuild:452 - logical net 'N240' has no driver
WARNING:NgdBuild:452 - logical net 'N241' has no driver
WARNING:NgdBuild:452 - logical net 'N242' has no driver
WARNING:NgdBuild:452 - logical net 'N243' has no driver
WARNING:NgdBuild:452 - logical net 'N244' has no driver
WARNING:NgdBuild:452 - logical net 'N245' has no driver
WARNING:NgdBuild:452 - logical net 'N246' has no driver
WARNING:NgdBuild:452 - logical net 'N247' has no driver
WARNING:NgdBuild:452 - logical net 'N248' has no driver
WARNING:NgdBuild:452 - logical net 'N249' has no driver
WARNING:NgdBuild:452 - logical net 'N250' has no driver
WARNING:NgdBuild:452 - logical net 'N251' has no driver
WARNING:NgdBuild:452 - logical net 'N252' has no driver
WARNING:NgdBuild:452 - logical net 'N253' has no driver
WARNING:NgdBuild:452 - logical net 'N254' has no driver
WARNING:NgdBuild:452 - logical net 'N255' has no driver
WARNING:NgdBuild:452 - logical net 'N256' has no driver
WARNING:NgdBuild:452 - logical net 'N257' has no driver
WARNING:NgdBuild:452 - logical net 'N258' has no driver
WARNING:NgdBuild:452 - logical net 'N259' has no driver
WARNING:NgdBuild:452 - logical net 'N260' has no driver
WARNING:NgdBuild:452 - logical net 'N261' has no driver
WARNING:NgdBuild:452 - logical net 'N262' has no driver
WARNING:NgdBuild:452 - logical net 'N263' has no driver
WARNING:NgdBuild:452 - logical net 'N264' has no driver
WARNING:NgdBuild:452 - logical net 'N265' has no driver
WARNING:NgdBuild:452 - logical net 'N266' has no driver
WARNING:NgdBuild:452 - logical net 'N267' has no driver
WARNING:NgdBuild:452 - logical net 'N268' has no driver
WARNING:NgdBuild:452 - logical net 'N269' has no driver
WARNING:NgdBuild:452 - logical net 'N270' has no driver
WARNING:NgdBuild:452 - logical net 'N271' has no driver
WARNING:NgdBuild:452 - logical net 'N272' has no driver
WARNING:NgdBuild:452 - logical net 'N273' has no driver
WARNING:NgdBuild:452 - logical net 'N274' has no driver
WARNING:NgdBuild:452 - logical net 'N275' has no driver
WARNING:NgdBuild:452 - logical net 'N276' has no driver
WARNING:NgdBuild:452 - logical net 'N277' has no driver
WARNING:NgdBuild:452 - logical net 'N278' has no driver
WARNING:NgdBuild:452 - logical net 'N279' has no driver
WARNING:NgdBuild:483 - Attribute "INIT" on
   "axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_PNTR_MN
   GR/ch2_sg_idle" is on the wrong type of object.  Please see the Constraints
   Guide for more information on this attribute.

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     2
  Number of warnings: 137

Total REAL time to NGDBUILD completion:  26 sec
Total CPU time to NGDBUILD completion:   24 sec

One or more errors were found during NGDBUILD.  No NGD file will be written.

Writing NGDBUILD log file "system.bld"...
ERROR:Xflow - Program ngdbuild returned error code 2. Aborting flow execution...
make: *** [__xps/system_routed] Error 1
Done!

********************************************************************************
At Local date and time: Tue May 02 14:26:19 2017
 make -f system.make exporttosdk started...
IF NOT EXIST "SDK\SDK_Export\hw" @mkdir "SDK\SDK_Export\hw"
pscgen -mhs system.mhs -expdir SDK\SDK_Export\hw
Generating ps7_init code for Si version 1.... 
Generating ps7_init code for Si version 2.... 
Generating ps7_init code for Si version 3.... 
psf2Edward -inp system.xmp -flat_zynq -dont_run_checkhwsys -dont_add_loginfo -make_inst_lower -edwver 1.2 -xml SDK\SDK_Export\hw/system.xml 
Qt: Untested Windows version 6.2 detected!
Release 14.7 - psf2Edward EDK_P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
WARNING:EDK:2486 - The bitwidth 52 of new value 0xc00000000fe81 is greater than
   32
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: C_INTERCONNECT_M_AXI_BASE_ID -
   Failure in evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\EDK\data\coremodel\axi\data\tools_axi_v1_01_a.txt line
   19 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY:
   C_INTERCONNECT_M_AXI_IS_ACLK_ASYNC - Failure in evaluting ISVALID expresion
   "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\EDK\data\coremodel\axi\data\tools_axi_v1_01_a.txt line
   20 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: C_INTERCONNECT_M_AXI_ACLK_RATIO
   - Failure in evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\EDK\data\coremodel\axi\data\tools_axi_v1_01_a.txt line
   21 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY:
   C_INTERCONNECT_M_AXI_ARB_PRIORITY - Failure in evaluting ISVALID expresion
   "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\EDK\data\coremodel\axi\data\tools_axi_v1_01_a.txt line
   22 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: C_INTERCONNECT_M_AXI_AW_REGISTER
   - Failure in evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\EDK\data\coremodel\axi\data\tools_axi_v1_01_a.txt line
   23 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: C_INTERCONNECT_M_AXI_AR_REGISTER
   - Failure in evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\EDK\data\coremodel\axi\data\tools_axi_v1_01_a.txt line
   24 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: C_INTERCONNECT_M_AXI_W_REGISTER
   - Failure in evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\EDK\data\coremodel\axi\data\tools_axi_v1_01_a.txt line
   25 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: C_INTERCONNECT_M_AXI_R_REGISTER
   - Failure in evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\EDK\data\coremodel\axi\data\tools_axi_v1_01_a.txt line
   26 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: C_INTERCONNECT_M_AXI_B_REGISTER
   - Failure in evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\EDK\data\coremodel\axi\data\tools_axi_v1_01_a.txt line
   27 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY:
   C_INTERCONNECT_M_AXI_WRITE_FIFO_DEPTH - Failure in evaluting ISVALID
   expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\EDK\data\coremodel\axi\data\tools_axi_v1_01_a.txt line
   28 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY:
   C_INTERCONNECT_M_AXI_READ_FIFO_DEPTH - Failure in evaluting ISVALID expresion
   "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\EDK\data\coremodel\axi\data\tools_axi_v1_01_a.txt line
   29 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY:
   C_INTERCONNECT_M_AXI_WRITE_ISSUING - Failure in evaluting ISVALID expresion
   "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\EDK\data\coremodel\axi\data\tools_axi_v1_01_a.txt line
   30 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY:
   C_INTERCONNECT_M_AXI_READ_ISSUING - Failure in evaluting ISVALID expresion
   "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\EDK\data\coremodel\axi\data\tools_axi_v1_01_a.txt line
   31 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ACLK - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 119 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARESETN - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 120 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_AWID - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 121 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_AWADDR - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 122 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_AWLEN - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 123 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_AWSIZE - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 124 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_AWBURST - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 125 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_AWCACHE - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 126 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_AWPROT - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 127 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_AWLOCK - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 128 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_AWVALID - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 129 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_AWREADY - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 130 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_WDATA - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 131 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_WSTRB - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 132 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_WLAST - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 133 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_WVALID - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 134 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_WREADY - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 135 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_BID - Failure in evaluting
   ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 136 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_BRESP - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 137 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_BVALID - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 138 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_BREADY - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 139 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARID - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 140 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARADDR - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 141 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARLEN - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 142 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARSIZE - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 143 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARBURST - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 144 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARCACHE - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 145 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARPROT - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 146 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARLOCK - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 147 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARVALID - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 148 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARREADY - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 149 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_RID - Failure in evaluting
   ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 150 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_RDATA - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 151 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_RRESP - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 152 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_RLAST - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 153 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_RVALID - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 154 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_RREADY - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 155 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI - Failure in evaluting
   ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 73 
WARNING:EDK:4131 - IPNAME: ps7_qspi_0, PROPERTY: SCK_I - Failure in evaluting
   ISVALID expresion "(C_USE_STARTUP==0)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_qspi_v1_00
   _a\data\ps7_qspi_v2_1_0.mpd line 102 
WARNING:EDK:4131 - IPNAME: ps7_qspi_0, PROPERTY: SCK_O - Failure in evaluting
   ISVALID expresion "(C_USE_STARTUP==0)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_qspi_v1_00
   _a\data\ps7_qspi_v2_1_0.mpd line 103 
WARNING:EDK:4131 - IPNAME: ps7_qspi_0, PROPERTY: SCK_T - Failure in evaluting
   ISVALID expresion "(C_USE_STARTUP==0)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_qspi_v1_00
   _a\data\ps7_qspi_v2_1_0.mpd line 104 
WARNING:EDK:4131 - IPNAME: ps7_qspi_0, PROPERTY: SCK - Failure in evaluting
   ISVALID expresion "(C_USE_STARTUP==0)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_qspi_v1_00
   _a\data\ps7_qspi_v2_1_0.mpd line 122 

Overriding IP level properties ...

Computing clock values...

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor ps7_cortexa9_0
  (0000000000-0x0002ffff) ps7_ram_0	ps7_axi_interconnect_0
  (0x00100000-0x1fffffff) ps7_ddr_0	ps7_axi_interconnect_0
  (0x40400000-0x4040ffff) axi_dma_0	ps7_axi_interconnect_0->axi4lite_0
  (0x41200000-0x4120ffff) SWs_8Bits	ps7_axi_interconnect_0->axi4lite_0
  (0x41240000-0x4124ffff) BTNs_5Bits	ps7_axi_interconnect_0->axi4lite_0
  (0xe0001000-0xe0001fff) ps7_uart_1	ps7_axi_interconnect_0
  (0xe0002000-0xe0002fff) ps7_usb_0	ps7_axi_interconnect_0
  (0xe000a000-0xe000afff) ps7_gpio_0	ps7_axi_interconnect_0
  (0xe000b000-0xe000bfff) ps7_ethernet_0	ps7_axi_interconnect_0
  (0xe000d000-0xe000dfff) ps7_qspi_0	ps7_axi_interconnect_0
  (0xe0100000-0xe0100fff) ps7_sd_0	ps7_axi_interconnect_0
  (0xe0200000-0xe0200fff) ps7_iop_bus_config_0	ps7_axi_interconnect_0
  (0xf8000000-0xf8000fff) ps7_slcr_0	ps7_axi_interconnect_0
  (0xf8001000-0xf8001fff) ps7_ttc_0	ps7_axi_interconnect_0
  (0xf8003000-0xf8003fff) ps7_dma_s	ps7_axi_interconnect_0
  (0xf8004000-0xf8004fff) ps7_dma_ns	ps7_axi_interconnect_0
  (0xf8006000-0xf8006fff) ps7_ddrc_0	ps7_axi_interconnect_0
  (0xf8007000-0xf80070ff) ps7_dev_cfg_0	ps7_axi_interconnect_0
  (0xf8007100-0xf8007120) ps7_xadc_0	ps7_axi_interconnect_0
  (0xf8008000-0xf8008fff) ps7_afi_0	ps7_axi_interconnect_0
  (0xf8009000-0xf8009fff) ps7_afi_1	ps7_axi_interconnect_0
  (0xf800a000-0xf800afff) ps7_afi_2	ps7_axi_interconnect_0
  (0xf800b000-0xf800bfff) ps7_afi_3	ps7_axi_interconnect_0
  (0xf800c000-0xf800cfff) ps7_ocmc_0	ps7_axi_interconnect_0
  (0xf8800000-0xf88fffff) ps7_coresight_comp_0	ps7_axi_interconnect_0
  (0xf8900000-0xf89fffff) ps7_gpv_0	ps7_axi_interconnect_0
  (0xf8f00000-0xf8f000fc) ps7_scuc_0	ps7_axi_interconnect_0
  (0xf8f00100-0xf8f001ff) ps7_scugic_0	ps7_axi_interconnect_0
  (0xf8f00200-0xf8f002ff) ps7_globaltimer_0	ps7_axi_interconnect_0
  (0xf8f00600-0xf8f0061f) ps7_scutimer_0	ps7_axi_interconnect_0
  (0xf8f00620-0xf8f006ff) ps7_scuwdt_0	ps7_axi_interconnect_0
  (0xf8f01000-0xf8f01fff) ps7_intc_dist_0	ps7_axi_interconnect_0
  (0xf8f02000-0xf8f02fff) ps7_l2cachec_0	ps7_axi_interconnect_0
  (0xfc000000-0xfcffffff) ps7_qspi_linear_0	ps7_axi_interconnect_0
  (0xffff0000-0xfffffdff) ps7_ram_1	ps7_axi_interconnect_0
Address Map for Processor ps7_cortexa9_1
  (0000000000-0x0002ffff) ps7_ram_0	ps7_axi_interconnect_0
  (0x00100000-0x1fffffff) ps7_ddr_0	ps7_axi_interconnect_0
  (0x40400000-0x4040ffff) axi_dma_0	ps7_axi_interconnect_0->axi4lite_0
  (0x41200000-0x4120ffff) SWs_8Bits	ps7_axi_interconnect_0->axi4lite_0
  (0x41240000-0x4124ffff) BTNs_5Bits	ps7_axi_interconnect_0->axi4lite_0
  (0xe0001000-0xe0001fff) ps7_uart_1	ps7_axi_interconnect_0
  (0xe0002000-0xe0002fff) ps7_usb_0	ps7_axi_interconnect_0
  (0xe000a000-0xe000afff) ps7_gpio_0	ps7_axi_interconnect_0
  (0xe000b000-0xe000bfff) ps7_ethernet_0	ps7_axi_interconnect_0
  (0xe000d000-0xe000dfff) ps7_qspi_0	ps7_axi_interconnect_0
  (0xe0100000-0xe0100fff) ps7_sd_0	ps7_axi_interconnect_0
  (0xe0200000-0xe0200fff) ps7_iop_bus_config_0	ps7_axi_interconnect_0
  (0xf8000000-0xf8000fff) ps7_slcr_0	ps7_axi_interconnect_0
  (0xf8001000-0xf8001fff) ps7_ttc_0	ps7_axi_interconnect_0
  (0xf8003000-0xf8003fff) ps7_dma_s	ps7_axi_interconnect_0
  (0xf8004000-0xf8004fff) ps7_dma_ns	ps7_axi_interconnect_0
  (0xf8006000-0xf8006fff) ps7_ddrc_0	ps7_axi_interconnect_0
  (0xf8007000-0xf80070ff) ps7_dev_cfg_0	ps7_axi_interconnect_0
  (0xf8007100-0xf8007120) ps7_xadc_0	ps7_axi_interconnect_0
  (0xf8008000-0xf8008fff) ps7_afi_0	ps7_axi_interconnect_0
  (0xf8009000-0xf8009fff) ps7_afi_1	ps7_axi_interconnect_0
  (0xf800a000-0xf800afff) ps7_afi_2	ps7_axi_interconnect_0
  (0xf800b000-0xf800bfff) ps7_afi_3	ps7_axi_interconnect_0
  (0xf800c000-0xf800cfff) ps7_ocmc_0	ps7_axi_interconnect_0
  (0xf8800000-0xf88fffff) ps7_coresight_comp_0	ps7_axi_interconnect_0
  (0xf8900000-0xf89fffff) ps7_gpv_0	ps7_axi_interconnect_0
  (0xf8f00000-0xf8f000fc) ps7_scuc_0	ps7_axi_interconnect_0
  (0xf8f00100-0xf8f001ff) ps7_scugic_0	ps7_axi_interconnect_0
  (0xf8f00200-0xf8f002ff) ps7_globaltimer_0	ps7_axi_interconnect_0
  (0xf8f00600-0xf8f0061f) ps7_scutimer_0	ps7_axi_interconnect_0
  (0xf8f00620-0xf8f006ff) ps7_scuwdt_0	ps7_axi_interconnect_0
  (0xf8f01000-0xf8f01fff) ps7_intc_dist_0	ps7_axi_interconnect_0
  (0xf8f02000-0xf8f02fff) ps7_l2cachec_0	ps7_axi_interconnect_0
  (0xfc000000-0xfcffffff) ps7_qspi_linear_0	ps7_axi_interconnect_0
  (0xffff0000-0xfffffdff) ps7_ram_1	ps7_axi_interconnect_0

Checking platform address map ...
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: C_INTERCONNECT_M_AXI_BASE_ID -
   Failure in evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\EDK\data\coremodel\axi\data\tools_axi_v1_01_a.txt line
   19 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY:
   C_INTERCONNECT_M_AXI_IS_ACLK_ASYNC - Failure in evaluting ISVALID expresion
   "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\EDK\data\coremodel\axi\data\tools_axi_v1_01_a.txt line
   20 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: C_INTERCONNECT_M_AXI_ACLK_RATIO
   - Failure in evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\EDK\data\coremodel\axi\data\tools_axi_v1_01_a.txt line
   21 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY:
   C_INTERCONNECT_M_AXI_ARB_PRIORITY - Failure in evaluting ISVALID expresion
   "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\EDK\data\coremodel\axi\data\tools_axi_v1_01_a.txt line
   22 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: C_INTERCONNECT_M_AXI_AW_REGISTER
   - Failure in evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\EDK\data\coremodel\axi\data\tools_axi_v1_01_a.txt line
   23 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: C_INTERCONNECT_M_AXI_AR_REGISTER
   - Failure in evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\EDK\data\coremodel\axi\data\tools_axi_v1_01_a.txt line
   24 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: C_INTERCONNECT_M_AXI_W_REGISTER
   - Failure in evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\EDK\data\coremodel\axi\data\tools_axi_v1_01_a.txt line
   25 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: C_INTERCONNECT_M_AXI_R_REGISTER
   - Failure in evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\EDK\data\coremodel\axi\data\tools_axi_v1_01_a.txt line
   26 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: C_INTERCONNECT_M_AXI_B_REGISTER
   - Failure in evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\EDK\data\coremodel\axi\data\tools_axi_v1_01_a.txt line
   27 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY:
   C_INTERCONNECT_M_AXI_WRITE_FIFO_DEPTH - Failure in evaluting ISVALID
   expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\EDK\data\coremodel\axi\data\tools_axi_v1_01_a.txt line
   28 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY:
   C_INTERCONNECT_M_AXI_READ_FIFO_DEPTH - Failure in evaluting ISVALID expresion
   "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\EDK\data\coremodel\axi\data\tools_axi_v1_01_a.txt line
   29 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY:
   C_INTERCONNECT_M_AXI_WRITE_ISSUING - Failure in evaluting ISVALID expresion
   "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\EDK\data\coremodel\axi\data\tools_axi_v1_01_a.txt line
   30 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY:
   C_INTERCONNECT_M_AXI_READ_ISSUING - Failure in evaluting ISVALID expresion
   "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\EDK\data\coremodel\axi\data\tools_axi_v1_01_a.txt line
   31 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ACLK - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 119 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARESETN - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 120 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_AWID - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 121 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_AWADDR - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 122 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_AWLEN - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 123 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_AWSIZE - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 124 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_AWBURST - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 125 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_AWCACHE - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 126 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_AWPROT - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 127 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_AWLOCK - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 128 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_AWVALID - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 129 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_AWREADY - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 130 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_WDATA - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 131 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_WSTRB - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 132 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_WLAST - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 133 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_WVALID - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 134 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_WREADY - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 135 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_BID - Failure in evaluting
   ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 136 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_BRESP - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 137 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_BVALID - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 138 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_BREADY - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 139 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARID - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 140 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARADDR - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 141 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARLEN - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 142 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARSIZE - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 143 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARBURST - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 144 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARCACHE - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 145 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARPROT - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 146 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARLOCK - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 147 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARVALID - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 148 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARREADY - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 149 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_RID - Failure in evaluting
   ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 150 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_RDATA - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 151 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_RRESP - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 152 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_RLAST - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 153 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_RVALID - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 154 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_RREADY - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 155 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI - Failure in evaluting
   ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 73 
WARNING:EDK:4131 - IPNAME: ps7_qspi_0, PROPERTY: SCK_I - Failure in evaluting
   ISVALID expresion "(C_USE_STARTUP==0)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_qspi_v1_00
   _a\data\ps7_qspi_v2_1_0.mpd line 102 
WARNING:EDK:4131 - IPNAME: ps7_qspi_0, PROPERTY: SCK_O - Failure in evaluting
   ISVALID expresion "(C_USE_STARTUP==0)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_qspi_v1_00
   _a\data\ps7_qspi_v2_1_0.mpd line 103 
WARNING:EDK:4131 - IPNAME: ps7_qspi_0, PROPERTY: SCK_T - Failure in evaluting
   ISVALID expresion "(C_USE_STARTUP==0)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_qspi_v1_00
   _a\data\ps7_qspi_v2_1_0.mpd line 104 
WARNING:EDK:4131 - IPNAME: ps7_qspi_0, PROPERTY: SCK - Failure in evaluting
   ISVALID expresion "(C_USE_STARTUP==0)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_qspi_v1_00
   _a\data\ps7_qspi_v2_1_0.mpd line 122 
Conversion to XML complete.
xdsgen -inp system.xmp -report SDK\SDK_Export\hw/system.html  -make_docs_local
Release 14.7 - xdsgen EDK_P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Qt: Untested Windows version 6.2 detected!
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_interconnect;v=v1_06_a;d=ds768
   _axi_interconnect.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_gpio;v=v1_01_b;d=ds744_axi_gpi
   o.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_gpio;v=v1_01_b;d=ds744_axi_gpi
   o.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_dma;v=v6_03_a;d=pg021_axi_dma.
   pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_interconnect;v=v1_06_a;d=ds768
   _axi_interconnect.pdf
Generated Block Diagram.
Rasterizing axi4lite_0.jpg.....
Rasterizing SWs_8Bits.jpg.....
Rasterizing BTNs_5Bits.jpg.....
Rasterizing processing_system7_0.jpg.....
Rasterizing axi_dma_0.jpg.....
Rasterizing axi_interconnect_1.jpg.....
Rasterizing conware_0.jpg.....
Rasterizing system_blkd.jpg.....
Report generated.
Report generation completed.
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc7z020clg484-1 -lang vhdl -intstyle default    -msg __xps/ise/xmsgprops.lst system.mhs

Release 14.7 - platgen Xilinx EDK 14.7 Build EDK_P.20131013
 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc7z020clg484-1 -lang vhdl -intstyle default -msg
__xps/ise/xmsgprops.lst system.mhs 

WARNING:EDK - INFO:Security:51 - The XILINXD_LICENSE_FILE environment variable
   is not set.
   INFO:Security:52 - The LM_LICENSE_FILE environment variable is set to
   '1717@io.ece.iastate.edu;27008@io.ece.iastate.edu;
   27006@io.ece.iastate.edu;27003@io.ece.iastate.edu'.
   INFO:Security:71 - If a license for part 'xc7z020' is available, it will be
   possible to use 'XPS_TDP' instead of 'XPS'.
   WARNING:Security:43 - No license file was found in the standard Xilinx
   license directory.
   WARNING:Security:44 - Since no license file was found,
          please run the Xilinx License Configuration Manager
          (xlcm or "Manage Xilinx Licenses")
          to assist in obtaining a license.
   WARNING:Security:42 - Your software subscription period has lapsed. Your
   current version of Xilinx tools will continue to function, but you no longer
   qualify for Xilinx software updates or new releases.


Parse U:/Cpre488/conware/xps/system/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 300 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 304 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 308 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 312 
INFO:EDK:4130 - IPNAME: axi_dma, INSTANCE:axi_dma_0 - tcl is overriding
   PARAMETER C_M_AXIS_MM2S_PROTOCOL value to GENERIC -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_dma_v6_03_a\data
   \axi_dma_v2_1_0.mpd line 150 
INFO:EDK:4130 - IPNAME: axi_dma, INSTANCE:axi_dma_0 - tcl is overriding
   PARAMETER C_S_AXIS_S2MM_PROTOCOL value to GENERIC -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_dma_v6_03_a\data
   \axi_dma_v2_1_0.mpd line 151 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock
   'processing_system7_0_PS_CLK' is not specified. Clock DRCs will not be
   performed for IPs connected to that clock port, unless they are connected
   through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
  (0x40400000-0x4040ffff) axi_dma_0	axi4lite_0
  (0x41200000-0x4120ffff) SWs_8Bits	axi4lite_0
  (0x41240000-0x4124ffff) BTNs_5Bits	axi4lite_0

Checking platform address map ...

Checking platform configuration ...
IPNAME: axi_interconnect, INSTANCE: axi4lite_0 - 1 master(s) : 3 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi_interconnect_1 - 3 master(s) : 1
slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: conware_0_buffer_pin, CONNECTOR: buffer - No driver
   found. Port will be driven to GND - U:\Cpre488\conware\xps\system\system.mhs
   line 37 
WARNING:EDK:4180 - PORT: s_axis_s2mm_tuser, CONNECTOR: conware_0_M_AXIS_TUSER -
   No driver found. Port will be driven to GND -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_dma_v6_03_a\data
   \axi_dma_v2_1_0.mpd line 259 
WARNING:EDK:4180 - PORT: s_axis_s2mm_tid, CONNECTOR: conware_0_M_AXIS_TID - No
   driver found. Port will be driven to GND -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_dma_v6_03_a\data
   \axi_dma_v2_1_0.mpd line 260 
WARNING:EDK:4180 - PORT: s_axis_s2mm_tdest, CONNECTOR: conware_0_M_AXIS_TDEST -
   No driver found. Port will be driven to GND -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_dma_v6_03_a\data
   \axi_dma_v2_1_0.mpd line 261 
WARNING:EDK:4181 - PORT: mm2s_prmry_reset_out_n, CONNECTOR: RESET_OUT_N -
   floating connection -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_dma_v6_03_a\data
   \axi_dma_v2_1_0.mpd line 221 
WARNING:EDK:4181 - PORT: mm2s_cntrl_reset_out_n, CONNECTOR: RESET_OUT_N -
   floating connection -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_dma_v6_03_a\data
   \axi_dma_v2_1_0.mpd line 230 
WARNING:EDK:4181 - PORT: s2mm_prmry_reset_out_n, CONNECTOR: RESET_OUT_N -
   floating connection -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_dma_v6_03_a\data
   \axi_dma_v2_1_0.mpd line 253 
WARNING:EDK:4181 - PORT: s2mm_sts_reset_out_n, CONNECTOR: RESET_OUT_N - floating
   connection -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_dma_v6_03_a\data
   \axi_dma_v2_1_0.mpd line 262 
WARNING:EDK:4181 - PORT: m_axis_mm2s_tkeep, CONNECTOR:
   axi_dma_0_M_AXIS_MM2S_TKEEP - floating connection -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_dma_v6_03_a\data
   \axi_dma_v2_1_0.mpd line 223 
WARNING:EDK:4181 - PORT: m_axis_mm2s_tuser, CONNECTOR:
   axi_dma_0_M_AXIS_MM2S_TUSER - floating connection -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_dma_v6_03_a\data
   \axi_dma_v2_1_0.mpd line 227 
WARNING:EDK:4181 - PORT: m_axis_mm2s_tid, CONNECTOR: axi_dma_0_M_AXIS_MM2S_TID -
   floating connection -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_dma_v6_03_a\data
   \axi_dma_v2_1_0.mpd line 228 
WARNING:EDK:4181 - PORT: m_axis_mm2s_tdest, CONNECTOR:
   axi_dma_0_M_AXIS_MM2S_TDEST - floating connection -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_dma_v6_03_a\data
   \axi_dma_v2_1_0.mpd line 229 
WARNING:EDK:4181 - PORT: CONWARE_BUFFER, CONNECTOR: CONWARE_BUFFER - floating
   connection -
   U:\Cpre488\conware\xps\system\pcores\conware_v1_00_a\data\conware_v2_1_0.mpd
   line 28 
WARNING:EDK:4181 - PORT: M_AXIS_TSTRB, CONNECTOR: conware_0_M_AXIS_TSTRB -
   floating connection -
   U:\Cpre488\conware\xps\system\pcores\conware_v1_00_a\data\conware_v2_1_0.mpd
   line 40 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi4lite_0.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is
   overriding PARAMETER C_RANGE_CHECK value to 1 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 149 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_FCLK_CLK1_BUF value to FALSE -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 351 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_FCLK_CLK2_BUF value to FALSE -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 352 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_FCLK_CLK3_BUF value to FALSE -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 353 

INFO: Setting C_RANGE_CHECK = OFF for axi_interconnect axi_interconnect_1; no
DECERR checking will be performed.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_RANGE_CHECK value to 0 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 149 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...
ZynqConfig: Terminated for tcl mode

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
ZynqConfig: Terminated for tcl mode

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: No asynchronous clock conversions in axi_interconnect axi4lite_0.
ZynqConfig: Terminated for tcl mode
INFO: No asynchronous clock conversions in axi_interconnect axi_interconnect_1.

Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:axi_interconnect INSTANCE:axi4lite_0 -
U:\Cpre488\conware\xps\system\system.mhs line 45 - Copying cache implementation
netlist
IPNAME:axi_gpio INSTANCE:sws_8bits - U:\Cpre488\conware\xps\system\system.mhs
line 53 - Copying cache implementation netlist
IPNAME:axi_gpio INSTANCE:btns_5bits - U:\Cpre488\conware\xps\system\system.mhs
line 67 - Copying cache implementation netlist
IPNAME:processing_system7 INSTANCE:processing_system7_0 -
U:\Cpre488\conware\xps\system\system.mhs line 81 - Copying cache implementation
netlist
IPNAME:axi_dma INSTANCE:axi_dma_0 - U:\Cpre488\conware\xps\system\system.mhs
line 173 - Copying cache implementation netlist
IPNAME:axi_interconnect INSTANCE:axi_interconnect_1 -
U:\Cpre488\conware\xps\system\system.mhs line 199 - Copying cache implementation
netlist
IPNAME:conware INSTANCE:conware_0 - U:\Cpre488\conware\xps\system\system.mhs
line 207 - Copying cache implementation netlist

Elaborating instances ...

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 0.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 

Running NGCBUILD ...
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...

Total run time: 12.00 seconds
"Running synthesis..."
cd synthesis & synthesis.cmd
"xst -ifn "system_xst.scr" -intstyle silent"
"Running XST synthesis ..."
PMSPEC -- Overriding Xilinx file <C:/Xilinx/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <C:/Xilinx/14.7/ISE_DS/ISE/zynq/data/zynq.acd>
"XST completed"
"*********************************************"
"Running Xilinx Implementation tools.."
"*********************************************"
xflow -wd implementation -p xc7z020clg484-1 -implement xflow.opt system.ngc
Release 14.7 - Xflow P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc7z020clg484-1 -implement xflow.opt system.ngc 
 
PMSPEC -- Overriding Xilinx file <C:/Xilinx/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <C:/Xilinx/14.7/ISE_DS/ISE/zynq/data/zynq.acd>

Using Flow File: U:/Cpre488/conware/xps/system/implementation/fpga.flw 
Using Option File(s): 
 U:/Cpre488/conware/xps/system/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc7z020clg484-1 -nt timestamp -bm system.bmm
"U:/Cpre488/conware/xps/system/implementation/system.ngc" -uc system.ucf
system.ngd 
#----------------------------------------------#
Release 14.7 - ngdbuild P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <C:/Xilinx/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <C:/Xilinx/14.7/ISE_DS/ISE/zynq/data/zynq.acd>

Command Line: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\ngdbuild.exe -p
xc7z020clg484-1 -nt timestamp -bm system.bmm
U:/Cpre488/conware/xps/system/implementation/system.ngc -uc system.ucf
system.ngd

Reading NGO file "U:/Cpre488/conware/xps/system/implementation/system.ngc" ...
Loading design module
"U:/Cpre488/conware/xps/system/implementation/system_processing_system7_0_wrappe
r.ngc"...
Loading design module
"U:/Cpre488/conware/xps/system/implementation/system_axi4lite_0_wrapper.ngc"...
Loading design module
"U:/Cpre488/conware/xps/system/implementation/system_axi_interconnect_1_wrapper.
ngc"...
Loading design module
"U:/Cpre488/conware/xps/system/implementation/system_sws_8bits_wrapper.ngc"...
Loading design module
"U:/Cpre488/conware/xps/system/implementation/system_btns_5bits_wrapper.ngc"...
Loading design module
"U:/Cpre488/conware/xps/system/implementation/system_axi_dma_0_wrapper.ngc"...
Loading design module
"U:/Cpre488/conware/xps/system/implementation/system_conware_0_wrapper.ngc"...
Applying constraints in
"U:/Cpre488/conware/xps/system/implementation/system_processing_system7_0_wrappe
r.ncf" to module "processing_system7_0"...
Checking Constraint Associations...
Applying constraints in
"U:/Cpre488/conware/xps/system/implementation/system_axi4lite_0_wrapper.ncf" to
module "axi4lite_0"...
Checking Constraint Associations...
Applying constraints in
"U:/Cpre488/conware/xps/system/implementation/system_axi_interconnect_1_wrapper.
ncf" to module "axi_interconnect_1"...
Checking Constraint Associations...
Applying constraints in
"U:/Cpre488/conware/xps/system/implementation/system_axi_dma_0_wrapper.ncf" to
module "axi_dma_0"...
Checking Constraint Associations...
Gathering constraint information from source properties...
Done.
INFO:NgdBuild:649 - Removing redundant 'IBUF' symbol
   'processing_system7_0_PS_PORB_IBUF'.  All constraints associated with this
   symbol will be ignored.
INFO:NgdBuild:649 - Removing redundant 'IBUF' symbol
   'processing_system7_0_PS_CLK_IBUF'.  All constraints associated with this
   symbol will be ignored.
INFO:NgdBuild:649 - Removing redundant 'IBUF' symbol
   'processing_system7_0_PS_SRSTB_IBUF'.  All constraints associated with this
   symbol will be ignored.

Annotating constraints to design from ucf file "system.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_interconnect_1/axi_interconnect_1\/si_converter_b
   ank\/gen_conv_slot[0].clock_conv_inst\/interconnect_aresetn_resync<2>_inv1_IN
   V_0 TNM = FFS:axi_interconnect_1_reset...>: No instances of type FFS were
   found under block
   "axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<2>_inv1_INV_0" (type=INV).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi4lite_0/axi4lite_0\/si_converter_bank\/gen_conv_sl
   ot[0].clock_conv_inst\/interconnect_aresetn_resync<2>_inv1_INV_0 TNM =
   FFS:axi4lite_0_reset_resync>: No instances of type FFS were found under block
   "axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<2>_inv1_INV_0" (type=INV).

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "processing_system7_0_PS_PORB_IBUF" LOC = B5>' could not be found and
   so the Locate constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "processing_system7_0_PS_CLK_IBUF" LOC = F7>' could not be found and so
   the Locate constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "processing_system7_0_PS_SRSTB_IBUF" LOC = C9>' could not be found and
   so the Locate constraint will be removed.

WARNING:ConstraintSystem:58 - Constraint <TIMEGRP axi4lite_0_reset_source = FFS
   PADS CPUS;>: CPUS "*" does not match any design objects.

WARNING:ConstraintSystem:58 - Constraint <TIMEGRP
   axi_interconnect_1_reset_source = FFS PADS CPUS;>: CPUS "*" does not match
   any design objects.

WARNING:ConstraintSystem:194 - The TNM 'axi_interconnect_1_reset_resync', does
   not directly or indirectly drive any flip-flops, latches and/or RAMs and is
   not actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'axi4lite_0_reset_resync', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

Done...

Processing BMM file "system.bmm" ...

WARNING::53 - File 'system.bmm' is empty or has no BMM content.


Checking expanded design ...
WARNING:NgdBuild:452 - logical net 'N154' has no driver
WARNING:NgdBuild:452 - logical net 'N155' has no driver
WARNING:NgdBuild:452 - logical net 'N156' has no driver
WARNING:NgdBuild:452 - logical net 'N157' has no driver
WARNING:NgdBuild:452 - logical net 'N158' has no driver
WARNING:NgdBuild:452 - logical net 'N159' has no driver
WARNING:NgdBuild:452 - logical net 'N160' has no driver
WARNING:NgdBuild:452 - logical net 'N161' has no driver
WARNING:NgdBuild:452 - logical net 'N162' has no driver
WARNING:NgdBuild:452 - logical net 'N163' has no driver
WARNING:NgdBuild:452 - logical net 'N164' has no driver
WARNING:NgdBuild:452 - logical net 'N165' has no driver
WARNING:NgdBuild:452 - logical net 'N166' has no driver
WARNING:NgdBuild:452 - logical net 'N167' has no driver
WARNING:NgdBuild:452 - logical net 'N168' has no driver
WARNING:NgdBuild:452 - logical net 'N169' has no driver
WARNING:NgdBuild:452 - logical net 'N170' has no driver
WARNING:NgdBuild:452 - logical net 'N171' has no driver
WARNING:NgdBuild:452 - logical net 'N172' has no driver
WARNING:NgdBuild:452 - logical net 'N173' has no driver
WARNING:NgdBuild:452 - logical net 'N174' has no driver
WARNING:NgdBuild:452 - logical net 'N175' has no driver
WARNING:NgdBuild:452 - logical net 'N176' has no driver
WARNING:NgdBuild:452 - logical net 'N177' has no driver
WARNING:NgdBuild:452 - logical net 'N178' has no driver
WARNING:NgdBuild:452 - logical net 'N179' has no driver
WARNING:NgdBuild:452 - logical net 'N180' has no driver
WARNING:NgdBuild:452 - logical net 'N181' has no driver
WARNING:NgdBuild:452 - logical net 'N182' has no driver
WARNING:NgdBuild:452 - logical net 'N183' has no driver
WARNING:NgdBuild:452 - logical net 'N184' has no driver
WARNING:NgdBuild:452 - logical net 'N185' has no driver
WARNING:NgdBuild:452 - logical net 'N186' has no driver
WARNING:NgdBuild:452 - logical net 'N187' has no driver
WARNING:NgdBuild:452 - logical net 'N188' has no driver
WARNING:NgdBuild:452 - logical net 'N189' has no driver
WARNING:NgdBuild:452 - logical net 'N190' has no driver
WARNING:NgdBuild:452 - logical net 'N191' has no driver
WARNING:NgdBuild:452 - logical net 'N192' has no driver
WARNING:NgdBuild:452 - logical net 'N193' has no driver
WARNING:NgdBuild:452 - logical net 'N194' has no driver
WARNING:NgdBuild:452 - logical net 'N195' has no driver
WARNING:NgdBuild:452 - logical net 'N196' has no driver
WARNING:NgdBuild:452 - logical net 'N197' has no driver
WARNING:NgdBuild:452 - logical net 'N198' has no driver
WARNING:NgdBuild:452 - logical net 'N199' has no driver
WARNING:NgdBuild:452 - logical net 'N200' has no driver
WARNING:NgdBuild:452 - logical net 'N201' has no driver
WARNING:NgdBuild:452 - logical net 'N202' has no driver
WARNING:NgdBuild:452 - logical net 'N203' has no driver
WARNING:NgdBuild:452 - logical net 'N204' has no driver
WARNING:NgdBuild:452 - logical net 'N205' has no driver
WARNING:NgdBuild:452 - logical net 'N206' has no driver
WARNING:NgdBuild:452 - logical net 'N207' has no driver
WARNING:NgdBuild:452 - logical net 'N208' has no driver
WARNING:NgdBuild:452 - logical net 'N209' has no driver
WARNING:NgdBuild:452 - logical net 'N210' has no driver
WARNING:NgdBuild:452 - logical net 'N211' has no driver
WARNING:NgdBuild:452 - logical net 'N212' has no driver
WARNING:NgdBuild:452 - logical net 'N213' has no driver
WARNING:NgdBuild:452 - logical net 'N214' has no driver
WARNING:NgdBuild:452 - logical net 'N215' has no driver
WARNING:NgdBuild:452 - logical net 'N216' has no driver
WARNING:NgdBuild:452 - logical net 'N217' has no driver
WARNING:NgdBuild:452 - logical net 'N218' has no driver
WARNING:NgdBuild:452 - logical net 'N219' has no driver
WARNING:NgdBuild:452 - logical net 'N220' has no driver
WARNING:NgdBuild:452 - logical net 'N221' has no driver
WARNING:NgdBuild:452 - logical net 'N222' has no driver
WARNING:NgdBuild:452 - logical net 'N223' has no driver
WARNING:NgdBuild:452 - logical net 'N224' has no driver
WARNING:NgdBuild:452 - logical net 'N225' has no driver
WARNING:NgdBuild:452 - logical net 'N226' has no driver
WARNING:NgdBuild:452 - logical net 'N227' has no driver
WARNING:NgdBuild:452 - logical net 'N228' has no driver
WARNING:NgdBuild:452 - logical net 'N229' has no driver
WARNING:NgdBuild:452 - logical net 'N230' has no driver
WARNING:NgdBuild:452 - logical net 'N231' has no driver
WARNING:NgdBuild:452 - logical net 'N232' has no driver
WARNING:NgdBuild:452 - logical net 'N233' has no driver
WARNING:NgdBuild:452 - logical net 'N234' has no driver
WARNING:NgdBuild:452 - logical net 'N235' has no driver
WARNING:NgdBuild:452 - logical net 'N236' has no driver
WARNING:NgdBuild:452 - logical net 'N237' has no driver
WARNING:NgdBuild:452 - logical net 'N238' has no driver
WARNING:NgdBuild:452 - logical net 'N239' has no driver
WARNING:NgdBuild:452 - logical net 'N240' has no driver
WARNING:NgdBuild:452 - logical net 'N241' has no driver
WARNING:NgdBuild:452 - logical net 'N242' has no driver
WARNING:NgdBuild:452 - logical net 'N243' has no driver
WARNING:NgdBuild:452 - logical net 'N244' has no driver
WARNING:NgdBuild:452 - logical net 'N245' has no driver
WARNING:NgdBuild:452 - logical net 'N246' has no driver
WARNING:NgdBuild:452 - logical net 'N247' has no driver
WARNING:NgdBuild:452 - logical net 'N248' has no driver
WARNING:NgdBuild:452 - logical net 'N249' has no driver
WARNING:NgdBuild:452 - logical net 'N250' has no driver
WARNING:NgdBuild:452 - logical net 'N251' has no driver
WARNING:NgdBuild:452 - logical net 'N252' has no driver
WARNING:NgdBuild:452 - logical net 'N253' has no driver
WARNING:NgdBuild:452 - logical net 'N254' has no driver
WARNING:NgdBuild:452 - logical net 'N255' has no driver
WARNING:NgdBuild:452 - logical net 'N256' has no driver
WARNING:NgdBuild:452 - logical net 'N257' has no driver
WARNING:NgdBuild:452 - logical net 'N258' has no driver
WARNING:NgdBuild:452 - logical net 'N259' has no driver
WARNING:NgdBuild:452 - logical net 'N260' has no driver
WARNING:NgdBuild:452 - logical net 'N261' has no driver
WARNING:NgdBuild:452 - logical net 'N262' has no driver
WARNING:NgdBuild:452 - logical net 'N263' has no driver
WARNING:NgdBuild:452 - logical net 'N264' has no driver
WARNING:NgdBuild:452 - logical net 'N265' has no driver
WARNING:NgdBuild:452 - logical net 'N266' has no driver
WARNING:NgdBuild:452 - logical net 'N267' has no driver
WARNING:NgdBuild:452 - logical net 'N268' has no driver
WARNING:NgdBuild:452 - logical net 'N269' has no driver
WARNING:NgdBuild:452 - logical net 'N270' has no driver
WARNING:NgdBuild:452 - logical net 'N271' has no driver
WARNING:NgdBuild:452 - logical net 'N272' has no driver
WARNING:NgdBuild:452 - logical net 'N273' has no driver
WARNING:NgdBuild:452 - logical net 'N274' has no driver
WARNING:NgdBuild:452 - logical net 'N275' has no driver
WARNING:NgdBuild:452 - logical net 'N276' has no driver
WARNING:NgdBuild:452 - logical net 'N277' has no driver
WARNING:NgdBuild:452 - logical net 'N278' has no driver
WARNING:NgdBuild:452 - logical net 'N279' has no driver
WARNING:NgdBuild:483 - Attribute "INIT" on
   "axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_PNTR_MN
   GR/ch2_sg_idle" is on the wrong type of object.  Please see the Constraints
   Guide for more information on this attribute.

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings: 136

Writing NGD file "system.ngd" ...
Total REAL time to NGDBUILD completion:  28 sec
Total CPU time to NGDBUILD completion:   25 sec

Writing NGDBUILD log file "system.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o system_map.ncd -w -pr b -ol high -timing -detail system.ngd system.pcf 
#----------------------------------------------#
Release 14.7 - Map P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.7/ISE_DS/EDK/data/Xdh_PrimTypeLib.xda> with local file
<C:/Xilinx/14.7/ISE_DS/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "7z020clg484-1".
vvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvv
INFO:Security:51 - The XILINXD_LICENSE_FILE environment variable is not set.
INFO:Security:52 - The LM_LICENSE_FILE environment variable is set to
'1717@io.ece.iastate.edu;27008@io.ece.iastate.edu;
27006@io.ece.iastate.edu;27003@io.ece.iastate.edu'.
INFO:Security:54 - 'xc7z020' is a WebPack part.
WARNING:Security:43 - No license file was found in the standard Xilinx license
directory.
WARNING:Security:44 - Since no license file was found,
       please run the Xilinx License Configuration Manager
       (xlcm or "Manage Xilinx Licenses")
       to assist in obtaining a license.
WARNING:Security:42 - Your software subscription period has lapsed. Your current
version of Xilinx tools will continue to function, but you no longer qualify for
Xilinx software updates or new releases.
----------------------------------------------------------------------
WARNING:LIT:701 - PAD symbol "processing_system7_0_PS_SRSTB" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_PS_SRSTB" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_PS_CLK" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_PS_CLK" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_PS_PORB" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_PS_PORB" is not constrained
   (LOC) to a specific location.
Mapping design into LUTs...
Writing file system_map.ngm...
Running directed packing...
Running delay-based LUT packing...
Updating timing models...
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
Running timing-driven placement...
Total REAL time at the beginning of Placer: 31 secs 
Total CPU  time at the beginning of Placer: 26 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:5248689) REAL time: 33 secs 

Phase 2.7  Design Feasibility Check
Phase 2.7  Design Feasibility Check (Checksum:5248689) REAL time: 34 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:5248689) REAL time: 34 secs 

Phase 4.2  Initial Placement for Architecture Specific Features

Phase 4.2  Initial Placement for Architecture Specific Features
(Checksum:84bff21) REAL time: 41 secs 

Phase 5.30  Global Clock Region Assignment
Phase 5.30  Global Clock Region Assignment (Checksum:84bff21) REAL time: 41 secs 

Phase 6.3  Local Placement Optimization
Phase 6.3  Local Placement Optimization (Checksum:84bff21) REAL time: 41 secs 

Phase 7.5  Local Placement Optimization
Phase 7.5  Local Placement Optimization (Checksum:84bff21) REAL time: 41 secs 

Phase 8.8  Global Placement
........................................
.....
..................................................
...........................................................................................................................
.......................................................................................................................................
Phase 8.8  Global Placement (Checksum:bad3c21f) REAL time: 2 mins 14 secs 

Phase 9.5  Local Placement Optimization
Phase 9.5  Local Placement Optimization (Checksum:bad3c21f) REAL time: 2 mins 15 secs 

Phase 10.18  Placement Optimization
Phase 10.18  Placement Optimization (Checksum:2acde2d6) REAL time: 2 mins 25 secs 

Phase 11.5  Local Placement Optimization
Phase 11.5  Local Placement Optimization (Checksum:2acde2d6) REAL time: 2 mins 25 secs 

Phase 12.34  Placement Validation
Phase 12.34  Placement Validation (Checksum:2acde2d6) REAL time: 2 mins 26 secs 

Total REAL time to Placer completion: 2 mins 26 secs 
Total CPU  time to Placer completion: 2 mins 19 secs 
Running post-placement packing...
Writing output files...

Design Summary:
Number of errors:      0
Number of warnings:   50
Slice Logic Utilization:
  Number of Slice Registers:                 5,573 out of 106,400    5
    Number used as Flip Flops:               5,541
    Number used as Latches:                      0
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:               32
  Number of Slice LUTs:                      4,916 out of  53,200    9
    Number used as logic:                    4,078 out of  53,200    7
      Number using O6 output only:           2,797
      Number using O5 output only:              65
      Number using O5 and O6:                1,216
      Number used as ROM:                        0
    Number used as Memory:                     769 out of  17,400    4
      Number used as Dual Port RAM:            142
        Number using O6 output only:             6
        Number using O5 output only:            12
        Number using O5 and O6:                124
      Number used as Single Port RAM:            0
      Number used as Shift Register:           627
        Number using O6 output only:           627
        Number using O5 output only:             0
        Number using O5 and O6:                  0
    Number used exclusively as route-thrus:     69
      Number with same-slice register load:     47
      Number with same-slice carry load:        22
      Number with other load:                    0

Slice Logic Distribution:
  Number of occupied Slices:                 2,670 out of  13,300   20
  Number of LUT Flip Flop pairs used:        6,734
    Number with an unused Flip Flop:         1,759 out of   6,734   26
    Number with an unused LUT:               1,818 out of   6,734   26
    Number of fully used LUT-FF pairs:       3,157 out of   6,734   46
    Number of unique control sets:             345
    Number of slice register sites lost
      to control set restrictions:           1,478 out of 106,400    1

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.
  OVERMAPPING of BRAM resources should be ignored if the design is
  over-mapped for a non-BRAM resource or if placement fails.

IO Utilization:
  Number of bonded IOBs:                        29 out of     200   14
    Number of LOCed IOBs:                       29 out of      29  100
  Number of bonded IOPAD:                      130 out of     130  100
    IOB Flip Flops:                              5

Specific Feature Utilization:
  Number of RAMB36E1/FIFO36E1s:                  4 out of     140    2
    Number using RAMB36E1 only:                  4
    Number using FIFO36E1 only:                  0
  Number of RAMB18E1/FIFO18E1s:                  1 out of     280    1
    Number using RAMB18E1 only:                  1
    Number using FIFO18E1 only:                  0
  Number of BUFG/BUFGCTRLs:                      1 out of      32    3
    Number used as BUFGs:                        1
    Number used as BUFGCTRLs:                    0
  Number of IDELAYE2/IDELAYE2_FINEDELAYs:        0 out of     200    0
  Number of ILOGICE2/ILOGICE3/ISERDESE2s:        0 out of     200    0
  Number of ODELAYE2/ODELAYE2_FINEDELAYs:        0
  Number of OLOGICE2/OLOGICE3/OSERDESE2s:        5 out of     200    2
    Number used as OLOGICE2s:                    5
    Number used as OLOGICE3s:                    0
    Number used as OSERDESE2s:                   0
  Number of PHASER_IN/PHASER_IN_PHYs:            0 out of      16    0
  Number of PHASER_OUT/PHASER_OUT_PHYs:          0 out of      16    0
  Number of BSCANs:                              0 out of       4    0
  Number of BUFHCEs:                             0 out of      72    0
  Number of BUFRs:                               0 out of      16    0
  Number of CAPTUREs:                            0 out of       1    0
  Number of DNA_PORTs:                           0 out of       1    0
  Number of DSP48E1s:                            0 out of     220    0
  Number of EFUSE_USRs:                          0 out of       1    0
  Number of FRAME_ECCs:                          0 out of       1    0
  Number of ICAPs:                               0 out of       2    0
  Number of IDELAYCTRLs:                         0 out of       4    0
  Number of IN_FIFOs:                            0 out of      16    0
  Number of MMCME2_ADVs:                         0 out of       4    0
  Number of OUT_FIFOs:                           0 out of      16    0
  Number of PHASER_REFs:                         0 out of       4    0
  Number of PHY_CONTROLs:                        0 out of       4    0
  Number of PLLE2_ADVs:                          0 out of       4    0
  Number of PS7s:                                1 out of       1  100
  Number of STARTUPs:                            0 out of       1    0
  Number of XADCs:                               0 out of       1    0

Average Fanout of Non-Clock Nets:                3.77

Peak Memory Usage:  1005 MB
Total REAL time to MAP completion:  2 mins 31 secs 
Total CPU time to MAP completion:   2 mins 24 secs 

Mapping completed.
See MAP report file "system_map.mrp" for details.



#----------------------------------------------#
# Starting program par
# par -w -ol high system_map.ncd system.ncd system.pcf 
#----------------------------------------------#
Release 14.7 - par P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <C:/Xilinx/14.7/ISE_DS/EDK/data/parBmgr.acd> with local file
<C:/Xilinx/14.7/ISE_DS/ISE/data/parBmgr.acd>



Constraints file: system.pcf.
Loading device for application Rf_Device from file '7z020.nph' in environment
C:\Xilinx\14.7\ISE_DS\ISE\;C:\Xilinx\14.7\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc7z020, package clg484, speed -1
vvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvv
INFO:Security:51 - The XILINXD_LICENSE_FILE environment variable is not set.
INFO:Security:52 - The LM_LICENSE_FILE environment variable is set to '1717@io.ece.iastate.edu;27008@io.ece.iastate.edu;
27006@io.ece.iastate.edu;27003@io.ece.iastate.edu'.
INFO:Security:54 - 'xc7z020' is a WebPack part.
WARNING:Security:43 - No license file was found in the standard Xilinx license directory.
WARNING:Security:44 - Since no license file was found,
       please run the Xilinx License Configuration Manager
       (xlcm or "Manage Xilinx Licenses")
       to assist in obtaining a license.
WARNING:Security:42 - Your software subscription period has lapsed. Your current version of Xilinx tools will continue
to function, but you no longer qualify for Xilinx software updates or new releases.

----------------------------------------------------------------------

Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000 Celsius)
Initializing voltage to 0.950 Volts. (default - Range: 0.950 to 1.050 Volts)


Device speed data version:  "PRODUCTION 1.08 2013-10-13".



Device Utilization Summary:

   Number of BUFGs                           1 out of 32      3
   Number of External IOB33s                29 out of 200    14
      Number of LOCed IOB33s                29 out of 29    100

   Number of External IOPADs               130 out of 130   100
      Number of LOCed IOPADs               127 out of 130    97

   Number of OLOGICE2s                       5 out of 200     2
   Number of PS7s                            1 out of 1     100
   Number of RAMB18E1s                       1 out of 280     1
   Number of RAMB36E1s                       4 out of 140     2
   Number of Slices                       2670 out of 13300  20
   Number of Slice Registers              5573 out of 106400  5
      Number used as Flip Flops           5573
      Number used as Latches                 0
      Number used as LatchThrus              0

   Number of Slice LUTS                   4916 out of 53200   9
   Number of Slice LUT-Flip Flop pairs    6545 out of 53200  12


Overall effort level (-ol):   High 
Router effort level (-rl):    High 

INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more information, see the TSI report.  Please consult the Xilinx
   Command Line Tools User Guide for information on generating a TSI report.
Starting initial Timing Analysis.  REAL time: 14 secs 
Finished initial Timing Analysis.  REAL time: 15 secs 

WARNING:Par:288 - The signal
   axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRIT
   E.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mra
   m_RAM_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRIT
   E.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM
   _RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.I_CH1_FTCH_FIFO_NEW/V6_S6_AND_LATER.I_SYNC
   _FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM15_RAMD_D1_O has no load.  PAR will not attempt
   to route this signal.
WARNING:Par:288 - The signal
   axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.I_CH1_FTCH_FIFO_NEW/V6_S6_AND_LATER.I_SYNC
   _FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM14_RAMD_D1_O has no load.  PAR will not attempt
   to route this signal.
WARNING:Par:288 - The signal
   axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_S2MM.I_CH2_FTCH_FIFO_NEW/V6_S6_AND_LATER.I_SYNC
   _FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM14_RAMD_D1_O has no load.  PAR will not attempt
   to route this signal.
WARNING:Par:288 - The signal
   axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_S2MM.I_CH2_FTCH_FIFO_NEW/V6_S6_AND_LATER.I_SYNC
   _FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM15_RAMD_D1_O has no load.  PAR will not attempt
   to route this signal.
WARNING:Par:288 - The signal
   axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.I_CH1_FTCH_FIFO_NEW/V6_S6_AND_LATER.I_SYNC
   _FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM13_RAMD_D1_O has no load.  PAR will not attempt
   to route this signal.
WARNING:Par:288 - The signal
   axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_S2MM.I_CH2_FTCH_FIFO_NEW/V6_S6_AND_LATER.I_SYNC
   _FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM13_RAMD_D1_O has no load.  PAR will not attempt
   to route this signal.
WARNING:Par:288 - The signal
   axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.I_CH1_FTCH_FIFO_NEW/V6_S6_AND_LATER.I_SYNC
   _FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM12_RAMD_D1_O has no load.  PAR will not attempt
   to route this signal.
WARNING:Par:288 - The signal
   axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_S2MM.I_CH2_FTCH_FIFO_NEW/V6_S6_AND_LATER.I_SYNC
   _FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM12_RAMD_D1_O has no load.  PAR will not attempt
   to route this signal.
WARNING:Par:288 - The signal axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/data_concat_57 has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/data_concat_55 has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/data_concat_61 has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/data_concat_63 has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal
   axi_dma_0/axi_dma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/S6.I_SYNC_FIFOGEN_F
   IFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.I_CH1_FTCH_FIFO_NEW/V6_S6_AND_LATER.I_SYNC
   _FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM11_RAMA_D1_DPO has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal
   axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.I_CH1_FTCH_FIFO_NEW/V6_S6_AND_LATER.I_SYNC
   _FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM11_RAMB_D1_DPO has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal
   axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.I_CH1_FTCH_FIFO_NEW/V6_S6_AND_LATER.I_SYNC
   _FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM11_RAMD_D1_O has no load.  PAR will not attempt
   to route this signal.
WARNING:Par:288 - The signal
   axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_S2MM.I_CH2_FTCH_FIFO_NEW/V6_S6_AND_LATER.I_SYNC
   _FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM10_RAMB_D1_DPO has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal
   axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_S2MM.I_CH2_FTCH_FIFO_NEW/V6_S6_AND_LATER.I_SYNC
   _FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM10_RAMC_D1_DPO has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal
   axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_S2MM.I_CH2_FTCH_FIFO_NEW/V6_S6_AND_LATER.I_SYNC
   _FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM10_RAMD_D1_O has no load.  PAR will not attempt
   to route this signal.
WARNING:Par:288 - The signal
   axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.I_CH1_FTCH_FIFO_NEW/V6_S6_AND_LATER.I_SYNC
   _FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM10_RAMB_D1_DPO has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal
   axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.I_CH1_FTCH_FIFO_NEW/V6_S6_AND_LATER.I_SYNC
   _FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM10_RAMD_D1_O has no load.  PAR will not attempt
   to route this signal.
WARNING:Par:288 - The signal
   axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_S2MM.I_CH2_FTCH_FIFO_NEW/V6_S6_AND_LATER.I_SYNC
   _FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3_RAMD_D1_O has no load.  PAR will not attempt
   to route this signal.
WARNING:Par:288 - The signal
   axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_S2MM.I_CH2_FTCH_FIFO_NEW/V6_S6_AND_LATER.I_SYNC
   _FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM4_RAMD_D1_O has no load.  PAR will not attempt
   to route this signal.
WARNING:Par:288 - The signal
   axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.I_CH1_FTCH_FIFO_NEW/V6_S6_AND_LATER.I_SYNC
   _FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM9_RAMD_D1_O has no load.  PAR will not attempt
   to route this signal.
WARNING:Par:288 - The signal
   axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_S2MM.I_CH2_FTCH_FIFO_NEW/V6_S6_AND_LATER.I_SYNC
   _FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM11_RAMA_D1_DPO has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal
   axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_S2MM.I_CH2_FTCH_FIFO_NEW/V6_S6_AND_LATER.I_SYNC
   _FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM11_RAMB_D1_DPO has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal
   axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_S2MM.I_CH2_FTCH_FIFO_NEW/V6_S6_AND_LATER.I_SYNC
   _FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM11_RAMD_D1_O has no load.  PAR will not attempt
   to route this signal.
WARNING:Par:288 - The signal
   axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.I_CH1_FTCH_FIFO_NEW/V6_S6_AND_LATER.I_SYNC
   _FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM4_RAMD_D1_O has no load.  PAR will not attempt
   to route this signal.
WARNING:Par:288 - The signal
   axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_S2MM.I_CH2_FTCH_FIFO_NEW/V6_S6_AND_LATER.I_SYNC
   _FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM9_RAMD_D1_O has no load.  PAR will not attempt
   to route this signal.
WARNING:Par:288 - The signal
   axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_S2MM.I_CH2_FTCH_FIFO_NEW/V6_S6_AND_LATER.I_SYNC
   _FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM5_RAMD_D1_O has no load.  PAR will not attempt
   to route this signal.
WARNING:Par:288 - The signal
   axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.I_CH1_FTCH_FIFO_NEW/V6_S6_AND_LATER.I_SYNC
   _FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM5_RAMD_D1_O has no load.  PAR will not attempt
   to route this signal.
WARNING:Par:288 - The signal
   axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.I_CH1_FTCH_FIFO_NEW/V6_S6_AND_LATER.I_SYNC
   _FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM7_RAMD_D1_O has no load.  PAR will not attempt
   to route this signal.
WARNING:Par:288 - The signal
   axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.I_CH1_FTCH_FIFO_NEW/V6_S6_AND_LATER.I_SYNC
   _FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM8_RAMD_D1_O has no load.  PAR will not attempt
   to route this signal.
WARNING:Par:288 - The signal
   axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_S2MM.I_CH2_FTCH_FIFO_NEW/V6_S6_AND_LATER.I_SYNC
   _FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM6_RAMD_D1_O has no load.  PAR will not attempt
   to route this signal.
WARNING:Par:288 - The signal
   axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.I_CH1_FTCH_FIFO_NEW/V6_S6_AND_LATER.I_SYNC
   _FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM6_RAMD_D1_O has no load.  PAR will not attempt
   to route this signal.
WARNING:Par:288 - The signal
   axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_S2MM.I_CH2_FTCH_FIFO_NEW/V6_S6_AND_LATER.I_SYNC
   _FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM8_RAMD_D1_O has no load.  PAR will not attempt
   to route this signal.
WARNING:Par:288 - The signal
   axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.I_CH1_FTCH_FIFO_NEW/V6_S6_AND_LATER.I_SYNC
   _FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMD_D1_O has no load.  PAR will not attempt
   to route this signal.
WARNING:Par:288 - The signal
   axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.I_CH1_FTCH_FIFO_NEW/V6_S6_AND_LATER.I_SYNC
   _FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3_RAMD_D1_O has no load.  PAR will not attempt
   to route this signal.
WARNING:Par:288 - The signal
   axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_S2MM.I_CH2_FTCH_FIFO_NEW/V6_S6_AND_LATER.I_SYNC
   _FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM7_RAMD_D1_O has no load.  PAR will not attempt
   to route this signal.
WARNING:Par:288 - The signal
   axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_S2MM.I_CH2_FTCH_FIFO_NEW/V6_S6_AND_LATER.I_SYNC
   _FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMD_D1_O has no load.  PAR will not attempt
   to route this signal.
WARNING:Par:288 - The signal
   axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_S2MM.I_CH2_FTCH_FIFO_NEW/V6_S6_AND_LATER.I_SYNC
   _FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMD_D1_O has no load.  PAR will not attempt
   to route this signal.
WARNING:Par:288 - The signal
   axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.I_CH1_FTCH_FIFO_NEW/V6_S6_AND_LATER.I_SYNC
   _FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMD_D1_O has no load.  PAR will not attempt
   to route this signal.
Starting Router


Phase  1  : 35445 unrouted;      REAL time: 20 secs 

Phase  2  : 27623 unrouted;      REAL time: 21 secs 

Phase  3  : 8585 unrouted;      REAL time: 30 secs 

Phase  4  : 8585 unrouted; (Setup:0, Hold:49649, Component Switching Limit:0)     REAL time: 34 secs 

Updating file: system.ncd with current fully routed design.

Phase  5  : 0 unrouted; (Setup:0, Hold:41147, Component Switching Limit:0)     REAL time: 41 secs 

Phase  6  : 0 unrouted; (Setup:0, Hold:41147, Component Switching Limit:0)     REAL time: 41 secs 

Phase  7  : 0 unrouted; (Setup:0, Hold:41147, Component Switching Limit:0)     REAL time: 41 secs 

Phase  8  : 0 unrouted; (Setup:0, Hold:41147, Component Switching Limit:0)     REAL time: 41 secs 

Phase  9  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 44 secs 
Total REAL time to Router completion: 44 secs 
Total CPU time to Router completion: 39 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|conware_0_ACLK_pin_O |              |      |      |            |             |
|                 BUF |BUFGCTRL_X0Y31| No   | 2189 |  0.435     |  2.057      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

* The fanout is the number of component pins not the individual BEL loads,
for example SLICE loads not FF loads.

Timing Score: 0 (Setup: 0, Hold: 0, Component Switching Limit: 0)

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
  TS_clk_fpga_0 = PERIOD TIMEGRP "clk_fpga_ | SETUP       |     0.024ns|     9.976ns|       0|           0
  0" 100 MHz HIGH 50| HOLD        |     0.001ns|            |       0|           0
----------------------------------------------------------------------------------------------------------
  PATH "TS_axi_interconnect_1_reset_resync_ | SETUP       |         N/A|     1.118ns|     N/A|           0
  path" TIG                                 |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_axi4lite_0_reset_resync_path" TI | SETUP       |         N/A|     1.256ns|     N/A|           0
  G                                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------


All constraints were met.
INFO:Timing:2761 - N/A entries in the Constraints List may indicate that the 
   constraint is not analyzed due to the following: No paths covered by this 
   constraint; Other constraints intersect with this constraint; or This 
   constraint was disabled by a Path Tracing Control. Please run the Timespec 
   Interaction Report (TSI) via command line (trce tsi) or Timing Analyzer GUI.


Generating Pad Report.

All signals are completely routed.

WARNING:Par:283 - There are 44 loadless signals in this design. This design will cause Bitgen to issue DRC warnings.

Total REAL time to PAR completion: 58 secs 
Total CPU time to PAR completion: 42 secs 

Peak Memory Usage:  905 MB

Placer: Placement generated during map.
Routing: Completed - No errors found.
Timing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 46
Number of info messages: 1

Writing design to file system.ncd



PAR done!



#----------------------------------------------#
# Starting program post_par_trce
# trce -e 3 -xml system.twx system.ncd system.pcf 
#----------------------------------------------#
Release 14.7 - Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.


PMSPEC -- Overriding Xilinx file <C:/Xilinx/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <C:/Xilinx/14.7/ISE_DS/ISE/zynq/data/zynq.acd>
Loading device for application Rf_Device from file '7z020.nph' in environment
C:\Xilinx\14.7\ISE_DS\ISE\;C:\Xilinx\14.7\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc7z020, package clg484, speed -1
INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more
   information, see the TSI report.  Please consult the Xilinx Command Line
   Tools User Guide for information on generating a TSI report.
--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -e 3 -xml system.twx
system.ncd system.pcf


Design file:              system.ncd
Physical constraint file: system.pcf
Device,speed:             xc7z020,-1 (PRODUCTION 1.08 2013-10-13)
Report level:             error report
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in
   the unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of
   this model, and for more information on accounting for different loading conditions, please see the device datasheet.


Timing summary:
---------------

Timing errors: 0  Score: 0 (Setup/Max: 0, Hold: 0)

Constraints cover 194526 paths, 0 nets, and 29646 connections

Design statistics:
   Minimum period:   9.976ns (Maximum frequency: 100.241MHz)


Analysis completed Tue May 02 14:31:44 2017
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Number of info messages: 4
Total time: 17 secs 


xflow done!
touch __xps/system_routed
xilperl C:/Xilinx/14.7/ISE_DS/EDK/data/fpga_impl/observe_par.pl -error yes implementation/system.par
Analyzing implementation/system.par
"*********************************************"
"Running Bitgen.."
"*********************************************"
cd implementation & bitgen -w -f bitgen.ut system & cd ..
Release 14.7 - Bitgen P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <C:/Xilinx/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <C:/Xilinx/14.7/ISE_DS/ISE/zynq/data/zynq.acd>
Loading device for application Rf_Device from file '7z020.nph' in environment
C:\Xilinx\14.7\ISE_DS\ISE\;C:\Xilinx\14.7\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc7z020, package clg484, speed -1
Opened constraints file system.pcf.

Tue May 02 14:31:56 2017

Running DRC.
WARNING:PhysDesignRules:367 - The signal
   <axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slo
   t[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_ins
   t/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfif
   o.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMD_D1_O> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slo
   t[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_ins
   t/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/
   grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTC
   H_QUEUE_I/GEN_MM2S.I_CH1_FTCH_FIFO_NEW/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xs
   t_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM15_
   RAMD_D1_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTC
   H_QUEUE_I/GEN_MM2S.I_CH1_FTCH_FIFO_NEW/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xs
   t_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM14_
   RAMD_D1_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTC
   H_QUEUE_I/GEN_S2MM.I_CH2_FTCH_FIFO_NEW/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xs
   t_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM14_
   RAMD_D1_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTC
   H_QUEUE_I/GEN_S2MM.I_CH2_FTCH_FIFO_NEW/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xs
   t_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM15_
   RAMD_D1_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTC
   H_QUEUE_I/GEN_MM2S.I_CH1_FTCH_FIFO_NEW/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xs
   t_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM13_
   RAMD_D1_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTC
   H_QUEUE_I/GEN_S2MM.I_CH2_FTCH_FIFO_NEW/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xs
   t_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM13_
   RAMD_D1_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTC
   H_QUEUE_I/GEN_MM2S.I_CH1_FTCH_FIFO_NEW/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xs
   t_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM12_
   RAMD_D1_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTC
   H_QUEUE_I/GEN_S2MM.I_CH2_FTCH_FIFO_NEW/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xs
   t_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM12_
   RAMD_D1_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/data_concat_5
   7> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/data_concat_5
   5> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/data_concat_6
   1> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/data_concat_6
   3> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi_dma_0/axi_dma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_
   ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/S6.I_SYNC_FIFOGEN_FIFO/V6_S6_AND_LA
   TER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_f
   ifo.mem/gdm.dm/Mram_RAM1_RAMD_D1_O> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTC
   H_QUEUE_I/GEN_MM2S.I_CH1_FTCH_FIFO_NEW/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xs
   t_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM11_
   RAMA_D1_DPO> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTC
   H_QUEUE_I/GEN_MM2S.I_CH1_FTCH_FIFO_NEW/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xs
   t_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM11_
   RAMB_D1_DPO> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTC
   H_QUEUE_I/GEN_MM2S.I_CH1_FTCH_FIFO_NEW/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xs
   t_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM11_
   RAMD_D1_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTC
   H_QUEUE_I/GEN_S2MM.I_CH2_FTCH_FIFO_NEW/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xs
   t_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM10_
   RAMB_D1_DPO> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTC
   H_QUEUE_I/GEN_S2MM.I_CH2_FTCH_FIFO_NEW/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xs
   t_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM10_
   RAMC_D1_DPO> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTC
   H_QUEUE_I/GEN_S2MM.I_CH2_FTCH_FIFO_NEW/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xs
   t_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM10_
   RAMD_D1_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTC
   H_QUEUE_I/GEN_MM2S.I_CH1_FTCH_FIFO_NEW/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xs
   t_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM10_
   RAMB_D1_DPO> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTC
   H_QUEUE_I/GEN_MM2S.I_CH1_FTCH_FIFO_NEW/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xs
   t_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM10_
   RAMD_D1_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTC
   H_QUEUE_I/GEN_S2MM.I_CH2_FTCH_FIFO_NEW/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xs
   t_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3_R
   AMD_D1_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTC
   H_QUEUE_I/GEN_S2MM.I_CH2_FTCH_FIFO_NEW/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xs
   t_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM4_R
   AMD_D1_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTC
   H_QUEUE_I/GEN_MM2S.I_CH1_FTCH_FIFO_NEW/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xs
   t_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM9_R
   AMD_D1_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTC
   H_QUEUE_I/GEN_S2MM.I_CH2_FTCH_FIFO_NEW/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xs
   t_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM11_
   RAMA_D1_DPO> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTC
   H_QUEUE_I/GEN_S2MM.I_CH2_FTCH_FIFO_NEW/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xs
   t_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM11_
   RAMB_D1_DPO> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTC
   H_QUEUE_I/GEN_S2MM.I_CH2_FTCH_FIFO_NEW/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xs
   t_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM11_
   RAMD_D1_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTC
   H_QUEUE_I/GEN_MM2S.I_CH1_FTCH_FIFO_NEW/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xs
   t_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM4_R
   AMD_D1_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTC
   H_QUEUE_I/GEN_S2MM.I_CH2_FTCH_FIFO_NEW/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xs
   t_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM9_R
   AMD_D1_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTC
   H_QUEUE_I/GEN_S2MM.I_CH2_FTCH_FIFO_NEW/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xs
   t_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM5_R
   AMD_D1_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTC
   H_QUEUE_I/GEN_MM2S.I_CH1_FTCH_FIFO_NEW/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xs
   t_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM5_R
   AMD_D1_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTC
   H_QUEUE_I/GEN_MM2S.I_CH1_FTCH_FIFO_NEW/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xs
   t_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM7_R
   AMD_D1_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTC
   H_QUEUE_I/GEN_MM2S.I_CH1_FTCH_FIFO_NEW/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xs
   t_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM8_R
   AMD_D1_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTC
   H_QUEUE_I/GEN_S2MM.I_CH2_FTCH_FIFO_NEW/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xs
   t_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM6_R
   AMD_D1_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTC
   H_QUEUE_I/GEN_MM2S.I_CH1_FTCH_FIFO_NEW/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xs
   t_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM6_R
   AMD_D1_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTC
   H_QUEUE_I/GEN_S2MM.I_CH2_FTCH_FIFO_NEW/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xs
   t_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM8_R
   AMD_D1_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTC
   H_QUEUE_I/GEN_MM2S.I_CH1_FTCH_FIFO_NEW/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xs
   t_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_R
   AMD_D1_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTC
   H_QUEUE_I/GEN_MM2S.I_CH1_FTCH_FIFO_NEW/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xs
   t_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3_R
   AMD_D1_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTC
   H_QUEUE_I/GEN_S2MM.I_CH2_FTCH_FIFO_NEW/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xs
   t_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM7_R
   AMD_D1_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTC
   H_QUEUE_I/GEN_S2MM.I_CH2_FTCH_FIFO_NEW/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xs
   t_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_R
   AMD_D1_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTC
   H_QUEUE_I/GEN_S2MM.I_CH2_FTCH_FIFO_NEW/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xs
   t_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_R
   AMD_D1_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTC
   H_QUEUE_I/GEN_MM2S.I_CH1_FTCH_FIFO_NEW/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xs
   t_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_R
   AMD_D1_O> is incomplete. The signal does not drive any load pins in the
   design.
DRC detected 0 errors and 44 warnings.  Please see the previously displayed
individual error or warning messages for more details.
INFO:Security:51 - The XILINXD_LICENSE_FILE environment variable is not set.
INFO:Security:52 - The LM_LICENSE_FILE environment variable is set to
'1717@io.ece.iastate.edu;27008@io.ece.iastate.edu;
27006@io.ece.iastate.edu;27003@io.ece.iastate.edu'.
INFO:Security:54 - 'xc7z020' is a WebPack part.
WARNING:Security:43 - No license file was found in the standard Xilinx license
directory.
WARNING:Security:44 - Since no license file was found,
       please run the Xilinx License Configuration Manager
       (xlcm or "Manage Xilinx Licenses")
       to assist in obtaining a license.
WARNING:Security:42 - Your software subscription period has lapsed. Your current
version of Xilinx tools will continue to function, but you no longer qualify for
Xilinx software updates or new releases.

Creating bit map...
Saving bit stream in "system.bit".
Bitstream generation is complete.
Done!

********************************************************************************
At Local date and time: Tue May 02 14:32:28 2017
 xsdk.exe -hwspec \\my.files.iastate.edu\users\mdavies\Cpre488\conware\xps\system\SDK\SDK_Export\hw\system.xml started...
Xilinx Software Development Kit
Xilinx EDK 14.7 Build EDK_P.20131013
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
Done!
Writing filter settings....
Done writing filter settings to:
	\\my.files.iastate.edu\users\mdavies\Cpre488\conware\xps\system\etc\system.filters
Done writing Tab View settings to:
	\\my.files.iastate.edu\users\mdavies\Cpre488\conware\xps\system\etc\system.gui

********************************************************************************
At Local date and time: Tue May 02 14:55:14 2017
 make -f system.make hwclean started...
rm -f implementation/system.ngc
rm -f implementation/system_axi4lite_0_wrapper.ngc implementation/system_sws_8bits_wrapper.ngc implementation/system_btns_5bits_wrapper.ngc implementation/system_processing_system7_0_wrapper.ngc implementation/system_axi_dma_0_wrapper.ngc implementation/system_axi_interconnect_1_wrapper.ngc implementation/system_conware_0_wrapper.ngc
rm -f platgen.log
rm -f __xps/ise/_xmsgs/platgen.xmsgs
rm -f implementation/system.bmm
rm -rf implementation/cache
rm -f implementation/system.bit
rm -f implementation/system.ncd
rm -f implementation/system_bd.bmm 
rm -f implementation/system_map.ncd 
rm -f implementation/download.bit 
rm -f __xps/system_bits
rm -rf implementation synthesis xst hdl
rm -rf xst.srp system.srp
rm -f __xps/ise/_xmsgs/bitinit.xmsgs
rm -rf __xps/ps7_instance.mhs
Done!

********************************************************************************
At Local date and time: Tue May 02 14:56:53 2017
 make -f system.make exporttosdk started...
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc7z020clg484-1 -lang vhdl -intstyle default    -msg __xps/ise/xmsgprops.lst system.mhs

Release 14.7 - platgen Xilinx EDK 14.7 Build EDK_P.20131013
 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc7z020clg484-1 -lang vhdl -intstyle default -msg
__xps/ise/xmsgprops.lst system.mhs 

WARNING:EDK - INFO:Security:51 - The XILINXD_LICENSE_FILE environment variable
   is not set.
   INFO:Security:52 - The LM_LICENSE_FILE environment variable is set to
   '1717@io.ece.iastate.edu;27008@io.ece.iastate.edu;
   27006@io.ece.iastate.edu;27003@io.ece.iastate.edu'.
   INFO:Security:71 - If a license for part 'xc7z020' is available, it will be
   possible to use 'XPS_TDP' instead of 'XPS'.
   WARNING:Security:43 - No license file was found in the standard Xilinx
   license directory.
   WARNING:Security:44 - Since no license file was found,
          please run the Xilinx License Configuration Manager
          (xlcm or "Manage Xilinx Licenses")
          to assist in obtaining a license.
   WARNING:Security:42 - Your software subscription period has lapsed. Your
   current version of Xilinx tools will continue to function, but you no longer
   qualify for Xilinx software updates or new releases.


Parse U:/Cpre488/conware/xps/system/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 300 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 304 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 308 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 312 
INFO:EDK:4130 - IPNAME: axi_dma, INSTANCE:axi_dma_0 - tcl is overriding
   PARAMETER C_M_AXIS_MM2S_PROTOCOL value to GENERIC -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_dma_v6_03_a\data
   \axi_dma_v2_1_0.mpd line 150 
INFO:EDK:4130 - IPNAME: axi_dma, INSTANCE:axi_dma_0 - tcl is overriding
   PARAMETER C_S_AXIS_S2MM_PROTOCOL value to GENERIC -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_dma_v6_03_a\data
   \axi_dma_v2_1_0.mpd line 151 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock
   'processing_system7_0_PS_CLK' is not specified. Clock DRCs will not be
   performed for IPs connected to that clock port, unless they are connected
   through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
  (0x40400000-0x4040ffff) axi_dma_0	axi4lite_0
  (0x41200000-0x4120ffff) SWs_8Bits	axi4lite_0
  (0x41240000-0x4124ffff) BTNs_5Bits	axi4lite_0

Checking platform address map ...

Checking platform configuration ...
IPNAME: axi_interconnect, INSTANCE: axi4lite_0 - 1 master(s) : 3 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi_interconnect_1 - 3 master(s) : 1
slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: conware_0_buffer_pin, CONNECTOR: buffer - No driver
   found. Port will be driven to GND - U:\Cpre488\conware\xps\system\system.mhs
   line 37 
WARNING:EDK:4180 - PORT: s_axis_s2mm_tuser, CONNECTOR: conware_0_M_AXIS_TUSER -
   No driver found. Port will be driven to GND -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_dma_v6_03_a\data
   \axi_dma_v2_1_0.mpd line 259 
WARNING:EDK:4180 - PORT: s_axis_s2mm_tid, CONNECTOR: conware_0_M_AXIS_TID - No
   driver found. Port will be driven to GND -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_dma_v6_03_a\data
   \axi_dma_v2_1_0.mpd line 260 
WARNING:EDK:4180 - PORT: s_axis_s2mm_tdest, CONNECTOR: conware_0_M_AXIS_TDEST -
   No driver found. Port will be driven to GND -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_dma_v6_03_a\data
   \axi_dma_v2_1_0.mpd line 261 
WARNING:EDK:4181 - PORT: mm2s_prmry_reset_out_n, CONNECTOR: RESET_OUT_N -
   floating connection -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_dma_v6_03_a\data
   \axi_dma_v2_1_0.mpd line 221 
WARNING:EDK:4181 - PORT: mm2s_cntrl_reset_out_n, CONNECTOR: RESET_OUT_N -
   floating connection -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_dma_v6_03_a\data
   \axi_dma_v2_1_0.mpd line 230 
WARNING:EDK:4181 - PORT: s2mm_prmry_reset_out_n, CONNECTOR: RESET_OUT_N -
   floating connection -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_dma_v6_03_a\data
   \axi_dma_v2_1_0.mpd line 253 
WARNING:EDK:4181 - PORT: s2mm_sts_reset_out_n, CONNECTOR: RESET_OUT_N - floating
   connection -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_dma_v6_03_a\data
   \axi_dma_v2_1_0.mpd line 262 
WARNING:EDK:4181 - PORT: m_axis_mm2s_tkeep, CONNECTOR:
   axi_dma_0_M_AXIS_MM2S_TKEEP - floating connection -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_dma_v6_03_a\data
   \axi_dma_v2_1_0.mpd line 223 
WARNING:EDK:4181 - PORT: m_axis_mm2s_tuser, CONNECTOR:
   axi_dma_0_M_AXIS_MM2S_TUSER - floating connection -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_dma_v6_03_a\data
   \axi_dma_v2_1_0.mpd line 227 
WARNING:EDK:4181 - PORT: m_axis_mm2s_tid, CONNECTOR: axi_dma_0_M_AXIS_MM2S_TID -
   floating connection -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_dma_v6_03_a\data
   \axi_dma_v2_1_0.mpd line 228 
WARNING:EDK:4181 - PORT: m_axis_mm2s_tdest, CONNECTOR:
   axi_dma_0_M_AXIS_MM2S_TDEST - floating connection -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_dma_v6_03_a\data
   \axi_dma_v2_1_0.mpd line 229 
WARNING:EDK:4181 - PORT: CONWARE_BUFFER, CONNECTOR: CONWARE_BUFFER - floating
   connection -
   U:\Cpre488\conware\xps\system\pcores\conware_v1_00_a\data\conware_v2_1_0.mpd
   line 28 
WARNING:EDK:4181 - PORT: M_AXIS_TSTRB, CONNECTOR: conware_0_M_AXIS_TSTRB -
   floating connection -
   U:\Cpre488\conware\xps\system\pcores\conware_v1_00_a\data\conware_v2_1_0.mpd
   line 40 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi4lite_0.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is
   overriding PARAMETER C_RANGE_CHECK value to 1 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 149 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_FCLK_CLK1_BUF value to FALSE -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 351 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_FCLK_CLK2_BUF value to FALSE -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 352 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_FCLK_CLK3_BUF value to FALSE -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 353 

INFO: Setting C_RANGE_CHECK = OFF for axi_interconnect axi_interconnect_1; no
DECERR checking will be performed.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_RANGE_CHECK value to 0 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 149 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...
ZynqConfig: Terminated for tcl mode

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
ZynqConfig: Terminated for tcl mode

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: No asynchronous clock conversions in axi_interconnect axi4lite_0.
ZynqConfig: Terminated for tcl mode
INFO: No asynchronous clock conversions in axi_interconnect axi_interconnect_1.

Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...

Elaborating instances ...

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 0.00 seconds

Constructing platform-level connectivity ...
Completion time: 1.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:axi4lite_0 - U:\Cpre488\conware\xps\system\system.mhs line 45 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file <C:/Xilinx/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <C:/Xilinx/14.7/ISE_DS/ISE/zynq/data/zynq.acd>
INSTANCE:sws_8bits - U:\Cpre488\conware\xps\system\system.mhs line 53 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file <C:/Xilinx/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <C:/Xilinx/14.7/ISE_DS/ISE/zynq/data/zynq.acd>
INSTANCE:btns_5bits - U:\Cpre488\conware\xps\system\system.mhs line 67 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file <C:/Xilinx/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <C:/Xilinx/14.7/ISE_DS/ISE/zynq/data/zynq.acd>
INSTANCE:processing_system7_0 - U:\Cpre488\conware\xps\system\system.mhs line 81
- Running XST synthesis
PMSPEC -- Overriding Xilinx file <C:/Xilinx/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <C:/Xilinx/14.7/ISE_DS/ISE/zynq/data/zynq.acd>
INSTANCE:axi_dma_0 - U:\Cpre488\conware\xps\system\system.mhs line 173 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file <C:/Xilinx/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <C:/Xilinx/14.7/ISE_DS/ISE/zynq/data/zynq.acd>
INSTANCE:axi_interconnect_1 - U:\Cpre488\conware\xps\system\system.mhs line 199
- Running XST synthesis
PMSPEC -- Overriding Xilinx file <C:/Xilinx/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <C:/Xilinx/14.7/ISE_DS/ISE/zynq/data/zynq.acd>
INSTANCE:conware_0 - U:\Cpre488\conware\xps\system\system.mhs line 207 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file <C:/Xilinx/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <C:/Xilinx/14.7/ISE_DS/ISE/zynq/data/zynq.acd>

Running NGCBUILD ...
IPNAME:system_axi4lite_0_wrapper INSTANCE:axi4lite_0 -
U:\Cpre488\conware\xps\system\system.mhs line 45 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file <C:/Xilinx/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <C:/Xilinx/14.7/ISE_DS/ISE/zynq/data/zynq.acd>

Command Line: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc7z020clg484-1 -intstyle silent -i -sd .. system_axi4lite_0_wrapper.ngc
../system_axi4lite_0_wrapper

Reading NGO file
"U:/Cpre488/conware/xps/system/implementation/axi4lite_0_wrapper/system_axi4lite
_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_axi4lite_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  4 sec
Total CPU time to NGCBUILD completion:   3 sec

Writing NGCBUILD log file "../system_axi4lite_0_wrapper.blc"...

NGCBUILD done.
IPNAME:system_axi_dma_0_wrapper INSTANCE:axi_dma_0 -
U:\Cpre488\conware\xps\system\system.mhs line 173 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file <C:/Xilinx/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <C:/Xilinx/14.7/ISE_DS/ISE/zynq/data/zynq.acd>

Command Line: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc7z020clg484-1 -intstyle silent -i -sd .. system_axi_dma_0_wrapper.ngc
../system_axi_dma_0_wrapper

Reading NGO file
"U:/Cpre488/conware/xps/system/implementation/axi_dma_0_wrapper/system_axi_dma_0
_wrapper.ngc" ...
Loading design module "../system_axi_dma_0_wrapper_fifo_generator_v9_3_1.ngc"...
Loading design module "../system_axi_dma_0_wrapper_fifo_generator_v9_3_2.ngc"...
Loading design module "../system_axi_dma_0_wrapper_fifo_generator_v9_3_3.ngc"...
Loading design module "../system_axi_dma_0_wrapper_fifo_generator_v9_3_4.ngc"...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_axi_dma_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  5 sec
Total CPU time to NGCBUILD completion:   4 sec

Writing NGCBUILD log file "../system_axi_dma_0_wrapper.blc"...

NGCBUILD done.
IPNAME:system_axi_interconnect_1_wrapper INSTANCE:axi_interconnect_1 -
U:\Cpre488\conware\xps\system\system.mhs line 199 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file <C:/Xilinx/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <C:/Xilinx/14.7/ISE_DS/ISE/zynq/data/zynq.acd>

Command Line: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc7z020clg484-1 -intstyle silent -i -sd .. system_axi_interconnect_1_wrapper.ngc
../system_axi_interconnect_1_wrapper

Reading NGO file
"U:/Cpre488/conware/xps/system/implementation/axi_interconnect_1_wrapper/system_
axi_interconnect_1_wrapper.ngc" ...
Loading design module
"../system_axi_interconnect_1_wrapper_fifo_generator_v9_1_1.ngc"...
Loading design module
"../system_axi_interconnect_1_wrapper_fifo_generator_v9_1_2.ngc"...
Loading design module
"../system_axi_interconnect_1_wrapper_fifo_generator_v9_1_3.ngc"...
Loading design module
"../system_axi_interconnect_1_wrapper_fifo_generator_v9_1_4.ngc"...
Loading design module
"../system_axi_interconnect_1_wrapper_fifo_generator_v9_1_5.ngc"...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_axi_interconnect_1_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  5 sec
Total CPU time to NGCBUILD completion:   4 sec

Writing NGCBUILD log file "../system_axi_interconnect_1_wrapper.blc"...

NGCBUILD done.
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...

Total run time: 1184.00 seconds
"Running synthesis..."
cd synthesis & synthesis.cmd
"xst -ifn "system_xst.scr" -intstyle silent"
"Running XST synthesis ..."
PMSPEC -- Overriding Xilinx file <C:/Xilinx/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <C:/Xilinx/14.7/ISE_DS/ISE/zynq/data/zynq.acd>
"XST completed"
"*********************************************"
"Running Xilinx Implementation tools.."
"*********************************************"
xflow -wd implementation -p xc7z020clg484-1 -implement xflow.opt system.ngc
Release 14.7 - Xflow P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc7z020clg484-1 -implement xflow.opt system.ngc 
 
PMSPEC -- Overriding Xilinx file <C:/Xilinx/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <C:/Xilinx/14.7/ISE_DS/ISE/zynq/data/zynq.acd>
.... Copying flowfile C:/Xilinx/14.7/ISE_DS/ISE/xilinx/data/fpga.flw into
working directory U:/Cpre488/conware/xps/system/implementation 

Using Flow File: U:/Cpre488/conware/xps/system/implementation/fpga.flw 
Using Option File(s): 
 U:/Cpre488/conware/xps/system/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc7z020clg484-1 -nt timestamp -bm system.bmm
"U:/Cpre488/conware/xps/system/implementation/system.ngc" -uc system.ucf
system.ngd 
#----------------------------------------------#
Release 14.7 - ngdbuild P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <C:/Xilinx/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <C:/Xilinx/14.7/ISE_DS/ISE/zynq/data/zynq.acd>

Command Line: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\ngdbuild.exe -p
xc7z020clg484-1 -nt timestamp -bm system.bmm
U:/Cpre488/conware/xps/system/implementation/system.ngc -uc system.ucf
system.ngd

Reading NGO file "U:/Cpre488/conware/xps/system/implementation/system.ngc" ...
Loading design module
"U:/Cpre488/conware/xps/system/implementation/system_processing_system7_0_wrappe
r.ngc"...
Loading design module
"U:/Cpre488/conware/xps/system/implementation/system_axi4lite_0_wrapper.ngc"...
Loading design module
"U:/Cpre488/conware/xps/system/implementation/system_axi_interconnect_1_wrapper.
ngc"...
Loading design module
"U:/Cpre488/conware/xps/system/implementation/system_sws_8bits_wrapper.ngc"...
Loading design module
"U:/Cpre488/conware/xps/system/implementation/system_btns_5bits_wrapper.ngc"...
Loading design module
"U:/Cpre488/conware/xps/system/implementation/system_axi_dma_0_wrapper.ngc"...
Loading design module
"U:/Cpre488/conware/xps/system/implementation/system_conware_0_wrapper.ngc"...
Applying constraints in
"U:/Cpre488/conware/xps/system/implementation/system_processing_system7_0_wrappe
r.ncf" to module "processing_system7_0"...
Checking Constraint Associations...
Applying constraints in
"U:/Cpre488/conware/xps/system/implementation/system_axi4lite_0_wrapper.ncf" to
module "axi4lite_0"...
Checking Constraint Associations...
Applying constraints in
"U:/Cpre488/conware/xps/system/implementation/system_axi_interconnect_1_wrapper.
ncf" to module "axi_interconnect_1"...
Checking Constraint Associations...
Applying constraints in
"U:/Cpre488/conware/xps/system/implementation/system_axi_dma_0_wrapper.ncf" to
module "axi_dma_0"...
Checking Constraint Associations...
Gathering constraint information from source properties...
Done.
INFO:NgdBuild:649 - Removing redundant 'IBUF' symbol
   'processing_system7_0_PS_PORB_IBUF'.  All constraints associated with this
   symbol will be ignored.
INFO:NgdBuild:649 - Removing redundant 'IBUF' symbol
   'processing_system7_0_PS_CLK_IBUF'.  All constraints associated with this
   symbol will be ignored.
INFO:NgdBuild:649 - Removing redundant 'IBUF' symbol
   'processing_system7_0_PS_SRSTB_IBUF'.  All constraints associated with this
   symbol will be ignored.

Annotating constraints to design from ucf file "system.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_interconnect_1/axi_interconnect_1\/si_converter_b
   ank\/gen_conv_slot[0].clock_conv_inst\/interconnect_aresetn_resync<2>_inv1_IN
   V_0 TNM = FFS:axi_interconnect_1_reset...>: No instances of type FFS were
   found under block
   "axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<2>_inv1_INV_0" (type=INV).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi4lite_0/axi4lite_0\/si_converter_bank\/gen_conv_sl
   ot[0].clock_conv_inst\/interconnect_aresetn_resync<2>_inv1_INV_0 TNM =
   FFS:axi4lite_0_reset_resync>: No instances of type FFS were found under block
   "axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<2>_inv1_INV_0" (type=INV).

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "processing_system7_0_PS_PORB_IBUF" LOC = B5>' could not be found and
   so the Locate constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "processing_system7_0_PS_CLK_IBUF" LOC = F7>' could not be found and so
   the Locate constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "processing_system7_0_PS_SRSTB_IBUF" LOC = C9>' could not be found and
   so the Locate constraint will be removed.

WARNING:ConstraintSystem:58 - Constraint <TIMEGRP axi4lite_0_reset_source = FFS
   PADS CPUS;>: CPUS "*" does not match any design objects.

WARNING:ConstraintSystem:58 - Constraint <TIMEGRP
   axi_interconnect_1_reset_source = FFS PADS CPUS;>: CPUS "*" does not match
   any design objects.

WARNING:ConstraintSystem:194 - The TNM 'axi_interconnect_1_reset_resync', does
   not directly or indirectly drive any flip-flops, latches and/or RAMs and is
   not actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'axi4lite_0_reset_resync', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

Done...

Processing BMM file "system.bmm" ...

WARNING::53 - File 'system.bmm' is empty or has no BMM content.


Checking expanded design ...
WARNING:NgdBuild:452 - logical net 'N154' has no driver
WARNING:NgdBuild:452 - logical net 'N155' has no driver
WARNING:NgdBuild:452 - logical net 'N156' has no driver
WARNING:NgdBuild:452 - logical net 'N157' has no driver
WARNING:NgdBuild:452 - logical net 'N158' has no driver
WARNING:NgdBuild:452 - logical net 'N159' has no driver
WARNING:NgdBuild:452 - logical net 'N160' has no driver
WARNING:NgdBuild:452 - logical net 'N161' has no driver
WARNING:NgdBuild:452 - logical net 'N162' has no driver
WARNING:NgdBuild:452 - logical net 'N163' has no driver
WARNING:NgdBuild:452 - logical net 'N164' has no driver
WARNING:NgdBuild:452 - logical net 'N165' has no driver
WARNING:NgdBuild:452 - logical net 'N166' has no driver
WARNING:NgdBuild:452 - logical net 'N167' has no driver
WARNING:NgdBuild:452 - logical net 'N168' has no driver
WARNING:NgdBuild:452 - logical net 'N169' has no driver
WARNING:NgdBuild:452 - logical net 'N170' has no driver
WARNING:NgdBuild:452 - logical net 'N171' has no driver
WARNING:NgdBuild:452 - logical net 'N172' has no driver
WARNING:NgdBuild:452 - logical net 'N173' has no driver
WARNING:NgdBuild:452 - logical net 'N174' has no driver
WARNING:NgdBuild:452 - logical net 'N175' has no driver
WARNING:NgdBuild:452 - logical net 'N176' has no driver
WARNING:NgdBuild:452 - logical net 'N177' has no driver
WARNING:NgdBuild:452 - logical net 'N178' has no driver
WARNING:NgdBuild:452 - logical net 'N179' has no driver
WARNING:NgdBuild:452 - logical net 'N180' has no driver
WARNING:NgdBuild:452 - logical net 'N181' has no driver
WARNING:NgdBuild:452 - logical net 'N182' has no driver
WARNING:NgdBuild:452 - logical net 'N183' has no driver
WARNING:NgdBuild:452 - logical net 'N184' has no driver
WARNING:NgdBuild:452 - logical net 'N185' has no driver
WARNING:NgdBuild:452 - logical net 'N186' has no driver
WARNING:NgdBuild:452 - logical net 'N187' has no driver
WARNING:NgdBuild:452 - logical net 'N188' has no driver
WARNING:NgdBuild:452 - logical net 'N189' has no driver
WARNING:NgdBuild:452 - logical net 'N190' has no driver
WARNING:NgdBuild:452 - logical net 'N191' has no driver
WARNING:NgdBuild:452 - logical net 'N192' has no driver
WARNING:NgdBuild:452 - logical net 'N193' has no driver
WARNING:NgdBuild:452 - logical net 'N194' has no driver
WARNING:NgdBuild:452 - logical net 'N195' has no driver
WARNING:NgdBuild:452 - logical net 'N196' has no driver
WARNING:NgdBuild:452 - logical net 'N197' has no driver
WARNING:NgdBuild:452 - logical net 'N198' has no driver
WARNING:NgdBuild:452 - logical net 'N199' has no driver
WARNING:NgdBuild:452 - logical net 'N200' has no driver
WARNING:NgdBuild:452 - logical net 'N201' has no driver
WARNING:NgdBuild:452 - logical net 'N202' has no driver
WARNING:NgdBuild:452 - logical net 'N203' has no driver
WARNING:NgdBuild:452 - logical net 'N204' has no driver
WARNING:NgdBuild:452 - logical net 'N205' has no driver
WARNING:NgdBuild:452 - logical net 'N206' has no driver
WARNING:NgdBuild:452 - logical net 'N207' has no driver
WARNING:NgdBuild:452 - logical net 'N208' has no driver
WARNING:NgdBuild:452 - logical net 'N209' has no driver
WARNING:NgdBuild:452 - logical net 'N210' has no driver
WARNING:NgdBuild:452 - logical net 'N211' has no driver
WARNING:NgdBuild:452 - logical net 'N212' has no driver
WARNING:NgdBuild:452 - logical net 'N213' has no driver
WARNING:NgdBuild:452 - logical net 'N214' has no driver
WARNING:NgdBuild:452 - logical net 'N215' has no driver
WARNING:NgdBuild:452 - logical net 'N216' has no driver
WARNING:NgdBuild:452 - logical net 'N217' has no driver
WARNING:NgdBuild:452 - logical net 'N218' has no driver
WARNING:NgdBuild:452 - logical net 'N219' has no driver
WARNING:NgdBuild:452 - logical net 'N220' has no driver
WARNING:NgdBuild:452 - logical net 'N221' has no driver
WARNING:NgdBuild:452 - logical net 'N222' has no driver
WARNING:NgdBuild:452 - logical net 'N223' has no driver
WARNING:NgdBuild:452 - logical net 'N224' has no driver
WARNING:NgdBuild:452 - logical net 'N225' has no driver
WARNING:NgdBuild:452 - logical net 'N226' has no driver
WARNING:NgdBuild:452 - logical net 'N227' has no driver
WARNING:NgdBuild:452 - logical net 'N228' has no driver
WARNING:NgdBuild:452 - logical net 'N229' has no driver
WARNING:NgdBuild:452 - logical net 'N230' has no driver
WARNING:NgdBuild:452 - logical net 'N231' has no driver
WARNING:NgdBuild:452 - logical net 'N232' has no driver
WARNING:NgdBuild:452 - logical net 'N233' has no driver
WARNING:NgdBuild:452 - logical net 'N234' has no driver
WARNING:NgdBuild:452 - logical net 'N235' has no driver
WARNING:NgdBuild:452 - logical net 'N236' has no driver
WARNING:NgdBuild:452 - logical net 'N237' has no driver
WARNING:NgdBuild:452 - logical net 'N238' has no driver
WARNING:NgdBuild:452 - logical net 'N239' has no driver
WARNING:NgdBuild:452 - logical net 'N240' has no driver
WARNING:NgdBuild:452 - logical net 'N241' has no driver
WARNING:NgdBuild:452 - logical net 'N242' has no driver
WARNING:NgdBuild:452 - logical net 'N243' has no driver
WARNING:NgdBuild:452 - logical net 'N244' has no driver
WARNING:NgdBuild:452 - logical net 'N245' has no driver
WARNING:NgdBuild:452 - logical net 'N246' has no driver
WARNING:NgdBuild:452 - logical net 'N247' has no driver
WARNING:NgdBuild:452 - logical net 'N248' has no driver
WARNING:NgdBuild:452 - logical net 'N249' has no driver
WARNING:NgdBuild:452 - logical net 'N250' has no driver
WARNING:NgdBuild:452 - logical net 'N251' has no driver
WARNING:NgdBuild:452 - logical net 'N252' has no driver
WARNING:NgdBuild:452 - logical net 'N253' has no driver
WARNING:NgdBuild:452 - logical net 'N254' has no driver
WARNING:NgdBuild:452 - logical net 'N255' has no driver
WARNING:NgdBuild:452 - logical net 'N256' has no driver
WARNING:NgdBuild:452 - logical net 'N257' has no driver
WARNING:NgdBuild:452 - logical net 'N258' has no driver
WARNING:NgdBuild:452 - logical net 'N259' has no driver
WARNING:NgdBuild:452 - logical net 'N260' has no driver
WARNING:NgdBuild:452 - logical net 'N261' has no driver
WARNING:NgdBuild:452 - logical net 'N262' has no driver
WARNING:NgdBuild:452 - logical net 'N263' has no driver
WARNING:NgdBuild:452 - logical net 'N264' has no driver
WARNING:NgdBuild:452 - logical net 'N265' has no driver
WARNING:NgdBuild:452 - logical net 'N266' has no driver
WARNING:NgdBuild:452 - logical net 'N267' has no driver
WARNING:NgdBuild:452 - logical net 'N268' has no driver
WARNING:NgdBuild:452 - logical net 'N269' has no driver
WARNING:NgdBuild:452 - logical net 'N270' has no driver
WARNING:NgdBuild:452 - logical net 'N271' has no driver
WARNING:NgdBuild:452 - logical net 'N272' has no driver
WARNING:NgdBuild:452 - logical net 'N273' has no driver
WARNING:NgdBuild:452 - logical net 'N274' has no driver
WARNING:NgdBuild:452 - logical net 'N275' has no driver
WARNING:NgdBuild:452 - logical net 'N276' has no driver
WARNING:NgdBuild:452 - logical net 'N277' has no driver
WARNING:NgdBuild:452 - logical net 'N278' has no driver
WARNING:NgdBuild:452 - logical net 'N279' has no driver
WARNING:NgdBuild:483 - Attribute "INIT" on
   "axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_PNTR_MN
   GR/ch2_sg_idle" is on the wrong type of object.  Please see the Constraints
   Guide for more information on this attribute.

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings: 136

Writing NGD file "system.ngd" ...
Total REAL time to NGDBUILD completion:  29 sec
Total CPU time to NGDBUILD completion:   26 sec

Writing NGDBUILD log file "system.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o system_map.ncd -w -pr b -ol high -timing -detail system.ngd system.pcf 
#----------------------------------------------#
Release 14.7 - Map P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.7/ISE_DS/EDK/data/Xdh_PrimTypeLib.xda> with local file
<C:/Xilinx/14.7/ISE_DS/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "7z020clg484-1".
vvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvv
INFO:Security:51 - The XILINXD_LICENSE_FILE environment variable is not set.
INFO:Security:52 - The LM_LICENSE_FILE environment variable is set to
'1717@io.ece.iastate.edu;27008@io.ece.iastate.edu;
27006@io.ece.iastate.edu;27003@io.ece.iastate.edu'.
INFO:Security:54 - 'xc7z020' is a WebPack part.
WARNING:Security:43 - No license file was found in the standard Xilinx license
directory.
WARNING:Security:44 - Since no license file was found,
       please run the Xilinx License Configuration Manager
       (xlcm or "Manage Xilinx Licenses")
       to assist in obtaining a license.
WARNING:Security:42 - Your software subscription period has lapsed. Your current
version of Xilinx tools will continue to function, but you no longer qualify for
Xilinx software updates or new releases.
----------------------------------------------------------------------
WARNING:LIT:701 - PAD symbol "processing_system7_0_PS_SRSTB" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_PS_SRSTB" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_PS_CLK" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_PS_CLK" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_PS_PORB" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_PS_PORB" is not constrained
   (LOC) to a specific location.
Mapping design into LUTs...
Writing file system_map.ngm...
Running directed packing...
Running delay-based LUT packing...
Updating timing models...
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
Running timing-driven placement...
Total REAL time at the beginning of Placer: 33 secs 
Total CPU  time at the beginning of Placer: 27 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:572d49ca) REAL time: 36 secs 

Phase 2.7  Design Feasibility Check
Phase 2.7  Design Feasibility Check (Checksum:572d49ca) REAL time: 36 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:572d49ca) REAL time: 36 secs 

Phase 4.2  Initial Placement for Architecture Specific Features

Phase 4.2  Initial Placement for Architecture Specific Features
(Checksum:3e5f1cd2) REAL time: 44 secs 

Phase 5.30  Global Clock Region Assignment
Phase 5.30  Global Clock Region Assignment (Checksum:3e5f1cd2) REAL time: 44 secs 

Phase 6.3  Local Placement Optimization
Phase 6.3  Local Placement Optimization (Checksum:3e5f1cd2) REAL time: 44 secs 

Phase 7.5  Local Placement Optimization
Phase 7.5  Local Placement Optimization (Checksum:3e5f1cd2) REAL time: 44 secs 

Phase 8.8  Global Placement
........................................
.
......................................................................................................
..........................................................................................................................................
.................................................................................................................................................................
Phase 8.8  Global Placement (Checksum:40865cf5) REAL time: 2 mins 23 secs 

Phase 9.5  Local Placement Optimization
Phase 9.5  Local Placement Optimization (Checksum:40865cf5) REAL time: 2 mins 23 secs 

Phase 10.18  Placement Optimization
Phase 10.18  Placement Optimization (Checksum:c63e7781) REAL time: 2 mins 34 secs 

Phase 11.5  Local Placement Optimization
Phase 11.5  Local Placement Optimization (Checksum:c63e7781) REAL time: 2 mins 34 secs 

Phase 12.34  Placement Validation
Phase 12.34  Placement Validation (Checksum:c63e7781) REAL time: 2 mins 34 secs 

Total REAL time to Placer completion: 2 mins 34 secs 
Total CPU  time to Placer completion: 2 mins 27 secs 
Running post-placement packing...
Writing output files...

Design Summary:
Number of errors:      0
Number of warnings:   50
Slice Logic Utilization:
  Number of Slice Registers:                 5,597 out of 106,400    5
    Number used as Flip Flops:               5,565
    Number used as Latches:                      0
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:               32
  Number of Slice LUTs:                      4,936 out of  53,200    9
    Number used as logic:                    4,103 out of  53,200    7
      Number using O6 output only:           2,815
      Number using O5 output only:              65
      Number using O5 and O6:                1,223
      Number used as ROM:                        0
    Number used as Memory:                     769 out of  17,400    4
      Number used as Dual Port RAM:            142
        Number using O6 output only:             6
        Number using O5 output only:            12
        Number using O5 and O6:                124
      Number used as Single Port RAM:            0
      Number used as Shift Register:           627
        Number using O6 output only:           627
        Number using O5 output only:             0
        Number using O5 and O6:                  0
    Number used exclusively as route-thrus:     64
      Number with same-slice register load:     42
      Number with same-slice carry load:        22
      Number with other load:                    0

Slice Logic Distribution:
  Number of occupied Slices:                 2,708 out of  13,300   20
  Number of LUT Flip Flop pairs used:        6,799
    Number with an unused Flip Flop:         1,788 out of   6,799   26
    Number with an unused LUT:               1,863 out of   6,799   27
    Number of fully used LUT-FF pairs:       3,148 out of   6,799   46
    Number of unique control sets:             345
    Number of slice register sites lost
      to control set restrictions:           1,478 out of 106,400    1

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.
  OVERMAPPING of BRAM resources should be ignored if the design is
  over-mapped for a non-BRAM resource or if placement fails.

IO Utilization:
  Number of bonded IOBs:                        29 out of     200   14
    Number of LOCed IOBs:                       29 out of      29  100
  Number of bonded IOPAD:                      130 out of     130  100
    IOB Flip Flops:                              5

Specific Feature Utilization:
  Number of RAMB36E1/FIFO36E1s:                  4 out of     140    2
    Number using RAMB36E1 only:                  4
    Number using FIFO36E1 only:                  0
  Number of RAMB18E1/FIFO18E1s:                  1 out of     280    1
    Number using RAMB18E1 only:                  1
    Number using FIFO18E1 only:                  0
  Number of BUFG/BUFGCTRLs:                      1 out of      32    3
    Number used as BUFGs:                        1
    Number used as BUFGCTRLs:                    0
  Number of IDELAYE2/IDELAYE2_FINEDELAYs:        0 out of     200    0
  Number of ILOGICE2/ILOGICE3/ISERDESE2s:        0 out of     200    0
  Number of ODELAYE2/ODELAYE2_FINEDELAYs:        0
  Number of OLOGICE2/OLOGICE3/OSERDESE2s:        5 out of     200    2
    Number used as OLOGICE2s:                    5
    Number used as OLOGICE3s:                    0
    Number used as OSERDESE2s:                   0
  Number of PHASER_IN/PHASER_IN_PHYs:            0 out of      16    0
  Number of PHASER_OUT/PHASER_OUT_PHYs:          0 out of      16    0
  Number of BSCANs:                              0 out of       4    0
  Number of BUFHCEs:                             0 out of      72    0
  Number of BUFRs:                               0 out of      16    0
  Number of CAPTUREs:                            0 out of       1    0
  Number of DNA_PORTs:                           0 out of       1    0
  Number of DSP48E1s:                            0 out of     220    0
  Number of EFUSE_USRs:                          0 out of       1    0
  Number of FRAME_ECCs:                          0 out of       1    0
  Number of ICAPs:                               0 out of       2    0
  Number of IDELAYCTRLs:                         0 out of       4    0
  Number of IN_FIFOs:                            0 out of      16    0
  Number of MMCME2_ADVs:                         0 out of       4    0
  Number of OUT_FIFOs:                           0 out of      16    0
  Number of PHASER_REFs:                         0 out of       4    0
  Number of PHY_CONTROLs:                        0 out of       4    0
  Number of PLLE2_ADVs:                          0 out of       4    0
  Number of PS7s:                                1 out of       1  100
  Number of STARTUPs:                            0 out of       1    0
  Number of XADCs:                               0 out of       1    0

Average Fanout of Non-Clock Nets:                3.77

Peak Memory Usage:  1005 MB
Total REAL time to MAP completion:  2 mins 40 secs 
Total CPU time to MAP completion:   2 mins 32 secs 

Mapping completed.
See MAP report file "system_map.mrp" for details.



#----------------------------------------------#
# Starting program par
# par -w -ol high system_map.ncd system.ncd system.pcf 
#----------------------------------------------#
Release 14.7 - par P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <C:/Xilinx/14.7/ISE_DS/EDK/data/parBmgr.acd> with local file
<C:/Xilinx/14.7/ISE_DS/ISE/data/parBmgr.acd>



Constraints file: system.pcf.
Loading device for application Rf_Device from file '7z020.nph' in environment
C:\Xilinx\14.7\ISE_DS\ISE\;C:\Xilinx\14.7\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc7z020, package clg484, speed -1
vvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvv
INFO:Security:51 - The XILINXD_LICENSE_FILE environment variable is not set.
INFO:Security:52 - The LM_LICENSE_FILE environment variable is set to '1717@io.ece.iastate.edu;27008@io.ece.iastate.edu;
27006@io.ece.iastate.edu;27003@io.ece.iastate.edu'.
INFO:Security:54 - 'xc7z020' is a WebPack part.
WARNING:Security:43 - No license file was found in the standard Xilinx license directory.
WARNING:Security:44 - Since no license file was found,
       please run the Xilinx License Configuration Manager
       (xlcm or "Manage Xilinx Licenses")
       to assist in obtaining a license.
WARNING:Security:42 - Your software subscription period has lapsed. Your current version of Xilinx tools will continue
to function, but you no longer qualify for Xilinx software updates or new releases.

----------------------------------------------------------------------

Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000 Celsius)
Initializing voltage to 0.950 Volts. (default - Range: 0.950 to 1.050 Volts)


Device speed data version:  "PRODUCTION 1.08 2013-10-13".



Device Utilization Summary:

   Number of BUFGs                           1 out of 32      3
   Number of External IOB33s                29 out of 200    14
      Number of LOCed IOB33s                29 out of 29    100

   Number of External IOPADs               130 out of 130   100
      Number of LOCed IOPADs               127 out of 130    97

   Number of OLOGICE2s                       5 out of 200     2
   Number of PS7s                            1 out of 1     100
   Number of RAMB18E1s                       1 out of 280     1
   Number of RAMB36E1s                       4 out of 140     2
   Number of Slices                       2708 out of 13300  20
   Number of Slice Registers              5597 out of 106400  5
      Number used as Flip Flops           5597
      Number used as Latches                 0
      Number used as LatchThrus              0

   Number of Slice LUTS                   4936 out of 53200   9
   Number of Slice LUT-Flip Flop pairs    6641 out of 53200  12


Overall effort level (-ol):   High 
Router effort level (-rl):    High 

INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more information, see the TSI report.  Please consult the Xilinx
   Command Line Tools User Guide for information on generating a TSI report.
Starting initial Timing Analysis.  REAL time: 15 secs 
Finished initial Timing Analysis.  REAL time: 15 secs 

WARNING:Par:288 - The signal
   axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRIT
   E.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mra
   m_RAM_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRIT
   E.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM
   _RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_S2MM.I_CH2_FTCH_FIFO_NEW/V6_S6_AND_LATER.I_SYNC
   _FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM14_RAMD_D1_O has no load.  PAR will not attempt
   to route this signal.
WARNING:Par:288 - The signal
   axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.I_CH1_FTCH_FIFO_NEW/V6_S6_AND_LATER.I_SYNC
   _FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM13_RAMD_D1_O has no load.  PAR will not attempt
   to route this signal.
WARNING:Par:288 - The signal
   axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.I_CH1_FTCH_FIFO_NEW/V6_S6_AND_LATER.I_SYNC
   _FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM14_RAMD_D1_O has no load.  PAR will not attempt
   to route this signal.
WARNING:Par:288 - The signal
   axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_S2MM.I_CH2_FTCH_FIFO_NEW/V6_S6_AND_LATER.I_SYNC
   _FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM13_RAMD_D1_O has no load.  PAR will not attempt
   to route this signal.
WARNING:Par:288 - The signal
   axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_S2MM.I_CH2_FTCH_FIFO_NEW/V6_S6_AND_LATER.I_SYNC
   _FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM15_RAMD_D1_O has no load.  PAR will not attempt
   to route this signal.
WARNING:Par:288 - The signal
   axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.I_CH1_FTCH_FIFO_NEW/V6_S6_AND_LATER.I_SYNC
   _FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM15_RAMD_D1_O has no load.  PAR will not attempt
   to route this signal.
WARNING:Par:288 - The signal
   axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.I_CH1_FTCH_FIFO_NEW/V6_S6_AND_LATER.I_SYNC
   _FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM12_RAMD_D1_O has no load.  PAR will not attempt
   to route this signal.
WARNING:Par:288 - The signal
   axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_S2MM.I_CH2_FTCH_FIFO_NEW/V6_S6_AND_LATER.I_SYNC
   _FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM12_RAMD_D1_O has no load.  PAR will not attempt
   to route this signal.
WARNING:Par:288 - The signal
   axi_dma_0/axi_dma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/S6.I_SYNC_FIFOGEN_F
   IFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.I_CH1_FTCH_FIFO_NEW/V6_S6_AND_LATER.I_SYNC
   _FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM11_RAMA_D1_DPO has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal
   axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.I_CH1_FTCH_FIFO_NEW/V6_S6_AND_LATER.I_SYNC
   _FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM11_RAMB_D1_DPO has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal
   axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.I_CH1_FTCH_FIFO_NEW/V6_S6_AND_LATER.I_SYNC
   _FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM11_RAMD_D1_O has no load.  PAR will not attempt
   to route this signal.
WARNING:Par:288 - The signal
   axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_S2MM.I_CH2_FTCH_FIFO_NEW/V6_S6_AND_LATER.I_SYNC
   _FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM11_RAMA_D1_DPO has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal
   axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_S2MM.I_CH2_FTCH_FIFO_NEW/V6_S6_AND_LATER.I_SYNC
   _FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM11_RAMB_D1_DPO has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal
   axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_S2MM.I_CH2_FTCH_FIFO_NEW/V6_S6_AND_LATER.I_SYNC
   _FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM11_RAMD_D1_O has no load.  PAR will not attempt
   to route this signal.
WARNING:Par:288 - The signal axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/data_concat_61 has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/data_concat_63 has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/data_concat_55 has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal
   axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_S2MM.I_CH2_FTCH_FIFO_NEW/V6_S6_AND_LATER.I_SYNC
   _FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3_RAMD_D1_O has no load.  PAR will not attempt
   to route this signal.
WARNING:Par:288 - The signal
   axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.I_CH1_FTCH_FIFO_NEW/V6_S6_AND_LATER.I_SYNC
   _FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3_RAMD_D1_O has no load.  PAR will not attempt
   to route this signal.
WARNING:Par:288 - The signal
   axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_S2MM.I_CH2_FTCH_FIFO_NEW/V6_S6_AND_LATER.I_SYNC
   _FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM6_RAMD_D1_O has no load.  PAR will not attempt
   to route this signal.
WARNING:Par:288 - The signal
   axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.I_CH1_FTCH_FIFO_NEW/V6_S6_AND_LATER.I_SYNC
   _FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM6_RAMD_D1_O has no load.  PAR will not attempt
   to route this signal.
WARNING:Par:288 - The signal axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/data_concat_57 has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal
   axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_S2MM.I_CH2_FTCH_FIFO_NEW/V6_S6_AND_LATER.I_SYNC
   _FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM5_RAMD_D1_O has no load.  PAR will not attempt
   to route this signal.
WARNING:Par:288 - The signal
   axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_S2MM.I_CH2_FTCH_FIFO_NEW/V6_S6_AND_LATER.I_SYNC
   _FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM4_RAMD_D1_O has no load.  PAR will not attempt
   to route this signal.
WARNING:Par:288 - The signal
   axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.I_CH1_FTCH_FIFO_NEW/V6_S6_AND_LATER.I_SYNC
   _FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM4_RAMD_D1_O has no load.  PAR will not attempt
   to route this signal.
WARNING:Par:288 - The signal
   axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.I_CH1_FTCH_FIFO_NEW/V6_S6_AND_LATER.I_SYNC
   _FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM5_RAMD_D1_O has no load.  PAR will not attempt
   to route this signal.
WARNING:Par:288 - The signal
   axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_S2MM.I_CH2_FTCH_FIFO_NEW/V6_S6_AND_LATER.I_SYNC
   _FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM9_RAMD_D1_O has no load.  PAR will not attempt
   to route this signal.
WARNING:Par:288 - The signal
   axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.I_CH1_FTCH_FIFO_NEW/V6_S6_AND_LATER.I_SYNC
   _FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM9_RAMD_D1_O has no load.  PAR will not attempt
   to route this signal.
WARNING:Par:288 - The signal
   axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.I_CH1_FTCH_FIFO_NEW/V6_S6_AND_LATER.I_SYNC
   _FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM8_RAMD_D1_O has no load.  PAR will not attempt
   to route this signal.
WARNING:Par:288 - The signal
   axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.I_CH1_FTCH_FIFO_NEW/V6_S6_AND_LATER.I_SYNC
   _FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM10_RAMB_D1_DPO has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal
   axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.I_CH1_FTCH_FIFO_NEW/V6_S6_AND_LATER.I_SYNC
   _FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM10_RAMD_D1_O has no load.  PAR will not attempt
   to route this signal.
WARNING:Par:288 - The signal
   axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_S2MM.I_CH2_FTCH_FIFO_NEW/V6_S6_AND_LATER.I_SYNC
   _FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM10_RAMB_D1_DPO has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal
   axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_S2MM.I_CH2_FTCH_FIFO_NEW/V6_S6_AND_LATER.I_SYNC
   _FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM10_RAMC_D1_DPO has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal
   axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_S2MM.I_CH2_FTCH_FIFO_NEW/V6_S6_AND_LATER.I_SYNC
   _FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM10_RAMD_D1_O has no load.  PAR will not attempt
   to route this signal.
WARNING:Par:288 - The signal
   axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_S2MM.I_CH2_FTCH_FIFO_NEW/V6_S6_AND_LATER.I_SYNC
   _FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMD_D1_O has no load.  PAR will not attempt
   to route this signal.
WARNING:Par:288 - The signal
   axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.I_CH1_FTCH_FIFO_NEW/V6_S6_AND_LATER.I_SYNC
   _FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM7_RAMD_D1_O has no load.  PAR will not attempt
   to route this signal.
WARNING:Par:288 - The signal
   axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.I_CH1_FTCH_FIFO_NEW/V6_S6_AND_LATER.I_SYNC
   _FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMD_D1_O has no load.  PAR will not attempt
   to route this signal.
WARNING:Par:288 - The signal
   axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_S2MM.I_CH2_FTCH_FIFO_NEW/V6_S6_AND_LATER.I_SYNC
   _FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM8_RAMD_D1_O has no load.  PAR will not attempt
   to route this signal.
WARNING:Par:288 - The signal
   axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_S2MM.I_CH2_FTCH_FIFO_NEW/V6_S6_AND_LATER.I_SYNC
   _FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMD_D1_O has no load.  PAR will not attempt
   to route this signal.
WARNING:Par:288 - The signal
   axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.I_CH1_FTCH_FIFO_NEW/V6_S6_AND_LATER.I_SYNC
   _FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMD_D1_O has no load.  PAR will not attempt
   to route this signal.
WARNING:Par:288 - The signal
   axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_S2MM.I_CH2_FTCH_FIFO_NEW/V6_S6_AND_LATER.I_SYNC
   _FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM7_RAMD_D1_O has no load.  PAR will not attempt
   to route this signal.
Starting Router


Phase  1  : 35624 unrouted;      REAL time: 20 secs 

Phase  2  : 27807 unrouted;      REAL time: 21 secs 

Phase  3  : 8701 unrouted;      REAL time: 30 secs 

Phase  4  : 8701 unrouted; (Setup:0, Hold:55422, Component Switching Limit:0)     REAL time: 34 secs 

Updating file: system.ncd with current fully routed design.

Phase  5  : 0 unrouted; (Setup:0, Hold:46087, Component Switching Limit:0)     REAL time: 41 secs 

Phase  6  : 0 unrouted; (Setup:0, Hold:46087, Component Switching Limit:0)     REAL time: 41 secs 

Phase  7  : 0 unrouted; (Setup:0, Hold:46087, Component Switching Limit:0)     REAL time: 41 secs 

Phase  8  : 0 unrouted; (Setup:0, Hold:46087, Component Switching Limit:0)     REAL time: 41 secs 

Phase  9  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 43 secs 
Total REAL time to Router completion: 43 secs 
Total CPU time to Router completion: 39 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|conware_0_ACLK_pin_O |              |      |      |            |             |
|                 BUF |BUFGCTRL_X0Y31| No   | 2193 |  0.439     |  2.058      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

* The fanout is the number of component pins not the individual BEL loads,
for example SLICE loads not FF loads.

Timing Score: 0 (Setup: 0, Hold: 0, Component Switching Limit: 0)

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
  TS_clk_fpga_0 = PERIOD TIMEGRP "clk_fpga_ | SETUP       |     0.044ns|     9.956ns|       0|           0
  0" 100 MHz HIGH 50| HOLD        |     0.002ns|            |       0|           0
----------------------------------------------------------------------------------------------------------
  PATH "TS_axi_interconnect_1_reset_resync_ | SETUP       |         N/A|     1.092ns|     N/A|           0
  path" TIG                                 |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_axi4lite_0_reset_resync_path" TI | SETUP       |         N/A|     1.209ns|     N/A|           0
  G                                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------


All constraints were met.
INFO:Timing:2761 - N/A entries in the Constraints List may indicate that the 
   constraint is not analyzed due to the following: No paths covered by this 
   constraint; Other constraints intersect with this constraint; or This 
   constraint was disabled by a Path Tracing Control. Please run the Timespec 
   Interaction Report (TSI) via command line (trce tsi) or Timing Analyzer GUI.


Generating Pad Report.

All signals are completely routed.

WARNING:Par:283 - There are 44 loadless signals in this design. This design will cause Bitgen to issue DRC warnings.

Total REAL time to PAR completion: 58 secs 
Total CPU time to PAR completion: 42 secs 

Peak Memory Usage:  905 MB

Placer: Placement generated during map.
Routing: Completed - No errors found.
Timing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 46
Number of info messages: 1

Writing design to file system.ncd



PAR done!



#----------------------------------------------#
# Starting program post_par_trce
# trce -e 3 -xml system.twx system.ncd system.pcf 
#----------------------------------------------#
Release 14.7 - Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.


PMSPEC -- Overriding Xilinx file <C:/Xilinx/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <C:/Xilinx/14.7/ISE_DS/ISE/zynq/data/zynq.acd>
Loading device for application Rf_Device from file '7z020.nph' in environment
C:\Xilinx\14.7\ISE_DS\ISE\;C:\Xilinx\14.7\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc7z020, package clg484, speed -1
INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more
   information, see the TSI report.  Please consult the Xilinx Command Line
   Tools User Guide for information on generating a TSI report.
--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -e 3 -xml system.twx
system.ncd system.pcf


Design file:              system.ncd
Physical constraint file: system.pcf
Device,speed:             xc7z020,-1 (PRODUCTION 1.08 2013-10-13)
Report level:             error report
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in
   the unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of
   this model, and for more information on accounting for different loading conditions, please see the device datasheet.


Timing summary:
---------------

Timing errors: 0  Score: 0 (Setup/Max: 0, Hold: 0)

Constraints cover 194767 paths, 0 nets, and 29813 connections

Design statistics:
   Minimum period:   9.956ns (Maximum frequency: 100.442MHz)


Analysis completed Tue May 02 15:21:40 2017
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Number of info messages: 4
Total time: 17 secs 


xflow done!
touch __xps/system_routed
xilperl C:/Xilinx/14.7/ISE_DS/EDK/data/fpga_impl/observe_par.pl -error yes implementation/system.par
Analyzing implementation/system.par
"*********************************************"
"Running Bitgen.."
"*********************************************"
cd implementation & bitgen -w -f bitgen.ut system & cd ..
Release 14.7 - Bitgen P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <C:/Xilinx/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <C:/Xilinx/14.7/ISE_DS/ISE/zynq/data/zynq.acd>
Loading device for application Rf_Device from file '7z020.nph' in environment
C:\Xilinx\14.7\ISE_DS\ISE\;C:\Xilinx\14.7\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc7z020, package clg484, speed -1
Opened constraints file system.pcf.

Tue May 02 15:21:53 2017

Running DRC.
WARNING:PhysDesignRules:367 - The signal
   <axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slo
   t[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_ins
   t/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfif
   o.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMD_D1_O> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slo
   t[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_ins
   t/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/
   grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTC
   H_QUEUE_I/GEN_S2MM.I_CH2_FTCH_FIFO_NEW/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xs
   t_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM14_
   RAMD_D1_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTC
   H_QUEUE_I/GEN_MM2S.I_CH1_FTCH_FIFO_NEW/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xs
   t_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM13_
   RAMD_D1_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTC
   H_QUEUE_I/GEN_MM2S.I_CH1_FTCH_FIFO_NEW/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xs
   t_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM14_
   RAMD_D1_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTC
   H_QUEUE_I/GEN_S2MM.I_CH2_FTCH_FIFO_NEW/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xs
   t_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM13_
   RAMD_D1_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTC
   H_QUEUE_I/GEN_S2MM.I_CH2_FTCH_FIFO_NEW/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xs
   t_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM15_
   RAMD_D1_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTC
   H_QUEUE_I/GEN_MM2S.I_CH1_FTCH_FIFO_NEW/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xs
   t_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM15_
   RAMD_D1_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTC
   H_QUEUE_I/GEN_MM2S.I_CH1_FTCH_FIFO_NEW/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xs
   t_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM12_
   RAMD_D1_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTC
   H_QUEUE_I/GEN_S2MM.I_CH2_FTCH_FIFO_NEW/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xs
   t_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM12_
   RAMD_D1_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <axi_dma_0/axi_dma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_
   ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/S6.I_SYNC_FIFOGEN_FIFO/V6_S6_AND_LA
   TER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_f
   ifo.mem/gdm.dm/Mram_RAM1_RAMD_D1_O> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTC
   H_QUEUE_I/GEN_MM2S.I_CH1_FTCH_FIFO_NEW/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xs
   t_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM11_
   RAMA_D1_DPO> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTC
   H_QUEUE_I/GEN_MM2S.I_CH1_FTCH_FIFO_NEW/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xs
   t_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM11_
   RAMB_D1_DPO> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTC
   H_QUEUE_I/GEN_MM2S.I_CH1_FTCH_FIFO_NEW/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xs
   t_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM11_
   RAMD_D1_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTC
   H_QUEUE_I/GEN_S2MM.I_CH2_FTCH_FIFO_NEW/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xs
   t_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM11_
   RAMA_D1_DPO> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTC
   H_QUEUE_I/GEN_S2MM.I_CH2_FTCH_FIFO_NEW/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xs
   t_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM11_
   RAMB_D1_DPO> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTC
   H_QUEUE_I/GEN_S2MM.I_CH2_FTCH_FIFO_NEW/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xs
   t_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM11_
   RAMD_D1_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/data_concat_6
   1> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/data_concat_6
   3> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/data_concat_5
   5> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTC
   H_QUEUE_I/GEN_S2MM.I_CH2_FTCH_FIFO_NEW/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xs
   t_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3_R
   AMD_D1_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTC
   H_QUEUE_I/GEN_MM2S.I_CH1_FTCH_FIFO_NEW/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xs
   t_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3_R
   AMD_D1_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTC
   H_QUEUE_I/GEN_S2MM.I_CH2_FTCH_FIFO_NEW/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xs
   t_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM6_R
   AMD_D1_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTC
   H_QUEUE_I/GEN_MM2S.I_CH1_FTCH_FIFO_NEW/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xs
   t_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM6_R
   AMD_D1_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/data_concat_5
   7> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTC
   H_QUEUE_I/GEN_S2MM.I_CH2_FTCH_FIFO_NEW/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xs
   t_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM5_R
   AMD_D1_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTC
   H_QUEUE_I/GEN_S2MM.I_CH2_FTCH_FIFO_NEW/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xs
   t_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM4_R
   AMD_D1_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTC
   H_QUEUE_I/GEN_MM2S.I_CH1_FTCH_FIFO_NEW/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xs
   t_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM4_R
   AMD_D1_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTC
   H_QUEUE_I/GEN_MM2S.I_CH1_FTCH_FIFO_NEW/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xs
   t_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM5_R
   AMD_D1_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTC
   H_QUEUE_I/GEN_S2MM.I_CH2_FTCH_FIFO_NEW/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xs
   t_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM9_R
   AMD_D1_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTC
   H_QUEUE_I/GEN_MM2S.I_CH1_FTCH_FIFO_NEW/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xs
   t_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM9_R
   AMD_D1_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTC
   H_QUEUE_I/GEN_MM2S.I_CH1_FTCH_FIFO_NEW/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xs
   t_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM8_R
   AMD_D1_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTC
   H_QUEUE_I/GEN_MM2S.I_CH1_FTCH_FIFO_NEW/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xs
   t_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM10_
   RAMB_D1_DPO> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTC
   H_QUEUE_I/GEN_MM2S.I_CH1_FTCH_FIFO_NEW/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xs
   t_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM10_
   RAMD_D1_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTC
   H_QUEUE_I/GEN_S2MM.I_CH2_FTCH_FIFO_NEW/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xs
   t_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM10_
   RAMB_D1_DPO> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTC
   H_QUEUE_I/GEN_S2MM.I_CH2_FTCH_FIFO_NEW/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xs
   t_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM10_
   RAMC_D1_DPO> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTC
   H_QUEUE_I/GEN_S2MM.I_CH2_FTCH_FIFO_NEW/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xs
   t_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM10_
   RAMD_D1_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTC
   H_QUEUE_I/GEN_S2MM.I_CH2_FTCH_FIFO_NEW/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xs
   t_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_R
   AMD_D1_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTC
   H_QUEUE_I/GEN_MM2S.I_CH1_FTCH_FIFO_NEW/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xs
   t_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM7_R
   AMD_D1_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTC
   H_QUEUE_I/GEN_MM2S.I_CH1_FTCH_FIFO_NEW/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xs
   t_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_R
   AMD_D1_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTC
   H_QUEUE_I/GEN_S2MM.I_CH2_FTCH_FIFO_NEW/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xs
   t_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM8_R
   AMD_D1_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTC
   H_QUEUE_I/GEN_S2MM.I_CH2_FTCH_FIFO_NEW/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xs
   t_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_R
   AMD_D1_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTC
   H_QUEUE_I/GEN_MM2S.I_CH1_FTCH_FIFO_NEW/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xs
   t_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_R
   AMD_D1_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTC
   H_QUEUE_I/GEN_S2MM.I_CH2_FTCH_FIFO_NEW/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xs
   t_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM7_R
   AMD_D1_O> is incomplete. The signal does not drive any load pins in the
   design.
DRC detected 0 errors and 44 warnings.  Please see the previously displayed
individual error or warning messages for more details.
INFO:Security:51 - The XILINXD_LICENSE_FILE environment variable is not set.
INFO:Security:52 - The LM_LICENSE_FILE environment variable is set to
'1717@io.ece.iastate.edu;27008@io.ece.iastate.edu;
27006@io.ece.iastate.edu;27003@io.ece.iastate.edu'.
INFO:Security:54 - 'xc7z020' is a WebPack part.
WARNING:Security:43 - No license file was found in the standard Xilinx license
directory.
WARNING:Security:44 - Since no license file was found,
       please run the Xilinx License Configuration Manager
       (xlcm or "Manage Xilinx Licenses")
       to assist in obtaining a license.
WARNING:Security:42 - Your software subscription period has lapsed. Your current
version of Xilinx tools will continue to function, but you no longer qualify for
Xilinx software updates or new releases.

Creating bit map...
Saving bit stream in "system.bit".
Bitstream generation is complete.
Done!

********************************************************************************
At Local date and time: Tue May 02 15:22:25 2017
 xsdk.exe -hwspec \\my.files.iastate.edu\users\mdavies\Cpre488\conware\xps\system\SDK\SDK_Export\hw\system.xml started...
Xilinx Software Development Kit
Xilinx EDK 14.7 Build EDK_P.20131013
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
Done!

********************************************************************************
At Local date and time: Tue May 02 18:52:00 2017
 make -f system.make exporttosdk started...
IF NOT EXIST "SDK\SDK_Export\hw" @mkdir "SDK\SDK_Export\hw"
pscgen -mhs system.mhs -expdir SDK\SDK_Export\hw
Generating ps7_init code for Si version 1.... 
Generating ps7_init code for Si version 2.... 
Generating ps7_init code for Si version 3.... 
psf2Edward -inp system.xmp -flat_zynq -dont_run_checkhwsys -dont_add_loginfo -make_inst_lower -edwver 1.2 -xml SDK\SDK_Export\hw/system.xml 
Release 14.7 - psf2Edward EDK_P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Qt: Untested Windows version 6.2 detected!
WARNING:EDK:2486 - The bitwidth 52 of new value 0xc00000000fe81 is greater than
   32
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: C_INTERCONNECT_M_AXI_BASE_ID -
   Failure in evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\EDK\data\coremodel\axi\data\tools_axi_v1_01_a.txt line
   19 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY:
   C_INTERCONNECT_M_AXI_IS_ACLK_ASYNC - Failure in evaluting ISVALID expresion
   "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\EDK\data\coremodel\axi\data\tools_axi_v1_01_a.txt line
   20 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: C_INTERCONNECT_M_AXI_ACLK_RATIO
   - Failure in evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\EDK\data\coremodel\axi\data\tools_axi_v1_01_a.txt line
   21 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY:
   C_INTERCONNECT_M_AXI_ARB_PRIORITY - Failure in evaluting ISVALID expresion
   "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\EDK\data\coremodel\axi\data\tools_axi_v1_01_a.txt line
   22 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: C_INTERCONNECT_M_AXI_AW_REGISTER
   - Failure in evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\EDK\data\coremodel\axi\data\tools_axi_v1_01_a.txt line
   23 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: C_INTERCONNECT_M_AXI_AR_REGISTER
   - Failure in evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\EDK\data\coremodel\axi\data\tools_axi_v1_01_a.txt line
   24 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: C_INTERCONNECT_M_AXI_W_REGISTER
   - Failure in evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\EDK\data\coremodel\axi\data\tools_axi_v1_01_a.txt line
   25 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: C_INTERCONNECT_M_AXI_R_REGISTER
   - Failure in evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\EDK\data\coremodel\axi\data\tools_axi_v1_01_a.txt line
   26 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: C_INTERCONNECT_M_AXI_B_REGISTER
   - Failure in evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\EDK\data\coremodel\axi\data\tools_axi_v1_01_a.txt line
   27 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY:
   C_INTERCONNECT_M_AXI_WRITE_FIFO_DEPTH - Failure in evaluting ISVALID
   expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\EDK\data\coremodel\axi\data\tools_axi_v1_01_a.txt line
   28 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY:
   C_INTERCONNECT_M_AXI_READ_FIFO_DEPTH - Failure in evaluting ISVALID expresion
   "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\EDK\data\coremodel\axi\data\tools_axi_v1_01_a.txt line
   29 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY:
   C_INTERCONNECT_M_AXI_WRITE_ISSUING - Failure in evaluting ISVALID expresion
   "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\EDK\data\coremodel\axi\data\tools_axi_v1_01_a.txt line
   30 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY:
   C_INTERCONNECT_M_AXI_READ_ISSUING - Failure in evaluting ISVALID expresion
   "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\EDK\data\coremodel\axi\data\tools_axi_v1_01_a.txt line
   31 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ACLK - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 119 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARESETN - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 120 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_AWID - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 121 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_AWADDR - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 122 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_AWLEN - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 123 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_AWSIZE - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 124 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_AWBURST - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 125 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_AWCACHE - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 126 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_AWPROT - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 127 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_AWLOCK - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 128 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_AWVALID - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 129 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_AWREADY - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 130 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_WDATA - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 131 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_WSTRB - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 132 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_WLAST - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 133 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_WVALID - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 134 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_WREADY - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 135 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_BID - Failure in evaluting
   ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 136 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_BRESP - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 137 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_BVALID - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 138 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_BREADY - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 139 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARID - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 140 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARADDR - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 141 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARLEN - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 142 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARSIZE - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 143 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARBURST - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 144 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARCACHE - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 145 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARPROT - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 146 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARLOCK - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 147 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARVALID - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 148 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARREADY - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 149 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_RID - Failure in evaluting
   ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 150 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_RDATA - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 151 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_RRESP - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 152 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_RLAST - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 153 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_RVALID - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 154 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_RREADY - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 155 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI - Failure in evaluting
   ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 73 
WARNING:EDK:4131 - IPNAME: ps7_qspi_0, PROPERTY: SCK_I - Failure in evaluting
   ISVALID expresion "(C_USE_STARTUP==0)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_qspi_v1_00
   _a\data\ps7_qspi_v2_1_0.mpd line 102 
WARNING:EDK:4131 - IPNAME: ps7_qspi_0, PROPERTY: SCK_O - Failure in evaluting
   ISVALID expresion "(C_USE_STARTUP==0)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_qspi_v1_00
   _a\data\ps7_qspi_v2_1_0.mpd line 103 
WARNING:EDK:4131 - IPNAME: ps7_qspi_0, PROPERTY: SCK_T - Failure in evaluting
   ISVALID expresion "(C_USE_STARTUP==0)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_qspi_v1_00
   _a\data\ps7_qspi_v2_1_0.mpd line 104 
WARNING:EDK:4131 - IPNAME: ps7_qspi_0, PROPERTY: SCK - Failure in evaluting
   ISVALID expresion "(C_USE_STARTUP==0)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_qspi_v1_00
   _a\data\ps7_qspi_v2_1_0.mpd line 122 

Overriding IP level properties ...

Computing clock values...

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor ps7_cortexa9_0
  (0000000000-0x0002ffff) ps7_ram_0	ps7_axi_interconnect_0
  (0x00100000-0x1fffffff) ps7_ddr_0	ps7_axi_interconnect_0
  (0x40400000-0x4040ffff) axi_dma_0	ps7_axi_interconnect_0->axi4lite_0
  (0x41200000-0x4120ffff) SWs_8Bits	ps7_axi_interconnect_0->axi4lite_0
  (0x41240000-0x4124ffff) BTNs_5Bits	ps7_axi_interconnect_0->axi4lite_0
  (0xe0001000-0xe0001fff) ps7_uart_1	ps7_axi_interconnect_0
  (0xe0002000-0xe0002fff) ps7_usb_0	ps7_axi_interconnect_0
  (0xe000a000-0xe000afff) ps7_gpio_0	ps7_axi_interconnect_0
  (0xe000b000-0xe000bfff) ps7_ethernet_0	ps7_axi_interconnect_0
  (0xe000d000-0xe000dfff) ps7_qspi_0	ps7_axi_interconnect_0
  (0xe0100000-0xe0100fff) ps7_sd_0	ps7_axi_interconnect_0
  (0xe0200000-0xe0200fff) ps7_iop_bus_config_0	ps7_axi_interconnect_0
  (0xf8000000-0xf8000fff) ps7_slcr_0	ps7_axi_interconnect_0
  (0xf8001000-0xf8001fff) ps7_ttc_0	ps7_axi_interconnect_0
  (0xf8003000-0xf8003fff) ps7_dma_s	ps7_axi_interconnect_0
  (0xf8004000-0xf8004fff) ps7_dma_ns	ps7_axi_interconnect_0
  (0xf8006000-0xf8006fff) ps7_ddrc_0	ps7_axi_interconnect_0
  (0xf8007000-0xf80070ff) ps7_dev_cfg_0	ps7_axi_interconnect_0
  (0xf8007100-0xf8007120) ps7_xadc_0	ps7_axi_interconnect_0
  (0xf8008000-0xf8008fff) ps7_afi_0	ps7_axi_interconnect_0
  (0xf8009000-0xf8009fff) ps7_afi_1	ps7_axi_interconnect_0
  (0xf800a000-0xf800afff) ps7_afi_2	ps7_axi_interconnect_0
  (0xf800b000-0xf800bfff) ps7_afi_3	ps7_axi_interconnect_0
  (0xf800c000-0xf800cfff) ps7_ocmc_0	ps7_axi_interconnect_0
  (0xf8800000-0xf88fffff) ps7_coresight_comp_0	ps7_axi_interconnect_0
  (0xf8900000-0xf89fffff) ps7_gpv_0	ps7_axi_interconnect_0
  (0xf8f00000-0xf8f000fc) ps7_scuc_0	ps7_axi_interconnect_0
  (0xf8f00100-0xf8f001ff) ps7_scugic_0	ps7_axi_interconnect_0
  (0xf8f00200-0xf8f002ff) ps7_globaltimer_0	ps7_axi_interconnect_0
  (0xf8f00600-0xf8f0061f) ps7_scutimer_0	ps7_axi_interconnect_0
  (0xf8f00620-0xf8f006ff) ps7_scuwdt_0	ps7_axi_interconnect_0
  (0xf8f01000-0xf8f01fff) ps7_intc_dist_0	ps7_axi_interconnect_0
  (0xf8f02000-0xf8f02fff) ps7_l2cachec_0	ps7_axi_interconnect_0
  (0xfc000000-0xfcffffff) ps7_qspi_linear_0	ps7_axi_interconnect_0
  (0xffff0000-0xfffffdff) ps7_ram_1	ps7_axi_interconnect_0
Address Map for Processor ps7_cortexa9_1
  (0000000000-0x0002ffff) ps7_ram_0	ps7_axi_interconnect_0
  (0x00100000-0x1fffffff) ps7_ddr_0	ps7_axi_interconnect_0
  (0x40400000-0x4040ffff) axi_dma_0	ps7_axi_interconnect_0->axi4lite_0
  (0x41200000-0x4120ffff) SWs_8Bits	ps7_axi_interconnect_0->axi4lite_0
  (0x41240000-0x4124ffff) BTNs_5Bits	ps7_axi_interconnect_0->axi4lite_0
  (0xe0001000-0xe0001fff) ps7_uart_1	ps7_axi_interconnect_0
  (0xe0002000-0xe0002fff) ps7_usb_0	ps7_axi_interconnect_0
  (0xe000a000-0xe000afff) ps7_gpio_0	ps7_axi_interconnect_0
  (0xe000b000-0xe000bfff) ps7_ethernet_0	ps7_axi_interconnect_0
  (0xe000d000-0xe000dfff) ps7_qspi_0	ps7_axi_interconnect_0
  (0xe0100000-0xe0100fff) ps7_sd_0	ps7_axi_interconnect_0
  (0xe0200000-0xe0200fff) ps7_iop_bus_config_0	ps7_axi_interconnect_0
  (0xf8000000-0xf8000fff) ps7_slcr_0	ps7_axi_interconnect_0
  (0xf8001000-0xf8001fff) ps7_ttc_0	ps7_axi_interconnect_0
  (0xf8003000-0xf8003fff) ps7_dma_s	ps7_axi_interconnect_0
  (0xf8004000-0xf8004fff) ps7_dma_ns	ps7_axi_interconnect_0
  (0xf8006000-0xf8006fff) ps7_ddrc_0	ps7_axi_interconnect_0
  (0xf8007000-0xf80070ff) ps7_dev_cfg_0	ps7_axi_interconnect_0
  (0xf8007100-0xf8007120) ps7_xadc_0	ps7_axi_interconnect_0
  (0xf8008000-0xf8008fff) ps7_afi_0	ps7_axi_interconnect_0
  (0xf8009000-0xf8009fff) ps7_afi_1	ps7_axi_interconnect_0
  (0xf800a000-0xf800afff) ps7_afi_2	ps7_axi_interconnect_0
  (0xf800b000-0xf800bfff) ps7_afi_3	ps7_axi_interconnect_0
  (0xf800c000-0xf800cfff) ps7_ocmc_0	ps7_axi_interconnect_0
  (0xf8800000-0xf88fffff) ps7_coresight_comp_0	ps7_axi_interconnect_0
  (0xf8900000-0xf89fffff) ps7_gpv_0	ps7_axi_interconnect_0
  (0xf8f00000-0xf8f000fc) ps7_scuc_0	ps7_axi_interconnect_0
  (0xf8f00100-0xf8f001ff) ps7_scugic_0	ps7_axi_interconnect_0
  (0xf8f00200-0xf8f002ff) ps7_globaltimer_0	ps7_axi_interconnect_0
  (0xf8f00600-0xf8f0061f) ps7_scutimer_0	ps7_axi_interconnect_0
  (0xf8f00620-0xf8f006ff) ps7_scuwdt_0	ps7_axi_interconnect_0
  (0xf8f01000-0xf8f01fff) ps7_intc_dist_0	ps7_axi_interconnect_0
  (0xf8f02000-0xf8f02fff) ps7_l2cachec_0	ps7_axi_interconnect_0
  (0xfc000000-0xfcffffff) ps7_qspi_linear_0	ps7_axi_interconnect_0
  (0xffff0000-0xfffffdff) ps7_ram_1	ps7_axi_interconnect_0

Checking platform address map ...
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: C_INTERCONNECT_M_AXI_BASE_ID -
   Failure in evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\EDK\data\coremodel\axi\data\tools_axi_v1_01_a.txt line
   19 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY:
   C_INTERCONNECT_M_AXI_IS_ACLK_ASYNC - Failure in evaluting ISVALID expresion
   "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\EDK\data\coremodel\axi\data\tools_axi_v1_01_a.txt line
   20 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: C_INTERCONNECT_M_AXI_ACLK_RATIO
   - Failure in evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\EDK\data\coremodel\axi\data\tools_axi_v1_01_a.txt line
   21 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY:
   C_INTERCONNECT_M_AXI_ARB_PRIORITY - Failure in evaluting ISVALID expresion
   "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\EDK\data\coremodel\axi\data\tools_axi_v1_01_a.txt line
   22 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: C_INTERCONNECT_M_AXI_AW_REGISTER
   - Failure in evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\EDK\data\coremodel\axi\data\tools_axi_v1_01_a.txt line
   23 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: C_INTERCONNECT_M_AXI_AR_REGISTER
   - Failure in evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\EDK\data\coremodel\axi\data\tools_axi_v1_01_a.txt line
   24 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: C_INTERCONNECT_M_AXI_W_REGISTER
   - Failure in evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\EDK\data\coremodel\axi\data\tools_axi_v1_01_a.txt line
   25 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: C_INTERCONNECT_M_AXI_R_REGISTER
   - Failure in evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\EDK\data\coremodel\axi\data\tools_axi_v1_01_a.txt line
   26 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: C_INTERCONNECT_M_AXI_B_REGISTER
   - Failure in evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\EDK\data\coremodel\axi\data\tools_axi_v1_01_a.txt line
   27 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY:
   C_INTERCONNECT_M_AXI_WRITE_FIFO_DEPTH - Failure in evaluting ISVALID
   expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\EDK\data\coremodel\axi\data\tools_axi_v1_01_a.txt line
   28 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY:
   C_INTERCONNECT_M_AXI_READ_FIFO_DEPTH - Failure in evaluting ISVALID expresion
   "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\EDK\data\coremodel\axi\data\tools_axi_v1_01_a.txt line
   29 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY:
   C_INTERCONNECT_M_AXI_WRITE_ISSUING - Failure in evaluting ISVALID expresion
   "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\EDK\data\coremodel\axi\data\tools_axi_v1_01_a.txt line
   30 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY:
   C_INTERCONNECT_M_AXI_READ_ISSUING - Failure in evaluting ISVALID expresion
   "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\EDK\data\coremodel\axi\data\tools_axi_v1_01_a.txt line
   31 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ACLK - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 119 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARESETN - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 120 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_AWID - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 121 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_AWADDR - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 122 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_AWLEN - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 123 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_AWSIZE - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 124 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_AWBURST - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 125 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_AWCACHE - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 126 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_AWPROT - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 127 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_AWLOCK - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 128 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_AWVALID - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 129 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_AWREADY - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 130 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_WDATA - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 131 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_WSTRB - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 132 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_WLAST - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 133 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_WVALID - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 134 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_WREADY - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 135 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_BID - Failure in evaluting
   ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 136 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_BRESP - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 137 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_BVALID - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 138 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_BREADY - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 139 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARID - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 140 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARADDR - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 141 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARLEN - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 142 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARSIZE - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 143 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARBURST - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 144 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARCACHE - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 145 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARPROT - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 146 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARLOCK - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 147 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARVALID - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 148 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARREADY - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 149 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_RID - Failure in evaluting
   ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 150 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_RDATA - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 151 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_RRESP - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 152 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_RLAST - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 153 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_RVALID - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 154 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_RREADY - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 155 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI - Failure in evaluting
   ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 73 
WARNING:EDK:4131 - IPNAME: ps7_qspi_0, PROPERTY: SCK_I - Failure in evaluting
   ISVALID expresion "(C_USE_STARTUP==0)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_qspi_v1_00
   _a\data\ps7_qspi_v2_1_0.mpd line 102 
WARNING:EDK:4131 - IPNAME: ps7_qspi_0, PROPERTY: SCK_O - Failure in evaluting
   ISVALID expresion "(C_USE_STARTUP==0)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_qspi_v1_00
   _a\data\ps7_qspi_v2_1_0.mpd line 103 
WARNING:EDK:4131 - IPNAME: ps7_qspi_0, PROPERTY: SCK_T - Failure in evaluting
   ISVALID expresion "(C_USE_STARTUP==0)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_qspi_v1_00
   _a\data\ps7_qspi_v2_1_0.mpd line 104 
WARNING:EDK:4131 - IPNAME: ps7_qspi_0, PROPERTY: SCK - Failure in evaluting
   ISVALID expresion "(C_USE_STARTUP==0)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_qspi_v1_00
   _a\data\ps7_qspi_v2_1_0.mpd line 122 
Conversion to XML complete.
xdsgen -inp system.xmp -report SDK\SDK_Export\hw/system.html  -make_docs_local
Qt: Untested Windows version 6.2 detected!
Release 14.7 - xdsgen EDK_P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_interconnect;v=v1_06_a;d=ds768
   _axi_interconnect.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_gpio;v=v1_01_b;d=ds744_axi_gpi
   o.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_gpio;v=v1_01_b;d=ds744_axi_gpi
   o.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_dma;v=v6_03_a;d=pg021_axi_dma.
   pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_interconnect;v=v1_06_a;d=ds768
   _axi_interconnect.pdf
Generated Block Diagram.
Rasterizing axi4lite_0.jpg.....
Rasterizing SWs_8Bits.jpg.....
Rasterizing BTNs_5Bits.jpg.....
Rasterizing processing_system7_0.jpg.....
Rasterizing axi_dma_0.jpg.....
Rasterizing axi_interconnect_1.jpg.....
Rasterizing conware_0.jpg.....
Rasterizing system_blkd.jpg.....
Report generated.
Report generation completed.
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc7z020clg484-1 -lang vhdl -intstyle default    -msg __xps/ise/xmsgprops.lst system.mhs

Release 14.7 - platgen Xilinx EDK 14.7 Build EDK_P.20131013
 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc7z020clg484-1 -lang vhdl -intstyle default -msg
__xps/ise/xmsgprops.lst system.mhs 

WARNING:EDK - INFO:Security:51 - The XILINXD_LICENSE_FILE environment variable
   is not set.
   INFO:Security:52 - The LM_LICENSE_FILE environment variable is set to
   '1717@io.ece.iastate.edu;27008@io.ece.iastate.edu;
   27006@io.ece.iastate.edu;27003@io.ece.iastate.edu'.
   INFO:Security:71 - If a license for part 'xc7z020' is available, it will be
   possible to use 'XPS_TDP' instead of 'XPS'.
   WARNING:Security:43 - No license file was found in the standard Xilinx
   license directory.
   WARNING:Security:44 - Since no license file was found,
          please run the Xilinx License Configuration Manager
          (xlcm or "Manage Xilinx Licenses")
          to assist in obtaining a license.
   WARNING:Security:42 - Your software subscription period has lapsed. Your
   current version of Xilinx tools will continue to function, but you no longer
   qualify for Xilinx software updates or new releases.


Parse U:/Cpre488/conware/xps/system/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 300 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 304 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 308 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 312 
INFO:EDK:4130 - IPNAME: axi_dma, INSTANCE:axi_dma_0 - tcl is overriding
   PARAMETER C_M_AXIS_MM2S_PROTOCOL value to GENERIC -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_dma_v6_03_a\data
   \axi_dma_v2_1_0.mpd line 150 
INFO:EDK:4130 - IPNAME: axi_dma, INSTANCE:axi_dma_0 - tcl is overriding
   PARAMETER C_S_AXIS_S2MM_PROTOCOL value to GENERIC -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_dma_v6_03_a\data
   \axi_dma_v2_1_0.mpd line 151 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock
   'processing_system7_0_PS_CLK' is not specified. Clock DRCs will not be
   performed for IPs connected to that clock port, unless they are connected
   through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
  (0x40400000-0x4040ffff) axi_dma_0	axi4lite_0
  (0x41200000-0x4120ffff) SWs_8Bits	axi4lite_0
  (0x41240000-0x4124ffff) BTNs_5Bits	axi4lite_0

Checking platform address map ...

Checking platform configuration ...
IPNAME: axi_interconnect, INSTANCE: axi4lite_0 - 1 master(s) : 3 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi_interconnect_1 - 3 master(s) : 1
slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: conware_0_buffer_pin, CONNECTOR: buffer - No driver
   found. Port will be driven to GND - U:\Cpre488\conware\xps\system\system.mhs
   line 37 
WARNING:EDK:4180 - PORT: s_axis_s2mm_tuser, CONNECTOR: conware_0_M_AXIS_TUSER -
   No driver found. Port will be driven to GND -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_dma_v6_03_a\data
   \axi_dma_v2_1_0.mpd line 259 
WARNING:EDK:4180 - PORT: s_axis_s2mm_tid, CONNECTOR: conware_0_M_AXIS_TID - No
   driver found. Port will be driven to GND -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_dma_v6_03_a\data
   \axi_dma_v2_1_0.mpd line 260 
WARNING:EDK:4180 - PORT: s_axis_s2mm_tdest, CONNECTOR: conware_0_M_AXIS_TDEST -
   No driver found. Port will be driven to GND -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_dma_v6_03_a\data
   \axi_dma_v2_1_0.mpd line 261 
WARNING:EDK:4181 - PORT: mm2s_prmry_reset_out_n, CONNECTOR: RESET_OUT_N -
   floating connection -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_dma_v6_03_a\data
   \axi_dma_v2_1_0.mpd line 221 
WARNING:EDK:4181 - PORT: mm2s_cntrl_reset_out_n, CONNECTOR: RESET_OUT_N -
   floating connection -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_dma_v6_03_a\data
   \axi_dma_v2_1_0.mpd line 230 
WARNING:EDK:4181 - PORT: s2mm_prmry_reset_out_n, CONNECTOR: RESET_OUT_N -
   floating connection -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_dma_v6_03_a\data
   \axi_dma_v2_1_0.mpd line 253 
WARNING:EDK:4181 - PORT: s2mm_sts_reset_out_n, CONNECTOR: RESET_OUT_N - floating
   connection -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_dma_v6_03_a\data
   \axi_dma_v2_1_0.mpd line 262 
WARNING:EDK:4181 - PORT: m_axis_mm2s_tkeep, CONNECTOR:
   axi_dma_0_M_AXIS_MM2S_TKEEP - floating connection -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_dma_v6_03_a\data
   \axi_dma_v2_1_0.mpd line 223 
WARNING:EDK:4181 - PORT: m_axis_mm2s_tuser, CONNECTOR:
   axi_dma_0_M_AXIS_MM2S_TUSER - floating connection -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_dma_v6_03_a\data
   \axi_dma_v2_1_0.mpd line 227 
WARNING:EDK:4181 - PORT: m_axis_mm2s_tid, CONNECTOR: axi_dma_0_M_AXIS_MM2S_TID -
   floating connection -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_dma_v6_03_a\data
   \axi_dma_v2_1_0.mpd line 228 
WARNING:EDK:4181 - PORT: m_axis_mm2s_tdest, CONNECTOR:
   axi_dma_0_M_AXIS_MM2S_TDEST - floating connection -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_dma_v6_03_a\data
   \axi_dma_v2_1_0.mpd line 229 
WARNING:EDK:4181 - PORT: M_AXIS_TSTRB, CONNECTOR: conware_0_M_AXIS_TSTRB -
   floating connection -
   U:\Cpre488\conware\xps\system\pcores\conware_v1_00_a\data\conware_v2_1_0.mpd
   line 40 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi4lite_0.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is
   overriding PARAMETER C_RANGE_CHECK value to 1 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 149 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_FCLK_CLK1_BUF value to FALSE -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 351 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_FCLK_CLK2_BUF value to FALSE -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 352 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_FCLK_CLK3_BUF value to FALSE -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 353 

INFO: Setting C_RANGE_CHECK = OFF for axi_interconnect axi_interconnect_1; no
DECERR checking will be performed.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_RANGE_CHECK value to 0 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 149 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...
ZynqConfig: Terminated for tcl mode

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
ZynqConfig: Terminated for tcl mode

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: No asynchronous clock conversions in axi_interconnect axi4lite_0.
ZynqConfig: Terminated for tcl mode
INFO: No asynchronous clock conversions in axi_interconnect axi_interconnect_1.

Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:axi_interconnect INSTANCE:axi4lite_0 -
U:\Cpre488\conware\xps\system\system.mhs line 46 - Copying cache implementation
netlist
IPNAME:axi_gpio INSTANCE:sws_8bits - U:\Cpre488\conware\xps\system\system.mhs
line 54 - Copying cache implementation netlist
IPNAME:axi_gpio INSTANCE:btns_5bits - U:\Cpre488\conware\xps\system\system.mhs
line 68 - Copying cache implementation netlist
IPNAME:processing_system7 INSTANCE:processing_system7_0 -
U:\Cpre488\conware\xps\system\system.mhs line 82 - Copying cache implementation
netlist
IPNAME:axi_dma INSTANCE:axi_dma_0 - U:\Cpre488\conware\xps\system\system.mhs
line 174 - Copying cache implementation netlist
IPNAME:axi_interconnect INSTANCE:axi_interconnect_1 -
U:\Cpre488\conware\xps\system\system.mhs line 200 - Copying cache implementation
netlist
IPNAME:conware INSTANCE:conware_0 - U:\Cpre488\conware\xps\system\system.mhs
line 208 - Copying cache implementation netlist

Elaborating instances ...

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 0.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 

Running NGCBUILD ...
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...

Total run time: 14.00 seconds
"Running synthesis..."
cd synthesis & synthesis.cmd
"xst -ifn "system_xst.scr" -intstyle silent"
"Running XST synthesis ..."
PMSPEC -- Overriding Xilinx file <C:/Xilinx/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <C:/Xilinx/14.7/ISE_DS/ISE/zynq/data/zynq.acd>
"XST completed"
"*********************************************"
"Running Xilinx Implementation tools.."
"*********************************************"
xflow -wd implementation -p xc7z020clg484-1 -implement xflow.opt system.ngc
Release 14.7 - Xflow P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc7z020clg484-1 -implement xflow.opt system.ngc 
 
PMSPEC -- Overriding Xilinx file <C:/Xilinx/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <C:/Xilinx/14.7/ISE_DS/ISE/zynq/data/zynq.acd>

Using Flow File: U:/Cpre488/conware/xps/system/implementation/fpga.flw 
Using Option File(s): 
 U:/Cpre488/conware/xps/system/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc7z020clg484-1 -nt timestamp -bm system.bmm
"U:/Cpre488/conware/xps/system/implementation/system.ngc" -uc system.ucf
system.ngd 
#----------------------------------------------#
Release 14.7 - ngdbuild P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <C:/Xilinx/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <C:/Xilinx/14.7/ISE_DS/ISE/zynq/data/zynq.acd>

Command Line: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\ngdbuild.exe -p
xc7z020clg484-1 -nt timestamp -bm system.bmm
U:/Cpre488/conware/xps/system/implementation/system.ngc -uc system.ucf
system.ngd

Reading NGO file "U:/Cpre488/conware/xps/system/implementation/system.ngc" ...
Loading design module
"U:/Cpre488/conware/xps/system/implementation/system_processing_system7_0_wrappe
r.ngc"...
Loading design module
"U:/Cpre488/conware/xps/system/implementation/system_axi4lite_0_wrapper.ngc"...
Loading design module
"U:/Cpre488/conware/xps/system/implementation/system_axi_interconnect_1_wrapper.
ngc"...
Loading design module
"U:/Cpre488/conware/xps/system/implementation/system_sws_8bits_wrapper.ngc"...
Loading design module
"U:/Cpre488/conware/xps/system/implementation/system_btns_5bits_wrapper.ngc"...
Loading design module
"U:/Cpre488/conware/xps/system/implementation/system_axi_dma_0_wrapper.ngc"...
Loading design module
"U:/Cpre488/conware/xps/system/implementation/system_conware_0_wrapper.ngc"...
Applying constraints in
"U:/Cpre488/conware/xps/system/implementation/system_processing_system7_0_wrappe
r.ncf" to module "processing_system7_0"...
Checking Constraint Associations...
Applying constraints in
"U:/Cpre488/conware/xps/system/implementation/system_axi4lite_0_wrapper.ncf" to
module "axi4lite_0"...
Checking Constraint Associations...
Applying constraints in
"U:/Cpre488/conware/xps/system/implementation/system_axi_interconnect_1_wrapper.
ncf" to module "axi_interconnect_1"...
Checking Constraint Associations...
Applying constraints in
"U:/Cpre488/conware/xps/system/implementation/system_axi_dma_0_wrapper.ncf" to
module "axi_dma_0"...
Checking Constraint Associations...
Gathering constraint information from source properties...
Done.
INFO:NgdBuild:649 - Removing redundant 'IBUF' symbol
   'processing_system7_0_PS_PORB_IBUF'.  All constraints associated with this
   symbol will be ignored.
INFO:NgdBuild:649 - Removing redundant 'IBUF' symbol
   'processing_system7_0_PS_CLK_IBUF'.  All constraints associated with this
   symbol will be ignored.
INFO:NgdBuild:649 - Removing redundant 'IBUF' symbol
   'processing_system7_0_PS_SRSTB_IBUF'.  All constraints associated with this
   symbol will be ignored.

Annotating constraints to design from ucf file "system.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_interconnect_1/axi_interconnect_1\/si_converter_b
   ank\/gen_conv_slot[0].clock_conv_inst\/interconnect_aresetn_resync<2>_inv1_IN
   V_0 TNM = FFS:axi_interconnect_1_reset...>: No instances of type FFS were
   found under block
   "axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<2>_inv1_INV_0" (type=INV).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi4lite_0/axi4lite_0\/si_converter_bank\/gen_conv_sl
   ot[0].clock_conv_inst\/interconnect_aresetn_resync<2>_inv1_INV_0 TNM =
   FFS:axi4lite_0_reset_resync>: No instances of type FFS were found under block
   "axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<2>_inv1_INV_0" (type=INV).

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "processing_system7_0_PS_PORB_IBUF" LOC = B5>' could not be found and
   so the Locate constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "processing_system7_0_PS_CLK_IBUF" LOC = F7>' could not be found and so
   the Locate constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "processing_system7_0_PS_SRSTB_IBUF" LOC = C9>' could not be found and
   so the Locate constraint will be removed.

WARNING:ConstraintSystem:58 - Constraint <TIMEGRP axi4lite_0_reset_source = FFS
   PADS CPUS;>: CPUS "*" does not match any design objects.

WARNING:ConstraintSystem:58 - Constraint <TIMEGRP
   axi_interconnect_1_reset_source = FFS PADS CPUS;>: CPUS "*" does not match
   any design objects.

WARNING:ConstraintSystem:194 - The TNM 'axi_interconnect_1_reset_resync', does
   not directly or indirectly drive any flip-flops, latches and/or RAMs and is
   not actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'axi4lite_0_reset_resync', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

Done...

Processing BMM file "system.bmm" ...

WARNING::53 - File 'system.bmm' is empty or has no BMM content.


Checking expanded design ...
WARNING:NgdBuild:452 - logical net 'N154' has no driver
WARNING:NgdBuild:452 - logical net 'N155' has no driver
WARNING:NgdBuild:452 - logical net 'N156' has no driver
WARNING:NgdBuild:452 - logical net 'N157' has no driver
WARNING:NgdBuild:452 - logical net 'N158' has no driver
WARNING:NgdBuild:452 - logical net 'N159' has no driver
WARNING:NgdBuild:452 - logical net 'N160' has no driver
WARNING:NgdBuild:452 - logical net 'N161' has no driver
WARNING:NgdBuild:452 - logical net 'N162' has no driver
WARNING:NgdBuild:452 - logical net 'N163' has no driver
WARNING:NgdBuild:452 - logical net 'N164' has no driver
WARNING:NgdBuild:452 - logical net 'N165' has no driver
WARNING:NgdBuild:452 - logical net 'N166' has no driver
WARNING:NgdBuild:452 - logical net 'N167' has no driver
WARNING:NgdBuild:452 - logical net 'N168' has no driver
WARNING:NgdBuild:452 - logical net 'N169' has no driver
WARNING:NgdBuild:452 - logical net 'N170' has no driver
WARNING:NgdBuild:452 - logical net 'N171' has no driver
WARNING:NgdBuild:452 - logical net 'N172' has no driver
WARNING:NgdBuild:452 - logical net 'N173' has no driver
WARNING:NgdBuild:452 - logical net 'N174' has no driver
WARNING:NgdBuild:452 - logical net 'N175' has no driver
WARNING:NgdBuild:452 - logical net 'N176' has no driver
WARNING:NgdBuild:452 - logical net 'N177' has no driver
WARNING:NgdBuild:452 - logical net 'N178' has no driver
WARNING:NgdBuild:452 - logical net 'N179' has no driver
WARNING:NgdBuild:452 - logical net 'N180' has no driver
WARNING:NgdBuild:452 - logical net 'N181' has no driver
WARNING:NgdBuild:452 - logical net 'N182' has no driver
WARNING:NgdBuild:452 - logical net 'N183' has no driver
WARNING:NgdBuild:452 - logical net 'N184' has no driver
WARNING:NgdBuild:452 - logical net 'N185' has no driver
WARNING:NgdBuild:452 - logical net 'N186' has no driver
WARNING:NgdBuild:452 - logical net 'N187' has no driver
WARNING:NgdBuild:452 - logical net 'N188' has no driver
WARNING:NgdBuild:452 - logical net 'N189' has no driver
WARNING:NgdBuild:452 - logical net 'N190' has no driver
WARNING:NgdBuild:452 - logical net 'N191' has no driver
WARNING:NgdBuild:452 - logical net 'N192' has no driver
WARNING:NgdBuild:452 - logical net 'N193' has no driver
WARNING:NgdBuild:452 - logical net 'N194' has no driver
WARNING:NgdBuild:452 - logical net 'N195' has no driver
WARNING:NgdBuild:452 - logical net 'N196' has no driver
WARNING:NgdBuild:452 - logical net 'N197' has no driver
WARNING:NgdBuild:452 - logical net 'N198' has no driver
WARNING:NgdBuild:452 - logical net 'N199' has no driver
WARNING:NgdBuild:452 - logical net 'N200' has no driver
WARNING:NgdBuild:452 - logical net 'N201' has no driver
WARNING:NgdBuild:452 - logical net 'N202' has no driver
WARNING:NgdBuild:452 - logical net 'N203' has no driver
WARNING:NgdBuild:452 - logical net 'N204' has no driver
WARNING:NgdBuild:452 - logical net 'N205' has no driver
WARNING:NgdBuild:452 - logical net 'N206' has no driver
WARNING:NgdBuild:452 - logical net 'N207' has no driver
WARNING:NgdBuild:452 - logical net 'N208' has no driver
WARNING:NgdBuild:452 - logical net 'N209' has no driver
WARNING:NgdBuild:452 - logical net 'N210' has no driver
WARNING:NgdBuild:452 - logical net 'N211' has no driver
WARNING:NgdBuild:452 - logical net 'N212' has no driver
WARNING:NgdBuild:452 - logical net 'N213' has no driver
WARNING:NgdBuild:452 - logical net 'N214' has no driver
WARNING:NgdBuild:452 - logical net 'N215' has no driver
WARNING:NgdBuild:452 - logical net 'N216' has no driver
WARNING:NgdBuild:452 - logical net 'N217' has no driver
WARNING:NgdBuild:452 - logical net 'N218' has no driver
WARNING:NgdBuild:452 - logical net 'N219' has no driver
WARNING:NgdBuild:452 - logical net 'N220' has no driver
WARNING:NgdBuild:452 - logical net 'N221' has no driver
WARNING:NgdBuild:452 - logical net 'N222' has no driver
WARNING:NgdBuild:452 - logical net 'N223' has no driver
WARNING:NgdBuild:452 - logical net 'N224' has no driver
WARNING:NgdBuild:452 - logical net 'N225' has no driver
WARNING:NgdBuild:452 - logical net 'N226' has no driver
WARNING:NgdBuild:452 - logical net 'N227' has no driver
WARNING:NgdBuild:452 - logical net 'N228' has no driver
WARNING:NgdBuild:452 - logical net 'N229' has no driver
WARNING:NgdBuild:452 - logical net 'N230' has no driver
WARNING:NgdBuild:452 - logical net 'N231' has no driver
WARNING:NgdBuild:452 - logical net 'N232' has no driver
WARNING:NgdBuild:452 - logical net 'N233' has no driver
WARNING:NgdBuild:452 - logical net 'N234' has no driver
WARNING:NgdBuild:452 - logical net 'N235' has no driver
WARNING:NgdBuild:452 - logical net 'N236' has no driver
WARNING:NgdBuild:452 - logical net 'N237' has no driver
WARNING:NgdBuild:452 - logical net 'N238' has no driver
WARNING:NgdBuild:452 - logical net 'N239' has no driver
WARNING:NgdBuild:452 - logical net 'N240' has no driver
WARNING:NgdBuild:452 - logical net 'N241' has no driver
WARNING:NgdBuild:452 - logical net 'N242' has no driver
WARNING:NgdBuild:452 - logical net 'N243' has no driver
WARNING:NgdBuild:452 - logical net 'N244' has no driver
WARNING:NgdBuild:452 - logical net 'N245' has no driver
WARNING:NgdBuild:452 - logical net 'N246' has no driver
WARNING:NgdBuild:452 - logical net 'N247' has no driver
WARNING:NgdBuild:452 - logical net 'N248' has no driver
WARNING:NgdBuild:452 - logical net 'N249' has no driver
WARNING:NgdBuild:452 - logical net 'N250' has no driver
WARNING:NgdBuild:452 - logical net 'N251' has no driver
WARNING:NgdBuild:452 - logical net 'N252' has no driver
WARNING:NgdBuild:452 - logical net 'N253' has no driver
WARNING:NgdBuild:452 - logical net 'N254' has no driver
WARNING:NgdBuild:452 - logical net 'N255' has no driver
WARNING:NgdBuild:452 - logical net 'N256' has no driver
WARNING:NgdBuild:452 - logical net 'N257' has no driver
WARNING:NgdBuild:452 - logical net 'N258' has no driver
WARNING:NgdBuild:452 - logical net 'N259' has no driver
WARNING:NgdBuild:452 - logical net 'N260' has no driver
WARNING:NgdBuild:452 - logical net 'N261' has no driver
WARNING:NgdBuild:452 - logical net 'N262' has no driver
WARNING:NgdBuild:452 - logical net 'N263' has no driver
WARNING:NgdBuild:452 - logical net 'N264' has no driver
WARNING:NgdBuild:452 - logical net 'N265' has no driver
WARNING:NgdBuild:452 - logical net 'N266' has no driver
WARNING:NgdBuild:452 - logical net 'N267' has no driver
WARNING:NgdBuild:452 - logical net 'N268' has no driver
WARNING:NgdBuild:452 - logical net 'N269' has no driver
WARNING:NgdBuild:452 - logical net 'N270' has no driver
WARNING:NgdBuild:452 - logical net 'N271' has no driver
WARNING:NgdBuild:452 - logical net 'N272' has no driver
WARNING:NgdBuild:452 - logical net 'N273' has no driver
WARNING:NgdBuild:452 - logical net 'N274' has no driver
WARNING:NgdBuild:452 - logical net 'N275' has no driver
WARNING:NgdBuild:452 - logical net 'N276' has no driver
WARNING:NgdBuild:452 - logical net 'N277' has no driver
WARNING:NgdBuild:452 - logical net 'N278' has no driver
WARNING:NgdBuild:452 - logical net 'N279' has no driver
WARNING:NgdBuild:483 - Attribute "INIT" on
   "axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_PNTR_MN
   GR/ch2_sg_idle" is on the wrong type of object.  Please see the Constraints
   Guide for more information on this attribute.

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings: 136

Writing NGD file "system.ngd" ...
Total REAL time to NGDBUILD completion:  31 sec
Total CPU time to NGDBUILD completion:   27 sec

Writing NGDBUILD log file "system.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o system_map.ncd -w -pr b -ol high -timing -detail system.ngd system.pcf 
#----------------------------------------------#
Release 14.7 - Map P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.7/ISE_DS/EDK/data/Xdh_PrimTypeLib.xda> with local file
<C:/Xilinx/14.7/ISE_DS/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "7z020clg484-1".
vvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvv
INFO:Security:51 - The XILINXD_LICENSE_FILE environment variable is not set.
INFO:Security:52 - The LM_LICENSE_FILE environment variable is set to
'1717@io.ece.iastate.edu;27008@io.ece.iastate.edu;
27006@io.ece.iastate.edu;27003@io.ece.iastate.edu'.
INFO:Security:54 - 'xc7z020' is a WebPack part.
WARNING:Security:43 - No license file was found in the standard Xilinx license
directory.
WARNING:Security:44 - Since no license file was found,
       please run the Xilinx License Configuration Manager
       (xlcm or "Manage Xilinx Licenses")
       to assist in obtaining a license.
WARNING:Security:42 - Your software subscription period has lapsed. Your current
version of Xilinx tools will continue to function, but you no longer qualify for
Xilinx software updates or new releases.
----------------------------------------------------------------------
WARNING:LIT:701 - PAD symbol "processing_system7_0_PS_SRSTB" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_PS_SRSTB" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_PS_CLK" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_PS_CLK" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_PS_PORB" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_PS_PORB" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "conware_0_buffer_pin<7>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "conware_0_buffer_pin<7>" is not constrained (LOC)
   to a specific location.
WARNING:LIT:701 - PAD symbol "conware_0_buffer_pin<6>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "conware_0_buffer_pin<6>" is not constrained (LOC)
   to a specific location.
WARNING:LIT:701 - PAD symbol "conware_0_buffer_pin<5>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "conware_0_buffer_pin<5>" is not constrained (LOC)
   to a specific location.
WARNING:LIT:701 - PAD symbol "conware_0_buffer_pin<4>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "conware_0_buffer_pin<4>" is not constrained (LOC)
   to a specific location.
WARNING:LIT:701 - PAD symbol "conware_0_buffer_pin<3>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "conware_0_buffer_pin<3>" is not constrained (LOC)
   to a specific location.
WARNING:LIT:701 - PAD symbol "conware_0_buffer_pin<2>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "conware_0_buffer_pin<2>" is not constrained (LOC)
   to a specific location.
WARNING:LIT:701 - PAD symbol "conware_0_buffer_pin<1>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "conware_0_buffer_pin<1>" is not constrained (LOC)
   to a specific location.
WARNING:LIT:701 - PAD symbol "conware_0_buffer_pin<0>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "conware_0_buffer_pin<0>" is not constrained (LOC)
   to a specific location.
Mapping design into LUTs...
Writing file system_map.ngm...
Running directed packing...
Running delay-based LUT packing...
Updating timing models...
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
Running timing-driven placement...
Total REAL time at the beginning of Placer: 33 secs 
Total CPU  time at the beginning of Placer: 28 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:5f55d373) REAL time: 36 secs 

Phase 2.7  Design Feasibility Check
INFO:Place:834 - Only a subset of IOs are locked. Out of 37 IOs, 29 are locked
   and 8 are not locked. If you would like to print the names of these IOs,
   please set the environment variable XIL_PAR_DESIGN_CHECK_VERBOSE to 1. 

ERROR:Place:866 - Not enough valid sites to place the following IOBs:
   IO Standard: Name = LVCMOS18, VREF = NR, VCCO = 1.80, TERM = NONE, DIR =
   OUTPUT, DRIVE_STR = 12
   	conware_0_buffer_pin<0>
   	conware_0_buffer_pin<1>
   	conware_0_buffer_pin<2>
   	conware_0_buffer_pin<3>
   	conware_0_buffer_pin<4>
   	conware_0_buffer_pin<5>
   	conware_0_buffer_pin<6>
   	conware_0_buffer_pin<7>

   This may be due to either an insufficient number of sites available on the
   device, too many prohibited sites,
   or incompatible I/O Standards locked or range constrained to I/O Banks with
   valid sites.
       This situation could possibly be resolved by one (or all) of the
   following actions:
   a) Grouping IOBs of similar standards into a minimum amount of I/O Banks by
   using LOC or range constraints.
   b) Maximizing available I/O Banks resources for special IOBs by choosing
   lower capacity I/O Banks if possible.
   c) If applicable, decreasing the number of user prohibited sites or using a
   larger device.

Phase 2.7  Design Feasibility Check (Checksum:5f55d373) REAL time: 36 secs 

Total REAL time to Placer completion: 36 secs 
Total CPU  time to Placer completion: 31 secs 
ERROR:Pack:1654 - The timing-driven placement phase encountered an error.

Mapping completed.
See MAP report file "system_map.mrp" for details.
Problem encountered during the packing phase.

Design Summary
--------------
Number of errors   :   2
Number of warnings :  22
ERROR:Xflow - Program map returned error code 2. Aborting flow execution...
make: *** [__xps/system_routed] Error 1
Done!

********************************************************************************
At Local date and time: Tue May 02 18:56:44 2017
 make -f system.make exporttosdk started...
IF NOT EXIST "SDK\SDK_Export\hw" @mkdir "SDK\SDK_Export\hw"
pscgen -mhs system.mhs -expdir SDK\SDK_Export\hw
Generating ps7_init code for Si version 1.... 
Generating ps7_init code for Si version 2.... 
Generating ps7_init code for Si version 3.... 
psf2Edward -inp system.xmp -flat_zynq -dont_run_checkhwsys -dont_add_loginfo -make_inst_lower -edwver 1.2 -xml SDK\SDK_Export\hw/system.xml 
Qt: Untested Windows version 6.2 detected!
Release 14.7 - psf2Edward EDK_P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
WARNING:EDK:2486 - The bitwidth 52 of new value 0xc00000000fe81 is greater than
   32
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: C_INTERCONNECT_M_AXI_BASE_ID -
   Failure in evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\EDK\data\coremodel\axi\data\tools_axi_v1_01_a.txt line
   19 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY:
   C_INTERCONNECT_M_AXI_IS_ACLK_ASYNC - Failure in evaluting ISVALID expresion
   "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\EDK\data\coremodel\axi\data\tools_axi_v1_01_a.txt line
   20 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: C_INTERCONNECT_M_AXI_ACLK_RATIO
   - Failure in evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\EDK\data\coremodel\axi\data\tools_axi_v1_01_a.txt line
   21 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY:
   C_INTERCONNECT_M_AXI_ARB_PRIORITY - Failure in evaluting ISVALID expresion
   "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\EDK\data\coremodel\axi\data\tools_axi_v1_01_a.txt line
   22 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: C_INTERCONNECT_M_AXI_AW_REGISTER
   - Failure in evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\EDK\data\coremodel\axi\data\tools_axi_v1_01_a.txt line
   23 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: C_INTERCONNECT_M_AXI_AR_REGISTER
   - Failure in evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\EDK\data\coremodel\axi\data\tools_axi_v1_01_a.txt line
   24 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: C_INTERCONNECT_M_AXI_W_REGISTER
   - Failure in evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\EDK\data\coremodel\axi\data\tools_axi_v1_01_a.txt line
   25 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: C_INTERCONNECT_M_AXI_R_REGISTER
   - Failure in evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\EDK\data\coremodel\axi\data\tools_axi_v1_01_a.txt line
   26 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: C_INTERCONNECT_M_AXI_B_REGISTER
   - Failure in evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\EDK\data\coremodel\axi\data\tools_axi_v1_01_a.txt line
   27 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY:
   C_INTERCONNECT_M_AXI_WRITE_FIFO_DEPTH - Failure in evaluting ISVALID
   expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\EDK\data\coremodel\axi\data\tools_axi_v1_01_a.txt line
   28 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY:
   C_INTERCONNECT_M_AXI_READ_FIFO_DEPTH - Failure in evaluting ISVALID expresion
   "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\EDK\data\coremodel\axi\data\tools_axi_v1_01_a.txt line
   29 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY:
   C_INTERCONNECT_M_AXI_WRITE_ISSUING - Failure in evaluting ISVALID expresion
   "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\EDK\data\coremodel\axi\data\tools_axi_v1_01_a.txt line
   30 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY:
   C_INTERCONNECT_M_AXI_READ_ISSUING - Failure in evaluting ISVALID expresion
   "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\EDK\data\coremodel\axi\data\tools_axi_v1_01_a.txt line
   31 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ACLK - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 119 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARESETN - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 120 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_AWID - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 121 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_AWADDR - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 122 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_AWLEN - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 123 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_AWSIZE - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 124 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_AWBURST - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 125 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_AWCACHE - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 126 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_AWPROT - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 127 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_AWLOCK - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 128 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_AWVALID - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 129 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_AWREADY - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 130 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_WDATA - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 131 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_WSTRB - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 132 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_WLAST - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 133 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_WVALID - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 134 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_WREADY - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 135 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_BID - Failure in evaluting
   ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 136 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_BRESP - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 137 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_BVALID - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 138 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_BREADY - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 139 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARID - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 140 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARADDR - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 141 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARLEN - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 142 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARSIZE - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 143 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARBURST - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 144 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARCACHE - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 145 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARPROT - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 146 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARLOCK - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 147 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARVALID - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 148 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARREADY - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 149 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_RID - Failure in evaluting
   ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 150 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_RDATA - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 151 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_RRESP - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 152 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_RLAST - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 153 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_RVALID - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 154 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_RREADY - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 155 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI - Failure in evaluting
   ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 73 
WARNING:EDK:4131 - IPNAME: ps7_qspi_0, PROPERTY: SCK_I - Failure in evaluting
   ISVALID expresion "(C_USE_STARTUP==0)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_qspi_v1_00
   _a\data\ps7_qspi_v2_1_0.mpd line 102 
WARNING:EDK:4131 - IPNAME: ps7_qspi_0, PROPERTY: SCK_O - Failure in evaluting
   ISVALID expresion "(C_USE_STARTUP==0)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_qspi_v1_00
   _a\data\ps7_qspi_v2_1_0.mpd line 103 
WARNING:EDK:4131 - IPNAME: ps7_qspi_0, PROPERTY: SCK_T - Failure in evaluting
   ISVALID expresion "(C_USE_STARTUP==0)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_qspi_v1_00
   _a\data\ps7_qspi_v2_1_0.mpd line 104 
WARNING:EDK:4131 - IPNAME: ps7_qspi_0, PROPERTY: SCK - Failure in evaluting
   ISVALID expresion "(C_USE_STARTUP==0)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_qspi_v1_00
   _a\data\ps7_qspi_v2_1_0.mpd line 122 

Overriding IP level properties ...

Computing clock values...

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor ps7_cortexa9_0
  (0000000000-0x0002ffff) ps7_ram_0	ps7_axi_interconnect_0
  (0x00100000-0x1fffffff) ps7_ddr_0	ps7_axi_interconnect_0
  (0x40400000-0x4040ffff) axi_dma_0	ps7_axi_interconnect_0->axi4lite_0
  (0x41200000-0x4120ffff) SWs_8Bits	ps7_axi_interconnect_0->axi4lite_0
  (0x41240000-0x4124ffff) BTNs_5Bits	ps7_axi_interconnect_0->axi4lite_0
  (0xe0001000-0xe0001fff) ps7_uart_1	ps7_axi_interconnect_0
  (0xe0002000-0xe0002fff) ps7_usb_0	ps7_axi_interconnect_0
  (0xe000a000-0xe000afff) ps7_gpio_0	ps7_axi_interconnect_0
  (0xe000b000-0xe000bfff) ps7_ethernet_0	ps7_axi_interconnect_0
  (0xe000d000-0xe000dfff) ps7_qspi_0	ps7_axi_interconnect_0
  (0xe0100000-0xe0100fff) ps7_sd_0	ps7_axi_interconnect_0
  (0xe0200000-0xe0200fff) ps7_iop_bus_config_0	ps7_axi_interconnect_0
  (0xf8000000-0xf8000fff) ps7_slcr_0	ps7_axi_interconnect_0
  (0xf8001000-0xf8001fff) ps7_ttc_0	ps7_axi_interconnect_0
  (0xf8003000-0xf8003fff) ps7_dma_s	ps7_axi_interconnect_0
  (0xf8004000-0xf8004fff) ps7_dma_ns	ps7_axi_interconnect_0
  (0xf8006000-0xf8006fff) ps7_ddrc_0	ps7_axi_interconnect_0
  (0xf8007000-0xf80070ff) ps7_dev_cfg_0	ps7_axi_interconnect_0
  (0xf8007100-0xf8007120) ps7_xadc_0	ps7_axi_interconnect_0
  (0xf8008000-0xf8008fff) ps7_afi_0	ps7_axi_interconnect_0
  (0xf8009000-0xf8009fff) ps7_afi_1	ps7_axi_interconnect_0
  (0xf800a000-0xf800afff) ps7_afi_2	ps7_axi_interconnect_0
  (0xf800b000-0xf800bfff) ps7_afi_3	ps7_axi_interconnect_0
  (0xf800c000-0xf800cfff) ps7_ocmc_0	ps7_axi_interconnect_0
  (0xf8800000-0xf88fffff) ps7_coresight_comp_0	ps7_axi_interconnect_0
  (0xf8900000-0xf89fffff) ps7_gpv_0	ps7_axi_interconnect_0
  (0xf8f00000-0xf8f000fc) ps7_scuc_0	ps7_axi_interconnect_0
  (0xf8f00100-0xf8f001ff) ps7_scugic_0	ps7_axi_interconnect_0
  (0xf8f00200-0xf8f002ff) ps7_globaltimer_0	ps7_axi_interconnect_0
  (0xf8f00600-0xf8f0061f) ps7_scutimer_0	ps7_axi_interconnect_0
  (0xf8f00620-0xf8f006ff) ps7_scuwdt_0	ps7_axi_interconnect_0
  (0xf8f01000-0xf8f01fff) ps7_intc_dist_0	ps7_axi_interconnect_0
  (0xf8f02000-0xf8f02fff) ps7_l2cachec_0	ps7_axi_interconnect_0
  (0xfc000000-0xfcffffff) ps7_qspi_linear_0	ps7_axi_interconnect_0
  (0xffff0000-0xfffffdff) ps7_ram_1	ps7_axi_interconnect_0
Address Map for Processor ps7_cortexa9_1
  (0000000000-0x0002ffff) ps7_ram_0	ps7_axi_interconnect_0
  (0x00100000-0x1fffffff) ps7_ddr_0	ps7_axi_interconnect_0
  (0x40400000-0x4040ffff) axi_dma_0	ps7_axi_interconnect_0->axi4lite_0
  (0x41200000-0x4120ffff) SWs_8Bits	ps7_axi_interconnect_0->axi4lite_0
  (0x41240000-0x4124ffff) BTNs_5Bits	ps7_axi_interconnect_0->axi4lite_0
  (0xe0001000-0xe0001fff) ps7_uart_1	ps7_axi_interconnect_0
  (0xe0002000-0xe0002fff) ps7_usb_0	ps7_axi_interconnect_0
  (0xe000a000-0xe000afff) ps7_gpio_0	ps7_axi_interconnect_0
  (0xe000b000-0xe000bfff) ps7_ethernet_0	ps7_axi_interconnect_0
  (0xe000d000-0xe000dfff) ps7_qspi_0	ps7_axi_interconnect_0
  (0xe0100000-0xe0100fff) ps7_sd_0	ps7_axi_interconnect_0
  (0xe0200000-0xe0200fff) ps7_iop_bus_config_0	ps7_axi_interconnect_0
  (0xf8000000-0xf8000fff) ps7_slcr_0	ps7_axi_interconnect_0
  (0xf8001000-0xf8001fff) ps7_ttc_0	ps7_axi_interconnect_0
  (0xf8003000-0xf8003fff) ps7_dma_s	ps7_axi_interconnect_0
  (0xf8004000-0xf8004fff) ps7_dma_ns	ps7_axi_interconnect_0
  (0xf8006000-0xf8006fff) ps7_ddrc_0	ps7_axi_interconnect_0
  (0xf8007000-0xf80070ff) ps7_dev_cfg_0	ps7_axi_interconnect_0
  (0xf8007100-0xf8007120) ps7_xadc_0	ps7_axi_interconnect_0
  (0xf8008000-0xf8008fff) ps7_afi_0	ps7_axi_interconnect_0
  (0xf8009000-0xf8009fff) ps7_afi_1	ps7_axi_interconnect_0
  (0xf800a000-0xf800afff) ps7_afi_2	ps7_axi_interconnect_0
  (0xf800b000-0xf800bfff) ps7_afi_3	ps7_axi_interconnect_0
  (0xf800c000-0xf800cfff) ps7_ocmc_0	ps7_axi_interconnect_0
  (0xf8800000-0xf88fffff) ps7_coresight_comp_0	ps7_axi_interconnect_0
  (0xf8900000-0xf89fffff) ps7_gpv_0	ps7_axi_interconnect_0
  (0xf8f00000-0xf8f000fc) ps7_scuc_0	ps7_axi_interconnect_0
  (0xf8f00100-0xf8f001ff) ps7_scugic_0	ps7_axi_interconnect_0
  (0xf8f00200-0xf8f002ff) ps7_globaltimer_0	ps7_axi_interconnect_0
  (0xf8f00600-0xf8f0061f) ps7_scutimer_0	ps7_axi_interconnect_0
  (0xf8f00620-0xf8f006ff) ps7_scuwdt_0	ps7_axi_interconnect_0
  (0xf8f01000-0xf8f01fff) ps7_intc_dist_0	ps7_axi_interconnect_0
  (0xf8f02000-0xf8f02fff) ps7_l2cachec_0	ps7_axi_interconnect_0
  (0xfc000000-0xfcffffff) ps7_qspi_linear_0	ps7_axi_interconnect_0
  (0xffff0000-0xfffffdff) ps7_ram_1	ps7_axi_interconnect_0

Checking platform address map ...
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: C_INTERCONNECT_M_AXI_BASE_ID -
   Failure in evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\EDK\data\coremodel\axi\data\tools_axi_v1_01_a.txt line
   19 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY:
   C_INTERCONNECT_M_AXI_IS_ACLK_ASYNC - Failure in evaluting ISVALID expresion
   "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\EDK\data\coremodel\axi\data\tools_axi_v1_01_a.txt line
   20 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: C_INTERCONNECT_M_AXI_ACLK_RATIO
   - Failure in evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\EDK\data\coremodel\axi\data\tools_axi_v1_01_a.txt line
   21 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY:
   C_INTERCONNECT_M_AXI_ARB_PRIORITY - Failure in evaluting ISVALID expresion
   "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\EDK\data\coremodel\axi\data\tools_axi_v1_01_a.txt line
   22 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: C_INTERCONNECT_M_AXI_AW_REGISTER
   - Failure in evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\EDK\data\coremodel\axi\data\tools_axi_v1_01_a.txt line
   23 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: C_INTERCONNECT_M_AXI_AR_REGISTER
   - Failure in evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\EDK\data\coremodel\axi\data\tools_axi_v1_01_a.txt line
   24 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: C_INTERCONNECT_M_AXI_W_REGISTER
   - Failure in evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\EDK\data\coremodel\axi\data\tools_axi_v1_01_a.txt line
   25 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: C_INTERCONNECT_M_AXI_R_REGISTER
   - Failure in evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\EDK\data\coremodel\axi\data\tools_axi_v1_01_a.txt line
   26 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: C_INTERCONNECT_M_AXI_B_REGISTER
   - Failure in evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\EDK\data\coremodel\axi\data\tools_axi_v1_01_a.txt line
   27 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY:
   C_INTERCONNECT_M_AXI_WRITE_FIFO_DEPTH - Failure in evaluting ISVALID
   expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\EDK\data\coremodel\axi\data\tools_axi_v1_01_a.txt line
   28 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY:
   C_INTERCONNECT_M_AXI_READ_FIFO_DEPTH - Failure in evaluting ISVALID expresion
   "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\EDK\data\coremodel\axi\data\tools_axi_v1_01_a.txt line
   29 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY:
   C_INTERCONNECT_M_AXI_WRITE_ISSUING - Failure in evaluting ISVALID expresion
   "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\EDK\data\coremodel\axi\data\tools_axi_v1_01_a.txt line
   30 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY:
   C_INTERCONNECT_M_AXI_READ_ISSUING - Failure in evaluting ISVALID expresion
   "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\EDK\data\coremodel\axi\data\tools_axi_v1_01_a.txt line
   31 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ACLK - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 119 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARESETN - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 120 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_AWID - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 121 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_AWADDR - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 122 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_AWLEN - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 123 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_AWSIZE - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 124 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_AWBURST - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 125 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_AWCACHE - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 126 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_AWPROT - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 127 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_AWLOCK - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 128 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_AWVALID - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 129 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_AWREADY - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 130 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_WDATA - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 131 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_WSTRB - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 132 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_WLAST - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 133 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_WVALID - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 134 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_WREADY - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 135 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_BID - Failure in evaluting
   ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 136 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_BRESP - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 137 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_BVALID - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 138 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_BREADY - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 139 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARID - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 140 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARADDR - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 141 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARLEN - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 142 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARSIZE - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 143 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARBURST - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 144 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARCACHE - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 145 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARPROT - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 146 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARLOCK - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 147 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARVALID - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 148 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARREADY - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 149 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_RID - Failure in evaluting
   ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 150 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_RDATA - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 151 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_RRESP - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 152 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_RLAST - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 153 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_RVALID - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 154 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_RREADY - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 155 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI - Failure in evaluting
   ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 73 
WARNING:EDK:4131 - IPNAME: ps7_qspi_0, PROPERTY: SCK_I - Failure in evaluting
   ISVALID expresion "(C_USE_STARTUP==0)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_qspi_v1_00
   _a\data\ps7_qspi_v2_1_0.mpd line 102 
WARNING:EDK:4131 - IPNAME: ps7_qspi_0, PROPERTY: SCK_O - Failure in evaluting
   ISVALID expresion "(C_USE_STARTUP==0)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_qspi_v1_00
   _a\data\ps7_qspi_v2_1_0.mpd line 103 
WARNING:EDK:4131 - IPNAME: ps7_qspi_0, PROPERTY: SCK_T - Failure in evaluting
   ISVALID expresion "(C_USE_STARTUP==0)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_qspi_v1_00
   _a\data\ps7_qspi_v2_1_0.mpd line 104 
WARNING:EDK:4131 - IPNAME: ps7_qspi_0, PROPERTY: SCK - Failure in evaluting
   ISVALID expresion "(C_USE_STARTUP==0)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_qspi_v1_00
   _a\data\ps7_qspi_v2_1_0.mpd line 122 
Conversion to XML complete.
xdsgen -inp system.xmp -report SDK\SDK_Export\hw/system.html  -make_docs_local
Release 14.7 - xdsgen EDK_P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Qt: Untested Windows version 6.2 detected!
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_interconnect;v=v1_06_a;d=ds768
   _axi_interconnect.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_gpio;v=v1_01_b;d=ds744_axi_gpi
   o.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_gpio;v=v1_01_b;d=ds744_axi_gpi
   o.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_dma;v=v6_03_a;d=pg021_axi_dma.
   pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_interconnect;v=v1_06_a;d=ds768
   _axi_interconnect.pdf
Generated Block Diagram.
Rasterizing axi4lite_0.jpg.....
Rasterizing SWs_8Bits.jpg.....
Rasterizing BTNs_5Bits.jpg.....
Rasterizing processing_system7_0.jpg.....
Rasterizing axi_dma_0.jpg.....
Rasterizing axi_interconnect_1.jpg.....
Rasterizing conware_0.jpg.....
Rasterizing system_blkd.jpg.....
Report generated.
Report generation completed.
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc7z020clg484-1 -lang vhdl -intstyle default    -msg __xps/ise/xmsgprops.lst system.mhs

Release 14.7 - platgen Xilinx EDK 14.7 Build EDK_P.20131013
 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc7z020clg484-1 -lang vhdl -intstyle default -msg
__xps/ise/xmsgprops.lst system.mhs 

WARNING:EDK - INFO:Security:51 - The XILINXD_LICENSE_FILE environment variable
   is not set.
   INFO:Security:52 - The LM_LICENSE_FILE environment variable is set to
   '1717@io.ece.iastate.edu;27008@io.ece.iastate.edu;
   27006@io.ece.iastate.edu;27003@io.ece.iastate.edu'.
   INFO:Security:71 - If a license for part 'xc7z020' is available, it will be
   possible to use 'XPS_TDP' instead of 'XPS'.
   WARNING:Security:43 - No license file was found in the standard Xilinx
   license directory.
   WARNING:Security:44 - Since no license file was found,
          please run the Xilinx License Configuration Manager
          (xlcm or "Manage Xilinx Licenses")
          to assist in obtaining a license.
   WARNING:Security:42 - Your software subscription period has lapsed. Your
   current version of Xilinx tools will continue to function, but you no longer
   qualify for Xilinx software updates or new releases.


Parse U:/Cpre488/conware/xps/system/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 300 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 304 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 308 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 312 
INFO:EDK:4130 - IPNAME: axi_dma, INSTANCE:axi_dma_0 - tcl is overriding
   PARAMETER C_M_AXIS_MM2S_PROTOCOL value to GENERIC -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_dma_v6_03_a\data
   \axi_dma_v2_1_0.mpd line 150 
INFO:EDK:4130 - IPNAME: axi_dma, INSTANCE:axi_dma_0 - tcl is overriding
   PARAMETER C_S_AXIS_S2MM_PROTOCOL value to GENERIC -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_dma_v6_03_a\data
   \axi_dma_v2_1_0.mpd line 151 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock
   'processing_system7_0_PS_CLK' is not specified. Clock DRCs will not be
   performed for IPs connected to that clock port, unless they are connected
   through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
  (0x40400000-0x4040ffff) axi_dma_0	axi4lite_0
  (0x41200000-0x4120ffff) SWs_8Bits	axi4lite_0
  (0x41240000-0x4124ffff) BTNs_5Bits	axi4lite_0

Checking platform address map ...

Checking platform configuration ...
IPNAME: axi_interconnect, INSTANCE: axi4lite_0 - 1 master(s) : 3 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi_interconnect_1 - 3 master(s) : 1
slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: s_axis_s2mm_tuser, CONNECTOR: conware_0_M_AXIS_TUSER -
   No driver found. Port will be driven to GND -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_dma_v6_03_a\data
   \axi_dma_v2_1_0.mpd line 259 
WARNING:EDK:4180 - PORT: s_axis_s2mm_tid, CONNECTOR: conware_0_M_AXIS_TID - No
   driver found. Port will be driven to GND -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_dma_v6_03_a\data
   \axi_dma_v2_1_0.mpd line 260 
WARNING:EDK:4180 - PORT: s_axis_s2mm_tdest, CONNECTOR: conware_0_M_AXIS_TDEST -
   No driver found. Port will be driven to GND -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_dma_v6_03_a\data
   \axi_dma_v2_1_0.mpd line 261 
WARNING:EDK:4181 - PORT: mm2s_prmry_reset_out_n, CONNECTOR: RESET_OUT_N -
   floating connection -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_dma_v6_03_a\data
   \axi_dma_v2_1_0.mpd line 221 
WARNING:EDK:4181 - PORT: mm2s_cntrl_reset_out_n, CONNECTOR: RESET_OUT_N -
   floating connection -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_dma_v6_03_a\data
   \axi_dma_v2_1_0.mpd line 230 
WARNING:EDK:4181 - PORT: s2mm_prmry_reset_out_n, CONNECTOR: RESET_OUT_N -
   floating connection -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_dma_v6_03_a\data
   \axi_dma_v2_1_0.mpd line 253 
WARNING:EDK:4181 - PORT: s2mm_sts_reset_out_n, CONNECTOR: RESET_OUT_N - floating
   connection -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_dma_v6_03_a\data
   \axi_dma_v2_1_0.mpd line 262 
WARNING:EDK:4181 - PORT: m_axis_mm2s_tkeep, CONNECTOR:
   axi_dma_0_M_AXIS_MM2S_TKEEP - floating connection -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_dma_v6_03_a\data
   \axi_dma_v2_1_0.mpd line 223 
WARNING:EDK:4181 - PORT: m_axis_mm2s_tuser, CONNECTOR:
   axi_dma_0_M_AXIS_MM2S_TUSER - floating connection -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_dma_v6_03_a\data
   \axi_dma_v2_1_0.mpd line 227 
WARNING:EDK:4181 - PORT: m_axis_mm2s_tid, CONNECTOR: axi_dma_0_M_AXIS_MM2S_TID -
   floating connection -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_dma_v6_03_a\data
   \axi_dma_v2_1_0.mpd line 228 
WARNING:EDK:4181 - PORT: m_axis_mm2s_tdest, CONNECTOR:
   axi_dma_0_M_AXIS_MM2S_TDEST - floating connection -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_dma_v6_03_a\data
   \axi_dma_v2_1_0.mpd line 229 
WARNING:EDK:4181 - PORT: M_AXIS_TSTRB, CONNECTOR: conware_0_M_AXIS_TSTRB -
   floating connection -
   U:\Cpre488\conware\xps\system\pcores\conware_v1_00_a\data\conware_v2_1_0.mpd
   line 40 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi4lite_0.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is
   overriding PARAMETER C_RANGE_CHECK value to 1 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 149 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_FCLK_CLK1_BUF value to FALSE -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 351 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_FCLK_CLK2_BUF value to FALSE -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 352 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_FCLK_CLK3_BUF value to FALSE -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 353 

INFO: Setting C_RANGE_CHECK = OFF for axi_interconnect axi_interconnect_1; no
DECERR checking will be performed.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_RANGE_CHECK value to 0 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 149 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...
ZynqConfig: Terminated for tcl mode

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
ZynqConfig: Terminated for tcl mode

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: No asynchronous clock conversions in axi_interconnect axi4lite_0.
ZynqConfig: Terminated for tcl mode
INFO: No asynchronous clock conversions in axi_interconnect axi_interconnect_1.

Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:axi_interconnect INSTANCE:axi4lite_0 -
U:\Cpre488\conware\xps\system\system.mhs line 45 - Copying cache implementation
netlist
IPNAME:axi_gpio INSTANCE:sws_8bits - U:\Cpre488\conware\xps\system\system.mhs
line 53 - Copying cache implementation netlist
IPNAME:axi_gpio INSTANCE:btns_5bits - U:\Cpre488\conware\xps\system\system.mhs
line 67 - Copying cache implementation netlist
IPNAME:processing_system7 INSTANCE:processing_system7_0 -
U:\Cpre488\conware\xps\system\system.mhs line 81 - Copying cache implementation
netlist
IPNAME:axi_dma INSTANCE:axi_dma_0 - U:\Cpre488\conware\xps\system\system.mhs
line 173 - Copying cache implementation netlist
IPNAME:axi_interconnect INSTANCE:axi_interconnect_1 -
U:\Cpre488\conware\xps\system\system.mhs line 199 - Copying cache implementation
netlist
IPNAME:conware INSTANCE:conware_0 - U:\Cpre488\conware\xps\system\system.mhs
line 207 - Copying cache implementation netlist

Elaborating instances ...

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 1.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 

Running NGCBUILD ...
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...

Total run time: 11.00 seconds
"Running synthesis..."
cd synthesis & synthesis.cmd
"xst -ifn "system_xst.scr" -intstyle silent"
"Running XST synthesis ..."
PMSPEC -- Overriding Xilinx file <C:/Xilinx/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <C:/Xilinx/14.7/ISE_DS/ISE/zynq/data/zynq.acd>
"XST completed"
"*********************************************"
"Running Xilinx Implementation tools.."
"*********************************************"
xflow -wd implementation -p xc7z020clg484-1 -implement xflow.opt system.ngc
Release 14.7 - Xflow P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc7z020clg484-1 -implement xflow.opt system.ngc 
 
PMSPEC -- Overriding Xilinx file <C:/Xilinx/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <C:/Xilinx/14.7/ISE_DS/ISE/zynq/data/zynq.acd>

Using Flow File: U:/Cpre488/conware/xps/system/implementation/fpga.flw 
Using Option File(s): 
 U:/Cpre488/conware/xps/system/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc7z020clg484-1 -nt timestamp -bm system.bmm
"U:/Cpre488/conware/xps/system/implementation/system.ngc" -uc system.ucf
system.ngd 
#----------------------------------------------#
Release 14.7 - ngdbuild P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <C:/Xilinx/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <C:/Xilinx/14.7/ISE_DS/ISE/zynq/data/zynq.acd>

Command Line: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\ngdbuild.exe -p
xc7z020clg484-1 -nt timestamp -bm system.bmm
U:/Cpre488/conware/xps/system/implementation/system.ngc -uc system.ucf
system.ngd

Reading NGO file "U:/Cpre488/conware/xps/system/implementation/system.ngc" ...
Loading design module
"U:/Cpre488/conware/xps/system/implementation/system_processing_system7_0_wrappe
r.ngc"...
Loading design module
"U:/Cpre488/conware/xps/system/implementation/system_axi4lite_0_wrapper.ngc"...
Loading design module
"U:/Cpre488/conware/xps/system/implementation/system_axi_interconnect_1_wrapper.
ngc"...
Loading design module
"U:/Cpre488/conware/xps/system/implementation/system_sws_8bits_wrapper.ngc"...
Loading design module
"U:/Cpre488/conware/xps/system/implementation/system_btns_5bits_wrapper.ngc"...
Loading design module
"U:/Cpre488/conware/xps/system/implementation/system_axi_dma_0_wrapper.ngc"...
Loading design module
"U:/Cpre488/conware/xps/system/implementation/system_conware_0_wrapper.ngc"...
Applying constraints in
"U:/Cpre488/conware/xps/system/implementation/system_processing_system7_0_wrappe
r.ncf" to module "processing_system7_0"...
Checking Constraint Associations...
Applying constraints in
"U:/Cpre488/conware/xps/system/implementation/system_axi4lite_0_wrapper.ncf" to
module "axi4lite_0"...
Checking Constraint Associations...
Applying constraints in
"U:/Cpre488/conware/xps/system/implementation/system_axi_interconnect_1_wrapper.
ncf" to module "axi_interconnect_1"...
Checking Constraint Associations...
Applying constraints in
"U:/Cpre488/conware/xps/system/implementation/system_axi_dma_0_wrapper.ncf" to
module "axi_dma_0"...
Checking Constraint Associations...
Gathering constraint information from source properties...
Done.
INFO:NgdBuild:649 - Removing redundant 'IBUF' symbol
   'processing_system7_0_PS_PORB_IBUF'.  All constraints associated with this
   symbol will be ignored.
INFO:NgdBuild:649 - Removing redundant 'IBUF' symbol
   'processing_system7_0_PS_CLK_IBUF'.  All constraints associated with this
   symbol will be ignored.
INFO:NgdBuild:649 - Removing redundant 'IBUF' symbol
   'processing_system7_0_PS_SRSTB_IBUF'.  All constraints associated with this
   symbol will be ignored.

Annotating constraints to design from ucf file "system.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_interconnect_1/axi_interconnect_1\/si_converter_b
   ank\/gen_conv_slot[0].clock_conv_inst\/interconnect_aresetn_resync<2>_inv1_IN
   V_0 TNM = FFS:axi_interconnect_1_reset...>: No instances of type FFS were
   found under block
   "axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<2>_inv1_INV_0" (type=INV).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi4lite_0/axi4lite_0\/si_converter_bank\/gen_conv_sl
   ot[0].clock_conv_inst\/interconnect_aresetn_resync<2>_inv1_INV_0 TNM =
   FFS:axi4lite_0_reset_resync>: No instances of type FFS were found under block
   "axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<2>_inv1_INV_0" (type=INV).

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "processing_system7_0_PS_PORB_IBUF" LOC = B5>' could not be found and
   so the Locate constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "processing_system7_0_PS_CLK_IBUF" LOC = F7>' could not be found and so
   the Locate constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "processing_system7_0_PS_SRSTB_IBUF" LOC = C9>' could not be found and
   so the Locate constraint will be removed.

WARNING:ConstraintSystem:58 - Constraint <TIMEGRP axi4lite_0_reset_source = FFS
   PADS CPUS;>: CPUS "*" does not match any design objects.

WARNING:ConstraintSystem:58 - Constraint <TIMEGRP
   axi_interconnect_1_reset_source = FFS PADS CPUS;>: CPUS "*" does not match
   any design objects.

WARNING:ConstraintSystem:194 - The TNM 'axi_interconnect_1_reset_resync', does
   not directly or indirectly drive any flip-flops, latches and/or RAMs and is
   not actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'axi4lite_0_reset_resync', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

Done...

Processing BMM file "system.bmm" ...

WARNING::53 - File 'system.bmm' is empty or has no BMM content.


Checking expanded design ...
WARNING:NgdBuild:452 - logical net 'N154' has no driver
WARNING:NgdBuild:452 - logical net 'N155' has no driver
WARNING:NgdBuild:452 - logical net 'N156' has no driver
WARNING:NgdBuild:452 - logical net 'N157' has no driver
WARNING:NgdBuild:452 - logical net 'N158' has no driver
WARNING:NgdBuild:452 - logical net 'N159' has no driver
WARNING:NgdBuild:452 - logical net 'N160' has no driver
WARNING:NgdBuild:452 - logical net 'N161' has no driver
WARNING:NgdBuild:452 - logical net 'N162' has no driver
WARNING:NgdBuild:452 - logical net 'N163' has no driver
WARNING:NgdBuild:452 - logical net 'N164' has no driver
WARNING:NgdBuild:452 - logical net 'N165' has no driver
WARNING:NgdBuild:452 - logical net 'N166' has no driver
WARNING:NgdBuild:452 - logical net 'N167' has no driver
WARNING:NgdBuild:452 - logical net 'N168' has no driver
WARNING:NgdBuild:452 - logical net 'N169' has no driver
WARNING:NgdBuild:452 - logical net 'N170' has no driver
WARNING:NgdBuild:452 - logical net 'N171' has no driver
WARNING:NgdBuild:452 - logical net 'N172' has no driver
WARNING:NgdBuild:452 - logical net 'N173' has no driver
WARNING:NgdBuild:452 - logical net 'N174' has no driver
WARNING:NgdBuild:452 - logical net 'N175' has no driver
WARNING:NgdBuild:452 - logical net 'N176' has no driver
WARNING:NgdBuild:452 - logical net 'N177' has no driver
WARNING:NgdBuild:452 - logical net 'N178' has no driver
WARNING:NgdBuild:452 - logical net 'N179' has no driver
WARNING:NgdBuild:452 - logical net 'N180' has no driver
WARNING:NgdBuild:452 - logical net 'N181' has no driver
WARNING:NgdBuild:452 - logical net 'N182' has no driver
WARNING:NgdBuild:452 - logical net 'N183' has no driver
WARNING:NgdBuild:452 - logical net 'N184' has no driver
WARNING:NgdBuild:452 - logical net 'N185' has no driver
WARNING:NgdBuild:452 - logical net 'N186' has no driver
WARNING:NgdBuild:452 - logical net 'N187' has no driver
WARNING:NgdBuild:452 - logical net 'N188' has no driver
WARNING:NgdBuild:452 - logical net 'N189' has no driver
WARNING:NgdBuild:452 - logical net 'N190' has no driver
WARNING:NgdBuild:452 - logical net 'N191' has no driver
WARNING:NgdBuild:452 - logical net 'N192' has no driver
WARNING:NgdBuild:452 - logical net 'N193' has no driver
WARNING:NgdBuild:452 - logical net 'N194' has no driver
WARNING:NgdBuild:452 - logical net 'N195' has no driver
WARNING:NgdBuild:452 - logical net 'N196' has no driver
WARNING:NgdBuild:452 - logical net 'N197' has no driver
WARNING:NgdBuild:452 - logical net 'N198' has no driver
WARNING:NgdBuild:452 - logical net 'N199' has no driver
WARNING:NgdBuild:452 - logical net 'N200' has no driver
WARNING:NgdBuild:452 - logical net 'N201' has no driver
WARNING:NgdBuild:452 - logical net 'N202' has no driver
WARNING:NgdBuild:452 - logical net 'N203' has no driver
WARNING:NgdBuild:452 - logical net 'N204' has no driver
WARNING:NgdBuild:452 - logical net 'N205' has no driver
WARNING:NgdBuild:452 - logical net 'N206' has no driver
WARNING:NgdBuild:452 - logical net 'N207' has no driver
WARNING:NgdBuild:452 - logical net 'N208' has no driver
WARNING:NgdBuild:452 - logical net 'N209' has no driver
WARNING:NgdBuild:452 - logical net 'N210' has no driver
WARNING:NgdBuild:452 - logical net 'N211' has no driver
WARNING:NgdBuild:452 - logical net 'N212' has no driver
WARNING:NgdBuild:452 - logical net 'N213' has no driver
WARNING:NgdBuild:452 - logical net 'N214' has no driver
WARNING:NgdBuild:452 - logical net 'N215' has no driver
WARNING:NgdBuild:452 - logical net 'N216' has no driver
WARNING:NgdBuild:452 - logical net 'N217' has no driver
WARNING:NgdBuild:452 - logical net 'N218' has no driver
WARNING:NgdBuild:452 - logical net 'N219' has no driver
WARNING:NgdBuild:452 - logical net 'N220' has no driver
WARNING:NgdBuild:452 - logical net 'N221' has no driver
WARNING:NgdBuild:452 - logical net 'N222' has no driver
WARNING:NgdBuild:452 - logical net 'N223' has no driver
WARNING:NgdBuild:452 - logical net 'N224' has no driver
WARNING:NgdBuild:452 - logical net 'N225' has no driver
WARNING:NgdBuild:452 - logical net 'N226' has no driver
WARNING:NgdBuild:452 - logical net 'N227' has no driver
WARNING:NgdBuild:452 - logical net 'N228' has no driver
WARNING:NgdBuild:452 - logical net 'N229' has no driver
WARNING:NgdBuild:452 - logical net 'N230' has no driver
WARNING:NgdBuild:452 - logical net 'N231' has no driver
WARNING:NgdBuild:452 - logical net 'N232' has no driver
WARNING:NgdBuild:452 - logical net 'N233' has no driver
WARNING:NgdBuild:452 - logical net 'N234' has no driver
WARNING:NgdBuild:452 - logical net 'N235' has no driver
WARNING:NgdBuild:452 - logical net 'N236' has no driver
WARNING:NgdBuild:452 - logical net 'N237' has no driver
WARNING:NgdBuild:452 - logical net 'N238' has no driver
WARNING:NgdBuild:452 - logical net 'N239' has no driver
WARNING:NgdBuild:452 - logical net 'N240' has no driver
WARNING:NgdBuild:452 - logical net 'N241' has no driver
WARNING:NgdBuild:452 - logical net 'N242' has no driver
WARNING:NgdBuild:452 - logical net 'N243' has no driver
WARNING:NgdBuild:452 - logical net 'N244' has no driver
WARNING:NgdBuild:452 - logical net 'N245' has no driver
WARNING:NgdBuild:452 - logical net 'N246' has no driver
WARNING:NgdBuild:452 - logical net 'N247' has no driver
WARNING:NgdBuild:452 - logical net 'N248' has no driver
WARNING:NgdBuild:452 - logical net 'N249' has no driver
WARNING:NgdBuild:452 - logical net 'N250' has no driver
WARNING:NgdBuild:452 - logical net 'N251' has no driver
WARNING:NgdBuild:452 - logical net 'N252' has no driver
WARNING:NgdBuild:452 - logical net 'N253' has no driver
WARNING:NgdBuild:452 - logical net 'N254' has no driver
WARNING:NgdBuild:452 - logical net 'N255' has no driver
WARNING:NgdBuild:452 - logical net 'N256' has no driver
WARNING:NgdBuild:452 - logical net 'N257' has no driver
WARNING:NgdBuild:452 - logical net 'N258' has no driver
WARNING:NgdBuild:452 - logical net 'N259' has no driver
WARNING:NgdBuild:452 - logical net 'N260' has no driver
WARNING:NgdBuild:452 - logical net 'N261' has no driver
WARNING:NgdBuild:452 - logical net 'N262' has no driver
WARNING:NgdBuild:452 - logical net 'N263' has no driver
WARNING:NgdBuild:452 - logical net 'N264' has no driver
WARNING:NgdBuild:452 - logical net 'N265' has no driver
WARNING:NgdBuild:452 - logical net 'N266' has no driver
WARNING:NgdBuild:452 - logical net 'N267' has no driver
WARNING:NgdBuild:452 - logical net 'N268' has no driver
WARNING:NgdBuild:452 - logical net 'N269' has no driver
WARNING:NgdBuild:452 - logical net 'N270' has no driver
WARNING:NgdBuild:452 - logical net 'N271' has no driver
WARNING:NgdBuild:452 - logical net 'N272' has no driver
WARNING:NgdBuild:452 - logical net 'N273' has no driver
WARNING:NgdBuild:452 - logical net 'N274' has no driver
WARNING:NgdBuild:452 - logical net 'N275' has no driver
WARNING:NgdBuild:452 - logical net 'N276' has no driver
WARNING:NgdBuild:452 - logical net 'N277' has no driver
WARNING:NgdBuild:452 - logical net 'N278' has no driver
WARNING:NgdBuild:452 - logical net 'N279' has no driver
WARNING:NgdBuild:483 - Attribute "INIT" on
   "axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_PNTR_MN
   GR/ch2_sg_idle" is on the wrong type of object.  Please see the Constraints
   Guide for more information on this attribute.

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings: 136

Writing NGD file "system.ngd" ...
Total REAL time to NGDBUILD completion:  29 sec
Total CPU time to NGDBUILD completion:   26 sec

Writing NGDBUILD log file "system.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o system_map.ncd -w -pr b -ol high -timing -detail system.ngd system.pcf 
#----------------------------------------------#
Release 14.7 - Map P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.7/ISE_DS/EDK/data/Xdh_PrimTypeLib.xda> with local file
<C:/Xilinx/14.7/ISE_DS/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "7z020clg484-1".
vvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvv
INFO:Security:51 - The XILINXD_LICENSE_FILE environment variable is not set.
INFO:Security:52 - The LM_LICENSE_FILE environment variable is set to
'1717@io.ece.iastate.edu;27008@io.ece.iastate.edu;
27006@io.ece.iastate.edu;27003@io.ece.iastate.edu'.
INFO:Security:54 - 'xc7z020' is a WebPack part.
WARNING:Security:43 - No license file was found in the standard Xilinx license
directory.
WARNING:Security:44 - Since no license file was found,
       please run the Xilinx License Configuration Manager
       (xlcm or "Manage Xilinx Licenses")
       to assist in obtaining a license.
WARNING:Security:42 - Your software subscription period has lapsed. Your current
version of Xilinx tools will continue to function, but you no longer qualify for
Xilinx software updates or new releases.
----------------------------------------------------------------------
WARNING:LIT:701 - PAD symbol "processing_system7_0_PS_SRSTB" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_PS_SRSTB" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_PS_CLK" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_PS_CLK" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_PS_PORB" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_PS_PORB" is not constrained
   (LOC) to a specific location.
Mapping design into LUTs...
Writing file system_map.ngm...
Running directed packing...
Running delay-based LUT packing...
Updating timing models...
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
Running timing-driven placement...
Total REAL time at the beginning of Placer: 33 secs 
Total CPU  time at the beginning of Placer: 28 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:2f4341ea) REAL time: 35 secs 

Phase 2.7  Design Feasibility Check
Phase 2.7  Design Feasibility Check (Checksum:2f4341ea) REAL time: 36 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:2f4341ea) REAL time: 36 secs 

Phase 4.2  Initial Placement for Architecture Specific Features

Phase 4.2  Initial Placement for Architecture Specific Features
(Checksum:7c6c523a) REAL time: 43 secs 

Phase 5.30  Global Clock Region Assignment
Phase 5.30  Global Clock Region Assignment (Checksum:7c6c523a) REAL time: 43 secs 

Phase 6.3  Local Placement Optimization
Phase 6.3  Local Placement Optimization (Checksum:7c6c523a) REAL time: 43 secs 

Phase 7.5  Local Placement Optimization
Phase 7.5  Local Placement Optimization (Checksum:7c6c523a) REAL time: 43 secs 

Phase 8.8  Global Placement
........................................
......
.......................................................................................................................
.................................................................................................................
...............................................................................................................
Phase 8.8  Global Placement (Checksum:36f01ee5) REAL time: 2 mins 23 secs 

Phase 9.5  Local Placement Optimization
Phase 9.5  Local Placement Optimization (Checksum:36f01ee5) REAL time: 2 mins 24 secs 

Phase 10.18  Placement Optimization
Phase 10.18  Placement Optimization (Checksum:da0dc35b) REAL time: 2 mins 35 secs 

Phase 11.5  Local Placement Optimization
Phase 11.5  Local Placement Optimization (Checksum:da0dc35b) REAL time: 2 mins 35 secs 

Phase 12.34  Placement Validation
Phase 12.34  Placement Validation (Checksum:da0dc35b) REAL time: 2 mins 35 secs 

Total REAL time to Placer completion: 2 mins 36 secs 
Total CPU  time to Placer completion: 2 mins 27 secs 
Running post-placement packing...
Writing output files...

Design Summary:
Number of errors:      0
Number of warnings:   50
Slice Logic Utilization:
  Number of Slice Registers:                 5,597 out of 106,400    5
    Number used as Flip Flops:               5,565
    Number used as Latches:                      0
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:               32
  Number of Slice LUTs:                      4,949 out of  53,200    9
    Number used as logic:                    4,105 out of  53,200    7
      Number using O6 output only:           2,813
      Number using O5 output only:              69
      Number using O5 and O6:                1,223
      Number used as ROM:                        0
    Number used as Memory:                     769 out of  17,400    4
      Number used as Dual Port RAM:            142
        Number using O6 output only:             6
        Number using O5 output only:            12
        Number using O5 and O6:                124
      Number used as Single Port RAM:            0
      Number used as Shift Register:           627
        Number using O6 output only:           627
        Number using O5 output only:             0
        Number using O5 and O6:                  0
    Number used exclusively as route-thrus:     75
      Number with same-slice register load:     53
      Number with same-slice carry load:        22
      Number with other load:                    0

Slice Logic Distribution:
  Number of occupied Slices:                 2,706 out of  13,300   20
  Number of LUT Flip Flop pairs used:        6,778
    Number with an unused Flip Flop:         1,774 out of   6,778   26
    Number with an unused LUT:               1,829 out of   6,778   26
    Number of fully used LUT-FF pairs:       3,175 out of   6,778   46
    Number of unique control sets:             345
    Number of slice register sites lost
      to control set restrictions:           1,478 out of 106,400    1

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.
  OVERMAPPING of BRAM resources should be ignored if the design is
  over-mapped for a non-BRAM resource or if placement fails.

IO Utilization:
  Number of bonded IOBs:                        29 out of     200   14
    Number of LOCed IOBs:                       29 out of      29  100
  Number of bonded IOPAD:                      130 out of     130  100
    IOB Flip Flops:                              5

Specific Feature Utilization:
  Number of RAMB36E1/FIFO36E1s:                  4 out of     140    2
    Number using RAMB36E1 only:                  4
    Number using FIFO36E1 only:                  0
  Number of RAMB18E1/FIFO18E1s:                  1 out of     280    1
    Number using RAMB18E1 only:                  1
    Number using FIFO18E1 only:                  0
  Number of BUFG/BUFGCTRLs:                      1 out of      32    3
    Number used as BUFGs:                        1
    Number used as BUFGCTRLs:                    0
  Number of IDELAYE2/IDELAYE2_FINEDELAYs:        0 out of     200    0
  Number of ILOGICE2/ILOGICE3/ISERDESE2s:        0 out of     200    0
  Number of ODELAYE2/ODELAYE2_FINEDELAYs:        0
  Number of OLOGICE2/OLOGICE3/OSERDESE2s:        5 out of     200    2
    Number used as OLOGICE2s:                    5
    Number used as OLOGICE3s:                    0
    Number used as OSERDESE2s:                   0
  Number of PHASER_IN/PHASER_IN_PHYs:            0 out of      16    0
  Number of PHASER_OUT/PHASER_OUT_PHYs:          0 out of      16    0
  Number of BSCANs:                              0 out of       4    0
  Number of BUFHCEs:                             0 out of      72    0
  Number of BUFRs:                               0 out of      16    0
  Number of CAPTUREs:                            0 out of       1    0
  Number of DNA_PORTs:                           0 out of       1    0
  Number of DSP48E1s:                            0 out of     220    0
  Number of EFUSE_USRs:                          0 out of       1    0
  Number of FRAME_ECCs:                          0 out of       1    0
  Number of ICAPs:                               0 out of       2    0
  Number of IDELAYCTRLs:                         0 out of       4    0
  Number of IN_FIFOs:                            0 out of      16    0
  Number of MMCME2_ADVs:                         0 out of       4    0
  Number of OUT_FIFOs:                           0 out of      16    0
  Number of PHASER_REFs:                         0 out of       4    0
  Number of PHY_CONTROLs:                        0 out of       4    0
  Number of PLLE2_ADVs:                          0 out of       4    0
  Number of PS7s:                                1 out of       1  100
  Number of STARTUPs:                            0 out of       1    0
  Number of XADCs:                               0 out of       1    0

Average Fanout of Non-Clock Nets:                3.77

Peak Memory Usage:  1001 MB
Total REAL time to MAP completion:  2 mins 42 secs 
Total CPU time to MAP completion:   2 mins 32 secs 

Mapping completed.
See MAP report file "system_map.mrp" for details.



#----------------------------------------------#
# Starting program par
# par -w -ol high system_map.ncd system.ncd system.pcf 
#----------------------------------------------#
Release 14.7 - par P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <C:/Xilinx/14.7/ISE_DS/EDK/data/parBmgr.acd> with local file
<C:/Xilinx/14.7/ISE_DS/ISE/data/parBmgr.acd>



Constraints file: system.pcf.
Loading device for application Rf_Device from file '7z020.nph' in environment
C:\Xilinx\14.7\ISE_DS\ISE\;C:\Xilinx\14.7\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc7z020, package clg484, speed -1
vvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvv
INFO:Security:51 - The XILINXD_LICENSE_FILE environment variable is not set.
INFO:Security:52 - The LM_LICENSE_FILE environment variable is set to '1717@io.ece.iastate.edu;27008@io.ece.iastate.edu;
27006@io.ece.iastate.edu;27003@io.ece.iastate.edu'.
INFO:Security:54 - 'xc7z020' is a WebPack part.
WARNING:Security:43 - No license file was found in the standard Xilinx license directory.
WARNING:Security:44 - Since no license file was found,
       please run the Xilinx License Configuration Manager
       (xlcm or "Manage Xilinx Licenses")
       to assist in obtaining a license.
WARNING:Security:42 - Your software subscription period has lapsed. Your current version of Xilinx tools will continue
to function, but you no longer qualify for Xilinx software updates or new releases.

----------------------------------------------------------------------

Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000 Celsius)
Initializing voltage to 0.950 Volts. (default - Range: 0.950 to 1.050 Volts)


Device speed data version:  "PRODUCTION 1.08 2013-10-13".



Device Utilization Summary:

   Number of BUFGs                           1 out of 32      3
   Number of External IOB33s                29 out of 200    14
      Number of LOCed IOB33s                29 out of 29    100

   Number of External IOPADs               130 out of 130   100
      Number of LOCed IOPADs               127 out of 130    97

   Number of OLOGICE2s                       5 out of 200     2
   Number of PS7s                            1 out of 1     100
   Number of RAMB18E1s                       1 out of 280     1
   Number of RAMB36E1s                       4 out of 140     2
   Number of Slices                       2706 out of 13300  20
   Number of Slice Registers              5597 out of 106400  5
      Number used as Flip Flops           5597
      Number used as Latches                 0
      Number used as LatchThrus              0

   Number of Slice LUTS                   4949 out of 53200   9
   Number of Slice LUT-Flip Flop pairs    6622 out of 53200  12


Overall effort level (-ol):   High 
Router effort level (-rl):    High 

INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more information, see the TSI report.  Please consult the Xilinx
   Command Line Tools User Guide for information on generating a TSI report.
Starting initial Timing Analysis.  REAL time: 16 secs 
Finished initial Timing Analysis.  REAL time: 16 secs 

WARNING:Par:288 - The signal
   axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRIT
   E.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mra
   m_RAM_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_S2MM.I_CH2_FTCH_FIFO_NEW/V6_S6_AND_LATER.I_SYNC
   _FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM14_RAMD_D1_O has no load.  PAR will not attempt
   to route this signal.
WARNING:Par:288 - The signal
   axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.I_CH1_FTCH_FIFO_NEW/V6_S6_AND_LATER.I_SYNC
   _FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM14_RAMD_D1_O has no load.  PAR will not attempt
   to route this signal.
WARNING:Par:288 - The signal
   axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_S2MM.I_CH2_FTCH_FIFO_NEW/V6_S6_AND_LATER.I_SYNC
   _FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM15_RAMD_D1_O has no load.  PAR will not attempt
   to route this signal.
WARNING:Par:288 - The signal
   axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.I_CH1_FTCH_FIFO_NEW/V6_S6_AND_LATER.I_SYNC
   _FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM15_RAMD_D1_O has no load.  PAR will not attempt
   to route this signal.
WARNING:Par:288 - The signal
   axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRIT
   E.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM
   _RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.I_CH1_FTCH_FIFO_NEW/V6_S6_AND_LATER.I_SYNC
   _FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM13_RAMD_D1_O has no load.  PAR will not attempt
   to route this signal.
WARNING:Par:288 - The signal
   axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_S2MM.I_CH2_FTCH_FIFO_NEW/V6_S6_AND_LATER.I_SYNC
   _FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM13_RAMD_D1_O has no load.  PAR will not attempt
   to route this signal.
WARNING:Par:288 - The signal
   axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_S2MM.I_CH2_FTCH_FIFO_NEW/V6_S6_AND_LATER.I_SYNC
   _FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM12_RAMD_D1_O has no load.  PAR will not attempt
   to route this signal.
WARNING:Par:288 - The signal
   axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.I_CH1_FTCH_FIFO_NEW/V6_S6_AND_LATER.I_SYNC
   _FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM12_RAMD_D1_O has no load.  PAR will not attempt
   to route this signal.
WARNING:Par:288 - The signal
   axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_S2MM.I_CH2_FTCH_FIFO_NEW/V6_S6_AND_LATER.I_SYNC
   _FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM4_RAMD_D1_O has no load.  PAR will not attempt
   to route this signal.
WARNING:Par:288 - The signal
   axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_S2MM.I_CH2_FTCH_FIFO_NEW/V6_S6_AND_LATER.I_SYNC
   _FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM11_RAMA_D1_DPO has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal
   axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_S2MM.I_CH2_FTCH_FIFO_NEW/V6_S6_AND_LATER.I_SYNC
   _FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM11_RAMB_D1_DPO has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal
   axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_S2MM.I_CH2_FTCH_FIFO_NEW/V6_S6_AND_LATER.I_SYNC
   _FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM11_RAMD_D1_O has no load.  PAR will not attempt
   to route this signal.
WARNING:Par:288 - The signal
   axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.I_CH1_FTCH_FIFO_NEW/V6_S6_AND_LATER.I_SYNC
   _FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM11_RAMA_D1_DPO has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal
   axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.I_CH1_FTCH_FIFO_NEW/V6_S6_AND_LATER.I_SYNC
   _FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM11_RAMB_D1_DPO has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal
   axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.I_CH1_FTCH_FIFO_NEW/V6_S6_AND_LATER.I_SYNC
   _FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM11_RAMD_D1_O has no load.  PAR will not attempt
   to route this signal.
WARNING:Par:288 - The signal axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/data_concat_61 has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/data_concat_63 has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/data_concat_55 has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal
   axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_S2MM.I_CH2_FTCH_FIFO_NEW/V6_S6_AND_LATER.I_SYNC
   _FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM9_RAMD_D1_O has no load.  PAR will not attempt
   to route this signal.
WARNING:Par:288 - The signal
   axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_S2MM.I_CH2_FTCH_FIFO_NEW/V6_S6_AND_LATER.I_SYNC
   _FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM5_RAMD_D1_O has no load.  PAR will not attempt
   to route this signal.
WARNING:Par:288 - The signal
   axi_dma_0/axi_dma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/S6.I_SYNC_FIFOGEN_F
   IFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_S2MM.I_CH2_FTCH_FIFO_NEW/V6_S6_AND_LATER.I_SYNC
   _FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMD_D1_O has no load.  PAR will not attempt
   to route this signal.
WARNING:Par:288 - The signal
   axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.I_CH1_FTCH_FIFO_NEW/V6_S6_AND_LATER.I_SYNC
   _FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM9_RAMD_D1_O has no load.  PAR will not attempt
   to route this signal.
WARNING:Par:288 - The signal
   axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_S2MM.I_CH2_FTCH_FIFO_NEW/V6_S6_AND_LATER.I_SYNC
   _FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM8_RAMD_D1_O has no load.  PAR will not attempt
   to route this signal.
WARNING:Par:288 - The signal
   axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_S2MM.I_CH2_FTCH_FIFO_NEW/V6_S6_AND_LATER.I_SYNC
   _FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3_RAMD_D1_O has no load.  PAR will not attempt
   to route this signal.
WARNING:Par:288 - The signal
   axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.I_CH1_FTCH_FIFO_NEW/V6_S6_AND_LATER.I_SYNC
   _FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM8_RAMD_D1_O has no load.  PAR will not attempt
   to route this signal.
WARNING:Par:288 - The signal
   axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.I_CH1_FTCH_FIFO_NEW/V6_S6_AND_LATER.I_SYNC
   _FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM5_RAMD_D1_O has no load.  PAR will not attempt
   to route this signal.
WARNING:Par:288 - The signal
   axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_S2MM.I_CH2_FTCH_FIFO_NEW/V6_S6_AND_LATER.I_SYNC
   _FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM7_RAMD_D1_O has no load.  PAR will not attempt
   to route this signal.
WARNING:Par:288 - The signal
   axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_S2MM.I_CH2_FTCH_FIFO_NEW/V6_S6_AND_LATER.I_SYNC
   _FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMD_D1_O has no load.  PAR will not attempt
   to route this signal.
WARNING:Par:288 - The signal
   axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_S2MM.I_CH2_FTCH_FIFO_NEW/V6_S6_AND_LATER.I_SYNC
   _FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM6_RAMD_D1_O has no load.  PAR will not attempt
   to route this signal.
WARNING:Par:288 - The signal
   axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_S2MM.I_CH2_FTCH_FIFO_NEW/V6_S6_AND_LATER.I_SYNC
   _FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM10_RAMB_D1_DPO has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal
   axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_S2MM.I_CH2_FTCH_FIFO_NEW/V6_S6_AND_LATER.I_SYNC
   _FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM10_RAMC_D1_DPO has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal
   axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_S2MM.I_CH2_FTCH_FIFO_NEW/V6_S6_AND_LATER.I_SYNC
   _FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM10_RAMD_D1_O has no load.  PAR will not attempt
   to route this signal.
WARNING:Par:288 - The signal
   axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.I_CH1_FTCH_FIFO_NEW/V6_S6_AND_LATER.I_SYNC
   _FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM6_RAMD_D1_O has no load.  PAR will not attempt
   to route this signal.
WARNING:Par:288 - The signal axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/data_concat_57 has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal
   axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.I_CH1_FTCH_FIFO_NEW/V6_S6_AND_LATER.I_SYNC
   _FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM10_RAMB_D1_DPO has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal
   axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.I_CH1_FTCH_FIFO_NEW/V6_S6_AND_LATER.I_SYNC
   _FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM10_RAMD_D1_O has no load.  PAR will not attempt
   to route this signal.
WARNING:Par:288 - The signal
   axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.I_CH1_FTCH_FIFO_NEW/V6_S6_AND_LATER.I_SYNC
   _FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM4_RAMD_D1_O has no load.  PAR will not attempt
   to route this signal.
WARNING:Par:288 - The signal
   axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.I_CH1_FTCH_FIFO_NEW/V6_S6_AND_LATER.I_SYNC
   _FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMD_D1_O has no load.  PAR will not attempt
   to route this signal.
WARNING:Par:288 - The signal
   axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.I_CH1_FTCH_FIFO_NEW/V6_S6_AND_LATER.I_SYNC
   _FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM7_RAMD_D1_O has no load.  PAR will not attempt
   to route this signal.
WARNING:Par:288 - The signal
   axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.I_CH1_FTCH_FIFO_NEW/V6_S6_AND_LATER.I_SYNC
   _FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMD_D1_O has no load.  PAR will not attempt
   to route this signal.
WARNING:Par:288 - The signal
   axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.I_CH1_FTCH_FIFO_NEW/V6_S6_AND_LATER.I_SYNC
   _FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3_RAMD_D1_O has no load.  PAR will not attempt
   to route this signal.
Starting Router


Phase  1  : 35620 unrouted;      REAL time: 22 secs 

Phase  2  : 27807 unrouted;      REAL time: 23 secs 

Phase  3  : 8784 unrouted;      REAL time: 32 secs 

Phase  4  : 8782 unrouted; (Setup:0, Hold:51806, Component Switching Limit:0)     REAL time: 36 secs 

Updating file: system.ncd with current fully routed design.

Phase  5  : 0 unrouted; (Setup:0, Hold:43884, Component Switching Limit:0)     REAL time: 45 secs 

Phase  6  : 0 unrouted; (Setup:0, Hold:43884, Component Switching Limit:0)     REAL time: 45 secs 

Phase  7  : 0 unrouted; (Setup:0, Hold:43884, Component Switching Limit:0)     REAL time: 45 secs 

Phase  8  : 0 unrouted; (Setup:0, Hold:43884, Component Switching Limit:0)     REAL time: 45 secs 

Phase  9  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 47 secs 
Total REAL time to Router completion: 47 secs 
Total CPU time to Router completion: 41 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|conware_0_ACLK_pin_O |              |      |      |            |             |
|                 BUF |BUFGCTRL_X0Y31| No   | 2201 |  0.435     |  2.057      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

* The fanout is the number of component pins not the individual BEL loads,
for example SLICE loads not FF loads.

Timing Score: 0 (Setup: 0, Hold: 0, Component Switching Limit: 0)

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
  TS_clk_fpga_0 = PERIOD TIMEGRP "clk_fpga_ | SETUP       |     0.098ns|     9.902ns|       0|           0
  0" 100 MHz HIGH 50| HOLD        |     0.002ns|            |       0|           0
----------------------------------------------------------------------------------------------------------
  PATH "TS_axi_interconnect_1_reset_resync_ | SETUP       |         N/A|     1.192ns|     N/A|           0
  path" TIG                                 |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_axi4lite_0_reset_resync_path" TI | SETUP       |         N/A|     1.092ns|     N/A|           0
  G                                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------


All constraints were met.
INFO:Timing:2761 - N/A entries in the Constraints List may indicate that the 
   constraint is not analyzed due to the following: No paths covered by this 
   constraint; Other constraints intersect with this constraint; or This 
   constraint was disabled by a Path Tracing Control. Please run the Timespec 
   Interaction Report (TSI) via command line (trce tsi) or Timing Analyzer GUI.


Generating Pad Report.

All signals are completely routed.

WARNING:Par:283 - There are 44 loadless signals in this design. This design will cause Bitgen to issue DRC warnings.

Total REAL time to PAR completion: 1 mins 1 secs 
Total CPU time to PAR completion: 44 secs 

Peak Memory Usage:  878 MB

Placer: Placement generated during map.
Routing: Completed - No errors found.
Timing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 46
Number of info messages: 1

Writing design to file system.ncd



PAR done!



#----------------------------------------------#
# Starting program post_par_trce
# trce -e 3 -xml system.twx system.ncd system.pcf 
#----------------------------------------------#
Release 14.7 - Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.


PMSPEC -- Overriding Xilinx file <C:/Xilinx/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <C:/Xilinx/14.7/ISE_DS/ISE/zynq/data/zynq.acd>
Loading device for application Rf_Device from file '7z020.nph' in environment
C:\Xilinx\14.7\ISE_DS\ISE\;C:\Xilinx\14.7\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc7z020, package clg484, speed -1
INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more
   information, see the TSI report.  Please consult the Xilinx Command Line
   Tools User Guide for information on generating a TSI report.
--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -e 3 -xml system.twx
system.ncd system.pcf


Design file:              system.ncd
Physical constraint file: system.pcf
Device,speed:             xc7z020,-1 (PRODUCTION 1.08 2013-10-13)
Report level:             error report
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in
   the unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of
   this model, and for more information on accounting for different loading conditions, please see the device datasheet.


Timing summary:
---------------

Timing errors: 0  Score: 0 (Setup/Max: 0, Hold: 0)

Constraints cover 194767 paths, 0 nets, and 29814 connections

Design statistics:
   Minimum period:   9.902ns (Maximum frequency: 100.990MHz)


Analysis completed Tue May 02 19:02:33 2017
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Number of info messages: 4
Total time: 18 secs 


xflow done!
touch __xps/system_routed
xilperl C:/Xilinx/14.7/ISE_DS/EDK/data/fpga_impl/observe_par.pl -error yes implementation/system.par
Analyzing implementation/system.par
"*********************************************"
"Running Bitgen.."
"*********************************************"
cd implementation & bitgen -w -f bitgen.ut system & cd ..
Release 14.7 - Bitgen P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <C:/Xilinx/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <C:/Xilinx/14.7/ISE_DS/ISE/zynq/data/zynq.acd>
Loading device for application Rf_Device from file '7z020.nph' in environment
C:\Xilinx\14.7\ISE_DS\ISE\;C:\Xilinx\14.7\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc7z020, package clg484, speed -1
Opened constraints file system.pcf.

Tue May 02 19:02:46 2017

Running DRC.
WARNING:PhysDesignRules:367 - The signal
   <axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slo
   t[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_ins
   t/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfif
   o.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMD_D1_O> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTC
   H_QUEUE_I/GEN_S2MM.I_CH2_FTCH_FIFO_NEW/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xs
   t_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM14_
   RAMD_D1_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTC
   H_QUEUE_I/GEN_MM2S.I_CH1_FTCH_FIFO_NEW/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xs
   t_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM14_
   RAMD_D1_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTC
   H_QUEUE_I/GEN_S2MM.I_CH2_FTCH_FIFO_NEW/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xs
   t_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM15_
   RAMD_D1_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTC
   H_QUEUE_I/GEN_MM2S.I_CH1_FTCH_FIFO_NEW/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xs
   t_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM15_
   RAMD_D1_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slo
   t[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_ins
   t/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/
   grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTC
   H_QUEUE_I/GEN_MM2S.I_CH1_FTCH_FIFO_NEW/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xs
   t_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM13_
   RAMD_D1_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTC
   H_QUEUE_I/GEN_S2MM.I_CH2_FTCH_FIFO_NEW/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xs
   t_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM13_
   RAMD_D1_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTC
   H_QUEUE_I/GEN_S2MM.I_CH2_FTCH_FIFO_NEW/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xs
   t_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM12_
   RAMD_D1_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTC
   H_QUEUE_I/GEN_MM2S.I_CH1_FTCH_FIFO_NEW/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xs
   t_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM12_
   RAMD_D1_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTC
   H_QUEUE_I/GEN_S2MM.I_CH2_FTCH_FIFO_NEW/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xs
   t_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM4_R
   AMD_D1_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTC
   H_QUEUE_I/GEN_S2MM.I_CH2_FTCH_FIFO_NEW/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xs
   t_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM11_
   RAMA_D1_DPO> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTC
   H_QUEUE_I/GEN_S2MM.I_CH2_FTCH_FIFO_NEW/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xs
   t_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM11_
   RAMB_D1_DPO> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTC
   H_QUEUE_I/GEN_S2MM.I_CH2_FTCH_FIFO_NEW/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xs
   t_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM11_
   RAMD_D1_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTC
   H_QUEUE_I/GEN_MM2S.I_CH1_FTCH_FIFO_NEW/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xs
   t_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM11_
   RAMA_D1_DPO> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTC
   H_QUEUE_I/GEN_MM2S.I_CH1_FTCH_FIFO_NEW/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xs
   t_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM11_
   RAMB_D1_DPO> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTC
   H_QUEUE_I/GEN_MM2S.I_CH1_FTCH_FIFO_NEW/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xs
   t_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM11_
   RAMD_D1_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/data_concat_6
   1> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/data_concat_6
   3> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/data_concat_5
   5> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTC
   H_QUEUE_I/GEN_S2MM.I_CH2_FTCH_FIFO_NEW/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xs
   t_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM9_R
   AMD_D1_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTC
   H_QUEUE_I/GEN_S2MM.I_CH2_FTCH_FIFO_NEW/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xs
   t_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM5_R
   AMD_D1_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <axi_dma_0/axi_dma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_
   ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/S6.I_SYNC_FIFOGEN_FIFO/V6_S6_AND_LA
   TER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_f
   ifo.mem/gdm.dm/Mram_RAM1_RAMD_D1_O> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTC
   H_QUEUE_I/GEN_S2MM.I_CH2_FTCH_FIFO_NEW/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xs
   t_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_R
   AMD_D1_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTC
   H_QUEUE_I/GEN_MM2S.I_CH1_FTCH_FIFO_NEW/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xs
   t_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM9_R
   AMD_D1_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTC
   H_QUEUE_I/GEN_S2MM.I_CH2_FTCH_FIFO_NEW/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xs
   t_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM8_R
   AMD_D1_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTC
   H_QUEUE_I/GEN_S2MM.I_CH2_FTCH_FIFO_NEW/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xs
   t_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3_R
   AMD_D1_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTC
   H_QUEUE_I/GEN_MM2S.I_CH1_FTCH_FIFO_NEW/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xs
   t_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM8_R
   AMD_D1_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTC
   H_QUEUE_I/GEN_MM2S.I_CH1_FTCH_FIFO_NEW/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xs
   t_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM5_R
   AMD_D1_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTC
   H_QUEUE_I/GEN_S2MM.I_CH2_FTCH_FIFO_NEW/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xs
   t_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM7_R
   AMD_D1_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTC
   H_QUEUE_I/GEN_S2MM.I_CH2_FTCH_FIFO_NEW/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xs
   t_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_R
   AMD_D1_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTC
   H_QUEUE_I/GEN_S2MM.I_CH2_FTCH_FIFO_NEW/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xs
   t_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM6_R
   AMD_D1_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTC
   H_QUEUE_I/GEN_S2MM.I_CH2_FTCH_FIFO_NEW/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xs
   t_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM10_
   RAMB_D1_DPO> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTC
   H_QUEUE_I/GEN_S2MM.I_CH2_FTCH_FIFO_NEW/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xs
   t_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM10_
   RAMC_D1_DPO> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTC
   H_QUEUE_I/GEN_S2MM.I_CH2_FTCH_FIFO_NEW/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xs
   t_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM10_
   RAMD_D1_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTC
   H_QUEUE_I/GEN_MM2S.I_CH1_FTCH_FIFO_NEW/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xs
   t_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM6_R
   AMD_D1_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/data_concat_5
   7> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTC
   H_QUEUE_I/GEN_MM2S.I_CH1_FTCH_FIFO_NEW/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xs
   t_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM10_
   RAMB_D1_DPO> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTC
   H_QUEUE_I/GEN_MM2S.I_CH1_FTCH_FIFO_NEW/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xs
   t_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM10_
   RAMD_D1_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTC
   H_QUEUE_I/GEN_MM2S.I_CH1_FTCH_FIFO_NEW/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xs
   t_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM4_R
   AMD_D1_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTC
   H_QUEUE_I/GEN_MM2S.I_CH1_FTCH_FIFO_NEW/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xs
   t_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_R
   AMD_D1_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTC
   H_QUEUE_I/GEN_MM2S.I_CH1_FTCH_FIFO_NEW/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xs
   t_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM7_R
   AMD_D1_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTC
   H_QUEUE_I/GEN_MM2S.I_CH1_FTCH_FIFO_NEW/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xs
   t_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_R
   AMD_D1_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTC
   H_QUEUE_I/GEN_MM2S.I_CH1_FTCH_FIFO_NEW/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xs
   t_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3_R
   AMD_D1_O> is incomplete. The signal does not drive any load pins in the
   design.
DRC detected 0 errors and 44 warnings.  Please see the previously displayed
individual error or warning messages for more details.
INFO:Security:51 - The XILINXD_LICENSE_FILE environment variable is not set.
INFO:Security:52 - The LM_LICENSE_FILE environment variable is set to
'1717@io.ece.iastate.edu;27008@io.ece.iastate.edu;
27006@io.ece.iastate.edu;27003@io.ece.iastate.edu'.
INFO:Security:54 - 'xc7z020' is a WebPack part.
WARNING:Security:43 - No license file was found in the standard Xilinx license
directory.
WARNING:Security:44 - Since no license file was found,
       please run the Xilinx License Configuration Manager
       (xlcm or "Manage Xilinx Licenses")
       to assist in obtaining a license.
WARNING:Security:42 - Your software subscription period has lapsed. Your current
version of Xilinx tools will continue to function, but you no longer qualify for
Xilinx software updates or new releases.

Creating bit map...
Saving bit stream in "system.bit".
Bitstream generation is complete.
Done!

********************************************************************************
At Local date and time: Tue May 02 19:03:23 2017
 xsdk.exe -hwspec \\my.files.iastate.edu\users\mdavies\Cpre488\conware\xps\system\SDK\SDK_Export\hw\system.xml started...
Xilinx Software Development Kit
Xilinx EDK 14.7 Build EDK_P.20131013
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
Done!
Writing filter settings....
Done writing filter settings to:
	\\my.files.iastate.edu\users\mdavies\Cpre488\conware\xps\system\etc\system.filters
Done writing Tab View settings to:
	\\my.files.iastate.edu\users\mdavies\Cpre488\conware\xps\system\etc\system.gui

********************************************************************************
At Local date and time: Tue May 02 19:20:47 2017
 make -f system.make exporttosdk started...
make: Nothing to be done for `exporttosdk'.
Done!

********************************************************************************
At Local date and time: Tue May 02 19:20:48 2017
 xsdk.exe -hwspec \\my.files.iastate.edu\users\mdavies\Cpre488\conware\xps\system\SDK\SDK_Export\hw\system.xml started...
Xilinx Software Development Kit
Xilinx EDK 14.7 Build EDK_P.20131013
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
Done!

********************************************************************************
At Local date and time: Tue May 02 19:21:19 2017
 make -f system.make hwclean started...
rm -f implementation/system.ngc
rm -f implementation/system_axi4lite_0_wrapper.ngc implementation/system_sws_8bits_wrapper.ngc implementation/system_btns_5bits_wrapper.ngc implementation/system_processing_system7_0_wrapper.ngc implementation/system_axi_dma_0_wrapper.ngc implementation/system_axi_interconnect_1_wrapper.ngc implementation/system_conware_0_wrapper.ngc
rm -f platgen.log
rm -f __xps/ise/_xmsgs/platgen.xmsgs
rm -f implementation/system.bmm
rm -rf implementation/cache
rm -f implementation/system.bit
rm -f implementation/system.ncd
rm -f implementation/system_bd.bmm 
rm -f implementation/system_map.ncd 
rm -f implementation/download.bit 
rm -f __xps/system_bits
rm -rf implementation synthesis xst hdl
rm -rf xst.srp system.srp
rm -f __xps/ise/_xmsgs/bitinit.xmsgs
rm -rf __xps/ps7_instance.mhs
Done!
Writing filter settings....
Done writing filter settings to:
	\\my.files.iastate.edu\users\mdavies\Cpre488\conware\xps\system\etc\system.filters
Done writing Tab View settings to:
	\\my.files.iastate.edu\users\mdavies\Cpre488\conware\xps\system\etc\system.gui
Writing filter settings....
Done writing filter settings to:
	\\my.files.iastate.edu\users\mdavies\Cpre488\conware\xps\system\etc\system.filters
Done writing Tab View settings to:
	\\my.files.iastate.edu\users\mdavies\Cpre488\conware\xps\system\etc\system.gui
Xilinx Platform Studio (XPS)
Xilinx EDK 14.7 Build EDK_P.20131013
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

Writing filter settings....
Done writing filter settings to:
	\\my.files.iastate.edu\users\mdavies\Cpre488\conware\xps\system\etc\system.filters
Done writing Tab View settings to:
	\\my.files.iastate.edu\users\mdavies\Cpre488\conware\xps\system\etc\system.gui
Assigned Driver generic 1.00.a for instance cownare_ctl_0
cownare_ctl_0 has been added to the project
WARNING:EDK:2137 - Peripheral cownare_ctl_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
Address Map for Processor processing_system7_0
  (0x40400000-0x4040ffff) axi_dma_0	axi4lite_0
  (0x41200000-0x4120ffff) SWs_8Bits	axi4lite_0
  (0x41240000-0x4124ffff) BTNs_5Bits	axi4lite_0
  (0x74400000-0x7440ffff) cownare_ctl_0	axi4lite_0
INFO:EDK - Do connection by refering to bus interface of a processing_system7_0 in design
INFO:EDK - Connect bus interface S_AXI to axi4lite_0
INFO:EDK - Connect clock port S_AXI_ACLK to processing_system7_0_FCLK_CLK0
INFO:EDK - Successfully did connection by refering to M_AXI_GP0 bus interface in processing_system7_0
INFO:EDK - External IO port grouping doneINFO:EDK - Generate address successfully
INFO:EDK - Successfully finished auto bus connection for IP instance: cownare_ctl_0

********************************************************************************
At Local date and time: Wed May 03 14:08:02 2017
 make -f system.make hwclean started...
rm -f implementation/system.ngc
rm -f implementation/system_axi4lite_0_wrapper.ngc implementation/system_sws_8bits_wrapper.ngc implementation/system_btns_5bits_wrapper.ngc implementation/system_processing_system7_0_wrapper.ngc implementation/system_axi_dma_0_wrapper.ngc implementation/system_axi_interconnect_1_wrapper.ngc implementation/system_conware_0_wrapper.ngc implementation/system_cownare_ctl_0_wrapper.ngc
rm -f platgen.log
rm -f __xps/ise/_xmsgs/platgen.xmsgs
rm -f implementation/system.bmm
rm -rf implementation/cache
rm -f implementation/system.bit
rm -f implementation/system.ncd
rm -f implementation/system_bd.bmm 
rm -f implementation/system_map.ncd 
rm -f implementation/download.bit 
rm -f __xps/system_bits
rm -rf implementation synthesis xst hdl
rm -rf xst.srp system.srp
rm -f __xps/ise/_xmsgs/bitinit.xmsgs
rm -rf __xps/ps7_instance.mhs
Done!

********************************************************************************
At Local date and time: Wed May 03 14:08:36 2017
 make -f system.make exporttosdk started...
IF NOT EXIST "SDK\SDK_Export\hw" @mkdir "SDK\SDK_Export\hw"
pscgen -mhs system.mhs -expdir SDK\SDK_Export\hw
Generating ps7_init code for Si version 1.... 
Generating ps7_init code for Si version 2.... 
Generating ps7_init code for Si version 3.... 
psf2Edward -inp system.xmp -flat_zynq -dont_run_checkhwsys -dont_add_loginfo -make_inst_lower -edwver 1.2 -xml SDK\SDK_Export\hw/system.xml 
Qt: Untested Windows version 6.2 detected!
Release 14.7 - psf2Edward EDK_P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
WARNING:EDK:2486 - The bitwidth 52 of new value 0xc00000000fe81 is greater than
   32
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: C_INTERCONNECT_M_AXI_BASE_ID -
   Failure in evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\EDK\data\coremodel\axi\data\tools_axi_v1_01_a.txt line
   19 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY:
   C_INTERCONNECT_M_AXI_IS_ACLK_ASYNC - Failure in evaluting ISVALID expresion
   "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\EDK\data\coremodel\axi\data\tools_axi_v1_01_a.txt line
   20 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: C_INTERCONNECT_M_AXI_ACLK_RATIO
   - Failure in evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\EDK\data\coremodel\axi\data\tools_axi_v1_01_a.txt line
   21 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY:
   C_INTERCONNECT_M_AXI_ARB_PRIORITY - Failure in evaluting ISVALID expresion
   "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\EDK\data\coremodel\axi\data\tools_axi_v1_01_a.txt line
   22 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: C_INTERCONNECT_M_AXI_AW_REGISTER
   - Failure in evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\EDK\data\coremodel\axi\data\tools_axi_v1_01_a.txt line
   23 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: C_INTERCONNECT_M_AXI_AR_REGISTER
   - Failure in evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\EDK\data\coremodel\axi\data\tools_axi_v1_01_a.txt line
   24 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: C_INTERCONNECT_M_AXI_W_REGISTER
   - Failure in evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\EDK\data\coremodel\axi\data\tools_axi_v1_01_a.txt line
   25 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: C_INTERCONNECT_M_AXI_R_REGISTER
   - Failure in evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\EDK\data\coremodel\axi\data\tools_axi_v1_01_a.txt line
   26 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: C_INTERCONNECT_M_AXI_B_REGISTER
   - Failure in evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\EDK\data\coremodel\axi\data\tools_axi_v1_01_a.txt line
   27 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY:
   C_INTERCONNECT_M_AXI_WRITE_FIFO_DEPTH - Failure in evaluting ISVALID
   expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\EDK\data\coremodel\axi\data\tools_axi_v1_01_a.txt line
   28 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY:
   C_INTERCONNECT_M_AXI_READ_FIFO_DEPTH - Failure in evaluting ISVALID expresion
   "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\EDK\data\coremodel\axi\data\tools_axi_v1_01_a.txt line
   29 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY:
   C_INTERCONNECT_M_AXI_WRITE_ISSUING - Failure in evaluting ISVALID expresion
   "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\EDK\data\coremodel\axi\data\tools_axi_v1_01_a.txt line
   30 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY:
   C_INTERCONNECT_M_AXI_READ_ISSUING - Failure in evaluting ISVALID expresion
   "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\EDK\data\coremodel\axi\data\tools_axi_v1_01_a.txt line
   31 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ACLK - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 119 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARESETN - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 120 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_AWID - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 121 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_AWADDR - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 122 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_AWLEN - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 123 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_AWSIZE - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 124 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_AWBURST - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 125 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_AWCACHE - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 126 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_AWPROT - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 127 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_AWLOCK - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 128 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_AWVALID - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 129 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_AWREADY - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 130 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_WDATA - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 131 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_WSTRB - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 132 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_WLAST - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 133 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_WVALID - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 134 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_WREADY - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 135 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_BID - Failure in evaluting
   ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 136 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_BRESP - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 137 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_BVALID - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 138 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_BREADY - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 139 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARID - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 140 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARADDR - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 141 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARLEN - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 142 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARSIZE - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 143 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARBURST - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 144 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARCACHE - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 145 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARPROT - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 146 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARLOCK - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 147 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARVALID - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 148 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARREADY - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 149 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_RID - Failure in evaluting
   ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 150 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_RDATA - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 151 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_RRESP - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 152 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_RLAST - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 153 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_RVALID - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 154 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_RREADY - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 155 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI - Failure in evaluting
   ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 73 
WARNING:EDK:4131 - IPNAME: ps7_qspi_0, PROPERTY: SCK_I - Failure in evaluting
   ISVALID expresion "(C_USE_STARTUP==0)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_qspi_v1_00
   _a\data\ps7_qspi_v2_1_0.mpd line 102 
WARNING:EDK:4131 - IPNAME: ps7_qspi_0, PROPERTY: SCK_O - Failure in evaluting
   ISVALID expresion "(C_USE_STARTUP==0)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_qspi_v1_00
   _a\data\ps7_qspi_v2_1_0.mpd line 103 
WARNING:EDK:4131 - IPNAME: ps7_qspi_0, PROPERTY: SCK_T - Failure in evaluting
   ISVALID expresion "(C_USE_STARTUP==0)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_qspi_v1_00
   _a\data\ps7_qspi_v2_1_0.mpd line 104 
WARNING:EDK:4131 - IPNAME: ps7_qspi_0, PROPERTY: SCK - Failure in evaluting
   ISVALID expresion "(C_USE_STARTUP==0)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_qspi_v1_00
   _a\data\ps7_qspi_v2_1_0.mpd line 122 

Overriding IP level properties ...

Computing clock values...

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor ps7_cortexa9_0
  (0000000000-0x0002ffff) ps7_ram_0	ps7_axi_interconnect_0
  (0x00100000-0x1fffffff) ps7_ddr_0	ps7_axi_interconnect_0
  (0x40400000-0x4040ffff) axi_dma_0	ps7_axi_interconnect_0->axi4lite_0
  (0x41200000-0x4120ffff) SWs_8Bits	ps7_axi_interconnect_0->axi4lite_0
  (0x41240000-0x4124ffff) BTNs_5Bits	ps7_axi_interconnect_0->axi4lite_0
  (0x74400000-0x7440ffff) cownare_ctl_0	ps7_axi_interconnect_0->axi4lite_0
  (0xe0001000-0xe0001fff) ps7_uart_1	ps7_axi_interconnect_0
  (0xe0002000-0xe0002fff) ps7_usb_0	ps7_axi_interconnect_0
  (0xe000a000-0xe000afff) ps7_gpio_0	ps7_axi_interconnect_0
  (0xe000b000-0xe000bfff) ps7_ethernet_0	ps7_axi_interconnect_0
  (0xe000d000-0xe000dfff) ps7_qspi_0	ps7_axi_interconnect_0
  (0xe0100000-0xe0100fff) ps7_sd_0	ps7_axi_interconnect_0
  (0xe0200000-0xe0200fff) ps7_iop_bus_config_0	ps7_axi_interconnect_0
  (0xf8000000-0xf8000fff) ps7_slcr_0	ps7_axi_interconnect_0
  (0xf8001000-0xf8001fff) ps7_ttc_0	ps7_axi_interconnect_0
  (0xf8003000-0xf8003fff) ps7_dma_s	ps7_axi_interconnect_0
  (0xf8004000-0xf8004fff) ps7_dma_ns	ps7_axi_interconnect_0
  (0xf8006000-0xf8006fff) ps7_ddrc_0	ps7_axi_interconnect_0
  (0xf8007000-0xf80070ff) ps7_dev_cfg_0	ps7_axi_interconnect_0
  (0xf8007100-0xf8007120) ps7_xadc_0	ps7_axi_interconnect_0
  (0xf8008000-0xf8008fff) ps7_afi_0	ps7_axi_interconnect_0
  (0xf8009000-0xf8009fff) ps7_afi_1	ps7_axi_interconnect_0
  (0xf800a000-0xf800afff) ps7_afi_2	ps7_axi_interconnect_0
  (0xf800b000-0xf800bfff) ps7_afi_3	ps7_axi_interconnect_0
  (0xf800c000-0xf800cfff) ps7_ocmc_0	ps7_axi_interconnect_0
  (0xf8800000-0xf88fffff) ps7_coresight_comp_0	ps7_axi_interconnect_0
  (0xf8900000-0xf89fffff) ps7_gpv_0	ps7_axi_interconnect_0
  (0xf8f00000-0xf8f000fc) ps7_scuc_0	ps7_axi_interconnect_0
  (0xf8f00100-0xf8f001ff) ps7_scugic_0	ps7_axi_interconnect_0
  (0xf8f00200-0xf8f002ff) ps7_globaltimer_0	ps7_axi_interconnect_0
  (0xf8f00600-0xf8f0061f) ps7_scutimer_0	ps7_axi_interconnect_0
  (0xf8f00620-0xf8f006ff) ps7_scuwdt_0	ps7_axi_interconnect_0
  (0xf8f01000-0xf8f01fff) ps7_intc_dist_0	ps7_axi_interconnect_0
  (0xf8f02000-0xf8f02fff) ps7_l2cachec_0	ps7_axi_interconnect_0
  (0xfc000000-0xfcffffff) ps7_qspi_linear_0	ps7_axi_interconnect_0
  (0xffff0000-0xfffffdff) ps7_ram_1	ps7_axi_interconnect_0
Address Map for Processor ps7_cortexa9_1
  (0000000000-0x0002ffff) ps7_ram_0	ps7_axi_interconnect_0
  (0x00100000-0x1fffffff) ps7_ddr_0	ps7_axi_interconnect_0
  (0x40400000-0x4040ffff) axi_dma_0	ps7_axi_interconnect_0->axi4lite_0
  (0x41200000-0x4120ffff) SWs_8Bits	ps7_axi_interconnect_0->axi4lite_0
  (0x41240000-0x4124ffff) BTNs_5Bits	ps7_axi_interconnect_0->axi4lite_0
  (0x74400000-0x7440ffff) cownare_ctl_0	ps7_axi_interconnect_0->axi4lite_0
  (0xe0001000-0xe0001fff) ps7_uart_1	ps7_axi_interconnect_0
  (0xe0002000-0xe0002fff) ps7_usb_0	ps7_axi_interconnect_0
  (0xe000a000-0xe000afff) ps7_gpio_0	ps7_axi_interconnect_0
  (0xe000b000-0xe000bfff) ps7_ethernet_0	ps7_axi_interconnect_0
  (0xe000d000-0xe000dfff) ps7_qspi_0	ps7_axi_interconnect_0
  (0xe0100000-0xe0100fff) ps7_sd_0	ps7_axi_interconnect_0
  (0xe0200000-0xe0200fff) ps7_iop_bus_config_0	ps7_axi_interconnect_0
  (0xf8000000-0xf8000fff) ps7_slcr_0	ps7_axi_interconnect_0
  (0xf8001000-0xf8001fff) ps7_ttc_0	ps7_axi_interconnect_0
  (0xf8003000-0xf8003fff) ps7_dma_s	ps7_axi_interconnect_0
  (0xf8004000-0xf8004fff) ps7_dma_ns	ps7_axi_interconnect_0
  (0xf8006000-0xf8006fff) ps7_ddrc_0	ps7_axi_interconnect_0
  (0xf8007000-0xf80070ff) ps7_dev_cfg_0	ps7_axi_interconnect_0
  (0xf8007100-0xf8007120) ps7_xadc_0	ps7_axi_interconnect_0
  (0xf8008000-0xf8008fff) ps7_afi_0	ps7_axi_interconnect_0
  (0xf8009000-0xf8009fff) ps7_afi_1	ps7_axi_interconnect_0
  (0xf800a000-0xf800afff) ps7_afi_2	ps7_axi_interconnect_0
  (0xf800b000-0xf800bfff) ps7_afi_3	ps7_axi_interconnect_0
  (0xf800c000-0xf800cfff) ps7_ocmc_0	ps7_axi_interconnect_0
  (0xf8800000-0xf88fffff) ps7_coresight_comp_0	ps7_axi_interconnect_0
  (0xf8900000-0xf89fffff) ps7_gpv_0	ps7_axi_interconnect_0
  (0xf8f00000-0xf8f000fc) ps7_scuc_0	ps7_axi_interconnect_0
  (0xf8f00100-0xf8f001ff) ps7_scugic_0	ps7_axi_interconnect_0
  (0xf8f00200-0xf8f002ff) ps7_globaltimer_0	ps7_axi_interconnect_0
  (0xf8f00600-0xf8f0061f) ps7_scutimer_0	ps7_axi_interconnect_0
  (0xf8f00620-0xf8f006ff) ps7_scuwdt_0	ps7_axi_interconnect_0
  (0xf8f01000-0xf8f01fff) ps7_intc_dist_0	ps7_axi_interconnect_0
  (0xf8f02000-0xf8f02fff) ps7_l2cachec_0	ps7_axi_interconnect_0
  (0xfc000000-0xfcffffff) ps7_qspi_linear_0	ps7_axi_interconnect_0
  (0xffff0000-0xfffffdff) ps7_ram_1	ps7_axi_interconnect_0

Checking platform address map ...
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: C_INTERCONNECT_M_AXI_BASE_ID -
   Failure in evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\EDK\data\coremodel\axi\data\tools_axi_v1_01_a.txt line
   19 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY:
   C_INTERCONNECT_M_AXI_IS_ACLK_ASYNC - Failure in evaluting ISVALID expresion
   "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\EDK\data\coremodel\axi\data\tools_axi_v1_01_a.txt line
   20 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: C_INTERCONNECT_M_AXI_ACLK_RATIO
   - Failure in evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\EDK\data\coremodel\axi\data\tools_axi_v1_01_a.txt line
   21 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY:
   C_INTERCONNECT_M_AXI_ARB_PRIORITY - Failure in evaluting ISVALID expresion
   "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\EDK\data\coremodel\axi\data\tools_axi_v1_01_a.txt line
   22 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: C_INTERCONNECT_M_AXI_AW_REGISTER
   - Failure in evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\EDK\data\coremodel\axi\data\tools_axi_v1_01_a.txt line
   23 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: C_INTERCONNECT_M_AXI_AR_REGISTER
   - Failure in evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\EDK\data\coremodel\axi\data\tools_axi_v1_01_a.txt line
   24 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: C_INTERCONNECT_M_AXI_W_REGISTER
   - Failure in evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\EDK\data\coremodel\axi\data\tools_axi_v1_01_a.txt line
   25 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: C_INTERCONNECT_M_AXI_R_REGISTER
   - Failure in evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\EDK\data\coremodel\axi\data\tools_axi_v1_01_a.txt line
   26 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: C_INTERCONNECT_M_AXI_B_REGISTER
   - Failure in evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\EDK\data\coremodel\axi\data\tools_axi_v1_01_a.txt line
   27 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY:
   C_INTERCONNECT_M_AXI_WRITE_FIFO_DEPTH - Failure in evaluting ISVALID
   expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\EDK\data\coremodel\axi\data\tools_axi_v1_01_a.txt line
   28 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY:
   C_INTERCONNECT_M_AXI_READ_FIFO_DEPTH - Failure in evaluting ISVALID expresion
   "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\EDK\data\coremodel\axi\data\tools_axi_v1_01_a.txt line
   29 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY:
   C_INTERCONNECT_M_AXI_WRITE_ISSUING - Failure in evaluting ISVALID expresion
   "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\EDK\data\coremodel\axi\data\tools_axi_v1_01_a.txt line
   30 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY:
   C_INTERCONNECT_M_AXI_READ_ISSUING - Failure in evaluting ISVALID expresion
   "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\EDK\data\coremodel\axi\data\tools_axi_v1_01_a.txt line
   31 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ACLK - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 119 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARESETN - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 120 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_AWID - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 121 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_AWADDR - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 122 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_AWLEN - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 123 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_AWSIZE - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 124 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_AWBURST - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 125 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_AWCACHE - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 126 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_AWPROT - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 127 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_AWLOCK - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 128 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_AWVALID - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 129 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_AWREADY - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 130 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_WDATA - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 131 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_WSTRB - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 132 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_WLAST - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 133 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_WVALID - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 134 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_WREADY - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 135 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_BID - Failure in evaluting
   ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 136 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_BRESP - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 137 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_BVALID - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 138 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_BREADY - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 139 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARID - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 140 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARADDR - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 141 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARLEN - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 142 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARSIZE - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 143 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARBURST - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 144 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARCACHE - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 145 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARPROT - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 146 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARLOCK - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 147 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARVALID - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 148 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARREADY - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 149 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_RID - Failure in evaluting
   ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 150 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_RDATA - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 151 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_RRESP - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 152 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_RLAST - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 153 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_RVALID - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 154 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_RREADY - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 155 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI - Failure in evaluting
   ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 73 
WARNING:EDK:4131 - IPNAME: ps7_qspi_0, PROPERTY: SCK_I - Failure in evaluting
   ISVALID expresion "(C_USE_STARTUP==0)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_qspi_v1_00
   _a\data\ps7_qspi_v2_1_0.mpd line 102 
WARNING:EDK:4131 - IPNAME: ps7_qspi_0, PROPERTY: SCK_O - Failure in evaluting
   ISVALID expresion "(C_USE_STARTUP==0)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_qspi_v1_00
   _a\data\ps7_qspi_v2_1_0.mpd line 103 
WARNING:EDK:4131 - IPNAME: ps7_qspi_0, PROPERTY: SCK_T - Failure in evaluting
   ISVALID expresion "(C_USE_STARTUP==0)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_qspi_v1_00
   _a\data\ps7_qspi_v2_1_0.mpd line 104 
WARNING:EDK:4131 - IPNAME: ps7_qspi_0, PROPERTY: SCK - Failure in evaluting
   ISVALID expresion "(C_USE_STARTUP==0)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_qspi_v1_00
   _a\data\ps7_qspi_v2_1_0.mpd line 122 
Conversion to XML complete.
xdsgen -inp system.xmp -report SDK\SDK_Export\hw/system.html  -make_docs_local
Release 14.7 - xdsgen EDK_P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Qt: Untested Windows version 6.2 detected!
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_interconnect;v=v1_06_a;d=ds768
   _axi_interconnect.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_gpio;v=v1_01_b;d=ds744_axi_gpi
   o.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_gpio;v=v1_01_b;d=ds744_axi_gpi
   o.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_dma;v=v6_03_a;d=pg021_axi_dma.
   pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_interconnect;v=v1_06_a;d=ds768
   _axi_interconnect.pdf
Generated Block Diagram.
Rasterizing axi4lite_0.jpg.....
Rasterizing SWs_8Bits.jpg.....
Rasterizing BTNs_5Bits.jpg.....
Rasterizing processing_system7_0.jpg.....
Rasterizing axi_dma_0.jpg.....
Rasterizing axi_interconnect_1.jpg.....
Rasterizing conware_0.jpg.....
Rasterizing cownare_ctl_0.jpg.....
Rasterizing system_blkd.jpg.....
Report generated.
Report generation completed.
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc7z020clg484-1 -lang vhdl -intstyle default    -msg __xps/ise/xmsgprops.lst system.mhs

Release 14.7 - platgen Xilinx EDK 14.7 Build EDK_P.20131013
 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc7z020clg484-1 -lang vhdl -intstyle default -msg
__xps/ise/xmsgprops.lst system.mhs 

WARNING:EDK - INFO:Security:51 - The XILINXD_LICENSE_FILE environment variable
   is not set.
   INFO:Security:52 - The LM_LICENSE_FILE environment variable is set to
   '1717@io.ece.iastate.edu;27008@io.ece.iastate.edu;
   27006@io.ece.iastate.edu;27003@io.ece.iastate.edu'.
   INFO:Security:71 - If a license for part 'xc7z020' is available, it will be
   possible to use 'XPS_TDP' instead of 'XPS'.
   WARNING:Security:43 - No license file was found in the standard Xilinx
   license directory.
   WARNING:Security:44 - Since no license file was found,
          please run the Xilinx License Configuration Manager
          (xlcm or "Manage Xilinx Licenses")
          to assist in obtaining a license.
   WARNING:Security:42 - Your software subscription period has lapsed. Your
   current version of Xilinx tools will continue to function, but you no longer
   qualify for Xilinx software updates or new releases.


Parse U:/Cpre488/conware/xps/system/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 300 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 304 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 308 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 312 
INFO:EDK:4130 - IPNAME: axi_dma, INSTANCE:axi_dma_0 - tcl is overriding
   PARAMETER C_M_AXIS_MM2S_PROTOCOL value to GENERIC -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_dma_v6_03_a\data
   \axi_dma_v2_1_0.mpd line 150 
INFO:EDK:4130 - IPNAME: axi_dma, INSTANCE:axi_dma_0 - tcl is overriding
   PARAMETER C_S_AXIS_S2MM_PROTOCOL value to GENERIC -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_dma_v6_03_a\data
   \axi_dma_v2_1_0.mpd line 151 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock
   'processing_system7_0_PS_CLK' is not specified. Clock DRCs will not be
   performed for IPs connected to that clock port, unless they are connected
   through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
  (0x40400000-0x4040ffff) axi_dma_0	axi4lite_0
  (0x41200000-0x4120ffff) SWs_8Bits	axi4lite_0
  (0x41240000-0x4124ffff) BTNs_5Bits	axi4lite_0
  (0x74400000-0x7440ffff) cownare_ctl_0	axi4lite_0

Checking platform address map ...

Checking platform configuration ...
IPNAME: axi_interconnect, INSTANCE: axi4lite_0 - 1 master(s) : 4 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi_interconnect_1 - 3 master(s) : 1
slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: conware_0_CONWARE_BUFFER_pin, CONNECTOR: CONWARE_BUFFER
   - No driver found. Port will be driven to GND -
   U:\Cpre488\conware\xps\system\system.mhs line 42 
WARNING:EDK:4180 - PORT: s_axis_s2mm_tuser, CONNECTOR: conware_0_M_AXIS_TUSER -
   No driver found. Port will be driven to GND -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_dma_v6_03_a\data
   \axi_dma_v2_1_0.mpd line 259 
WARNING:EDK:4180 - PORT: s_axis_s2mm_tid, CONNECTOR: conware_0_M_AXIS_TID - No
   driver found. Port will be driven to GND -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_dma_v6_03_a\data
   \axi_dma_v2_1_0.mpd line 260 
WARNING:EDK:4180 - PORT: s_axis_s2mm_tdest, CONNECTOR: conware_0_M_AXIS_TDEST -
   No driver found. Port will be driven to GND -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_dma_v6_03_a\data
   \axi_dma_v2_1_0.mpd line 261 
WARNING:EDK:4181 - PORT: mm2s_prmry_reset_out_n, CONNECTOR: RESET_OUT_N -
   floating connection -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_dma_v6_03_a\data
   \axi_dma_v2_1_0.mpd line 221 
WARNING:EDK:4181 - PORT: mm2s_cntrl_reset_out_n, CONNECTOR: RESET_OUT_N -
   floating connection -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_dma_v6_03_a\data
   \axi_dma_v2_1_0.mpd line 230 
WARNING:EDK:4181 - PORT: s2mm_prmry_reset_out_n, CONNECTOR: RESET_OUT_N -
   floating connection -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_dma_v6_03_a\data
   \axi_dma_v2_1_0.mpd line 253 
WARNING:EDK:4181 - PORT: s2mm_sts_reset_out_n, CONNECTOR: RESET_OUT_N - floating
   connection -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_dma_v6_03_a\data
   \axi_dma_v2_1_0.mpd line 262 
WARNING:EDK:4181 - PORT: m_axis_mm2s_tkeep, CONNECTOR:
   axi_dma_0_M_AXIS_MM2S_TKEEP - floating connection -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_dma_v6_03_a\data
   \axi_dma_v2_1_0.mpd line 223 
WARNING:EDK:4181 - PORT: m_axis_mm2s_tuser, CONNECTOR:
   axi_dma_0_M_AXIS_MM2S_TUSER - floating connection -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_dma_v6_03_a\data
   \axi_dma_v2_1_0.mpd line 227 
WARNING:EDK:4181 - PORT: m_axis_mm2s_tid, CONNECTOR: axi_dma_0_M_AXIS_MM2S_TID -
   floating connection -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_dma_v6_03_a\data
   \axi_dma_v2_1_0.mpd line 228 
WARNING:EDK:4181 - PORT: m_axis_mm2s_tdest, CONNECTOR:
   axi_dma_0_M_AXIS_MM2S_TDEST - floating connection -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_dma_v6_03_a\data
   \axi_dma_v2_1_0.mpd line 229 
WARNING:EDK:4181 - PORT: M_AXIS_TSTRB, CONNECTOR: conware_0_M_AXIS_TSTRB -
   floating connection -
   U:\Cpre488\conware\xps\system\pcores\conware_v1_00_a\data\conware_v2_1_0.mpd
   line 39 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi4lite_0.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is
   overriding PARAMETER C_RANGE_CHECK value to 1 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 149 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_FCLK_CLK1_BUF value to FALSE -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 351 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_FCLK_CLK2_BUF value to FALSE -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 352 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_FCLK_CLK3_BUF value to FALSE -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 353 

INFO: Setting C_RANGE_CHECK = OFF for axi_interconnect axi_interconnect_1; no
DECERR checking will be performed.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_RANGE_CHECK value to 0 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 149 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...
ZynqConfig: Terminated for tcl mode

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
ZynqConfig: Terminated for tcl mode

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: No asynchronous clock conversions in axi_interconnect axi4lite_0.
ZynqConfig: Terminated for tcl mode
INFO: No asynchronous clock conversions in axi_interconnect axi_interconnect_1.

Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...

Elaborating instances ...

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 1.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:axi4lite_0 - U:\Cpre488\conware\xps\system\system.mhs line 45 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file <C:/Xilinx/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <C:/Xilinx/14.7/ISE_DS/ISE/zynq/data/zynq.acd>
INSTANCE:sws_8bits - U:\Cpre488\conware\xps\system\system.mhs line 53 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file <C:/Xilinx/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <C:/Xilinx/14.7/ISE_DS/ISE/zynq/data/zynq.acd>
INSTANCE:btns_5bits - U:\Cpre488\conware\xps\system\system.mhs line 67 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file <C:/Xilinx/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <C:/Xilinx/14.7/ISE_DS/ISE/zynq/data/zynq.acd>
INSTANCE:processing_system7_0 - U:\Cpre488\conware\xps\system\system.mhs line 81
- Running XST synthesis
PMSPEC -- Overriding Xilinx file <C:/Xilinx/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <C:/Xilinx/14.7/ISE_DS/ISE/zynq/data/zynq.acd>
INSTANCE:axi_dma_0 - U:\Cpre488\conware\xps\system\system.mhs line 173 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file <C:/Xilinx/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <C:/Xilinx/14.7/ISE_DS/ISE/zynq/data/zynq.acd>
INSTANCE:axi_interconnect_1 - U:\Cpre488\conware\xps\system\system.mhs line 199
- Running XST synthesis
PMSPEC -- Overriding Xilinx file <C:/Xilinx/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <C:/Xilinx/14.7/ISE_DS/ISE/zynq/data/zynq.acd>
INSTANCE:conware_0 - U:\Cpre488\conware\xps\system\system.mhs line 207 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file <C:/Xilinx/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <C:/Xilinx/14.7/ISE_DS/ISE/zynq/data/zynq.acd>
ERROR:HDLCompiler:715 - "//my.files.iastate.edu/users/mdavies/Cpre488/conware/xps/system/pcores/conware_v1_00_a/hdl/verilog/buffer2axis.v" Line 58: Port buffer is not defined
ERROR:HDLCompiler:598 - "//my.files.iastate.edu/users/mdavies/Cpre488/conware/xps/system/pcores/conware_v1_00_a/hdl/verilog/buffer2axis.v" Line 1: Module <buffer2axis> ignored due to previous errors.
ERROR:EDK:546 - Aborting XST flow execution!
INFO:EDK:2246 - Refer to
   U:\Cpre488\conware\xps\system\synthesis\system_conware_0_wrapper_xst.srp for
   details

Running NGCBUILD ...
IPNAME:system_axi4lite_0_wrapper INSTANCE:axi4lite_0 -
U:\Cpre488\conware\xps\system\system.mhs line 45 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file <C:/Xilinx/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <C:/Xilinx/14.7/ISE_DS/ISE/zynq/data/zynq.acd>

Command Line: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc7z020clg484-1 -intstyle silent -i -sd .. system_axi4lite_0_wrapper.ngc
../system_axi4lite_0_wrapper

Reading NGO file
"U:/Cpre488/conware/xps/system/implementation/axi4lite_0_wrapper/system_axi4lite
_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_axi4lite_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  3 sec
Total CPU time to NGCBUILD completion:   3 sec

Writing NGCBUILD log file "../system_axi4lite_0_wrapper.blc"...

NGCBUILD done.
IPNAME:system_axi_dma_0_wrapper INSTANCE:axi_dma_0 -
U:\Cpre488\conware\xps\system\system.mhs line 173 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file <C:/Xilinx/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <C:/Xilinx/14.7/ISE_DS/ISE/zynq/data/zynq.acd>

Command Line: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc7z020clg484-1 -intstyle silent -i -sd .. system_axi_dma_0_wrapper.ngc
../system_axi_dma_0_wrapper

Reading NGO file
"U:/Cpre488/conware/xps/system/implementation/axi_dma_0_wrapper/system_axi_dma_0
_wrapper.ngc" ...
Loading design module "../system_axi_dma_0_wrapper_fifo_generator_v9_3_1.ngc"...
Loading design module "../system_axi_dma_0_wrapper_fifo_generator_v9_3_2.ngc"...
Loading design module "../system_axi_dma_0_wrapper_fifo_generator_v9_3_3.ngc"...
Loading design module "../system_axi_dma_0_wrapper_fifo_generator_v9_3_4.ngc"...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_axi_dma_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  5 sec
Total CPU time to NGCBUILD completion:   4 sec

Writing NGCBUILD log file "../system_axi_dma_0_wrapper.blc"...

NGCBUILD done.
IPNAME:system_axi_interconnect_1_wrapper INSTANCE:axi_interconnect_1 -
U:\Cpre488\conware\xps\system\system.mhs line 199 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file <C:/Xilinx/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <C:/Xilinx/14.7/ISE_DS/ISE/zynq/data/zynq.acd>

Command Line: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc7z020clg484-1 -intstyle silent -i -sd .. system_axi_interconnect_1_wrapper.ngc
../system_axi_interconnect_1_wrapper

Reading NGO file
"U:/Cpre488/conware/xps/system/implementation/axi_interconnect_1_wrapper/system_
axi_interconnect_1_wrapper.ngc" ...
Loading design module
"../system_axi_interconnect_1_wrapper_fifo_generator_v9_1_1.ngc"...
Loading design module
"../system_axi_interconnect_1_wrapper_fifo_generator_v9_1_2.ngc"...
Loading design module
"../system_axi_interconnect_1_wrapper_fifo_generator_v9_1_3.ngc"...
Loading design module
"../system_axi_interconnect_1_wrapper_fifo_generator_v9_1_4.ngc"...
Loading design module
"../system_axi_interconnect_1_wrapper_fifo_generator_v9_1_5.ngc"...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_axi_interconnect_1_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  5 sec
Total CPU time to NGCBUILD completion:   3 sec

Writing NGCBUILD log file "../system_axi_interconnect_1_wrapper.blc"...

NGCBUILD done.
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...
ERROR:EDK:440 - platgen failed with errors!
make: *** [implementation/system.bmm] Error 2
Done!

********************************************************************************
At Local date and time: Wed May 03 14:30:39 2017
 make -f system.make exporttosdk started...
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc7z020clg484-1 -lang vhdl -intstyle default    -msg __xps/ise/xmsgprops.lst system.mhs

Release 14.7 - platgen Xilinx EDK 14.7 Build EDK_P.20131013
 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc7z020clg484-1 -lang vhdl -intstyle default -msg
__xps/ise/xmsgprops.lst system.mhs 

WARNING:EDK - INFO:Security:51 - The XILINXD_LICENSE_FILE environment variable
   is not set.
   INFO:Security:52 - The LM_LICENSE_FILE environment variable is set to
   '1717@io.ece.iastate.edu;27008@io.ece.iastate.edu;
   27006@io.ece.iastate.edu;27003@io.ece.iastate.edu'.
   INFO:Security:71 - If a license for part 'xc7z020' is available, it will be
   possible to use 'XPS_TDP' instead of 'XPS'.
   WARNING:Security:43 - No license file was found in the standard Xilinx
   license directory.
   WARNING:Security:44 - Since no license file was found,
          please run the Xilinx License Configuration Manager
          (xlcm or "Manage Xilinx Licenses")
          to assist in obtaining a license.
   WARNING:Security:42 - Your software subscription period has lapsed. Your
   current version of Xilinx tools will continue to function, but you no longer
   qualify for Xilinx software updates or new releases.


Parse U:/Cpre488/conware/xps/system/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 300 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 304 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 308 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 312 
INFO:EDK:4130 - IPNAME: axi_dma, INSTANCE:axi_dma_0 - tcl is overriding
   PARAMETER C_M_AXIS_MM2S_PROTOCOL value to GENERIC -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_dma_v6_03_a\data
   \axi_dma_v2_1_0.mpd line 150 
INFO:EDK:4130 - IPNAME: axi_dma, INSTANCE:axi_dma_0 - tcl is overriding
   PARAMETER C_S_AXIS_S2MM_PROTOCOL value to GENERIC -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_dma_v6_03_a\data
   \axi_dma_v2_1_0.mpd line 151 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock
   'processing_system7_0_PS_CLK' is not specified. Clock DRCs will not be
   performed for IPs connected to that clock port, unless they are connected
   through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
  (0x40400000-0x4040ffff) axi_dma_0	axi4lite_0
  (0x41200000-0x4120ffff) SWs_8Bits	axi4lite_0
  (0x41240000-0x4124ffff) BTNs_5Bits	axi4lite_0
  (0x74400000-0x7440ffff) cownare_ctl_0	axi4lite_0

Checking platform address map ...

Checking platform configuration ...
IPNAME: axi_interconnect, INSTANCE: axi4lite_0 - 1 master(s) : 4 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi_interconnect_1 - 3 master(s) : 1
slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: conware_0_CONWARE_BUFFER_pin, CONNECTOR: CONWARE_BUFFER
   - No driver found. Port will be driven to GND -
   U:\Cpre488\conware\xps\system\system.mhs line 42 
WARNING:EDK:4180 - PORT: s_axis_s2mm_tuser, CONNECTOR: conware_0_M_AXIS_TUSER -
   No driver found. Port will be driven to GND -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_dma_v6_03_a\data
   \axi_dma_v2_1_0.mpd line 259 
WARNING:EDK:4180 - PORT: s_axis_s2mm_tid, CONNECTOR: conware_0_M_AXIS_TID - No
   driver found. Port will be driven to GND -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_dma_v6_03_a\data
   \axi_dma_v2_1_0.mpd line 260 
WARNING:EDK:4180 - PORT: s_axis_s2mm_tdest, CONNECTOR: conware_0_M_AXIS_TDEST -
   No driver found. Port will be driven to GND -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_dma_v6_03_a\data
   \axi_dma_v2_1_0.mpd line 261 
WARNING:EDK:4181 - PORT: mm2s_prmry_reset_out_n, CONNECTOR: RESET_OUT_N -
   floating connection -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_dma_v6_03_a\data
   \axi_dma_v2_1_0.mpd line 221 
WARNING:EDK:4181 - PORT: mm2s_cntrl_reset_out_n, CONNECTOR: RESET_OUT_N -
   floating connection -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_dma_v6_03_a\data
   \axi_dma_v2_1_0.mpd line 230 
WARNING:EDK:4181 - PORT: s2mm_prmry_reset_out_n, CONNECTOR: RESET_OUT_N -
   floating connection -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_dma_v6_03_a\data
   \axi_dma_v2_1_0.mpd line 253 
WARNING:EDK:4181 - PORT: s2mm_sts_reset_out_n, CONNECTOR: RESET_OUT_N - floating
   connection -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_dma_v6_03_a\data
   \axi_dma_v2_1_0.mpd line 262 
WARNING:EDK:4181 - PORT: m_axis_mm2s_tkeep, CONNECTOR:
   axi_dma_0_M_AXIS_MM2S_TKEEP - floating connection -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_dma_v6_03_a\data
   \axi_dma_v2_1_0.mpd line 223 
WARNING:EDK:4181 - PORT: m_axis_mm2s_tuser, CONNECTOR:
   axi_dma_0_M_AXIS_MM2S_TUSER - floating connection -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_dma_v6_03_a\data
   \axi_dma_v2_1_0.mpd line 227 
WARNING:EDK:4181 - PORT: m_axis_mm2s_tid, CONNECTOR: axi_dma_0_M_AXIS_MM2S_TID -
   floating connection -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_dma_v6_03_a\data
   \axi_dma_v2_1_0.mpd line 228 
WARNING:EDK:4181 - PORT: m_axis_mm2s_tdest, CONNECTOR:
   axi_dma_0_M_AXIS_MM2S_TDEST - floating connection -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_dma_v6_03_a\data
   \axi_dma_v2_1_0.mpd line 229 
WARNING:EDK:4181 - PORT: M_AXIS_TSTRB, CONNECTOR: conware_0_M_AXIS_TSTRB -
   floating connection -
   U:\Cpre488\conware\xps\system\pcores\conware_v1_00_a\data\conware_v2_1_0.mpd
   line 39 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi4lite_0.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is
   overriding PARAMETER C_RANGE_CHECK value to 1 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 149 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_FCLK_CLK1_BUF value to FALSE -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 351 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_FCLK_CLK2_BUF value to FALSE -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 352 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_FCLK_CLK3_BUF value to FALSE -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 353 

INFO: Setting C_RANGE_CHECK = OFF for axi_interconnect axi_interconnect_1; no
DECERR checking will be performed.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_RANGE_CHECK value to 0 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 149 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...
ZynqConfig: Terminated for tcl mode

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
ZynqConfig: Terminated for tcl mode

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: No asynchronous clock conversions in axi_interconnect axi4lite_0.
ZynqConfig: Terminated for tcl mode
INFO: No asynchronous clock conversions in axi_interconnect axi_interconnect_1.

Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:axi_interconnect INSTANCE:axi4lite_0 -
U:\Cpre488\conware\xps\system\system.mhs line 45 - Copying cache implementation
netlist
IPNAME:axi_gpio INSTANCE:sws_8bits - U:\Cpre488\conware\xps\system\system.mhs
line 53 - Copying cache implementation netlist
IPNAME:axi_gpio INSTANCE:btns_5bits - U:\Cpre488\conware\xps\system\system.mhs
line 67 - Copying cache implementation netlist
IPNAME:processing_system7 INSTANCE:processing_system7_0 -
U:\Cpre488\conware\xps\system\system.mhs line 81 - Copying cache implementation
netlist
IPNAME:axi_dma INSTANCE:axi_dma_0 - U:\Cpre488\conware\xps\system\system.mhs
line 173 - Copying cache implementation netlist
IPNAME:axi_interconnect INSTANCE:axi_interconnect_1 -
U:\Cpre488\conware\xps\system\system.mhs line 199 - Copying cache implementation
netlist

Elaborating instances ...

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 1.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:conware_0 - U:\Cpre488\conware\xps\system\system.mhs line 207 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file <C:/Xilinx/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <C:/Xilinx/14.7/ISE_DS/ISE/zynq/data/zynq.acd>
ERROR:HDLCompiler:806 - "//my.files.iastate.edu/users/mdavies/Cpre488/conware/xps/system/pcores/conware_v1_00_a/hdl/verilog/conware.v" Line 67: Syntax error near "axis2buffer".
ERROR:HDLCompiler:598 - "//my.files.iastate.edu/users/mdavies/Cpre488/conware/xps/system/pcores/conware_v1_00_a/hdl/verilog/conware.v" Line 1: Module <conware> ignored due to previous errors.
ERROR:EDK:546 - Aborting XST flow execution!
INFO:EDK:2246 - Refer to
   U:\Cpre488\conware\xps\system\synthesis\system_conware_0_wrapper_xst.srp for
   details

Running NGCBUILD ...
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...
ERROR:EDK:440 - platgen failed with errors!
make: *** [implementation/system_conware_0_wrapper.ngc] Error 2
Done!
Overriding Xilinx file <TextEditor.cfg> with local file <C:/Xilinx/14.7/ISE_DS/EDK/data/TextEditor.cfg>

********************************************************************************
At Local date and time: Wed May 03 14:33:00 2017
 make -f system.make exporttosdk started...
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc7z020clg484-1 -lang vhdl -intstyle default    -msg __xps/ise/xmsgprops.lst system.mhs

Release 14.7 - platgen Xilinx EDK 14.7 Build EDK_P.20131013
 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc7z020clg484-1 -lang vhdl -intstyle default -msg
__xps/ise/xmsgprops.lst system.mhs 

WARNING:EDK - INFO:Security:51 - The XILINXD_LICENSE_FILE environment variable
   is not set.
   INFO:Security:52 - The LM_LICENSE_FILE environment variable is set to
   '1717@io.ece.iastate.edu;27008@io.ece.iastate.edu;
   27006@io.ece.iastate.edu;27003@io.ece.iastate.edu'.
   INFO:Security:71 - If a license for part 'xc7z020' is available, it will be
   possible to use 'XPS_TDP' instead of 'XPS'.
   WARNING:Security:43 - No license file was found in the standard Xilinx
   license directory.
   WARNING:Security:44 - Since no license file was found,
          please run the Xilinx License Configuration Manager
          (xlcm or "Manage Xilinx Licenses")
          to assist in obtaining a license.
   WARNING:Security:42 - Your software subscription period has lapsed. Your
   current version of Xilinx tools will continue to function, but you no longer
   qualify for Xilinx software updates or new releases.


Parse U:/Cpre488/conware/xps/system/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 300 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 304 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 308 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 312 
INFO:EDK:4130 - IPNAME: axi_dma, INSTANCE:axi_dma_0 - tcl is overriding
   PARAMETER C_M_AXIS_MM2S_PROTOCOL value to GENERIC -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_dma_v6_03_a\data
   \axi_dma_v2_1_0.mpd line 150 
INFO:EDK:4130 - IPNAME: axi_dma, INSTANCE:axi_dma_0 - tcl is overriding
   PARAMETER C_S_AXIS_S2MM_PROTOCOL value to GENERIC -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_dma_v6_03_a\data
   \axi_dma_v2_1_0.mpd line 151 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock
   'processing_system7_0_PS_CLK' is not specified. Clock DRCs will not be
   performed for IPs connected to that clock port, unless they are connected
   through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
  (0x40400000-0x4040ffff) axi_dma_0	axi4lite_0
  (0x41200000-0x4120ffff) SWs_8Bits	axi4lite_0
  (0x41240000-0x4124ffff) BTNs_5Bits	axi4lite_0
  (0x74400000-0x7440ffff) cownare_ctl_0	axi4lite_0

Checking platform address map ...

Checking platform configuration ...
IPNAME: axi_interconnect, INSTANCE: axi4lite_0 - 1 master(s) : 4 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi_interconnect_1 - 3 master(s) : 1
slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: conware_0_CONWARE_BUFFER_pin, CONNECTOR: CONWARE_BUFFER
   - No driver found. Port will be driven to GND -
   U:\Cpre488\conware\xps\system\system.mhs line 42 
WARNING:EDK:4180 - PORT: s_axis_s2mm_tuser, CONNECTOR: conware_0_M_AXIS_TUSER -
   No driver found. Port will be driven to GND -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_dma_v6_03_a\data
   \axi_dma_v2_1_0.mpd line 259 
WARNING:EDK:4180 - PORT: s_axis_s2mm_tid, CONNECTOR: conware_0_M_AXIS_TID - No
   driver found. Port will be driven to GND -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_dma_v6_03_a\data
   \axi_dma_v2_1_0.mpd line 260 
WARNING:EDK:4180 - PORT: s_axis_s2mm_tdest, CONNECTOR: conware_0_M_AXIS_TDEST -
   No driver found. Port will be driven to GND -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_dma_v6_03_a\data
   \axi_dma_v2_1_0.mpd line 261 
WARNING:EDK:4181 - PORT: mm2s_prmry_reset_out_n, CONNECTOR: RESET_OUT_N -
   floating connection -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_dma_v6_03_a\data
   \axi_dma_v2_1_0.mpd line 221 
WARNING:EDK:4181 - PORT: mm2s_cntrl_reset_out_n, CONNECTOR: RESET_OUT_N -
   floating connection -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_dma_v6_03_a\data
   \axi_dma_v2_1_0.mpd line 230 
WARNING:EDK:4181 - PORT: s2mm_prmry_reset_out_n, CONNECTOR: RESET_OUT_N -
   floating connection -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_dma_v6_03_a\data
   \axi_dma_v2_1_0.mpd line 253 
WARNING:EDK:4181 - PORT: s2mm_sts_reset_out_n, CONNECTOR: RESET_OUT_N - floating
   connection -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_dma_v6_03_a\data
   \axi_dma_v2_1_0.mpd line 262 
WARNING:EDK:4181 - PORT: m_axis_mm2s_tkeep, CONNECTOR:
   axi_dma_0_M_AXIS_MM2S_TKEEP - floating connection -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_dma_v6_03_a\data
   \axi_dma_v2_1_0.mpd line 223 
WARNING:EDK:4181 - PORT: m_axis_mm2s_tuser, CONNECTOR:
   axi_dma_0_M_AXIS_MM2S_TUSER - floating connection -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_dma_v6_03_a\data
   \axi_dma_v2_1_0.mpd line 227 
WARNING:EDK:4181 - PORT: m_axis_mm2s_tid, CONNECTOR: axi_dma_0_M_AXIS_MM2S_TID -
   floating connection -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_dma_v6_03_a\data
   \axi_dma_v2_1_0.mpd line 228 
WARNING:EDK:4181 - PORT: m_axis_mm2s_tdest, CONNECTOR:
   axi_dma_0_M_AXIS_MM2S_TDEST - floating connection -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_dma_v6_03_a\data
   \axi_dma_v2_1_0.mpd line 229 
WARNING:EDK:4181 - PORT: M_AXIS_TSTRB, CONNECTOR: conware_0_M_AXIS_TSTRB -
   floating connection -
   U:\Cpre488\conware\xps\system\pcores\conware_v1_00_a\data\conware_v2_1_0.mpd
   line 39 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi4lite_0.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is
   overriding PARAMETER C_RANGE_CHECK value to 1 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 149 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_FCLK_CLK1_BUF value to FALSE -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 351 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_FCLK_CLK2_BUF value to FALSE -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 352 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_FCLK_CLK3_BUF value to FALSE -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 353 

INFO: Setting C_RANGE_CHECK = OFF for axi_interconnect axi_interconnect_1; no
DECERR checking will be performed.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_RANGE_CHECK value to 0 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 149 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...
ZynqConfig: Terminated for tcl mode

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
ZynqConfig: Terminated for tcl mode

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: No asynchronous clock conversions in axi_interconnect axi4lite_0.
ZynqConfig: Terminated for tcl mode
INFO: No asynchronous clock conversions in axi_interconnect axi_interconnect_1.

Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:axi_interconnect INSTANCE:axi4lite_0 -
U:\Cpre488\conware\xps\system\system.mhs line 45 - Copying cache implementation
netlist
IPNAME:axi_gpio INSTANCE:sws_8bits - U:\Cpre488\conware\xps\system\system.mhs
line 53 - Copying cache implementation netlist
IPNAME:axi_gpio INSTANCE:btns_5bits - U:\Cpre488\conware\xps\system\system.mhs
line 67 - Copying cache implementation netlist
IPNAME:processing_system7 INSTANCE:processing_system7_0 -
U:\Cpre488\conware\xps\system\system.mhs line 81 - Copying cache implementation
netlist
IPNAME:axi_dma INSTANCE:axi_dma_0 - U:\Cpre488\conware\xps\system\system.mhs
line 173 - Copying cache implementation netlist
IPNAME:axi_interconnect INSTANCE:axi_interconnect_1 -
U:\Cpre488\conware\xps\system\system.mhs line 199 - Copying cache implementation
netlist

Elaborating instances ...

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 1.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:conware_0 - U:\Cpre488\conware\xps\system\system.mhs line 207 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file <C:/Xilinx/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <C:/Xilinx/14.7/ISE_DS/ISE/zynq/data/zynq.acd>
INSTANCE:cownare_ctl_0 - U:\Cpre488\conware\xps\system\system.mhs line 222 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file <C:/Xilinx/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <C:/Xilinx/14.7/ISE_DS/ISE/zynq/data/zynq.acd>
ERROR:HDLCompiler:806 - "//my.files.iastate.edu/users/mdavies/Cpre488/conware/xps/system/pcores/cownare_ctl_v1_00_a/hdl/verilog/user_logic.v" Line 67: Syntax error near "Bus2IP_Clk".
ERROR:EDK:546 - Aborting XST flow execution!
INFO:EDK:2246 - Refer to
   U:\Cpre488\conware\xps\system\synthesis\system_cownare_ctl_0_wrapper_xst.srp
   for details

Running NGCBUILD ...
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...
ERROR:EDK:440 - platgen failed with errors!
make: *** [implementation/system_conware_0_wrapper.ngc] Error 2
Done!

********************************************************************************
At Local date and time: Wed May 03 14:35:15 2017
 make -f system.make exporttosdk started...
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc7z020clg484-1 -lang vhdl -intstyle default    -msg __xps/ise/xmsgprops.lst system.mhs

Release 14.7 - platgen Xilinx EDK 14.7 Build EDK_P.20131013
 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc7z020clg484-1 -lang vhdl -intstyle default -msg
__xps/ise/xmsgprops.lst system.mhs 

WARNING:EDK - INFO:Security:51 - The XILINXD_LICENSE_FILE environment variable
   is not set.
   INFO:Security:52 - The LM_LICENSE_FILE environment variable is set to
   '1717@io.ece.iastate.edu;27008@io.ece.iastate.edu;
   27006@io.ece.iastate.edu;27003@io.ece.iastate.edu'.
   INFO:Security:71 - If a license for part 'xc7z020' is available, it will be
   possible to use 'XPS_TDP' instead of 'XPS'.
   WARNING:Security:43 - No license file was found in the standard Xilinx
   license directory.
   WARNING:Security:44 - Since no license file was found,
          please run the Xilinx License Configuration Manager
          (xlcm or "Manage Xilinx Licenses")
          to assist in obtaining a license.
   WARNING:Security:42 - Your software subscription period has lapsed. Your
   current version of Xilinx tools will continue to function, but you no longer
   qualify for Xilinx software updates or new releases.


Parse U:/Cpre488/conware/xps/system/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 300 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 304 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 308 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 312 
INFO:EDK:4130 - IPNAME: axi_dma, INSTANCE:axi_dma_0 - tcl is overriding
   PARAMETER C_M_AXIS_MM2S_PROTOCOL value to GENERIC -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_dma_v6_03_a\data
   \axi_dma_v2_1_0.mpd line 150 
INFO:EDK:4130 - IPNAME: axi_dma, INSTANCE:axi_dma_0 - tcl is overriding
   PARAMETER C_S_AXIS_S2MM_PROTOCOL value to GENERIC -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_dma_v6_03_a\data
   \axi_dma_v2_1_0.mpd line 151 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock
   'processing_system7_0_PS_CLK' is not specified. Clock DRCs will not be
   performed for IPs connected to that clock port, unless they are connected
   through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
  (0x40400000-0x4040ffff) axi_dma_0	axi4lite_0
  (0x41200000-0x4120ffff) SWs_8Bits	axi4lite_0
  (0x41240000-0x4124ffff) BTNs_5Bits	axi4lite_0
  (0x74400000-0x7440ffff) cownare_ctl_0	axi4lite_0

Checking platform address map ...

Checking platform configuration ...
IPNAME: axi_interconnect, INSTANCE: axi4lite_0 - 1 master(s) : 4 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi_interconnect_1 - 3 master(s) : 1
slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: conware_0_CONWARE_BUFFER_pin, CONNECTOR: CONWARE_BUFFER
   - No driver found. Port will be driven to GND -
   U:\Cpre488\conware\xps\system\system.mhs line 42 
WARNING:EDK:4180 - PORT: s_axis_s2mm_tuser, CONNECTOR: conware_0_M_AXIS_TUSER -
   No driver found. Port will be driven to GND -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_dma_v6_03_a\data
   \axi_dma_v2_1_0.mpd line 259 
WARNING:EDK:4180 - PORT: s_axis_s2mm_tid, CONNECTOR: conware_0_M_AXIS_TID - No
   driver found. Port will be driven to GND -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_dma_v6_03_a\data
   \axi_dma_v2_1_0.mpd line 260 
WARNING:EDK:4180 - PORT: s_axis_s2mm_tdest, CONNECTOR: conware_0_M_AXIS_TDEST -
   No driver found. Port will be driven to GND -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_dma_v6_03_a\data
   \axi_dma_v2_1_0.mpd line 261 
WARNING:EDK:4181 - PORT: mm2s_prmry_reset_out_n, CONNECTOR: RESET_OUT_N -
   floating connection -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_dma_v6_03_a\data
   \axi_dma_v2_1_0.mpd line 221 
WARNING:EDK:4181 - PORT: mm2s_cntrl_reset_out_n, CONNECTOR: RESET_OUT_N -
   floating connection -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_dma_v6_03_a\data
   \axi_dma_v2_1_0.mpd line 230 
WARNING:EDK:4181 - PORT: s2mm_prmry_reset_out_n, CONNECTOR: RESET_OUT_N -
   floating connection -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_dma_v6_03_a\data
   \axi_dma_v2_1_0.mpd line 253 
WARNING:EDK:4181 - PORT: s2mm_sts_reset_out_n, CONNECTOR: RESET_OUT_N - floating
   connection -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_dma_v6_03_a\data
   \axi_dma_v2_1_0.mpd line 262 
WARNING:EDK:4181 - PORT: m_axis_mm2s_tkeep, CONNECTOR:
   axi_dma_0_M_AXIS_MM2S_TKEEP - floating connection -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_dma_v6_03_a\data
   \axi_dma_v2_1_0.mpd line 223 
WARNING:EDK:4181 - PORT: m_axis_mm2s_tuser, CONNECTOR:
   axi_dma_0_M_AXIS_MM2S_TUSER - floating connection -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_dma_v6_03_a\data
   \axi_dma_v2_1_0.mpd line 227 
WARNING:EDK:4181 - PORT: m_axis_mm2s_tid, CONNECTOR: axi_dma_0_M_AXIS_MM2S_TID -
   floating connection -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_dma_v6_03_a\data
   \axi_dma_v2_1_0.mpd line 228 
WARNING:EDK:4181 - PORT: m_axis_mm2s_tdest, CONNECTOR:
   axi_dma_0_M_AXIS_MM2S_TDEST - floating connection -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_dma_v6_03_a\data
   \axi_dma_v2_1_0.mpd line 229 
WARNING:EDK:4181 - PORT: M_AXIS_TSTRB, CONNECTOR: conware_0_M_AXIS_TSTRB -
   floating connection -
   U:\Cpre488\conware\xps\system\pcores\conware_v1_00_a\data\conware_v2_1_0.mpd
   line 39 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi4lite_0.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is
   overriding PARAMETER C_RANGE_CHECK value to 1 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 149 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_FCLK_CLK1_BUF value to FALSE -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 351 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_FCLK_CLK2_BUF value to FALSE -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 352 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_FCLK_CLK3_BUF value to FALSE -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 353 

INFO: Setting C_RANGE_CHECK = OFF for axi_interconnect axi_interconnect_1; no
DECERR checking will be performed.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_RANGE_CHECK value to 0 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 149 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...
ZynqConfig: Terminated for tcl mode

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
ZynqConfig: Terminated for tcl mode

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: No asynchronous clock conversions in axi_interconnect axi4lite_0.
ZynqConfig: Terminated for tcl mode
INFO: No asynchronous clock conversions in axi_interconnect axi_interconnect_1.

Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:axi_interconnect INSTANCE:axi4lite_0 -
U:\Cpre488\conware\xps\system\system.mhs line 45 - Copying cache implementation
netlist
IPNAME:axi_gpio INSTANCE:sws_8bits - U:\Cpre488\conware\xps\system\system.mhs
line 53 - Copying cache implementation netlist
IPNAME:axi_gpio INSTANCE:btns_5bits - U:\Cpre488\conware\xps\system\system.mhs
line 67 - Copying cache implementation netlist
IPNAME:processing_system7 INSTANCE:processing_system7_0 -
U:\Cpre488\conware\xps\system\system.mhs line 81 - Copying cache implementation
netlist
IPNAME:axi_dma INSTANCE:axi_dma_0 - U:\Cpre488\conware\xps\system\system.mhs
line 173 - Copying cache implementation netlist
IPNAME:axi_interconnect INSTANCE:axi_interconnect_1 -
U:\Cpre488\conware\xps\system\system.mhs line 199 - Copying cache implementation
netlist
IPNAME:conware INSTANCE:conware_0 - U:\Cpre488\conware\xps\system\system.mhs
line 207 - Copying cache implementation netlist

Elaborating instances ...

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 0.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:cownare_ctl_0 - U:\Cpre488\conware\xps\system\system.mhs line 222 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file <C:/Xilinx/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <C:/Xilinx/14.7/ISE_DS/ISE/zynq/data/zynq.acd>
ERROR:HDLCompiler:69 - "//my.files.iastate.edu/users/mdavies/Cpre488/conware/xps/system/pcores/cownare_ctl_v1_00_a/hdl/verilog/user_logic.v" Line 91: <WIDTH> is not declared.
ERROR:HDLCompiler:69 - "//my.files.iastate.edu/users/mdavies/Cpre488/conware/xps/system/pcores/cownare_ctl_v1_00_a/hdl/verilog/user_logic.v" Line 92: <WIDTH> is not declared.
ERROR:HDLCompiler:598 - "//my.files.iastate.edu/users/mdavies/Cpre488/conware/xps/system/pcores/cownare_ctl_v1_00_a/hdl/verilog/user_logic.v" Line 54: Module <user_logic> ignored due to previous errors.
ERROR:EDK:546 - Aborting XST flow execution!
INFO:EDK:2246 - Refer to
   U:\Cpre488\conware\xps\system\synthesis\system_cownare_ctl_0_wrapper_xst.srp
   for details

Running NGCBUILD ...
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...
ERROR:EDK:440 - platgen failed with errors!
make: *** [implementation/system.bmm] Error 2
Done!

********************************************************************************
At Local date and time: Wed May 03 14:37:04 2017
 make -f system.make exporttosdk started...
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc7z020clg484-1 -lang vhdl -intstyle default    -msg __xps/ise/xmsgprops.lst system.mhs

Release 14.7 - platgen Xilinx EDK 14.7 Build EDK_P.20131013
 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc7z020clg484-1 -lang vhdl -intstyle default -msg
__xps/ise/xmsgprops.lst system.mhs 

WARNING:EDK - INFO:Security:51 - The XILINXD_LICENSE_FILE environment variable
   is not set.
   INFO:Security:52 - The LM_LICENSE_FILE environment variable is set to
   '1717@io.ece.iastate.edu;27008@io.ece.iastate.edu;
   27006@io.ece.iastate.edu;27003@io.ece.iastate.edu'.
   INFO:Security:71 - If a license for part 'xc7z020' is available, it will be
   possible to use 'XPS_TDP' instead of 'XPS'.
   WARNING:Security:43 - No license file was found in the standard Xilinx
   license directory.
   WARNING:Security:44 - Since no license file was found,
          please run the Xilinx License Configuration Manager
          (xlcm or "Manage Xilinx Licenses")
          to assist in obtaining a license.
   WARNING:Security:42 - Your software subscription period has lapsed. Your
   current version of Xilinx tools will continue to function, but you no longer
   qualify for Xilinx software updates or new releases.


Parse U:/Cpre488/conware/xps/system/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 300 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 304 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 308 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 312 
INFO:EDK:4130 - IPNAME: axi_dma, INSTANCE:axi_dma_0 - tcl is overriding
   PARAMETER C_M_AXIS_MM2S_PROTOCOL value to GENERIC -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_dma_v6_03_a\data
   \axi_dma_v2_1_0.mpd line 150 
INFO:EDK:4130 - IPNAME: axi_dma, INSTANCE:axi_dma_0 - tcl is overriding
   PARAMETER C_S_AXIS_S2MM_PROTOCOL value to GENERIC -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_dma_v6_03_a\data
   \axi_dma_v2_1_0.mpd line 151 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock
   'processing_system7_0_PS_CLK' is not specified. Clock DRCs will not be
   performed for IPs connected to that clock port, unless they are connected
   through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
  (0x40400000-0x4040ffff) axi_dma_0	axi4lite_0
  (0x41200000-0x4120ffff) SWs_8Bits	axi4lite_0
  (0x41240000-0x4124ffff) BTNs_5Bits	axi4lite_0
  (0x74400000-0x7440ffff) cownare_ctl_0	axi4lite_0

Checking platform address map ...

Checking platform configuration ...
IPNAME: axi_interconnect, INSTANCE: axi4lite_0 - 1 master(s) : 4 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi_interconnect_1 - 3 master(s) : 1
slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: conware_0_CONWARE_BUFFER_pin, CONNECTOR: CONWARE_BUFFER
   - No driver found. Port will be driven to GND -
   U:\Cpre488\conware\xps\system\system.mhs line 42 
WARNING:EDK:4180 - PORT: s_axis_s2mm_tuser, CONNECTOR: conware_0_M_AXIS_TUSER -
   No driver found. Port will be driven to GND -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_dma_v6_03_a\data
   \axi_dma_v2_1_0.mpd line 259 
WARNING:EDK:4180 - PORT: s_axis_s2mm_tid, CONNECTOR: conware_0_M_AXIS_TID - No
   driver found. Port will be driven to GND -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_dma_v6_03_a\data
   \axi_dma_v2_1_0.mpd line 260 
WARNING:EDK:4180 - PORT: s_axis_s2mm_tdest, CONNECTOR: conware_0_M_AXIS_TDEST -
   No driver found. Port will be driven to GND -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_dma_v6_03_a\data
   \axi_dma_v2_1_0.mpd line 261 
WARNING:EDK:4181 - PORT: mm2s_prmry_reset_out_n, CONNECTOR: RESET_OUT_N -
   floating connection -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_dma_v6_03_a\data
   \axi_dma_v2_1_0.mpd line 221 
WARNING:EDK:4181 - PORT: mm2s_cntrl_reset_out_n, CONNECTOR: RESET_OUT_N -
   floating connection -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_dma_v6_03_a\data
   \axi_dma_v2_1_0.mpd line 230 
WARNING:EDK:4181 - PORT: s2mm_prmry_reset_out_n, CONNECTOR: RESET_OUT_N -
   floating connection -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_dma_v6_03_a\data
   \axi_dma_v2_1_0.mpd line 253 
WARNING:EDK:4181 - PORT: s2mm_sts_reset_out_n, CONNECTOR: RESET_OUT_N - floating
   connection -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_dma_v6_03_a\data
   \axi_dma_v2_1_0.mpd line 262 
WARNING:EDK:4181 - PORT: m_axis_mm2s_tkeep, CONNECTOR:
   axi_dma_0_M_AXIS_MM2S_TKEEP - floating connection -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_dma_v6_03_a\data
   \axi_dma_v2_1_0.mpd line 223 
WARNING:EDK:4181 - PORT: m_axis_mm2s_tuser, CONNECTOR:
   axi_dma_0_M_AXIS_MM2S_TUSER - floating connection -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_dma_v6_03_a\data
   \axi_dma_v2_1_0.mpd line 227 
WARNING:EDK:4181 - PORT: m_axis_mm2s_tid, CONNECTOR: axi_dma_0_M_AXIS_MM2S_TID -
   floating connection -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_dma_v6_03_a\data
   \axi_dma_v2_1_0.mpd line 228 
WARNING:EDK:4181 - PORT: m_axis_mm2s_tdest, CONNECTOR:
   axi_dma_0_M_AXIS_MM2S_TDEST - floating connection -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_dma_v6_03_a\data
   \axi_dma_v2_1_0.mpd line 229 
WARNING:EDK:4181 - PORT: M_AXIS_TSTRB, CONNECTOR: conware_0_M_AXIS_TSTRB -
   floating connection -
   U:\Cpre488\conware\xps\system\pcores\conware_v1_00_a\data\conware_v2_1_0.mpd
   line 39 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi4lite_0.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is
   overriding PARAMETER C_RANGE_CHECK value to 1 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 149 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_FCLK_CLK1_BUF value to FALSE -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 351 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_FCLK_CLK2_BUF value to FALSE -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 352 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_FCLK_CLK3_BUF value to FALSE -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 353 

INFO: Setting C_RANGE_CHECK = OFF for axi_interconnect axi_interconnect_1; no
DECERR checking will be performed.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_RANGE_CHECK value to 0 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 149 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...
ZynqConfig: Terminated for tcl mode

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
ZynqConfig: Terminated for tcl mode

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: No asynchronous clock conversions in axi_interconnect axi4lite_0.
ZynqConfig: Terminated for tcl mode
INFO: No asynchronous clock conversions in axi_interconnect axi_interconnect_1.

Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:axi_interconnect INSTANCE:axi4lite_0 -
U:\Cpre488\conware\xps\system\system.mhs line 45 - Copying cache implementation
netlist
IPNAME:axi_gpio INSTANCE:sws_8bits - U:\Cpre488\conware\xps\system\system.mhs
line 53 - Copying cache implementation netlist
IPNAME:axi_gpio INSTANCE:btns_5bits - U:\Cpre488\conware\xps\system\system.mhs
line 67 - Copying cache implementation netlist
IPNAME:processing_system7 INSTANCE:processing_system7_0 -
U:\Cpre488\conware\xps\system\system.mhs line 81 - Copying cache implementation
netlist
IPNAME:axi_dma INSTANCE:axi_dma_0 - U:\Cpre488\conware\xps\system\system.mhs
line 173 - Copying cache implementation netlist
IPNAME:axi_interconnect INSTANCE:axi_interconnect_1 -
U:\Cpre488\conware\xps\system\system.mhs line 199 - Copying cache implementation
netlist
IPNAME:conware INSTANCE:conware_0 - U:\Cpre488\conware\xps\system\system.mhs
line 207 - Copying cache implementation netlist

Elaborating instances ...

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 0.00 seconds

Constructing platform-level connectivity ...
Completion time: 1.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:cownare_ctl_0 - U:\Cpre488\conware\xps\system\system.mhs line 222 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file <C:/Xilinx/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <C:/Xilinx/14.7/ISE_DS/ISE/zynq/data/zynq.acd>
ERROR:HDLCompiler:636 - "//my.files.iastate.edu/users/mdavies/Cpre488/conware/xps/system/pcores/cownare_ctl_v1_00_a/hdl/verilog/user_logic.v" Line 444: Net <slv_reg1[31]> is already driven by input port <in_states[6]>.
ERROR:HDLCompiler:717 - "//my.files.iastate.edu/users/mdavies/Cpre488/conware/xps/system/pcores/cownare_ctl_v1_00_a/hdl/vhdl/cownare_ctl.vhd" Line 336: Port in_states of width 7 cannot connect to 8 bit actual
ERROR:HDLCompiler:410 - "//my.files.iastate.edu/users/mdavies/Cpre488/conware/xps/system/pcores/cownare_ctl_v1_00_a/hdl/vhdl/cownare_ctl.vhd" Line 260: Expression has 8 elements ; expected 9
ERROR:HDLCompiler:410 - "//my.files.iastate.edu/users/mdavies/Cpre488/conware/xps/system/pcores/cownare_ctl_v1_00_a/hdl/vhdl/cownare_ctl.vhd" Line 261: Expression has 8 elements ; expected 9
ERROR:HDLCompiler:432 - "//my.files.iastate.edu/users/mdavies/Cpre488/conware/xps/system/pcores/cownare_ctl_v1_00_a/hdl/verilog/user_logic.v" Line 95: Formal <read_ctr> has no actual or default value.
ERROR:HDLCompiler:432 - "//my.files.iastate.edu/users/mdavies/Cpre488/conware/xps/system/pcores/cownare_ctl_v1_00_a/hdl/verilog/user_logic.v" Line 96: Formal <write_ctr> has no actual or default value.
ERROR:EDK:546 - Aborting XST flow execution!
INFO:EDK:2246 - Refer to
   U:\Cpre488\conware\xps\system\synthesis\system_cownare_ctl_0_wrapper_xst.srp
   for details

Running NGCBUILD ...
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...
ERROR:EDK:440 - platgen failed with errors!
make: *** [implementation/system.bmm] Error 2
Done!

********************************************************************************
At Local date and time: Wed May 03 14:39:27 2017
 make -f system.make exporttosdk started...
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc7z020clg484-1 -lang vhdl -intstyle default    -msg __xps/ise/xmsgprops.lst system.mhs

Release 14.7 - platgen Xilinx EDK 14.7 Build EDK_P.20131013
 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc7z020clg484-1 -lang vhdl -intstyle default -msg
__xps/ise/xmsgprops.lst system.mhs 

WARNING:EDK - INFO:Security:51 - The XILINXD_LICENSE_FILE environment variable
   is not set.
   INFO:Security:52 - The LM_LICENSE_FILE environment variable is set to
   '1717@io.ece.iastate.edu;27008@io.ece.iastate.edu;
   27006@io.ece.iastate.edu;27003@io.ece.iastate.edu'.
   INFO:Security:71 - If a license for part 'xc7z020' is available, it will be
   possible to use 'XPS_TDP' instead of 'XPS'.
   WARNING:Security:43 - No license file was found in the standard Xilinx
   license directory.
   WARNING:Security:44 - Since no license file was found,
          please run the Xilinx License Configuration Manager
          (xlcm or "Manage Xilinx Licenses")
          to assist in obtaining a license.
   WARNING:Security:42 - Your software subscription period has lapsed. Your
   current version of Xilinx tools will continue to function, but you no longer
   qualify for Xilinx software updates or new releases.


Parse U:/Cpre488/conware/xps/system/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 300 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 304 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 308 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 312 
INFO:EDK:4130 - IPNAME: axi_dma, INSTANCE:axi_dma_0 - tcl is overriding
   PARAMETER C_M_AXIS_MM2S_PROTOCOL value to GENERIC -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_dma_v6_03_a\data
   \axi_dma_v2_1_0.mpd line 150 
INFO:EDK:4130 - IPNAME: axi_dma, INSTANCE:axi_dma_0 - tcl is overriding
   PARAMETER C_S_AXIS_S2MM_PROTOCOL value to GENERIC -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_dma_v6_03_a\data
   \axi_dma_v2_1_0.mpd line 151 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock
   'processing_system7_0_PS_CLK' is not specified. Clock DRCs will not be
   performed for IPs connected to that clock port, unless they are connected
   through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
  (0x40400000-0x4040ffff) axi_dma_0	axi4lite_0
  (0x41200000-0x4120ffff) SWs_8Bits	axi4lite_0
  (0x41240000-0x4124ffff) BTNs_5Bits	axi4lite_0
  (0x74400000-0x7440ffff) cownare_ctl_0	axi4lite_0

Checking platform address map ...

Checking platform configuration ...
IPNAME: axi_interconnect, INSTANCE: axi4lite_0 - 1 master(s) : 4 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi_interconnect_1 - 3 master(s) : 1
slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: conware_0_CONWARE_BUFFER_pin, CONNECTOR: CONWARE_BUFFER
   - No driver found. Port will be driven to GND -
   U:\Cpre488\conware\xps\system\system.mhs line 42 
WARNING:EDK:4180 - PORT: s_axis_s2mm_tuser, CONNECTOR: conware_0_M_AXIS_TUSER -
   No driver found. Port will be driven to GND -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_dma_v6_03_a\data
   \axi_dma_v2_1_0.mpd line 259 
WARNING:EDK:4180 - PORT: s_axis_s2mm_tid, CONNECTOR: conware_0_M_AXIS_TID - No
   driver found. Port will be driven to GND -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_dma_v6_03_a\data
   \axi_dma_v2_1_0.mpd line 260 
WARNING:EDK:4180 - PORT: s_axis_s2mm_tdest, CONNECTOR: conware_0_M_AXIS_TDEST -
   No driver found. Port will be driven to GND -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_dma_v6_03_a\data
   \axi_dma_v2_1_0.mpd line 261 
WARNING:EDK:4181 - PORT: mm2s_prmry_reset_out_n, CONNECTOR: RESET_OUT_N -
   floating connection -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_dma_v6_03_a\data
   \axi_dma_v2_1_0.mpd line 221 
WARNING:EDK:4181 - PORT: mm2s_cntrl_reset_out_n, CONNECTOR: RESET_OUT_N -
   floating connection -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_dma_v6_03_a\data
   \axi_dma_v2_1_0.mpd line 230 
WARNING:EDK:4181 - PORT: s2mm_prmry_reset_out_n, CONNECTOR: RESET_OUT_N -
   floating connection -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_dma_v6_03_a\data
   \axi_dma_v2_1_0.mpd line 253 
WARNING:EDK:4181 - PORT: s2mm_sts_reset_out_n, CONNECTOR: RESET_OUT_N - floating
   connection -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_dma_v6_03_a\data
   \axi_dma_v2_1_0.mpd line 262 
WARNING:EDK:4181 - PORT: m_axis_mm2s_tkeep, CONNECTOR:
   axi_dma_0_M_AXIS_MM2S_TKEEP - floating connection -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_dma_v6_03_a\data
   \axi_dma_v2_1_0.mpd line 223 
WARNING:EDK:4181 - PORT: m_axis_mm2s_tuser, CONNECTOR:
   axi_dma_0_M_AXIS_MM2S_TUSER - floating connection -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_dma_v6_03_a\data
   \axi_dma_v2_1_0.mpd line 227 
WARNING:EDK:4181 - PORT: m_axis_mm2s_tid, CONNECTOR: axi_dma_0_M_AXIS_MM2S_TID -
   floating connection -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_dma_v6_03_a\data
   \axi_dma_v2_1_0.mpd line 228 
WARNING:EDK:4181 - PORT: m_axis_mm2s_tdest, CONNECTOR:
   axi_dma_0_M_AXIS_MM2S_TDEST - floating connection -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_dma_v6_03_a\data
   \axi_dma_v2_1_0.mpd line 229 
WARNING:EDK:4181 - PORT: M_AXIS_TSTRB, CONNECTOR: conware_0_M_AXIS_TSTRB -
   floating connection -
   U:\Cpre488\conware\xps\system\pcores\conware_v1_00_a\data\conware_v2_1_0.mpd
   line 39 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi4lite_0.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is
   overriding PARAMETER C_RANGE_CHECK value to 1 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 149 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_FCLK_CLK1_BUF value to FALSE -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 351 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_FCLK_CLK2_BUF value to FALSE -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 352 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_FCLK_CLK3_BUF value to FALSE -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 353 

INFO: Setting C_RANGE_CHECK = OFF for axi_interconnect axi_interconnect_1; no
DECERR checking will be performed.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_RANGE_CHECK value to 0 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 149 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...
ZynqConfig: Terminated for tcl mode

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
ZynqConfig: Terminated for tcl mode

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: No asynchronous clock conversions in axi_interconnect axi4lite_0.
ZynqConfig: Terminated for tcl mode
INFO: No asynchronous clock conversions in axi_interconnect axi_interconnect_1.

Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:axi_interconnect INSTANCE:axi4lite_0 -
U:\Cpre488\conware\xps\system\system.mhs line 45 - Copying cache implementation
netlist
IPNAME:axi_gpio INSTANCE:sws_8bits - U:\Cpre488\conware\xps\system\system.mhs
line 53 - Copying cache implementation netlist
IPNAME:axi_gpio INSTANCE:btns_5bits - U:\Cpre488\conware\xps\system\system.mhs
line 67 - Copying cache implementation netlist
IPNAME:processing_system7 INSTANCE:processing_system7_0 -
U:\Cpre488\conware\xps\system\system.mhs line 81 - Copying cache implementation
netlist
IPNAME:axi_dma INSTANCE:axi_dma_0 - U:\Cpre488\conware\xps\system\system.mhs
line 173 - Copying cache implementation netlist
IPNAME:axi_interconnect INSTANCE:axi_interconnect_1 -
U:\Cpre488\conware\xps\system\system.mhs line 199 - Copying cache implementation
netlist
IPNAME:conware INSTANCE:conware_0 - U:\Cpre488\conware\xps\system\system.mhs
line 207 - Copying cache implementation netlist

Elaborating instances ...

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 0.00 seconds

Constructing platform-level connectivity ...
Completion time: 1.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:cownare_ctl_0 - U:\Cpre488\conware\xps\system\system.mhs line 222 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file <C:/Xilinx/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <C:/Xilinx/14.7/ISE_DS/ISE/zynq/data/zynq.acd>
ERROR:HDLCompiler:636 - "//my.files.iastate.edu/users/mdavies/Cpre488/conware/xps/system/pcores/cownare_ctl_v1_00_a/hdl/verilog/user_logic.v" Line 444: Net <slv_reg1[31]> is already driven by input port <in_states[6]>.
ERROR:HDLCompiler:717 - "//my.files.iastate.edu/users/mdavies/Cpre488/conware/xps/system/pcores/cownare_ctl_v1_00_a/hdl/vhdl/cownare_ctl.vhd" Line 336: Port in_states of width 7 cannot connect to 8 bit actual
ERROR:HDLCompiler:410 - "//my.files.iastate.edu/users/mdavies/Cpre488/conware/xps/system/pcores/cownare_ctl_v1_00_a/hdl/vhdl/cownare_ctl.vhd" Line 260: Expression has 8 elements ; expected 9
ERROR:HDLCompiler:410 - "//my.files.iastate.edu/users/mdavies/Cpre488/conware/xps/system/pcores/cownare_ctl_v1_00_a/hdl/vhdl/cownare_ctl.vhd" Line 261: Expression has 8 elements ; expected 9
ERROR:HDLCompiler:432 - "//my.files.iastate.edu/users/mdavies/Cpre488/conware/xps/system/pcores/cownare_ctl_v1_00_a/hdl/verilog/user_logic.v" Line 95: Formal <read_ctr> has no actual or default value.
ERROR:HDLCompiler:432 - "//my.files.iastate.edu/users/mdavies/Cpre488/conware/xps/system/pcores/cownare_ctl_v1_00_a/hdl/verilog/user_logic.v" Line 96: Formal <write_ctr> has no actual or default value.
ERROR:EDK:546 - Aborting XST flow execution!
INFO:EDK:2246 - Refer to
   U:\Cpre488\conware\xps\system\synthesis\system_cownare_ctl_0_wrapper_xst.srp
   for details

Running NGCBUILD ...
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...
ERROR:EDK:440 - platgen failed with errors!
make: *** [implementation/system.bmm] Error 2
Done!

********************************************************************************
At Local date and time: Wed May 03 14:41:34 2017
 make -f system.make exporttosdk started...
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc7z020clg484-1 -lang vhdl -intstyle default    -msg __xps/ise/xmsgprops.lst system.mhs

Release 14.7 - platgen Xilinx EDK 14.7 Build EDK_P.20131013
 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc7z020clg484-1 -lang vhdl -intstyle default -msg
__xps/ise/xmsgprops.lst system.mhs 

WARNING:EDK - INFO:Security:51 - The XILINXD_LICENSE_FILE environment variable
   is not set.
   INFO:Security:52 - The LM_LICENSE_FILE environment variable is set to
   '1717@io.ece.iastate.edu;27008@io.ece.iastate.edu;
   27006@io.ece.iastate.edu;27003@io.ece.iastate.edu'.
   INFO:Security:71 - If a license for part 'xc7z020' is available, it will be
   possible to use 'XPS_TDP' instead of 'XPS'.
   WARNING:Security:43 - No license file was found in the standard Xilinx
   license directory.
   WARNING:Security:44 - Since no license file was found,
          please run the Xilinx License Configuration Manager
          (xlcm or "Manage Xilinx Licenses")
          to assist in obtaining a license.
   WARNING:Security:42 - Your software subscription period has lapsed. Your
   current version of Xilinx tools will continue to function, but you no longer
   qualify for Xilinx software updates or new releases.


Parse U:/Cpre488/conware/xps/system/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 300 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 304 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 308 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 312 
INFO:EDK:4130 - IPNAME: axi_dma, INSTANCE:axi_dma_0 - tcl is overriding
   PARAMETER C_M_AXIS_MM2S_PROTOCOL value to GENERIC -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_dma_v6_03_a\data
   \axi_dma_v2_1_0.mpd line 150 
INFO:EDK:4130 - IPNAME: axi_dma, INSTANCE:axi_dma_0 - tcl is overriding
   PARAMETER C_S_AXIS_S2MM_PROTOCOL value to GENERIC -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_dma_v6_03_a\data
   \axi_dma_v2_1_0.mpd line 151 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock
   'processing_system7_0_PS_CLK' is not specified. Clock DRCs will not be
   performed for IPs connected to that clock port, unless they are connected
   through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
  (0x40400000-0x4040ffff) axi_dma_0	axi4lite_0
  (0x41200000-0x4120ffff) SWs_8Bits	axi4lite_0
  (0x41240000-0x4124ffff) BTNs_5Bits	axi4lite_0
  (0x74400000-0x7440ffff) cownare_ctl_0	axi4lite_0

Checking platform address map ...

Checking platform configuration ...
IPNAME: axi_interconnect, INSTANCE: axi4lite_0 - 1 master(s) : 4 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi_interconnect_1 - 3 master(s) : 1
slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: conware_0_CONWARE_BUFFER_pin, CONNECTOR: CONWARE_BUFFER
   - No driver found. Port will be driven to GND -
   U:\Cpre488\conware\xps\system\system.mhs line 42 
WARNING:EDK:4180 - PORT: s_axis_s2mm_tuser, CONNECTOR: conware_0_M_AXIS_TUSER -
   No driver found. Port will be driven to GND -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_dma_v6_03_a\data
   \axi_dma_v2_1_0.mpd line 259 
WARNING:EDK:4180 - PORT: s_axis_s2mm_tid, CONNECTOR: conware_0_M_AXIS_TID - No
   driver found. Port will be driven to GND -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_dma_v6_03_a\data
   \axi_dma_v2_1_0.mpd line 260 
WARNING:EDK:4180 - PORT: s_axis_s2mm_tdest, CONNECTOR: conware_0_M_AXIS_TDEST -
   No driver found. Port will be driven to GND -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_dma_v6_03_a\data
   \axi_dma_v2_1_0.mpd line 261 
WARNING:EDK:4181 - PORT: mm2s_prmry_reset_out_n, CONNECTOR: RESET_OUT_N -
   floating connection -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_dma_v6_03_a\data
   \axi_dma_v2_1_0.mpd line 221 
WARNING:EDK:4181 - PORT: mm2s_cntrl_reset_out_n, CONNECTOR: RESET_OUT_N -
   floating connection -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_dma_v6_03_a\data
   \axi_dma_v2_1_0.mpd line 230 
WARNING:EDK:4181 - PORT: s2mm_prmry_reset_out_n, CONNECTOR: RESET_OUT_N -
   floating connection -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_dma_v6_03_a\data
   \axi_dma_v2_1_0.mpd line 253 
WARNING:EDK:4181 - PORT: s2mm_sts_reset_out_n, CONNECTOR: RESET_OUT_N - floating
   connection -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_dma_v6_03_a\data
   \axi_dma_v2_1_0.mpd line 262 
WARNING:EDK:4181 - PORT: m_axis_mm2s_tkeep, CONNECTOR:
   axi_dma_0_M_AXIS_MM2S_TKEEP - floating connection -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_dma_v6_03_a\data
   \axi_dma_v2_1_0.mpd line 223 
WARNING:EDK:4181 - PORT: m_axis_mm2s_tuser, CONNECTOR:
   axi_dma_0_M_AXIS_MM2S_TUSER - floating connection -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_dma_v6_03_a\data
   \axi_dma_v2_1_0.mpd line 227 
WARNING:EDK:4181 - PORT: m_axis_mm2s_tid, CONNECTOR: axi_dma_0_M_AXIS_MM2S_TID -
   floating connection -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_dma_v6_03_a\data
   \axi_dma_v2_1_0.mpd line 228 
WARNING:EDK:4181 - PORT: m_axis_mm2s_tdest, CONNECTOR:
   axi_dma_0_M_AXIS_MM2S_TDEST - floating connection -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_dma_v6_03_a\data
   \axi_dma_v2_1_0.mpd line 229 
WARNING:EDK:4181 - PORT: M_AXIS_TSTRB, CONNECTOR: conware_0_M_AXIS_TSTRB -
   floating connection -
   U:\Cpre488\conware\xps\system\pcores\conware_v1_00_a\data\conware_v2_1_0.mpd
   line 39 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi4lite_0.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is
   overriding PARAMETER C_RANGE_CHECK value to 1 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 149 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_FCLK_CLK1_BUF value to FALSE -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 351 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_FCLK_CLK2_BUF value to FALSE -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 352 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_FCLK_CLK3_BUF value to FALSE -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 353 

INFO: Setting C_RANGE_CHECK = OFF for axi_interconnect axi_interconnect_1; no
DECERR checking will be performed.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_RANGE_CHECK value to 0 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 149 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...
ZynqConfig: Terminated for tcl mode

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
ZynqConfig: Terminated for tcl mode

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: No asynchronous clock conversions in axi_interconnect axi4lite_0.
ZynqConfig: Terminated for tcl mode
INFO: No asynchronous clock conversions in axi_interconnect axi_interconnect_1.

Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:axi_interconnect INSTANCE:axi4lite_0 -
U:\Cpre488\conware\xps\system\system.mhs line 45 - Copying cache implementation
netlist
IPNAME:axi_gpio INSTANCE:sws_8bits - U:\Cpre488\conware\xps\system\system.mhs
line 53 - Copying cache implementation netlist
IPNAME:axi_gpio INSTANCE:btns_5bits - U:\Cpre488\conware\xps\system\system.mhs
line 67 - Copying cache implementation netlist
IPNAME:processing_system7 INSTANCE:processing_system7_0 -
U:\Cpre488\conware\xps\system\system.mhs line 81 - Copying cache implementation
netlist
IPNAME:axi_dma INSTANCE:axi_dma_0 - U:\Cpre488\conware\xps\system\system.mhs
line 173 - Copying cache implementation netlist
IPNAME:axi_interconnect INSTANCE:axi_interconnect_1 -
U:\Cpre488\conware\xps\system\system.mhs line 199 - Copying cache implementation
netlist
IPNAME:conware INSTANCE:conware_0 - U:\Cpre488\conware\xps\system\system.mhs
line 207 - Copying cache implementation netlist

Elaborating instances ...

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 0.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:cownare_ctl_0 - U:\Cpre488\conware\xps\system\system.mhs line 222 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file <C:/Xilinx/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <C:/Xilinx/14.7/ISE_DS/ISE/zynq/data/zynq.acd>

Running NGCBUILD ...
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...

Total run time: 39.00 seconds
"Running synthesis..."
cd synthesis & synthesis.cmd
"xst -ifn "system_xst.scr" -intstyle silent"
"Running XST synthesis ..."
PMSPEC -- Overriding Xilinx file <C:/Xilinx/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <C:/Xilinx/14.7/ISE_DS/ISE/zynq/data/zynq.acd>
"XST completed"
"*********************************************"
"Running Xilinx Implementation tools.."
"*********************************************"
xflow -wd implementation -p xc7z020clg484-1 -implement xflow.opt system.ngc
Release 14.7 - Xflow P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc7z020clg484-1 -implement xflow.opt system.ngc 
 
PMSPEC -- Overriding Xilinx file <C:/Xilinx/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <C:/Xilinx/14.7/ISE_DS/ISE/zynq/data/zynq.acd>
.... Copying flowfile C:/Xilinx/14.7/ISE_DS/ISE/xilinx/data/fpga.flw into
working directory U:/Cpre488/conware/xps/system/implementation 

Using Flow File: U:/Cpre488/conware/xps/system/implementation/fpga.flw 
Using Option File(s): 
 U:/Cpre488/conware/xps/system/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc7z020clg484-1 -nt timestamp -bm system.bmm
"U:/Cpre488/conware/xps/system/implementation/system.ngc" -uc system.ucf
system.ngd 
#----------------------------------------------#
Release 14.7 - ngdbuild P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <C:/Xilinx/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <C:/Xilinx/14.7/ISE_DS/ISE/zynq/data/zynq.acd>

Command Line: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\ngdbuild.exe -p
xc7z020clg484-1 -nt timestamp -bm system.bmm
U:/Cpre488/conware/xps/system/implementation/system.ngc -uc system.ucf
system.ngd

Reading NGO file "U:/Cpre488/conware/xps/system/implementation/system.ngc" ...
Loading design module
"U:/Cpre488/conware/xps/system/implementation/system_processing_system7_0_wrappe
r.ngc"...
Loading design module
"U:/Cpre488/conware/xps/system/implementation/system_axi4lite_0_wrapper.ngc"...
Loading design module
"U:/Cpre488/conware/xps/system/implementation/system_axi_interconnect_1_wrapper.
ngc"...
Loading design module
"U:/Cpre488/conware/xps/system/implementation/system_sws_8bits_wrapper.ngc"...
Loading design module
"U:/Cpre488/conware/xps/system/implementation/system_btns_5bits_wrapper.ngc"...
Loading design module
"U:/Cpre488/conware/xps/system/implementation/system_axi_dma_0_wrapper.ngc"...
Loading design module
"U:/Cpre488/conware/xps/system/implementation/system_conware_0_wrapper.ngc"...
Loading design module
"U:/Cpre488/conware/xps/system/implementation/system_cownare_ctl_0_wrapper.ngc".
..
Applying constraints in
"U:/Cpre488/conware/xps/system/implementation/system_processing_system7_0_wrappe
r.ncf" to module "processing_system7_0"...
Checking Constraint Associations...
Applying constraints in
"U:/Cpre488/conware/xps/system/implementation/system_axi4lite_0_wrapper.ncf" to
module "axi4lite_0"...
Checking Constraint Associations...
Applying constraints in
"U:/Cpre488/conware/xps/system/implementation/system_axi_interconnect_1_wrapper.
ncf" to module "axi_interconnect_1"...
Checking Constraint Associations...
Applying constraints in
"U:/Cpre488/conware/xps/system/implementation/system_axi_dma_0_wrapper.ncf" to
module "axi_dma_0"...
Checking Constraint Associations...
Gathering constraint information from source properties...
Done.
INFO:NgdBuild:649 - Removing redundant 'IBUF' symbol
   'processing_system7_0_PS_PORB_IBUF'.  All constraints associated with this
   symbol will be ignored.
INFO:NgdBuild:649 - Removing redundant 'IBUF' symbol
   'processing_system7_0_PS_CLK_IBUF'.  All constraints associated with this
   symbol will be ignored.
INFO:NgdBuild:649 - Removing redundant 'IBUF' symbol
   'processing_system7_0_PS_SRSTB_IBUF'.  All constraints associated with this
   symbol will be ignored.

Annotating constraints to design from ucf file "system.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_interconnect_1/axi_interconnect_1\/si_converter_b
   ank\/gen_conv_slot[0].clock_conv_inst\/interconnect_aresetn_resync<2>_inv1_IN
   V_0 TNM = FFS:axi_interconnect_1_reset...>: No instances of type FFS were
   found under block
   "axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<2>_inv1_INV_0" (type=INV).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi4lite_0/axi4lite_0\/si_converter_bank\/gen_conv_sl
   ot[0].clock_conv_inst\/interconnect_aresetn_resync<2>_inv1_INV_0 TNM =
   FFS:axi4lite_0_reset_resync>: No instances of type FFS were found under block
   "axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<2>_inv1_INV_0" (type=INV).

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "processing_system7_0_PS_PORB_IBUF" LOC = B5>' could not be found and
   so the Locate constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "processing_system7_0_PS_CLK_IBUF" LOC = F7>' could not be found and so
   the Locate constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "processing_system7_0_PS_SRSTB_IBUF" LOC = C9>' could not be found and
   so the Locate constraint will be removed.

WARNING:ConstraintSystem:58 - Constraint <TIMEGRP axi4lite_0_reset_source = FFS
   PADS CPUS;>: CPUS "*" does not match any design objects.

WARNING:ConstraintSystem:58 - Constraint <TIMEGRP
   axi_interconnect_1_reset_source = FFS PADS CPUS;>: CPUS "*" does not match
   any design objects.

WARNING:ConstraintSystem:194 - The TNM 'axi_interconnect_1_reset_resync', does
   not directly or indirectly drive any flip-flops, latches and/or RAMs and is
   not actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'axi4lite_0_reset_resync', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

Done...

Processing BMM file "system.bmm" ...

WARNING::53 - File 'system.bmm' is empty or has no BMM content.


Checking expanded design ...
WARNING:NgdBuild:452 - logical net 'N154' has no driver
WARNING:NgdBuild:452 - logical net 'N155' has no driver
WARNING:NgdBuild:452 - logical net 'N156' has no driver
WARNING:NgdBuild:452 - logical net 'N157' has no driver
WARNING:NgdBuild:452 - logical net 'N158' has no driver
WARNING:NgdBuild:452 - logical net 'N159' has no driver
WARNING:NgdBuild:452 - logical net 'N160' has no driver
WARNING:NgdBuild:452 - logical net 'N161' has no driver
WARNING:NgdBuild:452 - logical net 'N162' has no driver
WARNING:NgdBuild:452 - logical net 'N163' has no driver
WARNING:NgdBuild:452 - logical net 'N164' has no driver
WARNING:NgdBuild:452 - logical net 'N165' has no driver
WARNING:NgdBuild:452 - logical net 'N166' has no driver
WARNING:NgdBuild:452 - logical net 'N167' has no driver
WARNING:NgdBuild:452 - logical net 'N168' has no driver
WARNING:NgdBuild:452 - logical net 'N169' has no driver
WARNING:NgdBuild:452 - logical net 'N170' has no driver
WARNING:NgdBuild:452 - logical net 'N171' has no driver
WARNING:NgdBuild:452 - logical net 'N172' has no driver
WARNING:NgdBuild:452 - logical net 'N173' has no driver
WARNING:NgdBuild:452 - logical net 'N174' has no driver
WARNING:NgdBuild:452 - logical net 'N175' has no driver
WARNING:NgdBuild:452 - logical net 'N176' has no driver
WARNING:NgdBuild:452 - logical net 'N177' has no driver
WARNING:NgdBuild:452 - logical net 'N178' has no driver
WARNING:NgdBuild:452 - logical net 'N179' has no driver
WARNING:NgdBuild:452 - logical net 'N180' has no driver
WARNING:NgdBuild:452 - logical net 'N181' has no driver
WARNING:NgdBuild:452 - logical net 'N182' has no driver
WARNING:NgdBuild:452 - logical net 'N183' has no driver
WARNING:NgdBuild:452 - logical net 'N184' has no driver
WARNING:NgdBuild:452 - logical net 'N185' has no driver
WARNING:NgdBuild:452 - logical net 'N186' has no driver
WARNING:NgdBuild:452 - logical net 'N187' has no driver
WARNING:NgdBuild:452 - logical net 'N188' has no driver
WARNING:NgdBuild:452 - logical net 'N189' has no driver
WARNING:NgdBuild:452 - logical net 'N190' has no driver
WARNING:NgdBuild:452 - logical net 'N191' has no driver
WARNING:NgdBuild:452 - logical net 'N192' has no driver
WARNING:NgdBuild:452 - logical net 'N193' has no driver
WARNING:NgdBuild:452 - logical net 'N194' has no driver
WARNING:NgdBuild:452 - logical net 'N195' has no driver
WARNING:NgdBuild:452 - logical net 'N196' has no driver
WARNING:NgdBuild:452 - logical net 'N197' has no driver
WARNING:NgdBuild:452 - logical net 'N198' has no driver
WARNING:NgdBuild:452 - logical net 'N199' has no driver
WARNING:NgdBuild:452 - logical net 'N200' has no driver
WARNING:NgdBuild:452 - logical net 'N201' has no driver
WARNING:NgdBuild:452 - logical net 'N202' has no driver
WARNING:NgdBuild:452 - logical net 'N203' has no driver
WARNING:NgdBuild:452 - logical net 'N204' has no driver
WARNING:NgdBuild:452 - logical net 'N205' has no driver
WARNING:NgdBuild:452 - logical net 'N206' has no driver
WARNING:NgdBuild:452 - logical net 'N207' has no driver
WARNING:NgdBuild:452 - logical net 'N208' has no driver
WARNING:NgdBuild:452 - logical net 'N209' has no driver
WARNING:NgdBuild:452 - logical net 'N210' has no driver
WARNING:NgdBuild:452 - logical net 'N211' has no driver
WARNING:NgdBuild:452 - logical net 'N212' has no driver
WARNING:NgdBuild:452 - logical net 'N213' has no driver
WARNING:NgdBuild:452 - logical net 'N214' has no driver
WARNING:NgdBuild:452 - logical net 'N215' has no driver
WARNING:NgdBuild:452 - logical net 'N216' has no driver
WARNING:NgdBuild:452 - logical net 'N217' has no driver
WARNING:NgdBuild:452 - logical net 'N218' has no driver
WARNING:NgdBuild:452 - logical net 'N219' has no driver
WARNING:NgdBuild:452 - logical net 'N220' has no driver
WARNING:NgdBuild:452 - logical net 'N221' has no driver
WARNING:NgdBuild:452 - logical net 'N222' has no driver
WARNING:NgdBuild:452 - logical net 'N223' has no driver
WARNING:NgdBuild:452 - logical net 'N224' has no driver
WARNING:NgdBuild:452 - logical net 'N225' has no driver
WARNING:NgdBuild:452 - logical net 'N226' has no driver
WARNING:NgdBuild:452 - logical net 'N227' has no driver
WARNING:NgdBuild:452 - logical net 'N228' has no driver
WARNING:NgdBuild:452 - logical net 'N229' has no driver
WARNING:NgdBuild:452 - logical net 'N230' has no driver
WARNING:NgdBuild:452 - logical net 'N231' has no driver
WARNING:NgdBuild:452 - logical net 'N232' has no driver
WARNING:NgdBuild:452 - logical net 'N233' has no driver
WARNING:NgdBuild:452 - logical net 'N234' has no driver
WARNING:NgdBuild:452 - logical net 'N235' has no driver
WARNING:NgdBuild:452 - logical net 'N236' has no driver
WARNING:NgdBuild:452 - logical net 'N237' has no driver
WARNING:NgdBuild:452 - logical net 'N238' has no driver
WARNING:NgdBuild:452 - logical net 'N239' has no driver
WARNING:NgdBuild:452 - logical net 'N240' has no driver
WARNING:NgdBuild:452 - logical net 'N241' has no driver
WARNING:NgdBuild:452 - logical net 'N242' has no driver
WARNING:NgdBuild:452 - logical net 'N243' has no driver
WARNING:NgdBuild:452 - logical net 'N244' has no driver
WARNING:NgdBuild:452 - logical net 'N245' has no driver
WARNING:NgdBuild:452 - logical net 'N246' has no driver
WARNING:NgdBuild:452 - logical net 'N247' has no driver
WARNING:NgdBuild:452 - logical net 'N248' has no driver
WARNING:NgdBuild:452 - logical net 'N249' has no driver
WARNING:NgdBuild:452 - logical net 'N250' has no driver
WARNING:NgdBuild:452 - logical net 'N251' has no driver
WARNING:NgdBuild:452 - logical net 'N252' has no driver
WARNING:NgdBuild:452 - logical net 'N253' has no driver
WARNING:NgdBuild:452 - logical net 'N254' has no driver
WARNING:NgdBuild:452 - logical net 'N255' has no driver
WARNING:NgdBuild:452 - logical net 'N256' has no driver
WARNING:NgdBuild:452 - logical net 'N257' has no driver
WARNING:NgdBuild:452 - logical net 'N258' has no driver
WARNING:NgdBuild:452 - logical net 'N259' has no driver
WARNING:NgdBuild:452 - logical net 'N260' has no driver
WARNING:NgdBuild:452 - logical net 'N261' has no driver
WARNING:NgdBuild:452 - logical net 'N262' has no driver
WARNING:NgdBuild:452 - logical net 'N263' has no driver
WARNING:NgdBuild:452 - logical net 'N264' has no driver
WARNING:NgdBuild:452 - logical net 'N265' has no driver
WARNING:NgdBuild:452 - logical net 'N266' has no driver
WARNING:NgdBuild:452 - logical net 'N267' has no driver
WARNING:NgdBuild:452 - logical net 'N268' has no driver
WARNING:NgdBuild:452 - logical net 'N269' has no driver
WARNING:NgdBuild:452 - logical net 'N270' has no driver
WARNING:NgdBuild:452 - logical net 'N271' has no driver
WARNING:NgdBuild:452 - logical net 'N272' has no driver
WARNING:NgdBuild:452 - logical net 'N273' has no driver
WARNING:NgdBuild:452 - logical net 'N274' has no driver
WARNING:NgdBuild:452 - logical net 'N275' has no driver
WARNING:NgdBuild:452 - logical net 'N276' has no driver
WARNING:NgdBuild:452 - logical net 'N277' has no driver
WARNING:NgdBuild:452 - logical net 'N278' has no driver
WARNING:NgdBuild:452 - logical net 'N279' has no driver
WARNING:NgdBuild:483 - Attribute "INIT" on
   "axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_PNTR_MN
   GR/ch2_sg_idle" is on the wrong type of object.  Please see the Constraints
   Guide for more information on this attribute.

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings: 136

Writing NGD file "system.ngd" ...
Total REAL time to NGDBUILD completion:  30 sec
Total CPU time to NGDBUILD completion:   26 sec

Writing NGDBUILD log file "system.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o system_map.ncd -w -pr b -ol high -timing -detail system.ngd system.pcf 
#----------------------------------------------#
Release 14.7 - Map P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.7/ISE_DS/EDK/data/Xdh_PrimTypeLib.xda> with local file
<C:/Xilinx/14.7/ISE_DS/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "7z020clg484-1".
vvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvv
INFO:Security:51 - The XILINXD_LICENSE_FILE environment variable is not set.
INFO:Security:52 - The LM_LICENSE_FILE environment variable is set to
'1717@io.ece.iastate.edu;27008@io.ece.iastate.edu;
27006@io.ece.iastate.edu;27003@io.ece.iastate.edu'.
INFO:Security:54 - 'xc7z020' is a WebPack part.
WARNING:Security:43 - No license file was found in the standard Xilinx license
directory.
WARNING:Security:44 - Since no license file was found,
       please run the Xilinx License Configuration Manager
       (xlcm or "Manage Xilinx Licenses")
       to assist in obtaining a license.
WARNING:Security:42 - Your software subscription period has lapsed. Your current
version of Xilinx tools will continue to function, but you no longer qualify for
Xilinx software updates or new releases.
----------------------------------------------------------------------
WARNING:LIT:701 - PAD symbol "processing_system7_0_PS_SRSTB" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_PS_SRSTB" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_PS_CLK" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_PS_CLK" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_PS_PORB" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_PS_PORB" is not constrained
   (LOC) to a specific location.
Mapping design into LUTs...
Writing file system_map.ngm...
Running directed packing...
Running delay-based LUT packing...
Updating timing models...
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
Running timing-driven placement...
Total REAL time at the beginning of Placer: 35 secs 
Total CPU  time at the beginning of Placer: 29 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:a3afca90) REAL time: 37 secs 

Phase 2.7  Design Feasibility Check
Phase 2.7  Design Feasibility Check (Checksum:a3afca90) REAL time: 38 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:a3afca90) REAL time: 38 secs 

Phase 4.2  Initial Placement for Architecture Specific Features

Phase 4.2  Initial Placement for Architecture Specific Features
(Checksum:b96cc9f0) REAL time: 46 secs 

Phase 5.30  Global Clock Region Assignment
Phase 5.30  Global Clock Region Assignment (Checksum:b96cc9f0) REAL time: 46 secs 

Phase 6.3  Local Placement Optimization
Phase 6.3  Local Placement Optimization (Checksum:b96cc9f0) REAL time: 46 secs 

Phase 7.5  Local Placement Optimization
Phase 7.5  Local Placement Optimization (Checksum:b96cc9f0) REAL time: 46 secs 

Phase 8.8  Global Placement
............................
........................................................................................
..........................................................................................................................
...............................................................................................................
Phase 8.8  Global Placement (Checksum:815b8934) REAL time: 2 mins 21 secs 

Phase 9.5  Local Placement Optimization
Phase 9.5  Local Placement Optimization (Checksum:815b8934) REAL time: 2 mins 22 secs 

Phase 10.18  Placement Optimization
Phase 10.18  Placement Optimization (Checksum:b68fcbd3) REAL time: 2 mins 35 secs 

Phase 11.5  Local Placement Optimization
Phase 11.5  Local Placement Optimization (Checksum:b68fcbd3) REAL time: 2 mins 35 secs 

Phase 12.34  Placement Validation
Phase 12.34  Placement Validation (Checksum:b68fcbd3) REAL time: 2 mins 35 secs 

Total REAL time to Placer completion: 2 mins 36 secs 
Total CPU  time to Placer completion: 2 mins 29 secs 
Running post-placement packing...
Writing output files...

Design Summary:
Number of errors:      0
Number of warnings:   50
Slice Logic Utilization:
  Number of Slice Registers:                 6,587 out of 106,400    6
    Number used as Flip Flops:               6,555
    Number used as Latches:                      0
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:               32
  Number of Slice LUTs:                      6,397 out of  53,200   12
    Number used as logic:                    5,563 out of  53,200   10
      Number using O6 output only:           4,037
      Number using O5 output only:              66
      Number using O5 and O6:                1,460
      Number used as ROM:                        0
    Number used as Memory:                     769 out of  17,400    4
      Number used as Dual Port RAM:            142
        Number using O6 output only:             6
        Number using O5 output only:            12
        Number using O5 and O6:                124
      Number used as Single Port RAM:            0
      Number used as Shift Register:           627
        Number using O6 output only:           627
        Number using O5 output only:             0
        Number using O5 and O6:                  0
    Number used exclusively as route-thrus:     65
      Number with same-slice register load:     38
      Number with same-slice carry load:        22
      Number with other load:                    5

Slice Logic Distribution:
  Number of occupied Slices:                 3,261 out of  13,300   24
  Number of LUT Flip Flop pairs used:        8,221
    Number with an unused Flip Flop:         2,421 out of   8,221   29
    Number with an unused LUT:               1,824 out of   8,221   22
    Number of fully used LUT-FF pairs:       3,976 out of   8,221   48
    Number of unique control sets:             350
    Number of slice register sites lost
      to control set restrictions:           1,496 out of 106,400    1

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.
  OVERMAPPING of BRAM resources should be ignored if the design is
  over-mapped for a non-BRAM resource or if placement fails.

IO Utilization:
  Number of bonded IOBs:                        29 out of     200   14
    Number of LOCed IOBs:                       29 out of      29  100
  Number of bonded IOPAD:                      130 out of     130  100
    IOB Flip Flops:                              5

Specific Feature Utilization:
  Number of RAMB36E1/FIFO36E1s:                  4 out of     140    2
    Number using RAMB36E1 only:                  4
    Number using FIFO36E1 only:                  0
  Number of RAMB18E1/FIFO18E1s:                  1 out of     280    1
    Number using RAMB18E1 only:                  1
    Number using FIFO18E1 only:                  0
  Number of BUFG/BUFGCTRLs:                      1 out of      32    3
    Number used as BUFGs:                        1
    Number used as BUFGCTRLs:                    0
  Number of IDELAYE2/IDELAYE2_FINEDELAYs:        0 out of     200    0
  Number of ILOGICE2/ILOGICE3/ISERDESE2s:        0 out of     200    0
  Number of ODELAYE2/ODELAYE2_FINEDELAYs:        0
  Number of OLOGICE2/OLOGICE3/OSERDESE2s:        5 out of     200    2
    Number used as OLOGICE2s:                    5
    Number used as OLOGICE3s:                    0
    Number used as OSERDESE2s:                   0
  Number of PHASER_IN/PHASER_IN_PHYs:            0 out of      16    0
  Number of PHASER_OUT/PHASER_OUT_PHYs:          0 out of      16    0
  Number of BSCANs:                              0 out of       4    0
  Number of BUFHCEs:                             0 out of      72    0
  Number of BUFRs:                               0 out of      16    0
  Number of CAPTUREs:                            0 out of       1    0
  Number of DNA_PORTs:                           0 out of       1    0
  Number of DSP48E1s:                            0 out of     220    0
  Number of EFUSE_USRs:                          0 out of       1    0
  Number of FRAME_ECCs:                          0 out of       1    0
  Number of ICAPs:                               0 out of       2    0
  Number of IDELAYCTRLs:                         0 out of       4    0
  Number of IN_FIFOs:                            0 out of      16    0
  Number of MMCME2_ADVs:                         0 out of       4    0
  Number of OUT_FIFOs:                           0 out of      16    0
  Number of PHASER_REFs:                         0 out of       4    0
  Number of PHY_CONTROLs:                        0 out of       4    0
  Number of PLLE2_ADVs:                          0 out of       4    0
  Number of PS7s:                                1 out of       1  100
  Number of STARTUPs:                            0 out of       1    0
  Number of XADCs:                               0 out of       1    0

Average Fanout of Non-Clock Nets:                4.02

Peak Memory Usage:  1042 MB
Total REAL time to MAP completion:  2 mins 42 secs 
Total CPU time to MAP completion:   2 mins 34 secs 

Mapping completed.
See MAP report file "system_map.mrp" for details.



#----------------------------------------------#
# Starting program par
# par -w -ol high system_map.ncd system.ncd system.pcf 
#----------------------------------------------#
Release 14.7 - par P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <C:/Xilinx/14.7/ISE_DS/EDK/data/parBmgr.acd> with local file
<C:/Xilinx/14.7/ISE_DS/ISE/data/parBmgr.acd>



Constraints file: system.pcf.
Loading device for application Rf_Device from file '7z020.nph' in environment
C:\Xilinx\14.7\ISE_DS\ISE\;C:\Xilinx\14.7\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc7z020, package clg484, speed -1
vvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvv
INFO:Security:51 - The XILINXD_LICENSE_FILE environment variable is not set.
INFO:Security:52 - The LM_LICENSE_FILE environment variable is set to '1717@io.ece.iastate.edu;27008@io.ece.iastate.edu;
27006@io.ece.iastate.edu;27003@io.ece.iastate.edu'.
INFO:Security:54 - 'xc7z020' is a WebPack part.
WARNING:Security:43 - No license file was found in the standard Xilinx license directory.
WARNING:Security:44 - Since no license file was found,
       please run the Xilinx License Configuration Manager
       (xlcm or "Manage Xilinx Licenses")
       to assist in obtaining a license.
WARNING:Security:42 - Your software subscription period has lapsed. Your current version of Xilinx tools will continue
to function, but you no longer qualify for Xilinx software updates or new releases.

----------------------------------------------------------------------

Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000 Celsius)
Initializing voltage to 0.950 Volts. (default - Range: 0.950 to 1.050 Volts)


Device speed data version:  "PRODUCTION 1.08 2013-10-13".



Device Utilization Summary:

   Number of BUFGs                           1 out of 32      3
   Number of External IOB33s                29 out of 200    14
      Number of LOCed IOB33s                29 out of 29    100

   Number of External IOPADs               130 out of 130   100
      Number of LOCed IOPADs               127 out of 130    97

   Number of OLOGICE2s                       5 out of 200     2
   Number of PS7s                            1 out of 1     100
   Number of RAMB18E1s                       1 out of 280     1
   Number of RAMB36E1s                       4 out of 140     2
   Number of Slices                       3261 out of 13300  24
   Number of Slice Registers              6587 out of 106400  6
      Number used as Flip Flops           6587
      Number used as Latches                 0
      Number used as LatchThrus              0

   Number of Slice LUTS                   6397 out of 53200  12
   Number of Slice LUT-Flip Flop pairs    8027 out of 53200  15


Overall effort level (-ol):   High 
Router effort level (-rl):    High 

INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more information, see the TSI report.  Please consult the Xilinx
   Command Line Tools User Guide for information on generating a TSI report.
Starting initial Timing Analysis.  REAL time: 15 secs 
Finished initial Timing Analysis.  REAL time: 16 secs 

WARNING:Par:288 - The signal
   axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.I_CH1_FTCH_FIFO_NEW/V6_S6_AND_LATER.I_SYNC
   _FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM15_RAMD_D1_O has no load.  PAR will not attempt
   to route this signal.
WARNING:Par:288 - The signal
   axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRIT
   E.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mra
   m_RAM_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.I_CH1_FTCH_FIFO_NEW/V6_S6_AND_LATER.I_SYNC
   _FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM14_RAMD_D1_O has no load.  PAR will not attempt
   to route this signal.
WARNING:Par:288 - The signal
   axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_S2MM.I_CH2_FTCH_FIFO_NEW/V6_S6_AND_LATER.I_SYNC
   _FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM15_RAMD_D1_O has no load.  PAR will not attempt
   to route this signal.
WARNING:Par:288 - The signal
   axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_S2MM.I_CH2_FTCH_FIFO_NEW/V6_S6_AND_LATER.I_SYNC
   _FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM14_RAMD_D1_O has no load.  PAR will not attempt
   to route this signal.
WARNING:Par:288 - The signal
   axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.I_CH1_FTCH_FIFO_NEW/V6_S6_AND_LATER.I_SYNC
   _FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM13_RAMD_D1_O has no load.  PAR will not attempt
   to route this signal.
WARNING:Par:288 - The signal
   axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_S2MM.I_CH2_FTCH_FIFO_NEW/V6_S6_AND_LATER.I_SYNC
   _FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM13_RAMD_D1_O has no load.  PAR will not attempt
   to route this signal.
WARNING:Par:288 - The signal
   axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.I_CH1_FTCH_FIFO_NEW/V6_S6_AND_LATER.I_SYNC
   _FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM12_RAMD_D1_O has no load.  PAR will not attempt
   to route this signal.
WARNING:Par:288 - The signal
   axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_S2MM.I_CH2_FTCH_FIFO_NEW/V6_S6_AND_LATER.I_SYNC
   _FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM12_RAMD_D1_O has no load.  PAR will not attempt
   to route this signal.
WARNING:Par:288 - The signal
   axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRIT
   E.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM
   _RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_S2MM.I_CH2_FTCH_FIFO_NEW/V6_S6_AND_LATER.I_SYNC
   _FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM11_RAMA_D1_DPO has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal
   axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_S2MM.I_CH2_FTCH_FIFO_NEW/V6_S6_AND_LATER.I_SYNC
   _FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM11_RAMB_D1_DPO has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal
   axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_S2MM.I_CH2_FTCH_FIFO_NEW/V6_S6_AND_LATER.I_SYNC
   _FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM11_RAMD_D1_O has no load.  PAR will not attempt
   to route this signal.
WARNING:Par:288 - The signal
   axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.I_CH1_FTCH_FIFO_NEW/V6_S6_AND_LATER.I_SYNC
   _FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM11_RAMA_D1_DPO has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal
   axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.I_CH1_FTCH_FIFO_NEW/V6_S6_AND_LATER.I_SYNC
   _FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM11_RAMB_D1_DPO has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal
   axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.I_CH1_FTCH_FIFO_NEW/V6_S6_AND_LATER.I_SYNC
   _FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM11_RAMD_D1_O has no load.  PAR will not attempt
   to route this signal.
WARNING:Par:288 - The signal axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/data_concat_61 has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/data_concat_63 has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal
   axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_S2MM.I_CH2_FTCH_FIFO_NEW/V6_S6_AND_LATER.I_SYNC
   _FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM9_RAMD_D1_O has no load.  PAR will not attempt
   to route this signal.
WARNING:Par:288 - The signal
   axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_S2MM.I_CH2_FTCH_FIFO_NEW/V6_S6_AND_LATER.I_SYNC
   _FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM4_RAMD_D1_O has no load.  PAR will not attempt
   to route this signal.
WARNING:Par:288 - The signal axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/data_concat_55 has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal
   axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_S2MM.I_CH2_FTCH_FIFO_NEW/V6_S6_AND_LATER.I_SYNC
   _FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMD_D1_O has no load.  PAR will not attempt
   to route this signal.
WARNING:Par:288 - The signal
   axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_S2MM.I_CH2_FTCH_FIFO_NEW/V6_S6_AND_LATER.I_SYNC
   _FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM8_RAMD_D1_O has no load.  PAR will not attempt
   to route this signal.
WARNING:Par:288 - The signal
   axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.I_CH1_FTCH_FIFO_NEW/V6_S6_AND_LATER.I_SYNC
   _FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3_RAMD_D1_O has no load.  PAR will not attempt
   to route this signal.
WARNING:Par:288 - The signal
   axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_S2MM.I_CH2_FTCH_FIFO_NEW/V6_S6_AND_LATER.I_SYNC
   _FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3_RAMD_D1_O has no load.  PAR will not attempt
   to route this signal.
WARNING:Par:288 - The signal
   axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_S2MM.I_CH2_FTCH_FIFO_NEW/V6_S6_AND_LATER.I_SYNC
   _FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM10_RAMB_D1_DPO has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal
   axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_S2MM.I_CH2_FTCH_FIFO_NEW/V6_S6_AND_LATER.I_SYNC
   _FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM10_RAMC_D1_DPO has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal
   axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_S2MM.I_CH2_FTCH_FIFO_NEW/V6_S6_AND_LATER.I_SYNC
   _FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM10_RAMD_D1_O has no load.  PAR will not attempt
   to route this signal.
WARNING:Par:288 - The signal
   axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.I_CH1_FTCH_FIFO_NEW/V6_S6_AND_LATER.I_SYNC
   _FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM10_RAMB_D1_DPO has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal
   axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.I_CH1_FTCH_FIFO_NEW/V6_S6_AND_LATER.I_SYNC
   _FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM10_RAMD_D1_O has no load.  PAR will not attempt
   to route this signal.
WARNING:Par:288 - The signal
   axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.I_CH1_FTCH_FIFO_NEW/V6_S6_AND_LATER.I_SYNC
   _FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM8_RAMD_D1_O has no load.  PAR will not attempt
   to route this signal.
WARNING:Par:288 - The signal axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/data_concat_57 has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal
   axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_S2MM.I_CH2_FTCH_FIFO_NEW/V6_S6_AND_LATER.I_SYNC
   _FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM5_RAMD_D1_O has no load.  PAR will not attempt
   to route this signal.
WARNING:Par:288 - The signal
   axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.I_CH1_FTCH_FIFO_NEW/V6_S6_AND_LATER.I_SYNC
   _FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM5_RAMD_D1_O has no load.  PAR will not attempt
   to route this signal.
WARNING:Par:288 - The signal
   axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.I_CH1_FTCH_FIFO_NEW/V6_S6_AND_LATER.I_SYNC
   _FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMD_D1_O has no load.  PAR will not attempt
   to route this signal.
WARNING:Par:288 - The signal
   axi_dma_0/axi_dma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/S6.I_SYNC_FIFOGEN_F
   IFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_S2MM.I_CH2_FTCH_FIFO_NEW/V6_S6_AND_LATER.I_SYNC
   _FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMD_D1_O has no load.  PAR will not attempt
   to route this signal.
WARNING:Par:288 - The signal
   axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_S2MM.I_CH2_FTCH_FIFO_NEW/V6_S6_AND_LATER.I_SYNC
   _FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM6_RAMD_D1_O has no load.  PAR will not attempt
   to route this signal.
WARNING:Par:288 - The signal
   axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_S2MM.I_CH2_FTCH_FIFO_NEW/V6_S6_AND_LATER.I_SYNC
   _FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM7_RAMD_D1_O has no load.  PAR will not attempt
   to route this signal.
WARNING:Par:288 - The signal
   axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.I_CH1_FTCH_FIFO_NEW/V6_S6_AND_LATER.I_SYNC
   _FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMD_D1_O has no load.  PAR will not attempt
   to route this signal.
WARNING:Par:288 - The signal
   axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.I_CH1_FTCH_FIFO_NEW/V6_S6_AND_LATER.I_SYNC
   _FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM6_RAMD_D1_O has no load.  PAR will not attempt
   to route this signal.
WARNING:Par:288 - The signal
   axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.I_CH1_FTCH_FIFO_NEW/V6_S6_AND_LATER.I_SYNC
   _FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM9_RAMD_D1_O has no load.  PAR will not attempt
   to route this signal.
WARNING:Par:288 - The signal
   axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.I_CH1_FTCH_FIFO_NEW/V6_S6_AND_LATER.I_SYNC
   _FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM7_RAMD_D1_O has no load.  PAR will not attempt
   to route this signal.
WARNING:Par:288 - The signal
   axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.I_CH1_FTCH_FIFO_NEW/V6_S6_AND_LATER.I_SYNC
   _FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM4_RAMD_D1_O has no load.  PAR will not attempt
   to route this signal.
Starting Router


Phase  1  : 44183 unrouted;      REAL time: 22 secs 

Phase  2  : 35870 unrouted;      REAL time: 23 secs 

Phase  3  : 12635 unrouted;      REAL time: 33 secs 

Phase  4  : 12638 unrouted; (Setup:0, Hold:53887, Component Switching Limit:0)     REAL time: 37 secs 

Updating file: system.ncd with current fully routed design.

Phase  5  : 0 unrouted; (Setup:0, Hold:44732, Component Switching Limit:0)     REAL time: 52 secs 

Phase  6  : 0 unrouted; (Setup:0, Hold:44732, Component Switching Limit:0)     REAL time: 52 secs 

Phase  7  : 0 unrouted; (Setup:0, Hold:44732, Component Switching Limit:0)     REAL time: 52 secs 

Phase  8  : 0 unrouted; (Setup:0, Hold:44732, Component Switching Limit:0)     REAL time: 52 secs 

Phase  9  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 55 secs 
Total REAL time to Router completion: 55 secs 
Total CPU time to Router completion: 50 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|conware_0_ACLK_pin_O |              |      |      |            |             |
|                 BUF |BUFGCTRL_X0Y31| No   | 2433 |  0.436     |  2.058      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

* The fanout is the number of component pins not the individual BEL loads,
for example SLICE loads not FF loads.

Timing Score: 0 (Setup: 0, Hold: 0, Component Switching Limit: 0)

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
  TS_clk_fpga_0 = PERIOD TIMEGRP "clk_fpga_ | SETUP       |     0.009ns|     9.991ns|       0|           0
  0" 100 MHz HIGH 50| HOLD        |     0.000ns|            |       0|           0
----------------------------------------------------------------------------------------------------------
  PATH "TS_axi_interconnect_1_reset_resync_ | SETUP       |         N/A|     1.194ns|     N/A|           0
  path" TIG                                 |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_axi4lite_0_reset_resync_path" TI | SETUP       |         N/A|     1.092ns|     N/A|           0
  G                                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------


All constraints were met.
INFO:Timing:2761 - N/A entries in the Constraints List may indicate that the 
   constraint is not analyzed due to the following: No paths covered by this 
   constraint; Other constraints intersect with this constraint; or This 
   constraint was disabled by a Path Tracing Control. Please run the Timespec 
   Interaction Report (TSI) via command line (trce tsi) or Timing Analyzer GUI.


Generating Pad Report.

All signals are completely routed.

WARNING:Par:283 - There are 44 loadless signals in this design. This design will cause Bitgen to issue DRC warnings.

Total REAL time to PAR completion: 1 mins 10 secs 
Total CPU time to PAR completion: 53 secs 

Peak Memory Usage:  921 MB

Placer: Placement generated during map.
Routing: Completed - No errors found.
Timing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 46
Number of info messages: 1

Writing design to file system.ncd



PAR done!



#----------------------------------------------#
# Starting program post_par_trce
# trce -e 3 -xml system.twx system.ncd system.pcf 
#----------------------------------------------#
Release 14.7 - Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.


PMSPEC -- Overriding Xilinx file <C:/Xilinx/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <C:/Xilinx/14.7/ISE_DS/ISE/zynq/data/zynq.acd>
Loading device for application Rf_Device from file '7z020.nph' in environment
C:\Xilinx\14.7\ISE_DS\ISE\;C:\Xilinx\14.7\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc7z020, package clg484, speed -1
INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more
   information, see the TSI report.  Please consult the Xilinx Command Line
   Tools User Guide for information on generating a TSI report.
--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -e 3 -xml system.twx
system.ncd system.pcf


Design file:              system.ncd
Physical constraint file: system.pcf
Device,speed:             xc7z020,-1 (PRODUCTION 1.08 2013-10-13)
Report level:             error report
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in
   the unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of
   this model, and for more information on accounting for different loading conditions, please see the device datasheet.


Timing summary:
---------------

Timing errors: 0  Score: 0 (Setup/Max: 0, Hold: 0)

Constraints cover 289992 paths, 0 nets, and 38129 connections

Design statistics:
   Minimum period:   9.991ns (Maximum frequency: 100.090MHz)


Analysis completed Wed May 03 14:47:33 2017
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Number of info messages: 4
Total time: 19 secs 


xflow done!
touch __xps/system_routed
xilperl C:/Xilinx/14.7/ISE_DS/EDK/data/fpga_impl/observe_par.pl -error yes implementation/system.par
Analyzing implementation/system.par
"*********************************************"
"Running Bitgen.."
"*********************************************"
cd implementation & bitgen -w -f bitgen.ut system & cd ..
Release 14.7 - Bitgen P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <C:/Xilinx/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <C:/Xilinx/14.7/ISE_DS/ISE/zynq/data/zynq.acd>
Loading device for application Rf_Device from file '7z020.nph' in environment
C:\Xilinx\14.7\ISE_DS\ISE\;C:\Xilinx\14.7\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc7z020, package clg484, speed -1
Opened constraints file system.pcf.

Wed May 03 14:47:46 2017

Running DRC.
WARNING:PhysDesignRules:367 - The signal
   <axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTC
   H_QUEUE_I/GEN_MM2S.I_CH1_FTCH_FIFO_NEW/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xs
   t_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM15_
   RAMD_D1_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slo
   t[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_ins
   t/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfif
   o.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMD_D1_O> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTC
   H_QUEUE_I/GEN_MM2S.I_CH1_FTCH_FIFO_NEW/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xs
   t_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM14_
   RAMD_D1_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTC
   H_QUEUE_I/GEN_S2MM.I_CH2_FTCH_FIFO_NEW/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xs
   t_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM15_
   RAMD_D1_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTC
   H_QUEUE_I/GEN_S2MM.I_CH2_FTCH_FIFO_NEW/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xs
   t_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM14_
   RAMD_D1_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTC
   H_QUEUE_I/GEN_MM2S.I_CH1_FTCH_FIFO_NEW/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xs
   t_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM13_
   RAMD_D1_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTC
   H_QUEUE_I/GEN_S2MM.I_CH2_FTCH_FIFO_NEW/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xs
   t_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM13_
   RAMD_D1_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTC
   H_QUEUE_I/GEN_MM2S.I_CH1_FTCH_FIFO_NEW/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xs
   t_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM12_
   RAMD_D1_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTC
   H_QUEUE_I/GEN_S2MM.I_CH2_FTCH_FIFO_NEW/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xs
   t_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM12_
   RAMD_D1_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slo
   t[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_ins
   t/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/
   grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTC
   H_QUEUE_I/GEN_S2MM.I_CH2_FTCH_FIFO_NEW/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xs
   t_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM11_
   RAMA_D1_DPO> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTC
   H_QUEUE_I/GEN_S2MM.I_CH2_FTCH_FIFO_NEW/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xs
   t_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM11_
   RAMB_D1_DPO> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTC
   H_QUEUE_I/GEN_S2MM.I_CH2_FTCH_FIFO_NEW/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xs
   t_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM11_
   RAMD_D1_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTC
   H_QUEUE_I/GEN_MM2S.I_CH1_FTCH_FIFO_NEW/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xs
   t_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM11_
   RAMA_D1_DPO> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTC
   H_QUEUE_I/GEN_MM2S.I_CH1_FTCH_FIFO_NEW/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xs
   t_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM11_
   RAMB_D1_DPO> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTC
   H_QUEUE_I/GEN_MM2S.I_CH1_FTCH_FIFO_NEW/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xs
   t_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM11_
   RAMD_D1_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/data_concat_6
   1> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/data_concat_6
   3> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTC
   H_QUEUE_I/GEN_S2MM.I_CH2_FTCH_FIFO_NEW/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xs
   t_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM9_R
   AMD_D1_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTC
   H_QUEUE_I/GEN_S2MM.I_CH2_FTCH_FIFO_NEW/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xs
   t_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM4_R
   AMD_D1_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/data_concat_5
   5> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTC
   H_QUEUE_I/GEN_S2MM.I_CH2_FTCH_FIFO_NEW/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xs
   t_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_R
   AMD_D1_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTC
   H_QUEUE_I/GEN_S2MM.I_CH2_FTCH_FIFO_NEW/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xs
   t_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM8_R
   AMD_D1_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTC
   H_QUEUE_I/GEN_MM2S.I_CH1_FTCH_FIFO_NEW/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xs
   t_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3_R
   AMD_D1_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTC
   H_QUEUE_I/GEN_S2MM.I_CH2_FTCH_FIFO_NEW/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xs
   t_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3_R
   AMD_D1_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTC
   H_QUEUE_I/GEN_S2MM.I_CH2_FTCH_FIFO_NEW/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xs
   t_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM10_
   RAMB_D1_DPO> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTC
   H_QUEUE_I/GEN_S2MM.I_CH2_FTCH_FIFO_NEW/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xs
   t_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM10_
   RAMC_D1_DPO> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTC
   H_QUEUE_I/GEN_S2MM.I_CH2_FTCH_FIFO_NEW/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xs
   t_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM10_
   RAMD_D1_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTC
   H_QUEUE_I/GEN_MM2S.I_CH1_FTCH_FIFO_NEW/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xs
   t_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM10_
   RAMB_D1_DPO> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTC
   H_QUEUE_I/GEN_MM2S.I_CH1_FTCH_FIFO_NEW/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xs
   t_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM10_
   RAMD_D1_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTC
   H_QUEUE_I/GEN_MM2S.I_CH1_FTCH_FIFO_NEW/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xs
   t_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM8_R
   AMD_D1_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/data_concat_5
   7> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTC
   H_QUEUE_I/GEN_S2MM.I_CH2_FTCH_FIFO_NEW/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xs
   t_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM5_R
   AMD_D1_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTC
   H_QUEUE_I/GEN_MM2S.I_CH1_FTCH_FIFO_NEW/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xs
   t_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM5_R
   AMD_D1_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTC
   H_QUEUE_I/GEN_MM2S.I_CH1_FTCH_FIFO_NEW/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xs
   t_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_R
   AMD_D1_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <axi_dma_0/axi_dma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_
   ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/S6.I_SYNC_FIFOGEN_FIFO/V6_S6_AND_LA
   TER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_f
   ifo.mem/gdm.dm/Mram_RAM1_RAMD_D1_O> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTC
   H_QUEUE_I/GEN_S2MM.I_CH2_FTCH_FIFO_NEW/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xs
   t_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_R
   AMD_D1_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTC
   H_QUEUE_I/GEN_S2MM.I_CH2_FTCH_FIFO_NEW/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xs
   t_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM6_R
   AMD_D1_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTC
   H_QUEUE_I/GEN_S2MM.I_CH2_FTCH_FIFO_NEW/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xs
   t_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM7_R
   AMD_D1_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTC
   H_QUEUE_I/GEN_MM2S.I_CH1_FTCH_FIFO_NEW/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xs
   t_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_R
   AMD_D1_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTC
   H_QUEUE_I/GEN_MM2S.I_CH1_FTCH_FIFO_NEW/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xs
   t_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM6_R
   AMD_D1_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTC
   H_QUEUE_I/GEN_MM2S.I_CH1_FTCH_FIFO_NEW/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xs
   t_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM9_R
   AMD_D1_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTC
   H_QUEUE_I/GEN_MM2S.I_CH1_FTCH_FIFO_NEW/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xs
   t_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM7_R
   AMD_D1_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTC
   H_QUEUE_I/GEN_MM2S.I_CH1_FTCH_FIFO_NEW/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xs
   t_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM4_R
   AMD_D1_O> is incomplete. The signal does not drive any load pins in the
   design.
DRC detected 0 errors and 44 warnings.  Please see the previously displayed
individual error or warning messages for more details.
INFO:Security:51 - The XILINXD_LICENSE_FILE environment variable is not set.
INFO:Security:52 - The LM_LICENSE_FILE environment variable is set to
'1717@io.ece.iastate.edu;27008@io.ece.iastate.edu;
27006@io.ece.iastate.edu;27003@io.ece.iastate.edu'.
INFO:Security:54 - 'xc7z020' is a WebPack part.
WARNING:Security:43 - No license file was found in the standard Xilinx license
directory.
WARNING:Security:44 - Since no license file was found,
       please run the Xilinx License Configuration Manager
       (xlcm or "Manage Xilinx Licenses")
       to assist in obtaining a license.
WARNING:Security:42 - Your software subscription period has lapsed. Your current
version of Xilinx tools will continue to function, but you no longer qualify for
Xilinx software updates or new releases.

Creating bit map...
Saving bit stream in "system.bit".
Bitstream generation is complete.
Done!

********************************************************************************
At Local date and time: Wed May 03 14:48:22 2017
 xsdk.exe -hwspec \\my.files.iastate.edu\users\mdavies\Cpre488\conware\xps\system\SDK\SDK_Export\hw\system.xml started...
Xilinx Software Development Kit
Xilinx EDK 14.7 Build EDK_P.20131013
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
Done!

********************************************************************************
At Local date and time: Wed May 03 16:31:39 2017
 make -f system.make hwclean started...
rm -f implementation/system.ngc
rm -f implementation/system_axi4lite_0_wrapper.ngc implementation/system_sws_8bits_wrapper.ngc implementation/system_btns_5bits_wrapper.ngc implementation/system_processing_system7_0_wrapper.ngc implementation/system_axi_dma_0_wrapper.ngc implementation/system_axi_interconnect_1_wrapper.ngc implementation/system_conware_0_wrapper.ngc implementation/system_cownare_ctl_0_wrapper.ngc
rm -f platgen.log
rm -f __xps/ise/_xmsgs/platgen.xmsgs
rm -f implementation/system.bmm
rm -rf implementation/cache
rm -f implementation/system.bit
rm -f implementation/system.ncd
rm -f implementation/system_bd.bmm 
rm -f implementation/system_map.ncd 
rm -f implementation/download.bit 
rm -f __xps/system_bits
rm -rf implementation synthesis xst hdl
rm -rf xst.srp system.srp
rm -f __xps/ise/_xmsgs/bitinit.xmsgs
rm -rf __xps/ps7_instance.mhs
Done!

********************************************************************************
At Local date and time: Wed May 03 16:32:32 2017
 make -f system.make exporttosdk started...
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc7z020clg484-1 -lang vhdl -intstyle default    -msg __xps/ise/xmsgprops.lst system.mhs

Release 14.7 - platgen Xilinx EDK 14.7 Build EDK_P.20131013
 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc7z020clg484-1 -lang vhdl -intstyle default -msg
__xps/ise/xmsgprops.lst system.mhs 

WARNING:EDK - INFO:Security:51 - The XILINXD_LICENSE_FILE environment variable
   is not set.
   INFO:Security:52 - The LM_LICENSE_FILE environment variable is set to
   '1717@io.ece.iastate.edu;27008@io.ece.iastate.edu;
   27006@io.ece.iastate.edu;27003@io.ece.iastate.edu'.
   INFO:Security:71 - If a license for part 'xc7z020' is available, it will be
   possible to use 'XPS_TDP' instead of 'XPS'.
   WARNING:Security:43 - No license file was found in the standard Xilinx
   license directory.
   WARNING:Security:44 - Since no license file was found,
          please run the Xilinx License Configuration Manager
          (xlcm or "Manage Xilinx Licenses")
          to assist in obtaining a license.
   WARNING:Security:42 - Your software subscription period has lapsed. Your
   current version of Xilinx tools will continue to function, but you no longer
   qualify for Xilinx software updates or new releases.


Parse U:/Cpre488/conware/xps/system/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 300 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 304 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 308 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 312 
INFO:EDK:4130 - IPNAME: axi_dma, INSTANCE:axi_dma_0 - tcl is overriding
   PARAMETER C_M_AXIS_MM2S_PROTOCOL value to GENERIC -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_dma_v6_03_a\data
   \axi_dma_v2_1_0.mpd line 150 
INFO:EDK:4130 - IPNAME: axi_dma, INSTANCE:axi_dma_0 - tcl is overriding
   PARAMETER C_S_AXIS_S2MM_PROTOCOL value to GENERIC -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_dma_v6_03_a\data
   \axi_dma_v2_1_0.mpd line 151 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock
   'processing_system7_0_PS_CLK' is not specified. Clock DRCs will not be
   performed for IPs connected to that clock port, unless they are connected
   through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
  (0x40400000-0x4040ffff) axi_dma_0	axi4lite_0
  (0x41200000-0x4120ffff) SWs_8Bits	axi4lite_0
  (0x41240000-0x4124ffff) BTNs_5Bits	axi4lite_0
  (0x74400000-0x7440ffff) cownare_ctl_0	axi4lite_0

Checking platform address map ...

Checking platform configuration ...
IPNAME: axi_interconnect, INSTANCE: axi4lite_0 - 1 master(s) : 4 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi_interconnect_1 - 3 master(s) : 1
slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: conware_0_CONWARE_BUFFER_pin, CONNECTOR: CONWARE_BUFFER
   - No driver found. Port will be driven to GND -
   U:\Cpre488\conware\xps\system\system.mhs line 42 
WARNING:EDK:4180 - PORT: s_axis_s2mm_tuser, CONNECTOR: conware_0_M_AXIS_TUSER -
   No driver found. Port will be driven to GND -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_dma_v6_03_a\data
   \axi_dma_v2_1_0.mpd line 259 
WARNING:EDK:4180 - PORT: s_axis_s2mm_tid, CONNECTOR: conware_0_M_AXIS_TID - No
   driver found. Port will be driven to GND -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_dma_v6_03_a\data
   \axi_dma_v2_1_0.mpd line 260 
WARNING:EDK:4180 - PORT: s_axis_s2mm_tdest, CONNECTOR: conware_0_M_AXIS_TDEST -
   No driver found. Port will be driven to GND -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_dma_v6_03_a\data
   \axi_dma_v2_1_0.mpd line 261 
WARNING:EDK:4181 - PORT: mm2s_prmry_reset_out_n, CONNECTOR: RESET_OUT_N -
   floating connection -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_dma_v6_03_a\data
   \axi_dma_v2_1_0.mpd line 221 
WARNING:EDK:4181 - PORT: mm2s_cntrl_reset_out_n, CONNECTOR: RESET_OUT_N -
   floating connection -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_dma_v6_03_a\data
   \axi_dma_v2_1_0.mpd line 230 
WARNING:EDK:4181 - PORT: s2mm_prmry_reset_out_n, CONNECTOR: RESET_OUT_N -
   floating connection -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_dma_v6_03_a\data
   \axi_dma_v2_1_0.mpd line 253 
WARNING:EDK:4181 - PORT: s2mm_sts_reset_out_n, CONNECTOR: RESET_OUT_N - floating
   connection -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_dma_v6_03_a\data
   \axi_dma_v2_1_0.mpd line 262 
WARNING:EDK:4181 - PORT: m_axis_mm2s_tkeep, CONNECTOR:
   axi_dma_0_M_AXIS_MM2S_TKEEP - floating connection -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_dma_v6_03_a\data
   \axi_dma_v2_1_0.mpd line 223 
WARNING:EDK:4181 - PORT: m_axis_mm2s_tuser, CONNECTOR:
   axi_dma_0_M_AXIS_MM2S_TUSER - floating connection -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_dma_v6_03_a\data
   \axi_dma_v2_1_0.mpd line 227 
WARNING:EDK:4181 - PORT: m_axis_mm2s_tid, CONNECTOR: axi_dma_0_M_AXIS_MM2S_TID -
   floating connection -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_dma_v6_03_a\data
   \axi_dma_v2_1_0.mpd line 228 
WARNING:EDK:4181 - PORT: m_axis_mm2s_tdest, CONNECTOR:
   axi_dma_0_M_AXIS_MM2S_TDEST - floating connection -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_dma_v6_03_a\data
   \axi_dma_v2_1_0.mpd line 229 
WARNING:EDK:4181 - PORT: M_AXIS_TSTRB, CONNECTOR: conware_0_M_AXIS_TSTRB -
   floating connection -
   U:\Cpre488\conware\xps\system\pcores\conware_v1_00_a\data\conware_v2_1_0.mpd
   line 39 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi4lite_0.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is
   overriding PARAMETER C_RANGE_CHECK value to 1 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 149 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_FCLK_CLK1_BUF value to FALSE -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 351 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_FCLK_CLK2_BUF value to FALSE -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 352 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_FCLK_CLK3_BUF value to FALSE -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 353 

INFO: Setting C_RANGE_CHECK = OFF for axi_interconnect axi_interconnect_1; no
DECERR checking will be performed.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_RANGE_CHECK value to 0 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 149 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...
ZynqConfig: Terminated for tcl mode

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
ZynqConfig: Terminated for tcl mode

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: No asynchronous clock conversions in axi_interconnect axi4lite_0.
ZynqConfig: Terminated for tcl mode
INFO: No asynchronous clock conversions in axi_interconnect axi_interconnect_1.

Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...

Elaborating instances ...

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 0.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:axi4lite_0 - U:\Cpre488\conware\xps\system\system.mhs line 45 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file <C:/Xilinx/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <C:/Xilinx/14.7/ISE_DS/ISE/zynq/data/zynq.acd>
INSTANCE:sws_8bits - U:\Cpre488\conware\xps\system\system.mhs line 53 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file <C:/Xilinx/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <C:/Xilinx/14.7/ISE_DS/ISE/zynq/data/zynq.acd>
INSTANCE:btns_5bits - U:\Cpre488\conware\xps\system\system.mhs line 67 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file <C:/Xilinx/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <C:/Xilinx/14.7/ISE_DS/ISE/zynq/data/zynq.acd>
INSTANCE:processing_system7_0 - U:\Cpre488\conware\xps\system\system.mhs line 81
- Running XST synthesis
PMSPEC -- Overriding Xilinx file <C:/Xilinx/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <C:/Xilinx/14.7/ISE_DS/ISE/zynq/data/zynq.acd>
INSTANCE:axi_dma_0 - U:\Cpre488\conware\xps\system\system.mhs line 173 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file <C:/Xilinx/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <C:/Xilinx/14.7/ISE_DS/ISE/zynq/data/zynq.acd>
INSTANCE:axi_interconnect_1 - U:\Cpre488\conware\xps\system\system.mhs line 199
- Running XST synthesis
PMSPEC -- Overriding Xilinx file <C:/Xilinx/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <C:/Xilinx/14.7/ISE_DS/ISE/zynq/data/zynq.acd>
INSTANCE:conware_0 - U:\Cpre488\conware\xps\system\system.mhs line 207 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file <C:/Xilinx/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <C:/Xilinx/14.7/ISE_DS/ISE/zynq/data/zynq.acd>
INSTANCE:cownare_ctl_0 - U:\Cpre488\conware\xps\system\system.mhs line 222 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file <C:/Xilinx/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <C:/Xilinx/14.7/ISE_DS/ISE/zynq/data/zynq.acd>

Running NGCBUILD ...
IPNAME:system_axi4lite_0_wrapper INSTANCE:axi4lite_0 -
U:\Cpre488\conware\xps\system\system.mhs line 45 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file <C:/Xilinx/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <C:/Xilinx/14.7/ISE_DS/ISE/zynq/data/zynq.acd>

Command Line: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc7z020clg484-1 -intstyle silent -i -sd .. system_axi4lite_0_wrapper.ngc
../system_axi4lite_0_wrapper

Reading NGO file
"U:/Cpre488/conware/xps/system/implementation/axi4lite_0_wrapper/system_axi4lite
_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_axi4lite_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  4 sec
Total CPU time to NGCBUILD completion:   3 sec

Writing NGCBUILD log file "../system_axi4lite_0_wrapper.blc"...

NGCBUILD done.
IPNAME:system_axi_dma_0_wrapper INSTANCE:axi_dma_0 -
U:\Cpre488\conware\xps\system\system.mhs line 173 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file <C:/Xilinx/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <C:/Xilinx/14.7/ISE_DS/ISE/zynq/data/zynq.acd>

Command Line: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc7z020clg484-1 -intstyle silent -i -sd .. system_axi_dma_0_wrapper.ngc
../system_axi_dma_0_wrapper

Reading NGO file
"U:/Cpre488/conware/xps/system/implementation/axi_dma_0_wrapper/system_axi_dma_0
_wrapper.ngc" ...
Loading design module "../system_axi_dma_0_wrapper_fifo_generator_v9_3_1.ngc"...
Loading design module "../system_axi_dma_0_wrapper_fifo_generator_v9_3_2.ngc"...
Loading design module "../system_axi_dma_0_wrapper_fifo_generator_v9_3_3.ngc"...
Loading design module "../system_axi_dma_0_wrapper_fifo_generator_v9_3_4.ngc"...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_axi_dma_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  5 sec
Total CPU time to NGCBUILD completion:   3 sec

Writing NGCBUILD log file "../system_axi_dma_0_wrapper.blc"...

NGCBUILD done.
IPNAME:system_axi_interconnect_1_wrapper INSTANCE:axi_interconnect_1 -
U:\Cpre488\conware\xps\system\system.mhs line 199 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file <C:/Xilinx/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <C:/Xilinx/14.7/ISE_DS/ISE/zynq/data/zynq.acd>

Command Line: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc7z020clg484-1 -intstyle silent -i -sd .. system_axi_interconnect_1_wrapper.ngc
../system_axi_interconnect_1_wrapper

Reading NGO file
"U:/Cpre488/conware/xps/system/implementation/axi_interconnect_1_wrapper/system_
axi_interconnect_1_wrapper.ngc" ...
Loading design module
"../system_axi_interconnect_1_wrapper_fifo_generator_v9_1_1.ngc"...
Loading design module
"../system_axi_interconnect_1_wrapper_fifo_generator_v9_1_2.ngc"...
Loading design module
"../system_axi_interconnect_1_wrapper_fifo_generator_v9_1_3.ngc"...
Loading design module
"../system_axi_interconnect_1_wrapper_fifo_generator_v9_1_4.ngc"...
Loading design module
"../system_axi_interconnect_1_wrapper_fifo_generator_v9_1_5.ngc"...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_axi_interconnect_1_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  5 sec
Total CPU time to NGCBUILD completion:   3 sec

Writing NGCBUILD log file "../system_axi_interconnect_1_wrapper.blc"...

NGCBUILD done.
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...

Total run time: 1155.00 seconds
"Running synthesis..."
cd synthesis & synthesis.cmd
"xst -ifn "system_xst.scr" -intstyle silent"
"Running XST synthesis ..."
PMSPEC -- Overriding Xilinx file <C:/Xilinx/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <C:/Xilinx/14.7/ISE_DS/ISE/zynq/data/zynq.acd>
"XST completed"
"*********************************************"
"Running Xilinx Implementation tools.."
"*********************************************"
xflow -wd implementation -p xc7z020clg484-1 -implement xflow.opt system.ngc
Release 14.7 - Xflow P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc7z020clg484-1 -implement xflow.opt system.ngc 
 
PMSPEC -- Overriding Xilinx file <C:/Xilinx/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <C:/Xilinx/14.7/ISE_DS/ISE/zynq/data/zynq.acd>
.... Copying flowfile C:/Xilinx/14.7/ISE_DS/ISE/xilinx/data/fpga.flw into
working directory U:/Cpre488/conware/xps/system/implementation 

Using Flow File: U:/Cpre488/conware/xps/system/implementation/fpga.flw 
Using Option File(s): 
 U:/Cpre488/conware/xps/system/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc7z020clg484-1 -nt timestamp -bm system.bmm
"U:/Cpre488/conware/xps/system/implementation/system.ngc" -uc system.ucf
system.ngd 
#----------------------------------------------#
Release 14.7 - ngdbuild P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <C:/Xilinx/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <C:/Xilinx/14.7/ISE_DS/ISE/zynq/data/zynq.acd>

Command Line: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\ngdbuild.exe -p
xc7z020clg484-1 -nt timestamp -bm system.bmm
U:/Cpre488/conware/xps/system/implementation/system.ngc -uc system.ucf
system.ngd

Reading NGO file "U:/Cpre488/conware/xps/system/implementation/system.ngc" ...
Loading design module
"U:/Cpre488/conware/xps/system/implementation/system_processing_system7_0_wrappe
r.ngc"...
Loading design module
"U:/Cpre488/conware/xps/system/implementation/system_axi4lite_0_wrapper.ngc"...
Loading design module
"U:/Cpre488/conware/xps/system/implementation/system_axi_interconnect_1_wrapper.
ngc"...
Loading design module
"U:/Cpre488/conware/xps/system/implementation/system_sws_8bits_wrapper.ngc"...
Loading design module
"U:/Cpre488/conware/xps/system/implementation/system_btns_5bits_wrapper.ngc"...
Loading design module
"U:/Cpre488/conware/xps/system/implementation/system_axi_dma_0_wrapper.ngc"...
Loading design module
"U:/Cpre488/conware/xps/system/implementation/system_conware_0_wrapper.ngc"...
Loading design module
"U:/Cpre488/conware/xps/system/implementation/system_cownare_ctl_0_wrapper.ngc".
..
Applying constraints in
"U:/Cpre488/conware/xps/system/implementation/system_processing_system7_0_wrappe
r.ncf" to module "processing_system7_0"...
Checking Constraint Associations...
Applying constraints in
"U:/Cpre488/conware/xps/system/implementation/system_axi4lite_0_wrapper.ncf" to
module "axi4lite_0"...
Checking Constraint Associations...
Applying constraints in
"U:/Cpre488/conware/xps/system/implementation/system_axi_interconnect_1_wrapper.
ncf" to module "axi_interconnect_1"...
Checking Constraint Associations...
Applying constraints in
"U:/Cpre488/conware/xps/system/implementation/system_axi_dma_0_wrapper.ncf" to
module "axi_dma_0"...
Checking Constraint Associations...
Gathering constraint information from source properties...
Done.
INFO:NgdBuild:649 - Removing redundant 'IBUF' symbol
   'processing_system7_0_PS_PORB_IBUF'.  All constraints associated with this
   symbol will be ignored.
INFO:NgdBuild:649 - Removing redundant 'IBUF' symbol
   'processing_system7_0_PS_CLK_IBUF'.  All constraints associated with this
   symbol will be ignored.
INFO:NgdBuild:649 - Removing redundant 'IBUF' symbol
   'processing_system7_0_PS_SRSTB_IBUF'.  All constraints associated with this
   symbol will be ignored.

Annotating constraints to design from ucf file "system.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_interconnect_1/axi_interconnect_1\/si_converter_b
   ank\/gen_conv_slot[0].clock_conv_inst\/interconnect_aresetn_resync<2>_inv1_IN
   V_0 TNM = FFS:axi_interconnect_1_reset...>: No instances of type FFS were
   found under block
   "axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<2>_inv1_INV_0" (type=INV).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi4lite_0/axi4lite_0\/si_converter_bank\/gen_conv_sl
   ot[0].clock_conv_inst\/interconnect_aresetn_resync<2>_inv1_INV_0 TNM =
   FFS:axi4lite_0_reset_resync>: No instances of type FFS were found under block
   "axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<2>_inv1_INV_0" (type=INV).

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "processing_system7_0_PS_PORB_IBUF" LOC = B5>' could not be found and
   so the Locate constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "processing_system7_0_PS_CLK_IBUF" LOC = F7>' could not be found and so
   the Locate constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "processing_system7_0_PS_SRSTB_IBUF" LOC = C9>' could not be found and
   so the Locate constraint will be removed.

WARNING:ConstraintSystem:58 - Constraint <TIMEGRP axi4lite_0_reset_source = FFS
   PADS CPUS;>: CPUS "*" does not match any design objects.

WARNING:ConstraintSystem:58 - Constraint <TIMEGRP
   axi_interconnect_1_reset_source = FFS PADS CPUS;>: CPUS "*" does not match
   any design objects.

WARNING:ConstraintSystem:194 - The TNM 'axi_interconnect_1_reset_resync', does
   not directly or indirectly drive any flip-flops, latches and/or RAMs and is
   not actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'axi4lite_0_reset_resync', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

Done...

Processing BMM file "system.bmm" ...

WARNING::53 - File 'system.bmm' is empty or has no BMM content.


Checking expanded design ...
WARNING:NgdBuild:452 - logical net 'N154' has no driver
WARNING:NgdBuild:452 - logical net 'N155' has no driver
WARNING:NgdBuild:452 - logical net 'N156' has no driver
WARNING:NgdBuild:452 - logical net 'N157' has no driver
WARNING:NgdBuild:452 - logical net 'N158' has no driver
WARNING:NgdBuild:452 - logical net 'N159' has no driver
WARNING:NgdBuild:452 - logical net 'N160' has no driver
WARNING:NgdBuild:452 - logical net 'N161' has no driver
WARNING:NgdBuild:452 - logical net 'N162' has no driver
WARNING:NgdBuild:452 - logical net 'N163' has no driver
WARNING:NgdBuild:452 - logical net 'N164' has no driver
WARNING:NgdBuild:452 - logical net 'N165' has no driver
WARNING:NgdBuild:452 - logical net 'N166' has no driver
WARNING:NgdBuild:452 - logical net 'N167' has no driver
WARNING:NgdBuild:452 - logical net 'N168' has no driver
WARNING:NgdBuild:452 - logical net 'N169' has no driver
WARNING:NgdBuild:452 - logical net 'N170' has no driver
WARNING:NgdBuild:452 - logical net 'N171' has no driver
WARNING:NgdBuild:452 - logical net 'N172' has no driver
WARNING:NgdBuild:452 - logical net 'N173' has no driver
WARNING:NgdBuild:452 - logical net 'N174' has no driver
WARNING:NgdBuild:452 - logical net 'N175' has no driver
WARNING:NgdBuild:452 - logical net 'N176' has no driver
WARNING:NgdBuild:452 - logical net 'N177' has no driver
WARNING:NgdBuild:452 - logical net 'N178' has no driver
WARNING:NgdBuild:452 - logical net 'N179' has no driver
WARNING:NgdBuild:452 - logical net 'N180' has no driver
WARNING:NgdBuild:452 - logical net 'N181' has no driver
WARNING:NgdBuild:452 - logical net 'N182' has no driver
WARNING:NgdBuild:452 - logical net 'N183' has no driver
WARNING:NgdBuild:452 - logical net 'N184' has no driver
WARNING:NgdBuild:452 - logical net 'N185' has no driver
WARNING:NgdBuild:452 - logical net 'N186' has no driver
WARNING:NgdBuild:452 - logical net 'N187' has no driver
WARNING:NgdBuild:452 - logical net 'N188' has no driver
WARNING:NgdBuild:452 - logical net 'N189' has no driver
WARNING:NgdBuild:452 - logical net 'N190' has no driver
WARNING:NgdBuild:452 - logical net 'N191' has no driver
WARNING:NgdBuild:452 - logical net 'N192' has no driver
WARNING:NgdBuild:452 - logical net 'N193' has no driver
WARNING:NgdBuild:452 - logical net 'N194' has no driver
WARNING:NgdBuild:452 - logical net 'N195' has no driver
WARNING:NgdBuild:452 - logical net 'N196' has no driver
WARNING:NgdBuild:452 - logical net 'N197' has no driver
WARNING:NgdBuild:452 - logical net 'N198' has no driver
WARNING:NgdBuild:452 - logical net 'N199' has no driver
WARNING:NgdBuild:452 - logical net 'N200' has no driver
WARNING:NgdBuild:452 - logical net 'N201' has no driver
WARNING:NgdBuild:452 - logical net 'N202' has no driver
WARNING:NgdBuild:452 - logical net 'N203' has no driver
WARNING:NgdBuild:452 - logical net 'N204' has no driver
WARNING:NgdBuild:452 - logical net 'N205' has no driver
WARNING:NgdBuild:452 - logical net 'N206' has no driver
WARNING:NgdBuild:452 - logical net 'N207' has no driver
WARNING:NgdBuild:452 - logical net 'N208' has no driver
WARNING:NgdBuild:452 - logical net 'N209' has no driver
WARNING:NgdBuild:452 - logical net 'N210' has no driver
WARNING:NgdBuild:452 - logical net 'N211' has no driver
WARNING:NgdBuild:452 - logical net 'N212' has no driver
WARNING:NgdBuild:452 - logical net 'N213' has no driver
WARNING:NgdBuild:452 - logical net 'N214' has no driver
WARNING:NgdBuild:452 - logical net 'N215' has no driver
WARNING:NgdBuild:452 - logical net 'N216' has no driver
WARNING:NgdBuild:452 - logical net 'N217' has no driver
WARNING:NgdBuild:452 - logical net 'N218' has no driver
WARNING:NgdBuild:452 - logical net 'N219' has no driver
WARNING:NgdBuild:452 - logical net 'N220' has no driver
WARNING:NgdBuild:452 - logical net 'N221' has no driver
WARNING:NgdBuild:452 - logical net 'N222' has no driver
WARNING:NgdBuild:452 - logical net 'N223' has no driver
WARNING:NgdBuild:452 - logical net 'N224' has no driver
WARNING:NgdBuild:452 - logical net 'N225' has no driver
WARNING:NgdBuild:452 - logical net 'N226' has no driver
WARNING:NgdBuild:452 - logical net 'N227' has no driver
WARNING:NgdBuild:452 - logical net 'N228' has no driver
WARNING:NgdBuild:452 - logical net 'N229' has no driver
WARNING:NgdBuild:452 - logical net 'N230' has no driver
WARNING:NgdBuild:452 - logical net 'N231' has no driver
WARNING:NgdBuild:452 - logical net 'N232' has no driver
WARNING:NgdBuild:452 - logical net 'N233' has no driver
WARNING:NgdBuild:452 - logical net 'N234' has no driver
WARNING:NgdBuild:452 - logical net 'N235' has no driver
WARNING:NgdBuild:452 - logical net 'N236' has no driver
WARNING:NgdBuild:452 - logical net 'N237' has no driver
WARNING:NgdBuild:452 - logical net 'N238' has no driver
WARNING:NgdBuild:452 - logical net 'N239' has no driver
WARNING:NgdBuild:452 - logical net 'N240' has no driver
WARNING:NgdBuild:452 - logical net 'N241' has no driver
WARNING:NgdBuild:452 - logical net 'N242' has no driver
WARNING:NgdBuild:452 - logical net 'N243' has no driver
WARNING:NgdBuild:452 - logical net 'N244' has no driver
WARNING:NgdBuild:452 - logical net 'N245' has no driver
WARNING:NgdBuild:452 - logical net 'N246' has no driver
WARNING:NgdBuild:452 - logical net 'N247' has no driver
WARNING:NgdBuild:452 - logical net 'N248' has no driver
WARNING:NgdBuild:452 - logical net 'N249' has no driver
WARNING:NgdBuild:452 - logical net 'N250' has no driver
WARNING:NgdBuild:452 - logical net 'N251' has no driver
WARNING:NgdBuild:452 - logical net 'N252' has no driver
WARNING:NgdBuild:452 - logical net 'N253' has no driver
WARNING:NgdBuild:452 - logical net 'N254' has no driver
WARNING:NgdBuild:452 - logical net 'N255' has no driver
WARNING:NgdBuild:452 - logical net 'N256' has no driver
WARNING:NgdBuild:452 - logical net 'N257' has no driver
WARNING:NgdBuild:452 - logical net 'N258' has no driver
WARNING:NgdBuild:452 - logical net 'N259' has no driver
WARNING:NgdBuild:452 - logical net 'N260' has no driver
WARNING:NgdBuild:452 - logical net 'N261' has no driver
WARNING:NgdBuild:452 - logical net 'N262' has no driver
WARNING:NgdBuild:452 - logical net 'N263' has no driver
WARNING:NgdBuild:452 - logical net 'N264' has no driver
WARNING:NgdBuild:452 - logical net 'N265' has no driver
WARNING:NgdBuild:452 - logical net 'N266' has no driver
WARNING:NgdBuild:452 - logical net 'N267' has no driver
WARNING:NgdBuild:452 - logical net 'N268' has no driver
WARNING:NgdBuild:452 - logical net 'N269' has no driver
WARNING:NgdBuild:452 - logical net 'N270' has no driver
WARNING:NgdBuild:452 - logical net 'N271' has no driver
WARNING:NgdBuild:452 - logical net 'N272' has no driver
WARNING:NgdBuild:452 - logical net 'N273' has no driver
WARNING:NgdBuild:452 - logical net 'N274' has no driver
WARNING:NgdBuild:452 - logical net 'N275' has no driver
WARNING:NgdBuild:452 - logical net 'N276' has no driver
WARNING:NgdBuild:452 - logical net 'N277' has no driver
WARNING:NgdBuild:452 - logical net 'N278' has no driver
WARNING:NgdBuild:452 - logical net 'N279' has no driver
WARNING:NgdBuild:483 - Attribute "INIT" on
   "axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_PNTR_MN
   GR/ch2_sg_idle" is on the wrong type of object.  Please see the Constraints
   Guide for more information on this attribute.

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings: 136

Writing NGD file "system.ngd" ...
Total REAL time to NGDBUILD completion:  30 sec
Total CPU time to NGDBUILD completion:   27 sec

Writing NGDBUILD log file "system.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o system_map.ncd -w -pr b -ol high -timing -detail system.ngd system.pcf 
#----------------------------------------------#
Release 14.7 - Map P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.7/ISE_DS/EDK/data/Xdh_PrimTypeLib.xda> with local file
<C:/Xilinx/14.7/ISE_DS/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "7z020clg484-1".
vvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvv
INFO:Security:51 - The XILINXD_LICENSE_FILE environment variable is not set.
INFO:Security:52 - The LM_LICENSE_FILE environment variable is set to
'1717@io.ece.iastate.edu;27008@io.ece.iastate.edu;
27006@io.ece.iastate.edu;27003@io.ece.iastate.edu'.
INFO:Security:54 - 'xc7z020' is a WebPack part.
WARNING:Security:43 - No license file was found in the standard Xilinx license
directory.
WARNING:Security:44 - Since no license file was found,
       please run the Xilinx License Configuration Manager
       (xlcm or "Manage Xilinx Licenses")
       to assist in obtaining a license.
WARNING:Security:42 - Your software subscription period has lapsed. Your current
version of Xilinx tools will continue to function, but you no longer qualify for
Xilinx software updates or new releases.
----------------------------------------------------------------------
WARNING:LIT:701 - PAD symbol "processing_system7_0_PS_SRSTB" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_PS_SRSTB" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_PS_CLK" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_PS_CLK" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_PS_PORB" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_PS_PORB" is not constrained
   (LOC) to a specific location.
Mapping design into LUTs...
Writing file system_map.ngm...
Running directed packing...
Running delay-based LUT packing...
Updating timing models...
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
Running timing-driven placement...
Total REAL time at the beginning of Placer: 34 secs 
Total CPU  time at the beginning of Placer: 29 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:d7cd0042) REAL time: 36 secs 

Phase 2.7  Design Feasibility Check
Phase 2.7  Design Feasibility Check (Checksum:d7cd0042) REAL time: 37 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:d7cd0042) REAL time: 37 secs 

Phase 4.2  Initial Placement for Architecture Specific Features

Phase 4.2  Initial Placement for Architecture Specific Features
(Checksum:c413e112) REAL time: 45 secs 

Phase 5.30  Global Clock Region Assignment
Phase 5.30  Global Clock Region Assignment (Checksum:c413e112) REAL time: 45 secs 

Phase 6.3  Local Placement Optimization
Phase 6.3  Local Placement Optimization (Checksum:c413e112) REAL time: 45 secs 

Phase 7.5  Local Placement Optimization
Phase 7.5  Local Placement Optimization (Checksum:c413e112) REAL time: 45 secs 

Phase 8.8  Global Placement
............................
........................................................................................................
.......................................................................................................
.........................................................................................................................
Phase 8.8  Global Placement (Checksum:f05516f8) REAL time: 2 mins 23 secs 

Phase 9.5  Local Placement Optimization
Phase 9.5  Local Placement Optimization (Checksum:f05516f8) REAL time: 2 mins 24 secs 

Phase 10.18  Placement Optimization
Phase 10.18  Placement Optimization (Checksum:8a20b5d6) REAL time: 2 mins 38 secs 

Phase 11.5  Local Placement Optimization
Phase 11.5  Local Placement Optimization (Checksum:8a20b5d6) REAL time: 2 mins 38 secs 

Phase 12.34  Placement Validation
Phase 12.34  Placement Validation (Checksum:8a20b5d6) REAL time: 2 mins 38 secs 

Total REAL time to Placer completion: 2 mins 39 secs 
Total CPU  time to Placer completion: 2 mins 33 secs 
Running post-placement packing...
Writing output files...

Design Summary:
Number of errors:      0
Number of warnings:   50
Slice Logic Utilization:
  Number of Slice Registers:                 6,587 out of 106,400    6
    Number used as Flip Flops:               6,555
    Number used as Latches:                      0
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:               32
  Number of Slice LUTs:                      6,422 out of  53,200   12
    Number used as logic:                    5,564 out of  53,200   10
      Number using O6 output only:           4,038
      Number using O5 output only:              66
      Number using O5 and O6:                1,460
      Number used as ROM:                        0
    Number used as Memory:                     769 out of  17,400    4
      Number used as Dual Port RAM:            142
        Number using O6 output only:             6
        Number using O5 output only:            12
        Number using O5 and O6:                124
      Number used as Single Port RAM:            0
      Number used as Shift Register:           627
        Number using O6 output only:           627
        Number using O5 output only:             0
        Number using O5 and O6:                  0
    Number used exclusively as route-thrus:     89
      Number with same-slice register load:     61
      Number with same-slice carry load:        22
      Number with other load:                    6

Slice Logic Distribution:
  Number of occupied Slices:                 3,250 out of  13,300   24
  Number of LUT Flip Flop pairs used:        8,207
    Number with an unused Flip Flop:         2,434 out of   8,207   29
    Number with an unused LUT:               1,785 out of   8,207   21
    Number of fully used LUT-FF pairs:       3,988 out of   8,207   48
    Number of unique control sets:             350
    Number of slice register sites lost
      to control set restrictions:           1,496 out of 106,400    1

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.
  OVERMAPPING of BRAM resources should be ignored if the design is
  over-mapped for a non-BRAM resource or if placement fails.

IO Utilization:
  Number of bonded IOBs:                        29 out of     200   14
    Number of LOCed IOBs:                       29 out of      29  100
  Number of bonded IOPAD:                      130 out of     130  100
    IOB Flip Flops:                              5

Specific Feature Utilization:
  Number of RAMB36E1/FIFO36E1s:                  4 out of     140    2
    Number using RAMB36E1 only:                  4
    Number using FIFO36E1 only:                  0
  Number of RAMB18E1/FIFO18E1s:                  1 out of     280    1
    Number using RAMB18E1 only:                  1
    Number using FIFO18E1 only:                  0
  Number of BUFG/BUFGCTRLs:                      1 out of      32    3
    Number used as BUFGs:                        1
    Number used as BUFGCTRLs:                    0
  Number of IDELAYE2/IDELAYE2_FINEDELAYs:        0 out of     200    0
  Number of ILOGICE2/ILOGICE3/ISERDESE2s:        0 out of     200    0
  Number of ODELAYE2/ODELAYE2_FINEDELAYs:        0
  Number of OLOGICE2/OLOGICE3/OSERDESE2s:        5 out of     200    2
    Number used as OLOGICE2s:                    5
    Number used as OLOGICE3s:                    0
    Number used as OSERDESE2s:                   0
  Number of PHASER_IN/PHASER_IN_PHYs:            0 out of      16    0
  Number of PHASER_OUT/PHASER_OUT_PHYs:          0 out of      16    0
  Number of BSCANs:                              0 out of       4    0
  Number of BUFHCEs:                             0 out of      72    0
  Number of BUFRs:                               0 out of      16    0
  Number of CAPTUREs:                            0 out of       1    0
  Number of DNA_PORTs:                           0 out of       1    0
  Number of DSP48E1s:                            0 out of     220    0
  Number of EFUSE_USRs:                          0 out of       1    0
  Number of FRAME_ECCs:                          0 out of       1    0
  Number of ICAPs:                               0 out of       2    0
  Number of IDELAYCTRLs:                         0 out of       4    0
  Number of IN_FIFOs:                            0 out of      16    0
  Number of MMCME2_ADVs:                         0 out of       4    0
  Number of OUT_FIFOs:                           0 out of      16    0
  Number of PHASER_REFs:                         0 out of       4    0
  Number of PHY_CONTROLs:                        0 out of       4    0
  Number of PLLE2_ADVs:                          0 out of       4    0
  Number of PS7s:                                1 out of       1  100
  Number of STARTUPs:                            0 out of       1    0
  Number of XADCs:                               0 out of       1    0

Average Fanout of Non-Clock Nets:                4.02

Peak Memory Usage:  1039 MB
Total REAL time to MAP completion:  2 mins 45 secs 
Total CPU time to MAP completion:   2 mins 38 secs 

Mapping completed.
See MAP report file "system_map.mrp" for details.



#----------------------------------------------#
# Starting program par
# par -w -ol high system_map.ncd system.ncd system.pcf 
#----------------------------------------------#
Release 14.7 - par P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <C:/Xilinx/14.7/ISE_DS/EDK/data/parBmgr.acd> with local file
<C:/Xilinx/14.7/ISE_DS/ISE/data/parBmgr.acd>



Constraints file: system.pcf.
Loading device for application Rf_Device from file '7z020.nph' in environment
C:\Xilinx\14.7\ISE_DS\ISE\;C:\Xilinx\14.7\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc7z020, package clg484, speed -1
vvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvv
INFO:Security:51 - The XILINXD_LICENSE_FILE environment variable is not set.
INFO:Security:52 - The LM_LICENSE_FILE environment variable is set to '1717@io.ece.iastate.edu;27008@io.ece.iastate.edu;
27006@io.ece.iastate.edu;27003@io.ece.iastate.edu'.
INFO:Security:54 - 'xc7z020' is a WebPack part.
WARNING:Security:43 - No license file was found in the standard Xilinx license directory.
WARNING:Security:44 - Since no license file was found,
       please run the Xilinx License Configuration Manager
       (xlcm or "Manage Xilinx Licenses")
       to assist in obtaining a license.
WARNING:Security:42 - Your software subscription period has lapsed. Your current version of Xilinx tools will continue
to function, but you no longer qualify for Xilinx software updates or new releases.

----------------------------------------------------------------------

Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000 Celsius)
Initializing voltage to 0.950 Volts. (default - Range: 0.950 to 1.050 Volts)


Device speed data version:  "PRODUCTION 1.08 2013-10-13".



Device Utilization Summary:

   Number of BUFGs                           1 out of 32      3
   Number of External IOB33s                29 out of 200    14
      Number of LOCed IOB33s                29 out of 29    100

   Number of External IOPADs               130 out of 130   100
      Number of LOCed IOPADs               127 out of 130    97

   Number of OLOGICE2s                       5 out of 200     2
   Number of PS7s                            1 out of 1     100
   Number of RAMB18E1s                       1 out of 280     1
   Number of RAMB36E1s                       4 out of 140     2
   Number of Slices                       3250 out of 13300  24
   Number of Slice Registers              6587 out of 106400  6
      Number used as Flip Flops           6587
      Number used as Latches                 0
      Number used as LatchThrus              0

   Number of Slice LUTS                   6422 out of 53200  12
   Number of Slice LUT-Flip Flop pairs    8056 out of 53200  15


Overall effort level (-ol):   High 
Router effort level (-rl):    High 

INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more information, see the TSI report.  Please consult the Xilinx
   Command Line Tools User Guide for information on generating a TSI report.
Starting initial Timing Analysis.  REAL time: 16 secs 
Finished initial Timing Analysis.  REAL time: 16 secs 

WARNING:Par:288 - The signal
   axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.I_CH1_FTCH_FIFO_NEW/V6_S6_AND_LATER.I_SYNC
   _FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM14_RAMD_D1_O has no load.  PAR will not attempt
   to route this signal.
WARNING:Par:288 - The signal
   axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.I_CH1_FTCH_FIFO_NEW/V6_S6_AND_LATER.I_SYNC
   _FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM15_RAMD_D1_O has no load.  PAR will not attempt
   to route this signal.
WARNING:Par:288 - The signal
   axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_S2MM.I_CH2_FTCH_FIFO_NEW/V6_S6_AND_LATER.I_SYNC
   _FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM14_RAMD_D1_O has no load.  PAR will not attempt
   to route this signal.
WARNING:Par:288 - The signal
   axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_S2MM.I_CH2_FTCH_FIFO_NEW/V6_S6_AND_LATER.I_SYNC
   _FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM15_RAMD_D1_O has no load.  PAR will not attempt
   to route this signal.
WARNING:Par:288 - The signal
   axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_S2MM.I_CH2_FTCH_FIFO_NEW/V6_S6_AND_LATER.I_SYNC
   _FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM12_RAMD_D1_O has no load.  PAR will not attempt
   to route this signal.
WARNING:Par:288 - The signal
   axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.I_CH1_FTCH_FIFO_NEW/V6_S6_AND_LATER.I_SYNC
   _FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM12_RAMD_D1_O has no load.  PAR will not attempt
   to route this signal.
WARNING:Par:288 - The signal
   axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.I_CH1_FTCH_FIFO_NEW/V6_S6_AND_LATER.I_SYNC
   _FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM13_RAMD_D1_O has no load.  PAR will not attempt
   to route this signal.
WARNING:Par:288 - The signal
   axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_S2MM.I_CH2_FTCH_FIFO_NEW/V6_S6_AND_LATER.I_SYNC
   _FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM13_RAMD_D1_O has no load.  PAR will not attempt
   to route this signal.
WARNING:Par:288 - The signal
   axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRIT
   E.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM
   _RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRIT
   E.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mra
   m_RAM_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_S2MM.I_CH2_FTCH_FIFO_NEW/V6_S6_AND_LATER.I_SYNC
   _FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM11_RAMA_D1_DPO has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal
   axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_S2MM.I_CH2_FTCH_FIFO_NEW/V6_S6_AND_LATER.I_SYNC
   _FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM11_RAMB_D1_DPO has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal
   axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_S2MM.I_CH2_FTCH_FIFO_NEW/V6_S6_AND_LATER.I_SYNC
   _FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM11_RAMD_D1_O has no load.  PAR will not attempt
   to route this signal.
WARNING:Par:288 - The signal
   axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.I_CH1_FTCH_FIFO_NEW/V6_S6_AND_LATER.I_SYNC
   _FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM11_RAMA_D1_DPO has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal
   axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.I_CH1_FTCH_FIFO_NEW/V6_S6_AND_LATER.I_SYNC
   _FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM11_RAMB_D1_DPO has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal
   axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.I_CH1_FTCH_FIFO_NEW/V6_S6_AND_LATER.I_SYNC
   _FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM11_RAMD_D1_O has no load.  PAR will not attempt
   to route this signal.
WARNING:Par:288 - The signal
   axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_S2MM.I_CH2_FTCH_FIFO_NEW/V6_S6_AND_LATER.I_SYNC
   _FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM4_RAMD_D1_O has no load.  PAR will not attempt
   to route this signal.
WARNING:Par:288 - The signal axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/data_concat_57 has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/data_concat_61 has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/data_concat_63 has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/data_concat_55 has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal
   axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_S2MM.I_CH2_FTCH_FIFO_NEW/V6_S6_AND_LATER.I_SYNC
   _FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM10_RAMB_D1_DPO has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal
   axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_S2MM.I_CH2_FTCH_FIFO_NEW/V6_S6_AND_LATER.I_SYNC
   _FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM10_RAMC_D1_DPO has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal
   axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_S2MM.I_CH2_FTCH_FIFO_NEW/V6_S6_AND_LATER.I_SYNC
   _FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM10_RAMD_D1_O has no load.  PAR will not attempt
   to route this signal.
WARNING:Par:288 - The signal
   axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_S2MM.I_CH2_FTCH_FIFO_NEW/V6_S6_AND_LATER.I_SYNC
   _FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMD_D1_O has no load.  PAR will not attempt
   to route this signal.
WARNING:Par:288 - The signal
   axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_S2MM.I_CH2_FTCH_FIFO_NEW/V6_S6_AND_LATER.I_SYNC
   _FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM9_RAMD_D1_O has no load.  PAR will not attempt
   to route this signal.
WARNING:Par:288 - The signal
   axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_S2MM.I_CH2_FTCH_FIFO_NEW/V6_S6_AND_LATER.I_SYNC
   _FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3_RAMD_D1_O has no load.  PAR will not attempt
   to route this signal.
WARNING:Par:288 - The signal
   axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_S2MM.I_CH2_FTCH_FIFO_NEW/V6_S6_AND_LATER.I_SYNC
   _FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM6_RAMD_D1_O has no load.  PAR will not attempt
   to route this signal.
WARNING:Par:288 - The signal
   axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.I_CH1_FTCH_FIFO_NEW/V6_S6_AND_LATER.I_SYNC
   _FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM10_RAMB_D1_DPO has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal
   axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.I_CH1_FTCH_FIFO_NEW/V6_S6_AND_LATER.I_SYNC
   _FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM10_RAMD_D1_O has no load.  PAR will not attempt
   to route this signal.
WARNING:Par:288 - The signal
   axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.I_CH1_FTCH_FIFO_NEW/V6_S6_AND_LATER.I_SYNC
   _FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3_RAMD_D1_O has no load.  PAR will not attempt
   to route this signal.
WARNING:Par:288 - The signal
   axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.I_CH1_FTCH_FIFO_NEW/V6_S6_AND_LATER.I_SYNC
   _FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM6_RAMD_D1_O has no load.  PAR will not attempt
   to route this signal.
WARNING:Par:288 - The signal
   axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_S2MM.I_CH2_FTCH_FIFO_NEW/V6_S6_AND_LATER.I_SYNC
   _FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM8_RAMD_D1_O has no load.  PAR will not attempt
   to route this signal.
WARNING:Par:288 - The signal
   axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_S2MM.I_CH2_FTCH_FIFO_NEW/V6_S6_AND_LATER.I_SYNC
   _FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM5_RAMD_D1_O has no load.  PAR will not attempt
   to route this signal.
WARNING:Par:288 - The signal
   axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.I_CH1_FTCH_FIFO_NEW/V6_S6_AND_LATER.I_SYNC
   _FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM8_RAMD_D1_O has no load.  PAR will not attempt
   to route this signal.
WARNING:Par:288 - The signal
   axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.I_CH1_FTCH_FIFO_NEW/V6_S6_AND_LATER.I_SYNC
   _FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM9_RAMD_D1_O has no load.  PAR will not attempt
   to route this signal.
WARNING:Par:288 - The signal
   axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.I_CH1_FTCH_FIFO_NEW/V6_S6_AND_LATER.I_SYNC
   _FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM4_RAMD_D1_O has no load.  PAR will not attempt
   to route this signal.
WARNING:Par:288 - The signal
   axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.I_CH1_FTCH_FIFO_NEW/V6_S6_AND_LATER.I_SYNC
   _FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM5_RAMD_D1_O has no load.  PAR will not attempt
   to route this signal.
WARNING:Par:288 - The signal
   axi_dma_0/axi_dma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/S6.I_SYNC_FIFOGEN_F
   IFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.I_CH1_FTCH_FIFO_NEW/V6_S6_AND_LATER.I_SYNC
   _FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMD_D1_O has no load.  PAR will not attempt
   to route this signal.
WARNING:Par:288 - The signal
   axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_S2MM.I_CH2_FTCH_FIFO_NEW/V6_S6_AND_LATER.I_SYNC
   _FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM7_RAMD_D1_O has no load.  PAR will not attempt
   to route this signal.
WARNING:Par:288 - The signal
   axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_S2MM.I_CH2_FTCH_FIFO_NEW/V6_S6_AND_LATER.I_SYNC
   _FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMD_D1_O has no load.  PAR will not attempt
   to route this signal.
WARNING:Par:288 - The signal
   axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.I_CH1_FTCH_FIFO_NEW/V6_S6_AND_LATER.I_SYNC
   _FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMD_D1_O has no load.  PAR will not attempt
   to route this signal.
WARNING:Par:288 - The signal
   axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.I_CH1_FTCH_FIFO_NEW/V6_S6_AND_LATER.I_SYNC
   _FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM7_RAMD_D1_O has no load.  PAR will not attempt
   to route this signal.
Starting Router


Phase  1  : 44234 unrouted;      REAL time: 22 secs 

Phase  2  : 35911 unrouted;      REAL time: 23 secs 

Phase  3  : 12658 unrouted;      REAL time: 34 secs 

Phase  4  : 12699 unrouted; (Setup:0, Hold:59878, Component Switching Limit:0)     REAL time: 39 secs 

Updating file: system.ncd with current fully routed design.

Phase  5  : 0 unrouted; (Setup:5, Hold:50615, Component Switching Limit:0)     REAL time: 55 secs 

Phase  6  : 0 unrouted; (Setup:0, Hold:50627, Component Switching Limit:0)     REAL time: 57 secs 

Phase  7  : 0 unrouted; (Setup:0, Hold:50627, Component Switching Limit:0)     REAL time: 57 secs 

Phase  8  : 0 unrouted; (Setup:0, Hold:50627, Component Switching Limit:0)     REAL time: 57 secs 

Phase  9  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 1 mins 
Total REAL time to Router completion: 1 mins 1 secs 
Total CPU time to Router completion: 56 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|conware_0_ACLK_pin_O |              |      |      |            |             |
|                 BUF |BUFGCTRL_X0Y31| No   | 2457 |  0.439     |  2.058      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

* The fanout is the number of component pins not the individual BEL loads,
for example SLICE loads not FF loads.

Timing Score: 0 (Setup: 0, Hold: 0, Component Switching Limit: 0)

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
  TS_clk_fpga_0 = PERIOD TIMEGRP "clk_fpga_ | SETUP       |     0.036ns|     9.964ns|       0|           0
  0" 100 MHz HIGH 50| HOLD        |     0.001ns|            |       0|           0
----------------------------------------------------------------------------------------------------------
  PATH "TS_axi_interconnect_1_reset_resync_ | SETUP       |         N/A|     1.092ns|     N/A|           0
  path" TIG                                 |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_axi4lite_0_reset_resync_path" TI | SETUP       |         N/A|     1.092ns|     N/A|           0
  G                                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------


All constraints were met.
INFO:Timing:2761 - N/A entries in the Constraints List may indicate that the 
   constraint is not analyzed due to the following: No paths covered by this 
   constraint; Other constraints intersect with this constraint; or This 
   constraint was disabled by a Path Tracing Control. Please run the Timespec 
   Interaction Report (TSI) via command line (trce tsi) or Timing Analyzer GUI.


Generating Pad Report.

All signals are completely routed.

WARNING:Par:283 - There are 44 loadless signals in this design. This design will cause Bitgen to issue DRC warnings.

Total REAL time to PAR completion: 1 mins 15 secs 
Total CPU time to PAR completion: 59 secs 

Peak Memory Usage:  938 MB

Placer: Placement generated during map.
Routing: Completed - No errors found.
Timing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 46
Number of info messages: 1

Writing design to file system.ncd



PAR done!



#----------------------------------------------#
# Starting program post_par_trce
# trce -e 3 -xml system.twx system.ncd system.pcf 
#----------------------------------------------#
Release 14.7 - Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.


PMSPEC -- Overriding Xilinx file <C:/Xilinx/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <C:/Xilinx/14.7/ISE_DS/ISE/zynq/data/zynq.acd>
Loading device for application Rf_Device from file '7z020.nph' in environment
C:\Xilinx\14.7\ISE_DS\ISE\;C:\Xilinx\14.7\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc7z020, package clg484, speed -1
INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more
   information, see the TSI report.  Please consult the Xilinx Command Line
   Tools User Guide for information on generating a TSI report.
--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -e 3 -xml system.twx
system.ncd system.pcf


Design file:              system.ncd
Physical constraint file: system.pcf
Device,speed:             xc7z020,-1 (PRODUCTION 1.08 2013-10-13)
Report level:             error report
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in
   the unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of
   this model, and for more information on accounting for different loading conditions, please see the device datasheet.


Timing summary:
---------------

Timing errors: 0  Score: 0 (Setup/Max: 0, Hold: 0)

Constraints cover 290262 paths, 0 nets, and 38184 connections

Design statistics:
   Minimum period:   9.964ns (Maximum frequency: 100.361MHz)


Analysis completed Wed May 03 16:57:14 2017
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Number of info messages: 4
Total time: 19 secs 


xflow done!
touch __xps/system_routed
xilperl C:/Xilinx/14.7/ISE_DS/EDK/data/fpga_impl/observe_par.pl -error yes implementation/system.par
Analyzing implementation/system.par
"*********************************************"
"Running Bitgen.."
"*********************************************"
cd implementation & bitgen -w -f bitgen.ut system & cd ..
Release 14.7 - Bitgen P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <C:/Xilinx/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <C:/Xilinx/14.7/ISE_DS/ISE/zynq/data/zynq.acd>
Loading device for application Rf_Device from file '7z020.nph' in environment
C:\Xilinx\14.7\ISE_DS\ISE\;C:\Xilinx\14.7\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc7z020, package clg484, speed -1
Opened constraints file system.pcf.

Wed May 03 16:57:28 2017

Running DRC.
WARNING:PhysDesignRules:367 - The signal
   <axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTC
   H_QUEUE_I/GEN_MM2S.I_CH1_FTCH_FIFO_NEW/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xs
   t_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM14_
   RAMD_D1_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTC
   H_QUEUE_I/GEN_MM2S.I_CH1_FTCH_FIFO_NEW/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xs
   t_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM15_
   RAMD_D1_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTC
   H_QUEUE_I/GEN_S2MM.I_CH2_FTCH_FIFO_NEW/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xs
   t_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM14_
   RAMD_D1_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTC
   H_QUEUE_I/GEN_S2MM.I_CH2_FTCH_FIFO_NEW/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xs
   t_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM15_
   RAMD_D1_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTC
   H_QUEUE_I/GEN_S2MM.I_CH2_FTCH_FIFO_NEW/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xs
   t_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM12_
   RAMD_D1_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTC
   H_QUEUE_I/GEN_MM2S.I_CH1_FTCH_FIFO_NEW/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xs
   t_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM12_
   RAMD_D1_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTC
   H_QUEUE_I/GEN_MM2S.I_CH1_FTCH_FIFO_NEW/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xs
   t_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM13_
   RAMD_D1_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTC
   H_QUEUE_I/GEN_S2MM.I_CH2_FTCH_FIFO_NEW/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xs
   t_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM13_
   RAMD_D1_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slo
   t[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_ins
   t/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/
   grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slo
   t[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_ins
   t/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfif
   o.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMD_D1_O> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTC
   H_QUEUE_I/GEN_S2MM.I_CH2_FTCH_FIFO_NEW/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xs
   t_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM11_
   RAMA_D1_DPO> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTC
   H_QUEUE_I/GEN_S2MM.I_CH2_FTCH_FIFO_NEW/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xs
   t_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM11_
   RAMB_D1_DPO> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTC
   H_QUEUE_I/GEN_S2MM.I_CH2_FTCH_FIFO_NEW/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xs
   t_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM11_
   RAMD_D1_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTC
   H_QUEUE_I/GEN_MM2S.I_CH1_FTCH_FIFO_NEW/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xs
   t_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM11_
   RAMA_D1_DPO> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTC
   H_QUEUE_I/GEN_MM2S.I_CH1_FTCH_FIFO_NEW/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xs
   t_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM11_
   RAMB_D1_DPO> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTC
   H_QUEUE_I/GEN_MM2S.I_CH1_FTCH_FIFO_NEW/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xs
   t_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM11_
   RAMD_D1_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTC
   H_QUEUE_I/GEN_S2MM.I_CH2_FTCH_FIFO_NEW/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xs
   t_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM4_R
   AMD_D1_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/data_concat_5
   7> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/data_concat_6
   1> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/data_concat_6
   3> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/data_concat_5
   5> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTC
   H_QUEUE_I/GEN_S2MM.I_CH2_FTCH_FIFO_NEW/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xs
   t_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM10_
   RAMB_D1_DPO> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTC
   H_QUEUE_I/GEN_S2MM.I_CH2_FTCH_FIFO_NEW/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xs
   t_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM10_
   RAMC_D1_DPO> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTC
   H_QUEUE_I/GEN_S2MM.I_CH2_FTCH_FIFO_NEW/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xs
   t_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM10_
   RAMD_D1_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTC
   H_QUEUE_I/GEN_S2MM.I_CH2_FTCH_FIFO_NEW/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xs
   t_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_R
   AMD_D1_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTC
   H_QUEUE_I/GEN_S2MM.I_CH2_FTCH_FIFO_NEW/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xs
   t_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM9_R
   AMD_D1_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTC
   H_QUEUE_I/GEN_S2MM.I_CH2_FTCH_FIFO_NEW/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xs
   t_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3_R
   AMD_D1_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTC
   H_QUEUE_I/GEN_S2MM.I_CH2_FTCH_FIFO_NEW/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xs
   t_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM6_R
   AMD_D1_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTC
   H_QUEUE_I/GEN_MM2S.I_CH1_FTCH_FIFO_NEW/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xs
   t_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM10_
   RAMB_D1_DPO> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTC
   H_QUEUE_I/GEN_MM2S.I_CH1_FTCH_FIFO_NEW/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xs
   t_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM10_
   RAMD_D1_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTC
   H_QUEUE_I/GEN_MM2S.I_CH1_FTCH_FIFO_NEW/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xs
   t_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3_R
   AMD_D1_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTC
   H_QUEUE_I/GEN_MM2S.I_CH1_FTCH_FIFO_NEW/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xs
   t_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM6_R
   AMD_D1_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTC
   H_QUEUE_I/GEN_S2MM.I_CH2_FTCH_FIFO_NEW/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xs
   t_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM8_R
   AMD_D1_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTC
   H_QUEUE_I/GEN_S2MM.I_CH2_FTCH_FIFO_NEW/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xs
   t_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM5_R
   AMD_D1_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTC
   H_QUEUE_I/GEN_MM2S.I_CH1_FTCH_FIFO_NEW/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xs
   t_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM8_R
   AMD_D1_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTC
   H_QUEUE_I/GEN_MM2S.I_CH1_FTCH_FIFO_NEW/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xs
   t_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM9_R
   AMD_D1_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTC
   H_QUEUE_I/GEN_MM2S.I_CH1_FTCH_FIFO_NEW/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xs
   t_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM4_R
   AMD_D1_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTC
   H_QUEUE_I/GEN_MM2S.I_CH1_FTCH_FIFO_NEW/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xs
   t_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM5_R
   AMD_D1_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <axi_dma_0/axi_dma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_
   ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/S6.I_SYNC_FIFOGEN_FIFO/V6_S6_AND_LA
   TER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_f
   ifo.mem/gdm.dm/Mram_RAM1_RAMD_D1_O> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTC
   H_QUEUE_I/GEN_MM2S.I_CH1_FTCH_FIFO_NEW/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xs
   t_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_R
   AMD_D1_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTC
   H_QUEUE_I/GEN_S2MM.I_CH2_FTCH_FIFO_NEW/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xs
   t_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM7_R
   AMD_D1_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTC
   H_QUEUE_I/GEN_S2MM.I_CH2_FTCH_FIFO_NEW/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xs
   t_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_R
   AMD_D1_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTC
   H_QUEUE_I/GEN_MM2S.I_CH1_FTCH_FIFO_NEW/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xs
   t_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_R
   AMD_D1_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTC
   H_QUEUE_I/GEN_MM2S.I_CH1_FTCH_FIFO_NEW/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xs
   t_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM7_R
   AMD_D1_O> is incomplete. The signal does not drive any load pins in the
   design.
DRC detected 0 errors and 44 warnings.  Please see the previously displayed
individual error or warning messages for more details.
INFO:Security:51 - The XILINXD_LICENSE_FILE environment variable is not set.
INFO:Security:52 - The LM_LICENSE_FILE environment variable is set to
'1717@io.ece.iastate.edu;27008@io.ece.iastate.edu;
27006@io.ece.iastate.edu;27003@io.ece.iastate.edu'.
INFO:Security:54 - 'xc7z020' is a WebPack part.
WARNING:Security:43 - No license file was found in the standard Xilinx license
directory.
WARNING:Security:44 - Since no license file was found,
       please run the Xilinx License Configuration Manager
       (xlcm or "Manage Xilinx Licenses")
       to assist in obtaining a license.
WARNING:Security:42 - Your software subscription period has lapsed. Your current
version of Xilinx tools will continue to function, but you no longer qualify for
Xilinx software updates or new releases.

Creating bit map...
Saving bit stream in "system.bit".
Bitstream generation is complete.
Done!

********************************************************************************
At Local date and time: Wed May 03 16:58:02 2017
 xsdk.exe -hwspec \\my.files.iastate.edu\users\mdavies\Cpre488\conware\xps\system\SDK\SDK_Export\hw\system.xml started...
Xilinx Software Development Kit
Xilinx EDK 14.7 Build EDK_P.20131013
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
Done!

********************************************************************************
At Local date and time: Wed May 03 17:10:13 2017
 make -f system.make exporttosdk started...
IF NOT EXIST "SDK\SDK_Export\hw" @mkdir "SDK\SDK_Export\hw"
pscgen -mhs system.mhs -expdir SDK\SDK_Export\hw
Generating ps7_init code for Si version 1.... 
Generating ps7_init code for Si version 2.... 
Generating ps7_init code for Si version 3.... 
psf2Edward -inp system.xmp -flat_zynq -dont_run_checkhwsys -dont_add_loginfo -make_inst_lower -edwver 1.2 -xml SDK\SDK_Export\hw/system.xml 
Release 14.7 - psf2Edward EDK_P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Qt: Untested Windows version 6.2 detected!
WARNING:EDK:2486 - The bitwidth 52 of new value 0xc00000000fe81 is greater than
   32
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: C_INTERCONNECT_M_AXI_BASE_ID -
   Failure in evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\EDK\data\coremodel\axi\data\tools_axi_v1_01_a.txt line
   19 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY:
   C_INTERCONNECT_M_AXI_IS_ACLK_ASYNC - Failure in evaluting ISVALID expresion
   "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\EDK\data\coremodel\axi\data\tools_axi_v1_01_a.txt line
   20 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: C_INTERCONNECT_M_AXI_ACLK_RATIO
   - Failure in evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\EDK\data\coremodel\axi\data\tools_axi_v1_01_a.txt line
   21 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY:
   C_INTERCONNECT_M_AXI_ARB_PRIORITY - Failure in evaluting ISVALID expresion
   "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\EDK\data\coremodel\axi\data\tools_axi_v1_01_a.txt line
   22 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: C_INTERCONNECT_M_AXI_AW_REGISTER
   - Failure in evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\EDK\data\coremodel\axi\data\tools_axi_v1_01_a.txt line
   23 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: C_INTERCONNECT_M_AXI_AR_REGISTER
   - Failure in evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\EDK\data\coremodel\axi\data\tools_axi_v1_01_a.txt line
   24 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: C_INTERCONNECT_M_AXI_W_REGISTER
   - Failure in evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\EDK\data\coremodel\axi\data\tools_axi_v1_01_a.txt line
   25 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: C_INTERCONNECT_M_AXI_R_REGISTER
   - Failure in evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\EDK\data\coremodel\axi\data\tools_axi_v1_01_a.txt line
   26 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: C_INTERCONNECT_M_AXI_B_REGISTER
   - Failure in evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\EDK\data\coremodel\axi\data\tools_axi_v1_01_a.txt line
   27 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY:
   C_INTERCONNECT_M_AXI_WRITE_FIFO_DEPTH - Failure in evaluting ISVALID
   expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\EDK\data\coremodel\axi\data\tools_axi_v1_01_a.txt line
   28 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY:
   C_INTERCONNECT_M_AXI_READ_FIFO_DEPTH - Failure in evaluting ISVALID expresion
   "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\EDK\data\coremodel\axi\data\tools_axi_v1_01_a.txt line
   29 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY:
   C_INTERCONNECT_M_AXI_WRITE_ISSUING - Failure in evaluting ISVALID expresion
   "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\EDK\data\coremodel\axi\data\tools_axi_v1_01_a.txt line
   30 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY:
   C_INTERCONNECT_M_AXI_READ_ISSUING - Failure in evaluting ISVALID expresion
   "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\EDK\data\coremodel\axi\data\tools_axi_v1_01_a.txt line
   31 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ACLK - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 119 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARESETN - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 120 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_AWID - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 121 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_AWADDR - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 122 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_AWLEN - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 123 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_AWSIZE - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 124 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_AWBURST - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 125 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_AWCACHE - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 126 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_AWPROT - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 127 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_AWLOCK - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 128 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_AWVALID - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 129 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_AWREADY - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 130 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_WDATA - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 131 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_WSTRB - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 132 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_WLAST - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 133 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_WVALID - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 134 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_WREADY - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 135 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_BID - Failure in evaluting
   ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 136 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_BRESP - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 137 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_BVALID - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 138 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_BREADY - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 139 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARID - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 140 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARADDR - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 141 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARLEN - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 142 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARSIZE - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 143 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARBURST - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 144 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARCACHE - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 145 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARPROT - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 146 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARLOCK - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 147 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARVALID - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 148 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARREADY - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 149 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_RID - Failure in evaluting
   ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 150 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_RDATA - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 151 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_RRESP - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 152 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_RLAST - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 153 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_RVALID - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 154 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_RREADY - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 155 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI - Failure in evaluting
   ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 73 
WARNING:EDK:4131 - IPNAME: ps7_qspi_0, PROPERTY: SCK_I - Failure in evaluting
   ISVALID expresion "(C_USE_STARTUP==0)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_qspi_v1_00
   _a\data\ps7_qspi_v2_1_0.mpd line 102 
WARNING:EDK:4131 - IPNAME: ps7_qspi_0, PROPERTY: SCK_O - Failure in evaluting
   ISVALID expresion "(C_USE_STARTUP==0)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_qspi_v1_00
   _a\data\ps7_qspi_v2_1_0.mpd line 103 
WARNING:EDK:4131 - IPNAME: ps7_qspi_0, PROPERTY: SCK_T - Failure in evaluting
   ISVALID expresion "(C_USE_STARTUP==0)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_qspi_v1_00
   _a\data\ps7_qspi_v2_1_0.mpd line 104 
WARNING:EDK:4131 - IPNAME: ps7_qspi_0, PROPERTY: SCK - Failure in evaluting
   ISVALID expresion "(C_USE_STARTUP==0)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_qspi_v1_00
   _a\data\ps7_qspi_v2_1_0.mpd line 122 

Overriding IP level properties ...

Computing clock values...

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor ps7_cortexa9_0
  (0000000000-0x0002ffff) ps7_ram_0	ps7_axi_interconnect_0
  (0x00100000-0x1fffffff) ps7_ddr_0	ps7_axi_interconnect_0
  (0x40400000-0x4040ffff) axi_dma_0	ps7_axi_interconnect_0->axi4lite_0
  (0x41200000-0x4120ffff) SWs_8Bits	ps7_axi_interconnect_0->axi4lite_0
  (0x41240000-0x4124ffff) BTNs_5Bits	ps7_axi_interconnect_0->axi4lite_0
  (0x74400000-0x7440ffff) cownare_ctl_0	ps7_axi_interconnect_0->axi4lite_0
  (0xe0001000-0xe0001fff) ps7_uart_1	ps7_axi_interconnect_0
  (0xe0002000-0xe0002fff) ps7_usb_0	ps7_axi_interconnect_0
  (0xe000a000-0xe000afff) ps7_gpio_0	ps7_axi_interconnect_0
  (0xe000b000-0xe000bfff) ps7_ethernet_0	ps7_axi_interconnect_0
  (0xe000d000-0xe000dfff) ps7_qspi_0	ps7_axi_interconnect_0
  (0xe0100000-0xe0100fff) ps7_sd_0	ps7_axi_interconnect_0
  (0xe0200000-0xe0200fff) ps7_iop_bus_config_0	ps7_axi_interconnect_0
  (0xf8000000-0xf8000fff) ps7_slcr_0	ps7_axi_interconnect_0
  (0xf8001000-0xf8001fff) ps7_ttc_0	ps7_axi_interconnect_0
  (0xf8003000-0xf8003fff) ps7_dma_s	ps7_axi_interconnect_0
  (0xf8004000-0xf8004fff) ps7_dma_ns	ps7_axi_interconnect_0
  (0xf8006000-0xf8006fff) ps7_ddrc_0	ps7_axi_interconnect_0
  (0xf8007000-0xf80070ff) ps7_dev_cfg_0	ps7_axi_interconnect_0
  (0xf8007100-0xf8007120) ps7_xadc_0	ps7_axi_interconnect_0
  (0xf8008000-0xf8008fff) ps7_afi_0	ps7_axi_interconnect_0
  (0xf8009000-0xf8009fff) ps7_afi_1	ps7_axi_interconnect_0
  (0xf800a000-0xf800afff) ps7_afi_2	ps7_axi_interconnect_0
  (0xf800b000-0xf800bfff) ps7_afi_3	ps7_axi_interconnect_0
  (0xf800c000-0xf800cfff) ps7_ocmc_0	ps7_axi_interconnect_0
  (0xf8800000-0xf88fffff) ps7_coresight_comp_0	ps7_axi_interconnect_0
  (0xf8900000-0xf89fffff) ps7_gpv_0	ps7_axi_interconnect_0
  (0xf8f00000-0xf8f000fc) ps7_scuc_0	ps7_axi_interconnect_0
  (0xf8f00100-0xf8f001ff) ps7_scugic_0	ps7_axi_interconnect_0
  (0xf8f00200-0xf8f002ff) ps7_globaltimer_0	ps7_axi_interconnect_0
  (0xf8f00600-0xf8f0061f) ps7_scutimer_0	ps7_axi_interconnect_0
  (0xf8f00620-0xf8f006ff) ps7_scuwdt_0	ps7_axi_interconnect_0
  (0xf8f01000-0xf8f01fff) ps7_intc_dist_0	ps7_axi_interconnect_0
  (0xf8f02000-0xf8f02fff) ps7_l2cachec_0	ps7_axi_interconnect_0
  (0xfc000000-0xfcffffff) ps7_qspi_linear_0	ps7_axi_interconnect_0
  (0xffff0000-0xfffffdff) ps7_ram_1	ps7_axi_interconnect_0
Address Map for Processor ps7_cortexa9_1
  (0000000000-0x0002ffff) ps7_ram_0	ps7_axi_interconnect_0
  (0x00100000-0x1fffffff) ps7_ddr_0	ps7_axi_interconnect_0
  (0x40400000-0x4040ffff) axi_dma_0	ps7_axi_interconnect_0->axi4lite_0
  (0x41200000-0x4120ffff) SWs_8Bits	ps7_axi_interconnect_0->axi4lite_0
  (0x41240000-0x4124ffff) BTNs_5Bits	ps7_axi_interconnect_0->axi4lite_0
  (0x74400000-0x7440ffff) cownare_ctl_0	ps7_axi_interconnect_0->axi4lite_0
  (0xe0001000-0xe0001fff) ps7_uart_1	ps7_axi_interconnect_0
  (0xe0002000-0xe0002fff) ps7_usb_0	ps7_axi_interconnect_0
  (0xe000a000-0xe000afff) ps7_gpio_0	ps7_axi_interconnect_0
  (0xe000b000-0xe000bfff) ps7_ethernet_0	ps7_axi_interconnect_0
  (0xe000d000-0xe000dfff) ps7_qspi_0	ps7_axi_interconnect_0
  (0xe0100000-0xe0100fff) ps7_sd_0	ps7_axi_interconnect_0
  (0xe0200000-0xe0200fff) ps7_iop_bus_config_0	ps7_axi_interconnect_0
  (0xf8000000-0xf8000fff) ps7_slcr_0	ps7_axi_interconnect_0
  (0xf8001000-0xf8001fff) ps7_ttc_0	ps7_axi_interconnect_0
  (0xf8003000-0xf8003fff) ps7_dma_s	ps7_axi_interconnect_0
  (0xf8004000-0xf8004fff) ps7_dma_ns	ps7_axi_interconnect_0
  (0xf8006000-0xf8006fff) ps7_ddrc_0	ps7_axi_interconnect_0
  (0xf8007000-0xf80070ff) ps7_dev_cfg_0	ps7_axi_interconnect_0
  (0xf8007100-0xf8007120) ps7_xadc_0	ps7_axi_interconnect_0
  (0xf8008000-0xf8008fff) ps7_afi_0	ps7_axi_interconnect_0
  (0xf8009000-0xf8009fff) ps7_afi_1	ps7_axi_interconnect_0
  (0xf800a000-0xf800afff) ps7_afi_2	ps7_axi_interconnect_0
  (0xf800b000-0xf800bfff) ps7_afi_3	ps7_axi_interconnect_0
  (0xf800c000-0xf800cfff) ps7_ocmc_0	ps7_axi_interconnect_0
  (0xf8800000-0xf88fffff) ps7_coresight_comp_0	ps7_axi_interconnect_0
  (0xf8900000-0xf89fffff) ps7_gpv_0	ps7_axi_interconnect_0
  (0xf8f00000-0xf8f000fc) ps7_scuc_0	ps7_axi_interconnect_0
  (0xf8f00100-0xf8f001ff) ps7_scugic_0	ps7_axi_interconnect_0
  (0xf8f00200-0xf8f002ff) ps7_globaltimer_0	ps7_axi_interconnect_0
  (0xf8f00600-0xf8f0061f) ps7_scutimer_0	ps7_axi_interconnect_0
  (0xf8f00620-0xf8f006ff) ps7_scuwdt_0	ps7_axi_interconnect_0
  (0xf8f01000-0xf8f01fff) ps7_intc_dist_0	ps7_axi_interconnect_0
  (0xf8f02000-0xf8f02fff) ps7_l2cachec_0	ps7_axi_interconnect_0
  (0xfc000000-0xfcffffff) ps7_qspi_linear_0	ps7_axi_interconnect_0
  (0xffff0000-0xfffffdff) ps7_ram_1	ps7_axi_interconnect_0

Checking platform address map ...
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: C_INTERCONNECT_M_AXI_BASE_ID -
   Failure in evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\EDK\data\coremodel\axi\data\tools_axi_v1_01_a.txt line
   19 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY:
   C_INTERCONNECT_M_AXI_IS_ACLK_ASYNC - Failure in evaluting ISVALID expresion
   "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\EDK\data\coremodel\axi\data\tools_axi_v1_01_a.txt line
   20 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: C_INTERCONNECT_M_AXI_ACLK_RATIO
   - Failure in evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\EDK\data\coremodel\axi\data\tools_axi_v1_01_a.txt line
   21 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY:
   C_INTERCONNECT_M_AXI_ARB_PRIORITY - Failure in evaluting ISVALID expresion
   "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\EDK\data\coremodel\axi\data\tools_axi_v1_01_a.txt line
   22 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: C_INTERCONNECT_M_AXI_AW_REGISTER
   - Failure in evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\EDK\data\coremodel\axi\data\tools_axi_v1_01_a.txt line
   23 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: C_INTERCONNECT_M_AXI_AR_REGISTER
   - Failure in evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\EDK\data\coremodel\axi\data\tools_axi_v1_01_a.txt line
   24 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: C_INTERCONNECT_M_AXI_W_REGISTER
   - Failure in evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\EDK\data\coremodel\axi\data\tools_axi_v1_01_a.txt line
   25 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: C_INTERCONNECT_M_AXI_R_REGISTER
   - Failure in evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\EDK\data\coremodel\axi\data\tools_axi_v1_01_a.txt line
   26 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: C_INTERCONNECT_M_AXI_B_REGISTER
   - Failure in evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\EDK\data\coremodel\axi\data\tools_axi_v1_01_a.txt line
   27 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY:
   C_INTERCONNECT_M_AXI_WRITE_FIFO_DEPTH - Failure in evaluting ISVALID
   expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\EDK\data\coremodel\axi\data\tools_axi_v1_01_a.txt line
   28 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY:
   C_INTERCONNECT_M_AXI_READ_FIFO_DEPTH - Failure in evaluting ISVALID expresion
   "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\EDK\data\coremodel\axi\data\tools_axi_v1_01_a.txt line
   29 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY:
   C_INTERCONNECT_M_AXI_WRITE_ISSUING - Failure in evaluting ISVALID expresion
   "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\EDK\data\coremodel\axi\data\tools_axi_v1_01_a.txt line
   30 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY:
   C_INTERCONNECT_M_AXI_READ_ISSUING - Failure in evaluting ISVALID expresion
   "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\EDK\data\coremodel\axi\data\tools_axi_v1_01_a.txt line
   31 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ACLK - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 119 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARESETN - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 120 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_AWID - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 121 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_AWADDR - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 122 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_AWLEN - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 123 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_AWSIZE - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 124 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_AWBURST - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 125 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_AWCACHE - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 126 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_AWPROT - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 127 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_AWLOCK - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 128 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_AWVALID - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 129 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_AWREADY - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 130 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_WDATA - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 131 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_WSTRB - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 132 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_WLAST - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 133 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_WVALID - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 134 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_WREADY - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 135 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_BID - Failure in evaluting
   ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 136 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_BRESP - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 137 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_BVALID - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 138 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_BREADY - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 139 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARID - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 140 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARADDR - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 141 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARLEN - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 142 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARSIZE - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 143 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARBURST - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 144 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARCACHE - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 145 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARPROT - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 146 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARLOCK - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 147 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARVALID - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 148 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARREADY - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 149 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_RID - Failure in evaluting
   ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 150 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_RDATA - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 151 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_RRESP - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 152 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_RLAST - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 153 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_RVALID - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 154 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_RREADY - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 155 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI - Failure in evaluting
   ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 73 
WARNING:EDK:4131 - IPNAME: ps7_qspi_0, PROPERTY: SCK_I - Failure in evaluting
   ISVALID expresion "(C_USE_STARTUP==0)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_qspi_v1_00
   _a\data\ps7_qspi_v2_1_0.mpd line 102 
WARNING:EDK:4131 - IPNAME: ps7_qspi_0, PROPERTY: SCK_O - Failure in evaluting
   ISVALID expresion "(C_USE_STARTUP==0)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_qspi_v1_00
   _a\data\ps7_qspi_v2_1_0.mpd line 103 
WARNING:EDK:4131 - IPNAME: ps7_qspi_0, PROPERTY: SCK_T - Failure in evaluting
   ISVALID expresion "(C_USE_STARTUP==0)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_qspi_v1_00
   _a\data\ps7_qspi_v2_1_0.mpd line 104 
WARNING:EDK:4131 - IPNAME: ps7_qspi_0, PROPERTY: SCK - Failure in evaluting
   ISVALID expresion "(C_USE_STARTUP==0)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_qspi_v1_00
   _a\data\ps7_qspi_v2_1_0.mpd line 122 
Conversion to XML complete.
xdsgen -inp system.xmp -report SDK\SDK_Export\hw/system.html  -make_docs_local
Release 14.7 - xdsgen EDK_P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Qt: Untested Windows version 6.2 detected!
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_interconnect;v=v1_06_a;d=ds768
   _axi_interconnect.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_gpio;v=v1_01_b;d=ds744_axi_gpi
   o.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_gpio;v=v1_01_b;d=ds744_axi_gpi
   o.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_dma;v=v6_03_a;d=pg021_axi_dma.
   pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_interconnect;v=v1_06_a;d=ds768
   _axi_interconnect.pdf
Generated Block Diagram.
Rasterizing axi4lite_0.jpg.....
Rasterizing SWs_8Bits.jpg.....
Rasterizing BTNs_5Bits.jpg.....
Rasterizing processing_system7_0.jpg.....
Rasterizing axi_dma_0.jpg.....
Rasterizing axi_interconnect_1.jpg.....
Rasterizing conware_0.jpg.....
Rasterizing cownare_ctl_0.jpg.....
Rasterizing system_blkd.jpg.....
Report generated.
Report generation completed.
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc7z020clg484-1 -lang vhdl -intstyle default    -msg __xps/ise/xmsgprops.lst system.mhs

Release 14.7 - platgen Xilinx EDK 14.7 Build EDK_P.20131013
 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc7z020clg484-1 -lang vhdl -intstyle default -msg
__xps/ise/xmsgprops.lst system.mhs 

WARNING:EDK - INFO:Security:51 - The XILINXD_LICENSE_FILE environment variable
   is not set.
   INFO:Security:52 - The LM_LICENSE_FILE environment variable is set to
   '1717@io.ece.iastate.edu;27008@io.ece.iastate.edu;
   27006@io.ece.iastate.edu;27003@io.ece.iastate.edu'.
   INFO:Security:71 - If a license for part 'xc7z020' is available, it will be
   possible to use 'XPS_TDP' instead of 'XPS'.
   WARNING:Security:43 - No license file was found in the standard Xilinx
   license directory.
   WARNING:Security:44 - Since no license file was found,
          please run the Xilinx License Configuration Manager
          (xlcm or "Manage Xilinx Licenses")
          to assist in obtaining a license.
   WARNING:Security:42 - Your software subscription period has lapsed. Your
   current version of Xilinx tools will continue to function, but you no longer
   qualify for Xilinx software updates or new releases.


Parse U:/Cpre488/conware/xps/system/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 300 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 304 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 308 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 312 
INFO:EDK:4130 - IPNAME: axi_dma, INSTANCE:axi_dma_0 - tcl is overriding
   PARAMETER C_M_AXIS_MM2S_PROTOCOL value to GENERIC -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_dma_v6_03_a\data
   \axi_dma_v2_1_0.mpd line 150 
INFO:EDK:4130 - IPNAME: axi_dma, INSTANCE:axi_dma_0 - tcl is overriding
   PARAMETER C_S_AXIS_S2MM_PROTOCOL value to GENERIC -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_dma_v6_03_a\data
   \axi_dma_v2_1_0.mpd line 151 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock
   'processing_system7_0_PS_CLK' is not specified. Clock DRCs will not be
   performed for IPs connected to that clock port, unless they are connected
   through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
  (0x40400000-0x4040ffff) axi_dma_0	axi4lite_0
  (0x41200000-0x4120ffff) SWs_8Bits	axi4lite_0
  (0x41240000-0x4124ffff) BTNs_5Bits	axi4lite_0
  (0x74400000-0x7440ffff) cownare_ctl_0	axi4lite_0

Checking platform address map ...

Checking platform configuration ...
IPNAME: axi_interconnect, INSTANCE: axi4lite_0 - 1 master(s) : 4 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi_interconnect_1 - 3 master(s) : 1
slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: s_axis_s2mm_tuser, CONNECTOR: conware_0_M_AXIS_TUSER -
   No driver found. Port will be driven to GND -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_dma_v6_03_a\data
   \axi_dma_v2_1_0.mpd line 259 
WARNING:EDK:4180 - PORT: s_axis_s2mm_tid, CONNECTOR: conware_0_M_AXIS_TID - No
   driver found. Port will be driven to GND -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_dma_v6_03_a\data
   \axi_dma_v2_1_0.mpd line 260 
WARNING:EDK:4180 - PORT: s_axis_s2mm_tdest, CONNECTOR: conware_0_M_AXIS_TDEST -
   No driver found. Port will be driven to GND -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_dma_v6_03_a\data
   \axi_dma_v2_1_0.mpd line 261 
WARNING:EDK:4181 - PORT: mm2s_prmry_reset_out_n, CONNECTOR: RESET_OUT_N -
   floating connection -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_dma_v6_03_a\data
   \axi_dma_v2_1_0.mpd line 221 
WARNING:EDK:4181 - PORT: mm2s_cntrl_reset_out_n, CONNECTOR: RESET_OUT_N -
   floating connection -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_dma_v6_03_a\data
   \axi_dma_v2_1_0.mpd line 230 
WARNING:EDK:4181 - PORT: s2mm_prmry_reset_out_n, CONNECTOR: RESET_OUT_N -
   floating connection -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_dma_v6_03_a\data
   \axi_dma_v2_1_0.mpd line 253 
WARNING:EDK:4181 - PORT: s2mm_sts_reset_out_n, CONNECTOR: RESET_OUT_N - floating
   connection -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_dma_v6_03_a\data
   \axi_dma_v2_1_0.mpd line 262 
WARNING:EDK:4181 - PORT: m_axis_mm2s_tkeep, CONNECTOR:
   axi_dma_0_M_AXIS_MM2S_TKEEP - floating connection -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_dma_v6_03_a\data
   \axi_dma_v2_1_0.mpd line 223 
WARNING:EDK:4181 - PORT: m_axis_mm2s_tuser, CONNECTOR:
   axi_dma_0_M_AXIS_MM2S_TUSER - floating connection -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_dma_v6_03_a\data
   \axi_dma_v2_1_0.mpd line 227 
WARNING:EDK:4181 - PORT: m_axis_mm2s_tid, CONNECTOR: axi_dma_0_M_AXIS_MM2S_TID -
   floating connection -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_dma_v6_03_a\data
   \axi_dma_v2_1_0.mpd line 228 
WARNING:EDK:4181 - PORT: m_axis_mm2s_tdest, CONNECTOR:
   axi_dma_0_M_AXIS_MM2S_TDEST - floating connection -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_dma_v6_03_a\data
   \axi_dma_v2_1_0.mpd line 229 
WARNING:EDK:4181 - PORT: M_AXIS_TSTRB, CONNECTOR: conware_0_M_AXIS_TSTRB -
   floating connection -
   U:\Cpre488\conware\xps\system\pcores\conware_v1_00_a\data\conware_v2_1_0.mpd
   line 39 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi4lite_0.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is
   overriding PARAMETER C_RANGE_CHECK value to 1 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 149 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_FCLK_CLK1_BUF value to FALSE -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 351 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_FCLK_CLK2_BUF value to FALSE -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 352 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_FCLK_CLK3_BUF value to FALSE -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 353 

INFO: Setting C_RANGE_CHECK = OFF for axi_interconnect axi_interconnect_1; no
DECERR checking will be performed.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_RANGE_CHECK value to 0 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 149 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...
ZynqConfig: Terminated for tcl mode

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
ZynqConfig: Terminated for tcl mode

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: No asynchronous clock conversions in axi_interconnect axi4lite_0.
ZynqConfig: Terminated for tcl mode
INFO: No asynchronous clock conversions in axi_interconnect axi_interconnect_1.

Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:axi_gpio INSTANCE:sws_8bits - U:\Cpre488\conware\xps\system\system.mhs
line 53 - Copying cache implementation netlist
IPNAME:axi_gpio INSTANCE:btns_5bits - U:\Cpre488\conware\xps\system\system.mhs
line 67 - Copying cache implementation netlist
IPNAME:processing_system7 INSTANCE:processing_system7_0 -
U:\Cpre488\conware\xps\system\system.mhs line 81 - Copying cache implementation
netlist
IPNAME:axi_dma INSTANCE:axi_dma_0 - U:\Cpre488\conware\xps\system\system.mhs
line 173 - Copying cache implementation netlist
IPNAME:conware INSTANCE:conware_0 - U:\Cpre488\conware\xps\system\system.mhs
line 207 - Copying cache implementation netlist
IPNAME:cownare_ctl INSTANCE:cownare_ctl_0 -
U:\Cpre488\conware\xps\system\system.mhs line 222 - Copying cache implementation
netlist

Elaborating instances ...

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 0.00 seconds

Constructing platform-level connectivity ...
Completion time: 1.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:axi4lite_0 - U:\Cpre488\conware\xps\system\system.mhs line 45 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file <C:/Xilinx/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <C:/Xilinx/14.7/ISE_DS/ISE/zynq/data/zynq.acd>
INSTANCE:axi_interconnect_1 - U:\Cpre488\conware\xps\system\system.mhs line 199
- Running XST synthesis
PMSPEC -- Overriding Xilinx file <C:/Xilinx/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <C:/Xilinx/14.7/ISE_DS/ISE/zynq/data/zynq.acd>
INSTANCE:cownare_ctl_0 - U:\Cpre488\conware\xps\system\system.mhs line 222 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file <C:/Xilinx/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <C:/Xilinx/14.7/ISE_DS/ISE/zynq/data/zynq.acd>

Running NGCBUILD ...
IPNAME:system_axi4lite_0_wrapper INSTANCE:axi4lite_0 -
U:\Cpre488\conware\xps\system\system.mhs line 45 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file <C:/Xilinx/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <C:/Xilinx/14.7/ISE_DS/ISE/zynq/data/zynq.acd>

Command Line: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc7z020clg484-1 -intstyle silent -i -sd .. system_axi4lite_0_wrapper.ngc
../system_axi4lite_0_wrapper

Reading NGO file
"U:/Cpre488/conware/xps/system/implementation/axi4lite_0_wrapper/system_axi4lite
_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_axi4lite_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  3 sec
Total CPU time to NGCBUILD completion:   3 sec

Writing NGCBUILD log file "../system_axi4lite_0_wrapper.blc"...

NGCBUILD done.
IPNAME:system_axi_interconnect_1_wrapper INSTANCE:axi_interconnect_1 -
U:\Cpre488\conware\xps\system\system.mhs line 199 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file <C:/Xilinx/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <C:/Xilinx/14.7/ISE_DS/ISE/zynq/data/zynq.acd>

Command Line: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc7z020clg484-1 -intstyle silent -i -sd .. system_axi_interconnect_1_wrapper.ngc
../system_axi_interconnect_1_wrapper

Reading NGO file
"U:/Cpre488/conware/xps/system/implementation/axi_interconnect_1_wrapper/system_
axi_interconnect_1_wrapper.ngc" ...
Loading design module
"../system_axi_interconnect_1_wrapper_fifo_generator_v9_1_1.ngc"...
Loading design module
"../system_axi_interconnect_1_wrapper_fifo_generator_v9_1_2.ngc"...
Loading design module
"../system_axi_interconnect_1_wrapper_fifo_generator_v9_1_3.ngc"...
Loading design module
"../system_axi_interconnect_1_wrapper_fifo_generator_v9_1_4.ngc"...
Loading design module
"../system_axi_interconnect_1_wrapper_fifo_generator_v9_1_5.ngc"...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_axi_interconnect_1_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  5 sec
Total CPU time to NGCBUILD completion:   4 sec

Writing NGCBUILD log file "../system_axi_interconnect_1_wrapper.blc"...

NGCBUILD done.
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...

Total run time: 637.00 seconds
"Running synthesis..."
cd synthesis & synthesis.cmd
"xst -ifn "system_xst.scr" -intstyle silent"
"Running XST synthesis ..."
PMSPEC -- Overriding Xilinx file <C:/Xilinx/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <C:/Xilinx/14.7/ISE_DS/ISE/zynq/data/zynq.acd>
"XST completed"
"*********************************************"
"Running Xilinx Implementation tools.."
"*********************************************"
xflow -wd implementation -p xc7z020clg484-1 -implement xflow.opt system.ngc
Release 14.7 - Xflow P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc7z020clg484-1 -implement xflow.opt system.ngc 
 
PMSPEC -- Overriding Xilinx file <C:/Xilinx/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <C:/Xilinx/14.7/ISE_DS/ISE/zynq/data/zynq.acd>

Using Flow File: U:/Cpre488/conware/xps/system/implementation/fpga.flw 
Using Option File(s): 
 U:/Cpre488/conware/xps/system/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc7z020clg484-1 -nt timestamp -bm system.bmm
"U:/Cpre488/conware/xps/system/implementation/system.ngc" -uc system.ucf
system.ngd 
#----------------------------------------------#
Release 14.7 - ngdbuild P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <C:/Xilinx/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <C:/Xilinx/14.7/ISE_DS/ISE/zynq/data/zynq.acd>

Command Line: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\ngdbuild.exe -p
xc7z020clg484-1 -nt timestamp -bm system.bmm
U:/Cpre488/conware/xps/system/implementation/system.ngc -uc system.ucf
system.ngd

Reading NGO file "U:/Cpre488/conware/xps/system/implementation/system.ngc" ...
Loading design module
"U:/Cpre488/conware/xps/system/implementation/system_processing_system7_0_wrappe
r.ngc"...
Loading design module
"U:/Cpre488/conware/xps/system/implementation/system_axi4lite_0_wrapper.ngc"...
Loading design module
"U:/Cpre488/conware/xps/system/implementation/system_axi_interconnect_1_wrapper.
ngc"...
Loading design module
"U:/Cpre488/conware/xps/system/implementation/system_sws_8bits_wrapper.ngc"...
Loading design module
"U:/Cpre488/conware/xps/system/implementation/system_btns_5bits_wrapper.ngc"...
Loading design module
"U:/Cpre488/conware/xps/system/implementation/system_axi_dma_0_wrapper.ngc"...
Loading design module
"U:/Cpre488/conware/xps/system/implementation/system_conware_0_wrapper.ngc"...
Loading design module
"U:/Cpre488/conware/xps/system/implementation/system_cownare_ctl_0_wrapper.ngc".
..
Applying constraints in
"U:/Cpre488/conware/xps/system/implementation/system_processing_system7_0_wrappe
r.ncf" to module "processing_system7_0"...
Checking Constraint Associations...
Applying constraints in
"U:/Cpre488/conware/xps/system/implementation/system_axi4lite_0_wrapper.ncf" to
module "axi4lite_0"...
Checking Constraint Associations...
Applying constraints in
"U:/Cpre488/conware/xps/system/implementation/system_axi_interconnect_1_wrapper.
ncf" to module "axi_interconnect_1"...
Checking Constraint Associations...
Applying constraints in
"U:/Cpre488/conware/xps/system/implementation/system_axi_dma_0_wrapper.ncf" to
module "axi_dma_0"...
Checking Constraint Associations...
Gathering constraint information from source properties...
Done.
INFO:NgdBuild:649 - Removing redundant 'IBUF' symbol
   'processing_system7_0_PS_PORB_IBUF'.  All constraints associated with this
   symbol will be ignored.
INFO:NgdBuild:649 - Removing redundant 'IBUF' symbol
   'processing_system7_0_PS_CLK_IBUF'.  All constraints associated with this
   symbol will be ignored.
INFO:NgdBuild:649 - Removing redundant 'IBUF' symbol
   'processing_system7_0_PS_SRSTB_IBUF'.  All constraints associated with this
   symbol will be ignored.

Annotating constraints to design from ucf file "system.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_interconnect_1/axi_interconnect_1\/si_converter_b
   ank\/gen_conv_slot[0].clock_conv_inst\/interconnect_aresetn_resync<2>_inv1_IN
   V_0 TNM = FFS:axi_interconnect_1_reset...>: No instances of type FFS were
   found under block
   "axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<2>_inv1_INV_0" (type=INV).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi4lite_0/axi4lite_0\/si_converter_bank\/gen_conv_sl
   ot[0].clock_conv_inst\/interconnect_aresetn_resync<2>_inv1_INV_0 TNM =
   FFS:axi4lite_0_reset_resync>: No instances of type FFS were found under block
   "axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<2>_inv1_INV_0" (type=INV).

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "processing_system7_0_PS_PORB_IBUF" LOC = B5>' could not be found and
   so the Locate constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "processing_system7_0_PS_CLK_IBUF" LOC = F7>' could not be found and so
   the Locate constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "processing_system7_0_PS_SRSTB_IBUF" LOC = C9>' could not be found and
   so the Locate constraint will be removed.

WARNING:ConstraintSystem:58 - Constraint <TIMEGRP axi4lite_0_reset_source = FFS
   PADS CPUS;>: CPUS "*" does not match any design objects.

WARNING:ConstraintSystem:58 - Constraint <TIMEGRP
   axi_interconnect_1_reset_source = FFS PADS CPUS;>: CPUS "*" does not match
   any design objects.

WARNING:ConstraintSystem:194 - The TNM 'axi_interconnect_1_reset_resync', does
   not directly or indirectly drive any flip-flops, latches and/or RAMs and is
   not actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'axi4lite_0_reset_resync', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

Done...

Processing BMM file "system.bmm" ...

WARNING::53 - File 'system.bmm' is empty or has no BMM content.


Checking expanded design ...
WARNING:NgdBuild:452 - logical net 'N154' has no driver
WARNING:NgdBuild:452 - logical net 'N155' has no driver
WARNING:NgdBuild:452 - logical net 'N156' has no driver
WARNING:NgdBuild:452 - logical net 'N157' has no driver
WARNING:NgdBuild:452 - logical net 'N158' has no driver
WARNING:NgdBuild:452 - logical net 'N159' has no driver
WARNING:NgdBuild:452 - logical net 'N160' has no driver
WARNING:NgdBuild:452 - logical net 'N161' has no driver
WARNING:NgdBuild:452 - logical net 'N162' has no driver
WARNING:NgdBuild:452 - logical net 'N163' has no driver
WARNING:NgdBuild:452 - logical net 'N164' has no driver
WARNING:NgdBuild:452 - logical net 'N165' has no driver
WARNING:NgdBuild:452 - logical net 'N166' has no driver
WARNING:NgdBuild:452 - logical net 'N167' has no driver
WARNING:NgdBuild:452 - logical net 'N168' has no driver
WARNING:NgdBuild:452 - logical net 'N169' has no driver
WARNING:NgdBuild:452 - logical net 'N170' has no driver
WARNING:NgdBuild:452 - logical net 'N171' has no driver
WARNING:NgdBuild:452 - logical net 'N172' has no driver
WARNING:NgdBuild:452 - logical net 'N173' has no driver
WARNING:NgdBuild:452 - logical net 'N174' has no driver
WARNING:NgdBuild:452 - logical net 'N175' has no driver
WARNING:NgdBuild:452 - logical net 'N176' has no driver
WARNING:NgdBuild:452 - logical net 'N177' has no driver
WARNING:NgdBuild:452 - logical net 'N178' has no driver
WARNING:NgdBuild:452 - logical net 'N179' has no driver
WARNING:NgdBuild:452 - logical net 'N180' has no driver
WARNING:NgdBuild:452 - logical net 'N181' has no driver
WARNING:NgdBuild:452 - logical net 'N182' has no driver
WARNING:NgdBuild:452 - logical net 'N183' has no driver
WARNING:NgdBuild:452 - logical net 'N184' has no driver
WARNING:NgdBuild:452 - logical net 'N185' has no driver
WARNING:NgdBuild:452 - logical net 'N186' has no driver
WARNING:NgdBuild:452 - logical net 'N187' has no driver
WARNING:NgdBuild:452 - logical net 'N188' has no driver
WARNING:NgdBuild:452 - logical net 'N189' has no driver
WARNING:NgdBuild:452 - logical net 'N190' has no driver
WARNING:NgdBuild:452 - logical net 'N191' has no driver
WARNING:NgdBuild:452 - logical net 'N192' has no driver
WARNING:NgdBuild:452 - logical net 'N193' has no driver
WARNING:NgdBuild:452 - logical net 'N194' has no driver
WARNING:NgdBuild:452 - logical net 'N195' has no driver
WARNING:NgdBuild:452 - logical net 'N196' has no driver
WARNING:NgdBuild:452 - logical net 'N197' has no driver
WARNING:NgdBuild:452 - logical net 'N198' has no driver
WARNING:NgdBuild:452 - logical net 'N199' has no driver
WARNING:NgdBuild:452 - logical net 'N200' has no driver
WARNING:NgdBuild:452 - logical net 'N201' has no driver
WARNING:NgdBuild:452 - logical net 'N202' has no driver
WARNING:NgdBuild:452 - logical net 'N203' has no driver
WARNING:NgdBuild:452 - logical net 'N204' has no driver
WARNING:NgdBuild:452 - logical net 'N205' has no driver
WARNING:NgdBuild:452 - logical net 'N206' has no driver
WARNING:NgdBuild:452 - logical net 'N207' has no driver
WARNING:NgdBuild:452 - logical net 'N208' has no driver
WARNING:NgdBuild:452 - logical net 'N209' has no driver
WARNING:NgdBuild:452 - logical net 'N210' has no driver
WARNING:NgdBuild:452 - logical net 'N211' has no driver
WARNING:NgdBuild:452 - logical net 'N212' has no driver
WARNING:NgdBuild:452 - logical net 'N213' has no driver
WARNING:NgdBuild:452 - logical net 'N214' has no driver
WARNING:NgdBuild:452 - logical net 'N215' has no driver
WARNING:NgdBuild:452 - logical net 'N216' has no driver
WARNING:NgdBuild:452 - logical net 'N217' has no driver
WARNING:NgdBuild:452 - logical net 'N218' has no driver
WARNING:NgdBuild:452 - logical net 'N219' has no driver
WARNING:NgdBuild:452 - logical net 'N220' has no driver
WARNING:NgdBuild:452 - logical net 'N221' has no driver
WARNING:NgdBuild:452 - logical net 'N222' has no driver
WARNING:NgdBuild:452 - logical net 'N223' has no driver
WARNING:NgdBuild:452 - logical net 'N224' has no driver
WARNING:NgdBuild:452 - logical net 'N225' has no driver
WARNING:NgdBuild:452 - logical net 'N226' has no driver
WARNING:NgdBuild:452 - logical net 'N227' has no driver
WARNING:NgdBuild:452 - logical net 'N228' has no driver
WARNING:NgdBuild:452 - logical net 'N229' has no driver
WARNING:NgdBuild:452 - logical net 'N230' has no driver
WARNING:NgdBuild:452 - logical net 'N231' has no driver
WARNING:NgdBuild:452 - logical net 'N232' has no driver
WARNING:NgdBuild:452 - logical net 'N233' has no driver
WARNING:NgdBuild:452 - logical net 'N234' has no driver
WARNING:NgdBuild:452 - logical net 'N235' has no driver
WARNING:NgdBuild:452 - logical net 'N236' has no driver
WARNING:NgdBuild:452 - logical net 'N237' has no driver
WARNING:NgdBuild:452 - logical net 'N238' has no driver
WARNING:NgdBuild:452 - logical net 'N239' has no driver
WARNING:NgdBuild:452 - logical net 'N240' has no driver
WARNING:NgdBuild:452 - logical net 'N241' has no driver
WARNING:NgdBuild:452 - logical net 'N242' has no driver
WARNING:NgdBuild:452 - logical net 'N243' has no driver
WARNING:NgdBuild:452 - logical net 'N244' has no driver
WARNING:NgdBuild:452 - logical net 'N245' has no driver
WARNING:NgdBuild:452 - logical net 'N246' has no driver
WARNING:NgdBuild:452 - logical net 'N247' has no driver
WARNING:NgdBuild:452 - logical net 'N248' has no driver
WARNING:NgdBuild:452 - logical net 'N249' has no driver
WARNING:NgdBuild:452 - logical net 'N250' has no driver
WARNING:NgdBuild:452 - logical net 'N251' has no driver
WARNING:NgdBuild:452 - logical net 'N252' has no driver
WARNING:NgdBuild:452 - logical net 'N253' has no driver
WARNING:NgdBuild:452 - logical net 'N254' has no driver
WARNING:NgdBuild:452 - logical net 'N255' has no driver
WARNING:NgdBuild:452 - logical net 'N256' has no driver
WARNING:NgdBuild:452 - logical net 'N257' has no driver
WARNING:NgdBuild:452 - logical net 'N258' has no driver
WARNING:NgdBuild:452 - logical net 'N259' has no driver
WARNING:NgdBuild:452 - logical net 'N260' has no driver
WARNING:NgdBuild:452 - logical net 'N261' has no driver
WARNING:NgdBuild:452 - logical net 'N262' has no driver
WARNING:NgdBuild:452 - logical net 'N263' has no driver
WARNING:NgdBuild:452 - logical net 'N264' has no driver
WARNING:NgdBuild:452 - logical net 'N265' has no driver
WARNING:NgdBuild:452 - logical net 'N266' has no driver
WARNING:NgdBuild:452 - logical net 'N267' has no driver
WARNING:NgdBuild:452 - logical net 'N268' has no driver
WARNING:NgdBuild:452 - logical net 'N269' has no driver
WARNING:NgdBuild:452 - logical net 'N270' has no driver
WARNING:NgdBuild:452 - logical net 'N271' has no driver
WARNING:NgdBuild:452 - logical net 'N272' has no driver
WARNING:NgdBuild:452 - logical net 'N273' has no driver
WARNING:NgdBuild:452 - logical net 'N274' has no driver
WARNING:NgdBuild:452 - logical net 'N275' has no driver
WARNING:NgdBuild:452 - logical net 'N276' has no driver
WARNING:NgdBuild:452 - logical net 'N277' has no driver
WARNING:NgdBuild:452 - logical net 'N278' has no driver
WARNING:NgdBuild:452 - logical net 'N279' has no driver
WARNING:NgdBuild:483 - Attribute "INIT" on
   "axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_PNTR_MN
   GR/ch2_sg_idle" is on the wrong type of object.  Please see the Constraints
   Guide for more information on this attribute.

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings: 136

Writing NGD file "system.ngd" ...
Total REAL time to NGDBUILD completion:  31 sec
Total CPU time to NGDBUILD completion:   27 sec

Writing NGDBUILD log file "system.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o system_map.ncd -w -pr b -ol high -timing -detail system.ngd system.pcf 
#----------------------------------------------#
Release 14.7 - Map P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.7/ISE_DS/EDK/data/Xdh_PrimTypeLib.xda> with local file
<C:/Xilinx/14.7/ISE_DS/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "7z020clg484-1".
vvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvv
INFO:Security:51 - The XILINXD_LICENSE_FILE environment variable is not set.
INFO:Security:52 - The LM_LICENSE_FILE environment variable is set to
'1717@io.ece.iastate.edu;27008@io.ece.iastate.edu;
27006@io.ece.iastate.edu;27003@io.ece.iastate.edu'.
INFO:Security:54 - 'xc7z020' is a WebPack part.
WARNING:Security:43 - No license file was found in the standard Xilinx license
directory.
WARNING:Security:44 - Since no license file was found,
       please run the Xilinx License Configuration Manager
       (xlcm or "Manage Xilinx Licenses")
       to assist in obtaining a license.
WARNING:Security:42 - Your software subscription period has lapsed. Your current
version of Xilinx tools will continue to function, but you no longer qualify for
Xilinx software updates or new releases.
----------------------------------------------------------------------
WARNING:LIT:701 - PAD symbol "processing_system7_0_PS_SRSTB" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_PS_SRSTB" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_PS_CLK" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_PS_CLK" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_PS_PORB" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_PS_PORB" is not constrained
   (LOC) to a specific location.
Mapping design into LUTs...
Writing file system_map.ngm...
Running directed packing...
Running delay-based LUT packing...
Updating timing models...
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
Running timing-driven placement...
Total REAL time at the beginning of Placer: 35 secs 
Total CPU  time at the beginning of Placer: 29 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:a2a069c6) REAL time: 37 secs 

Phase 2.7  Design Feasibility Check
Phase 2.7  Design Feasibility Check (Checksum:a2a069c6) REAL time: 37 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:a2a069c6) REAL time: 38 secs 

Phase 4.2  Initial Placement for Architecture Specific Features

Phase 4.2  Initial Placement for Architecture Specific Features
(Checksum:eafc6586) REAL time: 46 secs 

Phase 5.30  Global Clock Region Assignment
Phase 5.30  Global Clock Region Assignment (Checksum:eafc6586) REAL time: 46 secs 

Phase 6.3  Local Placement Optimization
Phase 6.3  Local Placement Optimization (Checksum:eafc6586) REAL time: 46 secs 

Phase 7.5  Local Placement Optimization
Phase 7.5  Local Placement Optimization (Checksum:eafc6586) REAL time: 46 secs 

Phase 8.8  Global Placement
............................
........................................................................................
...............................................................................................................
.......................................................................................................................................
Phase 8.8  Global Placement (Checksum:68683f33) REAL time: 2 mins 25 secs 

Phase 9.5  Local Placement Optimization
Phase 9.5  Local Placement Optimization (Checksum:68683f33) REAL time: 2 mins 26 secs 

Phase 10.18  Placement Optimization
Phase 10.18  Placement Optimization (Checksum:e539b977) REAL time: 2 mins 39 secs 

Phase 11.5  Local Placement Optimization
Phase 11.5  Local Placement Optimization (Checksum:e539b977) REAL time: 2 mins 39 secs 

Phase 12.34  Placement Validation
Phase 12.34  Placement Validation (Checksum:e539b977) REAL time: 2 mins 39 secs 

Total REAL time to Placer completion: 2 mins 40 secs 
Total CPU  time to Placer completion: 2 mins 33 secs 
Running post-placement packing...
Writing output files...

Design Summary:
Number of errors:      0
Number of warnings:   50
Slice Logic Utilization:
  Number of Slice Registers:                 6,587 out of 106,400    6
    Number used as Flip Flops:               6,555
    Number used as Latches:                      0
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:               32
  Number of Slice LUTs:                      6,419 out of  53,200   12
    Number used as logic:                    5,563 out of  53,200   10
      Number using O6 output only:           4,038
      Number using O5 output only:              65
      Number using O5 and O6:                1,460
      Number used as ROM:                        0
    Number used as Memory:                     769 out of  17,400    4
      Number used as Dual Port RAM:            142
        Number using O6 output only:             6
        Number using O5 output only:            12
        Number using O5 and O6:                124
      Number used as Single Port RAM:            0
      Number used as Shift Register:           627
        Number using O6 output only:           627
        Number using O5 output only:             0
        Number using O5 and O6:                  0
    Number used exclusively as route-thrus:     87
      Number with same-slice register load:     59
      Number with same-slice carry load:        22
      Number with other load:                    6

Slice Logic Distribution:
  Number of occupied Slices:                 3,261 out of  13,300   24
  Number of LUT Flip Flop pairs used:        8,205
    Number with an unused Flip Flop:         2,437 out of   8,205   29
    Number with an unused LUT:               1,786 out of   8,205   21
    Number of fully used LUT-FF pairs:       3,982 out of   8,205   48
    Number of unique control sets:             350
    Number of slice register sites lost
      to control set restrictions:           1,496 out of 106,400    1

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.
  OVERMAPPING of BRAM resources should be ignored if the design is
  over-mapped for a non-BRAM resource or if placement fails.

IO Utilization:
  Number of bonded IOBs:                        29 out of     200   14
    Number of LOCed IOBs:                       29 out of      29  100
  Number of bonded IOPAD:                      130 out of     130  100
    IOB Flip Flops:                              5

Specific Feature Utilization:
  Number of RAMB36E1/FIFO36E1s:                  4 out of     140    2
    Number using RAMB36E1 only:                  4
    Number using FIFO36E1 only:                  0
  Number of RAMB18E1/FIFO18E1s:                  1 out of     280    1
    Number using RAMB18E1 only:                  1
    Number using FIFO18E1 only:                  0
  Number of BUFG/BUFGCTRLs:                      1 out of      32    3
    Number used as BUFGs:                        1
    Number used as BUFGCTRLs:                    0
  Number of IDELAYE2/IDELAYE2_FINEDELAYs:        0 out of     200    0
  Number of ILOGICE2/ILOGICE3/ISERDESE2s:        0 out of     200    0
  Number of ODELAYE2/ODELAYE2_FINEDELAYs:        0
  Number of OLOGICE2/OLOGICE3/OSERDESE2s:        5 out of     200    2
    Number used as OLOGICE2s:                    5
    Number used as OLOGICE3s:                    0
    Number used as OSERDESE2s:                   0
  Number of PHASER_IN/PHASER_IN_PHYs:            0 out of      16    0
  Number of PHASER_OUT/PHASER_OUT_PHYs:          0 out of      16    0
  Number of BSCANs:                              0 out of       4    0
  Number of BUFHCEs:                             0 out of      72    0
  Number of BUFRs:                               0 out of      16    0
  Number of CAPTUREs:                            0 out of       1    0
  Number of DNA_PORTs:                           0 out of       1    0
  Number of DSP48E1s:                            0 out of     220    0
  Number of EFUSE_USRs:                          0 out of       1    0
  Number of FRAME_ECCs:                          0 out of       1    0
  Number of ICAPs:                               0 out of       2    0
  Number of IDELAYCTRLs:                         0 out of       4    0
  Number of IN_FIFOs:                            0 out of      16    0
  Number of MMCME2_ADVs:                         0 out of       4    0
  Number of OUT_FIFOs:                           0 out of      16    0
  Number of PHASER_REFs:                         0 out of       4    0
  Number of PHY_CONTROLs:                        0 out of       4    0
  Number of PLLE2_ADVs:                          0 out of       4    0
  Number of PS7s:                                1 out of       1  100
  Number of STARTUPs:                            0 out of       1    0
  Number of XADCs:                               0 out of       1    0

Average Fanout of Non-Clock Nets:                4.03

Peak Memory Usage:  1040 MB
Total REAL time to MAP completion:  2 mins 46 secs 
Total CPU time to MAP completion:   2 mins 39 secs 

Mapping completed.
See MAP report file "system_map.mrp" for details.



#----------------------------------------------#
# Starting program par
# par -w -ol high system_map.ncd system.ncd system.pcf 
#----------------------------------------------#
Release 14.7 - par P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <C:/Xilinx/14.7/ISE_DS/EDK/data/parBmgr.acd> with local file
<C:/Xilinx/14.7/ISE_DS/ISE/data/parBmgr.acd>



Constraints file: system.pcf.
Loading device for application Rf_Device from file '7z020.nph' in environment
C:\Xilinx\14.7\ISE_DS\ISE\;C:\Xilinx\14.7\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc7z020, package clg484, speed -1
vvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvv
INFO:Security:51 - The XILINXD_LICENSE_FILE environment variable is not set.
INFO:Security:52 - The LM_LICENSE_FILE environment variable is set to '1717@io.ece.iastate.edu;27008@io.ece.iastate.edu;
27006@io.ece.iastate.edu;27003@io.ece.iastate.edu'.
INFO:Security:54 - 'xc7z020' is a WebPack part.
WARNING:Security:43 - No license file was found in the standard Xilinx license directory.
WARNING:Security:44 - Since no license file was found,
       please run the Xilinx License Configuration Manager
       (xlcm or "Manage Xilinx Licenses")
       to assist in obtaining a license.
WARNING:Security:42 - Your software subscription period has lapsed. Your current version of Xilinx tools will continue
to function, but you no longer qualify for Xilinx software updates or new releases.

----------------------------------------------------------------------

Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000 Celsius)
Initializing voltage to 0.950 Volts. (default - Range: 0.950 to 1.050 Volts)


Device speed data version:  "PRODUCTION 1.08 2013-10-13".



Device Utilization Summary:

   Number of BUFGs                           1 out of 32      3
   Number of External IOB33s                29 out of 200    14
      Number of LOCed IOB33s                29 out of 29    100

   Number of External IOPADs               130 out of 130   100
      Number of LOCed IOPADs               127 out of 130    97

   Number of OLOGICE2s                       5 out of 200     2
   Number of PS7s                            1 out of 1     100
   Number of RAMB18E1s                       1 out of 280     1
   Number of RAMB36E1s                       4 out of 140     2
   Number of Slices                       3261 out of 13300  24
   Number of Slice Registers              6587 out of 106400  6
      Number used as Flip Flops           6587
      Number used as Latches                 0
      Number used as LatchThrus              0

   Number of Slice LUTS                   6419 out of 53200  12
   Number of Slice LUT-Flip Flop pairs    8056 out of 53200  15


Overall effort level (-ol):   High 
Router effort level (-rl):    High 

INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more information, see the TSI report.  Please consult the Xilinx
   Command Line Tools User Guide for information on generating a TSI report.
Starting initial Timing Analysis.  REAL time: 16 secs 
Finished initial Timing Analysis.  REAL time: 16 secs 

WARNING:Par:288 - The signal
   axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRIT
   E.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mra
   m_RAM_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRIT
   E.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM
   _RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_S2MM.I_CH2_FTCH_FIFO_NEW/V6_S6_AND_LATER.I_SYNC
   _FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM13_RAMD_D1_O has no load.  PAR will not attempt
   to route this signal.
WARNING:Par:288 - The signal
   axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_S2MM.I_CH2_FTCH_FIFO_NEW/V6_S6_AND_LATER.I_SYNC
   _FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM15_RAMD_D1_O has no load.  PAR will not attempt
   to route this signal.
WARNING:Par:288 - The signal
   axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.I_CH1_FTCH_FIFO_NEW/V6_S6_AND_LATER.I_SYNC
   _FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM15_RAMD_D1_O has no load.  PAR will not attempt
   to route this signal.
WARNING:Par:288 - The signal
   axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.I_CH1_FTCH_FIFO_NEW/V6_S6_AND_LATER.I_SYNC
   _FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM13_RAMD_D1_O has no load.  PAR will not attempt
   to route this signal.
WARNING:Par:288 - The signal
   axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_S2MM.I_CH2_FTCH_FIFO_NEW/V6_S6_AND_LATER.I_SYNC
   _FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM14_RAMD_D1_O has no load.  PAR will not attempt
   to route this signal.
WARNING:Par:288 - The signal
   axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.I_CH1_FTCH_FIFO_NEW/V6_S6_AND_LATER.I_SYNC
   _FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM14_RAMD_D1_O has no load.  PAR will not attempt
   to route this signal.
WARNING:Par:288 - The signal
   axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_S2MM.I_CH2_FTCH_FIFO_NEW/V6_S6_AND_LATER.I_SYNC
   _FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM12_RAMD_D1_O has no load.  PAR will not attempt
   to route this signal.
WARNING:Par:288 - The signal
   axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.I_CH1_FTCH_FIFO_NEW/V6_S6_AND_LATER.I_SYNC
   _FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM12_RAMD_D1_O has no load.  PAR will not attempt
   to route this signal.
WARNING:Par:288 - The signal
   axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_S2MM.I_CH2_FTCH_FIFO_NEW/V6_S6_AND_LATER.I_SYNC
   _FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM11_RAMA_D1_DPO has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal
   axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_S2MM.I_CH2_FTCH_FIFO_NEW/V6_S6_AND_LATER.I_SYNC
   _FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM11_RAMB_D1_DPO has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal
   axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_S2MM.I_CH2_FTCH_FIFO_NEW/V6_S6_AND_LATER.I_SYNC
   _FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM11_RAMD_D1_O has no load.  PAR will not attempt
   to route this signal.
WARNING:Par:288 - The signal
   axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.I_CH1_FTCH_FIFO_NEW/V6_S6_AND_LATER.I_SYNC
   _FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM11_RAMA_D1_DPO has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal
   axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.I_CH1_FTCH_FIFO_NEW/V6_S6_AND_LATER.I_SYNC
   _FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM11_RAMB_D1_DPO has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal
   axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.I_CH1_FTCH_FIFO_NEW/V6_S6_AND_LATER.I_SYNC
   _FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM11_RAMD_D1_O has no load.  PAR will not attempt
   to route this signal.
WARNING:Par:288 - The signal axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/data_concat_61 has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/data_concat_63 has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/data_concat_57 has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal
   axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_S2MM.I_CH2_FTCH_FIFO_NEW/V6_S6_AND_LATER.I_SYNC
   _FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM10_RAMB_D1_DPO has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal
   axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_S2MM.I_CH2_FTCH_FIFO_NEW/V6_S6_AND_LATER.I_SYNC
   _FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM10_RAMC_D1_DPO has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal
   axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_S2MM.I_CH2_FTCH_FIFO_NEW/V6_S6_AND_LATER.I_SYNC
   _FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM10_RAMD_D1_O has no load.  PAR will not attempt
   to route this signal.
WARNING:Par:288 - The signal
   axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.I_CH1_FTCH_FIFO_NEW/V6_S6_AND_LATER.I_SYNC
   _FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM10_RAMB_D1_DPO has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal
   axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.I_CH1_FTCH_FIFO_NEW/V6_S6_AND_LATER.I_SYNC
   _FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM10_RAMD_D1_O has no load.  PAR will not attempt
   to route this signal.
WARNING:Par:288 - The signal axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/data_concat_55 has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal
   axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_S2MM.I_CH2_FTCH_FIFO_NEW/V6_S6_AND_LATER.I_SYNC
   _FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM7_RAMD_D1_O has no load.  PAR will not attempt
   to route this signal.
WARNING:Par:288 - The signal
   axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.I_CH1_FTCH_FIFO_NEW/V6_S6_AND_LATER.I_SYNC
   _FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM7_RAMD_D1_O has no load.  PAR will not attempt
   to route this signal.
WARNING:Par:288 - The signal
   axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_S2MM.I_CH2_FTCH_FIFO_NEW/V6_S6_AND_LATER.I_SYNC
   _FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM5_RAMD_D1_O has no load.  PAR will not attempt
   to route this signal.
WARNING:Par:288 - The signal
   axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.I_CH1_FTCH_FIFO_NEW/V6_S6_AND_LATER.I_SYNC
   _FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM5_RAMD_D1_O has no load.  PAR will not attempt
   to route this signal.
WARNING:Par:288 - The signal
   axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_S2MM.I_CH2_FTCH_FIFO_NEW/V6_S6_AND_LATER.I_SYNC
   _FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM6_RAMD_D1_O has no load.  PAR will not attempt
   to route this signal.
WARNING:Par:288 - The signal
   axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.I_CH1_FTCH_FIFO_NEW/V6_S6_AND_LATER.I_SYNC
   _FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM6_RAMD_D1_O has no load.  PAR will not attempt
   to route this signal.
WARNING:Par:288 - The signal
   axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.I_CH1_FTCH_FIFO_NEW/V6_S6_AND_LATER.I_SYNC
   _FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM4_RAMD_D1_O has no load.  PAR will not attempt
   to route this signal.
WARNING:Par:288 - The signal
   axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_S2MM.I_CH2_FTCH_FIFO_NEW/V6_S6_AND_LATER.I_SYNC
   _FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM8_RAMD_D1_O has no load.  PAR will not attempt
   to route this signal.
WARNING:Par:288 - The signal
   axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.I_CH1_FTCH_FIFO_NEW/V6_S6_AND_LATER.I_SYNC
   _FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM8_RAMD_D1_O has no load.  PAR will not attempt
   to route this signal.
WARNING:Par:288 - The signal
   axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.I_CH1_FTCH_FIFO_NEW/V6_S6_AND_LATER.I_SYNC
   _FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3_RAMD_D1_O has no load.  PAR will not attempt
   to route this signal.
WARNING:Par:288 - The signal
   axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.I_CH1_FTCH_FIFO_NEW/V6_S6_AND_LATER.I_SYNC
   _FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMD_D1_O has no load.  PAR will not attempt
   to route this signal.
WARNING:Par:288 - The signal
   axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_S2MM.I_CH2_FTCH_FIFO_NEW/V6_S6_AND_LATER.I_SYNC
   _FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM9_RAMD_D1_O has no load.  PAR will not attempt
   to route this signal.
WARNING:Par:288 - The signal
   axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.I_CH1_FTCH_FIFO_NEW/V6_S6_AND_LATER.I_SYNC
   _FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMD_D1_O has no load.  PAR will not attempt
   to route this signal.
WARNING:Par:288 - The signal
   axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.I_CH1_FTCH_FIFO_NEW/V6_S6_AND_LATER.I_SYNC
   _FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM9_RAMD_D1_O has no load.  PAR will not attempt
   to route this signal.
WARNING:Par:288 - The signal
   axi_dma_0/axi_dma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/S6.I_SYNC_FIFOGEN_F
   IFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_S2MM.I_CH2_FTCH_FIFO_NEW/V6_S6_AND_LATER.I_SYNC
   _FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMD_D1_O has no load.  PAR will not attempt
   to route this signal.
WARNING:Par:288 - The signal
   axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_S2MM.I_CH2_FTCH_FIFO_NEW/V6_S6_AND_LATER.I_SYNC
   _FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMD_D1_O has no load.  PAR will not attempt
   to route this signal.
WARNING:Par:288 - The signal
   axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_S2MM.I_CH2_FTCH_FIFO_NEW/V6_S6_AND_LATER.I_SYNC
   _FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3_RAMD_D1_O has no load.  PAR will not attempt
   to route this signal.
WARNING:Par:288 - The signal
   axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_S2MM.I_CH2_FTCH_FIFO_NEW/V6_S6_AND_LATER.I_SYNC
   _FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM4_RAMD_D1_O has no load.  PAR will not attempt
   to route this signal.
Starting Router


Phase  1  : 44199 unrouted;      REAL time: 22 secs 

Phase  2  : 35898 unrouted;      REAL time: 24 secs 

Phase  3  : 12641 unrouted;      REAL time: 34 secs 

Phase  4  : 12640 unrouted; (Setup:0, Hold:65548, Component Switching Limit:0)     REAL time: 38 secs 

Updating file: system.ncd with current fully routed design.

Phase  5  : 0 unrouted; (Setup:0, Hold:54323, Component Switching Limit:0)     REAL time: 1 mins 1 secs 

Phase  6  : 0 unrouted; (Setup:0, Hold:54323, Component Switching Limit:0)     REAL time: 1 mins 1 secs 

Phase  7  : 0 unrouted; (Setup:0, Hold:54323, Component Switching Limit:0)     REAL time: 1 mins 1 secs 

Phase  8  : 0 unrouted; (Setup:0, Hold:54323, Component Switching Limit:0)     REAL time: 1 mins 1 secs 

Phase  9  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 1 mins 4 secs 
Total REAL time to Router completion: 1 mins 4 secs 
Total CPU time to Router completion: 1 mins 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|conware_0_ACLK_pin_O |              |      |      |            |             |
|                 BUF |BUFGCTRL_X0Y31| No   | 2439 |  0.437     |  2.056      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

* The fanout is the number of component pins not the individual BEL loads,
for example SLICE loads not FF loads.

Timing Score: 0 (Setup: 0, Hold: 0, Component Switching Limit: 0)

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
  TS_clk_fpga_0 = PERIOD TIMEGRP "clk_fpga_ | SETUP       |     0.049ns|     9.951ns|       0|           0
  0" 100 MHz HIGH 50| HOLD        |     0.005ns|            |       0|           0
----------------------------------------------------------------------------------------------------------
  PATH "TS_axi_interconnect_1_reset_resync_ | SETUP       |         N/A|     1.118ns|     N/A|           0
  path" TIG                                 |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_axi4lite_0_reset_resync_path" TI | SETUP       |         N/A|     1.092ns|     N/A|           0
  G                                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------


All constraints were met.
INFO:Timing:2761 - N/A entries in the Constraints List may indicate that the 
   constraint is not analyzed due to the following: No paths covered by this 
   constraint; Other constraints intersect with this constraint; or This 
   constraint was disabled by a Path Tracing Control. Please run the Timespec 
   Interaction Report (TSI) via command line (trce tsi) or Timing Analyzer GUI.


Generating Pad Report.

All signals are completely routed.

WARNING:Par:283 - There are 44 loadless signals in this design. This design will cause Bitgen to issue DRC warnings.

Total REAL time to PAR completion: 1 mins 18 secs 
Total CPU time to PAR completion: 1 mins 2 secs 

Peak Memory Usage:  923 MB

Placer: Placement generated during map.
Routing: Completed - No errors found.
Timing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 46
Number of info messages: 1

Writing design to file system.ncd



PAR done!



#----------------------------------------------#
# Starting program post_par_trce
# trce -e 3 -xml system.twx system.ncd system.pcf 
#----------------------------------------------#
Release 14.7 - Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.


PMSPEC -- Overriding Xilinx file <C:/Xilinx/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <C:/Xilinx/14.7/ISE_DS/ISE/zynq/data/zynq.acd>
Loading device for application Rf_Device from file '7z020.nph' in environment
C:\Xilinx\14.7\ISE_DS\ISE\;C:\Xilinx\14.7\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc7z020, package clg484, speed -1
INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more
   information, see the TSI report.  Please consult the Xilinx Command Line
   Tools User Guide for information on generating a TSI report.
--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -e 3 -xml system.twx
system.ncd system.pcf


Design file:              system.ncd
Physical constraint file: system.pcf
Device,speed:             xc7z020,-1 (PRODUCTION 1.08 2013-10-13)
Report level:             error report
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in
   the unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of
   this model, and for more information on accounting for different loading conditions, please see the device datasheet.


Timing summary:
---------------

Timing errors: 0  Score: 0 (Setup/Max: 0, Hold: 0)

Constraints cover 290262 paths, 0 nets, and 38144 connections

Design statistics:
   Minimum period:   9.951ns (Maximum frequency: 100.492MHz)


Analysis completed Wed May 03 17:26:54 2017
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Number of info messages: 4
Total time: 19 secs 


xflow done!
touch __xps/system_routed
xilperl C:/Xilinx/14.7/ISE_DS/EDK/data/fpga_impl/observe_par.pl -error yes implementation/system.par
Analyzing implementation/system.par
"*********************************************"
"Running Bitgen.."
"*********************************************"
cd implementation & bitgen -w -f bitgen.ut system & cd ..
Release 14.7 - Bitgen P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <C:/Xilinx/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <C:/Xilinx/14.7/ISE_DS/ISE/zynq/data/zynq.acd>
Loading device for application Rf_Device from file '7z020.nph' in environment
C:\Xilinx\14.7\ISE_DS\ISE\;C:\Xilinx\14.7\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc7z020, package clg484, speed -1
Opened constraints file system.pcf.

Wed May 03 17:27:06 2017

Running DRC.
WARNING:PhysDesignRules:367 - The signal
   <axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slo
   t[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_ins
   t/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfif
   o.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMD_D1_O> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slo
   t[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_ins
   t/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/
   grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTC
   H_QUEUE_I/GEN_S2MM.I_CH2_FTCH_FIFO_NEW/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xs
   t_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM13_
   RAMD_D1_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTC
   H_QUEUE_I/GEN_S2MM.I_CH2_FTCH_FIFO_NEW/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xs
   t_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM15_
   RAMD_D1_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTC
   H_QUEUE_I/GEN_MM2S.I_CH1_FTCH_FIFO_NEW/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xs
   t_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM15_
   RAMD_D1_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTC
   H_QUEUE_I/GEN_MM2S.I_CH1_FTCH_FIFO_NEW/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xs
   t_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM13_
   RAMD_D1_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTC
   H_QUEUE_I/GEN_S2MM.I_CH2_FTCH_FIFO_NEW/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xs
   t_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM14_
   RAMD_D1_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTC
   H_QUEUE_I/GEN_MM2S.I_CH1_FTCH_FIFO_NEW/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xs
   t_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM14_
   RAMD_D1_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTC
   H_QUEUE_I/GEN_S2MM.I_CH2_FTCH_FIFO_NEW/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xs
   t_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM12_
   RAMD_D1_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTC
   H_QUEUE_I/GEN_MM2S.I_CH1_FTCH_FIFO_NEW/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xs
   t_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM12_
   RAMD_D1_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTC
   H_QUEUE_I/GEN_S2MM.I_CH2_FTCH_FIFO_NEW/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xs
   t_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM11_
   RAMA_D1_DPO> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTC
   H_QUEUE_I/GEN_S2MM.I_CH2_FTCH_FIFO_NEW/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xs
   t_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM11_
   RAMB_D1_DPO> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTC
   H_QUEUE_I/GEN_S2MM.I_CH2_FTCH_FIFO_NEW/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xs
   t_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM11_
   RAMD_D1_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTC
   H_QUEUE_I/GEN_MM2S.I_CH1_FTCH_FIFO_NEW/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xs
   t_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM11_
   RAMA_D1_DPO> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTC
   H_QUEUE_I/GEN_MM2S.I_CH1_FTCH_FIFO_NEW/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xs
   t_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM11_
   RAMB_D1_DPO> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTC
   H_QUEUE_I/GEN_MM2S.I_CH1_FTCH_FIFO_NEW/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xs
   t_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM11_
   RAMD_D1_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/data_concat_6
   1> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/data_concat_6
   3> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/data_concat_5
   7> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTC
   H_QUEUE_I/GEN_S2MM.I_CH2_FTCH_FIFO_NEW/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xs
   t_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM10_
   RAMB_D1_DPO> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTC
   H_QUEUE_I/GEN_S2MM.I_CH2_FTCH_FIFO_NEW/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xs
   t_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM10_
   RAMC_D1_DPO> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTC
   H_QUEUE_I/GEN_S2MM.I_CH2_FTCH_FIFO_NEW/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xs
   t_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM10_
   RAMD_D1_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTC
   H_QUEUE_I/GEN_MM2S.I_CH1_FTCH_FIFO_NEW/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xs
   t_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM10_
   RAMB_D1_DPO> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTC
   H_QUEUE_I/GEN_MM2S.I_CH1_FTCH_FIFO_NEW/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xs
   t_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM10_
   RAMD_D1_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/data_concat_5
   5> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTC
   H_QUEUE_I/GEN_S2MM.I_CH2_FTCH_FIFO_NEW/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xs
   t_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM7_R
   AMD_D1_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTC
   H_QUEUE_I/GEN_MM2S.I_CH1_FTCH_FIFO_NEW/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xs
   t_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM7_R
   AMD_D1_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTC
   H_QUEUE_I/GEN_S2MM.I_CH2_FTCH_FIFO_NEW/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xs
   t_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM5_R
   AMD_D1_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTC
   H_QUEUE_I/GEN_MM2S.I_CH1_FTCH_FIFO_NEW/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xs
   t_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM5_R
   AMD_D1_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTC
   H_QUEUE_I/GEN_S2MM.I_CH2_FTCH_FIFO_NEW/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xs
   t_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM6_R
   AMD_D1_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTC
   H_QUEUE_I/GEN_MM2S.I_CH1_FTCH_FIFO_NEW/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xs
   t_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM6_R
   AMD_D1_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTC
   H_QUEUE_I/GEN_MM2S.I_CH1_FTCH_FIFO_NEW/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xs
   t_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM4_R
   AMD_D1_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTC
   H_QUEUE_I/GEN_S2MM.I_CH2_FTCH_FIFO_NEW/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xs
   t_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM8_R
   AMD_D1_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTC
   H_QUEUE_I/GEN_MM2S.I_CH1_FTCH_FIFO_NEW/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xs
   t_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM8_R
   AMD_D1_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTC
   H_QUEUE_I/GEN_MM2S.I_CH1_FTCH_FIFO_NEW/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xs
   t_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3_R
   AMD_D1_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTC
   H_QUEUE_I/GEN_MM2S.I_CH1_FTCH_FIFO_NEW/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xs
   t_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_R
   AMD_D1_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTC
   H_QUEUE_I/GEN_S2MM.I_CH2_FTCH_FIFO_NEW/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xs
   t_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM9_R
   AMD_D1_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTC
   H_QUEUE_I/GEN_MM2S.I_CH1_FTCH_FIFO_NEW/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xs
   t_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_R
   AMD_D1_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTC
   H_QUEUE_I/GEN_MM2S.I_CH1_FTCH_FIFO_NEW/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xs
   t_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM9_R
   AMD_D1_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <axi_dma_0/axi_dma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_
   ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/S6.I_SYNC_FIFOGEN_FIFO/V6_S6_AND_LA
   TER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_f
   ifo.mem/gdm.dm/Mram_RAM1_RAMD_D1_O> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTC
   H_QUEUE_I/GEN_S2MM.I_CH2_FTCH_FIFO_NEW/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xs
   t_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_R
   AMD_D1_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTC
   H_QUEUE_I/GEN_S2MM.I_CH2_FTCH_FIFO_NEW/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xs
   t_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_R
   AMD_D1_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTC
   H_QUEUE_I/GEN_S2MM.I_CH2_FTCH_FIFO_NEW/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xs
   t_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3_R
   AMD_D1_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTC
   H_QUEUE_I/GEN_S2MM.I_CH2_FTCH_FIFO_NEW/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xs
   t_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM4_R
   AMD_D1_O> is incomplete. The signal does not drive any load pins in the
   design.
DRC detected 0 errors and 44 warnings.  Please see the previously displayed
individual error or warning messages for more details.
INFO:Security:51 - The XILINXD_LICENSE_FILE environment variable is not set.
INFO:Security:52 - The LM_LICENSE_FILE environment variable is set to
'1717@io.ece.iastate.edu;27008@io.ece.iastate.edu;
27006@io.ece.iastate.edu;27003@io.ece.iastate.edu'.
INFO:Security:54 - 'xc7z020' is a WebPack part.
WARNING:Security:43 - No license file was found in the standard Xilinx license
directory.
WARNING:Security:44 - Since no license file was found,
       please run the Xilinx License Configuration Manager
       (xlcm or "Manage Xilinx Licenses")
       to assist in obtaining a license.
WARNING:Security:42 - Your software subscription period has lapsed. Your current
version of Xilinx tools will continue to function, but you no longer qualify for
Xilinx software updates or new releases.

Creating bit map...
Saving bit stream in "system.bit".
Bitstream generation is complete.
Done!

********************************************************************************
At Local date and time: Wed May 03 17:27:43 2017
 xsdk.exe -hwspec \\my.files.iastate.edu\users\mdavies\Cpre488\conware\xps\system\SDK\SDK_Export\hw\system.xml started...
Xilinx Software Development Kit
Xilinx EDK 14.7 Build EDK_P.20131013
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
Done!

********************************************************************************
At Local date and time: Wed May 03 17:43:50 2017
 make -f system.make hwclean started...
rm -f implementation/system.ngc
rm -f implementation/system_axi4lite_0_wrapper.ngc implementation/system_sws_8bits_wrapper.ngc implementation/system_btns_5bits_wrapper.ngc implementation/system_processing_system7_0_wrapper.ngc implementation/system_axi_dma_0_wrapper.ngc implementation/system_axi_interconnect_1_wrapper.ngc implementation/system_conware_0_wrapper.ngc implementation/system_cownare_ctl_0_wrapper.ngc
rm -f platgen.log
rm -f __xps/ise/_xmsgs/platgen.xmsgs
rm -f implementation/system.bmm
rm -rf implementation/cache
rm -f implementation/system.bit
rm -f implementation/system.ncd
rm -f implementation/system_bd.bmm 
rm -f implementation/system_map.ncd 
rm -f implementation/download.bit 
rm -f __xps/system_bits
rm -rf implementation synthesis xst hdl
rm -rf xst.srp system.srp
rm -f __xps/ise/_xmsgs/bitinit.xmsgs
rm -rf __xps/ps7_instance.mhs
Done!

********************************************************************************
At Local date and time: Wed May 03 17:45:32 2017
 make -f system.make exporttosdk started...
IF NOT EXIST "SDK\SDK_Export\hw" @mkdir "SDK\SDK_Export\hw"
pscgen -mhs system.mhs -expdir SDK\SDK_Export\hw
Generating ps7_init code for Si version 1.... 
Generating ps7_init code for Si version 2.... 
Generating ps7_init code for Si version 3.... 
psf2Edward -inp system.xmp -flat_zynq -dont_run_checkhwsys -dont_add_loginfo -make_inst_lower -edwver 1.2 -xml SDK\SDK_Export\hw/system.xml 
Qt: Untested Windows version 6.2 detected!
Release 14.7 - psf2Edward EDK_P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
WARNING:EDK:2486 - The bitwidth 52 of new value 0xc00000000fe81 is greater than
   32
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: C_INTERCONNECT_M_AXI_BASE_ID -
   Failure in evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\EDK\data\coremodel\axi\data\tools_axi_v1_01_a.txt line
   19 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY:
   C_INTERCONNECT_M_AXI_IS_ACLK_ASYNC - Failure in evaluting ISVALID expresion
   "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\EDK\data\coremodel\axi\data\tools_axi_v1_01_a.txt line
   20 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: C_INTERCONNECT_M_AXI_ACLK_RATIO
   - Failure in evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\EDK\data\coremodel\axi\data\tools_axi_v1_01_a.txt line
   21 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY:
   C_INTERCONNECT_M_AXI_ARB_PRIORITY - Failure in evaluting ISVALID expresion
   "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\EDK\data\coremodel\axi\data\tools_axi_v1_01_a.txt line
   22 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: C_INTERCONNECT_M_AXI_AW_REGISTER
   - Failure in evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\EDK\data\coremodel\axi\data\tools_axi_v1_01_a.txt line
   23 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: C_INTERCONNECT_M_AXI_AR_REGISTER
   - Failure in evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\EDK\data\coremodel\axi\data\tools_axi_v1_01_a.txt line
   24 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: C_INTERCONNECT_M_AXI_W_REGISTER
   - Failure in evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\EDK\data\coremodel\axi\data\tools_axi_v1_01_a.txt line
   25 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: C_INTERCONNECT_M_AXI_R_REGISTER
   - Failure in evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\EDK\data\coremodel\axi\data\tools_axi_v1_01_a.txt line
   26 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: C_INTERCONNECT_M_AXI_B_REGISTER
   - Failure in evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\EDK\data\coremodel\axi\data\tools_axi_v1_01_a.txt line
   27 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY:
   C_INTERCONNECT_M_AXI_WRITE_FIFO_DEPTH - Failure in evaluting ISVALID
   expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\EDK\data\coremodel\axi\data\tools_axi_v1_01_a.txt line
   28 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY:
   C_INTERCONNECT_M_AXI_READ_FIFO_DEPTH - Failure in evaluting ISVALID expresion
   "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\EDK\data\coremodel\axi\data\tools_axi_v1_01_a.txt line
   29 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY:
   C_INTERCONNECT_M_AXI_WRITE_ISSUING - Failure in evaluting ISVALID expresion
   "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\EDK\data\coremodel\axi\data\tools_axi_v1_01_a.txt line
   30 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY:
   C_INTERCONNECT_M_AXI_READ_ISSUING - Failure in evaluting ISVALID expresion
   "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\EDK\data\coremodel\axi\data\tools_axi_v1_01_a.txt line
   31 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ACLK - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 119 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARESETN - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 120 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_AWID - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 121 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_AWADDR - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 122 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_AWLEN - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 123 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_AWSIZE - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 124 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_AWBURST - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 125 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_AWCACHE - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 126 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_AWPROT - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 127 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_AWLOCK - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 128 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_AWVALID - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 129 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_AWREADY - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 130 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_WDATA - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 131 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_WSTRB - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 132 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_WLAST - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 133 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_WVALID - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 134 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_WREADY - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 135 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_BID - Failure in evaluting
   ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 136 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_BRESP - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 137 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_BVALID - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 138 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_BREADY - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 139 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARID - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 140 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARADDR - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 141 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARLEN - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 142 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARSIZE - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 143 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARBURST - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 144 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARCACHE - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 145 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARPROT - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 146 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARLOCK - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 147 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARVALID - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 148 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARREADY - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 149 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_RID - Failure in evaluting
   ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 150 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_RDATA - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 151 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_RRESP - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 152 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_RLAST - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 153 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_RVALID - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 154 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_RREADY - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 155 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI - Failure in evaluting
   ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 73 
WARNING:EDK:4131 - IPNAME: ps7_qspi_0, PROPERTY: SCK_I - Failure in evaluting
   ISVALID expresion "(C_USE_STARTUP==0)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_qspi_v1_00
   _a\data\ps7_qspi_v2_1_0.mpd line 102 
WARNING:EDK:4131 - IPNAME: ps7_qspi_0, PROPERTY: SCK_O - Failure in evaluting
   ISVALID expresion "(C_USE_STARTUP==0)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_qspi_v1_00
   _a\data\ps7_qspi_v2_1_0.mpd line 103 
WARNING:EDK:4131 - IPNAME: ps7_qspi_0, PROPERTY: SCK_T - Failure in evaluting
   ISVALID expresion "(C_USE_STARTUP==0)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_qspi_v1_00
   _a\data\ps7_qspi_v2_1_0.mpd line 104 
WARNING:EDK:4131 - IPNAME: ps7_qspi_0, PROPERTY: SCK - Failure in evaluting
   ISVALID expresion "(C_USE_STARTUP==0)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_qspi_v1_00
   _a\data\ps7_qspi_v2_1_0.mpd line 122 

Overriding IP level properties ...

Computing clock values...

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor ps7_cortexa9_0
  (0000000000-0x0002ffff) ps7_ram_0	ps7_axi_interconnect_0
  (0x00100000-0x1fffffff) ps7_ddr_0	ps7_axi_interconnect_0
  (0x40400000-0x4040ffff) axi_dma_0	ps7_axi_interconnect_0->axi4lite_0
  (0x41200000-0x4120ffff) SWs_8Bits	ps7_axi_interconnect_0->axi4lite_0
  (0x41240000-0x4124ffff) BTNs_5Bits	ps7_axi_interconnect_0->axi4lite_0
  (0x74400000-0x7440ffff) cownare_ctl_0	ps7_axi_interconnect_0->axi4lite_0
  (0xe0001000-0xe0001fff) ps7_uart_1	ps7_axi_interconnect_0
  (0xe0002000-0xe0002fff) ps7_usb_0	ps7_axi_interconnect_0
  (0xe000a000-0xe000afff) ps7_gpio_0	ps7_axi_interconnect_0
  (0xe000b000-0xe000bfff) ps7_ethernet_0	ps7_axi_interconnect_0
  (0xe000d000-0xe000dfff) ps7_qspi_0	ps7_axi_interconnect_0
  (0xe0100000-0xe0100fff) ps7_sd_0	ps7_axi_interconnect_0
  (0xe0200000-0xe0200fff) ps7_iop_bus_config_0	ps7_axi_interconnect_0
  (0xf8000000-0xf8000fff) ps7_slcr_0	ps7_axi_interconnect_0
  (0xf8001000-0xf8001fff) ps7_ttc_0	ps7_axi_interconnect_0
  (0xf8003000-0xf8003fff) ps7_dma_s	ps7_axi_interconnect_0
  (0xf8004000-0xf8004fff) ps7_dma_ns	ps7_axi_interconnect_0
  (0xf8006000-0xf8006fff) ps7_ddrc_0	ps7_axi_interconnect_0
  (0xf8007000-0xf80070ff) ps7_dev_cfg_0	ps7_axi_interconnect_0
  (0xf8007100-0xf8007120) ps7_xadc_0	ps7_axi_interconnect_0
  (0xf8008000-0xf8008fff) ps7_afi_0	ps7_axi_interconnect_0
  (0xf8009000-0xf8009fff) ps7_afi_1	ps7_axi_interconnect_0
  (0xf800a000-0xf800afff) ps7_afi_2	ps7_axi_interconnect_0
  (0xf800b000-0xf800bfff) ps7_afi_3	ps7_axi_interconnect_0
  (0xf800c000-0xf800cfff) ps7_ocmc_0	ps7_axi_interconnect_0
  (0xf8800000-0xf88fffff) ps7_coresight_comp_0	ps7_axi_interconnect_0
  (0xf8900000-0xf89fffff) ps7_gpv_0	ps7_axi_interconnect_0
  (0xf8f00000-0xf8f000fc) ps7_scuc_0	ps7_axi_interconnect_0
  (0xf8f00100-0xf8f001ff) ps7_scugic_0	ps7_axi_interconnect_0
  (0xf8f00200-0xf8f002ff) ps7_globaltimer_0	ps7_axi_interconnect_0
  (0xf8f00600-0xf8f0061f) ps7_scutimer_0	ps7_axi_interconnect_0
  (0xf8f00620-0xf8f006ff) ps7_scuwdt_0	ps7_axi_interconnect_0
  (0xf8f01000-0xf8f01fff) ps7_intc_dist_0	ps7_axi_interconnect_0
  (0xf8f02000-0xf8f02fff) ps7_l2cachec_0	ps7_axi_interconnect_0
  (0xfc000000-0xfcffffff) ps7_qspi_linear_0	ps7_axi_interconnect_0
  (0xffff0000-0xfffffdff) ps7_ram_1	ps7_axi_interconnect_0
Address Map for Processor ps7_cortexa9_1
  (0000000000-0x0002ffff) ps7_ram_0	ps7_axi_interconnect_0
  (0x00100000-0x1fffffff) ps7_ddr_0	ps7_axi_interconnect_0
  (0x40400000-0x4040ffff) axi_dma_0	ps7_axi_interconnect_0->axi4lite_0
  (0x41200000-0x4120ffff) SWs_8Bits	ps7_axi_interconnect_0->axi4lite_0
  (0x41240000-0x4124ffff) BTNs_5Bits	ps7_axi_interconnect_0->axi4lite_0
  (0x74400000-0x7440ffff) cownare_ctl_0	ps7_axi_interconnect_0->axi4lite_0
  (0xe0001000-0xe0001fff) ps7_uart_1	ps7_axi_interconnect_0
  (0xe0002000-0xe0002fff) ps7_usb_0	ps7_axi_interconnect_0
  (0xe000a000-0xe000afff) ps7_gpio_0	ps7_axi_interconnect_0
  (0xe000b000-0xe000bfff) ps7_ethernet_0	ps7_axi_interconnect_0
  (0xe000d000-0xe000dfff) ps7_qspi_0	ps7_axi_interconnect_0
  (0xe0100000-0xe0100fff) ps7_sd_0	ps7_axi_interconnect_0
  (0xe0200000-0xe0200fff) ps7_iop_bus_config_0	ps7_axi_interconnect_0
  (0xf8000000-0xf8000fff) ps7_slcr_0	ps7_axi_interconnect_0
  (0xf8001000-0xf8001fff) ps7_ttc_0	ps7_axi_interconnect_0
  (0xf8003000-0xf8003fff) ps7_dma_s	ps7_axi_interconnect_0
  (0xf8004000-0xf8004fff) ps7_dma_ns	ps7_axi_interconnect_0
  (0xf8006000-0xf8006fff) ps7_ddrc_0	ps7_axi_interconnect_0
  (0xf8007000-0xf80070ff) ps7_dev_cfg_0	ps7_axi_interconnect_0
  (0xf8007100-0xf8007120) ps7_xadc_0	ps7_axi_interconnect_0
  (0xf8008000-0xf8008fff) ps7_afi_0	ps7_axi_interconnect_0
  (0xf8009000-0xf8009fff) ps7_afi_1	ps7_axi_interconnect_0
  (0xf800a000-0xf800afff) ps7_afi_2	ps7_axi_interconnect_0
  (0xf800b000-0xf800bfff) ps7_afi_3	ps7_axi_interconnect_0
  (0xf800c000-0xf800cfff) ps7_ocmc_0	ps7_axi_interconnect_0
  (0xf8800000-0xf88fffff) ps7_coresight_comp_0	ps7_axi_interconnect_0
  (0xf8900000-0xf89fffff) ps7_gpv_0	ps7_axi_interconnect_0
  (0xf8f00000-0xf8f000fc) ps7_scuc_0	ps7_axi_interconnect_0
  (0xf8f00100-0xf8f001ff) ps7_scugic_0	ps7_axi_interconnect_0
  (0xf8f00200-0xf8f002ff) ps7_globaltimer_0	ps7_axi_interconnect_0
  (0xf8f00600-0xf8f0061f) ps7_scutimer_0	ps7_axi_interconnect_0
  (0xf8f00620-0xf8f006ff) ps7_scuwdt_0	ps7_axi_interconnect_0
  (0xf8f01000-0xf8f01fff) ps7_intc_dist_0	ps7_axi_interconnect_0
  (0xf8f02000-0xf8f02fff) ps7_l2cachec_0	ps7_axi_interconnect_0
  (0xfc000000-0xfcffffff) ps7_qspi_linear_0	ps7_axi_interconnect_0
  (0xffff0000-0xfffffdff) ps7_ram_1	ps7_axi_interconnect_0

Checking platform address map ...
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: C_INTERCONNECT_M_AXI_BASE_ID -
   Failure in evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\EDK\data\coremodel\axi\data\tools_axi_v1_01_a.txt line
   19 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY:
   C_INTERCONNECT_M_AXI_IS_ACLK_ASYNC - Failure in evaluting ISVALID expresion
   "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\EDK\data\coremodel\axi\data\tools_axi_v1_01_a.txt line
   20 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: C_INTERCONNECT_M_AXI_ACLK_RATIO
   - Failure in evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\EDK\data\coremodel\axi\data\tools_axi_v1_01_a.txt line
   21 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY:
   C_INTERCONNECT_M_AXI_ARB_PRIORITY - Failure in evaluting ISVALID expresion
   "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\EDK\data\coremodel\axi\data\tools_axi_v1_01_a.txt line
   22 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: C_INTERCONNECT_M_AXI_AW_REGISTER
   - Failure in evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\EDK\data\coremodel\axi\data\tools_axi_v1_01_a.txt line
   23 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: C_INTERCONNECT_M_AXI_AR_REGISTER
   - Failure in evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\EDK\data\coremodel\axi\data\tools_axi_v1_01_a.txt line
   24 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: C_INTERCONNECT_M_AXI_W_REGISTER
   - Failure in evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\EDK\data\coremodel\axi\data\tools_axi_v1_01_a.txt line
   25 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: C_INTERCONNECT_M_AXI_R_REGISTER
   - Failure in evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\EDK\data\coremodel\axi\data\tools_axi_v1_01_a.txt line
   26 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: C_INTERCONNECT_M_AXI_B_REGISTER
   - Failure in evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\EDK\data\coremodel\axi\data\tools_axi_v1_01_a.txt line
   27 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY:
   C_INTERCONNECT_M_AXI_WRITE_FIFO_DEPTH - Failure in evaluting ISVALID
   expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\EDK\data\coremodel\axi\data\tools_axi_v1_01_a.txt line
   28 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY:
   C_INTERCONNECT_M_AXI_READ_FIFO_DEPTH - Failure in evaluting ISVALID expresion
   "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\EDK\data\coremodel\axi\data\tools_axi_v1_01_a.txt line
   29 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY:
   C_INTERCONNECT_M_AXI_WRITE_ISSUING - Failure in evaluting ISVALID expresion
   "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\EDK\data\coremodel\axi\data\tools_axi_v1_01_a.txt line
   30 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY:
   C_INTERCONNECT_M_AXI_READ_ISSUING - Failure in evaluting ISVALID expresion
   "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\EDK\data\coremodel\axi\data\tools_axi_v1_01_a.txt line
   31 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ACLK - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 119 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARESETN - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 120 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_AWID - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 121 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_AWADDR - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 122 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_AWLEN - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 123 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_AWSIZE - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 124 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_AWBURST - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 125 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_AWCACHE - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 126 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_AWPROT - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 127 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_AWLOCK - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 128 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_AWVALID - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 129 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_AWREADY - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 130 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_WDATA - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 131 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_WSTRB - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 132 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_WLAST - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 133 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_WVALID - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 134 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_WREADY - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 135 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_BID - Failure in evaluting
   ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 136 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_BRESP - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 137 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_BVALID - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 138 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_BREADY - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 139 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARID - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 140 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARADDR - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 141 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARLEN - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 142 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARSIZE - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 143 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARBURST - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 144 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARCACHE - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 145 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARPROT - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 146 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARLOCK - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 147 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARVALID - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 148 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARREADY - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 149 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_RID - Failure in evaluting
   ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 150 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_RDATA - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 151 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_RRESP - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 152 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_RLAST - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 153 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_RVALID - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 154 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_RREADY - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 155 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI - Failure in evaluting
   ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 73 
WARNING:EDK:4131 - IPNAME: ps7_qspi_0, PROPERTY: SCK_I - Failure in evaluting
   ISVALID expresion "(C_USE_STARTUP==0)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_qspi_v1_00
   _a\data\ps7_qspi_v2_1_0.mpd line 102 
WARNING:EDK:4131 - IPNAME: ps7_qspi_0, PROPERTY: SCK_O - Failure in evaluting
   ISVALID expresion "(C_USE_STARTUP==0)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_qspi_v1_00
   _a\data\ps7_qspi_v2_1_0.mpd line 103 
WARNING:EDK:4131 - IPNAME: ps7_qspi_0, PROPERTY: SCK_T - Failure in evaluting
   ISVALID expresion "(C_USE_STARTUP==0)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_qspi_v1_00
   _a\data\ps7_qspi_v2_1_0.mpd line 104 
WARNING:EDK:4131 - IPNAME: ps7_qspi_0, PROPERTY: SCK - Failure in evaluting
   ISVALID expresion "(C_USE_STARTUP==0)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_qspi_v1_00
   _a\data\ps7_qspi_v2_1_0.mpd line 122 
Conversion to XML complete.
xdsgen -inp system.xmp -report SDK\SDK_Export\hw/system.html  -make_docs_local
Release 14.7 - xdsgen EDK_P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Qt: Untested Windows version 6.2 detected!
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_interconnect;v=v1_06_a;d=ds768
   _axi_interconnect.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_gpio;v=v1_01_b;d=ds744_axi_gpi
   o.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_gpio;v=v1_01_b;d=ds744_axi_gpi
   o.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_dma;v=v6_03_a;d=pg021_axi_dma.
   pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_interconnect;v=v1_06_a;d=ds768
   _axi_interconnect.pdf
Generated Block Diagram.
Rasterizing axi4lite_0.jpg.....
Rasterizing SWs_8Bits.jpg.....
Rasterizing BTNs_5Bits.jpg.....
Rasterizing processing_system7_0.jpg.....
Rasterizing axi_dma_0.jpg.....
Rasterizing axi_interconnect_1.jpg.....
Rasterizing conware_0.jpg.....
Rasterizing cownare_ctl_0.jpg.....
Rasterizing system_blkd.jpg.....
Report generated.
Report generation completed.
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc7z020clg484-1 -lang vhdl -intstyle default    -msg __xps/ise/xmsgprops.lst system.mhs

Release 14.7 - platgen Xilinx EDK 14.7 Build EDK_P.20131013
 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc7z020clg484-1 -lang vhdl -intstyle default -msg
__xps/ise/xmsgprops.lst system.mhs 

WARNING:EDK - INFO:Security:51 - The XILINXD_LICENSE_FILE environment variable
   is not set.
   INFO:Security:52 - The LM_LICENSE_FILE environment variable is set to
   '1717@io.ece.iastate.edu;27008@io.ece.iastate.edu;
   27006@io.ece.iastate.edu;27003@io.ece.iastate.edu'.
   INFO:Security:71 - If a license for part 'xc7z020' is available, it will be
   possible to use 'XPS_TDP' instead of 'XPS'.
   WARNING:Security:43 - No license file was found in the standard Xilinx
   license directory.
   WARNING:Security:44 - Since no license file was found,
          please run the Xilinx License Configuration Manager
          (xlcm or "Manage Xilinx Licenses")
          to assist in obtaining a license.
   WARNING:Security:42 - Your software subscription period has lapsed. Your
   current version of Xilinx tools will continue to function, but you no longer
   qualify for Xilinx software updates or new releases.


Parse U:/Cpre488/conware/xps/system/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 300 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 304 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 308 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 312 
INFO:EDK:4130 - IPNAME: axi_dma, INSTANCE:axi_dma_0 - tcl is overriding
   PARAMETER C_M_AXIS_MM2S_PROTOCOL value to GENERIC -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_dma_v6_03_a\data
   \axi_dma_v2_1_0.mpd line 150 
INFO:EDK:4130 - IPNAME: axi_dma, INSTANCE:axi_dma_0 - tcl is overriding
   PARAMETER C_S_AXIS_S2MM_PROTOCOL value to GENERIC -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_dma_v6_03_a\data
   \axi_dma_v2_1_0.mpd line 151 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock
   'processing_system7_0_PS_CLK' is not specified. Clock DRCs will not be
   performed for IPs connected to that clock port, unless they are connected
   through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
  (0x40400000-0x4040ffff) axi_dma_0	axi4lite_0
  (0x41200000-0x4120ffff) SWs_8Bits	axi4lite_0
  (0x41240000-0x4124ffff) BTNs_5Bits	axi4lite_0
  (0x74400000-0x7440ffff) cownare_ctl_0	axi4lite_0

Checking platform address map ...

Checking platform configuration ...
IPNAME: axi_interconnect, INSTANCE: axi4lite_0 - 1 master(s) : 4 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi_interconnect_1 - 3 master(s) : 1
slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: s_axis_s2mm_tuser, CONNECTOR: conware_0_M_AXIS_TUSER -
   No driver found. Port will be driven to GND -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_dma_v6_03_a\data
   \axi_dma_v2_1_0.mpd line 259 
WARNING:EDK:4180 - PORT: s_axis_s2mm_tid, CONNECTOR: conware_0_M_AXIS_TID - No
   driver found. Port will be driven to GND -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_dma_v6_03_a\data
   \axi_dma_v2_1_0.mpd line 260 
WARNING:EDK:4180 - PORT: s_axis_s2mm_tdest, CONNECTOR: conware_0_M_AXIS_TDEST -
   No driver found. Port will be driven to GND -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_dma_v6_03_a\data
   \axi_dma_v2_1_0.mpd line 261 
WARNING:EDK:4181 - PORT: mm2s_prmry_reset_out_n, CONNECTOR: RESET_OUT_N -
   floating connection -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_dma_v6_03_a\data
   \axi_dma_v2_1_0.mpd line 221 
WARNING:EDK:4181 - PORT: mm2s_cntrl_reset_out_n, CONNECTOR: RESET_OUT_N -
   floating connection -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_dma_v6_03_a\data
   \axi_dma_v2_1_0.mpd line 230 
WARNING:EDK:4181 - PORT: s2mm_prmry_reset_out_n, CONNECTOR: RESET_OUT_N -
   floating connection -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_dma_v6_03_a\data
   \axi_dma_v2_1_0.mpd line 253 
WARNING:EDK:4181 - PORT: s2mm_sts_reset_out_n, CONNECTOR: RESET_OUT_N - floating
   connection -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_dma_v6_03_a\data
   \axi_dma_v2_1_0.mpd line 262 
WARNING:EDK:4181 - PORT: m_axis_mm2s_tkeep, CONNECTOR:
   axi_dma_0_M_AXIS_MM2S_TKEEP - floating connection -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_dma_v6_03_a\data
   \axi_dma_v2_1_0.mpd line 223 
WARNING:EDK:4181 - PORT: m_axis_mm2s_tuser, CONNECTOR:
   axi_dma_0_M_AXIS_MM2S_TUSER - floating connection -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_dma_v6_03_a\data
   \axi_dma_v2_1_0.mpd line 227 
WARNING:EDK:4181 - PORT: m_axis_mm2s_tid, CONNECTOR: axi_dma_0_M_AXIS_MM2S_TID -
   floating connection -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_dma_v6_03_a\data
   \axi_dma_v2_1_0.mpd line 228 
WARNING:EDK:4181 - PORT: m_axis_mm2s_tdest, CONNECTOR:
   axi_dma_0_M_AXIS_MM2S_TDEST - floating connection -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_dma_v6_03_a\data
   \axi_dma_v2_1_0.mpd line 229 
WARNING:EDK:4181 - PORT: M_AXIS_TSTRB, CONNECTOR: conware_0_M_AXIS_TSTRB -
   floating connection -
   U:\Cpre488\conware\xps\system\pcores\conware_v1_00_a\data\conware_v2_1_0.mpd
   line 39 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi4lite_0.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is
   overriding PARAMETER C_RANGE_CHECK value to 1 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 149 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_FCLK_CLK1_BUF value to FALSE -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 351 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_FCLK_CLK2_BUF value to FALSE -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 352 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_FCLK_CLK3_BUF value to FALSE -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 353 

INFO: Setting C_RANGE_CHECK = OFF for axi_interconnect axi_interconnect_1; no
DECERR checking will be performed.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_RANGE_CHECK value to 0 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 149 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...
ZynqConfig: Terminated for tcl mode

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
ZynqConfig: Terminated for tcl mode

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: No asynchronous clock conversions in axi_interconnect axi4lite_0.
ZynqConfig: Terminated for tcl mode
INFO: No asynchronous clock conversions in axi_interconnect axi_interconnect_1.

Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...

Elaborating instances ...

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 0.00 seconds

Constructing platform-level connectivity ...
Completion time: 1.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:axi4lite_0 - U:\Cpre488\conware\xps\system\system.mhs line 45 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file <C:/Xilinx/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <C:/Xilinx/14.7/ISE_DS/ISE/zynq/data/zynq.acd>
Trying to terminate Process...
Done!
The project's MHS file has changed on disk.
WARNING:EDK:2137 - Peripheral cownare_ctl_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
The project's MHS file has changed on disk.
chipscope_axi_monitor_0 has been added to the project
chipscope_axi_monitor_0 has been deleted from the project
reset_0 has been added to the project
ERROR:EDK:4125 - IPNAME: proc_sys_reset, INSTANCE: reset_0, PORT: Dcm_locked - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: proc_sys_reset, INSTANCE: reset_0, PORT: Dcm_locked - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
reset_0 has been deleted from the project
Warning - conware_0 port ARESETN width [1] does not match net processing_system7_0_S_AXI_HP0_RACOUNT width [3]
The project's MHS file has changed on disk.

********************************************************************************
At Local date and time: Wed May 03 17:59:00 2017
 make -f system.make exporttosdk started...
IF NOT EXIST "SDK\SDK_Export\hw" @mkdir "SDK\SDK_Export\hw"
pscgen -mhs system.mhs -expdir SDK\SDK_Export\hw
Generating ps7_init code for Si version 1.... 
Generating ps7_init code for Si version 2.... 
Generating ps7_init code for Si version 3.... 
psf2Edward -inp system.xmp -flat_zynq -dont_run_checkhwsys -dont_add_loginfo -make_inst_lower -edwver 1.2 -xml SDK\SDK_Export\hw/system.xml 
Qt: Untested Windows version 6.2 detected!
Release 14.7 - psf2Edward EDK_P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
WARNING:EDK:2486 - The bitwidth 52 of new value 0xc00000000fe81 is greater than
   32
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: C_INTERCONNECT_M_AXI_BASE_ID -
   Failure in evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\EDK\data\coremodel\axi\data\tools_axi_v1_01_a.txt line
   19 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY:
   C_INTERCONNECT_M_AXI_IS_ACLK_ASYNC - Failure in evaluting ISVALID expresion
   "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\EDK\data\coremodel\axi\data\tools_axi_v1_01_a.txt line
   20 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: C_INTERCONNECT_M_AXI_ACLK_RATIO
   - Failure in evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\EDK\data\coremodel\axi\data\tools_axi_v1_01_a.txt line
   21 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY:
   C_INTERCONNECT_M_AXI_ARB_PRIORITY - Failure in evaluting ISVALID expresion
   "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\EDK\data\coremodel\axi\data\tools_axi_v1_01_a.txt line
   22 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: C_INTERCONNECT_M_AXI_AW_REGISTER
   - Failure in evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\EDK\data\coremodel\axi\data\tools_axi_v1_01_a.txt line
   23 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: C_INTERCONNECT_M_AXI_AR_REGISTER
   - Failure in evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\EDK\data\coremodel\axi\data\tools_axi_v1_01_a.txt line
   24 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: C_INTERCONNECT_M_AXI_W_REGISTER
   - Failure in evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\EDK\data\coremodel\axi\data\tools_axi_v1_01_a.txt line
   25 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: C_INTERCONNECT_M_AXI_R_REGISTER
   - Failure in evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\EDK\data\coremodel\axi\data\tools_axi_v1_01_a.txt line
   26 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: C_INTERCONNECT_M_AXI_B_REGISTER
   - Failure in evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\EDK\data\coremodel\axi\data\tools_axi_v1_01_a.txt line
   27 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY:
   C_INTERCONNECT_M_AXI_WRITE_FIFO_DEPTH - Failure in evaluting ISVALID
   expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\EDK\data\coremodel\axi\data\tools_axi_v1_01_a.txt line
   28 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY:
   C_INTERCONNECT_M_AXI_READ_FIFO_DEPTH - Failure in evaluting ISVALID expresion
   "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\EDK\data\coremodel\axi\data\tools_axi_v1_01_a.txt line
   29 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY:
   C_INTERCONNECT_M_AXI_WRITE_ISSUING - Failure in evaluting ISVALID expresion
   "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\EDK\data\coremodel\axi\data\tools_axi_v1_01_a.txt line
   30 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY:
   C_INTERCONNECT_M_AXI_READ_ISSUING - Failure in evaluting ISVALID expresion
   "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\EDK\data\coremodel\axi\data\tools_axi_v1_01_a.txt line
   31 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ACLK - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 119 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARESETN - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 120 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_AWID - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 121 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_AWADDR - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 122 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_AWLEN - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 123 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_AWSIZE - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 124 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_AWBURST - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 125 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_AWCACHE - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 126 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_AWPROT - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 127 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_AWLOCK - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 128 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_AWVALID - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 129 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_AWREADY - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 130 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_WDATA - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 131 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_WSTRB - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 132 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_WLAST - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 133 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_WVALID - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 134 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_WREADY - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 135 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_BID - Failure in evaluting
   ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 136 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_BRESP - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 137 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_BVALID - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 138 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_BREADY - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 139 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARID - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 140 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARADDR - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 141 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARLEN - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 142 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARSIZE - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 143 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARBURST - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 144 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARCACHE - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 145 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARPROT - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 146 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARLOCK - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 147 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARVALID - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 148 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARREADY - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 149 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_RID - Failure in evaluting
   ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 150 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_RDATA - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 151 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_RRESP - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 152 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_RLAST - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 153 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_RVALID - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 154 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_RREADY - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 155 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI - Failure in evaluting
   ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 73 
WARNING:EDK:4131 - IPNAME: ps7_qspi_0, PROPERTY: SCK_I - Failure in evaluting
   ISVALID expresion "(C_USE_STARTUP==0)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_qspi_v1_00
   _a\data\ps7_qspi_v2_1_0.mpd line 102 
WARNING:EDK:4131 - IPNAME: ps7_qspi_0, PROPERTY: SCK_O - Failure in evaluting
   ISVALID expresion "(C_USE_STARTUP==0)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_qspi_v1_00
   _a\data\ps7_qspi_v2_1_0.mpd line 103 
WARNING:EDK:4131 - IPNAME: ps7_qspi_0, PROPERTY: SCK_T - Failure in evaluting
   ISVALID expresion "(C_USE_STARTUP==0)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_qspi_v1_00
   _a\data\ps7_qspi_v2_1_0.mpd line 104 
WARNING:EDK:4131 - IPNAME: ps7_qspi_0, PROPERTY: SCK - Failure in evaluting
   ISVALID expresion "(C_USE_STARTUP==0)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_qspi_v1_00
   _a\data\ps7_qspi_v2_1_0.mpd line 122 

Overriding IP level properties ...

Computing clock values...

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor ps7_cortexa9_0
  (0000000000-0x0002ffff) ps7_ram_0	ps7_axi_interconnect_0
  (0x00100000-0x1fffffff) ps7_ddr_0	ps7_axi_interconnect_0
  (0x40400000-0x4040ffff) axi_dma_0	ps7_axi_interconnect_0->axi4lite_0
  (0x41200000-0x4120ffff) SWs_8Bits	ps7_axi_interconnect_0->axi4lite_0
  (0x41240000-0x4124ffff) BTNs_5Bits	ps7_axi_interconnect_0->axi4lite_0
  (0x74400000-0x7440ffff) cownare_ctl_0	ps7_axi_interconnect_0->axi4lite_0
  (0xe0001000-0xe0001fff) ps7_uart_1	ps7_axi_interconnect_0
  (0xe0002000-0xe0002fff) ps7_usb_0	ps7_axi_interconnect_0
  (0xe000a000-0xe000afff) ps7_gpio_0	ps7_axi_interconnect_0
  (0xe000b000-0xe000bfff) ps7_ethernet_0	ps7_axi_interconnect_0
  (0xe000d000-0xe000dfff) ps7_qspi_0	ps7_axi_interconnect_0
  (0xe0100000-0xe0100fff) ps7_sd_0	ps7_axi_interconnect_0
  (0xe0200000-0xe0200fff) ps7_iop_bus_config_0	ps7_axi_interconnect_0
  (0xf8000000-0xf8000fff) ps7_slcr_0	ps7_axi_interconnect_0
  (0xf8001000-0xf8001fff) ps7_ttc_0	ps7_axi_interconnect_0
  (0xf8003000-0xf8003fff) ps7_dma_s	ps7_axi_interconnect_0
  (0xf8004000-0xf8004fff) ps7_dma_ns	ps7_axi_interconnect_0
  (0xf8006000-0xf8006fff) ps7_ddrc_0	ps7_axi_interconnect_0
  (0xf8007000-0xf80070ff) ps7_dev_cfg_0	ps7_axi_interconnect_0
  (0xf8007100-0xf8007120) ps7_xadc_0	ps7_axi_interconnect_0
  (0xf8008000-0xf8008fff) ps7_afi_0	ps7_axi_interconnect_0
  (0xf8009000-0xf8009fff) ps7_afi_1	ps7_axi_interconnect_0
  (0xf800a000-0xf800afff) ps7_afi_2	ps7_axi_interconnect_0
  (0xf800b000-0xf800bfff) ps7_afi_3	ps7_axi_interconnect_0
  (0xf800c000-0xf800cfff) ps7_ocmc_0	ps7_axi_interconnect_0
  (0xf8800000-0xf88fffff) ps7_coresight_comp_0	ps7_axi_interconnect_0
  (0xf8900000-0xf89fffff) ps7_gpv_0	ps7_axi_interconnect_0
  (0xf8f00000-0xf8f000fc) ps7_scuc_0	ps7_axi_interconnect_0
  (0xf8f00100-0xf8f001ff) ps7_scugic_0	ps7_axi_interconnect_0
  (0xf8f00200-0xf8f002ff) ps7_globaltimer_0	ps7_axi_interconnect_0
  (0xf8f00600-0xf8f0061f) ps7_scutimer_0	ps7_axi_interconnect_0
  (0xf8f00620-0xf8f006ff) ps7_scuwdt_0	ps7_axi_interconnect_0
  (0xf8f01000-0xf8f01fff) ps7_intc_dist_0	ps7_axi_interconnect_0
  (0xf8f02000-0xf8f02fff) ps7_l2cachec_0	ps7_axi_interconnect_0
  (0xfc000000-0xfcffffff) ps7_qspi_linear_0	ps7_axi_interconnect_0
  (0xffff0000-0xfffffdff) ps7_ram_1	ps7_axi_interconnect_0
Address Map for Processor ps7_cortexa9_1
  (0000000000-0x0002ffff) ps7_ram_0	ps7_axi_interconnect_0
  (0x00100000-0x1fffffff) ps7_ddr_0	ps7_axi_interconnect_0
  (0x40400000-0x4040ffff) axi_dma_0	ps7_axi_interconnect_0->axi4lite_0
  (0x41200000-0x4120ffff) SWs_8Bits	ps7_axi_interconnect_0->axi4lite_0
  (0x41240000-0x4124ffff) BTNs_5Bits	ps7_axi_interconnect_0->axi4lite_0
  (0x74400000-0x7440ffff) cownare_ctl_0	ps7_axi_interconnect_0->axi4lite_0
  (0xe0001000-0xe0001fff) ps7_uart_1	ps7_axi_interconnect_0
  (0xe0002000-0xe0002fff) ps7_usb_0	ps7_axi_interconnect_0
  (0xe000a000-0xe000afff) ps7_gpio_0	ps7_axi_interconnect_0
  (0xe000b000-0xe000bfff) ps7_ethernet_0	ps7_axi_interconnect_0
  (0xe000d000-0xe000dfff) ps7_qspi_0	ps7_axi_interconnect_0
  (0xe0100000-0xe0100fff) ps7_sd_0	ps7_axi_interconnect_0
  (0xe0200000-0xe0200fff) ps7_iop_bus_config_0	ps7_axi_interconnect_0
  (0xf8000000-0xf8000fff) ps7_slcr_0	ps7_axi_interconnect_0
  (0xf8001000-0xf8001fff) ps7_ttc_0	ps7_axi_interconnect_0
  (0xf8003000-0xf8003fff) ps7_dma_s	ps7_axi_interconnect_0
  (0xf8004000-0xf8004fff) ps7_dma_ns	ps7_axi_interconnect_0
  (0xf8006000-0xf8006fff) ps7_ddrc_0	ps7_axi_interconnect_0
  (0xf8007000-0xf80070ff) ps7_dev_cfg_0	ps7_axi_interconnect_0
  (0xf8007100-0xf8007120) ps7_xadc_0	ps7_axi_interconnect_0
  (0xf8008000-0xf8008fff) ps7_afi_0	ps7_axi_interconnect_0
  (0xf8009000-0xf8009fff) ps7_afi_1	ps7_axi_interconnect_0
  (0xf800a000-0xf800afff) ps7_afi_2	ps7_axi_interconnect_0
  (0xf800b000-0xf800bfff) ps7_afi_3	ps7_axi_interconnect_0
  (0xf800c000-0xf800cfff) ps7_ocmc_0	ps7_axi_interconnect_0
  (0xf8800000-0xf88fffff) ps7_coresight_comp_0	ps7_axi_interconnect_0
  (0xf8900000-0xf89fffff) ps7_gpv_0	ps7_axi_interconnect_0
  (0xf8f00000-0xf8f000fc) ps7_scuc_0	ps7_axi_interconnect_0
  (0xf8f00100-0xf8f001ff) ps7_scugic_0	ps7_axi_interconnect_0
  (0xf8f00200-0xf8f002ff) ps7_globaltimer_0	ps7_axi_interconnect_0
  (0xf8f00600-0xf8f0061f) ps7_scutimer_0	ps7_axi_interconnect_0
  (0xf8f00620-0xf8f006ff) ps7_scuwdt_0	ps7_axi_interconnect_0
  (0xf8f01000-0xf8f01fff) ps7_intc_dist_0	ps7_axi_interconnect_0
  (0xf8f02000-0xf8f02fff) ps7_l2cachec_0	ps7_axi_interconnect_0
  (0xfc000000-0xfcffffff) ps7_qspi_linear_0	ps7_axi_interconnect_0
  (0xffff0000-0xfffffdff) ps7_ram_1	ps7_axi_interconnect_0

Checking platform address map ...
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: C_INTERCONNECT_M_AXI_BASE_ID -
   Failure in evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\EDK\data\coremodel\axi\data\tools_axi_v1_01_a.txt line
   19 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY:
   C_INTERCONNECT_M_AXI_IS_ACLK_ASYNC - Failure in evaluting ISVALID expresion
   "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\EDK\data\coremodel\axi\data\tools_axi_v1_01_a.txt line
   20 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: C_INTERCONNECT_M_AXI_ACLK_RATIO
   - Failure in evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\EDK\data\coremodel\axi\data\tools_axi_v1_01_a.txt line
   21 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY:
   C_INTERCONNECT_M_AXI_ARB_PRIORITY - Failure in evaluting ISVALID expresion
   "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\EDK\data\coremodel\axi\data\tools_axi_v1_01_a.txt line
   22 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: C_INTERCONNECT_M_AXI_AW_REGISTER
   - Failure in evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\EDK\data\coremodel\axi\data\tools_axi_v1_01_a.txt line
   23 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: C_INTERCONNECT_M_AXI_AR_REGISTER
   - Failure in evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\EDK\data\coremodel\axi\data\tools_axi_v1_01_a.txt line
   24 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: C_INTERCONNECT_M_AXI_W_REGISTER
   - Failure in evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\EDK\data\coremodel\axi\data\tools_axi_v1_01_a.txt line
   25 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: C_INTERCONNECT_M_AXI_R_REGISTER
   - Failure in evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\EDK\data\coremodel\axi\data\tools_axi_v1_01_a.txt line
   26 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: C_INTERCONNECT_M_AXI_B_REGISTER
   - Failure in evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\EDK\data\coremodel\axi\data\tools_axi_v1_01_a.txt line
   27 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY:
   C_INTERCONNECT_M_AXI_WRITE_FIFO_DEPTH - Failure in evaluting ISVALID
   expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\EDK\data\coremodel\axi\data\tools_axi_v1_01_a.txt line
   28 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY:
   C_INTERCONNECT_M_AXI_READ_FIFO_DEPTH - Failure in evaluting ISVALID expresion
   "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\EDK\data\coremodel\axi\data\tools_axi_v1_01_a.txt line
   29 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY:
   C_INTERCONNECT_M_AXI_WRITE_ISSUING - Failure in evaluting ISVALID expresion
   "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\EDK\data\coremodel\axi\data\tools_axi_v1_01_a.txt line
   30 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY:
   C_INTERCONNECT_M_AXI_READ_ISSUING - Failure in evaluting ISVALID expresion
   "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\EDK\data\coremodel\axi\data\tools_axi_v1_01_a.txt line
   31 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ACLK - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 119 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARESETN - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 120 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_AWID - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 121 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_AWADDR - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 122 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_AWLEN - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 123 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_AWSIZE - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 124 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_AWBURST - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 125 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_AWCACHE - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 126 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_AWPROT - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 127 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_AWLOCK - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 128 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_AWVALID - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 129 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_AWREADY - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 130 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_WDATA - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 131 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_WSTRB - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 132 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_WLAST - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 133 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_WVALID - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 134 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_WREADY - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 135 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_BID - Failure in evaluting
   ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 136 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_BRESP - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 137 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_BVALID - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 138 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_BREADY - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 139 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARID - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 140 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARADDR - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 141 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARLEN - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 142 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARSIZE - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 143 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARBURST - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 144 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARCACHE - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 145 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARPROT - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 146 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARLOCK - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 147 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARVALID - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 148 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARREADY - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 149 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_RID - Failure in evaluting
   ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 150 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_RDATA - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 151 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_RRESP - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 152 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_RLAST - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 153 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_RVALID - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 154 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_RREADY - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 155 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI - Failure in evaluting
   ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 73 
WARNING:EDK:4131 - IPNAME: ps7_qspi_0, PROPERTY: SCK_I - Failure in evaluting
   ISVALID expresion "(C_USE_STARTUP==0)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_qspi_v1_00
   _a\data\ps7_qspi_v2_1_0.mpd line 102 
WARNING:EDK:4131 - IPNAME: ps7_qspi_0, PROPERTY: SCK_O - Failure in evaluting
   ISVALID expresion "(C_USE_STARTUP==0)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_qspi_v1_00
   _a\data\ps7_qspi_v2_1_0.mpd line 103 
WARNING:EDK:4131 - IPNAME: ps7_qspi_0, PROPERTY: SCK_T - Failure in evaluting
   ISVALID expresion "(C_USE_STARTUP==0)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_qspi_v1_00
   _a\data\ps7_qspi_v2_1_0.mpd line 104 
WARNING:EDK:4131 - IPNAME: ps7_qspi_0, PROPERTY: SCK - Failure in evaluting
   ISVALID expresion "(C_USE_STARTUP==0)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_qspi_v1_00
   _a\data\ps7_qspi_v2_1_0.mpd line 122 
Conversion to XML complete.
xdsgen -inp system.xmp -report SDK\SDK_Export\hw/system.html  -make_docs_local
Release 14.7 - xdsgen EDK_P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Qt: Untested Windows version 6.2 detected!
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_interconnect;v=v1_06_a;d=ds768
   _axi_interconnect.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_gpio;v=v1_01_b;d=ds744_axi_gpi
   o.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_gpio;v=v1_01_b;d=ds744_axi_gpi
   o.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_dma;v=v6_03_a;d=pg021_axi_dma.
   pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_interconnect;v=v1_06_a;d=ds768
   _axi_interconnect.pdf
Generated Block Diagram.
Rasterizing axi4lite_0.jpg.....
Rasterizing SWs_8Bits.jpg.....
Rasterizing BTNs_5Bits.jpg.....
Rasterizing processing_system7_0.jpg.....
Rasterizing axi_dma_0.jpg.....
Rasterizing axi_interconnect_1.jpg.....
Rasterizing conware_0.jpg.....
Rasterizing cownare_ctl_0.jpg.....
Rasterizing system_blkd.jpg.....
Report generated.
Report generation completed.
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc7z020clg484-1 -lang vhdl -intstyle default    -msg __xps/ise/xmsgprops.lst system.mhs

Release 14.7 - platgen Xilinx EDK 14.7 Build EDK_P.20131013
 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc7z020clg484-1 -lang vhdl -intstyle default -msg
__xps/ise/xmsgprops.lst system.mhs 

WARNING:EDK - INFO:Security:51 - The XILINXD_LICENSE_FILE environment variable
   is not set.
   INFO:Security:52 - The LM_LICENSE_FILE environment variable is set to
   '1717@io.ece.iastate.edu;27008@io.ece.iastate.edu;
   27006@io.ece.iastate.edu;27003@io.ece.iastate.edu'.
   INFO:Security:71 - If a license for part 'xc7z020' is available, it will be
   possible to use 'XPS_TDP' instead of 'XPS'.
   WARNING:Security:43 - No license file was found in the standard Xilinx
   license directory.
   WARNING:Security:44 - Since no license file was found,
          please run the Xilinx License Configuration Manager
          (xlcm or "Manage Xilinx Licenses")
          to assist in obtaining a license.
   WARNING:Security:42 - Your software subscription period has lapsed. Your
   current version of Xilinx tools will continue to function, but you no longer
   qualify for Xilinx software updates or new releases.


Parse U:/Cpre488/conware/xps/system/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 300 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 304 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 308 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 312 
INFO:EDK:4130 - IPNAME: axi_dma, INSTANCE:axi_dma_0 - tcl is overriding
   PARAMETER C_M_AXIS_MM2S_PROTOCOL value to GENERIC -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_dma_v6_03_a\data
   \axi_dma_v2_1_0.mpd line 150 
INFO:EDK:4130 - IPNAME: axi_dma, INSTANCE:axi_dma_0 - tcl is overriding
   PARAMETER C_S_AXIS_S2MM_PROTOCOL value to GENERIC -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_dma_v6_03_a\data
   \axi_dma_v2_1_0.mpd line 151 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock
   'processing_system7_0_PS_CLK' is not specified. Clock DRCs will not be
   performed for IPs connected to that clock port, unless they are connected
   through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
  (0x40400000-0x4040ffff) axi_dma_0	axi4lite_0
  (0x41200000-0x4120ffff) SWs_8Bits	axi4lite_0
  (0x41240000-0x4124ffff) BTNs_5Bits	axi4lite_0
  (0x74400000-0x7440ffff) cownare_ctl_0	axi4lite_0

Checking platform address map ...

Checking platform configuration ...
IPNAME: axi_interconnect, INSTANCE: axi4lite_0 - 1 master(s) : 4 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi_interconnect_1 - 3 master(s) : 1
slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: s_axis_s2mm_tuser, CONNECTOR: conware_0_M_AXIS_TUSER -
   No driver found. Port will be driven to GND -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_dma_v6_03_a\data
   \axi_dma_v2_1_0.mpd line 259 
WARNING:EDK:4180 - PORT: s_axis_s2mm_tid, CONNECTOR: conware_0_M_AXIS_TID - No
   driver found. Port will be driven to GND -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_dma_v6_03_a\data
   \axi_dma_v2_1_0.mpd line 260 
WARNING:EDK:4180 - PORT: s_axis_s2mm_tdest, CONNECTOR: conware_0_M_AXIS_TDEST -
   No driver found. Port will be driven to GND -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_dma_v6_03_a\data
   \axi_dma_v2_1_0.mpd line 261 
WARNING:EDK:4181 - PORT: S_AXI_HP0_RACOUNT, CONNECTOR:
   processing_system7_0_S_AXI_HP0_RACOUNT - floating connection -
   U:\Cpre488\conware\xps\system\system.mhs line 171 
WARNING:EDK:4181 - PORT: mm2s_prmry_reset_out_n, CONNECTOR: RESET_OUT_N -
   floating connection -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_dma_v6_03_a\data
   \axi_dma_v2_1_0.mpd line 221 
WARNING:EDK:4181 - PORT: mm2s_cntrl_reset_out_n, CONNECTOR: RESET_OUT_N -
   floating connection -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_dma_v6_03_a\data
   \axi_dma_v2_1_0.mpd line 230 
WARNING:EDK:4181 - PORT: s2mm_prmry_reset_out_n, CONNECTOR: RESET_OUT_N -
   floating connection -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_dma_v6_03_a\data
   \axi_dma_v2_1_0.mpd line 253 
WARNING:EDK:4181 - PORT: s2mm_sts_reset_out_n, CONNECTOR: RESET_OUT_N - floating
   connection -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_dma_v6_03_a\data
   \axi_dma_v2_1_0.mpd line 262 
WARNING:EDK:4181 - PORT: m_axis_mm2s_tkeep, CONNECTOR:
   axi_dma_0_M_AXIS_MM2S_TKEEP - floating connection -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_dma_v6_03_a\data
   \axi_dma_v2_1_0.mpd line 223 
WARNING:EDK:4181 - PORT: m_axis_mm2s_tuser, CONNECTOR:
   axi_dma_0_M_AXIS_MM2S_TUSER - floating connection -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_dma_v6_03_a\data
   \axi_dma_v2_1_0.mpd line 227 
WARNING:EDK:4181 - PORT: m_axis_mm2s_tid, CONNECTOR: axi_dma_0_M_AXIS_MM2S_TID -
   floating connection -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_dma_v6_03_a\data
   \axi_dma_v2_1_0.mpd line 228 
WARNING:EDK:4181 - PORT: m_axis_mm2s_tdest, CONNECTOR:
   axi_dma_0_M_AXIS_MM2S_TDEST - floating connection -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_dma_v6_03_a\data
   \axi_dma_v2_1_0.mpd line 229 
WARNING:EDK:4181 - PORT: M_AXIS_TSTRB, CONNECTOR: conware_0_M_AXIS_TSTRB -
   floating connection -
   U:\Cpre488\conware\xps\system\pcores\conware_v1_00_a\data\conware_v2_1_0.mpd
   line 39 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi4lite_0.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is
   overriding PARAMETER C_RANGE_CHECK value to 1 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 149 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_FCLK_CLK1_BUF value to FALSE -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 351 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_FCLK_CLK2_BUF value to FALSE -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 352 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_FCLK_CLK3_BUF value to FALSE -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 353 

INFO: Setting C_RANGE_CHECK = OFF for axi_interconnect axi_interconnect_1; no
DECERR checking will be performed.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_RANGE_CHECK value to 0 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 149 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...
ZynqConfig: Terminated for tcl mode

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
ZynqConfig: Terminated for tcl mode

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: No asynchronous clock conversions in axi_interconnect axi4lite_0.
ZynqConfig: Terminated for tcl mode
INFO: No asynchronous clock conversions in axi_interconnect axi_interconnect_1.

Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...

Elaborating instances ...

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 0.00 seconds

Constructing platform-level connectivity ...
Completion time: 1.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:axi4lite_0 - U:\Cpre488\conware\xps\system\system.mhs line 45 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file <C:/Xilinx/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <C:/Xilinx/14.7/ISE_DS/ISE/zynq/data/zynq.acd>
INSTANCE:sws_8bits - U:\Cpre488\conware\xps\system\system.mhs line 53 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file <C:/Xilinx/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <C:/Xilinx/14.7/ISE_DS/ISE/zynq/data/zynq.acd>
INSTANCE:btns_5bits - U:\Cpre488\conware\xps\system\system.mhs line 67 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file <C:/Xilinx/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <C:/Xilinx/14.7/ISE_DS/ISE/zynq/data/zynq.acd>
INSTANCE:processing_system7_0 - U:\Cpre488\conware\xps\system\system.mhs line 81
- Running XST synthesis
PMSPEC -- Overriding Xilinx file <C:/Xilinx/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <C:/Xilinx/14.7/ISE_DS/ISE/zynq/data/zynq.acd>
INSTANCE:axi_dma_0 - U:\Cpre488\conware\xps\system\system.mhs line 174 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file <C:/Xilinx/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <C:/Xilinx/14.7/ISE_DS/ISE/zynq/data/zynq.acd>
INSTANCE:axi_interconnect_1 - U:\Cpre488\conware\xps\system\system.mhs line 200
- Running XST synthesis
PMSPEC -- Overriding Xilinx file <C:/Xilinx/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <C:/Xilinx/14.7/ISE_DS/ISE/zynq/data/zynq.acd>
INSTANCE:conware_0 - U:\Cpre488\conware\xps\system\system.mhs line 208 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file <C:/Xilinx/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <C:/Xilinx/14.7/ISE_DS/ISE/zynq/data/zynq.acd>
ERROR:HDLCompiler:1401 - "//my.files.iastate.edu/users/mdavies/Cpre488/conware/xps/system/pcores/conware_v1_00_a/hdl/verilog/conware.v" Line 65: Signal out_states[7] in unit conware is connected to following multiple drivers:
ERROR:EDK:546 - Aborting XST flow execution!
INFO:EDK:2246 - Refer to
   U:\Cpre488\conware\xps\system\synthesis\system_conware_0_wrapper_xst.srp for
   details

Running NGCBUILD ...
IPNAME:system_axi4lite_0_wrapper INSTANCE:axi4lite_0 -
U:\Cpre488\conware\xps\system\system.mhs line 45 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file <C:/Xilinx/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <C:/Xilinx/14.7/ISE_DS/ISE/zynq/data/zynq.acd>

Command Line: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc7z020clg484-1 -intstyle silent -i -sd .. system_axi4lite_0_wrapper.ngc
../system_axi4lite_0_wrapper

Reading NGO file
"U:/Cpre488/conware/xps/system/implementation/axi4lite_0_wrapper/system_axi4lite
_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_axi4lite_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  3 sec
Total CPU time to NGCBUILD completion:   3 sec

Writing NGCBUILD log file "../system_axi4lite_0_wrapper.blc"...

NGCBUILD done.
IPNAME:system_axi_dma_0_wrapper INSTANCE:axi_dma_0 -
U:\Cpre488\conware\xps\system\system.mhs line 174 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file <C:/Xilinx/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <C:/Xilinx/14.7/ISE_DS/ISE/zynq/data/zynq.acd>

Command Line: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc7z020clg484-1 -intstyle silent -i -sd .. system_axi_dma_0_wrapper.ngc
../system_axi_dma_0_wrapper

Reading NGO file
"U:/Cpre488/conware/xps/system/implementation/axi_dma_0_wrapper/system_axi_dma_0
_wrapper.ngc" ...
Loading design module "../system_axi_dma_0_wrapper_fifo_generator_v9_3_1.ngc"...
Loading design module "../system_axi_dma_0_wrapper_fifo_generator_v9_3_2.ngc"...
Loading design module "../system_axi_dma_0_wrapper_fifo_generator_v9_3_3.ngc"...
Loading design module "../system_axi_dma_0_wrapper_fifo_generator_v9_3_4.ngc"...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_axi_dma_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  5 sec
Total CPU time to NGCBUILD completion:   3 sec

Writing NGCBUILD log file "../system_axi_dma_0_wrapper.blc"...

NGCBUILD done.
IPNAME:system_axi_interconnect_1_wrapper INSTANCE:axi_interconnect_1 -
U:\Cpre488\conware\xps\system\system.mhs line 200 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file <C:/Xilinx/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <C:/Xilinx/14.7/ISE_DS/ISE/zynq/data/zynq.acd>

Command Line: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc7z020clg484-1 -intstyle silent -i -sd .. system_axi_interconnect_1_wrapper.ngc
../system_axi_interconnect_1_wrapper

Reading NGO file
"U:/Cpre488/conware/xps/system/implementation/axi_interconnect_1_wrapper/system_
axi_interconnect_1_wrapper.ngc" ...
Loading design module
"../system_axi_interconnect_1_wrapper_fifo_generator_v9_1_1.ngc"...
Loading design module
"../system_axi_interconnect_1_wrapper_fifo_generator_v9_1_2.ngc"...
Loading design module
"../system_axi_interconnect_1_wrapper_fifo_generator_v9_1_3.ngc"...
Loading design module
"../system_axi_interconnect_1_wrapper_fifo_generator_v9_1_4.ngc"...
Loading design module
"../system_axi_interconnect_1_wrapper_fifo_generator_v9_1_5.ngc"...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_axi_interconnect_1_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  5 sec
Total CPU time to NGCBUILD completion:   3 sec

Writing NGCBUILD log file "../system_axi_interconnect_1_wrapper.blc"...

NGCBUILD done.
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...
ERROR:EDK:440 - platgen failed with errors!
make: *** [implementation/system.bmm] Error 2
Done!

********************************************************************************
At Local date and time: Wed May 03 18:20:11 2017
 make -f system.make exporttosdk started...
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc7z020clg484-1 -lang vhdl -intstyle default    -msg __xps/ise/xmsgprops.lst system.mhs

Release 14.7 - platgen Xilinx EDK 14.7 Build EDK_P.20131013
 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc7z020clg484-1 -lang vhdl -intstyle default -msg
__xps/ise/xmsgprops.lst system.mhs 

WARNING:EDK - INFO:Security:51 - The XILINXD_LICENSE_FILE environment variable
   is not set.
   INFO:Security:52 - The LM_LICENSE_FILE environment variable is set to
   '1717@io.ece.iastate.edu;27008@io.ece.iastate.edu;
   27006@io.ece.iastate.edu;27003@io.ece.iastate.edu'.
   INFO:Security:71 - If a license for part 'xc7z020' is available, it will be
   possible to use 'XPS_TDP' instead of 'XPS'.
   WARNING:Security:43 - No license file was found in the standard Xilinx
   license directory.
   WARNING:Security:44 - Since no license file was found,
          please run the Xilinx License Configuration Manager
          (xlcm or "Manage Xilinx Licenses")
          to assist in obtaining a license.
   WARNING:Security:42 - Your software subscription period has lapsed. Your
   current version of Xilinx tools will continue to function, but you no longer
   qualify for Xilinx software updates or new releases.


Parse U:/Cpre488/conware/xps/system/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 300 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 304 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 308 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 312 
INFO:EDK:4130 - IPNAME: axi_dma, INSTANCE:axi_dma_0 - tcl is overriding
   PARAMETER C_M_AXIS_MM2S_PROTOCOL value to GENERIC -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_dma_v6_03_a\data
   \axi_dma_v2_1_0.mpd line 150 
INFO:EDK:4130 - IPNAME: axi_dma, INSTANCE:axi_dma_0 - tcl is overriding
   PARAMETER C_S_AXIS_S2MM_PROTOCOL value to GENERIC -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_dma_v6_03_a\data
   \axi_dma_v2_1_0.mpd line 151 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock
   'processing_system7_0_PS_CLK' is not specified. Clock DRCs will not be
   performed for IPs connected to that clock port, unless they are connected
   through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
  (0x40400000-0x4040ffff) axi_dma_0	axi4lite_0
  (0x41200000-0x4120ffff) SWs_8Bits	axi4lite_0
  (0x41240000-0x4124ffff) BTNs_5Bits	axi4lite_0
  (0x74400000-0x7440ffff) cownare_ctl_0	axi4lite_0

Checking platform address map ...

Checking platform configuration ...
IPNAME: axi_interconnect, INSTANCE: axi4lite_0 - 1 master(s) : 4 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi_interconnect_1 - 3 master(s) : 1
slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: s_axis_s2mm_tuser, CONNECTOR: conware_0_M_AXIS_TUSER -
   No driver found. Port will be driven to GND -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_dma_v6_03_a\data
   \axi_dma_v2_1_0.mpd line 259 
WARNING:EDK:4180 - PORT: s_axis_s2mm_tid, CONNECTOR: conware_0_M_AXIS_TID - No
   driver found. Port will be driven to GND -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_dma_v6_03_a\data
   \axi_dma_v2_1_0.mpd line 260 
WARNING:EDK:4180 - PORT: s_axis_s2mm_tdest, CONNECTOR: conware_0_M_AXIS_TDEST -
   No driver found. Port will be driven to GND -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_dma_v6_03_a\data
   \axi_dma_v2_1_0.mpd line 261 
WARNING:EDK:4181 - PORT: S_AXI_HP0_RACOUNT, CONNECTOR:
   processing_system7_0_S_AXI_HP0_RACOUNT - floating connection -
   U:\Cpre488\conware\xps\system\system.mhs line 171 
WARNING:EDK:4181 - PORT: mm2s_prmry_reset_out_n, CONNECTOR: RESET_OUT_N -
   floating connection -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_dma_v6_03_a\data
   \axi_dma_v2_1_0.mpd line 221 
WARNING:EDK:4181 - PORT: mm2s_cntrl_reset_out_n, CONNECTOR: RESET_OUT_N -
   floating connection -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_dma_v6_03_a\data
   \axi_dma_v2_1_0.mpd line 230 
WARNING:EDK:4181 - PORT: s2mm_prmry_reset_out_n, CONNECTOR: RESET_OUT_N -
   floating connection -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_dma_v6_03_a\data
   \axi_dma_v2_1_0.mpd line 253 
WARNING:EDK:4181 - PORT: s2mm_sts_reset_out_n, CONNECTOR: RESET_OUT_N - floating
   connection -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_dma_v6_03_a\data
   \axi_dma_v2_1_0.mpd line 262 
WARNING:EDK:4181 - PORT: m_axis_mm2s_tkeep, CONNECTOR:
   axi_dma_0_M_AXIS_MM2S_TKEEP - floating connection -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_dma_v6_03_a\data
   \axi_dma_v2_1_0.mpd line 223 
WARNING:EDK:4181 - PORT: m_axis_mm2s_tuser, CONNECTOR:
   axi_dma_0_M_AXIS_MM2S_TUSER - floating connection -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_dma_v6_03_a\data
   \axi_dma_v2_1_0.mpd line 227 
WARNING:EDK:4181 - PORT: m_axis_mm2s_tid, CONNECTOR: axi_dma_0_M_AXIS_MM2S_TID -
   floating connection -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_dma_v6_03_a\data
   \axi_dma_v2_1_0.mpd line 228 
WARNING:EDK:4181 - PORT: m_axis_mm2s_tdest, CONNECTOR:
   axi_dma_0_M_AXIS_MM2S_TDEST - floating connection -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_dma_v6_03_a\data
   \axi_dma_v2_1_0.mpd line 229 
WARNING:EDK:4181 - PORT: M_AXIS_TSTRB, CONNECTOR: conware_0_M_AXIS_TSTRB -
   floating connection -
   U:\Cpre488\conware\xps\system\pcores\conware_v1_00_a\data\conware_v2_1_0.mpd
   line 39 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi4lite_0.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is
   overriding PARAMETER C_RANGE_CHECK value to 1 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 149 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_FCLK_CLK1_BUF value to FALSE -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 351 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_FCLK_CLK2_BUF value to FALSE -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 352 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_FCLK_CLK3_BUF value to FALSE -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 353 

INFO: Setting C_RANGE_CHECK = OFF for axi_interconnect axi_interconnect_1; no
DECERR checking will be performed.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_RANGE_CHECK value to 0 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 149 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...
ZynqConfig: Terminated for tcl mode

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
ZynqConfig: Terminated for tcl mode

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: No asynchronous clock conversions in axi_interconnect axi4lite_0.
ZynqConfig: Terminated for tcl mode
INFO: No asynchronous clock conversions in axi_interconnect axi_interconnect_1.

Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:axi_interconnect INSTANCE:axi4lite_0 -
U:\Cpre488\conware\xps\system\system.mhs line 45 - Copying cache implementation
netlist
IPNAME:axi_gpio INSTANCE:sws_8bits - U:\Cpre488\conware\xps\system\system.mhs
line 53 - Copying cache implementation netlist
IPNAME:axi_gpio INSTANCE:btns_5bits - U:\Cpre488\conware\xps\system\system.mhs
line 67 - Copying cache implementation netlist
IPNAME:processing_system7 INSTANCE:processing_system7_0 -
U:\Cpre488\conware\xps\system\system.mhs line 81 - Copying cache implementation
netlist
IPNAME:axi_dma INSTANCE:axi_dma_0 - U:\Cpre488\conware\xps\system\system.mhs
line 174 - Copying cache implementation netlist
IPNAME:axi_interconnect INSTANCE:axi_interconnect_1 -
U:\Cpre488\conware\xps\system\system.mhs line 200 - Copying cache implementation
netlist

Elaborating instances ...

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 0.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:conware_0 - U:\Cpre488\conware\xps\system\system.mhs line 208 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file <C:/Xilinx/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <C:/Xilinx/14.7/ISE_DS/ISE/zynq/data/zynq.acd>
INSTANCE:cownare_ctl_0 - U:\Cpre488\conware\xps\system\system.mhs line 223 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file <C:/Xilinx/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <C:/Xilinx/14.7/ISE_DS/ISE/zynq/data/zynq.acd>

Running NGCBUILD ...
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...

Total run time: 45.00 seconds
"Running synthesis..."
cd synthesis & synthesis.cmd
"xst -ifn "system_xst.scr" -intstyle silent"
"Running XST synthesis ..."
PMSPEC -- Overriding Xilinx file <C:/Xilinx/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <C:/Xilinx/14.7/ISE_DS/ISE/zynq/data/zynq.acd>
"XST completed"
"*********************************************"
"Running Xilinx Implementation tools.."
"*********************************************"
xflow -wd implementation -p xc7z020clg484-1 -implement xflow.opt system.ngc
Release 14.7 - Xflow P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc7z020clg484-1 -implement xflow.opt system.ngc 
 
PMSPEC -- Overriding Xilinx file <C:/Xilinx/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <C:/Xilinx/14.7/ISE_DS/ISE/zynq/data/zynq.acd>
.... Copying flowfile C:/Xilinx/14.7/ISE_DS/ISE/xilinx/data/fpga.flw into
working directory U:/Cpre488/conware/xps/system/implementation 

Using Flow File: U:/Cpre488/conware/xps/system/implementation/fpga.flw 
Using Option File(s): 
 U:/Cpre488/conware/xps/system/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc7z020clg484-1 -nt timestamp -bm system.bmm
"U:/Cpre488/conware/xps/system/implementation/system.ngc" -uc system.ucf
system.ngd 
#----------------------------------------------#
Release 14.7 - ngdbuild P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <C:/Xilinx/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <C:/Xilinx/14.7/ISE_DS/ISE/zynq/data/zynq.acd>

Command Line: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\ngdbuild.exe -p
xc7z020clg484-1 -nt timestamp -bm system.bmm
U:/Cpre488/conware/xps/system/implementation/system.ngc -uc system.ucf
system.ngd

Reading NGO file "U:/Cpre488/conware/xps/system/implementation/system.ngc" ...
Loading design module
"U:/Cpre488/conware/xps/system/implementation/system_processing_system7_0_wrappe
r.ngc"...
Loading design module
"U:/Cpre488/conware/xps/system/implementation/system_axi4lite_0_wrapper.ngc"...
Loading design module
"U:/Cpre488/conware/xps/system/implementation/system_axi_interconnect_1_wrapper.
ngc"...
Loading design module
"U:/Cpre488/conware/xps/system/implementation/system_sws_8bits_wrapper.ngc"...
Loading design module
"U:/Cpre488/conware/xps/system/implementation/system_btns_5bits_wrapper.ngc"...
Loading design module
"U:/Cpre488/conware/xps/system/implementation/system_axi_dma_0_wrapper.ngc"...
Loading design module
"U:/Cpre488/conware/xps/system/implementation/system_conware_0_wrapper.ngc"...
Loading design module
"U:/Cpre488/conware/xps/system/implementation/system_cownare_ctl_0_wrapper.ngc".
..
Applying constraints in
"U:/Cpre488/conware/xps/system/implementation/system_processing_system7_0_wrappe
r.ncf" to module "processing_system7_0"...
Checking Constraint Associations...
Applying constraints in
"U:/Cpre488/conware/xps/system/implementation/system_axi4lite_0_wrapper.ncf" to
module "axi4lite_0"...
Checking Constraint Associations...
Applying constraints in
"U:/Cpre488/conware/xps/system/implementation/system_axi_interconnect_1_wrapper.
ncf" to module "axi_interconnect_1"...
Checking Constraint Associations...
Applying constraints in
"U:/Cpre488/conware/xps/system/implementation/system_axi_dma_0_wrapper.ncf" to
module "axi_dma_0"...
Checking Constraint Associations...
Gathering constraint information from source properties...
Done.
INFO:NgdBuild:649 - Removing redundant 'IBUF' symbol
   'processing_system7_0_PS_PORB_IBUF'.  All constraints associated with this
   symbol will be ignored.
INFO:NgdBuild:649 - Removing redundant 'IBUF' symbol
   'processing_system7_0_PS_CLK_IBUF'.  All constraints associated with this
   symbol will be ignored.
INFO:NgdBuild:649 - Removing redundant 'IBUF' symbol
   'processing_system7_0_PS_SRSTB_IBUF'.  All constraints associated with this
   symbol will be ignored.

Annotating constraints to design from ucf file "system.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_interconnect_1/axi_interconnect_1\/si_converter_b
   ank\/gen_conv_slot[0].clock_conv_inst\/interconnect_aresetn_resync<2>_inv1_IN
   V_0 TNM = FFS:axi_interconnect_1_reset...>: No instances of type FFS were
   found under block
   "axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<2>_inv1_INV_0" (type=INV).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi4lite_0/axi4lite_0\/si_converter_bank\/gen_conv_sl
   ot[0].clock_conv_inst\/interconnect_aresetn_resync<2>_inv1_INV_0 TNM =
   FFS:axi4lite_0_reset_resync>: No instances of type FFS were found under block
   "axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<2>_inv1_INV_0" (type=INV).

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "processing_system7_0_PS_PORB_IBUF" LOC = B5>' could not be found and
   so the Locate constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "processing_system7_0_PS_CLK_IBUF" LOC = F7>' could not be found and so
   the Locate constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "processing_system7_0_PS_SRSTB_IBUF" LOC = C9>' could not be found and
   so the Locate constraint will be removed.

WARNING:ConstraintSystem:58 - Constraint <TIMEGRP axi4lite_0_reset_source = FFS
   PADS CPUS;>: CPUS "*" does not match any design objects.

WARNING:ConstraintSystem:58 - Constraint <TIMEGRP
   axi_interconnect_1_reset_source = FFS PADS CPUS;>: CPUS "*" does not match
   any design objects.

WARNING:ConstraintSystem:194 - The TNM 'axi_interconnect_1_reset_resync', does
   not directly or indirectly drive any flip-flops, latches and/or RAMs and is
   not actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'axi4lite_0_reset_resync', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

Done...

Processing BMM file "system.bmm" ...

WARNING::53 - File 'system.bmm' is empty or has no BMM content.


Checking expanded design ...
WARNING:NgdBuild:452 - logical net 'N154' has no driver
WARNING:NgdBuild:452 - logical net 'N155' has no driver
WARNING:NgdBuild:452 - logical net 'N156' has no driver
WARNING:NgdBuild:452 - logical net 'N157' has no driver
WARNING:NgdBuild:452 - logical net 'N158' has no driver
WARNING:NgdBuild:452 - logical net 'N159' has no driver
WARNING:NgdBuild:452 - logical net 'N160' has no driver
WARNING:NgdBuild:452 - logical net 'N161' has no driver
WARNING:NgdBuild:452 - logical net 'N162' has no driver
WARNING:NgdBuild:452 - logical net 'N163' has no driver
WARNING:NgdBuild:452 - logical net 'N164' has no driver
WARNING:NgdBuild:452 - logical net 'N165' has no driver
WARNING:NgdBuild:452 - logical net 'N166' has no driver
WARNING:NgdBuild:452 - logical net 'N167' has no driver
WARNING:NgdBuild:452 - logical net 'N168' has no driver
WARNING:NgdBuild:452 - logical net 'N169' has no driver
WARNING:NgdBuild:452 - logical net 'N170' has no driver
WARNING:NgdBuild:452 - logical net 'N171' has no driver
WARNING:NgdBuild:452 - logical net 'N172' has no driver
WARNING:NgdBuild:452 - logical net 'N173' has no driver
WARNING:NgdBuild:452 - logical net 'N174' has no driver
WARNING:NgdBuild:452 - logical net 'N175' has no driver
WARNING:NgdBuild:452 - logical net 'N176' has no driver
WARNING:NgdBuild:452 - logical net 'N177' has no driver
WARNING:NgdBuild:452 - logical net 'N178' has no driver
WARNING:NgdBuild:452 - logical net 'N179' has no driver
WARNING:NgdBuild:452 - logical net 'N180' has no driver
WARNING:NgdBuild:452 - logical net 'N181' has no driver
WARNING:NgdBuild:452 - logical net 'N182' has no driver
WARNING:NgdBuild:452 - logical net 'N183' has no driver
WARNING:NgdBuild:452 - logical net 'N184' has no driver
WARNING:NgdBuild:452 - logical net 'N185' has no driver
WARNING:NgdBuild:452 - logical net 'N186' has no driver
WARNING:NgdBuild:452 - logical net 'N187' has no driver
WARNING:NgdBuild:452 - logical net 'N188' has no driver
WARNING:NgdBuild:452 - logical net 'N189' has no driver
WARNING:NgdBuild:452 - logical net 'N190' has no driver
WARNING:NgdBuild:452 - logical net 'N191' has no driver
WARNING:NgdBuild:452 - logical net 'N192' has no driver
WARNING:NgdBuild:452 - logical net 'N193' has no driver
WARNING:NgdBuild:452 - logical net 'N194' has no driver
WARNING:NgdBuild:452 - logical net 'N195' has no driver
WARNING:NgdBuild:452 - logical net 'N196' has no driver
WARNING:NgdBuild:452 - logical net 'N197' has no driver
WARNING:NgdBuild:452 - logical net 'N198' has no driver
WARNING:NgdBuild:452 - logical net 'N199' has no driver
WARNING:NgdBuild:452 - logical net 'N200' has no driver
WARNING:NgdBuild:452 - logical net 'N201' has no driver
WARNING:NgdBuild:452 - logical net 'N202' has no driver
WARNING:NgdBuild:452 - logical net 'N203' has no driver
WARNING:NgdBuild:452 - logical net 'N204' has no driver
WARNING:NgdBuild:452 - logical net 'N205' has no driver
WARNING:NgdBuild:452 - logical net 'N206' has no driver
WARNING:NgdBuild:452 - logical net 'N207' has no driver
WARNING:NgdBuild:452 - logical net 'N208' has no driver
WARNING:NgdBuild:452 - logical net 'N209' has no driver
WARNING:NgdBuild:452 - logical net 'N210' has no driver
WARNING:NgdBuild:452 - logical net 'N211' has no driver
WARNING:NgdBuild:452 - logical net 'N212' has no driver
WARNING:NgdBuild:452 - logical net 'N213' has no driver
WARNING:NgdBuild:452 - logical net 'N214' has no driver
WARNING:NgdBuild:452 - logical net 'N215' has no driver
WARNING:NgdBuild:452 - logical net 'N216' has no driver
WARNING:NgdBuild:452 - logical net 'N217' has no driver
WARNING:NgdBuild:452 - logical net 'N218' has no driver
WARNING:NgdBuild:452 - logical net 'N219' has no driver
WARNING:NgdBuild:452 - logical net 'N220' has no driver
WARNING:NgdBuild:452 - logical net 'N221' has no driver
WARNING:NgdBuild:452 - logical net 'N222' has no driver
WARNING:NgdBuild:452 - logical net 'N223' has no driver
WARNING:NgdBuild:452 - logical net 'N224' has no driver
WARNING:NgdBuild:452 - logical net 'N225' has no driver
WARNING:NgdBuild:452 - logical net 'N226' has no driver
WARNING:NgdBuild:452 - logical net 'N227' has no driver
WARNING:NgdBuild:452 - logical net 'N228' has no driver
WARNING:NgdBuild:452 - logical net 'N229' has no driver
WARNING:NgdBuild:452 - logical net 'N230' has no driver
WARNING:NgdBuild:452 - logical net 'N231' has no driver
WARNING:NgdBuild:452 - logical net 'N232' has no driver
WARNING:NgdBuild:452 - logical net 'N233' has no driver
WARNING:NgdBuild:452 - logical net 'N234' has no driver
WARNING:NgdBuild:452 - logical net 'N235' has no driver
WARNING:NgdBuild:452 - logical net 'N236' has no driver
WARNING:NgdBuild:452 - logical net 'N237' has no driver
WARNING:NgdBuild:452 - logical net 'N238' has no driver
WARNING:NgdBuild:452 - logical net 'N239' has no driver
WARNING:NgdBuild:452 - logical net 'N240' has no driver
WARNING:NgdBuild:452 - logical net 'N241' has no driver
WARNING:NgdBuild:452 - logical net 'N242' has no driver
WARNING:NgdBuild:452 - logical net 'N243' has no driver
WARNING:NgdBuild:452 - logical net 'N244' has no driver
WARNING:NgdBuild:452 - logical net 'N245' has no driver
WARNING:NgdBuild:452 - logical net 'N246' has no driver
WARNING:NgdBuild:452 - logical net 'N247' has no driver
WARNING:NgdBuild:452 - logical net 'N248' has no driver
WARNING:NgdBuild:452 - logical net 'N249' has no driver
WARNING:NgdBuild:452 - logical net 'N250' has no driver
WARNING:NgdBuild:452 - logical net 'N251' has no driver
WARNING:NgdBuild:452 - logical net 'N252' has no driver
WARNING:NgdBuild:452 - logical net 'N253' has no driver
WARNING:NgdBuild:452 - logical net 'N254' has no driver
WARNING:NgdBuild:452 - logical net 'N255' has no driver
WARNING:NgdBuild:452 - logical net 'N256' has no driver
WARNING:NgdBuild:452 - logical net 'N257' has no driver
WARNING:NgdBuild:452 - logical net 'N258' has no driver
WARNING:NgdBuild:452 - logical net 'N259' has no driver
WARNING:NgdBuild:452 - logical net 'N260' has no driver
WARNING:NgdBuild:452 - logical net 'N261' has no driver
WARNING:NgdBuild:452 - logical net 'N262' has no driver
WARNING:NgdBuild:452 - logical net 'N263' has no driver
WARNING:NgdBuild:452 - logical net 'N264' has no driver
WARNING:NgdBuild:452 - logical net 'N265' has no driver
WARNING:NgdBuild:452 - logical net 'N266' has no driver
WARNING:NgdBuild:452 - logical net 'N267' has no driver
WARNING:NgdBuild:452 - logical net 'N268' has no driver
WARNING:NgdBuild:452 - logical net 'N269' has no driver
WARNING:NgdBuild:452 - logical net 'N270' has no driver
WARNING:NgdBuild:452 - logical net 'N271' has no driver
WARNING:NgdBuild:452 - logical net 'N272' has no driver
WARNING:NgdBuild:452 - logical net 'N273' has no driver
WARNING:NgdBuild:452 - logical net 'N274' has no driver
WARNING:NgdBuild:452 - logical net 'N275' has no driver
WARNING:NgdBuild:452 - logical net 'N276' has no driver
WARNING:NgdBuild:452 - logical net 'N277' has no driver
WARNING:NgdBuild:452 - logical net 'N278' has no driver
WARNING:NgdBuild:452 - logical net 'N279' has no driver
WARNING:NgdBuild:483 - Attribute "INIT" on
   "axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_PNTR_MN
   GR/ch2_sg_idle" is on the wrong type of object.  Please see the Constraints
   Guide for more information on this attribute.

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings: 136

Writing NGD file "system.ngd" ...
Total REAL time to NGDBUILD completion:  30 sec
Total CPU time to NGDBUILD completion:   27 sec

Writing NGDBUILD log file "system.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o system_map.ncd -w -pr b -ol high -timing -detail system.ngd system.pcf 
#----------------------------------------------#
Release 14.7 - Map P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.7/ISE_DS/EDK/data/Xdh_PrimTypeLib.xda> with local file
<C:/Xilinx/14.7/ISE_DS/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "7z020clg484-1".
vvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvv
INFO:Security:51 - The XILINXD_LICENSE_FILE environment variable is not set.
INFO:Security:52 - The LM_LICENSE_FILE environment variable is set to
'1717@io.ece.iastate.edu;27008@io.ece.iastate.edu;
27006@io.ece.iastate.edu;27003@io.ece.iastate.edu'.
INFO:Security:54 - 'xc7z020' is a WebPack part.
WARNING:Security:43 - No license file was found in the standard Xilinx license
directory.
WARNING:Security:44 - Since no license file was found,
       please run the Xilinx License Configuration Manager
       (xlcm or "Manage Xilinx Licenses")
       to assist in obtaining a license.
WARNING:Security:42 - Your software subscription period has lapsed. Your current
version of Xilinx tools will continue to function, but you no longer qualify for
Xilinx software updates or new releases.
----------------------------------------------------------------------
WARNING:LIT:701 - PAD symbol "processing_system7_0_PS_SRSTB" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_PS_SRSTB" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_PS_CLK" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_PS_CLK" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_PS_PORB" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_PS_PORB" is not constrained
   (LOC) to a specific location.
Mapping design into LUTs...
Writing file system_map.ngm...
Running directed packing...
Running delay-based LUT packing...
Updating timing models...
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
Running timing-driven placement...
Total REAL time at the beginning of Placer: 34 secs 
Total CPU  time at the beginning of Placer: 28 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:39499307) REAL time: 36 secs 

Phase 2.7  Design Feasibility Check
Phase 2.7  Design Feasibility Check (Checksum:39499307) REAL time: 36 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:39499307) REAL time: 36 secs 

Phase 4.2  Initial Placement for Architecture Specific Features

Phase 4.2  Initial Placement for Architecture Specific Features
(Checksum:bde9d9c7) REAL time: 46 secs 

Phase 5.30  Global Clock Region Assignment
Phase 5.30  Global Clock Region Assignment (Checksum:bde9d9c7) REAL time: 46 secs 

Phase 6.3  Local Placement Optimization
Phase 6.3  Local Placement Optimization (Checksum:bde9d9c7) REAL time: 47 secs 

Phase 7.5  Local Placement Optimization
Phase 7.5  Local Placement Optimization (Checksum:bde9d9c7) REAL time: 47 secs 

Phase 8.8  Global Placement
..............
............................................................................................
.............................................................................................................................
..............................................................................................................
Phase 8.8  Global Placement (Checksum:bfc9adf1) REAL time: 1 mins 6 secs 

Phase 9.5  Local Placement Optimization
Phase 9.5  Local Placement Optimization (Checksum:bfc9adf1) REAL time: 1 mins 6 secs 

Phase 10.18  Placement Optimization
Phase 10.18  Placement Optimization (Checksum:133e2c5d) REAL time: 1 mins 19 secs 

Phase 11.5  Local Placement Optimization
Phase 11.5  Local Placement Optimization (Checksum:133e2c5d) REAL time: 1 mins 19 secs 

Phase 12.34  Placement Validation
Phase 12.34  Placement Validation (Checksum:133e2c5d) REAL time: 1 mins 20 secs 

Total REAL time to Placer completion: 1 mins 20 secs 
Total CPU  time to Placer completion: 1 mins 15 secs 
Running post-placement packing...
Writing output files...

Design Summary:
Number of errors:      0
Number of warnings:   50
Slice Logic Utilization:
  Number of Slice Registers:                 6,611 out of 106,400    6
    Number used as Flip Flops:               6,579
    Number used as Latches:                      0
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:               32
  Number of Slice LUTs:                      6,493 out of  53,200   12
    Number used as logic:                    5,589 out of  53,200   10
      Number using O6 output only:           4,057
      Number using O5 output only:              66
      Number using O5 and O6:                1,466
      Number used as ROM:                        0
    Number used as Memory:                     769 out of  17,400    4
      Number used as Dual Port RAM:            142
        Number using O6 output only:             6
        Number using O5 output only:            12
        Number using O5 and O6:                124
      Number used as Single Port RAM:            0
      Number used as Shift Register:           627
        Number using O6 output only:           627
        Number using O5 output only:             0
        Number using O5 and O6:                  0
    Number used exclusively as route-thrus:    135
      Number with same-slice register load:    107
      Number with same-slice carry load:        22
      Number with other load:                    6

Slice Logic Distribution:
  Number of occupied Slices:                 3,047 out of  13,300   22
  Number of LUT Flip Flop pairs used:        8,106
    Number with an unused Flip Flop:         2,370 out of   8,106   29
    Number with an unused LUT:               1,613 out of   8,106   19
    Number of fully used LUT-FF pairs:       4,123 out of   8,106   50
    Number of unique control sets:             350
    Number of slice register sites lost
      to control set restrictions:           1,496 out of 106,400    1

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.
  OVERMAPPING of BRAM resources should be ignored if the design is
  over-mapped for a non-BRAM resource or if placement fails.

IO Utilization:
  Number of bonded IOBs:                        29 out of     200   14
    Number of LOCed IOBs:                       29 out of      29  100
  Number of bonded IOPAD:                      130 out of     130  100
    IOB Flip Flops:                              5

Specific Feature Utilization:
  Number of RAMB36E1/FIFO36E1s:                  4 out of     140    2
    Number using RAMB36E1 only:                  4
    Number using FIFO36E1 only:                  0
  Number of RAMB18E1/FIFO18E1s:                  1 out of     280    1
    Number using RAMB18E1 only:                  1
    Number using FIFO18E1 only:                  0
  Number of BUFG/BUFGCTRLs:                      1 out of      32    3
    Number used as BUFGs:                        1
    Number used as BUFGCTRLs:                    0
  Number of IDELAYE2/IDELAYE2_FINEDELAYs:        0 out of     200    0
  Number of ILOGICE2/ILOGICE3/ISERDESE2s:        0 out of     200    0
  Number of ODELAYE2/ODELAYE2_FINEDELAYs:        0
  Number of OLOGICE2/OLOGICE3/OSERDESE2s:        5 out of     200    2
    Number used as OLOGICE2s:                    5
    Number used as OLOGICE3s:                    0
    Number used as OSERDESE2s:                   0
  Number of PHASER_IN/PHASER_IN_PHYs:            0 out of      16    0
  Number of PHASER_OUT/PHASER_OUT_PHYs:          0 out of      16    0
  Number of BSCANs:                              0 out of       4    0
  Number of BUFHCEs:                             0 out of      72    0
  Number of BUFRs:                               0 out of      16    0
  Number of CAPTUREs:                            0 out of       1    0
  Number of DNA_PORTs:                           0 out of       1    0
  Number of DSP48E1s:                            0 out of     220    0
  Number of EFUSE_USRs:                          0 out of       1    0
  Number of FRAME_ECCs:                          0 out of       1    0
  Number of ICAPs:                               0 out of       2    0
  Number of IDELAYCTRLs:                         0 out of       4    0
  Number of IN_FIFOs:                            0 out of      16    0
  Number of MMCME2_ADVs:                         0 out of       4    0
  Number of OUT_FIFOs:                           0 out of      16    0
  Number of PHASER_REFs:                         0 out of       4    0
  Number of PHY_CONTROLs:                        0 out of       4    0
  Number of PLLE2_ADVs:                          0 out of       4    0
  Number of PS7s:                                1 out of       1  100
  Number of STARTUPs:                            0 out of       1    0
  Number of XADCs:                               0 out of       1    0

Average Fanout of Non-Clock Nets:                4.03

Peak Memory Usage:  1033 MB
Total REAL time to MAP completion:  1 mins 26 secs 
Total CPU time to MAP completion:   1 mins 20 secs 

Mapping completed.
See MAP report file "system_map.mrp" for details.



#----------------------------------------------#
# Starting program par
# par -w -ol high system_map.ncd system.ncd system.pcf 
#----------------------------------------------#
Release 14.7 - par P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <C:/Xilinx/14.7/ISE_DS/EDK/data/parBmgr.acd> with local file
<C:/Xilinx/14.7/ISE_DS/ISE/data/parBmgr.acd>



Constraints file: system.pcf.
Loading device for application Rf_Device from file '7z020.nph' in environment
C:\Xilinx\14.7\ISE_DS\ISE\;C:\Xilinx\14.7\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc7z020, package clg484, speed -1
vvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvv
INFO:Security:51 - The XILINXD_LICENSE_FILE environment variable is not set.
INFO:Security:52 - The LM_LICENSE_FILE environment variable is set to '1717@io.ece.iastate.edu;27008@io.ece.iastate.edu;
27006@io.ece.iastate.edu;27003@io.ece.iastate.edu'.
INFO:Security:54 - 'xc7z020' is a WebPack part.
WARNING:Security:43 - No license file was found in the standard Xilinx license directory.
WARNING:Security:44 - Since no license file was found,
       please run the Xilinx License Configuration Manager
       (xlcm or "Manage Xilinx Licenses")
       to assist in obtaining a license.
WARNING:Security:42 - Your software subscription period has lapsed. Your current version of Xilinx tools will continue
to function, but you no longer qualify for Xilinx software updates or new releases.

----------------------------------------------------------------------

Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000 Celsius)
Initializing voltage to 0.950 Volts. (default - Range: 0.950 to 1.050 Volts)


Device speed data version:  "PRODUCTION 1.08 2013-10-13".



Device Utilization Summary:

   Number of BUFGs                           1 out of 32      3
   Number of External IOB33s                29 out of 200    14
      Number of LOCed IOB33s                29 out of 29    100

   Number of External IOPADs               130 out of 130   100
      Number of LOCed IOPADs               127 out of 130    97

   Number of OLOGICE2s                       5 out of 200     2
   Number of PS7s                            1 out of 1     100
   Number of RAMB18E1s                       1 out of 280     1
   Number of RAMB36E1s                       4 out of 140     2
   Number of Slices                       3047 out of 13300  22
   Number of Slice Registers              6611 out of 106400  6
      Number used as Flip Flops           6611
      Number used as Latches                 0
      Number used as LatchThrus              0

   Number of Slice LUTS                   6493 out of 53200  12
   Number of Slice LUT-Flip Flop pairs    7937 out of 53200  14


Overall effort level (-ol):   High 
Router effort level (-rl):    High 

INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more information, see the TSI report.  Please consult the Xilinx
   Command Line Tools User Guide for information on generating a TSI report.
Starting initial Timing Analysis.  REAL time: 16 secs 
Finished initial Timing Analysis.  REAL time: 16 secs 

WARNING:Par:288 - The signal
   axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.I_CH1_FTCH_FIFO_NEW/V6_S6_AND_LATER.I_SYNC
   _FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM13_RAMD_D1_O has no load.  PAR will not attempt
   to route this signal.
WARNING:Par:288 - The signal
   axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_S2MM.I_CH2_FTCH_FIFO_NEW/V6_S6_AND_LATER.I_SYNC
   _FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM13_RAMD_D1_O has no load.  PAR will not attempt
   to route this signal.
WARNING:Par:288 - The signal
   axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.I_CH1_FTCH_FIFO_NEW/V6_S6_AND_LATER.I_SYNC
   _FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM14_RAMD_D1_O has no load.  PAR will not attempt
   to route this signal.
WARNING:Par:288 - The signal
   axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_S2MM.I_CH2_FTCH_FIFO_NEW/V6_S6_AND_LATER.I_SYNC
   _FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM14_RAMD_D1_O has no load.  PAR will not attempt
   to route this signal.
WARNING:Par:288 - The signal
   axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.I_CH1_FTCH_FIFO_NEW/V6_S6_AND_LATER.I_SYNC
   _FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM15_RAMD_D1_O has no load.  PAR will not attempt
   to route this signal.
WARNING:Par:288 - The signal
   axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_S2MM.I_CH2_FTCH_FIFO_NEW/V6_S6_AND_LATER.I_SYNC
   _FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM15_RAMD_D1_O has no load.  PAR will not attempt
   to route this signal.
WARNING:Par:288 - The signal
   axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRIT
   E.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM
   _RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_S2MM.I_CH2_FTCH_FIFO_NEW/V6_S6_AND_LATER.I_SYNC
   _FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM12_RAMD_D1_O has no load.  PAR will not attempt
   to route this signal.
WARNING:Par:288 - The signal
   axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.I_CH1_FTCH_FIFO_NEW/V6_S6_AND_LATER.I_SYNC
   _FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM12_RAMD_D1_O has no load.  PAR will not attempt
   to route this signal.
WARNING:Par:288 - The signal
   axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRIT
   E.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mra
   m_RAM_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/data_concat_61 has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal
   axi_dma_0/axi_dma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/S6.I_SYNC_FIFOGEN_F
   IFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.I_CH1_FTCH_FIFO_NEW/V6_S6_AND_LATER.I_SYNC
   _FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM11_RAMA_D1_DPO has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal
   axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.I_CH1_FTCH_FIFO_NEW/V6_S6_AND_LATER.I_SYNC
   _FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM11_RAMB_D1_DPO has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal
   axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.I_CH1_FTCH_FIFO_NEW/V6_S6_AND_LATER.I_SYNC
   _FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM11_RAMD_D1_O has no load.  PAR will not attempt
   to route this signal.
WARNING:Par:288 - The signal
   axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_S2MM.I_CH2_FTCH_FIFO_NEW/V6_S6_AND_LATER.I_SYNC
   _FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM11_RAMA_D1_DPO has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal
   axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_S2MM.I_CH2_FTCH_FIFO_NEW/V6_S6_AND_LATER.I_SYNC
   _FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM11_RAMB_D1_DPO has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal
   axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_S2MM.I_CH2_FTCH_FIFO_NEW/V6_S6_AND_LATER.I_SYNC
   _FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM11_RAMD_D1_O has no load.  PAR will not attempt
   to route this signal.
WARNING:Par:288 - The signal axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/data_concat_57 has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal
   axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_S2MM.I_CH2_FTCH_FIFO_NEW/V6_S6_AND_LATER.I_SYNC
   _FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM4_RAMD_D1_O has no load.  PAR will not attempt
   to route this signal.
WARNING:Par:288 - The signal axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/data_concat_55 has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal
   axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_S2MM.I_CH2_FTCH_FIFO_NEW/V6_S6_AND_LATER.I_SYNC
   _FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM5_RAMD_D1_O has no load.  PAR will not attempt
   to route this signal.
WARNING:Par:288 - The signal
   axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_S2MM.I_CH2_FTCH_FIFO_NEW/V6_S6_AND_LATER.I_SYNC
   _FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3_RAMD_D1_O has no load.  PAR will not attempt
   to route this signal.
WARNING:Par:288 - The signal
   axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_S2MM.I_CH2_FTCH_FIFO_NEW/V6_S6_AND_LATER.I_SYNC
   _FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM10_RAMB_D1_DPO has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal
   axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_S2MM.I_CH2_FTCH_FIFO_NEW/V6_S6_AND_LATER.I_SYNC
   _FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM10_RAMC_D1_DPO has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal
   axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_S2MM.I_CH2_FTCH_FIFO_NEW/V6_S6_AND_LATER.I_SYNC
   _FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM10_RAMD_D1_O has no load.  PAR will not attempt
   to route this signal.
WARNING:Par:288 - The signal axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/data_concat_63 has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal
   axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.I_CH1_FTCH_FIFO_NEW/V6_S6_AND_LATER.I_SYNC
   _FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM10_RAMB_D1_DPO has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal
   axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.I_CH1_FTCH_FIFO_NEW/V6_S6_AND_LATER.I_SYNC
   _FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM10_RAMD_D1_O has no load.  PAR will not attempt
   to route this signal.
WARNING:Par:288 - The signal
   axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_S2MM.I_CH2_FTCH_FIFO_NEW/V6_S6_AND_LATER.I_SYNC
   _FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMD_D1_O has no load.  PAR will not attempt
   to route this signal.
WARNING:Par:288 - The signal
   axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_S2MM.I_CH2_FTCH_FIFO_NEW/V6_S6_AND_LATER.I_SYNC
   _FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM8_RAMD_D1_O has no load.  PAR will not attempt
   to route this signal.
WARNING:Par:288 - The signal
   axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.I_CH1_FTCH_FIFO_NEW/V6_S6_AND_LATER.I_SYNC
   _FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM4_RAMD_D1_O has no load.  PAR will not attempt
   to route this signal.
WARNING:Par:288 - The signal
   axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.I_CH1_FTCH_FIFO_NEW/V6_S6_AND_LATER.I_SYNC
   _FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM9_RAMD_D1_O has no load.  PAR will not attempt
   to route this signal.
WARNING:Par:288 - The signal
   axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.I_CH1_FTCH_FIFO_NEW/V6_S6_AND_LATER.I_SYNC
   _FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM8_RAMD_D1_O has no load.  PAR will not attempt
   to route this signal.
WARNING:Par:288 - The signal
   axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_S2MM.I_CH2_FTCH_FIFO_NEW/V6_S6_AND_LATER.I_SYNC
   _FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM7_RAMD_D1_O has no load.  PAR will not attempt
   to route this signal.
WARNING:Par:288 - The signal
   axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_S2MM.I_CH2_FTCH_FIFO_NEW/V6_S6_AND_LATER.I_SYNC
   _FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM9_RAMD_D1_O has no load.  PAR will not attempt
   to route this signal.
WARNING:Par:288 - The signal
   axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.I_CH1_FTCH_FIFO_NEW/V6_S6_AND_LATER.I_SYNC
   _FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMD_D1_O has no load.  PAR will not attempt
   to route this signal.
WARNING:Par:288 - The signal
   axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.I_CH1_FTCH_FIFO_NEW/V6_S6_AND_LATER.I_SYNC
   _FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM5_RAMD_D1_O has no load.  PAR will not attempt
   to route this signal.
WARNING:Par:288 - The signal
   axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.I_CH1_FTCH_FIFO_NEW/V6_S6_AND_LATER.I_SYNC
   _FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM7_RAMD_D1_O has no load.  PAR will not attempt
   to route this signal.
WARNING:Par:288 - The signal
   axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_S2MM.I_CH2_FTCH_FIFO_NEW/V6_S6_AND_LATER.I_SYNC
   _FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM6_RAMD_D1_O has no load.  PAR will not attempt
   to route this signal.
WARNING:Par:288 - The signal
   axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_S2MM.I_CH2_FTCH_FIFO_NEW/V6_S6_AND_LATER.I_SYNC
   _FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMD_D1_O has no load.  PAR will not attempt
   to route this signal.
WARNING:Par:288 - The signal
   axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.I_CH1_FTCH_FIFO_NEW/V6_S6_AND_LATER.I_SYNC
   _FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3_RAMD_D1_O has no load.  PAR will not attempt
   to route this signal.
WARNING:Par:288 - The signal
   axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.I_CH1_FTCH_FIFO_NEW/V6_S6_AND_LATER.I_SYNC
   _FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMD_D1_O has no load.  PAR will not attempt
   to route this signal.
WARNING:Par:288 - The signal
   axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.I_CH1_FTCH_FIFO_NEW/V6_S6_AND_LATER.I_SYNC
   _FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM6_RAMD_D1_O has no load.  PAR will not attempt
   to route this signal.
Starting Router


Phase  1  : 44180 unrouted;      REAL time: 22 secs 

Phase  2  : 35967 unrouted;      REAL time: 23 secs 

Phase  3  : 13110 unrouted;      REAL time: 33 secs 

Phase  4  : 13110 unrouted; (Setup:0, Hold:61422, Component Switching Limit:0)     REAL time: 36 secs 

Updating file: system.ncd with current fully routed design.

Phase  5  : 0 unrouted; (Setup:0, Hold:49354, Component Switching Limit:0)     REAL time: 46 secs 

Phase  6  : 0 unrouted; (Setup:0, Hold:49354, Component Switching Limit:0)     REAL time: 46 secs 

Phase  7  : 0 unrouted; (Setup:0, Hold:49354, Component Switching Limit:0)     REAL time: 46 secs 

Phase  8  : 0 unrouted; (Setup:0, Hold:49354, Component Switching Limit:0)     REAL time: 46 secs 

Phase  9  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 49 secs 
Total REAL time to Router completion: 49 secs 
Total CPU time to Router completion: 44 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|conware_0_ACLK_pin_O |              |      |      |            |             |
|                 BUF |BUFGCTRL_X0Y31| No   | 2320 |  0.437     |  2.056      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

* The fanout is the number of component pins not the individual BEL loads,
for example SLICE loads not FF loads.

Timing Score: 0 (Setup: 0, Hold: 0, Component Switching Limit: 0)

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
  TS_clk_fpga_0 = PERIOD TIMEGRP "clk_fpga_ | SETUP       |   986.216ns|    13.784ns|       0|           0
  0" 1 MHz HIGH 50| HOLD        |     0.001ns|            |       0|           0
----------------------------------------------------------------------------------------------------------
  PATH "TS_axi_interconnect_1_reset_resync_ | SETUP       |         N/A|     1.166ns|     N/A|           0
  path" TIG                                 |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_axi4lite_0_reset_resync_path" TI | SETUP       |         N/A|     1.092ns|     N/A|           0
  G                                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------


All constraints were met.
INFO:Timing:2761 - N/A entries in the Constraints List may indicate that the 
   constraint is not analyzed due to the following: No paths covered by this 
   constraint; Other constraints intersect with this constraint; or This 
   constraint was disabled by a Path Tracing Control. Please run the Timespec 
   Interaction Report (TSI) via command line (trce tsi) or Timing Analyzer GUI.


Generating Pad Report.

All signals are completely routed.

WARNING:Par:283 - There are 44 loadless signals in this design. This design will cause Bitgen to issue DRC warnings.

Total REAL time to PAR completion: 1 mins 3 secs 
Total CPU time to PAR completion: 47 secs 

Peak Memory Usage:  901 MB

Placer: Placement generated during map.
Routing: Completed - No errors found.
Timing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 46
Number of info messages: 1

Writing design to file system.ncd



PAR done!



#----------------------------------------------#
# Starting program post_par_trce
# trce -e 3 -xml system.twx system.ncd system.pcf 
#----------------------------------------------#
Release 14.7 - Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.


PMSPEC -- Overriding Xilinx file <C:/Xilinx/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <C:/Xilinx/14.7/ISE_DS/ISE/zynq/data/zynq.acd>
Loading device for application Rf_Device from file '7z020.nph' in environment
C:\Xilinx\14.7\ISE_DS\ISE\;C:\Xilinx\14.7\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc7z020, package clg484, speed -1
INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more
   information, see the TSI report.  Please consult the Xilinx Command Line
   Tools User Guide for information on generating a TSI report.
--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -e 3 -xml system.twx
system.ncd system.pcf


Design file:              system.ncd
Physical constraint file: system.pcf
Device,speed:             xc7z020,-1 (PRODUCTION 1.08 2013-10-13)
Report level:             error report
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in
   the unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of
   this model, and for more information on accounting for different loading conditions, please see the device datasheet.


Timing summary:
---------------

Timing errors: 0  Score: 0 (Setup/Max: 0, Hold: 0)

Constraints cover 290670 paths, 0 nets, and 38104 connections

Design statistics:
   Minimum period:  13.784ns (Maximum frequency:  72.548MHz)


Analysis completed Wed May 03 18:24:54 2017
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Number of info messages: 4
Total time: 19 secs 


xflow done!
touch __xps/system_routed
xilperl C:/Xilinx/14.7/ISE_DS/EDK/data/fpga_impl/observe_par.pl -error yes implementation/system.par
Analyzing implementation/system.par
"*********************************************"
"Running Bitgen.."
"*********************************************"
cd implementation & bitgen -w -f bitgen.ut system & cd ..
Release 14.7 - Bitgen P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <C:/Xilinx/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <C:/Xilinx/14.7/ISE_DS/ISE/zynq/data/zynq.acd>
Loading device for application Rf_Device from file '7z020.nph' in environment
C:\Xilinx\14.7\ISE_DS\ISE\;C:\Xilinx\14.7\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc7z020, package clg484, speed -1
Opened constraints file system.pcf.

Wed May 03 18:25:06 2017

Running DRC.
WARNING:PhysDesignRules:367 - The signal
   <axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTC
   H_QUEUE_I/GEN_MM2S.I_CH1_FTCH_FIFO_NEW/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xs
   t_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM13_
   RAMD_D1_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTC
   H_QUEUE_I/GEN_S2MM.I_CH2_FTCH_FIFO_NEW/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xs
   t_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM13_
   RAMD_D1_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTC
   H_QUEUE_I/GEN_MM2S.I_CH1_FTCH_FIFO_NEW/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xs
   t_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM14_
   RAMD_D1_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTC
   H_QUEUE_I/GEN_S2MM.I_CH2_FTCH_FIFO_NEW/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xs
   t_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM14_
   RAMD_D1_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTC
   H_QUEUE_I/GEN_MM2S.I_CH1_FTCH_FIFO_NEW/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xs
   t_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM15_
   RAMD_D1_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTC
   H_QUEUE_I/GEN_S2MM.I_CH2_FTCH_FIFO_NEW/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xs
   t_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM15_
   RAMD_D1_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slo
   t[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_ins
   t/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/
   grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTC
   H_QUEUE_I/GEN_S2MM.I_CH2_FTCH_FIFO_NEW/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xs
   t_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM12_
   RAMD_D1_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTC
   H_QUEUE_I/GEN_MM2S.I_CH1_FTCH_FIFO_NEW/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xs
   t_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM12_
   RAMD_D1_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slo
   t[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_ins
   t/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfif
   o.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMD_D1_O> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/data_concat_6
   1> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi_dma_0/axi_dma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_
   ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/S6.I_SYNC_FIFOGEN_FIFO/V6_S6_AND_LA
   TER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_f
   ifo.mem/gdm.dm/Mram_RAM1_RAMD_D1_O> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTC
   H_QUEUE_I/GEN_MM2S.I_CH1_FTCH_FIFO_NEW/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xs
   t_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM11_
   RAMA_D1_DPO> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTC
   H_QUEUE_I/GEN_MM2S.I_CH1_FTCH_FIFO_NEW/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xs
   t_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM11_
   RAMB_D1_DPO> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTC
   H_QUEUE_I/GEN_MM2S.I_CH1_FTCH_FIFO_NEW/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xs
   t_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM11_
   RAMD_D1_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTC
   H_QUEUE_I/GEN_S2MM.I_CH2_FTCH_FIFO_NEW/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xs
   t_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM11_
   RAMA_D1_DPO> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTC
   H_QUEUE_I/GEN_S2MM.I_CH2_FTCH_FIFO_NEW/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xs
   t_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM11_
   RAMB_D1_DPO> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTC
   H_QUEUE_I/GEN_S2MM.I_CH2_FTCH_FIFO_NEW/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xs
   t_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM11_
   RAMD_D1_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/data_concat_5
   7> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTC
   H_QUEUE_I/GEN_S2MM.I_CH2_FTCH_FIFO_NEW/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xs
   t_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM4_R
   AMD_D1_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/data_concat_5
   5> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTC
   H_QUEUE_I/GEN_S2MM.I_CH2_FTCH_FIFO_NEW/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xs
   t_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM5_R
   AMD_D1_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTC
   H_QUEUE_I/GEN_S2MM.I_CH2_FTCH_FIFO_NEW/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xs
   t_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3_R
   AMD_D1_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTC
   H_QUEUE_I/GEN_S2MM.I_CH2_FTCH_FIFO_NEW/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xs
   t_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM10_
   RAMB_D1_DPO> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTC
   H_QUEUE_I/GEN_S2MM.I_CH2_FTCH_FIFO_NEW/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xs
   t_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM10_
   RAMC_D1_DPO> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTC
   H_QUEUE_I/GEN_S2MM.I_CH2_FTCH_FIFO_NEW/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xs
   t_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM10_
   RAMD_D1_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/data_concat_6
   3> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTC
   H_QUEUE_I/GEN_MM2S.I_CH1_FTCH_FIFO_NEW/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xs
   t_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM10_
   RAMB_D1_DPO> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTC
   H_QUEUE_I/GEN_MM2S.I_CH1_FTCH_FIFO_NEW/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xs
   t_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM10_
   RAMD_D1_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTC
   H_QUEUE_I/GEN_S2MM.I_CH2_FTCH_FIFO_NEW/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xs
   t_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_R
   AMD_D1_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTC
   H_QUEUE_I/GEN_S2MM.I_CH2_FTCH_FIFO_NEW/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xs
   t_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM8_R
   AMD_D1_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTC
   H_QUEUE_I/GEN_MM2S.I_CH1_FTCH_FIFO_NEW/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xs
   t_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM4_R
   AMD_D1_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTC
   H_QUEUE_I/GEN_MM2S.I_CH1_FTCH_FIFO_NEW/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xs
   t_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM9_R
   AMD_D1_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTC
   H_QUEUE_I/GEN_MM2S.I_CH1_FTCH_FIFO_NEW/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xs
   t_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM8_R
   AMD_D1_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTC
   H_QUEUE_I/GEN_S2MM.I_CH2_FTCH_FIFO_NEW/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xs
   t_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM7_R
   AMD_D1_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTC
   H_QUEUE_I/GEN_S2MM.I_CH2_FTCH_FIFO_NEW/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xs
   t_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM9_R
   AMD_D1_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTC
   H_QUEUE_I/GEN_MM2S.I_CH1_FTCH_FIFO_NEW/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xs
   t_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_R
   AMD_D1_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTC
   H_QUEUE_I/GEN_MM2S.I_CH1_FTCH_FIFO_NEW/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xs
   t_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM5_R
   AMD_D1_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTC
   H_QUEUE_I/GEN_MM2S.I_CH1_FTCH_FIFO_NEW/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xs
   t_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM7_R
   AMD_D1_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTC
   H_QUEUE_I/GEN_S2MM.I_CH2_FTCH_FIFO_NEW/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xs
   t_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM6_R
   AMD_D1_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTC
   H_QUEUE_I/GEN_S2MM.I_CH2_FTCH_FIFO_NEW/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xs
   t_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_R
   AMD_D1_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTC
   H_QUEUE_I/GEN_MM2S.I_CH1_FTCH_FIFO_NEW/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xs
   t_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3_R
   AMD_D1_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTC
   H_QUEUE_I/GEN_MM2S.I_CH1_FTCH_FIFO_NEW/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xs
   t_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_R
   AMD_D1_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTC
   H_QUEUE_I/GEN_MM2S.I_CH1_FTCH_FIFO_NEW/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xs
   t_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM6_R
   AMD_D1_O> is incomplete. The signal does not drive any load pins in the
   design.
DRC detected 0 errors and 44 warnings.  Please see the previously displayed
individual error or warning messages for more details.
INFO:Security:51 - The XILINXD_LICENSE_FILE environment variable is not set.
INFO:Security:52 - The LM_LICENSE_FILE environment variable is set to
'1717@io.ece.iastate.edu;27008@io.ece.iastate.edu;
27006@io.ece.iastate.edu;27003@io.ece.iastate.edu'.
INFO:Security:54 - 'xc7z020' is a WebPack part.
WARNING:Security:43 - No license file was found in the standard Xilinx license
directory.
WARNING:Security:44 - Since no license file was found,
       please run the Xilinx License Configuration Manager
       (xlcm or "Manage Xilinx Licenses")
       to assist in obtaining a license.
WARNING:Security:42 - Your software subscription period has lapsed. Your current
version of Xilinx tools will continue to function, but you no longer qualify for
Xilinx software updates or new releases.

Creating bit map...
Saving bit stream in "system.bit".
Bitstream generation is complete.
Done!

********************************************************************************
At Local date and time: Wed May 03 18:25:43 2017
 xsdk.exe -hwspec \\my.files.iastate.edu\users\mdavies\Cpre488\conware\xps\system\SDK\SDK_Export\hw\system.xml started...
Xilinx Software Development Kit
Xilinx EDK 14.7 Build EDK_P.20131013
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
Done!
Writing filter settings....
Done writing filter settings to:
	\\my.files.iastate.edu\users\mdavies\Cpre488\conware\xps\system\etc\system.filters
Done writing Tab View settings to:
	\\my.files.iastate.edu\users\mdavies\Cpre488\conware\xps\system\etc\system.gui
