<dec f='llvm/llvm/include/llvm/CodeGen/ScheduleDAGInstrs.h' l='361' type='void llvm::ScheduleDAGInstrs::addVRegDefDeps(llvm::SUnit * SU, unsigned int OperIdx)'/>
<def f='llvm/llvm/lib/CodeGen/ScheduleDAGInstrs.cpp' l='382' ll='483' type='void llvm::ScheduleDAGInstrs::addVRegDefDeps(llvm::SUnit * SU, unsigned int OperIdx)'/>
<use f='llvm/llvm/lib/CodeGen/ScheduleDAGInstrs.cpp' l='822' u='c' c='_ZN4llvm17ScheduleDAGInstrs15buildSchedGraphEPNS_9AAResultsEPNS_18RegPressureTrackerEPNS_13PressureDiffsEPNS_13LiveIntervalsEb'/>
<doc f='llvm/llvm/lib/CodeGen/ScheduleDAGInstrs.cpp' l='376'>/// Adds register output and data dependencies from this SUnit to instructions
/// that occur later in the same scheduling region if they read from or write to
/// the virtual register defined at OperIdx.
///
/// TODO: Hoist loop induction variable increments. This has to be
/// reevaluated. Generally, IV scheduling should be done before coalescing.</doc>
