//
// Generated by NVIDIA NVVM Compiler
//
// Compiler Build ID: CL-19888405
// Driver 352.41
// Based on LLVM 3.4svn
//

.version 4.3
.target sm_50, texmode_independent
.address_size 64

	// .globl	ConvolveOptimized
.const .align 4 .b8 __cudart_i2opi_f[24] = {65, 144, 67, 60, 153, 149, 98, 219, 192, 221, 52, 245, 209, 87, 39, 252, 41, 21, 68, 78, 110, 131, 249, 162};

.entry ConvolveOptimized(
	.param .u64 .ptr .global .align 16 ConvolveOptimized_param_0,
	.param .u64 .ptr .global .align 16 ConvolveOptimized_param_1,
	.param .u32 ConvolveOptimized_param_2,
	.param .u32 ConvolveOptimized_param_3,
	.param .u64 .ptr .const .align 4 ConvolveOptimized_param_4,
	.param .u32 ConvolveOptimized_param_5,
	.param .u32 ConvolveOptimized_param_6,
	.param .u32 ConvolveOptimized_param_7,
	.param .u32 ConvolveOptimized_param_8,
	.param .u64 .ptr .shared .align 16 ConvolveOptimized_param_9,
	.param .u64 .ptr .shared .align 4 ConvolveOptimized_param_10
)
{
	.reg .pred 	%p<21>;
	.reg .f32 	%f<131>;
	.reg .b32 	%r<96>;
	.reg .b64 	%rd<43>;


	ld.param.u64 	%rd16, [ConvolveOptimized_param_0];
	ld.param.u64 	%rd17, [ConvolveOptimized_param_1];
	ld.param.u32 	%r39, [ConvolveOptimized_param_2];
	ld.param.u32 	%r40, [ConvolveOptimized_param_3];
	ld.param.u64 	%rd18, [ConvolveOptimized_param_4];
	ld.param.u32 	%r41, [ConvolveOptimized_param_5];
	ld.param.u32 	%r42, [ConvolveOptimized_param_6];
	ld.param.u32 	%r43, [ConvolveOptimized_param_7];
	ld.param.u32 	%r44, [ConvolveOptimized_param_8];
	ld.param.u64 	%rd19, [ConvolveOptimized_param_9];
	ld.param.u64 	%rd20, [ConvolveOptimized_param_10];
	mov.b32	%r45, %envreg0;
	mov.u32 	%r46, %ctaid.x;
	add.s32 	%r47, %r46, %r45;
	mov.u32 	%r48, %ctaid.y;
	mov.b32	%r49, %envreg1;
	add.s32 	%r50, %r48, %r49;
	mov.u32 	%r1, %ntid.x;
	mul.wide.s32 	%rd1, %r1, %r47;
	mov.u32 	%r51, %ntid.y;
	mul.wide.s32 	%rd2, %r51, %r50;
	cvt.u32.u64	%r52, %rd1;
	cvt.u32.u64	%r53, %rd2;
	add.s32 	%r54, %r41, -1;
	add.s32 	%r55, %r42, -1;
	shr.u32 	%r56, %r54, 1;
	shr.u32 	%r57, %r55, 1;
	sub.s32 	%r3, %r53, %r57;
	sub.s32 	%r2, %r52, %r56;
	add.s32 	%r4, %r54, %r1;
	add.s32 	%r58, %r55, %r51;
	mov.u32 	%r5, %tid.y;
	mov.u32 	%r6, %tid.x;
	mad.lo.s32 	%r7, %r5, %r1, %r6;
	mul.lo.s32 	%r8, %r58, %r4;
	mul.lo.s32 	%r9, %r51, %r1;
	setp.ge.s32	%p2, %r7, %r8;
	@%p2 bra 	BB0_3;

	add.s32 	%r10, %r39, -1;
	add.s32 	%r11, %r40, -1;
	mov.u32 	%r81, %r7;

BB0_2:
	mov.u32 	%r12, %r81;
	div.s32 	%r59, %r12, %r4;
	rem.s32 	%r60, %r12, %r4;
	add.s32 	%r61, %r2, %r60;
	mov.u32 	%r62, 0;
	max.s32 	%r63, %r61, %r62;
	min.s32 	%r64, %r63, %r10;
	add.s32 	%r65, %r3, %r59;
	max.s32 	%r66, %r65, %r62;
	min.s32 	%r67, %r66, %r11;
	mad.lo.s32 	%r68, %r67, %r39, %r64;
	mul.wide.u32 	%rd21, %r68, 16;
	add.s64 	%rd22, %rd16, %rd21;
	ld.global.v4.f32 	{%f52, %f53, %f54, %f55}, [%rd22];
	mul.wide.s32 	%rd23, %r12, 16;
	add.s64 	%rd24, %rd19, %rd23;
	st.shared.v4.f32 	[%rd24], {%f52, %f53, %f54, %f55};
	add.s32 	%r13, %r12, %r9;
	setp.lt.s32	%p3, %r13, %r8;
	mov.u32 	%r81, %r13;
	@%p3 bra 	BB0_2;

BB0_3:
	mul.lo.s32 	%r14, %r42, %r41;
	setp.ge.u32	%p4, %r7, %r14;
	@%p4 bra 	BB0_6;

	mov.u32 	%r80, %r7;

BB0_5:
	mul.wide.s32 	%rd25, %r80, 4;
	add.s64 	%rd26, %rd18, %rd25;
	ld.const.f32 	%f60, [%rd26];
	add.s64 	%rd27, %rd20, %rd25;
	st.shared.f32 	[%rd27], %f60;
	add.s32 	%r80, %r80, %r9;
	setp.lt.u32	%p5, %r80, %r14;
	@%p5 bra 	BB0_5;

BB0_6:
	cvt.u64.u32	%rd3, %r6;
	bar.sync 	0;
	add.s64 	%rd28, %rd3, %rd1;
	cvt.u32.u64	%r17, %rd28;
	cvt.u64.u32	%rd29, %r5;
	add.s64 	%rd30, %rd2, %rd29;
	cvt.u32.u64	%r18, %rd30;
	setp.lt.u32	%p6, %r17, %r39;
	setp.lt.u32	%p7, %r18, %r40;
	and.pred  	%p8, %p6, %p7;
	@!%p8 bra 	BB0_26;
	bra.uni 	BB0_7;

BB0_7:
	and.b32  	%r19, %r44, 8;
	setp.eq.s32	%p9, %r19, 0;
	setp.eq.s32	%p10, %r43, 0;
	or.pred  	%p11, %p9, %p10;
	setp.eq.s32	%p12, %r41, 0;
	setp.eq.s32	%p13, %r42, 0;
	or.pred  	%p1, %p13, %p12;
	@%p11 bra 	BB0_17;
	bra.uni 	BB0_8;

BB0_17:
	mov.f32 	%f129, 0f00000000;
	mov.f32 	%f128, %f129;
	mov.f32 	%f127, %f129;
	mov.f32 	%f126, %f129;
	@%p1 bra 	BB0_22;

	add.s32 	%r76, %r1, %r41;
	add.s32 	%r29, %r76, -1;
	mad.lo.s32 	%r30, %r5, %r29, %r6;
	mov.f32 	%f129, 0f00000000;
	mov.f32 	%f128, %f129;
	mov.f32 	%f127, %f129;
	mov.f32 	%f126, %f129;
	mov.u32 	%r75, 0;
	mov.u32 	%r89, %r75;
	mov.u32 	%r95, %r75;

BB0_19:
	mov.u32 	%r92, %r95;
	mov.u32 	%r93, %r92;
	mad.lo.s32 	%r78, %r29, %r89, %r30;
	mul.wide.s32 	%rd33, %r78, 16;
	add.s64 	%rd42, %rd19, %rd33;
	mul.wide.s32 	%rd34, %r93, 4;
	add.s64 	%rd41, %rd20, %rd34;
	mov.u32 	%r94, %r75;

BB0_20:
	mov.u32 	%r33, %r94;
	ld.shared.v4.f32 	{%f95, %f96, %f97, %f98}, [%rd42];
	ld.shared.f32 	%f100, [%rd41];
	fma.rn.f32 	%f126, %f100, %f95, %f126;
	fma.rn.f32 	%f127, %f100, %f96, %f127;
	fma.rn.f32 	%f128, %f100, %f97, %f128;
	fma.rn.f32 	%f129, %f100, %f98, %f129;
	add.s32 	%r93, %r93, 1;
	add.s64 	%rd42, %rd42, 16;
	add.s64 	%rd41, %rd41, 4;
	add.s32 	%r36, %r33, 1;
	setp.lt.u32	%p18, %r36, %r41;
	mov.u32 	%r94, %r36;
	@%p18 bra 	BB0_20;

	add.s32 	%r89, %r89, 1;
	setp.lt.u32	%p19, %r89, %r42;
	mov.u32 	%r95, %r93;
	@%p19 bra 	BB0_19;
	bra.uni 	BB0_22;

BB0_8:
	mov.f32 	%f124, 0f00000000;
	mov.f32 	%f123, %f124;
	mov.f32 	%f122, %f124;
	mov.f32 	%f121, %f124;
	mov.f32 	%f120, %f124;
	@%p1 bra 	BB0_13;

	add.s32 	%r71, %r1, %r41;
	add.s32 	%r20, %r71, -1;
	mad.lo.s32 	%r21, %r5, %r20, %r6;
	mov.f32 	%f124, 0f00000000;
	mov.f32 	%f123, %f124;
	mov.f32 	%f122, %f124;
	mov.f32 	%f121, %f124;
	mov.u32 	%r70, 0;
	mov.f32 	%f120, %f124;
	mov.u32 	%r82, %r70;
	mov.u32 	%r88, %r70;

BB0_10:
	mov.u32 	%r85, %r88;
	mov.u32 	%r86, %r85;
	mad.lo.s32 	%r73, %r20, %r82, %r21;
	mul.wide.s32 	%rd31, %r73, 16;
	add.s64 	%rd40, %rd19, %rd31;
	mul.wide.s32 	%rd32, %r86, 4;
	add.s64 	%rd39, %rd20, %rd32;
	mov.u32 	%r87, %r70;

BB0_11:
	mov.u32 	%r24, %r87;
	ld.shared.v4.f32 	{%f71, %f72, %f73, %f74}, [%rd40];
	mov.f32 	%f76, 0f477FFF00;
	sub.f32 	%f77, %f76, %f74;
	mul.f32 	%f78, %f77, 0f377BA882;
	ld.shared.f32 	%f79, [%rd39];
	mul.f32 	%f80, %f79, %f78;
	fma.rn.f32 	%f121, %f71, %f80, %f121;
	fma.rn.f32 	%f122, %f72, %f80, %f122;
	fma.rn.f32 	%f123, %f73, %f80, %f123;
	fma.rn.f32 	%f124, %f79, %f74, %f124;
	add.f32 	%f120, %f120, %f80;
	add.s32 	%r86, %r86, 1;
	add.s64 	%rd40, %rd40, 16;
	add.s64 	%rd39, %rd39, 4;
	add.s32 	%r27, %r24, 1;
	setp.lt.u32	%p14, %r27, %r41;
	mov.u32 	%r87, %r27;
	@%p14 bra 	BB0_11;

	add.s32 	%r82, %r82, 1;
	setp.lt.u32	%p15, %r82, %r42;
	mov.u32 	%r88, %r86;
	@%p15 bra 	BB0_10;

BB0_13:
	setp.lt.f32	%p16, %f120, 0f00000000;
	selp.f32	%f21, 0fBF800000, 0f3F800000, %p16;
	mul.f32 	%f84, %f120, %f21;
	setp.ltu.f32	%p17, %f84, 0f00000000;
	@%p17 bra 	BB0_15;
	bra.uni 	BB0_14;

BB0_15:
	mov.f32 	%f85, 0f00000000;
	rcp.approx.f32 	%f86, %f85;
	mul.f32 	%f125, %f21, %f86;
	bra.uni 	BB0_16;

BB0_14:
	rcp.approx.f32 	%f125, %f120;

BB0_16:
	mul.f32 	%f126, %f121, %f125;
	mul.f32 	%f127, %f122, %f125;
	mul.f32 	%f128, %f123, %f125;
	mov.f32 	%f129, %f124;

BB0_22:
	mov.f32 	%f104, 0f00000000;
	max.f32 	%f105, %f126, %f104;
	mov.f32 	%f106, 0f477FFF00;
	min.f32 	%f107, %f105, %f106;
	add.f32 	%f45, %f107, 0f3F000000;
	max.f32 	%f108, %f127, %f104;
	min.f32 	%f109, %f108, %f106;
	add.f32 	%f46, %f109, 0f3F000000;
	max.f32 	%f110, %f128, %f104;
	min.f32 	%f111, %f110, %f106;
	add.f32 	%f47, %f111, 0f3F000000;
	mad.lo.s32 	%r38, %r18, %r39, %r17;
	@%p9 bra 	BB0_24;

	max.f32 	%f113, %f129, %f104;
	min.f32 	%f115, %f113, %f106;
	add.f32 	%f130, %f115, 0f3F000000;
	bra.uni 	BB0_25;

BB0_24:
	mul.wide.u32 	%rd35, %r38, 16;
	add.s64 	%rd36, %rd16, %rd35;
	ld.global.v4.f32 	{%f116, %f117, %f118, %f119}, [%rd36];
	mov.f32 	%f130, %f119;

BB0_25:
	mul.wide.u32 	%rd37, %r38, 16;
	add.s64 	%rd38, %rd17, %rd37;
	st.global.v4.f32 	[%rd38], {%f45, %f46, %f47, %f130};

BB0_26:
	ret;
}

	// .globl	Convolve
.entry Convolve(
	.param .u64 .ptr .global .align 16 Convolve_param_0,
	.param .u64 .ptr .global .align 16 Convolve_param_1,
	.param .u32 Convolve_param_2,
	.param .u32 Convolve_param_3,
	.param .u64 .ptr .const .align 4 Convolve_param_4,
	.param .u32 Convolve_param_5,
	.param .u32 Convolve_param_6,
	.param .u32 Convolve_param_7,
	.param .u32 Convolve_param_8
)
{
	.reg .pred 	%p<18>;
	.reg .f32 	%f<131>;
	.reg .b32 	%r<113>;
	.reg .b64 	%rd<22>;


	ld.param.u64 	%rd7, [Convolve_param_0];
	ld.param.u64 	%rd8, [Convolve_param_1];
	ld.param.u32 	%r52, [Convolve_param_2];
	ld.param.u32 	%r53, [Convolve_param_3];
	ld.param.u64 	%rd9, [Convolve_param_4];
	ld.param.u32 	%r54, [Convolve_param_5];
	ld.param.u32 	%r55, [Convolve_param_6];
	ld.param.u32 	%r56, [Convolve_param_7];
	ld.param.u32 	%r57, [Convolve_param_8];
	mov.b32	%r1, %envreg3;
	mov.u32 	%r2, %ctaid.x;
	mov.u32 	%r3, %ntid.x;
	mad.lo.s32 	%r58, %r2, %r3, %r1;
	mov.u32 	%r4, %tid.x;
	add.s32 	%r5, %r58, %r4;
	mov.u32 	%r59, %ctaid.y;
	mov.u32 	%r60, %ntid.y;
	mov.b32	%r61, %envreg4;
	mad.lo.s32 	%r62, %r59, %r60, %r61;
	mov.u32 	%r63, %tid.y;
	add.s32 	%r6, %r62, %r63;
	setp.lt.u32	%p1, %r5, %r52;
	setp.lt.u32	%p2, %r6, %r53;
	and.pred  	%p3, %p1, %p2;
	@!%p3 bra 	BB1_22;
	bra.uni 	BB1_1;

BB1_1:
	add.s32 	%r64, %r55, -1;
	shr.u32 	%r7, %r64, 1;
	and.b32  	%r8, %r57, 8;
	setp.eq.s32	%p4, %r8, 0;
	setp.eq.s32	%p5, %r56, 0;
	or.pred  	%p6, %p4, %p5;
	@%p6 bra 	BB1_12;
	bra.uni 	BB1_2;

BB1_12:
	setp.eq.s32	%p13, %r55, 0;
	mov.f32 	%f129, 0f00000000;
	mov.f32 	%f128, %f129;
	mov.f32 	%f127, %f129;
	mov.f32 	%f126, %f129;
	@%p13 bra 	BB1_18;

	setp.eq.s32	%p14, %r54, 0;
	mov.f32 	%f129, 0f00000000;
	mov.f32 	%f128, %f129;
	mov.f32 	%f127, %f129;
	mov.f32 	%f126, %f129;
	@%p14 bra 	BB1_18;

	sub.s32 	%r30, %r6, %r7;
	add.s32 	%r31, %r53, -1;
	add.s32 	%r32, %r52, -1;
	add.s32 	%r85, %r1, %r4;
	mad.lo.s32 	%r86, %r2, %r3, %r85;
	add.s32 	%r87, %r54, -1;
	shr.u32 	%r88, %r87, 1;
	sub.s32 	%r33, %r86, %r88;
	mov.f32 	%f129, 0f00000000;
	mov.f32 	%f128, %f129;
	mov.f32 	%f127, %f129;
	mov.f32 	%f126, %f129;
	mov.u32 	%r84, 0;
	mov.u32 	%r105, %r84;
	mov.u32 	%r112, %r84;

BB1_15:
	mov.u32 	%r109, %r112;
	mov.u32 	%r110, %r109;
	add.s32 	%r92, %r30, %r105;
	max.s32 	%r93, %r92, %r84;
	min.s32 	%r39, %r93, %r31;
	mul.wide.s32 	%rd13, %r110, 4;
	add.s64 	%rd21, %rd9, %rd13;
	mov.u32 	%r106, %r33;
	mov.u32 	%r111, %r84;

BB1_16:
	mov.u32 	%r41, %r111;
	mov.u32 	%r40, %r106;
	max.s32 	%r95, %r40, %r84;
	min.s32 	%r45, %r95, %r32;
	mad.lo.s32 	%r96, %r39, %r52, %r45;
	mul.wide.u32 	%rd14, %r96, 16;
	add.s64 	%rd15, %rd7, %rd14;
	ld.global.v4.f32 	{%f95, %f96, %f97, %f98}, [%rd15];
	ld.const.f32 	%f100, [%rd21];
	fma.rn.f32 	%f126, %f100, %f95, %f126;
	fma.rn.f32 	%f127, %f100, %f96, %f127;
	fma.rn.f32 	%f128, %f100, %f97, %f128;
	fma.rn.f32 	%f129, %f100, %f98, %f129;
	add.s32 	%r110, %r110, 1;
	add.s32 	%r48, %r40, 1;
	add.s64 	%rd21, %rd21, 4;
	add.s32 	%r49, %r41, 1;
	setp.lt.u32	%p15, %r49, %r54;
	mov.u32 	%r106, %r48;
	mov.u32 	%r111, %r49;
	@%p15 bra 	BB1_16;

	add.s32 	%r105, %r105, 1;
	setp.lt.u32	%p16, %r105, %r55;
	mov.u32 	%r112, %r110;
	@%p16 bra 	BB1_15;
	bra.uni 	BB1_18;

BB1_2:
	setp.eq.s32	%p7, %r55, 0;
	mov.f32 	%f124, 0f00000000;
	mov.f32 	%f123, %f124;
	mov.f32 	%f122, %f124;
	mov.f32 	%f121, %f124;
	mov.f32 	%f120, %f124;
	@%p7 bra 	BB1_8;

	setp.eq.s32	%p8, %r54, 0;
	mov.f32 	%f124, 0f00000000;
	mov.f32 	%f123, %f124;
	mov.f32 	%f122, %f124;
	mov.f32 	%f121, %f124;
	mov.f32 	%f120, %f124;
	@%p8 bra 	BB1_8;

	sub.s32 	%r9, %r6, %r7;
	add.s32 	%r10, %r53, -1;
	add.s32 	%r11, %r52, -1;
	add.s32 	%r69, %r1, %r4;
	mad.lo.s32 	%r70, %r2, %r3, %r69;
	add.s32 	%r71, %r54, -1;
	shr.u32 	%r72, %r71, 1;
	sub.s32 	%r12, %r70, %r72;
	mov.f32 	%f124, 0f00000000;
	mov.f32 	%f123, %f124;
	mov.f32 	%f122, %f124;
	mov.f32 	%f121, %f124;
	mov.u32 	%r68, 0;
	mov.f32 	%f120, %f124;
	mov.u32 	%r97, %r68;
	mov.u32 	%r104, %r68;

BB1_5:
	mov.u32 	%r101, %r104;
	mov.u32 	%r102, %r101;
	add.s32 	%r76, %r9, %r97;
	max.s32 	%r77, %r76, %r68;
	min.s32 	%r18, %r77, %r10;
	mul.wide.s32 	%rd10, %r102, 4;
	add.s64 	%rd20, %rd9, %rd10;
	mov.u32 	%r98, %r12;
	mov.u32 	%r103, %r68;

BB1_6:
	mov.u32 	%r20, %r103;
	mov.u32 	%r19, %r98;
	max.s32 	%r79, %r19, %r68;
	min.s32 	%r24, %r79, %r11;
	mad.lo.s32 	%r80, %r18, %r52, %r24;
	mul.wide.u32 	%rd11, %r80, 16;
	add.s64 	%rd12, %rd7, %rd11;
	ld.global.v4.f32 	{%f67, %f68, %f69, %f70}, [%rd12];
	mov.f32 	%f72, 0f477FFF00;
	sub.f32 	%f73, %f72, %f70;
	mul.f32 	%f74, %f73, 0f377BA882;
	ld.const.f32 	%f75, [%rd20];
	mul.f32 	%f76, %f75, %f74;
	fma.rn.f32 	%f121, %f67, %f76, %f121;
	fma.rn.f32 	%f122, %f68, %f76, %f122;
	fma.rn.f32 	%f123, %f69, %f76, %f123;
	fma.rn.f32 	%f124, %f75, %f70, %f124;
	add.f32 	%f120, %f120, %f76;
	add.s32 	%r102, %r102, 1;
	add.s32 	%r27, %r19, 1;
	add.s64 	%rd20, %rd20, 4;
	add.s32 	%r28, %r20, 1;
	setp.lt.u32	%p9, %r28, %r54;
	mov.u32 	%r98, %r27;
	mov.u32 	%r103, %r28;
	@%p9 bra 	BB1_6;

	add.s32 	%r97, %r97, 1;
	setp.lt.u32	%p10, %r97, %r55;
	mov.u32 	%r104, %r102;
	@%p10 bra 	BB1_5;

BB1_8:
	setp.lt.f32	%p11, %f120, 0f00000000;
	selp.f32	%f21, 0fBF800000, 0f3F800000, %p11;
	mul.f32 	%f80, %f120, %f21;
	setp.ltu.f32	%p12, %f80, 0f00000000;
	@%p12 bra 	BB1_10;
	bra.uni 	BB1_9;

BB1_10:
	mov.f32 	%f81, 0f00000000;
	rcp.approx.f32 	%f82, %f81;
	mul.f32 	%f125, %f21, %f82;
	bra.uni 	BB1_11;

BB1_9:
	rcp.approx.f32 	%f125, %f120;

BB1_11:
	mul.f32 	%f126, %f121, %f125;
	mul.f32 	%f127, %f122, %f125;
	mul.f32 	%f128, %f123, %f125;
	mov.f32 	%f129, %f124;

BB1_18:
	mov.f32 	%f104, 0f00000000;
	max.f32 	%f105, %f126, %f104;
	mov.f32 	%f106, 0f477FFF00;
	min.f32 	%f107, %f105, %f106;
	add.f32 	%f45, %f107, 0f3F000000;
	max.f32 	%f108, %f127, %f104;
	min.f32 	%f109, %f108, %f106;
	add.f32 	%f46, %f109, 0f3F000000;
	max.f32 	%f110, %f128, %f104;
	min.f32 	%f111, %f110, %f106;
	add.f32 	%f47, %f111, 0f3F000000;
	mad.lo.s32 	%r51, %r6, %r52, %r5;
	@%p4 bra 	BB1_20;

	max.f32 	%f113, %f129, %f104;
	min.f32 	%f115, %f113, %f106;
	add.f32 	%f130, %f115, 0f3F000000;
	bra.uni 	BB1_21;

BB1_20:
	mul.wide.u32 	%rd16, %r51, 16;
	add.s64 	%rd17, %rd7, %rd16;
	ld.global.v4.f32 	{%f116, %f117, %f118, %f119}, [%rd17];
	mov.f32 	%f130, %f119;

BB1_21:
	mul.wide.u32 	%rd18, %r51, 16;
	add.s64 	%rd19, %rd8, %rd18;
	st.global.v4.f32 	[%rd19], {%f45, %f46, %f47, %f130};

BB1_22:
	ret;
}

	// .globl	FunctionImage
.entry FunctionImage(
	.param .u64 .ptr .global .align 16 FunctionImage_param_0,
	.param .u32 FunctionImage_param_1,
	.param .u32 FunctionImage_param_2,
	.param .u32 FunctionImage_param_3,
	.param .u64 .ptr .const .align 4 FunctionImage_param_4
)
{
	.local .align 4 .b8 	__local_depot2[28];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<100>;
	.reg .f32 	%f<573>;
	.reg .b32 	%r<418>;
	.reg .b64 	%rd<51>;


	mov.u64 	%rd50, __local_depot2;
	cvta.local.u64 	%SP, %rd50;
	ld.param.u64 	%rd27, [FunctionImage_param_0];
	ld.param.u32 	%r147, [FunctionImage_param_2];
	ld.param.u32 	%r148, [FunctionImage_param_3];
	ld.param.u64 	%rd49, [FunctionImage_param_4];
	add.u64 	%rd28, %SP, 0;
	cvta.to.local.u64 	%rd1, %rd28;
	mov.u32 	%r149, %ctaid.x;
	mov.u32 	%r150, %ntid.x;
	mov.b32	%r151, %envreg3;
	mad.lo.s32 	%r152, %r149, %r150, %r151;
	mov.u32 	%r153, %tid.x;
	add.s32 	%r154, %r152, %r153;
	mov.u32 	%r155, %ctaid.y;
	mov.u32 	%r156, %ntid.y;
	mov.b32	%r157, %envreg4;
	mad.lo.s32 	%r158, %r155, %r156, %r157;
	mov.u32 	%r159, %tid.y;
	add.s32 	%r160, %r158, %r159;
	mov.b32	%r161, %envreg6;
	mul.lo.s32 	%r162, %r150, %r161;
	mad.lo.s32 	%r163, %r162, %r160, %r154;
	mul.wide.s32 	%rd29, %r163, 16;
	add.s64 	%rd2, %rd27, %rd29;
	ld.global.v4.f32 	{%f180, %f181, %f182, %f183}, [%rd2];
	mov.f32 	%f179, 0f00000000;
	mov.f32 	%f570, %f179;
	mov.f32 	%f569, %f179;
	mov.f32 	%f568, %f179;
	setp.gt.s32	%p1, %r147, 2;
	@%p1 bra 	BB2_25;

	setp.eq.s32	%p4, %r147, 1;
	@%p4 bra 	BB2_128;
	bra.uni 	BB2_2;

BB2_128:
	setp.eq.s32	%p98, %r148, 0;
	mov.f32 	%f567, 0f00000000;
	mov.f32 	%f564, %f567;
	mov.f32 	%f561, %f567;
	mov.f32 	%f558, %f567;
	mov.f32 	%f566, %f567;
	mov.f32 	%f563, %f567;
	mov.f32 	%f560, %f567;
	mov.f32 	%f557, %f567;
	mov.u32 	%r417, 0;
	@%p98 bra 	BB2_130;

BB2_129:
	ld.const.f32 	%f499, [%rd49];
	mul.f32 	%f500, %f567, 0f377BA882;
	mul.f32 	%f501, %f564, 0f377BA882;
	mul.f32 	%f502, %f561, 0f377BA882;
	mul.f32 	%f503, %f558, 0f377BA882;
	fma.rn.f32 	%f558, %f503, %f180, %f499;
	fma.rn.f32 	%f561, %f502, %f181, %f499;
	fma.rn.f32 	%f564, %f501, %f182, %f499;
	fma.rn.f32 	%f567, %f500, %f183, %f499;
	add.s64 	%rd49, %rd49, 4;
	add.s32 	%r417, %r417, 1;
	setp.lt.u32	%p99, %r417, %r148;
	mov.f32 	%f557, %f558;
	mov.f32 	%f560, %f561;
	mov.f32 	%f563, %f564;
	mov.f32 	%f566, %f567;
	@%p99 bra 	BB2_129;

BB2_130:
	mov.f32 	%f504, 0f477FFF00;
	mul.rn.f32 	%f568, %f557, %f504;
	mul.rn.f32 	%f569, %f560, %f504;
	mul.rn.f32 	%f570, %f563, %f504;
	mul.rn.f32 	%f171, %f566, %f504;
	mov.f32 	%f572, %f171;
	bra.uni 	BB2_131;

BB2_25:
	setp.eq.s32	%p2, %r147, 3;
	@%p2 bra 	BB2_44;
	bra.uni 	BB2_26;

BB2_44:
	setp.eq.s32	%p22, %r148, 0;
	mov.f32 	%f527, 0f3F800000;
	@%p22 bra 	BB2_46;

	ld.const.f32 	%f527, [%rd49];

BB2_46:
	mov.f32 	%f528, 0f3F000000;
	setp.lt.u32	%p23, %r148, 2;
	@%p23 bra 	BB2_48;

	ld.const.f32 	%f528, [%rd49+4];

BB2_48:
	mov.f32 	%f529, 0f3F800000;
	setp.lt.u32	%p24, %r148, 3;
	@%p24 bra 	BB2_50;

	ld.const.f32 	%f529, [%rd49+8];

BB2_50:
	mov.f32 	%f530, 0f3F000000;
	setp.lt.u32	%p25, %r148, 4;
	@%p25 bra 	BB2_52;

	ld.const.f32 	%f530, [%rd49+12];

BB2_52:
	neg.f32 	%f281, %f528;
	fma.rn.f32 	%f282, %f180, 0f377BA882, %f281;
	mov.f32 	%f283, 0f40000000;
	div.full.f32 	%f284, %f283, %f527;
	mul.f32 	%f285, %f284, %f282;
	abs.f32 	%f286, %f285;
	mov.f32 	%f287, 0f3F800000;
	sub.f32 	%f288, %f287, %f286;
	mul.f32 	%f289, %f288, 0f3F000000;
	sqrt.approx.f32 	%f290, %f289;
	setp.gt.f32	%p26, %f286, 0f3F11EB85;
	selp.f32	%f291, %f290, %f286, %p26;
	mul.f32 	%f292, %f291, %f291;
	mov.f32 	%f293, 0f3C94D2E9;
	mov.f32 	%f294, 0f3D53F941;
	fma.rn.f32 	%f295, %f294, %f292, %f293;
	mov.f32 	%f296, 0f3D3F841F;
	fma.rn.f32 	%f297, %f295, %f292, %f296;
	mov.f32 	%f298, 0f3D994929;
	fma.rn.f32 	%f299, %f297, %f292, %f298;
	mov.f32 	%f300, 0f3E2AAB94;
	fma.rn.f32 	%f301, %f299, %f292, %f300;
	mul.f32 	%f302, %f292, %f301;
	fma.rn.f32 	%f303, %f302, %f291, %f291;
	mov.f32 	%f304, 0f3FC90FDB;
	mov.f32 	%f305, 0fC0000000;
	fma.rn.f32 	%f306, %f305, %f303, %f304;
	selp.f32	%f307, %f306, %f303, %p26;
	setp.gtu.f32	%p27, %f307, 0f7F800000;
	mov.b32 	 %r180, %f307;
	mov.b32 	 %r181, %f285;
	and.b32  	%r182, %r181, -2147483648;
	or.b32  	%r183, %r180, %r182;
	mov.b32 	 %f308, %r183;
	selp.f32	%f309, %f307, %f308, %p27;
	div.full.f32 	%f310, %f529, 0f40490FDC;
	fma.rn.f32 	%f311, %f310, %f309, %f530;
	setp.gtu.f32	%p28, %f311, 0fBF800000;
	mul.f32 	%f312, %f529, 0f3F000000;
	sub.f32 	%f313, %f530, %f312;
	selp.f32	%f314, %f311, %f313, %p28;
	setp.ltu.f32	%p29, %f314, 0f3F800000;
	add.f32 	%f315, %f312, %f530;
	selp.f32	%f316, %f314, %f315, %p29;
	fma.rn.f32 	%f317, %f181, 0f377BA882, %f281;
	mul.f32 	%f318, %f284, %f317;
	abs.f32 	%f319, %f318;
	sub.f32 	%f320, %f287, %f319;
	mul.f32 	%f321, %f320, 0f3F000000;
	sqrt.approx.f32 	%f322, %f321;
	setp.gt.f32	%p30, %f319, 0f3F11EB85;
	selp.f32	%f323, %f322, %f319, %p30;
	mul.f32 	%f324, %f323, %f323;
	fma.rn.f32 	%f325, %f294, %f324, %f293;
	fma.rn.f32 	%f326, %f325, %f324, %f296;
	fma.rn.f32 	%f327, %f326, %f324, %f298;
	fma.rn.f32 	%f328, %f327, %f324, %f300;
	mul.f32 	%f329, %f324, %f328;
	fma.rn.f32 	%f330, %f329, %f323, %f323;
	fma.rn.f32 	%f331, %f305, %f330, %f304;
	selp.f32	%f332, %f331, %f330, %p30;
	setp.gtu.f32	%p31, %f332, 0f7F800000;
	mov.b32 	 %r184, %f332;
	mov.b32 	 %r185, %f318;
	and.b32  	%r186, %r185, -2147483648;
	or.b32  	%r187, %r184, %r186;
	mov.b32 	 %f333, %r187;
	selp.f32	%f334, %f332, %f333, %p31;
	fma.rn.f32 	%f335, %f310, %f334, %f530;
	setp.gtu.f32	%p32, %f335, 0fBF800000;
	selp.f32	%f336, %f335, %f313, %p32;
	setp.ltu.f32	%p33, %f336, 0f3F800000;
	selp.f32	%f337, %f336, %f315, %p33;
	fma.rn.f32 	%f338, %f182, 0f377BA882, %f281;
	mul.f32 	%f339, %f284, %f338;
	abs.f32 	%f340, %f339;
	sub.f32 	%f341, %f287, %f340;
	mul.f32 	%f342, %f341, 0f3F000000;
	sqrt.approx.f32 	%f343, %f342;
	setp.gt.f32	%p34, %f340, 0f3F11EB85;
	selp.f32	%f344, %f343, %f340, %p34;
	mul.f32 	%f345, %f344, %f344;
	fma.rn.f32 	%f346, %f294, %f345, %f293;
	fma.rn.f32 	%f347, %f346, %f345, %f296;
	fma.rn.f32 	%f348, %f347, %f345, %f298;
	fma.rn.f32 	%f349, %f348, %f345, %f300;
	mul.f32 	%f350, %f345, %f349;
	fma.rn.f32 	%f351, %f350, %f344, %f344;
	fma.rn.f32 	%f352, %f305, %f351, %f304;
	selp.f32	%f353, %f352, %f351, %p34;
	setp.gtu.f32	%p35, %f353, 0f7F800000;
	mov.b32 	 %r188, %f353;
	mov.b32 	 %r189, %f339;
	and.b32  	%r190, %r189, -2147483648;
	or.b32  	%r191, %r188, %r190;
	mov.b32 	 %f354, %r191;
	selp.f32	%f355, %f353, %f354, %p35;
	fma.rn.f32 	%f356, %f310, %f355, %f530;
	setp.gtu.f32	%p36, %f356, 0fBF800000;
	selp.f32	%f357, %f316, %f313, %p36;
	setp.ltu.f32	%p37, %f357, 0f3F800000;
	selp.f32	%f358, %f316, %f315, %p37;
	fma.rn.f32 	%f359, %f183, 0f377BA882, %f281;
	mul.f32 	%f360, %f284, %f359;
	abs.f32 	%f361, %f360;
	sub.f32 	%f362, %f287, %f361;
	mul.f32 	%f363, %f362, 0f3F000000;
	sqrt.approx.f32 	%f364, %f363;
	setp.gt.f32	%p38, %f361, 0f3F11EB85;
	selp.f32	%f365, %f364, %f361, %p38;
	mul.f32 	%f366, %f365, %f365;
	fma.rn.f32 	%f367, %f294, %f366, %f293;
	fma.rn.f32 	%f368, %f367, %f366, %f296;
	fma.rn.f32 	%f369, %f368, %f366, %f298;
	fma.rn.f32 	%f370, %f369, %f366, %f300;
	mul.f32 	%f371, %f366, %f370;
	fma.rn.f32 	%f372, %f371, %f365, %f365;
	fma.rn.f32 	%f373, %f305, %f372, %f304;
	selp.f32	%f374, %f373, %f372, %p38;
	setp.gtu.f32	%p39, %f374, 0f7F800000;
	mov.b32 	 %r192, %f374;
	mov.b32 	 %r193, %f360;
	and.b32  	%r194, %r193, -2147483648;
	or.b32  	%r195, %r192, %r194;
	mov.b32 	 %f375, %r195;
	selp.f32	%f376, %f374, %f375, %p39;
	fma.rn.f32 	%f377, %f310, %f376, %f530;
	setp.gtu.f32	%p40, %f377, 0fBF800000;
	selp.f32	%f378, %f377, %f313, %p40;
	setp.ltu.f32	%p41, %f378, 0f3F800000;
	selp.f32	%f379, %f378, %f315, %p41;
	mov.f32 	%f380, 0f477FFF00;
	mul.rn.f32 	%f568, %f316, %f380;
	mul.rn.f32 	%f569, %f337, %f380;
	mul.rn.f32 	%f570, %f358, %f380;
	mul.rn.f32 	%f61, %f379, %f380;
	mov.f32 	%f572, %f61;
	bra.uni 	BB2_131;

BB2_2:
	setp.eq.s32	%p5, %r147, 2;
	mov.f32 	%f571, %f179;
	mov.f32 	%f572, %f571;
	@%p5 bra 	BB2_3;
	bra.uni 	BB2_131;

BB2_3:
	setp.eq.s32	%p42, %r148, 0;
	mov.f32 	%f531, 0f377BA882;
	@%p42 bra 	BB2_5;

	ld.const.f32 	%f382, [%rd49];
	mul.f32 	%f531, %f382, 0f377BA882;

BB2_5:
	mov.f32 	%f532, 0f00000000;
	setp.lt.u32	%p43, %r148, 2;
	@%p43 bra 	BB2_7;

	ld.const.f32 	%f532, [%rd49+4];

BB2_7:
	mov.f32 	%f384, 0f3F000000;
	setp.lt.u32	%p44, %r148, 3;
	mov.f32 	%f535, %f384;
	@%p44 bra 	BB2_9;

	ld.const.f32 	%f66, [%rd49+8];
	mov.f32 	%f535, %f66;

BB2_9:
	mov.f32 	%f67, %f535;
	setp.lt.u32	%p45, %r148, 4;
	mov.f32 	%f534, %f384;
	@%p45 bra 	BB2_11;

	ld.const.f32 	%f534, [%rd49+12];

BB2_11:
	div.full.f32 	%f70, %f532, 0f43B40000;
	fma.rn.f32 	%f386, %f531, %f180, %f70;
	mul.f32 	%f536, %f386, 0f40C90FDC;
	abs.f32 	%f387, %f536;
	setp.neu.f32	%p46, %f387, 0f7F800000;
	@%p46 bra 	BB2_13;

	mov.f32 	%f388, 0f00000000;
	mul.rn.f32 	%f536, %f536, %f388;

BB2_13:
	mul.f32 	%f389, %f536, 0f3F22F983;
	cvt.rni.s32.f32	%r386, %f389;
	cvt.rn.f32.s32	%f390, %r386;
	neg.f32 	%f391, %f390;
	mov.f32 	%f392, 0f3FC90FDA;
	fma.rn.f32 	%f393, %f391, %f392, %f536;
	mov.f32 	%f394, 0f33A22168;
	fma.rn.f32 	%f395, %f391, %f394, %f393;
	mov.f32 	%f396, 0f27C234C5;
	fma.rn.f32 	%f537, %f391, %f396, %f395;
	abs.f32 	%f397, %f536;
	add.s64 	%rd3, %rd1, 24;
	setp.leu.f32	%p47, %f397, 0f47CE4780;
	@%p47 bra 	BB2_23;

	mov.b32 	 %r2, %f536;
	shr.u32 	%r3, %r2, 23;
	bfe.u32 	%r198, %r2, 23, 8;
	add.s32 	%r199, %r198, -128;
	shl.b32 	%r200, %r2, 8;
	or.b32  	%r4, %r200, -2147483648;
	shr.u32 	%r5, %r199, 5;
	mov.u32 	%r378, 0;
	mov.u64 	%rd38, __cudart_i2opi_f;
	mov.u32 	%r377, -6;
	mov.u64 	%rd48, %rd1;

BB2_15:
	.pragma "nounroll";
	mov.u64 	%rd5, %rd48;
	ld.const.u32 	%r203, [%rd38];
	// inline asm
	{
	mad.lo.cc.u32   %r201, %r203, %r4, %r378;
	madc.hi.u32     %r378, %r203, %r4,  0;
	}
	// inline asm
	st.local.u32 	[%rd5], %r201;
	add.s64 	%rd6, %rd5, 4;
	add.s64 	%rd38, %rd38, 4;
	add.s32 	%r377, %r377, 1;
	setp.ne.s32	%p48, %r377, 0;
	mov.u64 	%rd48, %rd6;
	@%p48 bra 	BB2_15;

	and.b32  	%r10, %r2, -2147483648;
	st.local.u32 	[%rd3], %r378;
	mov.u32 	%r206, 6;
	sub.s32 	%r207, %r206, %r5;
	mul.wide.s32 	%rd31, %r207, 4;
	add.s64 	%rd8, %rd1, %rd31;
	ld.local.u32 	%r379, [%rd8];
	ld.local.u32 	%r380, [%rd8+-4];
	and.b32  	%r13, %r3, 31;
	setp.eq.s32	%p49, %r13, 0;
	@%p49 bra 	BB2_18;

	mov.u32 	%r208, 32;
	sub.s32 	%r209, %r208, %r13;
	shr.u32 	%r210, %r380, %r209;
	shl.b32 	%r211, %r379, %r13;
	add.s32 	%r379, %r210, %r211;
	ld.local.u32 	%r212, [%rd8+-8];
	shr.u32 	%r213, %r212, %r209;
	shl.b32 	%r214, %r380, %r13;
	add.s32 	%r380, %r213, %r214;

BB2_18:
	shr.u32 	%r215, %r380, 30;
	shl.b32 	%r216, %r379, 2;
	add.s32 	%r381, %r215, %r216;
	shl.b32 	%r19, %r380, 2;
	shr.u32 	%r217, %r381, 31;
	shr.u32 	%r218, %r379, 30;
	add.s32 	%r20, %r217, %r218;
	setp.eq.s32	%p50, %r217, 0;
	mov.u32 	%r382, %r10;
	mov.u32 	%r383, %r19;
	@%p50 bra 	BB2_20;

	not.b32 	%r219, %r381;
	neg.s32 	%r21, %r19;
	setp.eq.s32	%p51, %r19, 0;
	selp.u32	%r220, 1, 0, %p51;
	add.s32 	%r381, %r220, %r219;
	xor.b32  	%r23, %r10, -2147483648;
	mov.u32 	%r382, %r23;
	mov.u32 	%r383, %r21;

BB2_20:
	mov.u32 	%r25, %r382;
	neg.s32 	%r221, %r20;
	setp.eq.s32	%p52, %r10, 0;
	selp.b32	%r386, %r20, %r221, %p52;
	clz.b32 	%r385, %r381;
	setp.eq.s32	%p53, %r385, 0;
	shl.b32 	%r222, %r381, %r385;
	mov.u32 	%r223, 32;
	sub.s32 	%r224, %r223, %r385;
	shr.u32 	%r225, %r383, %r224;
	add.s32 	%r226, %r225, %r222;
	selp.b32	%r29, %r381, %r226, %p53;
	mov.u32 	%r227, -921707870;
	mul.hi.u32 	%r384, %r29, %r227;
	setp.lt.s32	%p54, %r384, 1;
	@%p54 bra 	BB2_22;

	mul.lo.s32 	%r228, %r29, -921707870;
	shr.u32 	%r229, %r228, 31;
	shl.b32 	%r230, %r384, 1;
	add.s32 	%r384, %r229, %r230;
	add.s32 	%r385, %r385, 1;

BB2_22:
	mov.u32 	%r231, 126;
	sub.s32 	%r232, %r231, %r385;
	shl.b32 	%r233, %r232, 23;
	add.s32 	%r234, %r384, 1;
	shr.u32 	%r235, %r234, 7;
	add.s32 	%r236, %r235, 1;
	shr.u32 	%r237, %r236, 1;
	add.s32 	%r238, %r237, %r233;
	or.b32  	%r239, %r238, %r25;
	mov.b32 	 %f537, %r239;

BB2_23:
	mul.rn.f32 	%f77, %f537, %f537;
	and.b32  	%r36, %r386, 1;
	setp.eq.s32	%p55, %r36, 0;
	@%p55 bra 	BB2_53;

	mov.f32 	%f398, 0fBAB6061A;
	mov.f32 	%f399, 0f37CCF5CE;
	fma.rn.f32 	%f538, %f399, %f77, %f398;
	bra.uni 	BB2_54;

BB2_26:
	setp.ne.s32	%p3, %r147, 4;
	mov.f32 	%f572, %f179;
	@%p3 bra 	BB2_131;

	setp.eq.s32	%p6, %r148, 0;
	mov.f32 	%f519, 0f3F800000;
	@%p6 bra 	BB2_29;

	ld.const.f32 	%f519, [%rd49];

BB2_29:
	mov.f32 	%f520, 0f3F000000;
	setp.lt.u32	%p7, %r148, 2;
	@%p7 bra 	BB2_31;

	ld.const.f32 	%f520, [%rd49+4];

BB2_31:
	mov.f32 	%f521, 0f3F800000;
	setp.lt.u32	%p8, %r148, 3;
	@%p8 bra 	BB2_33;

	ld.const.f32 	%f521, [%rd49+8];

BB2_33:
	mov.f32 	%f522, 0f3F000000;
	setp.lt.u32	%p9, %r148, 4;
	@%p9 bra 	BB2_35;

	ld.const.f32 	%f522, [%rd49+12];

BB2_35:
	mul.f32 	%f188, %f519, 0f40490FDC;
	neg.f32 	%f189, %f520;
	fma.rn.f32 	%f190, %f180, 0f377BA882, %f189;
	fma.rn.f32 	%f191, %f183, 0f377BA882, %f189;
	fma.rn.f32 	%f192, %f182, 0f377BA882, %f189;
	fma.rn.f32 	%f193, %f181, 0f377BA882, %f189;
	mul.f32 	%f14, %f188, %f193;
	mul.f32 	%f15, %f188, %f192;
	mul.f32 	%f16, %f188, %f191;
	mul.f32 	%f13, %f188, %f190;
	abs.f32 	%f18, %f13;
	setp.leu.f32	%p10, %f18, 0f3F800000;
	mov.f32 	%f523, %f18;
	@%p10 bra 	BB2_37;

	rcp.approx.f32 	%f19, %f18;
	mov.f32 	%f523, %f19;

BB2_37:
	mov.f32 	%f20, %f523;
	div.full.f32 	%f21, %f521, 0f40490FDC;
	mul.rn.f32 	%f194, %f20, %f20;
	mov.f32 	%f195, 0fC0B59883;
	mov.f32 	%f196, 0fBF52C7EA;
	fma.rn.f32 	%f197, %f194, %f196, %f195;
	mov.f32 	%f198, 0fC0D21907;
	fma.rn.f32 	%f199, %f197, %f194, %f198;
	mul.f32 	%f200, %f194, %f199;
	mul.f32 	%f201, %f20, %f200;
	add.f32 	%f202, %f194, 0f41355DC0;
	mov.f32 	%f203, 0f41E6BD60;
	fma.rn.f32 	%f204, %f202, %f194, %f203;
	mov.f32 	%f205, 0f419D92C8;
	fma.rn.f32 	%f206, %f204, %f194, %f205;
	rcp.approx.f32 	%f207, %f206;
	fma.rn.f32 	%f208, %f201, %f207, %f20;
	mov.f32 	%f209, 0f3FC90FDB;
	sub.f32 	%f210, %f209, %f208;
	setp.gt.f32	%p11, %f18, 0f3F800000;
	selp.f32	%f211, %f210, %f208, %p11;
	mov.b32 	 %r164, %f211;
	mov.b32 	 %r165, %f13;
	and.b32  	%r166, %r165, -2147483648;
	or.b32  	%r167, %r164, %r166;
	mov.b32 	 %f212, %r167;
	setp.gtu.f32	%p12, %f18, 0f7F800000;
	selp.f32	%f25, %f211, %f212, %p12;
	abs.f32 	%f27, %f14;
	setp.leu.f32	%p13, %f27, 0f3F800000;
	mov.f32 	%f524, %f27;
	@%p13 bra 	BB2_39;

	rcp.approx.f32 	%f28, %f27;
	mov.f32 	%f524, %f28;

BB2_39:
	mov.f32 	%f29, %f524;
	mul.rn.f32 	%f213, %f29, %f29;
	fma.rn.f32 	%f216, %f213, %f196, %f195;
	fma.rn.f32 	%f218, %f216, %f213, %f198;
	mul.f32 	%f219, %f213, %f218;
	mul.f32 	%f220, %f29, %f219;
	add.f32 	%f221, %f213, 0f41355DC0;
	fma.rn.f32 	%f223, %f221, %f213, %f203;
	fma.rn.f32 	%f225, %f223, %f213, %f205;
	rcp.approx.f32 	%f226, %f225;
	fma.rn.f32 	%f227, %f220, %f226, %f29;
	sub.f32 	%f229, %f209, %f227;
	setp.gt.f32	%p14, %f27, 0f3F800000;
	selp.f32	%f230, %f229, %f227, %p14;
	mov.b32 	 %r168, %f230;
	mov.b32 	 %r169, %f14;
	and.b32  	%r170, %r169, -2147483648;
	or.b32  	%r171, %r168, %r170;
	mov.b32 	 %f231, %r171;
	setp.gtu.f32	%p15, %f27, 0f7F800000;
	selp.f32	%f31, %f230, %f231, %p15;
	abs.f32 	%f35, %f15;
	setp.leu.f32	%p16, %f35, 0f3F800000;
	mov.f32 	%f525, %f35;
	@%p16 bra 	BB2_41;

	rcp.approx.f32 	%f36, %f35;
	mov.f32 	%f525, %f36;

BB2_41:
	mov.f32 	%f37, %f525;
	mul.rn.f32 	%f234, %f37, %f37;
	fma.rn.f32 	%f237, %f234, %f196, %f195;
	fma.rn.f32 	%f239, %f237, %f234, %f198;
	mul.f32 	%f240, %f234, %f239;
	mul.f32 	%f241, %f37, %f240;
	add.f32 	%f242, %f234, 0f41355DC0;
	fma.rn.f32 	%f244, %f242, %f234, %f203;
	fma.rn.f32 	%f246, %f244, %f234, %f205;
	rcp.approx.f32 	%f247, %f246;
	fma.rn.f32 	%f248, %f241, %f247, %f37;
	sub.f32 	%f250, %f209, %f248;
	setp.gt.f32	%p17, %f35, 0f3F800000;
	selp.f32	%f251, %f250, %f248, %p17;
	mov.b32 	 %r172, %f251;
	mov.b32 	 %r173, %f15;
	and.b32  	%r174, %r173, -2147483648;
	or.b32  	%r175, %r172, %r174;
	mov.b32 	 %f252, %r175;
	setp.gtu.f32	%p18, %f35, 0f7F800000;
	selp.f32	%f40, %f251, %f252, %p18;
	abs.f32 	%f43, %f16;
	setp.leu.f32	%p19, %f43, 0f3F800000;
	mov.f32 	%f526, %f43;
	@%p19 bra 	BB2_43;

	rcp.approx.f32 	%f44, %f43;
	mov.f32 	%f526, %f44;

BB2_43:
	mov.f32 	%f45, %f526;
	mul.rn.f32 	%f253, %f45, %f45;
	fma.rn.f32 	%f256, %f253, %f196, %f195;
	fma.rn.f32 	%f258, %f256, %f253, %f198;
	mul.f32 	%f259, %f253, %f258;
	mul.f32 	%f260, %f45, %f259;
	add.f32 	%f261, %f253, 0f41355DC0;
	fma.rn.f32 	%f263, %f261, %f253, %f203;
	fma.rn.f32 	%f265, %f263, %f253, %f205;
	rcp.approx.f32 	%f266, %f265;
	fma.rn.f32 	%f267, %f260, %f266, %f45;
	sub.f32 	%f269, %f209, %f267;
	setp.gt.f32	%p20, %f43, 0f3F800000;
	selp.f32	%f270, %f269, %f267, %p20;
	mov.b32 	 %r176, %f270;
	mov.b32 	 %r177, %f16;
	and.b32  	%r178, %r177, -2147483648;
	or.b32  	%r179, %r176, %r178;
	mov.b32 	 %f271, %r179;
	setp.gtu.f32	%p21, %f43, 0f7F800000;
	selp.f32	%f272, %f270, %f271, %p21;
	fma.rn.f32 	%f273, %f21, %f272, %f522;
	fma.rn.f32 	%f274, %f21, %f40, %f522;
	fma.rn.f32 	%f275, %f21, %f31, %f522;
	fma.rn.f32 	%f276, %f21, %f25, %f522;
	mul.f32 	%f49, %f273, 0f477FFF00;
	mul.f32 	%f568, %f276, 0f477FFF00;
	mul.f32 	%f569, %f275, 0f477FFF00;
	mul.f32 	%f570, %f274, 0f477FFF00;
	mov.f32 	%f572, %f49;
	bra.uni 	BB2_131;

BB2_53:
	mov.f32 	%f400, 0f3C08839E;
	mov.f32 	%f401, 0fB94CA1F9;
	fma.rn.f32 	%f538, %f401, %f77, %f400;

BB2_54:
	@%p55 bra 	BB2_56;

	mov.f32 	%f402, 0f3D2AAAA5;
	fma.rn.f32 	%f403, %f538, %f77, %f402;
	mov.f32 	%f404, 0fBF000000;
	fma.rn.f32 	%f539, %f403, %f77, %f404;
	bra.uni 	BB2_57;

BB2_56:
	mov.f32 	%f405, 0fBE2AAAA3;
	fma.rn.f32 	%f406, %f538, %f77, %f405;
	mov.f32 	%f407, 0f00000000;
	fma.rn.f32 	%f539, %f406, %f77, %f407;

BB2_57:
	fma.rn.f32 	%f540, %f539, %f537, %f537;
	@%p55 bra 	BB2_59;

	mov.f32 	%f408, 0f3F800000;
	fma.rn.f32 	%f540, %f539, %f77, %f408;

BB2_59:
	and.b32  	%r240, %r386, 2;
	setp.eq.s32	%p58, %r240, 0;
	@%p58 bra 	BB2_61;

	mov.f32 	%f409, 0f00000000;
	mov.f32 	%f410, 0fBF800000;
	fma.rn.f32 	%f540, %f540, %f410, %f409;

BB2_61:
	fma.rn.f32 	%f89, %f67, %f540, %f534;
	fma.rn.f32 	%f411, %f531, %f181, %f70;
	mul.f32 	%f541, %f411, 0f40C90FDC;
	abs.f32 	%f412, %f541;
	setp.neu.f32	%p59, %f412, 0f7F800000;
	@%p59 bra 	BB2_63;

	mov.f32 	%f413, 0f00000000;
	mul.rn.f32 	%f541, %f541, %f413;

BB2_63:
	mul.f32 	%f414, %f541, 0f3F22F983;
	cvt.rni.s32.f32	%r396, %f414;
	cvt.rn.f32.s32	%f415, %r396;
	neg.f32 	%f416, %f415;
	fma.rn.f32 	%f418, %f416, %f392, %f541;
	fma.rn.f32 	%f420, %f416, %f394, %f418;
	fma.rn.f32 	%f542, %f416, %f396, %f420;
	abs.f32 	%f422, %f541;
	setp.leu.f32	%p60, %f422, 0f47CE4780;
	@%p60 bra 	BB2_73;

	mov.b32 	 %r38, %f541;
	shr.u32 	%r39, %r38, 23;
	bfe.u32 	%r243, %r38, 23, 8;
	add.s32 	%r244, %r243, -128;
	shl.b32 	%r245, %r38, 8;
	or.b32  	%r40, %r245, -2147483648;
	shr.u32 	%r41, %r244, 5;
	mov.u32 	%r388, 0;
	mov.u64 	%rd39, __cudart_i2opi_f;
	mov.u32 	%r387, -6;
	mov.u64 	%rd47, %rd1;

BB2_65:
	.pragma "nounroll";
	ld.const.u32 	%r248, [%rd39];
	// inline asm
	{
	mad.lo.cc.u32   %r246, %r248, %r40, %r388;
	madc.hi.u32     %r388, %r248, %r40,  0;
	}
	// inline asm
	st.local.u32 	[%rd47], %r246;
	add.s64 	%rd47, %rd47, 4;
	add.s64 	%rd39, %rd39, 4;
	add.s32 	%r387, %r387, 1;
	setp.ne.s32	%p61, %r387, 0;
	@%p61 bra 	BB2_65;

	and.b32  	%r46, %r38, -2147483648;
	st.local.u32 	[%rd3], %r388;
	mov.u32 	%r251, 6;
	sub.s32 	%r252, %r251, %r41;
	mul.wide.s32 	%rd33, %r252, 4;
	add.s64 	%rd13, %rd1, %rd33;
	ld.local.u32 	%r389, [%rd13];
	ld.local.u32 	%r390, [%rd13+-4];
	and.b32  	%r49, %r39, 31;
	setp.eq.s32	%p62, %r49, 0;
	@%p62 bra 	BB2_68;

	mov.u32 	%r253, 32;
	sub.s32 	%r254, %r253, %r49;
	shr.u32 	%r255, %r390, %r254;
	shl.b32 	%r256, %r389, %r49;
	add.s32 	%r389, %r255, %r256;
	ld.local.u32 	%r257, [%rd13+-8];
	shr.u32 	%r258, %r257, %r254;
	shl.b32 	%r259, %r390, %r49;
	add.s32 	%r390, %r258, %r259;

BB2_68:
	shr.u32 	%r260, %r390, 30;
	shl.b32 	%r261, %r389, 2;
	add.s32 	%r391, %r260, %r261;
	shl.b32 	%r55, %r390, 2;
	shr.u32 	%r262, %r391, 31;
	shr.u32 	%r263, %r389, 30;
	add.s32 	%r56, %r262, %r263;
	setp.eq.s32	%p63, %r262, 0;
	mov.u32 	%r392, %r46;
	mov.u32 	%r393, %r55;
	@%p63 bra 	BB2_70;

	not.b32 	%r264, %r391;
	neg.s32 	%r57, %r55;
	setp.eq.s32	%p64, %r55, 0;
	selp.u32	%r265, 1, 0, %p64;
	add.s32 	%r391, %r265, %r264;
	xor.b32  	%r59, %r46, -2147483648;
	mov.u32 	%r392, %r59;
	mov.u32 	%r393, %r57;

BB2_70:
	mov.u32 	%r61, %r392;
	neg.s32 	%r266, %r56;
	setp.eq.s32	%p65, %r46, 0;
	selp.b32	%r396, %r56, %r266, %p65;
	clz.b32 	%r395, %r391;
	setp.eq.s32	%p66, %r395, 0;
	shl.b32 	%r267, %r391, %r395;
	mov.u32 	%r268, 32;
	sub.s32 	%r269, %r268, %r395;
	shr.u32 	%r270, %r393, %r269;
	add.s32 	%r271, %r270, %r267;
	selp.b32	%r65, %r391, %r271, %p66;
	mov.u32 	%r272, -921707870;
	mul.hi.u32 	%r394, %r65, %r272;
	setp.lt.s32	%p67, %r394, 1;
	@%p67 bra 	BB2_72;

	mul.lo.s32 	%r273, %r65, -921707870;
	shr.u32 	%r274, %r273, 31;
	shl.b32 	%r275, %r394, 1;
	add.s32 	%r394, %r274, %r275;
	add.s32 	%r395, %r395, 1;

BB2_72:
	mov.u32 	%r276, 126;
	sub.s32 	%r277, %r276, %r395;
	shl.b32 	%r278, %r277, 23;
	add.s32 	%r279, %r394, 1;
	shr.u32 	%r280, %r279, 7;
	add.s32 	%r281, %r280, 1;
	shr.u32 	%r282, %r281, 1;
	add.s32 	%r283, %r282, %r278;
	or.b32  	%r284, %r283, %r61;
	mov.b32 	 %f542, %r284;

BB2_73:
	mul.rn.f32 	%f96, %f542, %f542;
	and.b32  	%r72, %r396, 1;
	setp.eq.s32	%p68, %r72, 0;
	@%p68 bra 	BB2_75;

	mov.f32 	%f423, 0fBAB6061A;
	mov.f32 	%f424, 0f37CCF5CE;
	fma.rn.f32 	%f543, %f424, %f96, %f423;
	bra.uni 	BB2_76;

BB2_75:
	mov.f32 	%f425, 0f3C08839E;
	mov.f32 	%f426, 0fB94CA1F9;
	fma.rn.f32 	%f543, %f426, %f96, %f425;

BB2_76:
	@%p68 bra 	BB2_78;

	mov.f32 	%f427, 0f3D2AAAA5;
	fma.rn.f32 	%f428, %f543, %f96, %f427;
	mov.f32 	%f429, 0fBF000000;
	fma.rn.f32 	%f544, %f428, %f96, %f429;
	bra.uni 	BB2_79;

BB2_78:
	mov.f32 	%f430, 0fBE2AAAA3;
	fma.rn.f32 	%f431, %f543, %f96, %f430;
	mov.f32 	%f432, 0f00000000;
	fma.rn.f32 	%f544, %f431, %f96, %f432;

BB2_79:
	fma.rn.f32 	%f545, %f544, %f542, %f542;
	@%p68 bra 	BB2_81;

	mov.f32 	%f433, 0f3F800000;
	fma.rn.f32 	%f545, %f544, %f96, %f433;

BB2_81:
	and.b32  	%r285, %r396, 2;
	setp.eq.s32	%p71, %r285, 0;
	@%p71 bra 	BB2_83;

	mov.f32 	%f434, 0f00000000;
	mov.f32 	%f435, 0fBF800000;
	fma.rn.f32 	%f545, %f545, %f435, %f434;

BB2_83:
	mul.f32 	%f108, %f89, 0f477FFF00;
	fma.rn.f32 	%f436, %f67, %f545, %f534;
	mul.f32 	%f109, %f436, 0f477FFF00;
	fma.rn.f32 	%f439, %f531, %f182, %f70;
	mul.f32 	%f546, %f439, 0f40C90FDC;
	abs.f32 	%f440, %f546;
	setp.neu.f32	%p72, %f440, 0f7F800000;
	@%p72 bra 	BB2_85;

	mov.f32 	%f441, 0f00000000;
	mul.rn.f32 	%f546, %f546, %f441;

BB2_85:
	mul.f32 	%f442, %f546, 0f3F22F983;
	cvt.rni.s32.f32	%r406, %f442;
	cvt.rn.f32.s32	%f443, %r406;
	neg.f32 	%f444, %f443;
	fma.rn.f32 	%f446, %f444, %f392, %f546;
	fma.rn.f32 	%f448, %f444, %f394, %f446;
	fma.rn.f32 	%f547, %f444, %f396, %f448;
	abs.f32 	%f450, %f546;
	setp.leu.f32	%p73, %f450, 0f47CE4780;
	@%p73 bra 	BB2_95;

	mov.b32 	 %r74, %f546;
	shr.u32 	%r75, %r74, 23;
	bfe.u32 	%r288, %r74, 23, 8;
	add.s32 	%r289, %r288, -128;
	shl.b32 	%r290, %r74, 8;
	or.b32  	%r76, %r290, -2147483648;
	shr.u32 	%r77, %r289, 5;
	mov.u32 	%r398, 0;
	mov.u64 	%rd40, __cudart_i2opi_f;
	mov.u32 	%r397, -6;
	mov.u64 	%rd46, %rd1;

BB2_87:
	.pragma "nounroll";
	ld.const.u32 	%r293, [%rd40];
	// inline asm
	{
	mad.lo.cc.u32   %r291, %r293, %r76, %r398;
	madc.hi.u32     %r398, %r293, %r76,  0;
	}
	// inline asm
	st.local.u32 	[%rd46], %r291;
	add.s64 	%rd46, %rd46, 4;
	add.s64 	%rd40, %rd40, 4;
	add.s32 	%r397, %r397, 1;
	setp.ne.s32	%p74, %r397, 0;
	@%p74 bra 	BB2_87;

	and.b32  	%r82, %r74, -2147483648;
	st.local.u32 	[%rd3], %r398;
	mov.u32 	%r296, 6;
	sub.s32 	%r297, %r296, %r77;
	mul.wide.s32 	%rd35, %r297, 4;
	add.s64 	%rd18, %rd1, %rd35;
	ld.local.u32 	%r399, [%rd18];
	ld.local.u32 	%r400, [%rd18+-4];
	and.b32  	%r85, %r75, 31;
	setp.eq.s32	%p75, %r85, 0;
	@%p75 bra 	BB2_90;

	mov.u32 	%r298, 32;
	sub.s32 	%r299, %r298, %r85;
	shr.u32 	%r300, %r400, %r299;
	shl.b32 	%r301, %r399, %r85;
	add.s32 	%r399, %r300, %r301;
	ld.local.u32 	%r302, [%rd18+-8];
	shr.u32 	%r303, %r302, %r299;
	shl.b32 	%r304, %r400, %r85;
	add.s32 	%r400, %r303, %r304;

BB2_90:
	shr.u32 	%r305, %r400, 30;
	shl.b32 	%r306, %r399, 2;
	add.s32 	%r401, %r305, %r306;
	shl.b32 	%r91, %r400, 2;
	shr.u32 	%r307, %r401, 31;
	shr.u32 	%r308, %r399, 30;
	add.s32 	%r92, %r307, %r308;
	setp.eq.s32	%p76, %r307, 0;
	mov.u32 	%r402, %r82;
	mov.u32 	%r403, %r91;
	@%p76 bra 	BB2_92;

	not.b32 	%r309, %r401;
	neg.s32 	%r93, %r91;
	setp.eq.s32	%p77, %r91, 0;
	selp.u32	%r310, 1, 0, %p77;
	add.s32 	%r401, %r310, %r309;
	xor.b32  	%r95, %r82, -2147483648;
	mov.u32 	%r402, %r95;
	mov.u32 	%r403, %r93;

BB2_92:
	mov.u32 	%r97, %r402;
	neg.s32 	%r311, %r92;
	setp.eq.s32	%p78, %r82, 0;
	selp.b32	%r406, %r92, %r311, %p78;
	clz.b32 	%r405, %r401;
	setp.eq.s32	%p79, %r405, 0;
	shl.b32 	%r312, %r401, %r405;
	mov.u32 	%r313, 32;
	sub.s32 	%r314, %r313, %r405;
	shr.u32 	%r315, %r403, %r314;
	add.s32 	%r316, %r315, %r312;
	selp.b32	%r101, %r401, %r316, %p79;
	mov.u32 	%r317, -921707870;
	mul.hi.u32 	%r404, %r101, %r317;
	setp.lt.s32	%p80, %r404, 1;
	@%p80 bra 	BB2_94;

	mul.lo.s32 	%r318, %r101, -921707870;
	shr.u32 	%r319, %r318, 31;
	shl.b32 	%r320, %r404, 1;
	add.s32 	%r404, %r319, %r320;
	add.s32 	%r405, %r405, 1;

BB2_94:
	mov.u32 	%r321, 126;
	sub.s32 	%r322, %r321, %r405;
	shl.b32 	%r323, %r322, 23;
	add.s32 	%r324, %r404, 1;
	shr.u32 	%r325, %r324, 7;
	add.s32 	%r326, %r325, 1;
	shr.u32 	%r327, %r326, 1;
	add.s32 	%r328, %r327, %r323;
	or.b32  	%r329, %r328, %r97;
	mov.b32 	 %f547, %r329;

BB2_95:
	mul.rn.f32 	%f118, %f547, %f547;
	and.b32  	%r108, %r406, 1;
	setp.eq.s32	%p81, %r108, 0;
	@%p81 bra 	BB2_97;

	mov.f32 	%f451, 0fBAB6061A;
	mov.f32 	%f452, 0f37CCF5CE;
	fma.rn.f32 	%f548, %f452, %f118, %f451;
	bra.uni 	BB2_98;

BB2_97:
	mov.f32 	%f453, 0f3C08839E;
	mov.f32 	%f454, 0fB94CA1F9;
	fma.rn.f32 	%f548, %f454, %f118, %f453;

BB2_98:
	@%p81 bra 	BB2_100;

	mov.f32 	%f455, 0f3D2AAAA5;
	fma.rn.f32 	%f456, %f548, %f118, %f455;
	mov.f32 	%f457, 0fBF000000;
	fma.rn.f32 	%f549, %f456, %f118, %f457;
	bra.uni 	BB2_101;

BB2_100:
	mov.f32 	%f458, 0fBE2AAAA3;
	fma.rn.f32 	%f459, %f548, %f118, %f458;
	mov.f32 	%f460, 0f00000000;
	fma.rn.f32 	%f549, %f459, %f118, %f460;

BB2_101:
	fma.rn.f32 	%f550, %f549, %f547, %f547;
	@%p81 bra 	BB2_103;

	mov.f32 	%f461, 0f3F800000;
	fma.rn.f32 	%f550, %f549, %f118, %f461;

BB2_103:
	and.b32  	%r330, %r406, 2;
	setp.eq.s32	%p84, %r330, 0;
	@%p84 bra 	BB2_105;

	mov.f32 	%f462, 0f00000000;
	mov.f32 	%f463, 0fBF800000;
	fma.rn.f32 	%f550, %f550, %f463, %f462;

BB2_105:
	fma.rn.f32 	%f464, %f67, %f550, %f534;
	mul.f32 	%f132, %f464, 0f477FFF00;
	fma.rn.f32 	%f465, %f531, %f183, %f70;
	mul.f32 	%f551, %f465, 0f40C90FDC;
	abs.f32 	%f466, %f551;
	setp.neu.f32	%p85, %f466, 0f7F800000;
	@%p85 bra 	BB2_107;

	mov.f32 	%f467, 0f00000000;
	mul.rn.f32 	%f551, %f551, %f467;

BB2_107:
	mul.f32 	%f468, %f551, 0f3F22F983;
	cvt.rni.s32.f32	%r416, %f468;
	cvt.rn.f32.s32	%f469, %r416;
	neg.f32 	%f470, %f469;
	fma.rn.f32 	%f472, %f470, %f392, %f551;
	fma.rn.f32 	%f474, %f470, %f394, %f472;
	fma.rn.f32 	%f552, %f470, %f396, %f474;
	abs.f32 	%f476, %f551;
	setp.leu.f32	%p86, %f476, 0f47CE4780;
	@%p86 bra 	BB2_117;

	mov.b32 	 %r110, %f551;
	shr.u32 	%r111, %r110, 23;
	bfe.u32 	%r333, %r110, 23, 8;
	add.s32 	%r334, %r333, -128;
	shl.b32 	%r335, %r110, 8;
	or.b32  	%r112, %r335, -2147483648;
	shr.u32 	%r113, %r334, 5;
	mov.u32 	%r408, 0;
	mov.u64 	%rd41, __cudart_i2opi_f;
	mov.u32 	%r407, -6;
	mov.u64 	%rd45, %rd1;

BB2_109:
	.pragma "nounroll";
	ld.const.u32 	%r338, [%rd41];
	// inline asm
	{
	mad.lo.cc.u32   %r336, %r338, %r112, %r408;
	madc.hi.u32     %r408, %r338, %r112,  0;
	}
	// inline asm
	st.local.u32 	[%rd45], %r336;
	add.s64 	%rd45, %rd45, 4;
	add.s64 	%rd41, %rd41, 4;
	add.s32 	%r407, %r407, 1;
	setp.ne.s32	%p87, %r407, 0;
	@%p87 bra 	BB2_109;

	and.b32  	%r118, %r110, -2147483648;
	st.local.u32 	[%rd3], %r408;
	mov.u32 	%r341, 6;
	sub.s32 	%r342, %r341, %r113;
	mul.wide.s32 	%rd37, %r342, 4;
	add.s64 	%rd23, %rd1, %rd37;
	ld.local.u32 	%r409, [%rd23];
	ld.local.u32 	%r410, [%rd23+-4];
	and.b32  	%r121, %r111, 31;
	setp.eq.s32	%p88, %r121, 0;
	@%p88 bra 	BB2_112;

	mov.u32 	%r343, 32;
	sub.s32 	%r344, %r343, %r121;
	shr.u32 	%r345, %r410, %r344;
	shl.b32 	%r346, %r409, %r121;
	add.s32 	%r409, %r345, %r346;
	ld.local.u32 	%r347, [%rd23+-8];
	shr.u32 	%r348, %r347, %r344;
	shl.b32 	%r349, %r410, %r121;
	add.s32 	%r410, %r348, %r349;

BB2_112:
	shr.u32 	%r350, %r410, 30;
	shl.b32 	%r351, %r409, 2;
	add.s32 	%r411, %r350, %r351;
	shl.b32 	%r127, %r410, 2;
	shr.u32 	%r352, %r411, 31;
	shr.u32 	%r353, %r409, 30;
	add.s32 	%r128, %r352, %r353;
	setp.eq.s32	%p89, %r352, 0;
	mov.u32 	%r412, %r118;
	mov.u32 	%r413, %r127;
	@%p89 bra 	BB2_114;

	not.b32 	%r354, %r411;
	neg.s32 	%r129, %r127;
	setp.eq.s32	%p90, %r127, 0;
	selp.u32	%r355, 1, 0, %p90;
	add.s32 	%r411, %r355, %r354;
	xor.b32  	%r131, %r118, -2147483648;
	mov.u32 	%r412, %r131;
	mov.u32 	%r413, %r129;

BB2_114:
	mov.u32 	%r133, %r412;
	neg.s32 	%r356, %r128;
	setp.eq.s32	%p91, %r118, 0;
	selp.b32	%r416, %r128, %r356, %p91;
	clz.b32 	%r415, %r411;
	setp.eq.s32	%p92, %r415, 0;
	shl.b32 	%r357, %r411, %r415;
	mov.u32 	%r358, 32;
	sub.s32 	%r359, %r358, %r415;
	shr.u32 	%r360, %r413, %r359;
	add.s32 	%r361, %r360, %r357;
	selp.b32	%r137, %r411, %r361, %p92;
	mov.u32 	%r362, -921707870;
	mul.hi.u32 	%r414, %r137, %r362;
	setp.lt.s32	%p93, %r414, 1;
	@%p93 bra 	BB2_116;

	mul.lo.s32 	%r363, %r137, -921707870;
	shr.u32 	%r364, %r363, 31;
	shl.b32 	%r365, %r414, 1;
	add.s32 	%r414, %r364, %r365;
	add.s32 	%r415, %r415, 1;

BB2_116:
	mov.u32 	%r366, 126;
	sub.s32 	%r367, %r366, %r415;
	shl.b32 	%r368, %r367, 23;
	add.s32 	%r369, %r414, 1;
	shr.u32 	%r370, %r369, 7;
	add.s32 	%r371, %r370, 1;
	shr.u32 	%r372, %r371, 1;
	add.s32 	%r373, %r372, %r368;
	or.b32  	%r374, %r373, %r133;
	mov.b32 	 %f552, %r374;

BB2_117:
	mul.rn.f32 	%f140, %f552, %f552;
	and.b32  	%r144, %r416, 1;
	setp.eq.s32	%p94, %r144, 0;
	@%p94 bra 	BB2_119;

	mov.f32 	%f477, 0fBAB6061A;
	mov.f32 	%f478, 0f37CCF5CE;
	fma.rn.f32 	%f553, %f478, %f140, %f477;
	bra.uni 	BB2_120;

BB2_119:
	mov.f32 	%f479, 0f3C08839E;
	mov.f32 	%f480, 0fB94CA1F9;
	fma.rn.f32 	%f553, %f480, %f140, %f479;

BB2_120:
	@%p94 bra 	BB2_122;

	mov.f32 	%f481, 0f3D2AAAA5;
	fma.rn.f32 	%f482, %f553, %f140, %f481;
	mov.f32 	%f483, 0fBF000000;
	fma.rn.f32 	%f554, %f482, %f140, %f483;
	bra.uni 	BB2_123;

BB2_122:
	mov.f32 	%f484, 0fBE2AAAA3;
	fma.rn.f32 	%f485, %f553, %f140, %f484;
	mov.f32 	%f486, 0f00000000;
	fma.rn.f32 	%f554, %f485, %f140, %f486;

BB2_123:
	fma.rn.f32 	%f555, %f554, %f552, %f552;
	@%p94 bra 	BB2_125;

	mov.f32 	%f487, 0f3F800000;
	fma.rn.f32 	%f555, %f554, %f140, %f487;

BB2_125:
	and.b32  	%r375, %r416, 2;
	setp.eq.s32	%p97, %r375, 0;
	@%p97 bra 	BB2_127;

	mov.f32 	%f488, 0f00000000;
	mov.f32 	%f489, 0fBF800000;
	fma.rn.f32 	%f555, %f555, %f489, %f488;

BB2_127:
	fma.rn.f32 	%f490, %f67, %f555, %f534;
	mul.f32 	%f155, %f490, 0f477FFF00;
	mov.f32 	%f568, %f108;
	mov.f32 	%f569, %f109;
	mov.f32 	%f570, %f132;
	mov.f32 	%f572, %f155;

BB2_131:
	mov.f32 	%f175, %f572;
	max.f32 	%f506, %f568, %f179;
	mov.f32 	%f507, 0f477FFF00;
	min.f32 	%f508, %f506, %f507;
	max.f32 	%f509, %f569, %f179;
	min.f32 	%f510, %f509, %f507;
	max.f32 	%f511, %f570, %f179;
	min.f32 	%f512, %f511, %f507;
	max.f32 	%f513, %f175, %f179;
	min.f32 	%f514, %f513, %f507;
	add.f32 	%f515, %f508, 0f3F000000;
	add.f32 	%f516, %f510, 0f3F000000;
	add.f32 	%f517, %f512, 0f3F000000;
	add.f32 	%f518, %f514, 0f3F000000;
	st.global.v4.f32 	[%rd2], {%f515, %f516, %f517, %f518};
	ret;
}

	// .globl	Stretch
.entry Stretch(
	.param .u64 .ptr .global .align 16 Stretch_param_0,
	.param .u32 Stretch_param_1,
	.param .u64 .ptr .global .align 16 Stretch_param_2,
	.param .align 16 .b8 Stretch_param_3[16],
	.param .align 16 .b8 Stretch_param_4[16]
)
{
	.reg .pred 	%p<13>;
	.reg .f32 	%f<65>;
	.reg .b32 	%r<25>;
	.reg .b64 	%rd<29>;


	ld.param.u64 	%rd11, [Stretch_param_0];
	ld.param.u32 	%r1, [Stretch_param_1];
	ld.param.u64 	%rd10, [Stretch_param_2];
	ld.param.v4.f32 	{%f26, %f27, %f28, %f29}, [Stretch_param_3];
	ld.param.v4.f32 	{%f30, %f31, %f32, %f33}, [Stretch_param_4];
	mov.b32	%r2, %envreg3;
	mov.u32 	%r3, %ctaid.x;
	mov.u32 	%r4, %ntid.x;
	mad.lo.s32 	%r5, %r3, %r4, %r2;
	mov.u32 	%r6, %tid.x;
	add.s32 	%r7, %r5, %r6;
	mov.u32 	%r8, %ctaid.y;
	mov.u32 	%r9, %ntid.y;
	mov.b32	%r10, %envreg4;
	mad.lo.s32 	%r11, %r8, %r9, %r10;
	mov.u32 	%r12, %tid.y;
	add.s32 	%r13, %r11, %r12;
	mov.b32	%r14, %envreg6;
	mul.lo.s32 	%r15, %r4, %r14;
	mad.lo.s32 	%r16, %r15, %r13, %r7;
	mul.wide.s32 	%rd12, %r16, 16;
	add.s64 	%rd1, %rd11, %rd12;
	ld.global.v4.f32 	{%f34, %f35, %f36, %f37}, [%rd1];
	and.b32  	%r17, %r1, 1;
	setp.eq.b32	%p1, %r17, 1;
	@!%p1 bra 	BB3_5;
	bra.uni 	BB3_1;

BB3_1:
	setp.eq.f32	%p2, %f28, %f32;
	@%p2 bra 	BB3_5;

	mov.u64 	%rd25, 65535;
	setp.ge.f32	%p3, %f36, 0f477FFF00;
	@%p3 bra 	BB3_4;

	cvt.rzi.u32.f32	%r18, %f36;
	cvt.u64.u32	%rd25, %r18;

BB3_4:
	shl.b64 	%rd14, %rd25, 4;
	add.s64 	%rd15, %rd10, %rd14;
	ld.global.nc.v4.f32 	{%f39, %f40, %f41, %f42}, [%rd15];
	mov.f32 	%f61, %f41;

BB3_5:
	and.b32  	%r19, %r1, 2;
	setp.eq.s32	%p4, %r19, 0;
	@%p4 bra 	BB3_10;

	setp.eq.f32	%p5, %f27, %f31;
	@%p5 bra 	BB3_10;

	mov.u64 	%rd26, 65535;
	setp.ge.f32	%p6, %f35, 0f477FFF00;
	@%p6 bra 	BB3_9;

	cvt.rzi.u32.f32	%r20, %f35;
	cvt.u64.u32	%rd26, %r20;

BB3_9:
	shl.b64 	%rd17, %rd26, 4;
	add.s64 	%rd18, %rd10, %rd17;
	ld.global.nc.v4.f32 	{%f45, %f46, %f47, %f48}, [%rd18];
	mov.f32 	%f62, %f46;

BB3_10:
	and.b32  	%r21, %r1, 4;
	setp.eq.s32	%p7, %r21, 0;
	@%p7 bra 	BB3_15;

	setp.eq.f32	%p8, %f26, %f30;
	@%p8 bra 	BB3_15;

	mov.u64 	%rd27, 65535;
	setp.ge.f32	%p9, %f34, 0f477FFF00;
	@%p9 bra 	BB3_14;

	cvt.rzi.u32.f32	%r22, %f34;
	cvt.u64.u32	%rd27, %r22;

BB3_14:
	shl.b64 	%rd20, %rd27, 4;
	add.s64 	%rd21, %rd10, %rd20;
	ld.global.nc.v4.f32 	{%f51, %f52, %f53, %f54}, [%rd21];
	mov.f32 	%f63, %f51;

BB3_15:
	and.b32  	%r23, %r1, 8;
	setp.eq.s32	%p10, %r23, 0;
	@%p10 bra 	BB3_20;

	setp.eq.f32	%p11, %f29, %f33;
	@%p11 bra 	BB3_20;

	mov.u64 	%rd28, 65535;
	setp.ge.f32	%p12, %f37, 0f477FFF00;
	@%p12 bra 	BB3_19;

	cvt.rzi.u32.f32	%r24, %f37;
	cvt.u64.u32	%rd28, %r24;

BB3_19:
	shl.b64 	%rd23, %rd28, 4;
	add.s64 	%rd24, %rd10, %rd23;
	ld.global.nc.v4.f32 	{%f57, %f58, %f59, %f60}, [%rd24];
	mov.f32 	%f64, %f60;

BB3_20:
	st.global.v4.f32 	[%rd1], {%f63, %f62, %f61, %f64};
	ret;
}

	// .globl	Equalize
.entry Equalize(
	.param .u64 .ptr .global .align 16 Equalize_param_0,
	.param .u32 Equalize_param_1,
	.param .u64 .ptr .global .align 16 Equalize_param_2,
	.param .align 16 .b8 Equalize_param_3[16],
	.param .align 16 .b8 Equalize_param_4[16]
)
{
	.reg .pred 	%p<7>;
	.reg .b16 	%rs<3>;
	.reg .f32 	%f<58>;
	.reg .b32 	%r<20>;
	.reg .b64 	%rd<32>;


	ld.param.u64 	%rd11, [Equalize_param_0];
	ld.param.u64 	%rd10, [Equalize_param_2];
	ld.param.v4.f32 	{%f29, %f30, %f31, %f32}, [Equalize_param_3];
	ld.param.v4.f32 	{%f33, %f34, %f35, %f36}, [Equalize_param_4];
	mov.b32	%r1, %envreg3;
	mov.u32 	%r2, %ctaid.x;
	mov.u32 	%r3, %ntid.x;
	mad.lo.s32 	%r4, %r2, %r3, %r1;
	mov.u32 	%r5, %tid.x;
	add.s32 	%r6, %r4, %r5;
	mov.u32 	%r7, %ctaid.y;
	mov.u32 	%r8, %ntid.y;
	mov.b32	%r9, %envreg4;
	mad.lo.s32 	%r10, %r7, %r8, %r9;
	mov.u32 	%r11, %tid.y;
	add.s32 	%r12, %r10, %r11;
	mov.b32	%r13, %envreg6;
	mul.lo.s32 	%r14, %r3, %r13;
	mad.lo.s32 	%r15, %r14, %r12, %r6;
	mul.wide.s32 	%rd12, %r15, 16;
	add.s64 	%rd1, %rd11, %rd12;
	ld.global.v4.f32 	{%f37, %f38, %f39, %f40}, [%rd1];
	ld.param.u8 	%rs1, [Equalize_param_1+1];
	and.b16  	%rs2, %rs1, 1;
	setp.eq.b16	%p1, %rs2, 1;
	@!%p1 bra 	BB4_11;
	bra.uni 	BB4_1;

BB4_1:
	setp.eq.f32	%p2, %f31, %f35;
	@%p2 bra 	BB4_11;

	mov.u64 	%rd13, 65535;
	setp.ge.f32	%p3, %f39, 0f477FFF00;
	mov.u64 	%rd31, %rd13;
	@%p3 bra 	BB4_4;

	cvt.rzi.u32.f32	%r16, %f39;
	cvt.u64.u32	%rd2, %r16;
	mov.u64 	%rd31, %rd2;

BB4_4:
	mov.u64 	%rd3, %rd31;
	shl.b64 	%rd15, %rd3, 4;
	add.s64 	%rd16, %rd10, %rd15;
	ld.global.nc.v4.f32 	{%f41, %f42, %f43, %f44}, [%rd16];
	setp.ge.f32	%p4, %f38, 0f477FFF00;
	mov.u64 	%rd30, %rd13;
	@%p4 bra 	BB4_6;

	cvt.rzi.u32.f32	%r17, %f38;
	cvt.u64.u32	%rd30, %r17;

BB4_6:
	shl.b64 	%rd18, %rd30, 4;
	add.s64 	%rd19, %rd10, %rd18;
	ld.global.nc.v4.f32 	{%f45, %f46, %f47, %f48}, [%rd19];
	setp.ge.f32	%p5, %f37, 0f477FFF00;
	mov.u64 	%rd29, %rd13;
	@%p5 bra 	BB4_8;

	cvt.rzi.u32.f32	%r18, %f37;
	cvt.u64.u32	%rd29, %r18;

BB4_8:
	shl.b64 	%rd21, %rd29, 4;
	add.s64 	%rd22, %rd10, %rd21;
	ld.global.nc.v4.f32 	{%f49, %f50, %f51, %f52}, [%rd22];
	setp.ge.f32	%p6, %f40, 0f477FFF00;
	mov.u64 	%rd28, %rd13;
	@%p6 bra 	BB4_10;

	cvt.rzi.u32.f32	%r19, %f40;
	cvt.u64.u32	%rd28, %r19;

BB4_10:
	shl.b64 	%rd23, %rd28, 4;
	add.s64 	%rd24, %rd10, %rd23;
	ld.global.nc.v4.f32 	{%f53, %f54, %f55, %f56}, [%rd24];
	st.global.v4.f32 	[%rd1], {%f51, %f47, %f43, %f55};

BB4_11:
	ret;
}

	// .globl	Histogram
.entry Histogram(
	.param .u64 .ptr .global .align 16 Histogram_param_0,
	.param .u32 Histogram_param_1,
	.param .u32 Histogram_param_2,
	.param .u32 Histogram_param_3,
	.param .u64 .ptr .global .align 16 Histogram_param_4
)
{
	.reg .pred 	%p<13>;
	.reg .b16 	%rs<3>;
	.reg .f32 	%f<46>;
	.reg .b32 	%r<20>;
	.reg .b64 	%rd<12>;


	ld.param.u64 	%rd3, [Histogram_param_0];
	ld.param.u32 	%r1, [Histogram_param_2];
	ld.param.u32 	%r2, [Histogram_param_3];
	ld.param.u64 	%rd4, [Histogram_param_4];
	ld.param.u8 	%rs1, [Histogram_param_1+1];
	and.b16  	%rs2, %rs1, 1;
	setp.eq.b16	%p1, %rs2, 1;
	@!%p1 bra 	BB5_21;
	bra.uni 	BB5_1;

BB5_1:
	mov.b32	%r3, %envreg3;
	mov.u32 	%r4, %ctaid.x;
	mov.u32 	%r5, %ntid.x;
	mad.lo.s32 	%r6, %r4, %r5, %r3;
	mov.u32 	%r7, %tid.x;
	add.s32 	%r8, %r6, %r7;
	mov.u32 	%r9, %ctaid.y;
	mov.u32 	%r10, %ntid.y;
	mov.b32	%r11, %envreg4;
	mad.lo.s32 	%r12, %r9, %r10, %r11;
	mov.u32 	%r13, %tid.y;
	add.s32 	%r14, %r12, %r13;
	mov.b32	%r15, %envreg6;
	mul.lo.s32 	%r16, %r5, %r15;
	mad.lo.s32 	%r17, %r16, %r14, %r8;
	mul.wide.s32 	%rd5, %r17, 16;
	add.s64 	%rd6, %rd3, %rd5;
	ld.global.nc.v4.f32 	{%f14, %f15, %f16, %f17}, [%rd6];
	mov.f32 	%f45, %f16;
	setp.eq.s32	%p2, %r2, 2;
	@%p2 bra 	BB5_18;

	mul.f32 	%f18, %f15, 0f3F371498;
	fma.rn.f32 	%f19, %f16, 0f3E59C27F, %f18;
	fma.rn.f32 	%f45, %f14, 0f3D93D641, %f19;
	setp.gt.s32	%p3, %r1, 3;
	@%p3 bra 	BB5_7;

	setp.eq.s32	%p9, %r1, 1;
	@%p9 bra 	BB5_17;

	setp.eq.s32	%p10, %r1, 2;
	@%p10 bra 	BB5_16;
	bra.uni 	BB5_5;

BB5_16:
	max.f32 	%f38, %f16, %f15;
	max.f32 	%f45, %f38, %f14;
	bra.uni 	BB5_18;

BB5_7:
	setp.gt.s32	%p4, %r1, 7;
	@%p4 bra 	BB5_11;

	setp.eq.s32	%p7, %r1, 4;
	@%p7 bra 	BB5_14;
	bra.uni 	BB5_9;

BB5_14:
	mul.f32 	%f28, %f15, 0f3F16393F;
	fma.rn.f32 	%f29, %f16, 0f3E99016D, %f28;
	fma.rn.f32 	%f45, %f14, 0f3DEA3055, %f29;
	bra.uni 	BB5_18;

BB5_11:
	setp.eq.s32	%p5, %r1, 9;
	@%p5 bra 	BB5_15;
	bra.uni 	BB5_12;

BB5_15:
	mul.f32 	%f30, %f15, %f15;
	fma.rn.f32 	%f31, %f16, %f16, %f30;
	fma.rn.f32 	%f32, %f14, %f14, %f31;
	div.full.f32 	%f45, %f32, 0f483FFF40;
	bra.uni 	BB5_18;

BB5_17:
	add.f32 	%f39, %f16, %f15;
	add.f32 	%f40, %f14, %f39;
	div.full.f32 	%f45, %f40, 0f40400000;
	bra.uni 	BB5_18;

BB5_5:
	setp.eq.s32	%p11, %r1, 3;
	@%p11 bra 	BB5_6;
	bra.uni 	BB5_18;

BB5_6:
	min.f32 	%f33, %f16, %f15;
	min.f32 	%f34, %f33, %f14;
	max.f32 	%f35, %f16, %f15;
	max.f32 	%f36, %f35, %f14;
	add.f32 	%f37, %f34, %f36;
	mul.f32 	%f45, %f37, 0f3F000000;
	bra.uni 	BB5_18;

BB5_9:
	setp.eq.s32	%p8, %r1, 5;
	@%p8 bra 	BB5_10;
	bra.uni 	BB5_18;

BB5_10:
	mul.f32 	%f26, %f15, 0f3F16393F;
	fma.rn.f32 	%f27, %f16, 0f3E99016D, %f26;
	fma.rn.f32 	%f45, %f14, 0f3DEA3055, %f27;
	bra.uni 	BB5_18;

BB5_12:
	setp.ne.s32	%p6, %r1, 8;
	@%p6 bra 	BB5_18;

	mul.f32 	%f20, %f15, %f15;
	fma.rn.f32 	%f21, %f16, %f16, %f20;
	fma.rn.f32 	%f22, %f14, %f14, %f21;
	sqrt.approx.f32 	%f23, %f22;
	mov.f32 	%f24, 0f40400000;
	sqrt.approx.f32 	%f25, %f24;
	div.full.f32 	%f45, %f23, %f25;

BB5_18:
	mov.f32 	%f41, 0f00000000;
	max.f32 	%f42, %f45, %f41;
	mov.f32 	%f43, 0f477FFF00;
	min.f32 	%f44, %f42, %f43;
	add.f32 	%f13, %f44, 0f3F000000;
	mov.u64 	%rd11, 65535;
	setp.ge.f32	%p12, %f13, 0f477FFF00;
	@%p12 bra 	BB5_20;

	cvt.rzi.u32.f32	%r18, %f13;
	cvt.u64.u32	%rd11, %r18;

BB5_20:
	shl.b64 	%rd8, %rd11, 4;
	add.s64 	%rd9, %rd4, %rd8;
	add.s64 	%rd10, %rd9, 8;
	atom.global.add.u32 	%r19, [%rd10], 1;

BB5_21:
	ret;
}

	// .globl	BlurRow
.entry BlurRow(
	.param .u64 .ptr .global .align 16 BlurRow_param_0,
	.param .u64 .ptr .global .align 16 BlurRow_param_1,
	.param .u32 BlurRow_param_2,
	.param .u64 .ptr .const .align 4 BlurRow_param_3,
	.param .u32 BlurRow_param_4,
	.param .u32 BlurRow_param_5,
	.param .u32 BlurRow_param_6,
	.param .u64 .ptr .shared .align 16 BlurRow_param_7
)
{
	.reg .pred 	%p<9>;
	.reg .f32 	%f<77>;
	.reg .b32 	%r<52>;
	.reg .b64 	%rd<31>;


	ld.param.u64 	%rd8, [BlurRow_param_0];
	ld.param.u64 	%rd9, [BlurRow_param_1];
	ld.param.u64 	%rd10, [BlurRow_param_3];
	ld.param.u32 	%r19, [BlurRow_param_4];
	ld.param.u32 	%r20, [BlurRow_param_5];
	ld.param.u64 	%rd11, [BlurRow_param_7];
	mov.b32	%r21, %envreg3;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %ntid.x;
	mad.lo.s32 	%r22, %r1, %r2, %r21;
	mov.u32 	%r3, %tid.x;
	add.s32 	%r4, %r22, %r3;
	mov.u32 	%r23, %ctaid.y;
	mov.u32 	%r24, %ntid.y;
	mov.b32	%r25, %envreg4;
	mad.lo.s32 	%r26, %r23, %r24, %r25;
	mov.u32 	%r27, %tid.y;
	add.s32 	%r5, %r26, %r27;
	add.s32 	%r6, %r2, %r19;
	setp.ge.u32	%p1, %r3, %r6;
	@%p1 bra 	BB6_3;

	mov.b32	%r28, %envreg0;
	add.s32 	%r29, %r1, %r28;
	mul.lo.s32 	%r30, %r29, %r2;
	add.s32 	%r31, %r19, -1;
	shr.u32 	%r32, %r31, 1;
	mul.lo.s32 	%r7, %r5, %r20;
	sub.s32 	%r8, %r30, %r32;
	add.s32 	%r9, %r20, -1;
	mov.u32 	%r44, %r3;

BB6_2:
	mov.u32 	%r10, %r44;
	add.s32 	%r33, %r8, %r10;
	mov.u32 	%r34, 0;
	max.s32 	%r35, %r33, %r34;
	min.s32 	%r36, %r35, %r9;
	add.s32 	%r37, %r36, %r7;
	mul.wide.s32 	%rd12, %r37, 16;
	add.s64 	%rd13, %rd8, %rd12;
	ld.global.v4.f32 	{%f25, %f26, %f27, %f28}, [%rd13];
	mul.wide.s32 	%rd14, %r10, 16;
	add.s64 	%rd15, %rd11, %rd14;
	st.shared.v4.f32 	[%rd15], {%f25, %f26, %f27, %f28};
	add.s32 	%r11, %r10, %r2;
	setp.lt.u32	%p2, %r11, %r6;
	mov.u32 	%r44, %r11;
	@%p2 bra 	BB6_2;

BB6_3:
	bar.sync 	0;
	setp.ge.u32	%p3, %r4, %r20;
	@%p3 bra 	BB6_12;

	mov.f32 	%f76, 0f00000000;
	mov.f32 	%f75, %f76;
	mov.f32 	%f74, %f76;
	mov.f32 	%f73, %f76;
	mov.u32 	%r50, 0;
	setp.lt.u32	%p4, %r19, 9;
	@%p4 bra 	BB6_8;

	cvt.s64.s32	%rd1, %r3;
	mov.f32 	%f76, 0f00000000;
	mov.f32 	%f75, %f76;
	mov.f32 	%f74, %f76;
	mov.f32 	%f73, %f76;
	mov.u32 	%r51, 0;
	mov.u32 	%r45, %r51;

BB6_6:
	mov.u32 	%r13, %r51;
	mov.u32 	%r12, %r45;
	cvt.s64.s32	%rd16, %r13;
	mul.wide.s32 	%rd17, %r13, 4;
	add.s64 	%rd18, %rd10, %rd17;
	ld.const.f32 	%f41, [%rd18];
	add.s64 	%rd19, %rd16, %rd1;
	shl.b64 	%rd20, %rd19, 4;
	add.s64 	%rd21, %rd11, %rd20;
	ld.shared.v4.f32 	{%f42, %f43, %f44, %f45}, [%rd21];
	fma.rn.f32 	%f76, %f45, %f41, %f76;
	fma.rn.f32 	%f75, %f44, %f41, %f75;
	fma.rn.f32 	%f74, %f43, %f41, %f74;
	fma.rn.f32 	%f73, %f42, %f41, %f73;
	add.s32 	%r14, %r13, 1;
	add.s32 	%r45, %r12, 1;
	setp.lt.s32	%p5, %r45, 8;
	mov.u32 	%r51, %r14;
	@%p5 bra 	BB6_6;

	add.s32 	%r42, %r13, 9;
	setp.lt.u32	%p6, %r42, %r19;
	mov.u32 	%r45, 0;
	mov.u32 	%r46, %r14;
	mov.u32 	%r50, %r14;
	mov.u32 	%r51, %r46;
	@%p6 bra 	BB6_6;

BB6_8:
	mov.u32 	%r49, %r50;
	setp.ge.u32	%p7, %r49, %r19;
	@%p7 bra 	BB6_11;

	cvt.s64.s32	%rd22, %r3;
	cvt.s64.s32	%rd23, %r49;
	add.s64 	%rd24, %rd22, %rd23;
	shl.b64 	%rd25, %rd24, 4;
	add.s64 	%rd30, %rd11, %rd25;
	mul.wide.s32 	%rd26, %r49, 4;
	add.s64 	%rd29, %rd10, %rd26;

BB6_10:
	ld.const.f32 	%f50, [%rd29];
	ld.shared.v4.f32 	{%f51, %f52, %f53, %f54}, [%rd30];
	fma.rn.f32 	%f75, %f53, %f50, %f75;
	fma.rn.f32 	%f74, %f52, %f50, %f74;
	fma.rn.f32 	%f73, %f51, %f50, %f73;
	fma.rn.f32 	%f76, %f54, %f50, %f76;
	add.s64 	%rd30, %rd30, 16;
	add.s64 	%rd29, %rd29, 4;
	add.s32 	%r49, %r49, 1;
	setp.lt.u32	%p8, %r49, %r19;
	@%p8 bra 	BB6_10;

BB6_11:
	mov.f32 	%f59, 0f00000000;
	max.f32 	%f60, %f73, %f59;
	mov.f32 	%f61, 0f477FFF00;
	min.f32 	%f62, %f60, %f61;
	max.f32 	%f63, %f74, %f59;
	min.f32 	%f64, %f63, %f61;
	max.f32 	%f65, %f75, %f59;
	min.f32 	%f66, %f65, %f61;
	max.f32 	%f67, %f76, %f59;
	min.f32 	%f68, %f67, %f61;
	add.f32 	%f69, %f62, 0f3F000000;
	add.f32 	%f70, %f64, 0f3F000000;
	add.f32 	%f71, %f66, 0f3F000000;
	add.f32 	%f72, %f68, 0f3F000000;
	mad.lo.s32 	%r43, %r5, %r20, %r4;
	mul.wide.s32 	%rd27, %r43, 16;
	add.s64 	%rd28, %rd9, %rd27;
	st.global.v4.f32 	[%rd28], {%f69, %f70, %f71, %f72};

BB6_12:
	ret;
}

	// .globl	BlurRowSection
.entry BlurRowSection(
	.param .u64 .ptr .global .align 16 BlurRowSection_param_0,
	.param .u64 .ptr .global .align 16 BlurRowSection_param_1,
	.param .u32 BlurRowSection_param_2,
	.param .u64 .ptr .const .align 4 BlurRowSection_param_3,
	.param .u32 BlurRowSection_param_4,
	.param .u32 BlurRowSection_param_5,
	.param .u32 BlurRowSection_param_6,
	.param .u64 .ptr .shared .align 16 BlurRowSection_param_7,
	.param .u32 BlurRowSection_param_8,
	.param .u32 BlurRowSection_param_9
)
{
	.reg .pred 	%p<9>;
	.reg .f32 	%f<77>;
	.reg .b32 	%r<57>;
	.reg .b64 	%rd<34>;


	ld.param.u64 	%rd9, [BlurRowSection_param_0];
	ld.param.u64 	%rd10, [BlurRowSection_param_1];
	ld.param.u64 	%rd11, [BlurRowSection_param_3];
	ld.param.u32 	%r19, [BlurRowSection_param_4];
	ld.param.u32 	%r20, [BlurRowSection_param_5];
	ld.param.u64 	%rd12, [BlurRowSection_param_7];
	ld.param.u32 	%r21, [BlurRowSection_param_8];
	ld.param.u32 	%r22, [BlurRowSection_param_9];
	mov.b32	%r23, %envreg3;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %ntid.x;
	mad.lo.s32 	%r24, %r1, %r2, %r23;
	mov.u32 	%r3, %tid.x;
	add.s32 	%r4, %r24, %r3;
	mov.u32 	%r25, %ctaid.y;
	mov.u32 	%r26, %ntid.y;
	mov.b32	%r27, %envreg4;
	mad.lo.s32 	%r28, %r25, %r26, %r27;
	mov.u32 	%r29, %tid.y;
	add.s32 	%r5, %r28, %r29;
	add.s32 	%r6, %r2, %r19;
	setp.ge.u32	%p1, %r3, %r6;
	@%p1 bra 	BB7_3;

	add.s32 	%r30, %r19, -1;
	shr.u32 	%r31, %r30, 1;
	mov.b32	%r32, %envreg0;
	add.s32 	%r33, %r1, %r32;
	mul.lo.s32 	%r34, %r33, %r2;
	mul.lo.s32 	%r35, %r31, %r22;
	sub.s32 	%r36, %r21, %r35;
	mul.lo.s32 	%r37, %r36, %r20;
	cvt.u64.u32	%rd1, %r37;
	mul.lo.s32 	%r7, %r5, %r20;
	sub.s32 	%r8, %r34, %r31;
	add.s32 	%r9, %r20, -1;
	mov.u32 	%r49, %r3;

BB7_2:
	mov.u32 	%r10, %r49;
	add.s32 	%r38, %r8, %r10;
	mov.u32 	%r39, 0;
	max.s32 	%r40, %r38, %r39;
	min.s32 	%r41, %r40, %r9;
	add.s32 	%r42, %r41, %r7;
	cvt.s64.s32	%rd13, %r42;
	add.s64 	%rd14, %rd13, %rd1;
	shl.b64 	%rd15, %rd14, 4;
	add.s64 	%rd16, %rd9, %rd15;
	ld.global.v4.f32 	{%f25, %f26, %f27, %f28}, [%rd16];
	mul.wide.s32 	%rd17, %r10, 16;
	add.s64 	%rd18, %rd12, %rd17;
	st.shared.v4.f32 	[%rd18], {%f25, %f26, %f27, %f28};
	add.s32 	%r11, %r10, %r2;
	setp.lt.u32	%p2, %r11, %r6;
	mov.u32 	%r49, %r11;
	@%p2 bra 	BB7_2;

BB7_3:
	bar.sync 	0;
	setp.ge.u32	%p3, %r4, %r20;
	@%p3 bra 	BB7_12;

	mov.f32 	%f76, 0f00000000;
	mov.f32 	%f75, %f76;
	mov.f32 	%f74, %f76;
	mov.f32 	%f73, %f76;
	mov.u32 	%r55, 0;
	setp.lt.u32	%p4, %r19, 9;
	@%p4 bra 	BB7_8;

	cvt.s64.s32	%rd2, %r3;
	mov.f32 	%f76, 0f00000000;
	mov.f32 	%f75, %f76;
	mov.f32 	%f74, %f76;
	mov.f32 	%f73, %f76;
	mov.u32 	%r56, 0;
	mov.u32 	%r50, %r56;

BB7_6:
	mov.u32 	%r13, %r56;
	mov.u32 	%r12, %r50;
	cvt.s64.s32	%rd19, %r13;
	mul.wide.s32 	%rd20, %r13, 4;
	add.s64 	%rd21, %rd11, %rd20;
	ld.const.f32 	%f41, [%rd21];
	add.s64 	%rd22, %rd19, %rd2;
	shl.b64 	%rd23, %rd22, 4;
	add.s64 	%rd24, %rd12, %rd23;
	ld.shared.v4.f32 	{%f42, %f43, %f44, %f45}, [%rd24];
	fma.rn.f32 	%f76, %f45, %f41, %f76;
	fma.rn.f32 	%f75, %f44, %f41, %f75;
	fma.rn.f32 	%f74, %f43, %f41, %f74;
	fma.rn.f32 	%f73, %f42, %f41, %f73;
	add.s32 	%r14, %r13, 1;
	add.s32 	%r50, %r12, 1;
	setp.lt.s32	%p5, %r50, 8;
	mov.u32 	%r56, %r14;
	@%p5 bra 	BB7_6;

	add.s32 	%r47, %r13, 9;
	setp.lt.u32	%p6, %r47, %r19;
	mov.u32 	%r50, 0;
	mov.u32 	%r51, %r14;
	mov.u32 	%r55, %r14;
	mov.u32 	%r56, %r51;
	@%p6 bra 	BB7_6;

BB7_8:
	mov.u32 	%r54, %r55;
	setp.ge.u32	%p7, %r54, %r19;
	@%p7 bra 	BB7_11;

	cvt.s64.s32	%rd25, %r3;
	cvt.s64.s32	%rd26, %r54;
	add.s64 	%rd27, %rd25, %rd26;
	shl.b64 	%rd28, %rd27, 4;
	add.s64 	%rd33, %rd12, %rd28;
	mul.wide.s32 	%rd29, %r54, 4;
	add.s64 	%rd32, %rd11, %rd29;

BB7_10:
	ld.const.f32 	%f50, [%rd32];
	ld.shared.v4.f32 	{%f51, %f52, %f53, %f54}, [%rd33];
	fma.rn.f32 	%f75, %f53, %f50, %f75;
	fma.rn.f32 	%f74, %f52, %f50, %f74;
	fma.rn.f32 	%f73, %f51, %f50, %f73;
	fma.rn.f32 	%f76, %f54, %f50, %f76;
	add.s64 	%rd33, %rd33, 16;
	add.s64 	%rd32, %rd32, 4;
	add.s32 	%r54, %r54, 1;
	setp.lt.u32	%p8, %r54, %r19;
	@%p8 bra 	BB7_10;

BB7_11:
	mov.f32 	%f59, 0f00000000;
	max.f32 	%f60, %f73, %f59;
	mov.f32 	%f61, 0f477FFF00;
	min.f32 	%f62, %f60, %f61;
	max.f32 	%f63, %f74, %f59;
	min.f32 	%f64, %f63, %f61;
	max.f32 	%f65, %f75, %f59;
	min.f32 	%f66, %f65, %f61;
	max.f32 	%f67, %f76, %f59;
	min.f32 	%f68, %f67, %f61;
	add.f32 	%f69, %f62, 0f3F000000;
	add.f32 	%f70, %f64, 0f3F000000;
	add.f32 	%f71, %f66, 0f3F000000;
	add.f32 	%f72, %f68, 0f3F000000;
	mad.lo.s32 	%r48, %r5, %r20, %r4;
	mul.wide.s32 	%rd30, %r48, 16;
	add.s64 	%rd31, %rd10, %rd30;
	st.global.v4.f32 	[%rd31], {%f69, %f70, %f71, %f72};

BB7_12:
	ret;
}

	// .globl	BlurColumn
.entry BlurColumn(
	.param .u64 .ptr .global .align 16 BlurColumn_param_0,
	.param .u64 .ptr .global .align 16 BlurColumn_param_1,
	.param .u32 BlurColumn_param_2,
	.param .u64 .ptr .const .align 4 BlurColumn_param_3,
	.param .u32 BlurColumn_param_4,
	.param .u32 BlurColumn_param_5,
	.param .u32 BlurColumn_param_6,
	.param .u64 .ptr .shared .align 16 BlurColumn_param_7
)
{
	.reg .pred 	%p<9>;
	.reg .f32 	%f<77>;
	.reg .b32 	%r<55>;
	.reg .b64 	%rd<31>;


	ld.param.u64 	%rd8, [BlurColumn_param_0];
	ld.param.u64 	%rd9, [BlurColumn_param_1];
	ld.param.u64 	%rd10, [BlurColumn_param_3];
	ld.param.u32 	%r19, [BlurColumn_param_4];
	ld.param.u32 	%r20, [BlurColumn_param_5];
	ld.param.u32 	%r21, [BlurColumn_param_6];
	ld.param.u64 	%rd11, [BlurColumn_param_7];
	mov.b32	%r22, %envreg3;
	mov.u32 	%r23, %ctaid.x;
	mov.u32 	%r24, %ntid.x;
	mad.lo.s32 	%r25, %r23, %r24, %r22;
	mov.u32 	%r26, %tid.x;
	add.s32 	%r1, %r25, %r26;
	mov.u32 	%r2, %ctaid.y;
	mov.u32 	%r3, %ntid.y;
	mov.b32	%r27, %envreg4;
	mad.lo.s32 	%r28, %r2, %r3, %r27;
	mov.u32 	%r4, %tid.y;
	add.s32 	%r5, %r28, %r4;
	add.s32 	%r6, %r3, %r19;
	mov.b32	%r29, %envreg0;
	add.s32 	%r30, %r23, %r29;
	mul.lo.s32 	%r7, %r30, %r24;
	setp.ge.u32	%p1, %r4, %r6;
	@%p1 bra 	BB8_3;

	mov.b32	%r31, %envreg1;
	add.s32 	%r32, %r2, %r31;
	mul.lo.s32 	%r33, %r32, %r3;
	add.s32 	%r34, %r19, -1;
	shr.u32 	%r35, %r34, 1;
	sub.s32 	%r8, %r33, %r35;
	add.s32 	%r9, %r21, -1;
	mov.u32 	%r47, %r4;

BB8_2:
	mov.u32 	%r10, %r47;
	add.s32 	%r36, %r8, %r10;
	mov.u32 	%r37, 0;
	max.s32 	%r38, %r36, %r37;
	min.s32 	%r39, %r38, %r9;
	mad.lo.s32 	%r40, %r39, %r20, %r7;
	mul.wide.s32 	%rd12, %r40, 16;
	add.s64 	%rd13, %rd8, %rd12;
	ld.global.v4.f32 	{%f25, %f26, %f27, %f28}, [%rd13];
	mul.wide.s32 	%rd14, %r10, 16;
	add.s64 	%rd15, %rd11, %rd14;
	st.shared.v4.f32 	[%rd15], {%f25, %f26, %f27, %f28};
	add.s32 	%r11, %r10, %r3;
	setp.lt.u32	%p2, %r11, %r6;
	mov.u32 	%r47, %r11;
	@%p2 bra 	BB8_2;

BB8_3:
	bar.sync 	0;
	setp.ge.u32	%p3, %r5, %r21;
	@%p3 bra 	BB8_12;

	mov.f32 	%f76, 0f00000000;
	mov.f32 	%f75, %f76;
	mov.f32 	%f74, %f76;
	mov.f32 	%f73, %f76;
	mov.u32 	%r53, 0;
	setp.lt.u32	%p4, %r19, 9;
	@%p4 bra 	BB8_8;

	cvt.s64.s32	%rd1, %r4;
	mov.f32 	%f76, 0f00000000;
	mov.f32 	%f75, %f76;
	mov.f32 	%f74, %f76;
	mov.f32 	%f73, %f76;
	mov.u32 	%r54, 0;
	mov.u32 	%r48, %r54;

BB8_6:
	mov.u32 	%r13, %r54;
	mov.u32 	%r12, %r48;
	cvt.s64.s32	%rd16, %r13;
	mul.wide.s32 	%rd17, %r13, 4;
	add.s64 	%rd18, %rd10, %rd17;
	ld.const.f32 	%f41, [%rd18];
	add.s64 	%rd19, %rd16, %rd1;
	shl.b64 	%rd20, %rd19, 4;
	add.s64 	%rd21, %rd11, %rd20;
	ld.shared.v4.f32 	{%f42, %f43, %f44, %f45}, [%rd21];
	fma.rn.f32 	%f76, %f45, %f41, %f76;
	fma.rn.f32 	%f75, %f44, %f41, %f75;
	fma.rn.f32 	%f74, %f43, %f41, %f74;
	fma.rn.f32 	%f73, %f42, %f41, %f73;
	add.s32 	%r14, %r13, 1;
	add.s32 	%r48, %r12, 1;
	setp.lt.s32	%p5, %r48, 8;
	mov.u32 	%r54, %r14;
	@%p5 bra 	BB8_6;

	add.s32 	%r45, %r13, 9;
	setp.lt.u32	%p6, %r45, %r19;
	mov.u32 	%r48, 0;
	mov.u32 	%r49, %r14;
	mov.u32 	%r53, %r14;
	mov.u32 	%r54, %r49;
	@%p6 bra 	BB8_6;

BB8_8:
	mov.u32 	%r52, %r53;
	setp.ge.u32	%p7, %r52, %r19;
	@%p7 bra 	BB8_11;

	cvt.s64.s32	%rd22, %r4;
	cvt.s64.s32	%rd23, %r52;
	add.s64 	%rd24, %rd22, %rd23;
	shl.b64 	%rd25, %rd24, 4;
	add.s64 	%rd30, %rd11, %rd25;
	mul.wide.s32 	%rd26, %r52, 4;
	add.s64 	%rd29, %rd10, %rd26;

BB8_10:
	ld.const.f32 	%f50, [%rd29];
	ld.shared.v4.f32 	{%f51, %f52, %f53, %f54}, [%rd30];
	fma.rn.f32 	%f75, %f53, %f50, %f75;
	fma.rn.f32 	%f74, %f52, %f50, %f74;
	fma.rn.f32 	%f73, %f51, %f50, %f73;
	fma.rn.f32 	%f76, %f54, %f50, %f76;
	add.s64 	%rd30, %rd30, 16;
	add.s64 	%rd29, %rd29, 4;
	add.s32 	%r52, %r52, 1;
	setp.lt.u32	%p8, %r52, %r19;
	@%p8 bra 	BB8_10;

BB8_11:
	mov.f32 	%f59, 0f00000000;
	max.f32 	%f60, %f73, %f59;
	mov.f32 	%f61, 0f477FFF00;
	min.f32 	%f62, %f60, %f61;
	max.f32 	%f63, %f74, %f59;
	min.f32 	%f64, %f63, %f61;
	max.f32 	%f65, %f75, %f59;
	min.f32 	%f66, %f65, %f61;
	max.f32 	%f67, %f76, %f59;
	min.f32 	%f68, %f67, %f61;
	add.f32 	%f69, %f62, 0f3F000000;
	add.f32 	%f70, %f64, 0f3F000000;
	add.f32 	%f71, %f66, 0f3F000000;
	add.f32 	%f72, %f68, 0f3F000000;
	mad.lo.s32 	%r46, %r5, %r20, %r1;
	mul.wide.s32 	%rd27, %r46, 16;
	add.s64 	%rd28, %rd9, %rd27;
	st.global.v4.f32 	[%rd28], {%f69, %f70, %f71, %f72};

BB8_12:
	ret;
}

	// .globl	BlurColumnSection
.entry BlurColumnSection(
	.param .u64 .ptr .global .align 16 BlurColumnSection_param_0,
	.param .u64 .ptr .global .align 16 BlurColumnSection_param_1,
	.param .u32 BlurColumnSection_param_2,
	.param .u64 .ptr .const .align 4 BlurColumnSection_param_3,
	.param .u32 BlurColumnSection_param_4,
	.param .u32 BlurColumnSection_param_5,
	.param .u32 BlurColumnSection_param_6,
	.param .u64 .ptr .shared .align 16 BlurColumnSection_param_7,
	.param .u32 BlurColumnSection_param_8,
	.param .u32 BlurColumnSection_param_9
)
{
	.reg .pred 	%p<10>;
	.reg .f32 	%f<77>;
	.reg .b32 	%r<63>;
	.reg .b64 	%rd<37>;


	ld.param.u64 	%rd9, [BlurColumnSection_param_0];
	ld.param.u64 	%rd10, [BlurColumnSection_param_1];
	ld.param.u64 	%rd11, [BlurColumnSection_param_3];
	ld.param.u32 	%r23, [BlurColumnSection_param_4];
	ld.param.u32 	%r24, [BlurColumnSection_param_5];
	ld.param.u32 	%r25, [BlurColumnSection_param_6];
	ld.param.u64 	%rd12, [BlurColumnSection_param_7];
	ld.param.u32 	%r26, [BlurColumnSection_param_8];
	ld.param.u32 	%r27, [BlurColumnSection_param_9];
	mov.b32	%r1, %envreg3;
	mov.u32 	%r2, %ctaid.x;
	mov.u32 	%r3, %ntid.x;
	mov.u32 	%r4, %ctaid.y;
	mov.u32 	%r5, %ntid.y;
	mov.b32	%r28, %envreg4;
	mad.lo.s32 	%r29, %r4, %r5, %r28;
	mov.u32 	%r6, %tid.y;
	add.s32 	%r7, %r29, %r6;
	add.s32 	%r8, %r5, %r23;
	setp.ge.u32	%p1, %r6, %r8;
	@%p1 bra 	BB9_3;

	add.s32 	%r30, %r23, -1;
	shr.u32 	%r31, %r30, 1;
	mov.b32	%r32, %envreg0;
	add.s32 	%r33, %r2, %r32;
	mul.lo.s32 	%r9, %r33, %r3;
	mov.b32	%r34, %envreg1;
	add.s32 	%r35, %r4, %r34;
	mul.lo.s32 	%r36, %r35, %r5;
	mul.lo.s32 	%r37, %r31, %r24;
	mul.lo.s32 	%r38, %r37, %r27;
	cvt.u64.u32	%rd1, %r38;
	neg.s32 	%r39, %r31;
	sub.s32 	%r10, %r36, %r31;
	setp.eq.s32	%p2, %r27, 0;
	selp.b32	%r11, 0, %r39, %p2;
	selp.b32	%r40, %r31, 0, %p2;
	add.s32 	%r41, %r25, %r40;
	add.s32 	%r12, %r41, -1;
	mov.u32 	%r55, %r6;

BB9_2:
	mov.u32 	%r13, %r55;
	add.s32 	%r42, %r10, %r13;
	max.s32 	%r43, %r42, %r11;
	min.s32 	%r44, %r43, %r12;
	mad.lo.s32 	%r45, %r44, %r24, %r9;
	cvt.s64.s32	%rd13, %r45;
	add.s64 	%rd14, %rd13, %rd1;
	shl.b64 	%rd15, %rd14, 4;
	add.s64 	%rd16, %rd9, %rd15;
	ld.global.v4.f32 	{%f25, %f26, %f27, %f28}, [%rd16];
	mul.wide.s32 	%rd17, %r13, 16;
	add.s64 	%rd18, %rd12, %rd17;
	st.shared.v4.f32 	[%rd18], {%f25, %f26, %f27, %f28};
	add.s32 	%r14, %r13, %r5;
	setp.lt.u32	%p3, %r14, %r8;
	mov.u32 	%r55, %r14;
	@%p3 bra 	BB9_2;

BB9_3:
	mad.lo.s32 	%r15, %r2, %r3, %r1;
	bar.sync 	0;
	setp.ge.u32	%p4, %r7, %r25;
	@%p4 bra 	BB9_12;

	mov.f32 	%f76, 0f00000000;
	mov.f32 	%f75, %f76;
	mov.f32 	%f74, %f76;
	mov.f32 	%f73, %f76;
	mov.u32 	%r61, 0;
	setp.lt.u32	%p5, %r23, 9;
	@%p5 bra 	BB9_8;

	cvt.s64.s32	%rd2, %r6;
	mov.f32 	%f76, 0f00000000;
	mov.f32 	%f75, %f76;
	mov.f32 	%f74, %f76;
	mov.f32 	%f73, %f76;
	mov.u32 	%r62, 0;
	mov.u32 	%r56, %r62;

BB9_6:
	mov.u32 	%r17, %r62;
	mov.u32 	%r16, %r56;
	cvt.s64.s32	%rd19, %r17;
	mul.wide.s32 	%rd20, %r17, 4;
	add.s64 	%rd21, %rd11, %rd20;
	ld.const.f32 	%f41, [%rd21];
	add.s64 	%rd22, %rd19, %rd2;
	shl.b64 	%rd23, %rd22, 4;
	add.s64 	%rd24, %rd12, %rd23;
	ld.shared.v4.f32 	{%f42, %f43, %f44, %f45}, [%rd24];
	fma.rn.f32 	%f76, %f45, %f41, %f76;
	fma.rn.f32 	%f75, %f44, %f41, %f75;
	fma.rn.f32 	%f74, %f43, %f41, %f74;
	fma.rn.f32 	%f73, %f42, %f41, %f73;
	add.s32 	%r18, %r17, 1;
	add.s32 	%r56, %r16, 1;
	setp.lt.s32	%p6, %r56, 8;
	mov.u32 	%r62, %r18;
	@%p6 bra 	BB9_6;

	add.s32 	%r50, %r17, 9;
	setp.lt.u32	%p7, %r50, %r23;
	mov.u32 	%r56, 0;
	mov.u32 	%r57, %r18;
	mov.u32 	%r61, %r18;
	mov.u32 	%r62, %r57;
	@%p7 bra 	BB9_6;

BB9_8:
	mov.u32 	%r60, %r61;
	setp.ge.u32	%p8, %r60, %r23;
	@%p8 bra 	BB9_11;

	cvt.s64.s32	%rd25, %r6;
	cvt.s64.s32	%rd26, %r60;
	add.s64 	%rd27, %rd25, %rd26;
	shl.b64 	%rd28, %rd27, 4;
	add.s64 	%rd36, %rd12, %rd28;
	mul.wide.s32 	%rd29, %r60, 4;
	add.s64 	%rd35, %rd11, %rd29;

BB9_10:
	ld.const.f32 	%f50, [%rd35];
	ld.shared.v4.f32 	{%f51, %f52, %f53, %f54}, [%rd36];
	fma.rn.f32 	%f75, %f53, %f50, %f75;
	fma.rn.f32 	%f74, %f52, %f50, %f74;
	fma.rn.f32 	%f73, %f51, %f50, %f73;
	fma.rn.f32 	%f76, %f54, %f50, %f76;
	add.s64 	%rd36, %rd36, 16;
	add.s64 	%rd35, %rd35, 4;
	add.s32 	%r60, %r60, 1;
	setp.lt.u32	%p9, %r60, %r23;
	@%p9 bra 	BB9_10;

BB9_11:
	mov.u32 	%r51, %tid.x;
	add.s32 	%r52, %r15, %r51;
	mov.f32 	%f59, 0f00000000;
	max.f32 	%f60, %f73, %f59;
	mov.f32 	%f61, 0f477FFF00;
	min.f32 	%f62, %f60, %f61;
	max.f32 	%f63, %f74, %f59;
	min.f32 	%f64, %f63, %f61;
	max.f32 	%f65, %f75, %f59;
	min.f32 	%f66, %f65, %f61;
	max.f32 	%f67, %f76, %f59;
	min.f32 	%f68, %f67, %f61;
	mul.lo.s32 	%r53, %r26, %r24;
	cvt.u64.u32	%rd30, %r53;
	add.f32 	%f69, %f62, 0f3F000000;
	add.f32 	%f70, %f64, 0f3F000000;
	add.f32 	%f71, %f66, 0f3F000000;
	add.f32 	%f72, %f68, 0f3F000000;
	mad.lo.s32 	%r54, %r7, %r24, %r52;
	cvt.s64.s32	%rd31, %r54;
	add.s64 	%rd32, %rd31, %rd30;
	shl.b64 	%rd33, %rd32, 4;
	add.s64 	%rd34, %rd10, %rd33;
	st.global.v4.f32 	[%rd34], {%f69, %f70, %f71, %f72};

BB9_12:
	ret;
}

	// .globl	UnsharpMaskBlurColumn
.entry UnsharpMaskBlurColumn(
	.param .u64 .ptr .global .align 16 UnsharpMaskBlurColumn_param_0,
	.param .u64 .ptr .global .align 16 UnsharpMaskBlurColumn_param_1,
	.param .u64 .ptr .global .align 16 UnsharpMaskBlurColumn_param_2,
	.param .u32 UnsharpMaskBlurColumn_param_3,
	.param .u32 UnsharpMaskBlurColumn_param_4,
	.param .u64 .ptr .shared .align 16 UnsharpMaskBlurColumn_param_5,
	.param .u64 .ptr .shared .align 4 UnsharpMaskBlurColumn_param_6,
	.param .u32 UnsharpMaskBlurColumn_param_7,
	.param .u64 .ptr .global .align 4 UnsharpMaskBlurColumn_param_8,
	.param .u32 UnsharpMaskBlurColumn_param_9,
	.param .f32 UnsharpMaskBlurColumn_param_10,
	.param .f32 UnsharpMaskBlurColumn_param_11
)
{
	.reg .pred 	%p<20>;
	.reg .f32 	%f<133>;
	.reg .b32 	%r<55>;
	.reg .b64 	%rd<68>;


	ld.param.u64 	%rd22, [UnsharpMaskBlurColumn_param_0];
	ld.param.u64 	%rd23, [UnsharpMaskBlurColumn_param_1];
	ld.param.u64 	%rd24, [UnsharpMaskBlurColumn_param_2];
	ld.param.u32 	%r20, [UnsharpMaskBlurColumn_param_3];
	ld.param.u32 	%r21, [UnsharpMaskBlurColumn_param_4];
	ld.param.u64 	%rd25, [UnsharpMaskBlurColumn_param_5];
	ld.param.u64 	%rd26, [UnsharpMaskBlurColumn_param_6];
	ld.param.u64 	%rd27, [UnsharpMaskBlurColumn_param_8];
	ld.param.u32 	%r22, [UnsharpMaskBlurColumn_param_9];
	ld.param.f32 	%f25, [UnsharpMaskBlurColumn_param_10];
	ld.param.f32 	%f26, [UnsharpMaskBlurColumn_param_11];
	add.s32 	%r23, %r22, -1;
	shr.u32 	%r24, %r23, 1;
	mov.u32 	%r25, %ctaid.x;
	mov.b32	%r26, %envreg0;
	add.s32 	%r1, %r25, %r26;
	mov.u32 	%r2, %ctaid.y;
	mov.b32	%r27, %envreg1;
	add.s32 	%r28, %r2, %r27;
	cvt.s64.s32	%rd28, %r28;
	mov.u32 	%r3, %ntid.y;
	cvt.s64.s32	%rd29, %r3;
	mul.wide.s32 	%rd30, %r28, %r3;
	cvt.u64.u32	%rd31, %r24;
	sub.s64 	%rd1, %rd30, %rd31;
	cvt.u32.u64	%r4, %rd1;
	add.s64 	%rd32, %rd28, 1;
	mul.lo.s64 	%rd33, %rd32, %rd29;
	add.s64 	%rd2, %rd33, %rd31;
	cvt.u32.u64	%r5, %rd2;
	setp.gt.s32	%p1, %r4, -1;
	setp.lt.u32	%p2, %r5, %r21;
	and.pred  	%p3, %p1, %p2;
	@%p3 bra 	BB10_4;
	bra.uni 	BB10_1;

BB10_4:
	mul.lo.s32 	%r34, %r4, %r20;
	cvt.u64.u32	%rd38, %r34;
	cvt.s64.s32	%rd39, %r1;
	add.s64 	%rd3, %rd38, %rd39;
	sub.s64 	%rd40, %rd2, %rd1;
	cvt.s64.s32 	%rd4, %rd40;
	cvt.u64.u32	%rd5, %r20;
	mov.u32 	%r35, %ntid.x;
	cvt.s64.s32	%rd6, %r35;
	mov.u32 	%r36, %tid.x;
	cvt.s64.s32	%rd64, %r36;
	setp.ge.u64	%p6, %rd64, %rd4;
	@%p6 bra 	BB10_6;

BB10_5:
	mul.lo.s64 	%rd41, %rd64, %rd5;
	add.s64 	%rd42, %rd3, %rd41;
	shl.b64 	%rd43, %rd42, 4;
	add.s64 	%rd44, %rd23, %rd43;
	ld.global.v4.f32 	{%f35, %f36, %f37, %f38}, [%rd44];
	shl.b64 	%rd45, %rd64, 4;
	add.s64 	%rd46, %rd25, %rd45;
	st.shared.v4.f32 	[%rd46], {%f35, %f36, %f37, %f38};
	add.s64 	%rd64, %rd64, %rd6;
	setp.lt.u64	%p7, %rd64, %rd4;
	@%p7 bra 	BB10_5;

BB10_6:
	membar.gl;
	bra.uni 	BB10_7;

BB10_1:
	mov.u32 	%r47, %tid.y;
	sub.s32 	%r7, %r5, %r4;
	setp.ge.s32	%p4, %r47, %r7;
	@%p4 bra 	BB10_7;

	add.s32 	%r8, %r21, -1;

BB10_3:
	add.s32 	%r29, %r47, %r4;
	mov.u32 	%r30, 0;
	max.s32 	%r31, %r29, %r30;
	min.s32 	%r32, %r31, %r8;
	mad.lo.s32 	%r33, %r32, %r20, %r1;
	mul.wide.u32 	%rd34, %r33, 16;
	add.s64 	%rd35, %rd23, %rd34;
	ld.global.v4.f32 	{%f27, %f28, %f29, %f30}, [%rd35];
	mul.wide.s32 	%rd36, %r47, 16;
	add.s64 	%rd37, %rd25, %rd36;
	st.shared.v4.f32 	[%rd37], {%f27, %f28, %f29, %f30};
	add.s32 	%r47, %r47, %r3;
	setp.lt.s32	%p5, %r47, %r7;
	@%p5 bra 	BB10_3;

BB10_7:
	bar.sync 	0;
	mov.u32 	%r37, %ntid.x;
	cvt.s64.s32	%rd10, %r37;
	mov.u32 	%r38, %tid.x;
	cvt.s64.s32	%rd65, %r38;
	cvt.u64.u32	%rd12, %r22;
	setp.ge.u64	%p8, %rd65, %rd12;
	@%p8 bra 	BB10_9;

BB10_8:
	shl.b64 	%rd47, %rd65, 2;
	add.s64 	%rd48, %rd27, %rd47;
	ld.global.f32 	%f43, [%rd48];
	add.s64 	%rd49, %rd26, %rd47;
	st.shared.f32 	[%rd49], %f43;
	add.s64 	%rd65, %rd65, %rd10;
	setp.lt.u64	%p9, %rd65, %rd12;
	@%p9 bra 	BB10_8;

BB10_9:
	membar.gl;
	bar.sync 	0;
	mov.b32	%r39, %envreg4;
	mad.lo.s32 	%r40, %r2, %r3, %r39;
	mov.u32 	%r11, %tid.y;
	add.s32 	%r12, %r40, %r11;
	setp.ge.u32	%p10, %r12, %r21;
	@%p10 bra 	BB10_18;

	mov.f32 	%f132, 0f00000000;
	mov.f32 	%f131, %f132;
	mov.f32 	%f130, %f132;
	mov.f32 	%f129, %f132;
	mov.u32 	%r53, 0;
	setp.lt.u32	%p11, %r22, 9;
	@%p11 bra 	BB10_14;

	cvt.s64.s32	%rd15, %r11;
	mov.f32 	%f132, 0f00000000;
	mov.f32 	%f131, %f132;
	mov.f32 	%f130, %f132;
	mov.f32 	%f129, %f132;
	mov.u32 	%r54, 0;
	mov.u32 	%r48, %r54;

BB10_12:
	mov.u32 	%r14, %r54;
	mov.u32 	%r13, %r48;
	cvt.s64.s32	%rd50, %r14;
	mul.wide.s32 	%rd51, %r14, 4;
	add.s64 	%rd52, %rd26, %rd51;
	ld.shared.f32 	%f52, [%rd52];
	add.s64 	%rd53, %rd50, %rd15;
	shl.b64 	%rd54, %rd53, 4;
	add.s64 	%rd55, %rd25, %rd54;
	ld.shared.v4.f32 	{%f53, %f54, %f55, %f56}, [%rd55];
	fma.rn.f32 	%f132, %f56, %f52, %f132;
	fma.rn.f32 	%f131, %f55, %f52, %f131;
	fma.rn.f32 	%f130, %f54, %f52, %f130;
	fma.rn.f32 	%f129, %f53, %f52, %f129;
	add.s32 	%r15, %r14, 1;
	add.s32 	%r48, %r13, 1;
	setp.lt.s32	%p12, %r48, 8;
	mov.u32 	%r54, %r15;
	@%p12 bra 	BB10_12;

	add.s32 	%r45, %r14, 9;
	setp.lt.u32	%p13, %r45, %r22;
	mov.u32 	%r48, 0;
	mov.u32 	%r49, %r15;
	mov.u32 	%r53, %r15;
	mov.u32 	%r54, %r49;
	@%p13 bra 	BB10_12;

BB10_14:
	mov.u32 	%r52, %r53;
	setp.ge.u32	%p14, %r52, %r22;
	@%p14 bra 	BB10_17;

	cvt.s64.s32	%rd56, %r11;
	cvt.s64.s32	%rd57, %r52;
	add.s64 	%rd58, %rd56, %rd57;
	shl.b64 	%rd59, %rd58, 4;
	add.s64 	%rd67, %rd25, %rd59;
	mul.wide.s32 	%rd60, %r52, 4;
	add.s64 	%rd66, %rd26, %rd60;

BB10_16:
	ld.shared.f32 	%f61, [%rd66];
	ld.shared.v4.f32 	{%f62, %f63, %f64, %f65}, [%rd67];
	fma.rn.f32 	%f131, %f64, %f61, %f131;
	fma.rn.f32 	%f130, %f63, %f61, %f130;
	fma.rn.f32 	%f129, %f62, %f61, %f129;
	fma.rn.f32 	%f132, %f65, %f61, %f132;
	add.s64 	%rd67, %rd67, 16;
	add.s64 	%rd66, %rd66, 4;
	add.s32 	%r52, %r52, 1;
	setp.lt.u32	%p15, %r52, %r22;
	@%p15 bra 	BB10_16;

BB10_17:
	mov.f32 	%f78, 0f00000000;
	max.f32 	%f79, %f129, %f78;
	mov.f32 	%f80, 0f477FFF00;
	min.f32 	%f81, %f79, %f80;
	add.f32 	%f71, %f81, 0f3F000000;
	max.f32 	%f82, %f130, %f78;
	min.f32 	%f83, %f82, %f80;
	add.f32 	%f73, %f83, 0f3F000000;
	max.f32 	%f84, %f131, %f78;
	min.f32 	%f85, %f84, %f80;
	add.f32 	%f75, %f85, 0f3F000000;
	max.f32 	%f86, %f132, %f78;
	min.f32 	%f87, %f86, %f80;
	add.f32 	%f77, %f87, 0f3F000000;
	// inline asm
	cvt.rmi.f32.f32 	%f70, %f71;
	// inline asm
	// inline asm
	cvt.rmi.f32.f32 	%f72, %f73;
	// inline asm
	// inline asm
	cvt.rmi.f32.f32 	%f74, %f75;
	// inline asm
	// inline asm
	cvt.rmi.f32.f32 	%f76, %f77;
	// inline asm
	mad.lo.s32 	%r46, %r12, %r20, %r1;
	mul.wide.u32 	%rd61, %r46, 16;
	add.s64 	%rd62, %rd22, %rd61;
	ld.global.v4.f32 	{%f88, %f89, %f90, %f91}, [%rd62];
	sub.f32 	%f93, %f91, %f76;
	sub.f32 	%f95, %f90, %f74;
	sub.f32 	%f97, %f89, %f72;
	sub.f32 	%f99, %f88, %f70;
	add.f32 	%f100, %f99, %f99;
	abs.f32 	%f101, %f100;
	add.f32 	%f102, %f97, %f97;
	abs.f32 	%f103, %f102;
	add.f32 	%f104, %f95, %f95;
	abs.f32 	%f105, %f104;
	add.f32 	%f106, %f93, %f93;
	abs.f32 	%f107, %f106;
	mul.f32 	%f108, %f26, 0f477FFF00;
	setp.lt.f32	%p16, %f101, %f108;
	setp.lt.f32	%p17, %f103, %f108;
	setp.lt.f32	%p18, %f105, %f108;
	fma.rn.f32 	%f109, %f99, %f25, %f88;
	selp.f32	%f110, %f88, %f109, %p16;
	fma.rn.f32 	%f111, %f97, %f25, %f89;
	selp.f32	%f112, %f89, %f111, %p17;
	fma.rn.f32 	%f113, %f95, %f25, %f90;
	selp.f32	%f114, %f90, %f113, %p18;
	setp.geu.f32	%p19, %f107, %f108;
	fma.rn.f32 	%f115, %f93, %f25, %f91;
	selp.f32	%f116, %f115, %f91, %p19;
	max.f32 	%f117, %f110, %f78;
	min.f32 	%f118, %f117, %f80;
	max.f32 	%f119, %f112, %f78;
	min.f32 	%f120, %f119, %f80;
	max.f32 	%f121, %f114, %f78;
	min.f32 	%f122, %f121, %f80;
	max.f32 	%f123, %f116, %f78;
	min.f32 	%f124, %f123, %f80;
	add.f32 	%f125, %f120, 0f3F000000;
	add.f32 	%f126, %f118, 0f3F000000;
	add.f32 	%f127, %f122, 0f3F000000;
	add.f32 	%f128, %f124, 0f3F000000;
	add.s64 	%rd63, %rd24, %rd61;
	st.global.v4.f32 	[%rd63], {%f126, %f125, %f127, %f128};

BB10_18:
	ret;
}

	// .globl	UnsharpMaskBlurColumnSection
.entry UnsharpMaskBlurColumnSection(
	.param .u64 .ptr .global .align 16 UnsharpMaskBlurColumnSection_param_0,
	.param .u64 .ptr .global .align 16 UnsharpMaskBlurColumnSection_param_1,
	.param .u64 .ptr .global .align 16 UnsharpMaskBlurColumnSection_param_2,
	.param .u32 UnsharpMaskBlurColumnSection_param_3,
	.param .u32 UnsharpMaskBlurColumnSection_param_4,
	.param .u64 .ptr .shared .align 16 UnsharpMaskBlurColumnSection_param_5,
	.param .u64 .ptr .shared .align 4 UnsharpMaskBlurColumnSection_param_6,
	.param .u32 UnsharpMaskBlurColumnSection_param_7,
	.param .u64 .ptr .global .align 4 UnsharpMaskBlurColumnSection_param_8,
	.param .u32 UnsharpMaskBlurColumnSection_param_9,
	.param .f32 UnsharpMaskBlurColumnSection_param_10,
	.param .f32 UnsharpMaskBlurColumnSection_param_11,
	.param .u32 UnsharpMaskBlurColumnSection_param_12,
	.param .u32 UnsharpMaskBlurColumnSection_param_13
)
{
	.reg .pred 	%p<21>;
	.reg .f32 	%f<133>;
	.reg .b32 	%r<63>;
	.reg .b64 	%rd<75>;


	ld.param.u64 	%rd23, [UnsharpMaskBlurColumnSection_param_0];
	ld.param.u64 	%rd24, [UnsharpMaskBlurColumnSection_param_1];
	ld.param.u64 	%rd25, [UnsharpMaskBlurColumnSection_param_2];
	ld.param.u32 	%r22, [UnsharpMaskBlurColumnSection_param_3];
	ld.param.u32 	%r23, [UnsharpMaskBlurColumnSection_param_4];
	ld.param.u64 	%rd26, [UnsharpMaskBlurColumnSection_param_5];
	ld.param.u64 	%rd27, [UnsharpMaskBlurColumnSection_param_6];
	ld.param.u64 	%rd28, [UnsharpMaskBlurColumnSection_param_8];
	ld.param.u32 	%r24, [UnsharpMaskBlurColumnSection_param_9];
	ld.param.f32 	%f25, [UnsharpMaskBlurColumnSection_param_10];
	ld.param.f32 	%f26, [UnsharpMaskBlurColumnSection_param_11];
	ld.param.u32 	%r25, [UnsharpMaskBlurColumnSection_param_12];
	ld.param.u32 	%r26, [UnsharpMaskBlurColumnSection_param_13];
	add.s32 	%r27, %r24, -1;
	shr.u32 	%r1, %r27, 1;
	mov.u32 	%r28, %ctaid.x;
	mov.b32	%r29, %envreg0;
	add.s32 	%r2, %r28, %r29;
	mov.u32 	%r3, %ctaid.y;
	mov.b32	%r30, %envreg1;
	add.s32 	%r31, %r3, %r30;
	cvt.s64.s32	%rd29, %r31;
	mov.u32 	%r4, %ntid.y;
	cvt.s64.s32	%rd30, %r4;
	mul.wide.s32 	%rd31, %r31, %r4;
	cvt.u64.u32	%rd32, %r1;
	sub.s64 	%rd1, %rd31, %rd32;
	cvt.u32.u64	%r5, %rd1;
	add.s64 	%rd33, %rd29, 1;
	mul.lo.s64 	%rd34, %rd33, %rd30;
	add.s64 	%rd2, %rd34, %rd32;
	cvt.u32.u64	%r6, %rd2;
	mul.lo.s32 	%r32, %r1, %r22;
	mul.lo.s32 	%r33, %r32, %r26;
	cvt.u64.u32	%rd3, %r33;
	setp.gt.s32	%p1, %r5, -1;
	setp.lt.u32	%p2, %r6, %r23;
	and.pred  	%p3, %p1, %p2;
	@%p3 bra 	BB11_4;
	bra.uni 	BB11_1;

BB11_4:
	sub.s64 	%rd41, %rd2, %rd1;
	cvt.s64.s32 	%rd4, %rd41;
	mov.u32 	%r41, %tid.x;
	cvt.s64.s32	%rd71, %r41;
	setp.ge.u64	%p7, %rd71, %rd4;
	@%p7 bra 	BB11_7;

	mul.lo.s32 	%r42, %r5, %r22;
	cvt.u64.u32	%rd6, %r22;
	mov.u32 	%r43, %ntid.x;
	cvt.s64.s32	%rd7, %r43;
	cvt.s64.s32	%rd42, %r2;
	add.s64 	%rd43, %rd42, %rd3;
	cvt.u64.u32	%rd44, %r42;
	add.s64 	%rd8, %rd43, %rd44;

BB11_6:
	mul.lo.s64 	%rd45, %rd71, %rd6;
	add.s64 	%rd46, %rd8, %rd45;
	shl.b64 	%rd47, %rd46, 4;
	add.s64 	%rd48, %rd24, %rd47;
	ld.global.v4.f32 	{%f35, %f36, %f37, %f38}, [%rd48];
	shl.b64 	%rd49, %rd71, 4;
	add.s64 	%rd50, %rd26, %rd49;
	st.shared.v4.f32 	[%rd50], {%f35, %f36, %f37, %f38};
	add.s64 	%rd71, %rd71, %rd7;
	setp.lt.u64	%p8, %rd71, %rd4;
	@%p8 bra 	BB11_6;

BB11_7:
	membar.gl;
	bra.uni 	BB11_8;

BB11_1:
	mov.u32 	%r55, %tid.y;
	sub.s32 	%r8, %r6, %r5;
	setp.ge.s32	%p4, %r55, %r8;
	@%p4 bra 	BB11_8;

	setp.eq.s32	%p5, %r26, 0;
	neg.s32 	%r34, %r1;
	selp.b32	%r9, 0, %r34, %p5;
	selp.b32	%r35, %r1, 0, %p5;
	add.s32 	%r36, %r23, %r35;
	add.s32 	%r10, %r36, -1;

BB11_3:
	add.s32 	%r37, %r55, %r5;
	max.s32 	%r38, %r37, %r9;
	min.s32 	%r39, %r38, %r10;
	mad.lo.s32 	%r40, %r39, %r22, %r2;
	cvt.s64.s32	%rd35, %r40;
	add.s64 	%rd36, %rd35, %rd3;
	shl.b64 	%rd37, %rd36, 4;
	add.s64 	%rd38, %rd24, %rd37;
	ld.global.v4.f32 	{%f27, %f28, %f29, %f30}, [%rd38];
	mul.wide.s32 	%rd39, %r55, 16;
	add.s64 	%rd40, %rd26, %rd39;
	st.shared.v4.f32 	[%rd40], {%f27, %f28, %f29, %f30};
	add.s32 	%r55, %r55, %r4;
	setp.lt.s32	%p6, %r55, %r8;
	@%p6 bra 	BB11_3;

BB11_8:
	bar.sync 	0;
	mov.u32 	%r44, %ntid.x;
	cvt.s64.s32	%rd11, %r44;
	mov.u32 	%r45, %tid.x;
	cvt.s64.s32	%rd72, %r45;
	cvt.u64.u32	%rd13, %r24;
	setp.ge.u64	%p9, %rd72, %rd13;
	@%p9 bra 	BB11_10;

BB11_9:
	shl.b64 	%rd51, %rd72, 2;
	add.s64 	%rd52, %rd28, %rd51;
	ld.global.f32 	%f43, [%rd52];
	add.s64 	%rd53, %rd27, %rd51;
	st.shared.f32 	[%rd53], %f43;
	add.s64 	%rd72, %rd72, %rd11;
	setp.lt.u64	%p10, %rd72, %rd13;
	@%p10 bra 	BB11_9;

BB11_10:
	membar.gl;
	bar.sync 	0;
	mov.b32	%r46, %envreg4;
	mad.lo.s32 	%r47, %r3, %r4, %r46;
	mov.u32 	%r13, %tid.y;
	add.s32 	%r14, %r47, %r13;
	setp.ge.u32	%p11, %r14, %r23;
	@%p11 bra 	BB11_19;

	mov.f32 	%f132, 0f00000000;
	mov.f32 	%f131, %f132;
	mov.f32 	%f130, %f132;
	mov.f32 	%f129, %f132;
	mov.u32 	%r61, 0;
	setp.lt.u32	%p12, %r24, 9;
	@%p12 bra 	BB11_15;

	cvt.s64.s32	%rd16, %r13;
	mov.f32 	%f132, 0f00000000;
	mov.f32 	%f131, %f132;
	mov.f32 	%f130, %f132;
	mov.f32 	%f129, %f132;
	mov.u32 	%r62, 0;
	mov.u32 	%r56, %r62;

BB11_13:
	mov.u32 	%r16, %r62;
	mov.u32 	%r15, %r56;
	cvt.s64.s32	%rd54, %r16;
	mul.wide.s32 	%rd55, %r16, 4;
	add.s64 	%rd56, %rd27, %rd55;
	ld.shared.f32 	%f52, [%rd56];
	add.s64 	%rd57, %rd54, %rd16;
	shl.b64 	%rd58, %rd57, 4;
	add.s64 	%rd59, %rd26, %rd58;
	ld.shared.v4.f32 	{%f53, %f54, %f55, %f56}, [%rd59];
	fma.rn.f32 	%f132, %f56, %f52, %f132;
	fma.rn.f32 	%f131, %f55, %f52, %f131;
	fma.rn.f32 	%f130, %f54, %f52, %f130;
	fma.rn.f32 	%f129, %f53, %f52, %f129;
	add.s32 	%r17, %r16, 1;
	add.s32 	%r56, %r15, 1;
	setp.lt.s32	%p13, %r56, 8;
	mov.u32 	%r62, %r17;
	@%p13 bra 	BB11_13;

	add.s32 	%r52, %r16, 9;
	setp.lt.u32	%p14, %r52, %r24;
	mov.u32 	%r56, 0;
	mov.u32 	%r57, %r17;
	mov.u32 	%r61, %r17;
	mov.u32 	%r62, %r57;
	@%p14 bra 	BB11_13;

BB11_15:
	mov.u32 	%r60, %r61;
	setp.ge.u32	%p15, %r60, %r24;
	@%p15 bra 	BB11_18;

	cvt.s64.s32	%rd60, %r13;
	cvt.s64.s32	%rd61, %r60;
	add.s64 	%rd62, %rd60, %rd61;
	shl.b64 	%rd63, %rd62, 4;
	add.s64 	%rd74, %rd26, %rd63;
	mul.wide.s32 	%rd64, %r60, 4;
	add.s64 	%rd73, %rd27, %rd64;

BB11_17:
	ld.shared.f32 	%f61, [%rd73];
	ld.shared.v4.f32 	{%f62, %f63, %f64, %f65}, [%rd74];
	fma.rn.f32 	%f131, %f64, %f61, %f131;
	fma.rn.f32 	%f130, %f63, %f61, %f130;
	fma.rn.f32 	%f129, %f62, %f61, %f129;
	fma.rn.f32 	%f132, %f65, %f61, %f132;
	add.s64 	%rd74, %rd74, 16;
	add.s64 	%rd73, %rd73, 4;
	add.s32 	%r60, %r60, 1;
	setp.lt.u32	%p16, %r60, %r24;
	@%p16 bra 	BB11_17;

BB11_18:
	mov.f32 	%f78, 0f00000000;
	max.f32 	%f79, %f129, %f78;
	mov.f32 	%f80, 0f477FFF00;
	min.f32 	%f81, %f79, %f80;
	add.f32 	%f71, %f81, 0f3F000000;
	max.f32 	%f82, %f130, %f78;
	min.f32 	%f83, %f82, %f80;
	add.f32 	%f73, %f83, 0f3F000000;
	max.f32 	%f84, %f131, %f78;
	min.f32 	%f85, %f84, %f80;
	add.f32 	%f75, %f85, 0f3F000000;
	max.f32 	%f86, %f132, %f78;
	min.f32 	%f87, %f86, %f80;
	add.f32 	%f77, %f87, 0f3F000000;
	// inline asm
	cvt.rmi.f32.f32 	%f70, %f71;
	// inline asm
	// inline asm
	cvt.rmi.f32.f32 	%f72, %f73;
	// inline asm
	// inline asm
	cvt.rmi.f32.f32 	%f74, %f75;
	// inline asm
	// inline asm
	cvt.rmi.f32.f32 	%f76, %f77;
	// inline asm
	mul.lo.s32 	%r53, %r25, %r22;
	cvt.u64.u32	%rd65, %r53;
	mad.lo.s32 	%r54, %r14, %r22, %r2;
	cvt.u64.u32	%rd66, %r54;
	add.s64 	%rd67, %rd66, %rd65;
	shl.b64 	%rd68, %rd67, 4;
	add.s64 	%rd69, %rd23, %rd68;
	ld.global.v4.f32 	{%f88, %f89, %f90, %f91}, [%rd69];
	sub.f32 	%f93, %f91, %f76;
	sub.f32 	%f95, %f90, %f74;
	sub.f32 	%f97, %f89, %f72;
	sub.f32 	%f99, %f88, %f70;
	add.f32 	%f100, %f99, %f99;
	abs.f32 	%f101, %f100;
	add.f32 	%f102, %f97, %f97;
	abs.f32 	%f103, %f102;
	add.f32 	%f104, %f95, %f95;
	abs.f32 	%f105, %f104;
	add.f32 	%f106, %f93, %f93;
	abs.f32 	%f107, %f106;
	mul.f32 	%f108, %f26, 0f477FFF00;
	setp.lt.f32	%p17, %f101, %f108;
	setp.lt.f32	%p18, %f103, %f108;
	setp.lt.f32	%p19, %f105, %f108;
	fma.rn.f32 	%f109, %f99, %f25, %f88;
	selp.f32	%f110, %f88, %f109, %p17;
	fma.rn.f32 	%f111, %f97, %f25, %f89;
	selp.f32	%f112, %f89, %f111, %p18;
	fma.rn.f32 	%f113, %f95, %f25, %f90;
	selp.f32	%f114, %f90, %f113, %p19;
	setp.geu.f32	%p20, %f107, %f108;
	fma.rn.f32 	%f115, %f93, %f25, %f91;
	selp.f32	%f116, %f115, %f91, %p20;
	max.f32 	%f117, %f110, %f78;
	min.f32 	%f118, %f117, %f80;
	max.f32 	%f119, %f112, %f78;
	min.f32 	%f120, %f119, %f80;
	max.f32 	%f121, %f114, %f78;
	min.f32 	%f122, %f121, %f80;
	max.f32 	%f123, %f116, %f78;
	min.f32 	%f124, %f123, %f80;
	add.f32 	%f125, %f124, 0f3F000000;
	add.f32 	%f126, %f122, 0f3F000000;
	add.f32 	%f127, %f120, 0f3F000000;
	add.f32 	%f128, %f118, 0f3F000000;
	add.s64 	%rd70, %rd25, %rd68;
	st.global.v4.f32 	[%rd70], {%f128, %f127, %f126, %f125};

BB11_19:
	ret;
}

	// .globl	UnsharpMask
.entry UnsharpMask(
	.param .u64 .ptr .global .align 16 UnsharpMask_param_0,
	.param .u64 .ptr .global .align 16 UnsharpMask_param_1,
	.param .u64 .ptr .const .align 4 UnsharpMask_param_2,
	.param .u32 UnsharpMask_param_3,
	.param .u32 UnsharpMask_param_4,
	.param .u32 UnsharpMask_param_5,
	.param .u64 .ptr .shared .align 16 UnsharpMask_param_6,
	.param .f32 UnsharpMask_param_7,
	.param .f32 UnsharpMask_param_8,
	.param .u32 UnsharpMask_param_9
)
{
	.reg .pred 	%p<36>;
	.reg .f32 	%f<369>;
	.reg .b32 	%r<139>;
	.reg .b64 	%rd<57>;


	ld.param.u64 	%rd6, [UnsharpMask_param_0];
	ld.param.u64 	%rd7, [UnsharpMask_param_1];
	ld.param.u64 	%rd8, [UnsharpMask_param_2];
	ld.param.u32 	%r35, [UnsharpMask_param_3];
	ld.param.u32 	%r36, [UnsharpMask_param_4];
	ld.param.u32 	%r37, [UnsharpMask_param_5];
	ld.param.u64 	%rd9, [UnsharpMask_param_6];
	ld.param.f32 	%f57, [UnsharpMask_param_7];
	ld.param.f32 	%f58, [UnsharpMask_param_8];
	ld.param.u32 	%r38, [UnsharpMask_param_9];
	mov.b32	%r39, %envreg3;
	mov.u32 	%r40, %ctaid.x;
	mov.u32 	%r1, %ntid.x;
	mad.lo.s32 	%r41, %r40, %r1, %r39;
	mov.u32 	%r2, %tid.x;
	add.s32 	%r3, %r41, %r2;
	mov.u32 	%r42, %ctaid.y;
	mov.u32 	%r4, %ntid.y;
	mov.b32	%r43, %envreg4;
	mad.lo.s32 	%r44, %r42, %r4, %r43;
	mov.u32 	%r5, %tid.y;
	add.s32 	%r6, %r44, %r5;
	add.s32 	%r45, %r35, -1;
	shr.u32 	%r7, %r45, 1;
	sub.s32 	%r122, %r6, %r7;
	mov.b32	%r46, %envreg1;
	add.s32 	%r9, %r42, %r46;
	add.s32 	%r47, %r9, 1;
	mad.lo.s32 	%r10, %r47, %r4, %r7;
	setp.ge.s32	%p1, %r122, %r10;
	@%p1 bra 	BB12_9;

	mul.lo.s32 	%r48, %r9, %r4;
	shl.b32 	%r49, %r37, 1;
	add.s32 	%r11, %r49, -1;
	sub.s32 	%r12, %r3, %r7;
	sub.s32 	%r13, %r7, %r48;
	cvt.s64.s32	%rd1, %r1;
	cvt.s64.s32	%rd2, %r2;
	shl.b32 	%r50, %r36, 1;
	add.s32 	%r14, %r50, -1;

BB12_2:
	abs.s32 	%r52, %r122;
	setp.lt.u32	%p2, %r52, %r37;
	sub.s32 	%r53, %r11, %r52;
	selp.b32	%r16, %r52, %r53, %p2;
	mov.f32 	%f328, 0f00000000;
	mov.f32 	%f327, %f328;
	mov.f32 	%f326, %f328;
	mov.f32 	%f325, %f328;
	mov.u32 	%r126, 0;
	setp.lt.u32	%p3, %r35, 8;
	mov.u32 	%r132, %r12;
	@%p3 bra 	BB12_5;

	mul.lo.s32 	%r17, %r16, %r36;
	mov.f32 	%f328, 0f00000000;
	mov.f32 	%f327, %f328;
	mov.f32 	%f326, %f328;
	mov.f32 	%f325, %f328;
	mov.u32 	%r127, 0;
	mov.u32 	%r133, %r12;

BB12_4:
	mov.u32 	%r18, %r127;
	abs.s32 	%r55, %r133;
	setp.lt.u32	%p4, %r55, %r36;
	sub.s32 	%r56, %r14, %r55;
	selp.b32	%r57, %r55, %r56, %p4;
	mul.wide.s32 	%rd10, %r18, 4;
	add.s64 	%rd11, %rd8, %rd10;
	ld.const.f32 	%f67, [%rd11];
	add.s32 	%r58, %r57, %r17;
	mul.wide.u32 	%rd12, %r58, 16;
	add.s64 	%rd13, %rd6, %rd12;
	ld.global.v4.f32 	{%f68, %f69, %f70, %f71}, [%rd13];
	fma.rn.f32 	%f76, %f68, %f67, %f325;
	fma.rn.f32 	%f77, %f69, %f67, %f326;
	fma.rn.f32 	%f78, %f70, %f67, %f327;
	fma.rn.f32 	%f79, %f71, %f67, %f328;
	add.s32 	%r59, %r133, 1;
	setp.lt.s32	%p5, %r59, 0;
	not.b32 	%r60, %r133;
	selp.b32	%r61, %r60, %r59, %p5;
	setp.lt.u32	%p6, %r61, %r36;
	sub.s32 	%r62, %r14, %r61;
	selp.b32	%r63, %r61, %r62, %p6;
	ld.const.f32 	%f80, [%rd11+4];
	add.s32 	%r64, %r63, %r17;
	mul.wide.u32 	%rd14, %r64, 16;
	add.s64 	%rd15, %rd6, %rd14;
	ld.global.v4.f32 	{%f81, %f82, %f83, %f84}, [%rd15];
	fma.rn.f32 	%f89, %f84, %f80, %f79;
	fma.rn.f32 	%f90, %f83, %f80, %f78;
	fma.rn.f32 	%f91, %f82, %f80, %f77;
	fma.rn.f32 	%f92, %f81, %f80, %f76;
	add.s32 	%r65, %r133, 2;
	setp.lt.s32	%p7, %r65, 0;
	mov.u32 	%r66, -2;
	sub.s32 	%r67, %r66, %r133;
	selp.b32	%r68, %r67, %r65, %p7;
	setp.lt.u32	%p8, %r68, %r36;
	sub.s32 	%r69, %r14, %r68;
	selp.b32	%r70, %r68, %r69, %p8;
	ld.const.f32 	%f93, [%rd11+8];
	add.s32 	%r71, %r70, %r17;
	mul.wide.u32 	%rd16, %r71, 16;
	add.s64 	%rd17, %rd6, %rd16;
	ld.global.v4.f32 	{%f94, %f95, %f96, %f97}, [%rd17];
	fma.rn.f32 	%f102, %f94, %f93, %f92;
	fma.rn.f32 	%f103, %f95, %f93, %f91;
	fma.rn.f32 	%f104, %f96, %f93, %f90;
	fma.rn.f32 	%f105, %f97, %f93, %f89;
	add.s32 	%r72, %r133, 3;
	setp.lt.s32	%p9, %r72, 0;
	mov.u32 	%r73, -3;
	sub.s32 	%r74, %r73, %r133;
	selp.b32	%r75, %r74, %r72, %p9;
	setp.lt.u32	%p10, %r75, %r36;
	sub.s32 	%r76, %r14, %r75;
	selp.b32	%r77, %r75, %r76, %p10;
	ld.const.f32 	%f106, [%rd11+12];
	add.s32 	%r78, %r77, %r17;
	mul.wide.u32 	%rd18, %r78, 16;
	add.s64 	%rd19, %rd6, %rd18;
	ld.global.v4.f32 	{%f107, %f108, %f109, %f110}, [%rd19];
	fma.rn.f32 	%f115, %f110, %f106, %f105;
	fma.rn.f32 	%f116, %f109, %f106, %f104;
	fma.rn.f32 	%f117, %f108, %f106, %f103;
	fma.rn.f32 	%f118, %f107, %f106, %f102;
	add.s32 	%r79, %r133, 4;
	setp.lt.s32	%p11, %r79, 0;
	mov.u32 	%r80, -4;
	sub.s32 	%r81, %r80, %r133;
	selp.b32	%r82, %r81, %r79, %p11;
	setp.lt.u32	%p12, %r82, %r36;
	sub.s32 	%r83, %r14, %r82;
	selp.b32	%r84, %r82, %r83, %p12;
	ld.const.f32 	%f119, [%rd11+16];
	add.s32 	%r85, %r84, %r17;
	mul.wide.u32 	%rd20, %r85, 16;
	add.s64 	%rd21, %rd6, %rd20;
	ld.global.v4.f32 	{%f120, %f121, %f122, %f123}, [%rd21];
	fma.rn.f32 	%f128, %f120, %f119, %f118;
	fma.rn.f32 	%f129, %f121, %f119, %f117;
	fma.rn.f32 	%f130, %f122, %f119, %f116;
	fma.rn.f32 	%f131, %f123, %f119, %f115;
	add.s32 	%r86, %r133, 5;
	setp.lt.s32	%p13, %r86, 0;
	mov.u32 	%r87, -5;
	sub.s32 	%r88, %r87, %r133;
	selp.b32	%r89, %r88, %r86, %p13;
	setp.lt.u32	%p14, %r89, %r36;
	sub.s32 	%r90, %r14, %r89;
	selp.b32	%r91, %r89, %r90, %p14;
	ld.const.f32 	%f132, [%rd11+20];
	add.s32 	%r92, %r91, %r17;
	mul.wide.u32 	%rd22, %r92, 16;
	add.s64 	%rd23, %rd6, %rd22;
	ld.global.v4.f32 	{%f133, %f134, %f135, %f136}, [%rd23];
	fma.rn.f32 	%f141, %f136, %f132, %f131;
	fma.rn.f32 	%f142, %f135, %f132, %f130;
	fma.rn.f32 	%f143, %f134, %f132, %f129;
	fma.rn.f32 	%f144, %f133, %f132, %f128;
	add.s32 	%r93, %r133, 6;
	setp.lt.s32	%p15, %r93, 0;
	mov.u32 	%r94, -6;
	sub.s32 	%r95, %r94, %r133;
	selp.b32	%r96, %r95, %r93, %p15;
	setp.lt.u32	%p16, %r96, %r36;
	sub.s32 	%r97, %r14, %r96;
	selp.b32	%r98, %r96, %r97, %p16;
	ld.const.f32 	%f145, [%rd11+24];
	add.s32 	%r99, %r98, %r17;
	mul.wide.u32 	%rd24, %r99, 16;
	add.s64 	%rd25, %rd6, %rd24;
	ld.global.v4.f32 	{%f146, %f147, %f148, %f149}, [%rd25];
	fma.rn.f32 	%f154, %f146, %f145, %f144;
	fma.rn.f32 	%f155, %f147, %f145, %f143;
	fma.rn.f32 	%f156, %f148, %f145, %f142;
	fma.rn.f32 	%f157, %f149, %f145, %f141;
	add.s32 	%r100, %r133, 7;
	setp.lt.s32	%p17, %r100, 0;
	mov.u32 	%r101, -7;
	sub.s32 	%r102, %r101, %r133;
	selp.b32	%r103, %r102, %r100, %p17;
	setp.lt.u32	%p18, %r103, %r36;
	sub.s32 	%r104, %r14, %r103;
	selp.b32	%r105, %r103, %r104, %p18;
	ld.const.f32 	%f158, [%rd11+28];
	add.s32 	%r106, %r105, %r17;
	mul.wide.u32 	%rd26, %r106, 16;
	add.s64 	%rd27, %rd6, %rd26;
	ld.global.v4.f32 	{%f159, %f160, %f161, %f162}, [%rd27];
	fma.rn.f32 	%f328, %f162, %f158, %f157;
	fma.rn.f32 	%f327, %f161, %f158, %f156;
	fma.rn.f32 	%f326, %f160, %f158, %f155;
	fma.rn.f32 	%f325, %f159, %f158, %f154;
	add.s32 	%r133, %r133, 8;
	add.s32 	%r127, %r18, 8;
	add.s32 	%r107, %r18, 15;
	setp.lt.u32	%p19, %r107, %r35;
	mov.u32 	%r126, %r127;
	mov.u32 	%r129, %r133;
	mov.u32 	%r132, %r129;
	@%p19 bra 	BB12_4;

BB12_5:
	mov.u32 	%r130, %r132;
	mov.u32 	%r131, %r130;
	mov.u32 	%r125, %r126;
	setp.ge.u32	%p20, %r125, %r35;
	@%p20 bra 	BB12_8;

	mul.lo.s32 	%r24, %r16, %r36;
	mul.wide.s32 	%rd28, %r125, 4;
	add.s64 	%rd56, %rd8, %rd28;

BB12_7:
	abs.s32 	%r108, %r131;
	setp.lt.u32	%p21, %r108, %r36;
	sub.s32 	%r109, %r14, %r108;
	selp.b32	%r110, %r108, %r109, %p21;
	ld.const.f32 	%f167, [%rd56];
	add.s32 	%r111, %r110, %r24;
	mul.wide.u32 	%rd29, %r111, 16;
	add.s64 	%rd30, %rd6, %rd29;
	ld.global.v4.f32 	{%f168, %f169, %f170, %f171}, [%rd30];
	fma.rn.f32 	%f328, %f171, %f167, %f328;
	fma.rn.f32 	%f327, %f170, %f167, %f327;
	fma.rn.f32 	%f326, %f169, %f167, %f326;
	fma.rn.f32 	%f325, %f168, %f167, %f325;
	add.s32 	%r131, %r131, 1;
	add.s64 	%rd56, %rd56, 4;
	add.s32 	%r125, %r125, 1;
	setp.lt.u32	%p22, %r125, %r35;
	@%p22 bra 	BB12_7;

BB12_8:
	add.s32 	%r112, %r13, %r122;
	cvt.s64.s32	%rd31, %r112;
	mul.lo.s64 	%rd32, %rd1, %rd31;
	add.s64 	%rd33, %rd32, %rd2;
	shl.b64 	%rd34, %rd33, 4;
	add.s64 	%rd35, %rd9, %rd34;
	st.shared.v4.f32 	[%rd35], {%f325, %f326, %f327, %f328};
	add.s32 	%r122, %r122, %r4;
	setp.lt.s32	%p23, %r122, %r10;
	@%p23 bra 	BB12_2;

BB12_9:
	bar.sync 	0;
	mov.f32 	%f367, 0f00000000;
	mov.f32 	%f357, %f367;
	mov.f32 	%f347, %f367;
	mov.f32 	%f337, %f367;
	mov.f32 	%f368, %f367;
	mov.f32 	%f358, %f367;
	mov.f32 	%f348, %f367;
	mov.f32 	%f338, %f367;
	mov.u32 	%r137, 0;
	mov.u32 	%r138, %r137;
	setp.lt.u32	%p24, %r35, 8;
	@%p24 bra 	BB12_11;

BB12_10:
	mov.u32 	%r30, %r138;
	mul.wide.s32 	%rd36, %r1, 16;
	mul.wide.s32 	%rd37, %r30, 4;
	add.s64 	%rd38, %rd8, %rd37;
	ld.const.f32 	%f184, [%rd38];
	add.s32 	%r115, %r30, %r5;
	mad.lo.s32 	%r116, %r115, %r1, %r2;
	mul.wide.s32 	%rd39, %r116, 16;
	add.s64 	%rd40, %rd9, %rd39;
	ld.shared.v4.f32 	{%f185, %f186, %f187, %f188}, [%rd40];
	fma.rn.f32 	%f193, %f185, %f184, %f338;
	fma.rn.f32 	%f194, %f186, %f184, %f348;
	fma.rn.f32 	%f195, %f187, %f184, %f358;
	fma.rn.f32 	%f196, %f188, %f184, %f368;
	add.s64 	%rd41, %rd40, %rd36;
	ld.shared.v4.f32 	{%f197, %f198, %f199, %f200}, [%rd41];
	fma.rn.f32 	%f205, %f200, %f184, %f196;
	fma.rn.f32 	%f206, %f199, %f184, %f195;
	fma.rn.f32 	%f207, %f198, %f184, %f194;
	fma.rn.f32 	%f208, %f197, %f184, %f193;
	add.s64 	%rd42, %rd41, %rd36;
	ld.shared.v4.f32 	{%f209, %f210, %f211, %f212}, [%rd42];
	fma.rn.f32 	%f217, %f209, %f184, %f208;
	fma.rn.f32 	%f218, %f210, %f184, %f207;
	fma.rn.f32 	%f219, %f211, %f184, %f206;
	fma.rn.f32 	%f220, %f212, %f184, %f205;
	add.s64 	%rd43, %rd42, %rd36;
	ld.shared.v4.f32 	{%f221, %f222, %f223, %f224}, [%rd43];
	fma.rn.f32 	%f229, %f224, %f184, %f220;
	fma.rn.f32 	%f230, %f223, %f184, %f219;
	fma.rn.f32 	%f231, %f222, %f184, %f218;
	fma.rn.f32 	%f232, %f221, %f184, %f217;
	add.s64 	%rd44, %rd43, %rd36;
	ld.shared.v4.f32 	{%f233, %f234, %f235, %f236}, [%rd44];
	fma.rn.f32 	%f241, %f233, %f184, %f232;
	fma.rn.f32 	%f242, %f234, %f184, %f231;
	fma.rn.f32 	%f243, %f235, %f184, %f230;
	fma.rn.f32 	%f244, %f236, %f184, %f229;
	add.s64 	%rd45, %rd44, %rd36;
	ld.shared.v4.f32 	{%f245, %f246, %f247, %f248}, [%rd45];
	fma.rn.f32 	%f253, %f248, %f184, %f244;
	fma.rn.f32 	%f254, %f247, %f184, %f243;
	fma.rn.f32 	%f255, %f246, %f184, %f242;
	fma.rn.f32 	%f256, %f245, %f184, %f241;
	add.s64 	%rd46, %rd45, %rd36;
	ld.shared.v4.f32 	{%f257, %f258, %f259, %f260}, [%rd46];
	fma.rn.f32 	%f265, %f257, %f184, %f256;
	fma.rn.f32 	%f266, %f258, %f184, %f255;
	fma.rn.f32 	%f267, %f259, %f184, %f254;
	fma.rn.f32 	%f268, %f260, %f184, %f253;
	add.s64 	%rd47, %rd46, %rd36;
	ld.shared.v4.f32 	{%f269, %f270, %f271, %f272}, [%rd47];
	fma.rn.f32 	%f368, %f272, %f184, %f268;
	fma.rn.f32 	%f358, %f271, %f184, %f267;
	fma.rn.f32 	%f348, %f270, %f184, %f266;
	fma.rn.f32 	%f338, %f269, %f184, %f265;
	add.s32 	%r138, %r30, 8;
	add.s32 	%r117, %r30, 15;
	setp.lt.u32	%p25, %r117, %r35;
	mov.u32 	%r137, %r138;
	mov.f32 	%f337, %f338;
	mov.f32 	%f347, %f348;
	mov.f32 	%f357, %f358;
	mov.f32 	%f367, %f368;
	@%p25 bra 	BB12_10;

BB12_11:
	mov.f32 	%f365, %f367;
	mov.f32 	%f355, %f357;
	mov.f32 	%f345, %f347;
	mov.f32 	%f335, %f337;
	mov.u32 	%r136, %r137;
	setp.ge.u32	%p26, %r136, %r35;
	@%p26 bra 	BB12_14;

	mov.f32 	%f336, %f335;
	mov.f32 	%f346, %f345;
	mov.f32 	%f356, %f355;
	mov.f32 	%f366, %f365;

BB12_13:
	mul.wide.s32 	%rd48, %r136, 4;
	add.s64 	%rd49, %rd8, %rd48;
	ld.const.f32 	%f277, [%rd49];
	add.s32 	%r118, %r136, %r5;
	mad.lo.s32 	%r119, %r118, %r1, %r2;
	mul.wide.s32 	%rd50, %r119, 16;
	add.s64 	%rd51, %rd9, %rd50;
	ld.shared.v4.f32 	{%f278, %f279, %f280, %f281}, [%rd51];
	fma.rn.f32 	%f366, %f281, %f277, %f366;
	fma.rn.f32 	%f356, %f280, %f277, %f356;
	fma.rn.f32 	%f346, %f279, %f277, %f346;
	fma.rn.f32 	%f336, %f278, %f277, %f336;
	add.s32 	%r136, %r136, 1;
	setp.lt.u32	%p27, %r136, %r35;
	mov.f32 	%f335, %f336;
	mov.f32 	%f345, %f346;
	mov.f32 	%f355, %f356;
	mov.f32 	%f365, %f366;
	@%p27 bra 	BB12_13;

BB12_14:
	mov.f32 	%f364, %f365;
	mov.f32 	%f354, %f355;
	mov.f32 	%f344, %f345;
	mov.f32 	%f334, %f335;
	setp.ne.s32	%p28, %r38, 0;
	@%p28 bra 	BB12_16;

	mad.lo.s32 	%r120, %r6, %r36, %r3;
	mul.wide.u32 	%rd52, %r120, 16;
	add.s64 	%rd53, %rd6, %rd52;
	ld.global.v4.f32 	{%f286, %f287, %f288, %f289}, [%rd53];
	sub.f32 	%f291, %f289, %f364;
	sub.f32 	%f293, %f288, %f354;
	sub.f32 	%f295, %f287, %f344;
	sub.f32 	%f297, %f286, %f334;
	add.f32 	%f298, %f297, %f297;
	abs.f32 	%f299, %f298;
	add.f32 	%f300, %f295, %f295;
	abs.f32 	%f301, %f300;
	add.f32 	%f302, %f293, %f293;
	abs.f32 	%f303, %f302;
	add.f32 	%f304, %f291, %f291;
	abs.f32 	%f305, %f304;
	mul.f32 	%f306, %f58, 0f477FFF00;
	setp.lt.f32	%p29, %f299, %f306;
	setp.lt.f32	%p30, %f301, %f306;
	setp.lt.f32	%p31, %f303, %f306;
	fma.rn.f32 	%f307, %f297, %f57, %f286;
	selp.f32	%f334, %f286, %f307, %p29;
	fma.rn.f32 	%f308, %f295, %f57, %f287;
	selp.f32	%f344, %f287, %f308, %p30;
	fma.rn.f32 	%f309, %f293, %f57, %f288;
	selp.f32	%f354, %f288, %f309, %p31;
	setp.geu.f32	%p32, %f305, %f306;
	fma.rn.f32 	%f310, %f291, %f57, %f289;
	selp.f32	%f364, %f310, %f289, %p32;

BB12_16:
	setp.lt.u32	%p33, %r6, %r37;
	setp.lt.u32	%p34, %r3, %r36;
	and.pred  	%p35, %p34, %p33;
	@!%p35 bra 	BB12_18;
	bra.uni 	BB12_17;

BB12_17:
	mov.f32 	%f311, 0f00000000;
	max.f32 	%f312, %f334, %f311;
	mov.f32 	%f313, 0f477FFF00;
	min.f32 	%f314, %f312, %f313;
	max.f32 	%f315, %f344, %f311;
	min.f32 	%f316, %f315, %f313;
	max.f32 	%f317, %f354, %f311;
	min.f32 	%f318, %f317, %f313;
	max.f32 	%f319, %f364, %f311;
	min.f32 	%f320, %f319, %f313;
	add.f32 	%f321, %f314, 0f3F000000;
	add.f32 	%f322, %f316, 0f3F000000;
	add.f32 	%f323, %f318, 0f3F000000;
	add.f32 	%f324, %f320, 0f3F000000;
	mad.lo.s32 	%r121, %r6, %r36, %r3;
	mul.wide.u32 	%rd54, %r121, 16;
	add.s64 	%rd55, %rd7, %rd54;
	st.global.v4.f32 	[%rd55], {%f321, %f322, %f323, %f324};

BB12_18:
	ret;
}

	// .globl	HullPass1
.entry HullPass1(
	.param .u64 .ptr .global .align 16 HullPass1_param_0,
	.param .u64 .ptr .global .align 16 HullPass1_param_1,
	.param .u32 HullPass1_param_2,
	.param .u32 HullPass1_param_3,
	.param .align 8 .b8 HullPass1_param_4[8],
	.param .u32 HullPass1_param_5,
	.param .u32 HullPass1_param_6
)
{
	.reg .pred 	%p<14>;
	.reg .f32 	%f<85>;
	.reg .b32 	%r<44>;
	.reg .b64 	%rd<10>;


	ld.param.u64 	%rd2, [HullPass1_param_0];
	ld.param.u64 	%rd3, [HullPass1_param_1];
	ld.param.u32 	%r3, [HullPass1_param_2];
	ld.param.u32 	%r6, [HullPass1_param_3];
	ld.param.v2.u32 	{%r7, %r8}, [HullPass1_param_4];
	ld.param.u32 	%r4, [HullPass1_param_5];
	ld.param.u32 	%r5, [HullPass1_param_6];
	mov.b32	%r9, %envreg3;
	mov.u32 	%r10, %ctaid.x;
	mov.u32 	%r11, %ntid.x;
	mad.lo.s32 	%r12, %r10, %r11, %r9;
	mov.u32 	%r13, %tid.x;
	add.s32 	%r14, %r12, %r13;
	mov.u32 	%r15, %ctaid.y;
	mov.u32 	%r16, %ntid.y;
	mov.b32	%r17, %envreg4;
	mad.lo.s32 	%r18, %r15, %r16, %r17;
	mov.u32 	%r19, %tid.y;
	add.s32 	%r20, %r18, %r19;
	mad.lo.s32 	%r21, %r20, %r3, %r14;
	cvt.u64.u32	%rd1, %r21;
	mul.wide.u32 	%rd4, %r21, 16;
	add.s64 	%rd5, %rd2, %rd4;
	ld.global.v4.f32 	{%f49, %f50, %f51, %f52}, [%rd5];
	add.s32 	%r1, %r20, %r8;
	add.s32 	%r2, %r14, %r7;
	mov.u32 	%r24, 0;
	max.s32 	%r25, %r2, %r24;
	add.s32 	%r26, %r3, -1;
	min.s32 	%r27, %r25, %r26;
	max.s32 	%r28, %r1, %r24;
	add.s32 	%r29, %r6, -1;
	min.s32 	%r30, %r28, %r29;
	setp.eq.s32	%p1, %r27, %r2;
	setp.eq.s32	%p2, %r30, %r1;
	and.pred  	%p3, %p1, %p2;
	mov.f32 	%f76, 0f00000000;
	mov.f32 	%f75, %f76;
	mov.f32 	%f74, %f76;
	mov.f32 	%f73, %f76;
	@!%p3 bra 	BB13_2;
	bra.uni 	BB13_1;

BB13_1:
	mad.lo.s32 	%r31, %r1, %r3, %r2;
	mul.wide.u32 	%rd6, %r31, 16;
	add.s64 	%rd7, %rd2, %rd6;
	ld.global.v4.f32 	{%f53, %f54, %f55, %f56}, [%rd7];
	mov.f32 	%f76, %f56;
	mov.f32 	%f75, %f55;
	mov.f32 	%f74, %f54;
	mov.f32 	%f73, %f53;

BB13_2:
	cvt.rzi.s32.f32	%r32, %f49;
	cvt.rzi.s32.f32	%r33, %f50;
	cvt.rzi.s32.f32	%r34, %f51;
	cvt.rzi.s32.f32	%r35, %f52;
	cvt.rzi.s32.f32	%r36, %f73;
	cvt.rzi.s32.f32	%r37, %f74;
	cvt.rzi.s32.f32	%r38, %f75;
	cvt.rzi.s32.f32	%r39, %f76;
	cvt.rn.f32.s32	%f13, %r36;
	cvt.rn.f32.s32	%f14, %r32;
	cvt.rn.f32.s32	%f15, %r37;
	cvt.rn.f32.s32	%f16, %r33;
	cvt.rn.f32.s32	%f17, %r38;
	cvt.rn.f32.s32	%f18, %r34;
	cvt.rn.f32.s32	%f19, %r39;
	cvt.rn.f32.s32	%f20, %r35;
	setp.gt.s32	%p4, %r4, 0;
	@%p4 bra 	BB13_4;
	bra.uni 	BB13_3;

BB13_4:
	add.f32 	%f65, %f14, 0f44008000;
	setp.ltu.f32	%p9, %f13, %f65;
	add.f32 	%f66, %f14, 0f43808000;
	selp.f32	%f77, %f14, %f66, %p9;
	add.f32 	%f67, %f16, 0f44008000;
	setp.ltu.f32	%p10, %f15, %f67;
	add.f32 	%f68, %f16, 0f43808000;
	selp.f32	%f78, %f16, %f68, %p10;
	add.f32 	%f69, %f18, 0f44008000;
	setp.ltu.f32	%p11, %f17, %f69;
	add.f32 	%f70, %f18, 0f43808000;
	selp.f32	%f79, %f18, %f70, %p11;
	add.f32 	%f71, %f20, 0f44008000;
	setp.ltu.f32	%p12, %f19, %f71;
	add.f32 	%f72, %f20, 0f43808000;
	selp.f32	%f80, %f20, %f72, %p12;
	bra.uni 	BB13_5;

BB13_3:
	add.f32 	%f57, %f14, 0fC4008000;
	setp.gtu.f32	%p5, %f13, %f57;
	add.f32 	%f58, %f14, 0fC3808000;
	selp.f32	%f77, %f14, %f58, %p5;
	add.f32 	%f59, %f16, 0fC4008000;
	setp.gtu.f32	%p6, %f15, %f59;
	add.f32 	%f60, %f16, 0fC3808000;
	selp.f32	%f78, %f16, %f60, %p6;
	add.f32 	%f61, %f18, 0fC4008000;
	setp.gtu.f32	%p7, %f17, %f61;
	add.f32 	%f62, %f18, 0fC3808000;
	selp.f32	%f79, %f18, %f62, %p7;
	add.f32 	%f63, %f20, 0fC4008000;
	setp.gtu.f32	%p8, %f19, %f63;
	add.f32 	%f64, %f20, 0fC3808000;
	selp.f32	%f80, %f20, %f64, %p8;

BB13_5:
	cvt.rzi.s32.f32	%r40, %f77;
	cvt.rn.f32.s32	%f81, %r40;
	cvt.rzi.s32.f32	%r41, %f78;
	cvt.rn.f32.s32	%f82, %r41;
	cvt.rzi.s32.f32	%r42, %f79;
	cvt.rn.f32.s32	%f83, %r42;
	mov.f32 	%f84, %f52;
	setp.eq.s32	%p13, %r5, 0;
	@%p13 bra 	BB13_7;

	cvt.rzi.s32.f32	%r43, %f80;
	cvt.rn.f32.s32	%f84, %r43;

BB13_7:
	shl.b64 	%rd8, %rd1, 4;
	add.s64 	%rd9, %rd3, %rd8;
	st.global.v4.f32 	[%rd9], {%f81, %f82, %f83, %f84};
	ret;
}

	// .globl	HullPass2
.entry HullPass2(
	.param .u64 .ptr .global .align 16 HullPass2_param_0,
	.param .u64 .ptr .global .align 16 HullPass2_param_1,
	.param .u32 HullPass2_param_2,
	.param .u32 HullPass2_param_3,
	.param .align 8 .b8 HullPass2_param_4[8],
	.param .u32 HullPass2_param_5,
	.param .u32 HullPass2_param_6
)
{
	.reg .pred 	%p<33>;
	.reg .f32 	%f<106>;
	.reg .b32 	%r<72>;
	.reg .b64 	%rd<12>;


	ld.param.u64 	%rd2, [HullPass2_param_0];
	ld.param.u64 	%rd3, [HullPass2_param_1];
	ld.param.u32 	%r19, [HullPass2_param_2];
	ld.param.u32 	%r22, [HullPass2_param_3];
	ld.param.v2.u32 	{%r23, %r24}, [HullPass2_param_4];
	ld.param.u32 	%r20, [HullPass2_param_5];
	ld.param.u32 	%r21, [HullPass2_param_6];
	mov.b32	%r25, %envreg3;
	mov.u32 	%r26, %ctaid.x;
	mov.u32 	%r27, %ntid.x;
	mad.lo.s32 	%r28, %r26, %r27, %r25;
	mov.u32 	%r29, %tid.x;
	add.s32 	%r1, %r28, %r29;
	mov.u32 	%r30, %ctaid.y;
	mov.u32 	%r31, %ntid.y;
	mov.b32	%r32, %envreg4;
	mad.lo.s32 	%r33, %r30, %r31, %r32;
	mov.u32 	%r34, %tid.y;
	add.s32 	%r2, %r33, %r34;
	mad.lo.s32 	%r35, %r2, %r19, %r1;
	cvt.u64.u32	%rd1, %r35;
	mul.wide.u32 	%rd4, %r35, 16;
	add.s64 	%rd5, %rd2, %rd4;
	ld.global.v4.f32 	{%f57, %f58, %f59, %f60}, [%rd5];
	add.s32 	%r4, %r2, %r24;
	add.s32 	%r6, %r1, %r23;
	mov.u32 	%r36, 0;
	max.s32 	%r37, %r6, %r36;
	add.s32 	%r7, %r19, -1;
	min.s32 	%r38, %r37, %r7;
	max.s32 	%r39, %r4, %r36;
	add.s32 	%r8, %r22, -1;
	min.s32 	%r40, %r39, %r8;
	setp.eq.s32	%p1, %r38, %r6;
	setp.eq.s32	%p2, %r40, %r4;
	and.pred  	%p3, %p1, %p2;
	mov.f32 	%f56, 0f00000000;
	mov.f32 	%f91, %f56;
	mov.f32 	%f90, %f56;
	mov.f32 	%f89, %f56;
	mov.f32 	%f97, %f56;
	@!%p3 bra 	BB14_2;
	bra.uni 	BB14_1;

BB14_1:
	mad.lo.s32 	%r41, %r4, %r19, %r6;
	mul.wide.u32 	%rd6, %r41, 16;
	add.s64 	%rd7, %rd2, %rd6;
	ld.global.v4.f32 	{%f61, %f62, %f63, %f64}, [%rd7];
	mov.f32 	%f8, %f64;
	mov.f32 	%f91, %f63;
	mov.f32 	%f90, %f62;
	mov.f32 	%f89, %f61;
	mov.f32 	%f97, %f8;

BB14_2:
	mov.f32 	%f12, %f97;
	sub.s32 	%r9, %r1, %r23;
	max.s32 	%r43, %r9, %r36;
	min.s32 	%r44, %r43, %r7;
	sub.s32 	%r10, %r2, %r24;
	max.s32 	%r45, %r10, %r36;
	min.s32 	%r46, %r45, %r8;
	setp.eq.s32	%p4, %r44, %r9;
	setp.eq.s32	%p5, %r46, %r10;
	and.pred  	%p6, %p4, %p5;
	mov.f32 	%f94, %f56;
	mov.f32 	%f93, %f56;
	mov.f32 	%f92, %f56;
	mov.f32 	%f96, %f56;
	@!%p6 bra 	BB14_4;
	bra.uni 	BB14_3;

BB14_3:
	mad.lo.s32 	%r47, %r10, %r19, %r9;
	mul.wide.u32 	%rd8, %r47, 16;
	add.s64 	%rd9, %rd2, %rd8;
	ld.global.v4.f32 	{%f69, %f70, %f71, %f72}, [%rd9];
	mov.f32 	%f96, %f72;
	mov.f32 	%f94, %f71;
	mov.f32 	%f93, %f70;
	mov.f32 	%f92, %f69;

BB14_4:
	cvt.rzi.s32.f32	%r11, %f57;
	cvt.rzi.s32.f32	%r12, %f58;
	cvt.rzi.s32.f32	%r13, %f59;
	cvt.rzi.s32.f32	%r14, %f60;
	cvt.rzi.s32.f32	%r15, %f89;
	cvt.rzi.s32.f32	%r16, %f90;
	cvt.rzi.s32.f32	%r17, %f91;
	cvt.rzi.s32.f32	%r18, %f12;
	cvt.rzi.s32.f32	%r48, %f92;
	cvt.rzi.s32.f32	%r49, %f93;
	cvt.rzi.s32.f32	%r50, %f94;
	cvt.rzi.s32.f32	%r51, %f96;
	cvt.rn.f32.s32	%f21, %r48;
	cvt.rn.f32.s32	%f22, %r11;
	cvt.rn.f32.s32	%f23, %r49;
	cvt.rn.f32.s32	%f24, %r12;
	cvt.rn.f32.s32	%f25, %r50;
	cvt.rn.f32.s32	%f26, %r13;
	cvt.rn.f32.s32	%f27, %r51;
	cvt.rn.f32.s32	%f28, %r14;
	setp.gt.s32	%p7, %r20, 0;
	@%p7 bra 	BB14_6;
	bra.uni 	BB14_5;

BB14_6:
	add.f32 	%f81, %f22, 0f44008000;
	setp.lt.f32	%p20, %f21, %f81;
	selp.u32	%r60, 1, 0, %p20;
	setp.le.s32	%p21, %r15, %r11;
	selp.b32	%r61, -1, 0, %p21;
	setp.eq.s32	%p22, %r60, %r61;
	add.f32 	%f82, %f22, 0f43808000;
	selp.f32	%f98, %f82, %f22, %p22;
	add.f32 	%f83, %f24, 0f44008000;
	setp.lt.f32	%p23, %f23, %f83;
	selp.u32	%r62, 1, 0, %p23;
	setp.le.s32	%p24, %r16, %r12;
	selp.b32	%r63, -1, 0, %p24;
	setp.eq.s32	%p25, %r62, %r63;
	add.f32 	%f84, %f24, 0f43808000;
	selp.f32	%f99, %f84, %f24, %p25;
	add.f32 	%f85, %f26, 0f44008000;
	setp.lt.f32	%p26, %f25, %f85;
	selp.u32	%r64, 1, 0, %p26;
	setp.le.s32	%p27, %r17, %r13;
	selp.b32	%r65, -1, 0, %p27;
	setp.eq.s32	%p28, %r64, %r65;
	add.f32 	%f86, %f26, 0f43808000;
	selp.f32	%f100, %f86, %f26, %p28;
	add.f32 	%f87, %f28, 0f44008000;
	setp.lt.f32	%p29, %f27, %f87;
	selp.u32	%r66, 1, 0, %p29;
	setp.le.s32	%p30, %r18, %r14;
	selp.b32	%r67, -1, 0, %p30;
	setp.eq.s32	%p31, %r66, %r67;
	add.f32 	%f88, %f28, 0f43808000;
	selp.f32	%f101, %f88, %f28, %p31;
	bra.uni 	BB14_7;

BB14_5:
	add.f32 	%f73, %f22, 0fC4008000;
	setp.gt.f32	%p8, %f21, %f73;
	selp.u32	%r52, 1, 0, %p8;
	setp.ge.s32	%p9, %r15, %r11;
	selp.b32	%r53, -1, 0, %p9;
	setp.eq.s32	%p10, %r52, %r53;
	add.f32 	%f74, %f22, 0fC3808000;
	selp.f32	%f98, %f74, %f22, %p10;
	add.f32 	%f75, %f24, 0fC4008000;
	setp.gt.f32	%p11, %f23, %f75;
	selp.u32	%r54, 1, 0, %p11;
	setp.ge.s32	%p12, %r16, %r12;
	selp.b32	%r55, -1, 0, %p12;
	setp.eq.s32	%p13, %r54, %r55;
	add.f32 	%f76, %f24, 0fC3808000;
	selp.f32	%f99, %f76, %f24, %p13;
	add.f32 	%f77, %f26, 0fC4008000;
	setp.gt.f32	%p14, %f25, %f77;
	selp.u32	%r56, 1, 0, %p14;
	setp.ge.s32	%p15, %r17, %r13;
	selp.b32	%r57, -1, 0, %p15;
	setp.eq.s32	%p16, %r56, %r57;
	add.f32 	%f78, %f26, 0fC3808000;
	selp.f32	%f100, %f78, %f26, %p16;
	add.f32 	%f79, %f28, 0fC4008000;
	setp.gt.f32	%p17, %f27, %f79;
	selp.u32	%r58, 1, 0, %p17;
	setp.ge.s32	%p18, %r18, %r14;
	selp.b32	%r59, -1, 0, %p18;
	setp.eq.s32	%p19, %r58, %r59;
	add.f32 	%f80, %f28, 0fC3808000;
	selp.f32	%f101, %f80, %f28, %p19;

BB14_7:
	cvt.rzi.s32.f32	%r68, %f98;
	cvt.rn.f32.s32	%f102, %r68;
	cvt.rzi.s32.f32	%r69, %f99;
	cvt.rn.f32.s32	%f103, %r69;
	cvt.rzi.s32.f32	%r70, %f100;
	cvt.rn.f32.s32	%f104, %r70;
	mov.f32 	%f105, %f60;
	setp.eq.s32	%p32, %r21, 0;
	@%p32 bra 	BB14_9;

	cvt.rzi.s32.f32	%r71, %f101;
	cvt.rn.f32.s32	%f105, %r71;

BB14_9:
	shl.b64 	%rd10, %rd1, 4;
	add.s64 	%rd11, %rd3, %rd10;
	st.global.v4.f32 	[%rd11], {%f102, %f103, %f104, %f105};
	ret;
}

	// .globl	RadialBlur
.entry RadialBlur(
	.param .u64 .ptr .global .align 16 RadialBlur_param_0,
	.param .u64 .ptr .global .align 16 RadialBlur_param_1,
	.param .align 16 .b8 RadialBlur_param_2[16],
	.param .u32 RadialBlur_param_3,
	.param .u32 RadialBlur_param_4,
	.param .align 8 .b8 RadialBlur_param_5[8],
	.param .u64 .ptr .const .align 4 RadialBlur_param_6,
	.param .u64 .ptr .const .align 4 RadialBlur_param_7,
	.param .u32 RadialBlur_param_8
)
{
	.reg .pred 	%p<21>;
	.reg .f32 	%f<191>;
	.reg .b32 	%r<73>;
	.reg .b64 	%rd<17>;


	ld.param.u64 	%rd1, [RadialBlur_param_0];
	ld.param.u64 	%rd2, [RadialBlur_param_1];
	ld.param.v4.f32 	{%f73, %f74, %f75, %f76}, [RadialBlur_param_2];
	ld.param.u32 	%r15, [RadialBlur_param_3];
	ld.param.u32 	%r16, [RadialBlur_param_4];
	ld.param.v2.f32 	{%f77, %f78}, [RadialBlur_param_5];
	ld.param.u64 	%rd3, [RadialBlur_param_6];
	ld.param.u64 	%rd4, [RadialBlur_param_7];
	ld.param.u32 	%r17, [RadialBlur_param_8];
	mov.f32 	%f185, %f76;
	mov.f32 	%f184, %f75;
	mov.f32 	%f183, %f74;
	mov.f32 	%f182, %f73;
	mov.b32	%r19, %envreg3;
	mov.u32 	%r20, %ctaid.x;
	mov.u32 	%r21, %ntid.x;
	mad.lo.s32 	%r22, %r20, %r21, %r19;
	mov.u32 	%r23, %tid.x;
	add.s32 	%r1, %r22, %r23;
	mov.u32 	%r24, %ctaid.y;
	mov.u32 	%r25, %ntid.y;
	mov.b32	%r26, %envreg4;
	mad.lo.s32 	%r27, %r24, %r25, %r26;
	mov.u32 	%r28, %tid.y;
	add.s32 	%r2, %r27, %r28;
	mov.b32	%r29, %envreg6;
	mul.lo.s32 	%r3, %r21, %r29;
	mov.b32	%r30, %envreg7;
	mul.lo.s32 	%r4, %r25, %r30;
	cvt.rn.f32.s32	%f79, %r1;
	sub.f32 	%f2, %f79, %f77;
	cvt.rn.f32.s32	%f80, %r2;
	sub.f32 	%f4, %f80, %f78;
	abs.f32 	%f81, %f2;
	mov.b32 	 %r31, %f81;
	abs.f32 	%f82, %f4;
	mov.b32 	 %r32, %f82;
	min.s32 	%r33, %r32, %r31;
	mov.b32 	 %f83, %r33;
	max.s32 	%r34, %r31, %r32;
	mov.b32 	 %f84, %r34;
	and.b32  	%r35, %r34, -33554432;
	mov.u32 	%r36, 2122317824;
	sub.s32 	%r37, %r36, %r35;
	mov.b32 	 %f85, %r37;
	mul.f32 	%f86, %f83, %f85;
	mul.f32 	%f87, %f84, %f85;
	mul.f32 	%f88, %f86, %f86;
	fma.rn.f32 	%f89, %f87, %f87, %f88;
	sqrt.approx.f32 	%f90, %f89;
	add.s32 	%r38, %r35, 8388608;
	mov.b32 	 %f91, %r38;
	mul.f32 	%f92, %f90, %f91;
	setp.eq.f32	%p1, %f83, 0f00000000;
	selp.f32	%f93, %f84, %f92, %p1;
	setp.eq.f32	%p2, %f83, 0f7F800000;
	selp.f32	%f5, 0f7F800000, %f93, %p2;
	mov.u32 	%r70, 1;
	setp.leu.f32	%p3, %f5, 0f00000000;
	@%p3 bra 	BB15_2;

	abs.f32 	%f94, %f77;
	mov.b32 	 %r39, %f94;
	abs.f32 	%f95, %f78;
	mov.b32 	 %r40, %f95;
	min.s32 	%r41, %r40, %r39;
	mov.b32 	 %f96, %r41;
	max.s32 	%r42, %r39, %r40;
	mov.b32 	 %f97, %r42;
	and.b32  	%r43, %r42, -33554432;
	sub.s32 	%r45, %r36, %r43;
	mov.b32 	 %f98, %r45;
	mul.f32 	%f99, %f96, %f98;
	mul.f32 	%f100, %f97, %f98;
	mul.f32 	%f101, %f99, %f99;
	fma.rn.f32 	%f102, %f100, %f100, %f101;
	sqrt.approx.f32 	%f103, %f102;
	add.s32 	%r46, %r43, 8388608;
	mov.b32 	 %f104, %r46;
	mul.f32 	%f105, %f103, %f104;
	setp.eq.f32	%p4, %f96, 0f00000000;
	selp.f32	%f106, %f97, %f105, %p4;
	setp.eq.f32	%p5, %f96, 0f7F800000;
	selp.f32	%f107, 0f7F800000, %f106, %p5;
	div.full.f32 	%f108, %f107, %f5;
	cvt.rzi.u32.f32	%r47, %f108;
	setp.eq.s32	%p6, %r47, 0;
	selp.b32	%r48, 1, %r47, %p6;
	setp.lt.u32	%p7, %r48, %r17;
	add.s32 	%r49, %r17, -1;
	selp.b32	%r70, %r48, %r49, %p7;

BB15_2:
	and.b32  	%r50, %r15, 8;
	setp.eq.s32	%p8, %r50, 0;
	setp.eq.s32	%p9, %r16, 0;
	or.pred  	%p10, %p8, %p9;
	@%p10 bra 	BB15_13;
	bra.uni 	BB15_3;

BB15_13:
	setp.eq.s32	%p17, %r17, 0;
	mov.f32 	%f181, 0f00000000;
	@%p17 bra 	BB15_16;

	neg.f32 	%f41, %f4;
	add.s32 	%r11, %r3, -1;
	add.s32 	%r12, %r4, -1;
	mov.f32 	%f181, 0f00000000;
	mov.u32 	%r60, 0;
	mov.u32 	%r72, %r60;

BB15_15:
	mov.u32 	%r13, %r72;
	mul.wide.u32 	%rd10, %r13, 4;
	add.s64 	%rd11, %rd3, %rd10;
	ld.const.f32 	%f140, [%rd11];
	fma.rn.f32 	%f141, %f2, %f140, %f77;
	add.s64 	%rd12, %rd4, %rd10;
	ld.const.f32 	%f142, [%rd12];
	fma.rn.f32 	%f143, %f41, %f142, %f141;
	add.f32 	%f144, %f143, 0f3F000000;
	cvt.rzi.s32.f32	%r61, %f144;
	max.s32 	%r63, %r61, %r60;
	min.s32 	%r64, %r63, %r11;
	fma.rn.f32 	%f145, %f2, %f142, %f78;
	fma.rn.f32 	%f146, %f4, %f140, %f145;
	add.f32 	%f147, %f146, 0f3F000000;
	cvt.rzi.s32.f32	%r65, %f147;
	max.s32 	%r66, %r65, %r60;
	min.s32 	%r67, %r66, %r12;
	mad.lo.s32 	%r68, %r67, %r3, %r64;
	mul.wide.s32 	%rd13, %r68, 16;
	add.s64 	%rd14, %rd1, %rd13;
	ld.global.v4.f32 	{%f148, %f149, %f150, %f151}, [%rd14];
	add.f32 	%f185, %f185, %f151;
	add.f32 	%f184, %f184, %f150;
	add.f32 	%f183, %f183, %f149;
	add.f32 	%f182, %f182, %f148;
	add.f32 	%f181, %f181, 0f3F800000;
	add.s32 	%r14, %r13, %r70;
	setp.lt.u32	%p18, %r14, %r17;
	mov.u32 	%r72, %r14;
	@%p18 bra 	BB15_15;

BB15_16:
	setp.lt.f32	%p19, %f181, 0f00000000;
	selp.f32	%f57, 0fBF800000, 0f3F800000, %p19;
	mul.f32 	%f156, %f181, %f57;
	setp.ltu.f32	%p20, %f156, 0f00000000;
	@%p20 bra 	BB15_18;
	bra.uni 	BB15_17;

BB15_18:
	mov.f32 	%f157, 0f00000000;
	rcp.approx.f32 	%f158, %f157;
	mul.f32 	%f186, %f57, %f158;
	bra.uni 	BB15_19;

BB15_3:
	setp.eq.s32	%p11, %r17, 0;
	mov.f32 	%f176, %f73;
	mov.f32 	%f175, %f74;
	mov.f32 	%f174, %f75;
	mov.f32 	%f178, 0f00000000;
	mov.f32 	%f177, %f178;
	mov.f32 	%f173, %f76;
	@%p11 bra 	BB15_6;

	neg.f32 	%f10, %f4;
	add.s32 	%r7, %r3, -1;
	add.s32 	%r8, %r4, -1;
	mov.f32 	%f178, 0f00000000;
	mov.f32 	%f177, %f178;
	mov.u32 	%r51, 0;
	mov.u32 	%r71, %r51;

BB15_5:
	mov.u32 	%r9, %r71;
	mul.wide.u32 	%rd5, %r9, 4;
	add.s64 	%rd6, %rd3, %rd5;
	ld.const.f32 	%f113, [%rd6];
	fma.rn.f32 	%f114, %f2, %f113, %f77;
	add.s64 	%rd7, %rd4, %rd5;
	ld.const.f32 	%f115, [%rd7];
	fma.rn.f32 	%f116, %f10, %f115, %f114;
	add.f32 	%f117, %f116, 0f3F000000;
	cvt.rzi.s32.f32	%r52, %f117;
	max.s32 	%r54, %r52, %r51;
	min.s32 	%r55, %r54, %r7;
	fma.rn.f32 	%f118, %f2, %f115, %f78;
	fma.rn.f32 	%f119, %f4, %f113, %f118;
	add.f32 	%f120, %f119, 0f3F000000;
	cvt.rzi.s32.f32	%r56, %f120;
	max.s32 	%r57, %r56, %r51;
	min.s32 	%r58, %r57, %r8;
	mad.lo.s32 	%r59, %r58, %r3, %r55;
	mul.wide.s32 	%rd8, %r59, 16;
	add.s64 	%rd9, %rd1, %rd8;
	ld.global.v4.f32 	{%f121, %f122, %f123, %f124}, [%rd9];
	mov.f32 	%f126, 0f477FFF00;
	sub.f32 	%f127, %f126, %f124;
	mul.f32 	%f128, %f127, 0f377BA882;
	fma.rn.f32 	%f176, %f121, %f128, %f176;
	fma.rn.f32 	%f175, %f122, %f128, %f175;
	fma.rn.f32 	%f174, %f123, %f128, %f174;
	add.f32 	%f173, %f173, %f124;
	add.f32 	%f177, %f177, %f128;
	add.f32 	%f178, %f178, 0f3F800000;
	add.s32 	%r10, %r9, %r70;
	setp.lt.u32	%p12, %r10, %r17;
	mov.u32 	%r71, %r10;
	@%p12 bra 	BB15_5;

BB15_6:
	setp.lt.f32	%p13, %f177, 0f00000000;
	selp.f32	%f29, 0fBF800000, 0f3F800000, %p13;
	mul.f32 	%f132, %f177, %f29;
	setp.ltu.f32	%p14, %f132, 0f00000000;
	@%p14 bra 	BB15_8;
	bra.uni 	BB15_7;

BB15_8:
	mov.f32 	%f133, 0f00000000;
	rcp.approx.f32 	%f134, %f133;
	mul.f32 	%f179, %f29, %f134;
	bra.uni 	BB15_9;

BB15_17:
	rcp.approx.f32 	%f186, %f181;

BB15_19:
	mul.f32 	%f187, %f182, %f186;
	mul.f32 	%f188, %f183, %f186;
	mul.f32 	%f189, %f184, %f186;
	mul.f32 	%f190, %f185, %f186;
	bra.uni 	BB15_20;

BB15_7:
	rcp.approx.f32 	%f179, %f177;

BB15_9:
	setp.lt.f32	%p15, %f178, 0f00000000;
	selp.f32	%f33, 0fBF800000, 0f3F800000, %p15;
	mul.f32 	%f135, %f178, %f33;
	setp.ltu.f32	%p16, %f135, 0f00000000;
	@%p16 bra 	BB15_11;
	bra.uni 	BB15_10;

BB15_11:
	mov.f32 	%f136, 0f00000000;
	rcp.approx.f32 	%f137, %f136;
	mul.f32 	%f180, %f33, %f137;
	bra.uni 	BB15_12;

BB15_10:
	rcp.approx.f32 	%f180, %f178;

BB15_12:
	mul.f32 	%f187, %f176, %f179;
	mul.f32 	%f188, %f175, %f179;
	mul.f32 	%f189, %f174, %f179;
	mul.f32 	%f190, %f173, %f180;

BB15_20:
	mov.f32 	%f159, 0f00000000;
	max.f32 	%f160, %f187, %f159;
	mov.f32 	%f161, 0f477FFF00;
	min.f32 	%f162, %f160, %f161;
	max.f32 	%f163, %f188, %f159;
	min.f32 	%f164, %f163, %f161;
	max.f32 	%f165, %f189, %f159;
	min.f32 	%f166, %f165, %f161;
	max.f32 	%f167, %f190, %f159;
	min.f32 	%f168, %f167, %f161;
	add.f32 	%f169, %f162, 0f3F000000;
	add.f32 	%f170, %f164, 0f3F000000;
	add.f32 	%f171, %f166, 0f3F000000;
	add.f32 	%f172, %f168, 0f3F000000;
	mad.lo.s32 	%r69, %r3, %r2, %r1;
	mul.wide.s32 	%rd15, %r69, 16;
	add.s64 	%rd16, %rd2, %rd15;
	st.global.v4.f32 	[%rd16], {%f169, %f170, %f171, %f172};
	ret;
}

	// .globl	Contrast
.entry Contrast(
	.param .u64 .ptr .global .align 16 Contrast_param_0,
	.param .u32 Contrast_param_1
)
{
	.reg .pred 	%p<24>;
	.reg .f32 	%f<163>;
	.reg .b32 	%r<25>;
	.reg .b64 	%rd<4>;


	ld.param.u64 	%rd2, [Contrast_param_0];
	ld.param.u32 	%r4, [Contrast_param_1];
	mov.b32	%r5, %envreg3;
	mov.u32 	%r6, %ctaid.x;
	mov.u32 	%r7, %ntid.x;
	mad.lo.s32 	%r8, %r6, %r7, %r5;
	mov.u32 	%r9, %tid.x;
	add.s32 	%r10, %r8, %r9;
	mov.u32 	%r11, %ctaid.y;
	mov.u32 	%r12, %ntid.y;
	mov.b32	%r13, %envreg4;
	mad.lo.s32 	%r14, %r11, %r12, %r13;
	mov.u32 	%r15, %tid.y;
	add.s32 	%r16, %r14, %r15;
	mov.b32	%r17, %envreg6;
	mul.lo.s32 	%r18, %r7, %r17;
	mad.lo.s32 	%r19, %r18, %r16, %r10;
	mul.wide.s32 	%rd3, %r19, 16;
	add.s64 	%rd1, %rd2, %rd3;
	ld.global.v4.f32 	{%f72, %f73, %f74, %f75}, [%rd1];
	max.f32 	%f76, %f74, %f73;
	max.f32 	%f8, %f76, %f72;
	mov.f32 	%f153, 0f00000000;
	mov.f32 	%f152, %f153;
	mov.f32 	%f151, %f153;
	setp.eq.f32	%p1, %f8, 0f00000000;
	@%p1 bra 	BB16_8;

	min.f32 	%f77, %f74, %f73;
	min.f32 	%f78, %f77, %f72;
	sub.f32 	%f9, %f8, %f78;
	div.full.f32 	%f152, %f9, %f8;
	mul.f32 	%f153, %f8, 0f377BA882;
	mov.f32 	%f151, 0f00000000;
	setp.eq.f32	%p2, %f9, 0f00000000;
	@%p2 bra 	BB16_8;

	setp.eq.f32	%p3, %f74, %f8;
	mov.f32 	%f149, 0f00000000;
	@%p3 bra 	BB16_4;

	setp.eq.f32	%p4, %f73, %f8;
	selp.f32	%f149, 0f40000000, 0f40800000, %p4;

BB16_4:
	@%p3 bra 	BB16_6;
	bra.uni 	BB16_5;

BB16_6:
	sub.f32 	%f150, %f73, %f72;
	bra.uni 	BB16_7;

BB16_5:
	setp.eq.f32	%p6, %f73, %f8;
	sub.f32 	%f80, %f74, %f73;
	sub.f32 	%f81, %f72, %f74;
	selp.f32	%f150, %f81, %f80, %p6;

BB16_7:
	div.full.f32 	%f82, %f150, %f9;
	add.f32 	%f83, %f149, %f82;
	div.full.f32 	%f84, %f83, 0f40C00000;
	setp.lt.f32	%p7, %f84, 0f00000000;
	selp.f32	%f85, 0f00000000, 0f3F800000, %p7;
	add.f32 	%f151, %f84, %f85;

BB16_8:
	add.f32 	%f25, %f153, 0fBF000000;
	add.f32 	%f86, %f25, %f25;
	cvt.rni.f32.f32	%f87, %f86;
	cvt.rzi.s32.f32	%r1, %f87;
	neg.f32 	%f88, %f87;
	mov.f32 	%f89, 0f3F000000;
	fma.rn.f32 	%f90, %f88, %f89, %f25;
	mul.f32 	%f91, %f90, 0f34222169;
	mov.f32 	%f92, 0f40490FDA;
	fma.rn.f32 	%f26, %f90, %f92, %f91;
	mul.rn.f32 	%f27, %f26, %f26;
	and.b32  	%r2, %r1, 1;
	setp.eq.s32	%p8, %r2, 0;
	@%p8 bra 	BB16_10;

	mov.f32 	%f93, 0fBAB6061A;
	mov.f32 	%f94, 0f37CCF5CE;
	fma.rn.f32 	%f154, %f94, %f27, %f93;
	bra.uni 	BB16_11;

BB16_10:
	mov.f32 	%f95, 0f3C08839E;
	mov.f32 	%f96, 0fB94CA1F9;
	fma.rn.f32 	%f154, %f96, %f27, %f95;

BB16_11:
	@%p8 bra 	BB16_13;

	mov.f32 	%f97, 0f3D2AAAA5;
	fma.rn.f32 	%f98, %f154, %f27, %f97;
	mov.f32 	%f99, 0fBF000000;
	fma.rn.f32 	%f155, %f98, %f27, %f99;
	bra.uni 	BB16_14;

BB16_13:
	mov.f32 	%f100, 0fBE2AAAA3;
	fma.rn.f32 	%f101, %f154, %f27, %f100;
	mov.f32 	%f102, 0f00000000;
	fma.rn.f32 	%f155, %f101, %f27, %f102;

BB16_14:
	fma.rn.f32 	%f156, %f155, %f26, %f26;
	@%p8 bra 	BB16_16;

	mov.f32 	%f103, 0f3F800000;
	fma.rn.f32 	%f156, %f155, %f27, %f103;

BB16_16:
	and.b32  	%r20, %r1, 2;
	setp.eq.s32	%p11, %r20, 0;
	@%p11 bra 	BB16_18;

	mov.f32 	%f104, 0f00000000;
	mov.f32 	%f105, 0fBF800000;
	fma.rn.f32 	%f156, %f156, %f105, %f104;

BB16_18:
	cvt.rzi.f32.f32	%f106, %f25;
	setp.neu.f32	%p12, %f106, %f25;
	@%p12 bra 	BB16_20;

	mov.f32 	%f107, 0f00000000;
	mul.rn.f32 	%f156, %f25, %f107;

BB16_20:
	setp.ne.s32	%p13, %r4, 0;
	selp.f32	%f108, 0f3F000000, 0fBF000000, %p13;
	neg.f32 	%f109, %f153;
	add.f32 	%f110, %f156, 0f3F800000;
	fma.rn.f32 	%f111, %f110, 0f3F000000, %f109;
	fma.rn.f32 	%f112, %f108, %f111, %f153;
	cvt.sat.f32.f32	%f41, %f112;
	setp.eq.f32	%p14, %f152, 0f00000000;
	mul.f32 	%f113, %f41, 0f477FFF00;
	mov.f32 	%f114, 0f00000000;
	max.f32 	%f115, %f113, %f114;
	mov.f32 	%f116, 0f477FFF00;
	min.f32 	%f117, %f115, %f116;
	add.f32 	%f43, %f117, 0f3F000000;
	@%p14 bra 	BB16_28;
	bra.uni 	BB16_21;

BB16_28:
	mov.f32 	%f162, %f43;
	mov.f32 	%f161, %f43;
	mov.f32 	%f160, %f43;
	bra.uni 	BB16_29;

BB16_21:
	// inline asm
	cvt.rmi.f32.f32 	%f118, %f151;
	// inline asm
	sub.f32 	%f122, %f151, %f118;
	mul.f32 	%f121, %f122, 0f40C00000;
	// inline asm
	cvt.rmi.f32.f32 	%f120, %f121;
	// inline asm
	sub.f32 	%f123, %f121, %f120;
	mov.f32 	%f124, 0f3F800000;
	sub.f32 	%f125, %f124, %f152;
	mul.f32 	%f126, %f125, %f41;
	neg.f32 	%f127, %f152;
	fma.rn.f32 	%f128, %f127, %f123, 0f3F800000;
	mul.f32 	%f129, %f41, %f128;
	sub.f32 	%f130, %f124, %f123;
	fma.rn.f32 	%f131, %f127, %f130, 0f3F800000;
	mul.f32 	%f132, %f41, %f131;
	mul.f32 	%f133, %f132, 0f477FFF00;
	max.f32 	%f135, %f133, %f114;
	min.f32 	%f137, %f135, %f116;
	add.f32 	%f159, %f137, 0f3F000000;
	mul.f32 	%f138, %f126, 0f477FFF00;
	max.f32 	%f139, %f138, %f114;
	min.f32 	%f140, %f139, %f116;
	add.f32 	%f45, %f140, 0f3F000000;
	mul.f32 	%f141, %f129, 0f477FFF00;
	max.f32 	%f142, %f141, %f114;
	min.f32 	%f143, %f142, %f116;
	add.f32 	%f46, %f143, 0f3F000000;
	cvt.rzi.s32.f32	%r3, %f121;
	setp.eq.s32	%p15, %r3, 1;
	mov.f32 	%f157, %f46;
	@%p15 bra 	BB16_23;

	and.b32  	%r21, %r3, -2;
	setp.eq.s32	%p16, %r21, 2;
	setp.eq.s32	%p17, %r3, 4;
	selp.f32	%f144, %f159, %f43, %p17;
	selp.f32	%f47, %f45, %f144, %p16;
	mov.f32 	%f157, %f47;

BB16_23:
	mov.f32 	%f48, %f157;
	add.s32 	%r22, %r3, -1;
	setp.lt.u32	%p18, %r22, 2;
	mov.f32 	%f158, %f43;
	@%p18 bra 	BB16_25;

	setp.eq.s32	%p19, %r3, 3;
	and.b32  	%r23, %r3, -2;
	setp.eq.s32	%p20, %r23, 4;
	selp.f32	%f145, %f45, %f159, %p20;
	selp.f32	%f49, %f46, %f145, %p19;
	mov.f32 	%f158, %f49;

BB16_25:
	mov.f32 	%f50, %f158;
	setp.eq.s32	%p21, %r3, 2;
	@%p21 bra 	BB16_27;

	add.s32 	%r24, %r3, -3;
	setp.lt.u32	%p22, %r24, 2;
	setp.eq.s32	%p23, %r3, 5;
	selp.f32	%f148, %f46, %f45, %p23;
	selp.f32	%f159, %f43, %f148, %p22;

BB16_27:
	mov.f32 	%f160, %f159;
	mov.f32 	%f161, %f50;
	mov.f32 	%f162, %f48;

BB16_29:
	st.global.v4.f32 	[%rd1], {%f160, %f161, %f162, %f75};
	ret;
}

	// .globl	Modulate
.entry Modulate(
	.param .u64 .ptr .global .align 16 Modulate_param_0,
	.param .f32 Modulate_param_1,
	.param .f32 Modulate_param_2,
	.param .f32 Modulate_param_3,
	.param .u32 Modulate_param_4
)
{
	.reg .pred 	%p<18>;
	.reg .f32 	%f<129>;
	.reg .b32 	%r<17>;
	.reg .b64 	%rd<4>;


	ld.param.u64 	%rd2, [Modulate_param_0];
	ld.param.f32 	%f53, [Modulate_param_1];
	ld.param.f32 	%f54, [Modulate_param_2];
	ld.param.f32 	%f55, [Modulate_param_3];
	mov.b32	%r1, %envreg3;
	mov.u32 	%r2, %ctaid.x;
	mov.u32 	%r3, %ntid.x;
	mad.lo.s32 	%r4, %r2, %r3, %r1;
	mov.u32 	%r5, %tid.x;
	add.s32 	%r6, %r4, %r5;
	mov.u32 	%r7, %ctaid.y;
	mov.u32 	%r8, %ntid.y;
	mov.b32	%r9, %envreg4;
	mad.lo.s32 	%r10, %r7, %r8, %r9;
	mov.u32 	%r11, %tid.y;
	add.s32 	%r12, %r10, %r11;
	mov.b32	%r13, %envreg6;
	mul.lo.s32 	%r14, %r3, %r13;
	mad.lo.s32 	%r15, %r14, %r12, %r6;
	mul.wide.s32 	%rd3, %r15, 16;
	add.s64 	%rd1, %rd2, %rd3;
	ld.global.v4.f32 	{%f58, %f59, %f60, %f61}, [%rd1];
	mul.f32 	%f8, %f60, 0f377BA882;
	mul.f32 	%f9, %f59, 0f377BA882;
	mul.f32 	%f10, %f58, 0f377BA882;
	max.f32 	%f62, %f9, %f10;
	max.f32 	%f11, %f8, %f62;
	min.f32 	%f63, %f9, %f10;
	min.f32 	%f64, %f8, %f63;
	sub.f32 	%f12, %f11, %f64;
	add.f32 	%f65, %f11, %f64;
	mul.f32 	%f13, %f65, 0f3F000000;
	mov.f32 	%f115, 0f00000000;
	mov.f32 	%f114, %f115;
	setp.le.f32	%p1, %f12, 0f00000000;
	@%p1 bra 	BB17_9;

	setp.eq.f32	%p2, %f11, %f8;
	@%p2 bra 	BB17_5;
	bra.uni 	BB17_2;

BB17_5:
	neg.f32 	%f72, %f10;
	fma.rn.f32 	%f73, %f59, 0f377BA882, %f72;
	div.full.f32 	%f74, %f73, %f12;
	add.f32 	%f75, %f74, 0f40C00000;
	setp.lt.f32	%p4, %f9, %f10;
	selp.f32	%f113, %f75, %f74, %p4;
	bra.uni 	BB17_6;

BB17_2:
	setp.eq.f32	%p3, %f11, %f9;
	@%p3 bra 	BB17_4;
	bra.uni 	BB17_3;

BB17_4:
	neg.f32 	%f69, %f8;
	fma.rn.f32 	%f70, %f58, 0f377BA882, %f69;
	div.full.f32 	%f71, %f70, %f12;
	add.f32 	%f113, %f71, 0f40000000;
	bra.uni 	BB17_6;

BB17_3:
	neg.f32 	%f66, %f9;
	fma.rn.f32 	%f67, %f60, 0f377BA882, %f66;
	div.full.f32 	%f68, %f67, %f12;
	add.f32 	%f113, %f68, 0f40800000;

BB17_6:
	mov.f32 	%f76, 0f3E2AAAAB;
	mul.rn.f32 	%f115, %f113, %f76;
	setp.gtu.f32	%p5, %f13, 0f3F000000;
	@%p5 bra 	BB17_8;
	bra.uni 	BB17_7;

BB17_8:
	fma.rn.f32 	%f78, %f13, 0fC0000000, 0f40000000;
	div.full.f32 	%f114, %f12, %f78;
	bra.uni 	BB17_9;

BB17_7:
	add.f32 	%f77, %f13, %f13;
	div.full.f32 	%f114, %f12, %f77;

BB17_9:
	fma.rn.f32 	%f79, %f54, 0f3C23D70A, 0fBF800000;
	fma.rn.f32 	%f116, %f79, 0f3F000000, %f115;
	setp.geu.f32	%p6, %f116, 0f00000000;
	@%p6 bra 	BB17_11;

BB17_10:
	add.f32 	%f116, %f116, 0f3F800000;
	setp.lt.f32	%p7, %f116, 0f00000000;
	@%p7 bra 	BB17_10;

BB17_11:
	setp.ltu.f32	%p8, %f116, 0f3F800000;
	@%p8 bra 	BB17_13;

BB17_12:
	add.f32 	%f116, %f116, 0fBF800000;
	setp.ge.f32	%p9, %f116, 0f3F800000;
	@%p9 bra 	BB17_12;

BB17_13:
	mul.f32 	%f80, %f55, 0f3C23D70A;
	mul.rn.f32 	%f30, %f114, %f80;
	mul.f32 	%f81, %f53, 0f3C23D70A;
	mul.rn.f32 	%f31, %f13, %f81;
	setp.gtu.f32	%p10, %f31, 0f3F000000;
	@%p10 bra 	BB17_15;
	bra.uni 	BB17_14;

BB17_15:
	fma.rn.f32 	%f117, %f31, 0fC0000000, 0f40000000;
	bra.uni 	BB17_16;

BB17_14:
	add.f32 	%f117, %f31, %f31;

BB17_16:
	mul.f32 	%f91, %f116, 0f43B40000;
	mul.f32 	%f35, %f30, %f117;
	fma.rn.f32 	%f36, %f35, 0fBF000000, %f31;
	div.full.f32 	%f83, %f91, 0f43B40000;
	// inline asm
	cvt.rmi.f32.f32 	%f82, %f83;
	// inline asm
	mul.f32 	%f92, %f82, 0f43B40000;
	sub.f32 	%f93, %f91, %f92;
	div.full.f32 	%f87, %f93, 0f42700000;
	mul.f32 	%f85, %f87, 0f3F000000;
	// inline asm
	cvt.rmi.f32.f32 	%f84, %f85;
	// inline asm
	fma.rn.f32 	%f94, %f84, 0fC0000000, %f87;
	add.f32 	%f95, %f94, 0fBF800000;
	abs.f32 	%f96, %f95;
	mov.f32 	%f97, 0f3F800000;
	sub.f32 	%f98, %f97, %f96;
	mul.f32 	%f37, %f35, %f98;
	// inline asm
	cvt.rmi.f32.f32 	%f86, %f87;
	// inline asm
	cvt.rzi.s32.f32	%r16, %f86;
	mov.f32 	%f90, 0f00000000;
	mov.f32 	%f89, %f90;
	mov.f32 	%f128, %f90;
	setp.gt.s32	%p11, %r16, 2;
	@%p11 bra 	BB17_21;

	setp.eq.s32	%p15, %r16, 0;
	@%p15 bra 	BB17_28;

	setp.eq.s32	%p16, %r16, 1;
	@%p16 bra 	BB17_27;
	bra.uni 	BB17_19;

BB17_27:
	add.f32 	%f46, %f36, %f37;
	add.f32 	%f47, %f36, %f35;
	mov.f32 	%f128, %f36;
	mov.f32 	%f126, %f46;
	mov.f32 	%f127, %f47;
	bra.uni 	BB17_29;

BB17_21:
	setp.eq.s32	%p12, %r16, 3;
	@%p12 bra 	BB17_26;

	setp.eq.s32	%p13, %r16, 4;
	@%p13 bra 	BB17_25;
	bra.uni 	BB17_23;

BB17_25:
	add.f32 	%f40, %f36, %f37;
	add.f32 	%f128, %f36, %f35;
	mov.f32 	%f127, %f36;
	mov.f32 	%f126, %f40;
	bra.uni 	BB17_29;

BB17_28:
	add.f32 	%f48, %f36, %f35;
	add.f32 	%f49, %f36, %f37;
	mov.f32 	%f128, %f36;
	mov.f32 	%f126, %f48;
	mov.f32 	%f127, %f49;
	bra.uni 	BB17_29;

BB17_19:
	setp.eq.s32	%p17, %r16, 2;
	mov.f32 	%f124, %f89;
	mov.f32 	%f125, %f90;
	mov.f32 	%f126, %f125;
	mov.f32 	%f127, %f124;
	@%p17 bra 	BB17_20;
	bra.uni 	BB17_29;

BB17_20:
	add.f32 	%f44, %f36, %f35;
	add.f32 	%f128, %f36, %f37;
	mov.f32 	%f121, %f36;
	mov.f32 	%f126, %f121;
	mov.f32 	%f127, %f44;
	bra.uni 	BB17_29;

BB17_26:
	add.f32 	%f42, %f36, %f37;
	add.f32 	%f128, %f36, %f35;
	mov.f32 	%f120, %f36;
	mov.f32 	%f126, %f120;
	mov.f32 	%f127, %f42;
	bra.uni 	BB17_29;

BB17_23:
	setp.ne.s32	%p14, %r16, 5;
	mov.f32 	%f126, %f90;
	mov.f32 	%f127, %f89;
	@%p14 bra 	BB17_29;

	add.f32 	%f38, %f36, %f35;
	add.f32 	%f128, %f36, %f37;
	mov.f32 	%f126, %f38;
	mov.f32 	%f127, %f36;

BB17_29:
	mov.f32 	%f52, %f126;
	mul.f32 	%f99, %f128, 0f477FFF00;
	max.f32 	%f101, %f99, %f90;
	mov.f32 	%f102, 0f477FFF00;
	min.f32 	%f103, %f101, %f102;
	mul.f32 	%f104, %f127, 0f477FFF00;
	max.f32 	%f105, %f104, %f90;
	min.f32 	%f106, %f105, %f102;
	mul.f32 	%f107, %f52, 0f477FFF00;
	max.f32 	%f108, %f107, %f90;
	min.f32 	%f109, %f108, %f102;
	add.f32 	%f110, %f109, 0f3F000000;
	add.f32 	%f111, %f106, 0f3F000000;
	add.f32 	%f112, %f103, 0f3F000000;
	st.global.v4.f32 	[%rd1], {%f112, %f111, %f110, %f61};
	ret;
}

	// .globl	Grayscale
.entry Grayscale(
	.param .u64 .ptr .global .align 16 Grayscale_param_0,
	.param .u32 Grayscale_param_1,
	.param .u32 Grayscale_param_2
)
{
	.reg .pred 	%p<10>;
	.reg .f32 	%f<50>;
	.reg .b32 	%r<17>;
	.reg .b64 	%rd<4>;


	ld.param.u64 	%rd2, [Grayscale_param_0];
	ld.param.u32 	%r1, [Grayscale_param_1];
	mov.b32	%r2, %envreg3;
	mov.u32 	%r3, %ctaid.x;
	mov.u32 	%r4, %ntid.x;
	mad.lo.s32 	%r5, %r3, %r4, %r2;
	mov.u32 	%r6, %tid.x;
	add.s32 	%r7, %r5, %r6;
	mov.u32 	%r8, %ctaid.y;
	mov.u32 	%r9, %ntid.y;
	mov.b32	%r10, %envreg4;
	mad.lo.s32 	%r11, %r8, %r9, %r10;
	mov.u32 	%r12, %tid.y;
	add.s32 	%r13, %r11, %r12;
	mov.b32	%r14, %envreg6;
	mul.lo.s32 	%r15, %r4, %r14;
	mad.lo.s32 	%r16, %r15, %r13, %r7;
	mul.wide.s32 	%rd3, %r16, 16;
	add.s64 	%rd1, %rd2, %rd3;
	ld.global.v4.f32 	{%f17, %f18, %f19, %f20}, [%rd1];
	mul.f32 	%f21, %f18, 0f3F371498;
	fma.rn.f32 	%f22, %f19, 0f3E59C27F, %f21;
	fma.rn.f32 	%f49, %f17, 0f3D93D641, %f22;
	setp.gt.s32	%p1, %r1, 3;
	@%p1 bra 	BB18_5;

	setp.eq.s32	%p7, %r1, 1;
	@%p7 bra 	BB18_15;

	setp.eq.s32	%p8, %r1, 2;
	@%p8 bra 	BB18_14;
	bra.uni 	BB18_3;

BB18_14:
	max.f32 	%f41, %f19, %f18;
	max.f32 	%f49, %f41, %f17;
	bra.uni 	BB18_16;

BB18_5:
	setp.gt.s32	%p2, %r1, 7;
	@%p2 bra 	BB18_9;

	setp.eq.s32	%p5, %r1, 4;
	@%p5 bra 	BB18_12;
	bra.uni 	BB18_7;

BB18_12:
	mul.f32 	%f31, %f18, 0f3F16393F;
	fma.rn.f32 	%f32, %f19, 0f3E99016D, %f31;
	fma.rn.f32 	%f49, %f17, 0f3DEA3055, %f32;
	bra.uni 	BB18_16;

BB18_9:
	setp.eq.s32	%p3, %r1, 9;
	@%p3 bra 	BB18_13;
	bra.uni 	BB18_10;

BB18_13:
	mul.f32 	%f33, %f18, %f18;
	fma.rn.f32 	%f34, %f19, %f19, %f33;
	fma.rn.f32 	%f35, %f17, %f17, %f34;
	div.full.f32 	%f49, %f35, 0f483FFF40;
	bra.uni 	BB18_16;

BB18_15:
	add.f32 	%f42, %f19, %f18;
	add.f32 	%f43, %f17, %f42;
	div.full.f32 	%f49, %f43, 0f40400000;
	bra.uni 	BB18_16;

BB18_3:
	setp.eq.s32	%p9, %r1, 3;
	@%p9 bra 	BB18_4;
	bra.uni 	BB18_16;

BB18_4:
	min.f32 	%f36, %f19, %f18;
	min.f32 	%f37, %f36, %f17;
	max.f32 	%f38, %f19, %f18;
	max.f32 	%f39, %f38, %f17;
	add.f32 	%f40, %f37, %f39;
	mul.f32 	%f49, %f40, 0f3F000000;
	bra.uni 	BB18_16;

BB18_7:
	setp.eq.s32	%p6, %r1, 5;
	@%p6 bra 	BB18_8;
	bra.uni 	BB18_16;

BB18_8:
	mul.f32 	%f29, %f18, 0f3F16393F;
	fma.rn.f32 	%f30, %f19, 0f3E99016D, %f29;
	fma.rn.f32 	%f49, %f17, 0f3DEA3055, %f30;
	bra.uni 	BB18_16;

BB18_10:
	setp.ne.s32	%p4, %r1, 8;
	@%p4 bra 	BB18_16;

	mul.f32 	%f23, %f18, %f18;
	fma.rn.f32 	%f24, %f19, %f19, %f23;
	fma.rn.f32 	%f25, %f17, %f17, %f24;
	sqrt.approx.f32 	%f26, %f25;
	mov.f32 	%f27, 0f40400000;
	sqrt.approx.f32 	%f28, %f27;
	div.full.f32 	%f49, %f26, %f28;

BB18_16:
	mov.f32 	%f44, 0f00000000;
	max.f32 	%f45, %f49, %f44;
	mov.f32 	%f46, 0f477FFF00;
	min.f32 	%f47, %f45, %f46;
	add.f32 	%f48, %f47, 0f3F000000;
	st.global.v4.f32 	[%rd1], {%f48, %f48, %f48, %f20};
	ret;
}

	// .globl	ResizeHorizontalFilter
.entry ResizeHorizontalFilter(
	.param .u64 .ptr .global .align 16 ResizeHorizontalFilter_param_0,
	.param .u32 ResizeHorizontalFilter_param_1,
	.param .u32 ResizeHorizontalFilter_param_2,
	.param .u32 ResizeHorizontalFilter_param_3,
	.param .f32 ResizeHorizontalFilter_param_4,
	.param .u64 .ptr .global .align 16 ResizeHorizontalFilter_param_5,
	.param .u32 ResizeHorizontalFilter_param_6,
	.param .u32 ResizeHorizontalFilter_param_7,
	.param .u32 ResizeHorizontalFilter_param_8,
	.param .u32 ResizeHorizontalFilter_param_9,
	.param .u64 .ptr .global .align 4 ResizeHorizontalFilter_param_10,
	.param .f32 ResizeHorizontalFilter_param_11,
	.param .f32 ResizeHorizontalFilter_param_12,
	.param .f32 ResizeHorizontalFilter_param_13,
	.param .f32 ResizeHorizontalFilter_param_14,
	.param .u64 .ptr .shared .align 16 ResizeHorizontalFilter_param_15,
	.param .u32 ResizeHorizontalFilter_param_16,
	.param .u32 ResizeHorizontalFilter_param_17,
	.param .u32 ResizeHorizontalFilter_param_18,
	.param .u64 .ptr .shared .align 16 ResizeHorizontalFilter_param_19,
	.param .u64 .ptr .shared .align 4 ResizeHorizontalFilter_param_20,
	.param .u64 .ptr .shared .align 4 ResizeHorizontalFilter_param_21
)
.reqntid 256, 1, 1
{
	.local .align 4 .b8 	__local_depot19[28];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<266>;
	.reg .f32 	%f<1141>;
	.reg .b32 	%r<1203>;
	.reg .b64 	%rd<162>;


	mov.u64 	%rd161, __local_depot19;
	cvta.local.u64 	%SP, %rd161;
	ld.param.u64 	%rd76, [ResizeHorizontalFilter_param_0];
	ld.param.u32 	%r484, [ResizeHorizontalFilter_param_1];
	ld.param.u32 	%r485, [ResizeHorizontalFilter_param_3];
	ld.param.f32 	%f397, [ResizeHorizontalFilter_param_4];
	ld.param.u32 	%r486, [ResizeHorizontalFilter_param_6];
	ld.param.u32 	%r487, [ResizeHorizontalFilter_param_8];
	ld.param.u32 	%r488, [ResizeHorizontalFilter_param_9];
	ld.param.u64 	%rd78, [ResizeHorizontalFilter_param_10];
	ld.param.f32 	%f398, [ResizeHorizontalFilter_param_11];
	ld.param.f32 	%f401, [ResizeHorizontalFilter_param_12];
	ld.param.f32 	%f399, [ResizeHorizontalFilter_param_13];
	ld.param.f32 	%f400, [ResizeHorizontalFilter_param_14];
	ld.param.u64 	%rd79, [ResizeHorizontalFilter_param_15];
	ld.param.u32 	%r489, [ResizeHorizontalFilter_param_16];
	ld.param.u32 	%r491, [ResizeHorizontalFilter_param_17];
	ld.param.u32 	%r490, [ResizeHorizontalFilter_param_18];
	ld.param.u64 	%rd80, [ResizeHorizontalFilter_param_19];
	ld.param.u64 	%rd81, [ResizeHorizontalFilter_param_20];
	ld.param.u64 	%rd82, [ResizeHorizontalFilter_param_21];
	add.u64 	%rd83, %SP, 0;
	cvta.to.local.u64 	%rd1, %rd83;
	mov.u32 	%r492, %ctaid.x;
	mov.b32	%r493, %envreg0;
	add.s32 	%r494, %r492, %r493;
	mul.lo.s32 	%r1, %r494, %r491;
	add.s32 	%r495, %r1, %r491;
	min.u32 	%r2, %r495, %r486;
	rcp.approx.f32 	%f402, %f397;
	add.f32 	%f403, %f402, 0f00000000;
	mov.f32 	%f404, 0f3F800000;
	max.f32 	%f1, %f403, %f404;
	mul.f32 	%f405, %f1, %f401;
	mov.f32 	%f406, 0f3F000000;
	max.f32 	%f2, %f405, %f406;
	setp.lt.f32	%p3, %f1, 0f00000000;
	selp.f32	%f3, 0fBF800000, 0f3F800000, %p3;
	mul.f32 	%f407, %f1, %f3;
	setp.ltu.f32	%p4, %f407, 0f00000000;
	@%p4 bra 	BB19_2;
	bra.uni 	BB19_1;

BB19_2:
	mov.f32 	%f408, 0f00000000;
	rcp.approx.f32 	%f409, %f408;
	mul.f32 	%f1015, %f3, %f409;
	bra.uni 	BB19_3;

BB19_1:
	rcp.approx.f32 	%f1015, %f1;

BB19_3:
	cvt.rn.f32.u32	%f410, %r1;
	add.f32 	%f411, %f410, 0f3F000000;
	div.full.f32 	%f412, %f411, %f397;
	add.f32 	%f413, %f412, 0f00000000;
	sub.f32 	%f414, %f413, %f2;
	add.f32 	%f415, %f414, 0f3F000000;
	cvt.rzi.s32.f32	%r496, %f415;
	mov.u32 	%r1079, 0;
	max.s32 	%r3, %r496, %r1079;
	add.s32 	%r498, %r3, %r489;
	min.s32 	%r499, %r498, %r484;
	mov.u32 	%r500, %ctaid.y;
	mov.u32 	%r501, %ntid.y;
	mov.b32	%r502, %envreg4;
	mad.lo.s32 	%r503, %r500, %r501, %r502;
	mov.u32 	%r504, %tid.y;
	add.s32 	%r4, %r503, %r504;
	sub.s32 	%r5, %r499, %r3;
	mov.u32 	%r6, %ntid.x;
	mov.u32 	%r7, %tid.x;
	setp.ge.u32	%p5, %r7, %r5;
	@%p5 bra 	BB19_6;

	mul.lo.s32 	%r505, %r4, %r484;
	cvt.u64.u32	%rd84, %r505;
	cvt.s64.s32	%rd85, %r3;
	add.s64 	%rd2, %rd84, %rd85;
	cvt.s64.s32	%rd3, %r5;
	cvt.s64.s32	%rd4, %r6;
	cvt.s64.s32	%rd125, %r7;

BB19_5:
	add.s64 	%rd86, %rd2, %rd125;
	shl.b64 	%rd87, %rd86, 4;
	add.s64 	%rd88, %rd76, %rd87;
	ld.global.v4.f32 	{%f416, %f417, %f418, %f419}, [%rd88];
	shl.b64 	%rd89, %rd125, 4;
	add.s64 	%rd90, %rd79, %rd89;
	st.shared.v4.f32 	[%rd90], {%f416, %f417, %f418, %f419};
	add.s64 	%rd125, %rd125, %rd4;
	setp.lt.u64	%p6, %rd125, %rd3;
	@%p6 bra 	BB19_5;

BB19_6:
	membar.gl;
	bar.sync 	0;
	add.s32 	%r506, %r490, %r2;
	add.s32 	%r507, %r506, -1;
	sub.s32 	%r508, %r507, %r1;
	div.u32 	%r8, %r508, %r490;
	setp.eq.s32	%p7, %r8, 0;
	@%p7 bra 	BB19_437;

	mul.wide.u32 	%rd91, %r7, 16;
	add.s64 	%rd8, %rd80, %rd91;
	mul.wide.u32 	%rd92, %r7, 4;
	add.s64 	%rd9, %rd81, %rd92;
	add.s64 	%rd10, %rd82, %rd92;
	mad.lo.s32 	%r9, %r4, %r486, %r7;
	setp.eq.s32	%p8, %r488, 0;
	setp.lt.f32	%p9, %f399, 0f00000000;
	or.pred  	%p1, %p9, %p8;
	add.s64 	%rd11, %rd1, 24;

BB19_8:
	mad.lo.s32 	%r11, %r1079, %r490, %r1;
	add.s32 	%r510, %r11, %r490;
	min.u32 	%r511, %r510, %r2;
	sub.s32 	%r12, %r511, %r11;
	div.u32 	%r13, %r6, %r12;
	div.u32 	%r512, %r7, %r13;
	setp.lt.u32	%p10, %r512, %r12;
	selp.b32	%r14, %r512, -1, %p10;
	setp.eq.s32	%p11, %r14, -1;
	mov.f32 	%f1126, 0f00000000;
	mov.f32 	%f1113, %f1126;
	mov.f32 	%f1108, %f1126;
	mov.f32 	%f1103, %f1126;
	mov.f32 	%f1098, %f1126;
	mov.f32 	%f1118, %f1126;
	@%p11 bra 	BB19_409;

	mad.lo.s32 	%r1077, %r1079, %r490, %r1;
	ld.param.u32 	%r1076, [ResizeHorizontalFilter_param_1];
	cvt.rn.f32.u32	%f1012, %r1076;
	add.s32 	%r513, %r14, %r1077;
	cvt.rn.f32.s32	%f436, %r513;
	add.f32 	%f437, %f436, 0f3F000000;
	div.full.f32 	%f438, %f437, %f397;
	add.f32 	%f8, %f438, 0f00000000;
	sub.f32 	%f439, %f8, %f2;
	add.f32 	%f440, %f439, 0f3F000000;
	mov.f32 	%f1126, 0f00000000;
	max.f32 	%f441, %f440, %f1126;
	cvt.rzi.u32.f32	%r15, %f441;
	add.f32 	%f442, %f2, %f8;
	add.f32 	%f443, %f442, 0f3F000000;
	min.f32 	%f444, %f443, %f1012;
	cvt.rzi.u32.f32	%r514, %f444;
	sub.s32 	%r16, %r514, %r15;
	div.u32 	%r515, %r16, %r13;
	mul.lo.s32 	%r516, %r515, %r13;
	setp.ne.s32	%p12, %r516, %r16;
	selp.u32	%r517, 1, 0, %p12;
	add.s32 	%r17, %r517, %r515;
	rem.u32 	%r518, %r7, %r13;
	mul.lo.s32 	%r1140, %r17, %r518;
	mov.f32 	%f1113, %f1126;
	mov.f32 	%f1108, %f1126;
	mov.f32 	%f1103, %f1126;
	mov.f32 	%f1098, %f1126;
	mov.f32 	%f1118, %f1126;
	setp.ge.u32	%p13, %r1140, %r16;
	@%p13 bra 	BB19_409;

	setp.eq.s32	%p14, %r485, 0;
	add.s32 	%r519, %r1140, %r17;
	min.u32 	%r19, %r519, %r16;
	sub.s32 	%r520, %r15, %r3;
	add.s32 	%r1141, %r520, %r1140;
	mov.f32 	%f1126, 0f00000000;
	mov.f32 	%f1113, %f1126;
	mov.f32 	%f1108, %f1126;
	mov.f32 	%f1103, %f1126;
	mov.f32 	%f1098, %f1126;
	@%p14 bra 	BB19_210;
	bra.uni 	BB19_11;

BB19_210:
	mov.f32 	%f1114, %f1126;
	mov.f32 	%f1109, %f1126;
	mov.f32 	%f1104, %f1126;
	mov.f32 	%f1099, %f1126;
	mov.f32 	%f1118, %f1126;
	mov.f32 	%f1119, %f1126;
	setp.ge.u32	%p131, %r1140, %r19;
	@%p131 bra 	BB19_409;

BB19_211:
	mul.wide.u32 	%rd107, %r1141, 16;
	add.s64 	%rd108, %rd79, %rd107;
	ld.shared.v4.f32 	{%f710, %f711, %f712, %f713}, [%rd108];
	add.s32 	%r796, %r1140, %r15;
	cvt.rn.f32.u32	%f714, %r796;
	sub.f32 	%f715, %f714, %f8;
	add.f32 	%f716, %f715, 0f3F000000;
	mul.f32 	%f717, %f1015, %f716;
	div.full.f32 	%f718, %f717, %f400;
	abs.f32 	%f190, %f718;
	mov.f32 	%f1077, 0f3F800000;
	@%p1 bra 	BB19_310;

	mul.f32 	%f191, %f190, %f398;
	mov.f32 	%f1077, 0f00000000;
	setp.gt.s32	%p132, %r488, 2;
	@%p132 bra 	BB19_219;

	@%p8 bra 	BB19_294;

	setp.eq.s32	%p139, %r488, 1;
	@%p139 bra 	BB19_293;
	bra.uni 	BB19_215;

BB19_293:
	setp.lt.f32	%p180, %f191, 0f3F800000;
	mov.f32 	%f793, 0f3F800000;
	sub.f32 	%f794, %f793, %f191;
	selp.f32	%f1077, %f794, 0f00000000, %p180;
	bra.uni 	BB19_310;

BB19_219:
	setp.gt.s32	%p133, %r488, 4;
	@%p133 bra 	BB19_236;

	setp.eq.s32	%p136, %r488, 3;
	@%p136 bra 	BB19_270;
	bra.uni 	BB19_221;

BB19_270:
	mul.f32 	%f1069, %f191, 0f40490FDC;
	abs.f32 	%f769, %f1069;
	setp.neu.f32	%p167, %f769, 0f7F800000;
	@%p167 bra 	BB19_272;

	mov.f32 	%f770, 0f00000000;
	mul.rn.f32 	%f1069, %f1069, %f770;

BB19_272:
	mul.f32 	%f771, %f1069, 0f3F22F983;
	cvt.rni.s32.f32	%r1171, %f771;
	cvt.rn.f32.s32	%f772, %r1171;
	neg.f32 	%f773, %f772;
	mov.f32 	%f774, 0f3FC90FDA;
	fma.rn.f32 	%f775, %f773, %f774, %f1069;
	mov.f32 	%f776, 0f33A22168;
	fma.rn.f32 	%f777, %f773, %f776, %f775;
	mov.f32 	%f778, 0f27C234C5;
	fma.rn.f32 	%f1070, %f773, %f778, %f777;
	abs.f32 	%f779, %f1069;
	setp.leu.f32	%p168, %f779, 0f47CE4780;
	@%p168 bra 	BB19_282;

	mov.b32 	 %r328, %f1069;
	shr.u32 	%r329, %r328, 23;
	bfe.u32 	%r890, %r328, 23, 8;
	add.s32 	%r891, %r890, -128;
	shl.b32 	%r892, %r328, 8;
	or.b32  	%r330, %r892, -2147483648;
	shr.u32 	%r331, %r891, 5;
	mov.u32 	%r1163, 0;
	mov.u64 	%rd134, __cudart_i2opi_f;
	mov.u32 	%r1162, -6;
	mov.u64 	%rd152, %rd1;

BB19_274:
	.pragma "nounroll";
	ld.const.u32 	%r895, [%rd134];
	// inline asm
	{
	mad.lo.cc.u32   %r893, %r895, %r330, %r1163;
	madc.hi.u32     %r1163, %r895, %r330,  0;
	}
	// inline asm
	st.local.u32 	[%rd152], %r893;
	add.s64 	%rd152, %rd152, 4;
	add.s64 	%rd134, %rd134, 4;
	add.s32 	%r1162, %r1162, 1;
	setp.ne.s32	%p169, %r1162, 0;
	@%p169 bra 	BB19_274;

	and.b32  	%r336, %r328, -2147483648;
	st.local.u32 	[%rd11], %r1163;
	mov.u32 	%r898, 6;
	sub.s32 	%r899, %r898, %r331;
	mul.wide.s32 	%rd114, %r899, 4;
	add.s64 	%rd56, %rd1, %rd114;
	ld.local.u32 	%r1164, [%rd56];
	ld.local.u32 	%r1165, [%rd56+-4];
	and.b32  	%r339, %r329, 31;
	setp.eq.s32	%p170, %r339, 0;
	@%p170 bra 	BB19_277;

	mov.u32 	%r900, 32;
	sub.s32 	%r901, %r900, %r339;
	shr.u32 	%r902, %r1165, %r901;
	shl.b32 	%r903, %r1164, %r339;
	add.s32 	%r1164, %r902, %r903;
	ld.local.u32 	%r904, [%rd56+-8];
	shr.u32 	%r905, %r904, %r901;
	shl.b32 	%r906, %r1165, %r339;
	add.s32 	%r1165, %r905, %r906;

BB19_277:
	shr.u32 	%r907, %r1165, 30;
	shl.b32 	%r908, %r1164, 2;
	add.s32 	%r1166, %r907, %r908;
	shl.b32 	%r345, %r1165, 2;
	shr.u32 	%r909, %r1166, 31;
	shr.u32 	%r910, %r1164, 30;
	add.s32 	%r346, %r909, %r910;
	setp.eq.s32	%p171, %r909, 0;
	mov.u32 	%r1167, %r336;
	mov.u32 	%r1168, %r345;
	@%p171 bra 	BB19_279;

	not.b32 	%r911, %r1166;
	neg.s32 	%r347, %r345;
	setp.eq.s32	%p172, %r345, 0;
	selp.u32	%r912, 1, 0, %p172;
	add.s32 	%r1166, %r912, %r911;
	xor.b32  	%r349, %r336, -2147483648;
	mov.u32 	%r1167, %r349;
	mov.u32 	%r1168, %r347;

BB19_279:
	mov.u32 	%r351, %r1167;
	neg.s32 	%r913, %r346;
	setp.eq.s32	%p173, %r336, 0;
	selp.b32	%r1171, %r346, %r913, %p173;
	clz.b32 	%r1170, %r1166;
	setp.eq.s32	%p174, %r1170, 0;
	shl.b32 	%r914, %r1166, %r1170;
	mov.u32 	%r915, 32;
	sub.s32 	%r916, %r915, %r1170;
	shr.u32 	%r917, %r1168, %r916;
	add.s32 	%r918, %r917, %r914;
	selp.b32	%r355, %r1166, %r918, %p174;
	mov.u32 	%r919, -921707870;
	mul.hi.u32 	%r1169, %r355, %r919;
	setp.lt.s32	%p175, %r1169, 1;
	@%p175 bra 	BB19_281;

	mul.lo.s32 	%r920, %r355, -921707870;
	shr.u32 	%r921, %r920, 31;
	shl.b32 	%r922, %r1169, 1;
	add.s32 	%r1169, %r921, %r922;
	add.s32 	%r1170, %r1170, 1;

BB19_281:
	mov.u32 	%r923, 126;
	sub.s32 	%r924, %r923, %r1170;
	shl.b32 	%r925, %r924, 23;
	add.s32 	%r926, %r1169, 1;
	shr.u32 	%r927, %r926, 7;
	add.s32 	%r928, %r927, 1;
	shr.u32 	%r929, %r928, 1;
	add.s32 	%r930, %r929, %r925;
	or.b32  	%r931, %r930, %r351;
	mov.b32 	 %f1070, %r931;

BB19_282:
	mul.rn.f32 	%f236, %f1070, %f1070;
	add.s32 	%r362, %r1171, 1;
	and.b32  	%r363, %r362, 1;
	setp.eq.s32	%p176, %r363, 0;
	@%p176 bra 	BB19_284;
	bra.uni 	BB19_283;

BB19_284:
	mov.f32 	%f782, 0f3C08839E;
	mov.f32 	%f783, 0fB94CA1F9;
	fma.rn.f32 	%f1071, %f783, %f236, %f782;
	bra.uni 	BB19_285;

BB19_236:
	add.s32 	%r797, %r488, -9;
	setp.lt.u32	%p134, %r797, 2;
	@%p134 bra 	BB19_296;
	bra.uni 	BB19_237;

BB19_296:
	mov.f32 	%f1077, 0f3F800000;
	setp.eq.f32	%p183, %f191, 0f00000000;
	@%p183 bra 	BB19_310;

	add.f32 	%f809, %f191, %f191;
	cvt.rni.f32.f32	%f810, %f809;
	cvt.rzi.s32.f32	%r364, %f810;
	neg.f32 	%f811, %f810;
	fma.rn.f32 	%f813, %f811, %f406, %f191;
	mul.f32 	%f814, %f813, 0f34222169;
	mov.f32 	%f815, 0f40490FDA;
	fma.rn.f32 	%f252, %f813, %f815, %f814;
	mul.rn.f32 	%f253, %f252, %f252;
	and.b32  	%r365, %r364, 1;
	setp.eq.s32	%p184, %r365, 0;
	@%p184 bra 	BB19_299;
	bra.uni 	BB19_298;

BB19_299:
	mov.f32 	%f818, 0f3C08839E;
	mov.f32 	%f819, 0fB94CA1F9;
	fma.rn.f32 	%f1074, %f819, %f253, %f818;
	bra.uni 	BB19_300;

BB19_294:
	mov.f32 	%f1077, 0f3F800000;
	bra.uni 	BB19_310;

BB19_215:
	setp.eq.s32	%p140, %r488, 2;
	@%p140 bra 	BB19_216;
	bra.uni 	BB19_310;

BB19_216:
	setp.lt.f32	%p181, %f191, 0f3F800000;
	@%p181 bra 	BB19_295;
	bra.uni 	BB19_217;

BB19_295:
	ld.global.f32 	%f803, [%rd78];
	ld.global.f32 	%f804, [%rd78+8];
	ld.global.f32 	%f805, [%rd78+4];
	fma.rn.f32 	%f806, %f191, %f804, %f805;
	mul.f32 	%f807, %f191, %f806;
	fma.rn.f32 	%f1077, %f191, %f807, %f803;
	bra.uni 	BB19_310;

BB19_221:
	setp.eq.s32	%p137, %r488, 4;
	@%p137 bra 	BB19_222;
	bra.uni 	BB19_310;

BB19_222:
	mul.f32 	%f1064, %f191, 0f40490FDC;
	abs.f32 	%f745, %f1064;
	setp.neu.f32	%p154, %f745, 0f7F800000;
	@%p154 bra 	BB19_224;

	mov.f32 	%f746, 0f00000000;
	mul.rn.f32 	%f1064, %f1064, %f746;

BB19_224:
	mul.f32 	%f747, %f1064, 0f3F22F983;
	cvt.rni.s32.f32	%r1161, %f747;
	cvt.rn.f32.s32	%f748, %r1161;
	neg.f32 	%f749, %f748;
	mov.f32 	%f750, 0f3FC90FDA;
	fma.rn.f32 	%f751, %f749, %f750, %f1064;
	mov.f32 	%f752, 0f33A22168;
	fma.rn.f32 	%f753, %f749, %f752, %f751;
	mov.f32 	%f754, 0f27C234C5;
	fma.rn.f32 	%f1065, %f749, %f754, %f753;
	abs.f32 	%f755, %f1064;
	setp.leu.f32	%p155, %f755, 0f47CE4780;
	@%p155 bra 	BB19_234;

	mov.b32 	 %r291, %f1064;
	shr.u32 	%r292, %r291, 23;
	bfe.u32 	%r845, %r291, 23, 8;
	add.s32 	%r846, %r845, -128;
	shl.b32 	%r847, %r291, 8;
	or.b32  	%r293, %r847, -2147483648;
	shr.u32 	%r294, %r846, 5;
	mov.u32 	%r1153, 0;
	mov.u64 	%rd133, __cudart_i2opi_f;
	mov.u32 	%r1152, -6;
	mov.u64 	%rd153, %rd1;

BB19_226:
	.pragma "nounroll";
	ld.const.u32 	%r850, [%rd133];
	// inline asm
	{
	mad.lo.cc.u32   %r848, %r850, %r293, %r1153;
	madc.hi.u32     %r1153, %r850, %r293,  0;
	}
	// inline asm
	st.local.u32 	[%rd153], %r848;
	add.s64 	%rd153, %rd153, 4;
	add.s64 	%rd133, %rd133, 4;
	add.s32 	%r1152, %r1152, 1;
	setp.ne.s32	%p156, %r1152, 0;
	@%p156 bra 	BB19_226;

	and.b32  	%r299, %r291, -2147483648;
	st.local.u32 	[%rd11], %r1153;
	mov.u32 	%r853, 6;
	sub.s32 	%r854, %r853, %r294;
	mul.wide.s32 	%rd112, %r854, 4;
	add.s64 	%rd51, %rd1, %rd112;
	ld.local.u32 	%r1154, [%rd51];
	ld.local.u32 	%r1155, [%rd51+-4];
	and.b32  	%r302, %r292, 31;
	setp.eq.s32	%p157, %r302, 0;
	@%p157 bra 	BB19_229;

	mov.u32 	%r855, 32;
	sub.s32 	%r856, %r855, %r302;
	shr.u32 	%r857, %r1155, %r856;
	shl.b32 	%r858, %r1154, %r302;
	add.s32 	%r1154, %r857, %r858;
	ld.local.u32 	%r859, [%rd51+-8];
	shr.u32 	%r860, %r859, %r856;
	shl.b32 	%r861, %r1155, %r302;
	add.s32 	%r1155, %r860, %r861;

BB19_229:
	shr.u32 	%r862, %r1155, 30;
	shl.b32 	%r863, %r1154, 2;
	add.s32 	%r1156, %r862, %r863;
	shl.b32 	%r308, %r1155, 2;
	shr.u32 	%r864, %r1156, 31;
	shr.u32 	%r865, %r1154, 30;
	add.s32 	%r309, %r864, %r865;
	setp.eq.s32	%p158, %r864, 0;
	mov.u32 	%r1157, %r299;
	mov.u32 	%r1158, %r308;
	@%p158 bra 	BB19_231;

	not.b32 	%r866, %r1156;
	neg.s32 	%r310, %r308;
	setp.eq.s32	%p159, %r308, 0;
	selp.u32	%r867, 1, 0, %p159;
	add.s32 	%r1156, %r867, %r866;
	xor.b32  	%r312, %r299, -2147483648;
	mov.u32 	%r1157, %r312;
	mov.u32 	%r1158, %r310;

BB19_231:
	mov.u32 	%r314, %r1157;
	neg.s32 	%r868, %r309;
	setp.eq.s32	%p160, %r299, 0;
	selp.b32	%r1161, %r309, %r868, %p160;
	clz.b32 	%r1160, %r1156;
	setp.eq.s32	%p161, %r1160, 0;
	shl.b32 	%r869, %r1156, %r1160;
	mov.u32 	%r870, 32;
	sub.s32 	%r871, %r870, %r1160;
	shr.u32 	%r872, %r1158, %r871;
	add.s32 	%r873, %r872, %r869;
	selp.b32	%r318, %r1156, %r873, %p161;
	mov.u32 	%r874, -921707870;
	mul.hi.u32 	%r1159, %r318, %r874;
	setp.lt.s32	%p162, %r1159, 1;
	@%p162 bra 	BB19_233;

	mul.lo.s32 	%r875, %r318, -921707870;
	shr.u32 	%r876, %r875, 31;
	shl.b32 	%r877, %r1159, 1;
	add.s32 	%r1159, %r876, %r877;
	add.s32 	%r1160, %r1160, 1;

BB19_233:
	mov.u32 	%r878, 126;
	sub.s32 	%r879, %r878, %r1160;
	shl.b32 	%r880, %r879, 23;
	add.s32 	%r881, %r1159, 1;
	shr.u32 	%r882, %r881, 7;
	add.s32 	%r883, %r882, 1;
	shr.u32 	%r884, %r883, 1;
	add.s32 	%r885, %r884, %r880;
	or.b32  	%r886, %r885, %r314;
	mov.b32 	 %f1065, %r886;

BB19_234:
	mul.rn.f32 	%f217, %f1065, %f1065;
	add.s32 	%r325, %r1161, 1;
	and.b32  	%r326, %r325, 1;
	setp.eq.s32	%p163, %r326, 0;
	@%p163 bra 	BB19_261;
	bra.uni 	BB19_235;

BB19_261:
	mov.f32 	%f758, 0f3C08839E;
	mov.f32 	%f759, 0fB94CA1F9;
	fma.rn.f32 	%f1066, %f759, %f217, %f758;
	bra.uni 	BB19_262;

BB19_237:
	setp.ne.s32	%p135, %r488, 5;
	@%p135 bra 	BB19_310;

	mul.f32 	%f1059, %f191, 0f40490FDC;
	abs.f32 	%f720, %f1059;
	setp.neu.f32	%p141, %f720, 0f7F800000;
	@%p141 bra 	BB19_240;

	mov.f32 	%f721, 0f00000000;
	mul.rn.f32 	%f1059, %f1059, %f721;

BB19_240:
	mul.f32 	%f722, %f1059, 0f3F22F983;
	cvt.rni.s32.f32	%r1151, %f722;
	cvt.rn.f32.s32	%f723, %r1151;
	neg.f32 	%f724, %f723;
	mov.f32 	%f725, 0f3FC90FDA;
	fma.rn.f32 	%f726, %f724, %f725, %f1059;
	mov.f32 	%f727, 0f33A22168;
	fma.rn.f32 	%f728, %f724, %f727, %f726;
	mov.f32 	%f729, 0f27C234C5;
	fma.rn.f32 	%f1060, %f724, %f729, %f728;
	abs.f32 	%f730, %f1059;
	setp.leu.f32	%p142, %f730, 0f47CE4780;
	@%p142 bra 	BB19_250;

	mov.b32 	 %r254, %f1059;
	shr.u32 	%r255, %r254, 23;
	bfe.u32 	%r800, %r254, 23, 8;
	add.s32 	%r801, %r800, -128;
	shl.b32 	%r802, %r254, 8;
	or.b32  	%r256, %r802, -2147483648;
	shr.u32 	%r257, %r801, 5;
	mov.u32 	%r1143, 0;
	mov.u64 	%rd132, __cudart_i2opi_f;
	mov.u32 	%r1142, -6;
	mov.u64 	%rd154, %rd1;

BB19_242:
	.pragma "nounroll";
	ld.const.u32 	%r805, [%rd132];
	// inline asm
	{
	mad.lo.cc.u32   %r803, %r805, %r256, %r1143;
	madc.hi.u32     %r1143, %r805, %r256,  0;
	}
	// inline asm
	st.local.u32 	[%rd154], %r803;
	add.s64 	%rd154, %rd154, 4;
	add.s64 	%rd132, %rd132, 4;
	add.s32 	%r1142, %r1142, 1;
	setp.ne.s32	%p143, %r1142, 0;
	@%p143 bra 	BB19_242;

	and.b32  	%r262, %r254, -2147483648;
	st.local.u32 	[%rd11], %r1143;
	mov.u32 	%r808, 6;
	sub.s32 	%r809, %r808, %r257;
	mul.wide.s32 	%rd110, %r809, 4;
	add.s64 	%rd46, %rd1, %rd110;
	ld.local.u32 	%r1144, [%rd46];
	ld.local.u32 	%r1145, [%rd46+-4];
	and.b32  	%r265, %r255, 31;
	setp.eq.s32	%p144, %r265, 0;
	@%p144 bra 	BB19_245;

	mov.u32 	%r810, 32;
	sub.s32 	%r811, %r810, %r265;
	shr.u32 	%r812, %r1145, %r811;
	shl.b32 	%r813, %r1144, %r265;
	add.s32 	%r1144, %r812, %r813;
	ld.local.u32 	%r814, [%rd46+-8];
	shr.u32 	%r815, %r814, %r811;
	shl.b32 	%r816, %r1145, %r265;
	add.s32 	%r1145, %r815, %r816;

BB19_245:
	shr.u32 	%r817, %r1145, 30;
	shl.b32 	%r818, %r1144, 2;
	add.s32 	%r1146, %r817, %r818;
	shl.b32 	%r271, %r1145, 2;
	shr.u32 	%r819, %r1146, 31;
	shr.u32 	%r820, %r1144, 30;
	add.s32 	%r272, %r819, %r820;
	setp.eq.s32	%p145, %r819, 0;
	mov.u32 	%r1147, %r262;
	mov.u32 	%r1148, %r271;
	@%p145 bra 	BB19_247;

	not.b32 	%r821, %r1146;
	neg.s32 	%r273, %r271;
	setp.eq.s32	%p146, %r271, 0;
	selp.u32	%r822, 1, 0, %p146;
	add.s32 	%r1146, %r822, %r821;
	xor.b32  	%r275, %r262, -2147483648;
	mov.u32 	%r1147, %r275;
	mov.u32 	%r1148, %r273;

BB19_247:
	mov.u32 	%r277, %r1147;
	neg.s32 	%r823, %r272;
	setp.eq.s32	%p147, %r262, 0;
	selp.b32	%r1151, %r272, %r823, %p147;
	clz.b32 	%r1150, %r1146;
	setp.eq.s32	%p148, %r1150, 0;
	shl.b32 	%r824, %r1146, %r1150;
	mov.u32 	%r825, 32;
	sub.s32 	%r826, %r825, %r1150;
	shr.u32 	%r827, %r1148, %r826;
	add.s32 	%r828, %r827, %r824;
	selp.b32	%r281, %r1146, %r828, %p148;
	mov.u32 	%r829, -921707870;
	mul.hi.u32 	%r1149, %r281, %r829;
	setp.lt.s32	%p149, %r1149, 1;
	@%p149 bra 	BB19_249;

	mul.lo.s32 	%r830, %r281, -921707870;
	shr.u32 	%r831, %r830, 31;
	shl.b32 	%r832, %r1149, 1;
	add.s32 	%r1149, %r831, %r832;
	add.s32 	%r1150, %r1150, 1;

BB19_249:
	mov.u32 	%r833, 126;
	sub.s32 	%r834, %r833, %r1150;
	shl.b32 	%r835, %r834, 23;
	add.s32 	%r836, %r1149, 1;
	shr.u32 	%r837, %r836, 7;
	add.s32 	%r838, %r837, 1;
	shr.u32 	%r839, %r838, 1;
	add.s32 	%r840, %r839, %r835;
	or.b32  	%r841, %r840, %r277;
	mov.b32 	 %f1060, %r841;

BB19_250:
	mul.rn.f32 	%f198, %f1060, %f1060;
	add.s32 	%r288, %r1151, 1;
	and.b32  	%r289, %r288, 1;
	setp.eq.s32	%p150, %r289, 0;
	@%p150 bra 	BB19_252;
	bra.uni 	BB19_251;

BB19_252:
	mov.f32 	%f733, 0f3C08839E;
	mov.f32 	%f734, 0fB94CA1F9;
	fma.rn.f32 	%f1061, %f734, %f198, %f733;
	bra.uni 	BB19_253;

BB19_283:
	mov.f32 	%f780, 0fBAB6061A;
	mov.f32 	%f781, 0f37CCF5CE;
	fma.rn.f32 	%f1071, %f781, %f236, %f780;

BB19_285:
	@%p176 bra 	BB19_287;
	bra.uni 	BB19_286;

BB19_287:
	mov.f32 	%f787, 0fBE2AAAA3;
	fma.rn.f32 	%f788, %f1071, %f236, %f787;
	mov.f32 	%f789, 0f00000000;
	fma.rn.f32 	%f1072, %f788, %f236, %f789;
	bra.uni 	BB19_288;

BB19_286:
	mov.f32 	%f784, 0f3D2AAAA5;
	fma.rn.f32 	%f785, %f1071, %f236, %f784;
	mov.f32 	%f786, 0fBF000000;
	fma.rn.f32 	%f1072, %f785, %f236, %f786;

BB19_288:
	fma.rn.f32 	%f1073, %f1072, %f1070, %f1070;
	@%p176 bra 	BB19_290;

	mov.f32 	%f790, 0f3F800000;
	fma.rn.f32 	%f1073, %f1072, %f236, %f790;

BB19_290:
	and.b32  	%r932, %r362, 2;
	setp.eq.s32	%p179, %r932, 0;
	@%p179 bra 	BB19_292;

	mov.f32 	%f791, 0f00000000;
	mov.f32 	%f792, 0fBF800000;
	fma.rn.f32 	%f1073, %f1073, %f792, %f791;

BB19_292:
	fma.rn.f32 	%f1077, %f1073, 0f3F000000, 0f3F000000;
	bra.uni 	BB19_310;

BB19_298:
	mov.f32 	%f816, 0fBAB6061A;
	mov.f32 	%f817, 0f37CCF5CE;
	fma.rn.f32 	%f1074, %f817, %f253, %f816;

BB19_300:
	@%p184 bra 	BB19_302;
	bra.uni 	BB19_301;

BB19_302:
	mov.f32 	%f823, 0fBE2AAAA3;
	fma.rn.f32 	%f824, %f1074, %f253, %f823;
	mov.f32 	%f825, 0f00000000;
	fma.rn.f32 	%f1075, %f824, %f253, %f825;
	bra.uni 	BB19_303;

BB19_217:
	setp.geu.f32	%p182, %f191, 0f40000000;
	@%p182 bra 	BB19_310;

	ld.global.f32 	%f797, [%rd78+24];
	ld.global.f32 	%f798, [%rd78+20];
	fma.rn.f32 	%f799, %f191, %f797, %f798;
	ld.global.f32 	%f800, [%rd78+16];
	fma.rn.f32 	%f801, %f191, %f799, %f800;
	ld.global.f32 	%f802, [%rd78+12];
	fma.rn.f32 	%f1077, %f191, %f801, %f802;
	bra.uni 	BB19_310;

BB19_301:
	mov.f32 	%f820, 0f3D2AAAA5;
	fma.rn.f32 	%f821, %f1074, %f253, %f820;
	mov.f32 	%f822, 0fBF000000;
	fma.rn.f32 	%f1075, %f821, %f253, %f822;

BB19_303:
	fma.rn.f32 	%f1076, %f1075, %f252, %f252;
	@%p184 bra 	BB19_305;

	mov.f32 	%f826, 0f3F800000;
	fma.rn.f32 	%f1076, %f1075, %f253, %f826;

BB19_305:
	and.b32  	%r933, %r364, 2;
	setp.eq.s32	%p187, %r933, 0;
	@%p187 bra 	BB19_307;

	mov.f32 	%f827, 0f00000000;
	mov.f32 	%f828, 0fBF800000;
	fma.rn.f32 	%f1076, %f1076, %f828, %f827;

BB19_307:
	cvt.rzi.f32.f32	%f829, %f191;
	setp.neu.f32	%p188, %f829, %f191;
	@%p188 bra 	BB19_309;

	mov.f32 	%f830, 0f00000000;
	mul.rn.f32 	%f1076, %f191, %f830;

BB19_309:
	mul.f32 	%f831, %f191, 0f40490FDC;
	div.full.f32 	%f1077, %f1076, %f831;
	bra.uni 	BB19_310;

BB19_235:
	mov.f32 	%f756, 0fBAB6061A;
	mov.f32 	%f757, 0f37CCF5CE;
	fma.rn.f32 	%f1066, %f757, %f217, %f756;

BB19_262:
	@%p163 bra 	BB19_264;
	bra.uni 	BB19_263;

BB19_264:
	mov.f32 	%f763, 0fBE2AAAA3;
	fma.rn.f32 	%f764, %f1066, %f217, %f763;
	mov.f32 	%f765, 0f00000000;
	fma.rn.f32 	%f1067, %f764, %f217, %f765;
	bra.uni 	BB19_265;

BB19_263:
	mov.f32 	%f760, 0f3D2AAAA5;
	fma.rn.f32 	%f761, %f1066, %f217, %f760;
	mov.f32 	%f762, 0fBF000000;
	fma.rn.f32 	%f1067, %f761, %f217, %f762;

BB19_265:
	fma.rn.f32 	%f1068, %f1067, %f1065, %f1065;
	@%p163 bra 	BB19_267;

	mov.f32 	%f766, 0f3F800000;
	fma.rn.f32 	%f1068, %f1067, %f217, %f766;

BB19_267:
	and.b32  	%r887, %r325, 2;
	setp.eq.s32	%p166, %r887, 0;
	@%p166 bra 	BB19_269;

	mov.f32 	%f767, 0f00000000;
	mov.f32 	%f768, 0fBF800000;
	fma.rn.f32 	%f1068, %f1068, %f768, %f767;

BB19_269:
	fma.rn.f32 	%f1077, %f1068, 0f3EEB851F, 0f3F0A3D71;
	bra.uni 	BB19_310;

BB19_251:
	mov.f32 	%f731, 0fBAB6061A;
	mov.f32 	%f732, 0f37CCF5CE;
	fma.rn.f32 	%f1061, %f732, %f198, %f731;

BB19_253:
	@%p150 bra 	BB19_255;
	bra.uni 	BB19_254;

BB19_255:
	mov.f32 	%f738, 0fBE2AAAA3;
	fma.rn.f32 	%f739, %f1061, %f198, %f738;
	mov.f32 	%f740, 0f00000000;
	fma.rn.f32 	%f1062, %f739, %f198, %f740;
	bra.uni 	BB19_256;

BB19_254:
	mov.f32 	%f735, 0f3D2AAAA5;
	fma.rn.f32 	%f736, %f1061, %f198, %f735;
	mov.f32 	%f737, 0fBF000000;
	fma.rn.f32 	%f1062, %f736, %f198, %f737;

BB19_256:
	fma.rn.f32 	%f1063, %f1062, %f1060, %f1060;
	@%p150 bra 	BB19_258;

	mov.f32 	%f741, 0f3F800000;
	fma.rn.f32 	%f1063, %f1062, %f198, %f741;

BB19_258:
	and.b32  	%r842, %r288, 2;
	setp.eq.s32	%p153, %r842, 0;
	@%p153 bra 	BB19_260;

	mov.f32 	%f742, 0f00000000;
	mov.f32 	%f743, 0fBF800000;
	fma.rn.f32 	%f1063, %f1063, %f743, %f742;

BB19_260:
	fma.rn.f32 	%f744, %f1063, 0f3E23D70A, 0f3F000000;
	fma.rn.f32 	%f1077, %f1063, %f744, 0f3EAE147B;

BB19_310:
	mov.f32 	%f832, 0f00000000;
	setp.gt.s32	%p189, %r487, 2;
	@%p189 bra 	BB19_317;

	setp.eq.s32	%p195, %r487, 0;
	@%p195 bra 	BB19_392;

	setp.eq.s32	%p196, %r487, 1;
	@%p196 bra 	BB19_391;
	bra.uni 	BB19_313;

BB19_391:
	setp.lt.f32	%p237, %f190, 0f3F800000;
	mov.f32 	%f906, 0f3F800000;
	sub.f32 	%f907, %f906, %f190;
	selp.f32	%f326, %f907, 0f00000000, %p237;
	mov.f32 	%f1127, %f326;
	bra.uni 	BB19_408;

BB19_317:
	setp.gt.s32	%p190, %r487, 4;
	@%p190 bra 	BB19_334;

	setp.eq.s32	%p193, %r487, 3;
	@%p193 bra 	BB19_368;
	bra.uni 	BB19_319;

BB19_368:
	mul.f32 	%f1088, %f190, 0f40490FDC;
	abs.f32 	%f882, %f1088;
	setp.neu.f32	%p224, %f882, 0f7F800000;
	@%p224 bra 	BB19_370;

	mov.f32 	%f883, 0f00000000;
	mul.rn.f32 	%f1088, %f1088, %f883;

BB19_370:
	mul.f32 	%f884, %f1088, 0f3F22F983;
	cvt.rni.s32.f32	%r1201, %f884;
	cvt.rn.f32.s32	%f885, %r1201;
	neg.f32 	%f886, %f885;
	mov.f32 	%f887, 0f3FC90FDA;
	fma.rn.f32 	%f888, %f886, %f887, %f1088;
	mov.f32 	%f889, 0f33A22168;
	fma.rn.f32 	%f890, %f886, %f889, %f888;
	mov.f32 	%f891, 0f27C234C5;
	fma.rn.f32 	%f1089, %f886, %f891, %f890;
	abs.f32 	%f892, %f1088;
	setp.leu.f32	%p225, %f892, 0f47CE4780;
	@%p225 bra 	BB19_380;

	mov.b32 	 %r441, %f1088;
	shr.u32 	%r442, %r441, 23;
	bfe.u32 	%r1027, %r441, 23, 8;
	add.s32 	%r1028, %r1027, -128;
	shl.b32 	%r1029, %r441, 8;
	or.b32  	%r443, %r1029, -2147483648;
	shr.u32 	%r444, %r1028, 5;
	mov.u32 	%r1193, 0;
	mov.u64 	%rd137, __cudart_i2opi_f;
	mov.u32 	%r1192, -6;
	mov.u64 	%rd149, %rd1;

BB19_372:
	.pragma "nounroll";
	ld.const.u32 	%r1032, [%rd137];
	// inline asm
	{
	mad.lo.cc.u32   %r1030, %r1032, %r443, %r1193;
	madc.hi.u32     %r1193, %r1032, %r443,  0;
	}
	// inline asm
	st.local.u32 	[%rd149], %r1030;
	add.s64 	%rd149, %rd149, 4;
	add.s64 	%rd137, %rd137, 4;
	add.s32 	%r1192, %r1192, 1;
	setp.ne.s32	%p226, %r1192, 0;
	@%p226 bra 	BB19_372;

	and.b32  	%r449, %r441, -2147483648;
	st.local.u32 	[%rd11], %r1193;
	mov.u32 	%r1035, 6;
	sub.s32 	%r1036, %r1035, %r444;
	mul.wide.s32 	%rd120, %r1036, 4;
	add.s64 	%rd71, %rd1, %rd120;
	ld.local.u32 	%r1194, [%rd71];
	ld.local.u32 	%r1195, [%rd71+-4];
	and.b32  	%r452, %r442, 31;
	setp.eq.s32	%p227, %r452, 0;
	@%p227 bra 	BB19_375;

	mov.u32 	%r1037, 32;
	sub.s32 	%r1038, %r1037, %r452;
	shr.u32 	%r1039, %r1195, %r1038;
	shl.b32 	%r1040, %r1194, %r452;
	add.s32 	%r1194, %r1039, %r1040;
	ld.local.u32 	%r1041, [%rd71+-8];
	shr.u32 	%r1042, %r1041, %r1038;
	shl.b32 	%r1043, %r1195, %r452;
	add.s32 	%r1195, %r1042, %r1043;

BB19_375:
	shr.u32 	%r1044, %r1195, 30;
	shl.b32 	%r1045, %r1194, 2;
	add.s32 	%r1196, %r1044, %r1045;
	shl.b32 	%r458, %r1195, 2;
	shr.u32 	%r1046, %r1196, 31;
	shr.u32 	%r1047, %r1194, 30;
	add.s32 	%r459, %r1046, %r1047;
	setp.eq.s32	%p228, %r1046, 0;
	mov.u32 	%r1197, %r449;
	mov.u32 	%r1198, %r458;
	@%p228 bra 	BB19_377;

	not.b32 	%r1048, %r1196;
	neg.s32 	%r460, %r458;
	setp.eq.s32	%p229, %r458, 0;
	selp.u32	%r1049, 1, 0, %p229;
	add.s32 	%r1196, %r1049, %r1048;
	xor.b32  	%r462, %r449, -2147483648;
	mov.u32 	%r1197, %r462;
	mov.u32 	%r1198, %r460;

BB19_377:
	mov.u32 	%r464, %r1197;
	neg.s32 	%r1050, %r459;
	setp.eq.s32	%p230, %r449, 0;
	selp.b32	%r1201, %r459, %r1050, %p230;
	clz.b32 	%r1200, %r1196;
	setp.eq.s32	%p231, %r1200, 0;
	shl.b32 	%r1051, %r1196, %r1200;
	mov.u32 	%r1052, 32;
	sub.s32 	%r1053, %r1052, %r1200;
	shr.u32 	%r1054, %r1198, %r1053;
	add.s32 	%r1055, %r1054, %r1051;
	selp.b32	%r468, %r1196, %r1055, %p231;
	mov.u32 	%r1056, -921707870;
	mul.hi.u32 	%r1199, %r468, %r1056;
	setp.lt.s32	%p232, %r1199, 1;
	@%p232 bra 	BB19_379;

	mul.lo.s32 	%r1057, %r468, -921707870;
	shr.u32 	%r1058, %r1057, 31;
	shl.b32 	%r1059, %r1199, 1;
	add.s32 	%r1199, %r1058, %r1059;
	add.s32 	%r1200, %r1200, 1;

BB19_379:
	mov.u32 	%r1060, 126;
	sub.s32 	%r1061, %r1060, %r1200;
	shl.b32 	%r1062, %r1061, 23;
	add.s32 	%r1063, %r1199, 1;
	shr.u32 	%r1064, %r1063, 7;
	add.s32 	%r1065, %r1064, 1;
	shr.u32 	%r1066, %r1065, 1;
	add.s32 	%r1067, %r1066, %r1062;
	or.b32  	%r1068, %r1067, %r464;
	mov.b32 	 %f1089, %r1068;

BB19_380:
	mul.rn.f32 	%f313, %f1089, %f1089;
	add.s32 	%r475, %r1201, 1;
	and.b32  	%r476, %r475, 1;
	setp.eq.s32	%p233, %r476, 0;
	@%p233 bra 	BB19_382;
	bra.uni 	BB19_381;

BB19_382:
	mov.f32 	%f895, 0f3C08839E;
	mov.f32 	%f896, 0fB94CA1F9;
	fma.rn.f32 	%f1090, %f896, %f313, %f895;
	bra.uni 	BB19_383;

BB19_334:
	add.s32 	%r934, %r487, -9;
	setp.lt.u32	%p191, %r934, 2;
	@%p191 bra 	BB19_394;
	bra.uni 	BB19_335;

BB19_394:
	mov.f32 	%f921, 0f3F800000;
	setp.eq.f32	%p240, %f190, 0f00000000;
	mov.f32 	%f1127, %f921;
	@%p240 bra 	BB19_408;

	add.f32 	%f922, %f190, %f190;
	cvt.rni.f32.f32	%f923, %f922;
	cvt.rzi.s32.f32	%r477, %f923;
	neg.f32 	%f924, %f923;
	fma.rn.f32 	%f926, %f924, %f406, %f190;
	mul.f32 	%f927, %f926, 0f34222169;
	mov.f32 	%f928, 0f40490FDA;
	fma.rn.f32 	%f329, %f926, %f928, %f927;
	mul.rn.f32 	%f330, %f329, %f329;
	and.b32  	%r478, %r477, 1;
	setp.eq.s32	%p241, %r478, 0;
	@%p241 bra 	BB19_397;
	bra.uni 	BB19_396;

BB19_397:
	mov.f32 	%f931, 0f3C08839E;
	mov.f32 	%f932, 0fB94CA1F9;
	fma.rn.f32 	%f1093, %f932, %f330, %f931;
	bra.uni 	BB19_398;

BB19_392:
	mov.f32 	%f908, 0f3F800000;
	mov.f32 	%f1127, %f908;
	bra.uni 	BB19_408;

BB19_313:
	setp.eq.s32	%p197, %r487, 2;
	mov.f32 	%f1123, %f832;
	mov.f32 	%f1127, %f1123;
	@%p197 bra 	BB19_314;
	bra.uni 	BB19_408;

BB19_314:
	setp.lt.f32	%p238, %f190, 0f3F800000;
	@%p238 bra 	BB19_393;
	bra.uni 	BB19_315;

BB19_393:
	ld.global.f32 	%f916, [%rd78];
	ld.global.f32 	%f917, [%rd78+8];
	ld.global.f32 	%f918, [%rd78+4];
	fma.rn.f32 	%f919, %f190, %f917, %f918;
	mul.f32 	%f920, %f190, %f919;
	fma.rn.f32 	%f328, %f190, %f920, %f916;
	mov.f32 	%f1127, %f328;
	bra.uni 	BB19_408;

BB19_319:
	setp.eq.s32	%p194, %r487, 4;
	mov.f32 	%f1122, %f832;
	mov.f32 	%f1127, %f1122;
	@%p194 bra 	BB19_320;
	bra.uni 	BB19_408;

BB19_320:
	mul.f32 	%f1083, %f190, 0f40490FDC;
	abs.f32 	%f858, %f1083;
	setp.neu.f32	%p211, %f858, 0f7F800000;
	@%p211 bra 	BB19_322;

	mov.f32 	%f859, 0f00000000;
	mul.rn.f32 	%f1083, %f1083, %f859;

BB19_322:
	mul.f32 	%f860, %f1083, 0f3F22F983;
	cvt.rni.s32.f32	%r1191, %f860;
	cvt.rn.f32.s32	%f861, %r1191;
	neg.f32 	%f862, %f861;
	mov.f32 	%f863, 0f3FC90FDA;
	fma.rn.f32 	%f864, %f862, %f863, %f1083;
	mov.f32 	%f865, 0f33A22168;
	fma.rn.f32 	%f866, %f862, %f865, %f864;
	mov.f32 	%f867, 0f27C234C5;
	fma.rn.f32 	%f1084, %f862, %f867, %f866;
	abs.f32 	%f868, %f1083;
	setp.leu.f32	%p212, %f868, 0f47CE4780;
	@%p212 bra 	BB19_332;

	mov.b32 	 %r404, %f1083;
	shr.u32 	%r405, %r404, 23;
	bfe.u32 	%r982, %r404, 23, 8;
	add.s32 	%r983, %r982, -128;
	shl.b32 	%r984, %r404, 8;
	or.b32  	%r406, %r984, -2147483648;
	shr.u32 	%r407, %r983, 5;
	mov.u32 	%r1183, 0;
	mov.u64 	%rd136, __cudart_i2opi_f;
	mov.u32 	%r1182, -6;
	mov.u64 	%rd150, %rd1;

BB19_324:
	.pragma "nounroll";
	ld.const.u32 	%r987, [%rd136];
	// inline asm
	{
	mad.lo.cc.u32   %r985, %r987, %r406, %r1183;
	madc.hi.u32     %r1183, %r987, %r406,  0;
	}
	// inline asm
	st.local.u32 	[%rd150], %r985;
	add.s64 	%rd150, %rd150, 4;
	add.s64 	%rd136, %rd136, 4;
	add.s32 	%r1182, %r1182, 1;
	setp.ne.s32	%p213, %r1182, 0;
	@%p213 bra 	BB19_324;

	and.b32  	%r412, %r404, -2147483648;
	st.local.u32 	[%rd11], %r1183;
	mov.u32 	%r990, 6;
	sub.s32 	%r991, %r990, %r407;
	mul.wide.s32 	%rd118, %r991, 4;
	add.s64 	%rd66, %rd1, %rd118;
	ld.local.u32 	%r1184, [%rd66];
	ld.local.u32 	%r1185, [%rd66+-4];
	and.b32  	%r415, %r405, 31;
	setp.eq.s32	%p214, %r415, 0;
	@%p214 bra 	BB19_327;

	mov.u32 	%r992, 32;
	sub.s32 	%r993, %r992, %r415;
	shr.u32 	%r994, %r1185, %r993;
	shl.b32 	%r995, %r1184, %r415;
	add.s32 	%r1184, %r994, %r995;
	ld.local.u32 	%r996, [%rd66+-8];
	shr.u32 	%r997, %r996, %r993;
	shl.b32 	%r998, %r1185, %r415;
	add.s32 	%r1185, %r997, %r998;

BB19_327:
	shr.u32 	%r999, %r1185, 30;
	shl.b32 	%r1000, %r1184, 2;
	add.s32 	%r1186, %r999, %r1000;
	shl.b32 	%r421, %r1185, 2;
	shr.u32 	%r1001, %r1186, 31;
	shr.u32 	%r1002, %r1184, 30;
	add.s32 	%r422, %r1001, %r1002;
	setp.eq.s32	%p215, %r1001, 0;
	mov.u32 	%r1187, %r412;
	mov.u32 	%r1188, %r421;
	@%p215 bra 	BB19_329;

	not.b32 	%r1003, %r1186;
	neg.s32 	%r423, %r421;
	setp.eq.s32	%p216, %r421, 0;
	selp.u32	%r1004, 1, 0, %p216;
	add.s32 	%r1186, %r1004, %r1003;
	xor.b32  	%r425, %r412, -2147483648;
	mov.u32 	%r1187, %r425;
	mov.u32 	%r1188, %r423;

BB19_329:
	mov.u32 	%r427, %r1187;
	neg.s32 	%r1005, %r422;
	setp.eq.s32	%p217, %r412, 0;
	selp.b32	%r1191, %r422, %r1005, %p217;
	clz.b32 	%r1190, %r1186;
	setp.eq.s32	%p218, %r1190, 0;
	shl.b32 	%r1006, %r1186, %r1190;
	mov.u32 	%r1007, 32;
	sub.s32 	%r1008, %r1007, %r1190;
	shr.u32 	%r1009, %r1188, %r1008;
	add.s32 	%r1010, %r1009, %r1006;
	selp.b32	%r431, %r1186, %r1010, %p218;
	mov.u32 	%r1011, -921707870;
	mul.hi.u32 	%r1189, %r431, %r1011;
	setp.lt.s32	%p219, %r1189, 1;
	@%p219 bra 	BB19_331;

	mul.lo.s32 	%r1012, %r431, -921707870;
	shr.u32 	%r1013, %r1012, 31;
	shl.b32 	%r1014, %r1189, 1;
	add.s32 	%r1189, %r1013, %r1014;
	add.s32 	%r1190, %r1190, 1;

BB19_331:
	mov.u32 	%r1015, 126;
	sub.s32 	%r1016, %r1015, %r1190;
	shl.b32 	%r1017, %r1016, 23;
	add.s32 	%r1018, %r1189, 1;
	shr.u32 	%r1019, %r1018, 7;
	add.s32 	%r1020, %r1019, 1;
	shr.u32 	%r1021, %r1020, 1;
	add.s32 	%r1022, %r1021, %r1017;
	or.b32  	%r1023, %r1022, %r427;
	mov.b32 	 %f1084, %r1023;

BB19_332:
	mul.rn.f32 	%f294, %f1084, %f1084;
	add.s32 	%r438, %r1191, 1;
	and.b32  	%r439, %r438, 1;
	setp.eq.s32	%p220, %r439, 0;
	@%p220 bra 	BB19_359;
	bra.uni 	BB19_333;

BB19_359:
	mov.f32 	%f871, 0f3C08839E;
	mov.f32 	%f872, 0fB94CA1F9;
	fma.rn.f32 	%f1085, %f872, %f294, %f871;
	bra.uni 	BB19_360;

BB19_335:
	setp.ne.s32	%p192, %r487, 5;
	mov.f32 	%f1127, %f832;
	@%p192 bra 	BB19_408;

	mul.f32 	%f1078, %f190, 0f40490FDC;
	abs.f32 	%f833, %f1078;
	setp.neu.f32	%p198, %f833, 0f7F800000;
	@%p198 bra 	BB19_338;

	mov.f32 	%f834, 0f00000000;
	mul.rn.f32 	%f1078, %f1078, %f834;

BB19_338:
	mul.f32 	%f835, %f1078, 0f3F22F983;
	cvt.rni.s32.f32	%r1181, %f835;
	cvt.rn.f32.s32	%f836, %r1181;
	neg.f32 	%f837, %f836;
	mov.f32 	%f838, 0f3FC90FDA;
	fma.rn.f32 	%f839, %f837, %f838, %f1078;
	mov.f32 	%f840, 0f33A22168;
	fma.rn.f32 	%f841, %f837, %f840, %f839;
	mov.f32 	%f842, 0f27C234C5;
	fma.rn.f32 	%f1079, %f837, %f842, %f841;
	abs.f32 	%f843, %f1078;
	setp.leu.f32	%p199, %f843, 0f47CE4780;
	@%p199 bra 	BB19_348;

	mov.b32 	 %r367, %f1078;
	shr.u32 	%r368, %r367, 23;
	bfe.u32 	%r937, %r367, 23, 8;
	add.s32 	%r938, %r937, -128;
	shl.b32 	%r939, %r367, 8;
	or.b32  	%r369, %r939, -2147483648;
	shr.u32 	%r370, %r938, 5;
	mov.u32 	%r1173, 0;
	mov.u64 	%rd135, __cudart_i2opi_f;
	mov.u32 	%r1172, -6;
	mov.u64 	%rd151, %rd1;

BB19_340:
	.pragma "nounroll";
	ld.const.u32 	%r942, [%rd135];
	// inline asm
	{
	mad.lo.cc.u32   %r940, %r942, %r369, %r1173;
	madc.hi.u32     %r1173, %r942, %r369,  0;
	}
	// inline asm
	st.local.u32 	[%rd151], %r940;
	add.s64 	%rd151, %rd151, 4;
	add.s64 	%rd135, %rd135, 4;
	add.s32 	%r1172, %r1172, 1;
	setp.ne.s32	%p200, %r1172, 0;
	@%p200 bra 	BB19_340;

	and.b32  	%r375, %r367, -2147483648;
	st.local.u32 	[%rd11], %r1173;
	mov.u32 	%r945, 6;
	sub.s32 	%r946, %r945, %r370;
	mul.wide.s32 	%rd116, %r946, 4;
	add.s64 	%rd61, %rd1, %rd116;
	ld.local.u32 	%r1174, [%rd61];
	ld.local.u32 	%r1175, [%rd61+-4];
	and.b32  	%r378, %r368, 31;
	setp.eq.s32	%p201, %r378, 0;
	@%p201 bra 	BB19_343;

	mov.u32 	%r947, 32;
	sub.s32 	%r948, %r947, %r378;
	shr.u32 	%r949, %r1175, %r948;
	shl.b32 	%r950, %r1174, %r378;
	add.s32 	%r1174, %r949, %r950;
	ld.local.u32 	%r951, [%rd61+-8];
	shr.u32 	%r952, %r951, %r948;
	shl.b32 	%r953, %r1175, %r378;
	add.s32 	%r1175, %r952, %r953;

BB19_343:
	shr.u32 	%r954, %r1175, 30;
	shl.b32 	%r955, %r1174, 2;
	add.s32 	%r1176, %r954, %r955;
	shl.b32 	%r384, %r1175, 2;
	shr.u32 	%r956, %r1176, 31;
	shr.u32 	%r957, %r1174, 30;
	add.s32 	%r385, %r956, %r957;
	setp.eq.s32	%p202, %r956, 0;
	mov.u32 	%r1177, %r375;
	mov.u32 	%r1178, %r384;
	@%p202 bra 	BB19_345;

	not.b32 	%r958, %r1176;
	neg.s32 	%r386, %r384;
	setp.eq.s32	%p203, %r384, 0;
	selp.u32	%r959, 1, 0, %p203;
	add.s32 	%r1176, %r959, %r958;
	xor.b32  	%r388, %r375, -2147483648;
	mov.u32 	%r1177, %r388;
	mov.u32 	%r1178, %r386;

BB19_345:
	mov.u32 	%r390, %r1177;
	neg.s32 	%r960, %r385;
	setp.eq.s32	%p204, %r375, 0;
	selp.b32	%r1181, %r385, %r960, %p204;
	clz.b32 	%r1180, %r1176;
	setp.eq.s32	%p205, %r1180, 0;
	shl.b32 	%r961, %r1176, %r1180;
	mov.u32 	%r962, 32;
	sub.s32 	%r963, %r962, %r1180;
	shr.u32 	%r964, %r1178, %r963;
	add.s32 	%r965, %r964, %r961;
	selp.b32	%r394, %r1176, %r965, %p205;
	mov.u32 	%r966, -921707870;
	mul.hi.u32 	%r1179, %r394, %r966;
	setp.lt.s32	%p206, %r1179, 1;
	@%p206 bra 	BB19_347;

	mul.lo.s32 	%r967, %r394, -921707870;
	shr.u32 	%r968, %r967, 31;
	shl.b32 	%r969, %r1179, 1;
	add.s32 	%r1179, %r968, %r969;
	add.s32 	%r1180, %r1180, 1;

BB19_347:
	mov.u32 	%r970, 126;
	sub.s32 	%r971, %r970, %r1180;
	shl.b32 	%r972, %r971, 23;
	add.s32 	%r973, %r1179, 1;
	shr.u32 	%r974, %r973, 7;
	add.s32 	%r975, %r974, 1;
	shr.u32 	%r976, %r975, 1;
	add.s32 	%r977, %r976, %r972;
	or.b32  	%r978, %r977, %r390;
	mov.b32 	 %f1079, %r978;

BB19_348:
	mul.rn.f32 	%f275, %f1079, %f1079;
	add.s32 	%r401, %r1181, 1;
	and.b32  	%r402, %r401, 1;
	setp.eq.s32	%p207, %r402, 0;
	@%p207 bra 	BB19_350;
	bra.uni 	BB19_349;

BB19_350:
	mov.f32 	%f846, 0f3C08839E;
	mov.f32 	%f847, 0fB94CA1F9;
	fma.rn.f32 	%f1080, %f847, %f275, %f846;
	bra.uni 	BB19_351;

BB19_381:
	mov.f32 	%f893, 0fBAB6061A;
	mov.f32 	%f894, 0f37CCF5CE;
	fma.rn.f32 	%f1090, %f894, %f313, %f893;

BB19_383:
	@%p233 bra 	BB19_385;
	bra.uni 	BB19_384;

BB19_385:
	mov.f32 	%f900, 0fBE2AAAA3;
	fma.rn.f32 	%f901, %f1090, %f313, %f900;
	mov.f32 	%f902, 0f00000000;
	fma.rn.f32 	%f1091, %f901, %f313, %f902;
	bra.uni 	BB19_386;

BB19_384:
	mov.f32 	%f897, 0f3D2AAAA5;
	fma.rn.f32 	%f898, %f1090, %f313, %f897;
	mov.f32 	%f899, 0fBF000000;
	fma.rn.f32 	%f1091, %f898, %f313, %f899;

BB19_386:
	fma.rn.f32 	%f1092, %f1091, %f1089, %f1089;
	@%p233 bra 	BB19_388;

	mov.f32 	%f903, 0f3F800000;
	fma.rn.f32 	%f1092, %f1091, %f313, %f903;

BB19_388:
	and.b32  	%r1069, %r475, 2;
	setp.eq.s32	%p236, %r1069, 0;
	@%p236 bra 	BB19_390;

	mov.f32 	%f904, 0f00000000;
	mov.f32 	%f905, 0fBF800000;
	fma.rn.f32 	%f1092, %f1092, %f905, %f904;

BB19_390:
	fma.rn.f32 	%f325, %f1092, 0f3F000000, 0f3F000000;
	mov.f32 	%f1127, %f325;
	bra.uni 	BB19_408;

BB19_396:
	mov.f32 	%f929, 0fBAB6061A;
	mov.f32 	%f930, 0f37CCF5CE;
	fma.rn.f32 	%f1093, %f930, %f330, %f929;

BB19_398:
	@%p241 bra 	BB19_400;
	bra.uni 	BB19_399;

BB19_400:
	mov.f32 	%f936, 0fBE2AAAA3;
	fma.rn.f32 	%f937, %f1093, %f330, %f936;
	mov.f32 	%f938, 0f00000000;
	fma.rn.f32 	%f1094, %f937, %f330, %f938;
	bra.uni 	BB19_401;

BB19_315:
	setp.geu.f32	%p239, %f190, 0f40000000;
	mov.f32 	%f1125, %f832;
	mov.f32 	%f1127, %f1125;
	@%p239 bra 	BB19_408;

	ld.global.f32 	%f910, [%rd78+24];
	ld.global.f32 	%f911, [%rd78+20];
	fma.rn.f32 	%f912, %f190, %f910, %f911;
	ld.global.f32 	%f913, [%rd78+16];
	fma.rn.f32 	%f914, %f190, %f912, %f913;
	ld.global.f32 	%f915, [%rd78+12];
	fma.rn.f32 	%f327, %f190, %f914, %f915;
	mov.f32 	%f1127, %f327;
	bra.uni 	BB19_408;

BB19_399:
	mov.f32 	%f933, 0f3D2AAAA5;
	fma.rn.f32 	%f934, %f1093, %f330, %f933;
	mov.f32 	%f935, 0fBF000000;
	fma.rn.f32 	%f1094, %f934, %f330, %f935;

BB19_401:
	fma.rn.f32 	%f1095, %f1094, %f329, %f329;
	@%p241 bra 	BB19_403;

	mov.f32 	%f939, 0f3F800000;
	fma.rn.f32 	%f1095, %f1094, %f330, %f939;

BB19_403:
	and.b32  	%r1070, %r477, 2;
	setp.eq.s32	%p244, %r1070, 0;
	@%p244 bra 	BB19_405;

	mov.f32 	%f940, 0f00000000;
	mov.f32 	%f941, 0fBF800000;
	fma.rn.f32 	%f1095, %f1095, %f941, %f940;

BB19_405:
	cvt.rzi.f32.f32	%f942, %f190;
	setp.neu.f32	%p245, %f942, %f190;
	@%p245 bra 	BB19_407;

	mov.f32 	%f943, 0f00000000;
	mul.rn.f32 	%f1095, %f190, %f943;

BB19_407:
	mul.f32 	%f944, %f190, 0f40490FDC;
	div.full.f32 	%f344, %f1095, %f944;
	mov.f32 	%f1127, %f344;
	bra.uni 	BB19_408;

BB19_333:
	mov.f32 	%f869, 0fBAB6061A;
	mov.f32 	%f870, 0f37CCF5CE;
	fma.rn.f32 	%f1085, %f870, %f294, %f869;

BB19_360:
	@%p220 bra 	BB19_362;
	bra.uni 	BB19_361;

BB19_362:
	mov.f32 	%f876, 0fBE2AAAA3;
	fma.rn.f32 	%f877, %f1085, %f294, %f876;
	mov.f32 	%f878, 0f00000000;
	fma.rn.f32 	%f1086, %f877, %f294, %f878;
	bra.uni 	BB19_363;

BB19_361:
	mov.f32 	%f873, 0f3D2AAAA5;
	fma.rn.f32 	%f874, %f1085, %f294, %f873;
	mov.f32 	%f875, 0fBF000000;
	fma.rn.f32 	%f1086, %f874, %f294, %f875;

BB19_363:
	fma.rn.f32 	%f1087, %f1086, %f1084, %f1084;
	@%p220 bra 	BB19_365;

	mov.f32 	%f879, 0f3F800000;
	fma.rn.f32 	%f1087, %f1086, %f294, %f879;

BB19_365:
	and.b32  	%r1024, %r438, 2;
	setp.eq.s32	%p223, %r1024, 0;
	@%p223 bra 	BB19_367;

	mov.f32 	%f880, 0f00000000;
	mov.f32 	%f881, 0fBF800000;
	fma.rn.f32 	%f1087, %f1087, %f881, %f880;

BB19_367:
	fma.rn.f32 	%f306, %f1087, 0f3EEB851F, 0f3F0A3D71;
	mov.f32 	%f1127, %f306;
	bra.uni 	BB19_408;

BB19_349:
	mov.f32 	%f844, 0fBAB6061A;
	mov.f32 	%f845, 0f37CCF5CE;
	fma.rn.f32 	%f1080, %f845, %f275, %f844;

BB19_351:
	@%p207 bra 	BB19_353;
	bra.uni 	BB19_352;

BB19_353:
	mov.f32 	%f851, 0fBE2AAAA3;
	fma.rn.f32 	%f852, %f1080, %f275, %f851;
	mov.f32 	%f853, 0f00000000;
	fma.rn.f32 	%f1081, %f852, %f275, %f853;
	bra.uni 	BB19_354;

BB19_352:
	mov.f32 	%f848, 0f3D2AAAA5;
	fma.rn.f32 	%f849, %f1080, %f275, %f848;
	mov.f32 	%f850, 0fBF000000;
	fma.rn.f32 	%f1081, %f849, %f275, %f850;

BB19_354:
	fma.rn.f32 	%f1082, %f1081, %f1079, %f1079;
	@%p207 bra 	BB19_356;

	mov.f32 	%f854, 0f3F800000;
	fma.rn.f32 	%f1082, %f1081, %f275, %f854;

BB19_356:
	and.b32  	%r979, %r401, 2;
	setp.eq.s32	%p210, %r979, 0;
	@%p210 bra 	BB19_358;

	mov.f32 	%f855, 0f00000000;
	mov.f32 	%f856, 0fBF800000;
	fma.rn.f32 	%f1082, %f1082, %f856, %f855;

BB19_358:
	fma.rn.f32 	%f857, %f1082, 0f3E23D70A, 0f3F000000;
	fma.rn.f32 	%f287, %f1082, %f857, 0f3EAE147B;
	mov.f32 	%f1127, %f287;

BB19_408:
	mov.f32 	%f345, %f1127;
	mul.f32 	%f946, %f1077, %f345;
	fma.rn.f32 	%f1104, %f711, %f946, %f1104;
	fma.rn.f32 	%f1099, %f710, %f946, %f1099;
	fma.rn.f32 	%f1109, %f712, %f946, %f1109;
	fma.rn.f32 	%f1114, %f713, %f946, %f1114;
	add.f32 	%f1119, %f1119, %f946;
	add.s32 	%r1141, %r1141, 1;
	add.s32 	%r1140, %r1140, 1;
	setp.lt.u32	%p246, %r1140, %r19;
	mov.f32 	%f1098, %f1099;
	mov.f32 	%f1103, %f1104;
	mov.f32 	%f1108, %f1109;
	mov.f32 	%f1113, %f1114;
	mov.f32 	%f1118, %f1119;
	mov.f32 	%f1126, %f832;
	@%p246 bra 	BB19_211;
	bra.uni 	BB19_409;

BB19_11:
	mov.f32 	%f1115, %f1126;
	mov.f32 	%f1110, %f1126;
	mov.f32 	%f1105, %f1126;
	mov.f32 	%f1100, %f1126;
	mov.f32 	%f1118, %f1126;
	mov.f32 	%f1120, %f1126;
	mov.f32 	%f1128, %f1126;
	setp.ge.u32	%p15, %r1140, %r19;
	@%p15 bra 	BB19_409;

BB19_12:
	mul.wide.u32 	%rd93, %r1141, 16;
	add.s64 	%rd94, %rd79, %rd93;
	ld.shared.v4.f32 	{%f458, %f459, %f460, %f461}, [%rd94];
	add.s32 	%r521, %r1140, %r15;
	cvt.rn.f32.u32	%f462, %r521;
	sub.f32 	%f463, %f462, %f8;
	add.f32 	%f464, %f463, 0f3F000000;
	mul.f32 	%f465, %f1015, %f464;
	div.full.f32 	%f466, %f465, %f400;
	abs.f32 	%f19, %f466;
	mov.f32 	%f1039, %f404;
	@%p1 bra 	BB19_111;

	mul.f32 	%f20, %f19, %f398;
	mov.f32 	%f467, 0f00000000;
	setp.gt.s32	%p16, %r488, 2;
	@%p16 bra 	BB19_20;

	@%p8 bra 	BB19_95;

	setp.eq.s32	%p23, %r488, 1;
	@%p23 bra 	BB19_94;
	bra.uni 	BB19_16;

BB19_94:
	setp.lt.f32	%p64, %f20, 0f3F800000;
	mov.f32 	%f541, 0f3F800000;
	sub.f32 	%f542, %f541, %f20;
	selp.f32	%f78, %f542, 0f00000000, %p64;
	mov.f32 	%f1039, %f78;
	bra.uni 	BB19_111;

BB19_20:
	setp.gt.s32	%p17, %r488, 4;
	@%p17 bra 	BB19_37;

	setp.eq.s32	%p20, %r488, 3;
	@%p20 bra 	BB19_71;
	bra.uni 	BB19_22;

BB19_71:
	mul.f32 	%f1026, %f20, 0f40490FDC;
	abs.f32 	%f517, %f1026;
	setp.neu.f32	%p51, %f517, 0f7F800000;
	@%p51 bra 	BB19_73;

	mov.f32 	%f518, 0f00000000;
	mul.rn.f32 	%f1026, %f1026, %f518;

BB19_73:
	mul.f32 	%f519, %f1026, 0f3F22F983;
	cvt.rni.s32.f32	%r1109, %f519;
	cvt.rn.f32.s32	%f520, %r1109;
	neg.f32 	%f521, %f520;
	mov.f32 	%f522, 0f3FC90FDA;
	fma.rn.f32 	%f523, %f521, %f522, %f1026;
	mov.f32 	%f524, 0f33A22168;
	fma.rn.f32 	%f525, %f521, %f524, %f523;
	mov.f32 	%f526, 0f27C234C5;
	fma.rn.f32 	%f1027, %f521, %f526, %f525;
	abs.f32 	%f527, %f1026;
	setp.leu.f32	%p52, %f527, 0f47CE4780;
	@%p52 bra 	BB19_83;

	mov.b32 	 %r98, %f1026;
	shr.u32 	%r99, %r98, 23;
	bfe.u32 	%r615, %r98, 23, 8;
	add.s32 	%r616, %r615, -128;
	shl.b32 	%r617, %r98, 8;
	or.b32  	%r100, %r617, -2147483648;
	shr.u32 	%r101, %r616, 5;
	mov.u32 	%r1101, 0;
	mov.u64 	%rd128, __cudart_i2opi_f;
	mov.u32 	%r1100, -6;
	mov.u64 	%rd158, %rd1;

BB19_75:
	.pragma "nounroll";
	ld.const.u32 	%r620, [%rd128];
	// inline asm
	{
	mad.lo.cc.u32   %r618, %r620, %r100, %r1101;
	madc.hi.u32     %r1101, %r620, %r100,  0;
	}
	// inline asm
	st.local.u32 	[%rd158], %r618;
	add.s64 	%rd158, %rd158, 4;
	add.s64 	%rd128, %rd128, 4;
	add.s32 	%r1100, %r1100, 1;
	setp.ne.s32	%p53, %r1100, 0;
	@%p53 bra 	BB19_75;

	and.b32  	%r106, %r98, -2147483648;
	st.local.u32 	[%rd11], %r1101;
	mov.u32 	%r623, 6;
	sub.s32 	%r624, %r623, %r101;
	mul.wide.s32 	%rd100, %r624, 4;
	add.s64 	%rd26, %rd1, %rd100;
	ld.local.u32 	%r1102, [%rd26];
	ld.local.u32 	%r1103, [%rd26+-4];
	and.b32  	%r109, %r99, 31;
	setp.eq.s32	%p54, %r109, 0;
	@%p54 bra 	BB19_78;

	mov.u32 	%r625, 32;
	sub.s32 	%r626, %r625, %r109;
	shr.u32 	%r627, %r1103, %r626;
	shl.b32 	%r628, %r1102, %r109;
	add.s32 	%r1102, %r627, %r628;
	ld.local.u32 	%r629, [%rd26+-8];
	shr.u32 	%r630, %r629, %r626;
	shl.b32 	%r631, %r1103, %r109;
	add.s32 	%r1103, %r630, %r631;

BB19_78:
	shr.u32 	%r632, %r1103, 30;
	shl.b32 	%r633, %r1102, 2;
	add.s32 	%r1104, %r632, %r633;
	shl.b32 	%r115, %r1103, 2;
	shr.u32 	%r634, %r1104, 31;
	shr.u32 	%r635, %r1102, 30;
	add.s32 	%r116, %r634, %r635;
	setp.eq.s32	%p55, %r634, 0;
	mov.u32 	%r1105, %r106;
	mov.u32 	%r1106, %r115;
	@%p55 bra 	BB19_80;

	not.b32 	%r636, %r1104;
	neg.s32 	%r117, %r115;
	setp.eq.s32	%p56, %r115, 0;
	selp.u32	%r637, 1, 0, %p56;
	add.s32 	%r1104, %r637, %r636;
	xor.b32  	%r119, %r106, -2147483648;
	mov.u32 	%r1105, %r119;
	mov.u32 	%r1106, %r117;

BB19_80:
	mov.u32 	%r121, %r1105;
	neg.s32 	%r638, %r116;
	setp.eq.s32	%p57, %r106, 0;
	selp.b32	%r1109, %r116, %r638, %p57;
	clz.b32 	%r1108, %r1104;
	setp.eq.s32	%p58, %r1108, 0;
	shl.b32 	%r639, %r1104, %r1108;
	mov.u32 	%r640, 32;
	sub.s32 	%r641, %r640, %r1108;
	shr.u32 	%r642, %r1106, %r641;
	add.s32 	%r643, %r642, %r639;
	selp.b32	%r125, %r1104, %r643, %p58;
	mov.u32 	%r644, -921707870;
	mul.hi.u32 	%r1107, %r125, %r644;
	setp.lt.s32	%p59, %r1107, 1;
	@%p59 bra 	BB19_82;

	mul.lo.s32 	%r645, %r125, -921707870;
	shr.u32 	%r646, %r645, 31;
	shl.b32 	%r647, %r1107, 1;
	add.s32 	%r1107, %r646, %r647;
	add.s32 	%r1108, %r1108, 1;

BB19_82:
	mov.u32 	%r648, 126;
	sub.s32 	%r649, %r648, %r1108;
	shl.b32 	%r650, %r649, 23;
	add.s32 	%r651, %r1107, 1;
	shr.u32 	%r652, %r651, 7;
	add.s32 	%r653, %r652, 1;
	shr.u32 	%r654, %r653, 1;
	add.s32 	%r655, %r654, %r650;
	or.b32  	%r656, %r655, %r121;
	mov.b32 	 %f1027, %r656;

BB19_83:
	mul.rn.f32 	%f65, %f1027, %f1027;
	add.s32 	%r132, %r1109, 1;
	and.b32  	%r133, %r132, 1;
	setp.eq.s32	%p60, %r133, 0;
	@%p60 bra 	BB19_85;
	bra.uni 	BB19_84;

BB19_85:
	mov.f32 	%f530, 0f3C08839E;
	mov.f32 	%f531, 0fB94CA1F9;
	fma.rn.f32 	%f1028, %f531, %f65, %f530;
	bra.uni 	BB19_86;

BB19_37:
	add.s32 	%r522, %r488, -9;
	setp.lt.u32	%p18, %r522, 2;
	@%p18 bra 	BB19_97;
	bra.uni 	BB19_38;

BB19_97:
	setp.eq.f32	%p67, %f20, 0f00000000;
	mov.f32 	%f1034, %f404;
	mov.f32 	%f1039, %f1034;
	@%p67 bra 	BB19_111;

	add.f32 	%f557, %f20, %f20;
	cvt.rni.f32.f32	%f558, %f557;
	cvt.rzi.s32.f32	%r134, %f558;
	neg.f32 	%f559, %f558;
	fma.rn.f32 	%f561, %f559, %f406, %f20;
	mul.f32 	%f562, %f561, 0f34222169;
	mov.f32 	%f563, 0f40490FDA;
	fma.rn.f32 	%f81, %f561, %f563, %f562;
	mul.rn.f32 	%f82, %f81, %f81;
	and.b32  	%r135, %r134, 1;
	setp.eq.s32	%p68, %r135, 0;
	@%p68 bra 	BB19_100;
	bra.uni 	BB19_99;

BB19_100:
	mov.f32 	%f566, 0f3C08839E;
	mov.f32 	%f567, 0fB94CA1F9;
	fma.rn.f32 	%f1031, %f567, %f82, %f566;
	bra.uni 	BB19_101;

BB19_95:
	mov.f32 	%f1035, %f404;
	mov.f32 	%f1039, %f1035;
	bra.uni 	BB19_111;

BB19_16:
	setp.eq.s32	%p24, %r488, 2;
	mov.f32 	%f1037, %f467;
	mov.f32 	%f1039, %f1037;
	@%p24 bra 	BB19_17;
	bra.uni 	BB19_111;

BB19_17:
	setp.lt.f32	%p65, %f20, 0f3F800000;
	@%p65 bra 	BB19_96;
	bra.uni 	BB19_18;

BB19_96:
	ld.global.f32 	%f551, [%rd78];
	ld.global.f32 	%f552, [%rd78+8];
	ld.global.f32 	%f553, [%rd78+4];
	fma.rn.f32 	%f554, %f20, %f552, %f553;
	mul.f32 	%f555, %f20, %f554;
	fma.rn.f32 	%f80, %f20, %f555, %f551;
	mov.f32 	%f1039, %f80;
	bra.uni 	BB19_111;

BB19_22:
	setp.eq.s32	%p21, %r488, 4;
	mov.f32 	%f1036, %f467;
	mov.f32 	%f1039, %f1036;
	@%p21 bra 	BB19_23;
	bra.uni 	BB19_111;

BB19_23:
	mul.f32 	%f1021, %f20, 0f40490FDC;
	abs.f32 	%f493, %f1021;
	setp.neu.f32	%p38, %f493, 0f7F800000;
	@%p38 bra 	BB19_25;

	mov.f32 	%f494, 0f00000000;
	mul.rn.f32 	%f1021, %f1021, %f494;

BB19_25:
	mul.f32 	%f495, %f1021, 0f3F22F983;
	cvt.rni.s32.f32	%r1099, %f495;
	cvt.rn.f32.s32	%f496, %r1099;
	neg.f32 	%f497, %f496;
	mov.f32 	%f498, 0f3FC90FDA;
	fma.rn.f32 	%f499, %f497, %f498, %f1021;
	mov.f32 	%f500, 0f33A22168;
	fma.rn.f32 	%f501, %f497, %f500, %f499;
	mov.f32 	%f502, 0f27C234C5;
	fma.rn.f32 	%f1022, %f497, %f502, %f501;
	abs.f32 	%f503, %f1021;
	setp.leu.f32	%p39, %f503, 0f47CE4780;
	@%p39 bra 	BB19_35;

	mov.b32 	 %r61, %f1021;
	shr.u32 	%r62, %r61, 23;
	bfe.u32 	%r570, %r61, 23, 8;
	add.s32 	%r571, %r570, -128;
	shl.b32 	%r572, %r61, 8;
	or.b32  	%r63, %r572, -2147483648;
	shr.u32 	%r64, %r571, 5;
	mov.u32 	%r1091, 0;
	mov.u64 	%rd127, __cudart_i2opi_f;
	mov.u32 	%r1090, -6;
	mov.u64 	%rd159, %rd1;

BB19_27:
	.pragma "nounroll";
	ld.const.u32 	%r575, [%rd127];
	// inline asm
	{
	mad.lo.cc.u32   %r573, %r575, %r63, %r1091;
	madc.hi.u32     %r1091, %r575, %r63,  0;
	}
	// inline asm
	st.local.u32 	[%rd159], %r573;
	add.s64 	%rd159, %rd159, 4;
	add.s64 	%rd127, %rd127, 4;
	add.s32 	%r1090, %r1090, 1;
	setp.ne.s32	%p40, %r1090, 0;
	@%p40 bra 	BB19_27;

	and.b32  	%r69, %r61, -2147483648;
	st.local.u32 	[%rd11], %r1091;
	mov.u32 	%r578, 6;
	sub.s32 	%r579, %r578, %r64;
	mul.wide.s32 	%rd98, %r579, 4;
	add.s64 	%rd21, %rd1, %rd98;
	ld.local.u32 	%r1092, [%rd21];
	ld.local.u32 	%r1093, [%rd21+-4];
	and.b32  	%r72, %r62, 31;
	setp.eq.s32	%p41, %r72, 0;
	@%p41 bra 	BB19_30;

	mov.u32 	%r580, 32;
	sub.s32 	%r581, %r580, %r72;
	shr.u32 	%r582, %r1093, %r581;
	shl.b32 	%r583, %r1092, %r72;
	add.s32 	%r1092, %r582, %r583;
	ld.local.u32 	%r584, [%rd21+-8];
	shr.u32 	%r585, %r584, %r581;
	shl.b32 	%r586, %r1093, %r72;
	add.s32 	%r1093, %r585, %r586;

BB19_30:
	shr.u32 	%r587, %r1093, 30;
	shl.b32 	%r588, %r1092, 2;
	add.s32 	%r1094, %r587, %r588;
	shl.b32 	%r78, %r1093, 2;
	shr.u32 	%r589, %r1094, 31;
	shr.u32 	%r590, %r1092, 30;
	add.s32 	%r79, %r589, %r590;
	setp.eq.s32	%p42, %r589, 0;
	mov.u32 	%r1095, %r69;
	mov.u32 	%r1096, %r78;
	@%p42 bra 	BB19_32;

	not.b32 	%r591, %r1094;
	neg.s32 	%r80, %r78;
	setp.eq.s32	%p43, %r78, 0;
	selp.u32	%r592, 1, 0, %p43;
	add.s32 	%r1094, %r592, %r591;
	xor.b32  	%r82, %r69, -2147483648;
	mov.u32 	%r1095, %r82;
	mov.u32 	%r1096, %r80;

BB19_32:
	mov.u32 	%r84, %r1095;
	neg.s32 	%r593, %r79;
	setp.eq.s32	%p44, %r69, 0;
	selp.b32	%r1099, %r79, %r593, %p44;
	clz.b32 	%r1098, %r1094;
	setp.eq.s32	%p45, %r1098, 0;
	shl.b32 	%r594, %r1094, %r1098;
	mov.u32 	%r595, 32;
	sub.s32 	%r596, %r595, %r1098;
	shr.u32 	%r597, %r1096, %r596;
	add.s32 	%r598, %r597, %r594;
	selp.b32	%r88, %r1094, %r598, %p45;
	mov.u32 	%r599, -921707870;
	mul.hi.u32 	%r1097, %r88, %r599;
	setp.lt.s32	%p46, %r1097, 1;
	@%p46 bra 	BB19_34;

	mul.lo.s32 	%r600, %r88, -921707870;
	shr.u32 	%r601, %r600, 31;
	shl.b32 	%r602, %r1097, 1;
	add.s32 	%r1097, %r601, %r602;
	add.s32 	%r1098, %r1098, 1;

BB19_34:
	mov.u32 	%r603, 126;
	sub.s32 	%r604, %r603, %r1098;
	shl.b32 	%r605, %r604, 23;
	add.s32 	%r606, %r1097, 1;
	shr.u32 	%r607, %r606, 7;
	add.s32 	%r608, %r607, 1;
	shr.u32 	%r609, %r608, 1;
	add.s32 	%r610, %r609, %r605;
	or.b32  	%r611, %r610, %r84;
	mov.b32 	 %f1022, %r611;

BB19_35:
	mul.rn.f32 	%f46, %f1022, %f1022;
	add.s32 	%r95, %r1099, 1;
	and.b32  	%r96, %r95, 1;
	setp.eq.s32	%p47, %r96, 0;
	@%p47 bra 	BB19_62;
	bra.uni 	BB19_36;

BB19_62:
	mov.f32 	%f506, 0f3C08839E;
	mov.f32 	%f507, 0fB94CA1F9;
	fma.rn.f32 	%f1023, %f507, %f46, %f506;
	bra.uni 	BB19_63;

BB19_38:
	setp.ne.s32	%p19, %r488, 5;
	mov.f32 	%f1039, %f467;
	@%p19 bra 	BB19_111;

	mul.f32 	%f1016, %f20, 0f40490FDC;
	abs.f32 	%f468, %f1016;
	setp.neu.f32	%p25, %f468, 0f7F800000;
	@%p25 bra 	BB19_41;

	mov.f32 	%f469, 0f00000000;
	mul.rn.f32 	%f1016, %f1016, %f469;

BB19_41:
	mul.f32 	%f470, %f1016, 0f3F22F983;
	cvt.rni.s32.f32	%r1089, %f470;
	cvt.rn.f32.s32	%f471, %r1089;
	neg.f32 	%f472, %f471;
	mov.f32 	%f473, 0f3FC90FDA;
	fma.rn.f32 	%f474, %f472, %f473, %f1016;
	mov.f32 	%f475, 0f33A22168;
	fma.rn.f32 	%f476, %f472, %f475, %f474;
	mov.f32 	%f477, 0f27C234C5;
	fma.rn.f32 	%f1017, %f472, %f477, %f476;
	abs.f32 	%f478, %f1016;
	setp.leu.f32	%p26, %f478, 0f47CE4780;
	@%p26 bra 	BB19_51;

	mov.b32 	 %r24, %f1016;
	shr.u32 	%r25, %r24, 23;
	bfe.u32 	%r525, %r24, 23, 8;
	add.s32 	%r526, %r525, -128;
	shl.b32 	%r527, %r24, 8;
	or.b32  	%r26, %r527, -2147483648;
	shr.u32 	%r27, %r526, 5;
	mov.u32 	%r1081, 0;
	mov.u64 	%rd126, __cudart_i2opi_f;
	mov.u32 	%r1080, -6;
	mov.u64 	%rd160, %rd1;

BB19_43:
	.pragma "nounroll";
	mov.u64 	%rd13, %rd160;
	ld.const.u32 	%r530, [%rd126];
	// inline asm
	{
	mad.lo.cc.u32   %r528, %r530, %r26, %r1081;
	madc.hi.u32     %r1081, %r530, %r26,  0;
	}
	// inline asm
	st.local.u32 	[%rd13], %r528;
	add.s64 	%rd14, %rd13, 4;
	add.s64 	%rd126, %rd126, 4;
	add.s32 	%r1080, %r1080, 1;
	setp.ne.s32	%p27, %r1080, 0;
	mov.u64 	%rd160, %rd14;
	@%p27 bra 	BB19_43;

	and.b32  	%r32, %r24, -2147483648;
	st.local.u32 	[%rd11], %r1081;
	mov.u32 	%r533, 6;
	sub.s32 	%r534, %r533, %r27;
	mul.wide.s32 	%rd96, %r534, 4;
	add.s64 	%rd16, %rd1, %rd96;
	ld.local.u32 	%r1082, [%rd16];
	ld.local.u32 	%r1083, [%rd16+-4];
	and.b32  	%r35, %r25, 31;
	setp.eq.s32	%p28, %r35, 0;
	@%p28 bra 	BB19_46;

	mov.u32 	%r535, 32;
	sub.s32 	%r536, %r535, %r35;
	shr.u32 	%r537, %r1083, %r536;
	shl.b32 	%r538, %r1082, %r35;
	add.s32 	%r1082, %r537, %r538;
	ld.local.u32 	%r539, [%rd16+-8];
	shr.u32 	%r540, %r539, %r536;
	shl.b32 	%r541, %r1083, %r35;
	add.s32 	%r1083, %r540, %r541;

BB19_46:
	shr.u32 	%r542, %r1083, 30;
	shl.b32 	%r543, %r1082, 2;
	add.s32 	%r1084, %r542, %r543;
	shl.b32 	%r41, %r1083, 2;
	shr.u32 	%r544, %r1084, 31;
	shr.u32 	%r545, %r1082, 30;
	add.s32 	%r42, %r544, %r545;
	setp.eq.s32	%p29, %r544, 0;
	mov.u32 	%r1085, %r32;
	mov.u32 	%r1086, %r41;
	@%p29 bra 	BB19_48;

	not.b32 	%r546, %r1084;
	neg.s32 	%r43, %r41;
	setp.eq.s32	%p30, %r41, 0;
	selp.u32	%r547, 1, 0, %p30;
	add.s32 	%r1084, %r547, %r546;
	xor.b32  	%r45, %r32, -2147483648;
	mov.u32 	%r1085, %r45;
	mov.u32 	%r1086, %r43;

BB19_48:
	mov.u32 	%r47, %r1085;
	neg.s32 	%r548, %r42;
	setp.eq.s32	%p31, %r32, 0;
	selp.b32	%r1089, %r42, %r548, %p31;
	clz.b32 	%r1088, %r1084;
	setp.eq.s32	%p32, %r1088, 0;
	shl.b32 	%r549, %r1084, %r1088;
	mov.u32 	%r550, 32;
	sub.s32 	%r551, %r550, %r1088;
	shr.u32 	%r552, %r1086, %r551;
	add.s32 	%r553, %r552, %r549;
	selp.b32	%r51, %r1084, %r553, %p32;
	mov.u32 	%r554, -921707870;
	mul.hi.u32 	%r1087, %r51, %r554;
	setp.lt.s32	%p33, %r1087, 1;
	@%p33 bra 	BB19_50;

	mul.lo.s32 	%r555, %r51, -921707870;
	shr.u32 	%r556, %r555, 31;
	shl.b32 	%r557, %r1087, 1;
	add.s32 	%r1087, %r556, %r557;
	add.s32 	%r1088, %r1088, 1;

BB19_50:
	mov.u32 	%r558, 126;
	sub.s32 	%r559, %r558, %r1088;
	shl.b32 	%r560, %r559, 23;
	add.s32 	%r561, %r1087, 1;
	shr.u32 	%r562, %r561, 7;
	add.s32 	%r563, %r562, 1;
	shr.u32 	%r564, %r563, 1;
	add.s32 	%r565, %r564, %r560;
	or.b32  	%r566, %r565, %r47;
	mov.b32 	 %f1017, %r566;

BB19_51:
	mul.rn.f32 	%f27, %f1017, %f1017;
	add.s32 	%r58, %r1089, 1;
	and.b32  	%r59, %r58, 1;
	setp.eq.s32	%p34, %r59, 0;
	@%p34 bra 	BB19_53;
	bra.uni 	BB19_52;

BB19_53:
	mov.f32 	%f481, 0f3C08839E;
	mov.f32 	%f482, 0fB94CA1F9;
	fma.rn.f32 	%f1018, %f482, %f27, %f481;
	bra.uni 	BB19_54;

BB19_84:
	mov.f32 	%f528, 0fBAB6061A;
	mov.f32 	%f529, 0f37CCF5CE;
	fma.rn.f32 	%f1028, %f529, %f65, %f528;

BB19_86:
	@%p60 bra 	BB19_88;
	bra.uni 	BB19_87;

BB19_88:
	mov.f32 	%f535, 0fBE2AAAA3;
	fma.rn.f32 	%f536, %f1028, %f65, %f535;
	mov.f32 	%f537, 0f00000000;
	fma.rn.f32 	%f1029, %f536, %f65, %f537;
	bra.uni 	BB19_89;

BB19_87:
	mov.f32 	%f532, 0f3D2AAAA5;
	fma.rn.f32 	%f533, %f1028, %f65, %f532;
	mov.f32 	%f534, 0fBF000000;
	fma.rn.f32 	%f1029, %f533, %f65, %f534;

BB19_89:
	fma.rn.f32 	%f1030, %f1029, %f1027, %f1027;
	@%p60 bra 	BB19_91;

	mov.f32 	%f538, 0f3F800000;
	fma.rn.f32 	%f1030, %f1029, %f65, %f538;

BB19_91:
	and.b32  	%r657, %r132, 2;
	setp.eq.s32	%p63, %r657, 0;
	@%p63 bra 	BB19_93;

	mov.f32 	%f539, 0f00000000;
	mov.f32 	%f540, 0fBF800000;
	fma.rn.f32 	%f1030, %f1030, %f540, %f539;

BB19_93:
	fma.rn.f32 	%f77, %f1030, 0f3F000000, 0f3F000000;
	mov.f32 	%f1039, %f77;
	bra.uni 	BB19_111;

BB19_99:
	mov.f32 	%f564, 0fBAB6061A;
	mov.f32 	%f565, 0f37CCF5CE;
	fma.rn.f32 	%f1031, %f565, %f82, %f564;

BB19_101:
	@%p68 bra 	BB19_103;
	bra.uni 	BB19_102;

BB19_103:
	mov.f32 	%f571, 0fBE2AAAA3;
	fma.rn.f32 	%f572, %f1031, %f82, %f571;
	mov.f32 	%f573, 0f00000000;
	fma.rn.f32 	%f1032, %f572, %f82, %f573;
	bra.uni 	BB19_104;

BB19_18:
	setp.geu.f32	%p66, %f20, 0f40000000;
	mov.f32 	%f1038, %f467;
	mov.f32 	%f1039, %f1038;
	@%p66 bra 	BB19_111;

	ld.global.f32 	%f545, [%rd78+24];
	ld.global.f32 	%f546, [%rd78+20];
	fma.rn.f32 	%f547, %f20, %f545, %f546;
	ld.global.f32 	%f548, [%rd78+16];
	fma.rn.f32 	%f549, %f20, %f547, %f548;
	ld.global.f32 	%f550, [%rd78+12];
	fma.rn.f32 	%f79, %f20, %f549, %f550;
	mov.f32 	%f1039, %f79;
	bra.uni 	BB19_111;

BB19_102:
	mov.f32 	%f568, 0f3D2AAAA5;
	fma.rn.f32 	%f569, %f1031, %f82, %f568;
	mov.f32 	%f570, 0fBF000000;
	fma.rn.f32 	%f1032, %f569, %f82, %f570;

BB19_104:
	fma.rn.f32 	%f1033, %f1032, %f81, %f81;
	@%p68 bra 	BB19_106;

	mov.f32 	%f574, 0f3F800000;
	fma.rn.f32 	%f1033, %f1032, %f82, %f574;

BB19_106:
	and.b32  	%r658, %r134, 2;
	setp.eq.s32	%p71, %r658, 0;
	@%p71 bra 	BB19_108;

	mov.f32 	%f575, 0f00000000;
	mov.f32 	%f576, 0fBF800000;
	fma.rn.f32 	%f1033, %f1033, %f576, %f575;

BB19_108:
	cvt.rzi.f32.f32	%f577, %f20;
	setp.neu.f32	%p72, %f577, %f20;
	@%p72 bra 	BB19_110;

	mov.f32 	%f578, 0f00000000;
	mul.rn.f32 	%f1033, %f20, %f578;

BB19_110:
	mul.f32 	%f579, %f20, 0f40490FDC;
	div.full.f32 	%f96, %f1033, %f579;
	mov.f32 	%f1039, %f96;
	bra.uni 	BB19_111;

BB19_36:
	mov.f32 	%f504, 0fBAB6061A;
	mov.f32 	%f505, 0f37CCF5CE;
	fma.rn.f32 	%f1023, %f505, %f46, %f504;

BB19_63:
	@%p47 bra 	BB19_65;
	bra.uni 	BB19_64;

BB19_65:
	mov.f32 	%f511, 0fBE2AAAA3;
	fma.rn.f32 	%f512, %f1023, %f46, %f511;
	mov.f32 	%f513, 0f00000000;
	fma.rn.f32 	%f1024, %f512, %f46, %f513;
	bra.uni 	BB19_66;

BB19_64:
	mov.f32 	%f508, 0f3D2AAAA5;
	fma.rn.f32 	%f509, %f1023, %f46, %f508;
	mov.f32 	%f510, 0fBF000000;
	fma.rn.f32 	%f1024, %f509, %f46, %f510;

BB19_66:
	fma.rn.f32 	%f1025, %f1024, %f1022, %f1022;
	@%p47 bra 	BB19_68;

	mov.f32 	%f514, 0f3F800000;
	fma.rn.f32 	%f1025, %f1024, %f46, %f514;

BB19_68:
	and.b32  	%r612, %r95, 2;
	setp.eq.s32	%p50, %r612, 0;
	@%p50 bra 	BB19_70;

	mov.f32 	%f515, 0f00000000;
	mov.f32 	%f516, 0fBF800000;
	fma.rn.f32 	%f1025, %f1025, %f516, %f515;

BB19_70:
	fma.rn.f32 	%f58, %f1025, 0f3EEB851F, 0f3F0A3D71;
	mov.f32 	%f1039, %f58;
	bra.uni 	BB19_111;

BB19_52:
	mov.f32 	%f479, 0fBAB6061A;
	mov.f32 	%f480, 0f37CCF5CE;
	fma.rn.f32 	%f1018, %f480, %f27, %f479;

BB19_54:
	@%p34 bra 	BB19_56;
	bra.uni 	BB19_55;

BB19_56:
	mov.f32 	%f486, 0fBE2AAAA3;
	fma.rn.f32 	%f487, %f1018, %f27, %f486;
	mov.f32 	%f488, 0f00000000;
	fma.rn.f32 	%f1019, %f487, %f27, %f488;
	bra.uni 	BB19_57;

BB19_55:
	mov.f32 	%f483, 0f3D2AAAA5;
	fma.rn.f32 	%f484, %f1018, %f27, %f483;
	mov.f32 	%f485, 0fBF000000;
	fma.rn.f32 	%f1019, %f484, %f27, %f485;

BB19_57:
	fma.rn.f32 	%f1020, %f1019, %f1017, %f1017;
	@%p34 bra 	BB19_59;

	mov.f32 	%f489, 0f3F800000;
	fma.rn.f32 	%f1020, %f1019, %f27, %f489;

BB19_59:
	and.b32  	%r567, %r58, 2;
	setp.eq.s32	%p37, %r567, 0;
	@%p37 bra 	BB19_61;

	mov.f32 	%f490, 0f00000000;
	mov.f32 	%f491, 0fBF800000;
	fma.rn.f32 	%f1020, %f1020, %f491, %f490;

BB19_61:
	fma.rn.f32 	%f492, %f1020, 0f3E23D70A, 0f3F000000;
	fma.rn.f32 	%f39, %f1020, %f492, 0f3EAE147B;
	mov.f32 	%f1039, %f39;

BB19_111:
	mov.f32 	%f97, %f1039;
	mov.f32 	%f1058, 0f00000000;
	setp.gt.s32	%p73, %r487, 2;
	@%p73 bra 	BB19_118;

	setp.eq.s32	%p79, %r487, 0;
	@%p79 bra 	BB19_193;

	setp.eq.s32	%p80, %r487, 1;
	@%p80 bra 	BB19_192;
	bra.uni 	BB19_114;

BB19_192:
	setp.lt.f32	%p121, %f19, 0f3F800000;
	mov.f32 	%f654, 0f3F800000;
	sub.f32 	%f655, %f654, %f19;
	selp.f32	%f1058, %f655, 0f00000000, %p121;
	bra.uni 	BB19_209;

BB19_118:
	setp.gt.s32	%p74, %r487, 4;
	@%p74 bra 	BB19_135;

	setp.eq.s32	%p77, %r487, 3;
	@%p77 bra 	BB19_169;
	bra.uni 	BB19_120;

BB19_169:
	mul.f32 	%f1050, %f19, 0f40490FDC;
	abs.f32 	%f630, %f1050;
	setp.neu.f32	%p108, %f630, 0f7F800000;
	@%p108 bra 	BB19_171;

	mov.f32 	%f631, 0f00000000;
	mul.rn.f32 	%f1050, %f1050, %f631;

BB19_171:
	mul.f32 	%f632, %f1050, 0f3F22F983;
	cvt.rni.s32.f32	%r1139, %f632;
	cvt.rn.f32.s32	%f633, %r1139;
	neg.f32 	%f634, %f633;
	mov.f32 	%f635, 0f3FC90FDA;
	fma.rn.f32 	%f636, %f634, %f635, %f1050;
	mov.f32 	%f637, 0f33A22168;
	fma.rn.f32 	%f638, %f634, %f637, %f636;
	mov.f32 	%f639, 0f27C234C5;
	fma.rn.f32 	%f1051, %f634, %f639, %f638;
	abs.f32 	%f640, %f1050;
	setp.leu.f32	%p109, %f640, 0f47CE4780;
	@%p109 bra 	BB19_181;

	mov.b32 	 %r211, %f1050;
	shr.u32 	%r212, %r211, 23;
	bfe.u32 	%r752, %r211, 23, 8;
	add.s32 	%r753, %r752, -128;
	shl.b32 	%r754, %r211, 8;
	or.b32  	%r213, %r754, -2147483648;
	shr.u32 	%r214, %r753, 5;
	mov.u32 	%r1131, 0;
	mov.u64 	%rd131, __cudart_i2opi_f;
	mov.u32 	%r1130, -6;
	mov.u64 	%rd155, %rd1;

BB19_173:
	.pragma "nounroll";
	ld.const.u32 	%r757, [%rd131];
	// inline asm
	{
	mad.lo.cc.u32   %r755, %r757, %r213, %r1131;
	madc.hi.u32     %r1131, %r757, %r213,  0;
	}
	// inline asm
	st.local.u32 	[%rd155], %r755;
	add.s64 	%rd155, %rd155, 4;
	add.s64 	%rd131, %rd131, 4;
	add.s32 	%r1130, %r1130, 1;
	setp.ne.s32	%p110, %r1130, 0;
	@%p110 bra 	BB19_173;

	and.b32  	%r219, %r211, -2147483648;
	st.local.u32 	[%rd11], %r1131;
	mov.u32 	%r760, 6;
	sub.s32 	%r761, %r760, %r214;
	mul.wide.s32 	%rd106, %r761, 4;
	add.s64 	%rd41, %rd1, %rd106;
	ld.local.u32 	%r1132, [%rd41];
	ld.local.u32 	%r1133, [%rd41+-4];
	and.b32  	%r222, %r212, 31;
	setp.eq.s32	%p111, %r222, 0;
	@%p111 bra 	BB19_176;

	mov.u32 	%r762, 32;
	sub.s32 	%r763, %r762, %r222;
	shr.u32 	%r764, %r1133, %r763;
	shl.b32 	%r765, %r1132, %r222;
	add.s32 	%r1132, %r764, %r765;
	ld.local.u32 	%r766, [%rd41+-8];
	shr.u32 	%r767, %r766, %r763;
	shl.b32 	%r768, %r1133, %r222;
	add.s32 	%r1133, %r767, %r768;

BB19_176:
	shr.u32 	%r769, %r1133, 30;
	shl.b32 	%r770, %r1132, 2;
	add.s32 	%r1134, %r769, %r770;
	shl.b32 	%r228, %r1133, 2;
	shr.u32 	%r771, %r1134, 31;
	shr.u32 	%r772, %r1132, 30;
	add.s32 	%r229, %r771, %r772;
	setp.eq.s32	%p112, %r771, 0;
	mov.u32 	%r1135, %r219;
	mov.u32 	%r1136, %r228;
	@%p112 bra 	BB19_178;

	not.b32 	%r773, %r1134;
	neg.s32 	%r230, %r228;
	setp.eq.s32	%p113, %r228, 0;
	selp.u32	%r774, 1, 0, %p113;
	add.s32 	%r1134, %r774, %r773;
	xor.b32  	%r232, %r219, -2147483648;
	mov.u32 	%r1135, %r232;
	mov.u32 	%r1136, %r230;

BB19_178:
	mov.u32 	%r234, %r1135;
	neg.s32 	%r775, %r229;
	setp.eq.s32	%p114, %r219, 0;
	selp.b32	%r1139, %r229, %r775, %p114;
	clz.b32 	%r1138, %r1134;
	setp.eq.s32	%p115, %r1138, 0;
	shl.b32 	%r776, %r1134, %r1138;
	mov.u32 	%r777, 32;
	sub.s32 	%r778, %r777, %r1138;
	shr.u32 	%r779, %r1136, %r778;
	add.s32 	%r780, %r779, %r776;
	selp.b32	%r238, %r1134, %r780, %p115;
	mov.u32 	%r781, -921707870;
	mul.hi.u32 	%r1137, %r238, %r781;
	setp.lt.s32	%p116, %r1137, 1;
	@%p116 bra 	BB19_180;

	mul.lo.s32 	%r782, %r238, -921707870;
	shr.u32 	%r783, %r782, 31;
	shl.b32 	%r784, %r1137, 1;
	add.s32 	%r1137, %r783, %r784;
	add.s32 	%r1138, %r1138, 1;

BB19_180:
	mov.u32 	%r785, 126;
	sub.s32 	%r786, %r785, %r1138;
	shl.b32 	%r787, %r786, 23;
	add.s32 	%r788, %r1137, 1;
	shr.u32 	%r789, %r788, 7;
	add.s32 	%r790, %r789, 1;
	shr.u32 	%r791, %r790, 1;
	add.s32 	%r792, %r791, %r787;
	or.b32  	%r793, %r792, %r234;
	mov.b32 	 %f1051, %r793;

BB19_181:
	mul.rn.f32 	%f142, %f1051, %f1051;
	add.s32 	%r245, %r1139, 1;
	and.b32  	%r246, %r245, 1;
	setp.eq.s32	%p117, %r246, 0;
	@%p117 bra 	BB19_183;
	bra.uni 	BB19_182;

BB19_183:
	mov.f32 	%f643, 0f3C08839E;
	mov.f32 	%f644, 0fB94CA1F9;
	fma.rn.f32 	%f1052, %f644, %f142, %f643;
	bra.uni 	BB19_184;

BB19_135:
	add.s32 	%r659, %r487, -9;
	setp.lt.u32	%p75, %r659, 2;
	@%p75 bra 	BB19_195;
	bra.uni 	BB19_136;

BB19_195:
	mov.f32 	%f1058, 0f3F800000;
	setp.eq.f32	%p124, %f19, 0f00000000;
	@%p124 bra 	BB19_209;

	add.f32 	%f670, %f19, %f19;
	cvt.rni.f32.f32	%f671, %f670;
	cvt.rzi.s32.f32	%r247, %f671;
	neg.f32 	%f672, %f671;
	fma.rn.f32 	%f674, %f672, %f406, %f19;
	mul.f32 	%f675, %f674, 0f34222169;
	mov.f32 	%f676, 0f40490FDA;
	fma.rn.f32 	%f158, %f674, %f676, %f675;
	mul.rn.f32 	%f159, %f158, %f158;
	and.b32  	%r248, %r247, 1;
	setp.eq.s32	%p125, %r248, 0;
	@%p125 bra 	BB19_198;
	bra.uni 	BB19_197;

BB19_198:
	mov.f32 	%f679, 0f3C08839E;
	mov.f32 	%f680, 0fB94CA1F9;
	fma.rn.f32 	%f1055, %f680, %f159, %f679;
	bra.uni 	BB19_199;

BB19_193:
	mov.f32 	%f1058, 0f3F800000;
	bra.uni 	BB19_209;

BB19_114:
	setp.eq.s32	%p81, %r487, 2;
	@%p81 bra 	BB19_115;
	bra.uni 	BB19_209;

BB19_115:
	setp.lt.f32	%p122, %f19, 0f3F800000;
	@%p122 bra 	BB19_194;
	bra.uni 	BB19_116;

BB19_194:
	ld.global.f32 	%f664, [%rd78];
	ld.global.f32 	%f665, [%rd78+8];
	ld.global.f32 	%f666, [%rd78+4];
	fma.rn.f32 	%f667, %f19, %f665, %f666;
	mul.f32 	%f668, %f19, %f667;
	fma.rn.f32 	%f1058, %f19, %f668, %f664;
	bra.uni 	BB19_209;

BB19_120:
	setp.eq.s32	%p78, %r487, 4;
	@%p78 bra 	BB19_121;
	bra.uni 	BB19_209;

BB19_121:
	mul.f32 	%f1045, %f19, 0f40490FDC;
	abs.f32 	%f606, %f1045;
	setp.neu.f32	%p95, %f606, 0f7F800000;
	@%p95 bra 	BB19_123;

	mov.f32 	%f607, 0f00000000;
	mul.rn.f32 	%f1045, %f1045, %f607;

BB19_123:
	mul.f32 	%f608, %f1045, 0f3F22F983;
	cvt.rni.s32.f32	%r1129, %f608;
	cvt.rn.f32.s32	%f609, %r1129;
	neg.f32 	%f610, %f609;
	mov.f32 	%f611, 0f3FC90FDA;
	fma.rn.f32 	%f612, %f610, %f611, %f1045;
	mov.f32 	%f613, 0f33A22168;
	fma.rn.f32 	%f614, %f610, %f613, %f612;
	mov.f32 	%f615, 0f27C234C5;
	fma.rn.f32 	%f1046, %f610, %f615, %f614;
	abs.f32 	%f616, %f1045;
	setp.leu.f32	%p96, %f616, 0f47CE4780;
	@%p96 bra 	BB19_133;

	mov.b32 	 %r174, %f1045;
	shr.u32 	%r175, %r174, 23;
	bfe.u32 	%r707, %r174, 23, 8;
	add.s32 	%r708, %r707, -128;
	shl.b32 	%r709, %r174, 8;
	or.b32  	%r176, %r709, -2147483648;
	shr.u32 	%r177, %r708, 5;
	mov.u32 	%r1121, 0;
	mov.u64 	%rd130, __cudart_i2opi_f;
	mov.u32 	%r1120, -6;
	mov.u64 	%rd156, %rd1;

BB19_125:
	.pragma "nounroll";
	ld.const.u32 	%r712, [%rd130];
	// inline asm
	{
	mad.lo.cc.u32   %r710, %r712, %r176, %r1121;
	madc.hi.u32     %r1121, %r712, %r176,  0;
	}
	// inline asm
	st.local.u32 	[%rd156], %r710;
	add.s64 	%rd156, %rd156, 4;
	add.s64 	%rd130, %rd130, 4;
	add.s32 	%r1120, %r1120, 1;
	setp.ne.s32	%p97, %r1120, 0;
	@%p97 bra 	BB19_125;

	and.b32  	%r182, %r174, -2147483648;
	st.local.u32 	[%rd11], %r1121;
	mov.u32 	%r715, 6;
	sub.s32 	%r716, %r715, %r177;
	mul.wide.s32 	%rd104, %r716, 4;
	add.s64 	%rd36, %rd1, %rd104;
	ld.local.u32 	%r1122, [%rd36];
	ld.local.u32 	%r1123, [%rd36+-4];
	and.b32  	%r185, %r175, 31;
	setp.eq.s32	%p98, %r185, 0;
	@%p98 bra 	BB19_128;

	mov.u32 	%r717, 32;
	sub.s32 	%r718, %r717, %r185;
	shr.u32 	%r719, %r1123, %r718;
	shl.b32 	%r720, %r1122, %r185;
	add.s32 	%r1122, %r719, %r720;
	ld.local.u32 	%r721, [%rd36+-8];
	shr.u32 	%r722, %r721, %r718;
	shl.b32 	%r723, %r1123, %r185;
	add.s32 	%r1123, %r722, %r723;

BB19_128:
	shr.u32 	%r724, %r1123, 30;
	shl.b32 	%r725, %r1122, 2;
	add.s32 	%r1124, %r724, %r725;
	shl.b32 	%r191, %r1123, 2;
	shr.u32 	%r726, %r1124, 31;
	shr.u32 	%r727, %r1122, 30;
	add.s32 	%r192, %r726, %r727;
	setp.eq.s32	%p99, %r726, 0;
	mov.u32 	%r1125, %r182;
	mov.u32 	%r1126, %r191;
	@%p99 bra 	BB19_130;

	not.b32 	%r728, %r1124;
	neg.s32 	%r193, %r191;
	setp.eq.s32	%p100, %r191, 0;
	selp.u32	%r729, 1, 0, %p100;
	add.s32 	%r1124, %r729, %r728;
	xor.b32  	%r195, %r182, -2147483648;
	mov.u32 	%r1125, %r195;
	mov.u32 	%r1126, %r193;

BB19_130:
	mov.u32 	%r197, %r1125;
	neg.s32 	%r730, %r192;
	setp.eq.s32	%p101, %r182, 0;
	selp.b32	%r1129, %r192, %r730, %p101;
	clz.b32 	%r1128, %r1124;
	setp.eq.s32	%p102, %r1128, 0;
	shl.b32 	%r731, %r1124, %r1128;
	mov.u32 	%r732, 32;
	sub.s32 	%r733, %r732, %r1128;
	shr.u32 	%r734, %r1126, %r733;
	add.s32 	%r735, %r734, %r731;
	selp.b32	%r201, %r1124, %r735, %p102;
	mov.u32 	%r736, -921707870;
	mul.hi.u32 	%r1127, %r201, %r736;
	setp.lt.s32	%p103, %r1127, 1;
	@%p103 bra 	BB19_132;

	mul.lo.s32 	%r737, %r201, -921707870;
	shr.u32 	%r738, %r737, 31;
	shl.b32 	%r739, %r1127, 1;
	add.s32 	%r1127, %r738, %r739;
	add.s32 	%r1128, %r1128, 1;

BB19_132:
	mov.u32 	%r740, 126;
	sub.s32 	%r741, %r740, %r1128;
	shl.b32 	%r742, %r741, 23;
	add.s32 	%r743, %r1127, 1;
	shr.u32 	%r744, %r743, 7;
	add.s32 	%r745, %r744, 1;
	shr.u32 	%r746, %r745, 1;
	add.s32 	%r747, %r746, %r742;
	or.b32  	%r748, %r747, %r197;
	mov.b32 	 %f1046, %r748;

BB19_133:
	mul.rn.f32 	%f123, %f1046, %f1046;
	add.s32 	%r208, %r1129, 1;
	and.b32  	%r209, %r208, 1;
	setp.eq.s32	%p104, %r209, 0;
	@%p104 bra 	BB19_160;
	bra.uni 	BB19_134;

BB19_160:
	mov.f32 	%f619, 0f3C08839E;
	mov.f32 	%f620, 0fB94CA1F9;
	fma.rn.f32 	%f1047, %f620, %f123, %f619;
	bra.uni 	BB19_161;

BB19_136:
	setp.ne.s32	%p76, %r487, 5;
	@%p76 bra 	BB19_209;

	mul.f32 	%f1040, %f19, 0f40490FDC;
	abs.f32 	%f581, %f1040;
	setp.neu.f32	%p82, %f581, 0f7F800000;
	@%p82 bra 	BB19_139;

	mov.f32 	%f582, 0f00000000;
	mul.rn.f32 	%f1040, %f1040, %f582;

BB19_139:
	mul.f32 	%f583, %f1040, 0f3F22F983;
	cvt.rni.s32.f32	%r1119, %f583;
	cvt.rn.f32.s32	%f584, %r1119;
	neg.f32 	%f585, %f584;
	mov.f32 	%f586, 0f3FC90FDA;
	fma.rn.f32 	%f587, %f585, %f586, %f1040;
	mov.f32 	%f588, 0f33A22168;
	fma.rn.f32 	%f589, %f585, %f588, %f587;
	mov.f32 	%f590, 0f27C234C5;
	fma.rn.f32 	%f1041, %f585, %f590, %f589;
	abs.f32 	%f591, %f1040;
	setp.leu.f32	%p83, %f591, 0f47CE4780;
	@%p83 bra 	BB19_149;

	mov.b32 	 %r137, %f1040;
	shr.u32 	%r138, %r137, 23;
	bfe.u32 	%r662, %r137, 23, 8;
	add.s32 	%r663, %r662, -128;
	shl.b32 	%r664, %r137, 8;
	or.b32  	%r139, %r664, -2147483648;
	shr.u32 	%r140, %r663, 5;
	mov.u32 	%r1111, 0;
	mov.u64 	%rd129, __cudart_i2opi_f;
	mov.u32 	%r1110, -6;
	mov.u64 	%rd157, %rd1;

BB19_141:
	.pragma "nounroll";
	ld.const.u32 	%r667, [%rd129];
	// inline asm
	{
	mad.lo.cc.u32   %r665, %r667, %r139, %r1111;
	madc.hi.u32     %r1111, %r667, %r139,  0;
	}
	// inline asm
	st.local.u32 	[%rd157], %r665;
	add.s64 	%rd157, %rd157, 4;
	add.s64 	%rd129, %rd129, 4;
	add.s32 	%r1110, %r1110, 1;
	setp.ne.s32	%p84, %r1110, 0;
	@%p84 bra 	BB19_141;

	and.b32  	%r145, %r137, -2147483648;
	st.local.u32 	[%rd11], %r1111;
	mov.u32 	%r670, 6;
	sub.s32 	%r671, %r670, %r140;
	mul.wide.s32 	%rd102, %r671, 4;
	add.s64 	%rd31, %rd1, %rd102;
	ld.local.u32 	%r1112, [%rd31];
	ld.local.u32 	%r1113, [%rd31+-4];
	and.b32  	%r148, %r138, 31;
	setp.eq.s32	%p85, %r148, 0;
	@%p85 bra 	BB19_144;

	mov.u32 	%r672, 32;
	sub.s32 	%r673, %r672, %r148;
	shr.u32 	%r674, %r1113, %r673;
	shl.b32 	%r675, %r1112, %r148;
	add.s32 	%r1112, %r674, %r675;
	ld.local.u32 	%r676, [%rd31+-8];
	shr.u32 	%r677, %r676, %r673;
	shl.b32 	%r678, %r1113, %r148;
	add.s32 	%r1113, %r677, %r678;

BB19_144:
	shr.u32 	%r679, %r1113, 30;
	shl.b32 	%r680, %r1112, 2;
	add.s32 	%r1114, %r679, %r680;
	shl.b32 	%r154, %r1113, 2;
	shr.u32 	%r681, %r1114, 31;
	shr.u32 	%r682, %r1112, 30;
	add.s32 	%r155, %r681, %r682;
	setp.eq.s32	%p86, %r681, 0;
	mov.u32 	%r1115, %r145;
	mov.u32 	%r1116, %r154;
	@%p86 bra 	BB19_146;

	not.b32 	%r683, %r1114;
	neg.s32 	%r156, %r154;
	setp.eq.s32	%p87, %r154, 0;
	selp.u32	%r684, 1, 0, %p87;
	add.s32 	%r1114, %r684, %r683;
	xor.b32  	%r158, %r145, -2147483648;
	mov.u32 	%r1115, %r158;
	mov.u32 	%r1116, %r156;

BB19_146:
	mov.u32 	%r160, %r1115;
	neg.s32 	%r685, %r155;
	setp.eq.s32	%p88, %r145, 0;
	selp.b32	%r1119, %r155, %r685, %p88;
	clz.b32 	%r1118, %r1114;
	setp.eq.s32	%p89, %r1118, 0;
	shl.b32 	%r686, %r1114, %r1118;
	mov.u32 	%r687, 32;
	sub.s32 	%r688, %r687, %r1118;
	shr.u32 	%r689, %r1116, %r688;
	add.s32 	%r690, %r689, %r686;
	selp.b32	%r164, %r1114, %r690, %p89;
	mov.u32 	%r691, -921707870;
	mul.hi.u32 	%r1117, %r164, %r691;
	setp.lt.s32	%p90, %r1117, 1;
	@%p90 bra 	BB19_148;

	mul.lo.s32 	%r692, %r164, -921707870;
	shr.u32 	%r693, %r692, 31;
	shl.b32 	%r694, %r1117, 1;
	add.s32 	%r1117, %r693, %r694;
	add.s32 	%r1118, %r1118, 1;

BB19_148:
	mov.u32 	%r695, 126;
	sub.s32 	%r696, %r695, %r1118;
	shl.b32 	%r697, %r696, 23;
	add.s32 	%r698, %r1117, 1;
	shr.u32 	%r699, %r698, 7;
	add.s32 	%r700, %r699, 1;
	shr.u32 	%r701, %r700, 1;
	add.s32 	%r702, %r701, %r697;
	or.b32  	%r703, %r702, %r160;
	mov.b32 	 %f1041, %r703;

BB19_149:
	mul.rn.f32 	%f104, %f1041, %f1041;
	add.s32 	%r171, %r1119, 1;
	and.b32  	%r172, %r171, 1;
	setp.eq.s32	%p91, %r172, 0;
	@%p91 bra 	BB19_151;
	bra.uni 	BB19_150;

BB19_151:
	mov.f32 	%f594, 0f3C08839E;
	mov.f32 	%f595, 0fB94CA1F9;
	fma.rn.f32 	%f1042, %f595, %f104, %f594;
	bra.uni 	BB19_152;

BB19_182:
	mov.f32 	%f641, 0fBAB6061A;
	mov.f32 	%f642, 0f37CCF5CE;
	fma.rn.f32 	%f1052, %f642, %f142, %f641;

BB19_184:
	@%p117 bra 	BB19_186;
	bra.uni 	BB19_185;

BB19_186:
	mov.f32 	%f648, 0fBE2AAAA3;
	fma.rn.f32 	%f649, %f1052, %f142, %f648;
	mov.f32 	%f650, 0f00000000;
	fma.rn.f32 	%f1053, %f649, %f142, %f650;
	bra.uni 	BB19_187;

BB19_185:
	mov.f32 	%f645, 0f3D2AAAA5;
	fma.rn.f32 	%f646, %f1052, %f142, %f645;
	mov.f32 	%f647, 0fBF000000;
	fma.rn.f32 	%f1053, %f646, %f142, %f647;

BB19_187:
	fma.rn.f32 	%f1054, %f1053, %f1051, %f1051;
	@%p117 bra 	BB19_189;

	mov.f32 	%f651, 0f3F800000;
	fma.rn.f32 	%f1054, %f1053, %f142, %f651;

BB19_189:
	and.b32  	%r794, %r245, 2;
	setp.eq.s32	%p120, %r794, 0;
	@%p120 bra 	BB19_191;

	mov.f32 	%f652, 0f00000000;
	mov.f32 	%f653, 0fBF800000;
	fma.rn.f32 	%f1054, %f1054, %f653, %f652;

BB19_191:
	fma.rn.f32 	%f1058, %f1054, 0f3F000000, 0f3F000000;
	bra.uni 	BB19_209;

BB19_197:
	mov.f32 	%f677, 0fBAB6061A;
	mov.f32 	%f678, 0f37CCF5CE;
	fma.rn.f32 	%f1055, %f678, %f159, %f677;

BB19_199:
	@%p125 bra 	BB19_201;
	bra.uni 	BB19_200;

BB19_201:
	mov.f32 	%f684, 0fBE2AAAA3;
	fma.rn.f32 	%f685, %f1055, %f159, %f684;
	mov.f32 	%f686, 0f00000000;
	fma.rn.f32 	%f1056, %f685, %f159, %f686;
	bra.uni 	BB19_202;

BB19_116:
	setp.geu.f32	%p123, %f19, 0f40000000;
	@%p123 bra 	BB19_209;

	ld.global.f32 	%f658, [%rd78+24];
	ld.global.f32 	%f659, [%rd78+20];
	fma.rn.f32 	%f660, %f19, %f658, %f659;
	ld.global.f32 	%f661, [%rd78+16];
	fma.rn.f32 	%f662, %f19, %f660, %f661;
	ld.global.f32 	%f663, [%rd78+12];
	fma.rn.f32 	%f1058, %f19, %f662, %f663;
	bra.uni 	BB19_209;

BB19_200:
	mov.f32 	%f681, 0f3D2AAAA5;
	fma.rn.f32 	%f682, %f1055, %f159, %f681;
	mov.f32 	%f683, 0fBF000000;
	fma.rn.f32 	%f1056, %f682, %f159, %f683;

BB19_202:
	fma.rn.f32 	%f1057, %f1056, %f158, %f158;
	@%p125 bra 	BB19_204;

	mov.f32 	%f687, 0f3F800000;
	fma.rn.f32 	%f1057, %f1056, %f159, %f687;

BB19_204:
	and.b32  	%r795, %r247, 2;
	setp.eq.s32	%p128, %r795, 0;
	@%p128 bra 	BB19_206;

	mov.f32 	%f688, 0f00000000;
	mov.f32 	%f689, 0fBF800000;
	fma.rn.f32 	%f1057, %f1057, %f689, %f688;

BB19_206:
	cvt.rzi.f32.f32	%f690, %f19;
	setp.neu.f32	%p129, %f690, %f19;
	@%p129 bra 	BB19_208;

	mov.f32 	%f691, 0f00000000;
	mul.rn.f32 	%f1057, %f19, %f691;

BB19_208:
	mul.f32 	%f692, %f19, 0f40490FDC;
	div.full.f32 	%f1058, %f1057, %f692;
	bra.uni 	BB19_209;

BB19_134:
	mov.f32 	%f617, 0fBAB6061A;
	mov.f32 	%f618, 0f37CCF5CE;
	fma.rn.f32 	%f1047, %f618, %f123, %f617;

BB19_161:
	@%p104 bra 	BB19_163;
	bra.uni 	BB19_162;

BB19_163:
	mov.f32 	%f624, 0fBE2AAAA3;
	fma.rn.f32 	%f625, %f1047, %f123, %f624;
	mov.f32 	%f626, 0f00000000;
	fma.rn.f32 	%f1048, %f625, %f123, %f626;
	bra.uni 	BB19_164;

BB19_162:
	mov.f32 	%f621, 0f3D2AAAA5;
	fma.rn.f32 	%f622, %f1047, %f123, %f621;
	mov.f32 	%f623, 0fBF000000;
	fma.rn.f32 	%f1048, %f622, %f123, %f623;

BB19_164:
	fma.rn.f32 	%f1049, %f1048, %f1046, %f1046;
	@%p104 bra 	BB19_166;

	mov.f32 	%f627, 0f3F800000;
	fma.rn.f32 	%f1049, %f1048, %f123, %f627;

BB19_166:
	and.b32  	%r749, %r208, 2;
	setp.eq.s32	%p107, %r749, 0;
	@%p107 bra 	BB19_168;

	mov.f32 	%f628, 0f00000000;
	mov.f32 	%f629, 0fBF800000;
	fma.rn.f32 	%f1049, %f1049, %f629, %f628;

BB19_168:
	fma.rn.f32 	%f1058, %f1049, 0f3EEB851F, 0f3F0A3D71;
	bra.uni 	BB19_209;

BB19_150:
	mov.f32 	%f592, 0fBAB6061A;
	mov.f32 	%f593, 0f37CCF5CE;
	fma.rn.f32 	%f1042, %f593, %f104, %f592;

BB19_152:
	@%p91 bra 	BB19_154;
	bra.uni 	BB19_153;

BB19_154:
	mov.f32 	%f599, 0fBE2AAAA3;
	fma.rn.f32 	%f600, %f1042, %f104, %f599;
	mov.f32 	%f601, 0f00000000;
	fma.rn.f32 	%f1043, %f600, %f104, %f601;
	bra.uni 	BB19_155;

BB19_153:
	mov.f32 	%f596, 0f3D2AAAA5;
	fma.rn.f32 	%f597, %f1042, %f104, %f596;
	mov.f32 	%f598, 0fBF000000;
	fma.rn.f32 	%f1043, %f597, %f104, %f598;

BB19_155:
	fma.rn.f32 	%f1044, %f1043, %f1041, %f1041;
	@%p91 bra 	BB19_157;

	mov.f32 	%f602, 0f3F800000;
	fma.rn.f32 	%f1044, %f1043, %f104, %f602;

BB19_157:
	and.b32  	%r704, %r171, 2;
	setp.eq.s32	%p94, %r704, 0;
	@%p94 bra 	BB19_159;

	mov.f32 	%f603, 0f00000000;
	mov.f32 	%f604, 0fBF800000;
	fma.rn.f32 	%f1044, %f1044, %f604, %f603;

BB19_159:
	fma.rn.f32 	%f605, %f1044, 0f3E23D70A, 0f3F000000;
	fma.rn.f32 	%f1058, %f1044, %f605, 0f3EAE147B;

BB19_209:
	mul.f32 	%f693, %f97, %f1058;
	mul.f32 	%f694, %f693, 0f377BA882;
	mov.f32 	%f695, 0f477FFF00;
	sub.f32 	%f696, %f695, %f461;
	mul.f32 	%f697, %f696, %f694;
	fma.rn.f32 	%f1100, %f458, %f697, %f1100;
	fma.rn.f32 	%f1105, %f459, %f697, %f1105;
	fma.rn.f32 	%f1110, %f460, %f697, %f1110;
	fma.rn.f32 	%f1115, %f461, %f693, %f1115;
	add.f32 	%f1120, %f1120, %f693;
	add.f32 	%f1128, %f1128, %f697;
	add.s32 	%r1141, %r1141, 1;
	add.s32 	%r1140, %r1140, 1;
	setp.lt.u32	%p130, %r1140, %r19;
	mov.f32 	%f1098, %f1100;
	mov.f32 	%f1103, %f1105;
	mov.f32 	%f1108, %f1110;
	mov.f32 	%f1113, %f1115;
	mov.f32 	%f1118, %f1120;
	mov.f32 	%f1126, %f1128;
	@%p130 bra 	BB19_12;

BB19_409:
	setp.ge.u32	%p247, %r7, %r12;
	@%p247 bra 	BB19_412;

	setp.eq.s32	%p248, %r485, 0;
	mov.f32 	%f947, 0f00000000;
	st.shared.v4.f32 	[%rd8], {%f947, %f947, %f947, %f947};
	mov.u32 	%r1071, 0;
	st.shared.u32 	[%rd9], %r1071;
	@%p248 bra 	BB19_412;

	st.shared.u32 	[%rd10], %r1071;

BB19_412:
	bar.sync 	0;
	setp.eq.s32	%p249, %r13, 0;
	@%p249 bra 	BB19_419;

	mul.wide.s32 	%rd121, %r14, 16;
	add.s64 	%rd72, %rd80, %rd121;
	mul.wide.s32 	%rd122, %r14, 4;
	add.s64 	%rd73, %rd81, %rd122;
	add.s64 	%rd74, %rd82, %rd122;
	mov.u32 	%r1202, 0;

BB19_414:
	setp.eq.s32	%p265, %r14, -1;
	@%p265 bra 	BB19_418;

	rem.u32 	%r1074, %r7, %r13;
	setp.ne.s32	%p251, %r1202, %r1074;
	@%p251 bra 	BB19_418;

	setp.eq.s32	%p252, %r485, 0;
	ld.shared.v4.f32 	{%f948, %f949, %f950, %f951}, [%rd72];
	add.f32 	%f956, %f1108, %f950;
	add.f32 	%f957, %f1103, %f949;
	add.f32 	%f958, %f1098, %f948;
	add.f32 	%f959, %f1113, %f951;
	st.shared.v4.f32 	[%rd72], {%f958, %f957, %f956, %f959};
	ld.shared.f32 	%f960, [%rd73];
	add.f32 	%f961, %f1118, %f960;
	st.shared.f32 	[%rd73], %f961;
	@%p252 bra 	BB19_418;

	ld.shared.f32 	%f962, [%rd74];
	add.f32 	%f963, %f1126, %f962;
	st.shared.f32 	[%rd74], %f963;

BB19_418:
	bar.sync 	0;
	add.s32 	%r1202, %r1202, 1;
	setp.lt.u32	%p253, %r1202, %r13;
	@%p253 bra 	BB19_414;

BB19_419:
	@%p247 bra 	BB19_436;

	mad.lo.s32 	%r1078, %r1079, %r490, %r1;
	ld.param.u64 	%rd124, [ResizeHorizontalFilter_param_5];
	setp.eq.s32	%p255, %r485, 0;
	ld.shared.f32 	%f357, [%rd9];
	setp.neu.f32	%p256, %f357, 0f00000000;
	setp.neu.f32	%p257, %f357, 0f3F800000;
	and.pred  	%p2, %p256, %p257;
	add.s32 	%r1075, %r9, %r1078;
	mul.wide.u32 	%rd123, %r1075, 16;
	add.s64 	%rd75, %rd124, %rd123;
	@%p255 bra 	BB19_430;
	bra.uni 	BB19_421;

BB19_430:
	ld.shared.v4.f32 	{%f991, %f992, %f993, %f994}, [%rd8];
	mov.f32 	%f1140, %f994;
	mov.f32 	%f1139, %f993;
	mov.f32 	%f1138, %f992;
	mov.f32 	%f1137, %f991;
	@!%p2 bra 	BB19_435;
	bra.uni 	BB19_431;

BB19_431:
	setp.lt.f32	%p262, %f357, 0f00000000;
	selp.f32	%f385, 0fBF800000, 0f3F800000, %p262;
	mul.f32 	%f995, %f357, %f385;
	setp.ltu.f32	%p263, %f995, 0f00000000;
	@%p263 bra 	BB19_433;
	bra.uni 	BB19_432;

BB19_433:
	mov.f32 	%f996, 0f00000000;
	rcp.approx.f32 	%f997, %f996;
	mul.f32 	%f1136, %f385, %f997;
	bra.uni 	BB19_434;

BB19_421:
	ld.shared.f32 	%f1130, [%rd10];
	ld.shared.v4.f32 	{%f964, %f965, %f966, %f967}, [%rd8];
	mov.f32 	%f1134, %f967;
	mov.f32 	%f1133, %f966;
	mov.f32 	%f1132, %f965;
	mov.f32 	%f1131, %f964;
	@!%p2 bra 	BB19_426;
	bra.uni 	BB19_422;

BB19_422:
	setp.lt.f32	%p258, %f357, 0f00000000;
	selp.f32	%f363, 0fBF800000, 0f3F800000, %p258;
	mul.f32 	%f968, %f357, %f363;
	setp.ltu.f32	%p259, %f968, 0f00000000;
	@%p259 bra 	BB19_424;
	bra.uni 	BB19_423;

BB19_424:
	mov.f32 	%f969, 0f00000000;
	rcp.approx.f32 	%f970, %f969;
	mul.f32 	%f1129, %f363, %f970;
	bra.uni 	BB19_425;

BB19_432:
	rcp.approx.f32 	%f1136, %f357;

BB19_434:
	mul.rn.f32 	%f1137, %f991, %f1136;
	mul.rn.f32 	%f1138, %f992, %f1136;
	mul.rn.f32 	%f1139, %f993, %f1136;
	mul.rn.f32 	%f1140, %f994, %f1136;

BB19_435:
	mov.f32 	%f998, 0f00000000;
	max.f32 	%f999, %f1137, %f998;
	mov.f32 	%f1000, 0f477FFF00;
	min.f32 	%f1001, %f999, %f1000;
	max.f32 	%f1002, %f1138, %f998;
	min.f32 	%f1003, %f1002, %f1000;
	max.f32 	%f1004, %f1139, %f998;
	min.f32 	%f1005, %f1004, %f1000;
	max.f32 	%f1006, %f1140, %f998;
	min.f32 	%f1007, %f1006, %f1000;
	add.f32 	%f1008, %f1001, 0f3F000000;
	add.f32 	%f1009, %f1003, 0f3F000000;
	add.f32 	%f1010, %f1005, 0f3F000000;
	add.f32 	%f1011, %f1007, 0f3F000000;
	st.global.v4.f32 	[%rd75], {%f1008, %f1009, %f1010, %f1011};
	bra.uni 	BB19_436;

BB19_423:
	rcp.approx.f32 	%f1129, %f357;

BB19_425:
	mul.rn.f32 	%f1131, %f964, %f1129;
	mul.rn.f32 	%f1132, %f965, %f1129;
	mul.rn.f32 	%f1133, %f966, %f1129;
	mul.rn.f32 	%f1134, %f967, %f1129;
	mul.rn.f32 	%f1130, %f1130, %f1129;

BB19_426:
	setp.lt.f32	%p260, %f1130, 0f00000000;
	selp.f32	%f377, 0fBF800000, 0f3F800000, %p260;
	mul.f32 	%f971, %f1130, %f377;
	setp.ltu.f32	%p261, %f971, 0f00000000;
	@%p261 bra 	BB19_428;
	bra.uni 	BB19_427;

BB19_428:
	mov.f32 	%f972, 0f00000000;
	rcp.approx.f32 	%f973, %f972;
	mul.f32 	%f1135, %f377, %f973;
	bra.uni 	BB19_429;

BB19_427:
	rcp.approx.f32 	%f1135, %f1130;

BB19_429:
	mul.f32 	%f974, %f1131, %f1135;
	mov.f32 	%f975, 0f00000000;
	max.f32 	%f976, %f974, %f975;
	mov.f32 	%f977, 0f477FFF00;
	min.f32 	%f978, %f976, %f977;
	mul.f32 	%f979, %f1132, %f1135;
	max.f32 	%f980, %f979, %f975;
	min.f32 	%f981, %f980, %f977;
	mul.f32 	%f982, %f1133, %f1135;
	max.f32 	%f983, %f982, %f975;
	min.f32 	%f984, %f983, %f977;
	max.f32 	%f985, %f1134, %f975;
	min.f32 	%f986, %f985, %f977;
	add.f32 	%f987, %f978, 0f3F000000;
	add.f32 	%f988, %f981, 0f3F000000;
	add.f32 	%f989, %f986, 0f3F000000;
	add.f32 	%f990, %f984, 0f3F000000;
	st.global.v4.f32 	[%rd75], {%f987, %f988, %f990, %f989};

BB19_436:
	add.s32 	%r1079, %r1079, 1;
	setp.lt.u32	%p264, %r1079, %r8;
	@%p264 bra 	BB19_8;

BB19_437:
	ret;
}

	// .globl	ResizeHorizontalFilterSinc
.entry ResizeHorizontalFilterSinc(
	.param .u64 .ptr .global .align 16 ResizeHorizontalFilterSinc_param_0,
	.param .u32 ResizeHorizontalFilterSinc_param_1,
	.param .u32 ResizeHorizontalFilterSinc_param_2,
	.param .u32 ResizeHorizontalFilterSinc_param_3,
	.param .f32 ResizeHorizontalFilterSinc_param_4,
	.param .u64 .ptr .global .align 16 ResizeHorizontalFilterSinc_param_5,
	.param .u32 ResizeHorizontalFilterSinc_param_6,
	.param .u32 ResizeHorizontalFilterSinc_param_7,
	.param .u32 ResizeHorizontalFilterSinc_param_8,
	.param .u32 ResizeHorizontalFilterSinc_param_9,
	.param .u64 .ptr .global .align 4 ResizeHorizontalFilterSinc_param_10,
	.param .f32 ResizeHorizontalFilterSinc_param_11,
	.param .f32 ResizeHorizontalFilterSinc_param_12,
	.param .f32 ResizeHorizontalFilterSinc_param_13,
	.param .f32 ResizeHorizontalFilterSinc_param_14,
	.param .u64 .ptr .shared .align 16 ResizeHorizontalFilterSinc_param_15,
	.param .u32 ResizeHorizontalFilterSinc_param_16,
	.param .u32 ResizeHorizontalFilterSinc_param_17,
	.param .u32 ResizeHorizontalFilterSinc_param_18,
	.param .u64 .ptr .shared .align 16 ResizeHorizontalFilterSinc_param_19,
	.param .u64 .ptr .shared .align 4 ResizeHorizontalFilterSinc_param_20,
	.param .u64 .ptr .shared .align 4 ResizeHorizontalFilterSinc_param_21
)
.reqntid 256, 1, 1
{
	.reg .pred 	%p<60>;
	.reg .f32 	%f<480>;
	.reg .b32 	%r<93>;
	.reg .b64 	%rd<40>;


	ld.param.u64 	%rd14, [ResizeHorizontalFilterSinc_param_0];
	ld.param.u32 	%r40, [ResizeHorizontalFilterSinc_param_1];
	ld.param.u32 	%r41, [ResizeHorizontalFilterSinc_param_3];
	ld.param.f32 	%f157, [ResizeHorizontalFilterSinc_param_4];
	ld.param.u64 	%rd15, [ResizeHorizontalFilterSinc_param_5];
	ld.param.u32 	%r42, [ResizeHorizontalFilterSinc_param_6];
	ld.param.f32 	%f158, [ResizeHorizontalFilterSinc_param_11];
	ld.param.f32 	%f161, [ResizeHorizontalFilterSinc_param_12];
	ld.param.f32 	%f159, [ResizeHorizontalFilterSinc_param_13];
	ld.param.f32 	%f160, [ResizeHorizontalFilterSinc_param_14];
	ld.param.u64 	%rd16, [ResizeHorizontalFilterSinc_param_15];
	ld.param.u32 	%r43, [ResizeHorizontalFilterSinc_param_16];
	ld.param.u32 	%r45, [ResizeHorizontalFilterSinc_param_17];
	ld.param.u32 	%r44, [ResizeHorizontalFilterSinc_param_18];
	ld.param.u64 	%rd17, [ResizeHorizontalFilterSinc_param_19];
	ld.param.u64 	%rd18, [ResizeHorizontalFilterSinc_param_20];
	ld.param.u64 	%rd19, [ResizeHorizontalFilterSinc_param_21];
	mov.b32	%r46, %envreg0;
	mov.u32 	%r47, %ctaid.x;
	add.s32 	%r48, %r47, %r46;
	mul.lo.s32 	%r1, %r48, %r45;
	add.s32 	%r49, %r1, %r45;
	min.u32 	%r2, %r49, %r42;
	rcp.approx.f32 	%f162, %f157;
	add.f32 	%f163, %f162, 0f00000000;
	mov.f32 	%f164, 0f3F800000;
	max.f32 	%f1, %f163, %f164;
	mul.f32 	%f165, %f1, %f161;
	mov.f32 	%f166, 0f3F000000;
	max.f32 	%f2, %f165, %f166;
	setp.lt.f32	%p2, %f1, 0f00000000;
	selp.f32	%f3, 0fBF800000, 0f3F800000, %p2;
	mul.f32 	%f167, %f1, %f3;
	setp.ltu.f32	%p3, %f167, 0f00000000;
	@%p3 bra 	BB20_2;
	bra.uni 	BB20_1;

BB20_2:
	mov.f32 	%f168, 0f00000000;
	rcp.approx.f32 	%f169, %f168;
	mul.f32 	%f419, %f3, %f169;
	bra.uni 	BB20_3;

BB20_1:
	rcp.approx.f32 	%f419, %f1;

BB20_3:
	cvt.rn.f32.u32	%f170, %r1;
	add.f32 	%f171, %f170, 0f3F000000;
	div.full.f32 	%f172, %f171, %f157;
	add.f32 	%f173, %f172, 0f00000000;
	sub.f32 	%f174, %f173, %f2;
	add.f32 	%f175, %f174, 0f3F000000;
	cvt.rzi.s32.f32	%r50, %f175;
	mov.u32 	%r89, 0;
	max.s32 	%r3, %r50, %r89;
	add.s32 	%r52, %r3, %r43;
	min.s32 	%r53, %r52, %r40;
	mov.u32 	%r54, %ctaid.y;
	mov.u32 	%r55, %ntid.y;
	mov.b32	%r56, %envreg4;
	mad.lo.s32 	%r57, %r54, %r55, %r56;
	mov.u32 	%r58, %tid.y;
	add.s32 	%r4, %r57, %r58;
	sub.s32 	%r5, %r53, %r3;
	mov.u32 	%r6, %ntid.x;
	mov.u32 	%r7, %tid.x;
	setp.ge.u32	%p4, %r7, %r5;
	@%p4 bra 	BB20_6;

	mul.lo.s32 	%r59, %r4, %r40;
	cvt.u64.u32	%rd20, %r59;
	cvt.s64.s32	%rd21, %r3;
	add.s64 	%rd1, %rd20, %rd21;
	cvt.s64.s32	%rd2, %r5;
	cvt.s64.s32	%rd3, %r6;
	cvt.s64.s32	%rd39, %r7;

BB20_5:
	add.s64 	%rd22, %rd1, %rd39;
	shl.b64 	%rd23, %rd22, 4;
	add.s64 	%rd24, %rd14, %rd23;
	ld.global.v4.f32 	{%f176, %f177, %f178, %f179}, [%rd24];
	shl.b64 	%rd25, %rd39, 4;
	add.s64 	%rd26, %rd16, %rd25;
	st.shared.v4.f32 	[%rd26], {%f176, %f177, %f178, %f179};
	add.s64 	%rd39, %rd39, %rd3;
	setp.lt.u64	%p5, %rd39, %rd2;
	@%p5 bra 	BB20_5;

BB20_6:
	membar.gl;
	bar.sync 	0;
	add.s32 	%r60, %r44, %r2;
	add.s32 	%r61, %r60, -1;
	sub.s32 	%r62, %r61, %r1;
	div.u32 	%r8, %r62, %r44;
	setp.eq.s32	%p6, %r8, 0;
	@%p6 bra 	BB20_101;

	mul.wide.u32 	%rd27, %r7, 16;
	add.s64 	%rd7, %rd17, %rd27;
	mul.wide.u32 	%rd28, %r7, 4;
	add.s64 	%rd8, %rd18, %rd28;
	add.s64 	%rd9, %rd19, %rd28;
	mad.lo.s32 	%r9, %r4, %r42, %r7;

BB20_8:
	ld.param.u32 	%r87, [ResizeHorizontalFilterSinc_param_18];
	mov.u32 	%r86, %ntid.x;
	mad.lo.s32 	%r11, %r89, %r87, %r1;
	add.s32 	%r64, %r11, %r87;
	min.u32 	%r65, %r64, %r2;
	sub.s32 	%r12, %r65, %r11;
	div.u32 	%r13, %r86, %r12;
	div.u32 	%r66, %r7, %r13;
	setp.lt.u32	%p7, %r66, %r12;
	selp.b32	%r14, %r66, -1, %p7;
	setp.eq.s32	%p8, %r14, -1;
	mov.f32 	%f466, 0f00000000;
	mov.f32 	%f457, %f466;
	mov.f32 	%f452, %f466;
	mov.f32 	%f447, %f466;
	mov.f32 	%f442, %f466;
	mov.f32 	%f462, %f466;
	@%p8 bra 	BB20_73;

	ld.param.u32 	%r88, [ResizeHorizontalFilterSinc_param_1];
	cvt.rn.f32.u32	%f418, %r88;
	ld.param.f32 	%f417, [ResizeHorizontalFilterSinc_param_4];
	add.s32 	%r67, %r14, %r11;
	cvt.rn.f32.s32	%f196, %r67;
	add.f32 	%f197, %f196, 0f3F000000;
	div.full.f32 	%f198, %f197, %f417;
	add.f32 	%f8, %f198, 0f00000000;
	sub.f32 	%f199, %f8, %f2;
	add.f32 	%f200, %f199, 0f3F000000;
	mov.f32 	%f466, 0f00000000;
	max.f32 	%f201, %f200, %f466;
	cvt.rzi.u32.f32	%r15, %f201;
	add.f32 	%f202, %f2, %f8;
	add.f32 	%f203, %f202, 0f3F000000;
	min.f32 	%f204, %f203, %f418;
	cvt.rzi.u32.f32	%r68, %f204;
	sub.s32 	%r16, %r68, %r15;
	div.u32 	%r69, %r16, %r13;
	mul.lo.s32 	%r70, %r69, %r13;
	setp.ne.s32	%p9, %r70, %r16;
	selp.u32	%r71, 1, 0, %p9;
	add.s32 	%r17, %r71, %r69;
	rem.u32 	%r72, %r7, %r13;
	mul.lo.s32 	%r90, %r17, %r72;
	mov.f32 	%f457, %f466;
	mov.f32 	%f452, %f466;
	mov.f32 	%f447, %f466;
	mov.f32 	%f442, %f466;
	mov.f32 	%f462, %f466;
	setp.ge.u32	%p10, %r90, %r16;
	@%p10 bra 	BB20_73;

	setp.eq.s32	%p11, %r41, 0;
	add.s32 	%r73, %r90, %r17;
	min.u32 	%r19, %r73, %r16;
	sub.s32 	%r74, %r15, %r3;
	add.s32 	%r91, %r74, %r90;
	mov.f32 	%f466, 0f00000000;
	mov.f32 	%f457, %f466;
	mov.f32 	%f452, %f466;
	mov.f32 	%f447, %f466;
	mov.f32 	%f442, %f466;
	@%p11 bra 	BB20_42;
	bra.uni 	BB20_11;

BB20_42:
	mov.f32 	%f458, %f466;
	mov.f32 	%f453, %f466;
	mov.f32 	%f448, %f466;
	mov.f32 	%f443, %f466;
	mov.f32 	%f462, %f466;
	mov.f32 	%f463, %f466;
	setp.ge.u32	%p27, %r90, %r19;
	@%p27 bra 	BB20_73;

BB20_43:
	mul.wide.u32 	%rd31, %r91, 16;
	add.s64 	%rd32, %rd16, %rd31;
	ld.shared.v4.f32 	{%f292, %f293, %f294, %f295}, [%rd32];
	add.s32 	%r78, %r90, %r15;
	cvt.rn.f32.u32	%f296, %r78;
	sub.f32 	%f297, %f296, %f8;
	add.f32 	%f298, %f297, 0f3F000000;
	mul.f32 	%f299, %f419, %f298;
	div.full.f32 	%f300, %f299, %f160;
	abs.f32 	%f70, %f300;
	setp.lt.f32	%p28, %f159, 0f00000000;
	mov.f32 	%f291, 0f3F800000;
	mov.f32 	%f439, %f291;
	@%p28 bra 	BB20_58;

	mul.f32 	%f71, %f70, %f158;
	setp.eq.f32	%p29, %f71, 0f00000000;
	mov.f32 	%f436, %f291;
	mov.f32 	%f439, %f436;
	@%p29 bra 	BB20_58;

	add.f32 	%f302, %f71, %f71;
	cvt.rni.f32.f32	%f303, %f302;
	cvt.rzi.s32.f32	%r31, %f303;
	neg.f32 	%f304, %f303;
	fma.rn.f32 	%f306, %f304, %f166, %f71;
	mul.f32 	%f307, %f306, 0f34222169;
	mov.f32 	%f308, 0f40490FDA;
	fma.rn.f32 	%f72, %f306, %f308, %f307;
	mul.rn.f32 	%f73, %f72, %f72;
	and.b32  	%r32, %r31, 1;
	setp.eq.s32	%p30, %r32, 0;
	@%p30 bra 	BB20_47;
	bra.uni 	BB20_46;

BB20_47:
	mov.f32 	%f311, 0f3C08839E;
	mov.f32 	%f312, 0fB94CA1F9;
	fma.rn.f32 	%f430, %f312, %f73, %f311;
	bra.uni 	BB20_48;

BB20_46:
	mov.f32 	%f309, 0fBAB6061A;
	mov.f32 	%f310, 0f37CCF5CE;
	fma.rn.f32 	%f430, %f310, %f73, %f309;

BB20_48:
	@%p30 bra 	BB20_50;
	bra.uni 	BB20_49;

BB20_50:
	mov.f32 	%f316, 0fBE2AAAA3;
	fma.rn.f32 	%f317, %f430, %f73, %f316;
	mov.f32 	%f318, 0f00000000;
	fma.rn.f32 	%f431, %f317, %f73, %f318;
	bra.uni 	BB20_51;

BB20_49:
	mov.f32 	%f313, 0f3D2AAAA5;
	fma.rn.f32 	%f314, %f430, %f73, %f313;
	mov.f32 	%f315, 0fBF000000;
	fma.rn.f32 	%f431, %f314, %f73, %f315;

BB20_51:
	fma.rn.f32 	%f432, %f431, %f72, %f72;
	@%p30 bra 	BB20_53;

	mov.f32 	%f319, 0f3F800000;
	fma.rn.f32 	%f432, %f431, %f73, %f319;

BB20_53:
	and.b32  	%r79, %r31, 2;
	setp.eq.s32	%p33, %r79, 0;
	@%p33 bra 	BB20_55;

	mov.f32 	%f320, 0f00000000;
	mov.f32 	%f321, 0fBF800000;
	fma.rn.f32 	%f432, %f432, %f321, %f320;

BB20_55:
	cvt.rzi.f32.f32	%f322, %f71;
	setp.neu.f32	%p34, %f322, %f71;
	@%p34 bra 	BB20_57;

	mov.f32 	%f323, 0f00000000;
	mul.rn.f32 	%f432, %f71, %f323;

BB20_57:
	mul.f32 	%f324, %f71, 0f40490FDC;
	div.full.f32 	%f87, %f432, %f324;
	mov.f32 	%f439, %f87;

BB20_58:
	mov.f32 	%f88, %f439;
	setp.eq.f32	%p35, %f70, 0f00000000;
	mov.f32 	%f438, %f291;
	@%p35 bra 	BB20_72;

	add.f32 	%f326, %f70, %f70;
	cvt.rni.f32.f32	%f327, %f326;
	cvt.rzi.s32.f32	%r33, %f327;
	neg.f32 	%f328, %f327;
	fma.rn.f32 	%f330, %f328, %f166, %f70;
	mul.f32 	%f331, %f330, 0f34222169;
	mov.f32 	%f332, 0f40490FDA;
	fma.rn.f32 	%f89, %f330, %f332, %f331;
	mul.rn.f32 	%f90, %f89, %f89;
	and.b32  	%r34, %r33, 1;
	setp.eq.s32	%p36, %r34, 0;
	@%p36 bra 	BB20_61;
	bra.uni 	BB20_60;

BB20_61:
	mov.f32 	%f335, 0f3C08839E;
	mov.f32 	%f336, 0fB94CA1F9;
	fma.rn.f32 	%f433, %f336, %f90, %f335;
	bra.uni 	BB20_62;

BB20_60:
	mov.f32 	%f333, 0fBAB6061A;
	mov.f32 	%f334, 0f37CCF5CE;
	fma.rn.f32 	%f433, %f334, %f90, %f333;

BB20_62:
	@%p36 bra 	BB20_64;
	bra.uni 	BB20_63;

BB20_64:
	mov.f32 	%f340, 0fBE2AAAA3;
	fma.rn.f32 	%f341, %f433, %f90, %f340;
	mov.f32 	%f342, 0f00000000;
	fma.rn.f32 	%f434, %f341, %f90, %f342;
	bra.uni 	BB20_65;

BB20_63:
	mov.f32 	%f337, 0f3D2AAAA5;
	fma.rn.f32 	%f338, %f433, %f90, %f337;
	mov.f32 	%f339, 0fBF000000;
	fma.rn.f32 	%f434, %f338, %f90, %f339;

BB20_65:
	fma.rn.f32 	%f435, %f434, %f89, %f89;
	@%p36 bra 	BB20_67;

	mov.f32 	%f343, 0f3F800000;
	fma.rn.f32 	%f435, %f434, %f90, %f343;

BB20_67:
	and.b32  	%r80, %r33, 2;
	setp.eq.s32	%p39, %r80, 0;
	@%p39 bra 	BB20_69;

	mov.f32 	%f344, 0f00000000;
	mov.f32 	%f345, 0fBF800000;
	fma.rn.f32 	%f435, %f435, %f345, %f344;

BB20_69:
	cvt.rzi.f32.f32	%f346, %f70;
	setp.neu.f32	%p40, %f346, %f70;
	@%p40 bra 	BB20_71;

	mov.f32 	%f347, 0f00000000;
	mul.rn.f32 	%f435, %f70, %f347;

BB20_71:
	mul.f32 	%f348, %f70, 0f40490FDC;
	div.full.f32 	%f438, %f435, %f348;

BB20_72:
	mov.f32 	%f466, 0f00000000;
	mul.f32 	%f350, %f88, %f438;
	fma.rn.f32 	%f448, %f293, %f350, %f448;
	fma.rn.f32 	%f443, %f292, %f350, %f443;
	fma.rn.f32 	%f453, %f294, %f350, %f453;
	fma.rn.f32 	%f458, %f295, %f350, %f458;
	add.f32 	%f463, %f463, %f350;
	add.s32 	%r91, %r91, 1;
	add.s32 	%r90, %r90, 1;
	setp.lt.u32	%p41, %r90, %r19;
	mov.f32 	%f442, %f443;
	mov.f32 	%f447, %f448;
	mov.f32 	%f452, %f453;
	mov.f32 	%f457, %f458;
	mov.f32 	%f462, %f463;
	@%p41 bra 	BB20_43;
	bra.uni 	BB20_73;

BB20_11:
	mov.f32 	%f459, %f466;
	mov.f32 	%f454, %f466;
	mov.f32 	%f449, %f466;
	mov.f32 	%f444, %f466;
	mov.f32 	%f462, %f466;
	mov.f32 	%f464, %f466;
	mov.f32 	%f467, %f466;
	setp.ge.u32	%p12, %r90, %r19;
	@%p12 bra 	BB20_73;

BB20_12:
	mul.wide.u32 	%rd29, %r91, 16;
	add.s64 	%rd30, %rd16, %rd29;
	ld.shared.v4.f32 	{%f218, %f219, %f220, %f221}, [%rd30];
	add.s32 	%r75, %r90, %r15;
	cvt.rn.f32.u32	%f222, %r75;
	sub.f32 	%f223, %f222, %f8;
	add.f32 	%f224, %f223, 0f3F000000;
	mul.f32 	%f225, %f419, %f224;
	div.full.f32 	%f226, %f225, %f160;
	abs.f32 	%f19, %f226;
	setp.lt.f32	%p13, %f159, 0f00000000;
	mov.f32 	%f429, %f164;
	@%p13 bra 	BB20_27;

	mul.f32 	%f20, %f19, %f158;
	setp.eq.f32	%p14, %f20, 0f00000000;
	mov.f32 	%f426, %f164;
	mov.f32 	%f429, %f426;
	@%p14 bra 	BB20_27;

	add.f32 	%f228, %f20, %f20;
	cvt.rni.f32.f32	%f229, %f228;
	cvt.rzi.s32.f32	%r23, %f229;
	neg.f32 	%f230, %f229;
	fma.rn.f32 	%f232, %f230, %f166, %f20;
	mul.f32 	%f233, %f232, 0f34222169;
	mov.f32 	%f234, 0f40490FDA;
	fma.rn.f32 	%f21, %f232, %f234, %f233;
	mul.rn.f32 	%f22, %f21, %f21;
	and.b32  	%r24, %r23, 1;
	setp.eq.s32	%p15, %r24, 0;
	@%p15 bra 	BB20_16;
	bra.uni 	BB20_15;

BB20_16:
	mov.f32 	%f237, 0f3C08839E;
	mov.f32 	%f238, 0fB94CA1F9;
	fma.rn.f32 	%f420, %f238, %f22, %f237;
	bra.uni 	BB20_17;

BB20_15:
	mov.f32 	%f235, 0fBAB6061A;
	mov.f32 	%f236, 0f37CCF5CE;
	fma.rn.f32 	%f420, %f236, %f22, %f235;

BB20_17:
	@%p15 bra 	BB20_19;
	bra.uni 	BB20_18;

BB20_19:
	mov.f32 	%f242, 0fBE2AAAA3;
	fma.rn.f32 	%f243, %f420, %f22, %f242;
	mov.f32 	%f244, 0f00000000;
	fma.rn.f32 	%f421, %f243, %f22, %f244;
	bra.uni 	BB20_20;

BB20_18:
	mov.f32 	%f239, 0f3D2AAAA5;
	fma.rn.f32 	%f240, %f420, %f22, %f239;
	mov.f32 	%f241, 0fBF000000;
	fma.rn.f32 	%f421, %f240, %f22, %f241;

BB20_20:
	fma.rn.f32 	%f422, %f421, %f21, %f21;
	@%p15 bra 	BB20_22;

	mov.f32 	%f245, 0f3F800000;
	fma.rn.f32 	%f422, %f421, %f22, %f245;

BB20_22:
	and.b32  	%r76, %r23, 2;
	setp.eq.s32	%p18, %r76, 0;
	@%p18 bra 	BB20_24;

	mov.f32 	%f246, 0f00000000;
	mov.f32 	%f247, 0fBF800000;
	fma.rn.f32 	%f422, %f422, %f247, %f246;

BB20_24:
	cvt.rzi.f32.f32	%f248, %f20;
	setp.neu.f32	%p19, %f248, %f20;
	@%p19 bra 	BB20_26;

	mov.f32 	%f249, 0f00000000;
	mul.rn.f32 	%f422, %f20, %f249;

BB20_26:
	mul.f32 	%f250, %f20, 0f40490FDC;
	div.full.f32 	%f36, %f422, %f250;
	mov.f32 	%f429, %f36;

BB20_27:
	mov.f32 	%f37, %f429;
	setp.eq.f32	%p20, %f19, 0f00000000;
	mov.f32 	%f428, %f164;
	@%p20 bra 	BB20_41;

	add.f32 	%f252, %f19, %f19;
	cvt.rni.f32.f32	%f253, %f252;
	cvt.rzi.s32.f32	%r25, %f253;
	neg.f32 	%f254, %f253;
	fma.rn.f32 	%f256, %f254, %f166, %f19;
	mul.f32 	%f257, %f256, 0f34222169;
	mov.f32 	%f258, 0f40490FDA;
	fma.rn.f32 	%f38, %f256, %f258, %f257;
	mul.rn.f32 	%f39, %f38, %f38;
	and.b32  	%r26, %r25, 1;
	setp.eq.s32	%p21, %r26, 0;
	@%p21 bra 	BB20_30;
	bra.uni 	BB20_29;

BB20_30:
	mov.f32 	%f261, 0f3C08839E;
	mov.f32 	%f262, 0fB94CA1F9;
	fma.rn.f32 	%f423, %f262, %f39, %f261;
	bra.uni 	BB20_31;

BB20_29:
	mov.f32 	%f259, 0fBAB6061A;
	mov.f32 	%f260, 0f37CCF5CE;
	fma.rn.f32 	%f423, %f260, %f39, %f259;

BB20_31:
	@%p21 bra 	BB20_33;
	bra.uni 	BB20_32;

BB20_33:
	mov.f32 	%f266, 0fBE2AAAA3;
	fma.rn.f32 	%f267, %f423, %f39, %f266;
	mov.f32 	%f268, 0f00000000;
	fma.rn.f32 	%f424, %f267, %f39, %f268;
	bra.uni 	BB20_34;

BB20_32:
	mov.f32 	%f263, 0f3D2AAAA5;
	fma.rn.f32 	%f264, %f423, %f39, %f263;
	mov.f32 	%f265, 0fBF000000;
	fma.rn.f32 	%f424, %f264, %f39, %f265;

BB20_34:
	fma.rn.f32 	%f425, %f424, %f38, %f38;
	@%p21 bra 	BB20_36;

	mov.f32 	%f269, 0f3F800000;
	fma.rn.f32 	%f425, %f424, %f39, %f269;

BB20_36:
	and.b32  	%r77, %r25, 2;
	setp.eq.s32	%p24, %r77, 0;
	@%p24 bra 	BB20_38;

	mov.f32 	%f270, 0f00000000;
	mov.f32 	%f271, 0fBF800000;
	fma.rn.f32 	%f425, %f425, %f271, %f270;

BB20_38:
	cvt.rzi.f32.f32	%f272, %f19;
	setp.neu.f32	%p25, %f272, %f19;
	@%p25 bra 	BB20_40;

	mov.f32 	%f273, 0f00000000;
	mul.rn.f32 	%f425, %f19, %f273;

BB20_40:
	mul.f32 	%f274, %f19, 0f40490FDC;
	div.full.f32 	%f428, %f425, %f274;

BB20_41:
	mul.f32 	%f275, %f37, %f428;
	mul.f32 	%f276, %f275, 0f377BA882;
	mov.f32 	%f277, 0f477FFF00;
	sub.f32 	%f278, %f277, %f221;
	mul.f32 	%f279, %f278, %f276;
	fma.rn.f32 	%f444, %f218, %f279, %f444;
	fma.rn.f32 	%f449, %f219, %f279, %f449;
	fma.rn.f32 	%f454, %f220, %f279, %f454;
	fma.rn.f32 	%f459, %f221, %f275, %f459;
	add.f32 	%f464, %f464, %f275;
	add.f32 	%f467, %f467, %f279;
	add.s32 	%r91, %r91, 1;
	add.s32 	%r90, %r90, 1;
	setp.lt.u32	%p26, %r90, %r19;
	mov.f32 	%f442, %f444;
	mov.f32 	%f447, %f449;
	mov.f32 	%f452, %f454;
	mov.f32 	%f457, %f459;
	mov.f32 	%f462, %f464;
	mov.f32 	%f466, %f467;
	@%p26 bra 	BB20_12;

BB20_73:
	setp.ge.u32	%p42, %r7, %r12;
	@%p42 bra 	BB20_76;

	setp.eq.s32	%p43, %r41, 0;
	mov.f32 	%f351, 0f00000000;
	st.shared.v4.f32 	[%rd7], {%f351, %f351, %f351, %f351};
	mov.u32 	%r81, 0;
	st.shared.u32 	[%rd8], %r81;
	@%p43 bra 	BB20_76;

	st.shared.u32 	[%rd9], %r81;

BB20_76:
	bar.sync 	0;
	setp.eq.s32	%p44, %r13, 0;
	@%p44 bra 	BB20_83;

	ld.param.u64 	%rd38, [ResizeHorizontalFilterSinc_param_21];
	ld.param.u64 	%rd37, [ResizeHorizontalFilterSinc_param_20];
	ld.param.u64 	%rd36, [ResizeHorizontalFilterSinc_param_19];
	mul.wide.s32 	%rd33, %r14, 16;
	add.s64 	%rd10, %rd36, %rd33;
	mul.wide.s32 	%rd34, %r14, 4;
	add.s64 	%rd11, %rd37, %rd34;
	add.s64 	%rd12, %rd38, %rd34;
	mov.u32 	%r92, 0;

BB20_78:
	@%p8 bra 	BB20_82;

	rem.u32 	%r84, %r7, %r13;
	setp.ne.s32	%p46, %r92, %r84;
	@%p46 bra 	BB20_82;

	setp.eq.s32	%p47, %r41, 0;
	ld.shared.v4.f32 	{%f352, %f353, %f354, %f355}, [%rd10];
	add.f32 	%f360, %f452, %f354;
	add.f32 	%f361, %f447, %f353;
	add.f32 	%f362, %f442, %f352;
	add.f32 	%f363, %f457, %f355;
	st.shared.v4.f32 	[%rd10], {%f362, %f361, %f360, %f363};
	ld.shared.f32 	%f364, [%rd11];
	add.f32 	%f365, %f462, %f364;
	st.shared.f32 	[%rd11], %f365;
	@%p47 bra 	BB20_82;

	ld.shared.f32 	%f366, [%rd12];
	add.f32 	%f367, %f466, %f366;
	st.shared.f32 	[%rd12], %f367;

BB20_82:
	bar.sync 	0;
	add.s32 	%r92, %r92, 1;
	setp.lt.u32	%p48, %r92, %r13;
	@%p48 bra 	BB20_78;

BB20_83:
	@%p42 bra 	BB20_100;

	setp.eq.s32	%p50, %r41, 0;
	ld.shared.f32 	%f117, [%rd8];
	setp.neu.f32	%p51, %f117, 0f00000000;
	setp.neu.f32	%p52, %f117, 0f3F800000;
	and.pred  	%p1, %p51, %p52;
	add.s32 	%r85, %r9, %r11;
	mul.wide.u32 	%rd35, %r85, 16;
	add.s64 	%rd13, %rd15, %rd35;
	@%p50 bra 	BB20_94;
	bra.uni 	BB20_85;

BB20_94:
	ld.shared.v4.f32 	{%f395, %f396, %f397, %f398}, [%rd7];
	mov.f32 	%f479, %f398;
	mov.f32 	%f478, %f397;
	mov.f32 	%f477, %f396;
	mov.f32 	%f476, %f395;
	@!%p1 bra 	BB20_99;
	bra.uni 	BB20_95;

BB20_95:
	setp.lt.f32	%p57, %f117, 0f00000000;
	selp.f32	%f145, 0fBF800000, 0f3F800000, %p57;
	mul.f32 	%f399, %f117, %f145;
	setp.ltu.f32	%p58, %f399, 0f00000000;
	@%p58 bra 	BB20_97;
	bra.uni 	BB20_96;

BB20_97:
	mov.f32 	%f400, 0f00000000;
	rcp.approx.f32 	%f401, %f400;
	mul.f32 	%f475, %f145, %f401;
	bra.uni 	BB20_98;

BB20_85:
	ld.shared.f32 	%f469, [%rd9];
	ld.shared.v4.f32 	{%f368, %f369, %f370, %f371}, [%rd7];
	mov.f32 	%f473, %f371;
	mov.f32 	%f472, %f370;
	mov.f32 	%f471, %f369;
	mov.f32 	%f470, %f368;
	@!%p1 bra 	BB20_90;
	bra.uni 	BB20_86;

BB20_86:
	setp.lt.f32	%p53, %f117, 0f00000000;
	selp.f32	%f123, 0fBF800000, 0f3F800000, %p53;
	mul.f32 	%f372, %f117, %f123;
	setp.ltu.f32	%p54, %f372, 0f00000000;
	@%p54 bra 	BB20_88;
	bra.uni 	BB20_87;

BB20_88:
	mov.f32 	%f373, 0f00000000;
	rcp.approx.f32 	%f374, %f373;
	mul.f32 	%f468, %f123, %f374;
	bra.uni 	BB20_89;

BB20_96:
	rcp.approx.f32 	%f475, %f117;

BB20_98:
	mul.rn.f32 	%f476, %f395, %f475;
	mul.rn.f32 	%f477, %f396, %f475;
	mul.rn.f32 	%f478, %f397, %f475;
	mul.rn.f32 	%f479, %f398, %f475;

BB20_99:
	mov.f32 	%f402, 0f00000000;
	max.f32 	%f403, %f476, %f402;
	mov.f32 	%f404, 0f477FFF00;
	min.f32 	%f405, %f403, %f404;
	max.f32 	%f406, %f477, %f402;
	min.f32 	%f407, %f406, %f404;
	max.f32 	%f408, %f478, %f402;
	min.f32 	%f409, %f408, %f404;
	max.f32 	%f410, %f479, %f402;
	min.f32 	%f411, %f410, %f404;
	add.f32 	%f412, %f405, 0f3F000000;
	add.f32 	%f413, %f407, 0f3F000000;
	add.f32 	%f414, %f409, 0f3F000000;
	add.f32 	%f415, %f411, 0f3F000000;
	st.global.v4.f32 	[%rd13], {%f412, %f413, %f414, %f415};
	bra.uni 	BB20_100;

BB20_87:
	rcp.approx.f32 	%f468, %f117;

BB20_89:
	mul.rn.f32 	%f470, %f368, %f468;
	mul.rn.f32 	%f471, %f369, %f468;
	mul.rn.f32 	%f472, %f370, %f468;
	mul.rn.f32 	%f473, %f371, %f468;
	mul.rn.f32 	%f469, %f469, %f468;

BB20_90:
	setp.lt.f32	%p55, %f469, 0f00000000;
	selp.f32	%f137, 0fBF800000, 0f3F800000, %p55;
	mul.f32 	%f375, %f469, %f137;
	setp.ltu.f32	%p56, %f375, 0f00000000;
	@%p56 bra 	BB20_92;
	bra.uni 	BB20_91;

BB20_92:
	mov.f32 	%f376, 0f00000000;
	rcp.approx.f32 	%f377, %f376;
	mul.f32 	%f474, %f137, %f377;
	bra.uni 	BB20_93;

BB20_91:
	rcp.approx.f32 	%f474, %f469;

BB20_93:
	mul.f32 	%f378, %f470, %f474;
	mov.f32 	%f379, 0f00000000;
	max.f32 	%f380, %f378, %f379;
	mov.f32 	%f381, 0f477FFF00;
	min.f32 	%f382, %f380, %f381;
	mul.f32 	%f383, %f471, %f474;
	max.f32 	%f384, %f383, %f379;
	min.f32 	%f385, %f384, %f381;
	mul.f32 	%f386, %f472, %f474;
	max.f32 	%f387, %f386, %f379;
	min.f32 	%f388, %f387, %f381;
	max.f32 	%f389, %f473, %f379;
	min.f32 	%f390, %f389, %f381;
	add.f32 	%f391, %f382, 0f3F000000;
	add.f32 	%f392, %f385, 0f3F000000;
	add.f32 	%f393, %f390, 0f3F000000;
	add.f32 	%f394, %f388, 0f3F000000;
	st.global.v4.f32 	[%rd13], {%f391, %f392, %f394, %f393};

BB20_100:
	add.s32 	%r89, %r89, 1;
	setp.lt.u32	%p59, %r89, %r8;
	@%p59 bra 	BB20_8;

BB20_101:
	ret;
}

	// .globl	ResizeVerticalFilter
.entry ResizeVerticalFilter(
	.param .u64 .ptr .global .align 16 ResizeVerticalFilter_param_0,
	.param .u32 ResizeVerticalFilter_param_1,
	.param .u32 ResizeVerticalFilter_param_2,
	.param .u32 ResizeVerticalFilter_param_3,
	.param .f32 ResizeVerticalFilter_param_4,
	.param .u64 .ptr .global .align 16 ResizeVerticalFilter_param_5,
	.param .u32 ResizeVerticalFilter_param_6,
	.param .u32 ResizeVerticalFilter_param_7,
	.param .u32 ResizeVerticalFilter_param_8,
	.param .u32 ResizeVerticalFilter_param_9,
	.param .u64 .ptr .global .align 4 ResizeVerticalFilter_param_10,
	.param .f32 ResizeVerticalFilter_param_11,
	.param .f32 ResizeVerticalFilter_param_12,
	.param .f32 ResizeVerticalFilter_param_13,
	.param .f32 ResizeVerticalFilter_param_14,
	.param .u64 .ptr .shared .align 16 ResizeVerticalFilter_param_15,
	.param .u32 ResizeVerticalFilter_param_16,
	.param .u32 ResizeVerticalFilter_param_17,
	.param .u32 ResizeVerticalFilter_param_18,
	.param .u64 .ptr .shared .align 16 ResizeVerticalFilter_param_19,
	.param .u64 .ptr .shared .align 4 ResizeVerticalFilter_param_20,
	.param .u64 .ptr .shared .align 4 ResizeVerticalFilter_param_21
)
.reqntid 1, 256, 1
{
	.local .align 4 .b8 	__local_depot21[28];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<266>;
	.reg .f32 	%f<1141>;
	.reg .b32 	%r<1207>;
	.reg .b64 	%rd<164>;


	mov.u64 	%rd163, __local_depot21;
	cvta.local.u64 	%SP, %rd163;
	ld.param.u64 	%rd77, [ResizeVerticalFilter_param_0];
	ld.param.u32 	%r485, [ResizeVerticalFilter_param_1];
	ld.param.u32 	%r486, [ResizeVerticalFilter_param_2];
	ld.param.u32 	%r487, [ResizeVerticalFilter_param_3];
	ld.param.f32 	%f397, [ResizeVerticalFilter_param_4];
	ld.param.u32 	%r493, [ResizeVerticalFilter_param_7];
	ld.param.u32 	%r489, [ResizeVerticalFilter_param_8];
	ld.param.u32 	%r490, [ResizeVerticalFilter_param_9];
	ld.param.u64 	%rd79, [ResizeVerticalFilter_param_10];
	ld.param.f32 	%f398, [ResizeVerticalFilter_param_11];
	ld.param.f32 	%f401, [ResizeVerticalFilter_param_12];
	ld.param.f32 	%f399, [ResizeVerticalFilter_param_13];
	ld.param.f32 	%f400, [ResizeVerticalFilter_param_14];
	ld.param.u64 	%rd80, [ResizeVerticalFilter_param_15];
	ld.param.u32 	%r491, [ResizeVerticalFilter_param_16];
	ld.param.u32 	%r494, [ResizeVerticalFilter_param_17];
	ld.param.u32 	%r492, [ResizeVerticalFilter_param_18];
	ld.param.u64 	%rd81, [ResizeVerticalFilter_param_19];
	ld.param.u64 	%rd82, [ResizeVerticalFilter_param_20];
	ld.param.u64 	%rd83, [ResizeVerticalFilter_param_21];
	add.u64 	%rd84, %SP, 0;
	cvta.to.local.u64 	%rd1, %rd84;
	mov.u32 	%r495, %ctaid.y;
	mov.b32	%r496, %envreg1;
	add.s32 	%r497, %r495, %r496;
	mul.lo.s32 	%r1, %r497, %r494;
	add.s32 	%r498, %r1, %r494;
	min.u32 	%r2, %r498, %r493;
	rcp.approx.f32 	%f402, %f397;
	add.f32 	%f403, %f402, 0f00000000;
	mov.f32 	%f404, 0f3F800000;
	max.f32 	%f1, %f403, %f404;
	mul.f32 	%f405, %f1, %f401;
	mov.f32 	%f406, 0f3F000000;
	max.f32 	%f2, %f405, %f406;
	setp.lt.f32	%p3, %f1, 0f00000000;
	selp.f32	%f3, 0fBF800000, 0f3F800000, %p3;
	mul.f32 	%f407, %f1, %f3;
	setp.ltu.f32	%p4, %f407, 0f00000000;
	@%p4 bra 	BB21_2;
	bra.uni 	BB21_1;

BB21_2:
	mov.f32 	%f408, 0f00000000;
	rcp.approx.f32 	%f409, %f408;
	mul.f32 	%f1015, %f3, %f409;
	bra.uni 	BB21_3;

BB21_1:
	rcp.approx.f32 	%f1015, %f1;

BB21_3:
	cvt.rn.f32.u32	%f410, %r1;
	add.f32 	%f411, %f410, 0f3F000000;
	div.full.f32 	%f412, %f411, %f397;
	add.f32 	%f413, %f412, 0f00000000;
	sub.f32 	%f414, %f413, %f2;
	add.f32 	%f415, %f414, 0f3F000000;
	cvt.rzi.s32.f32	%r499, %f415;
	mov.u32 	%r1083, 0;
	max.s32 	%r3, %r499, %r1083;
	add.s32 	%r501, %r3, %r491;
	min.s32 	%r502, %r501, %r486;
	mov.u32 	%r503, %ctaid.x;
	mov.u32 	%r4, %ntid.x;
	mov.b32	%r504, %envreg3;
	mad.lo.s32 	%r505, %r503, %r4, %r504;
	mov.u32 	%r5, %tid.x;
	add.s32 	%r6, %r505, %r5;
	sub.s32 	%r7, %r502, %r3;
	setp.ge.u32	%p5, %r5, %r7;
	@%p5 bra 	BB21_6;

	mul.lo.s32 	%r506, %r3, %r485;
	cvt.u64.u32	%rd85, %r506;
	cvt.u64.u32	%rd86, %r6;
	add.s64 	%rd2, %rd86, %rd85;
	cvt.s64.s32	%rd3, %r7;
	cvt.u64.u32	%rd4, %r485;
	cvt.s64.s32	%rd5, %r4;
	cvt.s64.s32	%rd127, %r5;

BB21_5:
	mul.lo.s64 	%rd87, %rd127, %rd4;
	add.s64 	%rd88, %rd2, %rd87;
	shl.b64 	%rd89, %rd88, 4;
	add.s64 	%rd90, %rd77, %rd89;
	ld.global.v4.f32 	{%f416, %f417, %f418, %f419}, [%rd90];
	shl.b64 	%rd91, %rd127, 4;
	add.s64 	%rd92, %rd80, %rd91;
	st.shared.v4.f32 	[%rd92], {%f416, %f417, %f418, %f419};
	add.s64 	%rd127, %rd127, %rd5;
	setp.lt.u64	%p6, %rd127, %rd3;
	@%p6 bra 	BB21_5;

BB21_6:
	membar.gl;
	bar.sync 	0;
	add.s32 	%r507, %r492, %r2;
	add.s32 	%r508, %r507, -1;
	sub.s32 	%r509, %r508, %r1;
	div.u32 	%r8, %r509, %r492;
	setp.eq.s32	%p7, %r8, 0;
	@%p7 bra 	BB21_437;

	mov.u32 	%r9, %tid.y;
	mul.wide.u32 	%rd93, %r9, 16;
	add.s64 	%rd9, %rd81, %rd93;
	mul.wide.u32 	%rd94, %r9, 4;
	add.s64 	%rd10, %rd82, %rd94;
	add.s64 	%rd11, %rd83, %rd94;
	setp.eq.s32	%p8, %r490, 0;
	setp.lt.f32	%p9, %f399, 0f00000000;
	or.pred  	%p1, %p9, %p8;
	add.s64 	%rd12, %rd1, 24;

BB21_8:
	mov.u32 	%r1078, %ntid.y;
	mad.lo.s32 	%r12, %r1083, %r492, %r1;
	add.s32 	%r511, %r12, %r492;
	min.u32 	%r512, %r511, %r2;
	sub.s32 	%r13, %r512, %r12;
	div.u32 	%r14, %r1078, %r13;
	div.u32 	%r513, %r9, %r14;
	setp.lt.u32	%p10, %r513, %r13;
	selp.b32	%r15, %r513, -1, %p10;
	setp.eq.s32	%p11, %r15, -1;
	mov.f32 	%f1126, 0f00000000;
	mov.f32 	%f1113, %f1126;
	mov.f32 	%f1108, %f1126;
	mov.f32 	%f1103, %f1126;
	mov.f32 	%f1098, %f1126;
	mov.f32 	%f1118, %f1126;
	@%p11 bra 	BB21_409;

	mad.lo.s32 	%r1080, %r1083, %r492, %r1;
	ld.param.u32 	%r1079, [ResizeVerticalFilter_param_2];
	cvt.rn.f32.u32	%f1012, %r1079;
	add.s32 	%r514, %r15, %r1080;
	cvt.rn.f32.s32	%f436, %r514;
	add.f32 	%f437, %f436, 0f3F000000;
	div.full.f32 	%f438, %f437, %f397;
	add.f32 	%f8, %f438, 0f00000000;
	sub.f32 	%f439, %f8, %f2;
	add.f32 	%f440, %f439, 0f3F000000;
	mov.f32 	%f1126, 0f00000000;
	max.f32 	%f441, %f440, %f1126;
	cvt.rzi.u32.f32	%r16, %f441;
	add.f32 	%f442, %f2, %f8;
	add.f32 	%f443, %f442, 0f3F000000;
	min.f32 	%f444, %f443, %f1012;
	cvt.rzi.u32.f32	%r515, %f444;
	sub.s32 	%r17, %r515, %r16;
	div.u32 	%r516, %r17, %r14;
	mul.lo.s32 	%r517, %r516, %r14;
	setp.ne.s32	%p12, %r517, %r17;
	selp.u32	%r518, 1, 0, %p12;
	add.s32 	%r18, %r518, %r516;
	rem.u32 	%r519, %r9, %r14;
	mul.lo.s32 	%r1144, %r18, %r519;
	mov.f32 	%f1113, %f1126;
	mov.f32 	%f1108, %f1126;
	mov.f32 	%f1103, %f1126;
	mov.f32 	%f1098, %f1126;
	mov.f32 	%f1118, %f1126;
	setp.ge.u32	%p13, %r1144, %r17;
	@%p13 bra 	BB21_409;

	setp.eq.s32	%p14, %r487, 0;
	add.s32 	%r520, %r1144, %r18;
	min.u32 	%r20, %r520, %r17;
	sub.s32 	%r521, %r16, %r3;
	add.s32 	%r1145, %r521, %r1144;
	mov.f32 	%f1126, 0f00000000;
	mov.f32 	%f1113, %f1126;
	mov.f32 	%f1108, %f1126;
	mov.f32 	%f1103, %f1126;
	mov.f32 	%f1098, %f1126;
	@%p14 bra 	BB21_210;
	bra.uni 	BB21_11;

BB21_210:
	mov.f32 	%f1114, %f1126;
	mov.f32 	%f1109, %f1126;
	mov.f32 	%f1104, %f1126;
	mov.f32 	%f1099, %f1126;
	mov.f32 	%f1118, %f1126;
	mov.f32 	%f1119, %f1126;
	setp.ge.u32	%p131, %r1144, %r20;
	@%p131 bra 	BB21_409;

BB21_211:
	mul.wide.u32 	%rd109, %r1145, 16;
	add.s64 	%rd110, %rd80, %rd109;
	ld.shared.v4.f32 	{%f710, %f711, %f712, %f713}, [%rd110];
	add.s32 	%r797, %r1144, %r16;
	cvt.rn.f32.u32	%f714, %r797;
	sub.f32 	%f715, %f714, %f8;
	add.f32 	%f716, %f715, 0f3F000000;
	mul.f32 	%f717, %f1015, %f716;
	div.full.f32 	%f718, %f717, %f400;
	abs.f32 	%f190, %f718;
	mov.f32 	%f1077, 0f3F800000;
	@%p1 bra 	BB21_310;

	mul.f32 	%f191, %f190, %f398;
	mov.f32 	%f1077, 0f00000000;
	setp.gt.s32	%p132, %r490, 2;
	@%p132 bra 	BB21_219;

	@%p8 bra 	BB21_294;

	setp.eq.s32	%p139, %r490, 1;
	@%p139 bra 	BB21_293;
	bra.uni 	BB21_215;

BB21_293:
	setp.lt.f32	%p180, %f191, 0f3F800000;
	mov.f32 	%f793, 0f3F800000;
	sub.f32 	%f794, %f793, %f191;
	selp.f32	%f1077, %f794, 0f00000000, %p180;
	bra.uni 	BB21_310;

BB21_219:
	setp.gt.s32	%p133, %r490, 4;
	@%p133 bra 	BB21_236;

	setp.eq.s32	%p136, %r490, 3;
	@%p136 bra 	BB21_270;
	bra.uni 	BB21_221;

BB21_270:
	mul.f32 	%f1069, %f191, 0f40490FDC;
	abs.f32 	%f769, %f1069;
	setp.neu.f32	%p167, %f769, 0f7F800000;
	@%p167 bra 	BB21_272;

	mov.f32 	%f770, 0f00000000;
	mul.rn.f32 	%f1069, %f1069, %f770;

BB21_272:
	mul.f32 	%f771, %f1069, 0f3F22F983;
	cvt.rni.s32.f32	%r1175, %f771;
	cvt.rn.f32.s32	%f772, %r1175;
	neg.f32 	%f773, %f772;
	mov.f32 	%f774, 0f3FC90FDA;
	fma.rn.f32 	%f775, %f773, %f774, %f1069;
	mov.f32 	%f776, 0f33A22168;
	fma.rn.f32 	%f777, %f773, %f776, %f775;
	mov.f32 	%f778, 0f27C234C5;
	fma.rn.f32 	%f1070, %f773, %f778, %f777;
	abs.f32 	%f779, %f1069;
	setp.leu.f32	%p168, %f779, 0f47CE4780;
	@%p168 bra 	BB21_282;

	mov.b32 	 %r329, %f1069;
	shr.u32 	%r330, %r329, 23;
	bfe.u32 	%r891, %r329, 23, 8;
	add.s32 	%r892, %r891, -128;
	shl.b32 	%r893, %r329, 8;
	or.b32  	%r331, %r893, -2147483648;
	shr.u32 	%r332, %r892, 5;
	mov.u32 	%r1167, 0;
	mov.u64 	%rd136, __cudart_i2opi_f;
	mov.u32 	%r1166, -6;
	mov.u64 	%rd154, %rd1;

BB21_274:
	.pragma "nounroll";
	ld.const.u32 	%r896, [%rd136];
	// inline asm
	{
	mad.lo.cc.u32   %r894, %r896, %r331, %r1167;
	madc.hi.u32     %r1167, %r896, %r331,  0;
	}
	// inline asm
	st.local.u32 	[%rd154], %r894;
	add.s64 	%rd154, %rd154, 4;
	add.s64 	%rd136, %rd136, 4;
	add.s32 	%r1166, %r1166, 1;
	setp.ne.s32	%p169, %r1166, 0;
	@%p169 bra 	BB21_274;

	and.b32  	%r337, %r329, -2147483648;
	st.local.u32 	[%rd12], %r1167;
	mov.u32 	%r899, 6;
	sub.s32 	%r900, %r899, %r332;
	mul.wide.s32 	%rd116, %r900, 4;
	add.s64 	%rd57, %rd1, %rd116;
	ld.local.u32 	%r1168, [%rd57];
	ld.local.u32 	%r1169, [%rd57+-4];
	and.b32  	%r340, %r330, 31;
	setp.eq.s32	%p170, %r340, 0;
	@%p170 bra 	BB21_277;

	mov.u32 	%r901, 32;
	sub.s32 	%r902, %r901, %r340;
	shr.u32 	%r903, %r1169, %r902;
	shl.b32 	%r904, %r1168, %r340;
	add.s32 	%r1168, %r903, %r904;
	ld.local.u32 	%r905, [%rd57+-8];
	shr.u32 	%r906, %r905, %r902;
	shl.b32 	%r907, %r1169, %r340;
	add.s32 	%r1169, %r906, %r907;

BB21_277:
	shr.u32 	%r908, %r1169, 30;
	shl.b32 	%r909, %r1168, 2;
	add.s32 	%r1170, %r908, %r909;
	shl.b32 	%r346, %r1169, 2;
	shr.u32 	%r910, %r1170, 31;
	shr.u32 	%r911, %r1168, 30;
	add.s32 	%r347, %r910, %r911;
	setp.eq.s32	%p171, %r910, 0;
	mov.u32 	%r1171, %r337;
	mov.u32 	%r1172, %r346;
	@%p171 bra 	BB21_279;

	not.b32 	%r912, %r1170;
	neg.s32 	%r348, %r346;
	setp.eq.s32	%p172, %r346, 0;
	selp.u32	%r913, 1, 0, %p172;
	add.s32 	%r1170, %r913, %r912;
	xor.b32  	%r350, %r337, -2147483648;
	mov.u32 	%r1171, %r350;
	mov.u32 	%r1172, %r348;

BB21_279:
	mov.u32 	%r352, %r1171;
	neg.s32 	%r914, %r347;
	setp.eq.s32	%p173, %r337, 0;
	selp.b32	%r1175, %r347, %r914, %p173;
	clz.b32 	%r1174, %r1170;
	setp.eq.s32	%p174, %r1174, 0;
	shl.b32 	%r915, %r1170, %r1174;
	mov.u32 	%r916, 32;
	sub.s32 	%r917, %r916, %r1174;
	shr.u32 	%r918, %r1172, %r917;
	add.s32 	%r919, %r918, %r915;
	selp.b32	%r356, %r1170, %r919, %p174;
	mov.u32 	%r920, -921707870;
	mul.hi.u32 	%r1173, %r356, %r920;
	setp.lt.s32	%p175, %r1173, 1;
	@%p175 bra 	BB21_281;

	mul.lo.s32 	%r921, %r356, -921707870;
	shr.u32 	%r922, %r921, 31;
	shl.b32 	%r923, %r1173, 1;
	add.s32 	%r1173, %r922, %r923;
	add.s32 	%r1174, %r1174, 1;

BB21_281:
	mov.u32 	%r924, 126;
	sub.s32 	%r925, %r924, %r1174;
	shl.b32 	%r926, %r925, 23;
	add.s32 	%r927, %r1173, 1;
	shr.u32 	%r928, %r927, 7;
	add.s32 	%r929, %r928, 1;
	shr.u32 	%r930, %r929, 1;
	add.s32 	%r931, %r930, %r926;
	or.b32  	%r932, %r931, %r352;
	mov.b32 	 %f1070, %r932;

BB21_282:
	mul.rn.f32 	%f236, %f1070, %f1070;
	add.s32 	%r363, %r1175, 1;
	and.b32  	%r364, %r363, 1;
	setp.eq.s32	%p176, %r364, 0;
	@%p176 bra 	BB21_284;
	bra.uni 	BB21_283;

BB21_284:
	mov.f32 	%f782, 0f3C08839E;
	mov.f32 	%f783, 0fB94CA1F9;
	fma.rn.f32 	%f1071, %f783, %f236, %f782;
	bra.uni 	BB21_285;

BB21_236:
	add.s32 	%r798, %r490, -9;
	setp.lt.u32	%p134, %r798, 2;
	@%p134 bra 	BB21_296;
	bra.uni 	BB21_237;

BB21_296:
	mov.f32 	%f1077, 0f3F800000;
	setp.eq.f32	%p183, %f191, 0f00000000;
	@%p183 bra 	BB21_310;

	add.f32 	%f809, %f191, %f191;
	cvt.rni.f32.f32	%f810, %f809;
	cvt.rzi.s32.f32	%r365, %f810;
	neg.f32 	%f811, %f810;
	fma.rn.f32 	%f813, %f811, %f406, %f191;
	mul.f32 	%f814, %f813, 0f34222169;
	mov.f32 	%f815, 0f40490FDA;
	fma.rn.f32 	%f252, %f813, %f815, %f814;
	mul.rn.f32 	%f253, %f252, %f252;
	and.b32  	%r366, %r365, 1;
	setp.eq.s32	%p184, %r366, 0;
	@%p184 bra 	BB21_299;
	bra.uni 	BB21_298;

BB21_299:
	mov.f32 	%f818, 0f3C08839E;
	mov.f32 	%f819, 0fB94CA1F9;
	fma.rn.f32 	%f1074, %f819, %f253, %f818;
	bra.uni 	BB21_300;

BB21_294:
	mov.f32 	%f1077, 0f3F800000;
	bra.uni 	BB21_310;

BB21_215:
	setp.eq.s32	%p140, %r490, 2;
	@%p140 bra 	BB21_216;
	bra.uni 	BB21_310;

BB21_216:
	setp.lt.f32	%p181, %f191, 0f3F800000;
	@%p181 bra 	BB21_295;
	bra.uni 	BB21_217;

BB21_295:
	ld.global.f32 	%f803, [%rd79];
	ld.global.f32 	%f804, [%rd79+8];
	ld.global.f32 	%f805, [%rd79+4];
	fma.rn.f32 	%f806, %f191, %f804, %f805;
	mul.f32 	%f807, %f191, %f806;
	fma.rn.f32 	%f1077, %f191, %f807, %f803;
	bra.uni 	BB21_310;

BB21_221:
	setp.eq.s32	%p137, %r490, 4;
	@%p137 bra 	BB21_222;
	bra.uni 	BB21_310;

BB21_222:
	mul.f32 	%f1064, %f191, 0f40490FDC;
	abs.f32 	%f745, %f1064;
	setp.neu.f32	%p154, %f745, 0f7F800000;
	@%p154 bra 	BB21_224;

	mov.f32 	%f746, 0f00000000;
	mul.rn.f32 	%f1064, %f1064, %f746;

BB21_224:
	mul.f32 	%f747, %f1064, 0f3F22F983;
	cvt.rni.s32.f32	%r1165, %f747;
	cvt.rn.f32.s32	%f748, %r1165;
	neg.f32 	%f749, %f748;
	mov.f32 	%f750, 0f3FC90FDA;
	fma.rn.f32 	%f751, %f749, %f750, %f1064;
	mov.f32 	%f752, 0f33A22168;
	fma.rn.f32 	%f753, %f749, %f752, %f751;
	mov.f32 	%f754, 0f27C234C5;
	fma.rn.f32 	%f1065, %f749, %f754, %f753;
	abs.f32 	%f755, %f1064;
	setp.leu.f32	%p155, %f755, 0f47CE4780;
	@%p155 bra 	BB21_234;

	mov.b32 	 %r292, %f1064;
	shr.u32 	%r293, %r292, 23;
	bfe.u32 	%r846, %r292, 23, 8;
	add.s32 	%r847, %r846, -128;
	shl.b32 	%r848, %r292, 8;
	or.b32  	%r294, %r848, -2147483648;
	shr.u32 	%r295, %r847, 5;
	mov.u32 	%r1157, 0;
	mov.u64 	%rd135, __cudart_i2opi_f;
	mov.u32 	%r1156, -6;
	mov.u64 	%rd155, %rd1;

BB21_226:
	.pragma "nounroll";
	ld.const.u32 	%r851, [%rd135];
	// inline asm
	{
	mad.lo.cc.u32   %r849, %r851, %r294, %r1157;
	madc.hi.u32     %r1157, %r851, %r294,  0;
	}
	// inline asm
	st.local.u32 	[%rd155], %r849;
	add.s64 	%rd155, %rd155, 4;
	add.s64 	%rd135, %rd135, 4;
	add.s32 	%r1156, %r1156, 1;
	setp.ne.s32	%p156, %r1156, 0;
	@%p156 bra 	BB21_226;

	and.b32  	%r300, %r292, -2147483648;
	st.local.u32 	[%rd12], %r1157;
	mov.u32 	%r854, 6;
	sub.s32 	%r855, %r854, %r295;
	mul.wide.s32 	%rd114, %r855, 4;
	add.s64 	%rd52, %rd1, %rd114;
	ld.local.u32 	%r1158, [%rd52];
	ld.local.u32 	%r1159, [%rd52+-4];
	and.b32  	%r303, %r293, 31;
	setp.eq.s32	%p157, %r303, 0;
	@%p157 bra 	BB21_229;

	mov.u32 	%r856, 32;
	sub.s32 	%r857, %r856, %r303;
	shr.u32 	%r858, %r1159, %r857;
	shl.b32 	%r859, %r1158, %r303;
	add.s32 	%r1158, %r858, %r859;
	ld.local.u32 	%r860, [%rd52+-8];
	shr.u32 	%r861, %r860, %r857;
	shl.b32 	%r862, %r1159, %r303;
	add.s32 	%r1159, %r861, %r862;

BB21_229:
	shr.u32 	%r863, %r1159, 30;
	shl.b32 	%r864, %r1158, 2;
	add.s32 	%r1160, %r863, %r864;
	shl.b32 	%r309, %r1159, 2;
	shr.u32 	%r865, %r1160, 31;
	shr.u32 	%r866, %r1158, 30;
	add.s32 	%r310, %r865, %r866;
	setp.eq.s32	%p158, %r865, 0;
	mov.u32 	%r1161, %r300;
	mov.u32 	%r1162, %r309;
	@%p158 bra 	BB21_231;

	not.b32 	%r867, %r1160;
	neg.s32 	%r311, %r309;
	setp.eq.s32	%p159, %r309, 0;
	selp.u32	%r868, 1, 0, %p159;
	add.s32 	%r1160, %r868, %r867;
	xor.b32  	%r313, %r300, -2147483648;
	mov.u32 	%r1161, %r313;
	mov.u32 	%r1162, %r311;

BB21_231:
	mov.u32 	%r315, %r1161;
	neg.s32 	%r869, %r310;
	setp.eq.s32	%p160, %r300, 0;
	selp.b32	%r1165, %r310, %r869, %p160;
	clz.b32 	%r1164, %r1160;
	setp.eq.s32	%p161, %r1164, 0;
	shl.b32 	%r870, %r1160, %r1164;
	mov.u32 	%r871, 32;
	sub.s32 	%r872, %r871, %r1164;
	shr.u32 	%r873, %r1162, %r872;
	add.s32 	%r874, %r873, %r870;
	selp.b32	%r319, %r1160, %r874, %p161;
	mov.u32 	%r875, -921707870;
	mul.hi.u32 	%r1163, %r319, %r875;
	setp.lt.s32	%p162, %r1163, 1;
	@%p162 bra 	BB21_233;

	mul.lo.s32 	%r876, %r319, -921707870;
	shr.u32 	%r877, %r876, 31;
	shl.b32 	%r878, %r1163, 1;
	add.s32 	%r1163, %r877, %r878;
	add.s32 	%r1164, %r1164, 1;

BB21_233:
	mov.u32 	%r879, 126;
	sub.s32 	%r880, %r879, %r1164;
	shl.b32 	%r881, %r880, 23;
	add.s32 	%r882, %r1163, 1;
	shr.u32 	%r883, %r882, 7;
	add.s32 	%r884, %r883, 1;
	shr.u32 	%r885, %r884, 1;
	add.s32 	%r886, %r885, %r881;
	or.b32  	%r887, %r886, %r315;
	mov.b32 	 %f1065, %r887;

BB21_234:
	mul.rn.f32 	%f217, %f1065, %f1065;
	add.s32 	%r326, %r1165, 1;
	and.b32  	%r327, %r326, 1;
	setp.eq.s32	%p163, %r327, 0;
	@%p163 bra 	BB21_261;
	bra.uni 	BB21_235;

BB21_261:
	mov.f32 	%f758, 0f3C08839E;
	mov.f32 	%f759, 0fB94CA1F9;
	fma.rn.f32 	%f1066, %f759, %f217, %f758;
	bra.uni 	BB21_262;

BB21_237:
	setp.ne.s32	%p135, %r490, 5;
	@%p135 bra 	BB21_310;

	mul.f32 	%f1059, %f191, 0f40490FDC;
	abs.f32 	%f720, %f1059;
	setp.neu.f32	%p141, %f720, 0f7F800000;
	@%p141 bra 	BB21_240;

	mov.f32 	%f721, 0f00000000;
	mul.rn.f32 	%f1059, %f1059, %f721;

BB21_240:
	mul.f32 	%f722, %f1059, 0f3F22F983;
	cvt.rni.s32.f32	%r1155, %f722;
	cvt.rn.f32.s32	%f723, %r1155;
	neg.f32 	%f724, %f723;
	mov.f32 	%f725, 0f3FC90FDA;
	fma.rn.f32 	%f726, %f724, %f725, %f1059;
	mov.f32 	%f727, 0f33A22168;
	fma.rn.f32 	%f728, %f724, %f727, %f726;
	mov.f32 	%f729, 0f27C234C5;
	fma.rn.f32 	%f1060, %f724, %f729, %f728;
	abs.f32 	%f730, %f1059;
	setp.leu.f32	%p142, %f730, 0f47CE4780;
	@%p142 bra 	BB21_250;

	mov.b32 	 %r255, %f1059;
	shr.u32 	%r256, %r255, 23;
	bfe.u32 	%r801, %r255, 23, 8;
	add.s32 	%r802, %r801, -128;
	shl.b32 	%r803, %r255, 8;
	or.b32  	%r257, %r803, -2147483648;
	shr.u32 	%r258, %r802, 5;
	mov.u32 	%r1147, 0;
	mov.u64 	%rd134, __cudart_i2opi_f;
	mov.u32 	%r1146, -6;
	mov.u64 	%rd156, %rd1;

BB21_242:
	.pragma "nounroll";
	ld.const.u32 	%r806, [%rd134];
	// inline asm
	{
	mad.lo.cc.u32   %r804, %r806, %r257, %r1147;
	madc.hi.u32     %r1147, %r806, %r257,  0;
	}
	// inline asm
	st.local.u32 	[%rd156], %r804;
	add.s64 	%rd156, %rd156, 4;
	add.s64 	%rd134, %rd134, 4;
	add.s32 	%r1146, %r1146, 1;
	setp.ne.s32	%p143, %r1146, 0;
	@%p143 bra 	BB21_242;

	and.b32  	%r263, %r255, -2147483648;
	st.local.u32 	[%rd12], %r1147;
	mov.u32 	%r809, 6;
	sub.s32 	%r810, %r809, %r258;
	mul.wide.s32 	%rd112, %r810, 4;
	add.s64 	%rd47, %rd1, %rd112;
	ld.local.u32 	%r1148, [%rd47];
	ld.local.u32 	%r1149, [%rd47+-4];
	and.b32  	%r266, %r256, 31;
	setp.eq.s32	%p144, %r266, 0;
	@%p144 bra 	BB21_245;

	mov.u32 	%r811, 32;
	sub.s32 	%r812, %r811, %r266;
	shr.u32 	%r813, %r1149, %r812;
	shl.b32 	%r814, %r1148, %r266;
	add.s32 	%r1148, %r813, %r814;
	ld.local.u32 	%r815, [%rd47+-8];
	shr.u32 	%r816, %r815, %r812;
	shl.b32 	%r817, %r1149, %r266;
	add.s32 	%r1149, %r816, %r817;

BB21_245:
	shr.u32 	%r818, %r1149, 30;
	shl.b32 	%r819, %r1148, 2;
	add.s32 	%r1150, %r818, %r819;
	shl.b32 	%r272, %r1149, 2;
	shr.u32 	%r820, %r1150, 31;
	shr.u32 	%r821, %r1148, 30;
	add.s32 	%r273, %r820, %r821;
	setp.eq.s32	%p145, %r820, 0;
	mov.u32 	%r1151, %r263;
	mov.u32 	%r1152, %r272;
	@%p145 bra 	BB21_247;

	not.b32 	%r822, %r1150;
	neg.s32 	%r274, %r272;
	setp.eq.s32	%p146, %r272, 0;
	selp.u32	%r823, 1, 0, %p146;
	add.s32 	%r1150, %r823, %r822;
	xor.b32  	%r276, %r263, -2147483648;
	mov.u32 	%r1151, %r276;
	mov.u32 	%r1152, %r274;

BB21_247:
	mov.u32 	%r278, %r1151;
	neg.s32 	%r824, %r273;
	setp.eq.s32	%p147, %r263, 0;
	selp.b32	%r1155, %r273, %r824, %p147;
	clz.b32 	%r1154, %r1150;
	setp.eq.s32	%p148, %r1154, 0;
	shl.b32 	%r825, %r1150, %r1154;
	mov.u32 	%r826, 32;
	sub.s32 	%r827, %r826, %r1154;
	shr.u32 	%r828, %r1152, %r827;
	add.s32 	%r829, %r828, %r825;
	selp.b32	%r282, %r1150, %r829, %p148;
	mov.u32 	%r830, -921707870;
	mul.hi.u32 	%r1153, %r282, %r830;
	setp.lt.s32	%p149, %r1153, 1;
	@%p149 bra 	BB21_249;

	mul.lo.s32 	%r831, %r282, -921707870;
	shr.u32 	%r832, %r831, 31;
	shl.b32 	%r833, %r1153, 1;
	add.s32 	%r1153, %r832, %r833;
	add.s32 	%r1154, %r1154, 1;

BB21_249:
	mov.u32 	%r834, 126;
	sub.s32 	%r835, %r834, %r1154;
	shl.b32 	%r836, %r835, 23;
	add.s32 	%r837, %r1153, 1;
	shr.u32 	%r838, %r837, 7;
	add.s32 	%r839, %r838, 1;
	shr.u32 	%r840, %r839, 1;
	add.s32 	%r841, %r840, %r836;
	or.b32  	%r842, %r841, %r278;
	mov.b32 	 %f1060, %r842;

BB21_250:
	mul.rn.f32 	%f198, %f1060, %f1060;
	add.s32 	%r289, %r1155, 1;
	and.b32  	%r290, %r289, 1;
	setp.eq.s32	%p150, %r290, 0;
	@%p150 bra 	BB21_252;
	bra.uni 	BB21_251;

BB21_252:
	mov.f32 	%f733, 0f3C08839E;
	mov.f32 	%f734, 0fB94CA1F9;
	fma.rn.f32 	%f1061, %f734, %f198, %f733;
	bra.uni 	BB21_253;

BB21_283:
	mov.f32 	%f780, 0fBAB6061A;
	mov.f32 	%f781, 0f37CCF5CE;
	fma.rn.f32 	%f1071, %f781, %f236, %f780;

BB21_285:
	@%p176 bra 	BB21_287;
	bra.uni 	BB21_286;

BB21_287:
	mov.f32 	%f787, 0fBE2AAAA3;
	fma.rn.f32 	%f788, %f1071, %f236, %f787;
	mov.f32 	%f789, 0f00000000;
	fma.rn.f32 	%f1072, %f788, %f236, %f789;
	bra.uni 	BB21_288;

BB21_286:
	mov.f32 	%f784, 0f3D2AAAA5;
	fma.rn.f32 	%f785, %f1071, %f236, %f784;
	mov.f32 	%f786, 0fBF000000;
	fma.rn.f32 	%f1072, %f785, %f236, %f786;

BB21_288:
	fma.rn.f32 	%f1073, %f1072, %f1070, %f1070;
	@%p176 bra 	BB21_290;

	mov.f32 	%f790, 0f3F800000;
	fma.rn.f32 	%f1073, %f1072, %f236, %f790;

BB21_290:
	and.b32  	%r933, %r363, 2;
	setp.eq.s32	%p179, %r933, 0;
	@%p179 bra 	BB21_292;

	mov.f32 	%f791, 0f00000000;
	mov.f32 	%f792, 0fBF800000;
	fma.rn.f32 	%f1073, %f1073, %f792, %f791;

BB21_292:
	fma.rn.f32 	%f1077, %f1073, 0f3F000000, 0f3F000000;
	bra.uni 	BB21_310;

BB21_298:
	mov.f32 	%f816, 0fBAB6061A;
	mov.f32 	%f817, 0f37CCF5CE;
	fma.rn.f32 	%f1074, %f817, %f253, %f816;

BB21_300:
	@%p184 bra 	BB21_302;
	bra.uni 	BB21_301;

BB21_302:
	mov.f32 	%f823, 0fBE2AAAA3;
	fma.rn.f32 	%f824, %f1074, %f253, %f823;
	mov.f32 	%f825, 0f00000000;
	fma.rn.f32 	%f1075, %f824, %f253, %f825;
	bra.uni 	BB21_303;

BB21_217:
	setp.geu.f32	%p182, %f191, 0f40000000;
	@%p182 bra 	BB21_310;

	ld.global.f32 	%f797, [%rd79+24];
	ld.global.f32 	%f798, [%rd79+20];
	fma.rn.f32 	%f799, %f191, %f797, %f798;
	ld.global.f32 	%f800, [%rd79+16];
	fma.rn.f32 	%f801, %f191, %f799, %f800;
	ld.global.f32 	%f802, [%rd79+12];
	fma.rn.f32 	%f1077, %f191, %f801, %f802;
	bra.uni 	BB21_310;

BB21_301:
	mov.f32 	%f820, 0f3D2AAAA5;
	fma.rn.f32 	%f821, %f1074, %f253, %f820;
	mov.f32 	%f822, 0fBF000000;
	fma.rn.f32 	%f1075, %f821, %f253, %f822;

BB21_303:
	fma.rn.f32 	%f1076, %f1075, %f252, %f252;
	@%p184 bra 	BB21_305;

	mov.f32 	%f826, 0f3F800000;
	fma.rn.f32 	%f1076, %f1075, %f253, %f826;

BB21_305:
	and.b32  	%r934, %r365, 2;
	setp.eq.s32	%p187, %r934, 0;
	@%p187 bra 	BB21_307;

	mov.f32 	%f827, 0f00000000;
	mov.f32 	%f828, 0fBF800000;
	fma.rn.f32 	%f1076, %f1076, %f828, %f827;

BB21_307:
	cvt.rzi.f32.f32	%f829, %f191;
	setp.neu.f32	%p188, %f829, %f191;
	@%p188 bra 	BB21_309;

	mov.f32 	%f830, 0f00000000;
	mul.rn.f32 	%f1076, %f191, %f830;

BB21_309:
	mul.f32 	%f831, %f191, 0f40490FDC;
	div.full.f32 	%f1077, %f1076, %f831;
	bra.uni 	BB21_310;

BB21_235:
	mov.f32 	%f756, 0fBAB6061A;
	mov.f32 	%f757, 0f37CCF5CE;
	fma.rn.f32 	%f1066, %f757, %f217, %f756;

BB21_262:
	@%p163 bra 	BB21_264;
	bra.uni 	BB21_263;

BB21_264:
	mov.f32 	%f763, 0fBE2AAAA3;
	fma.rn.f32 	%f764, %f1066, %f217, %f763;
	mov.f32 	%f765, 0f00000000;
	fma.rn.f32 	%f1067, %f764, %f217, %f765;
	bra.uni 	BB21_265;

BB21_263:
	mov.f32 	%f760, 0f3D2AAAA5;
	fma.rn.f32 	%f761, %f1066, %f217, %f760;
	mov.f32 	%f762, 0fBF000000;
	fma.rn.f32 	%f1067, %f761, %f217, %f762;

BB21_265:
	fma.rn.f32 	%f1068, %f1067, %f1065, %f1065;
	@%p163 bra 	BB21_267;

	mov.f32 	%f766, 0f3F800000;
	fma.rn.f32 	%f1068, %f1067, %f217, %f766;

BB21_267:
	and.b32  	%r888, %r326, 2;
	setp.eq.s32	%p166, %r888, 0;
	@%p166 bra 	BB21_269;

	mov.f32 	%f767, 0f00000000;
	mov.f32 	%f768, 0fBF800000;
	fma.rn.f32 	%f1068, %f1068, %f768, %f767;

BB21_269:
	fma.rn.f32 	%f1077, %f1068, 0f3EEB851F, 0f3F0A3D71;
	bra.uni 	BB21_310;

BB21_251:
	mov.f32 	%f731, 0fBAB6061A;
	mov.f32 	%f732, 0f37CCF5CE;
	fma.rn.f32 	%f1061, %f732, %f198, %f731;

BB21_253:
	@%p150 bra 	BB21_255;
	bra.uni 	BB21_254;

BB21_255:
	mov.f32 	%f738, 0fBE2AAAA3;
	fma.rn.f32 	%f739, %f1061, %f198, %f738;
	mov.f32 	%f740, 0f00000000;
	fma.rn.f32 	%f1062, %f739, %f198, %f740;
	bra.uni 	BB21_256;

BB21_254:
	mov.f32 	%f735, 0f3D2AAAA5;
	fma.rn.f32 	%f736, %f1061, %f198, %f735;
	mov.f32 	%f737, 0fBF000000;
	fma.rn.f32 	%f1062, %f736, %f198, %f737;

BB21_256:
	fma.rn.f32 	%f1063, %f1062, %f1060, %f1060;
	@%p150 bra 	BB21_258;

	mov.f32 	%f741, 0f3F800000;
	fma.rn.f32 	%f1063, %f1062, %f198, %f741;

BB21_258:
	and.b32  	%r843, %r289, 2;
	setp.eq.s32	%p153, %r843, 0;
	@%p153 bra 	BB21_260;

	mov.f32 	%f742, 0f00000000;
	mov.f32 	%f743, 0fBF800000;
	fma.rn.f32 	%f1063, %f1063, %f743, %f742;

BB21_260:
	fma.rn.f32 	%f744, %f1063, 0f3E23D70A, 0f3F000000;
	fma.rn.f32 	%f1077, %f1063, %f744, 0f3EAE147B;

BB21_310:
	mov.f32 	%f832, 0f00000000;
	setp.gt.s32	%p189, %r489, 2;
	@%p189 bra 	BB21_317;

	setp.eq.s32	%p195, %r489, 0;
	@%p195 bra 	BB21_392;

	setp.eq.s32	%p196, %r489, 1;
	@%p196 bra 	BB21_391;
	bra.uni 	BB21_313;

BB21_391:
	setp.lt.f32	%p237, %f190, 0f3F800000;
	mov.f32 	%f906, 0f3F800000;
	sub.f32 	%f907, %f906, %f190;
	selp.f32	%f326, %f907, 0f00000000, %p237;
	mov.f32 	%f1127, %f326;
	bra.uni 	BB21_408;

BB21_317:
	setp.gt.s32	%p190, %r489, 4;
	@%p190 bra 	BB21_334;

	setp.eq.s32	%p193, %r489, 3;
	@%p193 bra 	BB21_368;
	bra.uni 	BB21_319;

BB21_368:
	mul.f32 	%f1088, %f190, 0f40490FDC;
	abs.f32 	%f882, %f1088;
	setp.neu.f32	%p224, %f882, 0f7F800000;
	@%p224 bra 	BB21_370;

	mov.f32 	%f883, 0f00000000;
	mul.rn.f32 	%f1088, %f1088, %f883;

BB21_370:
	mul.f32 	%f884, %f1088, 0f3F22F983;
	cvt.rni.s32.f32	%r1205, %f884;
	cvt.rn.f32.s32	%f885, %r1205;
	neg.f32 	%f886, %f885;
	mov.f32 	%f887, 0f3FC90FDA;
	fma.rn.f32 	%f888, %f886, %f887, %f1088;
	mov.f32 	%f889, 0f33A22168;
	fma.rn.f32 	%f890, %f886, %f889, %f888;
	mov.f32 	%f891, 0f27C234C5;
	fma.rn.f32 	%f1089, %f886, %f891, %f890;
	abs.f32 	%f892, %f1088;
	setp.leu.f32	%p225, %f892, 0f47CE4780;
	@%p225 bra 	BB21_380;

	mov.b32 	 %r442, %f1088;
	shr.u32 	%r443, %r442, 23;
	bfe.u32 	%r1028, %r442, 23, 8;
	add.s32 	%r1029, %r1028, -128;
	shl.b32 	%r1030, %r442, 8;
	or.b32  	%r444, %r1030, -2147483648;
	shr.u32 	%r445, %r1029, 5;
	mov.u32 	%r1197, 0;
	mov.u64 	%rd139, __cudart_i2opi_f;
	mov.u32 	%r1196, -6;
	mov.u64 	%rd151, %rd1;

BB21_372:
	.pragma "nounroll";
	ld.const.u32 	%r1033, [%rd139];
	// inline asm
	{
	mad.lo.cc.u32   %r1031, %r1033, %r444, %r1197;
	madc.hi.u32     %r1197, %r1033, %r444,  0;
	}
	// inline asm
	st.local.u32 	[%rd151], %r1031;
	add.s64 	%rd151, %rd151, 4;
	add.s64 	%rd139, %rd139, 4;
	add.s32 	%r1196, %r1196, 1;
	setp.ne.s32	%p226, %r1196, 0;
	@%p226 bra 	BB21_372;

	and.b32  	%r450, %r442, -2147483648;
	st.local.u32 	[%rd12], %r1197;
	mov.u32 	%r1036, 6;
	sub.s32 	%r1037, %r1036, %r445;
	mul.wide.s32 	%rd122, %r1037, 4;
	add.s64 	%rd72, %rd1, %rd122;
	ld.local.u32 	%r1198, [%rd72];
	ld.local.u32 	%r1199, [%rd72+-4];
	and.b32  	%r453, %r443, 31;
	setp.eq.s32	%p227, %r453, 0;
	@%p227 bra 	BB21_375;

	mov.u32 	%r1038, 32;
	sub.s32 	%r1039, %r1038, %r453;
	shr.u32 	%r1040, %r1199, %r1039;
	shl.b32 	%r1041, %r1198, %r453;
	add.s32 	%r1198, %r1040, %r1041;
	ld.local.u32 	%r1042, [%rd72+-8];
	shr.u32 	%r1043, %r1042, %r1039;
	shl.b32 	%r1044, %r1199, %r453;
	add.s32 	%r1199, %r1043, %r1044;

BB21_375:
	shr.u32 	%r1045, %r1199, 30;
	shl.b32 	%r1046, %r1198, 2;
	add.s32 	%r1200, %r1045, %r1046;
	shl.b32 	%r459, %r1199, 2;
	shr.u32 	%r1047, %r1200, 31;
	shr.u32 	%r1048, %r1198, 30;
	add.s32 	%r460, %r1047, %r1048;
	setp.eq.s32	%p228, %r1047, 0;
	mov.u32 	%r1201, %r450;
	mov.u32 	%r1202, %r459;
	@%p228 bra 	BB21_377;

	not.b32 	%r1049, %r1200;
	neg.s32 	%r461, %r459;
	setp.eq.s32	%p229, %r459, 0;
	selp.u32	%r1050, 1, 0, %p229;
	add.s32 	%r1200, %r1050, %r1049;
	xor.b32  	%r463, %r450, -2147483648;
	mov.u32 	%r1201, %r463;
	mov.u32 	%r1202, %r461;

BB21_377:
	mov.u32 	%r465, %r1201;
	neg.s32 	%r1051, %r460;
	setp.eq.s32	%p230, %r450, 0;
	selp.b32	%r1205, %r460, %r1051, %p230;
	clz.b32 	%r1204, %r1200;
	setp.eq.s32	%p231, %r1204, 0;
	shl.b32 	%r1052, %r1200, %r1204;
	mov.u32 	%r1053, 32;
	sub.s32 	%r1054, %r1053, %r1204;
	shr.u32 	%r1055, %r1202, %r1054;
	add.s32 	%r1056, %r1055, %r1052;
	selp.b32	%r469, %r1200, %r1056, %p231;
	mov.u32 	%r1057, -921707870;
	mul.hi.u32 	%r1203, %r469, %r1057;
	setp.lt.s32	%p232, %r1203, 1;
	@%p232 bra 	BB21_379;

	mul.lo.s32 	%r1058, %r469, -921707870;
	shr.u32 	%r1059, %r1058, 31;
	shl.b32 	%r1060, %r1203, 1;
	add.s32 	%r1203, %r1059, %r1060;
	add.s32 	%r1204, %r1204, 1;

BB21_379:
	mov.u32 	%r1061, 126;
	sub.s32 	%r1062, %r1061, %r1204;
	shl.b32 	%r1063, %r1062, 23;
	add.s32 	%r1064, %r1203, 1;
	shr.u32 	%r1065, %r1064, 7;
	add.s32 	%r1066, %r1065, 1;
	shr.u32 	%r1067, %r1066, 1;
	add.s32 	%r1068, %r1067, %r1063;
	or.b32  	%r1069, %r1068, %r465;
	mov.b32 	 %f1089, %r1069;

BB21_380:
	mul.rn.f32 	%f313, %f1089, %f1089;
	add.s32 	%r476, %r1205, 1;
	and.b32  	%r477, %r476, 1;
	setp.eq.s32	%p233, %r477, 0;
	@%p233 bra 	BB21_382;
	bra.uni 	BB21_381;

BB21_382:
	mov.f32 	%f895, 0f3C08839E;
	mov.f32 	%f896, 0fB94CA1F9;
	fma.rn.f32 	%f1090, %f896, %f313, %f895;
	bra.uni 	BB21_383;

BB21_334:
	add.s32 	%r935, %r489, -9;
	setp.lt.u32	%p191, %r935, 2;
	@%p191 bra 	BB21_394;
	bra.uni 	BB21_335;

BB21_394:
	mov.f32 	%f921, 0f3F800000;
	setp.eq.f32	%p240, %f190, 0f00000000;
	mov.f32 	%f1127, %f921;
	@%p240 bra 	BB21_408;

	add.f32 	%f922, %f190, %f190;
	cvt.rni.f32.f32	%f923, %f922;
	cvt.rzi.s32.f32	%r478, %f923;
	neg.f32 	%f924, %f923;
	fma.rn.f32 	%f926, %f924, %f406, %f190;
	mul.f32 	%f927, %f926, 0f34222169;
	mov.f32 	%f928, 0f40490FDA;
	fma.rn.f32 	%f329, %f926, %f928, %f927;
	mul.rn.f32 	%f330, %f329, %f329;
	and.b32  	%r479, %r478, 1;
	setp.eq.s32	%p241, %r479, 0;
	@%p241 bra 	BB21_397;
	bra.uni 	BB21_396;

BB21_397:
	mov.f32 	%f931, 0f3C08839E;
	mov.f32 	%f932, 0fB94CA1F9;
	fma.rn.f32 	%f1093, %f932, %f330, %f931;
	bra.uni 	BB21_398;

BB21_392:
	mov.f32 	%f908, 0f3F800000;
	mov.f32 	%f1127, %f908;
	bra.uni 	BB21_408;

BB21_313:
	setp.eq.s32	%p197, %r489, 2;
	mov.f32 	%f1123, %f832;
	mov.f32 	%f1127, %f1123;
	@%p197 bra 	BB21_314;
	bra.uni 	BB21_408;

BB21_314:
	setp.lt.f32	%p238, %f190, 0f3F800000;
	@%p238 bra 	BB21_393;
	bra.uni 	BB21_315;

BB21_393:
	ld.global.f32 	%f916, [%rd79];
	ld.global.f32 	%f917, [%rd79+8];
	ld.global.f32 	%f918, [%rd79+4];
	fma.rn.f32 	%f919, %f190, %f917, %f918;
	mul.f32 	%f920, %f190, %f919;
	fma.rn.f32 	%f328, %f190, %f920, %f916;
	mov.f32 	%f1127, %f328;
	bra.uni 	BB21_408;

BB21_319:
	setp.eq.s32	%p194, %r489, 4;
	mov.f32 	%f1122, %f832;
	mov.f32 	%f1127, %f1122;
	@%p194 bra 	BB21_320;
	bra.uni 	BB21_408;

BB21_320:
	mul.f32 	%f1083, %f190, 0f40490FDC;
	abs.f32 	%f858, %f1083;
	setp.neu.f32	%p211, %f858, 0f7F800000;
	@%p211 bra 	BB21_322;

	mov.f32 	%f859, 0f00000000;
	mul.rn.f32 	%f1083, %f1083, %f859;

BB21_322:
	mul.f32 	%f860, %f1083, 0f3F22F983;
	cvt.rni.s32.f32	%r1195, %f860;
	cvt.rn.f32.s32	%f861, %r1195;
	neg.f32 	%f862, %f861;
	mov.f32 	%f863, 0f3FC90FDA;
	fma.rn.f32 	%f864, %f862, %f863, %f1083;
	mov.f32 	%f865, 0f33A22168;
	fma.rn.f32 	%f866, %f862, %f865, %f864;
	mov.f32 	%f867, 0f27C234C5;
	fma.rn.f32 	%f1084, %f862, %f867, %f866;
	abs.f32 	%f868, %f1083;
	setp.leu.f32	%p212, %f868, 0f47CE4780;
	@%p212 bra 	BB21_332;

	mov.b32 	 %r405, %f1083;
	shr.u32 	%r406, %r405, 23;
	bfe.u32 	%r983, %r405, 23, 8;
	add.s32 	%r984, %r983, -128;
	shl.b32 	%r985, %r405, 8;
	or.b32  	%r407, %r985, -2147483648;
	shr.u32 	%r408, %r984, 5;
	mov.u32 	%r1187, 0;
	mov.u64 	%rd138, __cudart_i2opi_f;
	mov.u32 	%r1186, -6;
	mov.u64 	%rd152, %rd1;

BB21_324:
	.pragma "nounroll";
	ld.const.u32 	%r988, [%rd138];
	// inline asm
	{
	mad.lo.cc.u32   %r986, %r988, %r407, %r1187;
	madc.hi.u32     %r1187, %r988, %r407,  0;
	}
	// inline asm
	st.local.u32 	[%rd152], %r986;
	add.s64 	%rd152, %rd152, 4;
	add.s64 	%rd138, %rd138, 4;
	add.s32 	%r1186, %r1186, 1;
	setp.ne.s32	%p213, %r1186, 0;
	@%p213 bra 	BB21_324;

	and.b32  	%r413, %r405, -2147483648;
	st.local.u32 	[%rd12], %r1187;
	mov.u32 	%r991, 6;
	sub.s32 	%r992, %r991, %r408;
	mul.wide.s32 	%rd120, %r992, 4;
	add.s64 	%rd67, %rd1, %rd120;
	ld.local.u32 	%r1188, [%rd67];
	ld.local.u32 	%r1189, [%rd67+-4];
	and.b32  	%r416, %r406, 31;
	setp.eq.s32	%p214, %r416, 0;
	@%p214 bra 	BB21_327;

	mov.u32 	%r993, 32;
	sub.s32 	%r994, %r993, %r416;
	shr.u32 	%r995, %r1189, %r994;
	shl.b32 	%r996, %r1188, %r416;
	add.s32 	%r1188, %r995, %r996;
	ld.local.u32 	%r997, [%rd67+-8];
	shr.u32 	%r998, %r997, %r994;
	shl.b32 	%r999, %r1189, %r416;
	add.s32 	%r1189, %r998, %r999;

BB21_327:
	shr.u32 	%r1000, %r1189, 30;
	shl.b32 	%r1001, %r1188, 2;
	add.s32 	%r1190, %r1000, %r1001;
	shl.b32 	%r422, %r1189, 2;
	shr.u32 	%r1002, %r1190, 31;
	shr.u32 	%r1003, %r1188, 30;
	add.s32 	%r423, %r1002, %r1003;
	setp.eq.s32	%p215, %r1002, 0;
	mov.u32 	%r1191, %r413;
	mov.u32 	%r1192, %r422;
	@%p215 bra 	BB21_329;

	not.b32 	%r1004, %r1190;
	neg.s32 	%r424, %r422;
	setp.eq.s32	%p216, %r422, 0;
	selp.u32	%r1005, 1, 0, %p216;
	add.s32 	%r1190, %r1005, %r1004;
	xor.b32  	%r426, %r413, -2147483648;
	mov.u32 	%r1191, %r426;
	mov.u32 	%r1192, %r424;

BB21_329:
	mov.u32 	%r428, %r1191;
	neg.s32 	%r1006, %r423;
	setp.eq.s32	%p217, %r413, 0;
	selp.b32	%r1195, %r423, %r1006, %p217;
	clz.b32 	%r1194, %r1190;
	setp.eq.s32	%p218, %r1194, 0;
	shl.b32 	%r1007, %r1190, %r1194;
	mov.u32 	%r1008, 32;
	sub.s32 	%r1009, %r1008, %r1194;
	shr.u32 	%r1010, %r1192, %r1009;
	add.s32 	%r1011, %r1010, %r1007;
	selp.b32	%r432, %r1190, %r1011, %p218;
	mov.u32 	%r1012, -921707870;
	mul.hi.u32 	%r1193, %r432, %r1012;
	setp.lt.s32	%p219, %r1193, 1;
	@%p219 bra 	BB21_331;

	mul.lo.s32 	%r1013, %r432, -921707870;
	shr.u32 	%r1014, %r1013, 31;
	shl.b32 	%r1015, %r1193, 1;
	add.s32 	%r1193, %r1014, %r1015;
	add.s32 	%r1194, %r1194, 1;

BB21_331:
	mov.u32 	%r1016, 126;
	sub.s32 	%r1017, %r1016, %r1194;
	shl.b32 	%r1018, %r1017, 23;
	add.s32 	%r1019, %r1193, 1;
	shr.u32 	%r1020, %r1019, 7;
	add.s32 	%r1021, %r1020, 1;
	shr.u32 	%r1022, %r1021, 1;
	add.s32 	%r1023, %r1022, %r1018;
	or.b32  	%r1024, %r1023, %r428;
	mov.b32 	 %f1084, %r1024;

BB21_332:
	mul.rn.f32 	%f294, %f1084, %f1084;
	add.s32 	%r439, %r1195, 1;
	and.b32  	%r440, %r439, 1;
	setp.eq.s32	%p220, %r440, 0;
	@%p220 bra 	BB21_359;
	bra.uni 	BB21_333;

BB21_359:
	mov.f32 	%f871, 0f3C08839E;
	mov.f32 	%f872, 0fB94CA1F9;
	fma.rn.f32 	%f1085, %f872, %f294, %f871;
	bra.uni 	BB21_360;

BB21_335:
	setp.ne.s32	%p192, %r489, 5;
	mov.f32 	%f1127, %f832;
	@%p192 bra 	BB21_408;

	mul.f32 	%f1078, %f190, 0f40490FDC;
	abs.f32 	%f833, %f1078;
	setp.neu.f32	%p198, %f833, 0f7F800000;
	@%p198 bra 	BB21_338;

	mov.f32 	%f834, 0f00000000;
	mul.rn.f32 	%f1078, %f1078, %f834;

BB21_338:
	mul.f32 	%f835, %f1078, 0f3F22F983;
	cvt.rni.s32.f32	%r1185, %f835;
	cvt.rn.f32.s32	%f836, %r1185;
	neg.f32 	%f837, %f836;
	mov.f32 	%f838, 0f3FC90FDA;
	fma.rn.f32 	%f839, %f837, %f838, %f1078;
	mov.f32 	%f840, 0f33A22168;
	fma.rn.f32 	%f841, %f837, %f840, %f839;
	mov.f32 	%f842, 0f27C234C5;
	fma.rn.f32 	%f1079, %f837, %f842, %f841;
	abs.f32 	%f843, %f1078;
	setp.leu.f32	%p199, %f843, 0f47CE4780;
	@%p199 bra 	BB21_348;

	mov.b32 	 %r368, %f1078;
	shr.u32 	%r369, %r368, 23;
	bfe.u32 	%r938, %r368, 23, 8;
	add.s32 	%r939, %r938, -128;
	shl.b32 	%r940, %r368, 8;
	or.b32  	%r370, %r940, -2147483648;
	shr.u32 	%r371, %r939, 5;
	mov.u32 	%r1177, 0;
	mov.u64 	%rd137, __cudart_i2opi_f;
	mov.u32 	%r1176, -6;
	mov.u64 	%rd153, %rd1;

BB21_340:
	.pragma "nounroll";
	ld.const.u32 	%r943, [%rd137];
	// inline asm
	{
	mad.lo.cc.u32   %r941, %r943, %r370, %r1177;
	madc.hi.u32     %r1177, %r943, %r370,  0;
	}
	// inline asm
	st.local.u32 	[%rd153], %r941;
	add.s64 	%rd153, %rd153, 4;
	add.s64 	%rd137, %rd137, 4;
	add.s32 	%r1176, %r1176, 1;
	setp.ne.s32	%p200, %r1176, 0;
	@%p200 bra 	BB21_340;

	and.b32  	%r376, %r368, -2147483648;
	st.local.u32 	[%rd12], %r1177;
	mov.u32 	%r946, 6;
	sub.s32 	%r947, %r946, %r371;
	mul.wide.s32 	%rd118, %r947, 4;
	add.s64 	%rd62, %rd1, %rd118;
	ld.local.u32 	%r1178, [%rd62];
	ld.local.u32 	%r1179, [%rd62+-4];
	and.b32  	%r379, %r369, 31;
	setp.eq.s32	%p201, %r379, 0;
	@%p201 bra 	BB21_343;

	mov.u32 	%r948, 32;
	sub.s32 	%r949, %r948, %r379;
	shr.u32 	%r950, %r1179, %r949;
	shl.b32 	%r951, %r1178, %r379;
	add.s32 	%r1178, %r950, %r951;
	ld.local.u32 	%r952, [%rd62+-8];
	shr.u32 	%r953, %r952, %r949;
	shl.b32 	%r954, %r1179, %r379;
	add.s32 	%r1179, %r953, %r954;

BB21_343:
	shr.u32 	%r955, %r1179, 30;
	shl.b32 	%r956, %r1178, 2;
	add.s32 	%r1180, %r955, %r956;
	shl.b32 	%r385, %r1179, 2;
	shr.u32 	%r957, %r1180, 31;
	shr.u32 	%r958, %r1178, 30;
	add.s32 	%r386, %r957, %r958;
	setp.eq.s32	%p202, %r957, 0;
	mov.u32 	%r1181, %r376;
	mov.u32 	%r1182, %r385;
	@%p202 bra 	BB21_345;

	not.b32 	%r959, %r1180;
	neg.s32 	%r387, %r385;
	setp.eq.s32	%p203, %r385, 0;
	selp.u32	%r960, 1, 0, %p203;
	add.s32 	%r1180, %r960, %r959;
	xor.b32  	%r389, %r376, -2147483648;
	mov.u32 	%r1181, %r389;
	mov.u32 	%r1182, %r387;

BB21_345:
	mov.u32 	%r391, %r1181;
	neg.s32 	%r961, %r386;
	setp.eq.s32	%p204, %r376, 0;
	selp.b32	%r1185, %r386, %r961, %p204;
	clz.b32 	%r1184, %r1180;
	setp.eq.s32	%p205, %r1184, 0;
	shl.b32 	%r962, %r1180, %r1184;
	mov.u32 	%r963, 32;
	sub.s32 	%r964, %r963, %r1184;
	shr.u32 	%r965, %r1182, %r964;
	add.s32 	%r966, %r965, %r962;
	selp.b32	%r395, %r1180, %r966, %p205;
	mov.u32 	%r967, -921707870;
	mul.hi.u32 	%r1183, %r395, %r967;
	setp.lt.s32	%p206, %r1183, 1;
	@%p206 bra 	BB21_347;

	mul.lo.s32 	%r968, %r395, -921707870;
	shr.u32 	%r969, %r968, 31;
	shl.b32 	%r970, %r1183, 1;
	add.s32 	%r1183, %r969, %r970;
	add.s32 	%r1184, %r1184, 1;

BB21_347:
	mov.u32 	%r971, 126;
	sub.s32 	%r972, %r971, %r1184;
	shl.b32 	%r973, %r972, 23;
	add.s32 	%r974, %r1183, 1;
	shr.u32 	%r975, %r974, 7;
	add.s32 	%r976, %r975, 1;
	shr.u32 	%r977, %r976, 1;
	add.s32 	%r978, %r977, %r973;
	or.b32  	%r979, %r978, %r391;
	mov.b32 	 %f1079, %r979;

BB21_348:
	mul.rn.f32 	%f275, %f1079, %f1079;
	add.s32 	%r402, %r1185, 1;
	and.b32  	%r403, %r402, 1;
	setp.eq.s32	%p207, %r403, 0;
	@%p207 bra 	BB21_350;
	bra.uni 	BB21_349;

BB21_350:
	mov.f32 	%f846, 0f3C08839E;
	mov.f32 	%f847, 0fB94CA1F9;
	fma.rn.f32 	%f1080, %f847, %f275, %f846;
	bra.uni 	BB21_351;

BB21_381:
	mov.f32 	%f893, 0fBAB6061A;
	mov.f32 	%f894, 0f37CCF5CE;
	fma.rn.f32 	%f1090, %f894, %f313, %f893;

BB21_383:
	@%p233 bra 	BB21_385;
	bra.uni 	BB21_384;

BB21_385:
	mov.f32 	%f900, 0fBE2AAAA3;
	fma.rn.f32 	%f901, %f1090, %f313, %f900;
	mov.f32 	%f902, 0f00000000;
	fma.rn.f32 	%f1091, %f901, %f313, %f902;
	bra.uni 	BB21_386;

BB21_384:
	mov.f32 	%f897, 0f3D2AAAA5;
	fma.rn.f32 	%f898, %f1090, %f313, %f897;
	mov.f32 	%f899, 0fBF000000;
	fma.rn.f32 	%f1091, %f898, %f313, %f899;

BB21_386:
	fma.rn.f32 	%f1092, %f1091, %f1089, %f1089;
	@%p233 bra 	BB21_388;

	mov.f32 	%f903, 0f3F800000;
	fma.rn.f32 	%f1092, %f1091, %f313, %f903;

BB21_388:
	and.b32  	%r1070, %r476, 2;
	setp.eq.s32	%p236, %r1070, 0;
	@%p236 bra 	BB21_390;

	mov.f32 	%f904, 0f00000000;
	mov.f32 	%f905, 0fBF800000;
	fma.rn.f32 	%f1092, %f1092, %f905, %f904;

BB21_390:
	fma.rn.f32 	%f325, %f1092, 0f3F000000, 0f3F000000;
	mov.f32 	%f1127, %f325;
	bra.uni 	BB21_408;

BB21_396:
	mov.f32 	%f929, 0fBAB6061A;
	mov.f32 	%f930, 0f37CCF5CE;
	fma.rn.f32 	%f1093, %f930, %f330, %f929;

BB21_398:
	@%p241 bra 	BB21_400;
	bra.uni 	BB21_399;

BB21_400:
	mov.f32 	%f936, 0fBE2AAAA3;
	fma.rn.f32 	%f937, %f1093, %f330, %f936;
	mov.f32 	%f938, 0f00000000;
	fma.rn.f32 	%f1094, %f937, %f330, %f938;
	bra.uni 	BB21_401;

BB21_315:
	setp.geu.f32	%p239, %f190, 0f40000000;
	mov.f32 	%f1125, %f832;
	mov.f32 	%f1127, %f1125;
	@%p239 bra 	BB21_408;

	ld.global.f32 	%f910, [%rd79+24];
	ld.global.f32 	%f911, [%rd79+20];
	fma.rn.f32 	%f912, %f190, %f910, %f911;
	ld.global.f32 	%f913, [%rd79+16];
	fma.rn.f32 	%f914, %f190, %f912, %f913;
	ld.global.f32 	%f915, [%rd79+12];
	fma.rn.f32 	%f327, %f190, %f914, %f915;
	mov.f32 	%f1127, %f327;
	bra.uni 	BB21_408;

BB21_399:
	mov.f32 	%f933, 0f3D2AAAA5;
	fma.rn.f32 	%f934, %f1093, %f330, %f933;
	mov.f32 	%f935, 0fBF000000;
	fma.rn.f32 	%f1094, %f934, %f330, %f935;

BB21_401:
	fma.rn.f32 	%f1095, %f1094, %f329, %f329;
	@%p241 bra 	BB21_403;

	mov.f32 	%f939, 0f3F800000;
	fma.rn.f32 	%f1095, %f1094, %f330, %f939;

BB21_403:
	and.b32  	%r1071, %r478, 2;
	setp.eq.s32	%p244, %r1071, 0;
	@%p244 bra 	BB21_405;

	mov.f32 	%f940, 0f00000000;
	mov.f32 	%f941, 0fBF800000;
	fma.rn.f32 	%f1095, %f1095, %f941, %f940;

BB21_405:
	cvt.rzi.f32.f32	%f942, %f190;
	setp.neu.f32	%p245, %f942, %f190;
	@%p245 bra 	BB21_407;

	mov.f32 	%f943, 0f00000000;
	mul.rn.f32 	%f1095, %f190, %f943;

BB21_407:
	mul.f32 	%f944, %f190, 0f40490FDC;
	div.full.f32 	%f344, %f1095, %f944;
	mov.f32 	%f1127, %f344;
	bra.uni 	BB21_408;

BB21_333:
	mov.f32 	%f869, 0fBAB6061A;
	mov.f32 	%f870, 0f37CCF5CE;
	fma.rn.f32 	%f1085, %f870, %f294, %f869;

BB21_360:
	@%p220 bra 	BB21_362;
	bra.uni 	BB21_361;

BB21_362:
	mov.f32 	%f876, 0fBE2AAAA3;
	fma.rn.f32 	%f877, %f1085, %f294, %f876;
	mov.f32 	%f878, 0f00000000;
	fma.rn.f32 	%f1086, %f877, %f294, %f878;
	bra.uni 	BB21_363;

BB21_361:
	mov.f32 	%f873, 0f3D2AAAA5;
	fma.rn.f32 	%f874, %f1085, %f294, %f873;
	mov.f32 	%f875, 0fBF000000;
	fma.rn.f32 	%f1086, %f874, %f294, %f875;

BB21_363:
	fma.rn.f32 	%f1087, %f1086, %f1084, %f1084;
	@%p220 bra 	BB21_365;

	mov.f32 	%f879, 0f3F800000;
	fma.rn.f32 	%f1087, %f1086, %f294, %f879;

BB21_365:
	and.b32  	%r1025, %r439, 2;
	setp.eq.s32	%p223, %r1025, 0;
	@%p223 bra 	BB21_367;

	mov.f32 	%f880, 0f00000000;
	mov.f32 	%f881, 0fBF800000;
	fma.rn.f32 	%f1087, %f1087, %f881, %f880;

BB21_367:
	fma.rn.f32 	%f306, %f1087, 0f3EEB851F, 0f3F0A3D71;
	mov.f32 	%f1127, %f306;
	bra.uni 	BB21_408;

BB21_349:
	mov.f32 	%f844, 0fBAB6061A;
	mov.f32 	%f845, 0f37CCF5CE;
	fma.rn.f32 	%f1080, %f845, %f275, %f844;

BB21_351:
	@%p207 bra 	BB21_353;
	bra.uni 	BB21_352;

BB21_353:
	mov.f32 	%f851, 0fBE2AAAA3;
	fma.rn.f32 	%f852, %f1080, %f275, %f851;
	mov.f32 	%f853, 0f00000000;
	fma.rn.f32 	%f1081, %f852, %f275, %f853;
	bra.uni 	BB21_354;

BB21_352:
	mov.f32 	%f848, 0f3D2AAAA5;
	fma.rn.f32 	%f849, %f1080, %f275, %f848;
	mov.f32 	%f850, 0fBF000000;
	fma.rn.f32 	%f1081, %f849, %f275, %f850;

BB21_354:
	fma.rn.f32 	%f1082, %f1081, %f1079, %f1079;
	@%p207 bra 	BB21_356;

	mov.f32 	%f854, 0f3F800000;
	fma.rn.f32 	%f1082, %f1081, %f275, %f854;

BB21_356:
	and.b32  	%r980, %r402, 2;
	setp.eq.s32	%p210, %r980, 0;
	@%p210 bra 	BB21_358;

	mov.f32 	%f855, 0f00000000;
	mov.f32 	%f856, 0fBF800000;
	fma.rn.f32 	%f1082, %f1082, %f856, %f855;

BB21_358:
	fma.rn.f32 	%f857, %f1082, 0f3E23D70A, 0f3F000000;
	fma.rn.f32 	%f287, %f1082, %f857, 0f3EAE147B;
	mov.f32 	%f1127, %f287;

BB21_408:
	mov.f32 	%f345, %f1127;
	mul.f32 	%f946, %f1077, %f345;
	fma.rn.f32 	%f1104, %f711, %f946, %f1104;
	fma.rn.f32 	%f1099, %f710, %f946, %f1099;
	fma.rn.f32 	%f1109, %f712, %f946, %f1109;
	fma.rn.f32 	%f1114, %f713, %f946, %f1114;
	add.f32 	%f1119, %f1119, %f946;
	add.s32 	%r1145, %r1145, 1;
	add.s32 	%r1144, %r1144, 1;
	setp.lt.u32	%p246, %r1144, %r20;
	mov.f32 	%f1098, %f1099;
	mov.f32 	%f1103, %f1104;
	mov.f32 	%f1108, %f1109;
	mov.f32 	%f1113, %f1114;
	mov.f32 	%f1118, %f1119;
	mov.f32 	%f1126, %f832;
	@%p246 bra 	BB21_211;
	bra.uni 	BB21_409;

BB21_11:
	mov.f32 	%f1115, %f1126;
	mov.f32 	%f1110, %f1126;
	mov.f32 	%f1105, %f1126;
	mov.f32 	%f1100, %f1126;
	mov.f32 	%f1118, %f1126;
	mov.f32 	%f1120, %f1126;
	mov.f32 	%f1128, %f1126;
	setp.ge.u32	%p15, %r1144, %r20;
	@%p15 bra 	BB21_409;

BB21_12:
	mul.wide.u32 	%rd95, %r1145, 16;
	add.s64 	%rd96, %rd80, %rd95;
	ld.shared.v4.f32 	{%f458, %f459, %f460, %f461}, [%rd96];
	add.s32 	%r522, %r1144, %r16;
	cvt.rn.f32.u32	%f462, %r522;
	sub.f32 	%f463, %f462, %f8;
	add.f32 	%f464, %f463, 0f3F000000;
	mul.f32 	%f465, %f1015, %f464;
	div.full.f32 	%f466, %f465, %f400;
	abs.f32 	%f19, %f466;
	mov.f32 	%f1039, %f404;
	@%p1 bra 	BB21_111;

	mul.f32 	%f20, %f19, %f398;
	mov.f32 	%f467, 0f00000000;
	setp.gt.s32	%p16, %r490, 2;
	@%p16 bra 	BB21_20;

	@%p8 bra 	BB21_95;

	setp.eq.s32	%p23, %r490, 1;
	@%p23 bra 	BB21_94;
	bra.uni 	BB21_16;

BB21_94:
	setp.lt.f32	%p64, %f20, 0f3F800000;
	mov.f32 	%f541, 0f3F800000;
	sub.f32 	%f542, %f541, %f20;
	selp.f32	%f78, %f542, 0f00000000, %p64;
	mov.f32 	%f1039, %f78;
	bra.uni 	BB21_111;

BB21_20:
	setp.gt.s32	%p17, %r490, 4;
	@%p17 bra 	BB21_37;

	setp.eq.s32	%p20, %r490, 3;
	@%p20 bra 	BB21_71;
	bra.uni 	BB21_22;

BB21_71:
	mul.f32 	%f1026, %f20, 0f40490FDC;
	abs.f32 	%f517, %f1026;
	setp.neu.f32	%p51, %f517, 0f7F800000;
	@%p51 bra 	BB21_73;

	mov.f32 	%f518, 0f00000000;
	mul.rn.f32 	%f1026, %f1026, %f518;

BB21_73:
	mul.f32 	%f519, %f1026, 0f3F22F983;
	cvt.rni.s32.f32	%r1113, %f519;
	cvt.rn.f32.s32	%f520, %r1113;
	neg.f32 	%f521, %f520;
	mov.f32 	%f522, 0f3FC90FDA;
	fma.rn.f32 	%f523, %f521, %f522, %f1026;
	mov.f32 	%f524, 0f33A22168;
	fma.rn.f32 	%f525, %f521, %f524, %f523;
	mov.f32 	%f526, 0f27C234C5;
	fma.rn.f32 	%f1027, %f521, %f526, %f525;
	abs.f32 	%f527, %f1026;
	setp.leu.f32	%p52, %f527, 0f47CE4780;
	@%p52 bra 	BB21_83;

	mov.b32 	 %r99, %f1026;
	shr.u32 	%r100, %r99, 23;
	bfe.u32 	%r616, %r99, 23, 8;
	add.s32 	%r617, %r616, -128;
	shl.b32 	%r618, %r99, 8;
	or.b32  	%r101, %r618, -2147483648;
	shr.u32 	%r102, %r617, 5;
	mov.u32 	%r1105, 0;
	mov.u64 	%rd130, __cudart_i2opi_f;
	mov.u32 	%r1104, -6;
	mov.u64 	%rd160, %rd1;

BB21_75:
	.pragma "nounroll";
	ld.const.u32 	%r621, [%rd130];
	// inline asm
	{
	mad.lo.cc.u32   %r619, %r621, %r101, %r1105;
	madc.hi.u32     %r1105, %r621, %r101,  0;
	}
	// inline asm
	st.local.u32 	[%rd160], %r619;
	add.s64 	%rd160, %rd160, 4;
	add.s64 	%rd130, %rd130, 4;
	add.s32 	%r1104, %r1104, 1;
	setp.ne.s32	%p53, %r1104, 0;
	@%p53 bra 	BB21_75;

	and.b32  	%r107, %r99, -2147483648;
	st.local.u32 	[%rd12], %r1105;
	mov.u32 	%r624, 6;
	sub.s32 	%r625, %r624, %r102;
	mul.wide.s32 	%rd102, %r625, 4;
	add.s64 	%rd27, %rd1, %rd102;
	ld.local.u32 	%r1106, [%rd27];
	ld.local.u32 	%r1107, [%rd27+-4];
	and.b32  	%r110, %r100, 31;
	setp.eq.s32	%p54, %r110, 0;
	@%p54 bra 	BB21_78;

	mov.u32 	%r626, 32;
	sub.s32 	%r627, %r626, %r110;
	shr.u32 	%r628, %r1107, %r627;
	shl.b32 	%r629, %r1106, %r110;
	add.s32 	%r1106, %r628, %r629;
	ld.local.u32 	%r630, [%rd27+-8];
	shr.u32 	%r631, %r630, %r627;
	shl.b32 	%r632, %r1107, %r110;
	add.s32 	%r1107, %r631, %r632;

BB21_78:
	shr.u32 	%r633, %r1107, 30;
	shl.b32 	%r634, %r1106, 2;
	add.s32 	%r1108, %r633, %r634;
	shl.b32 	%r116, %r1107, 2;
	shr.u32 	%r635, %r1108, 31;
	shr.u32 	%r636, %r1106, 30;
	add.s32 	%r117, %r635, %r636;
	setp.eq.s32	%p55, %r635, 0;
	mov.u32 	%r1109, %r107;
	mov.u32 	%r1110, %r116;
	@%p55 bra 	BB21_80;

	not.b32 	%r637, %r1108;
	neg.s32 	%r118, %r116;
	setp.eq.s32	%p56, %r116, 0;
	selp.u32	%r638, 1, 0, %p56;
	add.s32 	%r1108, %r638, %r637;
	xor.b32  	%r120, %r107, -2147483648;
	mov.u32 	%r1109, %r120;
	mov.u32 	%r1110, %r118;

BB21_80:
	mov.u32 	%r122, %r1109;
	neg.s32 	%r639, %r117;
	setp.eq.s32	%p57, %r107, 0;
	selp.b32	%r1113, %r117, %r639, %p57;
	clz.b32 	%r1112, %r1108;
	setp.eq.s32	%p58, %r1112, 0;
	shl.b32 	%r640, %r1108, %r1112;
	mov.u32 	%r641, 32;
	sub.s32 	%r642, %r641, %r1112;
	shr.u32 	%r643, %r1110, %r642;
	add.s32 	%r644, %r643, %r640;
	selp.b32	%r126, %r1108, %r644, %p58;
	mov.u32 	%r645, -921707870;
	mul.hi.u32 	%r1111, %r126, %r645;
	setp.lt.s32	%p59, %r1111, 1;
	@%p59 bra 	BB21_82;

	mul.lo.s32 	%r646, %r126, -921707870;
	shr.u32 	%r647, %r646, 31;
	shl.b32 	%r648, %r1111, 1;
	add.s32 	%r1111, %r647, %r648;
	add.s32 	%r1112, %r1112, 1;

BB21_82:
	mov.u32 	%r649, 126;
	sub.s32 	%r650, %r649, %r1112;
	shl.b32 	%r651, %r650, 23;
	add.s32 	%r652, %r1111, 1;
	shr.u32 	%r653, %r652, 7;
	add.s32 	%r654, %r653, 1;
	shr.u32 	%r655, %r654, 1;
	add.s32 	%r656, %r655, %r651;
	or.b32  	%r657, %r656, %r122;
	mov.b32 	 %f1027, %r657;

BB21_83:
	mul.rn.f32 	%f65, %f1027, %f1027;
	add.s32 	%r133, %r1113, 1;
	and.b32  	%r134, %r133, 1;
	setp.eq.s32	%p60, %r134, 0;
	@%p60 bra 	BB21_85;
	bra.uni 	BB21_84;

BB21_85:
	mov.f32 	%f530, 0f3C08839E;
	mov.f32 	%f531, 0fB94CA1F9;
	fma.rn.f32 	%f1028, %f531, %f65, %f530;
	bra.uni 	BB21_86;

BB21_37:
	add.s32 	%r523, %r490, -9;
	setp.lt.u32	%p18, %r523, 2;
	@%p18 bra 	BB21_97;
	bra.uni 	BB21_38;

BB21_97:
	setp.eq.f32	%p67, %f20, 0f00000000;
	mov.f32 	%f1034, %f404;
	mov.f32 	%f1039, %f1034;
	@%p67 bra 	BB21_111;

	add.f32 	%f557, %f20, %f20;
	cvt.rni.f32.f32	%f558, %f557;
	cvt.rzi.s32.f32	%r135, %f558;
	neg.f32 	%f559, %f558;
	fma.rn.f32 	%f561, %f559, %f406, %f20;
	mul.f32 	%f562, %f561, 0f34222169;
	mov.f32 	%f563, 0f40490FDA;
	fma.rn.f32 	%f81, %f561, %f563, %f562;
	mul.rn.f32 	%f82, %f81, %f81;
	and.b32  	%r136, %r135, 1;
	setp.eq.s32	%p68, %r136, 0;
	@%p68 bra 	BB21_100;
	bra.uni 	BB21_99;

BB21_100:
	mov.f32 	%f566, 0f3C08839E;
	mov.f32 	%f567, 0fB94CA1F9;
	fma.rn.f32 	%f1031, %f567, %f82, %f566;
	bra.uni 	BB21_101;

BB21_95:
	mov.f32 	%f1035, %f404;
	mov.f32 	%f1039, %f1035;
	bra.uni 	BB21_111;

BB21_16:
	setp.eq.s32	%p24, %r490, 2;
	mov.f32 	%f1037, %f467;
	mov.f32 	%f1039, %f1037;
	@%p24 bra 	BB21_17;
	bra.uni 	BB21_111;

BB21_17:
	setp.lt.f32	%p65, %f20, 0f3F800000;
	@%p65 bra 	BB21_96;
	bra.uni 	BB21_18;

BB21_96:
	ld.global.f32 	%f551, [%rd79];
	ld.global.f32 	%f552, [%rd79+8];
	ld.global.f32 	%f553, [%rd79+4];
	fma.rn.f32 	%f554, %f20, %f552, %f553;
	mul.f32 	%f555, %f20, %f554;
	fma.rn.f32 	%f80, %f20, %f555, %f551;
	mov.f32 	%f1039, %f80;
	bra.uni 	BB21_111;

BB21_22:
	setp.eq.s32	%p21, %r490, 4;
	mov.f32 	%f1036, %f467;
	mov.f32 	%f1039, %f1036;
	@%p21 bra 	BB21_23;
	bra.uni 	BB21_111;

BB21_23:
	mul.f32 	%f1021, %f20, 0f40490FDC;
	abs.f32 	%f493, %f1021;
	setp.neu.f32	%p38, %f493, 0f7F800000;
	@%p38 bra 	BB21_25;

	mov.f32 	%f494, 0f00000000;
	mul.rn.f32 	%f1021, %f1021, %f494;

BB21_25:
	mul.f32 	%f495, %f1021, 0f3F22F983;
	cvt.rni.s32.f32	%r1103, %f495;
	cvt.rn.f32.s32	%f496, %r1103;
	neg.f32 	%f497, %f496;
	mov.f32 	%f498, 0f3FC90FDA;
	fma.rn.f32 	%f499, %f497, %f498, %f1021;
	mov.f32 	%f500, 0f33A22168;
	fma.rn.f32 	%f501, %f497, %f500, %f499;
	mov.f32 	%f502, 0f27C234C5;
	fma.rn.f32 	%f1022, %f497, %f502, %f501;
	abs.f32 	%f503, %f1021;
	setp.leu.f32	%p39, %f503, 0f47CE4780;
	@%p39 bra 	BB21_35;

	mov.b32 	 %r62, %f1021;
	shr.u32 	%r63, %r62, 23;
	bfe.u32 	%r571, %r62, 23, 8;
	add.s32 	%r572, %r571, -128;
	shl.b32 	%r573, %r62, 8;
	or.b32  	%r64, %r573, -2147483648;
	shr.u32 	%r65, %r572, 5;
	mov.u32 	%r1095, 0;
	mov.u64 	%rd129, __cudart_i2opi_f;
	mov.u32 	%r1094, -6;
	mov.u64 	%rd161, %rd1;

BB21_27:
	.pragma "nounroll";
	ld.const.u32 	%r576, [%rd129];
	// inline asm
	{
	mad.lo.cc.u32   %r574, %r576, %r64, %r1095;
	madc.hi.u32     %r1095, %r576, %r64,  0;
	}
	// inline asm
	st.local.u32 	[%rd161], %r574;
	add.s64 	%rd161, %rd161, 4;
	add.s64 	%rd129, %rd129, 4;
	add.s32 	%r1094, %r1094, 1;
	setp.ne.s32	%p40, %r1094, 0;
	@%p40 bra 	BB21_27;

	and.b32  	%r70, %r62, -2147483648;
	st.local.u32 	[%rd12], %r1095;
	mov.u32 	%r579, 6;
	sub.s32 	%r580, %r579, %r65;
	mul.wide.s32 	%rd100, %r580, 4;
	add.s64 	%rd22, %rd1, %rd100;
	ld.local.u32 	%r1096, [%rd22];
	ld.local.u32 	%r1097, [%rd22+-4];
	and.b32  	%r73, %r63, 31;
	setp.eq.s32	%p41, %r73, 0;
	@%p41 bra 	BB21_30;

	mov.u32 	%r581, 32;
	sub.s32 	%r582, %r581, %r73;
	shr.u32 	%r583, %r1097, %r582;
	shl.b32 	%r584, %r1096, %r73;
	add.s32 	%r1096, %r583, %r584;
	ld.local.u32 	%r585, [%rd22+-8];
	shr.u32 	%r586, %r585, %r582;
	shl.b32 	%r587, %r1097, %r73;
	add.s32 	%r1097, %r586, %r587;

BB21_30:
	shr.u32 	%r588, %r1097, 30;
	shl.b32 	%r589, %r1096, 2;
	add.s32 	%r1098, %r588, %r589;
	shl.b32 	%r79, %r1097, 2;
	shr.u32 	%r590, %r1098, 31;
	shr.u32 	%r591, %r1096, 30;
	add.s32 	%r80, %r590, %r591;
	setp.eq.s32	%p42, %r590, 0;
	mov.u32 	%r1099, %r70;
	mov.u32 	%r1100, %r79;
	@%p42 bra 	BB21_32;

	not.b32 	%r592, %r1098;
	neg.s32 	%r81, %r79;
	setp.eq.s32	%p43, %r79, 0;
	selp.u32	%r593, 1, 0, %p43;
	add.s32 	%r1098, %r593, %r592;
	xor.b32  	%r83, %r70, -2147483648;
	mov.u32 	%r1099, %r83;
	mov.u32 	%r1100, %r81;

BB21_32:
	mov.u32 	%r85, %r1099;
	neg.s32 	%r594, %r80;
	setp.eq.s32	%p44, %r70, 0;
	selp.b32	%r1103, %r80, %r594, %p44;
	clz.b32 	%r1102, %r1098;
	setp.eq.s32	%p45, %r1102, 0;
	shl.b32 	%r595, %r1098, %r1102;
	mov.u32 	%r596, 32;
	sub.s32 	%r597, %r596, %r1102;
	shr.u32 	%r598, %r1100, %r597;
	add.s32 	%r599, %r598, %r595;
	selp.b32	%r89, %r1098, %r599, %p45;
	mov.u32 	%r600, -921707870;
	mul.hi.u32 	%r1101, %r89, %r600;
	setp.lt.s32	%p46, %r1101, 1;
	@%p46 bra 	BB21_34;

	mul.lo.s32 	%r601, %r89, -921707870;
	shr.u32 	%r602, %r601, 31;
	shl.b32 	%r603, %r1101, 1;
	add.s32 	%r1101, %r602, %r603;
	add.s32 	%r1102, %r1102, 1;

BB21_34:
	mov.u32 	%r604, 126;
	sub.s32 	%r605, %r604, %r1102;
	shl.b32 	%r606, %r605, 23;
	add.s32 	%r607, %r1101, 1;
	shr.u32 	%r608, %r607, 7;
	add.s32 	%r609, %r608, 1;
	shr.u32 	%r610, %r609, 1;
	add.s32 	%r611, %r610, %r606;
	or.b32  	%r612, %r611, %r85;
	mov.b32 	 %f1022, %r612;

BB21_35:
	mul.rn.f32 	%f46, %f1022, %f1022;
	add.s32 	%r96, %r1103, 1;
	and.b32  	%r97, %r96, 1;
	setp.eq.s32	%p47, %r97, 0;
	@%p47 bra 	BB21_62;
	bra.uni 	BB21_36;

BB21_62:
	mov.f32 	%f506, 0f3C08839E;
	mov.f32 	%f507, 0fB94CA1F9;
	fma.rn.f32 	%f1023, %f507, %f46, %f506;
	bra.uni 	BB21_63;

BB21_38:
	setp.ne.s32	%p19, %r490, 5;
	mov.f32 	%f1039, %f467;
	@%p19 bra 	BB21_111;

	mul.f32 	%f1016, %f20, 0f40490FDC;
	abs.f32 	%f468, %f1016;
	setp.neu.f32	%p25, %f468, 0f7F800000;
	@%p25 bra 	BB21_41;

	mov.f32 	%f469, 0f00000000;
	mul.rn.f32 	%f1016, %f1016, %f469;

BB21_41:
	mul.f32 	%f470, %f1016, 0f3F22F983;
	cvt.rni.s32.f32	%r1093, %f470;
	cvt.rn.f32.s32	%f471, %r1093;
	neg.f32 	%f472, %f471;
	mov.f32 	%f473, 0f3FC90FDA;
	fma.rn.f32 	%f474, %f472, %f473, %f1016;
	mov.f32 	%f475, 0f33A22168;
	fma.rn.f32 	%f476, %f472, %f475, %f474;
	mov.f32 	%f477, 0f27C234C5;
	fma.rn.f32 	%f1017, %f472, %f477, %f476;
	abs.f32 	%f478, %f1016;
	setp.leu.f32	%p26, %f478, 0f47CE4780;
	@%p26 bra 	BB21_51;

	mov.b32 	 %r25, %f1016;
	shr.u32 	%r26, %r25, 23;
	bfe.u32 	%r526, %r25, 23, 8;
	add.s32 	%r527, %r526, -128;
	shl.b32 	%r528, %r25, 8;
	or.b32  	%r27, %r528, -2147483648;
	shr.u32 	%r28, %r527, 5;
	mov.u32 	%r1085, 0;
	mov.u64 	%rd128, __cudart_i2opi_f;
	mov.u32 	%r1084, -6;
	mov.u64 	%rd162, %rd1;

BB21_43:
	.pragma "nounroll";
	mov.u64 	%rd14, %rd162;
	ld.const.u32 	%r531, [%rd128];
	// inline asm
	{
	mad.lo.cc.u32   %r529, %r531, %r27, %r1085;
	madc.hi.u32     %r1085, %r531, %r27,  0;
	}
	// inline asm
	st.local.u32 	[%rd14], %r529;
	add.s64 	%rd15, %rd14, 4;
	add.s64 	%rd128, %rd128, 4;
	add.s32 	%r1084, %r1084, 1;
	setp.ne.s32	%p27, %r1084, 0;
	mov.u64 	%rd162, %rd15;
	@%p27 bra 	BB21_43;

	and.b32  	%r33, %r25, -2147483648;
	st.local.u32 	[%rd12], %r1085;
	mov.u32 	%r534, 6;
	sub.s32 	%r535, %r534, %r28;
	mul.wide.s32 	%rd98, %r535, 4;
	add.s64 	%rd17, %rd1, %rd98;
	ld.local.u32 	%r1086, [%rd17];
	ld.local.u32 	%r1087, [%rd17+-4];
	and.b32  	%r36, %r26, 31;
	setp.eq.s32	%p28, %r36, 0;
	@%p28 bra 	BB21_46;

	mov.u32 	%r536, 32;
	sub.s32 	%r537, %r536, %r36;
	shr.u32 	%r538, %r1087, %r537;
	shl.b32 	%r539, %r1086, %r36;
	add.s32 	%r1086, %r538, %r539;
	ld.local.u32 	%r540, [%rd17+-8];
	shr.u32 	%r541, %r540, %r537;
	shl.b32 	%r542, %r1087, %r36;
	add.s32 	%r1087, %r541, %r542;

BB21_46:
	shr.u32 	%r543, %r1087, 30;
	shl.b32 	%r544, %r1086, 2;
	add.s32 	%r1088, %r543, %r544;
	shl.b32 	%r42, %r1087, 2;
	shr.u32 	%r545, %r1088, 31;
	shr.u32 	%r546, %r1086, 30;
	add.s32 	%r43, %r545, %r546;
	setp.eq.s32	%p29, %r545, 0;
	mov.u32 	%r1089, %r33;
	mov.u32 	%r1090, %r42;
	@%p29 bra 	BB21_48;

	not.b32 	%r547, %r1088;
	neg.s32 	%r44, %r42;
	setp.eq.s32	%p30, %r42, 0;
	selp.u32	%r548, 1, 0, %p30;
	add.s32 	%r1088, %r548, %r547;
	xor.b32  	%r46, %r33, -2147483648;
	mov.u32 	%r1089, %r46;
	mov.u32 	%r1090, %r44;

BB21_48:
	mov.u32 	%r48, %r1089;
	neg.s32 	%r549, %r43;
	setp.eq.s32	%p31, %r33, 0;
	selp.b32	%r1093, %r43, %r549, %p31;
	clz.b32 	%r1092, %r1088;
	setp.eq.s32	%p32, %r1092, 0;
	shl.b32 	%r550, %r1088, %r1092;
	mov.u32 	%r551, 32;
	sub.s32 	%r552, %r551, %r1092;
	shr.u32 	%r553, %r1090, %r552;
	add.s32 	%r554, %r553, %r550;
	selp.b32	%r52, %r1088, %r554, %p32;
	mov.u32 	%r555, -921707870;
	mul.hi.u32 	%r1091, %r52, %r555;
	setp.lt.s32	%p33, %r1091, 1;
	@%p33 bra 	BB21_50;

	mul.lo.s32 	%r556, %r52, -921707870;
	shr.u32 	%r557, %r556, 31;
	shl.b32 	%r558, %r1091, 1;
	add.s32 	%r1091, %r557, %r558;
	add.s32 	%r1092, %r1092, 1;

BB21_50:
	mov.u32 	%r559, 126;
	sub.s32 	%r560, %r559, %r1092;
	shl.b32 	%r561, %r560, 23;
	add.s32 	%r562, %r1091, 1;
	shr.u32 	%r563, %r562, 7;
	add.s32 	%r564, %r563, 1;
	shr.u32 	%r565, %r564, 1;
	add.s32 	%r566, %r565, %r561;
	or.b32  	%r567, %r566, %r48;
	mov.b32 	 %f1017, %r567;

BB21_51:
	mul.rn.f32 	%f27, %f1017, %f1017;
	add.s32 	%r59, %r1093, 1;
	and.b32  	%r60, %r59, 1;
	setp.eq.s32	%p34, %r60, 0;
	@%p34 bra 	BB21_53;
	bra.uni 	BB21_52;

BB21_53:
	mov.f32 	%f481, 0f3C08839E;
	mov.f32 	%f482, 0fB94CA1F9;
	fma.rn.f32 	%f1018, %f482, %f27, %f481;
	bra.uni 	BB21_54;

BB21_84:
	mov.f32 	%f528, 0fBAB6061A;
	mov.f32 	%f529, 0f37CCF5CE;
	fma.rn.f32 	%f1028, %f529, %f65, %f528;

BB21_86:
	@%p60 bra 	BB21_88;
	bra.uni 	BB21_87;

BB21_88:
	mov.f32 	%f535, 0fBE2AAAA3;
	fma.rn.f32 	%f536, %f1028, %f65, %f535;
	mov.f32 	%f537, 0f00000000;
	fma.rn.f32 	%f1029, %f536, %f65, %f537;
	bra.uni 	BB21_89;

BB21_87:
	mov.f32 	%f532, 0f3D2AAAA5;
	fma.rn.f32 	%f533, %f1028, %f65, %f532;
	mov.f32 	%f534, 0fBF000000;
	fma.rn.f32 	%f1029, %f533, %f65, %f534;

BB21_89:
	fma.rn.f32 	%f1030, %f1029, %f1027, %f1027;
	@%p60 bra 	BB21_91;

	mov.f32 	%f538, 0f3F800000;
	fma.rn.f32 	%f1030, %f1029, %f65, %f538;

BB21_91:
	and.b32  	%r658, %r133, 2;
	setp.eq.s32	%p63, %r658, 0;
	@%p63 bra 	BB21_93;

	mov.f32 	%f539, 0f00000000;
	mov.f32 	%f540, 0fBF800000;
	fma.rn.f32 	%f1030, %f1030, %f540, %f539;

BB21_93:
	fma.rn.f32 	%f77, %f1030, 0f3F000000, 0f3F000000;
	mov.f32 	%f1039, %f77;
	bra.uni 	BB21_111;

BB21_99:
	mov.f32 	%f564, 0fBAB6061A;
	mov.f32 	%f565, 0f37CCF5CE;
	fma.rn.f32 	%f1031, %f565, %f82, %f564;

BB21_101:
	@%p68 bra 	BB21_103;
	bra.uni 	BB21_102;

BB21_103:
	mov.f32 	%f571, 0fBE2AAAA3;
	fma.rn.f32 	%f572, %f1031, %f82, %f571;
	mov.f32 	%f573, 0f00000000;
	fma.rn.f32 	%f1032, %f572, %f82, %f573;
	bra.uni 	BB21_104;

BB21_18:
	setp.geu.f32	%p66, %f20, 0f40000000;
	mov.f32 	%f1038, %f467;
	mov.f32 	%f1039, %f1038;
	@%p66 bra 	BB21_111;

	ld.global.f32 	%f545, [%rd79+24];
	ld.global.f32 	%f546, [%rd79+20];
	fma.rn.f32 	%f547, %f20, %f545, %f546;
	ld.global.f32 	%f548, [%rd79+16];
	fma.rn.f32 	%f549, %f20, %f547, %f548;
	ld.global.f32 	%f550, [%rd79+12];
	fma.rn.f32 	%f79, %f20, %f549, %f550;
	mov.f32 	%f1039, %f79;
	bra.uni 	BB21_111;

BB21_102:
	mov.f32 	%f568, 0f3D2AAAA5;
	fma.rn.f32 	%f569, %f1031, %f82, %f568;
	mov.f32 	%f570, 0fBF000000;
	fma.rn.f32 	%f1032, %f569, %f82, %f570;

BB21_104:
	fma.rn.f32 	%f1033, %f1032, %f81, %f81;
	@%p68 bra 	BB21_106;

	mov.f32 	%f574, 0f3F800000;
	fma.rn.f32 	%f1033, %f1032, %f82, %f574;

BB21_106:
	and.b32  	%r659, %r135, 2;
	setp.eq.s32	%p71, %r659, 0;
	@%p71 bra 	BB21_108;

	mov.f32 	%f575, 0f00000000;
	mov.f32 	%f576, 0fBF800000;
	fma.rn.f32 	%f1033, %f1033, %f576, %f575;

BB21_108:
	cvt.rzi.f32.f32	%f577, %f20;
	setp.neu.f32	%p72, %f577, %f20;
	@%p72 bra 	BB21_110;

	mov.f32 	%f578, 0f00000000;
	mul.rn.f32 	%f1033, %f20, %f578;

BB21_110:
	mul.f32 	%f579, %f20, 0f40490FDC;
	div.full.f32 	%f96, %f1033, %f579;
	mov.f32 	%f1039, %f96;
	bra.uni 	BB21_111;

BB21_36:
	mov.f32 	%f504, 0fBAB6061A;
	mov.f32 	%f505, 0f37CCF5CE;
	fma.rn.f32 	%f1023, %f505, %f46, %f504;

BB21_63:
	@%p47 bra 	BB21_65;
	bra.uni 	BB21_64;

BB21_65:
	mov.f32 	%f511, 0fBE2AAAA3;
	fma.rn.f32 	%f512, %f1023, %f46, %f511;
	mov.f32 	%f513, 0f00000000;
	fma.rn.f32 	%f1024, %f512, %f46, %f513;
	bra.uni 	BB21_66;

BB21_64:
	mov.f32 	%f508, 0f3D2AAAA5;
	fma.rn.f32 	%f509, %f1023, %f46, %f508;
	mov.f32 	%f510, 0fBF000000;
	fma.rn.f32 	%f1024, %f509, %f46, %f510;

BB21_66:
	fma.rn.f32 	%f1025, %f1024, %f1022, %f1022;
	@%p47 bra 	BB21_68;

	mov.f32 	%f514, 0f3F800000;
	fma.rn.f32 	%f1025, %f1024, %f46, %f514;

BB21_68:
	and.b32  	%r613, %r96, 2;
	setp.eq.s32	%p50, %r613, 0;
	@%p50 bra 	BB21_70;

	mov.f32 	%f515, 0f00000000;
	mov.f32 	%f516, 0fBF800000;
	fma.rn.f32 	%f1025, %f1025, %f516, %f515;

BB21_70:
	fma.rn.f32 	%f58, %f1025, 0f3EEB851F, 0f3F0A3D71;
	mov.f32 	%f1039, %f58;
	bra.uni 	BB21_111;

BB21_52:
	mov.f32 	%f479, 0fBAB6061A;
	mov.f32 	%f480, 0f37CCF5CE;
	fma.rn.f32 	%f1018, %f480, %f27, %f479;

BB21_54:
	@%p34 bra 	BB21_56;
	bra.uni 	BB21_55;

BB21_56:
	mov.f32 	%f486, 0fBE2AAAA3;
	fma.rn.f32 	%f487, %f1018, %f27, %f486;
	mov.f32 	%f488, 0f00000000;
	fma.rn.f32 	%f1019, %f487, %f27, %f488;
	bra.uni 	BB21_57;

BB21_55:
	mov.f32 	%f483, 0f3D2AAAA5;
	fma.rn.f32 	%f484, %f1018, %f27, %f483;
	mov.f32 	%f485, 0fBF000000;
	fma.rn.f32 	%f1019, %f484, %f27, %f485;

BB21_57:
	fma.rn.f32 	%f1020, %f1019, %f1017, %f1017;
	@%p34 bra 	BB21_59;

	mov.f32 	%f489, 0f3F800000;
	fma.rn.f32 	%f1020, %f1019, %f27, %f489;

BB21_59:
	and.b32  	%r568, %r59, 2;
	setp.eq.s32	%p37, %r568, 0;
	@%p37 bra 	BB21_61;

	mov.f32 	%f490, 0f00000000;
	mov.f32 	%f491, 0fBF800000;
	fma.rn.f32 	%f1020, %f1020, %f491, %f490;

BB21_61:
	fma.rn.f32 	%f492, %f1020, 0f3E23D70A, 0f3F000000;
	fma.rn.f32 	%f39, %f1020, %f492, 0f3EAE147B;
	mov.f32 	%f1039, %f39;

BB21_111:
	mov.f32 	%f97, %f1039;
	mov.f32 	%f1058, 0f00000000;
	setp.gt.s32	%p73, %r489, 2;
	@%p73 bra 	BB21_118;

	setp.eq.s32	%p79, %r489, 0;
	@%p79 bra 	BB21_193;

	setp.eq.s32	%p80, %r489, 1;
	@%p80 bra 	BB21_192;
	bra.uni 	BB21_114;

BB21_192:
	setp.lt.f32	%p121, %f19, 0f3F800000;
	mov.f32 	%f654, 0f3F800000;
	sub.f32 	%f655, %f654, %f19;
	selp.f32	%f1058, %f655, 0f00000000, %p121;
	bra.uni 	BB21_209;

BB21_118:
	setp.gt.s32	%p74, %r489, 4;
	@%p74 bra 	BB21_135;

	setp.eq.s32	%p77, %r489, 3;
	@%p77 bra 	BB21_169;
	bra.uni 	BB21_120;

BB21_169:
	mul.f32 	%f1050, %f19, 0f40490FDC;
	abs.f32 	%f630, %f1050;
	setp.neu.f32	%p108, %f630, 0f7F800000;
	@%p108 bra 	BB21_171;

	mov.f32 	%f631, 0f00000000;
	mul.rn.f32 	%f1050, %f1050, %f631;

BB21_171:
	mul.f32 	%f632, %f1050, 0f3F22F983;
	cvt.rni.s32.f32	%r1143, %f632;
	cvt.rn.f32.s32	%f633, %r1143;
	neg.f32 	%f634, %f633;
	mov.f32 	%f635, 0f3FC90FDA;
	fma.rn.f32 	%f636, %f634, %f635, %f1050;
	mov.f32 	%f637, 0f33A22168;
	fma.rn.f32 	%f638, %f634, %f637, %f636;
	mov.f32 	%f639, 0f27C234C5;
	fma.rn.f32 	%f1051, %f634, %f639, %f638;
	abs.f32 	%f640, %f1050;
	setp.leu.f32	%p109, %f640, 0f47CE4780;
	@%p109 bra 	BB21_181;

	mov.b32 	 %r212, %f1050;
	shr.u32 	%r213, %r212, 23;
	bfe.u32 	%r753, %r212, 23, 8;
	add.s32 	%r754, %r753, -128;
	shl.b32 	%r755, %r212, 8;
	or.b32  	%r214, %r755, -2147483648;
	shr.u32 	%r215, %r754, 5;
	mov.u32 	%r1135, 0;
	mov.u64 	%rd133, __cudart_i2opi_f;
	mov.u32 	%r1134, -6;
	mov.u64 	%rd157, %rd1;

BB21_173:
	.pragma "nounroll";
	ld.const.u32 	%r758, [%rd133];
	// inline asm
	{
	mad.lo.cc.u32   %r756, %r758, %r214, %r1135;
	madc.hi.u32     %r1135, %r758, %r214,  0;
	}
	// inline asm
	st.local.u32 	[%rd157], %r756;
	add.s64 	%rd157, %rd157, 4;
	add.s64 	%rd133, %rd133, 4;
	add.s32 	%r1134, %r1134, 1;
	setp.ne.s32	%p110, %r1134, 0;
	@%p110 bra 	BB21_173;

	and.b32  	%r220, %r212, -2147483648;
	st.local.u32 	[%rd12], %r1135;
	mov.u32 	%r761, 6;
	sub.s32 	%r762, %r761, %r215;
	mul.wide.s32 	%rd108, %r762, 4;
	add.s64 	%rd42, %rd1, %rd108;
	ld.local.u32 	%r1136, [%rd42];
	ld.local.u32 	%r1137, [%rd42+-4];
	and.b32  	%r223, %r213, 31;
	setp.eq.s32	%p111, %r223, 0;
	@%p111 bra 	BB21_176;

	mov.u32 	%r763, 32;
	sub.s32 	%r764, %r763, %r223;
	shr.u32 	%r765, %r1137, %r764;
	shl.b32 	%r766, %r1136, %r223;
	add.s32 	%r1136, %r765, %r766;
	ld.local.u32 	%r767, [%rd42+-8];
	shr.u32 	%r768, %r767, %r764;
	shl.b32 	%r769, %r1137, %r223;
	add.s32 	%r1137, %r768, %r769;

BB21_176:
	shr.u32 	%r770, %r1137, 30;
	shl.b32 	%r771, %r1136, 2;
	add.s32 	%r1138, %r770, %r771;
	shl.b32 	%r229, %r1137, 2;
	shr.u32 	%r772, %r1138, 31;
	shr.u32 	%r773, %r1136, 30;
	add.s32 	%r230, %r772, %r773;
	setp.eq.s32	%p112, %r772, 0;
	mov.u32 	%r1139, %r220;
	mov.u32 	%r1140, %r229;
	@%p112 bra 	BB21_178;

	not.b32 	%r774, %r1138;
	neg.s32 	%r231, %r229;
	setp.eq.s32	%p113, %r229, 0;
	selp.u32	%r775, 1, 0, %p113;
	add.s32 	%r1138, %r775, %r774;
	xor.b32  	%r233, %r220, -2147483648;
	mov.u32 	%r1139, %r233;
	mov.u32 	%r1140, %r231;

BB21_178:
	mov.u32 	%r235, %r1139;
	neg.s32 	%r776, %r230;
	setp.eq.s32	%p114, %r220, 0;
	selp.b32	%r1143, %r230, %r776, %p114;
	clz.b32 	%r1142, %r1138;
	setp.eq.s32	%p115, %r1142, 0;
	shl.b32 	%r777, %r1138, %r1142;
	mov.u32 	%r778, 32;
	sub.s32 	%r779, %r778, %r1142;
	shr.u32 	%r780, %r1140, %r779;
	add.s32 	%r781, %r780, %r777;
	selp.b32	%r239, %r1138, %r781, %p115;
	mov.u32 	%r782, -921707870;
	mul.hi.u32 	%r1141, %r239, %r782;
	setp.lt.s32	%p116, %r1141, 1;
	@%p116 bra 	BB21_180;

	mul.lo.s32 	%r783, %r239, -921707870;
	shr.u32 	%r784, %r783, 31;
	shl.b32 	%r785, %r1141, 1;
	add.s32 	%r1141, %r784, %r785;
	add.s32 	%r1142, %r1142, 1;

BB21_180:
	mov.u32 	%r786, 126;
	sub.s32 	%r787, %r786, %r1142;
	shl.b32 	%r788, %r787, 23;
	add.s32 	%r789, %r1141, 1;
	shr.u32 	%r790, %r789, 7;
	add.s32 	%r791, %r790, 1;
	shr.u32 	%r792, %r791, 1;
	add.s32 	%r793, %r792, %r788;
	or.b32  	%r794, %r793, %r235;
	mov.b32 	 %f1051, %r794;

BB21_181:
	mul.rn.f32 	%f142, %f1051, %f1051;
	add.s32 	%r246, %r1143, 1;
	and.b32  	%r247, %r246, 1;
	setp.eq.s32	%p117, %r247, 0;
	@%p117 bra 	BB21_183;
	bra.uni 	BB21_182;

BB21_183:
	mov.f32 	%f643, 0f3C08839E;
	mov.f32 	%f644, 0fB94CA1F9;
	fma.rn.f32 	%f1052, %f644, %f142, %f643;
	bra.uni 	BB21_184;

BB21_135:
	add.s32 	%r660, %r489, -9;
	setp.lt.u32	%p75, %r660, 2;
	@%p75 bra 	BB21_195;
	bra.uni 	BB21_136;

BB21_195:
	mov.f32 	%f1058, 0f3F800000;
	setp.eq.f32	%p124, %f19, 0f00000000;
	@%p124 bra 	BB21_209;

	add.f32 	%f670, %f19, %f19;
	cvt.rni.f32.f32	%f671, %f670;
	cvt.rzi.s32.f32	%r248, %f671;
	neg.f32 	%f672, %f671;
	fma.rn.f32 	%f674, %f672, %f406, %f19;
	mul.f32 	%f675, %f674, 0f34222169;
	mov.f32 	%f676, 0f40490FDA;
	fma.rn.f32 	%f158, %f674, %f676, %f675;
	mul.rn.f32 	%f159, %f158, %f158;
	and.b32  	%r249, %r248, 1;
	setp.eq.s32	%p125, %r249, 0;
	@%p125 bra 	BB21_198;
	bra.uni 	BB21_197;

BB21_198:
	mov.f32 	%f679, 0f3C08839E;
	mov.f32 	%f680, 0fB94CA1F9;
	fma.rn.f32 	%f1055, %f680, %f159, %f679;
	bra.uni 	BB21_199;

BB21_193:
	mov.f32 	%f1058, 0f3F800000;
	bra.uni 	BB21_209;

BB21_114:
	setp.eq.s32	%p81, %r489, 2;
	@%p81 bra 	BB21_115;
	bra.uni 	BB21_209;

BB21_115:
	setp.lt.f32	%p122, %f19, 0f3F800000;
	@%p122 bra 	BB21_194;
	bra.uni 	BB21_116;

BB21_194:
	ld.global.f32 	%f664, [%rd79];
	ld.global.f32 	%f665, [%rd79+8];
	ld.global.f32 	%f666, [%rd79+4];
	fma.rn.f32 	%f667, %f19, %f665, %f666;
	mul.f32 	%f668, %f19, %f667;
	fma.rn.f32 	%f1058, %f19, %f668, %f664;
	bra.uni 	BB21_209;

BB21_120:
	setp.eq.s32	%p78, %r489, 4;
	@%p78 bra 	BB21_121;
	bra.uni 	BB21_209;

BB21_121:
	mul.f32 	%f1045, %f19, 0f40490FDC;
	abs.f32 	%f606, %f1045;
	setp.neu.f32	%p95, %f606, 0f7F800000;
	@%p95 bra 	BB21_123;

	mov.f32 	%f607, 0f00000000;
	mul.rn.f32 	%f1045, %f1045, %f607;

BB21_123:
	mul.f32 	%f608, %f1045, 0f3F22F983;
	cvt.rni.s32.f32	%r1133, %f608;
	cvt.rn.f32.s32	%f609, %r1133;
	neg.f32 	%f610, %f609;
	mov.f32 	%f611, 0f3FC90FDA;
	fma.rn.f32 	%f612, %f610, %f611, %f1045;
	mov.f32 	%f613, 0f33A22168;
	fma.rn.f32 	%f614, %f610, %f613, %f612;
	mov.f32 	%f615, 0f27C234C5;
	fma.rn.f32 	%f1046, %f610, %f615, %f614;
	abs.f32 	%f616, %f1045;
	setp.leu.f32	%p96, %f616, 0f47CE4780;
	@%p96 bra 	BB21_133;

	mov.b32 	 %r175, %f1045;
	shr.u32 	%r176, %r175, 23;
	bfe.u32 	%r708, %r175, 23, 8;
	add.s32 	%r709, %r708, -128;
	shl.b32 	%r710, %r175, 8;
	or.b32  	%r177, %r710, -2147483648;
	shr.u32 	%r178, %r709, 5;
	mov.u32 	%r1125, 0;
	mov.u64 	%rd132, __cudart_i2opi_f;
	mov.u32 	%r1124, -6;
	mov.u64 	%rd158, %rd1;

BB21_125:
	.pragma "nounroll";
	ld.const.u32 	%r713, [%rd132];
	// inline asm
	{
	mad.lo.cc.u32   %r711, %r713, %r177, %r1125;
	madc.hi.u32     %r1125, %r713, %r177,  0;
	}
	// inline asm
	st.local.u32 	[%rd158], %r711;
	add.s64 	%rd158, %rd158, 4;
	add.s64 	%rd132, %rd132, 4;
	add.s32 	%r1124, %r1124, 1;
	setp.ne.s32	%p97, %r1124, 0;
	@%p97 bra 	BB21_125;

	and.b32  	%r183, %r175, -2147483648;
	st.local.u32 	[%rd12], %r1125;
	mov.u32 	%r716, 6;
	sub.s32 	%r717, %r716, %r178;
	mul.wide.s32 	%rd106, %r717, 4;
	add.s64 	%rd37, %rd1, %rd106;
	ld.local.u32 	%r1126, [%rd37];
	ld.local.u32 	%r1127, [%rd37+-4];
	and.b32  	%r186, %r176, 31;
	setp.eq.s32	%p98, %r186, 0;
	@%p98 bra 	BB21_128;

	mov.u32 	%r718, 32;
	sub.s32 	%r719, %r718, %r186;
	shr.u32 	%r720, %r1127, %r719;
	shl.b32 	%r721, %r1126, %r186;
	add.s32 	%r1126, %r720, %r721;
	ld.local.u32 	%r722, [%rd37+-8];
	shr.u32 	%r723, %r722, %r719;
	shl.b32 	%r724, %r1127, %r186;
	add.s32 	%r1127, %r723, %r724;

BB21_128:
	shr.u32 	%r725, %r1127, 30;
	shl.b32 	%r726, %r1126, 2;
	add.s32 	%r1128, %r725, %r726;
	shl.b32 	%r192, %r1127, 2;
	shr.u32 	%r727, %r1128, 31;
	shr.u32 	%r728, %r1126, 30;
	add.s32 	%r193, %r727, %r728;
	setp.eq.s32	%p99, %r727, 0;
	mov.u32 	%r1129, %r183;
	mov.u32 	%r1130, %r192;
	@%p99 bra 	BB21_130;

	not.b32 	%r729, %r1128;
	neg.s32 	%r194, %r192;
	setp.eq.s32	%p100, %r192, 0;
	selp.u32	%r730, 1, 0, %p100;
	add.s32 	%r1128, %r730, %r729;
	xor.b32  	%r196, %r183, -2147483648;
	mov.u32 	%r1129, %r196;
	mov.u32 	%r1130, %r194;

BB21_130:
	mov.u32 	%r198, %r1129;
	neg.s32 	%r731, %r193;
	setp.eq.s32	%p101, %r183, 0;
	selp.b32	%r1133, %r193, %r731, %p101;
	clz.b32 	%r1132, %r1128;
	setp.eq.s32	%p102, %r1132, 0;
	shl.b32 	%r732, %r1128, %r1132;
	mov.u32 	%r733, 32;
	sub.s32 	%r734, %r733, %r1132;
	shr.u32 	%r735, %r1130, %r734;
	add.s32 	%r736, %r735, %r732;
	selp.b32	%r202, %r1128, %r736, %p102;
	mov.u32 	%r737, -921707870;
	mul.hi.u32 	%r1131, %r202, %r737;
	setp.lt.s32	%p103, %r1131, 1;
	@%p103 bra 	BB21_132;

	mul.lo.s32 	%r738, %r202, -921707870;
	shr.u32 	%r739, %r738, 31;
	shl.b32 	%r740, %r1131, 1;
	add.s32 	%r1131, %r739, %r740;
	add.s32 	%r1132, %r1132, 1;

BB21_132:
	mov.u32 	%r741, 126;
	sub.s32 	%r742, %r741, %r1132;
	shl.b32 	%r743, %r742, 23;
	add.s32 	%r744, %r1131, 1;
	shr.u32 	%r745, %r744, 7;
	add.s32 	%r746, %r745, 1;
	shr.u32 	%r747, %r746, 1;
	add.s32 	%r748, %r747, %r743;
	or.b32  	%r749, %r748, %r198;
	mov.b32 	 %f1046, %r749;

BB21_133:
	mul.rn.f32 	%f123, %f1046, %f1046;
	add.s32 	%r209, %r1133, 1;
	and.b32  	%r210, %r209, 1;
	setp.eq.s32	%p104, %r210, 0;
	@%p104 bra 	BB21_160;
	bra.uni 	BB21_134;

BB21_160:
	mov.f32 	%f619, 0f3C08839E;
	mov.f32 	%f620, 0fB94CA1F9;
	fma.rn.f32 	%f1047, %f620, %f123, %f619;
	bra.uni 	BB21_161;

BB21_136:
	setp.ne.s32	%p76, %r489, 5;
	@%p76 bra 	BB21_209;

	mul.f32 	%f1040, %f19, 0f40490FDC;
	abs.f32 	%f581, %f1040;
	setp.neu.f32	%p82, %f581, 0f7F800000;
	@%p82 bra 	BB21_139;

	mov.f32 	%f582, 0f00000000;
	mul.rn.f32 	%f1040, %f1040, %f582;

BB21_139:
	mul.f32 	%f583, %f1040, 0f3F22F983;
	cvt.rni.s32.f32	%r1123, %f583;
	cvt.rn.f32.s32	%f584, %r1123;
	neg.f32 	%f585, %f584;
	mov.f32 	%f586, 0f3FC90FDA;
	fma.rn.f32 	%f587, %f585, %f586, %f1040;
	mov.f32 	%f588, 0f33A22168;
	fma.rn.f32 	%f589, %f585, %f588, %f587;
	mov.f32 	%f590, 0f27C234C5;
	fma.rn.f32 	%f1041, %f585, %f590, %f589;
	abs.f32 	%f591, %f1040;
	setp.leu.f32	%p83, %f591, 0f47CE4780;
	@%p83 bra 	BB21_149;

	mov.b32 	 %r138, %f1040;
	shr.u32 	%r139, %r138, 23;
	bfe.u32 	%r663, %r138, 23, 8;
	add.s32 	%r664, %r663, -128;
	shl.b32 	%r665, %r138, 8;
	or.b32  	%r140, %r665, -2147483648;
	shr.u32 	%r141, %r664, 5;
	mov.u32 	%r1115, 0;
	mov.u64 	%rd131, __cudart_i2opi_f;
	mov.u32 	%r1114, -6;
	mov.u64 	%rd159, %rd1;

BB21_141:
	.pragma "nounroll";
	ld.const.u32 	%r668, [%rd131];
	// inline asm
	{
	mad.lo.cc.u32   %r666, %r668, %r140, %r1115;
	madc.hi.u32     %r1115, %r668, %r140,  0;
	}
	// inline asm
	st.local.u32 	[%rd159], %r666;
	add.s64 	%rd159, %rd159, 4;
	add.s64 	%rd131, %rd131, 4;
	add.s32 	%r1114, %r1114, 1;
	setp.ne.s32	%p84, %r1114, 0;
	@%p84 bra 	BB21_141;

	and.b32  	%r146, %r138, -2147483648;
	st.local.u32 	[%rd12], %r1115;
	mov.u32 	%r671, 6;
	sub.s32 	%r672, %r671, %r141;
	mul.wide.s32 	%rd104, %r672, 4;
	add.s64 	%rd32, %rd1, %rd104;
	ld.local.u32 	%r1116, [%rd32];
	ld.local.u32 	%r1117, [%rd32+-4];
	and.b32  	%r149, %r139, 31;
	setp.eq.s32	%p85, %r149, 0;
	@%p85 bra 	BB21_144;

	mov.u32 	%r673, 32;
	sub.s32 	%r674, %r673, %r149;
	shr.u32 	%r675, %r1117, %r674;
	shl.b32 	%r676, %r1116, %r149;
	add.s32 	%r1116, %r675, %r676;
	ld.local.u32 	%r677, [%rd32+-8];
	shr.u32 	%r678, %r677, %r674;
	shl.b32 	%r679, %r1117, %r149;
	add.s32 	%r1117, %r678, %r679;

BB21_144:
	shr.u32 	%r680, %r1117, 30;
	shl.b32 	%r681, %r1116, 2;
	add.s32 	%r1118, %r680, %r681;
	shl.b32 	%r155, %r1117, 2;
	shr.u32 	%r682, %r1118, 31;
	shr.u32 	%r683, %r1116, 30;
	add.s32 	%r156, %r682, %r683;
	setp.eq.s32	%p86, %r682, 0;
	mov.u32 	%r1119, %r146;
	mov.u32 	%r1120, %r155;
	@%p86 bra 	BB21_146;

	not.b32 	%r684, %r1118;
	neg.s32 	%r157, %r155;
	setp.eq.s32	%p87, %r155, 0;
	selp.u32	%r685, 1, 0, %p87;
	add.s32 	%r1118, %r685, %r684;
	xor.b32  	%r159, %r146, -2147483648;
	mov.u32 	%r1119, %r159;
	mov.u32 	%r1120, %r157;

BB21_146:
	mov.u32 	%r161, %r1119;
	neg.s32 	%r686, %r156;
	setp.eq.s32	%p88, %r146, 0;
	selp.b32	%r1123, %r156, %r686, %p88;
	clz.b32 	%r1122, %r1118;
	setp.eq.s32	%p89, %r1122, 0;
	shl.b32 	%r687, %r1118, %r1122;
	mov.u32 	%r688, 32;
	sub.s32 	%r689, %r688, %r1122;
	shr.u32 	%r690, %r1120, %r689;
	add.s32 	%r691, %r690, %r687;
	selp.b32	%r165, %r1118, %r691, %p89;
	mov.u32 	%r692, -921707870;
	mul.hi.u32 	%r1121, %r165, %r692;
	setp.lt.s32	%p90, %r1121, 1;
	@%p90 bra 	BB21_148;

	mul.lo.s32 	%r693, %r165, -921707870;
	shr.u32 	%r694, %r693, 31;
	shl.b32 	%r695, %r1121, 1;
	add.s32 	%r1121, %r694, %r695;
	add.s32 	%r1122, %r1122, 1;

BB21_148:
	mov.u32 	%r696, 126;
	sub.s32 	%r697, %r696, %r1122;
	shl.b32 	%r698, %r697, 23;
	add.s32 	%r699, %r1121, 1;
	shr.u32 	%r700, %r699, 7;
	add.s32 	%r701, %r700, 1;
	shr.u32 	%r702, %r701, 1;
	add.s32 	%r703, %r702, %r698;
	or.b32  	%r704, %r703, %r161;
	mov.b32 	 %f1041, %r704;

BB21_149:
	mul.rn.f32 	%f104, %f1041, %f1041;
	add.s32 	%r172, %r1123, 1;
	and.b32  	%r173, %r172, 1;
	setp.eq.s32	%p91, %r173, 0;
	@%p91 bra 	BB21_151;
	bra.uni 	BB21_150;

BB21_151:
	mov.f32 	%f594, 0f3C08839E;
	mov.f32 	%f595, 0fB94CA1F9;
	fma.rn.f32 	%f1042, %f595, %f104, %f594;
	bra.uni 	BB21_152;

BB21_182:
	mov.f32 	%f641, 0fBAB6061A;
	mov.f32 	%f642, 0f37CCF5CE;
	fma.rn.f32 	%f1052, %f642, %f142, %f641;

BB21_184:
	@%p117 bra 	BB21_186;
	bra.uni 	BB21_185;

BB21_186:
	mov.f32 	%f648, 0fBE2AAAA3;
	fma.rn.f32 	%f649, %f1052, %f142, %f648;
	mov.f32 	%f650, 0f00000000;
	fma.rn.f32 	%f1053, %f649, %f142, %f650;
	bra.uni 	BB21_187;

BB21_185:
	mov.f32 	%f645, 0f3D2AAAA5;
	fma.rn.f32 	%f646, %f1052, %f142, %f645;
	mov.f32 	%f647, 0fBF000000;
	fma.rn.f32 	%f1053, %f646, %f142, %f647;

BB21_187:
	fma.rn.f32 	%f1054, %f1053, %f1051, %f1051;
	@%p117 bra 	BB21_189;

	mov.f32 	%f651, 0f3F800000;
	fma.rn.f32 	%f1054, %f1053, %f142, %f651;

BB21_189:
	and.b32  	%r795, %r246, 2;
	setp.eq.s32	%p120, %r795, 0;
	@%p120 bra 	BB21_191;

	mov.f32 	%f652, 0f00000000;
	mov.f32 	%f653, 0fBF800000;
	fma.rn.f32 	%f1054, %f1054, %f653, %f652;

BB21_191:
	fma.rn.f32 	%f1058, %f1054, 0f3F000000, 0f3F000000;
	bra.uni 	BB21_209;

BB21_197:
	mov.f32 	%f677, 0fBAB6061A;
	mov.f32 	%f678, 0f37CCF5CE;
	fma.rn.f32 	%f1055, %f678, %f159, %f677;

BB21_199:
	@%p125 bra 	BB21_201;
	bra.uni 	BB21_200;

BB21_201:
	mov.f32 	%f684, 0fBE2AAAA3;
	fma.rn.f32 	%f685, %f1055, %f159, %f684;
	mov.f32 	%f686, 0f00000000;
	fma.rn.f32 	%f1056, %f685, %f159, %f686;
	bra.uni 	BB21_202;

BB21_116:
	setp.geu.f32	%p123, %f19, 0f40000000;
	@%p123 bra 	BB21_209;

	ld.global.f32 	%f658, [%rd79+24];
	ld.global.f32 	%f659, [%rd79+20];
	fma.rn.f32 	%f660, %f19, %f658, %f659;
	ld.global.f32 	%f661, [%rd79+16];
	fma.rn.f32 	%f662, %f19, %f660, %f661;
	ld.global.f32 	%f663, [%rd79+12];
	fma.rn.f32 	%f1058, %f19, %f662, %f663;
	bra.uni 	BB21_209;

BB21_200:
	mov.f32 	%f681, 0f3D2AAAA5;
	fma.rn.f32 	%f682, %f1055, %f159, %f681;
	mov.f32 	%f683, 0fBF000000;
	fma.rn.f32 	%f1056, %f682, %f159, %f683;

BB21_202:
	fma.rn.f32 	%f1057, %f1056, %f158, %f158;
	@%p125 bra 	BB21_204;

	mov.f32 	%f687, 0f3F800000;
	fma.rn.f32 	%f1057, %f1056, %f159, %f687;

BB21_204:
	and.b32  	%r796, %r248, 2;
	setp.eq.s32	%p128, %r796, 0;
	@%p128 bra 	BB21_206;

	mov.f32 	%f688, 0f00000000;
	mov.f32 	%f689, 0fBF800000;
	fma.rn.f32 	%f1057, %f1057, %f689, %f688;

BB21_206:
	cvt.rzi.f32.f32	%f690, %f19;
	setp.neu.f32	%p129, %f690, %f19;
	@%p129 bra 	BB21_208;

	mov.f32 	%f691, 0f00000000;
	mul.rn.f32 	%f1057, %f19, %f691;

BB21_208:
	mul.f32 	%f692, %f19, 0f40490FDC;
	div.full.f32 	%f1058, %f1057, %f692;
	bra.uni 	BB21_209;

BB21_134:
	mov.f32 	%f617, 0fBAB6061A;
	mov.f32 	%f618, 0f37CCF5CE;
	fma.rn.f32 	%f1047, %f618, %f123, %f617;

BB21_161:
	@%p104 bra 	BB21_163;
	bra.uni 	BB21_162;

BB21_163:
	mov.f32 	%f624, 0fBE2AAAA3;
	fma.rn.f32 	%f625, %f1047, %f123, %f624;
	mov.f32 	%f626, 0f00000000;
	fma.rn.f32 	%f1048, %f625, %f123, %f626;
	bra.uni 	BB21_164;

BB21_162:
	mov.f32 	%f621, 0f3D2AAAA5;
	fma.rn.f32 	%f622, %f1047, %f123, %f621;
	mov.f32 	%f623, 0fBF000000;
	fma.rn.f32 	%f1048, %f622, %f123, %f623;

BB21_164:
	fma.rn.f32 	%f1049, %f1048, %f1046, %f1046;
	@%p104 bra 	BB21_166;

	mov.f32 	%f627, 0f3F800000;
	fma.rn.f32 	%f1049, %f1048, %f123, %f627;

BB21_166:
	and.b32  	%r750, %r209, 2;
	setp.eq.s32	%p107, %r750, 0;
	@%p107 bra 	BB21_168;

	mov.f32 	%f628, 0f00000000;
	mov.f32 	%f629, 0fBF800000;
	fma.rn.f32 	%f1049, %f1049, %f629, %f628;

BB21_168:
	fma.rn.f32 	%f1058, %f1049, 0f3EEB851F, 0f3F0A3D71;
	bra.uni 	BB21_209;

BB21_150:
	mov.f32 	%f592, 0fBAB6061A;
	mov.f32 	%f593, 0f37CCF5CE;
	fma.rn.f32 	%f1042, %f593, %f104, %f592;

BB21_152:
	@%p91 bra 	BB21_154;
	bra.uni 	BB21_153;

BB21_154:
	mov.f32 	%f599, 0fBE2AAAA3;
	fma.rn.f32 	%f600, %f1042, %f104, %f599;
	mov.f32 	%f601, 0f00000000;
	fma.rn.f32 	%f1043, %f600, %f104, %f601;
	bra.uni 	BB21_155;

BB21_153:
	mov.f32 	%f596, 0f3D2AAAA5;
	fma.rn.f32 	%f597, %f1042, %f104, %f596;
	mov.f32 	%f598, 0fBF000000;
	fma.rn.f32 	%f1043, %f597, %f104, %f598;

BB21_155:
	fma.rn.f32 	%f1044, %f1043, %f1041, %f1041;
	@%p91 bra 	BB21_157;

	mov.f32 	%f602, 0f3F800000;
	fma.rn.f32 	%f1044, %f1043, %f104, %f602;

BB21_157:
	and.b32  	%r705, %r172, 2;
	setp.eq.s32	%p94, %r705, 0;
	@%p94 bra 	BB21_159;

	mov.f32 	%f603, 0f00000000;
	mov.f32 	%f604, 0fBF800000;
	fma.rn.f32 	%f1044, %f1044, %f604, %f603;

BB21_159:
	fma.rn.f32 	%f605, %f1044, 0f3E23D70A, 0f3F000000;
	fma.rn.f32 	%f1058, %f1044, %f605, 0f3EAE147B;

BB21_209:
	mul.f32 	%f693, %f97, %f1058;
	mul.f32 	%f694, %f693, 0f377BA882;
	mov.f32 	%f695, 0f477FFF00;
	sub.f32 	%f696, %f695, %f461;
	mul.f32 	%f697, %f696, %f694;
	fma.rn.f32 	%f1100, %f458, %f697, %f1100;
	fma.rn.f32 	%f1105, %f459, %f697, %f1105;
	fma.rn.f32 	%f1110, %f460, %f697, %f1110;
	fma.rn.f32 	%f1115, %f461, %f693, %f1115;
	add.f32 	%f1120, %f1120, %f693;
	add.f32 	%f1128, %f1128, %f697;
	add.s32 	%r1145, %r1145, 1;
	add.s32 	%r1144, %r1144, 1;
	setp.lt.u32	%p130, %r1144, %r20;
	mov.f32 	%f1098, %f1100;
	mov.f32 	%f1103, %f1105;
	mov.f32 	%f1108, %f1110;
	mov.f32 	%f1113, %f1115;
	mov.f32 	%f1118, %f1120;
	mov.f32 	%f1126, %f1128;
	@%p130 bra 	BB21_12;

BB21_409:
	setp.ge.u32	%p247, %r9, %r13;
	@%p247 bra 	BB21_412;

	setp.eq.s32	%p248, %r487, 0;
	mov.f32 	%f947, 0f00000000;
	st.shared.v4.f32 	[%rd9], {%f947, %f947, %f947, %f947};
	mov.u32 	%r1072, 0;
	st.shared.u32 	[%rd10], %r1072;
	@%p248 bra 	BB21_412;

	st.shared.u32 	[%rd11], %r1072;

BB21_412:
	bar.sync 	0;
	setp.eq.s32	%p249, %r14, 0;
	@%p249 bra 	BB21_419;

	mul.wide.s32 	%rd123, %r15, 16;
	add.s64 	%rd73, %rd81, %rd123;
	mul.wide.s32 	%rd124, %r15, 4;
	add.s64 	%rd74, %rd82, %rd124;
	add.s64 	%rd75, %rd83, %rd124;
	mov.u32 	%r1206, 0;

BB21_414:
	setp.eq.s32	%p265, %r15, -1;
	@%p265 bra 	BB21_418;

	rem.u32 	%r1075, %r9, %r14;
	setp.ne.s32	%p251, %r1206, %r1075;
	@%p251 bra 	BB21_418;

	setp.eq.s32	%p252, %r487, 0;
	ld.shared.v4.f32 	{%f948, %f949, %f950, %f951}, [%rd73];
	add.f32 	%f956, %f1108, %f950;
	add.f32 	%f957, %f1103, %f949;
	add.f32 	%f958, %f1098, %f948;
	add.f32 	%f959, %f1113, %f951;
	st.shared.v4.f32 	[%rd73], {%f958, %f957, %f956, %f959};
	ld.shared.f32 	%f960, [%rd74];
	add.f32 	%f961, %f1118, %f960;
	st.shared.f32 	[%rd74], %f961;
	@%p252 bra 	BB21_418;

	ld.shared.f32 	%f962, [%rd75];
	add.f32 	%f963, %f1126, %f962;
	st.shared.f32 	[%rd75], %f963;

BB21_418:
	bar.sync 	0;
	add.s32 	%r1206, %r1206, 1;
	setp.lt.u32	%p253, %r1206, %r14;
	@%p253 bra 	BB21_414;

BB21_419:
	@%p247 bra 	BB21_436;

	mad.lo.s32 	%r1082, %r1083, %r492, %r1;
	ld.param.u64 	%rd126, [ResizeVerticalFilter_param_5];
	ld.param.u32 	%r1081, [ResizeVerticalFilter_param_6];
	setp.eq.s32	%p255, %r487, 0;
	ld.shared.f32 	%f357, [%rd10];
	setp.neu.f32	%p256, %f357, 0f00000000;
	setp.neu.f32	%p257, %f357, 0f3F800000;
	and.pred  	%p2, %p256, %p257;
	add.s32 	%r1076, %r9, %r1082;
	mad.lo.s32 	%r1077, %r1076, %r1081, %r6;
	mul.wide.u32 	%rd125, %r1077, 16;
	add.s64 	%rd76, %rd126, %rd125;
	@%p255 bra 	BB21_430;
	bra.uni 	BB21_421;

BB21_430:
	ld.shared.v4.f32 	{%f991, %f992, %f993, %f994}, [%rd9];
	mov.f32 	%f1140, %f994;
	mov.f32 	%f1139, %f993;
	mov.f32 	%f1138, %f992;
	mov.f32 	%f1137, %f991;
	@!%p2 bra 	BB21_435;
	bra.uni 	BB21_431;

BB21_431:
	setp.lt.f32	%p262, %f357, 0f00000000;
	selp.f32	%f385, 0fBF800000, 0f3F800000, %p262;
	mul.f32 	%f995, %f357, %f385;
	setp.ltu.f32	%p263, %f995, 0f00000000;
	@%p263 bra 	BB21_433;
	bra.uni 	BB21_432;

BB21_433:
	mov.f32 	%f996, 0f00000000;
	rcp.approx.f32 	%f997, %f996;
	mul.f32 	%f1136, %f385, %f997;
	bra.uni 	BB21_434;

BB21_421:
	ld.shared.f32 	%f1130, [%rd11];
	ld.shared.v4.f32 	{%f964, %f965, %f966, %f967}, [%rd9];
	mov.f32 	%f1134, %f967;
	mov.f32 	%f1133, %f966;
	mov.f32 	%f1132, %f965;
	mov.f32 	%f1131, %f964;
	@!%p2 bra 	BB21_426;
	bra.uni 	BB21_422;

BB21_422:
	setp.lt.f32	%p258, %f357, 0f00000000;
	selp.f32	%f363, 0fBF800000, 0f3F800000, %p258;
	mul.f32 	%f968, %f357, %f363;
	setp.ltu.f32	%p259, %f968, 0f00000000;
	@%p259 bra 	BB21_424;
	bra.uni 	BB21_423;

BB21_424:
	mov.f32 	%f969, 0f00000000;
	rcp.approx.f32 	%f970, %f969;
	mul.f32 	%f1129, %f363, %f970;
	bra.uni 	BB21_425;

BB21_432:
	rcp.approx.f32 	%f1136, %f357;

BB21_434:
	mul.rn.f32 	%f1137, %f991, %f1136;
	mul.rn.f32 	%f1138, %f992, %f1136;
	mul.rn.f32 	%f1139, %f993, %f1136;
	mul.rn.f32 	%f1140, %f994, %f1136;

BB21_435:
	mov.f32 	%f998, 0f00000000;
	max.f32 	%f999, %f1137, %f998;
	mov.f32 	%f1000, 0f477FFF00;
	min.f32 	%f1001, %f999, %f1000;
	max.f32 	%f1002, %f1138, %f998;
	min.f32 	%f1003, %f1002, %f1000;
	max.f32 	%f1004, %f1139, %f998;
	min.f32 	%f1005, %f1004, %f1000;
	max.f32 	%f1006, %f1140, %f998;
	min.f32 	%f1007, %f1006, %f1000;
	add.f32 	%f1008, %f1001, 0f3F000000;
	add.f32 	%f1009, %f1003, 0f3F000000;
	add.f32 	%f1010, %f1005, 0f3F000000;
	add.f32 	%f1011, %f1007, 0f3F000000;
	st.global.v4.f32 	[%rd76], {%f1008, %f1009, %f1010, %f1011};
	bra.uni 	BB21_436;

BB21_423:
	rcp.approx.f32 	%f1129, %f357;

BB21_425:
	mul.rn.f32 	%f1131, %f964, %f1129;
	mul.rn.f32 	%f1132, %f965, %f1129;
	mul.rn.f32 	%f1133, %f966, %f1129;
	mul.rn.f32 	%f1134, %f967, %f1129;
	mul.rn.f32 	%f1130, %f1130, %f1129;

BB21_426:
	setp.lt.f32	%p260, %f1130, 0f00000000;
	selp.f32	%f377, 0fBF800000, 0f3F800000, %p260;
	mul.f32 	%f971, %f1130, %f377;
	setp.ltu.f32	%p261, %f971, 0f00000000;
	@%p261 bra 	BB21_428;
	bra.uni 	BB21_427;

BB21_428:
	mov.f32 	%f972, 0f00000000;
	rcp.approx.f32 	%f973, %f972;
	mul.f32 	%f1135, %f377, %f973;
	bra.uni 	BB21_429;

BB21_427:
	rcp.approx.f32 	%f1135, %f1130;

BB21_429:
	mul.f32 	%f974, %f1131, %f1135;
	mov.f32 	%f975, 0f00000000;
	max.f32 	%f976, %f974, %f975;
	mov.f32 	%f977, 0f477FFF00;
	min.f32 	%f978, %f976, %f977;
	mul.f32 	%f979, %f1132, %f1135;
	max.f32 	%f980, %f979, %f975;
	min.f32 	%f981, %f980, %f977;
	mul.f32 	%f982, %f1133, %f1135;
	max.f32 	%f983, %f982, %f975;
	min.f32 	%f984, %f983, %f977;
	max.f32 	%f985, %f1134, %f975;
	min.f32 	%f986, %f985, %f977;
	add.f32 	%f987, %f978, 0f3F000000;
	add.f32 	%f988, %f981, 0f3F000000;
	add.f32 	%f989, %f986, 0f3F000000;
	add.f32 	%f990, %f984, 0f3F000000;
	st.global.v4.f32 	[%rd76], {%f987, %f988, %f990, %f989};

BB21_436:
	add.s32 	%r1083, %r1083, 1;
	setp.lt.u32	%p264, %r1083, %r8;
	@%p264 bra 	BB21_8;

BB21_437:
	ret;
}

	// .globl	ResizeVerticalFilterSinc
.entry ResizeVerticalFilterSinc(
	.param .u64 .ptr .global .align 16 ResizeVerticalFilterSinc_param_0,
	.param .u32 ResizeVerticalFilterSinc_param_1,
	.param .u32 ResizeVerticalFilterSinc_param_2,
	.param .u32 ResizeVerticalFilterSinc_param_3,
	.param .f32 ResizeVerticalFilterSinc_param_4,
	.param .u64 .ptr .global .align 16 ResizeVerticalFilterSinc_param_5,
	.param .u32 ResizeVerticalFilterSinc_param_6,
	.param .u32 ResizeVerticalFilterSinc_param_7,
	.param .u32 ResizeVerticalFilterSinc_param_8,
	.param .u32 ResizeVerticalFilterSinc_param_9,
	.param .u64 .ptr .global .align 4 ResizeVerticalFilterSinc_param_10,
	.param .f32 ResizeVerticalFilterSinc_param_11,
	.param .f32 ResizeVerticalFilterSinc_param_12,
	.param .f32 ResizeVerticalFilterSinc_param_13,
	.param .f32 ResizeVerticalFilterSinc_param_14,
	.param .u64 .ptr .shared .align 16 ResizeVerticalFilterSinc_param_15,
	.param .u32 ResizeVerticalFilterSinc_param_16,
	.param .u32 ResizeVerticalFilterSinc_param_17,
	.param .u32 ResizeVerticalFilterSinc_param_18,
	.param .u64 .ptr .shared .align 16 ResizeVerticalFilterSinc_param_19,
	.param .u64 .ptr .shared .align 4 ResizeVerticalFilterSinc_param_20,
	.param .u64 .ptr .shared .align 4 ResizeVerticalFilterSinc_param_21
)
.reqntid 1, 256, 1
{
	.reg .pred 	%p<60>;
	.reg .f32 	%f<480>;
	.reg .b32 	%r<96>;
	.reg .b64 	%rd<42>;


	ld.param.u64 	%rd15, [ResizeVerticalFilterSinc_param_0];
	ld.param.u32 	%r41, [ResizeVerticalFilterSinc_param_1];
	ld.param.u32 	%r42, [ResizeVerticalFilterSinc_param_2];
	ld.param.u32 	%r43, [ResizeVerticalFilterSinc_param_3];
	ld.param.f32 	%f157, [ResizeVerticalFilterSinc_param_4];
	ld.param.u64 	%rd16, [ResizeVerticalFilterSinc_param_5];
	ld.param.u32 	%r47, [ResizeVerticalFilterSinc_param_7];
	ld.param.f32 	%f158, [ResizeVerticalFilterSinc_param_11];
	ld.param.f32 	%f161, [ResizeVerticalFilterSinc_param_12];
	ld.param.f32 	%f159, [ResizeVerticalFilterSinc_param_13];
	ld.param.f32 	%f160, [ResizeVerticalFilterSinc_param_14];
	ld.param.u64 	%rd17, [ResizeVerticalFilterSinc_param_15];
	ld.param.u32 	%r45, [ResizeVerticalFilterSinc_param_16];
	ld.param.u32 	%r48, [ResizeVerticalFilterSinc_param_17];
	ld.param.u32 	%r46, [ResizeVerticalFilterSinc_param_18];
	ld.param.u64 	%rd18, [ResizeVerticalFilterSinc_param_19];
	ld.param.u64 	%rd19, [ResizeVerticalFilterSinc_param_20];
	ld.param.u64 	%rd20, [ResizeVerticalFilterSinc_param_21];
	mov.b32	%r49, %envreg1;
	mov.u32 	%r50, %ctaid.y;
	add.s32 	%r51, %r50, %r49;
	mul.lo.s32 	%r1, %r51, %r48;
	add.s32 	%r52, %r1, %r48;
	min.u32 	%r2, %r52, %r47;
	rcp.approx.f32 	%f162, %f157;
	add.f32 	%f163, %f162, 0f00000000;
	mov.f32 	%f164, 0f3F800000;
	max.f32 	%f1, %f163, %f164;
	mul.f32 	%f165, %f1, %f161;
	mov.f32 	%f166, 0f3F000000;
	max.f32 	%f2, %f165, %f166;
	setp.lt.f32	%p2, %f1, 0f00000000;
	selp.f32	%f3, 0fBF800000, 0f3F800000, %p2;
	mul.f32 	%f167, %f1, %f3;
	setp.ltu.f32	%p3, %f167, 0f00000000;
	@%p3 bra 	BB22_2;
	bra.uni 	BB22_1;

BB22_2:
	mov.f32 	%f168, 0f00000000;
	rcp.approx.f32 	%f169, %f168;
	mul.f32 	%f419, %f3, %f169;
	bra.uni 	BB22_3;

BB22_1:
	rcp.approx.f32 	%f419, %f1;

BB22_3:
	cvt.rn.f32.u32	%f170, %r1;
	add.f32 	%f171, %f170, 0f3F000000;
	div.full.f32 	%f172, %f171, %f157;
	add.f32 	%f173, %f172, 0f00000000;
	sub.f32 	%f174, %f173, %f2;
	add.f32 	%f175, %f174, 0f3F000000;
	cvt.rzi.s32.f32	%r53, %f175;
	mov.u32 	%r92, 0;
	max.s32 	%r3, %r53, %r92;
	add.s32 	%r55, %r3, %r45;
	min.s32 	%r56, %r55, %r42;
	mov.u32 	%r57, %ctaid.x;
	mov.u32 	%r4, %ntid.x;
	mov.b32	%r58, %envreg3;
	mad.lo.s32 	%r59, %r57, %r4, %r58;
	mov.u32 	%r5, %tid.x;
	add.s32 	%r6, %r59, %r5;
	sub.s32 	%r7, %r56, %r3;
	setp.ge.u32	%p4, %r5, %r7;
	@%p4 bra 	BB22_6;

	mul.lo.s32 	%r60, %r3, %r41;
	cvt.u64.u32	%rd21, %r60;
	cvt.u64.u32	%rd22, %r6;
	add.s64 	%rd1, %rd22, %rd21;
	cvt.s64.s32	%rd2, %r7;
	cvt.u64.u32	%rd3, %r41;
	cvt.s64.s32	%rd4, %r4;
	cvt.s64.s32	%rd41, %r5;

BB22_5:
	mul.lo.s64 	%rd23, %rd41, %rd3;
	add.s64 	%rd24, %rd1, %rd23;
	shl.b64 	%rd25, %rd24, 4;
	add.s64 	%rd26, %rd15, %rd25;
	ld.global.v4.f32 	{%f176, %f177, %f178, %f179}, [%rd26];
	shl.b64 	%rd27, %rd41, 4;
	add.s64 	%rd28, %rd17, %rd27;
	st.shared.v4.f32 	[%rd28], {%f176, %f177, %f178, %f179};
	add.s64 	%rd41, %rd41, %rd4;
	setp.lt.u64	%p5, %rd41, %rd2;
	@%p5 bra 	BB22_5;

BB22_6:
	membar.gl;
	bar.sync 	0;
	add.s32 	%r61, %r46, %r2;
	add.s32 	%r62, %r61, -1;
	sub.s32 	%r63, %r62, %r1;
	div.u32 	%r8, %r63, %r46;
	setp.eq.s32	%p6, %r8, 0;
	@%p6 bra 	BB22_101;

	mov.u32 	%r9, %tid.y;
	mul.wide.u32 	%rd29, %r9, 16;
	add.s64 	%rd8, %rd18, %rd29;
	mul.wide.u32 	%rd30, %r9, 4;
	add.s64 	%rd9, %rd19, %rd30;
	add.s64 	%rd10, %rd20, %rd30;

BB22_8:
	mov.u32 	%r89, %ntid.y;
	ld.param.u32 	%r88, [ResizeVerticalFilterSinc_param_18];
	mad.lo.s32 	%r12, %r92, %r88, %r1;
	add.s32 	%r65, %r12, %r88;
	min.u32 	%r66, %r65, %r2;
	sub.s32 	%r13, %r66, %r12;
	div.u32 	%r14, %r89, %r13;
	div.u32 	%r67, %r9, %r14;
	setp.lt.u32	%p7, %r67, %r13;
	selp.b32	%r15, %r67, -1, %p7;
	setp.eq.s32	%p8, %r15, -1;
	mov.f32 	%f466, 0f00000000;
	mov.f32 	%f457, %f466;
	mov.f32 	%f452, %f466;
	mov.f32 	%f447, %f466;
	mov.f32 	%f442, %f466;
	mov.f32 	%f462, %f466;
	@%p8 bra 	BB22_73;

	ld.param.u32 	%r90, [ResizeVerticalFilterSinc_param_2];
	cvt.rn.f32.u32	%f418, %r90;
	ld.param.f32 	%f417, [ResizeVerticalFilterSinc_param_4];
	add.s32 	%r68, %r15, %r12;
	cvt.rn.f32.s32	%f196, %r68;
	add.f32 	%f197, %f196, 0f3F000000;
	div.full.f32 	%f198, %f197, %f417;
	add.f32 	%f8, %f198, 0f00000000;
	sub.f32 	%f199, %f8, %f2;
	add.f32 	%f200, %f199, 0f3F000000;
	mov.f32 	%f466, 0f00000000;
	max.f32 	%f201, %f200, %f466;
	cvt.rzi.u32.f32	%r16, %f201;
	add.f32 	%f202, %f2, %f8;
	add.f32 	%f203, %f202, 0f3F000000;
	min.f32 	%f204, %f203, %f418;
	cvt.rzi.u32.f32	%r69, %f204;
	sub.s32 	%r17, %r69, %r16;
	div.u32 	%r70, %r17, %r14;
	mul.lo.s32 	%r71, %r70, %r14;
	setp.ne.s32	%p9, %r71, %r17;
	selp.u32	%r72, 1, 0, %p9;
	add.s32 	%r18, %r72, %r70;
	rem.u32 	%r73, %r9, %r14;
	mul.lo.s32 	%r93, %r18, %r73;
	mov.f32 	%f457, %f466;
	mov.f32 	%f452, %f466;
	mov.f32 	%f447, %f466;
	mov.f32 	%f442, %f466;
	mov.f32 	%f462, %f466;
	setp.ge.u32	%p10, %r93, %r17;
	@%p10 bra 	BB22_73;

	setp.eq.s32	%p11, %r43, 0;
	add.s32 	%r74, %r93, %r18;
	min.u32 	%r20, %r74, %r17;
	sub.s32 	%r75, %r16, %r3;
	add.s32 	%r94, %r75, %r93;
	mov.f32 	%f466, 0f00000000;
	mov.f32 	%f457, %f466;
	mov.f32 	%f452, %f466;
	mov.f32 	%f447, %f466;
	mov.f32 	%f442, %f466;
	@%p11 bra 	BB22_42;
	bra.uni 	BB22_11;

BB22_42:
	mov.f32 	%f458, %f466;
	mov.f32 	%f453, %f466;
	mov.f32 	%f448, %f466;
	mov.f32 	%f443, %f466;
	mov.f32 	%f462, %f466;
	mov.f32 	%f463, %f466;
	setp.ge.u32	%p27, %r93, %r20;
	@%p27 bra 	BB22_73;

BB22_43:
	mul.wide.u32 	%rd33, %r94, 16;
	add.s64 	%rd34, %rd17, %rd33;
	ld.shared.v4.f32 	{%f292, %f293, %f294, %f295}, [%rd34];
	add.s32 	%r79, %r93, %r16;
	cvt.rn.f32.u32	%f296, %r79;
	sub.f32 	%f297, %f296, %f8;
	add.f32 	%f298, %f297, 0f3F000000;
	mul.f32 	%f299, %f419, %f298;
	div.full.f32 	%f300, %f299, %f160;
	abs.f32 	%f70, %f300;
	setp.lt.f32	%p28, %f159, 0f00000000;
	mov.f32 	%f291, 0f3F800000;
	mov.f32 	%f439, %f291;
	@%p28 bra 	BB22_58;

	mul.f32 	%f71, %f70, %f158;
	setp.eq.f32	%p29, %f71, 0f00000000;
	mov.f32 	%f436, %f291;
	mov.f32 	%f439, %f436;
	@%p29 bra 	BB22_58;

	add.f32 	%f302, %f71, %f71;
	cvt.rni.f32.f32	%f303, %f302;
	cvt.rzi.s32.f32	%r32, %f303;
	neg.f32 	%f304, %f303;
	fma.rn.f32 	%f306, %f304, %f166, %f71;
	mul.f32 	%f307, %f306, 0f34222169;
	mov.f32 	%f308, 0f40490FDA;
	fma.rn.f32 	%f72, %f306, %f308, %f307;
	mul.rn.f32 	%f73, %f72, %f72;
	and.b32  	%r33, %r32, 1;
	setp.eq.s32	%p30, %r33, 0;
	@%p30 bra 	BB22_47;
	bra.uni 	BB22_46;

BB22_47:
	mov.f32 	%f311, 0f3C08839E;
	mov.f32 	%f312, 0fB94CA1F9;
	fma.rn.f32 	%f430, %f312, %f73, %f311;
	bra.uni 	BB22_48;

BB22_46:
	mov.f32 	%f309, 0fBAB6061A;
	mov.f32 	%f310, 0f37CCF5CE;
	fma.rn.f32 	%f430, %f310, %f73, %f309;

BB22_48:
	@%p30 bra 	BB22_50;
	bra.uni 	BB22_49;

BB22_50:
	mov.f32 	%f316, 0fBE2AAAA3;
	fma.rn.f32 	%f317, %f430, %f73, %f316;
	mov.f32 	%f318, 0f00000000;
	fma.rn.f32 	%f431, %f317, %f73, %f318;
	bra.uni 	BB22_51;

BB22_49:
	mov.f32 	%f313, 0f3D2AAAA5;
	fma.rn.f32 	%f314, %f430, %f73, %f313;
	mov.f32 	%f315, 0fBF000000;
	fma.rn.f32 	%f431, %f314, %f73, %f315;

BB22_51:
	fma.rn.f32 	%f432, %f431, %f72, %f72;
	@%p30 bra 	BB22_53;

	mov.f32 	%f319, 0f3F800000;
	fma.rn.f32 	%f432, %f431, %f73, %f319;

BB22_53:
	and.b32  	%r80, %r32, 2;
	setp.eq.s32	%p33, %r80, 0;
	@%p33 bra 	BB22_55;

	mov.f32 	%f320, 0f00000000;
	mov.f32 	%f321, 0fBF800000;
	fma.rn.f32 	%f432, %f432, %f321, %f320;

BB22_55:
	cvt.rzi.f32.f32	%f322, %f71;
	setp.neu.f32	%p34, %f322, %f71;
	@%p34 bra 	BB22_57;

	mov.f32 	%f323, 0f00000000;
	mul.rn.f32 	%f432, %f71, %f323;

BB22_57:
	mul.f32 	%f324, %f71, 0f40490FDC;
	div.full.f32 	%f87, %f432, %f324;
	mov.f32 	%f439, %f87;

BB22_58:
	mov.f32 	%f88, %f439;
	setp.eq.f32	%p35, %f70, 0f00000000;
	mov.f32 	%f438, %f291;
	@%p35 bra 	BB22_72;

	add.f32 	%f326, %f70, %f70;
	cvt.rni.f32.f32	%f327, %f326;
	cvt.rzi.s32.f32	%r34, %f327;
	neg.f32 	%f328, %f327;
	fma.rn.f32 	%f330, %f328, %f166, %f70;
	mul.f32 	%f331, %f330, 0f34222169;
	mov.f32 	%f332, 0f40490FDA;
	fma.rn.f32 	%f89, %f330, %f332, %f331;
	mul.rn.f32 	%f90, %f89, %f89;
	and.b32  	%r35, %r34, 1;
	setp.eq.s32	%p36, %r35, 0;
	@%p36 bra 	BB22_61;
	bra.uni 	BB22_60;

BB22_61:
	mov.f32 	%f335, 0f3C08839E;
	mov.f32 	%f336, 0fB94CA1F9;
	fma.rn.f32 	%f433, %f336, %f90, %f335;
	bra.uni 	BB22_62;

BB22_60:
	mov.f32 	%f333, 0fBAB6061A;
	mov.f32 	%f334, 0f37CCF5CE;
	fma.rn.f32 	%f433, %f334, %f90, %f333;

BB22_62:
	@%p36 bra 	BB22_64;
	bra.uni 	BB22_63;

BB22_64:
	mov.f32 	%f340, 0fBE2AAAA3;
	fma.rn.f32 	%f341, %f433, %f90, %f340;
	mov.f32 	%f342, 0f00000000;
	fma.rn.f32 	%f434, %f341, %f90, %f342;
	bra.uni 	BB22_65;

BB22_63:
	mov.f32 	%f337, 0f3D2AAAA5;
	fma.rn.f32 	%f338, %f433, %f90, %f337;
	mov.f32 	%f339, 0fBF000000;
	fma.rn.f32 	%f434, %f338, %f90, %f339;

BB22_65:
	fma.rn.f32 	%f435, %f434, %f89, %f89;
	@%p36 bra 	BB22_67;

	mov.f32 	%f343, 0f3F800000;
	fma.rn.f32 	%f435, %f434, %f90, %f343;

BB22_67:
	and.b32  	%r81, %r34, 2;
	setp.eq.s32	%p39, %r81, 0;
	@%p39 bra 	BB22_69;

	mov.f32 	%f344, 0f00000000;
	mov.f32 	%f345, 0fBF800000;
	fma.rn.f32 	%f435, %f435, %f345, %f344;

BB22_69:
	cvt.rzi.f32.f32	%f346, %f70;
	setp.neu.f32	%p40, %f346, %f70;
	@%p40 bra 	BB22_71;

	mov.f32 	%f347, 0f00000000;
	mul.rn.f32 	%f435, %f70, %f347;

BB22_71:
	mul.f32 	%f348, %f70, 0f40490FDC;
	div.full.f32 	%f438, %f435, %f348;

BB22_72:
	mov.f32 	%f466, 0f00000000;
	mul.f32 	%f350, %f88, %f438;
	fma.rn.f32 	%f448, %f293, %f350, %f448;
	fma.rn.f32 	%f443, %f292, %f350, %f443;
	fma.rn.f32 	%f453, %f294, %f350, %f453;
	fma.rn.f32 	%f458, %f295, %f350, %f458;
	add.f32 	%f463, %f463, %f350;
	add.s32 	%r94, %r94, 1;
	add.s32 	%r93, %r93, 1;
	setp.lt.u32	%p41, %r93, %r20;
	mov.f32 	%f442, %f443;
	mov.f32 	%f447, %f448;
	mov.f32 	%f452, %f453;
	mov.f32 	%f457, %f458;
	mov.f32 	%f462, %f463;
	@%p41 bra 	BB22_43;
	bra.uni 	BB22_73;

BB22_11:
	mov.f32 	%f459, %f466;
	mov.f32 	%f454, %f466;
	mov.f32 	%f449, %f466;
	mov.f32 	%f444, %f466;
	mov.f32 	%f462, %f466;
	mov.f32 	%f464, %f466;
	mov.f32 	%f467, %f466;
	setp.ge.u32	%p12, %r93, %r20;
	@%p12 bra 	BB22_73;

BB22_12:
	mul.wide.u32 	%rd31, %r94, 16;
	add.s64 	%rd32, %rd17, %rd31;
	ld.shared.v4.f32 	{%f218, %f219, %f220, %f221}, [%rd32];
	add.s32 	%r76, %r93, %r16;
	cvt.rn.f32.u32	%f222, %r76;
	sub.f32 	%f223, %f222, %f8;
	add.f32 	%f224, %f223, 0f3F000000;
	mul.f32 	%f225, %f419, %f224;
	div.full.f32 	%f226, %f225, %f160;
	abs.f32 	%f19, %f226;
	setp.lt.f32	%p13, %f159, 0f00000000;
	mov.f32 	%f429, %f164;
	@%p13 bra 	BB22_27;

	mul.f32 	%f20, %f19, %f158;
	setp.eq.f32	%p14, %f20, 0f00000000;
	mov.f32 	%f426, %f164;
	mov.f32 	%f429, %f426;
	@%p14 bra 	BB22_27;

	add.f32 	%f228, %f20, %f20;
	cvt.rni.f32.f32	%f229, %f228;
	cvt.rzi.s32.f32	%r24, %f229;
	neg.f32 	%f230, %f229;
	fma.rn.f32 	%f232, %f230, %f166, %f20;
	mul.f32 	%f233, %f232, 0f34222169;
	mov.f32 	%f234, 0f40490FDA;
	fma.rn.f32 	%f21, %f232, %f234, %f233;
	mul.rn.f32 	%f22, %f21, %f21;
	and.b32  	%r25, %r24, 1;
	setp.eq.s32	%p15, %r25, 0;
	@%p15 bra 	BB22_16;
	bra.uni 	BB22_15;

BB22_16:
	mov.f32 	%f237, 0f3C08839E;
	mov.f32 	%f238, 0fB94CA1F9;
	fma.rn.f32 	%f420, %f238, %f22, %f237;
	bra.uni 	BB22_17;

BB22_15:
	mov.f32 	%f235, 0fBAB6061A;
	mov.f32 	%f236, 0f37CCF5CE;
	fma.rn.f32 	%f420, %f236, %f22, %f235;

BB22_17:
	@%p15 bra 	BB22_19;
	bra.uni 	BB22_18;

BB22_19:
	mov.f32 	%f242, 0fBE2AAAA3;
	fma.rn.f32 	%f243, %f420, %f22, %f242;
	mov.f32 	%f244, 0f00000000;
	fma.rn.f32 	%f421, %f243, %f22, %f244;
	bra.uni 	BB22_20;

BB22_18:
	mov.f32 	%f239, 0f3D2AAAA5;
	fma.rn.f32 	%f240, %f420, %f22, %f239;
	mov.f32 	%f241, 0fBF000000;
	fma.rn.f32 	%f421, %f240, %f22, %f241;

BB22_20:
	fma.rn.f32 	%f422, %f421, %f21, %f21;
	@%p15 bra 	BB22_22;

	mov.f32 	%f245, 0f3F800000;
	fma.rn.f32 	%f422, %f421, %f22, %f245;

BB22_22:
	and.b32  	%r77, %r24, 2;
	setp.eq.s32	%p18, %r77, 0;
	@%p18 bra 	BB22_24;

	mov.f32 	%f246, 0f00000000;
	mov.f32 	%f247, 0fBF800000;
	fma.rn.f32 	%f422, %f422, %f247, %f246;

BB22_24:
	cvt.rzi.f32.f32	%f248, %f20;
	setp.neu.f32	%p19, %f248, %f20;
	@%p19 bra 	BB22_26;

	mov.f32 	%f249, 0f00000000;
	mul.rn.f32 	%f422, %f20, %f249;

BB22_26:
	mul.f32 	%f250, %f20, 0f40490FDC;
	div.full.f32 	%f36, %f422, %f250;
	mov.f32 	%f429, %f36;

BB22_27:
	mov.f32 	%f37, %f429;
	setp.eq.f32	%p20, %f19, 0f00000000;
	mov.f32 	%f428, %f164;
	@%p20 bra 	BB22_41;

	add.f32 	%f252, %f19, %f19;
	cvt.rni.f32.f32	%f253, %f252;
	cvt.rzi.s32.f32	%r26, %f253;
	neg.f32 	%f254, %f253;
	fma.rn.f32 	%f256, %f254, %f166, %f19;
	mul.f32 	%f257, %f256, 0f34222169;
	mov.f32 	%f258, 0f40490FDA;
	fma.rn.f32 	%f38, %f256, %f258, %f257;
	mul.rn.f32 	%f39, %f38, %f38;
	and.b32  	%r27, %r26, 1;
	setp.eq.s32	%p21, %r27, 0;
	@%p21 bra 	BB22_30;
	bra.uni 	BB22_29;

BB22_30:
	mov.f32 	%f261, 0f3C08839E;
	mov.f32 	%f262, 0fB94CA1F9;
	fma.rn.f32 	%f423, %f262, %f39, %f261;
	bra.uni 	BB22_31;

BB22_29:
	mov.f32 	%f259, 0fBAB6061A;
	mov.f32 	%f260, 0f37CCF5CE;
	fma.rn.f32 	%f423, %f260, %f39, %f259;

BB22_31:
	@%p21 bra 	BB22_33;
	bra.uni 	BB22_32;

BB22_33:
	mov.f32 	%f266, 0fBE2AAAA3;
	fma.rn.f32 	%f267, %f423, %f39, %f266;
	mov.f32 	%f268, 0f00000000;
	fma.rn.f32 	%f424, %f267, %f39, %f268;
	bra.uni 	BB22_34;

BB22_32:
	mov.f32 	%f263, 0f3D2AAAA5;
	fma.rn.f32 	%f264, %f423, %f39, %f263;
	mov.f32 	%f265, 0fBF000000;
	fma.rn.f32 	%f424, %f264, %f39, %f265;

BB22_34:
	fma.rn.f32 	%f425, %f424, %f38, %f38;
	@%p21 bra 	BB22_36;

	mov.f32 	%f269, 0f3F800000;
	fma.rn.f32 	%f425, %f424, %f39, %f269;

BB22_36:
	and.b32  	%r78, %r26, 2;
	setp.eq.s32	%p24, %r78, 0;
	@%p24 bra 	BB22_38;

	mov.f32 	%f270, 0f00000000;
	mov.f32 	%f271, 0fBF800000;
	fma.rn.f32 	%f425, %f425, %f271, %f270;

BB22_38:
	cvt.rzi.f32.f32	%f272, %f19;
	setp.neu.f32	%p25, %f272, %f19;
	@%p25 bra 	BB22_40;

	mov.f32 	%f273, 0f00000000;
	mul.rn.f32 	%f425, %f19, %f273;

BB22_40:
	mul.f32 	%f274, %f19, 0f40490FDC;
	div.full.f32 	%f428, %f425, %f274;

BB22_41:
	mul.f32 	%f275, %f37, %f428;
	mul.f32 	%f276, %f275, 0f377BA882;
	mov.f32 	%f277, 0f477FFF00;
	sub.f32 	%f278, %f277, %f221;
	mul.f32 	%f279, %f278, %f276;
	fma.rn.f32 	%f444, %f218, %f279, %f444;
	fma.rn.f32 	%f449, %f219, %f279, %f449;
	fma.rn.f32 	%f454, %f220, %f279, %f454;
	fma.rn.f32 	%f459, %f221, %f275, %f459;
	add.f32 	%f464, %f464, %f275;
	add.f32 	%f467, %f467, %f279;
	add.s32 	%r94, %r94, 1;
	add.s32 	%r93, %r93, 1;
	setp.lt.u32	%p26, %r93, %r20;
	mov.f32 	%f442, %f444;
	mov.f32 	%f447, %f449;
	mov.f32 	%f452, %f454;
	mov.f32 	%f457, %f459;
	mov.f32 	%f462, %f464;
	mov.f32 	%f466, %f467;
	@%p26 bra 	BB22_12;

BB22_73:
	setp.ge.u32	%p42, %r9, %r13;
	@%p42 bra 	BB22_76;

	setp.eq.s32	%p43, %r43, 0;
	mov.f32 	%f351, 0f00000000;
	st.shared.v4.f32 	[%rd8], {%f351, %f351, %f351, %f351};
	mov.u32 	%r82, 0;
	st.shared.u32 	[%rd9], %r82;
	@%p43 bra 	BB22_76;

	st.shared.u32 	[%rd10], %r82;

BB22_76:
	bar.sync 	0;
	setp.eq.s32	%p44, %r14, 0;
	@%p44 bra 	BB22_83;

	ld.param.u64 	%rd40, [ResizeVerticalFilterSinc_param_21];
	ld.param.u64 	%rd39, [ResizeVerticalFilterSinc_param_20];
	ld.param.u64 	%rd38, [ResizeVerticalFilterSinc_param_19];
	mul.wide.s32 	%rd35, %r15, 16;
	add.s64 	%rd11, %rd38, %rd35;
	mul.wide.s32 	%rd36, %r15, 4;
	add.s64 	%rd12, %rd39, %rd36;
	add.s64 	%rd13, %rd40, %rd36;
	mov.u32 	%r95, 0;

BB22_78:
	@%p8 bra 	BB22_82;

	rem.u32 	%r85, %r9, %r14;
	setp.ne.s32	%p46, %r95, %r85;
	@%p46 bra 	BB22_82;

	setp.eq.s32	%p47, %r43, 0;
	ld.shared.v4.f32 	{%f352, %f353, %f354, %f355}, [%rd11];
	add.f32 	%f360, %f452, %f354;
	add.f32 	%f361, %f447, %f353;
	add.f32 	%f362, %f442, %f352;
	add.f32 	%f363, %f457, %f355;
	st.shared.v4.f32 	[%rd11], {%f362, %f361, %f360, %f363};
	ld.shared.f32 	%f364, [%rd12];
	add.f32 	%f365, %f462, %f364;
	st.shared.f32 	[%rd12], %f365;
	@%p47 bra 	BB22_82;

	ld.shared.f32 	%f366, [%rd13];
	add.f32 	%f367, %f466, %f366;
	st.shared.f32 	[%rd13], %f367;

BB22_82:
	bar.sync 	0;
	add.s32 	%r95, %r95, 1;
	setp.lt.u32	%p48, %r95, %r14;
	@%p48 bra 	BB22_78;

BB22_83:
	@%p42 bra 	BB22_100;

	ld.param.u32 	%r91, [ResizeVerticalFilterSinc_param_6];
	setp.eq.s32	%p50, %r43, 0;
	ld.shared.f32 	%f117, [%rd9];
	setp.neu.f32	%p51, %f117, 0f00000000;
	setp.neu.f32	%p52, %f117, 0f3F800000;
	and.pred  	%p1, %p51, %p52;
	add.s32 	%r86, %r9, %r12;
	mad.lo.s32 	%r87, %r86, %r91, %r6;
	mul.wide.u32 	%rd37, %r87, 16;
	add.s64 	%rd14, %rd16, %rd37;
	@%p50 bra 	BB22_94;
	bra.uni 	BB22_85;

BB22_94:
	ld.shared.v4.f32 	{%f395, %f396, %f397, %f398}, [%rd8];
	mov.f32 	%f479, %f398;
	mov.f32 	%f478, %f397;
	mov.f32 	%f477, %f396;
	mov.f32 	%f476, %f395;
	@!%p1 bra 	BB22_99;
	bra.uni 	BB22_95;

BB22_95:
	setp.lt.f32	%p57, %f117, 0f00000000;
	selp.f32	%f145, 0fBF800000, 0f3F800000, %p57;
	mul.f32 	%f399, %f117, %f145;
	setp.ltu.f32	%p58, %f399, 0f00000000;
	@%p58 bra 	BB22_97;
	bra.uni 	BB22_96;

BB22_97:
	mov.f32 	%f400, 0f00000000;
	rcp.approx.f32 	%f401, %f400;
	mul.f32 	%f475, %f145, %f401;
	bra.uni 	BB22_98;

BB22_85:
	ld.shared.f32 	%f469, [%rd10];
	ld.shared.v4.f32 	{%f368, %f369, %f370, %f371}, [%rd8];
	mov.f32 	%f473, %f371;
	mov.f32 	%f472, %f370;
	mov.f32 	%f471, %f369;
	mov.f32 	%f470, %f368;
	@!%p1 bra 	BB22_90;
	bra.uni 	BB22_86;

BB22_86:
	setp.lt.f32	%p53, %f117, 0f00000000;
	selp.f32	%f123, 0fBF800000, 0f3F800000, %p53;
	mul.f32 	%f372, %f117, %f123;
	setp.ltu.f32	%p54, %f372, 0f00000000;
	@%p54 bra 	BB22_88;
	bra.uni 	BB22_87;

BB22_88:
	mov.f32 	%f373, 0f00000000;
	rcp.approx.f32 	%f374, %f373;
	mul.f32 	%f468, %f123, %f374;
	bra.uni 	BB22_89;

BB22_96:
	rcp.approx.f32 	%f475, %f117;

BB22_98:
	mul.rn.f32 	%f476, %f395, %f475;
	mul.rn.f32 	%f477, %f396, %f475;
	mul.rn.f32 	%f478, %f397, %f475;
	mul.rn.f32 	%f479, %f398, %f475;

BB22_99:
	mov.f32 	%f402, 0f00000000;
	max.f32 	%f403, %f476, %f402;
	mov.f32 	%f404, 0f477FFF00;
	min.f32 	%f405, %f403, %f404;
	max.f32 	%f406, %f477, %f402;
	min.f32 	%f407, %f406, %f404;
	max.f32 	%f408, %f478, %f402;
	min.f32 	%f409, %f408, %f404;
	max.f32 	%f410, %f479, %f402;
	min.f32 	%f411, %f410, %f404;
	add.f32 	%f412, %f405, 0f3F000000;
	add.f32 	%f413, %f407, 0f3F000000;
	add.f32 	%f414, %f409, 0f3F000000;
	add.f32 	%f415, %f411, 0f3F000000;
	st.global.v4.f32 	[%rd14], {%f412, %f413, %f414, %f415};
	bra.uni 	BB22_100;

BB22_87:
	rcp.approx.f32 	%f468, %f117;

BB22_89:
	mul.rn.f32 	%f470, %f368, %f468;
	mul.rn.f32 	%f471, %f369, %f468;
	mul.rn.f32 	%f472, %f370, %f468;
	mul.rn.f32 	%f473, %f371, %f468;
	mul.rn.f32 	%f469, %f469, %f468;

BB22_90:
	setp.lt.f32	%p55, %f469, 0f00000000;
	selp.f32	%f137, 0fBF800000, 0f3F800000, %p55;
	mul.f32 	%f375, %f469, %f137;
	setp.ltu.f32	%p56, %f375, 0f00000000;
	@%p56 bra 	BB22_92;
	bra.uni 	BB22_91;

BB22_92:
	mov.f32 	%f376, 0f00000000;
	rcp.approx.f32 	%f377, %f376;
	mul.f32 	%f474, %f137, %f377;
	bra.uni 	BB22_93;

BB22_91:
	rcp.approx.f32 	%f474, %f469;

BB22_93:
	mul.f32 	%f378, %f470, %f474;
	mov.f32 	%f379, 0f00000000;
	max.f32 	%f380, %f378, %f379;
	mov.f32 	%f381, 0f477FFF00;
	min.f32 	%f382, %f380, %f381;
	mul.f32 	%f383, %f471, %f474;
	max.f32 	%f384, %f383, %f379;
	min.f32 	%f385, %f384, %f381;
	mul.f32 	%f386, %f472, %f474;
	max.f32 	%f387, %f386, %f379;
	min.f32 	%f388, %f387, %f381;
	max.f32 	%f389, %f473, %f379;
	min.f32 	%f390, %f389, %f381;
	add.f32 	%f391, %f382, 0f3F000000;
	add.f32 	%f392, %f385, 0f3F000000;
	add.f32 	%f393, %f390, 0f3F000000;
	add.f32 	%f394, %f388, 0f3F000000;
	st.global.v4.f32 	[%rd14], {%f391, %f392, %f394, %f393};

BB22_100:
	add.s32 	%r92, %r92, 1;
	setp.lt.u32	%p59, %r92, %r8;
	@%p59 bra 	BB22_8;

BB22_101:
	ret;
}

	// .globl	GenerateNoiseImage
.entry GenerateNoiseImage(
	.param .u64 .ptr .global .align 16 GenerateNoiseImage_param_0,
	.param .u64 .ptr .global .align 16 GenerateNoiseImage_param_1,
	.param .u32 GenerateNoiseImage_param_2,
	.param .u32 GenerateNoiseImage_param_3,
	.param .u32 GenerateNoiseImage_param_4,
	.param .u32 GenerateNoiseImage_param_5,
	.param .f32 GenerateNoiseImage_param_6,
	.param .u32 GenerateNoiseImage_param_7,
	.param .u32 GenerateNoiseImage_param_8,
	.param .u32 GenerateNoiseImage_param_9
)
{
	.reg .pred 	%p<256>;
	.reg .f32 	%f<1362>;
	.reg .b32 	%r<461>;
	.reg .b64 	%rd<153>;


	ld.param.u32 	%r131, [GenerateNoiseImage_param_3];
	ld.param.u32 	%r133, [GenerateNoiseImage_param_5];
	ld.param.u32 	%r134, [GenerateNoiseImage_param_9];
	mul.lo.s32 	%r135, %r134, %r131;
	cvt.u64.u32	%rd57, %r135;
	mov.u32 	%r136, %ntid.x;
	cvt.s64.s32	%rd1, %r136;
	mul.lo.s64 	%rd58, %rd1, %rd57;
	mov.u32 	%r137, %ctaid.x;
	mov.b32	%r138, %envreg0;
	add.s32 	%r139, %r137, %r138;
	cvt.s64.s32	%rd2, %r139;
	mul.lo.s64 	%rd59, %rd58, %rd2;
	and.b64  	%rd60, %rd59, 4294967295;
	mov.b32	%r140, %envreg3;
	mad.lo.s32 	%r141, %r137, %r136, %r140;
	mov.u32 	%r1, %tid.x;
	add.s32 	%r142, %r141, %r1;
	cvt.s64.s32	%rd61, %r142;
	mul.lo.s64 	%rd62, %rd61, %rd57;
	add.s64 	%rd109, %rd62, %rd60;
	setp.eq.s64	%p9, %rd109, 0;
	mov.u64 	%rd141, 1;
	mov.u64 	%rd150, 0;
	mov.u64 	%rd138, %rd141;
	mov.u64 	%rd52, 4077358422479273989;
	mov.u64 	%rd129, %rd52;
	@%p9 bra 	BB23_22;

	mov.u64 	%rd124, 4294883355;

BB23_2:
	mov.u64 	%rd131, %rd141;
	mov.u64 	%rd140, %rd131;
	mov.u64 	%rd112, %rd124;
	mov.u64 	%rd6, %rd112;
	and.b64  	%rd63, %rd109, 1;
	setp.eq.b64	%p10, %rd63, 1;
	mov.u64 	%rd142, %rd140;
	@!%p10 bra 	BB23_12;
	bra.uni 	BB23_3;

BB23_3:
	setp.eq.s64	%p11, %rd140, 0;
	mov.u64 	%rd143, 0;
	mov.u64 	%rd142, %rd143;
	mov.u64 	%rd122, %rd6;
	@%p11 bra 	BB23_12;

BB23_4:
	mov.u64 	%rd9, %rd143;
	mov.u64 	%rd8, %rd122;
	and.b64  	%rd66, %rd140, 1;
	setp.eq.b64	%p12, %rd66, 1;
	mov.u64 	%rd144, %rd9;
	@!%p12 bra 	BB23_8;
	bra.uni 	BB23_5;

BB23_5:
	add.s64 	%rd10, %rd9, %rd8;
	setp.gt.u64	%p13, %rd10, -360523849793538;
	@%p13 bra 	BB23_7;

	// inline asm
	cvt.rn.f32.u64 	%f385, %rd10;
	// inline asm
	// inline asm
	cvt.rn.f32.u64 	%f386, %rd9;
	// inline asm
	setp.geu.f32	%p14, %f385, %f386;
	mov.u64 	%rd144, %rd10;
	@%p14 bra 	BB23_8;

BB23_7:
	add.s64 	%rd144, %rd10, 360523849793537;

BB23_8:
	mov.u64 	%rd143, %rd144;
	add.s64 	%rd123, %rd8, %rd8;
	setp.gt.u64	%p15, %rd123, -360523849793538;
	@%p15 bra 	BB23_10;

	// inline asm
	cvt.rn.f32.u64 	%f387, %rd123;
	// inline asm
	// inline asm
	cvt.rn.f32.u64 	%f388, %rd8;
	// inline asm
	setp.geu.f32	%p16, %f387, %f388;
	@%p16 bra 	BB23_11;

BB23_10:
	add.s64 	%rd123, %rd123, 360523849793537;

BB23_11:
	mov.u64 	%rd15, %rd123;
	shr.u64 	%rd140, %rd140, 1;
	setp.ne.s64	%p17, %rd140, 0;
	mov.u64 	%rd122, %rd15;
	mov.u64 	%rd142, %rd143;
	@%p17 bra 	BB23_4;

BB23_12:
	mov.u64 	%rd138, %rd142;
	setp.eq.s64	%p18, %rd6, 0;
	mov.u64 	%rd126, 0;
	mov.u64 	%rd125, %rd126;
	mov.u64 	%rd121, %rd6;
	mov.u64 	%rd119, %rd6;
	@%p18 bra 	BB23_21;

BB23_13:
	mov.u64 	%rd20, %rd126;
	and.b64  	%rd73, %rd121, 1;
	setp.eq.b64	%p19, %rd73, 1;
	mov.u64 	%rd127, %rd20;
	@!%p19 bra 	BB23_17;
	bra.uni 	BB23_14;

BB23_14:
	add.s64 	%rd21, %rd20, %rd119;
	setp.gt.u64	%p20, %rd21, -360523849793538;
	@%p20 bra 	BB23_16;

	// inline asm
	cvt.rn.f32.u64 	%f389, %rd21;
	// inline asm
	// inline asm
	cvt.rn.f32.u64 	%f390, %rd20;
	// inline asm
	setp.geu.f32	%p21, %f389, %f390;
	mov.u64 	%rd127, %rd21;
	@%p21 bra 	BB23_17;

BB23_16:
	add.s64 	%rd127, %rd21, 360523849793537;

BB23_17:
	mov.u64 	%rd126, %rd127;
	add.s64 	%rd120, %rd119, %rd119;
	setp.gt.u64	%p22, %rd120, -360523849793538;
	@%p22 bra 	BB23_19;

	// inline asm
	cvt.rn.f32.u64 	%f391, %rd120;
	// inline asm
	// inline asm
	cvt.rn.f32.u64 	%f392, %rd119;
	// inline asm
	setp.geu.f32	%p23, %f391, %f392;
	@%p23 bra 	BB23_20;

BB23_19:
	add.s64 	%rd120, %rd120, 360523849793537;

BB23_20:
	mov.u64 	%rd119, %rd120;
	shr.u64 	%rd121, %rd121, 1;
	setp.ne.s64	%p24, %rd121, 0;
	mov.u64 	%rd125, %rd126;
	@%p24 bra 	BB23_13;

BB23_21:
	mov.u64 	%rd124, %rd125;
	shr.u64 	%rd109, %rd109, 1;
	mov.u64 	%rd150, 0;
	setp.ne.s64	%p25, %rd109, 0;
	mov.u64 	%rd128, %rd52;
	mov.u64 	%rd129, %rd128;
	mov.u64 	%rd141, %rd138;
	@%p25 bra 	BB23_2;

BB23_22:
	mov.u64 	%rd32, %rd150;
	mov.u64 	%rd30, %rd129;
	and.b64  	%rd80, %rd30, 1;
	setp.eq.b64	%p26, %rd80, 1;
	mov.u64 	%rd148, %rd32;
	@!%p26 bra 	BB23_26;
	bra.uni 	BB23_23;

BB23_23:
	add.s64 	%rd33, %rd32, %rd138;
	setp.gt.u64	%p27, %rd33, -360523849793538;
	@%p27 bra 	BB23_25;

	// inline asm
	cvt.rn.f32.u64 	%f393, %rd33;
	// inline asm
	// inline asm
	cvt.rn.f32.u64 	%f394, %rd32;
	// inline asm
	setp.geu.f32	%p28, %f393, %f394;
	mov.u64 	%rd148, %rd33;
	@%p28 bra 	BB23_26;

BB23_25:
	add.s64 	%rd148, %rd33, 360523849793537;

BB23_26:
	mov.u64 	%rd35, %rd148;
	add.s64 	%rd151, %rd138, %rd138;
	setp.gt.u64	%p29, %rd151, -360523849793538;
	@%p29 bra 	BB23_28;

	// inline asm
	cvt.rn.f32.u64 	%f395, %rd151;
	// inline asm
	// inline asm
	cvt.rn.f32.u64 	%f396, %rd138;
	// inline asm
	setp.geu.f32	%p30, %f395, %f396;
	@%p30 bra 	BB23_29;

BB23_28:
	add.s64 	%rd151, %rd151, 360523849793537;

BB23_29:
	shr.u64 	%rd129, %rd30, 2;
	and.b64  	%rd85, %rd30, 2;
	setp.eq.s64	%p31, %rd85, 0;
	mov.u64 	%rd149, %rd35;
	@%p31 bra 	BB23_33;

	add.s64 	%rd40, %rd35, %rd151;
	setp.gt.u64	%p32, %rd40, -360523849793538;
	@%p32 bra 	BB23_32;

	// inline asm
	cvt.rn.f32.u64 	%f397, %rd40;
	// inline asm
	// inline asm
	cvt.rn.f32.u64 	%f398, %rd35;
	// inline asm
	setp.geu.f32	%p33, %f397, %f398;
	mov.u64 	%rd149, %rd40;
	@%p33 bra 	BB23_33;

BB23_32:
	add.s64 	%rd149, %rd40, 360523849793537;

BB23_33:
	mov.u64 	%rd150, %rd149;
	add.s64 	%rd139, %rd151, %rd151;
	setp.gt.u64	%p34, %rd139, -360523849793538;
	@%p34 bra 	BB23_35;

	// inline asm
	cvt.rn.f32.u64 	%f399, %rd139;
	// inline asm
	// inline asm
	cvt.rn.f32.u64 	%f400, %rd151;
	// inline asm
	setp.geu.f32	%p35, %f399, %f400;
	@%p35 bra 	BB23_36;

BB23_35:
	add.s64 	%rd139, %rd139, 360523849793537;

BB23_36:
	mov.u64 	%rd138, %rd139;
	setp.ne.s64	%p36, %rd129, 0;
	@%p36 bra 	BB23_22;

	mov.u32 	%r302, %tid.x;
	ld.param.u32 	%r301, [GenerateNoiseImage_param_3];
	cvt.u64.u32	%rd90, %r301;
	mul.lo.s64 	%rd91, %rd1, %rd90;
	mul.lo.s64 	%rd92, %rd91, %rd2;
	cvt.u64.u32	%rd93, %r302;
	add.s64 	%rd152, %rd93, %rd92;
	setp.eq.s32	%p37, %r301, 0;
	@%p37 bra 	BB23_350;

	ld.param.f32 	%f1273, [GenerateNoiseImage_param_6];
	ld.param.u32 	%r304, [GenerateNoiseImage_param_4];
	ld.param.u32 	%r310, [GenerateNoiseImage_param_3];
	mul.hi.u64 	%rd94, %rd150, 360530896022729;
	sub.s64 	%rd95, %rd150, %rd94;
	shr.u64 	%rd96, %rd95, 1;
	add.s64 	%rd97, %rd96, %rd94;
	shr.u64 	%rd98, %rd97, 31;
	mul.lo.s64 	%rd99, %rd98, 4294883355;
	sub.s64 	%rd100, %rd150, %rd99;
	cvt.u32.u64	%r387, %rd100;
	cvt.u32.u64	%r460, %rd98;
	and.b32  	%r4, %r304, 1;
	and.b32  	%r5, %r304, 2;
	and.b32  	%r6, %r304, 4;
	and.b32  	%r7, %r304, 8;
	mul.f32 	%f1, %f1273, 0f3C800000;
	mul.f32 	%f2, %f1, 0f477FFF00;
	mul.f32 	%f3, %f1273, 0f477FFF00;
	mul.f32 	%f401, %f1273, 0f3DA00000;
	mul.f32 	%f4, %f401, 0f477FFF00;
	mul.f32 	%f402, %f1273, 0f3DCCCCCD;
	mul.f32 	%f5, %f402, 0f3F000000;
	mov.f32 	%f403, 0f3F800000;
	sub.f32 	%f6, %f403, %f5;
	mul.f32 	%f404, %f1273, 0f3D200000;
	mul.f32 	%f7, %f404, 0f477FFF00;
	mul.f32 	%f8, %f404, 0fC77FFF00;
	mul.f32 	%f9, %f1273, 0f3F000000;
	mul.f32 	%f10, %f1273, 0f41480000;
	mul.f32 	%f11, %f10, 0fB77BA882;

BB23_39:
	mov.u32 	%r440, %r460;
	mov.u32 	%r444, %r440;
	mov.u32 	%r367, %r387;
	mov.u32 	%r371, %r367;
	mov.u64 	%rd47, %rd152;
	ld.param.u32 	%r300, [GenerateNoiseImage_param_2];
	cvt.u32.u64	%r143, %rd47;
	and.b64  	%rd48, %rd47, 4294967295;
	setp.ge.u32	%p38, %r143, %r300;
	@%p38 bra 	BB23_349;

	ld.param.u64 	%rd107, [GenerateNoiseImage_param_0];
	setp.eq.s32	%p39, %r4, 0;
	shl.b64 	%rd101, %rd48, 4;
	add.s64 	%rd102, %rd107, %rd101;
	ld.global.v4.f32 	{%f405, %f406, %f407, %f408}, [%rd102];
	mov.f32 	%f1361, %f408;
	mov.f32 	%f1360, %f407;
	mov.f32 	%f1359, %f406;
	mov.f32 	%f1358, %f405;
	mov.u32 	%r383, %r371;
	mov.u32 	%r456, %r444;
	@%p39 bra 	BB23_117;

	mul.lo.s32 	%r144, %r444, -83941;
	add.s32 	%r459, %r144, %r371;
	setp.lt.u32	%p40, %r459, %r144;
	selp.u32	%r145, 1, 0, %p40;
	mov.u32 	%r146, -83941;
	mul.hi.u32 	%r147, %r146, %r444;
	add.s32 	%r386, %r145, %r147;
	xor.b32  	%r148, %r444, %r371;
	cvt.rn.f32.u32	%f409, %r148;
	mul.f32 	%f1282, %f409, 0f2F800000;
	setp.gt.s32	%p41, %r133, 4;
	@%p41 bra 	BB23_46;

	setp.eq.s32	%p45, %r133, 2;
	@%p45 bra 	BB23_86;

	setp.eq.s32	%p46, %r133, 3;
	@%p46 bra 	BB23_53;
	bra.uni 	BB23_44;

BB23_53:
	setp.leu.f32	%p53, %f1282, 0f00000000;
	mov.f32 	%f1285, %f403;
	@%p53 bra 	BB23_58;

	setp.lt.f32	%p54, %f1282, 0f7F800000;
	@%p54 bra 	BB23_56;
	bra.uni 	BB23_55;

BB23_56:
	setp.lt.f32	%p55, %f1282, 0f00800000;
	mul.f32 	%f430, %f1282, 0f4B800000;
	selp.f32	%f431, %f430, %f1282, %p55;
	selp.f32	%f432, 0fC3170000, 0fC2FE0000, %p55;
	mov.b32 	 %r155, %f431;
	and.b32  	%r156, %r155, 8388607;
	or.b32  	%r157, %r156, 1065353216;
	mov.b32 	 %f433, %r157;
	shr.u32 	%r158, %r155, 23;
	cvt.rn.f32.u32	%f434, %r158;
	add.f32 	%f435, %f432, %f434;
	setp.gt.f32	%p56, %f433, 0f3FAE147B;
	mul.f32 	%f436, %f433, 0f3F000000;
	add.f32 	%f437, %f435, 0f3F800000;
	selp.f32	%f438, %f436, %f433, %p56;
	selp.f32	%f439, %f437, %f435, %p56;
	add.f32 	%f429, %f438, 0f3F800000;
	add.f32 	%f440, %f438, 0fBF800000;
	// inline asm
	rcp.approx.ftz.f32 %f428,%f429;
	// inline asm
	mul.f32 	%f441, %f440, %f440;
	neg.f32 	%f442, %f441;
	mul.rn.f32 	%f443, %f428, %f442;
	add.rn.f32 	%f444, %f440, %f443;
	mul.f32 	%f445, %f444, %f444;
	mov.f32 	%f446, 0f3C4C6A36;
	mov.f32 	%f447, 0f3B1E94E6;
	fma.rn.f32 	%f448, %f447, %f445, %f446;
	mov.f32 	%f449, 0f3DAAAB1A;
	fma.rn.f32 	%f450, %f448, %f445, %f449;
	mul.f32 	%f451, %f445, %f450;
	fma.rn.f32 	%f452, %f451, %f444, %f443;
	add.f32 	%f453, %f440, %f452;
	mov.f32 	%f454, 0f3F317218;
	fma.rn.f32 	%f1284, %f439, %f454, %f453;
	bra.uni 	BB23_57;

BB23_46:
	setp.eq.s32	%p42, %r133, 5;
	@%p42 bra 	BB23_71;

	setp.eq.s32	%p43, %r133, 7;
	@%p43 bra 	BB23_114;
	bra.uni 	BB23_48;

BB23_114:
	mul.f32 	%f1300, %f3, %f1282;
	bra.uni 	BB23_115;

BB23_86:
	setp.eq.f32	%p77, %f1282, 0f00000000;
	selp.f32	%f60, 0f3F800000, %f1282, %p77;
	mul.lo.s32 	%r173, %r459, -83941;
	add.s32 	%r27, %r173, %r386;
	setp.lt.u32	%p2, %r27, %r173;
	mul.hi.u32 	%r28, %r146, %r459;
	xor.b32  	%r29, %r386, %r459;
	setp.gt.f32	%p78, %f60, 0f00000000;
	setp.lt.f32	%p79, %f60, 0f7F800000;
	and.pred  	%p80, %p78, %p79;
	@%p80 bra 	BB23_88;
	bra.uni 	BB23_87;

BB23_88:
	setp.lt.f32	%p81, %f60, 0f00800000;
	mul.f32 	%f543, %f60, 0f4B800000;
	selp.f32	%f544, %f543, %f60, %p81;
	selp.f32	%f545, 0fC3170000, 0fC2FE0000, %p81;
	mov.b32 	 %r175, %f544;
	and.b32  	%r176, %r175, 8388607;
	or.b32  	%r177, %r176, 1065353216;
	mov.b32 	 %f546, %r177;
	shr.u32 	%r178, %r175, 23;
	cvt.rn.f32.u32	%f547, %r178;
	add.f32 	%f548, %f545, %f547;
	setp.gt.f32	%p82, %f546, 0f3FAE147B;
	mul.f32 	%f549, %f546, 0f3F000000;
	add.f32 	%f550, %f548, 0f3F800000;
	selp.f32	%f551, %f549, %f546, %p82;
	selp.f32	%f552, %f550, %f548, %p82;
	add.f32 	%f542, %f551, 0f3F800000;
	add.f32 	%f553, %f551, 0fBF800000;
	// inline asm
	rcp.approx.ftz.f32 %f541,%f542;
	// inline asm
	mul.f32 	%f554, %f553, %f553;
	neg.f32 	%f555, %f554;
	mul.rn.f32 	%f556, %f541, %f555;
	add.rn.f32 	%f557, %f553, %f556;
	mul.f32 	%f558, %f557, %f557;
	mov.f32 	%f559, 0f3C4C6A36;
	mov.f32 	%f560, 0f3B1E94E6;
	fma.rn.f32 	%f561, %f560, %f558, %f559;
	mov.f32 	%f562, 0f3DAAAB1A;
	fma.rn.f32 	%f563, %f561, %f558, %f562;
	mul.f32 	%f564, %f558, %f563;
	fma.rn.f32 	%f565, %f564, %f557, %f556;
	add.f32 	%f566, %f553, %f565;
	mov.f32 	%f567, 0f3F317218;
	fma.rn.f32 	%f1292, %f552, %f567, %f566;
	bra.uni 	BB23_89;

BB23_44:
	setp.eq.s32	%p47, %r133, 4;
	@%p47 bra 	BB23_84;
	bra.uni 	BB23_45;

BB23_84:
	setp.lt.f32	%p75, %f1282, %f5;
	mov.f32 	%f1300, 0f00000000;
	mov.u32 	%r384, %r386;
	mov.u32 	%r457, %r459;
	@%p75 bra 	BB23_116;

	setp.ltu.f32	%p76, %f1282, %f6;
	selp.f32	%f1300, %f407, 0f477FFF00, %p76;
	bra.uni 	BB23_115;

BB23_71:
	setp.gtu.f32	%p62, %f1282, 0f3F000000;
	@%p62 bra 	BB23_78;
	bra.uni 	BB23_72;

BB23_78:
	sub.f32 	%f52, %f403, %f1282;
	setp.gtu.f32	%p69, %f52, 0f00000000;
	@%p69 bra 	BB23_80;
	bra.uni 	BB23_79;

BB23_80:
	add.f32 	%f54, %f52, %f52;
	setp.gt.f32	%p70, %f54, 0f00000000;
	setp.lt.f32	%p71, %f54, 0f7F800000;
	and.pred  	%p72, %p70, %p71;
	@%p72 bra 	BB23_82;
	bra.uni 	BB23_81;

BB23_82:
	setp.lt.f32	%p73, %f54, 0f00800000;
	mul.f32 	%f514, %f54, 0f4B800000;
	selp.f32	%f515, %f514, %f54, %p73;
	selp.f32	%f516, 0fC3170000, 0fC2FE0000, %p73;
	mov.b32 	 %r169, %f515;
	and.b32  	%r170, %r169, 8388607;
	or.b32  	%r171, %r170, 1065353216;
	mov.b32 	 %f517, %r171;
	shr.u32 	%r172, %r169, 23;
	cvt.rn.f32.u32	%f518, %r172;
	add.f32 	%f519, %f516, %f518;
	setp.gt.f32	%p74, %f517, 0f3FAE147B;
	mul.f32 	%f520, %f517, 0f3F000000;
	add.f32 	%f521, %f519, 0f3F800000;
	selp.f32	%f522, %f520, %f517, %p74;
	selp.f32	%f523, %f521, %f519, %p74;
	add.f32 	%f513, %f522, 0f3F800000;
	add.f32 	%f524, %f522, 0fBF800000;
	// inline asm
	rcp.approx.ftz.f32 %f512,%f513;
	// inline asm
	mul.f32 	%f525, %f524, %f524;
	neg.f32 	%f526, %f525;
	mul.rn.f32 	%f527, %f512, %f526;
	add.rn.f32 	%f528, %f524, %f527;
	mul.f32 	%f529, %f528, %f528;
	mov.f32 	%f530, 0f3C4C6A36;
	mov.f32 	%f531, 0f3B1E94E6;
	fma.rn.f32 	%f532, %f531, %f529, %f530;
	mov.f32 	%f533, 0f3DAAAB1A;
	fma.rn.f32 	%f534, %f532, %f529, %f533;
	mul.f32 	%f535, %f529, %f534;
	fma.rn.f32 	%f536, %f535, %f528, %f527;
	add.f32 	%f537, %f524, %f536;
	mov.f32 	%f538, 0f3F317218;
	fma.rn.f32 	%f1291, %f523, %f538, %f537;
	bra.uni 	BB23_83;

BB23_48:
	setp.ne.s32	%p44, %r133, 6;
	@%p44 bra 	BB23_45;

	mul.f32 	%f413, %f11, %f407;
	mul.f32 	%f414, %f413, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f415, %f414;
	mov.f32 	%f416, 0fBF317200;
	fma.rn.f32 	%f417, %f415, %f416, %f413;
	mov.f32 	%f418, 0fB5BFBE8E;
	fma.rn.f32 	%f419, %f415, %f418, %f417;
	mul.f32 	%f411, %f419, 0f3FB8AA3B;
	// inline asm
	ex2.approx.ftz.f32 %f410,%f411;
	// inline asm
	add.f32 	%f420, %f415, 0f00000000;
	ex2.approx.f32 	%f421, %f420;
	mul.f32 	%f422, %f410, %f421;
	setp.lt.f32	%p48, %f413, 0fC2D20000;
	selp.f32	%f423, 0f00000000, %f422, %p48;
	setp.gt.f32	%p49, %f413, 0f42D20000;
	selp.f32	%f18, 0f7F800000, %f423, %p49;
	mov.f32 	%f1283, 0f00000000;
	mov.u32 	%r311, 0;
	setp.leu.f32	%p50, %f1282, %f18;
	mov.u32 	%r385, %r386;
	mov.u32 	%r458, %r459;
	@%p50 bra 	BB23_52;

BB23_50:
	mov.u32 	%r14, %r459;
	mov.u32 	%r15, %r386;
	mov.u32 	%r305, -83941;
	mul.lo.s32 	%r150, %r14, -83941;
	add.s32 	%r459, %r150, %r15;
	setp.lt.u32	%p51, %r459, %r150;
	selp.u32	%r151, 1, 0, %p51;
	mul.hi.u32 	%r153, %r305, %r14;
	add.s32 	%r386, %r151, %r153;
	xor.b32  	%r154, %r14, %r15;
	cvt.rn.f32.u32	%f424, %r154;
	mul.f32 	%f425, %f424, 0f2F800000;
	mul.rn.f32 	%f1282, %f1282, %f425;
	add.s32 	%r311, %r311, 1;
	setp.gt.f32	%p52, %f1282, %f18;
	@%p52 bra 	BB23_50;

	cvt.rn.f32.u32	%f426, %r311;
	mul.f32 	%f1283, %f426, 0f477FFF00;
	mov.u32 	%r385, %r386;
	mov.u32 	%r458, %r459;

BB23_52:
	mov.u32 	%r457, %r458;
	mov.u32 	%r384, %r385;
	div.full.f32 	%f1300, %f1283, %f10;
	bra.uni 	BB23_116;

BB23_45:
	add.f32 	%f620, %f1282, 0fBF000000;
	fma.rn.f32 	%f1300, %f2, %f620, %f407;
	bra.uni 	BB23_115;

BB23_87:
	lg2.approx.f32 	%f1292, %f60;

BB23_89:
	selp.u32	%r179, 1, 0, %p2;
	add.s32 	%r384, %r179, %r28;
	cvt.rn.f32.u32	%f568, %r29;
	mul.f32 	%f569, %f568, 0f2F800000;
	mul.f32 	%f570, %f1292, 0fC0000000;
	sqrt.approx.f32 	%f64, %f570;
	fma.rn.f32 	%f65, %f568, 0f2F800000, %f569;
	abs.f32 	%f571, %f65;
	setp.leu.f32	%p83, %f571, 0f4B800000;
	mov.f32 	%f1293, %f65;
	@%p83 bra 	BB23_91;

	mov.f32 	%f572, 0f00000000;
	mul.rn.f32 	%f66, %f65, %f572;
	mov.f32 	%f1293, %f66;

BB23_91:
	mov.f32 	%f67, %f1293;
	add.f32 	%f573, %f67, %f67;
	cvt.rni.f32.f32	%f574, %f573;
	cvt.rzi.s32.f32	%r180, %f574;
	neg.f32 	%f575, %f574;
	mov.f32 	%f576, 0f3F000000;
	fma.rn.f32 	%f577, %f575, %f576, %f67;
	mul.f32 	%f578, %f577, 0f34222169;
	mov.f32 	%f579, 0f40490FDA;
	fma.rn.f32 	%f68, %f577, %f579, %f578;
	add.s32 	%r31, %r180, 1;
	mul.rn.f32 	%f69, %f68, %f68;
	and.b32  	%r32, %r31, 1;
	setp.eq.s32	%p84, %r32, 0;
	@%p84 bra 	BB23_93;
	bra.uni 	BB23_92;

BB23_93:
	mov.f32 	%f582, 0f3C08839E;
	mov.f32 	%f583, 0fB94CA1F9;
	fma.rn.f32 	%f1294, %f583, %f69, %f582;
	bra.uni 	BB23_94;

BB23_72:
	setp.gtu.f32	%p63, %f1282, 0f00000000;
	@%p63 bra 	BB23_74;
	bra.uni 	BB23_73;

BB23_74:
	add.f32 	%f47, %f1282, %f1282;
	setp.gt.f32	%p64, %f47, 0f00000000;
	setp.lt.f32	%p65, %f47, 0f7F800000;
	and.pred  	%p66, %p64, %p65;
	@%p66 bra 	BB23_76;
	bra.uni 	BB23_75;

BB23_76:
	setp.lt.f32	%p67, %f47, 0f00800000;
	mul.f32 	%f485, %f47, 0f4B800000;
	selp.f32	%f486, %f485, %f47, %p67;
	selp.f32	%f487, 0fC3170000, 0fC2FE0000, %p67;
	mov.b32 	 %r165, %f486;
	and.b32  	%r166, %r165, 8388607;
	or.b32  	%r167, %r166, 1065353216;
	mov.b32 	 %f488, %r167;
	shr.u32 	%r168, %r165, 23;
	cvt.rn.f32.u32	%f489, %r168;
	add.f32 	%f490, %f487, %f489;
	setp.gt.f32	%p68, %f488, 0f3FAE147B;
	mul.f32 	%f491, %f488, 0f3F000000;
	add.f32 	%f492, %f490, 0f3F800000;
	selp.f32	%f493, %f491, %f488, %p68;
	selp.f32	%f494, %f492, %f490, %p68;
	add.f32 	%f484, %f493, 0f3F800000;
	add.f32 	%f495, %f493, 0fBF800000;
	// inline asm
	rcp.approx.ftz.f32 %f483,%f484;
	// inline asm
	mul.f32 	%f496, %f495, %f495;
	neg.f32 	%f497, %f496;
	mul.rn.f32 	%f498, %f483, %f497;
	add.rn.f32 	%f499, %f495, %f498;
	mul.f32 	%f500, %f499, %f499;
	mov.f32 	%f501, 0f3C4C6A36;
	mov.f32 	%f502, 0f3B1E94E6;
	fma.rn.f32 	%f503, %f502, %f500, %f501;
	mov.f32 	%f504, 0f3DAAAB1A;
	fma.rn.f32 	%f505, %f503, %f500, %f504;
	mul.f32 	%f506, %f500, %f505;
	fma.rn.f32 	%f507, %f506, %f499, %f498;
	add.f32 	%f508, %f495, %f507;
	mov.f32 	%f509, 0f3F317218;
	fma.rn.f32 	%f1290, %f494, %f509, %f508;
	bra.uni 	BB23_77;

BB23_92:
	mov.f32 	%f580, 0fBAB6061A;
	mov.f32 	%f581, 0f37CCF5CE;
	fma.rn.f32 	%f1294, %f581, %f69, %f580;

BB23_94:
	@%p84 bra 	BB23_96;
	bra.uni 	BB23_95;

BB23_96:
	mov.f32 	%f587, 0fBE2AAAA3;
	fma.rn.f32 	%f588, %f1294, %f69, %f587;
	mov.f32 	%f589, 0f00000000;
	fma.rn.f32 	%f1295, %f588, %f69, %f589;
	bra.uni 	BB23_97;

BB23_95:
	mov.f32 	%f584, 0f3D2AAAA5;
	fma.rn.f32 	%f585, %f1294, %f69, %f584;
	mov.f32 	%f586, 0fBF000000;
	fma.rn.f32 	%f1295, %f585, %f69, %f586;

BB23_97:
	fma.rn.f32 	%f1296, %f1295, %f68, %f68;
	@%p84 bra 	BB23_99;

	mov.f32 	%f590, 0f3F800000;
	fma.rn.f32 	%f1296, %f1295, %f69, %f590;

BB23_99:
	and.b32  	%r181, %r31, 2;
	setp.eq.s32	%p87, %r181, 0;
	@%p87 bra 	BB23_101;

	mov.f32 	%f591, 0f00000000;
	mov.f32 	%f592, 0fBF800000;
	fma.rn.f32 	%f1296, %f1296, %f592, %f591;

BB23_101:
	mov.f32 	%f1275, 0f40490FDA;
	mov.f32 	%f1274, 0f3F000000;
	add.f32 	%f593, %f65, %f65;
	cvt.rni.f32.f32	%f594, %f593;
	cvt.rzi.s32.f32	%r33, %f594;
	neg.f32 	%f595, %f594;
	fma.rn.f32 	%f597, %f595, %f1274, %f65;
	mul.f32 	%f598, %f597, 0f34222169;
	fma.rn.f32 	%f81, %f597, %f1275, %f598;
	mul.rn.f32 	%f82, %f81, %f81;
	and.b32  	%r34, %r33, 1;
	setp.eq.s32	%p88, %r34, 0;
	@%p88 bra 	BB23_103;
	bra.uni 	BB23_102;

BB23_103:
	mov.f32 	%f602, 0f3C08839E;
	mov.f32 	%f603, 0fB94CA1F9;
	fma.rn.f32 	%f1297, %f603, %f82, %f602;
	bra.uni 	BB23_104;

BB23_102:
	mov.f32 	%f600, 0fBAB6061A;
	mov.f32 	%f601, 0f37CCF5CE;
	fma.rn.f32 	%f1297, %f601, %f82, %f600;

BB23_104:
	@%p88 bra 	BB23_106;
	bra.uni 	BB23_105;

BB23_106:
	mov.f32 	%f607, 0fBE2AAAA3;
	fma.rn.f32 	%f608, %f1297, %f82, %f607;
	mov.f32 	%f609, 0f00000000;
	fma.rn.f32 	%f1298, %f608, %f82, %f609;
	bra.uni 	BB23_107;

BB23_105:
	mov.f32 	%f604, 0f3D2AAAA5;
	fma.rn.f32 	%f605, %f1297, %f82, %f604;
	mov.f32 	%f606, 0fBF000000;
	fma.rn.f32 	%f1298, %f605, %f82, %f606;

BB23_107:
	fma.rn.f32 	%f1299, %f1298, %f81, %f81;
	@%p88 bra 	BB23_109;

	mov.f32 	%f610, 0f3F800000;
	fma.rn.f32 	%f1299, %f1298, %f82, %f610;

BB23_109:
	and.b32  	%r182, %r33, 2;
	setp.eq.s32	%p91, %r182, 0;
	@%p91 bra 	BB23_111;

	mov.f32 	%f611, 0f00000000;
	mov.f32 	%f612, 0fBF800000;
	fma.rn.f32 	%f1299, %f1299, %f612, %f611;

BB23_111:
	cvt.rzi.f32.f32	%f613, %f65;
	setp.neu.f32	%p92, %f613, %f65;
	@%p92 bra 	BB23_113;

	mov.f32 	%f614, 0f00000000;
	mul.rn.f32 	%f1299, %f65, %f614;

BB23_113:
	mov.u32 	%r457, %r27;
	mul.f32 	%f615, %f64, %f1296;
	sqrt.approx.f32 	%f616, %f407;
	mul.f32 	%f617, %f1, %f616;
	fma.rn.f32 	%f618, %f617, %f615, %f407;
	mul.f32 	%f619, %f64, %f1299;
	fma.rn.f32 	%f1300, %f4, %f619, %f618;
	bra.uni 	BB23_116;

BB23_55:
	lg2.approx.f32 	%f1284, %f1282;

BB23_57:
	mul.f32 	%f455, %f1284, 0fC0000000;
	sqrt.approx.f32 	%f27, %f455;
	mov.f32 	%f1285, %f27;

BB23_58:
	mov.f32 	%f28, %f1285;
	mov.u32 	%r306, -83941;
	mul.lo.s32 	%r159, %r459, -83941;
	add.s32 	%r21, %r159, %r386;
	setp.lt.u32	%p1, %r21, %r159;
	mul.hi.u32 	%r22, %r306, %r459;
	xor.b32  	%r161, %r386, %r459;
	cvt.rn.f32.u32	%f456, %r161;
	mul.f32 	%f457, %f456, 0f2F800000;
	fma.rn.f32 	%f1286, %f456, 0f2F800000, %f457;
	abs.f32 	%f458, %f1286;
	setp.leu.f32	%p57, %f458, 0f4B800000;
	@%p57 bra 	BB23_60;

	mov.f32 	%f459, 0f00000000;
	mul.rn.f32 	%f1286, %f1286, %f459;

BB23_60:
	selp.u32	%r162, 1, 0, %p1;
	add.s32 	%r384, %r162, %r22;
	add.f32 	%f460, %f1286, %f1286;
	cvt.rni.f32.f32	%f461, %f460;
	cvt.rzi.s32.f32	%r163, %f461;
	neg.f32 	%f462, %f461;
	mov.f32 	%f463, 0f3F000000;
	fma.rn.f32 	%f464, %f462, %f463, %f1286;
	mul.f32 	%f465, %f464, 0f34222169;
	mov.f32 	%f466, 0f40490FDA;
	fma.rn.f32 	%f32, %f464, %f466, %f465;
	add.s32 	%r24, %r163, 1;
	mul.rn.f32 	%f33, %f32, %f32;
	and.b32  	%r25, %r24, 1;
	setp.eq.s32	%p58, %r25, 0;
	@%p58 bra 	BB23_62;
	bra.uni 	BB23_61;

BB23_62:
	mov.f32 	%f469, 0f3C08839E;
	mov.f32 	%f470, 0fB94CA1F9;
	fma.rn.f32 	%f1287, %f470, %f33, %f469;
	bra.uni 	BB23_63;

BB23_61:
	mov.f32 	%f467, 0fBAB6061A;
	mov.f32 	%f468, 0f37CCF5CE;
	fma.rn.f32 	%f1287, %f468, %f33, %f467;

BB23_63:
	@%p58 bra 	BB23_65;
	bra.uni 	BB23_64;

BB23_65:
	mov.f32 	%f474, 0fBE2AAAA3;
	fma.rn.f32 	%f475, %f1287, %f33, %f474;
	mov.f32 	%f476, 0f00000000;
	fma.rn.f32 	%f1288, %f475, %f33, %f476;
	bra.uni 	BB23_66;

BB23_64:
	mov.f32 	%f471, 0f3D2AAAA5;
	fma.rn.f32 	%f472, %f1287, %f33, %f471;
	mov.f32 	%f473, 0fBF000000;
	fma.rn.f32 	%f1288, %f472, %f33, %f473;

BB23_66:
	fma.rn.f32 	%f1289, %f1288, %f32, %f32;
	@%p58 bra 	BB23_68;

	mov.f32 	%f477, 0f3F800000;
	fma.rn.f32 	%f1289, %f1288, %f33, %f477;

BB23_68:
	and.b32  	%r164, %r24, 2;
	setp.eq.s32	%p61, %r164, 0;
	@%p61 bra 	BB23_70;

	mov.f32 	%f478, 0f00000000;
	mov.f32 	%f479, 0fBF800000;
	fma.rn.f32 	%f1289, %f1289, %f479, %f478;

BB23_70:
	mov.u32 	%r457, %r21;
	mul.f32 	%f480, %f9, %f407;
	mul.f32 	%f481, %f480, %f28;
	mul.f32 	%f482, %f481, %f1289;
	fma.rn.f32 	%f1300, %f482, 0f3F000000, %f407;
	bra.uni 	BB23_116;

BB23_79:
	add.f32 	%f1300, %f407, 0f477FFF00;
	bra.uni 	BB23_115;

BB23_73:
	add.f32 	%f1300, %f407, 0fC77FFF00;
	bra.uni 	BB23_115;

BB23_81:
	lg2.approx.f32 	%f1291, %f54;

BB23_83:
	fma.rn.f32 	%f539, %f8, %f1291, %f407;
	add.f32 	%f1300, %f539, 0f3F000000;
	bra.uni 	BB23_115;

BB23_75:
	lg2.approx.f32 	%f1290, %f47;

BB23_77:
	fma.rn.f32 	%f510, %f7, %f1290, %f407;
	add.f32 	%f1300, %f510, 0f3F000000;

BB23_115:
	mov.u32 	%r384, %r386;
	mov.u32 	%r457, %r459;

BB23_116:
	mov.u32 	%r456, %r457;
	mov.u32 	%r383, %r384;
	mov.f32 	%f621, 0f00000000;
	max.f32 	%f622, %f1300, %f621;
	mov.f32 	%f623, 0f477FFF00;
	min.f32 	%f624, %f622, %f623;
	add.f32 	%f1360, %f624, 0f3F000000;
	mov.f32 	%f1358, %f405;
	mov.f32 	%f1359, %f406;
	mov.f32 	%f1361, %f408;

BB23_117:
	mov.u32 	%r452, %r456;
	mov.u32 	%r379, %r383;
	setp.eq.s32	%p93, %r5, 0;
	@%p93 bra 	BB23_194;

	mul.lo.s32 	%r183, %r452, -83941;
	add.s32 	%r455, %r183, %r379;
	setp.lt.u32	%p94, %r455, %r183;
	selp.u32	%r184, 1, 0, %p94;
	mov.u32 	%r185, -83941;
	mul.hi.u32 	%r186, %r185, %r452;
	add.s32 	%r382, %r184, %r186;
	xor.b32  	%r187, %r452, %r379;
	cvt.rn.f32.u32	%f625, %r187;
	mul.f32 	%f1301, %f625, 0f2F800000;
	setp.gt.s32	%p95, %r133, 4;
	@%p95 bra 	BB23_123;

	setp.eq.s32	%p99, %r133, 2;
	@%p99 bra 	BB23_163;

	setp.eq.s32	%p100, %r133, 3;
	@%p100 bra 	BB23_130;
	bra.uni 	BB23_121;

BB23_130:
	mov.f32 	%f1304, 0f3F800000;
	setp.leu.f32	%p107, %f1301, 0f00000000;
	@%p107 bra 	BB23_135;

	setp.lt.f32	%p108, %f1301, 0f7F800000;
	@%p108 bra 	BB23_133;
	bra.uni 	BB23_132;

BB23_133:
	setp.lt.f32	%p109, %f1301, 0f00800000;
	mul.f32 	%f646, %f1301, 0f4B800000;
	selp.f32	%f647, %f646, %f1301, %p109;
	selp.f32	%f648, 0fC3170000, 0fC2FE0000, %p109;
	mov.b32 	 %r194, %f647;
	and.b32  	%r195, %r194, 8388607;
	or.b32  	%r196, %r195, 1065353216;
	mov.b32 	 %f649, %r196;
	shr.u32 	%r197, %r194, 23;
	cvt.rn.f32.u32	%f650, %r197;
	add.f32 	%f651, %f648, %f650;
	setp.gt.f32	%p110, %f649, 0f3FAE147B;
	mul.f32 	%f652, %f649, 0f3F000000;
	add.f32 	%f653, %f651, 0f3F800000;
	selp.f32	%f654, %f652, %f649, %p110;
	selp.f32	%f655, %f653, %f651, %p110;
	add.f32 	%f645, %f654, 0f3F800000;
	add.f32 	%f656, %f654, 0fBF800000;
	// inline asm
	rcp.approx.ftz.f32 %f644,%f645;
	// inline asm
	mul.f32 	%f657, %f656, %f656;
	neg.f32 	%f658, %f657;
	mul.rn.f32 	%f659, %f644, %f658;
	add.rn.f32 	%f660, %f656, %f659;
	mul.f32 	%f661, %f660, %f660;
	mov.f32 	%f662, 0f3C4C6A36;
	mov.f32 	%f663, 0f3B1E94E6;
	fma.rn.f32 	%f664, %f663, %f661, %f662;
	mov.f32 	%f665, 0f3DAAAB1A;
	fma.rn.f32 	%f666, %f664, %f661, %f665;
	mul.f32 	%f667, %f661, %f666;
	fma.rn.f32 	%f668, %f667, %f660, %f659;
	add.f32 	%f669, %f656, %f668;
	mov.f32 	%f670, 0f3F317218;
	fma.rn.f32 	%f1303, %f655, %f670, %f669;
	bra.uni 	BB23_134;

BB23_123:
	setp.eq.s32	%p96, %r133, 5;
	@%p96 bra 	BB23_148;

	setp.eq.s32	%p97, %r133, 7;
	@%p97 bra 	BB23_191;
	bra.uni 	BB23_125;

BB23_191:
	mul.f32 	%f1319, %f3, %f1301;
	bra.uni 	BB23_192;

BB23_163:
	setp.eq.f32	%p131, %f1301, 0f00000000;
	selp.f32	%f152, 0f3F800000, %f1301, %p131;
	mul.lo.s32 	%r212, %r455, -83941;
	add.s32 	%r56, %r212, %r382;
	setp.lt.u32	%p4, %r56, %r212;
	mul.hi.u32 	%r57, %r185, %r455;
	xor.b32  	%r58, %r382, %r455;
	setp.gt.f32	%p132, %f152, 0f00000000;
	setp.lt.f32	%p133, %f152, 0f7F800000;
	and.pred  	%p134, %p132, %p133;
	@%p134 bra 	BB23_165;
	bra.uni 	BB23_164;

BB23_165:
	setp.lt.f32	%p135, %f152, 0f00800000;
	mul.f32 	%f759, %f152, 0f4B800000;
	selp.f32	%f760, %f759, %f152, %p135;
	selp.f32	%f761, 0fC3170000, 0fC2FE0000, %p135;
	mov.b32 	 %r214, %f760;
	and.b32  	%r215, %r214, 8388607;
	or.b32  	%r216, %r215, 1065353216;
	mov.b32 	 %f762, %r216;
	shr.u32 	%r217, %r214, 23;
	cvt.rn.f32.u32	%f763, %r217;
	add.f32 	%f764, %f761, %f763;
	setp.gt.f32	%p136, %f762, 0f3FAE147B;
	mul.f32 	%f765, %f762, 0f3F000000;
	add.f32 	%f766, %f764, 0f3F800000;
	selp.f32	%f767, %f765, %f762, %p136;
	selp.f32	%f768, %f766, %f764, %p136;
	add.f32 	%f758, %f767, 0f3F800000;
	add.f32 	%f769, %f767, 0fBF800000;
	// inline asm
	rcp.approx.ftz.f32 %f757,%f758;
	// inline asm
	mul.f32 	%f770, %f769, %f769;
	neg.f32 	%f771, %f770;
	mul.rn.f32 	%f772, %f757, %f771;
	add.rn.f32 	%f773, %f769, %f772;
	mul.f32 	%f774, %f773, %f773;
	mov.f32 	%f775, 0f3C4C6A36;
	mov.f32 	%f776, 0f3B1E94E6;
	fma.rn.f32 	%f777, %f776, %f774, %f775;
	mov.f32 	%f778, 0f3DAAAB1A;
	fma.rn.f32 	%f779, %f777, %f774, %f778;
	mul.f32 	%f780, %f774, %f779;
	fma.rn.f32 	%f781, %f780, %f773, %f772;
	add.f32 	%f782, %f769, %f781;
	mov.f32 	%f783, 0f3F317218;
	fma.rn.f32 	%f1311, %f768, %f783, %f782;
	bra.uni 	BB23_166;

BB23_121:
	setp.eq.s32	%p101, %r133, 4;
	@%p101 bra 	BB23_161;
	bra.uni 	BB23_122;

BB23_161:
	setp.lt.f32	%p129, %f1301, %f5;
	mov.f32 	%f1319, 0f00000000;
	mov.u32 	%r380, %r382;
	mov.u32 	%r453, %r455;
	@%p129 bra 	BB23_193;

	setp.ltu.f32	%p130, %f1301, %f6;
	selp.f32	%f1319, %f1359, 0f477FFF00, %p130;
	bra.uni 	BB23_192;

BB23_148:
	setp.gtu.f32	%p116, %f1301, 0f3F000000;
	@%p116 bra 	BB23_155;
	bra.uni 	BB23_149;

BB23_155:
	mov.f32 	%f727, 0f3F800000;
	sub.f32 	%f144, %f727, %f1301;
	setp.gtu.f32	%p123, %f144, 0f00000000;
	@%p123 bra 	BB23_157;
	bra.uni 	BB23_156;

BB23_157:
	add.f32 	%f146, %f144, %f144;
	setp.gt.f32	%p124, %f146, 0f00000000;
	setp.lt.f32	%p125, %f146, 0f7F800000;
	and.pred  	%p126, %p124, %p125;
	@%p126 bra 	BB23_159;
	bra.uni 	BB23_158;

BB23_159:
	setp.lt.f32	%p127, %f146, 0f00800000;
	mul.f32 	%f730, %f146, 0f4B800000;
	selp.f32	%f731, %f730, %f146, %p127;
	selp.f32	%f732, 0fC3170000, 0fC2FE0000, %p127;
	mov.b32 	 %r208, %f731;
	and.b32  	%r209, %r208, 8388607;
	or.b32  	%r210, %r209, 1065353216;
	mov.b32 	 %f733, %r210;
	shr.u32 	%r211, %r208, 23;
	cvt.rn.f32.u32	%f734, %r211;
	add.f32 	%f735, %f732, %f734;
	setp.gt.f32	%p128, %f733, 0f3FAE147B;
	mul.f32 	%f736, %f733, 0f3F000000;
	add.f32 	%f737, %f735, 0f3F800000;
	selp.f32	%f738, %f736, %f733, %p128;
	selp.f32	%f739, %f737, %f735, %p128;
	add.f32 	%f729, %f738, 0f3F800000;
	add.f32 	%f740, %f738, 0fBF800000;
	// inline asm
	rcp.approx.ftz.f32 %f728,%f729;
	// inline asm
	mul.f32 	%f741, %f740, %f740;
	neg.f32 	%f742, %f741;
	mul.rn.f32 	%f743, %f728, %f742;
	add.rn.f32 	%f744, %f740, %f743;
	mul.f32 	%f745, %f744, %f744;
	mov.f32 	%f746, 0f3C4C6A36;
	mov.f32 	%f747, 0f3B1E94E6;
	fma.rn.f32 	%f748, %f747, %f745, %f746;
	mov.f32 	%f749, 0f3DAAAB1A;
	fma.rn.f32 	%f750, %f748, %f745, %f749;
	mul.f32 	%f751, %f745, %f750;
	fma.rn.f32 	%f752, %f751, %f744, %f743;
	add.f32 	%f753, %f740, %f752;
	mov.f32 	%f754, 0f3F317218;
	fma.rn.f32 	%f1310, %f739, %f754, %f753;
	bra.uni 	BB23_160;

BB23_125:
	setp.ne.s32	%p98, %r133, 6;
	@%p98 bra 	BB23_122;

	mul.f32 	%f629, %f11, %f1359;
	mul.f32 	%f630, %f629, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f631, %f630;
	mov.f32 	%f632, 0fBF317200;
	fma.rn.f32 	%f633, %f631, %f632, %f629;
	mov.f32 	%f634, 0fB5BFBE8E;
	fma.rn.f32 	%f635, %f631, %f634, %f633;
	mul.f32 	%f627, %f635, 0f3FB8AA3B;
	// inline asm
	ex2.approx.ftz.f32 %f626,%f627;
	// inline asm
	add.f32 	%f636, %f631, 0f00000000;
	ex2.approx.f32 	%f637, %f636;
	mul.f32 	%f638, %f626, %f637;
	setp.lt.f32	%p102, %f629, 0fC2D20000;
	selp.f32	%f639, 0f00000000, %f638, %p102;
	setp.gt.f32	%p103, %f629, 0f42D20000;
	selp.f32	%f110, 0f7F800000, %f639, %p103;
	mov.f32 	%f1302, 0f00000000;
	mov.u32 	%r312, 0;
	setp.leu.f32	%p104, %f1301, %f110;
	mov.u32 	%r381, %r382;
	mov.u32 	%r454, %r455;
	@%p104 bra 	BB23_129;

BB23_127:
	mov.u32 	%r43, %r455;
	mov.u32 	%r44, %r382;
	mul.lo.s32 	%r189, %r43, -83941;
	add.s32 	%r455, %r189, %r44;
	setp.lt.u32	%p105, %r455, %r189;
	selp.u32	%r190, 1, 0, %p105;
	mul.hi.u32 	%r192, %r185, %r43;
	add.s32 	%r382, %r190, %r192;
	xor.b32  	%r193, %r43, %r44;
	cvt.rn.f32.u32	%f640, %r193;
	mul.f32 	%f641, %f640, 0f2F800000;
	mul.rn.f32 	%f1301, %f1301, %f641;
	add.s32 	%r312, %r312, 1;
	setp.gt.f32	%p106, %f1301, %f110;
	@%p106 bra 	BB23_127;

	cvt.rn.f32.u32	%f642, %r312;
	mul.f32 	%f1302, %f642, 0f477FFF00;
	mov.u32 	%r381, %r382;
	mov.u32 	%r454, %r455;

BB23_129:
	mov.u32 	%r453, %r454;
	mov.u32 	%r380, %r381;
	div.full.f32 	%f1319, %f1302, %f10;
	bra.uni 	BB23_193;

BB23_122:
	add.f32 	%f836, %f1301, 0fBF000000;
	fma.rn.f32 	%f1319, %f2, %f836, %f1359;
	bra.uni 	BB23_192;

BB23_164:
	lg2.approx.f32 	%f1311, %f152;

BB23_166:
	selp.u32	%r218, 1, 0, %p4;
	add.s32 	%r380, %r218, %r57;
	cvt.rn.f32.u32	%f784, %r58;
	mul.f32 	%f785, %f784, 0f2F800000;
	mul.f32 	%f786, %f1311, 0fC0000000;
	sqrt.approx.f32 	%f156, %f786;
	fma.rn.f32 	%f157, %f784, 0f2F800000, %f785;
	abs.f32 	%f787, %f157;
	setp.leu.f32	%p137, %f787, 0f4B800000;
	mov.f32 	%f1312, %f157;
	@%p137 bra 	BB23_168;

	mov.f32 	%f788, 0f00000000;
	mul.rn.f32 	%f158, %f157, %f788;
	mov.f32 	%f1312, %f158;

BB23_168:
	mov.f32 	%f159, %f1312;
	add.f32 	%f789, %f159, %f159;
	cvt.rni.f32.f32	%f790, %f789;
	cvt.rzi.s32.f32	%r219, %f790;
	neg.f32 	%f791, %f790;
	mov.f32 	%f792, 0f3F000000;
	fma.rn.f32 	%f793, %f791, %f792, %f159;
	mul.f32 	%f794, %f793, 0f34222169;
	mov.f32 	%f795, 0f40490FDA;
	fma.rn.f32 	%f160, %f793, %f795, %f794;
	add.s32 	%r60, %r219, 1;
	mul.rn.f32 	%f161, %f160, %f160;
	and.b32  	%r61, %r60, 1;
	setp.eq.s32	%p138, %r61, 0;
	@%p138 bra 	BB23_170;
	bra.uni 	BB23_169;

BB23_170:
	mov.f32 	%f798, 0f3C08839E;
	mov.f32 	%f799, 0fB94CA1F9;
	fma.rn.f32 	%f1313, %f799, %f161, %f798;
	bra.uni 	BB23_171;

BB23_149:
	setp.gtu.f32	%p117, %f1301, 0f00000000;
	@%p117 bra 	BB23_151;
	bra.uni 	BB23_150;

BB23_151:
	add.f32 	%f139, %f1301, %f1301;
	setp.gt.f32	%p118, %f139, 0f00000000;
	setp.lt.f32	%p119, %f139, 0f7F800000;
	and.pred  	%p120, %p118, %p119;
	@%p120 bra 	BB23_153;
	bra.uni 	BB23_152;

BB23_153:
	setp.lt.f32	%p121, %f139, 0f00800000;
	mul.f32 	%f701, %f139, 0f4B800000;
	selp.f32	%f702, %f701, %f139, %p121;
	selp.f32	%f703, 0fC3170000, 0fC2FE0000, %p121;
	mov.b32 	 %r204, %f702;
	and.b32  	%r205, %r204, 8388607;
	or.b32  	%r206, %r205, 1065353216;
	mov.b32 	 %f704, %r206;
	shr.u32 	%r207, %r204, 23;
	cvt.rn.f32.u32	%f705, %r207;
	add.f32 	%f706, %f703, %f705;
	setp.gt.f32	%p122, %f704, 0f3FAE147B;
	mul.f32 	%f707, %f704, 0f3F000000;
	add.f32 	%f708, %f706, 0f3F800000;
	selp.f32	%f709, %f707, %f704, %p122;
	selp.f32	%f710, %f708, %f706, %p122;
	add.f32 	%f700, %f709, 0f3F800000;
	add.f32 	%f711, %f709, 0fBF800000;
	// inline asm
	rcp.approx.ftz.f32 %f699,%f700;
	// inline asm
	mul.f32 	%f712, %f711, %f711;
	neg.f32 	%f713, %f712;
	mul.rn.f32 	%f714, %f699, %f713;
	add.rn.f32 	%f715, %f711, %f714;
	mul.f32 	%f716, %f715, %f715;
	mov.f32 	%f717, 0f3C4C6A36;
	mov.f32 	%f718, 0f3B1E94E6;
	fma.rn.f32 	%f719, %f718, %f716, %f717;
	mov.f32 	%f720, 0f3DAAAB1A;
	fma.rn.f32 	%f721, %f719, %f716, %f720;
	mul.f32 	%f722, %f716, %f721;
	fma.rn.f32 	%f723, %f722, %f715, %f714;
	add.f32 	%f724, %f711, %f723;
	mov.f32 	%f725, 0f3F317218;
	fma.rn.f32 	%f1309, %f710, %f725, %f724;
	bra.uni 	BB23_154;

BB23_169:
	mov.f32 	%f796, 0fBAB6061A;
	mov.f32 	%f797, 0f37CCF5CE;
	fma.rn.f32 	%f1313, %f797, %f161, %f796;

BB23_171:
	@%p138 bra 	BB23_173;
	bra.uni 	BB23_172;

BB23_173:
	mov.f32 	%f803, 0fBE2AAAA3;
	fma.rn.f32 	%f804, %f1313, %f161, %f803;
	mov.f32 	%f805, 0f00000000;
	fma.rn.f32 	%f1314, %f804, %f161, %f805;
	bra.uni 	BB23_174;

BB23_172:
	mov.f32 	%f800, 0f3D2AAAA5;
	fma.rn.f32 	%f801, %f1313, %f161, %f800;
	mov.f32 	%f802, 0fBF000000;
	fma.rn.f32 	%f1314, %f801, %f161, %f802;

BB23_174:
	fma.rn.f32 	%f1315, %f1314, %f160, %f160;
	@%p138 bra 	BB23_176;

	mov.f32 	%f806, 0f3F800000;
	fma.rn.f32 	%f1315, %f1314, %f161, %f806;

BB23_176:
	and.b32  	%r220, %r60, 2;
	setp.eq.s32	%p141, %r220, 0;
	@%p141 bra 	BB23_178;

	mov.f32 	%f807, 0f00000000;
	mov.f32 	%f808, 0fBF800000;
	fma.rn.f32 	%f1315, %f1315, %f808, %f807;

BB23_178:
	mov.f32 	%f1277, 0f40490FDA;
	mov.f32 	%f1276, 0f3F000000;
	add.f32 	%f809, %f157, %f157;
	cvt.rni.f32.f32	%f810, %f809;
	cvt.rzi.s32.f32	%r62, %f810;
	neg.f32 	%f811, %f810;
	fma.rn.f32 	%f813, %f811, %f1276, %f157;
	mul.f32 	%f814, %f813, 0f34222169;
	fma.rn.f32 	%f173, %f813, %f1277, %f814;
	mul.rn.f32 	%f174, %f173, %f173;
	and.b32  	%r63, %r62, 1;
	setp.eq.s32	%p142, %r63, 0;
	@%p142 bra 	BB23_180;
	bra.uni 	BB23_179;

BB23_180:
	mov.f32 	%f818, 0f3C08839E;
	mov.f32 	%f819, 0fB94CA1F9;
	fma.rn.f32 	%f1316, %f819, %f174, %f818;
	bra.uni 	BB23_181;

BB23_179:
	mov.f32 	%f816, 0fBAB6061A;
	mov.f32 	%f817, 0f37CCF5CE;
	fma.rn.f32 	%f1316, %f817, %f174, %f816;

BB23_181:
	@%p142 bra 	BB23_183;
	bra.uni 	BB23_182;

BB23_183:
	mov.f32 	%f823, 0fBE2AAAA3;
	fma.rn.f32 	%f824, %f1316, %f174, %f823;
	mov.f32 	%f825, 0f00000000;
	fma.rn.f32 	%f1317, %f824, %f174, %f825;
	bra.uni 	BB23_184;

BB23_182:
	mov.f32 	%f820, 0f3D2AAAA5;
	fma.rn.f32 	%f821, %f1316, %f174, %f820;
	mov.f32 	%f822, 0fBF000000;
	fma.rn.f32 	%f1317, %f821, %f174, %f822;

BB23_184:
	fma.rn.f32 	%f1318, %f1317, %f173, %f173;
	@%p142 bra 	BB23_186;

	mov.f32 	%f826, 0f3F800000;
	fma.rn.f32 	%f1318, %f1317, %f174, %f826;

BB23_186:
	and.b32  	%r221, %r62, 2;
	setp.eq.s32	%p145, %r221, 0;
	@%p145 bra 	BB23_188;

	mov.f32 	%f827, 0f00000000;
	mov.f32 	%f828, 0fBF800000;
	fma.rn.f32 	%f1318, %f1318, %f828, %f827;

BB23_188:
	cvt.rzi.f32.f32	%f829, %f157;
	setp.neu.f32	%p146, %f829, %f157;
	@%p146 bra 	BB23_190;

	mov.f32 	%f830, 0f00000000;
	mul.rn.f32 	%f1318, %f157, %f830;

BB23_190:
	mov.u32 	%r453, %r56;
	mul.f32 	%f831, %f156, %f1315;
	sqrt.approx.f32 	%f832, %f1359;
	mul.f32 	%f833, %f1, %f832;
	fma.rn.f32 	%f834, %f833, %f831, %f1359;
	mul.f32 	%f835, %f156, %f1318;
	fma.rn.f32 	%f1319, %f4, %f835, %f834;
	bra.uni 	BB23_193;

BB23_132:
	lg2.approx.f32 	%f1303, %f1301;

BB23_134:
	mul.f32 	%f671, %f1303, 0fC0000000;
	sqrt.approx.f32 	%f1304, %f671;

BB23_135:
	mov.u32 	%r307, -83941;
	mul.lo.s32 	%r198, %r455, -83941;
	add.s32 	%r50, %r198, %r382;
	setp.lt.u32	%p3, %r50, %r198;
	mul.hi.u32 	%r51, %r307, %r455;
	xor.b32  	%r200, %r382, %r455;
	cvt.rn.f32.u32	%f672, %r200;
	mul.f32 	%f673, %f672, 0f2F800000;
	fma.rn.f32 	%f1305, %f672, 0f2F800000, %f673;
	abs.f32 	%f674, %f1305;
	setp.leu.f32	%p111, %f674, 0f4B800000;
	@%p111 bra 	BB23_137;

	mov.f32 	%f675, 0f00000000;
	mul.rn.f32 	%f1305, %f1305, %f675;

BB23_137:
	selp.u32	%r201, 1, 0, %p3;
	add.s32 	%r380, %r201, %r51;
	add.f32 	%f676, %f1305, %f1305;
	cvt.rni.f32.f32	%f677, %f676;
	cvt.rzi.s32.f32	%r202, %f677;
	neg.f32 	%f678, %f677;
	mov.f32 	%f679, 0f3F000000;
	fma.rn.f32 	%f680, %f678, %f679, %f1305;
	mul.f32 	%f681, %f680, 0f34222169;
	mov.f32 	%f682, 0f40490FDA;
	fma.rn.f32 	%f124, %f680, %f682, %f681;
	add.s32 	%r53, %r202, 1;
	mul.rn.f32 	%f125, %f124, %f124;
	and.b32  	%r54, %r53, 1;
	setp.eq.s32	%p112, %r54, 0;
	@%p112 bra 	BB23_139;
	bra.uni 	BB23_138;

BB23_139:
	mov.f32 	%f685, 0f3C08839E;
	mov.f32 	%f686, 0fB94CA1F9;
	fma.rn.f32 	%f1306, %f686, %f125, %f685;
	bra.uni 	BB23_140;

BB23_138:
	mov.f32 	%f683, 0fBAB6061A;
	mov.f32 	%f684, 0f37CCF5CE;
	fma.rn.f32 	%f1306, %f684, %f125, %f683;

BB23_140:
	@%p112 bra 	BB23_142;
	bra.uni 	BB23_141;

BB23_142:
	mov.f32 	%f690, 0fBE2AAAA3;
	fma.rn.f32 	%f691, %f1306, %f125, %f690;
	mov.f32 	%f692, 0f00000000;
	fma.rn.f32 	%f1307, %f691, %f125, %f692;
	bra.uni 	BB23_143;

BB23_141:
	mov.f32 	%f687, 0f3D2AAAA5;
	fma.rn.f32 	%f688, %f1306, %f125, %f687;
	mov.f32 	%f689, 0fBF000000;
	fma.rn.f32 	%f1307, %f688, %f125, %f689;

BB23_143:
	fma.rn.f32 	%f1308, %f1307, %f124, %f124;
	@%p112 bra 	BB23_145;

	mov.f32 	%f693, 0f3F800000;
	fma.rn.f32 	%f1308, %f1307, %f125, %f693;

BB23_145:
	and.b32  	%r203, %r53, 2;
	setp.eq.s32	%p115, %r203, 0;
	@%p115 bra 	BB23_147;

	mov.f32 	%f694, 0f00000000;
	mov.f32 	%f695, 0fBF800000;
	fma.rn.f32 	%f1308, %f1308, %f695, %f694;

BB23_147:
	mov.u32 	%r453, %r50;
	mul.f32 	%f696, %f9, %f1359;
	mul.f32 	%f697, %f696, %f1304;
	mul.f32 	%f698, %f697, %f1308;
	fma.rn.f32 	%f1319, %f698, 0f3F000000, %f1359;
	bra.uni 	BB23_193;

BB23_156:
	add.f32 	%f1319, %f1359, 0f477FFF00;
	bra.uni 	BB23_192;

BB23_150:
	add.f32 	%f1319, %f1359, 0fC77FFF00;
	bra.uni 	BB23_192;

BB23_158:
	lg2.approx.f32 	%f1310, %f146;

BB23_160:
	fma.rn.f32 	%f755, %f8, %f1310, %f1359;
	add.f32 	%f1319, %f755, 0f3F000000;
	bra.uni 	BB23_192;

BB23_152:
	lg2.approx.f32 	%f1309, %f139;

BB23_154:
	fma.rn.f32 	%f726, %f7, %f1309, %f1359;
	add.f32 	%f1319, %f726, 0f3F000000;

BB23_192:
	mov.u32 	%r380, %r382;
	mov.u32 	%r453, %r455;

BB23_193:
	mov.u32 	%r452, %r453;
	mov.u32 	%r379, %r380;
	mov.f32 	%f837, 0f00000000;
	max.f32 	%f838, %f1319, %f837;
	mov.f32 	%f839, 0f477FFF00;
	min.f32 	%f840, %f838, %f839;
	add.f32 	%f1359, %f840, 0f3F000000;

BB23_194:
	mov.u32 	%r448, %r452;
	mov.u32 	%r375, %r379;
	setp.eq.s32	%p147, %r6, 0;
	@%p147 bra 	BB23_271;

	mul.lo.s32 	%r222, %r448, -83941;
	add.s32 	%r451, %r222, %r375;
	setp.lt.u32	%p148, %r451, %r222;
	selp.u32	%r223, 1, 0, %p148;
	mov.u32 	%r224, -83941;
	mul.hi.u32 	%r225, %r224, %r448;
	add.s32 	%r378, %r223, %r225;
	xor.b32  	%r226, %r448, %r375;
	cvt.rn.f32.u32	%f841, %r226;
	mul.f32 	%f1320, %f841, 0f2F800000;
	setp.gt.s32	%p149, %r133, 4;
	@%p149 bra 	BB23_200;

	setp.eq.s32	%p153, %r133, 2;
	@%p153 bra 	BB23_240;

	setp.eq.s32	%p154, %r133, 3;
	@%p154 bra 	BB23_207;
	bra.uni 	BB23_198;

BB23_207:
	mov.f32 	%f1323, 0f3F800000;
	setp.leu.f32	%p161, %f1320, 0f00000000;
	@%p161 bra 	BB23_212;

	setp.lt.f32	%p162, %f1320, 0f7F800000;
	@%p162 bra 	BB23_210;
	bra.uni 	BB23_209;

BB23_210:
	setp.lt.f32	%p163, %f1320, 0f00800000;
	mul.f32 	%f862, %f1320, 0f4B800000;
	selp.f32	%f863, %f862, %f1320, %p163;
	selp.f32	%f864, 0fC3170000, 0fC2FE0000, %p163;
	mov.b32 	 %r233, %f863;
	and.b32  	%r234, %r233, 8388607;
	or.b32  	%r235, %r234, 1065353216;
	mov.b32 	 %f865, %r235;
	shr.u32 	%r236, %r233, 23;
	cvt.rn.f32.u32	%f866, %r236;
	add.f32 	%f867, %f864, %f866;
	setp.gt.f32	%p164, %f865, 0f3FAE147B;
	mul.f32 	%f868, %f865, 0f3F000000;
	add.f32 	%f869, %f867, 0f3F800000;
	selp.f32	%f870, %f868, %f865, %p164;
	selp.f32	%f871, %f869, %f867, %p164;
	add.f32 	%f861, %f870, 0f3F800000;
	add.f32 	%f872, %f870, 0fBF800000;
	// inline asm
	rcp.approx.ftz.f32 %f860,%f861;
	// inline asm
	mul.f32 	%f873, %f872, %f872;
	neg.f32 	%f874, %f873;
	mul.rn.f32 	%f875, %f860, %f874;
	add.rn.f32 	%f876, %f872, %f875;
	mul.f32 	%f877, %f876, %f876;
	mov.f32 	%f878, 0f3C4C6A36;
	mov.f32 	%f879, 0f3B1E94E6;
	fma.rn.f32 	%f880, %f879, %f877, %f878;
	mov.f32 	%f881, 0f3DAAAB1A;
	fma.rn.f32 	%f882, %f880, %f877, %f881;
	mul.f32 	%f883, %f877, %f882;
	fma.rn.f32 	%f884, %f883, %f876, %f875;
	add.f32 	%f885, %f872, %f884;
	mov.f32 	%f886, 0f3F317218;
	fma.rn.f32 	%f1322, %f871, %f886, %f885;
	bra.uni 	BB23_211;

BB23_200:
	setp.eq.s32	%p150, %r133, 5;
	@%p150 bra 	BB23_225;

	setp.eq.s32	%p151, %r133, 7;
	@%p151 bra 	BB23_268;
	bra.uni 	BB23_202;

BB23_268:
	mul.f32 	%f1338, %f3, %f1320;
	bra.uni 	BB23_269;

BB23_240:
	setp.eq.f32	%p185, %f1320, 0f00000000;
	selp.f32	%f244, 0f3F800000, %f1320, %p185;
	mul.lo.s32 	%r251, %r451, -83941;
	add.s32 	%r85, %r251, %r378;
	setp.lt.u32	%p6, %r85, %r251;
	mul.hi.u32 	%r86, %r224, %r451;
	xor.b32  	%r87, %r378, %r451;
	setp.gt.f32	%p186, %f244, 0f00000000;
	setp.lt.f32	%p187, %f244, 0f7F800000;
	and.pred  	%p188, %p186, %p187;
	@%p188 bra 	BB23_242;
	bra.uni 	BB23_241;

BB23_242:
	setp.lt.f32	%p189, %f244, 0f00800000;
	mul.f32 	%f975, %f244, 0f4B800000;
	selp.f32	%f976, %f975, %f244, %p189;
	selp.f32	%f977, 0fC3170000, 0fC2FE0000, %p189;
	mov.b32 	 %r253, %f976;
	and.b32  	%r254, %r253, 8388607;
	or.b32  	%r255, %r254, 1065353216;
	mov.b32 	 %f978, %r255;
	shr.u32 	%r256, %r253, 23;
	cvt.rn.f32.u32	%f979, %r256;
	add.f32 	%f980, %f977, %f979;
	setp.gt.f32	%p190, %f978, 0f3FAE147B;
	mul.f32 	%f981, %f978, 0f3F000000;
	add.f32 	%f982, %f980, 0f3F800000;
	selp.f32	%f983, %f981, %f978, %p190;
	selp.f32	%f984, %f982, %f980, %p190;
	add.f32 	%f974, %f983, 0f3F800000;
	add.f32 	%f985, %f983, 0fBF800000;
	// inline asm
	rcp.approx.ftz.f32 %f973,%f974;
	// inline asm
	mul.f32 	%f986, %f985, %f985;
	neg.f32 	%f987, %f986;
	mul.rn.f32 	%f988, %f973, %f987;
	add.rn.f32 	%f989, %f985, %f988;
	mul.f32 	%f990, %f989, %f989;
	mov.f32 	%f991, 0f3C4C6A36;
	mov.f32 	%f992, 0f3B1E94E6;
	fma.rn.f32 	%f993, %f992, %f990, %f991;
	mov.f32 	%f994, 0f3DAAAB1A;
	fma.rn.f32 	%f995, %f993, %f990, %f994;
	mul.f32 	%f996, %f990, %f995;
	fma.rn.f32 	%f997, %f996, %f989, %f988;
	add.f32 	%f998, %f985, %f997;
	mov.f32 	%f999, 0f3F317218;
	fma.rn.f32 	%f1330, %f984, %f999, %f998;
	bra.uni 	BB23_243;

BB23_198:
	setp.eq.s32	%p155, %r133, 4;
	@%p155 bra 	BB23_238;
	bra.uni 	BB23_199;

BB23_238:
	setp.lt.f32	%p183, %f1320, %f5;
	mov.f32 	%f1338, 0f00000000;
	mov.u32 	%r376, %r378;
	mov.u32 	%r449, %r451;
	@%p183 bra 	BB23_270;

	setp.ltu.f32	%p184, %f1320, %f6;
	selp.f32	%f1338, %f1358, 0f477FFF00, %p184;
	bra.uni 	BB23_269;

BB23_225:
	setp.gtu.f32	%p170, %f1320, 0f3F000000;
	@%p170 bra 	BB23_232;
	bra.uni 	BB23_226;

BB23_232:
	mov.f32 	%f943, 0f3F800000;
	sub.f32 	%f236, %f943, %f1320;
	setp.gtu.f32	%p177, %f236, 0f00000000;
	@%p177 bra 	BB23_234;
	bra.uni 	BB23_233;

BB23_234:
	add.f32 	%f238, %f236, %f236;
	setp.gt.f32	%p178, %f238, 0f00000000;
	setp.lt.f32	%p179, %f238, 0f7F800000;
	and.pred  	%p180, %p178, %p179;
	@%p180 bra 	BB23_236;
	bra.uni 	BB23_235;

BB23_236:
	setp.lt.f32	%p181, %f238, 0f00800000;
	mul.f32 	%f946, %f238, 0f4B800000;
	selp.f32	%f947, %f946, %f238, %p181;
	selp.f32	%f948, 0fC3170000, 0fC2FE0000, %p181;
	mov.b32 	 %r247, %f947;
	and.b32  	%r248, %r247, 8388607;
	or.b32  	%r249, %r248, 1065353216;
	mov.b32 	 %f949, %r249;
	shr.u32 	%r250, %r247, 23;
	cvt.rn.f32.u32	%f950, %r250;
	add.f32 	%f951, %f948, %f950;
	setp.gt.f32	%p182, %f949, 0f3FAE147B;
	mul.f32 	%f952, %f949, 0f3F000000;
	add.f32 	%f953, %f951, 0f3F800000;
	selp.f32	%f954, %f952, %f949, %p182;
	selp.f32	%f955, %f953, %f951, %p182;
	add.f32 	%f945, %f954, 0f3F800000;
	add.f32 	%f956, %f954, 0fBF800000;
	// inline asm
	rcp.approx.ftz.f32 %f944,%f945;
	// inline asm
	mul.f32 	%f957, %f956, %f956;
	neg.f32 	%f958, %f957;
	mul.rn.f32 	%f959, %f944, %f958;
	add.rn.f32 	%f960, %f956, %f959;
	mul.f32 	%f961, %f960, %f960;
	mov.f32 	%f962, 0f3C4C6A36;
	mov.f32 	%f963, 0f3B1E94E6;
	fma.rn.f32 	%f964, %f963, %f961, %f962;
	mov.f32 	%f965, 0f3DAAAB1A;
	fma.rn.f32 	%f966, %f964, %f961, %f965;
	mul.f32 	%f967, %f961, %f966;
	fma.rn.f32 	%f968, %f967, %f960, %f959;
	add.f32 	%f969, %f956, %f968;
	mov.f32 	%f970, 0f3F317218;
	fma.rn.f32 	%f1329, %f955, %f970, %f969;
	bra.uni 	BB23_237;

BB23_202:
	setp.ne.s32	%p152, %r133, 6;
	@%p152 bra 	BB23_199;

	mul.f32 	%f845, %f11, %f1358;
	mul.f32 	%f846, %f845, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f847, %f846;
	mov.f32 	%f848, 0fBF317200;
	fma.rn.f32 	%f849, %f847, %f848, %f845;
	mov.f32 	%f850, 0fB5BFBE8E;
	fma.rn.f32 	%f851, %f847, %f850, %f849;
	mul.f32 	%f843, %f851, 0f3FB8AA3B;
	// inline asm
	ex2.approx.ftz.f32 %f842,%f843;
	// inline asm
	add.f32 	%f852, %f847, 0f00000000;
	ex2.approx.f32 	%f853, %f852;
	mul.f32 	%f854, %f842, %f853;
	setp.lt.f32	%p156, %f845, 0fC2D20000;
	selp.f32	%f855, 0f00000000, %f854, %p156;
	setp.gt.f32	%p157, %f845, 0f42D20000;
	selp.f32	%f202, 0f7F800000, %f855, %p157;
	mov.f32 	%f1321, 0f00000000;
	mov.u32 	%r313, 0;
	setp.leu.f32	%p158, %f1320, %f202;
	mov.u32 	%r377, %r378;
	mov.u32 	%r450, %r451;
	@%p158 bra 	BB23_206;

BB23_204:
	mov.u32 	%r72, %r451;
	mov.u32 	%r73, %r378;
	mul.lo.s32 	%r228, %r72, -83941;
	add.s32 	%r451, %r228, %r73;
	setp.lt.u32	%p159, %r451, %r228;
	selp.u32	%r229, 1, 0, %p159;
	mul.hi.u32 	%r231, %r224, %r72;
	add.s32 	%r378, %r229, %r231;
	xor.b32  	%r232, %r72, %r73;
	cvt.rn.f32.u32	%f856, %r232;
	mul.f32 	%f857, %f856, 0f2F800000;
	mul.rn.f32 	%f1320, %f1320, %f857;
	add.s32 	%r313, %r313, 1;
	setp.gt.f32	%p160, %f1320, %f202;
	@%p160 bra 	BB23_204;

	cvt.rn.f32.u32	%f858, %r313;
	mul.f32 	%f1321, %f858, 0f477FFF00;
	mov.u32 	%r377, %r378;
	mov.u32 	%r450, %r451;

BB23_206:
	mov.u32 	%r449, %r450;
	mov.u32 	%r376, %r377;
	div.full.f32 	%f1338, %f1321, %f10;
	bra.uni 	BB23_270;

BB23_199:
	add.f32 	%f1052, %f1320, 0fBF000000;
	fma.rn.f32 	%f1338, %f2, %f1052, %f1358;
	bra.uni 	BB23_269;

BB23_241:
	lg2.approx.f32 	%f1330, %f244;

BB23_243:
	selp.u32	%r257, 1, 0, %p6;
	add.s32 	%r376, %r257, %r86;
	cvt.rn.f32.u32	%f1000, %r87;
	mul.f32 	%f1001, %f1000, 0f2F800000;
	mul.f32 	%f1002, %f1330, 0fC0000000;
	sqrt.approx.f32 	%f248, %f1002;
	fma.rn.f32 	%f249, %f1000, 0f2F800000, %f1001;
	abs.f32 	%f1003, %f249;
	setp.leu.f32	%p191, %f1003, 0f4B800000;
	mov.f32 	%f1331, %f249;
	@%p191 bra 	BB23_245;

	mov.f32 	%f1004, 0f00000000;
	mul.rn.f32 	%f250, %f249, %f1004;
	mov.f32 	%f1331, %f250;

BB23_245:
	mov.f32 	%f251, %f1331;
	add.f32 	%f1005, %f251, %f251;
	cvt.rni.f32.f32	%f1006, %f1005;
	cvt.rzi.s32.f32	%r258, %f1006;
	neg.f32 	%f1007, %f1006;
	mov.f32 	%f1008, 0f3F000000;
	fma.rn.f32 	%f1009, %f1007, %f1008, %f251;
	mul.f32 	%f1010, %f1009, 0f34222169;
	mov.f32 	%f1011, 0f40490FDA;
	fma.rn.f32 	%f252, %f1009, %f1011, %f1010;
	add.s32 	%r89, %r258, 1;
	mul.rn.f32 	%f253, %f252, %f252;
	and.b32  	%r90, %r89, 1;
	setp.eq.s32	%p192, %r90, 0;
	@%p192 bra 	BB23_247;
	bra.uni 	BB23_246;

BB23_247:
	mov.f32 	%f1014, 0f3C08839E;
	mov.f32 	%f1015, 0fB94CA1F9;
	fma.rn.f32 	%f1332, %f1015, %f253, %f1014;
	bra.uni 	BB23_248;

BB23_226:
	setp.gtu.f32	%p171, %f1320, 0f00000000;
	@%p171 bra 	BB23_228;
	bra.uni 	BB23_227;

BB23_228:
	add.f32 	%f231, %f1320, %f1320;
	setp.gt.f32	%p172, %f231, 0f00000000;
	setp.lt.f32	%p173, %f231, 0f7F800000;
	and.pred  	%p174, %p172, %p173;
	@%p174 bra 	BB23_230;
	bra.uni 	BB23_229;

BB23_230:
	setp.lt.f32	%p175, %f231, 0f00800000;
	mul.f32 	%f917, %f231, 0f4B800000;
	selp.f32	%f918, %f917, %f231, %p175;
	selp.f32	%f919, 0fC3170000, 0fC2FE0000, %p175;
	mov.b32 	 %r243, %f918;
	and.b32  	%r244, %r243, 8388607;
	or.b32  	%r245, %r244, 1065353216;
	mov.b32 	 %f920, %r245;
	shr.u32 	%r246, %r243, 23;
	cvt.rn.f32.u32	%f921, %r246;
	add.f32 	%f922, %f919, %f921;
	setp.gt.f32	%p176, %f920, 0f3FAE147B;
	mul.f32 	%f923, %f920, 0f3F000000;
	add.f32 	%f924, %f922, 0f3F800000;
	selp.f32	%f925, %f923, %f920, %p176;
	selp.f32	%f926, %f924, %f922, %p176;
	add.f32 	%f916, %f925, 0f3F800000;
	add.f32 	%f927, %f925, 0fBF800000;
	// inline asm
	rcp.approx.ftz.f32 %f915,%f916;
	// inline asm
	mul.f32 	%f928, %f927, %f927;
	neg.f32 	%f929, %f928;
	mul.rn.f32 	%f930, %f915, %f929;
	add.rn.f32 	%f931, %f927, %f930;
	mul.f32 	%f932, %f931, %f931;
	mov.f32 	%f933, 0f3C4C6A36;
	mov.f32 	%f934, 0f3B1E94E6;
	fma.rn.f32 	%f935, %f934, %f932, %f933;
	mov.f32 	%f936, 0f3DAAAB1A;
	fma.rn.f32 	%f937, %f935, %f932, %f936;
	mul.f32 	%f938, %f932, %f937;
	fma.rn.f32 	%f939, %f938, %f931, %f930;
	add.f32 	%f940, %f927, %f939;
	mov.f32 	%f941, 0f3F317218;
	fma.rn.f32 	%f1328, %f926, %f941, %f940;
	bra.uni 	BB23_231;

BB23_246:
	mov.f32 	%f1012, 0fBAB6061A;
	mov.f32 	%f1013, 0f37CCF5CE;
	fma.rn.f32 	%f1332, %f1013, %f253, %f1012;

BB23_248:
	@%p192 bra 	BB23_250;
	bra.uni 	BB23_249;

BB23_250:
	mov.f32 	%f1019, 0fBE2AAAA3;
	fma.rn.f32 	%f1020, %f1332, %f253, %f1019;
	mov.f32 	%f1021, 0f00000000;
	fma.rn.f32 	%f1333, %f1020, %f253, %f1021;
	bra.uni 	BB23_251;

BB23_249:
	mov.f32 	%f1016, 0f3D2AAAA5;
	fma.rn.f32 	%f1017, %f1332, %f253, %f1016;
	mov.f32 	%f1018, 0fBF000000;
	fma.rn.f32 	%f1333, %f1017, %f253, %f1018;

BB23_251:
	fma.rn.f32 	%f1334, %f1333, %f252, %f252;
	@%p192 bra 	BB23_253;

	mov.f32 	%f1022, 0f3F800000;
	fma.rn.f32 	%f1334, %f1333, %f253, %f1022;

BB23_253:
	and.b32  	%r259, %r89, 2;
	setp.eq.s32	%p195, %r259, 0;
	@%p195 bra 	BB23_255;

	mov.f32 	%f1023, 0f00000000;
	mov.f32 	%f1024, 0fBF800000;
	fma.rn.f32 	%f1334, %f1334, %f1024, %f1023;

BB23_255:
	mov.f32 	%f1279, 0f40490FDA;
	mov.f32 	%f1278, 0f3F000000;
	add.f32 	%f1025, %f249, %f249;
	cvt.rni.f32.f32	%f1026, %f1025;
	cvt.rzi.s32.f32	%r91, %f1026;
	neg.f32 	%f1027, %f1026;
	fma.rn.f32 	%f1029, %f1027, %f1278, %f249;
	mul.f32 	%f1030, %f1029, 0f34222169;
	fma.rn.f32 	%f265, %f1029, %f1279, %f1030;
	mul.rn.f32 	%f266, %f265, %f265;
	and.b32  	%r92, %r91, 1;
	setp.eq.s32	%p196, %r92, 0;
	@%p196 bra 	BB23_257;
	bra.uni 	BB23_256;

BB23_257:
	mov.f32 	%f1034, 0f3C08839E;
	mov.f32 	%f1035, 0fB94CA1F9;
	fma.rn.f32 	%f1335, %f1035, %f266, %f1034;
	bra.uni 	BB23_258;

BB23_256:
	mov.f32 	%f1032, 0fBAB6061A;
	mov.f32 	%f1033, 0f37CCF5CE;
	fma.rn.f32 	%f1335, %f1033, %f266, %f1032;

BB23_258:
	@%p196 bra 	BB23_260;
	bra.uni 	BB23_259;

BB23_260:
	mov.f32 	%f1039, 0fBE2AAAA3;
	fma.rn.f32 	%f1040, %f1335, %f266, %f1039;
	mov.f32 	%f1041, 0f00000000;
	fma.rn.f32 	%f1336, %f1040, %f266, %f1041;
	bra.uni 	BB23_261;

BB23_259:
	mov.f32 	%f1036, 0f3D2AAAA5;
	fma.rn.f32 	%f1037, %f1335, %f266, %f1036;
	mov.f32 	%f1038, 0fBF000000;
	fma.rn.f32 	%f1336, %f1037, %f266, %f1038;

BB23_261:
	fma.rn.f32 	%f1337, %f1336, %f265, %f265;
	@%p196 bra 	BB23_263;

	mov.f32 	%f1042, 0f3F800000;
	fma.rn.f32 	%f1337, %f1336, %f266, %f1042;

BB23_263:
	and.b32  	%r260, %r91, 2;
	setp.eq.s32	%p199, %r260, 0;
	@%p199 bra 	BB23_265;

	mov.f32 	%f1043, 0f00000000;
	mov.f32 	%f1044, 0fBF800000;
	fma.rn.f32 	%f1337, %f1337, %f1044, %f1043;

BB23_265:
	cvt.rzi.f32.f32	%f1045, %f249;
	setp.neu.f32	%p200, %f1045, %f249;
	@%p200 bra 	BB23_267;

	mov.f32 	%f1046, 0f00000000;
	mul.rn.f32 	%f1337, %f249, %f1046;

BB23_267:
	mov.u32 	%r449, %r85;
	mul.f32 	%f1047, %f248, %f1334;
	sqrt.approx.f32 	%f1048, %f1358;
	mul.f32 	%f1049, %f1, %f1048;
	fma.rn.f32 	%f1050, %f1049, %f1047, %f1358;
	mul.f32 	%f1051, %f248, %f1337;
	fma.rn.f32 	%f1338, %f4, %f1051, %f1050;
	bra.uni 	BB23_270;

BB23_209:
	lg2.approx.f32 	%f1322, %f1320;

BB23_211:
	mul.f32 	%f887, %f1322, 0fC0000000;
	sqrt.approx.f32 	%f1323, %f887;

BB23_212:
	mov.u32 	%r308, -83941;
	mul.lo.s32 	%r237, %r451, -83941;
	add.s32 	%r79, %r237, %r378;
	setp.lt.u32	%p5, %r79, %r237;
	mul.hi.u32 	%r80, %r308, %r451;
	xor.b32  	%r239, %r378, %r451;
	cvt.rn.f32.u32	%f888, %r239;
	mul.f32 	%f889, %f888, 0f2F800000;
	fma.rn.f32 	%f1324, %f888, 0f2F800000, %f889;
	abs.f32 	%f890, %f1324;
	setp.leu.f32	%p165, %f890, 0f4B800000;
	@%p165 bra 	BB23_214;

	mov.f32 	%f891, 0f00000000;
	mul.rn.f32 	%f1324, %f1324, %f891;

BB23_214:
	selp.u32	%r240, 1, 0, %p5;
	add.s32 	%r376, %r240, %r80;
	add.f32 	%f892, %f1324, %f1324;
	cvt.rni.f32.f32	%f893, %f892;
	cvt.rzi.s32.f32	%r241, %f893;
	neg.f32 	%f894, %f893;
	mov.f32 	%f895, 0f3F000000;
	fma.rn.f32 	%f896, %f894, %f895, %f1324;
	mul.f32 	%f897, %f896, 0f34222169;
	mov.f32 	%f898, 0f40490FDA;
	fma.rn.f32 	%f216, %f896, %f898, %f897;
	add.s32 	%r82, %r241, 1;
	mul.rn.f32 	%f217, %f216, %f216;
	and.b32  	%r83, %r82, 1;
	setp.eq.s32	%p166, %r83, 0;
	@%p166 bra 	BB23_216;
	bra.uni 	BB23_215;

BB23_216:
	mov.f32 	%f901, 0f3C08839E;
	mov.f32 	%f902, 0fB94CA1F9;
	fma.rn.f32 	%f1325, %f902, %f217, %f901;
	bra.uni 	BB23_217;

BB23_215:
	mov.f32 	%f899, 0fBAB6061A;
	mov.f32 	%f900, 0f37CCF5CE;
	fma.rn.f32 	%f1325, %f900, %f217, %f899;

BB23_217:
	@%p166 bra 	BB23_219;
	bra.uni 	BB23_218;

BB23_219:
	mov.f32 	%f906, 0fBE2AAAA3;
	fma.rn.f32 	%f907, %f1325, %f217, %f906;
	mov.f32 	%f908, 0f00000000;
	fma.rn.f32 	%f1326, %f907, %f217, %f908;
	bra.uni 	BB23_220;

BB23_218:
	mov.f32 	%f903, 0f3D2AAAA5;
	fma.rn.f32 	%f904, %f1325, %f217, %f903;
	mov.f32 	%f905, 0fBF000000;
	fma.rn.f32 	%f1326, %f904, %f217, %f905;

BB23_220:
	fma.rn.f32 	%f1327, %f1326, %f216, %f216;
	@%p166 bra 	BB23_222;

	mov.f32 	%f909, 0f3F800000;
	fma.rn.f32 	%f1327, %f1326, %f217, %f909;

BB23_222:
	and.b32  	%r242, %r82, 2;
	setp.eq.s32	%p169, %r242, 0;
	@%p169 bra 	BB23_224;

	mov.f32 	%f910, 0f00000000;
	mov.f32 	%f911, 0fBF800000;
	fma.rn.f32 	%f1327, %f1327, %f911, %f910;

BB23_224:
	mov.u32 	%r449, %r79;
	mul.f32 	%f912, %f9, %f1358;
	mul.f32 	%f913, %f912, %f1323;
	mul.f32 	%f914, %f913, %f1327;
	fma.rn.f32 	%f1338, %f914, 0f3F000000, %f1358;
	bra.uni 	BB23_270;

BB23_233:
	add.f32 	%f1338, %f1358, 0f477FFF00;
	bra.uni 	BB23_269;

BB23_227:
	add.f32 	%f1338, %f1358, 0fC77FFF00;
	bra.uni 	BB23_269;

BB23_235:
	lg2.approx.f32 	%f1329, %f238;

BB23_237:
	fma.rn.f32 	%f971, %f8, %f1329, %f1358;
	add.f32 	%f1338, %f971, 0f3F000000;
	bra.uni 	BB23_269;

BB23_229:
	lg2.approx.f32 	%f1328, %f231;

BB23_231:
	fma.rn.f32 	%f942, %f7, %f1328, %f1358;
	add.f32 	%f1338, %f942, 0f3F000000;

BB23_269:
	mov.u32 	%r376, %r378;
	mov.u32 	%r449, %r451;

BB23_270:
	mov.u32 	%r448, %r449;
	mov.u32 	%r375, %r376;
	mov.f32 	%f1053, 0f00000000;
	max.f32 	%f1054, %f1338, %f1053;
	mov.f32 	%f1055, 0f477FFF00;
	min.f32 	%f1056, %f1054, %f1055;
	add.f32 	%f1358, %f1056, 0f3F000000;

BB23_271:
	mov.u32 	%r443, %r448;
	mov.u32 	%r370, %r375;
	setp.eq.s32	%p201, %r7, 0;
	@%p201 bra 	BB23_348;

	mul.lo.s32 	%r261, %r443, -83941;
	add.s32 	%r447, %r261, %r370;
	setp.lt.u32	%p202, %r447, %r261;
	selp.u32	%r262, 1, 0, %p202;
	mov.u32 	%r263, -83941;
	mul.hi.u32 	%r264, %r263, %r443;
	add.s32 	%r374, %r262, %r264;
	xor.b32  	%r265, %r443, %r370;
	cvt.rn.f32.u32	%f1057, %r265;
	mul.f32 	%f1339, %f1057, 0f2F800000;
	setp.gt.s32	%p203, %r133, 4;
	@%p203 bra 	BB23_277;

	setp.eq.s32	%p207, %r133, 2;
	@%p207 bra 	BB23_317;

	setp.eq.s32	%p208, %r133, 3;
	@%p208 bra 	BB23_284;
	bra.uni 	BB23_275;

BB23_284:
	mov.f32 	%f1342, 0f3F800000;
	setp.leu.f32	%p215, %f1339, 0f00000000;
	@%p215 bra 	BB23_289;

	setp.lt.f32	%p216, %f1339, 0f7F800000;
	@%p216 bra 	BB23_287;
	bra.uni 	BB23_286;

BB23_287:
	setp.lt.f32	%p217, %f1339, 0f00800000;
	mul.f32 	%f1078, %f1339, 0f4B800000;
	selp.f32	%f1079, %f1078, %f1339, %p217;
	selp.f32	%f1080, 0fC3170000, 0fC2FE0000, %p217;
	mov.b32 	 %r272, %f1079;
	and.b32  	%r273, %r272, 8388607;
	or.b32  	%r274, %r273, 1065353216;
	mov.b32 	 %f1081, %r274;
	shr.u32 	%r275, %r272, 23;
	cvt.rn.f32.u32	%f1082, %r275;
	add.f32 	%f1083, %f1080, %f1082;
	setp.gt.f32	%p218, %f1081, 0f3FAE147B;
	mul.f32 	%f1084, %f1081, 0f3F000000;
	add.f32 	%f1085, %f1083, 0f3F800000;
	selp.f32	%f1086, %f1084, %f1081, %p218;
	selp.f32	%f1087, %f1085, %f1083, %p218;
	add.f32 	%f1077, %f1086, 0f3F800000;
	add.f32 	%f1088, %f1086, 0fBF800000;
	// inline asm
	rcp.approx.ftz.f32 %f1076,%f1077;
	// inline asm
	mul.f32 	%f1089, %f1088, %f1088;
	neg.f32 	%f1090, %f1089;
	mul.rn.f32 	%f1091, %f1076, %f1090;
	add.rn.f32 	%f1092, %f1088, %f1091;
	mul.f32 	%f1093, %f1092, %f1092;
	mov.f32 	%f1094, 0f3C4C6A36;
	mov.f32 	%f1095, 0f3B1E94E6;
	fma.rn.f32 	%f1096, %f1095, %f1093, %f1094;
	mov.f32 	%f1097, 0f3DAAAB1A;
	fma.rn.f32 	%f1098, %f1096, %f1093, %f1097;
	mul.f32 	%f1099, %f1093, %f1098;
	fma.rn.f32 	%f1100, %f1099, %f1092, %f1091;
	add.f32 	%f1101, %f1088, %f1100;
	mov.f32 	%f1102, 0f3F317218;
	fma.rn.f32 	%f1341, %f1087, %f1102, %f1101;
	bra.uni 	BB23_288;

BB23_277:
	setp.eq.s32	%p204, %r133, 5;
	@%p204 bra 	BB23_302;

	setp.eq.s32	%p205, %r133, 7;
	@%p205 bra 	BB23_345;
	bra.uni 	BB23_279;

BB23_345:
	mul.f32 	%f1357, %f3, %f1339;
	bra.uni 	BB23_346;

BB23_317:
	setp.eq.f32	%p239, %f1339, 0f00000000;
	selp.f32	%f336, 0f3F800000, %f1339, %p239;
	mul.lo.s32 	%r290, %r447, -83941;
	add.s32 	%r114, %r290, %r374;
	setp.lt.u32	%p8, %r114, %r290;
	mul.hi.u32 	%r115, %r263, %r447;
	xor.b32  	%r116, %r374, %r447;
	setp.gt.f32	%p240, %f336, 0f00000000;
	setp.lt.f32	%p241, %f336, 0f7F800000;
	and.pred  	%p242, %p240, %p241;
	@%p242 bra 	BB23_319;
	bra.uni 	BB23_318;

BB23_319:
	setp.lt.f32	%p243, %f336, 0f00800000;
	mul.f32 	%f1191, %f336, 0f4B800000;
	selp.f32	%f1192, %f1191, %f336, %p243;
	selp.f32	%f1193, 0fC3170000, 0fC2FE0000, %p243;
	mov.b32 	 %r292, %f1192;
	and.b32  	%r293, %r292, 8388607;
	or.b32  	%r294, %r293, 1065353216;
	mov.b32 	 %f1194, %r294;
	shr.u32 	%r295, %r292, 23;
	cvt.rn.f32.u32	%f1195, %r295;
	add.f32 	%f1196, %f1193, %f1195;
	setp.gt.f32	%p244, %f1194, 0f3FAE147B;
	mul.f32 	%f1197, %f1194, 0f3F000000;
	add.f32 	%f1198, %f1196, 0f3F800000;
	selp.f32	%f1199, %f1197, %f1194, %p244;
	selp.f32	%f1200, %f1198, %f1196, %p244;
	add.f32 	%f1190, %f1199, 0f3F800000;
	add.f32 	%f1201, %f1199, 0fBF800000;
	// inline asm
	rcp.approx.ftz.f32 %f1189,%f1190;
	// inline asm
	mul.f32 	%f1202, %f1201, %f1201;
	neg.f32 	%f1203, %f1202;
	mul.rn.f32 	%f1204, %f1189, %f1203;
	add.rn.f32 	%f1205, %f1201, %f1204;
	mul.f32 	%f1206, %f1205, %f1205;
	mov.f32 	%f1207, 0f3C4C6A36;
	mov.f32 	%f1208, 0f3B1E94E6;
	fma.rn.f32 	%f1209, %f1208, %f1206, %f1207;
	mov.f32 	%f1210, 0f3DAAAB1A;
	fma.rn.f32 	%f1211, %f1209, %f1206, %f1210;
	mul.f32 	%f1212, %f1206, %f1211;
	fma.rn.f32 	%f1213, %f1212, %f1205, %f1204;
	add.f32 	%f1214, %f1201, %f1213;
	mov.f32 	%f1215, 0f3F317218;
	fma.rn.f32 	%f1349, %f1200, %f1215, %f1214;
	bra.uni 	BB23_320;

BB23_275:
	setp.eq.s32	%p209, %r133, 4;
	@%p209 bra 	BB23_315;
	bra.uni 	BB23_276;

BB23_315:
	setp.lt.f32	%p237, %f1339, %f5;
	mov.f32 	%f1357, 0f00000000;
	mov.u32 	%r372, %r374;
	mov.u32 	%r445, %r447;
	@%p237 bra 	BB23_347;

	setp.ltu.f32	%p238, %f1339, %f6;
	selp.f32	%f1357, %f1361, 0f477FFF00, %p238;
	bra.uni 	BB23_346;

BB23_302:
	setp.gtu.f32	%p224, %f1339, 0f3F000000;
	@%p224 bra 	BB23_309;
	bra.uni 	BB23_303;

BB23_309:
	mov.f32 	%f1159, 0f3F800000;
	sub.f32 	%f328, %f1159, %f1339;
	setp.gtu.f32	%p231, %f328, 0f00000000;
	@%p231 bra 	BB23_311;
	bra.uni 	BB23_310;

BB23_311:
	add.f32 	%f330, %f328, %f328;
	setp.gt.f32	%p232, %f330, 0f00000000;
	setp.lt.f32	%p233, %f330, 0f7F800000;
	and.pred  	%p234, %p232, %p233;
	@%p234 bra 	BB23_313;
	bra.uni 	BB23_312;

BB23_313:
	setp.lt.f32	%p235, %f330, 0f00800000;
	mul.f32 	%f1162, %f330, 0f4B800000;
	selp.f32	%f1163, %f1162, %f330, %p235;
	selp.f32	%f1164, 0fC3170000, 0fC2FE0000, %p235;
	mov.b32 	 %r286, %f1163;
	and.b32  	%r287, %r286, 8388607;
	or.b32  	%r288, %r287, 1065353216;
	mov.b32 	 %f1165, %r288;
	shr.u32 	%r289, %r286, 23;
	cvt.rn.f32.u32	%f1166, %r289;
	add.f32 	%f1167, %f1164, %f1166;
	setp.gt.f32	%p236, %f1165, 0f3FAE147B;
	mul.f32 	%f1168, %f1165, 0f3F000000;
	add.f32 	%f1169, %f1167, 0f3F800000;
	selp.f32	%f1170, %f1168, %f1165, %p236;
	selp.f32	%f1171, %f1169, %f1167, %p236;
	add.f32 	%f1161, %f1170, 0f3F800000;
	add.f32 	%f1172, %f1170, 0fBF800000;
	// inline asm
	rcp.approx.ftz.f32 %f1160,%f1161;
	// inline asm
	mul.f32 	%f1173, %f1172, %f1172;
	neg.f32 	%f1174, %f1173;
	mul.rn.f32 	%f1175, %f1160, %f1174;
	add.rn.f32 	%f1176, %f1172, %f1175;
	mul.f32 	%f1177, %f1176, %f1176;
	mov.f32 	%f1178, 0f3C4C6A36;
	mov.f32 	%f1179, 0f3B1E94E6;
	fma.rn.f32 	%f1180, %f1179, %f1177, %f1178;
	mov.f32 	%f1181, 0f3DAAAB1A;
	fma.rn.f32 	%f1182, %f1180, %f1177, %f1181;
	mul.f32 	%f1183, %f1177, %f1182;
	fma.rn.f32 	%f1184, %f1183, %f1176, %f1175;
	add.f32 	%f1185, %f1172, %f1184;
	mov.f32 	%f1186, 0f3F317218;
	fma.rn.f32 	%f1348, %f1171, %f1186, %f1185;
	bra.uni 	BB23_314;

BB23_279:
	setp.ne.s32	%p206, %r133, 6;
	@%p206 bra 	BB23_276;

	mul.f32 	%f1061, %f11, %f1361;
	mul.f32 	%f1062, %f1061, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f1063, %f1062;
	mov.f32 	%f1064, 0fBF317200;
	fma.rn.f32 	%f1065, %f1063, %f1064, %f1061;
	mov.f32 	%f1066, 0fB5BFBE8E;
	fma.rn.f32 	%f1067, %f1063, %f1066, %f1065;
	mul.f32 	%f1059, %f1067, 0f3FB8AA3B;
	// inline asm
	ex2.approx.ftz.f32 %f1058,%f1059;
	// inline asm
	add.f32 	%f1068, %f1063, 0f00000000;
	ex2.approx.f32 	%f1069, %f1068;
	mul.f32 	%f1070, %f1058, %f1069;
	setp.lt.f32	%p210, %f1061, 0fC2D20000;
	selp.f32	%f1071, 0f00000000, %f1070, %p210;
	setp.gt.f32	%p211, %f1061, 0f42D20000;
	selp.f32	%f294, 0f7F800000, %f1071, %p211;
	mov.f32 	%f1340, 0f00000000;
	mov.u32 	%r314, 0;
	setp.leu.f32	%p212, %f1339, %f294;
	mov.u32 	%r373, %r374;
	mov.u32 	%r446, %r447;
	@%p212 bra 	BB23_283;

BB23_281:
	mov.u32 	%r101, %r447;
	mov.u32 	%r102, %r374;
	mul.lo.s32 	%r267, %r101, -83941;
	add.s32 	%r447, %r267, %r102;
	setp.lt.u32	%p213, %r447, %r267;
	selp.u32	%r268, 1, 0, %p213;
	mul.hi.u32 	%r270, %r263, %r101;
	add.s32 	%r374, %r268, %r270;
	xor.b32  	%r271, %r101, %r102;
	cvt.rn.f32.u32	%f1072, %r271;
	mul.f32 	%f1073, %f1072, 0f2F800000;
	mul.rn.f32 	%f1339, %f1339, %f1073;
	add.s32 	%r314, %r314, 1;
	setp.gt.f32	%p214, %f1339, %f294;
	@%p214 bra 	BB23_281;

	cvt.rn.f32.u32	%f1074, %r314;
	mul.f32 	%f1340, %f1074, 0f477FFF00;
	mov.u32 	%r373, %r374;
	mov.u32 	%r446, %r447;

BB23_283:
	mov.u32 	%r445, %r446;
	mov.u32 	%r372, %r373;
	div.full.f32 	%f1357, %f1340, %f10;
	bra.uni 	BB23_347;

BB23_276:
	add.f32 	%f1268, %f1339, 0fBF000000;
	fma.rn.f32 	%f1357, %f2, %f1268, %f1361;
	bra.uni 	BB23_346;

BB23_318:
	lg2.approx.f32 	%f1349, %f336;

BB23_320:
	selp.u32	%r296, 1, 0, %p8;
	add.s32 	%r372, %r296, %r115;
	cvt.rn.f32.u32	%f1216, %r116;
	mul.f32 	%f1217, %f1216, 0f2F800000;
	mul.f32 	%f1218, %f1349, 0fC0000000;
	sqrt.approx.f32 	%f340, %f1218;
	fma.rn.f32 	%f341, %f1216, 0f2F800000, %f1217;
	abs.f32 	%f1219, %f341;
	setp.leu.f32	%p245, %f1219, 0f4B800000;
	mov.f32 	%f1350, %f341;
	@%p245 bra 	BB23_322;

	mov.f32 	%f1220, 0f00000000;
	mul.rn.f32 	%f342, %f341, %f1220;
	mov.f32 	%f1350, %f342;

BB23_322:
	mov.f32 	%f343, %f1350;
	add.f32 	%f1221, %f343, %f343;
	cvt.rni.f32.f32	%f1222, %f1221;
	cvt.rzi.s32.f32	%r297, %f1222;
	neg.f32 	%f1223, %f1222;
	mov.f32 	%f1224, 0f3F000000;
	fma.rn.f32 	%f1225, %f1223, %f1224, %f343;
	mul.f32 	%f1226, %f1225, 0f34222169;
	mov.f32 	%f1227, 0f40490FDA;
	fma.rn.f32 	%f344, %f1225, %f1227, %f1226;
	add.s32 	%r118, %r297, 1;
	mul.rn.f32 	%f345, %f344, %f344;
	and.b32  	%r119, %r118, 1;
	setp.eq.s32	%p246, %r119, 0;
	@%p246 bra 	BB23_324;
	bra.uni 	BB23_323;

BB23_324:
	mov.f32 	%f1230, 0f3C08839E;
	mov.f32 	%f1231, 0fB94CA1F9;
	fma.rn.f32 	%f1351, %f1231, %f345, %f1230;
	bra.uni 	BB23_325;

BB23_303:
	setp.gtu.f32	%p225, %f1339, 0f00000000;
	@%p225 bra 	BB23_305;
	bra.uni 	BB23_304;

BB23_305:
	add.f32 	%f323, %f1339, %f1339;
	setp.gt.f32	%p226, %f323, 0f00000000;
	setp.lt.f32	%p227, %f323, 0f7F800000;
	and.pred  	%p228, %p226, %p227;
	@%p228 bra 	BB23_307;
	bra.uni 	BB23_306;

BB23_307:
	setp.lt.f32	%p229, %f323, 0f00800000;
	mul.f32 	%f1133, %f323, 0f4B800000;
	selp.f32	%f1134, %f1133, %f323, %p229;
	selp.f32	%f1135, 0fC3170000, 0fC2FE0000, %p229;
	mov.b32 	 %r282, %f1134;
	and.b32  	%r283, %r282, 8388607;
	or.b32  	%r284, %r283, 1065353216;
	mov.b32 	 %f1136, %r284;
	shr.u32 	%r285, %r282, 23;
	cvt.rn.f32.u32	%f1137, %r285;
	add.f32 	%f1138, %f1135, %f1137;
	setp.gt.f32	%p230, %f1136, 0f3FAE147B;
	mul.f32 	%f1139, %f1136, 0f3F000000;
	add.f32 	%f1140, %f1138, 0f3F800000;
	selp.f32	%f1141, %f1139, %f1136, %p230;
	selp.f32	%f1142, %f1140, %f1138, %p230;
	add.f32 	%f1132, %f1141, 0f3F800000;
	add.f32 	%f1143, %f1141, 0fBF800000;
	// inline asm
	rcp.approx.ftz.f32 %f1131,%f1132;
	// inline asm
	mul.f32 	%f1144, %f1143, %f1143;
	neg.f32 	%f1145, %f1144;
	mul.rn.f32 	%f1146, %f1131, %f1145;
	add.rn.f32 	%f1147, %f1143, %f1146;
	mul.f32 	%f1148, %f1147, %f1147;
	mov.f32 	%f1149, 0f3C4C6A36;
	mov.f32 	%f1150, 0f3B1E94E6;
	fma.rn.f32 	%f1151, %f1150, %f1148, %f1149;
	mov.f32 	%f1152, 0f3DAAAB1A;
	fma.rn.f32 	%f1153, %f1151, %f1148, %f1152;
	mul.f32 	%f1154, %f1148, %f1153;
	fma.rn.f32 	%f1155, %f1154, %f1147, %f1146;
	add.f32 	%f1156, %f1143, %f1155;
	mov.f32 	%f1157, 0f3F317218;
	fma.rn.f32 	%f1347, %f1142, %f1157, %f1156;
	bra.uni 	BB23_308;

BB23_323:
	mov.f32 	%f1228, 0fBAB6061A;
	mov.f32 	%f1229, 0f37CCF5CE;
	fma.rn.f32 	%f1351, %f1229, %f345, %f1228;

BB23_325:
	@%p246 bra 	BB23_327;
	bra.uni 	BB23_326;

BB23_327:
	mov.f32 	%f1235, 0fBE2AAAA3;
	fma.rn.f32 	%f1236, %f1351, %f345, %f1235;
	mov.f32 	%f1237, 0f00000000;
	fma.rn.f32 	%f1352, %f1236, %f345, %f1237;
	bra.uni 	BB23_328;

BB23_326:
	mov.f32 	%f1232, 0f3D2AAAA5;
	fma.rn.f32 	%f1233, %f1351, %f345, %f1232;
	mov.f32 	%f1234, 0fBF000000;
	fma.rn.f32 	%f1352, %f1233, %f345, %f1234;

BB23_328:
	fma.rn.f32 	%f1353, %f1352, %f344, %f344;
	@%p246 bra 	BB23_330;

	mov.f32 	%f1238, 0f3F800000;
	fma.rn.f32 	%f1353, %f1352, %f345, %f1238;

BB23_330:
	and.b32  	%r298, %r118, 2;
	setp.eq.s32	%p249, %r298, 0;
	@%p249 bra 	BB23_332;

	mov.f32 	%f1239, 0f00000000;
	mov.f32 	%f1240, 0fBF800000;
	fma.rn.f32 	%f1353, %f1353, %f1240, %f1239;

BB23_332:
	mov.f32 	%f1281, 0f40490FDA;
	mov.f32 	%f1280, 0f3F000000;
	add.f32 	%f1241, %f341, %f341;
	cvt.rni.f32.f32	%f1242, %f1241;
	cvt.rzi.s32.f32	%r120, %f1242;
	neg.f32 	%f1243, %f1242;
	fma.rn.f32 	%f1245, %f1243, %f1280, %f341;
	mul.f32 	%f1246, %f1245, 0f34222169;
	fma.rn.f32 	%f357, %f1245, %f1281, %f1246;
	mul.rn.f32 	%f358, %f357, %f357;
	and.b32  	%r121, %r120, 1;
	setp.eq.s32	%p250, %r121, 0;
	@%p250 bra 	BB23_334;
	bra.uni 	BB23_333;

BB23_334:
	mov.f32 	%f1250, 0f3C08839E;
	mov.f32 	%f1251, 0fB94CA1F9;
	fma.rn.f32 	%f1354, %f1251, %f358, %f1250;
	bra.uni 	BB23_335;

BB23_333:
	mov.f32 	%f1248, 0fBAB6061A;
	mov.f32 	%f1249, 0f37CCF5CE;
	fma.rn.f32 	%f1354, %f1249, %f358, %f1248;

BB23_335:
	@%p250 bra 	BB23_337;
	bra.uni 	BB23_336;

BB23_337:
	mov.f32 	%f1255, 0fBE2AAAA3;
	fma.rn.f32 	%f1256, %f1354, %f358, %f1255;
	mov.f32 	%f1257, 0f00000000;
	fma.rn.f32 	%f1355, %f1256, %f358, %f1257;
	bra.uni 	BB23_338;

BB23_336:
	mov.f32 	%f1252, 0f3D2AAAA5;
	fma.rn.f32 	%f1253, %f1354, %f358, %f1252;
	mov.f32 	%f1254, 0fBF000000;
	fma.rn.f32 	%f1355, %f1253, %f358, %f1254;

BB23_338:
	fma.rn.f32 	%f1356, %f1355, %f357, %f357;
	@%p250 bra 	BB23_340;

	mov.f32 	%f1258, 0f3F800000;
	fma.rn.f32 	%f1356, %f1355, %f358, %f1258;

BB23_340:
	and.b32  	%r299, %r120, 2;
	setp.eq.s32	%p253, %r299, 0;
	@%p253 bra 	BB23_342;

	mov.f32 	%f1259, 0f00000000;
	mov.f32 	%f1260, 0fBF800000;
	fma.rn.f32 	%f1356, %f1356, %f1260, %f1259;

BB23_342:
	cvt.rzi.f32.f32	%f1261, %f341;
	setp.neu.f32	%p254, %f1261, %f341;
	@%p254 bra 	BB23_344;

	mov.f32 	%f1262, 0f00000000;
	mul.rn.f32 	%f1356, %f341, %f1262;

BB23_344:
	mov.u32 	%r445, %r114;
	mul.f32 	%f1263, %f340, %f1353;
	sqrt.approx.f32 	%f1264, %f1361;
	mul.f32 	%f1265, %f1, %f1264;
	fma.rn.f32 	%f1266, %f1265, %f1263, %f1361;
	mul.f32 	%f1267, %f340, %f1356;
	fma.rn.f32 	%f1357, %f4, %f1267, %f1266;
	bra.uni 	BB23_347;

BB23_286:
	lg2.approx.f32 	%f1341, %f1339;

BB23_288:
	mul.f32 	%f1103, %f1341, 0fC0000000;
	sqrt.approx.f32 	%f1342, %f1103;

BB23_289:
	mov.u32 	%r309, -83941;
	mul.lo.s32 	%r276, %r447, -83941;
	add.s32 	%r108, %r276, %r374;
	setp.lt.u32	%p7, %r108, %r276;
	mul.hi.u32 	%r109, %r309, %r447;
	xor.b32  	%r278, %r374, %r447;
	cvt.rn.f32.u32	%f1104, %r278;
	mul.f32 	%f1105, %f1104, 0f2F800000;
	fma.rn.f32 	%f1343, %f1104, 0f2F800000, %f1105;
	abs.f32 	%f1106, %f1343;
	setp.leu.f32	%p219, %f1106, 0f4B800000;
	@%p219 bra 	BB23_291;

	mov.f32 	%f1107, 0f00000000;
	mul.rn.f32 	%f1343, %f1343, %f1107;

BB23_291:
	selp.u32	%r279, 1, 0, %p7;
	add.s32 	%r372, %r279, %r109;
	add.f32 	%f1108, %f1343, %f1343;
	cvt.rni.f32.f32	%f1109, %f1108;
	cvt.rzi.s32.f32	%r280, %f1109;
	neg.f32 	%f1110, %f1109;
	mov.f32 	%f1111, 0f3F000000;
	fma.rn.f32 	%f1112, %f1110, %f1111, %f1343;
	mul.f32 	%f1113, %f1112, 0f34222169;
	mov.f32 	%f1114, 0f40490FDA;
	fma.rn.f32 	%f308, %f1112, %f1114, %f1113;
	add.s32 	%r111, %r280, 1;
	mul.rn.f32 	%f309, %f308, %f308;
	and.b32  	%r112, %r111, 1;
	setp.eq.s32	%p220, %r112, 0;
	@%p220 bra 	BB23_293;
	bra.uni 	BB23_292;

BB23_293:
	mov.f32 	%f1117, 0f3C08839E;
	mov.f32 	%f1118, 0fB94CA1F9;
	fma.rn.f32 	%f1344, %f1118, %f309, %f1117;
	bra.uni 	BB23_294;

BB23_292:
	mov.f32 	%f1115, 0fBAB6061A;
	mov.f32 	%f1116, 0f37CCF5CE;
	fma.rn.f32 	%f1344, %f1116, %f309, %f1115;

BB23_294:
	@%p220 bra 	BB23_296;
	bra.uni 	BB23_295;

BB23_296:
	mov.f32 	%f1122, 0fBE2AAAA3;
	fma.rn.f32 	%f1123, %f1344, %f309, %f1122;
	mov.f32 	%f1124, 0f00000000;
	fma.rn.f32 	%f1345, %f1123, %f309, %f1124;
	bra.uni 	BB23_297;

BB23_295:
	mov.f32 	%f1119, 0f3D2AAAA5;
	fma.rn.f32 	%f1120, %f1344, %f309, %f1119;
	mov.f32 	%f1121, 0fBF000000;
	fma.rn.f32 	%f1345, %f1120, %f309, %f1121;

BB23_297:
	fma.rn.f32 	%f1346, %f1345, %f308, %f308;
	@%p220 bra 	BB23_299;

	mov.f32 	%f1125, 0f3F800000;
	fma.rn.f32 	%f1346, %f1345, %f309, %f1125;

BB23_299:
	and.b32  	%r281, %r111, 2;
	setp.eq.s32	%p223, %r281, 0;
	@%p223 bra 	BB23_301;

	mov.f32 	%f1126, 0f00000000;
	mov.f32 	%f1127, 0fBF800000;
	fma.rn.f32 	%f1346, %f1346, %f1127, %f1126;

BB23_301:
	mov.u32 	%r445, %r108;
	mul.f32 	%f1128, %f9, %f1361;
	mul.f32 	%f1129, %f1128, %f1342;
	mul.f32 	%f1130, %f1129, %f1346;
	fma.rn.f32 	%f1357, %f1130, 0f3F000000, %f1361;
	bra.uni 	BB23_347;

BB23_310:
	add.f32 	%f1357, %f1361, 0f477FFF00;
	bra.uni 	BB23_346;

BB23_304:
	add.f32 	%f1357, %f1361, 0fC77FFF00;
	bra.uni 	BB23_346;

BB23_312:
	lg2.approx.f32 	%f1348, %f330;

BB23_314:
	fma.rn.f32 	%f1187, %f8, %f1348, %f1361;
	add.f32 	%f1357, %f1187, 0f3F000000;
	bra.uni 	BB23_346;

BB23_306:
	lg2.approx.f32 	%f1347, %f323;

BB23_308:
	fma.rn.f32 	%f1158, %f7, %f1347, %f1361;
	add.f32 	%f1357, %f1158, 0f3F000000;

BB23_346:
	mov.u32 	%r372, %r374;
	mov.u32 	%r445, %r447;

BB23_347:
	mov.u32 	%r443, %r445;
	mov.u32 	%r370, %r372;
	mov.f32 	%f1269, 0f00000000;
	max.f32 	%f1270, %f1357, %f1269;
	mov.f32 	%f1271, 0f477FFF00;
	min.f32 	%f1272, %f1270, %f1271;
	add.f32 	%f1361, %f1272, 0f3F000000;

BB23_348:
	mov.u32 	%r444, %r443;
	mov.u32 	%r371, %r370;
	shl.b64 	%rd106, %rd48, 4;
	ld.param.u64 	%rd105, [GenerateNoiseImage_param_1];
	add.s64 	%rd104, %rd105, %rd106;
	st.global.v4.f32 	[%rd104], {%f1358, %f1359, %f1360, %f1361};

BB23_349:
	mov.u32 	%r460, %r444;
	mov.u32 	%r387, %r371;
	add.s64 	%rd152, %rd48, %rd1;
	add.s32 	%r310, %r310, -1;
	setp.ne.s32	%p255, %r310, 0;
	@%p255 bra 	BB23_39;

BB23_350:
	ret;
}

	// .globl	MotionBlur
.entry MotionBlur(
	.param .u64 .ptr .global .align 16 MotionBlur_param_0,
	.param .u64 .ptr .global .align 16 MotionBlur_param_1,
	.param .u32 MotionBlur_param_2,
	.param .u32 MotionBlur_param_3,
	.param .u64 .ptr .global .align 4 MotionBlur_param_4,
	.param .u32 MotionBlur_param_5,
	.param .u64 .ptr .global .align 8 MotionBlur_param_6,
	.param .align 16 .b8 MotionBlur_param_7[16],
	.param .u32 MotionBlur_param_8,
	.param .u32 MotionBlur_param_9
)
{
	.reg .pred 	%p<13>;
	.reg .f32 	%f<114>;
	.reg .b32 	%r<58>;
	.reg .b64 	%rd<21>;


	ld.param.u64 	%rd10, [MotionBlur_param_0];
	ld.param.u64 	%rd11, [MotionBlur_param_1];
	ld.param.u32 	%r13, [MotionBlur_param_2];
	ld.param.u32 	%r14, [MotionBlur_param_3];
	ld.param.u64 	%rd20, [MotionBlur_param_4];
	ld.param.u32 	%r15, [MotionBlur_param_5];
	ld.param.u64 	%rd19, [MotionBlur_param_6];
	ld.param.v4.f32 	{%f43, %f44, %f45, %f46}, [MotionBlur_param_7];
	ld.param.u32 	%r16, [MotionBlur_param_8];
	ld.param.u32 	%r17, [MotionBlur_param_9];
	mov.f32 	%f42, %f46;
	mov.f32 	%f108, %f45;
	mov.f32 	%f107, %f44;
	mov.f32 	%f106, %f43;
	mov.b32	%r18, %envreg3;
	mov.u32 	%r19, %ctaid.x;
	mov.u32 	%r20, %ntid.x;
	mad.lo.s32 	%r21, %r19, %r20, %r18;
	mov.u32 	%r22, %tid.x;
	add.s32 	%r3, %r21, %r22;
	mov.u32 	%r23, %ctaid.y;
	mov.u32 	%r24, %ntid.y;
	mov.b32	%r25, %envreg4;
	mad.lo.s32 	%r26, %r23, %r24, %r25;
	mov.u32 	%r27, %tid.y;
	add.s32 	%r4, %r26, %r27;
	setp.lt.u32	%p1, %r3, %r13;
	setp.lt.u32	%p2, %r4, %r14;
	and.pred  	%p3, %p1, %p2;
	@!%p3 bra 	BB24_13;
	bra.uni 	BB24_1;

BB24_1:
	and.b32  	%r28, %r16, 8;
	setp.eq.s32	%p4, %r28, 0;
	setp.eq.s32	%p5, %r17, 0;
	or.pred  	%p6, %p4, %p5;
	mov.f32 	%f110, %f46;
	mad.lo.s32 	%r29, %r4, %r13, %r3;
	mul.wide.u32 	%rd14, %r29, 16;
	add.s64 	%rd1, %rd11, %rd14;
	@%p6 bra 	BB24_9;
	bra.uni 	BB24_2;

BB24_9:
	setp.eq.s32	%p11, %r15, 0;
	mov.f32 	%f113, %f43;
	mov.f32 	%f112, %f44;
	mov.f32 	%f111, %f45;
	@%p11 bra 	BB24_12;

	add.s32 	%r9, %r13, -1;
	add.s32 	%r10, %r14, -1;
	mov.u32 	%r43, 0;
	mov.u32 	%r57, %r43;

BB24_11:
	mov.u32 	%r11, %r57;
	ld.global.v2.u32 	{%r44, %r45}, [%rd19];
	add.s32 	%r48, %r3, %r44;
	max.s32 	%r50, %r48, %r43;
	min.s32 	%r51, %r50, %r9;
	add.s32 	%r52, %r4, %r45;
	max.s32 	%r53, %r52, %r43;
	min.s32 	%r54, %r53, %r10;
	mad.lo.s32 	%r55, %r54, %r13, %r51;
	mul.wide.u32 	%rd17, %r55, 16;
	add.s64 	%rd18, %rd10, %rd17;
	ld.global.v4.f32 	{%f82, %f83, %f84, %f85}, [%rd18];
	ld.global.f32 	%f87, [%rd20];
	fma.rn.f32 	%f113, %f87, %f82, %f113;
	fma.rn.f32 	%f112, %f87, %f83, %f112;
	fma.rn.f32 	%f111, %f84, %f87, %f111;
	fma.rn.f32 	%f110, %f85, %f87, %f110;
	add.s64 	%rd20, %rd20, 4;
	add.s64 	%rd19, %rd19, 8;
	add.s32 	%r12, %r11, 1;
	setp.lt.u32	%p12, %r12, %r15;
	mov.u32 	%r57, %r12;
	@%p12 bra 	BB24_11;

BB24_12:
	mov.f32 	%f91, 0f00000000;
	max.f32 	%f92, %f113, %f91;
	mov.f32 	%f93, 0f477FFF00;
	min.f32 	%f94, %f92, %f93;
	max.f32 	%f95, %f112, %f91;
	min.f32 	%f96, %f95, %f93;
	max.f32 	%f97, %f111, %f91;
	min.f32 	%f98, %f97, %f93;
	max.f32 	%f99, %f110, %f91;
	min.f32 	%f100, %f99, %f93;
	add.f32 	%f101, %f100, 0f3F000000;
	add.f32 	%f102, %f98, 0f3F000000;
	add.f32 	%f103, %f96, 0f3F000000;
	add.f32 	%f104, %f94, 0f3F000000;
	st.global.v4.f32 	[%rd1], {%f104, %f103, %f102, %f101};
	bra.uni 	BB24_13;

BB24_2:
	setp.eq.s32	%p7, %r15, 0;
	mov.f32 	%f105, 0f00000000;
	@%p7 bra 	BB24_5;

	add.s32 	%r5, %r13, -1;
	add.s32 	%r6, %r14, -1;
	mov.f32 	%f105, 0f00000000;
	mov.u32 	%r30, 0;
	mov.u32 	%r56, %r30;

BB24_4:
	mov.u32 	%r7, %r56;
	ld.global.v2.u32 	{%r31, %r32}, [%rd19];
	add.s32 	%r35, %r3, %r31;
	max.s32 	%r37, %r35, %r30;
	min.s32 	%r38, %r37, %r5;
	add.s32 	%r39, %r4, %r32;
	max.s32 	%r40, %r39, %r30;
	min.s32 	%r41, %r40, %r6;
	mad.lo.s32 	%r42, %r41, %r13, %r38;
	mul.wide.u32 	%rd15, %r42, 16;
	add.s64 	%rd16, %rd10, %rd15;
	ld.global.v4.f32 	{%f49, %f50, %f51, %f52}, [%rd16];
	mov.f32 	%f54, 0f477FFF00;
	sub.f32 	%f55, %f54, %f52;
	mul.f32 	%f56, %f55, 0f377BA882;
	ld.global.f32 	%f57, [%rd20];
	mul.f32 	%f58, %f57, %f56;
	fma.rn.f32 	%f106, %f58, %f49, %f106;
	fma.rn.f32 	%f107, %f58, %f50, %f107;
	fma.rn.f32 	%f108, %f58, %f51, %f108;
	fma.rn.f32 	%f110, %f52, %f58, %f110;
	add.f32 	%f105, %f105, %f58;
	add.s64 	%rd20, %rd20, 4;
	add.s64 	%rd19, %rd19, 8;
	add.s32 	%r8, %r7, 1;
	setp.lt.u32	%p8, %r8, %r15;
	mov.u32 	%r56, %r8;
	@%p8 bra 	BB24_4;

BB24_5:
	setp.lt.f32	%p9, %f105, 0f00000000;
	selp.f32	%f20, 0fBF800000, 0f3F800000, %p9;
	mul.f32 	%f62, %f105, %f20;
	setp.ltu.f32	%p10, %f62, 0f00000000;
	@%p10 bra 	BB24_7;
	bra.uni 	BB24_6;

BB24_7:
	mov.f32 	%f63, 0f00000000;
	rcp.approx.f32 	%f64, %f63;
	mul.f32 	%f109, %f20, %f64;
	bra.uni 	BB24_8;

BB24_6:
	rcp.approx.f32 	%f109, %f105;

BB24_8:
	mul.f32 	%f65, %f108, %f109;
	mul.f32 	%f66, %f107, %f109;
	mul.f32 	%f67, %f106, %f109;
	mov.f32 	%f68, 0f00000000;
	max.f32 	%f69, %f67, %f68;
	mov.f32 	%f70, 0f477FFF00;
	min.f32 	%f71, %f69, %f70;
	max.f32 	%f72, %f66, %f68;
	min.f32 	%f73, %f72, %f70;
	max.f32 	%f74, %f65, %f68;
	min.f32 	%f75, %f74, %f70;
	max.f32 	%f76, %f110, %f68;
	min.f32 	%f77, %f76, %f70;
	add.f32 	%f78, %f77, 0f3F000000;
	add.f32 	%f79, %f71, 0f3F000000;
	add.f32 	%f80, %f73, 0f3F000000;
	add.f32 	%f81, %f75, 0f3F000000;
	st.global.v4.f32 	[%rd1], {%f79, %f80, %f81, %f78};

BB24_13:
	ret;
}

	// .globl	Composite
.entry Composite(
	.param .u64 .ptr .global .align 16 Composite_param_0,
	.param .u32 Composite_param_1,
	.param .u32 Composite_param_2,
	.param .u64 .ptr .global .align 16 Composite_param_3,
	.param .u32 Composite_param_4,
	.param .u32 Composite_param_5,
	.param .u32 Composite_param_6,
	.param .u32 Composite_param_7,
	.param .u32 Composite_param_8,
	.param .f32 Composite_param_9,
	.param .f32 Composite_param_10
)
{
	.reg .pred 	%p<13>;
	.reg .f32 	%f<170>;
	.reg .b32 	%r<18>;
	.reg .b64 	%rd<6>;


	ld.param.u64 	%rd2, [Composite_param_0];
	ld.param.u32 	%r3, [Composite_param_1];
	ld.param.u32 	%r6, [Composite_param_2];
	ld.param.u64 	%rd3, [Composite_param_3];
	ld.param.u32 	%r4, [Composite_param_6];
	ld.param.u32 	%r5, [Composite_param_8];
	ld.param.f32 	%f80, [Composite_param_9];
	ld.param.f32 	%f81, [Composite_param_10];
	mov.b32	%r7, %envreg3;
	mov.u32 	%r8, %ctaid.x;
	mov.u32 	%r9, %ntid.x;
	mad.lo.s32 	%r10, %r8, %r9, %r7;
	mov.u32 	%r11, %tid.x;
	add.s32 	%r1, %r10, %r11;
	mov.u32 	%r12, %ctaid.y;
	mov.u32 	%r13, %ntid.y;
	mov.b32	%r14, %envreg4;
	mad.lo.s32 	%r15, %r12, %r13, %r14;
	mov.u32 	%r16, %tid.y;
	add.s32 	%r2, %r15, %r16;
	setp.lt.u32	%p1, %r1, %r3;
	setp.lt.u32	%p2, %r2, %r6;
	and.pred  	%p3, %p1, %p2;
	@!%p3 bra 	BB25_20;
	bra.uni 	BB25_1;

BB25_1:
	mad.lo.s32 	%r17, %r2, %r3, %r1;
	mul.wide.u32 	%rd4, %r17, 16;
	add.s64 	%rd1, %rd2, %rd4;
	ld.global.v4.f32 	{%f82, %f83, %f84, %f85}, [%rd1];
	mov.f32 	%f169, %f85;
	mov.f32 	%f168, %f84;
	mov.f32 	%f167, %f83;
	mov.f32 	%f166, %f82;
	add.s64 	%rd5, %rd3, %rd4;
	ld.global.v4.f32 	{%f86, %f87, %f88, %f89}, [%rd5];
	mov.f32 	%f161, %f89;
	mov.f32 	%f160, %f88;
	mov.f32 	%f159, %f87;
	mov.f32 	%f158, %f86;
	setp.ne.s32	%p4, %r5, 0;
	@%p4 bra 	BB25_3;

	mov.f32 	%f161, 0f00000000;
	mov.f32 	%f169, %f161;
	mov.f32 	%f166, %f82;
	mov.f32 	%f167, %f83;
	mov.f32 	%f168, %f84;
	mov.f32 	%f158, %f86;
	mov.f32 	%f159, %f87;
	mov.f32 	%f160, %f88;

BB25_3:
	setp.eq.s32	%p5, %r4, 9;
	@%p5 bra 	BB25_9;
	bra.uni 	BB25_4;

BB25_9:
	fma.rn.f32 	%f36, %f161, 0fB77BA882, 0f3F800000;
	fma.rn.f32 	%f37, %f169, 0fB77BA882, 0f3F800000;
	add.f32 	%f109, %f36, %f37;
	mul.f32 	%f38, %f36, %f37;
	sub.f32 	%f110, %f109, %f38;
	cvt.sat.f32.f32	%f39, %f110;
	abs.f32 	%f111, %f39;
	setp.lt.f32	%p9, %f111, 0f00000000;
	mov.f32 	%f112, 0f477FFF00;
	div.full.f32 	%f113, %f112, %f39;
	div.full.f32 	%f114, %f112, 0f00000000;
	selp.f32	%f40, %f114, %f113, %p9;
	mul.f32 	%f115, %f160, 0f377BA882;
	mul.f32 	%f41, %f115, %f36;
	mul.f32 	%f116, %f168, 0f377BA882;
	mul.f32 	%f42, %f116, %f37;
	mul.f32 	%f43, %f36, %f42;
	fma.rn.f32 	%f117, %f41, %f37, %f43;
	setp.ltu.f32	%p10, %f117, %f38;
	mov.f32 	%f118, 0f3F800000;
	sub.f32 	%f44, %f118, %f37;
	mul.f32 	%f45, %f41, %f44;
	sub.f32 	%f46, %f118, %f36;
	@%p10 bra 	BB25_11;
	bra.uni 	BB25_10;

BB25_11:
	mul.f32 	%f120, %f36, %f43;
	sub.f32 	%f121, %f36, %f41;
	div.full.f32 	%f122, %f120, %f121;
	add.f32 	%f123, %f45, %f122;
	fma.rn.f32 	%f163, %f46, %f42, %f123;
	bra.uni 	BB25_12;

BB25_4:
	setp.ne.s32	%p6, %r4, 4;
	@%p6 bra 	BB25_19;

	mov.f32 	%f90, 0f477FFF00;
	sub.f32 	%f91, %f90, %f161;
	neg.f32 	%f92, %f81;
	fma.rn.f32 	%f93, %f92, %f91, 0f477FFF00;
	sub.f32 	%f94, %f90, %f169;
	neg.f32 	%f95, %f80;
	fma.rn.f32 	%f96, %f95, %f94, 0f477FFF00;
	fma.rn.f32 	%f25, %f93, 0fB77BA882, 0f3F800000;
	fma.rn.f32 	%f26, %f96, 0fB77BA882, 0f3F800000;
	add.f32 	%f97, %f25, %f26;
	cvt.sat.f32.f32	%f27, %f97;
	setp.lt.f32	%p7, %f27, 0f00000000;
	selp.f32	%f28, 0fBF800000, 0f3F800000, %p7;
	mul.f32 	%f98, %f27, %f28;
	setp.ltu.f32	%p8, %f98, 0f00000000;
	@%p8 bra 	BB25_7;
	bra.uni 	BB25_6;

BB25_7:
	mov.f32 	%f99, 0f00000000;
	rcp.approx.f32 	%f100, %f99;
	mul.f32 	%f162, %f28, %f100;
	bra.uni 	BB25_8;

BB25_10:
	fma.rn.f32 	%f119, %f36, %f37, %f45;
	fma.rn.f32 	%f163, %f42, %f46, %f119;

BB25_12:
	sub.f32 	%f125, %f118, %f39;
	mul.f32 	%f53, %f125, 0f477FFF00;
	mul.f32 	%f52, %f40, %f163;
	mul.f32 	%f128, %f159, 0f377BA882;
	mul.f32 	%f54, %f128, %f36;
	mul.f32 	%f129, %f167, 0f377BA882;
	mul.f32 	%f55, %f129, %f37;
	mul.f32 	%f56, %f36, %f55;
	fma.rn.f32 	%f130, %f54, %f37, %f56;
	setp.ltu.f32	%p11, %f130, %f38;
	mul.f32 	%f57, %f54, %f44;
	@%p11 bra 	BB25_14;
	bra.uni 	BB25_13;

BB25_14:
	mul.f32 	%f132, %f36, %f56;
	sub.f32 	%f133, %f36, %f54;
	div.full.f32 	%f134, %f132, %f133;
	add.f32 	%f135, %f57, %f134;
	fma.rn.f32 	%f164, %f46, %f55, %f135;
	bra.uni 	BB25_15;

BB25_13:
	fma.rn.f32 	%f131, %f36, %f37, %f57;
	fma.rn.f32 	%f164, %f55, %f46, %f131;

BB25_15:
	mul.f32 	%f62, %f40, %f164;
	mul.f32 	%f136, %f158, 0f377BA882;
	mul.f32 	%f65, %f136, %f36;
	mul.f32 	%f137, %f166, 0f377BA882;
	mul.f32 	%f66, %f137, %f37;
	mul.f32 	%f67, %f36, %f66;
	fma.rn.f32 	%f138, %f65, %f37, %f67;
	setp.ltu.f32	%p12, %f138, %f38;
	mul.f32 	%f68, %f65, %f44;
	@%p12 bra 	BB25_17;
	bra.uni 	BB25_16;

BB25_17:
	mul.f32 	%f140, %f36, %f67;
	sub.f32 	%f141, %f36, %f65;
	div.full.f32 	%f142, %f140, %f141;
	add.f32 	%f143, %f68, %f142;
	fma.rn.f32 	%f165, %f46, %f66, %f143;
	bra.uni 	BB25_18;

BB25_16:
	fma.rn.f32 	%f139, %f36, %f37, %f68;
	fma.rn.f32 	%f165, %f66, %f46, %f139;

BB25_18:
	mul.f32 	%f166, %f40, %f165;
	mov.f32 	%f167, %f62;
	mov.f32 	%f168, %f52;
	mov.f32 	%f169, %f53;
	bra.uni 	BB25_19;

BB25_6:
	rcp.approx.f32 	%f162, %f27;

BB25_8:
	mov.f32 	%f101, 0f3F800000;
	sub.f32 	%f102, %f101, %f27;
	mul.f32 	%f169, %f102, 0f477FFF00;
	mul.f32 	%f103, %f168, %f26;
	fma.rn.f32 	%f104, %f25, %f160, %f103;
	mul.f32 	%f168, %f162, %f104;
	mul.f32 	%f105, %f167, %f26;
	fma.rn.f32 	%f106, %f25, %f159, %f105;
	mul.f32 	%f167, %f162, %f106;
	mul.f32 	%f107, %f166, %f26;
	fma.rn.f32 	%f108, %f25, %f158, %f107;
	mul.f32 	%f166, %f162, %f108;

BB25_19:
	mov.f32 	%f144, 0f00000000;
	max.f32 	%f145, %f168, %f144;
	mov.f32 	%f146, 0f477FFF00;
	min.f32 	%f147, %f145, %f146;
	max.f32 	%f148, %f167, %f144;
	min.f32 	%f149, %f148, %f146;
	max.f32 	%f150, %f166, %f144;
	min.f32 	%f151, %f150, %f146;
	max.f32 	%f152, %f169, %f144;
	min.f32 	%f153, %f152, %f146;
	add.f32 	%f154, %f151, 0f3F000000;
	add.f32 	%f155, %f149, 0f3F000000;
	add.f32 	%f156, %f147, 0f3F000000;
	add.f32 	%f157, %f153, 0f3F000000;
	st.global.v4.f32 	[%rd1], {%f154, %f155, %f156, %f157};

BB25_20:
	ret;
}


.metadata_section {

.metadata 0 {
	"cl_kernel_attributes",
	"ResizeHorizontalFilter",
	"reqd_work_group_size(256,1,1)"
}

.metadata 1 {
	"cl_kernel_attributes",
	"ResizeHorizontalFilterSinc",
	"reqd_work_group_size(256,1,1)"
}

.metadata 2 {
	"cl_kernel_attributes",
	"ResizeVerticalFilter",
	"reqd_work_group_size(1,256,1)"
}

.metadata 3 {
	"cl_kernel_attributes",
	"ResizeVerticalFilterSinc",
	"reqd_work_group_size(1,256,1)"
}

} // end of .metadata_section
 