{"vcs1":{"timestamp_begin":1731135829.559448573, "rt":1.99, "ut":0.52, "st":0.25}}
{"vcselab":{"timestamp_begin":1731135831.639191215, "rt":1.04, "ut":0.28, "st":0.21}}
{"link":{"timestamp_begin":1731135832.762881763, "rt":0.39, "ut":0.14, "st":0.21}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1731135828.797859006}
{"VCS_COMP_START_TIME": 1731135828.797859006}
{"VCS_COMP_END_TIME": 1731135835.009664881}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j8 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +define+CG +notimingchecks"}
{"vcs1": {"peak_mem": 330480}}
{"stitch_vcselab": {"peak_mem": 231548}}
