{"Source Block": ["hdl/library/common/ad_axis_inf_rx.v@96:106@HdlIdDef", "  reg     [DW:0]  wdata_5 = 'd0;\n  reg             wlast_6 = 'd0;\n  reg     [DW:0]  wdata_6 = 'd0;\n  reg             wlast_7 = 'd0;\n  reg     [DW:0]  wdata_7 = 'd0;\n  reg     [ 2:0]  rcnt = 'd0;\n  reg             inf_valid = 'd0;\n  reg             inf_last = 'd0;\n  reg     [DW:0]  inf_data = 'd0;\n\n  // internal signals\n"], "Clone Blocks": [["hdl/library/common/ad_axis_inf_rx.v@94:104", "  reg     [DW:0]  wdata_4 = 'd0;\n  reg             wlast_5 = 'd0;\n  reg     [DW:0]  wdata_5 = 'd0;\n  reg             wlast_6 = 'd0;\n  reg     [DW:0]  wdata_6 = 'd0;\n  reg             wlast_7 = 'd0;\n  reg     [DW:0]  wdata_7 = 'd0;\n  reg     [ 2:0]  rcnt = 'd0;\n  reg             inf_valid = 'd0;\n  reg             inf_last = 'd0;\n  reg     [DW:0]  inf_data = 'd0;\n"], ["hdl/library/common/ad_axis_inf_rx.v@83:93", "\n  reg     [ 2:0]  wcnt = 'd0;\n  reg             wlast_0 = 'd0;\n  reg     [DW:0]  wdata_0 = 'd0;\n  reg             wlast_1 = 'd0;\n  reg     [DW:0]  wdata_1 = 'd0;\n  reg             wlast_2 = 'd0;\n  reg     [DW:0]  wdata_2 = 'd0;\n  reg             wlast_3 = 'd0;\n  reg     [DW:0]  wdata_3 = 'd0;\n  reg             wlast_4 = 'd0;\n"], ["hdl/library/common/ad_axis_inf_rx.v@93:103", "  reg             wlast_4 = 'd0;\n  reg     [DW:0]  wdata_4 = 'd0;\n  reg             wlast_5 = 'd0;\n  reg     [DW:0]  wdata_5 = 'd0;\n  reg             wlast_6 = 'd0;\n  reg     [DW:0]  wdata_6 = 'd0;\n  reg             wlast_7 = 'd0;\n  reg     [DW:0]  wdata_7 = 'd0;\n  reg     [ 2:0]  rcnt = 'd0;\n  reg             inf_valid = 'd0;\n  reg             inf_last = 'd0;\n"], ["hdl/library/common/ad_axis_inf_rx.v@95:105", "  reg             wlast_5 = 'd0;\n  reg     [DW:0]  wdata_5 = 'd0;\n  reg             wlast_6 = 'd0;\n  reg     [DW:0]  wdata_6 = 'd0;\n  reg             wlast_7 = 'd0;\n  reg     [DW:0]  wdata_7 = 'd0;\n  reg     [ 2:0]  rcnt = 'd0;\n  reg             inf_valid = 'd0;\n  reg             inf_last = 'd0;\n  reg     [DW:0]  inf_data = 'd0;\n\n"], ["hdl/library/common/ad_axis_inf_rx.v@91:101", "  reg             wlast_3 = 'd0;\n  reg     [DW:0]  wdata_3 = 'd0;\n  reg             wlast_4 = 'd0;\n  reg     [DW:0]  wdata_4 = 'd0;\n  reg             wlast_5 = 'd0;\n  reg     [DW:0]  wdata_5 = 'd0;\n  reg             wlast_6 = 'd0;\n  reg     [DW:0]  wdata_6 = 'd0;\n  reg             wlast_7 = 'd0;\n  reg     [DW:0]  wdata_7 = 'd0;\n  reg     [ 2:0]  rcnt = 'd0;\n"], ["hdl/library/common/ad_axis_inf_rx.v@89:99", "  reg             wlast_2 = 'd0;\n  reg     [DW:0]  wdata_2 = 'd0;\n  reg             wlast_3 = 'd0;\n  reg     [DW:0]  wdata_3 = 'd0;\n  reg             wlast_4 = 'd0;\n  reg     [DW:0]  wdata_4 = 'd0;\n  reg             wlast_5 = 'd0;\n  reg     [DW:0]  wdata_5 = 'd0;\n  reg             wlast_6 = 'd0;\n  reg     [DW:0]  wdata_6 = 'd0;\n  reg             wlast_7 = 'd0;\n"], ["hdl/library/common/ad_axis_inf_rx.v@82:92", "  // internal registers\n\n  reg     [ 2:0]  wcnt = 'd0;\n  reg             wlast_0 = 'd0;\n  reg     [DW:0]  wdata_0 = 'd0;\n  reg             wlast_1 = 'd0;\n  reg     [DW:0]  wdata_1 = 'd0;\n  reg             wlast_2 = 'd0;\n  reg     [DW:0]  wdata_2 = 'd0;\n  reg             wlast_3 = 'd0;\n  reg     [DW:0]  wdata_3 = 'd0;\n"], ["hdl/library/common/ad_axis_inf_rx.v@92:102", "  reg     [DW:0]  wdata_3 = 'd0;\n  reg             wlast_4 = 'd0;\n  reg     [DW:0]  wdata_4 = 'd0;\n  reg             wlast_5 = 'd0;\n  reg     [DW:0]  wdata_5 = 'd0;\n  reg             wlast_6 = 'd0;\n  reg     [DW:0]  wdata_6 = 'd0;\n  reg             wlast_7 = 'd0;\n  reg     [DW:0]  wdata_7 = 'd0;\n  reg     [ 2:0]  rcnt = 'd0;\n  reg             inf_valid = 'd0;\n"]], "Diff Content": {"Delete": [[101, "  reg     [ 2:0]  rcnt = 'd0;\n"]], "Add": [[101, "  reg     [ 2:0]  rcnt    = 'd0;\n"]]}}