
EJohnsonFinalProject.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001ac  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000073bc  080001b0  080001b0  000011b0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00001260  0800756c  0800756c  0000856c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080087cc  080087cc  0000a078  2**0
                  CONTENTS
  4 .ARM          00000008  080087cc  080087cc  000097cc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080087d4  080087d4  0000a078  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080087d4  080087d4  000097d4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080087d8  080087d8  000097d8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000078  20000000  080087dc  0000a000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  0000a078  2**0
                  CONTENTS
 10 .bss          00025b7c  20000078  20000078  0000a078  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  20025bf4  20025bf4  0000a078  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0000a078  2**0
                  CONTENTS, READONLY
 13 .debug_info   000149e5  00000000  00000000  0000a0a8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 0000389e  00000000  00000000  0001ea8d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001598  00000000  00000000  00022330  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 0000108d  00000000  00000000  000238c8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00027a54  00000000  00000000  00024955  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00019983  00000000  00000000  0004c3a9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000e3106  00000000  00000000  00065d2c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  00148e32  2**0
                  CONTENTS, READONLY
 21 .debug_frame  0000607c  00000000  00000000  00148e78  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 0000006a  00000000  00000000  0014eef4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001b0 <__do_global_dtors_aux>:
 80001b0:	b510      	push	{r4, lr}
 80001b2:	4c05      	ldr	r4, [pc, #20]	@ (80001c8 <__do_global_dtors_aux+0x18>)
 80001b4:	7823      	ldrb	r3, [r4, #0]
 80001b6:	b933      	cbnz	r3, 80001c6 <__do_global_dtors_aux+0x16>
 80001b8:	4b04      	ldr	r3, [pc, #16]	@ (80001cc <__do_global_dtors_aux+0x1c>)
 80001ba:	b113      	cbz	r3, 80001c2 <__do_global_dtors_aux+0x12>
 80001bc:	4804      	ldr	r0, [pc, #16]	@ (80001d0 <__do_global_dtors_aux+0x20>)
 80001be:	f3af 8000 	nop.w
 80001c2:	2301      	movs	r3, #1
 80001c4:	7023      	strb	r3, [r4, #0]
 80001c6:	bd10      	pop	{r4, pc}
 80001c8:	20000078 	.word	0x20000078
 80001cc:	00000000 	.word	0x00000000
 80001d0:	08007554 	.word	0x08007554

080001d4 <frame_dummy>:
 80001d4:	b508      	push	{r3, lr}
 80001d6:	4b03      	ldr	r3, [pc, #12]	@ (80001e4 <frame_dummy+0x10>)
 80001d8:	b11b      	cbz	r3, 80001e2 <frame_dummy+0xe>
 80001da:	4903      	ldr	r1, [pc, #12]	@ (80001e8 <frame_dummy+0x14>)
 80001dc:	4803      	ldr	r0, [pc, #12]	@ (80001ec <frame_dummy+0x18>)
 80001de:	f3af 8000 	nop.w
 80001e2:	bd08      	pop	{r3, pc}
 80001e4:	00000000 	.word	0x00000000
 80001e8:	2000007c 	.word	0x2000007c
 80001ec:	08007554 	.word	0x08007554

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <__aeabi_uldivmod>:
 8000290:	b953      	cbnz	r3, 80002a8 <__aeabi_uldivmod+0x18>
 8000292:	b94a      	cbnz	r2, 80002a8 <__aeabi_uldivmod+0x18>
 8000294:	2900      	cmp	r1, #0
 8000296:	bf08      	it	eq
 8000298:	2800      	cmpeq	r0, #0
 800029a:	bf1c      	itt	ne
 800029c:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 80002a0:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 80002a4:	f000 b96a 	b.w	800057c <__aeabi_idiv0>
 80002a8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002ac:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002b0:	f000 f806 	bl	80002c0 <__udivmoddi4>
 80002b4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002b8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002bc:	b004      	add	sp, #16
 80002be:	4770      	bx	lr

080002c0 <__udivmoddi4>:
 80002c0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002c4:	9d08      	ldr	r5, [sp, #32]
 80002c6:	460c      	mov	r4, r1
 80002c8:	2b00      	cmp	r3, #0
 80002ca:	d14e      	bne.n	800036a <__udivmoddi4+0xaa>
 80002cc:	4694      	mov	ip, r2
 80002ce:	458c      	cmp	ip, r1
 80002d0:	4686      	mov	lr, r0
 80002d2:	fab2 f282 	clz	r2, r2
 80002d6:	d962      	bls.n	800039e <__udivmoddi4+0xde>
 80002d8:	b14a      	cbz	r2, 80002ee <__udivmoddi4+0x2e>
 80002da:	f1c2 0320 	rsb	r3, r2, #32
 80002de:	4091      	lsls	r1, r2
 80002e0:	fa20 f303 	lsr.w	r3, r0, r3
 80002e4:	fa0c fc02 	lsl.w	ip, ip, r2
 80002e8:	4319      	orrs	r1, r3
 80002ea:	fa00 fe02 	lsl.w	lr, r0, r2
 80002ee:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80002f2:	fa1f f68c 	uxth.w	r6, ip
 80002f6:	fbb1 f4f7 	udiv	r4, r1, r7
 80002fa:	ea4f 431e 	mov.w	r3, lr, lsr #16
 80002fe:	fb07 1114 	mls	r1, r7, r4, r1
 8000302:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000306:	fb04 f106 	mul.w	r1, r4, r6
 800030a:	4299      	cmp	r1, r3
 800030c:	d90a      	bls.n	8000324 <__udivmoddi4+0x64>
 800030e:	eb1c 0303 	adds.w	r3, ip, r3
 8000312:	f104 30ff 	add.w	r0, r4, #4294967295	@ 0xffffffff
 8000316:	f080 8112 	bcs.w	800053e <__udivmoddi4+0x27e>
 800031a:	4299      	cmp	r1, r3
 800031c:	f240 810f 	bls.w	800053e <__udivmoddi4+0x27e>
 8000320:	3c02      	subs	r4, #2
 8000322:	4463      	add	r3, ip
 8000324:	1a59      	subs	r1, r3, r1
 8000326:	fa1f f38e 	uxth.w	r3, lr
 800032a:	fbb1 f0f7 	udiv	r0, r1, r7
 800032e:	fb07 1110 	mls	r1, r7, r0, r1
 8000332:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000336:	fb00 f606 	mul.w	r6, r0, r6
 800033a:	429e      	cmp	r6, r3
 800033c:	d90a      	bls.n	8000354 <__udivmoddi4+0x94>
 800033e:	eb1c 0303 	adds.w	r3, ip, r3
 8000342:	f100 31ff 	add.w	r1, r0, #4294967295	@ 0xffffffff
 8000346:	f080 80fc 	bcs.w	8000542 <__udivmoddi4+0x282>
 800034a:	429e      	cmp	r6, r3
 800034c:	f240 80f9 	bls.w	8000542 <__udivmoddi4+0x282>
 8000350:	4463      	add	r3, ip
 8000352:	3802      	subs	r0, #2
 8000354:	1b9b      	subs	r3, r3, r6
 8000356:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 800035a:	2100      	movs	r1, #0
 800035c:	b11d      	cbz	r5, 8000366 <__udivmoddi4+0xa6>
 800035e:	40d3      	lsrs	r3, r2
 8000360:	2200      	movs	r2, #0
 8000362:	e9c5 3200 	strd	r3, r2, [r5]
 8000366:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800036a:	428b      	cmp	r3, r1
 800036c:	d905      	bls.n	800037a <__udivmoddi4+0xba>
 800036e:	b10d      	cbz	r5, 8000374 <__udivmoddi4+0xb4>
 8000370:	e9c5 0100 	strd	r0, r1, [r5]
 8000374:	2100      	movs	r1, #0
 8000376:	4608      	mov	r0, r1
 8000378:	e7f5      	b.n	8000366 <__udivmoddi4+0xa6>
 800037a:	fab3 f183 	clz	r1, r3
 800037e:	2900      	cmp	r1, #0
 8000380:	d146      	bne.n	8000410 <__udivmoddi4+0x150>
 8000382:	42a3      	cmp	r3, r4
 8000384:	d302      	bcc.n	800038c <__udivmoddi4+0xcc>
 8000386:	4290      	cmp	r0, r2
 8000388:	f0c0 80f0 	bcc.w	800056c <__udivmoddi4+0x2ac>
 800038c:	1a86      	subs	r6, r0, r2
 800038e:	eb64 0303 	sbc.w	r3, r4, r3
 8000392:	2001      	movs	r0, #1
 8000394:	2d00      	cmp	r5, #0
 8000396:	d0e6      	beq.n	8000366 <__udivmoddi4+0xa6>
 8000398:	e9c5 6300 	strd	r6, r3, [r5]
 800039c:	e7e3      	b.n	8000366 <__udivmoddi4+0xa6>
 800039e:	2a00      	cmp	r2, #0
 80003a0:	f040 8090 	bne.w	80004c4 <__udivmoddi4+0x204>
 80003a4:	eba1 040c 	sub.w	r4, r1, ip
 80003a8:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80003ac:	fa1f f78c 	uxth.w	r7, ip
 80003b0:	2101      	movs	r1, #1
 80003b2:	fbb4 f6f8 	udiv	r6, r4, r8
 80003b6:	ea4f 431e 	mov.w	r3, lr, lsr #16
 80003ba:	fb08 4416 	mls	r4, r8, r6, r4
 80003be:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80003c2:	fb07 f006 	mul.w	r0, r7, r6
 80003c6:	4298      	cmp	r0, r3
 80003c8:	d908      	bls.n	80003dc <__udivmoddi4+0x11c>
 80003ca:	eb1c 0303 	adds.w	r3, ip, r3
 80003ce:	f106 34ff 	add.w	r4, r6, #4294967295	@ 0xffffffff
 80003d2:	d202      	bcs.n	80003da <__udivmoddi4+0x11a>
 80003d4:	4298      	cmp	r0, r3
 80003d6:	f200 80cd 	bhi.w	8000574 <__udivmoddi4+0x2b4>
 80003da:	4626      	mov	r6, r4
 80003dc:	1a1c      	subs	r4, r3, r0
 80003de:	fa1f f38e 	uxth.w	r3, lr
 80003e2:	fbb4 f0f8 	udiv	r0, r4, r8
 80003e6:	fb08 4410 	mls	r4, r8, r0, r4
 80003ea:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80003ee:	fb00 f707 	mul.w	r7, r0, r7
 80003f2:	429f      	cmp	r7, r3
 80003f4:	d908      	bls.n	8000408 <__udivmoddi4+0x148>
 80003f6:	eb1c 0303 	adds.w	r3, ip, r3
 80003fa:	f100 34ff 	add.w	r4, r0, #4294967295	@ 0xffffffff
 80003fe:	d202      	bcs.n	8000406 <__udivmoddi4+0x146>
 8000400:	429f      	cmp	r7, r3
 8000402:	f200 80b0 	bhi.w	8000566 <__udivmoddi4+0x2a6>
 8000406:	4620      	mov	r0, r4
 8000408:	1bdb      	subs	r3, r3, r7
 800040a:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 800040e:	e7a5      	b.n	800035c <__udivmoddi4+0x9c>
 8000410:	f1c1 0620 	rsb	r6, r1, #32
 8000414:	408b      	lsls	r3, r1
 8000416:	fa22 f706 	lsr.w	r7, r2, r6
 800041a:	431f      	orrs	r7, r3
 800041c:	fa20 fc06 	lsr.w	ip, r0, r6
 8000420:	fa04 f301 	lsl.w	r3, r4, r1
 8000424:	ea43 030c 	orr.w	r3, r3, ip
 8000428:	40f4      	lsrs	r4, r6
 800042a:	fa00 f801 	lsl.w	r8, r0, r1
 800042e:	0c38      	lsrs	r0, r7, #16
 8000430:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000434:	fbb4 fef0 	udiv	lr, r4, r0
 8000438:	fa1f fc87 	uxth.w	ip, r7
 800043c:	fb00 441e 	mls	r4, r0, lr, r4
 8000440:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000444:	fb0e f90c 	mul.w	r9, lr, ip
 8000448:	45a1      	cmp	r9, r4
 800044a:	fa02 f201 	lsl.w	r2, r2, r1
 800044e:	d90a      	bls.n	8000466 <__udivmoddi4+0x1a6>
 8000450:	193c      	adds	r4, r7, r4
 8000452:	f10e 3aff 	add.w	sl, lr, #4294967295	@ 0xffffffff
 8000456:	f080 8084 	bcs.w	8000562 <__udivmoddi4+0x2a2>
 800045a:	45a1      	cmp	r9, r4
 800045c:	f240 8081 	bls.w	8000562 <__udivmoddi4+0x2a2>
 8000460:	f1ae 0e02 	sub.w	lr, lr, #2
 8000464:	443c      	add	r4, r7
 8000466:	eba4 0409 	sub.w	r4, r4, r9
 800046a:	fa1f f983 	uxth.w	r9, r3
 800046e:	fbb4 f3f0 	udiv	r3, r4, r0
 8000472:	fb00 4413 	mls	r4, r0, r3, r4
 8000476:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 800047a:	fb03 fc0c 	mul.w	ip, r3, ip
 800047e:	45a4      	cmp	ip, r4
 8000480:	d907      	bls.n	8000492 <__udivmoddi4+0x1d2>
 8000482:	193c      	adds	r4, r7, r4
 8000484:	f103 30ff 	add.w	r0, r3, #4294967295	@ 0xffffffff
 8000488:	d267      	bcs.n	800055a <__udivmoddi4+0x29a>
 800048a:	45a4      	cmp	ip, r4
 800048c:	d965      	bls.n	800055a <__udivmoddi4+0x29a>
 800048e:	3b02      	subs	r3, #2
 8000490:	443c      	add	r4, r7
 8000492:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000496:	fba0 9302 	umull	r9, r3, r0, r2
 800049a:	eba4 040c 	sub.w	r4, r4, ip
 800049e:	429c      	cmp	r4, r3
 80004a0:	46ce      	mov	lr, r9
 80004a2:	469c      	mov	ip, r3
 80004a4:	d351      	bcc.n	800054a <__udivmoddi4+0x28a>
 80004a6:	d04e      	beq.n	8000546 <__udivmoddi4+0x286>
 80004a8:	b155      	cbz	r5, 80004c0 <__udivmoddi4+0x200>
 80004aa:	ebb8 030e 	subs.w	r3, r8, lr
 80004ae:	eb64 040c 	sbc.w	r4, r4, ip
 80004b2:	fa04 f606 	lsl.w	r6, r4, r6
 80004b6:	40cb      	lsrs	r3, r1
 80004b8:	431e      	orrs	r6, r3
 80004ba:	40cc      	lsrs	r4, r1
 80004bc:	e9c5 6400 	strd	r6, r4, [r5]
 80004c0:	2100      	movs	r1, #0
 80004c2:	e750      	b.n	8000366 <__udivmoddi4+0xa6>
 80004c4:	f1c2 0320 	rsb	r3, r2, #32
 80004c8:	fa20 f103 	lsr.w	r1, r0, r3
 80004cc:	fa0c fc02 	lsl.w	ip, ip, r2
 80004d0:	fa24 f303 	lsr.w	r3, r4, r3
 80004d4:	4094      	lsls	r4, r2
 80004d6:	430c      	orrs	r4, r1
 80004d8:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80004dc:	fa00 fe02 	lsl.w	lr, r0, r2
 80004e0:	fa1f f78c 	uxth.w	r7, ip
 80004e4:	fbb3 f0f8 	udiv	r0, r3, r8
 80004e8:	fb08 3110 	mls	r1, r8, r0, r3
 80004ec:	0c23      	lsrs	r3, r4, #16
 80004ee:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80004f2:	fb00 f107 	mul.w	r1, r0, r7
 80004f6:	4299      	cmp	r1, r3
 80004f8:	d908      	bls.n	800050c <__udivmoddi4+0x24c>
 80004fa:	eb1c 0303 	adds.w	r3, ip, r3
 80004fe:	f100 36ff 	add.w	r6, r0, #4294967295	@ 0xffffffff
 8000502:	d22c      	bcs.n	800055e <__udivmoddi4+0x29e>
 8000504:	4299      	cmp	r1, r3
 8000506:	d92a      	bls.n	800055e <__udivmoddi4+0x29e>
 8000508:	3802      	subs	r0, #2
 800050a:	4463      	add	r3, ip
 800050c:	1a5b      	subs	r3, r3, r1
 800050e:	b2a4      	uxth	r4, r4
 8000510:	fbb3 f1f8 	udiv	r1, r3, r8
 8000514:	fb08 3311 	mls	r3, r8, r1, r3
 8000518:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 800051c:	fb01 f307 	mul.w	r3, r1, r7
 8000520:	42a3      	cmp	r3, r4
 8000522:	d908      	bls.n	8000536 <__udivmoddi4+0x276>
 8000524:	eb1c 0404 	adds.w	r4, ip, r4
 8000528:	f101 36ff 	add.w	r6, r1, #4294967295	@ 0xffffffff
 800052c:	d213      	bcs.n	8000556 <__udivmoddi4+0x296>
 800052e:	42a3      	cmp	r3, r4
 8000530:	d911      	bls.n	8000556 <__udivmoddi4+0x296>
 8000532:	3902      	subs	r1, #2
 8000534:	4464      	add	r4, ip
 8000536:	1ae4      	subs	r4, r4, r3
 8000538:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800053c:	e739      	b.n	80003b2 <__udivmoddi4+0xf2>
 800053e:	4604      	mov	r4, r0
 8000540:	e6f0      	b.n	8000324 <__udivmoddi4+0x64>
 8000542:	4608      	mov	r0, r1
 8000544:	e706      	b.n	8000354 <__udivmoddi4+0x94>
 8000546:	45c8      	cmp	r8, r9
 8000548:	d2ae      	bcs.n	80004a8 <__udivmoddi4+0x1e8>
 800054a:	ebb9 0e02 	subs.w	lr, r9, r2
 800054e:	eb63 0c07 	sbc.w	ip, r3, r7
 8000552:	3801      	subs	r0, #1
 8000554:	e7a8      	b.n	80004a8 <__udivmoddi4+0x1e8>
 8000556:	4631      	mov	r1, r6
 8000558:	e7ed      	b.n	8000536 <__udivmoddi4+0x276>
 800055a:	4603      	mov	r3, r0
 800055c:	e799      	b.n	8000492 <__udivmoddi4+0x1d2>
 800055e:	4630      	mov	r0, r6
 8000560:	e7d4      	b.n	800050c <__udivmoddi4+0x24c>
 8000562:	46d6      	mov	lr, sl
 8000564:	e77f      	b.n	8000466 <__udivmoddi4+0x1a6>
 8000566:	4463      	add	r3, ip
 8000568:	3802      	subs	r0, #2
 800056a:	e74d      	b.n	8000408 <__udivmoddi4+0x148>
 800056c:	4606      	mov	r6, r0
 800056e:	4623      	mov	r3, r4
 8000570:	4608      	mov	r0, r1
 8000572:	e70f      	b.n	8000394 <__udivmoddi4+0xd4>
 8000574:	3e02      	subs	r6, #2
 8000576:	4463      	add	r3, ip
 8000578:	e730      	b.n	80003dc <__udivmoddi4+0x11c>
 800057a:	bf00      	nop

0800057c <__aeabi_idiv0>:
 800057c:	4770      	bx	lr
 800057e:	bf00      	nop

08000580 <ApplicationInit>:
#endif // COMPILE_TOUCH_FUNCTIONS


/* GENERAL */

void ApplicationInit(void){
 8000580:	b580      	push	{r7, lr}
 8000582:	af00      	add	r7, sp, #0
	initialise_monitor_handles(); // Allows printf functionality
 8000584:	f002 fb52 	bl	8002c2c <initialise_monitor_handles>
    LTCD__Init();
 8000588:	f000 fc1e 	bl	8000dc8 <LTCD__Init>
    LTCD_Layer_Init(0);
 800058c:	2000      	movs	r0, #0
 800058e:	f000 fbd1 	bl	8000d34 <LTCD_Layer_Init>
    LCD_Clear(0,LCD_COLOR_WHITE);
 8000592:	f64f 71ff 	movw	r1, #65535	@ 0xffff
 8000596:	2000      	movs	r0, #0
 8000598:	f000 fce8 	bl	8000f6c <LCD_Clear>

    #if COMPILE_TOUCH_FUNCTIONS == 1
	InitializeLCDTouch();
 800059c:	f001 f85e 	bl	800165c <InitializeLCDTouch>

	// This is the orientation for the board to be direclty up where the buttons are vertically above the screen
	// Top left would be low x value, high y value. Bottom right would be low x value, low y value.
	StaticTouchData.orientation = STMPE811_Orientation_Portrait_2;
 80005a0:	4b05      	ldr	r3, [pc, #20]	@ (80005b8 <ApplicationInit+0x38>)
 80005a2:	2201      	movs	r2, #1
 80005a4:	719a      	strb	r2, [r3, #6]

	#if TOUCH_INTERRUPT_ENABLED == 1
	LCDTouchScreenInterruptGPIOInit();
 80005a6:	f000 f809 	bl	80005bc <LCDTouchScreenInterruptGPIOInit>
	#endif // TOUCH_INTERRUPT_ENABLED

	#endif // COMPILE_TOUCH_FUNCTIONS

	#if USE_INTERRUPT_FOR_BUTTON == 1
	buttonInitInterrupt();
 80005aa:	f000 f8f5 	bl	8000798 <buttonInitInterrupt>
	#endif

	#if USE_INTERRUPT_FOR_TIMER == 1
	timerInit();
 80005ae:	f000 f8f9 	bl	80007a4 <timerInit>
	#endif
}
 80005b2:	bf00      	nop
 80005b4:	bd80      	pop	{r7, pc}
 80005b6:	bf00      	nop
 80005b8:	20000098 	.word	0x20000098

080005bc <LCDTouchScreenInterruptGPIOInit>:


// TouchScreen Interrupt
#if TOUCH_INTERRUPT_ENABLED == 1

void LCDTouchScreenInterruptGPIOInit(void){
 80005bc:	b580      	push	{r7, lr}
 80005be:	b086      	sub	sp, #24
 80005c0:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef LCDConfig = {0};
 80005c2:	1d3b      	adds	r3, r7, #4
 80005c4:	2200      	movs	r2, #0
 80005c6:	601a      	str	r2, [r3, #0]
 80005c8:	605a      	str	r2, [r3, #4]
 80005ca:	609a      	str	r2, [r3, #8]
 80005cc:	60da      	str	r2, [r3, #12]
 80005ce:	611a      	str	r2, [r3, #16]
    LCDConfig.Pin = GPIO_PIN_15;
 80005d0:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80005d4:	607b      	str	r3, [r7, #4]
    LCDConfig.Mode = GPIO_MODE_IT_RISING_FALLING;
 80005d6:	f44f 1344 	mov.w	r3, #3211264	@ 0x310000
 80005da:	60bb      	str	r3, [r7, #8]
    LCDConfig.Pull = GPIO_NOPULL;
 80005dc:	2300      	movs	r3, #0
 80005de:	60fb      	str	r3, [r7, #12]
    LCDConfig.Speed = GPIO_SPEED_FREQ_HIGH;
 80005e0:	2302      	movs	r3, #2
 80005e2:	613b      	str	r3, [r7, #16]
    
    // Clock enable
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80005e4:	2300      	movs	r3, #0
 80005e6:	603b      	str	r3, [r7, #0]
 80005e8:	4b0d      	ldr	r3, [pc, #52]	@ (8000620 <LCDTouchScreenInterruptGPIOInit+0x64>)
 80005ea:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80005ec:	4a0c      	ldr	r2, [pc, #48]	@ (8000620 <LCDTouchScreenInterruptGPIOInit+0x64>)
 80005ee:	f043 0301 	orr.w	r3, r3, #1
 80005f2:	6313      	str	r3, [r2, #48]	@ 0x30
 80005f4:	4b0a      	ldr	r3, [pc, #40]	@ (8000620 <LCDTouchScreenInterruptGPIOInit+0x64>)
 80005f6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80005f8:	f003 0301 	and.w	r3, r3, #1
 80005fc:	603b      	str	r3, [r7, #0]
 80005fe:	683b      	ldr	r3, [r7, #0]

    // GPIO Init      
    HAL_GPIO_Init(GPIOA, &LCDConfig);
 8000600:	1d3b      	adds	r3, r7, #4
 8000602:	4619      	mov	r1, r3
 8000604:	4807      	ldr	r0, [pc, #28]	@ (8000624 <LCDTouchScreenInterruptGPIOInit+0x68>)
 8000606:	f002 fe15 	bl	8003234 <HAL_GPIO_Init>

    // Interrupt Configuration
    HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 800060a:	2028      	movs	r0, #40	@ 0x28
 800060c:	f002 fdc3 	bl	8003196 <HAL_NVIC_EnableIRQ>

	LCDTouchIRQ.Line = EXTI_LINE_15;
 8000610:	4b05      	ldr	r3, [pc, #20]	@ (8000628 <LCDTouchScreenInterruptGPIOInit+0x6c>)
 8000612:	4a06      	ldr	r2, [pc, #24]	@ (800062c <LCDTouchScreenInterruptGPIOInit+0x70>)
 8000614:	601a      	str	r2, [r3, #0]

}
 8000616:	bf00      	nop
 8000618:	3718      	adds	r7, #24
 800061a:	46bd      	mov	sp, r7
 800061c:	bd80      	pop	{r7, pc}
 800061e:	bf00      	nop
 8000620:	40023800 	.word	0x40023800
 8000624:	40020000 	.word	0x40020000
 8000628:	200000a0 	.word	0x200000a0
 800062c:	0600000f 	.word	0x0600000f

08000630 <EXTI15_10_IRQHandler>:

#define TOUCH_DETECTED_IRQ_STATUS_BIT   (1 << 0)  // Touchscreen detected bitmask

static uint8_t statusFlag;

void EXTI15_10_IRQHandler(){
 8000630:	b580      	push	{r7, lr}
 8000632:	b082      	sub	sp, #8
 8000634:	af00      	add	r7, sp, #0
	HAL_NVIC_DisableIRQ(EXTI15_10_IRQn); // May consider making this a universal interrupt guard
 8000636:	2028      	movs	r0, #40	@ 0x28
 8000638:	f002 fdbb 	bl	80031b2 <HAL_NVIC_DisableIRQ>
	bool isTouchDetected = false;
 800063c:	2300      	movs	r3, #0
 800063e:	71fb      	strb	r3, [r7, #7]

	static uint32_t count;
	count = 0;
 8000640:	4b4d      	ldr	r3, [pc, #308]	@ (8000778 <EXTI15_10_IRQHandler+0x148>)
 8000642:	2200      	movs	r2, #0
 8000644:	601a      	str	r2, [r3, #0]
	while(count == 0){
 8000646:	e006      	b.n	8000656 <EXTI15_10_IRQHandler+0x26>
		count = STMPE811_Read(STMPE811_FIFO_SIZE);
 8000648:	204c      	movs	r0, #76	@ 0x4c
 800064a:	f002 f85e 	bl	800270a <STMPE811_Read>
 800064e:	4603      	mov	r3, r0
 8000650:	461a      	mov	r2, r3
 8000652:	4b49      	ldr	r3, [pc, #292]	@ (8000778 <EXTI15_10_IRQHandler+0x148>)
 8000654:	601a      	str	r2, [r3, #0]
	while(count == 0){
 8000656:	4b48      	ldr	r3, [pc, #288]	@ (8000778 <EXTI15_10_IRQHandler+0x148>)
 8000658:	681b      	ldr	r3, [r3, #0]
 800065a:	2b00      	cmp	r3, #0
 800065c:	d0f4      	beq.n	8000648 <EXTI15_10_IRQHandler+0x18>
	}

	// Disable touch interrupt bit on the STMPE811
	uint8_t currentIRQEnables = ReadRegisterFromTouchModule(STMPE811_INT_EN);
 800065e:	200a      	movs	r0, #10
 8000660:	f001 f812 	bl	8001688 <ReadRegisterFromTouchModule>
 8000664:	4603      	mov	r3, r0
 8000666:	71bb      	strb	r3, [r7, #6]
	WriteDataToTouchModule(STMPE811_INT_EN, 0x00);
 8000668:	2100      	movs	r1, #0
 800066a:	200a      	movs	r0, #10
 800066c:	f001 f81a 	bl	80016a4 <WriteDataToTouchModule>

	// Clear the interrupt bit in the STMPE811
	statusFlag = ReadRegisterFromTouchModule(STMPE811_INT_STA);
 8000670:	200b      	movs	r0, #11
 8000672:	f001 f809 	bl	8001688 <ReadRegisterFromTouchModule>
 8000676:	4603      	mov	r3, r0
 8000678:	461a      	mov	r2, r3
 800067a:	4b40      	ldr	r3, [pc, #256]	@ (800077c <EXTI15_10_IRQHandler+0x14c>)
 800067c:	701a      	strb	r2, [r3, #0]
	uint8_t clearIRQData = (statusFlag | TOUCH_DETECTED_IRQ_STATUS_BIT); // Write one to clear bit
 800067e:	4b3f      	ldr	r3, [pc, #252]	@ (800077c <EXTI15_10_IRQHandler+0x14c>)
 8000680:	781b      	ldrb	r3, [r3, #0]
 8000682:	f043 0301 	orr.w	r3, r3, #1
 8000686:	717b      	strb	r3, [r7, #5]
	WriteDataToTouchModule(STMPE811_INT_STA, clearIRQData);
 8000688:	797b      	ldrb	r3, [r7, #5]
 800068a:	4619      	mov	r1, r3
 800068c:	200b      	movs	r0, #11
 800068e:	f001 f809 	bl	80016a4 <WriteDataToTouchModule>
	
	uint8_t ctrlReg = ReadRegisterFromTouchModule(STMPE811_TSC_CTRL);
 8000692:	2040      	movs	r0, #64	@ 0x40
 8000694:	f000 fff8 	bl	8001688 <ReadRegisterFromTouchModule>
 8000698:	4603      	mov	r3, r0
 800069a:	713b      	strb	r3, [r7, #4]
	if (ctrlReg & 0x80)
 800069c:	f997 3004 	ldrsb.w	r3, [r7, #4]
 80006a0:	2b00      	cmp	r3, #0
 80006a2:	da01      	bge.n	80006a8 <EXTI15_10_IRQHandler+0x78>
	{
		isTouchDetected = true;
 80006a4:	2301      	movs	r3, #1
 80006a6:	71fb      	strb	r3, [r7, #7]
	}

	STMPE811_Write(STMPE811_FIFO_STA, 0x01);
 80006a8:	2101      	movs	r1, #1
 80006aa:	204b      	movs	r0, #75	@ 0x4b
 80006ac:	f002 f83e 	bl	800272c <STMPE811_Write>
	STMPE811_Write(STMPE811_FIFO_STA, 0x00);
 80006b0:	2100      	movs	r1, #0
 80006b2:	204b      	movs	r0, #75	@ 0x4b
 80006b4:	f002 f83a 	bl	800272c <STMPE811_Write>

	// Re-enable IRQs
    WriteDataToTouchModule(STMPE811_INT_EN, currentIRQEnables);
 80006b8:	79bb      	ldrb	r3, [r7, #6]
 80006ba:	4619      	mov	r1, r3
 80006bc:	200a      	movs	r0, #10
 80006be:	f000 fff1 	bl	80016a4 <WriteDataToTouchModule>
	HAL_EXTI_ClearPending(&LCDTouchIRQ, EXTI_TRIGGER_RISING_FALLING);
 80006c2:	2103      	movs	r1, #3
 80006c4:	482e      	ldr	r0, [pc, #184]	@ (8000780 <EXTI15_10_IRQHandler+0x150>)
 80006c6:	f002 fd9d 	bl	8003204 <HAL_EXTI_ClearPending>

	HAL_NVIC_ClearPendingIRQ(EXTI15_10_IRQn);
 80006ca:	2028      	movs	r0, #40	@ 0x28
 80006cc:	f002 fd8b 	bl	80031e6 <HAL_NVIC_ClearPendingIRQ>
	HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 80006d0:	2028      	movs	r0, #40	@ 0x28
 80006d2:	f002 fd60 	bl	8003196 <HAL_NVIC_EnableIRQ>

	//Potential ERRATA? Clearing IRQ bit again due to an IRQ being triggered DURING the handling of this IRQ..
	WriteDataToTouchModule(STMPE811_INT_STA, clearIRQData);
 80006d6:	797b      	ldrb	r3, [r7, #5]
 80006d8:	4619      	mov	r1, r3
 80006da:	200b      	movs	r0, #11
 80006dc:	f000 ffe2 	bl	80016a4 <WriteDataToTouchModule>

	/* - ACTION TO EXECUTE DUE TO INTERRUPT - */

	switch(screenCount){
 80006e0:	4b28      	ldr	r3, [pc, #160]	@ (8000784 <EXTI15_10_IRQHandler+0x154>)
 80006e2:	781b      	ldrb	r3, [r3, #0]
 80006e4:	2b00      	cmp	r3, #0
 80006e6:	d002      	beq.n	80006ee <EXTI15_10_IRQHandler+0xbe>
 80006e8:	2b01      	cmp	r3, #1
 80006ea:	d006      	beq.n	80006fa <EXTI15_10_IRQHandler+0xca>
		break;

	// Consider third screen if we include menu/replay button

	default:
		break;
 80006ec:	e040      	b.n	8000770 <EXTI15_10_IRQHandler+0x140>
		screenCount = 1;
 80006ee:	4b25      	ldr	r3, [pc, #148]	@ (8000784 <EXTI15_10_IRQHandler+0x154>)
 80006f0:	2201      	movs	r2, #1
 80006f2:	701a      	strb	r2, [r3, #0]
		screen2();
 80006f4:	f000 f907 	bl	8000906 <screen2>
		break;
 80006f8:	e03a      	b.n	8000770 <EXTI15_10_IRQHandler+0x140>
		if(isTouchDetected) // Touch has been detected
 80006fa:	79fb      	ldrb	r3, [r7, #7]
 80006fc:	2b00      	cmp	r3, #0
 80006fe:	d036      	beq.n	800076e <EXTI15_10_IRQHandler+0x13e>
			printf("\nPressed");
 8000700:	4821      	ldr	r0, [pc, #132]	@ (8000788 <EXTI15_10_IRQHandler+0x158>)
 8000702:	f006 f8b9 	bl	8006878 <iprintf>
			DetermineTouchPosition(&StaticTouchData);
 8000706:	4821      	ldr	r0, [pc, #132]	@ (800078c <EXTI15_10_IRQHandler+0x15c>)
 8000708:	f000 ffb3 	bl	8001672 <DetermineTouchPosition>
			printf("\nX: %03d\nY: %03d \n", StaticTouchData.x, StaticTouchData.y);
 800070c:	4b1f      	ldr	r3, [pc, #124]	@ (800078c <EXTI15_10_IRQHandler+0x15c>)
 800070e:	881b      	ldrh	r3, [r3, #0]
 8000710:	4619      	mov	r1, r3
 8000712:	4b1e      	ldr	r3, [pc, #120]	@ (800078c <EXTI15_10_IRQHandler+0x15c>)
 8000714:	885b      	ldrh	r3, [r3, #2]
 8000716:	461a      	mov	r2, r3
 8000718:	481d      	ldr	r0, [pc, #116]	@ (8000790 <EXTI15_10_IRQHandler+0x160>)
 800071a:	f006 f8ad 	bl	8006878 <iprintf>
			if(TM_STMPE811_TouchInRectangle(&StaticTouchData, 0, 0, 125, 320)){
 800071e:	4b1b      	ldr	r3, [pc, #108]	@ (800078c <EXTI15_10_IRQHandler+0x15c>)
 8000720:	881b      	ldrh	r3, [r3, #0]
 8000722:	2b7c      	cmp	r3, #124	@ 0x7c
 8000724:	d807      	bhi.n	8000736 <EXTI15_10_IRQHandler+0x106>
 8000726:	4b19      	ldr	r3, [pc, #100]	@ (800078c <EXTI15_10_IRQHandler+0x15c>)
 8000728:	885b      	ldrh	r3, [r3, #2]
 800072a:	f5b3 7fa0 	cmp.w	r3, #320	@ 0x140
 800072e:	d202      	bcs.n	8000736 <EXTI15_10_IRQHandler+0x106>
				moveBlockLeft();
 8000730:	f000 fa28 	bl	8000b84 <moveBlockLeft>
 8000734:	e00e      	b.n	8000754 <EXTI15_10_IRQHandler+0x124>
			else if(TM_STMPE811_TouchInRectangle(&StaticTouchData, 125, 0, 125, 320)){
 8000736:	4b15      	ldr	r3, [pc, #84]	@ (800078c <EXTI15_10_IRQHandler+0x15c>)
 8000738:	881b      	ldrh	r3, [r3, #0]
 800073a:	2b7c      	cmp	r3, #124	@ 0x7c
 800073c:	d90a      	bls.n	8000754 <EXTI15_10_IRQHandler+0x124>
 800073e:	4b13      	ldr	r3, [pc, #76]	@ (800078c <EXTI15_10_IRQHandler+0x15c>)
 8000740:	881b      	ldrh	r3, [r3, #0]
 8000742:	2bf9      	cmp	r3, #249	@ 0xf9
 8000744:	d806      	bhi.n	8000754 <EXTI15_10_IRQHandler+0x124>
 8000746:	4b11      	ldr	r3, [pc, #68]	@ (800078c <EXTI15_10_IRQHandler+0x15c>)
 8000748:	885b      	ldrh	r3, [r3, #2]
 800074a:	f5b3 7fa0 	cmp.w	r3, #320	@ 0x140
 800074e:	d201      	bcs.n	8000754 <EXTI15_10_IRQHandler+0x124>
				moveBlockRight();
 8000750:	f000 fa08 	bl	8000b64 <moveBlockRight>
			touchCount++;
 8000754:	4b0f      	ldr	r3, [pc, #60]	@ (8000794 <EXTI15_10_IRQHandler+0x164>)
 8000756:	781b      	ldrb	r3, [r3, #0]
 8000758:	3301      	adds	r3, #1
 800075a:	b2da      	uxtb	r2, r3
 800075c:	4b0d      	ldr	r3, [pc, #52]	@ (8000794 <EXTI15_10_IRQHandler+0x164>)
 800075e:	701a      	strb	r2, [r3, #0]
			if(touchCount >= 5){
 8000760:	4b0c      	ldr	r3, [pc, #48]	@ (8000794 <EXTI15_10_IRQHandler+0x164>)
 8000762:	781b      	ldrb	r3, [r3, #0]
 8000764:	2b04      	cmp	r3, #4
 8000766:	d902      	bls.n	800076e <EXTI15_10_IRQHandler+0x13e>
				addSchedulerEvent(LOSE_EVENT);
 8000768:	2002      	movs	r0, #2
 800076a:	f001 f829 	bl	80017c0 <addSchedulerEvent>
		break;
 800076e:	bf00      	nop
	}
}
 8000770:	bf00      	nop
 8000772:	3708      	adds	r7, #8
 8000774:	46bd      	mov	sp, r7
 8000776:	bd80      	pop	{r7, pc}
 8000778:	200000ac 	.word	0x200000ac
 800077c:	200000a8 	.word	0x200000a8
 8000780:	200000a0 	.word	0x200000a0
 8000784:	20000094 	.word	0x20000094
 8000788:	08007590 	.word	0x08007590
 800078c:	20000098 	.word	0x20000098
 8000790:	0800759c 	.word	0x0800759c
 8000794:	20000095 	.word	0x20000095

08000798 <buttonInitInterrupt>:
	}
}
#endif

#if USE_INTERRUPT_FOR_BUTTON == 1
void buttonInitInterrupt(){
 8000798:	b580      	push	{r7, lr}
 800079a:	af00      	add	r7, sp, #0
	Button_InterruptInit();
 800079c:	f000 f808 	bl	80007b0 <Button_InterruptInit>
}
 80007a0:	bf00      	nop
 80007a2:	bd80      	pop	{r7, pc}

080007a4 <timerInit>:
#endif

/* TIMER */

void timerInit(){
 80007a4:	b580      	push	{r7, lr}
 80007a6:	af00      	add	r7, sp, #0
	Timer_Init();
 80007a8:	f001 f830 	bl	800180c <Timer_Init>
}
 80007ac:	bf00      	nop
 80007ae:	bd80      	pop	{r7, pc}

080007b0 <Button_InterruptInit>:
	HAL_GPIO_Init(BUTTON_PORT, &ButtonConfig);
}
#endif

#if USE_INTERRUPT_FOR_BUTTON == 1
void Button_InterruptInit(){
 80007b0:	b580      	push	{r7, lr}
 80007b2:	b086      	sub	sp, #24
 80007b4:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef ButtonConfig = {};
 80007b6:	1d3b      	adds	r3, r7, #4
 80007b8:	2200      	movs	r2, #0
 80007ba:	601a      	str	r2, [r3, #0]
 80007bc:	605a      	str	r2, [r3, #4]
 80007be:	609a      	str	r2, [r3, #8]
 80007c0:	60da      	str	r2, [r3, #12]
 80007c2:	611a      	str	r2, [r3, #16]

	ButtonConfig.Pin = BUTTON_PIN;
 80007c4:	2301      	movs	r3, #1
 80007c6:	607b      	str	r3, [r7, #4]
	ButtonConfig.Mode = GPIO_MODE_IT_RISING;
 80007c8:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 80007cc:	60bb      	str	r3, [r7, #8]
	ButtonConfig.Speed = GPIO_SPEED_FREQ_MEDIUM;
 80007ce:	2301      	movs	r3, #1
 80007d0:	613b      	str	r3, [r7, #16]
	ButtonConfig.Pull = GPIO_NOPULL;
 80007d2:	2300      	movs	r3, #0
 80007d4:	60fb      	str	r3, [r7, #12]

	Button_ClockEnable();
 80007d6:	f000 f813 	bl	8000800 <Button_ClockEnable>
	HAL_GPIO_Init(BUTTON_PORT, &ButtonConfig);
 80007da:	1d3b      	adds	r3, r7, #4
 80007dc:	4619      	mov	r1, r3
 80007de:	4807      	ldr	r0, [pc, #28]	@ (80007fc <Button_InterruptInit+0x4c>)
 80007e0:	f002 fd28 	bl	8003234 <HAL_GPIO_Init>
	HAL_NVIC_SetPriority(EXTI0_IRQn, 2, 0);
 80007e4:	2200      	movs	r2, #0
 80007e6:	2102      	movs	r1, #2
 80007e8:	2006      	movs	r0, #6
 80007ea:	f002 fcb8 	bl	800315e <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(EXTI0_IRQn);
 80007ee:	2006      	movs	r0, #6
 80007f0:	f002 fcd1 	bl	8003196 <HAL_NVIC_EnableIRQ>
}
 80007f4:	bf00      	nop
 80007f6:	3718      	adds	r7, #24
 80007f8:	46bd      	mov	sp, r7
 80007fa:	bd80      	pop	{r7, pc}
 80007fc:	40020000 	.word	0x40020000

08000800 <Button_ClockEnable>:
#endif

void Button_ClockEnable(){
 8000800:	b480      	push	{r7}
 8000802:	b083      	sub	sp, #12
 8000804:	af00      	add	r7, sp, #0
	__HAL_RCC_GPIOA_CLK_ENABLE();
 8000806:	2300      	movs	r3, #0
 8000808:	607b      	str	r3, [r7, #4]
 800080a:	4b09      	ldr	r3, [pc, #36]	@ (8000830 <Button_ClockEnable+0x30>)
 800080c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800080e:	4a08      	ldr	r2, [pc, #32]	@ (8000830 <Button_ClockEnable+0x30>)
 8000810:	f043 0301 	orr.w	r3, r3, #1
 8000814:	6313      	str	r3, [r2, #48]	@ 0x30
 8000816:	4b06      	ldr	r3, [pc, #24]	@ (8000830 <Button_ClockEnable+0x30>)
 8000818:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800081a:	f003 0301 	and.w	r3, r3, #1
 800081e:	607b      	str	r3, [r7, #4]
 8000820:	687b      	ldr	r3, [r7, #4]
}
 8000822:	bf00      	nop
 8000824:	370c      	adds	r7, #12
 8000826:	46bd      	mov	sp, r7
 8000828:	f85d 7b04 	ldr.w	r7, [sp], #4
 800082c:	4770      	bx	lr
 800082e:	bf00      	nop
 8000830:	40023800 	.word	0x40023800

08000834 <screen1>:
uint8_t currentXpos = STARTING_XPOS;
uint8_t currentYpos = STARTING_YPOS;

// SCREENS

void screen1(void){
 8000834:	b580      	push	{r7, lr}
 8000836:	b082      	sub	sp, #8
 8000838:	af02      	add	r7, sp, #8
	resetScreen();
 800083a:	f000 f8cf 	bl	80009dc <resetScreen>

	// Show all blocks
	LCD_Draw_OBlock(90,250);
 800083e:	21fa      	movs	r1, #250	@ 0xfa
 8000840:	205a      	movs	r0, #90	@ 0x5a
 8000842:	f000 fc22 	bl	800108a <LCD_Draw_OBlock>
	LCD_Draw_IBlock(105,110,0);
 8000846:	2200      	movs	r2, #0
 8000848:	216e      	movs	r1, #110	@ 0x6e
 800084a:	2069      	movs	r0, #105	@ 0x69
 800084c:	f000 fc32 	bl	80010b4 <LCD_Draw_IBlock>
	LCD_Draw_SBlock(170,200,0);
 8000850:	2200      	movs	r2, #0
 8000852:	21c8      	movs	r1, #200	@ 0xc8
 8000854:	20aa      	movs	r0, #170	@ 0xaa
 8000856:	f000 fc56 	bl	8001106 <LCD_Draw_SBlock>
	LCD_Draw_ZBlock(10,200,0);
 800085a:	2200      	movs	r2, #0
 800085c:	21c8      	movs	r1, #200	@ 0xc8
 800085e:	200a      	movs	r0, #10
 8000860:	f000 fc94 	bl	800118c <LCD_Draw_ZBlock>
	LCD_Draw_LBlock(20,10,0);
 8000864:	2200      	movs	r2, #0
 8000866:	210a      	movs	r1, #10
 8000868:	2014      	movs	r0, #20
 800086a:	f000 fcd3 	bl	8001214 <LCD_Draw_LBlock>
	LCD_Draw_JBlock(190,10,0);
 800086e:	2200      	movs	r2, #0
 8000870:	210a      	movs	r1, #10
 8000872:	20be      	movs	r0, #190	@ 0xbe
 8000874:	f000 fd48 	bl	8001308 <LCD_Draw_JBlock>
	LCD_Draw_TBlock(75,35,0);
 8000878:	2200      	movs	r2, #0
 800087a:	2123      	movs	r1, #35	@ 0x23
 800087c:	204b      	movs	r0, #75	@ 0x4b
 800087e:	f000 fdbb 	bl	80013f8 <LCD_Draw_TBlock>

	// "Tetris"
	LCD_DisplayChar(80,40,'T');
 8000882:	2254      	movs	r2, #84	@ 0x54
 8000884:	2128      	movs	r1, #40	@ 0x28
 8000886:	2050      	movs	r0, #80	@ 0x50
 8000888:	f000 fec0 	bl	800160c <LCD_DisplayChar>
	LCD_DisplayChar(95,40,'E');
 800088c:	2245      	movs	r2, #69	@ 0x45
 800088e:	2128      	movs	r1, #40	@ 0x28
 8000890:	205f      	movs	r0, #95	@ 0x5f
 8000892:	f000 febb 	bl	800160c <LCD_DisplayChar>
	LCD_DisplayChar(110,40,'T');
 8000896:	2254      	movs	r2, #84	@ 0x54
 8000898:	2128      	movs	r1, #40	@ 0x28
 800089a:	206e      	movs	r0, #110	@ 0x6e
 800089c:	f000 feb6 	bl	800160c <LCD_DisplayChar>
	LCD_DisplayChar(125,40,'R');
 80008a0:	2252      	movs	r2, #82	@ 0x52
 80008a2:	2128      	movs	r1, #40	@ 0x28
 80008a4:	207d      	movs	r0, #125	@ 0x7d
 80008a6:	f000 feb1 	bl	800160c <LCD_DisplayChar>
	LCD_DisplayChar(135,40,'I');
 80008aa:	2249      	movs	r2, #73	@ 0x49
 80008ac:	2128      	movs	r1, #40	@ 0x28
 80008ae:	2087      	movs	r0, #135	@ 0x87
 80008b0:	f000 feac 	bl	800160c <LCD_DisplayChar>
	LCD_DisplayChar(145,40,'S');
 80008b4:	2253      	movs	r2, #83	@ 0x53
 80008b6:	2128      	movs	r1, #40	@ 0x28
 80008b8:	2091      	movs	r0, #145	@ 0x91
 80008ba:	f000 fea7 	bl	800160c <LCD_DisplayChar>

	// Start button
	LCD_DisplayChar(95,200,'S');
 80008be:	2253      	movs	r2, #83	@ 0x53
 80008c0:	21c8      	movs	r1, #200	@ 0xc8
 80008c2:	205f      	movs	r0, #95	@ 0x5f
 80008c4:	f000 fea2 	bl	800160c <LCD_DisplayChar>
	LCD_DisplayChar(105,200,'t');
 80008c8:	2274      	movs	r2, #116	@ 0x74
 80008ca:	21c8      	movs	r1, #200	@ 0xc8
 80008cc:	2069      	movs	r0, #105	@ 0x69
 80008ce:	f000 fe9d 	bl	800160c <LCD_DisplayChar>
	LCD_DisplayChar(115,200,'a');
 80008d2:	2261      	movs	r2, #97	@ 0x61
 80008d4:	21c8      	movs	r1, #200	@ 0xc8
 80008d6:	2073      	movs	r0, #115	@ 0x73
 80008d8:	f000 fe98 	bl	800160c <LCD_DisplayChar>
	LCD_DisplayChar(125,200,'r');
 80008dc:	2272      	movs	r2, #114	@ 0x72
 80008de:	21c8      	movs	r1, #200	@ 0xc8
 80008e0:	207d      	movs	r0, #125	@ 0x7d
 80008e2:	f000 fe93 	bl	800160c <LCD_DisplayChar>
	LCD_DisplayChar(132,200,'t');
 80008e6:	2274      	movs	r2, #116	@ 0x74
 80008e8:	21c8      	movs	r1, #200	@ 0xc8
 80008ea:	2084      	movs	r0, #132	@ 0x84
 80008ec:	f000 fe8e 	bl	800160c <LCD_DisplayChar>
	LCD_Draw_Rectangle_Empty(70,160,100,100,LCD_COLOR_BLACK);
 80008f0:	2300      	movs	r3, #0
 80008f2:	9300      	str	r3, [sp, #0]
 80008f4:	2364      	movs	r3, #100	@ 0x64
 80008f6:	2264      	movs	r2, #100	@ 0x64
 80008f8:	21a0      	movs	r1, #160	@ 0xa0
 80008fa:	2046      	movs	r0, #70	@ 0x46
 80008fc:	f000 fb6c 	bl	8000fd8 <LCD_Draw_Rectangle_Empty>
}
 8000900:	bf00      	nop
 8000902:	46bd      	mov	sp, r7
 8000904:	bd80      	pop	{r7, pc}

08000906 <screen2>:

void screen2(void){
 8000906:	b580      	push	{r7, lr}
 8000908:	af00      	add	r7, sp, #0
	//10 tall x 6 wide
	//30*10 = 300
	//30*6 = 180
	resetScreen();
 800090a:	f000 f867 	bl	80009dc <resetScreen>

	// Border
	//LCD_Draw_Rectangle_Empty(30,10,180,300,LCD_COLOR_BLACK);

	// RNG (generate first block)
	generateBlock();
 800090e:	f000 f873 	bl	80009f8 <generateBlock>

	// Timer
	Timer_StartInterrupt();
 8000912:	f000 ffc9 	bl	80018a8 <Timer_StartInterrupt>

	// Lose conditions maybe going over side 3 times
	// Get time (see proj4 I think)

	// Figure out block stacking & collision (probably too ambitious)
}
 8000916:	bf00      	nop
 8000918:	bd80      	pop	{r7, pc}
	...

0800091c <screen3>:

void screen3(void){
 800091c:	b580      	push	{r7, lr}
 800091e:	b082      	sub	sp, #8
 8000920:	af00      	add	r7, sp, #0
	resetScreen();
 8000922:	f000 f85b 	bl	80009dc <resetScreen>

	// "Time:"
	LCD_DisplayChar(80,40,'T');
 8000926:	2254      	movs	r2, #84	@ 0x54
 8000928:	2128      	movs	r1, #40	@ 0x28
 800092a:	2050      	movs	r0, #80	@ 0x50
 800092c:	f000 fe6e 	bl	800160c <LCD_DisplayChar>
	LCD_DisplayChar(90,40,'i');
 8000930:	2269      	movs	r2, #105	@ 0x69
 8000932:	2128      	movs	r1, #40	@ 0x28
 8000934:	205a      	movs	r0, #90	@ 0x5a
 8000936:	f000 fe69 	bl	800160c <LCD_DisplayChar>
	LCD_DisplayChar(100,40,'m');
 800093a:	226d      	movs	r2, #109	@ 0x6d
 800093c:	2128      	movs	r1, #40	@ 0x28
 800093e:	2064      	movs	r0, #100	@ 0x64
 8000940:	f000 fe64 	bl	800160c <LCD_DisplayChar>
	LCD_DisplayChar(115,40,'e');
 8000944:	2265      	movs	r2, #101	@ 0x65
 8000946:	2128      	movs	r1, #40	@ 0x28
 8000948:	2073      	movs	r0, #115	@ 0x73
 800094a:	f000 fe5f 	bl	800160c <LCD_DisplayChar>
	LCD_DisplayChar(125,40,':');
 800094e:	223a      	movs	r2, #58	@ 0x3a
 8000950:	2128      	movs	r1, #40	@ 0x28
 8000952:	207d      	movs	r0, #125	@ 0x7d
 8000954:	f000 fe5a 	bl	800160c <LCD_DisplayChar>

	// Display time
	//Divide into individual integers
	uint8_t num = (timeCount * 3);
 8000958:	4b1f      	ldr	r3, [pc, #124]	@ (80009d8 <screen3+0xbc>)
 800095a:	781b      	ldrb	r3, [r3, #0]
 800095c:	461a      	mov	r2, r3
 800095e:	0052      	lsls	r2, r2, #1
 8000960:	4413      	add	r3, r2
 8000962:	71fb      	strb	r3, [r7, #7]
	uint8_t count = 0;
 8000964:	2300      	movs	r3, #0
 8000966:	71bb      	strb	r3, [r7, #6]
	if(num/100 >= 1){
 8000968:	79fb      	ldrb	r3, [r7, #7]
 800096a:	2b63      	cmp	r3, #99	@ 0x63
 800096c:	d909      	bls.n	8000982 <screen3+0x66>
		while(num > 99){
 800096e:	e005      	b.n	800097c <screen3+0x60>
			num -= 100;
 8000970:	79fb      	ldrb	r3, [r7, #7]
 8000972:	3b64      	subs	r3, #100	@ 0x64
 8000974:	71fb      	strb	r3, [r7, #7]
			count++;
 8000976:	79bb      	ldrb	r3, [r7, #6]
 8000978:	3301      	adds	r3, #1
 800097a:	71bb      	strb	r3, [r7, #6]
		while(num > 99){
 800097c:	79fb      	ldrb	r3, [r7, #7]
 800097e:	2b63      	cmp	r3, #99	@ 0x63
 8000980:	d8f6      	bhi.n	8000970 <screen3+0x54>
		}
	}
	LCD_DisplayChar(80, 80, count + '0');
 8000982:	79bb      	ldrb	r3, [r7, #6]
 8000984:	3330      	adds	r3, #48	@ 0x30
 8000986:	b2db      	uxtb	r3, r3
 8000988:	461a      	mov	r2, r3
 800098a:	2150      	movs	r1, #80	@ 0x50
 800098c:	2050      	movs	r0, #80	@ 0x50
 800098e:	f000 fe3d 	bl	800160c <LCD_DisplayChar>
	count = 0;
 8000992:	2300      	movs	r3, #0
 8000994:	71bb      	strb	r3, [r7, #6]
	if(num/10 >= 1){
 8000996:	79fb      	ldrb	r3, [r7, #7]
 8000998:	2b09      	cmp	r3, #9
 800099a:	d909      	bls.n	80009b0 <screen3+0x94>
		while(num > 9){
 800099c:	e005      	b.n	80009aa <screen3+0x8e>
			num -= 10;
 800099e:	79fb      	ldrb	r3, [r7, #7]
 80009a0:	3b0a      	subs	r3, #10
 80009a2:	71fb      	strb	r3, [r7, #7]
			count++;
 80009a4:	79bb      	ldrb	r3, [r7, #6]
 80009a6:	3301      	adds	r3, #1
 80009a8:	71bb      	strb	r3, [r7, #6]
		while(num > 9){
 80009aa:	79fb      	ldrb	r3, [r7, #7]
 80009ac:	2b09      	cmp	r3, #9
 80009ae:	d8f6      	bhi.n	800099e <screen3+0x82>
		}
	}
	LCD_DisplayChar(100, 80, count + '0');
 80009b0:	79bb      	ldrb	r3, [r7, #6]
 80009b2:	3330      	adds	r3, #48	@ 0x30
 80009b4:	b2db      	uxtb	r3, r3
 80009b6:	461a      	mov	r2, r3
 80009b8:	2150      	movs	r1, #80	@ 0x50
 80009ba:	2064      	movs	r0, #100	@ 0x64
 80009bc:	f000 fe26 	bl	800160c <LCD_DisplayChar>
	LCD_DisplayChar(120, 80, num + '0');
 80009c0:	79fb      	ldrb	r3, [r7, #7]
 80009c2:	3330      	adds	r3, #48	@ 0x30
 80009c4:	b2db      	uxtb	r3, r3
 80009c6:	461a      	mov	r2, r3
 80009c8:	2150      	movs	r1, #80	@ 0x50
 80009ca:	2078      	movs	r0, #120	@ 0x78
 80009cc:	f000 fe1e 	bl	800160c <LCD_DisplayChar>
}
 80009d0:	bf00      	nop
 80009d2:	3708      	adds	r7, #8
 80009d4:	46bd      	mov	sp, r7
 80009d6:	bd80      	pop	{r7, pc}
 80009d8:	200000b0 	.word	0x200000b0

080009dc <resetScreen>:

void resetScreen(){
 80009dc:	b580      	push	{r7, lr}
 80009de:	af00      	add	r7, sp, #0
	LCD_SetTextColor(LCD_COLOR_BLACK);
 80009e0:	2000      	movs	r0, #0
 80009e2:	f000 fd85 	bl	80014f0 <LCD_SetTextColor>
	LCD_SetFont(&Font16x24);
 80009e6:	4803      	ldr	r0, [pc, #12]	@ (80009f4 <resetScreen+0x18>)
 80009e8:	f000 fd92 	bl	8001510 <LCD_SetFont>
	clearScreen();
 80009ec:	f000 f9e2 	bl	8000db4 <clearScreen>
}
 80009f0:	bf00      	nop
 80009f2:	bd80      	pop	{r7, pc}
 80009f4:	20000004 	.word	0x20000004

080009f8 <generateBlock>:

// BLOCK LOGIC

void generateBlock(){
 80009f8:	b580      	push	{r7, lr}
 80009fa:	af00      	add	r7, sp, #0
	RNG_Init();
 80009fc:	f000 fe8a 	bl	8001714 <RNG_Init>

	currentBlock = RNG_Generate() % 7;
 8000a00:	f000 fe9e 	bl	8001740 <RNG_Generate>
 8000a04:	4602      	mov	r2, r0
 8000a06:	4b0a      	ldr	r3, [pc, #40]	@ (8000a30 <generateBlock+0x38>)
 8000a08:	fba3 1302 	umull	r1, r3, r3, r2
 8000a0c:	1ad1      	subs	r1, r2, r3
 8000a0e:	0849      	lsrs	r1, r1, #1
 8000a10:	440b      	add	r3, r1
 8000a12:	0899      	lsrs	r1, r3, #2
 8000a14:	460b      	mov	r3, r1
 8000a16:	00db      	lsls	r3, r3, #3
 8000a18:	1a5b      	subs	r3, r3, r1
 8000a1a:	1ad1      	subs	r1, r2, r3
 8000a1c:	b2ca      	uxtb	r2, r1
 8000a1e:	4b05      	ldr	r3, [pc, #20]	@ (8000a34 <generateBlock+0x3c>)
 8000a20:	701a      	strb	r2, [r3, #0]
	drawBlock();
 8000a22:	f000 f809 	bl	8000a38 <drawBlock>

	RNG_DeInit();
 8000a26:	f000 fe9f 	bl	8001768 <RNG_DeInit>
}
 8000a2a:	bf00      	nop
 8000a2c:	bd80      	pop	{r7, pc}
 8000a2e:	bf00      	nop
 8000a30:	24924925 	.word	0x24924925
 8000a34:	200000b1 	.word	0x200000b1

08000a38 <drawBlock>:

void drawBlock(){
 8000a38:	b580      	push	{r7, lr}
 8000a3a:	af00      	add	r7, sp, #0
	switch(currentBlock){
 8000a3c:	4b35      	ldr	r3, [pc, #212]	@ (8000b14 <drawBlock+0xdc>)
 8000a3e:	781b      	ldrb	r3, [r3, #0]
 8000a40:	2b06      	cmp	r3, #6
 8000a42:	d863      	bhi.n	8000b0c <drawBlock+0xd4>
 8000a44:	a201      	add	r2, pc, #4	@ (adr r2, 8000a4c <drawBlock+0x14>)
 8000a46:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000a4a:	bf00      	nop
 8000a4c:	08000a69 	.word	0x08000a69
 8000a50:	08000a7d 	.word	0x08000a7d
 8000a54:	08000a95 	.word	0x08000a95
 8000a58:	08000aad 	.word	0x08000aad
 8000a5c:	08000ac5 	.word	0x08000ac5
 8000a60:	08000add 	.word	0x08000add
 8000a64:	08000af5 	.word	0x08000af5
	case 0:
		LCD_Draw_OBlock(currentXpos,currentYpos);
 8000a68:	4b2b      	ldr	r3, [pc, #172]	@ (8000b18 <drawBlock+0xe0>)
 8000a6a:	781b      	ldrb	r3, [r3, #0]
 8000a6c:	461a      	mov	r2, r3
 8000a6e:	4b2b      	ldr	r3, [pc, #172]	@ (8000b1c <drawBlock+0xe4>)
 8000a70:	781b      	ldrb	r3, [r3, #0]
 8000a72:	4619      	mov	r1, r3
 8000a74:	4610      	mov	r0, r2
 8000a76:	f000 fb08 	bl	800108a <LCD_Draw_OBlock>
		break;
 8000a7a:	e048      	b.n	8000b0e <drawBlock+0xd6>
	case 1:
		LCD_Draw_IBlock(currentXpos,currentYpos,currentOrientation);
 8000a7c:	4b26      	ldr	r3, [pc, #152]	@ (8000b18 <drawBlock+0xe0>)
 8000a7e:	781b      	ldrb	r3, [r3, #0]
 8000a80:	4618      	mov	r0, r3
 8000a82:	4b26      	ldr	r3, [pc, #152]	@ (8000b1c <drawBlock+0xe4>)
 8000a84:	781b      	ldrb	r3, [r3, #0]
 8000a86:	4619      	mov	r1, r3
 8000a88:	4b25      	ldr	r3, [pc, #148]	@ (8000b20 <drawBlock+0xe8>)
 8000a8a:	781b      	ldrb	r3, [r3, #0]
 8000a8c:	461a      	mov	r2, r3
 8000a8e:	f000 fb11 	bl	80010b4 <LCD_Draw_IBlock>
		break;
 8000a92:	e03c      	b.n	8000b0e <drawBlock+0xd6>
	case 2:
		LCD_Draw_SBlock(currentXpos,currentYpos,currentOrientation);
 8000a94:	4b20      	ldr	r3, [pc, #128]	@ (8000b18 <drawBlock+0xe0>)
 8000a96:	781b      	ldrb	r3, [r3, #0]
 8000a98:	4618      	mov	r0, r3
 8000a9a:	4b20      	ldr	r3, [pc, #128]	@ (8000b1c <drawBlock+0xe4>)
 8000a9c:	781b      	ldrb	r3, [r3, #0]
 8000a9e:	4619      	mov	r1, r3
 8000aa0:	4b1f      	ldr	r3, [pc, #124]	@ (8000b20 <drawBlock+0xe8>)
 8000aa2:	781b      	ldrb	r3, [r3, #0]
 8000aa4:	461a      	mov	r2, r3
 8000aa6:	f000 fb2e 	bl	8001106 <LCD_Draw_SBlock>
		break;
 8000aaa:	e030      	b.n	8000b0e <drawBlock+0xd6>
	case 3:
		LCD_Draw_ZBlock(currentXpos,currentYpos,currentOrientation);
 8000aac:	4b1a      	ldr	r3, [pc, #104]	@ (8000b18 <drawBlock+0xe0>)
 8000aae:	781b      	ldrb	r3, [r3, #0]
 8000ab0:	4618      	mov	r0, r3
 8000ab2:	4b1a      	ldr	r3, [pc, #104]	@ (8000b1c <drawBlock+0xe4>)
 8000ab4:	781b      	ldrb	r3, [r3, #0]
 8000ab6:	4619      	mov	r1, r3
 8000ab8:	4b19      	ldr	r3, [pc, #100]	@ (8000b20 <drawBlock+0xe8>)
 8000aba:	781b      	ldrb	r3, [r3, #0]
 8000abc:	461a      	mov	r2, r3
 8000abe:	f000 fb65 	bl	800118c <LCD_Draw_ZBlock>
		break;
 8000ac2:	e024      	b.n	8000b0e <drawBlock+0xd6>
	case 4:
		LCD_Draw_LBlock(currentXpos,currentYpos,currentOrientation);
 8000ac4:	4b14      	ldr	r3, [pc, #80]	@ (8000b18 <drawBlock+0xe0>)
 8000ac6:	781b      	ldrb	r3, [r3, #0]
 8000ac8:	4618      	mov	r0, r3
 8000aca:	4b14      	ldr	r3, [pc, #80]	@ (8000b1c <drawBlock+0xe4>)
 8000acc:	781b      	ldrb	r3, [r3, #0]
 8000ace:	4619      	mov	r1, r3
 8000ad0:	4b13      	ldr	r3, [pc, #76]	@ (8000b20 <drawBlock+0xe8>)
 8000ad2:	781b      	ldrb	r3, [r3, #0]
 8000ad4:	461a      	mov	r2, r3
 8000ad6:	f000 fb9d 	bl	8001214 <LCD_Draw_LBlock>
		break;
 8000ada:	e018      	b.n	8000b0e <drawBlock+0xd6>
	case 5:
		LCD_Draw_JBlock(currentXpos,currentYpos,currentOrientation);
 8000adc:	4b0e      	ldr	r3, [pc, #56]	@ (8000b18 <drawBlock+0xe0>)
 8000ade:	781b      	ldrb	r3, [r3, #0]
 8000ae0:	4618      	mov	r0, r3
 8000ae2:	4b0e      	ldr	r3, [pc, #56]	@ (8000b1c <drawBlock+0xe4>)
 8000ae4:	781b      	ldrb	r3, [r3, #0]
 8000ae6:	4619      	mov	r1, r3
 8000ae8:	4b0d      	ldr	r3, [pc, #52]	@ (8000b20 <drawBlock+0xe8>)
 8000aea:	781b      	ldrb	r3, [r3, #0]
 8000aec:	461a      	mov	r2, r3
 8000aee:	f000 fc0b 	bl	8001308 <LCD_Draw_JBlock>
		break;
 8000af2:	e00c      	b.n	8000b0e <drawBlock+0xd6>
	case 6:
		LCD_Draw_TBlock(currentXpos,currentYpos,currentOrientation);
 8000af4:	4b08      	ldr	r3, [pc, #32]	@ (8000b18 <drawBlock+0xe0>)
 8000af6:	781b      	ldrb	r3, [r3, #0]
 8000af8:	4618      	mov	r0, r3
 8000afa:	4b08      	ldr	r3, [pc, #32]	@ (8000b1c <drawBlock+0xe4>)
 8000afc:	781b      	ldrb	r3, [r3, #0]
 8000afe:	4619      	mov	r1, r3
 8000b00:	4b07      	ldr	r3, [pc, #28]	@ (8000b20 <drawBlock+0xe8>)
 8000b02:	781b      	ldrb	r3, [r3, #0]
 8000b04:	461a      	mov	r2, r3
 8000b06:	f000 fc77 	bl	80013f8 <LCD_Draw_TBlock>
		break;
 8000b0a:	e000      	b.n	8000b0e <drawBlock+0xd6>
	default:
		break;
 8000b0c:	bf00      	nop
	}
}
 8000b0e:	bf00      	nop
 8000b10:	bd80      	pop	{r7, pc}
 8000b12:	bf00      	nop
 8000b14:	200000b1 	.word	0x200000b1
 8000b18:	20000000 	.word	0x20000000
 8000b1c:	20000001 	.word	0x20000001
 8000b20:	200000b2 	.word	0x200000b2

08000b24 <rotateBlock>:

void rotateBlock(){
 8000b24:	b480      	push	{r7}
 8000b26:	af00      	add	r7, sp, #0
	currentOrientation++;
 8000b28:	4b05      	ldr	r3, [pc, #20]	@ (8000b40 <rotateBlock+0x1c>)
 8000b2a:	781b      	ldrb	r3, [r3, #0]
 8000b2c:	3301      	adds	r3, #1
 8000b2e:	b2da      	uxtb	r2, r3
 8000b30:	4b03      	ldr	r3, [pc, #12]	@ (8000b40 <rotateBlock+0x1c>)
 8000b32:	701a      	strb	r2, [r3, #0]
}
 8000b34:	bf00      	nop
 8000b36:	46bd      	mov	sp, r7
 8000b38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b3c:	4770      	bx	lr
 8000b3e:	bf00      	nop
 8000b40:	200000b2 	.word	0x200000b2

08000b44 <moveBlockDown>:
void resetPosition(){
	currentXpos = STARTING_XPOS;
	currentYpos = STARTING_YPOS;
}
void moveBlockDown(){
 8000b44:	b480      	push	{r7}
 8000b46:	af00      	add	r7, sp, #0
	currentYpos += BLOCK_LENGTH;
 8000b48:	4b05      	ldr	r3, [pc, #20]	@ (8000b60 <moveBlockDown+0x1c>)
 8000b4a:	781b      	ldrb	r3, [r3, #0]
 8000b4c:	331e      	adds	r3, #30
 8000b4e:	b2da      	uxtb	r2, r3
 8000b50:	4b03      	ldr	r3, [pc, #12]	@ (8000b60 <moveBlockDown+0x1c>)
 8000b52:	701a      	strb	r2, [r3, #0]
}
 8000b54:	bf00      	nop
 8000b56:	46bd      	mov	sp, r7
 8000b58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b5c:	4770      	bx	lr
 8000b5e:	bf00      	nop
 8000b60:	20000001 	.word	0x20000001

08000b64 <moveBlockRight>:
void moveBlockRight(){
 8000b64:	b480      	push	{r7}
 8000b66:	af00      	add	r7, sp, #0
	currentXpos += BLOCK_LENGTH;
 8000b68:	4b05      	ldr	r3, [pc, #20]	@ (8000b80 <moveBlockRight+0x1c>)
 8000b6a:	781b      	ldrb	r3, [r3, #0]
 8000b6c:	331e      	adds	r3, #30
 8000b6e:	b2da      	uxtb	r2, r3
 8000b70:	4b03      	ldr	r3, [pc, #12]	@ (8000b80 <moveBlockRight+0x1c>)
 8000b72:	701a      	strb	r2, [r3, #0]
}
 8000b74:	bf00      	nop
 8000b76:	46bd      	mov	sp, r7
 8000b78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b7c:	4770      	bx	lr
 8000b7e:	bf00      	nop
 8000b80:	20000000 	.word	0x20000000

08000b84 <moveBlockLeft>:
void moveBlockLeft(){
 8000b84:	b480      	push	{r7}
 8000b86:	af00      	add	r7, sp, #0
	currentXpos -= BLOCK_LENGTH;
 8000b88:	4b05      	ldr	r3, [pc, #20]	@ (8000ba0 <moveBlockLeft+0x1c>)
 8000b8a:	781b      	ldrb	r3, [r3, #0]
 8000b8c:	3b1e      	subs	r3, #30
 8000b8e:	b2da      	uxtb	r2, r3
 8000b90:	4b03      	ldr	r3, [pc, #12]	@ (8000ba0 <moveBlockLeft+0x1c>)
 8000b92:	701a      	strb	r2, [r3, #0]
}
 8000b94:	bf00      	nop
 8000b96:	46bd      	mov	sp, r7
 8000b98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b9c:	4770      	bx	lr
 8000b9e:	bf00      	nop
 8000ba0:	20000000 	.word	0x20000000

08000ba4 <LCD_GPIO_Init>:
//Someone from STM said it was "often accessed" a 1-dim array, and not a 2d array. However you still access it like a 2dim array,  using fb[y*W+x] instead of fb[y][x].
uint16_t frameBuffer[LCD_PIXEL_WIDTH*LCD_PIXEL_HEIGHT] = {0};			//16bpp pixel format.


void LCD_GPIO_Init(void)
{
 8000ba4:	b580      	push	{r7, lr}
 8000ba6:	b08c      	sub	sp, #48	@ 0x30
 8000ba8:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStructure;

  /* Enable the LTDC clock */
  __HAL_RCC_LTDC_CLK_ENABLE();
 8000baa:	2300      	movs	r3, #0
 8000bac:	61bb      	str	r3, [r7, #24]
 8000bae:	4b5a      	ldr	r3, [pc, #360]	@ (8000d18 <LCD_GPIO_Init+0x174>)
 8000bb0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000bb2:	4a59      	ldr	r2, [pc, #356]	@ (8000d18 <LCD_GPIO_Init+0x174>)
 8000bb4:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8000bb8:	6453      	str	r3, [r2, #68]	@ 0x44
 8000bba:	4b57      	ldr	r3, [pc, #348]	@ (8000d18 <LCD_GPIO_Init+0x174>)
 8000bbc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000bbe:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8000bc2:	61bb      	str	r3, [r7, #24]
 8000bc4:	69bb      	ldr	r3, [r7, #24]

  /* Enable GPIO clock */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000bc6:	2300      	movs	r3, #0
 8000bc8:	617b      	str	r3, [r7, #20]
 8000bca:	4b53      	ldr	r3, [pc, #332]	@ (8000d18 <LCD_GPIO_Init+0x174>)
 8000bcc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000bce:	4a52      	ldr	r2, [pc, #328]	@ (8000d18 <LCD_GPIO_Init+0x174>)
 8000bd0:	f043 0301 	orr.w	r3, r3, #1
 8000bd4:	6313      	str	r3, [r2, #48]	@ 0x30
 8000bd6:	4b50      	ldr	r3, [pc, #320]	@ (8000d18 <LCD_GPIO_Init+0x174>)
 8000bd8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000bda:	f003 0301 	and.w	r3, r3, #1
 8000bde:	617b      	str	r3, [r7, #20]
 8000be0:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000be2:	2300      	movs	r3, #0
 8000be4:	613b      	str	r3, [r7, #16]
 8000be6:	4b4c      	ldr	r3, [pc, #304]	@ (8000d18 <LCD_GPIO_Init+0x174>)
 8000be8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000bea:	4a4b      	ldr	r2, [pc, #300]	@ (8000d18 <LCD_GPIO_Init+0x174>)
 8000bec:	f043 0302 	orr.w	r3, r3, #2
 8000bf0:	6313      	str	r3, [r2, #48]	@ 0x30
 8000bf2:	4b49      	ldr	r3, [pc, #292]	@ (8000d18 <LCD_GPIO_Init+0x174>)
 8000bf4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000bf6:	f003 0302 	and.w	r3, r3, #2
 8000bfa:	613b      	str	r3, [r7, #16]
 8000bfc:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000bfe:	2300      	movs	r3, #0
 8000c00:	60fb      	str	r3, [r7, #12]
 8000c02:	4b45      	ldr	r3, [pc, #276]	@ (8000d18 <LCD_GPIO_Init+0x174>)
 8000c04:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000c06:	4a44      	ldr	r2, [pc, #272]	@ (8000d18 <LCD_GPIO_Init+0x174>)
 8000c08:	f043 0304 	orr.w	r3, r3, #4
 8000c0c:	6313      	str	r3, [r2, #48]	@ 0x30
 8000c0e:	4b42      	ldr	r3, [pc, #264]	@ (8000d18 <LCD_GPIO_Init+0x174>)
 8000c10:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000c12:	f003 0304 	and.w	r3, r3, #4
 8000c16:	60fb      	str	r3, [r7, #12]
 8000c18:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000c1a:	2300      	movs	r3, #0
 8000c1c:	60bb      	str	r3, [r7, #8]
 8000c1e:	4b3e      	ldr	r3, [pc, #248]	@ (8000d18 <LCD_GPIO_Init+0x174>)
 8000c20:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000c22:	4a3d      	ldr	r2, [pc, #244]	@ (8000d18 <LCD_GPIO_Init+0x174>)
 8000c24:	f043 0308 	orr.w	r3, r3, #8
 8000c28:	6313      	str	r3, [r2, #48]	@ 0x30
 8000c2a:	4b3b      	ldr	r3, [pc, #236]	@ (8000d18 <LCD_GPIO_Init+0x174>)
 8000c2c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000c2e:	f003 0308 	and.w	r3, r3, #8
 8000c32:	60bb      	str	r3, [r7, #8]
 8000c34:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8000c36:	2300      	movs	r3, #0
 8000c38:	607b      	str	r3, [r7, #4]
 8000c3a:	4b37      	ldr	r3, [pc, #220]	@ (8000d18 <LCD_GPIO_Init+0x174>)
 8000c3c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000c3e:	4a36      	ldr	r2, [pc, #216]	@ (8000d18 <LCD_GPIO_Init+0x174>)
 8000c40:	f043 0320 	orr.w	r3, r3, #32
 8000c44:	6313      	str	r3, [r2, #48]	@ 0x30
 8000c46:	4b34      	ldr	r3, [pc, #208]	@ (8000d18 <LCD_GPIO_Init+0x174>)
 8000c48:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000c4a:	f003 0320 	and.w	r3, r3, #32
 8000c4e:	607b      	str	r3, [r7, #4]
 8000c50:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8000c52:	2300      	movs	r3, #0
 8000c54:	603b      	str	r3, [r7, #0]
 8000c56:	4b30      	ldr	r3, [pc, #192]	@ (8000d18 <LCD_GPIO_Init+0x174>)
 8000c58:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000c5a:	4a2f      	ldr	r2, [pc, #188]	@ (8000d18 <LCD_GPIO_Init+0x174>)
 8000c5c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8000c60:	6313      	str	r3, [r2, #48]	@ 0x30
 8000c62:	4b2d      	ldr	r3, [pc, #180]	@ (8000d18 <LCD_GPIO_Init+0x174>)
 8000c64:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000c66:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8000c6a:	603b      	str	r3, [r7, #0]
 8000c6c:	683b      	ldr	r3, [r7, #0]
   LCD_TFT CLK   <-> PG.07
   LCD_TFT DE   <->  PF.10
  */

  /* GPIOA configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_3 | GPIO_PIN_4 | GPIO_PIN_6 |
 8000c6e:	f641 0358 	movw	r3, #6232	@ 0x1858
 8000c72:	61fb      	str	r3, [r7, #28]
                           GPIO_PIN_11 | GPIO_PIN_12;
  GPIO_InitStructure.Mode = GPIO_MODE_AF_PP;
 8000c74:	2302      	movs	r3, #2
 8000c76:	623b      	str	r3, [r7, #32]
  GPIO_InitStructure.Pull = GPIO_NOPULL;
 8000c78:	2300      	movs	r3, #0
 8000c7a:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStructure.Speed = GPIO_SPEED_FAST;
 8000c7c:	2302      	movs	r3, #2
 8000c7e:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStructure.Alternate= GPIO_AF14_LTDC;
 8000c80:	230e      	movs	r3, #14
 8000c82:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStructure);
 8000c84:	f107 031c 	add.w	r3, r7, #28
 8000c88:	4619      	mov	r1, r3
 8000c8a:	4824      	ldr	r0, [pc, #144]	@ (8000d1c <LCD_GPIO_Init+0x178>)
 8000c8c:	f002 fad2 	bl	8003234 <HAL_GPIO_Init>

 /* GPIOB configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_8 | \
 8000c90:	f44f 6370 	mov.w	r3, #3840	@ 0xf00
 8000c94:	61fb      	str	r3, [r7, #28]
                           GPIO_PIN_9 | GPIO_PIN_10 | GPIO_PIN_11;
  HAL_GPIO_Init(GPIOB, &GPIO_InitStructure);
 8000c96:	f107 031c 	add.w	r3, r7, #28
 8000c9a:	4619      	mov	r1, r3
 8000c9c:	4820      	ldr	r0, [pc, #128]	@ (8000d20 <LCD_GPIO_Init+0x17c>)
 8000c9e:	f002 fac9 	bl	8003234 <HAL_GPIO_Init>

 /* GPIOC configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_6 | GPIO_PIN_7 | GPIO_PIN_10;
 8000ca2:	f44f 6398 	mov.w	r3, #1216	@ 0x4c0
 8000ca6:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStructure);
 8000ca8:	f107 031c 	add.w	r3, r7, #28
 8000cac:	4619      	mov	r1, r3
 8000cae:	481d      	ldr	r0, [pc, #116]	@ (8000d24 <LCD_GPIO_Init+0x180>)
 8000cb0:	f002 fac0 	bl	8003234 <HAL_GPIO_Init>

 /* GPIOD configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_3 | GPIO_PIN_6;
 8000cb4:	2348      	movs	r3, #72	@ 0x48
 8000cb6:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStructure);
 8000cb8:	f107 031c 	add.w	r3, r7, #28
 8000cbc:	4619      	mov	r1, r3
 8000cbe:	481a      	ldr	r0, [pc, #104]	@ (8000d28 <LCD_GPIO_Init+0x184>)
 8000cc0:	f002 fab8 	bl	8003234 <HAL_GPIO_Init>

 /* GPIOF configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_10;
 8000cc4:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000cc8:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOF, &GPIO_InitStructure);
 8000cca:	f107 031c 	add.w	r3, r7, #28
 8000cce:	4619      	mov	r1, r3
 8000cd0:	4816      	ldr	r0, [pc, #88]	@ (8000d2c <LCD_GPIO_Init+0x188>)
 8000cd2:	f002 faaf 	bl	8003234 <HAL_GPIO_Init>

 /* GPIOG configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_6 | GPIO_PIN_7 | \
 8000cd6:	f44f 630c 	mov.w	r3, #2240	@ 0x8c0
 8000cda:	61fb      	str	r3, [r7, #28]
                           GPIO_PIN_11;
  HAL_GPIO_Init(GPIOG, &GPIO_InitStructure);
 8000cdc:	f107 031c 	add.w	r3, r7, #28
 8000ce0:	4619      	mov	r1, r3
 8000ce2:	4813      	ldr	r0, [pc, #76]	@ (8000d30 <LCD_GPIO_Init+0x18c>)
 8000ce4:	f002 faa6 	bl	8003234 <HAL_GPIO_Init>

  /* GPIOB configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_0 | GPIO_PIN_1;
 8000ce8:	2303      	movs	r3, #3
 8000cea:	61fb      	str	r3, [r7, #28]
  GPIO_InitStructure.Alternate= GPIO_AF9_LTDC;
 8000cec:	2309      	movs	r3, #9
 8000cee:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOB, &GPIO_InitStructure);
 8000cf0:	f107 031c 	add.w	r3, r7, #28
 8000cf4:	4619      	mov	r1, r3
 8000cf6:	480a      	ldr	r0, [pc, #40]	@ (8000d20 <LCD_GPIO_Init+0x17c>)
 8000cf8:	f002 fa9c 	bl	8003234 <HAL_GPIO_Init>

  /* GPIOG configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_10 | GPIO_PIN_12;
 8000cfc:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8000d00:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOG, &GPIO_InitStructure);
 8000d02:	f107 031c 	add.w	r3, r7, #28
 8000d06:	4619      	mov	r1, r3
 8000d08:	4809      	ldr	r0, [pc, #36]	@ (8000d30 <LCD_GPIO_Init+0x18c>)
 8000d0a:	f002 fa93 	bl	8003234 <HAL_GPIO_Init>
}
 8000d0e:	bf00      	nop
 8000d10:	3730      	adds	r7, #48	@ 0x30
 8000d12:	46bd      	mov	sp, r7
 8000d14:	bd80      	pop	{r7, pc}
 8000d16:	bf00      	nop
 8000d18:	40023800 	.word	0x40023800
 8000d1c:	40020000 	.word	0x40020000
 8000d20:	40020400 	.word	0x40020400
 8000d24:	40020800 	.word	0x40020800
 8000d28:	40020c00 	.word	0x40020c00
 8000d2c:	40021400 	.word	0x40021400
 8000d30:	40021800 	.word	0x40021800

08000d34 <LTCD_Layer_Init>:

void LTCD_Layer_Init(uint8_t LayerIndex)
{
 8000d34:	b580      	push	{r7, lr}
 8000d36:	b090      	sub	sp, #64	@ 0x40
 8000d38:	af00      	add	r7, sp, #0
 8000d3a:	4603      	mov	r3, r0
 8000d3c:	71fb      	strb	r3, [r7, #7]
	LTDC_LayerCfgTypeDef  pLayerCfg;

	pLayerCfg.WindowX0 = 0;	//Configures the Window HORZ START Position.
 8000d3e:	2300      	movs	r3, #0
 8000d40:	60fb      	str	r3, [r7, #12]
	pLayerCfg.WindowX1 = LCD_PIXEL_WIDTH;	//Configures the Window HORZ Stop Position.
 8000d42:	23f0      	movs	r3, #240	@ 0xf0
 8000d44:	613b      	str	r3, [r7, #16]
	pLayerCfg.WindowY0 = 0;	//Configures the Window vertical START Position.
 8000d46:	2300      	movs	r3, #0
 8000d48:	617b      	str	r3, [r7, #20]
	pLayerCfg.WindowY1 = LCD_PIXEL_HEIGHT;	//Configures the Window vertical Stop Position.
 8000d4a:	f44f 73a0 	mov.w	r3, #320	@ 0x140
 8000d4e:	61bb      	str	r3, [r7, #24]
	pLayerCfg.PixelFormat = LCD_PIXEL_FORMAT_1;  //INCORRECT PIXEL FORMAT WILL GIVE WEIRD RESULTS!! IT MAY STILL WORK FOR 1/2 THE DISPLAY!!! //This is our buffers pixel format. 2 bytes for each pixel
 8000d50:	2302      	movs	r3, #2
 8000d52:	61fb      	str	r3, [r7, #28]
	pLayerCfg.Alpha = 255;
 8000d54:	23ff      	movs	r3, #255	@ 0xff
 8000d56:	623b      	str	r3, [r7, #32]
	pLayerCfg.Alpha0 = 0;
 8000d58:	2300      	movs	r3, #0
 8000d5a:	627b      	str	r3, [r7, #36]	@ 0x24
	pLayerCfg.BlendingFactor1 = LTDC_BLENDING_FACTOR1_CA;
 8000d5c:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000d60:	62bb      	str	r3, [r7, #40]	@ 0x28
	pLayerCfg.BlendingFactor2 = LTDC_BLENDING_FACTOR2_CA;
 8000d62:	2305      	movs	r3, #5
 8000d64:	62fb      	str	r3, [r7, #44]	@ 0x2c
	if (LayerIndex == 0){
 8000d66:	79fb      	ldrb	r3, [r7, #7]
 8000d68:	2b00      	cmp	r3, #0
 8000d6a:	d101      	bne.n	8000d70 <LTCD_Layer_Init+0x3c>
		pLayerCfg.FBStartAdress = (uintptr_t)frameBuffer;
 8000d6c:	4b0f      	ldr	r3, [pc, #60]	@ (8000dac <LTCD_Layer_Init+0x78>)
 8000d6e:	633b      	str	r3, [r7, #48]	@ 0x30
	}
	pLayerCfg.ImageWidth = LCD_PIXEL_WIDTH;
 8000d70:	23f0      	movs	r3, #240	@ 0xf0
 8000d72:	637b      	str	r3, [r7, #52]	@ 0x34
	pLayerCfg.ImageHeight = LCD_PIXEL_HEIGHT;
 8000d74:	f44f 73a0 	mov.w	r3, #320	@ 0x140
 8000d78:	63bb      	str	r3, [r7, #56]	@ 0x38
	pLayerCfg.Backcolor.Blue = 0;
 8000d7a:	2300      	movs	r3, #0
 8000d7c:	f887 303c 	strb.w	r3, [r7, #60]	@ 0x3c
	pLayerCfg.Backcolor.Green = 0;
 8000d80:	2300      	movs	r3, #0
 8000d82:	f887 303d 	strb.w	r3, [r7, #61]	@ 0x3d
	pLayerCfg.Backcolor.Red = 0;
 8000d86:	2300      	movs	r3, #0
 8000d88:	f887 303e 	strb.w	r3, [r7, #62]	@ 0x3e
	if (HAL_LTDC_ConfigLayer(&hltdc, &pLayerCfg, LayerIndex) != HAL_OK)
 8000d8c:	79fa      	ldrb	r2, [r7, #7]
 8000d8e:	f107 030c 	add.w	r3, r7, #12
 8000d92:	4619      	mov	r1, r3
 8000d94:	4806      	ldr	r0, [pc, #24]	@ (8000db0 <LTCD_Layer_Init+0x7c>)
 8000d96:	f003 fe37 	bl	8004a08 <HAL_LTDC_ConfigLayer>
 8000d9a:	4603      	mov	r3, r0
 8000d9c:	2b00      	cmp	r3, #0
 8000d9e:	d001      	beq.n	8000da4 <LTCD_Layer_Init+0x70>
	{
		LCD_Error_Handler();
 8000da0:	f000 fc56 	bl	8001650 <LCD_Error_Handler>
	}
}
 8000da4:	bf00      	nop
 8000da6:	3740      	adds	r7, #64	@ 0x40
 8000da8:	46bd      	mov	sp, r7
 8000daa:	bd80      	pop	{r7, pc}
 8000dac:	20000190 	.word	0x20000190
 8000db0:	200000b4 	.word	0x200000b4

08000db4 <clearScreen>:

void clearScreen(void){
 8000db4:	b580      	push	{r7, lr}
 8000db6:	af00      	add	r7, sp, #0
  LCD_Clear(0,LCD_COLOR_WHITE);
 8000db8:	f64f 71ff 	movw	r1, #65535	@ 0xffff
 8000dbc:	2000      	movs	r0, #0
 8000dbe:	f000 f8d5 	bl	8000f6c <LCD_Clear>
}
 8000dc2:	bf00      	nop
 8000dc4:	bd80      	pop	{r7, pc}
	...

08000dc8 <LTCD__Init>:

void LTCD__Init(void)
{
 8000dc8:	b580      	push	{r7, lr}
 8000dca:	af00      	add	r7, sp, #0
	hltdc.Instance = LTDC;
 8000dcc:	4b2a      	ldr	r3, [pc, #168]	@ (8000e78 <LTCD__Init+0xb0>)
 8000dce:	4a2b      	ldr	r2, [pc, #172]	@ (8000e7c <LTCD__Init+0xb4>)
 8000dd0:	601a      	str	r2, [r3, #0]
	/* Configure horizontal synchronization width */
	hltdc.Init.HorizontalSync = ILI9341_HSYNC;
 8000dd2:	4b29      	ldr	r3, [pc, #164]	@ (8000e78 <LTCD__Init+0xb0>)
 8000dd4:	2209      	movs	r2, #9
 8000dd6:	615a      	str	r2, [r3, #20]
	/* Configure vertical synchronization height */
	hltdc.Init.VerticalSync = ILI9341_VSYNC;
 8000dd8:	4b27      	ldr	r3, [pc, #156]	@ (8000e78 <LTCD__Init+0xb0>)
 8000dda:	2201      	movs	r2, #1
 8000ddc:	619a      	str	r2, [r3, #24]
	/* Configure accumulated horizontal back porch */
	hltdc.Init.AccumulatedHBP = ILI9341_HBP;
 8000dde:	4b26      	ldr	r3, [pc, #152]	@ (8000e78 <LTCD__Init+0xb0>)
 8000de0:	221d      	movs	r2, #29
 8000de2:	61da      	str	r2, [r3, #28]
	/* Configure accumulated vertical back porch */
	hltdc.Init.AccumulatedVBP = ILI9341_VBP;
 8000de4:	4b24      	ldr	r3, [pc, #144]	@ (8000e78 <LTCD__Init+0xb0>)
 8000de6:	2203      	movs	r2, #3
 8000de8:	621a      	str	r2, [r3, #32]
	/* Configure accumulated active width */
	hltdc.Init.AccumulatedActiveW = 269;
 8000dea:	4b23      	ldr	r3, [pc, #140]	@ (8000e78 <LTCD__Init+0xb0>)
 8000dec:	f240 120d 	movw	r2, #269	@ 0x10d
 8000df0:	625a      	str	r2, [r3, #36]	@ 0x24
	/* Configure accumulated active height */
	hltdc.Init.AccumulatedActiveH = 323;
 8000df2:	4b21      	ldr	r3, [pc, #132]	@ (8000e78 <LTCD__Init+0xb0>)
 8000df4:	f240 1243 	movw	r2, #323	@ 0x143
 8000df8:	629a      	str	r2, [r3, #40]	@ 0x28
	/* Configure total width */
	hltdc.Init.TotalWidth = 279;
 8000dfa:	4b1f      	ldr	r3, [pc, #124]	@ (8000e78 <LTCD__Init+0xb0>)
 8000dfc:	f240 1217 	movw	r2, #279	@ 0x117
 8000e00:	62da      	str	r2, [r3, #44]	@ 0x2c
	/* Configure total height */
	hltdc.Init.TotalHeigh = 327;
 8000e02:	4b1d      	ldr	r3, [pc, #116]	@ (8000e78 <LTCD__Init+0xb0>)
 8000e04:	f240 1247 	movw	r2, #327	@ 0x147
 8000e08:	631a      	str	r2, [r3, #48]	@ 0x30
	/* Configure R,G,B component values for LCD background color */
	hltdc.Init.Backcolor.Red = 0;
 8000e0a:	4b1b      	ldr	r3, [pc, #108]	@ (8000e78 <LTCD__Init+0xb0>)
 8000e0c:	2200      	movs	r2, #0
 8000e0e:	f883 2036 	strb.w	r2, [r3, #54]	@ 0x36
	hltdc.Init.Backcolor.Blue = 0;
 8000e12:	4b19      	ldr	r3, [pc, #100]	@ (8000e78 <LTCD__Init+0xb0>)
 8000e14:	2200      	movs	r2, #0
 8000e16:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	hltdc.Init.Backcolor.Green = 0;
 8000e1a:	4b17      	ldr	r3, [pc, #92]	@ (8000e78 <LTCD__Init+0xb0>)
 8000e1c:	2200      	movs	r2, #0
 8000e1e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
	/* PLLSAI_VCO Input = HSE_VALUE/PLL_M = 1 Mhz */
	/* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN = 192 Mhz */
	/* PLLLCDCLK = PLLSAI_VCO Output/PLLSAIR = 192/4 = 48 Mhz */
	/* LTDC clock frequency = PLLLCDCLK / LTDC_PLLSAI_DIVR_8 = 48/4 = 6Mhz */

	PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_LTDC;
 8000e22:	4b17      	ldr	r3, [pc, #92]	@ (8000e80 <LTCD__Init+0xb8>)
 8000e24:	2208      	movs	r2, #8
 8000e26:	601a      	str	r2, [r3, #0]
	PeriphClkInitStruct.PLLSAI.PLLSAIN = 192;
 8000e28:	4b15      	ldr	r3, [pc, #84]	@ (8000e80 <LTCD__Init+0xb8>)
 8000e2a:	22c0      	movs	r2, #192	@ 0xc0
 8000e2c:	611a      	str	r2, [r3, #16]
	PeriphClkInitStruct.PLLSAI.PLLSAIR = 4;
 8000e2e:	4b14      	ldr	r3, [pc, #80]	@ (8000e80 <LTCD__Init+0xb8>)
 8000e30:	2204      	movs	r2, #4
 8000e32:	619a      	str	r2, [r3, #24]
	PeriphClkInitStruct.PLLSAIDivR = RCC_PLLSAIDIVR_8;
 8000e34:	4b12      	ldr	r3, [pc, #72]	@ (8000e80 <LTCD__Init+0xb8>)
 8000e36:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8000e3a:	625a      	str	r2, [r3, #36]	@ 0x24
	HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct);
 8000e3c:	4810      	ldr	r0, [pc, #64]	@ (8000e80 <LTCD__Init+0xb8>)
 8000e3e:	f004 fc3d 	bl	80056bc <HAL_RCCEx_PeriphCLKConfig>
	/* Polarity */
	hltdc.Init.HSPolarity = LTDC_HSPOLARITY_AL;
 8000e42:	4b0d      	ldr	r3, [pc, #52]	@ (8000e78 <LTCD__Init+0xb0>)
 8000e44:	2200      	movs	r2, #0
 8000e46:	605a      	str	r2, [r3, #4]
	hltdc.Init.VSPolarity = LTDC_VSPOLARITY_AL;
 8000e48:	4b0b      	ldr	r3, [pc, #44]	@ (8000e78 <LTCD__Init+0xb0>)
 8000e4a:	2200      	movs	r2, #0
 8000e4c:	609a      	str	r2, [r3, #8]
	hltdc.Init.DEPolarity = LTDC_DEPOLARITY_AL;
 8000e4e:	4b0a      	ldr	r3, [pc, #40]	@ (8000e78 <LTCD__Init+0xb0>)
 8000e50:	2200      	movs	r2, #0
 8000e52:	60da      	str	r2, [r3, #12]
	hltdc.Init.PCPolarity = LTDC_PCPOLARITY_IPC;
 8000e54:	4b08      	ldr	r3, [pc, #32]	@ (8000e78 <LTCD__Init+0xb0>)
 8000e56:	2200      	movs	r2, #0
 8000e58:	611a      	str	r2, [r3, #16]

	LCD_GPIO_Init();
 8000e5a:	f7ff fea3 	bl	8000ba4 <LCD_GPIO_Init>

	if (HAL_LTDC_Init(&hltdc) != HAL_OK)
 8000e5e:	4806      	ldr	r0, [pc, #24]	@ (8000e78 <LTCD__Init+0xb0>)
 8000e60:	f003 fd02 	bl	8004868 <HAL_LTDC_Init>
 8000e64:	4603      	mov	r3, r0
 8000e66:	2b00      	cmp	r3, #0
 8000e68:	d001      	beq.n	8000e6e <LTCD__Init+0xa6>
	 {
	   LCD_Error_Handler();
 8000e6a:	f000 fbf1 	bl	8001650 <LCD_Error_Handler>
	 }

	ili9341_Init();
 8000e6e:	f000 fd55 	bl	800191c <ili9341_Init>
}
 8000e72:	bf00      	nop
 8000e74:	bd80      	pop	{r7, pc}
 8000e76:	bf00      	nop
 8000e78:	200000b4 	.word	0x200000b4
 8000e7c:	40016800 	.word	0x40016800
 8000e80:	2000015c 	.word	0x2000015c

08000e84 <LCD_Draw_Pixel>:
/*
 * This is really the only function needed.
 * All drawing consists of is manipulating the array.
 * Adding input sanitation should probably be done.
 */
void LCD_Draw_Pixel(uint16_t x, uint16_t y, uint16_t color){
 8000e84:	b480      	push	{r7}
 8000e86:	b083      	sub	sp, #12
 8000e88:	af00      	add	r7, sp, #0
 8000e8a:	4603      	mov	r3, r0
 8000e8c:	80fb      	strh	r3, [r7, #6]
 8000e8e:	460b      	mov	r3, r1
 8000e90:	80bb      	strh	r3, [r7, #4]
 8000e92:	4613      	mov	r3, r2
 8000e94:	807b      	strh	r3, [r7, #2]
	if(x < 0 || x > 239 || y < 0 || y > 319){
 8000e96:	88fb      	ldrh	r3, [r7, #6]
 8000e98:	2bef      	cmp	r3, #239	@ 0xef
 8000e9a:	d810      	bhi.n	8000ebe <LCD_Draw_Pixel+0x3a>
 8000e9c:	88bb      	ldrh	r3, [r7, #4]
 8000e9e:	f5b3 7fa0 	cmp.w	r3, #320	@ 0x140
 8000ea2:	d20c      	bcs.n	8000ebe <LCD_Draw_Pixel+0x3a>
		return;
	}
	frameBuffer[y*LCD_PIXEL_WIDTH+x] = color;  //You cannot do x*y to set the pixel.
 8000ea4:	88ba      	ldrh	r2, [r7, #4]
 8000ea6:	4613      	mov	r3, r2
 8000ea8:	011b      	lsls	r3, r3, #4
 8000eaa:	1a9b      	subs	r3, r3, r2
 8000eac:	011b      	lsls	r3, r3, #4
 8000eae:	461a      	mov	r2, r3
 8000eb0:	88fb      	ldrh	r3, [r7, #6]
 8000eb2:	4413      	add	r3, r2
 8000eb4:	4905      	ldr	r1, [pc, #20]	@ (8000ecc <LCD_Draw_Pixel+0x48>)
 8000eb6:	887a      	ldrh	r2, [r7, #2]
 8000eb8:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
 8000ebc:	e000      	b.n	8000ec0 <LCD_Draw_Pixel+0x3c>
		return;
 8000ebe:	bf00      	nop
}
 8000ec0:	370c      	adds	r7, #12
 8000ec2:	46bd      	mov	sp, r7
 8000ec4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ec8:	4770      	bx	lr
 8000eca:	bf00      	nop
 8000ecc:	20000190 	.word	0x20000190

08000ed0 <LCD_Draw_Vertical_Line>:
            }
        }
    }
}

void LCD_Draw_Vertical_Line(uint16_t x, uint16_t y, uint16_t len, uint16_t color){
 8000ed0:	b590      	push	{r4, r7, lr}
 8000ed2:	b085      	sub	sp, #20
 8000ed4:	af00      	add	r7, sp, #0
 8000ed6:	4604      	mov	r4, r0
 8000ed8:	4608      	mov	r0, r1
 8000eda:	4611      	mov	r1, r2
 8000edc:	461a      	mov	r2, r3
 8000ede:	4623      	mov	r3, r4
 8000ee0:	80fb      	strh	r3, [r7, #6]
 8000ee2:	4603      	mov	r3, r0
 8000ee4:	80bb      	strh	r3, [r7, #4]
 8000ee6:	460b      	mov	r3, r1
 8000ee8:	807b      	strh	r3, [r7, #2]
 8000eea:	4613      	mov	r3, r2
 8000eec:	803b      	strh	r3, [r7, #0]
	for (uint16_t i = 0; i < len; i++){
 8000eee:	2300      	movs	r3, #0
 8000ef0:	81fb      	strh	r3, [r7, #14]
 8000ef2:	e00b      	b.n	8000f0c <LCD_Draw_Vertical_Line+0x3c>
		LCD_Draw_Pixel(x, i+y, color);
 8000ef4:	89fa      	ldrh	r2, [r7, #14]
 8000ef6:	88bb      	ldrh	r3, [r7, #4]
 8000ef8:	4413      	add	r3, r2
 8000efa:	b299      	uxth	r1, r3
 8000efc:	883a      	ldrh	r2, [r7, #0]
 8000efe:	88fb      	ldrh	r3, [r7, #6]
 8000f00:	4618      	mov	r0, r3
 8000f02:	f7ff ffbf 	bl	8000e84 <LCD_Draw_Pixel>
	for (uint16_t i = 0; i < len; i++){
 8000f06:	89fb      	ldrh	r3, [r7, #14]
 8000f08:	3301      	adds	r3, #1
 8000f0a:	81fb      	strh	r3, [r7, #14]
 8000f0c:	89fa      	ldrh	r2, [r7, #14]
 8000f0e:	887b      	ldrh	r3, [r7, #2]
 8000f10:	429a      	cmp	r2, r3
 8000f12:	d3ef      	bcc.n	8000ef4 <LCD_Draw_Vertical_Line+0x24>
	}
}
 8000f14:	bf00      	nop
 8000f16:	bf00      	nop
 8000f18:	3714      	adds	r7, #20
 8000f1a:	46bd      	mov	sp, r7
 8000f1c:	bd90      	pop	{r4, r7, pc}

08000f1e <LCD_Draw_Horizontal_Line>:

void LCD_Draw_Horizontal_Line(uint16_t x, uint16_t y, uint16_t len, uint16_t color){
 8000f1e:	b590      	push	{r4, r7, lr}
 8000f20:	b085      	sub	sp, #20
 8000f22:	af00      	add	r7, sp, #0
 8000f24:	4604      	mov	r4, r0
 8000f26:	4608      	mov	r0, r1
 8000f28:	4611      	mov	r1, r2
 8000f2a:	461a      	mov	r2, r3
 8000f2c:	4623      	mov	r3, r4
 8000f2e:	80fb      	strh	r3, [r7, #6]
 8000f30:	4603      	mov	r3, r0
 8000f32:	80bb      	strh	r3, [r7, #4]
 8000f34:	460b      	mov	r3, r1
 8000f36:	807b      	strh	r3, [r7, #2]
 8000f38:	4613      	mov	r3, r2
 8000f3a:	803b      	strh	r3, [r7, #0]
	for (uint16_t i = 0; i < len; i++){
 8000f3c:	2300      	movs	r3, #0
 8000f3e:	81fb      	strh	r3, [r7, #14]
 8000f40:	e00b      	b.n	8000f5a <LCD_Draw_Horizontal_Line+0x3c>
		LCD_Draw_Pixel(i+x, y, color);
 8000f42:	89fa      	ldrh	r2, [r7, #14]
 8000f44:	88fb      	ldrh	r3, [r7, #6]
 8000f46:	4413      	add	r3, r2
 8000f48:	b29b      	uxth	r3, r3
 8000f4a:	883a      	ldrh	r2, [r7, #0]
 8000f4c:	88b9      	ldrh	r1, [r7, #4]
 8000f4e:	4618      	mov	r0, r3
 8000f50:	f7ff ff98 	bl	8000e84 <LCD_Draw_Pixel>
	for (uint16_t i = 0; i < len; i++){
 8000f54:	89fb      	ldrh	r3, [r7, #14]
 8000f56:	3301      	adds	r3, #1
 8000f58:	81fb      	strh	r3, [r7, #14]
 8000f5a:	89fa      	ldrh	r2, [r7, #14]
 8000f5c:	887b      	ldrh	r3, [r7, #2]
 8000f5e:	429a      	cmp	r2, r3
 8000f60:	d3ef      	bcc.n	8000f42 <LCD_Draw_Horizontal_Line+0x24>
	}
}
 8000f62:	bf00      	nop
 8000f64:	bf00      	nop
 8000f66:	3714      	adds	r7, #20
 8000f68:	46bd      	mov	sp, r7
 8000f6a:	bd90      	pop	{r4, r7, pc}

08000f6c <LCD_Clear>:

void LCD_Clear(uint8_t LayerIndex, uint16_t Color){
 8000f6c:	b480      	push	{r7}
 8000f6e:	b085      	sub	sp, #20
 8000f70:	af00      	add	r7, sp, #0
 8000f72:	4603      	mov	r3, r0
 8000f74:	460a      	mov	r2, r1
 8000f76:	71fb      	strb	r3, [r7, #7]
 8000f78:	4613      	mov	r3, r2
 8000f7a:	80bb      	strh	r3, [r7, #4]
	if(LayerIndex == 0){
 8000f7c:	79fb      	ldrb	r3, [r7, #7]
 8000f7e:	2b00      	cmp	r3, #0
 8000f80:	d10f      	bne.n	8000fa2 <LCD_Clear+0x36>
		for(uint32_t i = 0; i < LCD_PIXEL_WIDTH * LCD_PIXEL_HEIGHT; i++){
 8000f82:	2300      	movs	r3, #0
 8000f84:	60fb      	str	r3, [r7, #12]
 8000f86:	e007      	b.n	8000f98 <LCD_Clear+0x2c>
			frameBuffer[i] = Color;
 8000f88:	4912      	ldr	r1, [pc, #72]	@ (8000fd4 <LCD_Clear+0x68>)
 8000f8a:	68fb      	ldr	r3, [r7, #12]
 8000f8c:	88ba      	ldrh	r2, [r7, #4]
 8000f8e:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
		for(uint32_t i = 0; i < LCD_PIXEL_WIDTH * LCD_PIXEL_HEIGHT; i++){
 8000f92:	68fb      	ldr	r3, [r7, #12]
 8000f94:	3301      	adds	r3, #1
 8000f96:	60fb      	str	r3, [r7, #12]
 8000f98:	68fb      	ldr	r3, [r7, #12]
 8000f9a:	f5b3 3f96 	cmp.w	r3, #76800	@ 0x12c00
 8000f9e:	d3f3      	bcc.n	8000f88 <LCD_Clear+0x1c>
			frameBuffer[i] = Color;
		}
	}
	// What differentiates different layers?
	// Can you tag each pixel with a certain layer?
}
 8000fa0:	e011      	b.n	8000fc6 <LCD_Clear+0x5a>
	else if(LayerIndex == 1){
 8000fa2:	79fb      	ldrb	r3, [r7, #7]
 8000fa4:	2b01      	cmp	r3, #1
 8000fa6:	d10e      	bne.n	8000fc6 <LCD_Clear+0x5a>
		for(uint32_t i = 0; i < LCD_PIXEL_WIDTH * LCD_PIXEL_HEIGHT; i++){
 8000fa8:	2300      	movs	r3, #0
 8000faa:	60bb      	str	r3, [r7, #8]
 8000fac:	e007      	b.n	8000fbe <LCD_Clear+0x52>
			frameBuffer[i] = Color;
 8000fae:	4909      	ldr	r1, [pc, #36]	@ (8000fd4 <LCD_Clear+0x68>)
 8000fb0:	68bb      	ldr	r3, [r7, #8]
 8000fb2:	88ba      	ldrh	r2, [r7, #4]
 8000fb4:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
		for(uint32_t i = 0; i < LCD_PIXEL_WIDTH * LCD_PIXEL_HEIGHT; i++){
 8000fb8:	68bb      	ldr	r3, [r7, #8]
 8000fba:	3301      	adds	r3, #1
 8000fbc:	60bb      	str	r3, [r7, #8]
 8000fbe:	68bb      	ldr	r3, [r7, #8]
 8000fc0:	f5b3 3f96 	cmp.w	r3, #76800	@ 0x12c00
 8000fc4:	d3f3      	bcc.n	8000fae <LCD_Clear+0x42>
}
 8000fc6:	bf00      	nop
 8000fc8:	3714      	adds	r7, #20
 8000fca:	46bd      	mov	sp, r7
 8000fcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fd0:	4770      	bx	lr
 8000fd2:	bf00      	nop
 8000fd4:	20000190 	.word	0x20000190

08000fd8 <LCD_Draw_Rectangle_Empty>:

void LCD_Draw_Rectangle_Empty(uint16_t Xpos, uint16_t Ypos, uint16_t len, uint16_t height, uint16_t color){
 8000fd8:	b590      	push	{r4, r7, lr}
 8000fda:	b083      	sub	sp, #12
 8000fdc:	af00      	add	r7, sp, #0
 8000fde:	4604      	mov	r4, r0
 8000fe0:	4608      	mov	r0, r1
 8000fe2:	4611      	mov	r1, r2
 8000fe4:	461a      	mov	r2, r3
 8000fe6:	4623      	mov	r3, r4
 8000fe8:	80fb      	strh	r3, [r7, #6]
 8000fea:	4603      	mov	r3, r0
 8000fec:	80bb      	strh	r3, [r7, #4]
 8000fee:	460b      	mov	r3, r1
 8000ff0:	807b      	strh	r3, [r7, #2]
 8000ff2:	4613      	mov	r3, r2
 8000ff4:	803b      	strh	r3, [r7, #0]
	LCD_Draw_Vertical_Line(Xpos,Ypos,height,color);
 8000ff6:	8b3b      	ldrh	r3, [r7, #24]
 8000ff8:	883a      	ldrh	r2, [r7, #0]
 8000ffa:	88b9      	ldrh	r1, [r7, #4]
 8000ffc:	88f8      	ldrh	r0, [r7, #6]
 8000ffe:	f7ff ff67 	bl	8000ed0 <LCD_Draw_Vertical_Line>
	LCD_Draw_Vertical_Line(Xpos+len,Ypos,height,color);
 8001002:	88fa      	ldrh	r2, [r7, #6]
 8001004:	887b      	ldrh	r3, [r7, #2]
 8001006:	4413      	add	r3, r2
 8001008:	b298      	uxth	r0, r3
 800100a:	8b3b      	ldrh	r3, [r7, #24]
 800100c:	883a      	ldrh	r2, [r7, #0]
 800100e:	88b9      	ldrh	r1, [r7, #4]
 8001010:	f7ff ff5e 	bl	8000ed0 <LCD_Draw_Vertical_Line>
	LCD_Draw_Horizontal_Line(Xpos,Ypos,len,color);
 8001014:	8b3b      	ldrh	r3, [r7, #24]
 8001016:	887a      	ldrh	r2, [r7, #2]
 8001018:	88b9      	ldrh	r1, [r7, #4]
 800101a:	88f8      	ldrh	r0, [r7, #6]
 800101c:	f7ff ff7f 	bl	8000f1e <LCD_Draw_Horizontal_Line>
	LCD_Draw_Horizontal_Line(Xpos,Ypos+height,len,color);
 8001020:	88ba      	ldrh	r2, [r7, #4]
 8001022:	883b      	ldrh	r3, [r7, #0]
 8001024:	4413      	add	r3, r2
 8001026:	b299      	uxth	r1, r3
 8001028:	8b3b      	ldrh	r3, [r7, #24]
 800102a:	887a      	ldrh	r2, [r7, #2]
 800102c:	88f8      	ldrh	r0, [r7, #6]
 800102e:	f7ff ff76 	bl	8000f1e <LCD_Draw_Horizontal_Line>
}
 8001032:	bf00      	nop
 8001034:	370c      	adds	r7, #12
 8001036:	46bd      	mov	sp, r7
 8001038:	bd90      	pop	{r4, r7, pc}

0800103a <LCD_Draw_Rectangle_Fill>:

void LCD_Draw_Rectangle_Fill(uint16_t Xpos, uint16_t Ypos, uint16_t len, uint16_t height, uint16_t color){
 800103a:	b590      	push	{r4, r7, lr}
 800103c:	b085      	sub	sp, #20
 800103e:	af00      	add	r7, sp, #0
 8001040:	4604      	mov	r4, r0
 8001042:	4608      	mov	r0, r1
 8001044:	4611      	mov	r1, r2
 8001046:	461a      	mov	r2, r3
 8001048:	4623      	mov	r3, r4
 800104a:	80fb      	strh	r3, [r7, #6]
 800104c:	4603      	mov	r3, r0
 800104e:	80bb      	strh	r3, [r7, #4]
 8001050:	460b      	mov	r3, r1
 8001052:	807b      	strh	r3, [r7, #2]
 8001054:	4613      	mov	r3, r2
 8001056:	803b      	strh	r3, [r7, #0]
	for(int i = 0; i < len; i++){
 8001058:	2300      	movs	r3, #0
 800105a:	60fb      	str	r3, [r7, #12]
 800105c:	e00c      	b.n	8001078 <LCD_Draw_Rectangle_Fill+0x3e>
		//Draw a bunch of vertical lines from left to right
		LCD_Draw_Vertical_Line(Xpos+i,Ypos,height,color);
 800105e:	68fb      	ldr	r3, [r7, #12]
 8001060:	b29a      	uxth	r2, r3
 8001062:	88fb      	ldrh	r3, [r7, #6]
 8001064:	4413      	add	r3, r2
 8001066:	b298      	uxth	r0, r3
 8001068:	8c3b      	ldrh	r3, [r7, #32]
 800106a:	883a      	ldrh	r2, [r7, #0]
 800106c:	88b9      	ldrh	r1, [r7, #4]
 800106e:	f7ff ff2f 	bl	8000ed0 <LCD_Draw_Vertical_Line>
	for(int i = 0; i < len; i++){
 8001072:	68fb      	ldr	r3, [r7, #12]
 8001074:	3301      	adds	r3, #1
 8001076:	60fb      	str	r3, [r7, #12]
 8001078:	887b      	ldrh	r3, [r7, #2]
 800107a:	68fa      	ldr	r2, [r7, #12]
 800107c:	429a      	cmp	r2, r3
 800107e:	dbee      	blt.n	800105e <LCD_Draw_Rectangle_Fill+0x24>
	}
}
 8001080:	bf00      	nop
 8001082:	bf00      	nop
 8001084:	3714      	adds	r7, #20
 8001086:	46bd      	mov	sp, r7
 8001088:	bd90      	pop	{r4, r7, pc}

0800108a <LCD_Draw_OBlock>:

void LCD_Draw_OBlock(uint16_t Xpos, uint16_t Ypos){
 800108a:	b580      	push	{r7, lr}
 800108c:	b084      	sub	sp, #16
 800108e:	af02      	add	r7, sp, #8
 8001090:	4603      	mov	r3, r0
 8001092:	460a      	mov	r2, r1
 8001094:	80fb      	strh	r3, [r7, #6]
 8001096:	4613      	mov	r3, r2
 8001098:	80bb      	strh	r3, [r7, #4]
	LCD_Draw_Rectangle_Fill(Xpos,Ypos,BLOCK_LENGTH*2,BLOCK_LENGTH*2,LCD_COLOR_YELLOW);
 800109a:	88b9      	ldrh	r1, [r7, #4]
 800109c:	88f8      	ldrh	r0, [r7, #6]
 800109e:	f64f 73e0 	movw	r3, #65504	@ 0xffe0
 80010a2:	9300      	str	r3, [sp, #0]
 80010a4:	233c      	movs	r3, #60	@ 0x3c
 80010a6:	223c      	movs	r2, #60	@ 0x3c
 80010a8:	f7ff ffc7 	bl	800103a <LCD_Draw_Rectangle_Fill>
}
 80010ac:	bf00      	nop
 80010ae:	3708      	adds	r7, #8
 80010b0:	46bd      	mov	sp, r7
 80010b2:	bd80      	pop	{r7, pc}

080010b4 <LCD_Draw_IBlock>:
void LCD_Draw_IBlock(uint16_t Xpos, uint16_t Ypos, uint8_t orientation){
 80010b4:	b580      	push	{r7, lr}
 80010b6:	b084      	sub	sp, #16
 80010b8:	af02      	add	r7, sp, #8
 80010ba:	4603      	mov	r3, r0
 80010bc:	80fb      	strh	r3, [r7, #6]
 80010be:	460b      	mov	r3, r1
 80010c0:	80bb      	strh	r3, [r7, #4]
 80010c2:	4613      	mov	r3, r2
 80010c4:	70fb      	strb	r3, [r7, #3]
	switch(orientation % 2){
 80010c6:	78fb      	ldrb	r3, [r7, #3]
 80010c8:	f003 0301 	and.w	r3, r3, #1
 80010cc:	2b00      	cmp	r3, #0
 80010ce:	d002      	beq.n	80010d6 <LCD_Draw_IBlock+0x22>
 80010d0:	2b01      	cmp	r3, #1
 80010d2:	d00a      	beq.n	80010ea <LCD_Draw_IBlock+0x36>
		break;
	case 1:
		LCD_Draw_Rectangle_Fill(Xpos,Ypos,BLOCK_LENGTH*4,BLOCK_LENGTH,LCD_COLOR_CYAN);
		break;
	default:
		break;
 80010d4:	e013      	b.n	80010fe <LCD_Draw_IBlock+0x4a>
		LCD_Draw_Rectangle_Fill(Xpos,Ypos,BLOCK_LENGTH,BLOCK_LENGTH*4,LCD_COLOR_CYAN);
 80010d6:	88b9      	ldrh	r1, [r7, #4]
 80010d8:	88f8      	ldrh	r0, [r7, #6]
 80010da:	f647 73ff 	movw	r3, #32767	@ 0x7fff
 80010de:	9300      	str	r3, [sp, #0]
 80010e0:	2378      	movs	r3, #120	@ 0x78
 80010e2:	221e      	movs	r2, #30
 80010e4:	f7ff ffa9 	bl	800103a <LCD_Draw_Rectangle_Fill>
		break;
 80010e8:	e009      	b.n	80010fe <LCD_Draw_IBlock+0x4a>
		LCD_Draw_Rectangle_Fill(Xpos,Ypos,BLOCK_LENGTH*4,BLOCK_LENGTH,LCD_COLOR_CYAN);
 80010ea:	88b9      	ldrh	r1, [r7, #4]
 80010ec:	88f8      	ldrh	r0, [r7, #6]
 80010ee:	f647 73ff 	movw	r3, #32767	@ 0x7fff
 80010f2:	9300      	str	r3, [sp, #0]
 80010f4:	231e      	movs	r3, #30
 80010f6:	2278      	movs	r2, #120	@ 0x78
 80010f8:	f7ff ff9f 	bl	800103a <LCD_Draw_Rectangle_Fill>
		break;
 80010fc:	bf00      	nop
	}
}
 80010fe:	bf00      	nop
 8001100:	3708      	adds	r7, #8
 8001102:	46bd      	mov	sp, r7
 8001104:	bd80      	pop	{r7, pc}

08001106 <LCD_Draw_SBlock>:
void LCD_Draw_SBlock(uint16_t Xpos, uint16_t Ypos, uint8_t orientation){
 8001106:	b580      	push	{r7, lr}
 8001108:	b084      	sub	sp, #16
 800110a:	af02      	add	r7, sp, #8
 800110c:	4603      	mov	r3, r0
 800110e:	80fb      	strh	r3, [r7, #6]
 8001110:	460b      	mov	r3, r1
 8001112:	80bb      	strh	r3, [r7, #4]
 8001114:	4613      	mov	r3, r2
 8001116:	70fb      	strb	r3, [r7, #3]
	switch(orientation % 2){
 8001118:	78fb      	ldrb	r3, [r7, #3]
 800111a:	f003 0301 	and.w	r3, r3, #1
 800111e:	2b00      	cmp	r3, #0
 8001120:	d002      	beq.n	8001128 <LCD_Draw_SBlock+0x22>
 8001122:	2b01      	cmp	r3, #1
 8001124:	d017      	beq.n	8001156 <LCD_Draw_SBlock+0x50>
	case 1:
		LCD_Draw_Rectangle_Fill(Xpos,Ypos,BLOCK_LENGTH,BLOCK_LENGTH*2,LCD_COLOR_RED);
		LCD_Draw_Rectangle_Fill(Xpos+BLOCK_LENGTH,Ypos+BLOCK_LENGTH,BLOCK_LENGTH,BLOCK_LENGTH*2,LCD_COLOR_RED);
		break;
	default:
		break;
 8001126:	e02d      	b.n	8001184 <LCD_Draw_SBlock+0x7e>
		LCD_Draw_Rectangle_Fill(Xpos,Ypos,BLOCK_LENGTH*2,BLOCK_LENGTH,LCD_COLOR_RED);
 8001128:	88b9      	ldrh	r1, [r7, #4]
 800112a:	88f8      	ldrh	r0, [r7, #6]
 800112c:	f44f 4378 	mov.w	r3, #63488	@ 0xf800
 8001130:	9300      	str	r3, [sp, #0]
 8001132:	231e      	movs	r3, #30
 8001134:	223c      	movs	r2, #60	@ 0x3c
 8001136:	f7ff ff80 	bl	800103a <LCD_Draw_Rectangle_Fill>
		LCD_Draw_Rectangle_Fill(Xpos-BLOCK_LENGTH,Ypos+BLOCK_LENGTH,BLOCK_LENGTH*2,BLOCK_LENGTH,LCD_COLOR_RED);
 800113a:	88fb      	ldrh	r3, [r7, #6]
 800113c:	3b1e      	subs	r3, #30
 800113e:	b298      	uxth	r0, r3
 8001140:	88bb      	ldrh	r3, [r7, #4]
 8001142:	331e      	adds	r3, #30
 8001144:	b299      	uxth	r1, r3
 8001146:	f44f 4378 	mov.w	r3, #63488	@ 0xf800
 800114a:	9300      	str	r3, [sp, #0]
 800114c:	231e      	movs	r3, #30
 800114e:	223c      	movs	r2, #60	@ 0x3c
 8001150:	f7ff ff73 	bl	800103a <LCD_Draw_Rectangle_Fill>
		break;
 8001154:	e016      	b.n	8001184 <LCD_Draw_SBlock+0x7e>
		LCD_Draw_Rectangle_Fill(Xpos,Ypos,BLOCK_LENGTH,BLOCK_LENGTH*2,LCD_COLOR_RED);
 8001156:	88b9      	ldrh	r1, [r7, #4]
 8001158:	88f8      	ldrh	r0, [r7, #6]
 800115a:	f44f 4378 	mov.w	r3, #63488	@ 0xf800
 800115e:	9300      	str	r3, [sp, #0]
 8001160:	233c      	movs	r3, #60	@ 0x3c
 8001162:	221e      	movs	r2, #30
 8001164:	f7ff ff69 	bl	800103a <LCD_Draw_Rectangle_Fill>
		LCD_Draw_Rectangle_Fill(Xpos+BLOCK_LENGTH,Ypos+BLOCK_LENGTH,BLOCK_LENGTH,BLOCK_LENGTH*2,LCD_COLOR_RED);
 8001168:	88fb      	ldrh	r3, [r7, #6]
 800116a:	331e      	adds	r3, #30
 800116c:	b298      	uxth	r0, r3
 800116e:	88bb      	ldrh	r3, [r7, #4]
 8001170:	331e      	adds	r3, #30
 8001172:	b299      	uxth	r1, r3
 8001174:	f44f 4378 	mov.w	r3, #63488	@ 0xf800
 8001178:	9300      	str	r3, [sp, #0]
 800117a:	233c      	movs	r3, #60	@ 0x3c
 800117c:	221e      	movs	r2, #30
 800117e:	f7ff ff5c 	bl	800103a <LCD_Draw_Rectangle_Fill>
		break;
 8001182:	bf00      	nop
	}
}
 8001184:	bf00      	nop
 8001186:	3708      	adds	r7, #8
 8001188:	46bd      	mov	sp, r7
 800118a:	bd80      	pop	{r7, pc}

0800118c <LCD_Draw_ZBlock>:
void LCD_Draw_ZBlock(uint16_t Xpos, uint16_t Ypos, uint8_t orientation){
 800118c:	b580      	push	{r7, lr}
 800118e:	b084      	sub	sp, #16
 8001190:	af02      	add	r7, sp, #8
 8001192:	4603      	mov	r3, r0
 8001194:	80fb      	strh	r3, [r7, #6]
 8001196:	460b      	mov	r3, r1
 8001198:	80bb      	strh	r3, [r7, #4]
 800119a:	4613      	mov	r3, r2
 800119c:	70fb      	strb	r3, [r7, #3]
	switch(orientation % 2){
 800119e:	78fb      	ldrb	r3, [r7, #3]
 80011a0:	f003 0301 	and.w	r3, r3, #1
 80011a4:	2b00      	cmp	r3, #0
 80011a6:	d002      	beq.n	80011ae <LCD_Draw_ZBlock+0x22>
 80011a8:	2b01      	cmp	r3, #1
 80011aa:	d017      	beq.n	80011dc <LCD_Draw_ZBlock+0x50>
	case 1:
		LCD_Draw_Rectangle_Fill(Xpos,Ypos,BLOCK_LENGTH,BLOCK_LENGTH*2,LCD_COLOR_GREEN);
		LCD_Draw_Rectangle_Fill(Xpos-BLOCK_LENGTH,Ypos+BLOCK_LENGTH,BLOCK_LENGTH,BLOCK_LENGTH*2,LCD_COLOR_GREEN);
		break;
	default:
		break;
 80011ac:	e02d      	b.n	800120a <LCD_Draw_ZBlock+0x7e>
		LCD_Draw_Rectangle_Fill(Xpos,Ypos,BLOCK_LENGTH*2,BLOCK_LENGTH,LCD_COLOR_GREEN);
 80011ae:	88b9      	ldrh	r1, [r7, #4]
 80011b0:	88f8      	ldrh	r0, [r7, #6]
 80011b2:	f44f 63fc 	mov.w	r3, #2016	@ 0x7e0
 80011b6:	9300      	str	r3, [sp, #0]
 80011b8:	231e      	movs	r3, #30
 80011ba:	223c      	movs	r2, #60	@ 0x3c
 80011bc:	f7ff ff3d 	bl	800103a <LCD_Draw_Rectangle_Fill>
		LCD_Draw_Rectangle_Fill(Xpos+BLOCK_LENGTH,Ypos+BLOCK_LENGTH,BLOCK_LENGTH*2,BLOCK_LENGTH,LCD_COLOR_GREEN);
 80011c0:	88fb      	ldrh	r3, [r7, #6]
 80011c2:	331e      	adds	r3, #30
 80011c4:	b298      	uxth	r0, r3
 80011c6:	88bb      	ldrh	r3, [r7, #4]
 80011c8:	331e      	adds	r3, #30
 80011ca:	b299      	uxth	r1, r3
 80011cc:	f44f 63fc 	mov.w	r3, #2016	@ 0x7e0
 80011d0:	9300      	str	r3, [sp, #0]
 80011d2:	231e      	movs	r3, #30
 80011d4:	223c      	movs	r2, #60	@ 0x3c
 80011d6:	f7ff ff30 	bl	800103a <LCD_Draw_Rectangle_Fill>
		break;
 80011da:	e016      	b.n	800120a <LCD_Draw_ZBlock+0x7e>
		LCD_Draw_Rectangle_Fill(Xpos,Ypos,BLOCK_LENGTH,BLOCK_LENGTH*2,LCD_COLOR_GREEN);
 80011dc:	88b9      	ldrh	r1, [r7, #4]
 80011de:	88f8      	ldrh	r0, [r7, #6]
 80011e0:	f44f 63fc 	mov.w	r3, #2016	@ 0x7e0
 80011e4:	9300      	str	r3, [sp, #0]
 80011e6:	233c      	movs	r3, #60	@ 0x3c
 80011e8:	221e      	movs	r2, #30
 80011ea:	f7ff ff26 	bl	800103a <LCD_Draw_Rectangle_Fill>
		LCD_Draw_Rectangle_Fill(Xpos-BLOCK_LENGTH,Ypos+BLOCK_LENGTH,BLOCK_LENGTH,BLOCK_LENGTH*2,LCD_COLOR_GREEN);
 80011ee:	88fb      	ldrh	r3, [r7, #6]
 80011f0:	3b1e      	subs	r3, #30
 80011f2:	b298      	uxth	r0, r3
 80011f4:	88bb      	ldrh	r3, [r7, #4]
 80011f6:	331e      	adds	r3, #30
 80011f8:	b299      	uxth	r1, r3
 80011fa:	f44f 63fc 	mov.w	r3, #2016	@ 0x7e0
 80011fe:	9300      	str	r3, [sp, #0]
 8001200:	233c      	movs	r3, #60	@ 0x3c
 8001202:	221e      	movs	r2, #30
 8001204:	f7ff ff19 	bl	800103a <LCD_Draw_Rectangle_Fill>
		break;
 8001208:	bf00      	nop
	}
}
 800120a:	bf00      	nop
 800120c:	3708      	adds	r7, #8
 800120e:	46bd      	mov	sp, r7
 8001210:	bd80      	pop	{r7, pc}
	...

08001214 <LCD_Draw_LBlock>:
void LCD_Draw_LBlock(uint16_t Xpos, uint16_t Ypos, uint8_t orientation){
 8001214:	b580      	push	{r7, lr}
 8001216:	b084      	sub	sp, #16
 8001218:	af02      	add	r7, sp, #8
 800121a:	4603      	mov	r3, r0
 800121c:	80fb      	strh	r3, [r7, #6]
 800121e:	460b      	mov	r3, r1
 8001220:	80bb      	strh	r3, [r7, #4]
 8001222:	4613      	mov	r3, r2
 8001224:	70fb      	strb	r3, [r7, #3]
	switch(orientation % 4){
 8001226:	78fb      	ldrb	r3, [r7, #3]
 8001228:	f003 0303 	and.w	r3, r3, #3
 800122c:	2b03      	cmp	r3, #3
 800122e:	d865      	bhi.n	80012fc <LCD_Draw_LBlock+0xe8>
 8001230:	a201      	add	r2, pc, #4	@ (adr r2, 8001238 <LCD_Draw_LBlock+0x24>)
 8001232:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001236:	bf00      	nop
 8001238:	08001249 	.word	0x08001249
 800123c:	08001277 	.word	0x08001277
 8001240:	080012a1 	.word	0x080012a1
 8001244:	080012cf 	.word	0x080012cf
	case 0:
		LCD_Draw_Rectangle_Fill(Xpos,Ypos,BLOCK_LENGTH,BLOCK_LENGTH*3,LCD_COLOR_ORANGE);
 8001248:	88b9      	ldrh	r1, [r7, #4]
 800124a:	88f8      	ldrh	r0, [r7, #6]
 800124c:	f64f 53ce 	movw	r3, #64974	@ 0xfdce
 8001250:	9300      	str	r3, [sp, #0]
 8001252:	235a      	movs	r3, #90	@ 0x5a
 8001254:	221e      	movs	r2, #30
 8001256:	f7ff fef0 	bl	800103a <LCD_Draw_Rectangle_Fill>
		LCD_Draw_Rectangle_Fill(Xpos+BLOCK_LENGTH,Ypos+(BLOCK_LENGTH*2),BLOCK_LENGTH,BLOCK_LENGTH,LCD_COLOR_ORANGE);
 800125a:	88fb      	ldrh	r3, [r7, #6]
 800125c:	331e      	adds	r3, #30
 800125e:	b298      	uxth	r0, r3
 8001260:	88bb      	ldrh	r3, [r7, #4]
 8001262:	333c      	adds	r3, #60	@ 0x3c
 8001264:	b299      	uxth	r1, r3
 8001266:	f64f 53ce 	movw	r3, #64974	@ 0xfdce
 800126a:	9300      	str	r3, [sp, #0]
 800126c:	231e      	movs	r3, #30
 800126e:	221e      	movs	r2, #30
 8001270:	f7ff fee3 	bl	800103a <LCD_Draw_Rectangle_Fill>
		break;
 8001274:	e043      	b.n	80012fe <LCD_Draw_LBlock+0xea>
	case 1:
		LCD_Draw_Rectangle_Fill(Xpos,Ypos,BLOCK_LENGTH*3,BLOCK_LENGTH,LCD_COLOR_ORANGE);
 8001276:	88b9      	ldrh	r1, [r7, #4]
 8001278:	88f8      	ldrh	r0, [r7, #6]
 800127a:	f64f 53ce 	movw	r3, #64974	@ 0xfdce
 800127e:	9300      	str	r3, [sp, #0]
 8001280:	231e      	movs	r3, #30
 8001282:	225a      	movs	r2, #90	@ 0x5a
 8001284:	f7ff fed9 	bl	800103a <LCD_Draw_Rectangle_Fill>
		LCD_Draw_Rectangle_Fill(Xpos,Ypos+BLOCK_LENGTH,BLOCK_LENGTH,BLOCK_LENGTH,LCD_COLOR_ORANGE);
 8001288:	88bb      	ldrh	r3, [r7, #4]
 800128a:	331e      	adds	r3, #30
 800128c:	b299      	uxth	r1, r3
 800128e:	88f8      	ldrh	r0, [r7, #6]
 8001290:	f64f 53ce 	movw	r3, #64974	@ 0xfdce
 8001294:	9300      	str	r3, [sp, #0]
 8001296:	231e      	movs	r3, #30
 8001298:	221e      	movs	r2, #30
 800129a:	f7ff fece 	bl	800103a <LCD_Draw_Rectangle_Fill>
		break;
 800129e:	e02e      	b.n	80012fe <LCD_Draw_LBlock+0xea>
	case 2:
		LCD_Draw_Rectangle_Fill(Xpos,Ypos,BLOCK_LENGTH*2,BLOCK_LENGTH,LCD_COLOR_ORANGE);
 80012a0:	88b9      	ldrh	r1, [r7, #4]
 80012a2:	88f8      	ldrh	r0, [r7, #6]
 80012a4:	f64f 53ce 	movw	r3, #64974	@ 0xfdce
 80012a8:	9300      	str	r3, [sp, #0]
 80012aa:	231e      	movs	r3, #30
 80012ac:	223c      	movs	r2, #60	@ 0x3c
 80012ae:	f7ff fec4 	bl	800103a <LCD_Draw_Rectangle_Fill>
		LCD_Draw_Rectangle_Fill(Xpos+BLOCK_LENGTH,Ypos+BLOCK_LENGTH,BLOCK_LENGTH,BLOCK_LENGTH*2,LCD_COLOR_ORANGE);
 80012b2:	88fb      	ldrh	r3, [r7, #6]
 80012b4:	331e      	adds	r3, #30
 80012b6:	b298      	uxth	r0, r3
 80012b8:	88bb      	ldrh	r3, [r7, #4]
 80012ba:	331e      	adds	r3, #30
 80012bc:	b299      	uxth	r1, r3
 80012be:	f64f 53ce 	movw	r3, #64974	@ 0xfdce
 80012c2:	9300      	str	r3, [sp, #0]
 80012c4:	233c      	movs	r3, #60	@ 0x3c
 80012c6:	221e      	movs	r2, #30
 80012c8:	f7ff feb7 	bl	800103a <LCD_Draw_Rectangle_Fill>
		break;
 80012cc:	e017      	b.n	80012fe <LCD_Draw_LBlock+0xea>
	case 3:
		LCD_Draw_Rectangle_Fill(Xpos,Ypos,BLOCK_LENGTH*3,BLOCK_LENGTH,LCD_COLOR_ORANGE);
 80012ce:	88b9      	ldrh	r1, [r7, #4]
 80012d0:	88f8      	ldrh	r0, [r7, #6]
 80012d2:	f64f 53ce 	movw	r3, #64974	@ 0xfdce
 80012d6:	9300      	str	r3, [sp, #0]
 80012d8:	231e      	movs	r3, #30
 80012da:	225a      	movs	r2, #90	@ 0x5a
 80012dc:	f7ff fead 	bl	800103a <LCD_Draw_Rectangle_Fill>
		LCD_Draw_Rectangle_Fill(Xpos+(BLOCK_LENGTH*2),Ypos-BLOCK_LENGTH,BLOCK_LENGTH,BLOCK_LENGTH,LCD_COLOR_ORANGE);
 80012e0:	88fb      	ldrh	r3, [r7, #6]
 80012e2:	333c      	adds	r3, #60	@ 0x3c
 80012e4:	b298      	uxth	r0, r3
 80012e6:	88bb      	ldrh	r3, [r7, #4]
 80012e8:	3b1e      	subs	r3, #30
 80012ea:	b299      	uxth	r1, r3
 80012ec:	f64f 53ce 	movw	r3, #64974	@ 0xfdce
 80012f0:	9300      	str	r3, [sp, #0]
 80012f2:	231e      	movs	r3, #30
 80012f4:	221e      	movs	r2, #30
 80012f6:	f7ff fea0 	bl	800103a <LCD_Draw_Rectangle_Fill>
		break;
 80012fa:	e000      	b.n	80012fe <LCD_Draw_LBlock+0xea>
	default:
		break;
 80012fc:	bf00      	nop
	}
}
 80012fe:	bf00      	nop
 8001300:	3708      	adds	r7, #8
 8001302:	46bd      	mov	sp, r7
 8001304:	bd80      	pop	{r7, pc}
 8001306:	bf00      	nop

08001308 <LCD_Draw_JBlock>:
void LCD_Draw_JBlock(uint16_t Xpos, uint16_t Ypos, uint8_t orientation){
 8001308:	b580      	push	{r7, lr}
 800130a:	b084      	sub	sp, #16
 800130c:	af02      	add	r7, sp, #8
 800130e:	4603      	mov	r3, r0
 8001310:	80fb      	strh	r3, [r7, #6]
 8001312:	460b      	mov	r3, r1
 8001314:	80bb      	strh	r3, [r7, #4]
 8001316:	4613      	mov	r3, r2
 8001318:	70fb      	strb	r3, [r7, #3]
	switch(orientation % 4){
 800131a:	78fb      	ldrb	r3, [r7, #3]
 800131c:	f003 0303 	and.w	r3, r3, #3
 8001320:	2b03      	cmp	r3, #3
 8001322:	d863      	bhi.n	80013ec <LCD_Draw_JBlock+0xe4>
 8001324:	a201      	add	r2, pc, #4	@ (adr r2, 800132c <LCD_Draw_JBlock+0x24>)
 8001326:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800132a:	bf00      	nop
 800132c:	0800133d 	.word	0x0800133d
 8001330:	0800136b 	.word	0x0800136b
 8001334:	08001395 	.word	0x08001395
 8001338:	080013bf 	.word	0x080013bf
	case 0:
		LCD_Draw_Rectangle_Fill(Xpos,Ypos,BLOCK_LENGTH,BLOCK_LENGTH*3,LCD_COLOR_PINK);
 800133c:	88b9      	ldrh	r1, [r7, #4]
 800133e:	88f8      	ldrh	r0, [r7, #6]
 8001340:	f64f 43b5 	movw	r3, #64693	@ 0xfcb5
 8001344:	9300      	str	r3, [sp, #0]
 8001346:	235a      	movs	r3, #90	@ 0x5a
 8001348:	221e      	movs	r2, #30
 800134a:	f7ff fe76 	bl	800103a <LCD_Draw_Rectangle_Fill>
		LCD_Draw_Rectangle_Fill(Xpos-BLOCK_LENGTH,Ypos+(BLOCK_LENGTH*2),BLOCK_LENGTH,BLOCK_LENGTH,LCD_COLOR_PINK);
 800134e:	88fb      	ldrh	r3, [r7, #6]
 8001350:	3b1e      	subs	r3, #30
 8001352:	b298      	uxth	r0, r3
 8001354:	88bb      	ldrh	r3, [r7, #4]
 8001356:	333c      	adds	r3, #60	@ 0x3c
 8001358:	b299      	uxth	r1, r3
 800135a:	f64f 43b5 	movw	r3, #64693	@ 0xfcb5
 800135e:	9300      	str	r3, [sp, #0]
 8001360:	231e      	movs	r3, #30
 8001362:	221e      	movs	r2, #30
 8001364:	f7ff fe69 	bl	800103a <LCD_Draw_Rectangle_Fill>
		break;
 8001368:	e041      	b.n	80013ee <LCD_Draw_JBlock+0xe6>
	case 1:
		LCD_Draw_Rectangle_Fill(Xpos,Ypos,BLOCK_LENGTH*3,BLOCK_LENGTH,LCD_COLOR_PINK);
 800136a:	88b9      	ldrh	r1, [r7, #4]
 800136c:	88f8      	ldrh	r0, [r7, #6]
 800136e:	f64f 43b5 	movw	r3, #64693	@ 0xfcb5
 8001372:	9300      	str	r3, [sp, #0]
 8001374:	231e      	movs	r3, #30
 8001376:	225a      	movs	r2, #90	@ 0x5a
 8001378:	f7ff fe5f 	bl	800103a <LCD_Draw_Rectangle_Fill>
		LCD_Draw_Rectangle_Fill(Xpos,Ypos-BLOCK_LENGTH,BLOCK_LENGTH,BLOCK_LENGTH,LCD_COLOR_PINK);
 800137c:	88bb      	ldrh	r3, [r7, #4]
 800137e:	3b1e      	subs	r3, #30
 8001380:	b299      	uxth	r1, r3
 8001382:	88f8      	ldrh	r0, [r7, #6]
 8001384:	f64f 43b5 	movw	r3, #64693	@ 0xfcb5
 8001388:	9300      	str	r3, [sp, #0]
 800138a:	231e      	movs	r3, #30
 800138c:	221e      	movs	r2, #30
 800138e:	f7ff fe54 	bl	800103a <LCD_Draw_Rectangle_Fill>
		break;
 8001392:	e02c      	b.n	80013ee <LCD_Draw_JBlock+0xe6>
	case 2:
		LCD_Draw_Rectangle_Fill(Xpos,Ypos,BLOCK_LENGTH,BLOCK_LENGTH*3,LCD_COLOR_PINK);
 8001394:	88b9      	ldrh	r1, [r7, #4]
 8001396:	88f8      	ldrh	r0, [r7, #6]
 8001398:	f64f 43b5 	movw	r3, #64693	@ 0xfcb5
 800139c:	9300      	str	r3, [sp, #0]
 800139e:	235a      	movs	r3, #90	@ 0x5a
 80013a0:	221e      	movs	r2, #30
 80013a2:	f7ff fe4a 	bl	800103a <LCD_Draw_Rectangle_Fill>
		LCD_Draw_Rectangle_Fill(Xpos+BLOCK_LENGTH,Ypos,BLOCK_LENGTH,BLOCK_LENGTH,LCD_COLOR_PINK);
 80013a6:	88fb      	ldrh	r3, [r7, #6]
 80013a8:	331e      	adds	r3, #30
 80013aa:	b298      	uxth	r0, r3
 80013ac:	88b9      	ldrh	r1, [r7, #4]
 80013ae:	f64f 43b5 	movw	r3, #64693	@ 0xfcb5
 80013b2:	9300      	str	r3, [sp, #0]
 80013b4:	231e      	movs	r3, #30
 80013b6:	221e      	movs	r2, #30
 80013b8:	f7ff fe3f 	bl	800103a <LCD_Draw_Rectangle_Fill>
		break;
 80013bc:	e017      	b.n	80013ee <LCD_Draw_JBlock+0xe6>
	case 3:
		LCD_Draw_Rectangle_Fill(Xpos,Ypos,BLOCK_LENGTH*3,BLOCK_LENGTH,LCD_COLOR_PINK);
 80013be:	88b9      	ldrh	r1, [r7, #4]
 80013c0:	88f8      	ldrh	r0, [r7, #6]
 80013c2:	f64f 43b5 	movw	r3, #64693	@ 0xfcb5
 80013c6:	9300      	str	r3, [sp, #0]
 80013c8:	231e      	movs	r3, #30
 80013ca:	225a      	movs	r2, #90	@ 0x5a
 80013cc:	f7ff fe35 	bl	800103a <LCD_Draw_Rectangle_Fill>
		LCD_Draw_Rectangle_Fill(Xpos+(BLOCK_LENGTH+2),Ypos+BLOCK_LENGTH,BLOCK_LENGTH,BLOCK_LENGTH,LCD_COLOR_PINK);
 80013d0:	88fb      	ldrh	r3, [r7, #6]
 80013d2:	3320      	adds	r3, #32
 80013d4:	b298      	uxth	r0, r3
 80013d6:	88bb      	ldrh	r3, [r7, #4]
 80013d8:	331e      	adds	r3, #30
 80013da:	b299      	uxth	r1, r3
 80013dc:	f64f 43b5 	movw	r3, #64693	@ 0xfcb5
 80013e0:	9300      	str	r3, [sp, #0]
 80013e2:	231e      	movs	r3, #30
 80013e4:	221e      	movs	r2, #30
 80013e6:	f7ff fe28 	bl	800103a <LCD_Draw_Rectangle_Fill>
		break;
 80013ea:	e000      	b.n	80013ee <LCD_Draw_JBlock+0xe6>
	default:
		break;
 80013ec:	bf00      	nop
	}
}
 80013ee:	bf00      	nop
 80013f0:	3708      	adds	r7, #8
 80013f2:	46bd      	mov	sp, r7
 80013f4:	bd80      	pop	{r7, pc}
 80013f6:	bf00      	nop

080013f8 <LCD_Draw_TBlock>:
void LCD_Draw_TBlock(uint16_t Xpos, uint16_t Ypos, uint8_t orientation){
 80013f8:	b580      	push	{r7, lr}
 80013fa:	b084      	sub	sp, #16
 80013fc:	af02      	add	r7, sp, #8
 80013fe:	4603      	mov	r3, r0
 8001400:	80fb      	strh	r3, [r7, #6]
 8001402:	460b      	mov	r3, r1
 8001404:	80bb      	strh	r3, [r7, #4]
 8001406:	4613      	mov	r3, r2
 8001408:	70fb      	strb	r3, [r7, #3]
	switch(orientation % 4){
 800140a:	78fb      	ldrb	r3, [r7, #3]
 800140c:	f003 0303 	and.w	r3, r3, #3
 8001410:	2b03      	cmp	r3, #3
 8001412:	d867      	bhi.n	80014e4 <LCD_Draw_TBlock+0xec>
 8001414:	a201      	add	r2, pc, #4	@ (adr r2, 800141c <LCD_Draw_TBlock+0x24>)
 8001416:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800141a:	bf00      	nop
 800141c:	0800142d 	.word	0x0800142d
 8001420:	0800145b 	.word	0x0800145b
 8001424:	08001489 	.word	0x08001489
 8001428:	080014b7 	.word	0x080014b7
	case 0:
		LCD_Draw_Rectangle_Fill(Xpos,Ypos,BLOCK_LENGTH*3,BLOCK_LENGTH,LCD_COLOR_PURPLE);
 800142c:	88b9      	ldrh	r1, [r7, #4]
 800142e:	88f8      	ldrh	r0, [r7, #6]
 8001430:	f64d 23bf 	movw	r3, #55999	@ 0xdabf
 8001434:	9300      	str	r3, [sp, #0]
 8001436:	231e      	movs	r3, #30
 8001438:	225a      	movs	r2, #90	@ 0x5a
 800143a:	f7ff fdfe 	bl	800103a <LCD_Draw_Rectangle_Fill>
		LCD_Draw_Rectangle_Fill(Xpos+BLOCK_LENGTH,Ypos+BLOCK_LENGTH,BLOCK_LENGTH,BLOCK_LENGTH,LCD_COLOR_PURPLE);
 800143e:	88fb      	ldrh	r3, [r7, #6]
 8001440:	331e      	adds	r3, #30
 8001442:	b298      	uxth	r0, r3
 8001444:	88bb      	ldrh	r3, [r7, #4]
 8001446:	331e      	adds	r3, #30
 8001448:	b299      	uxth	r1, r3
 800144a:	f64d 23bf 	movw	r3, #55999	@ 0xdabf
 800144e:	9300      	str	r3, [sp, #0]
 8001450:	231e      	movs	r3, #30
 8001452:	221e      	movs	r2, #30
 8001454:	f7ff fdf1 	bl	800103a <LCD_Draw_Rectangle_Fill>
		break;
 8001458:	e045      	b.n	80014e6 <LCD_Draw_TBlock+0xee>
	case 1:
		LCD_Draw_Rectangle_Fill(Xpos,Ypos,BLOCK_LENGTH,BLOCK_LENGTH*3,LCD_COLOR_PURPLE);
 800145a:	88b9      	ldrh	r1, [r7, #4]
 800145c:	88f8      	ldrh	r0, [r7, #6]
 800145e:	f64d 23bf 	movw	r3, #55999	@ 0xdabf
 8001462:	9300      	str	r3, [sp, #0]
 8001464:	235a      	movs	r3, #90	@ 0x5a
 8001466:	221e      	movs	r2, #30
 8001468:	f7ff fde7 	bl	800103a <LCD_Draw_Rectangle_Fill>
		LCD_Draw_Rectangle_Fill(Xpos-BLOCK_LENGTH,Ypos+BLOCK_LENGTH,BLOCK_LENGTH,BLOCK_LENGTH,LCD_COLOR_PURPLE);
 800146c:	88fb      	ldrh	r3, [r7, #6]
 800146e:	3b1e      	subs	r3, #30
 8001470:	b298      	uxth	r0, r3
 8001472:	88bb      	ldrh	r3, [r7, #4]
 8001474:	331e      	adds	r3, #30
 8001476:	b299      	uxth	r1, r3
 8001478:	f64d 23bf 	movw	r3, #55999	@ 0xdabf
 800147c:	9300      	str	r3, [sp, #0]
 800147e:	231e      	movs	r3, #30
 8001480:	221e      	movs	r2, #30
 8001482:	f7ff fdda 	bl	800103a <LCD_Draw_Rectangle_Fill>
		break;
 8001486:	e02e      	b.n	80014e6 <LCD_Draw_TBlock+0xee>
	case 2:
		LCD_Draw_Rectangle_Fill(Xpos,Ypos,BLOCK_LENGTH*3,BLOCK_LENGTH,LCD_COLOR_PURPLE);
 8001488:	88b9      	ldrh	r1, [r7, #4]
 800148a:	88f8      	ldrh	r0, [r7, #6]
 800148c:	f64d 23bf 	movw	r3, #55999	@ 0xdabf
 8001490:	9300      	str	r3, [sp, #0]
 8001492:	231e      	movs	r3, #30
 8001494:	225a      	movs	r2, #90	@ 0x5a
 8001496:	f7ff fdd0 	bl	800103a <LCD_Draw_Rectangle_Fill>
		LCD_Draw_Rectangle_Fill(Xpos+BLOCK_LENGTH,Ypos-BLOCK_LENGTH,BLOCK_LENGTH,BLOCK_LENGTH,LCD_COLOR_PURPLE);
 800149a:	88fb      	ldrh	r3, [r7, #6]
 800149c:	331e      	adds	r3, #30
 800149e:	b298      	uxth	r0, r3
 80014a0:	88bb      	ldrh	r3, [r7, #4]
 80014a2:	3b1e      	subs	r3, #30
 80014a4:	b299      	uxth	r1, r3
 80014a6:	f64d 23bf 	movw	r3, #55999	@ 0xdabf
 80014aa:	9300      	str	r3, [sp, #0]
 80014ac:	231e      	movs	r3, #30
 80014ae:	221e      	movs	r2, #30
 80014b0:	f7ff fdc3 	bl	800103a <LCD_Draw_Rectangle_Fill>
		break;
 80014b4:	e017      	b.n	80014e6 <LCD_Draw_TBlock+0xee>
	case 3:
		LCD_Draw_Rectangle_Fill(Xpos,Ypos,BLOCK_LENGTH,BLOCK_LENGTH*3,LCD_COLOR_PURPLE);
 80014b6:	88b9      	ldrh	r1, [r7, #4]
 80014b8:	88f8      	ldrh	r0, [r7, #6]
 80014ba:	f64d 23bf 	movw	r3, #55999	@ 0xdabf
 80014be:	9300      	str	r3, [sp, #0]
 80014c0:	235a      	movs	r3, #90	@ 0x5a
 80014c2:	221e      	movs	r2, #30
 80014c4:	f7ff fdb9 	bl	800103a <LCD_Draw_Rectangle_Fill>
		LCD_Draw_Rectangle_Fill(Xpos+BLOCK_LENGTH,Ypos+BLOCK_LENGTH,BLOCK_LENGTH,BLOCK_LENGTH,LCD_COLOR_PURPLE);
 80014c8:	88fb      	ldrh	r3, [r7, #6]
 80014ca:	331e      	adds	r3, #30
 80014cc:	b298      	uxth	r0, r3
 80014ce:	88bb      	ldrh	r3, [r7, #4]
 80014d0:	331e      	adds	r3, #30
 80014d2:	b299      	uxth	r1, r3
 80014d4:	f64d 23bf 	movw	r3, #55999	@ 0xdabf
 80014d8:	9300      	str	r3, [sp, #0]
 80014da:	231e      	movs	r3, #30
 80014dc:	221e      	movs	r2, #30
 80014de:	f7ff fdac 	bl	800103a <LCD_Draw_Rectangle_Fill>
		break;
 80014e2:	e000      	b.n	80014e6 <LCD_Draw_TBlock+0xee>
	default:
		break;
 80014e4:	bf00      	nop
	}
}
 80014e6:	bf00      	nop
 80014e8:	3708      	adds	r7, #8
 80014ea:	46bd      	mov	sp, r7
 80014ec:	bd80      	pop	{r7, pc}
 80014ee:	bf00      	nop

080014f0 <LCD_SetTextColor>:

//This was taken and adapted from stm32's mcu code
void LCD_SetTextColor(uint16_t Color)
{
 80014f0:	b480      	push	{r7}
 80014f2:	b083      	sub	sp, #12
 80014f4:	af00      	add	r7, sp, #0
 80014f6:	4603      	mov	r3, r0
 80014f8:	80fb      	strh	r3, [r7, #6]
  CurrentTextColor = Color;
 80014fa:	4a04      	ldr	r2, [pc, #16]	@ (800150c <LCD_SetTextColor+0x1c>)
 80014fc:	88fb      	ldrh	r3, [r7, #6]
 80014fe:	8013      	strh	r3, [r2, #0]
}
 8001500:	bf00      	nop
 8001502:	370c      	adds	r7, #12
 8001504:	46bd      	mov	sp, r7
 8001506:	f85d 7b04 	ldr.w	r7, [sp], #4
 800150a:	4770      	bx	lr
 800150c:	20000002 	.word	0x20000002

08001510 <LCD_SetFont>:

//This was taken and adapted from stm32's mcu code
void LCD_SetFont(FONT_t *fonts)
{
 8001510:	b480      	push	{r7}
 8001512:	b083      	sub	sp, #12
 8001514:	af00      	add	r7, sp, #0
 8001516:	6078      	str	r0, [r7, #4]
  LCD_Currentfonts = fonts;
 8001518:	4a04      	ldr	r2, [pc, #16]	@ (800152c <LCD_SetFont+0x1c>)
 800151a:	687b      	ldr	r3, [r7, #4]
 800151c:	6013      	str	r3, [r2, #0]
}
 800151e:	bf00      	nop
 8001520:	370c      	adds	r7, #12
 8001522:	46bd      	mov	sp, r7
 8001524:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001528:	4770      	bx	lr
 800152a:	bf00      	nop
 800152c:	2000018c 	.word	0x2000018c

08001530 <LCD_Draw_Char>:

//This was taken and adapted from stm32's mcu code
void LCD_Draw_Char(uint16_t Xpos, uint16_t Ypos, const uint16_t *c)
{
 8001530:	b580      	push	{r7, lr}
 8001532:	b084      	sub	sp, #16
 8001534:	af00      	add	r7, sp, #0
 8001536:	4603      	mov	r3, r0
 8001538:	603a      	str	r2, [r7, #0]
 800153a:	80fb      	strh	r3, [r7, #6]
 800153c:	460b      	mov	r3, r1
 800153e:	80bb      	strh	r3, [r7, #4]
  uint32_t index = 0, counter = 0;
 8001540:	2300      	movs	r3, #0
 8001542:	60fb      	str	r3, [r7, #12]
 8001544:	2300      	movs	r3, #0
 8001546:	60bb      	str	r3, [r7, #8]
  for(index = 0; index < LCD_Currentfonts->Height; index++)
 8001548:	2300      	movs	r3, #0
 800154a:	60fb      	str	r3, [r7, #12]
 800154c:	e04c      	b.n	80015e8 <LCD_Draw_Char+0xb8>
  {
    for(counter = 0; counter < LCD_Currentfonts->Width; counter++)
 800154e:	2300      	movs	r3, #0
 8001550:	60bb      	str	r3, [r7, #8]
 8001552:	e03f      	b.n	80015d4 <LCD_Draw_Char+0xa4>
    {
      if((((c[index] & ((0x80 << ((LCD_Currentfonts->Width / 12 ) * 8 ) ) >> counter)) == 0x00) && (LCD_Currentfonts->Width <= 12)) || (((c[index] & (0x1 << counter)) == 0x00)&&(LCD_Currentfonts->Width > 12 )))
 8001554:	68fb      	ldr	r3, [r7, #12]
 8001556:	005b      	lsls	r3, r3, #1
 8001558:	683a      	ldr	r2, [r7, #0]
 800155a:	4413      	add	r3, r2
 800155c:	881b      	ldrh	r3, [r3, #0]
 800155e:	4619      	mov	r1, r3
 8001560:	4b27      	ldr	r3, [pc, #156]	@ (8001600 <LCD_Draw_Char+0xd0>)
 8001562:	681b      	ldr	r3, [r3, #0]
 8001564:	889b      	ldrh	r3, [r3, #4]
 8001566:	4a27      	ldr	r2, [pc, #156]	@ (8001604 <LCD_Draw_Char+0xd4>)
 8001568:	fba2 2303 	umull	r2, r3, r2, r3
 800156c:	08db      	lsrs	r3, r3, #3
 800156e:	b29b      	uxth	r3, r3
 8001570:	00db      	lsls	r3, r3, #3
 8001572:	2280      	movs	r2, #128	@ 0x80
 8001574:	409a      	lsls	r2, r3
 8001576:	68bb      	ldr	r3, [r7, #8]
 8001578:	fa42 f303 	asr.w	r3, r2, r3
 800157c:	400b      	ands	r3, r1
 800157e:	2b00      	cmp	r3, #0
 8001580:	d104      	bne.n	800158c <LCD_Draw_Char+0x5c>
 8001582:	4b1f      	ldr	r3, [pc, #124]	@ (8001600 <LCD_Draw_Char+0xd0>)
 8001584:	681b      	ldr	r3, [r3, #0]
 8001586:	889b      	ldrh	r3, [r3, #4]
 8001588:	2b0c      	cmp	r3, #12
 800158a:	d920      	bls.n	80015ce <LCD_Draw_Char+0x9e>
 800158c:	68fb      	ldr	r3, [r7, #12]
 800158e:	005b      	lsls	r3, r3, #1
 8001590:	683a      	ldr	r2, [r7, #0]
 8001592:	4413      	add	r3, r2
 8001594:	881b      	ldrh	r3, [r3, #0]
 8001596:	461a      	mov	r2, r3
 8001598:	68bb      	ldr	r3, [r7, #8]
 800159a:	fa42 f303 	asr.w	r3, r2, r3
 800159e:	f003 0301 	and.w	r3, r3, #1
 80015a2:	2b00      	cmp	r3, #0
 80015a4:	d104      	bne.n	80015b0 <LCD_Draw_Char+0x80>
 80015a6:	4b16      	ldr	r3, [pc, #88]	@ (8001600 <LCD_Draw_Char+0xd0>)
 80015a8:	681b      	ldr	r3, [r3, #0]
 80015aa:	889b      	ldrh	r3, [r3, #4]
 80015ac:	2b0c      	cmp	r3, #12
 80015ae:	d80e      	bhi.n	80015ce <LCD_Draw_Char+0x9e>
      {
         //Background If want to overwrite text under then add a set color here
      }
      else
      {
    	  LCD_Draw_Pixel(counter + Xpos,index + Ypos,CurrentTextColor);
 80015b0:	68bb      	ldr	r3, [r7, #8]
 80015b2:	b29a      	uxth	r2, r3
 80015b4:	88fb      	ldrh	r3, [r7, #6]
 80015b6:	4413      	add	r3, r2
 80015b8:	b298      	uxth	r0, r3
 80015ba:	68fb      	ldr	r3, [r7, #12]
 80015bc:	b29a      	uxth	r2, r3
 80015be:	88bb      	ldrh	r3, [r7, #4]
 80015c0:	4413      	add	r3, r2
 80015c2:	b29b      	uxth	r3, r3
 80015c4:	4a10      	ldr	r2, [pc, #64]	@ (8001608 <LCD_Draw_Char+0xd8>)
 80015c6:	8812      	ldrh	r2, [r2, #0]
 80015c8:	4619      	mov	r1, r3
 80015ca:	f7ff fc5b 	bl	8000e84 <LCD_Draw_Pixel>
    for(counter = 0; counter < LCD_Currentfonts->Width; counter++)
 80015ce:	68bb      	ldr	r3, [r7, #8]
 80015d0:	3301      	adds	r3, #1
 80015d2:	60bb      	str	r3, [r7, #8]
 80015d4:	4b0a      	ldr	r3, [pc, #40]	@ (8001600 <LCD_Draw_Char+0xd0>)
 80015d6:	681b      	ldr	r3, [r3, #0]
 80015d8:	889b      	ldrh	r3, [r3, #4]
 80015da:	461a      	mov	r2, r3
 80015dc:	68bb      	ldr	r3, [r7, #8]
 80015de:	4293      	cmp	r3, r2
 80015e0:	d3b8      	bcc.n	8001554 <LCD_Draw_Char+0x24>
  for(index = 0; index < LCD_Currentfonts->Height; index++)
 80015e2:	68fb      	ldr	r3, [r7, #12]
 80015e4:	3301      	adds	r3, #1
 80015e6:	60fb      	str	r3, [r7, #12]
 80015e8:	4b05      	ldr	r3, [pc, #20]	@ (8001600 <LCD_Draw_Char+0xd0>)
 80015ea:	681b      	ldr	r3, [r3, #0]
 80015ec:	88db      	ldrh	r3, [r3, #6]
 80015ee:	461a      	mov	r2, r3
 80015f0:	68fb      	ldr	r3, [r7, #12]
 80015f2:	4293      	cmp	r3, r2
 80015f4:	d3ab      	bcc.n	800154e <LCD_Draw_Char+0x1e>
      }
    }
  }
}
 80015f6:	bf00      	nop
 80015f8:	bf00      	nop
 80015fa:	3710      	adds	r7, #16
 80015fc:	46bd      	mov	sp, r7
 80015fe:	bd80      	pop	{r7, pc}
 8001600:	2000018c 	.word	0x2000018c
 8001604:	aaaaaaab 	.word	0xaaaaaaab
 8001608:	20000002 	.word	0x20000002

0800160c <LCD_DisplayChar>:

//This was taken and adapted from stm32's mcu code
void LCD_DisplayChar(uint16_t Xpos, uint16_t Ypos, uint8_t Ascii)
{
 800160c:	b580      	push	{r7, lr}
 800160e:	b082      	sub	sp, #8
 8001610:	af00      	add	r7, sp, #0
 8001612:	4603      	mov	r3, r0
 8001614:	80fb      	strh	r3, [r7, #6]
 8001616:	460b      	mov	r3, r1
 8001618:	80bb      	strh	r3, [r7, #4]
 800161a:	4613      	mov	r3, r2
 800161c:	70fb      	strb	r3, [r7, #3]
  Ascii -= 32;
 800161e:	78fb      	ldrb	r3, [r7, #3]
 8001620:	3b20      	subs	r3, #32
 8001622:	70fb      	strb	r3, [r7, #3]
  LCD_Draw_Char(Xpos, Ypos, &LCD_Currentfonts->table[Ascii * LCD_Currentfonts->Height]);
 8001624:	4b09      	ldr	r3, [pc, #36]	@ (800164c <LCD_DisplayChar+0x40>)
 8001626:	681b      	ldr	r3, [r3, #0]
 8001628:	681a      	ldr	r2, [r3, #0]
 800162a:	78fb      	ldrb	r3, [r7, #3]
 800162c:	4907      	ldr	r1, [pc, #28]	@ (800164c <LCD_DisplayChar+0x40>)
 800162e:	6809      	ldr	r1, [r1, #0]
 8001630:	88c9      	ldrh	r1, [r1, #6]
 8001632:	fb01 f303 	mul.w	r3, r1, r3
 8001636:	005b      	lsls	r3, r3, #1
 8001638:	441a      	add	r2, r3
 800163a:	88b9      	ldrh	r1, [r7, #4]
 800163c:	88fb      	ldrh	r3, [r7, #6]
 800163e:	4618      	mov	r0, r3
 8001640:	f7ff ff76 	bl	8001530 <LCD_Draw_Char>
}
 8001644:	bf00      	nop
 8001646:	3708      	adds	r7, #8
 8001648:	46bd      	mov	sp, r7
 800164a:	bd80      	pop	{r7, pc}
 800164c:	2000018c 	.word	0x2000018c

08001650 <LCD_Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void LCD_Error_Handler(void)
{
 8001650:	b480      	push	{r7}
 8001652:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001654:	b672      	cpsid	i
}
 8001656:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001658:	bf00      	nop
 800165a:	e7fd      	b.n	8001658 <LCD_Error_Handler+0x8>

0800165c <InitializeLCDTouch>:
// Touch Functionality   //

#if COMPILE_TOUCH_FUNCTIONS == 1

void InitializeLCDTouch(void)
{
 800165c:	b580      	push	{r7, lr}
 800165e:	af00      	add	r7, sp, #0
  if(STMPE811_Init() != STMPE811_State_Ok)
 8001660:	f000 ff8c 	bl	800257c <STMPE811_Init>
 8001664:	4603      	mov	r3, r0
 8001666:	2b02      	cmp	r3, #2
 8001668:	d001      	beq.n	800166e <InitializeLCDTouch+0x12>
  {
	 for(;;); // Hang code due to error in initialization
 800166a:	bf00      	nop
 800166c:	e7fd      	b.n	800166a <InitializeLCDTouch+0xe>
  }
}
 800166e:	bf00      	nop
 8001670:	bd80      	pop	{r7, pc}

08001672 <DetermineTouchPosition>:
{
	return STMPE811_ReadTouch(touchStruct);
}

void DetermineTouchPosition(STMPE811_TouchData * touchStruct)
{
 8001672:	b580      	push	{r7, lr}
 8001674:	b082      	sub	sp, #8
 8001676:	af00      	add	r7, sp, #0
 8001678:	6078      	str	r0, [r7, #4]
	STMPE811_DetermineTouchPosition(touchStruct);
 800167a:	6878      	ldr	r0, [r7, #4]
 800167c:	f001 f868 	bl	8002750 <STMPE811_DetermineTouchPosition>
}
 8001680:	bf00      	nop
 8001682:	3708      	adds	r7, #8
 8001684:	46bd      	mov	sp, r7
 8001686:	bd80      	pop	{r7, pc}

08001688 <ReadRegisterFromTouchModule>:

uint8_t ReadRegisterFromTouchModule(uint8_t RegToRead)
{
 8001688:	b580      	push	{r7, lr}
 800168a:	b082      	sub	sp, #8
 800168c:	af00      	add	r7, sp, #0
 800168e:	4603      	mov	r3, r0
 8001690:	71fb      	strb	r3, [r7, #7]
	return STMPE811_Read(RegToRead);
 8001692:	79fb      	ldrb	r3, [r7, #7]
 8001694:	4618      	mov	r0, r3
 8001696:	f001 f838 	bl	800270a <STMPE811_Read>
 800169a:	4603      	mov	r3, r0
}
 800169c:	4618      	mov	r0, r3
 800169e:	3708      	adds	r7, #8
 80016a0:	46bd      	mov	sp, r7
 80016a2:	bd80      	pop	{r7, pc}

080016a4 <WriteDataToTouchModule>:

void WriteDataToTouchModule(uint8_t RegToWrite, uint8_t writeData)
{
 80016a4:	b580      	push	{r7, lr}
 80016a6:	b082      	sub	sp, #8
 80016a8:	af00      	add	r7, sp, #0
 80016aa:	4603      	mov	r3, r0
 80016ac:	460a      	mov	r2, r1
 80016ae:	71fb      	strb	r3, [r7, #7]
 80016b0:	4613      	mov	r3, r2
 80016b2:	71bb      	strb	r3, [r7, #6]
	STMPE811_Write(RegToWrite, writeData);
 80016b4:	79ba      	ldrb	r2, [r7, #6]
 80016b6:	79fb      	ldrb	r3, [r7, #7]
 80016b8:	4611      	mov	r1, r2
 80016ba:	4618      	mov	r0, r3
 80016bc:	f001 f836 	bl	800272c <STMPE811_Write>
}
 80016c0:	bf00      	nop
 80016c2:	3708      	adds	r7, #8
 80016c4:	46bd      	mov	sp, r7
 80016c6:	bd80      	pop	{r7, pc}

080016c8 <RNG_ClockControl>:

RNG_HandleTypeDef hrng;

// FUNCTIONS

void RNG_ClockControl(uint8_t enOrDis){
 80016c8:	b480      	push	{r7}
 80016ca:	b085      	sub	sp, #20
 80016cc:	af00      	add	r7, sp, #0
 80016ce:	4603      	mov	r3, r0
 80016d0:	71fb      	strb	r3, [r7, #7]
	if(enOrDis == ENABLE){
 80016d2:	79fb      	ldrb	r3, [r7, #7]
 80016d4:	2b01      	cmp	r3, #1
 80016d6:	d10e      	bne.n	80016f6 <RNG_ClockControl+0x2e>
		__HAL_RCC_RNG_CLK_ENABLE();
 80016d8:	2300      	movs	r3, #0
 80016da:	60fb      	str	r3, [r7, #12]
 80016dc:	4b0c      	ldr	r3, [pc, #48]	@ (8001710 <RNG_ClockControl+0x48>)
 80016de:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80016e0:	4a0b      	ldr	r2, [pc, #44]	@ (8001710 <RNG_ClockControl+0x48>)
 80016e2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80016e6:	6353      	str	r3, [r2, #52]	@ 0x34
 80016e8:	4b09      	ldr	r3, [pc, #36]	@ (8001710 <RNG_ClockControl+0x48>)
 80016ea:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80016ec:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80016f0:	60fb      	str	r3, [r7, #12]
 80016f2:	68fb      	ldr	r3, [r7, #12]
	}
	else{
		__HAL_RCC_RNG_CLK_DISABLE();
	}
}
 80016f4:	e005      	b.n	8001702 <RNG_ClockControl+0x3a>
		__HAL_RCC_RNG_CLK_DISABLE();
 80016f6:	4b06      	ldr	r3, [pc, #24]	@ (8001710 <RNG_ClockControl+0x48>)
 80016f8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80016fa:	4a05      	ldr	r2, [pc, #20]	@ (8001710 <RNG_ClockControl+0x48>)
 80016fc:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8001700:	6353      	str	r3, [r2, #52]	@ 0x34
}
 8001702:	bf00      	nop
 8001704:	3714      	adds	r7, #20
 8001706:	46bd      	mov	sp, r7
 8001708:	f85d 7b04 	ldr.w	r7, [sp], #4
 800170c:	4770      	bx	lr
 800170e:	bf00      	nop
 8001710:	40023800 	.word	0x40023800

08001714 <RNG_Init>:

void RNG_Init(){
 8001714:	b580      	push	{r7, lr}
 8001716:	af00      	add	r7, sp, #0
	hrng.Instance = RNG;
 8001718:	4b07      	ldr	r3, [pc, #28]	@ (8001738 <RNG_Init+0x24>)
 800171a:	4a08      	ldr	r2, [pc, #32]	@ (800173c <RNG_Init+0x28>)
 800171c:	601a      	str	r2, [r3, #0]

	RNG_ClockControl(ENABLE);
 800171e:	2001      	movs	r0, #1
 8001720:	f7ff ffd2 	bl	80016c8 <RNG_ClockControl>
	RNG_Error_Handler(HAL_RNG_Init(&hrng));
 8001724:	4804      	ldr	r0, [pc, #16]	@ (8001738 <RNG_Init+0x24>)
 8001726:	f004 f989 	bl	8005a3c <HAL_RNG_Init>
 800172a:	4603      	mov	r3, r0
 800172c:	4618      	mov	r0, r3
 800172e:	f000 f82b 	bl	8001788 <RNG_Error_Handler>
}
 8001732:	bf00      	nop
 8001734:	bd80      	pop	{r7, pc}
 8001736:	bf00      	nop
 8001738:	20025990 	.word	0x20025990
 800173c:	50060800 	.word	0x50060800

08001740 <RNG_Generate>:

uint32_t RNG_Generate(){
 8001740:	b580      	push	{r7, lr}
 8001742:	b082      	sub	sp, #8
 8001744:	af00      	add	r7, sp, #0
	uint32_t num;
	RNG_Error_Handler(HAL_RNG_GenerateRandomNumber(&hrng, &num));
 8001746:	1d3b      	adds	r3, r7, #4
 8001748:	4619      	mov	r1, r3
 800174a:	4806      	ldr	r0, [pc, #24]	@ (8001764 <RNG_Generate+0x24>)
 800174c:	f004 f9ca 	bl	8005ae4 <HAL_RNG_GenerateRandomNumber>
 8001750:	4603      	mov	r3, r0
 8001752:	4618      	mov	r0, r3
 8001754:	f000 f818 	bl	8001788 <RNG_Error_Handler>
	return num;
 8001758:	687b      	ldr	r3, [r7, #4]
}
 800175a:	4618      	mov	r0, r3
 800175c:	3708      	adds	r7, #8
 800175e:	46bd      	mov	sp, r7
 8001760:	bd80      	pop	{r7, pc}
 8001762:	bf00      	nop
 8001764:	20025990 	.word	0x20025990

08001768 <RNG_DeInit>:

void RNG_DeInit(){
 8001768:	b580      	push	{r7, lr}
 800176a:	af00      	add	r7, sp, #0
	RNG_Error_Handler(HAL_RNG_DeInit(&hrng));
 800176c:	4805      	ldr	r0, [pc, #20]	@ (8001784 <RNG_DeInit+0x1c>)
 800176e:	f004 f98f 	bl	8005a90 <HAL_RNG_DeInit>
 8001772:	4603      	mov	r3, r0
 8001774:	4618      	mov	r0, r3
 8001776:	f000 f807 	bl	8001788 <RNG_Error_Handler>
	RNG_ClockControl(DISABLE);
 800177a:	2000      	movs	r0, #0
 800177c:	f7ff ffa4 	bl	80016c8 <RNG_ClockControl>
}
 8001780:	bf00      	nop
 8001782:	bd80      	pop	{r7, pc}
 8001784:	20025990 	.word	0x20025990

08001788 <RNG_Error_Handler>:

void RNG_Error_Handler(HAL_StatusTypeDef input){
 8001788:	b480      	push	{r7}
 800178a:	b083      	sub	sp, #12
 800178c:	af00      	add	r7, sp, #0
 800178e:	4603      	mov	r3, r0
 8001790:	71fb      	strb	r3, [r7, #7]
	if(input != HAL_OK){
 8001792:	79fb      	ldrb	r3, [r7, #7]
 8001794:	2b00      	cmp	r3, #0
 8001796:	d001      	beq.n	800179c <RNG_Error_Handler+0x14>
		for(;;);
 8001798:	bf00      	nop
 800179a:	e7fd      	b.n	8001798 <RNG_Error_Handler+0x10>
	}
}
 800179c:	bf00      	nop
 800179e:	370c      	adds	r7, #12
 80017a0:	46bd      	mov	sp, r7
 80017a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017a6:	4770      	bx	lr

080017a8 <getScheduledEvents>:
#include "../Inc/Scheduler.h"

// Contains events that need to be run
static uint32_t scheduledEvents;

uint32_t getScheduledEvents(){
 80017a8:	b480      	push	{r7}
 80017aa:	af00      	add	r7, sp, #0
	return scheduledEvents;
 80017ac:	4b03      	ldr	r3, [pc, #12]	@ (80017bc <getScheduledEvents+0x14>)
 80017ae:	681b      	ldr	r3, [r3, #0]
}
 80017b0:	4618      	mov	r0, r3
 80017b2:	46bd      	mov	sp, r7
 80017b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017b8:	4770      	bx	lr
 80017ba:	bf00      	nop
 80017bc:	200259a0 	.word	0x200259a0

080017c0 <addSchedulerEvent>:

void addSchedulerEvent(uint32_t eventToSchedule){
 80017c0:	b480      	push	{r7}
 80017c2:	b083      	sub	sp, #12
 80017c4:	af00      	add	r7, sp, #0
 80017c6:	6078      	str	r0, [r7, #4]
	scheduledEvents |= eventToSchedule; // Set
 80017c8:	4b05      	ldr	r3, [pc, #20]	@ (80017e0 <addSchedulerEvent+0x20>)
 80017ca:	681a      	ldr	r2, [r3, #0]
 80017cc:	687b      	ldr	r3, [r7, #4]
 80017ce:	4313      	orrs	r3, r2
 80017d0:	4a03      	ldr	r2, [pc, #12]	@ (80017e0 <addSchedulerEvent+0x20>)
 80017d2:	6013      	str	r3, [r2, #0]
}
 80017d4:	bf00      	nop
 80017d6:	370c      	adds	r7, #12
 80017d8:	46bd      	mov	sp, r7
 80017da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017de:	4770      	bx	lr
 80017e0:	200259a0 	.word	0x200259a0

080017e4 <removeSchedulerEvent>:

void removeSchedulerEvent(uint32_t eventToRemove){
 80017e4:	b480      	push	{r7}
 80017e6:	b083      	sub	sp, #12
 80017e8:	af00      	add	r7, sp, #0
 80017ea:	6078      	str	r0, [r7, #4]
	scheduledEvents &= ~eventToRemove; // Clear
 80017ec:	687b      	ldr	r3, [r7, #4]
 80017ee:	43da      	mvns	r2, r3
 80017f0:	4b05      	ldr	r3, [pc, #20]	@ (8001808 <removeSchedulerEvent+0x24>)
 80017f2:	681b      	ldr	r3, [r3, #0]
 80017f4:	4013      	ands	r3, r2
 80017f6:	4a04      	ldr	r2, [pc, #16]	@ (8001808 <removeSchedulerEvent+0x24>)
 80017f8:	6013      	str	r3, [r2, #0]
}
 80017fa:	bf00      	nop
 80017fc:	370c      	adds	r7, #12
 80017fe:	46bd      	mov	sp, r7
 8001800:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001804:	4770      	bx	lr
 8001806:	bf00      	nop
 8001808:	200259a0 	.word	0x200259a0

0800180c <Timer_Init>:
TIM_HandleTypeDef htim7;


// FUNCTIONS

void Timer_Init(){
 800180c:	b580      	push	{r7, lr}
 800180e:	af00      	add	r7, sp, #0
	htim7.Instance = TIM7;
 8001810:	4b10      	ldr	r3, [pc, #64]	@ (8001854 <Timer_Init+0x48>)
 8001812:	4a11      	ldr	r2, [pc, #68]	@ (8001858 <Timer_Init+0x4c>)
 8001814:	601a      	str	r2, [r3, #0]
	htim7.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001816:	4b0f      	ldr	r3, [pc, #60]	@ (8001854 <Timer_Init+0x48>)
 8001818:	2200      	movs	r2, #0
 800181a:	619a      	str	r2, [r3, #24]
	htim7.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800181c:	4b0d      	ldr	r3, [pc, #52]	@ (8001854 <Timer_Init+0x48>)
 800181e:	2200      	movs	r2, #0
 8001820:	611a      	str	r2, [r3, #16]
	htim7.Init.Period = PERIOD;
 8001822:	4b0c      	ldr	r3, [pc, #48]	@ (8001854 <Timer_Init+0x48>)
 8001824:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001828:	60da      	str	r2, [r3, #12]
	htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 800182a:	4b0a      	ldr	r3, [pc, #40]	@ (8001854 <Timer_Init+0x48>)
 800182c:	2200      	movs	r2, #0
 800182e:	609a      	str	r2, [r3, #8]
	htim7.Init.Prescaler = PRESCALER;
 8001830:	4b08      	ldr	r3, [pc, #32]	@ (8001854 <Timer_Init+0x48>)
 8001832:	f241 3287 	movw	r2, #4999	@ 0x1387
 8001836:	605a      	str	r2, [r3, #4]

	Timer_ClockControl(ENABLE);
 8001838:	2001      	movs	r0, #1
 800183a:	f000 f80f 	bl	800185c <Timer_ClockControl>
	Timer_Error_Handler(HAL_TIM_Base_Init(&htim7));
 800183e:	4805      	ldr	r0, [pc, #20]	@ (8001854 <Timer_Init+0x48>)
 8001840:	f004 fc86 	bl	8006150 <HAL_TIM_Base_Init>
 8001844:	4603      	mov	r3, r0
 8001846:	4618      	mov	r0, r3
 8001848:	f000 f858 	bl	80018fc <Timer_Error_Handler>
	Timer_Reset();
 800184c:	f000 f848 	bl	80018e0 <Timer_Reset>
}
 8001850:	bf00      	nop
 8001852:	bd80      	pop	{r7, pc}
 8001854:	200259a4 	.word	0x200259a4
 8001858:	40001400 	.word	0x40001400

0800185c <Timer_ClockControl>:

void Timer_ClockControl(uint8_t enOrDis){
 800185c:	b480      	push	{r7}
 800185e:	b085      	sub	sp, #20
 8001860:	af00      	add	r7, sp, #0
 8001862:	4603      	mov	r3, r0
 8001864:	71fb      	strb	r3, [r7, #7]
	if(enOrDis == ENABLE){
 8001866:	79fb      	ldrb	r3, [r7, #7]
 8001868:	2b01      	cmp	r3, #1
 800186a:	d10e      	bne.n	800188a <Timer_ClockControl+0x2e>
		__HAL_RCC_TIM7_CLK_ENABLE();
 800186c:	2300      	movs	r3, #0
 800186e:	60fb      	str	r3, [r7, #12]
 8001870:	4b0c      	ldr	r3, [pc, #48]	@ (80018a4 <Timer_ClockControl+0x48>)
 8001872:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001874:	4a0b      	ldr	r2, [pc, #44]	@ (80018a4 <Timer_ClockControl+0x48>)
 8001876:	f043 0320 	orr.w	r3, r3, #32
 800187a:	6413      	str	r3, [r2, #64]	@ 0x40
 800187c:	4b09      	ldr	r3, [pc, #36]	@ (80018a4 <Timer_ClockControl+0x48>)
 800187e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001880:	f003 0320 	and.w	r3, r3, #32
 8001884:	60fb      	str	r3, [r7, #12]
 8001886:	68fb      	ldr	r3, [r7, #12]
	}
	else{
		__HAL_RCC_TIM7_CLK_DISABLE();
	}
}
 8001888:	e005      	b.n	8001896 <Timer_ClockControl+0x3a>
		__HAL_RCC_TIM7_CLK_DISABLE();
 800188a:	4b06      	ldr	r3, [pc, #24]	@ (80018a4 <Timer_ClockControl+0x48>)
 800188c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800188e:	4a05      	ldr	r2, [pc, #20]	@ (80018a4 <Timer_ClockControl+0x48>)
 8001890:	f023 0320 	bic.w	r3, r3, #32
 8001894:	6413      	str	r3, [r2, #64]	@ 0x40
}
 8001896:	bf00      	nop
 8001898:	3714      	adds	r7, #20
 800189a:	46bd      	mov	sp, r7
 800189c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018a0:	4770      	bx	lr
 80018a2:	bf00      	nop
 80018a4:	40023800 	.word	0x40023800

080018a8 <Timer_StartInterrupt>:
	HAL_TIM_Base_Stop(&htim7);
}
#endif

#if USE_INTERRUPT_FOR_TIMER == 1
void Timer_StartInterrupt(){
 80018a8:	b580      	push	{r7, lr}
 80018aa:	af00      	add	r7, sp, #0
	Timer_Error_Handler(HAL_TIM_Base_Start_IT(&htim7));
 80018ac:	4804      	ldr	r0, [pc, #16]	@ (80018c0 <Timer_StartInterrupt+0x18>)
 80018ae:	f004 fc9f 	bl	80061f0 <HAL_TIM_Base_Start_IT>
 80018b2:	4603      	mov	r3, r0
 80018b4:	4618      	mov	r0, r3
 80018b6:	f000 f821 	bl	80018fc <Timer_Error_Handler>
}
 80018ba:	bf00      	nop
 80018bc:	bd80      	pop	{r7, pc}
 80018be:	bf00      	nop
 80018c0:	200259a4 	.word	0x200259a4

080018c4 <Timer_StopInterrupt>:

void Timer_StopInterrupt(){
 80018c4:	b580      	push	{r7, lr}
 80018c6:	af00      	add	r7, sp, #0
	Timer_Error_Handler(HAL_TIM_Base_Stop_IT(&htim7));
 80018c8:	4804      	ldr	r0, [pc, #16]	@ (80018dc <Timer_StopInterrupt+0x18>)
 80018ca:	f004 fd01 	bl	80062d0 <HAL_TIM_Base_Stop_IT>
 80018ce:	4603      	mov	r3, r0
 80018d0:	4618      	mov	r0, r3
 80018d2:	f000 f813 	bl	80018fc <Timer_Error_Handler>
}
 80018d6:	bf00      	nop
 80018d8:	bd80      	pop	{r7, pc}
 80018da:	bf00      	nop
 80018dc:	200259a4 	.word	0x200259a4

080018e0 <Timer_Reset>:
#endif

void Timer_Reset(){
 80018e0:	b480      	push	{r7}
 80018e2:	af00      	add	r7, sp, #0
	__HAL_TIM_SET_COUNTER(&htim7, 0);
 80018e4:	4b04      	ldr	r3, [pc, #16]	@ (80018f8 <Timer_Reset+0x18>)
 80018e6:	681b      	ldr	r3, [r3, #0]
 80018e8:	2200      	movs	r2, #0
 80018ea:	625a      	str	r2, [r3, #36]	@ 0x24
}
 80018ec:	bf00      	nop
 80018ee:	46bd      	mov	sp, r7
 80018f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018f4:	4770      	bx	lr
 80018f6:	bf00      	nop
 80018f8:	200259a4 	.word	0x200259a4

080018fc <Timer_Error_Handler>:

uint32_t Timer_GetARR(){
	return __HAL_TIM_GET_AUTORELOAD(&htim7);
}

void Timer_Error_Handler(HAL_StatusTypeDef input){
 80018fc:	b480      	push	{r7}
 80018fe:	b083      	sub	sp, #12
 8001900:	af00      	add	r7, sp, #0
 8001902:	4603      	mov	r3, r0
 8001904:	71fb      	strb	r3, [r7, #7]
	if(input != HAL_OK){
 8001906:	79fb      	ldrb	r3, [r7, #7]
 8001908:	2b00      	cmp	r3, #0
 800190a:	d001      	beq.n	8001910 <Timer_Error_Handler+0x14>
		for(;;);
 800190c:	bf00      	nop
 800190e:	e7fd      	b.n	800190c <Timer_Error_Handler+0x10>
	}
}
 8001910:	bf00      	nop
 8001912:	370c      	adds	r7, #12
 8001914:	46bd      	mov	sp, r7
 8001916:	f85d 7b04 	ldr.w	r7, [sp], #4
 800191a:	4770      	bx	lr

0800191c <ili9341_Init>:
  * @brief  Power on the LCD.
  * @param  None
  * @retval None
  */
void ili9341_Init(void)
{
 800191c:	b580      	push	{r7, lr}
 800191e:	af00      	add	r7, sp, #0
  /* Initialize ILI9341 low level bus layer ----------------------------------*/
  LCD_IO_Init();
 8001920:	f000 f9fe 	bl	8001d20 <LCD_IO_Init>

  /* Configure LCD */
  ili9341_Write_Reg(0xCA);
 8001924:	20ca      	movs	r0, #202	@ 0xca
 8001926:	f000 f943 	bl	8001bb0 <ili9341_Write_Reg>
  ili9341_Send_Data(0xC3);				//param 1
 800192a:	20c3      	movs	r0, #195	@ 0xc3
 800192c:	f000 f94d 	bl	8001bca <ili9341_Send_Data>
  ili9341_Send_Data(0x08);				//param 2
 8001930:	2008      	movs	r0, #8
 8001932:	f000 f94a 	bl	8001bca <ili9341_Send_Data>
  ili9341_Send_Data(0x50);				//param 3
 8001936:	2050      	movs	r0, #80	@ 0x50
 8001938:	f000 f947 	bl	8001bca <ili9341_Send_Data>
  ili9341_Write_Reg(LCD_POWERB); //CF
 800193c:	20cf      	movs	r0, #207	@ 0xcf
 800193e:	f000 f937 	bl	8001bb0 <ili9341_Write_Reg>
  ili9341_Send_Data(0x00);				//param 1
 8001942:	2000      	movs	r0, #0
 8001944:	f000 f941 	bl	8001bca <ili9341_Send_Data>
  ili9341_Send_Data(0xC1);				//param 2
 8001948:	20c1      	movs	r0, #193	@ 0xc1
 800194a:	f000 f93e 	bl	8001bca <ili9341_Send_Data>
  ili9341_Send_Data(0x30);				//param 3
 800194e:	2030      	movs	r0, #48	@ 0x30
 8001950:	f000 f93b 	bl	8001bca <ili9341_Send_Data>
  ili9341_Write_Reg(LCD_POWER_SEQ); //ED
 8001954:	20ed      	movs	r0, #237	@ 0xed
 8001956:	f000 f92b 	bl	8001bb0 <ili9341_Write_Reg>
  ili9341_Send_Data(0x64);
 800195a:	2064      	movs	r0, #100	@ 0x64
 800195c:	f000 f935 	bl	8001bca <ili9341_Send_Data>
  ili9341_Send_Data(0x03);
 8001960:	2003      	movs	r0, #3
 8001962:	f000 f932 	bl	8001bca <ili9341_Send_Data>
  ili9341_Send_Data(0x12);
 8001966:	2012      	movs	r0, #18
 8001968:	f000 f92f 	bl	8001bca <ili9341_Send_Data>
  ili9341_Send_Data(0x81);
 800196c:	2081      	movs	r0, #129	@ 0x81
 800196e:	f000 f92c 	bl	8001bca <ili9341_Send_Data>
  ili9341_Write_Reg(LCD_DTCA);
 8001972:	20e8      	movs	r0, #232	@ 0xe8
 8001974:	f000 f91c 	bl	8001bb0 <ili9341_Write_Reg>
  ili9341_Send_Data(0x85);
 8001978:	2085      	movs	r0, #133	@ 0x85
 800197a:	f000 f926 	bl	8001bca <ili9341_Send_Data>
  ili9341_Send_Data(0x00);
 800197e:	2000      	movs	r0, #0
 8001980:	f000 f923 	bl	8001bca <ili9341_Send_Data>
  ili9341_Send_Data(0x78);
 8001984:	2078      	movs	r0, #120	@ 0x78
 8001986:	f000 f920 	bl	8001bca <ili9341_Send_Data>
  ili9341_Write_Reg(LCD_POWERA);
 800198a:	20cb      	movs	r0, #203	@ 0xcb
 800198c:	f000 f910 	bl	8001bb0 <ili9341_Write_Reg>
  ili9341_Send_Data(0x39);
 8001990:	2039      	movs	r0, #57	@ 0x39
 8001992:	f000 f91a 	bl	8001bca <ili9341_Send_Data>
  ili9341_Send_Data(0x2C);
 8001996:	202c      	movs	r0, #44	@ 0x2c
 8001998:	f000 f917 	bl	8001bca <ili9341_Send_Data>
  ili9341_Send_Data(0x00);
 800199c:	2000      	movs	r0, #0
 800199e:	f000 f914 	bl	8001bca <ili9341_Send_Data>
  ili9341_Send_Data(0x34);
 80019a2:	2034      	movs	r0, #52	@ 0x34
 80019a4:	f000 f911 	bl	8001bca <ili9341_Send_Data>
  ili9341_Send_Data(0x02);
 80019a8:	2002      	movs	r0, #2
 80019aa:	f000 f90e 	bl	8001bca <ili9341_Send_Data>
  ili9341_Write_Reg(LCD_PRC);
 80019ae:	20f7      	movs	r0, #247	@ 0xf7
 80019b0:	f000 f8fe 	bl	8001bb0 <ili9341_Write_Reg>
  ili9341_Send_Data(0x20);
 80019b4:	2020      	movs	r0, #32
 80019b6:	f000 f908 	bl	8001bca <ili9341_Send_Data>
  ili9341_Write_Reg(LCD_DTCB);
 80019ba:	20ea      	movs	r0, #234	@ 0xea
 80019bc:	f000 f8f8 	bl	8001bb0 <ili9341_Write_Reg>
  ili9341_Send_Data(0x00);
 80019c0:	2000      	movs	r0, #0
 80019c2:	f000 f902 	bl	8001bca <ili9341_Send_Data>
  ili9341_Send_Data(0x00);
 80019c6:	2000      	movs	r0, #0
 80019c8:	f000 f8ff 	bl	8001bca <ili9341_Send_Data>
  ili9341_Write_Reg(LCD_FRMCTR1);
 80019cc:	20b1      	movs	r0, #177	@ 0xb1
 80019ce:	f000 f8ef 	bl	8001bb0 <ili9341_Write_Reg>
  ili9341_Send_Data(0x00);
 80019d2:	2000      	movs	r0, #0
 80019d4:	f000 f8f9 	bl	8001bca <ili9341_Send_Data>
  ili9341_Send_Data(0x1B);
 80019d8:	201b      	movs	r0, #27
 80019da:	f000 f8f6 	bl	8001bca <ili9341_Send_Data>
  ili9341_Write_Reg(LCD_DFC);
 80019de:	20b6      	movs	r0, #182	@ 0xb6
 80019e0:	f000 f8e6 	bl	8001bb0 <ili9341_Write_Reg>
  ili9341_Send_Data(0x0A);
 80019e4:	200a      	movs	r0, #10
 80019e6:	f000 f8f0 	bl	8001bca <ili9341_Send_Data>
  ili9341_Send_Data(0xA2);
 80019ea:	20a2      	movs	r0, #162	@ 0xa2
 80019ec:	f000 f8ed 	bl	8001bca <ili9341_Send_Data>
  ili9341_Write_Reg(LCD_POWER1);
 80019f0:	20c0      	movs	r0, #192	@ 0xc0
 80019f2:	f000 f8dd 	bl	8001bb0 <ili9341_Write_Reg>
  ili9341_Send_Data(0x10);
 80019f6:	2010      	movs	r0, #16
 80019f8:	f000 f8e7 	bl	8001bca <ili9341_Send_Data>
  ili9341_Write_Reg(LCD_POWER2);
 80019fc:	20c1      	movs	r0, #193	@ 0xc1
 80019fe:	f000 f8d7 	bl	8001bb0 <ili9341_Write_Reg>
  ili9341_Send_Data(0x10);
 8001a02:	2010      	movs	r0, #16
 8001a04:	f000 f8e1 	bl	8001bca <ili9341_Send_Data>
  ili9341_Write_Reg(LCD_VCOM1);
 8001a08:	20c5      	movs	r0, #197	@ 0xc5
 8001a0a:	f000 f8d1 	bl	8001bb0 <ili9341_Write_Reg>
  ili9341_Send_Data(0x45);
 8001a0e:	2045      	movs	r0, #69	@ 0x45
 8001a10:	f000 f8db 	bl	8001bca <ili9341_Send_Data>
  ili9341_Send_Data(0x15);
 8001a14:	2015      	movs	r0, #21
 8001a16:	f000 f8d8 	bl	8001bca <ili9341_Send_Data>
  ili9341_Write_Reg(LCD_VCOM2);
 8001a1a:	20c7      	movs	r0, #199	@ 0xc7
 8001a1c:	f000 f8c8 	bl	8001bb0 <ili9341_Write_Reg>
  ili9341_Send_Data(0x90);
 8001a20:	2090      	movs	r0, #144	@ 0x90
 8001a22:	f000 f8d2 	bl	8001bca <ili9341_Send_Data>
  ili9341_Write_Reg(LCD_MAC);
 8001a26:	2036      	movs	r0, #54	@ 0x36
 8001a28:	f000 f8c2 	bl	8001bb0 <ili9341_Write_Reg>
  ili9341_Send_Data(0xC8);
 8001a2c:	20c8      	movs	r0, #200	@ 0xc8
 8001a2e:	f000 f8cc 	bl	8001bca <ili9341_Send_Data>
  ili9341_Write_Reg(LCD_3GAMMA_EN);
 8001a32:	20f2      	movs	r0, #242	@ 0xf2
 8001a34:	f000 f8bc 	bl	8001bb0 <ili9341_Write_Reg>
  ili9341_Send_Data(0x00);
 8001a38:	2000      	movs	r0, #0
 8001a3a:	f000 f8c6 	bl	8001bca <ili9341_Send_Data>
  ili9341_Write_Reg(LCD_RGB_INTERFACE);
 8001a3e:	20b0      	movs	r0, #176	@ 0xb0
 8001a40:	f000 f8b6 	bl	8001bb0 <ili9341_Write_Reg>
  ili9341_Send_Data(0xC2);
 8001a44:	20c2      	movs	r0, #194	@ 0xc2
 8001a46:	f000 f8c0 	bl	8001bca <ili9341_Send_Data>
  ili9341_Write_Reg(LCD_DFC);
 8001a4a:	20b6      	movs	r0, #182	@ 0xb6
 8001a4c:	f000 f8b0 	bl	8001bb0 <ili9341_Write_Reg>
  ili9341_Send_Data(0x0A);
 8001a50:	200a      	movs	r0, #10
 8001a52:	f000 f8ba 	bl	8001bca <ili9341_Send_Data>
  ili9341_Send_Data(0xA7);
 8001a56:	20a7      	movs	r0, #167	@ 0xa7
 8001a58:	f000 f8b7 	bl	8001bca <ili9341_Send_Data>
  ili9341_Send_Data(0x27);
 8001a5c:	2027      	movs	r0, #39	@ 0x27
 8001a5e:	f000 f8b4 	bl	8001bca <ili9341_Send_Data>
  ili9341_Send_Data(0x04);
 8001a62:	2004      	movs	r0, #4
 8001a64:	f000 f8b1 	bl	8001bca <ili9341_Send_Data>

  /* Colomn address set */
  ili9341_Write_Reg(LCD_COLUMN_ADDR);
 8001a68:	202a      	movs	r0, #42	@ 0x2a
 8001a6a:	f000 f8a1 	bl	8001bb0 <ili9341_Write_Reg>
  ili9341_Send_Data(0x00);
 8001a6e:	2000      	movs	r0, #0
 8001a70:	f000 f8ab 	bl	8001bca <ili9341_Send_Data>
  ili9341_Send_Data(0x00);
 8001a74:	2000      	movs	r0, #0
 8001a76:	f000 f8a8 	bl	8001bca <ili9341_Send_Data>
  ili9341_Send_Data(0x00);
 8001a7a:	2000      	movs	r0, #0
 8001a7c:	f000 f8a5 	bl	8001bca <ili9341_Send_Data>
  ili9341_Send_Data(0xEF);
 8001a80:	20ef      	movs	r0, #239	@ 0xef
 8001a82:	f000 f8a2 	bl	8001bca <ili9341_Send_Data>

  /* Page address set */
  ili9341_Write_Reg(LCD_PAGE_ADDR);
 8001a86:	202b      	movs	r0, #43	@ 0x2b
 8001a88:	f000 f892 	bl	8001bb0 <ili9341_Write_Reg>
  ili9341_Send_Data(0x00);
 8001a8c:	2000      	movs	r0, #0
 8001a8e:	f000 f89c 	bl	8001bca <ili9341_Send_Data>
  ili9341_Send_Data(0x00);
 8001a92:	2000      	movs	r0, #0
 8001a94:	f000 f899 	bl	8001bca <ili9341_Send_Data>
  ili9341_Send_Data(0x01);
 8001a98:	2001      	movs	r0, #1
 8001a9a:	f000 f896 	bl	8001bca <ili9341_Send_Data>
  ili9341_Send_Data(0x3F);
 8001a9e:	203f      	movs	r0, #63	@ 0x3f
 8001aa0:	f000 f893 	bl	8001bca <ili9341_Send_Data>
  ili9341_Write_Reg(LCD_INTERFACE);
 8001aa4:	20f6      	movs	r0, #246	@ 0xf6
 8001aa6:	f000 f883 	bl	8001bb0 <ili9341_Write_Reg>
  ili9341_Send_Data(0x01);
 8001aaa:	2001      	movs	r0, #1
 8001aac:	f000 f88d 	bl	8001bca <ili9341_Send_Data>
  ili9341_Send_Data(0x00);
 8001ab0:	2000      	movs	r0, #0
 8001ab2:	f000 f88a 	bl	8001bca <ili9341_Send_Data>
  ili9341_Send_Data(0x06);
 8001ab6:	2006      	movs	r0, #6
 8001ab8:	f000 f887 	bl	8001bca <ili9341_Send_Data>

  ili9341_Write_Reg(LCD_GRAM);
 8001abc:	202c      	movs	r0, #44	@ 0x2c
 8001abe:	f000 f877 	bl	8001bb0 <ili9341_Write_Reg>
  LCD_Delay(200);
 8001ac2:	20c8      	movs	r0, #200	@ 0xc8
 8001ac4:	f000 f9e8 	bl	8001e98 <LCD_Delay>

  ili9341_Write_Reg(LCD_GAMMA);
 8001ac8:	2026      	movs	r0, #38	@ 0x26
 8001aca:	f000 f871 	bl	8001bb0 <ili9341_Write_Reg>
  ili9341_Send_Data(0x01);
 8001ace:	2001      	movs	r0, #1
 8001ad0:	f000 f87b 	bl	8001bca <ili9341_Send_Data>

  ili9341_Write_Reg(LCD_PGAMMA);
 8001ad4:	20e0      	movs	r0, #224	@ 0xe0
 8001ad6:	f000 f86b 	bl	8001bb0 <ili9341_Write_Reg>
  ili9341_Send_Data(0x0F);
 8001ada:	200f      	movs	r0, #15
 8001adc:	f000 f875 	bl	8001bca <ili9341_Send_Data>
  ili9341_Send_Data(0x29);
 8001ae0:	2029      	movs	r0, #41	@ 0x29
 8001ae2:	f000 f872 	bl	8001bca <ili9341_Send_Data>
  ili9341_Send_Data(0x24);
 8001ae6:	2024      	movs	r0, #36	@ 0x24
 8001ae8:	f000 f86f 	bl	8001bca <ili9341_Send_Data>
  ili9341_Send_Data(0x0C);
 8001aec:	200c      	movs	r0, #12
 8001aee:	f000 f86c 	bl	8001bca <ili9341_Send_Data>
  ili9341_Send_Data(0x0E);
 8001af2:	200e      	movs	r0, #14
 8001af4:	f000 f869 	bl	8001bca <ili9341_Send_Data>
  ili9341_Send_Data(0x09);
 8001af8:	2009      	movs	r0, #9
 8001afa:	f000 f866 	bl	8001bca <ili9341_Send_Data>
  ili9341_Send_Data(0x4E);
 8001afe:	204e      	movs	r0, #78	@ 0x4e
 8001b00:	f000 f863 	bl	8001bca <ili9341_Send_Data>
  ili9341_Send_Data(0x78);
 8001b04:	2078      	movs	r0, #120	@ 0x78
 8001b06:	f000 f860 	bl	8001bca <ili9341_Send_Data>
  ili9341_Send_Data(0x3C);
 8001b0a:	203c      	movs	r0, #60	@ 0x3c
 8001b0c:	f000 f85d 	bl	8001bca <ili9341_Send_Data>
  ili9341_Send_Data(0x09);
 8001b10:	2009      	movs	r0, #9
 8001b12:	f000 f85a 	bl	8001bca <ili9341_Send_Data>
  ili9341_Send_Data(0x13);
 8001b16:	2013      	movs	r0, #19
 8001b18:	f000 f857 	bl	8001bca <ili9341_Send_Data>
  ili9341_Send_Data(0x05);
 8001b1c:	2005      	movs	r0, #5
 8001b1e:	f000 f854 	bl	8001bca <ili9341_Send_Data>
  ili9341_Send_Data(0x17);
 8001b22:	2017      	movs	r0, #23
 8001b24:	f000 f851 	bl	8001bca <ili9341_Send_Data>
  ili9341_Send_Data(0x11);
 8001b28:	2011      	movs	r0, #17
 8001b2a:	f000 f84e 	bl	8001bca <ili9341_Send_Data>
  ili9341_Send_Data(0x00);
 8001b2e:	2000      	movs	r0, #0
 8001b30:	f000 f84b 	bl	8001bca <ili9341_Send_Data>
  ili9341_Write_Reg(LCD_NGAMMA);
 8001b34:	20e1      	movs	r0, #225	@ 0xe1
 8001b36:	f000 f83b 	bl	8001bb0 <ili9341_Write_Reg>
  ili9341_Send_Data(0x00);
 8001b3a:	2000      	movs	r0, #0
 8001b3c:	f000 f845 	bl	8001bca <ili9341_Send_Data>
  ili9341_Send_Data(0x16);
 8001b40:	2016      	movs	r0, #22
 8001b42:	f000 f842 	bl	8001bca <ili9341_Send_Data>
  ili9341_Send_Data(0x1B);
 8001b46:	201b      	movs	r0, #27
 8001b48:	f000 f83f 	bl	8001bca <ili9341_Send_Data>
  ili9341_Send_Data(0x04);
 8001b4c:	2004      	movs	r0, #4
 8001b4e:	f000 f83c 	bl	8001bca <ili9341_Send_Data>
  ili9341_Send_Data(0x11);
 8001b52:	2011      	movs	r0, #17
 8001b54:	f000 f839 	bl	8001bca <ili9341_Send_Data>
  ili9341_Send_Data(0x07);
 8001b58:	2007      	movs	r0, #7
 8001b5a:	f000 f836 	bl	8001bca <ili9341_Send_Data>
  ili9341_Send_Data(0x31);
 8001b5e:	2031      	movs	r0, #49	@ 0x31
 8001b60:	f000 f833 	bl	8001bca <ili9341_Send_Data>
  ili9341_Send_Data(0x33);
 8001b64:	2033      	movs	r0, #51	@ 0x33
 8001b66:	f000 f830 	bl	8001bca <ili9341_Send_Data>
  ili9341_Send_Data(0x42);
 8001b6a:	2042      	movs	r0, #66	@ 0x42
 8001b6c:	f000 f82d 	bl	8001bca <ili9341_Send_Data>
  ili9341_Send_Data(0x05);
 8001b70:	2005      	movs	r0, #5
 8001b72:	f000 f82a 	bl	8001bca <ili9341_Send_Data>
  ili9341_Send_Data(0x0C);
 8001b76:	200c      	movs	r0, #12
 8001b78:	f000 f827 	bl	8001bca <ili9341_Send_Data>
  ili9341_Send_Data(0x0A);
 8001b7c:	200a      	movs	r0, #10
 8001b7e:	f000 f824 	bl	8001bca <ili9341_Send_Data>
  ili9341_Send_Data(0x28);
 8001b82:	2028      	movs	r0, #40	@ 0x28
 8001b84:	f000 f821 	bl	8001bca <ili9341_Send_Data>
  ili9341_Send_Data(0x2F);
 8001b88:	202f      	movs	r0, #47	@ 0x2f
 8001b8a:	f000 f81e 	bl	8001bca <ili9341_Send_Data>
  ili9341_Send_Data(0x0F);
 8001b8e:	200f      	movs	r0, #15
 8001b90:	f000 f81b 	bl	8001bca <ili9341_Send_Data>

  ili9341_Write_Reg(LCD_SLEEP_OUT);
 8001b94:	2011      	movs	r0, #17
 8001b96:	f000 f80b 	bl	8001bb0 <ili9341_Write_Reg>
  LCD_Delay(200);
 8001b9a:	20c8      	movs	r0, #200	@ 0xc8
 8001b9c:	f000 f97c 	bl	8001e98 <LCD_Delay>
  ili9341_Write_Reg(LCD_DISPLAY_ON);
 8001ba0:	2029      	movs	r0, #41	@ 0x29
 8001ba2:	f000 f805 	bl	8001bb0 <ili9341_Write_Reg>
  /* GRAM start writing */
  ili9341_Write_Reg(LCD_GRAM);
 8001ba6:	202c      	movs	r0, #44	@ 0x2c
 8001ba8:	f000 f802 	bl	8001bb0 <ili9341_Write_Reg>
}
 8001bac:	bf00      	nop
 8001bae:	bd80      	pop	{r7, pc}

08001bb0 <ili9341_Write_Reg>:
  * @brief  Writes  to the selected LCD register.
  * @param  LCD_Reg: address of the selected register.
  * @retval None
  */
void ili9341_Write_Reg(uint8_t LCD_Reg)
{
 8001bb0:	b580      	push	{r7, lr}
 8001bb2:	b082      	sub	sp, #8
 8001bb4:	af00      	add	r7, sp, #0
 8001bb6:	4603      	mov	r3, r0
 8001bb8:	71fb      	strb	r3, [r7, #7]
  LCD_IO_WriteReg(LCD_Reg);
 8001bba:	79fb      	ldrb	r3, [r7, #7]
 8001bbc:	4618      	mov	r0, r3
 8001bbe:	f000 f949 	bl	8001e54 <LCD_IO_WriteReg>
}
 8001bc2:	bf00      	nop
 8001bc4:	3708      	adds	r7, #8
 8001bc6:	46bd      	mov	sp, r7
 8001bc8:	bd80      	pop	{r7, pc}

08001bca <ili9341_Send_Data>:
  * @brief  Writes data to the selected LCD register.
  * @param  LCD_Reg: address of the selected register.
  * @retval None
  */
void ili9341_Send_Data(uint16_t RegValue)
{
 8001bca:	b580      	push	{r7, lr}
 8001bcc:	b082      	sub	sp, #8
 8001bce:	af00      	add	r7, sp, #0
 8001bd0:	4603      	mov	r3, r0
 8001bd2:	80fb      	strh	r3, [r7, #6]
  LCD_IO_WriteData(RegValue);
 8001bd4:	88fb      	ldrh	r3, [r7, #6]
 8001bd6:	4618      	mov	r0, r3
 8001bd8:	f000 f91a 	bl	8001e10 <LCD_IO_WriteData>
}
 8001bdc:	bf00      	nop
 8001bde:	3708      	adds	r7, #8
 8001be0:	46bd      	mov	sp, r7
 8001be2:	bd80      	pop	{r7, pc}

08001be4 <SPI_Init>:

/**
  * @brief  SPI Bus initialization
  */
static void SPI_Init(void)
{
 8001be4:	b580      	push	{r7, lr}
 8001be6:	af00      	add	r7, sp, #0
  if(HAL_SPI_GetState(&SpiHandle) == HAL_SPI_STATE_RESET)
 8001be8:	4819      	ldr	r0, [pc, #100]	@ (8001c50 <SPI_Init+0x6c>)
 8001bea:	f004 f9c6 	bl	8005f7a <HAL_SPI_GetState>
 8001bee:	4603      	mov	r3, r0
 8001bf0:	2b00      	cmp	r3, #0
 8001bf2:	d12b      	bne.n	8001c4c <SPI_Init+0x68>
  {
    /* SPI configuration -----------------------------------------------------*/
    SpiHandle.Instance = DISCOVERY_SPI;
 8001bf4:	4b16      	ldr	r3, [pc, #88]	@ (8001c50 <SPI_Init+0x6c>)
 8001bf6:	4a17      	ldr	r2, [pc, #92]	@ (8001c54 <SPI_Init+0x70>)
 8001bf8:	601a      	str	r2, [r3, #0]
       to verify these constraints:
       - ILI9341 LCD SPI interface max baudrate is 10MHz for write and 6.66MHz for read
       - l3gd20 SPI interface max baudrate is 10MHz for write/read
       - PCLK2 frequency is set to 90 MHz
    */
    SpiHandle.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 8001bfa:	4b15      	ldr	r3, [pc, #84]	@ (8001c50 <SPI_Init+0x6c>)
 8001bfc:	2218      	movs	r2, #24
 8001bfe:	61da      	str	r2, [r3, #28]

    /* On STM32F429I-Discovery, LCD ID cannot be read then keep a common configuration */
    /* for LCD and GYRO (SPI_DIRECTION_2LINES) */
    /* Note: To read a register a LCD, SPI_DIRECTION_1LINE should be set */
    SpiHandle.Init.Direction      = SPI_DIRECTION_2LINES;
 8001c00:	4b13      	ldr	r3, [pc, #76]	@ (8001c50 <SPI_Init+0x6c>)
 8001c02:	2200      	movs	r2, #0
 8001c04:	609a      	str	r2, [r3, #8]
    SpiHandle.Init.CLKPhase       = SPI_PHASE_1EDGE;
 8001c06:	4b12      	ldr	r3, [pc, #72]	@ (8001c50 <SPI_Init+0x6c>)
 8001c08:	2200      	movs	r2, #0
 8001c0a:	615a      	str	r2, [r3, #20]
    SpiHandle.Init.CLKPolarity    = SPI_POLARITY_LOW;
 8001c0c:	4b10      	ldr	r3, [pc, #64]	@ (8001c50 <SPI_Init+0x6c>)
 8001c0e:	2200      	movs	r2, #0
 8001c10:	611a      	str	r2, [r3, #16]
    SpiHandle.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLED;
 8001c12:	4b0f      	ldr	r3, [pc, #60]	@ (8001c50 <SPI_Init+0x6c>)
 8001c14:	2200      	movs	r2, #0
 8001c16:	629a      	str	r2, [r3, #40]	@ 0x28
    SpiHandle.Init.CRCPolynomial  = 7;
 8001c18:	4b0d      	ldr	r3, [pc, #52]	@ (8001c50 <SPI_Init+0x6c>)
 8001c1a:	2207      	movs	r2, #7
 8001c1c:	62da      	str	r2, [r3, #44]	@ 0x2c
    SpiHandle.Init.DataSize       = SPI_DATASIZE_8BIT;
 8001c1e:	4b0c      	ldr	r3, [pc, #48]	@ (8001c50 <SPI_Init+0x6c>)
 8001c20:	2200      	movs	r2, #0
 8001c22:	60da      	str	r2, [r3, #12]
    SpiHandle.Init.FirstBit       = SPI_FIRSTBIT_MSB;
 8001c24:	4b0a      	ldr	r3, [pc, #40]	@ (8001c50 <SPI_Init+0x6c>)
 8001c26:	2200      	movs	r2, #0
 8001c28:	621a      	str	r2, [r3, #32]
    SpiHandle.Init.NSS            = SPI_NSS_SOFT;
 8001c2a:	4b09      	ldr	r3, [pc, #36]	@ (8001c50 <SPI_Init+0x6c>)
 8001c2c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001c30:	619a      	str	r2, [r3, #24]
    SpiHandle.Init.TIMode         = SPI_TIMODE_DISABLED;
 8001c32:	4b07      	ldr	r3, [pc, #28]	@ (8001c50 <SPI_Init+0x6c>)
 8001c34:	2200      	movs	r2, #0
 8001c36:	625a      	str	r2, [r3, #36]	@ 0x24
    SpiHandle.Init.Mode           = SPI_MODE_MASTER;
 8001c38:	4b05      	ldr	r3, [pc, #20]	@ (8001c50 <SPI_Init+0x6c>)
 8001c3a:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8001c3e:	605a      	str	r2, [r3, #4]

    SPI_MspInit(&SpiHandle);
 8001c40:	4803      	ldr	r0, [pc, #12]	@ (8001c50 <SPI_Init+0x6c>)
 8001c42:	f000 f833 	bl	8001cac <SPI_MspInit>
    HAL_SPI_Init(&SpiHandle);
 8001c46:	4802      	ldr	r0, [pc, #8]	@ (8001c50 <SPI_Init+0x6c>)
 8001c48:	f003 ffa2 	bl	8005b90 <HAL_SPI_Init>
  }
}
 8001c4c:	bf00      	nop
 8001c4e:	bd80      	pop	{r7, pc}
 8001c50:	200259ec 	.word	0x200259ec
 8001c54:	40015000 	.word	0x40015000

08001c58 <SPI_Write>:
/**
  * @brief  Writes a byte to device.
  * @param  Value: value to be written
  */
static void SPI_Write(uint16_t Value)
{
 8001c58:	b580      	push	{r7, lr}
 8001c5a:	b084      	sub	sp, #16
 8001c5c:	af00      	add	r7, sp, #0
 8001c5e:	4603      	mov	r3, r0
 8001c60:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status = HAL_OK;
 8001c62:	2300      	movs	r3, #0
 8001c64:	73fb      	strb	r3, [r7, #15]

  status = HAL_SPI_Transmit(&SpiHandle, (uint8_t*) &Value, 1, SpiTimeout);
 8001c66:	4b09      	ldr	r3, [pc, #36]	@ (8001c8c <SPI_Write+0x34>)
 8001c68:	681b      	ldr	r3, [r3, #0]
 8001c6a:	1db9      	adds	r1, r7, #6
 8001c6c:	2201      	movs	r2, #1
 8001c6e:	4808      	ldr	r0, [pc, #32]	@ (8001c90 <SPI_Write+0x38>)
 8001c70:	f004 f83f 	bl	8005cf2 <HAL_SPI_Transmit>
 8001c74:	4603      	mov	r3, r0
 8001c76:	73fb      	strb	r3, [r7, #15]

  /* Check the communication status */
  if(status != HAL_OK)
 8001c78:	7bfb      	ldrb	r3, [r7, #15]
 8001c7a:	2b00      	cmp	r3, #0
 8001c7c:	d001      	beq.n	8001c82 <SPI_Write+0x2a>
  {
    /* Re-Initialize the BUS */
    SPI_Error();
 8001c7e:	f000 f809 	bl	8001c94 <SPI_Error>
  }
}
 8001c82:	bf00      	nop
 8001c84:	3710      	adds	r7, #16
 8001c86:	46bd      	mov	sp, r7
 8001c88:	bd80      	pop	{r7, pc}
 8001c8a:	bf00      	nop
 8001c8c:	2000000c 	.word	0x2000000c
 8001c90:	200259ec 	.word	0x200259ec

08001c94 <SPI_Error>:

/**
  * @brief  SPI error treatment function.
  */
static void SPI_Error(void)
{
 8001c94:	b580      	push	{r7, lr}
 8001c96:	af00      	add	r7, sp, #0
  /* De-initialize the SPI communication BUS */
  HAL_SPI_DeInit(&SpiHandle);
 8001c98:	4803      	ldr	r0, [pc, #12]	@ (8001ca8 <SPI_Error+0x14>)
 8001c9a:	f004 f802 	bl	8005ca2 <HAL_SPI_DeInit>

  /* Re- Initialize the SPI communication BUS */
  SPI_Init();
 8001c9e:	f7ff ffa1 	bl	8001be4 <SPI_Init>
}
 8001ca2:	bf00      	nop
 8001ca4:	bd80      	pop	{r7, pc}
 8001ca6:	bf00      	nop
 8001ca8:	200259ec 	.word	0x200259ec

08001cac <SPI_MspInit>:
/**
  * @brief  SPI MSP Init.
  * @param  hspi: SPI handle
  */
static void SPI_MspInit(SPI_HandleTypeDef *hspi)
{
 8001cac:	b580      	push	{r7, lr}
 8001cae:	b08a      	sub	sp, #40	@ 0x28
 8001cb0:	af00      	add	r7, sp, #0
 8001cb2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef   GPIO_InitStructure;

  /* Enable SPI clock */
  DISCOVERY_SPI_CLK_ENABLE();
 8001cb4:	2300      	movs	r3, #0
 8001cb6:	613b      	str	r3, [r7, #16]
 8001cb8:	4b17      	ldr	r3, [pc, #92]	@ (8001d18 <SPI_MspInit+0x6c>)
 8001cba:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001cbc:	4a16      	ldr	r2, [pc, #88]	@ (8001d18 <SPI_MspInit+0x6c>)
 8001cbe:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8001cc2:	6453      	str	r3, [r2, #68]	@ 0x44
 8001cc4:	4b14      	ldr	r3, [pc, #80]	@ (8001d18 <SPI_MspInit+0x6c>)
 8001cc6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001cc8:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001ccc:	613b      	str	r3, [r7, #16]
 8001cce:	693b      	ldr	r3, [r7, #16]

  /* Enable DISCOVERY_SPI GPIO clock */
  DISCOVERY_SPI_GPIO_CLK_ENABLE();
 8001cd0:	2300      	movs	r3, #0
 8001cd2:	60fb      	str	r3, [r7, #12]
 8001cd4:	4b10      	ldr	r3, [pc, #64]	@ (8001d18 <SPI_MspInit+0x6c>)
 8001cd6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001cd8:	4a0f      	ldr	r2, [pc, #60]	@ (8001d18 <SPI_MspInit+0x6c>)
 8001cda:	f043 0320 	orr.w	r3, r3, #32
 8001cde:	6313      	str	r3, [r2, #48]	@ 0x30
 8001ce0:	4b0d      	ldr	r3, [pc, #52]	@ (8001d18 <SPI_MspInit+0x6c>)
 8001ce2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001ce4:	f003 0320 	and.w	r3, r3, #32
 8001ce8:	60fb      	str	r3, [r7, #12]
 8001cea:	68fb      	ldr	r3, [r7, #12]

  /* configure SPI SCK, MOSI and MISO */
  GPIO_InitStructure.Pin    = (DISCOVERY_SPI_SCK_PIN | DISCOVERY_SPI_MOSI_PIN | DISCOVERY_SPI_MISO_PIN);
 8001cec:	f44f 7360 	mov.w	r3, #896	@ 0x380
 8001cf0:	617b      	str	r3, [r7, #20]
  GPIO_InitStructure.Mode   = GPIO_MODE_AF_PP;
 8001cf2:	2302      	movs	r3, #2
 8001cf4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStructure.Pull   = GPIO_PULLDOWN;
 8001cf6:	2302      	movs	r3, #2
 8001cf8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStructure.Speed  = GPIO_SPEED_MEDIUM;
 8001cfa:	2301      	movs	r3, #1
 8001cfc:	623b      	str	r3, [r7, #32]
  GPIO_InitStructure.Alternate = DISCOVERY_SPI_AF;
 8001cfe:	2305      	movs	r3, #5
 8001d00:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(DISCOVERY_SPI_GPIO_PORT, &GPIO_InitStructure);
 8001d02:	f107 0314 	add.w	r3, r7, #20
 8001d06:	4619      	mov	r1, r3
 8001d08:	4804      	ldr	r0, [pc, #16]	@ (8001d1c <SPI_MspInit+0x70>)
 8001d0a:	f001 fa93 	bl	8003234 <HAL_GPIO_Init>
}
 8001d0e:	bf00      	nop
 8001d10:	3728      	adds	r7, #40	@ 0x28
 8001d12:	46bd      	mov	sp, r7
 8001d14:	bd80      	pop	{r7, pc}
 8001d16:	bf00      	nop
 8001d18:	40023800 	.word	0x40023800
 8001d1c:	40021400 	.word	0x40021400

08001d20 <LCD_IO_Init>:

/**
  * @brief  Configures the LCD_SPI interface.
  */
void LCD_IO_Init(void)
{
 8001d20:	b580      	push	{r7, lr}
 8001d22:	b088      	sub	sp, #32
 8001d24:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStructure;

  if(Is_LCD_IO_Initialized == 0)
 8001d26:	4b36      	ldr	r3, [pc, #216]	@ (8001e00 <LCD_IO_Init+0xe0>)
 8001d28:	781b      	ldrb	r3, [r3, #0]
 8001d2a:	2b00      	cmp	r3, #0
 8001d2c:	d164      	bne.n	8001df8 <LCD_IO_Init+0xd8>
  {
    Is_LCD_IO_Initialized = 1;
 8001d2e:	4b34      	ldr	r3, [pc, #208]	@ (8001e00 <LCD_IO_Init+0xe0>)
 8001d30:	2201      	movs	r2, #1
 8001d32:	701a      	strb	r2, [r3, #0]

    /* Configure in Output Push-Pull mode */
    LCD_WRX_GPIO_CLK_ENABLE();
 8001d34:	2300      	movs	r3, #0
 8001d36:	60bb      	str	r3, [r7, #8]
 8001d38:	4b32      	ldr	r3, [pc, #200]	@ (8001e04 <LCD_IO_Init+0xe4>)
 8001d3a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001d3c:	4a31      	ldr	r2, [pc, #196]	@ (8001e04 <LCD_IO_Init+0xe4>)
 8001d3e:	f043 0308 	orr.w	r3, r3, #8
 8001d42:	6313      	str	r3, [r2, #48]	@ 0x30
 8001d44:	4b2f      	ldr	r3, [pc, #188]	@ (8001e04 <LCD_IO_Init+0xe4>)
 8001d46:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001d48:	f003 0308 	and.w	r3, r3, #8
 8001d4c:	60bb      	str	r3, [r7, #8]
 8001d4e:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStructure.Pin     = LCD_WRX_PIN;
 8001d50:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001d54:	60fb      	str	r3, [r7, #12]
    GPIO_InitStructure.Mode    = GPIO_MODE_OUTPUT_PP;
 8001d56:	2301      	movs	r3, #1
 8001d58:	613b      	str	r3, [r7, #16]
    GPIO_InitStructure.Pull    = GPIO_NOPULL;
 8001d5a:	2300      	movs	r3, #0
 8001d5c:	617b      	str	r3, [r7, #20]
    GPIO_InitStructure.Speed   = GPIO_SPEED_FAST;
 8001d5e:	2302      	movs	r3, #2
 8001d60:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(LCD_WRX_GPIO_PORT, &GPIO_InitStructure);
 8001d62:	f107 030c 	add.w	r3, r7, #12
 8001d66:	4619      	mov	r1, r3
 8001d68:	4827      	ldr	r0, [pc, #156]	@ (8001e08 <LCD_IO_Init+0xe8>)
 8001d6a:	f001 fa63 	bl	8003234 <HAL_GPIO_Init>

    LCD_RDX_GPIO_CLK_ENABLE();
 8001d6e:	2300      	movs	r3, #0
 8001d70:	607b      	str	r3, [r7, #4]
 8001d72:	4b24      	ldr	r3, [pc, #144]	@ (8001e04 <LCD_IO_Init+0xe4>)
 8001d74:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001d76:	4a23      	ldr	r2, [pc, #140]	@ (8001e04 <LCD_IO_Init+0xe4>)
 8001d78:	f043 0308 	orr.w	r3, r3, #8
 8001d7c:	6313      	str	r3, [r2, #48]	@ 0x30
 8001d7e:	4b21      	ldr	r3, [pc, #132]	@ (8001e04 <LCD_IO_Init+0xe4>)
 8001d80:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001d82:	f003 0308 	and.w	r3, r3, #8
 8001d86:	607b      	str	r3, [r7, #4]
 8001d88:	687b      	ldr	r3, [r7, #4]
    GPIO_InitStructure.Pin     = LCD_RDX_PIN;
 8001d8a:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001d8e:	60fb      	str	r3, [r7, #12]
    GPIO_InitStructure.Mode    = GPIO_MODE_OUTPUT_PP;
 8001d90:	2301      	movs	r3, #1
 8001d92:	613b      	str	r3, [r7, #16]
    GPIO_InitStructure.Pull    = GPIO_NOPULL;
 8001d94:	2300      	movs	r3, #0
 8001d96:	617b      	str	r3, [r7, #20]
    GPIO_InitStructure.Speed   = GPIO_SPEED_FAST;
 8001d98:	2302      	movs	r3, #2
 8001d9a:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(LCD_RDX_GPIO_PORT, &GPIO_InitStructure);
 8001d9c:	f107 030c 	add.w	r3, r7, #12
 8001da0:	4619      	mov	r1, r3
 8001da2:	4819      	ldr	r0, [pc, #100]	@ (8001e08 <LCD_IO_Init+0xe8>)
 8001da4:	f001 fa46 	bl	8003234 <HAL_GPIO_Init>

    /* Configure the LCD Control pins ----------------------------------------*/
    LCD_NCS_GPIO_CLK_ENABLE();
 8001da8:	2300      	movs	r3, #0
 8001daa:	603b      	str	r3, [r7, #0]
 8001dac:	4b15      	ldr	r3, [pc, #84]	@ (8001e04 <LCD_IO_Init+0xe4>)
 8001dae:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001db0:	4a14      	ldr	r2, [pc, #80]	@ (8001e04 <LCD_IO_Init+0xe4>)
 8001db2:	f043 0304 	orr.w	r3, r3, #4
 8001db6:	6313      	str	r3, [r2, #48]	@ 0x30
 8001db8:	4b12      	ldr	r3, [pc, #72]	@ (8001e04 <LCD_IO_Init+0xe4>)
 8001dba:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001dbc:	f003 0304 	and.w	r3, r3, #4
 8001dc0:	603b      	str	r3, [r7, #0]
 8001dc2:	683b      	ldr	r3, [r7, #0]

    /* Configure NCS in Output Push-Pull mode */
    GPIO_InitStructure.Pin     = LCD_NCS_PIN;
 8001dc4:	2304      	movs	r3, #4
 8001dc6:	60fb      	str	r3, [r7, #12]
    GPIO_InitStructure.Mode    = GPIO_MODE_OUTPUT_PP;
 8001dc8:	2301      	movs	r3, #1
 8001dca:	613b      	str	r3, [r7, #16]
    GPIO_InitStructure.Pull    = GPIO_NOPULL;
 8001dcc:	2300      	movs	r3, #0
 8001dce:	617b      	str	r3, [r7, #20]
    GPIO_InitStructure.Speed   = GPIO_SPEED_FAST;
 8001dd0:	2302      	movs	r3, #2
 8001dd2:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(LCD_NCS_GPIO_PORT, &GPIO_InitStructure);
 8001dd4:	f107 030c 	add.w	r3, r7, #12
 8001dd8:	4619      	mov	r1, r3
 8001dda:	480c      	ldr	r0, [pc, #48]	@ (8001e0c <LCD_IO_Init+0xec>)
 8001ddc:	f001 fa2a 	bl	8003234 <HAL_GPIO_Init>

    /* Set or Reset the control line */
    LCD_CS_LOW();
 8001de0:	2200      	movs	r2, #0
 8001de2:	2104      	movs	r1, #4
 8001de4:	4809      	ldr	r0, [pc, #36]	@ (8001e0c <LCD_IO_Init+0xec>)
 8001de6:	f001 fcdd 	bl	80037a4 <HAL_GPIO_WritePin>
    LCD_CS_HIGH();
 8001dea:	2201      	movs	r2, #1
 8001dec:	2104      	movs	r1, #4
 8001dee:	4807      	ldr	r0, [pc, #28]	@ (8001e0c <LCD_IO_Init+0xec>)
 8001df0:	f001 fcd8 	bl	80037a4 <HAL_GPIO_WritePin>

    SPI_Init();
 8001df4:	f7ff fef6 	bl	8001be4 <SPI_Init>
  }
}
 8001df8:	bf00      	nop
 8001dfa:	3720      	adds	r7, #32
 8001dfc:	46bd      	mov	sp, r7
 8001dfe:	bd80      	pop	{r7, pc}
 8001e00:	20025a44 	.word	0x20025a44
 8001e04:	40023800 	.word	0x40023800
 8001e08:	40020c00 	.word	0x40020c00
 8001e0c:	40020800 	.word	0x40020800

08001e10 <LCD_IO_WriteData>:

/**
  * @brief  Writes register value.
  */
void LCD_IO_WriteData(uint16_t RegValue)
{
 8001e10:	b580      	push	{r7, lr}
 8001e12:	b082      	sub	sp, #8
 8001e14:	af00      	add	r7, sp, #0
 8001e16:	4603      	mov	r3, r0
 8001e18:	80fb      	strh	r3, [r7, #6]
  /* Set WRX to send data */
  LCD_WRX_HIGH();
 8001e1a:	2201      	movs	r2, #1
 8001e1c:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8001e20:	480a      	ldr	r0, [pc, #40]	@ (8001e4c <LCD_IO_WriteData+0x3c>)
 8001e22:	f001 fcbf 	bl	80037a4 <HAL_GPIO_WritePin>

  /* Reset LCD control line(/CS) and Send data */
  LCD_CS_LOW();
 8001e26:	2200      	movs	r2, #0
 8001e28:	2104      	movs	r1, #4
 8001e2a:	4809      	ldr	r0, [pc, #36]	@ (8001e50 <LCD_IO_WriteData+0x40>)
 8001e2c:	f001 fcba 	bl	80037a4 <HAL_GPIO_WritePin>
  SPI_Write(RegValue);
 8001e30:	88fb      	ldrh	r3, [r7, #6]
 8001e32:	4618      	mov	r0, r3
 8001e34:	f7ff ff10 	bl	8001c58 <SPI_Write>

  /* Deselect: Chip Select high */
  LCD_CS_HIGH();
 8001e38:	2201      	movs	r2, #1
 8001e3a:	2104      	movs	r1, #4
 8001e3c:	4804      	ldr	r0, [pc, #16]	@ (8001e50 <LCD_IO_WriteData+0x40>)
 8001e3e:	f001 fcb1 	bl	80037a4 <HAL_GPIO_WritePin>
}
 8001e42:	bf00      	nop
 8001e44:	3708      	adds	r7, #8
 8001e46:	46bd      	mov	sp, r7
 8001e48:	bd80      	pop	{r7, pc}
 8001e4a:	bf00      	nop
 8001e4c:	40020c00 	.word	0x40020c00
 8001e50:	40020800 	.word	0x40020800

08001e54 <LCD_IO_WriteReg>:

/**
  * @brief  Writes register address.
  */
void LCD_IO_WriteReg(uint8_t Reg)
{
 8001e54:	b580      	push	{r7, lr}
 8001e56:	b082      	sub	sp, #8
 8001e58:	af00      	add	r7, sp, #0
 8001e5a:	4603      	mov	r3, r0
 8001e5c:	71fb      	strb	r3, [r7, #7]
  /* Reset WRX to send command */
  LCD_WRX_LOW();
 8001e5e:	2200      	movs	r2, #0
 8001e60:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8001e64:	480a      	ldr	r0, [pc, #40]	@ (8001e90 <LCD_IO_WriteReg+0x3c>)
 8001e66:	f001 fc9d 	bl	80037a4 <HAL_GPIO_WritePin>

  /* Reset LCD control line(/CS) and Send command */
  LCD_CS_LOW();
 8001e6a:	2200      	movs	r2, #0
 8001e6c:	2104      	movs	r1, #4
 8001e6e:	4809      	ldr	r0, [pc, #36]	@ (8001e94 <LCD_IO_WriteReg+0x40>)
 8001e70:	f001 fc98 	bl	80037a4 <HAL_GPIO_WritePin>
  SPI_Write(Reg);
 8001e74:	79fb      	ldrb	r3, [r7, #7]
 8001e76:	b29b      	uxth	r3, r3
 8001e78:	4618      	mov	r0, r3
 8001e7a:	f7ff feed 	bl	8001c58 <SPI_Write>

  /* Deselect: Chip Select high */
  LCD_CS_HIGH();
 8001e7e:	2201      	movs	r2, #1
 8001e80:	2104      	movs	r1, #4
 8001e82:	4804      	ldr	r0, [pc, #16]	@ (8001e94 <LCD_IO_WriteReg+0x40>)
 8001e84:	f001 fc8e 	bl	80037a4 <HAL_GPIO_WritePin>
}
 8001e88:	bf00      	nop
 8001e8a:	3708      	adds	r7, #8
 8001e8c:	46bd      	mov	sp, r7
 8001e8e:	bd80      	pop	{r7, pc}
 8001e90:	40020c00 	.word	0x40020c00
 8001e94:	40020800 	.word	0x40020800

08001e98 <LCD_Delay>:
/**
  * @brief  Wait for loop in ms.
  * @param  Delay in ms.
  */
void LCD_Delay(uint32_t Delay)
{
 8001e98:	b580      	push	{r7, lr}
 8001e9a:	b082      	sub	sp, #8
 8001e9c:	af00      	add	r7, sp, #0
 8001e9e:	6078      	str	r0, [r7, #4]
  HAL_Delay(Delay);
 8001ea0:	6878      	ldr	r0, [r7, #4]
 8001ea2:	f001 f81b 	bl	8002edc <HAL_Delay>
}
 8001ea6:	bf00      	nop
 8001ea8:	3708      	adds	r7, #8
 8001eaa:	46bd      	mov	sp, r7
 8001eac:	bd80      	pop	{r7, pc}

08001eae <main>:

/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void){
 8001eae:	b580      	push	{r7, lr}
 8001eb0:	af00      	add	r7, sp, #0
	/* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	HAL_Init();
 8001eb2:	f000 ffa1 	bl	8002df8 <HAL_Init>

	// The default system configuration function is "suspect" so we need to make our own clock configuration
	// Note - You, the developer, MAY have to play with some of this configuration as you progress in your project
	SystemClockOverride();
 8001eb6:	f000 f80b 	bl	8001ed0 <SystemClockOverride>
	ApplicationInit();
 8001eba:	f7fe fb61 	bl	8000580 <ApplicationInit>

	HAL_Delay(5000);
 8001ebe:	f241 3088 	movw	r0, #5000	@ 0x1388
 8001ec2:	f001 f80b 	bl	8002edc <HAL_Delay>
	while(1){
		//
	}
#endif

	screen1();
 8001ec6:	f7fe fcb5 	bl	8000834 <screen1>

	while(1){
 8001eca:	bf00      	nop
 8001ecc:	e7fd      	b.n	8001eca <main+0x1c>
	...

08001ed0 <SystemClockOverride>:
    Error_Handler();
  }
}

void SystemClockOverride(void)
{
 8001ed0:	b580      	push	{r7, lr}
 8001ed2:	b092      	sub	sp, #72	@ 0x48
 8001ed4:	af00      	add	r7, sp, #0
  RCC_ClkInitTypeDef RCC_ClkInitStruct;
  RCC_OscInitTypeDef RCC_OscInitStruct;

  __HAL_RCC_PWR_CLK_ENABLE();
 8001ed6:	2300      	movs	r3, #0
 8001ed8:	603b      	str	r3, [r7, #0]
 8001eda:	4b1c      	ldr	r3, [pc, #112]	@ (8001f4c <SystemClockOverride+0x7c>)
 8001edc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001ede:	4a1b      	ldr	r2, [pc, #108]	@ (8001f4c <SystemClockOverride+0x7c>)
 8001ee0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001ee4:	6413      	str	r3, [r2, #64]	@ 0x40
 8001ee6:	4b19      	ldr	r3, [pc, #100]	@ (8001f4c <SystemClockOverride+0x7c>)
 8001ee8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001eea:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001eee:	603b      	str	r3, [r7, #0]
 8001ef0:	683b      	ldr	r3, [r7, #0]

  // __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1); // not needed, power scaling consumption for when not running at max freq.

  /* Enable HSE Osc and activate PLL with HSE source */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001ef2:	2301      	movs	r3, #1
 8001ef4:	607b      	str	r3, [r7, #4]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001ef6:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8001efa:	60bb      	str	r3, [r7, #8]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001efc:	2302      	movs	r3, #2
 8001efe:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001f00:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8001f04:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.PLL.PLLM = 8;
 8001f06:	2308      	movs	r3, #8
 8001f08:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLN = 336;
 8001f0a:	f44f 73a8 	mov.w	r3, #336	@ 0x150
 8001f0e:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001f10:	2302      	movs	r3, #2
 8001f12:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLQ = 7;
 8001f14:	2307      	movs	r3, #7
 8001f16:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_RCC_OscConfig(&RCC_OscInitStruct);
 8001f18:	1d3b      	adds	r3, r7, #4
 8001f1a:	4618      	mov	r0, r3
 8001f1c:	f002 ff4a 	bl	8004db4 <HAL_RCC_OscConfig>

  /* Select PLL as system clock source and configure the HCLK, PCLK1 and PCLK2 clocks dividers */
  RCC_ClkInitStruct.ClockType = (RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2);
 8001f20:	230f      	movs	r3, #15
 8001f22:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001f24:	2302      	movs	r3, #2
 8001f26:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001f28:	2300      	movs	r3, #0
 8001f2a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8001f2c:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8001f30:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8001f32:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001f36:	647b      	str	r3, [r7, #68]	@ 0x44
  HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5);
 8001f38:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 8001f3c:	2105      	movs	r1, #5
 8001f3e:	4618      	mov	r0, r3
 8001f40:	f003 f9b0 	bl	80052a4 <HAL_RCC_ClockConfig>
}
 8001f44:	bf00      	nop
 8001f46:	3748      	adds	r7, #72	@ 0x48
 8001f48:	46bd      	mov	sp, r7
 8001f4a:	bd80      	pop	{r7, pc}
 8001f4c:	40023800 	.word	0x40023800

08001f50 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001f50:	b480      	push	{r7}
 8001f52:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 8001f54:	b672      	cpsid	i
}
 8001f56:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001f58:	bf00      	nop
 8001f5a:	e7fd      	b.n	8001f58 <Error_Handler+0x8>

08001f5c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001f5c:	b580      	push	{r7, lr}
 8001f5e:	b082      	sub	sp, #8
 8001f60:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001f62:	2300      	movs	r3, #0
 8001f64:	607b      	str	r3, [r7, #4]
 8001f66:	4b10      	ldr	r3, [pc, #64]	@ (8001fa8 <HAL_MspInit+0x4c>)
 8001f68:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001f6a:	4a0f      	ldr	r2, [pc, #60]	@ (8001fa8 <HAL_MspInit+0x4c>)
 8001f6c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001f70:	6453      	str	r3, [r2, #68]	@ 0x44
 8001f72:	4b0d      	ldr	r3, [pc, #52]	@ (8001fa8 <HAL_MspInit+0x4c>)
 8001f74:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001f76:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001f7a:	607b      	str	r3, [r7, #4]
 8001f7c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001f7e:	2300      	movs	r3, #0
 8001f80:	603b      	str	r3, [r7, #0]
 8001f82:	4b09      	ldr	r3, [pc, #36]	@ (8001fa8 <HAL_MspInit+0x4c>)
 8001f84:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001f86:	4a08      	ldr	r2, [pc, #32]	@ (8001fa8 <HAL_MspInit+0x4c>)
 8001f88:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001f8c:	6413      	str	r3, [r2, #64]	@ 0x40
 8001f8e:	4b06      	ldr	r3, [pc, #24]	@ (8001fa8 <HAL_MspInit+0x4c>)
 8001f90:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001f92:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001f96:	603b      	str	r3, [r7, #0]
 8001f98:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8001f9a:	2007      	movs	r0, #7
 8001f9c:	f001 f8d4 	bl	8003148 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001fa0:	bf00      	nop
 8001fa2:	3708      	adds	r7, #8
 8001fa4:	46bd      	mov	sp, r7
 8001fa6:	bd80      	pop	{r7, pc}
 8001fa8:	40023800 	.word	0x40023800

08001fac <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001fac:	b580      	push	{r7, lr}
 8001fae:	b08a      	sub	sp, #40	@ 0x28
 8001fb0:	af00      	add	r7, sp, #0
 8001fb2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001fb4:	f107 0314 	add.w	r3, r7, #20
 8001fb8:	2200      	movs	r2, #0
 8001fba:	601a      	str	r2, [r3, #0]
 8001fbc:	605a      	str	r2, [r3, #4]
 8001fbe:	609a      	str	r2, [r3, #8]
 8001fc0:	60da      	str	r2, [r3, #12]
 8001fc2:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C3)
 8001fc4:	687b      	ldr	r3, [r7, #4]
 8001fc6:	681b      	ldr	r3, [r3, #0]
 8001fc8:	4a29      	ldr	r2, [pc, #164]	@ (8002070 <HAL_I2C_MspInit+0xc4>)
 8001fca:	4293      	cmp	r3, r2
 8001fcc:	d14b      	bne.n	8002066 <HAL_I2C_MspInit+0xba>
  {
  /* USER CODE BEGIN I2C3_MspInit 0 */

  /* USER CODE END I2C3_MspInit 0 */

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001fce:	2300      	movs	r3, #0
 8001fd0:	613b      	str	r3, [r7, #16]
 8001fd2:	4b28      	ldr	r3, [pc, #160]	@ (8002074 <HAL_I2C_MspInit+0xc8>)
 8001fd4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001fd6:	4a27      	ldr	r2, [pc, #156]	@ (8002074 <HAL_I2C_MspInit+0xc8>)
 8001fd8:	f043 0304 	orr.w	r3, r3, #4
 8001fdc:	6313      	str	r3, [r2, #48]	@ 0x30
 8001fde:	4b25      	ldr	r3, [pc, #148]	@ (8002074 <HAL_I2C_MspInit+0xc8>)
 8001fe0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001fe2:	f003 0304 	and.w	r3, r3, #4
 8001fe6:	613b      	str	r3, [r7, #16]
 8001fe8:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001fea:	2300      	movs	r3, #0
 8001fec:	60fb      	str	r3, [r7, #12]
 8001fee:	4b21      	ldr	r3, [pc, #132]	@ (8002074 <HAL_I2C_MspInit+0xc8>)
 8001ff0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001ff2:	4a20      	ldr	r2, [pc, #128]	@ (8002074 <HAL_I2C_MspInit+0xc8>)
 8001ff4:	f043 0301 	orr.w	r3, r3, #1
 8001ff8:	6313      	str	r3, [r2, #48]	@ 0x30
 8001ffa:	4b1e      	ldr	r3, [pc, #120]	@ (8002074 <HAL_I2C_MspInit+0xc8>)
 8001ffc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001ffe:	f003 0301 	and.w	r3, r3, #1
 8002002:	60fb      	str	r3, [r7, #12]
 8002004:	68fb      	ldr	r3, [r7, #12]
    /**I2C3 GPIO Configuration
    PC9     ------> I2C3_SDA
    PA8     ------> I2C3_SCL
    */
    GPIO_InitStruct.Pin = I2C3_SDA_Pin;
 8002006:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800200a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800200c:	2312      	movs	r3, #18
 800200e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002010:	2300      	movs	r3, #0
 8002012:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002014:	2300      	movs	r3, #0
 8002016:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 8002018:	2304      	movs	r3, #4
 800201a:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(I2C3_SDA_GPIO_Port, &GPIO_InitStruct);
 800201c:	f107 0314 	add.w	r3, r7, #20
 8002020:	4619      	mov	r1, r3
 8002022:	4815      	ldr	r0, [pc, #84]	@ (8002078 <HAL_I2C_MspInit+0xcc>)
 8002024:	f001 f906 	bl	8003234 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = I2C3_SCL_Pin;
 8002028:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800202c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800202e:	2312      	movs	r3, #18
 8002030:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002032:	2300      	movs	r3, #0
 8002034:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002036:	2300      	movs	r3, #0
 8002038:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 800203a:	2304      	movs	r3, #4
 800203c:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(I2C3_SCL_GPIO_Port, &GPIO_InitStruct);
 800203e:	f107 0314 	add.w	r3, r7, #20
 8002042:	4619      	mov	r1, r3
 8002044:	480d      	ldr	r0, [pc, #52]	@ (800207c <HAL_I2C_MspInit+0xd0>)
 8002046:	f001 f8f5 	bl	8003234 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C3_CLK_ENABLE();
 800204a:	2300      	movs	r3, #0
 800204c:	60bb      	str	r3, [r7, #8]
 800204e:	4b09      	ldr	r3, [pc, #36]	@ (8002074 <HAL_I2C_MspInit+0xc8>)
 8002050:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002052:	4a08      	ldr	r2, [pc, #32]	@ (8002074 <HAL_I2C_MspInit+0xc8>)
 8002054:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8002058:	6413      	str	r3, [r2, #64]	@ 0x40
 800205a:	4b06      	ldr	r3, [pc, #24]	@ (8002074 <HAL_I2C_MspInit+0xc8>)
 800205c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800205e:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8002062:	60bb      	str	r3, [r7, #8]
 8002064:	68bb      	ldr	r3, [r7, #8]

  /* USER CODE END I2C3_MspInit 1 */

  }

}
 8002066:	bf00      	nop
 8002068:	3728      	adds	r7, #40	@ 0x28
 800206a:	46bd      	mov	sp, r7
 800206c:	bd80      	pop	{r7, pc}
 800206e:	bf00      	nop
 8002070:	40005c00 	.word	0x40005c00
 8002074:	40023800 	.word	0x40023800
 8002078:	40020800 	.word	0x40020800
 800207c:	40020000 	.word	0x40020000

08002080 <HAL_LTDC_MspInit>:
* This function configures the hardware resources used in this example
* @param hltdc: LTDC handle pointer
* @retval None
*/
void HAL_LTDC_MspInit(LTDC_HandleTypeDef* hltdc)
{
 8002080:	b580      	push	{r7, lr}
 8002082:	b09a      	sub	sp, #104	@ 0x68
 8002084:	af00      	add	r7, sp, #0
 8002086:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002088:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 800208c:	2200      	movs	r2, #0
 800208e:	601a      	str	r2, [r3, #0]
 8002090:	605a      	str	r2, [r3, #4]
 8002092:	609a      	str	r2, [r3, #8]
 8002094:	60da      	str	r2, [r3, #12]
 8002096:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8002098:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800209c:	2230      	movs	r2, #48	@ 0x30
 800209e:	2100      	movs	r1, #0
 80020a0:	4618      	mov	r0, r3
 80020a2:	f004 fcd3 	bl	8006a4c <memset>
  if(hltdc->Instance==LTDC)
 80020a6:	687b      	ldr	r3, [r7, #4]
 80020a8:	681b      	ldr	r3, [r3, #0]
 80020aa:	4a81      	ldr	r2, [pc, #516]	@ (80022b0 <HAL_LTDC_MspInit+0x230>)
 80020ac:	4293      	cmp	r3, r2
 80020ae:	f040 80fa 	bne.w	80022a6 <HAL_LTDC_MspInit+0x226>

  /* USER CODE END LTDC_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_LTDC;
 80020b2:	2308      	movs	r3, #8
 80020b4:	627b      	str	r3, [r7, #36]	@ 0x24
    PeriphClkInitStruct.PLLSAI.PLLSAIN = 50;
 80020b6:	2332      	movs	r3, #50	@ 0x32
 80020b8:	637b      	str	r3, [r7, #52]	@ 0x34
    PeriphClkInitStruct.PLLSAI.PLLSAIR = 2;
 80020ba:	2302      	movs	r3, #2
 80020bc:	63fb      	str	r3, [r7, #60]	@ 0x3c
    PeriphClkInitStruct.PLLSAIDivR = RCC_PLLSAIDIVR_2;
 80020be:	2300      	movs	r3, #0
 80020c0:	64bb      	str	r3, [r7, #72]	@ 0x48
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80020c2:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80020c6:	4618      	mov	r0, r3
 80020c8:	f003 faf8 	bl	80056bc <HAL_RCCEx_PeriphCLKConfig>
 80020cc:	4603      	mov	r3, r0
 80020ce:	2b00      	cmp	r3, #0
 80020d0:	d001      	beq.n	80020d6 <HAL_LTDC_MspInit+0x56>
    {
      Error_Handler();
 80020d2:	f7ff ff3d 	bl	8001f50 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_LTDC_CLK_ENABLE();
 80020d6:	2300      	movs	r3, #0
 80020d8:	623b      	str	r3, [r7, #32]
 80020da:	4b76      	ldr	r3, [pc, #472]	@ (80022b4 <HAL_LTDC_MspInit+0x234>)
 80020dc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80020de:	4a75      	ldr	r2, [pc, #468]	@ (80022b4 <HAL_LTDC_MspInit+0x234>)
 80020e0:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 80020e4:	6453      	str	r3, [r2, #68]	@ 0x44
 80020e6:	4b73      	ldr	r3, [pc, #460]	@ (80022b4 <HAL_LTDC_MspInit+0x234>)
 80020e8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80020ea:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 80020ee:	623b      	str	r3, [r7, #32]
 80020f0:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOF_CLK_ENABLE();
 80020f2:	2300      	movs	r3, #0
 80020f4:	61fb      	str	r3, [r7, #28]
 80020f6:	4b6f      	ldr	r3, [pc, #444]	@ (80022b4 <HAL_LTDC_MspInit+0x234>)
 80020f8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80020fa:	4a6e      	ldr	r2, [pc, #440]	@ (80022b4 <HAL_LTDC_MspInit+0x234>)
 80020fc:	f043 0320 	orr.w	r3, r3, #32
 8002100:	6313      	str	r3, [r2, #48]	@ 0x30
 8002102:	4b6c      	ldr	r3, [pc, #432]	@ (80022b4 <HAL_LTDC_MspInit+0x234>)
 8002104:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002106:	f003 0320 	and.w	r3, r3, #32
 800210a:	61fb      	str	r3, [r7, #28]
 800210c:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800210e:	2300      	movs	r3, #0
 8002110:	61bb      	str	r3, [r7, #24]
 8002112:	4b68      	ldr	r3, [pc, #416]	@ (80022b4 <HAL_LTDC_MspInit+0x234>)
 8002114:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002116:	4a67      	ldr	r2, [pc, #412]	@ (80022b4 <HAL_LTDC_MspInit+0x234>)
 8002118:	f043 0301 	orr.w	r3, r3, #1
 800211c:	6313      	str	r3, [r2, #48]	@ 0x30
 800211e:	4b65      	ldr	r3, [pc, #404]	@ (80022b4 <HAL_LTDC_MspInit+0x234>)
 8002120:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002122:	f003 0301 	and.w	r3, r3, #1
 8002126:	61bb      	str	r3, [r7, #24]
 8002128:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800212a:	2300      	movs	r3, #0
 800212c:	617b      	str	r3, [r7, #20]
 800212e:	4b61      	ldr	r3, [pc, #388]	@ (80022b4 <HAL_LTDC_MspInit+0x234>)
 8002130:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002132:	4a60      	ldr	r2, [pc, #384]	@ (80022b4 <HAL_LTDC_MspInit+0x234>)
 8002134:	f043 0302 	orr.w	r3, r3, #2
 8002138:	6313      	str	r3, [r2, #48]	@ 0x30
 800213a:	4b5e      	ldr	r3, [pc, #376]	@ (80022b4 <HAL_LTDC_MspInit+0x234>)
 800213c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800213e:	f003 0302 	and.w	r3, r3, #2
 8002142:	617b      	str	r3, [r7, #20]
 8002144:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOG_CLK_ENABLE();
 8002146:	2300      	movs	r3, #0
 8002148:	613b      	str	r3, [r7, #16]
 800214a:	4b5a      	ldr	r3, [pc, #360]	@ (80022b4 <HAL_LTDC_MspInit+0x234>)
 800214c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800214e:	4a59      	ldr	r2, [pc, #356]	@ (80022b4 <HAL_LTDC_MspInit+0x234>)
 8002150:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8002154:	6313      	str	r3, [r2, #48]	@ 0x30
 8002156:	4b57      	ldr	r3, [pc, #348]	@ (80022b4 <HAL_LTDC_MspInit+0x234>)
 8002158:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800215a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800215e:	613b      	str	r3, [r7, #16]
 8002160:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002162:	2300      	movs	r3, #0
 8002164:	60fb      	str	r3, [r7, #12]
 8002166:	4b53      	ldr	r3, [pc, #332]	@ (80022b4 <HAL_LTDC_MspInit+0x234>)
 8002168:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800216a:	4a52      	ldr	r2, [pc, #328]	@ (80022b4 <HAL_LTDC_MspInit+0x234>)
 800216c:	f043 0304 	orr.w	r3, r3, #4
 8002170:	6313      	str	r3, [r2, #48]	@ 0x30
 8002172:	4b50      	ldr	r3, [pc, #320]	@ (80022b4 <HAL_LTDC_MspInit+0x234>)
 8002174:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002176:	f003 0304 	and.w	r3, r3, #4
 800217a:	60fb      	str	r3, [r7, #12]
 800217c:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 800217e:	2300      	movs	r3, #0
 8002180:	60bb      	str	r3, [r7, #8]
 8002182:	4b4c      	ldr	r3, [pc, #304]	@ (80022b4 <HAL_LTDC_MspInit+0x234>)
 8002184:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002186:	4a4b      	ldr	r2, [pc, #300]	@ (80022b4 <HAL_LTDC_MspInit+0x234>)
 8002188:	f043 0308 	orr.w	r3, r3, #8
 800218c:	6313      	str	r3, [r2, #48]	@ 0x30
 800218e:	4b49      	ldr	r3, [pc, #292]	@ (80022b4 <HAL_LTDC_MspInit+0x234>)
 8002190:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002192:	f003 0308 	and.w	r3, r3, #8
 8002196:	60bb      	str	r3, [r7, #8]
 8002198:	68bb      	ldr	r3, [r7, #8]
    PG11     ------> LTDC_B3
    PG12     ------> LTDC_B4
    PB8     ------> LTDC_B6
    PB9     ------> LTDC_B7
    */
    GPIO_InitStruct.Pin = ENABLE_Pin;
 800219a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800219e:	657b      	str	r3, [r7, #84]	@ 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80021a0:	2302      	movs	r3, #2
 80021a2:	65bb      	str	r3, [r7, #88]	@ 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80021a4:	2300      	movs	r3, #0
 80021a6:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80021a8:	2300      	movs	r3, #0
 80021aa:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 80021ac:	230e      	movs	r3, #14
 80021ae:	667b      	str	r3, [r7, #100]	@ 0x64
    HAL_GPIO_Init(ENABLE_GPIO_Port, &GPIO_InitStruct);
 80021b0:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 80021b4:	4619      	mov	r1, r3
 80021b6:	4840      	ldr	r0, [pc, #256]	@ (80022b8 <HAL_LTDC_MspInit+0x238>)
 80021b8:	f001 f83c 	bl	8003234 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = B5_Pin|VSYNC_Pin|G2_Pin|R4_Pin
 80021bc:	f641 0358 	movw	r3, #6232	@ 0x1858
 80021c0:	657b      	str	r3, [r7, #84]	@ 0x54
                          |R5_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80021c2:	2302      	movs	r3, #2
 80021c4:	65bb      	str	r3, [r7, #88]	@ 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80021c6:	2300      	movs	r3, #0
 80021c8:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80021ca:	2300      	movs	r3, #0
 80021cc:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 80021ce:	230e      	movs	r3, #14
 80021d0:	667b      	str	r3, [r7, #100]	@ 0x64
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80021d2:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 80021d6:	4619      	mov	r1, r3
 80021d8:	4838      	ldr	r0, [pc, #224]	@ (80022bc <HAL_LTDC_MspInit+0x23c>)
 80021da:	f001 f82b 	bl	8003234 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = R3_Pin|R6_Pin;
 80021de:	2303      	movs	r3, #3
 80021e0:	657b      	str	r3, [r7, #84]	@ 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80021e2:	2302      	movs	r3, #2
 80021e4:	65bb      	str	r3, [r7, #88]	@ 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80021e6:	2300      	movs	r3, #0
 80021e8:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80021ea:	2300      	movs	r3, #0
 80021ec:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Alternate = GPIO_AF9_LTDC;
 80021ee:	2309      	movs	r3, #9
 80021f0:	667b      	str	r3, [r7, #100]	@ 0x64
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80021f2:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 80021f6:	4619      	mov	r1, r3
 80021f8:	4831      	ldr	r0, [pc, #196]	@ (80022c0 <HAL_LTDC_MspInit+0x240>)
 80021fa:	f001 f81b 	bl	8003234 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = G4_Pin|G5_Pin|B6_Pin|B7_Pin;
 80021fe:	f44f 6370 	mov.w	r3, #3840	@ 0xf00
 8002202:	657b      	str	r3, [r7, #84]	@ 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002204:	2302      	movs	r3, #2
 8002206:	65bb      	str	r3, [r7, #88]	@ 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002208:	2300      	movs	r3, #0
 800220a:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800220c:	2300      	movs	r3, #0
 800220e:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 8002210:	230e      	movs	r3, #14
 8002212:	667b      	str	r3, [r7, #100]	@ 0x64
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002214:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8002218:	4619      	mov	r1, r3
 800221a:	4829      	ldr	r0, [pc, #164]	@ (80022c0 <HAL_LTDC_MspInit+0x240>)
 800221c:	f001 f80a 	bl	8003234 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = R7_Pin|DOTCLK_Pin|B3_Pin;
 8002220:	f44f 630c 	mov.w	r3, #2240	@ 0x8c0
 8002224:	657b      	str	r3, [r7, #84]	@ 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002226:	2302      	movs	r3, #2
 8002228:	65bb      	str	r3, [r7, #88]	@ 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800222a:	2300      	movs	r3, #0
 800222c:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800222e:	2300      	movs	r3, #0
 8002230:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 8002232:	230e      	movs	r3, #14
 8002234:	667b      	str	r3, [r7, #100]	@ 0x64
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8002236:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 800223a:	4619      	mov	r1, r3
 800223c:	4821      	ldr	r0, [pc, #132]	@ (80022c4 <HAL_LTDC_MspInit+0x244>)
 800223e:	f000 fff9 	bl	8003234 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = HSYNC_Pin|G6_Pin|R2_Pin;
 8002242:	f44f 6398 	mov.w	r3, #1216	@ 0x4c0
 8002246:	657b      	str	r3, [r7, #84]	@ 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002248:	2302      	movs	r3, #2
 800224a:	65bb      	str	r3, [r7, #88]	@ 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800224c:	2300      	movs	r3, #0
 800224e:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002250:	2300      	movs	r3, #0
 8002252:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 8002254:	230e      	movs	r3, #14
 8002256:	667b      	str	r3, [r7, #100]	@ 0x64
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002258:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 800225c:	4619      	mov	r1, r3
 800225e:	481a      	ldr	r0, [pc, #104]	@ (80022c8 <HAL_LTDC_MspInit+0x248>)
 8002260:	f000 ffe8 	bl	8003234 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = G7_Pin|B2_Pin;
 8002264:	2348      	movs	r3, #72	@ 0x48
 8002266:	657b      	str	r3, [r7, #84]	@ 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002268:	2302      	movs	r3, #2
 800226a:	65bb      	str	r3, [r7, #88]	@ 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800226c:	2300      	movs	r3, #0
 800226e:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002270:	2300      	movs	r3, #0
 8002272:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 8002274:	230e      	movs	r3, #14
 8002276:	667b      	str	r3, [r7, #100]	@ 0x64
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002278:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 800227c:	4619      	mov	r1, r3
 800227e:	4813      	ldr	r0, [pc, #76]	@ (80022cc <HAL_LTDC_MspInit+0x24c>)
 8002280:	f000 ffd8 	bl	8003234 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = G3_Pin|B4_Pin;
 8002284:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8002288:	657b      	str	r3, [r7, #84]	@ 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800228a:	2302      	movs	r3, #2
 800228c:	65bb      	str	r3, [r7, #88]	@ 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800228e:	2300      	movs	r3, #0
 8002290:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002292:	2300      	movs	r3, #0
 8002294:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Alternate = GPIO_AF9_LTDC;
 8002296:	2309      	movs	r3, #9
 8002298:	667b      	str	r3, [r7, #100]	@ 0x64
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 800229a:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 800229e:	4619      	mov	r1, r3
 80022a0:	4808      	ldr	r0, [pc, #32]	@ (80022c4 <HAL_LTDC_MspInit+0x244>)
 80022a2:	f000 ffc7 	bl	8003234 <HAL_GPIO_Init>

  /* USER CODE END LTDC_MspInit 1 */

  }

}
 80022a6:	bf00      	nop
 80022a8:	3768      	adds	r7, #104	@ 0x68
 80022aa:	46bd      	mov	sp, r7
 80022ac:	bd80      	pop	{r7, pc}
 80022ae:	bf00      	nop
 80022b0:	40016800 	.word	0x40016800
 80022b4:	40023800 	.word	0x40023800
 80022b8:	40021400 	.word	0x40021400
 80022bc:	40020000 	.word	0x40020000
 80022c0:	40020400 	.word	0x40020400
 80022c4:	40021800 	.word	0x40021800
 80022c8:	40020800 	.word	0x40020800
 80022cc:	40020c00 	.word	0x40020c00

080022d0 <HAL_RNG_MspInit>:
* This function configures the hardware resources used in this example
* @param hrng: RNG handle pointer
* @retval None
*/
void HAL_RNG_MspInit(RNG_HandleTypeDef* hrng)
{
 80022d0:	b480      	push	{r7}
 80022d2:	b085      	sub	sp, #20
 80022d4:	af00      	add	r7, sp, #0
 80022d6:	6078      	str	r0, [r7, #4]
  if(hrng->Instance==RNG)
 80022d8:	687b      	ldr	r3, [r7, #4]
 80022da:	681b      	ldr	r3, [r3, #0]
 80022dc:	4a0b      	ldr	r2, [pc, #44]	@ (800230c <HAL_RNG_MspInit+0x3c>)
 80022de:	4293      	cmp	r3, r2
 80022e0:	d10d      	bne.n	80022fe <HAL_RNG_MspInit+0x2e>
  {
  /* USER CODE BEGIN RNG_MspInit 0 */

  /* USER CODE END RNG_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_RNG_CLK_ENABLE();
 80022e2:	2300      	movs	r3, #0
 80022e4:	60fb      	str	r3, [r7, #12]
 80022e6:	4b0a      	ldr	r3, [pc, #40]	@ (8002310 <HAL_RNG_MspInit+0x40>)
 80022e8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80022ea:	4a09      	ldr	r2, [pc, #36]	@ (8002310 <HAL_RNG_MspInit+0x40>)
 80022ec:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80022f0:	6353      	str	r3, [r2, #52]	@ 0x34
 80022f2:	4b07      	ldr	r3, [pc, #28]	@ (8002310 <HAL_RNG_MspInit+0x40>)
 80022f4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80022f6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80022fa:	60fb      	str	r3, [r7, #12]
 80022fc:	68fb      	ldr	r3, [r7, #12]

  /* USER CODE END RNG_MspInit 1 */

  }

}
 80022fe:	bf00      	nop
 8002300:	3714      	adds	r7, #20
 8002302:	46bd      	mov	sp, r7
 8002304:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002308:	4770      	bx	lr
 800230a:	bf00      	nop
 800230c:	50060800 	.word	0x50060800
 8002310:	40023800 	.word	0x40023800

08002314 <HAL_RNG_MspDeInit>:
* This function freeze the hardware resources used in this example
* @param hrng: RNG handle pointer
* @retval None
*/
void HAL_RNG_MspDeInit(RNG_HandleTypeDef* hrng)
{
 8002314:	b480      	push	{r7}
 8002316:	b083      	sub	sp, #12
 8002318:	af00      	add	r7, sp, #0
 800231a:	6078      	str	r0, [r7, #4]
  if(hrng->Instance==RNG)
 800231c:	687b      	ldr	r3, [r7, #4]
 800231e:	681b      	ldr	r3, [r3, #0]
 8002320:	4a07      	ldr	r2, [pc, #28]	@ (8002340 <HAL_RNG_MspDeInit+0x2c>)
 8002322:	4293      	cmp	r3, r2
 8002324:	d105      	bne.n	8002332 <HAL_RNG_MspDeInit+0x1e>
  {
  /* USER CODE BEGIN RNG_MspDeInit 0 */

  /* USER CODE END RNG_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_RNG_CLK_DISABLE();
 8002326:	4b07      	ldr	r3, [pc, #28]	@ (8002344 <HAL_RNG_MspDeInit+0x30>)
 8002328:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800232a:	4a06      	ldr	r2, [pc, #24]	@ (8002344 <HAL_RNG_MspDeInit+0x30>)
 800232c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8002330:	6353      	str	r3, [r2, #52]	@ 0x34
  /* USER CODE BEGIN RNG_MspDeInit 1 */

  /* USER CODE END RNG_MspDeInit 1 */
  }

}
 8002332:	bf00      	nop
 8002334:	370c      	adds	r7, #12
 8002336:	46bd      	mov	sp, r7
 8002338:	f85d 7b04 	ldr.w	r7, [sp], #4
 800233c:	4770      	bx	lr
 800233e:	bf00      	nop
 8002340:	50060800 	.word	0x50060800
 8002344:	40023800 	.word	0x40023800

08002348 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8002348:	b580      	push	{r7, lr}
 800234a:	b08a      	sub	sp, #40	@ 0x28
 800234c:	af00      	add	r7, sp, #0
 800234e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002350:	f107 0314 	add.w	r3, r7, #20
 8002354:	2200      	movs	r2, #0
 8002356:	601a      	str	r2, [r3, #0]
 8002358:	605a      	str	r2, [r3, #4]
 800235a:	609a      	str	r2, [r3, #8]
 800235c:	60da      	str	r2, [r3, #12]
 800235e:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI5)
 8002360:	687b      	ldr	r3, [r7, #4]
 8002362:	681b      	ldr	r3, [r3, #0]
 8002364:	4a19      	ldr	r2, [pc, #100]	@ (80023cc <HAL_SPI_MspInit+0x84>)
 8002366:	4293      	cmp	r3, r2
 8002368:	d12c      	bne.n	80023c4 <HAL_SPI_MspInit+0x7c>
  {
  /* USER CODE BEGIN SPI5_MspInit 0 */

  /* USER CODE END SPI5_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI5_CLK_ENABLE();
 800236a:	2300      	movs	r3, #0
 800236c:	613b      	str	r3, [r7, #16]
 800236e:	4b18      	ldr	r3, [pc, #96]	@ (80023d0 <HAL_SPI_MspInit+0x88>)
 8002370:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002372:	4a17      	ldr	r2, [pc, #92]	@ (80023d0 <HAL_SPI_MspInit+0x88>)
 8002374:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8002378:	6453      	str	r3, [r2, #68]	@ 0x44
 800237a:	4b15      	ldr	r3, [pc, #84]	@ (80023d0 <HAL_SPI_MspInit+0x88>)
 800237c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800237e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002382:	613b      	str	r3, [r7, #16]
 8002384:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOF_CLK_ENABLE();
 8002386:	2300      	movs	r3, #0
 8002388:	60fb      	str	r3, [r7, #12]
 800238a:	4b11      	ldr	r3, [pc, #68]	@ (80023d0 <HAL_SPI_MspInit+0x88>)
 800238c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800238e:	4a10      	ldr	r2, [pc, #64]	@ (80023d0 <HAL_SPI_MspInit+0x88>)
 8002390:	f043 0320 	orr.w	r3, r3, #32
 8002394:	6313      	str	r3, [r2, #48]	@ 0x30
 8002396:	4b0e      	ldr	r3, [pc, #56]	@ (80023d0 <HAL_SPI_MspInit+0x88>)
 8002398:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800239a:	f003 0320 	and.w	r3, r3, #32
 800239e:	60fb      	str	r3, [r7, #12]
 80023a0:	68fb      	ldr	r3, [r7, #12]
    /**SPI5 GPIO Configuration
    PF7     ------> SPI5_SCK
    PF8     ------> SPI5_MISO
    PF9     ------> SPI5_MOSI
    */
    GPIO_InitStruct.Pin = SPI5_SCK_Pin|SPI5_MISO_Pin|SPI5_MOSI_Pin;
 80023a2:	f44f 7360 	mov.w	r3, #896	@ 0x380
 80023a6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80023a8:	2302      	movs	r3, #2
 80023aa:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80023ac:	2300      	movs	r3, #0
 80023ae:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80023b0:	2300      	movs	r3, #0
 80023b2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI5;
 80023b4:	2305      	movs	r3, #5
 80023b6:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 80023b8:	f107 0314 	add.w	r3, r7, #20
 80023bc:	4619      	mov	r1, r3
 80023be:	4805      	ldr	r0, [pc, #20]	@ (80023d4 <HAL_SPI_MspInit+0x8c>)
 80023c0:	f000 ff38 	bl	8003234 <HAL_GPIO_Init>

  /* USER CODE END SPI5_MspInit 1 */

  }

}
 80023c4:	bf00      	nop
 80023c6:	3728      	adds	r7, #40	@ 0x28
 80023c8:	46bd      	mov	sp, r7
 80023ca:	bd80      	pop	{r7, pc}
 80023cc:	40015000 	.word	0x40015000
 80023d0:	40023800 	.word	0x40023800
 80023d4:	40021400 	.word	0x40021400

080023d8 <HAL_SPI_MspDeInit>:
* This function freeze the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspDeInit(SPI_HandleTypeDef* hspi)
{
 80023d8:	b580      	push	{r7, lr}
 80023da:	b082      	sub	sp, #8
 80023dc:	af00      	add	r7, sp, #0
 80023de:	6078      	str	r0, [r7, #4]
  if(hspi->Instance==SPI5)
 80023e0:	687b      	ldr	r3, [r7, #4]
 80023e2:	681b      	ldr	r3, [r3, #0]
 80023e4:	4a08      	ldr	r2, [pc, #32]	@ (8002408 <HAL_SPI_MspDeInit+0x30>)
 80023e6:	4293      	cmp	r3, r2
 80023e8:	d10a      	bne.n	8002400 <HAL_SPI_MspDeInit+0x28>
  {
  /* USER CODE BEGIN SPI5_MspDeInit 0 */

  /* USER CODE END SPI5_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_SPI5_CLK_DISABLE();
 80023ea:	4b08      	ldr	r3, [pc, #32]	@ (800240c <HAL_SPI_MspDeInit+0x34>)
 80023ec:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80023ee:	4a07      	ldr	r2, [pc, #28]	@ (800240c <HAL_SPI_MspDeInit+0x34>)
 80023f0:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 80023f4:	6453      	str	r3, [r2, #68]	@ 0x44
    /**SPI5 GPIO Configuration
    PF7     ------> SPI5_SCK
    PF8     ------> SPI5_MISO
    PF9     ------> SPI5_MOSI
    */
    HAL_GPIO_DeInit(GPIOF, SPI5_SCK_Pin|SPI5_MISO_Pin|SPI5_MOSI_Pin);
 80023f6:	f44f 7160 	mov.w	r1, #896	@ 0x380
 80023fa:	4805      	ldr	r0, [pc, #20]	@ (8002410 <HAL_SPI_MspDeInit+0x38>)
 80023fc:	f001 f8c6 	bl	800358c <HAL_GPIO_DeInit>
  /* USER CODE BEGIN SPI5_MspDeInit 1 */

  /* USER CODE END SPI5_MspDeInit 1 */
  }

}
 8002400:	bf00      	nop
 8002402:	3708      	adds	r7, #8
 8002404:	46bd      	mov	sp, r7
 8002406:	bd80      	pop	{r7, pc}
 8002408:	40015000 	.word	0x40015000
 800240c:	40023800 	.word	0x40023800
 8002410:	40021400 	.word	0x40021400

08002414 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8002414:	b580      	push	{r7, lr}
 8002416:	b084      	sub	sp, #16
 8002418:	af00      	add	r7, sp, #0
 800241a:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM7)
 800241c:	687b      	ldr	r3, [r7, #4]
 800241e:	681b      	ldr	r3, [r3, #0]
 8002420:	4a0e      	ldr	r2, [pc, #56]	@ (800245c <HAL_TIM_Base_MspInit+0x48>)
 8002422:	4293      	cmp	r3, r2
 8002424:	d115      	bne.n	8002452 <HAL_TIM_Base_MspInit+0x3e>
  {
  /* USER CODE BEGIN TIM7_MspInit 0 */

  /* USER CODE END TIM7_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM7_CLK_ENABLE();
 8002426:	2300      	movs	r3, #0
 8002428:	60fb      	str	r3, [r7, #12]
 800242a:	4b0d      	ldr	r3, [pc, #52]	@ (8002460 <HAL_TIM_Base_MspInit+0x4c>)
 800242c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800242e:	4a0c      	ldr	r2, [pc, #48]	@ (8002460 <HAL_TIM_Base_MspInit+0x4c>)
 8002430:	f043 0320 	orr.w	r3, r3, #32
 8002434:	6413      	str	r3, [r2, #64]	@ 0x40
 8002436:	4b0a      	ldr	r3, [pc, #40]	@ (8002460 <HAL_TIM_Base_MspInit+0x4c>)
 8002438:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800243a:	f003 0320 	and.w	r3, r3, #32
 800243e:	60fb      	str	r3, [r7, #12]
 8002440:	68fb      	ldr	r3, [r7, #12]
    /* TIM7 interrupt Init */
    HAL_NVIC_SetPriority(TIM7_IRQn, 0, 0);
 8002442:	2200      	movs	r2, #0
 8002444:	2100      	movs	r1, #0
 8002446:	2037      	movs	r0, #55	@ 0x37
 8002448:	f000 fe89 	bl	800315e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM7_IRQn);
 800244c:	2037      	movs	r0, #55	@ 0x37
 800244e:	f000 fea2 	bl	8003196 <HAL_NVIC_EnableIRQ>

  /* USER CODE END TIM7_MspInit 1 */

  }

}
 8002452:	bf00      	nop
 8002454:	3710      	adds	r7, #16
 8002456:	46bd      	mov	sp, r7
 8002458:	bd80      	pop	{r7, pc}
 800245a:	bf00      	nop
 800245c:	40001400 	.word	0x40001400
 8002460:	40023800 	.word	0x40023800

08002464 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002464:	b480      	push	{r7}
 8002466:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8002468:	bf00      	nop
 800246a:	e7fd      	b.n	8002468 <NMI_Handler+0x4>

0800246c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800246c:	b480      	push	{r7}
 800246e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002470:	bf00      	nop
 8002472:	e7fd      	b.n	8002470 <HardFault_Handler+0x4>

08002474 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002474:	b480      	push	{r7}
 8002476:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002478:	bf00      	nop
 800247a:	e7fd      	b.n	8002478 <MemManage_Handler+0x4>

0800247c <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800247c:	b480      	push	{r7}
 800247e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002480:	bf00      	nop
 8002482:	e7fd      	b.n	8002480 <BusFault_Handler+0x4>

08002484 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002484:	b480      	push	{r7}
 8002486:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002488:	bf00      	nop
 800248a:	e7fd      	b.n	8002488 <UsageFault_Handler+0x4>

0800248c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800248c:	b480      	push	{r7}
 800248e:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002490:	bf00      	nop
 8002492:	46bd      	mov	sp, r7
 8002494:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002498:	4770      	bx	lr

0800249a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800249a:	b480      	push	{r7}
 800249c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800249e:	bf00      	nop
 80024a0:	46bd      	mov	sp, r7
 80024a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024a6:	4770      	bx	lr

080024a8 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80024a8:	b480      	push	{r7}
 80024aa:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80024ac:	bf00      	nop
 80024ae:	46bd      	mov	sp, r7
 80024b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024b4:	4770      	bx	lr

080024b6 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80024b6:	b580      	push	{r7, lr}
 80024b8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80024ba:	f000 fcef 	bl	8002e9c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80024be:	bf00      	nop
 80024c0:	bd80      	pop	{r7, pc}

080024c2 <EXTI0_IRQHandler>:
/******************************************************************************/

/**
  * @brief This function handles EXTI line0 interrupt.
  */
void EXTI0_IRQHandler(void){
 80024c2:	b580      	push	{r7, lr}
 80024c4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI0_IRQn 0 */

  /* USER CODE END EXTI0_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(B1_Pin);
 80024c6:	2001      	movs	r0, #1
 80024c8:	f001 f986 	bl	80037d8 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI0_IRQn 1 */
  addSchedulerEvent(ROTATE_BLOCK_EVENT);
 80024cc:	2001      	movs	r0, #1
 80024ce:	f7ff f977 	bl	80017c0 <addSchedulerEvent>
  /* USER CODE END EXTI0_IRQn 1 */
}
 80024d2:	bf00      	nop
 80024d4:	bd80      	pop	{r7, pc}
	...

080024d8 <TIM7_IRQHandler>:

/**
  * @brief This function handles TIM7 global interrupt.
  */
void TIM7_IRQHandler(void){
 80024d8:	b580      	push	{r7, lr}
 80024da:	b082      	sub	sp, #8
 80024dc:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN TIM7_IRQn 0 */

	/* USER CODE END TIM7_IRQn 0 */
	HAL_TIM_IRQHandler(&htim7);
 80024de:	4816      	ldr	r0, [pc, #88]	@ (8002538 <TIM7_IRQHandler+0x60>)
 80024e0:	f003 ff25 	bl	800632e <HAL_TIM_IRQHandler>
	/* USER CODE BEGIN TIM7_IRQn 1 */
	timeCount++;
 80024e4:	4b15      	ldr	r3, [pc, #84]	@ (800253c <TIM7_IRQHandler+0x64>)
 80024e6:	781b      	ldrb	r3, [r3, #0]
 80024e8:	3301      	adds	r3, #1
 80024ea:	b2da      	uxtb	r2, r3
 80024ec:	4b13      	ldr	r3, [pc, #76]	@ (800253c <TIM7_IRQHandler+0x64>)
 80024ee:	701a      	strb	r2, [r3, #0]
	moveBlockDown();
 80024f0:	f7fe fb28 	bl	8000b44 <moveBlockDown>

	uint8_t eventsToRun = getScheduledEvents();
 80024f4:	f7ff f958 	bl	80017a8 <getScheduledEvents>
 80024f8:	4603      	mov	r3, r0
 80024fa:	71fb      	strb	r3, [r7, #7]
	if(eventsToRun & ROTATE_BLOCK_EVENT){
 80024fc:	79fb      	ldrb	r3, [r7, #7]
 80024fe:	f003 0301 	and.w	r3, r3, #1
 8002502:	2b00      	cmp	r3, #0
 8002504:	d004      	beq.n	8002510 <TIM7_IRQHandler+0x38>
		rotateBlock();
 8002506:	f7fe fb0d 	bl	8000b24 <rotateBlock>
		removeSchedulerEvent(ROTATE_BLOCK_EVENT);
 800250a:	2001      	movs	r0, #1
 800250c:	f7ff f96a 	bl	80017e4 <removeSchedulerEvent>
	}
	clearScreen();
 8002510:	f7fe fc50 	bl	8000db4 <clearScreen>
	drawBlock();
 8002514:	f7fe fa90 	bl	8000a38 <drawBlock>

	if(eventsToRun & LOSE_EVENT){
 8002518:	79fb      	ldrb	r3, [r7, #7]
 800251a:	f003 0302 	and.w	r3, r3, #2
 800251e:	2b00      	cmp	r3, #0
 8002520:	d006      	beq.n	8002530 <TIM7_IRQHandler+0x58>
		removeSchedulerEvent(LOSE_EVENT);
 8002522:	2002      	movs	r0, #2
 8002524:	f7ff f95e 	bl	80017e4 <removeSchedulerEvent>
		Timer_StopInterrupt();
 8002528:	f7ff f9cc 	bl	80018c4 <Timer_StopInterrupt>
		screen3();
 800252c:	f7fe f9f6 	bl	800091c <screen3>
	}
  /* USER CODE END TIM7_IRQn 1 */
}
 8002530:	bf00      	nop
 8002532:	3708      	adds	r7, #8
 8002534:	46bd      	mov	sp, r7
 8002536:	bd80      	pop	{r7, pc}
 8002538:	200259a4 	.word	0x200259a4
 800253c:	200000b0 	.word	0x200000b0

08002540 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002540:	b480      	push	{r7}
 8002542:	b083      	sub	sp, #12
 8002544:	af00      	add	r7, sp, #0
 8002546:	4603      	mov	r3, r0
 8002548:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800254a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800254e:	2b00      	cmp	r3, #0
 8002550:	db0b      	blt.n	800256a <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002552:	79fb      	ldrb	r3, [r7, #7]
 8002554:	f003 021f 	and.w	r2, r3, #31
 8002558:	4907      	ldr	r1, [pc, #28]	@ (8002578 <__NVIC_EnableIRQ+0x38>)
 800255a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800255e:	095b      	lsrs	r3, r3, #5
 8002560:	2001      	movs	r0, #1
 8002562:	fa00 f202 	lsl.w	r2, r0, r2
 8002566:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800256a:	bf00      	nop
 800256c:	370c      	adds	r7, #12
 800256e:	46bd      	mov	sp, r7
 8002570:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002574:	4770      	bx	lr
 8002576:	bf00      	nop
 8002578:	e000e100 	.word	0xe000e100

0800257c <STMPE811_Init>:

#define DEFAULT_TESTING_TIMEOUT 250000

/* The below function was created by Tilen MAJERLE but modified by Xavion */
STMPE811_State_t STMPE811_Init(void)
{
 800257c:	b580      	push	{r7, lr}
 800257e:	b082      	sub	sp, #8
 8002580:	af00      	add	r7, sp, #0

    // Initalize any other GPIO neeeded
    //stmpe811_MspInit(); // Currently we will be just using the HAL GPIO Init fuction to initialize GPIOs..

    // Initialze I2C3 ports 
    I2C3_MspInit();
 8002582:	f000 f9dd 	bl	8002940 <I2C3_MspInit>
    /* Initialize I2C */
    I2C3_Init();
 8002586:	f000 f99d 	bl	80028c4 <I2C3_Init>

    /* Reset */
    I2C3_Write(STMPE811_ADDRESS, STMPE811_SYS_CTRL1, 0x02);
 800258a:	2202      	movs	r2, #2
 800258c:	2103      	movs	r1, #3
 800258e:	2082      	movs	r0, #130	@ 0x82
 8002590:	f000 fa2a 	bl	80029e8 <I2C3_Write>
    HAL_Delay(5);
 8002594:	2005      	movs	r0, #5
 8002596:	f000 fca1 	bl	8002edc <HAL_Delay>
    I2C3_Write(STMPE811_ADDRESS, STMPE811_SYS_CTRL1, 0x00);
 800259a:	2200      	movs	r2, #0
 800259c:	2103      	movs	r1, #3
 800259e:	2082      	movs	r0, #130	@ 0x82
 80025a0:	f000 fa22 	bl	80029e8 <I2C3_Write>
    HAL_Delay(2);
 80025a4:	2002      	movs	r0, #2
 80025a6:	f000 fc99 	bl	8002edc <HAL_Delay>

    /* Check for STMPE811 Connected */
    uint16_t dataRecieved;
    I2C3_MulitByteRead(STMPE811_ADDRESS, STMPE811_CHIP_ID, (uint8_t * )&dataRecieved, TWOBYTE); // Need to change
 80025aa:	1cba      	adds	r2, r7, #2
 80025ac:	2302      	movs	r3, #2
 80025ae:	2100      	movs	r1, #0
 80025b0:	2082      	movs	r0, #130	@ 0x82
 80025b2:	f000 fa69 	bl	8002a88 <I2C3_MulitByteRead>
    // Flip bytes
    uint16_t chipID = (dataRecieved << 8);
 80025b6:	887b      	ldrh	r3, [r7, #2]
 80025b8:	021b      	lsls	r3, r3, #8
 80025ba:	80fb      	strh	r3, [r7, #6]
    chipID |= ((dataRecieved & 0xFF00) >> 8);
 80025bc:	887b      	ldrh	r3, [r7, #2]
 80025be:	0a1b      	lsrs	r3, r3, #8
 80025c0:	b29a      	uxth	r2, r3
 80025c2:	88fb      	ldrh	r3, [r7, #6]
 80025c4:	4313      	orrs	r3, r2
 80025c6:	80fb      	strh	r3, [r7, #6]

    if (chipID != STMPE811_CHIP_ID_VALUE) {
 80025c8:	88fb      	ldrh	r3, [r7, #6]
 80025ca:	f640 0211 	movw	r2, #2065	@ 0x811
 80025ce:	4293      	cmp	r3, r2
 80025d0:	d001      	beq.n	80025d6 <STMPE811_Init+0x5a>
    	return STMPE811_State_Error;
 80025d2:	2303      	movs	r3, #3
 80025d4:	e095      	b.n	8002702 <STMPE811_Init+0x186>
    }

    /* Reset */
    I2C3_Write(STMPE811_ADDRESS, STMPE811_SYS_CTRL1, 0x02);
 80025d6:	2202      	movs	r2, #2
 80025d8:	2103      	movs	r1, #3
 80025da:	2082      	movs	r0, #130	@ 0x82
 80025dc:	f000 fa04 	bl	80029e8 <I2C3_Write>
    HAL_Delay(5);
 80025e0:	2005      	movs	r0, #5
 80025e2:	f000 fc7b 	bl	8002edc <HAL_Delay>
    I2C3_Write(STMPE811_ADDRESS, STMPE811_SYS_CTRL1, 0x00);
 80025e6:	2200      	movs	r2, #0
 80025e8:	2103      	movs	r1, #3
 80025ea:	2082      	movs	r0, #130	@ 0x82
 80025ec:	f000 f9fc 	bl	80029e8 <I2C3_Write>
    HAL_Delay(2);
 80025f0:	2002      	movs	r0, #2
 80025f2:	f000 fc73 	bl	8002edc <HAL_Delay>

    /* Get the current register value */
    mode = STMPE811_Read(STMPE811_SYS_CTRL2);
 80025f6:	2004      	movs	r0, #4
 80025f8:	f000 f887 	bl	800270a <STMPE811_Read>
 80025fc:	4603      	mov	r3, r0
 80025fe:	717b      	strb	r3, [r7, #5]
    mode &= ~(0x01);
 8002600:	797b      	ldrb	r3, [r7, #5]
 8002602:	f023 0301 	bic.w	r3, r3, #1
 8002606:	717b      	strb	r3, [r7, #5]
    I2C3_Write(STMPE811_ADDRESS, STMPE811_SYS_CTRL2, mode);
 8002608:	797b      	ldrb	r3, [r7, #5]
 800260a:	461a      	mov	r2, r3
 800260c:	2104      	movs	r1, #4
 800260e:	2082      	movs	r0, #130	@ 0x82
 8002610:	f000 f9ea 	bl	80029e8 <I2C3_Write>
    mode = STMPE811_Read(STMPE811_SYS_CTRL2);
 8002614:	2004      	movs	r0, #4
 8002616:	f000 f878 	bl	800270a <STMPE811_Read>
 800261a:	4603      	mov	r3, r0
 800261c:	717b      	strb	r3, [r7, #5]
    mode &= ~(0x02);
 800261e:	797b      	ldrb	r3, [r7, #5]
 8002620:	f023 0302 	bic.w	r3, r3, #2
 8002624:	717b      	strb	r3, [r7, #5]
    I2C3_Write(STMPE811_ADDRESS, STMPE811_SYS_CTRL2, mode);
 8002626:	797b      	ldrb	r3, [r7, #5]
 8002628:	461a      	mov	r2, r3
 800262a:	2104      	movs	r1, #4
 800262c:	2082      	movs	r0, #130	@ 0x82
 800262e:	f000 f9db 	bl	80029e8 <I2C3_Write>

    /* Select Sample Time, bit number and ADC Reference */
    I2C3_Write(STMPE811_ADDRESS, STMPE811_ADC_CTRL1, 0x49);
 8002632:	2249      	movs	r2, #73	@ 0x49
 8002634:	2120      	movs	r1, #32
 8002636:	2082      	movs	r0, #130	@ 0x82
 8002638:	f000 f9d6 	bl	80029e8 <I2C3_Write>

    /* Wait for 2 ms */
    HAL_Delay(2);
 800263c:	2002      	movs	r0, #2
 800263e:	f000 fc4d 	bl	8002edc <HAL_Delay>

    /* Select the ADC clock speed: 3.25 MHz */
    I2C3_Write(STMPE811_ADDRESS, STMPE811_ADC_CTRL2, 0x01);
 8002642:	2201      	movs	r2, #1
 8002644:	2121      	movs	r1, #33	@ 0x21
 8002646:	2082      	movs	r0, #130	@ 0x82
 8002648:	f000 f9ce 	bl	80029e8 <I2C3_Write>

    /* Select TSC pins in non default mode */
    mode = STMPE811_Read(STMPE811_GPIO_AF);
 800264c:	2017      	movs	r0, #23
 800264e:	f000 f85c 	bl	800270a <STMPE811_Read>
 8002652:	4603      	mov	r3, r0
 8002654:	717b      	strb	r3, [r7, #5]
    mode |= 0x1E;
 8002656:	797b      	ldrb	r3, [r7, #5]
 8002658:	f043 031e 	orr.w	r3, r3, #30
 800265c:	717b      	strb	r3, [r7, #5]
    I2C3_Write(STMPE811_ADDRESS, STMPE811_GPIO_AF, mode);
 800265e:	797b      	ldrb	r3, [r7, #5]
 8002660:	461a      	mov	r2, r3
 8002662:	2117      	movs	r1, #23
 8002664:	2082      	movs	r0, #130	@ 0x82
 8002666:	f000 f9bf 	bl	80029e8 <I2C3_Write>
    /* Configuration:
    - Touch average control    : 4 samples
    - Touch delay time         : 500 uS
    - Panel driver setting time: 500 uS
    */
    I2C3_Write(STMPE811_ADDRESS, STMPE811_TSC_CFG, 0x9A);
 800266a:	229a      	movs	r2, #154	@ 0x9a
 800266c:	2141      	movs	r1, #65	@ 0x41
 800266e:	2082      	movs	r0, #130	@ 0x82
 8002670:	f000 f9ba 	bl	80029e8 <I2C3_Write>

    /* Configure the Touch FIFO threshold: single point reading */
    I2C3_Write(STMPE811_ADDRESS, STMPE811_FIFO_TH, 0x01);
 8002674:	2201      	movs	r2, #1
 8002676:	214a      	movs	r1, #74	@ 0x4a
 8002678:	2082      	movs	r0, #130	@ 0x82
 800267a:	f000 f9b5 	bl	80029e8 <I2C3_Write>

    /* Clear the FIFO memory content. */
    I2C3_Write(STMPE811_ADDRESS, STMPE811_FIFO_STA, 0x01);
 800267e:	2201      	movs	r2, #1
 8002680:	214b      	movs	r1, #75	@ 0x4b
 8002682:	2082      	movs	r0, #130	@ 0x82
 8002684:	f000 f9b0 	bl	80029e8 <I2C3_Write>

    /* Put the FIFO back into operation mode  */
    I2C3_Write( STMPE811_ADDRESS, STMPE811_FIFO_STA, 0x00);
 8002688:	2200      	movs	r2, #0
 800268a:	214b      	movs	r1, #75	@ 0x4b
 800268c:	2082      	movs	r0, #130	@ 0x82
 800268e:	f000 f9ab 	bl	80029e8 <I2C3_Write>

    /* Set the range and accuracy pf the pressure measurement (Z) :
    - Fractional part :7
    - Whole part      :1
    */
    I2C3_Write( STMPE811_ADDRESS, STMPE811_TSC_FRACTION_Z, 0x01);
 8002692:	2201      	movs	r2, #1
 8002694:	2156      	movs	r1, #86	@ 0x56
 8002696:	2082      	movs	r0, #130	@ 0x82
 8002698:	f000 f9a6 	bl	80029e8 <I2C3_Write>

    /* Set the driving capability (limit) of the device for TSC pins: 50mA */
    I2C3_Write(STMPE811_ADDRESS, STMPE811_TSC_I_DRIVE, 0x01);
 800269c:	2201      	movs	r2, #1
 800269e:	2158      	movs	r1, #88	@ 0x58
 80026a0:	2082      	movs	r0, #130	@ 0x82
 80026a2:	f000 f9a1 	bl	80029e8 <I2C3_Write>

    /* Touch screen control configuration (enable TSC):
    - No window tracking index
    - XYZ acquisition mode
    */
    I2C3_Write(STMPE811_ADDRESS, STMPE811_TSC_CTRL, 0x03);
 80026a6:	2203      	movs	r2, #3
 80026a8:	2140      	movs	r1, #64	@ 0x40
 80026aa:	2082      	movs	r0, #130	@ 0x82
 80026ac:	f000 f99c 	bl	80029e8 <I2C3_Write>

    /* Clear all the status pending bits if any */
    I2C3_Write(STMPE811_ADDRESS, STMPE811_INT_STA, 0xFF);
 80026b0:	22ff      	movs	r2, #255	@ 0xff
 80026b2:	210b      	movs	r1, #11
 80026b4:	2082      	movs	r0, #130	@ 0x82
 80026b6:	f000 f997 	bl	80029e8 <I2C3_Write>

    /* Enable global interrupts */
    #if COMPILE_TOUCH_INTERRUPT_SUPPORT == 1

    enableInterruptSupportForTouch();
 80026ba:	f000 f8c1 	bl	8002840 <enableInterruptSupportForTouch>

    mode = STMPE811_Read(STMPE811_INT_CTRL);
 80026be:	2009      	movs	r0, #9
 80026c0:	f000 f823 	bl	800270a <STMPE811_Read>
 80026c4:	4603      	mov	r3, r0
 80026c6:	717b      	strb	r3, [r7, #5]
    mode |= 0x01;
 80026c8:	797b      	ldrb	r3, [r7, #5]
 80026ca:	f043 0301 	orr.w	r3, r3, #1
 80026ce:	717b      	strb	r3, [r7, #5]
    I2C3_Write(STMPE811_ADDRESS, STMPE811_INT_CTRL, mode);
 80026d0:	797b      	ldrb	r3, [r7, #5]
 80026d2:	461a      	mov	r2, r3
 80026d4:	2109      	movs	r1, #9
 80026d6:	2082      	movs	r0, #130	@ 0x82
 80026d8:	f000 f986 	bl	80029e8 <I2C3_Write>
    
    /* Enable touch interrupt */
    mode = STMPE811_Read(STMPE811_INT_EN);
 80026dc:	200a      	movs	r0, #10
 80026de:	f000 f814 	bl	800270a <STMPE811_Read>
 80026e2:	4603      	mov	r3, r0
 80026e4:	717b      	strb	r3, [r7, #5]
    mode |= 0x01;
 80026e6:	797b      	ldrb	r3, [r7, #5]
 80026e8:	f043 0301 	orr.w	r3, r3, #1
 80026ec:	717b      	strb	r3, [r7, #5]
    I2C3_Write(STMPE811_ADDRESS, STMPE811_INT_EN, mode);
 80026ee:	797b      	ldrb	r3, [r7, #5]
 80026f0:	461a      	mov	r2, r3
 80026f2:	210a      	movs	r1, #10
 80026f4:	2082      	movs	r0, #130	@ 0x82
 80026f6:	f000 f977 	bl	80029e8 <I2C3_Write>
    
    #endif // COMPILE_TOUCH_INTERRUPT_SUPPORT
    
    /* Wait for 2 ms delay */
    HAL_Delay(200);
 80026fa:	20c8      	movs	r0, #200	@ 0xc8
 80026fc:	f000 fbee 	bl	8002edc <HAL_Delay>

    return STMPE811_State_Ok;
 8002700:	2302      	movs	r3, #2

}
 8002702:	4618      	mov	r0, r3
 8002704:	3708      	adds	r7, #8
 8002706:	46bd      	mov	sp, r7
 8002708:	bd80      	pop	{r7, pc}

0800270a <STMPE811_Read>:

uint8_t STMPE811_Read(uint8_t reg)
{
 800270a:	b580      	push	{r7, lr}
 800270c:	b084      	sub	sp, #16
 800270e:	af00      	add	r7, sp, #0
 8002710:	4603      	mov	r3, r0
 8002712:	71fb      	strb	r3, [r7, #7]
    // I2C Read
    uint8_t readData;
    I2C3_Read(STMPE811_ADDRESS, reg, &readData);
 8002714:	f107 020f 	add.w	r2, r7, #15
 8002718:	79fb      	ldrb	r3, [r7, #7]
 800271a:	4619      	mov	r1, r3
 800271c:	2082      	movs	r0, #130	@ 0x82
 800271e:	f000 f98d 	bl	8002a3c <I2C3_Read>

    return readData;
 8002722:	7bfb      	ldrb	r3, [r7, #15]
}
 8002724:	4618      	mov	r0, r3
 8002726:	3710      	adds	r7, #16
 8002728:	46bd      	mov	sp, r7
 800272a:	bd80      	pop	{r7, pc}

0800272c <STMPE811_Write>:

void STMPE811_Write(uint8_t reg, uint8_t dataToWrite)
{
 800272c:	b580      	push	{r7, lr}
 800272e:	b082      	sub	sp, #8
 8002730:	af00      	add	r7, sp, #0
 8002732:	4603      	mov	r3, r0
 8002734:	460a      	mov	r2, r1
 8002736:	71fb      	strb	r3, [r7, #7]
 8002738:	4613      	mov	r3, r2
 800273a:	71bb      	strb	r3, [r7, #6]
    I2C3_Write(STMPE811_ADDRESS, reg, dataToWrite);
 800273c:	79ba      	ldrb	r2, [r7, #6]
 800273e:	79fb      	ldrb	r3, [r7, #7]
 8002740:	4619      	mov	r1, r3
 8002742:	2082      	movs	r0, #130	@ 0x82
 8002744:	f000 f950 	bl	80029e8 <I2C3_Write>
}
 8002748:	bf00      	nop
 800274a:	3708      	adds	r7, #8
 800274c:	46bd      	mov	sp, r7
 800274e:	bd80      	pop	{r7, pc}

08002750 <STMPE811_DetermineTouchPosition>:

    return STMPE811_State_Released;
}

void STMPE811_DetermineTouchPosition(STMPE811_TouchData * data)
{
 8002750:	b580      	push	{r7, lr}
 8002752:	b082      	sub	sp, #8
 8002754:	af00      	add	r7, sp, #0
 8002756:	6078      	str	r0, [r7, #4]
    //Pressed
    if (data->orientation == STMPE811_Orientation_Portrait_1) {
 8002758:	687b      	ldr	r3, [r7, #4]
 800275a:	799b      	ldrb	r3, [r3, #6]
 800275c:	2b00      	cmp	r3, #0
 800275e:	d117      	bne.n	8002790 <STMPE811_DetermineTouchPosition+0x40>
        data->x = 239 - TM_STMPE811_ReadX(data->x);
 8002760:	687b      	ldr	r3, [r7, #4]
 8002762:	881b      	ldrh	r3, [r3, #0]
 8002764:	4618      	mov	r0, r3
 8002766:	f000 f9b1 	bl	8002acc <TM_STMPE811_ReadX>
 800276a:	4603      	mov	r3, r0
 800276c:	f1c3 03ef 	rsb	r3, r3, #239	@ 0xef
 8002770:	b29a      	uxth	r2, r3
 8002772:	687b      	ldr	r3, [r7, #4]
 8002774:	801a      	strh	r2, [r3, #0]
        data->y = 319 - TM_STMPE811_ReadY(data->y);
 8002776:	687b      	ldr	r3, [r7, #4]
 8002778:	885b      	ldrh	r3, [r3, #2]
 800277a:	4618      	mov	r0, r3
 800277c:	f000 fa04 	bl	8002b88 <TM_STMPE811_ReadY>
 8002780:	4603      	mov	r3, r0
 8002782:	f5c3 739f 	rsb	r3, r3, #318	@ 0x13e
 8002786:	3301      	adds	r3, #1
 8002788:	b29a      	uxth	r2, r3
 800278a:	687b      	ldr	r3, [r7, #4]
 800278c:	805a      	strh	r2, [r3, #2]
 800278e:	e048      	b.n	8002822 <STMPE811_DetermineTouchPosition+0xd2>
    } else if (data->orientation == STMPE811_Orientation_Portrait_2) {
 8002790:	687b      	ldr	r3, [r7, #4]
 8002792:	799b      	ldrb	r3, [r3, #6]
 8002794:	2b01      	cmp	r3, #1
 8002796:	d112      	bne.n	80027be <STMPE811_DetermineTouchPosition+0x6e>
        data->x = TM_STMPE811_ReadX(data->x);
 8002798:	687b      	ldr	r3, [r7, #4]
 800279a:	881b      	ldrh	r3, [r3, #0]
 800279c:	4618      	mov	r0, r3
 800279e:	f000 f995 	bl	8002acc <TM_STMPE811_ReadX>
 80027a2:	4603      	mov	r3, r0
 80027a4:	461a      	mov	r2, r3
 80027a6:	687b      	ldr	r3, [r7, #4]
 80027a8:	801a      	strh	r2, [r3, #0]
        data->y = TM_STMPE811_ReadY(data->y);
 80027aa:	687b      	ldr	r3, [r7, #4]
 80027ac:	885b      	ldrh	r3, [r3, #2]
 80027ae:	4618      	mov	r0, r3
 80027b0:	f000 f9ea 	bl	8002b88 <TM_STMPE811_ReadY>
 80027b4:	4603      	mov	r3, r0
 80027b6:	461a      	mov	r2, r3
 80027b8:	687b      	ldr	r3, [r7, #4]
 80027ba:	805a      	strh	r2, [r3, #2]
 80027bc:	e031      	b.n	8002822 <STMPE811_DetermineTouchPosition+0xd2>
    } else if (data->orientation == STMPE811_Orientation_Landscape_1) {
 80027be:	687b      	ldr	r3, [r7, #4]
 80027c0:	799b      	ldrb	r3, [r3, #6]
 80027c2:	2b02      	cmp	r3, #2
 80027c4:	d115      	bne.n	80027f2 <STMPE811_DetermineTouchPosition+0xa2>
        data->y = TM_STMPE811_ReadX(data->y);
 80027c6:	687b      	ldr	r3, [r7, #4]
 80027c8:	885b      	ldrh	r3, [r3, #2]
 80027ca:	4618      	mov	r0, r3
 80027cc:	f000 f97e 	bl	8002acc <TM_STMPE811_ReadX>
 80027d0:	4603      	mov	r3, r0
 80027d2:	461a      	mov	r2, r3
 80027d4:	687b      	ldr	r3, [r7, #4]
 80027d6:	805a      	strh	r2, [r3, #2]
        data->x = 319 - TM_STMPE811_ReadY(data->x);
 80027d8:	687b      	ldr	r3, [r7, #4]
 80027da:	881b      	ldrh	r3, [r3, #0]
 80027dc:	4618      	mov	r0, r3
 80027de:	f000 f9d3 	bl	8002b88 <TM_STMPE811_ReadY>
 80027e2:	4603      	mov	r3, r0
 80027e4:	f5c3 739f 	rsb	r3, r3, #318	@ 0x13e
 80027e8:	3301      	adds	r3, #1
 80027ea:	b29a      	uxth	r2, r3
 80027ec:	687b      	ldr	r3, [r7, #4]
 80027ee:	801a      	strh	r2, [r3, #0]
 80027f0:	e017      	b.n	8002822 <STMPE811_DetermineTouchPosition+0xd2>
    } else if (data->orientation == STMPE811_Orientation_Landscape_2) {
 80027f2:	687b      	ldr	r3, [r7, #4]
 80027f4:	799b      	ldrb	r3, [r3, #6]
 80027f6:	2b03      	cmp	r3, #3
 80027f8:	d113      	bne.n	8002822 <STMPE811_DetermineTouchPosition+0xd2>
        data->y = 239 - TM_STMPE811_ReadX(data->x);
 80027fa:	687b      	ldr	r3, [r7, #4]
 80027fc:	881b      	ldrh	r3, [r3, #0]
 80027fe:	4618      	mov	r0, r3
 8002800:	f000 f964 	bl	8002acc <TM_STMPE811_ReadX>
 8002804:	4603      	mov	r3, r0
 8002806:	f1c3 03ef 	rsb	r3, r3, #239	@ 0xef
 800280a:	b29a      	uxth	r2, r3
 800280c:	687b      	ldr	r3, [r7, #4]
 800280e:	805a      	strh	r2, [r3, #2]
        data->x = TM_STMPE811_ReadY(data->x);
 8002810:	687b      	ldr	r3, [r7, #4]
 8002812:	881b      	ldrh	r3, [r3, #0]
 8002814:	4618      	mov	r0, r3
 8002816:	f000 f9b7 	bl	8002b88 <TM_STMPE811_ReadY>
 800281a:	4603      	mov	r3, r0
 800281c:	461a      	mov	r2, r3
 800281e:	687b      	ldr	r3, [r7, #4]
 8002820:	801a      	strh	r2, [r3, #0]
    }

    //Reset Fifo
    I2C3_Write(STMPE811_ADDRESS, STMPE811_FIFO_STA, 0x01);
 8002822:	2201      	movs	r2, #1
 8002824:	214b      	movs	r1, #75	@ 0x4b
 8002826:	2082      	movs	r0, #130	@ 0x82
 8002828:	f000 f8de 	bl	80029e8 <I2C3_Write>
    I2C3_Write(STMPE811_ADDRESS, STMPE811_FIFO_STA, 0x00);
 800282c:	2200      	movs	r2, #0
 800282e:	214b      	movs	r1, #75	@ 0x4b
 8002830:	2082      	movs	r0, #130	@ 0x82
 8002832:	f000 f8d9 	bl	80029e8 <I2C3_Write>
}
 8002836:	bf00      	nop
 8002838:	3708      	adds	r7, #8
 800283a:	46bd      	mov	sp, r7
 800283c:	bd80      	pop	{r7, pc}
	...

08002840 <enableInterruptSupportForTouch>:
}

#if COMPILE_TOUCH_INTERRUPT_SUPPORT == 1

void enableInterruptSupportForTouch(void)
{
 8002840:	b580      	push	{r7, lr}
 8002842:	b086      	sub	sp, #24
 8002844:	af00      	add	r7, sp, #0
    // Initialze the GPIO and enable the interrupt
    // Interrupt is on interrupt Line PA15
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002846:	2300      	movs	r3, #0
 8002848:	603b      	str	r3, [r7, #0]
 800284a:	4b14      	ldr	r3, [pc, #80]	@ (800289c <enableInterruptSupportForTouch+0x5c>)
 800284c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800284e:	4a13      	ldr	r2, [pc, #76]	@ (800289c <enableInterruptSupportForTouch+0x5c>)
 8002850:	f043 0301 	orr.w	r3, r3, #1
 8002854:	6313      	str	r3, [r2, #48]	@ 0x30
 8002856:	4b11      	ldr	r3, [pc, #68]	@ (800289c <enableInterruptSupportForTouch+0x5c>)
 8002858:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800285a:	f003 0301 	and.w	r3, r3, #1
 800285e:	603b      	str	r3, [r7, #0]
 8002860:	683b      	ldr	r3, [r7, #0]

    GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002862:	1d3b      	adds	r3, r7, #4
 8002864:	2200      	movs	r2, #0
 8002866:	601a      	str	r2, [r3, #0]
 8002868:	605a      	str	r2, [r3, #4]
 800286a:	609a      	str	r2, [r3, #8]
 800286c:	60da      	str	r2, [r3, #12]
 800286e:	611a      	str	r2, [r3, #16]

    GPIO_InitStruct.Pin = GPIO_PIN_15;
 8002870:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8002874:	607b      	str	r3, [r7, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING_FALLING;
 8002876:	f44f 1344 	mov.w	r3, #3211264	@ 0x310000
 800287a:	60bb      	str	r3, [r7, #8]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800287c:	2300      	movs	r3, #0
 800287e:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002880:	2302      	movs	r3, #2
 8002882:	613b      	str	r3, [r7, #16]

    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002884:	1d3b      	adds	r3, r7, #4
 8002886:	4619      	mov	r1, r3
 8002888:	4805      	ldr	r0, [pc, #20]	@ (80028a0 <enableInterruptSupportForTouch+0x60>)
 800288a:	f000 fcd3 	bl	8003234 <HAL_GPIO_Init>

    NVIC_EnableIRQ(EXTI15_10_IRQn);
 800288e:	2028      	movs	r0, #40	@ 0x28
 8002890:	f7ff fe56 	bl	8002540 <__NVIC_EnableIRQ>

}
 8002894:	bf00      	nop
 8002896:	3718      	adds	r7, #24
 8002898:	46bd      	mov	sp, r7
 800289a:	bd80      	pop	{r7, pc}
 800289c:	40023800 	.word	0x40023800
 80028a0:	40020000 	.word	0x40020000

080028a4 <verifyHAL_I2C_IS_OKAY>:

#endif 


//  ******************************** I2C Functions ********************************//
void verifyHAL_I2C_IS_OKAY(){
 80028a4:	b480      	push	{r7}
 80028a6:	af00      	add	r7, sp, #0
    if (HAL_status != HAL_OK)
 80028a8:	4b05      	ldr	r3, [pc, #20]	@ (80028c0 <verifyHAL_I2C_IS_OKAY+0x1c>)
 80028aa:	781b      	ldrb	r3, [r3, #0]
 80028ac:	2b00      	cmp	r3, #0
 80028ae:	d001      	beq.n	80028b4 <verifyHAL_I2C_IS_OKAY+0x10>
    {
        while(1);
 80028b0:	bf00      	nop
 80028b2:	e7fd      	b.n	80028b0 <verifyHAL_I2C_IS_OKAY+0xc>
    }
}
 80028b4:	bf00      	nop
 80028b6:	46bd      	mov	sp, r7
 80028b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028bc:	4770      	bx	lr
 80028be:	bf00      	nop
 80028c0:	20025a9c 	.word	0x20025a9c

080028c4 <I2C3_Init>:

static void I2C3_Init()
{
 80028c4:	b580      	push	{r7, lr}
 80028c6:	b082      	sub	sp, #8
 80028c8:	af00      	add	r7, sp, #0

	__HAL_RCC_I2C3_CLK_ENABLE();
 80028ca:	2300      	movs	r3, #0
 80028cc:	603b      	str	r3, [r7, #0]
 80028ce:	4b18      	ldr	r3, [pc, #96]	@ (8002930 <I2C3_Init+0x6c>)
 80028d0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80028d2:	4a17      	ldr	r2, [pc, #92]	@ (8002930 <I2C3_Init+0x6c>)
 80028d4:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 80028d8:	6413      	str	r3, [r2, #64]	@ 0x40
 80028da:	4b15      	ldr	r3, [pc, #84]	@ (8002930 <I2C3_Init+0x6c>)
 80028dc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80028de:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80028e2:	603b      	str	r3, [r7, #0]
 80028e4:	683b      	ldr	r3, [r7, #0]
    // Configure I2C3
    hI2C3.Instance = STMPE811_I2C;
 80028e6:	4b13      	ldr	r3, [pc, #76]	@ (8002934 <I2C3_Init+0x70>)
 80028e8:	4a13      	ldr	r2, [pc, #76]	@ (8002938 <I2C3_Init+0x74>)
 80028ea:	601a      	str	r2, [r3, #0]
    hI2C3.Init.ClockSpeed = STMPE811_I2C_CLOCK;
 80028ec:	4b11      	ldr	r3, [pc, #68]	@ (8002934 <I2C3_Init+0x70>)
 80028ee:	4a13      	ldr	r2, [pc, #76]	@ (800293c <I2C3_Init+0x78>)
 80028f0:	605a      	str	r2, [r3, #4]
    hI2C3.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80028f2:	4b10      	ldr	r3, [pc, #64]	@ (8002934 <I2C3_Init+0x70>)
 80028f4:	2200      	movs	r2, #0
 80028f6:	609a      	str	r2, [r3, #8]
    hI2C3.Init.OwnAddress1 = 0x00; // May be wrong
 80028f8:	4b0e      	ldr	r3, [pc, #56]	@ (8002934 <I2C3_Init+0x70>)
 80028fa:	2200      	movs	r2, #0
 80028fc:	60da      	str	r2, [r3, #12]
    hI2C3.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80028fe:	4b0d      	ldr	r3, [pc, #52]	@ (8002934 <I2C3_Init+0x70>)
 8002900:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8002904:	611a      	str	r2, [r3, #16]
    hI2C3.Init.GeneralCallMode = I2C_NOSTRETCH_DISABLE;
 8002906:	4b0b      	ldr	r3, [pc, #44]	@ (8002934 <I2C3_Init+0x70>)
 8002908:	2200      	movs	r2, #0
 800290a:	61da      	str	r2, [r3, #28]
    hI2C3.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800290c:	4b09      	ldr	r3, [pc, #36]	@ (8002934 <I2C3_Init+0x70>)
 800290e:	2200      	movs	r2, #0
 8002910:	621a      	str	r2, [r3, #32]
    // Do we need to configutre I2C Mode? 

    // Initialize I2C3 interface
    HAL_StatusTypeDef status;
    status = HAL_I2C_Init(&hI2C3);
 8002912:	4808      	ldr	r0, [pc, #32]	@ (8002934 <I2C3_Init+0x70>)
 8002914:	f000 ff84 	bl	8003820 <HAL_I2C_Init>
 8002918:	4603      	mov	r3, r0
 800291a:	71fb      	strb	r3, [r7, #7]
    if (status != HAL_OK)
 800291c:	79fb      	ldrb	r3, [r7, #7]
 800291e:	2b00      	cmp	r3, #0
 8002920:	d001      	beq.n	8002926 <I2C3_Init+0x62>
    {
        for(;;); // Catch error
 8002922:	bf00      	nop
 8002924:	e7fd      	b.n	8002922 <I2C3_Init+0x5e>
    }
    return;
 8002926:	bf00      	nop
}
 8002928:	3708      	adds	r7, #8
 800292a:	46bd      	mov	sp, r7
 800292c:	bd80      	pop	{r7, pc}
 800292e:	bf00      	nop
 8002930:	40023800 	.word	0x40023800
 8002934:	20025a48 	.word	0x20025a48
 8002938:	40005c00 	.word	0x40005c00
 800293c:	000186a0 	.word	0x000186a0

08002940 <I2C3_MspInit>:

// GPIO Initializations 
static void I2C3_MspInit(void)
{
 8002940:	b580      	push	{r7, lr}
 8002942:	b088      	sub	sp, #32
 8002944:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002946:	f107 030c 	add.w	r3, r7, #12
 800294a:	2200      	movs	r2, #0
 800294c:	601a      	str	r2, [r3, #0]
 800294e:	605a      	str	r2, [r3, #4]
 8002950:	609a      	str	r2, [r3, #8]
 8002952:	60da      	str	r2, [r3, #12]
 8002954:	611a      	str	r2, [r3, #16]
    // Enable Clocks
    // GPIOC
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002956:	2300      	movs	r3, #0
 8002958:	60bb      	str	r3, [r7, #8]
 800295a:	4b20      	ldr	r3, [pc, #128]	@ (80029dc <I2C3_MspInit+0x9c>)
 800295c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800295e:	4a1f      	ldr	r2, [pc, #124]	@ (80029dc <I2C3_MspInit+0x9c>)
 8002960:	f043 0304 	orr.w	r3, r3, #4
 8002964:	6313      	str	r3, [r2, #48]	@ 0x30
 8002966:	4b1d      	ldr	r3, [pc, #116]	@ (80029dc <I2C3_MspInit+0x9c>)
 8002968:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800296a:	f003 0304 	and.w	r3, r3, #4
 800296e:	60bb      	str	r3, [r7, #8]
 8002970:	68bb      	ldr	r3, [r7, #8]

    // GPIOA 
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002972:	2300      	movs	r3, #0
 8002974:	607b      	str	r3, [r7, #4]
 8002976:	4b19      	ldr	r3, [pc, #100]	@ (80029dc <I2C3_MspInit+0x9c>)
 8002978:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800297a:	4a18      	ldr	r2, [pc, #96]	@ (80029dc <I2C3_MspInit+0x9c>)
 800297c:	f043 0301 	orr.w	r3, r3, #1
 8002980:	6313      	str	r3, [r2, #48]	@ 0x30
 8002982:	4b16      	ldr	r3, [pc, #88]	@ (80029dc <I2C3_MspInit+0x9c>)
 8002984:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002986:	f003 0301 	and.w	r3, r3, #1
 800298a:	607b      	str	r3, [r7, #4]
 800298c:	687b      	ldr	r3, [r7, #4]

    /*Configure GPIO pin : I2C3_SDA_Pin */
    GPIO_InitStruct.Pin = I2C3_SDA_Pin;
 800298e:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8002992:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002994:	2312      	movs	r3, #18
 8002996:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002998:	2300      	movs	r3, #0
 800299a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800299c:	2300      	movs	r3, #0
 800299e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 80029a0:	2304      	movs	r3, #4
 80029a2:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(I2C3_SDA_GPIO_Port, &GPIO_InitStruct);
 80029a4:	f107 030c 	add.w	r3, r7, #12
 80029a8:	4619      	mov	r1, r3
 80029aa:	480d      	ldr	r0, [pc, #52]	@ (80029e0 <I2C3_MspInit+0xa0>)
 80029ac:	f000 fc42 	bl	8003234 <HAL_GPIO_Init>

    /*Configure GPIO pin : I2C3_SCL_Pin */
    GPIO_InitStruct.Pin = I2C3_SCL_Pin;
 80029b0:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80029b4:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80029b6:	2312      	movs	r3, #18
 80029b8:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80029ba:	2300      	movs	r3, #0
 80029bc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80029be:	2300      	movs	r3, #0
 80029c0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 80029c2:	2304      	movs	r3, #4
 80029c4:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(I2C3_SCL_GPIO_Port, &GPIO_InitStruct);
 80029c6:	f107 030c 	add.w	r3, r7, #12
 80029ca:	4619      	mov	r1, r3
 80029cc:	4805      	ldr	r0, [pc, #20]	@ (80029e4 <I2C3_MspInit+0xa4>)
 80029ce:	f000 fc31 	bl	8003234 <HAL_GPIO_Init>
    
}
 80029d2:	bf00      	nop
 80029d4:	3720      	adds	r7, #32
 80029d6:	46bd      	mov	sp, r7
 80029d8:	bd80      	pop	{r7, pc}
 80029da:	bf00      	nop
 80029dc:	40023800 	.word	0x40023800
 80029e0:	40020800 	.word	0x40020800
 80029e4:	40020000 	.word	0x40020000

080029e8 <I2C3_Write>:

// This function should only be used for single BYTE transfers 
void I2C3_Write(uint16_t devAddr, uint8_t reg, uint8_t data)
{
 80029e8:	b580      	push	{r7, lr}
 80029ea:	b088      	sub	sp, #32
 80029ec:	af04      	add	r7, sp, #16
 80029ee:	4603      	mov	r3, r0
 80029f0:	80fb      	strh	r3, [r7, #6]
 80029f2:	460b      	mov	r3, r1
 80029f4:	717b      	strb	r3, [r7, #5]
 80029f6:	4613      	mov	r3, r2
 80029f8:	713b      	strb	r3, [r7, #4]
    uint8_t dataConversion = data; // data will be a raw hex value this is mainly for debugging...
 80029fa:	793b      	ldrb	r3, [r7, #4]
 80029fc:	73fb      	strb	r3, [r7, #15]
    // Learning topic - Is this needed? Or can I just use &data in the function call? 
    HAL_status = HAL_I2C_Mem_Write(&hI2C3, devAddr, reg, I2C_MEMADD_SIZE_8BIT, &dataConversion, ONEBYTE, DEFAULT_TESTING_TIMEOUT);
 80029fe:	797b      	ldrb	r3, [r7, #5]
 8002a00:	b29a      	uxth	r2, r3
 8002a02:	88f9      	ldrh	r1, [r7, #6]
 8002a04:	4b0a      	ldr	r3, [pc, #40]	@ (8002a30 <I2C3_Write+0x48>)
 8002a06:	9302      	str	r3, [sp, #8]
 8002a08:	2301      	movs	r3, #1
 8002a0a:	9301      	str	r3, [sp, #4]
 8002a0c:	f107 030f 	add.w	r3, r7, #15
 8002a10:	9300      	str	r3, [sp, #0]
 8002a12:	2301      	movs	r3, #1
 8002a14:	4807      	ldr	r0, [pc, #28]	@ (8002a34 <I2C3_Write+0x4c>)
 8002a16:	f001 f847 	bl	8003aa8 <HAL_I2C_Mem_Write>
 8002a1a:	4603      	mov	r3, r0
 8002a1c:	461a      	mov	r2, r3
 8002a1e:	4b06      	ldr	r3, [pc, #24]	@ (8002a38 <I2C3_Write+0x50>)
 8002a20:	701a      	strb	r2, [r3, #0]
    verifyHAL_I2C_IS_OKAY();
 8002a22:	f7ff ff3f 	bl	80028a4 <verifyHAL_I2C_IS_OKAY>
}
 8002a26:	bf00      	nop
 8002a28:	3710      	adds	r7, #16
 8002a2a:	46bd      	mov	sp, r7
 8002a2c:	bd80      	pop	{r7, pc}
 8002a2e:	bf00      	nop
 8002a30:	0003d090 	.word	0x0003d090
 8002a34:	20025a48 	.word	0x20025a48
 8002a38:	20025a9c 	.word	0x20025a9c

08002a3c <I2C3_Read>:

// This function should only be used for single BYTE transfers 
void I2C3_Read(uint8_t address, uint8_t reg, uint8_t * rxData)
{
 8002a3c:	b580      	push	{r7, lr}
 8002a3e:	b086      	sub	sp, #24
 8002a40:	af04      	add	r7, sp, #16
 8002a42:	4603      	mov	r3, r0
 8002a44:	603a      	str	r2, [r7, #0]
 8002a46:	71fb      	strb	r3, [r7, #7]
 8002a48:	460b      	mov	r3, r1
 8002a4a:	71bb      	strb	r3, [r7, #6]
    // Need to use MEM functions
    HAL_status = HAL_I2C_Mem_Read(&hI2C3, address, reg, I2C_MEMADD_SIZE_8BIT, rxData, ONEBYTE, DEFAULT_TESTING_TIMEOUT);
 8002a4c:	79fb      	ldrb	r3, [r7, #7]
 8002a4e:	b299      	uxth	r1, r3
 8002a50:	79bb      	ldrb	r3, [r7, #6]
 8002a52:	b29a      	uxth	r2, r3
 8002a54:	4b09      	ldr	r3, [pc, #36]	@ (8002a7c <I2C3_Read+0x40>)
 8002a56:	9302      	str	r3, [sp, #8]
 8002a58:	2301      	movs	r3, #1
 8002a5a:	9301      	str	r3, [sp, #4]
 8002a5c:	683b      	ldr	r3, [r7, #0]
 8002a5e:	9300      	str	r3, [sp, #0]
 8002a60:	2301      	movs	r3, #1
 8002a62:	4807      	ldr	r0, [pc, #28]	@ (8002a80 <I2C3_Read+0x44>)
 8002a64:	f001 f91a 	bl	8003c9c <HAL_I2C_Mem_Read>
 8002a68:	4603      	mov	r3, r0
 8002a6a:	461a      	mov	r2, r3
 8002a6c:	4b05      	ldr	r3, [pc, #20]	@ (8002a84 <I2C3_Read+0x48>)
 8002a6e:	701a      	strb	r2, [r3, #0]
    verifyHAL_I2C_IS_OKAY();
 8002a70:	f7ff ff18 	bl	80028a4 <verifyHAL_I2C_IS_OKAY>
}
 8002a74:	bf00      	nop
 8002a76:	3708      	adds	r7, #8
 8002a78:	46bd      	mov	sp, r7
 8002a7a:	bd80      	pop	{r7, pc}
 8002a7c:	0003d090 	.word	0x0003d090
 8002a80:	20025a48 	.word	0x20025a48
 8002a84:	20025a9c 	.word	0x20025a9c

08002a88 <I2C3_MulitByteRead>:

// This function should be used for multiple byte reads from a reg
void I2C3_MulitByteRead(uint8_t address, uint8_t reg, uint8_t * rxData, uint16_t numOfBytes)
{
 8002a88:	b580      	push	{r7, lr}
 8002a8a:	b086      	sub	sp, #24
 8002a8c:	af04      	add	r7, sp, #16
 8002a8e:	603a      	str	r2, [r7, #0]
 8002a90:	461a      	mov	r2, r3
 8002a92:	4603      	mov	r3, r0
 8002a94:	71fb      	strb	r3, [r7, #7]
 8002a96:	460b      	mov	r3, r1
 8002a98:	71bb      	strb	r3, [r7, #6]
 8002a9a:	4613      	mov	r3, r2
 8002a9c:	80bb      	strh	r3, [r7, #4]
    HAL_I2C_Mem_Read(&hI2C3, address, reg, I2C_MEMADD_SIZE_8BIT, rxData, numOfBytes, DEFAULT_TESTING_TIMEOUT);
 8002a9e:	79fb      	ldrb	r3, [r7, #7]
 8002aa0:	b299      	uxth	r1, r3
 8002aa2:	79bb      	ldrb	r3, [r7, #6]
 8002aa4:	b29a      	uxth	r2, r3
 8002aa6:	4b07      	ldr	r3, [pc, #28]	@ (8002ac4 <I2C3_MulitByteRead+0x3c>)
 8002aa8:	9302      	str	r3, [sp, #8]
 8002aaa:	88bb      	ldrh	r3, [r7, #4]
 8002aac:	9301      	str	r3, [sp, #4]
 8002aae:	683b      	ldr	r3, [r7, #0]
 8002ab0:	9300      	str	r3, [sp, #0]
 8002ab2:	2301      	movs	r3, #1
 8002ab4:	4804      	ldr	r0, [pc, #16]	@ (8002ac8 <I2C3_MulitByteRead+0x40>)
 8002ab6:	f001 f8f1 	bl	8003c9c <HAL_I2C_Mem_Read>
}
 8002aba:	bf00      	nop
 8002abc:	3708      	adds	r7, #8
 8002abe:	46bd      	mov	sp, r7
 8002ac0:	bd80      	pop	{r7, pc}
 8002ac2:	bf00      	nop
 8002ac4:	0003d090 	.word	0x0003d090
 8002ac8:	20025a48 	.word	0x20025a48

08002acc <TM_STMPE811_ReadX>:

/* The below function was created by Tilen MAJERLE but modified by Xavion */
uint16_t TM_STMPE811_ReadX(uint16_t x) { // TM FUNCTION 
 8002acc:	b580      	push	{r7, lr}
 8002ace:	b084      	sub	sp, #16
 8002ad0:	af00      	add	r7, sp, #0
 8002ad2:	4603      	mov	r3, r0
 8002ad4:	80fb      	strh	r3, [r7, #6]
    uint8_t data[2];
    int16_t val, dx;
    data[1] = STMPE811_Read(STMPE811_TSC_DATA_X);
 8002ad6:	204d      	movs	r0, #77	@ 0x4d
 8002ad8:	f7ff fe17 	bl	800270a <STMPE811_Read>
 8002adc:	4603      	mov	r3, r0
 8002ade:	727b      	strb	r3, [r7, #9]
    data[0] = STMPE811_Read(STMPE811_TSC_DATA_X + 1);
 8002ae0:	204e      	movs	r0, #78	@ 0x4e
 8002ae2:	f7ff fe12 	bl	800270a <STMPE811_Read>
 8002ae6:	4603      	mov	r3, r0
 8002ae8:	723b      	strb	r3, [r7, #8]
    val = (data[1] << 8 | (data[0] & 0xFF));
 8002aea:	7a7b      	ldrb	r3, [r7, #9]
 8002aec:	021b      	lsls	r3, r3, #8
 8002aee:	b21a      	sxth	r2, r3
 8002af0:	7a3b      	ldrb	r3, [r7, #8]
 8002af2:	b21b      	sxth	r3, r3
 8002af4:	4313      	orrs	r3, r2
 8002af6:	81fb      	strh	r3, [r7, #14]

    if (val <= 3000) {
 8002af8:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8002afc:	f640 32b8 	movw	r2, #3000	@ 0xbb8
 8002b00:	4293      	cmp	r3, r2
 8002b02:	dc06      	bgt.n	8002b12 <TM_STMPE811_ReadX+0x46>
        val = 3900 - val;
 8002b04:	89fb      	ldrh	r3, [r7, #14]
 8002b06:	f5c3 6373 	rsb	r3, r3, #3888	@ 0xf30
 8002b0a:	330c      	adds	r3, #12
 8002b0c:	b29b      	uxth	r3, r3
 8002b0e:	81fb      	strh	r3, [r7, #14]
 8002b10:	e005      	b.n	8002b1e <TM_STMPE811_ReadX+0x52>
    } else {
        val = 3800 - val;
 8002b12:	89fb      	ldrh	r3, [r7, #14]
 8002b14:	f5c3 636d 	rsb	r3, r3, #3792	@ 0xed0
 8002b18:	3308      	adds	r3, #8
 8002b1a:	b29b      	uxth	r3, r3
 8002b1c:	81fb      	strh	r3, [r7, #14]
    }

    val /= 15;
 8002b1e:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8002b22:	4a18      	ldr	r2, [pc, #96]	@ (8002b84 <TM_STMPE811_ReadX+0xb8>)
 8002b24:	fb82 1203 	smull	r1, r2, r2, r3
 8002b28:	441a      	add	r2, r3
 8002b2a:	10d2      	asrs	r2, r2, #3
 8002b2c:	17db      	asrs	r3, r3, #31
 8002b2e:	1ad3      	subs	r3, r2, r3
 8002b30:	81fb      	strh	r3, [r7, #14]

    if (val > 239) {
 8002b32:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8002b36:	2bef      	cmp	r3, #239	@ 0xef
 8002b38:	dd02      	ble.n	8002b40 <TM_STMPE811_ReadX+0x74>
        val = 239;
 8002b3a:	23ef      	movs	r3, #239	@ 0xef
 8002b3c:	81fb      	strh	r3, [r7, #14]
 8002b3e:	e005      	b.n	8002b4c <TM_STMPE811_ReadX+0x80>
    } else if (val < 0) {
 8002b40:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8002b44:	2b00      	cmp	r3, #0
 8002b46:	da01      	bge.n	8002b4c <TM_STMPE811_ReadX+0x80>
        val = 0;
 8002b48:	2300      	movs	r3, #0
 8002b4a:	81fb      	strh	r3, [r7, #14]
    }

    dx = (val > x) ? (val - x) : (x - val);
 8002b4c:	f9b7 200e 	ldrsh.w	r2, [r7, #14]
 8002b50:	88fb      	ldrh	r3, [r7, #6]
 8002b52:	429a      	cmp	r2, r3
 8002b54:	dd05      	ble.n	8002b62 <TM_STMPE811_ReadX+0x96>
 8002b56:	89fa      	ldrh	r2, [r7, #14]
 8002b58:	88fb      	ldrh	r3, [r7, #6]
 8002b5a:	1ad3      	subs	r3, r2, r3
 8002b5c:	b29b      	uxth	r3, r3
 8002b5e:	b21b      	sxth	r3, r3
 8002b60:	e004      	b.n	8002b6c <TM_STMPE811_ReadX+0xa0>
 8002b62:	89fb      	ldrh	r3, [r7, #14]
 8002b64:	88fa      	ldrh	r2, [r7, #6]
 8002b66:	1ad3      	subs	r3, r2, r3
 8002b68:	b29b      	uxth	r3, r3
 8002b6a:	b21b      	sxth	r3, r3
 8002b6c:	81bb      	strh	r3, [r7, #12]
    if (dx > 4) {
 8002b6e:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 8002b72:	2b04      	cmp	r3, #4
 8002b74:	dd01      	ble.n	8002b7a <TM_STMPE811_ReadX+0xae>
        return val;
 8002b76:	89fb      	ldrh	r3, [r7, #14]
 8002b78:	e000      	b.n	8002b7c <TM_STMPE811_ReadX+0xb0>
    }
    return x;
 8002b7a:	88fb      	ldrh	r3, [r7, #6]
}
 8002b7c:	4618      	mov	r0, r3
 8002b7e:	3710      	adds	r7, #16
 8002b80:	46bd      	mov	sp, r7
 8002b82:	bd80      	pop	{r7, pc}
 8002b84:	88888889 	.word	0x88888889

08002b88 <TM_STMPE811_ReadY>:

/* The below function was created by Tilen MAJERLE but modified by Xavion */
uint16_t TM_STMPE811_ReadY(uint16_t y) { // TM FUNCTION 
 8002b88:	b580      	push	{r7, lr}
 8002b8a:	b084      	sub	sp, #16
 8002b8c:	af00      	add	r7, sp, #0
 8002b8e:	4603      	mov	r3, r0
 8002b90:	80fb      	strh	r3, [r7, #6]
    uint8_t data[2];
    int16_t val, dy;
    data[1] = STMPE811_Read(STMPE811_TSC_DATA_Y);
 8002b92:	204f      	movs	r0, #79	@ 0x4f
 8002b94:	f7ff fdb9 	bl	800270a <STMPE811_Read>
 8002b98:	4603      	mov	r3, r0
 8002b9a:	727b      	strb	r3, [r7, #9]
    data[0] = STMPE811_Read(STMPE811_TSC_DATA_Y + 1);
 8002b9c:	2050      	movs	r0, #80	@ 0x50
 8002b9e:	f7ff fdb4 	bl	800270a <STMPE811_Read>
 8002ba2:	4603      	mov	r3, r0
 8002ba4:	723b      	strb	r3, [r7, #8]
    val = (data[1] << 8 | (data[0] & 0xFF));
 8002ba6:	7a7b      	ldrb	r3, [r7, #9]
 8002ba8:	021b      	lsls	r3, r3, #8
 8002baa:	b21a      	sxth	r2, r3
 8002bac:	7a3b      	ldrb	r3, [r7, #8]
 8002bae:	b21b      	sxth	r3, r3
 8002bb0:	4313      	orrs	r3, r2
 8002bb2:	81fb      	strh	r3, [r7, #14]

    val -= 360;
 8002bb4:	89fb      	ldrh	r3, [r7, #14]
 8002bb6:	f5a3 73b4 	sub.w	r3, r3, #360	@ 0x168
 8002bba:	b29b      	uxth	r3, r3
 8002bbc:	81fb      	strh	r3, [r7, #14]
    val = val / 11;
 8002bbe:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8002bc2:	4a19      	ldr	r2, [pc, #100]	@ (8002c28 <TM_STMPE811_ReadY+0xa0>)
 8002bc4:	fb82 1203 	smull	r1, r2, r2, r3
 8002bc8:	1052      	asrs	r2, r2, #1
 8002bca:	17db      	asrs	r3, r3, #31
 8002bcc:	1ad3      	subs	r3, r2, r3
 8002bce:	81fb      	strh	r3, [r7, #14]

    if (val <= 0) {
 8002bd0:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8002bd4:	2b00      	cmp	r3, #0
 8002bd6:	dc02      	bgt.n	8002bde <TM_STMPE811_ReadY+0x56>
        val = 0;
 8002bd8:	2300      	movs	r3, #0
 8002bda:	81fb      	strh	r3, [r7, #14]
 8002bdc:	e007      	b.n	8002bee <TM_STMPE811_ReadY+0x66>
    } else if (val >= 320) {
 8002bde:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8002be2:	f5b3 7fa0 	cmp.w	r3, #320	@ 0x140
 8002be6:	db02      	blt.n	8002bee <TM_STMPE811_ReadY+0x66>
        val = 319;
 8002be8:	f240 133f 	movw	r3, #319	@ 0x13f
 8002bec:	81fb      	strh	r3, [r7, #14]
    }

    dy = (val > y) ? (val - y) : (y - val);
 8002bee:	f9b7 200e 	ldrsh.w	r2, [r7, #14]
 8002bf2:	88fb      	ldrh	r3, [r7, #6]
 8002bf4:	429a      	cmp	r2, r3
 8002bf6:	dd05      	ble.n	8002c04 <TM_STMPE811_ReadY+0x7c>
 8002bf8:	89fa      	ldrh	r2, [r7, #14]
 8002bfa:	88fb      	ldrh	r3, [r7, #6]
 8002bfc:	1ad3      	subs	r3, r2, r3
 8002bfe:	b29b      	uxth	r3, r3
 8002c00:	b21b      	sxth	r3, r3
 8002c02:	e004      	b.n	8002c0e <TM_STMPE811_ReadY+0x86>
 8002c04:	89fb      	ldrh	r3, [r7, #14]
 8002c06:	88fa      	ldrh	r2, [r7, #6]
 8002c08:	1ad3      	subs	r3, r2, r3
 8002c0a:	b29b      	uxth	r3, r3
 8002c0c:	b21b      	sxth	r3, r3
 8002c0e:	81bb      	strh	r3, [r7, #12]
    if (dy > 4) {
 8002c10:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 8002c14:	2b04      	cmp	r3, #4
 8002c16:	dd01      	ble.n	8002c1c <TM_STMPE811_ReadY+0x94>
        return val;
 8002c18:	89fb      	ldrh	r3, [r7, #14]
 8002c1a:	e000      	b.n	8002c1e <TM_STMPE811_ReadY+0x96>
    }
    return y;
 8002c1c:	88fb      	ldrh	r3, [r7, #6]
}
 8002c1e:	4618      	mov	r0, r3
 8002c20:	3710      	adds	r7, #16
 8002c22:	46bd      	mov	sp, r7
 8002c24:	bd80      	pop	{r7, pc}
 8002c26:	bf00      	nop
 8002c28:	2e8ba2e9 	.word	0x2e8ba2e9

08002c2c <initialise_monitor_handles>:
char **environ = __env;


/* Functions */
void initialise_monitor_handles()
{
 8002c2c:	b480      	push	{r7}
 8002c2e:	af00      	add	r7, sp, #0
}
 8002c30:	bf00      	nop
 8002c32:	46bd      	mov	sp, r7
 8002c34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c38:	4770      	bx	lr

08002c3a <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002c3a:	b580      	push	{r7, lr}
 8002c3c:	b086      	sub	sp, #24
 8002c3e:	af00      	add	r7, sp, #0
 8002c40:	60f8      	str	r0, [r7, #12]
 8002c42:	60b9      	str	r1, [r7, #8]
 8002c44:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002c46:	2300      	movs	r3, #0
 8002c48:	617b      	str	r3, [r7, #20]
 8002c4a:	e00a      	b.n	8002c62 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8002c4c:	f3af 8000 	nop.w
 8002c50:	4601      	mov	r1, r0
 8002c52:	68bb      	ldr	r3, [r7, #8]
 8002c54:	1c5a      	adds	r2, r3, #1
 8002c56:	60ba      	str	r2, [r7, #8]
 8002c58:	b2ca      	uxtb	r2, r1
 8002c5a:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002c5c:	697b      	ldr	r3, [r7, #20]
 8002c5e:	3301      	adds	r3, #1
 8002c60:	617b      	str	r3, [r7, #20]
 8002c62:	697a      	ldr	r2, [r7, #20]
 8002c64:	687b      	ldr	r3, [r7, #4]
 8002c66:	429a      	cmp	r2, r3
 8002c68:	dbf0      	blt.n	8002c4c <_read+0x12>
  }

  return len;
 8002c6a:	687b      	ldr	r3, [r7, #4]
}
 8002c6c:	4618      	mov	r0, r3
 8002c6e:	3718      	adds	r7, #24
 8002c70:	46bd      	mov	sp, r7
 8002c72:	bd80      	pop	{r7, pc}

08002c74 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8002c74:	b580      	push	{r7, lr}
 8002c76:	b086      	sub	sp, #24
 8002c78:	af00      	add	r7, sp, #0
 8002c7a:	60f8      	str	r0, [r7, #12]
 8002c7c:	60b9      	str	r1, [r7, #8]
 8002c7e:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002c80:	2300      	movs	r3, #0
 8002c82:	617b      	str	r3, [r7, #20]
 8002c84:	e009      	b.n	8002c9a <_write+0x26>
  {
    __io_putchar(*ptr++);
 8002c86:	68bb      	ldr	r3, [r7, #8]
 8002c88:	1c5a      	adds	r2, r3, #1
 8002c8a:	60ba      	str	r2, [r7, #8]
 8002c8c:	781b      	ldrb	r3, [r3, #0]
 8002c8e:	4618      	mov	r0, r3
 8002c90:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002c94:	697b      	ldr	r3, [r7, #20]
 8002c96:	3301      	adds	r3, #1
 8002c98:	617b      	str	r3, [r7, #20]
 8002c9a:	697a      	ldr	r2, [r7, #20]
 8002c9c:	687b      	ldr	r3, [r7, #4]
 8002c9e:	429a      	cmp	r2, r3
 8002ca0:	dbf1      	blt.n	8002c86 <_write+0x12>
  }
  return len;
 8002ca2:	687b      	ldr	r3, [r7, #4]
}
 8002ca4:	4618      	mov	r0, r3
 8002ca6:	3718      	adds	r7, #24
 8002ca8:	46bd      	mov	sp, r7
 8002caa:	bd80      	pop	{r7, pc}

08002cac <_close>:

int _close(int file)
{
 8002cac:	b480      	push	{r7}
 8002cae:	b083      	sub	sp, #12
 8002cb0:	af00      	add	r7, sp, #0
 8002cb2:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8002cb4:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 8002cb8:	4618      	mov	r0, r3
 8002cba:	370c      	adds	r7, #12
 8002cbc:	46bd      	mov	sp, r7
 8002cbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cc2:	4770      	bx	lr

08002cc4 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002cc4:	b480      	push	{r7}
 8002cc6:	b083      	sub	sp, #12
 8002cc8:	af00      	add	r7, sp, #0
 8002cca:	6078      	str	r0, [r7, #4]
 8002ccc:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8002cce:	683b      	ldr	r3, [r7, #0]
 8002cd0:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8002cd4:	605a      	str	r2, [r3, #4]
  return 0;
 8002cd6:	2300      	movs	r3, #0
}
 8002cd8:	4618      	mov	r0, r3
 8002cda:	370c      	adds	r7, #12
 8002cdc:	46bd      	mov	sp, r7
 8002cde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ce2:	4770      	bx	lr

08002ce4 <_isatty>:

int _isatty(int file)
{
 8002ce4:	b480      	push	{r7}
 8002ce6:	b083      	sub	sp, #12
 8002ce8:	af00      	add	r7, sp, #0
 8002cea:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8002cec:	2301      	movs	r3, #1
}
 8002cee:	4618      	mov	r0, r3
 8002cf0:	370c      	adds	r7, #12
 8002cf2:	46bd      	mov	sp, r7
 8002cf4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cf8:	4770      	bx	lr

08002cfa <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002cfa:	b480      	push	{r7}
 8002cfc:	b085      	sub	sp, #20
 8002cfe:	af00      	add	r7, sp, #0
 8002d00:	60f8      	str	r0, [r7, #12]
 8002d02:	60b9      	str	r1, [r7, #8]
 8002d04:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8002d06:	2300      	movs	r3, #0
}
 8002d08:	4618      	mov	r0, r3
 8002d0a:	3714      	adds	r7, #20
 8002d0c:	46bd      	mov	sp, r7
 8002d0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d12:	4770      	bx	lr

08002d14 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002d14:	b580      	push	{r7, lr}
 8002d16:	b086      	sub	sp, #24
 8002d18:	af00      	add	r7, sp, #0
 8002d1a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002d1c:	4a14      	ldr	r2, [pc, #80]	@ (8002d70 <_sbrk+0x5c>)
 8002d1e:	4b15      	ldr	r3, [pc, #84]	@ (8002d74 <_sbrk+0x60>)
 8002d20:	1ad3      	subs	r3, r2, r3
 8002d22:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002d24:	697b      	ldr	r3, [r7, #20]
 8002d26:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002d28:	4b13      	ldr	r3, [pc, #76]	@ (8002d78 <_sbrk+0x64>)
 8002d2a:	681b      	ldr	r3, [r3, #0]
 8002d2c:	2b00      	cmp	r3, #0
 8002d2e:	d102      	bne.n	8002d36 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002d30:	4b11      	ldr	r3, [pc, #68]	@ (8002d78 <_sbrk+0x64>)
 8002d32:	4a12      	ldr	r2, [pc, #72]	@ (8002d7c <_sbrk+0x68>)
 8002d34:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002d36:	4b10      	ldr	r3, [pc, #64]	@ (8002d78 <_sbrk+0x64>)
 8002d38:	681a      	ldr	r2, [r3, #0]
 8002d3a:	687b      	ldr	r3, [r7, #4]
 8002d3c:	4413      	add	r3, r2
 8002d3e:	693a      	ldr	r2, [r7, #16]
 8002d40:	429a      	cmp	r2, r3
 8002d42:	d207      	bcs.n	8002d54 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002d44:	f003 fed0 	bl	8006ae8 <__errno>
 8002d48:	4603      	mov	r3, r0
 8002d4a:	220c      	movs	r2, #12
 8002d4c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002d4e:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8002d52:	e009      	b.n	8002d68 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002d54:	4b08      	ldr	r3, [pc, #32]	@ (8002d78 <_sbrk+0x64>)
 8002d56:	681b      	ldr	r3, [r3, #0]
 8002d58:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002d5a:	4b07      	ldr	r3, [pc, #28]	@ (8002d78 <_sbrk+0x64>)
 8002d5c:	681a      	ldr	r2, [r3, #0]
 8002d5e:	687b      	ldr	r3, [r7, #4]
 8002d60:	4413      	add	r3, r2
 8002d62:	4a05      	ldr	r2, [pc, #20]	@ (8002d78 <_sbrk+0x64>)
 8002d64:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002d66:	68fb      	ldr	r3, [r7, #12]
}
 8002d68:	4618      	mov	r0, r3
 8002d6a:	3718      	adds	r7, #24
 8002d6c:	46bd      	mov	sp, r7
 8002d6e:	bd80      	pop	{r7, pc}
 8002d70:	20030000 	.word	0x20030000
 8002d74:	00000400 	.word	0x00000400
 8002d78:	20025aa0 	.word	0x20025aa0
 8002d7c:	20025bf8 	.word	0x20025bf8

08002d80 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002d80:	b480      	push	{r7}
 8002d82:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002d84:	4b06      	ldr	r3, [pc, #24]	@ (8002da0 <SystemInit+0x20>)
 8002d86:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002d8a:	4a05      	ldr	r2, [pc, #20]	@ (8002da0 <SystemInit+0x20>)
 8002d8c:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8002d90:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002d94:	bf00      	nop
 8002d96:	46bd      	mov	sp, r7
 8002d98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d9c:	4770      	bx	lr
 8002d9e:	bf00      	nop
 8002da0:	e000ed00 	.word	0xe000ed00

08002da4 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler: 
  ldr   sp, =_estack       /* set stack pointer */
 8002da4:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8002ddc <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8002da8:	f7ff ffea 	bl	8002d80 <SystemInit>
 
/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8002dac:	480c      	ldr	r0, [pc, #48]	@ (8002de0 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8002dae:	490d      	ldr	r1, [pc, #52]	@ (8002de4 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8002db0:	4a0d      	ldr	r2, [pc, #52]	@ (8002de8 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8002db2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002db4:	e002      	b.n	8002dbc <LoopCopyDataInit>

08002db6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002db6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002db8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002dba:	3304      	adds	r3, #4

08002dbc <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002dbc:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002dbe:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002dc0:	d3f9      	bcc.n	8002db6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002dc2:	4a0a      	ldr	r2, [pc, #40]	@ (8002dec <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8002dc4:	4c0a      	ldr	r4, [pc, #40]	@ (8002df0 <LoopFillZerobss+0x22>)
  movs r3, #0
 8002dc6:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002dc8:	e001      	b.n	8002dce <LoopFillZerobss>

08002dca <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002dca:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002dcc:	3204      	adds	r2, #4

08002dce <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002dce:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002dd0:	d3fb      	bcc.n	8002dca <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 8002dd2:	f003 fe8f 	bl	8006af4 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8002dd6:	f7ff f86a 	bl	8001eae <main>
  bx  lr    
 8002dda:	4770      	bx	lr
  ldr   sp, =_estack       /* set stack pointer */
 8002ddc:	20030000 	.word	0x20030000
  ldr r0, =_sdata
 8002de0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002de4:	20000078 	.word	0x20000078
  ldr r2, =_sidata
 8002de8:	080087dc 	.word	0x080087dc
  ldr r2, =_sbss
 8002dec:	20000078 	.word	0x20000078
  ldr r4, =_ebss
 8002df0:	20025bf4 	.word	0x20025bf4

08002df4 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002df4:	e7fe      	b.n	8002df4 <ADC_IRQHandler>
	...

08002df8 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002df8:	b580      	push	{r7, lr}
 8002dfa:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8002dfc:	4b0e      	ldr	r3, [pc, #56]	@ (8002e38 <HAL_Init+0x40>)
 8002dfe:	681b      	ldr	r3, [r3, #0]
 8002e00:	4a0d      	ldr	r2, [pc, #52]	@ (8002e38 <HAL_Init+0x40>)
 8002e02:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8002e06:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8002e08:	4b0b      	ldr	r3, [pc, #44]	@ (8002e38 <HAL_Init+0x40>)
 8002e0a:	681b      	ldr	r3, [r3, #0]
 8002e0c:	4a0a      	ldr	r2, [pc, #40]	@ (8002e38 <HAL_Init+0x40>)
 8002e0e:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8002e12:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002e14:	4b08      	ldr	r3, [pc, #32]	@ (8002e38 <HAL_Init+0x40>)
 8002e16:	681b      	ldr	r3, [r3, #0]
 8002e18:	4a07      	ldr	r2, [pc, #28]	@ (8002e38 <HAL_Init+0x40>)
 8002e1a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002e1e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002e20:	2003      	movs	r0, #3
 8002e22:	f000 f991 	bl	8003148 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002e26:	2000      	movs	r0, #0
 8002e28:	f000 f808 	bl	8002e3c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002e2c:	f7ff f896 	bl	8001f5c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002e30:	2300      	movs	r3, #0
}
 8002e32:	4618      	mov	r0, r3
 8002e34:	bd80      	pop	{r7, pc}
 8002e36:	bf00      	nop
 8002e38:	40023c00 	.word	0x40023c00

08002e3c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002e3c:	b580      	push	{r7, lr}
 8002e3e:	b082      	sub	sp, #8
 8002e40:	af00      	add	r7, sp, #0
 8002e42:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002e44:	4b12      	ldr	r3, [pc, #72]	@ (8002e90 <HAL_InitTick+0x54>)
 8002e46:	681a      	ldr	r2, [r3, #0]
 8002e48:	4b12      	ldr	r3, [pc, #72]	@ (8002e94 <HAL_InitTick+0x58>)
 8002e4a:	781b      	ldrb	r3, [r3, #0]
 8002e4c:	4619      	mov	r1, r3
 8002e4e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8002e52:	fbb3 f3f1 	udiv	r3, r3, r1
 8002e56:	fbb2 f3f3 	udiv	r3, r2, r3
 8002e5a:	4618      	mov	r0, r3
 8002e5c:	f000 f9b7 	bl	80031ce <HAL_SYSTICK_Config>
 8002e60:	4603      	mov	r3, r0
 8002e62:	2b00      	cmp	r3, #0
 8002e64:	d001      	beq.n	8002e6a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002e66:	2301      	movs	r3, #1
 8002e68:	e00e      	b.n	8002e88 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002e6a:	687b      	ldr	r3, [r7, #4]
 8002e6c:	2b0f      	cmp	r3, #15
 8002e6e:	d80a      	bhi.n	8002e86 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002e70:	2200      	movs	r2, #0
 8002e72:	6879      	ldr	r1, [r7, #4]
 8002e74:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8002e78:	f000 f971 	bl	800315e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002e7c:	4a06      	ldr	r2, [pc, #24]	@ (8002e98 <HAL_InitTick+0x5c>)
 8002e7e:	687b      	ldr	r3, [r7, #4]
 8002e80:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002e82:	2300      	movs	r3, #0
 8002e84:	e000      	b.n	8002e88 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002e86:	2301      	movs	r3, #1
}
 8002e88:	4618      	mov	r0, r3
 8002e8a:	3708      	adds	r7, #8
 8002e8c:	46bd      	mov	sp, r7
 8002e8e:	bd80      	pop	{r7, pc}
 8002e90:	20000010 	.word	0x20000010
 8002e94:	20000018 	.word	0x20000018
 8002e98:	20000014 	.word	0x20000014

08002e9c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002e9c:	b480      	push	{r7}
 8002e9e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002ea0:	4b06      	ldr	r3, [pc, #24]	@ (8002ebc <HAL_IncTick+0x20>)
 8002ea2:	781b      	ldrb	r3, [r3, #0]
 8002ea4:	461a      	mov	r2, r3
 8002ea6:	4b06      	ldr	r3, [pc, #24]	@ (8002ec0 <HAL_IncTick+0x24>)
 8002ea8:	681b      	ldr	r3, [r3, #0]
 8002eaa:	4413      	add	r3, r2
 8002eac:	4a04      	ldr	r2, [pc, #16]	@ (8002ec0 <HAL_IncTick+0x24>)
 8002eae:	6013      	str	r3, [r2, #0]
}
 8002eb0:	bf00      	nop
 8002eb2:	46bd      	mov	sp, r7
 8002eb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002eb8:	4770      	bx	lr
 8002eba:	bf00      	nop
 8002ebc:	20000018 	.word	0x20000018
 8002ec0:	20025aa4 	.word	0x20025aa4

08002ec4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002ec4:	b480      	push	{r7}
 8002ec6:	af00      	add	r7, sp, #0
  return uwTick;
 8002ec8:	4b03      	ldr	r3, [pc, #12]	@ (8002ed8 <HAL_GetTick+0x14>)
 8002eca:	681b      	ldr	r3, [r3, #0]
}
 8002ecc:	4618      	mov	r0, r3
 8002ece:	46bd      	mov	sp, r7
 8002ed0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ed4:	4770      	bx	lr
 8002ed6:	bf00      	nop
 8002ed8:	20025aa4 	.word	0x20025aa4

08002edc <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002edc:	b580      	push	{r7, lr}
 8002ede:	b084      	sub	sp, #16
 8002ee0:	af00      	add	r7, sp, #0
 8002ee2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002ee4:	f7ff ffee 	bl	8002ec4 <HAL_GetTick>
 8002ee8:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002eea:	687b      	ldr	r3, [r7, #4]
 8002eec:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002eee:	68fb      	ldr	r3, [r7, #12]
 8002ef0:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8002ef4:	d005      	beq.n	8002f02 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002ef6:	4b0a      	ldr	r3, [pc, #40]	@ (8002f20 <HAL_Delay+0x44>)
 8002ef8:	781b      	ldrb	r3, [r3, #0]
 8002efa:	461a      	mov	r2, r3
 8002efc:	68fb      	ldr	r3, [r7, #12]
 8002efe:	4413      	add	r3, r2
 8002f00:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8002f02:	bf00      	nop
 8002f04:	f7ff ffde 	bl	8002ec4 <HAL_GetTick>
 8002f08:	4602      	mov	r2, r0
 8002f0a:	68bb      	ldr	r3, [r7, #8]
 8002f0c:	1ad3      	subs	r3, r2, r3
 8002f0e:	68fa      	ldr	r2, [r7, #12]
 8002f10:	429a      	cmp	r2, r3
 8002f12:	d8f7      	bhi.n	8002f04 <HAL_Delay+0x28>
  {
  }
}
 8002f14:	bf00      	nop
 8002f16:	bf00      	nop
 8002f18:	3710      	adds	r7, #16
 8002f1a:	46bd      	mov	sp, r7
 8002f1c:	bd80      	pop	{r7, pc}
 8002f1e:	bf00      	nop
 8002f20:	20000018 	.word	0x20000018

08002f24 <__NVIC_SetPriorityGrouping>:
{
 8002f24:	b480      	push	{r7}
 8002f26:	b085      	sub	sp, #20
 8002f28:	af00      	add	r7, sp, #0
 8002f2a:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002f2c:	687b      	ldr	r3, [r7, #4]
 8002f2e:	f003 0307 	and.w	r3, r3, #7
 8002f32:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002f34:	4b0c      	ldr	r3, [pc, #48]	@ (8002f68 <__NVIC_SetPriorityGrouping+0x44>)
 8002f36:	68db      	ldr	r3, [r3, #12]
 8002f38:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002f3a:	68ba      	ldr	r2, [r7, #8]
 8002f3c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002f40:	4013      	ands	r3, r2
 8002f42:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002f44:	68fb      	ldr	r3, [r7, #12]
 8002f46:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002f48:	68bb      	ldr	r3, [r7, #8]
 8002f4a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002f4c:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8002f50:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002f54:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002f56:	4a04      	ldr	r2, [pc, #16]	@ (8002f68 <__NVIC_SetPriorityGrouping+0x44>)
 8002f58:	68bb      	ldr	r3, [r7, #8]
 8002f5a:	60d3      	str	r3, [r2, #12]
}
 8002f5c:	bf00      	nop
 8002f5e:	3714      	adds	r7, #20
 8002f60:	46bd      	mov	sp, r7
 8002f62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f66:	4770      	bx	lr
 8002f68:	e000ed00 	.word	0xe000ed00

08002f6c <__NVIC_GetPriorityGrouping>:
{
 8002f6c:	b480      	push	{r7}
 8002f6e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002f70:	4b04      	ldr	r3, [pc, #16]	@ (8002f84 <__NVIC_GetPriorityGrouping+0x18>)
 8002f72:	68db      	ldr	r3, [r3, #12]
 8002f74:	0a1b      	lsrs	r3, r3, #8
 8002f76:	f003 0307 	and.w	r3, r3, #7
}
 8002f7a:	4618      	mov	r0, r3
 8002f7c:	46bd      	mov	sp, r7
 8002f7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f82:	4770      	bx	lr
 8002f84:	e000ed00 	.word	0xe000ed00

08002f88 <__NVIC_EnableIRQ>:
{
 8002f88:	b480      	push	{r7}
 8002f8a:	b083      	sub	sp, #12
 8002f8c:	af00      	add	r7, sp, #0
 8002f8e:	4603      	mov	r3, r0
 8002f90:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002f92:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002f96:	2b00      	cmp	r3, #0
 8002f98:	db0b      	blt.n	8002fb2 <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002f9a:	79fb      	ldrb	r3, [r7, #7]
 8002f9c:	f003 021f 	and.w	r2, r3, #31
 8002fa0:	4907      	ldr	r1, [pc, #28]	@ (8002fc0 <__NVIC_EnableIRQ+0x38>)
 8002fa2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002fa6:	095b      	lsrs	r3, r3, #5
 8002fa8:	2001      	movs	r0, #1
 8002faa:	fa00 f202 	lsl.w	r2, r0, r2
 8002fae:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8002fb2:	bf00      	nop
 8002fb4:	370c      	adds	r7, #12
 8002fb6:	46bd      	mov	sp, r7
 8002fb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fbc:	4770      	bx	lr
 8002fbe:	bf00      	nop
 8002fc0:	e000e100 	.word	0xe000e100

08002fc4 <__NVIC_DisableIRQ>:
  \details Disables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8002fc4:	b480      	push	{r7}
 8002fc6:	b083      	sub	sp, #12
 8002fc8:	af00      	add	r7, sp, #0
 8002fca:	4603      	mov	r3, r0
 8002fcc:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002fce:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002fd2:	2b00      	cmp	r3, #0
 8002fd4:	db12      	blt.n	8002ffc <__NVIC_DisableIRQ+0x38>
  {
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002fd6:	79fb      	ldrb	r3, [r7, #7]
 8002fd8:	f003 021f 	and.w	r2, r3, #31
 8002fdc:	490a      	ldr	r1, [pc, #40]	@ (8003008 <__NVIC_DisableIRQ+0x44>)
 8002fde:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002fe2:	095b      	lsrs	r3, r3, #5
 8002fe4:	2001      	movs	r0, #1
 8002fe6:	fa00 f202 	lsl.w	r2, r0, r2
 8002fea:	3320      	adds	r3, #32
 8002fec:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  __ASM volatile ("dsb 0xF":::"memory");
 8002ff0:	f3bf 8f4f 	dsb	sy
}
 8002ff4:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8002ff6:	f3bf 8f6f 	isb	sy
}
 8002ffa:	bf00      	nop
    __DSB();
    __ISB();
  }
}
 8002ffc:	bf00      	nop
 8002ffe:	370c      	adds	r7, #12
 8003000:	46bd      	mov	sp, r7
 8003002:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003006:	4770      	bx	lr
 8003008:	e000e100 	.word	0xe000e100

0800300c <__NVIC_ClearPendingIRQ>:
  \details Clears the pending bit of a device specific interrupt in the NVIC pending register.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
 800300c:	b480      	push	{r7}
 800300e:	b083      	sub	sp, #12
 8003010:	af00      	add	r7, sp, #0
 8003012:	4603      	mov	r3, r0
 8003014:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003016:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800301a:	2b00      	cmp	r3, #0
 800301c:	db0c      	blt.n	8003038 <__NVIC_ClearPendingIRQ+0x2c>
  {
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800301e:	79fb      	ldrb	r3, [r7, #7]
 8003020:	f003 021f 	and.w	r2, r3, #31
 8003024:	4907      	ldr	r1, [pc, #28]	@ (8003044 <__NVIC_ClearPendingIRQ+0x38>)
 8003026:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800302a:	095b      	lsrs	r3, r3, #5
 800302c:	2001      	movs	r0, #1
 800302e:	fa00 f202 	lsl.w	r2, r0, r2
 8003032:	3360      	adds	r3, #96	@ 0x60
 8003034:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8003038:	bf00      	nop
 800303a:	370c      	adds	r7, #12
 800303c:	46bd      	mov	sp, r7
 800303e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003042:	4770      	bx	lr
 8003044:	e000e100 	.word	0xe000e100

08003048 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003048:	b480      	push	{r7}
 800304a:	b083      	sub	sp, #12
 800304c:	af00      	add	r7, sp, #0
 800304e:	4603      	mov	r3, r0
 8003050:	6039      	str	r1, [r7, #0]
 8003052:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003054:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003058:	2b00      	cmp	r3, #0
 800305a:	db0a      	blt.n	8003072 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800305c:	683b      	ldr	r3, [r7, #0]
 800305e:	b2da      	uxtb	r2, r3
 8003060:	490c      	ldr	r1, [pc, #48]	@ (8003094 <__NVIC_SetPriority+0x4c>)
 8003062:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003066:	0112      	lsls	r2, r2, #4
 8003068:	b2d2      	uxtb	r2, r2
 800306a:	440b      	add	r3, r1
 800306c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003070:	e00a      	b.n	8003088 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003072:	683b      	ldr	r3, [r7, #0]
 8003074:	b2da      	uxtb	r2, r3
 8003076:	4908      	ldr	r1, [pc, #32]	@ (8003098 <__NVIC_SetPriority+0x50>)
 8003078:	79fb      	ldrb	r3, [r7, #7]
 800307a:	f003 030f 	and.w	r3, r3, #15
 800307e:	3b04      	subs	r3, #4
 8003080:	0112      	lsls	r2, r2, #4
 8003082:	b2d2      	uxtb	r2, r2
 8003084:	440b      	add	r3, r1
 8003086:	761a      	strb	r2, [r3, #24]
}
 8003088:	bf00      	nop
 800308a:	370c      	adds	r7, #12
 800308c:	46bd      	mov	sp, r7
 800308e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003092:	4770      	bx	lr
 8003094:	e000e100 	.word	0xe000e100
 8003098:	e000ed00 	.word	0xe000ed00

0800309c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800309c:	b480      	push	{r7}
 800309e:	b089      	sub	sp, #36	@ 0x24
 80030a0:	af00      	add	r7, sp, #0
 80030a2:	60f8      	str	r0, [r7, #12]
 80030a4:	60b9      	str	r1, [r7, #8]
 80030a6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80030a8:	68fb      	ldr	r3, [r7, #12]
 80030aa:	f003 0307 	and.w	r3, r3, #7
 80030ae:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80030b0:	69fb      	ldr	r3, [r7, #28]
 80030b2:	f1c3 0307 	rsb	r3, r3, #7
 80030b6:	2b04      	cmp	r3, #4
 80030b8:	bf28      	it	cs
 80030ba:	2304      	movcs	r3, #4
 80030bc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80030be:	69fb      	ldr	r3, [r7, #28]
 80030c0:	3304      	adds	r3, #4
 80030c2:	2b06      	cmp	r3, #6
 80030c4:	d902      	bls.n	80030cc <NVIC_EncodePriority+0x30>
 80030c6:	69fb      	ldr	r3, [r7, #28]
 80030c8:	3b03      	subs	r3, #3
 80030ca:	e000      	b.n	80030ce <NVIC_EncodePriority+0x32>
 80030cc:	2300      	movs	r3, #0
 80030ce:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80030d0:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80030d4:	69bb      	ldr	r3, [r7, #24]
 80030d6:	fa02 f303 	lsl.w	r3, r2, r3
 80030da:	43da      	mvns	r2, r3
 80030dc:	68bb      	ldr	r3, [r7, #8]
 80030de:	401a      	ands	r2, r3
 80030e0:	697b      	ldr	r3, [r7, #20]
 80030e2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80030e4:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 80030e8:	697b      	ldr	r3, [r7, #20]
 80030ea:	fa01 f303 	lsl.w	r3, r1, r3
 80030ee:	43d9      	mvns	r1, r3
 80030f0:	687b      	ldr	r3, [r7, #4]
 80030f2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80030f4:	4313      	orrs	r3, r2
         );
}
 80030f6:	4618      	mov	r0, r3
 80030f8:	3724      	adds	r7, #36	@ 0x24
 80030fa:	46bd      	mov	sp, r7
 80030fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003100:	4770      	bx	lr
	...

08003104 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003104:	b580      	push	{r7, lr}
 8003106:	b082      	sub	sp, #8
 8003108:	af00      	add	r7, sp, #0
 800310a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800310c:	687b      	ldr	r3, [r7, #4]
 800310e:	3b01      	subs	r3, #1
 8003110:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8003114:	d301      	bcc.n	800311a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8003116:	2301      	movs	r3, #1
 8003118:	e00f      	b.n	800313a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800311a:	4a0a      	ldr	r2, [pc, #40]	@ (8003144 <SysTick_Config+0x40>)
 800311c:	687b      	ldr	r3, [r7, #4]
 800311e:	3b01      	subs	r3, #1
 8003120:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8003122:	210f      	movs	r1, #15
 8003124:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8003128:	f7ff ff8e 	bl	8003048 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800312c:	4b05      	ldr	r3, [pc, #20]	@ (8003144 <SysTick_Config+0x40>)
 800312e:	2200      	movs	r2, #0
 8003130:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003132:	4b04      	ldr	r3, [pc, #16]	@ (8003144 <SysTick_Config+0x40>)
 8003134:	2207      	movs	r2, #7
 8003136:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003138:	2300      	movs	r3, #0
}
 800313a:	4618      	mov	r0, r3
 800313c:	3708      	adds	r7, #8
 800313e:	46bd      	mov	sp, r7
 8003140:	bd80      	pop	{r7, pc}
 8003142:	bf00      	nop
 8003144:	e000e010 	.word	0xe000e010

08003148 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003148:	b580      	push	{r7, lr}
 800314a:	b082      	sub	sp, #8
 800314c:	af00      	add	r7, sp, #0
 800314e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003150:	6878      	ldr	r0, [r7, #4]
 8003152:	f7ff fee7 	bl	8002f24 <__NVIC_SetPriorityGrouping>
}
 8003156:	bf00      	nop
 8003158:	3708      	adds	r7, #8
 800315a:	46bd      	mov	sp, r7
 800315c:	bd80      	pop	{r7, pc}

0800315e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800315e:	b580      	push	{r7, lr}
 8003160:	b086      	sub	sp, #24
 8003162:	af00      	add	r7, sp, #0
 8003164:	4603      	mov	r3, r0
 8003166:	60b9      	str	r1, [r7, #8]
 8003168:	607a      	str	r2, [r7, #4]
 800316a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800316c:	2300      	movs	r3, #0
 800316e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8003170:	f7ff fefc 	bl	8002f6c <__NVIC_GetPriorityGrouping>
 8003174:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003176:	687a      	ldr	r2, [r7, #4]
 8003178:	68b9      	ldr	r1, [r7, #8]
 800317a:	6978      	ldr	r0, [r7, #20]
 800317c:	f7ff ff8e 	bl	800309c <NVIC_EncodePriority>
 8003180:	4602      	mov	r2, r0
 8003182:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003186:	4611      	mov	r1, r2
 8003188:	4618      	mov	r0, r3
 800318a:	f7ff ff5d 	bl	8003048 <__NVIC_SetPriority>
}
 800318e:	bf00      	nop
 8003190:	3718      	adds	r7, #24
 8003192:	46bd      	mov	sp, r7
 8003194:	bd80      	pop	{r7, pc}

08003196 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003196:	b580      	push	{r7, lr}
 8003198:	b082      	sub	sp, #8
 800319a:	af00      	add	r7, sp, #0
 800319c:	4603      	mov	r3, r0
 800319e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80031a0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80031a4:	4618      	mov	r0, r3
 80031a6:	f7ff feef 	bl	8002f88 <__NVIC_EnableIRQ>
}
 80031aa:	bf00      	nop
 80031ac:	3708      	adds	r7, #8
 80031ae:	46bd      	mov	sp, r7
 80031b0:	bd80      	pop	{r7, pc}

080031b2 <HAL_NVIC_DisableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_DisableIRQ(IRQn_Type IRQn)
{
 80031b2:	b580      	push	{r7, lr}
 80031b4:	b082      	sub	sp, #8
 80031b6:	af00      	add	r7, sp, #0
 80031b8:	4603      	mov	r3, r0
 80031ba:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
 80031bc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80031c0:	4618      	mov	r0, r3
 80031c2:	f7ff feff 	bl	8002fc4 <__NVIC_DisableIRQ>
}
 80031c6:	bf00      	nop
 80031c8:	3708      	adds	r7, #8
 80031ca:	46bd      	mov	sp, r7
 80031cc:	bd80      	pop	{r7, pc}

080031ce <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80031ce:	b580      	push	{r7, lr}
 80031d0:	b082      	sub	sp, #8
 80031d2:	af00      	add	r7, sp, #0
 80031d4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80031d6:	6878      	ldr	r0, [r7, #4]
 80031d8:	f7ff ff94 	bl	8003104 <SysTick_Config>
 80031dc:	4603      	mov	r3, r0
}
 80031de:	4618      	mov	r0, r3
 80031e0:	3708      	adds	r7, #8
 80031e2:	46bd      	mov	sp, r7
 80031e4:	bd80      	pop	{r7, pc}

080031e6 <HAL_NVIC_ClearPendingIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
 80031e6:	b580      	push	{r7, lr}
 80031e8:	b082      	sub	sp, #8
 80031ea:	af00      	add	r7, sp, #0
 80031ec:	4603      	mov	r3, r0
 80031ee:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Clear pending interrupt */
  NVIC_ClearPendingIRQ(IRQn);
 80031f0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80031f4:	4618      	mov	r0, r3
 80031f6:	f7ff ff09 	bl	800300c <__NVIC_ClearPendingIRQ>
}
 80031fa:	bf00      	nop
 80031fc:	3708      	adds	r7, #8
 80031fe:	46bd      	mov	sp, r7
 8003200:	bd80      	pop	{r7, pc}
	...

08003204 <HAL_EXTI_ClearPending>:
  *           @arg @ref EXTI_TRIGGER_RISING_FALLING
  *         This parameter is kept for compatibility with other series.
  * @retval None.
  */
void HAL_EXTI_ClearPending(EXTI_HandleTypeDef *hexti, uint32_t Edge)
{
 8003204:	b480      	push	{r7}
 8003206:	b085      	sub	sp, #20
 8003208:	af00      	add	r7, sp, #0
 800320a:	6078      	str	r0, [r7, #4]
 800320c:	6039      	str	r1, [r7, #0]
  assert_param(IS_EXTI_LINE(hexti->Line));
  assert_param(IS_EXTI_CONFIG_LINE(hexti->Line));
  assert_param(IS_EXTI_PENDING_EDGE(Edge));

  /* Compute line mask */
  maskline = (1uL << (hexti->Line & EXTI_PIN_MASK));
 800320e:	687b      	ldr	r3, [r7, #4]
 8003210:	681b      	ldr	r3, [r3, #0]
 8003212:	f003 031f 	and.w	r3, r3, #31
 8003216:	2201      	movs	r2, #1
 8003218:	fa02 f303 	lsl.w	r3, r2, r3
 800321c:	60fb      	str	r3, [r7, #12]

  /* Clear Pending bit */
  EXTI->PR =  maskline;
 800321e:	4a04      	ldr	r2, [pc, #16]	@ (8003230 <HAL_EXTI_ClearPending+0x2c>)
 8003220:	68fb      	ldr	r3, [r7, #12]
 8003222:	6153      	str	r3, [r2, #20]
}
 8003224:	bf00      	nop
 8003226:	3714      	adds	r7, #20
 8003228:	46bd      	mov	sp, r7
 800322a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800322e:	4770      	bx	lr
 8003230:	40013c00 	.word	0x40013c00

08003234 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003234:	b480      	push	{r7}
 8003236:	b089      	sub	sp, #36	@ 0x24
 8003238:	af00      	add	r7, sp, #0
 800323a:	6078      	str	r0, [r7, #4]
 800323c:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800323e:	2300      	movs	r3, #0
 8003240:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8003242:	2300      	movs	r3, #0
 8003244:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8003246:	2300      	movs	r3, #0
 8003248:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800324a:	2300      	movs	r3, #0
 800324c:	61fb      	str	r3, [r7, #28]
 800324e:	e177      	b.n	8003540 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8003250:	2201      	movs	r2, #1
 8003252:	69fb      	ldr	r3, [r7, #28]
 8003254:	fa02 f303 	lsl.w	r3, r2, r3
 8003258:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800325a:	683b      	ldr	r3, [r7, #0]
 800325c:	681b      	ldr	r3, [r3, #0]
 800325e:	697a      	ldr	r2, [r7, #20]
 8003260:	4013      	ands	r3, r2
 8003262:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8003264:	693a      	ldr	r2, [r7, #16]
 8003266:	697b      	ldr	r3, [r7, #20]
 8003268:	429a      	cmp	r2, r3
 800326a:	f040 8166 	bne.w	800353a <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800326e:	683b      	ldr	r3, [r7, #0]
 8003270:	685b      	ldr	r3, [r3, #4]
 8003272:	f003 0303 	and.w	r3, r3, #3
 8003276:	2b01      	cmp	r3, #1
 8003278:	d005      	beq.n	8003286 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800327a:	683b      	ldr	r3, [r7, #0]
 800327c:	685b      	ldr	r3, [r3, #4]
 800327e:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8003282:	2b02      	cmp	r3, #2
 8003284:	d130      	bne.n	80032e8 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8003286:	687b      	ldr	r3, [r7, #4]
 8003288:	689b      	ldr	r3, [r3, #8]
 800328a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 800328c:	69fb      	ldr	r3, [r7, #28]
 800328e:	005b      	lsls	r3, r3, #1
 8003290:	2203      	movs	r2, #3
 8003292:	fa02 f303 	lsl.w	r3, r2, r3
 8003296:	43db      	mvns	r3, r3
 8003298:	69ba      	ldr	r2, [r7, #24]
 800329a:	4013      	ands	r3, r2
 800329c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800329e:	683b      	ldr	r3, [r7, #0]
 80032a0:	68da      	ldr	r2, [r3, #12]
 80032a2:	69fb      	ldr	r3, [r7, #28]
 80032a4:	005b      	lsls	r3, r3, #1
 80032a6:	fa02 f303 	lsl.w	r3, r2, r3
 80032aa:	69ba      	ldr	r2, [r7, #24]
 80032ac:	4313      	orrs	r3, r2
 80032ae:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80032b0:	687b      	ldr	r3, [r7, #4]
 80032b2:	69ba      	ldr	r2, [r7, #24]
 80032b4:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80032b6:	687b      	ldr	r3, [r7, #4]
 80032b8:	685b      	ldr	r3, [r3, #4]
 80032ba:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80032bc:	2201      	movs	r2, #1
 80032be:	69fb      	ldr	r3, [r7, #28]
 80032c0:	fa02 f303 	lsl.w	r3, r2, r3
 80032c4:	43db      	mvns	r3, r3
 80032c6:	69ba      	ldr	r2, [r7, #24]
 80032c8:	4013      	ands	r3, r2
 80032ca:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80032cc:	683b      	ldr	r3, [r7, #0]
 80032ce:	685b      	ldr	r3, [r3, #4]
 80032d0:	091b      	lsrs	r3, r3, #4
 80032d2:	f003 0201 	and.w	r2, r3, #1
 80032d6:	69fb      	ldr	r3, [r7, #28]
 80032d8:	fa02 f303 	lsl.w	r3, r2, r3
 80032dc:	69ba      	ldr	r2, [r7, #24]
 80032de:	4313      	orrs	r3, r2
 80032e0:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80032e2:	687b      	ldr	r3, [r7, #4]
 80032e4:	69ba      	ldr	r2, [r7, #24]
 80032e6:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80032e8:	683b      	ldr	r3, [r7, #0]
 80032ea:	685b      	ldr	r3, [r3, #4]
 80032ec:	f003 0303 	and.w	r3, r3, #3
 80032f0:	2b03      	cmp	r3, #3
 80032f2:	d017      	beq.n	8003324 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80032f4:	687b      	ldr	r3, [r7, #4]
 80032f6:	68db      	ldr	r3, [r3, #12]
 80032f8:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80032fa:	69fb      	ldr	r3, [r7, #28]
 80032fc:	005b      	lsls	r3, r3, #1
 80032fe:	2203      	movs	r2, #3
 8003300:	fa02 f303 	lsl.w	r3, r2, r3
 8003304:	43db      	mvns	r3, r3
 8003306:	69ba      	ldr	r2, [r7, #24]
 8003308:	4013      	ands	r3, r2
 800330a:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800330c:	683b      	ldr	r3, [r7, #0]
 800330e:	689a      	ldr	r2, [r3, #8]
 8003310:	69fb      	ldr	r3, [r7, #28]
 8003312:	005b      	lsls	r3, r3, #1
 8003314:	fa02 f303 	lsl.w	r3, r2, r3
 8003318:	69ba      	ldr	r2, [r7, #24]
 800331a:	4313      	orrs	r3, r2
 800331c:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800331e:	687b      	ldr	r3, [r7, #4]
 8003320:	69ba      	ldr	r2, [r7, #24]
 8003322:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003324:	683b      	ldr	r3, [r7, #0]
 8003326:	685b      	ldr	r3, [r3, #4]
 8003328:	f003 0303 	and.w	r3, r3, #3
 800332c:	2b02      	cmp	r3, #2
 800332e:	d123      	bne.n	8003378 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8003330:	69fb      	ldr	r3, [r7, #28]
 8003332:	08da      	lsrs	r2, r3, #3
 8003334:	687b      	ldr	r3, [r7, #4]
 8003336:	3208      	adds	r2, #8
 8003338:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800333c:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800333e:	69fb      	ldr	r3, [r7, #28]
 8003340:	f003 0307 	and.w	r3, r3, #7
 8003344:	009b      	lsls	r3, r3, #2
 8003346:	220f      	movs	r2, #15
 8003348:	fa02 f303 	lsl.w	r3, r2, r3
 800334c:	43db      	mvns	r3, r3
 800334e:	69ba      	ldr	r2, [r7, #24]
 8003350:	4013      	ands	r3, r2
 8003352:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8003354:	683b      	ldr	r3, [r7, #0]
 8003356:	691a      	ldr	r2, [r3, #16]
 8003358:	69fb      	ldr	r3, [r7, #28]
 800335a:	f003 0307 	and.w	r3, r3, #7
 800335e:	009b      	lsls	r3, r3, #2
 8003360:	fa02 f303 	lsl.w	r3, r2, r3
 8003364:	69ba      	ldr	r2, [r7, #24]
 8003366:	4313      	orrs	r3, r2
 8003368:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800336a:	69fb      	ldr	r3, [r7, #28]
 800336c:	08da      	lsrs	r2, r3, #3
 800336e:	687b      	ldr	r3, [r7, #4]
 8003370:	3208      	adds	r2, #8
 8003372:	69b9      	ldr	r1, [r7, #24]
 8003374:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003378:	687b      	ldr	r3, [r7, #4]
 800337a:	681b      	ldr	r3, [r3, #0]
 800337c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800337e:	69fb      	ldr	r3, [r7, #28]
 8003380:	005b      	lsls	r3, r3, #1
 8003382:	2203      	movs	r2, #3
 8003384:	fa02 f303 	lsl.w	r3, r2, r3
 8003388:	43db      	mvns	r3, r3
 800338a:	69ba      	ldr	r2, [r7, #24]
 800338c:	4013      	ands	r3, r2
 800338e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8003390:	683b      	ldr	r3, [r7, #0]
 8003392:	685b      	ldr	r3, [r3, #4]
 8003394:	f003 0203 	and.w	r2, r3, #3
 8003398:	69fb      	ldr	r3, [r7, #28]
 800339a:	005b      	lsls	r3, r3, #1
 800339c:	fa02 f303 	lsl.w	r3, r2, r3
 80033a0:	69ba      	ldr	r2, [r7, #24]
 80033a2:	4313      	orrs	r3, r2
 80033a4:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80033a6:	687b      	ldr	r3, [r7, #4]
 80033a8:	69ba      	ldr	r2, [r7, #24]
 80033aa:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80033ac:	683b      	ldr	r3, [r7, #0]
 80033ae:	685b      	ldr	r3, [r3, #4]
 80033b0:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80033b4:	2b00      	cmp	r3, #0
 80033b6:	f000 80c0 	beq.w	800353a <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80033ba:	2300      	movs	r3, #0
 80033bc:	60fb      	str	r3, [r7, #12]
 80033be:	4b66      	ldr	r3, [pc, #408]	@ (8003558 <HAL_GPIO_Init+0x324>)
 80033c0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80033c2:	4a65      	ldr	r2, [pc, #404]	@ (8003558 <HAL_GPIO_Init+0x324>)
 80033c4:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80033c8:	6453      	str	r3, [r2, #68]	@ 0x44
 80033ca:	4b63      	ldr	r3, [pc, #396]	@ (8003558 <HAL_GPIO_Init+0x324>)
 80033cc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80033ce:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80033d2:	60fb      	str	r3, [r7, #12]
 80033d4:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80033d6:	4a61      	ldr	r2, [pc, #388]	@ (800355c <HAL_GPIO_Init+0x328>)
 80033d8:	69fb      	ldr	r3, [r7, #28]
 80033da:	089b      	lsrs	r3, r3, #2
 80033dc:	3302      	adds	r3, #2
 80033de:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80033e2:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80033e4:	69fb      	ldr	r3, [r7, #28]
 80033e6:	f003 0303 	and.w	r3, r3, #3
 80033ea:	009b      	lsls	r3, r3, #2
 80033ec:	220f      	movs	r2, #15
 80033ee:	fa02 f303 	lsl.w	r3, r2, r3
 80033f2:	43db      	mvns	r3, r3
 80033f4:	69ba      	ldr	r2, [r7, #24]
 80033f6:	4013      	ands	r3, r2
 80033f8:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80033fa:	687b      	ldr	r3, [r7, #4]
 80033fc:	4a58      	ldr	r2, [pc, #352]	@ (8003560 <HAL_GPIO_Init+0x32c>)
 80033fe:	4293      	cmp	r3, r2
 8003400:	d037      	beq.n	8003472 <HAL_GPIO_Init+0x23e>
 8003402:	687b      	ldr	r3, [r7, #4]
 8003404:	4a57      	ldr	r2, [pc, #348]	@ (8003564 <HAL_GPIO_Init+0x330>)
 8003406:	4293      	cmp	r3, r2
 8003408:	d031      	beq.n	800346e <HAL_GPIO_Init+0x23a>
 800340a:	687b      	ldr	r3, [r7, #4]
 800340c:	4a56      	ldr	r2, [pc, #344]	@ (8003568 <HAL_GPIO_Init+0x334>)
 800340e:	4293      	cmp	r3, r2
 8003410:	d02b      	beq.n	800346a <HAL_GPIO_Init+0x236>
 8003412:	687b      	ldr	r3, [r7, #4]
 8003414:	4a55      	ldr	r2, [pc, #340]	@ (800356c <HAL_GPIO_Init+0x338>)
 8003416:	4293      	cmp	r3, r2
 8003418:	d025      	beq.n	8003466 <HAL_GPIO_Init+0x232>
 800341a:	687b      	ldr	r3, [r7, #4]
 800341c:	4a54      	ldr	r2, [pc, #336]	@ (8003570 <HAL_GPIO_Init+0x33c>)
 800341e:	4293      	cmp	r3, r2
 8003420:	d01f      	beq.n	8003462 <HAL_GPIO_Init+0x22e>
 8003422:	687b      	ldr	r3, [r7, #4]
 8003424:	4a53      	ldr	r2, [pc, #332]	@ (8003574 <HAL_GPIO_Init+0x340>)
 8003426:	4293      	cmp	r3, r2
 8003428:	d019      	beq.n	800345e <HAL_GPIO_Init+0x22a>
 800342a:	687b      	ldr	r3, [r7, #4]
 800342c:	4a52      	ldr	r2, [pc, #328]	@ (8003578 <HAL_GPIO_Init+0x344>)
 800342e:	4293      	cmp	r3, r2
 8003430:	d013      	beq.n	800345a <HAL_GPIO_Init+0x226>
 8003432:	687b      	ldr	r3, [r7, #4]
 8003434:	4a51      	ldr	r2, [pc, #324]	@ (800357c <HAL_GPIO_Init+0x348>)
 8003436:	4293      	cmp	r3, r2
 8003438:	d00d      	beq.n	8003456 <HAL_GPIO_Init+0x222>
 800343a:	687b      	ldr	r3, [r7, #4]
 800343c:	4a50      	ldr	r2, [pc, #320]	@ (8003580 <HAL_GPIO_Init+0x34c>)
 800343e:	4293      	cmp	r3, r2
 8003440:	d007      	beq.n	8003452 <HAL_GPIO_Init+0x21e>
 8003442:	687b      	ldr	r3, [r7, #4]
 8003444:	4a4f      	ldr	r2, [pc, #316]	@ (8003584 <HAL_GPIO_Init+0x350>)
 8003446:	4293      	cmp	r3, r2
 8003448:	d101      	bne.n	800344e <HAL_GPIO_Init+0x21a>
 800344a:	2309      	movs	r3, #9
 800344c:	e012      	b.n	8003474 <HAL_GPIO_Init+0x240>
 800344e:	230a      	movs	r3, #10
 8003450:	e010      	b.n	8003474 <HAL_GPIO_Init+0x240>
 8003452:	2308      	movs	r3, #8
 8003454:	e00e      	b.n	8003474 <HAL_GPIO_Init+0x240>
 8003456:	2307      	movs	r3, #7
 8003458:	e00c      	b.n	8003474 <HAL_GPIO_Init+0x240>
 800345a:	2306      	movs	r3, #6
 800345c:	e00a      	b.n	8003474 <HAL_GPIO_Init+0x240>
 800345e:	2305      	movs	r3, #5
 8003460:	e008      	b.n	8003474 <HAL_GPIO_Init+0x240>
 8003462:	2304      	movs	r3, #4
 8003464:	e006      	b.n	8003474 <HAL_GPIO_Init+0x240>
 8003466:	2303      	movs	r3, #3
 8003468:	e004      	b.n	8003474 <HAL_GPIO_Init+0x240>
 800346a:	2302      	movs	r3, #2
 800346c:	e002      	b.n	8003474 <HAL_GPIO_Init+0x240>
 800346e:	2301      	movs	r3, #1
 8003470:	e000      	b.n	8003474 <HAL_GPIO_Init+0x240>
 8003472:	2300      	movs	r3, #0
 8003474:	69fa      	ldr	r2, [r7, #28]
 8003476:	f002 0203 	and.w	r2, r2, #3
 800347a:	0092      	lsls	r2, r2, #2
 800347c:	4093      	lsls	r3, r2
 800347e:	69ba      	ldr	r2, [r7, #24]
 8003480:	4313      	orrs	r3, r2
 8003482:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8003484:	4935      	ldr	r1, [pc, #212]	@ (800355c <HAL_GPIO_Init+0x328>)
 8003486:	69fb      	ldr	r3, [r7, #28]
 8003488:	089b      	lsrs	r3, r3, #2
 800348a:	3302      	adds	r3, #2
 800348c:	69ba      	ldr	r2, [r7, #24]
 800348e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8003492:	4b3d      	ldr	r3, [pc, #244]	@ (8003588 <HAL_GPIO_Init+0x354>)
 8003494:	689b      	ldr	r3, [r3, #8]
 8003496:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003498:	693b      	ldr	r3, [r7, #16]
 800349a:	43db      	mvns	r3, r3
 800349c:	69ba      	ldr	r2, [r7, #24]
 800349e:	4013      	ands	r3, r2
 80034a0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80034a2:	683b      	ldr	r3, [r7, #0]
 80034a4:	685b      	ldr	r3, [r3, #4]
 80034a6:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80034aa:	2b00      	cmp	r3, #0
 80034ac:	d003      	beq.n	80034b6 <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 80034ae:	69ba      	ldr	r2, [r7, #24]
 80034b0:	693b      	ldr	r3, [r7, #16]
 80034b2:	4313      	orrs	r3, r2
 80034b4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80034b6:	4a34      	ldr	r2, [pc, #208]	@ (8003588 <HAL_GPIO_Init+0x354>)
 80034b8:	69bb      	ldr	r3, [r7, #24]
 80034ba:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80034bc:	4b32      	ldr	r3, [pc, #200]	@ (8003588 <HAL_GPIO_Init+0x354>)
 80034be:	68db      	ldr	r3, [r3, #12]
 80034c0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80034c2:	693b      	ldr	r3, [r7, #16]
 80034c4:	43db      	mvns	r3, r3
 80034c6:	69ba      	ldr	r2, [r7, #24]
 80034c8:	4013      	ands	r3, r2
 80034ca:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80034cc:	683b      	ldr	r3, [r7, #0]
 80034ce:	685b      	ldr	r3, [r3, #4]
 80034d0:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80034d4:	2b00      	cmp	r3, #0
 80034d6:	d003      	beq.n	80034e0 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 80034d8:	69ba      	ldr	r2, [r7, #24]
 80034da:	693b      	ldr	r3, [r7, #16]
 80034dc:	4313      	orrs	r3, r2
 80034de:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80034e0:	4a29      	ldr	r2, [pc, #164]	@ (8003588 <HAL_GPIO_Init+0x354>)
 80034e2:	69bb      	ldr	r3, [r7, #24]
 80034e4:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80034e6:	4b28      	ldr	r3, [pc, #160]	@ (8003588 <HAL_GPIO_Init+0x354>)
 80034e8:	685b      	ldr	r3, [r3, #4]
 80034ea:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80034ec:	693b      	ldr	r3, [r7, #16]
 80034ee:	43db      	mvns	r3, r3
 80034f0:	69ba      	ldr	r2, [r7, #24]
 80034f2:	4013      	ands	r3, r2
 80034f4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80034f6:	683b      	ldr	r3, [r7, #0]
 80034f8:	685b      	ldr	r3, [r3, #4]
 80034fa:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80034fe:	2b00      	cmp	r3, #0
 8003500:	d003      	beq.n	800350a <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 8003502:	69ba      	ldr	r2, [r7, #24]
 8003504:	693b      	ldr	r3, [r7, #16]
 8003506:	4313      	orrs	r3, r2
 8003508:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800350a:	4a1f      	ldr	r2, [pc, #124]	@ (8003588 <HAL_GPIO_Init+0x354>)
 800350c:	69bb      	ldr	r3, [r7, #24]
 800350e:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8003510:	4b1d      	ldr	r3, [pc, #116]	@ (8003588 <HAL_GPIO_Init+0x354>)
 8003512:	681b      	ldr	r3, [r3, #0]
 8003514:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003516:	693b      	ldr	r3, [r7, #16]
 8003518:	43db      	mvns	r3, r3
 800351a:	69ba      	ldr	r2, [r7, #24]
 800351c:	4013      	ands	r3, r2
 800351e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8003520:	683b      	ldr	r3, [r7, #0]
 8003522:	685b      	ldr	r3, [r3, #4]
 8003524:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003528:	2b00      	cmp	r3, #0
 800352a:	d003      	beq.n	8003534 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 800352c:	69ba      	ldr	r2, [r7, #24]
 800352e:	693b      	ldr	r3, [r7, #16]
 8003530:	4313      	orrs	r3, r2
 8003532:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8003534:	4a14      	ldr	r2, [pc, #80]	@ (8003588 <HAL_GPIO_Init+0x354>)
 8003536:	69bb      	ldr	r3, [r7, #24]
 8003538:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800353a:	69fb      	ldr	r3, [r7, #28]
 800353c:	3301      	adds	r3, #1
 800353e:	61fb      	str	r3, [r7, #28]
 8003540:	69fb      	ldr	r3, [r7, #28]
 8003542:	2b0f      	cmp	r3, #15
 8003544:	f67f ae84 	bls.w	8003250 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8003548:	bf00      	nop
 800354a:	bf00      	nop
 800354c:	3724      	adds	r7, #36	@ 0x24
 800354e:	46bd      	mov	sp, r7
 8003550:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003554:	4770      	bx	lr
 8003556:	bf00      	nop
 8003558:	40023800 	.word	0x40023800
 800355c:	40013800 	.word	0x40013800
 8003560:	40020000 	.word	0x40020000
 8003564:	40020400 	.word	0x40020400
 8003568:	40020800 	.word	0x40020800
 800356c:	40020c00 	.word	0x40020c00
 8003570:	40021000 	.word	0x40021000
 8003574:	40021400 	.word	0x40021400
 8003578:	40021800 	.word	0x40021800
 800357c:	40021c00 	.word	0x40021c00
 8003580:	40022000 	.word	0x40022000
 8003584:	40022400 	.word	0x40022400
 8003588:	40013c00 	.word	0x40013c00

0800358c <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin specifies the port bit to be written.
  *          This parameter can be one of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 800358c:	b480      	push	{r7}
 800358e:	b087      	sub	sp, #28
 8003590:	af00      	add	r7, sp, #0
 8003592:	6078      	str	r0, [r7, #4]
 8003594:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8003596:	2300      	movs	r3, #0
 8003598:	613b      	str	r3, [r7, #16]
  uint32_t iocurrent = 0x00U;
 800359a:	2300      	movs	r3, #0
 800359c:	60fb      	str	r3, [r7, #12]
  uint32_t tmp = 0x00U;
 800359e:	2300      	movs	r3, #0
 80035a0:	60bb      	str	r3, [r7, #8]

  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  
  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80035a2:	2300      	movs	r3, #0
 80035a4:	617b      	str	r3, [r7, #20]
 80035a6:	e0d9      	b.n	800375c <HAL_GPIO_DeInit+0x1d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80035a8:	2201      	movs	r2, #1
 80035aa:	697b      	ldr	r3, [r7, #20]
 80035ac:	fa02 f303 	lsl.w	r3, r2, r3
 80035b0:	613b      	str	r3, [r7, #16]
    /* Get the current IO position */
    iocurrent = (GPIO_Pin) & ioposition;
 80035b2:	683a      	ldr	r2, [r7, #0]
 80035b4:	693b      	ldr	r3, [r7, #16]
 80035b6:	4013      	ands	r3, r2
 80035b8:	60fb      	str	r3, [r7, #12]

    if(iocurrent == ioposition)
 80035ba:	68fa      	ldr	r2, [r7, #12]
 80035bc:	693b      	ldr	r3, [r7, #16]
 80035be:	429a      	cmp	r2, r3
 80035c0:	f040 80c9 	bne.w	8003756 <HAL_GPIO_DeInit+0x1ca>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      tmp = SYSCFG->EXTICR[position >> 2U];
 80035c4:	4a6b      	ldr	r2, [pc, #428]	@ (8003774 <HAL_GPIO_DeInit+0x1e8>)
 80035c6:	697b      	ldr	r3, [r7, #20]
 80035c8:	089b      	lsrs	r3, r3, #2
 80035ca:	3302      	adds	r3, #2
 80035cc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80035d0:	60bb      	str	r3, [r7, #8]
      tmp &= (0x0FU << (4U * (position & 0x03U)));
 80035d2:	697b      	ldr	r3, [r7, #20]
 80035d4:	f003 0303 	and.w	r3, r3, #3
 80035d8:	009b      	lsls	r3, r3, #2
 80035da:	220f      	movs	r2, #15
 80035dc:	fa02 f303 	lsl.w	r3, r2, r3
 80035e0:	68ba      	ldr	r2, [r7, #8]
 80035e2:	4013      	ands	r3, r2
 80035e4:	60bb      	str	r3, [r7, #8]
      if(tmp == ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U))))
 80035e6:	687b      	ldr	r3, [r7, #4]
 80035e8:	4a63      	ldr	r2, [pc, #396]	@ (8003778 <HAL_GPIO_DeInit+0x1ec>)
 80035ea:	4293      	cmp	r3, r2
 80035ec:	d037      	beq.n	800365e <HAL_GPIO_DeInit+0xd2>
 80035ee:	687b      	ldr	r3, [r7, #4]
 80035f0:	4a62      	ldr	r2, [pc, #392]	@ (800377c <HAL_GPIO_DeInit+0x1f0>)
 80035f2:	4293      	cmp	r3, r2
 80035f4:	d031      	beq.n	800365a <HAL_GPIO_DeInit+0xce>
 80035f6:	687b      	ldr	r3, [r7, #4]
 80035f8:	4a61      	ldr	r2, [pc, #388]	@ (8003780 <HAL_GPIO_DeInit+0x1f4>)
 80035fa:	4293      	cmp	r3, r2
 80035fc:	d02b      	beq.n	8003656 <HAL_GPIO_DeInit+0xca>
 80035fe:	687b      	ldr	r3, [r7, #4]
 8003600:	4a60      	ldr	r2, [pc, #384]	@ (8003784 <HAL_GPIO_DeInit+0x1f8>)
 8003602:	4293      	cmp	r3, r2
 8003604:	d025      	beq.n	8003652 <HAL_GPIO_DeInit+0xc6>
 8003606:	687b      	ldr	r3, [r7, #4]
 8003608:	4a5f      	ldr	r2, [pc, #380]	@ (8003788 <HAL_GPIO_DeInit+0x1fc>)
 800360a:	4293      	cmp	r3, r2
 800360c:	d01f      	beq.n	800364e <HAL_GPIO_DeInit+0xc2>
 800360e:	687b      	ldr	r3, [r7, #4]
 8003610:	4a5e      	ldr	r2, [pc, #376]	@ (800378c <HAL_GPIO_DeInit+0x200>)
 8003612:	4293      	cmp	r3, r2
 8003614:	d019      	beq.n	800364a <HAL_GPIO_DeInit+0xbe>
 8003616:	687b      	ldr	r3, [r7, #4]
 8003618:	4a5d      	ldr	r2, [pc, #372]	@ (8003790 <HAL_GPIO_DeInit+0x204>)
 800361a:	4293      	cmp	r3, r2
 800361c:	d013      	beq.n	8003646 <HAL_GPIO_DeInit+0xba>
 800361e:	687b      	ldr	r3, [r7, #4]
 8003620:	4a5c      	ldr	r2, [pc, #368]	@ (8003794 <HAL_GPIO_DeInit+0x208>)
 8003622:	4293      	cmp	r3, r2
 8003624:	d00d      	beq.n	8003642 <HAL_GPIO_DeInit+0xb6>
 8003626:	687b      	ldr	r3, [r7, #4]
 8003628:	4a5b      	ldr	r2, [pc, #364]	@ (8003798 <HAL_GPIO_DeInit+0x20c>)
 800362a:	4293      	cmp	r3, r2
 800362c:	d007      	beq.n	800363e <HAL_GPIO_DeInit+0xb2>
 800362e:	687b      	ldr	r3, [r7, #4]
 8003630:	4a5a      	ldr	r2, [pc, #360]	@ (800379c <HAL_GPIO_DeInit+0x210>)
 8003632:	4293      	cmp	r3, r2
 8003634:	d101      	bne.n	800363a <HAL_GPIO_DeInit+0xae>
 8003636:	2309      	movs	r3, #9
 8003638:	e012      	b.n	8003660 <HAL_GPIO_DeInit+0xd4>
 800363a:	230a      	movs	r3, #10
 800363c:	e010      	b.n	8003660 <HAL_GPIO_DeInit+0xd4>
 800363e:	2308      	movs	r3, #8
 8003640:	e00e      	b.n	8003660 <HAL_GPIO_DeInit+0xd4>
 8003642:	2307      	movs	r3, #7
 8003644:	e00c      	b.n	8003660 <HAL_GPIO_DeInit+0xd4>
 8003646:	2306      	movs	r3, #6
 8003648:	e00a      	b.n	8003660 <HAL_GPIO_DeInit+0xd4>
 800364a:	2305      	movs	r3, #5
 800364c:	e008      	b.n	8003660 <HAL_GPIO_DeInit+0xd4>
 800364e:	2304      	movs	r3, #4
 8003650:	e006      	b.n	8003660 <HAL_GPIO_DeInit+0xd4>
 8003652:	2303      	movs	r3, #3
 8003654:	e004      	b.n	8003660 <HAL_GPIO_DeInit+0xd4>
 8003656:	2302      	movs	r3, #2
 8003658:	e002      	b.n	8003660 <HAL_GPIO_DeInit+0xd4>
 800365a:	2301      	movs	r3, #1
 800365c:	e000      	b.n	8003660 <HAL_GPIO_DeInit+0xd4>
 800365e:	2300      	movs	r3, #0
 8003660:	697a      	ldr	r2, [r7, #20]
 8003662:	f002 0203 	and.w	r2, r2, #3
 8003666:	0092      	lsls	r2, r2, #2
 8003668:	4093      	lsls	r3, r2
 800366a:	68ba      	ldr	r2, [r7, #8]
 800366c:	429a      	cmp	r2, r3
 800366e:	d132      	bne.n	80036d6 <HAL_GPIO_DeInit+0x14a>
      {
        /* Clear EXTI line configuration */
        EXTI->IMR &= ~((uint32_t)iocurrent);
 8003670:	4b4b      	ldr	r3, [pc, #300]	@ (80037a0 <HAL_GPIO_DeInit+0x214>)
 8003672:	681a      	ldr	r2, [r3, #0]
 8003674:	68fb      	ldr	r3, [r7, #12]
 8003676:	43db      	mvns	r3, r3
 8003678:	4949      	ldr	r1, [pc, #292]	@ (80037a0 <HAL_GPIO_DeInit+0x214>)
 800367a:	4013      	ands	r3, r2
 800367c:	600b      	str	r3, [r1, #0]
        EXTI->EMR &= ~((uint32_t)iocurrent);
 800367e:	4b48      	ldr	r3, [pc, #288]	@ (80037a0 <HAL_GPIO_DeInit+0x214>)
 8003680:	685a      	ldr	r2, [r3, #4]
 8003682:	68fb      	ldr	r3, [r7, #12]
 8003684:	43db      	mvns	r3, r3
 8003686:	4946      	ldr	r1, [pc, #280]	@ (80037a0 <HAL_GPIO_DeInit+0x214>)
 8003688:	4013      	ands	r3, r2
 800368a:	604b      	str	r3, [r1, #4]
        
        /* Clear Rising Falling edge configuration */
        EXTI->FTSR &= ~((uint32_t)iocurrent);
 800368c:	4b44      	ldr	r3, [pc, #272]	@ (80037a0 <HAL_GPIO_DeInit+0x214>)
 800368e:	68da      	ldr	r2, [r3, #12]
 8003690:	68fb      	ldr	r3, [r7, #12]
 8003692:	43db      	mvns	r3, r3
 8003694:	4942      	ldr	r1, [pc, #264]	@ (80037a0 <HAL_GPIO_DeInit+0x214>)
 8003696:	4013      	ands	r3, r2
 8003698:	60cb      	str	r3, [r1, #12]
        EXTI->RTSR &= ~((uint32_t)iocurrent);
 800369a:	4b41      	ldr	r3, [pc, #260]	@ (80037a0 <HAL_GPIO_DeInit+0x214>)
 800369c:	689a      	ldr	r2, [r3, #8]
 800369e:	68fb      	ldr	r3, [r7, #12]
 80036a0:	43db      	mvns	r3, r3
 80036a2:	493f      	ldr	r1, [pc, #252]	@ (80037a0 <HAL_GPIO_DeInit+0x214>)
 80036a4:	4013      	ands	r3, r2
 80036a6:	608b      	str	r3, [r1, #8]

        /* Configure the External Interrupt or event for the current IO */
        tmp = 0x0FU << (4U * (position & 0x03U));
 80036a8:	697b      	ldr	r3, [r7, #20]
 80036aa:	f003 0303 	and.w	r3, r3, #3
 80036ae:	009b      	lsls	r3, r3, #2
 80036b0:	220f      	movs	r2, #15
 80036b2:	fa02 f303 	lsl.w	r3, r2, r3
 80036b6:	60bb      	str	r3, [r7, #8]
        SYSCFG->EXTICR[position >> 2U] &= ~tmp;
 80036b8:	4a2e      	ldr	r2, [pc, #184]	@ (8003774 <HAL_GPIO_DeInit+0x1e8>)
 80036ba:	697b      	ldr	r3, [r7, #20]
 80036bc:	089b      	lsrs	r3, r3, #2
 80036be:	3302      	adds	r3, #2
 80036c0:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 80036c4:	68bb      	ldr	r3, [r7, #8]
 80036c6:	43da      	mvns	r2, r3
 80036c8:	482a      	ldr	r0, [pc, #168]	@ (8003774 <HAL_GPIO_DeInit+0x1e8>)
 80036ca:	697b      	ldr	r3, [r7, #20]
 80036cc:	089b      	lsrs	r3, r3, #2
 80036ce:	400a      	ands	r2, r1
 80036d0:	3302      	adds	r3, #2
 80036d2:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
      }

      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO Direction in Input Floating Mode */
      GPIOx->MODER &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80036d6:	687b      	ldr	r3, [r7, #4]
 80036d8:	681a      	ldr	r2, [r3, #0]
 80036da:	697b      	ldr	r3, [r7, #20]
 80036dc:	005b      	lsls	r3, r3, #1
 80036de:	2103      	movs	r1, #3
 80036e0:	fa01 f303 	lsl.w	r3, r1, r3
 80036e4:	43db      	mvns	r3, r3
 80036e6:	401a      	ands	r2, r3
 80036e8:	687b      	ldr	r3, [r7, #4]
 80036ea:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3U] &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80036ec:	697b      	ldr	r3, [r7, #20]
 80036ee:	08da      	lsrs	r2, r3, #3
 80036f0:	687b      	ldr	r3, [r7, #4]
 80036f2:	3208      	adds	r2, #8
 80036f4:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80036f8:	697b      	ldr	r3, [r7, #20]
 80036fa:	f003 0307 	and.w	r3, r3, #7
 80036fe:	009b      	lsls	r3, r3, #2
 8003700:	220f      	movs	r2, #15
 8003702:	fa02 f303 	lsl.w	r3, r2, r3
 8003706:	43db      	mvns	r3, r3
 8003708:	697a      	ldr	r2, [r7, #20]
 800370a:	08d2      	lsrs	r2, r2, #3
 800370c:	4019      	ands	r1, r3
 800370e:	687b      	ldr	r3, [r7, #4]
 8003710:	3208      	adds	r2, #8
 8003712:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8003716:	687b      	ldr	r3, [r7, #4]
 8003718:	68da      	ldr	r2, [r3, #12]
 800371a:	697b      	ldr	r3, [r7, #20]
 800371c:	005b      	lsls	r3, r3, #1
 800371e:	2103      	movs	r1, #3
 8003720:	fa01 f303 	lsl.w	r3, r1, r3
 8003724:	43db      	mvns	r3, r3
 8003726:	401a      	ands	r2, r3
 8003728:	687b      	ldr	r3, [r7, #4]
 800372a:	60da      	str	r2, [r3, #12]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT_0 << position) ;
 800372c:	687b      	ldr	r3, [r7, #4]
 800372e:	685a      	ldr	r2, [r3, #4]
 8003730:	2101      	movs	r1, #1
 8003732:	697b      	ldr	r3, [r7, #20]
 8003734:	fa01 f303 	lsl.w	r3, r1, r3
 8003738:	43db      	mvns	r3, r3
 800373a:	401a      	ands	r2, r3
 800373c:	687b      	ldr	r3, [r7, #4]
 800373e:	605a      	str	r2, [r3, #4]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8003740:	687b      	ldr	r3, [r7, #4]
 8003742:	689a      	ldr	r2, [r3, #8]
 8003744:	697b      	ldr	r3, [r7, #20]
 8003746:	005b      	lsls	r3, r3, #1
 8003748:	2103      	movs	r1, #3
 800374a:	fa01 f303 	lsl.w	r3, r1, r3
 800374e:	43db      	mvns	r3, r3
 8003750:	401a      	ands	r2, r3
 8003752:	687b      	ldr	r3, [r7, #4]
 8003754:	609a      	str	r2, [r3, #8]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003756:	697b      	ldr	r3, [r7, #20]
 8003758:	3301      	adds	r3, #1
 800375a:	617b      	str	r3, [r7, #20]
 800375c:	697b      	ldr	r3, [r7, #20]
 800375e:	2b0f      	cmp	r3, #15
 8003760:	f67f af22 	bls.w	80035a8 <HAL_GPIO_DeInit+0x1c>
    }
  }
}
 8003764:	bf00      	nop
 8003766:	bf00      	nop
 8003768:	371c      	adds	r7, #28
 800376a:	46bd      	mov	sp, r7
 800376c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003770:	4770      	bx	lr
 8003772:	bf00      	nop
 8003774:	40013800 	.word	0x40013800
 8003778:	40020000 	.word	0x40020000
 800377c:	40020400 	.word	0x40020400
 8003780:	40020800 	.word	0x40020800
 8003784:	40020c00 	.word	0x40020c00
 8003788:	40021000 	.word	0x40021000
 800378c:	40021400 	.word	0x40021400
 8003790:	40021800 	.word	0x40021800
 8003794:	40021c00 	.word	0x40021c00
 8003798:	40022000 	.word	0x40022000
 800379c:	40022400 	.word	0x40022400
 80037a0:	40013c00 	.word	0x40013c00

080037a4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80037a4:	b480      	push	{r7}
 80037a6:	b083      	sub	sp, #12
 80037a8:	af00      	add	r7, sp, #0
 80037aa:	6078      	str	r0, [r7, #4]
 80037ac:	460b      	mov	r3, r1
 80037ae:	807b      	strh	r3, [r7, #2]
 80037b0:	4613      	mov	r3, r2
 80037b2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80037b4:	787b      	ldrb	r3, [r7, #1]
 80037b6:	2b00      	cmp	r3, #0
 80037b8:	d003      	beq.n	80037c2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80037ba:	887a      	ldrh	r2, [r7, #2]
 80037bc:	687b      	ldr	r3, [r7, #4]
 80037be:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80037c0:	e003      	b.n	80037ca <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80037c2:	887b      	ldrh	r3, [r7, #2]
 80037c4:	041a      	lsls	r2, r3, #16
 80037c6:	687b      	ldr	r3, [r7, #4]
 80037c8:	619a      	str	r2, [r3, #24]
}
 80037ca:	bf00      	nop
 80037cc:	370c      	adds	r7, #12
 80037ce:	46bd      	mov	sp, r7
 80037d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037d4:	4770      	bx	lr
	...

080037d8 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 80037d8:	b580      	push	{r7, lr}
 80037da:	b082      	sub	sp, #8
 80037dc:	af00      	add	r7, sp, #0
 80037de:	4603      	mov	r3, r0
 80037e0:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 80037e2:	4b08      	ldr	r3, [pc, #32]	@ (8003804 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80037e4:	695a      	ldr	r2, [r3, #20]
 80037e6:	88fb      	ldrh	r3, [r7, #6]
 80037e8:	4013      	ands	r3, r2
 80037ea:	2b00      	cmp	r3, #0
 80037ec:	d006      	beq.n	80037fc <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 80037ee:	4a05      	ldr	r2, [pc, #20]	@ (8003804 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80037f0:	88fb      	ldrh	r3, [r7, #6]
 80037f2:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 80037f4:	88fb      	ldrh	r3, [r7, #6]
 80037f6:	4618      	mov	r0, r3
 80037f8:	f000 f806 	bl	8003808 <HAL_GPIO_EXTI_Callback>
  }
}
 80037fc:	bf00      	nop
 80037fe:	3708      	adds	r7, #8
 8003800:	46bd      	mov	sp, r7
 8003802:	bd80      	pop	{r7, pc}
 8003804:	40013c00 	.word	0x40013c00

08003808 <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callbacks.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8003808:	b480      	push	{r7}
 800380a:	b083      	sub	sp, #12
 800380c:	af00      	add	r7, sp, #0
 800380e:	4603      	mov	r3, r0
 8003810:	80fb      	strh	r3, [r7, #6]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(GPIO_Pin);
  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 8003812:	bf00      	nop
 8003814:	370c      	adds	r7, #12
 8003816:	46bd      	mov	sp, r7
 8003818:	f85d 7b04 	ldr.w	r7, [sp], #4
 800381c:	4770      	bx	lr
	...

08003820 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8003820:	b580      	push	{r7, lr}
 8003822:	b084      	sub	sp, #16
 8003824:	af00      	add	r7, sp, #0
 8003826:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8003828:	687b      	ldr	r3, [r7, #4]
 800382a:	2b00      	cmp	r3, #0
 800382c:	d101      	bne.n	8003832 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800382e:	2301      	movs	r3, #1
 8003830:	e12b      	b.n	8003a8a <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8003832:	687b      	ldr	r3, [r7, #4]
 8003834:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003838:	b2db      	uxtb	r3, r3
 800383a:	2b00      	cmp	r3, #0
 800383c:	d106      	bne.n	800384c <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800383e:	687b      	ldr	r3, [r7, #4]
 8003840:	2200      	movs	r2, #0
 8003842:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8003846:	6878      	ldr	r0, [r7, #4]
 8003848:	f7fe fbb0 	bl	8001fac <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 800384c:	687b      	ldr	r3, [r7, #4]
 800384e:	2224      	movs	r2, #36	@ 0x24
 8003850:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8003854:	687b      	ldr	r3, [r7, #4]
 8003856:	681b      	ldr	r3, [r3, #0]
 8003858:	681a      	ldr	r2, [r3, #0]
 800385a:	687b      	ldr	r3, [r7, #4]
 800385c:	681b      	ldr	r3, [r3, #0]
 800385e:	f022 0201 	bic.w	r2, r2, #1
 8003862:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8003864:	687b      	ldr	r3, [r7, #4]
 8003866:	681b      	ldr	r3, [r3, #0]
 8003868:	681a      	ldr	r2, [r3, #0]
 800386a:	687b      	ldr	r3, [r7, #4]
 800386c:	681b      	ldr	r3, [r3, #0]
 800386e:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8003872:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8003874:	687b      	ldr	r3, [r7, #4]
 8003876:	681b      	ldr	r3, [r3, #0]
 8003878:	681a      	ldr	r2, [r3, #0]
 800387a:	687b      	ldr	r3, [r7, #4]
 800387c:	681b      	ldr	r3, [r3, #0]
 800387e:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8003882:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8003884:	f001 ff06 	bl	8005694 <HAL_RCC_GetPCLK1Freq>
 8003888:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 800388a:	687b      	ldr	r3, [r7, #4]
 800388c:	685b      	ldr	r3, [r3, #4]
 800388e:	4a81      	ldr	r2, [pc, #516]	@ (8003a94 <HAL_I2C_Init+0x274>)
 8003890:	4293      	cmp	r3, r2
 8003892:	d807      	bhi.n	80038a4 <HAL_I2C_Init+0x84>
 8003894:	68fb      	ldr	r3, [r7, #12]
 8003896:	4a80      	ldr	r2, [pc, #512]	@ (8003a98 <HAL_I2C_Init+0x278>)
 8003898:	4293      	cmp	r3, r2
 800389a:	bf94      	ite	ls
 800389c:	2301      	movls	r3, #1
 800389e:	2300      	movhi	r3, #0
 80038a0:	b2db      	uxtb	r3, r3
 80038a2:	e006      	b.n	80038b2 <HAL_I2C_Init+0x92>
 80038a4:	68fb      	ldr	r3, [r7, #12]
 80038a6:	4a7d      	ldr	r2, [pc, #500]	@ (8003a9c <HAL_I2C_Init+0x27c>)
 80038a8:	4293      	cmp	r3, r2
 80038aa:	bf94      	ite	ls
 80038ac:	2301      	movls	r3, #1
 80038ae:	2300      	movhi	r3, #0
 80038b0:	b2db      	uxtb	r3, r3
 80038b2:	2b00      	cmp	r3, #0
 80038b4:	d001      	beq.n	80038ba <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 80038b6:	2301      	movs	r3, #1
 80038b8:	e0e7      	b.n	8003a8a <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 80038ba:	68fb      	ldr	r3, [r7, #12]
 80038bc:	4a78      	ldr	r2, [pc, #480]	@ (8003aa0 <HAL_I2C_Init+0x280>)
 80038be:	fba2 2303 	umull	r2, r3, r2, r3
 80038c2:	0c9b      	lsrs	r3, r3, #18
 80038c4:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 80038c6:	687b      	ldr	r3, [r7, #4]
 80038c8:	681b      	ldr	r3, [r3, #0]
 80038ca:	685b      	ldr	r3, [r3, #4]
 80038cc:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 80038d0:	687b      	ldr	r3, [r7, #4]
 80038d2:	681b      	ldr	r3, [r3, #0]
 80038d4:	68ba      	ldr	r2, [r7, #8]
 80038d6:	430a      	orrs	r2, r1
 80038d8:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 80038da:	687b      	ldr	r3, [r7, #4]
 80038dc:	681b      	ldr	r3, [r3, #0]
 80038de:	6a1b      	ldr	r3, [r3, #32]
 80038e0:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 80038e4:	687b      	ldr	r3, [r7, #4]
 80038e6:	685b      	ldr	r3, [r3, #4]
 80038e8:	4a6a      	ldr	r2, [pc, #424]	@ (8003a94 <HAL_I2C_Init+0x274>)
 80038ea:	4293      	cmp	r3, r2
 80038ec:	d802      	bhi.n	80038f4 <HAL_I2C_Init+0xd4>
 80038ee:	68bb      	ldr	r3, [r7, #8]
 80038f0:	3301      	adds	r3, #1
 80038f2:	e009      	b.n	8003908 <HAL_I2C_Init+0xe8>
 80038f4:	68bb      	ldr	r3, [r7, #8]
 80038f6:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 80038fa:	fb02 f303 	mul.w	r3, r2, r3
 80038fe:	4a69      	ldr	r2, [pc, #420]	@ (8003aa4 <HAL_I2C_Init+0x284>)
 8003900:	fba2 2303 	umull	r2, r3, r2, r3
 8003904:	099b      	lsrs	r3, r3, #6
 8003906:	3301      	adds	r3, #1
 8003908:	687a      	ldr	r2, [r7, #4]
 800390a:	6812      	ldr	r2, [r2, #0]
 800390c:	430b      	orrs	r3, r1
 800390e:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8003910:	687b      	ldr	r3, [r7, #4]
 8003912:	681b      	ldr	r3, [r3, #0]
 8003914:	69db      	ldr	r3, [r3, #28]
 8003916:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 800391a:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 800391e:	687b      	ldr	r3, [r7, #4]
 8003920:	685b      	ldr	r3, [r3, #4]
 8003922:	495c      	ldr	r1, [pc, #368]	@ (8003a94 <HAL_I2C_Init+0x274>)
 8003924:	428b      	cmp	r3, r1
 8003926:	d819      	bhi.n	800395c <HAL_I2C_Init+0x13c>
 8003928:	68fb      	ldr	r3, [r7, #12]
 800392a:	1e59      	subs	r1, r3, #1
 800392c:	687b      	ldr	r3, [r7, #4]
 800392e:	685b      	ldr	r3, [r3, #4]
 8003930:	005b      	lsls	r3, r3, #1
 8003932:	fbb1 f3f3 	udiv	r3, r1, r3
 8003936:	1c59      	adds	r1, r3, #1
 8003938:	f640 73fc 	movw	r3, #4092	@ 0xffc
 800393c:	400b      	ands	r3, r1
 800393e:	2b00      	cmp	r3, #0
 8003940:	d00a      	beq.n	8003958 <HAL_I2C_Init+0x138>
 8003942:	68fb      	ldr	r3, [r7, #12]
 8003944:	1e59      	subs	r1, r3, #1
 8003946:	687b      	ldr	r3, [r7, #4]
 8003948:	685b      	ldr	r3, [r3, #4]
 800394a:	005b      	lsls	r3, r3, #1
 800394c:	fbb1 f3f3 	udiv	r3, r1, r3
 8003950:	3301      	adds	r3, #1
 8003952:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003956:	e051      	b.n	80039fc <HAL_I2C_Init+0x1dc>
 8003958:	2304      	movs	r3, #4
 800395a:	e04f      	b.n	80039fc <HAL_I2C_Init+0x1dc>
 800395c:	687b      	ldr	r3, [r7, #4]
 800395e:	689b      	ldr	r3, [r3, #8]
 8003960:	2b00      	cmp	r3, #0
 8003962:	d111      	bne.n	8003988 <HAL_I2C_Init+0x168>
 8003964:	68fb      	ldr	r3, [r7, #12]
 8003966:	1e58      	subs	r0, r3, #1
 8003968:	687b      	ldr	r3, [r7, #4]
 800396a:	6859      	ldr	r1, [r3, #4]
 800396c:	460b      	mov	r3, r1
 800396e:	005b      	lsls	r3, r3, #1
 8003970:	440b      	add	r3, r1
 8003972:	fbb0 f3f3 	udiv	r3, r0, r3
 8003976:	3301      	adds	r3, #1
 8003978:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800397c:	2b00      	cmp	r3, #0
 800397e:	bf0c      	ite	eq
 8003980:	2301      	moveq	r3, #1
 8003982:	2300      	movne	r3, #0
 8003984:	b2db      	uxtb	r3, r3
 8003986:	e012      	b.n	80039ae <HAL_I2C_Init+0x18e>
 8003988:	68fb      	ldr	r3, [r7, #12]
 800398a:	1e58      	subs	r0, r3, #1
 800398c:	687b      	ldr	r3, [r7, #4]
 800398e:	6859      	ldr	r1, [r3, #4]
 8003990:	460b      	mov	r3, r1
 8003992:	009b      	lsls	r3, r3, #2
 8003994:	440b      	add	r3, r1
 8003996:	0099      	lsls	r1, r3, #2
 8003998:	440b      	add	r3, r1
 800399a:	fbb0 f3f3 	udiv	r3, r0, r3
 800399e:	3301      	adds	r3, #1
 80039a0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80039a4:	2b00      	cmp	r3, #0
 80039a6:	bf0c      	ite	eq
 80039a8:	2301      	moveq	r3, #1
 80039aa:	2300      	movne	r3, #0
 80039ac:	b2db      	uxtb	r3, r3
 80039ae:	2b00      	cmp	r3, #0
 80039b0:	d001      	beq.n	80039b6 <HAL_I2C_Init+0x196>
 80039b2:	2301      	movs	r3, #1
 80039b4:	e022      	b.n	80039fc <HAL_I2C_Init+0x1dc>
 80039b6:	687b      	ldr	r3, [r7, #4]
 80039b8:	689b      	ldr	r3, [r3, #8]
 80039ba:	2b00      	cmp	r3, #0
 80039bc:	d10e      	bne.n	80039dc <HAL_I2C_Init+0x1bc>
 80039be:	68fb      	ldr	r3, [r7, #12]
 80039c0:	1e58      	subs	r0, r3, #1
 80039c2:	687b      	ldr	r3, [r7, #4]
 80039c4:	6859      	ldr	r1, [r3, #4]
 80039c6:	460b      	mov	r3, r1
 80039c8:	005b      	lsls	r3, r3, #1
 80039ca:	440b      	add	r3, r1
 80039cc:	fbb0 f3f3 	udiv	r3, r0, r3
 80039d0:	3301      	adds	r3, #1
 80039d2:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80039d6:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80039da:	e00f      	b.n	80039fc <HAL_I2C_Init+0x1dc>
 80039dc:	68fb      	ldr	r3, [r7, #12]
 80039de:	1e58      	subs	r0, r3, #1
 80039e0:	687b      	ldr	r3, [r7, #4]
 80039e2:	6859      	ldr	r1, [r3, #4]
 80039e4:	460b      	mov	r3, r1
 80039e6:	009b      	lsls	r3, r3, #2
 80039e8:	440b      	add	r3, r1
 80039ea:	0099      	lsls	r1, r3, #2
 80039ec:	440b      	add	r3, r1
 80039ee:	fbb0 f3f3 	udiv	r3, r0, r3
 80039f2:	3301      	adds	r3, #1
 80039f4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80039f8:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80039fc:	6879      	ldr	r1, [r7, #4]
 80039fe:	6809      	ldr	r1, [r1, #0]
 8003a00:	4313      	orrs	r3, r2
 8003a02:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8003a04:	687b      	ldr	r3, [r7, #4]
 8003a06:	681b      	ldr	r3, [r3, #0]
 8003a08:	681b      	ldr	r3, [r3, #0]
 8003a0a:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8003a0e:	687b      	ldr	r3, [r7, #4]
 8003a10:	69da      	ldr	r2, [r3, #28]
 8003a12:	687b      	ldr	r3, [r7, #4]
 8003a14:	6a1b      	ldr	r3, [r3, #32]
 8003a16:	431a      	orrs	r2, r3
 8003a18:	687b      	ldr	r3, [r7, #4]
 8003a1a:	681b      	ldr	r3, [r3, #0]
 8003a1c:	430a      	orrs	r2, r1
 8003a1e:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8003a20:	687b      	ldr	r3, [r7, #4]
 8003a22:	681b      	ldr	r3, [r3, #0]
 8003a24:	689b      	ldr	r3, [r3, #8]
 8003a26:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 8003a2a:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8003a2e:	687a      	ldr	r2, [r7, #4]
 8003a30:	6911      	ldr	r1, [r2, #16]
 8003a32:	687a      	ldr	r2, [r7, #4]
 8003a34:	68d2      	ldr	r2, [r2, #12]
 8003a36:	4311      	orrs	r1, r2
 8003a38:	687a      	ldr	r2, [r7, #4]
 8003a3a:	6812      	ldr	r2, [r2, #0]
 8003a3c:	430b      	orrs	r3, r1
 8003a3e:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8003a40:	687b      	ldr	r3, [r7, #4]
 8003a42:	681b      	ldr	r3, [r3, #0]
 8003a44:	68db      	ldr	r3, [r3, #12]
 8003a46:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 8003a4a:	687b      	ldr	r3, [r7, #4]
 8003a4c:	695a      	ldr	r2, [r3, #20]
 8003a4e:	687b      	ldr	r3, [r7, #4]
 8003a50:	699b      	ldr	r3, [r3, #24]
 8003a52:	431a      	orrs	r2, r3
 8003a54:	687b      	ldr	r3, [r7, #4]
 8003a56:	681b      	ldr	r3, [r3, #0]
 8003a58:	430a      	orrs	r2, r1
 8003a5a:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8003a5c:	687b      	ldr	r3, [r7, #4]
 8003a5e:	681b      	ldr	r3, [r3, #0]
 8003a60:	681a      	ldr	r2, [r3, #0]
 8003a62:	687b      	ldr	r3, [r7, #4]
 8003a64:	681b      	ldr	r3, [r3, #0]
 8003a66:	f042 0201 	orr.w	r2, r2, #1
 8003a6a:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003a6c:	687b      	ldr	r3, [r7, #4]
 8003a6e:	2200      	movs	r2, #0
 8003a70:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8003a72:	687b      	ldr	r3, [r7, #4]
 8003a74:	2220      	movs	r2, #32
 8003a76:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8003a7a:	687b      	ldr	r3, [r7, #4]
 8003a7c:	2200      	movs	r2, #0
 8003a7e:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8003a80:	687b      	ldr	r3, [r7, #4]
 8003a82:	2200      	movs	r2, #0
 8003a84:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8003a88:	2300      	movs	r3, #0
}
 8003a8a:	4618      	mov	r0, r3
 8003a8c:	3710      	adds	r7, #16
 8003a8e:	46bd      	mov	sp, r7
 8003a90:	bd80      	pop	{r7, pc}
 8003a92:	bf00      	nop
 8003a94:	000186a0 	.word	0x000186a0
 8003a98:	001e847f 	.word	0x001e847f
 8003a9c:	003d08ff 	.word	0x003d08ff
 8003aa0:	431bde83 	.word	0x431bde83
 8003aa4:	10624dd3 	.word	0x10624dd3

08003aa8 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003aa8:	b580      	push	{r7, lr}
 8003aaa:	b088      	sub	sp, #32
 8003aac:	af02      	add	r7, sp, #8
 8003aae:	60f8      	str	r0, [r7, #12]
 8003ab0:	4608      	mov	r0, r1
 8003ab2:	4611      	mov	r1, r2
 8003ab4:	461a      	mov	r2, r3
 8003ab6:	4603      	mov	r3, r0
 8003ab8:	817b      	strh	r3, [r7, #10]
 8003aba:	460b      	mov	r3, r1
 8003abc:	813b      	strh	r3, [r7, #8]
 8003abe:	4613      	mov	r3, r2
 8003ac0:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8003ac2:	f7ff f9ff 	bl	8002ec4 <HAL_GetTick>
 8003ac6:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003ac8:	68fb      	ldr	r3, [r7, #12]
 8003aca:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003ace:	b2db      	uxtb	r3, r3
 8003ad0:	2b20      	cmp	r3, #32
 8003ad2:	f040 80d9 	bne.w	8003c88 <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8003ad6:	697b      	ldr	r3, [r7, #20]
 8003ad8:	9300      	str	r3, [sp, #0]
 8003ada:	2319      	movs	r3, #25
 8003adc:	2201      	movs	r2, #1
 8003ade:	496d      	ldr	r1, [pc, #436]	@ (8003c94 <HAL_I2C_Mem_Write+0x1ec>)
 8003ae0:	68f8      	ldr	r0, [r7, #12]
 8003ae2:	f000 fc8b 	bl	80043fc <I2C_WaitOnFlagUntilTimeout>
 8003ae6:	4603      	mov	r3, r0
 8003ae8:	2b00      	cmp	r3, #0
 8003aea:	d001      	beq.n	8003af0 <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 8003aec:	2302      	movs	r3, #2
 8003aee:	e0cc      	b.n	8003c8a <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003af0:	68fb      	ldr	r3, [r7, #12]
 8003af2:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003af6:	2b01      	cmp	r3, #1
 8003af8:	d101      	bne.n	8003afe <HAL_I2C_Mem_Write+0x56>
 8003afa:	2302      	movs	r3, #2
 8003afc:	e0c5      	b.n	8003c8a <HAL_I2C_Mem_Write+0x1e2>
 8003afe:	68fb      	ldr	r3, [r7, #12]
 8003b00:	2201      	movs	r2, #1
 8003b02:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8003b06:	68fb      	ldr	r3, [r7, #12]
 8003b08:	681b      	ldr	r3, [r3, #0]
 8003b0a:	681b      	ldr	r3, [r3, #0]
 8003b0c:	f003 0301 	and.w	r3, r3, #1
 8003b10:	2b01      	cmp	r3, #1
 8003b12:	d007      	beq.n	8003b24 <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8003b14:	68fb      	ldr	r3, [r7, #12]
 8003b16:	681b      	ldr	r3, [r3, #0]
 8003b18:	681a      	ldr	r2, [r3, #0]
 8003b1a:	68fb      	ldr	r3, [r7, #12]
 8003b1c:	681b      	ldr	r3, [r3, #0]
 8003b1e:	f042 0201 	orr.w	r2, r2, #1
 8003b22:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003b24:	68fb      	ldr	r3, [r7, #12]
 8003b26:	681b      	ldr	r3, [r3, #0]
 8003b28:	681a      	ldr	r2, [r3, #0]
 8003b2a:	68fb      	ldr	r3, [r7, #12]
 8003b2c:	681b      	ldr	r3, [r3, #0]
 8003b2e:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003b32:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8003b34:	68fb      	ldr	r3, [r7, #12]
 8003b36:	2221      	movs	r2, #33	@ 0x21
 8003b38:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8003b3c:	68fb      	ldr	r3, [r7, #12]
 8003b3e:	2240      	movs	r2, #64	@ 0x40
 8003b40:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003b44:	68fb      	ldr	r3, [r7, #12]
 8003b46:	2200      	movs	r2, #0
 8003b48:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8003b4a:	68fb      	ldr	r3, [r7, #12]
 8003b4c:	6a3a      	ldr	r2, [r7, #32]
 8003b4e:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8003b50:	68fb      	ldr	r3, [r7, #12]
 8003b52:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8003b54:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8003b56:	68fb      	ldr	r3, [r7, #12]
 8003b58:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003b5a:	b29a      	uxth	r2, r3
 8003b5c:	68fb      	ldr	r3, [r7, #12]
 8003b5e:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8003b60:	68fb      	ldr	r3, [r7, #12]
 8003b62:	4a4d      	ldr	r2, [pc, #308]	@ (8003c98 <HAL_I2C_Mem_Write+0x1f0>)
 8003b64:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8003b66:	88f8      	ldrh	r0, [r7, #6]
 8003b68:	893a      	ldrh	r2, [r7, #8]
 8003b6a:	8979      	ldrh	r1, [r7, #10]
 8003b6c:	697b      	ldr	r3, [r7, #20]
 8003b6e:	9301      	str	r3, [sp, #4]
 8003b70:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003b72:	9300      	str	r3, [sp, #0]
 8003b74:	4603      	mov	r3, r0
 8003b76:	68f8      	ldr	r0, [r7, #12]
 8003b78:	f000 fac2 	bl	8004100 <I2C_RequestMemoryWrite>
 8003b7c:	4603      	mov	r3, r0
 8003b7e:	2b00      	cmp	r3, #0
 8003b80:	d052      	beq.n	8003c28 <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 8003b82:	2301      	movs	r3, #1
 8003b84:	e081      	b.n	8003c8a <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003b86:	697a      	ldr	r2, [r7, #20]
 8003b88:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8003b8a:	68f8      	ldr	r0, [r7, #12]
 8003b8c:	f000 fd50 	bl	8004630 <I2C_WaitOnTXEFlagUntilTimeout>
 8003b90:	4603      	mov	r3, r0
 8003b92:	2b00      	cmp	r3, #0
 8003b94:	d00d      	beq.n	8003bb2 <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003b96:	68fb      	ldr	r3, [r7, #12]
 8003b98:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003b9a:	2b04      	cmp	r3, #4
 8003b9c:	d107      	bne.n	8003bae <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003b9e:	68fb      	ldr	r3, [r7, #12]
 8003ba0:	681b      	ldr	r3, [r3, #0]
 8003ba2:	681a      	ldr	r2, [r3, #0]
 8003ba4:	68fb      	ldr	r3, [r7, #12]
 8003ba6:	681b      	ldr	r3, [r3, #0]
 8003ba8:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003bac:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8003bae:	2301      	movs	r3, #1
 8003bb0:	e06b      	b.n	8003c8a <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003bb2:	68fb      	ldr	r3, [r7, #12]
 8003bb4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003bb6:	781a      	ldrb	r2, [r3, #0]
 8003bb8:	68fb      	ldr	r3, [r7, #12]
 8003bba:	681b      	ldr	r3, [r3, #0]
 8003bbc:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003bbe:	68fb      	ldr	r3, [r7, #12]
 8003bc0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003bc2:	1c5a      	adds	r2, r3, #1
 8003bc4:	68fb      	ldr	r3, [r7, #12]
 8003bc6:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferSize--;
 8003bc8:	68fb      	ldr	r3, [r7, #12]
 8003bca:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003bcc:	3b01      	subs	r3, #1
 8003bce:	b29a      	uxth	r2, r3
 8003bd0:	68fb      	ldr	r3, [r7, #12]
 8003bd2:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8003bd4:	68fb      	ldr	r3, [r7, #12]
 8003bd6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003bd8:	b29b      	uxth	r3, r3
 8003bda:	3b01      	subs	r3, #1
 8003bdc:	b29a      	uxth	r2, r3
 8003bde:	68fb      	ldr	r3, [r7, #12]
 8003be0:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8003be2:	68fb      	ldr	r3, [r7, #12]
 8003be4:	681b      	ldr	r3, [r3, #0]
 8003be6:	695b      	ldr	r3, [r3, #20]
 8003be8:	f003 0304 	and.w	r3, r3, #4
 8003bec:	2b04      	cmp	r3, #4
 8003bee:	d11b      	bne.n	8003c28 <HAL_I2C_Mem_Write+0x180>
 8003bf0:	68fb      	ldr	r3, [r7, #12]
 8003bf2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003bf4:	2b00      	cmp	r3, #0
 8003bf6:	d017      	beq.n	8003c28 <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003bf8:	68fb      	ldr	r3, [r7, #12]
 8003bfa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003bfc:	781a      	ldrb	r2, [r3, #0]
 8003bfe:	68fb      	ldr	r3, [r7, #12]
 8003c00:	681b      	ldr	r3, [r3, #0]
 8003c02:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8003c04:	68fb      	ldr	r3, [r7, #12]
 8003c06:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003c08:	1c5a      	adds	r2, r3, #1
 8003c0a:	68fb      	ldr	r3, [r7, #12]
 8003c0c:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 8003c0e:	68fb      	ldr	r3, [r7, #12]
 8003c10:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003c12:	3b01      	subs	r3, #1
 8003c14:	b29a      	uxth	r2, r3
 8003c16:	68fb      	ldr	r3, [r7, #12]
 8003c18:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 8003c1a:	68fb      	ldr	r3, [r7, #12]
 8003c1c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003c1e:	b29b      	uxth	r3, r3
 8003c20:	3b01      	subs	r3, #1
 8003c22:	b29a      	uxth	r2, r3
 8003c24:	68fb      	ldr	r3, [r7, #12]
 8003c26:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 8003c28:	68fb      	ldr	r3, [r7, #12]
 8003c2a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003c2c:	2b00      	cmp	r3, #0
 8003c2e:	d1aa      	bne.n	8003b86 <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003c30:	697a      	ldr	r2, [r7, #20]
 8003c32:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8003c34:	68f8      	ldr	r0, [r7, #12]
 8003c36:	f000 fd43 	bl	80046c0 <I2C_WaitOnBTFFlagUntilTimeout>
 8003c3a:	4603      	mov	r3, r0
 8003c3c:	2b00      	cmp	r3, #0
 8003c3e:	d00d      	beq.n	8003c5c <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003c40:	68fb      	ldr	r3, [r7, #12]
 8003c42:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003c44:	2b04      	cmp	r3, #4
 8003c46:	d107      	bne.n	8003c58 <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003c48:	68fb      	ldr	r3, [r7, #12]
 8003c4a:	681b      	ldr	r3, [r3, #0]
 8003c4c:	681a      	ldr	r2, [r3, #0]
 8003c4e:	68fb      	ldr	r3, [r7, #12]
 8003c50:	681b      	ldr	r3, [r3, #0]
 8003c52:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003c56:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8003c58:	2301      	movs	r3, #1
 8003c5a:	e016      	b.n	8003c8a <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003c5c:	68fb      	ldr	r3, [r7, #12]
 8003c5e:	681b      	ldr	r3, [r3, #0]
 8003c60:	681a      	ldr	r2, [r3, #0]
 8003c62:	68fb      	ldr	r3, [r7, #12]
 8003c64:	681b      	ldr	r3, [r3, #0]
 8003c66:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003c6a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003c6c:	68fb      	ldr	r3, [r7, #12]
 8003c6e:	2220      	movs	r2, #32
 8003c70:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003c74:	68fb      	ldr	r3, [r7, #12]
 8003c76:	2200      	movs	r2, #0
 8003c78:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003c7c:	68fb      	ldr	r3, [r7, #12]
 8003c7e:	2200      	movs	r2, #0
 8003c80:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8003c84:	2300      	movs	r3, #0
 8003c86:	e000      	b.n	8003c8a <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 8003c88:	2302      	movs	r3, #2
  }
}
 8003c8a:	4618      	mov	r0, r3
 8003c8c:	3718      	adds	r7, #24
 8003c8e:	46bd      	mov	sp, r7
 8003c90:	bd80      	pop	{r7, pc}
 8003c92:	bf00      	nop
 8003c94:	00100002 	.word	0x00100002
 8003c98:	ffff0000 	.word	0xffff0000

08003c9c <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003c9c:	b580      	push	{r7, lr}
 8003c9e:	b08c      	sub	sp, #48	@ 0x30
 8003ca0:	af02      	add	r7, sp, #8
 8003ca2:	60f8      	str	r0, [r7, #12]
 8003ca4:	4608      	mov	r0, r1
 8003ca6:	4611      	mov	r1, r2
 8003ca8:	461a      	mov	r2, r3
 8003caa:	4603      	mov	r3, r0
 8003cac:	817b      	strh	r3, [r7, #10]
 8003cae:	460b      	mov	r3, r1
 8003cb0:	813b      	strh	r3, [r7, #8]
 8003cb2:	4613      	mov	r3, r2
 8003cb4:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8003cb6:	f7ff f905 	bl	8002ec4 <HAL_GetTick>
 8003cba:	6278      	str	r0, [r7, #36]	@ 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003cbc:	68fb      	ldr	r3, [r7, #12]
 8003cbe:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003cc2:	b2db      	uxtb	r3, r3
 8003cc4:	2b20      	cmp	r3, #32
 8003cc6:	f040 8214 	bne.w	80040f2 <HAL_I2C_Mem_Read+0x456>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8003cca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003ccc:	9300      	str	r3, [sp, #0]
 8003cce:	2319      	movs	r3, #25
 8003cd0:	2201      	movs	r2, #1
 8003cd2:	497b      	ldr	r1, [pc, #492]	@ (8003ec0 <HAL_I2C_Mem_Read+0x224>)
 8003cd4:	68f8      	ldr	r0, [r7, #12]
 8003cd6:	f000 fb91 	bl	80043fc <I2C_WaitOnFlagUntilTimeout>
 8003cda:	4603      	mov	r3, r0
 8003cdc:	2b00      	cmp	r3, #0
 8003cde:	d001      	beq.n	8003ce4 <HAL_I2C_Mem_Read+0x48>
    {
      return HAL_BUSY;
 8003ce0:	2302      	movs	r3, #2
 8003ce2:	e207      	b.n	80040f4 <HAL_I2C_Mem_Read+0x458>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003ce4:	68fb      	ldr	r3, [r7, #12]
 8003ce6:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003cea:	2b01      	cmp	r3, #1
 8003cec:	d101      	bne.n	8003cf2 <HAL_I2C_Mem_Read+0x56>
 8003cee:	2302      	movs	r3, #2
 8003cf0:	e200      	b.n	80040f4 <HAL_I2C_Mem_Read+0x458>
 8003cf2:	68fb      	ldr	r3, [r7, #12]
 8003cf4:	2201      	movs	r2, #1
 8003cf6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8003cfa:	68fb      	ldr	r3, [r7, #12]
 8003cfc:	681b      	ldr	r3, [r3, #0]
 8003cfe:	681b      	ldr	r3, [r3, #0]
 8003d00:	f003 0301 	and.w	r3, r3, #1
 8003d04:	2b01      	cmp	r3, #1
 8003d06:	d007      	beq.n	8003d18 <HAL_I2C_Mem_Read+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8003d08:	68fb      	ldr	r3, [r7, #12]
 8003d0a:	681b      	ldr	r3, [r3, #0]
 8003d0c:	681a      	ldr	r2, [r3, #0]
 8003d0e:	68fb      	ldr	r3, [r7, #12]
 8003d10:	681b      	ldr	r3, [r3, #0]
 8003d12:	f042 0201 	orr.w	r2, r2, #1
 8003d16:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003d18:	68fb      	ldr	r3, [r7, #12]
 8003d1a:	681b      	ldr	r3, [r3, #0]
 8003d1c:	681a      	ldr	r2, [r3, #0]
 8003d1e:	68fb      	ldr	r3, [r7, #12]
 8003d20:	681b      	ldr	r3, [r3, #0]
 8003d22:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003d26:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8003d28:	68fb      	ldr	r3, [r7, #12]
 8003d2a:	2222      	movs	r2, #34	@ 0x22
 8003d2c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8003d30:	68fb      	ldr	r3, [r7, #12]
 8003d32:	2240      	movs	r2, #64	@ 0x40
 8003d34:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003d38:	68fb      	ldr	r3, [r7, #12]
 8003d3a:	2200      	movs	r2, #0
 8003d3c:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8003d3e:	68fb      	ldr	r3, [r7, #12]
 8003d40:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003d42:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8003d44:	68fb      	ldr	r3, [r7, #12]
 8003d46:	8eba      	ldrh	r2, [r7, #52]	@ 0x34
 8003d48:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8003d4a:	68fb      	ldr	r3, [r7, #12]
 8003d4c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003d4e:	b29a      	uxth	r2, r3
 8003d50:	68fb      	ldr	r3, [r7, #12]
 8003d52:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8003d54:	68fb      	ldr	r3, [r7, #12]
 8003d56:	4a5b      	ldr	r2, [pc, #364]	@ (8003ec4 <HAL_I2C_Mem_Read+0x228>)
 8003d58:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8003d5a:	88f8      	ldrh	r0, [r7, #6]
 8003d5c:	893a      	ldrh	r2, [r7, #8]
 8003d5e:	8979      	ldrh	r1, [r7, #10]
 8003d60:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003d62:	9301      	str	r3, [sp, #4]
 8003d64:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003d66:	9300      	str	r3, [sp, #0]
 8003d68:	4603      	mov	r3, r0
 8003d6a:	68f8      	ldr	r0, [r7, #12]
 8003d6c:	f000 fa5e 	bl	800422c <I2C_RequestMemoryRead>
 8003d70:	4603      	mov	r3, r0
 8003d72:	2b00      	cmp	r3, #0
 8003d74:	d001      	beq.n	8003d7a <HAL_I2C_Mem_Read+0xde>
    {
      return HAL_ERROR;
 8003d76:	2301      	movs	r3, #1
 8003d78:	e1bc      	b.n	80040f4 <HAL_I2C_Mem_Read+0x458>
    }

    if (hi2c->XferSize == 0U)
 8003d7a:	68fb      	ldr	r3, [r7, #12]
 8003d7c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003d7e:	2b00      	cmp	r3, #0
 8003d80:	d113      	bne.n	8003daa <HAL_I2C_Mem_Read+0x10e>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003d82:	2300      	movs	r3, #0
 8003d84:	623b      	str	r3, [r7, #32]
 8003d86:	68fb      	ldr	r3, [r7, #12]
 8003d88:	681b      	ldr	r3, [r3, #0]
 8003d8a:	695b      	ldr	r3, [r3, #20]
 8003d8c:	623b      	str	r3, [r7, #32]
 8003d8e:	68fb      	ldr	r3, [r7, #12]
 8003d90:	681b      	ldr	r3, [r3, #0]
 8003d92:	699b      	ldr	r3, [r3, #24]
 8003d94:	623b      	str	r3, [r7, #32]
 8003d96:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003d98:	68fb      	ldr	r3, [r7, #12]
 8003d9a:	681b      	ldr	r3, [r3, #0]
 8003d9c:	681a      	ldr	r2, [r3, #0]
 8003d9e:	68fb      	ldr	r3, [r7, #12]
 8003da0:	681b      	ldr	r3, [r3, #0]
 8003da2:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003da6:	601a      	str	r2, [r3, #0]
 8003da8:	e190      	b.n	80040cc <HAL_I2C_Mem_Read+0x430>
    }
    else if (hi2c->XferSize == 1U)
 8003daa:	68fb      	ldr	r3, [r7, #12]
 8003dac:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003dae:	2b01      	cmp	r3, #1
 8003db0:	d11b      	bne.n	8003dea <HAL_I2C_Mem_Read+0x14e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003db2:	68fb      	ldr	r3, [r7, #12]
 8003db4:	681b      	ldr	r3, [r3, #0]
 8003db6:	681a      	ldr	r2, [r3, #0]
 8003db8:	68fb      	ldr	r3, [r7, #12]
 8003dba:	681b      	ldr	r3, [r3, #0]
 8003dbc:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003dc0:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003dc2:	2300      	movs	r3, #0
 8003dc4:	61fb      	str	r3, [r7, #28]
 8003dc6:	68fb      	ldr	r3, [r7, #12]
 8003dc8:	681b      	ldr	r3, [r3, #0]
 8003dca:	695b      	ldr	r3, [r3, #20]
 8003dcc:	61fb      	str	r3, [r7, #28]
 8003dce:	68fb      	ldr	r3, [r7, #12]
 8003dd0:	681b      	ldr	r3, [r3, #0]
 8003dd2:	699b      	ldr	r3, [r3, #24]
 8003dd4:	61fb      	str	r3, [r7, #28]
 8003dd6:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003dd8:	68fb      	ldr	r3, [r7, #12]
 8003dda:	681b      	ldr	r3, [r3, #0]
 8003ddc:	681a      	ldr	r2, [r3, #0]
 8003dde:	68fb      	ldr	r3, [r7, #12]
 8003de0:	681b      	ldr	r3, [r3, #0]
 8003de2:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003de6:	601a      	str	r2, [r3, #0]
 8003de8:	e170      	b.n	80040cc <HAL_I2C_Mem_Read+0x430>
    }
    else if (hi2c->XferSize == 2U)
 8003dea:	68fb      	ldr	r3, [r7, #12]
 8003dec:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003dee:	2b02      	cmp	r3, #2
 8003df0:	d11b      	bne.n	8003e2a <HAL_I2C_Mem_Read+0x18e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003df2:	68fb      	ldr	r3, [r7, #12]
 8003df4:	681b      	ldr	r3, [r3, #0]
 8003df6:	681a      	ldr	r2, [r3, #0]
 8003df8:	68fb      	ldr	r3, [r7, #12]
 8003dfa:	681b      	ldr	r3, [r3, #0]
 8003dfc:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003e00:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003e02:	68fb      	ldr	r3, [r7, #12]
 8003e04:	681b      	ldr	r3, [r3, #0]
 8003e06:	681a      	ldr	r2, [r3, #0]
 8003e08:	68fb      	ldr	r3, [r7, #12]
 8003e0a:	681b      	ldr	r3, [r3, #0]
 8003e0c:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8003e10:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003e12:	2300      	movs	r3, #0
 8003e14:	61bb      	str	r3, [r7, #24]
 8003e16:	68fb      	ldr	r3, [r7, #12]
 8003e18:	681b      	ldr	r3, [r3, #0]
 8003e1a:	695b      	ldr	r3, [r3, #20]
 8003e1c:	61bb      	str	r3, [r7, #24]
 8003e1e:	68fb      	ldr	r3, [r7, #12]
 8003e20:	681b      	ldr	r3, [r3, #0]
 8003e22:	699b      	ldr	r3, [r3, #24]
 8003e24:	61bb      	str	r3, [r7, #24]
 8003e26:	69bb      	ldr	r3, [r7, #24]
 8003e28:	e150      	b.n	80040cc <HAL_I2C_Mem_Read+0x430>
    }
    else
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003e2a:	2300      	movs	r3, #0
 8003e2c:	617b      	str	r3, [r7, #20]
 8003e2e:	68fb      	ldr	r3, [r7, #12]
 8003e30:	681b      	ldr	r3, [r3, #0]
 8003e32:	695b      	ldr	r3, [r3, #20]
 8003e34:	617b      	str	r3, [r7, #20]
 8003e36:	68fb      	ldr	r3, [r7, #12]
 8003e38:	681b      	ldr	r3, [r3, #0]
 8003e3a:	699b      	ldr	r3, [r3, #24]
 8003e3c:	617b      	str	r3, [r7, #20]
 8003e3e:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 8003e40:	e144      	b.n	80040cc <HAL_I2C_Mem_Read+0x430>
    {
      if (hi2c->XferSize <= 3U)
 8003e42:	68fb      	ldr	r3, [r7, #12]
 8003e44:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003e46:	2b03      	cmp	r3, #3
 8003e48:	f200 80f1 	bhi.w	800402e <HAL_I2C_Mem_Read+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8003e4c:	68fb      	ldr	r3, [r7, #12]
 8003e4e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003e50:	2b01      	cmp	r3, #1
 8003e52:	d123      	bne.n	8003e9c <HAL_I2C_Mem_Read+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003e54:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003e56:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8003e58:	68f8      	ldr	r0, [r7, #12]
 8003e5a:	f000 fc79 	bl	8004750 <I2C_WaitOnRXNEFlagUntilTimeout>
 8003e5e:	4603      	mov	r3, r0
 8003e60:	2b00      	cmp	r3, #0
 8003e62:	d001      	beq.n	8003e68 <HAL_I2C_Mem_Read+0x1cc>
          {
            return HAL_ERROR;
 8003e64:	2301      	movs	r3, #1
 8003e66:	e145      	b.n	80040f4 <HAL_I2C_Mem_Read+0x458>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003e68:	68fb      	ldr	r3, [r7, #12]
 8003e6a:	681b      	ldr	r3, [r3, #0]
 8003e6c:	691a      	ldr	r2, [r3, #16]
 8003e6e:	68fb      	ldr	r3, [r7, #12]
 8003e70:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003e72:	b2d2      	uxtb	r2, r2
 8003e74:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003e76:	68fb      	ldr	r3, [r7, #12]
 8003e78:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003e7a:	1c5a      	adds	r2, r3, #1
 8003e7c:	68fb      	ldr	r3, [r7, #12]
 8003e7e:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003e80:	68fb      	ldr	r3, [r7, #12]
 8003e82:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003e84:	3b01      	subs	r3, #1
 8003e86:	b29a      	uxth	r2, r3
 8003e88:	68fb      	ldr	r3, [r7, #12]
 8003e8a:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003e8c:	68fb      	ldr	r3, [r7, #12]
 8003e8e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003e90:	b29b      	uxth	r3, r3
 8003e92:	3b01      	subs	r3, #1
 8003e94:	b29a      	uxth	r2, r3
 8003e96:	68fb      	ldr	r3, [r7, #12]
 8003e98:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8003e9a:	e117      	b.n	80040cc <HAL_I2C_Mem_Read+0x430>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8003e9c:	68fb      	ldr	r3, [r7, #12]
 8003e9e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003ea0:	2b02      	cmp	r3, #2
 8003ea2:	d14e      	bne.n	8003f42 <HAL_I2C_Mem_Read+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8003ea4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003ea6:	9300      	str	r3, [sp, #0]
 8003ea8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003eaa:	2200      	movs	r2, #0
 8003eac:	4906      	ldr	r1, [pc, #24]	@ (8003ec8 <HAL_I2C_Mem_Read+0x22c>)
 8003eae:	68f8      	ldr	r0, [r7, #12]
 8003eb0:	f000 faa4 	bl	80043fc <I2C_WaitOnFlagUntilTimeout>
 8003eb4:	4603      	mov	r3, r0
 8003eb6:	2b00      	cmp	r3, #0
 8003eb8:	d008      	beq.n	8003ecc <HAL_I2C_Mem_Read+0x230>
          {
            return HAL_ERROR;
 8003eba:	2301      	movs	r3, #1
 8003ebc:	e11a      	b.n	80040f4 <HAL_I2C_Mem_Read+0x458>
 8003ebe:	bf00      	nop
 8003ec0:	00100002 	.word	0x00100002
 8003ec4:	ffff0000 	.word	0xffff0000
 8003ec8:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003ecc:	68fb      	ldr	r3, [r7, #12]
 8003ece:	681b      	ldr	r3, [r3, #0]
 8003ed0:	681a      	ldr	r2, [r3, #0]
 8003ed2:	68fb      	ldr	r3, [r7, #12]
 8003ed4:	681b      	ldr	r3, [r3, #0]
 8003ed6:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003eda:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003edc:	68fb      	ldr	r3, [r7, #12]
 8003ede:	681b      	ldr	r3, [r3, #0]
 8003ee0:	691a      	ldr	r2, [r3, #16]
 8003ee2:	68fb      	ldr	r3, [r7, #12]
 8003ee4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003ee6:	b2d2      	uxtb	r2, r2
 8003ee8:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003eea:	68fb      	ldr	r3, [r7, #12]
 8003eec:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003eee:	1c5a      	adds	r2, r3, #1
 8003ef0:	68fb      	ldr	r3, [r7, #12]
 8003ef2:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003ef4:	68fb      	ldr	r3, [r7, #12]
 8003ef6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003ef8:	3b01      	subs	r3, #1
 8003efa:	b29a      	uxth	r2, r3
 8003efc:	68fb      	ldr	r3, [r7, #12]
 8003efe:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003f00:	68fb      	ldr	r3, [r7, #12]
 8003f02:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003f04:	b29b      	uxth	r3, r3
 8003f06:	3b01      	subs	r3, #1
 8003f08:	b29a      	uxth	r2, r3
 8003f0a:	68fb      	ldr	r3, [r7, #12]
 8003f0c:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003f0e:	68fb      	ldr	r3, [r7, #12]
 8003f10:	681b      	ldr	r3, [r3, #0]
 8003f12:	691a      	ldr	r2, [r3, #16]
 8003f14:	68fb      	ldr	r3, [r7, #12]
 8003f16:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003f18:	b2d2      	uxtb	r2, r2
 8003f1a:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003f1c:	68fb      	ldr	r3, [r7, #12]
 8003f1e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003f20:	1c5a      	adds	r2, r3, #1
 8003f22:	68fb      	ldr	r3, [r7, #12]
 8003f24:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003f26:	68fb      	ldr	r3, [r7, #12]
 8003f28:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003f2a:	3b01      	subs	r3, #1
 8003f2c:	b29a      	uxth	r2, r3
 8003f2e:	68fb      	ldr	r3, [r7, #12]
 8003f30:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003f32:	68fb      	ldr	r3, [r7, #12]
 8003f34:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003f36:	b29b      	uxth	r3, r3
 8003f38:	3b01      	subs	r3, #1
 8003f3a:	b29a      	uxth	r2, r3
 8003f3c:	68fb      	ldr	r3, [r7, #12]
 8003f3e:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8003f40:	e0c4      	b.n	80040cc <HAL_I2C_Mem_Read+0x430>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8003f42:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003f44:	9300      	str	r3, [sp, #0]
 8003f46:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003f48:	2200      	movs	r2, #0
 8003f4a:	496c      	ldr	r1, [pc, #432]	@ (80040fc <HAL_I2C_Mem_Read+0x460>)
 8003f4c:	68f8      	ldr	r0, [r7, #12]
 8003f4e:	f000 fa55 	bl	80043fc <I2C_WaitOnFlagUntilTimeout>
 8003f52:	4603      	mov	r3, r0
 8003f54:	2b00      	cmp	r3, #0
 8003f56:	d001      	beq.n	8003f5c <HAL_I2C_Mem_Read+0x2c0>
          {
            return HAL_ERROR;
 8003f58:	2301      	movs	r3, #1
 8003f5a:	e0cb      	b.n	80040f4 <HAL_I2C_Mem_Read+0x458>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003f5c:	68fb      	ldr	r3, [r7, #12]
 8003f5e:	681b      	ldr	r3, [r3, #0]
 8003f60:	681a      	ldr	r2, [r3, #0]
 8003f62:	68fb      	ldr	r3, [r7, #12]
 8003f64:	681b      	ldr	r3, [r3, #0]
 8003f66:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003f6a:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003f6c:	68fb      	ldr	r3, [r7, #12]
 8003f6e:	681b      	ldr	r3, [r3, #0]
 8003f70:	691a      	ldr	r2, [r3, #16]
 8003f72:	68fb      	ldr	r3, [r7, #12]
 8003f74:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003f76:	b2d2      	uxtb	r2, r2
 8003f78:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003f7a:	68fb      	ldr	r3, [r7, #12]
 8003f7c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003f7e:	1c5a      	adds	r2, r3, #1
 8003f80:	68fb      	ldr	r3, [r7, #12]
 8003f82:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003f84:	68fb      	ldr	r3, [r7, #12]
 8003f86:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003f88:	3b01      	subs	r3, #1
 8003f8a:	b29a      	uxth	r2, r3
 8003f8c:	68fb      	ldr	r3, [r7, #12]
 8003f8e:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003f90:	68fb      	ldr	r3, [r7, #12]
 8003f92:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003f94:	b29b      	uxth	r3, r3
 8003f96:	3b01      	subs	r3, #1
 8003f98:	b29a      	uxth	r2, r3
 8003f9a:	68fb      	ldr	r3, [r7, #12]
 8003f9c:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8003f9e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003fa0:	9300      	str	r3, [sp, #0]
 8003fa2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003fa4:	2200      	movs	r2, #0
 8003fa6:	4955      	ldr	r1, [pc, #340]	@ (80040fc <HAL_I2C_Mem_Read+0x460>)
 8003fa8:	68f8      	ldr	r0, [r7, #12]
 8003faa:	f000 fa27 	bl	80043fc <I2C_WaitOnFlagUntilTimeout>
 8003fae:	4603      	mov	r3, r0
 8003fb0:	2b00      	cmp	r3, #0
 8003fb2:	d001      	beq.n	8003fb8 <HAL_I2C_Mem_Read+0x31c>
          {
            return HAL_ERROR;
 8003fb4:	2301      	movs	r3, #1
 8003fb6:	e09d      	b.n	80040f4 <HAL_I2C_Mem_Read+0x458>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003fb8:	68fb      	ldr	r3, [r7, #12]
 8003fba:	681b      	ldr	r3, [r3, #0]
 8003fbc:	681a      	ldr	r2, [r3, #0]
 8003fbe:	68fb      	ldr	r3, [r7, #12]
 8003fc0:	681b      	ldr	r3, [r3, #0]
 8003fc2:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003fc6:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003fc8:	68fb      	ldr	r3, [r7, #12]
 8003fca:	681b      	ldr	r3, [r3, #0]
 8003fcc:	691a      	ldr	r2, [r3, #16]
 8003fce:	68fb      	ldr	r3, [r7, #12]
 8003fd0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003fd2:	b2d2      	uxtb	r2, r2
 8003fd4:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003fd6:	68fb      	ldr	r3, [r7, #12]
 8003fd8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003fda:	1c5a      	adds	r2, r3, #1
 8003fdc:	68fb      	ldr	r3, [r7, #12]
 8003fde:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003fe0:	68fb      	ldr	r3, [r7, #12]
 8003fe2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003fe4:	3b01      	subs	r3, #1
 8003fe6:	b29a      	uxth	r2, r3
 8003fe8:	68fb      	ldr	r3, [r7, #12]
 8003fea:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003fec:	68fb      	ldr	r3, [r7, #12]
 8003fee:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003ff0:	b29b      	uxth	r3, r3
 8003ff2:	3b01      	subs	r3, #1
 8003ff4:	b29a      	uxth	r2, r3
 8003ff6:	68fb      	ldr	r3, [r7, #12]
 8003ff8:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003ffa:	68fb      	ldr	r3, [r7, #12]
 8003ffc:	681b      	ldr	r3, [r3, #0]
 8003ffe:	691a      	ldr	r2, [r3, #16]
 8004000:	68fb      	ldr	r3, [r7, #12]
 8004002:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004004:	b2d2      	uxtb	r2, r2
 8004006:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004008:	68fb      	ldr	r3, [r7, #12]
 800400a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800400c:	1c5a      	adds	r2, r3, #1
 800400e:	68fb      	ldr	r3, [r7, #12]
 8004010:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004012:	68fb      	ldr	r3, [r7, #12]
 8004014:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004016:	3b01      	subs	r3, #1
 8004018:	b29a      	uxth	r2, r3
 800401a:	68fb      	ldr	r3, [r7, #12]
 800401c:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 800401e:	68fb      	ldr	r3, [r7, #12]
 8004020:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004022:	b29b      	uxth	r3, r3
 8004024:	3b01      	subs	r3, #1
 8004026:	b29a      	uxth	r2, r3
 8004028:	68fb      	ldr	r3, [r7, #12]
 800402a:	855a      	strh	r2, [r3, #42]	@ 0x2a
 800402c:	e04e      	b.n	80040cc <HAL_I2C_Mem_Read+0x430>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800402e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004030:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8004032:	68f8      	ldr	r0, [r7, #12]
 8004034:	f000 fb8c 	bl	8004750 <I2C_WaitOnRXNEFlagUntilTimeout>
 8004038:	4603      	mov	r3, r0
 800403a:	2b00      	cmp	r3, #0
 800403c:	d001      	beq.n	8004042 <HAL_I2C_Mem_Read+0x3a6>
        {
          return HAL_ERROR;
 800403e:	2301      	movs	r3, #1
 8004040:	e058      	b.n	80040f4 <HAL_I2C_Mem_Read+0x458>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004042:	68fb      	ldr	r3, [r7, #12]
 8004044:	681b      	ldr	r3, [r3, #0]
 8004046:	691a      	ldr	r2, [r3, #16]
 8004048:	68fb      	ldr	r3, [r7, #12]
 800404a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800404c:	b2d2      	uxtb	r2, r2
 800404e:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8004050:	68fb      	ldr	r3, [r7, #12]
 8004052:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004054:	1c5a      	adds	r2, r3, #1
 8004056:	68fb      	ldr	r3, [r7, #12]
 8004058:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 800405a:	68fb      	ldr	r3, [r7, #12]
 800405c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800405e:	3b01      	subs	r3, #1
 8004060:	b29a      	uxth	r2, r3
 8004062:	68fb      	ldr	r3, [r7, #12]
 8004064:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 8004066:	68fb      	ldr	r3, [r7, #12]
 8004068:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800406a:	b29b      	uxth	r3, r3
 800406c:	3b01      	subs	r3, #1
 800406e:	b29a      	uxth	r2, r3
 8004070:	68fb      	ldr	r3, [r7, #12]
 8004072:	855a      	strh	r2, [r3, #42]	@ 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8004074:	68fb      	ldr	r3, [r7, #12]
 8004076:	681b      	ldr	r3, [r3, #0]
 8004078:	695b      	ldr	r3, [r3, #20]
 800407a:	f003 0304 	and.w	r3, r3, #4
 800407e:	2b04      	cmp	r3, #4
 8004080:	d124      	bne.n	80040cc <HAL_I2C_Mem_Read+0x430>
        {
          if (hi2c->XferSize == 3U)
 8004082:	68fb      	ldr	r3, [r7, #12]
 8004084:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004086:	2b03      	cmp	r3, #3
 8004088:	d107      	bne.n	800409a <HAL_I2C_Mem_Read+0x3fe>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800408a:	68fb      	ldr	r3, [r7, #12]
 800408c:	681b      	ldr	r3, [r3, #0]
 800408e:	681a      	ldr	r2, [r3, #0]
 8004090:	68fb      	ldr	r3, [r7, #12]
 8004092:	681b      	ldr	r3, [r3, #0]
 8004094:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004098:	601a      	str	r2, [r3, #0]
          }
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800409a:	68fb      	ldr	r3, [r7, #12]
 800409c:	681b      	ldr	r3, [r3, #0]
 800409e:	691a      	ldr	r2, [r3, #16]
 80040a0:	68fb      	ldr	r3, [r7, #12]
 80040a2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80040a4:	b2d2      	uxtb	r2, r2
 80040a6:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80040a8:	68fb      	ldr	r3, [r7, #12]
 80040aa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80040ac:	1c5a      	adds	r2, r3, #1
 80040ae:	68fb      	ldr	r3, [r7, #12]
 80040b0:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80040b2:	68fb      	ldr	r3, [r7, #12]
 80040b4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80040b6:	3b01      	subs	r3, #1
 80040b8:	b29a      	uxth	r2, r3
 80040ba:	68fb      	ldr	r3, [r7, #12]
 80040bc:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80040be:	68fb      	ldr	r3, [r7, #12]
 80040c0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80040c2:	b29b      	uxth	r3, r3
 80040c4:	3b01      	subs	r3, #1
 80040c6:	b29a      	uxth	r2, r3
 80040c8:	68fb      	ldr	r3, [r7, #12]
 80040ca:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 80040cc:	68fb      	ldr	r3, [r7, #12]
 80040ce:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80040d0:	2b00      	cmp	r3, #0
 80040d2:	f47f aeb6 	bne.w	8003e42 <HAL_I2C_Mem_Read+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 80040d6:	68fb      	ldr	r3, [r7, #12]
 80040d8:	2220      	movs	r2, #32
 80040da:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80040de:	68fb      	ldr	r3, [r7, #12]
 80040e0:	2200      	movs	r2, #0
 80040e2:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80040e6:	68fb      	ldr	r3, [r7, #12]
 80040e8:	2200      	movs	r2, #0
 80040ea:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 80040ee:	2300      	movs	r3, #0
 80040f0:	e000      	b.n	80040f4 <HAL_I2C_Mem_Read+0x458>
  }
  else
  {
    return HAL_BUSY;
 80040f2:	2302      	movs	r3, #2
  }
}
 80040f4:	4618      	mov	r0, r3
 80040f6:	3728      	adds	r7, #40	@ 0x28
 80040f8:	46bd      	mov	sp, r7
 80040fa:	bd80      	pop	{r7, pc}
 80040fc:	00010004 	.word	0x00010004

08004100 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8004100:	b580      	push	{r7, lr}
 8004102:	b088      	sub	sp, #32
 8004104:	af02      	add	r7, sp, #8
 8004106:	60f8      	str	r0, [r7, #12]
 8004108:	4608      	mov	r0, r1
 800410a:	4611      	mov	r1, r2
 800410c:	461a      	mov	r2, r3
 800410e:	4603      	mov	r3, r0
 8004110:	817b      	strh	r3, [r7, #10]
 8004112:	460b      	mov	r3, r1
 8004114:	813b      	strh	r3, [r7, #8]
 8004116:	4613      	mov	r3, r2
 8004118:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800411a:	68fb      	ldr	r3, [r7, #12]
 800411c:	681b      	ldr	r3, [r3, #0]
 800411e:	681a      	ldr	r2, [r3, #0]
 8004120:	68fb      	ldr	r3, [r7, #12]
 8004122:	681b      	ldr	r3, [r3, #0]
 8004124:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8004128:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800412a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800412c:	9300      	str	r3, [sp, #0]
 800412e:	6a3b      	ldr	r3, [r7, #32]
 8004130:	2200      	movs	r2, #0
 8004132:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8004136:	68f8      	ldr	r0, [r7, #12]
 8004138:	f000 f960 	bl	80043fc <I2C_WaitOnFlagUntilTimeout>
 800413c:	4603      	mov	r3, r0
 800413e:	2b00      	cmp	r3, #0
 8004140:	d00d      	beq.n	800415e <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8004142:	68fb      	ldr	r3, [r7, #12]
 8004144:	681b      	ldr	r3, [r3, #0]
 8004146:	681b      	ldr	r3, [r3, #0]
 8004148:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800414c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004150:	d103      	bne.n	800415a <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8004152:	68fb      	ldr	r3, [r7, #12]
 8004154:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8004158:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 800415a:	2303      	movs	r3, #3
 800415c:	e05f      	b.n	800421e <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 800415e:	897b      	ldrh	r3, [r7, #10]
 8004160:	b2db      	uxtb	r3, r3
 8004162:	461a      	mov	r2, r3
 8004164:	68fb      	ldr	r3, [r7, #12]
 8004166:	681b      	ldr	r3, [r3, #0]
 8004168:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 800416c:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800416e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004170:	6a3a      	ldr	r2, [r7, #32]
 8004172:	492d      	ldr	r1, [pc, #180]	@ (8004228 <I2C_RequestMemoryWrite+0x128>)
 8004174:	68f8      	ldr	r0, [r7, #12]
 8004176:	f000 f9bb 	bl	80044f0 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800417a:	4603      	mov	r3, r0
 800417c:	2b00      	cmp	r3, #0
 800417e:	d001      	beq.n	8004184 <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 8004180:	2301      	movs	r3, #1
 8004182:	e04c      	b.n	800421e <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004184:	2300      	movs	r3, #0
 8004186:	617b      	str	r3, [r7, #20]
 8004188:	68fb      	ldr	r3, [r7, #12]
 800418a:	681b      	ldr	r3, [r3, #0]
 800418c:	695b      	ldr	r3, [r3, #20]
 800418e:	617b      	str	r3, [r7, #20]
 8004190:	68fb      	ldr	r3, [r7, #12]
 8004192:	681b      	ldr	r3, [r3, #0]
 8004194:	699b      	ldr	r3, [r3, #24]
 8004196:	617b      	str	r3, [r7, #20]
 8004198:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800419a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800419c:	6a39      	ldr	r1, [r7, #32]
 800419e:	68f8      	ldr	r0, [r7, #12]
 80041a0:	f000 fa46 	bl	8004630 <I2C_WaitOnTXEFlagUntilTimeout>
 80041a4:	4603      	mov	r3, r0
 80041a6:	2b00      	cmp	r3, #0
 80041a8:	d00d      	beq.n	80041c6 <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80041aa:	68fb      	ldr	r3, [r7, #12]
 80041ac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80041ae:	2b04      	cmp	r3, #4
 80041b0:	d107      	bne.n	80041c2 <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80041b2:	68fb      	ldr	r3, [r7, #12]
 80041b4:	681b      	ldr	r3, [r3, #0]
 80041b6:	681a      	ldr	r2, [r3, #0]
 80041b8:	68fb      	ldr	r3, [r7, #12]
 80041ba:	681b      	ldr	r3, [r3, #0]
 80041bc:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80041c0:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 80041c2:	2301      	movs	r3, #1
 80041c4:	e02b      	b.n	800421e <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80041c6:	88fb      	ldrh	r3, [r7, #6]
 80041c8:	2b01      	cmp	r3, #1
 80041ca:	d105      	bne.n	80041d8 <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80041cc:	893b      	ldrh	r3, [r7, #8]
 80041ce:	b2da      	uxtb	r2, r3
 80041d0:	68fb      	ldr	r3, [r7, #12]
 80041d2:	681b      	ldr	r3, [r3, #0]
 80041d4:	611a      	str	r2, [r3, #16]
 80041d6:	e021      	b.n	800421c <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 80041d8:	893b      	ldrh	r3, [r7, #8]
 80041da:	0a1b      	lsrs	r3, r3, #8
 80041dc:	b29b      	uxth	r3, r3
 80041de:	b2da      	uxtb	r2, r3
 80041e0:	68fb      	ldr	r3, [r7, #12]
 80041e2:	681b      	ldr	r3, [r3, #0]
 80041e4:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80041e6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80041e8:	6a39      	ldr	r1, [r7, #32]
 80041ea:	68f8      	ldr	r0, [r7, #12]
 80041ec:	f000 fa20 	bl	8004630 <I2C_WaitOnTXEFlagUntilTimeout>
 80041f0:	4603      	mov	r3, r0
 80041f2:	2b00      	cmp	r3, #0
 80041f4:	d00d      	beq.n	8004212 <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80041f6:	68fb      	ldr	r3, [r7, #12]
 80041f8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80041fa:	2b04      	cmp	r3, #4
 80041fc:	d107      	bne.n	800420e <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80041fe:	68fb      	ldr	r3, [r7, #12]
 8004200:	681b      	ldr	r3, [r3, #0]
 8004202:	681a      	ldr	r2, [r3, #0]
 8004204:	68fb      	ldr	r3, [r7, #12]
 8004206:	681b      	ldr	r3, [r3, #0]
 8004208:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800420c:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 800420e:	2301      	movs	r3, #1
 8004210:	e005      	b.n	800421e <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8004212:	893b      	ldrh	r3, [r7, #8]
 8004214:	b2da      	uxtb	r2, r3
 8004216:	68fb      	ldr	r3, [r7, #12]
 8004218:	681b      	ldr	r3, [r3, #0]
 800421a:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 800421c:	2300      	movs	r3, #0
}
 800421e:	4618      	mov	r0, r3
 8004220:	3718      	adds	r7, #24
 8004222:	46bd      	mov	sp, r7
 8004224:	bd80      	pop	{r7, pc}
 8004226:	bf00      	nop
 8004228:	00010002 	.word	0x00010002

0800422c <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 800422c:	b580      	push	{r7, lr}
 800422e:	b088      	sub	sp, #32
 8004230:	af02      	add	r7, sp, #8
 8004232:	60f8      	str	r0, [r7, #12]
 8004234:	4608      	mov	r0, r1
 8004236:	4611      	mov	r1, r2
 8004238:	461a      	mov	r2, r3
 800423a:	4603      	mov	r3, r0
 800423c:	817b      	strh	r3, [r7, #10]
 800423e:	460b      	mov	r3, r1
 8004240:	813b      	strh	r3, [r7, #8]
 8004242:	4613      	mov	r3, r2
 8004244:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004246:	68fb      	ldr	r3, [r7, #12]
 8004248:	681b      	ldr	r3, [r3, #0]
 800424a:	681a      	ldr	r2, [r3, #0]
 800424c:	68fb      	ldr	r3, [r7, #12]
 800424e:	681b      	ldr	r3, [r3, #0]
 8004250:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8004254:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004256:	68fb      	ldr	r3, [r7, #12]
 8004258:	681b      	ldr	r3, [r3, #0]
 800425a:	681a      	ldr	r2, [r3, #0]
 800425c:	68fb      	ldr	r3, [r7, #12]
 800425e:	681b      	ldr	r3, [r3, #0]
 8004260:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8004264:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8004266:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004268:	9300      	str	r3, [sp, #0]
 800426a:	6a3b      	ldr	r3, [r7, #32]
 800426c:	2200      	movs	r2, #0
 800426e:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8004272:	68f8      	ldr	r0, [r7, #12]
 8004274:	f000 f8c2 	bl	80043fc <I2C_WaitOnFlagUntilTimeout>
 8004278:	4603      	mov	r3, r0
 800427a:	2b00      	cmp	r3, #0
 800427c:	d00d      	beq.n	800429a <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800427e:	68fb      	ldr	r3, [r7, #12]
 8004280:	681b      	ldr	r3, [r3, #0]
 8004282:	681b      	ldr	r3, [r3, #0]
 8004284:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004288:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800428c:	d103      	bne.n	8004296 <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800428e:	68fb      	ldr	r3, [r7, #12]
 8004290:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8004294:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8004296:	2303      	movs	r3, #3
 8004298:	e0aa      	b.n	80043f0 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 800429a:	897b      	ldrh	r3, [r7, #10]
 800429c:	b2db      	uxtb	r3, r3
 800429e:	461a      	mov	r2, r3
 80042a0:	68fb      	ldr	r3, [r7, #12]
 80042a2:	681b      	ldr	r3, [r3, #0]
 80042a4:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 80042a8:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80042aa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80042ac:	6a3a      	ldr	r2, [r7, #32]
 80042ae:	4952      	ldr	r1, [pc, #328]	@ (80043f8 <I2C_RequestMemoryRead+0x1cc>)
 80042b0:	68f8      	ldr	r0, [r7, #12]
 80042b2:	f000 f91d 	bl	80044f0 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80042b6:	4603      	mov	r3, r0
 80042b8:	2b00      	cmp	r3, #0
 80042ba:	d001      	beq.n	80042c0 <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 80042bc:	2301      	movs	r3, #1
 80042be:	e097      	b.n	80043f0 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80042c0:	2300      	movs	r3, #0
 80042c2:	617b      	str	r3, [r7, #20]
 80042c4:	68fb      	ldr	r3, [r7, #12]
 80042c6:	681b      	ldr	r3, [r3, #0]
 80042c8:	695b      	ldr	r3, [r3, #20]
 80042ca:	617b      	str	r3, [r7, #20]
 80042cc:	68fb      	ldr	r3, [r7, #12]
 80042ce:	681b      	ldr	r3, [r3, #0]
 80042d0:	699b      	ldr	r3, [r3, #24]
 80042d2:	617b      	str	r3, [r7, #20]
 80042d4:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80042d6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80042d8:	6a39      	ldr	r1, [r7, #32]
 80042da:	68f8      	ldr	r0, [r7, #12]
 80042dc:	f000 f9a8 	bl	8004630 <I2C_WaitOnTXEFlagUntilTimeout>
 80042e0:	4603      	mov	r3, r0
 80042e2:	2b00      	cmp	r3, #0
 80042e4:	d00d      	beq.n	8004302 <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80042e6:	68fb      	ldr	r3, [r7, #12]
 80042e8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80042ea:	2b04      	cmp	r3, #4
 80042ec:	d107      	bne.n	80042fe <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80042ee:	68fb      	ldr	r3, [r7, #12]
 80042f0:	681b      	ldr	r3, [r3, #0]
 80042f2:	681a      	ldr	r2, [r3, #0]
 80042f4:	68fb      	ldr	r3, [r7, #12]
 80042f6:	681b      	ldr	r3, [r3, #0]
 80042f8:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80042fc:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 80042fe:	2301      	movs	r3, #1
 8004300:	e076      	b.n	80043f0 <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8004302:	88fb      	ldrh	r3, [r7, #6]
 8004304:	2b01      	cmp	r3, #1
 8004306:	d105      	bne.n	8004314 <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8004308:	893b      	ldrh	r3, [r7, #8]
 800430a:	b2da      	uxtb	r2, r3
 800430c:	68fb      	ldr	r3, [r7, #12]
 800430e:	681b      	ldr	r3, [r3, #0]
 8004310:	611a      	str	r2, [r3, #16]
 8004312:	e021      	b.n	8004358 <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8004314:	893b      	ldrh	r3, [r7, #8]
 8004316:	0a1b      	lsrs	r3, r3, #8
 8004318:	b29b      	uxth	r3, r3
 800431a:	b2da      	uxtb	r2, r3
 800431c:	68fb      	ldr	r3, [r7, #12]
 800431e:	681b      	ldr	r3, [r3, #0]
 8004320:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004322:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004324:	6a39      	ldr	r1, [r7, #32]
 8004326:	68f8      	ldr	r0, [r7, #12]
 8004328:	f000 f982 	bl	8004630 <I2C_WaitOnTXEFlagUntilTimeout>
 800432c:	4603      	mov	r3, r0
 800432e:	2b00      	cmp	r3, #0
 8004330:	d00d      	beq.n	800434e <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004332:	68fb      	ldr	r3, [r7, #12]
 8004334:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004336:	2b04      	cmp	r3, #4
 8004338:	d107      	bne.n	800434a <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800433a:	68fb      	ldr	r3, [r7, #12]
 800433c:	681b      	ldr	r3, [r3, #0]
 800433e:	681a      	ldr	r2, [r3, #0]
 8004340:	68fb      	ldr	r3, [r7, #12]
 8004342:	681b      	ldr	r3, [r3, #0]
 8004344:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004348:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 800434a:	2301      	movs	r3, #1
 800434c:	e050      	b.n	80043f0 <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 800434e:	893b      	ldrh	r3, [r7, #8]
 8004350:	b2da      	uxtb	r2, r3
 8004352:	68fb      	ldr	r3, [r7, #12]
 8004354:	681b      	ldr	r3, [r3, #0]
 8004356:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004358:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800435a:	6a39      	ldr	r1, [r7, #32]
 800435c:	68f8      	ldr	r0, [r7, #12]
 800435e:	f000 f967 	bl	8004630 <I2C_WaitOnTXEFlagUntilTimeout>
 8004362:	4603      	mov	r3, r0
 8004364:	2b00      	cmp	r3, #0
 8004366:	d00d      	beq.n	8004384 <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004368:	68fb      	ldr	r3, [r7, #12]
 800436a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800436c:	2b04      	cmp	r3, #4
 800436e:	d107      	bne.n	8004380 <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004370:	68fb      	ldr	r3, [r7, #12]
 8004372:	681b      	ldr	r3, [r3, #0]
 8004374:	681a      	ldr	r2, [r3, #0]
 8004376:	68fb      	ldr	r3, [r7, #12]
 8004378:	681b      	ldr	r3, [r3, #0]
 800437a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800437e:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8004380:	2301      	movs	r3, #1
 8004382:	e035      	b.n	80043f0 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004384:	68fb      	ldr	r3, [r7, #12]
 8004386:	681b      	ldr	r3, [r3, #0]
 8004388:	681a      	ldr	r2, [r3, #0]
 800438a:	68fb      	ldr	r3, [r7, #12]
 800438c:	681b      	ldr	r3, [r3, #0]
 800438e:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8004392:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8004394:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004396:	9300      	str	r3, [sp, #0]
 8004398:	6a3b      	ldr	r3, [r7, #32]
 800439a:	2200      	movs	r2, #0
 800439c:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 80043a0:	68f8      	ldr	r0, [r7, #12]
 80043a2:	f000 f82b 	bl	80043fc <I2C_WaitOnFlagUntilTimeout>
 80043a6:	4603      	mov	r3, r0
 80043a8:	2b00      	cmp	r3, #0
 80043aa:	d00d      	beq.n	80043c8 <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80043ac:	68fb      	ldr	r3, [r7, #12]
 80043ae:	681b      	ldr	r3, [r3, #0]
 80043b0:	681b      	ldr	r3, [r3, #0]
 80043b2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80043b6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80043ba:	d103      	bne.n	80043c4 <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80043bc:	68fb      	ldr	r3, [r7, #12]
 80043be:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80043c2:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 80043c4:	2303      	movs	r3, #3
 80043c6:	e013      	b.n	80043f0 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 80043c8:	897b      	ldrh	r3, [r7, #10]
 80043ca:	b2db      	uxtb	r3, r3
 80043cc:	f043 0301 	orr.w	r3, r3, #1
 80043d0:	b2da      	uxtb	r2, r3
 80043d2:	68fb      	ldr	r3, [r7, #12]
 80043d4:	681b      	ldr	r3, [r3, #0]
 80043d6:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80043d8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80043da:	6a3a      	ldr	r2, [r7, #32]
 80043dc:	4906      	ldr	r1, [pc, #24]	@ (80043f8 <I2C_RequestMemoryRead+0x1cc>)
 80043de:	68f8      	ldr	r0, [r7, #12]
 80043e0:	f000 f886 	bl	80044f0 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80043e4:	4603      	mov	r3, r0
 80043e6:	2b00      	cmp	r3, #0
 80043e8:	d001      	beq.n	80043ee <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 80043ea:	2301      	movs	r3, #1
 80043ec:	e000      	b.n	80043f0 <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 80043ee:	2300      	movs	r3, #0
}
 80043f0:	4618      	mov	r0, r3
 80043f2:	3718      	adds	r7, #24
 80043f4:	46bd      	mov	sp, r7
 80043f6:	bd80      	pop	{r7, pc}
 80043f8:	00010002 	.word	0x00010002

080043fc <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 80043fc:	b580      	push	{r7, lr}
 80043fe:	b084      	sub	sp, #16
 8004400:	af00      	add	r7, sp, #0
 8004402:	60f8      	str	r0, [r7, #12]
 8004404:	60b9      	str	r1, [r7, #8]
 8004406:	603b      	str	r3, [r7, #0]
 8004408:	4613      	mov	r3, r2
 800440a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800440c:	e048      	b.n	80044a0 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800440e:	683b      	ldr	r3, [r7, #0]
 8004410:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8004414:	d044      	beq.n	80044a0 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004416:	f7fe fd55 	bl	8002ec4 <HAL_GetTick>
 800441a:	4602      	mov	r2, r0
 800441c:	69bb      	ldr	r3, [r7, #24]
 800441e:	1ad3      	subs	r3, r2, r3
 8004420:	683a      	ldr	r2, [r7, #0]
 8004422:	429a      	cmp	r2, r3
 8004424:	d302      	bcc.n	800442c <I2C_WaitOnFlagUntilTimeout+0x30>
 8004426:	683b      	ldr	r3, [r7, #0]
 8004428:	2b00      	cmp	r3, #0
 800442a:	d139      	bne.n	80044a0 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 800442c:	68bb      	ldr	r3, [r7, #8]
 800442e:	0c1b      	lsrs	r3, r3, #16
 8004430:	b2db      	uxtb	r3, r3
 8004432:	2b01      	cmp	r3, #1
 8004434:	d10d      	bne.n	8004452 <I2C_WaitOnFlagUntilTimeout+0x56>
 8004436:	68fb      	ldr	r3, [r7, #12]
 8004438:	681b      	ldr	r3, [r3, #0]
 800443a:	695b      	ldr	r3, [r3, #20]
 800443c:	43da      	mvns	r2, r3
 800443e:	68bb      	ldr	r3, [r7, #8]
 8004440:	4013      	ands	r3, r2
 8004442:	b29b      	uxth	r3, r3
 8004444:	2b00      	cmp	r3, #0
 8004446:	bf0c      	ite	eq
 8004448:	2301      	moveq	r3, #1
 800444a:	2300      	movne	r3, #0
 800444c:	b2db      	uxtb	r3, r3
 800444e:	461a      	mov	r2, r3
 8004450:	e00c      	b.n	800446c <I2C_WaitOnFlagUntilTimeout+0x70>
 8004452:	68fb      	ldr	r3, [r7, #12]
 8004454:	681b      	ldr	r3, [r3, #0]
 8004456:	699b      	ldr	r3, [r3, #24]
 8004458:	43da      	mvns	r2, r3
 800445a:	68bb      	ldr	r3, [r7, #8]
 800445c:	4013      	ands	r3, r2
 800445e:	b29b      	uxth	r3, r3
 8004460:	2b00      	cmp	r3, #0
 8004462:	bf0c      	ite	eq
 8004464:	2301      	moveq	r3, #1
 8004466:	2300      	movne	r3, #0
 8004468:	b2db      	uxtb	r3, r3
 800446a:	461a      	mov	r2, r3
 800446c:	79fb      	ldrb	r3, [r7, #7]
 800446e:	429a      	cmp	r2, r3
 8004470:	d116      	bne.n	80044a0 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 8004472:	68fb      	ldr	r3, [r7, #12]
 8004474:	2200      	movs	r2, #0
 8004476:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 8004478:	68fb      	ldr	r3, [r7, #12]
 800447a:	2220      	movs	r2, #32
 800447c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 8004480:	68fb      	ldr	r3, [r7, #12]
 8004482:	2200      	movs	r2, #0
 8004484:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8004488:	68fb      	ldr	r3, [r7, #12]
 800448a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800448c:	f043 0220 	orr.w	r2, r3, #32
 8004490:	68fb      	ldr	r3, [r7, #12]
 8004492:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8004494:	68fb      	ldr	r3, [r7, #12]
 8004496:	2200      	movs	r2, #0
 8004498:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 800449c:	2301      	movs	r3, #1
 800449e:	e023      	b.n	80044e8 <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80044a0:	68bb      	ldr	r3, [r7, #8]
 80044a2:	0c1b      	lsrs	r3, r3, #16
 80044a4:	b2db      	uxtb	r3, r3
 80044a6:	2b01      	cmp	r3, #1
 80044a8:	d10d      	bne.n	80044c6 <I2C_WaitOnFlagUntilTimeout+0xca>
 80044aa:	68fb      	ldr	r3, [r7, #12]
 80044ac:	681b      	ldr	r3, [r3, #0]
 80044ae:	695b      	ldr	r3, [r3, #20]
 80044b0:	43da      	mvns	r2, r3
 80044b2:	68bb      	ldr	r3, [r7, #8]
 80044b4:	4013      	ands	r3, r2
 80044b6:	b29b      	uxth	r3, r3
 80044b8:	2b00      	cmp	r3, #0
 80044ba:	bf0c      	ite	eq
 80044bc:	2301      	moveq	r3, #1
 80044be:	2300      	movne	r3, #0
 80044c0:	b2db      	uxtb	r3, r3
 80044c2:	461a      	mov	r2, r3
 80044c4:	e00c      	b.n	80044e0 <I2C_WaitOnFlagUntilTimeout+0xe4>
 80044c6:	68fb      	ldr	r3, [r7, #12]
 80044c8:	681b      	ldr	r3, [r3, #0]
 80044ca:	699b      	ldr	r3, [r3, #24]
 80044cc:	43da      	mvns	r2, r3
 80044ce:	68bb      	ldr	r3, [r7, #8]
 80044d0:	4013      	ands	r3, r2
 80044d2:	b29b      	uxth	r3, r3
 80044d4:	2b00      	cmp	r3, #0
 80044d6:	bf0c      	ite	eq
 80044d8:	2301      	moveq	r3, #1
 80044da:	2300      	movne	r3, #0
 80044dc:	b2db      	uxtb	r3, r3
 80044de:	461a      	mov	r2, r3
 80044e0:	79fb      	ldrb	r3, [r7, #7]
 80044e2:	429a      	cmp	r2, r3
 80044e4:	d093      	beq.n	800440e <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80044e6:	2300      	movs	r3, #0
}
 80044e8:	4618      	mov	r0, r3
 80044ea:	3710      	adds	r7, #16
 80044ec:	46bd      	mov	sp, r7
 80044ee:	bd80      	pop	{r7, pc}

080044f0 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 80044f0:	b580      	push	{r7, lr}
 80044f2:	b084      	sub	sp, #16
 80044f4:	af00      	add	r7, sp, #0
 80044f6:	60f8      	str	r0, [r7, #12]
 80044f8:	60b9      	str	r1, [r7, #8]
 80044fa:	607a      	str	r2, [r7, #4]
 80044fc:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80044fe:	e071      	b.n	80045e4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8004500:	68fb      	ldr	r3, [r7, #12]
 8004502:	681b      	ldr	r3, [r3, #0]
 8004504:	695b      	ldr	r3, [r3, #20]
 8004506:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800450a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800450e:	d123      	bne.n	8004558 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004510:	68fb      	ldr	r3, [r7, #12]
 8004512:	681b      	ldr	r3, [r3, #0]
 8004514:	681a      	ldr	r2, [r3, #0]
 8004516:	68fb      	ldr	r3, [r7, #12]
 8004518:	681b      	ldr	r3, [r3, #0]
 800451a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800451e:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004520:	68fb      	ldr	r3, [r7, #12]
 8004522:	681b      	ldr	r3, [r3, #0]
 8004524:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8004528:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 800452a:	68fb      	ldr	r3, [r7, #12]
 800452c:	2200      	movs	r2, #0
 800452e:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8004530:	68fb      	ldr	r3, [r7, #12]
 8004532:	2220      	movs	r2, #32
 8004534:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004538:	68fb      	ldr	r3, [r7, #12]
 800453a:	2200      	movs	r2, #0
 800453c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8004540:	68fb      	ldr	r3, [r7, #12]
 8004542:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004544:	f043 0204 	orr.w	r2, r3, #4
 8004548:	68fb      	ldr	r3, [r7, #12]
 800454a:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800454c:	68fb      	ldr	r3, [r7, #12]
 800454e:	2200      	movs	r2, #0
 8004550:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8004554:	2301      	movs	r3, #1
 8004556:	e067      	b.n	8004628 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004558:	687b      	ldr	r3, [r7, #4]
 800455a:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800455e:	d041      	beq.n	80045e4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004560:	f7fe fcb0 	bl	8002ec4 <HAL_GetTick>
 8004564:	4602      	mov	r2, r0
 8004566:	683b      	ldr	r3, [r7, #0]
 8004568:	1ad3      	subs	r3, r2, r3
 800456a:	687a      	ldr	r2, [r7, #4]
 800456c:	429a      	cmp	r2, r3
 800456e:	d302      	bcc.n	8004576 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8004570:	687b      	ldr	r3, [r7, #4]
 8004572:	2b00      	cmp	r3, #0
 8004574:	d136      	bne.n	80045e4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 8004576:	68bb      	ldr	r3, [r7, #8]
 8004578:	0c1b      	lsrs	r3, r3, #16
 800457a:	b2db      	uxtb	r3, r3
 800457c:	2b01      	cmp	r3, #1
 800457e:	d10c      	bne.n	800459a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 8004580:	68fb      	ldr	r3, [r7, #12]
 8004582:	681b      	ldr	r3, [r3, #0]
 8004584:	695b      	ldr	r3, [r3, #20]
 8004586:	43da      	mvns	r2, r3
 8004588:	68bb      	ldr	r3, [r7, #8]
 800458a:	4013      	ands	r3, r2
 800458c:	b29b      	uxth	r3, r3
 800458e:	2b00      	cmp	r3, #0
 8004590:	bf14      	ite	ne
 8004592:	2301      	movne	r3, #1
 8004594:	2300      	moveq	r3, #0
 8004596:	b2db      	uxtb	r3, r3
 8004598:	e00b      	b.n	80045b2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 800459a:	68fb      	ldr	r3, [r7, #12]
 800459c:	681b      	ldr	r3, [r3, #0]
 800459e:	699b      	ldr	r3, [r3, #24]
 80045a0:	43da      	mvns	r2, r3
 80045a2:	68bb      	ldr	r3, [r7, #8]
 80045a4:	4013      	ands	r3, r2
 80045a6:	b29b      	uxth	r3, r3
 80045a8:	2b00      	cmp	r3, #0
 80045aa:	bf14      	ite	ne
 80045ac:	2301      	movne	r3, #1
 80045ae:	2300      	moveq	r3, #0
 80045b0:	b2db      	uxtb	r3, r3
 80045b2:	2b00      	cmp	r3, #0
 80045b4:	d016      	beq.n	80045e4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 80045b6:	68fb      	ldr	r3, [r7, #12]
 80045b8:	2200      	movs	r2, #0
 80045ba:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 80045bc:	68fb      	ldr	r3, [r7, #12]
 80045be:	2220      	movs	r2, #32
 80045c0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 80045c4:	68fb      	ldr	r3, [r7, #12]
 80045c6:	2200      	movs	r2, #0
 80045c8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80045cc:	68fb      	ldr	r3, [r7, #12]
 80045ce:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80045d0:	f043 0220 	orr.w	r2, r3, #32
 80045d4:	68fb      	ldr	r3, [r7, #12]
 80045d6:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80045d8:	68fb      	ldr	r3, [r7, #12]
 80045da:	2200      	movs	r2, #0
 80045dc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80045e0:	2301      	movs	r3, #1
 80045e2:	e021      	b.n	8004628 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80045e4:	68bb      	ldr	r3, [r7, #8]
 80045e6:	0c1b      	lsrs	r3, r3, #16
 80045e8:	b2db      	uxtb	r3, r3
 80045ea:	2b01      	cmp	r3, #1
 80045ec:	d10c      	bne.n	8004608 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 80045ee:	68fb      	ldr	r3, [r7, #12]
 80045f0:	681b      	ldr	r3, [r3, #0]
 80045f2:	695b      	ldr	r3, [r3, #20]
 80045f4:	43da      	mvns	r2, r3
 80045f6:	68bb      	ldr	r3, [r7, #8]
 80045f8:	4013      	ands	r3, r2
 80045fa:	b29b      	uxth	r3, r3
 80045fc:	2b00      	cmp	r3, #0
 80045fe:	bf14      	ite	ne
 8004600:	2301      	movne	r3, #1
 8004602:	2300      	moveq	r3, #0
 8004604:	b2db      	uxtb	r3, r3
 8004606:	e00b      	b.n	8004620 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 8004608:	68fb      	ldr	r3, [r7, #12]
 800460a:	681b      	ldr	r3, [r3, #0]
 800460c:	699b      	ldr	r3, [r3, #24]
 800460e:	43da      	mvns	r2, r3
 8004610:	68bb      	ldr	r3, [r7, #8]
 8004612:	4013      	ands	r3, r2
 8004614:	b29b      	uxth	r3, r3
 8004616:	2b00      	cmp	r3, #0
 8004618:	bf14      	ite	ne
 800461a:	2301      	movne	r3, #1
 800461c:	2300      	moveq	r3, #0
 800461e:	b2db      	uxtb	r3, r3
 8004620:	2b00      	cmp	r3, #0
 8004622:	f47f af6d 	bne.w	8004500 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 8004626:	2300      	movs	r3, #0
}
 8004628:	4618      	mov	r0, r3
 800462a:	3710      	adds	r7, #16
 800462c:	46bd      	mov	sp, r7
 800462e:	bd80      	pop	{r7, pc}

08004630 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8004630:	b580      	push	{r7, lr}
 8004632:	b084      	sub	sp, #16
 8004634:	af00      	add	r7, sp, #0
 8004636:	60f8      	str	r0, [r7, #12]
 8004638:	60b9      	str	r1, [r7, #8]
 800463a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800463c:	e034      	b.n	80046a8 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 800463e:	68f8      	ldr	r0, [r7, #12]
 8004640:	f000 f8e3 	bl	800480a <I2C_IsAcknowledgeFailed>
 8004644:	4603      	mov	r3, r0
 8004646:	2b00      	cmp	r3, #0
 8004648:	d001      	beq.n	800464e <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800464a:	2301      	movs	r3, #1
 800464c:	e034      	b.n	80046b8 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800464e:	68bb      	ldr	r3, [r7, #8]
 8004650:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8004654:	d028      	beq.n	80046a8 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004656:	f7fe fc35 	bl	8002ec4 <HAL_GetTick>
 800465a:	4602      	mov	r2, r0
 800465c:	687b      	ldr	r3, [r7, #4]
 800465e:	1ad3      	subs	r3, r2, r3
 8004660:	68ba      	ldr	r2, [r7, #8]
 8004662:	429a      	cmp	r2, r3
 8004664:	d302      	bcc.n	800466c <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8004666:	68bb      	ldr	r3, [r7, #8]
 8004668:	2b00      	cmp	r3, #0
 800466a:	d11d      	bne.n	80046a8 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 800466c:	68fb      	ldr	r3, [r7, #12]
 800466e:	681b      	ldr	r3, [r3, #0]
 8004670:	695b      	ldr	r3, [r3, #20]
 8004672:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004676:	2b80      	cmp	r3, #128	@ 0x80
 8004678:	d016      	beq.n	80046a8 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 800467a:	68fb      	ldr	r3, [r7, #12]
 800467c:	2200      	movs	r2, #0
 800467e:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8004680:	68fb      	ldr	r3, [r7, #12]
 8004682:	2220      	movs	r2, #32
 8004684:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004688:	68fb      	ldr	r3, [r7, #12]
 800468a:	2200      	movs	r2, #0
 800468c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004690:	68fb      	ldr	r3, [r7, #12]
 8004692:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004694:	f043 0220 	orr.w	r2, r3, #32
 8004698:	68fb      	ldr	r3, [r7, #12]
 800469a:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800469c:	68fb      	ldr	r3, [r7, #12]
 800469e:	2200      	movs	r2, #0
 80046a0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80046a4:	2301      	movs	r3, #1
 80046a6:	e007      	b.n	80046b8 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80046a8:	68fb      	ldr	r3, [r7, #12]
 80046aa:	681b      	ldr	r3, [r3, #0]
 80046ac:	695b      	ldr	r3, [r3, #20]
 80046ae:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80046b2:	2b80      	cmp	r3, #128	@ 0x80
 80046b4:	d1c3      	bne.n	800463e <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 80046b6:	2300      	movs	r3, #0
}
 80046b8:	4618      	mov	r0, r3
 80046ba:	3710      	adds	r7, #16
 80046bc:	46bd      	mov	sp, r7
 80046be:	bd80      	pop	{r7, pc}

080046c0 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80046c0:	b580      	push	{r7, lr}
 80046c2:	b084      	sub	sp, #16
 80046c4:	af00      	add	r7, sp, #0
 80046c6:	60f8      	str	r0, [r7, #12]
 80046c8:	60b9      	str	r1, [r7, #8]
 80046ca:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80046cc:	e034      	b.n	8004738 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80046ce:	68f8      	ldr	r0, [r7, #12]
 80046d0:	f000 f89b 	bl	800480a <I2C_IsAcknowledgeFailed>
 80046d4:	4603      	mov	r3, r0
 80046d6:	2b00      	cmp	r3, #0
 80046d8:	d001      	beq.n	80046de <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80046da:	2301      	movs	r3, #1
 80046dc:	e034      	b.n	8004748 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80046de:	68bb      	ldr	r3, [r7, #8]
 80046e0:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80046e4:	d028      	beq.n	8004738 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80046e6:	f7fe fbed 	bl	8002ec4 <HAL_GetTick>
 80046ea:	4602      	mov	r2, r0
 80046ec:	687b      	ldr	r3, [r7, #4]
 80046ee:	1ad3      	subs	r3, r2, r3
 80046f0:	68ba      	ldr	r2, [r7, #8]
 80046f2:	429a      	cmp	r2, r3
 80046f4:	d302      	bcc.n	80046fc <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 80046f6:	68bb      	ldr	r3, [r7, #8]
 80046f8:	2b00      	cmp	r3, #0
 80046fa:	d11d      	bne.n	8004738 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 80046fc:	68fb      	ldr	r3, [r7, #12]
 80046fe:	681b      	ldr	r3, [r3, #0]
 8004700:	695b      	ldr	r3, [r3, #20]
 8004702:	f003 0304 	and.w	r3, r3, #4
 8004706:	2b04      	cmp	r3, #4
 8004708:	d016      	beq.n	8004738 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 800470a:	68fb      	ldr	r3, [r7, #12]
 800470c:	2200      	movs	r2, #0
 800470e:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8004710:	68fb      	ldr	r3, [r7, #12]
 8004712:	2220      	movs	r2, #32
 8004714:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004718:	68fb      	ldr	r3, [r7, #12]
 800471a:	2200      	movs	r2, #0
 800471c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004720:	68fb      	ldr	r3, [r7, #12]
 8004722:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004724:	f043 0220 	orr.w	r2, r3, #32
 8004728:	68fb      	ldr	r3, [r7, #12]
 800472a:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800472c:	68fb      	ldr	r3, [r7, #12]
 800472e:	2200      	movs	r2, #0
 8004730:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8004734:	2301      	movs	r3, #1
 8004736:	e007      	b.n	8004748 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8004738:	68fb      	ldr	r3, [r7, #12]
 800473a:	681b      	ldr	r3, [r3, #0]
 800473c:	695b      	ldr	r3, [r3, #20]
 800473e:	f003 0304 	and.w	r3, r3, #4
 8004742:	2b04      	cmp	r3, #4
 8004744:	d1c3      	bne.n	80046ce <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8004746:	2300      	movs	r3, #0
}
 8004748:	4618      	mov	r0, r3
 800474a:	3710      	adds	r7, #16
 800474c:	46bd      	mov	sp, r7
 800474e:	bd80      	pop	{r7, pc}

08004750 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8004750:	b580      	push	{r7, lr}
 8004752:	b084      	sub	sp, #16
 8004754:	af00      	add	r7, sp, #0
 8004756:	60f8      	str	r0, [r7, #12]
 8004758:	60b9      	str	r1, [r7, #8]
 800475a:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 800475c:	e049      	b.n	80047f2 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 800475e:	68fb      	ldr	r3, [r7, #12]
 8004760:	681b      	ldr	r3, [r3, #0]
 8004762:	695b      	ldr	r3, [r3, #20]
 8004764:	f003 0310 	and.w	r3, r3, #16
 8004768:	2b10      	cmp	r3, #16
 800476a:	d119      	bne.n	80047a0 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800476c:	68fb      	ldr	r3, [r7, #12]
 800476e:	681b      	ldr	r3, [r3, #0]
 8004770:	f06f 0210 	mvn.w	r2, #16
 8004774:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8004776:	68fb      	ldr	r3, [r7, #12]
 8004778:	2200      	movs	r2, #0
 800477a:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 800477c:	68fb      	ldr	r3, [r7, #12]
 800477e:	2220      	movs	r2, #32
 8004780:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004784:	68fb      	ldr	r3, [r7, #12]
 8004786:	2200      	movs	r2, #0
 8004788:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 800478c:	68fb      	ldr	r3, [r7, #12]
 800478e:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8004790:	68fb      	ldr	r3, [r7, #12]
 8004792:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8004794:	68fb      	ldr	r3, [r7, #12]
 8004796:	2200      	movs	r2, #0
 8004798:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 800479c:	2301      	movs	r3, #1
 800479e:	e030      	b.n	8004802 <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80047a0:	f7fe fb90 	bl	8002ec4 <HAL_GetTick>
 80047a4:	4602      	mov	r2, r0
 80047a6:	687b      	ldr	r3, [r7, #4]
 80047a8:	1ad3      	subs	r3, r2, r3
 80047aa:	68ba      	ldr	r2, [r7, #8]
 80047ac:	429a      	cmp	r2, r3
 80047ae:	d302      	bcc.n	80047b6 <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 80047b0:	68bb      	ldr	r3, [r7, #8]
 80047b2:	2b00      	cmp	r3, #0
 80047b4:	d11d      	bne.n	80047f2 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 80047b6:	68fb      	ldr	r3, [r7, #12]
 80047b8:	681b      	ldr	r3, [r3, #0]
 80047ba:	695b      	ldr	r3, [r3, #20]
 80047bc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80047c0:	2b40      	cmp	r3, #64	@ 0x40
 80047c2:	d016      	beq.n	80047f2 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80047c4:	68fb      	ldr	r3, [r7, #12]
 80047c6:	2200      	movs	r2, #0
 80047c8:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80047ca:	68fb      	ldr	r3, [r7, #12]
 80047cc:	2220      	movs	r2, #32
 80047ce:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80047d2:	68fb      	ldr	r3, [r7, #12]
 80047d4:	2200      	movs	r2, #0
 80047d6:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80047da:	68fb      	ldr	r3, [r7, #12]
 80047dc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80047de:	f043 0220 	orr.w	r2, r3, #32
 80047e2:	68fb      	ldr	r3, [r7, #12]
 80047e4:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80047e6:	68fb      	ldr	r3, [r7, #12]
 80047e8:	2200      	movs	r2, #0
 80047ea:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 80047ee:	2301      	movs	r3, #1
 80047f0:	e007      	b.n	8004802 <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 80047f2:	68fb      	ldr	r3, [r7, #12]
 80047f4:	681b      	ldr	r3, [r3, #0]
 80047f6:	695b      	ldr	r3, [r3, #20]
 80047f8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80047fc:	2b40      	cmp	r3, #64	@ 0x40
 80047fe:	d1ae      	bne.n	800475e <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8004800:	2300      	movs	r3, #0
}
 8004802:	4618      	mov	r0, r3
 8004804:	3710      	adds	r7, #16
 8004806:	46bd      	mov	sp, r7
 8004808:	bd80      	pop	{r7, pc}

0800480a <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 800480a:	b480      	push	{r7}
 800480c:	b083      	sub	sp, #12
 800480e:	af00      	add	r7, sp, #0
 8004810:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8004812:	687b      	ldr	r3, [r7, #4]
 8004814:	681b      	ldr	r3, [r3, #0]
 8004816:	695b      	ldr	r3, [r3, #20]
 8004818:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800481c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004820:	d11b      	bne.n	800485a <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004822:	687b      	ldr	r3, [r7, #4]
 8004824:	681b      	ldr	r3, [r3, #0]
 8004826:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 800482a:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 800482c:	687b      	ldr	r3, [r7, #4]
 800482e:	2200      	movs	r2, #0
 8004830:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8004832:	687b      	ldr	r3, [r7, #4]
 8004834:	2220      	movs	r2, #32
 8004836:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 800483a:	687b      	ldr	r3, [r7, #4]
 800483c:	2200      	movs	r2, #0
 800483e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8004842:	687b      	ldr	r3, [r7, #4]
 8004844:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004846:	f043 0204 	orr.w	r2, r3, #4
 800484a:	687b      	ldr	r3, [r7, #4]
 800484c:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800484e:	687b      	ldr	r3, [r7, #4]
 8004850:	2200      	movs	r2, #0
 8004852:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 8004856:	2301      	movs	r3, #1
 8004858:	e000      	b.n	800485c <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 800485a:	2300      	movs	r3, #0
}
 800485c:	4618      	mov	r0, r3
 800485e:	370c      	adds	r7, #12
 8004860:	46bd      	mov	sp, r7
 8004862:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004866:	4770      	bx	lr

08004868 <HAL_LTDC_Init>:
  * @param  hltdc  pointer to a LTDC_HandleTypeDef structure that contains
  *                the configuration information for the LTDC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_LTDC_Init(LTDC_HandleTypeDef *hltdc)
{
 8004868:	b580      	push	{r7, lr}
 800486a:	b084      	sub	sp, #16
 800486c:	af00      	add	r7, sp, #0
 800486e:	6078      	str	r0, [r7, #4]
  uint32_t tmp;
  uint32_t tmp1;

  /* Check the LTDC peripheral state */
  if (hltdc == NULL)
 8004870:	687b      	ldr	r3, [r7, #4]
 8004872:	2b00      	cmp	r3, #0
 8004874:	d101      	bne.n	800487a <HAL_LTDC_Init+0x12>
  {
    return HAL_ERROR;
 8004876:	2301      	movs	r3, #1
 8004878:	e0bf      	b.n	80049fa <HAL_LTDC_Init+0x192>
    }
    /* Init the low level hardware */
    hltdc->MspInitCallback(hltdc);
  }
#else
  if (hltdc->State == HAL_LTDC_STATE_RESET)
 800487a:	687b      	ldr	r3, [r7, #4]
 800487c:	f893 30a1 	ldrb.w	r3, [r3, #161]	@ 0xa1
 8004880:	b2db      	uxtb	r3, r3
 8004882:	2b00      	cmp	r3, #0
 8004884:	d106      	bne.n	8004894 <HAL_LTDC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hltdc->Lock = HAL_UNLOCKED;
 8004886:	687b      	ldr	r3, [r7, #4]
 8004888:	2200      	movs	r2, #0
 800488a:	f883 20a0 	strb.w	r2, [r3, #160]	@ 0xa0
    /* Init the low level hardware */
    HAL_LTDC_MspInit(hltdc);
 800488e:	6878      	ldr	r0, [r7, #4]
 8004890:	f7fd fbf6 	bl	8002080 <HAL_LTDC_MspInit>
  }
#endif /* USE_HAL_LTDC_REGISTER_CALLBACKS */

  /* Change LTDC peripheral state */
  hltdc->State = HAL_LTDC_STATE_BUSY;
 8004894:	687b      	ldr	r3, [r7, #4]
 8004896:	2202      	movs	r2, #2
 8004898:	f883 20a1 	strb.w	r2, [r3, #161]	@ 0xa1

  /* Configure the HS, VS, DE and PC polarity */
  hltdc->Instance->GCR &= ~(LTDC_GCR_HSPOL | LTDC_GCR_VSPOL | LTDC_GCR_DEPOL | LTDC_GCR_PCPOL);
 800489c:	687b      	ldr	r3, [r7, #4]
 800489e:	681b      	ldr	r3, [r3, #0]
 80048a0:	699a      	ldr	r2, [r3, #24]
 80048a2:	687b      	ldr	r3, [r7, #4]
 80048a4:	681b      	ldr	r3, [r3, #0]
 80048a6:	f022 4270 	bic.w	r2, r2, #4026531840	@ 0xf0000000
 80048aa:	619a      	str	r2, [r3, #24]
  hltdc->Instance->GCR |= (uint32_t)(hltdc->Init.HSPolarity | hltdc->Init.VSPolarity | \
 80048ac:	687b      	ldr	r3, [r7, #4]
 80048ae:	681b      	ldr	r3, [r3, #0]
 80048b0:	6999      	ldr	r1, [r3, #24]
 80048b2:	687b      	ldr	r3, [r7, #4]
 80048b4:	685a      	ldr	r2, [r3, #4]
 80048b6:	687b      	ldr	r3, [r7, #4]
 80048b8:	689b      	ldr	r3, [r3, #8]
 80048ba:	431a      	orrs	r2, r3
                                     hltdc->Init.DEPolarity | hltdc->Init.PCPolarity);
 80048bc:	687b      	ldr	r3, [r7, #4]
 80048be:	68db      	ldr	r3, [r3, #12]
  hltdc->Instance->GCR |= (uint32_t)(hltdc->Init.HSPolarity | hltdc->Init.VSPolarity | \
 80048c0:	431a      	orrs	r2, r3
                                     hltdc->Init.DEPolarity | hltdc->Init.PCPolarity);
 80048c2:	687b      	ldr	r3, [r7, #4]
 80048c4:	691b      	ldr	r3, [r3, #16]
 80048c6:	431a      	orrs	r2, r3
  hltdc->Instance->GCR |= (uint32_t)(hltdc->Init.HSPolarity | hltdc->Init.VSPolarity | \
 80048c8:	687b      	ldr	r3, [r7, #4]
 80048ca:	681b      	ldr	r3, [r3, #0]
 80048cc:	430a      	orrs	r2, r1
 80048ce:	619a      	str	r2, [r3, #24]

  /* Set Synchronization size */
  hltdc->Instance->SSCR &= ~(LTDC_SSCR_VSH | LTDC_SSCR_HSW);
 80048d0:	687b      	ldr	r3, [r7, #4]
 80048d2:	681b      	ldr	r3, [r3, #0]
 80048d4:	6899      	ldr	r1, [r3, #8]
 80048d6:	687b      	ldr	r3, [r7, #4]
 80048d8:	681a      	ldr	r2, [r3, #0]
 80048da:	4b4a      	ldr	r3, [pc, #296]	@ (8004a04 <HAL_LTDC_Init+0x19c>)
 80048dc:	400b      	ands	r3, r1
 80048de:	6093      	str	r3, [r2, #8]
  tmp = (hltdc->Init.HorizontalSync << 16U);
 80048e0:	687b      	ldr	r3, [r7, #4]
 80048e2:	695b      	ldr	r3, [r3, #20]
 80048e4:	041b      	lsls	r3, r3, #16
 80048e6:	60fb      	str	r3, [r7, #12]
  hltdc->Instance->SSCR |= (tmp | hltdc->Init.VerticalSync);
 80048e8:	687b      	ldr	r3, [r7, #4]
 80048ea:	681b      	ldr	r3, [r3, #0]
 80048ec:	6899      	ldr	r1, [r3, #8]
 80048ee:	687b      	ldr	r3, [r7, #4]
 80048f0:	699a      	ldr	r2, [r3, #24]
 80048f2:	68fb      	ldr	r3, [r7, #12]
 80048f4:	431a      	orrs	r2, r3
 80048f6:	687b      	ldr	r3, [r7, #4]
 80048f8:	681b      	ldr	r3, [r3, #0]
 80048fa:	430a      	orrs	r2, r1
 80048fc:	609a      	str	r2, [r3, #8]

  /* Set Accumulated Back porch */
  hltdc->Instance->BPCR &= ~(LTDC_BPCR_AVBP | LTDC_BPCR_AHBP);
 80048fe:	687b      	ldr	r3, [r7, #4]
 8004900:	681b      	ldr	r3, [r3, #0]
 8004902:	68d9      	ldr	r1, [r3, #12]
 8004904:	687b      	ldr	r3, [r7, #4]
 8004906:	681a      	ldr	r2, [r3, #0]
 8004908:	4b3e      	ldr	r3, [pc, #248]	@ (8004a04 <HAL_LTDC_Init+0x19c>)
 800490a:	400b      	ands	r3, r1
 800490c:	60d3      	str	r3, [r2, #12]
  tmp = (hltdc->Init.AccumulatedHBP << 16U);
 800490e:	687b      	ldr	r3, [r7, #4]
 8004910:	69db      	ldr	r3, [r3, #28]
 8004912:	041b      	lsls	r3, r3, #16
 8004914:	60fb      	str	r3, [r7, #12]
  hltdc->Instance->BPCR |= (tmp | hltdc->Init.AccumulatedVBP);
 8004916:	687b      	ldr	r3, [r7, #4]
 8004918:	681b      	ldr	r3, [r3, #0]
 800491a:	68d9      	ldr	r1, [r3, #12]
 800491c:	687b      	ldr	r3, [r7, #4]
 800491e:	6a1a      	ldr	r2, [r3, #32]
 8004920:	68fb      	ldr	r3, [r7, #12]
 8004922:	431a      	orrs	r2, r3
 8004924:	687b      	ldr	r3, [r7, #4]
 8004926:	681b      	ldr	r3, [r3, #0]
 8004928:	430a      	orrs	r2, r1
 800492a:	60da      	str	r2, [r3, #12]

  /* Set Accumulated Active Width */
  hltdc->Instance->AWCR &= ~(LTDC_AWCR_AAH | LTDC_AWCR_AAW);
 800492c:	687b      	ldr	r3, [r7, #4]
 800492e:	681b      	ldr	r3, [r3, #0]
 8004930:	6919      	ldr	r1, [r3, #16]
 8004932:	687b      	ldr	r3, [r7, #4]
 8004934:	681a      	ldr	r2, [r3, #0]
 8004936:	4b33      	ldr	r3, [pc, #204]	@ (8004a04 <HAL_LTDC_Init+0x19c>)
 8004938:	400b      	ands	r3, r1
 800493a:	6113      	str	r3, [r2, #16]
  tmp = (hltdc->Init.AccumulatedActiveW << 16U);
 800493c:	687b      	ldr	r3, [r7, #4]
 800493e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004940:	041b      	lsls	r3, r3, #16
 8004942:	60fb      	str	r3, [r7, #12]
  hltdc->Instance->AWCR |= (tmp | hltdc->Init.AccumulatedActiveH);
 8004944:	687b      	ldr	r3, [r7, #4]
 8004946:	681b      	ldr	r3, [r3, #0]
 8004948:	6919      	ldr	r1, [r3, #16]
 800494a:	687b      	ldr	r3, [r7, #4]
 800494c:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800494e:	68fb      	ldr	r3, [r7, #12]
 8004950:	431a      	orrs	r2, r3
 8004952:	687b      	ldr	r3, [r7, #4]
 8004954:	681b      	ldr	r3, [r3, #0]
 8004956:	430a      	orrs	r2, r1
 8004958:	611a      	str	r2, [r3, #16]

  /* Set Total Width */
  hltdc->Instance->TWCR &= ~(LTDC_TWCR_TOTALH | LTDC_TWCR_TOTALW);
 800495a:	687b      	ldr	r3, [r7, #4]
 800495c:	681b      	ldr	r3, [r3, #0]
 800495e:	6959      	ldr	r1, [r3, #20]
 8004960:	687b      	ldr	r3, [r7, #4]
 8004962:	681a      	ldr	r2, [r3, #0]
 8004964:	4b27      	ldr	r3, [pc, #156]	@ (8004a04 <HAL_LTDC_Init+0x19c>)
 8004966:	400b      	ands	r3, r1
 8004968:	6153      	str	r3, [r2, #20]
  tmp = (hltdc->Init.TotalWidth << 16U);
 800496a:	687b      	ldr	r3, [r7, #4]
 800496c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800496e:	041b      	lsls	r3, r3, #16
 8004970:	60fb      	str	r3, [r7, #12]
  hltdc->Instance->TWCR |= (tmp | hltdc->Init.TotalHeigh);
 8004972:	687b      	ldr	r3, [r7, #4]
 8004974:	681b      	ldr	r3, [r3, #0]
 8004976:	6959      	ldr	r1, [r3, #20]
 8004978:	687b      	ldr	r3, [r7, #4]
 800497a:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800497c:	68fb      	ldr	r3, [r7, #12]
 800497e:	431a      	orrs	r2, r3
 8004980:	687b      	ldr	r3, [r7, #4]
 8004982:	681b      	ldr	r3, [r3, #0]
 8004984:	430a      	orrs	r2, r1
 8004986:	615a      	str	r2, [r3, #20]

  /* Set the background color value */
  tmp = ((uint32_t)(hltdc->Init.Backcolor.Green) << 8U);
 8004988:	687b      	ldr	r3, [r7, #4]
 800498a:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 800498e:	021b      	lsls	r3, r3, #8
 8004990:	60fb      	str	r3, [r7, #12]
  tmp1 = ((uint32_t)(hltdc->Init.Backcolor.Red) << 16U);
 8004992:	687b      	ldr	r3, [r7, #4]
 8004994:	f893 3036 	ldrb.w	r3, [r3, #54]	@ 0x36
 8004998:	041b      	lsls	r3, r3, #16
 800499a:	60bb      	str	r3, [r7, #8]
  hltdc->Instance->BCCR &= ~(LTDC_BCCR_BCBLUE | LTDC_BCCR_BCGREEN | LTDC_BCCR_BCRED);
 800499c:	687b      	ldr	r3, [r7, #4]
 800499e:	681b      	ldr	r3, [r3, #0]
 80049a0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80049a2:	687b      	ldr	r3, [r7, #4]
 80049a4:	681b      	ldr	r3, [r3, #0]
 80049a6:	f002 427f 	and.w	r2, r2, #4278190080	@ 0xff000000
 80049aa:	62da      	str	r2, [r3, #44]	@ 0x2c
  hltdc->Instance->BCCR |= (tmp1 | tmp | hltdc->Init.Backcolor.Blue);
 80049ac:	687b      	ldr	r3, [r7, #4]
 80049ae:	681b      	ldr	r3, [r3, #0]
 80049b0:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 80049b2:	68ba      	ldr	r2, [r7, #8]
 80049b4:	68fb      	ldr	r3, [r7, #12]
 80049b6:	4313      	orrs	r3, r2
 80049b8:	687a      	ldr	r2, [r7, #4]
 80049ba:	f892 2034 	ldrb.w	r2, [r2, #52]	@ 0x34
 80049be:	431a      	orrs	r2, r3
 80049c0:	687b      	ldr	r3, [r7, #4]
 80049c2:	681b      	ldr	r3, [r3, #0]
 80049c4:	430a      	orrs	r2, r1
 80049c6:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Enable the Transfer Error and FIFO underrun interrupts */
  __HAL_LTDC_ENABLE_IT(hltdc, LTDC_IT_TE | LTDC_IT_FU);
 80049c8:	687b      	ldr	r3, [r7, #4]
 80049ca:	681b      	ldr	r3, [r3, #0]
 80049cc:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80049ce:	687b      	ldr	r3, [r7, #4]
 80049d0:	681b      	ldr	r3, [r3, #0]
 80049d2:	f042 0206 	orr.w	r2, r2, #6
 80049d6:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Enable LTDC by setting LTDCEN bit */
  __HAL_LTDC_ENABLE(hltdc);
 80049d8:	687b      	ldr	r3, [r7, #4]
 80049da:	681b      	ldr	r3, [r3, #0]
 80049dc:	699a      	ldr	r2, [r3, #24]
 80049de:	687b      	ldr	r3, [r7, #4]
 80049e0:	681b      	ldr	r3, [r3, #0]
 80049e2:	f042 0201 	orr.w	r2, r2, #1
 80049e6:	619a      	str	r2, [r3, #24]

  /* Initialize the error code */
  hltdc->ErrorCode = HAL_LTDC_ERROR_NONE;
 80049e8:	687b      	ldr	r3, [r7, #4]
 80049ea:	2200      	movs	r2, #0
 80049ec:	f8c3 20a4 	str.w	r2, [r3, #164]	@ 0xa4

  /* Initialize the LTDC state*/
  hltdc->State = HAL_LTDC_STATE_READY;
 80049f0:	687b      	ldr	r3, [r7, #4]
 80049f2:	2201      	movs	r2, #1
 80049f4:	f883 20a1 	strb.w	r2, [r3, #161]	@ 0xa1

  return HAL_OK;
 80049f8:	2300      	movs	r3, #0
}
 80049fa:	4618      	mov	r0, r3
 80049fc:	3710      	adds	r7, #16
 80049fe:	46bd      	mov	sp, r7
 8004a00:	bd80      	pop	{r7, pc}
 8004a02:	bf00      	nop
 8004a04:	f000f800 	.word	0xf000f800

08004a08 <HAL_LTDC_ConfigLayer>:
  *                    This parameter can be one of the following values:
  *                    LTDC_LAYER_1 (0) or LTDC_LAYER_2 (1)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_LTDC_ConfigLayer(LTDC_HandleTypeDef *hltdc, LTDC_LayerCfgTypeDef *pLayerCfg, uint32_t LayerIdx)
{
 8004a08:	b5b0      	push	{r4, r5, r7, lr}
 8004a0a:	b084      	sub	sp, #16
 8004a0c:	af00      	add	r7, sp, #0
 8004a0e:	60f8      	str	r0, [r7, #12]
 8004a10:	60b9      	str	r1, [r7, #8]
 8004a12:	607a      	str	r2, [r7, #4]
  assert_param(IS_LTDC_BLENDING_FACTOR2(pLayerCfg->BlendingFactor2));
  assert_param(IS_LTDC_CFBLL(pLayerCfg->ImageWidth));
  assert_param(IS_LTDC_CFBLNBR(pLayerCfg->ImageHeight));

  /* Process locked */
  __HAL_LOCK(hltdc);
 8004a14:	68fb      	ldr	r3, [r7, #12]
 8004a16:	f893 30a0 	ldrb.w	r3, [r3, #160]	@ 0xa0
 8004a1a:	2b01      	cmp	r3, #1
 8004a1c:	d101      	bne.n	8004a22 <HAL_LTDC_ConfigLayer+0x1a>
 8004a1e:	2302      	movs	r3, #2
 8004a20:	e02c      	b.n	8004a7c <HAL_LTDC_ConfigLayer+0x74>
 8004a22:	68fb      	ldr	r3, [r7, #12]
 8004a24:	2201      	movs	r2, #1
 8004a26:	f883 20a0 	strb.w	r2, [r3, #160]	@ 0xa0

  /* Change LTDC peripheral state */
  hltdc->State = HAL_LTDC_STATE_BUSY;
 8004a2a:	68fb      	ldr	r3, [r7, #12]
 8004a2c:	2202      	movs	r2, #2
 8004a2e:	f883 20a1 	strb.w	r2, [r3, #161]	@ 0xa1

  /* Copy new layer configuration into handle structure */
  hltdc->LayerCfg[LayerIdx] = *pLayerCfg;
 8004a32:	68fa      	ldr	r2, [r7, #12]
 8004a34:	687b      	ldr	r3, [r7, #4]
 8004a36:	2134      	movs	r1, #52	@ 0x34
 8004a38:	fb01 f303 	mul.w	r3, r1, r3
 8004a3c:	4413      	add	r3, r2
 8004a3e:	f103 0238 	add.w	r2, r3, #56	@ 0x38
 8004a42:	68bb      	ldr	r3, [r7, #8]
 8004a44:	4614      	mov	r4, r2
 8004a46:	461d      	mov	r5, r3
 8004a48:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8004a4a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8004a4c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8004a4e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8004a50:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8004a52:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8004a54:	682b      	ldr	r3, [r5, #0]
 8004a56:	6023      	str	r3, [r4, #0]

  /* Configure the LTDC Layer */
  LTDC_SetConfig(hltdc, pLayerCfg, LayerIdx);
 8004a58:	687a      	ldr	r2, [r7, #4]
 8004a5a:	68b9      	ldr	r1, [r7, #8]
 8004a5c:	68f8      	ldr	r0, [r7, #12]
 8004a5e:	f000 f811 	bl	8004a84 <LTDC_SetConfig>

  /* Set the Immediate Reload type */
  hltdc->Instance->SRCR = LTDC_SRCR_IMR;
 8004a62:	68fb      	ldr	r3, [r7, #12]
 8004a64:	681b      	ldr	r3, [r3, #0]
 8004a66:	2201      	movs	r2, #1
 8004a68:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Initialize the LTDC state*/
  hltdc->State  = HAL_LTDC_STATE_READY;
 8004a6a:	68fb      	ldr	r3, [r7, #12]
 8004a6c:	2201      	movs	r2, #1
 8004a6e:	f883 20a1 	strb.w	r2, [r3, #161]	@ 0xa1

  /* Process unlocked */
  __HAL_UNLOCK(hltdc);
 8004a72:	68fb      	ldr	r3, [r7, #12]
 8004a74:	2200      	movs	r2, #0
 8004a76:	f883 20a0 	strb.w	r2, [r3, #160]	@ 0xa0

  return HAL_OK;
 8004a7a:	2300      	movs	r3, #0
}
 8004a7c:	4618      	mov	r0, r3
 8004a7e:	3710      	adds	r7, #16
 8004a80:	46bd      	mov	sp, r7
 8004a82:	bdb0      	pop	{r4, r5, r7, pc}

08004a84 <LTDC_SetConfig>:
  * @param  LayerIdx  LTDC Layer index.
  *                   This parameter can be one of the following values: LTDC_LAYER_1 (0) or LTDC_LAYER_2 (1)
  * @retval None
  */
static void LTDC_SetConfig(LTDC_HandleTypeDef *hltdc, LTDC_LayerCfgTypeDef *pLayerCfg, uint32_t LayerIdx)
{
 8004a84:	b480      	push	{r7}
 8004a86:	b089      	sub	sp, #36	@ 0x24
 8004a88:	af00      	add	r7, sp, #0
 8004a8a:	60f8      	str	r0, [r7, #12]
 8004a8c:	60b9      	str	r1, [r7, #8]
 8004a8e:	607a      	str	r2, [r7, #4]
  uint32_t tmp;
  uint32_t tmp1;
  uint32_t tmp2;

  /* Configure the horizontal start and stop position */
  tmp = ((pLayerCfg->WindowX1 + ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U)) << 16U);
 8004a90:	68bb      	ldr	r3, [r7, #8]
 8004a92:	685a      	ldr	r2, [r3, #4]
 8004a94:	68fb      	ldr	r3, [r7, #12]
 8004a96:	681b      	ldr	r3, [r3, #0]
 8004a98:	68db      	ldr	r3, [r3, #12]
 8004a9a:	0c1b      	lsrs	r3, r3, #16
 8004a9c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004aa0:	4413      	add	r3, r2
 8004aa2:	041b      	lsls	r3, r3, #16
 8004aa4:	61fb      	str	r3, [r7, #28]
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR &= ~(LTDC_LxWHPCR_WHSTPOS | LTDC_LxWHPCR_WHSPPOS);
 8004aa6:	68fb      	ldr	r3, [r7, #12]
 8004aa8:	681b      	ldr	r3, [r3, #0]
 8004aaa:	461a      	mov	r2, r3
 8004aac:	687b      	ldr	r3, [r7, #4]
 8004aae:	01db      	lsls	r3, r3, #7
 8004ab0:	4413      	add	r3, r2
 8004ab2:	3384      	adds	r3, #132	@ 0x84
 8004ab4:	685b      	ldr	r3, [r3, #4]
 8004ab6:	68fa      	ldr	r2, [r7, #12]
 8004ab8:	6812      	ldr	r2, [r2, #0]
 8004aba:	4611      	mov	r1, r2
 8004abc:	687a      	ldr	r2, [r7, #4]
 8004abe:	01d2      	lsls	r2, r2, #7
 8004ac0:	440a      	add	r2, r1
 8004ac2:	3284      	adds	r2, #132	@ 0x84
 8004ac4:	f403 4370 	and.w	r3, r3, #61440	@ 0xf000
 8004ac8:	6053      	str	r3, [r2, #4]
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR = ((pLayerCfg->WindowX0 + \
 8004aca:	68bb      	ldr	r3, [r7, #8]
 8004acc:	681a      	ldr	r2, [r3, #0]
                                         ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U) + 1U) | tmp);
 8004ace:	68fb      	ldr	r3, [r7, #12]
 8004ad0:	681b      	ldr	r3, [r3, #0]
 8004ad2:	68db      	ldr	r3, [r3, #12]
 8004ad4:	0c1b      	lsrs	r3, r3, #16
 8004ad6:	f3c3 030b 	ubfx	r3, r3, #0, #12
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR = ((pLayerCfg->WindowX0 + \
 8004ada:	4413      	add	r3, r2
                                         ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U) + 1U) | tmp);
 8004adc:	1c5a      	adds	r2, r3, #1
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR = ((pLayerCfg->WindowX0 + \
 8004ade:	68fb      	ldr	r3, [r7, #12]
 8004ae0:	681b      	ldr	r3, [r3, #0]
 8004ae2:	4619      	mov	r1, r3
 8004ae4:	687b      	ldr	r3, [r7, #4]
 8004ae6:	01db      	lsls	r3, r3, #7
 8004ae8:	440b      	add	r3, r1
 8004aea:	3384      	adds	r3, #132	@ 0x84
 8004aec:	4619      	mov	r1, r3
                                         ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U) + 1U) | tmp);
 8004aee:	69fb      	ldr	r3, [r7, #28]
 8004af0:	4313      	orrs	r3, r2
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR = ((pLayerCfg->WindowX0 + \
 8004af2:	604b      	str	r3, [r1, #4]

  /* Configure the vertical start and stop position */
  tmp = ((pLayerCfg->WindowY1 + (hltdc->Instance->BPCR & LTDC_BPCR_AVBP)) << 16U);
 8004af4:	68bb      	ldr	r3, [r7, #8]
 8004af6:	68da      	ldr	r2, [r3, #12]
 8004af8:	68fb      	ldr	r3, [r7, #12]
 8004afa:	681b      	ldr	r3, [r3, #0]
 8004afc:	68db      	ldr	r3, [r3, #12]
 8004afe:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8004b02:	4413      	add	r3, r2
 8004b04:	041b      	lsls	r3, r3, #16
 8004b06:	61fb      	str	r3, [r7, #28]
  LTDC_LAYER(hltdc, LayerIdx)->WVPCR &= ~(LTDC_LxWVPCR_WVSTPOS | LTDC_LxWVPCR_WVSPPOS);
 8004b08:	68fb      	ldr	r3, [r7, #12]
 8004b0a:	681b      	ldr	r3, [r3, #0]
 8004b0c:	461a      	mov	r2, r3
 8004b0e:	687b      	ldr	r3, [r7, #4]
 8004b10:	01db      	lsls	r3, r3, #7
 8004b12:	4413      	add	r3, r2
 8004b14:	3384      	adds	r3, #132	@ 0x84
 8004b16:	689b      	ldr	r3, [r3, #8]
 8004b18:	68fa      	ldr	r2, [r7, #12]
 8004b1a:	6812      	ldr	r2, [r2, #0]
 8004b1c:	4611      	mov	r1, r2
 8004b1e:	687a      	ldr	r2, [r7, #4]
 8004b20:	01d2      	lsls	r2, r2, #7
 8004b22:	440a      	add	r2, r1
 8004b24:	3284      	adds	r2, #132	@ 0x84
 8004b26:	f403 4370 	and.w	r3, r3, #61440	@ 0xf000
 8004b2a:	6093      	str	r3, [r2, #8]
  LTDC_LAYER(hltdc, LayerIdx)->WVPCR  = ((pLayerCfg->WindowY0 + (hltdc->Instance->BPCR & LTDC_BPCR_AVBP) + 1U) | tmp);
 8004b2c:	68bb      	ldr	r3, [r7, #8]
 8004b2e:	689a      	ldr	r2, [r3, #8]
 8004b30:	68fb      	ldr	r3, [r7, #12]
 8004b32:	681b      	ldr	r3, [r3, #0]
 8004b34:	68db      	ldr	r3, [r3, #12]
 8004b36:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8004b3a:	4413      	add	r3, r2
 8004b3c:	1c5a      	adds	r2, r3, #1
 8004b3e:	68fb      	ldr	r3, [r7, #12]
 8004b40:	681b      	ldr	r3, [r3, #0]
 8004b42:	4619      	mov	r1, r3
 8004b44:	687b      	ldr	r3, [r7, #4]
 8004b46:	01db      	lsls	r3, r3, #7
 8004b48:	440b      	add	r3, r1
 8004b4a:	3384      	adds	r3, #132	@ 0x84
 8004b4c:	4619      	mov	r1, r3
 8004b4e:	69fb      	ldr	r3, [r7, #28]
 8004b50:	4313      	orrs	r3, r2
 8004b52:	608b      	str	r3, [r1, #8]

  /* Specifies the pixel format */
  LTDC_LAYER(hltdc, LayerIdx)->PFCR &= ~(LTDC_LxPFCR_PF);
 8004b54:	68fb      	ldr	r3, [r7, #12]
 8004b56:	681b      	ldr	r3, [r3, #0]
 8004b58:	461a      	mov	r2, r3
 8004b5a:	687b      	ldr	r3, [r7, #4]
 8004b5c:	01db      	lsls	r3, r3, #7
 8004b5e:	4413      	add	r3, r2
 8004b60:	3384      	adds	r3, #132	@ 0x84
 8004b62:	691b      	ldr	r3, [r3, #16]
 8004b64:	68fa      	ldr	r2, [r7, #12]
 8004b66:	6812      	ldr	r2, [r2, #0]
 8004b68:	4611      	mov	r1, r2
 8004b6a:	687a      	ldr	r2, [r7, #4]
 8004b6c:	01d2      	lsls	r2, r2, #7
 8004b6e:	440a      	add	r2, r1
 8004b70:	3284      	adds	r2, #132	@ 0x84
 8004b72:	f023 0307 	bic.w	r3, r3, #7
 8004b76:	6113      	str	r3, [r2, #16]
  LTDC_LAYER(hltdc, LayerIdx)->PFCR = (pLayerCfg->PixelFormat);
 8004b78:	68fb      	ldr	r3, [r7, #12]
 8004b7a:	681b      	ldr	r3, [r3, #0]
 8004b7c:	461a      	mov	r2, r3
 8004b7e:	687b      	ldr	r3, [r7, #4]
 8004b80:	01db      	lsls	r3, r3, #7
 8004b82:	4413      	add	r3, r2
 8004b84:	3384      	adds	r3, #132	@ 0x84
 8004b86:	461a      	mov	r2, r3
 8004b88:	68bb      	ldr	r3, [r7, #8]
 8004b8a:	691b      	ldr	r3, [r3, #16]
 8004b8c:	6113      	str	r3, [r2, #16]

  /* Configure the default color values */
  tmp = ((uint32_t)(pLayerCfg->Backcolor.Green) << 8U);
 8004b8e:	68bb      	ldr	r3, [r7, #8]
 8004b90:	f893 3031 	ldrb.w	r3, [r3, #49]	@ 0x31
 8004b94:	021b      	lsls	r3, r3, #8
 8004b96:	61fb      	str	r3, [r7, #28]
  tmp1 = ((uint32_t)(pLayerCfg->Backcolor.Red) << 16U);
 8004b98:	68bb      	ldr	r3, [r7, #8]
 8004b9a:	f893 3032 	ldrb.w	r3, [r3, #50]	@ 0x32
 8004b9e:	041b      	lsls	r3, r3, #16
 8004ba0:	61bb      	str	r3, [r7, #24]
  tmp2 = (pLayerCfg->Alpha0 << 24U);
 8004ba2:	68bb      	ldr	r3, [r7, #8]
 8004ba4:	699b      	ldr	r3, [r3, #24]
 8004ba6:	061b      	lsls	r3, r3, #24
 8004ba8:	617b      	str	r3, [r7, #20]
  LTDC_LAYER(hltdc, LayerIdx)->DCCR &= ~(LTDC_LxDCCR_DCBLUE | LTDC_LxDCCR_DCGREEN | LTDC_LxDCCR_DCRED |
 8004baa:	68fb      	ldr	r3, [r7, #12]
 8004bac:	681b      	ldr	r3, [r3, #0]
 8004bae:	461a      	mov	r2, r3
 8004bb0:	687b      	ldr	r3, [r7, #4]
 8004bb2:	01db      	lsls	r3, r3, #7
 8004bb4:	4413      	add	r3, r2
 8004bb6:	3384      	adds	r3, #132	@ 0x84
 8004bb8:	699b      	ldr	r3, [r3, #24]
 8004bba:	68fb      	ldr	r3, [r7, #12]
 8004bbc:	681b      	ldr	r3, [r3, #0]
 8004bbe:	461a      	mov	r2, r3
 8004bc0:	687b      	ldr	r3, [r7, #4]
 8004bc2:	01db      	lsls	r3, r3, #7
 8004bc4:	4413      	add	r3, r2
 8004bc6:	3384      	adds	r3, #132	@ 0x84
 8004bc8:	461a      	mov	r2, r3
 8004bca:	2300      	movs	r3, #0
 8004bcc:	6193      	str	r3, [r2, #24]
                                         LTDC_LxDCCR_DCALPHA);
  LTDC_LAYER(hltdc, LayerIdx)->DCCR = (pLayerCfg->Backcolor.Blue | tmp | tmp1 | tmp2);
 8004bce:	68bb      	ldr	r3, [r7, #8]
 8004bd0:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8004bd4:	461a      	mov	r2, r3
 8004bd6:	69fb      	ldr	r3, [r7, #28]
 8004bd8:	431a      	orrs	r2, r3
 8004bda:	69bb      	ldr	r3, [r7, #24]
 8004bdc:	431a      	orrs	r2, r3
 8004bde:	68fb      	ldr	r3, [r7, #12]
 8004be0:	681b      	ldr	r3, [r3, #0]
 8004be2:	4619      	mov	r1, r3
 8004be4:	687b      	ldr	r3, [r7, #4]
 8004be6:	01db      	lsls	r3, r3, #7
 8004be8:	440b      	add	r3, r1
 8004bea:	3384      	adds	r3, #132	@ 0x84
 8004bec:	4619      	mov	r1, r3
 8004bee:	697b      	ldr	r3, [r7, #20]
 8004bf0:	4313      	orrs	r3, r2
 8004bf2:	618b      	str	r3, [r1, #24]

  /* Specifies the constant alpha value */
  LTDC_LAYER(hltdc, LayerIdx)->CACR &= ~(LTDC_LxCACR_CONSTA);
 8004bf4:	68fb      	ldr	r3, [r7, #12]
 8004bf6:	681b      	ldr	r3, [r3, #0]
 8004bf8:	461a      	mov	r2, r3
 8004bfa:	687b      	ldr	r3, [r7, #4]
 8004bfc:	01db      	lsls	r3, r3, #7
 8004bfe:	4413      	add	r3, r2
 8004c00:	3384      	adds	r3, #132	@ 0x84
 8004c02:	695b      	ldr	r3, [r3, #20]
 8004c04:	68fa      	ldr	r2, [r7, #12]
 8004c06:	6812      	ldr	r2, [r2, #0]
 8004c08:	4611      	mov	r1, r2
 8004c0a:	687a      	ldr	r2, [r7, #4]
 8004c0c:	01d2      	lsls	r2, r2, #7
 8004c0e:	440a      	add	r2, r1
 8004c10:	3284      	adds	r2, #132	@ 0x84
 8004c12:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8004c16:	6153      	str	r3, [r2, #20]
  LTDC_LAYER(hltdc, LayerIdx)->CACR = (pLayerCfg->Alpha);
 8004c18:	68fb      	ldr	r3, [r7, #12]
 8004c1a:	681b      	ldr	r3, [r3, #0]
 8004c1c:	461a      	mov	r2, r3
 8004c1e:	687b      	ldr	r3, [r7, #4]
 8004c20:	01db      	lsls	r3, r3, #7
 8004c22:	4413      	add	r3, r2
 8004c24:	3384      	adds	r3, #132	@ 0x84
 8004c26:	461a      	mov	r2, r3
 8004c28:	68bb      	ldr	r3, [r7, #8]
 8004c2a:	695b      	ldr	r3, [r3, #20]
 8004c2c:	6153      	str	r3, [r2, #20]

  /* Specifies the blending factors */
  LTDC_LAYER(hltdc, LayerIdx)->BFCR &= ~(LTDC_LxBFCR_BF2 | LTDC_LxBFCR_BF1);
 8004c2e:	68fb      	ldr	r3, [r7, #12]
 8004c30:	681b      	ldr	r3, [r3, #0]
 8004c32:	461a      	mov	r2, r3
 8004c34:	687b      	ldr	r3, [r7, #4]
 8004c36:	01db      	lsls	r3, r3, #7
 8004c38:	4413      	add	r3, r2
 8004c3a:	3384      	adds	r3, #132	@ 0x84
 8004c3c:	69db      	ldr	r3, [r3, #28]
 8004c3e:	68fa      	ldr	r2, [r7, #12]
 8004c40:	6812      	ldr	r2, [r2, #0]
 8004c42:	4611      	mov	r1, r2
 8004c44:	687a      	ldr	r2, [r7, #4]
 8004c46:	01d2      	lsls	r2, r2, #7
 8004c48:	440a      	add	r2, r1
 8004c4a:	3284      	adds	r2, #132	@ 0x84
 8004c4c:	f423 63e0 	bic.w	r3, r3, #1792	@ 0x700
 8004c50:	f023 0307 	bic.w	r3, r3, #7
 8004c54:	61d3      	str	r3, [r2, #28]
  LTDC_LAYER(hltdc, LayerIdx)->BFCR = (pLayerCfg->BlendingFactor1 | pLayerCfg->BlendingFactor2);
 8004c56:	68bb      	ldr	r3, [r7, #8]
 8004c58:	69da      	ldr	r2, [r3, #28]
 8004c5a:	68bb      	ldr	r3, [r7, #8]
 8004c5c:	6a1b      	ldr	r3, [r3, #32]
 8004c5e:	68f9      	ldr	r1, [r7, #12]
 8004c60:	6809      	ldr	r1, [r1, #0]
 8004c62:	4608      	mov	r0, r1
 8004c64:	6879      	ldr	r1, [r7, #4]
 8004c66:	01c9      	lsls	r1, r1, #7
 8004c68:	4401      	add	r1, r0
 8004c6a:	3184      	adds	r1, #132	@ 0x84
 8004c6c:	4313      	orrs	r3, r2
 8004c6e:	61cb      	str	r3, [r1, #28]

  /* Configure the color frame buffer start address */
  LTDC_LAYER(hltdc, LayerIdx)->CFBAR &= ~(LTDC_LxCFBAR_CFBADD);
 8004c70:	68fb      	ldr	r3, [r7, #12]
 8004c72:	681b      	ldr	r3, [r3, #0]
 8004c74:	461a      	mov	r2, r3
 8004c76:	687b      	ldr	r3, [r7, #4]
 8004c78:	01db      	lsls	r3, r3, #7
 8004c7a:	4413      	add	r3, r2
 8004c7c:	3384      	adds	r3, #132	@ 0x84
 8004c7e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004c80:	68fb      	ldr	r3, [r7, #12]
 8004c82:	681b      	ldr	r3, [r3, #0]
 8004c84:	461a      	mov	r2, r3
 8004c86:	687b      	ldr	r3, [r7, #4]
 8004c88:	01db      	lsls	r3, r3, #7
 8004c8a:	4413      	add	r3, r2
 8004c8c:	3384      	adds	r3, #132	@ 0x84
 8004c8e:	461a      	mov	r2, r3
 8004c90:	2300      	movs	r3, #0
 8004c92:	6293      	str	r3, [r2, #40]	@ 0x28
  LTDC_LAYER(hltdc, LayerIdx)->CFBAR = (pLayerCfg->FBStartAdress);
 8004c94:	68fb      	ldr	r3, [r7, #12]
 8004c96:	681b      	ldr	r3, [r3, #0]
 8004c98:	461a      	mov	r2, r3
 8004c9a:	687b      	ldr	r3, [r7, #4]
 8004c9c:	01db      	lsls	r3, r3, #7
 8004c9e:	4413      	add	r3, r2
 8004ca0:	3384      	adds	r3, #132	@ 0x84
 8004ca2:	461a      	mov	r2, r3
 8004ca4:	68bb      	ldr	r3, [r7, #8]
 8004ca6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004ca8:	6293      	str	r3, [r2, #40]	@ 0x28

  if (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB8888)
 8004caa:	68bb      	ldr	r3, [r7, #8]
 8004cac:	691b      	ldr	r3, [r3, #16]
 8004cae:	2b00      	cmp	r3, #0
 8004cb0:	d102      	bne.n	8004cb8 <LTDC_SetConfig+0x234>
  {
    tmp = 4U;
 8004cb2:	2304      	movs	r3, #4
 8004cb4:	61fb      	str	r3, [r7, #28]
 8004cb6:	e01b      	b.n	8004cf0 <LTDC_SetConfig+0x26c>
  }
  else if (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_RGB888)
 8004cb8:	68bb      	ldr	r3, [r7, #8]
 8004cba:	691b      	ldr	r3, [r3, #16]
 8004cbc:	2b01      	cmp	r3, #1
 8004cbe:	d102      	bne.n	8004cc6 <LTDC_SetConfig+0x242>
  {
    tmp = 3U;
 8004cc0:	2303      	movs	r3, #3
 8004cc2:	61fb      	str	r3, [r7, #28]
 8004cc4:	e014      	b.n	8004cf0 <LTDC_SetConfig+0x26c>
  }
  else if ((pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB4444) || \
 8004cc6:	68bb      	ldr	r3, [r7, #8]
 8004cc8:	691b      	ldr	r3, [r3, #16]
 8004cca:	2b04      	cmp	r3, #4
 8004ccc:	d00b      	beq.n	8004ce6 <LTDC_SetConfig+0x262>
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_RGB565)   || \
 8004cce:	68bb      	ldr	r3, [r7, #8]
 8004cd0:	691b      	ldr	r3, [r3, #16]
  else if ((pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB4444) || \
 8004cd2:	2b02      	cmp	r3, #2
 8004cd4:	d007      	beq.n	8004ce6 <LTDC_SetConfig+0x262>
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB1555) || \
 8004cd6:	68bb      	ldr	r3, [r7, #8]
 8004cd8:	691b      	ldr	r3, [r3, #16]
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_RGB565)   || \
 8004cda:	2b03      	cmp	r3, #3
 8004cdc:	d003      	beq.n	8004ce6 <LTDC_SetConfig+0x262>
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_AL88))
 8004cde:	68bb      	ldr	r3, [r7, #8]
 8004ce0:	691b      	ldr	r3, [r3, #16]
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB1555) || \
 8004ce2:	2b07      	cmp	r3, #7
 8004ce4:	d102      	bne.n	8004cec <LTDC_SetConfig+0x268>
  {
    tmp = 2U;
 8004ce6:	2302      	movs	r3, #2
 8004ce8:	61fb      	str	r3, [r7, #28]
 8004cea:	e001      	b.n	8004cf0 <LTDC_SetConfig+0x26c>
  }
  else
  {
    tmp = 1U;
 8004cec:	2301      	movs	r3, #1
 8004cee:	61fb      	str	r3, [r7, #28]
  }

  /* Configure the color frame buffer pitch in byte */
  LTDC_LAYER(hltdc, LayerIdx)->CFBLR  &= ~(LTDC_LxCFBLR_CFBLL | LTDC_LxCFBLR_CFBP);
 8004cf0:	68fb      	ldr	r3, [r7, #12]
 8004cf2:	681b      	ldr	r3, [r3, #0]
 8004cf4:	461a      	mov	r2, r3
 8004cf6:	687b      	ldr	r3, [r7, #4]
 8004cf8:	01db      	lsls	r3, r3, #7
 8004cfa:	4413      	add	r3, r2
 8004cfc:	3384      	adds	r3, #132	@ 0x84
 8004cfe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004d00:	68fa      	ldr	r2, [r7, #12]
 8004d02:	6812      	ldr	r2, [r2, #0]
 8004d04:	4611      	mov	r1, r2
 8004d06:	687a      	ldr	r2, [r7, #4]
 8004d08:	01d2      	lsls	r2, r2, #7
 8004d0a:	440a      	add	r2, r1
 8004d0c:	3284      	adds	r2, #132	@ 0x84
 8004d0e:	f003 23e0 	and.w	r3, r3, #3758153728	@ 0xe000e000
 8004d12:	62d3      	str	r3, [r2, #44]	@ 0x2c
  LTDC_LAYER(hltdc, LayerIdx)->CFBLR  = (((pLayerCfg->ImageWidth * tmp) << 16U) | \
 8004d14:	68bb      	ldr	r3, [r7, #8]
 8004d16:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004d18:	69fa      	ldr	r2, [r7, #28]
 8004d1a:	fb02 f303 	mul.w	r3, r2, r3
 8004d1e:	041a      	lsls	r2, r3, #16
                                         (((pLayerCfg->WindowX1 - pLayerCfg->WindowX0) * tmp)  + 3U));
 8004d20:	68bb      	ldr	r3, [r7, #8]
 8004d22:	6859      	ldr	r1, [r3, #4]
 8004d24:	68bb      	ldr	r3, [r7, #8]
 8004d26:	681b      	ldr	r3, [r3, #0]
 8004d28:	1acb      	subs	r3, r1, r3
 8004d2a:	69f9      	ldr	r1, [r7, #28]
 8004d2c:	fb01 f303 	mul.w	r3, r1, r3
 8004d30:	3303      	adds	r3, #3
  LTDC_LAYER(hltdc, LayerIdx)->CFBLR  = (((pLayerCfg->ImageWidth * tmp) << 16U) | \
 8004d32:	68f9      	ldr	r1, [r7, #12]
 8004d34:	6809      	ldr	r1, [r1, #0]
 8004d36:	4608      	mov	r0, r1
 8004d38:	6879      	ldr	r1, [r7, #4]
 8004d3a:	01c9      	lsls	r1, r1, #7
 8004d3c:	4401      	add	r1, r0
 8004d3e:	3184      	adds	r1, #132	@ 0x84
 8004d40:	4313      	orrs	r3, r2
 8004d42:	62cb      	str	r3, [r1, #44]	@ 0x2c
  /* Configure the frame buffer line number */
  LTDC_LAYER(hltdc, LayerIdx)->CFBLNR  &= ~(LTDC_LxCFBLNR_CFBLNBR);
 8004d44:	68fb      	ldr	r3, [r7, #12]
 8004d46:	681b      	ldr	r3, [r3, #0]
 8004d48:	461a      	mov	r2, r3
 8004d4a:	687b      	ldr	r3, [r7, #4]
 8004d4c:	01db      	lsls	r3, r3, #7
 8004d4e:	4413      	add	r3, r2
 8004d50:	3384      	adds	r3, #132	@ 0x84
 8004d52:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004d54:	68fa      	ldr	r2, [r7, #12]
 8004d56:	6812      	ldr	r2, [r2, #0]
 8004d58:	4611      	mov	r1, r2
 8004d5a:	687a      	ldr	r2, [r7, #4]
 8004d5c:	01d2      	lsls	r2, r2, #7
 8004d5e:	440a      	add	r2, r1
 8004d60:	3284      	adds	r2, #132	@ 0x84
 8004d62:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 8004d66:	f023 0307 	bic.w	r3, r3, #7
 8004d6a:	6313      	str	r3, [r2, #48]	@ 0x30
  LTDC_LAYER(hltdc, LayerIdx)->CFBLNR  = (pLayerCfg->ImageHeight);
 8004d6c:	68fb      	ldr	r3, [r7, #12]
 8004d6e:	681b      	ldr	r3, [r3, #0]
 8004d70:	461a      	mov	r2, r3
 8004d72:	687b      	ldr	r3, [r7, #4]
 8004d74:	01db      	lsls	r3, r3, #7
 8004d76:	4413      	add	r3, r2
 8004d78:	3384      	adds	r3, #132	@ 0x84
 8004d7a:	461a      	mov	r2, r3
 8004d7c:	68bb      	ldr	r3, [r7, #8]
 8004d7e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004d80:	6313      	str	r3, [r2, #48]	@ 0x30

  /* Enable LTDC_Layer by setting LEN bit */
  LTDC_LAYER(hltdc, LayerIdx)->CR |= (uint32_t)LTDC_LxCR_LEN;
 8004d82:	68fb      	ldr	r3, [r7, #12]
 8004d84:	681b      	ldr	r3, [r3, #0]
 8004d86:	461a      	mov	r2, r3
 8004d88:	687b      	ldr	r3, [r7, #4]
 8004d8a:	01db      	lsls	r3, r3, #7
 8004d8c:	4413      	add	r3, r2
 8004d8e:	3384      	adds	r3, #132	@ 0x84
 8004d90:	681b      	ldr	r3, [r3, #0]
 8004d92:	68fa      	ldr	r2, [r7, #12]
 8004d94:	6812      	ldr	r2, [r2, #0]
 8004d96:	4611      	mov	r1, r2
 8004d98:	687a      	ldr	r2, [r7, #4]
 8004d9a:	01d2      	lsls	r2, r2, #7
 8004d9c:	440a      	add	r2, r1
 8004d9e:	3284      	adds	r2, #132	@ 0x84
 8004da0:	f043 0301 	orr.w	r3, r3, #1
 8004da4:	6013      	str	r3, [r2, #0]
}
 8004da6:	bf00      	nop
 8004da8:	3724      	adds	r7, #36	@ 0x24
 8004daa:	46bd      	mov	sp, r7
 8004dac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004db0:	4770      	bx	lr
	...

08004db4 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004db4:	b580      	push	{r7, lr}
 8004db6:	b086      	sub	sp, #24
 8004db8:	af00      	add	r7, sp, #0
 8004dba:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8004dbc:	687b      	ldr	r3, [r7, #4]
 8004dbe:	2b00      	cmp	r3, #0
 8004dc0:	d101      	bne.n	8004dc6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8004dc2:	2301      	movs	r3, #1
 8004dc4:	e267      	b.n	8005296 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004dc6:	687b      	ldr	r3, [r7, #4]
 8004dc8:	681b      	ldr	r3, [r3, #0]
 8004dca:	f003 0301 	and.w	r3, r3, #1
 8004dce:	2b00      	cmp	r3, #0
 8004dd0:	d075      	beq.n	8004ebe <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8004dd2:	4b88      	ldr	r3, [pc, #544]	@ (8004ff4 <HAL_RCC_OscConfig+0x240>)
 8004dd4:	689b      	ldr	r3, [r3, #8]
 8004dd6:	f003 030c 	and.w	r3, r3, #12
 8004dda:	2b04      	cmp	r3, #4
 8004ddc:	d00c      	beq.n	8004df8 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8004dde:	4b85      	ldr	r3, [pc, #532]	@ (8004ff4 <HAL_RCC_OscConfig+0x240>)
 8004de0:	689b      	ldr	r3, [r3, #8]
 8004de2:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8004de6:	2b08      	cmp	r3, #8
 8004de8:	d112      	bne.n	8004e10 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8004dea:	4b82      	ldr	r3, [pc, #520]	@ (8004ff4 <HAL_RCC_OscConfig+0x240>)
 8004dec:	685b      	ldr	r3, [r3, #4]
 8004dee:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004df2:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8004df6:	d10b      	bne.n	8004e10 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004df8:	4b7e      	ldr	r3, [pc, #504]	@ (8004ff4 <HAL_RCC_OscConfig+0x240>)
 8004dfa:	681b      	ldr	r3, [r3, #0]
 8004dfc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004e00:	2b00      	cmp	r3, #0
 8004e02:	d05b      	beq.n	8004ebc <HAL_RCC_OscConfig+0x108>
 8004e04:	687b      	ldr	r3, [r7, #4]
 8004e06:	685b      	ldr	r3, [r3, #4]
 8004e08:	2b00      	cmp	r3, #0
 8004e0a:	d157      	bne.n	8004ebc <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8004e0c:	2301      	movs	r3, #1
 8004e0e:	e242      	b.n	8005296 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004e10:	687b      	ldr	r3, [r7, #4]
 8004e12:	685b      	ldr	r3, [r3, #4]
 8004e14:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004e18:	d106      	bne.n	8004e28 <HAL_RCC_OscConfig+0x74>
 8004e1a:	4b76      	ldr	r3, [pc, #472]	@ (8004ff4 <HAL_RCC_OscConfig+0x240>)
 8004e1c:	681b      	ldr	r3, [r3, #0]
 8004e1e:	4a75      	ldr	r2, [pc, #468]	@ (8004ff4 <HAL_RCC_OscConfig+0x240>)
 8004e20:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004e24:	6013      	str	r3, [r2, #0]
 8004e26:	e01d      	b.n	8004e64 <HAL_RCC_OscConfig+0xb0>
 8004e28:	687b      	ldr	r3, [r7, #4]
 8004e2a:	685b      	ldr	r3, [r3, #4]
 8004e2c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8004e30:	d10c      	bne.n	8004e4c <HAL_RCC_OscConfig+0x98>
 8004e32:	4b70      	ldr	r3, [pc, #448]	@ (8004ff4 <HAL_RCC_OscConfig+0x240>)
 8004e34:	681b      	ldr	r3, [r3, #0]
 8004e36:	4a6f      	ldr	r2, [pc, #444]	@ (8004ff4 <HAL_RCC_OscConfig+0x240>)
 8004e38:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8004e3c:	6013      	str	r3, [r2, #0]
 8004e3e:	4b6d      	ldr	r3, [pc, #436]	@ (8004ff4 <HAL_RCC_OscConfig+0x240>)
 8004e40:	681b      	ldr	r3, [r3, #0]
 8004e42:	4a6c      	ldr	r2, [pc, #432]	@ (8004ff4 <HAL_RCC_OscConfig+0x240>)
 8004e44:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004e48:	6013      	str	r3, [r2, #0]
 8004e4a:	e00b      	b.n	8004e64 <HAL_RCC_OscConfig+0xb0>
 8004e4c:	4b69      	ldr	r3, [pc, #420]	@ (8004ff4 <HAL_RCC_OscConfig+0x240>)
 8004e4e:	681b      	ldr	r3, [r3, #0]
 8004e50:	4a68      	ldr	r2, [pc, #416]	@ (8004ff4 <HAL_RCC_OscConfig+0x240>)
 8004e52:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004e56:	6013      	str	r3, [r2, #0]
 8004e58:	4b66      	ldr	r3, [pc, #408]	@ (8004ff4 <HAL_RCC_OscConfig+0x240>)
 8004e5a:	681b      	ldr	r3, [r3, #0]
 8004e5c:	4a65      	ldr	r2, [pc, #404]	@ (8004ff4 <HAL_RCC_OscConfig+0x240>)
 8004e5e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8004e62:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8004e64:	687b      	ldr	r3, [r7, #4]
 8004e66:	685b      	ldr	r3, [r3, #4]
 8004e68:	2b00      	cmp	r3, #0
 8004e6a:	d013      	beq.n	8004e94 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004e6c:	f7fe f82a 	bl	8002ec4 <HAL_GetTick>
 8004e70:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004e72:	e008      	b.n	8004e86 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004e74:	f7fe f826 	bl	8002ec4 <HAL_GetTick>
 8004e78:	4602      	mov	r2, r0
 8004e7a:	693b      	ldr	r3, [r7, #16]
 8004e7c:	1ad3      	subs	r3, r2, r3
 8004e7e:	2b64      	cmp	r3, #100	@ 0x64
 8004e80:	d901      	bls.n	8004e86 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8004e82:	2303      	movs	r3, #3
 8004e84:	e207      	b.n	8005296 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004e86:	4b5b      	ldr	r3, [pc, #364]	@ (8004ff4 <HAL_RCC_OscConfig+0x240>)
 8004e88:	681b      	ldr	r3, [r3, #0]
 8004e8a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004e8e:	2b00      	cmp	r3, #0
 8004e90:	d0f0      	beq.n	8004e74 <HAL_RCC_OscConfig+0xc0>
 8004e92:	e014      	b.n	8004ebe <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004e94:	f7fe f816 	bl	8002ec4 <HAL_GetTick>
 8004e98:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004e9a:	e008      	b.n	8004eae <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004e9c:	f7fe f812 	bl	8002ec4 <HAL_GetTick>
 8004ea0:	4602      	mov	r2, r0
 8004ea2:	693b      	ldr	r3, [r7, #16]
 8004ea4:	1ad3      	subs	r3, r2, r3
 8004ea6:	2b64      	cmp	r3, #100	@ 0x64
 8004ea8:	d901      	bls.n	8004eae <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8004eaa:	2303      	movs	r3, #3
 8004eac:	e1f3      	b.n	8005296 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004eae:	4b51      	ldr	r3, [pc, #324]	@ (8004ff4 <HAL_RCC_OscConfig+0x240>)
 8004eb0:	681b      	ldr	r3, [r3, #0]
 8004eb2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004eb6:	2b00      	cmp	r3, #0
 8004eb8:	d1f0      	bne.n	8004e9c <HAL_RCC_OscConfig+0xe8>
 8004eba:	e000      	b.n	8004ebe <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004ebc:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004ebe:	687b      	ldr	r3, [r7, #4]
 8004ec0:	681b      	ldr	r3, [r3, #0]
 8004ec2:	f003 0302 	and.w	r3, r3, #2
 8004ec6:	2b00      	cmp	r3, #0
 8004ec8:	d063      	beq.n	8004f92 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8004eca:	4b4a      	ldr	r3, [pc, #296]	@ (8004ff4 <HAL_RCC_OscConfig+0x240>)
 8004ecc:	689b      	ldr	r3, [r3, #8]
 8004ece:	f003 030c 	and.w	r3, r3, #12
 8004ed2:	2b00      	cmp	r3, #0
 8004ed4:	d00b      	beq.n	8004eee <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004ed6:	4b47      	ldr	r3, [pc, #284]	@ (8004ff4 <HAL_RCC_OscConfig+0x240>)
 8004ed8:	689b      	ldr	r3, [r3, #8]
 8004eda:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8004ede:	2b08      	cmp	r3, #8
 8004ee0:	d11c      	bne.n	8004f1c <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004ee2:	4b44      	ldr	r3, [pc, #272]	@ (8004ff4 <HAL_RCC_OscConfig+0x240>)
 8004ee4:	685b      	ldr	r3, [r3, #4]
 8004ee6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004eea:	2b00      	cmp	r3, #0
 8004eec:	d116      	bne.n	8004f1c <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004eee:	4b41      	ldr	r3, [pc, #260]	@ (8004ff4 <HAL_RCC_OscConfig+0x240>)
 8004ef0:	681b      	ldr	r3, [r3, #0]
 8004ef2:	f003 0302 	and.w	r3, r3, #2
 8004ef6:	2b00      	cmp	r3, #0
 8004ef8:	d005      	beq.n	8004f06 <HAL_RCC_OscConfig+0x152>
 8004efa:	687b      	ldr	r3, [r7, #4]
 8004efc:	68db      	ldr	r3, [r3, #12]
 8004efe:	2b01      	cmp	r3, #1
 8004f00:	d001      	beq.n	8004f06 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8004f02:	2301      	movs	r3, #1
 8004f04:	e1c7      	b.n	8005296 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004f06:	4b3b      	ldr	r3, [pc, #236]	@ (8004ff4 <HAL_RCC_OscConfig+0x240>)
 8004f08:	681b      	ldr	r3, [r3, #0]
 8004f0a:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8004f0e:	687b      	ldr	r3, [r7, #4]
 8004f10:	691b      	ldr	r3, [r3, #16]
 8004f12:	00db      	lsls	r3, r3, #3
 8004f14:	4937      	ldr	r1, [pc, #220]	@ (8004ff4 <HAL_RCC_OscConfig+0x240>)
 8004f16:	4313      	orrs	r3, r2
 8004f18:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004f1a:	e03a      	b.n	8004f92 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8004f1c:	687b      	ldr	r3, [r7, #4]
 8004f1e:	68db      	ldr	r3, [r3, #12]
 8004f20:	2b00      	cmp	r3, #0
 8004f22:	d020      	beq.n	8004f66 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004f24:	4b34      	ldr	r3, [pc, #208]	@ (8004ff8 <HAL_RCC_OscConfig+0x244>)
 8004f26:	2201      	movs	r2, #1
 8004f28:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004f2a:	f7fd ffcb 	bl	8002ec4 <HAL_GetTick>
 8004f2e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004f30:	e008      	b.n	8004f44 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004f32:	f7fd ffc7 	bl	8002ec4 <HAL_GetTick>
 8004f36:	4602      	mov	r2, r0
 8004f38:	693b      	ldr	r3, [r7, #16]
 8004f3a:	1ad3      	subs	r3, r2, r3
 8004f3c:	2b02      	cmp	r3, #2
 8004f3e:	d901      	bls.n	8004f44 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8004f40:	2303      	movs	r3, #3
 8004f42:	e1a8      	b.n	8005296 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004f44:	4b2b      	ldr	r3, [pc, #172]	@ (8004ff4 <HAL_RCC_OscConfig+0x240>)
 8004f46:	681b      	ldr	r3, [r3, #0]
 8004f48:	f003 0302 	and.w	r3, r3, #2
 8004f4c:	2b00      	cmp	r3, #0
 8004f4e:	d0f0      	beq.n	8004f32 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004f50:	4b28      	ldr	r3, [pc, #160]	@ (8004ff4 <HAL_RCC_OscConfig+0x240>)
 8004f52:	681b      	ldr	r3, [r3, #0]
 8004f54:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8004f58:	687b      	ldr	r3, [r7, #4]
 8004f5a:	691b      	ldr	r3, [r3, #16]
 8004f5c:	00db      	lsls	r3, r3, #3
 8004f5e:	4925      	ldr	r1, [pc, #148]	@ (8004ff4 <HAL_RCC_OscConfig+0x240>)
 8004f60:	4313      	orrs	r3, r2
 8004f62:	600b      	str	r3, [r1, #0]
 8004f64:	e015      	b.n	8004f92 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004f66:	4b24      	ldr	r3, [pc, #144]	@ (8004ff8 <HAL_RCC_OscConfig+0x244>)
 8004f68:	2200      	movs	r2, #0
 8004f6a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004f6c:	f7fd ffaa 	bl	8002ec4 <HAL_GetTick>
 8004f70:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004f72:	e008      	b.n	8004f86 <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004f74:	f7fd ffa6 	bl	8002ec4 <HAL_GetTick>
 8004f78:	4602      	mov	r2, r0
 8004f7a:	693b      	ldr	r3, [r7, #16]
 8004f7c:	1ad3      	subs	r3, r2, r3
 8004f7e:	2b02      	cmp	r3, #2
 8004f80:	d901      	bls.n	8004f86 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8004f82:	2303      	movs	r3, #3
 8004f84:	e187      	b.n	8005296 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004f86:	4b1b      	ldr	r3, [pc, #108]	@ (8004ff4 <HAL_RCC_OscConfig+0x240>)
 8004f88:	681b      	ldr	r3, [r3, #0]
 8004f8a:	f003 0302 	and.w	r3, r3, #2
 8004f8e:	2b00      	cmp	r3, #0
 8004f90:	d1f0      	bne.n	8004f74 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004f92:	687b      	ldr	r3, [r7, #4]
 8004f94:	681b      	ldr	r3, [r3, #0]
 8004f96:	f003 0308 	and.w	r3, r3, #8
 8004f9a:	2b00      	cmp	r3, #0
 8004f9c:	d036      	beq.n	800500c <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8004f9e:	687b      	ldr	r3, [r7, #4]
 8004fa0:	695b      	ldr	r3, [r3, #20]
 8004fa2:	2b00      	cmp	r3, #0
 8004fa4:	d016      	beq.n	8004fd4 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004fa6:	4b15      	ldr	r3, [pc, #84]	@ (8004ffc <HAL_RCC_OscConfig+0x248>)
 8004fa8:	2201      	movs	r2, #1
 8004faa:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004fac:	f7fd ff8a 	bl	8002ec4 <HAL_GetTick>
 8004fb0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004fb2:	e008      	b.n	8004fc6 <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004fb4:	f7fd ff86 	bl	8002ec4 <HAL_GetTick>
 8004fb8:	4602      	mov	r2, r0
 8004fba:	693b      	ldr	r3, [r7, #16]
 8004fbc:	1ad3      	subs	r3, r2, r3
 8004fbe:	2b02      	cmp	r3, #2
 8004fc0:	d901      	bls.n	8004fc6 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8004fc2:	2303      	movs	r3, #3
 8004fc4:	e167      	b.n	8005296 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004fc6:	4b0b      	ldr	r3, [pc, #44]	@ (8004ff4 <HAL_RCC_OscConfig+0x240>)
 8004fc8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004fca:	f003 0302 	and.w	r3, r3, #2
 8004fce:	2b00      	cmp	r3, #0
 8004fd0:	d0f0      	beq.n	8004fb4 <HAL_RCC_OscConfig+0x200>
 8004fd2:	e01b      	b.n	800500c <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004fd4:	4b09      	ldr	r3, [pc, #36]	@ (8004ffc <HAL_RCC_OscConfig+0x248>)
 8004fd6:	2200      	movs	r2, #0
 8004fd8:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004fda:	f7fd ff73 	bl	8002ec4 <HAL_GetTick>
 8004fde:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004fe0:	e00e      	b.n	8005000 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004fe2:	f7fd ff6f 	bl	8002ec4 <HAL_GetTick>
 8004fe6:	4602      	mov	r2, r0
 8004fe8:	693b      	ldr	r3, [r7, #16]
 8004fea:	1ad3      	subs	r3, r2, r3
 8004fec:	2b02      	cmp	r3, #2
 8004fee:	d907      	bls.n	8005000 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8004ff0:	2303      	movs	r3, #3
 8004ff2:	e150      	b.n	8005296 <HAL_RCC_OscConfig+0x4e2>
 8004ff4:	40023800 	.word	0x40023800
 8004ff8:	42470000 	.word	0x42470000
 8004ffc:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005000:	4b88      	ldr	r3, [pc, #544]	@ (8005224 <HAL_RCC_OscConfig+0x470>)
 8005002:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005004:	f003 0302 	and.w	r3, r3, #2
 8005008:	2b00      	cmp	r3, #0
 800500a:	d1ea      	bne.n	8004fe2 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800500c:	687b      	ldr	r3, [r7, #4]
 800500e:	681b      	ldr	r3, [r3, #0]
 8005010:	f003 0304 	and.w	r3, r3, #4
 8005014:	2b00      	cmp	r3, #0
 8005016:	f000 8097 	beq.w	8005148 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 800501a:	2300      	movs	r3, #0
 800501c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800501e:	4b81      	ldr	r3, [pc, #516]	@ (8005224 <HAL_RCC_OscConfig+0x470>)
 8005020:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005022:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005026:	2b00      	cmp	r3, #0
 8005028:	d10f      	bne.n	800504a <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800502a:	2300      	movs	r3, #0
 800502c:	60bb      	str	r3, [r7, #8]
 800502e:	4b7d      	ldr	r3, [pc, #500]	@ (8005224 <HAL_RCC_OscConfig+0x470>)
 8005030:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005032:	4a7c      	ldr	r2, [pc, #496]	@ (8005224 <HAL_RCC_OscConfig+0x470>)
 8005034:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005038:	6413      	str	r3, [r2, #64]	@ 0x40
 800503a:	4b7a      	ldr	r3, [pc, #488]	@ (8005224 <HAL_RCC_OscConfig+0x470>)
 800503c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800503e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005042:	60bb      	str	r3, [r7, #8]
 8005044:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8005046:	2301      	movs	r3, #1
 8005048:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800504a:	4b77      	ldr	r3, [pc, #476]	@ (8005228 <HAL_RCC_OscConfig+0x474>)
 800504c:	681b      	ldr	r3, [r3, #0]
 800504e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005052:	2b00      	cmp	r3, #0
 8005054:	d118      	bne.n	8005088 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8005056:	4b74      	ldr	r3, [pc, #464]	@ (8005228 <HAL_RCC_OscConfig+0x474>)
 8005058:	681b      	ldr	r3, [r3, #0]
 800505a:	4a73      	ldr	r2, [pc, #460]	@ (8005228 <HAL_RCC_OscConfig+0x474>)
 800505c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005060:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8005062:	f7fd ff2f 	bl	8002ec4 <HAL_GetTick>
 8005066:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005068:	e008      	b.n	800507c <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800506a:	f7fd ff2b 	bl	8002ec4 <HAL_GetTick>
 800506e:	4602      	mov	r2, r0
 8005070:	693b      	ldr	r3, [r7, #16]
 8005072:	1ad3      	subs	r3, r2, r3
 8005074:	2b02      	cmp	r3, #2
 8005076:	d901      	bls.n	800507c <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8005078:	2303      	movs	r3, #3
 800507a:	e10c      	b.n	8005296 <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800507c:	4b6a      	ldr	r3, [pc, #424]	@ (8005228 <HAL_RCC_OscConfig+0x474>)
 800507e:	681b      	ldr	r3, [r3, #0]
 8005080:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005084:	2b00      	cmp	r3, #0
 8005086:	d0f0      	beq.n	800506a <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005088:	687b      	ldr	r3, [r7, #4]
 800508a:	689b      	ldr	r3, [r3, #8]
 800508c:	2b01      	cmp	r3, #1
 800508e:	d106      	bne.n	800509e <HAL_RCC_OscConfig+0x2ea>
 8005090:	4b64      	ldr	r3, [pc, #400]	@ (8005224 <HAL_RCC_OscConfig+0x470>)
 8005092:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005094:	4a63      	ldr	r2, [pc, #396]	@ (8005224 <HAL_RCC_OscConfig+0x470>)
 8005096:	f043 0301 	orr.w	r3, r3, #1
 800509a:	6713      	str	r3, [r2, #112]	@ 0x70
 800509c:	e01c      	b.n	80050d8 <HAL_RCC_OscConfig+0x324>
 800509e:	687b      	ldr	r3, [r7, #4]
 80050a0:	689b      	ldr	r3, [r3, #8]
 80050a2:	2b05      	cmp	r3, #5
 80050a4:	d10c      	bne.n	80050c0 <HAL_RCC_OscConfig+0x30c>
 80050a6:	4b5f      	ldr	r3, [pc, #380]	@ (8005224 <HAL_RCC_OscConfig+0x470>)
 80050a8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80050aa:	4a5e      	ldr	r2, [pc, #376]	@ (8005224 <HAL_RCC_OscConfig+0x470>)
 80050ac:	f043 0304 	orr.w	r3, r3, #4
 80050b0:	6713      	str	r3, [r2, #112]	@ 0x70
 80050b2:	4b5c      	ldr	r3, [pc, #368]	@ (8005224 <HAL_RCC_OscConfig+0x470>)
 80050b4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80050b6:	4a5b      	ldr	r2, [pc, #364]	@ (8005224 <HAL_RCC_OscConfig+0x470>)
 80050b8:	f043 0301 	orr.w	r3, r3, #1
 80050bc:	6713      	str	r3, [r2, #112]	@ 0x70
 80050be:	e00b      	b.n	80050d8 <HAL_RCC_OscConfig+0x324>
 80050c0:	4b58      	ldr	r3, [pc, #352]	@ (8005224 <HAL_RCC_OscConfig+0x470>)
 80050c2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80050c4:	4a57      	ldr	r2, [pc, #348]	@ (8005224 <HAL_RCC_OscConfig+0x470>)
 80050c6:	f023 0301 	bic.w	r3, r3, #1
 80050ca:	6713      	str	r3, [r2, #112]	@ 0x70
 80050cc:	4b55      	ldr	r3, [pc, #340]	@ (8005224 <HAL_RCC_OscConfig+0x470>)
 80050ce:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80050d0:	4a54      	ldr	r2, [pc, #336]	@ (8005224 <HAL_RCC_OscConfig+0x470>)
 80050d2:	f023 0304 	bic.w	r3, r3, #4
 80050d6:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80050d8:	687b      	ldr	r3, [r7, #4]
 80050da:	689b      	ldr	r3, [r3, #8]
 80050dc:	2b00      	cmp	r3, #0
 80050de:	d015      	beq.n	800510c <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80050e0:	f7fd fef0 	bl	8002ec4 <HAL_GetTick>
 80050e4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80050e6:	e00a      	b.n	80050fe <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80050e8:	f7fd feec 	bl	8002ec4 <HAL_GetTick>
 80050ec:	4602      	mov	r2, r0
 80050ee:	693b      	ldr	r3, [r7, #16]
 80050f0:	1ad3      	subs	r3, r2, r3
 80050f2:	f241 3288 	movw	r2, #5000	@ 0x1388
 80050f6:	4293      	cmp	r3, r2
 80050f8:	d901      	bls.n	80050fe <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 80050fa:	2303      	movs	r3, #3
 80050fc:	e0cb      	b.n	8005296 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80050fe:	4b49      	ldr	r3, [pc, #292]	@ (8005224 <HAL_RCC_OscConfig+0x470>)
 8005100:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005102:	f003 0302 	and.w	r3, r3, #2
 8005106:	2b00      	cmp	r3, #0
 8005108:	d0ee      	beq.n	80050e8 <HAL_RCC_OscConfig+0x334>
 800510a:	e014      	b.n	8005136 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800510c:	f7fd feda 	bl	8002ec4 <HAL_GetTick>
 8005110:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005112:	e00a      	b.n	800512a <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005114:	f7fd fed6 	bl	8002ec4 <HAL_GetTick>
 8005118:	4602      	mov	r2, r0
 800511a:	693b      	ldr	r3, [r7, #16]
 800511c:	1ad3      	subs	r3, r2, r3
 800511e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005122:	4293      	cmp	r3, r2
 8005124:	d901      	bls.n	800512a <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8005126:	2303      	movs	r3, #3
 8005128:	e0b5      	b.n	8005296 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800512a:	4b3e      	ldr	r3, [pc, #248]	@ (8005224 <HAL_RCC_OscConfig+0x470>)
 800512c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800512e:	f003 0302 	and.w	r3, r3, #2
 8005132:	2b00      	cmp	r3, #0
 8005134:	d1ee      	bne.n	8005114 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8005136:	7dfb      	ldrb	r3, [r7, #23]
 8005138:	2b01      	cmp	r3, #1
 800513a:	d105      	bne.n	8005148 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800513c:	4b39      	ldr	r3, [pc, #228]	@ (8005224 <HAL_RCC_OscConfig+0x470>)
 800513e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005140:	4a38      	ldr	r2, [pc, #224]	@ (8005224 <HAL_RCC_OscConfig+0x470>)
 8005142:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8005146:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8005148:	687b      	ldr	r3, [r7, #4]
 800514a:	699b      	ldr	r3, [r3, #24]
 800514c:	2b00      	cmp	r3, #0
 800514e:	f000 80a1 	beq.w	8005294 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8005152:	4b34      	ldr	r3, [pc, #208]	@ (8005224 <HAL_RCC_OscConfig+0x470>)
 8005154:	689b      	ldr	r3, [r3, #8]
 8005156:	f003 030c 	and.w	r3, r3, #12
 800515a:	2b08      	cmp	r3, #8
 800515c:	d05c      	beq.n	8005218 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800515e:	687b      	ldr	r3, [r7, #4]
 8005160:	699b      	ldr	r3, [r3, #24]
 8005162:	2b02      	cmp	r3, #2
 8005164:	d141      	bne.n	80051ea <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005166:	4b31      	ldr	r3, [pc, #196]	@ (800522c <HAL_RCC_OscConfig+0x478>)
 8005168:	2200      	movs	r2, #0
 800516a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800516c:	f7fd feaa 	bl	8002ec4 <HAL_GetTick>
 8005170:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005172:	e008      	b.n	8005186 <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005174:	f7fd fea6 	bl	8002ec4 <HAL_GetTick>
 8005178:	4602      	mov	r2, r0
 800517a:	693b      	ldr	r3, [r7, #16]
 800517c:	1ad3      	subs	r3, r2, r3
 800517e:	2b02      	cmp	r3, #2
 8005180:	d901      	bls.n	8005186 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8005182:	2303      	movs	r3, #3
 8005184:	e087      	b.n	8005296 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005186:	4b27      	ldr	r3, [pc, #156]	@ (8005224 <HAL_RCC_OscConfig+0x470>)
 8005188:	681b      	ldr	r3, [r3, #0]
 800518a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800518e:	2b00      	cmp	r3, #0
 8005190:	d1f0      	bne.n	8005174 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8005192:	687b      	ldr	r3, [r7, #4]
 8005194:	69da      	ldr	r2, [r3, #28]
 8005196:	687b      	ldr	r3, [r7, #4]
 8005198:	6a1b      	ldr	r3, [r3, #32]
 800519a:	431a      	orrs	r2, r3
 800519c:	687b      	ldr	r3, [r7, #4]
 800519e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80051a0:	019b      	lsls	r3, r3, #6
 80051a2:	431a      	orrs	r2, r3
 80051a4:	687b      	ldr	r3, [r7, #4]
 80051a6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80051a8:	085b      	lsrs	r3, r3, #1
 80051aa:	3b01      	subs	r3, #1
 80051ac:	041b      	lsls	r3, r3, #16
 80051ae:	431a      	orrs	r2, r3
 80051b0:	687b      	ldr	r3, [r7, #4]
 80051b2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80051b4:	061b      	lsls	r3, r3, #24
 80051b6:	491b      	ldr	r1, [pc, #108]	@ (8005224 <HAL_RCC_OscConfig+0x470>)
 80051b8:	4313      	orrs	r3, r2
 80051ba:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80051bc:	4b1b      	ldr	r3, [pc, #108]	@ (800522c <HAL_RCC_OscConfig+0x478>)
 80051be:	2201      	movs	r2, #1
 80051c0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80051c2:	f7fd fe7f 	bl	8002ec4 <HAL_GetTick>
 80051c6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80051c8:	e008      	b.n	80051dc <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80051ca:	f7fd fe7b 	bl	8002ec4 <HAL_GetTick>
 80051ce:	4602      	mov	r2, r0
 80051d0:	693b      	ldr	r3, [r7, #16]
 80051d2:	1ad3      	subs	r3, r2, r3
 80051d4:	2b02      	cmp	r3, #2
 80051d6:	d901      	bls.n	80051dc <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 80051d8:	2303      	movs	r3, #3
 80051da:	e05c      	b.n	8005296 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80051dc:	4b11      	ldr	r3, [pc, #68]	@ (8005224 <HAL_RCC_OscConfig+0x470>)
 80051de:	681b      	ldr	r3, [r3, #0]
 80051e0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80051e4:	2b00      	cmp	r3, #0
 80051e6:	d0f0      	beq.n	80051ca <HAL_RCC_OscConfig+0x416>
 80051e8:	e054      	b.n	8005294 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80051ea:	4b10      	ldr	r3, [pc, #64]	@ (800522c <HAL_RCC_OscConfig+0x478>)
 80051ec:	2200      	movs	r2, #0
 80051ee:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80051f0:	f7fd fe68 	bl	8002ec4 <HAL_GetTick>
 80051f4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80051f6:	e008      	b.n	800520a <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80051f8:	f7fd fe64 	bl	8002ec4 <HAL_GetTick>
 80051fc:	4602      	mov	r2, r0
 80051fe:	693b      	ldr	r3, [r7, #16]
 8005200:	1ad3      	subs	r3, r2, r3
 8005202:	2b02      	cmp	r3, #2
 8005204:	d901      	bls.n	800520a <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8005206:	2303      	movs	r3, #3
 8005208:	e045      	b.n	8005296 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800520a:	4b06      	ldr	r3, [pc, #24]	@ (8005224 <HAL_RCC_OscConfig+0x470>)
 800520c:	681b      	ldr	r3, [r3, #0]
 800520e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005212:	2b00      	cmp	r3, #0
 8005214:	d1f0      	bne.n	80051f8 <HAL_RCC_OscConfig+0x444>
 8005216:	e03d      	b.n	8005294 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8005218:	687b      	ldr	r3, [r7, #4]
 800521a:	699b      	ldr	r3, [r3, #24]
 800521c:	2b01      	cmp	r3, #1
 800521e:	d107      	bne.n	8005230 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8005220:	2301      	movs	r3, #1
 8005222:	e038      	b.n	8005296 <HAL_RCC_OscConfig+0x4e2>
 8005224:	40023800 	.word	0x40023800
 8005228:	40007000 	.word	0x40007000
 800522c:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8005230:	4b1b      	ldr	r3, [pc, #108]	@ (80052a0 <HAL_RCC_OscConfig+0x4ec>)
 8005232:	685b      	ldr	r3, [r3, #4]
 8005234:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8005236:	687b      	ldr	r3, [r7, #4]
 8005238:	699b      	ldr	r3, [r3, #24]
 800523a:	2b01      	cmp	r3, #1
 800523c:	d028      	beq.n	8005290 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800523e:	68fb      	ldr	r3, [r7, #12]
 8005240:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8005244:	687b      	ldr	r3, [r7, #4]
 8005246:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8005248:	429a      	cmp	r2, r3
 800524a:	d121      	bne.n	8005290 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800524c:	68fb      	ldr	r3, [r7, #12]
 800524e:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8005252:	687b      	ldr	r3, [r7, #4]
 8005254:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005256:	429a      	cmp	r2, r3
 8005258:	d11a      	bne.n	8005290 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800525a:	68fa      	ldr	r2, [r7, #12]
 800525c:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8005260:	4013      	ands	r3, r2
 8005262:	687a      	ldr	r2, [r7, #4]
 8005264:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8005266:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8005268:	4293      	cmp	r3, r2
 800526a:	d111      	bne.n	8005290 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800526c:	68fb      	ldr	r3, [r7, #12]
 800526e:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8005272:	687b      	ldr	r3, [r7, #4]
 8005274:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005276:	085b      	lsrs	r3, r3, #1
 8005278:	3b01      	subs	r3, #1
 800527a:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800527c:	429a      	cmp	r2, r3
 800527e:	d107      	bne.n	8005290 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8005280:	68fb      	ldr	r3, [r7, #12]
 8005282:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8005286:	687b      	ldr	r3, [r7, #4]
 8005288:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800528a:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800528c:	429a      	cmp	r2, r3
 800528e:	d001      	beq.n	8005294 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8005290:	2301      	movs	r3, #1
 8005292:	e000      	b.n	8005296 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8005294:	2300      	movs	r3, #0
}
 8005296:	4618      	mov	r0, r3
 8005298:	3718      	adds	r7, #24
 800529a:	46bd      	mov	sp, r7
 800529c:	bd80      	pop	{r7, pc}
 800529e:	bf00      	nop
 80052a0:	40023800 	.word	0x40023800

080052a4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80052a4:	b580      	push	{r7, lr}
 80052a6:	b084      	sub	sp, #16
 80052a8:	af00      	add	r7, sp, #0
 80052aa:	6078      	str	r0, [r7, #4]
 80052ac:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80052ae:	687b      	ldr	r3, [r7, #4]
 80052b0:	2b00      	cmp	r3, #0
 80052b2:	d101      	bne.n	80052b8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80052b4:	2301      	movs	r3, #1
 80052b6:	e0cc      	b.n	8005452 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80052b8:	4b68      	ldr	r3, [pc, #416]	@ (800545c <HAL_RCC_ClockConfig+0x1b8>)
 80052ba:	681b      	ldr	r3, [r3, #0]
 80052bc:	f003 030f 	and.w	r3, r3, #15
 80052c0:	683a      	ldr	r2, [r7, #0]
 80052c2:	429a      	cmp	r2, r3
 80052c4:	d90c      	bls.n	80052e0 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80052c6:	4b65      	ldr	r3, [pc, #404]	@ (800545c <HAL_RCC_ClockConfig+0x1b8>)
 80052c8:	683a      	ldr	r2, [r7, #0]
 80052ca:	b2d2      	uxtb	r2, r2
 80052cc:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80052ce:	4b63      	ldr	r3, [pc, #396]	@ (800545c <HAL_RCC_ClockConfig+0x1b8>)
 80052d0:	681b      	ldr	r3, [r3, #0]
 80052d2:	f003 030f 	and.w	r3, r3, #15
 80052d6:	683a      	ldr	r2, [r7, #0]
 80052d8:	429a      	cmp	r2, r3
 80052da:	d001      	beq.n	80052e0 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80052dc:	2301      	movs	r3, #1
 80052de:	e0b8      	b.n	8005452 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80052e0:	687b      	ldr	r3, [r7, #4]
 80052e2:	681b      	ldr	r3, [r3, #0]
 80052e4:	f003 0302 	and.w	r3, r3, #2
 80052e8:	2b00      	cmp	r3, #0
 80052ea:	d020      	beq.n	800532e <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80052ec:	687b      	ldr	r3, [r7, #4]
 80052ee:	681b      	ldr	r3, [r3, #0]
 80052f0:	f003 0304 	and.w	r3, r3, #4
 80052f4:	2b00      	cmp	r3, #0
 80052f6:	d005      	beq.n	8005304 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80052f8:	4b59      	ldr	r3, [pc, #356]	@ (8005460 <HAL_RCC_ClockConfig+0x1bc>)
 80052fa:	689b      	ldr	r3, [r3, #8]
 80052fc:	4a58      	ldr	r2, [pc, #352]	@ (8005460 <HAL_RCC_ClockConfig+0x1bc>)
 80052fe:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8005302:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005304:	687b      	ldr	r3, [r7, #4]
 8005306:	681b      	ldr	r3, [r3, #0]
 8005308:	f003 0308 	and.w	r3, r3, #8
 800530c:	2b00      	cmp	r3, #0
 800530e:	d005      	beq.n	800531c <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8005310:	4b53      	ldr	r3, [pc, #332]	@ (8005460 <HAL_RCC_ClockConfig+0x1bc>)
 8005312:	689b      	ldr	r3, [r3, #8]
 8005314:	4a52      	ldr	r2, [pc, #328]	@ (8005460 <HAL_RCC_ClockConfig+0x1bc>)
 8005316:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 800531a:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800531c:	4b50      	ldr	r3, [pc, #320]	@ (8005460 <HAL_RCC_ClockConfig+0x1bc>)
 800531e:	689b      	ldr	r3, [r3, #8]
 8005320:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8005324:	687b      	ldr	r3, [r7, #4]
 8005326:	689b      	ldr	r3, [r3, #8]
 8005328:	494d      	ldr	r1, [pc, #308]	@ (8005460 <HAL_RCC_ClockConfig+0x1bc>)
 800532a:	4313      	orrs	r3, r2
 800532c:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800532e:	687b      	ldr	r3, [r7, #4]
 8005330:	681b      	ldr	r3, [r3, #0]
 8005332:	f003 0301 	and.w	r3, r3, #1
 8005336:	2b00      	cmp	r3, #0
 8005338:	d044      	beq.n	80053c4 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800533a:	687b      	ldr	r3, [r7, #4]
 800533c:	685b      	ldr	r3, [r3, #4]
 800533e:	2b01      	cmp	r3, #1
 8005340:	d107      	bne.n	8005352 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005342:	4b47      	ldr	r3, [pc, #284]	@ (8005460 <HAL_RCC_ClockConfig+0x1bc>)
 8005344:	681b      	ldr	r3, [r3, #0]
 8005346:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800534a:	2b00      	cmp	r3, #0
 800534c:	d119      	bne.n	8005382 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800534e:	2301      	movs	r3, #1
 8005350:	e07f      	b.n	8005452 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8005352:	687b      	ldr	r3, [r7, #4]
 8005354:	685b      	ldr	r3, [r3, #4]
 8005356:	2b02      	cmp	r3, #2
 8005358:	d003      	beq.n	8005362 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800535a:	687b      	ldr	r3, [r7, #4]
 800535c:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800535e:	2b03      	cmp	r3, #3
 8005360:	d107      	bne.n	8005372 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005362:	4b3f      	ldr	r3, [pc, #252]	@ (8005460 <HAL_RCC_ClockConfig+0x1bc>)
 8005364:	681b      	ldr	r3, [r3, #0]
 8005366:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800536a:	2b00      	cmp	r3, #0
 800536c:	d109      	bne.n	8005382 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800536e:	2301      	movs	r3, #1
 8005370:	e06f      	b.n	8005452 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005372:	4b3b      	ldr	r3, [pc, #236]	@ (8005460 <HAL_RCC_ClockConfig+0x1bc>)
 8005374:	681b      	ldr	r3, [r3, #0]
 8005376:	f003 0302 	and.w	r3, r3, #2
 800537a:	2b00      	cmp	r3, #0
 800537c:	d101      	bne.n	8005382 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800537e:	2301      	movs	r3, #1
 8005380:	e067      	b.n	8005452 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8005382:	4b37      	ldr	r3, [pc, #220]	@ (8005460 <HAL_RCC_ClockConfig+0x1bc>)
 8005384:	689b      	ldr	r3, [r3, #8]
 8005386:	f023 0203 	bic.w	r2, r3, #3
 800538a:	687b      	ldr	r3, [r7, #4]
 800538c:	685b      	ldr	r3, [r3, #4]
 800538e:	4934      	ldr	r1, [pc, #208]	@ (8005460 <HAL_RCC_ClockConfig+0x1bc>)
 8005390:	4313      	orrs	r3, r2
 8005392:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8005394:	f7fd fd96 	bl	8002ec4 <HAL_GetTick>
 8005398:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800539a:	e00a      	b.n	80053b2 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800539c:	f7fd fd92 	bl	8002ec4 <HAL_GetTick>
 80053a0:	4602      	mov	r2, r0
 80053a2:	68fb      	ldr	r3, [r7, #12]
 80053a4:	1ad3      	subs	r3, r2, r3
 80053a6:	f241 3288 	movw	r2, #5000	@ 0x1388
 80053aa:	4293      	cmp	r3, r2
 80053ac:	d901      	bls.n	80053b2 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80053ae:	2303      	movs	r3, #3
 80053b0:	e04f      	b.n	8005452 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80053b2:	4b2b      	ldr	r3, [pc, #172]	@ (8005460 <HAL_RCC_ClockConfig+0x1bc>)
 80053b4:	689b      	ldr	r3, [r3, #8]
 80053b6:	f003 020c 	and.w	r2, r3, #12
 80053ba:	687b      	ldr	r3, [r7, #4]
 80053bc:	685b      	ldr	r3, [r3, #4]
 80053be:	009b      	lsls	r3, r3, #2
 80053c0:	429a      	cmp	r2, r3
 80053c2:	d1eb      	bne.n	800539c <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80053c4:	4b25      	ldr	r3, [pc, #148]	@ (800545c <HAL_RCC_ClockConfig+0x1b8>)
 80053c6:	681b      	ldr	r3, [r3, #0]
 80053c8:	f003 030f 	and.w	r3, r3, #15
 80053cc:	683a      	ldr	r2, [r7, #0]
 80053ce:	429a      	cmp	r2, r3
 80053d0:	d20c      	bcs.n	80053ec <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80053d2:	4b22      	ldr	r3, [pc, #136]	@ (800545c <HAL_RCC_ClockConfig+0x1b8>)
 80053d4:	683a      	ldr	r2, [r7, #0]
 80053d6:	b2d2      	uxtb	r2, r2
 80053d8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80053da:	4b20      	ldr	r3, [pc, #128]	@ (800545c <HAL_RCC_ClockConfig+0x1b8>)
 80053dc:	681b      	ldr	r3, [r3, #0]
 80053de:	f003 030f 	and.w	r3, r3, #15
 80053e2:	683a      	ldr	r2, [r7, #0]
 80053e4:	429a      	cmp	r2, r3
 80053e6:	d001      	beq.n	80053ec <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80053e8:	2301      	movs	r3, #1
 80053ea:	e032      	b.n	8005452 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80053ec:	687b      	ldr	r3, [r7, #4]
 80053ee:	681b      	ldr	r3, [r3, #0]
 80053f0:	f003 0304 	and.w	r3, r3, #4
 80053f4:	2b00      	cmp	r3, #0
 80053f6:	d008      	beq.n	800540a <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80053f8:	4b19      	ldr	r3, [pc, #100]	@ (8005460 <HAL_RCC_ClockConfig+0x1bc>)
 80053fa:	689b      	ldr	r3, [r3, #8]
 80053fc:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8005400:	687b      	ldr	r3, [r7, #4]
 8005402:	68db      	ldr	r3, [r3, #12]
 8005404:	4916      	ldr	r1, [pc, #88]	@ (8005460 <HAL_RCC_ClockConfig+0x1bc>)
 8005406:	4313      	orrs	r3, r2
 8005408:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800540a:	687b      	ldr	r3, [r7, #4]
 800540c:	681b      	ldr	r3, [r3, #0]
 800540e:	f003 0308 	and.w	r3, r3, #8
 8005412:	2b00      	cmp	r3, #0
 8005414:	d009      	beq.n	800542a <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8005416:	4b12      	ldr	r3, [pc, #72]	@ (8005460 <HAL_RCC_ClockConfig+0x1bc>)
 8005418:	689b      	ldr	r3, [r3, #8]
 800541a:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 800541e:	687b      	ldr	r3, [r7, #4]
 8005420:	691b      	ldr	r3, [r3, #16]
 8005422:	00db      	lsls	r3, r3, #3
 8005424:	490e      	ldr	r1, [pc, #56]	@ (8005460 <HAL_RCC_ClockConfig+0x1bc>)
 8005426:	4313      	orrs	r3, r2
 8005428:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800542a:	f000 f821 	bl	8005470 <HAL_RCC_GetSysClockFreq>
 800542e:	4602      	mov	r2, r0
 8005430:	4b0b      	ldr	r3, [pc, #44]	@ (8005460 <HAL_RCC_ClockConfig+0x1bc>)
 8005432:	689b      	ldr	r3, [r3, #8]
 8005434:	091b      	lsrs	r3, r3, #4
 8005436:	f003 030f 	and.w	r3, r3, #15
 800543a:	490a      	ldr	r1, [pc, #40]	@ (8005464 <HAL_RCC_ClockConfig+0x1c0>)
 800543c:	5ccb      	ldrb	r3, [r1, r3]
 800543e:	fa22 f303 	lsr.w	r3, r2, r3
 8005442:	4a09      	ldr	r2, [pc, #36]	@ (8005468 <HAL_RCC_ClockConfig+0x1c4>)
 8005444:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8005446:	4b09      	ldr	r3, [pc, #36]	@ (800546c <HAL_RCC_ClockConfig+0x1c8>)
 8005448:	681b      	ldr	r3, [r3, #0]
 800544a:	4618      	mov	r0, r3
 800544c:	f7fd fcf6 	bl	8002e3c <HAL_InitTick>

  return HAL_OK;
 8005450:	2300      	movs	r3, #0
}
 8005452:	4618      	mov	r0, r3
 8005454:	3710      	adds	r7, #16
 8005456:	46bd      	mov	sp, r7
 8005458:	bd80      	pop	{r7, pc}
 800545a:	bf00      	nop
 800545c:	40023c00 	.word	0x40023c00
 8005460:	40023800 	.word	0x40023800
 8005464:	08008780 	.word	0x08008780
 8005468:	20000010 	.word	0x20000010
 800546c:	20000014 	.word	0x20000014

08005470 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005470:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005474:	b094      	sub	sp, #80	@ 0x50
 8005476:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8005478:	2300      	movs	r3, #0
 800547a:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t pllvco = 0U;
 800547c:	2300      	movs	r3, #0
 800547e:	64fb      	str	r3, [r7, #76]	@ 0x4c
  uint32_t pllp = 0U;
 8005480:	2300      	movs	r3, #0
 8005482:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 8005484:	2300      	movs	r3, #0
 8005486:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8005488:	4b79      	ldr	r3, [pc, #484]	@ (8005670 <HAL_RCC_GetSysClockFreq+0x200>)
 800548a:	689b      	ldr	r3, [r3, #8]
 800548c:	f003 030c 	and.w	r3, r3, #12
 8005490:	2b08      	cmp	r3, #8
 8005492:	d00d      	beq.n	80054b0 <HAL_RCC_GetSysClockFreq+0x40>
 8005494:	2b08      	cmp	r3, #8
 8005496:	f200 80e1 	bhi.w	800565c <HAL_RCC_GetSysClockFreq+0x1ec>
 800549a:	2b00      	cmp	r3, #0
 800549c:	d002      	beq.n	80054a4 <HAL_RCC_GetSysClockFreq+0x34>
 800549e:	2b04      	cmp	r3, #4
 80054a0:	d003      	beq.n	80054aa <HAL_RCC_GetSysClockFreq+0x3a>
 80054a2:	e0db      	b.n	800565c <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80054a4:	4b73      	ldr	r3, [pc, #460]	@ (8005674 <HAL_RCC_GetSysClockFreq+0x204>)
 80054a6:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80054a8:	e0db      	b.n	8005662 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80054aa:	4b73      	ldr	r3, [pc, #460]	@ (8005678 <HAL_RCC_GetSysClockFreq+0x208>)
 80054ac:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80054ae:	e0d8      	b.n	8005662 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80054b0:	4b6f      	ldr	r3, [pc, #444]	@ (8005670 <HAL_RCC_GetSysClockFreq+0x200>)
 80054b2:	685b      	ldr	r3, [r3, #4]
 80054b4:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80054b8:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80054ba:	4b6d      	ldr	r3, [pc, #436]	@ (8005670 <HAL_RCC_GetSysClockFreq+0x200>)
 80054bc:	685b      	ldr	r3, [r3, #4]
 80054be:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80054c2:	2b00      	cmp	r3, #0
 80054c4:	d063      	beq.n	800558e <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80054c6:	4b6a      	ldr	r3, [pc, #424]	@ (8005670 <HAL_RCC_GetSysClockFreq+0x200>)
 80054c8:	685b      	ldr	r3, [r3, #4]
 80054ca:	099b      	lsrs	r3, r3, #6
 80054cc:	2200      	movs	r2, #0
 80054ce:	63bb      	str	r3, [r7, #56]	@ 0x38
 80054d0:	63fa      	str	r2, [r7, #60]	@ 0x3c
 80054d2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80054d4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80054d8:	633b      	str	r3, [r7, #48]	@ 0x30
 80054da:	2300      	movs	r3, #0
 80054dc:	637b      	str	r3, [r7, #52]	@ 0x34
 80054de:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 80054e2:	4622      	mov	r2, r4
 80054e4:	462b      	mov	r3, r5
 80054e6:	f04f 0000 	mov.w	r0, #0
 80054ea:	f04f 0100 	mov.w	r1, #0
 80054ee:	0159      	lsls	r1, r3, #5
 80054f0:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80054f4:	0150      	lsls	r0, r2, #5
 80054f6:	4602      	mov	r2, r0
 80054f8:	460b      	mov	r3, r1
 80054fa:	4621      	mov	r1, r4
 80054fc:	1a51      	subs	r1, r2, r1
 80054fe:	6139      	str	r1, [r7, #16]
 8005500:	4629      	mov	r1, r5
 8005502:	eb63 0301 	sbc.w	r3, r3, r1
 8005506:	617b      	str	r3, [r7, #20]
 8005508:	f04f 0200 	mov.w	r2, #0
 800550c:	f04f 0300 	mov.w	r3, #0
 8005510:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8005514:	4659      	mov	r1, fp
 8005516:	018b      	lsls	r3, r1, #6
 8005518:	4651      	mov	r1, sl
 800551a:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 800551e:	4651      	mov	r1, sl
 8005520:	018a      	lsls	r2, r1, #6
 8005522:	4651      	mov	r1, sl
 8005524:	ebb2 0801 	subs.w	r8, r2, r1
 8005528:	4659      	mov	r1, fp
 800552a:	eb63 0901 	sbc.w	r9, r3, r1
 800552e:	f04f 0200 	mov.w	r2, #0
 8005532:	f04f 0300 	mov.w	r3, #0
 8005536:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800553a:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800553e:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8005542:	4690      	mov	r8, r2
 8005544:	4699      	mov	r9, r3
 8005546:	4623      	mov	r3, r4
 8005548:	eb18 0303 	adds.w	r3, r8, r3
 800554c:	60bb      	str	r3, [r7, #8]
 800554e:	462b      	mov	r3, r5
 8005550:	eb49 0303 	adc.w	r3, r9, r3
 8005554:	60fb      	str	r3, [r7, #12]
 8005556:	f04f 0200 	mov.w	r2, #0
 800555a:	f04f 0300 	mov.w	r3, #0
 800555e:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8005562:	4629      	mov	r1, r5
 8005564:	024b      	lsls	r3, r1, #9
 8005566:	4621      	mov	r1, r4
 8005568:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 800556c:	4621      	mov	r1, r4
 800556e:	024a      	lsls	r2, r1, #9
 8005570:	4610      	mov	r0, r2
 8005572:	4619      	mov	r1, r3
 8005574:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8005576:	2200      	movs	r2, #0
 8005578:	62bb      	str	r3, [r7, #40]	@ 0x28
 800557a:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800557c:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8005580:	f7fa fe86 	bl	8000290 <__aeabi_uldivmod>
 8005584:	4602      	mov	r2, r0
 8005586:	460b      	mov	r3, r1
 8005588:	4613      	mov	r3, r2
 800558a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800558c:	e058      	b.n	8005640 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800558e:	4b38      	ldr	r3, [pc, #224]	@ (8005670 <HAL_RCC_GetSysClockFreq+0x200>)
 8005590:	685b      	ldr	r3, [r3, #4]
 8005592:	099b      	lsrs	r3, r3, #6
 8005594:	2200      	movs	r2, #0
 8005596:	4618      	mov	r0, r3
 8005598:	4611      	mov	r1, r2
 800559a:	f3c0 0308 	ubfx	r3, r0, #0, #9
 800559e:	623b      	str	r3, [r7, #32]
 80055a0:	2300      	movs	r3, #0
 80055a2:	627b      	str	r3, [r7, #36]	@ 0x24
 80055a4:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 80055a8:	4642      	mov	r2, r8
 80055aa:	464b      	mov	r3, r9
 80055ac:	f04f 0000 	mov.w	r0, #0
 80055b0:	f04f 0100 	mov.w	r1, #0
 80055b4:	0159      	lsls	r1, r3, #5
 80055b6:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80055ba:	0150      	lsls	r0, r2, #5
 80055bc:	4602      	mov	r2, r0
 80055be:	460b      	mov	r3, r1
 80055c0:	4641      	mov	r1, r8
 80055c2:	ebb2 0a01 	subs.w	sl, r2, r1
 80055c6:	4649      	mov	r1, r9
 80055c8:	eb63 0b01 	sbc.w	fp, r3, r1
 80055cc:	f04f 0200 	mov.w	r2, #0
 80055d0:	f04f 0300 	mov.w	r3, #0
 80055d4:	ea4f 138b 	mov.w	r3, fp, lsl #6
 80055d8:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 80055dc:	ea4f 128a 	mov.w	r2, sl, lsl #6
 80055e0:	ebb2 040a 	subs.w	r4, r2, sl
 80055e4:	eb63 050b 	sbc.w	r5, r3, fp
 80055e8:	f04f 0200 	mov.w	r2, #0
 80055ec:	f04f 0300 	mov.w	r3, #0
 80055f0:	00eb      	lsls	r3, r5, #3
 80055f2:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80055f6:	00e2      	lsls	r2, r4, #3
 80055f8:	4614      	mov	r4, r2
 80055fa:	461d      	mov	r5, r3
 80055fc:	4643      	mov	r3, r8
 80055fe:	18e3      	adds	r3, r4, r3
 8005600:	603b      	str	r3, [r7, #0]
 8005602:	464b      	mov	r3, r9
 8005604:	eb45 0303 	adc.w	r3, r5, r3
 8005608:	607b      	str	r3, [r7, #4]
 800560a:	f04f 0200 	mov.w	r2, #0
 800560e:	f04f 0300 	mov.w	r3, #0
 8005612:	e9d7 4500 	ldrd	r4, r5, [r7]
 8005616:	4629      	mov	r1, r5
 8005618:	028b      	lsls	r3, r1, #10
 800561a:	4621      	mov	r1, r4
 800561c:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8005620:	4621      	mov	r1, r4
 8005622:	028a      	lsls	r2, r1, #10
 8005624:	4610      	mov	r0, r2
 8005626:	4619      	mov	r1, r3
 8005628:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800562a:	2200      	movs	r2, #0
 800562c:	61bb      	str	r3, [r7, #24]
 800562e:	61fa      	str	r2, [r7, #28]
 8005630:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8005634:	f7fa fe2c 	bl	8000290 <__aeabi_uldivmod>
 8005638:	4602      	mov	r2, r0
 800563a:	460b      	mov	r3, r1
 800563c:	4613      	mov	r3, r2
 800563e:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8005640:	4b0b      	ldr	r3, [pc, #44]	@ (8005670 <HAL_RCC_GetSysClockFreq+0x200>)
 8005642:	685b      	ldr	r3, [r3, #4]
 8005644:	0c1b      	lsrs	r3, r3, #16
 8005646:	f003 0303 	and.w	r3, r3, #3
 800564a:	3301      	adds	r3, #1
 800564c:	005b      	lsls	r3, r3, #1
 800564e:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 8005650:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8005652:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005654:	fbb2 f3f3 	udiv	r3, r2, r3
 8005658:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 800565a:	e002      	b.n	8005662 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 800565c:	4b05      	ldr	r3, [pc, #20]	@ (8005674 <HAL_RCC_GetSysClockFreq+0x204>)
 800565e:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8005660:	bf00      	nop
    }
  }
  return sysclockfreq;
 8005662:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 8005664:	4618      	mov	r0, r3
 8005666:	3750      	adds	r7, #80	@ 0x50
 8005668:	46bd      	mov	sp, r7
 800566a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800566e:	bf00      	nop
 8005670:	40023800 	.word	0x40023800
 8005674:	00f42400 	.word	0x00f42400
 8005678:	007a1200 	.word	0x007a1200

0800567c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800567c:	b480      	push	{r7}
 800567e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8005680:	4b03      	ldr	r3, [pc, #12]	@ (8005690 <HAL_RCC_GetHCLKFreq+0x14>)
 8005682:	681b      	ldr	r3, [r3, #0]
}
 8005684:	4618      	mov	r0, r3
 8005686:	46bd      	mov	sp, r7
 8005688:	f85d 7b04 	ldr.w	r7, [sp], #4
 800568c:	4770      	bx	lr
 800568e:	bf00      	nop
 8005690:	20000010 	.word	0x20000010

08005694 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8005694:	b580      	push	{r7, lr}
 8005696:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8005698:	f7ff fff0 	bl	800567c <HAL_RCC_GetHCLKFreq>
 800569c:	4602      	mov	r2, r0
 800569e:	4b05      	ldr	r3, [pc, #20]	@ (80056b4 <HAL_RCC_GetPCLK1Freq+0x20>)
 80056a0:	689b      	ldr	r3, [r3, #8]
 80056a2:	0a9b      	lsrs	r3, r3, #10
 80056a4:	f003 0307 	and.w	r3, r3, #7
 80056a8:	4903      	ldr	r1, [pc, #12]	@ (80056b8 <HAL_RCC_GetPCLK1Freq+0x24>)
 80056aa:	5ccb      	ldrb	r3, [r1, r3]
 80056ac:	fa22 f303 	lsr.w	r3, r2, r3
}
 80056b0:	4618      	mov	r0, r3
 80056b2:	bd80      	pop	{r7, pc}
 80056b4:	40023800 	.word	0x40023800
 80056b8:	08008790 	.word	0x08008790

080056bc <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80056bc:	b580      	push	{r7, lr}
 80056be:	b086      	sub	sp, #24
 80056c0:	af00      	add	r7, sp, #0
 80056c2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80056c4:	2300      	movs	r3, #0
 80056c6:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg1 = 0U;
 80056c8:	2300      	movs	r3, #0
 80056ca:	613b      	str	r3, [r7, #16]

  /*----------------------- SAI/I2S Configuration (PLLI2S) -------------------*/
  /*----------------------- Common configuration SAI/I2S ---------------------*/
  /* In Case of SAI or I2S Clock Configuration through PLLI2S, PLLI2SN division
     factor is common parameters for both peripherals */
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 80056cc:	687b      	ldr	r3, [r7, #4]
 80056ce:	681b      	ldr	r3, [r3, #0]
 80056d0:	f003 0301 	and.w	r3, r3, #1
 80056d4:	2b00      	cmp	r3, #0
 80056d6:	d10b      	bne.n	80056f0 <HAL_RCCEx_PeriphCLKConfig+0x34>
      (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLI2S) == RCC_PERIPHCLK_SAI_PLLI2S) ||
 80056d8:	687b      	ldr	r3, [r7, #4]
 80056da:	681b      	ldr	r3, [r3, #0]
 80056dc:	f003 0302 	and.w	r3, r3, #2
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 80056e0:	2b00      	cmp	r3, #0
 80056e2:	d105      	bne.n	80056f0 <HAL_RCCEx_PeriphCLKConfig+0x34>
      (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 80056e4:	687b      	ldr	r3, [r7, #4]
 80056e6:	681b      	ldr	r3, [r3, #0]
 80056e8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
      (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLI2S) == RCC_PERIPHCLK_SAI_PLLI2S) ||
 80056ec:	2b00      	cmp	r3, #0
 80056ee:	d075      	beq.n	80057dc <HAL_RCCEx_PeriphCLKConfig+0x120>
  {
    /* check for Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 80056f0:	4b91      	ldr	r3, [pc, #580]	@ (8005938 <HAL_RCCEx_PeriphCLKConfig+0x27c>)
 80056f2:	2200      	movs	r2, #0
 80056f4:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 80056f6:	f7fd fbe5 	bl	8002ec4 <HAL_GetTick>
 80056fa:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 80056fc:	e008      	b.n	8005710 <HAL_RCCEx_PeriphCLKConfig+0x54>
    {
      if ((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 80056fe:	f7fd fbe1 	bl	8002ec4 <HAL_GetTick>
 8005702:	4602      	mov	r2, r0
 8005704:	697b      	ldr	r3, [r7, #20]
 8005706:	1ad3      	subs	r3, r2, r3
 8005708:	2b02      	cmp	r3, #2
 800570a:	d901      	bls.n	8005710 <HAL_RCCEx_PeriphCLKConfig+0x54>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800570c:	2303      	movs	r3, #3
 800570e:	e189      	b.n	8005a24 <HAL_RCCEx_PeriphCLKConfig+0x368>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8005710:	4b8a      	ldr	r3, [pc, #552]	@ (800593c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8005712:	681b      	ldr	r3, [r3, #0]
 8005714:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8005718:	2b00      	cmp	r3, #0
 800571a:	d1f0      	bne.n	80056fe <HAL_RCCEx_PeriphCLKConfig+0x42>
    }

    /*---------------------------- I2S configuration -------------------------*/
    /* In Case of I2S Clock Configuration through PLLI2S, PLLI2SR must be added
      only for I2S configuration */
    if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 800571c:	687b      	ldr	r3, [r7, #4]
 800571e:	681b      	ldr	r3, [r3, #0]
 8005720:	f003 0301 	and.w	r3, r3, #1
 8005724:	2b00      	cmp	r3, #0
 8005726:	d009      	beq.n	800573c <HAL_RCCEx_PeriphCLKConfig+0x80>
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SR);
 8005728:	687b      	ldr	r3, [r7, #4]
 800572a:	685b      	ldr	r3, [r3, #4]
 800572c:	019a      	lsls	r2, r3, #6
 800572e:	687b      	ldr	r3, [r7, #4]
 8005730:	689b      	ldr	r3, [r3, #8]
 8005732:	071b      	lsls	r3, r3, #28
 8005734:	4981      	ldr	r1, [pc, #516]	@ (800593c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8005736:	4313      	orrs	r3, r2
 8005738:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /*---------------------------- SAI configuration -------------------------*/
    /* In Case of SAI Clock Configuration through PLLI2S, PLLI2SQ and PLLI2S_DIVQ must
       be added only for SAI configuration */
    if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLI2S) == (RCC_PERIPHCLK_SAI_PLLI2S))
 800573c:	687b      	ldr	r3, [r7, #4]
 800573e:	681b      	ldr	r3, [r3, #0]
 8005740:	f003 0302 	and.w	r3, r3, #2
 8005744:	2b00      	cmp	r3, #0
 8005746:	d01f      	beq.n	8005788 <HAL_RCCEx_PeriphCLKConfig+0xcc>
      /* Check the PLLI2S division factors */
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SR value from PLLI2SCFGR register (this value is not need for SAI configuration) */
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8005748:	4b7c      	ldr	r3, [pc, #496]	@ (800593c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 800574a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800574e:	0f1b      	lsrs	r3, r3, #28
 8005750:	f003 0307 	and.w	r3, r3, #7
 8005754:	613b      	str	r3, [r7, #16]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_SAICLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg1);
 8005756:	687b      	ldr	r3, [r7, #4]
 8005758:	685b      	ldr	r3, [r3, #4]
 800575a:	019a      	lsls	r2, r3, #6
 800575c:	687b      	ldr	r3, [r7, #4]
 800575e:	68db      	ldr	r3, [r3, #12]
 8005760:	061b      	lsls	r3, r3, #24
 8005762:	431a      	orrs	r2, r3
 8005764:	693b      	ldr	r3, [r7, #16]
 8005766:	071b      	lsls	r3, r3, #28
 8005768:	4974      	ldr	r1, [pc, #464]	@ (800593c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 800576a:	4313      	orrs	r3, r2
 800576c:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 8005770:	4b72      	ldr	r3, [pc, #456]	@ (800593c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8005772:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8005776:	f023 021f 	bic.w	r2, r3, #31
 800577a:	687b      	ldr	r3, [r7, #4]
 800577c:	69db      	ldr	r3, [r3, #28]
 800577e:	3b01      	subs	r3, #1
 8005780:	496e      	ldr	r1, [pc, #440]	@ (800593c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8005782:	4313      	orrs	r3, r2
 8005784:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 8005788:	687b      	ldr	r3, [r7, #4]
 800578a:	681b      	ldr	r3, [r3, #0]
 800578c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005790:	2b00      	cmp	r3, #0
 8005792:	d00d      	beq.n	80057b0 <HAL_RCCEx_PeriphCLKConfig+0xf4>
      /* Check for Parameters */
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Configure the PLLI2S multiplication and division factors */
      __HAL_RCC_PLLI2S_SAICLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SQ,
 8005794:	687b      	ldr	r3, [r7, #4]
 8005796:	685b      	ldr	r3, [r3, #4]
 8005798:	019a      	lsls	r2, r3, #6
 800579a:	687b      	ldr	r3, [r7, #4]
 800579c:	68db      	ldr	r3, [r3, #12]
 800579e:	061b      	lsls	r3, r3, #24
 80057a0:	431a      	orrs	r2, r3
 80057a2:	687b      	ldr	r3, [r7, #4]
 80057a4:	689b      	ldr	r3, [r3, #8]
 80057a6:	071b      	lsls	r3, r3, #28
 80057a8:	4964      	ldr	r1, [pc, #400]	@ (800593c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80057aa:	4313      	orrs	r3, r2
 80057ac:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
                                     PeriphClkInit->PLLI2S.PLLI2SR);
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 80057b0:	4b61      	ldr	r3, [pc, #388]	@ (8005938 <HAL_RCCEx_PeriphCLKConfig+0x27c>)
 80057b2:	2201      	movs	r2, #1
 80057b4:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 80057b6:	f7fd fb85 	bl	8002ec4 <HAL_GetTick>
 80057ba:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 80057bc:	e008      	b.n	80057d0 <HAL_RCCEx_PeriphCLKConfig+0x114>
    {
      if ((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 80057be:	f7fd fb81 	bl	8002ec4 <HAL_GetTick>
 80057c2:	4602      	mov	r2, r0
 80057c4:	697b      	ldr	r3, [r7, #20]
 80057c6:	1ad3      	subs	r3, r2, r3
 80057c8:	2b02      	cmp	r3, #2
 80057ca:	d901      	bls.n	80057d0 <HAL_RCCEx_PeriphCLKConfig+0x114>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80057cc:	2303      	movs	r3, #3
 80057ce:	e129      	b.n	8005a24 <HAL_RCCEx_PeriphCLKConfig+0x368>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 80057d0:	4b5a      	ldr	r3, [pc, #360]	@ (800593c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80057d2:	681b      	ldr	r3, [r3, #0]
 80057d4:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80057d8:	2b00      	cmp	r3, #0
 80057da:	d0f0      	beq.n	80057be <HAL_RCCEx_PeriphCLKConfig+0x102>

  /*----------------------- SAI/LTDC Configuration (PLLSAI) ------------------*/
  /*----------------------- Common configuration SAI/LTDC --------------------*/
  /* In Case of SAI or LTDC Clock Configuration through PLLSAI, PLLSAIN division
     factor is common parameters for both peripherals */
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLSAI) == RCC_PERIPHCLK_SAI_PLLSAI) ||
 80057dc:	687b      	ldr	r3, [r7, #4]
 80057de:	681b      	ldr	r3, [r3, #0]
 80057e0:	f003 0304 	and.w	r3, r3, #4
 80057e4:	2b00      	cmp	r3, #0
 80057e6:	d105      	bne.n	80057f4 <HAL_RCCEx_PeriphCLKConfig+0x138>
      (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC))
 80057e8:	687b      	ldr	r3, [r7, #4]
 80057ea:	681b      	ldr	r3, [r3, #0]
 80057ec:	f003 0308 	and.w	r3, r3, #8
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLSAI) == RCC_PERIPHCLK_SAI_PLLSAI) ||
 80057f0:	2b00      	cmp	r3, #0
 80057f2:	d079      	beq.n	80058e8 <HAL_RCCEx_PeriphCLKConfig+0x22c>
  {
    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 80057f4:	4b52      	ldr	r3, [pc, #328]	@ (8005940 <HAL_RCCEx_PeriphCLKConfig+0x284>)
 80057f6:	2200      	movs	r2, #0
 80057f8:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 80057fa:	f7fd fb63 	bl	8002ec4 <HAL_GetTick>
 80057fe:	6178      	str	r0, [r7, #20]
    /* Wait till PLLSAI is disabled */
    while (__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8005800:	e008      	b.n	8005814 <HAL_RCCEx_PeriphCLKConfig+0x158>
    {
      if ((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8005802:	f7fd fb5f 	bl	8002ec4 <HAL_GetTick>
 8005806:	4602      	mov	r2, r0
 8005808:	697b      	ldr	r3, [r7, #20]
 800580a:	1ad3      	subs	r3, r2, r3
 800580c:	2b02      	cmp	r3, #2
 800580e:	d901      	bls.n	8005814 <HAL_RCCEx_PeriphCLKConfig+0x158>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8005810:	2303      	movs	r3, #3
 8005812:	e107      	b.n	8005a24 <HAL_RCCEx_PeriphCLKConfig+0x368>
    while (__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8005814:	4b49      	ldr	r3, [pc, #292]	@ (800593c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8005816:	681b      	ldr	r3, [r3, #0]
 8005818:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800581c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8005820:	d0ef      	beq.n	8005802 <HAL_RCCEx_PeriphCLKConfig+0x146>
    }

    /*---------------------------- SAI configuration -------------------------*/
    /* In Case of SAI Clock Configuration through PLLSAI, PLLSAIQ and PLLSAI_DIVQ must
       be added only for SAI configuration */
    if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLSAI) == (RCC_PERIPHCLK_SAI_PLLSAI))
 8005822:	687b      	ldr	r3, [r7, #4]
 8005824:	681b      	ldr	r3, [r3, #0]
 8005826:	f003 0304 	and.w	r3, r3, #4
 800582a:	2b00      	cmp	r3, #0
 800582c:	d020      	beq.n	8005870 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
    {
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIR value from PLLSAICFGR register (this value is not need for SAI configuration) */
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 800582e:	4b43      	ldr	r3, [pc, #268]	@ (800593c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8005830:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005834:	0f1b      	lsrs	r3, r3, #28
 8005836:	f003 0307 	and.w	r3, r3, #7
 800583a:	613b      	str	r3, [r7, #16]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN, PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 800583c:	687b      	ldr	r3, [r7, #4]
 800583e:	691b      	ldr	r3, [r3, #16]
 8005840:	019a      	lsls	r2, r3, #6
 8005842:	687b      	ldr	r3, [r7, #4]
 8005844:	695b      	ldr	r3, [r3, #20]
 8005846:	061b      	lsls	r3, r3, #24
 8005848:	431a      	orrs	r2, r3
 800584a:	693b      	ldr	r3, [r7, #16]
 800584c:	071b      	lsls	r3, r3, #28
 800584e:	493b      	ldr	r1, [pc, #236]	@ (800593c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8005850:	4313      	orrs	r3, r2
 8005852:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 8005856:	4b39      	ldr	r3, [pc, #228]	@ (800593c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8005858:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800585c:	f423 52f8 	bic.w	r2, r3, #7936	@ 0x1f00
 8005860:	687b      	ldr	r3, [r7, #4]
 8005862:	6a1b      	ldr	r3, [r3, #32]
 8005864:	3b01      	subs	r3, #1
 8005866:	021b      	lsls	r3, r3, #8
 8005868:	4934      	ldr	r1, [pc, #208]	@ (800593c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 800586a:	4313      	orrs	r3, r2
 800586c:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*---------------------------- LTDC configuration ------------------------*/
    if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 8005870:	687b      	ldr	r3, [r7, #4]
 8005872:	681b      	ldr	r3, [r3, #0]
 8005874:	f003 0308 	and.w	r3, r3, #8
 8005878:	2b00      	cmp	r3, #0
 800587a:	d01e      	beq.n	80058ba <HAL_RCCEx_PeriphCLKConfig+0x1fe>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIR value from PLLSAICFGR register (this value is not need for SAI configuration) */
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 800587c:	4b2f      	ldr	r3, [pc, #188]	@ (800593c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 800587e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005882:	0e1b      	lsrs	r3, r3, #24
 8005884:	f003 030f 	and.w	r3, r3, #15
 8005888:	613b      	str	r3, [r7, #16]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN, tmpreg1, PeriphClkInit->PLLSAI.PLLSAIR);
 800588a:	687b      	ldr	r3, [r7, #4]
 800588c:	691b      	ldr	r3, [r3, #16]
 800588e:	019a      	lsls	r2, r3, #6
 8005890:	693b      	ldr	r3, [r7, #16]
 8005892:	061b      	lsls	r3, r3, #24
 8005894:	431a      	orrs	r2, r3
 8005896:	687b      	ldr	r3, [r7, #4]
 8005898:	699b      	ldr	r3, [r3, #24]
 800589a:	071b      	lsls	r3, r3, #28
 800589c:	4927      	ldr	r1, [pc, #156]	@ (800593c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 800589e:	4313      	orrs	r3, r2
 80058a0:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 80058a4:	4b25      	ldr	r3, [pc, #148]	@ (800593c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80058a6:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80058aa:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 80058ae:	687b      	ldr	r3, [r7, #4]
 80058b0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80058b2:	4922      	ldr	r1, [pc, #136]	@ (800593c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80058b4:	4313      	orrs	r3, r2
 80058b6:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }
    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 80058ba:	4b21      	ldr	r3, [pc, #132]	@ (8005940 <HAL_RCCEx_PeriphCLKConfig+0x284>)
 80058bc:	2201      	movs	r2, #1
 80058be:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 80058c0:	f7fd fb00 	bl	8002ec4 <HAL_GetTick>
 80058c4:	6178      	str	r0, [r7, #20]
    /* Wait till PLLSAI is ready */
    while (__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 80058c6:	e008      	b.n	80058da <HAL_RCCEx_PeriphCLKConfig+0x21e>
    {
      if ((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 80058c8:	f7fd fafc 	bl	8002ec4 <HAL_GetTick>
 80058cc:	4602      	mov	r2, r0
 80058ce:	697b      	ldr	r3, [r7, #20]
 80058d0:	1ad3      	subs	r3, r2, r3
 80058d2:	2b02      	cmp	r3, #2
 80058d4:	d901      	bls.n	80058da <HAL_RCCEx_PeriphCLKConfig+0x21e>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80058d6:	2303      	movs	r3, #3
 80058d8:	e0a4      	b.n	8005a24 <HAL_RCCEx_PeriphCLKConfig+0x368>
    while (__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 80058da:	4b18      	ldr	r3, [pc, #96]	@ (800593c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80058dc:	681b      	ldr	r3, [r3, #0]
 80058de:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80058e2:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80058e6:	d1ef      	bne.n	80058c8 <HAL_RCCEx_PeriphCLKConfig+0x20c>
    }
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- RTC configuration ---------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 80058e8:	687b      	ldr	r3, [r7, #4]
 80058ea:	681b      	ldr	r3, [r3, #0]
 80058ec:	f003 0320 	and.w	r3, r3, #32
 80058f0:	2b00      	cmp	r3, #0
 80058f2:	f000 808b 	beq.w	8005a0c <HAL_RCCEx_PeriphCLKConfig+0x350>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 80058f6:	2300      	movs	r3, #0
 80058f8:	60fb      	str	r3, [r7, #12]
 80058fa:	4b10      	ldr	r3, [pc, #64]	@ (800593c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80058fc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80058fe:	4a0f      	ldr	r2, [pc, #60]	@ (800593c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8005900:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005904:	6413      	str	r3, [r2, #64]	@ 0x40
 8005906:	4b0d      	ldr	r3, [pc, #52]	@ (800593c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8005908:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800590a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800590e:	60fb      	str	r3, [r7, #12]
 8005910:	68fb      	ldr	r3, [r7, #12]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 8005912:	4b0c      	ldr	r3, [pc, #48]	@ (8005944 <HAL_RCCEx_PeriphCLKConfig+0x288>)
 8005914:	681b      	ldr	r3, [r3, #0]
 8005916:	4a0b      	ldr	r2, [pc, #44]	@ (8005944 <HAL_RCCEx_PeriphCLKConfig+0x288>)
 8005918:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800591c:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 800591e:	f7fd fad1 	bl	8002ec4 <HAL_GetTick>
 8005922:	6178      	str	r0, [r7, #20]

    while ((PWR->CR & PWR_CR_DBP) == RESET)
 8005924:	e010      	b.n	8005948 <HAL_RCCEx_PeriphCLKConfig+0x28c>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005926:	f7fd facd 	bl	8002ec4 <HAL_GetTick>
 800592a:	4602      	mov	r2, r0
 800592c:	697b      	ldr	r3, [r7, #20]
 800592e:	1ad3      	subs	r3, r2, r3
 8005930:	2b02      	cmp	r3, #2
 8005932:	d909      	bls.n	8005948 <HAL_RCCEx_PeriphCLKConfig+0x28c>
      {
        return HAL_TIMEOUT;
 8005934:	2303      	movs	r3, #3
 8005936:	e075      	b.n	8005a24 <HAL_RCCEx_PeriphCLKConfig+0x368>
 8005938:	42470068 	.word	0x42470068
 800593c:	40023800 	.word	0x40023800
 8005940:	42470070 	.word	0x42470070
 8005944:	40007000 	.word	0x40007000
    while ((PWR->CR & PWR_CR_DBP) == RESET)
 8005948:	4b38      	ldr	r3, [pc, #224]	@ (8005a2c <HAL_RCCEx_PeriphCLKConfig+0x370>)
 800594a:	681b      	ldr	r3, [r3, #0]
 800594c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005950:	2b00      	cmp	r3, #0
 8005952:	d0e8      	beq.n	8005926 <HAL_RCCEx_PeriphCLKConfig+0x26a>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8005954:	4b36      	ldr	r3, [pc, #216]	@ (8005a30 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8005956:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005958:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800595c:	613b      	str	r3, [r7, #16]
    if ((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 800595e:	693b      	ldr	r3, [r7, #16]
 8005960:	2b00      	cmp	r3, #0
 8005962:	d02f      	beq.n	80059c4 <HAL_RCCEx_PeriphCLKConfig+0x308>
 8005964:	687b      	ldr	r3, [r7, #4]
 8005966:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005968:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800596c:	693a      	ldr	r2, [r7, #16]
 800596e:	429a      	cmp	r2, r3
 8005970:	d028      	beq.n	80059c4 <HAL_RCCEx_PeriphCLKConfig+0x308>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8005972:	4b2f      	ldr	r3, [pc, #188]	@ (8005a30 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8005974:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005976:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800597a:	613b      	str	r3, [r7, #16]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 800597c:	4b2d      	ldr	r3, [pc, #180]	@ (8005a34 <HAL_RCCEx_PeriphCLKConfig+0x378>)
 800597e:	2201      	movs	r2, #1
 8005980:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8005982:	4b2c      	ldr	r3, [pc, #176]	@ (8005a34 <HAL_RCCEx_PeriphCLKConfig+0x378>)
 8005984:	2200      	movs	r2, #0
 8005986:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 8005988:	4a29      	ldr	r2, [pc, #164]	@ (8005a30 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 800598a:	693b      	ldr	r3, [r7, #16]
 800598c:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 800598e:	4b28      	ldr	r3, [pc, #160]	@ (8005a30 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8005990:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005992:	f003 0301 	and.w	r3, r3, #1
 8005996:	2b01      	cmp	r3, #1
 8005998:	d114      	bne.n	80059c4 <HAL_RCCEx_PeriphCLKConfig+0x308>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 800599a:	f7fd fa93 	bl	8002ec4 <HAL_GetTick>
 800599e:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80059a0:	e00a      	b.n	80059b8 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80059a2:	f7fd fa8f 	bl	8002ec4 <HAL_GetTick>
 80059a6:	4602      	mov	r2, r0
 80059a8:	697b      	ldr	r3, [r7, #20]
 80059aa:	1ad3      	subs	r3, r2, r3
 80059ac:	f241 3288 	movw	r2, #5000	@ 0x1388
 80059b0:	4293      	cmp	r3, r2
 80059b2:	d901      	bls.n	80059b8 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
          {
            return HAL_TIMEOUT;
 80059b4:	2303      	movs	r3, #3
 80059b6:	e035      	b.n	8005a24 <HAL_RCCEx_PeriphCLKConfig+0x368>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80059b8:	4b1d      	ldr	r3, [pc, #116]	@ (8005a30 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 80059ba:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80059bc:	f003 0302 	and.w	r3, r3, #2
 80059c0:	2b00      	cmp	r3, #0
 80059c2:	d0ee      	beq.n	80059a2 <HAL_RCCEx_PeriphCLKConfig+0x2e6>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80059c4:	687b      	ldr	r3, [r7, #4]
 80059c6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80059c8:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80059cc:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80059d0:	d10d      	bne.n	80059ee <HAL_RCCEx_PeriphCLKConfig+0x332>
 80059d2:	4b17      	ldr	r3, [pc, #92]	@ (8005a30 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 80059d4:	689b      	ldr	r3, [r3, #8]
 80059d6:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 80059da:	687b      	ldr	r3, [r7, #4]
 80059dc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80059de:	f023 4370 	bic.w	r3, r3, #4026531840	@ 0xf0000000
 80059e2:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80059e6:	4912      	ldr	r1, [pc, #72]	@ (8005a30 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 80059e8:	4313      	orrs	r3, r2
 80059ea:	608b      	str	r3, [r1, #8]
 80059ec:	e005      	b.n	80059fa <HAL_RCCEx_PeriphCLKConfig+0x33e>
 80059ee:	4b10      	ldr	r3, [pc, #64]	@ (8005a30 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 80059f0:	689b      	ldr	r3, [r3, #8]
 80059f2:	4a0f      	ldr	r2, [pc, #60]	@ (8005a30 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 80059f4:	f423 13f8 	bic.w	r3, r3, #2031616	@ 0x1f0000
 80059f8:	6093      	str	r3, [r2, #8]
 80059fa:	4b0d      	ldr	r3, [pc, #52]	@ (8005a30 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 80059fc:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 80059fe:	687b      	ldr	r3, [r7, #4]
 8005a00:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005a02:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005a06:	490a      	ldr	r1, [pc, #40]	@ (8005a30 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8005a08:	4313      	orrs	r3, r2
 8005a0a:	670b      	str	r3, [r1, #112]	@ 0x70
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- TIM configuration ---------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 8005a0c:	687b      	ldr	r3, [r7, #4]
 8005a0e:	681b      	ldr	r3, [r3, #0]
 8005a10:	f003 0310 	and.w	r3, r3, #16
 8005a14:	2b00      	cmp	r3, #0
 8005a16:	d004      	beq.n	8005a22 <HAL_RCCEx_PeriphCLKConfig+0x366>
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8005a18:	687b      	ldr	r3, [r7, #4]
 8005a1a:	f893 202c 	ldrb.w	r2, [r3, #44]	@ 0x2c
 8005a1e:	4b06      	ldr	r3, [pc, #24]	@ (8005a38 <HAL_RCCEx_PeriphCLKConfig+0x37c>)
 8005a20:	601a      	str	r2, [r3, #0]
  }
  return HAL_OK;
 8005a22:	2300      	movs	r3, #0
}
 8005a24:	4618      	mov	r0, r3
 8005a26:	3718      	adds	r7, #24
 8005a28:	46bd      	mov	sp, r7
 8005a2a:	bd80      	pop	{r7, pc}
 8005a2c:	40007000 	.word	0x40007000
 8005a30:	40023800 	.word	0x40023800
 8005a34:	42470e40 	.word	0x42470e40
 8005a38:	424711e0 	.word	0x424711e0

08005a3c <HAL_RNG_Init>:
  * @param  hrng pointer to a RNG_HandleTypeDef structure that contains
  *                the configuration information for RNG.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RNG_Init(RNG_HandleTypeDef *hrng)
{
 8005a3c:	b580      	push	{r7, lr}
 8005a3e:	b082      	sub	sp, #8
 8005a40:	af00      	add	r7, sp, #0
 8005a42:	6078      	str	r0, [r7, #4]
  /* Check the RNG handle allocation */
  if (hrng == NULL)
 8005a44:	687b      	ldr	r3, [r7, #4]
 8005a46:	2b00      	cmp	r3, #0
 8005a48:	d101      	bne.n	8005a4e <HAL_RNG_Init+0x12>
  {
    return HAL_ERROR;
 8005a4a:	2301      	movs	r3, #1
 8005a4c:	e01c      	b.n	8005a88 <HAL_RNG_Init+0x4c>

    /* Init the low level hardware */
    hrng->MspInitCallback(hrng);
  }
#else
  if (hrng->State == HAL_RNG_STATE_RESET)
 8005a4e:	687b      	ldr	r3, [r7, #4]
 8005a50:	795b      	ldrb	r3, [r3, #5]
 8005a52:	b2db      	uxtb	r3, r3
 8005a54:	2b00      	cmp	r3, #0
 8005a56:	d105      	bne.n	8005a64 <HAL_RNG_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hrng->Lock = HAL_UNLOCKED;
 8005a58:	687b      	ldr	r3, [r7, #4]
 8005a5a:	2200      	movs	r2, #0
 8005a5c:	711a      	strb	r2, [r3, #4]

    /* Init the low level hardware */
    HAL_RNG_MspInit(hrng);
 8005a5e:	6878      	ldr	r0, [r7, #4]
 8005a60:	f7fc fc36 	bl	80022d0 <HAL_RNG_MspInit>
  }
#endif /* USE_HAL_RNG_REGISTER_CALLBACKS */

  /* Change RNG peripheral state */
  hrng->State = HAL_RNG_STATE_BUSY;
 8005a64:	687b      	ldr	r3, [r7, #4]
 8005a66:	2202      	movs	r2, #2
 8005a68:	715a      	strb	r2, [r3, #5]


  /* Enable the RNG Peripheral */
  __HAL_RNG_ENABLE(hrng);
 8005a6a:	687b      	ldr	r3, [r7, #4]
 8005a6c:	681b      	ldr	r3, [r3, #0]
 8005a6e:	681a      	ldr	r2, [r3, #0]
 8005a70:	687b      	ldr	r3, [r7, #4]
 8005a72:	681b      	ldr	r3, [r3, #0]
 8005a74:	f042 0204 	orr.w	r2, r2, #4
 8005a78:	601a      	str	r2, [r3, #0]

  /* Initialize the RNG state */
  hrng->State = HAL_RNG_STATE_READY;
 8005a7a:	687b      	ldr	r3, [r7, #4]
 8005a7c:	2201      	movs	r2, #1
 8005a7e:	715a      	strb	r2, [r3, #5]

  /* Initialise the error code */
  hrng->ErrorCode = HAL_RNG_ERROR_NONE;
 8005a80:	687b      	ldr	r3, [r7, #4]
 8005a82:	2200      	movs	r2, #0
 8005a84:	609a      	str	r2, [r3, #8]

  /* Return function status */
  return HAL_OK;
 8005a86:	2300      	movs	r3, #0
}
 8005a88:	4618      	mov	r0, r3
 8005a8a:	3708      	adds	r7, #8
 8005a8c:	46bd      	mov	sp, r7
 8005a8e:	bd80      	pop	{r7, pc}

08005a90 <HAL_RNG_DeInit>:
  * @param  hrng pointer to a RNG_HandleTypeDef structure that contains
  *                the configuration information for RNG.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RNG_DeInit(RNG_HandleTypeDef *hrng)
{
 8005a90:	b580      	push	{r7, lr}
 8005a92:	b082      	sub	sp, #8
 8005a94:	af00      	add	r7, sp, #0
 8005a96:	6078      	str	r0, [r7, #4]
  /* Check the RNG handle allocation */
  if (hrng == NULL)
 8005a98:	687b      	ldr	r3, [r7, #4]
 8005a9a:	2b00      	cmp	r3, #0
 8005a9c:	d101      	bne.n	8005aa2 <HAL_RNG_DeInit+0x12>
  {
    return HAL_ERROR;
 8005a9e:	2301      	movs	r3, #1
 8005aa0:	e01c      	b.n	8005adc <HAL_RNG_DeInit+0x4c>
  }

  /* Disable the RNG Peripheral */
  CLEAR_BIT(hrng->Instance->CR, RNG_CR_IE | RNG_CR_RNGEN);
 8005aa2:	687b      	ldr	r3, [r7, #4]
 8005aa4:	681b      	ldr	r3, [r3, #0]
 8005aa6:	681a      	ldr	r2, [r3, #0]
 8005aa8:	687b      	ldr	r3, [r7, #4]
 8005aaa:	681b      	ldr	r3, [r3, #0]
 8005aac:	f022 020c 	bic.w	r2, r2, #12
 8005ab0:	601a      	str	r2, [r3, #0]

  /* Clear RNG interrupt status flags */
  CLEAR_BIT(hrng->Instance->SR, RNG_SR_CEIS | RNG_SR_SEIS);
 8005ab2:	687b      	ldr	r3, [r7, #4]
 8005ab4:	681b      	ldr	r3, [r3, #0]
 8005ab6:	685a      	ldr	r2, [r3, #4]
 8005ab8:	687b      	ldr	r3, [r7, #4]
 8005aba:	681b      	ldr	r3, [r3, #0]
 8005abc:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8005ac0:	605a      	str	r2, [r3, #4]

  /* DeInit the low level hardware */
  hrng->MspDeInitCallback(hrng);
#else
  /* DeInit the low level hardware */
  HAL_RNG_MspDeInit(hrng);
 8005ac2:	6878      	ldr	r0, [r7, #4]
 8005ac4:	f7fc fc26 	bl	8002314 <HAL_RNG_MspDeInit>
#endif /* USE_HAL_RNG_REGISTER_CALLBACKS */

  /* Update the RNG state */
  hrng->State = HAL_RNG_STATE_RESET;
 8005ac8:	687b      	ldr	r3, [r7, #4]
 8005aca:	2200      	movs	r2, #0
 8005acc:	715a      	strb	r2, [r3, #5]

  /* Initialise the error code */
  hrng->ErrorCode = HAL_RNG_ERROR_NONE;
 8005ace:	687b      	ldr	r3, [r7, #4]
 8005ad0:	2200      	movs	r2, #0
 8005ad2:	609a      	str	r2, [r3, #8]

  /* Release Lock */
  __HAL_UNLOCK(hrng);
 8005ad4:	687b      	ldr	r3, [r7, #4]
 8005ad6:	2200      	movs	r2, #0
 8005ad8:	711a      	strb	r2, [r3, #4]

  /* Return the function status */
  return HAL_OK;
 8005ada:	2300      	movs	r3, #0
}
 8005adc:	4618      	mov	r0, r3
 8005ade:	3708      	adds	r7, #8
 8005ae0:	46bd      	mov	sp, r7
 8005ae2:	bd80      	pop	{r7, pc}

08005ae4 <HAL_RNG_GenerateRandomNumber>:
  * @param  random32bit pointer to generated random number variable if successful.
  * @retval HAL status
  */

HAL_StatusTypeDef HAL_RNG_GenerateRandomNumber(RNG_HandleTypeDef *hrng, uint32_t *random32bit)
{
 8005ae4:	b580      	push	{r7, lr}
 8005ae6:	b084      	sub	sp, #16
 8005ae8:	af00      	add	r7, sp, #0
 8005aea:	6078      	str	r0, [r7, #4]
 8005aec:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8005aee:	2300      	movs	r3, #0
 8005af0:	73fb      	strb	r3, [r7, #15]

  /* Process Locked */
  __HAL_LOCK(hrng);
 8005af2:	687b      	ldr	r3, [r7, #4]
 8005af4:	791b      	ldrb	r3, [r3, #4]
 8005af6:	2b01      	cmp	r3, #1
 8005af8:	d101      	bne.n	8005afe <HAL_RNG_GenerateRandomNumber+0x1a>
 8005afa:	2302      	movs	r3, #2
 8005afc:	e044      	b.n	8005b88 <HAL_RNG_GenerateRandomNumber+0xa4>
 8005afe:	687b      	ldr	r3, [r7, #4]
 8005b00:	2201      	movs	r2, #1
 8005b02:	711a      	strb	r2, [r3, #4]

  /* Check RNG peripheral state */
  if (hrng->State == HAL_RNG_STATE_READY)
 8005b04:	687b      	ldr	r3, [r7, #4]
 8005b06:	795b      	ldrb	r3, [r3, #5]
 8005b08:	b2db      	uxtb	r3, r3
 8005b0a:	2b01      	cmp	r3, #1
 8005b0c:	d133      	bne.n	8005b76 <HAL_RNG_GenerateRandomNumber+0x92>
  {
    /* Change RNG peripheral state */
    hrng->State = HAL_RNG_STATE_BUSY;
 8005b0e:	687b      	ldr	r3, [r7, #4]
 8005b10:	2202      	movs	r2, #2
 8005b12:	715a      	strb	r2, [r3, #5]

    /* Get tick */
    tickstart = HAL_GetTick();
 8005b14:	f7fd f9d6 	bl	8002ec4 <HAL_GetTick>
 8005b18:	60b8      	str	r0, [r7, #8]

    /* Check if data register contains valid random data */
    while (__HAL_RNG_GET_FLAG(hrng, RNG_FLAG_DRDY) == RESET)
 8005b1a:	e018      	b.n	8005b4e <HAL_RNG_GenerateRandomNumber+0x6a>
    {
      if ((HAL_GetTick() - tickstart) > RNG_TIMEOUT_VALUE)
 8005b1c:	f7fd f9d2 	bl	8002ec4 <HAL_GetTick>
 8005b20:	4602      	mov	r2, r0
 8005b22:	68bb      	ldr	r3, [r7, #8]
 8005b24:	1ad3      	subs	r3, r2, r3
 8005b26:	2b02      	cmp	r3, #2
 8005b28:	d911      	bls.n	8005b4e <HAL_RNG_GenerateRandomNumber+0x6a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (__HAL_RNG_GET_FLAG(hrng, RNG_FLAG_DRDY) == RESET)
 8005b2a:	687b      	ldr	r3, [r7, #4]
 8005b2c:	681b      	ldr	r3, [r3, #0]
 8005b2e:	685b      	ldr	r3, [r3, #4]
 8005b30:	f003 0301 	and.w	r3, r3, #1
 8005b34:	2b01      	cmp	r3, #1
 8005b36:	d00a      	beq.n	8005b4e <HAL_RNG_GenerateRandomNumber+0x6a>
        {
          hrng->State = HAL_RNG_STATE_READY;
 8005b38:	687b      	ldr	r3, [r7, #4]
 8005b3a:	2201      	movs	r2, #1
 8005b3c:	715a      	strb	r2, [r3, #5]
          hrng->ErrorCode = HAL_RNG_ERROR_TIMEOUT;
 8005b3e:	687b      	ldr	r3, [r7, #4]
 8005b40:	2202      	movs	r2, #2
 8005b42:	609a      	str	r2, [r3, #8]
          /* Process Unlocked */
          __HAL_UNLOCK(hrng);
 8005b44:	687b      	ldr	r3, [r7, #4]
 8005b46:	2200      	movs	r2, #0
 8005b48:	711a      	strb	r2, [r3, #4]
          return HAL_ERROR;
 8005b4a:	2301      	movs	r3, #1
 8005b4c:	e01c      	b.n	8005b88 <HAL_RNG_GenerateRandomNumber+0xa4>
    while (__HAL_RNG_GET_FLAG(hrng, RNG_FLAG_DRDY) == RESET)
 8005b4e:	687b      	ldr	r3, [r7, #4]
 8005b50:	681b      	ldr	r3, [r3, #0]
 8005b52:	685b      	ldr	r3, [r3, #4]
 8005b54:	f003 0301 	and.w	r3, r3, #1
 8005b58:	2b01      	cmp	r3, #1
 8005b5a:	d1df      	bne.n	8005b1c <HAL_RNG_GenerateRandomNumber+0x38>
        }
      }
    }

    /* Get a 32bit Random number */
    hrng->RandomNumber = hrng->Instance->DR;
 8005b5c:	687b      	ldr	r3, [r7, #4]
 8005b5e:	681b      	ldr	r3, [r3, #0]
 8005b60:	689a      	ldr	r2, [r3, #8]
 8005b62:	687b      	ldr	r3, [r7, #4]
 8005b64:	60da      	str	r2, [r3, #12]
    *random32bit = hrng->RandomNumber;
 8005b66:	687b      	ldr	r3, [r7, #4]
 8005b68:	68da      	ldr	r2, [r3, #12]
 8005b6a:	683b      	ldr	r3, [r7, #0]
 8005b6c:	601a      	str	r2, [r3, #0]

    hrng->State = HAL_RNG_STATE_READY;
 8005b6e:	687b      	ldr	r3, [r7, #4]
 8005b70:	2201      	movs	r2, #1
 8005b72:	715a      	strb	r2, [r3, #5]
 8005b74:	e004      	b.n	8005b80 <HAL_RNG_GenerateRandomNumber+0x9c>
  }
  else
  {
    hrng->ErrorCode = HAL_RNG_ERROR_BUSY;
 8005b76:	687b      	ldr	r3, [r7, #4]
 8005b78:	2204      	movs	r2, #4
 8005b7a:	609a      	str	r2, [r3, #8]
    status = HAL_ERROR;
 8005b7c:	2301      	movs	r3, #1
 8005b7e:	73fb      	strb	r3, [r7, #15]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hrng);
 8005b80:	687b      	ldr	r3, [r7, #4]
 8005b82:	2200      	movs	r2, #0
 8005b84:	711a      	strb	r2, [r3, #4]

  return status;
 8005b86:	7bfb      	ldrb	r3, [r7, #15]
}
 8005b88:	4618      	mov	r0, r3
 8005b8a:	3710      	adds	r7, #16
 8005b8c:	46bd      	mov	sp, r7
 8005b8e:	bd80      	pop	{r7, pc}

08005b90 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8005b90:	b580      	push	{r7, lr}
 8005b92:	b082      	sub	sp, #8
 8005b94:	af00      	add	r7, sp, #0
 8005b96:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8005b98:	687b      	ldr	r3, [r7, #4]
 8005b9a:	2b00      	cmp	r3, #0
 8005b9c:	d101      	bne.n	8005ba2 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8005b9e:	2301      	movs	r3, #1
 8005ba0:	e07b      	b.n	8005c9a <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8005ba2:	687b      	ldr	r3, [r7, #4]
 8005ba4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005ba6:	2b00      	cmp	r3, #0
 8005ba8:	d108      	bne.n	8005bbc <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8005baa:	687b      	ldr	r3, [r7, #4]
 8005bac:	685b      	ldr	r3, [r3, #4]
 8005bae:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8005bb2:	d009      	beq.n	8005bc8 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8005bb4:	687b      	ldr	r3, [r7, #4]
 8005bb6:	2200      	movs	r2, #0
 8005bb8:	61da      	str	r2, [r3, #28]
 8005bba:	e005      	b.n	8005bc8 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8005bbc:	687b      	ldr	r3, [r7, #4]
 8005bbe:	2200      	movs	r2, #0
 8005bc0:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8005bc2:	687b      	ldr	r3, [r7, #4]
 8005bc4:	2200      	movs	r2, #0
 8005bc6:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8005bc8:	687b      	ldr	r3, [r7, #4]
 8005bca:	2200      	movs	r2, #0
 8005bcc:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8005bce:	687b      	ldr	r3, [r7, #4]
 8005bd0:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8005bd4:	b2db      	uxtb	r3, r3
 8005bd6:	2b00      	cmp	r3, #0
 8005bd8:	d106      	bne.n	8005be8 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8005bda:	687b      	ldr	r3, [r7, #4]
 8005bdc:	2200      	movs	r2, #0
 8005bde:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8005be2:	6878      	ldr	r0, [r7, #4]
 8005be4:	f7fc fbb0 	bl	8002348 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8005be8:	687b      	ldr	r3, [r7, #4]
 8005bea:	2202      	movs	r2, #2
 8005bec:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8005bf0:	687b      	ldr	r3, [r7, #4]
 8005bf2:	681b      	ldr	r3, [r3, #0]
 8005bf4:	681a      	ldr	r2, [r3, #0]
 8005bf6:	687b      	ldr	r3, [r7, #4]
 8005bf8:	681b      	ldr	r3, [r3, #0]
 8005bfa:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005bfe:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8005c00:	687b      	ldr	r3, [r7, #4]
 8005c02:	685b      	ldr	r3, [r3, #4]
 8005c04:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8005c08:	687b      	ldr	r3, [r7, #4]
 8005c0a:	689b      	ldr	r3, [r3, #8]
 8005c0c:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8005c10:	431a      	orrs	r2, r3
 8005c12:	687b      	ldr	r3, [r7, #4]
 8005c14:	68db      	ldr	r3, [r3, #12]
 8005c16:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8005c1a:	431a      	orrs	r2, r3
 8005c1c:	687b      	ldr	r3, [r7, #4]
 8005c1e:	691b      	ldr	r3, [r3, #16]
 8005c20:	f003 0302 	and.w	r3, r3, #2
 8005c24:	431a      	orrs	r2, r3
 8005c26:	687b      	ldr	r3, [r7, #4]
 8005c28:	695b      	ldr	r3, [r3, #20]
 8005c2a:	f003 0301 	and.w	r3, r3, #1
 8005c2e:	431a      	orrs	r2, r3
 8005c30:	687b      	ldr	r3, [r7, #4]
 8005c32:	699b      	ldr	r3, [r3, #24]
 8005c34:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8005c38:	431a      	orrs	r2, r3
 8005c3a:	687b      	ldr	r3, [r7, #4]
 8005c3c:	69db      	ldr	r3, [r3, #28]
 8005c3e:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8005c42:	431a      	orrs	r2, r3
 8005c44:	687b      	ldr	r3, [r7, #4]
 8005c46:	6a1b      	ldr	r3, [r3, #32]
 8005c48:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005c4c:	ea42 0103 	orr.w	r1, r2, r3
 8005c50:	687b      	ldr	r3, [r7, #4]
 8005c52:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005c54:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8005c58:	687b      	ldr	r3, [r7, #4]
 8005c5a:	681b      	ldr	r3, [r3, #0]
 8005c5c:	430a      	orrs	r2, r1
 8005c5e:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8005c60:	687b      	ldr	r3, [r7, #4]
 8005c62:	699b      	ldr	r3, [r3, #24]
 8005c64:	0c1b      	lsrs	r3, r3, #16
 8005c66:	f003 0104 	and.w	r1, r3, #4
 8005c6a:	687b      	ldr	r3, [r7, #4]
 8005c6c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005c6e:	f003 0210 	and.w	r2, r3, #16
 8005c72:	687b      	ldr	r3, [r7, #4]
 8005c74:	681b      	ldr	r3, [r3, #0]
 8005c76:	430a      	orrs	r2, r1
 8005c78:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8005c7a:	687b      	ldr	r3, [r7, #4]
 8005c7c:	681b      	ldr	r3, [r3, #0]
 8005c7e:	69da      	ldr	r2, [r3, #28]
 8005c80:	687b      	ldr	r3, [r7, #4]
 8005c82:	681b      	ldr	r3, [r3, #0]
 8005c84:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8005c88:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8005c8a:	687b      	ldr	r3, [r7, #4]
 8005c8c:	2200      	movs	r2, #0
 8005c8e:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8005c90:	687b      	ldr	r3, [r7, #4]
 8005c92:	2201      	movs	r2, #1
 8005c94:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 8005c98:	2300      	movs	r3, #0
}
 8005c9a:	4618      	mov	r0, r3
 8005c9c:	3708      	adds	r7, #8
 8005c9e:	46bd      	mov	sp, r7
 8005ca0:	bd80      	pop	{r7, pc}

08005ca2 <HAL_SPI_DeInit>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_DeInit(SPI_HandleTypeDef *hspi)
{
 8005ca2:	b580      	push	{r7, lr}
 8005ca4:	b082      	sub	sp, #8
 8005ca6:	af00      	add	r7, sp, #0
 8005ca8:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8005caa:	687b      	ldr	r3, [r7, #4]
 8005cac:	2b00      	cmp	r3, #0
 8005cae:	d101      	bne.n	8005cb4 <HAL_SPI_DeInit+0x12>
  {
    return HAL_ERROR;
 8005cb0:	2301      	movs	r3, #1
 8005cb2:	e01a      	b.n	8005cea <HAL_SPI_DeInit+0x48>
  }

  /* Check SPI Instance parameter */
  assert_param(IS_SPI_ALL_INSTANCE(hspi->Instance));

  hspi->State = HAL_SPI_STATE_BUSY;
 8005cb4:	687b      	ldr	r3, [r7, #4]
 8005cb6:	2202      	movs	r2, #2
 8005cb8:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the SPI Peripheral Clock */
  __HAL_SPI_DISABLE(hspi);
 8005cbc:	687b      	ldr	r3, [r7, #4]
 8005cbe:	681b      	ldr	r3, [r3, #0]
 8005cc0:	681a      	ldr	r2, [r3, #0]
 8005cc2:	687b      	ldr	r3, [r7, #4]
 8005cc4:	681b      	ldr	r3, [r3, #0]
 8005cc6:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005cca:	601a      	str	r2, [r3, #0]

  /* DeInit the low level hardware: GPIO, CLOCK, NVIC... */
  hspi->MspDeInitCallback(hspi);
#else
  /* DeInit the low level hardware: GPIO, CLOCK, NVIC... */
  HAL_SPI_MspDeInit(hspi);
 8005ccc:	6878      	ldr	r0, [r7, #4]
 8005cce:	f7fc fb83 	bl	80023d8 <HAL_SPI_MspDeInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8005cd2:	687b      	ldr	r3, [r7, #4]
 8005cd4:	2200      	movs	r2, #0
 8005cd6:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State = HAL_SPI_STATE_RESET;
 8005cd8:	687b      	ldr	r3, [r7, #4]
 8005cda:	2200      	movs	r2, #0
 8005cdc:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Release Lock */
  __HAL_UNLOCK(hspi);
 8005ce0:	687b      	ldr	r3, [r7, #4]
 8005ce2:	2200      	movs	r2, #0
 8005ce4:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  return HAL_OK;
 8005ce8:	2300      	movs	r3, #0
}
 8005cea:	4618      	mov	r0, r3
 8005cec:	3708      	adds	r7, #8
 8005cee:	46bd      	mov	sp, r7
 8005cf0:	bd80      	pop	{r7, pc}

08005cf2 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005cf2:	b580      	push	{r7, lr}
 8005cf4:	b088      	sub	sp, #32
 8005cf6:	af00      	add	r7, sp, #0
 8005cf8:	60f8      	str	r0, [r7, #12]
 8005cfa:	60b9      	str	r1, [r7, #8]
 8005cfc:	603b      	str	r3, [r7, #0]
 8005cfe:	4613      	mov	r3, r2
 8005d00:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8005d02:	f7fd f8df 	bl	8002ec4 <HAL_GetTick>
 8005d06:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 8005d08:	88fb      	ldrh	r3, [r7, #6]
 8005d0a:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 8005d0c:	68fb      	ldr	r3, [r7, #12]
 8005d0e:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8005d12:	b2db      	uxtb	r3, r3
 8005d14:	2b01      	cmp	r3, #1
 8005d16:	d001      	beq.n	8005d1c <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 8005d18:	2302      	movs	r3, #2
 8005d1a:	e12a      	b.n	8005f72 <HAL_SPI_Transmit+0x280>
  }

  if ((pData == NULL) || (Size == 0U))
 8005d1c:	68bb      	ldr	r3, [r7, #8]
 8005d1e:	2b00      	cmp	r3, #0
 8005d20:	d002      	beq.n	8005d28 <HAL_SPI_Transmit+0x36>
 8005d22:	88fb      	ldrh	r3, [r7, #6]
 8005d24:	2b00      	cmp	r3, #0
 8005d26:	d101      	bne.n	8005d2c <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 8005d28:	2301      	movs	r3, #1
 8005d2a:	e122      	b.n	8005f72 <HAL_SPI_Transmit+0x280>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8005d2c:	68fb      	ldr	r3, [r7, #12]
 8005d2e:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8005d32:	2b01      	cmp	r3, #1
 8005d34:	d101      	bne.n	8005d3a <HAL_SPI_Transmit+0x48>
 8005d36:	2302      	movs	r3, #2
 8005d38:	e11b      	b.n	8005f72 <HAL_SPI_Transmit+0x280>
 8005d3a:	68fb      	ldr	r3, [r7, #12]
 8005d3c:	2201      	movs	r2, #1
 8005d3e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8005d42:	68fb      	ldr	r3, [r7, #12]
 8005d44:	2203      	movs	r2, #3
 8005d46:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8005d4a:	68fb      	ldr	r3, [r7, #12]
 8005d4c:	2200      	movs	r2, #0
 8005d4e:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 8005d50:	68fb      	ldr	r3, [r7, #12]
 8005d52:	68ba      	ldr	r2, [r7, #8]
 8005d54:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 8005d56:	68fb      	ldr	r3, [r7, #12]
 8005d58:	88fa      	ldrh	r2, [r7, #6]
 8005d5a:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 8005d5c:	68fb      	ldr	r3, [r7, #12]
 8005d5e:	88fa      	ldrh	r2, [r7, #6]
 8005d60:	86da      	strh	r2, [r3, #54]	@ 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8005d62:	68fb      	ldr	r3, [r7, #12]
 8005d64:	2200      	movs	r2, #0
 8005d66:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = 0U;
 8005d68:	68fb      	ldr	r3, [r7, #12]
 8005d6a:	2200      	movs	r2, #0
 8005d6c:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = 0U;
 8005d6e:	68fb      	ldr	r3, [r7, #12]
 8005d70:	2200      	movs	r2, #0
 8005d72:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxISR       = NULL;
 8005d74:	68fb      	ldr	r3, [r7, #12]
 8005d76:	2200      	movs	r2, #0
 8005d78:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi->RxISR       = NULL;
 8005d7a:	68fb      	ldr	r3, [r7, #12]
 8005d7c:	2200      	movs	r2, #0
 8005d7e:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005d80:	68fb      	ldr	r3, [r7, #12]
 8005d82:	689b      	ldr	r3, [r3, #8]
 8005d84:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005d88:	d10f      	bne.n	8005daa <HAL_SPI_Transmit+0xb8>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8005d8a:	68fb      	ldr	r3, [r7, #12]
 8005d8c:	681b      	ldr	r3, [r3, #0]
 8005d8e:	681a      	ldr	r2, [r3, #0]
 8005d90:	68fb      	ldr	r3, [r7, #12]
 8005d92:	681b      	ldr	r3, [r3, #0]
 8005d94:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005d98:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8005d9a:	68fb      	ldr	r3, [r7, #12]
 8005d9c:	681b      	ldr	r3, [r3, #0]
 8005d9e:	681a      	ldr	r2, [r3, #0]
 8005da0:	68fb      	ldr	r3, [r7, #12]
 8005da2:	681b      	ldr	r3, [r3, #0]
 8005da4:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8005da8:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8005daa:	68fb      	ldr	r3, [r7, #12]
 8005dac:	681b      	ldr	r3, [r3, #0]
 8005dae:	681b      	ldr	r3, [r3, #0]
 8005db0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005db4:	2b40      	cmp	r3, #64	@ 0x40
 8005db6:	d007      	beq.n	8005dc8 <HAL_SPI_Transmit+0xd6>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8005db8:	68fb      	ldr	r3, [r7, #12]
 8005dba:	681b      	ldr	r3, [r3, #0]
 8005dbc:	681a      	ldr	r2, [r3, #0]
 8005dbe:	68fb      	ldr	r3, [r7, #12]
 8005dc0:	681b      	ldr	r3, [r3, #0]
 8005dc2:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8005dc6:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8005dc8:	68fb      	ldr	r3, [r7, #12]
 8005dca:	68db      	ldr	r3, [r3, #12]
 8005dcc:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005dd0:	d152      	bne.n	8005e78 <HAL_SPI_Transmit+0x186>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005dd2:	68fb      	ldr	r3, [r7, #12]
 8005dd4:	685b      	ldr	r3, [r3, #4]
 8005dd6:	2b00      	cmp	r3, #0
 8005dd8:	d002      	beq.n	8005de0 <HAL_SPI_Transmit+0xee>
 8005dda:	8b7b      	ldrh	r3, [r7, #26]
 8005ddc:	2b01      	cmp	r3, #1
 8005dde:	d145      	bne.n	8005e6c <HAL_SPI_Transmit+0x17a>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8005de0:	68fb      	ldr	r3, [r7, #12]
 8005de2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005de4:	881a      	ldrh	r2, [r3, #0]
 8005de6:	68fb      	ldr	r3, [r7, #12]
 8005de8:	681b      	ldr	r3, [r3, #0]
 8005dea:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8005dec:	68fb      	ldr	r3, [r7, #12]
 8005dee:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005df0:	1c9a      	adds	r2, r3, #2
 8005df2:	68fb      	ldr	r3, [r7, #12]
 8005df4:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8005df6:	68fb      	ldr	r3, [r7, #12]
 8005df8:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005dfa:	b29b      	uxth	r3, r3
 8005dfc:	3b01      	subs	r3, #1
 8005dfe:	b29a      	uxth	r2, r3
 8005e00:	68fb      	ldr	r3, [r7, #12]
 8005e02:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8005e04:	e032      	b.n	8005e6c <HAL_SPI_Transmit+0x17a>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8005e06:	68fb      	ldr	r3, [r7, #12]
 8005e08:	681b      	ldr	r3, [r3, #0]
 8005e0a:	689b      	ldr	r3, [r3, #8]
 8005e0c:	f003 0302 	and.w	r3, r3, #2
 8005e10:	2b02      	cmp	r3, #2
 8005e12:	d112      	bne.n	8005e3a <HAL_SPI_Transmit+0x148>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8005e14:	68fb      	ldr	r3, [r7, #12]
 8005e16:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005e18:	881a      	ldrh	r2, [r3, #0]
 8005e1a:	68fb      	ldr	r3, [r7, #12]
 8005e1c:	681b      	ldr	r3, [r3, #0]
 8005e1e:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8005e20:	68fb      	ldr	r3, [r7, #12]
 8005e22:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005e24:	1c9a      	adds	r2, r3, #2
 8005e26:	68fb      	ldr	r3, [r7, #12]
 8005e28:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8005e2a:	68fb      	ldr	r3, [r7, #12]
 8005e2c:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005e2e:	b29b      	uxth	r3, r3
 8005e30:	3b01      	subs	r3, #1
 8005e32:	b29a      	uxth	r2, r3
 8005e34:	68fb      	ldr	r3, [r7, #12]
 8005e36:	86da      	strh	r2, [r3, #54]	@ 0x36
 8005e38:	e018      	b.n	8005e6c <HAL_SPI_Transmit+0x17a>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8005e3a:	f7fd f843 	bl	8002ec4 <HAL_GetTick>
 8005e3e:	4602      	mov	r2, r0
 8005e40:	69fb      	ldr	r3, [r7, #28]
 8005e42:	1ad3      	subs	r3, r2, r3
 8005e44:	683a      	ldr	r2, [r7, #0]
 8005e46:	429a      	cmp	r2, r3
 8005e48:	d803      	bhi.n	8005e52 <HAL_SPI_Transmit+0x160>
 8005e4a:	683b      	ldr	r3, [r7, #0]
 8005e4c:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8005e50:	d102      	bne.n	8005e58 <HAL_SPI_Transmit+0x166>
 8005e52:	683b      	ldr	r3, [r7, #0]
 8005e54:	2b00      	cmp	r3, #0
 8005e56:	d109      	bne.n	8005e6c <HAL_SPI_Transmit+0x17a>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8005e58:	68fb      	ldr	r3, [r7, #12]
 8005e5a:	2201      	movs	r2, #1
 8005e5c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8005e60:	68fb      	ldr	r3, [r7, #12]
 8005e62:	2200      	movs	r2, #0
 8005e64:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8005e68:	2303      	movs	r3, #3
 8005e6a:	e082      	b.n	8005f72 <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 8005e6c:	68fb      	ldr	r3, [r7, #12]
 8005e6e:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005e70:	b29b      	uxth	r3, r3
 8005e72:	2b00      	cmp	r3, #0
 8005e74:	d1c7      	bne.n	8005e06 <HAL_SPI_Transmit+0x114>
 8005e76:	e053      	b.n	8005f20 <HAL_SPI_Transmit+0x22e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005e78:	68fb      	ldr	r3, [r7, #12]
 8005e7a:	685b      	ldr	r3, [r3, #4]
 8005e7c:	2b00      	cmp	r3, #0
 8005e7e:	d002      	beq.n	8005e86 <HAL_SPI_Transmit+0x194>
 8005e80:	8b7b      	ldrh	r3, [r7, #26]
 8005e82:	2b01      	cmp	r3, #1
 8005e84:	d147      	bne.n	8005f16 <HAL_SPI_Transmit+0x224>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8005e86:	68fb      	ldr	r3, [r7, #12]
 8005e88:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8005e8a:	68fb      	ldr	r3, [r7, #12]
 8005e8c:	681b      	ldr	r3, [r3, #0]
 8005e8e:	330c      	adds	r3, #12
 8005e90:	7812      	ldrb	r2, [r2, #0]
 8005e92:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8005e94:	68fb      	ldr	r3, [r7, #12]
 8005e96:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005e98:	1c5a      	adds	r2, r3, #1
 8005e9a:	68fb      	ldr	r3, [r7, #12]
 8005e9c:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8005e9e:	68fb      	ldr	r3, [r7, #12]
 8005ea0:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005ea2:	b29b      	uxth	r3, r3
 8005ea4:	3b01      	subs	r3, #1
 8005ea6:	b29a      	uxth	r2, r3
 8005ea8:	68fb      	ldr	r3, [r7, #12]
 8005eaa:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    while (hspi->TxXferCount > 0U)
 8005eac:	e033      	b.n	8005f16 <HAL_SPI_Transmit+0x224>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8005eae:	68fb      	ldr	r3, [r7, #12]
 8005eb0:	681b      	ldr	r3, [r3, #0]
 8005eb2:	689b      	ldr	r3, [r3, #8]
 8005eb4:	f003 0302 	and.w	r3, r3, #2
 8005eb8:	2b02      	cmp	r3, #2
 8005eba:	d113      	bne.n	8005ee4 <HAL_SPI_Transmit+0x1f2>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8005ebc:	68fb      	ldr	r3, [r7, #12]
 8005ebe:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8005ec0:	68fb      	ldr	r3, [r7, #12]
 8005ec2:	681b      	ldr	r3, [r3, #0]
 8005ec4:	330c      	adds	r3, #12
 8005ec6:	7812      	ldrb	r2, [r2, #0]
 8005ec8:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8005eca:	68fb      	ldr	r3, [r7, #12]
 8005ecc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005ece:	1c5a      	adds	r2, r3, #1
 8005ed0:	68fb      	ldr	r3, [r7, #12]
 8005ed2:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8005ed4:	68fb      	ldr	r3, [r7, #12]
 8005ed6:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005ed8:	b29b      	uxth	r3, r3
 8005eda:	3b01      	subs	r3, #1
 8005edc:	b29a      	uxth	r2, r3
 8005ede:	68fb      	ldr	r3, [r7, #12]
 8005ee0:	86da      	strh	r2, [r3, #54]	@ 0x36
 8005ee2:	e018      	b.n	8005f16 <HAL_SPI_Transmit+0x224>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8005ee4:	f7fc ffee 	bl	8002ec4 <HAL_GetTick>
 8005ee8:	4602      	mov	r2, r0
 8005eea:	69fb      	ldr	r3, [r7, #28]
 8005eec:	1ad3      	subs	r3, r2, r3
 8005eee:	683a      	ldr	r2, [r7, #0]
 8005ef0:	429a      	cmp	r2, r3
 8005ef2:	d803      	bhi.n	8005efc <HAL_SPI_Transmit+0x20a>
 8005ef4:	683b      	ldr	r3, [r7, #0]
 8005ef6:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8005efa:	d102      	bne.n	8005f02 <HAL_SPI_Transmit+0x210>
 8005efc:	683b      	ldr	r3, [r7, #0]
 8005efe:	2b00      	cmp	r3, #0
 8005f00:	d109      	bne.n	8005f16 <HAL_SPI_Transmit+0x224>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8005f02:	68fb      	ldr	r3, [r7, #12]
 8005f04:	2201      	movs	r2, #1
 8005f06:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8005f0a:	68fb      	ldr	r3, [r7, #12]
 8005f0c:	2200      	movs	r2, #0
 8005f0e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8005f12:	2303      	movs	r3, #3
 8005f14:	e02d      	b.n	8005f72 <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 8005f16:	68fb      	ldr	r3, [r7, #12]
 8005f18:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005f1a:	b29b      	uxth	r3, r3
 8005f1c:	2b00      	cmp	r3, #0
 8005f1e:	d1c6      	bne.n	8005eae <HAL_SPI_Transmit+0x1bc>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8005f20:	69fa      	ldr	r2, [r7, #28]
 8005f22:	6839      	ldr	r1, [r7, #0]
 8005f24:	68f8      	ldr	r0, [r7, #12]
 8005f26:	f000 f8bf 	bl	80060a8 <SPI_EndRxTxTransaction>
 8005f2a:	4603      	mov	r3, r0
 8005f2c:	2b00      	cmp	r3, #0
 8005f2e:	d002      	beq.n	8005f36 <HAL_SPI_Transmit+0x244>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8005f30:	68fb      	ldr	r3, [r7, #12]
 8005f32:	2220      	movs	r2, #32
 8005f34:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8005f36:	68fb      	ldr	r3, [r7, #12]
 8005f38:	689b      	ldr	r3, [r3, #8]
 8005f3a:	2b00      	cmp	r3, #0
 8005f3c:	d10a      	bne.n	8005f54 <HAL_SPI_Transmit+0x262>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8005f3e:	2300      	movs	r3, #0
 8005f40:	617b      	str	r3, [r7, #20]
 8005f42:	68fb      	ldr	r3, [r7, #12]
 8005f44:	681b      	ldr	r3, [r3, #0]
 8005f46:	68db      	ldr	r3, [r3, #12]
 8005f48:	617b      	str	r3, [r7, #20]
 8005f4a:	68fb      	ldr	r3, [r7, #12]
 8005f4c:	681b      	ldr	r3, [r3, #0]
 8005f4e:	689b      	ldr	r3, [r3, #8]
 8005f50:	617b      	str	r3, [r7, #20]
 8005f52:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 8005f54:	68fb      	ldr	r3, [r7, #12]
 8005f56:	2201      	movs	r2, #1
 8005f58:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8005f5c:	68fb      	ldr	r3, [r7, #12]
 8005f5e:	2200      	movs	r2, #0
 8005f60:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8005f64:	68fb      	ldr	r3, [r7, #12]
 8005f66:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005f68:	2b00      	cmp	r3, #0
 8005f6a:	d001      	beq.n	8005f70 <HAL_SPI_Transmit+0x27e>
  {
    return HAL_ERROR;
 8005f6c:	2301      	movs	r3, #1
 8005f6e:	e000      	b.n	8005f72 <HAL_SPI_Transmit+0x280>
  }
  else
  {
    return HAL_OK;
 8005f70:	2300      	movs	r3, #0
  }
}
 8005f72:	4618      	mov	r0, r3
 8005f74:	3720      	adds	r7, #32
 8005f76:	46bd      	mov	sp, r7
 8005f78:	bd80      	pop	{r7, pc}

08005f7a <HAL_SPI_GetState>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval SPI state
  */
HAL_SPI_StateTypeDef HAL_SPI_GetState(const SPI_HandleTypeDef *hspi)
{
 8005f7a:	b480      	push	{r7}
 8005f7c:	b083      	sub	sp, #12
 8005f7e:	af00      	add	r7, sp, #0
 8005f80:	6078      	str	r0, [r7, #4]
  /* Return SPI handle state */
  return hspi->State;
 8005f82:	687b      	ldr	r3, [r7, #4]
 8005f84:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8005f88:	b2db      	uxtb	r3, r3
}
 8005f8a:	4618      	mov	r0, r3
 8005f8c:	370c      	adds	r7, #12
 8005f8e:	46bd      	mov	sp, r7
 8005f90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f94:	4770      	bx	lr
	...

08005f98 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8005f98:	b580      	push	{r7, lr}
 8005f9a:	b088      	sub	sp, #32
 8005f9c:	af00      	add	r7, sp, #0
 8005f9e:	60f8      	str	r0, [r7, #12]
 8005fa0:	60b9      	str	r1, [r7, #8]
 8005fa2:	603b      	str	r3, [r7, #0]
 8005fa4:	4613      	mov	r3, r2
 8005fa6:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8005fa8:	f7fc ff8c 	bl	8002ec4 <HAL_GetTick>
 8005fac:	4602      	mov	r2, r0
 8005fae:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005fb0:	1a9b      	subs	r3, r3, r2
 8005fb2:	683a      	ldr	r2, [r7, #0]
 8005fb4:	4413      	add	r3, r2
 8005fb6:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8005fb8:	f7fc ff84 	bl	8002ec4 <HAL_GetTick>
 8005fbc:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8005fbe:	4b39      	ldr	r3, [pc, #228]	@ (80060a4 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8005fc0:	681b      	ldr	r3, [r3, #0]
 8005fc2:	015b      	lsls	r3, r3, #5
 8005fc4:	0d1b      	lsrs	r3, r3, #20
 8005fc6:	69fa      	ldr	r2, [r7, #28]
 8005fc8:	fb02 f303 	mul.w	r3, r2, r3
 8005fcc:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8005fce:	e054      	b.n	800607a <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8005fd0:	683b      	ldr	r3, [r7, #0]
 8005fd2:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8005fd6:	d050      	beq.n	800607a <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8005fd8:	f7fc ff74 	bl	8002ec4 <HAL_GetTick>
 8005fdc:	4602      	mov	r2, r0
 8005fde:	69bb      	ldr	r3, [r7, #24]
 8005fe0:	1ad3      	subs	r3, r2, r3
 8005fe2:	69fa      	ldr	r2, [r7, #28]
 8005fe4:	429a      	cmp	r2, r3
 8005fe6:	d902      	bls.n	8005fee <SPI_WaitFlagStateUntilTimeout+0x56>
 8005fe8:	69fb      	ldr	r3, [r7, #28]
 8005fea:	2b00      	cmp	r3, #0
 8005fec:	d13d      	bne.n	800606a <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8005fee:	68fb      	ldr	r3, [r7, #12]
 8005ff0:	681b      	ldr	r3, [r3, #0]
 8005ff2:	685a      	ldr	r2, [r3, #4]
 8005ff4:	68fb      	ldr	r3, [r7, #12]
 8005ff6:	681b      	ldr	r3, [r3, #0]
 8005ff8:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8005ffc:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005ffe:	68fb      	ldr	r3, [r7, #12]
 8006000:	685b      	ldr	r3, [r3, #4]
 8006002:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8006006:	d111      	bne.n	800602c <SPI_WaitFlagStateUntilTimeout+0x94>
 8006008:	68fb      	ldr	r3, [r7, #12]
 800600a:	689b      	ldr	r3, [r3, #8]
 800600c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006010:	d004      	beq.n	800601c <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8006012:	68fb      	ldr	r3, [r7, #12]
 8006014:	689b      	ldr	r3, [r3, #8]
 8006016:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800601a:	d107      	bne.n	800602c <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800601c:	68fb      	ldr	r3, [r7, #12]
 800601e:	681b      	ldr	r3, [r3, #0]
 8006020:	681a      	ldr	r2, [r3, #0]
 8006022:	68fb      	ldr	r3, [r7, #12]
 8006024:	681b      	ldr	r3, [r3, #0]
 8006026:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800602a:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800602c:	68fb      	ldr	r3, [r7, #12]
 800602e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006030:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006034:	d10f      	bne.n	8006056 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8006036:	68fb      	ldr	r3, [r7, #12]
 8006038:	681b      	ldr	r3, [r3, #0]
 800603a:	681a      	ldr	r2, [r3, #0]
 800603c:	68fb      	ldr	r3, [r7, #12]
 800603e:	681b      	ldr	r3, [r3, #0]
 8006040:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8006044:	601a      	str	r2, [r3, #0]
 8006046:	68fb      	ldr	r3, [r7, #12]
 8006048:	681b      	ldr	r3, [r3, #0]
 800604a:	681a      	ldr	r2, [r3, #0]
 800604c:	68fb      	ldr	r3, [r7, #12]
 800604e:	681b      	ldr	r3, [r3, #0]
 8006050:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8006054:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8006056:	68fb      	ldr	r3, [r7, #12]
 8006058:	2201      	movs	r2, #1
 800605a:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800605e:	68fb      	ldr	r3, [r7, #12]
 8006060:	2200      	movs	r2, #0
 8006062:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_TIMEOUT;
 8006066:	2303      	movs	r3, #3
 8006068:	e017      	b.n	800609a <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 800606a:	697b      	ldr	r3, [r7, #20]
 800606c:	2b00      	cmp	r3, #0
 800606e:	d101      	bne.n	8006074 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8006070:	2300      	movs	r3, #0
 8006072:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8006074:	697b      	ldr	r3, [r7, #20]
 8006076:	3b01      	subs	r3, #1
 8006078:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800607a:	68fb      	ldr	r3, [r7, #12]
 800607c:	681b      	ldr	r3, [r3, #0]
 800607e:	689a      	ldr	r2, [r3, #8]
 8006080:	68bb      	ldr	r3, [r7, #8]
 8006082:	4013      	ands	r3, r2
 8006084:	68ba      	ldr	r2, [r7, #8]
 8006086:	429a      	cmp	r2, r3
 8006088:	bf0c      	ite	eq
 800608a:	2301      	moveq	r3, #1
 800608c:	2300      	movne	r3, #0
 800608e:	b2db      	uxtb	r3, r3
 8006090:	461a      	mov	r2, r3
 8006092:	79fb      	ldrb	r3, [r7, #7]
 8006094:	429a      	cmp	r2, r3
 8006096:	d19b      	bne.n	8005fd0 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8006098:	2300      	movs	r3, #0
}
 800609a:	4618      	mov	r0, r3
 800609c:	3720      	adds	r7, #32
 800609e:	46bd      	mov	sp, r7
 80060a0:	bd80      	pop	{r7, pc}
 80060a2:	bf00      	nop
 80060a4:	20000010 	.word	0x20000010

080060a8 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 80060a8:	b580      	push	{r7, lr}
 80060aa:	b088      	sub	sp, #32
 80060ac:	af02      	add	r7, sp, #8
 80060ae:	60f8      	str	r0, [r7, #12]
 80060b0:	60b9      	str	r1, [r7, #8]
 80060b2:	607a      	str	r2, [r7, #4]
  /* Wait until TXE flag */
  if(SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, Tickstart) != HAL_OK)
 80060b4:	687b      	ldr	r3, [r7, #4]
 80060b6:	9300      	str	r3, [sp, #0]
 80060b8:	68bb      	ldr	r3, [r7, #8]
 80060ba:	2201      	movs	r2, #1
 80060bc:	2102      	movs	r1, #2
 80060be:	68f8      	ldr	r0, [r7, #12]
 80060c0:	f7ff ff6a 	bl	8005f98 <SPI_WaitFlagStateUntilTimeout>
 80060c4:	4603      	mov	r3, r0
 80060c6:	2b00      	cmp	r3, #0
 80060c8:	d007      	beq.n	80060da <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80060ca:	68fb      	ldr	r3, [r7, #12]
 80060cc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80060ce:	f043 0220 	orr.w	r2, r3, #32
 80060d2:	68fb      	ldr	r3, [r7, #12]
 80060d4:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 80060d6:	2303      	movs	r3, #3
 80060d8:	e032      	b.n	8006140 <SPI_EndRxTxTransaction+0x98>
  }

  /* Timeout in s */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 80060da:	4b1b      	ldr	r3, [pc, #108]	@ (8006148 <SPI_EndRxTxTransaction+0xa0>)
 80060dc:	681b      	ldr	r3, [r3, #0]
 80060de:	4a1b      	ldr	r2, [pc, #108]	@ (800614c <SPI_EndRxTxTransaction+0xa4>)
 80060e0:	fba2 2303 	umull	r2, r3, r2, r3
 80060e4:	0d5b      	lsrs	r3, r3, #21
 80060e6:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 80060ea:	fb02 f303 	mul.w	r3, r2, r3
 80060ee:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 80060f0:	68fb      	ldr	r3, [r7, #12]
 80060f2:	685b      	ldr	r3, [r3, #4]
 80060f4:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80060f8:	d112      	bne.n	8006120 <SPI_EndRxTxTransaction+0x78>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80060fa:	687b      	ldr	r3, [r7, #4]
 80060fc:	9300      	str	r3, [sp, #0]
 80060fe:	68bb      	ldr	r3, [r7, #8]
 8006100:	2200      	movs	r2, #0
 8006102:	2180      	movs	r1, #128	@ 0x80
 8006104:	68f8      	ldr	r0, [r7, #12]
 8006106:	f7ff ff47 	bl	8005f98 <SPI_WaitFlagStateUntilTimeout>
 800610a:	4603      	mov	r3, r0
 800610c:	2b00      	cmp	r3, #0
 800610e:	d016      	beq.n	800613e <SPI_EndRxTxTransaction+0x96>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006110:	68fb      	ldr	r3, [r7, #12]
 8006112:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006114:	f043 0220 	orr.w	r2, r3, #32
 8006118:	68fb      	ldr	r3, [r7, #12]
 800611a:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 800611c:	2303      	movs	r3, #3
 800611e:	e00f      	b.n	8006140 <SPI_EndRxTxTransaction+0x98>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8006120:	697b      	ldr	r3, [r7, #20]
 8006122:	2b00      	cmp	r3, #0
 8006124:	d00a      	beq.n	800613c <SPI_EndRxTxTransaction+0x94>
      {
        break;
      }
      count--;
 8006126:	697b      	ldr	r3, [r7, #20]
 8006128:	3b01      	subs	r3, #1
 800612a:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 800612c:	68fb      	ldr	r3, [r7, #12]
 800612e:	681b      	ldr	r3, [r3, #0]
 8006130:	689b      	ldr	r3, [r3, #8]
 8006132:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006136:	2b80      	cmp	r3, #128	@ 0x80
 8006138:	d0f2      	beq.n	8006120 <SPI_EndRxTxTransaction+0x78>
 800613a:	e000      	b.n	800613e <SPI_EndRxTxTransaction+0x96>
        break;
 800613c:	bf00      	nop
  }

  return HAL_OK;
 800613e:	2300      	movs	r3, #0
}
 8006140:	4618      	mov	r0, r3
 8006142:	3718      	adds	r7, #24
 8006144:	46bd      	mov	sp, r7
 8006146:	bd80      	pop	{r7, pc}
 8006148:	20000010 	.word	0x20000010
 800614c:	165e9f81 	.word	0x165e9f81

08006150 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8006150:	b580      	push	{r7, lr}
 8006152:	b082      	sub	sp, #8
 8006154:	af00      	add	r7, sp, #0
 8006156:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006158:	687b      	ldr	r3, [r7, #4]
 800615a:	2b00      	cmp	r3, #0
 800615c:	d101      	bne.n	8006162 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800615e:	2301      	movs	r3, #1
 8006160:	e041      	b.n	80061e6 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006162:	687b      	ldr	r3, [r7, #4]
 8006164:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006168:	b2db      	uxtb	r3, r3
 800616a:	2b00      	cmp	r3, #0
 800616c:	d106      	bne.n	800617c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800616e:	687b      	ldr	r3, [r7, #4]
 8006170:	2200      	movs	r2, #0
 8006172:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8006176:	6878      	ldr	r0, [r7, #4]
 8006178:	f7fc f94c 	bl	8002414 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800617c:	687b      	ldr	r3, [r7, #4]
 800617e:	2202      	movs	r2, #2
 8006180:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006184:	687b      	ldr	r3, [r7, #4]
 8006186:	681a      	ldr	r2, [r3, #0]
 8006188:	687b      	ldr	r3, [r7, #4]
 800618a:	3304      	adds	r3, #4
 800618c:	4619      	mov	r1, r3
 800618e:	4610      	mov	r0, r2
 8006190:	f000 f9f0 	bl	8006574 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006194:	687b      	ldr	r3, [r7, #4]
 8006196:	2201      	movs	r2, #1
 8006198:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800619c:	687b      	ldr	r3, [r7, #4]
 800619e:	2201      	movs	r2, #1
 80061a0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80061a4:	687b      	ldr	r3, [r7, #4]
 80061a6:	2201      	movs	r2, #1
 80061a8:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80061ac:	687b      	ldr	r3, [r7, #4]
 80061ae:	2201      	movs	r2, #1
 80061b0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80061b4:	687b      	ldr	r3, [r7, #4]
 80061b6:	2201      	movs	r2, #1
 80061b8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80061bc:	687b      	ldr	r3, [r7, #4]
 80061be:	2201      	movs	r2, #1
 80061c0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80061c4:	687b      	ldr	r3, [r7, #4]
 80061c6:	2201      	movs	r2, #1
 80061c8:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80061cc:	687b      	ldr	r3, [r7, #4]
 80061ce:	2201      	movs	r2, #1
 80061d0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80061d4:	687b      	ldr	r3, [r7, #4]
 80061d6:	2201      	movs	r2, #1
 80061d8:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80061dc:	687b      	ldr	r3, [r7, #4]
 80061de:	2201      	movs	r2, #1
 80061e0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80061e4:	2300      	movs	r3, #0
}
 80061e6:	4618      	mov	r0, r3
 80061e8:	3708      	adds	r7, #8
 80061ea:	46bd      	mov	sp, r7
 80061ec:	bd80      	pop	{r7, pc}
	...

080061f0 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80061f0:	b480      	push	{r7}
 80061f2:	b085      	sub	sp, #20
 80061f4:	af00      	add	r7, sp, #0
 80061f6:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80061f8:	687b      	ldr	r3, [r7, #4]
 80061fa:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80061fe:	b2db      	uxtb	r3, r3
 8006200:	2b01      	cmp	r3, #1
 8006202:	d001      	beq.n	8006208 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8006204:	2301      	movs	r3, #1
 8006206:	e04e      	b.n	80062a6 <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006208:	687b      	ldr	r3, [r7, #4]
 800620a:	2202      	movs	r2, #2
 800620c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8006210:	687b      	ldr	r3, [r7, #4]
 8006212:	681b      	ldr	r3, [r3, #0]
 8006214:	68da      	ldr	r2, [r3, #12]
 8006216:	687b      	ldr	r3, [r7, #4]
 8006218:	681b      	ldr	r3, [r3, #0]
 800621a:	f042 0201 	orr.w	r2, r2, #1
 800621e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006220:	687b      	ldr	r3, [r7, #4]
 8006222:	681b      	ldr	r3, [r3, #0]
 8006224:	4a23      	ldr	r2, [pc, #140]	@ (80062b4 <HAL_TIM_Base_Start_IT+0xc4>)
 8006226:	4293      	cmp	r3, r2
 8006228:	d022      	beq.n	8006270 <HAL_TIM_Base_Start_IT+0x80>
 800622a:	687b      	ldr	r3, [r7, #4]
 800622c:	681b      	ldr	r3, [r3, #0]
 800622e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006232:	d01d      	beq.n	8006270 <HAL_TIM_Base_Start_IT+0x80>
 8006234:	687b      	ldr	r3, [r7, #4]
 8006236:	681b      	ldr	r3, [r3, #0]
 8006238:	4a1f      	ldr	r2, [pc, #124]	@ (80062b8 <HAL_TIM_Base_Start_IT+0xc8>)
 800623a:	4293      	cmp	r3, r2
 800623c:	d018      	beq.n	8006270 <HAL_TIM_Base_Start_IT+0x80>
 800623e:	687b      	ldr	r3, [r7, #4]
 8006240:	681b      	ldr	r3, [r3, #0]
 8006242:	4a1e      	ldr	r2, [pc, #120]	@ (80062bc <HAL_TIM_Base_Start_IT+0xcc>)
 8006244:	4293      	cmp	r3, r2
 8006246:	d013      	beq.n	8006270 <HAL_TIM_Base_Start_IT+0x80>
 8006248:	687b      	ldr	r3, [r7, #4]
 800624a:	681b      	ldr	r3, [r3, #0]
 800624c:	4a1c      	ldr	r2, [pc, #112]	@ (80062c0 <HAL_TIM_Base_Start_IT+0xd0>)
 800624e:	4293      	cmp	r3, r2
 8006250:	d00e      	beq.n	8006270 <HAL_TIM_Base_Start_IT+0x80>
 8006252:	687b      	ldr	r3, [r7, #4]
 8006254:	681b      	ldr	r3, [r3, #0]
 8006256:	4a1b      	ldr	r2, [pc, #108]	@ (80062c4 <HAL_TIM_Base_Start_IT+0xd4>)
 8006258:	4293      	cmp	r3, r2
 800625a:	d009      	beq.n	8006270 <HAL_TIM_Base_Start_IT+0x80>
 800625c:	687b      	ldr	r3, [r7, #4]
 800625e:	681b      	ldr	r3, [r3, #0]
 8006260:	4a19      	ldr	r2, [pc, #100]	@ (80062c8 <HAL_TIM_Base_Start_IT+0xd8>)
 8006262:	4293      	cmp	r3, r2
 8006264:	d004      	beq.n	8006270 <HAL_TIM_Base_Start_IT+0x80>
 8006266:	687b      	ldr	r3, [r7, #4]
 8006268:	681b      	ldr	r3, [r3, #0]
 800626a:	4a18      	ldr	r2, [pc, #96]	@ (80062cc <HAL_TIM_Base_Start_IT+0xdc>)
 800626c:	4293      	cmp	r3, r2
 800626e:	d111      	bne.n	8006294 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006270:	687b      	ldr	r3, [r7, #4]
 8006272:	681b      	ldr	r3, [r3, #0]
 8006274:	689b      	ldr	r3, [r3, #8]
 8006276:	f003 0307 	and.w	r3, r3, #7
 800627a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800627c:	68fb      	ldr	r3, [r7, #12]
 800627e:	2b06      	cmp	r3, #6
 8006280:	d010      	beq.n	80062a4 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8006282:	687b      	ldr	r3, [r7, #4]
 8006284:	681b      	ldr	r3, [r3, #0]
 8006286:	681a      	ldr	r2, [r3, #0]
 8006288:	687b      	ldr	r3, [r7, #4]
 800628a:	681b      	ldr	r3, [r3, #0]
 800628c:	f042 0201 	orr.w	r2, r2, #1
 8006290:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006292:	e007      	b.n	80062a4 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8006294:	687b      	ldr	r3, [r7, #4]
 8006296:	681b      	ldr	r3, [r3, #0]
 8006298:	681a      	ldr	r2, [r3, #0]
 800629a:	687b      	ldr	r3, [r7, #4]
 800629c:	681b      	ldr	r3, [r3, #0]
 800629e:	f042 0201 	orr.w	r2, r2, #1
 80062a2:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80062a4:	2300      	movs	r3, #0
}
 80062a6:	4618      	mov	r0, r3
 80062a8:	3714      	adds	r7, #20
 80062aa:	46bd      	mov	sp, r7
 80062ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062b0:	4770      	bx	lr
 80062b2:	bf00      	nop
 80062b4:	40010000 	.word	0x40010000
 80062b8:	40000400 	.word	0x40000400
 80062bc:	40000800 	.word	0x40000800
 80062c0:	40000c00 	.word	0x40000c00
 80062c4:	40010400 	.word	0x40010400
 80062c8:	40014000 	.word	0x40014000
 80062cc:	40001800 	.word	0x40001800

080062d0 <HAL_TIM_Base_Stop_IT>:
  * @brief  Stops the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop_IT(TIM_HandleTypeDef *htim)
{
 80062d0:	b480      	push	{r7}
 80062d2:	b083      	sub	sp, #12
 80062d4:	af00      	add	r7, sp, #0
 80062d6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the TIM Update interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);
 80062d8:	687b      	ldr	r3, [r7, #4]
 80062da:	681b      	ldr	r3, [r3, #0]
 80062dc:	68da      	ldr	r2, [r3, #12]
 80062de:	687b      	ldr	r3, [r7, #4]
 80062e0:	681b      	ldr	r3, [r3, #0]
 80062e2:	f022 0201 	bic.w	r2, r2, #1
 80062e6:	60da      	str	r2, [r3, #12]

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 80062e8:	687b      	ldr	r3, [r7, #4]
 80062ea:	681b      	ldr	r3, [r3, #0]
 80062ec:	6a1a      	ldr	r2, [r3, #32]
 80062ee:	f241 1311 	movw	r3, #4369	@ 0x1111
 80062f2:	4013      	ands	r3, r2
 80062f4:	2b00      	cmp	r3, #0
 80062f6:	d10f      	bne.n	8006318 <HAL_TIM_Base_Stop_IT+0x48>
 80062f8:	687b      	ldr	r3, [r7, #4]
 80062fa:	681b      	ldr	r3, [r3, #0]
 80062fc:	6a1a      	ldr	r2, [r3, #32]
 80062fe:	f240 4344 	movw	r3, #1092	@ 0x444
 8006302:	4013      	ands	r3, r2
 8006304:	2b00      	cmp	r3, #0
 8006306:	d107      	bne.n	8006318 <HAL_TIM_Base_Stop_IT+0x48>
 8006308:	687b      	ldr	r3, [r7, #4]
 800630a:	681b      	ldr	r3, [r3, #0]
 800630c:	681a      	ldr	r2, [r3, #0]
 800630e:	687b      	ldr	r3, [r7, #4]
 8006310:	681b      	ldr	r3, [r3, #0]
 8006312:	f022 0201 	bic.w	r2, r2, #1
 8006316:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 8006318:	687b      	ldr	r3, [r7, #4]
 800631a:	2201      	movs	r2, #1
 800631c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Return function status */
  return HAL_OK;
 8006320:	2300      	movs	r3, #0
}
 8006322:	4618      	mov	r0, r3
 8006324:	370c      	adds	r7, #12
 8006326:	46bd      	mov	sp, r7
 8006328:	f85d 7b04 	ldr.w	r7, [sp], #4
 800632c:	4770      	bx	lr

0800632e <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800632e:	b580      	push	{r7, lr}
 8006330:	b084      	sub	sp, #16
 8006332:	af00      	add	r7, sp, #0
 8006334:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8006336:	687b      	ldr	r3, [r7, #4]
 8006338:	681b      	ldr	r3, [r3, #0]
 800633a:	68db      	ldr	r3, [r3, #12]
 800633c:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 800633e:	687b      	ldr	r3, [r7, #4]
 8006340:	681b      	ldr	r3, [r3, #0]
 8006342:	691b      	ldr	r3, [r3, #16]
 8006344:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8006346:	68bb      	ldr	r3, [r7, #8]
 8006348:	f003 0302 	and.w	r3, r3, #2
 800634c:	2b00      	cmp	r3, #0
 800634e:	d020      	beq.n	8006392 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8006350:	68fb      	ldr	r3, [r7, #12]
 8006352:	f003 0302 	and.w	r3, r3, #2
 8006356:	2b00      	cmp	r3, #0
 8006358:	d01b      	beq.n	8006392 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 800635a:	687b      	ldr	r3, [r7, #4]
 800635c:	681b      	ldr	r3, [r3, #0]
 800635e:	f06f 0202 	mvn.w	r2, #2
 8006362:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8006364:	687b      	ldr	r3, [r7, #4]
 8006366:	2201      	movs	r2, #1
 8006368:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800636a:	687b      	ldr	r3, [r7, #4]
 800636c:	681b      	ldr	r3, [r3, #0]
 800636e:	699b      	ldr	r3, [r3, #24]
 8006370:	f003 0303 	and.w	r3, r3, #3
 8006374:	2b00      	cmp	r3, #0
 8006376:	d003      	beq.n	8006380 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8006378:	6878      	ldr	r0, [r7, #4]
 800637a:	f000 f8dc 	bl	8006536 <HAL_TIM_IC_CaptureCallback>
 800637e:	e005      	b.n	800638c <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8006380:	6878      	ldr	r0, [r7, #4]
 8006382:	f000 f8ce 	bl	8006522 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006386:	6878      	ldr	r0, [r7, #4]
 8006388:	f000 f8df 	bl	800654a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800638c:	687b      	ldr	r3, [r7, #4]
 800638e:	2200      	movs	r2, #0
 8006390:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8006392:	68bb      	ldr	r3, [r7, #8]
 8006394:	f003 0304 	and.w	r3, r3, #4
 8006398:	2b00      	cmp	r3, #0
 800639a:	d020      	beq.n	80063de <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800639c:	68fb      	ldr	r3, [r7, #12]
 800639e:	f003 0304 	and.w	r3, r3, #4
 80063a2:	2b00      	cmp	r3, #0
 80063a4:	d01b      	beq.n	80063de <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 80063a6:	687b      	ldr	r3, [r7, #4]
 80063a8:	681b      	ldr	r3, [r3, #0]
 80063aa:	f06f 0204 	mvn.w	r2, #4
 80063ae:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80063b0:	687b      	ldr	r3, [r7, #4]
 80063b2:	2202      	movs	r2, #2
 80063b4:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80063b6:	687b      	ldr	r3, [r7, #4]
 80063b8:	681b      	ldr	r3, [r3, #0]
 80063ba:	699b      	ldr	r3, [r3, #24]
 80063bc:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80063c0:	2b00      	cmp	r3, #0
 80063c2:	d003      	beq.n	80063cc <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80063c4:	6878      	ldr	r0, [r7, #4]
 80063c6:	f000 f8b6 	bl	8006536 <HAL_TIM_IC_CaptureCallback>
 80063ca:	e005      	b.n	80063d8 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80063cc:	6878      	ldr	r0, [r7, #4]
 80063ce:	f000 f8a8 	bl	8006522 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80063d2:	6878      	ldr	r0, [r7, #4]
 80063d4:	f000 f8b9 	bl	800654a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80063d8:	687b      	ldr	r3, [r7, #4]
 80063da:	2200      	movs	r2, #0
 80063dc:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 80063de:	68bb      	ldr	r3, [r7, #8]
 80063e0:	f003 0308 	and.w	r3, r3, #8
 80063e4:	2b00      	cmp	r3, #0
 80063e6:	d020      	beq.n	800642a <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 80063e8:	68fb      	ldr	r3, [r7, #12]
 80063ea:	f003 0308 	and.w	r3, r3, #8
 80063ee:	2b00      	cmp	r3, #0
 80063f0:	d01b      	beq.n	800642a <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 80063f2:	687b      	ldr	r3, [r7, #4]
 80063f4:	681b      	ldr	r3, [r3, #0]
 80063f6:	f06f 0208 	mvn.w	r2, #8
 80063fa:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80063fc:	687b      	ldr	r3, [r7, #4]
 80063fe:	2204      	movs	r2, #4
 8006400:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8006402:	687b      	ldr	r3, [r7, #4]
 8006404:	681b      	ldr	r3, [r3, #0]
 8006406:	69db      	ldr	r3, [r3, #28]
 8006408:	f003 0303 	and.w	r3, r3, #3
 800640c:	2b00      	cmp	r3, #0
 800640e:	d003      	beq.n	8006418 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006410:	6878      	ldr	r0, [r7, #4]
 8006412:	f000 f890 	bl	8006536 <HAL_TIM_IC_CaptureCallback>
 8006416:	e005      	b.n	8006424 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006418:	6878      	ldr	r0, [r7, #4]
 800641a:	f000 f882 	bl	8006522 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800641e:	6878      	ldr	r0, [r7, #4]
 8006420:	f000 f893 	bl	800654a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006424:	687b      	ldr	r3, [r7, #4]
 8006426:	2200      	movs	r2, #0
 8006428:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 800642a:	68bb      	ldr	r3, [r7, #8]
 800642c:	f003 0310 	and.w	r3, r3, #16
 8006430:	2b00      	cmp	r3, #0
 8006432:	d020      	beq.n	8006476 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8006434:	68fb      	ldr	r3, [r7, #12]
 8006436:	f003 0310 	and.w	r3, r3, #16
 800643a:	2b00      	cmp	r3, #0
 800643c:	d01b      	beq.n	8006476 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 800643e:	687b      	ldr	r3, [r7, #4]
 8006440:	681b      	ldr	r3, [r3, #0]
 8006442:	f06f 0210 	mvn.w	r2, #16
 8006446:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8006448:	687b      	ldr	r3, [r7, #4]
 800644a:	2208      	movs	r2, #8
 800644c:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800644e:	687b      	ldr	r3, [r7, #4]
 8006450:	681b      	ldr	r3, [r3, #0]
 8006452:	69db      	ldr	r3, [r3, #28]
 8006454:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8006458:	2b00      	cmp	r3, #0
 800645a:	d003      	beq.n	8006464 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800645c:	6878      	ldr	r0, [r7, #4]
 800645e:	f000 f86a 	bl	8006536 <HAL_TIM_IC_CaptureCallback>
 8006462:	e005      	b.n	8006470 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006464:	6878      	ldr	r0, [r7, #4]
 8006466:	f000 f85c 	bl	8006522 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800646a:	6878      	ldr	r0, [r7, #4]
 800646c:	f000 f86d 	bl	800654a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006470:	687b      	ldr	r3, [r7, #4]
 8006472:	2200      	movs	r2, #0
 8006474:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8006476:	68bb      	ldr	r3, [r7, #8]
 8006478:	f003 0301 	and.w	r3, r3, #1
 800647c:	2b00      	cmp	r3, #0
 800647e:	d00c      	beq.n	800649a <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8006480:	68fb      	ldr	r3, [r7, #12]
 8006482:	f003 0301 	and.w	r3, r3, #1
 8006486:	2b00      	cmp	r3, #0
 8006488:	d007      	beq.n	800649a <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 800648a:	687b      	ldr	r3, [r7, #4]
 800648c:	681b      	ldr	r3, [r3, #0]
 800648e:	f06f 0201 	mvn.w	r2, #1
 8006492:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8006494:	6878      	ldr	r0, [r7, #4]
 8006496:	f000 f83a 	bl	800650e <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 800649a:	68bb      	ldr	r3, [r7, #8]
 800649c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80064a0:	2b00      	cmp	r3, #0
 80064a2:	d00c      	beq.n	80064be <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80064a4:	68fb      	ldr	r3, [r7, #12]
 80064a6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80064aa:	2b00      	cmp	r3, #0
 80064ac:	d007      	beq.n	80064be <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 80064ae:	687b      	ldr	r3, [r7, #4]
 80064b0:	681b      	ldr	r3, [r3, #0]
 80064b2:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 80064b6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80064b8:	6878      	ldr	r0, [r7, #4]
 80064ba:	f000 f911 	bl	80066e0 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 80064be:	68bb      	ldr	r3, [r7, #8]
 80064c0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80064c4:	2b00      	cmp	r3, #0
 80064c6:	d00c      	beq.n	80064e2 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 80064c8:	68fb      	ldr	r3, [r7, #12]
 80064ca:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80064ce:	2b00      	cmp	r3, #0
 80064d0:	d007      	beq.n	80064e2 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 80064d2:	687b      	ldr	r3, [r7, #4]
 80064d4:	681b      	ldr	r3, [r3, #0]
 80064d6:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 80064da:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80064dc:	6878      	ldr	r0, [r7, #4]
 80064de:	f000 f83e 	bl	800655e <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 80064e2:	68bb      	ldr	r3, [r7, #8]
 80064e4:	f003 0320 	and.w	r3, r3, #32
 80064e8:	2b00      	cmp	r3, #0
 80064ea:	d00c      	beq.n	8006506 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 80064ec:	68fb      	ldr	r3, [r7, #12]
 80064ee:	f003 0320 	and.w	r3, r3, #32
 80064f2:	2b00      	cmp	r3, #0
 80064f4:	d007      	beq.n	8006506 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 80064f6:	687b      	ldr	r3, [r7, #4]
 80064f8:	681b      	ldr	r3, [r3, #0]
 80064fa:	f06f 0220 	mvn.w	r2, #32
 80064fe:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8006500:	6878      	ldr	r0, [r7, #4]
 8006502:	f000 f8e3 	bl	80066cc <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8006506:	bf00      	nop
 8006508:	3710      	adds	r7, #16
 800650a:	46bd      	mov	sp, r7
 800650c:	bd80      	pop	{r7, pc}

0800650e <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 800650e:	b480      	push	{r7}
 8006510:	b083      	sub	sp, #12
 8006512:	af00      	add	r7, sp, #0
 8006514:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 8006516:	bf00      	nop
 8006518:	370c      	adds	r7, #12
 800651a:	46bd      	mov	sp, r7
 800651c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006520:	4770      	bx	lr

08006522 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8006522:	b480      	push	{r7}
 8006524:	b083      	sub	sp, #12
 8006526:	af00      	add	r7, sp, #0
 8006528:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800652a:	bf00      	nop
 800652c:	370c      	adds	r7, #12
 800652e:	46bd      	mov	sp, r7
 8006530:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006534:	4770      	bx	lr

08006536 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8006536:	b480      	push	{r7}
 8006538:	b083      	sub	sp, #12
 800653a:	af00      	add	r7, sp, #0
 800653c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800653e:	bf00      	nop
 8006540:	370c      	adds	r7, #12
 8006542:	46bd      	mov	sp, r7
 8006544:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006548:	4770      	bx	lr

0800654a <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800654a:	b480      	push	{r7}
 800654c:	b083      	sub	sp, #12
 800654e:	af00      	add	r7, sp, #0
 8006550:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8006552:	bf00      	nop
 8006554:	370c      	adds	r7, #12
 8006556:	46bd      	mov	sp, r7
 8006558:	f85d 7b04 	ldr.w	r7, [sp], #4
 800655c:	4770      	bx	lr

0800655e <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800655e:	b480      	push	{r7}
 8006560:	b083      	sub	sp, #12
 8006562:	af00      	add	r7, sp, #0
 8006564:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8006566:	bf00      	nop
 8006568:	370c      	adds	r7, #12
 800656a:	46bd      	mov	sp, r7
 800656c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006570:	4770      	bx	lr
	...

08006574 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8006574:	b480      	push	{r7}
 8006576:	b085      	sub	sp, #20
 8006578:	af00      	add	r7, sp, #0
 800657a:	6078      	str	r0, [r7, #4]
 800657c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800657e:	687b      	ldr	r3, [r7, #4]
 8006580:	681b      	ldr	r3, [r3, #0]
 8006582:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8006584:	687b      	ldr	r3, [r7, #4]
 8006586:	4a46      	ldr	r2, [pc, #280]	@ (80066a0 <TIM_Base_SetConfig+0x12c>)
 8006588:	4293      	cmp	r3, r2
 800658a:	d013      	beq.n	80065b4 <TIM_Base_SetConfig+0x40>
 800658c:	687b      	ldr	r3, [r7, #4]
 800658e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006592:	d00f      	beq.n	80065b4 <TIM_Base_SetConfig+0x40>
 8006594:	687b      	ldr	r3, [r7, #4]
 8006596:	4a43      	ldr	r2, [pc, #268]	@ (80066a4 <TIM_Base_SetConfig+0x130>)
 8006598:	4293      	cmp	r3, r2
 800659a:	d00b      	beq.n	80065b4 <TIM_Base_SetConfig+0x40>
 800659c:	687b      	ldr	r3, [r7, #4]
 800659e:	4a42      	ldr	r2, [pc, #264]	@ (80066a8 <TIM_Base_SetConfig+0x134>)
 80065a0:	4293      	cmp	r3, r2
 80065a2:	d007      	beq.n	80065b4 <TIM_Base_SetConfig+0x40>
 80065a4:	687b      	ldr	r3, [r7, #4]
 80065a6:	4a41      	ldr	r2, [pc, #260]	@ (80066ac <TIM_Base_SetConfig+0x138>)
 80065a8:	4293      	cmp	r3, r2
 80065aa:	d003      	beq.n	80065b4 <TIM_Base_SetConfig+0x40>
 80065ac:	687b      	ldr	r3, [r7, #4]
 80065ae:	4a40      	ldr	r2, [pc, #256]	@ (80066b0 <TIM_Base_SetConfig+0x13c>)
 80065b0:	4293      	cmp	r3, r2
 80065b2:	d108      	bne.n	80065c6 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80065b4:	68fb      	ldr	r3, [r7, #12]
 80065b6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80065ba:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80065bc:	683b      	ldr	r3, [r7, #0]
 80065be:	685b      	ldr	r3, [r3, #4]
 80065c0:	68fa      	ldr	r2, [r7, #12]
 80065c2:	4313      	orrs	r3, r2
 80065c4:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80065c6:	687b      	ldr	r3, [r7, #4]
 80065c8:	4a35      	ldr	r2, [pc, #212]	@ (80066a0 <TIM_Base_SetConfig+0x12c>)
 80065ca:	4293      	cmp	r3, r2
 80065cc:	d02b      	beq.n	8006626 <TIM_Base_SetConfig+0xb2>
 80065ce:	687b      	ldr	r3, [r7, #4]
 80065d0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80065d4:	d027      	beq.n	8006626 <TIM_Base_SetConfig+0xb2>
 80065d6:	687b      	ldr	r3, [r7, #4]
 80065d8:	4a32      	ldr	r2, [pc, #200]	@ (80066a4 <TIM_Base_SetConfig+0x130>)
 80065da:	4293      	cmp	r3, r2
 80065dc:	d023      	beq.n	8006626 <TIM_Base_SetConfig+0xb2>
 80065de:	687b      	ldr	r3, [r7, #4]
 80065e0:	4a31      	ldr	r2, [pc, #196]	@ (80066a8 <TIM_Base_SetConfig+0x134>)
 80065e2:	4293      	cmp	r3, r2
 80065e4:	d01f      	beq.n	8006626 <TIM_Base_SetConfig+0xb2>
 80065e6:	687b      	ldr	r3, [r7, #4]
 80065e8:	4a30      	ldr	r2, [pc, #192]	@ (80066ac <TIM_Base_SetConfig+0x138>)
 80065ea:	4293      	cmp	r3, r2
 80065ec:	d01b      	beq.n	8006626 <TIM_Base_SetConfig+0xb2>
 80065ee:	687b      	ldr	r3, [r7, #4]
 80065f0:	4a2f      	ldr	r2, [pc, #188]	@ (80066b0 <TIM_Base_SetConfig+0x13c>)
 80065f2:	4293      	cmp	r3, r2
 80065f4:	d017      	beq.n	8006626 <TIM_Base_SetConfig+0xb2>
 80065f6:	687b      	ldr	r3, [r7, #4]
 80065f8:	4a2e      	ldr	r2, [pc, #184]	@ (80066b4 <TIM_Base_SetConfig+0x140>)
 80065fa:	4293      	cmp	r3, r2
 80065fc:	d013      	beq.n	8006626 <TIM_Base_SetConfig+0xb2>
 80065fe:	687b      	ldr	r3, [r7, #4]
 8006600:	4a2d      	ldr	r2, [pc, #180]	@ (80066b8 <TIM_Base_SetConfig+0x144>)
 8006602:	4293      	cmp	r3, r2
 8006604:	d00f      	beq.n	8006626 <TIM_Base_SetConfig+0xb2>
 8006606:	687b      	ldr	r3, [r7, #4]
 8006608:	4a2c      	ldr	r2, [pc, #176]	@ (80066bc <TIM_Base_SetConfig+0x148>)
 800660a:	4293      	cmp	r3, r2
 800660c:	d00b      	beq.n	8006626 <TIM_Base_SetConfig+0xb2>
 800660e:	687b      	ldr	r3, [r7, #4]
 8006610:	4a2b      	ldr	r2, [pc, #172]	@ (80066c0 <TIM_Base_SetConfig+0x14c>)
 8006612:	4293      	cmp	r3, r2
 8006614:	d007      	beq.n	8006626 <TIM_Base_SetConfig+0xb2>
 8006616:	687b      	ldr	r3, [r7, #4]
 8006618:	4a2a      	ldr	r2, [pc, #168]	@ (80066c4 <TIM_Base_SetConfig+0x150>)
 800661a:	4293      	cmp	r3, r2
 800661c:	d003      	beq.n	8006626 <TIM_Base_SetConfig+0xb2>
 800661e:	687b      	ldr	r3, [r7, #4]
 8006620:	4a29      	ldr	r2, [pc, #164]	@ (80066c8 <TIM_Base_SetConfig+0x154>)
 8006622:	4293      	cmp	r3, r2
 8006624:	d108      	bne.n	8006638 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8006626:	68fb      	ldr	r3, [r7, #12]
 8006628:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800662c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800662e:	683b      	ldr	r3, [r7, #0]
 8006630:	68db      	ldr	r3, [r3, #12]
 8006632:	68fa      	ldr	r2, [r7, #12]
 8006634:	4313      	orrs	r3, r2
 8006636:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006638:	68fb      	ldr	r3, [r7, #12]
 800663a:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800663e:	683b      	ldr	r3, [r7, #0]
 8006640:	695b      	ldr	r3, [r3, #20]
 8006642:	4313      	orrs	r3, r2
 8006644:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8006646:	687b      	ldr	r3, [r7, #4]
 8006648:	68fa      	ldr	r2, [r7, #12]
 800664a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800664c:	683b      	ldr	r3, [r7, #0]
 800664e:	689a      	ldr	r2, [r3, #8]
 8006650:	687b      	ldr	r3, [r7, #4]
 8006652:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8006654:	683b      	ldr	r3, [r7, #0]
 8006656:	681a      	ldr	r2, [r3, #0]
 8006658:	687b      	ldr	r3, [r7, #4]
 800665a:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800665c:	687b      	ldr	r3, [r7, #4]
 800665e:	4a10      	ldr	r2, [pc, #64]	@ (80066a0 <TIM_Base_SetConfig+0x12c>)
 8006660:	4293      	cmp	r3, r2
 8006662:	d003      	beq.n	800666c <TIM_Base_SetConfig+0xf8>
 8006664:	687b      	ldr	r3, [r7, #4]
 8006666:	4a12      	ldr	r2, [pc, #72]	@ (80066b0 <TIM_Base_SetConfig+0x13c>)
 8006668:	4293      	cmp	r3, r2
 800666a:	d103      	bne.n	8006674 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800666c:	683b      	ldr	r3, [r7, #0]
 800666e:	691a      	ldr	r2, [r3, #16]
 8006670:	687b      	ldr	r3, [r7, #4]
 8006672:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8006674:	687b      	ldr	r3, [r7, #4]
 8006676:	2201      	movs	r2, #1
 8006678:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 800667a:	687b      	ldr	r3, [r7, #4]
 800667c:	691b      	ldr	r3, [r3, #16]
 800667e:	f003 0301 	and.w	r3, r3, #1
 8006682:	2b01      	cmp	r3, #1
 8006684:	d105      	bne.n	8006692 <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8006686:	687b      	ldr	r3, [r7, #4]
 8006688:	691b      	ldr	r3, [r3, #16]
 800668a:	f023 0201 	bic.w	r2, r3, #1
 800668e:	687b      	ldr	r3, [r7, #4]
 8006690:	611a      	str	r2, [r3, #16]
  }
}
 8006692:	bf00      	nop
 8006694:	3714      	adds	r7, #20
 8006696:	46bd      	mov	sp, r7
 8006698:	f85d 7b04 	ldr.w	r7, [sp], #4
 800669c:	4770      	bx	lr
 800669e:	bf00      	nop
 80066a0:	40010000 	.word	0x40010000
 80066a4:	40000400 	.word	0x40000400
 80066a8:	40000800 	.word	0x40000800
 80066ac:	40000c00 	.word	0x40000c00
 80066b0:	40010400 	.word	0x40010400
 80066b4:	40014000 	.word	0x40014000
 80066b8:	40014400 	.word	0x40014400
 80066bc:	40014800 	.word	0x40014800
 80066c0:	40001800 	.word	0x40001800
 80066c4:	40001c00 	.word	0x40001c00
 80066c8:	40002000 	.word	0x40002000

080066cc <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80066cc:	b480      	push	{r7}
 80066ce:	b083      	sub	sp, #12
 80066d0:	af00      	add	r7, sp, #0
 80066d2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80066d4:	bf00      	nop
 80066d6:	370c      	adds	r7, #12
 80066d8:	46bd      	mov	sp, r7
 80066da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066de:	4770      	bx	lr

080066e0 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80066e0:	b480      	push	{r7}
 80066e2:	b083      	sub	sp, #12
 80066e4:	af00      	add	r7, sp, #0
 80066e6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80066e8:	bf00      	nop
 80066ea:	370c      	adds	r7, #12
 80066ec:	46bd      	mov	sp, r7
 80066ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066f2:	4770      	bx	lr

080066f4 <std>:
 80066f4:	2300      	movs	r3, #0
 80066f6:	b510      	push	{r4, lr}
 80066f8:	4604      	mov	r4, r0
 80066fa:	e9c0 3300 	strd	r3, r3, [r0]
 80066fe:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8006702:	6083      	str	r3, [r0, #8]
 8006704:	8181      	strh	r1, [r0, #12]
 8006706:	6643      	str	r3, [r0, #100]	@ 0x64
 8006708:	81c2      	strh	r2, [r0, #14]
 800670a:	6183      	str	r3, [r0, #24]
 800670c:	4619      	mov	r1, r3
 800670e:	2208      	movs	r2, #8
 8006710:	305c      	adds	r0, #92	@ 0x5c
 8006712:	f000 f99b 	bl	8006a4c <memset>
 8006716:	4b0d      	ldr	r3, [pc, #52]	@ (800674c <std+0x58>)
 8006718:	6263      	str	r3, [r4, #36]	@ 0x24
 800671a:	4b0d      	ldr	r3, [pc, #52]	@ (8006750 <std+0x5c>)
 800671c:	62a3      	str	r3, [r4, #40]	@ 0x28
 800671e:	4b0d      	ldr	r3, [pc, #52]	@ (8006754 <std+0x60>)
 8006720:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8006722:	4b0d      	ldr	r3, [pc, #52]	@ (8006758 <std+0x64>)
 8006724:	6323      	str	r3, [r4, #48]	@ 0x30
 8006726:	4b0d      	ldr	r3, [pc, #52]	@ (800675c <std+0x68>)
 8006728:	6224      	str	r4, [r4, #32]
 800672a:	429c      	cmp	r4, r3
 800672c:	d006      	beq.n	800673c <std+0x48>
 800672e:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8006732:	4294      	cmp	r4, r2
 8006734:	d002      	beq.n	800673c <std+0x48>
 8006736:	33d0      	adds	r3, #208	@ 0xd0
 8006738:	429c      	cmp	r4, r3
 800673a:	d105      	bne.n	8006748 <std+0x54>
 800673c:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8006740:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006744:	f000 b9fa 	b.w	8006b3c <__retarget_lock_init_recursive>
 8006748:	bd10      	pop	{r4, pc}
 800674a:	bf00      	nop
 800674c:	0800689d 	.word	0x0800689d
 8006750:	080068bf 	.word	0x080068bf
 8006754:	080068f7 	.word	0x080068f7
 8006758:	0800691b 	.word	0x0800691b
 800675c:	20025aa8 	.word	0x20025aa8

08006760 <stdio_exit_handler>:
 8006760:	4a02      	ldr	r2, [pc, #8]	@ (800676c <stdio_exit_handler+0xc>)
 8006762:	4903      	ldr	r1, [pc, #12]	@ (8006770 <stdio_exit_handler+0x10>)
 8006764:	4803      	ldr	r0, [pc, #12]	@ (8006774 <stdio_exit_handler+0x14>)
 8006766:	f000 b869 	b.w	800683c <_fwalk_sglue>
 800676a:	bf00      	nop
 800676c:	2000001c 	.word	0x2000001c
 8006770:	080073dd 	.word	0x080073dd
 8006774:	2000002c 	.word	0x2000002c

08006778 <cleanup_stdio>:
 8006778:	6841      	ldr	r1, [r0, #4]
 800677a:	4b0c      	ldr	r3, [pc, #48]	@ (80067ac <cleanup_stdio+0x34>)
 800677c:	4299      	cmp	r1, r3
 800677e:	b510      	push	{r4, lr}
 8006780:	4604      	mov	r4, r0
 8006782:	d001      	beq.n	8006788 <cleanup_stdio+0x10>
 8006784:	f000 fe2a 	bl	80073dc <_fflush_r>
 8006788:	68a1      	ldr	r1, [r4, #8]
 800678a:	4b09      	ldr	r3, [pc, #36]	@ (80067b0 <cleanup_stdio+0x38>)
 800678c:	4299      	cmp	r1, r3
 800678e:	d002      	beq.n	8006796 <cleanup_stdio+0x1e>
 8006790:	4620      	mov	r0, r4
 8006792:	f000 fe23 	bl	80073dc <_fflush_r>
 8006796:	68e1      	ldr	r1, [r4, #12]
 8006798:	4b06      	ldr	r3, [pc, #24]	@ (80067b4 <cleanup_stdio+0x3c>)
 800679a:	4299      	cmp	r1, r3
 800679c:	d004      	beq.n	80067a8 <cleanup_stdio+0x30>
 800679e:	4620      	mov	r0, r4
 80067a0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80067a4:	f000 be1a 	b.w	80073dc <_fflush_r>
 80067a8:	bd10      	pop	{r4, pc}
 80067aa:	bf00      	nop
 80067ac:	20025aa8 	.word	0x20025aa8
 80067b0:	20025b10 	.word	0x20025b10
 80067b4:	20025b78 	.word	0x20025b78

080067b8 <global_stdio_init.part.0>:
 80067b8:	b510      	push	{r4, lr}
 80067ba:	4b0b      	ldr	r3, [pc, #44]	@ (80067e8 <global_stdio_init.part.0+0x30>)
 80067bc:	4c0b      	ldr	r4, [pc, #44]	@ (80067ec <global_stdio_init.part.0+0x34>)
 80067be:	4a0c      	ldr	r2, [pc, #48]	@ (80067f0 <global_stdio_init.part.0+0x38>)
 80067c0:	601a      	str	r2, [r3, #0]
 80067c2:	4620      	mov	r0, r4
 80067c4:	2200      	movs	r2, #0
 80067c6:	2104      	movs	r1, #4
 80067c8:	f7ff ff94 	bl	80066f4 <std>
 80067cc:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 80067d0:	2201      	movs	r2, #1
 80067d2:	2109      	movs	r1, #9
 80067d4:	f7ff ff8e 	bl	80066f4 <std>
 80067d8:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 80067dc:	2202      	movs	r2, #2
 80067de:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80067e2:	2112      	movs	r1, #18
 80067e4:	f7ff bf86 	b.w	80066f4 <std>
 80067e8:	20025be0 	.word	0x20025be0
 80067ec:	20025aa8 	.word	0x20025aa8
 80067f0:	08006761 	.word	0x08006761

080067f4 <__sfp_lock_acquire>:
 80067f4:	4801      	ldr	r0, [pc, #4]	@ (80067fc <__sfp_lock_acquire+0x8>)
 80067f6:	f000 b9a2 	b.w	8006b3e <__retarget_lock_acquire_recursive>
 80067fa:	bf00      	nop
 80067fc:	20025be9 	.word	0x20025be9

08006800 <__sfp_lock_release>:
 8006800:	4801      	ldr	r0, [pc, #4]	@ (8006808 <__sfp_lock_release+0x8>)
 8006802:	f000 b99d 	b.w	8006b40 <__retarget_lock_release_recursive>
 8006806:	bf00      	nop
 8006808:	20025be9 	.word	0x20025be9

0800680c <__sinit>:
 800680c:	b510      	push	{r4, lr}
 800680e:	4604      	mov	r4, r0
 8006810:	f7ff fff0 	bl	80067f4 <__sfp_lock_acquire>
 8006814:	6a23      	ldr	r3, [r4, #32]
 8006816:	b11b      	cbz	r3, 8006820 <__sinit+0x14>
 8006818:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800681c:	f7ff bff0 	b.w	8006800 <__sfp_lock_release>
 8006820:	4b04      	ldr	r3, [pc, #16]	@ (8006834 <__sinit+0x28>)
 8006822:	6223      	str	r3, [r4, #32]
 8006824:	4b04      	ldr	r3, [pc, #16]	@ (8006838 <__sinit+0x2c>)
 8006826:	681b      	ldr	r3, [r3, #0]
 8006828:	2b00      	cmp	r3, #0
 800682a:	d1f5      	bne.n	8006818 <__sinit+0xc>
 800682c:	f7ff ffc4 	bl	80067b8 <global_stdio_init.part.0>
 8006830:	e7f2      	b.n	8006818 <__sinit+0xc>
 8006832:	bf00      	nop
 8006834:	08006779 	.word	0x08006779
 8006838:	20025be0 	.word	0x20025be0

0800683c <_fwalk_sglue>:
 800683c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006840:	4607      	mov	r7, r0
 8006842:	4688      	mov	r8, r1
 8006844:	4614      	mov	r4, r2
 8006846:	2600      	movs	r6, #0
 8006848:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800684c:	f1b9 0901 	subs.w	r9, r9, #1
 8006850:	d505      	bpl.n	800685e <_fwalk_sglue+0x22>
 8006852:	6824      	ldr	r4, [r4, #0]
 8006854:	2c00      	cmp	r4, #0
 8006856:	d1f7      	bne.n	8006848 <_fwalk_sglue+0xc>
 8006858:	4630      	mov	r0, r6
 800685a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800685e:	89ab      	ldrh	r3, [r5, #12]
 8006860:	2b01      	cmp	r3, #1
 8006862:	d907      	bls.n	8006874 <_fwalk_sglue+0x38>
 8006864:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8006868:	3301      	adds	r3, #1
 800686a:	d003      	beq.n	8006874 <_fwalk_sglue+0x38>
 800686c:	4629      	mov	r1, r5
 800686e:	4638      	mov	r0, r7
 8006870:	47c0      	blx	r8
 8006872:	4306      	orrs	r6, r0
 8006874:	3568      	adds	r5, #104	@ 0x68
 8006876:	e7e9      	b.n	800684c <_fwalk_sglue+0x10>

08006878 <iprintf>:
 8006878:	b40f      	push	{r0, r1, r2, r3}
 800687a:	b507      	push	{r0, r1, r2, lr}
 800687c:	4906      	ldr	r1, [pc, #24]	@ (8006898 <iprintf+0x20>)
 800687e:	ab04      	add	r3, sp, #16
 8006880:	6808      	ldr	r0, [r1, #0]
 8006882:	f853 2b04 	ldr.w	r2, [r3], #4
 8006886:	6881      	ldr	r1, [r0, #8]
 8006888:	9301      	str	r3, [sp, #4]
 800688a:	f000 fa7d 	bl	8006d88 <_vfiprintf_r>
 800688e:	b003      	add	sp, #12
 8006890:	f85d eb04 	ldr.w	lr, [sp], #4
 8006894:	b004      	add	sp, #16
 8006896:	4770      	bx	lr
 8006898:	20000028 	.word	0x20000028

0800689c <__sread>:
 800689c:	b510      	push	{r4, lr}
 800689e:	460c      	mov	r4, r1
 80068a0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80068a4:	f000 f8fc 	bl	8006aa0 <_read_r>
 80068a8:	2800      	cmp	r0, #0
 80068aa:	bfab      	itete	ge
 80068ac:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 80068ae:	89a3      	ldrhlt	r3, [r4, #12]
 80068b0:	181b      	addge	r3, r3, r0
 80068b2:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 80068b6:	bfac      	ite	ge
 80068b8:	6563      	strge	r3, [r4, #84]	@ 0x54
 80068ba:	81a3      	strhlt	r3, [r4, #12]
 80068bc:	bd10      	pop	{r4, pc}

080068be <__swrite>:
 80068be:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80068c2:	461f      	mov	r7, r3
 80068c4:	898b      	ldrh	r3, [r1, #12]
 80068c6:	05db      	lsls	r3, r3, #23
 80068c8:	4605      	mov	r5, r0
 80068ca:	460c      	mov	r4, r1
 80068cc:	4616      	mov	r6, r2
 80068ce:	d505      	bpl.n	80068dc <__swrite+0x1e>
 80068d0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80068d4:	2302      	movs	r3, #2
 80068d6:	2200      	movs	r2, #0
 80068d8:	f000 f8d0 	bl	8006a7c <_lseek_r>
 80068dc:	89a3      	ldrh	r3, [r4, #12]
 80068de:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80068e2:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80068e6:	81a3      	strh	r3, [r4, #12]
 80068e8:	4632      	mov	r2, r6
 80068ea:	463b      	mov	r3, r7
 80068ec:	4628      	mov	r0, r5
 80068ee:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80068f2:	f000 b8e7 	b.w	8006ac4 <_write_r>

080068f6 <__sseek>:
 80068f6:	b510      	push	{r4, lr}
 80068f8:	460c      	mov	r4, r1
 80068fa:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80068fe:	f000 f8bd 	bl	8006a7c <_lseek_r>
 8006902:	1c43      	adds	r3, r0, #1
 8006904:	89a3      	ldrh	r3, [r4, #12]
 8006906:	bf15      	itete	ne
 8006908:	6560      	strne	r0, [r4, #84]	@ 0x54
 800690a:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800690e:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8006912:	81a3      	strheq	r3, [r4, #12]
 8006914:	bf18      	it	ne
 8006916:	81a3      	strhne	r3, [r4, #12]
 8006918:	bd10      	pop	{r4, pc}

0800691a <__sclose>:
 800691a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800691e:	f000 b89d 	b.w	8006a5c <_close_r>

08006922 <__swbuf_r>:
 8006922:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006924:	460e      	mov	r6, r1
 8006926:	4614      	mov	r4, r2
 8006928:	4605      	mov	r5, r0
 800692a:	b118      	cbz	r0, 8006934 <__swbuf_r+0x12>
 800692c:	6a03      	ldr	r3, [r0, #32]
 800692e:	b90b      	cbnz	r3, 8006934 <__swbuf_r+0x12>
 8006930:	f7ff ff6c 	bl	800680c <__sinit>
 8006934:	69a3      	ldr	r3, [r4, #24]
 8006936:	60a3      	str	r3, [r4, #8]
 8006938:	89a3      	ldrh	r3, [r4, #12]
 800693a:	071a      	lsls	r2, r3, #28
 800693c:	d501      	bpl.n	8006942 <__swbuf_r+0x20>
 800693e:	6923      	ldr	r3, [r4, #16]
 8006940:	b943      	cbnz	r3, 8006954 <__swbuf_r+0x32>
 8006942:	4621      	mov	r1, r4
 8006944:	4628      	mov	r0, r5
 8006946:	f000 f82b 	bl	80069a0 <__swsetup_r>
 800694a:	b118      	cbz	r0, 8006954 <__swbuf_r+0x32>
 800694c:	f04f 37ff 	mov.w	r7, #4294967295	@ 0xffffffff
 8006950:	4638      	mov	r0, r7
 8006952:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006954:	6823      	ldr	r3, [r4, #0]
 8006956:	6922      	ldr	r2, [r4, #16]
 8006958:	1a98      	subs	r0, r3, r2
 800695a:	6963      	ldr	r3, [r4, #20]
 800695c:	b2f6      	uxtb	r6, r6
 800695e:	4283      	cmp	r3, r0
 8006960:	4637      	mov	r7, r6
 8006962:	dc05      	bgt.n	8006970 <__swbuf_r+0x4e>
 8006964:	4621      	mov	r1, r4
 8006966:	4628      	mov	r0, r5
 8006968:	f000 fd38 	bl	80073dc <_fflush_r>
 800696c:	2800      	cmp	r0, #0
 800696e:	d1ed      	bne.n	800694c <__swbuf_r+0x2a>
 8006970:	68a3      	ldr	r3, [r4, #8]
 8006972:	3b01      	subs	r3, #1
 8006974:	60a3      	str	r3, [r4, #8]
 8006976:	6823      	ldr	r3, [r4, #0]
 8006978:	1c5a      	adds	r2, r3, #1
 800697a:	6022      	str	r2, [r4, #0]
 800697c:	701e      	strb	r6, [r3, #0]
 800697e:	6962      	ldr	r2, [r4, #20]
 8006980:	1c43      	adds	r3, r0, #1
 8006982:	429a      	cmp	r2, r3
 8006984:	d004      	beq.n	8006990 <__swbuf_r+0x6e>
 8006986:	89a3      	ldrh	r3, [r4, #12]
 8006988:	07db      	lsls	r3, r3, #31
 800698a:	d5e1      	bpl.n	8006950 <__swbuf_r+0x2e>
 800698c:	2e0a      	cmp	r6, #10
 800698e:	d1df      	bne.n	8006950 <__swbuf_r+0x2e>
 8006990:	4621      	mov	r1, r4
 8006992:	4628      	mov	r0, r5
 8006994:	f000 fd22 	bl	80073dc <_fflush_r>
 8006998:	2800      	cmp	r0, #0
 800699a:	d0d9      	beq.n	8006950 <__swbuf_r+0x2e>
 800699c:	e7d6      	b.n	800694c <__swbuf_r+0x2a>
	...

080069a0 <__swsetup_r>:
 80069a0:	b538      	push	{r3, r4, r5, lr}
 80069a2:	4b29      	ldr	r3, [pc, #164]	@ (8006a48 <__swsetup_r+0xa8>)
 80069a4:	4605      	mov	r5, r0
 80069a6:	6818      	ldr	r0, [r3, #0]
 80069a8:	460c      	mov	r4, r1
 80069aa:	b118      	cbz	r0, 80069b4 <__swsetup_r+0x14>
 80069ac:	6a03      	ldr	r3, [r0, #32]
 80069ae:	b90b      	cbnz	r3, 80069b4 <__swsetup_r+0x14>
 80069b0:	f7ff ff2c 	bl	800680c <__sinit>
 80069b4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80069b8:	0719      	lsls	r1, r3, #28
 80069ba:	d422      	bmi.n	8006a02 <__swsetup_r+0x62>
 80069bc:	06da      	lsls	r2, r3, #27
 80069be:	d407      	bmi.n	80069d0 <__swsetup_r+0x30>
 80069c0:	2209      	movs	r2, #9
 80069c2:	602a      	str	r2, [r5, #0]
 80069c4:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80069c8:	81a3      	strh	r3, [r4, #12]
 80069ca:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80069ce:	e033      	b.n	8006a38 <__swsetup_r+0x98>
 80069d0:	0758      	lsls	r0, r3, #29
 80069d2:	d512      	bpl.n	80069fa <__swsetup_r+0x5a>
 80069d4:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80069d6:	b141      	cbz	r1, 80069ea <__swsetup_r+0x4a>
 80069d8:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80069dc:	4299      	cmp	r1, r3
 80069de:	d002      	beq.n	80069e6 <__swsetup_r+0x46>
 80069e0:	4628      	mov	r0, r5
 80069e2:	f000 f8af 	bl	8006b44 <_free_r>
 80069e6:	2300      	movs	r3, #0
 80069e8:	6363      	str	r3, [r4, #52]	@ 0x34
 80069ea:	89a3      	ldrh	r3, [r4, #12]
 80069ec:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 80069f0:	81a3      	strh	r3, [r4, #12]
 80069f2:	2300      	movs	r3, #0
 80069f4:	6063      	str	r3, [r4, #4]
 80069f6:	6923      	ldr	r3, [r4, #16]
 80069f8:	6023      	str	r3, [r4, #0]
 80069fa:	89a3      	ldrh	r3, [r4, #12]
 80069fc:	f043 0308 	orr.w	r3, r3, #8
 8006a00:	81a3      	strh	r3, [r4, #12]
 8006a02:	6923      	ldr	r3, [r4, #16]
 8006a04:	b94b      	cbnz	r3, 8006a1a <__swsetup_r+0x7a>
 8006a06:	89a3      	ldrh	r3, [r4, #12]
 8006a08:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8006a0c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006a10:	d003      	beq.n	8006a1a <__swsetup_r+0x7a>
 8006a12:	4621      	mov	r1, r4
 8006a14:	4628      	mov	r0, r5
 8006a16:	f000 fd2f 	bl	8007478 <__smakebuf_r>
 8006a1a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006a1e:	f013 0201 	ands.w	r2, r3, #1
 8006a22:	d00a      	beq.n	8006a3a <__swsetup_r+0x9a>
 8006a24:	2200      	movs	r2, #0
 8006a26:	60a2      	str	r2, [r4, #8]
 8006a28:	6962      	ldr	r2, [r4, #20]
 8006a2a:	4252      	negs	r2, r2
 8006a2c:	61a2      	str	r2, [r4, #24]
 8006a2e:	6922      	ldr	r2, [r4, #16]
 8006a30:	b942      	cbnz	r2, 8006a44 <__swsetup_r+0xa4>
 8006a32:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8006a36:	d1c5      	bne.n	80069c4 <__swsetup_r+0x24>
 8006a38:	bd38      	pop	{r3, r4, r5, pc}
 8006a3a:	0799      	lsls	r1, r3, #30
 8006a3c:	bf58      	it	pl
 8006a3e:	6962      	ldrpl	r2, [r4, #20]
 8006a40:	60a2      	str	r2, [r4, #8]
 8006a42:	e7f4      	b.n	8006a2e <__swsetup_r+0x8e>
 8006a44:	2000      	movs	r0, #0
 8006a46:	e7f7      	b.n	8006a38 <__swsetup_r+0x98>
 8006a48:	20000028 	.word	0x20000028

08006a4c <memset>:
 8006a4c:	4402      	add	r2, r0
 8006a4e:	4603      	mov	r3, r0
 8006a50:	4293      	cmp	r3, r2
 8006a52:	d100      	bne.n	8006a56 <memset+0xa>
 8006a54:	4770      	bx	lr
 8006a56:	f803 1b01 	strb.w	r1, [r3], #1
 8006a5a:	e7f9      	b.n	8006a50 <memset+0x4>

08006a5c <_close_r>:
 8006a5c:	b538      	push	{r3, r4, r5, lr}
 8006a5e:	4d06      	ldr	r5, [pc, #24]	@ (8006a78 <_close_r+0x1c>)
 8006a60:	2300      	movs	r3, #0
 8006a62:	4604      	mov	r4, r0
 8006a64:	4608      	mov	r0, r1
 8006a66:	602b      	str	r3, [r5, #0]
 8006a68:	f7fc f920 	bl	8002cac <_close>
 8006a6c:	1c43      	adds	r3, r0, #1
 8006a6e:	d102      	bne.n	8006a76 <_close_r+0x1a>
 8006a70:	682b      	ldr	r3, [r5, #0]
 8006a72:	b103      	cbz	r3, 8006a76 <_close_r+0x1a>
 8006a74:	6023      	str	r3, [r4, #0]
 8006a76:	bd38      	pop	{r3, r4, r5, pc}
 8006a78:	20025be4 	.word	0x20025be4

08006a7c <_lseek_r>:
 8006a7c:	b538      	push	{r3, r4, r5, lr}
 8006a7e:	4d07      	ldr	r5, [pc, #28]	@ (8006a9c <_lseek_r+0x20>)
 8006a80:	4604      	mov	r4, r0
 8006a82:	4608      	mov	r0, r1
 8006a84:	4611      	mov	r1, r2
 8006a86:	2200      	movs	r2, #0
 8006a88:	602a      	str	r2, [r5, #0]
 8006a8a:	461a      	mov	r2, r3
 8006a8c:	f7fc f935 	bl	8002cfa <_lseek>
 8006a90:	1c43      	adds	r3, r0, #1
 8006a92:	d102      	bne.n	8006a9a <_lseek_r+0x1e>
 8006a94:	682b      	ldr	r3, [r5, #0]
 8006a96:	b103      	cbz	r3, 8006a9a <_lseek_r+0x1e>
 8006a98:	6023      	str	r3, [r4, #0]
 8006a9a:	bd38      	pop	{r3, r4, r5, pc}
 8006a9c:	20025be4 	.word	0x20025be4

08006aa0 <_read_r>:
 8006aa0:	b538      	push	{r3, r4, r5, lr}
 8006aa2:	4d07      	ldr	r5, [pc, #28]	@ (8006ac0 <_read_r+0x20>)
 8006aa4:	4604      	mov	r4, r0
 8006aa6:	4608      	mov	r0, r1
 8006aa8:	4611      	mov	r1, r2
 8006aaa:	2200      	movs	r2, #0
 8006aac:	602a      	str	r2, [r5, #0]
 8006aae:	461a      	mov	r2, r3
 8006ab0:	f7fc f8c3 	bl	8002c3a <_read>
 8006ab4:	1c43      	adds	r3, r0, #1
 8006ab6:	d102      	bne.n	8006abe <_read_r+0x1e>
 8006ab8:	682b      	ldr	r3, [r5, #0]
 8006aba:	b103      	cbz	r3, 8006abe <_read_r+0x1e>
 8006abc:	6023      	str	r3, [r4, #0]
 8006abe:	bd38      	pop	{r3, r4, r5, pc}
 8006ac0:	20025be4 	.word	0x20025be4

08006ac4 <_write_r>:
 8006ac4:	b538      	push	{r3, r4, r5, lr}
 8006ac6:	4d07      	ldr	r5, [pc, #28]	@ (8006ae4 <_write_r+0x20>)
 8006ac8:	4604      	mov	r4, r0
 8006aca:	4608      	mov	r0, r1
 8006acc:	4611      	mov	r1, r2
 8006ace:	2200      	movs	r2, #0
 8006ad0:	602a      	str	r2, [r5, #0]
 8006ad2:	461a      	mov	r2, r3
 8006ad4:	f7fc f8ce 	bl	8002c74 <_write>
 8006ad8:	1c43      	adds	r3, r0, #1
 8006ada:	d102      	bne.n	8006ae2 <_write_r+0x1e>
 8006adc:	682b      	ldr	r3, [r5, #0]
 8006ade:	b103      	cbz	r3, 8006ae2 <_write_r+0x1e>
 8006ae0:	6023      	str	r3, [r4, #0]
 8006ae2:	bd38      	pop	{r3, r4, r5, pc}
 8006ae4:	20025be4 	.word	0x20025be4

08006ae8 <__errno>:
 8006ae8:	4b01      	ldr	r3, [pc, #4]	@ (8006af0 <__errno+0x8>)
 8006aea:	6818      	ldr	r0, [r3, #0]
 8006aec:	4770      	bx	lr
 8006aee:	bf00      	nop
 8006af0:	20000028 	.word	0x20000028

08006af4 <__libc_init_array>:
 8006af4:	b570      	push	{r4, r5, r6, lr}
 8006af6:	4d0d      	ldr	r5, [pc, #52]	@ (8006b2c <__libc_init_array+0x38>)
 8006af8:	4c0d      	ldr	r4, [pc, #52]	@ (8006b30 <__libc_init_array+0x3c>)
 8006afa:	1b64      	subs	r4, r4, r5
 8006afc:	10a4      	asrs	r4, r4, #2
 8006afe:	2600      	movs	r6, #0
 8006b00:	42a6      	cmp	r6, r4
 8006b02:	d109      	bne.n	8006b18 <__libc_init_array+0x24>
 8006b04:	4d0b      	ldr	r5, [pc, #44]	@ (8006b34 <__libc_init_array+0x40>)
 8006b06:	4c0c      	ldr	r4, [pc, #48]	@ (8006b38 <__libc_init_array+0x44>)
 8006b08:	f000 fd24 	bl	8007554 <_init>
 8006b0c:	1b64      	subs	r4, r4, r5
 8006b0e:	10a4      	asrs	r4, r4, #2
 8006b10:	2600      	movs	r6, #0
 8006b12:	42a6      	cmp	r6, r4
 8006b14:	d105      	bne.n	8006b22 <__libc_init_array+0x2e>
 8006b16:	bd70      	pop	{r4, r5, r6, pc}
 8006b18:	f855 3b04 	ldr.w	r3, [r5], #4
 8006b1c:	4798      	blx	r3
 8006b1e:	3601      	adds	r6, #1
 8006b20:	e7ee      	b.n	8006b00 <__libc_init_array+0xc>
 8006b22:	f855 3b04 	ldr.w	r3, [r5], #4
 8006b26:	4798      	blx	r3
 8006b28:	3601      	adds	r6, #1
 8006b2a:	e7f2      	b.n	8006b12 <__libc_init_array+0x1e>
 8006b2c:	080087d4 	.word	0x080087d4
 8006b30:	080087d4 	.word	0x080087d4
 8006b34:	080087d4 	.word	0x080087d4
 8006b38:	080087d8 	.word	0x080087d8

08006b3c <__retarget_lock_init_recursive>:
 8006b3c:	4770      	bx	lr

08006b3e <__retarget_lock_acquire_recursive>:
 8006b3e:	4770      	bx	lr

08006b40 <__retarget_lock_release_recursive>:
 8006b40:	4770      	bx	lr
	...

08006b44 <_free_r>:
 8006b44:	b538      	push	{r3, r4, r5, lr}
 8006b46:	4605      	mov	r5, r0
 8006b48:	2900      	cmp	r1, #0
 8006b4a:	d041      	beq.n	8006bd0 <_free_r+0x8c>
 8006b4c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006b50:	1f0c      	subs	r4, r1, #4
 8006b52:	2b00      	cmp	r3, #0
 8006b54:	bfb8      	it	lt
 8006b56:	18e4      	addlt	r4, r4, r3
 8006b58:	f000 f8e0 	bl	8006d1c <__malloc_lock>
 8006b5c:	4a1d      	ldr	r2, [pc, #116]	@ (8006bd4 <_free_r+0x90>)
 8006b5e:	6813      	ldr	r3, [r2, #0]
 8006b60:	b933      	cbnz	r3, 8006b70 <_free_r+0x2c>
 8006b62:	6063      	str	r3, [r4, #4]
 8006b64:	6014      	str	r4, [r2, #0]
 8006b66:	4628      	mov	r0, r5
 8006b68:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8006b6c:	f000 b8dc 	b.w	8006d28 <__malloc_unlock>
 8006b70:	42a3      	cmp	r3, r4
 8006b72:	d908      	bls.n	8006b86 <_free_r+0x42>
 8006b74:	6820      	ldr	r0, [r4, #0]
 8006b76:	1821      	adds	r1, r4, r0
 8006b78:	428b      	cmp	r3, r1
 8006b7a:	bf01      	itttt	eq
 8006b7c:	6819      	ldreq	r1, [r3, #0]
 8006b7e:	685b      	ldreq	r3, [r3, #4]
 8006b80:	1809      	addeq	r1, r1, r0
 8006b82:	6021      	streq	r1, [r4, #0]
 8006b84:	e7ed      	b.n	8006b62 <_free_r+0x1e>
 8006b86:	461a      	mov	r2, r3
 8006b88:	685b      	ldr	r3, [r3, #4]
 8006b8a:	b10b      	cbz	r3, 8006b90 <_free_r+0x4c>
 8006b8c:	42a3      	cmp	r3, r4
 8006b8e:	d9fa      	bls.n	8006b86 <_free_r+0x42>
 8006b90:	6811      	ldr	r1, [r2, #0]
 8006b92:	1850      	adds	r0, r2, r1
 8006b94:	42a0      	cmp	r0, r4
 8006b96:	d10b      	bne.n	8006bb0 <_free_r+0x6c>
 8006b98:	6820      	ldr	r0, [r4, #0]
 8006b9a:	4401      	add	r1, r0
 8006b9c:	1850      	adds	r0, r2, r1
 8006b9e:	4283      	cmp	r3, r0
 8006ba0:	6011      	str	r1, [r2, #0]
 8006ba2:	d1e0      	bne.n	8006b66 <_free_r+0x22>
 8006ba4:	6818      	ldr	r0, [r3, #0]
 8006ba6:	685b      	ldr	r3, [r3, #4]
 8006ba8:	6053      	str	r3, [r2, #4]
 8006baa:	4408      	add	r0, r1
 8006bac:	6010      	str	r0, [r2, #0]
 8006bae:	e7da      	b.n	8006b66 <_free_r+0x22>
 8006bb0:	d902      	bls.n	8006bb8 <_free_r+0x74>
 8006bb2:	230c      	movs	r3, #12
 8006bb4:	602b      	str	r3, [r5, #0]
 8006bb6:	e7d6      	b.n	8006b66 <_free_r+0x22>
 8006bb8:	6820      	ldr	r0, [r4, #0]
 8006bba:	1821      	adds	r1, r4, r0
 8006bbc:	428b      	cmp	r3, r1
 8006bbe:	bf04      	itt	eq
 8006bc0:	6819      	ldreq	r1, [r3, #0]
 8006bc2:	685b      	ldreq	r3, [r3, #4]
 8006bc4:	6063      	str	r3, [r4, #4]
 8006bc6:	bf04      	itt	eq
 8006bc8:	1809      	addeq	r1, r1, r0
 8006bca:	6021      	streq	r1, [r4, #0]
 8006bcc:	6054      	str	r4, [r2, #4]
 8006bce:	e7ca      	b.n	8006b66 <_free_r+0x22>
 8006bd0:	bd38      	pop	{r3, r4, r5, pc}
 8006bd2:	bf00      	nop
 8006bd4:	20025bf0 	.word	0x20025bf0

08006bd8 <sbrk_aligned>:
 8006bd8:	b570      	push	{r4, r5, r6, lr}
 8006bda:	4e0f      	ldr	r6, [pc, #60]	@ (8006c18 <sbrk_aligned+0x40>)
 8006bdc:	460c      	mov	r4, r1
 8006bde:	6831      	ldr	r1, [r6, #0]
 8006be0:	4605      	mov	r5, r0
 8006be2:	b911      	cbnz	r1, 8006bea <sbrk_aligned+0x12>
 8006be4:	f000 fca6 	bl	8007534 <_sbrk_r>
 8006be8:	6030      	str	r0, [r6, #0]
 8006bea:	4621      	mov	r1, r4
 8006bec:	4628      	mov	r0, r5
 8006bee:	f000 fca1 	bl	8007534 <_sbrk_r>
 8006bf2:	1c43      	adds	r3, r0, #1
 8006bf4:	d103      	bne.n	8006bfe <sbrk_aligned+0x26>
 8006bf6:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 8006bfa:	4620      	mov	r0, r4
 8006bfc:	bd70      	pop	{r4, r5, r6, pc}
 8006bfe:	1cc4      	adds	r4, r0, #3
 8006c00:	f024 0403 	bic.w	r4, r4, #3
 8006c04:	42a0      	cmp	r0, r4
 8006c06:	d0f8      	beq.n	8006bfa <sbrk_aligned+0x22>
 8006c08:	1a21      	subs	r1, r4, r0
 8006c0a:	4628      	mov	r0, r5
 8006c0c:	f000 fc92 	bl	8007534 <_sbrk_r>
 8006c10:	3001      	adds	r0, #1
 8006c12:	d1f2      	bne.n	8006bfa <sbrk_aligned+0x22>
 8006c14:	e7ef      	b.n	8006bf6 <sbrk_aligned+0x1e>
 8006c16:	bf00      	nop
 8006c18:	20025bec 	.word	0x20025bec

08006c1c <_malloc_r>:
 8006c1c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006c20:	1ccd      	adds	r5, r1, #3
 8006c22:	f025 0503 	bic.w	r5, r5, #3
 8006c26:	3508      	adds	r5, #8
 8006c28:	2d0c      	cmp	r5, #12
 8006c2a:	bf38      	it	cc
 8006c2c:	250c      	movcc	r5, #12
 8006c2e:	2d00      	cmp	r5, #0
 8006c30:	4606      	mov	r6, r0
 8006c32:	db01      	blt.n	8006c38 <_malloc_r+0x1c>
 8006c34:	42a9      	cmp	r1, r5
 8006c36:	d904      	bls.n	8006c42 <_malloc_r+0x26>
 8006c38:	230c      	movs	r3, #12
 8006c3a:	6033      	str	r3, [r6, #0]
 8006c3c:	2000      	movs	r0, #0
 8006c3e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006c42:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8006d18 <_malloc_r+0xfc>
 8006c46:	f000 f869 	bl	8006d1c <__malloc_lock>
 8006c4a:	f8d8 3000 	ldr.w	r3, [r8]
 8006c4e:	461c      	mov	r4, r3
 8006c50:	bb44      	cbnz	r4, 8006ca4 <_malloc_r+0x88>
 8006c52:	4629      	mov	r1, r5
 8006c54:	4630      	mov	r0, r6
 8006c56:	f7ff ffbf 	bl	8006bd8 <sbrk_aligned>
 8006c5a:	1c43      	adds	r3, r0, #1
 8006c5c:	4604      	mov	r4, r0
 8006c5e:	d158      	bne.n	8006d12 <_malloc_r+0xf6>
 8006c60:	f8d8 4000 	ldr.w	r4, [r8]
 8006c64:	4627      	mov	r7, r4
 8006c66:	2f00      	cmp	r7, #0
 8006c68:	d143      	bne.n	8006cf2 <_malloc_r+0xd6>
 8006c6a:	2c00      	cmp	r4, #0
 8006c6c:	d04b      	beq.n	8006d06 <_malloc_r+0xea>
 8006c6e:	6823      	ldr	r3, [r4, #0]
 8006c70:	4639      	mov	r1, r7
 8006c72:	4630      	mov	r0, r6
 8006c74:	eb04 0903 	add.w	r9, r4, r3
 8006c78:	f000 fc5c 	bl	8007534 <_sbrk_r>
 8006c7c:	4581      	cmp	r9, r0
 8006c7e:	d142      	bne.n	8006d06 <_malloc_r+0xea>
 8006c80:	6821      	ldr	r1, [r4, #0]
 8006c82:	1a6d      	subs	r5, r5, r1
 8006c84:	4629      	mov	r1, r5
 8006c86:	4630      	mov	r0, r6
 8006c88:	f7ff ffa6 	bl	8006bd8 <sbrk_aligned>
 8006c8c:	3001      	adds	r0, #1
 8006c8e:	d03a      	beq.n	8006d06 <_malloc_r+0xea>
 8006c90:	6823      	ldr	r3, [r4, #0]
 8006c92:	442b      	add	r3, r5
 8006c94:	6023      	str	r3, [r4, #0]
 8006c96:	f8d8 3000 	ldr.w	r3, [r8]
 8006c9a:	685a      	ldr	r2, [r3, #4]
 8006c9c:	bb62      	cbnz	r2, 8006cf8 <_malloc_r+0xdc>
 8006c9e:	f8c8 7000 	str.w	r7, [r8]
 8006ca2:	e00f      	b.n	8006cc4 <_malloc_r+0xa8>
 8006ca4:	6822      	ldr	r2, [r4, #0]
 8006ca6:	1b52      	subs	r2, r2, r5
 8006ca8:	d420      	bmi.n	8006cec <_malloc_r+0xd0>
 8006caa:	2a0b      	cmp	r2, #11
 8006cac:	d917      	bls.n	8006cde <_malloc_r+0xc2>
 8006cae:	1961      	adds	r1, r4, r5
 8006cb0:	42a3      	cmp	r3, r4
 8006cb2:	6025      	str	r5, [r4, #0]
 8006cb4:	bf18      	it	ne
 8006cb6:	6059      	strne	r1, [r3, #4]
 8006cb8:	6863      	ldr	r3, [r4, #4]
 8006cba:	bf08      	it	eq
 8006cbc:	f8c8 1000 	streq.w	r1, [r8]
 8006cc0:	5162      	str	r2, [r4, r5]
 8006cc2:	604b      	str	r3, [r1, #4]
 8006cc4:	4630      	mov	r0, r6
 8006cc6:	f000 f82f 	bl	8006d28 <__malloc_unlock>
 8006cca:	f104 000b 	add.w	r0, r4, #11
 8006cce:	1d23      	adds	r3, r4, #4
 8006cd0:	f020 0007 	bic.w	r0, r0, #7
 8006cd4:	1ac2      	subs	r2, r0, r3
 8006cd6:	bf1c      	itt	ne
 8006cd8:	1a1b      	subne	r3, r3, r0
 8006cda:	50a3      	strne	r3, [r4, r2]
 8006cdc:	e7af      	b.n	8006c3e <_malloc_r+0x22>
 8006cde:	6862      	ldr	r2, [r4, #4]
 8006ce0:	42a3      	cmp	r3, r4
 8006ce2:	bf0c      	ite	eq
 8006ce4:	f8c8 2000 	streq.w	r2, [r8]
 8006ce8:	605a      	strne	r2, [r3, #4]
 8006cea:	e7eb      	b.n	8006cc4 <_malloc_r+0xa8>
 8006cec:	4623      	mov	r3, r4
 8006cee:	6864      	ldr	r4, [r4, #4]
 8006cf0:	e7ae      	b.n	8006c50 <_malloc_r+0x34>
 8006cf2:	463c      	mov	r4, r7
 8006cf4:	687f      	ldr	r7, [r7, #4]
 8006cf6:	e7b6      	b.n	8006c66 <_malloc_r+0x4a>
 8006cf8:	461a      	mov	r2, r3
 8006cfa:	685b      	ldr	r3, [r3, #4]
 8006cfc:	42a3      	cmp	r3, r4
 8006cfe:	d1fb      	bne.n	8006cf8 <_malloc_r+0xdc>
 8006d00:	2300      	movs	r3, #0
 8006d02:	6053      	str	r3, [r2, #4]
 8006d04:	e7de      	b.n	8006cc4 <_malloc_r+0xa8>
 8006d06:	230c      	movs	r3, #12
 8006d08:	6033      	str	r3, [r6, #0]
 8006d0a:	4630      	mov	r0, r6
 8006d0c:	f000 f80c 	bl	8006d28 <__malloc_unlock>
 8006d10:	e794      	b.n	8006c3c <_malloc_r+0x20>
 8006d12:	6005      	str	r5, [r0, #0]
 8006d14:	e7d6      	b.n	8006cc4 <_malloc_r+0xa8>
 8006d16:	bf00      	nop
 8006d18:	20025bf0 	.word	0x20025bf0

08006d1c <__malloc_lock>:
 8006d1c:	4801      	ldr	r0, [pc, #4]	@ (8006d24 <__malloc_lock+0x8>)
 8006d1e:	f7ff bf0e 	b.w	8006b3e <__retarget_lock_acquire_recursive>
 8006d22:	bf00      	nop
 8006d24:	20025be8 	.word	0x20025be8

08006d28 <__malloc_unlock>:
 8006d28:	4801      	ldr	r0, [pc, #4]	@ (8006d30 <__malloc_unlock+0x8>)
 8006d2a:	f7ff bf09 	b.w	8006b40 <__retarget_lock_release_recursive>
 8006d2e:	bf00      	nop
 8006d30:	20025be8 	.word	0x20025be8

08006d34 <__sfputc_r>:
 8006d34:	6893      	ldr	r3, [r2, #8]
 8006d36:	3b01      	subs	r3, #1
 8006d38:	2b00      	cmp	r3, #0
 8006d3a:	b410      	push	{r4}
 8006d3c:	6093      	str	r3, [r2, #8]
 8006d3e:	da08      	bge.n	8006d52 <__sfputc_r+0x1e>
 8006d40:	6994      	ldr	r4, [r2, #24]
 8006d42:	42a3      	cmp	r3, r4
 8006d44:	db01      	blt.n	8006d4a <__sfputc_r+0x16>
 8006d46:	290a      	cmp	r1, #10
 8006d48:	d103      	bne.n	8006d52 <__sfputc_r+0x1e>
 8006d4a:	f85d 4b04 	ldr.w	r4, [sp], #4
 8006d4e:	f7ff bde8 	b.w	8006922 <__swbuf_r>
 8006d52:	6813      	ldr	r3, [r2, #0]
 8006d54:	1c58      	adds	r0, r3, #1
 8006d56:	6010      	str	r0, [r2, #0]
 8006d58:	7019      	strb	r1, [r3, #0]
 8006d5a:	4608      	mov	r0, r1
 8006d5c:	f85d 4b04 	ldr.w	r4, [sp], #4
 8006d60:	4770      	bx	lr

08006d62 <__sfputs_r>:
 8006d62:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006d64:	4606      	mov	r6, r0
 8006d66:	460f      	mov	r7, r1
 8006d68:	4614      	mov	r4, r2
 8006d6a:	18d5      	adds	r5, r2, r3
 8006d6c:	42ac      	cmp	r4, r5
 8006d6e:	d101      	bne.n	8006d74 <__sfputs_r+0x12>
 8006d70:	2000      	movs	r0, #0
 8006d72:	e007      	b.n	8006d84 <__sfputs_r+0x22>
 8006d74:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006d78:	463a      	mov	r2, r7
 8006d7a:	4630      	mov	r0, r6
 8006d7c:	f7ff ffda 	bl	8006d34 <__sfputc_r>
 8006d80:	1c43      	adds	r3, r0, #1
 8006d82:	d1f3      	bne.n	8006d6c <__sfputs_r+0xa>
 8006d84:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08006d88 <_vfiprintf_r>:
 8006d88:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006d8c:	460d      	mov	r5, r1
 8006d8e:	b09d      	sub	sp, #116	@ 0x74
 8006d90:	4614      	mov	r4, r2
 8006d92:	4698      	mov	r8, r3
 8006d94:	4606      	mov	r6, r0
 8006d96:	b118      	cbz	r0, 8006da0 <_vfiprintf_r+0x18>
 8006d98:	6a03      	ldr	r3, [r0, #32]
 8006d9a:	b90b      	cbnz	r3, 8006da0 <_vfiprintf_r+0x18>
 8006d9c:	f7ff fd36 	bl	800680c <__sinit>
 8006da0:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8006da2:	07d9      	lsls	r1, r3, #31
 8006da4:	d405      	bmi.n	8006db2 <_vfiprintf_r+0x2a>
 8006da6:	89ab      	ldrh	r3, [r5, #12]
 8006da8:	059a      	lsls	r2, r3, #22
 8006daa:	d402      	bmi.n	8006db2 <_vfiprintf_r+0x2a>
 8006dac:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8006dae:	f7ff fec6 	bl	8006b3e <__retarget_lock_acquire_recursive>
 8006db2:	89ab      	ldrh	r3, [r5, #12]
 8006db4:	071b      	lsls	r3, r3, #28
 8006db6:	d501      	bpl.n	8006dbc <_vfiprintf_r+0x34>
 8006db8:	692b      	ldr	r3, [r5, #16]
 8006dba:	b99b      	cbnz	r3, 8006de4 <_vfiprintf_r+0x5c>
 8006dbc:	4629      	mov	r1, r5
 8006dbe:	4630      	mov	r0, r6
 8006dc0:	f7ff fdee 	bl	80069a0 <__swsetup_r>
 8006dc4:	b170      	cbz	r0, 8006de4 <_vfiprintf_r+0x5c>
 8006dc6:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8006dc8:	07dc      	lsls	r4, r3, #31
 8006dca:	d504      	bpl.n	8006dd6 <_vfiprintf_r+0x4e>
 8006dcc:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8006dd0:	b01d      	add	sp, #116	@ 0x74
 8006dd2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006dd6:	89ab      	ldrh	r3, [r5, #12]
 8006dd8:	0598      	lsls	r0, r3, #22
 8006dda:	d4f7      	bmi.n	8006dcc <_vfiprintf_r+0x44>
 8006ddc:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8006dde:	f7ff feaf 	bl	8006b40 <__retarget_lock_release_recursive>
 8006de2:	e7f3      	b.n	8006dcc <_vfiprintf_r+0x44>
 8006de4:	2300      	movs	r3, #0
 8006de6:	9309      	str	r3, [sp, #36]	@ 0x24
 8006de8:	2320      	movs	r3, #32
 8006dea:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8006dee:	f8cd 800c 	str.w	r8, [sp, #12]
 8006df2:	2330      	movs	r3, #48	@ 0x30
 8006df4:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8006fa4 <_vfiprintf_r+0x21c>
 8006df8:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8006dfc:	f04f 0901 	mov.w	r9, #1
 8006e00:	4623      	mov	r3, r4
 8006e02:	469a      	mov	sl, r3
 8006e04:	f813 2b01 	ldrb.w	r2, [r3], #1
 8006e08:	b10a      	cbz	r2, 8006e0e <_vfiprintf_r+0x86>
 8006e0a:	2a25      	cmp	r2, #37	@ 0x25
 8006e0c:	d1f9      	bne.n	8006e02 <_vfiprintf_r+0x7a>
 8006e0e:	ebba 0b04 	subs.w	fp, sl, r4
 8006e12:	d00b      	beq.n	8006e2c <_vfiprintf_r+0xa4>
 8006e14:	465b      	mov	r3, fp
 8006e16:	4622      	mov	r2, r4
 8006e18:	4629      	mov	r1, r5
 8006e1a:	4630      	mov	r0, r6
 8006e1c:	f7ff ffa1 	bl	8006d62 <__sfputs_r>
 8006e20:	3001      	adds	r0, #1
 8006e22:	f000 80a7 	beq.w	8006f74 <_vfiprintf_r+0x1ec>
 8006e26:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8006e28:	445a      	add	r2, fp
 8006e2a:	9209      	str	r2, [sp, #36]	@ 0x24
 8006e2c:	f89a 3000 	ldrb.w	r3, [sl]
 8006e30:	2b00      	cmp	r3, #0
 8006e32:	f000 809f 	beq.w	8006f74 <_vfiprintf_r+0x1ec>
 8006e36:	2300      	movs	r3, #0
 8006e38:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8006e3c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8006e40:	f10a 0a01 	add.w	sl, sl, #1
 8006e44:	9304      	str	r3, [sp, #16]
 8006e46:	9307      	str	r3, [sp, #28]
 8006e48:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8006e4c:	931a      	str	r3, [sp, #104]	@ 0x68
 8006e4e:	4654      	mov	r4, sl
 8006e50:	2205      	movs	r2, #5
 8006e52:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006e56:	4853      	ldr	r0, [pc, #332]	@ (8006fa4 <_vfiprintf_r+0x21c>)
 8006e58:	f7f9 f9ca 	bl	80001f0 <memchr>
 8006e5c:	9a04      	ldr	r2, [sp, #16]
 8006e5e:	b9d8      	cbnz	r0, 8006e98 <_vfiprintf_r+0x110>
 8006e60:	06d1      	lsls	r1, r2, #27
 8006e62:	bf44      	itt	mi
 8006e64:	2320      	movmi	r3, #32
 8006e66:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8006e6a:	0713      	lsls	r3, r2, #28
 8006e6c:	bf44      	itt	mi
 8006e6e:	232b      	movmi	r3, #43	@ 0x2b
 8006e70:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8006e74:	f89a 3000 	ldrb.w	r3, [sl]
 8006e78:	2b2a      	cmp	r3, #42	@ 0x2a
 8006e7a:	d015      	beq.n	8006ea8 <_vfiprintf_r+0x120>
 8006e7c:	9a07      	ldr	r2, [sp, #28]
 8006e7e:	4654      	mov	r4, sl
 8006e80:	2000      	movs	r0, #0
 8006e82:	f04f 0c0a 	mov.w	ip, #10
 8006e86:	4621      	mov	r1, r4
 8006e88:	f811 3b01 	ldrb.w	r3, [r1], #1
 8006e8c:	3b30      	subs	r3, #48	@ 0x30
 8006e8e:	2b09      	cmp	r3, #9
 8006e90:	d94b      	bls.n	8006f2a <_vfiprintf_r+0x1a2>
 8006e92:	b1b0      	cbz	r0, 8006ec2 <_vfiprintf_r+0x13a>
 8006e94:	9207      	str	r2, [sp, #28]
 8006e96:	e014      	b.n	8006ec2 <_vfiprintf_r+0x13a>
 8006e98:	eba0 0308 	sub.w	r3, r0, r8
 8006e9c:	fa09 f303 	lsl.w	r3, r9, r3
 8006ea0:	4313      	orrs	r3, r2
 8006ea2:	9304      	str	r3, [sp, #16]
 8006ea4:	46a2      	mov	sl, r4
 8006ea6:	e7d2      	b.n	8006e4e <_vfiprintf_r+0xc6>
 8006ea8:	9b03      	ldr	r3, [sp, #12]
 8006eaa:	1d19      	adds	r1, r3, #4
 8006eac:	681b      	ldr	r3, [r3, #0]
 8006eae:	9103      	str	r1, [sp, #12]
 8006eb0:	2b00      	cmp	r3, #0
 8006eb2:	bfbb      	ittet	lt
 8006eb4:	425b      	neglt	r3, r3
 8006eb6:	f042 0202 	orrlt.w	r2, r2, #2
 8006eba:	9307      	strge	r3, [sp, #28]
 8006ebc:	9307      	strlt	r3, [sp, #28]
 8006ebe:	bfb8      	it	lt
 8006ec0:	9204      	strlt	r2, [sp, #16]
 8006ec2:	7823      	ldrb	r3, [r4, #0]
 8006ec4:	2b2e      	cmp	r3, #46	@ 0x2e
 8006ec6:	d10a      	bne.n	8006ede <_vfiprintf_r+0x156>
 8006ec8:	7863      	ldrb	r3, [r4, #1]
 8006eca:	2b2a      	cmp	r3, #42	@ 0x2a
 8006ecc:	d132      	bne.n	8006f34 <_vfiprintf_r+0x1ac>
 8006ece:	9b03      	ldr	r3, [sp, #12]
 8006ed0:	1d1a      	adds	r2, r3, #4
 8006ed2:	681b      	ldr	r3, [r3, #0]
 8006ed4:	9203      	str	r2, [sp, #12]
 8006ed6:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8006eda:	3402      	adds	r4, #2
 8006edc:	9305      	str	r3, [sp, #20]
 8006ede:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8006fb4 <_vfiprintf_r+0x22c>
 8006ee2:	7821      	ldrb	r1, [r4, #0]
 8006ee4:	2203      	movs	r2, #3
 8006ee6:	4650      	mov	r0, sl
 8006ee8:	f7f9 f982 	bl	80001f0 <memchr>
 8006eec:	b138      	cbz	r0, 8006efe <_vfiprintf_r+0x176>
 8006eee:	9b04      	ldr	r3, [sp, #16]
 8006ef0:	eba0 000a 	sub.w	r0, r0, sl
 8006ef4:	2240      	movs	r2, #64	@ 0x40
 8006ef6:	4082      	lsls	r2, r0
 8006ef8:	4313      	orrs	r3, r2
 8006efa:	3401      	adds	r4, #1
 8006efc:	9304      	str	r3, [sp, #16]
 8006efe:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006f02:	4829      	ldr	r0, [pc, #164]	@ (8006fa8 <_vfiprintf_r+0x220>)
 8006f04:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8006f08:	2206      	movs	r2, #6
 8006f0a:	f7f9 f971 	bl	80001f0 <memchr>
 8006f0e:	2800      	cmp	r0, #0
 8006f10:	d03f      	beq.n	8006f92 <_vfiprintf_r+0x20a>
 8006f12:	4b26      	ldr	r3, [pc, #152]	@ (8006fac <_vfiprintf_r+0x224>)
 8006f14:	bb1b      	cbnz	r3, 8006f5e <_vfiprintf_r+0x1d6>
 8006f16:	9b03      	ldr	r3, [sp, #12]
 8006f18:	3307      	adds	r3, #7
 8006f1a:	f023 0307 	bic.w	r3, r3, #7
 8006f1e:	3308      	adds	r3, #8
 8006f20:	9303      	str	r3, [sp, #12]
 8006f22:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006f24:	443b      	add	r3, r7
 8006f26:	9309      	str	r3, [sp, #36]	@ 0x24
 8006f28:	e76a      	b.n	8006e00 <_vfiprintf_r+0x78>
 8006f2a:	fb0c 3202 	mla	r2, ip, r2, r3
 8006f2e:	460c      	mov	r4, r1
 8006f30:	2001      	movs	r0, #1
 8006f32:	e7a8      	b.n	8006e86 <_vfiprintf_r+0xfe>
 8006f34:	2300      	movs	r3, #0
 8006f36:	3401      	adds	r4, #1
 8006f38:	9305      	str	r3, [sp, #20]
 8006f3a:	4619      	mov	r1, r3
 8006f3c:	f04f 0c0a 	mov.w	ip, #10
 8006f40:	4620      	mov	r0, r4
 8006f42:	f810 2b01 	ldrb.w	r2, [r0], #1
 8006f46:	3a30      	subs	r2, #48	@ 0x30
 8006f48:	2a09      	cmp	r2, #9
 8006f4a:	d903      	bls.n	8006f54 <_vfiprintf_r+0x1cc>
 8006f4c:	2b00      	cmp	r3, #0
 8006f4e:	d0c6      	beq.n	8006ede <_vfiprintf_r+0x156>
 8006f50:	9105      	str	r1, [sp, #20]
 8006f52:	e7c4      	b.n	8006ede <_vfiprintf_r+0x156>
 8006f54:	fb0c 2101 	mla	r1, ip, r1, r2
 8006f58:	4604      	mov	r4, r0
 8006f5a:	2301      	movs	r3, #1
 8006f5c:	e7f0      	b.n	8006f40 <_vfiprintf_r+0x1b8>
 8006f5e:	ab03      	add	r3, sp, #12
 8006f60:	9300      	str	r3, [sp, #0]
 8006f62:	462a      	mov	r2, r5
 8006f64:	4b12      	ldr	r3, [pc, #72]	@ (8006fb0 <_vfiprintf_r+0x228>)
 8006f66:	a904      	add	r1, sp, #16
 8006f68:	4630      	mov	r0, r6
 8006f6a:	f3af 8000 	nop.w
 8006f6e:	4607      	mov	r7, r0
 8006f70:	1c78      	adds	r0, r7, #1
 8006f72:	d1d6      	bne.n	8006f22 <_vfiprintf_r+0x19a>
 8006f74:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8006f76:	07d9      	lsls	r1, r3, #31
 8006f78:	d405      	bmi.n	8006f86 <_vfiprintf_r+0x1fe>
 8006f7a:	89ab      	ldrh	r3, [r5, #12]
 8006f7c:	059a      	lsls	r2, r3, #22
 8006f7e:	d402      	bmi.n	8006f86 <_vfiprintf_r+0x1fe>
 8006f80:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8006f82:	f7ff fddd 	bl	8006b40 <__retarget_lock_release_recursive>
 8006f86:	89ab      	ldrh	r3, [r5, #12]
 8006f88:	065b      	lsls	r3, r3, #25
 8006f8a:	f53f af1f 	bmi.w	8006dcc <_vfiprintf_r+0x44>
 8006f8e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8006f90:	e71e      	b.n	8006dd0 <_vfiprintf_r+0x48>
 8006f92:	ab03      	add	r3, sp, #12
 8006f94:	9300      	str	r3, [sp, #0]
 8006f96:	462a      	mov	r2, r5
 8006f98:	4b05      	ldr	r3, [pc, #20]	@ (8006fb0 <_vfiprintf_r+0x228>)
 8006f9a:	a904      	add	r1, sp, #16
 8006f9c:	4630      	mov	r0, r6
 8006f9e:	f000 f879 	bl	8007094 <_printf_i>
 8006fa2:	e7e4      	b.n	8006f6e <_vfiprintf_r+0x1e6>
 8006fa4:	08008798 	.word	0x08008798
 8006fa8:	080087a2 	.word	0x080087a2
 8006fac:	00000000 	.word	0x00000000
 8006fb0:	08006d63 	.word	0x08006d63
 8006fb4:	0800879e 	.word	0x0800879e

08006fb8 <_printf_common>:
 8006fb8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006fbc:	4616      	mov	r6, r2
 8006fbe:	4698      	mov	r8, r3
 8006fc0:	688a      	ldr	r2, [r1, #8]
 8006fc2:	690b      	ldr	r3, [r1, #16]
 8006fc4:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8006fc8:	4293      	cmp	r3, r2
 8006fca:	bfb8      	it	lt
 8006fcc:	4613      	movlt	r3, r2
 8006fce:	6033      	str	r3, [r6, #0]
 8006fd0:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8006fd4:	4607      	mov	r7, r0
 8006fd6:	460c      	mov	r4, r1
 8006fd8:	b10a      	cbz	r2, 8006fde <_printf_common+0x26>
 8006fda:	3301      	adds	r3, #1
 8006fdc:	6033      	str	r3, [r6, #0]
 8006fde:	6823      	ldr	r3, [r4, #0]
 8006fe0:	0699      	lsls	r1, r3, #26
 8006fe2:	bf42      	ittt	mi
 8006fe4:	6833      	ldrmi	r3, [r6, #0]
 8006fe6:	3302      	addmi	r3, #2
 8006fe8:	6033      	strmi	r3, [r6, #0]
 8006fea:	6825      	ldr	r5, [r4, #0]
 8006fec:	f015 0506 	ands.w	r5, r5, #6
 8006ff0:	d106      	bne.n	8007000 <_printf_common+0x48>
 8006ff2:	f104 0a19 	add.w	sl, r4, #25
 8006ff6:	68e3      	ldr	r3, [r4, #12]
 8006ff8:	6832      	ldr	r2, [r6, #0]
 8006ffa:	1a9b      	subs	r3, r3, r2
 8006ffc:	42ab      	cmp	r3, r5
 8006ffe:	dc26      	bgt.n	800704e <_printf_common+0x96>
 8007000:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8007004:	6822      	ldr	r2, [r4, #0]
 8007006:	3b00      	subs	r3, #0
 8007008:	bf18      	it	ne
 800700a:	2301      	movne	r3, #1
 800700c:	0692      	lsls	r2, r2, #26
 800700e:	d42b      	bmi.n	8007068 <_printf_common+0xb0>
 8007010:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8007014:	4641      	mov	r1, r8
 8007016:	4638      	mov	r0, r7
 8007018:	47c8      	blx	r9
 800701a:	3001      	adds	r0, #1
 800701c:	d01e      	beq.n	800705c <_printf_common+0xa4>
 800701e:	6823      	ldr	r3, [r4, #0]
 8007020:	6922      	ldr	r2, [r4, #16]
 8007022:	f003 0306 	and.w	r3, r3, #6
 8007026:	2b04      	cmp	r3, #4
 8007028:	bf02      	ittt	eq
 800702a:	68e5      	ldreq	r5, [r4, #12]
 800702c:	6833      	ldreq	r3, [r6, #0]
 800702e:	1aed      	subeq	r5, r5, r3
 8007030:	68a3      	ldr	r3, [r4, #8]
 8007032:	bf0c      	ite	eq
 8007034:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8007038:	2500      	movne	r5, #0
 800703a:	4293      	cmp	r3, r2
 800703c:	bfc4      	itt	gt
 800703e:	1a9b      	subgt	r3, r3, r2
 8007040:	18ed      	addgt	r5, r5, r3
 8007042:	2600      	movs	r6, #0
 8007044:	341a      	adds	r4, #26
 8007046:	42b5      	cmp	r5, r6
 8007048:	d11a      	bne.n	8007080 <_printf_common+0xc8>
 800704a:	2000      	movs	r0, #0
 800704c:	e008      	b.n	8007060 <_printf_common+0xa8>
 800704e:	2301      	movs	r3, #1
 8007050:	4652      	mov	r2, sl
 8007052:	4641      	mov	r1, r8
 8007054:	4638      	mov	r0, r7
 8007056:	47c8      	blx	r9
 8007058:	3001      	adds	r0, #1
 800705a:	d103      	bne.n	8007064 <_printf_common+0xac>
 800705c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8007060:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007064:	3501      	adds	r5, #1
 8007066:	e7c6      	b.n	8006ff6 <_printf_common+0x3e>
 8007068:	18e1      	adds	r1, r4, r3
 800706a:	1c5a      	adds	r2, r3, #1
 800706c:	2030      	movs	r0, #48	@ 0x30
 800706e:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8007072:	4422      	add	r2, r4
 8007074:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8007078:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800707c:	3302      	adds	r3, #2
 800707e:	e7c7      	b.n	8007010 <_printf_common+0x58>
 8007080:	2301      	movs	r3, #1
 8007082:	4622      	mov	r2, r4
 8007084:	4641      	mov	r1, r8
 8007086:	4638      	mov	r0, r7
 8007088:	47c8      	blx	r9
 800708a:	3001      	adds	r0, #1
 800708c:	d0e6      	beq.n	800705c <_printf_common+0xa4>
 800708e:	3601      	adds	r6, #1
 8007090:	e7d9      	b.n	8007046 <_printf_common+0x8e>
	...

08007094 <_printf_i>:
 8007094:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8007098:	7e0f      	ldrb	r7, [r1, #24]
 800709a:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800709c:	2f78      	cmp	r7, #120	@ 0x78
 800709e:	4691      	mov	r9, r2
 80070a0:	4680      	mov	r8, r0
 80070a2:	460c      	mov	r4, r1
 80070a4:	469a      	mov	sl, r3
 80070a6:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 80070aa:	d807      	bhi.n	80070bc <_printf_i+0x28>
 80070ac:	2f62      	cmp	r7, #98	@ 0x62
 80070ae:	d80a      	bhi.n	80070c6 <_printf_i+0x32>
 80070b0:	2f00      	cmp	r7, #0
 80070b2:	f000 80d2 	beq.w	800725a <_printf_i+0x1c6>
 80070b6:	2f58      	cmp	r7, #88	@ 0x58
 80070b8:	f000 80b9 	beq.w	800722e <_printf_i+0x19a>
 80070bc:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80070c0:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 80070c4:	e03a      	b.n	800713c <_printf_i+0xa8>
 80070c6:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 80070ca:	2b15      	cmp	r3, #21
 80070cc:	d8f6      	bhi.n	80070bc <_printf_i+0x28>
 80070ce:	a101      	add	r1, pc, #4	@ (adr r1, 80070d4 <_printf_i+0x40>)
 80070d0:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80070d4:	0800712d 	.word	0x0800712d
 80070d8:	08007141 	.word	0x08007141
 80070dc:	080070bd 	.word	0x080070bd
 80070e0:	080070bd 	.word	0x080070bd
 80070e4:	080070bd 	.word	0x080070bd
 80070e8:	080070bd 	.word	0x080070bd
 80070ec:	08007141 	.word	0x08007141
 80070f0:	080070bd 	.word	0x080070bd
 80070f4:	080070bd 	.word	0x080070bd
 80070f8:	080070bd 	.word	0x080070bd
 80070fc:	080070bd 	.word	0x080070bd
 8007100:	08007241 	.word	0x08007241
 8007104:	0800716b 	.word	0x0800716b
 8007108:	080071fb 	.word	0x080071fb
 800710c:	080070bd 	.word	0x080070bd
 8007110:	080070bd 	.word	0x080070bd
 8007114:	08007263 	.word	0x08007263
 8007118:	080070bd 	.word	0x080070bd
 800711c:	0800716b 	.word	0x0800716b
 8007120:	080070bd 	.word	0x080070bd
 8007124:	080070bd 	.word	0x080070bd
 8007128:	08007203 	.word	0x08007203
 800712c:	6833      	ldr	r3, [r6, #0]
 800712e:	1d1a      	adds	r2, r3, #4
 8007130:	681b      	ldr	r3, [r3, #0]
 8007132:	6032      	str	r2, [r6, #0]
 8007134:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8007138:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800713c:	2301      	movs	r3, #1
 800713e:	e09d      	b.n	800727c <_printf_i+0x1e8>
 8007140:	6833      	ldr	r3, [r6, #0]
 8007142:	6820      	ldr	r0, [r4, #0]
 8007144:	1d19      	adds	r1, r3, #4
 8007146:	6031      	str	r1, [r6, #0]
 8007148:	0606      	lsls	r6, r0, #24
 800714a:	d501      	bpl.n	8007150 <_printf_i+0xbc>
 800714c:	681d      	ldr	r5, [r3, #0]
 800714e:	e003      	b.n	8007158 <_printf_i+0xc4>
 8007150:	0645      	lsls	r5, r0, #25
 8007152:	d5fb      	bpl.n	800714c <_printf_i+0xb8>
 8007154:	f9b3 5000 	ldrsh.w	r5, [r3]
 8007158:	2d00      	cmp	r5, #0
 800715a:	da03      	bge.n	8007164 <_printf_i+0xd0>
 800715c:	232d      	movs	r3, #45	@ 0x2d
 800715e:	426d      	negs	r5, r5
 8007160:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8007164:	4859      	ldr	r0, [pc, #356]	@ (80072cc <_printf_i+0x238>)
 8007166:	230a      	movs	r3, #10
 8007168:	e011      	b.n	800718e <_printf_i+0xfa>
 800716a:	6821      	ldr	r1, [r4, #0]
 800716c:	6833      	ldr	r3, [r6, #0]
 800716e:	0608      	lsls	r0, r1, #24
 8007170:	f853 5b04 	ldr.w	r5, [r3], #4
 8007174:	d402      	bmi.n	800717c <_printf_i+0xe8>
 8007176:	0649      	lsls	r1, r1, #25
 8007178:	bf48      	it	mi
 800717a:	b2ad      	uxthmi	r5, r5
 800717c:	2f6f      	cmp	r7, #111	@ 0x6f
 800717e:	4853      	ldr	r0, [pc, #332]	@ (80072cc <_printf_i+0x238>)
 8007180:	6033      	str	r3, [r6, #0]
 8007182:	bf14      	ite	ne
 8007184:	230a      	movne	r3, #10
 8007186:	2308      	moveq	r3, #8
 8007188:	2100      	movs	r1, #0
 800718a:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800718e:	6866      	ldr	r6, [r4, #4]
 8007190:	60a6      	str	r6, [r4, #8]
 8007192:	2e00      	cmp	r6, #0
 8007194:	bfa2      	ittt	ge
 8007196:	6821      	ldrge	r1, [r4, #0]
 8007198:	f021 0104 	bicge.w	r1, r1, #4
 800719c:	6021      	strge	r1, [r4, #0]
 800719e:	b90d      	cbnz	r5, 80071a4 <_printf_i+0x110>
 80071a0:	2e00      	cmp	r6, #0
 80071a2:	d04b      	beq.n	800723c <_printf_i+0x1a8>
 80071a4:	4616      	mov	r6, r2
 80071a6:	fbb5 f1f3 	udiv	r1, r5, r3
 80071aa:	fb03 5711 	mls	r7, r3, r1, r5
 80071ae:	5dc7      	ldrb	r7, [r0, r7]
 80071b0:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80071b4:	462f      	mov	r7, r5
 80071b6:	42bb      	cmp	r3, r7
 80071b8:	460d      	mov	r5, r1
 80071ba:	d9f4      	bls.n	80071a6 <_printf_i+0x112>
 80071bc:	2b08      	cmp	r3, #8
 80071be:	d10b      	bne.n	80071d8 <_printf_i+0x144>
 80071c0:	6823      	ldr	r3, [r4, #0]
 80071c2:	07df      	lsls	r7, r3, #31
 80071c4:	d508      	bpl.n	80071d8 <_printf_i+0x144>
 80071c6:	6923      	ldr	r3, [r4, #16]
 80071c8:	6861      	ldr	r1, [r4, #4]
 80071ca:	4299      	cmp	r1, r3
 80071cc:	bfde      	ittt	le
 80071ce:	2330      	movle	r3, #48	@ 0x30
 80071d0:	f806 3c01 	strble.w	r3, [r6, #-1]
 80071d4:	f106 36ff 	addle.w	r6, r6, #4294967295	@ 0xffffffff
 80071d8:	1b92      	subs	r2, r2, r6
 80071da:	6122      	str	r2, [r4, #16]
 80071dc:	f8cd a000 	str.w	sl, [sp]
 80071e0:	464b      	mov	r3, r9
 80071e2:	aa03      	add	r2, sp, #12
 80071e4:	4621      	mov	r1, r4
 80071e6:	4640      	mov	r0, r8
 80071e8:	f7ff fee6 	bl	8006fb8 <_printf_common>
 80071ec:	3001      	adds	r0, #1
 80071ee:	d14a      	bne.n	8007286 <_printf_i+0x1f2>
 80071f0:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80071f4:	b004      	add	sp, #16
 80071f6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80071fa:	6823      	ldr	r3, [r4, #0]
 80071fc:	f043 0320 	orr.w	r3, r3, #32
 8007200:	6023      	str	r3, [r4, #0]
 8007202:	4833      	ldr	r0, [pc, #204]	@ (80072d0 <_printf_i+0x23c>)
 8007204:	2778      	movs	r7, #120	@ 0x78
 8007206:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800720a:	6823      	ldr	r3, [r4, #0]
 800720c:	6831      	ldr	r1, [r6, #0]
 800720e:	061f      	lsls	r7, r3, #24
 8007210:	f851 5b04 	ldr.w	r5, [r1], #4
 8007214:	d402      	bmi.n	800721c <_printf_i+0x188>
 8007216:	065f      	lsls	r7, r3, #25
 8007218:	bf48      	it	mi
 800721a:	b2ad      	uxthmi	r5, r5
 800721c:	6031      	str	r1, [r6, #0]
 800721e:	07d9      	lsls	r1, r3, #31
 8007220:	bf44      	itt	mi
 8007222:	f043 0320 	orrmi.w	r3, r3, #32
 8007226:	6023      	strmi	r3, [r4, #0]
 8007228:	b11d      	cbz	r5, 8007232 <_printf_i+0x19e>
 800722a:	2310      	movs	r3, #16
 800722c:	e7ac      	b.n	8007188 <_printf_i+0xf4>
 800722e:	4827      	ldr	r0, [pc, #156]	@ (80072cc <_printf_i+0x238>)
 8007230:	e7e9      	b.n	8007206 <_printf_i+0x172>
 8007232:	6823      	ldr	r3, [r4, #0]
 8007234:	f023 0320 	bic.w	r3, r3, #32
 8007238:	6023      	str	r3, [r4, #0]
 800723a:	e7f6      	b.n	800722a <_printf_i+0x196>
 800723c:	4616      	mov	r6, r2
 800723e:	e7bd      	b.n	80071bc <_printf_i+0x128>
 8007240:	6833      	ldr	r3, [r6, #0]
 8007242:	6825      	ldr	r5, [r4, #0]
 8007244:	6961      	ldr	r1, [r4, #20]
 8007246:	1d18      	adds	r0, r3, #4
 8007248:	6030      	str	r0, [r6, #0]
 800724a:	062e      	lsls	r6, r5, #24
 800724c:	681b      	ldr	r3, [r3, #0]
 800724e:	d501      	bpl.n	8007254 <_printf_i+0x1c0>
 8007250:	6019      	str	r1, [r3, #0]
 8007252:	e002      	b.n	800725a <_printf_i+0x1c6>
 8007254:	0668      	lsls	r0, r5, #25
 8007256:	d5fb      	bpl.n	8007250 <_printf_i+0x1bc>
 8007258:	8019      	strh	r1, [r3, #0]
 800725a:	2300      	movs	r3, #0
 800725c:	6123      	str	r3, [r4, #16]
 800725e:	4616      	mov	r6, r2
 8007260:	e7bc      	b.n	80071dc <_printf_i+0x148>
 8007262:	6833      	ldr	r3, [r6, #0]
 8007264:	1d1a      	adds	r2, r3, #4
 8007266:	6032      	str	r2, [r6, #0]
 8007268:	681e      	ldr	r6, [r3, #0]
 800726a:	6862      	ldr	r2, [r4, #4]
 800726c:	2100      	movs	r1, #0
 800726e:	4630      	mov	r0, r6
 8007270:	f7f8 ffbe 	bl	80001f0 <memchr>
 8007274:	b108      	cbz	r0, 800727a <_printf_i+0x1e6>
 8007276:	1b80      	subs	r0, r0, r6
 8007278:	6060      	str	r0, [r4, #4]
 800727a:	6863      	ldr	r3, [r4, #4]
 800727c:	6123      	str	r3, [r4, #16]
 800727e:	2300      	movs	r3, #0
 8007280:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8007284:	e7aa      	b.n	80071dc <_printf_i+0x148>
 8007286:	6923      	ldr	r3, [r4, #16]
 8007288:	4632      	mov	r2, r6
 800728a:	4649      	mov	r1, r9
 800728c:	4640      	mov	r0, r8
 800728e:	47d0      	blx	sl
 8007290:	3001      	adds	r0, #1
 8007292:	d0ad      	beq.n	80071f0 <_printf_i+0x15c>
 8007294:	6823      	ldr	r3, [r4, #0]
 8007296:	079b      	lsls	r3, r3, #30
 8007298:	d413      	bmi.n	80072c2 <_printf_i+0x22e>
 800729a:	68e0      	ldr	r0, [r4, #12]
 800729c:	9b03      	ldr	r3, [sp, #12]
 800729e:	4298      	cmp	r0, r3
 80072a0:	bfb8      	it	lt
 80072a2:	4618      	movlt	r0, r3
 80072a4:	e7a6      	b.n	80071f4 <_printf_i+0x160>
 80072a6:	2301      	movs	r3, #1
 80072a8:	4632      	mov	r2, r6
 80072aa:	4649      	mov	r1, r9
 80072ac:	4640      	mov	r0, r8
 80072ae:	47d0      	blx	sl
 80072b0:	3001      	adds	r0, #1
 80072b2:	d09d      	beq.n	80071f0 <_printf_i+0x15c>
 80072b4:	3501      	adds	r5, #1
 80072b6:	68e3      	ldr	r3, [r4, #12]
 80072b8:	9903      	ldr	r1, [sp, #12]
 80072ba:	1a5b      	subs	r3, r3, r1
 80072bc:	42ab      	cmp	r3, r5
 80072be:	dcf2      	bgt.n	80072a6 <_printf_i+0x212>
 80072c0:	e7eb      	b.n	800729a <_printf_i+0x206>
 80072c2:	2500      	movs	r5, #0
 80072c4:	f104 0619 	add.w	r6, r4, #25
 80072c8:	e7f5      	b.n	80072b6 <_printf_i+0x222>
 80072ca:	bf00      	nop
 80072cc:	080087a9 	.word	0x080087a9
 80072d0:	080087ba 	.word	0x080087ba

080072d4 <__sflush_r>:
 80072d4:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80072d8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80072dc:	0716      	lsls	r6, r2, #28
 80072de:	4605      	mov	r5, r0
 80072e0:	460c      	mov	r4, r1
 80072e2:	d454      	bmi.n	800738e <__sflush_r+0xba>
 80072e4:	684b      	ldr	r3, [r1, #4]
 80072e6:	2b00      	cmp	r3, #0
 80072e8:	dc02      	bgt.n	80072f0 <__sflush_r+0x1c>
 80072ea:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 80072ec:	2b00      	cmp	r3, #0
 80072ee:	dd48      	ble.n	8007382 <__sflush_r+0xae>
 80072f0:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80072f2:	2e00      	cmp	r6, #0
 80072f4:	d045      	beq.n	8007382 <__sflush_r+0xae>
 80072f6:	2300      	movs	r3, #0
 80072f8:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 80072fc:	682f      	ldr	r7, [r5, #0]
 80072fe:	6a21      	ldr	r1, [r4, #32]
 8007300:	602b      	str	r3, [r5, #0]
 8007302:	d030      	beq.n	8007366 <__sflush_r+0x92>
 8007304:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8007306:	89a3      	ldrh	r3, [r4, #12]
 8007308:	0759      	lsls	r1, r3, #29
 800730a:	d505      	bpl.n	8007318 <__sflush_r+0x44>
 800730c:	6863      	ldr	r3, [r4, #4]
 800730e:	1ad2      	subs	r2, r2, r3
 8007310:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8007312:	b10b      	cbz	r3, 8007318 <__sflush_r+0x44>
 8007314:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8007316:	1ad2      	subs	r2, r2, r3
 8007318:	2300      	movs	r3, #0
 800731a:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800731c:	6a21      	ldr	r1, [r4, #32]
 800731e:	4628      	mov	r0, r5
 8007320:	47b0      	blx	r6
 8007322:	1c43      	adds	r3, r0, #1
 8007324:	89a3      	ldrh	r3, [r4, #12]
 8007326:	d106      	bne.n	8007336 <__sflush_r+0x62>
 8007328:	6829      	ldr	r1, [r5, #0]
 800732a:	291d      	cmp	r1, #29
 800732c:	d82b      	bhi.n	8007386 <__sflush_r+0xb2>
 800732e:	4a2a      	ldr	r2, [pc, #168]	@ (80073d8 <__sflush_r+0x104>)
 8007330:	410a      	asrs	r2, r1
 8007332:	07d6      	lsls	r6, r2, #31
 8007334:	d427      	bmi.n	8007386 <__sflush_r+0xb2>
 8007336:	2200      	movs	r2, #0
 8007338:	6062      	str	r2, [r4, #4]
 800733a:	04d9      	lsls	r1, r3, #19
 800733c:	6922      	ldr	r2, [r4, #16]
 800733e:	6022      	str	r2, [r4, #0]
 8007340:	d504      	bpl.n	800734c <__sflush_r+0x78>
 8007342:	1c42      	adds	r2, r0, #1
 8007344:	d101      	bne.n	800734a <__sflush_r+0x76>
 8007346:	682b      	ldr	r3, [r5, #0]
 8007348:	b903      	cbnz	r3, 800734c <__sflush_r+0x78>
 800734a:	6560      	str	r0, [r4, #84]	@ 0x54
 800734c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800734e:	602f      	str	r7, [r5, #0]
 8007350:	b1b9      	cbz	r1, 8007382 <__sflush_r+0xae>
 8007352:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8007356:	4299      	cmp	r1, r3
 8007358:	d002      	beq.n	8007360 <__sflush_r+0x8c>
 800735a:	4628      	mov	r0, r5
 800735c:	f7ff fbf2 	bl	8006b44 <_free_r>
 8007360:	2300      	movs	r3, #0
 8007362:	6363      	str	r3, [r4, #52]	@ 0x34
 8007364:	e00d      	b.n	8007382 <__sflush_r+0xae>
 8007366:	2301      	movs	r3, #1
 8007368:	4628      	mov	r0, r5
 800736a:	47b0      	blx	r6
 800736c:	4602      	mov	r2, r0
 800736e:	1c50      	adds	r0, r2, #1
 8007370:	d1c9      	bne.n	8007306 <__sflush_r+0x32>
 8007372:	682b      	ldr	r3, [r5, #0]
 8007374:	2b00      	cmp	r3, #0
 8007376:	d0c6      	beq.n	8007306 <__sflush_r+0x32>
 8007378:	2b1d      	cmp	r3, #29
 800737a:	d001      	beq.n	8007380 <__sflush_r+0xac>
 800737c:	2b16      	cmp	r3, #22
 800737e:	d11e      	bne.n	80073be <__sflush_r+0xea>
 8007380:	602f      	str	r7, [r5, #0]
 8007382:	2000      	movs	r0, #0
 8007384:	e022      	b.n	80073cc <__sflush_r+0xf8>
 8007386:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800738a:	b21b      	sxth	r3, r3
 800738c:	e01b      	b.n	80073c6 <__sflush_r+0xf2>
 800738e:	690f      	ldr	r7, [r1, #16]
 8007390:	2f00      	cmp	r7, #0
 8007392:	d0f6      	beq.n	8007382 <__sflush_r+0xae>
 8007394:	0793      	lsls	r3, r2, #30
 8007396:	680e      	ldr	r6, [r1, #0]
 8007398:	bf08      	it	eq
 800739a:	694b      	ldreq	r3, [r1, #20]
 800739c:	600f      	str	r7, [r1, #0]
 800739e:	bf18      	it	ne
 80073a0:	2300      	movne	r3, #0
 80073a2:	eba6 0807 	sub.w	r8, r6, r7
 80073a6:	608b      	str	r3, [r1, #8]
 80073a8:	f1b8 0f00 	cmp.w	r8, #0
 80073ac:	dde9      	ble.n	8007382 <__sflush_r+0xae>
 80073ae:	6a21      	ldr	r1, [r4, #32]
 80073b0:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 80073b2:	4643      	mov	r3, r8
 80073b4:	463a      	mov	r2, r7
 80073b6:	4628      	mov	r0, r5
 80073b8:	47b0      	blx	r6
 80073ba:	2800      	cmp	r0, #0
 80073bc:	dc08      	bgt.n	80073d0 <__sflush_r+0xfc>
 80073be:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80073c2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80073c6:	81a3      	strh	r3, [r4, #12]
 80073c8:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80073cc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80073d0:	4407      	add	r7, r0
 80073d2:	eba8 0800 	sub.w	r8, r8, r0
 80073d6:	e7e7      	b.n	80073a8 <__sflush_r+0xd4>
 80073d8:	dfbffffe 	.word	0xdfbffffe

080073dc <_fflush_r>:
 80073dc:	b538      	push	{r3, r4, r5, lr}
 80073de:	690b      	ldr	r3, [r1, #16]
 80073e0:	4605      	mov	r5, r0
 80073e2:	460c      	mov	r4, r1
 80073e4:	b913      	cbnz	r3, 80073ec <_fflush_r+0x10>
 80073e6:	2500      	movs	r5, #0
 80073e8:	4628      	mov	r0, r5
 80073ea:	bd38      	pop	{r3, r4, r5, pc}
 80073ec:	b118      	cbz	r0, 80073f6 <_fflush_r+0x1a>
 80073ee:	6a03      	ldr	r3, [r0, #32]
 80073f0:	b90b      	cbnz	r3, 80073f6 <_fflush_r+0x1a>
 80073f2:	f7ff fa0b 	bl	800680c <__sinit>
 80073f6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80073fa:	2b00      	cmp	r3, #0
 80073fc:	d0f3      	beq.n	80073e6 <_fflush_r+0xa>
 80073fe:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8007400:	07d0      	lsls	r0, r2, #31
 8007402:	d404      	bmi.n	800740e <_fflush_r+0x32>
 8007404:	0599      	lsls	r1, r3, #22
 8007406:	d402      	bmi.n	800740e <_fflush_r+0x32>
 8007408:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800740a:	f7ff fb98 	bl	8006b3e <__retarget_lock_acquire_recursive>
 800740e:	4628      	mov	r0, r5
 8007410:	4621      	mov	r1, r4
 8007412:	f7ff ff5f 	bl	80072d4 <__sflush_r>
 8007416:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8007418:	07da      	lsls	r2, r3, #31
 800741a:	4605      	mov	r5, r0
 800741c:	d4e4      	bmi.n	80073e8 <_fflush_r+0xc>
 800741e:	89a3      	ldrh	r3, [r4, #12]
 8007420:	059b      	lsls	r3, r3, #22
 8007422:	d4e1      	bmi.n	80073e8 <_fflush_r+0xc>
 8007424:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8007426:	f7ff fb8b 	bl	8006b40 <__retarget_lock_release_recursive>
 800742a:	e7dd      	b.n	80073e8 <_fflush_r+0xc>

0800742c <__swhatbuf_r>:
 800742c:	b570      	push	{r4, r5, r6, lr}
 800742e:	460c      	mov	r4, r1
 8007430:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007434:	2900      	cmp	r1, #0
 8007436:	b096      	sub	sp, #88	@ 0x58
 8007438:	4615      	mov	r5, r2
 800743a:	461e      	mov	r6, r3
 800743c:	da0d      	bge.n	800745a <__swhatbuf_r+0x2e>
 800743e:	89a3      	ldrh	r3, [r4, #12]
 8007440:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8007444:	f04f 0100 	mov.w	r1, #0
 8007448:	bf14      	ite	ne
 800744a:	2340      	movne	r3, #64	@ 0x40
 800744c:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8007450:	2000      	movs	r0, #0
 8007452:	6031      	str	r1, [r6, #0]
 8007454:	602b      	str	r3, [r5, #0]
 8007456:	b016      	add	sp, #88	@ 0x58
 8007458:	bd70      	pop	{r4, r5, r6, pc}
 800745a:	466a      	mov	r2, sp
 800745c:	f000 f848 	bl	80074f0 <_fstat_r>
 8007460:	2800      	cmp	r0, #0
 8007462:	dbec      	blt.n	800743e <__swhatbuf_r+0x12>
 8007464:	9901      	ldr	r1, [sp, #4]
 8007466:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800746a:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800746e:	4259      	negs	r1, r3
 8007470:	4159      	adcs	r1, r3
 8007472:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8007476:	e7eb      	b.n	8007450 <__swhatbuf_r+0x24>

08007478 <__smakebuf_r>:
 8007478:	898b      	ldrh	r3, [r1, #12]
 800747a:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800747c:	079d      	lsls	r5, r3, #30
 800747e:	4606      	mov	r6, r0
 8007480:	460c      	mov	r4, r1
 8007482:	d507      	bpl.n	8007494 <__smakebuf_r+0x1c>
 8007484:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8007488:	6023      	str	r3, [r4, #0]
 800748a:	6123      	str	r3, [r4, #16]
 800748c:	2301      	movs	r3, #1
 800748e:	6163      	str	r3, [r4, #20]
 8007490:	b003      	add	sp, #12
 8007492:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007494:	ab01      	add	r3, sp, #4
 8007496:	466a      	mov	r2, sp
 8007498:	f7ff ffc8 	bl	800742c <__swhatbuf_r>
 800749c:	9f00      	ldr	r7, [sp, #0]
 800749e:	4605      	mov	r5, r0
 80074a0:	4639      	mov	r1, r7
 80074a2:	4630      	mov	r0, r6
 80074a4:	f7ff fbba 	bl	8006c1c <_malloc_r>
 80074a8:	b948      	cbnz	r0, 80074be <__smakebuf_r+0x46>
 80074aa:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80074ae:	059a      	lsls	r2, r3, #22
 80074b0:	d4ee      	bmi.n	8007490 <__smakebuf_r+0x18>
 80074b2:	f023 0303 	bic.w	r3, r3, #3
 80074b6:	f043 0302 	orr.w	r3, r3, #2
 80074ba:	81a3      	strh	r3, [r4, #12]
 80074bc:	e7e2      	b.n	8007484 <__smakebuf_r+0xc>
 80074be:	89a3      	ldrh	r3, [r4, #12]
 80074c0:	6020      	str	r0, [r4, #0]
 80074c2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80074c6:	81a3      	strh	r3, [r4, #12]
 80074c8:	9b01      	ldr	r3, [sp, #4]
 80074ca:	e9c4 0704 	strd	r0, r7, [r4, #16]
 80074ce:	b15b      	cbz	r3, 80074e8 <__smakebuf_r+0x70>
 80074d0:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80074d4:	4630      	mov	r0, r6
 80074d6:	f000 f81d 	bl	8007514 <_isatty_r>
 80074da:	b128      	cbz	r0, 80074e8 <__smakebuf_r+0x70>
 80074dc:	89a3      	ldrh	r3, [r4, #12]
 80074de:	f023 0303 	bic.w	r3, r3, #3
 80074e2:	f043 0301 	orr.w	r3, r3, #1
 80074e6:	81a3      	strh	r3, [r4, #12]
 80074e8:	89a3      	ldrh	r3, [r4, #12]
 80074ea:	431d      	orrs	r5, r3
 80074ec:	81a5      	strh	r5, [r4, #12]
 80074ee:	e7cf      	b.n	8007490 <__smakebuf_r+0x18>

080074f0 <_fstat_r>:
 80074f0:	b538      	push	{r3, r4, r5, lr}
 80074f2:	4d07      	ldr	r5, [pc, #28]	@ (8007510 <_fstat_r+0x20>)
 80074f4:	2300      	movs	r3, #0
 80074f6:	4604      	mov	r4, r0
 80074f8:	4608      	mov	r0, r1
 80074fa:	4611      	mov	r1, r2
 80074fc:	602b      	str	r3, [r5, #0]
 80074fe:	f7fb fbe1 	bl	8002cc4 <_fstat>
 8007502:	1c43      	adds	r3, r0, #1
 8007504:	d102      	bne.n	800750c <_fstat_r+0x1c>
 8007506:	682b      	ldr	r3, [r5, #0]
 8007508:	b103      	cbz	r3, 800750c <_fstat_r+0x1c>
 800750a:	6023      	str	r3, [r4, #0]
 800750c:	bd38      	pop	{r3, r4, r5, pc}
 800750e:	bf00      	nop
 8007510:	20025be4 	.word	0x20025be4

08007514 <_isatty_r>:
 8007514:	b538      	push	{r3, r4, r5, lr}
 8007516:	4d06      	ldr	r5, [pc, #24]	@ (8007530 <_isatty_r+0x1c>)
 8007518:	2300      	movs	r3, #0
 800751a:	4604      	mov	r4, r0
 800751c:	4608      	mov	r0, r1
 800751e:	602b      	str	r3, [r5, #0]
 8007520:	f7fb fbe0 	bl	8002ce4 <_isatty>
 8007524:	1c43      	adds	r3, r0, #1
 8007526:	d102      	bne.n	800752e <_isatty_r+0x1a>
 8007528:	682b      	ldr	r3, [r5, #0]
 800752a:	b103      	cbz	r3, 800752e <_isatty_r+0x1a>
 800752c:	6023      	str	r3, [r4, #0]
 800752e:	bd38      	pop	{r3, r4, r5, pc}
 8007530:	20025be4 	.word	0x20025be4

08007534 <_sbrk_r>:
 8007534:	b538      	push	{r3, r4, r5, lr}
 8007536:	4d06      	ldr	r5, [pc, #24]	@ (8007550 <_sbrk_r+0x1c>)
 8007538:	2300      	movs	r3, #0
 800753a:	4604      	mov	r4, r0
 800753c:	4608      	mov	r0, r1
 800753e:	602b      	str	r3, [r5, #0]
 8007540:	f7fb fbe8 	bl	8002d14 <_sbrk>
 8007544:	1c43      	adds	r3, r0, #1
 8007546:	d102      	bne.n	800754e <_sbrk_r+0x1a>
 8007548:	682b      	ldr	r3, [r5, #0]
 800754a:	b103      	cbz	r3, 800754e <_sbrk_r+0x1a>
 800754c:	6023      	str	r3, [r4, #0]
 800754e:	bd38      	pop	{r3, r4, r5, pc}
 8007550:	20025be4 	.word	0x20025be4

08007554 <_init>:
 8007554:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007556:	bf00      	nop
 8007558:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800755a:	bc08      	pop	{r3}
 800755c:	469e      	mov	lr, r3
 800755e:	4770      	bx	lr

08007560 <_fini>:
 8007560:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007562:	bf00      	nop
 8007564:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007566:	bc08      	pop	{r3}
 8007568:	469e      	mov	lr, r3
 800756a:	4770      	bx	lr
