|ula
zeroFlag <= Equal0.DB_MAX_OUTPUT_PORT_TYPE
out[0] <= out[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4]$latch.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out[5]$latch.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out[6]$latch.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out[7]$latch.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out[8]$latch.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out[9]$latch.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out[10]$latch.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out[11]$latch.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out[12]$latch.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out[13]$latch.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out[14]$latch.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out[15]$latch.DB_MAX_OUTPUT_PORT_TYPE
out[16] <= out[16]$latch.DB_MAX_OUTPUT_PORT_TYPE
out[17] <= out[17]$latch.DB_MAX_OUTPUT_PORT_TYPE
out[18] <= out[18]$latch.DB_MAX_OUTPUT_PORT_TYPE
out[19] <= out[19]$latch.DB_MAX_OUTPUT_PORT_TYPE
out[20] <= out[20]$latch.DB_MAX_OUTPUT_PORT_TYPE
out[21] <= out[21]$latch.DB_MAX_OUTPUT_PORT_TYPE
out[22] <= out[22]$latch.DB_MAX_OUTPUT_PORT_TYPE
out[23] <= out[23]$latch.DB_MAX_OUTPUT_PORT_TYPE
out[24] <= out[24]$latch.DB_MAX_OUTPUT_PORT_TYPE
out[25] <= out[25]$latch.DB_MAX_OUTPUT_PORT_TYPE
out[26] <= out[26]$latch.DB_MAX_OUTPUT_PORT_TYPE
out[27] <= out[27]$latch.DB_MAX_OUTPUT_PORT_TYPE
out[28] <= out[28]$latch.DB_MAX_OUTPUT_PORT_TYPE
out[29] <= out[29]$latch.DB_MAX_OUTPUT_PORT_TYPE
out[30] <= out[30]$latch.DB_MAX_OUTPUT_PORT_TYPE
out[31] <= out[31]$latch.DB_MAX_OUTPUT_PORT_TYPE
reg1[0] => Add0.IN32
reg1[0] => Add1.IN64
reg1[0] => out.IN0
reg1[0] => out.IN0
reg1[0] => LessThan0.IN32
reg1[1] => Add0.IN31
reg1[1] => Add1.IN63
reg1[1] => out.IN0
reg1[1] => out.IN0
reg1[1] => LessThan0.IN31
reg1[2] => Add0.IN30
reg1[2] => Add1.IN62
reg1[2] => out.IN0
reg1[2] => out.IN0
reg1[2] => LessThan0.IN30
reg1[3] => Add0.IN29
reg1[3] => Add1.IN61
reg1[3] => out.IN0
reg1[3] => out.IN0
reg1[3] => LessThan0.IN29
reg1[4] => Add0.IN28
reg1[4] => Add1.IN60
reg1[4] => out.IN0
reg1[4] => out.IN0
reg1[4] => LessThan0.IN28
reg1[5] => Add0.IN27
reg1[5] => Add1.IN59
reg1[5] => out.IN0
reg1[5] => out.IN0
reg1[5] => LessThan0.IN27
reg1[6] => Add0.IN26
reg1[6] => Add1.IN58
reg1[6] => out.IN0
reg1[6] => out.IN0
reg1[6] => LessThan0.IN26
reg1[7] => Add0.IN25
reg1[7] => Add1.IN57
reg1[7] => out.IN0
reg1[7] => out.IN0
reg1[7] => LessThan0.IN25
reg1[8] => Add0.IN24
reg1[8] => Add1.IN56
reg1[8] => out.IN0
reg1[8] => out.IN0
reg1[8] => LessThan0.IN24
reg1[9] => Add0.IN23
reg1[9] => Add1.IN55
reg1[9] => out.IN0
reg1[9] => out.IN0
reg1[9] => LessThan0.IN23
reg1[10] => Add0.IN22
reg1[10] => Add1.IN54
reg1[10] => out.IN0
reg1[10] => out.IN0
reg1[10] => LessThan0.IN22
reg1[11] => Add0.IN21
reg1[11] => Add1.IN53
reg1[11] => out.IN0
reg1[11] => out.IN0
reg1[11] => LessThan0.IN21
reg1[12] => Add0.IN20
reg1[12] => Add1.IN52
reg1[12] => out.IN0
reg1[12] => out.IN0
reg1[12] => LessThan0.IN20
reg1[13] => Add0.IN19
reg1[13] => Add1.IN51
reg1[13] => out.IN0
reg1[13] => out.IN0
reg1[13] => LessThan0.IN19
reg1[14] => Add0.IN18
reg1[14] => Add1.IN50
reg1[14] => out.IN0
reg1[14] => out.IN0
reg1[14] => LessThan0.IN18
reg1[15] => Add0.IN17
reg1[15] => Add1.IN49
reg1[15] => out.IN0
reg1[15] => out.IN0
reg1[15] => LessThan0.IN17
reg1[16] => Add0.IN16
reg1[16] => Add1.IN48
reg1[16] => out.IN0
reg1[16] => out.IN0
reg1[16] => LessThan0.IN16
reg1[17] => Add0.IN15
reg1[17] => Add1.IN47
reg1[17] => out.IN0
reg1[17] => out.IN0
reg1[17] => LessThan0.IN15
reg1[18] => Add0.IN14
reg1[18] => Add1.IN46
reg1[18] => out.IN0
reg1[18] => out.IN0
reg1[18] => LessThan0.IN14
reg1[19] => Add0.IN13
reg1[19] => Add1.IN45
reg1[19] => out.IN0
reg1[19] => out.IN0
reg1[19] => LessThan0.IN13
reg1[20] => Add0.IN12
reg1[20] => Add1.IN44
reg1[20] => out.IN0
reg1[20] => out.IN0
reg1[20] => LessThan0.IN12
reg1[21] => Add0.IN11
reg1[21] => Add1.IN43
reg1[21] => out.IN0
reg1[21] => out.IN0
reg1[21] => LessThan0.IN11
reg1[22] => Add0.IN10
reg1[22] => Add1.IN42
reg1[22] => out.IN0
reg1[22] => out.IN0
reg1[22] => LessThan0.IN10
reg1[23] => Add0.IN9
reg1[23] => Add1.IN41
reg1[23] => out.IN0
reg1[23] => out.IN0
reg1[23] => LessThan0.IN9
reg1[24] => Add0.IN8
reg1[24] => Add1.IN40
reg1[24] => out.IN0
reg1[24] => out.IN0
reg1[24] => LessThan0.IN8
reg1[25] => Add0.IN7
reg1[25] => Add1.IN39
reg1[25] => out.IN0
reg1[25] => out.IN0
reg1[25] => LessThan0.IN7
reg1[26] => Add0.IN6
reg1[26] => Add1.IN38
reg1[26] => out.IN0
reg1[26] => out.IN0
reg1[26] => LessThan0.IN6
reg1[27] => Add0.IN5
reg1[27] => Add1.IN37
reg1[27] => out.IN0
reg1[27] => out.IN0
reg1[27] => LessThan0.IN5
reg1[28] => Add0.IN4
reg1[28] => Add1.IN36
reg1[28] => out.IN0
reg1[28] => out.IN0
reg1[28] => LessThan0.IN4
reg1[29] => Add0.IN3
reg1[29] => Add1.IN35
reg1[29] => out.IN0
reg1[29] => out.IN0
reg1[29] => LessThan0.IN3
reg1[30] => Add0.IN2
reg1[30] => Add1.IN34
reg1[30] => out.IN0
reg1[30] => out.IN0
reg1[30] => LessThan0.IN2
reg1[31] => Add0.IN1
reg1[31] => Add1.IN33
reg1[31] => out.IN0
reg1[31] => out.IN0
reg1[31] => LessThan0.IN1
reg2[0] => Add0.IN64
reg2[0] => out.IN1
reg2[0] => out.IN1
reg2[0] => ShiftLeft0.IN32
reg2[0] => ShiftRight0.IN32
reg2[0] => LessThan0.IN64
reg2[0] => Add1.IN32
reg2[1] => Add0.IN63
reg2[1] => out.IN1
reg2[1] => out.IN1
reg2[1] => ShiftLeft0.IN31
reg2[1] => ShiftRight0.IN31
reg2[1] => LessThan0.IN63
reg2[1] => Add1.IN31
reg2[2] => Add0.IN62
reg2[2] => out.IN1
reg2[2] => out.IN1
reg2[2] => ShiftLeft0.IN30
reg2[2] => ShiftRight0.IN30
reg2[2] => LessThan0.IN62
reg2[2] => Add1.IN30
reg2[3] => Add0.IN61
reg2[3] => out.IN1
reg2[3] => out.IN1
reg2[3] => ShiftLeft0.IN29
reg2[3] => ShiftRight0.IN29
reg2[3] => LessThan0.IN61
reg2[3] => Add1.IN29
reg2[4] => Add0.IN60
reg2[4] => out.IN1
reg2[4] => out.IN1
reg2[4] => ShiftLeft0.IN28
reg2[4] => ShiftRight0.IN28
reg2[4] => LessThan0.IN60
reg2[4] => Add1.IN28
reg2[5] => Add0.IN59
reg2[5] => out.IN1
reg2[5] => out.IN1
reg2[5] => ShiftLeft0.IN27
reg2[5] => ShiftRight0.IN27
reg2[5] => LessThan0.IN59
reg2[5] => Add1.IN27
reg2[6] => Add0.IN58
reg2[6] => out.IN1
reg2[6] => out.IN1
reg2[6] => ShiftLeft0.IN26
reg2[6] => ShiftRight0.IN26
reg2[6] => LessThan0.IN58
reg2[6] => Add1.IN26
reg2[7] => Add0.IN57
reg2[7] => out.IN1
reg2[7] => out.IN1
reg2[7] => ShiftLeft0.IN25
reg2[7] => ShiftRight0.IN25
reg2[7] => LessThan0.IN57
reg2[7] => Add1.IN25
reg2[8] => Add0.IN56
reg2[8] => out.IN1
reg2[8] => out.IN1
reg2[8] => ShiftLeft0.IN24
reg2[8] => ShiftRight0.IN24
reg2[8] => LessThan0.IN56
reg2[8] => Add1.IN24
reg2[9] => Add0.IN55
reg2[9] => out.IN1
reg2[9] => out.IN1
reg2[9] => ShiftLeft0.IN23
reg2[9] => ShiftRight0.IN23
reg2[9] => LessThan0.IN55
reg2[9] => Add1.IN23
reg2[10] => Add0.IN54
reg2[10] => out.IN1
reg2[10] => out.IN1
reg2[10] => ShiftLeft0.IN22
reg2[10] => ShiftRight0.IN22
reg2[10] => LessThan0.IN54
reg2[10] => Add1.IN22
reg2[11] => Add0.IN53
reg2[11] => out.IN1
reg2[11] => out.IN1
reg2[11] => ShiftLeft0.IN21
reg2[11] => ShiftRight0.IN21
reg2[11] => LessThan0.IN53
reg2[11] => Add1.IN21
reg2[12] => Add0.IN52
reg2[12] => out.IN1
reg2[12] => out.IN1
reg2[12] => ShiftLeft0.IN20
reg2[12] => ShiftRight0.IN20
reg2[12] => LessThan0.IN52
reg2[12] => Add1.IN20
reg2[13] => Add0.IN51
reg2[13] => out.IN1
reg2[13] => out.IN1
reg2[13] => ShiftLeft0.IN19
reg2[13] => ShiftRight0.IN19
reg2[13] => LessThan0.IN51
reg2[13] => Add1.IN19
reg2[14] => Add0.IN50
reg2[14] => out.IN1
reg2[14] => out.IN1
reg2[14] => ShiftLeft0.IN18
reg2[14] => ShiftRight0.IN18
reg2[14] => LessThan0.IN50
reg2[14] => Add1.IN18
reg2[15] => Add0.IN49
reg2[15] => out.IN1
reg2[15] => out.IN1
reg2[15] => ShiftLeft0.IN17
reg2[15] => ShiftRight0.IN17
reg2[15] => LessThan0.IN49
reg2[15] => Add1.IN17
reg2[16] => Add0.IN48
reg2[16] => out.IN1
reg2[16] => out.IN1
reg2[16] => ShiftLeft0.IN16
reg2[16] => ShiftRight0.IN16
reg2[16] => LessThan0.IN48
reg2[16] => Add1.IN16
reg2[17] => Add0.IN47
reg2[17] => out.IN1
reg2[17] => out.IN1
reg2[17] => ShiftLeft0.IN15
reg2[17] => ShiftRight0.IN15
reg2[17] => LessThan0.IN47
reg2[17] => Add1.IN15
reg2[18] => Add0.IN46
reg2[18] => out.IN1
reg2[18] => out.IN1
reg2[18] => ShiftLeft0.IN14
reg2[18] => ShiftRight0.IN14
reg2[18] => LessThan0.IN46
reg2[18] => Add1.IN14
reg2[19] => Add0.IN45
reg2[19] => out.IN1
reg2[19] => out.IN1
reg2[19] => ShiftLeft0.IN13
reg2[19] => ShiftRight0.IN13
reg2[19] => LessThan0.IN45
reg2[19] => Add1.IN13
reg2[20] => Add0.IN44
reg2[20] => out.IN1
reg2[20] => out.IN1
reg2[20] => ShiftLeft0.IN12
reg2[20] => ShiftRight0.IN12
reg2[20] => LessThan0.IN44
reg2[20] => Add1.IN12
reg2[21] => Add0.IN43
reg2[21] => out.IN1
reg2[21] => out.IN1
reg2[21] => ShiftLeft0.IN11
reg2[21] => ShiftRight0.IN11
reg2[21] => LessThan0.IN43
reg2[21] => Add1.IN11
reg2[22] => Add0.IN42
reg2[22] => out.IN1
reg2[22] => out.IN1
reg2[22] => ShiftLeft0.IN10
reg2[22] => ShiftRight0.IN10
reg2[22] => LessThan0.IN42
reg2[22] => Add1.IN10
reg2[23] => Add0.IN41
reg2[23] => out.IN1
reg2[23] => out.IN1
reg2[23] => ShiftLeft0.IN9
reg2[23] => ShiftRight0.IN9
reg2[23] => LessThan0.IN41
reg2[23] => Add1.IN9
reg2[24] => Add0.IN40
reg2[24] => out.IN1
reg2[24] => out.IN1
reg2[24] => ShiftLeft0.IN8
reg2[24] => ShiftRight0.IN8
reg2[24] => LessThan0.IN40
reg2[24] => Add1.IN8
reg2[25] => Add0.IN39
reg2[25] => out.IN1
reg2[25] => out.IN1
reg2[25] => ShiftLeft0.IN7
reg2[25] => ShiftRight0.IN7
reg2[25] => LessThan0.IN39
reg2[25] => Add1.IN7
reg2[26] => Add0.IN38
reg2[26] => out.IN1
reg2[26] => out.IN1
reg2[26] => ShiftLeft0.IN6
reg2[26] => ShiftRight0.IN6
reg2[26] => LessThan0.IN38
reg2[26] => Add1.IN6
reg2[27] => Add0.IN37
reg2[27] => out.IN1
reg2[27] => out.IN1
reg2[27] => ShiftLeft0.IN5
reg2[27] => ShiftRight0.IN5
reg2[27] => LessThan0.IN37
reg2[27] => Add1.IN5
reg2[28] => Add0.IN36
reg2[28] => out.IN1
reg2[28] => out.IN1
reg2[28] => ShiftLeft0.IN4
reg2[28] => ShiftRight0.IN4
reg2[28] => LessThan0.IN36
reg2[28] => Add1.IN4
reg2[29] => Add0.IN35
reg2[29] => out.IN1
reg2[29] => out.IN1
reg2[29] => ShiftLeft0.IN3
reg2[29] => ShiftRight0.IN3
reg2[29] => LessThan0.IN35
reg2[29] => Add1.IN3
reg2[30] => Add0.IN34
reg2[30] => out.IN1
reg2[30] => out.IN1
reg2[30] => ShiftLeft0.IN2
reg2[30] => ShiftRight0.IN2
reg2[30] => LessThan0.IN34
reg2[30] => Add1.IN2
reg2[31] => Add0.IN33
reg2[31] => out.IN1
reg2[31] => out.IN1
reg2[31] => ShiftLeft0.IN1
reg2[31] => ShiftRight0.IN1
reg2[31] => LessThan0.IN33
reg2[31] => Add1.IN1
operation[0] => Mux0.IN10
operation[0] => Mux1.IN10
operation[0] => Mux2.IN10
operation[0] => Mux3.IN10
operation[0] => Mux4.IN10
operation[0] => Mux5.IN10
operation[0] => Mux6.IN10
operation[0] => Mux7.IN10
operation[0] => Mux8.IN10
operation[0] => Mux9.IN10
operation[0] => Mux10.IN10
operation[0] => Mux11.IN10
operation[0] => Mux12.IN10
operation[0] => Mux13.IN10
operation[0] => Mux14.IN10
operation[0] => Mux15.IN10
operation[0] => Mux16.IN10
operation[0] => Mux17.IN10
operation[0] => Mux18.IN10
operation[0] => Mux19.IN10
operation[0] => Mux20.IN10
operation[0] => Mux21.IN10
operation[0] => Mux22.IN10
operation[0] => Mux23.IN10
operation[0] => Mux24.IN10
operation[0] => Mux25.IN10
operation[0] => Mux26.IN10
operation[0] => Mux27.IN10
operation[0] => Mux28.IN10
operation[0] => Mux29.IN10
operation[0] => Mux30.IN10
operation[0] => Mux31.IN10
operation[0] => Mux32.IN10
operation[1] => Mux0.IN9
operation[1] => Mux1.IN9
operation[1] => Mux2.IN9
operation[1] => Mux3.IN9
operation[1] => Mux4.IN9
operation[1] => Mux5.IN9
operation[1] => Mux6.IN9
operation[1] => Mux7.IN9
operation[1] => Mux8.IN9
operation[1] => Mux9.IN9
operation[1] => Mux10.IN9
operation[1] => Mux11.IN9
operation[1] => Mux12.IN9
operation[1] => Mux13.IN9
operation[1] => Mux14.IN9
operation[1] => Mux15.IN9
operation[1] => Mux16.IN9
operation[1] => Mux17.IN9
operation[1] => Mux18.IN9
operation[1] => Mux19.IN9
operation[1] => Mux20.IN9
operation[1] => Mux21.IN9
operation[1] => Mux22.IN9
operation[1] => Mux23.IN9
operation[1] => Mux24.IN9
operation[1] => Mux25.IN9
operation[1] => Mux26.IN9
operation[1] => Mux27.IN9
operation[1] => Mux28.IN9
operation[1] => Mux29.IN9
operation[1] => Mux30.IN9
operation[1] => Mux31.IN9
operation[1] => Mux32.IN9
operation[2] => Mux0.IN8
operation[2] => Mux1.IN8
operation[2] => Mux2.IN8
operation[2] => Mux3.IN8
operation[2] => Mux4.IN8
operation[2] => Mux5.IN8
operation[2] => Mux6.IN8
operation[2] => Mux7.IN8
operation[2] => Mux8.IN8
operation[2] => Mux9.IN8
operation[2] => Mux10.IN8
operation[2] => Mux11.IN8
operation[2] => Mux12.IN8
operation[2] => Mux13.IN8
operation[2] => Mux14.IN8
operation[2] => Mux15.IN8
operation[2] => Mux16.IN8
operation[2] => Mux17.IN8
operation[2] => Mux18.IN8
operation[2] => Mux19.IN8
operation[2] => Mux20.IN8
operation[2] => Mux21.IN8
operation[2] => Mux22.IN8
operation[2] => Mux23.IN8
operation[2] => Mux24.IN8
operation[2] => Mux25.IN8
operation[2] => Mux26.IN8
operation[2] => Mux27.IN8
operation[2] => Mux28.IN8
operation[2] => Mux29.IN8
operation[2] => Mux30.IN8
operation[2] => Mux31.IN8
operation[2] => Mux32.IN8
shamt[0] => ShiftLeft0.IN37
shamt[0] => ShiftRight0.IN37
shamt[1] => ShiftLeft0.IN36
shamt[1] => ShiftRight0.IN36
shamt[2] => ShiftLeft0.IN35
shamt[2] => ShiftRight0.IN35
shamt[3] => ShiftLeft0.IN34
shamt[3] => ShiftRight0.IN34
shamt[4] => ShiftLeft0.IN33
shamt[4] => ShiftRight0.IN33


