# JSilicon UVM Testbench (VCS & Verdi)

ì´ ë””ë ‰í† ë¦¬ì—ëŠ” JSilicon ì½”ì–´ë¥¼ ìœ„í•œ ì™„ì „í•œ UVM (Universal Verification Methodology) í™˜ê²½ì´ í¬í•¨ë˜ì–´ ìˆìŠµë‹ˆë‹¤.
**Synopsys VCS**ì™€ **Verdi**ë¥¼ ê¸°ë°˜ìœ¼ë¡œ êµ¬ì„±ë˜ì—ˆìŠµë‹ˆë‹¤.

> ğŸ“– **ë¹ ë¥¸ ì‹œì‘**: [QUICKSTART.md](QUICKSTART.md)ë¥¼ ì°¸ì¡°í•˜ì„¸ìš”!

## êµ¬ì¡°

```
sim/
â”œâ”€â”€ jsilicon_if.sv              # Interface ì •ì˜
â”œâ”€â”€ jsilicon_transaction.sv     # Transaction/Sequence Item
â”œâ”€â”€ jsilicon_driver.sv          # Driver
â”œâ”€â”€ jsilicon_monitor.sv         # Monitor
â”œâ”€â”€ jsilicon_agent.sv           # Agent
â”œâ”€â”€ jsilicon_scoreboard.sv      # Scoreboard
â”œâ”€â”€ jsilicon_env.sv             # Environment
â”œâ”€â”€ jsilicon_sequences.sv       # Sequences (Reset, Manual, CPU, Random)
â”œâ”€â”€ jsilicon_test.sv            # Tests
â”œâ”€â”€ jsilicon_pkg.sv             # UVM Package
â”œâ”€â”€ jsilicon_tb_top.sv          # Testbench Top Module
â”œâ”€â”€ Makefile                    # Makefile for VCS
â”œâ”€â”€ run.sh                      # ì‹¤í–‰ ìŠ¤í¬ë¦½íŠ¸ (bash)
â”œâ”€â”€ setup_vcs.sh                # VCS í™˜ê²½ ì„¤ì • (bash)
â”œâ”€â”€ setup_vcs.csh               # VCS í™˜ê²½ ì„¤ì • (csh/tcsh)
â”œâ”€â”€ QUICKSTART.md               # ë¹ ë¥¸ ì‹œì‘ ê°€ì´ë“œ
â””â”€â”€ README.md                   # ì´ íŒŒì¼ (ìƒì„¸ ë¬¸ì„œ)
```

## í…ŒìŠ¤íŠ¸ ì¢…ë¥˜

### 1. Manual Mode Test (`jsilicon_manual_test`)
- Manual mode (mode=0)ì—ì„œ ALU ì—°ì‚° í…ŒìŠ¤íŠ¸
- ëª¨ë“  ALU ì—°ì‚° (ADD, SUB, MUL, DIV, MOD, EQ, GT, LT) ê²€ì¦
- `test.py`ì˜ `manual_test_cases`ë¥¼ ê¸°ë°˜ìœ¼ë¡œ í•¨

### 2. CPU Mode Test (`jsilicon_cpu_test`)
- CPU mode (mode=1)ì—ì„œ ëª…ë ¹ì–´ ì‹¤í–‰ í…ŒìŠ¤íŠ¸
- ROM í”„ë¡œê·¸ë¨ ì‹¤í–‰ í™•ì¸
- PC wrap-around í…ŒìŠ¤íŠ¸

### 3. Full Test (`jsilicon_full_test`)
- Manual modeì™€ CPU mode ëª¨ë‘ í…ŒìŠ¤íŠ¸
- ê°€ì¥ í¬ê´„ì ì¸ í…ŒìŠ¤íŠ¸

### 4. Random Test (`jsilicon_random_test`)
- ëœë¤ ì…ë ¥ìœ¼ë¡œ DUT ê²€ì¦
- 10-50ê°œì˜ ëœë¤ íŠ¸ëœì­ì…˜ ìƒì„±

## í™˜ê²½ ì„¤ì •

### VCS ì„¤ì •

ì‹œë®¬ë ˆì´ì…˜ì„ ì‹¤í–‰í•˜ê¸° ì „ì— VCS í™˜ê²½ì„ ì„¤ì •í•´ì•¼ í•©ë‹ˆë‹¤:

```bash
# VCS í™˜ê²½ ì„¤ì • (bash)
source /path/to/synopsys/vcs/bin/synopsys_sim.setup

# ë˜ëŠ” csh/tcsh
source /path/to/synopsys/vcs/cshrc/synopsys_sim.setup
```

### Verdi ì„¤ì • (ì„ íƒì‚¬í•­)

íŒŒí˜• ë¶„ì„ì„ ìœ„í•´ Verdië¥¼ ì‚¬ìš©í•˜ë ¤ë©´:

```bash
# Verdi í™˜ê²½ ì„¤ì • (bash)
export VERDI_HOME=/path/to/synopsys/verdi
export PATH=$VERDI_HOME/bin:$PATH

# ë˜ëŠ” csh/tcsh
setenv VERDI_HOME /path/to/synopsys/verdi
setenv PATH ${VERDI_HOME}/bin:${PATH}
```

## ì‹¤í–‰ ë°©ë²•

### ë°©ë²• 1: run.sh ìŠ¤í¬ë¦½íŠ¸ ì‚¬ìš© (ê¶Œì¥)

```bash
# ìŠ¤í¬ë¦½íŠ¸ ì‹¤í–‰ ê¶Œí•œ ë¶€ì—¬ (ìµœì´ˆ 1íšŒ)
chmod +x run.sh

# ë„ì›€ë§ ë³´ê¸°
./run.sh help

# ëª¨ë“  í…ŒìŠ¤íŠ¸ ì‹¤í–‰
./run.sh run_all

# íŠ¹ì • í…ŒìŠ¤íŠ¸ ì‹¤í–‰
./run.sh run jsilicon_manual_test
./run.sh run jsilicon_cpu_test
./run.sh run jsilicon_full_test
./run.sh run jsilicon_random_test

# Verdi GUI ëª¨ë“œë¡œ ì‹¤í–‰
./run.sh gui
./run.sh gui jsilicon_manual_test

# íŒŒí˜• ë·°ì–´ ì—´ê¸° (Verdi)
./run.sh wave

# í´ë¦°
./run.sh clean
```

### ë°©ë²• 2: Makefile ì§ì ‘ ì‚¬ìš©

```bash
# ì»´íŒŒì¼ (VCSë¡œ ì»´íŒŒì¼)
make compile

# ì»´íŒŒì¼ ë° ì‹œë®¬ë ˆì´ì…˜
make simulate

# íŠ¹ì • í…ŒìŠ¤íŠ¸ ì‹¤í–‰
make TEST=jsilicon_manual_test simulate
make TEST=jsilicon_cpu_test simulate
make TEST=jsilicon_full_test simulate
make TEST=jsilicon_random_test simulate

# ë‹¨ì¶• ëª…ë ¹ì–´
make test_manual
make test_cpu
make test_full
make test_random

# Verdi GUI ëª¨ë“œ
make verdi

# Interactive ëª¨ë“œ (UCLI)
make interactive

# íŒŒí˜• ë³´ê¸° (Verdi)
make wave

# Coverage ë¦¬í¬íŠ¸ ìƒì„±
make cov

# Verbosity ë ˆë²¨ ë³€ê²½
make VERBOSITY=UVM_HIGH simulate

# í´ë¦°
make clean

# ë„ì›€ë§
make help
```

### ë°©ë²• 3: VCS ì§ì ‘ ì‹¤í–‰

```bash
# ì»´íŒŒì¼
vcs -full64 -sverilog -timescale=1ns/1ps -ntb_opts uvm-1.2 \
    -debug_access+all -kdb -lca -CFLAGS -DVCS \
    ../src/*.v jsilicon_if.sv jsilicon_pkg.sv jsilicon_tb_top.sv \
    -top jsilicon_tb_top -o simv

# ì‹œë®¬ë ˆì´ì…˜ ì‹¤í–‰
./simv +UVM_TESTNAME=jsilicon_full_test +UVM_VERBOSITY=UVM_MEDIUM -l simv.log

# Verdiì™€ í•¨ê»˜ ì‹¤í–‰
./simv +UVM_TESTNAME=jsilicon_full_test +UVM_VERBOSITY=UVM_MEDIUM -gui=verdi
```

## í•„ìš” ì‚¬í•­

### í•„ìˆ˜ ë„êµ¬
- **Synopsys VCS** (2019.06 ì´ìƒ ê¶Œì¥)
  - UVM 1.2 ë‚´ì¥
  - Full64 ëª¨ë“œ ì§€ì›
  - SystemVerilog ì§€ì›

### ì„ íƒì  ë„êµ¬
- **Verdi** (íŒŒí˜• ë¶„ì„ ë° ë””ë²„ê¹…)
  - FSDB íŒŒí˜• í¬ë§· ì§€ì›
  - ê³ ê¸‰ ë””ë²„ê¹… ê¸°ëŠ¥

### UVM ë¼ì´ë¸ŒëŸ¬ë¦¬
- UVM 1.2 (VCSì— ë‚´ì¥ë˜ì–´ ì œê³µë¨)
- `-ntb_opts uvm-1.2` ì˜µì…˜ìœ¼ë¡œ ìë™ í™œì„±í™”

## ì¶œë ¥ íŒŒì¼

### ì‹œë®¬ë ˆì´ì…˜ ê²°ê³¼
- `simv`: VCS ì‹œë®¬ë ˆì´ì…˜ ì‹¤í–‰ íŒŒì¼
- `simv.log`: ì‹œë®¬ë ˆì´ì…˜ ë¡œê·¸ íŒŒì¼
- `simv.vdb/`: Coverage ë°ì´í„°ë² ì´ìŠ¤

### íŒŒí˜• íŒŒì¼
- `jsilicon.fsdb`: Verdi FSDB íŒŒí˜• íŒŒì¼ (ê¸°ë³¸)
- `jsilicon_uvm.vcd`: VCD íŒŒí˜• íŒŒì¼ (fallback)

### ë””ë²„ê·¸ íŒŒì¼
- `csrc/`: ì»´íŒŒì¼ëœ C ì†ŒìŠ¤
- `DVEfiles/`: DVE ê´€ë ¨ íŒŒì¼
- `verdiLog/`: Verdi ë¡œê·¸ íŒŒì¼
- `novas.rc`, `novas.conf`: Verdi ì„¤ì • íŒŒì¼

## ê²°ê³¼ í™•ì¸

### ì½˜ì†” ì¶œë ¥
ì‹œë®¬ë ˆì´ì…˜ ì¤‘ UVM ë©”ì‹œì§€ê°€ ì¶œë ¥ë˜ë©°, ìµœì¢…ì ìœ¼ë¡œ Scoreboardê°€ í†µê³„ë¥¼ ì¶œë ¥í•©ë‹ˆë‹¤:

```
========================================
       Scoreboard Final Report
========================================
Total Transactions: 36
Passed: 12
Failed: 0
*** TEST PASSED ***
========================================
```

### íŒŒí˜• ë¶„ì„
Verdië¡œ FSDB íŒŒí˜•ì„ í™•ì¸í•  ìˆ˜ ìˆìŠµë‹ˆë‹¤:

```bash
# Verdië¡œ FSDB ì—´ê¸°
verdi -ssf jsilicon.fsdb -nologo

# ë˜ëŠ” ìŠ¤í¬ë¦½íŠ¸ ì‚¬ìš©
./run.sh wave

# Makefile ì‚¬ìš©
make wave
```

### Coverage ë¶„ì„
```bash
# Coverage ë¦¬í¬íŠ¸ ìƒì„±
make cov

# ë¦¬í¬íŠ¸ ë³´ê¸°
firefox urgReport/dashboard.html
```

## Python cocotb í…ŒìŠ¤íŠ¸ì™€ì˜ ë¹„êµ

| íŠ¹ì§• | cocotb (test.py) | UVM (sim/) |
|------|------------------|------------|
| ì–¸ì–´ | Python | SystemVerilog |
| ì‹œë®¬ë ˆì´í„° | Icarus, Verilator ë“± | VCS, Verdi |
| êµ¬ì¡° | ë‹¨ì¼ í…ŒìŠ¤íŠ¸ íŒŒì¼ | ëª¨ë“ˆí™”ëœ ì»´í¬ë„ŒíŠ¸ |
| íŒŒí˜• | VCD | FSDB (ê³ ì„±ëŠ¥) |
| ì¬ì‚¬ìš©ì„± | ì œí•œì  | ë†’ìŒ |
| í™•ì¥ì„± | ì œí•œì  | ë§¤ìš° ë†’ìŒ |
| í•™ìŠµ ê³¡ì„  | ë‚®ìŒ | ë†’ìŒ |
| ì—…ê³„ í‘œì¤€ | ìƒˆë¡œìš´ ë°©ì‹ | ê²€ì¦ëœ ë°©ë²•ë¡  |
| ì„±ëŠ¥ | ì¤‘ê°„ | ë†’ìŒ |
| ë¹„ìš© | ë¬´ë£Œ | ìƒìš© (ë¼ì´ì„ ìŠ¤ í•„ìš”) |

## íŠ¸ëŸ¬ë¸”ìŠˆíŒ…

### VCSë¥¼ ì°¾ì„ ìˆ˜ ì—†ìŒ
VCS í™˜ê²½ì´ ì œëŒ€ë¡œ ì„¤ì •ë˜ì§€ ì•Šì•˜ì„ ìˆ˜ ìˆìŠµë‹ˆë‹¤:

```bash
# VCS ì„¤ì • í™•ì¸
which vcs

# VCS ë²„ì „ í™•ì¸
vcs -ID

# í™˜ê²½ ë³€ìˆ˜ í™•ì¸
echo $VCS_HOME

# ì„¤ì • ìŠ¤í¬ë¦½íŠ¸ ì‹¤í–‰
source /path/to/vcs/bin/synopsys_sim.setup
```

### UVMì„ ì°¾ì„ ìˆ˜ ì—†ìŒ
VCS 2019.06 ì´ìƒì—ì„œëŠ” `-ntb_opts uvm-1.2` ì˜µì…˜ìœ¼ë¡œ ìë™ ë¡œë“œë©ë‹ˆë‹¤. ì—ëŸ¬ê°€ ë°œìƒí•˜ë©´:

```bash
# VCS UVM ë²„ì „ í™•ì¸
vcs -ntb_opts uvm-1.2 -ID

# ìˆ˜ë™ìœ¼ë¡œ UVM ê²½ë¡œ ì§€ì • (í•„ìš”ì‹œ)
export UVM_HOME=$VCS_HOME/etc/uvm-1.2
```

### Verdiê°€ ì—†ëŠ” ê²½ìš°
Verdiê°€ ì—†ì–´ë„ ì‹œë®¬ë ˆì´ì…˜ì€ ì •ìƒ ì‘ë™í•©ë‹ˆë‹¤. VCD íŒŒì¼ì´ ìƒì„±ë˜ë¯€ë¡œ ë‹¤ë¥¸ ë·°ì–´ë¥¼ ì‚¬ìš©í•  ìˆ˜ ìˆìŠµë‹ˆë‹¤:

```bash
# GTKWave ì‚¬ìš©
gtkwave jsilicon_uvm.vcd
```

### FSDB ê´€ë ¨ ì—ëŸ¬
`$fsdbDumpfile` ì—ëŸ¬ê°€ ë°œìƒí•˜ë©´ Verdi/FSDB ë¼ì´ë¸ŒëŸ¬ë¦¬ê°€ ì—†ëŠ” ê²ƒì…ë‹ˆë‹¤:
- VCD ëª¨ë“œë¡œ í´ë°±ë˜ì–´ ìë™ìœ¼ë¡œ ë™ì‘í•©ë‹ˆë‹¤
- Verdi ë¼ì´ì„ ìŠ¤ë¥¼ í™•ì¸í•˜ì„¸ìš”

### ì»´íŒŒì¼ ì—ëŸ¬
```bash
# RTL íŒŒì¼ ê²½ë¡œ í™•ì¸
ls -l ../src/*.v

# Syntax ì²´í¬
vcs -sverilog -nc ../src/jsilicon.v

# Full debug ëª¨ë“œë¡œ ì¬ì»´íŒŒì¼
make clean
make VERBOSITY=UVM_DEBUG simulate
```

### ë¼ì´ì„ ìŠ¤ ì—ëŸ¬
```bash
# VCS ë¼ì´ì„ ìŠ¤ í™•ì¸
echo $LM_LICENSE_FILE

# ë¼ì´ì„ ìŠ¤ ì„œë²„ í™•ì¸
lmstat -a
```

## ì»¤ìŠ¤í„°ë§ˆì´ì§•

### ìƒˆë¡œìš´ í…ŒìŠ¤íŠ¸ ì¶”ê°€
1. `jsilicon_test.sv`ì— ìƒˆë¡œìš´ í…ŒìŠ¤íŠ¸ í´ë˜ìŠ¤ ì¶”ê°€
2. `jsilicon_sequences.sv`ì— í•„ìš”í•œ ì‹œí€€ìŠ¤ ì¶”ê°€
3. Makefileì— ë‹¨ì¶• íƒ€ê²Ÿ ì¶”ê°€ (ì„ íƒì‚¬í•­)

### Verbosity ë ˆë²¨ ë³€ê²½
ëª…ë ¹ì¤„ì—ì„œ `VERBOSITY` ë³€ìˆ˜ë¥¼ ì„¤ì •í•˜ì—¬ ë³€ê²½:

```bash
# ë†’ì€ ìƒì„¸ë„ë¡œ ì‹¤í–‰
make VERBOSITY=UVM_HIGH simulate

# ë””ë²„ê·¸ ëª¨ë“œ
make VERBOSITY=UVM_DEBUG simulate

# ìµœì†Œ ì¶œë ¥
make VERBOSITY=UVM_LOW simulate
```

ì‚¬ìš© ê°€ëŠ¥í•œ ë ˆë²¨:
- `UVM_NONE`: ìµœì†Œ ì¶œë ¥
- `UVM_LOW`: ë‚®ì€ ìƒì„¸ë„
- `UVM_MEDIUM`: ì¤‘ê°„ ìƒì„¸ë„ (ê¸°ë³¸)
- `UVM_HIGH`: ë†’ì€ ìƒì„¸ë„
- `UVM_FULL`: ìµœëŒ€ ì¶œë ¥
- `UVM_DEBUG`: ë””ë²„ê·¸ ì •ë³´ í¬í•¨

### VCS ì»´íŒŒì¼ ì˜µì…˜ ì»¤ìŠ¤í„°ë§ˆì´ì§•
Makefileì˜ `VCS_OPTS`ë¥¼ ìˆ˜ì •í•˜ì—¬ ì¶”ê°€ ì˜µì…˜ ì„¤ì •:

```makefile
# Coverage í™œì„±í™”
VCS_OPTS += -cm line+cond+fsm+tgl+branch

# Assert í™œì„±í™”
VCS_OPTS += -assert enable_diag

# ìµœì í™” ë ˆë²¨ ì¡°ì •
VCS_OPTS += -O3
```

## ì°¸ê³  ìë£Œ

### UVM ê´€ë ¨
- [UVM 1.2 User Guide](https://www.accellera.org/downloads/standards/uvm)
- [SystemVerilog UVM Tutorial](https://verificationguide.com/uvm/)
- [UVM Cookbook](https://verificationacademy.com/cookbook/uvm)

### VCS ê´€ë ¨
- VCS User Guide: `$VCS_HOME/doc/UserGuide.pdf`
- VCS UVM Guide: `$VCS_HOME/doc/uvm_guide.pdf`
- [Synopsys SolvNet](https://solvnet.synopsys.com/)

### Verdi ê´€ë ¨
- Verdi User Guide: `$VERDI_HOME/doc/verdi.pdf`
- [Verdi Debug Documentation](https://www.synopsys.com/verification/debug.html)

### ê¸°íƒ€
- Original cocotb test: `../test/test.py`
- JSilicon RTL: `../src/`

## ë¼ì´ì„ ìŠ¤

Apache-2.0 License

## ì‘ì„±ì

JSilicon Team, 2024

