
sw01_3_CM7.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000298  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00006578  08000298  08000298  00010298  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000038  08006810  08006810  00016810  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08006848  08006848  000200d0  2**0
                  CONTENTS
  4 .ARM          00000008  08006848  08006848  00016848  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08006850  08006850  000200d0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08006850  08006850  00016850  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08006854  08006854  00016854  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000010  24000000  08006858  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .RxDecripSection 00000060  24000010  08006868  00020010  2**2
                  CONTENTS, ALLOC, LOAD, DATA
 10 .TxDecripSection 00000060  24000070  080068c8  00020070  2**2
                  CONTENTS, ALLOC, LOAD, DATA
 11 .bss          000006b0  240000d0  08006928  000200d0  2**2
                  ALLOC
 12 ._user_heap_stack 00000600  24000780  08006928  00020780  2**0
                  ALLOC
 13 .ARM.attributes 0000002e  00000000  00000000  000200d0  2**0
                  CONTENTS, READONLY
 14 .comment      00000043  00000000  00000000  000200fe  2**0
                  CONTENTS, READONLY
 15 .debug_info   00019ab3  00000000  00000000  00020141  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_abbrev 00002b8d  00000000  00000000  00039bf4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_aranges 00001058  00000000  00000000  0003c788  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_rnglists 00000c97  00000000  00000000  0003d7e0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_macro  0003d843  00000000  00000000  0003e477  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_line   0001637f  00000000  00000000  0007bcba  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_str    00182773  00000000  00000000  00092039  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_frame  0000450c  00000000  00000000  002147ac  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 23 .debug_line_str 00000094  00000000  00000000  00218cb8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000298 <__do_global_dtors_aux>:
 8000298:	b510      	push	{r4, lr}
 800029a:	4c05      	ldr	r4, [pc, #20]	; (80002b0 <__do_global_dtors_aux+0x18>)
 800029c:	7823      	ldrb	r3, [r4, #0]
 800029e:	b933      	cbnz	r3, 80002ae <__do_global_dtors_aux+0x16>
 80002a0:	4b04      	ldr	r3, [pc, #16]	; (80002b4 <__do_global_dtors_aux+0x1c>)
 80002a2:	b113      	cbz	r3, 80002aa <__do_global_dtors_aux+0x12>
 80002a4:	4804      	ldr	r0, [pc, #16]	; (80002b8 <__do_global_dtors_aux+0x20>)
 80002a6:	f3af 8000 	nop.w
 80002aa:	2301      	movs	r3, #1
 80002ac:	7023      	strb	r3, [r4, #0]
 80002ae:	bd10      	pop	{r4, pc}
 80002b0:	240000d0 	.word	0x240000d0
 80002b4:	00000000 	.word	0x00000000
 80002b8:	080067f8 	.word	0x080067f8

080002bc <frame_dummy>:
 80002bc:	b508      	push	{r3, lr}
 80002be:	4b03      	ldr	r3, [pc, #12]	; (80002cc <frame_dummy+0x10>)
 80002c0:	b11b      	cbz	r3, 80002ca <frame_dummy+0xe>
 80002c2:	4903      	ldr	r1, [pc, #12]	; (80002d0 <frame_dummy+0x14>)
 80002c4:	4803      	ldr	r0, [pc, #12]	; (80002d4 <frame_dummy+0x18>)
 80002c6:	f3af 8000 	nop.w
 80002ca:	bd08      	pop	{r3, pc}
 80002cc:	00000000 	.word	0x00000000
 80002d0:	240000d4 	.word	0x240000d4
 80002d4:	080067f8 	.word	0x080067f8

080002d8 <__aeabi_uldivmod>:
 80002d8:	b953      	cbnz	r3, 80002f0 <__aeabi_uldivmod+0x18>
 80002da:	b94a      	cbnz	r2, 80002f0 <__aeabi_uldivmod+0x18>
 80002dc:	2900      	cmp	r1, #0
 80002de:	bf08      	it	eq
 80002e0:	2800      	cmpeq	r0, #0
 80002e2:	bf1c      	itt	ne
 80002e4:	f04f 31ff 	movne.w	r1, #4294967295
 80002e8:	f04f 30ff 	movne.w	r0, #4294967295
 80002ec:	f000 b970 	b.w	80005d0 <__aeabi_idiv0>
 80002f0:	f1ad 0c08 	sub.w	ip, sp, #8
 80002f4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002f8:	f000 f806 	bl	8000308 <__udivmoddi4>
 80002fc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000300:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000304:	b004      	add	sp, #16
 8000306:	4770      	bx	lr

08000308 <__udivmoddi4>:
 8000308:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800030c:	9e08      	ldr	r6, [sp, #32]
 800030e:	460d      	mov	r5, r1
 8000310:	4604      	mov	r4, r0
 8000312:	460f      	mov	r7, r1
 8000314:	2b00      	cmp	r3, #0
 8000316:	d14a      	bne.n	80003ae <__udivmoddi4+0xa6>
 8000318:	428a      	cmp	r2, r1
 800031a:	4694      	mov	ip, r2
 800031c:	d965      	bls.n	80003ea <__udivmoddi4+0xe2>
 800031e:	fab2 f382 	clz	r3, r2
 8000322:	b143      	cbz	r3, 8000336 <__udivmoddi4+0x2e>
 8000324:	fa02 fc03 	lsl.w	ip, r2, r3
 8000328:	f1c3 0220 	rsb	r2, r3, #32
 800032c:	409f      	lsls	r7, r3
 800032e:	fa20 f202 	lsr.w	r2, r0, r2
 8000332:	4317      	orrs	r7, r2
 8000334:	409c      	lsls	r4, r3
 8000336:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 800033a:	fa1f f58c 	uxth.w	r5, ip
 800033e:	fbb7 f1fe 	udiv	r1, r7, lr
 8000342:	0c22      	lsrs	r2, r4, #16
 8000344:	fb0e 7711 	mls	r7, lr, r1, r7
 8000348:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 800034c:	fb01 f005 	mul.w	r0, r1, r5
 8000350:	4290      	cmp	r0, r2
 8000352:	d90a      	bls.n	800036a <__udivmoddi4+0x62>
 8000354:	eb1c 0202 	adds.w	r2, ip, r2
 8000358:	f101 37ff 	add.w	r7, r1, #4294967295
 800035c:	f080 811c 	bcs.w	8000598 <__udivmoddi4+0x290>
 8000360:	4290      	cmp	r0, r2
 8000362:	f240 8119 	bls.w	8000598 <__udivmoddi4+0x290>
 8000366:	3902      	subs	r1, #2
 8000368:	4462      	add	r2, ip
 800036a:	1a12      	subs	r2, r2, r0
 800036c:	b2a4      	uxth	r4, r4
 800036e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000372:	fb0e 2210 	mls	r2, lr, r0, r2
 8000376:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 800037a:	fb00 f505 	mul.w	r5, r0, r5
 800037e:	42a5      	cmp	r5, r4
 8000380:	d90a      	bls.n	8000398 <__udivmoddi4+0x90>
 8000382:	eb1c 0404 	adds.w	r4, ip, r4
 8000386:	f100 32ff 	add.w	r2, r0, #4294967295
 800038a:	f080 8107 	bcs.w	800059c <__udivmoddi4+0x294>
 800038e:	42a5      	cmp	r5, r4
 8000390:	f240 8104 	bls.w	800059c <__udivmoddi4+0x294>
 8000394:	4464      	add	r4, ip
 8000396:	3802      	subs	r0, #2
 8000398:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 800039c:	1b64      	subs	r4, r4, r5
 800039e:	2100      	movs	r1, #0
 80003a0:	b11e      	cbz	r6, 80003aa <__udivmoddi4+0xa2>
 80003a2:	40dc      	lsrs	r4, r3
 80003a4:	2300      	movs	r3, #0
 80003a6:	e9c6 4300 	strd	r4, r3, [r6]
 80003aa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003ae:	428b      	cmp	r3, r1
 80003b0:	d908      	bls.n	80003c4 <__udivmoddi4+0xbc>
 80003b2:	2e00      	cmp	r6, #0
 80003b4:	f000 80ed 	beq.w	8000592 <__udivmoddi4+0x28a>
 80003b8:	2100      	movs	r1, #0
 80003ba:	e9c6 0500 	strd	r0, r5, [r6]
 80003be:	4608      	mov	r0, r1
 80003c0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003c4:	fab3 f183 	clz	r1, r3
 80003c8:	2900      	cmp	r1, #0
 80003ca:	d149      	bne.n	8000460 <__udivmoddi4+0x158>
 80003cc:	42ab      	cmp	r3, r5
 80003ce:	d302      	bcc.n	80003d6 <__udivmoddi4+0xce>
 80003d0:	4282      	cmp	r2, r0
 80003d2:	f200 80f8 	bhi.w	80005c6 <__udivmoddi4+0x2be>
 80003d6:	1a84      	subs	r4, r0, r2
 80003d8:	eb65 0203 	sbc.w	r2, r5, r3
 80003dc:	2001      	movs	r0, #1
 80003de:	4617      	mov	r7, r2
 80003e0:	2e00      	cmp	r6, #0
 80003e2:	d0e2      	beq.n	80003aa <__udivmoddi4+0xa2>
 80003e4:	e9c6 4700 	strd	r4, r7, [r6]
 80003e8:	e7df      	b.n	80003aa <__udivmoddi4+0xa2>
 80003ea:	b902      	cbnz	r2, 80003ee <__udivmoddi4+0xe6>
 80003ec:	deff      	udf	#255	; 0xff
 80003ee:	fab2 f382 	clz	r3, r2
 80003f2:	2b00      	cmp	r3, #0
 80003f4:	f040 8090 	bne.w	8000518 <__udivmoddi4+0x210>
 80003f8:	1a8a      	subs	r2, r1, r2
 80003fa:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80003fe:	fa1f fe8c 	uxth.w	lr, ip
 8000402:	2101      	movs	r1, #1
 8000404:	fbb2 f5f7 	udiv	r5, r2, r7
 8000408:	fb07 2015 	mls	r0, r7, r5, r2
 800040c:	0c22      	lsrs	r2, r4, #16
 800040e:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 8000412:	fb0e f005 	mul.w	r0, lr, r5
 8000416:	4290      	cmp	r0, r2
 8000418:	d908      	bls.n	800042c <__udivmoddi4+0x124>
 800041a:	eb1c 0202 	adds.w	r2, ip, r2
 800041e:	f105 38ff 	add.w	r8, r5, #4294967295
 8000422:	d202      	bcs.n	800042a <__udivmoddi4+0x122>
 8000424:	4290      	cmp	r0, r2
 8000426:	f200 80cb 	bhi.w	80005c0 <__udivmoddi4+0x2b8>
 800042a:	4645      	mov	r5, r8
 800042c:	1a12      	subs	r2, r2, r0
 800042e:	b2a4      	uxth	r4, r4
 8000430:	fbb2 f0f7 	udiv	r0, r2, r7
 8000434:	fb07 2210 	mls	r2, r7, r0, r2
 8000438:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 800043c:	fb0e fe00 	mul.w	lr, lr, r0
 8000440:	45a6      	cmp	lr, r4
 8000442:	d908      	bls.n	8000456 <__udivmoddi4+0x14e>
 8000444:	eb1c 0404 	adds.w	r4, ip, r4
 8000448:	f100 32ff 	add.w	r2, r0, #4294967295
 800044c:	d202      	bcs.n	8000454 <__udivmoddi4+0x14c>
 800044e:	45a6      	cmp	lr, r4
 8000450:	f200 80bb 	bhi.w	80005ca <__udivmoddi4+0x2c2>
 8000454:	4610      	mov	r0, r2
 8000456:	eba4 040e 	sub.w	r4, r4, lr
 800045a:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 800045e:	e79f      	b.n	80003a0 <__udivmoddi4+0x98>
 8000460:	f1c1 0720 	rsb	r7, r1, #32
 8000464:	408b      	lsls	r3, r1
 8000466:	fa22 fc07 	lsr.w	ip, r2, r7
 800046a:	ea4c 0c03 	orr.w	ip, ip, r3
 800046e:	fa05 f401 	lsl.w	r4, r5, r1
 8000472:	fa20 f307 	lsr.w	r3, r0, r7
 8000476:	40fd      	lsrs	r5, r7
 8000478:	ea4f 491c 	mov.w	r9, ip, lsr #16
 800047c:	4323      	orrs	r3, r4
 800047e:	fbb5 f8f9 	udiv	r8, r5, r9
 8000482:	fa1f fe8c 	uxth.w	lr, ip
 8000486:	fb09 5518 	mls	r5, r9, r8, r5
 800048a:	0c1c      	lsrs	r4, r3, #16
 800048c:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000490:	fb08 f50e 	mul.w	r5, r8, lr
 8000494:	42a5      	cmp	r5, r4
 8000496:	fa02 f201 	lsl.w	r2, r2, r1
 800049a:	fa00 f001 	lsl.w	r0, r0, r1
 800049e:	d90b      	bls.n	80004b8 <__udivmoddi4+0x1b0>
 80004a0:	eb1c 0404 	adds.w	r4, ip, r4
 80004a4:	f108 3aff 	add.w	sl, r8, #4294967295
 80004a8:	f080 8088 	bcs.w	80005bc <__udivmoddi4+0x2b4>
 80004ac:	42a5      	cmp	r5, r4
 80004ae:	f240 8085 	bls.w	80005bc <__udivmoddi4+0x2b4>
 80004b2:	f1a8 0802 	sub.w	r8, r8, #2
 80004b6:	4464      	add	r4, ip
 80004b8:	1b64      	subs	r4, r4, r5
 80004ba:	b29d      	uxth	r5, r3
 80004bc:	fbb4 f3f9 	udiv	r3, r4, r9
 80004c0:	fb09 4413 	mls	r4, r9, r3, r4
 80004c4:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 80004c8:	fb03 fe0e 	mul.w	lr, r3, lr
 80004cc:	45a6      	cmp	lr, r4
 80004ce:	d908      	bls.n	80004e2 <__udivmoddi4+0x1da>
 80004d0:	eb1c 0404 	adds.w	r4, ip, r4
 80004d4:	f103 35ff 	add.w	r5, r3, #4294967295
 80004d8:	d26c      	bcs.n	80005b4 <__udivmoddi4+0x2ac>
 80004da:	45a6      	cmp	lr, r4
 80004dc:	d96a      	bls.n	80005b4 <__udivmoddi4+0x2ac>
 80004de:	3b02      	subs	r3, #2
 80004e0:	4464      	add	r4, ip
 80004e2:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80004e6:	fba3 9502 	umull	r9, r5, r3, r2
 80004ea:	eba4 040e 	sub.w	r4, r4, lr
 80004ee:	42ac      	cmp	r4, r5
 80004f0:	46c8      	mov	r8, r9
 80004f2:	46ae      	mov	lr, r5
 80004f4:	d356      	bcc.n	80005a4 <__udivmoddi4+0x29c>
 80004f6:	d053      	beq.n	80005a0 <__udivmoddi4+0x298>
 80004f8:	b156      	cbz	r6, 8000510 <__udivmoddi4+0x208>
 80004fa:	ebb0 0208 	subs.w	r2, r0, r8
 80004fe:	eb64 040e 	sbc.w	r4, r4, lr
 8000502:	fa04 f707 	lsl.w	r7, r4, r7
 8000506:	40ca      	lsrs	r2, r1
 8000508:	40cc      	lsrs	r4, r1
 800050a:	4317      	orrs	r7, r2
 800050c:	e9c6 7400 	strd	r7, r4, [r6]
 8000510:	4618      	mov	r0, r3
 8000512:	2100      	movs	r1, #0
 8000514:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000518:	f1c3 0120 	rsb	r1, r3, #32
 800051c:	fa02 fc03 	lsl.w	ip, r2, r3
 8000520:	fa20 f201 	lsr.w	r2, r0, r1
 8000524:	fa25 f101 	lsr.w	r1, r5, r1
 8000528:	409d      	lsls	r5, r3
 800052a:	432a      	orrs	r2, r5
 800052c:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000530:	fa1f fe8c 	uxth.w	lr, ip
 8000534:	fbb1 f0f7 	udiv	r0, r1, r7
 8000538:	fb07 1510 	mls	r5, r7, r0, r1
 800053c:	0c11      	lsrs	r1, r2, #16
 800053e:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 8000542:	fb00 f50e 	mul.w	r5, r0, lr
 8000546:	428d      	cmp	r5, r1
 8000548:	fa04 f403 	lsl.w	r4, r4, r3
 800054c:	d908      	bls.n	8000560 <__udivmoddi4+0x258>
 800054e:	eb1c 0101 	adds.w	r1, ip, r1
 8000552:	f100 38ff 	add.w	r8, r0, #4294967295
 8000556:	d22f      	bcs.n	80005b8 <__udivmoddi4+0x2b0>
 8000558:	428d      	cmp	r5, r1
 800055a:	d92d      	bls.n	80005b8 <__udivmoddi4+0x2b0>
 800055c:	3802      	subs	r0, #2
 800055e:	4461      	add	r1, ip
 8000560:	1b49      	subs	r1, r1, r5
 8000562:	b292      	uxth	r2, r2
 8000564:	fbb1 f5f7 	udiv	r5, r1, r7
 8000568:	fb07 1115 	mls	r1, r7, r5, r1
 800056c:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000570:	fb05 f10e 	mul.w	r1, r5, lr
 8000574:	4291      	cmp	r1, r2
 8000576:	d908      	bls.n	800058a <__udivmoddi4+0x282>
 8000578:	eb1c 0202 	adds.w	r2, ip, r2
 800057c:	f105 38ff 	add.w	r8, r5, #4294967295
 8000580:	d216      	bcs.n	80005b0 <__udivmoddi4+0x2a8>
 8000582:	4291      	cmp	r1, r2
 8000584:	d914      	bls.n	80005b0 <__udivmoddi4+0x2a8>
 8000586:	3d02      	subs	r5, #2
 8000588:	4462      	add	r2, ip
 800058a:	1a52      	subs	r2, r2, r1
 800058c:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8000590:	e738      	b.n	8000404 <__udivmoddi4+0xfc>
 8000592:	4631      	mov	r1, r6
 8000594:	4630      	mov	r0, r6
 8000596:	e708      	b.n	80003aa <__udivmoddi4+0xa2>
 8000598:	4639      	mov	r1, r7
 800059a:	e6e6      	b.n	800036a <__udivmoddi4+0x62>
 800059c:	4610      	mov	r0, r2
 800059e:	e6fb      	b.n	8000398 <__udivmoddi4+0x90>
 80005a0:	4548      	cmp	r0, r9
 80005a2:	d2a9      	bcs.n	80004f8 <__udivmoddi4+0x1f0>
 80005a4:	ebb9 0802 	subs.w	r8, r9, r2
 80005a8:	eb65 0e0c 	sbc.w	lr, r5, ip
 80005ac:	3b01      	subs	r3, #1
 80005ae:	e7a3      	b.n	80004f8 <__udivmoddi4+0x1f0>
 80005b0:	4645      	mov	r5, r8
 80005b2:	e7ea      	b.n	800058a <__udivmoddi4+0x282>
 80005b4:	462b      	mov	r3, r5
 80005b6:	e794      	b.n	80004e2 <__udivmoddi4+0x1da>
 80005b8:	4640      	mov	r0, r8
 80005ba:	e7d1      	b.n	8000560 <__udivmoddi4+0x258>
 80005bc:	46d0      	mov	r8, sl
 80005be:	e77b      	b.n	80004b8 <__udivmoddi4+0x1b0>
 80005c0:	3d02      	subs	r5, #2
 80005c2:	4462      	add	r2, ip
 80005c4:	e732      	b.n	800042c <__udivmoddi4+0x124>
 80005c6:	4608      	mov	r0, r1
 80005c8:	e70a      	b.n	80003e0 <__udivmoddi4+0xd8>
 80005ca:	4464      	add	r4, ip
 80005cc:	3802      	subs	r0, #2
 80005ce:	e742      	b.n	8000456 <__udivmoddi4+0x14e>

080005d0 <__aeabi_idiv0>:
 80005d0:	4770      	bx	lr
 80005d2:	bf00      	nop

080005d4 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80005d4:	b480      	push	{r7}
 80005d6:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 80005d8:	4b3d      	ldr	r3, [pc, #244]	; (80006d0 <SystemInit+0xfc>)
 80005da:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80005de:	4a3c      	ldr	r2, [pc, #240]	; (80006d0 <SystemInit+0xfc>)
 80005e0:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80005e4:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif

    /*SEVONPEND enabled so that an interrupt coming from the CPU(n) interrupt signal is
     detectable by the CPU after a WFI/WFE instruction.*/
 SCB->SCR |= SCB_SCR_SEVONPEND_Msk;
 80005e8:	4b39      	ldr	r3, [pc, #228]	; (80006d0 <SystemInit+0xfc>)
 80005ea:	691b      	ldr	r3, [r3, #16]
 80005ec:	4a38      	ldr	r2, [pc, #224]	; (80006d0 <SystemInit+0xfc>)
 80005ee:	f043 0310 	orr.w	r3, r3, #16
 80005f2:	6113      	str	r3, [r2, #16]

#if defined(CORE_CM7)
  /* Reset the RCC clock configuration to the default reset state ------------*/
   /* Increasing the CPU frequency */
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 80005f4:	4b37      	ldr	r3, [pc, #220]	; (80006d4 <SystemInit+0x100>)
 80005f6:	681b      	ldr	r3, [r3, #0]
 80005f8:	f003 030f 	and.w	r3, r3, #15
 80005fc:	2b06      	cmp	r3, #6
 80005fe:	d807      	bhi.n	8000610 <SystemInit+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8000600:	4b34      	ldr	r3, [pc, #208]	; (80006d4 <SystemInit+0x100>)
 8000602:	681b      	ldr	r3, [r3, #0]
 8000604:	f023 030f 	bic.w	r3, r3, #15
 8000608:	4a32      	ldr	r2, [pc, #200]	; (80006d4 <SystemInit+0x100>)
 800060a:	f043 0307 	orr.w	r3, r3, #7
 800060e:	6013      	str	r3, [r2, #0]
  }

  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 8000610:	4b31      	ldr	r3, [pc, #196]	; (80006d8 <SystemInit+0x104>)
 8000612:	681b      	ldr	r3, [r3, #0]
 8000614:	4a30      	ldr	r2, [pc, #192]	; (80006d8 <SystemInit+0x104>)
 8000616:	f043 0301 	orr.w	r3, r3, #1
 800061a:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 800061c:	4b2e      	ldr	r3, [pc, #184]	; (80006d8 <SystemInit+0x104>)
 800061e:	2200      	movs	r2, #0
 8000620:	611a      	str	r2, [r3, #16]

  /* Reset HSEON, HSECSSON, CSION, HSI48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 8000622:	4b2d      	ldr	r3, [pc, #180]	; (80006d8 <SystemInit+0x104>)
 8000624:	681a      	ldr	r2, [r3, #0]
 8000626:	492c      	ldr	r1, [pc, #176]	; (80006d8 <SystemInit+0x104>)
 8000628:	4b2c      	ldr	r3, [pc, #176]	; (80006dc <SystemInit+0x108>)
 800062a:	4013      	ands	r3, r2
 800062c:	600b      	str	r3, [r1, #0]

   /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 800062e:	4b29      	ldr	r3, [pc, #164]	; (80006d4 <SystemInit+0x100>)
 8000630:	681b      	ldr	r3, [r3, #0]
 8000632:	f003 0308 	and.w	r3, r3, #8
 8000636:	2b00      	cmp	r3, #0
 8000638:	d007      	beq.n	800064a <SystemInit+0x76>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 800063a:	4b26      	ldr	r3, [pc, #152]	; (80006d4 <SystemInit+0x100>)
 800063c:	681b      	ldr	r3, [r3, #0]
 800063e:	f023 030f 	bic.w	r3, r3, #15
 8000642:	4a24      	ldr	r2, [pc, #144]	; (80006d4 <SystemInit+0x100>)
 8000644:	f043 0307 	orr.w	r3, r3, #7
 8000648:	6013      	str	r3, [r2, #0]
  }

  /* Reset D1CFGR register */
  RCC->D1CFGR = 0x00000000;
 800064a:	4b23      	ldr	r3, [pc, #140]	; (80006d8 <SystemInit+0x104>)
 800064c:	2200      	movs	r2, #0
 800064e:	619a      	str	r2, [r3, #24]

  /* Reset D2CFGR register */
  RCC->D2CFGR = 0x00000000;
 8000650:	4b21      	ldr	r3, [pc, #132]	; (80006d8 <SystemInit+0x104>)
 8000652:	2200      	movs	r2, #0
 8000654:	61da      	str	r2, [r3, #28]

  /* Reset D3CFGR register */
  RCC->D3CFGR = 0x00000000;
 8000656:	4b20      	ldr	r3, [pc, #128]	; (80006d8 <SystemInit+0x104>)
 8000658:	2200      	movs	r2, #0
 800065a:	621a      	str	r2, [r3, #32]

  /* Reset PLLCKSELR register */
  RCC->PLLCKSELR = 0x02020200;
 800065c:	4b1e      	ldr	r3, [pc, #120]	; (80006d8 <SystemInit+0x104>)
 800065e:	4a20      	ldr	r2, [pc, #128]	; (80006e0 <SystemInit+0x10c>)
 8000660:	629a      	str	r2, [r3, #40]	; 0x28

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x01FF0000;
 8000662:	4b1d      	ldr	r3, [pc, #116]	; (80006d8 <SystemInit+0x104>)
 8000664:	4a1f      	ldr	r2, [pc, #124]	; (80006e4 <SystemInit+0x110>)
 8000666:	62da      	str	r2, [r3, #44]	; 0x2c
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280;
 8000668:	4b1b      	ldr	r3, [pc, #108]	; (80006d8 <SystemInit+0x104>)
 800066a:	4a1f      	ldr	r2, [pc, #124]	; (80006e8 <SystemInit+0x114>)
 800066c:	631a      	str	r2, [r3, #48]	; 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 800066e:	4b1a      	ldr	r3, [pc, #104]	; (80006d8 <SystemInit+0x104>)
 8000670:	2200      	movs	r2, #0
 8000672:	635a      	str	r2, [r3, #52]	; 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280;
 8000674:	4b18      	ldr	r3, [pc, #96]	; (80006d8 <SystemInit+0x104>)
 8000676:	4a1c      	ldr	r2, [pc, #112]	; (80006e8 <SystemInit+0x114>)
 8000678:	639a      	str	r2, [r3, #56]	; 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 800067a:	4b17      	ldr	r3, [pc, #92]	; (80006d8 <SystemInit+0x104>)
 800067c:	2200      	movs	r2, #0
 800067e:	63da      	str	r2, [r3, #60]	; 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280;
 8000680:	4b15      	ldr	r3, [pc, #84]	; (80006d8 <SystemInit+0x104>)
 8000682:	4a19      	ldr	r2, [pc, #100]	; (80006e8 <SystemInit+0x114>)
 8000684:	641a      	str	r2, [r3, #64]	; 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 8000686:	4b14      	ldr	r3, [pc, #80]	; (80006d8 <SystemInit+0x104>)
 8000688:	2200      	movs	r2, #0
 800068a:	645a      	str	r2, [r3, #68]	; 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 800068c:	4b12      	ldr	r3, [pc, #72]	; (80006d8 <SystemInit+0x104>)
 800068e:	681b      	ldr	r3, [r3, #0]
 8000690:	4a11      	ldr	r2, [pc, #68]	; (80006d8 <SystemInit+0x104>)
 8000692:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000696:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 8000698:	4b0f      	ldr	r3, [pc, #60]	; (80006d8 <SystemInit+0x104>)
 800069a:	2200      	movs	r2, #0
 800069c:	661a      	str	r2, [r3, #96]	; 0x60

  /* Enable CortexM7 HSEM EXTI line (line 78)*/
  EXTI_D2->EMR3 |= 0x4000UL;
 800069e:	4b13      	ldr	r3, [pc, #76]	; (80006ec <SystemInit+0x118>)
 80006a0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80006a2:	4a12      	ldr	r2, [pc, #72]	; (80006ec <SystemInit+0x118>)
 80006a4:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80006a8:	6253      	str	r3, [r2, #36]	; 0x24

  if((DBGMCU->IDCODE & 0xFFFF0000U) < 0x20000000U)
 80006aa:	4b11      	ldr	r3, [pc, #68]	; (80006f0 <SystemInit+0x11c>)
 80006ac:	681a      	ldr	r2, [r3, #0]
 80006ae:	4b11      	ldr	r3, [pc, #68]	; (80006f4 <SystemInit+0x120>)
 80006b0:	4013      	ands	r3, r2
 80006b2:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80006b6:	d202      	bcs.n	80006be <SystemInit+0xea>
  {
    /* if stm32h7 revY*/
    /* Change  the switch matrix read issuing capability to 1 for the AXI SRAM target (Target 7) */
    *((__IO uint32_t*)0x51008108) = 0x000000001U;
 80006b8:	4b0f      	ldr	r3, [pc, #60]	; (80006f8 <SystemInit+0x124>)
 80006ba:	2201      	movs	r2, #1
 80006bc:	601a      	str	r2, [r3, #0]
  /*
   * Disable the FMC bank1 (enabled after reset).
   * This, prevents CPU speculation access on this bank which blocks the use of FMC during
   * 24us. During this time the others FMC master (such as LTDC) cannot use it!
   */
  FMC_Bank1_R->BTCR[0] = 0x000030D2;
 80006be:	4b0f      	ldr	r3, [pc, #60]	; (80006fc <SystemInit+0x128>)
 80006c0:	f243 02d2 	movw	r2, #12498	; 0x30d2
 80006c4:	601a      	str	r2, [r3, #0]
#endif /* USER_VECT_TAB_ADDRESS */

#else
#error Please #define CORE_CM4 or CORE_CM7
#endif /* CORE_CM4 */
}
 80006c6:	bf00      	nop
 80006c8:	46bd      	mov	sp, r7
 80006ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006ce:	4770      	bx	lr
 80006d0:	e000ed00 	.word	0xe000ed00
 80006d4:	52002000 	.word	0x52002000
 80006d8:	58024400 	.word	0x58024400
 80006dc:	eaf6ed7f 	.word	0xeaf6ed7f
 80006e0:	02020200 	.word	0x02020200
 80006e4:	01ff0000 	.word	0x01ff0000
 80006e8:	01010280 	.word	0x01010280
 80006ec:	580000c0 	.word	0x580000c0
 80006f0:	5c001000 	.word	0x5c001000
 80006f4:	ffff0000 	.word	0xffff0000
 80006f8:	51008108 	.word	0x51008108
 80006fc:	52004000 	.word	0x52004000

08000700 <cpp_main>:
#include "cpp_main.h"
#include "main.h"

void cpp_main(){
 8000700:	b580      	push	{r7, lr}
 8000702:	af00      	add	r7, sp, #0
	while(1){

		HAL_Delay(500);
 8000704:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8000708:	f000 fd48 	bl	800119c <HAL_Delay>
		HAL_GPIO_TogglePin(LD2_GPIO_Port, LD2_Pin);
 800070c:	2102      	movs	r1, #2
 800070e:	4802      	ldr	r0, [pc, #8]	; (8000718 <cpp_main+0x18>)
 8000710:	f001 fc59 	bl	8001fc6 <HAL_GPIO_TogglePin>
		HAL_Delay(500);
 8000714:	e7f6      	b.n	8000704 <cpp_main+0x4>
 8000716:	bf00      	nop
 8000718:	58021000 	.word	0x58021000

0800071c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800071c:	b580      	push	{r7, lr}
 800071e:	b082      	sub	sp, #8
 8000720:	af00      	add	r7, sp, #0
  int32_t timeout;
/* USER CODE END Boot_Mode_Sequence_0 */

/* USER CODE BEGIN Boot_Mode_Sequence_1 */
  /* Wait until CPU2 boots and enters in stop mode or timeout*/
  timeout = 0xFFFF;
 8000722:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8000726:	607b      	str	r3, [r7, #4]
  while((__HAL_RCC_GET_FLAG(RCC_FLAG_D2CKRDY) != RESET) && (timeout-- > 0));
 8000728:	bf00      	nop
 800072a:	4b24      	ldr	r3, [pc, #144]	; (80007bc <main+0xa0>)
 800072c:	681b      	ldr	r3, [r3, #0]
 800072e:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8000732:	2b00      	cmp	r3, #0
 8000734:	d004      	beq.n	8000740 <main+0x24>
 8000736:	687b      	ldr	r3, [r7, #4]
 8000738:	1e5a      	subs	r2, r3, #1
 800073a:	607a      	str	r2, [r7, #4]
 800073c:	2b00      	cmp	r3, #0
 800073e:	dcf4      	bgt.n	800072a <main+0xe>
  if ( timeout < 0 )
 8000740:	687b      	ldr	r3, [r7, #4]
 8000742:	2b00      	cmp	r3, #0
 8000744:	da01      	bge.n	800074a <main+0x2e>
  {
  Error_Handler();
 8000746:	f000 fa5f 	bl	8000c08 <Error_Handler>
  }
/* USER CODE END Boot_Mode_Sequence_1 */
  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800074a:	f000 fc95 	bl	8001078 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800074e:	f000 f837 	bl	80007c0 <SystemClock_Config>
/* USER CODE BEGIN Boot_Mode_Sequence_2 */
/* When system initialization is finished, Cortex-M7 will release Cortex-M4 by means of
HSEM notification */
/*HW semaphore Clock enable*/
__HAL_RCC_HSEM_CLK_ENABLE();
 8000752:	4b1a      	ldr	r3, [pc, #104]	; (80007bc <main+0xa0>)
 8000754:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000758:	4a18      	ldr	r2, [pc, #96]	; (80007bc <main+0xa0>)
 800075a:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 800075e:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8000762:	4b16      	ldr	r3, [pc, #88]	; (80007bc <main+0xa0>)
 8000764:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000768:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800076c:	603b      	str	r3, [r7, #0]
 800076e:	683b      	ldr	r3, [r7, #0]
/*Take HSEM */
HAL_HSEM_FastTake(HSEM_ID_0);
 8000770:	2000      	movs	r0, #0
 8000772:	f001 fc43 	bl	8001ffc <HAL_HSEM_FastTake>
/*Release HSEM in order to notify the CPU2(CM4)*/
HAL_HSEM_Release(HSEM_ID_0,0);
 8000776:	2100      	movs	r1, #0
 8000778:	2000      	movs	r0, #0
 800077a:	f001 fc59 	bl	8002030 <HAL_HSEM_Release>
/* wait until CPU2 wakes up from stop mode */
timeout = 0xFFFF;
 800077e:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8000782:	607b      	str	r3, [r7, #4]
while((__HAL_RCC_GET_FLAG(RCC_FLAG_D2CKRDY) == RESET) && (timeout-- > 0));
 8000784:	bf00      	nop
 8000786:	4b0d      	ldr	r3, [pc, #52]	; (80007bc <main+0xa0>)
 8000788:	681b      	ldr	r3, [r3, #0]
 800078a:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800078e:	2b00      	cmp	r3, #0
 8000790:	d104      	bne.n	800079c <main+0x80>
 8000792:	687b      	ldr	r3, [r7, #4]
 8000794:	1e5a      	subs	r2, r3, #1
 8000796:	607a      	str	r2, [r7, #4]
 8000798:	2b00      	cmp	r3, #0
 800079a:	dcf4      	bgt.n	8000786 <main+0x6a>
if ( timeout < 0 )
 800079c:	687b      	ldr	r3, [r7, #4]
 800079e:	2b00      	cmp	r3, #0
 80007a0:	da01      	bge.n	80007a6 <main+0x8a>
{
Error_Handler();
 80007a2:	f000 fa31 	bl	8000c08 <Error_Handler>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80007a6:	f000 f953 	bl	8000a50 <MX_GPIO_Init>
  MX_ETH_Init();
 80007aa:	f000 f887 	bl	80008bc <MX_ETH_Init>
  MX_USART3_UART_Init();
 80007ae:	f000 f8d1 	bl	8000954 <MX_USART3_UART_Init>
  MX_USB_OTG_FS_PCD_Init();
 80007b2:	f000 f91b 	bl	80009ec <MX_USB_OTG_FS_PCD_Init>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	cpp_main();
 80007b6:	f7ff ffa3 	bl	8000700 <cpp_main>
 80007ba:	e7fc      	b.n	80007b6 <main+0x9a>
 80007bc:	58024400 	.word	0x58024400

080007c0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80007c0:	b580      	push	{r7, lr}
 80007c2:	b09c      	sub	sp, #112	; 0x70
 80007c4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80007c6:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80007ca:	224c      	movs	r2, #76	; 0x4c
 80007cc:	2100      	movs	r1, #0
 80007ce:	4618      	mov	r0, r3
 80007d0:	f005 ffe6 	bl	80067a0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80007d4:	1d3b      	adds	r3, r7, #4
 80007d6:	2220      	movs	r2, #32
 80007d8:	2100      	movs	r1, #0
 80007da:	4618      	mov	r0, r3
 80007dc:	f005 ffe0 	bl	80067a0 <memset>

  /** Supply configuration update enable
  */
  HAL_PWREx_ConfigSupply(PWR_DIRECT_SMPS_SUPPLY);
 80007e0:	2004      	movs	r0, #4
 80007e2:	f001 fd81 	bl	80022e8 <HAL_PWREx_ConfigSupply>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 80007e6:	2300      	movs	r3, #0
 80007e8:	603b      	str	r3, [r7, #0]
 80007ea:	4b32      	ldr	r3, [pc, #200]	; (80008b4 <SystemClock_Config+0xf4>)
 80007ec:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80007ee:	4a31      	ldr	r2, [pc, #196]	; (80008b4 <SystemClock_Config+0xf4>)
 80007f0:	f023 0301 	bic.w	r3, r3, #1
 80007f4:	62d3      	str	r3, [r2, #44]	; 0x2c
 80007f6:	4b2f      	ldr	r3, [pc, #188]	; (80008b4 <SystemClock_Config+0xf4>)
 80007f8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80007fa:	f003 0301 	and.w	r3, r3, #1
 80007fe:	603b      	str	r3, [r7, #0]
 8000800:	4b2d      	ldr	r3, [pc, #180]	; (80008b8 <SystemClock_Config+0xf8>)
 8000802:	699b      	ldr	r3, [r3, #24]
 8000804:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8000808:	4a2b      	ldr	r2, [pc, #172]	; (80008b8 <SystemClock_Config+0xf8>)
 800080a:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800080e:	6193      	str	r3, [r2, #24]
 8000810:	4b29      	ldr	r3, [pc, #164]	; (80008b8 <SystemClock_Config+0xf8>)
 8000812:	699b      	ldr	r3, [r3, #24]
 8000814:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8000818:	603b      	str	r3, [r7, #0]
 800081a:	683b      	ldr	r3, [r7, #0]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 800081c:	bf00      	nop
 800081e:	4b26      	ldr	r3, [pc, #152]	; (80008b8 <SystemClock_Config+0xf8>)
 8000820:	699b      	ldr	r3, [r3, #24]
 8000822:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8000826:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800082a:	d1f8      	bne.n	800081e <SystemClock_Config+0x5e>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 800082c:	2301      	movs	r3, #1
 800082e:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 8000830:	f44f 23a0 	mov.w	r3, #327680	; 0x50000
 8000834:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000836:	2302      	movs	r3, #2
 8000838:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800083a:	2302      	movs	r3, #2
 800083c:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLM = 1;
 800083e:	2301      	movs	r3, #1
 8000840:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLN = 18;
 8000842:	2312      	movs	r3, #18
 8000844:	657b      	str	r3, [r7, #84]	; 0x54
  RCC_OscInitStruct.PLL.PLLP = 2;
 8000846:	2302      	movs	r3, #2
 8000848:	65bb      	str	r3, [r7, #88]	; 0x58
  RCC_OscInitStruct.PLL.PLLQ = 2;
 800084a:	2302      	movs	r3, #2
 800084c:	65fb      	str	r3, [r7, #92]	; 0x5c
  RCC_OscInitStruct.PLL.PLLR = 2;
 800084e:	2302      	movs	r3, #2
 8000850:	663b      	str	r3, [r7, #96]	; 0x60
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_3;
 8000852:	230c      	movs	r3, #12
 8000854:	667b      	str	r3, [r7, #100]	; 0x64
  RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOMEDIUM;
 8000856:	2302      	movs	r3, #2
 8000858:	66bb      	str	r3, [r7, #104]	; 0x68
  RCC_OscInitStruct.PLL.PLLFRACN = 6144;
 800085a:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 800085e:	66fb      	str	r3, [r7, #108]	; 0x6c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000860:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000864:	4618      	mov	r0, r3
 8000866:	f001 fda9 	bl	80023bc <HAL_RCC_OscConfig>
 800086a:	4603      	mov	r3, r0
 800086c:	2b00      	cmp	r3, #0
 800086e:	d001      	beq.n	8000874 <SystemClock_Config+0xb4>
  {
    Error_Handler();
 8000870:	f000 f9ca 	bl	8000c08 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000874:	233f      	movs	r3, #63	; 0x3f
 8000876:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_D3PCLK1|RCC_CLOCKTYPE_D1PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000878:	2303      	movs	r3, #3
 800087a:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 800087c:	2300      	movs	r3, #0
 800087e:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV1;
 8000880:	2300      	movs	r3, #0
 8000882:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV2;
 8000884:	2340      	movs	r3, #64	; 0x40
 8000886:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV2;
 8000888:	2340      	movs	r3, #64	; 0x40
 800088a:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV2;
 800088c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000890:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV2;
 8000892:	2340      	movs	r3, #64	; 0x40
 8000894:	623b      	str	r3, [r7, #32]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8000896:	1d3b      	adds	r3, r7, #4
 8000898:	2101      	movs	r1, #1
 800089a:	4618      	mov	r0, r3
 800089c:	f002 f9e8 	bl	8002c70 <HAL_RCC_ClockConfig>
 80008a0:	4603      	mov	r3, r0
 80008a2:	2b00      	cmp	r3, #0
 80008a4:	d001      	beq.n	80008aa <SystemClock_Config+0xea>
  {
    Error_Handler();
 80008a6:	f000 f9af 	bl	8000c08 <Error_Handler>
  }
}
 80008aa:	bf00      	nop
 80008ac:	3770      	adds	r7, #112	; 0x70
 80008ae:	46bd      	mov	sp, r7
 80008b0:	bd80      	pop	{r7, pc}
 80008b2:	bf00      	nop
 80008b4:	58000400 	.word	0x58000400
 80008b8:	58024800 	.word	0x58024800

080008bc <MX_ETH_Init>:
  * @brief ETH Initialization Function
  * @param None
  * @retval None
  */
static void MX_ETH_Init(void)
{
 80008bc:	b580      	push	{r7, lr}
 80008be:	af00      	add	r7, sp, #0
   static uint8_t MACAddr[6];

  /* USER CODE BEGIN ETH_Init 1 */

  /* USER CODE END ETH_Init 1 */
  heth.Instance = ETH;
 80008c0:	4b1e      	ldr	r3, [pc, #120]	; (800093c <MX_ETH_Init+0x80>)
 80008c2:	4a1f      	ldr	r2, [pc, #124]	; (8000940 <MX_ETH_Init+0x84>)
 80008c4:	601a      	str	r2, [r3, #0]
  MACAddr[0] = 0x00;
 80008c6:	4b1f      	ldr	r3, [pc, #124]	; (8000944 <MX_ETH_Init+0x88>)
 80008c8:	2200      	movs	r2, #0
 80008ca:	701a      	strb	r2, [r3, #0]
  MACAddr[1] = 0x80;
 80008cc:	4b1d      	ldr	r3, [pc, #116]	; (8000944 <MX_ETH_Init+0x88>)
 80008ce:	2280      	movs	r2, #128	; 0x80
 80008d0:	705a      	strb	r2, [r3, #1]
  MACAddr[2] = 0xE1;
 80008d2:	4b1c      	ldr	r3, [pc, #112]	; (8000944 <MX_ETH_Init+0x88>)
 80008d4:	22e1      	movs	r2, #225	; 0xe1
 80008d6:	709a      	strb	r2, [r3, #2]
  MACAddr[3] = 0x00;
 80008d8:	4b1a      	ldr	r3, [pc, #104]	; (8000944 <MX_ETH_Init+0x88>)
 80008da:	2200      	movs	r2, #0
 80008dc:	70da      	strb	r2, [r3, #3]
  MACAddr[4] = 0x00;
 80008de:	4b19      	ldr	r3, [pc, #100]	; (8000944 <MX_ETH_Init+0x88>)
 80008e0:	2200      	movs	r2, #0
 80008e2:	711a      	strb	r2, [r3, #4]
  MACAddr[5] = 0x00;
 80008e4:	4b17      	ldr	r3, [pc, #92]	; (8000944 <MX_ETH_Init+0x88>)
 80008e6:	2200      	movs	r2, #0
 80008e8:	715a      	strb	r2, [r3, #5]
  heth.Init.MACAddr = &MACAddr[0];
 80008ea:	4b14      	ldr	r3, [pc, #80]	; (800093c <MX_ETH_Init+0x80>)
 80008ec:	4a15      	ldr	r2, [pc, #84]	; (8000944 <MX_ETH_Init+0x88>)
 80008ee:	605a      	str	r2, [r3, #4]
  heth.Init.MediaInterface = HAL_ETH_RMII_MODE;
 80008f0:	4b12      	ldr	r3, [pc, #72]	; (800093c <MX_ETH_Init+0x80>)
 80008f2:	2201      	movs	r2, #1
 80008f4:	721a      	strb	r2, [r3, #8]
  heth.Init.TxDesc = DMATxDscrTab;
 80008f6:	4b11      	ldr	r3, [pc, #68]	; (800093c <MX_ETH_Init+0x80>)
 80008f8:	4a13      	ldr	r2, [pc, #76]	; (8000948 <MX_ETH_Init+0x8c>)
 80008fa:	60da      	str	r2, [r3, #12]
  heth.Init.RxDesc = DMARxDscrTab;
 80008fc:	4b0f      	ldr	r3, [pc, #60]	; (800093c <MX_ETH_Init+0x80>)
 80008fe:	4a13      	ldr	r2, [pc, #76]	; (800094c <MX_ETH_Init+0x90>)
 8000900:	611a      	str	r2, [r3, #16]
  heth.Init.RxBuffLen = 1524;
 8000902:	4b0e      	ldr	r3, [pc, #56]	; (800093c <MX_ETH_Init+0x80>)
 8000904:	f240 52f4 	movw	r2, #1524	; 0x5f4
 8000908:	615a      	str	r2, [r3, #20]

  /* USER CODE BEGIN MACADDRESS */

  /* USER CODE END MACADDRESS */

  if (HAL_ETH_Init(&heth) != HAL_OK)
 800090a:	480c      	ldr	r0, [pc, #48]	; (800093c <MX_ETH_Init+0x80>)
 800090c:	f000 fd6e 	bl	80013ec <HAL_ETH_Init>
 8000910:	4603      	mov	r3, r0
 8000912:	2b00      	cmp	r3, #0
 8000914:	d001      	beq.n	800091a <MX_ETH_Init+0x5e>
  {
    Error_Handler();
 8000916:	f000 f977 	bl	8000c08 <Error_Handler>
  }

  memset(&TxConfig, 0 , sizeof(ETH_TxPacketConfig));
 800091a:	2238      	movs	r2, #56	; 0x38
 800091c:	2100      	movs	r1, #0
 800091e:	480c      	ldr	r0, [pc, #48]	; (8000950 <MX_ETH_Init+0x94>)
 8000920:	f005 ff3e 	bl	80067a0 <memset>
  TxConfig.Attributes = ETH_TX_PACKETS_FEATURES_CSUM | ETH_TX_PACKETS_FEATURES_CRCPAD;
 8000924:	4b0a      	ldr	r3, [pc, #40]	; (8000950 <MX_ETH_Init+0x94>)
 8000926:	2221      	movs	r2, #33	; 0x21
 8000928:	601a      	str	r2, [r3, #0]
  TxConfig.ChecksumCtrl = ETH_CHECKSUM_IPHDR_PAYLOAD_INSERT_PHDR_CALC;
 800092a:	4b09      	ldr	r3, [pc, #36]	; (8000950 <MX_ETH_Init+0x94>)
 800092c:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 8000930:	615a      	str	r2, [r3, #20]
  TxConfig.CRCPadCtrl = ETH_CRC_PAD_INSERT;
 8000932:	4b07      	ldr	r3, [pc, #28]	; (8000950 <MX_ETH_Init+0x94>)
 8000934:	2200      	movs	r2, #0
 8000936:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN ETH_Init 2 */

  /* USER CODE END ETH_Init 2 */

}
 8000938:	bf00      	nop
 800093a:	bd80      	pop	{r7, pc}
 800093c:	24000124 	.word	0x24000124
 8000940:	40028000 	.word	0x40028000
 8000944:	24000774 	.word	0x24000774
 8000948:	24000070 	.word	0x24000070
 800094c:	24000010 	.word	0x24000010
 8000950:	240000ec 	.word	0x240000ec

08000954 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 8000954:	b580      	push	{r7, lr}
 8000956:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8000958:	4b22      	ldr	r3, [pc, #136]	; (80009e4 <MX_USART3_UART_Init+0x90>)
 800095a:	4a23      	ldr	r2, [pc, #140]	; (80009e8 <MX_USART3_UART_Init+0x94>)
 800095c:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 800095e:	4b21      	ldr	r3, [pc, #132]	; (80009e4 <MX_USART3_UART_Init+0x90>)
 8000960:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8000964:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8000966:	4b1f      	ldr	r3, [pc, #124]	; (80009e4 <MX_USART3_UART_Init+0x90>)
 8000968:	2200      	movs	r2, #0
 800096a:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 800096c:	4b1d      	ldr	r3, [pc, #116]	; (80009e4 <MX_USART3_UART_Init+0x90>)
 800096e:	2200      	movs	r2, #0
 8000970:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8000972:	4b1c      	ldr	r3, [pc, #112]	; (80009e4 <MX_USART3_UART_Init+0x90>)
 8000974:	2200      	movs	r2, #0
 8000976:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8000978:	4b1a      	ldr	r3, [pc, #104]	; (80009e4 <MX_USART3_UART_Init+0x90>)
 800097a:	220c      	movs	r2, #12
 800097c:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800097e:	4b19      	ldr	r3, [pc, #100]	; (80009e4 <MX_USART3_UART_Init+0x90>)
 8000980:	2200      	movs	r2, #0
 8000982:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8000984:	4b17      	ldr	r3, [pc, #92]	; (80009e4 <MX_USART3_UART_Init+0x90>)
 8000986:	2200      	movs	r2, #0
 8000988:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800098a:	4b16      	ldr	r3, [pc, #88]	; (80009e4 <MX_USART3_UART_Init+0x90>)
 800098c:	2200      	movs	r2, #0
 800098e:	621a      	str	r2, [r3, #32]
  huart3.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8000990:	4b14      	ldr	r3, [pc, #80]	; (80009e4 <MX_USART3_UART_Init+0x90>)
 8000992:	2200      	movs	r2, #0
 8000994:	625a      	str	r2, [r3, #36]	; 0x24
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000996:	4b13      	ldr	r3, [pc, #76]	; (80009e4 <MX_USART3_UART_Init+0x90>)
 8000998:	2200      	movs	r2, #0
 800099a:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart3) != HAL_OK)
 800099c:	4811      	ldr	r0, [pc, #68]	; (80009e4 <MX_USART3_UART_Init+0x90>)
 800099e:	f004 fb1f 	bl	8004fe0 <HAL_UART_Init>
 80009a2:	4603      	mov	r3, r0
 80009a4:	2b00      	cmp	r3, #0
 80009a6:	d001      	beq.n	80009ac <MX_USART3_UART_Init+0x58>
  {
    Error_Handler();
 80009a8:	f000 f92e 	bl	8000c08 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart3, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 80009ac:	2100      	movs	r1, #0
 80009ae:	480d      	ldr	r0, [pc, #52]	; (80009e4 <MX_USART3_UART_Init+0x90>)
 80009b0:	f005 fb21 	bl	8005ff6 <HAL_UARTEx_SetTxFifoThreshold>
 80009b4:	4603      	mov	r3, r0
 80009b6:	2b00      	cmp	r3, #0
 80009b8:	d001      	beq.n	80009be <MX_USART3_UART_Init+0x6a>
  {
    Error_Handler();
 80009ba:	f000 f925 	bl	8000c08 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart3, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 80009be:	2100      	movs	r1, #0
 80009c0:	4808      	ldr	r0, [pc, #32]	; (80009e4 <MX_USART3_UART_Init+0x90>)
 80009c2:	f005 fb56 	bl	8006072 <HAL_UARTEx_SetRxFifoThreshold>
 80009c6:	4603      	mov	r3, r0
 80009c8:	2b00      	cmp	r3, #0
 80009ca:	d001      	beq.n	80009d0 <MX_USART3_UART_Init+0x7c>
  {
    Error_Handler();
 80009cc:	f000 f91c 	bl	8000c08 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart3) != HAL_OK)
 80009d0:	4804      	ldr	r0, [pc, #16]	; (80009e4 <MX_USART3_UART_Init+0x90>)
 80009d2:	f005 fad7 	bl	8005f84 <HAL_UARTEx_DisableFifoMode>
 80009d6:	4603      	mov	r3, r0
 80009d8:	2b00      	cmp	r3, #0
 80009da:	d001      	beq.n	80009e0 <MX_USART3_UART_Init+0x8c>
  {
    Error_Handler();
 80009dc:	f000 f914 	bl	8000c08 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 80009e0:	bf00      	nop
 80009e2:	bd80      	pop	{r7, pc}
 80009e4:	240001d4 	.word	0x240001d4
 80009e8:	40004800 	.word	0x40004800

080009ec <MX_USB_OTG_FS_PCD_Init>:
  * @brief USB_OTG_FS Initialization Function
  * @param None
  * @retval None
  */
static void MX_USB_OTG_FS_PCD_Init(void)
{
 80009ec:	b580      	push	{r7, lr}
 80009ee:	af00      	add	r7, sp, #0
  /* USER CODE END USB_OTG_FS_Init 0 */

  /* USER CODE BEGIN USB_OTG_FS_Init 1 */

  /* USER CODE END USB_OTG_FS_Init 1 */
  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 80009f0:	4b15      	ldr	r3, [pc, #84]	; (8000a48 <MX_USB_OTG_FS_PCD_Init+0x5c>)
 80009f2:	4a16      	ldr	r2, [pc, #88]	; (8000a4c <MX_USB_OTG_FS_PCD_Init+0x60>)
 80009f4:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 9;
 80009f6:	4b14      	ldr	r3, [pc, #80]	; (8000a48 <MX_USB_OTG_FS_PCD_Init+0x5c>)
 80009f8:	2209      	movs	r2, #9
 80009fa:	605a      	str	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 80009fc:	4b12      	ldr	r3, [pc, #72]	; (8000a48 <MX_USB_OTG_FS_PCD_Init+0x5c>)
 80009fe:	2202      	movs	r2, #2
 8000a00:	611a      	str	r2, [r3, #16]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 8000a02:	4b11      	ldr	r3, [pc, #68]	; (8000a48 <MX_USB_OTG_FS_PCD_Init+0x5c>)
 8000a04:	2200      	movs	r2, #0
 8000a06:	60da      	str	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 8000a08:	4b0f      	ldr	r3, [pc, #60]	; (8000a48 <MX_USB_OTG_FS_PCD_Init+0x5c>)
 8000a0a:	2202      	movs	r2, #2
 8000a0c:	619a      	str	r2, [r3, #24]
  hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 8000a0e:	4b0e      	ldr	r3, [pc, #56]	; (8000a48 <MX_USB_OTG_FS_PCD_Init+0x5c>)
 8000a10:	2200      	movs	r2, #0
 8000a12:	61da      	str	r2, [r3, #28]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 8000a14:	4b0c      	ldr	r3, [pc, #48]	; (8000a48 <MX_USB_OTG_FS_PCD_Init+0x5c>)
 8000a16:	2200      	movs	r2, #0
 8000a18:	621a      	str	r2, [r3, #32]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 8000a1a:	4b0b      	ldr	r3, [pc, #44]	; (8000a48 <MX_USB_OTG_FS_PCD_Init+0x5c>)
 8000a1c:	2200      	movs	r2, #0
 8000a1e:	625a      	str	r2, [r3, #36]	; 0x24
  hpcd_USB_OTG_FS.Init.battery_charging_enable = ENABLE;
 8000a20:	4b09      	ldr	r3, [pc, #36]	; (8000a48 <MX_USB_OTG_FS_PCD_Init+0x5c>)
 8000a22:	2201      	movs	r2, #1
 8000a24:	629a      	str	r2, [r3, #40]	; 0x28
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = ENABLE;
 8000a26:	4b08      	ldr	r3, [pc, #32]	; (8000a48 <MX_USB_OTG_FS_PCD_Init+0x5c>)
 8000a28:	2201      	movs	r2, #1
 8000a2a:	62da      	str	r2, [r3, #44]	; 0x2c
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 8000a2c:	4b06      	ldr	r3, [pc, #24]	; (8000a48 <MX_USB_OTG_FS_PCD_Init+0x5c>)
 8000a2e:	2200      	movs	r2, #0
 8000a30:	631a      	str	r2, [r3, #48]	; 0x30
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 8000a32:	4805      	ldr	r0, [pc, #20]	; (8000a48 <MX_USB_OTG_FS_PCD_Init+0x5c>)
 8000a34:	f001 fb10 	bl	8002058 <HAL_PCD_Init>
 8000a38:	4603      	mov	r3, r0
 8000a3a:	2b00      	cmp	r3, #0
 8000a3c:	d001      	beq.n	8000a42 <MX_USB_OTG_FS_PCD_Init+0x56>
  {
    Error_Handler();
 8000a3e:	f000 f8e3 	bl	8000c08 <Error_Handler>
  }
  /* USER CODE BEGIN USB_OTG_FS_Init 2 */

  /* USER CODE END USB_OTG_FS_Init 2 */

}
 8000a42:	bf00      	nop
 8000a44:	bd80      	pop	{r7, pc}
 8000a46:	bf00      	nop
 8000a48:	24000268 	.word	0x24000268
 8000a4c:	40080000 	.word	0x40080000

08000a50 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000a50:	b580      	push	{r7, lr}
 8000a52:	b08c      	sub	sp, #48	; 0x30
 8000a54:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000a56:	f107 031c 	add.w	r3, r7, #28
 8000a5a:	2200      	movs	r2, #0
 8000a5c:	601a      	str	r2, [r3, #0]
 8000a5e:	605a      	str	r2, [r3, #4]
 8000a60:	609a      	str	r2, [r3, #8]
 8000a62:	60da      	str	r2, [r3, #12]
 8000a64:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000a66:	4b62      	ldr	r3, [pc, #392]	; (8000bf0 <MX_GPIO_Init+0x1a0>)
 8000a68:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000a6c:	4a60      	ldr	r2, [pc, #384]	; (8000bf0 <MX_GPIO_Init+0x1a0>)
 8000a6e:	f043 0304 	orr.w	r3, r3, #4
 8000a72:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8000a76:	4b5e      	ldr	r3, [pc, #376]	; (8000bf0 <MX_GPIO_Init+0x1a0>)
 8000a78:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000a7c:	f003 0304 	and.w	r3, r3, #4
 8000a80:	61bb      	str	r3, [r7, #24]
 8000a82:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000a84:	4b5a      	ldr	r3, [pc, #360]	; (8000bf0 <MX_GPIO_Init+0x1a0>)
 8000a86:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000a8a:	4a59      	ldr	r2, [pc, #356]	; (8000bf0 <MX_GPIO_Init+0x1a0>)
 8000a8c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000a90:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8000a94:	4b56      	ldr	r3, [pc, #344]	; (8000bf0 <MX_GPIO_Init+0x1a0>)
 8000a96:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000a9a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000a9e:	617b      	str	r3, [r7, #20]
 8000aa0:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000aa2:	4b53      	ldr	r3, [pc, #332]	; (8000bf0 <MX_GPIO_Init+0x1a0>)
 8000aa4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000aa8:	4a51      	ldr	r2, [pc, #324]	; (8000bf0 <MX_GPIO_Init+0x1a0>)
 8000aaa:	f043 0301 	orr.w	r3, r3, #1
 8000aae:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8000ab2:	4b4f      	ldr	r3, [pc, #316]	; (8000bf0 <MX_GPIO_Init+0x1a0>)
 8000ab4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000ab8:	f003 0301 	and.w	r3, r3, #1
 8000abc:	613b      	str	r3, [r7, #16]
 8000abe:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000ac0:	4b4b      	ldr	r3, [pc, #300]	; (8000bf0 <MX_GPIO_Init+0x1a0>)
 8000ac2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000ac6:	4a4a      	ldr	r2, [pc, #296]	; (8000bf0 <MX_GPIO_Init+0x1a0>)
 8000ac8:	f043 0302 	orr.w	r3, r3, #2
 8000acc:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8000ad0:	4b47      	ldr	r3, [pc, #284]	; (8000bf0 <MX_GPIO_Init+0x1a0>)
 8000ad2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000ad6:	f003 0302 	and.w	r3, r3, #2
 8000ada:	60fb      	str	r3, [r7, #12]
 8000adc:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000ade:	4b44      	ldr	r3, [pc, #272]	; (8000bf0 <MX_GPIO_Init+0x1a0>)
 8000ae0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000ae4:	4a42      	ldr	r2, [pc, #264]	; (8000bf0 <MX_GPIO_Init+0x1a0>)
 8000ae6:	f043 0308 	orr.w	r3, r3, #8
 8000aea:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8000aee:	4b40      	ldr	r3, [pc, #256]	; (8000bf0 <MX_GPIO_Init+0x1a0>)
 8000af0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000af4:	f003 0308 	and.w	r3, r3, #8
 8000af8:	60bb      	str	r3, [r7, #8]
 8000afa:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8000afc:	4b3c      	ldr	r3, [pc, #240]	; (8000bf0 <MX_GPIO_Init+0x1a0>)
 8000afe:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000b02:	4a3b      	ldr	r2, [pc, #236]	; (8000bf0 <MX_GPIO_Init+0x1a0>)
 8000b04:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8000b08:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8000b0c:	4b38      	ldr	r3, [pc, #224]	; (8000bf0 <MX_GPIO_Init+0x1a0>)
 8000b0e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000b12:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8000b16:	607b      	str	r3, [r7, #4]
 8000b18:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8000b1a:	4b35      	ldr	r3, [pc, #212]	; (8000bf0 <MX_GPIO_Init+0x1a0>)
 8000b1c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000b20:	4a33      	ldr	r2, [pc, #204]	; (8000bf0 <MX_GPIO_Init+0x1a0>)
 8000b22:	f043 0310 	orr.w	r3, r3, #16
 8000b26:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8000b2a:	4b31      	ldr	r3, [pc, #196]	; (8000bf0 <MX_GPIO_Init+0x1a0>)
 8000b2c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000b30:	f003 0310 	and.w	r3, r3, #16
 8000b34:	603b      	str	r3, [r7, #0]
 8000b36:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LD1_Pin|LD3_Pin, GPIO_PIN_RESET);
 8000b38:	2200      	movs	r2, #0
 8000b3a:	f244 0101 	movw	r1, #16385	; 0x4001
 8000b3e:	482d      	ldr	r0, [pc, #180]	; (8000bf4 <MX_GPIO_Init+0x1a4>)
 8000b40:	f001 fa28 	bl	8001f94 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(USB_OTG_FS_PWR_EN_GPIO_Port, USB_OTG_FS_PWR_EN_Pin, GPIO_PIN_RESET);
 8000b44:	2200      	movs	r2, #0
 8000b46:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000b4a:	482b      	ldr	r0, [pc, #172]	; (8000bf8 <MX_GPIO_Init+0x1a8>)
 8000b4c:	f001 fa22 	bl	8001f94 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8000b50:	2200      	movs	r2, #0
 8000b52:	2102      	movs	r1, #2
 8000b54:	4829      	ldr	r0, [pc, #164]	; (8000bfc <MX_GPIO_Init+0x1ac>)
 8000b56:	f001 fa1d 	bl	8001f94 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8000b5a:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000b5e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000b60:	2300      	movs	r3, #0
 8000b62:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b64:	2300      	movs	r3, #0
 8000b66:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8000b68:	f107 031c 	add.w	r3, r7, #28
 8000b6c:	4619      	mov	r1, r3
 8000b6e:	4824      	ldr	r0, [pc, #144]	; (8000c00 <MX_GPIO_Init+0x1b0>)
 8000b70:	f001 f860 	bl	8001c34 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD1_Pin LD3_Pin */
  GPIO_InitStruct.Pin = LD1_Pin|LD3_Pin;
 8000b74:	f244 0301 	movw	r3, #16385	; 0x4001
 8000b78:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000b7a:	2301      	movs	r3, #1
 8000b7c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b7e:	2300      	movs	r3, #0
 8000b80:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000b82:	2300      	movs	r3, #0
 8000b84:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000b86:	f107 031c 	add.w	r3, r7, #28
 8000b8a:	4619      	mov	r1, r3
 8000b8c:	4819      	ldr	r0, [pc, #100]	; (8000bf4 <MX_GPIO_Init+0x1a4>)
 8000b8e:	f001 f851 	bl	8001c34 <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_OTG_FS_PWR_EN_Pin */
  GPIO_InitStruct.Pin = USB_OTG_FS_PWR_EN_Pin;
 8000b92:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000b96:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000b98:	2301      	movs	r3, #1
 8000b9a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b9c:	2300      	movs	r3, #0
 8000b9e:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ba0:	2300      	movs	r3, #0
 8000ba2:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(USB_OTG_FS_PWR_EN_GPIO_Port, &GPIO_InitStruct);
 8000ba4:	f107 031c 	add.w	r3, r7, #28
 8000ba8:	4619      	mov	r1, r3
 8000baa:	4813      	ldr	r0, [pc, #76]	; (8000bf8 <MX_GPIO_Init+0x1a8>)
 8000bac:	f001 f842 	bl	8001c34 <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_OTG_FS_OVCR_Pin */
  GPIO_InitStruct.Pin = USB_OTG_FS_OVCR_Pin;
 8000bb0:	2380      	movs	r3, #128	; 0x80
 8000bb2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000bb4:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 8000bb8:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000bba:	2300      	movs	r3, #0
 8000bbc:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(USB_OTG_FS_OVCR_GPIO_Port, &GPIO_InitStruct);
 8000bbe:	f107 031c 	add.w	r3, r7, #28
 8000bc2:	4619      	mov	r1, r3
 8000bc4:	480f      	ldr	r0, [pc, #60]	; (8000c04 <MX_GPIO_Init+0x1b4>)
 8000bc6:	f001 f835 	bl	8001c34 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 8000bca:	2302      	movs	r3, #2
 8000bcc:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000bce:	2301      	movs	r3, #1
 8000bd0:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000bd2:	2300      	movs	r3, #0
 8000bd4:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000bd6:	2300      	movs	r3, #0
 8000bd8:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8000bda:	f107 031c 	add.w	r3, r7, #28
 8000bde:	4619      	mov	r1, r3
 8000be0:	4806      	ldr	r0, [pc, #24]	; (8000bfc <MX_GPIO_Init+0x1ac>)
 8000be2:	f001 f827 	bl	8001c34 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8000be6:	bf00      	nop
 8000be8:	3730      	adds	r7, #48	; 0x30
 8000bea:	46bd      	mov	sp, r7
 8000bec:	bd80      	pop	{r7, pc}
 8000bee:	bf00      	nop
 8000bf0:	58024400 	.word	0x58024400
 8000bf4:	58020400 	.word	0x58020400
 8000bf8:	58020c00 	.word	0x58020c00
 8000bfc:	58021000 	.word	0x58021000
 8000c00:	58020800 	.word	0x58020800
 8000c04:	58021800 	.word	0x58021800

08000c08 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000c08:	b480      	push	{r7}
 8000c0a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000c0c:	b672      	cpsid	i
}
 8000c0e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000c10:	e7fe      	b.n	8000c10 <Error_Handler+0x8>
	...

08000c14 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000c14:	b480      	push	{r7}
 8000c16:	b083      	sub	sp, #12
 8000c18:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000c1a:	4b0a      	ldr	r3, [pc, #40]	; (8000c44 <HAL_MspInit+0x30>)
 8000c1c:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8000c20:	4a08      	ldr	r2, [pc, #32]	; (8000c44 <HAL_MspInit+0x30>)
 8000c22:	f043 0302 	orr.w	r3, r3, #2
 8000c26:	f8c2 30f4 	str.w	r3, [r2, #244]	; 0xf4
 8000c2a:	4b06      	ldr	r3, [pc, #24]	; (8000c44 <HAL_MspInit+0x30>)
 8000c2c:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8000c30:	f003 0302 	and.w	r3, r3, #2
 8000c34:	607b      	str	r3, [r7, #4]
 8000c36:	687b      	ldr	r3, [r7, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000c38:	bf00      	nop
 8000c3a:	370c      	adds	r7, #12
 8000c3c:	46bd      	mov	sp, r7
 8000c3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c42:	4770      	bx	lr
 8000c44:	58024400 	.word	0x58024400

08000c48 <HAL_ETH_MspInit>:
* This function configures the hardware resources used in this example
* @param heth: ETH handle pointer
* @retval None
*/
void HAL_ETH_MspInit(ETH_HandleTypeDef* heth)
{
 8000c48:	b580      	push	{r7, lr}
 8000c4a:	b08e      	sub	sp, #56	; 0x38
 8000c4c:	af00      	add	r7, sp, #0
 8000c4e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000c50:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000c54:	2200      	movs	r2, #0
 8000c56:	601a      	str	r2, [r3, #0]
 8000c58:	605a      	str	r2, [r3, #4]
 8000c5a:	609a      	str	r2, [r3, #8]
 8000c5c:	60da      	str	r2, [r3, #12]
 8000c5e:	611a      	str	r2, [r3, #16]
  if(heth->Instance==ETH)
 8000c60:	687b      	ldr	r3, [r7, #4]
 8000c62:	681b      	ldr	r3, [r3, #0]
 8000c64:	4a59      	ldr	r2, [pc, #356]	; (8000dcc <HAL_ETH_MspInit+0x184>)
 8000c66:	4293      	cmp	r3, r2
 8000c68:	f040 80ab 	bne.w	8000dc2 <HAL_ETH_MspInit+0x17a>
  {
  /* USER CODE BEGIN ETH_MspInit 0 */

  /* USER CODE END ETH_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ETH1MAC_CLK_ENABLE();
 8000c6c:	4b58      	ldr	r3, [pc, #352]	; (8000dd0 <HAL_ETH_MspInit+0x188>)
 8000c6e:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 8000c72:	4a57      	ldr	r2, [pc, #348]	; (8000dd0 <HAL_ETH_MspInit+0x188>)
 8000c74:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8000c78:	f8c2 30d8 	str.w	r3, [r2, #216]	; 0xd8
 8000c7c:	4b54      	ldr	r3, [pc, #336]	; (8000dd0 <HAL_ETH_MspInit+0x188>)
 8000c7e:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 8000c82:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8000c86:	623b      	str	r3, [r7, #32]
 8000c88:	6a3b      	ldr	r3, [r7, #32]
    __HAL_RCC_ETH1TX_CLK_ENABLE();
 8000c8a:	4b51      	ldr	r3, [pc, #324]	; (8000dd0 <HAL_ETH_MspInit+0x188>)
 8000c8c:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 8000c90:	4a4f      	ldr	r2, [pc, #316]	; (8000dd0 <HAL_ETH_MspInit+0x188>)
 8000c92:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000c96:	f8c2 30d8 	str.w	r3, [r2, #216]	; 0xd8
 8000c9a:	4b4d      	ldr	r3, [pc, #308]	; (8000dd0 <HAL_ETH_MspInit+0x188>)
 8000c9c:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 8000ca0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000ca4:	61fb      	str	r3, [r7, #28]
 8000ca6:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_ETH1RX_CLK_ENABLE();
 8000ca8:	4b49      	ldr	r3, [pc, #292]	; (8000dd0 <HAL_ETH_MspInit+0x188>)
 8000caa:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 8000cae:	4a48      	ldr	r2, [pc, #288]	; (8000dd0 <HAL_ETH_MspInit+0x188>)
 8000cb0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000cb4:	f8c2 30d8 	str.w	r3, [r2, #216]	; 0xd8
 8000cb8:	4b45      	ldr	r3, [pc, #276]	; (8000dd0 <HAL_ETH_MspInit+0x188>)
 8000cba:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 8000cbe:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000cc2:	61bb      	str	r3, [r7, #24]
 8000cc4:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000cc6:	4b42      	ldr	r3, [pc, #264]	; (8000dd0 <HAL_ETH_MspInit+0x188>)
 8000cc8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000ccc:	4a40      	ldr	r2, [pc, #256]	; (8000dd0 <HAL_ETH_MspInit+0x188>)
 8000cce:	f043 0304 	orr.w	r3, r3, #4
 8000cd2:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8000cd6:	4b3e      	ldr	r3, [pc, #248]	; (8000dd0 <HAL_ETH_MspInit+0x188>)
 8000cd8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000cdc:	f003 0304 	and.w	r3, r3, #4
 8000ce0:	617b      	str	r3, [r7, #20]
 8000ce2:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000ce4:	4b3a      	ldr	r3, [pc, #232]	; (8000dd0 <HAL_ETH_MspInit+0x188>)
 8000ce6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000cea:	4a39      	ldr	r2, [pc, #228]	; (8000dd0 <HAL_ETH_MspInit+0x188>)
 8000cec:	f043 0301 	orr.w	r3, r3, #1
 8000cf0:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8000cf4:	4b36      	ldr	r3, [pc, #216]	; (8000dd0 <HAL_ETH_MspInit+0x188>)
 8000cf6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000cfa:	f003 0301 	and.w	r3, r3, #1
 8000cfe:	613b      	str	r3, [r7, #16]
 8000d00:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000d02:	4b33      	ldr	r3, [pc, #204]	; (8000dd0 <HAL_ETH_MspInit+0x188>)
 8000d04:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000d08:	4a31      	ldr	r2, [pc, #196]	; (8000dd0 <HAL_ETH_MspInit+0x188>)
 8000d0a:	f043 0302 	orr.w	r3, r3, #2
 8000d0e:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8000d12:	4b2f      	ldr	r3, [pc, #188]	; (8000dd0 <HAL_ETH_MspInit+0x188>)
 8000d14:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000d18:	f003 0302 	and.w	r3, r3, #2
 8000d1c:	60fb      	str	r3, [r7, #12]
 8000d1e:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOG_CLK_ENABLE();
 8000d20:	4b2b      	ldr	r3, [pc, #172]	; (8000dd0 <HAL_ETH_MspInit+0x188>)
 8000d22:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000d26:	4a2a      	ldr	r2, [pc, #168]	; (8000dd0 <HAL_ETH_MspInit+0x188>)
 8000d28:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8000d2c:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8000d30:	4b27      	ldr	r3, [pc, #156]	; (8000dd0 <HAL_ETH_MspInit+0x188>)
 8000d32:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000d36:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8000d3a:	60bb      	str	r3, [r7, #8]
 8000d3c:	68bb      	ldr	r3, [r7, #8]
    PC5     ------> ETH_RXD1
    PB13     ------> ETH_TXD1
    PG11     ------> ETH_TX_EN
    PG13     ------> ETH_TXD0
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_4|GPIO_PIN_5;
 8000d3e:	2332      	movs	r3, #50	; 0x32
 8000d40:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000d42:	2302      	movs	r3, #2
 8000d44:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d46:	2300      	movs	r3, #0
 8000d48:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000d4a:	2300      	movs	r3, #0
 8000d4c:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8000d4e:	230b      	movs	r3, #11
 8000d50:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000d52:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000d56:	4619      	mov	r1, r3
 8000d58:	481e      	ldr	r0, [pc, #120]	; (8000dd4 <HAL_ETH_MspInit+0x18c>)
 8000d5a:	f000 ff6b 	bl	8001c34 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_7;
 8000d5e:	2386      	movs	r3, #134	; 0x86
 8000d60:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000d62:	2302      	movs	r3, #2
 8000d64:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d66:	2300      	movs	r3, #0
 8000d68:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000d6a:	2300      	movs	r3, #0
 8000d6c:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8000d6e:	230b      	movs	r3, #11
 8000d70:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000d72:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000d76:	4619      	mov	r1, r3
 8000d78:	4817      	ldr	r0, [pc, #92]	; (8000dd8 <HAL_ETH_MspInit+0x190>)
 8000d7a:	f000 ff5b 	bl	8001c34 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_13;
 8000d7e:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000d82:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000d84:	2302      	movs	r3, #2
 8000d86:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d88:	2300      	movs	r3, #0
 8000d8a:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000d8c:	2300      	movs	r3, #0
 8000d8e:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8000d90:	230b      	movs	r3, #11
 8000d92:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000d94:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000d98:	4619      	mov	r1, r3
 8000d9a:	4810      	ldr	r0, [pc, #64]	; (8000ddc <HAL_ETH_MspInit+0x194>)
 8000d9c:	f000 ff4a 	bl	8001c34 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_13;
 8000da0:	f44f 5320 	mov.w	r3, #10240	; 0x2800
 8000da4:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000da6:	2302      	movs	r3, #2
 8000da8:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000daa:	2300      	movs	r3, #0
 8000dac:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000dae:	2300      	movs	r3, #0
 8000db0:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8000db2:	230b      	movs	r3, #11
 8000db4:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8000db6:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000dba:	4619      	mov	r1, r3
 8000dbc:	4808      	ldr	r0, [pc, #32]	; (8000de0 <HAL_ETH_MspInit+0x198>)
 8000dbe:	f000 ff39 	bl	8001c34 <HAL_GPIO_Init>
  /* USER CODE BEGIN ETH_MspInit 1 */

  /* USER CODE END ETH_MspInit 1 */
  }

}
 8000dc2:	bf00      	nop
 8000dc4:	3738      	adds	r7, #56	; 0x38
 8000dc6:	46bd      	mov	sp, r7
 8000dc8:	bd80      	pop	{r7, pc}
 8000dca:	bf00      	nop
 8000dcc:	40028000 	.word	0x40028000
 8000dd0:	58024400 	.word	0x58024400
 8000dd4:	58020800 	.word	0x58020800
 8000dd8:	58020000 	.word	0x58020000
 8000ddc:	58020400 	.word	0x58020400
 8000de0:	58021800 	.word	0x58021800

08000de4 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000de4:	b580      	push	{r7, lr}
 8000de6:	b0ba      	sub	sp, #232	; 0xe8
 8000de8:	af00      	add	r7, sp, #0
 8000dea:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000dec:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 8000df0:	2200      	movs	r2, #0
 8000df2:	601a      	str	r2, [r3, #0]
 8000df4:	605a      	str	r2, [r3, #4]
 8000df6:	609a      	str	r2, [r3, #8]
 8000df8:	60da      	str	r2, [r3, #12]
 8000dfa:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000dfc:	f107 0310 	add.w	r3, r7, #16
 8000e00:	22c0      	movs	r2, #192	; 0xc0
 8000e02:	2100      	movs	r1, #0
 8000e04:	4618      	mov	r0, r3
 8000e06:	f005 fccb 	bl	80067a0 <memset>
  if(huart->Instance==USART3)
 8000e0a:	687b      	ldr	r3, [r7, #4]
 8000e0c:	681b      	ldr	r3, [r3, #0]
 8000e0e:	4a27      	ldr	r2, [pc, #156]	; (8000eac <HAL_UART_MspInit+0xc8>)
 8000e10:	4293      	cmp	r3, r2
 8000e12:	d146      	bne.n	8000ea2 <HAL_UART_MspInit+0xbe>

  /* USER CODE END USART3_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 8000e14:	f04f 0202 	mov.w	r2, #2
 8000e18:	f04f 0300 	mov.w	r3, #0
 8000e1c:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInitStruct.Usart234578ClockSelection = RCC_USART234578CLKSOURCE_D2PCLK1;
 8000e20:	2300      	movs	r3, #0
 8000e22:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000e26:	f107 0310 	add.w	r3, r7, #16
 8000e2a:	4618      	mov	r0, r3
 8000e2c:	f002 faac 	bl	8003388 <HAL_RCCEx_PeriphCLKConfig>
 8000e30:	4603      	mov	r3, r0
 8000e32:	2b00      	cmp	r3, #0
 8000e34:	d001      	beq.n	8000e3a <HAL_UART_MspInit+0x56>
    {
      Error_Handler();
 8000e36:	f7ff fee7 	bl	8000c08 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 8000e3a:	4b1d      	ldr	r3, [pc, #116]	; (8000eb0 <HAL_UART_MspInit+0xcc>)
 8000e3c:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8000e40:	4a1b      	ldr	r2, [pc, #108]	; (8000eb0 <HAL_UART_MspInit+0xcc>)
 8000e42:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8000e46:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
 8000e4a:	4b19      	ldr	r3, [pc, #100]	; (8000eb0 <HAL_UART_MspInit+0xcc>)
 8000e4c:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8000e50:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8000e54:	60fb      	str	r3, [r7, #12]
 8000e56:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8000e58:	4b15      	ldr	r3, [pc, #84]	; (8000eb0 <HAL_UART_MspInit+0xcc>)
 8000e5a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000e5e:	4a14      	ldr	r2, [pc, #80]	; (8000eb0 <HAL_UART_MspInit+0xcc>)
 8000e60:	f043 0308 	orr.w	r3, r3, #8
 8000e64:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8000e68:	4b11      	ldr	r3, [pc, #68]	; (8000eb0 <HAL_UART_MspInit+0xcc>)
 8000e6a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000e6e:	f003 0308 	and.w	r3, r3, #8
 8000e72:	60bb      	str	r3, [r7, #8]
 8000e74:	68bb      	ldr	r3, [r7, #8]
    /**USART3 GPIO Configuration
    PD8     ------> USART3_TX
    PD9     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = STLINK_RX_Pin|STLINK_TX_Pin;
 8000e76:	f44f 7340 	mov.w	r3, #768	; 0x300
 8000e7a:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000e7e:	2302      	movs	r3, #2
 8000e80:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e84:	2300      	movs	r3, #0
 8000e86:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000e8a:	2300      	movs	r3, #0
 8000e8c:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8000e90:	2307      	movs	r3, #7
 8000e92:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000e96:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 8000e9a:	4619      	mov	r1, r3
 8000e9c:	4805      	ldr	r0, [pc, #20]	; (8000eb4 <HAL_UART_MspInit+0xd0>)
 8000e9e:	f000 fec9 	bl	8001c34 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 8000ea2:	bf00      	nop
 8000ea4:	37e8      	adds	r7, #232	; 0xe8
 8000ea6:	46bd      	mov	sp, r7
 8000ea8:	bd80      	pop	{r7, pc}
 8000eaa:	bf00      	nop
 8000eac:	40004800 	.word	0x40004800
 8000eb0:	58024400 	.word	0x58024400
 8000eb4:	58020c00 	.word	0x58020c00

08000eb8 <HAL_PCD_MspInit>:
* This function configures the hardware resources used in this example
* @param hpcd: PCD handle pointer
* @retval None
*/
void HAL_PCD_MspInit(PCD_HandleTypeDef* hpcd)
{
 8000eb8:	b580      	push	{r7, lr}
 8000eba:	b0ba      	sub	sp, #232	; 0xe8
 8000ebc:	af00      	add	r7, sp, #0
 8000ebe:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000ec0:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 8000ec4:	2200      	movs	r2, #0
 8000ec6:	601a      	str	r2, [r3, #0]
 8000ec8:	605a      	str	r2, [r3, #4]
 8000eca:	609a      	str	r2, [r3, #8]
 8000ecc:	60da      	str	r2, [r3, #12]
 8000ece:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000ed0:	f107 0310 	add.w	r3, r7, #16
 8000ed4:	22c0      	movs	r2, #192	; 0xc0
 8000ed6:	2100      	movs	r1, #0
 8000ed8:	4618      	mov	r0, r3
 8000eda:	f005 fc61 	bl	80067a0 <memset>
  if(hpcd->Instance==USB_OTG_FS)
 8000ede:	687b      	ldr	r3, [r7, #4]
 8000ee0:	681b      	ldr	r3, [r3, #0]
 8000ee2:	4a38      	ldr	r2, [pc, #224]	; (8000fc4 <HAL_PCD_MspInit+0x10c>)
 8000ee4:	4293      	cmp	r3, r2
 8000ee6:	d169      	bne.n	8000fbc <HAL_PCD_MspInit+0x104>

  /* USER CODE END USB_OTG_FS_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USB;
 8000ee8:	f44f 2280 	mov.w	r2, #262144	; 0x40000
 8000eec:	f04f 0300 	mov.w	r3, #0
 8000ef0:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInitStruct.PLL3.PLL3M = 1;
 8000ef4:	2301      	movs	r3, #1
 8000ef6:	63bb      	str	r3, [r7, #56]	; 0x38
    PeriphClkInitStruct.PLL3.PLL3N = 18;
 8000ef8:	2312      	movs	r3, #18
 8000efa:	63fb      	str	r3, [r7, #60]	; 0x3c
    PeriphClkInitStruct.PLL3.PLL3P = 2;
 8000efc:	2302      	movs	r3, #2
 8000efe:	643b      	str	r3, [r7, #64]	; 0x40
    PeriphClkInitStruct.PLL3.PLL3Q = 3;
 8000f00:	2303      	movs	r3, #3
 8000f02:	647b      	str	r3, [r7, #68]	; 0x44
    PeriphClkInitStruct.PLL3.PLL3R = 2;
 8000f04:	2302      	movs	r3, #2
 8000f06:	64bb      	str	r3, [r7, #72]	; 0x48
    PeriphClkInitStruct.PLL3.PLL3RGE = RCC_PLL3VCIRANGE_3;
 8000f08:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8000f0c:	64fb      	str	r3, [r7, #76]	; 0x4c
    PeriphClkInitStruct.PLL3.PLL3FRACN = 6144;
 8000f0e:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 8000f12:	657b      	str	r3, [r7, #84]	; 0x54
    PeriphClkInitStruct.UsbClockSelection = RCC_USBCLKSOURCE_PLL3;
 8000f14:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8000f18:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000f1c:	f107 0310 	add.w	r3, r7, #16
 8000f20:	4618      	mov	r0, r3
 8000f22:	f002 fa31 	bl	8003388 <HAL_RCCEx_PeriphCLKConfig>
 8000f26:	4603      	mov	r3, r0
 8000f28:	2b00      	cmp	r3, #0
 8000f2a:	d001      	beq.n	8000f30 <HAL_PCD_MspInit+0x78>
    {
      Error_Handler();
 8000f2c:	f7ff fe6c 	bl	8000c08 <Error_Handler>
    }

  /** Enable USB Voltage detector
  */
    HAL_PWREx_EnableUSBVoltageDetector();
 8000f30:	f001 fa34 	bl	800239c <HAL_PWREx_EnableUSBVoltageDetector>

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000f34:	4b24      	ldr	r3, [pc, #144]	; (8000fc8 <HAL_PCD_MspInit+0x110>)
 8000f36:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000f3a:	4a23      	ldr	r2, [pc, #140]	; (8000fc8 <HAL_PCD_MspInit+0x110>)
 8000f3c:	f043 0301 	orr.w	r3, r3, #1
 8000f40:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8000f44:	4b20      	ldr	r3, [pc, #128]	; (8000fc8 <HAL_PCD_MspInit+0x110>)
 8000f46:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000f4a:	f003 0301 	and.w	r3, r3, #1
 8000f4e:	60fb      	str	r3, [r7, #12]
 8000f50:	68fb      	ldr	r3, [r7, #12]
    PA8     ------> USB_OTG_FS_SOF
    PA9     ------> USB_OTG_FS_VBUS
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_11|GPIO_PIN_12;
 8000f52:	f44f 53c8 	mov.w	r3, #6400	; 0x1900
 8000f56:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000f5a:	2302      	movs	r3, #2
 8000f5c:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f60:	2300      	movs	r3, #0
 8000f62:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000f66:	2300      	movs	r3, #0
 8000f68:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG1_FS;
 8000f6c:	230a      	movs	r3, #10
 8000f6e:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000f72:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 8000f76:	4619      	mov	r1, r3
 8000f78:	4814      	ldr	r0, [pc, #80]	; (8000fcc <HAL_PCD_MspInit+0x114>)
 8000f7a:	f000 fe5b 	bl	8001c34 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8000f7e:	f44f 7300 	mov.w	r3, #512	; 0x200
 8000f82:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000f86:	2300      	movs	r3, #0
 8000f88:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f8c:	2300      	movs	r3, #0
 8000f8e:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000f92:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 8000f96:	4619      	mov	r1, r3
 8000f98:	480c      	ldr	r0, [pc, #48]	; (8000fcc <HAL_PCD_MspInit+0x114>)
 8000f9a:	f000 fe4b 	bl	8001c34 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 8000f9e:	4b0a      	ldr	r3, [pc, #40]	; (8000fc8 <HAL_PCD_MspInit+0x110>)
 8000fa0:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 8000fa4:	4a08      	ldr	r2, [pc, #32]	; (8000fc8 <HAL_PCD_MspInit+0x110>)
 8000fa6:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8000faa:	f8c2 30d8 	str.w	r3, [r2, #216]	; 0xd8
 8000fae:	4b06      	ldr	r3, [pc, #24]	; (8000fc8 <HAL_PCD_MspInit+0x110>)
 8000fb0:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 8000fb4:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8000fb8:	60bb      	str	r3, [r7, #8]
 8000fba:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }

}
 8000fbc:	bf00      	nop
 8000fbe:	37e8      	adds	r7, #232	; 0xe8
 8000fc0:	46bd      	mov	sp, r7
 8000fc2:	bd80      	pop	{r7, pc}
 8000fc4:	40080000 	.word	0x40080000
 8000fc8:	58024400 	.word	0x58024400
 8000fcc:	58020000 	.word	0x58020000

08000fd0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000fd0:	b480      	push	{r7}
 8000fd2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000fd4:	e7fe      	b.n	8000fd4 <NMI_Handler+0x4>

08000fd6 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000fd6:	b480      	push	{r7}
 8000fd8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000fda:	e7fe      	b.n	8000fda <HardFault_Handler+0x4>

08000fdc <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000fdc:	b480      	push	{r7}
 8000fde:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000fe0:	e7fe      	b.n	8000fe0 <MemManage_Handler+0x4>

08000fe2 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000fe2:	b480      	push	{r7}
 8000fe4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000fe6:	e7fe      	b.n	8000fe6 <BusFault_Handler+0x4>

08000fe8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000fe8:	b480      	push	{r7}
 8000fea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000fec:	e7fe      	b.n	8000fec <UsageFault_Handler+0x4>

08000fee <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000fee:	b480      	push	{r7}
 8000ff0:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000ff2:	bf00      	nop
 8000ff4:	46bd      	mov	sp, r7
 8000ff6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ffa:	4770      	bx	lr

08000ffc <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000ffc:	b480      	push	{r7}
 8000ffe:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001000:	bf00      	nop
 8001002:	46bd      	mov	sp, r7
 8001004:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001008:	4770      	bx	lr

0800100a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800100a:	b480      	push	{r7}
 800100c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800100e:	bf00      	nop
 8001010:	46bd      	mov	sp, r7
 8001012:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001016:	4770      	bx	lr

08001018 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001018:	b580      	push	{r7, lr}
 800101a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800101c:	f000 f89e 	bl	800115c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001020:	bf00      	nop
 8001022:	bd80      	pop	{r7, pc}

08001024 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack      /* set stack pointer */
 8001024:	f8df d034 	ldr.w	sp, [pc, #52]	; 800105c <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit
 8001028:	f7ff fad4 	bl	80005d4 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800102c:	480c      	ldr	r0, [pc, #48]	; (8001060 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 800102e:	490d      	ldr	r1, [pc, #52]	; (8001064 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001030:	4a0d      	ldr	r2, [pc, #52]	; (8001068 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8001032:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001034:	e002      	b.n	800103c <LoopCopyDataInit>

08001036 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001036:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001038:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800103a:	3304      	adds	r3, #4

0800103c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800103c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800103e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001040:	d3f9      	bcc.n	8001036 <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001042:	4a0a      	ldr	r2, [pc, #40]	; (800106c <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001044:	4c0a      	ldr	r4, [pc, #40]	; (8001070 <LoopFillZerobss+0x22>)
  movs r3, #0
 8001046:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001048:	e001      	b.n	800104e <LoopFillZerobss>

0800104a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800104a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800104c:	3204      	adds	r2, #4

0800104e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800104e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001050:	d3fb      	bcc.n	800104a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001052:	f005 fbad 	bl	80067b0 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001056:	f7ff fb61 	bl	800071c <main>
  bx  lr
 800105a:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 800105c:	24080000 	.word	0x24080000
  ldr r0, =_sdata
 8001060:	24000000 	.word	0x24000000
  ldr r1, =_edata
 8001064:	24000010 	.word	0x24000010
  ldr r2, =_sidata
 8001068:	08006858 	.word	0x08006858
  ldr r2, =_sbss
 800106c:	240000d0 	.word	0x240000d0
  ldr r4, =_ebss
 8001070:	24000780 	.word	0x24000780

08001074 <ADC3_IRQHandler>:
 * @retval None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001074:	e7fe      	b.n	8001074 <ADC3_IRQHandler>
	...

08001078 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001078:	b580      	push	{r7, lr}
 800107a:	b082      	sub	sp, #8
 800107c:	af00      	add	r7, sp, #0
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800107e:	2003      	movs	r0, #3
 8001080:	f000 f982 	bl	8001388 <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8001084:	f001 ffaa 	bl	8002fdc <HAL_RCC_GetSysClockFreq>
 8001088:	4602      	mov	r2, r0
 800108a:	4b15      	ldr	r3, [pc, #84]	; (80010e0 <HAL_Init+0x68>)
 800108c:	699b      	ldr	r3, [r3, #24]
 800108e:	0a1b      	lsrs	r3, r3, #8
 8001090:	f003 030f 	and.w	r3, r3, #15
 8001094:	4913      	ldr	r1, [pc, #76]	; (80010e4 <HAL_Init+0x6c>)
 8001096:	5ccb      	ldrb	r3, [r1, r3]
 8001098:	f003 031f 	and.w	r3, r3, #31
 800109c:	fa22 f303 	lsr.w	r3, r2, r3
 80010a0:	607b      	str	r3, [r7, #4]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 80010a2:	4b0f      	ldr	r3, [pc, #60]	; (80010e0 <HAL_Init+0x68>)
 80010a4:	699b      	ldr	r3, [r3, #24]
 80010a6:	f003 030f 	and.w	r3, r3, #15
 80010aa:	4a0e      	ldr	r2, [pc, #56]	; (80010e4 <HAL_Init+0x6c>)
 80010ac:	5cd3      	ldrb	r3, [r2, r3]
 80010ae:	f003 031f 	and.w	r3, r3, #31
 80010b2:	687a      	ldr	r2, [r7, #4]
 80010b4:	fa22 f303 	lsr.w	r3, r2, r3
 80010b8:	4a0b      	ldr	r2, [pc, #44]	; (80010e8 <HAL_Init+0x70>)
 80010ba:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 80010bc:	4a0b      	ldr	r2, [pc, #44]	; (80010ec <HAL_Init+0x74>)
 80010be:	687b      	ldr	r3, [r7, #4]
 80010c0:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80010c2:	2000      	movs	r0, #0
 80010c4:	f000 f814 	bl	80010f0 <HAL_InitTick>
 80010c8:	4603      	mov	r3, r0
 80010ca:	2b00      	cmp	r3, #0
 80010cc:	d001      	beq.n	80010d2 <HAL_Init+0x5a>
  {
    return HAL_ERROR;
 80010ce:	2301      	movs	r3, #1
 80010d0:	e002      	b.n	80010d8 <HAL_Init+0x60>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 80010d2:	f7ff fd9f 	bl	8000c14 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80010d6:	2300      	movs	r3, #0
}
 80010d8:	4618      	mov	r0, r3
 80010da:	3708      	adds	r7, #8
 80010dc:	46bd      	mov	sp, r7
 80010de:	bd80      	pop	{r7, pc}
 80010e0:	58024400 	.word	0x58024400
 80010e4:	08006810 	.word	0x08006810
 80010e8:	24000004 	.word	0x24000004
 80010ec:	24000000 	.word	0x24000000

080010f0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80010f0:	b580      	push	{r7, lr}
 80010f2:	b082      	sub	sp, #8
 80010f4:	af00      	add	r7, sp, #0
 80010f6:	6078      	str	r0, [r7, #4]
  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if((uint32_t)uwTickFreq == 0UL)
 80010f8:	4b15      	ldr	r3, [pc, #84]	; (8001150 <HAL_InitTick+0x60>)
 80010fa:	781b      	ldrb	r3, [r3, #0]
 80010fc:	2b00      	cmp	r3, #0
 80010fe:	d101      	bne.n	8001104 <HAL_InitTick+0x14>
  {
    return HAL_ERROR;
 8001100:	2301      	movs	r3, #1
 8001102:	e021      	b.n	8001148 <HAL_InitTick+0x58>
  }

    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) > 0U)
 8001104:	4b13      	ldr	r3, [pc, #76]	; (8001154 <HAL_InitTick+0x64>)
 8001106:	681a      	ldr	r2, [r3, #0]
 8001108:	4b11      	ldr	r3, [pc, #68]	; (8001150 <HAL_InitTick+0x60>)
 800110a:	781b      	ldrb	r3, [r3, #0]
 800110c:	4619      	mov	r1, r3
 800110e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001112:	fbb3 f3f1 	udiv	r3, r3, r1
 8001116:	fbb2 f3f3 	udiv	r3, r2, r3
 800111a:	4618      	mov	r0, r3
 800111c:	f000 f959 	bl	80013d2 <HAL_SYSTICK_Config>
 8001120:	4603      	mov	r3, r0
 8001122:	2b00      	cmp	r3, #0
 8001124:	d001      	beq.n	800112a <HAL_InitTick+0x3a>
    {
      return HAL_ERROR;
 8001126:	2301      	movs	r3, #1
 8001128:	e00e      	b.n	8001148 <HAL_InitTick+0x58>
    }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800112a:	687b      	ldr	r3, [r7, #4]
 800112c:	2b0f      	cmp	r3, #15
 800112e:	d80a      	bhi.n	8001146 <HAL_InitTick+0x56>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001130:	2200      	movs	r2, #0
 8001132:	6879      	ldr	r1, [r7, #4]
 8001134:	f04f 30ff 	mov.w	r0, #4294967295
 8001138:	f000 f931 	bl	800139e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800113c:	4a06      	ldr	r2, [pc, #24]	; (8001158 <HAL_InitTick+0x68>)
 800113e:	687b      	ldr	r3, [r7, #4]
 8001140:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001142:	2300      	movs	r3, #0
 8001144:	e000      	b.n	8001148 <HAL_InitTick+0x58>
    return HAL_ERROR;
 8001146:	2301      	movs	r3, #1
}
 8001148:	4618      	mov	r0, r3
 800114a:	3708      	adds	r7, #8
 800114c:	46bd      	mov	sp, r7
 800114e:	bd80      	pop	{r7, pc}
 8001150:	2400000c 	.word	0x2400000c
 8001154:	24000000 	.word	0x24000000
 8001158:	24000008 	.word	0x24000008

0800115c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800115c:	b480      	push	{r7}
 800115e:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8001160:	4b06      	ldr	r3, [pc, #24]	; (800117c <HAL_IncTick+0x20>)
 8001162:	781b      	ldrb	r3, [r3, #0]
 8001164:	461a      	mov	r2, r3
 8001166:	4b06      	ldr	r3, [pc, #24]	; (8001180 <HAL_IncTick+0x24>)
 8001168:	681b      	ldr	r3, [r3, #0]
 800116a:	4413      	add	r3, r2
 800116c:	4a04      	ldr	r2, [pc, #16]	; (8001180 <HAL_IncTick+0x24>)
 800116e:	6013      	str	r3, [r2, #0]
}
 8001170:	bf00      	nop
 8001172:	46bd      	mov	sp, r7
 8001174:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001178:	4770      	bx	lr
 800117a:	bf00      	nop
 800117c:	2400000c 	.word	0x2400000c
 8001180:	2400077c 	.word	0x2400077c

08001184 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001184:	b480      	push	{r7}
 8001186:	af00      	add	r7, sp, #0
  return uwTick;
 8001188:	4b03      	ldr	r3, [pc, #12]	; (8001198 <HAL_GetTick+0x14>)
 800118a:	681b      	ldr	r3, [r3, #0]
}
 800118c:	4618      	mov	r0, r3
 800118e:	46bd      	mov	sp, r7
 8001190:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001194:	4770      	bx	lr
 8001196:	bf00      	nop
 8001198:	2400077c 	.word	0x2400077c

0800119c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800119c:	b580      	push	{r7, lr}
 800119e:	b084      	sub	sp, #16
 80011a0:	af00      	add	r7, sp, #0
 80011a2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80011a4:	f7ff ffee 	bl	8001184 <HAL_GetTick>
 80011a8:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80011aa:	687b      	ldr	r3, [r7, #4]
 80011ac:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80011ae:	68fb      	ldr	r3, [r7, #12]
 80011b0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80011b4:	d005      	beq.n	80011c2 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80011b6:	4b0a      	ldr	r3, [pc, #40]	; (80011e0 <HAL_Delay+0x44>)
 80011b8:	781b      	ldrb	r3, [r3, #0]
 80011ba:	461a      	mov	r2, r3
 80011bc:	68fb      	ldr	r3, [r7, #12]
 80011be:	4413      	add	r3, r2
 80011c0:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80011c2:	bf00      	nop
 80011c4:	f7ff ffde 	bl	8001184 <HAL_GetTick>
 80011c8:	4602      	mov	r2, r0
 80011ca:	68bb      	ldr	r3, [r7, #8]
 80011cc:	1ad3      	subs	r3, r2, r3
 80011ce:	68fa      	ldr	r2, [r7, #12]
 80011d0:	429a      	cmp	r2, r3
 80011d2:	d8f7      	bhi.n	80011c4 <HAL_Delay+0x28>
  {
  }
}
 80011d4:	bf00      	nop
 80011d6:	bf00      	nop
 80011d8:	3710      	adds	r7, #16
 80011da:	46bd      	mov	sp, r7
 80011dc:	bd80      	pop	{r7, pc}
 80011de:	bf00      	nop
 80011e0:	2400000c 	.word	0x2400000c

080011e4 <HAL_GetREVID>:
/**
  * @brief  Returns the device revision identifier.
  * @retval Device revision identifier
  */
uint32_t HAL_GetREVID(void)
{
 80011e4:	b480      	push	{r7}
 80011e6:	af00      	add	r7, sp, #0
   return((DBGMCU->IDCODE) >> 16);
 80011e8:	4b03      	ldr	r3, [pc, #12]	; (80011f8 <HAL_GetREVID+0x14>)
 80011ea:	681b      	ldr	r3, [r3, #0]
 80011ec:	0c1b      	lsrs	r3, r3, #16
}
 80011ee:	4618      	mov	r0, r3
 80011f0:	46bd      	mov	sp, r7
 80011f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011f6:	4770      	bx	lr
 80011f8:	5c001000 	.word	0x5c001000

080011fc <HAL_SYSCFG_ETHInterfaceSelect>:
  *   @arg SYSCFG_ETH_MII : Select the Media Independent Interface
  *   @arg SYSCFG_ETH_RMII: Select the Reduced Media Independent Interface
  * @retval None
  */
void HAL_SYSCFG_ETHInterfaceSelect(uint32_t SYSCFG_ETHInterface)
{
 80011fc:	b480      	push	{r7}
 80011fe:	b083      	sub	sp, #12
 8001200:	af00      	add	r7, sp, #0
 8001202:	6078      	str	r0, [r7, #4]
  /* Check the parameter */
  assert_param(IS_SYSCFG_ETHERNET_CONFIG(SYSCFG_ETHInterface));

  MODIFY_REG(SYSCFG->PMCR, SYSCFG_PMCR_EPIS_SEL, (uint32_t)(SYSCFG_ETHInterface));
 8001204:	4b06      	ldr	r3, [pc, #24]	; (8001220 <HAL_SYSCFG_ETHInterfaceSelect+0x24>)
 8001206:	685b      	ldr	r3, [r3, #4]
 8001208:	f423 0260 	bic.w	r2, r3, #14680064	; 0xe00000
 800120c:	4904      	ldr	r1, [pc, #16]	; (8001220 <HAL_SYSCFG_ETHInterfaceSelect+0x24>)
 800120e:	687b      	ldr	r3, [r7, #4]
 8001210:	4313      	orrs	r3, r2
 8001212:	604b      	str	r3, [r1, #4]
}
 8001214:	bf00      	nop
 8001216:	370c      	adds	r7, #12
 8001218:	46bd      	mov	sp, r7
 800121a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800121e:	4770      	bx	lr
 8001220:	58000400 	.word	0x58000400

08001224 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001224:	b480      	push	{r7}
 8001226:	b085      	sub	sp, #20
 8001228:	af00      	add	r7, sp, #0
 800122a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800122c:	687b      	ldr	r3, [r7, #4]
 800122e:	f003 0307 	and.w	r3, r3, #7
 8001232:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001234:	4b0b      	ldr	r3, [pc, #44]	; (8001264 <__NVIC_SetPriorityGrouping+0x40>)
 8001236:	68db      	ldr	r3, [r3, #12]
 8001238:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800123a:	68ba      	ldr	r2, [r7, #8]
 800123c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001240:	4013      	ands	r3, r2
 8001242:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001244:	68fb      	ldr	r3, [r7, #12]
 8001246:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001248:	68bb      	ldr	r3, [r7, #8]
 800124a:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 800124c:	4b06      	ldr	r3, [pc, #24]	; (8001268 <__NVIC_SetPriorityGrouping+0x44>)
 800124e:	4313      	orrs	r3, r2
 8001250:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001252:	4a04      	ldr	r2, [pc, #16]	; (8001264 <__NVIC_SetPriorityGrouping+0x40>)
 8001254:	68bb      	ldr	r3, [r7, #8]
 8001256:	60d3      	str	r3, [r2, #12]
}
 8001258:	bf00      	nop
 800125a:	3714      	adds	r7, #20
 800125c:	46bd      	mov	sp, r7
 800125e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001262:	4770      	bx	lr
 8001264:	e000ed00 	.word	0xe000ed00
 8001268:	05fa0000 	.word	0x05fa0000

0800126c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800126c:	b480      	push	{r7}
 800126e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001270:	4b04      	ldr	r3, [pc, #16]	; (8001284 <__NVIC_GetPriorityGrouping+0x18>)
 8001272:	68db      	ldr	r3, [r3, #12]
 8001274:	0a1b      	lsrs	r3, r3, #8
 8001276:	f003 0307 	and.w	r3, r3, #7
}
 800127a:	4618      	mov	r0, r3
 800127c:	46bd      	mov	sp, r7
 800127e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001282:	4770      	bx	lr
 8001284:	e000ed00 	.word	0xe000ed00

08001288 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001288:	b480      	push	{r7}
 800128a:	b083      	sub	sp, #12
 800128c:	af00      	add	r7, sp, #0
 800128e:	4603      	mov	r3, r0
 8001290:	6039      	str	r1, [r7, #0]
 8001292:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8001294:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001298:	2b00      	cmp	r3, #0
 800129a:	db0a      	blt.n	80012b2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800129c:	683b      	ldr	r3, [r7, #0]
 800129e:	b2da      	uxtb	r2, r3
 80012a0:	490c      	ldr	r1, [pc, #48]	; (80012d4 <__NVIC_SetPriority+0x4c>)
 80012a2:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80012a6:	0112      	lsls	r2, r2, #4
 80012a8:	b2d2      	uxtb	r2, r2
 80012aa:	440b      	add	r3, r1
 80012ac:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80012b0:	e00a      	b.n	80012c8 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80012b2:	683b      	ldr	r3, [r7, #0]
 80012b4:	b2da      	uxtb	r2, r3
 80012b6:	4908      	ldr	r1, [pc, #32]	; (80012d8 <__NVIC_SetPriority+0x50>)
 80012b8:	88fb      	ldrh	r3, [r7, #6]
 80012ba:	f003 030f 	and.w	r3, r3, #15
 80012be:	3b04      	subs	r3, #4
 80012c0:	0112      	lsls	r2, r2, #4
 80012c2:	b2d2      	uxtb	r2, r2
 80012c4:	440b      	add	r3, r1
 80012c6:	761a      	strb	r2, [r3, #24]
}
 80012c8:	bf00      	nop
 80012ca:	370c      	adds	r7, #12
 80012cc:	46bd      	mov	sp, r7
 80012ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012d2:	4770      	bx	lr
 80012d4:	e000e100 	.word	0xe000e100
 80012d8:	e000ed00 	.word	0xe000ed00

080012dc <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80012dc:	b480      	push	{r7}
 80012de:	b089      	sub	sp, #36	; 0x24
 80012e0:	af00      	add	r7, sp, #0
 80012e2:	60f8      	str	r0, [r7, #12]
 80012e4:	60b9      	str	r1, [r7, #8]
 80012e6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80012e8:	68fb      	ldr	r3, [r7, #12]
 80012ea:	f003 0307 	and.w	r3, r3, #7
 80012ee:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80012f0:	69fb      	ldr	r3, [r7, #28]
 80012f2:	f1c3 0307 	rsb	r3, r3, #7
 80012f6:	2b04      	cmp	r3, #4
 80012f8:	bf28      	it	cs
 80012fa:	2304      	movcs	r3, #4
 80012fc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80012fe:	69fb      	ldr	r3, [r7, #28]
 8001300:	3304      	adds	r3, #4
 8001302:	2b06      	cmp	r3, #6
 8001304:	d902      	bls.n	800130c <NVIC_EncodePriority+0x30>
 8001306:	69fb      	ldr	r3, [r7, #28]
 8001308:	3b03      	subs	r3, #3
 800130a:	e000      	b.n	800130e <NVIC_EncodePriority+0x32>
 800130c:	2300      	movs	r3, #0
 800130e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001310:	f04f 32ff 	mov.w	r2, #4294967295
 8001314:	69bb      	ldr	r3, [r7, #24]
 8001316:	fa02 f303 	lsl.w	r3, r2, r3
 800131a:	43da      	mvns	r2, r3
 800131c:	68bb      	ldr	r3, [r7, #8]
 800131e:	401a      	ands	r2, r3
 8001320:	697b      	ldr	r3, [r7, #20]
 8001322:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001324:	f04f 31ff 	mov.w	r1, #4294967295
 8001328:	697b      	ldr	r3, [r7, #20]
 800132a:	fa01 f303 	lsl.w	r3, r1, r3
 800132e:	43d9      	mvns	r1, r3
 8001330:	687b      	ldr	r3, [r7, #4]
 8001332:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001334:	4313      	orrs	r3, r2
         );
}
 8001336:	4618      	mov	r0, r3
 8001338:	3724      	adds	r7, #36	; 0x24
 800133a:	46bd      	mov	sp, r7
 800133c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001340:	4770      	bx	lr
	...

08001344 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001344:	b580      	push	{r7, lr}
 8001346:	b082      	sub	sp, #8
 8001348:	af00      	add	r7, sp, #0
 800134a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800134c:	687b      	ldr	r3, [r7, #4]
 800134e:	3b01      	subs	r3, #1
 8001350:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001354:	d301      	bcc.n	800135a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001356:	2301      	movs	r3, #1
 8001358:	e00f      	b.n	800137a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800135a:	4a0a      	ldr	r2, [pc, #40]	; (8001384 <SysTick_Config+0x40>)
 800135c:	687b      	ldr	r3, [r7, #4]
 800135e:	3b01      	subs	r3, #1
 8001360:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001362:	210f      	movs	r1, #15
 8001364:	f04f 30ff 	mov.w	r0, #4294967295
 8001368:	f7ff ff8e 	bl	8001288 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800136c:	4b05      	ldr	r3, [pc, #20]	; (8001384 <SysTick_Config+0x40>)
 800136e:	2200      	movs	r2, #0
 8001370:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001372:	4b04      	ldr	r3, [pc, #16]	; (8001384 <SysTick_Config+0x40>)
 8001374:	2207      	movs	r2, #7
 8001376:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001378:	2300      	movs	r3, #0
}
 800137a:	4618      	mov	r0, r3
 800137c:	3708      	adds	r7, #8
 800137e:	46bd      	mov	sp, r7
 8001380:	bd80      	pop	{r7, pc}
 8001382:	bf00      	nop
 8001384:	e000e010 	.word	0xe000e010

08001388 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001388:	b580      	push	{r7, lr}
 800138a:	b082      	sub	sp, #8
 800138c:	af00      	add	r7, sp, #0
 800138e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001390:	6878      	ldr	r0, [r7, #4]
 8001392:	f7ff ff47 	bl	8001224 <__NVIC_SetPriorityGrouping>
}
 8001396:	bf00      	nop
 8001398:	3708      	adds	r7, #8
 800139a:	46bd      	mov	sp, r7
 800139c:	bd80      	pop	{r7, pc}

0800139e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800139e:	b580      	push	{r7, lr}
 80013a0:	b086      	sub	sp, #24
 80013a2:	af00      	add	r7, sp, #0
 80013a4:	4603      	mov	r3, r0
 80013a6:	60b9      	str	r1, [r7, #8]
 80013a8:	607a      	str	r2, [r7, #4]
 80013aa:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80013ac:	f7ff ff5e 	bl	800126c <__NVIC_GetPriorityGrouping>
 80013b0:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80013b2:	687a      	ldr	r2, [r7, #4]
 80013b4:	68b9      	ldr	r1, [r7, #8]
 80013b6:	6978      	ldr	r0, [r7, #20]
 80013b8:	f7ff ff90 	bl	80012dc <NVIC_EncodePriority>
 80013bc:	4602      	mov	r2, r0
 80013be:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80013c2:	4611      	mov	r1, r2
 80013c4:	4618      	mov	r0, r3
 80013c6:	f7ff ff5f 	bl	8001288 <__NVIC_SetPriority>
}
 80013ca:	bf00      	nop
 80013cc:	3718      	adds	r7, #24
 80013ce:	46bd      	mov	sp, r7
 80013d0:	bd80      	pop	{r7, pc}

080013d2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status   - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80013d2:	b580      	push	{r7, lr}
 80013d4:	b082      	sub	sp, #8
 80013d6:	af00      	add	r7, sp, #0
 80013d8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80013da:	6878      	ldr	r0, [r7, #4]
 80013dc:	f7ff ffb2 	bl	8001344 <SysTick_Config>
 80013e0:	4603      	mov	r3, r0
}
 80013e2:	4618      	mov	r0, r3
 80013e4:	3708      	adds	r7, #8
 80013e6:	46bd      	mov	sp, r7
 80013e8:	bd80      	pop	{r7, pc}
	...

080013ec <HAL_ETH_Init>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_Init(ETH_HandleTypeDef *heth)
{
 80013ec:	b580      	push	{r7, lr}
 80013ee:	b084      	sub	sp, #16
 80013f0:	af00      	add	r7, sp, #0
 80013f2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (heth == NULL)
 80013f4:	687b      	ldr	r3, [r7, #4]
 80013f6:	2b00      	cmp	r3, #0
 80013f8:	d101      	bne.n	80013fe <HAL_ETH_Init+0x12>
  {
    return HAL_ERROR;
 80013fa:	2301      	movs	r3, #1
 80013fc:	e0cf      	b.n	800159e <HAL_ETH_Init+0x1b2>
  }
  if (heth->gState == HAL_ETH_STATE_RESET)
 80013fe:	687b      	ldr	r3, [r7, #4]
 8001400:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8001404:	2b00      	cmp	r3, #0
 8001406:	d106      	bne.n	8001416 <HAL_ETH_Init+0x2a>
  {
    heth->gState = HAL_ETH_STATE_BUSY;
 8001408:	687b      	ldr	r3, [r7, #4]
 800140a:	2223      	movs	r2, #35	; 0x23
 800140c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

    /* Init the low level hardware */
    heth->MspInitCallback(heth);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC. */
    HAL_ETH_MspInit(heth);
 8001410:	6878      	ldr	r0, [r7, #4]
 8001412:	f7ff fc19 	bl	8000c48 <HAL_ETH_MspInit>

#endif /* (USE_HAL_ETH_REGISTER_CALLBACKS) */
  }

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001416:	4b64      	ldr	r3, [pc, #400]	; (80015a8 <HAL_ETH_Init+0x1bc>)
 8001418:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 800141c:	4a62      	ldr	r2, [pc, #392]	; (80015a8 <HAL_ETH_Init+0x1bc>)
 800141e:	f043 0302 	orr.w	r3, r3, #2
 8001422:	f8c2 30f4 	str.w	r3, [r2, #244]	; 0xf4
 8001426:	4b60      	ldr	r3, [pc, #384]	; (80015a8 <HAL_ETH_Init+0x1bc>)
 8001428:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 800142c:	f003 0302 	and.w	r3, r3, #2
 8001430:	60bb      	str	r3, [r7, #8]
 8001432:	68bb      	ldr	r3, [r7, #8]

  if (heth->Init.MediaInterface == HAL_ETH_MII_MODE)
 8001434:	687b      	ldr	r3, [r7, #4]
 8001436:	7a1b      	ldrb	r3, [r3, #8]
 8001438:	2b00      	cmp	r3, #0
 800143a:	d103      	bne.n	8001444 <HAL_ETH_Init+0x58>
  {
    HAL_SYSCFG_ETHInterfaceSelect(SYSCFG_ETH_MII);
 800143c:	2000      	movs	r0, #0
 800143e:	f7ff fedd 	bl	80011fc <HAL_SYSCFG_ETHInterfaceSelect>
 8001442:	e003      	b.n	800144c <HAL_ETH_Init+0x60>
  }
  else
  {
    HAL_SYSCFG_ETHInterfaceSelect(SYSCFG_ETH_RMII);
 8001444:	f44f 0000 	mov.w	r0, #8388608	; 0x800000
 8001448:	f7ff fed8 	bl	80011fc <HAL_SYSCFG_ETHInterfaceSelect>
  }

  /* Dummy read to sync with ETH */
  (void)SYSCFG->PMCR;
 800144c:	4b57      	ldr	r3, [pc, #348]	; (80015ac <HAL_ETH_Init+0x1c0>)
 800144e:	685b      	ldr	r3, [r3, #4]

  /* Ethernet Software reset */
  /* Set the SWR bit: resets all MAC subsystem internal registers and logic */
  /* After reset all the registers holds their respective reset values */
  SET_BIT(heth->Instance->DMAMR, ETH_DMAMR_SWR);
 8001450:	687b      	ldr	r3, [r7, #4]
 8001452:	681b      	ldr	r3, [r3, #0]
 8001454:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8001458:	681b      	ldr	r3, [r3, #0]
 800145a:	687a      	ldr	r2, [r7, #4]
 800145c:	6812      	ldr	r2, [r2, #0]
 800145e:	f043 0301 	orr.w	r3, r3, #1
 8001462:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 8001466:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8001468:	f7ff fe8c 	bl	8001184 <HAL_GetTick>
 800146c:	60f8      	str	r0, [r7, #12]

  /* Wait for software reset */
  while (READ_BIT(heth->Instance->DMAMR, ETH_DMAMR_SWR) > 0U)
 800146e:	e011      	b.n	8001494 <HAL_ETH_Init+0xa8>
  {
    if (((HAL_GetTick() - tickstart) > ETH_SWRESET_TIMEOUT))
 8001470:	f7ff fe88 	bl	8001184 <HAL_GetTick>
 8001474:	4602      	mov	r2, r0
 8001476:	68fb      	ldr	r3, [r7, #12]
 8001478:	1ad3      	subs	r3, r2, r3
 800147a:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 800147e:	d909      	bls.n	8001494 <HAL_ETH_Init+0xa8>
    {
      /* Set Error Code */
      heth->ErrorCode = HAL_ETH_ERROR_TIMEOUT;
 8001480:	687b      	ldr	r3, [r7, #4]
 8001482:	2204      	movs	r2, #4
 8001484:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
      /* Set State as Error */
      heth->gState = HAL_ETH_STATE_ERROR;
 8001488:	687b      	ldr	r3, [r7, #4]
 800148a:	22e0      	movs	r2, #224	; 0xe0
 800148c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
      /* Return Error */
      return HAL_ERROR;
 8001490:	2301      	movs	r3, #1
 8001492:	e084      	b.n	800159e <HAL_ETH_Init+0x1b2>
  while (READ_BIT(heth->Instance->DMAMR, ETH_DMAMR_SWR) > 0U)
 8001494:	687b      	ldr	r3, [r7, #4]
 8001496:	681b      	ldr	r3, [r3, #0]
 8001498:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800149c:	681b      	ldr	r3, [r3, #0]
 800149e:	f003 0301 	and.w	r3, r3, #1
 80014a2:	2b00      	cmp	r3, #0
 80014a4:	d1e4      	bne.n	8001470 <HAL_ETH_Init+0x84>
    }
  }

  /*------------------ MDIO CSR Clock Range Configuration --------------------*/
  HAL_ETH_SetMDIOClockRange(heth);
 80014a6:	6878      	ldr	r0, [r7, #4]
 80014a8:	f000 f886 	bl	80015b8 <HAL_ETH_SetMDIOClockRange>

  /*------------------ MAC LPI 1US Tic Counter Configuration --------------------*/
  WRITE_REG(heth->Instance->MAC1USTCR, (((uint32_t)HAL_RCC_GetHCLKFreq() / ETH_MAC_US_TICK) - 1U));
 80014ac:	f001 ff10 	bl	80032d0 <HAL_RCC_GetHCLKFreq>
 80014b0:	4603      	mov	r3, r0
 80014b2:	4a3f      	ldr	r2, [pc, #252]	; (80015b0 <HAL_ETH_Init+0x1c4>)
 80014b4:	fba2 2303 	umull	r2, r3, r2, r3
 80014b8:	0c9a      	lsrs	r2, r3, #18
 80014ba:	687b      	ldr	r3, [r7, #4]
 80014bc:	681b      	ldr	r3, [r3, #0]
 80014be:	3a01      	subs	r2, #1
 80014c0:	f8c3 20dc 	str.w	r2, [r3, #220]	; 0xdc

  /*------------------ MAC, MTL and DMA default Configuration ----------------*/
  ETH_MACDMAConfig(heth);
 80014c4:	6878      	ldr	r0, [r7, #4]
 80014c6:	f000 fa71 	bl	80019ac <ETH_MACDMAConfig>

  /* SET DSL to 64 bit */
  MODIFY_REG(heth->Instance->DMACCR, ETH_DMACCR_DSL, ETH_DMACCR_DSL_64BIT);
 80014ca:	687b      	ldr	r3, [r7, #4]
 80014cc:	681b      	ldr	r3, [r3, #0]
 80014ce:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80014d2:	f8d3 3100 	ldr.w	r3, [r3, #256]	; 0x100
 80014d6:	f423 13e0 	bic.w	r3, r3, #1835008	; 0x1c0000
 80014da:	687a      	ldr	r2, [r7, #4]
 80014dc:	6812      	ldr	r2, [r2, #0]
 80014de:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 80014e2:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 80014e6:	f8c2 3100 	str.w	r3, [r2, #256]	; 0x100

  /* Set Receive Buffers Length (must be a multiple of 4) */
  if ((heth->Init.RxBuffLen % 0x4U) != 0x0U)
 80014ea:	687b      	ldr	r3, [r7, #4]
 80014ec:	695b      	ldr	r3, [r3, #20]
 80014ee:	f003 0303 	and.w	r3, r3, #3
 80014f2:	2b00      	cmp	r3, #0
 80014f4:	d009      	beq.n	800150a <HAL_ETH_Init+0x11e>
  {
    /* Set Error Code */
    heth->ErrorCode = HAL_ETH_ERROR_PARAM;
 80014f6:	687b      	ldr	r3, [r7, #4]
 80014f8:	2201      	movs	r2, #1
 80014fa:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
    /* Set State as Error */
    heth->gState = HAL_ETH_STATE_ERROR;
 80014fe:	687b      	ldr	r3, [r7, #4]
 8001500:	22e0      	movs	r2, #224	; 0xe0
 8001502:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    /* Return Error */
    return HAL_ERROR;
 8001506:	2301      	movs	r3, #1
 8001508:	e049      	b.n	800159e <HAL_ETH_Init+0x1b2>
  }
  else
  {
    MODIFY_REG(heth->Instance->DMACRCR, ETH_DMACRCR_RBSZ, ((heth->Init.RxBuffLen) << 1));
 800150a:	687b      	ldr	r3, [r7, #4]
 800150c:	681b      	ldr	r3, [r3, #0]
 800150e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8001512:	f8d3 2108 	ldr.w	r2, [r3, #264]	; 0x108
 8001516:	4b27      	ldr	r3, [pc, #156]	; (80015b4 <HAL_ETH_Init+0x1c8>)
 8001518:	4013      	ands	r3, r2
 800151a:	687a      	ldr	r2, [r7, #4]
 800151c:	6952      	ldr	r2, [r2, #20]
 800151e:	0051      	lsls	r1, r2, #1
 8001520:	687a      	ldr	r2, [r7, #4]
 8001522:	6812      	ldr	r2, [r2, #0]
 8001524:	430b      	orrs	r3, r1
 8001526:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 800152a:	f8c2 3108 	str.w	r3, [r2, #264]	; 0x108
  }

  /*------------------ DMA Tx Descriptors Configuration ----------------------*/
  ETH_DMATxDescListInit(heth);
 800152e:	6878      	ldr	r0, [r7, #4]
 8001530:	f000 fad9 	bl	8001ae6 <ETH_DMATxDescListInit>

  /*------------------ DMA Rx Descriptors Configuration ----------------------*/
  ETH_DMARxDescListInit(heth);
 8001534:	6878      	ldr	r0, [r7, #4]
 8001536:	f000 fb1f 	bl	8001b78 <ETH_DMARxDescListInit>

  /*--------------------- ETHERNET MAC Address Configuration ------------------*/
  /* Set MAC addr bits 32 to 47 */
  heth->Instance->MACA0HR = (((uint32_t)(heth->Init.MACAddr[5]) << 8) | (uint32_t)heth->Init.MACAddr[4]);
 800153a:	687b      	ldr	r3, [r7, #4]
 800153c:	685b      	ldr	r3, [r3, #4]
 800153e:	3305      	adds	r3, #5
 8001540:	781b      	ldrb	r3, [r3, #0]
 8001542:	021a      	lsls	r2, r3, #8
 8001544:	687b      	ldr	r3, [r7, #4]
 8001546:	685b      	ldr	r3, [r3, #4]
 8001548:	3304      	adds	r3, #4
 800154a:	781b      	ldrb	r3, [r3, #0]
 800154c:	4619      	mov	r1, r3
 800154e:	687b      	ldr	r3, [r7, #4]
 8001550:	681b      	ldr	r3, [r3, #0]
 8001552:	430a      	orrs	r2, r1
 8001554:	f8c3 2300 	str.w	r2, [r3, #768]	; 0x300
  /* Set MAC addr bits 0 to 31 */
  heth->Instance->MACA0LR = (((uint32_t)(heth->Init.MACAddr[3]) << 24) | ((uint32_t)(heth->Init.MACAddr[2]) << 16) |
 8001558:	687b      	ldr	r3, [r7, #4]
 800155a:	685b      	ldr	r3, [r3, #4]
 800155c:	3303      	adds	r3, #3
 800155e:	781b      	ldrb	r3, [r3, #0]
 8001560:	061a      	lsls	r2, r3, #24
 8001562:	687b      	ldr	r3, [r7, #4]
 8001564:	685b      	ldr	r3, [r3, #4]
 8001566:	3302      	adds	r3, #2
 8001568:	781b      	ldrb	r3, [r3, #0]
 800156a:	041b      	lsls	r3, r3, #16
 800156c:	431a      	orrs	r2, r3
                             ((uint32_t)(heth->Init.MACAddr[1]) << 8) | (uint32_t)heth->Init.MACAddr[0]);
 800156e:	687b      	ldr	r3, [r7, #4]
 8001570:	685b      	ldr	r3, [r3, #4]
 8001572:	3301      	adds	r3, #1
 8001574:	781b      	ldrb	r3, [r3, #0]
 8001576:	021b      	lsls	r3, r3, #8
  heth->Instance->MACA0LR = (((uint32_t)(heth->Init.MACAddr[3]) << 24) | ((uint32_t)(heth->Init.MACAddr[2]) << 16) |
 8001578:	431a      	orrs	r2, r3
                             ((uint32_t)(heth->Init.MACAddr[1]) << 8) | (uint32_t)heth->Init.MACAddr[0]);
 800157a:	687b      	ldr	r3, [r7, #4]
 800157c:	685b      	ldr	r3, [r3, #4]
 800157e:	781b      	ldrb	r3, [r3, #0]
 8001580:	4619      	mov	r1, r3
  heth->Instance->MACA0LR = (((uint32_t)(heth->Init.MACAddr[3]) << 24) | ((uint32_t)(heth->Init.MACAddr[2]) << 16) |
 8001582:	687b      	ldr	r3, [r7, #4]
 8001584:	681b      	ldr	r3, [r3, #0]
                             ((uint32_t)(heth->Init.MACAddr[1]) << 8) | (uint32_t)heth->Init.MACAddr[0]);
 8001586:	430a      	orrs	r2, r1
  heth->Instance->MACA0LR = (((uint32_t)(heth->Init.MACAddr[3]) << 24) | ((uint32_t)(heth->Init.MACAddr[2]) << 16) |
 8001588:	f8c3 2304 	str.w	r2, [r3, #772]	; 0x304

  heth->ErrorCode = HAL_ETH_ERROR_NONE;
 800158c:	687b      	ldr	r3, [r7, #4]
 800158e:	2200      	movs	r2, #0
 8001590:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  heth->gState = HAL_ETH_STATE_READY;
 8001594:	687b      	ldr	r3, [r7, #4]
 8001596:	2210      	movs	r2, #16
 8001598:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 800159c:	2300      	movs	r3, #0
}
 800159e:	4618      	mov	r0, r3
 80015a0:	3710      	adds	r7, #16
 80015a2:	46bd      	mov	sp, r7
 80015a4:	bd80      	pop	{r7, pc}
 80015a6:	bf00      	nop
 80015a8:	58024400 	.word	0x58024400
 80015ac:	58000400 	.word	0x58000400
 80015b0:	431bde83 	.word	0x431bde83
 80015b4:	ffff8001 	.word	0xffff8001

080015b8 <HAL_ETH_SetMDIOClockRange>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
void HAL_ETH_SetMDIOClockRange(ETH_HandleTypeDef *heth)
{
 80015b8:	b580      	push	{r7, lr}
 80015ba:	b084      	sub	sp, #16
 80015bc:	af00      	add	r7, sp, #0
 80015be:	6078      	str	r0, [r7, #4]
  uint32_t hclk;
  uint32_t tmpreg;

  /* Get the ETHERNET MACMDIOAR value */
  tmpreg = (heth->Instance)->MACMDIOAR;
 80015c0:	687b      	ldr	r3, [r7, #4]
 80015c2:	681b      	ldr	r3, [r3, #0]
 80015c4:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 80015c8:	60fb      	str	r3, [r7, #12]

  /* Clear CSR Clock Range bits */
  tmpreg &= ~ETH_MACMDIOAR_CR;
 80015ca:	68fb      	ldr	r3, [r7, #12]
 80015cc:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 80015d0:	60fb      	str	r3, [r7, #12]

  /* Get hclk frequency value */
  hclk = HAL_RCC_GetHCLKFreq();
 80015d2:	f001 fe7d 	bl	80032d0 <HAL_RCC_GetHCLKFreq>
 80015d6:	60b8      	str	r0, [r7, #8]

  /* Set CR bits depending on hclk value */
  if ((hclk >= 20000000U) && (hclk < 35000000U))
 80015d8:	68bb      	ldr	r3, [r7, #8]
 80015da:	4a1e      	ldr	r2, [pc, #120]	; (8001654 <HAL_ETH_SetMDIOClockRange+0x9c>)
 80015dc:	4293      	cmp	r3, r2
 80015de:	d908      	bls.n	80015f2 <HAL_ETH_SetMDIOClockRange+0x3a>
 80015e0:	68bb      	ldr	r3, [r7, #8]
 80015e2:	4a1d      	ldr	r2, [pc, #116]	; (8001658 <HAL_ETH_SetMDIOClockRange+0xa0>)
 80015e4:	4293      	cmp	r3, r2
 80015e6:	d804      	bhi.n	80015f2 <HAL_ETH_SetMDIOClockRange+0x3a>
  {
    /* CSR Clock Range between 20-35 MHz */
    tmpreg |= (uint32_t)ETH_MACMDIOAR_CR_DIV16;
 80015e8:	68fb      	ldr	r3, [r7, #12]
 80015ea:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80015ee:	60fb      	str	r3, [r7, #12]
 80015f0:	e027      	b.n	8001642 <HAL_ETH_SetMDIOClockRange+0x8a>
  }
  else if ((hclk >= 35000000U) && (hclk < 60000000U))
 80015f2:	68bb      	ldr	r3, [r7, #8]
 80015f4:	4a18      	ldr	r2, [pc, #96]	; (8001658 <HAL_ETH_SetMDIOClockRange+0xa0>)
 80015f6:	4293      	cmp	r3, r2
 80015f8:	d908      	bls.n	800160c <HAL_ETH_SetMDIOClockRange+0x54>
 80015fa:	68bb      	ldr	r3, [r7, #8]
 80015fc:	4a17      	ldr	r2, [pc, #92]	; (800165c <HAL_ETH_SetMDIOClockRange+0xa4>)
 80015fe:	4293      	cmp	r3, r2
 8001600:	d204      	bcs.n	800160c <HAL_ETH_SetMDIOClockRange+0x54>
  {
    /* CSR Clock Range between 35-60 MHz */
    tmpreg |= (uint32_t)ETH_MACMDIOAR_CR_DIV26;
 8001602:	68fb      	ldr	r3, [r7, #12]
 8001604:	f443 7340 	orr.w	r3, r3, #768	; 0x300
 8001608:	60fb      	str	r3, [r7, #12]
 800160a:	e01a      	b.n	8001642 <HAL_ETH_SetMDIOClockRange+0x8a>
  }
  else if ((hclk >= 60000000U) && (hclk < 100000000U))
 800160c:	68bb      	ldr	r3, [r7, #8]
 800160e:	4a13      	ldr	r2, [pc, #76]	; (800165c <HAL_ETH_SetMDIOClockRange+0xa4>)
 8001610:	4293      	cmp	r3, r2
 8001612:	d303      	bcc.n	800161c <HAL_ETH_SetMDIOClockRange+0x64>
 8001614:	68bb      	ldr	r3, [r7, #8]
 8001616:	4a12      	ldr	r2, [pc, #72]	; (8001660 <HAL_ETH_SetMDIOClockRange+0xa8>)
 8001618:	4293      	cmp	r3, r2
 800161a:	d911      	bls.n	8001640 <HAL_ETH_SetMDIOClockRange+0x88>
  {
    /* CSR Clock Range between 60-100 MHz */
    tmpreg |= (uint32_t)ETH_MACMDIOAR_CR_DIV42;
  }
  else if ((hclk >= 100000000U) && (hclk < 150000000U))
 800161c:	68bb      	ldr	r3, [r7, #8]
 800161e:	4a10      	ldr	r2, [pc, #64]	; (8001660 <HAL_ETH_SetMDIOClockRange+0xa8>)
 8001620:	4293      	cmp	r3, r2
 8001622:	d908      	bls.n	8001636 <HAL_ETH_SetMDIOClockRange+0x7e>
 8001624:	68bb      	ldr	r3, [r7, #8]
 8001626:	4a0f      	ldr	r2, [pc, #60]	; (8001664 <HAL_ETH_SetMDIOClockRange+0xac>)
 8001628:	4293      	cmp	r3, r2
 800162a:	d804      	bhi.n	8001636 <HAL_ETH_SetMDIOClockRange+0x7e>
  {
    /* CSR Clock Range between 100-150 MHz */
    tmpreg |= (uint32_t)ETH_MACMDIOAR_CR_DIV62;
 800162c:	68fb      	ldr	r3, [r7, #12]
 800162e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001632:	60fb      	str	r3, [r7, #12]
 8001634:	e005      	b.n	8001642 <HAL_ETH_SetMDIOClockRange+0x8a>
  }
  else /* (hclk >= 150000000)&&(hclk <= 200000000) */
  {
    /* CSR Clock Range between 150-200 MHz */
    tmpreg |= (uint32_t)ETH_MACMDIOAR_CR_DIV102;
 8001636:	68fb      	ldr	r3, [r7, #12]
 8001638:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800163c:	60fb      	str	r3, [r7, #12]
 800163e:	e000      	b.n	8001642 <HAL_ETH_SetMDIOClockRange+0x8a>
    tmpreg |= (uint32_t)ETH_MACMDIOAR_CR_DIV42;
 8001640:	bf00      	nop
  }

  /* Configure the CSR Clock Range */
  (heth->Instance)->MACMDIOAR = (uint32_t)tmpreg;
 8001642:	687b      	ldr	r3, [r7, #4]
 8001644:	681b      	ldr	r3, [r3, #0]
 8001646:	68fa      	ldr	r2, [r7, #12]
 8001648:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
}
 800164c:	bf00      	nop
 800164e:	3710      	adds	r7, #16
 8001650:	46bd      	mov	sp, r7
 8001652:	bd80      	pop	{r7, pc}
 8001654:	01312cff 	.word	0x01312cff
 8001658:	02160ebf 	.word	0x02160ebf
 800165c:	03938700 	.word	0x03938700
 8001660:	05f5e0ff 	.word	0x05f5e0ff
 8001664:	08f0d17f 	.word	0x08f0d17f

08001668 <ETH_SetMACConfig>:
  * @{
  */


static void ETH_SetMACConfig(ETH_HandleTypeDef *heth,  ETH_MACConfigTypeDef *macconf)
{
 8001668:	b480      	push	{r7}
 800166a:	b085      	sub	sp, #20
 800166c:	af00      	add	r7, sp, #0
 800166e:	6078      	str	r0, [r7, #4]
 8001670:	6039      	str	r1, [r7, #0]
  uint32_t macregval;

  /*------------------------ MACCR Configuration --------------------*/
  macregval = (macconf->InterPacketGapVal |
 8001672:	683b      	ldr	r3, [r7, #0]
 8001674:	689a      	ldr	r2, [r3, #8]
               macconf->SourceAddrControl |
 8001676:	683b      	ldr	r3, [r7, #0]
 8001678:	681b      	ldr	r3, [r3, #0]
  macregval = (macconf->InterPacketGapVal |
 800167a:	431a      	orrs	r2, r3
               ((uint32_t)macconf->ChecksumOffload << 27) |
 800167c:	683b      	ldr	r3, [r7, #0]
 800167e:	791b      	ldrb	r3, [r3, #4]
 8001680:	06db      	lsls	r3, r3, #27
               macconf->SourceAddrControl |
 8001682:	431a      	orrs	r2, r3
               ((uint32_t)macconf->GiantPacketSizeLimitControl << 23) |
 8001684:	683b      	ldr	r3, [r7, #0]
 8001686:	7b1b      	ldrb	r3, [r3, #12]
 8001688:	05db      	lsls	r3, r3, #23
               ((uint32_t)macconf->ChecksumOffload << 27) |
 800168a:	431a      	orrs	r2, r3
               ((uint32_t)macconf->Support2KPacket  << 22) |
 800168c:	683b      	ldr	r3, [r7, #0]
 800168e:	7b5b      	ldrb	r3, [r3, #13]
 8001690:	059b      	lsls	r3, r3, #22
               ((uint32_t)macconf->GiantPacketSizeLimitControl << 23) |
 8001692:	431a      	orrs	r2, r3
               ((uint32_t)macconf->CRCStripTypePacket << 21) |
 8001694:	683b      	ldr	r3, [r7, #0]
 8001696:	7b9b      	ldrb	r3, [r3, #14]
 8001698:	055b      	lsls	r3, r3, #21
               ((uint32_t)macconf->Support2KPacket  << 22) |
 800169a:	431a      	orrs	r2, r3
               ((uint32_t)macconf->AutomaticPadCRCStrip << 20) |
 800169c:	683b      	ldr	r3, [r7, #0]
 800169e:	7bdb      	ldrb	r3, [r3, #15]
 80016a0:	051b      	lsls	r3, r3, #20
               ((uint32_t)macconf->CRCStripTypePacket << 21) |
 80016a2:	4313      	orrs	r3, r2
               ((uint32_t)((macconf->Watchdog == DISABLE) ? 1U : 0U) << 19) |
 80016a4:	683a      	ldr	r2, [r7, #0]
 80016a6:	7c12      	ldrb	r2, [r2, #16]
 80016a8:	2a00      	cmp	r2, #0
 80016aa:	d102      	bne.n	80016b2 <ETH_SetMACConfig+0x4a>
 80016ac:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 80016b0:	e000      	b.n	80016b4 <ETH_SetMACConfig+0x4c>
 80016b2:	2200      	movs	r2, #0
               ((uint32_t)macconf->AutomaticPadCRCStrip << 20) |
 80016b4:	4313      	orrs	r3, r2
               ((uint32_t)((macconf->Jabber == DISABLE) ? 1U : 0U) << 17) |
 80016b6:	683a      	ldr	r2, [r7, #0]
 80016b8:	7c52      	ldrb	r2, [r2, #17]
 80016ba:	2a00      	cmp	r2, #0
 80016bc:	d102      	bne.n	80016c4 <ETH_SetMACConfig+0x5c>
 80016be:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 80016c2:	e000      	b.n	80016c6 <ETH_SetMACConfig+0x5e>
 80016c4:	2200      	movs	r2, #0
               ((uint32_t)((macconf->Watchdog == DISABLE) ? 1U : 0U) << 19) |
 80016c6:	431a      	orrs	r2, r3
               ((uint32_t)macconf->JumboPacket << 16) |
 80016c8:	683b      	ldr	r3, [r7, #0]
 80016ca:	7c9b      	ldrb	r3, [r3, #18]
 80016cc:	041b      	lsls	r3, r3, #16
               ((uint32_t)((macconf->Jabber == DISABLE) ? 1U : 0U) << 17) |
 80016ce:	431a      	orrs	r2, r3
               macconf->Speed |
 80016d0:	683b      	ldr	r3, [r7, #0]
 80016d2:	695b      	ldr	r3, [r3, #20]
               ((uint32_t)macconf->JumboPacket << 16) |
 80016d4:	431a      	orrs	r2, r3
               macconf->DuplexMode |
 80016d6:	683b      	ldr	r3, [r7, #0]
 80016d8:	699b      	ldr	r3, [r3, #24]
               macconf->Speed |
 80016da:	431a      	orrs	r2, r3
               ((uint32_t)macconf->LoopbackMode << 12) |
 80016dc:	683b      	ldr	r3, [r7, #0]
 80016de:	7f1b      	ldrb	r3, [r3, #28]
 80016e0:	031b      	lsls	r3, r3, #12
               macconf->DuplexMode |
 80016e2:	431a      	orrs	r2, r3
               ((uint32_t)macconf->CarrierSenseBeforeTransmit << 11) |
 80016e4:	683b      	ldr	r3, [r7, #0]
 80016e6:	7f5b      	ldrb	r3, [r3, #29]
 80016e8:	02db      	lsls	r3, r3, #11
               ((uint32_t)macconf->LoopbackMode << 12) |
 80016ea:	4313      	orrs	r3, r2
               ((uint32_t)((macconf->ReceiveOwn == DISABLE) ? 1U : 0U) << 10) |
 80016ec:	683a      	ldr	r2, [r7, #0]
 80016ee:	7f92      	ldrb	r2, [r2, #30]
 80016f0:	2a00      	cmp	r2, #0
 80016f2:	d102      	bne.n	80016fa <ETH_SetMACConfig+0x92>
 80016f4:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80016f8:	e000      	b.n	80016fc <ETH_SetMACConfig+0x94>
 80016fa:	2200      	movs	r2, #0
               ((uint32_t)macconf->CarrierSenseBeforeTransmit << 11) |
 80016fc:	431a      	orrs	r2, r3
               ((uint32_t)macconf->CarrierSenseDuringTransmit << 9) |
 80016fe:	683b      	ldr	r3, [r7, #0]
 8001700:	7fdb      	ldrb	r3, [r3, #31]
 8001702:	025b      	lsls	r3, r3, #9
               ((uint32_t)((macconf->ReceiveOwn == DISABLE) ? 1U : 0U) << 10) |
 8001704:	4313      	orrs	r3, r2
               ((uint32_t)((macconf->RetryTransmission == DISABLE) ? 1U : 0U) << 8) |
 8001706:	683a      	ldr	r2, [r7, #0]
 8001708:	f892 2020 	ldrb.w	r2, [r2, #32]
 800170c:	2a00      	cmp	r2, #0
 800170e:	d102      	bne.n	8001716 <ETH_SetMACConfig+0xae>
 8001710:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001714:	e000      	b.n	8001718 <ETH_SetMACConfig+0xb0>
 8001716:	2200      	movs	r2, #0
               ((uint32_t)macconf->CarrierSenseDuringTransmit << 9) |
 8001718:	431a      	orrs	r2, r3
               macconf->BackOffLimit |
 800171a:	683b      	ldr	r3, [r7, #0]
 800171c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
               ((uint32_t)((macconf->RetryTransmission == DISABLE) ? 1U : 0U) << 8) |
 800171e:	431a      	orrs	r2, r3
               ((uint32_t)macconf->DeferralCheck << 4) |
 8001720:	683b      	ldr	r3, [r7, #0]
 8001722:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8001726:	011b      	lsls	r3, r3, #4
               macconf->BackOffLimit |
 8001728:	431a      	orrs	r2, r3
               macconf->PreambleLength);
 800172a:	683b      	ldr	r3, [r7, #0]
 800172c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
  macregval = (macconf->InterPacketGapVal |
 800172e:	4313      	orrs	r3, r2
 8001730:	60fb      	str	r3, [r7, #12]

  /* Write to MACCR */
  MODIFY_REG(heth->Instance->MACCR, ETH_MACCR_MASK, macregval);
 8001732:	687b      	ldr	r3, [r7, #4]
 8001734:	681b      	ldr	r3, [r3, #0]
 8001736:	681a      	ldr	r2, [r3, #0]
 8001738:	4b56      	ldr	r3, [pc, #344]	; (8001894 <ETH_SetMACConfig+0x22c>)
 800173a:	4013      	ands	r3, r2
 800173c:	687a      	ldr	r2, [r7, #4]
 800173e:	6812      	ldr	r2, [r2, #0]
 8001740:	68f9      	ldr	r1, [r7, #12]
 8001742:	430b      	orrs	r3, r1
 8001744:	6013      	str	r3, [r2, #0]

  /*------------------------ MACECR Configuration --------------------*/
  macregval = ((macconf->ExtendedInterPacketGapVal << 25) |
 8001746:	683b      	ldr	r3, [r7, #0]
 8001748:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800174a:	065a      	lsls	r2, r3, #25
               ((uint32_t)macconf->ExtendedInterPacketGap << 24) |
 800174c:	683b      	ldr	r3, [r7, #0]
 800174e:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8001752:	061b      	lsls	r3, r3, #24
  macregval = ((macconf->ExtendedInterPacketGapVal << 25) |
 8001754:	431a      	orrs	r2, r3
               ((uint32_t)macconf->UnicastSlowProtocolPacketDetect << 18) |
 8001756:	683b      	ldr	r3, [r7, #0]
 8001758:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 800175c:	049b      	lsls	r3, r3, #18
               ((uint32_t)macconf->ExtendedInterPacketGap << 24) |
 800175e:	431a      	orrs	r2, r3
               ((uint32_t)macconf->SlowProtocolDetect << 17) |
 8001760:	683b      	ldr	r3, [r7, #0]
 8001762:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 8001766:	045b      	lsls	r3, r3, #17
               ((uint32_t)macconf->UnicastSlowProtocolPacketDetect << 18) |
 8001768:	4313      	orrs	r3, r2
               ((uint32_t)((macconf->CRCCheckingRxPackets == DISABLE) ? 1U : 0U) << 16) |
 800176a:	683a      	ldr	r2, [r7, #0]
 800176c:	f892 2032 	ldrb.w	r2, [r2, #50]	; 0x32
 8001770:	2a00      	cmp	r2, #0
 8001772:	d102      	bne.n	800177a <ETH_SetMACConfig+0x112>
 8001774:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8001778:	e000      	b.n	800177c <ETH_SetMACConfig+0x114>
 800177a:	2200      	movs	r2, #0
               ((uint32_t)macconf->SlowProtocolDetect << 17) |
 800177c:	431a      	orrs	r2, r3
               macconf->GiantPacketSizeLimit);
 800177e:	683b      	ldr	r3, [r7, #0]
 8001780:	6b5b      	ldr	r3, [r3, #52]	; 0x34
  macregval = ((macconf->ExtendedInterPacketGapVal << 25) |
 8001782:	4313      	orrs	r3, r2
 8001784:	60fb      	str	r3, [r7, #12]

  /* Write to MACECR */
  MODIFY_REG(heth->Instance->MACECR, ETH_MACECR_MASK, macregval);
 8001786:	687b      	ldr	r3, [r7, #4]
 8001788:	681b      	ldr	r3, [r3, #0]
 800178a:	685a      	ldr	r2, [r3, #4]
 800178c:	4b42      	ldr	r3, [pc, #264]	; (8001898 <ETH_SetMACConfig+0x230>)
 800178e:	4013      	ands	r3, r2
 8001790:	687a      	ldr	r2, [r7, #4]
 8001792:	6812      	ldr	r2, [r2, #0]
 8001794:	68f9      	ldr	r1, [r7, #12]
 8001796:	430b      	orrs	r3, r1
 8001798:	6053      	str	r3, [r2, #4]

  /*------------------------ MACWTR Configuration --------------------*/
  macregval = (((uint32_t)macconf->ProgrammableWatchdog << 8) |
 800179a:	683b      	ldr	r3, [r7, #0]
 800179c:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80017a0:	021a      	lsls	r2, r3, #8
               macconf->WatchdogTimeout);
 80017a2:	683b      	ldr	r3, [r7, #0]
 80017a4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
  macregval = (((uint32_t)macconf->ProgrammableWatchdog << 8) |
 80017a6:	4313      	orrs	r3, r2
 80017a8:	60fb      	str	r3, [r7, #12]

  /* Write to MACWTR */
  MODIFY_REG(heth->Instance->MACWTR, ETH_MACWTR_MASK, macregval);
 80017aa:	687b      	ldr	r3, [r7, #4]
 80017ac:	681b      	ldr	r3, [r3, #0]
 80017ae:	68da      	ldr	r2, [r3, #12]
 80017b0:	4b3a      	ldr	r3, [pc, #232]	; (800189c <ETH_SetMACConfig+0x234>)
 80017b2:	4013      	ands	r3, r2
 80017b4:	687a      	ldr	r2, [r7, #4]
 80017b6:	6812      	ldr	r2, [r2, #0]
 80017b8:	68f9      	ldr	r1, [r7, #12]
 80017ba:	430b      	orrs	r3, r1
 80017bc:	60d3      	str	r3, [r2, #12]

  /*------------------------ MACTFCR Configuration --------------------*/
  macregval = (((uint32_t)macconf->TransmitFlowControl << 1) |
 80017be:	683b      	ldr	r3, [r7, #0]
 80017c0:	f893 3054 	ldrb.w	r3, [r3, #84]	; 0x54
 80017c4:	005a      	lsls	r2, r3, #1
               macconf->PauseLowThreshold |
 80017c6:	683b      	ldr	r3, [r7, #0]
 80017c8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
  macregval = (((uint32_t)macconf->TransmitFlowControl << 1) |
 80017ca:	4313      	orrs	r3, r2
               ((uint32_t)((macconf->ZeroQuantaPause == DISABLE) ? 1U : 0U) << 7) |
 80017cc:	683a      	ldr	r2, [r7, #0]
 80017ce:	f892 204c 	ldrb.w	r2, [r2, #76]	; 0x4c
 80017d2:	2a00      	cmp	r2, #0
 80017d4:	d101      	bne.n	80017da <ETH_SetMACConfig+0x172>
 80017d6:	2280      	movs	r2, #128	; 0x80
 80017d8:	e000      	b.n	80017dc <ETH_SetMACConfig+0x174>
 80017da:	2200      	movs	r2, #0
               macconf->PauseLowThreshold |
 80017dc:	431a      	orrs	r2, r3
               (macconf->PauseTime << 16));
 80017de:	683b      	ldr	r3, [r7, #0]
 80017e0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80017e2:	041b      	lsls	r3, r3, #16
  macregval = (((uint32_t)macconf->TransmitFlowControl << 1) |
 80017e4:	4313      	orrs	r3, r2
 80017e6:	60fb      	str	r3, [r7, #12]

  /* Write to MACTFCR */
  MODIFY_REG(heth->Instance->MACTFCR, ETH_MACTFCR_MASK, macregval);
 80017e8:	687b      	ldr	r3, [r7, #4]
 80017ea:	681b      	ldr	r3, [r3, #0]
 80017ec:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 80017ee:	f64f 730d 	movw	r3, #65293	; 0xff0d
 80017f2:	4013      	ands	r3, r2
 80017f4:	687a      	ldr	r2, [r7, #4]
 80017f6:	6812      	ldr	r2, [r2, #0]
 80017f8:	68f9      	ldr	r1, [r7, #12]
 80017fa:	430b      	orrs	r3, r1
 80017fc:	6713      	str	r3, [r2, #112]	; 0x70

  /*------------------------ MACRFCR Configuration --------------------*/
  macregval = ((uint32_t)macconf->ReceiveFlowControl |
 80017fe:	683b      	ldr	r3, [r7, #0]
 8001800:	f893 3056 	ldrb.w	r3, [r3, #86]	; 0x56
 8001804:	461a      	mov	r2, r3
               ((uint32_t)macconf->UnicastPausePacketDetect << 1));
 8001806:	683b      	ldr	r3, [r7, #0]
 8001808:	f893 3055 	ldrb.w	r3, [r3, #85]	; 0x55
 800180c:	005b      	lsls	r3, r3, #1
  macregval = ((uint32_t)macconf->ReceiveFlowControl |
 800180e:	4313      	orrs	r3, r2
 8001810:	60fb      	str	r3, [r7, #12]

  /* Write to MACRFCR */
  MODIFY_REG(heth->Instance->MACRFCR, ETH_MACRFCR_MASK, macregval);
 8001812:	687b      	ldr	r3, [r7, #4]
 8001814:	681b      	ldr	r3, [r3, #0]
 8001816:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800181a:	f023 0103 	bic.w	r1, r3, #3
 800181e:	687b      	ldr	r3, [r7, #4]
 8001820:	681b      	ldr	r3, [r3, #0]
 8001822:	68fa      	ldr	r2, [r7, #12]
 8001824:	430a      	orrs	r2, r1
 8001826:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90

  /*------------------------ MTLTQOMR Configuration --------------------*/
  /* Write to MTLTQOMR */
  MODIFY_REG(heth->Instance->MTLTQOMR, ETH_MTLTQOMR_MASK, macconf->TransmitQueueMode);
 800182a:	687b      	ldr	r3, [r7, #4]
 800182c:	681b      	ldr	r3, [r3, #0]
 800182e:	f8d3 3d00 	ldr.w	r3, [r3, #3328]	; 0xd00
 8001832:	f023 0172 	bic.w	r1, r3, #114	; 0x72
 8001836:	683b      	ldr	r3, [r7, #0]
 8001838:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 800183a:	687b      	ldr	r3, [r7, #4]
 800183c:	681b      	ldr	r3, [r3, #0]
 800183e:	430a      	orrs	r2, r1
 8001840:	f8c3 2d00 	str.w	r2, [r3, #3328]	; 0xd00

  /*------------------------ MTLRQOMR Configuration --------------------*/
  macregval = (macconf->ReceiveQueueMode |
 8001844:	683b      	ldr	r3, [r7, #0]
 8001846:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
               ((uint32_t)((macconf->DropTCPIPChecksumErrorPacket == DISABLE) ? 1U : 0U) << 6) |
 8001848:	683a      	ldr	r2, [r7, #0]
 800184a:	f892 2060 	ldrb.w	r2, [r2, #96]	; 0x60
 800184e:	2a00      	cmp	r2, #0
 8001850:	d101      	bne.n	8001856 <ETH_SetMACConfig+0x1ee>
 8001852:	2240      	movs	r2, #64	; 0x40
 8001854:	e000      	b.n	8001858 <ETH_SetMACConfig+0x1f0>
 8001856:	2200      	movs	r2, #0
  macregval = (macconf->ReceiveQueueMode |
 8001858:	431a      	orrs	r2, r3
               ((uint32_t)macconf->ForwardRxErrorPacket << 4) |
 800185a:	683b      	ldr	r3, [r7, #0]
 800185c:	f893 3061 	ldrb.w	r3, [r3, #97]	; 0x61
 8001860:	011b      	lsls	r3, r3, #4
               ((uint32_t)((macconf->DropTCPIPChecksumErrorPacket == DISABLE) ? 1U : 0U) << 6) |
 8001862:	431a      	orrs	r2, r3
               ((uint32_t)macconf->ForwardRxUndersizedGoodPacket << 3));
 8001864:	683b      	ldr	r3, [r7, #0]
 8001866:	f893 3062 	ldrb.w	r3, [r3, #98]	; 0x62
 800186a:	00db      	lsls	r3, r3, #3
  macregval = (macconf->ReceiveQueueMode |
 800186c:	4313      	orrs	r3, r2
 800186e:	60fb      	str	r3, [r7, #12]

  /* Write to MTLRQOMR */
  MODIFY_REG(heth->Instance->MTLRQOMR, ETH_MTLRQOMR_MASK, macregval);
 8001870:	687b      	ldr	r3, [r7, #4]
 8001872:	681b      	ldr	r3, [r3, #0]
 8001874:	f8d3 3d30 	ldr.w	r3, [r3, #3376]	; 0xd30
 8001878:	f023 017b 	bic.w	r1, r3, #123	; 0x7b
 800187c:	687b      	ldr	r3, [r7, #4]
 800187e:	681b      	ldr	r3, [r3, #0]
 8001880:	68fa      	ldr	r2, [r7, #12]
 8001882:	430a      	orrs	r2, r1
 8001884:	f8c3 2d30 	str.w	r2, [r3, #3376]	; 0xd30
}
 8001888:	bf00      	nop
 800188a:	3714      	adds	r7, #20
 800188c:	46bd      	mov	sp, r7
 800188e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001892:	4770      	bx	lr
 8001894:	00048083 	.word	0x00048083
 8001898:	c0f88000 	.word	0xc0f88000
 800189c:	fffffef0 	.word	0xfffffef0

080018a0 <ETH_SetDMAConfig>:

static void ETH_SetDMAConfig(ETH_HandleTypeDef *heth,  ETH_DMAConfigTypeDef *dmaconf)
{
 80018a0:	b480      	push	{r7}
 80018a2:	b085      	sub	sp, #20
 80018a4:	af00      	add	r7, sp, #0
 80018a6:	6078      	str	r0, [r7, #4]
 80018a8:	6039      	str	r1, [r7, #0]
  uint32_t dmaregval;

  /*------------------------ DMAMR Configuration --------------------*/
  MODIFY_REG(heth->Instance->DMAMR, ETH_DMAMR_MASK, dmaconf->DMAArbitration);
 80018aa:	687b      	ldr	r3, [r7, #4]
 80018ac:	681b      	ldr	r3, [r3, #0]
 80018ae:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80018b2:	681a      	ldr	r2, [r3, #0]
 80018b4:	4b38      	ldr	r3, [pc, #224]	; (8001998 <ETH_SetDMAConfig+0xf8>)
 80018b6:	4013      	ands	r3, r2
 80018b8:	683a      	ldr	r2, [r7, #0]
 80018ba:	6811      	ldr	r1, [r2, #0]
 80018bc:	687a      	ldr	r2, [r7, #4]
 80018be:	6812      	ldr	r2, [r2, #0]
 80018c0:	430b      	orrs	r3, r1
 80018c2:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 80018c6:	6013      	str	r3, [r2, #0]

  /*------------------------ DMASBMR Configuration --------------------*/
  dmaregval = (((uint32_t)dmaconf->AddressAlignedBeats << 12) |
 80018c8:	683b      	ldr	r3, [r7, #0]
 80018ca:	791b      	ldrb	r3, [r3, #4]
 80018cc:	031a      	lsls	r2, r3, #12
               dmaconf->BurstMode |
 80018ce:	683b      	ldr	r3, [r7, #0]
 80018d0:	689b      	ldr	r3, [r3, #8]
  dmaregval = (((uint32_t)dmaconf->AddressAlignedBeats << 12) |
 80018d2:	431a      	orrs	r2, r3
               ((uint32_t)dmaconf->RebuildINCRxBurst << 15));
 80018d4:	683b      	ldr	r3, [r7, #0]
 80018d6:	7b1b      	ldrb	r3, [r3, #12]
 80018d8:	03db      	lsls	r3, r3, #15
  dmaregval = (((uint32_t)dmaconf->AddressAlignedBeats << 12) |
 80018da:	4313      	orrs	r3, r2
 80018dc:	60fb      	str	r3, [r7, #12]

  MODIFY_REG(heth->Instance->DMASBMR, ETH_DMASBMR_MASK, dmaregval);
 80018de:	687b      	ldr	r3, [r7, #4]
 80018e0:	681b      	ldr	r3, [r3, #0]
 80018e2:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80018e6:	685a      	ldr	r2, [r3, #4]
 80018e8:	4b2c      	ldr	r3, [pc, #176]	; (800199c <ETH_SetDMAConfig+0xfc>)
 80018ea:	4013      	ands	r3, r2
 80018ec:	687a      	ldr	r2, [r7, #4]
 80018ee:	6812      	ldr	r2, [r2, #0]
 80018f0:	68f9      	ldr	r1, [r7, #12]
 80018f2:	430b      	orrs	r3, r1
 80018f4:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 80018f8:	6053      	str	r3, [r2, #4]

  /*------------------------ DMACCR Configuration --------------------*/
  dmaregval = (((uint32_t)dmaconf->PBLx8Mode << 16) |
 80018fa:	683b      	ldr	r3, [r7, #0]
 80018fc:	7b5b      	ldrb	r3, [r3, #13]
 80018fe:	041a      	lsls	r2, r3, #16
               dmaconf->MaximumSegmentSize);
 8001900:	683b      	ldr	r3, [r7, #0]
 8001902:	6a1b      	ldr	r3, [r3, #32]
  dmaregval = (((uint32_t)dmaconf->PBLx8Mode << 16) |
 8001904:	4313      	orrs	r3, r2
 8001906:	60fb      	str	r3, [r7, #12]

  MODIFY_REG(heth->Instance->DMACCR, ETH_DMACCR_MASK, dmaregval);
 8001908:	687b      	ldr	r3, [r7, #4]
 800190a:	681b      	ldr	r3, [r3, #0]
 800190c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8001910:	f8d3 2100 	ldr.w	r2, [r3, #256]	; 0x100
 8001914:	4b22      	ldr	r3, [pc, #136]	; (80019a0 <ETH_SetDMAConfig+0x100>)
 8001916:	4013      	ands	r3, r2
 8001918:	687a      	ldr	r2, [r7, #4]
 800191a:	6812      	ldr	r2, [r2, #0]
 800191c:	68f9      	ldr	r1, [r7, #12]
 800191e:	430b      	orrs	r3, r1
 8001920:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 8001924:	f8c2 3100 	str.w	r3, [r2, #256]	; 0x100

  /*------------------------ DMACTCR Configuration --------------------*/
  dmaregval = (dmaconf->TxDMABurstLength |
 8001928:	683b      	ldr	r3, [r7, #0]
 800192a:	691a      	ldr	r2, [r3, #16]
               ((uint32_t)dmaconf->SecondPacketOperate << 4) |
 800192c:	683b      	ldr	r3, [r7, #0]
 800192e:	7d1b      	ldrb	r3, [r3, #20]
 8001930:	011b      	lsls	r3, r3, #4
  dmaregval = (dmaconf->TxDMABurstLength |
 8001932:	431a      	orrs	r2, r3
               ((uint32_t)dmaconf->TCPSegmentation << 12));
 8001934:	683b      	ldr	r3, [r7, #0]
 8001936:	7f5b      	ldrb	r3, [r3, #29]
 8001938:	031b      	lsls	r3, r3, #12
  dmaregval = (dmaconf->TxDMABurstLength |
 800193a:	4313      	orrs	r3, r2
 800193c:	60fb      	str	r3, [r7, #12]

  MODIFY_REG(heth->Instance->DMACTCR, ETH_DMACTCR_MASK, dmaregval);
 800193e:	687b      	ldr	r3, [r7, #4]
 8001940:	681b      	ldr	r3, [r3, #0]
 8001942:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8001946:	f8d3 2104 	ldr.w	r2, [r3, #260]	; 0x104
 800194a:	4b16      	ldr	r3, [pc, #88]	; (80019a4 <ETH_SetDMAConfig+0x104>)
 800194c:	4013      	ands	r3, r2
 800194e:	687a      	ldr	r2, [r7, #4]
 8001950:	6812      	ldr	r2, [r2, #0]
 8001952:	68f9      	ldr	r1, [r7, #12]
 8001954:	430b      	orrs	r3, r1
 8001956:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 800195a:	f8c2 3104 	str.w	r3, [r2, #260]	; 0x104

  /*------------------------ DMACRCR Configuration --------------------*/
  dmaregval = (((uint32_t)dmaconf->FlushRxPacket  << 31) |
 800195e:	683b      	ldr	r3, [r7, #0]
 8001960:	7f1b      	ldrb	r3, [r3, #28]
 8001962:	07da      	lsls	r2, r3, #31
               dmaconf->RxDMABurstLength);
 8001964:	683b      	ldr	r3, [r7, #0]
 8001966:	699b      	ldr	r3, [r3, #24]
  dmaregval = (((uint32_t)dmaconf->FlushRxPacket  << 31) |
 8001968:	4313      	orrs	r3, r2
 800196a:	60fb      	str	r3, [r7, #12]

  /* Write to DMACRCR */
  MODIFY_REG(heth->Instance->DMACRCR, ETH_DMACRCR_MASK, dmaregval);
 800196c:	687b      	ldr	r3, [r7, #4]
 800196e:	681b      	ldr	r3, [r3, #0]
 8001970:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8001974:	f8d3 2108 	ldr.w	r2, [r3, #264]	; 0x108
 8001978:	4b0b      	ldr	r3, [pc, #44]	; (80019a8 <ETH_SetDMAConfig+0x108>)
 800197a:	4013      	ands	r3, r2
 800197c:	687a      	ldr	r2, [r7, #4]
 800197e:	6812      	ldr	r2, [r2, #0]
 8001980:	68f9      	ldr	r1, [r7, #12]
 8001982:	430b      	orrs	r3, r1
 8001984:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 8001988:	f8c2 3108 	str.w	r3, [r2, #264]	; 0x108
}
 800198c:	bf00      	nop
 800198e:	3714      	adds	r7, #20
 8001990:	46bd      	mov	sp, r7
 8001992:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001996:	4770      	bx	lr
 8001998:	ffff87fd 	.word	0xffff87fd
 800199c:	ffff2ffe 	.word	0xffff2ffe
 80019a0:	fffec000 	.word	0xfffec000
 80019a4:	ffc0efef 	.word	0xffc0efef
 80019a8:	7fc0ffff 	.word	0x7fc0ffff

080019ac <ETH_MACDMAConfig>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
static void ETH_MACDMAConfig(ETH_HandleTypeDef *heth)
{
 80019ac:	b580      	push	{r7, lr}
 80019ae:	b0a4      	sub	sp, #144	; 0x90
 80019b0:	af00      	add	r7, sp, #0
 80019b2:	6078      	str	r0, [r7, #4]
  ETH_MACConfigTypeDef macDefaultConf;
  ETH_DMAConfigTypeDef dmaDefaultConf;

  /*--------------- ETHERNET MAC registers default Configuration --------------*/
  macDefaultConf.AutomaticPadCRCStrip = ENABLE;
 80019b4:	2301      	movs	r3, #1
 80019b6:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
  macDefaultConf.BackOffLimit = ETH_BACKOFFLIMIT_10;
 80019ba:	2300      	movs	r3, #0
 80019bc:	653b      	str	r3, [r7, #80]	; 0x50
  macDefaultConf.CarrierSenseBeforeTransmit = DISABLE;
 80019be:	2300      	movs	r3, #0
 80019c0:	f887 3049 	strb.w	r3, [r7, #73]	; 0x49
  macDefaultConf.CarrierSenseDuringTransmit = DISABLE;
 80019c4:	2300      	movs	r3, #0
 80019c6:	f887 304b 	strb.w	r3, [r7, #75]	; 0x4b
  macDefaultConf.ChecksumOffload = ENABLE;
 80019ca:	2301      	movs	r3, #1
 80019cc:	f887 3030 	strb.w	r3, [r7, #48]	; 0x30
  macDefaultConf.CRCCheckingRxPackets = ENABLE;
 80019d0:	2301      	movs	r3, #1
 80019d2:	f887 305e 	strb.w	r3, [r7, #94]	; 0x5e
  macDefaultConf.CRCStripTypePacket = ENABLE;
 80019d6:	2301      	movs	r3, #1
 80019d8:	f887 303a 	strb.w	r3, [r7, #58]	; 0x3a
  macDefaultConf.DeferralCheck = DISABLE;
 80019dc:	2300      	movs	r3, #0
 80019de:	f887 3054 	strb.w	r3, [r7, #84]	; 0x54
  macDefaultConf.DropTCPIPChecksumErrorPacket = ENABLE;
 80019e2:	2301      	movs	r3, #1
 80019e4:	f887 308c 	strb.w	r3, [r7, #140]	; 0x8c
  macDefaultConf.DuplexMode = ETH_FULLDUPLEX_MODE;
 80019e8:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80019ec:	647b      	str	r3, [r7, #68]	; 0x44
  macDefaultConf.ExtendedInterPacketGap = DISABLE;
 80019ee:	2300      	movs	r3, #0
 80019f0:	f887 3064 	strb.w	r3, [r7, #100]	; 0x64
  macDefaultConf.ExtendedInterPacketGapVal = 0x0;
 80019f4:	2300      	movs	r3, #0
 80019f6:	66bb      	str	r3, [r7, #104]	; 0x68
  macDefaultConf.ForwardRxErrorPacket = DISABLE;
 80019f8:	2300      	movs	r3, #0
 80019fa:	f887 308d 	strb.w	r3, [r7, #141]	; 0x8d
  macDefaultConf.ForwardRxUndersizedGoodPacket = DISABLE;
 80019fe:	2300      	movs	r3, #0
 8001a00:	f887 308e 	strb.w	r3, [r7, #142]	; 0x8e
  macDefaultConf.GiantPacketSizeLimit = 0x618;
 8001a04:	f44f 63c3 	mov.w	r3, #1560	; 0x618
 8001a08:	663b      	str	r3, [r7, #96]	; 0x60
  macDefaultConf.GiantPacketSizeLimitControl = DISABLE;
 8001a0a:	2300      	movs	r3, #0
 8001a0c:	f887 3038 	strb.w	r3, [r7, #56]	; 0x38
  macDefaultConf.InterPacketGapVal = ETH_INTERPACKETGAP_96BIT;
 8001a10:	2300      	movs	r3, #0
 8001a12:	637b      	str	r3, [r7, #52]	; 0x34
  macDefaultConf.Jabber = ENABLE;
 8001a14:	2301      	movs	r3, #1
 8001a16:	f887 303d 	strb.w	r3, [r7, #61]	; 0x3d
  macDefaultConf.JumboPacket = DISABLE;
 8001a1a:	2300      	movs	r3, #0
 8001a1c:	f887 303e 	strb.w	r3, [r7, #62]	; 0x3e
  macDefaultConf.LoopbackMode = DISABLE;
 8001a20:	2300      	movs	r3, #0
 8001a22:	f887 3048 	strb.w	r3, [r7, #72]	; 0x48
  macDefaultConf.PauseLowThreshold = ETH_PAUSELOWTHRESHOLD_MINUS_4;
 8001a26:	2300      	movs	r3, #0
 8001a28:	67fb      	str	r3, [r7, #124]	; 0x7c
  macDefaultConf.PauseTime = 0x0;
 8001a2a:	2300      	movs	r3, #0
 8001a2c:	677b      	str	r3, [r7, #116]	; 0x74
  macDefaultConf.PreambleLength = ETH_PREAMBLELENGTH_7;
 8001a2e:	2300      	movs	r3, #0
 8001a30:	65bb      	str	r3, [r7, #88]	; 0x58
  macDefaultConf.ProgrammableWatchdog = DISABLE;
 8001a32:	2300      	movs	r3, #0
 8001a34:	f887 306c 	strb.w	r3, [r7, #108]	; 0x6c
  macDefaultConf.ReceiveFlowControl = DISABLE;
 8001a38:	2300      	movs	r3, #0
 8001a3a:	f887 3082 	strb.w	r3, [r7, #130]	; 0x82
  macDefaultConf.ReceiveOwn = ENABLE;
 8001a3e:	2301      	movs	r3, #1
 8001a40:	f887 304a 	strb.w	r3, [r7, #74]	; 0x4a
  macDefaultConf.ReceiveQueueMode = ETH_RECEIVESTOREFORWARD;
 8001a44:	2320      	movs	r3, #32
 8001a46:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  macDefaultConf.RetryTransmission = ENABLE;
 8001a4a:	2301      	movs	r3, #1
 8001a4c:	f887 304c 	strb.w	r3, [r7, #76]	; 0x4c
  macDefaultConf.SlowProtocolDetect = DISABLE;
 8001a50:	2300      	movs	r3, #0
 8001a52:	f887 305d 	strb.w	r3, [r7, #93]	; 0x5d
  macDefaultConf.SourceAddrControl = ETH_SOURCEADDRESS_REPLACE_ADDR0;
 8001a56:	f04f 5340 	mov.w	r3, #805306368	; 0x30000000
 8001a5a:	62fb      	str	r3, [r7, #44]	; 0x2c
  macDefaultConf.Speed = ETH_SPEED_100M;
 8001a5c:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8001a60:	643b      	str	r3, [r7, #64]	; 0x40
  macDefaultConf.Support2KPacket = DISABLE;
 8001a62:	2300      	movs	r3, #0
 8001a64:	f887 3039 	strb.w	r3, [r7, #57]	; 0x39
  macDefaultConf.TransmitQueueMode = ETH_TRANSMITSTOREFORWARD;
 8001a68:	2302      	movs	r3, #2
 8001a6a:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  macDefaultConf.TransmitFlowControl = DISABLE;
 8001a6e:	2300      	movs	r3, #0
 8001a70:	f887 3080 	strb.w	r3, [r7, #128]	; 0x80
  macDefaultConf.UnicastPausePacketDetect = DISABLE;
 8001a74:	2300      	movs	r3, #0
 8001a76:	f887 3081 	strb.w	r3, [r7, #129]	; 0x81
  macDefaultConf.UnicastSlowProtocolPacketDetect = DISABLE;
 8001a7a:	2300      	movs	r3, #0
 8001a7c:	f887 305c 	strb.w	r3, [r7, #92]	; 0x5c
  macDefaultConf.Watchdog = ENABLE;
 8001a80:	2301      	movs	r3, #1
 8001a82:	f887 303c 	strb.w	r3, [r7, #60]	; 0x3c
  macDefaultConf.WatchdogTimeout =  ETH_MACWTR_WTO_2KB;
 8001a86:	2300      	movs	r3, #0
 8001a88:	673b      	str	r3, [r7, #112]	; 0x70
  macDefaultConf.ZeroQuantaPause = ENABLE;
 8001a8a:	2301      	movs	r3, #1
 8001a8c:	f887 3078 	strb.w	r3, [r7, #120]	; 0x78

  /* MAC default configuration */
  ETH_SetMACConfig(heth, &macDefaultConf);
 8001a90:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001a94:	4619      	mov	r1, r3
 8001a96:	6878      	ldr	r0, [r7, #4]
 8001a98:	f7ff fde6 	bl	8001668 <ETH_SetMACConfig>

  /*--------------- ETHERNET DMA registers default Configuration --------------*/
  dmaDefaultConf.AddressAlignedBeats = ENABLE;
 8001a9c:	2301      	movs	r3, #1
 8001a9e:	733b      	strb	r3, [r7, #12]
  dmaDefaultConf.BurstMode = ETH_BURSTLENGTH_FIXED;
 8001aa0:	2301      	movs	r3, #1
 8001aa2:	613b      	str	r3, [r7, #16]
  dmaDefaultConf.DMAArbitration = ETH_DMAARBITRATION_RX1_TX1;
 8001aa4:	2300      	movs	r3, #0
 8001aa6:	60bb      	str	r3, [r7, #8]
  dmaDefaultConf.FlushRxPacket = DISABLE;
 8001aa8:	2300      	movs	r3, #0
 8001aaa:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
  dmaDefaultConf.PBLx8Mode = DISABLE;
 8001aae:	2300      	movs	r3, #0
 8001ab0:	757b      	strb	r3, [r7, #21]
  dmaDefaultConf.RebuildINCRxBurst = DISABLE;
 8001ab2:	2300      	movs	r3, #0
 8001ab4:	753b      	strb	r3, [r7, #20]
  dmaDefaultConf.RxDMABurstLength = ETH_RXDMABURSTLENGTH_32BEAT;
 8001ab6:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8001aba:	623b      	str	r3, [r7, #32]
  dmaDefaultConf.SecondPacketOperate = DISABLE;
 8001abc:	2300      	movs	r3, #0
 8001abe:	773b      	strb	r3, [r7, #28]
  dmaDefaultConf.TxDMABurstLength = ETH_TXDMABURSTLENGTH_32BEAT;
 8001ac0:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8001ac4:	61bb      	str	r3, [r7, #24]
  dmaDefaultConf.TCPSegmentation = DISABLE;
 8001ac6:	2300      	movs	r3, #0
 8001ac8:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
  dmaDefaultConf.MaximumSegmentSize = ETH_SEGMENT_SIZE_DEFAULT;
 8001acc:	f44f 7306 	mov.w	r3, #536	; 0x218
 8001ad0:	62bb      	str	r3, [r7, #40]	; 0x28

  /* DMA default configuration */
  ETH_SetDMAConfig(heth, &dmaDefaultConf);
 8001ad2:	f107 0308 	add.w	r3, r7, #8
 8001ad6:	4619      	mov	r1, r3
 8001ad8:	6878      	ldr	r0, [r7, #4]
 8001ada:	f7ff fee1 	bl	80018a0 <ETH_SetDMAConfig>
}
 8001ade:	bf00      	nop
 8001ae0:	3790      	adds	r7, #144	; 0x90
 8001ae2:	46bd      	mov	sp, r7
 8001ae4:	bd80      	pop	{r7, pc}

08001ae6 <ETH_DMATxDescListInit>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_DMATxDescListInit(ETH_HandleTypeDef *heth)
{
 8001ae6:	b480      	push	{r7}
 8001ae8:	b085      	sub	sp, #20
 8001aea:	af00      	add	r7, sp, #0
 8001aec:	6078      	str	r0, [r7, #4]
  ETH_DMADescTypeDef *dmatxdesc;
  uint32_t i;

  /* Fill each DMATxDesc descriptor with the right values */
  for (i = 0; i < (uint32_t)ETH_TX_DESC_CNT; i++)
 8001aee:	2300      	movs	r3, #0
 8001af0:	60fb      	str	r3, [r7, #12]
 8001af2:	e01d      	b.n	8001b30 <ETH_DMATxDescListInit+0x4a>
  {
    dmatxdesc = heth->Init.TxDesc + i;
 8001af4:	687b      	ldr	r3, [r7, #4]
 8001af6:	68d9      	ldr	r1, [r3, #12]
 8001af8:	68fa      	ldr	r2, [r7, #12]
 8001afa:	4613      	mov	r3, r2
 8001afc:	005b      	lsls	r3, r3, #1
 8001afe:	4413      	add	r3, r2
 8001b00:	00db      	lsls	r3, r3, #3
 8001b02:	440b      	add	r3, r1
 8001b04:	60bb      	str	r3, [r7, #8]

    WRITE_REG(dmatxdesc->DESC0, 0x0);
 8001b06:	68bb      	ldr	r3, [r7, #8]
 8001b08:	2200      	movs	r2, #0
 8001b0a:	601a      	str	r2, [r3, #0]
    WRITE_REG(dmatxdesc->DESC1, 0x0);
 8001b0c:	68bb      	ldr	r3, [r7, #8]
 8001b0e:	2200      	movs	r2, #0
 8001b10:	605a      	str	r2, [r3, #4]
    WRITE_REG(dmatxdesc->DESC2, 0x0);
 8001b12:	68bb      	ldr	r3, [r7, #8]
 8001b14:	2200      	movs	r2, #0
 8001b16:	609a      	str	r2, [r3, #8]
    WRITE_REG(dmatxdesc->DESC3, 0x0);
 8001b18:	68bb      	ldr	r3, [r7, #8]
 8001b1a:	2200      	movs	r2, #0
 8001b1c:	60da      	str	r2, [r3, #12]

    WRITE_REG(heth->TxDescList.TxDesc[i], (uint32_t)dmatxdesc);
 8001b1e:	68b9      	ldr	r1, [r7, #8]
 8001b20:	687b      	ldr	r3, [r7, #4]
 8001b22:	68fa      	ldr	r2, [r7, #12]
 8001b24:	3206      	adds	r2, #6
 8001b26:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  for (i = 0; i < (uint32_t)ETH_TX_DESC_CNT; i++)
 8001b2a:	68fb      	ldr	r3, [r7, #12]
 8001b2c:	3301      	adds	r3, #1
 8001b2e:	60fb      	str	r3, [r7, #12]
 8001b30:	68fb      	ldr	r3, [r7, #12]
 8001b32:	2b03      	cmp	r3, #3
 8001b34:	d9de      	bls.n	8001af4 <ETH_DMATxDescListInit+0xe>

  }

  heth->TxDescList.CurTxDesc = 0;
 8001b36:	687b      	ldr	r3, [r7, #4]
 8001b38:	2200      	movs	r2, #0
 8001b3a:	629a      	str	r2, [r3, #40]	; 0x28

  /* Set Transmit Descriptor Ring Length */
  WRITE_REG(heth->Instance->DMACTDRLR, (ETH_TX_DESC_CNT - 1U));
 8001b3c:	687b      	ldr	r3, [r7, #4]
 8001b3e:	681b      	ldr	r3, [r3, #0]
 8001b40:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8001b44:	461a      	mov	r2, r3
 8001b46:	2303      	movs	r3, #3
 8001b48:	f8c2 312c 	str.w	r3, [r2, #300]	; 0x12c

  /* Set Transmit Descriptor List Address */
  WRITE_REG(heth->Instance->DMACTDLAR, (uint32_t) heth->Init.TxDesc);
 8001b4c:	687b      	ldr	r3, [r7, #4]
 8001b4e:	68da      	ldr	r2, [r3, #12]
 8001b50:	687b      	ldr	r3, [r7, #4]
 8001b52:	681b      	ldr	r3, [r3, #0]
 8001b54:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8001b58:	f8c3 2114 	str.w	r2, [r3, #276]	; 0x114

  /* Set Transmit Descriptor Tail pointer */
  WRITE_REG(heth->Instance->DMACTDTPR, (uint32_t) heth->Init.TxDesc);
 8001b5c:	687b      	ldr	r3, [r7, #4]
 8001b5e:	68da      	ldr	r2, [r3, #12]
 8001b60:	687b      	ldr	r3, [r7, #4]
 8001b62:	681b      	ldr	r3, [r3, #0]
 8001b64:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8001b68:	f8c3 2120 	str.w	r2, [r3, #288]	; 0x120
}
 8001b6c:	bf00      	nop
 8001b6e:	3714      	adds	r7, #20
 8001b70:	46bd      	mov	sp, r7
 8001b72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b76:	4770      	bx	lr

08001b78 <ETH_DMARxDescListInit>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_DMARxDescListInit(ETH_HandleTypeDef *heth)
{
 8001b78:	b480      	push	{r7}
 8001b7a:	b085      	sub	sp, #20
 8001b7c:	af00      	add	r7, sp, #0
 8001b7e:	6078      	str	r0, [r7, #4]
  ETH_DMADescTypeDef *dmarxdesc;
  uint32_t i;

  for (i = 0; i < (uint32_t)ETH_RX_DESC_CNT; i++)
 8001b80:	2300      	movs	r3, #0
 8001b82:	60fb      	str	r3, [r7, #12]
 8001b84:	e023      	b.n	8001bce <ETH_DMARxDescListInit+0x56>
  {
    dmarxdesc =  heth->Init.RxDesc + i;
 8001b86:	687b      	ldr	r3, [r7, #4]
 8001b88:	6919      	ldr	r1, [r3, #16]
 8001b8a:	68fa      	ldr	r2, [r7, #12]
 8001b8c:	4613      	mov	r3, r2
 8001b8e:	005b      	lsls	r3, r3, #1
 8001b90:	4413      	add	r3, r2
 8001b92:	00db      	lsls	r3, r3, #3
 8001b94:	440b      	add	r3, r1
 8001b96:	60bb      	str	r3, [r7, #8]

    WRITE_REG(dmarxdesc->DESC0, 0x0);
 8001b98:	68bb      	ldr	r3, [r7, #8]
 8001b9a:	2200      	movs	r2, #0
 8001b9c:	601a      	str	r2, [r3, #0]
    WRITE_REG(dmarxdesc->DESC1, 0x0);
 8001b9e:	68bb      	ldr	r3, [r7, #8]
 8001ba0:	2200      	movs	r2, #0
 8001ba2:	605a      	str	r2, [r3, #4]
    WRITE_REG(dmarxdesc->DESC2, 0x0);
 8001ba4:	68bb      	ldr	r3, [r7, #8]
 8001ba6:	2200      	movs	r2, #0
 8001ba8:	609a      	str	r2, [r3, #8]
    WRITE_REG(dmarxdesc->DESC3, 0x0);
 8001baa:	68bb      	ldr	r3, [r7, #8]
 8001bac:	2200      	movs	r2, #0
 8001bae:	60da      	str	r2, [r3, #12]
    WRITE_REG(dmarxdesc->BackupAddr0, 0x0);
 8001bb0:	68bb      	ldr	r3, [r7, #8]
 8001bb2:	2200      	movs	r2, #0
 8001bb4:	611a      	str	r2, [r3, #16]
    WRITE_REG(dmarxdesc->BackupAddr1, 0x0);
 8001bb6:	68bb      	ldr	r3, [r7, #8]
 8001bb8:	2200      	movs	r2, #0
 8001bba:	615a      	str	r2, [r3, #20]


    /* Set Rx descritors addresses */
    WRITE_REG(heth->RxDescList.RxDesc[i], (uint32_t)dmarxdesc);
 8001bbc:	68b9      	ldr	r1, [r7, #8]
 8001bbe:	687b      	ldr	r3, [r7, #4]
 8001bc0:	68fa      	ldr	r2, [r7, #12]
 8001bc2:	3212      	adds	r2, #18
 8001bc4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  for (i = 0; i < (uint32_t)ETH_RX_DESC_CNT; i++)
 8001bc8:	68fb      	ldr	r3, [r7, #12]
 8001bca:	3301      	adds	r3, #1
 8001bcc:	60fb      	str	r3, [r7, #12]
 8001bce:	68fb      	ldr	r3, [r7, #12]
 8001bd0:	2b03      	cmp	r3, #3
 8001bd2:	d9d8      	bls.n	8001b86 <ETH_DMARxDescListInit+0xe>

  }

  WRITE_REG(heth->RxDescList.RxDescIdx, 0);
 8001bd4:	687b      	ldr	r3, [r7, #4]
 8001bd6:	2200      	movs	r2, #0
 8001bd8:	65da      	str	r2, [r3, #92]	; 0x5c
  WRITE_REG(heth->RxDescList.RxDescCnt, 0);
 8001bda:	687b      	ldr	r3, [r7, #4]
 8001bdc:	2200      	movs	r2, #0
 8001bde:	661a      	str	r2, [r3, #96]	; 0x60
  WRITE_REG(heth->RxDescList.RxBuildDescIdx, 0);
 8001be0:	687b      	ldr	r3, [r7, #4]
 8001be2:	2200      	movs	r2, #0
 8001be4:	669a      	str	r2, [r3, #104]	; 0x68
  WRITE_REG(heth->RxDescList.RxBuildDescCnt, 0);
 8001be6:	687b      	ldr	r3, [r7, #4]
 8001be8:	2200      	movs	r2, #0
 8001bea:	66da      	str	r2, [r3, #108]	; 0x6c
  WRITE_REG(heth->RxDescList.ItMode, 0);
 8001bec:	687b      	ldr	r3, [r7, #4]
 8001bee:	2200      	movs	r2, #0
 8001bf0:	659a      	str	r2, [r3, #88]	; 0x58

  /* Set Receive Descriptor Ring Length */
  WRITE_REG(heth->Instance->DMACRDRLR, ((uint32_t)(ETH_RX_DESC_CNT - 1U)));
 8001bf2:	687b      	ldr	r3, [r7, #4]
 8001bf4:	681b      	ldr	r3, [r3, #0]
 8001bf6:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8001bfa:	461a      	mov	r2, r3
 8001bfc:	2303      	movs	r3, #3
 8001bfe:	f8c2 3130 	str.w	r3, [r2, #304]	; 0x130

  /* Set Receive Descriptor List Address */
  WRITE_REG(heth->Instance->DMACRDLAR, (uint32_t) heth->Init.RxDesc);
 8001c02:	687b      	ldr	r3, [r7, #4]
 8001c04:	691a      	ldr	r2, [r3, #16]
 8001c06:	687b      	ldr	r3, [r7, #4]
 8001c08:	681b      	ldr	r3, [r3, #0]
 8001c0a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8001c0e:	f8c3 211c 	str.w	r2, [r3, #284]	; 0x11c

  /* Set Receive Descriptor Tail pointer Address */
  WRITE_REG(heth->Instance->DMACRDTPR, ((uint32_t)(heth->Init.RxDesc + (uint32_t)(ETH_RX_DESC_CNT - 1U))));
 8001c12:	687b      	ldr	r3, [r7, #4]
 8001c14:	691b      	ldr	r3, [r3, #16]
 8001c16:	f103 0248 	add.w	r2, r3, #72	; 0x48
 8001c1a:	687b      	ldr	r3, [r7, #4]
 8001c1c:	681b      	ldr	r3, [r3, #0]
 8001c1e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8001c22:	f8c3 2128 	str.w	r2, [r3, #296]	; 0x128
}
 8001c26:	bf00      	nop
 8001c28:	3714      	adds	r7, #20
 8001c2a:	46bd      	mov	sp, r7
 8001c2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c30:	4770      	bx	lr
	...

08001c34 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001c34:	b480      	push	{r7}
 8001c36:	b089      	sub	sp, #36	; 0x24
 8001c38:	af00      	add	r7, sp, #0
 8001c3a:	6078      	str	r0, [r7, #4]
 8001c3c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8001c3e:	2300      	movs	r3, #0
 8001c40:	61fb      	str	r3, [r7, #28]
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
#else
  EXTI_CurrentCPU = EXTI_D1; /* EXTI for CM7 CPU */
 8001c42:	4b89      	ldr	r3, [pc, #548]	; (8001e68 <HAL_GPIO_Init+0x234>)
 8001c44:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8001c46:	e194      	b.n	8001f72 <HAL_GPIO_Init+0x33e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8001c48:	683b      	ldr	r3, [r7, #0]
 8001c4a:	681a      	ldr	r2, [r3, #0]
 8001c4c:	2101      	movs	r1, #1
 8001c4e:	69fb      	ldr	r3, [r7, #28]
 8001c50:	fa01 f303 	lsl.w	r3, r1, r3
 8001c54:	4013      	ands	r3, r2
 8001c56:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00U)
 8001c58:	693b      	ldr	r3, [r7, #16]
 8001c5a:	2b00      	cmp	r3, #0
 8001c5c:	f000 8186 	beq.w	8001f6c <HAL_GPIO_Init+0x338>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001c60:	683b      	ldr	r3, [r7, #0]
 8001c62:	685b      	ldr	r3, [r3, #4]
 8001c64:	f003 0303 	and.w	r3, r3, #3
 8001c68:	2b01      	cmp	r3, #1
 8001c6a:	d005      	beq.n	8001c78 <HAL_GPIO_Init+0x44>
 8001c6c:	683b      	ldr	r3, [r7, #0]
 8001c6e:	685b      	ldr	r3, [r3, #4]
 8001c70:	f003 0303 	and.w	r3, r3, #3
 8001c74:	2b02      	cmp	r3, #2
 8001c76:	d130      	bne.n	8001cda <HAL_GPIO_Init+0xa6>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001c78:	687b      	ldr	r3, [r7, #4]
 8001c7a:	689b      	ldr	r3, [r3, #8]
 8001c7c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8001c7e:	69fb      	ldr	r3, [r7, #28]
 8001c80:	005b      	lsls	r3, r3, #1
 8001c82:	2203      	movs	r2, #3
 8001c84:	fa02 f303 	lsl.w	r3, r2, r3
 8001c88:	43db      	mvns	r3, r3
 8001c8a:	69ba      	ldr	r2, [r7, #24]
 8001c8c:	4013      	ands	r3, r2
 8001c8e:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001c90:	683b      	ldr	r3, [r7, #0]
 8001c92:	68da      	ldr	r2, [r3, #12]
 8001c94:	69fb      	ldr	r3, [r7, #28]
 8001c96:	005b      	lsls	r3, r3, #1
 8001c98:	fa02 f303 	lsl.w	r3, r2, r3
 8001c9c:	69ba      	ldr	r2, [r7, #24]
 8001c9e:	4313      	orrs	r3, r2
 8001ca0:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001ca2:	687b      	ldr	r3, [r7, #4]
 8001ca4:	69ba      	ldr	r2, [r7, #24]
 8001ca6:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001ca8:	687b      	ldr	r3, [r7, #4]
 8001caa:	685b      	ldr	r3, [r3, #4]
 8001cac:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8001cae:	2201      	movs	r2, #1
 8001cb0:	69fb      	ldr	r3, [r7, #28]
 8001cb2:	fa02 f303 	lsl.w	r3, r2, r3
 8001cb6:	43db      	mvns	r3, r3
 8001cb8:	69ba      	ldr	r2, [r7, #24]
 8001cba:	4013      	ands	r3, r2
 8001cbc:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001cbe:	683b      	ldr	r3, [r7, #0]
 8001cc0:	685b      	ldr	r3, [r3, #4]
 8001cc2:	091b      	lsrs	r3, r3, #4
 8001cc4:	f003 0201 	and.w	r2, r3, #1
 8001cc8:	69fb      	ldr	r3, [r7, #28]
 8001cca:	fa02 f303 	lsl.w	r3, r2, r3
 8001cce:	69ba      	ldr	r2, [r7, #24]
 8001cd0:	4313      	orrs	r3, r2
 8001cd2:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8001cd4:	687b      	ldr	r3, [r7, #4]
 8001cd6:	69ba      	ldr	r2, [r7, #24]
 8001cd8:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001cda:	683b      	ldr	r3, [r7, #0]
 8001cdc:	685b      	ldr	r3, [r3, #4]
 8001cde:	f003 0303 	and.w	r3, r3, #3
 8001ce2:	2b03      	cmp	r3, #3
 8001ce4:	d017      	beq.n	8001d16 <HAL_GPIO_Init+0xe2>
      {
       /* Check the Pull parameter */
       assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8001ce6:	687b      	ldr	r3, [r7, #4]
 8001ce8:	68db      	ldr	r3, [r3, #12]
 8001cea:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8001cec:	69fb      	ldr	r3, [r7, #28]
 8001cee:	005b      	lsls	r3, r3, #1
 8001cf0:	2203      	movs	r2, #3
 8001cf2:	fa02 f303 	lsl.w	r3, r2, r3
 8001cf6:	43db      	mvns	r3, r3
 8001cf8:	69ba      	ldr	r2, [r7, #24]
 8001cfa:	4013      	ands	r3, r2
 8001cfc:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001cfe:	683b      	ldr	r3, [r7, #0]
 8001d00:	689a      	ldr	r2, [r3, #8]
 8001d02:	69fb      	ldr	r3, [r7, #28]
 8001d04:	005b      	lsls	r3, r3, #1
 8001d06:	fa02 f303 	lsl.w	r3, r2, r3
 8001d0a:	69ba      	ldr	r2, [r7, #24]
 8001d0c:	4313      	orrs	r3, r2
 8001d0e:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8001d10:	687b      	ldr	r3, [r7, #4]
 8001d12:	69ba      	ldr	r2, [r7, #24]
 8001d14:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001d16:	683b      	ldr	r3, [r7, #0]
 8001d18:	685b      	ldr	r3, [r3, #4]
 8001d1a:	f003 0303 	and.w	r3, r3, #3
 8001d1e:	2b02      	cmp	r3, #2
 8001d20:	d123      	bne.n	8001d6a <HAL_GPIO_Init+0x136>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001d22:	69fb      	ldr	r3, [r7, #28]
 8001d24:	08da      	lsrs	r2, r3, #3
 8001d26:	687b      	ldr	r3, [r7, #4]
 8001d28:	3208      	adds	r2, #8
 8001d2a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001d2e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8001d30:	69fb      	ldr	r3, [r7, #28]
 8001d32:	f003 0307 	and.w	r3, r3, #7
 8001d36:	009b      	lsls	r3, r3, #2
 8001d38:	220f      	movs	r2, #15
 8001d3a:	fa02 f303 	lsl.w	r3, r2, r3
 8001d3e:	43db      	mvns	r3, r3
 8001d40:	69ba      	ldr	r2, [r7, #24]
 8001d42:	4013      	ands	r3, r2
 8001d44:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8001d46:	683b      	ldr	r3, [r7, #0]
 8001d48:	691a      	ldr	r2, [r3, #16]
 8001d4a:	69fb      	ldr	r3, [r7, #28]
 8001d4c:	f003 0307 	and.w	r3, r3, #7
 8001d50:	009b      	lsls	r3, r3, #2
 8001d52:	fa02 f303 	lsl.w	r3, r2, r3
 8001d56:	69ba      	ldr	r2, [r7, #24]
 8001d58:	4313      	orrs	r3, r2
 8001d5a:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8001d5c:	69fb      	ldr	r3, [r7, #28]
 8001d5e:	08da      	lsrs	r2, r3, #3
 8001d60:	687b      	ldr	r3, [r7, #4]
 8001d62:	3208      	adds	r2, #8
 8001d64:	69b9      	ldr	r1, [r7, #24]
 8001d66:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001d6a:	687b      	ldr	r3, [r7, #4]
 8001d6c:	681b      	ldr	r3, [r3, #0]
 8001d6e:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8001d70:	69fb      	ldr	r3, [r7, #28]
 8001d72:	005b      	lsls	r3, r3, #1
 8001d74:	2203      	movs	r2, #3
 8001d76:	fa02 f303 	lsl.w	r3, r2, r3
 8001d7a:	43db      	mvns	r3, r3
 8001d7c:	69ba      	ldr	r2, [r7, #24]
 8001d7e:	4013      	ands	r3, r2
 8001d80:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001d82:	683b      	ldr	r3, [r7, #0]
 8001d84:	685b      	ldr	r3, [r3, #4]
 8001d86:	f003 0203 	and.w	r2, r3, #3
 8001d8a:	69fb      	ldr	r3, [r7, #28]
 8001d8c:	005b      	lsls	r3, r3, #1
 8001d8e:	fa02 f303 	lsl.w	r3, r2, r3
 8001d92:	69ba      	ldr	r2, [r7, #24]
 8001d94:	4313      	orrs	r3, r2
 8001d96:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8001d98:	687b      	ldr	r3, [r7, #4]
 8001d9a:	69ba      	ldr	r2, [r7, #24]
 8001d9c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8001d9e:	683b      	ldr	r3, [r7, #0]
 8001da0:	685b      	ldr	r3, [r3, #4]
 8001da2:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8001da6:	2b00      	cmp	r3, #0
 8001da8:	f000 80e0 	beq.w	8001f6c <HAL_GPIO_Init+0x338>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001dac:	4b2f      	ldr	r3, [pc, #188]	; (8001e6c <HAL_GPIO_Init+0x238>)
 8001dae:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8001db2:	4a2e      	ldr	r2, [pc, #184]	; (8001e6c <HAL_GPIO_Init+0x238>)
 8001db4:	f043 0302 	orr.w	r3, r3, #2
 8001db8:	f8c2 30f4 	str.w	r3, [r2, #244]	; 0xf4
 8001dbc:	4b2b      	ldr	r3, [pc, #172]	; (8001e6c <HAL_GPIO_Init+0x238>)
 8001dbe:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8001dc2:	f003 0302 	and.w	r3, r3, #2
 8001dc6:	60fb      	str	r3, [r7, #12]
 8001dc8:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8001dca:	4a29      	ldr	r2, [pc, #164]	; (8001e70 <HAL_GPIO_Init+0x23c>)
 8001dcc:	69fb      	ldr	r3, [r7, #28]
 8001dce:	089b      	lsrs	r3, r3, #2
 8001dd0:	3302      	adds	r3, #2
 8001dd2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001dd6:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8001dd8:	69fb      	ldr	r3, [r7, #28]
 8001dda:	f003 0303 	and.w	r3, r3, #3
 8001dde:	009b      	lsls	r3, r3, #2
 8001de0:	220f      	movs	r2, #15
 8001de2:	fa02 f303 	lsl.w	r3, r2, r3
 8001de6:	43db      	mvns	r3, r3
 8001de8:	69ba      	ldr	r2, [r7, #24]
 8001dea:	4013      	ands	r3, r2
 8001dec:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8001dee:	687b      	ldr	r3, [r7, #4]
 8001df0:	4a20      	ldr	r2, [pc, #128]	; (8001e74 <HAL_GPIO_Init+0x240>)
 8001df2:	4293      	cmp	r3, r2
 8001df4:	d052      	beq.n	8001e9c <HAL_GPIO_Init+0x268>
 8001df6:	687b      	ldr	r3, [r7, #4]
 8001df8:	4a1f      	ldr	r2, [pc, #124]	; (8001e78 <HAL_GPIO_Init+0x244>)
 8001dfa:	4293      	cmp	r3, r2
 8001dfc:	d031      	beq.n	8001e62 <HAL_GPIO_Init+0x22e>
 8001dfe:	687b      	ldr	r3, [r7, #4]
 8001e00:	4a1e      	ldr	r2, [pc, #120]	; (8001e7c <HAL_GPIO_Init+0x248>)
 8001e02:	4293      	cmp	r3, r2
 8001e04:	d02b      	beq.n	8001e5e <HAL_GPIO_Init+0x22a>
 8001e06:	687b      	ldr	r3, [r7, #4]
 8001e08:	4a1d      	ldr	r2, [pc, #116]	; (8001e80 <HAL_GPIO_Init+0x24c>)
 8001e0a:	4293      	cmp	r3, r2
 8001e0c:	d025      	beq.n	8001e5a <HAL_GPIO_Init+0x226>
 8001e0e:	687b      	ldr	r3, [r7, #4]
 8001e10:	4a1c      	ldr	r2, [pc, #112]	; (8001e84 <HAL_GPIO_Init+0x250>)
 8001e12:	4293      	cmp	r3, r2
 8001e14:	d01f      	beq.n	8001e56 <HAL_GPIO_Init+0x222>
 8001e16:	687b      	ldr	r3, [r7, #4]
 8001e18:	4a1b      	ldr	r2, [pc, #108]	; (8001e88 <HAL_GPIO_Init+0x254>)
 8001e1a:	4293      	cmp	r3, r2
 8001e1c:	d019      	beq.n	8001e52 <HAL_GPIO_Init+0x21e>
 8001e1e:	687b      	ldr	r3, [r7, #4]
 8001e20:	4a1a      	ldr	r2, [pc, #104]	; (8001e8c <HAL_GPIO_Init+0x258>)
 8001e22:	4293      	cmp	r3, r2
 8001e24:	d013      	beq.n	8001e4e <HAL_GPIO_Init+0x21a>
 8001e26:	687b      	ldr	r3, [r7, #4]
 8001e28:	4a19      	ldr	r2, [pc, #100]	; (8001e90 <HAL_GPIO_Init+0x25c>)
 8001e2a:	4293      	cmp	r3, r2
 8001e2c:	d00d      	beq.n	8001e4a <HAL_GPIO_Init+0x216>
 8001e2e:	687b      	ldr	r3, [r7, #4]
 8001e30:	4a18      	ldr	r2, [pc, #96]	; (8001e94 <HAL_GPIO_Init+0x260>)
 8001e32:	4293      	cmp	r3, r2
 8001e34:	d007      	beq.n	8001e46 <HAL_GPIO_Init+0x212>
 8001e36:	687b      	ldr	r3, [r7, #4]
 8001e38:	4a17      	ldr	r2, [pc, #92]	; (8001e98 <HAL_GPIO_Init+0x264>)
 8001e3a:	4293      	cmp	r3, r2
 8001e3c:	d101      	bne.n	8001e42 <HAL_GPIO_Init+0x20e>
 8001e3e:	2309      	movs	r3, #9
 8001e40:	e02d      	b.n	8001e9e <HAL_GPIO_Init+0x26a>
 8001e42:	230a      	movs	r3, #10
 8001e44:	e02b      	b.n	8001e9e <HAL_GPIO_Init+0x26a>
 8001e46:	2308      	movs	r3, #8
 8001e48:	e029      	b.n	8001e9e <HAL_GPIO_Init+0x26a>
 8001e4a:	2307      	movs	r3, #7
 8001e4c:	e027      	b.n	8001e9e <HAL_GPIO_Init+0x26a>
 8001e4e:	2306      	movs	r3, #6
 8001e50:	e025      	b.n	8001e9e <HAL_GPIO_Init+0x26a>
 8001e52:	2305      	movs	r3, #5
 8001e54:	e023      	b.n	8001e9e <HAL_GPIO_Init+0x26a>
 8001e56:	2304      	movs	r3, #4
 8001e58:	e021      	b.n	8001e9e <HAL_GPIO_Init+0x26a>
 8001e5a:	2303      	movs	r3, #3
 8001e5c:	e01f      	b.n	8001e9e <HAL_GPIO_Init+0x26a>
 8001e5e:	2302      	movs	r3, #2
 8001e60:	e01d      	b.n	8001e9e <HAL_GPIO_Init+0x26a>
 8001e62:	2301      	movs	r3, #1
 8001e64:	e01b      	b.n	8001e9e <HAL_GPIO_Init+0x26a>
 8001e66:	bf00      	nop
 8001e68:	58000080 	.word	0x58000080
 8001e6c:	58024400 	.word	0x58024400
 8001e70:	58000400 	.word	0x58000400
 8001e74:	58020000 	.word	0x58020000
 8001e78:	58020400 	.word	0x58020400
 8001e7c:	58020800 	.word	0x58020800
 8001e80:	58020c00 	.word	0x58020c00
 8001e84:	58021000 	.word	0x58021000
 8001e88:	58021400 	.word	0x58021400
 8001e8c:	58021800 	.word	0x58021800
 8001e90:	58021c00 	.word	0x58021c00
 8001e94:	58022000 	.word	0x58022000
 8001e98:	58022400 	.word	0x58022400
 8001e9c:	2300      	movs	r3, #0
 8001e9e:	69fa      	ldr	r2, [r7, #28]
 8001ea0:	f002 0203 	and.w	r2, r2, #3
 8001ea4:	0092      	lsls	r2, r2, #2
 8001ea6:	4093      	lsls	r3, r2
 8001ea8:	69ba      	ldr	r2, [r7, #24]
 8001eaa:	4313      	orrs	r3, r2
 8001eac:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001eae:	4938      	ldr	r1, [pc, #224]	; (8001f90 <HAL_GPIO_Init+0x35c>)
 8001eb0:	69fb      	ldr	r3, [r7, #28]
 8001eb2:	089b      	lsrs	r3, r3, #2
 8001eb4:	3302      	adds	r3, #2
 8001eb6:	69ba      	ldr	r2, [r7, #24]
 8001eb8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8001ebc:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001ec0:	681b      	ldr	r3, [r3, #0]
 8001ec2:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8001ec4:	693b      	ldr	r3, [r7, #16]
 8001ec6:	43db      	mvns	r3, r3
 8001ec8:	69ba      	ldr	r2, [r7, #24]
 8001eca:	4013      	ands	r3, r2
 8001ecc:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8001ece:	683b      	ldr	r3, [r7, #0]
 8001ed0:	685b      	ldr	r3, [r3, #4]
 8001ed2:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001ed6:	2b00      	cmp	r3, #0
 8001ed8:	d003      	beq.n	8001ee2 <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
 8001eda:	69ba      	ldr	r2, [r7, #24]
 8001edc:	693b      	ldr	r3, [r7, #16]
 8001ede:	4313      	orrs	r3, r2
 8001ee0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
 8001ee2:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8001ee6:	69bb      	ldr	r3, [r7, #24]
 8001ee8:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 8001eea:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001eee:	685b      	ldr	r3, [r3, #4]
 8001ef0:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8001ef2:	693b      	ldr	r3, [r7, #16]
 8001ef4:	43db      	mvns	r3, r3
 8001ef6:	69ba      	ldr	r2, [r7, #24]
 8001ef8:	4013      	ands	r3, r2
 8001efa:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001efc:	683b      	ldr	r3, [r7, #0]
 8001efe:	685b      	ldr	r3, [r3, #4]
 8001f00:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001f04:	2b00      	cmp	r3, #0
 8001f06:	d003      	beq.n	8001f10 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8001f08:	69ba      	ldr	r2, [r7, #24]
 8001f0a:	693b      	ldr	r3, [r7, #16]
 8001f0c:	4313      	orrs	r3, r2
 8001f0e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
 8001f10:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8001f14:	69bb      	ldr	r3, [r7, #24]
 8001f16:	6053      	str	r3, [r2, #4]

        temp = EXTI_CurrentCPU->EMR1;
 8001f18:	697b      	ldr	r3, [r7, #20]
 8001f1a:	685b      	ldr	r3, [r3, #4]
 8001f1c:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8001f1e:	693b      	ldr	r3, [r7, #16]
 8001f20:	43db      	mvns	r3, r3
 8001f22:	69ba      	ldr	r2, [r7, #24]
 8001f24:	4013      	ands	r3, r2
 8001f26:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8001f28:	683b      	ldr	r3, [r7, #0]
 8001f2a:	685b      	ldr	r3, [r3, #4]
 8001f2c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001f30:	2b00      	cmp	r3, #0
 8001f32:	d003      	beq.n	8001f3c <HAL_GPIO_Init+0x308>
        {
          temp |= iocurrent;
 8001f34:	69ba      	ldr	r2, [r7, #24]
 8001f36:	693b      	ldr	r3, [r7, #16]
 8001f38:	4313      	orrs	r3, r2
 8001f3a:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
 8001f3c:	697b      	ldr	r3, [r7, #20]
 8001f3e:	69ba      	ldr	r2, [r7, #24]
 8001f40:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 8001f42:	697b      	ldr	r3, [r7, #20]
 8001f44:	681b      	ldr	r3, [r3, #0]
 8001f46:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8001f48:	693b      	ldr	r3, [r7, #16]
 8001f4a:	43db      	mvns	r3, r3
 8001f4c:	69ba      	ldr	r2, [r7, #24]
 8001f4e:	4013      	ands	r3, r2
 8001f50:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001f52:	683b      	ldr	r3, [r7, #0]
 8001f54:	685b      	ldr	r3, [r3, #4]
 8001f56:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001f5a:	2b00      	cmp	r3, #0
 8001f5c:	d003      	beq.n	8001f66 <HAL_GPIO_Init+0x332>
        {
          temp |= iocurrent;
 8001f5e:	69ba      	ldr	r2, [r7, #24]
 8001f60:	693b      	ldr	r3, [r7, #16]
 8001f62:	4313      	orrs	r3, r2
 8001f64:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
 8001f66:	697b      	ldr	r3, [r7, #20]
 8001f68:	69ba      	ldr	r2, [r7, #24]
 8001f6a:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 8001f6c:	69fb      	ldr	r3, [r7, #28]
 8001f6e:	3301      	adds	r3, #1
 8001f70:	61fb      	str	r3, [r7, #28]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8001f72:	683b      	ldr	r3, [r7, #0]
 8001f74:	681a      	ldr	r2, [r3, #0]
 8001f76:	69fb      	ldr	r3, [r7, #28]
 8001f78:	fa22 f303 	lsr.w	r3, r2, r3
 8001f7c:	2b00      	cmp	r3, #0
 8001f7e:	f47f ae63 	bne.w	8001c48 <HAL_GPIO_Init+0x14>
  }
}
 8001f82:	bf00      	nop
 8001f84:	bf00      	nop
 8001f86:	3724      	adds	r7, #36	; 0x24
 8001f88:	46bd      	mov	sp, r7
 8001f8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f8e:	4770      	bx	lr
 8001f90:	58000400 	.word	0x58000400

08001f94 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001f94:	b480      	push	{r7}
 8001f96:	b083      	sub	sp, #12
 8001f98:	af00      	add	r7, sp, #0
 8001f9a:	6078      	str	r0, [r7, #4]
 8001f9c:	460b      	mov	r3, r1
 8001f9e:	807b      	strh	r3, [r7, #2]
 8001fa0:	4613      	mov	r3, r2
 8001fa2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001fa4:	787b      	ldrb	r3, [r7, #1]
 8001fa6:	2b00      	cmp	r3, #0
 8001fa8:	d003      	beq.n	8001fb2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001faa:	887a      	ldrh	r2, [r7, #2]
 8001fac:	687b      	ldr	r3, [r7, #4]
 8001fae:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
  }
}
 8001fb0:	e003      	b.n	8001fba <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 8001fb2:	887b      	ldrh	r3, [r7, #2]
 8001fb4:	041a      	lsls	r2, r3, #16
 8001fb6:	687b      	ldr	r3, [r7, #4]
 8001fb8:	619a      	str	r2, [r3, #24]
}
 8001fba:	bf00      	nop
 8001fbc:	370c      	adds	r7, #12
 8001fbe:	46bd      	mov	sp, r7
 8001fc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fc4:	4770      	bx	lr

08001fc6 <HAL_GPIO_TogglePin>:
  * @param  GPIOx: Where x can be (A..K) to select the GPIO peripheral.
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8001fc6:	b480      	push	{r7}
 8001fc8:	b085      	sub	sp, #20
 8001fca:	af00      	add	r7, sp, #0
 8001fcc:	6078      	str	r0, [r7, #4]
 8001fce:	460b      	mov	r3, r1
 8001fd0:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8001fd2:	687b      	ldr	r3, [r7, #4]
 8001fd4:	695b      	ldr	r3, [r3, #20]
 8001fd6:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8001fd8:	887a      	ldrh	r2, [r7, #2]
 8001fda:	68fb      	ldr	r3, [r7, #12]
 8001fdc:	4013      	ands	r3, r2
 8001fde:	041a      	lsls	r2, r3, #16
 8001fe0:	68fb      	ldr	r3, [r7, #12]
 8001fe2:	43d9      	mvns	r1, r3
 8001fe4:	887b      	ldrh	r3, [r7, #2]
 8001fe6:	400b      	ands	r3, r1
 8001fe8:	431a      	orrs	r2, r3
 8001fea:	687b      	ldr	r3, [r7, #4]
 8001fec:	619a      	str	r2, [r3, #24]
}
 8001fee:	bf00      	nop
 8001ff0:	3714      	adds	r7, #20
 8001ff2:	46bd      	mov	sp, r7
 8001ff4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ff8:	4770      	bx	lr
	...

08001ffc <HAL_HSEM_FastTake>:
  * @brief  Fast Take a semaphore with 1 Step mode.
  * @param  SemID: semaphore ID from 0 to 31
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HSEM_FastTake(uint32_t SemID)
{
 8001ffc:	b480      	push	{r7}
 8001ffe:	b083      	sub	sp, #12
 8002000:	af00      	add	r7, sp, #0
 8002002:	6078      	str	r0, [r7, #4]
    /*take success when MasterID match and take bit set*/
    return HAL_OK;
  }
#else  
  /* Read the RLR register to take the semaphore */
  if (HSEM->RLR[SemID] == (HSEM_CR_COREID_CURRENT | HSEM_RLR_LOCK))
 8002004:	4a08      	ldr	r2, [pc, #32]	; (8002028 <HAL_HSEM_FastTake+0x2c>)
 8002006:	687b      	ldr	r3, [r7, #4]
 8002008:	3320      	adds	r3, #32
 800200a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800200e:	4a07      	ldr	r2, [pc, #28]	; (800202c <HAL_HSEM_FastTake+0x30>)
 8002010:	4293      	cmp	r3, r2
 8002012:	d101      	bne.n	8002018 <HAL_HSEM_FastTake+0x1c>
  {
    /*take success when MasterID match and take bit set*/
    return HAL_OK;
 8002014:	2300      	movs	r3, #0
 8002016:	e000      	b.n	800201a <HAL_HSEM_FastTake+0x1e>
  }
#endif

  /* Semaphore take fails */
  return HAL_ERROR;
 8002018:	2301      	movs	r3, #1
}
 800201a:	4618      	mov	r0, r3
 800201c:	370c      	adds	r7, #12
 800201e:	46bd      	mov	sp, r7
 8002020:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002024:	4770      	bx	lr
 8002026:	bf00      	nop
 8002028:	58026400 	.word	0x58026400
 800202c:	80000300 	.word	0x80000300

08002030 <HAL_HSEM_Release>:
  * @param  SemID: semaphore ID from 0 to 31
  * @param  ProcessID: Process ID from 0 to 255
  * @retval None
  */
void  HAL_HSEM_Release(uint32_t SemID, uint32_t ProcessID)
{
 8002030:	b480      	push	{r7}
 8002032:	b083      	sub	sp, #12
 8002034:	af00      	add	r7, sp, #0
 8002036:	6078      	str	r0, [r7, #4]
 8002038:	6039      	str	r1, [r7, #0]

  /* Clear the semaphore by writing to the R register : the MasterID , the processID and take bit = 0  */
#if  USE_MULTI_CORE_SHARED_CODE != 0U
  HSEM->R[SemID] = (ProcessID | ((HAL_GetCurrentCPUID() << POSITION_VAL(HSEM_R_MASTERID)) & HSEM_R_MASTERID));
#else
  HSEM->R[SemID] = (ProcessID | HSEM_CR_COREID_CURRENT);
 800203a:	4906      	ldr	r1, [pc, #24]	; (8002054 <HAL_HSEM_Release+0x24>)
 800203c:	683b      	ldr	r3, [r7, #0]
 800203e:	f443 7240 	orr.w	r2, r3, #768	; 0x300
 8002042:	687b      	ldr	r3, [r7, #4]
 8002044:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
#endif

}
 8002048:	bf00      	nop
 800204a:	370c      	adds	r7, #12
 800204c:	46bd      	mov	sp, r7
 800204e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002052:	4770      	bx	lr
 8002054:	58026400 	.word	0x58026400

08002058 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8002058:	b5f0      	push	{r4, r5, r6, r7, lr}
 800205a:	b08f      	sub	sp, #60	; 0x3c
 800205c:	af0a      	add	r7, sp, #40	; 0x28
 800205e:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8002060:	687b      	ldr	r3, [r7, #4]
 8002062:	2b00      	cmp	r3, #0
 8002064:	d101      	bne.n	800206a <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8002066:	2301      	movs	r3, #1
 8002068:	e116      	b.n	8002298 <HAL_PCD_Init+0x240>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  USBx = hpcd->Instance;
 800206a:	687b      	ldr	r3, [r7, #4]
 800206c:	681b      	ldr	r3, [r3, #0]
 800206e:	60bb      	str	r3, [r7, #8]

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8002070:	687b      	ldr	r3, [r7, #4]
 8002072:	f893 34bd 	ldrb.w	r3, [r3, #1213]	; 0x4bd
 8002076:	b2db      	uxtb	r3, r3
 8002078:	2b00      	cmp	r3, #0
 800207a:	d106      	bne.n	800208a <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 800207c:	687b      	ldr	r3, [r7, #4]
 800207e:	2200      	movs	r2, #0
 8002080:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8002084:	6878      	ldr	r0, [r7, #4]
 8002086:	f7fe ff17 	bl	8000eb8 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 800208a:	687b      	ldr	r3, [r7, #4]
 800208c:	2203      	movs	r2, #3
 800208e:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd

  /* Disable DMA mode for FS instance */
  if ((USBx->CID & (0x1U << 8)) == 0U)
 8002092:	68bb      	ldr	r3, [r7, #8]
 8002094:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002096:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800209a:	2b00      	cmp	r3, #0
 800209c:	d102      	bne.n	80020a4 <HAL_PCD_Init+0x4c>
  {
    hpcd->Init.dma_enable = 0U;
 800209e:	687b      	ldr	r3, [r7, #4]
 80020a0:	2200      	movs	r2, #0
 80020a2:	60da      	str	r2, [r3, #12]
  }

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 80020a4:	687b      	ldr	r3, [r7, #4]
 80020a6:	681b      	ldr	r3, [r3, #0]
 80020a8:	4618      	mov	r0, r3
 80020aa:	f004 f8dd 	bl	8006268 <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 80020ae:	687b      	ldr	r3, [r7, #4]
 80020b0:	681b      	ldr	r3, [r3, #0]
 80020b2:	603b      	str	r3, [r7, #0]
 80020b4:	687e      	ldr	r6, [r7, #4]
 80020b6:	466d      	mov	r5, sp
 80020b8:	f106 0410 	add.w	r4, r6, #16
 80020bc:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80020be:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80020c0:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80020c2:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80020c4:	e894 0003 	ldmia.w	r4, {r0, r1}
 80020c8:	e885 0003 	stmia.w	r5, {r0, r1}
 80020cc:	1d33      	adds	r3, r6, #4
 80020ce:	cb0e      	ldmia	r3, {r1, r2, r3}
 80020d0:	6838      	ldr	r0, [r7, #0]
 80020d2:	f004 f85b 	bl	800618c <USB_CoreInit>
 80020d6:	4603      	mov	r3, r0
 80020d8:	2b00      	cmp	r3, #0
 80020da:	d005      	beq.n	80020e8 <HAL_PCD_Init+0x90>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 80020dc:	687b      	ldr	r3, [r7, #4]
 80020de:	2202      	movs	r2, #2
 80020e0:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd
    return HAL_ERROR;
 80020e4:	2301      	movs	r3, #1
 80020e6:	e0d7      	b.n	8002298 <HAL_PCD_Init+0x240>
  }

  /* Force Device Mode*/
  (void)USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE);
 80020e8:	687b      	ldr	r3, [r7, #4]
 80020ea:	681b      	ldr	r3, [r3, #0]
 80020ec:	2100      	movs	r1, #0
 80020ee:	4618      	mov	r0, r3
 80020f0:	f004 f8cb 	bl	800628a <USB_SetCurrentMode>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80020f4:	2300      	movs	r3, #0
 80020f6:	73fb      	strb	r3, [r7, #15]
 80020f8:	e04a      	b.n	8002190 <HAL_PCD_Init+0x138>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 80020fa:	7bfa      	ldrb	r2, [r7, #15]
 80020fc:	6879      	ldr	r1, [r7, #4]
 80020fe:	4613      	mov	r3, r2
 8002100:	00db      	lsls	r3, r3, #3
 8002102:	4413      	add	r3, r2
 8002104:	009b      	lsls	r3, r3, #2
 8002106:	440b      	add	r3, r1
 8002108:	333d      	adds	r3, #61	; 0x3d
 800210a:	2201      	movs	r2, #1
 800210c:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 800210e:	7bfa      	ldrb	r2, [r7, #15]
 8002110:	6879      	ldr	r1, [r7, #4]
 8002112:	4613      	mov	r3, r2
 8002114:	00db      	lsls	r3, r3, #3
 8002116:	4413      	add	r3, r2
 8002118:	009b      	lsls	r3, r3, #2
 800211a:	440b      	add	r3, r1
 800211c:	333c      	adds	r3, #60	; 0x3c
 800211e:	7bfa      	ldrb	r2, [r7, #15]
 8002120:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 8002122:	7bfa      	ldrb	r2, [r7, #15]
 8002124:	7bfb      	ldrb	r3, [r7, #15]
 8002126:	b298      	uxth	r0, r3
 8002128:	6879      	ldr	r1, [r7, #4]
 800212a:	4613      	mov	r3, r2
 800212c:	00db      	lsls	r3, r3, #3
 800212e:	4413      	add	r3, r2
 8002130:	009b      	lsls	r3, r3, #2
 8002132:	440b      	add	r3, r1
 8002134:	3356      	adds	r3, #86	; 0x56
 8002136:	4602      	mov	r2, r0
 8002138:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 800213a:	7bfa      	ldrb	r2, [r7, #15]
 800213c:	6879      	ldr	r1, [r7, #4]
 800213e:	4613      	mov	r3, r2
 8002140:	00db      	lsls	r3, r3, #3
 8002142:	4413      	add	r3, r2
 8002144:	009b      	lsls	r3, r3, #2
 8002146:	440b      	add	r3, r1
 8002148:	3340      	adds	r3, #64	; 0x40
 800214a:	2200      	movs	r2, #0
 800214c:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 800214e:	7bfa      	ldrb	r2, [r7, #15]
 8002150:	6879      	ldr	r1, [r7, #4]
 8002152:	4613      	mov	r3, r2
 8002154:	00db      	lsls	r3, r3, #3
 8002156:	4413      	add	r3, r2
 8002158:	009b      	lsls	r3, r3, #2
 800215a:	440b      	add	r3, r1
 800215c:	3344      	adds	r3, #68	; 0x44
 800215e:	2200      	movs	r2, #0
 8002160:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8002162:	7bfa      	ldrb	r2, [r7, #15]
 8002164:	6879      	ldr	r1, [r7, #4]
 8002166:	4613      	mov	r3, r2
 8002168:	00db      	lsls	r3, r3, #3
 800216a:	4413      	add	r3, r2
 800216c:	009b      	lsls	r3, r3, #2
 800216e:	440b      	add	r3, r1
 8002170:	3348      	adds	r3, #72	; 0x48
 8002172:	2200      	movs	r2, #0
 8002174:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8002176:	7bfa      	ldrb	r2, [r7, #15]
 8002178:	6879      	ldr	r1, [r7, #4]
 800217a:	4613      	mov	r3, r2
 800217c:	00db      	lsls	r3, r3, #3
 800217e:	4413      	add	r3, r2
 8002180:	009b      	lsls	r3, r3, #2
 8002182:	440b      	add	r3, r1
 8002184:	334c      	adds	r3, #76	; 0x4c
 8002186:	2200      	movs	r2, #0
 8002188:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800218a:	7bfb      	ldrb	r3, [r7, #15]
 800218c:	3301      	adds	r3, #1
 800218e:	73fb      	strb	r3, [r7, #15]
 8002190:	7bfa      	ldrb	r2, [r7, #15]
 8002192:	687b      	ldr	r3, [r7, #4]
 8002194:	685b      	ldr	r3, [r3, #4]
 8002196:	429a      	cmp	r2, r3
 8002198:	d3af      	bcc.n	80020fa <HAL_PCD_Init+0xa2>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800219a:	2300      	movs	r3, #0
 800219c:	73fb      	strb	r3, [r7, #15]
 800219e:	e044      	b.n	800222a <HAL_PCD_Init+0x1d2>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 80021a0:	7bfa      	ldrb	r2, [r7, #15]
 80021a2:	6879      	ldr	r1, [r7, #4]
 80021a4:	4613      	mov	r3, r2
 80021a6:	00db      	lsls	r3, r3, #3
 80021a8:	4413      	add	r3, r2
 80021aa:	009b      	lsls	r3, r3, #2
 80021ac:	440b      	add	r3, r1
 80021ae:	f203 237d 	addw	r3, r3, #637	; 0x27d
 80021b2:	2200      	movs	r2, #0
 80021b4:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 80021b6:	7bfa      	ldrb	r2, [r7, #15]
 80021b8:	6879      	ldr	r1, [r7, #4]
 80021ba:	4613      	mov	r3, r2
 80021bc:	00db      	lsls	r3, r3, #3
 80021be:	4413      	add	r3, r2
 80021c0:	009b      	lsls	r3, r3, #2
 80021c2:	440b      	add	r3, r1
 80021c4:	f503 731f 	add.w	r3, r3, #636	; 0x27c
 80021c8:	7bfa      	ldrb	r2, [r7, #15]
 80021ca:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 80021cc:	7bfa      	ldrb	r2, [r7, #15]
 80021ce:	6879      	ldr	r1, [r7, #4]
 80021d0:	4613      	mov	r3, r2
 80021d2:	00db      	lsls	r3, r3, #3
 80021d4:	4413      	add	r3, r2
 80021d6:	009b      	lsls	r3, r3, #2
 80021d8:	440b      	add	r3, r1
 80021da:	f503 7320 	add.w	r3, r3, #640	; 0x280
 80021de:	2200      	movs	r2, #0
 80021e0:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 80021e2:	7bfa      	ldrb	r2, [r7, #15]
 80021e4:	6879      	ldr	r1, [r7, #4]
 80021e6:	4613      	mov	r3, r2
 80021e8:	00db      	lsls	r3, r3, #3
 80021ea:	4413      	add	r3, r2
 80021ec:	009b      	lsls	r3, r3, #2
 80021ee:	440b      	add	r3, r1
 80021f0:	f503 7321 	add.w	r3, r3, #644	; 0x284
 80021f4:	2200      	movs	r2, #0
 80021f6:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 80021f8:	7bfa      	ldrb	r2, [r7, #15]
 80021fa:	6879      	ldr	r1, [r7, #4]
 80021fc:	4613      	mov	r3, r2
 80021fe:	00db      	lsls	r3, r3, #3
 8002200:	4413      	add	r3, r2
 8002202:	009b      	lsls	r3, r3, #2
 8002204:	440b      	add	r3, r1
 8002206:	f503 7322 	add.w	r3, r3, #648	; 0x288
 800220a:	2200      	movs	r2, #0
 800220c:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 800220e:	7bfa      	ldrb	r2, [r7, #15]
 8002210:	6879      	ldr	r1, [r7, #4]
 8002212:	4613      	mov	r3, r2
 8002214:	00db      	lsls	r3, r3, #3
 8002216:	4413      	add	r3, r2
 8002218:	009b      	lsls	r3, r3, #2
 800221a:	440b      	add	r3, r1
 800221c:	f503 7323 	add.w	r3, r3, #652	; 0x28c
 8002220:	2200      	movs	r2, #0
 8002222:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002224:	7bfb      	ldrb	r3, [r7, #15]
 8002226:	3301      	adds	r3, #1
 8002228:	73fb      	strb	r3, [r7, #15]
 800222a:	7bfa      	ldrb	r2, [r7, #15]
 800222c:	687b      	ldr	r3, [r7, #4]
 800222e:	685b      	ldr	r3, [r3, #4]
 8002230:	429a      	cmp	r2, r3
 8002232:	d3b5      	bcc.n	80021a0 <HAL_PCD_Init+0x148>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8002234:	687b      	ldr	r3, [r7, #4]
 8002236:	681b      	ldr	r3, [r3, #0]
 8002238:	603b      	str	r3, [r7, #0]
 800223a:	687e      	ldr	r6, [r7, #4]
 800223c:	466d      	mov	r5, sp
 800223e:	f106 0410 	add.w	r4, r6, #16
 8002242:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002244:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002246:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002248:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800224a:	e894 0003 	ldmia.w	r4, {r0, r1}
 800224e:	e885 0003 	stmia.w	r5, {r0, r1}
 8002252:	1d33      	adds	r3, r6, #4
 8002254:	cb0e      	ldmia	r3, {r1, r2, r3}
 8002256:	6838      	ldr	r0, [r7, #0]
 8002258:	f004 f864 	bl	8006324 <USB_DevInit>
 800225c:	4603      	mov	r3, r0
 800225e:	2b00      	cmp	r3, #0
 8002260:	d005      	beq.n	800226e <HAL_PCD_Init+0x216>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8002262:	687b      	ldr	r3, [r7, #4]
 8002264:	2202      	movs	r2, #2
 8002266:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd
    return HAL_ERROR;
 800226a:	2301      	movs	r3, #1
 800226c:	e014      	b.n	8002298 <HAL_PCD_Init+0x240>
  }

  hpcd->USB_Address = 0U;
 800226e:	687b      	ldr	r3, [r7, #4]
 8002270:	2200      	movs	r2, #0
 8002272:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  hpcd->State = HAL_PCD_STATE_READY;
 8002276:	687b      	ldr	r3, [r7, #4]
 8002278:	2201      	movs	r2, #1
 800227a:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd

  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 800227e:	687b      	ldr	r3, [r7, #4]
 8002280:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002282:	2b01      	cmp	r3, #1
 8002284:	d102      	bne.n	800228c <HAL_PCD_Init+0x234>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 8002286:	6878      	ldr	r0, [r7, #4]
 8002288:	f000 f80a 	bl	80022a0 <HAL_PCDEx_ActivateLPM>
  }

  (void)USB_DevDisconnect(hpcd->Instance);
 800228c:	687b      	ldr	r3, [r7, #4]
 800228e:	681b      	ldr	r3, [r3, #0]
 8002290:	4618      	mov	r0, r3
 8002292:	f004 fa22 	bl	80066da <USB_DevDisconnect>

  return HAL_OK;
 8002296:	2300      	movs	r3, #0
}
 8002298:	4618      	mov	r0, r3
 800229a:	3714      	adds	r7, #20
 800229c:	46bd      	mov	sp, r7
 800229e:	bdf0      	pop	{r4, r5, r6, r7, pc}

080022a0 <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 80022a0:	b480      	push	{r7}
 80022a2:	b085      	sub	sp, #20
 80022a4:	af00      	add	r7, sp, #0
 80022a6:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80022a8:	687b      	ldr	r3, [r7, #4]
 80022aa:	681b      	ldr	r3, [r3, #0]
 80022ac:	60fb      	str	r3, [r7, #12]

  hpcd->lpm_active = 1U;
 80022ae:	687b      	ldr	r3, [r7, #4]
 80022b0:	2201      	movs	r2, #1
 80022b2:	f8c3 2500 	str.w	r2, [r3, #1280]	; 0x500
  hpcd->LPM_State = LPM_L0;
 80022b6:	687b      	ldr	r3, [r7, #4]
 80022b8:	2200      	movs	r2, #0
 80022ba:	f883 24f4 	strb.w	r2, [r3, #1268]	; 0x4f4
  USBx->GINTMSK |= USB_OTG_GINTMSK_LPMINTM;
 80022be:	68fb      	ldr	r3, [r7, #12]
 80022c0:	699b      	ldr	r3, [r3, #24]
 80022c2:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 80022c6:	68fb      	ldr	r3, [r7, #12]
 80022c8:	619a      	str	r2, [r3, #24]
  USBx->GLPMCFG |= (USB_OTG_GLPMCFG_LPMEN | USB_OTG_GLPMCFG_LPMACK | USB_OTG_GLPMCFG_ENBESL);
 80022ca:	68fb      	ldr	r3, [r7, #12]
 80022cc:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80022ce:	4b05      	ldr	r3, [pc, #20]	; (80022e4 <HAL_PCDEx_ActivateLPM+0x44>)
 80022d0:	4313      	orrs	r3, r2
 80022d2:	68fa      	ldr	r2, [r7, #12]
 80022d4:	6553      	str	r3, [r2, #84]	; 0x54

  return HAL_OK;
 80022d6:	2300      	movs	r3, #0
}
 80022d8:	4618      	mov	r0, r3
 80022da:	3714      	adds	r7, #20
 80022dc:	46bd      	mov	sp, r7
 80022de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022e2:	4770      	bx	lr
 80022e4:	10000003 	.word	0x10000003

080022e8 <HAL_PWREx_ConfigSupply>:
  *         PWR_SMPS_2V5_SUPPLIES_EXT are used only for lines that supports SMPS
  *         regulator.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply (uint32_t SupplySource)
{
 80022e8:	b580      	push	{r7, lr}
 80022ea:	b084      	sub	sp, #16
 80022ec:	af00      	add	r7, sp, #0
 80022ee:	6078      	str	r0, [r7, #4]

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
 80022f0:	4b29      	ldr	r3, [pc, #164]	; (8002398 <HAL_PWREx_ConfigSupply+0xb0>)
 80022f2:	68db      	ldr	r3, [r3, #12]
 80022f4:	f003 0307 	and.w	r3, r3, #7
 80022f8:	2b06      	cmp	r3, #6
 80022fa:	d00a      	beq.n	8002312 <HAL_PWREx_ConfigSupply+0x2a>
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 80022fc:	4b26      	ldr	r3, [pc, #152]	; (8002398 <HAL_PWREx_ConfigSupply+0xb0>)
 80022fe:	68db      	ldr	r3, [r3, #12]
 8002300:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8002304:	687a      	ldr	r2, [r7, #4]
 8002306:	429a      	cmp	r2, r3
 8002308:	d001      	beq.n	800230e <HAL_PWREx_ConfigSupply+0x26>
    {
      /* Supply configuration update locked, can't apply a new supply config */
      return HAL_ERROR;
 800230a:	2301      	movs	r3, #1
 800230c:	e040      	b.n	8002390 <HAL_PWREx_ConfigSupply+0xa8>
    else
    {
      /* Supply configuration update locked, but new supply configuration
         matches with old supply configuration : nothing to do
      */
      return HAL_OK;
 800230e:	2300      	movs	r3, #0
 8002310:	e03e      	b.n	8002390 <HAL_PWREx_ConfigSupply+0xa8>
    }
  }

  /* Set the power supply configuration */
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 8002312:	4b21      	ldr	r3, [pc, #132]	; (8002398 <HAL_PWREx_ConfigSupply+0xb0>)
 8002314:	68db      	ldr	r3, [r3, #12]
 8002316:	f023 023f 	bic.w	r2, r3, #63	; 0x3f
 800231a:	491f      	ldr	r1, [pc, #124]	; (8002398 <HAL_PWREx_ConfigSupply+0xb0>)
 800231c:	687b      	ldr	r3, [r7, #4]
 800231e:	4313      	orrs	r3, r2
 8002320:	60cb      	str	r3, [r1, #12]

  /* Get tick */
  tickstart = HAL_GetTick ();
 8002322:	f7fe ff2f 	bl	8001184 <HAL_GetTick>
 8002326:	60f8      	str	r0, [r7, #12]

  /* Wait till voltage level flag is set */
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8002328:	e009      	b.n	800233e <HAL_PWREx_ConfigSupply+0x56>
  {
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 800232a:	f7fe ff2b 	bl	8001184 <HAL_GetTick>
 800232e:	4602      	mov	r2, r0
 8002330:	68fb      	ldr	r3, [r7, #12]
 8002332:	1ad3      	subs	r3, r2, r3
 8002334:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8002338:	d901      	bls.n	800233e <HAL_PWREx_ConfigSupply+0x56>
    {
      return HAL_ERROR;
 800233a:	2301      	movs	r3, #1
 800233c:	e028      	b.n	8002390 <HAL_PWREx_ConfigSupply+0xa8>
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 800233e:	4b16      	ldr	r3, [pc, #88]	; (8002398 <HAL_PWREx_ConfigSupply+0xb0>)
 8002340:	685b      	ldr	r3, [r3, #4]
 8002342:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8002346:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800234a:	d1ee      	bne.n	800232a <HAL_PWREx_ConfigSupply+0x42>
    }
  }

#if defined (SMPS)
  /* When the SMPS supplies external circuits verify that SDEXTRDY flag is set */
  if ((SupplySource == PWR_SMPS_1V8_SUPPLIES_EXT_AND_LDO) ||
 800234c:	687b      	ldr	r3, [r7, #4]
 800234e:	2b1e      	cmp	r3, #30
 8002350:	d008      	beq.n	8002364 <HAL_PWREx_ConfigSupply+0x7c>
 8002352:	687b      	ldr	r3, [r7, #4]
 8002354:	2b2e      	cmp	r3, #46	; 0x2e
 8002356:	d005      	beq.n	8002364 <HAL_PWREx_ConfigSupply+0x7c>
      (SupplySource == PWR_SMPS_2V5_SUPPLIES_EXT_AND_LDO) ||
 8002358:	687b      	ldr	r3, [r7, #4]
 800235a:	2b1d      	cmp	r3, #29
 800235c:	d002      	beq.n	8002364 <HAL_PWREx_ConfigSupply+0x7c>
      (SupplySource == PWR_SMPS_1V8_SUPPLIES_EXT)         ||
 800235e:	687b      	ldr	r3, [r7, #4]
 8002360:	2b2d      	cmp	r3, #45	; 0x2d
 8002362:	d114      	bne.n	800238e <HAL_PWREx_ConfigSupply+0xa6>
      (SupplySource == PWR_SMPS_2V5_SUPPLIES_EXT))
  {
    /* Get the current tick number */
    tickstart = HAL_GetTick ();
 8002364:	f7fe ff0e 	bl	8001184 <HAL_GetTick>
 8002368:	60f8      	str	r0, [r7, #12]

    /* Wait till SMPS external supply ready flag is set */
    while (__HAL_PWR_GET_FLAG (PWR_FLAG_SMPSEXTRDY) == 0U)
 800236a:	e009      	b.n	8002380 <HAL_PWREx_ConfigSupply+0x98>
    {
      if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 800236c:	f7fe ff0a 	bl	8001184 <HAL_GetTick>
 8002370:	4602      	mov	r2, r0
 8002372:	68fb      	ldr	r3, [r7, #12]
 8002374:	1ad3      	subs	r3, r2, r3
 8002376:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800237a:	d901      	bls.n	8002380 <HAL_PWREx_ConfigSupply+0x98>
      {
        return HAL_ERROR;
 800237c:	2301      	movs	r3, #1
 800237e:	e007      	b.n	8002390 <HAL_PWREx_ConfigSupply+0xa8>
    while (__HAL_PWR_GET_FLAG (PWR_FLAG_SMPSEXTRDY) == 0U)
 8002380:	4b05      	ldr	r3, [pc, #20]	; (8002398 <HAL_PWREx_ConfigSupply+0xb0>)
 8002382:	68db      	ldr	r3, [r3, #12]
 8002384:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002388:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800238c:	d1ee      	bne.n	800236c <HAL_PWREx_ConfigSupply+0x84>
      }
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
 800238e:	2300      	movs	r3, #0
}
 8002390:	4618      	mov	r0, r3
 8002392:	3710      	adds	r7, #16
 8002394:	46bd      	mov	sp, r7
 8002396:	bd80      	pop	{r7, pc}
 8002398:	58024800 	.word	0x58024800

0800239c <HAL_PWREx_EnableUSBVoltageDetector>:
/**
  * @brief Enable the USB voltage level detector.
  * @retval None.
  */
void HAL_PWREx_EnableUSBVoltageDetector (void)
{
 800239c:	b480      	push	{r7}
 800239e:	af00      	add	r7, sp, #0
  /* Enable the USB voltage detector */
  SET_BIT (PWR->CR3, PWR_CR3_USB33DEN);
 80023a0:	4b05      	ldr	r3, [pc, #20]	; (80023b8 <HAL_PWREx_EnableUSBVoltageDetector+0x1c>)
 80023a2:	68db      	ldr	r3, [r3, #12]
 80023a4:	4a04      	ldr	r2, [pc, #16]	; (80023b8 <HAL_PWREx_EnableUSBVoltageDetector+0x1c>)
 80023a6:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80023aa:	60d3      	str	r3, [r2, #12]
}
 80023ac:	bf00      	nop
 80023ae:	46bd      	mov	sp, r7
 80023b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023b4:	4770      	bx	lr
 80023b6:	bf00      	nop
 80023b8:	58024800 	.word	0x58024800

080023bc <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80023bc:	b580      	push	{r7, lr}
 80023be:	b08c      	sub	sp, #48	; 0x30
 80023c0:	af00      	add	r7, sp, #0
 80023c2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp1_pllckcfg, temp2_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80023c4:	687b      	ldr	r3, [r7, #4]
 80023c6:	2b00      	cmp	r3, #0
 80023c8:	d102      	bne.n	80023d0 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 80023ca:	2301      	movs	r3, #1
 80023cc:	f000 bc48 	b.w	8002c60 <HAL_RCC_OscConfig+0x8a4>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80023d0:	687b      	ldr	r3, [r7, #4]
 80023d2:	681b      	ldr	r3, [r3, #0]
 80023d4:	f003 0301 	and.w	r3, r3, #1
 80023d8:	2b00      	cmp	r3, #0
 80023da:	f000 8088 	beq.w	80024ee <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80023de:	4b99      	ldr	r3, [pc, #612]	; (8002644 <HAL_RCC_OscConfig+0x288>)
 80023e0:	691b      	ldr	r3, [r3, #16]
 80023e2:	f003 0338 	and.w	r3, r3, #56	; 0x38
 80023e6:	62fb      	str	r3, [r7, #44]	; 0x2c
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 80023e8:	4b96      	ldr	r3, [pc, #600]	; (8002644 <HAL_RCC_OscConfig+0x288>)
 80023ea:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80023ec:	62bb      	str	r3, [r7, #40]	; 0x28
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 80023ee:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80023f0:	2b10      	cmp	r3, #16
 80023f2:	d007      	beq.n	8002404 <HAL_RCC_OscConfig+0x48>
 80023f4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80023f6:	2b18      	cmp	r3, #24
 80023f8:	d111      	bne.n	800241e <HAL_RCC_OscConfig+0x62>
 80023fa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80023fc:	f003 0303 	and.w	r3, r3, #3
 8002400:	2b02      	cmp	r3, #2
 8002402:	d10c      	bne.n	800241e <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002404:	4b8f      	ldr	r3, [pc, #572]	; (8002644 <HAL_RCC_OscConfig+0x288>)
 8002406:	681b      	ldr	r3, [r3, #0]
 8002408:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800240c:	2b00      	cmp	r3, #0
 800240e:	d06d      	beq.n	80024ec <HAL_RCC_OscConfig+0x130>
 8002410:	687b      	ldr	r3, [r7, #4]
 8002412:	685b      	ldr	r3, [r3, #4]
 8002414:	2b00      	cmp	r3, #0
 8002416:	d169      	bne.n	80024ec <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 8002418:	2301      	movs	r3, #1
 800241a:	f000 bc21 	b.w	8002c60 <HAL_RCC_OscConfig+0x8a4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800241e:	687b      	ldr	r3, [r7, #4]
 8002420:	685b      	ldr	r3, [r3, #4]
 8002422:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002426:	d106      	bne.n	8002436 <HAL_RCC_OscConfig+0x7a>
 8002428:	4b86      	ldr	r3, [pc, #536]	; (8002644 <HAL_RCC_OscConfig+0x288>)
 800242a:	681b      	ldr	r3, [r3, #0]
 800242c:	4a85      	ldr	r2, [pc, #532]	; (8002644 <HAL_RCC_OscConfig+0x288>)
 800242e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002432:	6013      	str	r3, [r2, #0]
 8002434:	e02e      	b.n	8002494 <HAL_RCC_OscConfig+0xd8>
 8002436:	687b      	ldr	r3, [r7, #4]
 8002438:	685b      	ldr	r3, [r3, #4]
 800243a:	2b00      	cmp	r3, #0
 800243c:	d10c      	bne.n	8002458 <HAL_RCC_OscConfig+0x9c>
 800243e:	4b81      	ldr	r3, [pc, #516]	; (8002644 <HAL_RCC_OscConfig+0x288>)
 8002440:	681b      	ldr	r3, [r3, #0]
 8002442:	4a80      	ldr	r2, [pc, #512]	; (8002644 <HAL_RCC_OscConfig+0x288>)
 8002444:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002448:	6013      	str	r3, [r2, #0]
 800244a:	4b7e      	ldr	r3, [pc, #504]	; (8002644 <HAL_RCC_OscConfig+0x288>)
 800244c:	681b      	ldr	r3, [r3, #0]
 800244e:	4a7d      	ldr	r2, [pc, #500]	; (8002644 <HAL_RCC_OscConfig+0x288>)
 8002450:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002454:	6013      	str	r3, [r2, #0]
 8002456:	e01d      	b.n	8002494 <HAL_RCC_OscConfig+0xd8>
 8002458:	687b      	ldr	r3, [r7, #4]
 800245a:	685b      	ldr	r3, [r3, #4]
 800245c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002460:	d10c      	bne.n	800247c <HAL_RCC_OscConfig+0xc0>
 8002462:	4b78      	ldr	r3, [pc, #480]	; (8002644 <HAL_RCC_OscConfig+0x288>)
 8002464:	681b      	ldr	r3, [r3, #0]
 8002466:	4a77      	ldr	r2, [pc, #476]	; (8002644 <HAL_RCC_OscConfig+0x288>)
 8002468:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800246c:	6013      	str	r3, [r2, #0]
 800246e:	4b75      	ldr	r3, [pc, #468]	; (8002644 <HAL_RCC_OscConfig+0x288>)
 8002470:	681b      	ldr	r3, [r3, #0]
 8002472:	4a74      	ldr	r2, [pc, #464]	; (8002644 <HAL_RCC_OscConfig+0x288>)
 8002474:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002478:	6013      	str	r3, [r2, #0]
 800247a:	e00b      	b.n	8002494 <HAL_RCC_OscConfig+0xd8>
 800247c:	4b71      	ldr	r3, [pc, #452]	; (8002644 <HAL_RCC_OscConfig+0x288>)
 800247e:	681b      	ldr	r3, [r3, #0]
 8002480:	4a70      	ldr	r2, [pc, #448]	; (8002644 <HAL_RCC_OscConfig+0x288>)
 8002482:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002486:	6013      	str	r3, [r2, #0]
 8002488:	4b6e      	ldr	r3, [pc, #440]	; (8002644 <HAL_RCC_OscConfig+0x288>)
 800248a:	681b      	ldr	r3, [r3, #0]
 800248c:	4a6d      	ldr	r2, [pc, #436]	; (8002644 <HAL_RCC_OscConfig+0x288>)
 800248e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002492:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002494:	687b      	ldr	r3, [r7, #4]
 8002496:	685b      	ldr	r3, [r3, #4]
 8002498:	2b00      	cmp	r3, #0
 800249a:	d013      	beq.n	80024c4 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800249c:	f7fe fe72 	bl	8001184 <HAL_GetTick>
 80024a0:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80024a2:	e008      	b.n	80024b6 <HAL_RCC_OscConfig+0xfa>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80024a4:	f7fe fe6e 	bl	8001184 <HAL_GetTick>
 80024a8:	4602      	mov	r2, r0
 80024aa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80024ac:	1ad3      	subs	r3, r2, r3
 80024ae:	2b64      	cmp	r3, #100	; 0x64
 80024b0:	d901      	bls.n	80024b6 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80024b2:	2303      	movs	r3, #3
 80024b4:	e3d4      	b.n	8002c60 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80024b6:	4b63      	ldr	r3, [pc, #396]	; (8002644 <HAL_RCC_OscConfig+0x288>)
 80024b8:	681b      	ldr	r3, [r3, #0]
 80024ba:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80024be:	2b00      	cmp	r3, #0
 80024c0:	d0f0      	beq.n	80024a4 <HAL_RCC_OscConfig+0xe8>
 80024c2:	e014      	b.n	80024ee <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80024c4:	f7fe fe5e 	bl	8001184 <HAL_GetTick>
 80024c8:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 80024ca:	e008      	b.n	80024de <HAL_RCC_OscConfig+0x122>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80024cc:	f7fe fe5a 	bl	8001184 <HAL_GetTick>
 80024d0:	4602      	mov	r2, r0
 80024d2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80024d4:	1ad3      	subs	r3, r2, r3
 80024d6:	2b64      	cmp	r3, #100	; 0x64
 80024d8:	d901      	bls.n	80024de <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 80024da:	2303      	movs	r3, #3
 80024dc:	e3c0      	b.n	8002c60 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 80024de:	4b59      	ldr	r3, [pc, #356]	; (8002644 <HAL_RCC_OscConfig+0x288>)
 80024e0:	681b      	ldr	r3, [r3, #0]
 80024e2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80024e6:	2b00      	cmp	r3, #0
 80024e8:	d1f0      	bne.n	80024cc <HAL_RCC_OscConfig+0x110>
 80024ea:	e000      	b.n	80024ee <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80024ec:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80024ee:	687b      	ldr	r3, [r7, #4]
 80024f0:	681b      	ldr	r3, [r3, #0]
 80024f2:	f003 0302 	and.w	r3, r3, #2
 80024f6:	2b00      	cmp	r3, #0
 80024f8:	f000 80ca 	beq.w	8002690 <HAL_RCC_OscConfig+0x2d4>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSICALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* When the HSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80024fc:	4b51      	ldr	r3, [pc, #324]	; (8002644 <HAL_RCC_OscConfig+0x288>)
 80024fe:	691b      	ldr	r3, [r3, #16]
 8002500:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8002504:	623b      	str	r3, [r7, #32]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8002506:	4b4f      	ldr	r3, [pc, #316]	; (8002644 <HAL_RCC_OscConfig+0x288>)
 8002508:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800250a:	61fb      	str	r3, [r7, #28]
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 800250c:	6a3b      	ldr	r3, [r7, #32]
 800250e:	2b00      	cmp	r3, #0
 8002510:	d007      	beq.n	8002522 <HAL_RCC_OscConfig+0x166>
 8002512:	6a3b      	ldr	r3, [r7, #32]
 8002514:	2b18      	cmp	r3, #24
 8002516:	d156      	bne.n	80025c6 <HAL_RCC_OscConfig+0x20a>
 8002518:	69fb      	ldr	r3, [r7, #28]
 800251a:	f003 0303 	and.w	r3, r3, #3
 800251e:	2b00      	cmp	r3, #0
 8002520:	d151      	bne.n	80025c6 <HAL_RCC_OscConfig+0x20a>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002522:	4b48      	ldr	r3, [pc, #288]	; (8002644 <HAL_RCC_OscConfig+0x288>)
 8002524:	681b      	ldr	r3, [r3, #0]
 8002526:	f003 0304 	and.w	r3, r3, #4
 800252a:	2b00      	cmp	r3, #0
 800252c:	d005      	beq.n	800253a <HAL_RCC_OscConfig+0x17e>
 800252e:	687b      	ldr	r3, [r7, #4]
 8002530:	68db      	ldr	r3, [r3, #12]
 8002532:	2b00      	cmp	r3, #0
 8002534:	d101      	bne.n	800253a <HAL_RCC_OscConfig+0x17e>
      {
        return HAL_ERROR;
 8002536:	2301      	movs	r3, #1
 8002538:	e392      	b.n	8002c60 <HAL_RCC_OscConfig+0x8a4>
      }
      /* Otherwise, only HSI division and calibration are allowed */
      else
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2, HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 800253a:	4b42      	ldr	r3, [pc, #264]	; (8002644 <HAL_RCC_OscConfig+0x288>)
 800253c:	681b      	ldr	r3, [r3, #0]
 800253e:	f023 0219 	bic.w	r2, r3, #25
 8002542:	687b      	ldr	r3, [r7, #4]
 8002544:	68db      	ldr	r3, [r3, #12]
 8002546:	493f      	ldr	r1, [pc, #252]	; (8002644 <HAL_RCC_OscConfig+0x288>)
 8002548:	4313      	orrs	r3, r2
 800254a:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800254c:	f7fe fe1a 	bl	8001184 <HAL_GetTick>
 8002550:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8002552:	e008      	b.n	8002566 <HAL_RCC_OscConfig+0x1aa>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002554:	f7fe fe16 	bl	8001184 <HAL_GetTick>
 8002558:	4602      	mov	r2, r0
 800255a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800255c:	1ad3      	subs	r3, r2, r3
 800255e:	2b02      	cmp	r3, #2
 8002560:	d901      	bls.n	8002566 <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 8002562:	2303      	movs	r3, #3
 8002564:	e37c      	b.n	8002c60 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8002566:	4b37      	ldr	r3, [pc, #220]	; (8002644 <HAL_RCC_OscConfig+0x288>)
 8002568:	681b      	ldr	r3, [r3, #0]
 800256a:	f003 0304 	and.w	r3, r3, #4
 800256e:	2b00      	cmp	r3, #0
 8002570:	d0f0      	beq.n	8002554 <HAL_RCC_OscConfig+0x198>
          }
        }
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002572:	f7fe fe37 	bl	80011e4 <HAL_GetREVID>
 8002576:	4603      	mov	r3, r0
 8002578:	f241 0203 	movw	r2, #4099	; 0x1003
 800257c:	4293      	cmp	r3, r2
 800257e:	d817      	bhi.n	80025b0 <HAL_RCC_OscConfig+0x1f4>
 8002580:	687b      	ldr	r3, [r7, #4]
 8002582:	691b      	ldr	r3, [r3, #16]
 8002584:	2b40      	cmp	r3, #64	; 0x40
 8002586:	d108      	bne.n	800259a <HAL_RCC_OscConfig+0x1de>
 8002588:	4b2e      	ldr	r3, [pc, #184]	; (8002644 <HAL_RCC_OscConfig+0x288>)
 800258a:	685b      	ldr	r3, [r3, #4]
 800258c:	f423 337c 	bic.w	r3, r3, #258048	; 0x3f000
 8002590:	4a2c      	ldr	r2, [pc, #176]	; (8002644 <HAL_RCC_OscConfig+0x288>)
 8002592:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002596:	6053      	str	r3, [r2, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002598:	e07a      	b.n	8002690 <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800259a:	4b2a      	ldr	r3, [pc, #168]	; (8002644 <HAL_RCC_OscConfig+0x288>)
 800259c:	685b      	ldr	r3, [r3, #4]
 800259e:	f423 327c 	bic.w	r2, r3, #258048	; 0x3f000
 80025a2:	687b      	ldr	r3, [r7, #4]
 80025a4:	691b      	ldr	r3, [r3, #16]
 80025a6:	031b      	lsls	r3, r3, #12
 80025a8:	4926      	ldr	r1, [pc, #152]	; (8002644 <HAL_RCC_OscConfig+0x288>)
 80025aa:	4313      	orrs	r3, r2
 80025ac:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80025ae:	e06f      	b.n	8002690 <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80025b0:	4b24      	ldr	r3, [pc, #144]	; (8002644 <HAL_RCC_OscConfig+0x288>)
 80025b2:	685b      	ldr	r3, [r3, #4]
 80025b4:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 80025b8:	687b      	ldr	r3, [r7, #4]
 80025ba:	691b      	ldr	r3, [r3, #16]
 80025bc:	061b      	lsls	r3, r3, #24
 80025be:	4921      	ldr	r1, [pc, #132]	; (8002644 <HAL_RCC_OscConfig+0x288>)
 80025c0:	4313      	orrs	r3, r2
 80025c2:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80025c4:	e064      	b.n	8002690 <HAL_RCC_OscConfig+0x2d4>
    }

    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 80025c6:	687b      	ldr	r3, [r7, #4]
 80025c8:	68db      	ldr	r3, [r3, #12]
 80025ca:	2b00      	cmp	r3, #0
 80025cc:	d047      	beq.n	800265e <HAL_RCC_OscConfig+0x2a2>
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2,HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 80025ce:	4b1d      	ldr	r3, [pc, #116]	; (8002644 <HAL_RCC_OscConfig+0x288>)
 80025d0:	681b      	ldr	r3, [r3, #0]
 80025d2:	f023 0219 	bic.w	r2, r3, #25
 80025d6:	687b      	ldr	r3, [r7, #4]
 80025d8:	68db      	ldr	r3, [r3, #12]
 80025da:	491a      	ldr	r1, [pc, #104]	; (8002644 <HAL_RCC_OscConfig+0x288>)
 80025dc:	4313      	orrs	r3, r2
 80025de:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80025e0:	f7fe fdd0 	bl	8001184 <HAL_GetTick>
 80025e4:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80025e6:	e008      	b.n	80025fa <HAL_RCC_OscConfig+0x23e>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80025e8:	f7fe fdcc 	bl	8001184 <HAL_GetTick>
 80025ec:	4602      	mov	r2, r0
 80025ee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80025f0:	1ad3      	subs	r3, r2, r3
 80025f2:	2b02      	cmp	r3, #2
 80025f4:	d901      	bls.n	80025fa <HAL_RCC_OscConfig+0x23e>
          {
            return HAL_TIMEOUT;
 80025f6:	2303      	movs	r3, #3
 80025f8:	e332      	b.n	8002c60 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80025fa:	4b12      	ldr	r3, [pc, #72]	; (8002644 <HAL_RCC_OscConfig+0x288>)
 80025fc:	681b      	ldr	r3, [r3, #0]
 80025fe:	f003 0304 	and.w	r3, r3, #4
 8002602:	2b00      	cmp	r3, #0
 8002604:	d0f0      	beq.n	80025e8 <HAL_RCC_OscConfig+0x22c>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002606:	f7fe fded 	bl	80011e4 <HAL_GetREVID>
 800260a:	4603      	mov	r3, r0
 800260c:	f241 0203 	movw	r2, #4099	; 0x1003
 8002610:	4293      	cmp	r3, r2
 8002612:	d819      	bhi.n	8002648 <HAL_RCC_OscConfig+0x28c>
 8002614:	687b      	ldr	r3, [r7, #4]
 8002616:	691b      	ldr	r3, [r3, #16]
 8002618:	2b40      	cmp	r3, #64	; 0x40
 800261a:	d108      	bne.n	800262e <HAL_RCC_OscConfig+0x272>
 800261c:	4b09      	ldr	r3, [pc, #36]	; (8002644 <HAL_RCC_OscConfig+0x288>)
 800261e:	685b      	ldr	r3, [r3, #4]
 8002620:	f423 337c 	bic.w	r3, r3, #258048	; 0x3f000
 8002624:	4a07      	ldr	r2, [pc, #28]	; (8002644 <HAL_RCC_OscConfig+0x288>)
 8002626:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800262a:	6053      	str	r3, [r2, #4]
 800262c:	e030      	b.n	8002690 <HAL_RCC_OscConfig+0x2d4>
 800262e:	4b05      	ldr	r3, [pc, #20]	; (8002644 <HAL_RCC_OscConfig+0x288>)
 8002630:	685b      	ldr	r3, [r3, #4]
 8002632:	f423 327c 	bic.w	r2, r3, #258048	; 0x3f000
 8002636:	687b      	ldr	r3, [r7, #4]
 8002638:	691b      	ldr	r3, [r3, #16]
 800263a:	031b      	lsls	r3, r3, #12
 800263c:	4901      	ldr	r1, [pc, #4]	; (8002644 <HAL_RCC_OscConfig+0x288>)
 800263e:	4313      	orrs	r3, r2
 8002640:	604b      	str	r3, [r1, #4]
 8002642:	e025      	b.n	8002690 <HAL_RCC_OscConfig+0x2d4>
 8002644:	58024400 	.word	0x58024400
 8002648:	4b9a      	ldr	r3, [pc, #616]	; (80028b4 <HAL_RCC_OscConfig+0x4f8>)
 800264a:	685b      	ldr	r3, [r3, #4]
 800264c:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8002650:	687b      	ldr	r3, [r7, #4]
 8002652:	691b      	ldr	r3, [r3, #16]
 8002654:	061b      	lsls	r3, r3, #24
 8002656:	4997      	ldr	r1, [pc, #604]	; (80028b4 <HAL_RCC_OscConfig+0x4f8>)
 8002658:	4313      	orrs	r3, r2
 800265a:	604b      	str	r3, [r1, #4]
 800265c:	e018      	b.n	8002690 <HAL_RCC_OscConfig+0x2d4>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800265e:	4b95      	ldr	r3, [pc, #596]	; (80028b4 <HAL_RCC_OscConfig+0x4f8>)
 8002660:	681b      	ldr	r3, [r3, #0]
 8002662:	4a94      	ldr	r2, [pc, #592]	; (80028b4 <HAL_RCC_OscConfig+0x4f8>)
 8002664:	f023 0301 	bic.w	r3, r3, #1
 8002668:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800266a:	f7fe fd8b 	bl	8001184 <HAL_GetTick>
 800266e:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8002670:	e008      	b.n	8002684 <HAL_RCC_OscConfig+0x2c8>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002672:	f7fe fd87 	bl	8001184 <HAL_GetTick>
 8002676:	4602      	mov	r2, r0
 8002678:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800267a:	1ad3      	subs	r3, r2, r3
 800267c:	2b02      	cmp	r3, #2
 800267e:	d901      	bls.n	8002684 <HAL_RCC_OscConfig+0x2c8>
          {
            return HAL_TIMEOUT;
 8002680:	2303      	movs	r3, #3
 8002682:	e2ed      	b.n	8002c60 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8002684:	4b8b      	ldr	r3, [pc, #556]	; (80028b4 <HAL_RCC_OscConfig+0x4f8>)
 8002686:	681b      	ldr	r3, [r3, #0]
 8002688:	f003 0304 	and.w	r3, r3, #4
 800268c:	2b00      	cmp	r3, #0
 800268e:	d1f0      	bne.n	8002672 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 8002690:	687b      	ldr	r3, [r7, #4]
 8002692:	681b      	ldr	r3, [r3, #0]
 8002694:	f003 0310 	and.w	r3, r3, #16
 8002698:	2b00      	cmp	r3, #0
 800269a:	f000 80a9 	beq.w	80027f0 <HAL_RCC_OscConfig+0x434>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(RCC_OscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800269e:	4b85      	ldr	r3, [pc, #532]	; (80028b4 <HAL_RCC_OscConfig+0x4f8>)
 80026a0:	691b      	ldr	r3, [r3, #16]
 80026a2:	f003 0338 	and.w	r3, r3, #56	; 0x38
 80026a6:	61bb      	str	r3, [r7, #24]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 80026a8:	4b82      	ldr	r3, [pc, #520]	; (80028b4 <HAL_RCC_OscConfig+0x4f8>)
 80026aa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80026ac:	617b      	str	r3, [r7, #20]
    if ((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 80026ae:	69bb      	ldr	r3, [r7, #24]
 80026b0:	2b08      	cmp	r3, #8
 80026b2:	d007      	beq.n	80026c4 <HAL_RCC_OscConfig+0x308>
 80026b4:	69bb      	ldr	r3, [r7, #24]
 80026b6:	2b18      	cmp	r3, #24
 80026b8:	d13a      	bne.n	8002730 <HAL_RCC_OscConfig+0x374>
 80026ba:	697b      	ldr	r3, [r7, #20]
 80026bc:	f003 0303 	and.w	r3, r3, #3
 80026c0:	2b01      	cmp	r3, #1
 80026c2:	d135      	bne.n	8002730 <HAL_RCC_OscConfig+0x374>
    {
      /* When CSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 80026c4:	4b7b      	ldr	r3, [pc, #492]	; (80028b4 <HAL_RCC_OscConfig+0x4f8>)
 80026c6:	681b      	ldr	r3, [r3, #0]
 80026c8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80026cc:	2b00      	cmp	r3, #0
 80026ce:	d005      	beq.n	80026dc <HAL_RCC_OscConfig+0x320>
 80026d0:	687b      	ldr	r3, [r7, #4]
 80026d2:	69db      	ldr	r3, [r3, #28]
 80026d4:	2b80      	cmp	r3, #128	; 0x80
 80026d6:	d001      	beq.n	80026dc <HAL_RCC_OscConfig+0x320>
      {
        return HAL_ERROR;
 80026d8:	2301      	movs	r3, #1
 80026da:	e2c1      	b.n	8002c60 <HAL_RCC_OscConfig+0x8a4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 80026dc:	f7fe fd82 	bl	80011e4 <HAL_GetREVID>
 80026e0:	4603      	mov	r3, r0
 80026e2:	f241 0203 	movw	r2, #4099	; 0x1003
 80026e6:	4293      	cmp	r3, r2
 80026e8:	d817      	bhi.n	800271a <HAL_RCC_OscConfig+0x35e>
 80026ea:	687b      	ldr	r3, [r7, #4]
 80026ec:	6a1b      	ldr	r3, [r3, #32]
 80026ee:	2b20      	cmp	r3, #32
 80026f0:	d108      	bne.n	8002704 <HAL_RCC_OscConfig+0x348>
 80026f2:	4b70      	ldr	r3, [pc, #448]	; (80028b4 <HAL_RCC_OscConfig+0x4f8>)
 80026f4:	685b      	ldr	r3, [r3, #4]
 80026f6:	f023 43f8 	bic.w	r3, r3, #2080374784	; 0x7c000000
 80026fa:	4a6e      	ldr	r2, [pc, #440]	; (80028b4 <HAL_RCC_OscConfig+0x4f8>)
 80026fc:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8002700:	6053      	str	r3, [r2, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8002702:	e075      	b.n	80027f0 <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8002704:	4b6b      	ldr	r3, [pc, #428]	; (80028b4 <HAL_RCC_OscConfig+0x4f8>)
 8002706:	685b      	ldr	r3, [r3, #4]
 8002708:	f023 42f8 	bic.w	r2, r3, #2080374784	; 0x7c000000
 800270c:	687b      	ldr	r3, [r7, #4]
 800270e:	6a1b      	ldr	r3, [r3, #32]
 8002710:	069b      	lsls	r3, r3, #26
 8002712:	4968      	ldr	r1, [pc, #416]	; (80028b4 <HAL_RCC_OscConfig+0x4f8>)
 8002714:	4313      	orrs	r3, r2
 8002716:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8002718:	e06a      	b.n	80027f0 <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 800271a:	4b66      	ldr	r3, [pc, #408]	; (80028b4 <HAL_RCC_OscConfig+0x4f8>)
 800271c:	68db      	ldr	r3, [r3, #12]
 800271e:	f023 527c 	bic.w	r2, r3, #1056964608	; 0x3f000000
 8002722:	687b      	ldr	r3, [r7, #4]
 8002724:	6a1b      	ldr	r3, [r3, #32]
 8002726:	061b      	lsls	r3, r3, #24
 8002728:	4962      	ldr	r1, [pc, #392]	; (80028b4 <HAL_RCC_OscConfig+0x4f8>)
 800272a:	4313      	orrs	r3, r2
 800272c:	60cb      	str	r3, [r1, #12]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 800272e:	e05f      	b.n	80027f0 <HAL_RCC_OscConfig+0x434>
      }
    }
    else
    {
      /* Check the CSI State */
      if ((RCC_OscInitStruct->CSIState) != RCC_CSI_OFF)
 8002730:	687b      	ldr	r3, [r7, #4]
 8002732:	69db      	ldr	r3, [r3, #28]
 8002734:	2b00      	cmp	r3, #0
 8002736:	d042      	beq.n	80027be <HAL_RCC_OscConfig+0x402>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 8002738:	4b5e      	ldr	r3, [pc, #376]	; (80028b4 <HAL_RCC_OscConfig+0x4f8>)
 800273a:	681b      	ldr	r3, [r3, #0]
 800273c:	4a5d      	ldr	r2, [pc, #372]	; (80028b4 <HAL_RCC_OscConfig+0x4f8>)
 800273e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002742:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002744:	f7fe fd1e 	bl	8001184 <HAL_GetTick>
 8002748:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till CSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 800274a:	e008      	b.n	800275e <HAL_RCC_OscConfig+0x3a2>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 800274c:	f7fe fd1a 	bl	8001184 <HAL_GetTick>
 8002750:	4602      	mov	r2, r0
 8002752:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002754:	1ad3      	subs	r3, r2, r3
 8002756:	2b02      	cmp	r3, #2
 8002758:	d901      	bls.n	800275e <HAL_RCC_OscConfig+0x3a2>
          {
            return HAL_TIMEOUT;
 800275a:	2303      	movs	r3, #3
 800275c:	e280      	b.n	8002c60 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 800275e:	4b55      	ldr	r3, [pc, #340]	; (80028b4 <HAL_RCC_OscConfig+0x4f8>)
 8002760:	681b      	ldr	r3, [r3, #0]
 8002762:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002766:	2b00      	cmp	r3, #0
 8002768:	d0f0      	beq.n	800274c <HAL_RCC_OscConfig+0x390>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 800276a:	f7fe fd3b 	bl	80011e4 <HAL_GetREVID>
 800276e:	4603      	mov	r3, r0
 8002770:	f241 0203 	movw	r2, #4099	; 0x1003
 8002774:	4293      	cmp	r3, r2
 8002776:	d817      	bhi.n	80027a8 <HAL_RCC_OscConfig+0x3ec>
 8002778:	687b      	ldr	r3, [r7, #4]
 800277a:	6a1b      	ldr	r3, [r3, #32]
 800277c:	2b20      	cmp	r3, #32
 800277e:	d108      	bne.n	8002792 <HAL_RCC_OscConfig+0x3d6>
 8002780:	4b4c      	ldr	r3, [pc, #304]	; (80028b4 <HAL_RCC_OscConfig+0x4f8>)
 8002782:	685b      	ldr	r3, [r3, #4]
 8002784:	f023 43f8 	bic.w	r3, r3, #2080374784	; 0x7c000000
 8002788:	4a4a      	ldr	r2, [pc, #296]	; (80028b4 <HAL_RCC_OscConfig+0x4f8>)
 800278a:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800278e:	6053      	str	r3, [r2, #4]
 8002790:	e02e      	b.n	80027f0 <HAL_RCC_OscConfig+0x434>
 8002792:	4b48      	ldr	r3, [pc, #288]	; (80028b4 <HAL_RCC_OscConfig+0x4f8>)
 8002794:	685b      	ldr	r3, [r3, #4]
 8002796:	f023 42f8 	bic.w	r2, r3, #2080374784	; 0x7c000000
 800279a:	687b      	ldr	r3, [r7, #4]
 800279c:	6a1b      	ldr	r3, [r3, #32]
 800279e:	069b      	lsls	r3, r3, #26
 80027a0:	4944      	ldr	r1, [pc, #272]	; (80028b4 <HAL_RCC_OscConfig+0x4f8>)
 80027a2:	4313      	orrs	r3, r2
 80027a4:	604b      	str	r3, [r1, #4]
 80027a6:	e023      	b.n	80027f0 <HAL_RCC_OscConfig+0x434>
 80027a8:	4b42      	ldr	r3, [pc, #264]	; (80028b4 <HAL_RCC_OscConfig+0x4f8>)
 80027aa:	68db      	ldr	r3, [r3, #12]
 80027ac:	f023 527c 	bic.w	r2, r3, #1056964608	; 0x3f000000
 80027b0:	687b      	ldr	r3, [r7, #4]
 80027b2:	6a1b      	ldr	r3, [r3, #32]
 80027b4:	061b      	lsls	r3, r3, #24
 80027b6:	493f      	ldr	r1, [pc, #252]	; (80028b4 <HAL_RCC_OscConfig+0x4f8>)
 80027b8:	4313      	orrs	r3, r2
 80027ba:	60cb      	str	r3, [r1, #12]
 80027bc:	e018      	b.n	80027f0 <HAL_RCC_OscConfig+0x434>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 80027be:	4b3d      	ldr	r3, [pc, #244]	; (80028b4 <HAL_RCC_OscConfig+0x4f8>)
 80027c0:	681b      	ldr	r3, [r3, #0]
 80027c2:	4a3c      	ldr	r2, [pc, #240]	; (80028b4 <HAL_RCC_OscConfig+0x4f8>)
 80027c4:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80027c8:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80027ca:	f7fe fcdb 	bl	8001184 <HAL_GetTick>
 80027ce:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till CSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 80027d0:	e008      	b.n	80027e4 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 80027d2:	f7fe fcd7 	bl	8001184 <HAL_GetTick>
 80027d6:	4602      	mov	r2, r0
 80027d8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80027da:	1ad3      	subs	r3, r2, r3
 80027dc:	2b02      	cmp	r3, #2
 80027de:	d901      	bls.n	80027e4 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 80027e0:	2303      	movs	r3, #3
 80027e2:	e23d      	b.n	8002c60 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 80027e4:	4b33      	ldr	r3, [pc, #204]	; (80028b4 <HAL_RCC_OscConfig+0x4f8>)
 80027e6:	681b      	ldr	r3, [r3, #0]
 80027e8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80027ec:	2b00      	cmp	r3, #0
 80027ee:	d1f0      	bne.n	80027d2 <HAL_RCC_OscConfig+0x416>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80027f0:	687b      	ldr	r3, [r7, #4]
 80027f2:	681b      	ldr	r3, [r3, #0]
 80027f4:	f003 0308 	and.w	r3, r3, #8
 80027f8:	2b00      	cmp	r3, #0
 80027fa:	d036      	beq.n	800286a <HAL_RCC_OscConfig+0x4ae>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 80027fc:	687b      	ldr	r3, [r7, #4]
 80027fe:	695b      	ldr	r3, [r3, #20]
 8002800:	2b00      	cmp	r3, #0
 8002802:	d019      	beq.n	8002838 <HAL_RCC_OscConfig+0x47c>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002804:	4b2b      	ldr	r3, [pc, #172]	; (80028b4 <HAL_RCC_OscConfig+0x4f8>)
 8002806:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002808:	4a2a      	ldr	r2, [pc, #168]	; (80028b4 <HAL_RCC_OscConfig+0x4f8>)
 800280a:	f043 0301 	orr.w	r3, r3, #1
 800280e:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002810:	f7fe fcb8 	bl	8001184 <HAL_GetTick>
 8002814:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8002816:	e008      	b.n	800282a <HAL_RCC_OscConfig+0x46e>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002818:	f7fe fcb4 	bl	8001184 <HAL_GetTick>
 800281c:	4602      	mov	r2, r0
 800281e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002820:	1ad3      	subs	r3, r2, r3
 8002822:	2b02      	cmp	r3, #2
 8002824:	d901      	bls.n	800282a <HAL_RCC_OscConfig+0x46e>
        {
          return HAL_TIMEOUT;
 8002826:	2303      	movs	r3, #3
 8002828:	e21a      	b.n	8002c60 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 800282a:	4b22      	ldr	r3, [pc, #136]	; (80028b4 <HAL_RCC_OscConfig+0x4f8>)
 800282c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800282e:	f003 0302 	and.w	r3, r3, #2
 8002832:	2b00      	cmp	r3, #0
 8002834:	d0f0      	beq.n	8002818 <HAL_RCC_OscConfig+0x45c>
 8002836:	e018      	b.n	800286a <HAL_RCC_OscConfig+0x4ae>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002838:	4b1e      	ldr	r3, [pc, #120]	; (80028b4 <HAL_RCC_OscConfig+0x4f8>)
 800283a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800283c:	4a1d      	ldr	r2, [pc, #116]	; (80028b4 <HAL_RCC_OscConfig+0x4f8>)
 800283e:	f023 0301 	bic.w	r3, r3, #1
 8002842:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002844:	f7fe fc9e 	bl	8001184 <HAL_GetTick>
 8002848:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 800284a:	e008      	b.n	800285e <HAL_RCC_OscConfig+0x4a2>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800284c:	f7fe fc9a 	bl	8001184 <HAL_GetTick>
 8002850:	4602      	mov	r2, r0
 8002852:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002854:	1ad3      	subs	r3, r2, r3
 8002856:	2b02      	cmp	r3, #2
 8002858:	d901      	bls.n	800285e <HAL_RCC_OscConfig+0x4a2>
        {
          return HAL_TIMEOUT;
 800285a:	2303      	movs	r3, #3
 800285c:	e200      	b.n	8002c60 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 800285e:	4b15      	ldr	r3, [pc, #84]	; (80028b4 <HAL_RCC_OscConfig+0x4f8>)
 8002860:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002862:	f003 0302 	and.w	r3, r3, #2
 8002866:	2b00      	cmp	r3, #0
 8002868:	d1f0      	bne.n	800284c <HAL_RCC_OscConfig+0x490>
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 800286a:	687b      	ldr	r3, [r7, #4]
 800286c:	681b      	ldr	r3, [r3, #0]
 800286e:	f003 0320 	and.w	r3, r3, #32
 8002872:	2b00      	cmp	r3, #0
 8002874:	d039      	beq.n	80028ea <HAL_RCC_OscConfig+0x52e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if ((RCC_OscInitStruct->HSI48State) != RCC_HSI48_OFF)
 8002876:	687b      	ldr	r3, [r7, #4]
 8002878:	699b      	ldr	r3, [r3, #24]
 800287a:	2b00      	cmp	r3, #0
 800287c:	d01c      	beq.n	80028b8 <HAL_RCC_OscConfig+0x4fc>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 800287e:	4b0d      	ldr	r3, [pc, #52]	; (80028b4 <HAL_RCC_OscConfig+0x4f8>)
 8002880:	681b      	ldr	r3, [r3, #0]
 8002882:	4a0c      	ldr	r2, [pc, #48]	; (80028b4 <HAL_RCC_OscConfig+0x4f8>)
 8002884:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8002888:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 800288a:	f7fe fc7b 	bl	8001184 <HAL_GetTick>
 800288e:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8002890:	e008      	b.n	80028a4 <HAL_RCC_OscConfig+0x4e8>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8002892:	f7fe fc77 	bl	8001184 <HAL_GetTick>
 8002896:	4602      	mov	r2, r0
 8002898:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800289a:	1ad3      	subs	r3, r2, r3
 800289c:	2b02      	cmp	r3, #2
 800289e:	d901      	bls.n	80028a4 <HAL_RCC_OscConfig+0x4e8>
        {
          return HAL_TIMEOUT;
 80028a0:	2303      	movs	r3, #3
 80028a2:	e1dd      	b.n	8002c60 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 80028a4:	4b03      	ldr	r3, [pc, #12]	; (80028b4 <HAL_RCC_OscConfig+0x4f8>)
 80028a6:	681b      	ldr	r3, [r3, #0]
 80028a8:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80028ac:	2b00      	cmp	r3, #0
 80028ae:	d0f0      	beq.n	8002892 <HAL_RCC_OscConfig+0x4d6>
 80028b0:	e01b      	b.n	80028ea <HAL_RCC_OscConfig+0x52e>
 80028b2:	bf00      	nop
 80028b4:	58024400 	.word	0x58024400
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 80028b8:	4b9b      	ldr	r3, [pc, #620]	; (8002b28 <HAL_RCC_OscConfig+0x76c>)
 80028ba:	681b      	ldr	r3, [r3, #0]
 80028bc:	4a9a      	ldr	r2, [pc, #616]	; (8002b28 <HAL_RCC_OscConfig+0x76c>)
 80028be:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80028c2:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 80028c4:	f7fe fc5e 	bl	8001184 <HAL_GetTick>
 80028c8:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 80028ca:	e008      	b.n	80028de <HAL_RCC_OscConfig+0x522>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80028cc:	f7fe fc5a 	bl	8001184 <HAL_GetTick>
 80028d0:	4602      	mov	r2, r0
 80028d2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80028d4:	1ad3      	subs	r3, r2, r3
 80028d6:	2b02      	cmp	r3, #2
 80028d8:	d901      	bls.n	80028de <HAL_RCC_OscConfig+0x522>
        {
          return HAL_TIMEOUT;
 80028da:	2303      	movs	r3, #3
 80028dc:	e1c0      	b.n	8002c60 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 80028de:	4b92      	ldr	r3, [pc, #584]	; (8002b28 <HAL_RCC_OscConfig+0x76c>)
 80028e0:	681b      	ldr	r3, [r3, #0]
 80028e2:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80028e6:	2b00      	cmp	r3, #0
 80028e8:	d1f0      	bne.n	80028cc <HAL_RCC_OscConfig+0x510>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80028ea:	687b      	ldr	r3, [r7, #4]
 80028ec:	681b      	ldr	r3, [r3, #0]
 80028ee:	f003 0304 	and.w	r3, r3, #4
 80028f2:	2b00      	cmp	r3, #0
 80028f4:	f000 8081 	beq.w	80029fa <HAL_RCC_OscConfig+0x63e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 80028f8:	4b8c      	ldr	r3, [pc, #560]	; (8002b2c <HAL_RCC_OscConfig+0x770>)
 80028fa:	681b      	ldr	r3, [r3, #0]
 80028fc:	4a8b      	ldr	r2, [pc, #556]	; (8002b2c <HAL_RCC_OscConfig+0x770>)
 80028fe:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002902:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8002904:	f7fe fc3e 	bl	8001184 <HAL_GetTick>
 8002908:	6278      	str	r0, [r7, #36]	; 0x24

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800290a:	e008      	b.n	800291e <HAL_RCC_OscConfig+0x562>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800290c:	f7fe fc3a 	bl	8001184 <HAL_GetTick>
 8002910:	4602      	mov	r2, r0
 8002912:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002914:	1ad3      	subs	r3, r2, r3
 8002916:	2b64      	cmp	r3, #100	; 0x64
 8002918:	d901      	bls.n	800291e <HAL_RCC_OscConfig+0x562>
      {
        return HAL_TIMEOUT;
 800291a:	2303      	movs	r3, #3
 800291c:	e1a0      	b.n	8002c60 <HAL_RCC_OscConfig+0x8a4>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800291e:	4b83      	ldr	r3, [pc, #524]	; (8002b2c <HAL_RCC_OscConfig+0x770>)
 8002920:	681b      	ldr	r3, [r3, #0]
 8002922:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002926:	2b00      	cmp	r3, #0
 8002928:	d0f0      	beq.n	800290c <HAL_RCC_OscConfig+0x550>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800292a:	687b      	ldr	r3, [r7, #4]
 800292c:	689b      	ldr	r3, [r3, #8]
 800292e:	2b01      	cmp	r3, #1
 8002930:	d106      	bne.n	8002940 <HAL_RCC_OscConfig+0x584>
 8002932:	4b7d      	ldr	r3, [pc, #500]	; (8002b28 <HAL_RCC_OscConfig+0x76c>)
 8002934:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002936:	4a7c      	ldr	r2, [pc, #496]	; (8002b28 <HAL_RCC_OscConfig+0x76c>)
 8002938:	f043 0301 	orr.w	r3, r3, #1
 800293c:	6713      	str	r3, [r2, #112]	; 0x70
 800293e:	e02d      	b.n	800299c <HAL_RCC_OscConfig+0x5e0>
 8002940:	687b      	ldr	r3, [r7, #4]
 8002942:	689b      	ldr	r3, [r3, #8]
 8002944:	2b00      	cmp	r3, #0
 8002946:	d10c      	bne.n	8002962 <HAL_RCC_OscConfig+0x5a6>
 8002948:	4b77      	ldr	r3, [pc, #476]	; (8002b28 <HAL_RCC_OscConfig+0x76c>)
 800294a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800294c:	4a76      	ldr	r2, [pc, #472]	; (8002b28 <HAL_RCC_OscConfig+0x76c>)
 800294e:	f023 0301 	bic.w	r3, r3, #1
 8002952:	6713      	str	r3, [r2, #112]	; 0x70
 8002954:	4b74      	ldr	r3, [pc, #464]	; (8002b28 <HAL_RCC_OscConfig+0x76c>)
 8002956:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002958:	4a73      	ldr	r2, [pc, #460]	; (8002b28 <HAL_RCC_OscConfig+0x76c>)
 800295a:	f023 0304 	bic.w	r3, r3, #4
 800295e:	6713      	str	r3, [r2, #112]	; 0x70
 8002960:	e01c      	b.n	800299c <HAL_RCC_OscConfig+0x5e0>
 8002962:	687b      	ldr	r3, [r7, #4]
 8002964:	689b      	ldr	r3, [r3, #8]
 8002966:	2b05      	cmp	r3, #5
 8002968:	d10c      	bne.n	8002984 <HAL_RCC_OscConfig+0x5c8>
 800296a:	4b6f      	ldr	r3, [pc, #444]	; (8002b28 <HAL_RCC_OscConfig+0x76c>)
 800296c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800296e:	4a6e      	ldr	r2, [pc, #440]	; (8002b28 <HAL_RCC_OscConfig+0x76c>)
 8002970:	f043 0304 	orr.w	r3, r3, #4
 8002974:	6713      	str	r3, [r2, #112]	; 0x70
 8002976:	4b6c      	ldr	r3, [pc, #432]	; (8002b28 <HAL_RCC_OscConfig+0x76c>)
 8002978:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800297a:	4a6b      	ldr	r2, [pc, #428]	; (8002b28 <HAL_RCC_OscConfig+0x76c>)
 800297c:	f043 0301 	orr.w	r3, r3, #1
 8002980:	6713      	str	r3, [r2, #112]	; 0x70
 8002982:	e00b      	b.n	800299c <HAL_RCC_OscConfig+0x5e0>
 8002984:	4b68      	ldr	r3, [pc, #416]	; (8002b28 <HAL_RCC_OscConfig+0x76c>)
 8002986:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002988:	4a67      	ldr	r2, [pc, #412]	; (8002b28 <HAL_RCC_OscConfig+0x76c>)
 800298a:	f023 0301 	bic.w	r3, r3, #1
 800298e:	6713      	str	r3, [r2, #112]	; 0x70
 8002990:	4b65      	ldr	r3, [pc, #404]	; (8002b28 <HAL_RCC_OscConfig+0x76c>)
 8002992:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002994:	4a64      	ldr	r2, [pc, #400]	; (8002b28 <HAL_RCC_OscConfig+0x76c>)
 8002996:	f023 0304 	bic.w	r3, r3, #4
 800299a:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800299c:	687b      	ldr	r3, [r7, #4]
 800299e:	689b      	ldr	r3, [r3, #8]
 80029a0:	2b00      	cmp	r3, #0
 80029a2:	d015      	beq.n	80029d0 <HAL_RCC_OscConfig+0x614>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80029a4:	f7fe fbee 	bl	8001184 <HAL_GetTick>
 80029a8:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80029aa:	e00a      	b.n	80029c2 <HAL_RCC_OscConfig+0x606>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80029ac:	f7fe fbea 	bl	8001184 <HAL_GetTick>
 80029b0:	4602      	mov	r2, r0
 80029b2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80029b4:	1ad3      	subs	r3, r2, r3
 80029b6:	f241 3288 	movw	r2, #5000	; 0x1388
 80029ba:	4293      	cmp	r3, r2
 80029bc:	d901      	bls.n	80029c2 <HAL_RCC_OscConfig+0x606>
        {
          return HAL_TIMEOUT;
 80029be:	2303      	movs	r3, #3
 80029c0:	e14e      	b.n	8002c60 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80029c2:	4b59      	ldr	r3, [pc, #356]	; (8002b28 <HAL_RCC_OscConfig+0x76c>)
 80029c4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80029c6:	f003 0302 	and.w	r3, r3, #2
 80029ca:	2b00      	cmp	r3, #0
 80029cc:	d0ee      	beq.n	80029ac <HAL_RCC_OscConfig+0x5f0>
 80029ce:	e014      	b.n	80029fa <HAL_RCC_OscConfig+0x63e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80029d0:	f7fe fbd8 	bl	8001184 <HAL_GetTick>
 80029d4:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 80029d6:	e00a      	b.n	80029ee <HAL_RCC_OscConfig+0x632>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80029d8:	f7fe fbd4 	bl	8001184 <HAL_GetTick>
 80029dc:	4602      	mov	r2, r0
 80029de:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80029e0:	1ad3      	subs	r3, r2, r3
 80029e2:	f241 3288 	movw	r2, #5000	; 0x1388
 80029e6:	4293      	cmp	r3, r2
 80029e8:	d901      	bls.n	80029ee <HAL_RCC_OscConfig+0x632>
        {
          return HAL_TIMEOUT;
 80029ea:	2303      	movs	r3, #3
 80029ec:	e138      	b.n	8002c60 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 80029ee:	4b4e      	ldr	r3, [pc, #312]	; (8002b28 <HAL_RCC_OscConfig+0x76c>)
 80029f0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80029f2:	f003 0302 	and.w	r3, r3, #2
 80029f6:	2b00      	cmp	r3, #0
 80029f8:	d1ee      	bne.n	80029d8 <HAL_RCC_OscConfig+0x61c>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80029fa:	687b      	ldr	r3, [r7, #4]
 80029fc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80029fe:	2b00      	cmp	r3, #0
 8002a00:	f000 812d 	beq.w	8002c5e <HAL_RCC_OscConfig+0x8a2>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 8002a04:	4b48      	ldr	r3, [pc, #288]	; (8002b28 <HAL_RCC_OscConfig+0x76c>)
 8002a06:	691b      	ldr	r3, [r3, #16]
 8002a08:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8002a0c:	2b18      	cmp	r3, #24
 8002a0e:	f000 80bd 	beq.w	8002b8c <HAL_RCC_OscConfig+0x7d0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002a12:	687b      	ldr	r3, [r7, #4]
 8002a14:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002a16:	2b02      	cmp	r3, #2
 8002a18:	f040 809e 	bne.w	8002b58 <HAL_RCC_OscConfig+0x79c>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
        assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002a1c:	4b42      	ldr	r3, [pc, #264]	; (8002b28 <HAL_RCC_OscConfig+0x76c>)
 8002a1e:	681b      	ldr	r3, [r3, #0]
 8002a20:	4a41      	ldr	r2, [pc, #260]	; (8002b28 <HAL_RCC_OscConfig+0x76c>)
 8002a22:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8002a26:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002a28:	f7fe fbac 	bl	8001184 <HAL_GetTick>
 8002a2c:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8002a2e:	e008      	b.n	8002a42 <HAL_RCC_OscConfig+0x686>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002a30:	f7fe fba8 	bl	8001184 <HAL_GetTick>
 8002a34:	4602      	mov	r2, r0
 8002a36:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002a38:	1ad3      	subs	r3, r2, r3
 8002a3a:	2b02      	cmp	r3, #2
 8002a3c:	d901      	bls.n	8002a42 <HAL_RCC_OscConfig+0x686>
          {
            return HAL_TIMEOUT;
 8002a3e:	2303      	movs	r3, #3
 8002a40:	e10e      	b.n	8002c60 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8002a42:	4b39      	ldr	r3, [pc, #228]	; (8002b28 <HAL_RCC_OscConfig+0x76c>)
 8002a44:	681b      	ldr	r3, [r3, #0]
 8002a46:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002a4a:	2b00      	cmp	r3, #0
 8002a4c:	d1f0      	bne.n	8002a30 <HAL_RCC_OscConfig+0x674>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002a4e:	4b36      	ldr	r3, [pc, #216]	; (8002b28 <HAL_RCC_OscConfig+0x76c>)
 8002a50:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8002a52:	4b37      	ldr	r3, [pc, #220]	; (8002b30 <HAL_RCC_OscConfig+0x774>)
 8002a54:	4013      	ands	r3, r2
 8002a56:	687a      	ldr	r2, [r7, #4]
 8002a58:	6a91      	ldr	r1, [r2, #40]	; 0x28
 8002a5a:	687a      	ldr	r2, [r7, #4]
 8002a5c:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 8002a5e:	0112      	lsls	r2, r2, #4
 8002a60:	430a      	orrs	r2, r1
 8002a62:	4931      	ldr	r1, [pc, #196]	; (8002b28 <HAL_RCC_OscConfig+0x76c>)
 8002a64:	4313      	orrs	r3, r2
 8002a66:	628b      	str	r3, [r1, #40]	; 0x28
 8002a68:	687b      	ldr	r3, [r7, #4]
 8002a6a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002a6c:	3b01      	subs	r3, #1
 8002a6e:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8002a72:	687b      	ldr	r3, [r7, #4]
 8002a74:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002a76:	3b01      	subs	r3, #1
 8002a78:	025b      	lsls	r3, r3, #9
 8002a7a:	b29b      	uxth	r3, r3
 8002a7c:	431a      	orrs	r2, r3
 8002a7e:	687b      	ldr	r3, [r7, #4]
 8002a80:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002a82:	3b01      	subs	r3, #1
 8002a84:	041b      	lsls	r3, r3, #16
 8002a86:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 8002a8a:	431a      	orrs	r2, r3
 8002a8c:	687b      	ldr	r3, [r7, #4]
 8002a8e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002a90:	3b01      	subs	r3, #1
 8002a92:	061b      	lsls	r3, r3, #24
 8002a94:	f003 43fe 	and.w	r3, r3, #2130706432	; 0x7f000000
 8002a98:	4923      	ldr	r1, [pc, #140]	; (8002b28 <HAL_RCC_OscConfig+0x76c>)
 8002a9a:	4313      	orrs	r3, r2
 8002a9c:	630b      	str	r3, [r1, #48]	; 0x30
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Disable PLLFRACN . */
        __HAL_RCC_PLLFRACN_DISABLE();
 8002a9e:	4b22      	ldr	r3, [pc, #136]	; (8002b28 <HAL_RCC_OscConfig+0x76c>)
 8002aa0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002aa2:	4a21      	ldr	r2, [pc, #132]	; (8002b28 <HAL_RCC_OscConfig+0x76c>)
 8002aa4:	f023 0301 	bic.w	r3, r3, #1
 8002aa8:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Configure PLL PLL1FRACN */
        __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 8002aaa:	4b1f      	ldr	r3, [pc, #124]	; (8002b28 <HAL_RCC_OscConfig+0x76c>)
 8002aac:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002aae:	4b21      	ldr	r3, [pc, #132]	; (8002b34 <HAL_RCC_OscConfig+0x778>)
 8002ab0:	4013      	ands	r3, r2
 8002ab2:	687a      	ldr	r2, [r7, #4]
 8002ab4:	6c92      	ldr	r2, [r2, #72]	; 0x48
 8002ab6:	00d2      	lsls	r2, r2, #3
 8002ab8:	491b      	ldr	r1, [pc, #108]	; (8002b28 <HAL_RCC_OscConfig+0x76c>)
 8002aba:	4313      	orrs	r3, r2
 8002abc:	634b      	str	r3, [r1, #52]	; 0x34

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 8002abe:	4b1a      	ldr	r3, [pc, #104]	; (8002b28 <HAL_RCC_OscConfig+0x76c>)
 8002ac0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002ac2:	f023 020c 	bic.w	r2, r3, #12
 8002ac6:	687b      	ldr	r3, [r7, #4]
 8002ac8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002aca:	4917      	ldr	r1, [pc, #92]	; (8002b28 <HAL_RCC_OscConfig+0x76c>)
 8002acc:	4313      	orrs	r3, r2
 8002ace:	62cb      	str	r3, [r1, #44]	; 0x2c

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 8002ad0:	4b15      	ldr	r3, [pc, #84]	; (8002b28 <HAL_RCC_OscConfig+0x76c>)
 8002ad2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002ad4:	f023 0202 	bic.w	r2, r3, #2
 8002ad8:	687b      	ldr	r3, [r7, #4]
 8002ada:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002adc:	4912      	ldr	r1, [pc, #72]	; (8002b28 <HAL_RCC_OscConfig+0x76c>)
 8002ade:	4313      	orrs	r3, r2
 8002ae0:	62cb      	str	r3, [r1, #44]	; 0x2c

        /* Enable PLL System Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 8002ae2:	4b11      	ldr	r3, [pc, #68]	; (8002b28 <HAL_RCC_OscConfig+0x76c>)
 8002ae4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002ae6:	4a10      	ldr	r2, [pc, #64]	; (8002b28 <HAL_RCC_OscConfig+0x76c>)
 8002ae8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002aec:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable PLL1Q Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8002aee:	4b0e      	ldr	r3, [pc, #56]	; (8002b28 <HAL_RCC_OscConfig+0x76c>)
 8002af0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002af2:	4a0d      	ldr	r2, [pc, #52]	; (8002b28 <HAL_RCC_OscConfig+0x76c>)
 8002af4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002af8:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable PLL1R  Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 8002afa:	4b0b      	ldr	r3, [pc, #44]	; (8002b28 <HAL_RCC_OscConfig+0x76c>)
 8002afc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002afe:	4a0a      	ldr	r2, [pc, #40]	; (8002b28 <HAL_RCC_OscConfig+0x76c>)
 8002b00:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002b04:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable PLL1FRACN . */
        __HAL_RCC_PLLFRACN_ENABLE();
 8002b06:	4b08      	ldr	r3, [pc, #32]	; (8002b28 <HAL_RCC_OscConfig+0x76c>)
 8002b08:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002b0a:	4a07      	ldr	r2, [pc, #28]	; (8002b28 <HAL_RCC_OscConfig+0x76c>)
 8002b0c:	f043 0301 	orr.w	r3, r3, #1
 8002b10:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002b12:	4b05      	ldr	r3, [pc, #20]	; (8002b28 <HAL_RCC_OscConfig+0x76c>)
 8002b14:	681b      	ldr	r3, [r3, #0]
 8002b16:	4a04      	ldr	r2, [pc, #16]	; (8002b28 <HAL_RCC_OscConfig+0x76c>)
 8002b18:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8002b1c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002b1e:	f7fe fb31 	bl	8001184 <HAL_GetTick>
 8002b22:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8002b24:	e011      	b.n	8002b4a <HAL_RCC_OscConfig+0x78e>
 8002b26:	bf00      	nop
 8002b28:	58024400 	.word	0x58024400
 8002b2c:	58024800 	.word	0x58024800
 8002b30:	fffffc0c 	.word	0xfffffc0c
 8002b34:	ffff0007 	.word	0xffff0007
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002b38:	f7fe fb24 	bl	8001184 <HAL_GetTick>
 8002b3c:	4602      	mov	r2, r0
 8002b3e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002b40:	1ad3      	subs	r3, r2, r3
 8002b42:	2b02      	cmp	r3, #2
 8002b44:	d901      	bls.n	8002b4a <HAL_RCC_OscConfig+0x78e>
          {
            return HAL_TIMEOUT;
 8002b46:	2303      	movs	r3, #3
 8002b48:	e08a      	b.n	8002c60 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8002b4a:	4b47      	ldr	r3, [pc, #284]	; (8002c68 <HAL_RCC_OscConfig+0x8ac>)
 8002b4c:	681b      	ldr	r3, [r3, #0]
 8002b4e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002b52:	2b00      	cmp	r3, #0
 8002b54:	d0f0      	beq.n	8002b38 <HAL_RCC_OscConfig+0x77c>
 8002b56:	e082      	b.n	8002c5e <HAL_RCC_OscConfig+0x8a2>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002b58:	4b43      	ldr	r3, [pc, #268]	; (8002c68 <HAL_RCC_OscConfig+0x8ac>)
 8002b5a:	681b      	ldr	r3, [r3, #0]
 8002b5c:	4a42      	ldr	r2, [pc, #264]	; (8002c68 <HAL_RCC_OscConfig+0x8ac>)
 8002b5e:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8002b62:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002b64:	f7fe fb0e 	bl	8001184 <HAL_GetTick>
 8002b68:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8002b6a:	e008      	b.n	8002b7e <HAL_RCC_OscConfig+0x7c2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002b6c:	f7fe fb0a 	bl	8001184 <HAL_GetTick>
 8002b70:	4602      	mov	r2, r0
 8002b72:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002b74:	1ad3      	subs	r3, r2, r3
 8002b76:	2b02      	cmp	r3, #2
 8002b78:	d901      	bls.n	8002b7e <HAL_RCC_OscConfig+0x7c2>
          {
            return HAL_TIMEOUT;
 8002b7a:	2303      	movs	r3, #3
 8002b7c:	e070      	b.n	8002c60 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8002b7e:	4b3a      	ldr	r3, [pc, #232]	; (8002c68 <HAL_RCC_OscConfig+0x8ac>)
 8002b80:	681b      	ldr	r3, [r3, #0]
 8002b82:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002b86:	2b00      	cmp	r3, #0
 8002b88:	d1f0      	bne.n	8002b6c <HAL_RCC_OscConfig+0x7b0>
 8002b8a:	e068      	b.n	8002c5e <HAL_RCC_OscConfig+0x8a2>
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLLCKSELR;
 8002b8c:	4b36      	ldr	r3, [pc, #216]	; (8002c68 <HAL_RCC_OscConfig+0x8ac>)
 8002b8e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002b90:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 8002b92:	4b35      	ldr	r3, [pc, #212]	; (8002c68 <HAL_RCC_OscConfig+0x8ac>)
 8002b94:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002b96:	60fb      	str	r3, [r7, #12]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002b98:	687b      	ldr	r3, [r7, #4]
 8002b9a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002b9c:	2b01      	cmp	r3, #1
 8002b9e:	d031      	beq.n	8002c04 <HAL_RCC_OscConfig+0x848>
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002ba0:	693b      	ldr	r3, [r7, #16]
 8002ba2:	f003 0203 	and.w	r2, r3, #3
 8002ba6:	687b      	ldr	r3, [r7, #4]
 8002ba8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002baa:	429a      	cmp	r2, r3
 8002bac:	d12a      	bne.n	8002c04 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8002bae:	693b      	ldr	r3, [r7, #16]
 8002bb0:	091b      	lsrs	r3, r3, #4
 8002bb2:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8002bb6:	687b      	ldr	r3, [r7, #4]
 8002bb8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002bba:	429a      	cmp	r2, r3
 8002bbc:	d122      	bne.n	8002c04 <HAL_RCC_OscConfig+0x848>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8002bbe:	68fb      	ldr	r3, [r7, #12]
 8002bc0:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8002bc4:	687b      	ldr	r3, [r7, #4]
 8002bc6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002bc8:	3b01      	subs	r3, #1
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8002bca:	429a      	cmp	r2, r3
 8002bcc:	d11a      	bne.n	8002c04 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8002bce:	68fb      	ldr	r3, [r7, #12]
 8002bd0:	0a5b      	lsrs	r3, r3, #9
 8002bd2:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8002bd6:	687b      	ldr	r3, [r7, #4]
 8002bd8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002bda:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8002bdc:	429a      	cmp	r2, r3
 8002bde:	d111      	bne.n	8002c04 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8002be0:	68fb      	ldr	r3, [r7, #12]
 8002be2:	0c1b      	lsrs	r3, r3, #16
 8002be4:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8002be8:	687b      	ldr	r3, [r7, #4]
 8002bea:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002bec:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8002bee:	429a      	cmp	r2, r3
 8002bf0:	d108      	bne.n	8002c04 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 8002bf2:	68fb      	ldr	r3, [r7, #12]
 8002bf4:	0e1b      	lsrs	r3, r3, #24
 8002bf6:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8002bfa:	687b      	ldr	r3, [r7, #4]
 8002bfc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002bfe:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8002c00:	429a      	cmp	r2, r3
 8002c02:	d001      	beq.n	8002c08 <HAL_RCC_OscConfig+0x84c>
      {
        return HAL_ERROR;
 8002c04:	2301      	movs	r3, #1
 8002c06:	e02b      	b.n	8002c60 <HAL_RCC_OscConfig+0x8a4>
      }
      else
      {
        /* Check if only fractional part needs to be updated  */
        temp1_pllckcfg = ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> RCC_PLL1FRACR_FRACN1_Pos);
 8002c08:	4b17      	ldr	r3, [pc, #92]	; (8002c68 <HAL_RCC_OscConfig+0x8ac>)
 8002c0a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002c0c:	08db      	lsrs	r3, r3, #3
 8002c0e:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8002c12:	613b      	str	r3, [r7, #16]
        if (RCC_OscInitStruct->PLL.PLLFRACN != temp1_pllckcfg)
 8002c14:	687b      	ldr	r3, [r7, #4]
 8002c16:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002c18:	693a      	ldr	r2, [r7, #16]
 8002c1a:	429a      	cmp	r2, r3
 8002c1c:	d01f      	beq.n	8002c5e <HAL_RCC_OscConfig+0x8a2>
        {
          assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));
          /* Disable PLL1FRACEN */
          __HAL_RCC_PLLFRACN_DISABLE();
 8002c1e:	4b12      	ldr	r3, [pc, #72]	; (8002c68 <HAL_RCC_OscConfig+0x8ac>)
 8002c20:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002c22:	4a11      	ldr	r2, [pc, #68]	; (8002c68 <HAL_RCC_OscConfig+0x8ac>)
 8002c24:	f023 0301 	bic.w	r3, r3, #1
 8002c28:	62d3      	str	r3, [r2, #44]	; 0x2c
          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8002c2a:	f7fe faab 	bl	8001184 <HAL_GetTick>
 8002c2e:	6278      	str	r0, [r7, #36]	; 0x24
          /* Wait at least 2 CK_REF (PLL input source divided by M) period to make sure next latched value will be taken into account. */
          while ((HAL_GetTick() - tickstart) < PLL_FRAC_TIMEOUT_VALUE)
 8002c30:	bf00      	nop
 8002c32:	f7fe faa7 	bl	8001184 <HAL_GetTick>
 8002c36:	4602      	mov	r2, r0
 8002c38:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002c3a:	4293      	cmp	r3, r2
 8002c3c:	d0f9      	beq.n	8002c32 <HAL_RCC_OscConfig+0x876>
          {
          }
          /* Configure PLL1 PLL1FRACN */
          __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 8002c3e:	4b0a      	ldr	r3, [pc, #40]	; (8002c68 <HAL_RCC_OscConfig+0x8ac>)
 8002c40:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002c42:	4b0a      	ldr	r3, [pc, #40]	; (8002c6c <HAL_RCC_OscConfig+0x8b0>)
 8002c44:	4013      	ands	r3, r2
 8002c46:	687a      	ldr	r2, [r7, #4]
 8002c48:	6c92      	ldr	r2, [r2, #72]	; 0x48
 8002c4a:	00d2      	lsls	r2, r2, #3
 8002c4c:	4906      	ldr	r1, [pc, #24]	; (8002c68 <HAL_RCC_OscConfig+0x8ac>)
 8002c4e:	4313      	orrs	r3, r2
 8002c50:	634b      	str	r3, [r1, #52]	; 0x34
          /* Enable PLL1FRACEN to latch new value. */
          __HAL_RCC_PLLFRACN_ENABLE();
 8002c52:	4b05      	ldr	r3, [pc, #20]	; (8002c68 <HAL_RCC_OscConfig+0x8ac>)
 8002c54:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002c56:	4a04      	ldr	r2, [pc, #16]	; (8002c68 <HAL_RCC_OscConfig+0x8ac>)
 8002c58:	f043 0301 	orr.w	r3, r3, #1
 8002c5c:	62d3      	str	r3, [r2, #44]	; 0x2c
        }
      }
    }
  }
  return HAL_OK;
 8002c5e:	2300      	movs	r3, #0
}
 8002c60:	4618      	mov	r0, r3
 8002c62:	3730      	adds	r7, #48	; 0x30
 8002c64:	46bd      	mov	sp, r7
 8002c66:	bd80      	pop	{r7, pc}
 8002c68:	58024400 	.word	0x58024400
 8002c6c:	ffff0007 	.word	0xffff0007

08002c70 <HAL_RCC_ClockConfig>:
  *         D1CPRE[3:0] bits to ensure that  Domain1 core clock not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002c70:	b580      	push	{r7, lr}
 8002c72:	b086      	sub	sp, #24
 8002c74:	af00      	add	r7, sp, #0
 8002c76:	6078      	str	r0, [r7, #4]
 8002c78:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;
  uint32_t common_system_clock;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002c7a:	687b      	ldr	r3, [r7, #4]
 8002c7c:	2b00      	cmp	r3, #0
 8002c7e:	d101      	bne.n	8002c84 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002c80:	2301      	movs	r3, #1
 8002c82:	e19c      	b.n	8002fbe <HAL_RCC_ClockConfig+0x34e>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002c84:	4b8a      	ldr	r3, [pc, #552]	; (8002eb0 <HAL_RCC_ClockConfig+0x240>)
 8002c86:	681b      	ldr	r3, [r3, #0]
 8002c88:	f003 030f 	and.w	r3, r3, #15
 8002c8c:	683a      	ldr	r2, [r7, #0]
 8002c8e:	429a      	cmp	r2, r3
 8002c90:	d910      	bls.n	8002cb4 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002c92:	4b87      	ldr	r3, [pc, #540]	; (8002eb0 <HAL_RCC_ClockConfig+0x240>)
 8002c94:	681b      	ldr	r3, [r3, #0]
 8002c96:	f023 020f 	bic.w	r2, r3, #15
 8002c9a:	4985      	ldr	r1, [pc, #532]	; (8002eb0 <HAL_RCC_ClockConfig+0x240>)
 8002c9c:	683b      	ldr	r3, [r7, #0]
 8002c9e:	4313      	orrs	r3, r2
 8002ca0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002ca2:	4b83      	ldr	r3, [pc, #524]	; (8002eb0 <HAL_RCC_ClockConfig+0x240>)
 8002ca4:	681b      	ldr	r3, [r3, #0]
 8002ca6:	f003 030f 	and.w	r3, r3, #15
 8002caa:	683a      	ldr	r2, [r7, #0]
 8002cac:	429a      	cmp	r2, r3
 8002cae:	d001      	beq.n	8002cb4 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8002cb0:	2301      	movs	r3, #1
 8002cb2:	e184      	b.n	8002fbe <HAL_RCC_ClockConfig+0x34e>

  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- D1PCLK1/CDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8002cb4:	687b      	ldr	r3, [r7, #4]
 8002cb6:	681b      	ldr	r3, [r3, #0]
 8002cb8:	f003 0304 	and.w	r3, r3, #4
 8002cbc:	2b00      	cmp	r3, #0
 8002cbe:	d010      	beq.n	8002ce2 <HAL_RCC_ClockConfig+0x72>
  {
#if defined (RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8002cc0:	687b      	ldr	r3, [r7, #4]
 8002cc2:	691a      	ldr	r2, [r3, #16]
 8002cc4:	4b7b      	ldr	r3, [pc, #492]	; (8002eb4 <HAL_RCC_ClockConfig+0x244>)
 8002cc6:	699b      	ldr	r3, [r3, #24]
 8002cc8:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8002ccc:	429a      	cmp	r2, r3
 8002cce:	d908      	bls.n	8002ce2 <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8002cd0:	4b78      	ldr	r3, [pc, #480]	; (8002eb4 <HAL_RCC_ClockConfig+0x244>)
 8002cd2:	699b      	ldr	r3, [r3, #24]
 8002cd4:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8002cd8:	687b      	ldr	r3, [r7, #4]
 8002cda:	691b      	ldr	r3, [r3, #16]
 8002cdc:	4975      	ldr	r1, [pc, #468]	; (8002eb4 <HAL_RCC_ClockConfig+0x244>)
 8002cde:	4313      	orrs	r3, r2
 8002ce0:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002ce2:	687b      	ldr	r3, [r7, #4]
 8002ce4:	681b      	ldr	r3, [r3, #0]
 8002ce6:	f003 0308 	and.w	r3, r3, #8
 8002cea:	2b00      	cmp	r3, #0
 8002cec:	d010      	beq.n	8002d10 <HAL_RCC_ClockConfig+0xa0>
  {
#if defined (RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 8002cee:	687b      	ldr	r3, [r7, #4]
 8002cf0:	695a      	ldr	r2, [r3, #20]
 8002cf2:	4b70      	ldr	r3, [pc, #448]	; (8002eb4 <HAL_RCC_ClockConfig+0x244>)
 8002cf4:	69db      	ldr	r3, [r3, #28]
 8002cf6:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8002cfa:	429a      	cmp	r2, r3
 8002cfc:	d908      	bls.n	8002d10 <HAL_RCC_ClockConfig+0xa0>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8002cfe:	4b6d      	ldr	r3, [pc, #436]	; (8002eb4 <HAL_RCC_ClockConfig+0x244>)
 8002d00:	69db      	ldr	r3, [r3, #28]
 8002d02:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8002d06:	687b      	ldr	r3, [r7, #4]
 8002d08:	695b      	ldr	r3, [r3, #20]
 8002d0a:	496a      	ldr	r1, [pc, #424]	; (8002eb4 <HAL_RCC_ClockConfig+0x244>)
 8002d0c:	4313      	orrs	r3, r2
 8002d0e:	61cb      	str	r3, [r1, #28]
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
    }
#endif
  }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002d10:	687b      	ldr	r3, [r7, #4]
 8002d12:	681b      	ldr	r3, [r3, #0]
 8002d14:	f003 0310 	and.w	r3, r3, #16
 8002d18:	2b00      	cmp	r3, #0
 8002d1a:	d010      	beq.n	8002d3e <HAL_RCC_ClockConfig+0xce>
  {
#if defined(RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8002d1c:	687b      	ldr	r3, [r7, #4]
 8002d1e:	699a      	ldr	r2, [r3, #24]
 8002d20:	4b64      	ldr	r3, [pc, #400]	; (8002eb4 <HAL_RCC_ClockConfig+0x244>)
 8002d22:	69db      	ldr	r3, [r3, #28]
 8002d24:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8002d28:	429a      	cmp	r2, r3
 8002d2a:	d908      	bls.n	8002d3e <HAL_RCC_ClockConfig+0xce>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8002d2c:	4b61      	ldr	r3, [pc, #388]	; (8002eb4 <HAL_RCC_ClockConfig+0x244>)
 8002d2e:	69db      	ldr	r3, [r3, #28]
 8002d30:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8002d34:	687b      	ldr	r3, [r7, #4]
 8002d36:	699b      	ldr	r3, [r3, #24]
 8002d38:	495e      	ldr	r1, [pc, #376]	; (8002eb4 <HAL_RCC_ClockConfig+0x244>)
 8002d3a:	4313      	orrs	r3, r2
 8002d3c:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8002d3e:	687b      	ldr	r3, [r7, #4]
 8002d40:	681b      	ldr	r3, [r3, #0]
 8002d42:	f003 0320 	and.w	r3, r3, #32
 8002d46:	2b00      	cmp	r3, #0
 8002d48:	d010      	beq.n	8002d6c <HAL_RCC_ClockConfig+0xfc>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 8002d4a:	687b      	ldr	r3, [r7, #4]
 8002d4c:	69da      	ldr	r2, [r3, #28]
 8002d4e:	4b59      	ldr	r3, [pc, #356]	; (8002eb4 <HAL_RCC_ClockConfig+0x244>)
 8002d50:	6a1b      	ldr	r3, [r3, #32]
 8002d52:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8002d56:	429a      	cmp	r2, r3
 8002d58:	d908      	bls.n	8002d6c <HAL_RCC_ClockConfig+0xfc>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 8002d5a:	4b56      	ldr	r3, [pc, #344]	; (8002eb4 <HAL_RCC_ClockConfig+0x244>)
 8002d5c:	6a1b      	ldr	r3, [r3, #32]
 8002d5e:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8002d62:	687b      	ldr	r3, [r7, #4]
 8002d64:	69db      	ldr	r3, [r3, #28]
 8002d66:	4953      	ldr	r1, [pc, #332]	; (8002eb4 <HAL_RCC_ClockConfig+0x244>)
 8002d68:	4313      	orrs	r3, r2
 8002d6a:	620b      	str	r3, [r1, #32]
    }
#endif
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002d6c:	687b      	ldr	r3, [r7, #4]
 8002d6e:	681b      	ldr	r3, [r3, #0]
 8002d70:	f003 0302 	and.w	r3, r3, #2
 8002d74:	2b00      	cmp	r3, #0
 8002d76:	d010      	beq.n	8002d9a <HAL_RCC_ClockConfig+0x12a>
  {
#if defined (RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8002d78:	687b      	ldr	r3, [r7, #4]
 8002d7a:	68da      	ldr	r2, [r3, #12]
 8002d7c:	4b4d      	ldr	r3, [pc, #308]	; (8002eb4 <HAL_RCC_ClockConfig+0x244>)
 8002d7e:	699b      	ldr	r3, [r3, #24]
 8002d80:	f003 030f 	and.w	r3, r3, #15
 8002d84:	429a      	cmp	r2, r3
 8002d86:	d908      	bls.n	8002d9a <HAL_RCC_ClockConfig+0x12a>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002d88:	4b4a      	ldr	r3, [pc, #296]	; (8002eb4 <HAL_RCC_ClockConfig+0x244>)
 8002d8a:	699b      	ldr	r3, [r3, #24]
 8002d8c:	f023 020f 	bic.w	r2, r3, #15
 8002d90:	687b      	ldr	r3, [r7, #4]
 8002d92:	68db      	ldr	r3, [r3, #12]
 8002d94:	4947      	ldr	r1, [pc, #284]	; (8002eb4 <HAL_RCC_ClockConfig+0x244>)
 8002d96:	4313      	orrs	r3, r2
 8002d98:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*------------------------- SYSCLK Configuration -------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002d9a:	687b      	ldr	r3, [r7, #4]
 8002d9c:	681b      	ldr	r3, [r3, #0]
 8002d9e:	f003 0301 	and.w	r3, r3, #1
 8002da2:	2b00      	cmp	r3, #0
 8002da4:	d055      	beq.n	8002e52 <HAL_RCC_ClockConfig+0x1e2>
  {
    assert_param(IS_RCC_SYSCLK(RCC_ClkInitStruct->SYSCLKDivider));
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
#if defined(RCC_D1CFGR_D1CPRE)
    MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
 8002da6:	4b43      	ldr	r3, [pc, #268]	; (8002eb4 <HAL_RCC_ClockConfig+0x244>)
 8002da8:	699b      	ldr	r3, [r3, #24]
 8002daa:	f423 6270 	bic.w	r2, r3, #3840	; 0xf00
 8002dae:	687b      	ldr	r3, [r7, #4]
 8002db0:	689b      	ldr	r3, [r3, #8]
 8002db2:	4940      	ldr	r1, [pc, #256]	; (8002eb4 <HAL_RCC_ClockConfig+0x244>)
 8002db4:	4313      	orrs	r3, r2
 8002db6:	618b      	str	r3, [r1, #24]
#else
    MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDCPRE, RCC_ClkInitStruct->SYSCLKDivider);
#endif
    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002db8:	687b      	ldr	r3, [r7, #4]
 8002dba:	685b      	ldr	r3, [r3, #4]
 8002dbc:	2b02      	cmp	r3, #2
 8002dbe:	d107      	bne.n	8002dd0 <HAL_RCC_ClockConfig+0x160>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8002dc0:	4b3c      	ldr	r3, [pc, #240]	; (8002eb4 <HAL_RCC_ClockConfig+0x244>)
 8002dc2:	681b      	ldr	r3, [r3, #0]
 8002dc4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002dc8:	2b00      	cmp	r3, #0
 8002dca:	d121      	bne.n	8002e10 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8002dcc:	2301      	movs	r3, #1
 8002dce:	e0f6      	b.n	8002fbe <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002dd0:	687b      	ldr	r3, [r7, #4]
 8002dd2:	685b      	ldr	r3, [r3, #4]
 8002dd4:	2b03      	cmp	r3, #3
 8002dd6:	d107      	bne.n	8002de8 <HAL_RCC_ClockConfig+0x178>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8002dd8:	4b36      	ldr	r3, [pc, #216]	; (8002eb4 <HAL_RCC_ClockConfig+0x244>)
 8002dda:	681b      	ldr	r3, [r3, #0]
 8002ddc:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002de0:	2b00      	cmp	r3, #0
 8002de2:	d115      	bne.n	8002e10 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8002de4:	2301      	movs	r3, #1
 8002de6:	e0ea      	b.n	8002fbe <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* CSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 8002de8:	687b      	ldr	r3, [r7, #4]
 8002dea:	685b      	ldr	r3, [r3, #4]
 8002dec:	2b01      	cmp	r3, #1
 8002dee:	d107      	bne.n	8002e00 <HAL_RCC_ClockConfig+0x190>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8002df0:	4b30      	ldr	r3, [pc, #192]	; (8002eb4 <HAL_RCC_ClockConfig+0x244>)
 8002df2:	681b      	ldr	r3, [r3, #0]
 8002df4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002df8:	2b00      	cmp	r3, #0
 8002dfa:	d109      	bne.n	8002e10 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8002dfc:	2301      	movs	r3, #1
 8002dfe:	e0de      	b.n	8002fbe <HAL_RCC_ClockConfig+0x34e>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8002e00:	4b2c      	ldr	r3, [pc, #176]	; (8002eb4 <HAL_RCC_ClockConfig+0x244>)
 8002e02:	681b      	ldr	r3, [r3, #0]
 8002e04:	f003 0304 	and.w	r3, r3, #4
 8002e08:	2b00      	cmp	r3, #0
 8002e0a:	d101      	bne.n	8002e10 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8002e0c:	2301      	movs	r3, #1
 8002e0e:	e0d6      	b.n	8002fbe <HAL_RCC_ClockConfig+0x34e>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8002e10:	4b28      	ldr	r3, [pc, #160]	; (8002eb4 <HAL_RCC_ClockConfig+0x244>)
 8002e12:	691b      	ldr	r3, [r3, #16]
 8002e14:	f023 0207 	bic.w	r2, r3, #7
 8002e18:	687b      	ldr	r3, [r7, #4]
 8002e1a:	685b      	ldr	r3, [r3, #4]
 8002e1c:	4925      	ldr	r1, [pc, #148]	; (8002eb4 <HAL_RCC_ClockConfig+0x244>)
 8002e1e:	4313      	orrs	r3, r2
 8002e20:	610b      	str	r3, [r1, #16]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002e22:	f7fe f9af 	bl	8001184 <HAL_GetTick>
 8002e26:	6178      	str	r0, [r7, #20]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002e28:	e00a      	b.n	8002e40 <HAL_RCC_ClockConfig+0x1d0>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002e2a:	f7fe f9ab 	bl	8001184 <HAL_GetTick>
 8002e2e:	4602      	mov	r2, r0
 8002e30:	697b      	ldr	r3, [r7, #20]
 8002e32:	1ad3      	subs	r3, r2, r3
 8002e34:	f241 3288 	movw	r2, #5000	; 0x1388
 8002e38:	4293      	cmp	r3, r2
 8002e3a:	d901      	bls.n	8002e40 <HAL_RCC_ClockConfig+0x1d0>
      {
        return HAL_TIMEOUT;
 8002e3c:	2303      	movs	r3, #3
 8002e3e:	e0be      	b.n	8002fbe <HAL_RCC_ClockConfig+0x34e>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002e40:	4b1c      	ldr	r3, [pc, #112]	; (8002eb4 <HAL_RCC_ClockConfig+0x244>)
 8002e42:	691b      	ldr	r3, [r3, #16]
 8002e44:	f003 0238 	and.w	r2, r3, #56	; 0x38
 8002e48:	687b      	ldr	r3, [r7, #4]
 8002e4a:	685b      	ldr	r3, [r3, #4]
 8002e4c:	00db      	lsls	r3, r3, #3
 8002e4e:	429a      	cmp	r2, r3
 8002e50:	d1eb      	bne.n	8002e2a <HAL_RCC_ClockConfig+0x1ba>

  }

  /* Decreasing the BUS frequency divider */
  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002e52:	687b      	ldr	r3, [r7, #4]
 8002e54:	681b      	ldr	r3, [r3, #0]
 8002e56:	f003 0302 	and.w	r3, r3, #2
 8002e5a:	2b00      	cmp	r3, #0
 8002e5c:	d010      	beq.n	8002e80 <HAL_RCC_ClockConfig+0x210>
  {
#if defined(RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8002e5e:	687b      	ldr	r3, [r7, #4]
 8002e60:	68da      	ldr	r2, [r3, #12]
 8002e62:	4b14      	ldr	r3, [pc, #80]	; (8002eb4 <HAL_RCC_ClockConfig+0x244>)
 8002e64:	699b      	ldr	r3, [r3, #24]
 8002e66:	f003 030f 	and.w	r3, r3, #15
 8002e6a:	429a      	cmp	r2, r3
 8002e6c:	d208      	bcs.n	8002e80 <HAL_RCC_ClockConfig+0x210>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002e6e:	4b11      	ldr	r3, [pc, #68]	; (8002eb4 <HAL_RCC_ClockConfig+0x244>)
 8002e70:	699b      	ldr	r3, [r3, #24]
 8002e72:	f023 020f 	bic.w	r2, r3, #15
 8002e76:	687b      	ldr	r3, [r7, #4]
 8002e78:	68db      	ldr	r3, [r3, #12]
 8002e7a:	490e      	ldr	r1, [pc, #56]	; (8002eb4 <HAL_RCC_ClockConfig+0x244>)
 8002e7c:	4313      	orrs	r3, r2
 8002e7e:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002e80:	4b0b      	ldr	r3, [pc, #44]	; (8002eb0 <HAL_RCC_ClockConfig+0x240>)
 8002e82:	681b      	ldr	r3, [r3, #0]
 8002e84:	f003 030f 	and.w	r3, r3, #15
 8002e88:	683a      	ldr	r2, [r7, #0]
 8002e8a:	429a      	cmp	r2, r3
 8002e8c:	d214      	bcs.n	8002eb8 <HAL_RCC_ClockConfig+0x248>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002e8e:	4b08      	ldr	r3, [pc, #32]	; (8002eb0 <HAL_RCC_ClockConfig+0x240>)
 8002e90:	681b      	ldr	r3, [r3, #0]
 8002e92:	f023 020f 	bic.w	r2, r3, #15
 8002e96:	4906      	ldr	r1, [pc, #24]	; (8002eb0 <HAL_RCC_ClockConfig+0x240>)
 8002e98:	683b      	ldr	r3, [r7, #0]
 8002e9a:	4313      	orrs	r3, r2
 8002e9c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002e9e:	4b04      	ldr	r3, [pc, #16]	; (8002eb0 <HAL_RCC_ClockConfig+0x240>)
 8002ea0:	681b      	ldr	r3, [r3, #0]
 8002ea2:	f003 030f 	and.w	r3, r3, #15
 8002ea6:	683a      	ldr	r2, [r7, #0]
 8002ea8:	429a      	cmp	r2, r3
 8002eaa:	d005      	beq.n	8002eb8 <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 8002eac:	2301      	movs	r3, #1
 8002eae:	e086      	b.n	8002fbe <HAL_RCC_ClockConfig+0x34e>
 8002eb0:	52002000 	.word	0x52002000
 8002eb4:	58024400 	.word	0x58024400
    }
  }

  /*-------------------------- D1PCLK1/CDPCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8002eb8:	687b      	ldr	r3, [r7, #4]
 8002eba:	681b      	ldr	r3, [r3, #0]
 8002ebc:	f003 0304 	and.w	r3, r3, #4
 8002ec0:	2b00      	cmp	r3, #0
 8002ec2:	d010      	beq.n	8002ee6 <HAL_RCC_ClockConfig+0x276>
  {
#if defined(RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8002ec4:	687b      	ldr	r3, [r7, #4]
 8002ec6:	691a      	ldr	r2, [r3, #16]
 8002ec8:	4b3f      	ldr	r3, [pc, #252]	; (8002fc8 <HAL_RCC_ClockConfig+0x358>)
 8002eca:	699b      	ldr	r3, [r3, #24]
 8002ecc:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8002ed0:	429a      	cmp	r2, r3
 8002ed2:	d208      	bcs.n	8002ee6 <HAL_RCC_ClockConfig+0x276>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8002ed4:	4b3c      	ldr	r3, [pc, #240]	; (8002fc8 <HAL_RCC_ClockConfig+0x358>)
 8002ed6:	699b      	ldr	r3, [r3, #24]
 8002ed8:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8002edc:	687b      	ldr	r3, [r7, #4]
 8002ede:	691b      	ldr	r3, [r3, #16]
 8002ee0:	4939      	ldr	r1, [pc, #228]	; (8002fc8 <HAL_RCC_ClockConfig+0x358>)
 8002ee2:	4313      	orrs	r3, r2
 8002ee4:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002ee6:	687b      	ldr	r3, [r7, #4]
 8002ee8:	681b      	ldr	r3, [r3, #0]
 8002eea:	f003 0308 	and.w	r3, r3, #8
 8002eee:	2b00      	cmp	r3, #0
 8002ef0:	d010      	beq.n	8002f14 <HAL_RCC_ClockConfig+0x2a4>
  {
#if defined(RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 8002ef2:	687b      	ldr	r3, [r7, #4]
 8002ef4:	695a      	ldr	r2, [r3, #20]
 8002ef6:	4b34      	ldr	r3, [pc, #208]	; (8002fc8 <HAL_RCC_ClockConfig+0x358>)
 8002ef8:	69db      	ldr	r3, [r3, #28]
 8002efa:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8002efe:	429a      	cmp	r2, r3
 8002f00:	d208      	bcs.n	8002f14 <HAL_RCC_ClockConfig+0x2a4>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8002f02:	4b31      	ldr	r3, [pc, #196]	; (8002fc8 <HAL_RCC_ClockConfig+0x358>)
 8002f04:	69db      	ldr	r3, [r3, #28]
 8002f06:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8002f0a:	687b      	ldr	r3, [r7, #4]
 8002f0c:	695b      	ldr	r3, [r3, #20]
 8002f0e:	492e      	ldr	r1, [pc, #184]	; (8002fc8 <HAL_RCC_ClockConfig+0x358>)
 8002f10:	4313      	orrs	r3, r2
 8002f12:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002f14:	687b      	ldr	r3, [r7, #4]
 8002f16:	681b      	ldr	r3, [r3, #0]
 8002f18:	f003 0310 	and.w	r3, r3, #16
 8002f1c:	2b00      	cmp	r3, #0
 8002f1e:	d010      	beq.n	8002f42 <HAL_RCC_ClockConfig+0x2d2>
  {
#if defined (RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8002f20:	687b      	ldr	r3, [r7, #4]
 8002f22:	699a      	ldr	r2, [r3, #24]
 8002f24:	4b28      	ldr	r3, [pc, #160]	; (8002fc8 <HAL_RCC_ClockConfig+0x358>)
 8002f26:	69db      	ldr	r3, [r3, #28]
 8002f28:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8002f2c:	429a      	cmp	r2, r3
 8002f2e:	d208      	bcs.n	8002f42 <HAL_RCC_ClockConfig+0x2d2>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8002f30:	4b25      	ldr	r3, [pc, #148]	; (8002fc8 <HAL_RCC_ClockConfig+0x358>)
 8002f32:	69db      	ldr	r3, [r3, #28]
 8002f34:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8002f38:	687b      	ldr	r3, [r7, #4]
 8002f3a:	699b      	ldr	r3, [r3, #24]
 8002f3c:	4922      	ldr	r1, [pc, #136]	; (8002fc8 <HAL_RCC_ClockConfig+0x358>)
 8002f3e:	4313      	orrs	r3, r2
 8002f40:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1/SRDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8002f42:	687b      	ldr	r3, [r7, #4]
 8002f44:	681b      	ldr	r3, [r3, #0]
 8002f46:	f003 0320 	and.w	r3, r3, #32
 8002f4a:	2b00      	cmp	r3, #0
 8002f4c:	d010      	beq.n	8002f70 <HAL_RCC_ClockConfig+0x300>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 8002f4e:	687b      	ldr	r3, [r7, #4]
 8002f50:	69da      	ldr	r2, [r3, #28]
 8002f52:	4b1d      	ldr	r3, [pc, #116]	; (8002fc8 <HAL_RCC_ClockConfig+0x358>)
 8002f54:	6a1b      	ldr	r3, [r3, #32]
 8002f56:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8002f5a:	429a      	cmp	r2, r3
 8002f5c:	d208      	bcs.n	8002f70 <HAL_RCC_ClockConfig+0x300>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 8002f5e:	4b1a      	ldr	r3, [pc, #104]	; (8002fc8 <HAL_RCC_ClockConfig+0x358>)
 8002f60:	6a1b      	ldr	r3, [r3, #32]
 8002f62:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8002f66:	687b      	ldr	r3, [r7, #4]
 8002f68:	69db      	ldr	r3, [r3, #28]
 8002f6a:	4917      	ldr	r1, [pc, #92]	; (8002fc8 <HAL_RCC_ClockConfig+0x358>)
 8002f6c:	4313      	orrs	r3, r2
 8002f6e:	620b      	str	r3, [r1, #32]
#endif
  }

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8002f70:	f000 f834 	bl	8002fdc <HAL_RCC_GetSysClockFreq>
 8002f74:	4602      	mov	r2, r0
 8002f76:	4b14      	ldr	r3, [pc, #80]	; (8002fc8 <HAL_RCC_ClockConfig+0x358>)
 8002f78:	699b      	ldr	r3, [r3, #24]
 8002f7a:	0a1b      	lsrs	r3, r3, #8
 8002f7c:	f003 030f 	and.w	r3, r3, #15
 8002f80:	4912      	ldr	r1, [pc, #72]	; (8002fcc <HAL_RCC_ClockConfig+0x35c>)
 8002f82:	5ccb      	ldrb	r3, [r1, r3]
 8002f84:	f003 031f 	and.w	r3, r3, #31
 8002f88:	fa22 f303 	lsr.w	r3, r2, r3
 8002f8c:	613b      	str	r3, [r7, #16]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8002f8e:	4b0e      	ldr	r3, [pc, #56]	; (8002fc8 <HAL_RCC_ClockConfig+0x358>)
 8002f90:	699b      	ldr	r3, [r3, #24]
 8002f92:	f003 030f 	and.w	r3, r3, #15
 8002f96:	4a0d      	ldr	r2, [pc, #52]	; (8002fcc <HAL_RCC_ClockConfig+0x35c>)
 8002f98:	5cd3      	ldrb	r3, [r2, r3]
 8002f9a:	f003 031f 	and.w	r3, r3, #31
 8002f9e:	693a      	ldr	r2, [r7, #16]
 8002fa0:	fa22 f303 	lsr.w	r3, r2, r3
 8002fa4:	4a0a      	ldr	r2, [pc, #40]	; (8002fd0 <HAL_RCC_ClockConfig+0x360>)
 8002fa6:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8002fa8:	4a0a      	ldr	r2, [pc, #40]	; (8002fd4 <HAL_RCC_ClockConfig+0x364>)
 8002faa:	693b      	ldr	r3, [r7, #16]
 8002fac:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick(uwTickPrio);
 8002fae:	4b0a      	ldr	r3, [pc, #40]	; (8002fd8 <HAL_RCC_ClockConfig+0x368>)
 8002fb0:	681b      	ldr	r3, [r3, #0]
 8002fb2:	4618      	mov	r0, r3
 8002fb4:	f7fe f89c 	bl	80010f0 <HAL_InitTick>
 8002fb8:	4603      	mov	r3, r0
 8002fba:	73fb      	strb	r3, [r7, #15]

  return halstatus;
 8002fbc:	7bfb      	ldrb	r3, [r7, #15]
}
 8002fbe:	4618      	mov	r0, r3
 8002fc0:	3718      	adds	r7, #24
 8002fc2:	46bd      	mov	sp, r7
 8002fc4:	bd80      	pop	{r7, pc}
 8002fc6:	bf00      	nop
 8002fc8:	58024400 	.word	0x58024400
 8002fcc:	08006810 	.word	0x08006810
 8002fd0:	24000004 	.word	0x24000004
 8002fd4:	24000000 	.word	0x24000000
 8002fd8:	24000008 	.word	0x24000008

08002fdc <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002fdc:	b480      	push	{r7}
 8002fde:	b089      	sub	sp, #36	; 0x24
 8002fe0:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 8002fe2:	4bb3      	ldr	r3, [pc, #716]	; (80032b0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002fe4:	691b      	ldr	r3, [r3, #16]
 8002fe6:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8002fea:	2b18      	cmp	r3, #24
 8002fec:	f200 8155 	bhi.w	800329a <HAL_RCC_GetSysClockFreq+0x2be>
 8002ff0:	a201      	add	r2, pc, #4	; (adr r2, 8002ff8 <HAL_RCC_GetSysClockFreq+0x1c>)
 8002ff2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002ff6:	bf00      	nop
 8002ff8:	0800305d 	.word	0x0800305d
 8002ffc:	0800329b 	.word	0x0800329b
 8003000:	0800329b 	.word	0x0800329b
 8003004:	0800329b 	.word	0x0800329b
 8003008:	0800329b 	.word	0x0800329b
 800300c:	0800329b 	.word	0x0800329b
 8003010:	0800329b 	.word	0x0800329b
 8003014:	0800329b 	.word	0x0800329b
 8003018:	08003083 	.word	0x08003083
 800301c:	0800329b 	.word	0x0800329b
 8003020:	0800329b 	.word	0x0800329b
 8003024:	0800329b 	.word	0x0800329b
 8003028:	0800329b 	.word	0x0800329b
 800302c:	0800329b 	.word	0x0800329b
 8003030:	0800329b 	.word	0x0800329b
 8003034:	0800329b 	.word	0x0800329b
 8003038:	08003089 	.word	0x08003089
 800303c:	0800329b 	.word	0x0800329b
 8003040:	0800329b 	.word	0x0800329b
 8003044:	0800329b 	.word	0x0800329b
 8003048:	0800329b 	.word	0x0800329b
 800304c:	0800329b 	.word	0x0800329b
 8003050:	0800329b 	.word	0x0800329b
 8003054:	0800329b 	.word	0x0800329b
 8003058:	0800308f 	.word	0x0800308f
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800305c:	4b94      	ldr	r3, [pc, #592]	; (80032b0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800305e:	681b      	ldr	r3, [r3, #0]
 8003060:	f003 0320 	and.w	r3, r3, #32
 8003064:	2b00      	cmp	r3, #0
 8003066:	d009      	beq.n	800307c <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8003068:	4b91      	ldr	r3, [pc, #580]	; (80032b0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800306a:	681b      	ldr	r3, [r3, #0]
 800306c:	08db      	lsrs	r3, r3, #3
 800306e:	f003 0303 	and.w	r3, r3, #3
 8003072:	4a90      	ldr	r2, [pc, #576]	; (80032b4 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8003074:	fa22 f303 	lsr.w	r3, r2, r3
 8003078:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

      break;
 800307a:	e111      	b.n	80032a0 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = (uint32_t) HSI_VALUE;
 800307c:	4b8d      	ldr	r3, [pc, #564]	; (80032b4 <HAL_RCC_GetSysClockFreq+0x2d8>)
 800307e:	61bb      	str	r3, [r7, #24]
      break;
 8003080:	e10e      	b.n	80032a0 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
      sysclockfreq = CSI_VALUE;
 8003082:	4b8d      	ldr	r3, [pc, #564]	; (80032b8 <HAL_RCC_GetSysClockFreq+0x2dc>)
 8003084:	61bb      	str	r3, [r7, #24]
      break;
 8003086:	e10b      	b.n	80032a0 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
      sysclockfreq = HSE_VALUE;
 8003088:	4b8c      	ldr	r3, [pc, #560]	; (80032bc <HAL_RCC_GetSysClockFreq+0x2e0>)
 800308a:	61bb      	str	r3, [r7, #24]
      break;
 800308c:	e108      	b.n	80032a0 <HAL_RCC_GetSysClockFreq+0x2c4>
    case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR
      */
      pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800308e:	4b88      	ldr	r3, [pc, #544]	; (80032b0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003090:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003092:	f003 0303 	and.w	r3, r3, #3
 8003096:	617b      	str	r3, [r7, #20]
      pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4)  ;
 8003098:	4b85      	ldr	r3, [pc, #532]	; (80032b0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800309a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800309c:	091b      	lsrs	r3, r3, #4
 800309e:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80030a2:	613b      	str	r3, [r7, #16]
      pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN) >> RCC_PLLCFGR_PLL1FRACEN_Pos);
 80030a4:	4b82      	ldr	r3, [pc, #520]	; (80032b0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80030a6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80030a8:	f003 0301 	and.w	r3, r3, #1
 80030ac:	60fb      	str	r3, [r7, #12]
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 80030ae:	4b80      	ldr	r3, [pc, #512]	; (80032b0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80030b0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80030b2:	08db      	lsrs	r3, r3, #3
 80030b4:	f3c3 030c 	ubfx	r3, r3, #0, #13
 80030b8:	68fa      	ldr	r2, [r7, #12]
 80030ba:	fb02 f303 	mul.w	r3, r2, r3
 80030be:	ee07 3a90 	vmov	s15, r3
 80030c2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80030c6:	edc7 7a02 	vstr	s15, [r7, #8]

      if (pllm != 0U)
 80030ca:	693b      	ldr	r3, [r7, #16]
 80030cc:	2b00      	cmp	r3, #0
 80030ce:	f000 80e1 	beq.w	8003294 <HAL_RCC_GetSysClockFreq+0x2b8>
 80030d2:	697b      	ldr	r3, [r7, #20]
 80030d4:	2b02      	cmp	r3, #2
 80030d6:	f000 8083 	beq.w	80031e0 <HAL_RCC_GetSysClockFreq+0x204>
 80030da:	697b      	ldr	r3, [r7, #20]
 80030dc:	2b02      	cmp	r3, #2
 80030de:	f200 80a1 	bhi.w	8003224 <HAL_RCC_GetSysClockFreq+0x248>
 80030e2:	697b      	ldr	r3, [r7, #20]
 80030e4:	2b00      	cmp	r3, #0
 80030e6:	d003      	beq.n	80030f0 <HAL_RCC_GetSysClockFreq+0x114>
 80030e8:	697b      	ldr	r3, [r7, #20]
 80030ea:	2b01      	cmp	r3, #1
 80030ec:	d056      	beq.n	800319c <HAL_RCC_GetSysClockFreq+0x1c0>
 80030ee:	e099      	b.n	8003224 <HAL_RCC_GetSysClockFreq+0x248>
      {
        switch (pllsource)
        {
          case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

            if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80030f0:	4b6f      	ldr	r3, [pc, #444]	; (80032b0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80030f2:	681b      	ldr	r3, [r3, #0]
 80030f4:	f003 0320 	and.w	r3, r3, #32
 80030f8:	2b00      	cmp	r3, #0
 80030fa:	d02d      	beq.n	8003158 <HAL_RCC_GetSysClockFreq+0x17c>
            {
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 80030fc:	4b6c      	ldr	r3, [pc, #432]	; (80032b0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80030fe:	681b      	ldr	r3, [r3, #0]
 8003100:	08db      	lsrs	r3, r3, #3
 8003102:	f003 0303 	and.w	r3, r3, #3
 8003106:	4a6b      	ldr	r2, [pc, #428]	; (80032b4 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8003108:	fa22 f303 	lsr.w	r3, r2, r3
 800310c:	607b      	str	r3, [r7, #4]
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800310e:	687b      	ldr	r3, [r7, #4]
 8003110:	ee07 3a90 	vmov	s15, r3
 8003114:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003118:	693b      	ldr	r3, [r7, #16]
 800311a:	ee07 3a90 	vmov	s15, r3
 800311e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003122:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8003126:	4b62      	ldr	r3, [pc, #392]	; (80032b0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003128:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800312a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800312e:	ee07 3a90 	vmov	s15, r3
 8003132:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003136:	ed97 6a02 	vldr	s12, [r7, #8]
 800313a:	eddf 5a61 	vldr	s11, [pc, #388]	; 80032c0 <HAL_RCC_GetSysClockFreq+0x2e4>
 800313e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8003142:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8003146:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800314a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800314e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003152:	edc7 7a07 	vstr	s15, [r7, #28]
            }
            else
            {
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
            }
            break;
 8003156:	e087      	b.n	8003268 <HAL_RCC_GetSysClockFreq+0x28c>
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8003158:	693b      	ldr	r3, [r7, #16]
 800315a:	ee07 3a90 	vmov	s15, r3
 800315e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003162:	eddf 6a58 	vldr	s13, [pc, #352]	; 80032c4 <HAL_RCC_GetSysClockFreq+0x2e8>
 8003166:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800316a:	4b51      	ldr	r3, [pc, #324]	; (80032b0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800316c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800316e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003172:	ee07 3a90 	vmov	s15, r3
 8003176:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800317a:	ed97 6a02 	vldr	s12, [r7, #8]
 800317e:	eddf 5a50 	vldr	s11, [pc, #320]	; 80032c0 <HAL_RCC_GetSysClockFreq+0x2e4>
 8003182:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8003186:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800318a:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800318e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8003192:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003196:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 800319a:	e065      	b.n	8003268 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800319c:	693b      	ldr	r3, [r7, #16]
 800319e:	ee07 3a90 	vmov	s15, r3
 80031a2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80031a6:	eddf 6a48 	vldr	s13, [pc, #288]	; 80032c8 <HAL_RCC_GetSysClockFreq+0x2ec>
 80031aa:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80031ae:	4b40      	ldr	r3, [pc, #256]	; (80032b0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80031b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80031b2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80031b6:	ee07 3a90 	vmov	s15, r3
 80031ba:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80031be:	ed97 6a02 	vldr	s12, [r7, #8]
 80031c2:	eddf 5a3f 	vldr	s11, [pc, #252]	; 80032c0 <HAL_RCC_GetSysClockFreq+0x2e4>
 80031c6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80031ca:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80031ce:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 80031d2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80031d6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80031da:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 80031de:	e043      	b.n	8003268 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
            pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80031e0:	693b      	ldr	r3, [r7, #16]
 80031e2:	ee07 3a90 	vmov	s15, r3
 80031e6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80031ea:	eddf 6a38 	vldr	s13, [pc, #224]	; 80032cc <HAL_RCC_GetSysClockFreq+0x2f0>
 80031ee:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80031f2:	4b2f      	ldr	r3, [pc, #188]	; (80032b0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80031f4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80031f6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80031fa:	ee07 3a90 	vmov	s15, r3
 80031fe:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003202:	ed97 6a02 	vldr	s12, [r7, #8]
 8003206:	eddf 5a2e 	vldr	s11, [pc, #184]	; 80032c0 <HAL_RCC_GetSysClockFreq+0x2e4>
 800320a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800320e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8003212:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8003216:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800321a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800321e:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8003222:	e021      	b.n	8003268 <HAL_RCC_GetSysClockFreq+0x28c>

          default:
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8003224:	693b      	ldr	r3, [r7, #16]
 8003226:	ee07 3a90 	vmov	s15, r3
 800322a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800322e:	eddf 6a26 	vldr	s13, [pc, #152]	; 80032c8 <HAL_RCC_GetSysClockFreq+0x2ec>
 8003232:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8003236:	4b1e      	ldr	r3, [pc, #120]	; (80032b0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003238:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800323a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800323e:	ee07 3a90 	vmov	s15, r3
 8003242:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003246:	ed97 6a02 	vldr	s12, [r7, #8]
 800324a:	eddf 5a1d 	vldr	s11, [pc, #116]	; 80032c0 <HAL_RCC_GetSysClockFreq+0x2e4>
 800324e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8003252:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8003256:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800325a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800325e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003262:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8003266:	bf00      	nop
        }
        pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9) + 1U) ;
 8003268:	4b11      	ldr	r3, [pc, #68]	; (80032b0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800326a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800326c:	0a5b      	lsrs	r3, r3, #9
 800326e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8003272:	3301      	adds	r3, #1
 8003274:	603b      	str	r3, [r7, #0]
        sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
 8003276:	683b      	ldr	r3, [r7, #0]
 8003278:	ee07 3a90 	vmov	s15, r3
 800327c:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8003280:	edd7 6a07 	vldr	s13, [r7, #28]
 8003284:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8003288:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800328c:	ee17 3a90 	vmov	r3, s15
 8003290:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        sysclockfreq = 0U;
      }
      break;
 8003292:	e005      	b.n	80032a0 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = 0U;
 8003294:	2300      	movs	r3, #0
 8003296:	61bb      	str	r3, [r7, #24]
      break;
 8003298:	e002      	b.n	80032a0 <HAL_RCC_GetSysClockFreq+0x2c4>

    default:
      sysclockfreq = CSI_VALUE;
 800329a:	4b07      	ldr	r3, [pc, #28]	; (80032b8 <HAL_RCC_GetSysClockFreq+0x2dc>)
 800329c:	61bb      	str	r3, [r7, #24]
      break;
 800329e:	bf00      	nop
  }

  return sysclockfreq;
 80032a0:	69bb      	ldr	r3, [r7, #24]
}
 80032a2:	4618      	mov	r0, r3
 80032a4:	3724      	adds	r7, #36	; 0x24
 80032a6:	46bd      	mov	sp, r7
 80032a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032ac:	4770      	bx	lr
 80032ae:	bf00      	nop
 80032b0:	58024400 	.word	0x58024400
 80032b4:	03d09000 	.word	0x03d09000
 80032b8:	003d0900 	.word	0x003d0900
 80032bc:	007a1200 	.word	0x007a1200
 80032c0:	46000000 	.word	0x46000000
 80032c4:	4c742400 	.word	0x4c742400
 80032c8:	4a742400 	.word	0x4a742400
 80032cc:	4af42400 	.word	0x4af42400

080032d0 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80032d0:	b580      	push	{r7, lr}
 80032d2:	b082      	sub	sp, #8
 80032d4:	af00      	add	r7, sp, #0
  uint32_t common_system_clock;

#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 80032d6:	f7ff fe81 	bl	8002fdc <HAL_RCC_GetSysClockFreq>
 80032da:	4602      	mov	r2, r0
 80032dc:	4b10      	ldr	r3, [pc, #64]	; (8003320 <HAL_RCC_GetHCLKFreq+0x50>)
 80032de:	699b      	ldr	r3, [r3, #24]
 80032e0:	0a1b      	lsrs	r3, r3, #8
 80032e2:	f003 030f 	and.w	r3, r3, #15
 80032e6:	490f      	ldr	r1, [pc, #60]	; (8003324 <HAL_RCC_GetHCLKFreq+0x54>)
 80032e8:	5ccb      	ldrb	r3, [r1, r3]
 80032ea:	f003 031f 	and.w	r3, r3, #31
 80032ee:	fa22 f303 	lsr.w	r3, r2, r3
 80032f2:	607b      	str	r3, [r7, #4]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 80032f4:	4b0a      	ldr	r3, [pc, #40]	; (8003320 <HAL_RCC_GetHCLKFreq+0x50>)
 80032f6:	699b      	ldr	r3, [r3, #24]
 80032f8:	f003 030f 	and.w	r3, r3, #15
 80032fc:	4a09      	ldr	r2, [pc, #36]	; (8003324 <HAL_RCC_GetHCLKFreq+0x54>)
 80032fe:	5cd3      	ldrb	r3, [r2, r3]
 8003300:	f003 031f 	and.w	r3, r3, #31
 8003304:	687a      	ldr	r2, [r7, #4]
 8003306:	fa22 f303 	lsr.w	r3, r2, r3
 800330a:	4a07      	ldr	r2, [pc, #28]	; (8003328 <HAL_RCC_GetHCLKFreq+0x58>)
 800330c:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 800330e:	4a07      	ldr	r2, [pc, #28]	; (800332c <HAL_RCC_GetHCLKFreq+0x5c>)
 8003310:	687b      	ldr	r3, [r7, #4]
 8003312:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  return SystemD2Clock;
 8003314:	4b04      	ldr	r3, [pc, #16]	; (8003328 <HAL_RCC_GetHCLKFreq+0x58>)
 8003316:	681b      	ldr	r3, [r3, #0]
}
 8003318:	4618      	mov	r0, r3
 800331a:	3708      	adds	r7, #8
 800331c:	46bd      	mov	sp, r7
 800331e:	bd80      	pop	{r7, pc}
 8003320:	58024400 	.word	0x58024400
 8003324:	08006810 	.word	0x08006810
 8003328:	24000004 	.word	0x24000004
 800332c:	24000000 	.word	0x24000000

08003330 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003330:	b580      	push	{r7, lr}
 8003332:	af00      	add	r7, sp, #0
#if defined (RCC_D2CFGR_D2PPRE1)
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1) >> RCC_D2CFGR_D2PPRE1_Pos]) & 0x1FU));
 8003334:	f7ff ffcc 	bl	80032d0 <HAL_RCC_GetHCLKFreq>
 8003338:	4602      	mov	r2, r0
 800333a:	4b06      	ldr	r3, [pc, #24]	; (8003354 <HAL_RCC_GetPCLK1Freq+0x24>)
 800333c:	69db      	ldr	r3, [r3, #28]
 800333e:	091b      	lsrs	r3, r3, #4
 8003340:	f003 0307 	and.w	r3, r3, #7
 8003344:	4904      	ldr	r1, [pc, #16]	; (8003358 <HAL_RCC_GetPCLK1Freq+0x28>)
 8003346:	5ccb      	ldrb	r3, [r1, r3]
 8003348:	f003 031f 	and.w	r3, r3, #31
 800334c:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1) >> RCC_CDCFGR2_CDPPRE1_Pos]) & 0x1FU));
#endif
}
 8003350:	4618      	mov	r0, r3
 8003352:	bd80      	pop	{r7, pc}
 8003354:	58024400 	.word	0x58024400
 8003358:	08006810 	.word	0x08006810

0800335c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800335c:	b580      	push	{r7, lr}
 800335e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
#if defined(RCC_D2CFGR_D2PPRE2)
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2) >> RCC_D2CFGR_D2PPRE2_Pos]) & 0x1FU));
 8003360:	f7ff ffb6 	bl	80032d0 <HAL_RCC_GetHCLKFreq>
 8003364:	4602      	mov	r2, r0
 8003366:	4b06      	ldr	r3, [pc, #24]	; (8003380 <HAL_RCC_GetPCLK2Freq+0x24>)
 8003368:	69db      	ldr	r3, [r3, #28]
 800336a:	0a1b      	lsrs	r3, r3, #8
 800336c:	f003 0307 	and.w	r3, r3, #7
 8003370:	4904      	ldr	r1, [pc, #16]	; (8003384 <HAL_RCC_GetPCLK2Freq+0x28>)
 8003372:	5ccb      	ldrb	r3, [r1, r3]
 8003374:	f003 031f 	and.w	r3, r3, #31
 8003378:	fa22 f303 	lsr.w	r3, r2, r3
#else
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2) >> RCC_CDCFGR2_CDPPRE2_Pos]) & 0x1FU));
#endif
}
 800337c:	4618      	mov	r0, r3
 800337e:	bd80      	pop	{r7, pc}
 8003380:	58024400 	.word	0x58024400
 8003384:	08006810 	.word	0x08006810

08003388 <HAL_RCCEx_PeriphCLKConfig>:
  * (*) : Available on some STM32H7 lines only.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003388:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800338c:	b0ca      	sub	sp, #296	; 0x128
 800338e:	af00      	add	r7, sp, #0
 8003390:	f8c7 0114 	str.w	r0, [r7, #276]	; 0x114
  uint32_t tmpreg;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8003394:	2300      	movs	r3, #0
 8003396:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 800339a:	2300      	movs	r3, #0
 800339c:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126

  /*---------------------------- SPDIFRX configuration -------------------------------*/

  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 80033a0:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80033a4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80033a8:	f002 6400 	and.w	r4, r2, #134217728	; 0x8000000
 80033ac:	2500      	movs	r5, #0
 80033ae:	ea54 0305 	orrs.w	r3, r4, r5
 80033b2:	d049      	beq.n	8003448 <HAL_RCCEx_PeriphCLKConfig+0xc0>
  {

    switch (PeriphClkInit->SpdifrxClockSelection)
 80033b4:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80033b8:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80033ba:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 80033be:	d02f      	beq.n	8003420 <HAL_RCCEx_PeriphCLKConfig+0x98>
 80033c0:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 80033c4:	d828      	bhi.n	8003418 <HAL_RCCEx_PeriphCLKConfig+0x90>
 80033c6:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 80033ca:	d01a      	beq.n	8003402 <HAL_RCCEx_PeriphCLKConfig+0x7a>
 80033cc:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 80033d0:	d822      	bhi.n	8003418 <HAL_RCCEx_PeriphCLKConfig+0x90>
 80033d2:	2b00      	cmp	r3, #0
 80033d4:	d003      	beq.n	80033de <HAL_RCCEx_PeriphCLKConfig+0x56>
 80033d6:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80033da:	d007      	beq.n	80033ec <HAL_RCCEx_PeriphCLKConfig+0x64>
 80033dc:	e01c      	b.n	8003418 <HAL_RCCEx_PeriphCLKConfig+0x90>
    {
      case RCC_SPDIFRXCLKSOURCE_PLL:      /* PLL is used as clock source for SPDIFRX*/
        /* Enable PLL1Q Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80033de:	4bb8      	ldr	r3, [pc, #736]	; (80036c0 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80033e0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80033e2:	4ab7      	ldr	r2, [pc, #732]	; (80036c0 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80033e4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80033e8:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 80033ea:	e01a      	b.n	8003422 <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL2: /* PLL2 is used as clock source for SPDIFRX*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 80033ec:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80033f0:	3308      	adds	r3, #8
 80033f2:	2102      	movs	r1, #2
 80033f4:	4618      	mov	r0, r3
 80033f6:	f001 fc8f 	bl	8004d18 <RCCEx_PLL2_Config>
 80033fa:	4603      	mov	r3, r0
 80033fc:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8003400:	e00f      	b.n	8003422 <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPDIFRX*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8003402:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8003406:	3328      	adds	r3, #40	; 0x28
 8003408:	2102      	movs	r1, #2
 800340a:	4618      	mov	r0, r3
 800340c:	f001 fd36 	bl	8004e7c <RCCEx_PLL3_Config>
 8003410:	4603      	mov	r3, r0
 8003412:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8003416:	e004      	b.n	8003422 <HAL_RCCEx_PeriphCLKConfig+0x9a>
        /* Internal OSC clock is used as source of SPDIFRX clock*/
        /* SPDIFRX clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003418:	2301      	movs	r3, #1
 800341a:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 800341e:	e000      	b.n	8003422 <HAL_RCCEx_PeriphCLKConfig+0x9a>
        break;
 8003420:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003422:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8003426:	2b00      	cmp	r3, #0
 8003428:	d10a      	bne.n	8003440 <HAL_RCCEx_PeriphCLKConfig+0xb8>
    {
      /* Set the source of SPDIFRX clock*/
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 800342a:	4ba5      	ldr	r3, [pc, #660]	; (80036c0 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800342c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800342e:	f423 1140 	bic.w	r1, r3, #3145728	; 0x300000
 8003432:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8003436:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8003438:	4aa1      	ldr	r2, [pc, #644]	; (80036c0 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800343a:	430b      	orrs	r3, r1
 800343c:	6513      	str	r3, [r2, #80]	; 0x50
 800343e:	e003      	b.n	8003448 <HAL_RCCEx_PeriphCLKConfig+0xc0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003440:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8003444:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }

  /*---------------------------- SAI1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8003448:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800344c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003450:	f402 7880 	and.w	r8, r2, #256	; 0x100
 8003454:	f04f 0900 	mov.w	r9, #0
 8003458:	ea58 0309 	orrs.w	r3, r8, r9
 800345c:	d047      	beq.n	80034ee <HAL_RCCEx_PeriphCLKConfig+0x166>
  {
    switch (PeriphClkInit->Sai1ClockSelection)
 800345e:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8003462:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003464:	2b04      	cmp	r3, #4
 8003466:	d82a      	bhi.n	80034be <HAL_RCCEx_PeriphCLKConfig+0x136>
 8003468:	a201      	add	r2, pc, #4	; (adr r2, 8003470 <HAL_RCCEx_PeriphCLKConfig+0xe8>)
 800346a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800346e:	bf00      	nop
 8003470:	08003485 	.word	0x08003485
 8003474:	08003493 	.word	0x08003493
 8003478:	080034a9 	.word	0x080034a9
 800347c:	080034c7 	.word	0x080034c7
 8003480:	080034c7 	.word	0x080034c7
    {
      case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003484:	4b8e      	ldr	r3, [pc, #568]	; (80036c0 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8003486:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003488:	4a8d      	ldr	r2, [pc, #564]	; (80036c0 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800348a:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800348e:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8003490:	e01a      	b.n	80034c8 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8003492:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8003496:	3308      	adds	r3, #8
 8003498:	2100      	movs	r1, #0
 800349a:	4618      	mov	r0, r3
 800349c:	f001 fc3c 	bl	8004d18 <RCCEx_PLL2_Config>
 80034a0:	4603      	mov	r3, r0
 80034a2:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 80034a6:	e00f      	b.n	80034c8 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 80034a8:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80034ac:	3328      	adds	r3, #40	; 0x28
 80034ae:	2100      	movs	r1, #0
 80034b0:	4618      	mov	r0, r3
 80034b2:	f001 fce3 	bl	8004e7c <RCCEx_PLL3_Config>
 80034b6:	4603      	mov	r3, r0
 80034b8:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 80034bc:	e004      	b.n	80034c8 <HAL_RCCEx_PeriphCLKConfig+0x140>
        /* HSI, HSE, or CSI oscillator is used as source of SAI1 clock */
        /* SAI1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80034be:	2301      	movs	r3, #1
 80034c0:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 80034c4:	e000      	b.n	80034c8 <HAL_RCCEx_PeriphCLKConfig+0x140>
        break;
 80034c6:	bf00      	nop
    }

    if (ret == HAL_OK)
 80034c8:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 80034cc:	2b00      	cmp	r3, #0
 80034ce:	d10a      	bne.n	80034e6 <HAL_RCCEx_PeriphCLKConfig+0x15e>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80034d0:	4b7b      	ldr	r3, [pc, #492]	; (80036c0 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80034d2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80034d4:	f023 0107 	bic.w	r1, r3, #7
 80034d8:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80034dc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80034de:	4a78      	ldr	r2, [pc, #480]	; (80036c0 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80034e0:	430b      	orrs	r3, r1
 80034e2:	6513      	str	r3, [r2, #80]	; 0x50
 80034e4:	e003      	b.n	80034ee <HAL_RCCEx_PeriphCLKConfig+0x166>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80034e6:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 80034ea:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }

#if defined(SAI3)
  /*---------------------------- SAI2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI23) == RCC_PERIPHCLK_SAI23)
 80034ee:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80034f2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80034f6:	f402 7a00 	and.w	sl, r2, #512	; 0x200
 80034fa:	f04f 0b00 	mov.w	fp, #0
 80034fe:	ea5a 030b 	orrs.w	r3, sl, fp
 8003502:	d04c      	beq.n	800359e <HAL_RCCEx_PeriphCLKConfig+0x216>
  {
    switch (PeriphClkInit->Sai23ClockSelection)
 8003504:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8003508:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800350a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800350e:	d030      	beq.n	8003572 <HAL_RCCEx_PeriphCLKConfig+0x1ea>
 8003510:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003514:	d829      	bhi.n	800356a <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 8003516:	2bc0      	cmp	r3, #192	; 0xc0
 8003518:	d02d      	beq.n	8003576 <HAL_RCCEx_PeriphCLKConfig+0x1ee>
 800351a:	2bc0      	cmp	r3, #192	; 0xc0
 800351c:	d825      	bhi.n	800356a <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 800351e:	2b80      	cmp	r3, #128	; 0x80
 8003520:	d018      	beq.n	8003554 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
 8003522:	2b80      	cmp	r3, #128	; 0x80
 8003524:	d821      	bhi.n	800356a <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 8003526:	2b00      	cmp	r3, #0
 8003528:	d002      	beq.n	8003530 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
 800352a:	2b40      	cmp	r3, #64	; 0x40
 800352c:	d007      	beq.n	800353e <HAL_RCCEx_PeriphCLKConfig+0x1b6>
 800352e:	e01c      	b.n	800356a <HAL_RCCEx_PeriphCLKConfig+0x1e2>
    {
      case RCC_SAI23CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2/3 */
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003530:	4b63      	ldr	r3, [pc, #396]	; (80036c0 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8003532:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003534:	4a62      	ldr	r2, [pc, #392]	; (80036c0 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8003536:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800353a:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 800353c:	e01c      	b.n	8003578 <HAL_RCCEx_PeriphCLKConfig+0x1f0>

      case RCC_SAI23CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2/3 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800353e:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8003542:	3308      	adds	r3, #8
 8003544:	2100      	movs	r1, #0
 8003546:	4618      	mov	r0, r3
 8003548:	f001 fbe6 	bl	8004d18 <RCCEx_PLL2_Config>
 800354c:	4603      	mov	r3, r0
 800354e:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 8003552:	e011      	b.n	8003578 <HAL_RCCEx_PeriphCLKConfig+0x1f0>

      case RCC_SAI23CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8003554:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8003558:	3328      	adds	r3, #40	; 0x28
 800355a:	2100      	movs	r1, #0
 800355c:	4618      	mov	r0, r3
 800355e:	f001 fc8d 	bl	8004e7c <RCCEx_PLL3_Config>
 8003562:	4603      	mov	r3, r0
 8003564:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 8003568:	e006      	b.n	8003578 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        /* HSI, HSE, or CSI oscillator is used as source of SAI2/3 clock */
        /* SAI2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800356a:	2301      	movs	r3, #1
 800356c:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 8003570:	e002      	b.n	8003578 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        break;
 8003572:	bf00      	nop
 8003574:	e000      	b.n	8003578 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        break;
 8003576:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003578:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800357c:	2b00      	cmp	r3, #0
 800357e:	d10a      	bne.n	8003596 <HAL_RCCEx_PeriphCLKConfig+0x20e>
    {
      /* Set the source of SAI2/3 clock*/
      __HAL_RCC_SAI23_CONFIG(PeriphClkInit->Sai23ClockSelection);
 8003580:	4b4f      	ldr	r3, [pc, #316]	; (80036c0 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8003582:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003584:	f423 71e0 	bic.w	r1, r3, #448	; 0x1c0
 8003588:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800358c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800358e:	4a4c      	ldr	r2, [pc, #304]	; (80036c0 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8003590:	430b      	orrs	r3, r1
 8003592:	6513      	str	r3, [r2, #80]	; 0x50
 8003594:	e003      	b.n	800359e <HAL_RCCEx_PeriphCLKConfig+0x216>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003596:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800359a:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
  }
#endif  /*SAI2B*/

#if defined(SAI4)
  /*---------------------------- SAI4A configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 800359e:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80035a2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80035a6:	f402 6380 	and.w	r3, r2, #1024	; 0x400
 80035aa:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
 80035ae:	2300      	movs	r3, #0
 80035b0:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
 80035b4:	e9d7 1242 	ldrd	r1, r2, [r7, #264]	; 0x108
 80035b8:	460b      	mov	r3, r1
 80035ba:	4313      	orrs	r3, r2
 80035bc:	d053      	beq.n	8003666 <HAL_RCCEx_PeriphCLKConfig+0x2de>
  {
    switch (PeriphClkInit->Sai4AClockSelection)
 80035be:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80035c2:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 80035c6:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 80035ca:	d035      	beq.n	8003638 <HAL_RCCEx_PeriphCLKConfig+0x2b0>
 80035cc:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 80035d0:	d82e      	bhi.n	8003630 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 80035d2:	f5b3 0fc0 	cmp.w	r3, #6291456	; 0x600000
 80035d6:	d031      	beq.n	800363c <HAL_RCCEx_PeriphCLKConfig+0x2b4>
 80035d8:	f5b3 0fc0 	cmp.w	r3, #6291456	; 0x600000
 80035dc:	d828      	bhi.n	8003630 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 80035de:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80035e2:	d01a      	beq.n	800361a <HAL_RCCEx_PeriphCLKConfig+0x292>
 80035e4:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80035e8:	d822      	bhi.n	8003630 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 80035ea:	2b00      	cmp	r3, #0
 80035ec:	d003      	beq.n	80035f6 <HAL_RCCEx_PeriphCLKConfig+0x26e>
 80035ee:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 80035f2:	d007      	beq.n	8003604 <HAL_RCCEx_PeriphCLKConfig+0x27c>
 80035f4:	e01c      	b.n	8003630 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
    {
      case RCC_SAI4ACLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80035f6:	4b32      	ldr	r3, [pc, #200]	; (80036c0 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80035f8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80035fa:	4a31      	ldr	r2, [pc, #196]	; (80036c0 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80035fc:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003600:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8003602:	e01c      	b.n	800363e <HAL_RCCEx_PeriphCLKConfig+0x2b6>

      case RCC_SAI4ACLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8003604:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8003608:	3308      	adds	r3, #8
 800360a:	2100      	movs	r1, #0
 800360c:	4618      	mov	r0, r3
 800360e:	f001 fb83 	bl	8004d18 <RCCEx_PLL2_Config>
 8003612:	4603      	mov	r3, r0
 8003614:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 8003618:	e011      	b.n	800363e <HAL_RCCEx_PeriphCLKConfig+0x2b6>

      case RCC_SAI4ACLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800361a:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800361e:	3328      	adds	r3, #40	; 0x28
 8003620:	2100      	movs	r1, #0
 8003622:	4618      	mov	r0, r3
 8003624:	f001 fc2a 	bl	8004e7c <RCCEx_PLL3_Config>
 8003628:	4603      	mov	r3, r0
 800362a:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800362e:	e006      	b.n	800363e <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        /* SAI4A clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 8003630:	2301      	movs	r3, #1
 8003632:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 8003636:	e002      	b.n	800363e <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        break;
 8003638:	bf00      	nop
 800363a:	e000      	b.n	800363e <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        break;
 800363c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800363e:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8003642:	2b00      	cmp	r3, #0
 8003644:	d10b      	bne.n	800365e <HAL_RCCEx_PeriphCLKConfig+0x2d6>
    {
      /* Set the source of SAI4A clock*/
      __HAL_RCC_SAI4A_CONFIG(PeriphClkInit->Sai4AClockSelection);
 8003646:	4b1e      	ldr	r3, [pc, #120]	; (80036c0 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8003648:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800364a:	f423 0160 	bic.w	r1, r3, #14680064	; 0xe00000
 800364e:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8003652:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 8003656:	4a1a      	ldr	r2, [pc, #104]	; (80036c0 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8003658:	430b      	orrs	r3, r1
 800365a:	6593      	str	r3, [r2, #88]	; 0x58
 800365c:	e003      	b.n	8003666 <HAL_RCCEx_PeriphCLKConfig+0x2de>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800365e:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8003662:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }
  /*---------------------------- SAI4B configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 8003666:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800366a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800366e:	f402 6300 	and.w	r3, r2, #2048	; 0x800
 8003672:	f8c7 3100 	str.w	r3, [r7, #256]	; 0x100
 8003676:	2300      	movs	r3, #0
 8003678:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
 800367c:	e9d7 1240 	ldrd	r1, r2, [r7, #256]	; 0x100
 8003680:	460b      	mov	r3, r1
 8003682:	4313      	orrs	r3, r2
 8003684:	d056      	beq.n	8003734 <HAL_RCCEx_PeriphCLKConfig+0x3ac>
  {
    switch (PeriphClkInit->Sai4BClockSelection)
 8003686:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800368a:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 800368e:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8003692:	d038      	beq.n	8003706 <HAL_RCCEx_PeriphCLKConfig+0x37e>
 8003694:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8003698:	d831      	bhi.n	80036fe <HAL_RCCEx_PeriphCLKConfig+0x376>
 800369a:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 800369e:	d034      	beq.n	800370a <HAL_RCCEx_PeriphCLKConfig+0x382>
 80036a0:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 80036a4:	d82b      	bhi.n	80036fe <HAL_RCCEx_PeriphCLKConfig+0x376>
 80036a6:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 80036aa:	d01d      	beq.n	80036e8 <HAL_RCCEx_PeriphCLKConfig+0x360>
 80036ac:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 80036b0:	d825      	bhi.n	80036fe <HAL_RCCEx_PeriphCLKConfig+0x376>
 80036b2:	2b00      	cmp	r3, #0
 80036b4:	d006      	beq.n	80036c4 <HAL_RCCEx_PeriphCLKConfig+0x33c>
 80036b6:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80036ba:	d00a      	beq.n	80036d2 <HAL_RCCEx_PeriphCLKConfig+0x34a>
 80036bc:	e01f      	b.n	80036fe <HAL_RCCEx_PeriphCLKConfig+0x376>
 80036be:	bf00      	nop
 80036c0:	58024400 	.word	0x58024400
    {
      case RCC_SAI4BCLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80036c4:	4ba2      	ldr	r3, [pc, #648]	; (8003950 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80036c6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80036c8:	4aa1      	ldr	r2, [pc, #644]	; (8003950 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80036ca:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80036ce:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 80036d0:	e01c      	b.n	800370c <HAL_RCCEx_PeriphCLKConfig+0x384>

      case RCC_SAI4BCLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80036d2:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80036d6:	3308      	adds	r3, #8
 80036d8:	2100      	movs	r1, #0
 80036da:	4618      	mov	r0, r3
 80036dc:	f001 fb1c 	bl	8004d18 <RCCEx_PLL2_Config>
 80036e0:	4603      	mov	r3, r0
 80036e2:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 80036e6:	e011      	b.n	800370c <HAL_RCCEx_PeriphCLKConfig+0x384>

      case RCC_SAI4BCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 80036e8:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80036ec:	3328      	adds	r3, #40	; 0x28
 80036ee:	2100      	movs	r1, #0
 80036f0:	4618      	mov	r0, r3
 80036f2:	f001 fbc3 	bl	8004e7c <RCCEx_PLL3_Config>
 80036f6:	4603      	mov	r3, r0
 80036f8:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 80036fc:	e006      	b.n	800370c <HAL_RCCEx_PeriphCLKConfig+0x384>
        /* SAI4B clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 80036fe:	2301      	movs	r3, #1
 8003700:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 8003704:	e002      	b.n	800370c <HAL_RCCEx_PeriphCLKConfig+0x384>
        break;
 8003706:	bf00      	nop
 8003708:	e000      	b.n	800370c <HAL_RCCEx_PeriphCLKConfig+0x384>
        break;
 800370a:	bf00      	nop
    }

    if (ret == HAL_OK)
 800370c:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8003710:	2b00      	cmp	r3, #0
 8003712:	d10b      	bne.n	800372c <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      /* Set the source of SAI4B clock*/
      __HAL_RCC_SAI4B_CONFIG(PeriphClkInit->Sai4BClockSelection);
 8003714:	4b8e      	ldr	r3, [pc, #568]	; (8003950 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8003716:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003718:	f023 61e0 	bic.w	r1, r3, #117440512	; 0x7000000
 800371c:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8003720:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 8003724:	4a8a      	ldr	r2, [pc, #552]	; (8003950 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8003726:	430b      	orrs	r3, r1
 8003728:	6593      	str	r3, [r2, #88]	; 0x58
 800372a:	e003      	b.n	8003734 <HAL_RCCEx_PeriphCLKConfig+0x3ac>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800372c:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8003730:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
  }
#endif  /*SAI4*/

#if defined(QUADSPI)
  /*---------------------------- QSPI configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 8003734:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8003738:	e9d3 2300 	ldrd	r2, r3, [r3]
 800373c:	f002 7300 	and.w	r3, r2, #33554432	; 0x2000000
 8003740:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
 8003744:	2300      	movs	r3, #0
 8003746:	f8c7 30fc 	str.w	r3, [r7, #252]	; 0xfc
 800374a:	e9d7 123e 	ldrd	r1, r2, [r7, #248]	; 0xf8
 800374e:	460b      	mov	r3, r1
 8003750:	4313      	orrs	r3, r2
 8003752:	d03a      	beq.n	80037ca <HAL_RCCEx_PeriphCLKConfig+0x442>
  {
    switch (PeriphClkInit->QspiClockSelection)
 8003754:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8003758:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800375a:	2b30      	cmp	r3, #48	; 0x30
 800375c:	d01f      	beq.n	800379e <HAL_RCCEx_PeriphCLKConfig+0x416>
 800375e:	2b30      	cmp	r3, #48	; 0x30
 8003760:	d819      	bhi.n	8003796 <HAL_RCCEx_PeriphCLKConfig+0x40e>
 8003762:	2b20      	cmp	r3, #32
 8003764:	d00c      	beq.n	8003780 <HAL_RCCEx_PeriphCLKConfig+0x3f8>
 8003766:	2b20      	cmp	r3, #32
 8003768:	d815      	bhi.n	8003796 <HAL_RCCEx_PeriphCLKConfig+0x40e>
 800376a:	2b00      	cmp	r3, #0
 800376c:	d019      	beq.n	80037a2 <HAL_RCCEx_PeriphCLKConfig+0x41a>
 800376e:	2b10      	cmp	r3, #16
 8003770:	d111      	bne.n	8003796 <HAL_RCCEx_PeriphCLKConfig+0x40e>
    {
      case RCC_QSPICLKSOURCE_PLL:      /* PLL is used as clock source for QSPI*/
        /* Enable QSPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003772:	4b77      	ldr	r3, [pc, #476]	; (8003950 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8003774:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003776:	4a76      	ldr	r2, [pc, #472]	; (8003950 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8003778:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800377c:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* QSPI clock source configuration done later after clock selection check */
        break;
 800377e:	e011      	b.n	80037a4 <HAL_RCCEx_PeriphCLKConfig+0x41c>

      case RCC_QSPICLKSOURCE_PLL2: /* PLL2 is used as clock source for QSPI*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8003780:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8003784:	3308      	adds	r3, #8
 8003786:	2102      	movs	r1, #2
 8003788:	4618      	mov	r0, r3
 800378a:	f001 fac5 	bl	8004d18 <RCCEx_PLL2_Config>
 800378e:	4603      	mov	r3, r0
 8003790:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* QSPI clock source configuration done later after clock selection check */
        break;
 8003794:	e006      	b.n	80037a4 <HAL_RCCEx_PeriphCLKConfig+0x41c>
      case RCC_QSPICLKSOURCE_D1HCLK:
        /* Domain1 HCLK  clock selected as QSPI kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 8003796:	2301      	movs	r3, #1
 8003798:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 800379c:	e002      	b.n	80037a4 <HAL_RCCEx_PeriphCLKConfig+0x41c>
        break;
 800379e:	bf00      	nop
 80037a0:	e000      	b.n	80037a4 <HAL_RCCEx_PeriphCLKConfig+0x41c>
        break;
 80037a2:	bf00      	nop
    }

    if (ret == HAL_OK)
 80037a4:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 80037a8:	2b00      	cmp	r3, #0
 80037aa:	d10a      	bne.n	80037c2 <HAL_RCCEx_PeriphCLKConfig+0x43a>
    {
      /* Set the source of QSPI clock*/
      __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 80037ac:	4b68      	ldr	r3, [pc, #416]	; (8003950 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80037ae:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80037b0:	f023 0130 	bic.w	r1, r3, #48	; 0x30
 80037b4:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80037b8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80037ba:	4a65      	ldr	r2, [pc, #404]	; (8003950 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80037bc:	430b      	orrs	r3, r1
 80037be:	64d3      	str	r3, [r2, #76]	; 0x4c
 80037c0:	e003      	b.n	80037ca <HAL_RCCEx_PeriphCLKConfig+0x442>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80037c2:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 80037c6:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }
#endif  /*OCTOSPI*/

  /*---------------------------- SPI1/2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 80037ca:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80037ce:	e9d3 2300 	ldrd	r2, r3, [r3]
 80037d2:	f402 5380 	and.w	r3, r2, #4096	; 0x1000
 80037d6:	f8c7 30f0 	str.w	r3, [r7, #240]	; 0xf0
 80037da:	2300      	movs	r3, #0
 80037dc:	f8c7 30f4 	str.w	r3, [r7, #244]	; 0xf4
 80037e0:	e9d7 123c 	ldrd	r1, r2, [r7, #240]	; 0xf0
 80037e4:	460b      	mov	r3, r1
 80037e6:	4313      	orrs	r3, r2
 80037e8:	d051      	beq.n	800388e <HAL_RCCEx_PeriphCLKConfig+0x506>
  {
    switch (PeriphClkInit->Spi123ClockSelection)
 80037ea:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80037ee:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80037f0:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80037f4:	d035      	beq.n	8003862 <HAL_RCCEx_PeriphCLKConfig+0x4da>
 80037f6:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80037fa:	d82e      	bhi.n	800385a <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 80037fc:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8003800:	d031      	beq.n	8003866 <HAL_RCCEx_PeriphCLKConfig+0x4de>
 8003802:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8003806:	d828      	bhi.n	800385a <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 8003808:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800380c:	d01a      	beq.n	8003844 <HAL_RCCEx_PeriphCLKConfig+0x4bc>
 800380e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003812:	d822      	bhi.n	800385a <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 8003814:	2b00      	cmp	r3, #0
 8003816:	d003      	beq.n	8003820 <HAL_RCCEx_PeriphCLKConfig+0x498>
 8003818:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800381c:	d007      	beq.n	800382e <HAL_RCCEx_PeriphCLKConfig+0x4a6>
 800381e:	e01c      	b.n	800385a <HAL_RCCEx_PeriphCLKConfig+0x4d2>
    {
      case RCC_SPI123CLKSOURCE_PLL:      /* PLL is used as clock source for SPI1/2/3 */
        /* Enable SPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003820:	4b4b      	ldr	r3, [pc, #300]	; (8003950 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8003822:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003824:	4a4a      	ldr	r2, [pc, #296]	; (8003950 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8003826:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800382a:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 800382c:	e01c      	b.n	8003868 <HAL_RCCEx_PeriphCLKConfig+0x4e0>

      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800382e:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8003832:	3308      	adds	r3, #8
 8003834:	2100      	movs	r1, #0
 8003836:	4618      	mov	r0, r3
 8003838:	f001 fa6e 	bl	8004d18 <RCCEx_PLL2_Config>
 800383c:	4603      	mov	r3, r0
 800383e:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8003842:	e011      	b.n	8003868 <HAL_RCCEx_PeriphCLKConfig+0x4e0>

      case RCC_SPI123CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8003844:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8003848:	3328      	adds	r3, #40	; 0x28
 800384a:	2100      	movs	r1, #0
 800384c:	4618      	mov	r0, r3
 800384e:	f001 fb15 	bl	8004e7c <RCCEx_PLL3_Config>
 8003852:	4603      	mov	r3, r0
 8003854:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8003858:	e006      	b.n	8003868 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        /* HSI, HSE, or CSI oscillator is used as source of SPI1/2/3 clock */
        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800385a:	2301      	movs	r3, #1
 800385c:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 8003860:	e002      	b.n	8003868 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        break;
 8003862:	bf00      	nop
 8003864:	e000      	b.n	8003868 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        break;
 8003866:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003868:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800386c:	2b00      	cmp	r3, #0
 800386e:	d10a      	bne.n	8003886 <HAL_RCCEx_PeriphCLKConfig+0x4fe>
    {
      /* Set the source of SPI1/2/3 clock*/
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 8003870:	4b37      	ldr	r3, [pc, #220]	; (8003950 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8003872:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003874:	f423 41e0 	bic.w	r1, r3, #28672	; 0x7000
 8003878:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800387c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800387e:	4a34      	ldr	r2, [pc, #208]	; (8003950 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8003880:	430b      	orrs	r3, r1
 8003882:	6513      	str	r3, [r2, #80]	; 0x50
 8003884:	e003      	b.n	800388e <HAL_RCCEx_PeriphCLKConfig+0x506>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003886:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800388a:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }

  /*---------------------------- SPI4/5 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 800388e:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8003892:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003896:	f402 5300 	and.w	r3, r2, #8192	; 0x2000
 800389a:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 800389e:	2300      	movs	r3, #0
 80038a0:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
 80038a4:	e9d7 123a 	ldrd	r1, r2, [r7, #232]	; 0xe8
 80038a8:	460b      	mov	r3, r1
 80038aa:	4313      	orrs	r3, r2
 80038ac:	d056      	beq.n	800395c <HAL_RCCEx_PeriphCLKConfig+0x5d4>
  {
    switch (PeriphClkInit->Spi45ClockSelection)
 80038ae:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80038b2:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80038b4:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80038b8:	d033      	beq.n	8003922 <HAL_RCCEx_PeriphCLKConfig+0x59a>
 80038ba:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80038be:	d82c      	bhi.n	800391a <HAL_RCCEx_PeriphCLKConfig+0x592>
 80038c0:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 80038c4:	d02f      	beq.n	8003926 <HAL_RCCEx_PeriphCLKConfig+0x59e>
 80038c6:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 80038ca:	d826      	bhi.n	800391a <HAL_RCCEx_PeriphCLKConfig+0x592>
 80038cc:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 80038d0:	d02b      	beq.n	800392a <HAL_RCCEx_PeriphCLKConfig+0x5a2>
 80038d2:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 80038d6:	d820      	bhi.n	800391a <HAL_RCCEx_PeriphCLKConfig+0x592>
 80038d8:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 80038dc:	d012      	beq.n	8003904 <HAL_RCCEx_PeriphCLKConfig+0x57c>
 80038de:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 80038e2:	d81a      	bhi.n	800391a <HAL_RCCEx_PeriphCLKConfig+0x592>
 80038e4:	2b00      	cmp	r3, #0
 80038e6:	d022      	beq.n	800392e <HAL_RCCEx_PeriphCLKConfig+0x5a6>
 80038e8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80038ec:	d115      	bne.n	800391a <HAL_RCCEx_PeriphCLKConfig+0x592>
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI4/5 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 80038ee:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80038f2:	3308      	adds	r3, #8
 80038f4:	2101      	movs	r1, #1
 80038f6:	4618      	mov	r0, r3
 80038f8:	f001 fa0e 	bl	8004d18 <RCCEx_PLL2_Config>
 80038fc:	4603      	mov	r3, r0
 80038fe:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 8003902:	e015      	b.n	8003930 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
      case RCC_SPI45CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8003904:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8003908:	3328      	adds	r3, #40	; 0x28
 800390a:	2101      	movs	r1, #1
 800390c:	4618      	mov	r0, r3
 800390e:	f001 fab5 	bl	8004e7c <RCCEx_PLL3_Config>
 8003912:	4603      	mov	r3, r0
 8003914:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 8003918:	e00a      	b.n	8003930 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        /* HSE,  oscillator is used as source of SPI4/5 clock */
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800391a:	2301      	movs	r3, #1
 800391c:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 8003920:	e006      	b.n	8003930 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 8003922:	bf00      	nop
 8003924:	e004      	b.n	8003930 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 8003926:	bf00      	nop
 8003928:	e002      	b.n	8003930 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 800392a:	bf00      	nop
 800392c:	e000      	b.n	8003930 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 800392e:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003930:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8003934:	2b00      	cmp	r3, #0
 8003936:	d10d      	bne.n	8003954 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* Set the source of SPI4/5 clock*/
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 8003938:	4b05      	ldr	r3, [pc, #20]	; (8003950 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800393a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800393c:	f423 21e0 	bic.w	r1, r3, #458752	; 0x70000
 8003940:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8003944:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8003946:	4a02      	ldr	r2, [pc, #8]	; (8003950 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8003948:	430b      	orrs	r3, r1
 800394a:	6513      	str	r3, [r2, #80]	; 0x50
 800394c:	e006      	b.n	800395c <HAL_RCCEx_PeriphCLKConfig+0x5d4>
 800394e:	bf00      	nop
 8003950:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003954:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8003958:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }

  /*---------------------------- SPI6 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 800395c:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8003960:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003964:	f402 4380 	and.w	r3, r2, #16384	; 0x4000
 8003968:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 800396c:	2300      	movs	r3, #0
 800396e:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 8003972:	e9d7 1238 	ldrd	r1, r2, [r7, #224]	; 0xe0
 8003976:	460b      	mov	r3, r1
 8003978:	4313      	orrs	r3, r2
 800397a:	d055      	beq.n	8003a28 <HAL_RCCEx_PeriphCLKConfig+0x6a0>
  {
    switch (PeriphClkInit->Spi6ClockSelection)
 800397c:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8003980:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 8003984:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8003988:	d033      	beq.n	80039f2 <HAL_RCCEx_PeriphCLKConfig+0x66a>
 800398a:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800398e:	d82c      	bhi.n	80039ea <HAL_RCCEx_PeriphCLKConfig+0x662>
 8003990:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003994:	d02f      	beq.n	80039f6 <HAL_RCCEx_PeriphCLKConfig+0x66e>
 8003996:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800399a:	d826      	bhi.n	80039ea <HAL_RCCEx_PeriphCLKConfig+0x662>
 800399c:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 80039a0:	d02b      	beq.n	80039fa <HAL_RCCEx_PeriphCLKConfig+0x672>
 80039a2:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 80039a6:	d820      	bhi.n	80039ea <HAL_RCCEx_PeriphCLKConfig+0x662>
 80039a8:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80039ac:	d012      	beq.n	80039d4 <HAL_RCCEx_PeriphCLKConfig+0x64c>
 80039ae:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80039b2:	d81a      	bhi.n	80039ea <HAL_RCCEx_PeriphCLKConfig+0x662>
 80039b4:	2b00      	cmp	r3, #0
 80039b6:	d022      	beq.n	80039fe <HAL_RCCEx_PeriphCLKConfig+0x676>
 80039b8:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80039bc:	d115      	bne.n	80039ea <HAL_RCCEx_PeriphCLKConfig+0x662>
        /* SPI6 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI6*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 80039be:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80039c2:	3308      	adds	r3, #8
 80039c4:	2101      	movs	r1, #1
 80039c6:	4618      	mov	r0, r3
 80039c8:	f001 f9a6 	bl	8004d18 <RCCEx_PLL2_Config>
 80039cc:	4603      	mov	r3, r0
 80039ce:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* SPI6 clock source configuration done later after clock selection check */
        break;
 80039d2:	e015      	b.n	8003a00 <HAL_RCCEx_PeriphCLKConfig+0x678>
      case RCC_SPI6CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI6*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 80039d4:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80039d8:	3328      	adds	r3, #40	; 0x28
 80039da:	2101      	movs	r1, #1
 80039dc:	4618      	mov	r0, r3
 80039de:	f001 fa4d 	bl	8004e7c <RCCEx_PLL3_Config>
 80039e2:	4603      	mov	r3, r0
 80039e4:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        /* SPI6 clock source configuration done later after clock selection check */
        break;
 80039e8:	e00a      	b.n	8003a00 <HAL_RCCEx_PeriphCLKConfig+0x678>
        /* SPI6 clock source configuration done later after clock selection check */
        break;
#endif

      default:
        ret = HAL_ERROR;
 80039ea:	2301      	movs	r3, #1
 80039ec:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 80039f0:	e006      	b.n	8003a00 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 80039f2:	bf00      	nop
 80039f4:	e004      	b.n	8003a00 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 80039f6:	bf00      	nop
 80039f8:	e002      	b.n	8003a00 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 80039fa:	bf00      	nop
 80039fc:	e000      	b.n	8003a00 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 80039fe:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003a00:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8003a04:	2b00      	cmp	r3, #0
 8003a06:	d10b      	bne.n	8003a20 <HAL_RCCEx_PeriphCLKConfig+0x698>
    {
      /* Set the source of SPI6 clock*/
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 8003a08:	4ba3      	ldr	r3, [pc, #652]	; (8003c98 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003a0a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003a0c:	f023 41e0 	bic.w	r1, r3, #1879048192	; 0x70000000
 8003a10:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8003a14:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 8003a18:	4a9f      	ldr	r2, [pc, #636]	; (8003c98 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003a1a:	430b      	orrs	r3, r1
 8003a1c:	6593      	str	r3, [r2, #88]	; 0x58
 8003a1e:	e003      	b.n	8003a28 <HAL_RCCEx_PeriphCLKConfig+0x6a0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003a20:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8003a24:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
  }
#endif /*DSI*/

#if defined(FDCAN1) || defined(FDCAN2)
  /*---------------------------- FDCAN configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8003a28:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8003a2c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003a30:	f402 4300 	and.w	r3, r2, #32768	; 0x8000
 8003a34:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 8003a38:	2300      	movs	r3, #0
 8003a3a:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
 8003a3e:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 8003a42:	460b      	mov	r3, r1
 8003a44:	4313      	orrs	r3, r2
 8003a46:	d037      	beq.n	8003ab8 <HAL_RCCEx_PeriphCLKConfig+0x730>
  {
    switch (PeriphClkInit->FdcanClockSelection)
 8003a48:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8003a4c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003a4e:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8003a52:	d00e      	beq.n	8003a72 <HAL_RCCEx_PeriphCLKConfig+0x6ea>
 8003a54:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8003a58:	d816      	bhi.n	8003a88 <HAL_RCCEx_PeriphCLKConfig+0x700>
 8003a5a:	2b00      	cmp	r3, #0
 8003a5c:	d018      	beq.n	8003a90 <HAL_RCCEx_PeriphCLKConfig+0x708>
 8003a5e:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8003a62:	d111      	bne.n	8003a88 <HAL_RCCEx_PeriphCLKConfig+0x700>
    {
      case RCC_FDCANCLKSOURCE_PLL:      /* PLL is used as clock source for FDCAN*/
        /* Enable FDCAN Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003a64:	4b8c      	ldr	r3, [pc, #560]	; (8003c98 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003a66:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003a68:	4a8b      	ldr	r2, [pc, #556]	; (8003c98 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003a6a:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003a6e:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 8003a70:	e00f      	b.n	8003a92 <HAL_RCCEx_PeriphCLKConfig+0x70a>

      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is used as clock source for FDCAN*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8003a72:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8003a76:	3308      	adds	r3, #8
 8003a78:	2101      	movs	r1, #1
 8003a7a:	4618      	mov	r0, r3
 8003a7c:	f001 f94c 	bl	8004d18 <RCCEx_PLL2_Config>
 8003a80:	4603      	mov	r3, r0
 8003a82:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 8003a86:	e004      	b.n	8003a92 <HAL_RCCEx_PeriphCLKConfig+0x70a>
        /* HSE is used as clock source for FDCAN*/
        /* FDCAN clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003a88:	2301      	movs	r3, #1
 8003a8a:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 8003a8e:	e000      	b.n	8003a92 <HAL_RCCEx_PeriphCLKConfig+0x70a>
        break;
 8003a90:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003a92:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8003a96:	2b00      	cmp	r3, #0
 8003a98:	d10a      	bne.n	8003ab0 <HAL_RCCEx_PeriphCLKConfig+0x728>
    {
      /* Set the source of FDCAN clock*/
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8003a9a:	4b7f      	ldr	r3, [pc, #508]	; (8003c98 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003a9c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003a9e:	f023 5140 	bic.w	r1, r3, #805306368	; 0x30000000
 8003aa2:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8003aa6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003aa8:	4a7b      	ldr	r2, [pc, #492]	; (8003c98 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003aaa:	430b      	orrs	r3, r1
 8003aac:	6513      	str	r3, [r2, #80]	; 0x50
 8003aae:	e003      	b.n	8003ab8 <HAL_RCCEx_PeriphCLKConfig+0x730>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003ab0:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8003ab4:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }
#endif /*FDCAN1 || FDCAN2*/

  /*---------------------------- FMC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 8003ab8:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8003abc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003ac0:	f002 7380 	and.w	r3, r2, #16777216	; 0x1000000
 8003ac4:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8003ac8:	2300      	movs	r3, #0
 8003aca:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
 8003ace:	e9d7 1234 	ldrd	r1, r2, [r7, #208]	; 0xd0
 8003ad2:	460b      	mov	r3, r1
 8003ad4:	4313      	orrs	r3, r2
 8003ad6:	d039      	beq.n	8003b4c <HAL_RCCEx_PeriphCLKConfig+0x7c4>
  {
    switch (PeriphClkInit->FmcClockSelection)
 8003ad8:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8003adc:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003ade:	2b03      	cmp	r3, #3
 8003ae0:	d81c      	bhi.n	8003b1c <HAL_RCCEx_PeriphCLKConfig+0x794>
 8003ae2:	a201      	add	r2, pc, #4	; (adr r2, 8003ae8 <HAL_RCCEx_PeriphCLKConfig+0x760>)
 8003ae4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003ae8:	08003b25 	.word	0x08003b25
 8003aec:	08003af9 	.word	0x08003af9
 8003af0:	08003b07 	.word	0x08003b07
 8003af4:	08003b25 	.word	0x08003b25
    {
      case RCC_FMCCLKSOURCE_PLL:      /* PLL is used as clock source for FMC*/
        /* Enable FMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003af8:	4b67      	ldr	r3, [pc, #412]	; (8003c98 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003afa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003afc:	4a66      	ldr	r2, [pc, #408]	; (8003c98 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003afe:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003b02:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* FMC clock source configuration done later after clock selection check */
        break;
 8003b04:	e00f      	b.n	8003b26 <HAL_RCCEx_PeriphCLKConfig+0x79e>

      case RCC_FMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for FMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8003b06:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8003b0a:	3308      	adds	r3, #8
 8003b0c:	2102      	movs	r1, #2
 8003b0e:	4618      	mov	r0, r3
 8003b10:	f001 f902 	bl	8004d18 <RCCEx_PLL2_Config>
 8003b14:	4603      	mov	r3, r0
 8003b16:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* FMC clock source configuration done later after clock selection check */
        break;
 8003b1a:	e004      	b.n	8003b26 <HAL_RCCEx_PeriphCLKConfig+0x79e>
      case RCC_FMCCLKSOURCE_HCLK:
        /* D1/CD HCLK  clock selected as FMC kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 8003b1c:	2301      	movs	r3, #1
 8003b1e:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 8003b22:	e000      	b.n	8003b26 <HAL_RCCEx_PeriphCLKConfig+0x79e>
        break;
 8003b24:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003b26:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8003b2a:	2b00      	cmp	r3, #0
 8003b2c:	d10a      	bne.n	8003b44 <HAL_RCCEx_PeriphCLKConfig+0x7bc>
    {
      /* Set the source of FMC clock*/
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 8003b2e:	4b5a      	ldr	r3, [pc, #360]	; (8003c98 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003b30:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003b32:	f023 0103 	bic.w	r1, r3, #3
 8003b36:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8003b3a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003b3c:	4a56      	ldr	r2, [pc, #344]	; (8003c98 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003b3e:	430b      	orrs	r3, r1
 8003b40:	64d3      	str	r3, [r2, #76]	; 0x4c
 8003b42:	e003      	b.n	8003b4c <HAL_RCCEx_PeriphCLKConfig+0x7c4>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003b44:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8003b48:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }

  /*---------------------------- RTC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8003b4c:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8003b50:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003b54:	f402 0380 	and.w	r3, r2, #4194304	; 0x400000
 8003b58:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8003b5c:	2300      	movs	r3, #0
 8003b5e:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8003b62:	e9d7 1232 	ldrd	r1, r2, [r7, #200]	; 0xc8
 8003b66:	460b      	mov	r3, r1
 8003b68:	4313      	orrs	r3, r2
 8003b6a:	f000 809f 	beq.w	8003cac <HAL_RCCEx_PeriphCLKConfig+0x924>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003b6e:	4b4b      	ldr	r3, [pc, #300]	; (8003c9c <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8003b70:	681b      	ldr	r3, [r3, #0]
 8003b72:	4a4a      	ldr	r2, [pc, #296]	; (8003c9c <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8003b74:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003b78:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8003b7a:	f7fd fb03 	bl	8001184 <HAL_GetTick>
 8003b7e:	f8c7 0120 	str.w	r0, [r7, #288]	; 0x120

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8003b82:	e00b      	b.n	8003b9c <HAL_RCCEx_PeriphCLKConfig+0x814>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003b84:	f7fd fafe 	bl	8001184 <HAL_GetTick>
 8003b88:	4602      	mov	r2, r0
 8003b8a:	f8d7 3120 	ldr.w	r3, [r7, #288]	; 0x120
 8003b8e:	1ad3      	subs	r3, r2, r3
 8003b90:	2b64      	cmp	r3, #100	; 0x64
 8003b92:	d903      	bls.n	8003b9c <HAL_RCCEx_PeriphCLKConfig+0x814>
      {
        ret = HAL_TIMEOUT;
 8003b94:	2303      	movs	r3, #3
 8003b96:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 8003b9a:	e005      	b.n	8003ba8 <HAL_RCCEx_PeriphCLKConfig+0x820>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8003b9c:	4b3f      	ldr	r3, [pc, #252]	; (8003c9c <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8003b9e:	681b      	ldr	r3, [r3, #0]
 8003ba0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003ba4:	2b00      	cmp	r3, #0
 8003ba6:	d0ed      	beq.n	8003b84 <HAL_RCCEx_PeriphCLKConfig+0x7fc>
      }
    }

    if (ret == HAL_OK)
 8003ba8:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8003bac:	2b00      	cmp	r3, #0
 8003bae:	d179      	bne.n	8003ca4 <HAL_RCCEx_PeriphCLKConfig+0x91c>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 8003bb0:	4b39      	ldr	r3, [pc, #228]	; (8003c98 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003bb2:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8003bb4:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8003bb8:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
 8003bbc:	4053      	eors	r3, r2
 8003bbe:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003bc2:	2b00      	cmp	r3, #0
 8003bc4:	d015      	beq.n	8003bf2 <HAL_RCCEx_PeriphCLKConfig+0x86a>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8003bc6:	4b34      	ldr	r3, [pc, #208]	; (8003c98 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003bc8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003bca:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003bce:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8003bd2:	4b31      	ldr	r3, [pc, #196]	; (8003c98 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003bd4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003bd6:	4a30      	ldr	r2, [pc, #192]	; (8003c98 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003bd8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003bdc:	6713      	str	r3, [r2, #112]	; 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 8003bde:	4b2e      	ldr	r3, [pc, #184]	; (8003c98 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003be0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003be2:	4a2d      	ldr	r2, [pc, #180]	; (8003c98 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003be4:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003be8:	6713      	str	r3, [r2, #112]	; 0x70
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpreg;
 8003bea:	4a2b      	ldr	r2, [pc, #172]	; (8003c98 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003bec:	f8d7 311c 	ldr.w	r3, [r7, #284]	; 0x11c
 8003bf0:	6713      	str	r3, [r2, #112]	; 0x70
      }

      /* If LSE is selected as RTC clock source (and enabled prior to Backup Domain reset), wait for LSE reactivation */
      if (PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 8003bf2:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8003bf6:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
 8003bfa:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003bfe:	d118      	bne.n	8003c32 <HAL_RCCEx_PeriphCLKConfig+0x8aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003c00:	f7fd fac0 	bl	8001184 <HAL_GetTick>
 8003c04:	f8c7 0120 	str.w	r0, [r7, #288]	; 0x120

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8003c08:	e00d      	b.n	8003c26 <HAL_RCCEx_PeriphCLKConfig+0x89e>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003c0a:	f7fd fabb 	bl	8001184 <HAL_GetTick>
 8003c0e:	4602      	mov	r2, r0
 8003c10:	f8d7 3120 	ldr.w	r3, [r7, #288]	; 0x120
 8003c14:	1ad2      	subs	r2, r2, r3
 8003c16:	f241 3388 	movw	r3, #5000	; 0x1388
 8003c1a:	429a      	cmp	r2, r3
 8003c1c:	d903      	bls.n	8003c26 <HAL_RCCEx_PeriphCLKConfig+0x89e>
          {
            ret = HAL_TIMEOUT;
 8003c1e:	2303      	movs	r3, #3
 8003c20:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
            break;
 8003c24:	e005      	b.n	8003c32 <HAL_RCCEx_PeriphCLKConfig+0x8aa>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8003c26:	4b1c      	ldr	r3, [pc, #112]	; (8003c98 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003c28:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003c2a:	f003 0302 	and.w	r3, r3, #2
 8003c2e:	2b00      	cmp	r3, #0
 8003c30:	d0eb      	beq.n	8003c0a <HAL_RCCEx_PeriphCLKConfig+0x882>
          }
        }
      }

      if (ret == HAL_OK)
 8003c32:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8003c36:	2b00      	cmp	r3, #0
 8003c38:	d129      	bne.n	8003c8e <HAL_RCCEx_PeriphCLKConfig+0x906>
      {
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8003c3a:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8003c3e:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
 8003c42:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003c46:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8003c4a:	d10e      	bne.n	8003c6a <HAL_RCCEx_PeriphCLKConfig+0x8e2>
 8003c4c:	4b12      	ldr	r3, [pc, #72]	; (8003c98 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003c4e:	691b      	ldr	r3, [r3, #16]
 8003c50:	f423 517c 	bic.w	r1, r3, #16128	; 0x3f00
 8003c54:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8003c58:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
 8003c5c:	091a      	lsrs	r2, r3, #4
 8003c5e:	4b10      	ldr	r3, [pc, #64]	; (8003ca0 <HAL_RCCEx_PeriphCLKConfig+0x918>)
 8003c60:	4013      	ands	r3, r2
 8003c62:	4a0d      	ldr	r2, [pc, #52]	; (8003c98 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003c64:	430b      	orrs	r3, r1
 8003c66:	6113      	str	r3, [r2, #16]
 8003c68:	e005      	b.n	8003c76 <HAL_RCCEx_PeriphCLKConfig+0x8ee>
 8003c6a:	4b0b      	ldr	r3, [pc, #44]	; (8003c98 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003c6c:	691b      	ldr	r3, [r3, #16]
 8003c6e:	4a0a      	ldr	r2, [pc, #40]	; (8003c98 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003c70:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 8003c74:	6113      	str	r3, [r2, #16]
 8003c76:	4b08      	ldr	r3, [pc, #32]	; (8003c98 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003c78:	6f19      	ldr	r1, [r3, #112]	; 0x70
 8003c7a:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8003c7e:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
 8003c82:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003c86:	4a04      	ldr	r2, [pc, #16]	; (8003c98 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003c88:	430b      	orrs	r3, r1
 8003c8a:	6713      	str	r3, [r2, #112]	; 0x70
 8003c8c:	e00e      	b.n	8003cac <HAL_RCCEx_PeriphCLKConfig+0x924>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8003c8e:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8003c92:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
 8003c96:	e009      	b.n	8003cac <HAL_RCCEx_PeriphCLKConfig+0x924>
 8003c98:	58024400 	.word	0x58024400
 8003c9c:	58024800 	.word	0x58024800
 8003ca0:	00ffffcf 	.word	0x00ffffcf
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003ca4:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8003ca8:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }


  /*-------------------------- USART1/6 configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 8003cac:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8003cb0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003cb4:	f002 0301 	and.w	r3, r2, #1
 8003cb8:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8003cbc:	2300      	movs	r3, #0
 8003cbe:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8003cc2:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 8003cc6:	460b      	mov	r3, r1
 8003cc8:	4313      	orrs	r3, r2
 8003cca:	f000 8089 	beq.w	8003de0 <HAL_RCCEx_PeriphCLKConfig+0xa58>
  {
    switch (PeriphClkInit->Usart16ClockSelection)
 8003cce:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8003cd2:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8003cd4:	2b28      	cmp	r3, #40	; 0x28
 8003cd6:	d86b      	bhi.n	8003db0 <HAL_RCCEx_PeriphCLKConfig+0xa28>
 8003cd8:	a201      	add	r2, pc, #4	; (adr r2, 8003ce0 <HAL_RCCEx_PeriphCLKConfig+0x958>)
 8003cda:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003cde:	bf00      	nop
 8003ce0:	08003db9 	.word	0x08003db9
 8003ce4:	08003db1 	.word	0x08003db1
 8003ce8:	08003db1 	.word	0x08003db1
 8003cec:	08003db1 	.word	0x08003db1
 8003cf0:	08003db1 	.word	0x08003db1
 8003cf4:	08003db1 	.word	0x08003db1
 8003cf8:	08003db1 	.word	0x08003db1
 8003cfc:	08003db1 	.word	0x08003db1
 8003d00:	08003d85 	.word	0x08003d85
 8003d04:	08003db1 	.word	0x08003db1
 8003d08:	08003db1 	.word	0x08003db1
 8003d0c:	08003db1 	.word	0x08003db1
 8003d10:	08003db1 	.word	0x08003db1
 8003d14:	08003db1 	.word	0x08003db1
 8003d18:	08003db1 	.word	0x08003db1
 8003d1c:	08003db1 	.word	0x08003db1
 8003d20:	08003d9b 	.word	0x08003d9b
 8003d24:	08003db1 	.word	0x08003db1
 8003d28:	08003db1 	.word	0x08003db1
 8003d2c:	08003db1 	.word	0x08003db1
 8003d30:	08003db1 	.word	0x08003db1
 8003d34:	08003db1 	.word	0x08003db1
 8003d38:	08003db1 	.word	0x08003db1
 8003d3c:	08003db1 	.word	0x08003db1
 8003d40:	08003db9 	.word	0x08003db9
 8003d44:	08003db1 	.word	0x08003db1
 8003d48:	08003db1 	.word	0x08003db1
 8003d4c:	08003db1 	.word	0x08003db1
 8003d50:	08003db1 	.word	0x08003db1
 8003d54:	08003db1 	.word	0x08003db1
 8003d58:	08003db1 	.word	0x08003db1
 8003d5c:	08003db1 	.word	0x08003db1
 8003d60:	08003db9 	.word	0x08003db9
 8003d64:	08003db1 	.word	0x08003db1
 8003d68:	08003db1 	.word	0x08003db1
 8003d6c:	08003db1 	.word	0x08003db1
 8003d70:	08003db1 	.word	0x08003db1
 8003d74:	08003db1 	.word	0x08003db1
 8003d78:	08003db1 	.word	0x08003db1
 8003d7c:	08003db1 	.word	0x08003db1
 8003d80:	08003db9 	.word	0x08003db9
      case RCC_USART16CLKSOURCE_PCLK2: /* CD/D2 PCLK2 as clock source for USART1/6 */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      case RCC_USART16CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART1/6 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8003d84:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8003d88:	3308      	adds	r3, #8
 8003d8a:	2101      	movs	r1, #1
 8003d8c:	4618      	mov	r0, r3
 8003d8e:	f000 ffc3 	bl	8004d18 <RCCEx_PLL2_Config>
 8003d92:	4603      	mov	r3, r0
 8003d94:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 8003d98:	e00f      	b.n	8003dba <HAL_RCCEx_PeriphCLKConfig+0xa32>

      case RCC_USART16CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART1/6 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8003d9a:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8003d9e:	3328      	adds	r3, #40	; 0x28
 8003da0:	2101      	movs	r1, #1
 8003da2:	4618      	mov	r0, r3
 8003da4:	f001 f86a 	bl	8004e7c <RCCEx_PLL3_Config>
 8003da8:	4603      	mov	r3, r0
 8003daa:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 8003dae:	e004      	b.n	8003dba <HAL_RCCEx_PeriphCLKConfig+0xa32>
        /* LSE,  oscillator is used as source of USART1/6 clock */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003db0:	2301      	movs	r3, #1
 8003db2:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 8003db6:	e000      	b.n	8003dba <HAL_RCCEx_PeriphCLKConfig+0xa32>
        break;
 8003db8:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003dba:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8003dbe:	2b00      	cmp	r3, #0
 8003dc0:	d10a      	bne.n	8003dd8 <HAL_RCCEx_PeriphCLKConfig+0xa50>
    {
      /* Set the source of USART1/6 clock */
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 8003dc2:	4bbf      	ldr	r3, [pc, #764]	; (80040c0 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8003dc4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003dc6:	f023 0138 	bic.w	r1, r3, #56	; 0x38
 8003dca:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8003dce:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8003dd0:	4abb      	ldr	r2, [pc, #748]	; (80040c0 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8003dd2:	430b      	orrs	r3, r1
 8003dd4:	6553      	str	r3, [r2, #84]	; 0x54
 8003dd6:	e003      	b.n	8003de0 <HAL_RCCEx_PeriphCLKConfig+0xa58>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003dd8:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8003ddc:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }

  /*-------------------------- USART2/3/4/5/7/8 Configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 8003de0:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8003de4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003de8:	f002 0302 	and.w	r3, r2, #2
 8003dec:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8003df0:	2300      	movs	r3, #0
 8003df2:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
 8003df6:	e9d7 122e 	ldrd	r1, r2, [r7, #184]	; 0xb8
 8003dfa:	460b      	mov	r3, r1
 8003dfc:	4313      	orrs	r3, r2
 8003dfe:	d041      	beq.n	8003e84 <HAL_RCCEx_PeriphCLKConfig+0xafc>
  {
    switch (PeriphClkInit->Usart234578ClockSelection)
 8003e00:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8003e04:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8003e06:	2b05      	cmp	r3, #5
 8003e08:	d824      	bhi.n	8003e54 <HAL_RCCEx_PeriphCLKConfig+0xacc>
 8003e0a:	a201      	add	r2, pc, #4	; (adr r2, 8003e10 <HAL_RCCEx_PeriphCLKConfig+0xa88>)
 8003e0c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003e10:	08003e5d 	.word	0x08003e5d
 8003e14:	08003e29 	.word	0x08003e29
 8003e18:	08003e3f 	.word	0x08003e3f
 8003e1c:	08003e5d 	.word	0x08003e5d
 8003e20:	08003e5d 	.word	0x08003e5d
 8003e24:	08003e5d 	.word	0x08003e5d
      case RCC_USART234578CLKSOURCE_PCLK1: /* CD/D2 PCLK1 as clock source for USART2/3/4/5/7/8 */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      case RCC_USART234578CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8003e28:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8003e2c:	3308      	adds	r3, #8
 8003e2e:	2101      	movs	r1, #1
 8003e30:	4618      	mov	r0, r3
 8003e32:	f000 ff71 	bl	8004d18 <RCCEx_PLL2_Config>
 8003e36:	4603      	mov	r3, r0
 8003e38:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 8003e3c:	e00f      	b.n	8003e5e <HAL_RCCEx_PeriphCLKConfig+0xad6>

      case RCC_USART234578CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8003e3e:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8003e42:	3328      	adds	r3, #40	; 0x28
 8003e44:	2101      	movs	r1, #1
 8003e46:	4618      	mov	r0, r3
 8003e48:	f001 f818 	bl	8004e7c <RCCEx_PLL3_Config>
 8003e4c:	4603      	mov	r3, r0
 8003e4e:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 8003e52:	e004      	b.n	8003e5e <HAL_RCCEx_PeriphCLKConfig+0xad6>
        /* LSE,  oscillator is used as source of USART2/3/4/5/7/8 clock */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003e54:	2301      	movs	r3, #1
 8003e56:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 8003e5a:	e000      	b.n	8003e5e <HAL_RCCEx_PeriphCLKConfig+0xad6>
        break;
 8003e5c:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003e5e:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8003e62:	2b00      	cmp	r3, #0
 8003e64:	d10a      	bne.n	8003e7c <HAL_RCCEx_PeriphCLKConfig+0xaf4>
    {
      /* Set the source of USART2/3/4/5/7/8 clock */
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 8003e66:	4b96      	ldr	r3, [pc, #600]	; (80040c0 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8003e68:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003e6a:	f023 0107 	bic.w	r1, r3, #7
 8003e6e:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8003e72:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8003e74:	4a92      	ldr	r2, [pc, #584]	; (80040c0 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8003e76:	430b      	orrs	r3, r1
 8003e78:	6553      	str	r3, [r2, #84]	; 0x54
 8003e7a:	e003      	b.n	8003e84 <HAL_RCCEx_PeriphCLKConfig+0xafc>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003e7c:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8003e80:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }

  /*-------------------------- LPUART1 Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8003e84:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8003e88:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003e8c:	f002 0304 	and.w	r3, r2, #4
 8003e90:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8003e94:	2300      	movs	r3, #0
 8003e96:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8003e9a:	e9d7 122c 	ldrd	r1, r2, [r7, #176]	; 0xb0
 8003e9e:	460b      	mov	r3, r1
 8003ea0:	4313      	orrs	r3, r2
 8003ea2:	d044      	beq.n	8003f2e <HAL_RCCEx_PeriphCLKConfig+0xba6>
  {
    switch (PeriphClkInit->Lpuart1ClockSelection)
 8003ea4:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8003ea8:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003eac:	2b05      	cmp	r3, #5
 8003eae:	d825      	bhi.n	8003efc <HAL_RCCEx_PeriphCLKConfig+0xb74>
 8003eb0:	a201      	add	r2, pc, #4	; (adr r2, 8003eb8 <HAL_RCCEx_PeriphCLKConfig+0xb30>)
 8003eb2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003eb6:	bf00      	nop
 8003eb8:	08003f05 	.word	0x08003f05
 8003ebc:	08003ed1 	.word	0x08003ed1
 8003ec0:	08003ee7 	.word	0x08003ee7
 8003ec4:	08003f05 	.word	0x08003f05
 8003ec8:	08003f05 	.word	0x08003f05
 8003ecc:	08003f05 	.word	0x08003f05
      case RCC_LPUART1CLKSOURCE_PCLK4: /* SRD/D3 PCLK1 (PCLK4) as clock source for LPUART1 */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPUART1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPUART1 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8003ed0:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8003ed4:	3308      	adds	r3, #8
 8003ed6:	2101      	movs	r1, #1
 8003ed8:	4618      	mov	r0, r3
 8003eda:	f000 ff1d 	bl	8004d18 <RCCEx_PLL2_Config>
 8003ede:	4603      	mov	r3, r0
 8003ee0:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 8003ee4:	e00f      	b.n	8003f06 <HAL_RCCEx_PeriphCLKConfig+0xb7e>

      case RCC_LPUART1CLKSOURCE_PLL3: /* PLL3 is used as clock source for LPUART1 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8003ee6:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8003eea:	3328      	adds	r3, #40	; 0x28
 8003eec:	2101      	movs	r1, #1
 8003eee:	4618      	mov	r0, r3
 8003ef0:	f000 ffc4 	bl	8004e7c <RCCEx_PLL3_Config>
 8003ef4:	4603      	mov	r3, r0
 8003ef6:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 8003efa:	e004      	b.n	8003f06 <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        /* LSE,  oscillator is used as source of LPUART1 clock */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003efc:	2301      	movs	r3, #1
 8003efe:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 8003f02:	e000      	b.n	8003f06 <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        break;
 8003f04:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003f06:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8003f0a:	2b00      	cmp	r3, #0
 8003f0c:	d10b      	bne.n	8003f26 <HAL_RCCEx_PeriphCLKConfig+0xb9e>
    {
      /* Set the source of LPUART1 clock */
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8003f0e:	4b6c      	ldr	r3, [pc, #432]	; (80040c0 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8003f10:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003f12:	f023 0107 	bic.w	r1, r3, #7
 8003f16:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8003f1a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003f1e:	4a68      	ldr	r2, [pc, #416]	; (80040c0 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8003f20:	430b      	orrs	r3, r1
 8003f22:	6593      	str	r3, [r2, #88]	; 0x58
 8003f24:	e003      	b.n	8003f2e <HAL_RCCEx_PeriphCLKConfig+0xba6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003f26:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8003f2a:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }

  /*---------------------------- LPTIM1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8003f2e:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8003f32:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003f36:	f002 0320 	and.w	r3, r2, #32
 8003f3a:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 8003f3e:	2300      	movs	r3, #0
 8003f40:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8003f44:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 8003f48:	460b      	mov	r3, r1
 8003f4a:	4313      	orrs	r3, r2
 8003f4c:	d055      	beq.n	8003ffa <HAL_RCCEx_PeriphCLKConfig+0xc72>
  {
    switch (PeriphClkInit->Lptim1ClockSelection)
 8003f4e:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8003f52:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003f56:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8003f5a:	d033      	beq.n	8003fc4 <HAL_RCCEx_PeriphCLKConfig+0xc3c>
 8003f5c:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8003f60:	d82c      	bhi.n	8003fbc <HAL_RCCEx_PeriphCLKConfig+0xc34>
 8003f62:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003f66:	d02f      	beq.n	8003fc8 <HAL_RCCEx_PeriphCLKConfig+0xc40>
 8003f68:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003f6c:	d826      	bhi.n	8003fbc <HAL_RCCEx_PeriphCLKConfig+0xc34>
 8003f6e:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 8003f72:	d02b      	beq.n	8003fcc <HAL_RCCEx_PeriphCLKConfig+0xc44>
 8003f74:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 8003f78:	d820      	bhi.n	8003fbc <HAL_RCCEx_PeriphCLKConfig+0xc34>
 8003f7a:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8003f7e:	d012      	beq.n	8003fa6 <HAL_RCCEx_PeriphCLKConfig+0xc1e>
 8003f80:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8003f84:	d81a      	bhi.n	8003fbc <HAL_RCCEx_PeriphCLKConfig+0xc34>
 8003f86:	2b00      	cmp	r3, #0
 8003f88:	d022      	beq.n	8003fd0 <HAL_RCCEx_PeriphCLKConfig+0xc48>
 8003f8a:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8003f8e:	d115      	bne.n	8003fbc <HAL_RCCEx_PeriphCLKConfig+0xc34>
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8003f90:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8003f94:	3308      	adds	r3, #8
 8003f96:	2100      	movs	r1, #0
 8003f98:	4618      	mov	r0, r3
 8003f9a:	f000 febd 	bl	8004d18 <RCCEx_PLL2_Config>
 8003f9e:	4603      	mov	r3, r0
 8003fa0:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 8003fa4:	e015      	b.n	8003fd2 <HAL_RCCEx_PeriphCLKConfig+0xc4a>

      case RCC_LPTIM1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8003fa6:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8003faa:	3328      	adds	r3, #40	; 0x28
 8003fac:	2102      	movs	r1, #2
 8003fae:	4618      	mov	r0, r3
 8003fb0:	f000 ff64 	bl	8004e7c <RCCEx_PLL3_Config>
 8003fb4:	4603      	mov	r3, r0
 8003fb6:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 8003fba:	e00a      	b.n	8003fd2 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM1 clock */
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003fbc:	2301      	movs	r3, #1
 8003fbe:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 8003fc2:	e006      	b.n	8003fd2 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8003fc4:	bf00      	nop
 8003fc6:	e004      	b.n	8003fd2 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8003fc8:	bf00      	nop
 8003fca:	e002      	b.n	8003fd2 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8003fcc:	bf00      	nop
 8003fce:	e000      	b.n	8003fd2 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8003fd0:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003fd2:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8003fd6:	2b00      	cmp	r3, #0
 8003fd8:	d10b      	bne.n	8003ff2 <HAL_RCCEx_PeriphCLKConfig+0xc6a>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8003fda:	4b39      	ldr	r3, [pc, #228]	; (80040c0 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8003fdc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003fde:	f023 41e0 	bic.w	r1, r3, #1879048192	; 0x70000000
 8003fe2:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8003fe6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003fea:	4a35      	ldr	r2, [pc, #212]	; (80040c0 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8003fec:	430b      	orrs	r3, r1
 8003fee:	6553      	str	r3, [r2, #84]	; 0x54
 8003ff0:	e003      	b.n	8003ffa <HAL_RCCEx_PeriphCLKConfig+0xc72>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003ff2:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8003ff6:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }

  /*---------------------------- LPTIM2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 8003ffa:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8003ffe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004002:	f002 0340 	and.w	r3, r2, #64	; 0x40
 8004006:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 800400a:	2300      	movs	r3, #0
 800400c:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 8004010:	e9d7 1228 	ldrd	r1, r2, [r7, #160]	; 0xa0
 8004014:	460b      	mov	r3, r1
 8004016:	4313      	orrs	r3, r2
 8004018:	d058      	beq.n	80040cc <HAL_RCCEx_PeriphCLKConfig+0xd44>
  {
    switch (PeriphClkInit->Lptim2ClockSelection)
 800401a:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800401e:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8004022:	f5b3 5fa0 	cmp.w	r3, #5120	; 0x1400
 8004026:	d033      	beq.n	8004090 <HAL_RCCEx_PeriphCLKConfig+0xd08>
 8004028:	f5b3 5fa0 	cmp.w	r3, #5120	; 0x1400
 800402c:	d82c      	bhi.n	8004088 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 800402e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004032:	d02f      	beq.n	8004094 <HAL_RCCEx_PeriphCLKConfig+0xd0c>
 8004034:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004038:	d826      	bhi.n	8004088 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 800403a:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 800403e:	d02b      	beq.n	8004098 <HAL_RCCEx_PeriphCLKConfig+0xd10>
 8004040:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8004044:	d820      	bhi.n	8004088 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 8004046:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800404a:	d012      	beq.n	8004072 <HAL_RCCEx_PeriphCLKConfig+0xcea>
 800404c:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004050:	d81a      	bhi.n	8004088 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 8004052:	2b00      	cmp	r3, #0
 8004054:	d022      	beq.n	800409c <HAL_RCCEx_PeriphCLKConfig+0xd14>
 8004056:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800405a:	d115      	bne.n	8004088 <HAL_RCCEx_PeriphCLKConfig+0xd00>
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM2CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800405c:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8004060:	3308      	adds	r3, #8
 8004062:	2100      	movs	r1, #0
 8004064:	4618      	mov	r0, r3
 8004066:	f000 fe57 	bl	8004d18 <RCCEx_PLL2_Config>
 800406a:	4603      	mov	r3, r0
 800406c:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 8004070:	e015      	b.n	800409e <HAL_RCCEx_PeriphCLKConfig+0xd16>

      case RCC_LPTIM2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8004072:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8004076:	3328      	adds	r3, #40	; 0x28
 8004078:	2102      	movs	r1, #2
 800407a:	4618      	mov	r0, r3
 800407c:	f000 fefe 	bl	8004e7c <RCCEx_PLL3_Config>
 8004080:	4603      	mov	r3, r0
 8004082:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 8004086:	e00a      	b.n	800409e <HAL_RCCEx_PeriphCLKConfig+0xd16>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM2 clock */
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004088:	2301      	movs	r3, #1
 800408a:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 800408e:	e006      	b.n	800409e <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8004090:	bf00      	nop
 8004092:	e004      	b.n	800409e <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8004094:	bf00      	nop
 8004096:	e002      	b.n	800409e <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8004098:	bf00      	nop
 800409a:	e000      	b.n	800409e <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 800409c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800409e:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 80040a2:	2b00      	cmp	r3, #0
 80040a4:	d10e      	bne.n	80040c4 <HAL_RCCEx_PeriphCLKConfig+0xd3c>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 80040a6:	4b06      	ldr	r3, [pc, #24]	; (80040c0 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 80040a8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80040aa:	f423 51e0 	bic.w	r1, r3, #7168	; 0x1c00
 80040ae:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80040b2:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 80040b6:	4a02      	ldr	r2, [pc, #8]	; (80040c0 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 80040b8:	430b      	orrs	r3, r1
 80040ba:	6593      	str	r3, [r2, #88]	; 0x58
 80040bc:	e006      	b.n	80040cc <HAL_RCCEx_PeriphCLKConfig+0xd44>
 80040be:	bf00      	nop
 80040c0:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 80040c4:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 80040c8:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }

  /*---------------------------- LPTIM345 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 80040cc:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80040d0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80040d4:	f002 0380 	and.w	r3, r2, #128	; 0x80
 80040d8:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 80040dc:	2300      	movs	r3, #0
 80040de:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 80040e2:	e9d7 1226 	ldrd	r1, r2, [r7, #152]	; 0x98
 80040e6:	460b      	mov	r3, r1
 80040e8:	4313      	orrs	r3, r2
 80040ea:	d055      	beq.n	8004198 <HAL_RCCEx_PeriphCLKConfig+0xe10>
  {
    switch (PeriphClkInit->Lptim345ClockSelection)
 80040ec:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80040f0:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 80040f4:	f5b3 4f20 	cmp.w	r3, #40960	; 0xa000
 80040f8:	d033      	beq.n	8004162 <HAL_RCCEx_PeriphCLKConfig+0xdda>
 80040fa:	f5b3 4f20 	cmp.w	r3, #40960	; 0xa000
 80040fe:	d82c      	bhi.n	800415a <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8004100:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004104:	d02f      	beq.n	8004166 <HAL_RCCEx_PeriphCLKConfig+0xdde>
 8004106:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800410a:	d826      	bhi.n	800415a <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 800410c:	f5b3 4fc0 	cmp.w	r3, #24576	; 0x6000
 8004110:	d02b      	beq.n	800416a <HAL_RCCEx_PeriphCLKConfig+0xde2>
 8004112:	f5b3 4fc0 	cmp.w	r3, #24576	; 0x6000
 8004116:	d820      	bhi.n	800415a <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8004118:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800411c:	d012      	beq.n	8004144 <HAL_RCCEx_PeriphCLKConfig+0xdbc>
 800411e:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8004122:	d81a      	bhi.n	800415a <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8004124:	2b00      	cmp	r3, #0
 8004126:	d022      	beq.n	800416e <HAL_RCCEx_PeriphCLKConfig+0xde6>
 8004128:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800412c:	d115      	bne.n	800415a <HAL_RCCEx_PeriphCLKConfig+0xdd2>
      case RCC_LPTIM345CLKSOURCE_PCLK4:      /* SRD/D3 PCLK1 (PCLK4) as clock source for LPTIM3/4/5 */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM345CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800412e:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8004132:	3308      	adds	r3, #8
 8004134:	2100      	movs	r1, #0
 8004136:	4618      	mov	r0, r3
 8004138:	f000 fdee 	bl	8004d18 <RCCEx_PLL2_Config>
 800413c:	4603      	mov	r3, r0
 800413e:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 8004142:	e015      	b.n	8004170 <HAL_RCCEx_PeriphCLKConfig+0xde8>

      case RCC_LPTIM345CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8004144:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8004148:	3328      	adds	r3, #40	; 0x28
 800414a:	2102      	movs	r1, #2
 800414c:	4618      	mov	r0, r3
 800414e:	f000 fe95 	bl	8004e7c <RCCEx_PLL3_Config>
 8004152:	4603      	mov	r3, r0
 8004154:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 8004158:	e00a      	b.n	8004170 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM3/4/5 clock */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800415a:	2301      	movs	r3, #1
 800415c:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 8004160:	e006      	b.n	8004170 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 8004162:	bf00      	nop
 8004164:	e004      	b.n	8004170 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 8004166:	bf00      	nop
 8004168:	e002      	b.n	8004170 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 800416a:	bf00      	nop
 800416c:	e000      	b.n	8004170 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 800416e:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004170:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8004174:	2b00      	cmp	r3, #0
 8004176:	d10b      	bne.n	8004190 <HAL_RCCEx_PeriphCLKConfig+0xe08>
    {
      /* Set the source of LPTIM3/4/5 clock */
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 8004178:	4ba1      	ldr	r3, [pc, #644]	; (8004400 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800417a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800417c:	f423 4160 	bic.w	r1, r3, #57344	; 0xe000
 8004180:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8004184:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 8004188:	4a9d      	ldr	r2, [pc, #628]	; (8004400 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800418a:	430b      	orrs	r3, r1
 800418c:	6593      	str	r3, [r2, #88]	; 0x58
 800418e:	e003      	b.n	8004198 <HAL_RCCEx_PeriphCLKConfig+0xe10>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004190:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8004194:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126

    __HAL_RCC_I2C1235_CONFIG(PeriphClkInit->I2c1235ClockSelection);

  }
#else
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C123) == RCC_PERIPHCLK_I2C123)
 8004198:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800419c:	e9d3 2300 	ldrd	r2, r3, [r3]
 80041a0:	f002 0308 	and.w	r3, r2, #8
 80041a4:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 80041a8:	2300      	movs	r3, #0
 80041aa:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 80041ae:	e9d7 1224 	ldrd	r1, r2, [r7, #144]	; 0x90
 80041b2:	460b      	mov	r3, r1
 80041b4:	4313      	orrs	r3, r2
 80041b6:	d01e      	beq.n	80041f6 <HAL_RCCEx_PeriphCLKConfig+0xe6e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C123CLKSOURCE(PeriphClkInit->I2c123ClockSelection));

    if ((PeriphClkInit->I2c123ClockSelection) == RCC_I2C123CLKSOURCE_PLL3)
 80041b8:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80041bc:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80041c0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80041c4:	d10c      	bne.n	80041e0 <HAL_RCCEx_PeriphCLKConfig+0xe58>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 80041c6:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80041ca:	3328      	adds	r3, #40	; 0x28
 80041cc:	2102      	movs	r1, #2
 80041ce:	4618      	mov	r0, r3
 80041d0:	f000 fe54 	bl	8004e7c <RCCEx_PLL3_Config>
 80041d4:	4603      	mov	r3, r0
 80041d6:	2b00      	cmp	r3, #0
 80041d8:	d002      	beq.n	80041e0 <HAL_RCCEx_PeriphCLKConfig+0xe58>
      {
        status = HAL_ERROR;
 80041da:	2301      	movs	r3, #1
 80041dc:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
      }
    }

    __HAL_RCC_I2C123_CONFIG(PeriphClkInit->I2c123ClockSelection);
 80041e0:	4b87      	ldr	r3, [pc, #540]	; (8004400 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80041e2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80041e4:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 80041e8:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80041ec:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80041f0:	4a83      	ldr	r2, [pc, #524]	; (8004400 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80041f2:	430b      	orrs	r3, r1
 80041f4:	6553      	str	r3, [r2, #84]	; 0x54

  }
#endif /* I2C5 */

  /*------------------------------ I2C4 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 80041f6:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80041fa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80041fe:	f002 0310 	and.w	r3, r2, #16
 8004202:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8004206:	2300      	movs	r3, #0
 8004208:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
 800420c:	e9d7 1222 	ldrd	r1, r2, [r7, #136]	; 0x88
 8004210:	460b      	mov	r3, r1
 8004212:	4313      	orrs	r3, r2
 8004214:	d01e      	beq.n	8004254 <HAL_RCCEx_PeriphCLKConfig+0xecc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3)
 8004216:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800421a:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800421e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004222:	d10c      	bne.n	800423e <HAL_RCCEx_PeriphCLKConfig+0xeb6>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8004224:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8004228:	3328      	adds	r3, #40	; 0x28
 800422a:	2102      	movs	r1, #2
 800422c:	4618      	mov	r0, r3
 800422e:	f000 fe25 	bl	8004e7c <RCCEx_PLL3_Config>
 8004232:	4603      	mov	r3, r0
 8004234:	2b00      	cmp	r3, #0
 8004236:	d002      	beq.n	800423e <HAL_RCCEx_PeriphCLKConfig+0xeb6>
      {
        status = HAL_ERROR;
 8004238:	2301      	movs	r3, #1
 800423a:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
      }
    }

    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 800423e:	4b70      	ldr	r3, [pc, #448]	; (8004400 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8004240:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004242:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8004246:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800424a:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800424e:	4a6c      	ldr	r2, [pc, #432]	; (8004400 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8004250:	430b      	orrs	r3, r1
 8004252:	6593      	str	r3, [r2, #88]	; 0x58

  }

  /*---------------------------- ADC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8004254:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8004258:	e9d3 2300 	ldrd	r2, r3, [r3]
 800425c:	f402 2300 	and.w	r3, r2, #524288	; 0x80000
 8004260:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8004264:	2300      	movs	r3, #0
 8004266:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 800426a:	e9d7 1220 	ldrd	r1, r2, [r7, #128]	; 0x80
 800426e:	460b      	mov	r3, r1
 8004270:	4313      	orrs	r3, r2
 8004272:	d03e      	beq.n	80042f2 <HAL_RCCEx_PeriphCLKConfig+0xf6a>
  {
    switch (PeriphClkInit->AdcClockSelection)
 8004274:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8004278:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 800427c:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8004280:	d022      	beq.n	80042c8 <HAL_RCCEx_PeriphCLKConfig+0xf40>
 8004282:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8004286:	d81b      	bhi.n	80042c0 <HAL_RCCEx_PeriphCLKConfig+0xf38>
 8004288:	2b00      	cmp	r3, #0
 800428a:	d003      	beq.n	8004294 <HAL_RCCEx_PeriphCLKConfig+0xf0c>
 800428c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004290:	d00b      	beq.n	80042aa <HAL_RCCEx_PeriphCLKConfig+0xf22>
 8004292:	e015      	b.n	80042c0 <HAL_RCCEx_PeriphCLKConfig+0xf38>
    {

      case RCC_ADCCLKSOURCE_PLL2: /* PLL2 is used as clock source for ADC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8004294:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8004298:	3308      	adds	r3, #8
 800429a:	2100      	movs	r1, #0
 800429c:	4618      	mov	r0, r3
 800429e:	f000 fd3b 	bl	8004d18 <RCCEx_PLL2_Config>
 80042a2:	4603      	mov	r3, r0
 80042a4:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* ADC clock source configuration done later after clock selection check */
        break;
 80042a8:	e00f      	b.n	80042ca <HAL_RCCEx_PeriphCLKConfig+0xf42>

      case RCC_ADCCLKSOURCE_PLL3:  /* PLL3 is used as clock source for ADC*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 80042aa:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80042ae:	3328      	adds	r3, #40	; 0x28
 80042b0:	2102      	movs	r1, #2
 80042b2:	4618      	mov	r0, r3
 80042b4:	f000 fde2 	bl	8004e7c <RCCEx_PLL3_Config>
 80042b8:	4603      	mov	r3, r0
 80042ba:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* ADC clock source configuration done later after clock selection check */
        break;
 80042be:	e004      	b.n	80042ca <HAL_RCCEx_PeriphCLKConfig+0xf42>
        /* HSI, HSE, or CSI oscillator is used as source of ADC clock */
        /* ADC clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80042c0:	2301      	movs	r3, #1
 80042c2:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 80042c6:	e000      	b.n	80042ca <HAL_RCCEx_PeriphCLKConfig+0xf42>
        break;
 80042c8:	bf00      	nop
    }

    if (ret == HAL_OK)
 80042ca:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 80042ce:	2b00      	cmp	r3, #0
 80042d0:	d10b      	bne.n	80042ea <HAL_RCCEx_PeriphCLKConfig+0xf62>
    {
      /* Set the source of ADC clock*/
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80042d2:	4b4b      	ldr	r3, [pc, #300]	; (8004400 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80042d4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80042d6:	f423 3140 	bic.w	r1, r3, #196608	; 0x30000
 80042da:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80042de:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 80042e2:	4a47      	ldr	r2, [pc, #284]	; (8004400 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80042e4:	430b      	orrs	r3, r1
 80042e6:	6593      	str	r3, [r2, #88]	; 0x58
 80042e8:	e003      	b.n	80042f2 <HAL_RCCEx_PeriphCLKConfig+0xf6a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80042ea:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 80042ee:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }

  /*------------------------------ USB Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 80042f2:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80042f6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80042fa:	f402 2380 	and.w	r3, r2, #262144	; 0x40000
 80042fe:	67bb      	str	r3, [r7, #120]	; 0x78
 8004300:	2300      	movs	r3, #0
 8004302:	67fb      	str	r3, [r7, #124]	; 0x7c
 8004304:	e9d7 121e 	ldrd	r1, r2, [r7, #120]	; 0x78
 8004308:	460b      	mov	r3, r1
 800430a:	4313      	orrs	r3, r2
 800430c:	d03b      	beq.n	8004386 <HAL_RCCEx_PeriphCLKConfig+0xffe>
  {

    switch (PeriphClkInit->UsbClockSelection)
 800430e:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8004312:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004316:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 800431a:	d01f      	beq.n	800435c <HAL_RCCEx_PeriphCLKConfig+0xfd4>
 800431c:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 8004320:	d818      	bhi.n	8004354 <HAL_RCCEx_PeriphCLKConfig+0xfcc>
 8004322:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8004326:	d003      	beq.n	8004330 <HAL_RCCEx_PeriphCLKConfig+0xfa8>
 8004328:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800432c:	d007      	beq.n	800433e <HAL_RCCEx_PeriphCLKConfig+0xfb6>
 800432e:	e011      	b.n	8004354 <HAL_RCCEx_PeriphCLKConfig+0xfcc>
    {
      case RCC_USBCLKSOURCE_PLL:      /* PLL is used as clock source for USB*/
        /* Enable USB Clock output generated form System USB . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004330:	4b33      	ldr	r3, [pc, #204]	; (8004400 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8004332:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004334:	4a32      	ldr	r2, [pc, #200]	; (8004400 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8004336:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800433a:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* USB clock source configuration done later after clock selection check */
        break;
 800433c:	e00f      	b.n	800435e <HAL_RCCEx_PeriphCLKConfig+0xfd6>

      case RCC_USBCLKSOURCE_PLL3: /* PLL3 is used as clock source for USB*/

        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800433e:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8004342:	3328      	adds	r3, #40	; 0x28
 8004344:	2101      	movs	r1, #1
 8004346:	4618      	mov	r0, r3
 8004348:	f000 fd98 	bl	8004e7c <RCCEx_PLL3_Config>
 800434c:	4603      	mov	r3, r0
 800434e:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* USB clock source configuration done later after clock selection check */
        break;
 8004352:	e004      	b.n	800435e <HAL_RCCEx_PeriphCLKConfig+0xfd6>
        /* HSI48 oscillator is used as source of USB clock */
        /* USB clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004354:	2301      	movs	r3, #1
 8004356:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 800435a:	e000      	b.n	800435e <HAL_RCCEx_PeriphCLKConfig+0xfd6>
        break;
 800435c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800435e:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8004362:	2b00      	cmp	r3, #0
 8004364:	d10b      	bne.n	800437e <HAL_RCCEx_PeriphCLKConfig+0xff6>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8004366:	4b26      	ldr	r3, [pc, #152]	; (8004400 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8004368:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800436a:	f423 1140 	bic.w	r1, r3, #3145728	; 0x300000
 800436e:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8004372:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004376:	4a22      	ldr	r2, [pc, #136]	; (8004400 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8004378:	430b      	orrs	r3, r1
 800437a:	6553      	str	r3, [r2, #84]	; 0x54
 800437c:	e003      	b.n	8004386 <HAL_RCCEx_PeriphCLKConfig+0xffe>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800437e:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8004382:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }

  }

  /*------------------------------------- SDMMC Configuration ------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 8004386:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800438a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800438e:	f402 3380 	and.w	r3, r2, #65536	; 0x10000
 8004392:	673b      	str	r3, [r7, #112]	; 0x70
 8004394:	2300      	movs	r3, #0
 8004396:	677b      	str	r3, [r7, #116]	; 0x74
 8004398:	e9d7 121c 	ldrd	r1, r2, [r7, #112]	; 0x70
 800439c:	460b      	mov	r3, r1
 800439e:	4313      	orrs	r3, r2
 80043a0:	d034      	beq.n	800440c <HAL_RCCEx_PeriphCLKConfig+0x1084>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC(PeriphClkInit->SdmmcClockSelection));

    switch (PeriphClkInit->SdmmcClockSelection)
 80043a2:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80043a6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80043a8:	2b00      	cmp	r3, #0
 80043aa:	d003      	beq.n	80043b4 <HAL_RCCEx_PeriphCLKConfig+0x102c>
 80043ac:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80043b0:	d007      	beq.n	80043c2 <HAL_RCCEx_PeriphCLKConfig+0x103a>
 80043b2:	e011      	b.n	80043d8 <HAL_RCCEx_PeriphCLKConfig+0x1050>
    {
      case RCC_SDMMCCLKSOURCE_PLL:      /* PLL is used as clock source for SDMMC*/
        /* Enable SDMMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80043b4:	4b12      	ldr	r3, [pc, #72]	; (8004400 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80043b6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80043b8:	4a11      	ldr	r2, [pc, #68]	; (8004400 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80043ba:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80043be:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 80043c0:	e00e      	b.n	80043e0 <HAL_RCCEx_PeriphCLKConfig+0x1058>

      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for SDMMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 80043c2:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80043c6:	3308      	adds	r3, #8
 80043c8:	2102      	movs	r1, #2
 80043ca:	4618      	mov	r0, r3
 80043cc:	f000 fca4 	bl	8004d18 <RCCEx_PLL2_Config>
 80043d0:	4603      	mov	r3, r0
 80043d2:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 80043d6:	e003      	b.n	80043e0 <HAL_RCCEx_PeriphCLKConfig+0x1058>

      default:
        ret = HAL_ERROR;
 80043d8:	2301      	movs	r3, #1
 80043da:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 80043de:	bf00      	nop
    }

    if (ret == HAL_OK)
 80043e0:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 80043e4:	2b00      	cmp	r3, #0
 80043e6:	d10d      	bne.n	8004404 <HAL_RCCEx_PeriphCLKConfig+0x107c>
    {
      /* Set the source of SDMMC clock*/
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 80043e8:	4b05      	ldr	r3, [pc, #20]	; (8004400 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80043ea:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80043ec:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 80043f0:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80043f4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80043f6:	4a02      	ldr	r2, [pc, #8]	; (8004400 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80043f8:	430b      	orrs	r3, r1
 80043fa:	64d3      	str	r3, [r2, #76]	; 0x4c
 80043fc:	e006      	b.n	800440c <HAL_RCCEx_PeriphCLKConfig+0x1084>
 80043fe:	bf00      	nop
 8004400:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004404:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8004408:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }

#if defined(LTDC)
  /*-------------------------------------- LTDC Configuration -----------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 800440c:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8004410:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004414:	f002 5300 	and.w	r3, r2, #536870912	; 0x20000000
 8004418:	66bb      	str	r3, [r7, #104]	; 0x68
 800441a:	2300      	movs	r3, #0
 800441c:	66fb      	str	r3, [r7, #108]	; 0x6c
 800441e:	e9d7 121a 	ldrd	r1, r2, [r7, #104]	; 0x68
 8004422:	460b      	mov	r3, r1
 8004424:	4313      	orrs	r3, r2
 8004426:	d00c      	beq.n	8004442 <HAL_RCCEx_PeriphCLKConfig+0x10ba>
  {
    if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8004428:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800442c:	3328      	adds	r3, #40	; 0x28
 800442e:	2102      	movs	r1, #2
 8004430:	4618      	mov	r0, r3
 8004432:	f000 fd23 	bl	8004e7c <RCCEx_PLL3_Config>
 8004436:	4603      	mov	r3, r0
 8004438:	2b00      	cmp	r3, #0
 800443a:	d002      	beq.n	8004442 <HAL_RCCEx_PeriphCLKConfig+0x10ba>
    {
      status = HAL_ERROR;
 800443c:	2301      	movs	r3, #1
 800443e:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }
#endif /* LTDC */

  /*------------------------------ RNG Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 8004442:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8004446:	e9d3 2300 	ldrd	r2, r3, [r3]
 800444a:	f402 3300 	and.w	r3, r2, #131072	; 0x20000
 800444e:	663b      	str	r3, [r7, #96]	; 0x60
 8004450:	2300      	movs	r3, #0
 8004452:	667b      	str	r3, [r7, #100]	; 0x64
 8004454:	e9d7 1218 	ldrd	r1, r2, [r7, #96]	; 0x60
 8004458:	460b      	mov	r3, r1
 800445a:	4313      	orrs	r3, r2
 800445c:	d038      	beq.n	80044d0 <HAL_RCCEx_PeriphCLKConfig+0x1148>
  {

    switch (PeriphClkInit->RngClockSelection)
 800445e:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8004462:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8004466:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800446a:	d018      	beq.n	800449e <HAL_RCCEx_PeriphCLKConfig+0x1116>
 800446c:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8004470:	d811      	bhi.n	8004496 <HAL_RCCEx_PeriphCLKConfig+0x110e>
 8004472:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004476:	d014      	beq.n	80044a2 <HAL_RCCEx_PeriphCLKConfig+0x111a>
 8004478:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800447c:	d80b      	bhi.n	8004496 <HAL_RCCEx_PeriphCLKConfig+0x110e>
 800447e:	2b00      	cmp	r3, #0
 8004480:	d011      	beq.n	80044a6 <HAL_RCCEx_PeriphCLKConfig+0x111e>
 8004482:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004486:	d106      	bne.n	8004496 <HAL_RCCEx_PeriphCLKConfig+0x110e>
    {
      case RCC_RNGCLKSOURCE_PLL:     /* PLL is used as clock source for RNG*/
        /* Enable RNG Clock output generated form System RNG . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004488:	4bc3      	ldr	r3, [pc, #780]	; (8004798 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800448a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800448c:	4ac2      	ldr	r2, [pc, #776]	; (8004798 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800448e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8004492:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* RNG clock source configuration done later after clock selection check */
        break;
 8004494:	e008      	b.n	80044a8 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        /* HSI48 oscillator is used as source of RNG clock */
        /* RNG clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004496:	2301      	movs	r3, #1
 8004498:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 800449c:	e004      	b.n	80044a8 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 800449e:	bf00      	nop
 80044a0:	e002      	b.n	80044a8 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 80044a2:	bf00      	nop
 80044a4:	e000      	b.n	80044a8 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 80044a6:	bf00      	nop
    }

    if (ret == HAL_OK)
 80044a8:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 80044ac:	2b00      	cmp	r3, #0
 80044ae:	d10b      	bne.n	80044c8 <HAL_RCCEx_PeriphCLKConfig+0x1140>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 80044b0:	4bb9      	ldr	r3, [pc, #740]	; (8004798 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80044b2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80044b4:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 80044b8:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80044bc:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80044c0:	4ab5      	ldr	r2, [pc, #724]	; (8004798 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80044c2:	430b      	orrs	r3, r1
 80044c4:	6553      	str	r3, [r2, #84]	; 0x54
 80044c6:	e003      	b.n	80044d0 <HAL_RCCEx_PeriphCLKConfig+0x1148>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80044c8:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 80044cc:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }

  }

  /*------------------------------ SWPMI1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 80044d0:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80044d4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80044d8:	f402 1380 	and.w	r3, r2, #1048576	; 0x100000
 80044dc:	65bb      	str	r3, [r7, #88]	; 0x58
 80044de:	2300      	movs	r3, #0
 80044e0:	65fb      	str	r3, [r7, #92]	; 0x5c
 80044e2:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	; 0x58
 80044e6:	460b      	mov	r3, r1
 80044e8:	4313      	orrs	r3, r2
 80044ea:	d009      	beq.n	8004500 <HAL_RCCEx_PeriphCLKConfig+0x1178>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 interface clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 80044ec:	4baa      	ldr	r3, [pc, #680]	; (8004798 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80044ee:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80044f0:	f023 4100 	bic.w	r1, r3, #2147483648	; 0x80000000
 80044f4:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80044f8:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80044fa:	4aa7      	ldr	r2, [pc, #668]	; (8004798 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80044fc:	430b      	orrs	r3, r1
 80044fe:	6513      	str	r3, [r2, #80]	; 0x50
  }
#if defined(HRTIM1)
  /*------------------------------ HRTIM1 clock Configuration ----------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_HRTIM1) == RCC_PERIPHCLK_HRTIM1)
 8004500:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8004504:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004508:	f002 5380 	and.w	r3, r2, #268435456	; 0x10000000
 800450c:	653b      	str	r3, [r7, #80]	; 0x50
 800450e:	2300      	movs	r3, #0
 8004510:	657b      	str	r3, [r7, #84]	; 0x54
 8004512:	e9d7 1214 	ldrd	r1, r2, [r7, #80]	; 0x50
 8004516:	460b      	mov	r3, r1
 8004518:	4313      	orrs	r3, r2
 800451a:	d00a      	beq.n	8004532 <HAL_RCCEx_PeriphCLKConfig+0x11aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HRTIM1CLKSOURCE(PeriphClkInit->Hrtim1ClockSelection));

    /* Configure the HRTIM1 clock source */
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
 800451c:	4b9e      	ldr	r3, [pc, #632]	; (8004798 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800451e:	691b      	ldr	r3, [r3, #16]
 8004520:	f423 4180 	bic.w	r1, r3, #16384	; 0x4000
 8004524:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8004528:	f8d3 30b8 	ldr.w	r3, [r3, #184]	; 0xb8
 800452c:	4a9a      	ldr	r2, [pc, #616]	; (8004798 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800452e:	430b      	orrs	r3, r1
 8004530:	6113      	str	r3, [r2, #16]
  }
#endif  /*HRTIM1*/
  /*------------------------------ DFSDM1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8004532:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8004536:	e9d3 2300 	ldrd	r2, r3, [r3]
 800453a:	f402 1300 	and.w	r3, r2, #2097152	; 0x200000
 800453e:	64bb      	str	r3, [r7, #72]	; 0x48
 8004540:	2300      	movs	r3, #0
 8004542:	64fb      	str	r3, [r7, #76]	; 0x4c
 8004544:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	; 0x48
 8004548:	460b      	mov	r3, r1
 800454a:	4313      	orrs	r3, r2
 800454c:	d009      	beq.n	8004562 <HAL_RCCEx_PeriphCLKConfig+0x11da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 800454e:	4b92      	ldr	r3, [pc, #584]	; (8004798 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8004550:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004552:	f023 7180 	bic.w	r1, r3, #16777216	; 0x1000000
 8004556:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800455a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800455c:	4a8e      	ldr	r2, [pc, #568]	; (8004798 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800455e:	430b      	orrs	r3, r1
 8004560:	6513      	str	r3, [r2, #80]	; 0x50
    __HAL_RCC_DFSDM2_CONFIG(PeriphClkInit->Dfsdm2ClockSelection);
  }
#endif  /* DFSDM2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 8004562:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8004566:	e9d3 2300 	ldrd	r2, r3, [r3]
 800456a:	f002 4380 	and.w	r3, r2, #1073741824	; 0x40000000
 800456e:	643b      	str	r3, [r7, #64]	; 0x40
 8004570:	2300      	movs	r3, #0
 8004572:	647b      	str	r3, [r7, #68]	; 0x44
 8004574:	e9d7 1210 	ldrd	r1, r2, [r7, #64]	; 0x40
 8004578:	460b      	mov	r3, r1
 800457a:	4313      	orrs	r3, r2
 800457c:	d00e      	beq.n	800459c <HAL_RCCEx_PeriphCLKConfig+0x1214>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 800457e:	4b86      	ldr	r3, [pc, #536]	; (8004798 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8004580:	691b      	ldr	r3, [r3, #16]
 8004582:	4a85      	ldr	r2, [pc, #532]	; (8004798 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8004584:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8004588:	6113      	str	r3, [r2, #16]
 800458a:	4b83      	ldr	r3, [pc, #524]	; (8004798 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800458c:	6919      	ldr	r1, [r3, #16]
 800458e:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8004592:	f8d3 30bc 	ldr.w	r3, [r3, #188]	; 0xbc
 8004596:	4a80      	ldr	r2, [pc, #512]	; (8004798 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8004598:	430b      	orrs	r3, r1
 800459a:	6113      	str	r3, [r2, #16]
  }

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 800459c:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80045a0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80045a4:	f002 4300 	and.w	r3, r2, #2147483648	; 0x80000000
 80045a8:	63bb      	str	r3, [r7, #56]	; 0x38
 80045aa:	2300      	movs	r3, #0
 80045ac:	63fb      	str	r3, [r7, #60]	; 0x3c
 80045ae:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	; 0x38
 80045b2:	460b      	mov	r3, r1
 80045b4:	4313      	orrs	r3, r2
 80045b6:	d009      	beq.n	80045cc <HAL_RCCEx_PeriphCLKConfig+0x1244>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(PeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 80045b8:	4b77      	ldr	r3, [pc, #476]	; (8004798 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80045ba:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80045bc:	f023 5140 	bic.w	r1, r3, #805306368	; 0x30000000
 80045c0:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80045c4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80045c6:	4a74      	ldr	r2, [pc, #464]	; (8004798 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80045c8:	430b      	orrs	r3, r1
 80045ca:	64d3      	str	r3, [r2, #76]	; 0x4c
  }

  /*------------------------------ CEC Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 80045cc:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80045d0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80045d4:	f402 0300 	and.w	r3, r2, #8388608	; 0x800000
 80045d8:	633b      	str	r3, [r7, #48]	; 0x30
 80045da:	2300      	movs	r3, #0
 80045dc:	637b      	str	r3, [r7, #52]	; 0x34
 80045de:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	; 0x30
 80045e2:	460b      	mov	r3, r1
 80045e4:	4313      	orrs	r3, r2
 80045e6:	d00a      	beq.n	80045fe <HAL_RCCEx_PeriphCLKConfig+0x1276>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC interface clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 80045e8:	4b6b      	ldr	r3, [pc, #428]	; (8004798 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80045ea:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80045ec:	f423 0140 	bic.w	r1, r3, #12582912	; 0xc00000
 80045f0:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80045f4:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80045f8:	4a67      	ldr	r2, [pc, #412]	; (8004798 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80045fa:	430b      	orrs	r3, r1
 80045fc:	6553      	str	r3, [r2, #84]	; 0x54
  }

  /*---------------------------- PLL2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVP) == RCC_PERIPHCLK_PLL2_DIVP)
 80045fe:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8004602:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004606:	2100      	movs	r1, #0
 8004608:	62b9      	str	r1, [r7, #40]	; 0x28
 800460a:	f003 0301 	and.w	r3, r3, #1
 800460e:	62fb      	str	r3, [r7, #44]	; 0x2c
 8004610:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	; 0x28
 8004614:	460b      	mov	r3, r1
 8004616:	4313      	orrs	r3, r2
 8004618:	d011      	beq.n	800463e <HAL_RCCEx_PeriphCLKConfig+0x12b6>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800461a:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800461e:	3308      	adds	r3, #8
 8004620:	2100      	movs	r1, #0
 8004622:	4618      	mov	r0, r3
 8004624:	f000 fb78 	bl	8004d18 <RCCEx_PLL2_Config>
 8004628:	4603      	mov	r3, r0
 800462a:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
    
    if (ret == HAL_OK)
 800462e:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8004632:	2b00      	cmp	r3, #0
 8004634:	d003      	beq.n	800463e <HAL_RCCEx_PeriphCLKConfig+0x12b6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004636:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800463a:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    } 
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVQ) == RCC_PERIPHCLK_PLL2_DIVQ)
 800463e:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8004642:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004646:	2100      	movs	r1, #0
 8004648:	6239      	str	r1, [r7, #32]
 800464a:	f003 0302 	and.w	r3, r3, #2
 800464e:	627b      	str	r3, [r7, #36]	; 0x24
 8004650:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 8004654:	460b      	mov	r3, r1
 8004656:	4313      	orrs	r3, r2
 8004658:	d011      	beq.n	800467e <HAL_RCCEx_PeriphCLKConfig+0x12f6>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800465a:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800465e:	3308      	adds	r3, #8
 8004660:	2101      	movs	r1, #1
 8004662:	4618      	mov	r0, r3
 8004664:	f000 fb58 	bl	8004d18 <RCCEx_PLL2_Config>
 8004668:	4603      	mov	r3, r0
 800466a:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
    
    if (ret == HAL_OK)
 800466e:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8004672:	2b00      	cmp	r3, #0
 8004674:	d003      	beq.n	800467e <HAL_RCCEx_PeriphCLKConfig+0x12f6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004676:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800467a:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVR) == RCC_PERIPHCLK_PLL2_DIVR)
 800467e:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8004682:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004686:	2100      	movs	r1, #0
 8004688:	61b9      	str	r1, [r7, #24]
 800468a:	f003 0304 	and.w	r3, r3, #4
 800468e:	61fb      	str	r3, [r7, #28]
 8004690:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 8004694:	460b      	mov	r3, r1
 8004696:	4313      	orrs	r3, r2
 8004698:	d011      	beq.n	80046be <HAL_RCCEx_PeriphCLKConfig+0x1336>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800469a:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800469e:	3308      	adds	r3, #8
 80046a0:	2102      	movs	r1, #2
 80046a2:	4618      	mov	r0, r3
 80046a4:	f000 fb38 	bl	8004d18 <RCCEx_PLL2_Config>
 80046a8:	4603      	mov	r3, r0
 80046aa:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
    
    if (ret == HAL_OK)
 80046ae:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 80046b2:	2b00      	cmp	r3, #0
 80046b4:	d003      	beq.n	80046be <HAL_RCCEx_PeriphCLKConfig+0x1336>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 80046b6:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 80046ba:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }
  

  /*---------------------------- PLL3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVP) == RCC_PERIPHCLK_PLL3_DIVP)
 80046be:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80046c2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80046c6:	2100      	movs	r1, #0
 80046c8:	6139      	str	r1, [r7, #16]
 80046ca:	f003 0308 	and.w	r3, r3, #8
 80046ce:	617b      	str	r3, [r7, #20]
 80046d0:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 80046d4:	460b      	mov	r3, r1
 80046d6:	4313      	orrs	r3, r2
 80046d8:	d011      	beq.n	80046fe <HAL_RCCEx_PeriphCLKConfig+0x1376>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 80046da:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80046de:	3328      	adds	r3, #40	; 0x28
 80046e0:	2100      	movs	r1, #0
 80046e2:	4618      	mov	r0, r3
 80046e4:	f000 fbca 	bl	8004e7c <RCCEx_PLL3_Config>
 80046e8:	4603      	mov	r3, r0
 80046ea:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
  
    if (ret == HAL_OK)
 80046ee:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 80046f2:	2b00      	cmp	r3, #0
 80046f4:	d003      	beq.n	80046fe <HAL_RCCEx_PeriphCLKConfig+0x1376>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 80046f6:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 80046fa:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVQ) == RCC_PERIPHCLK_PLL3_DIVQ)
 80046fe:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8004702:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004706:	2100      	movs	r1, #0
 8004708:	60b9      	str	r1, [r7, #8]
 800470a:	f003 0310 	and.w	r3, r3, #16
 800470e:	60fb      	str	r3, [r7, #12]
 8004710:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 8004714:	460b      	mov	r3, r1
 8004716:	4313      	orrs	r3, r2
 8004718:	d011      	beq.n	800473e <HAL_RCCEx_PeriphCLKConfig+0x13b6>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800471a:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800471e:	3328      	adds	r3, #40	; 0x28
 8004720:	2101      	movs	r1, #1
 8004722:	4618      	mov	r0, r3
 8004724:	f000 fbaa 	bl	8004e7c <RCCEx_PLL3_Config>
 8004728:	4603      	mov	r3, r0
 800472a:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
    
    if (ret == HAL_OK)
 800472e:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8004732:	2b00      	cmp	r3, #0
 8004734:	d003      	beq.n	800473e <HAL_RCCEx_PeriphCLKConfig+0x13b6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004736:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800473a:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVR) == RCC_PERIPHCLK_PLL3_DIVR)
 800473e:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8004742:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004746:	2100      	movs	r1, #0
 8004748:	6039      	str	r1, [r7, #0]
 800474a:	f003 0320 	and.w	r3, r3, #32
 800474e:	607b      	str	r3, [r7, #4]
 8004750:	e9d7 1200 	ldrd	r1, r2, [r7]
 8004754:	460b      	mov	r3, r1
 8004756:	4313      	orrs	r3, r2
 8004758:	d011      	beq.n	800477e <HAL_RCCEx_PeriphCLKConfig+0x13f6>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800475a:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800475e:	3328      	adds	r3, #40	; 0x28
 8004760:	2102      	movs	r1, #2
 8004762:	4618      	mov	r0, r3
 8004764:	f000 fb8a 	bl	8004e7c <RCCEx_PLL3_Config>
 8004768:	4603      	mov	r3, r0
 800476a:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
    
    if (ret == HAL_OK)
 800476e:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8004772:	2b00      	cmp	r3, #0
 8004774:	d003      	beq.n	800477e <HAL_RCCEx_PeriphCLKConfig+0x13f6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004776:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800477a:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    } 
  }

  if (status == HAL_OK)
 800477e:	f897 3126 	ldrb.w	r3, [r7, #294]	; 0x126
 8004782:	2b00      	cmp	r3, #0
 8004784:	d101      	bne.n	800478a <HAL_RCCEx_PeriphCLKConfig+0x1402>
  {
    return HAL_OK;
 8004786:	2300      	movs	r3, #0
 8004788:	e000      	b.n	800478c <HAL_RCCEx_PeriphCLKConfig+0x1404>
  }
  return HAL_ERROR;
 800478a:	2301      	movs	r3, #1
}
 800478c:	4618      	mov	r0, r3
 800478e:	f507 7794 	add.w	r7, r7, #296	; 0x128
 8004792:	46bd      	mov	sp, r7
 8004794:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004798:	58024400 	.word	0x58024400

0800479c <HAL_RCCEx_GetD3PCLK1Freq>:
  * @note   Each time D3PCLK1 changes, this function must be called to update the
  *         right D3PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval D3PCLK1 frequency
  */
uint32_t HAL_RCCEx_GetD3PCLK1Freq(void)
{
 800479c:	b580      	push	{r7, lr}
 800479e:	af00      	add	r7, sp, #0
#if defined(RCC_D3CFGR_D3PPRE)
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->D3CFGR & RCC_D3CFGR_D3PPRE) >> RCC_D3CFGR_D3PPRE_Pos] & 0x1FU));
 80047a0:	f7fe fd96 	bl	80032d0 <HAL_RCC_GetHCLKFreq>
 80047a4:	4602      	mov	r2, r0
 80047a6:	4b06      	ldr	r3, [pc, #24]	; (80047c0 <HAL_RCCEx_GetD3PCLK1Freq+0x24>)
 80047a8:	6a1b      	ldr	r3, [r3, #32]
 80047aa:	091b      	lsrs	r3, r3, #4
 80047ac:	f003 0307 	and.w	r3, r3, #7
 80047b0:	4904      	ldr	r1, [pc, #16]	; (80047c4 <HAL_RCCEx_GetD3PCLK1Freq+0x28>)
 80047b2:	5ccb      	ldrb	r3, [r1, r3]
 80047b4:	f003 031f 	and.w	r3, r3, #31
 80047b8:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE) >> RCC_SRDCFGR_SRDPPRE_Pos] & 0x1FU));
#endif
}
 80047bc:	4618      	mov	r0, r3
 80047be:	bd80      	pop	{r7, pc}
 80047c0:	58024400 	.word	0x58024400
 80047c4:	08006810 	.word	0x08006810

080047c8 <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL2_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef *PLL2_Clocks)
{
 80047c8:	b480      	push	{r7}
 80047ca:	b089      	sub	sp, #36	; 0x24
 80047cc:	af00      	add	r7, sp, #0
 80047ce:	6078      	str	r0, [r7, #4]
  float_t fracn2, pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
     PLL2xCLK = PLL2_VCO / PLL2x
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 80047d0:	4ba1      	ldr	r3, [pc, #644]	; (8004a58 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80047d2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80047d4:	f003 0303 	and.w	r3, r3, #3
 80047d8:	61bb      	str	r3, [r7, #24]
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2) >> 12);
 80047da:	4b9f      	ldr	r3, [pc, #636]	; (8004a58 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80047dc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80047de:	0b1b      	lsrs	r3, r3, #12
 80047e0:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80047e4:	617b      	str	r3, [r7, #20]
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 80047e6:	4b9c      	ldr	r3, [pc, #624]	; (8004a58 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80047e8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80047ea:	091b      	lsrs	r3, r3, #4
 80047ec:	f003 0301 	and.w	r3, r3, #1
 80047f0:	613b      	str	r3, [r7, #16]
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2) >> 3));
 80047f2:	4b99      	ldr	r3, [pc, #612]	; (8004a58 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80047f4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80047f6:	08db      	lsrs	r3, r3, #3
 80047f8:	f3c3 030c 	ubfx	r3, r3, #0, #13
 80047fc:	693a      	ldr	r2, [r7, #16]
 80047fe:	fb02 f303 	mul.w	r3, r2, r3
 8004802:	ee07 3a90 	vmov	s15, r3
 8004806:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800480a:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll2m != 0U)
 800480e:	697b      	ldr	r3, [r7, #20]
 8004810:	2b00      	cmp	r3, #0
 8004812:	f000 8111 	beq.w	8004a38 <HAL_RCCEx_GetPLL2ClockFreq+0x270>
  {
    switch (pllsource)
 8004816:	69bb      	ldr	r3, [r7, #24]
 8004818:	2b02      	cmp	r3, #2
 800481a:	f000 8083 	beq.w	8004924 <HAL_RCCEx_GetPLL2ClockFreq+0x15c>
 800481e:	69bb      	ldr	r3, [r7, #24]
 8004820:	2b02      	cmp	r3, #2
 8004822:	f200 80a1 	bhi.w	8004968 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
 8004826:	69bb      	ldr	r3, [r7, #24]
 8004828:	2b00      	cmp	r3, #0
 800482a:	d003      	beq.n	8004834 <HAL_RCCEx_GetPLL2ClockFreq+0x6c>
 800482c:	69bb      	ldr	r3, [r7, #24]
 800482e:	2b01      	cmp	r3, #1
 8004830:	d056      	beq.n	80048e0 <HAL_RCCEx_GetPLL2ClockFreq+0x118>
 8004832:	e099      	b.n	8004968 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
    {

      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8004834:	4b88      	ldr	r3, [pc, #544]	; (8004a58 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8004836:	681b      	ldr	r3, [r3, #0]
 8004838:	f003 0320 	and.w	r3, r3, #32
 800483c:	2b00      	cmp	r3, #0
 800483e:	d02d      	beq.n	800489c <HAL_RCCEx_GetPLL2ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8004840:	4b85      	ldr	r3, [pc, #532]	; (8004a58 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8004842:	681b      	ldr	r3, [r3, #0]
 8004844:	08db      	lsrs	r3, r3, #3
 8004846:	f003 0303 	and.w	r3, r3, #3
 800484a:	4a84      	ldr	r2, [pc, #528]	; (8004a5c <HAL_RCCEx_GetPLL2ClockFreq+0x294>)
 800484c:	fa22 f303 	lsr.w	r3, r2, r3
 8004850:	60bb      	str	r3, [r7, #8]
          pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8004852:	68bb      	ldr	r3, [r7, #8]
 8004854:	ee07 3a90 	vmov	s15, r3
 8004858:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800485c:	697b      	ldr	r3, [r7, #20]
 800485e:	ee07 3a90 	vmov	s15, r3
 8004862:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004866:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800486a:	4b7b      	ldr	r3, [pc, #492]	; (8004a58 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800486c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800486e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004872:	ee07 3a90 	vmov	s15, r3
 8004876:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800487a:	ed97 6a03 	vldr	s12, [r7, #12]
 800487e:	eddf 5a78 	vldr	s11, [pc, #480]	; 8004a60 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8004882:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004886:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800488a:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800488e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004892:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004896:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
        }
        break;
 800489a:	e087      	b.n	80049ac <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800489c:	697b      	ldr	r3, [r7, #20]
 800489e:	ee07 3a90 	vmov	s15, r3
 80048a2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80048a6:	eddf 6a6f 	vldr	s13, [pc, #444]	; 8004a64 <HAL_RCCEx_GetPLL2ClockFreq+0x29c>
 80048aa:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80048ae:	4b6a      	ldr	r3, [pc, #424]	; (8004a58 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80048b0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80048b2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80048b6:	ee07 3a90 	vmov	s15, r3
 80048ba:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80048be:	ed97 6a03 	vldr	s12, [r7, #12]
 80048c2:	eddf 5a67 	vldr	s11, [pc, #412]	; 8004a60 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 80048c6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80048ca:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80048ce:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 80048d2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80048d6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80048da:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80048de:	e065      	b.n	80049ac <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 80048e0:	697b      	ldr	r3, [r7, #20]
 80048e2:	ee07 3a90 	vmov	s15, r3
 80048e6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80048ea:	eddf 6a5f 	vldr	s13, [pc, #380]	; 8004a68 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 80048ee:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80048f2:	4b59      	ldr	r3, [pc, #356]	; (8004a58 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80048f4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80048f6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80048fa:	ee07 3a90 	vmov	s15, r3
 80048fe:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004902:	ed97 6a03 	vldr	s12, [r7, #12]
 8004906:	eddf 5a56 	vldr	s11, [pc, #344]	; 8004a60 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800490a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800490e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004912:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8004916:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800491a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800491e:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8004922:	e043      	b.n	80049ac <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8004924:	697b      	ldr	r3, [r7, #20]
 8004926:	ee07 3a90 	vmov	s15, r3
 800492a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800492e:	eddf 6a4f 	vldr	s13, [pc, #316]	; 8004a6c <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>
 8004932:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004936:	4b48      	ldr	r3, [pc, #288]	; (8004a58 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8004938:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800493a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800493e:	ee07 3a90 	vmov	s15, r3
 8004942:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004946:	ed97 6a03 	vldr	s12, [r7, #12]
 800494a:	eddf 5a45 	vldr	s11, [pc, #276]	; 8004a60 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800494e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004952:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004956:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800495a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800495e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004962:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8004966:	e021      	b.n	80049ac <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      default:
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8004968:	697b      	ldr	r3, [r7, #20]
 800496a:	ee07 3a90 	vmov	s15, r3
 800496e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004972:	eddf 6a3d 	vldr	s13, [pc, #244]	; 8004a68 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 8004976:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800497a:	4b37      	ldr	r3, [pc, #220]	; (8004a58 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800497c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800497e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004982:	ee07 3a90 	vmov	s15, r3
 8004986:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800498a:	ed97 6a03 	vldr	s12, [r7, #12]
 800498e:	eddf 5a34 	vldr	s11, [pc, #208]	; 8004a60 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8004992:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004996:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800499a:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800499e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80049a2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80049a6:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80049aa:	bf00      	nop
    }
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >> 9)  + (float_t)1)) ;
 80049ac:	4b2a      	ldr	r3, [pc, #168]	; (8004a58 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80049ae:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80049b0:	0a5b      	lsrs	r3, r3, #9
 80049b2:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80049b6:	ee07 3a90 	vmov	s15, r3
 80049ba:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80049be:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 80049c2:	ee37 7a87 	vadd.f32	s14, s15, s14
 80049c6:	edd7 6a07 	vldr	s13, [r7, #28]
 80049ca:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80049ce:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80049d2:	ee17 2a90 	vmov	r2, s15
 80049d6:	687b      	ldr	r3, [r7, #4]
 80049d8:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_Q2) >> 16) + (float_t)1)) ;
 80049da:	4b1f      	ldr	r3, [pc, #124]	; (8004a58 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80049dc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80049de:	0c1b      	lsrs	r3, r3, #16
 80049e0:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80049e4:	ee07 3a90 	vmov	s15, r3
 80049e8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80049ec:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 80049f0:	ee37 7a87 	vadd.f32	s14, s15, s14
 80049f4:	edd7 6a07 	vldr	s13, [r7, #28]
 80049f8:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80049fc:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004a00:	ee17 2a90 	vmov	r2, s15
 8004a04:	687b      	ldr	r3, [r7, #4]
 8004a06:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >> 24) + (float_t)1)) ;
 8004a08:	4b13      	ldr	r3, [pc, #76]	; (8004a58 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8004a0a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004a0c:	0e1b      	lsrs	r3, r3, #24
 8004a0e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8004a12:	ee07 3a90 	vmov	s15, r3
 8004a16:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004a1a:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8004a1e:	ee37 7a87 	vadd.f32	s14, s15, s14
 8004a22:	edd7 6a07 	vldr	s13, [r7, #28]
 8004a26:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8004a2a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004a2e:	ee17 2a90 	vmov	r2, s15
 8004a32:	687b      	ldr	r3, [r7, #4]
 8004a34:	609a      	str	r2, [r3, #8]
  {
    PLL2_Clocks->PLL2_P_Frequency = 0U;
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
    PLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 8004a36:	e008      	b.n	8004a4a <HAL_RCCEx_GetPLL2ClockFreq+0x282>
    PLL2_Clocks->PLL2_P_Frequency = 0U;
 8004a38:	687b      	ldr	r3, [r7, #4]
 8004a3a:	2200      	movs	r2, #0
 8004a3c:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
 8004a3e:	687b      	ldr	r3, [r7, #4]
 8004a40:	2200      	movs	r2, #0
 8004a42:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = 0U;
 8004a44:	687b      	ldr	r3, [r7, #4]
 8004a46:	2200      	movs	r2, #0
 8004a48:	609a      	str	r2, [r3, #8]
}
 8004a4a:	bf00      	nop
 8004a4c:	3724      	adds	r7, #36	; 0x24
 8004a4e:	46bd      	mov	sp, r7
 8004a50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a54:	4770      	bx	lr
 8004a56:	bf00      	nop
 8004a58:	58024400 	.word	0x58024400
 8004a5c:	03d09000 	.word	0x03d09000
 8004a60:	46000000 	.word	0x46000000
 8004a64:	4c742400 	.word	0x4c742400
 8004a68:	4a742400 	.word	0x4a742400
 8004a6c:	4af42400 	.word	0x4af42400

08004a70 <HAL_RCCEx_GetPLL3ClockFreq>:
  *         right PLL3CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL3_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL3ClockFreq(PLL3_ClocksTypeDef *PLL3_Clocks)
{
 8004a70:	b480      	push	{r7}
 8004a72:	b089      	sub	sp, #36	; 0x24
 8004a74:	af00      	add	r7, sp, #0
 8004a76:	6078      	str	r0, [r7, #4]
  float_t fracn3, pll3vco;

  /* PLL3_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL3M) * PLL3N
     PLL3xCLK = PLL3_VCO / PLLxR
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8004a78:	4ba1      	ldr	r3, [pc, #644]	; (8004d00 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8004a7a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004a7c:	f003 0303 	and.w	r3, r3, #3
 8004a80:	61bb      	str	r3, [r7, #24]
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3) >> 20)  ;
 8004a82:	4b9f      	ldr	r3, [pc, #636]	; (8004d00 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8004a84:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004a86:	0d1b      	lsrs	r3, r3, #20
 8004a88:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8004a8c:	617b      	str	r3, [r7, #20]
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 8004a8e:	4b9c      	ldr	r3, [pc, #624]	; (8004d00 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8004a90:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004a92:	0a1b      	lsrs	r3, r3, #8
 8004a94:	f003 0301 	and.w	r3, r3, #1
 8004a98:	613b      	str	r3, [r7, #16]
  fracn3 = (float_t)(uint32_t)(pll3fracen * ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3) >> 3));
 8004a9a:	4b99      	ldr	r3, [pc, #612]	; (8004d00 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8004a9c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004a9e:	08db      	lsrs	r3, r3, #3
 8004aa0:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8004aa4:	693a      	ldr	r2, [r7, #16]
 8004aa6:	fb02 f303 	mul.w	r3, r2, r3
 8004aaa:	ee07 3a90 	vmov	s15, r3
 8004aae:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004ab2:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll3m != 0U)
 8004ab6:	697b      	ldr	r3, [r7, #20]
 8004ab8:	2b00      	cmp	r3, #0
 8004aba:	f000 8111 	beq.w	8004ce0 <HAL_RCCEx_GetPLL3ClockFreq+0x270>
  {
    switch (pllsource)
 8004abe:	69bb      	ldr	r3, [r7, #24]
 8004ac0:	2b02      	cmp	r3, #2
 8004ac2:	f000 8083 	beq.w	8004bcc <HAL_RCCEx_GetPLL3ClockFreq+0x15c>
 8004ac6:	69bb      	ldr	r3, [r7, #24]
 8004ac8:	2b02      	cmp	r3, #2
 8004aca:	f200 80a1 	bhi.w	8004c10 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
 8004ace:	69bb      	ldr	r3, [r7, #24]
 8004ad0:	2b00      	cmp	r3, #0
 8004ad2:	d003      	beq.n	8004adc <HAL_RCCEx_GetPLL3ClockFreq+0x6c>
 8004ad4:	69bb      	ldr	r3, [r7, #24]
 8004ad6:	2b01      	cmp	r3, #1
 8004ad8:	d056      	beq.n	8004b88 <HAL_RCCEx_GetPLL3ClockFreq+0x118>
 8004ada:	e099      	b.n	8004c10 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8004adc:	4b88      	ldr	r3, [pc, #544]	; (8004d00 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8004ade:	681b      	ldr	r3, [r3, #0]
 8004ae0:	f003 0320 	and.w	r3, r3, #32
 8004ae4:	2b00      	cmp	r3, #0
 8004ae6:	d02d      	beq.n	8004b44 <HAL_RCCEx_GetPLL3ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8004ae8:	4b85      	ldr	r3, [pc, #532]	; (8004d00 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8004aea:	681b      	ldr	r3, [r3, #0]
 8004aec:	08db      	lsrs	r3, r3, #3
 8004aee:	f003 0303 	and.w	r3, r3, #3
 8004af2:	4a84      	ldr	r2, [pc, #528]	; (8004d04 <HAL_RCCEx_GetPLL3ClockFreq+0x294>)
 8004af4:	fa22 f303 	lsr.w	r3, r2, r3
 8004af8:	60bb      	str	r3, [r7, #8]
          pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8004afa:	68bb      	ldr	r3, [r7, #8]
 8004afc:	ee07 3a90 	vmov	s15, r3
 8004b00:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004b04:	697b      	ldr	r3, [r7, #20]
 8004b06:	ee07 3a90 	vmov	s15, r3
 8004b0a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004b0e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004b12:	4b7b      	ldr	r3, [pc, #492]	; (8004d00 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8004b14:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004b16:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004b1a:	ee07 3a90 	vmov	s15, r3
 8004b1e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004b22:	ed97 6a03 	vldr	s12, [r7, #12]
 8004b26:	eddf 5a78 	vldr	s11, [pc, #480]	; 8004d08 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8004b2a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004b2e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004b32:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8004b36:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004b3a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004b3e:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
        }
        break;
 8004b42:	e087      	b.n	8004c54 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8004b44:	697b      	ldr	r3, [r7, #20]
 8004b46:	ee07 3a90 	vmov	s15, r3
 8004b4a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004b4e:	eddf 6a6f 	vldr	s13, [pc, #444]	; 8004d0c <HAL_RCCEx_GetPLL3ClockFreq+0x29c>
 8004b52:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004b56:	4b6a      	ldr	r3, [pc, #424]	; (8004d00 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8004b58:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004b5a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004b5e:	ee07 3a90 	vmov	s15, r3
 8004b62:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004b66:	ed97 6a03 	vldr	s12, [r7, #12]
 8004b6a:	eddf 5a67 	vldr	s11, [pc, #412]	; 8004d08 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8004b6e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004b72:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004b76:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8004b7a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004b7e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004b82:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8004b86:	e065      	b.n	8004c54 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8004b88:	697b      	ldr	r3, [r7, #20]
 8004b8a:	ee07 3a90 	vmov	s15, r3
 8004b8e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004b92:	eddf 6a5f 	vldr	s13, [pc, #380]	; 8004d10 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 8004b96:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004b9a:	4b59      	ldr	r3, [pc, #356]	; (8004d00 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8004b9c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004b9e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004ba2:	ee07 3a90 	vmov	s15, r3
 8004ba6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004baa:	ed97 6a03 	vldr	s12, [r7, #12]
 8004bae:	eddf 5a56 	vldr	s11, [pc, #344]	; 8004d08 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8004bb2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004bb6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004bba:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8004bbe:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004bc2:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004bc6:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8004bca:	e043      	b.n	8004c54 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8004bcc:	697b      	ldr	r3, [r7, #20]
 8004bce:	ee07 3a90 	vmov	s15, r3
 8004bd2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004bd6:	eddf 6a4f 	vldr	s13, [pc, #316]	; 8004d14 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>
 8004bda:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004bde:	4b48      	ldr	r3, [pc, #288]	; (8004d00 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8004be0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004be2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004be6:	ee07 3a90 	vmov	s15, r3
 8004bea:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004bee:	ed97 6a03 	vldr	s12, [r7, #12]
 8004bf2:	eddf 5a45 	vldr	s11, [pc, #276]	; 8004d08 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8004bf6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004bfa:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004bfe:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8004c02:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004c06:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004c0a:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8004c0e:	e021      	b.n	8004c54 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      default:
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8004c10:	697b      	ldr	r3, [r7, #20]
 8004c12:	ee07 3a90 	vmov	s15, r3
 8004c16:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004c1a:	eddf 6a3d 	vldr	s13, [pc, #244]	; 8004d10 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 8004c1e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004c22:	4b37      	ldr	r3, [pc, #220]	; (8004d00 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8004c24:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004c26:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004c2a:	ee07 3a90 	vmov	s15, r3
 8004c2e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004c32:	ed97 6a03 	vldr	s12, [r7, #12]
 8004c36:	eddf 5a34 	vldr	s11, [pc, #208]	; 8004d08 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8004c3a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004c3e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004c42:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8004c46:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004c4a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004c4e:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8004c52:	bf00      	nop
    }
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >> 9)  + (float_t)1)) ;
 8004c54:	4b2a      	ldr	r3, [pc, #168]	; (8004d00 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8004c56:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004c58:	0a5b      	lsrs	r3, r3, #9
 8004c5a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8004c5e:	ee07 3a90 	vmov	s15, r3
 8004c62:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004c66:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8004c6a:	ee37 7a87 	vadd.f32	s14, s15, s14
 8004c6e:	edd7 6a07 	vldr	s13, [r7, #28]
 8004c72:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8004c76:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004c7a:	ee17 2a90 	vmov	r2, s15
 8004c7e:	687b      	ldr	r3, [r7, #4]
 8004c80:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_Q3) >> 16) + (float_t)1)) ;
 8004c82:	4b1f      	ldr	r3, [pc, #124]	; (8004d00 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8004c84:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004c86:	0c1b      	lsrs	r3, r3, #16
 8004c88:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8004c8c:	ee07 3a90 	vmov	s15, r3
 8004c90:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004c94:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8004c98:	ee37 7a87 	vadd.f32	s14, s15, s14
 8004c9c:	edd7 6a07 	vldr	s13, [r7, #28]
 8004ca0:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8004ca4:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004ca8:	ee17 2a90 	vmov	r2, s15
 8004cac:	687b      	ldr	r3, [r7, #4]
 8004cae:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >> 24) + (float_t)1)) ;
 8004cb0:	4b13      	ldr	r3, [pc, #76]	; (8004d00 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8004cb2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004cb4:	0e1b      	lsrs	r3, r3, #24
 8004cb6:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8004cba:	ee07 3a90 	vmov	s15, r3
 8004cbe:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004cc2:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8004cc6:	ee37 7a87 	vadd.f32	s14, s15, s14
 8004cca:	edd7 6a07 	vldr	s13, [r7, #28]
 8004cce:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8004cd2:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004cd6:	ee17 2a90 	vmov	r2, s15
 8004cda:	687b      	ldr	r3, [r7, #4]
 8004cdc:	609a      	str	r2, [r3, #8]
    PLL3_Clocks->PLL3_P_Frequency = 0U;
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
    PLL3_Clocks->PLL3_R_Frequency = 0U;
  }

}
 8004cde:	e008      	b.n	8004cf2 <HAL_RCCEx_GetPLL3ClockFreq+0x282>
    PLL3_Clocks->PLL3_P_Frequency = 0U;
 8004ce0:	687b      	ldr	r3, [r7, #4]
 8004ce2:	2200      	movs	r2, #0
 8004ce4:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
 8004ce6:	687b      	ldr	r3, [r7, #4]
 8004ce8:	2200      	movs	r2, #0
 8004cea:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = 0U;
 8004cec:	687b      	ldr	r3, [r7, #4]
 8004cee:	2200      	movs	r2, #0
 8004cf0:	609a      	str	r2, [r3, #8]
}
 8004cf2:	bf00      	nop
 8004cf4:	3724      	adds	r7, #36	; 0x24
 8004cf6:	46bd      	mov	sp, r7
 8004cf8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cfc:	4770      	bx	lr
 8004cfe:	bf00      	nop
 8004d00:	58024400 	.word	0x58024400
 8004d04:	03d09000 	.word	0x03d09000
 8004d08:	46000000 	.word	0x46000000
 8004d0c:	4c742400 	.word	0x4c742400
 8004d10:	4a742400 	.word	0x4a742400
 8004d14:	4af42400 	.word	0x4af42400

08004d18 <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
{
 8004d18:	b580      	push	{r7, lr}
 8004d1a:	b084      	sub	sp, #16
 8004d1c:	af00      	add	r7, sp, #0
 8004d1e:	6078      	str	r0, [r7, #4]
 8004d20:	6039      	str	r1, [r7, #0]

  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8004d22:	2300      	movs	r3, #0
 8004d24:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8004d26:	4b53      	ldr	r3, [pc, #332]	; (8004e74 <RCCEx_PLL2_Config+0x15c>)
 8004d28:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004d2a:	f003 0303 	and.w	r3, r3, #3
 8004d2e:	2b03      	cmp	r3, #3
 8004d30:	d101      	bne.n	8004d36 <RCCEx_PLL2_Config+0x1e>
  {
    return HAL_ERROR;
 8004d32:	2301      	movs	r3, #1
 8004d34:	e099      	b.n	8004e6a <RCCEx_PLL2_Config+0x152>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 8004d36:	4b4f      	ldr	r3, [pc, #316]	; (8004e74 <RCCEx_PLL2_Config+0x15c>)
 8004d38:	681b      	ldr	r3, [r3, #0]
 8004d3a:	4a4e      	ldr	r2, [pc, #312]	; (8004e74 <RCCEx_PLL2_Config+0x15c>)
 8004d3c:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8004d40:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004d42:	f7fc fa1f 	bl	8001184 <HAL_GetTick>
 8004d46:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8004d48:	e008      	b.n	8004d5c <RCCEx_PLL2_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8004d4a:	f7fc fa1b 	bl	8001184 <HAL_GetTick>
 8004d4e:	4602      	mov	r2, r0
 8004d50:	68bb      	ldr	r3, [r7, #8]
 8004d52:	1ad3      	subs	r3, r2, r3
 8004d54:	2b02      	cmp	r3, #2
 8004d56:	d901      	bls.n	8004d5c <RCCEx_PLL2_Config+0x44>
      {
        return HAL_TIMEOUT;
 8004d58:	2303      	movs	r3, #3
 8004d5a:	e086      	b.n	8004e6a <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8004d5c:	4b45      	ldr	r3, [pc, #276]	; (8004e74 <RCCEx_PLL2_Config+0x15c>)
 8004d5e:	681b      	ldr	r3, [r3, #0]
 8004d60:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8004d64:	2b00      	cmp	r3, #0
 8004d66:	d1f0      	bne.n	8004d4a <RCCEx_PLL2_Config+0x32>
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 8004d68:	4b42      	ldr	r3, [pc, #264]	; (8004e74 <RCCEx_PLL2_Config+0x15c>)
 8004d6a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004d6c:	f423 327c 	bic.w	r2, r3, #258048	; 0x3f000
 8004d70:	687b      	ldr	r3, [r7, #4]
 8004d72:	681b      	ldr	r3, [r3, #0]
 8004d74:	031b      	lsls	r3, r3, #12
 8004d76:	493f      	ldr	r1, [pc, #252]	; (8004e74 <RCCEx_PLL2_Config+0x15c>)
 8004d78:	4313      	orrs	r3, r2
 8004d7a:	628b      	str	r3, [r1, #40]	; 0x28
 8004d7c:	687b      	ldr	r3, [r7, #4]
 8004d7e:	685b      	ldr	r3, [r3, #4]
 8004d80:	3b01      	subs	r3, #1
 8004d82:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8004d86:	687b      	ldr	r3, [r7, #4]
 8004d88:	689b      	ldr	r3, [r3, #8]
 8004d8a:	3b01      	subs	r3, #1
 8004d8c:	025b      	lsls	r3, r3, #9
 8004d8e:	b29b      	uxth	r3, r3
 8004d90:	431a      	orrs	r2, r3
 8004d92:	687b      	ldr	r3, [r7, #4]
 8004d94:	68db      	ldr	r3, [r3, #12]
 8004d96:	3b01      	subs	r3, #1
 8004d98:	041b      	lsls	r3, r3, #16
 8004d9a:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 8004d9e:	431a      	orrs	r2, r3
 8004da0:	687b      	ldr	r3, [r7, #4]
 8004da2:	691b      	ldr	r3, [r3, #16]
 8004da4:	3b01      	subs	r3, #1
 8004da6:	061b      	lsls	r3, r3, #24
 8004da8:	f003 43fe 	and.w	r3, r3, #2130706432	; 0x7f000000
 8004dac:	4931      	ldr	r1, [pc, #196]	; (8004e74 <RCCEx_PLL2_Config+0x15c>)
 8004dae:	4313      	orrs	r3, r2
 8004db0:	638b      	str	r3, [r1, #56]	; 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 8004db2:	4b30      	ldr	r3, [pc, #192]	; (8004e74 <RCCEx_PLL2_Config+0x15c>)
 8004db4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004db6:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 8004dba:	687b      	ldr	r3, [r7, #4]
 8004dbc:	695b      	ldr	r3, [r3, #20]
 8004dbe:	492d      	ldr	r1, [pc, #180]	; (8004e74 <RCCEx_PLL2_Config+0x15c>)
 8004dc0:	4313      	orrs	r3, r2
 8004dc2:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 8004dc4:	4b2b      	ldr	r3, [pc, #172]	; (8004e74 <RCCEx_PLL2_Config+0x15c>)
 8004dc6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004dc8:	f023 0220 	bic.w	r2, r3, #32
 8004dcc:	687b      	ldr	r3, [r7, #4]
 8004dce:	699b      	ldr	r3, [r3, #24]
 8004dd0:	4928      	ldr	r1, [pc, #160]	; (8004e74 <RCCEx_PLL2_Config+0x15c>)
 8004dd2:	4313      	orrs	r3, r2
 8004dd4:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();
 8004dd6:	4b27      	ldr	r3, [pc, #156]	; (8004e74 <RCCEx_PLL2_Config+0x15c>)
 8004dd8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004dda:	4a26      	ldr	r2, [pc, #152]	; (8004e74 <RCCEx_PLL2_Config+0x15c>)
 8004ddc:	f023 0310 	bic.w	r3, r3, #16
 8004de0:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 8004de2:	4b24      	ldr	r3, [pc, #144]	; (8004e74 <RCCEx_PLL2_Config+0x15c>)
 8004de4:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8004de6:	4b24      	ldr	r3, [pc, #144]	; (8004e78 <RCCEx_PLL2_Config+0x160>)
 8004de8:	4013      	ands	r3, r2
 8004dea:	687a      	ldr	r2, [r7, #4]
 8004dec:	69d2      	ldr	r2, [r2, #28]
 8004dee:	00d2      	lsls	r2, r2, #3
 8004df0:	4920      	ldr	r1, [pc, #128]	; (8004e74 <RCCEx_PLL2_Config+0x15c>)
 8004df2:	4313      	orrs	r3, r2
 8004df4:	63cb      	str	r3, [r1, #60]	; 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 8004df6:	4b1f      	ldr	r3, [pc, #124]	; (8004e74 <RCCEx_PLL2_Config+0x15c>)
 8004df8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004dfa:	4a1e      	ldr	r2, [pc, #120]	; (8004e74 <RCCEx_PLL2_Config+0x15c>)
 8004dfc:	f043 0310 	orr.w	r3, r3, #16
 8004e00:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Enable the PLL2 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 8004e02:	683b      	ldr	r3, [r7, #0]
 8004e04:	2b00      	cmp	r3, #0
 8004e06:	d106      	bne.n	8004e16 <RCCEx_PLL2_Config+0xfe>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 8004e08:	4b1a      	ldr	r3, [pc, #104]	; (8004e74 <RCCEx_PLL2_Config+0x15c>)
 8004e0a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004e0c:	4a19      	ldr	r2, [pc, #100]	; (8004e74 <RCCEx_PLL2_Config+0x15c>)
 8004e0e:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8004e12:	62d3      	str	r3, [r2, #44]	; 0x2c
 8004e14:	e00f      	b.n	8004e36 <RCCEx_PLL2_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 8004e16:	683b      	ldr	r3, [r7, #0]
 8004e18:	2b01      	cmp	r3, #1
 8004e1a:	d106      	bne.n	8004e2a <RCCEx_PLL2_Config+0x112>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 8004e1c:	4b15      	ldr	r3, [pc, #84]	; (8004e74 <RCCEx_PLL2_Config+0x15c>)
 8004e1e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004e20:	4a14      	ldr	r2, [pc, #80]	; (8004e74 <RCCEx_PLL2_Config+0x15c>)
 8004e22:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8004e26:	62d3      	str	r3, [r2, #44]	; 0x2c
 8004e28:	e005      	b.n	8004e36 <RCCEx_PLL2_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 8004e2a:	4b12      	ldr	r3, [pc, #72]	; (8004e74 <RCCEx_PLL2_Config+0x15c>)
 8004e2c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004e2e:	4a11      	ldr	r2, [pc, #68]	; (8004e74 <RCCEx_PLL2_Config+0x15c>)
 8004e30:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8004e34:	62d3      	str	r3, [r2, #44]	; 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 8004e36:	4b0f      	ldr	r3, [pc, #60]	; (8004e74 <RCCEx_PLL2_Config+0x15c>)
 8004e38:	681b      	ldr	r3, [r3, #0]
 8004e3a:	4a0e      	ldr	r2, [pc, #56]	; (8004e74 <RCCEx_PLL2_Config+0x15c>)
 8004e3c:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8004e40:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004e42:	f7fc f99f 	bl	8001184 <HAL_GetTick>
 8004e46:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL2 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8004e48:	e008      	b.n	8004e5c <RCCEx_PLL2_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8004e4a:	f7fc f99b 	bl	8001184 <HAL_GetTick>
 8004e4e:	4602      	mov	r2, r0
 8004e50:	68bb      	ldr	r3, [r7, #8]
 8004e52:	1ad3      	subs	r3, r2, r3
 8004e54:	2b02      	cmp	r3, #2
 8004e56:	d901      	bls.n	8004e5c <RCCEx_PLL2_Config+0x144>
      {
        return HAL_TIMEOUT;
 8004e58:	2303      	movs	r3, #3
 8004e5a:	e006      	b.n	8004e6a <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8004e5c:	4b05      	ldr	r3, [pc, #20]	; (8004e74 <RCCEx_PLL2_Config+0x15c>)
 8004e5e:	681b      	ldr	r3, [r3, #0]
 8004e60:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8004e64:	2b00      	cmp	r3, #0
 8004e66:	d0f0      	beq.n	8004e4a <RCCEx_PLL2_Config+0x132>
    }

  }


  return status;
 8004e68:	7bfb      	ldrb	r3, [r7, #15]
}
 8004e6a:	4618      	mov	r0, r3
 8004e6c:	3710      	adds	r7, #16
 8004e6e:	46bd      	mov	sp, r7
 8004e70:	bd80      	pop	{r7, pc}
 8004e72:	bf00      	nop
 8004e74:	58024400 	.word	0x58024400
 8004e78:	ffff0007 	.word	0xffff0007

08004e7c <RCCEx_PLL3_Config>:
  * @note   PLL3 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
{
 8004e7c:	b580      	push	{r7, lr}
 8004e7e:	b084      	sub	sp, #16
 8004e80:	af00      	add	r7, sp, #0
 8004e82:	6078      	str	r0, [r7, #4]
 8004e84:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8004e86:	2300      	movs	r3, #0
 8004e88:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8004e8a:	4b53      	ldr	r3, [pc, #332]	; (8004fd8 <RCCEx_PLL3_Config+0x15c>)
 8004e8c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004e8e:	f003 0303 	and.w	r3, r3, #3
 8004e92:	2b03      	cmp	r3, #3
 8004e94:	d101      	bne.n	8004e9a <RCCEx_PLL3_Config+0x1e>
  {
    return HAL_ERROR;
 8004e96:	2301      	movs	r3, #1
 8004e98:	e099      	b.n	8004fce <RCCEx_PLL3_Config+0x152>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 8004e9a:	4b4f      	ldr	r3, [pc, #316]	; (8004fd8 <RCCEx_PLL3_Config+0x15c>)
 8004e9c:	681b      	ldr	r3, [r3, #0]
 8004e9e:	4a4e      	ldr	r2, [pc, #312]	; (8004fd8 <RCCEx_PLL3_Config+0x15c>)
 8004ea0:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004ea4:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004ea6:	f7fc f96d 	bl	8001184 <HAL_GetTick>
 8004eaa:	60b8      	str	r0, [r7, #8]
    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8004eac:	e008      	b.n	8004ec0 <RCCEx_PLL3_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 8004eae:	f7fc f969 	bl	8001184 <HAL_GetTick>
 8004eb2:	4602      	mov	r2, r0
 8004eb4:	68bb      	ldr	r3, [r7, #8]
 8004eb6:	1ad3      	subs	r3, r2, r3
 8004eb8:	2b02      	cmp	r3, #2
 8004eba:	d901      	bls.n	8004ec0 <RCCEx_PLL3_Config+0x44>
      {
        return HAL_TIMEOUT;
 8004ebc:	2303      	movs	r3, #3
 8004ebe:	e086      	b.n	8004fce <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8004ec0:	4b45      	ldr	r3, [pc, #276]	; (8004fd8 <RCCEx_PLL3_Config+0x15c>)
 8004ec2:	681b      	ldr	r3, [r3, #0]
 8004ec4:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8004ec8:	2b00      	cmp	r3, #0
 8004eca:	d1f0      	bne.n	8004eae <RCCEx_PLL3_Config+0x32>
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 8004ecc:	4b42      	ldr	r3, [pc, #264]	; (8004fd8 <RCCEx_PLL3_Config+0x15c>)
 8004ece:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004ed0:	f023 727c 	bic.w	r2, r3, #66060288	; 0x3f00000
 8004ed4:	687b      	ldr	r3, [r7, #4]
 8004ed6:	681b      	ldr	r3, [r3, #0]
 8004ed8:	051b      	lsls	r3, r3, #20
 8004eda:	493f      	ldr	r1, [pc, #252]	; (8004fd8 <RCCEx_PLL3_Config+0x15c>)
 8004edc:	4313      	orrs	r3, r2
 8004ede:	628b      	str	r3, [r1, #40]	; 0x28
 8004ee0:	687b      	ldr	r3, [r7, #4]
 8004ee2:	685b      	ldr	r3, [r3, #4]
 8004ee4:	3b01      	subs	r3, #1
 8004ee6:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8004eea:	687b      	ldr	r3, [r7, #4]
 8004eec:	689b      	ldr	r3, [r3, #8]
 8004eee:	3b01      	subs	r3, #1
 8004ef0:	025b      	lsls	r3, r3, #9
 8004ef2:	b29b      	uxth	r3, r3
 8004ef4:	431a      	orrs	r2, r3
 8004ef6:	687b      	ldr	r3, [r7, #4]
 8004ef8:	68db      	ldr	r3, [r3, #12]
 8004efa:	3b01      	subs	r3, #1
 8004efc:	041b      	lsls	r3, r3, #16
 8004efe:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 8004f02:	431a      	orrs	r2, r3
 8004f04:	687b      	ldr	r3, [r7, #4]
 8004f06:	691b      	ldr	r3, [r3, #16]
 8004f08:	3b01      	subs	r3, #1
 8004f0a:	061b      	lsls	r3, r3, #24
 8004f0c:	f003 43fe 	and.w	r3, r3, #2130706432	; 0x7f000000
 8004f10:	4931      	ldr	r1, [pc, #196]	; (8004fd8 <RCCEx_PLL3_Config+0x15c>)
 8004f12:	4313      	orrs	r3, r2
 8004f14:	640b      	str	r3, [r1, #64]	; 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 8004f16:	4b30      	ldr	r3, [pc, #192]	; (8004fd8 <RCCEx_PLL3_Config+0x15c>)
 8004f18:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004f1a:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8004f1e:	687b      	ldr	r3, [r7, #4]
 8004f20:	695b      	ldr	r3, [r3, #20]
 8004f22:	492d      	ldr	r1, [pc, #180]	; (8004fd8 <RCCEx_PLL3_Config+0x15c>)
 8004f24:	4313      	orrs	r3, r2
 8004f26:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 8004f28:	4b2b      	ldr	r3, [pc, #172]	; (8004fd8 <RCCEx_PLL3_Config+0x15c>)
 8004f2a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004f2c:	f423 7200 	bic.w	r2, r3, #512	; 0x200
 8004f30:	687b      	ldr	r3, [r7, #4]
 8004f32:	699b      	ldr	r3, [r3, #24]
 8004f34:	4928      	ldr	r1, [pc, #160]	; (8004fd8 <RCCEx_PLL3_Config+0x15c>)
 8004f36:	4313      	orrs	r3, r2
 8004f38:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();
 8004f3a:	4b27      	ldr	r3, [pc, #156]	; (8004fd8 <RCCEx_PLL3_Config+0x15c>)
 8004f3c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004f3e:	4a26      	ldr	r2, [pc, #152]	; (8004fd8 <RCCEx_PLL3_Config+0x15c>)
 8004f40:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8004f44:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 8004f46:	4b24      	ldr	r3, [pc, #144]	; (8004fd8 <RCCEx_PLL3_Config+0x15c>)
 8004f48:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8004f4a:	4b24      	ldr	r3, [pc, #144]	; (8004fdc <RCCEx_PLL3_Config+0x160>)
 8004f4c:	4013      	ands	r3, r2
 8004f4e:	687a      	ldr	r2, [r7, #4]
 8004f50:	69d2      	ldr	r2, [r2, #28]
 8004f52:	00d2      	lsls	r2, r2, #3
 8004f54:	4920      	ldr	r1, [pc, #128]	; (8004fd8 <RCCEx_PLL3_Config+0x15c>)
 8004f56:	4313      	orrs	r3, r2
 8004f58:	644b      	str	r3, [r1, #68]	; 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 8004f5a:	4b1f      	ldr	r3, [pc, #124]	; (8004fd8 <RCCEx_PLL3_Config+0x15c>)
 8004f5c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004f5e:	4a1e      	ldr	r2, [pc, #120]	; (8004fd8 <RCCEx_PLL3_Config+0x15c>)
 8004f60:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004f64:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Enable the PLL3 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 8004f66:	683b      	ldr	r3, [r7, #0]
 8004f68:	2b00      	cmp	r3, #0
 8004f6a:	d106      	bne.n	8004f7a <RCCEx_PLL3_Config+0xfe>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 8004f6c:	4b1a      	ldr	r3, [pc, #104]	; (8004fd8 <RCCEx_PLL3_Config+0x15c>)
 8004f6e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004f70:	4a19      	ldr	r2, [pc, #100]	; (8004fd8 <RCCEx_PLL3_Config+0x15c>)
 8004f72:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8004f76:	62d3      	str	r3, [r2, #44]	; 0x2c
 8004f78:	e00f      	b.n	8004f9a <RCCEx_PLL3_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 8004f7a:	683b      	ldr	r3, [r7, #0]
 8004f7c:	2b01      	cmp	r3, #1
 8004f7e:	d106      	bne.n	8004f8e <RCCEx_PLL3_Config+0x112>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 8004f80:	4b15      	ldr	r3, [pc, #84]	; (8004fd8 <RCCEx_PLL3_Config+0x15c>)
 8004f82:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004f84:	4a14      	ldr	r2, [pc, #80]	; (8004fd8 <RCCEx_PLL3_Config+0x15c>)
 8004f86:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8004f8a:	62d3      	str	r3, [r2, #44]	; 0x2c
 8004f8c:	e005      	b.n	8004f9a <RCCEx_PLL3_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 8004f8e:	4b12      	ldr	r3, [pc, #72]	; (8004fd8 <RCCEx_PLL3_Config+0x15c>)
 8004f90:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004f92:	4a11      	ldr	r2, [pc, #68]	; (8004fd8 <RCCEx_PLL3_Config+0x15c>)
 8004f94:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8004f98:	62d3      	str	r3, [r2, #44]	; 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 8004f9a:	4b0f      	ldr	r3, [pc, #60]	; (8004fd8 <RCCEx_PLL3_Config+0x15c>)
 8004f9c:	681b      	ldr	r3, [r3, #0]
 8004f9e:	4a0e      	ldr	r2, [pc, #56]	; (8004fd8 <RCCEx_PLL3_Config+0x15c>)
 8004fa0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004fa4:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004fa6:	f7fc f8ed 	bl	8001184 <HAL_GetTick>
 8004faa:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8004fac:	e008      	b.n	8004fc0 <RCCEx_PLL3_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 8004fae:	f7fc f8e9 	bl	8001184 <HAL_GetTick>
 8004fb2:	4602      	mov	r2, r0
 8004fb4:	68bb      	ldr	r3, [r7, #8]
 8004fb6:	1ad3      	subs	r3, r2, r3
 8004fb8:	2b02      	cmp	r3, #2
 8004fba:	d901      	bls.n	8004fc0 <RCCEx_PLL3_Config+0x144>
      {
        return HAL_TIMEOUT;
 8004fbc:	2303      	movs	r3, #3
 8004fbe:	e006      	b.n	8004fce <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8004fc0:	4b05      	ldr	r3, [pc, #20]	; (8004fd8 <RCCEx_PLL3_Config+0x15c>)
 8004fc2:	681b      	ldr	r3, [r3, #0]
 8004fc4:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8004fc8:	2b00      	cmp	r3, #0
 8004fca:	d0f0      	beq.n	8004fae <RCCEx_PLL3_Config+0x132>
    }

  }


  return status;
 8004fcc:	7bfb      	ldrb	r3, [r7, #15]
}
 8004fce:	4618      	mov	r0, r3
 8004fd0:	3710      	adds	r7, #16
 8004fd2:	46bd      	mov	sp, r7
 8004fd4:	bd80      	pop	{r7, pc}
 8004fd6:	bf00      	nop
 8004fd8:	58024400 	.word	0x58024400
 8004fdc:	ffff0007 	.word	0xffff0007

08004fe0 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004fe0:	b580      	push	{r7, lr}
 8004fe2:	b082      	sub	sp, #8
 8004fe4:	af00      	add	r7, sp, #0
 8004fe6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004fe8:	687b      	ldr	r3, [r7, #4]
 8004fea:	2b00      	cmp	r3, #0
 8004fec:	d101      	bne.n	8004ff2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004fee:	2301      	movs	r3, #1
 8004ff0:	e042      	b.n	8005078 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8004ff2:	687b      	ldr	r3, [r7, #4]
 8004ff4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004ff8:	2b00      	cmp	r3, #0
 8004ffa:	d106      	bne.n	800500a <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004ffc:	687b      	ldr	r3, [r7, #4]
 8004ffe:	2200      	movs	r2, #0
 8005000:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8005004:	6878      	ldr	r0, [r7, #4]
 8005006:	f7fb feed 	bl	8000de4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800500a:	687b      	ldr	r3, [r7, #4]
 800500c:	2224      	movs	r2, #36	; 0x24
 800500e:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  __HAL_UART_DISABLE(huart);
 8005012:	687b      	ldr	r3, [r7, #4]
 8005014:	681b      	ldr	r3, [r3, #0]
 8005016:	681a      	ldr	r2, [r3, #0]
 8005018:	687b      	ldr	r3, [r7, #4]
 800501a:	681b      	ldr	r3, [r3, #0]
 800501c:	f022 0201 	bic.w	r2, r2, #1
 8005020:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8005022:	6878      	ldr	r0, [r7, #4]
 8005024:	f000 f82c 	bl	8005080 <UART_SetConfig>
 8005028:	4603      	mov	r3, r0
 800502a:	2b01      	cmp	r3, #1
 800502c:	d101      	bne.n	8005032 <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 800502e:	2301      	movs	r3, #1
 8005030:	e022      	b.n	8005078 <HAL_UART_Init+0x98>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8005032:	687b      	ldr	r3, [r7, #4]
 8005034:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005036:	2b00      	cmp	r3, #0
 8005038:	d002      	beq.n	8005040 <HAL_UART_Init+0x60>
  {
    UART_AdvFeatureConfig(huart);
 800503a:	6878      	ldr	r0, [r7, #4]
 800503c:	f000 fd88 	bl	8005b50 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8005040:	687b      	ldr	r3, [r7, #4]
 8005042:	681b      	ldr	r3, [r3, #0]
 8005044:	685a      	ldr	r2, [r3, #4]
 8005046:	687b      	ldr	r3, [r7, #4]
 8005048:	681b      	ldr	r3, [r3, #0]
 800504a:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800504e:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8005050:	687b      	ldr	r3, [r7, #4]
 8005052:	681b      	ldr	r3, [r3, #0]
 8005054:	689a      	ldr	r2, [r3, #8]
 8005056:	687b      	ldr	r3, [r7, #4]
 8005058:	681b      	ldr	r3, [r3, #0]
 800505a:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800505e:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8005060:	687b      	ldr	r3, [r7, #4]
 8005062:	681b      	ldr	r3, [r3, #0]
 8005064:	681a      	ldr	r2, [r3, #0]
 8005066:	687b      	ldr	r3, [r7, #4]
 8005068:	681b      	ldr	r3, [r3, #0]
 800506a:	f042 0201 	orr.w	r2, r2, #1
 800506e:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8005070:	6878      	ldr	r0, [r7, #4]
 8005072:	f000 fe0f 	bl	8005c94 <UART_CheckIdleState>
 8005076:	4603      	mov	r3, r0
}
 8005078:	4618      	mov	r0, r3
 800507a:	3708      	adds	r7, #8
 800507c:	46bd      	mov	sp, r7
 800507e:	bd80      	pop	{r7, pc}

08005080 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005080:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005084:	b092      	sub	sp, #72	; 0x48
 8005086:	af00      	add	r7, sp, #0
 8005088:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800508a:	2300      	movs	r3, #0
 800508c:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8005090:	697b      	ldr	r3, [r7, #20]
 8005092:	689a      	ldr	r2, [r3, #8]
 8005094:	697b      	ldr	r3, [r7, #20]
 8005096:	691b      	ldr	r3, [r3, #16]
 8005098:	431a      	orrs	r2, r3
 800509a:	697b      	ldr	r3, [r7, #20]
 800509c:	695b      	ldr	r3, [r3, #20]
 800509e:	431a      	orrs	r2, r3
 80050a0:	697b      	ldr	r3, [r7, #20]
 80050a2:	69db      	ldr	r3, [r3, #28]
 80050a4:	4313      	orrs	r3, r2
 80050a6:	647b      	str	r3, [r7, #68]	; 0x44
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80050a8:	697b      	ldr	r3, [r7, #20]
 80050aa:	681b      	ldr	r3, [r3, #0]
 80050ac:	681a      	ldr	r2, [r3, #0]
 80050ae:	4bbe      	ldr	r3, [pc, #760]	; (80053a8 <UART_SetConfig+0x328>)
 80050b0:	4013      	ands	r3, r2
 80050b2:	697a      	ldr	r2, [r7, #20]
 80050b4:	6812      	ldr	r2, [r2, #0]
 80050b6:	6c79      	ldr	r1, [r7, #68]	; 0x44
 80050b8:	430b      	orrs	r3, r1
 80050ba:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80050bc:	697b      	ldr	r3, [r7, #20]
 80050be:	681b      	ldr	r3, [r3, #0]
 80050c0:	685b      	ldr	r3, [r3, #4]
 80050c2:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 80050c6:	697b      	ldr	r3, [r7, #20]
 80050c8:	68da      	ldr	r2, [r3, #12]
 80050ca:	697b      	ldr	r3, [r7, #20]
 80050cc:	681b      	ldr	r3, [r3, #0]
 80050ce:	430a      	orrs	r2, r1
 80050d0:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80050d2:	697b      	ldr	r3, [r7, #20]
 80050d4:	699b      	ldr	r3, [r3, #24]
 80050d6:	647b      	str	r3, [r7, #68]	; 0x44

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 80050d8:	697b      	ldr	r3, [r7, #20]
 80050da:	681b      	ldr	r3, [r3, #0]
 80050dc:	4ab3      	ldr	r2, [pc, #716]	; (80053ac <UART_SetConfig+0x32c>)
 80050de:	4293      	cmp	r3, r2
 80050e0:	d004      	beq.n	80050ec <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 80050e2:	697b      	ldr	r3, [r7, #20]
 80050e4:	6a1b      	ldr	r3, [r3, #32]
 80050e6:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80050e8:	4313      	orrs	r3, r2
 80050ea:	647b      	str	r3, [r7, #68]	; 0x44
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80050ec:	697b      	ldr	r3, [r7, #20]
 80050ee:	681b      	ldr	r3, [r3, #0]
 80050f0:	689a      	ldr	r2, [r3, #8]
 80050f2:	4baf      	ldr	r3, [pc, #700]	; (80053b0 <UART_SetConfig+0x330>)
 80050f4:	4013      	ands	r3, r2
 80050f6:	697a      	ldr	r2, [r7, #20]
 80050f8:	6812      	ldr	r2, [r2, #0]
 80050fa:	6c79      	ldr	r1, [r7, #68]	; 0x44
 80050fc:	430b      	orrs	r3, r1
 80050fe:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8005100:	697b      	ldr	r3, [r7, #20]
 8005102:	681b      	ldr	r3, [r3, #0]
 8005104:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005106:	f023 010f 	bic.w	r1, r3, #15
 800510a:	697b      	ldr	r3, [r7, #20]
 800510c:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800510e:	697b      	ldr	r3, [r7, #20]
 8005110:	681b      	ldr	r3, [r3, #0]
 8005112:	430a      	orrs	r2, r1
 8005114:	62da      	str	r2, [r3, #44]	; 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8005116:	697b      	ldr	r3, [r7, #20]
 8005118:	681b      	ldr	r3, [r3, #0]
 800511a:	4aa6      	ldr	r2, [pc, #664]	; (80053b4 <UART_SetConfig+0x334>)
 800511c:	4293      	cmp	r3, r2
 800511e:	d177      	bne.n	8005210 <UART_SetConfig+0x190>
 8005120:	4ba5      	ldr	r3, [pc, #660]	; (80053b8 <UART_SetConfig+0x338>)
 8005122:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005124:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8005128:	2b28      	cmp	r3, #40	; 0x28
 800512a:	d86d      	bhi.n	8005208 <UART_SetConfig+0x188>
 800512c:	a201      	add	r2, pc, #4	; (adr r2, 8005134 <UART_SetConfig+0xb4>)
 800512e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005132:	bf00      	nop
 8005134:	080051d9 	.word	0x080051d9
 8005138:	08005209 	.word	0x08005209
 800513c:	08005209 	.word	0x08005209
 8005140:	08005209 	.word	0x08005209
 8005144:	08005209 	.word	0x08005209
 8005148:	08005209 	.word	0x08005209
 800514c:	08005209 	.word	0x08005209
 8005150:	08005209 	.word	0x08005209
 8005154:	080051e1 	.word	0x080051e1
 8005158:	08005209 	.word	0x08005209
 800515c:	08005209 	.word	0x08005209
 8005160:	08005209 	.word	0x08005209
 8005164:	08005209 	.word	0x08005209
 8005168:	08005209 	.word	0x08005209
 800516c:	08005209 	.word	0x08005209
 8005170:	08005209 	.word	0x08005209
 8005174:	080051e9 	.word	0x080051e9
 8005178:	08005209 	.word	0x08005209
 800517c:	08005209 	.word	0x08005209
 8005180:	08005209 	.word	0x08005209
 8005184:	08005209 	.word	0x08005209
 8005188:	08005209 	.word	0x08005209
 800518c:	08005209 	.word	0x08005209
 8005190:	08005209 	.word	0x08005209
 8005194:	080051f1 	.word	0x080051f1
 8005198:	08005209 	.word	0x08005209
 800519c:	08005209 	.word	0x08005209
 80051a0:	08005209 	.word	0x08005209
 80051a4:	08005209 	.word	0x08005209
 80051a8:	08005209 	.word	0x08005209
 80051ac:	08005209 	.word	0x08005209
 80051b0:	08005209 	.word	0x08005209
 80051b4:	080051f9 	.word	0x080051f9
 80051b8:	08005209 	.word	0x08005209
 80051bc:	08005209 	.word	0x08005209
 80051c0:	08005209 	.word	0x08005209
 80051c4:	08005209 	.word	0x08005209
 80051c8:	08005209 	.word	0x08005209
 80051cc:	08005209 	.word	0x08005209
 80051d0:	08005209 	.word	0x08005209
 80051d4:	08005201 	.word	0x08005201
 80051d8:	2301      	movs	r3, #1
 80051da:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80051de:	e222      	b.n	8005626 <UART_SetConfig+0x5a6>
 80051e0:	2304      	movs	r3, #4
 80051e2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80051e6:	e21e      	b.n	8005626 <UART_SetConfig+0x5a6>
 80051e8:	2308      	movs	r3, #8
 80051ea:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80051ee:	e21a      	b.n	8005626 <UART_SetConfig+0x5a6>
 80051f0:	2310      	movs	r3, #16
 80051f2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80051f6:	e216      	b.n	8005626 <UART_SetConfig+0x5a6>
 80051f8:	2320      	movs	r3, #32
 80051fa:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80051fe:	e212      	b.n	8005626 <UART_SetConfig+0x5a6>
 8005200:	2340      	movs	r3, #64	; 0x40
 8005202:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8005206:	e20e      	b.n	8005626 <UART_SetConfig+0x5a6>
 8005208:	2380      	movs	r3, #128	; 0x80
 800520a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800520e:	e20a      	b.n	8005626 <UART_SetConfig+0x5a6>
 8005210:	697b      	ldr	r3, [r7, #20]
 8005212:	681b      	ldr	r3, [r3, #0]
 8005214:	4a69      	ldr	r2, [pc, #420]	; (80053bc <UART_SetConfig+0x33c>)
 8005216:	4293      	cmp	r3, r2
 8005218:	d130      	bne.n	800527c <UART_SetConfig+0x1fc>
 800521a:	4b67      	ldr	r3, [pc, #412]	; (80053b8 <UART_SetConfig+0x338>)
 800521c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800521e:	f003 0307 	and.w	r3, r3, #7
 8005222:	2b05      	cmp	r3, #5
 8005224:	d826      	bhi.n	8005274 <UART_SetConfig+0x1f4>
 8005226:	a201      	add	r2, pc, #4	; (adr r2, 800522c <UART_SetConfig+0x1ac>)
 8005228:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800522c:	08005245 	.word	0x08005245
 8005230:	0800524d 	.word	0x0800524d
 8005234:	08005255 	.word	0x08005255
 8005238:	0800525d 	.word	0x0800525d
 800523c:	08005265 	.word	0x08005265
 8005240:	0800526d 	.word	0x0800526d
 8005244:	2300      	movs	r3, #0
 8005246:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800524a:	e1ec      	b.n	8005626 <UART_SetConfig+0x5a6>
 800524c:	2304      	movs	r3, #4
 800524e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8005252:	e1e8      	b.n	8005626 <UART_SetConfig+0x5a6>
 8005254:	2308      	movs	r3, #8
 8005256:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800525a:	e1e4      	b.n	8005626 <UART_SetConfig+0x5a6>
 800525c:	2310      	movs	r3, #16
 800525e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8005262:	e1e0      	b.n	8005626 <UART_SetConfig+0x5a6>
 8005264:	2320      	movs	r3, #32
 8005266:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800526a:	e1dc      	b.n	8005626 <UART_SetConfig+0x5a6>
 800526c:	2340      	movs	r3, #64	; 0x40
 800526e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8005272:	e1d8      	b.n	8005626 <UART_SetConfig+0x5a6>
 8005274:	2380      	movs	r3, #128	; 0x80
 8005276:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800527a:	e1d4      	b.n	8005626 <UART_SetConfig+0x5a6>
 800527c:	697b      	ldr	r3, [r7, #20]
 800527e:	681b      	ldr	r3, [r3, #0]
 8005280:	4a4f      	ldr	r2, [pc, #316]	; (80053c0 <UART_SetConfig+0x340>)
 8005282:	4293      	cmp	r3, r2
 8005284:	d130      	bne.n	80052e8 <UART_SetConfig+0x268>
 8005286:	4b4c      	ldr	r3, [pc, #304]	; (80053b8 <UART_SetConfig+0x338>)
 8005288:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800528a:	f003 0307 	and.w	r3, r3, #7
 800528e:	2b05      	cmp	r3, #5
 8005290:	d826      	bhi.n	80052e0 <UART_SetConfig+0x260>
 8005292:	a201      	add	r2, pc, #4	; (adr r2, 8005298 <UART_SetConfig+0x218>)
 8005294:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005298:	080052b1 	.word	0x080052b1
 800529c:	080052b9 	.word	0x080052b9
 80052a0:	080052c1 	.word	0x080052c1
 80052a4:	080052c9 	.word	0x080052c9
 80052a8:	080052d1 	.word	0x080052d1
 80052ac:	080052d9 	.word	0x080052d9
 80052b0:	2300      	movs	r3, #0
 80052b2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80052b6:	e1b6      	b.n	8005626 <UART_SetConfig+0x5a6>
 80052b8:	2304      	movs	r3, #4
 80052ba:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80052be:	e1b2      	b.n	8005626 <UART_SetConfig+0x5a6>
 80052c0:	2308      	movs	r3, #8
 80052c2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80052c6:	e1ae      	b.n	8005626 <UART_SetConfig+0x5a6>
 80052c8:	2310      	movs	r3, #16
 80052ca:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80052ce:	e1aa      	b.n	8005626 <UART_SetConfig+0x5a6>
 80052d0:	2320      	movs	r3, #32
 80052d2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80052d6:	e1a6      	b.n	8005626 <UART_SetConfig+0x5a6>
 80052d8:	2340      	movs	r3, #64	; 0x40
 80052da:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80052de:	e1a2      	b.n	8005626 <UART_SetConfig+0x5a6>
 80052e0:	2380      	movs	r3, #128	; 0x80
 80052e2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80052e6:	e19e      	b.n	8005626 <UART_SetConfig+0x5a6>
 80052e8:	697b      	ldr	r3, [r7, #20]
 80052ea:	681b      	ldr	r3, [r3, #0]
 80052ec:	4a35      	ldr	r2, [pc, #212]	; (80053c4 <UART_SetConfig+0x344>)
 80052ee:	4293      	cmp	r3, r2
 80052f0:	d130      	bne.n	8005354 <UART_SetConfig+0x2d4>
 80052f2:	4b31      	ldr	r3, [pc, #196]	; (80053b8 <UART_SetConfig+0x338>)
 80052f4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80052f6:	f003 0307 	and.w	r3, r3, #7
 80052fa:	2b05      	cmp	r3, #5
 80052fc:	d826      	bhi.n	800534c <UART_SetConfig+0x2cc>
 80052fe:	a201      	add	r2, pc, #4	; (adr r2, 8005304 <UART_SetConfig+0x284>)
 8005300:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005304:	0800531d 	.word	0x0800531d
 8005308:	08005325 	.word	0x08005325
 800530c:	0800532d 	.word	0x0800532d
 8005310:	08005335 	.word	0x08005335
 8005314:	0800533d 	.word	0x0800533d
 8005318:	08005345 	.word	0x08005345
 800531c:	2300      	movs	r3, #0
 800531e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8005322:	e180      	b.n	8005626 <UART_SetConfig+0x5a6>
 8005324:	2304      	movs	r3, #4
 8005326:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800532a:	e17c      	b.n	8005626 <UART_SetConfig+0x5a6>
 800532c:	2308      	movs	r3, #8
 800532e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8005332:	e178      	b.n	8005626 <UART_SetConfig+0x5a6>
 8005334:	2310      	movs	r3, #16
 8005336:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800533a:	e174      	b.n	8005626 <UART_SetConfig+0x5a6>
 800533c:	2320      	movs	r3, #32
 800533e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8005342:	e170      	b.n	8005626 <UART_SetConfig+0x5a6>
 8005344:	2340      	movs	r3, #64	; 0x40
 8005346:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800534a:	e16c      	b.n	8005626 <UART_SetConfig+0x5a6>
 800534c:	2380      	movs	r3, #128	; 0x80
 800534e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8005352:	e168      	b.n	8005626 <UART_SetConfig+0x5a6>
 8005354:	697b      	ldr	r3, [r7, #20]
 8005356:	681b      	ldr	r3, [r3, #0]
 8005358:	4a1b      	ldr	r2, [pc, #108]	; (80053c8 <UART_SetConfig+0x348>)
 800535a:	4293      	cmp	r3, r2
 800535c:	d142      	bne.n	80053e4 <UART_SetConfig+0x364>
 800535e:	4b16      	ldr	r3, [pc, #88]	; (80053b8 <UART_SetConfig+0x338>)
 8005360:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005362:	f003 0307 	and.w	r3, r3, #7
 8005366:	2b05      	cmp	r3, #5
 8005368:	d838      	bhi.n	80053dc <UART_SetConfig+0x35c>
 800536a:	a201      	add	r2, pc, #4	; (adr r2, 8005370 <UART_SetConfig+0x2f0>)
 800536c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005370:	08005389 	.word	0x08005389
 8005374:	08005391 	.word	0x08005391
 8005378:	08005399 	.word	0x08005399
 800537c:	080053a1 	.word	0x080053a1
 8005380:	080053cd 	.word	0x080053cd
 8005384:	080053d5 	.word	0x080053d5
 8005388:	2300      	movs	r3, #0
 800538a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800538e:	e14a      	b.n	8005626 <UART_SetConfig+0x5a6>
 8005390:	2304      	movs	r3, #4
 8005392:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8005396:	e146      	b.n	8005626 <UART_SetConfig+0x5a6>
 8005398:	2308      	movs	r3, #8
 800539a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800539e:	e142      	b.n	8005626 <UART_SetConfig+0x5a6>
 80053a0:	2310      	movs	r3, #16
 80053a2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80053a6:	e13e      	b.n	8005626 <UART_SetConfig+0x5a6>
 80053a8:	cfff69f3 	.word	0xcfff69f3
 80053ac:	58000c00 	.word	0x58000c00
 80053b0:	11fff4ff 	.word	0x11fff4ff
 80053b4:	40011000 	.word	0x40011000
 80053b8:	58024400 	.word	0x58024400
 80053bc:	40004400 	.word	0x40004400
 80053c0:	40004800 	.word	0x40004800
 80053c4:	40004c00 	.word	0x40004c00
 80053c8:	40005000 	.word	0x40005000
 80053cc:	2320      	movs	r3, #32
 80053ce:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80053d2:	e128      	b.n	8005626 <UART_SetConfig+0x5a6>
 80053d4:	2340      	movs	r3, #64	; 0x40
 80053d6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80053da:	e124      	b.n	8005626 <UART_SetConfig+0x5a6>
 80053dc:	2380      	movs	r3, #128	; 0x80
 80053de:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80053e2:	e120      	b.n	8005626 <UART_SetConfig+0x5a6>
 80053e4:	697b      	ldr	r3, [r7, #20]
 80053e6:	681b      	ldr	r3, [r3, #0]
 80053e8:	4acb      	ldr	r2, [pc, #812]	; (8005718 <UART_SetConfig+0x698>)
 80053ea:	4293      	cmp	r3, r2
 80053ec:	d176      	bne.n	80054dc <UART_SetConfig+0x45c>
 80053ee:	4bcb      	ldr	r3, [pc, #812]	; (800571c <UART_SetConfig+0x69c>)
 80053f0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80053f2:	f003 0338 	and.w	r3, r3, #56	; 0x38
 80053f6:	2b28      	cmp	r3, #40	; 0x28
 80053f8:	d86c      	bhi.n	80054d4 <UART_SetConfig+0x454>
 80053fa:	a201      	add	r2, pc, #4	; (adr r2, 8005400 <UART_SetConfig+0x380>)
 80053fc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005400:	080054a5 	.word	0x080054a5
 8005404:	080054d5 	.word	0x080054d5
 8005408:	080054d5 	.word	0x080054d5
 800540c:	080054d5 	.word	0x080054d5
 8005410:	080054d5 	.word	0x080054d5
 8005414:	080054d5 	.word	0x080054d5
 8005418:	080054d5 	.word	0x080054d5
 800541c:	080054d5 	.word	0x080054d5
 8005420:	080054ad 	.word	0x080054ad
 8005424:	080054d5 	.word	0x080054d5
 8005428:	080054d5 	.word	0x080054d5
 800542c:	080054d5 	.word	0x080054d5
 8005430:	080054d5 	.word	0x080054d5
 8005434:	080054d5 	.word	0x080054d5
 8005438:	080054d5 	.word	0x080054d5
 800543c:	080054d5 	.word	0x080054d5
 8005440:	080054b5 	.word	0x080054b5
 8005444:	080054d5 	.word	0x080054d5
 8005448:	080054d5 	.word	0x080054d5
 800544c:	080054d5 	.word	0x080054d5
 8005450:	080054d5 	.word	0x080054d5
 8005454:	080054d5 	.word	0x080054d5
 8005458:	080054d5 	.word	0x080054d5
 800545c:	080054d5 	.word	0x080054d5
 8005460:	080054bd 	.word	0x080054bd
 8005464:	080054d5 	.word	0x080054d5
 8005468:	080054d5 	.word	0x080054d5
 800546c:	080054d5 	.word	0x080054d5
 8005470:	080054d5 	.word	0x080054d5
 8005474:	080054d5 	.word	0x080054d5
 8005478:	080054d5 	.word	0x080054d5
 800547c:	080054d5 	.word	0x080054d5
 8005480:	080054c5 	.word	0x080054c5
 8005484:	080054d5 	.word	0x080054d5
 8005488:	080054d5 	.word	0x080054d5
 800548c:	080054d5 	.word	0x080054d5
 8005490:	080054d5 	.word	0x080054d5
 8005494:	080054d5 	.word	0x080054d5
 8005498:	080054d5 	.word	0x080054d5
 800549c:	080054d5 	.word	0x080054d5
 80054a0:	080054cd 	.word	0x080054cd
 80054a4:	2301      	movs	r3, #1
 80054a6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80054aa:	e0bc      	b.n	8005626 <UART_SetConfig+0x5a6>
 80054ac:	2304      	movs	r3, #4
 80054ae:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80054b2:	e0b8      	b.n	8005626 <UART_SetConfig+0x5a6>
 80054b4:	2308      	movs	r3, #8
 80054b6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80054ba:	e0b4      	b.n	8005626 <UART_SetConfig+0x5a6>
 80054bc:	2310      	movs	r3, #16
 80054be:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80054c2:	e0b0      	b.n	8005626 <UART_SetConfig+0x5a6>
 80054c4:	2320      	movs	r3, #32
 80054c6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80054ca:	e0ac      	b.n	8005626 <UART_SetConfig+0x5a6>
 80054cc:	2340      	movs	r3, #64	; 0x40
 80054ce:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80054d2:	e0a8      	b.n	8005626 <UART_SetConfig+0x5a6>
 80054d4:	2380      	movs	r3, #128	; 0x80
 80054d6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80054da:	e0a4      	b.n	8005626 <UART_SetConfig+0x5a6>
 80054dc:	697b      	ldr	r3, [r7, #20]
 80054de:	681b      	ldr	r3, [r3, #0]
 80054e0:	4a8f      	ldr	r2, [pc, #572]	; (8005720 <UART_SetConfig+0x6a0>)
 80054e2:	4293      	cmp	r3, r2
 80054e4:	d130      	bne.n	8005548 <UART_SetConfig+0x4c8>
 80054e6:	4b8d      	ldr	r3, [pc, #564]	; (800571c <UART_SetConfig+0x69c>)
 80054e8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80054ea:	f003 0307 	and.w	r3, r3, #7
 80054ee:	2b05      	cmp	r3, #5
 80054f0:	d826      	bhi.n	8005540 <UART_SetConfig+0x4c0>
 80054f2:	a201      	add	r2, pc, #4	; (adr r2, 80054f8 <UART_SetConfig+0x478>)
 80054f4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80054f8:	08005511 	.word	0x08005511
 80054fc:	08005519 	.word	0x08005519
 8005500:	08005521 	.word	0x08005521
 8005504:	08005529 	.word	0x08005529
 8005508:	08005531 	.word	0x08005531
 800550c:	08005539 	.word	0x08005539
 8005510:	2300      	movs	r3, #0
 8005512:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8005516:	e086      	b.n	8005626 <UART_SetConfig+0x5a6>
 8005518:	2304      	movs	r3, #4
 800551a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800551e:	e082      	b.n	8005626 <UART_SetConfig+0x5a6>
 8005520:	2308      	movs	r3, #8
 8005522:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8005526:	e07e      	b.n	8005626 <UART_SetConfig+0x5a6>
 8005528:	2310      	movs	r3, #16
 800552a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800552e:	e07a      	b.n	8005626 <UART_SetConfig+0x5a6>
 8005530:	2320      	movs	r3, #32
 8005532:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8005536:	e076      	b.n	8005626 <UART_SetConfig+0x5a6>
 8005538:	2340      	movs	r3, #64	; 0x40
 800553a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800553e:	e072      	b.n	8005626 <UART_SetConfig+0x5a6>
 8005540:	2380      	movs	r3, #128	; 0x80
 8005542:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8005546:	e06e      	b.n	8005626 <UART_SetConfig+0x5a6>
 8005548:	697b      	ldr	r3, [r7, #20]
 800554a:	681b      	ldr	r3, [r3, #0]
 800554c:	4a75      	ldr	r2, [pc, #468]	; (8005724 <UART_SetConfig+0x6a4>)
 800554e:	4293      	cmp	r3, r2
 8005550:	d130      	bne.n	80055b4 <UART_SetConfig+0x534>
 8005552:	4b72      	ldr	r3, [pc, #456]	; (800571c <UART_SetConfig+0x69c>)
 8005554:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005556:	f003 0307 	and.w	r3, r3, #7
 800555a:	2b05      	cmp	r3, #5
 800555c:	d826      	bhi.n	80055ac <UART_SetConfig+0x52c>
 800555e:	a201      	add	r2, pc, #4	; (adr r2, 8005564 <UART_SetConfig+0x4e4>)
 8005560:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005564:	0800557d 	.word	0x0800557d
 8005568:	08005585 	.word	0x08005585
 800556c:	0800558d 	.word	0x0800558d
 8005570:	08005595 	.word	0x08005595
 8005574:	0800559d 	.word	0x0800559d
 8005578:	080055a5 	.word	0x080055a5
 800557c:	2300      	movs	r3, #0
 800557e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8005582:	e050      	b.n	8005626 <UART_SetConfig+0x5a6>
 8005584:	2304      	movs	r3, #4
 8005586:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800558a:	e04c      	b.n	8005626 <UART_SetConfig+0x5a6>
 800558c:	2308      	movs	r3, #8
 800558e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8005592:	e048      	b.n	8005626 <UART_SetConfig+0x5a6>
 8005594:	2310      	movs	r3, #16
 8005596:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800559a:	e044      	b.n	8005626 <UART_SetConfig+0x5a6>
 800559c:	2320      	movs	r3, #32
 800559e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80055a2:	e040      	b.n	8005626 <UART_SetConfig+0x5a6>
 80055a4:	2340      	movs	r3, #64	; 0x40
 80055a6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80055aa:	e03c      	b.n	8005626 <UART_SetConfig+0x5a6>
 80055ac:	2380      	movs	r3, #128	; 0x80
 80055ae:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80055b2:	e038      	b.n	8005626 <UART_SetConfig+0x5a6>
 80055b4:	697b      	ldr	r3, [r7, #20]
 80055b6:	681b      	ldr	r3, [r3, #0]
 80055b8:	4a5b      	ldr	r2, [pc, #364]	; (8005728 <UART_SetConfig+0x6a8>)
 80055ba:	4293      	cmp	r3, r2
 80055bc:	d130      	bne.n	8005620 <UART_SetConfig+0x5a0>
 80055be:	4b57      	ldr	r3, [pc, #348]	; (800571c <UART_SetConfig+0x69c>)
 80055c0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80055c2:	f003 0307 	and.w	r3, r3, #7
 80055c6:	2b05      	cmp	r3, #5
 80055c8:	d826      	bhi.n	8005618 <UART_SetConfig+0x598>
 80055ca:	a201      	add	r2, pc, #4	; (adr r2, 80055d0 <UART_SetConfig+0x550>)
 80055cc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80055d0:	080055e9 	.word	0x080055e9
 80055d4:	080055f1 	.word	0x080055f1
 80055d8:	080055f9 	.word	0x080055f9
 80055dc:	08005601 	.word	0x08005601
 80055e0:	08005609 	.word	0x08005609
 80055e4:	08005611 	.word	0x08005611
 80055e8:	2302      	movs	r3, #2
 80055ea:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80055ee:	e01a      	b.n	8005626 <UART_SetConfig+0x5a6>
 80055f0:	2304      	movs	r3, #4
 80055f2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80055f6:	e016      	b.n	8005626 <UART_SetConfig+0x5a6>
 80055f8:	2308      	movs	r3, #8
 80055fa:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80055fe:	e012      	b.n	8005626 <UART_SetConfig+0x5a6>
 8005600:	2310      	movs	r3, #16
 8005602:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8005606:	e00e      	b.n	8005626 <UART_SetConfig+0x5a6>
 8005608:	2320      	movs	r3, #32
 800560a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800560e:	e00a      	b.n	8005626 <UART_SetConfig+0x5a6>
 8005610:	2340      	movs	r3, #64	; 0x40
 8005612:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8005616:	e006      	b.n	8005626 <UART_SetConfig+0x5a6>
 8005618:	2380      	movs	r3, #128	; 0x80
 800561a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800561e:	e002      	b.n	8005626 <UART_SetConfig+0x5a6>
 8005620:	2380      	movs	r3, #128	; 0x80
 8005622:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8005626:	697b      	ldr	r3, [r7, #20]
 8005628:	681b      	ldr	r3, [r3, #0]
 800562a:	4a3f      	ldr	r2, [pc, #252]	; (8005728 <UART_SetConfig+0x6a8>)
 800562c:	4293      	cmp	r3, r2
 800562e:	f040 80f8 	bne.w	8005822 <UART_SetConfig+0x7a2>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8005632:	f897 3043 	ldrb.w	r3, [r7, #67]	; 0x43
 8005636:	2b20      	cmp	r3, #32
 8005638:	dc46      	bgt.n	80056c8 <UART_SetConfig+0x648>
 800563a:	2b02      	cmp	r3, #2
 800563c:	f2c0 8082 	blt.w	8005744 <UART_SetConfig+0x6c4>
 8005640:	3b02      	subs	r3, #2
 8005642:	2b1e      	cmp	r3, #30
 8005644:	d87e      	bhi.n	8005744 <UART_SetConfig+0x6c4>
 8005646:	a201      	add	r2, pc, #4	; (adr r2, 800564c <UART_SetConfig+0x5cc>)
 8005648:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800564c:	080056cf 	.word	0x080056cf
 8005650:	08005745 	.word	0x08005745
 8005654:	080056d7 	.word	0x080056d7
 8005658:	08005745 	.word	0x08005745
 800565c:	08005745 	.word	0x08005745
 8005660:	08005745 	.word	0x08005745
 8005664:	080056e7 	.word	0x080056e7
 8005668:	08005745 	.word	0x08005745
 800566c:	08005745 	.word	0x08005745
 8005670:	08005745 	.word	0x08005745
 8005674:	08005745 	.word	0x08005745
 8005678:	08005745 	.word	0x08005745
 800567c:	08005745 	.word	0x08005745
 8005680:	08005745 	.word	0x08005745
 8005684:	080056f7 	.word	0x080056f7
 8005688:	08005745 	.word	0x08005745
 800568c:	08005745 	.word	0x08005745
 8005690:	08005745 	.word	0x08005745
 8005694:	08005745 	.word	0x08005745
 8005698:	08005745 	.word	0x08005745
 800569c:	08005745 	.word	0x08005745
 80056a0:	08005745 	.word	0x08005745
 80056a4:	08005745 	.word	0x08005745
 80056a8:	08005745 	.word	0x08005745
 80056ac:	08005745 	.word	0x08005745
 80056b0:	08005745 	.word	0x08005745
 80056b4:	08005745 	.word	0x08005745
 80056b8:	08005745 	.word	0x08005745
 80056bc:	08005745 	.word	0x08005745
 80056c0:	08005745 	.word	0x08005745
 80056c4:	08005737 	.word	0x08005737
 80056c8:	2b40      	cmp	r3, #64	; 0x40
 80056ca:	d037      	beq.n	800573c <UART_SetConfig+0x6bc>
 80056cc:	e03a      	b.n	8005744 <UART_SetConfig+0x6c4>
    {
      case UART_CLOCKSOURCE_D3PCLK1:
        pclk = HAL_RCCEx_GetD3PCLK1Freq();
 80056ce:	f7ff f865 	bl	800479c <HAL_RCCEx_GetD3PCLK1Freq>
 80056d2:	63f8      	str	r0, [r7, #60]	; 0x3c
        break;
 80056d4:	e03c      	b.n	8005750 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80056d6:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80056da:	4618      	mov	r0, r3
 80056dc:	f7ff f874 	bl	80047c8 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 80056e0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80056e2:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 80056e4:	e034      	b.n	8005750 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80056e6:	f107 0318 	add.w	r3, r7, #24
 80056ea:	4618      	mov	r0, r3
 80056ec:	f7ff f9c0 	bl	8004a70 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 80056f0:	69fb      	ldr	r3, [r7, #28]
 80056f2:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 80056f4:	e02c      	b.n	8005750 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80056f6:	4b09      	ldr	r3, [pc, #36]	; (800571c <UART_SetConfig+0x69c>)
 80056f8:	681b      	ldr	r3, [r3, #0]
 80056fa:	f003 0320 	and.w	r3, r3, #32
 80056fe:	2b00      	cmp	r3, #0
 8005700:	d016      	beq.n	8005730 <UART_SetConfig+0x6b0>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 8005702:	4b06      	ldr	r3, [pc, #24]	; (800571c <UART_SetConfig+0x69c>)
 8005704:	681b      	ldr	r3, [r3, #0]
 8005706:	08db      	lsrs	r3, r3, #3
 8005708:	f003 0303 	and.w	r3, r3, #3
 800570c:	4a07      	ldr	r2, [pc, #28]	; (800572c <UART_SetConfig+0x6ac>)
 800570e:	fa22 f303 	lsr.w	r3, r2, r3
 8005712:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8005714:	e01c      	b.n	8005750 <UART_SetConfig+0x6d0>
 8005716:	bf00      	nop
 8005718:	40011400 	.word	0x40011400
 800571c:	58024400 	.word	0x58024400
 8005720:	40007800 	.word	0x40007800
 8005724:	40007c00 	.word	0x40007c00
 8005728:	58000c00 	.word	0x58000c00
 800572c:	03d09000 	.word	0x03d09000
          pclk = (uint32_t) HSI_VALUE;
 8005730:	4b9d      	ldr	r3, [pc, #628]	; (80059a8 <UART_SetConfig+0x928>)
 8005732:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8005734:	e00c      	b.n	8005750 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 8005736:	4b9d      	ldr	r3, [pc, #628]	; (80059ac <UART_SetConfig+0x92c>)
 8005738:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800573a:	e009      	b.n	8005750 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800573c:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8005740:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8005742:	e005      	b.n	8005750 <UART_SetConfig+0x6d0>
      default:
        pclk = 0U;
 8005744:	2300      	movs	r3, #0
 8005746:	63fb      	str	r3, [r7, #60]	; 0x3c
        ret = HAL_ERROR;
 8005748:	2301      	movs	r3, #1
 800574a:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
        break;
 800574e:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8005750:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005752:	2b00      	cmp	r3, #0
 8005754:	f000 81de 	beq.w	8005b14 <UART_SetConfig+0xa94>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8005758:	697b      	ldr	r3, [r7, #20]
 800575a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800575c:	4a94      	ldr	r2, [pc, #592]	; (80059b0 <UART_SetConfig+0x930>)
 800575e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8005762:	461a      	mov	r2, r3
 8005764:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005766:	fbb3 f3f2 	udiv	r3, r3, r2
 800576a:	633b      	str	r3, [r7, #48]	; 0x30

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800576c:	697b      	ldr	r3, [r7, #20]
 800576e:	685a      	ldr	r2, [r3, #4]
 8005770:	4613      	mov	r3, r2
 8005772:	005b      	lsls	r3, r3, #1
 8005774:	4413      	add	r3, r2
 8005776:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005778:	429a      	cmp	r2, r3
 800577a:	d305      	bcc.n	8005788 <UART_SetConfig+0x708>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 800577c:	697b      	ldr	r3, [r7, #20]
 800577e:	685b      	ldr	r3, [r3, #4]
 8005780:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8005782:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005784:	429a      	cmp	r2, r3
 8005786:	d903      	bls.n	8005790 <UART_SetConfig+0x710>
      {
        ret = HAL_ERROR;
 8005788:	2301      	movs	r3, #1
 800578a:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
 800578e:	e1c1      	b.n	8005b14 <UART_SetConfig+0xa94>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8005790:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005792:	2200      	movs	r2, #0
 8005794:	60bb      	str	r3, [r7, #8]
 8005796:	60fa      	str	r2, [r7, #12]
 8005798:	697b      	ldr	r3, [r7, #20]
 800579a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800579c:	4a84      	ldr	r2, [pc, #528]	; (80059b0 <UART_SetConfig+0x930>)
 800579e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80057a2:	b29b      	uxth	r3, r3
 80057a4:	2200      	movs	r2, #0
 80057a6:	603b      	str	r3, [r7, #0]
 80057a8:	607a      	str	r2, [r7, #4]
 80057aa:	e9d7 2300 	ldrd	r2, r3, [r7]
 80057ae:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 80057b2:	f7fa fd91 	bl	80002d8 <__aeabi_uldivmod>
 80057b6:	4602      	mov	r2, r0
 80057b8:	460b      	mov	r3, r1
 80057ba:	4610      	mov	r0, r2
 80057bc:	4619      	mov	r1, r3
 80057be:	f04f 0200 	mov.w	r2, #0
 80057c2:	f04f 0300 	mov.w	r3, #0
 80057c6:	020b      	lsls	r3, r1, #8
 80057c8:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 80057cc:	0202      	lsls	r2, r0, #8
 80057ce:	6979      	ldr	r1, [r7, #20]
 80057d0:	6849      	ldr	r1, [r1, #4]
 80057d2:	0849      	lsrs	r1, r1, #1
 80057d4:	2000      	movs	r0, #0
 80057d6:	460c      	mov	r4, r1
 80057d8:	4605      	mov	r5, r0
 80057da:	eb12 0804 	adds.w	r8, r2, r4
 80057de:	eb43 0905 	adc.w	r9, r3, r5
 80057e2:	697b      	ldr	r3, [r7, #20]
 80057e4:	685b      	ldr	r3, [r3, #4]
 80057e6:	2200      	movs	r2, #0
 80057e8:	469a      	mov	sl, r3
 80057ea:	4693      	mov	fp, r2
 80057ec:	4652      	mov	r2, sl
 80057ee:	465b      	mov	r3, fp
 80057f0:	4640      	mov	r0, r8
 80057f2:	4649      	mov	r1, r9
 80057f4:	f7fa fd70 	bl	80002d8 <__aeabi_uldivmod>
 80057f8:	4602      	mov	r2, r0
 80057fa:	460b      	mov	r3, r1
 80057fc:	4613      	mov	r3, r2
 80057fe:	63bb      	str	r3, [r7, #56]	; 0x38
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8005800:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005802:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8005806:	d308      	bcc.n	800581a <UART_SetConfig+0x79a>
 8005808:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800580a:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800580e:	d204      	bcs.n	800581a <UART_SetConfig+0x79a>
        {
          huart->Instance->BRR = usartdiv;
 8005810:	697b      	ldr	r3, [r7, #20]
 8005812:	681b      	ldr	r3, [r3, #0]
 8005814:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8005816:	60da      	str	r2, [r3, #12]
 8005818:	e17c      	b.n	8005b14 <UART_SetConfig+0xa94>
        }
        else
        {
          ret = HAL_ERROR;
 800581a:	2301      	movs	r3, #1
 800581c:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
 8005820:	e178      	b.n	8005b14 <UART_SetConfig+0xa94>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8005822:	697b      	ldr	r3, [r7, #20]
 8005824:	69db      	ldr	r3, [r3, #28]
 8005826:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800582a:	f040 80c5 	bne.w	80059b8 <UART_SetConfig+0x938>
  {
    switch (clocksource)
 800582e:	f897 3043 	ldrb.w	r3, [r7, #67]	; 0x43
 8005832:	2b20      	cmp	r3, #32
 8005834:	dc48      	bgt.n	80058c8 <UART_SetConfig+0x848>
 8005836:	2b00      	cmp	r3, #0
 8005838:	db7b      	blt.n	8005932 <UART_SetConfig+0x8b2>
 800583a:	2b20      	cmp	r3, #32
 800583c:	d879      	bhi.n	8005932 <UART_SetConfig+0x8b2>
 800583e:	a201      	add	r2, pc, #4	; (adr r2, 8005844 <UART_SetConfig+0x7c4>)
 8005840:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005844:	080058cf 	.word	0x080058cf
 8005848:	080058d7 	.word	0x080058d7
 800584c:	08005933 	.word	0x08005933
 8005850:	08005933 	.word	0x08005933
 8005854:	080058df 	.word	0x080058df
 8005858:	08005933 	.word	0x08005933
 800585c:	08005933 	.word	0x08005933
 8005860:	08005933 	.word	0x08005933
 8005864:	080058ef 	.word	0x080058ef
 8005868:	08005933 	.word	0x08005933
 800586c:	08005933 	.word	0x08005933
 8005870:	08005933 	.word	0x08005933
 8005874:	08005933 	.word	0x08005933
 8005878:	08005933 	.word	0x08005933
 800587c:	08005933 	.word	0x08005933
 8005880:	08005933 	.word	0x08005933
 8005884:	080058ff 	.word	0x080058ff
 8005888:	08005933 	.word	0x08005933
 800588c:	08005933 	.word	0x08005933
 8005890:	08005933 	.word	0x08005933
 8005894:	08005933 	.word	0x08005933
 8005898:	08005933 	.word	0x08005933
 800589c:	08005933 	.word	0x08005933
 80058a0:	08005933 	.word	0x08005933
 80058a4:	08005933 	.word	0x08005933
 80058a8:	08005933 	.word	0x08005933
 80058ac:	08005933 	.word	0x08005933
 80058b0:	08005933 	.word	0x08005933
 80058b4:	08005933 	.word	0x08005933
 80058b8:	08005933 	.word	0x08005933
 80058bc:	08005933 	.word	0x08005933
 80058c0:	08005933 	.word	0x08005933
 80058c4:	08005925 	.word	0x08005925
 80058c8:	2b40      	cmp	r3, #64	; 0x40
 80058ca:	d02e      	beq.n	800592a <UART_SetConfig+0x8aa>
 80058cc:	e031      	b.n	8005932 <UART_SetConfig+0x8b2>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80058ce:	f7fd fd2f 	bl	8003330 <HAL_RCC_GetPCLK1Freq>
 80058d2:	63f8      	str	r0, [r7, #60]	; 0x3c
        break;
 80058d4:	e033      	b.n	800593e <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80058d6:	f7fd fd41 	bl	800335c <HAL_RCC_GetPCLK2Freq>
 80058da:	63f8      	str	r0, [r7, #60]	; 0x3c
        break;
 80058dc:	e02f      	b.n	800593e <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80058de:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80058e2:	4618      	mov	r0, r3
 80058e4:	f7fe ff70 	bl	80047c8 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 80058e8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80058ea:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 80058ec:	e027      	b.n	800593e <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80058ee:	f107 0318 	add.w	r3, r7, #24
 80058f2:	4618      	mov	r0, r3
 80058f4:	f7ff f8bc 	bl	8004a70 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 80058f8:	69fb      	ldr	r3, [r7, #28]
 80058fa:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 80058fc:	e01f      	b.n	800593e <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80058fe:	4b2d      	ldr	r3, [pc, #180]	; (80059b4 <UART_SetConfig+0x934>)
 8005900:	681b      	ldr	r3, [r3, #0]
 8005902:	f003 0320 	and.w	r3, r3, #32
 8005906:	2b00      	cmp	r3, #0
 8005908:	d009      	beq.n	800591e <UART_SetConfig+0x89e>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 800590a:	4b2a      	ldr	r3, [pc, #168]	; (80059b4 <UART_SetConfig+0x934>)
 800590c:	681b      	ldr	r3, [r3, #0]
 800590e:	08db      	lsrs	r3, r3, #3
 8005910:	f003 0303 	and.w	r3, r3, #3
 8005914:	4a24      	ldr	r2, [pc, #144]	; (80059a8 <UART_SetConfig+0x928>)
 8005916:	fa22 f303 	lsr.w	r3, r2, r3
 800591a:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 800591c:	e00f      	b.n	800593e <UART_SetConfig+0x8be>
          pclk = (uint32_t) HSI_VALUE;
 800591e:	4b22      	ldr	r3, [pc, #136]	; (80059a8 <UART_SetConfig+0x928>)
 8005920:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8005922:	e00c      	b.n	800593e <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 8005924:	4b21      	ldr	r3, [pc, #132]	; (80059ac <UART_SetConfig+0x92c>)
 8005926:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8005928:	e009      	b.n	800593e <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800592a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800592e:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8005930:	e005      	b.n	800593e <UART_SetConfig+0x8be>
      default:
        pclk = 0U;
 8005932:	2300      	movs	r3, #0
 8005934:	63fb      	str	r3, [r7, #60]	; 0x3c
        ret = HAL_ERROR;
 8005936:	2301      	movs	r3, #1
 8005938:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
        break;
 800593c:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800593e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005940:	2b00      	cmp	r3, #0
 8005942:	f000 80e7 	beq.w	8005b14 <UART_SetConfig+0xa94>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8005946:	697b      	ldr	r3, [r7, #20]
 8005948:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800594a:	4a19      	ldr	r2, [pc, #100]	; (80059b0 <UART_SetConfig+0x930>)
 800594c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8005950:	461a      	mov	r2, r3
 8005952:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005954:	fbb3 f3f2 	udiv	r3, r3, r2
 8005958:	005a      	lsls	r2, r3, #1
 800595a:	697b      	ldr	r3, [r7, #20]
 800595c:	685b      	ldr	r3, [r3, #4]
 800595e:	085b      	lsrs	r3, r3, #1
 8005960:	441a      	add	r2, r3
 8005962:	697b      	ldr	r3, [r7, #20]
 8005964:	685b      	ldr	r3, [r3, #4]
 8005966:	fbb2 f3f3 	udiv	r3, r2, r3
 800596a:	63bb      	str	r3, [r7, #56]	; 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800596c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800596e:	2b0f      	cmp	r3, #15
 8005970:	d916      	bls.n	80059a0 <UART_SetConfig+0x920>
 8005972:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005974:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005978:	d212      	bcs.n	80059a0 <UART_SetConfig+0x920>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800597a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800597c:	b29b      	uxth	r3, r3
 800597e:	f023 030f 	bic.w	r3, r3, #15
 8005982:	86fb      	strh	r3, [r7, #54]	; 0x36
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8005984:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005986:	085b      	lsrs	r3, r3, #1
 8005988:	b29b      	uxth	r3, r3
 800598a:	f003 0307 	and.w	r3, r3, #7
 800598e:	b29a      	uxth	r2, r3
 8005990:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 8005992:	4313      	orrs	r3, r2
 8005994:	86fb      	strh	r3, [r7, #54]	; 0x36
        huart->Instance->BRR = brrtemp;
 8005996:	697b      	ldr	r3, [r7, #20]
 8005998:	681b      	ldr	r3, [r3, #0]
 800599a:	8efa      	ldrh	r2, [r7, #54]	; 0x36
 800599c:	60da      	str	r2, [r3, #12]
 800599e:	e0b9      	b.n	8005b14 <UART_SetConfig+0xa94>
      }
      else
      {
        ret = HAL_ERROR;
 80059a0:	2301      	movs	r3, #1
 80059a2:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
 80059a6:	e0b5      	b.n	8005b14 <UART_SetConfig+0xa94>
 80059a8:	03d09000 	.word	0x03d09000
 80059ac:	003d0900 	.word	0x003d0900
 80059b0:	08006820 	.word	0x08006820
 80059b4:	58024400 	.word	0x58024400
      }
    }
  }
  else
  {
    switch (clocksource)
 80059b8:	f897 3043 	ldrb.w	r3, [r7, #67]	; 0x43
 80059bc:	2b20      	cmp	r3, #32
 80059be:	dc49      	bgt.n	8005a54 <UART_SetConfig+0x9d4>
 80059c0:	2b00      	cmp	r3, #0
 80059c2:	db7c      	blt.n	8005abe <UART_SetConfig+0xa3e>
 80059c4:	2b20      	cmp	r3, #32
 80059c6:	d87a      	bhi.n	8005abe <UART_SetConfig+0xa3e>
 80059c8:	a201      	add	r2, pc, #4	; (adr r2, 80059d0 <UART_SetConfig+0x950>)
 80059ca:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80059ce:	bf00      	nop
 80059d0:	08005a5b 	.word	0x08005a5b
 80059d4:	08005a63 	.word	0x08005a63
 80059d8:	08005abf 	.word	0x08005abf
 80059dc:	08005abf 	.word	0x08005abf
 80059e0:	08005a6b 	.word	0x08005a6b
 80059e4:	08005abf 	.word	0x08005abf
 80059e8:	08005abf 	.word	0x08005abf
 80059ec:	08005abf 	.word	0x08005abf
 80059f0:	08005a7b 	.word	0x08005a7b
 80059f4:	08005abf 	.word	0x08005abf
 80059f8:	08005abf 	.word	0x08005abf
 80059fc:	08005abf 	.word	0x08005abf
 8005a00:	08005abf 	.word	0x08005abf
 8005a04:	08005abf 	.word	0x08005abf
 8005a08:	08005abf 	.word	0x08005abf
 8005a0c:	08005abf 	.word	0x08005abf
 8005a10:	08005a8b 	.word	0x08005a8b
 8005a14:	08005abf 	.word	0x08005abf
 8005a18:	08005abf 	.word	0x08005abf
 8005a1c:	08005abf 	.word	0x08005abf
 8005a20:	08005abf 	.word	0x08005abf
 8005a24:	08005abf 	.word	0x08005abf
 8005a28:	08005abf 	.word	0x08005abf
 8005a2c:	08005abf 	.word	0x08005abf
 8005a30:	08005abf 	.word	0x08005abf
 8005a34:	08005abf 	.word	0x08005abf
 8005a38:	08005abf 	.word	0x08005abf
 8005a3c:	08005abf 	.word	0x08005abf
 8005a40:	08005abf 	.word	0x08005abf
 8005a44:	08005abf 	.word	0x08005abf
 8005a48:	08005abf 	.word	0x08005abf
 8005a4c:	08005abf 	.word	0x08005abf
 8005a50:	08005ab1 	.word	0x08005ab1
 8005a54:	2b40      	cmp	r3, #64	; 0x40
 8005a56:	d02e      	beq.n	8005ab6 <UART_SetConfig+0xa36>
 8005a58:	e031      	b.n	8005abe <UART_SetConfig+0xa3e>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005a5a:	f7fd fc69 	bl	8003330 <HAL_RCC_GetPCLK1Freq>
 8005a5e:	63f8      	str	r0, [r7, #60]	; 0x3c
        break;
 8005a60:	e033      	b.n	8005aca <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8005a62:	f7fd fc7b 	bl	800335c <HAL_RCC_GetPCLK2Freq>
 8005a66:	63f8      	str	r0, [r7, #60]	; 0x3c
        break;
 8005a68:	e02f      	b.n	8005aca <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8005a6a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8005a6e:	4618      	mov	r0, r3
 8005a70:	f7fe feaa 	bl	80047c8 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8005a74:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005a76:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8005a78:	e027      	b.n	8005aca <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8005a7a:	f107 0318 	add.w	r3, r7, #24
 8005a7e:	4618      	mov	r0, r3
 8005a80:	f7fe fff6 	bl	8004a70 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8005a84:	69fb      	ldr	r3, [r7, #28]
 8005a86:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8005a88:	e01f      	b.n	8005aca <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8005a8a:	4b2d      	ldr	r3, [pc, #180]	; (8005b40 <UART_SetConfig+0xac0>)
 8005a8c:	681b      	ldr	r3, [r3, #0]
 8005a8e:	f003 0320 	and.w	r3, r3, #32
 8005a92:	2b00      	cmp	r3, #0
 8005a94:	d009      	beq.n	8005aaa <UART_SetConfig+0xa2a>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 8005a96:	4b2a      	ldr	r3, [pc, #168]	; (8005b40 <UART_SetConfig+0xac0>)
 8005a98:	681b      	ldr	r3, [r3, #0]
 8005a9a:	08db      	lsrs	r3, r3, #3
 8005a9c:	f003 0303 	and.w	r3, r3, #3
 8005aa0:	4a28      	ldr	r2, [pc, #160]	; (8005b44 <UART_SetConfig+0xac4>)
 8005aa2:	fa22 f303 	lsr.w	r3, r2, r3
 8005aa6:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8005aa8:	e00f      	b.n	8005aca <UART_SetConfig+0xa4a>
          pclk = (uint32_t) HSI_VALUE;
 8005aaa:	4b26      	ldr	r3, [pc, #152]	; (8005b44 <UART_SetConfig+0xac4>)
 8005aac:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8005aae:	e00c      	b.n	8005aca <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 8005ab0:	4b25      	ldr	r3, [pc, #148]	; (8005b48 <UART_SetConfig+0xac8>)
 8005ab2:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8005ab4:	e009      	b.n	8005aca <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005ab6:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8005aba:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8005abc:	e005      	b.n	8005aca <UART_SetConfig+0xa4a>
      default:
        pclk = 0U;
 8005abe:	2300      	movs	r3, #0
 8005ac0:	63fb      	str	r3, [r7, #60]	; 0x3c
        ret = HAL_ERROR;
 8005ac2:	2301      	movs	r3, #1
 8005ac4:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
        break;
 8005ac8:	bf00      	nop
    }

    if (pclk != 0U)
 8005aca:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005acc:	2b00      	cmp	r3, #0
 8005ace:	d021      	beq.n	8005b14 <UART_SetConfig+0xa94>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8005ad0:	697b      	ldr	r3, [r7, #20]
 8005ad2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005ad4:	4a1d      	ldr	r2, [pc, #116]	; (8005b4c <UART_SetConfig+0xacc>)
 8005ad6:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8005ada:	461a      	mov	r2, r3
 8005adc:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005ade:	fbb3 f2f2 	udiv	r2, r3, r2
 8005ae2:	697b      	ldr	r3, [r7, #20]
 8005ae4:	685b      	ldr	r3, [r3, #4]
 8005ae6:	085b      	lsrs	r3, r3, #1
 8005ae8:	441a      	add	r2, r3
 8005aea:	697b      	ldr	r3, [r7, #20]
 8005aec:	685b      	ldr	r3, [r3, #4]
 8005aee:	fbb2 f3f3 	udiv	r3, r2, r3
 8005af2:	63bb      	str	r3, [r7, #56]	; 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8005af4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005af6:	2b0f      	cmp	r3, #15
 8005af8:	d909      	bls.n	8005b0e <UART_SetConfig+0xa8e>
 8005afa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005afc:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005b00:	d205      	bcs.n	8005b0e <UART_SetConfig+0xa8e>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8005b02:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005b04:	b29a      	uxth	r2, r3
 8005b06:	697b      	ldr	r3, [r7, #20]
 8005b08:	681b      	ldr	r3, [r3, #0]
 8005b0a:	60da      	str	r2, [r3, #12]
 8005b0c:	e002      	b.n	8005b14 <UART_SetConfig+0xa94>
      }
      else
      {
        ret = HAL_ERROR;
 8005b0e:	2301      	movs	r3, #1
 8005b10:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8005b14:	697b      	ldr	r3, [r7, #20]
 8005b16:	2201      	movs	r2, #1
 8005b18:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
  huart->NbRxDataToProcess = 1;
 8005b1c:	697b      	ldr	r3, [r7, #20]
 8005b1e:	2201      	movs	r2, #1
 8005b20:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8005b24:	697b      	ldr	r3, [r7, #20]
 8005b26:	2200      	movs	r2, #0
 8005b28:	675a      	str	r2, [r3, #116]	; 0x74
  huart->TxISR = NULL;
 8005b2a:	697b      	ldr	r3, [r7, #20]
 8005b2c:	2200      	movs	r2, #0
 8005b2e:	679a      	str	r2, [r3, #120]	; 0x78

  return ret;
 8005b30:	f897 3042 	ldrb.w	r3, [r7, #66]	; 0x42
}
 8005b34:	4618      	mov	r0, r3
 8005b36:	3748      	adds	r7, #72	; 0x48
 8005b38:	46bd      	mov	sp, r7
 8005b3a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8005b3e:	bf00      	nop
 8005b40:	58024400 	.word	0x58024400
 8005b44:	03d09000 	.word	0x03d09000
 8005b48:	003d0900 	.word	0x003d0900
 8005b4c:	08006820 	.word	0x08006820

08005b50 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8005b50:	b480      	push	{r7}
 8005b52:	b083      	sub	sp, #12
 8005b54:	af00      	add	r7, sp, #0
 8005b56:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8005b58:	687b      	ldr	r3, [r7, #4]
 8005b5a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005b5c:	f003 0301 	and.w	r3, r3, #1
 8005b60:	2b00      	cmp	r3, #0
 8005b62:	d00a      	beq.n	8005b7a <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8005b64:	687b      	ldr	r3, [r7, #4]
 8005b66:	681b      	ldr	r3, [r3, #0]
 8005b68:	685b      	ldr	r3, [r3, #4]
 8005b6a:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8005b6e:	687b      	ldr	r3, [r7, #4]
 8005b70:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005b72:	687b      	ldr	r3, [r7, #4]
 8005b74:	681b      	ldr	r3, [r3, #0]
 8005b76:	430a      	orrs	r2, r1
 8005b78:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8005b7a:	687b      	ldr	r3, [r7, #4]
 8005b7c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005b7e:	f003 0302 	and.w	r3, r3, #2
 8005b82:	2b00      	cmp	r3, #0
 8005b84:	d00a      	beq.n	8005b9c <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8005b86:	687b      	ldr	r3, [r7, #4]
 8005b88:	681b      	ldr	r3, [r3, #0]
 8005b8a:	685b      	ldr	r3, [r3, #4]
 8005b8c:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8005b90:	687b      	ldr	r3, [r7, #4]
 8005b92:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8005b94:	687b      	ldr	r3, [r7, #4]
 8005b96:	681b      	ldr	r3, [r3, #0]
 8005b98:	430a      	orrs	r2, r1
 8005b9a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8005b9c:	687b      	ldr	r3, [r7, #4]
 8005b9e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005ba0:	f003 0304 	and.w	r3, r3, #4
 8005ba4:	2b00      	cmp	r3, #0
 8005ba6:	d00a      	beq.n	8005bbe <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8005ba8:	687b      	ldr	r3, [r7, #4]
 8005baa:	681b      	ldr	r3, [r3, #0]
 8005bac:	685b      	ldr	r3, [r3, #4]
 8005bae:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8005bb2:	687b      	ldr	r3, [r7, #4]
 8005bb4:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8005bb6:	687b      	ldr	r3, [r7, #4]
 8005bb8:	681b      	ldr	r3, [r3, #0]
 8005bba:	430a      	orrs	r2, r1
 8005bbc:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8005bbe:	687b      	ldr	r3, [r7, #4]
 8005bc0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005bc2:	f003 0308 	and.w	r3, r3, #8
 8005bc6:	2b00      	cmp	r3, #0
 8005bc8:	d00a      	beq.n	8005be0 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8005bca:	687b      	ldr	r3, [r7, #4]
 8005bcc:	681b      	ldr	r3, [r3, #0]
 8005bce:	685b      	ldr	r3, [r3, #4]
 8005bd0:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8005bd4:	687b      	ldr	r3, [r7, #4]
 8005bd6:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8005bd8:	687b      	ldr	r3, [r7, #4]
 8005bda:	681b      	ldr	r3, [r3, #0]
 8005bdc:	430a      	orrs	r2, r1
 8005bde:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8005be0:	687b      	ldr	r3, [r7, #4]
 8005be2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005be4:	f003 0310 	and.w	r3, r3, #16
 8005be8:	2b00      	cmp	r3, #0
 8005bea:	d00a      	beq.n	8005c02 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8005bec:	687b      	ldr	r3, [r7, #4]
 8005bee:	681b      	ldr	r3, [r3, #0]
 8005bf0:	689b      	ldr	r3, [r3, #8]
 8005bf2:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8005bf6:	687b      	ldr	r3, [r7, #4]
 8005bf8:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8005bfa:	687b      	ldr	r3, [r7, #4]
 8005bfc:	681b      	ldr	r3, [r3, #0]
 8005bfe:	430a      	orrs	r2, r1
 8005c00:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8005c02:	687b      	ldr	r3, [r7, #4]
 8005c04:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005c06:	f003 0320 	and.w	r3, r3, #32
 8005c0a:	2b00      	cmp	r3, #0
 8005c0c:	d00a      	beq.n	8005c24 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8005c0e:	687b      	ldr	r3, [r7, #4]
 8005c10:	681b      	ldr	r3, [r3, #0]
 8005c12:	689b      	ldr	r3, [r3, #8]
 8005c14:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8005c18:	687b      	ldr	r3, [r7, #4]
 8005c1a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8005c1c:	687b      	ldr	r3, [r7, #4]
 8005c1e:	681b      	ldr	r3, [r3, #0]
 8005c20:	430a      	orrs	r2, r1
 8005c22:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8005c24:	687b      	ldr	r3, [r7, #4]
 8005c26:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005c28:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005c2c:	2b00      	cmp	r3, #0
 8005c2e:	d01a      	beq.n	8005c66 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8005c30:	687b      	ldr	r3, [r7, #4]
 8005c32:	681b      	ldr	r3, [r3, #0]
 8005c34:	685b      	ldr	r3, [r3, #4]
 8005c36:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8005c3a:	687b      	ldr	r3, [r7, #4]
 8005c3c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8005c3e:	687b      	ldr	r3, [r7, #4]
 8005c40:	681b      	ldr	r3, [r3, #0]
 8005c42:	430a      	orrs	r2, r1
 8005c44:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8005c46:	687b      	ldr	r3, [r7, #4]
 8005c48:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005c4a:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8005c4e:	d10a      	bne.n	8005c66 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8005c50:	687b      	ldr	r3, [r7, #4]
 8005c52:	681b      	ldr	r3, [r3, #0]
 8005c54:	685b      	ldr	r3, [r3, #4]
 8005c56:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 8005c5a:	687b      	ldr	r3, [r7, #4]
 8005c5c:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8005c5e:	687b      	ldr	r3, [r7, #4]
 8005c60:	681b      	ldr	r3, [r3, #0]
 8005c62:	430a      	orrs	r2, r1
 8005c64:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8005c66:	687b      	ldr	r3, [r7, #4]
 8005c68:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005c6a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005c6e:	2b00      	cmp	r3, #0
 8005c70:	d00a      	beq.n	8005c88 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8005c72:	687b      	ldr	r3, [r7, #4]
 8005c74:	681b      	ldr	r3, [r3, #0]
 8005c76:	685b      	ldr	r3, [r3, #4]
 8005c78:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8005c7c:	687b      	ldr	r3, [r7, #4]
 8005c7e:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8005c80:	687b      	ldr	r3, [r7, #4]
 8005c82:	681b      	ldr	r3, [r3, #0]
 8005c84:	430a      	orrs	r2, r1
 8005c86:	605a      	str	r2, [r3, #4]
  }
}
 8005c88:	bf00      	nop
 8005c8a:	370c      	adds	r7, #12
 8005c8c:	46bd      	mov	sp, r7
 8005c8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c92:	4770      	bx	lr

08005c94 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8005c94:	b580      	push	{r7, lr}
 8005c96:	b098      	sub	sp, #96	; 0x60
 8005c98:	af02      	add	r7, sp, #8
 8005c9a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005c9c:	687b      	ldr	r3, [r7, #4]
 8005c9e:	2200      	movs	r2, #0
 8005ca0:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8005ca4:	f7fb fa6e 	bl	8001184 <HAL_GetTick>
 8005ca8:	6578      	str	r0, [r7, #84]	; 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8005caa:	687b      	ldr	r3, [r7, #4]
 8005cac:	681b      	ldr	r3, [r3, #0]
 8005cae:	681b      	ldr	r3, [r3, #0]
 8005cb0:	f003 0308 	and.w	r3, r3, #8
 8005cb4:	2b08      	cmp	r3, #8
 8005cb6:	d12f      	bne.n	8005d18 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8005cb8:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8005cbc:	9300      	str	r3, [sp, #0]
 8005cbe:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8005cc0:	2200      	movs	r2, #0
 8005cc2:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8005cc6:	6878      	ldr	r0, [r7, #4]
 8005cc8:	f000 f88e 	bl	8005de8 <UART_WaitOnFlagUntilTimeout>
 8005ccc:	4603      	mov	r3, r0
 8005cce:	2b00      	cmp	r3, #0
 8005cd0:	d022      	beq.n	8005d18 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 8005cd2:	687b      	ldr	r3, [r7, #4]
 8005cd4:	681b      	ldr	r3, [r3, #0]
 8005cd6:	63bb      	str	r3, [r7, #56]	; 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005cd8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005cda:	e853 3f00 	ldrex	r3, [r3]
 8005cde:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8005ce0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005ce2:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005ce6:	653b      	str	r3, [r7, #80]	; 0x50
 8005ce8:	687b      	ldr	r3, [r7, #4]
 8005cea:	681b      	ldr	r3, [r3, #0]
 8005cec:	461a      	mov	r2, r3
 8005cee:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8005cf0:	647b      	str	r3, [r7, #68]	; 0x44
 8005cf2:	643a      	str	r2, [r7, #64]	; 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005cf4:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8005cf6:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8005cf8:	e841 2300 	strex	r3, r2, [r1]
 8005cfc:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8005cfe:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005d00:	2b00      	cmp	r3, #0
 8005d02:	d1e6      	bne.n	8005cd2 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8005d04:	687b      	ldr	r3, [r7, #4]
 8005d06:	2220      	movs	r2, #32
 8005d08:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

      __HAL_UNLOCK(huart);
 8005d0c:	687b      	ldr	r3, [r7, #4]
 8005d0e:	2200      	movs	r2, #0
 8005d10:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8005d14:	2303      	movs	r3, #3
 8005d16:	e063      	b.n	8005de0 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8005d18:	687b      	ldr	r3, [r7, #4]
 8005d1a:	681b      	ldr	r3, [r3, #0]
 8005d1c:	681b      	ldr	r3, [r3, #0]
 8005d1e:	f003 0304 	and.w	r3, r3, #4
 8005d22:	2b04      	cmp	r3, #4
 8005d24:	d149      	bne.n	8005dba <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8005d26:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8005d2a:	9300      	str	r3, [sp, #0]
 8005d2c:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8005d2e:	2200      	movs	r2, #0
 8005d30:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8005d34:	6878      	ldr	r0, [r7, #4]
 8005d36:	f000 f857 	bl	8005de8 <UART_WaitOnFlagUntilTimeout>
 8005d3a:	4603      	mov	r3, r0
 8005d3c:	2b00      	cmp	r3, #0
 8005d3e:	d03c      	beq.n	8005dba <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8005d40:	687b      	ldr	r3, [r7, #4]
 8005d42:	681b      	ldr	r3, [r3, #0]
 8005d44:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005d46:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005d48:	e853 3f00 	ldrex	r3, [r3]
 8005d4c:	623b      	str	r3, [r7, #32]
   return(result);
 8005d4e:	6a3b      	ldr	r3, [r7, #32]
 8005d50:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8005d54:	64fb      	str	r3, [r7, #76]	; 0x4c
 8005d56:	687b      	ldr	r3, [r7, #4]
 8005d58:	681b      	ldr	r3, [r3, #0]
 8005d5a:	461a      	mov	r2, r3
 8005d5c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005d5e:	633b      	str	r3, [r7, #48]	; 0x30
 8005d60:	62fa      	str	r2, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005d62:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8005d64:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005d66:	e841 2300 	strex	r3, r2, [r1]
 8005d6a:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8005d6c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005d6e:	2b00      	cmp	r3, #0
 8005d70:	d1e6      	bne.n	8005d40 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005d72:	687b      	ldr	r3, [r7, #4]
 8005d74:	681b      	ldr	r3, [r3, #0]
 8005d76:	3308      	adds	r3, #8
 8005d78:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005d7a:	693b      	ldr	r3, [r7, #16]
 8005d7c:	e853 3f00 	ldrex	r3, [r3]
 8005d80:	60fb      	str	r3, [r7, #12]
   return(result);
 8005d82:	68fb      	ldr	r3, [r7, #12]
 8005d84:	f023 0301 	bic.w	r3, r3, #1
 8005d88:	64bb      	str	r3, [r7, #72]	; 0x48
 8005d8a:	687b      	ldr	r3, [r7, #4]
 8005d8c:	681b      	ldr	r3, [r3, #0]
 8005d8e:	3308      	adds	r3, #8
 8005d90:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8005d92:	61fa      	str	r2, [r7, #28]
 8005d94:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005d96:	69b9      	ldr	r1, [r7, #24]
 8005d98:	69fa      	ldr	r2, [r7, #28]
 8005d9a:	e841 2300 	strex	r3, r2, [r1]
 8005d9e:	617b      	str	r3, [r7, #20]
   return(result);
 8005da0:	697b      	ldr	r3, [r7, #20]
 8005da2:	2b00      	cmp	r3, #0
 8005da4:	d1e5      	bne.n	8005d72 <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 8005da6:	687b      	ldr	r3, [r7, #4]
 8005da8:	2220      	movs	r2, #32
 8005daa:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

      __HAL_UNLOCK(huart);
 8005dae:	687b      	ldr	r3, [r7, #4]
 8005db0:	2200      	movs	r2, #0
 8005db2:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8005db6:	2303      	movs	r3, #3
 8005db8:	e012      	b.n	8005de0 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8005dba:	687b      	ldr	r3, [r7, #4]
 8005dbc:	2220      	movs	r2, #32
 8005dbe:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  huart->RxState = HAL_UART_STATE_READY;
 8005dc2:	687b      	ldr	r3, [r7, #4]
 8005dc4:	2220      	movs	r2, #32
 8005dc6:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005dca:	687b      	ldr	r3, [r7, #4]
 8005dcc:	2200      	movs	r2, #0
 8005dce:	66da      	str	r2, [r3, #108]	; 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005dd0:	687b      	ldr	r3, [r7, #4]
 8005dd2:	2200      	movs	r2, #0
 8005dd4:	671a      	str	r2, [r3, #112]	; 0x70

  __HAL_UNLOCK(huart);
 8005dd6:	687b      	ldr	r3, [r7, #4]
 8005dd8:	2200      	movs	r2, #0
 8005dda:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 8005dde:	2300      	movs	r3, #0
}
 8005de0:	4618      	mov	r0, r3
 8005de2:	3758      	adds	r7, #88	; 0x58
 8005de4:	46bd      	mov	sp, r7
 8005de6:	bd80      	pop	{r7, pc}

08005de8 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8005de8:	b580      	push	{r7, lr}
 8005dea:	b084      	sub	sp, #16
 8005dec:	af00      	add	r7, sp, #0
 8005dee:	60f8      	str	r0, [r7, #12]
 8005df0:	60b9      	str	r1, [r7, #8]
 8005df2:	603b      	str	r3, [r7, #0]
 8005df4:	4613      	mov	r3, r2
 8005df6:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005df8:	e049      	b.n	8005e8e <UART_WaitOnFlagUntilTimeout+0xa6>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005dfa:	69bb      	ldr	r3, [r7, #24]
 8005dfc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005e00:	d045      	beq.n	8005e8e <UART_WaitOnFlagUntilTimeout+0xa6>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005e02:	f7fb f9bf 	bl	8001184 <HAL_GetTick>
 8005e06:	4602      	mov	r2, r0
 8005e08:	683b      	ldr	r3, [r7, #0]
 8005e0a:	1ad3      	subs	r3, r2, r3
 8005e0c:	69ba      	ldr	r2, [r7, #24]
 8005e0e:	429a      	cmp	r2, r3
 8005e10:	d302      	bcc.n	8005e18 <UART_WaitOnFlagUntilTimeout+0x30>
 8005e12:	69bb      	ldr	r3, [r7, #24]
 8005e14:	2b00      	cmp	r3, #0
 8005e16:	d101      	bne.n	8005e1c <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8005e18:	2303      	movs	r3, #3
 8005e1a:	e048      	b.n	8005eae <UART_WaitOnFlagUntilTimeout+0xc6>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8005e1c:	68fb      	ldr	r3, [r7, #12]
 8005e1e:	681b      	ldr	r3, [r3, #0]
 8005e20:	681b      	ldr	r3, [r3, #0]
 8005e22:	f003 0304 	and.w	r3, r3, #4
 8005e26:	2b00      	cmp	r3, #0
 8005e28:	d031      	beq.n	8005e8e <UART_WaitOnFlagUntilTimeout+0xa6>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8005e2a:	68fb      	ldr	r3, [r7, #12]
 8005e2c:	681b      	ldr	r3, [r3, #0]
 8005e2e:	69db      	ldr	r3, [r3, #28]
 8005e30:	f003 0308 	and.w	r3, r3, #8
 8005e34:	2b08      	cmp	r3, #8
 8005e36:	d110      	bne.n	8005e5a <UART_WaitOnFlagUntilTimeout+0x72>
        {
           /* Clear Overrun Error flag*/
           __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8005e38:	68fb      	ldr	r3, [r7, #12]
 8005e3a:	681b      	ldr	r3, [r3, #0]
 8005e3c:	2208      	movs	r2, #8
 8005e3e:	621a      	str	r2, [r3, #32]

           /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts if ongoing */
           UART_EndRxTransfer(huart);
 8005e40:	68f8      	ldr	r0, [r7, #12]
 8005e42:	f000 f839 	bl	8005eb8 <UART_EndRxTransfer>

           huart->ErrorCode = HAL_UART_ERROR_ORE;
 8005e46:	68fb      	ldr	r3, [r7, #12]
 8005e48:	2208      	movs	r2, #8
 8005e4a:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90

           /* Process Unlocked */
           __HAL_UNLOCK(huart);
 8005e4e:	68fb      	ldr	r3, [r7, #12]
 8005e50:	2200      	movs	r2, #0
 8005e52:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

           return HAL_ERROR;
 8005e56:	2301      	movs	r3, #1
 8005e58:	e029      	b.n	8005eae <UART_WaitOnFlagUntilTimeout+0xc6>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8005e5a:	68fb      	ldr	r3, [r7, #12]
 8005e5c:	681b      	ldr	r3, [r3, #0]
 8005e5e:	69db      	ldr	r3, [r3, #28]
 8005e60:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8005e64:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8005e68:	d111      	bne.n	8005e8e <UART_WaitOnFlagUntilTimeout+0xa6>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8005e6a:	68fb      	ldr	r3, [r7, #12]
 8005e6c:	681b      	ldr	r3, [r3, #0]
 8005e6e:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8005e72:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8005e74:	68f8      	ldr	r0, [r7, #12]
 8005e76:	f000 f81f 	bl	8005eb8 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8005e7a:	68fb      	ldr	r3, [r7, #12]
 8005e7c:	2220      	movs	r2, #32
 8005e7e:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8005e82:	68fb      	ldr	r3, [r7, #12]
 8005e84:	2200      	movs	r2, #0
 8005e86:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

          return HAL_TIMEOUT;
 8005e8a:	2303      	movs	r3, #3
 8005e8c:	e00f      	b.n	8005eae <UART_WaitOnFlagUntilTimeout+0xc6>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005e8e:	68fb      	ldr	r3, [r7, #12]
 8005e90:	681b      	ldr	r3, [r3, #0]
 8005e92:	69da      	ldr	r2, [r3, #28]
 8005e94:	68bb      	ldr	r3, [r7, #8]
 8005e96:	4013      	ands	r3, r2
 8005e98:	68ba      	ldr	r2, [r7, #8]
 8005e9a:	429a      	cmp	r2, r3
 8005e9c:	bf0c      	ite	eq
 8005e9e:	2301      	moveq	r3, #1
 8005ea0:	2300      	movne	r3, #0
 8005ea2:	b2db      	uxtb	r3, r3
 8005ea4:	461a      	mov	r2, r3
 8005ea6:	79fb      	ldrb	r3, [r7, #7]
 8005ea8:	429a      	cmp	r2, r3
 8005eaa:	d0a6      	beq.n	8005dfa <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8005eac:	2300      	movs	r3, #0
}
 8005eae:	4618      	mov	r0, r3
 8005eb0:	3710      	adds	r7, #16
 8005eb2:	46bd      	mov	sp, r7
 8005eb4:	bd80      	pop	{r7, pc}
	...

08005eb8 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8005eb8:	b480      	push	{r7}
 8005eba:	b095      	sub	sp, #84	; 0x54
 8005ebc:	af00      	add	r7, sp, #0
 8005ebe:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8005ec0:	687b      	ldr	r3, [r7, #4]
 8005ec2:	681b      	ldr	r3, [r3, #0]
 8005ec4:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005ec6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005ec8:	e853 3f00 	ldrex	r3, [r3]
 8005ecc:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8005ece:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005ed0:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8005ed4:	64fb      	str	r3, [r7, #76]	; 0x4c
 8005ed6:	687b      	ldr	r3, [r7, #4]
 8005ed8:	681b      	ldr	r3, [r3, #0]
 8005eda:	461a      	mov	r2, r3
 8005edc:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005ede:	643b      	str	r3, [r7, #64]	; 0x40
 8005ee0:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005ee2:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8005ee4:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8005ee6:	e841 2300 	strex	r3, r2, [r1]
 8005eea:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8005eec:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005eee:	2b00      	cmp	r3, #0
 8005ef0:	d1e6      	bne.n	8005ec0 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8005ef2:	687b      	ldr	r3, [r7, #4]
 8005ef4:	681b      	ldr	r3, [r3, #0]
 8005ef6:	3308      	adds	r3, #8
 8005ef8:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005efa:	6a3b      	ldr	r3, [r7, #32]
 8005efc:	e853 3f00 	ldrex	r3, [r3]
 8005f00:	61fb      	str	r3, [r7, #28]
   return(result);
 8005f02:	69fa      	ldr	r2, [r7, #28]
 8005f04:	4b1e      	ldr	r3, [pc, #120]	; (8005f80 <UART_EndRxTransfer+0xc8>)
 8005f06:	4013      	ands	r3, r2
 8005f08:	64bb      	str	r3, [r7, #72]	; 0x48
 8005f0a:	687b      	ldr	r3, [r7, #4]
 8005f0c:	681b      	ldr	r3, [r3, #0]
 8005f0e:	3308      	adds	r3, #8
 8005f10:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8005f12:	62fa      	str	r2, [r7, #44]	; 0x2c
 8005f14:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005f16:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8005f18:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8005f1a:	e841 2300 	strex	r3, r2, [r1]
 8005f1e:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8005f20:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005f22:	2b00      	cmp	r3, #0
 8005f24:	d1e5      	bne.n	8005ef2 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005f26:	687b      	ldr	r3, [r7, #4]
 8005f28:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8005f2a:	2b01      	cmp	r3, #1
 8005f2c:	d118      	bne.n	8005f60 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005f2e:	687b      	ldr	r3, [r7, #4]
 8005f30:	681b      	ldr	r3, [r3, #0]
 8005f32:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005f34:	68fb      	ldr	r3, [r7, #12]
 8005f36:	e853 3f00 	ldrex	r3, [r3]
 8005f3a:	60bb      	str	r3, [r7, #8]
   return(result);
 8005f3c:	68bb      	ldr	r3, [r7, #8]
 8005f3e:	f023 0310 	bic.w	r3, r3, #16
 8005f42:	647b      	str	r3, [r7, #68]	; 0x44
 8005f44:	687b      	ldr	r3, [r7, #4]
 8005f46:	681b      	ldr	r3, [r3, #0]
 8005f48:	461a      	mov	r2, r3
 8005f4a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8005f4c:	61bb      	str	r3, [r7, #24]
 8005f4e:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005f50:	6979      	ldr	r1, [r7, #20]
 8005f52:	69ba      	ldr	r2, [r7, #24]
 8005f54:	e841 2300 	strex	r3, r2, [r1]
 8005f58:	613b      	str	r3, [r7, #16]
   return(result);
 8005f5a:	693b      	ldr	r3, [r7, #16]
 8005f5c:	2b00      	cmp	r3, #0
 8005f5e:	d1e6      	bne.n	8005f2e <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8005f60:	687b      	ldr	r3, [r7, #4]
 8005f62:	2220      	movs	r2, #32
 8005f64:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005f68:	687b      	ldr	r3, [r7, #4]
 8005f6a:	2200      	movs	r2, #0
 8005f6c:	66da      	str	r2, [r3, #108]	; 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8005f6e:	687b      	ldr	r3, [r7, #4]
 8005f70:	2200      	movs	r2, #0
 8005f72:	675a      	str	r2, [r3, #116]	; 0x74
}
 8005f74:	bf00      	nop
 8005f76:	3754      	adds	r7, #84	; 0x54
 8005f78:	46bd      	mov	sp, r7
 8005f7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f7e:	4770      	bx	lr
 8005f80:	effffffe 	.word	0xeffffffe

08005f84 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8005f84:	b480      	push	{r7}
 8005f86:	b085      	sub	sp, #20
 8005f88:	af00      	add	r7, sp, #0
 8005f8a:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8005f8c:	687b      	ldr	r3, [r7, #4]
 8005f8e:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 8005f92:	2b01      	cmp	r3, #1
 8005f94:	d101      	bne.n	8005f9a <HAL_UARTEx_DisableFifoMode+0x16>
 8005f96:	2302      	movs	r3, #2
 8005f98:	e027      	b.n	8005fea <HAL_UARTEx_DisableFifoMode+0x66>
 8005f9a:	687b      	ldr	r3, [r7, #4]
 8005f9c:	2201      	movs	r2, #1
 8005f9e:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8005fa2:	687b      	ldr	r3, [r7, #4]
 8005fa4:	2224      	movs	r2, #36	; 0x24
 8005fa6:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8005faa:	687b      	ldr	r3, [r7, #4]
 8005fac:	681b      	ldr	r3, [r3, #0]
 8005fae:	681b      	ldr	r3, [r3, #0]
 8005fb0:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8005fb2:	687b      	ldr	r3, [r7, #4]
 8005fb4:	681b      	ldr	r3, [r3, #0]
 8005fb6:	681a      	ldr	r2, [r3, #0]
 8005fb8:	687b      	ldr	r3, [r7, #4]
 8005fba:	681b      	ldr	r3, [r3, #0]
 8005fbc:	f022 0201 	bic.w	r2, r2, #1
 8005fc0:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8005fc2:	68fb      	ldr	r3, [r7, #12]
 8005fc4:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 8005fc8:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8005fca:	687b      	ldr	r3, [r7, #4]
 8005fcc:	2200      	movs	r2, #0
 8005fce:	665a      	str	r2, [r3, #100]	; 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8005fd0:	687b      	ldr	r3, [r7, #4]
 8005fd2:	681b      	ldr	r3, [r3, #0]
 8005fd4:	68fa      	ldr	r2, [r7, #12]
 8005fd6:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8005fd8:	687b      	ldr	r3, [r7, #4]
 8005fda:	2220      	movs	r2, #32
 8005fdc:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8005fe0:	687b      	ldr	r3, [r7, #4]
 8005fe2:	2200      	movs	r2, #0
 8005fe4:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 8005fe8:	2300      	movs	r3, #0
}
 8005fea:	4618      	mov	r0, r3
 8005fec:	3714      	adds	r7, #20
 8005fee:	46bd      	mov	sp, r7
 8005ff0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ff4:	4770      	bx	lr

08005ff6 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8005ff6:	b580      	push	{r7, lr}
 8005ff8:	b084      	sub	sp, #16
 8005ffa:	af00      	add	r7, sp, #0
 8005ffc:	6078      	str	r0, [r7, #4]
 8005ffe:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8006000:	687b      	ldr	r3, [r7, #4]
 8006002:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 8006006:	2b01      	cmp	r3, #1
 8006008:	d101      	bne.n	800600e <HAL_UARTEx_SetTxFifoThreshold+0x18>
 800600a:	2302      	movs	r3, #2
 800600c:	e02d      	b.n	800606a <HAL_UARTEx_SetTxFifoThreshold+0x74>
 800600e:	687b      	ldr	r3, [r7, #4]
 8006010:	2201      	movs	r2, #1
 8006012:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8006016:	687b      	ldr	r3, [r7, #4]
 8006018:	2224      	movs	r2, #36	; 0x24
 800601a:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800601e:	687b      	ldr	r3, [r7, #4]
 8006020:	681b      	ldr	r3, [r3, #0]
 8006022:	681b      	ldr	r3, [r3, #0]
 8006024:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8006026:	687b      	ldr	r3, [r7, #4]
 8006028:	681b      	ldr	r3, [r3, #0]
 800602a:	681a      	ldr	r2, [r3, #0]
 800602c:	687b      	ldr	r3, [r7, #4]
 800602e:	681b      	ldr	r3, [r3, #0]
 8006030:	f022 0201 	bic.w	r2, r2, #1
 8006034:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8006036:	687b      	ldr	r3, [r7, #4]
 8006038:	681b      	ldr	r3, [r3, #0]
 800603a:	689b      	ldr	r3, [r3, #8]
 800603c:	f023 4160 	bic.w	r1, r3, #3758096384	; 0xe0000000
 8006040:	687b      	ldr	r3, [r7, #4]
 8006042:	681b      	ldr	r3, [r3, #0]
 8006044:	683a      	ldr	r2, [r7, #0]
 8006046:	430a      	orrs	r2, r1
 8006048:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800604a:	6878      	ldr	r0, [r7, #4]
 800604c:	f000 f850 	bl	80060f0 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8006050:	687b      	ldr	r3, [r7, #4]
 8006052:	681b      	ldr	r3, [r3, #0]
 8006054:	68fa      	ldr	r2, [r7, #12]
 8006056:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8006058:	687b      	ldr	r3, [r7, #4]
 800605a:	2220      	movs	r2, #32
 800605c:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8006060:	687b      	ldr	r3, [r7, #4]
 8006062:	2200      	movs	r2, #0
 8006064:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 8006068:	2300      	movs	r3, #0
}
 800606a:	4618      	mov	r0, r3
 800606c:	3710      	adds	r7, #16
 800606e:	46bd      	mov	sp, r7
 8006070:	bd80      	pop	{r7, pc}

08006072 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8006072:	b580      	push	{r7, lr}
 8006074:	b084      	sub	sp, #16
 8006076:	af00      	add	r7, sp, #0
 8006078:	6078      	str	r0, [r7, #4]
 800607a:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800607c:	687b      	ldr	r3, [r7, #4]
 800607e:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 8006082:	2b01      	cmp	r3, #1
 8006084:	d101      	bne.n	800608a <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8006086:	2302      	movs	r3, #2
 8006088:	e02d      	b.n	80060e6 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 800608a:	687b      	ldr	r3, [r7, #4]
 800608c:	2201      	movs	r2, #1
 800608e:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8006092:	687b      	ldr	r3, [r7, #4]
 8006094:	2224      	movs	r2, #36	; 0x24
 8006096:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800609a:	687b      	ldr	r3, [r7, #4]
 800609c:	681b      	ldr	r3, [r3, #0]
 800609e:	681b      	ldr	r3, [r3, #0]
 80060a0:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80060a2:	687b      	ldr	r3, [r7, #4]
 80060a4:	681b      	ldr	r3, [r3, #0]
 80060a6:	681a      	ldr	r2, [r3, #0]
 80060a8:	687b      	ldr	r3, [r7, #4]
 80060aa:	681b      	ldr	r3, [r3, #0]
 80060ac:	f022 0201 	bic.w	r2, r2, #1
 80060b0:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 80060b2:	687b      	ldr	r3, [r7, #4]
 80060b4:	681b      	ldr	r3, [r3, #0]
 80060b6:	689b      	ldr	r3, [r3, #8]
 80060b8:	f023 6160 	bic.w	r1, r3, #234881024	; 0xe000000
 80060bc:	687b      	ldr	r3, [r7, #4]
 80060be:	681b      	ldr	r3, [r3, #0]
 80060c0:	683a      	ldr	r2, [r7, #0]
 80060c2:	430a      	orrs	r2, r1
 80060c4:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 80060c6:	6878      	ldr	r0, [r7, #4]
 80060c8:	f000 f812 	bl	80060f0 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80060cc:	687b      	ldr	r3, [r7, #4]
 80060ce:	681b      	ldr	r3, [r3, #0]
 80060d0:	68fa      	ldr	r2, [r7, #12]
 80060d2:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80060d4:	687b      	ldr	r3, [r7, #4]
 80060d6:	2220      	movs	r2, #32
 80060d8:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80060dc:	687b      	ldr	r3, [r7, #4]
 80060de:	2200      	movs	r2, #0
 80060e0:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 80060e4:	2300      	movs	r3, #0
}
 80060e6:	4618      	mov	r0, r3
 80060e8:	3710      	adds	r7, #16
 80060ea:	46bd      	mov	sp, r7
 80060ec:	bd80      	pop	{r7, pc}
	...

080060f0 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 80060f0:	b480      	push	{r7}
 80060f2:	b085      	sub	sp, #20
 80060f4:	af00      	add	r7, sp, #0
 80060f6:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 80060f8:	687b      	ldr	r3, [r7, #4]
 80060fa:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80060fc:	2b00      	cmp	r3, #0
 80060fe:	d108      	bne.n	8006112 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8006100:	687b      	ldr	r3, [r7, #4]
 8006102:	2201      	movs	r2, #1
 8006104:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = 1U;
 8006108:	687b      	ldr	r3, [r7, #4]
 800610a:	2201      	movs	r2, #1
 800610c:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8006110:	e031      	b.n	8006176 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8006112:	2310      	movs	r3, #16
 8006114:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8006116:	2310      	movs	r3, #16
 8006118:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800611a:	687b      	ldr	r3, [r7, #4]
 800611c:	681b      	ldr	r3, [r3, #0]
 800611e:	689b      	ldr	r3, [r3, #8]
 8006120:	0e5b      	lsrs	r3, r3, #25
 8006122:	b2db      	uxtb	r3, r3
 8006124:	f003 0307 	and.w	r3, r3, #7
 8006128:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800612a:	687b      	ldr	r3, [r7, #4]
 800612c:	681b      	ldr	r3, [r3, #0]
 800612e:	689b      	ldr	r3, [r3, #8]
 8006130:	0f5b      	lsrs	r3, r3, #29
 8006132:	b2db      	uxtb	r3, r3
 8006134:	f003 0307 	and.w	r3, r3, #7
 8006138:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800613a:	7bbb      	ldrb	r3, [r7, #14]
 800613c:	7b3a      	ldrb	r2, [r7, #12]
 800613e:	4911      	ldr	r1, [pc, #68]	; (8006184 <UARTEx_SetNbDataToProcess+0x94>)
 8006140:	5c8a      	ldrb	r2, [r1, r2]
 8006142:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 8006146:	7b3a      	ldrb	r2, [r7, #12]
 8006148:	490f      	ldr	r1, [pc, #60]	; (8006188 <UARTEx_SetNbDataToProcess+0x98>)
 800614a:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800614c:	fb93 f3f2 	sdiv	r3, r3, r2
 8006150:	b29a      	uxth	r2, r3
 8006152:	687b      	ldr	r3, [r7, #4]
 8006154:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8006158:	7bfb      	ldrb	r3, [r7, #15]
 800615a:	7b7a      	ldrb	r2, [r7, #13]
 800615c:	4909      	ldr	r1, [pc, #36]	; (8006184 <UARTEx_SetNbDataToProcess+0x94>)
 800615e:	5c8a      	ldrb	r2, [r1, r2]
 8006160:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 8006164:	7b7a      	ldrb	r2, [r7, #13]
 8006166:	4908      	ldr	r1, [pc, #32]	; (8006188 <UARTEx_SetNbDataToProcess+0x98>)
 8006168:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800616a:	fb93 f3f2 	sdiv	r3, r3, r2
 800616e:	b29a      	uxth	r2, r3
 8006170:	687b      	ldr	r3, [r7, #4]
 8006172:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
}
 8006176:	bf00      	nop
 8006178:	3714      	adds	r7, #20
 800617a:	46bd      	mov	sp, r7
 800617c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006180:	4770      	bx	lr
 8006182:	bf00      	nop
 8006184:	08006838 	.word	0x08006838
 8006188:	08006840 	.word	0x08006840

0800618c <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 800618c:	b084      	sub	sp, #16
 800618e:	b580      	push	{r7, lr}
 8006190:	b084      	sub	sp, #16
 8006192:	af00      	add	r7, sp, #0
 8006194:	6078      	str	r0, [r7, #4]
 8006196:	f107 001c 	add.w	r0, r7, #28
 800619a:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 800619e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80061a0:	2b01      	cmp	r3, #1
 80061a2:	d120      	bne.n	80061e6 <USB_CoreInit+0x5a>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 80061a4:	687b      	ldr	r3, [r7, #4]
 80061a6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80061a8:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 80061ac:	687b      	ldr	r3, [r7, #4]
 80061ae:	639a      	str	r2, [r3, #56]	; 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 80061b0:	687b      	ldr	r3, [r7, #4]
 80061b2:	68da      	ldr	r2, [r3, #12]
 80061b4:	4b2a      	ldr	r3, [pc, #168]	; (8006260 <USB_CoreInit+0xd4>)
 80061b6:	4013      	ands	r3, r2
 80061b8:	687a      	ldr	r2, [r7, #4]
 80061ba:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 80061bc:	687b      	ldr	r3, [r7, #4]
 80061be:	68db      	ldr	r3, [r3, #12]
 80061c0:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 80061c4:	687b      	ldr	r3, [r7, #4]
 80061c6:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 80061c8:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80061ca:	2b01      	cmp	r3, #1
 80061cc:	d105      	bne.n	80061da <USB_CoreInit+0x4e>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 80061ce:	687b      	ldr	r3, [r7, #4]
 80061d0:	68db      	ldr	r3, [r3, #12]
 80061d2:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 80061d6:	687b      	ldr	r3, [r7, #4]
 80061d8:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 80061da:	6878      	ldr	r0, [r7, #4]
 80061dc:	f000 faac 	bl	8006738 <USB_CoreReset>
 80061e0:	4603      	mov	r3, r0
 80061e2:	73fb      	strb	r3, [r7, #15]
 80061e4:	e01a      	b.n	800621c <USB_CoreInit+0x90>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 80061e6:	687b      	ldr	r3, [r7, #4]
 80061e8:	68db      	ldr	r3, [r3, #12]
 80061ea:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 80061ee:	687b      	ldr	r3, [r7, #4]
 80061f0:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 80061f2:	6878      	ldr	r0, [r7, #4]
 80061f4:	f000 faa0 	bl	8006738 <USB_CoreReset>
 80061f8:	4603      	mov	r3, r0
 80061fa:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 80061fc:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80061fe:	2b00      	cmp	r3, #0
 8006200:	d106      	bne.n	8006210 <USB_CoreInit+0x84>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8006202:	687b      	ldr	r3, [r7, #4]
 8006204:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006206:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 800620a:	687b      	ldr	r3, [r7, #4]
 800620c:	639a      	str	r2, [r3, #56]	; 0x38
 800620e:	e005      	b.n	800621c <USB_CoreInit+0x90>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8006210:	687b      	ldr	r3, [r7, #4]
 8006212:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006214:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8006218:	687b      	ldr	r3, [r7, #4]
 800621a:	639a      	str	r2, [r3, #56]	; 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 800621c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800621e:	2b01      	cmp	r3, #1
 8006220:	d116      	bne.n	8006250 <USB_CoreInit+0xc4>
  {
    /* make sure to reserve 18 fifo Locations for DMA buffers */
    USBx->GDFIFOCFG &= ~(0xFFFFU << 16);
 8006222:	687b      	ldr	r3, [r7, #4]
 8006224:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006226:	b29a      	uxth	r2, r3
 8006228:	687b      	ldr	r3, [r7, #4]
 800622a:	65da      	str	r2, [r3, #92]	; 0x5c
    USBx->GDFIFOCFG |= 0x3EEU << 16;
 800622c:	687b      	ldr	r3, [r7, #4]
 800622e:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8006230:	4b0c      	ldr	r3, [pc, #48]	; (8006264 <USB_CoreInit+0xd8>)
 8006232:	4313      	orrs	r3, r2
 8006234:	687a      	ldr	r2, [r7, #4]
 8006236:	65d3      	str	r3, [r2, #92]	; 0x5c

    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 8006238:	687b      	ldr	r3, [r7, #4]
 800623a:	689b      	ldr	r3, [r3, #8]
 800623c:	f043 0206 	orr.w	r2, r3, #6
 8006240:	687b      	ldr	r3, [r7, #4]
 8006242:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 8006244:	687b      	ldr	r3, [r7, #4]
 8006246:	689b      	ldr	r3, [r3, #8]
 8006248:	f043 0220 	orr.w	r2, r3, #32
 800624c:	687b      	ldr	r3, [r7, #4]
 800624e:	609a      	str	r2, [r3, #8]
  }

  return ret;
 8006250:	7bfb      	ldrb	r3, [r7, #15]
}
 8006252:	4618      	mov	r0, r3
 8006254:	3710      	adds	r7, #16
 8006256:	46bd      	mov	sp, r7
 8006258:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800625c:	b004      	add	sp, #16
 800625e:	4770      	bx	lr
 8006260:	ffbdffbf 	.word	0xffbdffbf
 8006264:	03ee0000 	.word	0x03ee0000

08006268 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8006268:	b480      	push	{r7}
 800626a:	b083      	sub	sp, #12
 800626c:	af00      	add	r7, sp, #0
 800626e:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 8006270:	687b      	ldr	r3, [r7, #4]
 8006272:	689b      	ldr	r3, [r3, #8]
 8006274:	f023 0201 	bic.w	r2, r3, #1
 8006278:	687b      	ldr	r3, [r7, #4]
 800627a:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 800627c:	2300      	movs	r3, #0
}
 800627e:	4618      	mov	r0, r3
 8006280:	370c      	adds	r7, #12
 8006282:	46bd      	mov	sp, r7
 8006284:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006288:	4770      	bx	lr

0800628a <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 800628a:	b580      	push	{r7, lr}
 800628c:	b084      	sub	sp, #16
 800628e:	af00      	add	r7, sp, #0
 8006290:	6078      	str	r0, [r7, #4]
 8006292:	460b      	mov	r3, r1
 8006294:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 8006296:	2300      	movs	r3, #0
 8006298:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 800629a:	687b      	ldr	r3, [r7, #4]
 800629c:	68db      	ldr	r3, [r3, #12]
 800629e:	f023 42c0 	bic.w	r2, r3, #1610612736	; 0x60000000
 80062a2:	687b      	ldr	r3, [r7, #4]
 80062a4:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 80062a6:	78fb      	ldrb	r3, [r7, #3]
 80062a8:	2b01      	cmp	r3, #1
 80062aa:	d115      	bne.n	80062d8 <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 80062ac:	687b      	ldr	r3, [r7, #4]
 80062ae:	68db      	ldr	r3, [r3, #12]
 80062b0:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 80062b4:	687b      	ldr	r3, [r7, #4]
 80062b6:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 80062b8:	2001      	movs	r0, #1
 80062ba:	f7fa ff6f 	bl	800119c <HAL_Delay>
      ms++;
 80062be:	68fb      	ldr	r3, [r7, #12]
 80062c0:	3301      	adds	r3, #1
 80062c2:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < 50U));
 80062c4:	6878      	ldr	r0, [r7, #4]
 80062c6:	f000 fa29 	bl	800671c <USB_GetMode>
 80062ca:	4603      	mov	r3, r0
 80062cc:	2b01      	cmp	r3, #1
 80062ce:	d01e      	beq.n	800630e <USB_SetCurrentMode+0x84>
 80062d0:	68fb      	ldr	r3, [r7, #12]
 80062d2:	2b31      	cmp	r3, #49	; 0x31
 80062d4:	d9f0      	bls.n	80062b8 <USB_SetCurrentMode+0x2e>
 80062d6:	e01a      	b.n	800630e <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 80062d8:	78fb      	ldrb	r3, [r7, #3]
 80062da:	2b00      	cmp	r3, #0
 80062dc:	d115      	bne.n	800630a <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 80062de:	687b      	ldr	r3, [r7, #4]
 80062e0:	68db      	ldr	r3, [r3, #12]
 80062e2:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 80062e6:	687b      	ldr	r3, [r7, #4]
 80062e8:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 80062ea:	2001      	movs	r0, #1
 80062ec:	f7fa ff56 	bl	800119c <HAL_Delay>
      ms++;
 80062f0:	68fb      	ldr	r3, [r7, #12]
 80062f2:	3301      	adds	r3, #1
 80062f4:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < 50U));
 80062f6:	6878      	ldr	r0, [r7, #4]
 80062f8:	f000 fa10 	bl	800671c <USB_GetMode>
 80062fc:	4603      	mov	r3, r0
 80062fe:	2b00      	cmp	r3, #0
 8006300:	d005      	beq.n	800630e <USB_SetCurrentMode+0x84>
 8006302:	68fb      	ldr	r3, [r7, #12]
 8006304:	2b31      	cmp	r3, #49	; 0x31
 8006306:	d9f0      	bls.n	80062ea <USB_SetCurrentMode+0x60>
 8006308:	e001      	b.n	800630e <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 800630a:	2301      	movs	r3, #1
 800630c:	e005      	b.n	800631a <USB_SetCurrentMode+0x90>
  }

  if (ms == 50U)
 800630e:	68fb      	ldr	r3, [r7, #12]
 8006310:	2b32      	cmp	r3, #50	; 0x32
 8006312:	d101      	bne.n	8006318 <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 8006314:	2301      	movs	r3, #1
 8006316:	e000      	b.n	800631a <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 8006318:	2300      	movs	r3, #0
}
 800631a:	4618      	mov	r0, r3
 800631c:	3710      	adds	r7, #16
 800631e:	46bd      	mov	sp, r7
 8006320:	bd80      	pop	{r7, pc}
	...

08006324 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8006324:	b084      	sub	sp, #16
 8006326:	b580      	push	{r7, lr}
 8006328:	b086      	sub	sp, #24
 800632a:	af00      	add	r7, sp, #0
 800632c:	6078      	str	r0, [r7, #4]
 800632e:	f107 0024 	add.w	r0, r7, #36	; 0x24
 8006332:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 8006336:	2300      	movs	r3, #0
 8006338:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800633a:	687b      	ldr	r3, [r7, #4]
 800633c:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 800633e:	2300      	movs	r3, #0
 8006340:	613b      	str	r3, [r7, #16]
 8006342:	e009      	b.n	8006358 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 8006344:	687a      	ldr	r2, [r7, #4]
 8006346:	693b      	ldr	r3, [r7, #16]
 8006348:	3340      	adds	r3, #64	; 0x40
 800634a:	009b      	lsls	r3, r3, #2
 800634c:	4413      	add	r3, r2
 800634e:	2200      	movs	r2, #0
 8006350:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 8006352:	693b      	ldr	r3, [r7, #16]
 8006354:	3301      	adds	r3, #1
 8006356:	613b      	str	r3, [r7, #16]
 8006358:	693b      	ldr	r3, [r7, #16]
 800635a:	2b0e      	cmp	r3, #14
 800635c:	d9f2      	bls.n	8006344 <USB_DevInit+0x20>
  }

  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 800635e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006360:	2b00      	cmp	r3, #0
 8006362:	d11c      	bne.n	800639e <USB_DevInit+0x7a>
  {
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8006364:	68fb      	ldr	r3, [r7, #12]
 8006366:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800636a:	685b      	ldr	r3, [r3, #4]
 800636c:	68fa      	ldr	r2, [r7, #12]
 800636e:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8006372:	f043 0302 	orr.w	r3, r3, #2
 8006376:	6053      	str	r3, [r2, #4]

    /* Deactivate VBUS Sensing B */
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBDEN;
 8006378:	687b      	ldr	r3, [r7, #4]
 800637a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800637c:	f423 1200 	bic.w	r2, r3, #2097152	; 0x200000
 8006380:	687b      	ldr	r3, [r7, #4]
 8006382:	639a      	str	r2, [r3, #56]	; 0x38

    /* B-peripheral session valid override enable */
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOEN;
 8006384:	687b      	ldr	r3, [r7, #4]
 8006386:	681b      	ldr	r3, [r3, #0]
 8006388:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 800638c:	687b      	ldr	r3, [r7, #4]
 800638e:	601a      	str	r2, [r3, #0]
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOVAL;
 8006390:	687b      	ldr	r3, [r7, #4]
 8006392:	681b      	ldr	r3, [r3, #0]
 8006394:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 8006398:	687b      	ldr	r3, [r7, #4]
 800639a:	601a      	str	r2, [r3, #0]
 800639c:	e005      	b.n	80063aa <USB_DevInit+0x86>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
 800639e:	687b      	ldr	r3, [r7, #4]
 80063a0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80063a2:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 80063a6:	687b      	ldr	r3, [r7, #4]
 80063a8:	639a      	str	r2, [r3, #56]	; 0x38
  }

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 80063aa:	68fb      	ldr	r3, [r7, #12]
 80063ac:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 80063b0:	461a      	mov	r2, r3
 80063b2:	2300      	movs	r3, #0
 80063b4:	6013      	str	r3, [r2, #0]

  /* Device mode configuration */
  USBx_DEVICE->DCFG |= DCFG_FRAME_INTERVAL_80;
 80063b6:	68fb      	ldr	r3, [r7, #12]
 80063b8:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80063bc:	4619      	mov	r1, r3
 80063be:	68fb      	ldr	r3, [r7, #12]
 80063c0:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80063c4:	461a      	mov	r2, r3
 80063c6:	680b      	ldr	r3, [r1, #0]
 80063c8:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 80063ca:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80063cc:	2b01      	cmp	r3, #1
 80063ce:	d10c      	bne.n	80063ea <USB_DevInit+0xc6>
  {
    if (cfg.speed == USBD_HS_SPEED)
 80063d0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80063d2:	2b00      	cmp	r3, #0
 80063d4:	d104      	bne.n	80063e0 <USB_DevInit+0xbc>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 80063d6:	2100      	movs	r1, #0
 80063d8:	6878      	ldr	r0, [r7, #4]
 80063da:	f000 f965 	bl	80066a8 <USB_SetDevSpeed>
 80063de:	e008      	b.n	80063f2 <USB_DevInit+0xce>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 80063e0:	2101      	movs	r1, #1
 80063e2:	6878      	ldr	r0, [r7, #4]
 80063e4:	f000 f960 	bl	80066a8 <USB_SetDevSpeed>
 80063e8:	e003      	b.n	80063f2 <USB_DevInit+0xce>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 80063ea:	2103      	movs	r1, #3
 80063ec:	6878      	ldr	r0, [r7, #4]
 80063ee:	f000 f95b 	bl	80066a8 <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 80063f2:	2110      	movs	r1, #16
 80063f4:	6878      	ldr	r0, [r7, #4]
 80063f6:	f000 f8f3 	bl	80065e0 <USB_FlushTxFifo>
 80063fa:	4603      	mov	r3, r0
 80063fc:	2b00      	cmp	r3, #0
 80063fe:	d001      	beq.n	8006404 <USB_DevInit+0xe0>
  {
    ret = HAL_ERROR;
 8006400:	2301      	movs	r3, #1
 8006402:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8006404:	6878      	ldr	r0, [r7, #4]
 8006406:	f000 f91f 	bl	8006648 <USB_FlushRxFifo>
 800640a:	4603      	mov	r3, r0
 800640c:	2b00      	cmp	r3, #0
 800640e:	d001      	beq.n	8006414 <USB_DevInit+0xf0>
  {
    ret = HAL_ERROR;
 8006410:	2301      	movs	r3, #1
 8006412:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 8006414:	68fb      	ldr	r3, [r7, #12]
 8006416:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800641a:	461a      	mov	r2, r3
 800641c:	2300      	movs	r3, #0
 800641e:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 8006420:	68fb      	ldr	r3, [r7, #12]
 8006422:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006426:	461a      	mov	r2, r3
 8006428:	2300      	movs	r3, #0
 800642a:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 800642c:	68fb      	ldr	r3, [r7, #12]
 800642e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006432:	461a      	mov	r2, r3
 8006434:	2300      	movs	r3, #0
 8006436:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8006438:	2300      	movs	r3, #0
 800643a:	613b      	str	r3, [r7, #16]
 800643c:	e043      	b.n	80064c6 <USB_DevInit+0x1a2>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 800643e:	693b      	ldr	r3, [r7, #16]
 8006440:	015a      	lsls	r2, r3, #5
 8006442:	68fb      	ldr	r3, [r7, #12]
 8006444:	4413      	add	r3, r2
 8006446:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800644a:	681b      	ldr	r3, [r3, #0]
 800644c:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8006450:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8006454:	d118      	bne.n	8006488 <USB_DevInit+0x164>
    {
      if (i == 0U)
 8006456:	693b      	ldr	r3, [r7, #16]
 8006458:	2b00      	cmp	r3, #0
 800645a:	d10a      	bne.n	8006472 <USB_DevInit+0x14e>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 800645c:	693b      	ldr	r3, [r7, #16]
 800645e:	015a      	lsls	r2, r3, #5
 8006460:	68fb      	ldr	r3, [r7, #12]
 8006462:	4413      	add	r3, r2
 8006464:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006468:	461a      	mov	r2, r3
 800646a:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 800646e:	6013      	str	r3, [r2, #0]
 8006470:	e013      	b.n	800649a <USB_DevInit+0x176>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 8006472:	693b      	ldr	r3, [r7, #16]
 8006474:	015a      	lsls	r2, r3, #5
 8006476:	68fb      	ldr	r3, [r7, #12]
 8006478:	4413      	add	r3, r2
 800647a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800647e:	461a      	mov	r2, r3
 8006480:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8006484:	6013      	str	r3, [r2, #0]
 8006486:	e008      	b.n	800649a <USB_DevInit+0x176>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 8006488:	693b      	ldr	r3, [r7, #16]
 800648a:	015a      	lsls	r2, r3, #5
 800648c:	68fb      	ldr	r3, [r7, #12]
 800648e:	4413      	add	r3, r2
 8006490:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006494:	461a      	mov	r2, r3
 8006496:	2300      	movs	r3, #0
 8006498:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 800649a:	693b      	ldr	r3, [r7, #16]
 800649c:	015a      	lsls	r2, r3, #5
 800649e:	68fb      	ldr	r3, [r7, #12]
 80064a0:	4413      	add	r3, r2
 80064a2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80064a6:	461a      	mov	r2, r3
 80064a8:	2300      	movs	r3, #0
 80064aa:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 80064ac:	693b      	ldr	r3, [r7, #16]
 80064ae:	015a      	lsls	r2, r3, #5
 80064b0:	68fb      	ldr	r3, [r7, #12]
 80064b2:	4413      	add	r3, r2
 80064b4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80064b8:	461a      	mov	r2, r3
 80064ba:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 80064be:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 80064c0:	693b      	ldr	r3, [r7, #16]
 80064c2:	3301      	adds	r3, #1
 80064c4:	613b      	str	r3, [r7, #16]
 80064c6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80064c8:	693a      	ldr	r2, [r7, #16]
 80064ca:	429a      	cmp	r2, r3
 80064cc:	d3b7      	bcc.n	800643e <USB_DevInit+0x11a>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 80064ce:	2300      	movs	r3, #0
 80064d0:	613b      	str	r3, [r7, #16]
 80064d2:	e043      	b.n	800655c <USB_DevInit+0x238>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 80064d4:	693b      	ldr	r3, [r7, #16]
 80064d6:	015a      	lsls	r2, r3, #5
 80064d8:	68fb      	ldr	r3, [r7, #12]
 80064da:	4413      	add	r3, r2
 80064dc:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80064e0:	681b      	ldr	r3, [r3, #0]
 80064e2:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 80064e6:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80064ea:	d118      	bne.n	800651e <USB_DevInit+0x1fa>
    {
      if (i == 0U)
 80064ec:	693b      	ldr	r3, [r7, #16]
 80064ee:	2b00      	cmp	r3, #0
 80064f0:	d10a      	bne.n	8006508 <USB_DevInit+0x1e4>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 80064f2:	693b      	ldr	r3, [r7, #16]
 80064f4:	015a      	lsls	r2, r3, #5
 80064f6:	68fb      	ldr	r3, [r7, #12]
 80064f8:	4413      	add	r3, r2
 80064fa:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80064fe:	461a      	mov	r2, r3
 8006500:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8006504:	6013      	str	r3, [r2, #0]
 8006506:	e013      	b.n	8006530 <USB_DevInit+0x20c>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 8006508:	693b      	ldr	r3, [r7, #16]
 800650a:	015a      	lsls	r2, r3, #5
 800650c:	68fb      	ldr	r3, [r7, #12]
 800650e:	4413      	add	r3, r2
 8006510:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006514:	461a      	mov	r2, r3
 8006516:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 800651a:	6013      	str	r3, [r2, #0]
 800651c:	e008      	b.n	8006530 <USB_DevInit+0x20c>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 800651e:	693b      	ldr	r3, [r7, #16]
 8006520:	015a      	lsls	r2, r3, #5
 8006522:	68fb      	ldr	r3, [r7, #12]
 8006524:	4413      	add	r3, r2
 8006526:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800652a:	461a      	mov	r2, r3
 800652c:	2300      	movs	r3, #0
 800652e:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 8006530:	693b      	ldr	r3, [r7, #16]
 8006532:	015a      	lsls	r2, r3, #5
 8006534:	68fb      	ldr	r3, [r7, #12]
 8006536:	4413      	add	r3, r2
 8006538:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800653c:	461a      	mov	r2, r3
 800653e:	2300      	movs	r3, #0
 8006540:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 8006542:	693b      	ldr	r3, [r7, #16]
 8006544:	015a      	lsls	r2, r3, #5
 8006546:	68fb      	ldr	r3, [r7, #12]
 8006548:	4413      	add	r3, r2
 800654a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800654e:	461a      	mov	r2, r3
 8006550:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8006554:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8006556:	693b      	ldr	r3, [r7, #16]
 8006558:	3301      	adds	r3, #1
 800655a:	613b      	str	r3, [r7, #16]
 800655c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800655e:	693a      	ldr	r2, [r7, #16]
 8006560:	429a      	cmp	r2, r3
 8006562:	d3b7      	bcc.n	80064d4 <USB_DevInit+0x1b0>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 8006564:	68fb      	ldr	r3, [r7, #12]
 8006566:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800656a:	691b      	ldr	r3, [r3, #16]
 800656c:	68fa      	ldr	r2, [r7, #12]
 800656e:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8006572:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8006576:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 8006578:	687b      	ldr	r3, [r7, #4]
 800657a:	2200      	movs	r2, #0
 800657c:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 800657e:	687b      	ldr	r3, [r7, #4]
 8006580:	f06f 4280 	mvn.w	r2, #1073741824	; 0x40000000
 8006584:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 8006586:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006588:	2b00      	cmp	r3, #0
 800658a:	d105      	bne.n	8006598 <USB_DevInit+0x274>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 800658c:	687b      	ldr	r3, [r7, #4]
 800658e:	699b      	ldr	r3, [r3, #24]
 8006590:	f043 0210 	orr.w	r2, r3, #16
 8006594:	687b      	ldr	r3, [r7, #4]
 8006596:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 8006598:	687b      	ldr	r3, [r7, #4]
 800659a:	699a      	ldr	r2, [r3, #24]
 800659c:	4b0e      	ldr	r3, [pc, #56]	; (80065d8 <USB_DevInit+0x2b4>)
 800659e:	4313      	orrs	r3, r2
 80065a0:	687a      	ldr	r2, [r7, #4]
 80065a2:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 80065a4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80065a6:	2b00      	cmp	r3, #0
 80065a8:	d005      	beq.n	80065b6 <USB_DevInit+0x292>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 80065aa:	687b      	ldr	r3, [r7, #4]
 80065ac:	699b      	ldr	r3, [r3, #24]
 80065ae:	f043 0208 	orr.w	r2, r3, #8
 80065b2:	687b      	ldr	r3, [r7, #4]
 80065b4:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 80065b6:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80065b8:	2b01      	cmp	r3, #1
 80065ba:	d105      	bne.n	80065c8 <USB_DevInit+0x2a4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 80065bc:	687b      	ldr	r3, [r7, #4]
 80065be:	699a      	ldr	r2, [r3, #24]
 80065c0:	4b06      	ldr	r3, [pc, #24]	; (80065dc <USB_DevInit+0x2b8>)
 80065c2:	4313      	orrs	r3, r2
 80065c4:	687a      	ldr	r2, [r7, #4]
 80065c6:	6193      	str	r3, [r2, #24]
  }

  return ret;
 80065c8:	7dfb      	ldrb	r3, [r7, #23]
}
 80065ca:	4618      	mov	r0, r3
 80065cc:	3718      	adds	r7, #24
 80065ce:	46bd      	mov	sp, r7
 80065d0:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80065d4:	b004      	add	sp, #16
 80065d6:	4770      	bx	lr
 80065d8:	803c3800 	.word	0x803c3800
 80065dc:	40000004 	.word	0x40000004

080065e0 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 80065e0:	b480      	push	{r7}
 80065e2:	b085      	sub	sp, #20
 80065e4:	af00      	add	r7, sp, #0
 80065e6:	6078      	str	r0, [r7, #4]
 80065e8:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 80065ea:	2300      	movs	r3, #0
 80065ec:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 80065ee:	68fb      	ldr	r3, [r7, #12]
 80065f0:	3301      	adds	r3, #1
 80065f2:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 80065f4:	68fb      	ldr	r3, [r7, #12]
 80065f6:	4a13      	ldr	r2, [pc, #76]	; (8006644 <USB_FlushTxFifo+0x64>)
 80065f8:	4293      	cmp	r3, r2
 80065fa:	d901      	bls.n	8006600 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 80065fc:	2303      	movs	r3, #3
 80065fe:	e01b      	b.n	8006638 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8006600:	687b      	ldr	r3, [r7, #4]
 8006602:	691b      	ldr	r3, [r3, #16]
 8006604:	2b00      	cmp	r3, #0
 8006606:	daf2      	bge.n	80065ee <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 8006608:	2300      	movs	r3, #0
 800660a:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 800660c:	683b      	ldr	r3, [r7, #0]
 800660e:	019b      	lsls	r3, r3, #6
 8006610:	f043 0220 	orr.w	r2, r3, #32
 8006614:	687b      	ldr	r3, [r7, #4]
 8006616:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8006618:	68fb      	ldr	r3, [r7, #12]
 800661a:	3301      	adds	r3, #1
 800661c:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 800661e:	68fb      	ldr	r3, [r7, #12]
 8006620:	4a08      	ldr	r2, [pc, #32]	; (8006644 <USB_FlushTxFifo+0x64>)
 8006622:	4293      	cmp	r3, r2
 8006624:	d901      	bls.n	800662a <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 8006626:	2303      	movs	r3, #3
 8006628:	e006      	b.n	8006638 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 800662a:	687b      	ldr	r3, [r7, #4]
 800662c:	691b      	ldr	r3, [r3, #16]
 800662e:	f003 0320 	and.w	r3, r3, #32
 8006632:	2b20      	cmp	r3, #32
 8006634:	d0f0      	beq.n	8006618 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 8006636:	2300      	movs	r3, #0
}
 8006638:	4618      	mov	r0, r3
 800663a:	3714      	adds	r7, #20
 800663c:	46bd      	mov	sp, r7
 800663e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006642:	4770      	bx	lr
 8006644:	00030d40 	.word	0x00030d40

08006648 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 8006648:	b480      	push	{r7}
 800664a:	b085      	sub	sp, #20
 800664c:	af00      	add	r7, sp, #0
 800664e:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8006650:	2300      	movs	r3, #0
 8006652:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8006654:	68fb      	ldr	r3, [r7, #12]
 8006656:	3301      	adds	r3, #1
 8006658:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 800665a:	68fb      	ldr	r3, [r7, #12]
 800665c:	4a11      	ldr	r2, [pc, #68]	; (80066a4 <USB_FlushRxFifo+0x5c>)
 800665e:	4293      	cmp	r3, r2
 8006660:	d901      	bls.n	8006666 <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 8006662:	2303      	movs	r3, #3
 8006664:	e018      	b.n	8006698 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8006666:	687b      	ldr	r3, [r7, #4]
 8006668:	691b      	ldr	r3, [r3, #16]
 800666a:	2b00      	cmp	r3, #0
 800666c:	daf2      	bge.n	8006654 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 800666e:	2300      	movs	r3, #0
 8006670:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 8006672:	687b      	ldr	r3, [r7, #4]
 8006674:	2210      	movs	r2, #16
 8006676:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8006678:	68fb      	ldr	r3, [r7, #12]
 800667a:	3301      	adds	r3, #1
 800667c:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 800667e:	68fb      	ldr	r3, [r7, #12]
 8006680:	4a08      	ldr	r2, [pc, #32]	; (80066a4 <USB_FlushRxFifo+0x5c>)
 8006682:	4293      	cmp	r3, r2
 8006684:	d901      	bls.n	800668a <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 8006686:	2303      	movs	r3, #3
 8006688:	e006      	b.n	8006698 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 800668a:	687b      	ldr	r3, [r7, #4]
 800668c:	691b      	ldr	r3, [r3, #16]
 800668e:	f003 0310 	and.w	r3, r3, #16
 8006692:	2b10      	cmp	r3, #16
 8006694:	d0f0      	beq.n	8006678 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 8006696:	2300      	movs	r3, #0
}
 8006698:	4618      	mov	r0, r3
 800669a:	3714      	adds	r7, #20
 800669c:	46bd      	mov	sp, r7
 800669e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066a2:	4770      	bx	lr
 80066a4:	00030d40 	.word	0x00030d40

080066a8 <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 80066a8:	b480      	push	{r7}
 80066aa:	b085      	sub	sp, #20
 80066ac:	af00      	add	r7, sp, #0
 80066ae:	6078      	str	r0, [r7, #4]
 80066b0:	460b      	mov	r3, r1
 80066b2:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80066b4:	687b      	ldr	r3, [r7, #4]
 80066b6:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 80066b8:	68fb      	ldr	r3, [r7, #12]
 80066ba:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80066be:	681a      	ldr	r2, [r3, #0]
 80066c0:	78fb      	ldrb	r3, [r7, #3]
 80066c2:	68f9      	ldr	r1, [r7, #12]
 80066c4:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 80066c8:	4313      	orrs	r3, r2
 80066ca:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 80066cc:	2300      	movs	r3, #0
}
 80066ce:	4618      	mov	r0, r3
 80066d0:	3714      	adds	r7, #20
 80066d2:	46bd      	mov	sp, r7
 80066d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066d8:	4770      	bx	lr

080066da <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevDisconnect(USB_OTG_GlobalTypeDef *USBx)
{
 80066da:	b480      	push	{r7}
 80066dc:	b085      	sub	sp, #20
 80066de:	af00      	add	r7, sp, #0
 80066e0:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80066e2:	687b      	ldr	r3, [r7, #4]
 80066e4:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 80066e6:	68fb      	ldr	r3, [r7, #12]
 80066e8:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 80066ec:	681b      	ldr	r3, [r3, #0]
 80066ee:	68fa      	ldr	r2, [r7, #12]
 80066f0:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 80066f4:	f023 0303 	bic.w	r3, r3, #3
 80066f8:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 80066fa:	68fb      	ldr	r3, [r7, #12]
 80066fc:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006700:	685b      	ldr	r3, [r3, #4]
 8006702:	68fa      	ldr	r2, [r7, #12]
 8006704:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8006708:	f043 0302 	orr.w	r3, r3, #2
 800670c:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800670e:	2300      	movs	r3, #0
}
 8006710:	4618      	mov	r0, r3
 8006712:	3714      	adds	r7, #20
 8006714:	46bd      	mov	sp, r7
 8006716:	f85d 7b04 	ldr.w	r7, [sp], #4
 800671a:	4770      	bx	lr

0800671c <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(USB_OTG_GlobalTypeDef *USBx)
{
 800671c:	b480      	push	{r7}
 800671e:	b083      	sub	sp, #12
 8006720:	af00      	add	r7, sp, #0
 8006722:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 8006724:	687b      	ldr	r3, [r7, #4]
 8006726:	695b      	ldr	r3, [r3, #20]
 8006728:	f003 0301 	and.w	r3, r3, #1
}
 800672c:	4618      	mov	r0, r3
 800672e:	370c      	adds	r7, #12
 8006730:	46bd      	mov	sp, r7
 8006732:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006736:	4770      	bx	lr

08006738 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 8006738:	b480      	push	{r7}
 800673a:	b085      	sub	sp, #20
 800673c:	af00      	add	r7, sp, #0
 800673e:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8006740:	2300      	movs	r3, #0
 8006742:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8006744:	68fb      	ldr	r3, [r7, #12]
 8006746:	3301      	adds	r3, #1
 8006748:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 800674a:	68fb      	ldr	r3, [r7, #12]
 800674c:	4a13      	ldr	r2, [pc, #76]	; (800679c <USB_CoreReset+0x64>)
 800674e:	4293      	cmp	r3, r2
 8006750:	d901      	bls.n	8006756 <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 8006752:	2303      	movs	r3, #3
 8006754:	e01b      	b.n	800678e <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8006756:	687b      	ldr	r3, [r7, #4]
 8006758:	691b      	ldr	r3, [r3, #16]
 800675a:	2b00      	cmp	r3, #0
 800675c:	daf2      	bge.n	8006744 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 800675e:	2300      	movs	r3, #0
 8006760:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 8006762:	687b      	ldr	r3, [r7, #4]
 8006764:	691b      	ldr	r3, [r3, #16]
 8006766:	f043 0201 	orr.w	r2, r3, #1
 800676a:	687b      	ldr	r3, [r7, #4]
 800676c:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800676e:	68fb      	ldr	r3, [r7, #12]
 8006770:	3301      	adds	r3, #1
 8006772:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8006774:	68fb      	ldr	r3, [r7, #12]
 8006776:	4a09      	ldr	r2, [pc, #36]	; (800679c <USB_CoreReset+0x64>)
 8006778:	4293      	cmp	r3, r2
 800677a:	d901      	bls.n	8006780 <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 800677c:	2303      	movs	r3, #3
 800677e:	e006      	b.n	800678e <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 8006780:	687b      	ldr	r3, [r7, #4]
 8006782:	691b      	ldr	r3, [r3, #16]
 8006784:	f003 0301 	and.w	r3, r3, #1
 8006788:	2b01      	cmp	r3, #1
 800678a:	d0f0      	beq.n	800676e <USB_CoreReset+0x36>

  return HAL_OK;
 800678c:	2300      	movs	r3, #0
}
 800678e:	4618      	mov	r0, r3
 8006790:	3714      	adds	r7, #20
 8006792:	46bd      	mov	sp, r7
 8006794:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006798:	4770      	bx	lr
 800679a:	bf00      	nop
 800679c:	00030d40 	.word	0x00030d40

080067a0 <memset>:
 80067a0:	4402      	add	r2, r0
 80067a2:	4603      	mov	r3, r0
 80067a4:	4293      	cmp	r3, r2
 80067a6:	d100      	bne.n	80067aa <memset+0xa>
 80067a8:	4770      	bx	lr
 80067aa:	f803 1b01 	strb.w	r1, [r3], #1
 80067ae:	e7f9      	b.n	80067a4 <memset+0x4>

080067b0 <__libc_init_array>:
 80067b0:	b570      	push	{r4, r5, r6, lr}
 80067b2:	4d0d      	ldr	r5, [pc, #52]	; (80067e8 <__libc_init_array+0x38>)
 80067b4:	4c0d      	ldr	r4, [pc, #52]	; (80067ec <__libc_init_array+0x3c>)
 80067b6:	1b64      	subs	r4, r4, r5
 80067b8:	10a4      	asrs	r4, r4, #2
 80067ba:	2600      	movs	r6, #0
 80067bc:	42a6      	cmp	r6, r4
 80067be:	d109      	bne.n	80067d4 <__libc_init_array+0x24>
 80067c0:	4d0b      	ldr	r5, [pc, #44]	; (80067f0 <__libc_init_array+0x40>)
 80067c2:	4c0c      	ldr	r4, [pc, #48]	; (80067f4 <__libc_init_array+0x44>)
 80067c4:	f000 f818 	bl	80067f8 <_init>
 80067c8:	1b64      	subs	r4, r4, r5
 80067ca:	10a4      	asrs	r4, r4, #2
 80067cc:	2600      	movs	r6, #0
 80067ce:	42a6      	cmp	r6, r4
 80067d0:	d105      	bne.n	80067de <__libc_init_array+0x2e>
 80067d2:	bd70      	pop	{r4, r5, r6, pc}
 80067d4:	f855 3b04 	ldr.w	r3, [r5], #4
 80067d8:	4798      	blx	r3
 80067da:	3601      	adds	r6, #1
 80067dc:	e7ee      	b.n	80067bc <__libc_init_array+0xc>
 80067de:	f855 3b04 	ldr.w	r3, [r5], #4
 80067e2:	4798      	blx	r3
 80067e4:	3601      	adds	r6, #1
 80067e6:	e7f2      	b.n	80067ce <__libc_init_array+0x1e>
 80067e8:	08006850 	.word	0x08006850
 80067ec:	08006850 	.word	0x08006850
 80067f0:	08006850 	.word	0x08006850
 80067f4:	08006854 	.word	0x08006854

080067f8 <_init>:
 80067f8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80067fa:	bf00      	nop
 80067fc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80067fe:	bc08      	pop	{r3}
 8006800:	469e      	mov	lr, r3
 8006802:	4770      	bx	lr

08006804 <_fini>:
 8006804:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006806:	bf00      	nop
 8006808:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800680a:	bc08      	pop	{r3}
 800680c:	469e      	mov	lr, r3
 800680e:	4770      	bx	lr
