// Seed: 806386935
module module_0 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  input wire id_2;
  output wire id_1;
  parameter id_4 = -1'b0;
  wire id_5;
endmodule
module module_1 (
    input  tri0  id_0,
    input  tri1  id_1,
    output uwire id_2
);
  logic id_4;
  ;
  logic [1 'b0 : 1] id_5 = id_1;
  parameter id_6 = -1;
  assign id_2 = id_0;
  assign id_4 = id_4;
  module_0 modCall_1 (
      id_4,
      id_6,
      id_4
  );
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  output wire id_8;
  module_0 modCall_1 (
      id_3,
      id_1,
      id_5
  );
  output wire id_7;
  output wire id_6;
  nor primCall (id_6, id_5, id_4, id_1, id_2);
  input wire id_5;
  input logic [7:0] id_4;
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  always force id_3 = id_4[-1];
endmodule
