// Seed: 1252021575
module module_0 (
    output tri1 id_0
    , id_3,
    output supply1 id_1
);
  assign id_0 = 1'b0;
  uwire id_4;
  id_5 :
  assert property (@(posedge id_4) 1'b0)
  else begin
    id_4 = 1;
  end
  wire id_6;
endmodule
module module_1 (
    input  tri  id_0,
    output wand id_1,
    input  wire id_2
);
  wire id_4;
  module_0(
      id_1, id_1
  );
endmodule
module module_2 (
    input supply1 id_0,
    output uwire id_1,
    output wand id_2,
    input tri1 id_3,
    output wor id_4
);
  assign id_2 = 1;
  module_0(
      id_4, id_2
  );
endmodule
