$date
	Thu Sep 25 15:26:07 2025
$end
$version
	Icarus Verilog
$end
$timescale
	10ps
$end
$scope module sum4_tb $end
$var wire 1 ! test_c_out $end
$var wire 4 " test_S [3:0] $end
$var reg 4 # test_A [3:0] $end
$var reg 4 $ test_B [3:0] $end
$var reg 1 % test_c_in $end
$scope module sum $end
$var wire 4 & A [3:0] $end
$var wire 4 ' B [3:0] $end
$var wire 1 % c_in $end
$var wire 1 ! c_out $end
$var wire 1 ( c3 $end
$var wire 1 ) c2 $end
$var wire 1 * c1 $end
$var wire 4 + S [3:0] $end
$scope module sumador1 $end
$var wire 1 , a $end
$var wire 1 - b $end
$var wire 1 % c_in $end
$var wire 1 * c_out $end
$var wire 1 . sum $end
$var wire 1 / s1 $end
$var wire 1 0 c2 $end
$var wire 1 1 c1 $end
$scope module semisumador1 $end
$var wire 1 , a $end
$var wire 1 - b $end
$var wire 1 1 carry $end
$var wire 1 / sum $end
$upscope $end
$scope module semisumador2 $end
$var wire 1 / a $end
$var wire 1 % b $end
$var wire 1 0 carry $end
$var wire 1 . sum $end
$upscope $end
$upscope $end
$scope module sumador2 $end
$var wire 1 2 a $end
$var wire 1 3 b $end
$var wire 1 * c_in $end
$var wire 1 ) c_out $end
$var wire 1 4 sum $end
$var wire 1 5 s1 $end
$var wire 1 6 c2 $end
$var wire 1 7 c1 $end
$scope module semisumador1 $end
$var wire 1 2 a $end
$var wire 1 3 b $end
$var wire 1 7 carry $end
$var wire 1 5 sum $end
$upscope $end
$scope module semisumador2 $end
$var wire 1 5 a $end
$var wire 1 * b $end
$var wire 1 6 carry $end
$var wire 1 4 sum $end
$upscope $end
$upscope $end
$scope module sumador3 $end
$var wire 1 8 a $end
$var wire 1 9 b $end
$var wire 1 ) c_in $end
$var wire 1 ( c_out $end
$var wire 1 : sum $end
$var wire 1 ; s1 $end
$var wire 1 < c2 $end
$var wire 1 = c1 $end
$scope module semisumador1 $end
$var wire 1 8 a $end
$var wire 1 9 b $end
$var wire 1 = carry $end
$var wire 1 ; sum $end
$upscope $end
$scope module semisumador2 $end
$var wire 1 ; a $end
$var wire 1 ) b $end
$var wire 1 < carry $end
$var wire 1 : sum $end
$upscope $end
$upscope $end
$scope module sumador4 $end
$var wire 1 > a $end
$var wire 1 ? b $end
$var wire 1 ( c_in $end
$var wire 1 ! c_out $end
$var wire 1 @ sum $end
$var wire 1 A s1 $end
$var wire 1 B c2 $end
$var wire 1 C c1 $end
$scope module semisumador1 $end
$var wire 1 > a $end
$var wire 1 ? b $end
$var wire 1 C carry $end
$var wire 1 A sum $end
$upscope $end
$scope module semisumador2 $end
$var wire 1 A a $end
$var wire 1 ( b $end
$var wire 1 B carry $end
$var wire 1 @ sum $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
xC
xB
xA
x@
0?
0>
x=
x<
x;
x:
09
08
x7
x6
x5
x4
03
02
x1
x0
x/
x.
0-
0,
bx +
x*
x)
x(
b0 '
b0 &
1%
b0 $
b0 #
bx "
x!
$end
#100
0/
01
05
07
0;
0=
0A
0C
#200
0*
0)
0(
0!
bx1 "
bx1 +
1.
00
06
0<
0B
#300
04
0:
b1 "
b1 +
0@
#2000
1-
1,
12
18
1>
b1 $
b1 '
b1111 #
b1111 &
0%
#2100
1*
11
15
1;
1A
b0 "
b0 +
0.
#2200
1)
16
1:
b1100 "
b1100 +
1@
#2300
1(
b1000 "
b1000 +
0:
1<
#2400
1!
b0 "
b0 +
0@
1B
#4000
13
19
1?
b1111 $
b1111 '
1%
#4100
05
17
0;
1=
0A
1C
b1 "
b1 +
1.
#4200
14
06
1:
0<
b1111 "
b1111 +
1@
0B
#6000
0,
02
08
0>
b0 #
b0 &
#6100
0*
0)
0(
0!
1/
01
15
07
1;
0=
1A
0C
#6200
1*
b1110 "
b1110 +
0.
10
#6300
1)
b1100 "
b1100 +
04
16
#6400
1(
b1000 "
b1000 +
0:
1<
#6500
1!
b0 "
b0 +
0@
1B
#8000
0-
09
1,
18
b1010 $
b1010 '
b101 #
b101 &
0%
#8100
0*
b1 "
b1 +
1.
00
#8200
0)
b11 "
b11 +
14
06
#8300
0(
b111 "
b111 +
1:
0<
#8400
0!
b1111 "
b1111 +
1@
0B
#10000
