<stg><name>padding2d_fix16</name>


<trans_list>

<trans id="1756" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1757" from="2" to="70">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1758" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1759" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1762" from="4" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="1"/>
<literal name="icmp_ln15_7" val="1"/>
<literal name="icmp_ln15_8" val="1"/>
<literal name="icmp_ln15_9" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1763" from="4" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15_9" val="0"/>
</and_exp><and_exp><literal name="icmp_ln15_8" val="0"/>
</and_exp><and_exp><literal name="icmp_ln15_7" val="0"/>
</and_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1764" from="5" to="59">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1765" from="5" to="6">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1766" from="6" to="7">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1767" from="6" to="12">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1769" from="7" to="8">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1770" from="7" to="12">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1772" from="8" to="9">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1773" from="8" to="12">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_2" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1775" from="9" to="10">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_3" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1776" from="9" to="12">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_3" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1778" from="10" to="11">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_4" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1779" from="10" to="12">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_4" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1781" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1783" from="12" to="13">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
<literal name="icmp_ln23_1" val="0"/>
<literal name="icmp_ln23_2" val="0"/>
<literal name="icmp_ln23_3" val="0"/>
<literal name="icmp_ln23_4" val="0"/>
<literal name="icmp_ln23_5" val="0"/>
<literal name="icmp_ln23_6" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1786" from="12" to="14">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_6" val="1"/>
</and_exp><and_exp><literal name="icmp_ln23_5" val="1"/>
</and_exp><and_exp><literal name="icmp_ln23_4" val="1"/>
</and_exp><and_exp><literal name="icmp_ln23_3" val="1"/>
</and_exp><and_exp><literal name="icmp_ln23_2" val="1"/>
</and_exp><and_exp><literal name="icmp_ln23_1" val="1"/>
</and_exp><and_exp><literal name="icmp_ln23" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1785" from="13" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1787" from="14" to="14">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1788" from="14" to="59">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
<literal name="icmp_ln21_1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1789" from="14" to="15">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
<literal name="icmp_ln21_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1790" from="15" to="16">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_7" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1791" from="15" to="21">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_7" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1793" from="16" to="17">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_8" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1794" from="16" to="21">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_8" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1796" from="17" to="18">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_9" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1797" from="17" to="21">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_9" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1799" from="18" to="19">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_10" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1800" from="18" to="21">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_10" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1802" from="19" to="20">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_11" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1803" from="19" to="21">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_11" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1805" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1807" from="21" to="22">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_7" val="0"/>
<literal name="icmp_ln23_8" val="0"/>
<literal name="icmp_ln23_9" val="0"/>
<literal name="icmp_ln23_10" val="0"/>
<literal name="icmp_ln23_11" val="0"/>
<literal name="icmp_ln23_12" val="0"/>
<literal name="icmp_ln23_13" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1810" from="21" to="23">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_13" val="1"/>
</and_exp><and_exp><literal name="icmp_ln23_12" val="1"/>
</and_exp><and_exp><literal name="icmp_ln23_11" val="1"/>
</and_exp><and_exp><literal name="icmp_ln23_10" val="1"/>
</and_exp><and_exp><literal name="icmp_ln23_9" val="1"/>
</and_exp><and_exp><literal name="icmp_ln23_8" val="1"/>
</and_exp><and_exp><literal name="icmp_ln23_7" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1809" from="22" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1811" from="23" to="23">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1812" from="23" to="59">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30_1" val="1"/>
<literal name="icmp_ln21_2" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1813" from="23" to="24">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30_1" val="1"/>
<literal name="icmp_ln21_2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1814" from="24" to="25">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_14" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1815" from="24" to="30">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_14" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1817" from="25" to="26">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_15" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1818" from="25" to="30">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_15" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1820" from="26" to="27">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_16" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1821" from="26" to="30">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_16" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1823" from="27" to="28">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_17" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1824" from="27" to="30">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_17" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1826" from="28" to="29">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_18" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1827" from="28" to="30">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_18" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1829" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1831" from="30" to="31">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_14" val="0"/>
<literal name="icmp_ln23_15" val="0"/>
<literal name="icmp_ln23_16" val="0"/>
<literal name="icmp_ln23_17" val="0"/>
<literal name="icmp_ln23_18" val="0"/>
<literal name="icmp_ln23_19" val="0"/>
<literal name="icmp_ln23_20" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1834" from="30" to="32">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_20" val="1"/>
</and_exp><and_exp><literal name="icmp_ln23_19" val="1"/>
</and_exp><and_exp><literal name="icmp_ln23_18" val="1"/>
</and_exp><and_exp><literal name="icmp_ln23_17" val="1"/>
</and_exp><and_exp><literal name="icmp_ln23_16" val="1"/>
</and_exp><and_exp><literal name="icmp_ln23_15" val="1"/>
</and_exp><and_exp><literal name="icmp_ln23_14" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1833" from="31" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1835" from="32" to="32">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30_2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1836" from="32" to="59">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30_2" val="1"/>
<literal name="icmp_ln21_3" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1837" from="32" to="33">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30_2" val="1"/>
<literal name="icmp_ln21_3" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1838" from="33" to="34">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_21" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1839" from="33" to="39">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_21" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1841" from="34" to="35">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_22" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1842" from="34" to="39">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_22" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1844" from="35" to="36">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_23" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1845" from="35" to="39">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_23" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1847" from="36" to="37">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_24" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1848" from="36" to="39">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_24" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1850" from="37" to="38">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_25" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1851" from="37" to="39">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_25" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1853" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1855" from="39" to="40">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_21" val="0"/>
<literal name="icmp_ln23_22" val="0"/>
<literal name="icmp_ln23_23" val="0"/>
<literal name="icmp_ln23_24" val="0"/>
<literal name="icmp_ln23_25" val="0"/>
<literal name="icmp_ln23_26" val="0"/>
<literal name="icmp_ln23_27" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1858" from="39" to="41">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_27" val="1"/>
</and_exp><and_exp><literal name="icmp_ln23_26" val="1"/>
</and_exp><and_exp><literal name="icmp_ln23_25" val="1"/>
</and_exp><and_exp><literal name="icmp_ln23_24" val="1"/>
</and_exp><and_exp><literal name="icmp_ln23_23" val="1"/>
</and_exp><and_exp><literal name="icmp_ln23_22" val="1"/>
</and_exp><and_exp><literal name="icmp_ln23_21" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1857" from="40" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1859" from="41" to="41">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30_3" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1860" from="41" to="59">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30_3" val="1"/>
<literal name="icmp_ln21_4" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1861" from="41" to="42">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30_3" val="1"/>
<literal name="icmp_ln21_4" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1862" from="42" to="43">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_28" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1863" from="42" to="48">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_28" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1865" from="43" to="44">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_29" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1866" from="43" to="48">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_29" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1868" from="44" to="45">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_30" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1869" from="44" to="48">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_30" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1871" from="45" to="46">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_31" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1872" from="45" to="48">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_31" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1874" from="46" to="47">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_32" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1875" from="46" to="48">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_32" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1877" from="47" to="48">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1879" from="48" to="49">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_28" val="0"/>
<literal name="icmp_ln23_29" val="0"/>
<literal name="icmp_ln23_30" val="0"/>
<literal name="icmp_ln23_31" val="0"/>
<literal name="icmp_ln23_32" val="0"/>
<literal name="icmp_ln23_33" val="0"/>
<literal name="icmp_ln23_34" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1882" from="48" to="50">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_34" val="1"/>
</and_exp><and_exp><literal name="icmp_ln23_33" val="1"/>
</and_exp><and_exp><literal name="icmp_ln23_32" val="1"/>
</and_exp><and_exp><literal name="icmp_ln23_31" val="1"/>
</and_exp><and_exp><literal name="icmp_ln23_30" val="1"/>
</and_exp><and_exp><literal name="icmp_ln23_29" val="1"/>
</and_exp><and_exp><literal name="icmp_ln23_28" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1881" from="49" to="42">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1883" from="50" to="50">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30_4" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1884" from="50" to="59">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30_4" val="1"/>
<literal name="icmp_ln21_5" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1885" from="50" to="51">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30_4" val="1"/>
<literal name="icmp_ln21_5" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1886" from="51" to="52">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_35" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1887" from="51" to="57">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_35" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1889" from="52" to="53">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_36" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1890" from="52" to="57">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_36" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1892" from="53" to="54">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_37" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1893" from="53" to="57">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_37" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1895" from="54" to="55">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_38" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1896" from="54" to="57">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_38" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1898" from="55" to="56">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_39" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1899" from="55" to="57">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_39" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1901" from="56" to="57">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1903" from="57" to="58">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_35" val="0"/>
<literal name="icmp_ln23_36" val="0"/>
<literal name="icmp_ln23_37" val="0"/>
<literal name="icmp_ln23_38" val="0"/>
<literal name="icmp_ln23_39" val="0"/>
<literal name="icmp_ln23_40" val="0"/>
<literal name="icmp_ln23_41" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1906" from="57" to="59">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_41" val="1"/>
</and_exp><and_exp><literal name="icmp_ln23_40" val="1"/>
</and_exp><and_exp><literal name="icmp_ln23_39" val="1"/>
</and_exp><and_exp><literal name="icmp_ln23_38" val="1"/>
</and_exp><and_exp><literal name="icmp_ln23_37" val="1"/>
</and_exp><and_exp><literal name="icmp_ln23_36" val="1"/>
</and_exp><and_exp><literal name="icmp_ln23_35" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1905" from="58" to="51">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1907" from="59" to="59">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
<literal name="icmp_ln21_1" val="0"/>
<literal name="icmp_ln21_2" val="0"/>
<literal name="icmp_ln21_3" val="0"/>
<literal name="icmp_ln21_4" val="0"/>
<literal name="icmp_ln21_5" val="0"/>
<literal name="icmp_ln30_5" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1908" from="59" to="60">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
<literal name="icmp_ln21_1" val="0"/>
<literal name="icmp_ln21_2" val="0"/>
<literal name="icmp_ln21_3" val="0"/>
<literal name="icmp_ln21_4" val="0"/>
<literal name="icmp_ln21_5" val="0"/>
<literal name="icmp_ln30_5" val="1"/>
<literal name="icmp_ln21_6" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1932" from="59" to="69">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30_5" val="1"/>
<literal name="icmp_ln21_6" val="1"/>
</and_exp><and_exp><literal name="icmp_ln21_5" val="1"/>
</and_exp><and_exp><literal name="icmp_ln21_4" val="1"/>
</and_exp><and_exp><literal name="icmp_ln21_3" val="1"/>
</and_exp><and_exp><literal name="icmp_ln21_2" val="1"/>
</and_exp><and_exp><literal name="icmp_ln21_1" val="1"/>
</and_exp><and_exp><literal name="icmp_ln21" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1909" from="60" to="61">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_42" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1910" from="60" to="66">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_42" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1912" from="61" to="62">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_43" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1913" from="61" to="66">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_43" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1915" from="62" to="63">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_44" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1916" from="62" to="66">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_44" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1918" from="63" to="64">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_45" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1919" from="63" to="66">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_45" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1921" from="64" to="65">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_46" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1922" from="64" to="66">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_46" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1924" from="65" to="66">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1926" from="66" to="67">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_42" val="0"/>
<literal name="icmp_ln23_43" val="0"/>
<literal name="icmp_ln23_44" val="0"/>
<literal name="icmp_ln23_45" val="0"/>
<literal name="icmp_ln23_46" val="0"/>
<literal name="icmp_ln23_47" val="0"/>
<literal name="icmp_ln23_48" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1929" from="66" to="68">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_48" val="1"/>
</and_exp><and_exp><literal name="icmp_ln23_47" val="1"/>
</and_exp><and_exp><literal name="icmp_ln23_46" val="1"/>
</and_exp><and_exp><literal name="icmp_ln23_45" val="1"/>
</and_exp><and_exp><literal name="icmp_ln23_44" val="1"/>
</and_exp><and_exp><literal name="icmp_ln23_43" val="1"/>
</and_exp><and_exp><literal name="icmp_ln23_42" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1928" from="67" to="60">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1930" from="68" to="68">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30_6" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1931" from="68" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30_6" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1933" from="69" to="70">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1936" from="70" to="69">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="icmp_ln37" val="1"/>
<literal name="icmp_ln37_1" val="1"/>
<literal name="icmp_ln37_2" val="1"/>
<literal name="icmp_ln37_3" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1937" from="70" to="71">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="icmp_ln37_3" val="0"/>
<literal name="icmp_ln13_1" val="0"/>
</and_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="icmp_ln37_2" val="0"/>
<literal name="icmp_ln13_1" val="0"/>
</and_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="icmp_ln37_1" val="0"/>
<literal name="icmp_ln13_1" val="0"/>
</and_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln13_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1938" from="71" to="72">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1942" from="72" to="71">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15_10" val="1"/>
<literal name="icmp_ln15_11" val="1"/>
<literal name="icmp_ln15_12" val="1"/>
<literal name="icmp_ln15_13" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1943" from="72" to="73">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15_13" val="0"/>
</and_exp><and_exp><literal name="icmp_ln15_12" val="0"/>
</and_exp><and_exp><literal name="icmp_ln15_11" val="0"/>
</and_exp><and_exp><literal name="icmp_ln15_10" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1944" from="73" to="127">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21_7" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1945" from="73" to="74">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21_7" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1946" from="74" to="75">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_49" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1947" from="74" to="80">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_49" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1949" from="75" to="76">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_50" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1950" from="75" to="80">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_50" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1952" from="76" to="77">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_51" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1953" from="76" to="80">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_51" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1955" from="77" to="78">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_52" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1956" from="77" to="80">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_52" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1958" from="78" to="79">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_53" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1959" from="78" to="80">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_53" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1961" from="79" to="80">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1963" from="80" to="81">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_49" val="0"/>
<literal name="icmp_ln23_50" val="0"/>
<literal name="icmp_ln23_51" val="0"/>
<literal name="icmp_ln23_52" val="0"/>
<literal name="icmp_ln23_53" val="0"/>
<literal name="icmp_ln23_54" val="0"/>
<literal name="icmp_ln23_55" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1966" from="80" to="82">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_55" val="1"/>
</and_exp><and_exp><literal name="icmp_ln23_54" val="1"/>
</and_exp><and_exp><literal name="icmp_ln23_53" val="1"/>
</and_exp><and_exp><literal name="icmp_ln23_52" val="1"/>
</and_exp><and_exp><literal name="icmp_ln23_51" val="1"/>
</and_exp><and_exp><literal name="icmp_ln23_50" val="1"/>
</and_exp><and_exp><literal name="icmp_ln23_49" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1965" from="81" to="74">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1967" from="82" to="82">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30_7" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1968" from="82" to="127">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30_7" val="1"/>
<literal name="icmp_ln21_8" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1969" from="82" to="83">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30_7" val="1"/>
<literal name="icmp_ln21_8" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1970" from="83" to="84">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_56" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1971" from="83" to="89">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_56" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1973" from="84" to="85">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_57" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1974" from="84" to="89">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_57" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1976" from="85" to="86">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_58" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1977" from="85" to="89">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_58" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1979" from="86" to="87">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_59" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1980" from="86" to="89">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_59" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1982" from="87" to="88">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_60" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1983" from="87" to="89">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_60" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1985" from="88" to="89">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1987" from="89" to="90">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_56" val="0"/>
<literal name="icmp_ln23_57" val="0"/>
<literal name="icmp_ln23_58" val="0"/>
<literal name="icmp_ln23_59" val="0"/>
<literal name="icmp_ln23_60" val="0"/>
<literal name="icmp_ln23_61" val="0"/>
<literal name="icmp_ln23_62" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1990" from="89" to="91">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_62" val="1"/>
</and_exp><and_exp><literal name="icmp_ln23_61" val="1"/>
</and_exp><and_exp><literal name="icmp_ln23_60" val="1"/>
</and_exp><and_exp><literal name="icmp_ln23_59" val="1"/>
</and_exp><and_exp><literal name="icmp_ln23_58" val="1"/>
</and_exp><and_exp><literal name="icmp_ln23_57" val="1"/>
</and_exp><and_exp><literal name="icmp_ln23_56" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1989" from="90" to="83">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1991" from="91" to="91">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30_8" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1992" from="91" to="127">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30_8" val="1"/>
<literal name="icmp_ln21_9" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1993" from="91" to="92">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30_8" val="1"/>
<literal name="icmp_ln21_9" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1994" from="92" to="93">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_63" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1995" from="92" to="98">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_63" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1997" from="93" to="94">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_64" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1998" from="93" to="98">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_64" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2000" from="94" to="95">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_65" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2001" from="94" to="98">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_65" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2003" from="95" to="96">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_66" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2004" from="95" to="98">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_66" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2006" from="96" to="97">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_67" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2007" from="96" to="98">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_67" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2009" from="97" to="98">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2011" from="98" to="99">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_63" val="0"/>
<literal name="icmp_ln23_64" val="0"/>
<literal name="icmp_ln23_65" val="0"/>
<literal name="icmp_ln23_66" val="0"/>
<literal name="icmp_ln23_67" val="0"/>
<literal name="icmp_ln23_68" val="0"/>
<literal name="icmp_ln23_69" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2014" from="98" to="100">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_69" val="1"/>
</and_exp><and_exp><literal name="icmp_ln23_68" val="1"/>
</and_exp><and_exp><literal name="icmp_ln23_67" val="1"/>
</and_exp><and_exp><literal name="icmp_ln23_66" val="1"/>
</and_exp><and_exp><literal name="icmp_ln23_65" val="1"/>
</and_exp><and_exp><literal name="icmp_ln23_64" val="1"/>
</and_exp><and_exp><literal name="icmp_ln23_63" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2013" from="99" to="92">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2015" from="100" to="100">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30_9" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2016" from="100" to="127">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30_9" val="1"/>
<literal name="icmp_ln21_10" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2017" from="100" to="101">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30_9" val="1"/>
<literal name="icmp_ln21_10" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2018" from="101" to="102">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_70" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2019" from="101" to="107">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_70" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2021" from="102" to="103">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_71" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2022" from="102" to="107">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_71" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2024" from="103" to="104">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_72" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2025" from="103" to="107">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_72" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2027" from="104" to="105">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_73" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2028" from="104" to="107">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_73" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2030" from="105" to="106">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_74" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2031" from="105" to="107">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_74" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2033" from="106" to="107">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2035" from="107" to="108">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_70" val="0"/>
<literal name="icmp_ln23_71" val="0"/>
<literal name="icmp_ln23_72" val="0"/>
<literal name="icmp_ln23_73" val="0"/>
<literal name="icmp_ln23_74" val="0"/>
<literal name="icmp_ln23_75" val="0"/>
<literal name="icmp_ln23_76" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2038" from="107" to="109">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_76" val="1"/>
</and_exp><and_exp><literal name="icmp_ln23_75" val="1"/>
</and_exp><and_exp><literal name="icmp_ln23_74" val="1"/>
</and_exp><and_exp><literal name="icmp_ln23_73" val="1"/>
</and_exp><and_exp><literal name="icmp_ln23_72" val="1"/>
</and_exp><and_exp><literal name="icmp_ln23_71" val="1"/>
</and_exp><and_exp><literal name="icmp_ln23_70" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2037" from="108" to="101">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2039" from="109" to="109">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30_10" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2040" from="109" to="127">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30_10" val="1"/>
<literal name="icmp_ln21_11" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2041" from="109" to="110">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30_10" val="1"/>
<literal name="icmp_ln21_11" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2042" from="110" to="111">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_77" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2043" from="110" to="116">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_77" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2045" from="111" to="112">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_78" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2046" from="111" to="116">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_78" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2048" from="112" to="113">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_79" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2049" from="112" to="116">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_79" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2051" from="113" to="114">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_80" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2052" from="113" to="116">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_80" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2054" from="114" to="115">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_81" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2055" from="114" to="116">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_81" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2057" from="115" to="116">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2059" from="116" to="117">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_77" val="0"/>
<literal name="icmp_ln23_78" val="0"/>
<literal name="icmp_ln23_79" val="0"/>
<literal name="icmp_ln23_80" val="0"/>
<literal name="icmp_ln23_81" val="0"/>
<literal name="icmp_ln23_82" val="0"/>
<literal name="icmp_ln23_83" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2062" from="116" to="118">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_83" val="1"/>
</and_exp><and_exp><literal name="icmp_ln23_82" val="1"/>
</and_exp><and_exp><literal name="icmp_ln23_81" val="1"/>
</and_exp><and_exp><literal name="icmp_ln23_80" val="1"/>
</and_exp><and_exp><literal name="icmp_ln23_79" val="1"/>
</and_exp><and_exp><literal name="icmp_ln23_78" val="1"/>
</and_exp><and_exp><literal name="icmp_ln23_77" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2061" from="117" to="110">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2063" from="118" to="118">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30_11" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2064" from="118" to="127">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30_11" val="1"/>
<literal name="icmp_ln21_12" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2065" from="118" to="119">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30_11" val="1"/>
<literal name="icmp_ln21_12" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2066" from="119" to="120">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_84" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2067" from="119" to="125">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_84" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2069" from="120" to="121">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_85" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2070" from="120" to="125">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_85" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2072" from="121" to="122">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_86" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2073" from="121" to="125">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_86" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2075" from="122" to="123">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_87" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2076" from="122" to="125">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_87" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2078" from="123" to="124">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_88" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2079" from="123" to="125">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_88" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2081" from="124" to="125">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2083" from="125" to="126">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_84" val="0"/>
<literal name="icmp_ln23_85" val="0"/>
<literal name="icmp_ln23_86" val="0"/>
<literal name="icmp_ln23_87" val="0"/>
<literal name="icmp_ln23_88" val="0"/>
<literal name="icmp_ln23_89" val="0"/>
<literal name="icmp_ln23_90" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2086" from="125" to="127">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_90" val="1"/>
</and_exp><and_exp><literal name="icmp_ln23_89" val="1"/>
</and_exp><and_exp><literal name="icmp_ln23_88" val="1"/>
</and_exp><and_exp><literal name="icmp_ln23_87" val="1"/>
</and_exp><and_exp><literal name="icmp_ln23_86" val="1"/>
</and_exp><and_exp><literal name="icmp_ln23_85" val="1"/>
</and_exp><and_exp><literal name="icmp_ln23_84" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2085" from="126" to="119">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2087" from="127" to="127">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21_7" val="0"/>
<literal name="icmp_ln21_8" val="0"/>
<literal name="icmp_ln21_9" val="0"/>
<literal name="icmp_ln21_10" val="0"/>
<literal name="icmp_ln21_11" val="0"/>
<literal name="icmp_ln21_12" val="0"/>
<literal name="icmp_ln30_12" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2088" from="127" to="128">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21_7" val="0"/>
<literal name="icmp_ln21_8" val="0"/>
<literal name="icmp_ln21_9" val="0"/>
<literal name="icmp_ln21_10" val="0"/>
<literal name="icmp_ln21_11" val="0"/>
<literal name="icmp_ln21_12" val="0"/>
<literal name="icmp_ln30_12" val="1"/>
<literal name="icmp_ln21_13" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2112" from="127" to="137">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30_12" val="1"/>
<literal name="icmp_ln21_13" val="1"/>
</and_exp><and_exp><literal name="icmp_ln21_12" val="1"/>
</and_exp><and_exp><literal name="icmp_ln21_11" val="1"/>
</and_exp><and_exp><literal name="icmp_ln21_10" val="1"/>
</and_exp><and_exp><literal name="icmp_ln21_9" val="1"/>
</and_exp><and_exp><literal name="icmp_ln21_8" val="1"/>
</and_exp><and_exp><literal name="icmp_ln21_7" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2089" from="128" to="129">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_91" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2090" from="128" to="134">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_91" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2092" from="129" to="130">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_92" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2093" from="129" to="134">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_92" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2095" from="130" to="131">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_93" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2096" from="130" to="134">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_93" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2098" from="131" to="132">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_94" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2099" from="131" to="134">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_94" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2101" from="132" to="133">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_95" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2102" from="132" to="134">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_95" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2104" from="133" to="134">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2106" from="134" to="135">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_91" val="0"/>
<literal name="icmp_ln23_92" val="0"/>
<literal name="icmp_ln23_93" val="0"/>
<literal name="icmp_ln23_94" val="0"/>
<literal name="icmp_ln23_95" val="0"/>
<literal name="icmp_ln23_96" val="0"/>
<literal name="icmp_ln23_97" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2109" from="134" to="136">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_97" val="1"/>
</and_exp><and_exp><literal name="icmp_ln23_96" val="1"/>
</and_exp><and_exp><literal name="icmp_ln23_95" val="1"/>
</and_exp><and_exp><literal name="icmp_ln23_94" val="1"/>
</and_exp><and_exp><literal name="icmp_ln23_93" val="1"/>
</and_exp><and_exp><literal name="icmp_ln23_92" val="1"/>
</and_exp><and_exp><literal name="icmp_ln23_91" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2108" from="135" to="128">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2110" from="136" to="136">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30_13" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2111" from="136" to="73">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30_13" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2113" from="137" to="138">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2117" from="138" to="137">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37_4" val="1"/>
<literal name="icmp_ln37_5" val="1"/>
<literal name="icmp_ln37_6" val="1"/>
<literal name="icmp_ln37_7" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2118" from="138" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37_7" val="0"/>
</and_exp><and_exp><literal name="icmp_ln37_6" val="0"/>
</and_exp><and_exp><literal name="icmp_ln37_5" val="0"/>
</and_exp><and_exp><literal name="icmp_ln37_4" val="0"/>
</and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="139" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:0  %input_width_read = call i6 @_ssdm_op_Read.ap_auto.i6(i6 %input_width)

]]></Node>
<StgValue><ssdm name="input_width_read"/></StgValue>
</operation>

<operation id="140" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:1  %input_height_read = call i6 @_ssdm_op_Read.ap_auto.i6(i6 %input_height)

]]></Node>
<StgValue><ssdm name="input_height_read"/></StgValue>
</operation>

<operation id="141" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:2  %input_depth_read = call i7 @_ssdm_op_Read.ap_auto.i7(i7 %input_depth)

]]></Node>
<StgValue><ssdm name="input_depth_read"/></StgValue>
</operation>

<operation id="142" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="7" op_0_bw="6">
<![CDATA[
:3  %input_width_cast = sext i6 %input_width_read to i7

]]></Node>
<StgValue><ssdm name="input_width_cast"/></StgValue>
</operation>

<operation id="143" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="7" op_0_bw="6">
<![CDATA[
:4  %input_height_cast = sext i6 %input_height_read to i7

]]></Node>
<StgValue><ssdm name="input_height_cast"/></StgValue>
</operation>

<operation id="144" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="16" op_0_bw="7">
<![CDATA[
:5  %input_width_cast2 = zext i7 %input_width_cast to i16

]]></Node>
<StgValue><ssdm name="input_width_cast2"/></StgValue>
</operation>

<operation id="145" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="16" op_0_bw="7">
<![CDATA[
:6  %input_height_cast1 = zext i7 %input_height_cast to i16

]]></Node>
<StgValue><ssdm name="input_height_cast1"/></StgValue>
</operation>

<operation id="146" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="16" op_0_bw="7">
<![CDATA[
:7  %input_depth_cast = zext i7 %input_depth_read to i16

]]></Node>
<StgValue><ssdm name="input_depth_cast"/></StgValue>
</operation>

<operation id="147" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
:8  call void (...)* @_ssdm_op_SpecResourceLimit(i32 0, [4 x i8]* @p_str11, [1 x i8]* @p_str112, [1 x i8]* @p_str112, [1 x i8]* @p_str112) nounwind

]]></Node>
<StgValue><ssdm name="specresourcelimit_ln8"/></StgValue>
</operation>

<operation id="148" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
:9  call void (...)* @_ssdm_op_SpecResourceLimit(i32 0, [4 x i8]* @p_str213, [1 x i8]* @p_str112, [1 x i8]* @p_str112, [1 x i8]* @p_str112) nounwind

]]></Node>
<StgValue><ssdm name="specresourcelimit_ln9"/></StgValue>
</operation>

<operation id="149" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="5" op_0_bw="6">
<![CDATA[
:10  %trunc_ln13 = trunc i6 %input_width_read to i5

]]></Node>
<StgValue><ssdm name="trunc_ln13"/></StgValue>
</operation>

<operation id="150" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:11  %add_ln13 = add i5 2, %trunc_ln13

]]></Node>
<StgValue><ssdm name="add_ln13"/></StgValue>
</operation>

<operation id="151" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="16" op_0_bw="5">
<![CDATA[
:12  %zext_ln13 = zext i5 %add_ln13 to i16

]]></Node>
<StgValue><ssdm name="zext_ln13"/></StgValue>
</operation>

<operation id="152" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="10" op_0_bw="5">
<![CDATA[
:13  %add_ln13_cast_cast = zext i5 %add_ln13 to i10

]]></Node>
<StgValue><ssdm name="add_ln13_cast_cast"/></StgValue>
</operation>

<operation id="153" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="14" op_0_bw="7">
<![CDATA[
:14  %zext_ln13_1 = zext i7 %input_width_cast to i14

]]></Node>
<StgValue><ssdm name="zext_ln13_1"/></StgValue>
</operation>

<operation id="154" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="14" op_0_bw="7">
<![CDATA[
:15  %zext_ln13_2 = zext i7 %input_height_cast to i14

]]></Node>
<StgValue><ssdm name="zext_ln13_2"/></StgValue>
</operation>

<operation id="155" st_id="1" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:16  %mul_ln13 = mul i14 %zext_ln13_1, %zext_ln13_2

]]></Node>
<StgValue><ssdm name="mul_ln13"/></StgValue>
</operation>

<operation id="156" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="16" op_0_bw="14">
<![CDATA[
:17  %zext_ln13_3 = zext i14 %mul_ln13 to i16

]]></Node>
<StgValue><ssdm name="zext_ln13_3"/></StgValue>
</operation>

<operation id="157" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="10" op_0_bw="7">
<![CDATA[
:18  %input_height_cast13 = zext i7 %input_height_cast to i10

]]></Node>
<StgValue><ssdm name="input_height_cast13"/></StgValue>
</operation>

<operation id="158" st_id="1" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:19  %mul_ln13_1 = mul i10 %add_ln13_cast_cast, %input_height_cast13

]]></Node>
<StgValue><ssdm name="mul_ln13_1"/></StgValue>
</operation>

<operation id="159" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:20  %empty = add i5 3, %trunc_ln13

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="160" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="6" op_0_bw="5">
<![CDATA[
:21  %p_cast6 = zext i5 %empty to i6

]]></Node>
<StgValue><ssdm name="p_cast6"/></StgValue>
</operation>

<operation id="161" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="10" op_0_bw="5">
<![CDATA[
:22  %p_cast5 = zext i5 %empty to i10

]]></Node>
<StgValue><ssdm name="p_cast5"/></StgValue>
</operation>

<operation id="162" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="16" op_0_bw="5">
<![CDATA[
:23  %p_cast4 = zext i5 %empty to i16

]]></Node>
<StgValue><ssdm name="p_cast4"/></StgValue>
</operation>

<operation id="163" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:24  %empty_47 = add i5 1, %trunc_ln13

]]></Node>
<StgValue><ssdm name="empty_47"/></StgValue>
</operation>

<operation id="164" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="16" op_0_bw="5">
<![CDATA[
:25  %p_cast3 = zext i5 %empty_47 to i16

]]></Node>
<StgValue><ssdm name="p_cast3"/></StgValue>
</operation>

<operation id="165" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="10" op_0_bw="5">
<![CDATA[
:26  %p_cast = zext i5 %empty_47 to i10

]]></Node>
<StgValue><ssdm name="p_cast"/></StgValue>
</operation>

<operation id="166" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:27  %add_ln13_1 = add i10 %p_cast5, %mul_ln13_1

]]></Node>
<StgValue><ssdm name="add_ln13_1"/></StgValue>
</operation>

<operation id="167" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:28  %add_ln13_2 = add i10 %add_ln13_1, %p_cast

]]></Node>
<StgValue><ssdm name="add_ln13_2"/></StgValue>
</operation>

<operation id="168" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="16" op_0_bw="10">
<![CDATA[
:29  %zext_ln13_4 = zext i10 %add_ln13_2 to i16

]]></Node>
<StgValue><ssdm name="zext_ln13_4"/></StgValue>
</operation>

<operation id="169" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:30  %add_ln13_3 = add i6 %p_cast6, %input_width_read

]]></Node>
<StgValue><ssdm name="add_ln13_3"/></StgValue>
</operation>

<operation id="170" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="16" op_0_bw="6">
<![CDATA[
:31  %zext_ln13_5 = zext i6 %add_ln13_3 to i16

]]></Node>
<StgValue><ssdm name="zext_ln13_5"/></StgValue>
</operation>

<operation id="171" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:32  %shl_ln13 = shl i6 %input_width_read, 1

]]></Node>
<StgValue><ssdm name="shl_ln13"/></StgValue>
</operation>

<operation id="172" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="10" op_0_bw="6">
<![CDATA[
:33  %zext_ln13_6 = zext i6 %shl_ln13 to i10

]]></Node>
<StgValue><ssdm name="zext_ln13_6"/></StgValue>
</operation>

<operation id="173" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:34  %add_ln13_4 = add i6 5, %shl_ln13

]]></Node>
<StgValue><ssdm name="add_ln13_4"/></StgValue>
</operation>

<operation id="174" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="16" op_0_bw="6">
<![CDATA[
:35  %zext_ln13_7 = zext i6 %add_ln13_4 to i16

]]></Node>
<StgValue><ssdm name="zext_ln13_7"/></StgValue>
</operation>

<operation id="175" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="16" op_0_bw="10">
<![CDATA[
:36  %zext_ln21 = zext i10 %add_ln13_1 to i16

]]></Node>
<StgValue><ssdm name="zext_ln21"/></StgValue>
</operation>

<operation id="176" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:37  %add_ln13_7 = add i10 4, %mul_ln13_1

]]></Node>
<StgValue><ssdm name="add_ln13_7"/></StgValue>
</operation>

<operation id="177" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:38  %add_ln13_8 = add i10 %add_ln13_7, %zext_ln13_6

]]></Node>
<StgValue><ssdm name="add_ln13_8"/></StgValue>
</operation>

<operation id="178" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="16" op_0_bw="10">
<![CDATA[
:39  %zext_ln13_8 = zext i10 %add_ln13_8 to i16

]]></Node>
<StgValue><ssdm name="zext_ln13_8"/></StgValue>
</operation>

<operation id="179" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="0">
<![CDATA[
:40  br label %1

]]></Node>
<StgValue><ssdm name="br_ln13"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="180" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0">
<![CDATA[
:0  %indvars_iv1_0 = phi i16 [ %add_ln13_13, %hls_label_0_end1 ], [ %zext_ln13_7, %0 ]

]]></Node>
<StgValue><ssdm name="indvars_iv1_0"/></StgValue>
</operation>

<operation id="181" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0">
<![CDATA[
:1  %phi_ln13 = phi i16 [ %add_ln13_12, %hls_label_0_end1 ], [ %zext_ln13_5, %0 ]

]]></Node>
<StgValue><ssdm name="phi_ln13"/></StgValue>
</operation>

<operation id="182" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0">
<![CDATA[
:2  %indvars_iv10_0 = phi i16 [ %add_ln13_11, %hls_label_0_end1 ], [ %p_cast4, %0 ]

]]></Node>
<StgValue><ssdm name="indvars_iv10_0"/></StgValue>
</operation>

<operation id="183" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0">
<![CDATA[
:3  %o_count_0_0 = phi i16 [ %add_ln18_22, %hls_label_0_end1 ], [ 0, %0 ]

]]></Node>
<StgValue><ssdm name="o_count_0_0"/></StgValue>
</operation>

<operation id="184" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0">
<![CDATA[
:4  %i_count_0_0 = phi i16 [ %add_ln26_57, %hls_label_0_end1 ], [ 0, %0 ]

]]></Node>
<StgValue><ssdm name="i_count_0_0"/></StgValue>
</operation>

<operation id="185" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0">
<![CDATA[
:5  %depth_0_0 = phi i16 [ %add_ln13_10, %hls_label_0_end1 ], [ 0, %0 ]

]]></Node>
<StgValue><ssdm name="depth_0_0"/></StgValue>
</operation>

<operation id="186" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
:6  %icmp_ln13 = icmp eq i16 %depth_0_0, %input_depth_cast

]]></Node>
<StgValue><ssdm name="icmp_ln13"/></StgValue>
</operation>

<operation id="187" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:7  br i1 %icmp_ln13, label %182, label %hls_label_0_begin

]]></Node>
<StgValue><ssdm name="br_ln13"/></StgValue>
</operation>

<operation id="188" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_0_begin:0  %tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str314)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="189" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="0">
<![CDATA[
hls_label_0_begin:1  br label %86

]]></Node>
<StgValue><ssdm name="br_ln15"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="190" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0">
<![CDATA[
:0  %o_count_1_0_0 = phi i16 [ %o_count_0_0, %hls_label_0_begin ], [ %add_ln18_3, %90 ]

]]></Node>
<StgValue><ssdm name="o_count_1_0_0"/></StgValue>
</operation>

<operation id="191" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0">
<![CDATA[
:1  %i_0_0_0 = phi i16 [ 0, %hls_label_0_begin ], [ %add_ln15, %90 ]

]]></Node>
<StgValue><ssdm name="i_0_0_0"/></StgValue>
</operation>

<operation id="192" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_64 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 16385, i64 0)

]]></Node>
<StgValue><ssdm name="empty_64"/></StgValue>
</operation>

<operation id="193" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
:3  %icmp_ln15 = icmp ult i16 %i_0_0_0, %p_cast4

]]></Node>
<StgValue><ssdm name="icmp_ln15"/></StgValue>
</operation>

<operation id="194" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln15, label %87, label %91

]]></Node>
<StgValue><ssdm name="br_ln15"/></StgValue>
</operation>

<operation id="195" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="64" op_0_bw="16">
<![CDATA[
:0  %zext_ln17 = zext i16 %o_count_1_0_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln17"/></StgValue>
</operation>

<operation id="196" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %output_addr = getelementptr [14400 x i16]* %output_r, i64 0, i64 %zext_ln17

]]></Node>
<StgValue><ssdm name="output_addr"/></StgValue>
</operation>

<operation id="197" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="0" op_0_bw="16" op_1_bw="14">
<![CDATA[
:2  store i16 0, i16* %output_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln17"/></StgValue>
</operation>

<operation id="198" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:3  %add_ln18 = add i16 %o_count_1_0_0, 1

]]></Node>
<StgValue><ssdm name="add_ln18"/></StgValue>
</operation>

<operation id="199" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:4  %or_ln15 = or i16 %i_0_0_0, 1

]]></Node>
<StgValue><ssdm name="or_ln15"/></StgValue>
</operation>

<operation id="200" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
:5  %icmp_ln15_7 = icmp ult i16 %or_ln15, %p_cast4

]]></Node>
<StgValue><ssdm name="icmp_ln15_7"/></StgValue>
</operation>

<operation id="201" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:6  br i1 %icmp_ln15_7, label %88, label %91

]]></Node>
<StgValue><ssdm name="br_ln15"/></StgValue>
</operation>

<operation id="202" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="1"/>
<literal name="icmp_ln15_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="64" op_0_bw="16">
<![CDATA[
:0  %zext_ln17_1 = zext i16 %add_ln18 to i64

]]></Node>
<StgValue><ssdm name="zext_ln17_1"/></StgValue>
</operation>

<operation id="203" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="1"/>
<literal name="icmp_ln15_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %output_addr_49 = getelementptr [14400 x i16]* %output_r, i64 0, i64 %zext_ln17_1

]]></Node>
<StgValue><ssdm name="output_addr_49"/></StgValue>
</operation>

<operation id="204" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="1"/>
<literal name="icmp_ln15_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="0" op_0_bw="16" op_1_bw="14">
<![CDATA[
:2  store i16 0, i16* %output_addr_49, align 2

]]></Node>
<StgValue><ssdm name="store_ln17"/></StgValue>
</operation>

<operation id="205" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="1"/>
<literal name="icmp_ln15_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:3  %add_ln18_1 = add i16 %o_count_1_0_0, 2

]]></Node>
<StgValue><ssdm name="add_ln18_1"/></StgValue>
</operation>

<operation id="206" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="1"/>
<literal name="icmp_ln15_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:4  %or_ln15_1 = or i16 %i_0_0_0, 2

]]></Node>
<StgValue><ssdm name="or_ln15_1"/></StgValue>
</operation>

<operation id="207" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="1"/>
<literal name="icmp_ln15_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
:5  %icmp_ln15_8 = icmp ult i16 %or_ln15_1, %p_cast4

]]></Node>
<StgValue><ssdm name="icmp_ln15_8"/></StgValue>
</operation>

<operation id="208" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="1"/>
<literal name="icmp_ln15_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:6  br i1 %icmp_ln15_8, label %89, label %91

]]></Node>
<StgValue><ssdm name="br_ln15"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="209" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="1"/>
<literal name="icmp_ln15_7" val="1"/>
<literal name="icmp_ln15_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="64" op_0_bw="16">
<![CDATA[
:0  %zext_ln17_2 = zext i16 %add_ln18_1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln17_2"/></StgValue>
</operation>

<operation id="210" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="1"/>
<literal name="icmp_ln15_7" val="1"/>
<literal name="icmp_ln15_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %output_addr_50 = getelementptr [14400 x i16]* %output_r, i64 0, i64 %zext_ln17_2

]]></Node>
<StgValue><ssdm name="output_addr_50"/></StgValue>
</operation>

<operation id="211" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="1"/>
<literal name="icmp_ln15_7" val="1"/>
<literal name="icmp_ln15_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="0" op_0_bw="16" op_1_bw="14">
<![CDATA[
:2  store i16 0, i16* %output_addr_50, align 2

]]></Node>
<StgValue><ssdm name="store_ln17"/></StgValue>
</operation>

<operation id="212" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="1"/>
<literal name="icmp_ln15_7" val="1"/>
<literal name="icmp_ln15_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:3  %add_ln18_2 = add i16 %o_count_1_0_0, 3

]]></Node>
<StgValue><ssdm name="add_ln18_2"/></StgValue>
</operation>

<operation id="213" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="1"/>
<literal name="icmp_ln15_7" val="1"/>
<literal name="icmp_ln15_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:4  %or_ln15_2 = or i16 %i_0_0_0, 3

]]></Node>
<StgValue><ssdm name="or_ln15_2"/></StgValue>
</operation>

<operation id="214" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="1"/>
<literal name="icmp_ln15_7" val="1"/>
<literal name="icmp_ln15_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
:5  %icmp_ln15_9 = icmp ult i16 %or_ln15_2, %p_cast4

]]></Node>
<StgValue><ssdm name="icmp_ln15_9"/></StgValue>
</operation>

<operation id="215" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="1"/>
<literal name="icmp_ln15_7" val="1"/>
<literal name="icmp_ln15_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:6  br i1 %icmp_ln15_9, label %90, label %91

]]></Node>
<StgValue><ssdm name="br_ln15"/></StgValue>
</operation>

<operation id="216" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="1"/>
<literal name="icmp_ln15_7" val="1"/>
<literal name="icmp_ln15_8" val="1"/>
<literal name="icmp_ln15_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="64" op_0_bw="16">
<![CDATA[
:0  %zext_ln17_3 = zext i16 %add_ln18_2 to i64

]]></Node>
<StgValue><ssdm name="zext_ln17_3"/></StgValue>
</operation>

<operation id="217" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="1"/>
<literal name="icmp_ln15_7" val="1"/>
<literal name="icmp_ln15_8" val="1"/>
<literal name="icmp_ln15_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %output_addr_51 = getelementptr [14400 x i16]* %output_r, i64 0, i64 %zext_ln17_3

]]></Node>
<StgValue><ssdm name="output_addr_51"/></StgValue>
</operation>

<operation id="218" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="1"/>
<literal name="icmp_ln15_7" val="1"/>
<literal name="icmp_ln15_8" val="1"/>
<literal name="icmp_ln15_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="0" op_0_bw="16" op_1_bw="14">
<![CDATA[
:2  store i16 0, i16* %output_addr_51, align 2

]]></Node>
<StgValue><ssdm name="store_ln17"/></StgValue>
</operation>

<operation id="219" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="1"/>
<literal name="icmp_ln15_7" val="1"/>
<literal name="icmp_ln15_8" val="1"/>
<literal name="icmp_ln15_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:3  %add_ln18_3 = add i16 %o_count_1_0_0, 4

]]></Node>
<StgValue><ssdm name="add_ln18_3"/></StgValue>
</operation>

<operation id="220" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="1"/>
<literal name="icmp_ln15_7" val="1"/>
<literal name="icmp_ln15_8" val="1"/>
<literal name="icmp_ln15_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:4  %add_ln15 = add i16 %i_0_0_0, 4

]]></Node>
<StgValue><ssdm name="add_ln15"/></StgValue>
</operation>

<operation id="221" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="1"/>
<literal name="icmp_ln15_7" val="1"/>
<literal name="icmp_ln15_8" val="1"/>
<literal name="icmp_ln15_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %86

]]></Node>
<StgValue><ssdm name="br_ln15"/></StgValue>
</operation>

<operation id="222" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15_9" val="0"/>
</and_exp><and_exp><literal name="icmp_ln15_8" val="0"/>
</and_exp><and_exp><literal name="icmp_ln15_7" val="0"/>
</and_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:0  %add_ln26 = add i16 %i_count_0_0, %zext_ln13_3

]]></Node>
<StgValue><ssdm name="add_ln26"/></StgValue>
</operation>

<operation id="223" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15_9" val="0"/>
</and_exp><and_exp><literal name="icmp_ln15_8" val="0"/>
</and_exp><and_exp><literal name="icmp_ln15_7" val="0"/>
</and_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1  %add_ln21 = add i16 %zext_ln21, %o_count_0_0

]]></Node>
<StgValue><ssdm name="add_ln21"/></StgValue>
</operation>

<operation id="224" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15_9" val="0"/>
</and_exp><and_exp><literal name="icmp_ln15_8" val="0"/>
</and_exp><and_exp><literal name="icmp_ln15_7" val="0"/>
</and_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %7

]]></Node>
<StgValue><ssdm name="br_ln21"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="225" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0">
<![CDATA[
:0  %phi_ln13_1 = phi i16 [ %add_ln21_22, %hls_label_2_end6 ], [ %indvars_iv1_0, %91 ]

]]></Node>
<StgValue><ssdm name="phi_ln13_1"/></StgValue>
</operation>

<operation id="226" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0">
<![CDATA[
:1  %phi_ln15 = phi i16 [ %add_ln21_21, %hls_label_2_end6 ], [ %phi_ln13, %91 ]

]]></Node>
<StgValue><ssdm name="phi_ln15"/></StgValue>
</operation>

<operation id="227" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0">
<![CDATA[
:2  %o_count_2_0_0 = phi i16 [ %add_ln18_13, %hls_label_2_end6 ], [ %indvars_iv10_0, %91 ]

]]></Node>
<StgValue><ssdm name="o_count_2_0_0"/></StgValue>
</operation>

<operation id="228" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0">
<![CDATA[
:3  %i_count_1_0_0 = phi i16 [ %add_ln26_49, %hls_label_2_end6 ], [ %i_count_0_0, %91 ]

]]></Node>
<StgValue><ssdm name="i_count_1_0_0"/></StgValue>
</operation>

<operation id="229" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0">
<![CDATA[
:4  %height_0_0_0 = phi i16 [ %add_ln21_20, %hls_label_2_end6 ], [ 0, %91 ]

]]></Node>
<StgValue><ssdm name="height_0_0_0"/></StgValue>
</operation>

<operation id="230" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
:5  %icmp_ln21 = icmp eq i16 %height_0_0_0, %input_height_cast1

]]></Node>
<StgValue><ssdm name="icmp_ln21"/></StgValue>
</operation>

<operation id="231" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:6  br i1 %icmp_ln21, label %85, label %hls_label_2_begin

]]></Node>
<StgValue><ssdm name="br_ln21"/></StgValue>
</operation>

<operation id="232" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_2_begin:0  %tmp_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str5)

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="233" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_2_begin:1  %add_ln26_1 = add i16 %i_count_1_0_0, %input_width_cast2

]]></Node>
<StgValue><ssdm name="add_ln26_1"/></StgValue>
</operation>

<operation id="234" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="0" op_0_bw="0">
<![CDATA[
hls_label_2_begin:2  br label %8

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="235" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0">
<![CDATA[
:0  %o_count_3_0_0_0 = phi i16 [ %o_count_2_0_0, %hls_label_2_begin ], [ %add_ln27_6, %15 ]

]]></Node>
<StgValue><ssdm name="o_count_3_0_0_0"/></StgValue>
</operation>

<operation id="236" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0">
<![CDATA[
:1  %i_count_2_0_0_0 = phi i16 [ %i_count_1_0_0, %hls_label_2_begin ], [ %add_ln26_8, %15 ]

]]></Node>
<StgValue><ssdm name="i_count_2_0_0_0"/></StgValue>
</operation>

<operation id="237" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
:2  %icmp_ln23 = icmp eq i16 %o_count_3_0_0_0, %phi_ln15

]]></Node>
<StgValue><ssdm name="icmp_ln23"/></StgValue>
</operation>

<operation id="238" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %icmp_ln23, label %16, label %9

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="239" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="64" op_0_bw="16">
<![CDATA[
:0  %zext_ln25 = zext i16 %i_count_2_0_0_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln25"/></StgValue>
</operation>

<operation id="240" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %input_addr = getelementptr [14400 x i16]* %input_r, i64 0, i64 %zext_ln25

]]></Node>
<StgValue><ssdm name="input_addr"/></StgValue>
</operation>

<operation id="241" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="16" op_0_bw="14">
<![CDATA[
:2  %input_load = load i16* %input_addr, align 2

]]></Node>
<StgValue><ssdm name="input_load"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="242" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="16" op_0_bw="14">
<![CDATA[
:2  %input_load = load i16* %input_addr, align 2

]]></Node>
<StgValue><ssdm name="input_load"/></StgValue>
</operation>

<operation id="243" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="64" op_0_bw="16">
<![CDATA[
:3  %zext_ln25_1 = zext i16 %o_count_3_0_0_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln25_1"/></StgValue>
</operation>

<operation id="244" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %output_addr_52 = getelementptr [14400 x i16]* %output_r, i64 0, i64 %zext_ln25_1

]]></Node>
<StgValue><ssdm name="output_addr_52"/></StgValue>
</operation>

<operation id="245" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="0" op_0_bw="16" op_1_bw="14">
<![CDATA[
:5  store i16 %input_load, i16* %output_addr_52, align 2

]]></Node>
<StgValue><ssdm name="store_ln25"/></StgValue>
</operation>

<operation id="246" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:6  %add_ln26_2 = add i16 %i_count_2_0_0_0, 1

]]></Node>
<StgValue><ssdm name="add_ln26_2"/></StgValue>
</operation>

<operation id="247" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:7  %add_ln27 = add i16 %o_count_3_0_0_0, 1

]]></Node>
<StgValue><ssdm name="add_ln27"/></StgValue>
</operation>

<operation id="248" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
:8  %icmp_ln23_1 = icmp eq i16 %add_ln27, %phi_ln15

]]></Node>
<StgValue><ssdm name="icmp_ln23_1"/></StgValue>
</operation>

<operation id="249" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:9  br i1 %icmp_ln23_1, label %16, label %10

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="250" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="64" op_0_bw="16">
<![CDATA[
:0  %zext_ln25_2 = zext i16 %add_ln26_2 to i64

]]></Node>
<StgValue><ssdm name="zext_ln25_2"/></StgValue>
</operation>

<operation id="251" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %input_addr_94 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %zext_ln25_2

]]></Node>
<StgValue><ssdm name="input_addr_94"/></StgValue>
</operation>

<operation id="252" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="16" op_0_bw="14">
<![CDATA[
:2  %input_load_49 = load i16* %input_addr_94, align 2

]]></Node>
<StgValue><ssdm name="input_load_49"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="253" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="16" op_0_bw="14">
<![CDATA[
:2  %input_load_49 = load i16* %input_addr_94, align 2

]]></Node>
<StgValue><ssdm name="input_load_49"/></StgValue>
</operation>

<operation id="254" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="64" op_0_bw="16">
<![CDATA[
:3  %zext_ln25_3 = zext i16 %add_ln27 to i64

]]></Node>
<StgValue><ssdm name="zext_ln25_3"/></StgValue>
</operation>

<operation id="255" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %output_addr_53 = getelementptr [14400 x i16]* %output_r, i64 0, i64 %zext_ln25_3

]]></Node>
<StgValue><ssdm name="output_addr_53"/></StgValue>
</operation>

<operation id="256" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="0" op_0_bw="16" op_1_bw="14">
<![CDATA[
:5  store i16 %input_load_49, i16* %output_addr_53, align 2

]]></Node>
<StgValue><ssdm name="store_ln25"/></StgValue>
</operation>

<operation id="257" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:6  %add_ln26_3 = add i16 %i_count_2_0_0_0, 2

]]></Node>
<StgValue><ssdm name="add_ln26_3"/></StgValue>
</operation>

<operation id="258" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:7  %add_ln27_1 = add i16 %o_count_3_0_0_0, 2

]]></Node>
<StgValue><ssdm name="add_ln27_1"/></StgValue>
</operation>

<operation id="259" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
:8  %icmp_ln23_2 = icmp eq i16 %add_ln27_1, %phi_ln15

]]></Node>
<StgValue><ssdm name="icmp_ln23_2"/></StgValue>
</operation>

<operation id="260" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:9  br i1 %icmp_ln23_2, label %16, label %11

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="261" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="64" op_0_bw="16">
<![CDATA[
:0  %zext_ln25_4 = zext i16 %add_ln26_3 to i64

]]></Node>
<StgValue><ssdm name="zext_ln25_4"/></StgValue>
</operation>

<operation id="262" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %input_addr_95 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %zext_ln25_4

]]></Node>
<StgValue><ssdm name="input_addr_95"/></StgValue>
</operation>

<operation id="263" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="16" op_0_bw="14">
<![CDATA[
:2  %input_load_50 = load i16* %input_addr_95, align 2

]]></Node>
<StgValue><ssdm name="input_load_50"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="264" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="16" op_0_bw="14">
<![CDATA[
:2  %input_load_50 = load i16* %input_addr_95, align 2

]]></Node>
<StgValue><ssdm name="input_load_50"/></StgValue>
</operation>

<operation id="265" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="64" op_0_bw="16">
<![CDATA[
:3  %zext_ln25_5 = zext i16 %add_ln27_1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln25_5"/></StgValue>
</operation>

<operation id="266" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %output_addr_54 = getelementptr [14400 x i16]* %output_r, i64 0, i64 %zext_ln25_5

]]></Node>
<StgValue><ssdm name="output_addr_54"/></StgValue>
</operation>

<operation id="267" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="0" op_0_bw="16" op_1_bw="14">
<![CDATA[
:5  store i16 %input_load_50, i16* %output_addr_54, align 2

]]></Node>
<StgValue><ssdm name="store_ln25"/></StgValue>
</operation>

<operation id="268" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:6  %add_ln26_4 = add i16 %i_count_2_0_0_0, 3

]]></Node>
<StgValue><ssdm name="add_ln26_4"/></StgValue>
</operation>

<operation id="269" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:7  %add_ln27_2 = add i16 %o_count_3_0_0_0, 3

]]></Node>
<StgValue><ssdm name="add_ln27_2"/></StgValue>
</operation>

<operation id="270" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
:8  %icmp_ln23_3 = icmp eq i16 %add_ln27_2, %phi_ln15

]]></Node>
<StgValue><ssdm name="icmp_ln23_3"/></StgValue>
</operation>

<operation id="271" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:9  br i1 %icmp_ln23_3, label %16, label %12

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="272" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="64" op_0_bw="16">
<![CDATA[
:0  %zext_ln25_6 = zext i16 %add_ln26_4 to i64

]]></Node>
<StgValue><ssdm name="zext_ln25_6"/></StgValue>
</operation>

<operation id="273" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %input_addr_96 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %zext_ln25_6

]]></Node>
<StgValue><ssdm name="input_addr_96"/></StgValue>
</operation>

<operation id="274" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="16" op_0_bw="14">
<![CDATA[
:2  %input_load_51 = load i16* %input_addr_96, align 2

]]></Node>
<StgValue><ssdm name="input_load_51"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="275" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="16" op_0_bw="14">
<![CDATA[
:2  %input_load_51 = load i16* %input_addr_96, align 2

]]></Node>
<StgValue><ssdm name="input_load_51"/></StgValue>
</operation>

<operation id="276" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="64" op_0_bw="16">
<![CDATA[
:3  %zext_ln25_7 = zext i16 %add_ln27_2 to i64

]]></Node>
<StgValue><ssdm name="zext_ln25_7"/></StgValue>
</operation>

<operation id="277" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %output_addr_55 = getelementptr [14400 x i16]* %output_r, i64 0, i64 %zext_ln25_7

]]></Node>
<StgValue><ssdm name="output_addr_55"/></StgValue>
</operation>

<operation id="278" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="0" op_0_bw="16" op_1_bw="14">
<![CDATA[
:5  store i16 %input_load_51, i16* %output_addr_55, align 2

]]></Node>
<StgValue><ssdm name="store_ln25"/></StgValue>
</operation>

<operation id="279" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:6  %add_ln26_5 = add i16 %i_count_2_0_0_0, 4

]]></Node>
<StgValue><ssdm name="add_ln26_5"/></StgValue>
</operation>

<operation id="280" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:7  %add_ln27_3 = add i16 %o_count_3_0_0_0, 4

]]></Node>
<StgValue><ssdm name="add_ln27_3"/></StgValue>
</operation>

<operation id="281" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
:8  %icmp_ln23_4 = icmp eq i16 %add_ln27_3, %phi_ln15

]]></Node>
<StgValue><ssdm name="icmp_ln23_4"/></StgValue>
</operation>

<operation id="282" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:9  br i1 %icmp_ln23_4, label %16, label %13

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="283" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="64" op_0_bw="16">
<![CDATA[
:0  %zext_ln25_8 = zext i16 %add_ln26_5 to i64

]]></Node>
<StgValue><ssdm name="zext_ln25_8"/></StgValue>
</operation>

<operation id="284" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %input_addr_97 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %zext_ln25_8

]]></Node>
<StgValue><ssdm name="input_addr_97"/></StgValue>
</operation>

<operation id="285" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="16" op_0_bw="14">
<![CDATA[
:2  %input_load_52 = load i16* %input_addr_97, align 2

]]></Node>
<StgValue><ssdm name="input_load_52"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="286" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="16" op_0_bw="14">
<![CDATA[
:2  %input_load_52 = load i16* %input_addr_97, align 2

]]></Node>
<StgValue><ssdm name="input_load_52"/></StgValue>
</operation>

<operation id="287" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="64" op_0_bw="16">
<![CDATA[
:3  %zext_ln25_9 = zext i16 %add_ln27_3 to i64

]]></Node>
<StgValue><ssdm name="zext_ln25_9"/></StgValue>
</operation>

<operation id="288" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %output_addr_56 = getelementptr [14400 x i16]* %output_r, i64 0, i64 %zext_ln25_9

]]></Node>
<StgValue><ssdm name="output_addr_56"/></StgValue>
</operation>

<operation id="289" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="0" op_0_bw="16" op_1_bw="14">
<![CDATA[
:5  store i16 %input_load_52, i16* %output_addr_56, align 2

]]></Node>
<StgValue><ssdm name="store_ln25"/></StgValue>
</operation>

<operation id="290" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:6  %add_ln26_6 = add i16 %i_count_2_0_0_0, 5

]]></Node>
<StgValue><ssdm name="add_ln26_6"/></StgValue>
</operation>

<operation id="291" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:7  %add_ln27_4 = add i16 %o_count_3_0_0_0, 5

]]></Node>
<StgValue><ssdm name="add_ln27_4"/></StgValue>
</operation>

<operation id="292" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
:8  %icmp_ln23_5 = icmp eq i16 %add_ln27_4, %phi_ln15

]]></Node>
<StgValue><ssdm name="icmp_ln23_5"/></StgValue>
</operation>

<operation id="293" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:9  br i1 %icmp_ln23_5, label %16, label %14

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="294" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="64" op_0_bw="16">
<![CDATA[
:0  %zext_ln25_10 = zext i16 %add_ln26_6 to i64

]]></Node>
<StgValue><ssdm name="zext_ln25_10"/></StgValue>
</operation>

<operation id="295" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %input_addr_98 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %zext_ln25_10

]]></Node>
<StgValue><ssdm name="input_addr_98"/></StgValue>
</operation>

<operation id="296" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="16" op_0_bw="14">
<![CDATA[
:2  %input_load_53 = load i16* %input_addr_98, align 2

]]></Node>
<StgValue><ssdm name="input_load_53"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="297" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
<literal name="icmp_ln23_1" val="0"/>
<literal name="icmp_ln23_2" val="0"/>
<literal name="icmp_ln23_3" val="0"/>
<literal name="icmp_ln23_4" val="0"/>
<literal name="icmp_ln23_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="16" op_0_bw="14">
<![CDATA[
:2  %input_load_53 = load i16* %input_addr_98, align 2

]]></Node>
<StgValue><ssdm name="input_load_53"/></StgValue>
</operation>

<operation id="298" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
<literal name="icmp_ln23_1" val="0"/>
<literal name="icmp_ln23_2" val="0"/>
<literal name="icmp_ln23_3" val="0"/>
<literal name="icmp_ln23_4" val="0"/>
<literal name="icmp_ln23_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="64" op_0_bw="16">
<![CDATA[
:3  %zext_ln25_11 = zext i16 %add_ln27_4 to i64

]]></Node>
<StgValue><ssdm name="zext_ln25_11"/></StgValue>
</operation>

<operation id="299" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
<literal name="icmp_ln23_1" val="0"/>
<literal name="icmp_ln23_2" val="0"/>
<literal name="icmp_ln23_3" val="0"/>
<literal name="icmp_ln23_4" val="0"/>
<literal name="icmp_ln23_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %output_addr_57 = getelementptr [14400 x i16]* %output_r, i64 0, i64 %zext_ln25_11

]]></Node>
<StgValue><ssdm name="output_addr_57"/></StgValue>
</operation>

<operation id="300" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
<literal name="icmp_ln23_1" val="0"/>
<literal name="icmp_ln23_2" val="0"/>
<literal name="icmp_ln23_3" val="0"/>
<literal name="icmp_ln23_4" val="0"/>
<literal name="icmp_ln23_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="0" op_0_bw="16" op_1_bw="14">
<![CDATA[
:5  store i16 %input_load_53, i16* %output_addr_57, align 2

]]></Node>
<StgValue><ssdm name="store_ln25"/></StgValue>
</operation>

<operation id="301" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
<literal name="icmp_ln23_1" val="0"/>
<literal name="icmp_ln23_2" val="0"/>
<literal name="icmp_ln23_3" val="0"/>
<literal name="icmp_ln23_4" val="0"/>
<literal name="icmp_ln23_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:6  %add_ln26_7 = add i16 %i_count_2_0_0_0, 6

]]></Node>
<StgValue><ssdm name="add_ln26_7"/></StgValue>
</operation>

<operation id="302" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
<literal name="icmp_ln23_1" val="0"/>
<literal name="icmp_ln23_2" val="0"/>
<literal name="icmp_ln23_3" val="0"/>
<literal name="icmp_ln23_4" val="0"/>
<literal name="icmp_ln23_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:7  %add_ln27_5 = add i16 %o_count_3_0_0_0, 6

]]></Node>
<StgValue><ssdm name="add_ln27_5"/></StgValue>
</operation>

<operation id="303" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
<literal name="icmp_ln23_1" val="0"/>
<literal name="icmp_ln23_2" val="0"/>
<literal name="icmp_ln23_3" val="0"/>
<literal name="icmp_ln23_4" val="0"/>
<literal name="icmp_ln23_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
:8  %icmp_ln23_6 = icmp eq i16 %add_ln27_5, %phi_ln15

]]></Node>
<StgValue><ssdm name="icmp_ln23_6"/></StgValue>
</operation>

<operation id="304" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
<literal name="icmp_ln23_1" val="0"/>
<literal name="icmp_ln23_2" val="0"/>
<literal name="icmp_ln23_3" val="0"/>
<literal name="icmp_ln23_4" val="0"/>
<literal name="icmp_ln23_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:9  br i1 %icmp_ln23_6, label %16, label %15

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="305" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
<literal name="icmp_ln23_1" val="0"/>
<literal name="icmp_ln23_2" val="0"/>
<literal name="icmp_ln23_3" val="0"/>
<literal name="icmp_ln23_4" val="0"/>
<literal name="icmp_ln23_5" val="0"/>
<literal name="icmp_ln23_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="64" op_0_bw="16">
<![CDATA[
:0  %zext_ln25_12 = zext i16 %add_ln26_7 to i64

]]></Node>
<StgValue><ssdm name="zext_ln25_12"/></StgValue>
</operation>

<operation id="306" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
<literal name="icmp_ln23_1" val="0"/>
<literal name="icmp_ln23_2" val="0"/>
<literal name="icmp_ln23_3" val="0"/>
<literal name="icmp_ln23_4" val="0"/>
<literal name="icmp_ln23_5" val="0"/>
<literal name="icmp_ln23_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %input_addr_99 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %zext_ln25_12

]]></Node>
<StgValue><ssdm name="input_addr_99"/></StgValue>
</operation>

<operation id="307" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
<literal name="icmp_ln23_1" val="0"/>
<literal name="icmp_ln23_2" val="0"/>
<literal name="icmp_ln23_3" val="0"/>
<literal name="icmp_ln23_4" val="0"/>
<literal name="icmp_ln23_5" val="0"/>
<literal name="icmp_ln23_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="16" op_0_bw="14">
<![CDATA[
:2  %input_load_54 = load i16* %input_addr_99, align 2

]]></Node>
<StgValue><ssdm name="input_load_54"/></StgValue>
</operation>

<operation id="308" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
<literal name="icmp_ln23_1" val="0"/>
<literal name="icmp_ln23_2" val="0"/>
<literal name="icmp_ln23_3" val="0"/>
<literal name="icmp_ln23_4" val="0"/>
<literal name="icmp_ln23_5" val="0"/>
<literal name="icmp_ln23_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:6  %add_ln26_8 = add i16 %i_count_2_0_0_0, 7

]]></Node>
<StgValue><ssdm name="add_ln26_8"/></StgValue>
</operation>

<operation id="309" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
<literal name="icmp_ln23_1" val="0"/>
<literal name="icmp_ln23_2" val="0"/>
<literal name="icmp_ln23_3" val="0"/>
<literal name="icmp_ln23_4" val="0"/>
<literal name="icmp_ln23_5" val="0"/>
<literal name="icmp_ln23_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:7  %add_ln27_6 = add i16 %o_count_3_0_0_0, 7

]]></Node>
<StgValue><ssdm name="add_ln27_6"/></StgValue>
</operation>

<operation id="310" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_6" val="1"/>
</and_exp><and_exp><literal name="icmp_ln23_5" val="1"/>
</and_exp><and_exp><literal name="icmp_ln23_4" val="1"/>
</and_exp><and_exp><literal name="icmp_ln23_3" val="1"/>
</and_exp><and_exp><literal name="icmp_ln23_2" val="1"/>
</and_exp><and_exp><literal name="icmp_ln23_1" val="1"/>
</and_exp><and_exp><literal name="icmp_ln23" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:0  %add_ln18_4 = add i16 %o_count_2_0_0, %zext_ln13

]]></Node>
<StgValue><ssdm name="add_ln18_4"/></StgValue>
</operation>

<operation id="311" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_6" val="1"/>
</and_exp><and_exp><literal name="icmp_ln23_5" val="1"/>
</and_exp><and_exp><literal name="icmp_ln23_4" val="1"/>
</and_exp><and_exp><literal name="icmp_ln23_3" val="1"/>
</and_exp><and_exp><literal name="icmp_ln23_2" val="1"/>
</and_exp><and_exp><literal name="icmp_ln23_1" val="1"/>
</and_exp><and_exp><literal name="icmp_ln23" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %17

]]></Node>
<StgValue><ssdm name="br_ln30"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="312" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="16" op_0_bw="14">
<![CDATA[
:2  %input_load_54 = load i16* %input_addr_99, align 2

]]></Node>
<StgValue><ssdm name="input_load_54"/></StgValue>
</operation>

<operation id="313" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="64" op_0_bw="16">
<![CDATA[
:3  %zext_ln25_13 = zext i16 %add_ln27_5 to i64

]]></Node>
<StgValue><ssdm name="zext_ln25_13"/></StgValue>
</operation>

<operation id="314" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %output_addr_58 = getelementptr [14400 x i16]* %output_r, i64 0, i64 %zext_ln25_13

]]></Node>
<StgValue><ssdm name="output_addr_58"/></StgValue>
</operation>

<operation id="315" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="0" op_0_bw="16" op_1_bw="14">
<![CDATA[
:5  store i16 %input_load_54, i16* %output_addr_58, align 2

]]></Node>
<StgValue><ssdm name="store_ln25"/></StgValue>
</operation>

<operation id="316" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="0" op_0_bw="0">
<![CDATA[
:8  br label %8

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="317" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0">
<![CDATA[
:0  %o_count_4_0_0 = phi i16 [ %phi_ln15, %16 ], [ %add_ln33, %18 ]

]]></Node>
<StgValue><ssdm name="o_count_4_0_0"/></StgValue>
</operation>

<operation id="318" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1  %icmp_ln30 = icmp eq i16 %o_count_4_0_0, %phi_ln13_1

]]></Node>
<StgValue><ssdm name="icmp_ln30"/></StgValue>
</operation>

<operation id="319" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_51 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2)

]]></Node>
<StgValue><ssdm name="empty_51"/></StgValue>
</operation>

<operation id="320" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %icmp_ln30, label %hls_label_2_end, label %18

]]></Node>
<StgValue><ssdm name="br_ln30"/></StgValue>
</operation>

<operation id="321" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="64" op_0_bw="16">
<![CDATA[
:0  %zext_ln32 = zext i16 %o_count_4_0_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln32"/></StgValue>
</operation>

<operation id="322" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %output_addr_59 = getelementptr [14400 x i16]* %output_r, i64 0, i64 %zext_ln32

]]></Node>
<StgValue><ssdm name="output_addr_59"/></StgValue>
</operation>

<operation id="323" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="0" op_0_bw="16" op_1_bw="14">
<![CDATA[
:2  store i16 0, i16* %output_addr_59, align 2

]]></Node>
<StgValue><ssdm name="store_ln32"/></StgValue>
</operation>

<operation id="324" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:3  %add_ln33 = add i16 %o_count_4_0_0, 1

]]></Node>
<StgValue><ssdm name="add_ln33"/></StgValue>
</operation>

<operation id="325" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="0" op_0_bw="0">
<![CDATA[
:4  br label %17

]]></Node>
<StgValue><ssdm name="br_ln30"/></StgValue>
</operation>

<operation id="326" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_2_end:0  %empty_50 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str5, i32 %tmp_1)

]]></Node>
<StgValue><ssdm name="empty_50"/></StgValue>
</operation>

<operation id="327" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_2_end:1  %add_ln21_1 = add i16 %height_0_0_0, 1

]]></Node>
<StgValue><ssdm name="add_ln21_1"/></StgValue>
</operation>

<operation id="328" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_2_end:2  %add_ln21_2 = add i16 %phi_ln15, %zext_ln13

]]></Node>
<StgValue><ssdm name="add_ln21_2"/></StgValue>
</operation>

<operation id="329" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_2_end:3  %add_ln21_3 = add i16 %phi_ln13_1, %zext_ln13

]]></Node>
<StgValue><ssdm name="add_ln21_3"/></StgValue>
</operation>

<operation id="330" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_2_end:4  %icmp_ln21_1 = icmp eq i16 %add_ln21_1, %input_height_cast1

]]></Node>
<StgValue><ssdm name="icmp_ln21_1"/></StgValue>
</operation>

<operation id="331" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
hls_label_2_end:5  br i1 %icmp_ln21_1, label %85, label %hls_label_2_begin1

]]></Node>
<StgValue><ssdm name="br_ln21"/></StgValue>
</operation>

<operation id="332" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
<literal name="icmp_ln21_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_2_begin1:0  %tmp_2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str5)

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="333" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
<literal name="icmp_ln21_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_2_begin1:1  %add_ln26_9 = add i16 %add_ln26_1, %input_width_cast2

]]></Node>
<StgValue><ssdm name="add_ln26_9"/></StgValue>
</operation>

<operation id="334" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
<literal name="icmp_ln21_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="0" op_0_bw="0">
<![CDATA[
hls_label_2_begin1:2  br label %19

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="335" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0">
<![CDATA[
:0  %o_count_3_0_1_0 = phi i16 [ %add_ln18_4, %hls_label_2_begin1 ], [ %add_ln27_13, %26 ]

]]></Node>
<StgValue><ssdm name="o_count_3_0_1_0"/></StgValue>
</operation>

<operation id="336" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0">
<![CDATA[
:1  %i_count_2_0_1_0 = phi i16 [ %add_ln26_1, %hls_label_2_begin1 ], [ %add_ln26_16, %26 ]

]]></Node>
<StgValue><ssdm name="i_count_2_0_1_0"/></StgValue>
</operation>

<operation id="337" st_id="15" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
:2  %icmp_ln23_7 = icmp eq i16 %o_count_3_0_1_0, %add_ln21_2

]]></Node>
<StgValue><ssdm name="icmp_ln23_7"/></StgValue>
</operation>

<operation id="338" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %icmp_ln23_7, label %27, label %20

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="339" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="64" op_0_bw="16">
<![CDATA[
:0  %zext_ln25_14 = zext i16 %i_count_2_0_1_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln25_14"/></StgValue>
</operation>

<operation id="340" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %input_addr_100 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %zext_ln25_14

]]></Node>
<StgValue><ssdm name="input_addr_100"/></StgValue>
</operation>

<operation id="341" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="16" op_0_bw="14">
<![CDATA[
:2  %input_load_55 = load i16* %input_addr_100, align 2

]]></Node>
<StgValue><ssdm name="input_load_55"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="342" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="16" op_0_bw="14">
<![CDATA[
:2  %input_load_55 = load i16* %input_addr_100, align 2

]]></Node>
<StgValue><ssdm name="input_load_55"/></StgValue>
</operation>

<operation id="343" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="64" op_0_bw="16">
<![CDATA[
:3  %zext_ln25_15 = zext i16 %o_count_3_0_1_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln25_15"/></StgValue>
</operation>

<operation id="344" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %output_addr_60 = getelementptr [14400 x i16]* %output_r, i64 0, i64 %zext_ln25_15

]]></Node>
<StgValue><ssdm name="output_addr_60"/></StgValue>
</operation>

<operation id="345" st_id="16" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="0" op_0_bw="16" op_1_bw="14">
<![CDATA[
:5  store i16 %input_load_55, i16* %output_addr_60, align 2

]]></Node>
<StgValue><ssdm name="store_ln25"/></StgValue>
</operation>

<operation id="346" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:6  %add_ln26_10 = add i16 %i_count_2_0_1_0, 1

]]></Node>
<StgValue><ssdm name="add_ln26_10"/></StgValue>
</operation>

<operation id="347" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:7  %add_ln27_7 = add i16 %o_count_3_0_1_0, 1

]]></Node>
<StgValue><ssdm name="add_ln27_7"/></StgValue>
</operation>

<operation id="348" st_id="16" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
:8  %icmp_ln23_8 = icmp eq i16 %add_ln27_7, %add_ln21_2

]]></Node>
<StgValue><ssdm name="icmp_ln23_8"/></StgValue>
</operation>

<operation id="349" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:9  br i1 %icmp_ln23_8, label %27, label %21

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="350" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="64" op_0_bw="16">
<![CDATA[
:0  %zext_ln25_16 = zext i16 %add_ln26_10 to i64

]]></Node>
<StgValue><ssdm name="zext_ln25_16"/></StgValue>
</operation>

<operation id="351" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %input_addr_101 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %zext_ln25_16

]]></Node>
<StgValue><ssdm name="input_addr_101"/></StgValue>
</operation>

<operation id="352" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="16" op_0_bw="14">
<![CDATA[
:2  %input_load_56 = load i16* %input_addr_101, align 2

]]></Node>
<StgValue><ssdm name="input_load_56"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="353" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="16" op_0_bw="14">
<![CDATA[
:2  %input_load_56 = load i16* %input_addr_101, align 2

]]></Node>
<StgValue><ssdm name="input_load_56"/></StgValue>
</operation>

<operation id="354" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="64" op_0_bw="16">
<![CDATA[
:3  %zext_ln25_17 = zext i16 %add_ln27_7 to i64

]]></Node>
<StgValue><ssdm name="zext_ln25_17"/></StgValue>
</operation>

<operation id="355" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %output_addr_61 = getelementptr [14400 x i16]* %output_r, i64 0, i64 %zext_ln25_17

]]></Node>
<StgValue><ssdm name="output_addr_61"/></StgValue>
</operation>

<operation id="356" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="0" op_0_bw="16" op_1_bw="14">
<![CDATA[
:5  store i16 %input_load_56, i16* %output_addr_61, align 2

]]></Node>
<StgValue><ssdm name="store_ln25"/></StgValue>
</operation>

<operation id="357" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:6  %add_ln26_11 = add i16 %i_count_2_0_1_0, 2

]]></Node>
<StgValue><ssdm name="add_ln26_11"/></StgValue>
</operation>

<operation id="358" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:7  %add_ln27_8 = add i16 %o_count_3_0_1_0, 2

]]></Node>
<StgValue><ssdm name="add_ln27_8"/></StgValue>
</operation>

<operation id="359" st_id="17" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
:8  %icmp_ln23_9 = icmp eq i16 %add_ln27_8, %add_ln21_2

]]></Node>
<StgValue><ssdm name="icmp_ln23_9"/></StgValue>
</operation>

<operation id="360" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:9  br i1 %icmp_ln23_9, label %27, label %22

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="361" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="64" op_0_bw="16">
<![CDATA[
:0  %zext_ln25_18 = zext i16 %add_ln26_11 to i64

]]></Node>
<StgValue><ssdm name="zext_ln25_18"/></StgValue>
</operation>

<operation id="362" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %input_addr_102 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %zext_ln25_18

]]></Node>
<StgValue><ssdm name="input_addr_102"/></StgValue>
</operation>

<operation id="363" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="16" op_0_bw="14">
<![CDATA[
:2  %input_load_57 = load i16* %input_addr_102, align 2

]]></Node>
<StgValue><ssdm name="input_load_57"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="364" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="16" op_0_bw="14">
<![CDATA[
:2  %input_load_57 = load i16* %input_addr_102, align 2

]]></Node>
<StgValue><ssdm name="input_load_57"/></StgValue>
</operation>

<operation id="365" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="64" op_0_bw="16">
<![CDATA[
:3  %zext_ln25_19 = zext i16 %add_ln27_8 to i64

]]></Node>
<StgValue><ssdm name="zext_ln25_19"/></StgValue>
</operation>

<operation id="366" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %output_addr_62 = getelementptr [14400 x i16]* %output_r, i64 0, i64 %zext_ln25_19

]]></Node>
<StgValue><ssdm name="output_addr_62"/></StgValue>
</operation>

<operation id="367" st_id="18" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="0" op_0_bw="16" op_1_bw="14">
<![CDATA[
:5  store i16 %input_load_57, i16* %output_addr_62, align 2

]]></Node>
<StgValue><ssdm name="store_ln25"/></StgValue>
</operation>

<operation id="368" st_id="18" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:6  %add_ln26_12 = add i16 %i_count_2_0_1_0, 3

]]></Node>
<StgValue><ssdm name="add_ln26_12"/></StgValue>
</operation>

<operation id="369" st_id="18" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:7  %add_ln27_9 = add i16 %o_count_3_0_1_0, 3

]]></Node>
<StgValue><ssdm name="add_ln27_9"/></StgValue>
</operation>

<operation id="370" st_id="18" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
:8  %icmp_ln23_10 = icmp eq i16 %add_ln27_9, %add_ln21_2

]]></Node>
<StgValue><ssdm name="icmp_ln23_10"/></StgValue>
</operation>

<operation id="371" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:9  br i1 %icmp_ln23_10, label %27, label %23

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="372" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="64" op_0_bw="16">
<![CDATA[
:0  %zext_ln25_20 = zext i16 %add_ln26_12 to i64

]]></Node>
<StgValue><ssdm name="zext_ln25_20"/></StgValue>
</operation>

<operation id="373" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %input_addr_103 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %zext_ln25_20

]]></Node>
<StgValue><ssdm name="input_addr_103"/></StgValue>
</operation>

<operation id="374" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="16" op_0_bw="14">
<![CDATA[
:2  %input_load_58 = load i16* %input_addr_103, align 2

]]></Node>
<StgValue><ssdm name="input_load_58"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="375" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="16" op_0_bw="14">
<![CDATA[
:2  %input_load_58 = load i16* %input_addr_103, align 2

]]></Node>
<StgValue><ssdm name="input_load_58"/></StgValue>
</operation>

<operation id="376" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="64" op_0_bw="16">
<![CDATA[
:3  %zext_ln25_21 = zext i16 %add_ln27_9 to i64

]]></Node>
<StgValue><ssdm name="zext_ln25_21"/></StgValue>
</operation>

<operation id="377" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %output_addr_63 = getelementptr [14400 x i16]* %output_r, i64 0, i64 %zext_ln25_21

]]></Node>
<StgValue><ssdm name="output_addr_63"/></StgValue>
</operation>

<operation id="378" st_id="19" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="0" op_0_bw="16" op_1_bw="14">
<![CDATA[
:5  store i16 %input_load_58, i16* %output_addr_63, align 2

]]></Node>
<StgValue><ssdm name="store_ln25"/></StgValue>
</operation>

<operation id="379" st_id="19" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:6  %add_ln26_13 = add i16 %i_count_2_0_1_0, 4

]]></Node>
<StgValue><ssdm name="add_ln26_13"/></StgValue>
</operation>

<operation id="380" st_id="19" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:7  %add_ln27_10 = add i16 %o_count_3_0_1_0, 4

]]></Node>
<StgValue><ssdm name="add_ln27_10"/></StgValue>
</operation>

<operation id="381" st_id="19" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
:8  %icmp_ln23_11 = icmp eq i16 %add_ln27_10, %add_ln21_2

]]></Node>
<StgValue><ssdm name="icmp_ln23_11"/></StgValue>
</operation>

<operation id="382" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:9  br i1 %icmp_ln23_11, label %27, label %24

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="383" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="64" op_0_bw="16">
<![CDATA[
:0  %zext_ln25_22 = zext i16 %add_ln26_13 to i64

]]></Node>
<StgValue><ssdm name="zext_ln25_22"/></StgValue>
</operation>

<operation id="384" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %input_addr_104 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %zext_ln25_22

]]></Node>
<StgValue><ssdm name="input_addr_104"/></StgValue>
</operation>

<operation id="385" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="16" op_0_bw="14">
<![CDATA[
:2  %input_load_59 = load i16* %input_addr_104, align 2

]]></Node>
<StgValue><ssdm name="input_load_59"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="386" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="16" op_0_bw="14">
<![CDATA[
:2  %input_load_59 = load i16* %input_addr_104, align 2

]]></Node>
<StgValue><ssdm name="input_load_59"/></StgValue>
</operation>

<operation id="387" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="64" op_0_bw="16">
<![CDATA[
:3  %zext_ln25_23 = zext i16 %add_ln27_10 to i64

]]></Node>
<StgValue><ssdm name="zext_ln25_23"/></StgValue>
</operation>

<operation id="388" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %output_addr_64 = getelementptr [14400 x i16]* %output_r, i64 0, i64 %zext_ln25_23

]]></Node>
<StgValue><ssdm name="output_addr_64"/></StgValue>
</operation>

<operation id="389" st_id="20" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="0" op_0_bw="16" op_1_bw="14">
<![CDATA[
:5  store i16 %input_load_59, i16* %output_addr_64, align 2

]]></Node>
<StgValue><ssdm name="store_ln25"/></StgValue>
</operation>

<operation id="390" st_id="20" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:6  %add_ln26_14 = add i16 %i_count_2_0_1_0, 5

]]></Node>
<StgValue><ssdm name="add_ln26_14"/></StgValue>
</operation>

<operation id="391" st_id="20" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:7  %add_ln27_11 = add i16 %o_count_3_0_1_0, 5

]]></Node>
<StgValue><ssdm name="add_ln27_11"/></StgValue>
</operation>

<operation id="392" st_id="20" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
:8  %icmp_ln23_12 = icmp eq i16 %add_ln27_11, %add_ln21_2

]]></Node>
<StgValue><ssdm name="icmp_ln23_12"/></StgValue>
</operation>

<operation id="393" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:9  br i1 %icmp_ln23_12, label %27, label %25

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="394" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="64" op_0_bw="16">
<![CDATA[
:0  %zext_ln25_24 = zext i16 %add_ln26_14 to i64

]]></Node>
<StgValue><ssdm name="zext_ln25_24"/></StgValue>
</operation>

<operation id="395" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %input_addr_105 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %zext_ln25_24

]]></Node>
<StgValue><ssdm name="input_addr_105"/></StgValue>
</operation>

<operation id="396" st_id="20" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="16" op_0_bw="14">
<![CDATA[
:2  %input_load_60 = load i16* %input_addr_105, align 2

]]></Node>
<StgValue><ssdm name="input_load_60"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="397" st_id="21" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_7" val="0"/>
<literal name="icmp_ln23_8" val="0"/>
<literal name="icmp_ln23_9" val="0"/>
<literal name="icmp_ln23_10" val="0"/>
<literal name="icmp_ln23_11" val="0"/>
<literal name="icmp_ln23_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="16" op_0_bw="14">
<![CDATA[
:2  %input_load_60 = load i16* %input_addr_105, align 2

]]></Node>
<StgValue><ssdm name="input_load_60"/></StgValue>
</operation>

<operation id="398" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_7" val="0"/>
<literal name="icmp_ln23_8" val="0"/>
<literal name="icmp_ln23_9" val="0"/>
<literal name="icmp_ln23_10" val="0"/>
<literal name="icmp_ln23_11" val="0"/>
<literal name="icmp_ln23_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="64" op_0_bw="16">
<![CDATA[
:3  %zext_ln25_25 = zext i16 %add_ln27_11 to i64

]]></Node>
<StgValue><ssdm name="zext_ln25_25"/></StgValue>
</operation>

<operation id="399" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_7" val="0"/>
<literal name="icmp_ln23_8" val="0"/>
<literal name="icmp_ln23_9" val="0"/>
<literal name="icmp_ln23_10" val="0"/>
<literal name="icmp_ln23_11" val="0"/>
<literal name="icmp_ln23_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %output_addr_65 = getelementptr [14400 x i16]* %output_r, i64 0, i64 %zext_ln25_25

]]></Node>
<StgValue><ssdm name="output_addr_65"/></StgValue>
</operation>

<operation id="400" st_id="21" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_7" val="0"/>
<literal name="icmp_ln23_8" val="0"/>
<literal name="icmp_ln23_9" val="0"/>
<literal name="icmp_ln23_10" val="0"/>
<literal name="icmp_ln23_11" val="0"/>
<literal name="icmp_ln23_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="0" op_0_bw="16" op_1_bw="14">
<![CDATA[
:5  store i16 %input_load_60, i16* %output_addr_65, align 2

]]></Node>
<StgValue><ssdm name="store_ln25"/></StgValue>
</operation>

<operation id="401" st_id="21" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_7" val="0"/>
<literal name="icmp_ln23_8" val="0"/>
<literal name="icmp_ln23_9" val="0"/>
<literal name="icmp_ln23_10" val="0"/>
<literal name="icmp_ln23_11" val="0"/>
<literal name="icmp_ln23_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:6  %add_ln26_15 = add i16 %i_count_2_0_1_0, 6

]]></Node>
<StgValue><ssdm name="add_ln26_15"/></StgValue>
</operation>

<operation id="402" st_id="21" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_7" val="0"/>
<literal name="icmp_ln23_8" val="0"/>
<literal name="icmp_ln23_9" val="0"/>
<literal name="icmp_ln23_10" val="0"/>
<literal name="icmp_ln23_11" val="0"/>
<literal name="icmp_ln23_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:7  %add_ln27_12 = add i16 %o_count_3_0_1_0, 6

]]></Node>
<StgValue><ssdm name="add_ln27_12"/></StgValue>
</operation>

<operation id="403" st_id="21" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_7" val="0"/>
<literal name="icmp_ln23_8" val="0"/>
<literal name="icmp_ln23_9" val="0"/>
<literal name="icmp_ln23_10" val="0"/>
<literal name="icmp_ln23_11" val="0"/>
<literal name="icmp_ln23_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
:8  %icmp_ln23_13 = icmp eq i16 %add_ln27_12, %add_ln21_2

]]></Node>
<StgValue><ssdm name="icmp_ln23_13"/></StgValue>
</operation>

<operation id="404" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_7" val="0"/>
<literal name="icmp_ln23_8" val="0"/>
<literal name="icmp_ln23_9" val="0"/>
<literal name="icmp_ln23_10" val="0"/>
<literal name="icmp_ln23_11" val="0"/>
<literal name="icmp_ln23_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:9  br i1 %icmp_ln23_13, label %27, label %26

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="405" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_7" val="0"/>
<literal name="icmp_ln23_8" val="0"/>
<literal name="icmp_ln23_9" val="0"/>
<literal name="icmp_ln23_10" val="0"/>
<literal name="icmp_ln23_11" val="0"/>
<literal name="icmp_ln23_12" val="0"/>
<literal name="icmp_ln23_13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="64" op_0_bw="16">
<![CDATA[
:0  %zext_ln25_26 = zext i16 %add_ln26_15 to i64

]]></Node>
<StgValue><ssdm name="zext_ln25_26"/></StgValue>
</operation>

<operation id="406" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_7" val="0"/>
<literal name="icmp_ln23_8" val="0"/>
<literal name="icmp_ln23_9" val="0"/>
<literal name="icmp_ln23_10" val="0"/>
<literal name="icmp_ln23_11" val="0"/>
<literal name="icmp_ln23_12" val="0"/>
<literal name="icmp_ln23_13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %input_addr_106 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %zext_ln25_26

]]></Node>
<StgValue><ssdm name="input_addr_106"/></StgValue>
</operation>

<operation id="407" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_7" val="0"/>
<literal name="icmp_ln23_8" val="0"/>
<literal name="icmp_ln23_9" val="0"/>
<literal name="icmp_ln23_10" val="0"/>
<literal name="icmp_ln23_11" val="0"/>
<literal name="icmp_ln23_12" val="0"/>
<literal name="icmp_ln23_13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="16" op_0_bw="14">
<![CDATA[
:2  %input_load_61 = load i16* %input_addr_106, align 2

]]></Node>
<StgValue><ssdm name="input_load_61"/></StgValue>
</operation>

<operation id="408" st_id="21" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_7" val="0"/>
<literal name="icmp_ln23_8" val="0"/>
<literal name="icmp_ln23_9" val="0"/>
<literal name="icmp_ln23_10" val="0"/>
<literal name="icmp_ln23_11" val="0"/>
<literal name="icmp_ln23_12" val="0"/>
<literal name="icmp_ln23_13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:6  %add_ln26_16 = add i16 %i_count_2_0_1_0, 7

]]></Node>
<StgValue><ssdm name="add_ln26_16"/></StgValue>
</operation>

<operation id="409" st_id="21" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_7" val="0"/>
<literal name="icmp_ln23_8" val="0"/>
<literal name="icmp_ln23_9" val="0"/>
<literal name="icmp_ln23_10" val="0"/>
<literal name="icmp_ln23_11" val="0"/>
<literal name="icmp_ln23_12" val="0"/>
<literal name="icmp_ln23_13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="297" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:7  %add_ln27_13 = add i16 %o_count_3_0_1_0, 7

]]></Node>
<StgValue><ssdm name="add_ln27_13"/></StgValue>
</operation>

<operation id="410" st_id="21" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_13" val="1"/>
</and_exp><and_exp><literal name="icmp_ln23_12" val="1"/>
</and_exp><and_exp><literal name="icmp_ln23_11" val="1"/>
</and_exp><and_exp><literal name="icmp_ln23_10" val="1"/>
</and_exp><and_exp><literal name="icmp_ln23_9" val="1"/>
</and_exp><and_exp><literal name="icmp_ln23_8" val="1"/>
</and_exp><and_exp><literal name="icmp_ln23_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="300" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:0  %add_ln18_5 = add i16 %add_ln18_4, %zext_ln13

]]></Node>
<StgValue><ssdm name="add_ln18_5"/></StgValue>
</operation>

<operation id="411" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_13" val="1"/>
</and_exp><and_exp><literal name="icmp_ln23_12" val="1"/>
</and_exp><and_exp><literal name="icmp_ln23_11" val="1"/>
</and_exp><and_exp><literal name="icmp_ln23_10" val="1"/>
</and_exp><and_exp><literal name="icmp_ln23_9" val="1"/>
</and_exp><and_exp><literal name="icmp_ln23_8" val="1"/>
</and_exp><and_exp><literal name="icmp_ln23_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="301" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %28

]]></Node>
<StgValue><ssdm name="br_ln30"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="412" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="16" op_0_bw="14">
<![CDATA[
:2  %input_load_61 = load i16* %input_addr_106, align 2

]]></Node>
<StgValue><ssdm name="input_load_61"/></StgValue>
</operation>

<operation id="413" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="64" op_0_bw="16">
<![CDATA[
:3  %zext_ln25_27 = zext i16 %add_ln27_12 to i64

]]></Node>
<StgValue><ssdm name="zext_ln25_27"/></StgValue>
</operation>

<operation id="414" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %output_addr_66 = getelementptr [14400 x i16]* %output_r, i64 0, i64 %zext_ln25_27

]]></Node>
<StgValue><ssdm name="output_addr_66"/></StgValue>
</operation>

<operation id="415" st_id="22" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="0" op_0_bw="16" op_1_bw="14">
<![CDATA[
:5  store i16 %input_load_61, i16* %output_addr_66, align 2

]]></Node>
<StgValue><ssdm name="store_ln25"/></StgValue>
</operation>

<operation id="416" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="0" op_0_bw="0">
<![CDATA[
:8  br label %19

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="417" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0">
<![CDATA[
:0  %o_count_4_0_1 = phi i16 [ %add_ln21_2, %27 ], [ %add_ln33_1, %29 ]

]]></Node>
<StgValue><ssdm name="o_count_4_0_1"/></StgValue>
</operation>

<operation id="418" st_id="23" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1  %icmp_ln30_1 = icmp eq i16 %o_count_4_0_1, %add_ln21_3

]]></Node>
<StgValue><ssdm name="icmp_ln30_1"/></StgValue>
</operation>

<operation id="419" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="305" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_53 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2)

]]></Node>
<StgValue><ssdm name="empty_53"/></StgValue>
</operation>

<operation id="420" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %icmp_ln30_1, label %hls_label_2_end1, label %29

]]></Node>
<StgValue><ssdm name="br_ln30"/></StgValue>
</operation>

<operation id="421" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="64" op_0_bw="16">
<![CDATA[
:0  %zext_ln32_1 = zext i16 %o_count_4_0_1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln32_1"/></StgValue>
</operation>

<operation id="422" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %output_addr_67 = getelementptr [14400 x i16]* %output_r, i64 0, i64 %zext_ln32_1

]]></Node>
<StgValue><ssdm name="output_addr_67"/></StgValue>
</operation>

<operation id="423" st_id="23" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="0" op_0_bw="16" op_1_bw="14">
<![CDATA[
:2  store i16 0, i16* %output_addr_67, align 2

]]></Node>
<StgValue><ssdm name="store_ln32"/></StgValue>
</operation>

<operation id="424" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:3  %add_ln33_1 = add i16 %o_count_4_0_1, 1

]]></Node>
<StgValue><ssdm name="add_ln33_1"/></StgValue>
</operation>

<operation id="425" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="0" op_0_bw="0">
<![CDATA[
:4  br label %28

]]></Node>
<StgValue><ssdm name="br_ln30"/></StgValue>
</operation>

<operation id="426" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="314" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_2_end1:0  %empty_52 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str5, i32 %tmp_2)

]]></Node>
<StgValue><ssdm name="empty_52"/></StgValue>
</operation>

<operation id="427" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="315" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_2_end1:1  %add_ln21_4 = add i16 %height_0_0_0, 2

]]></Node>
<StgValue><ssdm name="add_ln21_4"/></StgValue>
</operation>

<operation id="428" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="316" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_2_end1:2  %add_ln21_5 = add i16 %add_ln21_2, %zext_ln13

]]></Node>
<StgValue><ssdm name="add_ln21_5"/></StgValue>
</operation>

<operation id="429" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="317" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_2_end1:3  %add_ln21_6 = add i16 %add_ln21_3, %zext_ln13

]]></Node>
<StgValue><ssdm name="add_ln21_6"/></StgValue>
</operation>

<operation id="430" st_id="23" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="318" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_2_end1:4  %icmp_ln21_2 = icmp eq i16 %add_ln21_4, %input_height_cast1

]]></Node>
<StgValue><ssdm name="icmp_ln21_2"/></StgValue>
</operation>

<operation id="431" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="319" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
hls_label_2_end1:5  br i1 %icmp_ln21_2, label %85, label %hls_label_2_begin2

]]></Node>
<StgValue><ssdm name="br_ln21"/></StgValue>
</operation>

<operation id="432" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30_1" val="1"/>
<literal name="icmp_ln21_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="321" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_2_begin2:0  %tmp_3 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str5)

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="433" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30_1" val="1"/>
<literal name="icmp_ln21_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="322" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_2_begin2:1  %add_ln26_17 = add i16 %add_ln26_9, %input_width_cast2

]]></Node>
<StgValue><ssdm name="add_ln26_17"/></StgValue>
</operation>

<operation id="434" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30_1" val="1"/>
<literal name="icmp_ln21_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="323" bw="0" op_0_bw="0">
<![CDATA[
hls_label_2_begin2:2  br label %30

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="435" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="325" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0">
<![CDATA[
:0  %o_count_3_0_2_0 = phi i16 [ %add_ln18_5, %hls_label_2_begin2 ], [ %add_ln27_20, %37 ]

]]></Node>
<StgValue><ssdm name="o_count_3_0_2_0"/></StgValue>
</operation>

<operation id="436" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0">
<![CDATA[
:1  %i_count_2_0_2_0 = phi i16 [ %add_ln26_9, %hls_label_2_begin2 ], [ %add_ln26_24, %37 ]

]]></Node>
<StgValue><ssdm name="i_count_2_0_2_0"/></StgValue>
</operation>

<operation id="437" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
:2  %icmp_ln23_14 = icmp eq i16 %o_count_3_0_2_0, %add_ln21_5

]]></Node>
<StgValue><ssdm name="icmp_ln23_14"/></StgValue>
</operation>

<operation id="438" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %icmp_ln23_14, label %38, label %31

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="439" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="330" bw="64" op_0_bw="16">
<![CDATA[
:0  %zext_ln25_28 = zext i16 %i_count_2_0_2_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln25_28"/></StgValue>
</operation>

<operation id="440" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="331" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %input_addr_107 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %zext_ln25_28

]]></Node>
<StgValue><ssdm name="input_addr_107"/></StgValue>
</operation>

<operation id="441" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="332" bw="16" op_0_bw="14">
<![CDATA[
:2  %input_load_62 = load i16* %input_addr_107, align 2

]]></Node>
<StgValue><ssdm name="input_load_62"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="442" st_id="25" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="332" bw="16" op_0_bw="14">
<![CDATA[
:2  %input_load_62 = load i16* %input_addr_107, align 2

]]></Node>
<StgValue><ssdm name="input_load_62"/></StgValue>
</operation>

<operation id="443" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="333" bw="64" op_0_bw="16">
<![CDATA[
:3  %zext_ln25_29 = zext i16 %o_count_3_0_2_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln25_29"/></StgValue>
</operation>

<operation id="444" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %output_addr_68 = getelementptr [14400 x i16]* %output_r, i64 0, i64 %zext_ln25_29

]]></Node>
<StgValue><ssdm name="output_addr_68"/></StgValue>
</operation>

<operation id="445" st_id="25" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="335" bw="0" op_0_bw="16" op_1_bw="14">
<![CDATA[
:5  store i16 %input_load_62, i16* %output_addr_68, align 2

]]></Node>
<StgValue><ssdm name="store_ln25"/></StgValue>
</operation>

<operation id="446" st_id="25" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="336" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:6  %add_ln26_18 = add i16 %i_count_2_0_2_0, 1

]]></Node>
<StgValue><ssdm name="add_ln26_18"/></StgValue>
</operation>

<operation id="447" st_id="25" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="337" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:7  %add_ln27_14 = add i16 %o_count_3_0_2_0, 1

]]></Node>
<StgValue><ssdm name="add_ln27_14"/></StgValue>
</operation>

<operation id="448" st_id="25" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="338" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
:8  %icmp_ln23_15 = icmp eq i16 %add_ln27_14, %add_ln21_5

]]></Node>
<StgValue><ssdm name="icmp_ln23_15"/></StgValue>
</operation>

<operation id="449" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="339" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:9  br i1 %icmp_ln23_15, label %38, label %32

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="450" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="341" bw="64" op_0_bw="16">
<![CDATA[
:0  %zext_ln25_30 = zext i16 %add_ln26_18 to i64

]]></Node>
<StgValue><ssdm name="zext_ln25_30"/></StgValue>
</operation>

<operation id="451" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="342" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %input_addr_108 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %zext_ln25_30

]]></Node>
<StgValue><ssdm name="input_addr_108"/></StgValue>
</operation>

<operation id="452" st_id="25" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="343" bw="16" op_0_bw="14">
<![CDATA[
:2  %input_load_63 = load i16* %input_addr_108, align 2

]]></Node>
<StgValue><ssdm name="input_load_63"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="453" st_id="26" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="343" bw="16" op_0_bw="14">
<![CDATA[
:2  %input_load_63 = load i16* %input_addr_108, align 2

]]></Node>
<StgValue><ssdm name="input_load_63"/></StgValue>
</operation>

<operation id="454" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="344" bw="64" op_0_bw="16">
<![CDATA[
:3  %zext_ln25_31 = zext i16 %add_ln27_14 to i64

]]></Node>
<StgValue><ssdm name="zext_ln25_31"/></StgValue>
</operation>

<operation id="455" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="345" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %output_addr_69 = getelementptr [14400 x i16]* %output_r, i64 0, i64 %zext_ln25_31

]]></Node>
<StgValue><ssdm name="output_addr_69"/></StgValue>
</operation>

<operation id="456" st_id="26" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="346" bw="0" op_0_bw="16" op_1_bw="14">
<![CDATA[
:5  store i16 %input_load_63, i16* %output_addr_69, align 2

]]></Node>
<StgValue><ssdm name="store_ln25"/></StgValue>
</operation>

<operation id="457" st_id="26" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:6  %add_ln26_19 = add i16 %i_count_2_0_2_0, 2

]]></Node>
<StgValue><ssdm name="add_ln26_19"/></StgValue>
</operation>

<operation id="458" st_id="26" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="348" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:7  %add_ln27_15 = add i16 %o_count_3_0_2_0, 2

]]></Node>
<StgValue><ssdm name="add_ln27_15"/></StgValue>
</operation>

<operation id="459" st_id="26" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="349" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
:8  %icmp_ln23_16 = icmp eq i16 %add_ln27_15, %add_ln21_5

]]></Node>
<StgValue><ssdm name="icmp_ln23_16"/></StgValue>
</operation>

<operation id="460" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="350" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:9  br i1 %icmp_ln23_16, label %38, label %33

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="461" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="352" bw="64" op_0_bw="16">
<![CDATA[
:0  %zext_ln25_32 = zext i16 %add_ln26_19 to i64

]]></Node>
<StgValue><ssdm name="zext_ln25_32"/></StgValue>
</operation>

<operation id="462" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="353" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %input_addr_109 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %zext_ln25_32

]]></Node>
<StgValue><ssdm name="input_addr_109"/></StgValue>
</operation>

<operation id="463" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="354" bw="16" op_0_bw="14">
<![CDATA[
:2  %input_load_64 = load i16* %input_addr_109, align 2

]]></Node>
<StgValue><ssdm name="input_load_64"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="464" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="354" bw="16" op_0_bw="14">
<![CDATA[
:2  %input_load_64 = load i16* %input_addr_109, align 2

]]></Node>
<StgValue><ssdm name="input_load_64"/></StgValue>
</operation>

<operation id="465" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="355" bw="64" op_0_bw="16">
<![CDATA[
:3  %zext_ln25_33 = zext i16 %add_ln27_15 to i64

]]></Node>
<StgValue><ssdm name="zext_ln25_33"/></StgValue>
</operation>

<operation id="466" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="356" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %output_addr_70 = getelementptr [14400 x i16]* %output_r, i64 0, i64 %zext_ln25_33

]]></Node>
<StgValue><ssdm name="output_addr_70"/></StgValue>
</operation>

<operation id="467" st_id="27" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="357" bw="0" op_0_bw="16" op_1_bw="14">
<![CDATA[
:5  store i16 %input_load_64, i16* %output_addr_70, align 2

]]></Node>
<StgValue><ssdm name="store_ln25"/></StgValue>
</operation>

<operation id="468" st_id="27" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="358" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:6  %add_ln26_20 = add i16 %i_count_2_0_2_0, 3

]]></Node>
<StgValue><ssdm name="add_ln26_20"/></StgValue>
</operation>

<operation id="469" st_id="27" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="359" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:7  %add_ln27_16 = add i16 %o_count_3_0_2_0, 3

]]></Node>
<StgValue><ssdm name="add_ln27_16"/></StgValue>
</operation>

<operation id="470" st_id="27" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="360" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
:8  %icmp_ln23_17 = icmp eq i16 %add_ln27_16, %add_ln21_5

]]></Node>
<StgValue><ssdm name="icmp_ln23_17"/></StgValue>
</operation>

<operation id="471" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="361" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:9  br i1 %icmp_ln23_17, label %38, label %34

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="472" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="363" bw="64" op_0_bw="16">
<![CDATA[
:0  %zext_ln25_34 = zext i16 %add_ln26_20 to i64

]]></Node>
<StgValue><ssdm name="zext_ln25_34"/></StgValue>
</operation>

<operation id="473" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="364" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %input_addr_110 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %zext_ln25_34

]]></Node>
<StgValue><ssdm name="input_addr_110"/></StgValue>
</operation>

<operation id="474" st_id="27" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="365" bw="16" op_0_bw="14">
<![CDATA[
:2  %input_load_65 = load i16* %input_addr_110, align 2

]]></Node>
<StgValue><ssdm name="input_load_65"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="475" st_id="28" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="365" bw="16" op_0_bw="14">
<![CDATA[
:2  %input_load_65 = load i16* %input_addr_110, align 2

]]></Node>
<StgValue><ssdm name="input_load_65"/></StgValue>
</operation>

<operation id="476" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="366" bw="64" op_0_bw="16">
<![CDATA[
:3  %zext_ln25_35 = zext i16 %add_ln27_16 to i64

]]></Node>
<StgValue><ssdm name="zext_ln25_35"/></StgValue>
</operation>

<operation id="477" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="367" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %output_addr_71 = getelementptr [14400 x i16]* %output_r, i64 0, i64 %zext_ln25_35

]]></Node>
<StgValue><ssdm name="output_addr_71"/></StgValue>
</operation>

<operation id="478" st_id="28" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="368" bw="0" op_0_bw="16" op_1_bw="14">
<![CDATA[
:5  store i16 %input_load_65, i16* %output_addr_71, align 2

]]></Node>
<StgValue><ssdm name="store_ln25"/></StgValue>
</operation>

<operation id="479" st_id="28" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="369" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:6  %add_ln26_21 = add i16 %i_count_2_0_2_0, 4

]]></Node>
<StgValue><ssdm name="add_ln26_21"/></StgValue>
</operation>

<operation id="480" st_id="28" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="370" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:7  %add_ln27_17 = add i16 %o_count_3_0_2_0, 4

]]></Node>
<StgValue><ssdm name="add_ln27_17"/></StgValue>
</operation>

<operation id="481" st_id="28" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="371" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
:8  %icmp_ln23_18 = icmp eq i16 %add_ln27_17, %add_ln21_5

]]></Node>
<StgValue><ssdm name="icmp_ln23_18"/></StgValue>
</operation>

<operation id="482" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:9  br i1 %icmp_ln23_18, label %38, label %35

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="483" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="374" bw="64" op_0_bw="16">
<![CDATA[
:0  %zext_ln25_36 = zext i16 %add_ln26_21 to i64

]]></Node>
<StgValue><ssdm name="zext_ln25_36"/></StgValue>
</operation>

<operation id="484" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="375" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %input_addr_111 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %zext_ln25_36

]]></Node>
<StgValue><ssdm name="input_addr_111"/></StgValue>
</operation>

<operation id="485" st_id="28" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="376" bw="16" op_0_bw="14">
<![CDATA[
:2  %input_load_66 = load i16* %input_addr_111, align 2

]]></Node>
<StgValue><ssdm name="input_load_66"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="486" st_id="29" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="376" bw="16" op_0_bw="14">
<![CDATA[
:2  %input_load_66 = load i16* %input_addr_111, align 2

]]></Node>
<StgValue><ssdm name="input_load_66"/></StgValue>
</operation>

<operation id="487" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="377" bw="64" op_0_bw="16">
<![CDATA[
:3  %zext_ln25_37 = zext i16 %add_ln27_17 to i64

]]></Node>
<StgValue><ssdm name="zext_ln25_37"/></StgValue>
</operation>

<operation id="488" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="378" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %output_addr_72 = getelementptr [14400 x i16]* %output_r, i64 0, i64 %zext_ln25_37

]]></Node>
<StgValue><ssdm name="output_addr_72"/></StgValue>
</operation>

<operation id="489" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="379" bw="0" op_0_bw="16" op_1_bw="14">
<![CDATA[
:5  store i16 %input_load_66, i16* %output_addr_72, align 2

]]></Node>
<StgValue><ssdm name="store_ln25"/></StgValue>
</operation>

<operation id="490" st_id="29" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="380" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:6  %add_ln26_22 = add i16 %i_count_2_0_2_0, 5

]]></Node>
<StgValue><ssdm name="add_ln26_22"/></StgValue>
</operation>

<operation id="491" st_id="29" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="381" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:7  %add_ln27_18 = add i16 %o_count_3_0_2_0, 5

]]></Node>
<StgValue><ssdm name="add_ln27_18"/></StgValue>
</operation>

<operation id="492" st_id="29" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="382" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
:8  %icmp_ln23_19 = icmp eq i16 %add_ln27_18, %add_ln21_5

]]></Node>
<StgValue><ssdm name="icmp_ln23_19"/></StgValue>
</operation>

<operation id="493" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="383" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:9  br i1 %icmp_ln23_19, label %38, label %36

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="494" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="385" bw="64" op_0_bw="16">
<![CDATA[
:0  %zext_ln25_38 = zext i16 %add_ln26_22 to i64

]]></Node>
<StgValue><ssdm name="zext_ln25_38"/></StgValue>
</operation>

<operation id="495" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="386" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %input_addr_112 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %zext_ln25_38

]]></Node>
<StgValue><ssdm name="input_addr_112"/></StgValue>
</operation>

<operation id="496" st_id="29" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="387" bw="16" op_0_bw="14">
<![CDATA[
:2  %input_load_67 = load i16* %input_addr_112, align 2

]]></Node>
<StgValue><ssdm name="input_load_67"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="497" st_id="30" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_14" val="0"/>
<literal name="icmp_ln23_15" val="0"/>
<literal name="icmp_ln23_16" val="0"/>
<literal name="icmp_ln23_17" val="0"/>
<literal name="icmp_ln23_18" val="0"/>
<literal name="icmp_ln23_19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="387" bw="16" op_0_bw="14">
<![CDATA[
:2  %input_load_67 = load i16* %input_addr_112, align 2

]]></Node>
<StgValue><ssdm name="input_load_67"/></StgValue>
</operation>

<operation id="498" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_14" val="0"/>
<literal name="icmp_ln23_15" val="0"/>
<literal name="icmp_ln23_16" val="0"/>
<literal name="icmp_ln23_17" val="0"/>
<literal name="icmp_ln23_18" val="0"/>
<literal name="icmp_ln23_19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="388" bw="64" op_0_bw="16">
<![CDATA[
:3  %zext_ln25_39 = zext i16 %add_ln27_18 to i64

]]></Node>
<StgValue><ssdm name="zext_ln25_39"/></StgValue>
</operation>

<operation id="499" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_14" val="0"/>
<literal name="icmp_ln23_15" val="0"/>
<literal name="icmp_ln23_16" val="0"/>
<literal name="icmp_ln23_17" val="0"/>
<literal name="icmp_ln23_18" val="0"/>
<literal name="icmp_ln23_19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="389" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %output_addr_73 = getelementptr [14400 x i16]* %output_r, i64 0, i64 %zext_ln25_39

]]></Node>
<StgValue><ssdm name="output_addr_73"/></StgValue>
</operation>

<operation id="500" st_id="30" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_14" val="0"/>
<literal name="icmp_ln23_15" val="0"/>
<literal name="icmp_ln23_16" val="0"/>
<literal name="icmp_ln23_17" val="0"/>
<literal name="icmp_ln23_18" val="0"/>
<literal name="icmp_ln23_19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="390" bw="0" op_0_bw="16" op_1_bw="14">
<![CDATA[
:5  store i16 %input_load_67, i16* %output_addr_73, align 2

]]></Node>
<StgValue><ssdm name="store_ln25"/></StgValue>
</operation>

<operation id="501" st_id="30" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_14" val="0"/>
<literal name="icmp_ln23_15" val="0"/>
<literal name="icmp_ln23_16" val="0"/>
<literal name="icmp_ln23_17" val="0"/>
<literal name="icmp_ln23_18" val="0"/>
<literal name="icmp_ln23_19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="391" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:6  %add_ln26_23 = add i16 %i_count_2_0_2_0, 6

]]></Node>
<StgValue><ssdm name="add_ln26_23"/></StgValue>
</operation>

<operation id="502" st_id="30" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_14" val="0"/>
<literal name="icmp_ln23_15" val="0"/>
<literal name="icmp_ln23_16" val="0"/>
<literal name="icmp_ln23_17" val="0"/>
<literal name="icmp_ln23_18" val="0"/>
<literal name="icmp_ln23_19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="392" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:7  %add_ln27_19 = add i16 %o_count_3_0_2_0, 6

]]></Node>
<StgValue><ssdm name="add_ln27_19"/></StgValue>
</operation>

<operation id="503" st_id="30" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_14" val="0"/>
<literal name="icmp_ln23_15" val="0"/>
<literal name="icmp_ln23_16" val="0"/>
<literal name="icmp_ln23_17" val="0"/>
<literal name="icmp_ln23_18" val="0"/>
<literal name="icmp_ln23_19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="393" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
:8  %icmp_ln23_20 = icmp eq i16 %add_ln27_19, %add_ln21_5

]]></Node>
<StgValue><ssdm name="icmp_ln23_20"/></StgValue>
</operation>

<operation id="504" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_14" val="0"/>
<literal name="icmp_ln23_15" val="0"/>
<literal name="icmp_ln23_16" val="0"/>
<literal name="icmp_ln23_17" val="0"/>
<literal name="icmp_ln23_18" val="0"/>
<literal name="icmp_ln23_19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="394" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:9  br i1 %icmp_ln23_20, label %38, label %37

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="505" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_14" val="0"/>
<literal name="icmp_ln23_15" val="0"/>
<literal name="icmp_ln23_16" val="0"/>
<literal name="icmp_ln23_17" val="0"/>
<literal name="icmp_ln23_18" val="0"/>
<literal name="icmp_ln23_19" val="0"/>
<literal name="icmp_ln23_20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="396" bw="64" op_0_bw="16">
<![CDATA[
:0  %zext_ln25_40 = zext i16 %add_ln26_23 to i64

]]></Node>
<StgValue><ssdm name="zext_ln25_40"/></StgValue>
</operation>

<operation id="506" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_14" val="0"/>
<literal name="icmp_ln23_15" val="0"/>
<literal name="icmp_ln23_16" val="0"/>
<literal name="icmp_ln23_17" val="0"/>
<literal name="icmp_ln23_18" val="0"/>
<literal name="icmp_ln23_19" val="0"/>
<literal name="icmp_ln23_20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="397" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %input_addr_113 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %zext_ln25_40

]]></Node>
<StgValue><ssdm name="input_addr_113"/></StgValue>
</operation>

<operation id="507" st_id="30" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_14" val="0"/>
<literal name="icmp_ln23_15" val="0"/>
<literal name="icmp_ln23_16" val="0"/>
<literal name="icmp_ln23_17" val="0"/>
<literal name="icmp_ln23_18" val="0"/>
<literal name="icmp_ln23_19" val="0"/>
<literal name="icmp_ln23_20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="398" bw="16" op_0_bw="14">
<![CDATA[
:2  %input_load_68 = load i16* %input_addr_113, align 2

]]></Node>
<StgValue><ssdm name="input_load_68"/></StgValue>
</operation>

<operation id="508" st_id="30" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_14" val="0"/>
<literal name="icmp_ln23_15" val="0"/>
<literal name="icmp_ln23_16" val="0"/>
<literal name="icmp_ln23_17" val="0"/>
<literal name="icmp_ln23_18" val="0"/>
<literal name="icmp_ln23_19" val="0"/>
<literal name="icmp_ln23_20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="402" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:6  %add_ln26_24 = add i16 %i_count_2_0_2_0, 7

]]></Node>
<StgValue><ssdm name="add_ln26_24"/></StgValue>
</operation>

<operation id="509" st_id="30" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_14" val="0"/>
<literal name="icmp_ln23_15" val="0"/>
<literal name="icmp_ln23_16" val="0"/>
<literal name="icmp_ln23_17" val="0"/>
<literal name="icmp_ln23_18" val="0"/>
<literal name="icmp_ln23_19" val="0"/>
<literal name="icmp_ln23_20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="403" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:7  %add_ln27_20 = add i16 %o_count_3_0_2_0, 7

]]></Node>
<StgValue><ssdm name="add_ln27_20"/></StgValue>
</operation>

<operation id="510" st_id="30" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_20" val="1"/>
</and_exp><and_exp><literal name="icmp_ln23_19" val="1"/>
</and_exp><and_exp><literal name="icmp_ln23_18" val="1"/>
</and_exp><and_exp><literal name="icmp_ln23_17" val="1"/>
</and_exp><and_exp><literal name="icmp_ln23_16" val="1"/>
</and_exp><and_exp><literal name="icmp_ln23_15" val="1"/>
</and_exp><and_exp><literal name="icmp_ln23_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="406" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:0  %add_ln18_6 = add i16 %add_ln18_5, %zext_ln13

]]></Node>
<StgValue><ssdm name="add_ln18_6"/></StgValue>
</operation>

<operation id="511" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_20" val="1"/>
</and_exp><and_exp><literal name="icmp_ln23_19" val="1"/>
</and_exp><and_exp><literal name="icmp_ln23_18" val="1"/>
</and_exp><and_exp><literal name="icmp_ln23_17" val="1"/>
</and_exp><and_exp><literal name="icmp_ln23_16" val="1"/>
</and_exp><and_exp><literal name="icmp_ln23_15" val="1"/>
</and_exp><and_exp><literal name="icmp_ln23_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="407" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %39

]]></Node>
<StgValue><ssdm name="br_ln30"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="512" st_id="31" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="398" bw="16" op_0_bw="14">
<![CDATA[
:2  %input_load_68 = load i16* %input_addr_113, align 2

]]></Node>
<StgValue><ssdm name="input_load_68"/></StgValue>
</operation>

<operation id="513" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="399" bw="64" op_0_bw="16">
<![CDATA[
:3  %zext_ln25_41 = zext i16 %add_ln27_19 to i64

]]></Node>
<StgValue><ssdm name="zext_ln25_41"/></StgValue>
</operation>

<operation id="514" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="400" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %output_addr_74 = getelementptr [14400 x i16]* %output_r, i64 0, i64 %zext_ln25_41

]]></Node>
<StgValue><ssdm name="output_addr_74"/></StgValue>
</operation>

<operation id="515" st_id="31" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="401" bw="0" op_0_bw="16" op_1_bw="14">
<![CDATA[
:5  store i16 %input_load_68, i16* %output_addr_74, align 2

]]></Node>
<StgValue><ssdm name="store_ln25"/></StgValue>
</operation>

<operation id="516" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="404" bw="0" op_0_bw="0">
<![CDATA[
:8  br label %30

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="517" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="409" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0">
<![CDATA[
:0  %o_count_4_0_2 = phi i16 [ %add_ln21_5, %38 ], [ %add_ln33_2, %40 ]

]]></Node>
<StgValue><ssdm name="o_count_4_0_2"/></StgValue>
</operation>

<operation id="518" st_id="32" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="410" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1  %icmp_ln30_2 = icmp eq i16 %o_count_4_0_2, %add_ln21_6

]]></Node>
<StgValue><ssdm name="icmp_ln30_2"/></StgValue>
</operation>

<operation id="519" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="411" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_55 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2)

]]></Node>
<StgValue><ssdm name="empty_55"/></StgValue>
</operation>

<operation id="520" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="412" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %icmp_ln30_2, label %hls_label_2_end2, label %40

]]></Node>
<StgValue><ssdm name="br_ln30"/></StgValue>
</operation>

<operation id="521" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="414" bw="64" op_0_bw="16">
<![CDATA[
:0  %zext_ln32_2 = zext i16 %o_count_4_0_2 to i64

]]></Node>
<StgValue><ssdm name="zext_ln32_2"/></StgValue>
</operation>

<operation id="522" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="415" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %output_addr_75 = getelementptr [14400 x i16]* %output_r, i64 0, i64 %zext_ln32_2

]]></Node>
<StgValue><ssdm name="output_addr_75"/></StgValue>
</operation>

<operation id="523" st_id="32" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="416" bw="0" op_0_bw="16" op_1_bw="14">
<![CDATA[
:2  store i16 0, i16* %output_addr_75, align 2

]]></Node>
<StgValue><ssdm name="store_ln32"/></StgValue>
</operation>

<operation id="524" st_id="32" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="417" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:3  %add_ln33_2 = add i16 %o_count_4_0_2, 1

]]></Node>
<StgValue><ssdm name="add_ln33_2"/></StgValue>
</operation>

<operation id="525" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="418" bw="0" op_0_bw="0">
<![CDATA[
:4  br label %39

]]></Node>
<StgValue><ssdm name="br_ln30"/></StgValue>
</operation>

<operation id="526" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="420" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_2_end2:0  %empty_54 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str5, i32 %tmp_3)

]]></Node>
<StgValue><ssdm name="empty_54"/></StgValue>
</operation>

<operation id="527" st_id="32" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="421" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_2_end2:1  %add_ln21_7 = add i16 %height_0_0_0, 3

]]></Node>
<StgValue><ssdm name="add_ln21_7"/></StgValue>
</operation>

<operation id="528" st_id="32" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="422" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_2_end2:2  %add_ln21_8 = add i16 %add_ln21_5, %zext_ln13

]]></Node>
<StgValue><ssdm name="add_ln21_8"/></StgValue>
</operation>

<operation id="529" st_id="32" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="423" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_2_end2:3  %add_ln21_9 = add i16 %add_ln21_6, %zext_ln13

]]></Node>
<StgValue><ssdm name="add_ln21_9"/></StgValue>
</operation>

<operation id="530" st_id="32" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="424" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_2_end2:4  %icmp_ln21_3 = icmp eq i16 %add_ln21_7, %input_height_cast1

]]></Node>
<StgValue><ssdm name="icmp_ln21_3"/></StgValue>
</operation>

<operation id="531" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="425" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
hls_label_2_end2:5  br i1 %icmp_ln21_3, label %85, label %hls_label_2_begin3

]]></Node>
<StgValue><ssdm name="br_ln21"/></StgValue>
</operation>

<operation id="532" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30_2" val="1"/>
<literal name="icmp_ln21_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="427" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_2_begin3:0  %tmp_4 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str5)

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="533" st_id="32" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30_2" val="1"/>
<literal name="icmp_ln21_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="428" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_2_begin3:1  %add_ln26_25 = add i16 %add_ln26_17, %input_width_cast2

]]></Node>
<StgValue><ssdm name="add_ln26_25"/></StgValue>
</operation>

<operation id="534" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30_2" val="1"/>
<literal name="icmp_ln21_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="429" bw="0" op_0_bw="0">
<![CDATA[
hls_label_2_begin3:2  br label %41

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="535" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="431" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0">
<![CDATA[
:0  %o_count_3_0_3_0 = phi i16 [ %add_ln18_6, %hls_label_2_begin3 ], [ %add_ln27_27, %48 ]

]]></Node>
<StgValue><ssdm name="o_count_3_0_3_0"/></StgValue>
</operation>

<operation id="536" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="432" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0">
<![CDATA[
:1  %i_count_2_0_3_0 = phi i16 [ %add_ln26_17, %hls_label_2_begin3 ], [ %add_ln26_32, %48 ]

]]></Node>
<StgValue><ssdm name="i_count_2_0_3_0"/></StgValue>
</operation>

<operation id="537" st_id="33" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="433" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
:2  %icmp_ln23_21 = icmp eq i16 %o_count_3_0_3_0, %add_ln21_8

]]></Node>
<StgValue><ssdm name="icmp_ln23_21"/></StgValue>
</operation>

<operation id="538" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="434" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %icmp_ln23_21, label %49, label %42

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="539" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="436" bw="64" op_0_bw="16">
<![CDATA[
:0  %zext_ln25_42 = zext i16 %i_count_2_0_3_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln25_42"/></StgValue>
</operation>

<operation id="540" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="437" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %input_addr_114 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %zext_ln25_42

]]></Node>
<StgValue><ssdm name="input_addr_114"/></StgValue>
</operation>

<operation id="541" st_id="33" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="438" bw="16" op_0_bw="14">
<![CDATA[
:2  %input_load_69 = load i16* %input_addr_114, align 2

]]></Node>
<StgValue><ssdm name="input_load_69"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="542" st_id="34" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="438" bw="16" op_0_bw="14">
<![CDATA[
:2  %input_load_69 = load i16* %input_addr_114, align 2

]]></Node>
<StgValue><ssdm name="input_load_69"/></StgValue>
</operation>

<operation id="543" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="439" bw="64" op_0_bw="16">
<![CDATA[
:3  %zext_ln25_43 = zext i16 %o_count_3_0_3_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln25_43"/></StgValue>
</operation>

<operation id="544" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="440" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %output_addr_76 = getelementptr [14400 x i16]* %output_r, i64 0, i64 %zext_ln25_43

]]></Node>
<StgValue><ssdm name="output_addr_76"/></StgValue>
</operation>

<operation id="545" st_id="34" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="441" bw="0" op_0_bw="16" op_1_bw="14">
<![CDATA[
:5  store i16 %input_load_69, i16* %output_addr_76, align 2

]]></Node>
<StgValue><ssdm name="store_ln25"/></StgValue>
</operation>

<operation id="546" st_id="34" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="442" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:6  %add_ln26_26 = add i16 %i_count_2_0_3_0, 1

]]></Node>
<StgValue><ssdm name="add_ln26_26"/></StgValue>
</operation>

<operation id="547" st_id="34" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="443" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:7  %add_ln27_21 = add i16 %o_count_3_0_3_0, 1

]]></Node>
<StgValue><ssdm name="add_ln27_21"/></StgValue>
</operation>

<operation id="548" st_id="34" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="444" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
:8  %icmp_ln23_22 = icmp eq i16 %add_ln27_21, %add_ln21_8

]]></Node>
<StgValue><ssdm name="icmp_ln23_22"/></StgValue>
</operation>

<operation id="549" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="445" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:9  br i1 %icmp_ln23_22, label %49, label %43

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="550" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="447" bw="64" op_0_bw="16">
<![CDATA[
:0  %zext_ln25_44 = zext i16 %add_ln26_26 to i64

]]></Node>
<StgValue><ssdm name="zext_ln25_44"/></StgValue>
</operation>

<operation id="551" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="448" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %input_addr_115 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %zext_ln25_44

]]></Node>
<StgValue><ssdm name="input_addr_115"/></StgValue>
</operation>

<operation id="552" st_id="34" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="449" bw="16" op_0_bw="14">
<![CDATA[
:2  %input_load_70 = load i16* %input_addr_115, align 2

]]></Node>
<StgValue><ssdm name="input_load_70"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="553" st_id="35" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="449" bw="16" op_0_bw="14">
<![CDATA[
:2  %input_load_70 = load i16* %input_addr_115, align 2

]]></Node>
<StgValue><ssdm name="input_load_70"/></StgValue>
</operation>

<operation id="554" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="450" bw="64" op_0_bw="16">
<![CDATA[
:3  %zext_ln25_45 = zext i16 %add_ln27_21 to i64

]]></Node>
<StgValue><ssdm name="zext_ln25_45"/></StgValue>
</operation>

<operation id="555" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="451" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %output_addr_77 = getelementptr [14400 x i16]* %output_r, i64 0, i64 %zext_ln25_45

]]></Node>
<StgValue><ssdm name="output_addr_77"/></StgValue>
</operation>

<operation id="556" st_id="35" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="452" bw="0" op_0_bw="16" op_1_bw="14">
<![CDATA[
:5  store i16 %input_load_70, i16* %output_addr_77, align 2

]]></Node>
<StgValue><ssdm name="store_ln25"/></StgValue>
</operation>

<operation id="557" st_id="35" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="453" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:6  %add_ln26_27 = add i16 %i_count_2_0_3_0, 2

]]></Node>
<StgValue><ssdm name="add_ln26_27"/></StgValue>
</operation>

<operation id="558" st_id="35" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="454" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:7  %add_ln27_22 = add i16 %o_count_3_0_3_0, 2

]]></Node>
<StgValue><ssdm name="add_ln27_22"/></StgValue>
</operation>

<operation id="559" st_id="35" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="455" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
:8  %icmp_ln23_23 = icmp eq i16 %add_ln27_22, %add_ln21_8

]]></Node>
<StgValue><ssdm name="icmp_ln23_23"/></StgValue>
</operation>

<operation id="560" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="456" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:9  br i1 %icmp_ln23_23, label %49, label %44

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="561" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="458" bw="64" op_0_bw="16">
<![CDATA[
:0  %zext_ln25_46 = zext i16 %add_ln26_27 to i64

]]></Node>
<StgValue><ssdm name="zext_ln25_46"/></StgValue>
</operation>

<operation id="562" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="459" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %input_addr_116 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %zext_ln25_46

]]></Node>
<StgValue><ssdm name="input_addr_116"/></StgValue>
</operation>

<operation id="563" st_id="35" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="460" bw="16" op_0_bw="14">
<![CDATA[
:2  %input_load_71 = load i16* %input_addr_116, align 2

]]></Node>
<StgValue><ssdm name="input_load_71"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="564" st_id="36" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="460" bw="16" op_0_bw="14">
<![CDATA[
:2  %input_load_71 = load i16* %input_addr_116, align 2

]]></Node>
<StgValue><ssdm name="input_load_71"/></StgValue>
</operation>

<operation id="565" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="461" bw="64" op_0_bw="16">
<![CDATA[
:3  %zext_ln25_47 = zext i16 %add_ln27_22 to i64

]]></Node>
<StgValue><ssdm name="zext_ln25_47"/></StgValue>
</operation>

<operation id="566" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="462" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %output_addr_78 = getelementptr [14400 x i16]* %output_r, i64 0, i64 %zext_ln25_47

]]></Node>
<StgValue><ssdm name="output_addr_78"/></StgValue>
</operation>

<operation id="567" st_id="36" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="463" bw="0" op_0_bw="16" op_1_bw="14">
<![CDATA[
:5  store i16 %input_load_71, i16* %output_addr_78, align 2

]]></Node>
<StgValue><ssdm name="store_ln25"/></StgValue>
</operation>

<operation id="568" st_id="36" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="464" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:6  %add_ln26_28 = add i16 %i_count_2_0_3_0, 3

]]></Node>
<StgValue><ssdm name="add_ln26_28"/></StgValue>
</operation>

<operation id="569" st_id="36" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="465" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:7  %add_ln27_23 = add i16 %o_count_3_0_3_0, 3

]]></Node>
<StgValue><ssdm name="add_ln27_23"/></StgValue>
</operation>

<operation id="570" st_id="36" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="466" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
:8  %icmp_ln23_24 = icmp eq i16 %add_ln27_23, %add_ln21_8

]]></Node>
<StgValue><ssdm name="icmp_ln23_24"/></StgValue>
</operation>

<operation id="571" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="467" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:9  br i1 %icmp_ln23_24, label %49, label %45

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="572" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="469" bw="64" op_0_bw="16">
<![CDATA[
:0  %zext_ln25_48 = zext i16 %add_ln26_28 to i64

]]></Node>
<StgValue><ssdm name="zext_ln25_48"/></StgValue>
</operation>

<operation id="573" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="470" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %input_addr_117 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %zext_ln25_48

]]></Node>
<StgValue><ssdm name="input_addr_117"/></StgValue>
</operation>

<operation id="574" st_id="36" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="471" bw="16" op_0_bw="14">
<![CDATA[
:2  %input_load_72 = load i16* %input_addr_117, align 2

]]></Node>
<StgValue><ssdm name="input_load_72"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="575" st_id="37" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="471" bw="16" op_0_bw="14">
<![CDATA[
:2  %input_load_72 = load i16* %input_addr_117, align 2

]]></Node>
<StgValue><ssdm name="input_load_72"/></StgValue>
</operation>

<operation id="576" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="472" bw="64" op_0_bw="16">
<![CDATA[
:3  %zext_ln25_49 = zext i16 %add_ln27_23 to i64

]]></Node>
<StgValue><ssdm name="zext_ln25_49"/></StgValue>
</operation>

<operation id="577" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="473" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %output_addr_79 = getelementptr [14400 x i16]* %output_r, i64 0, i64 %zext_ln25_49

]]></Node>
<StgValue><ssdm name="output_addr_79"/></StgValue>
</operation>

<operation id="578" st_id="37" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="474" bw="0" op_0_bw="16" op_1_bw="14">
<![CDATA[
:5  store i16 %input_load_72, i16* %output_addr_79, align 2

]]></Node>
<StgValue><ssdm name="store_ln25"/></StgValue>
</operation>

<operation id="579" st_id="37" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="475" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:6  %add_ln26_29 = add i16 %i_count_2_0_3_0, 4

]]></Node>
<StgValue><ssdm name="add_ln26_29"/></StgValue>
</operation>

<operation id="580" st_id="37" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="476" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:7  %add_ln27_24 = add i16 %o_count_3_0_3_0, 4

]]></Node>
<StgValue><ssdm name="add_ln27_24"/></StgValue>
</operation>

<operation id="581" st_id="37" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="477" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
:8  %icmp_ln23_25 = icmp eq i16 %add_ln27_24, %add_ln21_8

]]></Node>
<StgValue><ssdm name="icmp_ln23_25"/></StgValue>
</operation>

<operation id="582" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="478" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:9  br i1 %icmp_ln23_25, label %49, label %46

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="583" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="480" bw="64" op_0_bw="16">
<![CDATA[
:0  %zext_ln25_50 = zext i16 %add_ln26_29 to i64

]]></Node>
<StgValue><ssdm name="zext_ln25_50"/></StgValue>
</operation>

<operation id="584" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="481" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %input_addr_118 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %zext_ln25_50

]]></Node>
<StgValue><ssdm name="input_addr_118"/></StgValue>
</operation>

<operation id="585" st_id="37" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="482" bw="16" op_0_bw="14">
<![CDATA[
:2  %input_load_73 = load i16* %input_addr_118, align 2

]]></Node>
<StgValue><ssdm name="input_load_73"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="586" st_id="38" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="482" bw="16" op_0_bw="14">
<![CDATA[
:2  %input_load_73 = load i16* %input_addr_118, align 2

]]></Node>
<StgValue><ssdm name="input_load_73"/></StgValue>
</operation>

<operation id="587" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="483" bw="64" op_0_bw="16">
<![CDATA[
:3  %zext_ln25_51 = zext i16 %add_ln27_24 to i64

]]></Node>
<StgValue><ssdm name="zext_ln25_51"/></StgValue>
</operation>

<operation id="588" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="484" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %output_addr_80 = getelementptr [14400 x i16]* %output_r, i64 0, i64 %zext_ln25_51

]]></Node>
<StgValue><ssdm name="output_addr_80"/></StgValue>
</operation>

<operation id="589" st_id="38" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="485" bw="0" op_0_bw="16" op_1_bw="14">
<![CDATA[
:5  store i16 %input_load_73, i16* %output_addr_80, align 2

]]></Node>
<StgValue><ssdm name="store_ln25"/></StgValue>
</operation>

<operation id="590" st_id="38" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="486" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:6  %add_ln26_30 = add i16 %i_count_2_0_3_0, 5

]]></Node>
<StgValue><ssdm name="add_ln26_30"/></StgValue>
</operation>

<operation id="591" st_id="38" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="487" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:7  %add_ln27_25 = add i16 %o_count_3_0_3_0, 5

]]></Node>
<StgValue><ssdm name="add_ln27_25"/></StgValue>
</operation>

<operation id="592" st_id="38" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="488" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
:8  %icmp_ln23_26 = icmp eq i16 %add_ln27_25, %add_ln21_8

]]></Node>
<StgValue><ssdm name="icmp_ln23_26"/></StgValue>
</operation>

<operation id="593" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="489" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:9  br i1 %icmp_ln23_26, label %49, label %47

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="594" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="491" bw="64" op_0_bw="16">
<![CDATA[
:0  %zext_ln25_52 = zext i16 %add_ln26_30 to i64

]]></Node>
<StgValue><ssdm name="zext_ln25_52"/></StgValue>
</operation>

<operation id="595" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="492" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %input_addr_119 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %zext_ln25_52

]]></Node>
<StgValue><ssdm name="input_addr_119"/></StgValue>
</operation>

<operation id="596" st_id="38" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="493" bw="16" op_0_bw="14">
<![CDATA[
:2  %input_load_74 = load i16* %input_addr_119, align 2

]]></Node>
<StgValue><ssdm name="input_load_74"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="597" st_id="39" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_21" val="0"/>
<literal name="icmp_ln23_22" val="0"/>
<literal name="icmp_ln23_23" val="0"/>
<literal name="icmp_ln23_24" val="0"/>
<literal name="icmp_ln23_25" val="0"/>
<literal name="icmp_ln23_26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="493" bw="16" op_0_bw="14">
<![CDATA[
:2  %input_load_74 = load i16* %input_addr_119, align 2

]]></Node>
<StgValue><ssdm name="input_load_74"/></StgValue>
</operation>

<operation id="598" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_21" val="0"/>
<literal name="icmp_ln23_22" val="0"/>
<literal name="icmp_ln23_23" val="0"/>
<literal name="icmp_ln23_24" val="0"/>
<literal name="icmp_ln23_25" val="0"/>
<literal name="icmp_ln23_26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="494" bw="64" op_0_bw="16">
<![CDATA[
:3  %zext_ln25_53 = zext i16 %add_ln27_25 to i64

]]></Node>
<StgValue><ssdm name="zext_ln25_53"/></StgValue>
</operation>

<operation id="599" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_21" val="0"/>
<literal name="icmp_ln23_22" val="0"/>
<literal name="icmp_ln23_23" val="0"/>
<literal name="icmp_ln23_24" val="0"/>
<literal name="icmp_ln23_25" val="0"/>
<literal name="icmp_ln23_26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="495" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %output_addr_81 = getelementptr [14400 x i16]* %output_r, i64 0, i64 %zext_ln25_53

]]></Node>
<StgValue><ssdm name="output_addr_81"/></StgValue>
</operation>

<operation id="600" st_id="39" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_21" val="0"/>
<literal name="icmp_ln23_22" val="0"/>
<literal name="icmp_ln23_23" val="0"/>
<literal name="icmp_ln23_24" val="0"/>
<literal name="icmp_ln23_25" val="0"/>
<literal name="icmp_ln23_26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="496" bw="0" op_0_bw="16" op_1_bw="14">
<![CDATA[
:5  store i16 %input_load_74, i16* %output_addr_81, align 2

]]></Node>
<StgValue><ssdm name="store_ln25"/></StgValue>
</operation>

<operation id="601" st_id="39" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_21" val="0"/>
<literal name="icmp_ln23_22" val="0"/>
<literal name="icmp_ln23_23" val="0"/>
<literal name="icmp_ln23_24" val="0"/>
<literal name="icmp_ln23_25" val="0"/>
<literal name="icmp_ln23_26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="497" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:6  %add_ln26_31 = add i16 %i_count_2_0_3_0, 6

]]></Node>
<StgValue><ssdm name="add_ln26_31"/></StgValue>
</operation>

<operation id="602" st_id="39" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_21" val="0"/>
<literal name="icmp_ln23_22" val="0"/>
<literal name="icmp_ln23_23" val="0"/>
<literal name="icmp_ln23_24" val="0"/>
<literal name="icmp_ln23_25" val="0"/>
<literal name="icmp_ln23_26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="498" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:7  %add_ln27_26 = add i16 %o_count_3_0_3_0, 6

]]></Node>
<StgValue><ssdm name="add_ln27_26"/></StgValue>
</operation>

<operation id="603" st_id="39" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_21" val="0"/>
<literal name="icmp_ln23_22" val="0"/>
<literal name="icmp_ln23_23" val="0"/>
<literal name="icmp_ln23_24" val="0"/>
<literal name="icmp_ln23_25" val="0"/>
<literal name="icmp_ln23_26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="499" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
:8  %icmp_ln23_27 = icmp eq i16 %add_ln27_26, %add_ln21_8

]]></Node>
<StgValue><ssdm name="icmp_ln23_27"/></StgValue>
</operation>

<operation id="604" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_21" val="0"/>
<literal name="icmp_ln23_22" val="0"/>
<literal name="icmp_ln23_23" val="0"/>
<literal name="icmp_ln23_24" val="0"/>
<literal name="icmp_ln23_25" val="0"/>
<literal name="icmp_ln23_26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="500" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:9  br i1 %icmp_ln23_27, label %49, label %48

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="605" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_21" val="0"/>
<literal name="icmp_ln23_22" val="0"/>
<literal name="icmp_ln23_23" val="0"/>
<literal name="icmp_ln23_24" val="0"/>
<literal name="icmp_ln23_25" val="0"/>
<literal name="icmp_ln23_26" val="0"/>
<literal name="icmp_ln23_27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="502" bw="64" op_0_bw="16">
<![CDATA[
:0  %zext_ln25_54 = zext i16 %add_ln26_31 to i64

]]></Node>
<StgValue><ssdm name="zext_ln25_54"/></StgValue>
</operation>

<operation id="606" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_21" val="0"/>
<literal name="icmp_ln23_22" val="0"/>
<literal name="icmp_ln23_23" val="0"/>
<literal name="icmp_ln23_24" val="0"/>
<literal name="icmp_ln23_25" val="0"/>
<literal name="icmp_ln23_26" val="0"/>
<literal name="icmp_ln23_27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="503" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %input_addr_120 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %zext_ln25_54

]]></Node>
<StgValue><ssdm name="input_addr_120"/></StgValue>
</operation>

<operation id="607" st_id="39" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_21" val="0"/>
<literal name="icmp_ln23_22" val="0"/>
<literal name="icmp_ln23_23" val="0"/>
<literal name="icmp_ln23_24" val="0"/>
<literal name="icmp_ln23_25" val="0"/>
<literal name="icmp_ln23_26" val="0"/>
<literal name="icmp_ln23_27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="504" bw="16" op_0_bw="14">
<![CDATA[
:2  %input_load_75 = load i16* %input_addr_120, align 2

]]></Node>
<StgValue><ssdm name="input_load_75"/></StgValue>
</operation>

<operation id="608" st_id="39" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_21" val="0"/>
<literal name="icmp_ln23_22" val="0"/>
<literal name="icmp_ln23_23" val="0"/>
<literal name="icmp_ln23_24" val="0"/>
<literal name="icmp_ln23_25" val="0"/>
<literal name="icmp_ln23_26" val="0"/>
<literal name="icmp_ln23_27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="508" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:6  %add_ln26_32 = add i16 %i_count_2_0_3_0, 7

]]></Node>
<StgValue><ssdm name="add_ln26_32"/></StgValue>
</operation>

<operation id="609" st_id="39" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_21" val="0"/>
<literal name="icmp_ln23_22" val="0"/>
<literal name="icmp_ln23_23" val="0"/>
<literal name="icmp_ln23_24" val="0"/>
<literal name="icmp_ln23_25" val="0"/>
<literal name="icmp_ln23_26" val="0"/>
<literal name="icmp_ln23_27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="509" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:7  %add_ln27_27 = add i16 %o_count_3_0_3_0, 7

]]></Node>
<StgValue><ssdm name="add_ln27_27"/></StgValue>
</operation>

<operation id="610" st_id="39" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_27" val="1"/>
</and_exp><and_exp><literal name="icmp_ln23_26" val="1"/>
</and_exp><and_exp><literal name="icmp_ln23_25" val="1"/>
</and_exp><and_exp><literal name="icmp_ln23_24" val="1"/>
</and_exp><and_exp><literal name="icmp_ln23_23" val="1"/>
</and_exp><and_exp><literal name="icmp_ln23_22" val="1"/>
</and_exp><and_exp><literal name="icmp_ln23_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="512" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:0  %add_ln18_7 = add i16 %add_ln18_6, %zext_ln13

]]></Node>
<StgValue><ssdm name="add_ln18_7"/></StgValue>
</operation>

<operation id="611" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_27" val="1"/>
</and_exp><and_exp><literal name="icmp_ln23_26" val="1"/>
</and_exp><and_exp><literal name="icmp_ln23_25" val="1"/>
</and_exp><and_exp><literal name="icmp_ln23_24" val="1"/>
</and_exp><and_exp><literal name="icmp_ln23_23" val="1"/>
</and_exp><and_exp><literal name="icmp_ln23_22" val="1"/>
</and_exp><and_exp><literal name="icmp_ln23_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="513" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %50

]]></Node>
<StgValue><ssdm name="br_ln30"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="612" st_id="40" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="504" bw="16" op_0_bw="14">
<![CDATA[
:2  %input_load_75 = load i16* %input_addr_120, align 2

]]></Node>
<StgValue><ssdm name="input_load_75"/></StgValue>
</operation>

<operation id="613" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="505" bw="64" op_0_bw="16">
<![CDATA[
:3  %zext_ln25_55 = zext i16 %add_ln27_26 to i64

]]></Node>
<StgValue><ssdm name="zext_ln25_55"/></StgValue>
</operation>

<operation id="614" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="506" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %output_addr_82 = getelementptr [14400 x i16]* %output_r, i64 0, i64 %zext_ln25_55

]]></Node>
<StgValue><ssdm name="output_addr_82"/></StgValue>
</operation>

<operation id="615" st_id="40" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="507" bw="0" op_0_bw="16" op_1_bw="14">
<![CDATA[
:5  store i16 %input_load_75, i16* %output_addr_82, align 2

]]></Node>
<StgValue><ssdm name="store_ln25"/></StgValue>
</operation>

<operation id="616" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="510" bw="0" op_0_bw="0">
<![CDATA[
:8  br label %41

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="617" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="515" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0">
<![CDATA[
:0  %o_count_4_0_3 = phi i16 [ %add_ln21_8, %49 ], [ %add_ln33_3, %51 ]

]]></Node>
<StgValue><ssdm name="o_count_4_0_3"/></StgValue>
</operation>

<operation id="618" st_id="41" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="516" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1  %icmp_ln30_3 = icmp eq i16 %o_count_4_0_3, %add_ln21_9

]]></Node>
<StgValue><ssdm name="icmp_ln30_3"/></StgValue>
</operation>

<operation id="619" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="517" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_57 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2)

]]></Node>
<StgValue><ssdm name="empty_57"/></StgValue>
</operation>

<operation id="620" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="518" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %icmp_ln30_3, label %hls_label_2_end3, label %51

]]></Node>
<StgValue><ssdm name="br_ln30"/></StgValue>
</operation>

<operation id="621" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="520" bw="64" op_0_bw="16">
<![CDATA[
:0  %zext_ln32_3 = zext i16 %o_count_4_0_3 to i64

]]></Node>
<StgValue><ssdm name="zext_ln32_3"/></StgValue>
</operation>

<operation id="622" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="521" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %output_addr_83 = getelementptr [14400 x i16]* %output_r, i64 0, i64 %zext_ln32_3

]]></Node>
<StgValue><ssdm name="output_addr_83"/></StgValue>
</operation>

<operation id="623" st_id="41" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="522" bw="0" op_0_bw="16" op_1_bw="14">
<![CDATA[
:2  store i16 0, i16* %output_addr_83, align 2

]]></Node>
<StgValue><ssdm name="store_ln32"/></StgValue>
</operation>

<operation id="624" st_id="41" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="523" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:3  %add_ln33_3 = add i16 %o_count_4_0_3, 1

]]></Node>
<StgValue><ssdm name="add_ln33_3"/></StgValue>
</operation>

<operation id="625" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="524" bw="0" op_0_bw="0">
<![CDATA[
:4  br label %50

]]></Node>
<StgValue><ssdm name="br_ln30"/></StgValue>
</operation>

<operation id="626" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="526" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_2_end3:0  %empty_56 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str5, i32 %tmp_4)

]]></Node>
<StgValue><ssdm name="empty_56"/></StgValue>
</operation>

<operation id="627" st_id="41" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="527" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_2_end3:1  %add_ln21_10 = add i16 %height_0_0_0, 4

]]></Node>
<StgValue><ssdm name="add_ln21_10"/></StgValue>
</operation>

<operation id="628" st_id="41" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="528" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_2_end3:2  %add_ln21_11 = add i16 %add_ln21_8, %zext_ln13

]]></Node>
<StgValue><ssdm name="add_ln21_11"/></StgValue>
</operation>

<operation id="629" st_id="41" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="529" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_2_end3:3  %add_ln21_12 = add i16 %add_ln21_9, %zext_ln13

]]></Node>
<StgValue><ssdm name="add_ln21_12"/></StgValue>
</operation>

<operation id="630" st_id="41" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="530" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_2_end3:4  %icmp_ln21_4 = icmp eq i16 %add_ln21_10, %input_height_cast1

]]></Node>
<StgValue><ssdm name="icmp_ln21_4"/></StgValue>
</operation>

<operation id="631" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="531" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
hls_label_2_end3:5  br i1 %icmp_ln21_4, label %85, label %hls_label_2_begin4

]]></Node>
<StgValue><ssdm name="br_ln21"/></StgValue>
</operation>

<operation id="632" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30_3" val="1"/>
<literal name="icmp_ln21_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="533" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_2_begin4:0  %tmp_5 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str5)

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="633" st_id="41" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30_3" val="1"/>
<literal name="icmp_ln21_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="534" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_2_begin4:1  %add_ln26_33 = add i16 %add_ln26_25, %input_width_cast2

]]></Node>
<StgValue><ssdm name="add_ln26_33"/></StgValue>
</operation>

<operation id="634" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30_3" val="1"/>
<literal name="icmp_ln21_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="535" bw="0" op_0_bw="0">
<![CDATA[
hls_label_2_begin4:2  br label %52

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="635" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="537" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0">
<![CDATA[
:0  %o_count_3_0_4_0 = phi i16 [ %add_ln18_7, %hls_label_2_begin4 ], [ %add_ln27_34, %59 ]

]]></Node>
<StgValue><ssdm name="o_count_3_0_4_0"/></StgValue>
</operation>

<operation id="636" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="538" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0">
<![CDATA[
:1  %i_count_2_0_4_0 = phi i16 [ %add_ln26_25, %hls_label_2_begin4 ], [ %add_ln26_40, %59 ]

]]></Node>
<StgValue><ssdm name="i_count_2_0_4_0"/></StgValue>
</operation>

<operation id="637" st_id="42" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="539" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
:2  %icmp_ln23_28 = icmp eq i16 %o_count_3_0_4_0, %add_ln21_11

]]></Node>
<StgValue><ssdm name="icmp_ln23_28"/></StgValue>
</operation>

<operation id="638" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="540" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %icmp_ln23_28, label %60, label %53

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="639" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="542" bw="64" op_0_bw="16">
<![CDATA[
:0  %zext_ln25_56 = zext i16 %i_count_2_0_4_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln25_56"/></StgValue>
</operation>

<operation id="640" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="543" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %input_addr_121 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %zext_ln25_56

]]></Node>
<StgValue><ssdm name="input_addr_121"/></StgValue>
</operation>

<operation id="641" st_id="42" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="544" bw="16" op_0_bw="14">
<![CDATA[
:2  %input_load_76 = load i16* %input_addr_121, align 2

]]></Node>
<StgValue><ssdm name="input_load_76"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="642" st_id="43" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="544" bw="16" op_0_bw="14">
<![CDATA[
:2  %input_load_76 = load i16* %input_addr_121, align 2

]]></Node>
<StgValue><ssdm name="input_load_76"/></StgValue>
</operation>

<operation id="643" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="545" bw="64" op_0_bw="16">
<![CDATA[
:3  %zext_ln25_57 = zext i16 %o_count_3_0_4_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln25_57"/></StgValue>
</operation>

<operation id="644" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="546" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %output_addr_84 = getelementptr [14400 x i16]* %output_r, i64 0, i64 %zext_ln25_57

]]></Node>
<StgValue><ssdm name="output_addr_84"/></StgValue>
</operation>

<operation id="645" st_id="43" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="547" bw="0" op_0_bw="16" op_1_bw="14">
<![CDATA[
:5  store i16 %input_load_76, i16* %output_addr_84, align 2

]]></Node>
<StgValue><ssdm name="store_ln25"/></StgValue>
</operation>

<operation id="646" st_id="43" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="548" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:6  %add_ln26_34 = add i16 %i_count_2_0_4_0, 1

]]></Node>
<StgValue><ssdm name="add_ln26_34"/></StgValue>
</operation>

<operation id="647" st_id="43" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="549" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:7  %add_ln27_28 = add i16 %o_count_3_0_4_0, 1

]]></Node>
<StgValue><ssdm name="add_ln27_28"/></StgValue>
</operation>

<operation id="648" st_id="43" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="550" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
:8  %icmp_ln23_29 = icmp eq i16 %add_ln27_28, %add_ln21_11

]]></Node>
<StgValue><ssdm name="icmp_ln23_29"/></StgValue>
</operation>

<operation id="649" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="551" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:9  br i1 %icmp_ln23_29, label %60, label %54

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="650" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="553" bw="64" op_0_bw="16">
<![CDATA[
:0  %zext_ln25_58 = zext i16 %add_ln26_34 to i64

]]></Node>
<StgValue><ssdm name="zext_ln25_58"/></StgValue>
</operation>

<operation id="651" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="554" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %input_addr_122 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %zext_ln25_58

]]></Node>
<StgValue><ssdm name="input_addr_122"/></StgValue>
</operation>

<operation id="652" st_id="43" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="555" bw="16" op_0_bw="14">
<![CDATA[
:2  %input_load_77 = load i16* %input_addr_122, align 2

]]></Node>
<StgValue><ssdm name="input_load_77"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="653" st_id="44" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="555" bw="16" op_0_bw="14">
<![CDATA[
:2  %input_load_77 = load i16* %input_addr_122, align 2

]]></Node>
<StgValue><ssdm name="input_load_77"/></StgValue>
</operation>

<operation id="654" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="556" bw="64" op_0_bw="16">
<![CDATA[
:3  %zext_ln25_59 = zext i16 %add_ln27_28 to i64

]]></Node>
<StgValue><ssdm name="zext_ln25_59"/></StgValue>
</operation>

<operation id="655" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="557" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %output_addr_85 = getelementptr [14400 x i16]* %output_r, i64 0, i64 %zext_ln25_59

]]></Node>
<StgValue><ssdm name="output_addr_85"/></StgValue>
</operation>

<operation id="656" st_id="44" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="558" bw="0" op_0_bw="16" op_1_bw="14">
<![CDATA[
:5  store i16 %input_load_77, i16* %output_addr_85, align 2

]]></Node>
<StgValue><ssdm name="store_ln25"/></StgValue>
</operation>

<operation id="657" st_id="44" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="559" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:6  %add_ln26_35 = add i16 %i_count_2_0_4_0, 2

]]></Node>
<StgValue><ssdm name="add_ln26_35"/></StgValue>
</operation>

<operation id="658" st_id="44" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="560" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:7  %add_ln27_29 = add i16 %o_count_3_0_4_0, 2

]]></Node>
<StgValue><ssdm name="add_ln27_29"/></StgValue>
</operation>

<operation id="659" st_id="44" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="561" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
:8  %icmp_ln23_30 = icmp eq i16 %add_ln27_29, %add_ln21_11

]]></Node>
<StgValue><ssdm name="icmp_ln23_30"/></StgValue>
</operation>

<operation id="660" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="562" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:9  br i1 %icmp_ln23_30, label %60, label %55

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="661" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="564" bw="64" op_0_bw="16">
<![CDATA[
:0  %zext_ln25_60 = zext i16 %add_ln26_35 to i64

]]></Node>
<StgValue><ssdm name="zext_ln25_60"/></StgValue>
</operation>

<operation id="662" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="565" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %input_addr_123 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %zext_ln25_60

]]></Node>
<StgValue><ssdm name="input_addr_123"/></StgValue>
</operation>

<operation id="663" st_id="44" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="566" bw="16" op_0_bw="14">
<![CDATA[
:2  %input_load_78 = load i16* %input_addr_123, align 2

]]></Node>
<StgValue><ssdm name="input_load_78"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="664" st_id="45" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="566" bw="16" op_0_bw="14">
<![CDATA[
:2  %input_load_78 = load i16* %input_addr_123, align 2

]]></Node>
<StgValue><ssdm name="input_load_78"/></StgValue>
</operation>

<operation id="665" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="567" bw="64" op_0_bw="16">
<![CDATA[
:3  %zext_ln25_61 = zext i16 %add_ln27_29 to i64

]]></Node>
<StgValue><ssdm name="zext_ln25_61"/></StgValue>
</operation>

<operation id="666" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="568" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %output_addr_86 = getelementptr [14400 x i16]* %output_r, i64 0, i64 %zext_ln25_61

]]></Node>
<StgValue><ssdm name="output_addr_86"/></StgValue>
</operation>

<operation id="667" st_id="45" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="569" bw="0" op_0_bw="16" op_1_bw="14">
<![CDATA[
:5  store i16 %input_load_78, i16* %output_addr_86, align 2

]]></Node>
<StgValue><ssdm name="store_ln25"/></StgValue>
</operation>

<operation id="668" st_id="45" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="570" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:6  %add_ln26_36 = add i16 %i_count_2_0_4_0, 3

]]></Node>
<StgValue><ssdm name="add_ln26_36"/></StgValue>
</operation>

<operation id="669" st_id="45" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="571" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:7  %add_ln27_30 = add i16 %o_count_3_0_4_0, 3

]]></Node>
<StgValue><ssdm name="add_ln27_30"/></StgValue>
</operation>

<operation id="670" st_id="45" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="572" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
:8  %icmp_ln23_31 = icmp eq i16 %add_ln27_30, %add_ln21_11

]]></Node>
<StgValue><ssdm name="icmp_ln23_31"/></StgValue>
</operation>

<operation id="671" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="573" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:9  br i1 %icmp_ln23_31, label %60, label %56

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="672" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="575" bw="64" op_0_bw="16">
<![CDATA[
:0  %zext_ln25_62 = zext i16 %add_ln26_36 to i64

]]></Node>
<StgValue><ssdm name="zext_ln25_62"/></StgValue>
</operation>

<operation id="673" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="576" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %input_addr_124 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %zext_ln25_62

]]></Node>
<StgValue><ssdm name="input_addr_124"/></StgValue>
</operation>

<operation id="674" st_id="45" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="577" bw="16" op_0_bw="14">
<![CDATA[
:2  %input_load_79 = load i16* %input_addr_124, align 2

]]></Node>
<StgValue><ssdm name="input_load_79"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="675" st_id="46" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="577" bw="16" op_0_bw="14">
<![CDATA[
:2  %input_load_79 = load i16* %input_addr_124, align 2

]]></Node>
<StgValue><ssdm name="input_load_79"/></StgValue>
</operation>

<operation id="676" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="578" bw="64" op_0_bw="16">
<![CDATA[
:3  %zext_ln25_63 = zext i16 %add_ln27_30 to i64

]]></Node>
<StgValue><ssdm name="zext_ln25_63"/></StgValue>
</operation>

<operation id="677" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="579" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %output_addr_87 = getelementptr [14400 x i16]* %output_r, i64 0, i64 %zext_ln25_63

]]></Node>
<StgValue><ssdm name="output_addr_87"/></StgValue>
</operation>

<operation id="678" st_id="46" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="580" bw="0" op_0_bw="16" op_1_bw="14">
<![CDATA[
:5  store i16 %input_load_79, i16* %output_addr_87, align 2

]]></Node>
<StgValue><ssdm name="store_ln25"/></StgValue>
</operation>

<operation id="679" st_id="46" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="581" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:6  %add_ln26_37 = add i16 %i_count_2_0_4_0, 4

]]></Node>
<StgValue><ssdm name="add_ln26_37"/></StgValue>
</operation>

<operation id="680" st_id="46" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="582" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:7  %add_ln27_31 = add i16 %o_count_3_0_4_0, 4

]]></Node>
<StgValue><ssdm name="add_ln27_31"/></StgValue>
</operation>

<operation id="681" st_id="46" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="583" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
:8  %icmp_ln23_32 = icmp eq i16 %add_ln27_31, %add_ln21_11

]]></Node>
<StgValue><ssdm name="icmp_ln23_32"/></StgValue>
</operation>

<operation id="682" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="584" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:9  br i1 %icmp_ln23_32, label %60, label %57

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="683" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="586" bw="64" op_0_bw="16">
<![CDATA[
:0  %zext_ln25_64 = zext i16 %add_ln26_37 to i64

]]></Node>
<StgValue><ssdm name="zext_ln25_64"/></StgValue>
</operation>

<operation id="684" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="587" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %input_addr_125 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %zext_ln25_64

]]></Node>
<StgValue><ssdm name="input_addr_125"/></StgValue>
</operation>

<operation id="685" st_id="46" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="588" bw="16" op_0_bw="14">
<![CDATA[
:2  %input_load_80 = load i16* %input_addr_125, align 2

]]></Node>
<StgValue><ssdm name="input_load_80"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="686" st_id="47" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="588" bw="16" op_0_bw="14">
<![CDATA[
:2  %input_load_80 = load i16* %input_addr_125, align 2

]]></Node>
<StgValue><ssdm name="input_load_80"/></StgValue>
</operation>

<operation id="687" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="589" bw="64" op_0_bw="16">
<![CDATA[
:3  %zext_ln25_65 = zext i16 %add_ln27_31 to i64

]]></Node>
<StgValue><ssdm name="zext_ln25_65"/></StgValue>
</operation>

<operation id="688" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="590" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %output_addr_88 = getelementptr [14400 x i16]* %output_r, i64 0, i64 %zext_ln25_65

]]></Node>
<StgValue><ssdm name="output_addr_88"/></StgValue>
</operation>

<operation id="689" st_id="47" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="591" bw="0" op_0_bw="16" op_1_bw="14">
<![CDATA[
:5  store i16 %input_load_80, i16* %output_addr_88, align 2

]]></Node>
<StgValue><ssdm name="store_ln25"/></StgValue>
</operation>

<operation id="690" st_id="47" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="592" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:6  %add_ln26_38 = add i16 %i_count_2_0_4_0, 5

]]></Node>
<StgValue><ssdm name="add_ln26_38"/></StgValue>
</operation>

<operation id="691" st_id="47" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="593" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:7  %add_ln27_32 = add i16 %o_count_3_0_4_0, 5

]]></Node>
<StgValue><ssdm name="add_ln27_32"/></StgValue>
</operation>

<operation id="692" st_id="47" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="594" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
:8  %icmp_ln23_33 = icmp eq i16 %add_ln27_32, %add_ln21_11

]]></Node>
<StgValue><ssdm name="icmp_ln23_33"/></StgValue>
</operation>

<operation id="693" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="595" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:9  br i1 %icmp_ln23_33, label %60, label %58

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="694" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="597" bw="64" op_0_bw="16">
<![CDATA[
:0  %zext_ln25_66 = zext i16 %add_ln26_38 to i64

]]></Node>
<StgValue><ssdm name="zext_ln25_66"/></StgValue>
</operation>

<operation id="695" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="598" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %input_addr_126 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %zext_ln25_66

]]></Node>
<StgValue><ssdm name="input_addr_126"/></StgValue>
</operation>

<operation id="696" st_id="47" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="599" bw="16" op_0_bw="14">
<![CDATA[
:2  %input_load_81 = load i16* %input_addr_126, align 2

]]></Node>
<StgValue><ssdm name="input_load_81"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="697" st_id="48" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_28" val="0"/>
<literal name="icmp_ln23_29" val="0"/>
<literal name="icmp_ln23_30" val="0"/>
<literal name="icmp_ln23_31" val="0"/>
<literal name="icmp_ln23_32" val="0"/>
<literal name="icmp_ln23_33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="599" bw="16" op_0_bw="14">
<![CDATA[
:2  %input_load_81 = load i16* %input_addr_126, align 2

]]></Node>
<StgValue><ssdm name="input_load_81"/></StgValue>
</operation>

<operation id="698" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_28" val="0"/>
<literal name="icmp_ln23_29" val="0"/>
<literal name="icmp_ln23_30" val="0"/>
<literal name="icmp_ln23_31" val="0"/>
<literal name="icmp_ln23_32" val="0"/>
<literal name="icmp_ln23_33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="600" bw="64" op_0_bw="16">
<![CDATA[
:3  %zext_ln25_67 = zext i16 %add_ln27_32 to i64

]]></Node>
<StgValue><ssdm name="zext_ln25_67"/></StgValue>
</operation>

<operation id="699" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_28" val="0"/>
<literal name="icmp_ln23_29" val="0"/>
<literal name="icmp_ln23_30" val="0"/>
<literal name="icmp_ln23_31" val="0"/>
<literal name="icmp_ln23_32" val="0"/>
<literal name="icmp_ln23_33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="601" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %output_addr_89 = getelementptr [14400 x i16]* %output_r, i64 0, i64 %zext_ln25_67

]]></Node>
<StgValue><ssdm name="output_addr_89"/></StgValue>
</operation>

<operation id="700" st_id="48" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_28" val="0"/>
<literal name="icmp_ln23_29" val="0"/>
<literal name="icmp_ln23_30" val="0"/>
<literal name="icmp_ln23_31" val="0"/>
<literal name="icmp_ln23_32" val="0"/>
<literal name="icmp_ln23_33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="602" bw="0" op_0_bw="16" op_1_bw="14">
<![CDATA[
:5  store i16 %input_load_81, i16* %output_addr_89, align 2

]]></Node>
<StgValue><ssdm name="store_ln25"/></StgValue>
</operation>

<operation id="701" st_id="48" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_28" val="0"/>
<literal name="icmp_ln23_29" val="0"/>
<literal name="icmp_ln23_30" val="0"/>
<literal name="icmp_ln23_31" val="0"/>
<literal name="icmp_ln23_32" val="0"/>
<literal name="icmp_ln23_33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="603" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:6  %add_ln26_39 = add i16 %i_count_2_0_4_0, 6

]]></Node>
<StgValue><ssdm name="add_ln26_39"/></StgValue>
</operation>

<operation id="702" st_id="48" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_28" val="0"/>
<literal name="icmp_ln23_29" val="0"/>
<literal name="icmp_ln23_30" val="0"/>
<literal name="icmp_ln23_31" val="0"/>
<literal name="icmp_ln23_32" val="0"/>
<literal name="icmp_ln23_33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="604" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:7  %add_ln27_33 = add i16 %o_count_3_0_4_0, 6

]]></Node>
<StgValue><ssdm name="add_ln27_33"/></StgValue>
</operation>

<operation id="703" st_id="48" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_28" val="0"/>
<literal name="icmp_ln23_29" val="0"/>
<literal name="icmp_ln23_30" val="0"/>
<literal name="icmp_ln23_31" val="0"/>
<literal name="icmp_ln23_32" val="0"/>
<literal name="icmp_ln23_33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="605" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
:8  %icmp_ln23_34 = icmp eq i16 %add_ln27_33, %add_ln21_11

]]></Node>
<StgValue><ssdm name="icmp_ln23_34"/></StgValue>
</operation>

<operation id="704" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_28" val="0"/>
<literal name="icmp_ln23_29" val="0"/>
<literal name="icmp_ln23_30" val="0"/>
<literal name="icmp_ln23_31" val="0"/>
<literal name="icmp_ln23_32" val="0"/>
<literal name="icmp_ln23_33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="606" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:9  br i1 %icmp_ln23_34, label %60, label %59

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="705" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_28" val="0"/>
<literal name="icmp_ln23_29" val="0"/>
<literal name="icmp_ln23_30" val="0"/>
<literal name="icmp_ln23_31" val="0"/>
<literal name="icmp_ln23_32" val="0"/>
<literal name="icmp_ln23_33" val="0"/>
<literal name="icmp_ln23_34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="608" bw="64" op_0_bw="16">
<![CDATA[
:0  %zext_ln25_68 = zext i16 %add_ln26_39 to i64

]]></Node>
<StgValue><ssdm name="zext_ln25_68"/></StgValue>
</operation>

<operation id="706" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_28" val="0"/>
<literal name="icmp_ln23_29" val="0"/>
<literal name="icmp_ln23_30" val="0"/>
<literal name="icmp_ln23_31" val="0"/>
<literal name="icmp_ln23_32" val="0"/>
<literal name="icmp_ln23_33" val="0"/>
<literal name="icmp_ln23_34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="609" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %input_addr_127 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %zext_ln25_68

]]></Node>
<StgValue><ssdm name="input_addr_127"/></StgValue>
</operation>

<operation id="707" st_id="48" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_28" val="0"/>
<literal name="icmp_ln23_29" val="0"/>
<literal name="icmp_ln23_30" val="0"/>
<literal name="icmp_ln23_31" val="0"/>
<literal name="icmp_ln23_32" val="0"/>
<literal name="icmp_ln23_33" val="0"/>
<literal name="icmp_ln23_34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="610" bw="16" op_0_bw="14">
<![CDATA[
:2  %input_load_82 = load i16* %input_addr_127, align 2

]]></Node>
<StgValue><ssdm name="input_load_82"/></StgValue>
</operation>

<operation id="708" st_id="48" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_28" val="0"/>
<literal name="icmp_ln23_29" val="0"/>
<literal name="icmp_ln23_30" val="0"/>
<literal name="icmp_ln23_31" val="0"/>
<literal name="icmp_ln23_32" val="0"/>
<literal name="icmp_ln23_33" val="0"/>
<literal name="icmp_ln23_34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="614" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:6  %add_ln26_40 = add i16 %i_count_2_0_4_0, 7

]]></Node>
<StgValue><ssdm name="add_ln26_40"/></StgValue>
</operation>

<operation id="709" st_id="48" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_28" val="0"/>
<literal name="icmp_ln23_29" val="0"/>
<literal name="icmp_ln23_30" val="0"/>
<literal name="icmp_ln23_31" val="0"/>
<literal name="icmp_ln23_32" val="0"/>
<literal name="icmp_ln23_33" val="0"/>
<literal name="icmp_ln23_34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="615" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:7  %add_ln27_34 = add i16 %o_count_3_0_4_0, 7

]]></Node>
<StgValue><ssdm name="add_ln27_34"/></StgValue>
</operation>

<operation id="710" st_id="48" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_34" val="1"/>
</and_exp><and_exp><literal name="icmp_ln23_33" val="1"/>
</and_exp><and_exp><literal name="icmp_ln23_32" val="1"/>
</and_exp><and_exp><literal name="icmp_ln23_31" val="1"/>
</and_exp><and_exp><literal name="icmp_ln23_30" val="1"/>
</and_exp><and_exp><literal name="icmp_ln23_29" val="1"/>
</and_exp><and_exp><literal name="icmp_ln23_28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="618" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:0  %add_ln18_8 = add i16 %add_ln18_7, %zext_ln13

]]></Node>
<StgValue><ssdm name="add_ln18_8"/></StgValue>
</operation>

<operation id="711" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_34" val="1"/>
</and_exp><and_exp><literal name="icmp_ln23_33" val="1"/>
</and_exp><and_exp><literal name="icmp_ln23_32" val="1"/>
</and_exp><and_exp><literal name="icmp_ln23_31" val="1"/>
</and_exp><and_exp><literal name="icmp_ln23_30" val="1"/>
</and_exp><and_exp><literal name="icmp_ln23_29" val="1"/>
</and_exp><and_exp><literal name="icmp_ln23_28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="619" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %61

]]></Node>
<StgValue><ssdm name="br_ln30"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="712" st_id="49" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="610" bw="16" op_0_bw="14">
<![CDATA[
:2  %input_load_82 = load i16* %input_addr_127, align 2

]]></Node>
<StgValue><ssdm name="input_load_82"/></StgValue>
</operation>

<operation id="713" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="611" bw="64" op_0_bw="16">
<![CDATA[
:3  %zext_ln25_69 = zext i16 %add_ln27_33 to i64

]]></Node>
<StgValue><ssdm name="zext_ln25_69"/></StgValue>
</operation>

<operation id="714" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="612" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %output_addr_90 = getelementptr [14400 x i16]* %output_r, i64 0, i64 %zext_ln25_69

]]></Node>
<StgValue><ssdm name="output_addr_90"/></StgValue>
</operation>

<operation id="715" st_id="49" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="613" bw="0" op_0_bw="16" op_1_bw="14">
<![CDATA[
:5  store i16 %input_load_82, i16* %output_addr_90, align 2

]]></Node>
<StgValue><ssdm name="store_ln25"/></StgValue>
</operation>

<operation id="716" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="616" bw="0" op_0_bw="0">
<![CDATA[
:8  br label %52

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="717" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="621" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0">
<![CDATA[
:0  %o_count_4_0_4 = phi i16 [ %add_ln21_11, %60 ], [ %add_ln33_4, %62 ]

]]></Node>
<StgValue><ssdm name="o_count_4_0_4"/></StgValue>
</operation>

<operation id="718" st_id="50" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="622" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1  %icmp_ln30_4 = icmp eq i16 %o_count_4_0_4, %add_ln21_12

]]></Node>
<StgValue><ssdm name="icmp_ln30_4"/></StgValue>
</operation>

<operation id="719" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="623" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_59 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2)

]]></Node>
<StgValue><ssdm name="empty_59"/></StgValue>
</operation>

<operation id="720" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="624" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %icmp_ln30_4, label %hls_label_2_end4, label %62

]]></Node>
<StgValue><ssdm name="br_ln30"/></StgValue>
</operation>

<operation id="721" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="626" bw="64" op_0_bw="16">
<![CDATA[
:0  %zext_ln32_4 = zext i16 %o_count_4_0_4 to i64

]]></Node>
<StgValue><ssdm name="zext_ln32_4"/></StgValue>
</operation>

<operation id="722" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="627" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %output_addr_91 = getelementptr [14400 x i16]* %output_r, i64 0, i64 %zext_ln32_4

]]></Node>
<StgValue><ssdm name="output_addr_91"/></StgValue>
</operation>

<operation id="723" st_id="50" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="628" bw="0" op_0_bw="16" op_1_bw="14">
<![CDATA[
:2  store i16 0, i16* %output_addr_91, align 2

]]></Node>
<StgValue><ssdm name="store_ln32"/></StgValue>
</operation>

<operation id="724" st_id="50" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="629" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:3  %add_ln33_4 = add i16 %o_count_4_0_4, 1

]]></Node>
<StgValue><ssdm name="add_ln33_4"/></StgValue>
</operation>

<operation id="725" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="630" bw="0" op_0_bw="0">
<![CDATA[
:4  br label %61

]]></Node>
<StgValue><ssdm name="br_ln30"/></StgValue>
</operation>

<operation id="726" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="632" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_2_end4:0  %empty_58 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str5, i32 %tmp_5)

]]></Node>
<StgValue><ssdm name="empty_58"/></StgValue>
</operation>

<operation id="727" st_id="50" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="633" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_2_end4:1  %add_ln21_13 = add i16 %height_0_0_0, 5

]]></Node>
<StgValue><ssdm name="add_ln21_13"/></StgValue>
</operation>

<operation id="728" st_id="50" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="634" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_2_end4:2  %add_ln21_14 = add i16 %add_ln21_11, %zext_ln13

]]></Node>
<StgValue><ssdm name="add_ln21_14"/></StgValue>
</operation>

<operation id="729" st_id="50" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="635" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_2_end4:3  %add_ln21_15 = add i16 %add_ln21_12, %zext_ln13

]]></Node>
<StgValue><ssdm name="add_ln21_15"/></StgValue>
</operation>

<operation id="730" st_id="50" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="636" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_2_end4:4  %icmp_ln21_5 = icmp eq i16 %add_ln21_13, %input_height_cast1

]]></Node>
<StgValue><ssdm name="icmp_ln21_5"/></StgValue>
</operation>

<operation id="731" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="637" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
hls_label_2_end4:5  br i1 %icmp_ln21_5, label %85, label %hls_label_2_begin5

]]></Node>
<StgValue><ssdm name="br_ln21"/></StgValue>
</operation>

<operation id="732" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30_4" val="1"/>
<literal name="icmp_ln21_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="639" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_2_begin5:0  %tmp_6 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str5)

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="733" st_id="50" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30_4" val="1"/>
<literal name="icmp_ln21_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="640" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_2_begin5:1  %add_ln26_41 = add i16 %add_ln26_33, %input_width_cast2

]]></Node>
<StgValue><ssdm name="add_ln26_41"/></StgValue>
</operation>

<operation id="734" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30_4" val="1"/>
<literal name="icmp_ln21_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="641" bw="0" op_0_bw="0">
<![CDATA[
hls_label_2_begin5:2  br label %63

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="735" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="643" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0">
<![CDATA[
:0  %o_count_3_0_5_0 = phi i16 [ %add_ln18_8, %hls_label_2_begin5 ], [ %add_ln27_41, %70 ]

]]></Node>
<StgValue><ssdm name="o_count_3_0_5_0"/></StgValue>
</operation>

<operation id="736" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="644" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0">
<![CDATA[
:1  %i_count_2_0_5_0 = phi i16 [ %add_ln26_33, %hls_label_2_begin5 ], [ %add_ln26_48, %70 ]

]]></Node>
<StgValue><ssdm name="i_count_2_0_5_0"/></StgValue>
</operation>

<operation id="737" st_id="51" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="645" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
:2  %icmp_ln23_35 = icmp eq i16 %o_count_3_0_5_0, %add_ln21_14

]]></Node>
<StgValue><ssdm name="icmp_ln23_35"/></StgValue>
</operation>

<operation id="738" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="646" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %icmp_ln23_35, label %71, label %64

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="739" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="648" bw="64" op_0_bw="16">
<![CDATA[
:0  %zext_ln25_70 = zext i16 %i_count_2_0_5_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln25_70"/></StgValue>
</operation>

<operation id="740" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="649" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %input_addr_128 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %zext_ln25_70

]]></Node>
<StgValue><ssdm name="input_addr_128"/></StgValue>
</operation>

<operation id="741" st_id="51" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="650" bw="16" op_0_bw="14">
<![CDATA[
:2  %input_load_83 = load i16* %input_addr_128, align 2

]]></Node>
<StgValue><ssdm name="input_load_83"/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="742" st_id="52" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="650" bw="16" op_0_bw="14">
<![CDATA[
:2  %input_load_83 = load i16* %input_addr_128, align 2

]]></Node>
<StgValue><ssdm name="input_load_83"/></StgValue>
</operation>

<operation id="743" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="651" bw="64" op_0_bw="16">
<![CDATA[
:3  %zext_ln25_71 = zext i16 %o_count_3_0_5_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln25_71"/></StgValue>
</operation>

<operation id="744" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="652" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %output_addr_92 = getelementptr [14400 x i16]* %output_r, i64 0, i64 %zext_ln25_71

]]></Node>
<StgValue><ssdm name="output_addr_92"/></StgValue>
</operation>

<operation id="745" st_id="52" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="653" bw="0" op_0_bw="16" op_1_bw="14">
<![CDATA[
:5  store i16 %input_load_83, i16* %output_addr_92, align 2

]]></Node>
<StgValue><ssdm name="store_ln25"/></StgValue>
</operation>

<operation id="746" st_id="52" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="654" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:6  %add_ln26_42 = add i16 %i_count_2_0_5_0, 1

]]></Node>
<StgValue><ssdm name="add_ln26_42"/></StgValue>
</operation>

<operation id="747" st_id="52" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="655" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:7  %add_ln27_35 = add i16 %o_count_3_0_5_0, 1

]]></Node>
<StgValue><ssdm name="add_ln27_35"/></StgValue>
</operation>

<operation id="748" st_id="52" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="656" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
:8  %icmp_ln23_36 = icmp eq i16 %add_ln27_35, %add_ln21_14

]]></Node>
<StgValue><ssdm name="icmp_ln23_36"/></StgValue>
</operation>

<operation id="749" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="657" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:9  br i1 %icmp_ln23_36, label %71, label %65

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="750" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="659" bw="64" op_0_bw="16">
<![CDATA[
:0  %zext_ln25_72 = zext i16 %add_ln26_42 to i64

]]></Node>
<StgValue><ssdm name="zext_ln25_72"/></StgValue>
</operation>

<operation id="751" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="660" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %input_addr_129 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %zext_ln25_72

]]></Node>
<StgValue><ssdm name="input_addr_129"/></StgValue>
</operation>

<operation id="752" st_id="52" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="661" bw="16" op_0_bw="14">
<![CDATA[
:2  %input_load_84 = load i16* %input_addr_129, align 2

]]></Node>
<StgValue><ssdm name="input_load_84"/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="753" st_id="53" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="661" bw="16" op_0_bw="14">
<![CDATA[
:2  %input_load_84 = load i16* %input_addr_129, align 2

]]></Node>
<StgValue><ssdm name="input_load_84"/></StgValue>
</operation>

<operation id="754" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="662" bw="64" op_0_bw="16">
<![CDATA[
:3  %zext_ln25_73 = zext i16 %add_ln27_35 to i64

]]></Node>
<StgValue><ssdm name="zext_ln25_73"/></StgValue>
</operation>

<operation id="755" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="663" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %output_addr_93 = getelementptr [14400 x i16]* %output_r, i64 0, i64 %zext_ln25_73

]]></Node>
<StgValue><ssdm name="output_addr_93"/></StgValue>
</operation>

<operation id="756" st_id="53" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="664" bw="0" op_0_bw="16" op_1_bw="14">
<![CDATA[
:5  store i16 %input_load_84, i16* %output_addr_93, align 2

]]></Node>
<StgValue><ssdm name="store_ln25"/></StgValue>
</operation>

<operation id="757" st_id="53" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="665" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:6  %add_ln26_43 = add i16 %i_count_2_0_5_0, 2

]]></Node>
<StgValue><ssdm name="add_ln26_43"/></StgValue>
</operation>

<operation id="758" st_id="53" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="666" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:7  %add_ln27_36 = add i16 %o_count_3_0_5_0, 2

]]></Node>
<StgValue><ssdm name="add_ln27_36"/></StgValue>
</operation>

<operation id="759" st_id="53" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="667" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
:8  %icmp_ln23_37 = icmp eq i16 %add_ln27_36, %add_ln21_14

]]></Node>
<StgValue><ssdm name="icmp_ln23_37"/></StgValue>
</operation>

<operation id="760" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="668" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:9  br i1 %icmp_ln23_37, label %71, label %66

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="761" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="670" bw="64" op_0_bw="16">
<![CDATA[
:0  %zext_ln25_74 = zext i16 %add_ln26_43 to i64

]]></Node>
<StgValue><ssdm name="zext_ln25_74"/></StgValue>
</operation>

<operation id="762" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="671" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %input_addr_130 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %zext_ln25_74

]]></Node>
<StgValue><ssdm name="input_addr_130"/></StgValue>
</operation>

<operation id="763" st_id="53" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="672" bw="16" op_0_bw="14">
<![CDATA[
:2  %input_load_85 = load i16* %input_addr_130, align 2

]]></Node>
<StgValue><ssdm name="input_load_85"/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="764" st_id="54" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="672" bw="16" op_0_bw="14">
<![CDATA[
:2  %input_load_85 = load i16* %input_addr_130, align 2

]]></Node>
<StgValue><ssdm name="input_load_85"/></StgValue>
</operation>

<operation id="765" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="673" bw="64" op_0_bw="16">
<![CDATA[
:3  %zext_ln25_75 = zext i16 %add_ln27_36 to i64

]]></Node>
<StgValue><ssdm name="zext_ln25_75"/></StgValue>
</operation>

<operation id="766" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="674" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %output_addr_94 = getelementptr [14400 x i16]* %output_r, i64 0, i64 %zext_ln25_75

]]></Node>
<StgValue><ssdm name="output_addr_94"/></StgValue>
</operation>

<operation id="767" st_id="54" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="675" bw="0" op_0_bw="16" op_1_bw="14">
<![CDATA[
:5  store i16 %input_load_85, i16* %output_addr_94, align 2

]]></Node>
<StgValue><ssdm name="store_ln25"/></StgValue>
</operation>

<operation id="768" st_id="54" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="676" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:6  %add_ln26_44 = add i16 %i_count_2_0_5_0, 3

]]></Node>
<StgValue><ssdm name="add_ln26_44"/></StgValue>
</operation>

<operation id="769" st_id="54" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="677" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:7  %add_ln27_37 = add i16 %o_count_3_0_5_0, 3

]]></Node>
<StgValue><ssdm name="add_ln27_37"/></StgValue>
</operation>

<operation id="770" st_id="54" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="678" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
:8  %icmp_ln23_38 = icmp eq i16 %add_ln27_37, %add_ln21_14

]]></Node>
<StgValue><ssdm name="icmp_ln23_38"/></StgValue>
</operation>

<operation id="771" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="679" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:9  br i1 %icmp_ln23_38, label %71, label %67

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="772" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="681" bw="64" op_0_bw="16">
<![CDATA[
:0  %zext_ln25_76 = zext i16 %add_ln26_44 to i64

]]></Node>
<StgValue><ssdm name="zext_ln25_76"/></StgValue>
</operation>

<operation id="773" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="682" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %input_addr_131 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %zext_ln25_76

]]></Node>
<StgValue><ssdm name="input_addr_131"/></StgValue>
</operation>

<operation id="774" st_id="54" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="683" bw="16" op_0_bw="14">
<![CDATA[
:2  %input_load_86 = load i16* %input_addr_131, align 2

]]></Node>
<StgValue><ssdm name="input_load_86"/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="775" st_id="55" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="683" bw="16" op_0_bw="14">
<![CDATA[
:2  %input_load_86 = load i16* %input_addr_131, align 2

]]></Node>
<StgValue><ssdm name="input_load_86"/></StgValue>
</operation>

<operation id="776" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="684" bw="64" op_0_bw="16">
<![CDATA[
:3  %zext_ln25_77 = zext i16 %add_ln27_37 to i64

]]></Node>
<StgValue><ssdm name="zext_ln25_77"/></StgValue>
</operation>

<operation id="777" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="685" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %output_addr_95 = getelementptr [14400 x i16]* %output_r, i64 0, i64 %zext_ln25_77

]]></Node>
<StgValue><ssdm name="output_addr_95"/></StgValue>
</operation>

<operation id="778" st_id="55" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="686" bw="0" op_0_bw="16" op_1_bw="14">
<![CDATA[
:5  store i16 %input_load_86, i16* %output_addr_95, align 2

]]></Node>
<StgValue><ssdm name="store_ln25"/></StgValue>
</operation>

<operation id="779" st_id="55" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="687" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:6  %add_ln26_45 = add i16 %i_count_2_0_5_0, 4

]]></Node>
<StgValue><ssdm name="add_ln26_45"/></StgValue>
</operation>

<operation id="780" st_id="55" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="688" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:7  %add_ln27_38 = add i16 %o_count_3_0_5_0, 4

]]></Node>
<StgValue><ssdm name="add_ln27_38"/></StgValue>
</operation>

<operation id="781" st_id="55" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="689" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
:8  %icmp_ln23_39 = icmp eq i16 %add_ln27_38, %add_ln21_14

]]></Node>
<StgValue><ssdm name="icmp_ln23_39"/></StgValue>
</operation>

<operation id="782" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="690" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:9  br i1 %icmp_ln23_39, label %71, label %68

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="783" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="692" bw="64" op_0_bw="16">
<![CDATA[
:0  %zext_ln25_78 = zext i16 %add_ln26_45 to i64

]]></Node>
<StgValue><ssdm name="zext_ln25_78"/></StgValue>
</operation>

<operation id="784" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="693" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %input_addr_132 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %zext_ln25_78

]]></Node>
<StgValue><ssdm name="input_addr_132"/></StgValue>
</operation>

<operation id="785" st_id="55" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="694" bw="16" op_0_bw="14">
<![CDATA[
:2  %input_load_87 = load i16* %input_addr_132, align 2

]]></Node>
<StgValue><ssdm name="input_load_87"/></StgValue>
</operation>
</state>

<state id="56" st_id="56">

<operation id="786" st_id="56" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="694" bw="16" op_0_bw="14">
<![CDATA[
:2  %input_load_87 = load i16* %input_addr_132, align 2

]]></Node>
<StgValue><ssdm name="input_load_87"/></StgValue>
</operation>

<operation id="787" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="695" bw="64" op_0_bw="16">
<![CDATA[
:3  %zext_ln25_79 = zext i16 %add_ln27_38 to i64

]]></Node>
<StgValue><ssdm name="zext_ln25_79"/></StgValue>
</operation>

<operation id="788" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="696" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %output_addr_96 = getelementptr [14400 x i16]* %output_r, i64 0, i64 %zext_ln25_79

]]></Node>
<StgValue><ssdm name="output_addr_96"/></StgValue>
</operation>

<operation id="789" st_id="56" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="697" bw="0" op_0_bw="16" op_1_bw="14">
<![CDATA[
:5  store i16 %input_load_87, i16* %output_addr_96, align 2

]]></Node>
<StgValue><ssdm name="store_ln25"/></StgValue>
</operation>

<operation id="790" st_id="56" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="698" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:6  %add_ln26_46 = add i16 %i_count_2_0_5_0, 5

]]></Node>
<StgValue><ssdm name="add_ln26_46"/></StgValue>
</operation>

<operation id="791" st_id="56" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="699" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:7  %add_ln27_39 = add i16 %o_count_3_0_5_0, 5

]]></Node>
<StgValue><ssdm name="add_ln27_39"/></StgValue>
</operation>

<operation id="792" st_id="56" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="700" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
:8  %icmp_ln23_40 = icmp eq i16 %add_ln27_39, %add_ln21_14

]]></Node>
<StgValue><ssdm name="icmp_ln23_40"/></StgValue>
</operation>

<operation id="793" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="701" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:9  br i1 %icmp_ln23_40, label %71, label %69

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="794" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="703" bw="64" op_0_bw="16">
<![CDATA[
:0  %zext_ln25_80 = zext i16 %add_ln26_46 to i64

]]></Node>
<StgValue><ssdm name="zext_ln25_80"/></StgValue>
</operation>

<operation id="795" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="704" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %input_addr_133 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %zext_ln25_80

]]></Node>
<StgValue><ssdm name="input_addr_133"/></StgValue>
</operation>

<operation id="796" st_id="56" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="705" bw="16" op_0_bw="14">
<![CDATA[
:2  %input_load_88 = load i16* %input_addr_133, align 2

]]></Node>
<StgValue><ssdm name="input_load_88"/></StgValue>
</operation>
</state>

<state id="57" st_id="57">

<operation id="797" st_id="57" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_35" val="0"/>
<literal name="icmp_ln23_36" val="0"/>
<literal name="icmp_ln23_37" val="0"/>
<literal name="icmp_ln23_38" val="0"/>
<literal name="icmp_ln23_39" val="0"/>
<literal name="icmp_ln23_40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="705" bw="16" op_0_bw="14">
<![CDATA[
:2  %input_load_88 = load i16* %input_addr_133, align 2

]]></Node>
<StgValue><ssdm name="input_load_88"/></StgValue>
</operation>

<operation id="798" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_35" val="0"/>
<literal name="icmp_ln23_36" val="0"/>
<literal name="icmp_ln23_37" val="0"/>
<literal name="icmp_ln23_38" val="0"/>
<literal name="icmp_ln23_39" val="0"/>
<literal name="icmp_ln23_40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="706" bw="64" op_0_bw="16">
<![CDATA[
:3  %zext_ln25_81 = zext i16 %add_ln27_39 to i64

]]></Node>
<StgValue><ssdm name="zext_ln25_81"/></StgValue>
</operation>

<operation id="799" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_35" val="0"/>
<literal name="icmp_ln23_36" val="0"/>
<literal name="icmp_ln23_37" val="0"/>
<literal name="icmp_ln23_38" val="0"/>
<literal name="icmp_ln23_39" val="0"/>
<literal name="icmp_ln23_40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="707" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %output_addr_97 = getelementptr [14400 x i16]* %output_r, i64 0, i64 %zext_ln25_81

]]></Node>
<StgValue><ssdm name="output_addr_97"/></StgValue>
</operation>

<operation id="800" st_id="57" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_35" val="0"/>
<literal name="icmp_ln23_36" val="0"/>
<literal name="icmp_ln23_37" val="0"/>
<literal name="icmp_ln23_38" val="0"/>
<literal name="icmp_ln23_39" val="0"/>
<literal name="icmp_ln23_40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="708" bw="0" op_0_bw="16" op_1_bw="14">
<![CDATA[
:5  store i16 %input_load_88, i16* %output_addr_97, align 2

]]></Node>
<StgValue><ssdm name="store_ln25"/></StgValue>
</operation>

<operation id="801" st_id="57" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_35" val="0"/>
<literal name="icmp_ln23_36" val="0"/>
<literal name="icmp_ln23_37" val="0"/>
<literal name="icmp_ln23_38" val="0"/>
<literal name="icmp_ln23_39" val="0"/>
<literal name="icmp_ln23_40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="709" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:6  %add_ln26_47 = add i16 %i_count_2_0_5_0, 6

]]></Node>
<StgValue><ssdm name="add_ln26_47"/></StgValue>
</operation>

<operation id="802" st_id="57" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_35" val="0"/>
<literal name="icmp_ln23_36" val="0"/>
<literal name="icmp_ln23_37" val="0"/>
<literal name="icmp_ln23_38" val="0"/>
<literal name="icmp_ln23_39" val="0"/>
<literal name="icmp_ln23_40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="710" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:7  %add_ln27_40 = add i16 %o_count_3_0_5_0, 6

]]></Node>
<StgValue><ssdm name="add_ln27_40"/></StgValue>
</operation>

<operation id="803" st_id="57" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_35" val="0"/>
<literal name="icmp_ln23_36" val="0"/>
<literal name="icmp_ln23_37" val="0"/>
<literal name="icmp_ln23_38" val="0"/>
<literal name="icmp_ln23_39" val="0"/>
<literal name="icmp_ln23_40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="711" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
:8  %icmp_ln23_41 = icmp eq i16 %add_ln27_40, %add_ln21_14

]]></Node>
<StgValue><ssdm name="icmp_ln23_41"/></StgValue>
</operation>

<operation id="804" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_35" val="0"/>
<literal name="icmp_ln23_36" val="0"/>
<literal name="icmp_ln23_37" val="0"/>
<literal name="icmp_ln23_38" val="0"/>
<literal name="icmp_ln23_39" val="0"/>
<literal name="icmp_ln23_40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="712" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:9  br i1 %icmp_ln23_41, label %71, label %70

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="805" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_35" val="0"/>
<literal name="icmp_ln23_36" val="0"/>
<literal name="icmp_ln23_37" val="0"/>
<literal name="icmp_ln23_38" val="0"/>
<literal name="icmp_ln23_39" val="0"/>
<literal name="icmp_ln23_40" val="0"/>
<literal name="icmp_ln23_41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="714" bw="64" op_0_bw="16">
<![CDATA[
:0  %zext_ln25_82 = zext i16 %add_ln26_47 to i64

]]></Node>
<StgValue><ssdm name="zext_ln25_82"/></StgValue>
</operation>

<operation id="806" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_35" val="0"/>
<literal name="icmp_ln23_36" val="0"/>
<literal name="icmp_ln23_37" val="0"/>
<literal name="icmp_ln23_38" val="0"/>
<literal name="icmp_ln23_39" val="0"/>
<literal name="icmp_ln23_40" val="0"/>
<literal name="icmp_ln23_41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="715" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %input_addr_134 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %zext_ln25_82

]]></Node>
<StgValue><ssdm name="input_addr_134"/></StgValue>
</operation>

<operation id="807" st_id="57" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_35" val="0"/>
<literal name="icmp_ln23_36" val="0"/>
<literal name="icmp_ln23_37" val="0"/>
<literal name="icmp_ln23_38" val="0"/>
<literal name="icmp_ln23_39" val="0"/>
<literal name="icmp_ln23_40" val="0"/>
<literal name="icmp_ln23_41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="716" bw="16" op_0_bw="14">
<![CDATA[
:2  %input_load_89 = load i16* %input_addr_134, align 2

]]></Node>
<StgValue><ssdm name="input_load_89"/></StgValue>
</operation>

<operation id="808" st_id="57" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_35" val="0"/>
<literal name="icmp_ln23_36" val="0"/>
<literal name="icmp_ln23_37" val="0"/>
<literal name="icmp_ln23_38" val="0"/>
<literal name="icmp_ln23_39" val="0"/>
<literal name="icmp_ln23_40" val="0"/>
<literal name="icmp_ln23_41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="720" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:6  %add_ln26_48 = add i16 %i_count_2_0_5_0, 7

]]></Node>
<StgValue><ssdm name="add_ln26_48"/></StgValue>
</operation>

<operation id="809" st_id="57" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_35" val="0"/>
<literal name="icmp_ln23_36" val="0"/>
<literal name="icmp_ln23_37" val="0"/>
<literal name="icmp_ln23_38" val="0"/>
<literal name="icmp_ln23_39" val="0"/>
<literal name="icmp_ln23_40" val="0"/>
<literal name="icmp_ln23_41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="721" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:7  %add_ln27_41 = add i16 %o_count_3_0_5_0, 7

]]></Node>
<StgValue><ssdm name="add_ln27_41"/></StgValue>
</operation>

<operation id="810" st_id="57" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_41" val="1"/>
</and_exp><and_exp><literal name="icmp_ln23_40" val="1"/>
</and_exp><and_exp><literal name="icmp_ln23_39" val="1"/>
</and_exp><and_exp><literal name="icmp_ln23_38" val="1"/>
</and_exp><and_exp><literal name="icmp_ln23_37" val="1"/>
</and_exp><and_exp><literal name="icmp_ln23_36" val="1"/>
</and_exp><and_exp><literal name="icmp_ln23_35" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="724" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:0  %add_ln18_9 = add i16 %add_ln18_8, %zext_ln13

]]></Node>
<StgValue><ssdm name="add_ln18_9"/></StgValue>
</operation>

<operation id="811" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_41" val="1"/>
</and_exp><and_exp><literal name="icmp_ln23_40" val="1"/>
</and_exp><and_exp><literal name="icmp_ln23_39" val="1"/>
</and_exp><and_exp><literal name="icmp_ln23_38" val="1"/>
</and_exp><and_exp><literal name="icmp_ln23_37" val="1"/>
</and_exp><and_exp><literal name="icmp_ln23_36" val="1"/>
</and_exp><and_exp><literal name="icmp_ln23_35" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="725" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %72

]]></Node>
<StgValue><ssdm name="br_ln30"/></StgValue>
</operation>
</state>

<state id="58" st_id="58">

<operation id="812" st_id="58" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="716" bw="16" op_0_bw="14">
<![CDATA[
:2  %input_load_89 = load i16* %input_addr_134, align 2

]]></Node>
<StgValue><ssdm name="input_load_89"/></StgValue>
</operation>

<operation id="813" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="717" bw="64" op_0_bw="16">
<![CDATA[
:3  %zext_ln25_83 = zext i16 %add_ln27_40 to i64

]]></Node>
<StgValue><ssdm name="zext_ln25_83"/></StgValue>
</operation>

<operation id="814" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="718" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %output_addr_98 = getelementptr [14400 x i16]* %output_r, i64 0, i64 %zext_ln25_83

]]></Node>
<StgValue><ssdm name="output_addr_98"/></StgValue>
</operation>

<operation id="815" st_id="58" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="719" bw="0" op_0_bw="16" op_1_bw="14">
<![CDATA[
:5  store i16 %input_load_89, i16* %output_addr_98, align 2

]]></Node>
<StgValue><ssdm name="store_ln25"/></StgValue>
</operation>

<operation id="816" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="722" bw="0" op_0_bw="0">
<![CDATA[
:8  br label %63

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>
</state>

<state id="59" st_id="59">

<operation id="817" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
<literal name="icmp_ln21_1" val="0"/>
<literal name="icmp_ln21_2" val="0"/>
<literal name="icmp_ln21_3" val="0"/>
<literal name="icmp_ln21_4" val="0"/>
<literal name="icmp_ln21_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="727" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0">
<![CDATA[
:0  %o_count_4_0_5 = phi i16 [ %add_ln21_14, %71 ], [ %add_ln33_5, %73 ]

]]></Node>
<StgValue><ssdm name="o_count_4_0_5"/></StgValue>
</operation>

<operation id="818" st_id="59" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
<literal name="icmp_ln21_1" val="0"/>
<literal name="icmp_ln21_2" val="0"/>
<literal name="icmp_ln21_3" val="0"/>
<literal name="icmp_ln21_4" val="0"/>
<literal name="icmp_ln21_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="728" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1  %icmp_ln30_5 = icmp eq i16 %o_count_4_0_5, %add_ln21_15

]]></Node>
<StgValue><ssdm name="icmp_ln30_5"/></StgValue>
</operation>

<operation id="819" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
<literal name="icmp_ln21_1" val="0"/>
<literal name="icmp_ln21_2" val="0"/>
<literal name="icmp_ln21_3" val="0"/>
<literal name="icmp_ln21_4" val="0"/>
<literal name="icmp_ln21_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="729" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_61 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2)

]]></Node>
<StgValue><ssdm name="empty_61"/></StgValue>
</operation>

<operation id="820" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
<literal name="icmp_ln21_1" val="0"/>
<literal name="icmp_ln21_2" val="0"/>
<literal name="icmp_ln21_3" val="0"/>
<literal name="icmp_ln21_4" val="0"/>
<literal name="icmp_ln21_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="730" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %icmp_ln30_5, label %hls_label_2_end5, label %73

]]></Node>
<StgValue><ssdm name="br_ln30"/></StgValue>
</operation>

<operation id="821" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
<literal name="icmp_ln21_1" val="0"/>
<literal name="icmp_ln21_2" val="0"/>
<literal name="icmp_ln21_3" val="0"/>
<literal name="icmp_ln21_4" val="0"/>
<literal name="icmp_ln21_5" val="0"/>
<literal name="icmp_ln30_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="732" bw="64" op_0_bw="16">
<![CDATA[
:0  %zext_ln32_5 = zext i16 %o_count_4_0_5 to i64

]]></Node>
<StgValue><ssdm name="zext_ln32_5"/></StgValue>
</operation>

<operation id="822" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
<literal name="icmp_ln21_1" val="0"/>
<literal name="icmp_ln21_2" val="0"/>
<literal name="icmp_ln21_3" val="0"/>
<literal name="icmp_ln21_4" val="0"/>
<literal name="icmp_ln21_5" val="0"/>
<literal name="icmp_ln30_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="733" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %output_addr_99 = getelementptr [14400 x i16]* %output_r, i64 0, i64 %zext_ln32_5

]]></Node>
<StgValue><ssdm name="output_addr_99"/></StgValue>
</operation>

<operation id="823" st_id="59" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
<literal name="icmp_ln21_1" val="0"/>
<literal name="icmp_ln21_2" val="0"/>
<literal name="icmp_ln21_3" val="0"/>
<literal name="icmp_ln21_4" val="0"/>
<literal name="icmp_ln21_5" val="0"/>
<literal name="icmp_ln30_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="734" bw="0" op_0_bw="16" op_1_bw="14">
<![CDATA[
:2  store i16 0, i16* %output_addr_99, align 2

]]></Node>
<StgValue><ssdm name="store_ln32"/></StgValue>
</operation>

<operation id="824" st_id="59" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
<literal name="icmp_ln21_1" val="0"/>
<literal name="icmp_ln21_2" val="0"/>
<literal name="icmp_ln21_3" val="0"/>
<literal name="icmp_ln21_4" val="0"/>
<literal name="icmp_ln21_5" val="0"/>
<literal name="icmp_ln30_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="735" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:3  %add_ln33_5 = add i16 %o_count_4_0_5, 1

]]></Node>
<StgValue><ssdm name="add_ln33_5"/></StgValue>
</operation>

<operation id="825" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
<literal name="icmp_ln21_1" val="0"/>
<literal name="icmp_ln21_2" val="0"/>
<literal name="icmp_ln21_3" val="0"/>
<literal name="icmp_ln21_4" val="0"/>
<literal name="icmp_ln21_5" val="0"/>
<literal name="icmp_ln30_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="736" bw="0" op_0_bw="0">
<![CDATA[
:4  br label %72

]]></Node>
<StgValue><ssdm name="br_ln30"/></StgValue>
</operation>

<operation id="826" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
<literal name="icmp_ln21_1" val="0"/>
<literal name="icmp_ln21_2" val="0"/>
<literal name="icmp_ln21_3" val="0"/>
<literal name="icmp_ln21_4" val="0"/>
<literal name="icmp_ln21_5" val="0"/>
<literal name="icmp_ln30_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="738" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_2_end5:0  %empty_60 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str5, i32 %tmp_6)

]]></Node>
<StgValue><ssdm name="empty_60"/></StgValue>
</operation>

<operation id="827" st_id="59" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
<literal name="icmp_ln21_1" val="0"/>
<literal name="icmp_ln21_2" val="0"/>
<literal name="icmp_ln21_3" val="0"/>
<literal name="icmp_ln21_4" val="0"/>
<literal name="icmp_ln21_5" val="0"/>
<literal name="icmp_ln30_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="739" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_2_end5:1  %add_ln21_16 = add i16 %height_0_0_0, 6

]]></Node>
<StgValue><ssdm name="add_ln21_16"/></StgValue>
</operation>

<operation id="828" st_id="59" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
<literal name="icmp_ln21_1" val="0"/>
<literal name="icmp_ln21_2" val="0"/>
<literal name="icmp_ln21_3" val="0"/>
<literal name="icmp_ln21_4" val="0"/>
<literal name="icmp_ln21_5" val="0"/>
<literal name="icmp_ln30_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="740" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_2_end5:2  %add_ln21_17 = add i16 %add_ln21_14, %zext_ln13

]]></Node>
<StgValue><ssdm name="add_ln21_17"/></StgValue>
</operation>

<operation id="829" st_id="59" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
<literal name="icmp_ln21_1" val="0"/>
<literal name="icmp_ln21_2" val="0"/>
<literal name="icmp_ln21_3" val="0"/>
<literal name="icmp_ln21_4" val="0"/>
<literal name="icmp_ln21_5" val="0"/>
<literal name="icmp_ln30_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="741" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_2_end5:3  %add_ln21_18 = add i16 %add_ln21_15, %zext_ln13

]]></Node>
<StgValue><ssdm name="add_ln21_18"/></StgValue>
</operation>

<operation id="830" st_id="59" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
<literal name="icmp_ln21_1" val="0"/>
<literal name="icmp_ln21_2" val="0"/>
<literal name="icmp_ln21_3" val="0"/>
<literal name="icmp_ln21_4" val="0"/>
<literal name="icmp_ln21_5" val="0"/>
<literal name="icmp_ln30_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="742" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_2_end5:4  %icmp_ln21_6 = icmp eq i16 %add_ln21_16, %input_height_cast1

]]></Node>
<StgValue><ssdm name="icmp_ln21_6"/></StgValue>
</operation>

<operation id="831" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
<literal name="icmp_ln21_1" val="0"/>
<literal name="icmp_ln21_2" val="0"/>
<literal name="icmp_ln21_3" val="0"/>
<literal name="icmp_ln21_4" val="0"/>
<literal name="icmp_ln21_5" val="0"/>
<literal name="icmp_ln30_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="743" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
hls_label_2_end5:5  br i1 %icmp_ln21_6, label %85, label %hls_label_2_begin6

]]></Node>
<StgValue><ssdm name="br_ln21"/></StgValue>
</operation>

<operation id="832" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
<literal name="icmp_ln21_1" val="0"/>
<literal name="icmp_ln21_2" val="0"/>
<literal name="icmp_ln21_3" val="0"/>
<literal name="icmp_ln21_4" val="0"/>
<literal name="icmp_ln21_5" val="0"/>
<literal name="icmp_ln30_5" val="1"/>
<literal name="icmp_ln21_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="745" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_2_begin6:0  %tmp_7 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str5)

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="833" st_id="59" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
<literal name="icmp_ln21_1" val="0"/>
<literal name="icmp_ln21_2" val="0"/>
<literal name="icmp_ln21_3" val="0"/>
<literal name="icmp_ln21_4" val="0"/>
<literal name="icmp_ln21_5" val="0"/>
<literal name="icmp_ln30_5" val="1"/>
<literal name="icmp_ln21_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="746" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_2_begin6:1  %add_ln26_49 = add i16 %add_ln26_41, %input_width_cast2

]]></Node>
<StgValue><ssdm name="add_ln26_49"/></StgValue>
</operation>

<operation id="834" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
<literal name="icmp_ln21_1" val="0"/>
<literal name="icmp_ln21_2" val="0"/>
<literal name="icmp_ln21_3" val="0"/>
<literal name="icmp_ln21_4" val="0"/>
<literal name="icmp_ln21_5" val="0"/>
<literal name="icmp_ln30_5" val="1"/>
<literal name="icmp_ln21_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="747" bw="0" op_0_bw="0">
<![CDATA[
hls_label_2_begin6:2  br label %74

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="835" st_id="59" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30_5" val="1"/>
<literal name="icmp_ln21_6" val="1"/>
</and_exp><and_exp><literal name="icmp_ln21_5" val="1"/>
</and_exp><and_exp><literal name="icmp_ln21_4" val="1"/>
</and_exp><and_exp><literal name="icmp_ln21_3" val="1"/>
</and_exp><and_exp><literal name="icmp_ln21_2" val="1"/>
</and_exp><and_exp><literal name="icmp_ln21_1" val="1"/>
</and_exp><and_exp><literal name="icmp_ln21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="850" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:0  %add_ln18_10 = add i16 %add_ln21, %p_cast3

]]></Node>
<StgValue><ssdm name="add_ln18_10"/></StgValue>
</operation>

<operation id="836" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30_5" val="1"/>
<literal name="icmp_ln21_6" val="1"/>
</and_exp><and_exp><literal name="icmp_ln21_5" val="1"/>
</and_exp><and_exp><literal name="icmp_ln21_4" val="1"/>
</and_exp><and_exp><literal name="icmp_ln21_3" val="1"/>
</and_exp><and_exp><literal name="icmp_ln21_2" val="1"/>
</and_exp><and_exp><literal name="icmp_ln21_1" val="1"/>
</and_exp><and_exp><literal name="icmp_ln21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="851" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %2

]]></Node>
<StgValue><ssdm name="br_ln37"/></StgValue>
</operation>
</state>

<state id="60" st_id="60">

<operation id="837" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="749" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0">
<![CDATA[
:0  %o_count_3_0_6_0 = phi i16 [ %add_ln18_9, %hls_label_2_begin6 ], [ %add_ln27_48, %81 ]

]]></Node>
<StgValue><ssdm name="o_count_3_0_6_0"/></StgValue>
</operation>

<operation id="838" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="750" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0">
<![CDATA[
:1  %i_count_2_0_6_0 = phi i16 [ %add_ln26_41, %hls_label_2_begin6 ], [ %add_ln26_56, %81 ]

]]></Node>
<StgValue><ssdm name="i_count_2_0_6_0"/></StgValue>
</operation>

<operation id="839" st_id="60" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="751" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
:2  %icmp_ln23_42 = icmp eq i16 %o_count_3_0_6_0, %add_ln21_17

]]></Node>
<StgValue><ssdm name="icmp_ln23_42"/></StgValue>
</operation>

<operation id="840" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="752" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %icmp_ln23_42, label %82, label %75

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="841" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="754" bw="64" op_0_bw="16">
<![CDATA[
:0  %zext_ln25_84 = zext i16 %i_count_2_0_6_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln25_84"/></StgValue>
</operation>

<operation id="842" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="755" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %input_addr_135 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %zext_ln25_84

]]></Node>
<StgValue><ssdm name="input_addr_135"/></StgValue>
</operation>

<operation id="843" st_id="60" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="756" bw="16" op_0_bw="14">
<![CDATA[
:2  %input_load_90 = load i16* %input_addr_135, align 2

]]></Node>
<StgValue><ssdm name="input_load_90"/></StgValue>
</operation>
</state>

<state id="61" st_id="61">

<operation id="844" st_id="61" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="756" bw="16" op_0_bw="14">
<![CDATA[
:2  %input_load_90 = load i16* %input_addr_135, align 2

]]></Node>
<StgValue><ssdm name="input_load_90"/></StgValue>
</operation>

<operation id="845" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="757" bw="64" op_0_bw="16">
<![CDATA[
:3  %zext_ln25_85 = zext i16 %o_count_3_0_6_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln25_85"/></StgValue>
</operation>

<operation id="846" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="758" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %output_addr_101 = getelementptr [14400 x i16]* %output_r, i64 0, i64 %zext_ln25_85

]]></Node>
<StgValue><ssdm name="output_addr_101"/></StgValue>
</operation>

<operation id="847" st_id="61" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="759" bw="0" op_0_bw="16" op_1_bw="14">
<![CDATA[
:5  store i16 %input_load_90, i16* %output_addr_101, align 2

]]></Node>
<StgValue><ssdm name="store_ln25"/></StgValue>
</operation>

<operation id="848" st_id="61" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="760" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:6  %add_ln26_50 = add i16 %i_count_2_0_6_0, 1

]]></Node>
<StgValue><ssdm name="add_ln26_50"/></StgValue>
</operation>

<operation id="849" st_id="61" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="761" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:7  %add_ln27_42 = add i16 %o_count_3_0_6_0, 1

]]></Node>
<StgValue><ssdm name="add_ln27_42"/></StgValue>
</operation>

<operation id="850" st_id="61" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="762" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
:8  %icmp_ln23_43 = icmp eq i16 %add_ln27_42, %add_ln21_17

]]></Node>
<StgValue><ssdm name="icmp_ln23_43"/></StgValue>
</operation>

<operation id="851" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="763" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:9  br i1 %icmp_ln23_43, label %82, label %76

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="852" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="765" bw="64" op_0_bw="16">
<![CDATA[
:0  %zext_ln25_86 = zext i16 %add_ln26_50 to i64

]]></Node>
<StgValue><ssdm name="zext_ln25_86"/></StgValue>
</operation>

<operation id="853" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="766" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %input_addr_136 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %zext_ln25_86

]]></Node>
<StgValue><ssdm name="input_addr_136"/></StgValue>
</operation>

<operation id="854" st_id="61" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="767" bw="16" op_0_bw="14">
<![CDATA[
:2  %input_load_91 = load i16* %input_addr_136, align 2

]]></Node>
<StgValue><ssdm name="input_load_91"/></StgValue>
</operation>
</state>

<state id="62" st_id="62">

<operation id="855" st_id="62" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="767" bw="16" op_0_bw="14">
<![CDATA[
:2  %input_load_91 = load i16* %input_addr_136, align 2

]]></Node>
<StgValue><ssdm name="input_load_91"/></StgValue>
</operation>

<operation id="856" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="768" bw="64" op_0_bw="16">
<![CDATA[
:3  %zext_ln25_87 = zext i16 %add_ln27_42 to i64

]]></Node>
<StgValue><ssdm name="zext_ln25_87"/></StgValue>
</operation>

<operation id="857" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="769" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %output_addr_103 = getelementptr [14400 x i16]* %output_r, i64 0, i64 %zext_ln25_87

]]></Node>
<StgValue><ssdm name="output_addr_103"/></StgValue>
</operation>

<operation id="858" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="770" bw="0" op_0_bw="16" op_1_bw="14">
<![CDATA[
:5  store i16 %input_load_91, i16* %output_addr_103, align 2

]]></Node>
<StgValue><ssdm name="store_ln25"/></StgValue>
</operation>

<operation id="859" st_id="62" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="771" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:6  %add_ln26_51 = add i16 %i_count_2_0_6_0, 2

]]></Node>
<StgValue><ssdm name="add_ln26_51"/></StgValue>
</operation>

<operation id="860" st_id="62" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="772" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:7  %add_ln27_43 = add i16 %o_count_3_0_6_0, 2

]]></Node>
<StgValue><ssdm name="add_ln27_43"/></StgValue>
</operation>

<operation id="861" st_id="62" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="773" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
:8  %icmp_ln23_44 = icmp eq i16 %add_ln27_43, %add_ln21_17

]]></Node>
<StgValue><ssdm name="icmp_ln23_44"/></StgValue>
</operation>

<operation id="862" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="774" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:9  br i1 %icmp_ln23_44, label %82, label %77

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="863" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_44" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="776" bw="64" op_0_bw="16">
<![CDATA[
:0  %zext_ln25_88 = zext i16 %add_ln26_51 to i64

]]></Node>
<StgValue><ssdm name="zext_ln25_88"/></StgValue>
</operation>

<operation id="864" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_44" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="777" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %input_addr_137 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %zext_ln25_88

]]></Node>
<StgValue><ssdm name="input_addr_137"/></StgValue>
</operation>

<operation id="865" st_id="62" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_44" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="778" bw="16" op_0_bw="14">
<![CDATA[
:2  %input_load_92 = load i16* %input_addr_137, align 2

]]></Node>
<StgValue><ssdm name="input_load_92"/></StgValue>
</operation>
</state>

<state id="63" st_id="63">

<operation id="866" st_id="63" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="778" bw="16" op_0_bw="14">
<![CDATA[
:2  %input_load_92 = load i16* %input_addr_137, align 2

]]></Node>
<StgValue><ssdm name="input_load_92"/></StgValue>
</operation>

<operation id="867" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="779" bw="64" op_0_bw="16">
<![CDATA[
:3  %zext_ln25_89 = zext i16 %add_ln27_43 to i64

]]></Node>
<StgValue><ssdm name="zext_ln25_89"/></StgValue>
</operation>

<operation id="868" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="780" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %output_addr_105 = getelementptr [14400 x i16]* %output_r, i64 0, i64 %zext_ln25_89

]]></Node>
<StgValue><ssdm name="output_addr_105"/></StgValue>
</operation>

<operation id="869" st_id="63" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="781" bw="0" op_0_bw="16" op_1_bw="14">
<![CDATA[
:5  store i16 %input_load_92, i16* %output_addr_105, align 2

]]></Node>
<StgValue><ssdm name="store_ln25"/></StgValue>
</operation>

<operation id="870" st_id="63" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="782" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:6  %add_ln26_52 = add i16 %i_count_2_0_6_0, 3

]]></Node>
<StgValue><ssdm name="add_ln26_52"/></StgValue>
</operation>

<operation id="871" st_id="63" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="783" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:7  %add_ln27_44 = add i16 %o_count_3_0_6_0, 3

]]></Node>
<StgValue><ssdm name="add_ln27_44"/></StgValue>
</operation>

<operation id="872" st_id="63" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="784" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
:8  %icmp_ln23_45 = icmp eq i16 %add_ln27_44, %add_ln21_17

]]></Node>
<StgValue><ssdm name="icmp_ln23_45"/></StgValue>
</operation>

<operation id="873" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="785" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:9  br i1 %icmp_ln23_45, label %82, label %78

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="874" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="787" bw="64" op_0_bw="16">
<![CDATA[
:0  %zext_ln25_90 = zext i16 %add_ln26_52 to i64

]]></Node>
<StgValue><ssdm name="zext_ln25_90"/></StgValue>
</operation>

<operation id="875" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="788" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %input_addr_138 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %zext_ln25_90

]]></Node>
<StgValue><ssdm name="input_addr_138"/></StgValue>
</operation>

<operation id="876" st_id="63" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="789" bw="16" op_0_bw="14">
<![CDATA[
:2  %input_load_93 = load i16* %input_addr_138, align 2

]]></Node>
<StgValue><ssdm name="input_load_93"/></StgValue>
</operation>
</state>

<state id="64" st_id="64">

<operation id="877" st_id="64" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="789" bw="16" op_0_bw="14">
<![CDATA[
:2  %input_load_93 = load i16* %input_addr_138, align 2

]]></Node>
<StgValue><ssdm name="input_load_93"/></StgValue>
</operation>

<operation id="878" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="790" bw="64" op_0_bw="16">
<![CDATA[
:3  %zext_ln25_91 = zext i16 %add_ln27_44 to i64

]]></Node>
<StgValue><ssdm name="zext_ln25_91"/></StgValue>
</operation>

<operation id="879" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="791" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %output_addr_107 = getelementptr [14400 x i16]* %output_r, i64 0, i64 %zext_ln25_91

]]></Node>
<StgValue><ssdm name="output_addr_107"/></StgValue>
</operation>

<operation id="880" st_id="64" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="792" bw="0" op_0_bw="16" op_1_bw="14">
<![CDATA[
:5  store i16 %input_load_93, i16* %output_addr_107, align 2

]]></Node>
<StgValue><ssdm name="store_ln25"/></StgValue>
</operation>

<operation id="881" st_id="64" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="793" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:6  %add_ln26_53 = add i16 %i_count_2_0_6_0, 4

]]></Node>
<StgValue><ssdm name="add_ln26_53"/></StgValue>
</operation>

<operation id="882" st_id="64" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="794" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:7  %add_ln27_45 = add i16 %o_count_3_0_6_0, 4

]]></Node>
<StgValue><ssdm name="add_ln27_45"/></StgValue>
</operation>

<operation id="883" st_id="64" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="795" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
:8  %icmp_ln23_46 = icmp eq i16 %add_ln27_45, %add_ln21_17

]]></Node>
<StgValue><ssdm name="icmp_ln23_46"/></StgValue>
</operation>

<operation id="884" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="796" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:9  br i1 %icmp_ln23_46, label %82, label %79

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="885" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="798" bw="64" op_0_bw="16">
<![CDATA[
:0  %zext_ln25_92 = zext i16 %add_ln26_53 to i64

]]></Node>
<StgValue><ssdm name="zext_ln25_92"/></StgValue>
</operation>

<operation id="886" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="799" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %input_addr_139 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %zext_ln25_92

]]></Node>
<StgValue><ssdm name="input_addr_139"/></StgValue>
</operation>

<operation id="887" st_id="64" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="800" bw="16" op_0_bw="14">
<![CDATA[
:2  %input_load_94 = load i16* %input_addr_139, align 2

]]></Node>
<StgValue><ssdm name="input_load_94"/></StgValue>
</operation>
</state>

<state id="65" st_id="65">

<operation id="888" st_id="65" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="800" bw="16" op_0_bw="14">
<![CDATA[
:2  %input_load_94 = load i16* %input_addr_139, align 2

]]></Node>
<StgValue><ssdm name="input_load_94"/></StgValue>
</operation>

<operation id="889" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="801" bw="64" op_0_bw="16">
<![CDATA[
:3  %zext_ln25_93 = zext i16 %add_ln27_45 to i64

]]></Node>
<StgValue><ssdm name="zext_ln25_93"/></StgValue>
</operation>

<operation id="890" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="802" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %output_addr_108 = getelementptr [14400 x i16]* %output_r, i64 0, i64 %zext_ln25_93

]]></Node>
<StgValue><ssdm name="output_addr_108"/></StgValue>
</operation>

<operation id="891" st_id="65" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="803" bw="0" op_0_bw="16" op_1_bw="14">
<![CDATA[
:5  store i16 %input_load_94, i16* %output_addr_108, align 2

]]></Node>
<StgValue><ssdm name="store_ln25"/></StgValue>
</operation>

<operation id="892" st_id="65" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="804" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:6  %add_ln26_54 = add i16 %i_count_2_0_6_0, 5

]]></Node>
<StgValue><ssdm name="add_ln26_54"/></StgValue>
</operation>

<operation id="893" st_id="65" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="805" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:7  %add_ln27_46 = add i16 %o_count_3_0_6_0, 5

]]></Node>
<StgValue><ssdm name="add_ln27_46"/></StgValue>
</operation>

<operation id="894" st_id="65" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="806" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
:8  %icmp_ln23_47 = icmp eq i16 %add_ln27_46, %add_ln21_17

]]></Node>
<StgValue><ssdm name="icmp_ln23_47"/></StgValue>
</operation>

<operation id="895" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="807" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:9  br i1 %icmp_ln23_47, label %82, label %80

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="896" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="809" bw="64" op_0_bw="16">
<![CDATA[
:0  %zext_ln25_94 = zext i16 %add_ln26_54 to i64

]]></Node>
<StgValue><ssdm name="zext_ln25_94"/></StgValue>
</operation>

<operation id="897" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="810" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %input_addr_140 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %zext_ln25_94

]]></Node>
<StgValue><ssdm name="input_addr_140"/></StgValue>
</operation>

<operation id="898" st_id="65" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="811" bw="16" op_0_bw="14">
<![CDATA[
:2  %input_load_95 = load i16* %input_addr_140, align 2

]]></Node>
<StgValue><ssdm name="input_load_95"/></StgValue>
</operation>
</state>

<state id="66" st_id="66">

<operation id="899" st_id="66" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_42" val="0"/>
<literal name="icmp_ln23_43" val="0"/>
<literal name="icmp_ln23_44" val="0"/>
<literal name="icmp_ln23_45" val="0"/>
<literal name="icmp_ln23_46" val="0"/>
<literal name="icmp_ln23_47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="811" bw="16" op_0_bw="14">
<![CDATA[
:2  %input_load_95 = load i16* %input_addr_140, align 2

]]></Node>
<StgValue><ssdm name="input_load_95"/></StgValue>
</operation>

<operation id="900" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_42" val="0"/>
<literal name="icmp_ln23_43" val="0"/>
<literal name="icmp_ln23_44" val="0"/>
<literal name="icmp_ln23_45" val="0"/>
<literal name="icmp_ln23_46" val="0"/>
<literal name="icmp_ln23_47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="812" bw="64" op_0_bw="16">
<![CDATA[
:3  %zext_ln25_95 = zext i16 %add_ln27_46 to i64

]]></Node>
<StgValue><ssdm name="zext_ln25_95"/></StgValue>
</operation>

<operation id="901" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_42" val="0"/>
<literal name="icmp_ln23_43" val="0"/>
<literal name="icmp_ln23_44" val="0"/>
<literal name="icmp_ln23_45" val="0"/>
<literal name="icmp_ln23_46" val="0"/>
<literal name="icmp_ln23_47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="813" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %output_addr_110 = getelementptr [14400 x i16]* %output_r, i64 0, i64 %zext_ln25_95

]]></Node>
<StgValue><ssdm name="output_addr_110"/></StgValue>
</operation>

<operation id="902" st_id="66" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_42" val="0"/>
<literal name="icmp_ln23_43" val="0"/>
<literal name="icmp_ln23_44" val="0"/>
<literal name="icmp_ln23_45" val="0"/>
<literal name="icmp_ln23_46" val="0"/>
<literal name="icmp_ln23_47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="814" bw="0" op_0_bw="16" op_1_bw="14">
<![CDATA[
:5  store i16 %input_load_95, i16* %output_addr_110, align 2

]]></Node>
<StgValue><ssdm name="store_ln25"/></StgValue>
</operation>

<operation id="903" st_id="66" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_42" val="0"/>
<literal name="icmp_ln23_43" val="0"/>
<literal name="icmp_ln23_44" val="0"/>
<literal name="icmp_ln23_45" val="0"/>
<literal name="icmp_ln23_46" val="0"/>
<literal name="icmp_ln23_47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="815" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:6  %add_ln26_55 = add i16 %i_count_2_0_6_0, 6

]]></Node>
<StgValue><ssdm name="add_ln26_55"/></StgValue>
</operation>

<operation id="904" st_id="66" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_42" val="0"/>
<literal name="icmp_ln23_43" val="0"/>
<literal name="icmp_ln23_44" val="0"/>
<literal name="icmp_ln23_45" val="0"/>
<literal name="icmp_ln23_46" val="0"/>
<literal name="icmp_ln23_47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="816" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:7  %add_ln27_47 = add i16 %o_count_3_0_6_0, 6

]]></Node>
<StgValue><ssdm name="add_ln27_47"/></StgValue>
</operation>

<operation id="905" st_id="66" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_42" val="0"/>
<literal name="icmp_ln23_43" val="0"/>
<literal name="icmp_ln23_44" val="0"/>
<literal name="icmp_ln23_45" val="0"/>
<literal name="icmp_ln23_46" val="0"/>
<literal name="icmp_ln23_47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="817" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
:8  %icmp_ln23_48 = icmp eq i16 %add_ln27_47, %add_ln21_17

]]></Node>
<StgValue><ssdm name="icmp_ln23_48"/></StgValue>
</operation>

<operation id="906" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_42" val="0"/>
<literal name="icmp_ln23_43" val="0"/>
<literal name="icmp_ln23_44" val="0"/>
<literal name="icmp_ln23_45" val="0"/>
<literal name="icmp_ln23_46" val="0"/>
<literal name="icmp_ln23_47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="818" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:9  br i1 %icmp_ln23_48, label %82, label %81

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="907" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_42" val="0"/>
<literal name="icmp_ln23_43" val="0"/>
<literal name="icmp_ln23_44" val="0"/>
<literal name="icmp_ln23_45" val="0"/>
<literal name="icmp_ln23_46" val="0"/>
<literal name="icmp_ln23_47" val="0"/>
<literal name="icmp_ln23_48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="820" bw="64" op_0_bw="16">
<![CDATA[
:0  %zext_ln25_96 = zext i16 %add_ln26_55 to i64

]]></Node>
<StgValue><ssdm name="zext_ln25_96"/></StgValue>
</operation>

<operation id="908" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_42" val="0"/>
<literal name="icmp_ln23_43" val="0"/>
<literal name="icmp_ln23_44" val="0"/>
<literal name="icmp_ln23_45" val="0"/>
<literal name="icmp_ln23_46" val="0"/>
<literal name="icmp_ln23_47" val="0"/>
<literal name="icmp_ln23_48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="821" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %input_addr_141 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %zext_ln25_96

]]></Node>
<StgValue><ssdm name="input_addr_141"/></StgValue>
</operation>

<operation id="909" st_id="66" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_42" val="0"/>
<literal name="icmp_ln23_43" val="0"/>
<literal name="icmp_ln23_44" val="0"/>
<literal name="icmp_ln23_45" val="0"/>
<literal name="icmp_ln23_46" val="0"/>
<literal name="icmp_ln23_47" val="0"/>
<literal name="icmp_ln23_48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="822" bw="16" op_0_bw="14">
<![CDATA[
:2  %input_load_96 = load i16* %input_addr_141, align 2

]]></Node>
<StgValue><ssdm name="input_load_96"/></StgValue>
</operation>

<operation id="910" st_id="66" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_42" val="0"/>
<literal name="icmp_ln23_43" val="0"/>
<literal name="icmp_ln23_44" val="0"/>
<literal name="icmp_ln23_45" val="0"/>
<literal name="icmp_ln23_46" val="0"/>
<literal name="icmp_ln23_47" val="0"/>
<literal name="icmp_ln23_48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="826" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:6  %add_ln26_56 = add i16 %i_count_2_0_6_0, 7

]]></Node>
<StgValue><ssdm name="add_ln26_56"/></StgValue>
</operation>

<operation id="911" st_id="66" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_42" val="0"/>
<literal name="icmp_ln23_43" val="0"/>
<literal name="icmp_ln23_44" val="0"/>
<literal name="icmp_ln23_45" val="0"/>
<literal name="icmp_ln23_46" val="0"/>
<literal name="icmp_ln23_47" val="0"/>
<literal name="icmp_ln23_48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="827" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:7  %add_ln27_48 = add i16 %o_count_3_0_6_0, 7

]]></Node>
<StgValue><ssdm name="add_ln27_48"/></StgValue>
</operation>

<operation id="912" st_id="66" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_48" val="1"/>
</and_exp><and_exp><literal name="icmp_ln23_47" val="1"/>
</and_exp><and_exp><literal name="icmp_ln23_46" val="1"/>
</and_exp><and_exp><literal name="icmp_ln23_45" val="1"/>
</and_exp><and_exp><literal name="icmp_ln23_44" val="1"/>
</and_exp><and_exp><literal name="icmp_ln23_43" val="1"/>
</and_exp><and_exp><literal name="icmp_ln23_42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="830" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:0  %add_ln18_13 = add i16 %add_ln18_9, %zext_ln13

]]></Node>
<StgValue><ssdm name="add_ln18_13"/></StgValue>
</operation>

<operation id="913" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_48" val="1"/>
</and_exp><and_exp><literal name="icmp_ln23_47" val="1"/>
</and_exp><and_exp><literal name="icmp_ln23_46" val="1"/>
</and_exp><and_exp><literal name="icmp_ln23_45" val="1"/>
</and_exp><and_exp><literal name="icmp_ln23_44" val="1"/>
</and_exp><and_exp><literal name="icmp_ln23_43" val="1"/>
</and_exp><and_exp><literal name="icmp_ln23_42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="831" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %83

]]></Node>
<StgValue><ssdm name="br_ln30"/></StgValue>
</operation>
</state>

<state id="67" st_id="67">

<operation id="914" st_id="67" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="822" bw="16" op_0_bw="14">
<![CDATA[
:2  %input_load_96 = load i16* %input_addr_141, align 2

]]></Node>
<StgValue><ssdm name="input_load_96"/></StgValue>
</operation>

<operation id="915" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="823" bw="64" op_0_bw="16">
<![CDATA[
:3  %zext_ln25_97 = zext i16 %add_ln27_47 to i64

]]></Node>
<StgValue><ssdm name="zext_ln25_97"/></StgValue>
</operation>

<operation id="916" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="824" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %output_addr_112 = getelementptr [14400 x i16]* %output_r, i64 0, i64 %zext_ln25_97

]]></Node>
<StgValue><ssdm name="output_addr_112"/></StgValue>
</operation>

<operation id="917" st_id="67" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="825" bw="0" op_0_bw="16" op_1_bw="14">
<![CDATA[
:5  store i16 %input_load_96, i16* %output_addr_112, align 2

]]></Node>
<StgValue><ssdm name="store_ln25"/></StgValue>
</operation>

<operation id="918" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="828" bw="0" op_0_bw="0">
<![CDATA[
:8  br label %74

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>
</state>

<state id="68" st_id="68">

<operation id="919" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="833" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0">
<![CDATA[
:0  %o_count_4_0_6 = phi i16 [ %add_ln21_17, %82 ], [ %add_ln33_6, %84 ]

]]></Node>
<StgValue><ssdm name="o_count_4_0_6"/></StgValue>
</operation>

<operation id="920" st_id="68" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="834" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1  %icmp_ln30_6 = icmp eq i16 %o_count_4_0_6, %add_ln21_18

]]></Node>
<StgValue><ssdm name="icmp_ln30_6"/></StgValue>
</operation>

<operation id="921" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="835" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_63 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2)

]]></Node>
<StgValue><ssdm name="empty_63"/></StgValue>
</operation>

<operation id="922" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="836" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %icmp_ln30_6, label %hls_label_2_end6, label %84

]]></Node>
<StgValue><ssdm name="br_ln30"/></StgValue>
</operation>

<operation id="923" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="838" bw="64" op_0_bw="16">
<![CDATA[
:0  %zext_ln32_6 = zext i16 %o_count_4_0_6 to i64

]]></Node>
<StgValue><ssdm name="zext_ln32_6"/></StgValue>
</operation>

<operation id="924" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="839" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %output_addr_115 = getelementptr [14400 x i16]* %output_r, i64 0, i64 %zext_ln32_6

]]></Node>
<StgValue><ssdm name="output_addr_115"/></StgValue>
</operation>

<operation id="925" st_id="68" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="840" bw="0" op_0_bw="16" op_1_bw="14">
<![CDATA[
:2  store i16 0, i16* %output_addr_115, align 2

]]></Node>
<StgValue><ssdm name="store_ln32"/></StgValue>
</operation>

<operation id="926" st_id="68" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="841" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:3  %add_ln33_6 = add i16 %o_count_4_0_6, 1

]]></Node>
<StgValue><ssdm name="add_ln33_6"/></StgValue>
</operation>

<operation id="927" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="842" bw="0" op_0_bw="0">
<![CDATA[
:4  br label %83

]]></Node>
<StgValue><ssdm name="br_ln30"/></StgValue>
</operation>

<operation id="928" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="844" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_2_end6:0  %empty_62 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str5, i32 %tmp_7)

]]></Node>
<StgValue><ssdm name="empty_62"/></StgValue>
</operation>

<operation id="929" st_id="68" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="845" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_2_end6:1  %add_ln21_20 = add i16 %height_0_0_0, 7

]]></Node>
<StgValue><ssdm name="add_ln21_20"/></StgValue>
</operation>

<operation id="930" st_id="68" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="846" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_2_end6:2  %add_ln21_21 = add i16 %add_ln21_17, %zext_ln13

]]></Node>
<StgValue><ssdm name="add_ln21_21"/></StgValue>
</operation>

<operation id="931" st_id="68" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="847" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_2_end6:3  %add_ln21_22 = add i16 %add_ln21_18, %zext_ln13

]]></Node>
<StgValue><ssdm name="add_ln21_22"/></StgValue>
</operation>

<operation id="932" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="848" bw="0" op_0_bw="0">
<![CDATA[
hls_label_2_end6:4  br label %7

]]></Node>
<StgValue><ssdm name="br_ln21"/></StgValue>
</operation>
</state>

<state id="69" st_id="69">

<operation id="933" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="853" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0">
<![CDATA[
:0  %o_count_5_0_0 = phi i16 [ %add_ln21, %85 ], [ %add_ln40_3, %6 ]

]]></Node>
<StgValue><ssdm name="o_count_5_0_0"/></StgValue>
</operation>

<operation id="934" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="854" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0">
<![CDATA[
:1  %i2_0_0_0 = phi i16 [ 0, %85 ], [ %add_ln37, %6 ]

]]></Node>
<StgValue><ssdm name="i2_0_0_0"/></StgValue>
</operation>

<operation id="935" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="855" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_48 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 16384, i64 0)

]]></Node>
<StgValue><ssdm name="empty_48"/></StgValue>
</operation>

<operation id="936" st_id="69" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="856" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
:3  %icmp_ln37 = icmp ult i16 %i2_0_0_0, %p_cast3

]]></Node>
<StgValue><ssdm name="icmp_ln37"/></StgValue>
</operation>

<operation id="937" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="857" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln37, label %3, label %hls_label_0_end

]]></Node>
<StgValue><ssdm name="br_ln37"/></StgValue>
</operation>

<operation id="938" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="859" bw="64" op_0_bw="16">
<![CDATA[
:0  %zext_ln39 = zext i16 %o_count_5_0_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln39"/></StgValue>
</operation>

<operation id="939" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="860" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %output_addr_100 = getelementptr [14400 x i16]* %output_r, i64 0, i64 %zext_ln39

]]></Node>
<StgValue><ssdm name="output_addr_100"/></StgValue>
</operation>

<operation id="940" st_id="69" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="861" bw="0" op_0_bw="16" op_1_bw="14">
<![CDATA[
:2  store i16 0, i16* %output_addr_100, align 2

]]></Node>
<StgValue><ssdm name="store_ln39"/></StgValue>
</operation>

<operation id="941" st_id="69" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="862" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:3  %add_ln40 = add i16 %o_count_5_0_0, 1

]]></Node>
<StgValue><ssdm name="add_ln40"/></StgValue>
</operation>

<operation id="942" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="863" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:4  %or_ln37 = or i16 %i2_0_0_0, 1

]]></Node>
<StgValue><ssdm name="or_ln37"/></StgValue>
</operation>

<operation id="943" st_id="69" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="864" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
:5  %icmp_ln37_1 = icmp ult i16 %or_ln37, %p_cast3

]]></Node>
<StgValue><ssdm name="icmp_ln37_1"/></StgValue>
</operation>

<operation id="944" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="865" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:6  br i1 %icmp_ln37_1, label %4, label %hls_label_0_end

]]></Node>
<StgValue><ssdm name="br_ln37"/></StgValue>
</operation>

<operation id="945" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="1"/>
<literal name="icmp_ln37_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="867" bw="64" op_0_bw="16">
<![CDATA[
:0  %zext_ln39_1 = zext i16 %add_ln40 to i64

]]></Node>
<StgValue><ssdm name="zext_ln39_1"/></StgValue>
</operation>

<operation id="946" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="1"/>
<literal name="icmp_ln37_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="868" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %output_addr_102 = getelementptr [14400 x i16]* %output_r, i64 0, i64 %zext_ln39_1

]]></Node>
<StgValue><ssdm name="output_addr_102"/></StgValue>
</operation>

<operation id="947" st_id="69" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="1"/>
<literal name="icmp_ln37_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="869" bw="0" op_0_bw="16" op_1_bw="14">
<![CDATA[
:2  store i16 0, i16* %output_addr_102, align 2

]]></Node>
<StgValue><ssdm name="store_ln39"/></StgValue>
</operation>

<operation id="948" st_id="69" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="1"/>
<literal name="icmp_ln37_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="870" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:3  %add_ln40_1 = add i16 %o_count_5_0_0, 2

]]></Node>
<StgValue><ssdm name="add_ln40_1"/></StgValue>
</operation>

<operation id="949" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="1"/>
<literal name="icmp_ln37_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="871" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:4  %or_ln37_1 = or i16 %i2_0_0_0, 2

]]></Node>
<StgValue><ssdm name="or_ln37_1"/></StgValue>
</operation>

<operation id="950" st_id="69" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="1"/>
<literal name="icmp_ln37_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="872" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
:5  %icmp_ln37_2 = icmp ult i16 %or_ln37_1, %p_cast3

]]></Node>
<StgValue><ssdm name="icmp_ln37_2"/></StgValue>
</operation>

<operation id="951" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="1"/>
<literal name="icmp_ln37_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="873" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:6  br i1 %icmp_ln37_2, label %5, label %hls_label_0_end

]]></Node>
<StgValue><ssdm name="br_ln37"/></StgValue>
</operation>
</state>

<state id="70" st_id="70">

<operation id="952" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="icmp_ln37" val="1"/>
<literal name="icmp_ln37_1" val="1"/>
<literal name="icmp_ln37_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="875" bw="64" op_0_bw="16">
<![CDATA[
:0  %zext_ln39_2 = zext i16 %add_ln40_1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln39_2"/></StgValue>
</operation>

<operation id="953" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="icmp_ln37" val="1"/>
<literal name="icmp_ln37_1" val="1"/>
<literal name="icmp_ln37_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="876" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %output_addr_104 = getelementptr [14400 x i16]* %output_r, i64 0, i64 %zext_ln39_2

]]></Node>
<StgValue><ssdm name="output_addr_104"/></StgValue>
</operation>

<operation id="954" st_id="70" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="icmp_ln37" val="1"/>
<literal name="icmp_ln37_1" val="1"/>
<literal name="icmp_ln37_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="877" bw="0" op_0_bw="16" op_1_bw="14">
<![CDATA[
:2  store i16 0, i16* %output_addr_104, align 2

]]></Node>
<StgValue><ssdm name="store_ln39"/></StgValue>
</operation>

<operation id="955" st_id="70" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="icmp_ln37" val="1"/>
<literal name="icmp_ln37_1" val="1"/>
<literal name="icmp_ln37_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="878" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:3  %add_ln40_2 = add i16 %o_count_5_0_0, 3

]]></Node>
<StgValue><ssdm name="add_ln40_2"/></StgValue>
</operation>

<operation id="956" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="icmp_ln37" val="1"/>
<literal name="icmp_ln37_1" val="1"/>
<literal name="icmp_ln37_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="879" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:4  %or_ln37_2 = or i16 %i2_0_0_0, 3

]]></Node>
<StgValue><ssdm name="or_ln37_2"/></StgValue>
</operation>

<operation id="957" st_id="70" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="icmp_ln37" val="1"/>
<literal name="icmp_ln37_1" val="1"/>
<literal name="icmp_ln37_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="880" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
:5  %icmp_ln37_3 = icmp ult i16 %or_ln37_2, %p_cast3

]]></Node>
<StgValue><ssdm name="icmp_ln37_3"/></StgValue>
</operation>

<operation id="958" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="icmp_ln37" val="1"/>
<literal name="icmp_ln37_1" val="1"/>
<literal name="icmp_ln37_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="881" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:6  br i1 %icmp_ln37_3, label %6, label %hls_label_0_end

]]></Node>
<StgValue><ssdm name="br_ln37"/></StgValue>
</operation>

<operation id="959" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="icmp_ln37" val="1"/>
<literal name="icmp_ln37_1" val="1"/>
<literal name="icmp_ln37_2" val="1"/>
<literal name="icmp_ln37_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="883" bw="64" op_0_bw="16">
<![CDATA[
:0  %zext_ln39_3 = zext i16 %add_ln40_2 to i64

]]></Node>
<StgValue><ssdm name="zext_ln39_3"/></StgValue>
</operation>

<operation id="960" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="icmp_ln37" val="1"/>
<literal name="icmp_ln37_1" val="1"/>
<literal name="icmp_ln37_2" val="1"/>
<literal name="icmp_ln37_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="884" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %output_addr_106 = getelementptr [14400 x i16]* %output_r, i64 0, i64 %zext_ln39_3

]]></Node>
<StgValue><ssdm name="output_addr_106"/></StgValue>
</operation>

<operation id="961" st_id="70" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="icmp_ln37" val="1"/>
<literal name="icmp_ln37_1" val="1"/>
<literal name="icmp_ln37_2" val="1"/>
<literal name="icmp_ln37_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="885" bw="0" op_0_bw="16" op_1_bw="14">
<![CDATA[
:2  store i16 0, i16* %output_addr_106, align 2

]]></Node>
<StgValue><ssdm name="store_ln39"/></StgValue>
</operation>

<operation id="962" st_id="70" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="icmp_ln37" val="1"/>
<literal name="icmp_ln37_1" val="1"/>
<literal name="icmp_ln37_2" val="1"/>
<literal name="icmp_ln37_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="886" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:3  %add_ln40_3 = add i16 %o_count_5_0_0, 4

]]></Node>
<StgValue><ssdm name="add_ln40_3"/></StgValue>
</operation>

<operation id="963" st_id="70" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="icmp_ln37" val="1"/>
<literal name="icmp_ln37_1" val="1"/>
<literal name="icmp_ln37_2" val="1"/>
<literal name="icmp_ln37_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="887" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:4  %add_ln37 = add i16 %i2_0_0_0, 4

]]></Node>
<StgValue><ssdm name="add_ln37"/></StgValue>
</operation>

<operation id="964" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="icmp_ln37" val="1"/>
<literal name="icmp_ln37_1" val="1"/>
<literal name="icmp_ln37_2" val="1"/>
<literal name="icmp_ln37_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="888" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %2

]]></Node>
<StgValue><ssdm name="br_ln37"/></StgValue>
</operation>

<operation id="965" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="icmp_ln37_3" val="0"/>
</and_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="icmp_ln37_2" val="0"/>
</and_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="icmp_ln37_1" val="0"/>
</and_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="890" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_0_end:0  %empty_49 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str314, i32 %tmp)

]]></Node>
<StgValue><ssdm name="empty_49"/></StgValue>
</operation>

<operation id="966" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="icmp_ln37_3" val="0"/>
</and_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="icmp_ln37_2" val="0"/>
</and_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="icmp_ln37_1" val="0"/>
</and_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="891" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_0_end:1  %or_ln13 = or i16 %depth_0_0, 1

]]></Node>
<StgValue><ssdm name="or_ln13"/></StgValue>
</operation>

<operation id="967" st_id="70" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="icmp_ln37_3" val="0"/>
</and_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="icmp_ln37_2" val="0"/>
</and_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="icmp_ln37_1" val="0"/>
</and_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="892" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_0_end:2  %add_ln13_5 = add i16 %indvars_iv10_0, %zext_ln13_4

]]></Node>
<StgValue><ssdm name="add_ln13_5"/></StgValue>
</operation>

<operation id="968" st_id="70" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="icmp_ln37_3" val="0"/>
</and_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="icmp_ln37_2" val="0"/>
</and_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="icmp_ln37_1" val="0"/>
</and_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="893" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_0_end:3  %add_ln13_6 = add i16 %phi_ln13, %zext_ln13_4

]]></Node>
<StgValue><ssdm name="add_ln13_6"/></StgValue>
</operation>

<operation id="969" st_id="70" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="icmp_ln37_3" val="0"/>
</and_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="icmp_ln37_2" val="0"/>
</and_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="icmp_ln37_1" val="0"/>
</and_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="894" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_0_end:4  %add_ln13_9 = add i16 %zext_ln13_8, %indvars_iv1_0

]]></Node>
<StgValue><ssdm name="add_ln13_9"/></StgValue>
</operation>

<operation id="970" st_id="70" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="icmp_ln37_3" val="0"/>
</and_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="icmp_ln37_2" val="0"/>
</and_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="icmp_ln37_1" val="0"/>
</and_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="895" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_0_end:5  %icmp_ln13_1 = icmp eq i16 %or_ln13, %input_depth_cast

]]></Node>
<StgValue><ssdm name="icmp_ln13_1"/></StgValue>
</operation>

<operation id="971" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="icmp_ln37_3" val="0"/>
</and_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="icmp_ln37_2" val="0"/>
</and_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="icmp_ln37_1" val="0"/>
</and_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="896" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
hls_label_0_end:6  br i1 %icmp_ln13_1, label %182, label %hls_label_0_begin1

]]></Node>
<StgValue><ssdm name="br_ln13"/></StgValue>
</operation>

<operation id="972" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="icmp_ln37_3" val="0"/>
<literal name="icmp_ln13_1" val="0"/>
</and_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="icmp_ln37_2" val="0"/>
<literal name="icmp_ln13_1" val="0"/>
</and_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="icmp_ln37_1" val="0"/>
<literal name="icmp_ln13_1" val="0"/>
</and_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln13_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="898" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_0_begin1:0  %tmp_8 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str314)

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="973" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="icmp_ln37_3" val="0"/>
<literal name="icmp_ln13_1" val="0"/>
</and_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="icmp_ln37_2" val="0"/>
<literal name="icmp_ln13_1" val="0"/>
</and_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="icmp_ln37_1" val="0"/>
<literal name="icmp_ln13_1" val="0"/>
</and_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln13_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="899" bw="0" op_0_bw="0">
<![CDATA[
hls_label_0_begin1:1  br label %176

]]></Node>
<StgValue><ssdm name="br_ln15"/></StgValue>
</operation>

<operation id="974" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37_3" val="0"/>
<literal name="icmp_ln13_1" val="1"/>
</and_exp><and_exp><literal name="icmp_ln37_2" val="0"/>
<literal name="icmp_ln13_1" val="1"/>
</and_exp><and_exp><literal name="icmp_ln37_1" val="0"/>
<literal name="icmp_ln13_1" val="1"/>
</and_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln13_1" val="1"/>
</and_exp><and_exp><literal name="icmp_ln13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1738" bw="0">
<![CDATA[
:0  ret void

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="71" st_id="71">

<operation id="975" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="901" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0">
<![CDATA[
:0  %o_count_1_1_0 = phi i16 [ %add_ln18_10, %hls_label_0_begin1 ], [ %add_ln18_15, %180 ]

]]></Node>
<StgValue><ssdm name="o_count_1_1_0"/></StgValue>
</operation>

<operation id="976" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="902" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0">
<![CDATA[
:1  %i_0_1_0 = phi i16 [ 0, %hls_label_0_begin1 ], [ %add_ln15_7, %180 ]

]]></Node>
<StgValue><ssdm name="i_0_1_0"/></StgValue>
</operation>

<operation id="977" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="903" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_81 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 16385, i64 0)

]]></Node>
<StgValue><ssdm name="empty_81"/></StgValue>
</operation>

<operation id="978" st_id="71" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="904" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
:3  %icmp_ln15_10 = icmp ult i16 %i_0_1_0, %p_cast4

]]></Node>
<StgValue><ssdm name="icmp_ln15_10"/></StgValue>
</operation>

<operation id="979" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="905" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln15_10, label %177, label %181

]]></Node>
<StgValue><ssdm name="br_ln15"/></StgValue>
</operation>

<operation id="980" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="907" bw="64" op_0_bw="16">
<![CDATA[
:0  %zext_ln17_4 = zext i16 %o_count_1_1_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln17_4"/></StgValue>
</operation>

<operation id="981" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="908" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %output_addr_109 = getelementptr [14400 x i16]* %output_r, i64 0, i64 %zext_ln17_4

]]></Node>
<StgValue><ssdm name="output_addr_109"/></StgValue>
</operation>

<operation id="982" st_id="71" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="909" bw="0" op_0_bw="16" op_1_bw="14">
<![CDATA[
:2  store i16 0, i16* %output_addr_109, align 2

]]></Node>
<StgValue><ssdm name="store_ln17"/></StgValue>
</operation>

<operation id="983" st_id="71" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="910" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:3  %add_ln18_11 = add i16 %o_count_1_1_0, 1

]]></Node>
<StgValue><ssdm name="add_ln18_11"/></StgValue>
</operation>

<operation id="984" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="911" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:4  %or_ln15_3 = or i16 %i_0_1_0, 1

]]></Node>
<StgValue><ssdm name="or_ln15_3"/></StgValue>
</operation>

<operation id="985" st_id="71" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="912" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
:5  %icmp_ln15_11 = icmp ult i16 %or_ln15_3, %p_cast4

]]></Node>
<StgValue><ssdm name="icmp_ln15_11"/></StgValue>
</operation>

<operation id="986" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="913" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:6  br i1 %icmp_ln15_11, label %178, label %181

]]></Node>
<StgValue><ssdm name="br_ln15"/></StgValue>
</operation>

<operation id="987" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15_10" val="1"/>
<literal name="icmp_ln15_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="915" bw="64" op_0_bw="16">
<![CDATA[
:0  %zext_ln17_5 = zext i16 %add_ln18_11 to i64

]]></Node>
<StgValue><ssdm name="zext_ln17_5"/></StgValue>
</operation>

<operation id="988" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15_10" val="1"/>
<literal name="icmp_ln15_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="916" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %output_addr_111 = getelementptr [14400 x i16]* %output_r, i64 0, i64 %zext_ln17_5

]]></Node>
<StgValue><ssdm name="output_addr_111"/></StgValue>
</operation>

<operation id="989" st_id="71" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15_10" val="1"/>
<literal name="icmp_ln15_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="917" bw="0" op_0_bw="16" op_1_bw="14">
<![CDATA[
:2  store i16 0, i16* %output_addr_111, align 2

]]></Node>
<StgValue><ssdm name="store_ln17"/></StgValue>
</operation>

<operation id="990" st_id="71" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15_10" val="1"/>
<literal name="icmp_ln15_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="918" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:3  %add_ln18_12 = add i16 %o_count_1_1_0, 2

]]></Node>
<StgValue><ssdm name="add_ln18_12"/></StgValue>
</operation>

<operation id="991" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15_10" val="1"/>
<literal name="icmp_ln15_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="919" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:4  %or_ln15_4 = or i16 %i_0_1_0, 2

]]></Node>
<StgValue><ssdm name="or_ln15_4"/></StgValue>
</operation>

<operation id="992" st_id="71" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15_10" val="1"/>
<literal name="icmp_ln15_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="920" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
:5  %icmp_ln15_12 = icmp ult i16 %or_ln15_4, %p_cast4

]]></Node>
<StgValue><ssdm name="icmp_ln15_12"/></StgValue>
</operation>

<operation id="993" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15_10" val="1"/>
<literal name="icmp_ln15_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="921" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:6  br i1 %icmp_ln15_12, label %179, label %181

]]></Node>
<StgValue><ssdm name="br_ln15"/></StgValue>
</operation>

<operation id="994" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15_10" val="1"/>
<literal name="icmp_ln15_11" val="1"/>
<literal name="icmp_ln15_12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="927" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:4  %or_ln15_5 = or i16 %i_0_1_0, 3

]]></Node>
<StgValue><ssdm name="or_ln15_5"/></StgValue>
</operation>

<operation id="995" st_id="71" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15_10" val="1"/>
<literal name="icmp_ln15_11" val="1"/>
<literal name="icmp_ln15_12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="928" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
:5  %icmp_ln15_13 = icmp ult i16 %or_ln15_5, %p_cast4

]]></Node>
<StgValue><ssdm name="icmp_ln15_13"/></StgValue>
</operation>
</state>

<state id="72" st_id="72">

<operation id="996" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15_10" val="1"/>
<literal name="icmp_ln15_11" val="1"/>
<literal name="icmp_ln15_12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="923" bw="64" op_0_bw="16">
<![CDATA[
:0  %zext_ln17_6 = zext i16 %add_ln18_12 to i64

]]></Node>
<StgValue><ssdm name="zext_ln17_6"/></StgValue>
</operation>

<operation id="997" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15_10" val="1"/>
<literal name="icmp_ln15_11" val="1"/>
<literal name="icmp_ln15_12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="924" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %output_addr_113 = getelementptr [14400 x i16]* %output_r, i64 0, i64 %zext_ln17_6

]]></Node>
<StgValue><ssdm name="output_addr_113"/></StgValue>
</operation>

<operation id="998" st_id="72" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15_10" val="1"/>
<literal name="icmp_ln15_11" val="1"/>
<literal name="icmp_ln15_12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="925" bw="0" op_0_bw="16" op_1_bw="14">
<![CDATA[
:2  store i16 0, i16* %output_addr_113, align 2

]]></Node>
<StgValue><ssdm name="store_ln17"/></StgValue>
</operation>

<operation id="999" st_id="72" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15_10" val="1"/>
<literal name="icmp_ln15_11" val="1"/>
<literal name="icmp_ln15_12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="926" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:3  %add_ln18_14 = add i16 %o_count_1_1_0, 3

]]></Node>
<StgValue><ssdm name="add_ln18_14"/></StgValue>
</operation>

<operation id="1000" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15_10" val="1"/>
<literal name="icmp_ln15_11" val="1"/>
<literal name="icmp_ln15_12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="929" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:6  br i1 %icmp_ln15_13, label %180, label %181

]]></Node>
<StgValue><ssdm name="br_ln15"/></StgValue>
</operation>

<operation id="1001" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15_10" val="1"/>
<literal name="icmp_ln15_11" val="1"/>
<literal name="icmp_ln15_12" val="1"/>
<literal name="icmp_ln15_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="931" bw="64" op_0_bw="16">
<![CDATA[
:0  %zext_ln17_7 = zext i16 %add_ln18_14 to i64

]]></Node>
<StgValue><ssdm name="zext_ln17_7"/></StgValue>
</operation>

<operation id="1002" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15_10" val="1"/>
<literal name="icmp_ln15_11" val="1"/>
<literal name="icmp_ln15_12" val="1"/>
<literal name="icmp_ln15_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="932" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %output_addr_114 = getelementptr [14400 x i16]* %output_r, i64 0, i64 %zext_ln17_7

]]></Node>
<StgValue><ssdm name="output_addr_114"/></StgValue>
</operation>

<operation id="1003" st_id="72" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15_10" val="1"/>
<literal name="icmp_ln15_11" val="1"/>
<literal name="icmp_ln15_12" val="1"/>
<literal name="icmp_ln15_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="933" bw="0" op_0_bw="16" op_1_bw="14">
<![CDATA[
:2  store i16 0, i16* %output_addr_114, align 2

]]></Node>
<StgValue><ssdm name="store_ln17"/></StgValue>
</operation>

<operation id="1004" st_id="72" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15_10" val="1"/>
<literal name="icmp_ln15_11" val="1"/>
<literal name="icmp_ln15_12" val="1"/>
<literal name="icmp_ln15_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="934" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:3  %add_ln18_15 = add i16 %o_count_1_1_0, 4

]]></Node>
<StgValue><ssdm name="add_ln18_15"/></StgValue>
</operation>

<operation id="1005" st_id="72" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15_10" val="1"/>
<literal name="icmp_ln15_11" val="1"/>
<literal name="icmp_ln15_12" val="1"/>
<literal name="icmp_ln15_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="935" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:4  %add_ln15_7 = add i16 %i_0_1_0, 4

]]></Node>
<StgValue><ssdm name="add_ln15_7"/></StgValue>
</operation>

<operation id="1006" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15_10" val="1"/>
<literal name="icmp_ln15_11" val="1"/>
<literal name="icmp_ln15_12" val="1"/>
<literal name="icmp_ln15_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="936" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %176

]]></Node>
<StgValue><ssdm name="br_ln15"/></StgValue>
</operation>

<operation id="1007" st_id="72" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15_13" val="0"/>
</and_exp><and_exp><literal name="icmp_ln15_12" val="0"/>
</and_exp><and_exp><literal name="icmp_ln15_11" val="0"/>
</and_exp><and_exp><literal name="icmp_ln15_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="938" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:0  %add_ln26_57 = add i16 %add_ln26, %zext_ln13_3

]]></Node>
<StgValue><ssdm name="add_ln26_57"/></StgValue>
</operation>

<operation id="1008" st_id="72" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15_13" val="0"/>
</and_exp><and_exp><literal name="icmp_ln15_12" val="0"/>
</and_exp><and_exp><literal name="icmp_ln15_11" val="0"/>
</and_exp><and_exp><literal name="icmp_ln15_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="939" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1  %add_ln21_19 = add i16 %zext_ln21, %add_ln18_10

]]></Node>
<StgValue><ssdm name="add_ln21_19"/></StgValue>
</operation>

<operation id="1009" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15_13" val="0"/>
</and_exp><and_exp><literal name="icmp_ln15_12" val="0"/>
</and_exp><and_exp><literal name="icmp_ln15_11" val="0"/>
</and_exp><and_exp><literal name="icmp_ln15_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="940" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %97

]]></Node>
<StgValue><ssdm name="br_ln21"/></StgValue>
</operation>
</state>

<state id="73" st_id="73">

<operation id="1010" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="942" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0">
<![CDATA[
:0  %phi_ln13_2 = phi i16 [ %add_ln21_43, %hls_label_2_end13 ], [ %add_ln13_9, %181 ]

]]></Node>
<StgValue><ssdm name="phi_ln13_2"/></StgValue>
</operation>

<operation id="1011" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="943" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0">
<![CDATA[
:1  %phi_ln15_1 = phi i16 [ %add_ln21_42, %hls_label_2_end13 ], [ %add_ln13_6, %181 ]

]]></Node>
<StgValue><ssdm name="phi_ln15_1"/></StgValue>
</operation>

<operation id="1012" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="944" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0">
<![CDATA[
:2  %o_count_2_1_0 = phi i16 [ %add_ln18_23, %hls_label_2_end13 ], [ %add_ln13_5, %181 ]

]]></Node>
<StgValue><ssdm name="o_count_2_1_0"/></StgValue>
</operation>

<operation id="1013" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="945" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0">
<![CDATA[
:3  %i_count_1_1_0 = phi i16 [ %add_ln26_106, %hls_label_2_end13 ], [ %add_ln26, %181 ]

]]></Node>
<StgValue><ssdm name="i_count_1_1_0"/></StgValue>
</operation>

<operation id="1014" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="946" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0">
<![CDATA[
:4  %height_0_1_0 = phi i16 [ %add_ln21_41, %hls_label_2_end13 ], [ 0, %181 ]

]]></Node>
<StgValue><ssdm name="height_0_1_0"/></StgValue>
</operation>

<operation id="1015" st_id="73" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="947" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
:5  %icmp_ln21_7 = icmp eq i16 %height_0_1_0, %input_height_cast1

]]></Node>
<StgValue><ssdm name="icmp_ln21_7"/></StgValue>
</operation>

<operation id="1016" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="948" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:6  br i1 %icmp_ln21_7, label %175, label %hls_label_2_begin7

]]></Node>
<StgValue><ssdm name="br_ln21"/></StgValue>
</operation>

<operation id="1017" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="950" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_2_begin7:0  %tmp_9 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str5)

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="1018" st_id="73" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="951" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_2_begin7:1  %add_ln26_58 = add i16 %i_count_1_1_0, %input_width_cast2

]]></Node>
<StgValue><ssdm name="add_ln26_58"/></StgValue>
</operation>

<operation id="1019" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="952" bw="0" op_0_bw="0">
<![CDATA[
hls_label_2_begin7:2  br label %98

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>
</state>

<state id="74" st_id="74">

<operation id="1020" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="954" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0">
<![CDATA[
:0  %o_count_3_1_0_0 = phi i16 [ %o_count_2_1_0, %hls_label_2_begin7 ], [ %add_ln27_55, %105 ]

]]></Node>
<StgValue><ssdm name="o_count_3_1_0_0"/></StgValue>
</operation>

<operation id="1021" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="955" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0">
<![CDATA[
:1  %i_count_2_1_0_0 = phi i16 [ %i_count_1_1_0, %hls_label_2_begin7 ], [ %add_ln26_65, %105 ]

]]></Node>
<StgValue><ssdm name="i_count_2_1_0_0"/></StgValue>
</operation>

<operation id="1022" st_id="74" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="956" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
:2  %icmp_ln23_49 = icmp eq i16 %o_count_3_1_0_0, %phi_ln15_1

]]></Node>
<StgValue><ssdm name="icmp_ln23_49"/></StgValue>
</operation>

<operation id="1023" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="957" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %icmp_ln23_49, label %106, label %99

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="1024" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_49" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="959" bw="64" op_0_bw="16">
<![CDATA[
:0  %zext_ln25_98 = zext i16 %i_count_2_1_0_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln25_98"/></StgValue>
</operation>

<operation id="1025" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_49" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="960" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %input_addr_142 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %zext_ln25_98

]]></Node>
<StgValue><ssdm name="input_addr_142"/></StgValue>
</operation>

<operation id="1026" st_id="74" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_49" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="961" bw="16" op_0_bw="14">
<![CDATA[
:2  %input_load_97 = load i16* %input_addr_142, align 2

]]></Node>
<StgValue><ssdm name="input_load_97"/></StgValue>
</operation>
</state>

<state id="75" st_id="75">

<operation id="1027" st_id="75" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="961" bw="16" op_0_bw="14">
<![CDATA[
:2  %input_load_97 = load i16* %input_addr_142, align 2

]]></Node>
<StgValue><ssdm name="input_load_97"/></StgValue>
</operation>

<operation id="1028" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="962" bw="64" op_0_bw="16">
<![CDATA[
:3  %zext_ln25_99 = zext i16 %o_count_3_1_0_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln25_99"/></StgValue>
</operation>

<operation id="1029" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="963" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %output_addr_116 = getelementptr [14400 x i16]* %output_r, i64 0, i64 %zext_ln25_99

]]></Node>
<StgValue><ssdm name="output_addr_116"/></StgValue>
</operation>

<operation id="1030" st_id="75" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="964" bw="0" op_0_bw="16" op_1_bw="14">
<![CDATA[
:5  store i16 %input_load_97, i16* %output_addr_116, align 2

]]></Node>
<StgValue><ssdm name="store_ln25"/></StgValue>
</operation>

<operation id="1031" st_id="75" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="965" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:6  %add_ln26_59 = add i16 %i_count_2_1_0_0, 1

]]></Node>
<StgValue><ssdm name="add_ln26_59"/></StgValue>
</operation>

<operation id="1032" st_id="75" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="966" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:7  %add_ln27_49 = add i16 %o_count_3_1_0_0, 1

]]></Node>
<StgValue><ssdm name="add_ln27_49"/></StgValue>
</operation>

<operation id="1033" st_id="75" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="967" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
:8  %icmp_ln23_50 = icmp eq i16 %add_ln27_49, %phi_ln15_1

]]></Node>
<StgValue><ssdm name="icmp_ln23_50"/></StgValue>
</operation>

<operation id="1034" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="968" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:9  br i1 %icmp_ln23_50, label %106, label %100

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="1035" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="970" bw="64" op_0_bw="16">
<![CDATA[
:0  %zext_ln25_100 = zext i16 %add_ln26_59 to i64

]]></Node>
<StgValue><ssdm name="zext_ln25_100"/></StgValue>
</operation>

<operation id="1036" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="971" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %input_addr_143 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %zext_ln25_100

]]></Node>
<StgValue><ssdm name="input_addr_143"/></StgValue>
</operation>

<operation id="1037" st_id="75" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="972" bw="16" op_0_bw="14">
<![CDATA[
:2  %input_load_98 = load i16* %input_addr_143, align 2

]]></Node>
<StgValue><ssdm name="input_load_98"/></StgValue>
</operation>
</state>

<state id="76" st_id="76">

<operation id="1038" st_id="76" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="972" bw="16" op_0_bw="14">
<![CDATA[
:2  %input_load_98 = load i16* %input_addr_143, align 2

]]></Node>
<StgValue><ssdm name="input_load_98"/></StgValue>
</operation>

<operation id="1039" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="973" bw="64" op_0_bw="16">
<![CDATA[
:3  %zext_ln25_101 = zext i16 %add_ln27_49 to i64

]]></Node>
<StgValue><ssdm name="zext_ln25_101"/></StgValue>
</operation>

<operation id="1040" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="974" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %output_addr_117 = getelementptr [14400 x i16]* %output_r, i64 0, i64 %zext_ln25_101

]]></Node>
<StgValue><ssdm name="output_addr_117"/></StgValue>
</operation>

<operation id="1041" st_id="76" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="975" bw="0" op_0_bw="16" op_1_bw="14">
<![CDATA[
:5  store i16 %input_load_98, i16* %output_addr_117, align 2

]]></Node>
<StgValue><ssdm name="store_ln25"/></StgValue>
</operation>

<operation id="1042" st_id="76" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="976" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:6  %add_ln26_60 = add i16 %i_count_2_1_0_0, 2

]]></Node>
<StgValue><ssdm name="add_ln26_60"/></StgValue>
</operation>

<operation id="1043" st_id="76" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="977" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:7  %add_ln27_50 = add i16 %o_count_3_1_0_0, 2

]]></Node>
<StgValue><ssdm name="add_ln27_50"/></StgValue>
</operation>

<operation id="1044" st_id="76" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="978" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
:8  %icmp_ln23_51 = icmp eq i16 %add_ln27_50, %phi_ln15_1

]]></Node>
<StgValue><ssdm name="icmp_ln23_51"/></StgValue>
</operation>

<operation id="1045" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="979" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:9  br i1 %icmp_ln23_51, label %106, label %101

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="1046" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="981" bw="64" op_0_bw="16">
<![CDATA[
:0  %zext_ln25_102 = zext i16 %add_ln26_60 to i64

]]></Node>
<StgValue><ssdm name="zext_ln25_102"/></StgValue>
</operation>

<operation id="1047" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="982" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %input_addr_144 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %zext_ln25_102

]]></Node>
<StgValue><ssdm name="input_addr_144"/></StgValue>
</operation>

<operation id="1048" st_id="76" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="983" bw="16" op_0_bw="14">
<![CDATA[
:2  %input_load_99 = load i16* %input_addr_144, align 2

]]></Node>
<StgValue><ssdm name="input_load_99"/></StgValue>
</operation>
</state>

<state id="77" st_id="77">

<operation id="1049" st_id="77" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="983" bw="16" op_0_bw="14">
<![CDATA[
:2  %input_load_99 = load i16* %input_addr_144, align 2

]]></Node>
<StgValue><ssdm name="input_load_99"/></StgValue>
</operation>

<operation id="1050" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="984" bw="64" op_0_bw="16">
<![CDATA[
:3  %zext_ln25_103 = zext i16 %add_ln27_50 to i64

]]></Node>
<StgValue><ssdm name="zext_ln25_103"/></StgValue>
</operation>

<operation id="1051" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="985" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %output_addr_118 = getelementptr [14400 x i16]* %output_r, i64 0, i64 %zext_ln25_103

]]></Node>
<StgValue><ssdm name="output_addr_118"/></StgValue>
</operation>

<operation id="1052" st_id="77" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="986" bw="0" op_0_bw="16" op_1_bw="14">
<![CDATA[
:5  store i16 %input_load_99, i16* %output_addr_118, align 2

]]></Node>
<StgValue><ssdm name="store_ln25"/></StgValue>
</operation>

<operation id="1053" st_id="77" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="987" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:6  %add_ln26_61 = add i16 %i_count_2_1_0_0, 3

]]></Node>
<StgValue><ssdm name="add_ln26_61"/></StgValue>
</operation>

<operation id="1054" st_id="77" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="988" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:7  %add_ln27_51 = add i16 %o_count_3_1_0_0, 3

]]></Node>
<StgValue><ssdm name="add_ln27_51"/></StgValue>
</operation>

<operation id="1055" st_id="77" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="989" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
:8  %icmp_ln23_52 = icmp eq i16 %add_ln27_51, %phi_ln15_1

]]></Node>
<StgValue><ssdm name="icmp_ln23_52"/></StgValue>
</operation>

<operation id="1056" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="990" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:9  br i1 %icmp_ln23_52, label %106, label %102

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="1057" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="992" bw="64" op_0_bw="16">
<![CDATA[
:0  %zext_ln25_104 = zext i16 %add_ln26_61 to i64

]]></Node>
<StgValue><ssdm name="zext_ln25_104"/></StgValue>
</operation>

<operation id="1058" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="993" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %input_addr_145 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %zext_ln25_104

]]></Node>
<StgValue><ssdm name="input_addr_145"/></StgValue>
</operation>

<operation id="1059" st_id="77" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="994" bw="16" op_0_bw="14">
<![CDATA[
:2  %input_load_100 = load i16* %input_addr_145, align 2

]]></Node>
<StgValue><ssdm name="input_load_100"/></StgValue>
</operation>
</state>

<state id="78" st_id="78">

<operation id="1060" st_id="78" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="994" bw="16" op_0_bw="14">
<![CDATA[
:2  %input_load_100 = load i16* %input_addr_145, align 2

]]></Node>
<StgValue><ssdm name="input_load_100"/></StgValue>
</operation>

<operation id="1061" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="995" bw="64" op_0_bw="16">
<![CDATA[
:3  %zext_ln25_105 = zext i16 %add_ln27_51 to i64

]]></Node>
<StgValue><ssdm name="zext_ln25_105"/></StgValue>
</operation>

<operation id="1062" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="996" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %output_addr_119 = getelementptr [14400 x i16]* %output_r, i64 0, i64 %zext_ln25_105

]]></Node>
<StgValue><ssdm name="output_addr_119"/></StgValue>
</operation>

<operation id="1063" st_id="78" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="997" bw="0" op_0_bw="16" op_1_bw="14">
<![CDATA[
:5  store i16 %input_load_100, i16* %output_addr_119, align 2

]]></Node>
<StgValue><ssdm name="store_ln25"/></StgValue>
</operation>

<operation id="1064" st_id="78" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="998" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:6  %add_ln26_62 = add i16 %i_count_2_1_0_0, 4

]]></Node>
<StgValue><ssdm name="add_ln26_62"/></StgValue>
</operation>

<operation id="1065" st_id="78" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="999" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:7  %add_ln27_52 = add i16 %o_count_3_1_0_0, 4

]]></Node>
<StgValue><ssdm name="add_ln27_52"/></StgValue>
</operation>

<operation id="1066" st_id="78" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1000" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
:8  %icmp_ln23_53 = icmp eq i16 %add_ln27_52, %phi_ln15_1

]]></Node>
<StgValue><ssdm name="icmp_ln23_53"/></StgValue>
</operation>

<operation id="1067" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1001" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:9  br i1 %icmp_ln23_53, label %106, label %103

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="1068" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1003" bw="64" op_0_bw="16">
<![CDATA[
:0  %zext_ln25_106 = zext i16 %add_ln26_62 to i64

]]></Node>
<StgValue><ssdm name="zext_ln25_106"/></StgValue>
</operation>

<operation id="1069" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1004" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %input_addr_146 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %zext_ln25_106

]]></Node>
<StgValue><ssdm name="input_addr_146"/></StgValue>
</operation>

<operation id="1070" st_id="78" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1005" bw="16" op_0_bw="14">
<![CDATA[
:2  %input_load_101 = load i16* %input_addr_146, align 2

]]></Node>
<StgValue><ssdm name="input_load_101"/></StgValue>
</operation>
</state>

<state id="79" st_id="79">

<operation id="1071" st_id="79" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1005" bw="16" op_0_bw="14">
<![CDATA[
:2  %input_load_101 = load i16* %input_addr_146, align 2

]]></Node>
<StgValue><ssdm name="input_load_101"/></StgValue>
</operation>

<operation id="1072" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1006" bw="64" op_0_bw="16">
<![CDATA[
:3  %zext_ln25_107 = zext i16 %add_ln27_52 to i64

]]></Node>
<StgValue><ssdm name="zext_ln25_107"/></StgValue>
</operation>

<operation id="1073" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1007" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %output_addr_120 = getelementptr [14400 x i16]* %output_r, i64 0, i64 %zext_ln25_107

]]></Node>
<StgValue><ssdm name="output_addr_120"/></StgValue>
</operation>

<operation id="1074" st_id="79" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1008" bw="0" op_0_bw="16" op_1_bw="14">
<![CDATA[
:5  store i16 %input_load_101, i16* %output_addr_120, align 2

]]></Node>
<StgValue><ssdm name="store_ln25"/></StgValue>
</operation>

<operation id="1075" st_id="79" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1009" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:6  %add_ln26_63 = add i16 %i_count_2_1_0_0, 5

]]></Node>
<StgValue><ssdm name="add_ln26_63"/></StgValue>
</operation>

<operation id="1076" st_id="79" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1010" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:7  %add_ln27_53 = add i16 %o_count_3_1_0_0, 5

]]></Node>
<StgValue><ssdm name="add_ln27_53"/></StgValue>
</operation>

<operation id="1077" st_id="79" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1011" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
:8  %icmp_ln23_54 = icmp eq i16 %add_ln27_53, %phi_ln15_1

]]></Node>
<StgValue><ssdm name="icmp_ln23_54"/></StgValue>
</operation>

<operation id="1078" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1012" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:9  br i1 %icmp_ln23_54, label %106, label %104

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="1079" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1014" bw="64" op_0_bw="16">
<![CDATA[
:0  %zext_ln25_108 = zext i16 %add_ln26_63 to i64

]]></Node>
<StgValue><ssdm name="zext_ln25_108"/></StgValue>
</operation>

<operation id="1080" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1015" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %input_addr_147 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %zext_ln25_108

]]></Node>
<StgValue><ssdm name="input_addr_147"/></StgValue>
</operation>

<operation id="1081" st_id="79" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1016" bw="16" op_0_bw="14">
<![CDATA[
:2  %input_load_102 = load i16* %input_addr_147, align 2

]]></Node>
<StgValue><ssdm name="input_load_102"/></StgValue>
</operation>
</state>

<state id="80" st_id="80">

<operation id="1082" st_id="80" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_49" val="0"/>
<literal name="icmp_ln23_50" val="0"/>
<literal name="icmp_ln23_51" val="0"/>
<literal name="icmp_ln23_52" val="0"/>
<literal name="icmp_ln23_53" val="0"/>
<literal name="icmp_ln23_54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1016" bw="16" op_0_bw="14">
<![CDATA[
:2  %input_load_102 = load i16* %input_addr_147, align 2

]]></Node>
<StgValue><ssdm name="input_load_102"/></StgValue>
</operation>

<operation id="1083" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_49" val="0"/>
<literal name="icmp_ln23_50" val="0"/>
<literal name="icmp_ln23_51" val="0"/>
<literal name="icmp_ln23_52" val="0"/>
<literal name="icmp_ln23_53" val="0"/>
<literal name="icmp_ln23_54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1017" bw="64" op_0_bw="16">
<![CDATA[
:3  %zext_ln25_109 = zext i16 %add_ln27_53 to i64

]]></Node>
<StgValue><ssdm name="zext_ln25_109"/></StgValue>
</operation>

<operation id="1084" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_49" val="0"/>
<literal name="icmp_ln23_50" val="0"/>
<literal name="icmp_ln23_51" val="0"/>
<literal name="icmp_ln23_52" val="0"/>
<literal name="icmp_ln23_53" val="0"/>
<literal name="icmp_ln23_54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1018" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %output_addr_121 = getelementptr [14400 x i16]* %output_r, i64 0, i64 %zext_ln25_109

]]></Node>
<StgValue><ssdm name="output_addr_121"/></StgValue>
</operation>

<operation id="1085" st_id="80" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_49" val="0"/>
<literal name="icmp_ln23_50" val="0"/>
<literal name="icmp_ln23_51" val="0"/>
<literal name="icmp_ln23_52" val="0"/>
<literal name="icmp_ln23_53" val="0"/>
<literal name="icmp_ln23_54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1019" bw="0" op_0_bw="16" op_1_bw="14">
<![CDATA[
:5  store i16 %input_load_102, i16* %output_addr_121, align 2

]]></Node>
<StgValue><ssdm name="store_ln25"/></StgValue>
</operation>

<operation id="1086" st_id="80" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_49" val="0"/>
<literal name="icmp_ln23_50" val="0"/>
<literal name="icmp_ln23_51" val="0"/>
<literal name="icmp_ln23_52" val="0"/>
<literal name="icmp_ln23_53" val="0"/>
<literal name="icmp_ln23_54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1020" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:6  %add_ln26_64 = add i16 %i_count_2_1_0_0, 6

]]></Node>
<StgValue><ssdm name="add_ln26_64"/></StgValue>
</operation>

<operation id="1087" st_id="80" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_49" val="0"/>
<literal name="icmp_ln23_50" val="0"/>
<literal name="icmp_ln23_51" val="0"/>
<literal name="icmp_ln23_52" val="0"/>
<literal name="icmp_ln23_53" val="0"/>
<literal name="icmp_ln23_54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1021" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:7  %add_ln27_54 = add i16 %o_count_3_1_0_0, 6

]]></Node>
<StgValue><ssdm name="add_ln27_54"/></StgValue>
</operation>

<operation id="1088" st_id="80" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_49" val="0"/>
<literal name="icmp_ln23_50" val="0"/>
<literal name="icmp_ln23_51" val="0"/>
<literal name="icmp_ln23_52" val="0"/>
<literal name="icmp_ln23_53" val="0"/>
<literal name="icmp_ln23_54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1022" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
:8  %icmp_ln23_55 = icmp eq i16 %add_ln27_54, %phi_ln15_1

]]></Node>
<StgValue><ssdm name="icmp_ln23_55"/></StgValue>
</operation>

<operation id="1089" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_49" val="0"/>
<literal name="icmp_ln23_50" val="0"/>
<literal name="icmp_ln23_51" val="0"/>
<literal name="icmp_ln23_52" val="0"/>
<literal name="icmp_ln23_53" val="0"/>
<literal name="icmp_ln23_54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1023" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:9  br i1 %icmp_ln23_55, label %106, label %105

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="1090" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_49" val="0"/>
<literal name="icmp_ln23_50" val="0"/>
<literal name="icmp_ln23_51" val="0"/>
<literal name="icmp_ln23_52" val="0"/>
<literal name="icmp_ln23_53" val="0"/>
<literal name="icmp_ln23_54" val="0"/>
<literal name="icmp_ln23_55" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1025" bw="64" op_0_bw="16">
<![CDATA[
:0  %zext_ln25_110 = zext i16 %add_ln26_64 to i64

]]></Node>
<StgValue><ssdm name="zext_ln25_110"/></StgValue>
</operation>

<operation id="1091" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_49" val="0"/>
<literal name="icmp_ln23_50" val="0"/>
<literal name="icmp_ln23_51" val="0"/>
<literal name="icmp_ln23_52" val="0"/>
<literal name="icmp_ln23_53" val="0"/>
<literal name="icmp_ln23_54" val="0"/>
<literal name="icmp_ln23_55" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1026" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %input_addr_148 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %zext_ln25_110

]]></Node>
<StgValue><ssdm name="input_addr_148"/></StgValue>
</operation>

<operation id="1092" st_id="80" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_49" val="0"/>
<literal name="icmp_ln23_50" val="0"/>
<literal name="icmp_ln23_51" val="0"/>
<literal name="icmp_ln23_52" val="0"/>
<literal name="icmp_ln23_53" val="0"/>
<literal name="icmp_ln23_54" val="0"/>
<literal name="icmp_ln23_55" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1027" bw="16" op_0_bw="14">
<![CDATA[
:2  %input_load_103 = load i16* %input_addr_148, align 2

]]></Node>
<StgValue><ssdm name="input_load_103"/></StgValue>
</operation>

<operation id="1093" st_id="80" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_49" val="0"/>
<literal name="icmp_ln23_50" val="0"/>
<literal name="icmp_ln23_51" val="0"/>
<literal name="icmp_ln23_52" val="0"/>
<literal name="icmp_ln23_53" val="0"/>
<literal name="icmp_ln23_54" val="0"/>
<literal name="icmp_ln23_55" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1031" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:6  %add_ln26_65 = add i16 %i_count_2_1_0_0, 7

]]></Node>
<StgValue><ssdm name="add_ln26_65"/></StgValue>
</operation>

<operation id="1094" st_id="80" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_49" val="0"/>
<literal name="icmp_ln23_50" val="0"/>
<literal name="icmp_ln23_51" val="0"/>
<literal name="icmp_ln23_52" val="0"/>
<literal name="icmp_ln23_53" val="0"/>
<literal name="icmp_ln23_54" val="0"/>
<literal name="icmp_ln23_55" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1032" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:7  %add_ln27_55 = add i16 %o_count_3_1_0_0, 7

]]></Node>
<StgValue><ssdm name="add_ln27_55"/></StgValue>
</operation>

<operation id="1095" st_id="80" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_55" val="1"/>
</and_exp><and_exp><literal name="icmp_ln23_54" val="1"/>
</and_exp><and_exp><literal name="icmp_ln23_53" val="1"/>
</and_exp><and_exp><literal name="icmp_ln23_52" val="1"/>
</and_exp><and_exp><literal name="icmp_ln23_51" val="1"/>
</and_exp><and_exp><literal name="icmp_ln23_50" val="1"/>
</and_exp><and_exp><literal name="icmp_ln23_49" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1035" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:0  %add_ln18_16 = add i16 %o_count_2_1_0, %zext_ln13

]]></Node>
<StgValue><ssdm name="add_ln18_16"/></StgValue>
</operation>

<operation id="1096" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_55" val="1"/>
</and_exp><and_exp><literal name="icmp_ln23_54" val="1"/>
</and_exp><and_exp><literal name="icmp_ln23_53" val="1"/>
</and_exp><and_exp><literal name="icmp_ln23_52" val="1"/>
</and_exp><and_exp><literal name="icmp_ln23_51" val="1"/>
</and_exp><and_exp><literal name="icmp_ln23_50" val="1"/>
</and_exp><and_exp><literal name="icmp_ln23_49" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1036" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %107

]]></Node>
<StgValue><ssdm name="br_ln30"/></StgValue>
</operation>
</state>

<state id="81" st_id="81">

<operation id="1097" st_id="81" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1027" bw="16" op_0_bw="14">
<![CDATA[
:2  %input_load_103 = load i16* %input_addr_148, align 2

]]></Node>
<StgValue><ssdm name="input_load_103"/></StgValue>
</operation>

<operation id="1098" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1028" bw="64" op_0_bw="16">
<![CDATA[
:3  %zext_ln25_111 = zext i16 %add_ln27_54 to i64

]]></Node>
<StgValue><ssdm name="zext_ln25_111"/></StgValue>
</operation>

<operation id="1099" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1029" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %output_addr_122 = getelementptr [14400 x i16]* %output_r, i64 0, i64 %zext_ln25_111

]]></Node>
<StgValue><ssdm name="output_addr_122"/></StgValue>
</operation>

<operation id="1100" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1030" bw="0" op_0_bw="16" op_1_bw="14">
<![CDATA[
:5  store i16 %input_load_103, i16* %output_addr_122, align 2

]]></Node>
<StgValue><ssdm name="store_ln25"/></StgValue>
</operation>

<operation id="1101" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1033" bw="0" op_0_bw="0">
<![CDATA[
:8  br label %98

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>
</state>

<state id="82" st_id="82">

<operation id="1102" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1038" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0">
<![CDATA[
:0  %o_count_4_1_0 = phi i16 [ %phi_ln15_1, %106 ], [ %add_ln33_7, %108 ]

]]></Node>
<StgValue><ssdm name="o_count_4_1_0"/></StgValue>
</operation>

<operation id="1103" st_id="82" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1039" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1  %icmp_ln30_7 = icmp eq i16 %o_count_4_1_0, %phi_ln13_2

]]></Node>
<StgValue><ssdm name="icmp_ln30_7"/></StgValue>
</operation>

<operation id="1104" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1040" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_68 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2)

]]></Node>
<StgValue><ssdm name="empty_68"/></StgValue>
</operation>

<operation id="1105" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1041" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %icmp_ln30_7, label %hls_label_2_end7, label %108

]]></Node>
<StgValue><ssdm name="br_ln30"/></StgValue>
</operation>

<operation id="1106" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1043" bw="64" op_0_bw="16">
<![CDATA[
:0  %zext_ln32_7 = zext i16 %o_count_4_1_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln32_7"/></StgValue>
</operation>

<operation id="1107" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1044" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %output_addr_123 = getelementptr [14400 x i16]* %output_r, i64 0, i64 %zext_ln32_7

]]></Node>
<StgValue><ssdm name="output_addr_123"/></StgValue>
</operation>

<operation id="1108" st_id="82" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1045" bw="0" op_0_bw="16" op_1_bw="14">
<![CDATA[
:2  store i16 0, i16* %output_addr_123, align 2

]]></Node>
<StgValue><ssdm name="store_ln32"/></StgValue>
</operation>

<operation id="1109" st_id="82" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1046" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:3  %add_ln33_7 = add i16 %o_count_4_1_0, 1

]]></Node>
<StgValue><ssdm name="add_ln33_7"/></StgValue>
</operation>

<operation id="1110" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1047" bw="0" op_0_bw="0">
<![CDATA[
:4  br label %107

]]></Node>
<StgValue><ssdm name="br_ln30"/></StgValue>
</operation>

<operation id="1111" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1049" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_2_end7:0  %empty_67 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str5, i32 %tmp_9)

]]></Node>
<StgValue><ssdm name="empty_67"/></StgValue>
</operation>

<operation id="1112" st_id="82" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1050" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_2_end7:1  %add_ln21_23 = add i16 %height_0_1_0, 1

]]></Node>
<StgValue><ssdm name="add_ln21_23"/></StgValue>
</operation>

<operation id="1113" st_id="82" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1051" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_2_end7:2  %add_ln21_24 = add i16 %phi_ln15_1, %zext_ln13

]]></Node>
<StgValue><ssdm name="add_ln21_24"/></StgValue>
</operation>

<operation id="1114" st_id="82" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1052" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_2_end7:3  %add_ln21_25 = add i16 %phi_ln13_2, %zext_ln13

]]></Node>
<StgValue><ssdm name="add_ln21_25"/></StgValue>
</operation>

<operation id="1115" st_id="82" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1053" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_2_end7:4  %icmp_ln21_8 = icmp eq i16 %add_ln21_23, %input_height_cast1

]]></Node>
<StgValue><ssdm name="icmp_ln21_8"/></StgValue>
</operation>

<operation id="1116" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1054" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
hls_label_2_end7:5  br i1 %icmp_ln21_8, label %175, label %hls_label_2_begin8

]]></Node>
<StgValue><ssdm name="br_ln21"/></StgValue>
</operation>

<operation id="1117" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30_7" val="1"/>
<literal name="icmp_ln21_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1056" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_2_begin8:0  %tmp_s = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str5)

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="1118" st_id="82" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30_7" val="1"/>
<literal name="icmp_ln21_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1057" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_2_begin8:1  %add_ln26_66 = add i16 %add_ln26_58, %input_width_cast2

]]></Node>
<StgValue><ssdm name="add_ln26_66"/></StgValue>
</operation>

<operation id="1119" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30_7" val="1"/>
<literal name="icmp_ln21_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1058" bw="0" op_0_bw="0">
<![CDATA[
hls_label_2_begin8:2  br label %109

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>
</state>

<state id="83" st_id="83">

<operation id="1120" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1060" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0">
<![CDATA[
:0  %o_count_3_1_1_0 = phi i16 [ %add_ln18_16, %hls_label_2_begin8 ], [ %add_ln27_62, %116 ]

]]></Node>
<StgValue><ssdm name="o_count_3_1_1_0"/></StgValue>
</operation>

<operation id="1121" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1061" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0">
<![CDATA[
:1  %i_count_2_1_1_0 = phi i16 [ %add_ln26_58, %hls_label_2_begin8 ], [ %add_ln26_73, %116 ]

]]></Node>
<StgValue><ssdm name="i_count_2_1_1_0"/></StgValue>
</operation>

<operation id="1122" st_id="83" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1062" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
:2  %icmp_ln23_56 = icmp eq i16 %o_count_3_1_1_0, %add_ln21_24

]]></Node>
<StgValue><ssdm name="icmp_ln23_56"/></StgValue>
</operation>

<operation id="1123" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1063" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %icmp_ln23_56, label %117, label %110

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="1124" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_56" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1065" bw="64" op_0_bw="16">
<![CDATA[
:0  %zext_ln25_112 = zext i16 %i_count_2_1_1_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln25_112"/></StgValue>
</operation>

<operation id="1125" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_56" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1066" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %input_addr_149 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %zext_ln25_112

]]></Node>
<StgValue><ssdm name="input_addr_149"/></StgValue>
</operation>

<operation id="1126" st_id="83" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_56" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1067" bw="16" op_0_bw="14">
<![CDATA[
:2  %input_load_104 = load i16* %input_addr_149, align 2

]]></Node>
<StgValue><ssdm name="input_load_104"/></StgValue>
</operation>
</state>

<state id="84" st_id="84">

<operation id="1127" st_id="84" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1067" bw="16" op_0_bw="14">
<![CDATA[
:2  %input_load_104 = load i16* %input_addr_149, align 2

]]></Node>
<StgValue><ssdm name="input_load_104"/></StgValue>
</operation>

<operation id="1128" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1068" bw="64" op_0_bw="16">
<![CDATA[
:3  %zext_ln25_113 = zext i16 %o_count_3_1_1_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln25_113"/></StgValue>
</operation>

<operation id="1129" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1069" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %output_addr_124 = getelementptr [14400 x i16]* %output_r, i64 0, i64 %zext_ln25_113

]]></Node>
<StgValue><ssdm name="output_addr_124"/></StgValue>
</operation>

<operation id="1130" st_id="84" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1070" bw="0" op_0_bw="16" op_1_bw="14">
<![CDATA[
:5  store i16 %input_load_104, i16* %output_addr_124, align 2

]]></Node>
<StgValue><ssdm name="store_ln25"/></StgValue>
</operation>

<operation id="1131" st_id="84" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1071" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:6  %add_ln26_67 = add i16 %i_count_2_1_1_0, 1

]]></Node>
<StgValue><ssdm name="add_ln26_67"/></StgValue>
</operation>

<operation id="1132" st_id="84" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1072" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:7  %add_ln27_56 = add i16 %o_count_3_1_1_0, 1

]]></Node>
<StgValue><ssdm name="add_ln27_56"/></StgValue>
</operation>

<operation id="1133" st_id="84" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1073" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
:8  %icmp_ln23_57 = icmp eq i16 %add_ln27_56, %add_ln21_24

]]></Node>
<StgValue><ssdm name="icmp_ln23_57"/></StgValue>
</operation>

<operation id="1134" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1074" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:9  br i1 %icmp_ln23_57, label %117, label %111

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="1135" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1076" bw="64" op_0_bw="16">
<![CDATA[
:0  %zext_ln25_114 = zext i16 %add_ln26_67 to i64

]]></Node>
<StgValue><ssdm name="zext_ln25_114"/></StgValue>
</operation>

<operation id="1136" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1077" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %input_addr_150 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %zext_ln25_114

]]></Node>
<StgValue><ssdm name="input_addr_150"/></StgValue>
</operation>

<operation id="1137" st_id="84" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1078" bw="16" op_0_bw="14">
<![CDATA[
:2  %input_load_105 = load i16* %input_addr_150, align 2

]]></Node>
<StgValue><ssdm name="input_load_105"/></StgValue>
</operation>
</state>

<state id="85" st_id="85">

<operation id="1138" st_id="85" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1078" bw="16" op_0_bw="14">
<![CDATA[
:2  %input_load_105 = load i16* %input_addr_150, align 2

]]></Node>
<StgValue><ssdm name="input_load_105"/></StgValue>
</operation>

<operation id="1139" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1079" bw="64" op_0_bw="16">
<![CDATA[
:3  %zext_ln25_115 = zext i16 %add_ln27_56 to i64

]]></Node>
<StgValue><ssdm name="zext_ln25_115"/></StgValue>
</operation>

<operation id="1140" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1080" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %output_addr_125 = getelementptr [14400 x i16]* %output_r, i64 0, i64 %zext_ln25_115

]]></Node>
<StgValue><ssdm name="output_addr_125"/></StgValue>
</operation>

<operation id="1141" st_id="85" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1081" bw="0" op_0_bw="16" op_1_bw="14">
<![CDATA[
:5  store i16 %input_load_105, i16* %output_addr_125, align 2

]]></Node>
<StgValue><ssdm name="store_ln25"/></StgValue>
</operation>

<operation id="1142" st_id="85" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1082" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:6  %add_ln26_68 = add i16 %i_count_2_1_1_0, 2

]]></Node>
<StgValue><ssdm name="add_ln26_68"/></StgValue>
</operation>

<operation id="1143" st_id="85" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1083" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:7  %add_ln27_57 = add i16 %o_count_3_1_1_0, 2

]]></Node>
<StgValue><ssdm name="add_ln27_57"/></StgValue>
</operation>

<operation id="1144" st_id="85" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1084" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
:8  %icmp_ln23_58 = icmp eq i16 %add_ln27_57, %add_ln21_24

]]></Node>
<StgValue><ssdm name="icmp_ln23_58"/></StgValue>
</operation>

<operation id="1145" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1085" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:9  br i1 %icmp_ln23_58, label %117, label %112

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="1146" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1087" bw="64" op_0_bw="16">
<![CDATA[
:0  %zext_ln25_116 = zext i16 %add_ln26_68 to i64

]]></Node>
<StgValue><ssdm name="zext_ln25_116"/></StgValue>
</operation>

<operation id="1147" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1088" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %input_addr_151 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %zext_ln25_116

]]></Node>
<StgValue><ssdm name="input_addr_151"/></StgValue>
</operation>

<operation id="1148" st_id="85" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1089" bw="16" op_0_bw="14">
<![CDATA[
:2  %input_load_106 = load i16* %input_addr_151, align 2

]]></Node>
<StgValue><ssdm name="input_load_106"/></StgValue>
</operation>
</state>

<state id="86" st_id="86">

<operation id="1149" st_id="86" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1089" bw="16" op_0_bw="14">
<![CDATA[
:2  %input_load_106 = load i16* %input_addr_151, align 2

]]></Node>
<StgValue><ssdm name="input_load_106"/></StgValue>
</operation>

<operation id="1150" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1090" bw="64" op_0_bw="16">
<![CDATA[
:3  %zext_ln25_117 = zext i16 %add_ln27_57 to i64

]]></Node>
<StgValue><ssdm name="zext_ln25_117"/></StgValue>
</operation>

<operation id="1151" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1091" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %output_addr_126 = getelementptr [14400 x i16]* %output_r, i64 0, i64 %zext_ln25_117

]]></Node>
<StgValue><ssdm name="output_addr_126"/></StgValue>
</operation>

<operation id="1152" st_id="86" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1092" bw="0" op_0_bw="16" op_1_bw="14">
<![CDATA[
:5  store i16 %input_load_106, i16* %output_addr_126, align 2

]]></Node>
<StgValue><ssdm name="store_ln25"/></StgValue>
</operation>

<operation id="1153" st_id="86" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1093" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:6  %add_ln26_69 = add i16 %i_count_2_1_1_0, 3

]]></Node>
<StgValue><ssdm name="add_ln26_69"/></StgValue>
</operation>

<operation id="1154" st_id="86" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1094" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:7  %add_ln27_58 = add i16 %o_count_3_1_1_0, 3

]]></Node>
<StgValue><ssdm name="add_ln27_58"/></StgValue>
</operation>

<operation id="1155" st_id="86" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1095" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
:8  %icmp_ln23_59 = icmp eq i16 %add_ln27_58, %add_ln21_24

]]></Node>
<StgValue><ssdm name="icmp_ln23_59"/></StgValue>
</operation>

<operation id="1156" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1096" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:9  br i1 %icmp_ln23_59, label %117, label %113

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="1157" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1098" bw="64" op_0_bw="16">
<![CDATA[
:0  %zext_ln25_118 = zext i16 %add_ln26_69 to i64

]]></Node>
<StgValue><ssdm name="zext_ln25_118"/></StgValue>
</operation>

<operation id="1158" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1099" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %input_addr_152 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %zext_ln25_118

]]></Node>
<StgValue><ssdm name="input_addr_152"/></StgValue>
</operation>

<operation id="1159" st_id="86" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1100" bw="16" op_0_bw="14">
<![CDATA[
:2  %input_load_107 = load i16* %input_addr_152, align 2

]]></Node>
<StgValue><ssdm name="input_load_107"/></StgValue>
</operation>
</state>

<state id="87" st_id="87">

<operation id="1160" st_id="87" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1100" bw="16" op_0_bw="14">
<![CDATA[
:2  %input_load_107 = load i16* %input_addr_152, align 2

]]></Node>
<StgValue><ssdm name="input_load_107"/></StgValue>
</operation>

<operation id="1161" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1101" bw="64" op_0_bw="16">
<![CDATA[
:3  %zext_ln25_119 = zext i16 %add_ln27_58 to i64

]]></Node>
<StgValue><ssdm name="zext_ln25_119"/></StgValue>
</operation>

<operation id="1162" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1102" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %output_addr_127 = getelementptr [14400 x i16]* %output_r, i64 0, i64 %zext_ln25_119

]]></Node>
<StgValue><ssdm name="output_addr_127"/></StgValue>
</operation>

<operation id="1163" st_id="87" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1103" bw="0" op_0_bw="16" op_1_bw="14">
<![CDATA[
:5  store i16 %input_load_107, i16* %output_addr_127, align 2

]]></Node>
<StgValue><ssdm name="store_ln25"/></StgValue>
</operation>

<operation id="1164" st_id="87" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1104" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:6  %add_ln26_70 = add i16 %i_count_2_1_1_0, 4

]]></Node>
<StgValue><ssdm name="add_ln26_70"/></StgValue>
</operation>

<operation id="1165" st_id="87" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1105" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:7  %add_ln27_59 = add i16 %o_count_3_1_1_0, 4

]]></Node>
<StgValue><ssdm name="add_ln27_59"/></StgValue>
</operation>

<operation id="1166" st_id="87" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1106" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
:8  %icmp_ln23_60 = icmp eq i16 %add_ln27_59, %add_ln21_24

]]></Node>
<StgValue><ssdm name="icmp_ln23_60"/></StgValue>
</operation>

<operation id="1167" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1107" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:9  br i1 %icmp_ln23_60, label %117, label %114

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="1168" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1109" bw="64" op_0_bw="16">
<![CDATA[
:0  %zext_ln25_120 = zext i16 %add_ln26_70 to i64

]]></Node>
<StgValue><ssdm name="zext_ln25_120"/></StgValue>
</operation>

<operation id="1169" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1110" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %input_addr_153 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %zext_ln25_120

]]></Node>
<StgValue><ssdm name="input_addr_153"/></StgValue>
</operation>

<operation id="1170" st_id="87" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1111" bw="16" op_0_bw="14">
<![CDATA[
:2  %input_load_108 = load i16* %input_addr_153, align 2

]]></Node>
<StgValue><ssdm name="input_load_108"/></StgValue>
</operation>
</state>

<state id="88" st_id="88">

<operation id="1171" st_id="88" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1111" bw="16" op_0_bw="14">
<![CDATA[
:2  %input_load_108 = load i16* %input_addr_153, align 2

]]></Node>
<StgValue><ssdm name="input_load_108"/></StgValue>
</operation>

<operation id="1172" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1112" bw="64" op_0_bw="16">
<![CDATA[
:3  %zext_ln25_121 = zext i16 %add_ln27_59 to i64

]]></Node>
<StgValue><ssdm name="zext_ln25_121"/></StgValue>
</operation>

<operation id="1173" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1113" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %output_addr_128 = getelementptr [14400 x i16]* %output_r, i64 0, i64 %zext_ln25_121

]]></Node>
<StgValue><ssdm name="output_addr_128"/></StgValue>
</operation>

<operation id="1174" st_id="88" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1114" bw="0" op_0_bw="16" op_1_bw="14">
<![CDATA[
:5  store i16 %input_load_108, i16* %output_addr_128, align 2

]]></Node>
<StgValue><ssdm name="store_ln25"/></StgValue>
</operation>

<operation id="1175" st_id="88" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1115" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:6  %add_ln26_71 = add i16 %i_count_2_1_1_0, 5

]]></Node>
<StgValue><ssdm name="add_ln26_71"/></StgValue>
</operation>

<operation id="1176" st_id="88" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1116" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:7  %add_ln27_60 = add i16 %o_count_3_1_1_0, 5

]]></Node>
<StgValue><ssdm name="add_ln27_60"/></StgValue>
</operation>

<operation id="1177" st_id="88" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1117" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
:8  %icmp_ln23_61 = icmp eq i16 %add_ln27_60, %add_ln21_24

]]></Node>
<StgValue><ssdm name="icmp_ln23_61"/></StgValue>
</operation>

<operation id="1178" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1118" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:9  br i1 %icmp_ln23_61, label %117, label %115

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="1179" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1120" bw="64" op_0_bw="16">
<![CDATA[
:0  %zext_ln25_122 = zext i16 %add_ln26_71 to i64

]]></Node>
<StgValue><ssdm name="zext_ln25_122"/></StgValue>
</operation>

<operation id="1180" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1121" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %input_addr_154 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %zext_ln25_122

]]></Node>
<StgValue><ssdm name="input_addr_154"/></StgValue>
</operation>

<operation id="1181" st_id="88" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1122" bw="16" op_0_bw="14">
<![CDATA[
:2  %input_load_109 = load i16* %input_addr_154, align 2

]]></Node>
<StgValue><ssdm name="input_load_109"/></StgValue>
</operation>
</state>

<state id="89" st_id="89">

<operation id="1182" st_id="89" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_56" val="0"/>
<literal name="icmp_ln23_57" val="0"/>
<literal name="icmp_ln23_58" val="0"/>
<literal name="icmp_ln23_59" val="0"/>
<literal name="icmp_ln23_60" val="0"/>
<literal name="icmp_ln23_61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1122" bw="16" op_0_bw="14">
<![CDATA[
:2  %input_load_109 = load i16* %input_addr_154, align 2

]]></Node>
<StgValue><ssdm name="input_load_109"/></StgValue>
</operation>

<operation id="1183" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_56" val="0"/>
<literal name="icmp_ln23_57" val="0"/>
<literal name="icmp_ln23_58" val="0"/>
<literal name="icmp_ln23_59" val="0"/>
<literal name="icmp_ln23_60" val="0"/>
<literal name="icmp_ln23_61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1123" bw="64" op_0_bw="16">
<![CDATA[
:3  %zext_ln25_123 = zext i16 %add_ln27_60 to i64

]]></Node>
<StgValue><ssdm name="zext_ln25_123"/></StgValue>
</operation>

<operation id="1184" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_56" val="0"/>
<literal name="icmp_ln23_57" val="0"/>
<literal name="icmp_ln23_58" val="0"/>
<literal name="icmp_ln23_59" val="0"/>
<literal name="icmp_ln23_60" val="0"/>
<literal name="icmp_ln23_61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1124" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %output_addr_129 = getelementptr [14400 x i16]* %output_r, i64 0, i64 %zext_ln25_123

]]></Node>
<StgValue><ssdm name="output_addr_129"/></StgValue>
</operation>

<operation id="1185" st_id="89" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_56" val="0"/>
<literal name="icmp_ln23_57" val="0"/>
<literal name="icmp_ln23_58" val="0"/>
<literal name="icmp_ln23_59" val="0"/>
<literal name="icmp_ln23_60" val="0"/>
<literal name="icmp_ln23_61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1125" bw="0" op_0_bw="16" op_1_bw="14">
<![CDATA[
:5  store i16 %input_load_109, i16* %output_addr_129, align 2

]]></Node>
<StgValue><ssdm name="store_ln25"/></StgValue>
</operation>

<operation id="1186" st_id="89" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_56" val="0"/>
<literal name="icmp_ln23_57" val="0"/>
<literal name="icmp_ln23_58" val="0"/>
<literal name="icmp_ln23_59" val="0"/>
<literal name="icmp_ln23_60" val="0"/>
<literal name="icmp_ln23_61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1126" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:6  %add_ln26_72 = add i16 %i_count_2_1_1_0, 6

]]></Node>
<StgValue><ssdm name="add_ln26_72"/></StgValue>
</operation>

<operation id="1187" st_id="89" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_56" val="0"/>
<literal name="icmp_ln23_57" val="0"/>
<literal name="icmp_ln23_58" val="0"/>
<literal name="icmp_ln23_59" val="0"/>
<literal name="icmp_ln23_60" val="0"/>
<literal name="icmp_ln23_61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1127" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:7  %add_ln27_61 = add i16 %o_count_3_1_1_0, 6

]]></Node>
<StgValue><ssdm name="add_ln27_61"/></StgValue>
</operation>

<operation id="1188" st_id="89" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_56" val="0"/>
<literal name="icmp_ln23_57" val="0"/>
<literal name="icmp_ln23_58" val="0"/>
<literal name="icmp_ln23_59" val="0"/>
<literal name="icmp_ln23_60" val="0"/>
<literal name="icmp_ln23_61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1128" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
:8  %icmp_ln23_62 = icmp eq i16 %add_ln27_61, %add_ln21_24

]]></Node>
<StgValue><ssdm name="icmp_ln23_62"/></StgValue>
</operation>

<operation id="1189" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_56" val="0"/>
<literal name="icmp_ln23_57" val="0"/>
<literal name="icmp_ln23_58" val="0"/>
<literal name="icmp_ln23_59" val="0"/>
<literal name="icmp_ln23_60" val="0"/>
<literal name="icmp_ln23_61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1129" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:9  br i1 %icmp_ln23_62, label %117, label %116

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="1190" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_56" val="0"/>
<literal name="icmp_ln23_57" val="0"/>
<literal name="icmp_ln23_58" val="0"/>
<literal name="icmp_ln23_59" val="0"/>
<literal name="icmp_ln23_60" val="0"/>
<literal name="icmp_ln23_61" val="0"/>
<literal name="icmp_ln23_62" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1131" bw="64" op_0_bw="16">
<![CDATA[
:0  %zext_ln25_124 = zext i16 %add_ln26_72 to i64

]]></Node>
<StgValue><ssdm name="zext_ln25_124"/></StgValue>
</operation>

<operation id="1191" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_56" val="0"/>
<literal name="icmp_ln23_57" val="0"/>
<literal name="icmp_ln23_58" val="0"/>
<literal name="icmp_ln23_59" val="0"/>
<literal name="icmp_ln23_60" val="0"/>
<literal name="icmp_ln23_61" val="0"/>
<literal name="icmp_ln23_62" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1132" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %input_addr_155 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %zext_ln25_124

]]></Node>
<StgValue><ssdm name="input_addr_155"/></StgValue>
</operation>

<operation id="1192" st_id="89" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_56" val="0"/>
<literal name="icmp_ln23_57" val="0"/>
<literal name="icmp_ln23_58" val="0"/>
<literal name="icmp_ln23_59" val="0"/>
<literal name="icmp_ln23_60" val="0"/>
<literal name="icmp_ln23_61" val="0"/>
<literal name="icmp_ln23_62" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1133" bw="16" op_0_bw="14">
<![CDATA[
:2  %input_load_110 = load i16* %input_addr_155, align 2

]]></Node>
<StgValue><ssdm name="input_load_110"/></StgValue>
</operation>

<operation id="1193" st_id="89" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_56" val="0"/>
<literal name="icmp_ln23_57" val="0"/>
<literal name="icmp_ln23_58" val="0"/>
<literal name="icmp_ln23_59" val="0"/>
<literal name="icmp_ln23_60" val="0"/>
<literal name="icmp_ln23_61" val="0"/>
<literal name="icmp_ln23_62" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1137" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:6  %add_ln26_73 = add i16 %i_count_2_1_1_0, 7

]]></Node>
<StgValue><ssdm name="add_ln26_73"/></StgValue>
</operation>

<operation id="1194" st_id="89" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_56" val="0"/>
<literal name="icmp_ln23_57" val="0"/>
<literal name="icmp_ln23_58" val="0"/>
<literal name="icmp_ln23_59" val="0"/>
<literal name="icmp_ln23_60" val="0"/>
<literal name="icmp_ln23_61" val="0"/>
<literal name="icmp_ln23_62" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1138" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:7  %add_ln27_62 = add i16 %o_count_3_1_1_0, 7

]]></Node>
<StgValue><ssdm name="add_ln27_62"/></StgValue>
</operation>

<operation id="1195" st_id="89" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_62" val="1"/>
</and_exp><and_exp><literal name="icmp_ln23_61" val="1"/>
</and_exp><and_exp><literal name="icmp_ln23_60" val="1"/>
</and_exp><and_exp><literal name="icmp_ln23_59" val="1"/>
</and_exp><and_exp><literal name="icmp_ln23_58" val="1"/>
</and_exp><and_exp><literal name="icmp_ln23_57" val="1"/>
</and_exp><and_exp><literal name="icmp_ln23_56" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1141" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:0  %add_ln18_17 = add i16 %add_ln18_16, %zext_ln13

]]></Node>
<StgValue><ssdm name="add_ln18_17"/></StgValue>
</operation>

<operation id="1196" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_62" val="1"/>
</and_exp><and_exp><literal name="icmp_ln23_61" val="1"/>
</and_exp><and_exp><literal name="icmp_ln23_60" val="1"/>
</and_exp><and_exp><literal name="icmp_ln23_59" val="1"/>
</and_exp><and_exp><literal name="icmp_ln23_58" val="1"/>
</and_exp><and_exp><literal name="icmp_ln23_57" val="1"/>
</and_exp><and_exp><literal name="icmp_ln23_56" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1142" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %118

]]></Node>
<StgValue><ssdm name="br_ln30"/></StgValue>
</operation>
</state>

<state id="90" st_id="90">

<operation id="1197" st_id="90" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1133" bw="16" op_0_bw="14">
<![CDATA[
:2  %input_load_110 = load i16* %input_addr_155, align 2

]]></Node>
<StgValue><ssdm name="input_load_110"/></StgValue>
</operation>

<operation id="1198" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1134" bw="64" op_0_bw="16">
<![CDATA[
:3  %zext_ln25_125 = zext i16 %add_ln27_61 to i64

]]></Node>
<StgValue><ssdm name="zext_ln25_125"/></StgValue>
</operation>

<operation id="1199" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1135" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %output_addr_130 = getelementptr [14400 x i16]* %output_r, i64 0, i64 %zext_ln25_125

]]></Node>
<StgValue><ssdm name="output_addr_130"/></StgValue>
</operation>

<operation id="1200" st_id="90" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1136" bw="0" op_0_bw="16" op_1_bw="14">
<![CDATA[
:5  store i16 %input_load_110, i16* %output_addr_130, align 2

]]></Node>
<StgValue><ssdm name="store_ln25"/></StgValue>
</operation>

<operation id="1201" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1139" bw="0" op_0_bw="0">
<![CDATA[
:8  br label %109

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>
</state>

<state id="91" st_id="91">

<operation id="1202" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1144" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0">
<![CDATA[
:0  %o_count_4_1_1 = phi i16 [ %add_ln21_24, %117 ], [ %add_ln33_8, %119 ]

]]></Node>
<StgValue><ssdm name="o_count_4_1_1"/></StgValue>
</operation>

<operation id="1203" st_id="91" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1145" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1  %icmp_ln30_8 = icmp eq i16 %o_count_4_1_1, %add_ln21_25

]]></Node>
<StgValue><ssdm name="icmp_ln30_8"/></StgValue>
</operation>

<operation id="1204" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1146" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_70 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2)

]]></Node>
<StgValue><ssdm name="empty_70"/></StgValue>
</operation>

<operation id="1205" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1147" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %icmp_ln30_8, label %hls_label_2_end8, label %119

]]></Node>
<StgValue><ssdm name="br_ln30"/></StgValue>
</operation>

<operation id="1206" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1149" bw="64" op_0_bw="16">
<![CDATA[
:0  %zext_ln32_8 = zext i16 %o_count_4_1_1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln32_8"/></StgValue>
</operation>

<operation id="1207" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1150" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %output_addr_131 = getelementptr [14400 x i16]* %output_r, i64 0, i64 %zext_ln32_8

]]></Node>
<StgValue><ssdm name="output_addr_131"/></StgValue>
</operation>

<operation id="1208" st_id="91" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1151" bw="0" op_0_bw="16" op_1_bw="14">
<![CDATA[
:2  store i16 0, i16* %output_addr_131, align 2

]]></Node>
<StgValue><ssdm name="store_ln32"/></StgValue>
</operation>

<operation id="1209" st_id="91" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1152" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:3  %add_ln33_8 = add i16 %o_count_4_1_1, 1

]]></Node>
<StgValue><ssdm name="add_ln33_8"/></StgValue>
</operation>

<operation id="1210" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1153" bw="0" op_0_bw="0">
<![CDATA[
:4  br label %118

]]></Node>
<StgValue><ssdm name="br_ln30"/></StgValue>
</operation>

<operation id="1211" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1155" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_2_end8:0  %empty_69 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str5, i32 %tmp_s)

]]></Node>
<StgValue><ssdm name="empty_69"/></StgValue>
</operation>

<operation id="1212" st_id="91" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1156" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_2_end8:1  %add_ln21_26 = add i16 %height_0_1_0, 2

]]></Node>
<StgValue><ssdm name="add_ln21_26"/></StgValue>
</operation>

<operation id="1213" st_id="91" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1157" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_2_end8:2  %add_ln21_27 = add i16 %add_ln21_24, %zext_ln13

]]></Node>
<StgValue><ssdm name="add_ln21_27"/></StgValue>
</operation>

<operation id="1214" st_id="91" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1158" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_2_end8:3  %add_ln21_28 = add i16 %add_ln21_25, %zext_ln13

]]></Node>
<StgValue><ssdm name="add_ln21_28"/></StgValue>
</operation>

<operation id="1215" st_id="91" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1159" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_2_end8:4  %icmp_ln21_9 = icmp eq i16 %add_ln21_26, %input_height_cast1

]]></Node>
<StgValue><ssdm name="icmp_ln21_9"/></StgValue>
</operation>

<operation id="1216" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1160" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
hls_label_2_end8:5  br i1 %icmp_ln21_9, label %175, label %hls_label_2_begin9

]]></Node>
<StgValue><ssdm name="br_ln21"/></StgValue>
</operation>

<operation id="1217" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30_8" val="1"/>
<literal name="icmp_ln21_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1162" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_2_begin9:0  %tmp_10 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str5)

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="1218" st_id="91" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30_8" val="1"/>
<literal name="icmp_ln21_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1163" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_2_begin9:1  %add_ln26_74 = add i16 %add_ln26_66, %input_width_cast2

]]></Node>
<StgValue><ssdm name="add_ln26_74"/></StgValue>
</operation>

<operation id="1219" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30_8" val="1"/>
<literal name="icmp_ln21_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1164" bw="0" op_0_bw="0">
<![CDATA[
hls_label_2_begin9:2  br label %120

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>
</state>

<state id="92" st_id="92">

<operation id="1220" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1166" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0">
<![CDATA[
:0  %o_count_3_1_2_0 = phi i16 [ %add_ln18_17, %hls_label_2_begin9 ], [ %add_ln27_69, %127 ]

]]></Node>
<StgValue><ssdm name="o_count_3_1_2_0"/></StgValue>
</operation>

<operation id="1221" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1167" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0">
<![CDATA[
:1  %i_count_2_1_2_0 = phi i16 [ %add_ln26_66, %hls_label_2_begin9 ], [ %add_ln26_81, %127 ]

]]></Node>
<StgValue><ssdm name="i_count_2_1_2_0"/></StgValue>
</operation>

<operation id="1222" st_id="92" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1168" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
:2  %icmp_ln23_63 = icmp eq i16 %o_count_3_1_2_0, %add_ln21_27

]]></Node>
<StgValue><ssdm name="icmp_ln23_63"/></StgValue>
</operation>

<operation id="1223" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1169" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %icmp_ln23_63, label %128, label %121

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="1224" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1171" bw="64" op_0_bw="16">
<![CDATA[
:0  %zext_ln25_126 = zext i16 %i_count_2_1_2_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln25_126"/></StgValue>
</operation>

<operation id="1225" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1172" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %input_addr_156 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %zext_ln25_126

]]></Node>
<StgValue><ssdm name="input_addr_156"/></StgValue>
</operation>

<operation id="1226" st_id="92" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1173" bw="16" op_0_bw="14">
<![CDATA[
:2  %input_load_111 = load i16* %input_addr_156, align 2

]]></Node>
<StgValue><ssdm name="input_load_111"/></StgValue>
</operation>
</state>

<state id="93" st_id="93">

<operation id="1227" st_id="93" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1173" bw="16" op_0_bw="14">
<![CDATA[
:2  %input_load_111 = load i16* %input_addr_156, align 2

]]></Node>
<StgValue><ssdm name="input_load_111"/></StgValue>
</operation>

<operation id="1228" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1174" bw="64" op_0_bw="16">
<![CDATA[
:3  %zext_ln25_127 = zext i16 %o_count_3_1_2_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln25_127"/></StgValue>
</operation>

<operation id="1229" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1175" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %output_addr_132 = getelementptr [14400 x i16]* %output_r, i64 0, i64 %zext_ln25_127

]]></Node>
<StgValue><ssdm name="output_addr_132"/></StgValue>
</operation>

<operation id="1230" st_id="93" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1176" bw="0" op_0_bw="16" op_1_bw="14">
<![CDATA[
:5  store i16 %input_load_111, i16* %output_addr_132, align 2

]]></Node>
<StgValue><ssdm name="store_ln25"/></StgValue>
</operation>

<operation id="1231" st_id="93" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1177" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:6  %add_ln26_75 = add i16 %i_count_2_1_2_0, 1

]]></Node>
<StgValue><ssdm name="add_ln26_75"/></StgValue>
</operation>

<operation id="1232" st_id="93" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1178" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:7  %add_ln27_63 = add i16 %o_count_3_1_2_0, 1

]]></Node>
<StgValue><ssdm name="add_ln27_63"/></StgValue>
</operation>

<operation id="1233" st_id="93" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1179" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
:8  %icmp_ln23_64 = icmp eq i16 %add_ln27_63, %add_ln21_27

]]></Node>
<StgValue><ssdm name="icmp_ln23_64"/></StgValue>
</operation>

<operation id="1234" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1180" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:9  br i1 %icmp_ln23_64, label %128, label %122

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="1235" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1182" bw="64" op_0_bw="16">
<![CDATA[
:0  %zext_ln25_128 = zext i16 %add_ln26_75 to i64

]]></Node>
<StgValue><ssdm name="zext_ln25_128"/></StgValue>
</operation>

<operation id="1236" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1183" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %input_addr_157 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %zext_ln25_128

]]></Node>
<StgValue><ssdm name="input_addr_157"/></StgValue>
</operation>

<operation id="1237" st_id="93" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1184" bw="16" op_0_bw="14">
<![CDATA[
:2  %input_load_112 = load i16* %input_addr_157, align 2

]]></Node>
<StgValue><ssdm name="input_load_112"/></StgValue>
</operation>
</state>

<state id="94" st_id="94">

<operation id="1238" st_id="94" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1184" bw="16" op_0_bw="14">
<![CDATA[
:2  %input_load_112 = load i16* %input_addr_157, align 2

]]></Node>
<StgValue><ssdm name="input_load_112"/></StgValue>
</operation>

<operation id="1239" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1185" bw="64" op_0_bw="16">
<![CDATA[
:3  %zext_ln25_129 = zext i16 %add_ln27_63 to i64

]]></Node>
<StgValue><ssdm name="zext_ln25_129"/></StgValue>
</operation>

<operation id="1240" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1186" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %output_addr_133 = getelementptr [14400 x i16]* %output_r, i64 0, i64 %zext_ln25_129

]]></Node>
<StgValue><ssdm name="output_addr_133"/></StgValue>
</operation>

<operation id="1241" st_id="94" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1187" bw="0" op_0_bw="16" op_1_bw="14">
<![CDATA[
:5  store i16 %input_load_112, i16* %output_addr_133, align 2

]]></Node>
<StgValue><ssdm name="store_ln25"/></StgValue>
</operation>

<operation id="1242" st_id="94" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1188" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:6  %add_ln26_76 = add i16 %i_count_2_1_2_0, 2

]]></Node>
<StgValue><ssdm name="add_ln26_76"/></StgValue>
</operation>

<operation id="1243" st_id="94" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1189" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:7  %add_ln27_64 = add i16 %o_count_3_1_2_0, 2

]]></Node>
<StgValue><ssdm name="add_ln27_64"/></StgValue>
</operation>

<operation id="1244" st_id="94" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1190" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
:8  %icmp_ln23_65 = icmp eq i16 %add_ln27_64, %add_ln21_27

]]></Node>
<StgValue><ssdm name="icmp_ln23_65"/></StgValue>
</operation>

<operation id="1245" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1191" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:9  br i1 %icmp_ln23_65, label %128, label %123

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="1246" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1193" bw="64" op_0_bw="16">
<![CDATA[
:0  %zext_ln25_130 = zext i16 %add_ln26_76 to i64

]]></Node>
<StgValue><ssdm name="zext_ln25_130"/></StgValue>
</operation>

<operation id="1247" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1194" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %input_addr_158 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %zext_ln25_130

]]></Node>
<StgValue><ssdm name="input_addr_158"/></StgValue>
</operation>

<operation id="1248" st_id="94" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1195" bw="16" op_0_bw="14">
<![CDATA[
:2  %input_load_113 = load i16* %input_addr_158, align 2

]]></Node>
<StgValue><ssdm name="input_load_113"/></StgValue>
</operation>
</state>

<state id="95" st_id="95">

<operation id="1249" st_id="95" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1195" bw="16" op_0_bw="14">
<![CDATA[
:2  %input_load_113 = load i16* %input_addr_158, align 2

]]></Node>
<StgValue><ssdm name="input_load_113"/></StgValue>
</operation>

<operation id="1250" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1196" bw="64" op_0_bw="16">
<![CDATA[
:3  %zext_ln25_131 = zext i16 %add_ln27_64 to i64

]]></Node>
<StgValue><ssdm name="zext_ln25_131"/></StgValue>
</operation>

<operation id="1251" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1197" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %output_addr_134 = getelementptr [14400 x i16]* %output_r, i64 0, i64 %zext_ln25_131

]]></Node>
<StgValue><ssdm name="output_addr_134"/></StgValue>
</operation>

<operation id="1252" st_id="95" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1198" bw="0" op_0_bw="16" op_1_bw="14">
<![CDATA[
:5  store i16 %input_load_113, i16* %output_addr_134, align 2

]]></Node>
<StgValue><ssdm name="store_ln25"/></StgValue>
</operation>

<operation id="1253" st_id="95" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1199" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:6  %add_ln26_77 = add i16 %i_count_2_1_2_0, 3

]]></Node>
<StgValue><ssdm name="add_ln26_77"/></StgValue>
</operation>

<operation id="1254" st_id="95" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1200" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:7  %add_ln27_65 = add i16 %o_count_3_1_2_0, 3

]]></Node>
<StgValue><ssdm name="add_ln27_65"/></StgValue>
</operation>

<operation id="1255" st_id="95" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1201" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
:8  %icmp_ln23_66 = icmp eq i16 %add_ln27_65, %add_ln21_27

]]></Node>
<StgValue><ssdm name="icmp_ln23_66"/></StgValue>
</operation>

<operation id="1256" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1202" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:9  br i1 %icmp_ln23_66, label %128, label %124

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="1257" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1204" bw="64" op_0_bw="16">
<![CDATA[
:0  %zext_ln25_132 = zext i16 %add_ln26_77 to i64

]]></Node>
<StgValue><ssdm name="zext_ln25_132"/></StgValue>
</operation>

<operation id="1258" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1205" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %input_addr_159 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %zext_ln25_132

]]></Node>
<StgValue><ssdm name="input_addr_159"/></StgValue>
</operation>

<operation id="1259" st_id="95" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1206" bw="16" op_0_bw="14">
<![CDATA[
:2  %input_load_114 = load i16* %input_addr_159, align 2

]]></Node>
<StgValue><ssdm name="input_load_114"/></StgValue>
</operation>
</state>

<state id="96" st_id="96">

<operation id="1260" st_id="96" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1206" bw="16" op_0_bw="14">
<![CDATA[
:2  %input_load_114 = load i16* %input_addr_159, align 2

]]></Node>
<StgValue><ssdm name="input_load_114"/></StgValue>
</operation>

<operation id="1261" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1207" bw="64" op_0_bw="16">
<![CDATA[
:3  %zext_ln25_133 = zext i16 %add_ln27_65 to i64

]]></Node>
<StgValue><ssdm name="zext_ln25_133"/></StgValue>
</operation>

<operation id="1262" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1208" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %output_addr_135 = getelementptr [14400 x i16]* %output_r, i64 0, i64 %zext_ln25_133

]]></Node>
<StgValue><ssdm name="output_addr_135"/></StgValue>
</operation>

<operation id="1263" st_id="96" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1209" bw="0" op_0_bw="16" op_1_bw="14">
<![CDATA[
:5  store i16 %input_load_114, i16* %output_addr_135, align 2

]]></Node>
<StgValue><ssdm name="store_ln25"/></StgValue>
</operation>

<operation id="1264" st_id="96" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1210" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:6  %add_ln26_78 = add i16 %i_count_2_1_2_0, 4

]]></Node>
<StgValue><ssdm name="add_ln26_78"/></StgValue>
</operation>

<operation id="1265" st_id="96" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1211" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:7  %add_ln27_66 = add i16 %o_count_3_1_2_0, 4

]]></Node>
<StgValue><ssdm name="add_ln27_66"/></StgValue>
</operation>

<operation id="1266" st_id="96" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1212" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
:8  %icmp_ln23_67 = icmp eq i16 %add_ln27_66, %add_ln21_27

]]></Node>
<StgValue><ssdm name="icmp_ln23_67"/></StgValue>
</operation>

<operation id="1267" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1213" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:9  br i1 %icmp_ln23_67, label %128, label %125

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="1268" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1215" bw="64" op_0_bw="16">
<![CDATA[
:0  %zext_ln25_134 = zext i16 %add_ln26_78 to i64

]]></Node>
<StgValue><ssdm name="zext_ln25_134"/></StgValue>
</operation>

<operation id="1269" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1216" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %input_addr_160 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %zext_ln25_134

]]></Node>
<StgValue><ssdm name="input_addr_160"/></StgValue>
</operation>

<operation id="1270" st_id="96" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1217" bw="16" op_0_bw="14">
<![CDATA[
:2  %input_load_115 = load i16* %input_addr_160, align 2

]]></Node>
<StgValue><ssdm name="input_load_115"/></StgValue>
</operation>
</state>

<state id="97" st_id="97">

<operation id="1271" st_id="97" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1217" bw="16" op_0_bw="14">
<![CDATA[
:2  %input_load_115 = load i16* %input_addr_160, align 2

]]></Node>
<StgValue><ssdm name="input_load_115"/></StgValue>
</operation>

<operation id="1272" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1218" bw="64" op_0_bw="16">
<![CDATA[
:3  %zext_ln25_135 = zext i16 %add_ln27_66 to i64

]]></Node>
<StgValue><ssdm name="zext_ln25_135"/></StgValue>
</operation>

<operation id="1273" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1219" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %output_addr_136 = getelementptr [14400 x i16]* %output_r, i64 0, i64 %zext_ln25_135

]]></Node>
<StgValue><ssdm name="output_addr_136"/></StgValue>
</operation>

<operation id="1274" st_id="97" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1220" bw="0" op_0_bw="16" op_1_bw="14">
<![CDATA[
:5  store i16 %input_load_115, i16* %output_addr_136, align 2

]]></Node>
<StgValue><ssdm name="store_ln25"/></StgValue>
</operation>

<operation id="1275" st_id="97" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1221" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:6  %add_ln26_79 = add i16 %i_count_2_1_2_0, 5

]]></Node>
<StgValue><ssdm name="add_ln26_79"/></StgValue>
</operation>

<operation id="1276" st_id="97" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1222" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:7  %add_ln27_67 = add i16 %o_count_3_1_2_0, 5

]]></Node>
<StgValue><ssdm name="add_ln27_67"/></StgValue>
</operation>

<operation id="1277" st_id="97" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1223" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
:8  %icmp_ln23_68 = icmp eq i16 %add_ln27_67, %add_ln21_27

]]></Node>
<StgValue><ssdm name="icmp_ln23_68"/></StgValue>
</operation>

<operation id="1278" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1224" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:9  br i1 %icmp_ln23_68, label %128, label %126

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="1279" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1226" bw="64" op_0_bw="16">
<![CDATA[
:0  %zext_ln25_136 = zext i16 %add_ln26_79 to i64

]]></Node>
<StgValue><ssdm name="zext_ln25_136"/></StgValue>
</operation>

<operation id="1280" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1227" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %input_addr_161 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %zext_ln25_136

]]></Node>
<StgValue><ssdm name="input_addr_161"/></StgValue>
</operation>

<operation id="1281" st_id="97" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1228" bw="16" op_0_bw="14">
<![CDATA[
:2  %input_load_116 = load i16* %input_addr_161, align 2

]]></Node>
<StgValue><ssdm name="input_load_116"/></StgValue>
</operation>
</state>

<state id="98" st_id="98">

<operation id="1282" st_id="98" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_63" val="0"/>
<literal name="icmp_ln23_64" val="0"/>
<literal name="icmp_ln23_65" val="0"/>
<literal name="icmp_ln23_66" val="0"/>
<literal name="icmp_ln23_67" val="0"/>
<literal name="icmp_ln23_68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1228" bw="16" op_0_bw="14">
<![CDATA[
:2  %input_load_116 = load i16* %input_addr_161, align 2

]]></Node>
<StgValue><ssdm name="input_load_116"/></StgValue>
</operation>

<operation id="1283" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_63" val="0"/>
<literal name="icmp_ln23_64" val="0"/>
<literal name="icmp_ln23_65" val="0"/>
<literal name="icmp_ln23_66" val="0"/>
<literal name="icmp_ln23_67" val="0"/>
<literal name="icmp_ln23_68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1229" bw="64" op_0_bw="16">
<![CDATA[
:3  %zext_ln25_137 = zext i16 %add_ln27_67 to i64

]]></Node>
<StgValue><ssdm name="zext_ln25_137"/></StgValue>
</operation>

<operation id="1284" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_63" val="0"/>
<literal name="icmp_ln23_64" val="0"/>
<literal name="icmp_ln23_65" val="0"/>
<literal name="icmp_ln23_66" val="0"/>
<literal name="icmp_ln23_67" val="0"/>
<literal name="icmp_ln23_68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1230" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %output_addr_137 = getelementptr [14400 x i16]* %output_r, i64 0, i64 %zext_ln25_137

]]></Node>
<StgValue><ssdm name="output_addr_137"/></StgValue>
</operation>

<operation id="1285" st_id="98" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_63" val="0"/>
<literal name="icmp_ln23_64" val="0"/>
<literal name="icmp_ln23_65" val="0"/>
<literal name="icmp_ln23_66" val="0"/>
<literal name="icmp_ln23_67" val="0"/>
<literal name="icmp_ln23_68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1231" bw="0" op_0_bw="16" op_1_bw="14">
<![CDATA[
:5  store i16 %input_load_116, i16* %output_addr_137, align 2

]]></Node>
<StgValue><ssdm name="store_ln25"/></StgValue>
</operation>

<operation id="1286" st_id="98" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_63" val="0"/>
<literal name="icmp_ln23_64" val="0"/>
<literal name="icmp_ln23_65" val="0"/>
<literal name="icmp_ln23_66" val="0"/>
<literal name="icmp_ln23_67" val="0"/>
<literal name="icmp_ln23_68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1232" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:6  %add_ln26_80 = add i16 %i_count_2_1_2_0, 6

]]></Node>
<StgValue><ssdm name="add_ln26_80"/></StgValue>
</operation>

<operation id="1287" st_id="98" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_63" val="0"/>
<literal name="icmp_ln23_64" val="0"/>
<literal name="icmp_ln23_65" val="0"/>
<literal name="icmp_ln23_66" val="0"/>
<literal name="icmp_ln23_67" val="0"/>
<literal name="icmp_ln23_68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1233" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:7  %add_ln27_68 = add i16 %o_count_3_1_2_0, 6

]]></Node>
<StgValue><ssdm name="add_ln27_68"/></StgValue>
</operation>

<operation id="1288" st_id="98" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_63" val="0"/>
<literal name="icmp_ln23_64" val="0"/>
<literal name="icmp_ln23_65" val="0"/>
<literal name="icmp_ln23_66" val="0"/>
<literal name="icmp_ln23_67" val="0"/>
<literal name="icmp_ln23_68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1234" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
:8  %icmp_ln23_69 = icmp eq i16 %add_ln27_68, %add_ln21_27

]]></Node>
<StgValue><ssdm name="icmp_ln23_69"/></StgValue>
</operation>

<operation id="1289" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_63" val="0"/>
<literal name="icmp_ln23_64" val="0"/>
<literal name="icmp_ln23_65" val="0"/>
<literal name="icmp_ln23_66" val="0"/>
<literal name="icmp_ln23_67" val="0"/>
<literal name="icmp_ln23_68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1235" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:9  br i1 %icmp_ln23_69, label %128, label %127

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="1290" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_63" val="0"/>
<literal name="icmp_ln23_64" val="0"/>
<literal name="icmp_ln23_65" val="0"/>
<literal name="icmp_ln23_66" val="0"/>
<literal name="icmp_ln23_67" val="0"/>
<literal name="icmp_ln23_68" val="0"/>
<literal name="icmp_ln23_69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1237" bw="64" op_0_bw="16">
<![CDATA[
:0  %zext_ln25_138 = zext i16 %add_ln26_80 to i64

]]></Node>
<StgValue><ssdm name="zext_ln25_138"/></StgValue>
</operation>

<operation id="1291" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_63" val="0"/>
<literal name="icmp_ln23_64" val="0"/>
<literal name="icmp_ln23_65" val="0"/>
<literal name="icmp_ln23_66" val="0"/>
<literal name="icmp_ln23_67" val="0"/>
<literal name="icmp_ln23_68" val="0"/>
<literal name="icmp_ln23_69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1238" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %input_addr_162 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %zext_ln25_138

]]></Node>
<StgValue><ssdm name="input_addr_162"/></StgValue>
</operation>

<operation id="1292" st_id="98" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_63" val="0"/>
<literal name="icmp_ln23_64" val="0"/>
<literal name="icmp_ln23_65" val="0"/>
<literal name="icmp_ln23_66" val="0"/>
<literal name="icmp_ln23_67" val="0"/>
<literal name="icmp_ln23_68" val="0"/>
<literal name="icmp_ln23_69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1239" bw="16" op_0_bw="14">
<![CDATA[
:2  %input_load_117 = load i16* %input_addr_162, align 2

]]></Node>
<StgValue><ssdm name="input_load_117"/></StgValue>
</operation>

<operation id="1293" st_id="98" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_63" val="0"/>
<literal name="icmp_ln23_64" val="0"/>
<literal name="icmp_ln23_65" val="0"/>
<literal name="icmp_ln23_66" val="0"/>
<literal name="icmp_ln23_67" val="0"/>
<literal name="icmp_ln23_68" val="0"/>
<literal name="icmp_ln23_69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1243" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:6  %add_ln26_81 = add i16 %i_count_2_1_2_0, 7

]]></Node>
<StgValue><ssdm name="add_ln26_81"/></StgValue>
</operation>

<operation id="1294" st_id="98" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_63" val="0"/>
<literal name="icmp_ln23_64" val="0"/>
<literal name="icmp_ln23_65" val="0"/>
<literal name="icmp_ln23_66" val="0"/>
<literal name="icmp_ln23_67" val="0"/>
<literal name="icmp_ln23_68" val="0"/>
<literal name="icmp_ln23_69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1244" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:7  %add_ln27_69 = add i16 %o_count_3_1_2_0, 7

]]></Node>
<StgValue><ssdm name="add_ln27_69"/></StgValue>
</operation>

<operation id="1295" st_id="98" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_69" val="1"/>
</and_exp><and_exp><literal name="icmp_ln23_68" val="1"/>
</and_exp><and_exp><literal name="icmp_ln23_67" val="1"/>
</and_exp><and_exp><literal name="icmp_ln23_66" val="1"/>
</and_exp><and_exp><literal name="icmp_ln23_65" val="1"/>
</and_exp><and_exp><literal name="icmp_ln23_64" val="1"/>
</and_exp><and_exp><literal name="icmp_ln23_63" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1247" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:0  %add_ln18_18 = add i16 %add_ln18_17, %zext_ln13

]]></Node>
<StgValue><ssdm name="add_ln18_18"/></StgValue>
</operation>

<operation id="1296" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_69" val="1"/>
</and_exp><and_exp><literal name="icmp_ln23_68" val="1"/>
</and_exp><and_exp><literal name="icmp_ln23_67" val="1"/>
</and_exp><and_exp><literal name="icmp_ln23_66" val="1"/>
</and_exp><and_exp><literal name="icmp_ln23_65" val="1"/>
</and_exp><and_exp><literal name="icmp_ln23_64" val="1"/>
</and_exp><and_exp><literal name="icmp_ln23_63" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1248" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %129

]]></Node>
<StgValue><ssdm name="br_ln30"/></StgValue>
</operation>
</state>

<state id="99" st_id="99">

<operation id="1297" st_id="99" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1239" bw="16" op_0_bw="14">
<![CDATA[
:2  %input_load_117 = load i16* %input_addr_162, align 2

]]></Node>
<StgValue><ssdm name="input_load_117"/></StgValue>
</operation>

<operation id="1298" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1240" bw="64" op_0_bw="16">
<![CDATA[
:3  %zext_ln25_139 = zext i16 %add_ln27_68 to i64

]]></Node>
<StgValue><ssdm name="zext_ln25_139"/></StgValue>
</operation>

<operation id="1299" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1241" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %output_addr_138 = getelementptr [14400 x i16]* %output_r, i64 0, i64 %zext_ln25_139

]]></Node>
<StgValue><ssdm name="output_addr_138"/></StgValue>
</operation>

<operation id="1300" st_id="99" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1242" bw="0" op_0_bw="16" op_1_bw="14">
<![CDATA[
:5  store i16 %input_load_117, i16* %output_addr_138, align 2

]]></Node>
<StgValue><ssdm name="store_ln25"/></StgValue>
</operation>

<operation id="1301" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1245" bw="0" op_0_bw="0">
<![CDATA[
:8  br label %120

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>
</state>

<state id="100" st_id="100">

<operation id="1302" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1250" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0">
<![CDATA[
:0  %o_count_4_1_2 = phi i16 [ %add_ln21_27, %128 ], [ %add_ln33_9, %130 ]

]]></Node>
<StgValue><ssdm name="o_count_4_1_2"/></StgValue>
</operation>

<operation id="1303" st_id="100" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1251" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1  %icmp_ln30_9 = icmp eq i16 %o_count_4_1_2, %add_ln21_28

]]></Node>
<StgValue><ssdm name="icmp_ln30_9"/></StgValue>
</operation>

<operation id="1304" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1252" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_72 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2)

]]></Node>
<StgValue><ssdm name="empty_72"/></StgValue>
</operation>

<operation id="1305" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1253" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %icmp_ln30_9, label %hls_label_2_end9, label %130

]]></Node>
<StgValue><ssdm name="br_ln30"/></StgValue>
</operation>

<operation id="1306" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1255" bw="64" op_0_bw="16">
<![CDATA[
:0  %zext_ln32_9 = zext i16 %o_count_4_1_2 to i64

]]></Node>
<StgValue><ssdm name="zext_ln32_9"/></StgValue>
</operation>

<operation id="1307" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1256" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %output_addr_139 = getelementptr [14400 x i16]* %output_r, i64 0, i64 %zext_ln32_9

]]></Node>
<StgValue><ssdm name="output_addr_139"/></StgValue>
</operation>

<operation id="1308" st_id="100" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1257" bw="0" op_0_bw="16" op_1_bw="14">
<![CDATA[
:2  store i16 0, i16* %output_addr_139, align 2

]]></Node>
<StgValue><ssdm name="store_ln32"/></StgValue>
</operation>

<operation id="1309" st_id="100" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1258" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:3  %add_ln33_9 = add i16 %o_count_4_1_2, 1

]]></Node>
<StgValue><ssdm name="add_ln33_9"/></StgValue>
</operation>

<operation id="1310" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1259" bw="0" op_0_bw="0">
<![CDATA[
:4  br label %129

]]></Node>
<StgValue><ssdm name="br_ln30"/></StgValue>
</operation>

<operation id="1311" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1261" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_2_end9:0  %empty_71 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str5, i32 %tmp_10)

]]></Node>
<StgValue><ssdm name="empty_71"/></StgValue>
</operation>

<operation id="1312" st_id="100" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1262" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_2_end9:1  %add_ln21_29 = add i16 %height_0_1_0, 3

]]></Node>
<StgValue><ssdm name="add_ln21_29"/></StgValue>
</operation>

<operation id="1313" st_id="100" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1263" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_2_end9:2  %add_ln21_30 = add i16 %add_ln21_27, %zext_ln13

]]></Node>
<StgValue><ssdm name="add_ln21_30"/></StgValue>
</operation>

<operation id="1314" st_id="100" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1264" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_2_end9:3  %add_ln21_31 = add i16 %add_ln21_28, %zext_ln13

]]></Node>
<StgValue><ssdm name="add_ln21_31"/></StgValue>
</operation>

<operation id="1315" st_id="100" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1265" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_2_end9:4  %icmp_ln21_10 = icmp eq i16 %add_ln21_29, %input_height_cast1

]]></Node>
<StgValue><ssdm name="icmp_ln21_10"/></StgValue>
</operation>

<operation id="1316" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1266" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
hls_label_2_end9:5  br i1 %icmp_ln21_10, label %175, label %hls_label_2_begin10

]]></Node>
<StgValue><ssdm name="br_ln21"/></StgValue>
</operation>

<operation id="1317" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30_9" val="1"/>
<literal name="icmp_ln21_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1268" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_2_begin10:0  %tmp_11 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str5)

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="1318" st_id="100" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30_9" val="1"/>
<literal name="icmp_ln21_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1269" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_2_begin10:1  %add_ln26_82 = add i16 %add_ln26_74, %input_width_cast2

]]></Node>
<StgValue><ssdm name="add_ln26_82"/></StgValue>
</operation>

<operation id="1319" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30_9" val="1"/>
<literal name="icmp_ln21_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1270" bw="0" op_0_bw="0">
<![CDATA[
hls_label_2_begin10:2  br label %131

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>
</state>

<state id="101" st_id="101">

<operation id="1320" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1272" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0">
<![CDATA[
:0  %o_count_3_1_3_0 = phi i16 [ %add_ln18_18, %hls_label_2_begin10 ], [ %add_ln27_76, %138 ]

]]></Node>
<StgValue><ssdm name="o_count_3_1_3_0"/></StgValue>
</operation>

<operation id="1321" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1273" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0">
<![CDATA[
:1  %i_count_2_1_3_0 = phi i16 [ %add_ln26_74, %hls_label_2_begin10 ], [ %add_ln26_89, %138 ]

]]></Node>
<StgValue><ssdm name="i_count_2_1_3_0"/></StgValue>
</operation>

<operation id="1322" st_id="101" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1274" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
:2  %icmp_ln23_70 = icmp eq i16 %o_count_3_1_3_0, %add_ln21_30

]]></Node>
<StgValue><ssdm name="icmp_ln23_70"/></StgValue>
</operation>

<operation id="1323" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1275" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %icmp_ln23_70, label %139, label %132

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="1324" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1277" bw="64" op_0_bw="16">
<![CDATA[
:0  %zext_ln25_140 = zext i16 %i_count_2_1_3_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln25_140"/></StgValue>
</operation>

<operation id="1325" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1278" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %input_addr_163 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %zext_ln25_140

]]></Node>
<StgValue><ssdm name="input_addr_163"/></StgValue>
</operation>

<operation id="1326" st_id="101" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1279" bw="16" op_0_bw="14">
<![CDATA[
:2  %input_load_118 = load i16* %input_addr_163, align 2

]]></Node>
<StgValue><ssdm name="input_load_118"/></StgValue>
</operation>
</state>

<state id="102" st_id="102">

<operation id="1327" st_id="102" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1279" bw="16" op_0_bw="14">
<![CDATA[
:2  %input_load_118 = load i16* %input_addr_163, align 2

]]></Node>
<StgValue><ssdm name="input_load_118"/></StgValue>
</operation>

<operation id="1328" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1280" bw="64" op_0_bw="16">
<![CDATA[
:3  %zext_ln25_141 = zext i16 %o_count_3_1_3_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln25_141"/></StgValue>
</operation>

<operation id="1329" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1281" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %output_addr_140 = getelementptr [14400 x i16]* %output_r, i64 0, i64 %zext_ln25_141

]]></Node>
<StgValue><ssdm name="output_addr_140"/></StgValue>
</operation>

<operation id="1330" st_id="102" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1282" bw="0" op_0_bw="16" op_1_bw="14">
<![CDATA[
:5  store i16 %input_load_118, i16* %output_addr_140, align 2

]]></Node>
<StgValue><ssdm name="store_ln25"/></StgValue>
</operation>

<operation id="1331" st_id="102" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1283" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:6  %add_ln26_83 = add i16 %i_count_2_1_3_0, 1

]]></Node>
<StgValue><ssdm name="add_ln26_83"/></StgValue>
</operation>

<operation id="1332" st_id="102" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1284" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:7  %add_ln27_70 = add i16 %o_count_3_1_3_0, 1

]]></Node>
<StgValue><ssdm name="add_ln27_70"/></StgValue>
</operation>

<operation id="1333" st_id="102" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1285" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
:8  %icmp_ln23_71 = icmp eq i16 %add_ln27_70, %add_ln21_30

]]></Node>
<StgValue><ssdm name="icmp_ln23_71"/></StgValue>
</operation>

<operation id="1334" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1286" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:9  br i1 %icmp_ln23_71, label %139, label %133

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="1335" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1288" bw="64" op_0_bw="16">
<![CDATA[
:0  %zext_ln25_142 = zext i16 %add_ln26_83 to i64

]]></Node>
<StgValue><ssdm name="zext_ln25_142"/></StgValue>
</operation>

<operation id="1336" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1289" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %input_addr_164 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %zext_ln25_142

]]></Node>
<StgValue><ssdm name="input_addr_164"/></StgValue>
</operation>

<operation id="1337" st_id="102" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1290" bw="16" op_0_bw="14">
<![CDATA[
:2  %input_load_119 = load i16* %input_addr_164, align 2

]]></Node>
<StgValue><ssdm name="input_load_119"/></StgValue>
</operation>
</state>

<state id="103" st_id="103">

<operation id="1338" st_id="103" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1290" bw="16" op_0_bw="14">
<![CDATA[
:2  %input_load_119 = load i16* %input_addr_164, align 2

]]></Node>
<StgValue><ssdm name="input_load_119"/></StgValue>
</operation>

<operation id="1339" st_id="103" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1291" bw="64" op_0_bw="16">
<![CDATA[
:3  %zext_ln25_143 = zext i16 %add_ln27_70 to i64

]]></Node>
<StgValue><ssdm name="zext_ln25_143"/></StgValue>
</operation>

<operation id="1340" st_id="103" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1292" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %output_addr_141 = getelementptr [14400 x i16]* %output_r, i64 0, i64 %zext_ln25_143

]]></Node>
<StgValue><ssdm name="output_addr_141"/></StgValue>
</operation>

<operation id="1341" st_id="103" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1293" bw="0" op_0_bw="16" op_1_bw="14">
<![CDATA[
:5  store i16 %input_load_119, i16* %output_addr_141, align 2

]]></Node>
<StgValue><ssdm name="store_ln25"/></StgValue>
</operation>

<operation id="1342" st_id="103" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1294" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:6  %add_ln26_84 = add i16 %i_count_2_1_3_0, 2

]]></Node>
<StgValue><ssdm name="add_ln26_84"/></StgValue>
</operation>

<operation id="1343" st_id="103" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1295" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:7  %add_ln27_71 = add i16 %o_count_3_1_3_0, 2

]]></Node>
<StgValue><ssdm name="add_ln27_71"/></StgValue>
</operation>

<operation id="1344" st_id="103" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1296" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
:8  %icmp_ln23_72 = icmp eq i16 %add_ln27_71, %add_ln21_30

]]></Node>
<StgValue><ssdm name="icmp_ln23_72"/></StgValue>
</operation>

<operation id="1345" st_id="103" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1297" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:9  br i1 %icmp_ln23_72, label %139, label %134

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="1346" st_id="103" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_72" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1299" bw="64" op_0_bw="16">
<![CDATA[
:0  %zext_ln25_144 = zext i16 %add_ln26_84 to i64

]]></Node>
<StgValue><ssdm name="zext_ln25_144"/></StgValue>
</operation>

<operation id="1347" st_id="103" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_72" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1300" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %input_addr_165 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %zext_ln25_144

]]></Node>
<StgValue><ssdm name="input_addr_165"/></StgValue>
</operation>

<operation id="1348" st_id="103" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_72" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1301" bw="16" op_0_bw="14">
<![CDATA[
:2  %input_load_120 = load i16* %input_addr_165, align 2

]]></Node>
<StgValue><ssdm name="input_load_120"/></StgValue>
</operation>
</state>

<state id="104" st_id="104">

<operation id="1349" st_id="104" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1301" bw="16" op_0_bw="14">
<![CDATA[
:2  %input_load_120 = load i16* %input_addr_165, align 2

]]></Node>
<StgValue><ssdm name="input_load_120"/></StgValue>
</operation>

<operation id="1350" st_id="104" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1302" bw="64" op_0_bw="16">
<![CDATA[
:3  %zext_ln25_145 = zext i16 %add_ln27_71 to i64

]]></Node>
<StgValue><ssdm name="zext_ln25_145"/></StgValue>
</operation>

<operation id="1351" st_id="104" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1303" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %output_addr_142 = getelementptr [14400 x i16]* %output_r, i64 0, i64 %zext_ln25_145

]]></Node>
<StgValue><ssdm name="output_addr_142"/></StgValue>
</operation>

<operation id="1352" st_id="104" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1304" bw="0" op_0_bw="16" op_1_bw="14">
<![CDATA[
:5  store i16 %input_load_120, i16* %output_addr_142, align 2

]]></Node>
<StgValue><ssdm name="store_ln25"/></StgValue>
</operation>

<operation id="1353" st_id="104" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1305" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:6  %add_ln26_85 = add i16 %i_count_2_1_3_0, 3

]]></Node>
<StgValue><ssdm name="add_ln26_85"/></StgValue>
</operation>

<operation id="1354" st_id="104" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1306" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:7  %add_ln27_72 = add i16 %o_count_3_1_3_0, 3

]]></Node>
<StgValue><ssdm name="add_ln27_72"/></StgValue>
</operation>

<operation id="1355" st_id="104" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1307" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
:8  %icmp_ln23_73 = icmp eq i16 %add_ln27_72, %add_ln21_30

]]></Node>
<StgValue><ssdm name="icmp_ln23_73"/></StgValue>
</operation>

<operation id="1356" st_id="104" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1308" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:9  br i1 %icmp_ln23_73, label %139, label %135

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="1357" st_id="104" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1310" bw="64" op_0_bw="16">
<![CDATA[
:0  %zext_ln25_146 = zext i16 %add_ln26_85 to i64

]]></Node>
<StgValue><ssdm name="zext_ln25_146"/></StgValue>
</operation>

<operation id="1358" st_id="104" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1311" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %input_addr_166 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %zext_ln25_146

]]></Node>
<StgValue><ssdm name="input_addr_166"/></StgValue>
</operation>

<operation id="1359" st_id="104" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1312" bw="16" op_0_bw="14">
<![CDATA[
:2  %input_load_121 = load i16* %input_addr_166, align 2

]]></Node>
<StgValue><ssdm name="input_load_121"/></StgValue>
</operation>
</state>

<state id="105" st_id="105">

<operation id="1360" st_id="105" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1312" bw="16" op_0_bw="14">
<![CDATA[
:2  %input_load_121 = load i16* %input_addr_166, align 2

]]></Node>
<StgValue><ssdm name="input_load_121"/></StgValue>
</operation>

<operation id="1361" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1313" bw="64" op_0_bw="16">
<![CDATA[
:3  %zext_ln25_147 = zext i16 %add_ln27_72 to i64

]]></Node>
<StgValue><ssdm name="zext_ln25_147"/></StgValue>
</operation>

<operation id="1362" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1314" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %output_addr_143 = getelementptr [14400 x i16]* %output_r, i64 0, i64 %zext_ln25_147

]]></Node>
<StgValue><ssdm name="output_addr_143"/></StgValue>
</operation>

<operation id="1363" st_id="105" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1315" bw="0" op_0_bw="16" op_1_bw="14">
<![CDATA[
:5  store i16 %input_load_121, i16* %output_addr_143, align 2

]]></Node>
<StgValue><ssdm name="store_ln25"/></StgValue>
</operation>

<operation id="1364" st_id="105" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1316" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:6  %add_ln26_86 = add i16 %i_count_2_1_3_0, 4

]]></Node>
<StgValue><ssdm name="add_ln26_86"/></StgValue>
</operation>

<operation id="1365" st_id="105" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1317" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:7  %add_ln27_73 = add i16 %o_count_3_1_3_0, 4

]]></Node>
<StgValue><ssdm name="add_ln27_73"/></StgValue>
</operation>

<operation id="1366" st_id="105" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1318" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
:8  %icmp_ln23_74 = icmp eq i16 %add_ln27_73, %add_ln21_30

]]></Node>
<StgValue><ssdm name="icmp_ln23_74"/></StgValue>
</operation>

<operation id="1367" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1319" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:9  br i1 %icmp_ln23_74, label %139, label %136

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="1368" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1321" bw="64" op_0_bw="16">
<![CDATA[
:0  %zext_ln25_148 = zext i16 %add_ln26_86 to i64

]]></Node>
<StgValue><ssdm name="zext_ln25_148"/></StgValue>
</operation>

<operation id="1369" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1322" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %input_addr_167 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %zext_ln25_148

]]></Node>
<StgValue><ssdm name="input_addr_167"/></StgValue>
</operation>

<operation id="1370" st_id="105" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1323" bw="16" op_0_bw="14">
<![CDATA[
:2  %input_load_122 = load i16* %input_addr_167, align 2

]]></Node>
<StgValue><ssdm name="input_load_122"/></StgValue>
</operation>
</state>

<state id="106" st_id="106">

<operation id="1371" st_id="106" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1323" bw="16" op_0_bw="14">
<![CDATA[
:2  %input_load_122 = load i16* %input_addr_167, align 2

]]></Node>
<StgValue><ssdm name="input_load_122"/></StgValue>
</operation>

<operation id="1372" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1324" bw="64" op_0_bw="16">
<![CDATA[
:3  %zext_ln25_149 = zext i16 %add_ln27_73 to i64

]]></Node>
<StgValue><ssdm name="zext_ln25_149"/></StgValue>
</operation>

<operation id="1373" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1325" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %output_addr_144 = getelementptr [14400 x i16]* %output_r, i64 0, i64 %zext_ln25_149

]]></Node>
<StgValue><ssdm name="output_addr_144"/></StgValue>
</operation>

<operation id="1374" st_id="106" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1326" bw="0" op_0_bw="16" op_1_bw="14">
<![CDATA[
:5  store i16 %input_load_122, i16* %output_addr_144, align 2

]]></Node>
<StgValue><ssdm name="store_ln25"/></StgValue>
</operation>

<operation id="1375" st_id="106" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1327" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:6  %add_ln26_87 = add i16 %i_count_2_1_3_0, 5

]]></Node>
<StgValue><ssdm name="add_ln26_87"/></StgValue>
</operation>

<operation id="1376" st_id="106" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1328" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:7  %add_ln27_74 = add i16 %o_count_3_1_3_0, 5

]]></Node>
<StgValue><ssdm name="add_ln27_74"/></StgValue>
</operation>

<operation id="1377" st_id="106" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1329" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
:8  %icmp_ln23_75 = icmp eq i16 %add_ln27_74, %add_ln21_30

]]></Node>
<StgValue><ssdm name="icmp_ln23_75"/></StgValue>
</operation>

<operation id="1378" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1330" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:9  br i1 %icmp_ln23_75, label %139, label %137

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="1379" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1332" bw="64" op_0_bw="16">
<![CDATA[
:0  %zext_ln25_150 = zext i16 %add_ln26_87 to i64

]]></Node>
<StgValue><ssdm name="zext_ln25_150"/></StgValue>
</operation>

<operation id="1380" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1333" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %input_addr_168 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %zext_ln25_150

]]></Node>
<StgValue><ssdm name="input_addr_168"/></StgValue>
</operation>

<operation id="1381" st_id="106" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1334" bw="16" op_0_bw="14">
<![CDATA[
:2  %input_load_123 = load i16* %input_addr_168, align 2

]]></Node>
<StgValue><ssdm name="input_load_123"/></StgValue>
</operation>
</state>

<state id="107" st_id="107">

<operation id="1382" st_id="107" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_70" val="0"/>
<literal name="icmp_ln23_71" val="0"/>
<literal name="icmp_ln23_72" val="0"/>
<literal name="icmp_ln23_73" val="0"/>
<literal name="icmp_ln23_74" val="0"/>
<literal name="icmp_ln23_75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1334" bw="16" op_0_bw="14">
<![CDATA[
:2  %input_load_123 = load i16* %input_addr_168, align 2

]]></Node>
<StgValue><ssdm name="input_load_123"/></StgValue>
</operation>

<operation id="1383" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_70" val="0"/>
<literal name="icmp_ln23_71" val="0"/>
<literal name="icmp_ln23_72" val="0"/>
<literal name="icmp_ln23_73" val="0"/>
<literal name="icmp_ln23_74" val="0"/>
<literal name="icmp_ln23_75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1335" bw="64" op_0_bw="16">
<![CDATA[
:3  %zext_ln25_151 = zext i16 %add_ln27_74 to i64

]]></Node>
<StgValue><ssdm name="zext_ln25_151"/></StgValue>
</operation>

<operation id="1384" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_70" val="0"/>
<literal name="icmp_ln23_71" val="0"/>
<literal name="icmp_ln23_72" val="0"/>
<literal name="icmp_ln23_73" val="0"/>
<literal name="icmp_ln23_74" val="0"/>
<literal name="icmp_ln23_75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1336" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %output_addr_145 = getelementptr [14400 x i16]* %output_r, i64 0, i64 %zext_ln25_151

]]></Node>
<StgValue><ssdm name="output_addr_145"/></StgValue>
</operation>

<operation id="1385" st_id="107" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_70" val="0"/>
<literal name="icmp_ln23_71" val="0"/>
<literal name="icmp_ln23_72" val="0"/>
<literal name="icmp_ln23_73" val="0"/>
<literal name="icmp_ln23_74" val="0"/>
<literal name="icmp_ln23_75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1337" bw="0" op_0_bw="16" op_1_bw="14">
<![CDATA[
:5  store i16 %input_load_123, i16* %output_addr_145, align 2

]]></Node>
<StgValue><ssdm name="store_ln25"/></StgValue>
</operation>

<operation id="1386" st_id="107" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_70" val="0"/>
<literal name="icmp_ln23_71" val="0"/>
<literal name="icmp_ln23_72" val="0"/>
<literal name="icmp_ln23_73" val="0"/>
<literal name="icmp_ln23_74" val="0"/>
<literal name="icmp_ln23_75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1338" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:6  %add_ln26_88 = add i16 %i_count_2_1_3_0, 6

]]></Node>
<StgValue><ssdm name="add_ln26_88"/></StgValue>
</operation>

<operation id="1387" st_id="107" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_70" val="0"/>
<literal name="icmp_ln23_71" val="0"/>
<literal name="icmp_ln23_72" val="0"/>
<literal name="icmp_ln23_73" val="0"/>
<literal name="icmp_ln23_74" val="0"/>
<literal name="icmp_ln23_75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1339" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:7  %add_ln27_75 = add i16 %o_count_3_1_3_0, 6

]]></Node>
<StgValue><ssdm name="add_ln27_75"/></StgValue>
</operation>

<operation id="1388" st_id="107" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_70" val="0"/>
<literal name="icmp_ln23_71" val="0"/>
<literal name="icmp_ln23_72" val="0"/>
<literal name="icmp_ln23_73" val="0"/>
<literal name="icmp_ln23_74" val="0"/>
<literal name="icmp_ln23_75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1340" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
:8  %icmp_ln23_76 = icmp eq i16 %add_ln27_75, %add_ln21_30

]]></Node>
<StgValue><ssdm name="icmp_ln23_76"/></StgValue>
</operation>

<operation id="1389" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_70" val="0"/>
<literal name="icmp_ln23_71" val="0"/>
<literal name="icmp_ln23_72" val="0"/>
<literal name="icmp_ln23_73" val="0"/>
<literal name="icmp_ln23_74" val="0"/>
<literal name="icmp_ln23_75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1341" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:9  br i1 %icmp_ln23_76, label %139, label %138

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="1390" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_70" val="0"/>
<literal name="icmp_ln23_71" val="0"/>
<literal name="icmp_ln23_72" val="0"/>
<literal name="icmp_ln23_73" val="0"/>
<literal name="icmp_ln23_74" val="0"/>
<literal name="icmp_ln23_75" val="0"/>
<literal name="icmp_ln23_76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1343" bw="64" op_0_bw="16">
<![CDATA[
:0  %zext_ln25_152 = zext i16 %add_ln26_88 to i64

]]></Node>
<StgValue><ssdm name="zext_ln25_152"/></StgValue>
</operation>

<operation id="1391" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_70" val="0"/>
<literal name="icmp_ln23_71" val="0"/>
<literal name="icmp_ln23_72" val="0"/>
<literal name="icmp_ln23_73" val="0"/>
<literal name="icmp_ln23_74" val="0"/>
<literal name="icmp_ln23_75" val="0"/>
<literal name="icmp_ln23_76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1344" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %input_addr_169 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %zext_ln25_152

]]></Node>
<StgValue><ssdm name="input_addr_169"/></StgValue>
</operation>

<operation id="1392" st_id="107" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_70" val="0"/>
<literal name="icmp_ln23_71" val="0"/>
<literal name="icmp_ln23_72" val="0"/>
<literal name="icmp_ln23_73" val="0"/>
<literal name="icmp_ln23_74" val="0"/>
<literal name="icmp_ln23_75" val="0"/>
<literal name="icmp_ln23_76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1345" bw="16" op_0_bw="14">
<![CDATA[
:2  %input_load_124 = load i16* %input_addr_169, align 2

]]></Node>
<StgValue><ssdm name="input_load_124"/></StgValue>
</operation>

<operation id="1393" st_id="107" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_70" val="0"/>
<literal name="icmp_ln23_71" val="0"/>
<literal name="icmp_ln23_72" val="0"/>
<literal name="icmp_ln23_73" val="0"/>
<literal name="icmp_ln23_74" val="0"/>
<literal name="icmp_ln23_75" val="0"/>
<literal name="icmp_ln23_76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1349" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:6  %add_ln26_89 = add i16 %i_count_2_1_3_0, 7

]]></Node>
<StgValue><ssdm name="add_ln26_89"/></StgValue>
</operation>

<operation id="1394" st_id="107" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_70" val="0"/>
<literal name="icmp_ln23_71" val="0"/>
<literal name="icmp_ln23_72" val="0"/>
<literal name="icmp_ln23_73" val="0"/>
<literal name="icmp_ln23_74" val="0"/>
<literal name="icmp_ln23_75" val="0"/>
<literal name="icmp_ln23_76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1350" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:7  %add_ln27_76 = add i16 %o_count_3_1_3_0, 7

]]></Node>
<StgValue><ssdm name="add_ln27_76"/></StgValue>
</operation>

<operation id="1395" st_id="107" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_76" val="1"/>
</and_exp><and_exp><literal name="icmp_ln23_75" val="1"/>
</and_exp><and_exp><literal name="icmp_ln23_74" val="1"/>
</and_exp><and_exp><literal name="icmp_ln23_73" val="1"/>
</and_exp><and_exp><literal name="icmp_ln23_72" val="1"/>
</and_exp><and_exp><literal name="icmp_ln23_71" val="1"/>
</and_exp><and_exp><literal name="icmp_ln23_70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1353" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:0  %add_ln18_19 = add i16 %add_ln18_18, %zext_ln13

]]></Node>
<StgValue><ssdm name="add_ln18_19"/></StgValue>
</operation>

<operation id="1396" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_76" val="1"/>
</and_exp><and_exp><literal name="icmp_ln23_75" val="1"/>
</and_exp><and_exp><literal name="icmp_ln23_74" val="1"/>
</and_exp><and_exp><literal name="icmp_ln23_73" val="1"/>
</and_exp><and_exp><literal name="icmp_ln23_72" val="1"/>
</and_exp><and_exp><literal name="icmp_ln23_71" val="1"/>
</and_exp><and_exp><literal name="icmp_ln23_70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1354" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %140

]]></Node>
<StgValue><ssdm name="br_ln30"/></StgValue>
</operation>
</state>

<state id="108" st_id="108">

<operation id="1397" st_id="108" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1345" bw="16" op_0_bw="14">
<![CDATA[
:2  %input_load_124 = load i16* %input_addr_169, align 2

]]></Node>
<StgValue><ssdm name="input_load_124"/></StgValue>
</operation>

<operation id="1398" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1346" bw="64" op_0_bw="16">
<![CDATA[
:3  %zext_ln25_153 = zext i16 %add_ln27_75 to i64

]]></Node>
<StgValue><ssdm name="zext_ln25_153"/></StgValue>
</operation>

<operation id="1399" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1347" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %output_addr_146 = getelementptr [14400 x i16]* %output_r, i64 0, i64 %zext_ln25_153

]]></Node>
<StgValue><ssdm name="output_addr_146"/></StgValue>
</operation>

<operation id="1400" st_id="108" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1348" bw="0" op_0_bw="16" op_1_bw="14">
<![CDATA[
:5  store i16 %input_load_124, i16* %output_addr_146, align 2

]]></Node>
<StgValue><ssdm name="store_ln25"/></StgValue>
</operation>

<operation id="1401" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1351" bw="0" op_0_bw="0">
<![CDATA[
:8  br label %131

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>
</state>

<state id="109" st_id="109">

<operation id="1402" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1356" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0">
<![CDATA[
:0  %o_count_4_1_3 = phi i16 [ %add_ln21_30, %139 ], [ %add_ln33_10, %141 ]

]]></Node>
<StgValue><ssdm name="o_count_4_1_3"/></StgValue>
</operation>

<operation id="1403" st_id="109" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1357" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1  %icmp_ln30_10 = icmp eq i16 %o_count_4_1_3, %add_ln21_31

]]></Node>
<StgValue><ssdm name="icmp_ln30_10"/></StgValue>
</operation>

<operation id="1404" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1358" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_74 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2)

]]></Node>
<StgValue><ssdm name="empty_74"/></StgValue>
</operation>

<operation id="1405" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1359" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %icmp_ln30_10, label %hls_label_2_end10, label %141

]]></Node>
<StgValue><ssdm name="br_ln30"/></StgValue>
</operation>

<operation id="1406" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1361" bw="64" op_0_bw="16">
<![CDATA[
:0  %zext_ln32_10 = zext i16 %o_count_4_1_3 to i64

]]></Node>
<StgValue><ssdm name="zext_ln32_10"/></StgValue>
</operation>

<operation id="1407" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1362" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %output_addr_147 = getelementptr [14400 x i16]* %output_r, i64 0, i64 %zext_ln32_10

]]></Node>
<StgValue><ssdm name="output_addr_147"/></StgValue>
</operation>

<operation id="1408" st_id="109" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1363" bw="0" op_0_bw="16" op_1_bw="14">
<![CDATA[
:2  store i16 0, i16* %output_addr_147, align 2

]]></Node>
<StgValue><ssdm name="store_ln32"/></StgValue>
</operation>

<operation id="1409" st_id="109" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1364" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:3  %add_ln33_10 = add i16 %o_count_4_1_3, 1

]]></Node>
<StgValue><ssdm name="add_ln33_10"/></StgValue>
</operation>

<operation id="1410" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1365" bw="0" op_0_bw="0">
<![CDATA[
:4  br label %140

]]></Node>
<StgValue><ssdm name="br_ln30"/></StgValue>
</operation>

<operation id="1411" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1367" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_2_end10:0  %empty_73 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str5, i32 %tmp_11)

]]></Node>
<StgValue><ssdm name="empty_73"/></StgValue>
</operation>

<operation id="1412" st_id="109" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1368" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_2_end10:1  %add_ln21_32 = add i16 %height_0_1_0, 4

]]></Node>
<StgValue><ssdm name="add_ln21_32"/></StgValue>
</operation>

<operation id="1413" st_id="109" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1369" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_2_end10:2  %add_ln21_33 = add i16 %add_ln21_30, %zext_ln13

]]></Node>
<StgValue><ssdm name="add_ln21_33"/></StgValue>
</operation>

<operation id="1414" st_id="109" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1370" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_2_end10:3  %add_ln21_34 = add i16 %add_ln21_31, %zext_ln13

]]></Node>
<StgValue><ssdm name="add_ln21_34"/></StgValue>
</operation>

<operation id="1415" st_id="109" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1371" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_2_end10:4  %icmp_ln21_11 = icmp eq i16 %add_ln21_32, %input_height_cast1

]]></Node>
<StgValue><ssdm name="icmp_ln21_11"/></StgValue>
</operation>

<operation id="1416" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1372" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
hls_label_2_end10:5  br i1 %icmp_ln21_11, label %175, label %hls_label_2_begin11

]]></Node>
<StgValue><ssdm name="br_ln21"/></StgValue>
</operation>

<operation id="1417" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30_10" val="1"/>
<literal name="icmp_ln21_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1374" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_2_begin11:0  %tmp_12 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str5)

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="1418" st_id="109" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30_10" val="1"/>
<literal name="icmp_ln21_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1375" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_2_begin11:1  %add_ln26_90 = add i16 %add_ln26_82, %input_width_cast2

]]></Node>
<StgValue><ssdm name="add_ln26_90"/></StgValue>
</operation>

<operation id="1419" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30_10" val="1"/>
<literal name="icmp_ln21_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1376" bw="0" op_0_bw="0">
<![CDATA[
hls_label_2_begin11:2  br label %142

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>
</state>

<state id="110" st_id="110">

<operation id="1420" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1378" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0">
<![CDATA[
:0  %o_count_3_1_4_0 = phi i16 [ %add_ln18_19, %hls_label_2_begin11 ], [ %add_ln27_83, %149 ]

]]></Node>
<StgValue><ssdm name="o_count_3_1_4_0"/></StgValue>
</operation>

<operation id="1421" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1379" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0">
<![CDATA[
:1  %i_count_2_1_4_0 = phi i16 [ %add_ln26_82, %hls_label_2_begin11 ], [ %add_ln26_97, %149 ]

]]></Node>
<StgValue><ssdm name="i_count_2_1_4_0"/></StgValue>
</operation>

<operation id="1422" st_id="110" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1380" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
:2  %icmp_ln23_77 = icmp eq i16 %o_count_3_1_4_0, %add_ln21_33

]]></Node>
<StgValue><ssdm name="icmp_ln23_77"/></StgValue>
</operation>

<operation id="1423" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1381" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %icmp_ln23_77, label %150, label %143

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="1424" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1383" bw="64" op_0_bw="16">
<![CDATA[
:0  %zext_ln25_154 = zext i16 %i_count_2_1_4_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln25_154"/></StgValue>
</operation>

<operation id="1425" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1384" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %input_addr_170 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %zext_ln25_154

]]></Node>
<StgValue><ssdm name="input_addr_170"/></StgValue>
</operation>

<operation id="1426" st_id="110" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1385" bw="16" op_0_bw="14">
<![CDATA[
:2  %input_load_125 = load i16* %input_addr_170, align 2

]]></Node>
<StgValue><ssdm name="input_load_125"/></StgValue>
</operation>
</state>

<state id="111" st_id="111">

<operation id="1427" st_id="111" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1385" bw="16" op_0_bw="14">
<![CDATA[
:2  %input_load_125 = load i16* %input_addr_170, align 2

]]></Node>
<StgValue><ssdm name="input_load_125"/></StgValue>
</operation>

<operation id="1428" st_id="111" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1386" bw="64" op_0_bw="16">
<![CDATA[
:3  %zext_ln25_155 = zext i16 %o_count_3_1_4_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln25_155"/></StgValue>
</operation>

<operation id="1429" st_id="111" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1387" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %output_addr_148 = getelementptr [14400 x i16]* %output_r, i64 0, i64 %zext_ln25_155

]]></Node>
<StgValue><ssdm name="output_addr_148"/></StgValue>
</operation>

<operation id="1430" st_id="111" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1388" bw="0" op_0_bw="16" op_1_bw="14">
<![CDATA[
:5  store i16 %input_load_125, i16* %output_addr_148, align 2

]]></Node>
<StgValue><ssdm name="store_ln25"/></StgValue>
</operation>

<operation id="1431" st_id="111" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1389" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:6  %add_ln26_91 = add i16 %i_count_2_1_4_0, 1

]]></Node>
<StgValue><ssdm name="add_ln26_91"/></StgValue>
</operation>

<operation id="1432" st_id="111" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1390" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:7  %add_ln27_77 = add i16 %o_count_3_1_4_0, 1

]]></Node>
<StgValue><ssdm name="add_ln27_77"/></StgValue>
</operation>

<operation id="1433" st_id="111" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1391" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
:8  %icmp_ln23_78 = icmp eq i16 %add_ln27_77, %add_ln21_33

]]></Node>
<StgValue><ssdm name="icmp_ln23_78"/></StgValue>
</operation>

<operation id="1434" st_id="111" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1392" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:9  br i1 %icmp_ln23_78, label %150, label %144

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="1435" st_id="111" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_78" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1394" bw="64" op_0_bw="16">
<![CDATA[
:0  %zext_ln25_156 = zext i16 %add_ln26_91 to i64

]]></Node>
<StgValue><ssdm name="zext_ln25_156"/></StgValue>
</operation>

<operation id="1436" st_id="111" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_78" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1395" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %input_addr_171 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %zext_ln25_156

]]></Node>
<StgValue><ssdm name="input_addr_171"/></StgValue>
</operation>

<operation id="1437" st_id="111" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_78" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1396" bw="16" op_0_bw="14">
<![CDATA[
:2  %input_load_126 = load i16* %input_addr_171, align 2

]]></Node>
<StgValue><ssdm name="input_load_126"/></StgValue>
</operation>
</state>

<state id="112" st_id="112">

<operation id="1438" st_id="112" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1396" bw="16" op_0_bw="14">
<![CDATA[
:2  %input_load_126 = load i16* %input_addr_171, align 2

]]></Node>
<StgValue><ssdm name="input_load_126"/></StgValue>
</operation>

<operation id="1439" st_id="112" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1397" bw="64" op_0_bw="16">
<![CDATA[
:3  %zext_ln25_157 = zext i16 %add_ln27_77 to i64

]]></Node>
<StgValue><ssdm name="zext_ln25_157"/></StgValue>
</operation>

<operation id="1440" st_id="112" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1398" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %output_addr_149 = getelementptr [14400 x i16]* %output_r, i64 0, i64 %zext_ln25_157

]]></Node>
<StgValue><ssdm name="output_addr_149"/></StgValue>
</operation>

<operation id="1441" st_id="112" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1399" bw="0" op_0_bw="16" op_1_bw="14">
<![CDATA[
:5  store i16 %input_load_126, i16* %output_addr_149, align 2

]]></Node>
<StgValue><ssdm name="store_ln25"/></StgValue>
</operation>

<operation id="1442" st_id="112" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1400" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:6  %add_ln26_92 = add i16 %i_count_2_1_4_0, 2

]]></Node>
<StgValue><ssdm name="add_ln26_92"/></StgValue>
</operation>

<operation id="1443" st_id="112" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1401" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:7  %add_ln27_78 = add i16 %o_count_3_1_4_0, 2

]]></Node>
<StgValue><ssdm name="add_ln27_78"/></StgValue>
</operation>

<operation id="1444" st_id="112" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1402" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
:8  %icmp_ln23_79 = icmp eq i16 %add_ln27_78, %add_ln21_33

]]></Node>
<StgValue><ssdm name="icmp_ln23_79"/></StgValue>
</operation>

<operation id="1445" st_id="112" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1403" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:9  br i1 %icmp_ln23_79, label %150, label %145

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="1446" st_id="112" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1405" bw="64" op_0_bw="16">
<![CDATA[
:0  %zext_ln25_158 = zext i16 %add_ln26_92 to i64

]]></Node>
<StgValue><ssdm name="zext_ln25_158"/></StgValue>
</operation>

<operation id="1447" st_id="112" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1406" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %input_addr_172 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %zext_ln25_158

]]></Node>
<StgValue><ssdm name="input_addr_172"/></StgValue>
</operation>

<operation id="1448" st_id="112" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1407" bw="16" op_0_bw="14">
<![CDATA[
:2  %input_load_127 = load i16* %input_addr_172, align 2

]]></Node>
<StgValue><ssdm name="input_load_127"/></StgValue>
</operation>
</state>

<state id="113" st_id="113">

<operation id="1449" st_id="113" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1407" bw="16" op_0_bw="14">
<![CDATA[
:2  %input_load_127 = load i16* %input_addr_172, align 2

]]></Node>
<StgValue><ssdm name="input_load_127"/></StgValue>
</operation>

<operation id="1450" st_id="113" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1408" bw="64" op_0_bw="16">
<![CDATA[
:3  %zext_ln25_159 = zext i16 %add_ln27_78 to i64

]]></Node>
<StgValue><ssdm name="zext_ln25_159"/></StgValue>
</operation>

<operation id="1451" st_id="113" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1409" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %output_addr_150 = getelementptr [14400 x i16]* %output_r, i64 0, i64 %zext_ln25_159

]]></Node>
<StgValue><ssdm name="output_addr_150"/></StgValue>
</operation>

<operation id="1452" st_id="113" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1410" bw="0" op_0_bw="16" op_1_bw="14">
<![CDATA[
:5  store i16 %input_load_127, i16* %output_addr_150, align 2

]]></Node>
<StgValue><ssdm name="store_ln25"/></StgValue>
</operation>

<operation id="1453" st_id="113" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1411" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:6  %add_ln26_93 = add i16 %i_count_2_1_4_0, 3

]]></Node>
<StgValue><ssdm name="add_ln26_93"/></StgValue>
</operation>

<operation id="1454" st_id="113" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1412" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:7  %add_ln27_79 = add i16 %o_count_3_1_4_0, 3

]]></Node>
<StgValue><ssdm name="add_ln27_79"/></StgValue>
</operation>

<operation id="1455" st_id="113" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1413" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
:8  %icmp_ln23_80 = icmp eq i16 %add_ln27_79, %add_ln21_33

]]></Node>
<StgValue><ssdm name="icmp_ln23_80"/></StgValue>
</operation>

<operation id="1456" st_id="113" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1414" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:9  br i1 %icmp_ln23_80, label %150, label %146

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="1457" st_id="113" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1416" bw="64" op_0_bw="16">
<![CDATA[
:0  %zext_ln25_160 = zext i16 %add_ln26_93 to i64

]]></Node>
<StgValue><ssdm name="zext_ln25_160"/></StgValue>
</operation>

<operation id="1458" st_id="113" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1417" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %input_addr_173 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %zext_ln25_160

]]></Node>
<StgValue><ssdm name="input_addr_173"/></StgValue>
</operation>

<operation id="1459" st_id="113" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1418" bw="16" op_0_bw="14">
<![CDATA[
:2  %input_load_128 = load i16* %input_addr_173, align 2

]]></Node>
<StgValue><ssdm name="input_load_128"/></StgValue>
</operation>
</state>

<state id="114" st_id="114">

<operation id="1460" st_id="114" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1418" bw="16" op_0_bw="14">
<![CDATA[
:2  %input_load_128 = load i16* %input_addr_173, align 2

]]></Node>
<StgValue><ssdm name="input_load_128"/></StgValue>
</operation>

<operation id="1461" st_id="114" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1419" bw="64" op_0_bw="16">
<![CDATA[
:3  %zext_ln25_161 = zext i16 %add_ln27_79 to i64

]]></Node>
<StgValue><ssdm name="zext_ln25_161"/></StgValue>
</operation>

<operation id="1462" st_id="114" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1420" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %output_addr_151 = getelementptr [14400 x i16]* %output_r, i64 0, i64 %zext_ln25_161

]]></Node>
<StgValue><ssdm name="output_addr_151"/></StgValue>
</operation>

<operation id="1463" st_id="114" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1421" bw="0" op_0_bw="16" op_1_bw="14">
<![CDATA[
:5  store i16 %input_load_128, i16* %output_addr_151, align 2

]]></Node>
<StgValue><ssdm name="store_ln25"/></StgValue>
</operation>

<operation id="1464" st_id="114" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1422" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:6  %add_ln26_94 = add i16 %i_count_2_1_4_0, 4

]]></Node>
<StgValue><ssdm name="add_ln26_94"/></StgValue>
</operation>

<operation id="1465" st_id="114" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1423" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:7  %add_ln27_80 = add i16 %o_count_3_1_4_0, 4

]]></Node>
<StgValue><ssdm name="add_ln27_80"/></StgValue>
</operation>

<operation id="1466" st_id="114" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1424" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
:8  %icmp_ln23_81 = icmp eq i16 %add_ln27_80, %add_ln21_33

]]></Node>
<StgValue><ssdm name="icmp_ln23_81"/></StgValue>
</operation>

<operation id="1467" st_id="114" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1425" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:9  br i1 %icmp_ln23_81, label %150, label %147

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="1468" st_id="114" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_81" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1427" bw="64" op_0_bw="16">
<![CDATA[
:0  %zext_ln25_162 = zext i16 %add_ln26_94 to i64

]]></Node>
<StgValue><ssdm name="zext_ln25_162"/></StgValue>
</operation>

<operation id="1469" st_id="114" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_81" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1428" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %input_addr_174 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %zext_ln25_162

]]></Node>
<StgValue><ssdm name="input_addr_174"/></StgValue>
</operation>

<operation id="1470" st_id="114" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_81" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1429" bw="16" op_0_bw="14">
<![CDATA[
:2  %input_load_129 = load i16* %input_addr_174, align 2

]]></Node>
<StgValue><ssdm name="input_load_129"/></StgValue>
</operation>
</state>

<state id="115" st_id="115">

<operation id="1471" st_id="115" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1429" bw="16" op_0_bw="14">
<![CDATA[
:2  %input_load_129 = load i16* %input_addr_174, align 2

]]></Node>
<StgValue><ssdm name="input_load_129"/></StgValue>
</operation>

<operation id="1472" st_id="115" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1430" bw="64" op_0_bw="16">
<![CDATA[
:3  %zext_ln25_163 = zext i16 %add_ln27_80 to i64

]]></Node>
<StgValue><ssdm name="zext_ln25_163"/></StgValue>
</operation>

<operation id="1473" st_id="115" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1431" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %output_addr_152 = getelementptr [14400 x i16]* %output_r, i64 0, i64 %zext_ln25_163

]]></Node>
<StgValue><ssdm name="output_addr_152"/></StgValue>
</operation>

<operation id="1474" st_id="115" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1432" bw="0" op_0_bw="16" op_1_bw="14">
<![CDATA[
:5  store i16 %input_load_129, i16* %output_addr_152, align 2

]]></Node>
<StgValue><ssdm name="store_ln25"/></StgValue>
</operation>

<operation id="1475" st_id="115" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1433" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:6  %add_ln26_95 = add i16 %i_count_2_1_4_0, 5

]]></Node>
<StgValue><ssdm name="add_ln26_95"/></StgValue>
</operation>

<operation id="1476" st_id="115" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1434" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:7  %add_ln27_81 = add i16 %o_count_3_1_4_0, 5

]]></Node>
<StgValue><ssdm name="add_ln27_81"/></StgValue>
</operation>

<operation id="1477" st_id="115" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1435" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
:8  %icmp_ln23_82 = icmp eq i16 %add_ln27_81, %add_ln21_33

]]></Node>
<StgValue><ssdm name="icmp_ln23_82"/></StgValue>
</operation>

<operation id="1478" st_id="115" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1436" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:9  br i1 %icmp_ln23_82, label %150, label %148

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="1479" st_id="115" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_82" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1438" bw="64" op_0_bw="16">
<![CDATA[
:0  %zext_ln25_164 = zext i16 %add_ln26_95 to i64

]]></Node>
<StgValue><ssdm name="zext_ln25_164"/></StgValue>
</operation>

<operation id="1480" st_id="115" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_82" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1439" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %input_addr_175 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %zext_ln25_164

]]></Node>
<StgValue><ssdm name="input_addr_175"/></StgValue>
</operation>

<operation id="1481" st_id="115" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_82" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1440" bw="16" op_0_bw="14">
<![CDATA[
:2  %input_load_130 = load i16* %input_addr_175, align 2

]]></Node>
<StgValue><ssdm name="input_load_130"/></StgValue>
</operation>
</state>

<state id="116" st_id="116">

<operation id="1482" st_id="116" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_77" val="0"/>
<literal name="icmp_ln23_78" val="0"/>
<literal name="icmp_ln23_79" val="0"/>
<literal name="icmp_ln23_80" val="0"/>
<literal name="icmp_ln23_81" val="0"/>
<literal name="icmp_ln23_82" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1440" bw="16" op_0_bw="14">
<![CDATA[
:2  %input_load_130 = load i16* %input_addr_175, align 2

]]></Node>
<StgValue><ssdm name="input_load_130"/></StgValue>
</operation>

<operation id="1483" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_77" val="0"/>
<literal name="icmp_ln23_78" val="0"/>
<literal name="icmp_ln23_79" val="0"/>
<literal name="icmp_ln23_80" val="0"/>
<literal name="icmp_ln23_81" val="0"/>
<literal name="icmp_ln23_82" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1441" bw="64" op_0_bw="16">
<![CDATA[
:3  %zext_ln25_165 = zext i16 %add_ln27_81 to i64

]]></Node>
<StgValue><ssdm name="zext_ln25_165"/></StgValue>
</operation>

<operation id="1484" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_77" val="0"/>
<literal name="icmp_ln23_78" val="0"/>
<literal name="icmp_ln23_79" val="0"/>
<literal name="icmp_ln23_80" val="0"/>
<literal name="icmp_ln23_81" val="0"/>
<literal name="icmp_ln23_82" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1442" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %output_addr_153 = getelementptr [14400 x i16]* %output_r, i64 0, i64 %zext_ln25_165

]]></Node>
<StgValue><ssdm name="output_addr_153"/></StgValue>
</operation>

<operation id="1485" st_id="116" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_77" val="0"/>
<literal name="icmp_ln23_78" val="0"/>
<literal name="icmp_ln23_79" val="0"/>
<literal name="icmp_ln23_80" val="0"/>
<literal name="icmp_ln23_81" val="0"/>
<literal name="icmp_ln23_82" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1443" bw="0" op_0_bw="16" op_1_bw="14">
<![CDATA[
:5  store i16 %input_load_130, i16* %output_addr_153, align 2

]]></Node>
<StgValue><ssdm name="store_ln25"/></StgValue>
</operation>

<operation id="1486" st_id="116" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_77" val="0"/>
<literal name="icmp_ln23_78" val="0"/>
<literal name="icmp_ln23_79" val="0"/>
<literal name="icmp_ln23_80" val="0"/>
<literal name="icmp_ln23_81" val="0"/>
<literal name="icmp_ln23_82" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1444" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:6  %add_ln26_96 = add i16 %i_count_2_1_4_0, 6

]]></Node>
<StgValue><ssdm name="add_ln26_96"/></StgValue>
</operation>

<operation id="1487" st_id="116" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_77" val="0"/>
<literal name="icmp_ln23_78" val="0"/>
<literal name="icmp_ln23_79" val="0"/>
<literal name="icmp_ln23_80" val="0"/>
<literal name="icmp_ln23_81" val="0"/>
<literal name="icmp_ln23_82" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1445" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:7  %add_ln27_82 = add i16 %o_count_3_1_4_0, 6

]]></Node>
<StgValue><ssdm name="add_ln27_82"/></StgValue>
</operation>

<operation id="1488" st_id="116" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_77" val="0"/>
<literal name="icmp_ln23_78" val="0"/>
<literal name="icmp_ln23_79" val="0"/>
<literal name="icmp_ln23_80" val="0"/>
<literal name="icmp_ln23_81" val="0"/>
<literal name="icmp_ln23_82" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1446" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
:8  %icmp_ln23_83 = icmp eq i16 %add_ln27_82, %add_ln21_33

]]></Node>
<StgValue><ssdm name="icmp_ln23_83"/></StgValue>
</operation>

<operation id="1489" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_77" val="0"/>
<literal name="icmp_ln23_78" val="0"/>
<literal name="icmp_ln23_79" val="0"/>
<literal name="icmp_ln23_80" val="0"/>
<literal name="icmp_ln23_81" val="0"/>
<literal name="icmp_ln23_82" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1447" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:9  br i1 %icmp_ln23_83, label %150, label %149

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="1490" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_77" val="0"/>
<literal name="icmp_ln23_78" val="0"/>
<literal name="icmp_ln23_79" val="0"/>
<literal name="icmp_ln23_80" val="0"/>
<literal name="icmp_ln23_81" val="0"/>
<literal name="icmp_ln23_82" val="0"/>
<literal name="icmp_ln23_83" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1449" bw="64" op_0_bw="16">
<![CDATA[
:0  %zext_ln25_166 = zext i16 %add_ln26_96 to i64

]]></Node>
<StgValue><ssdm name="zext_ln25_166"/></StgValue>
</operation>

<operation id="1491" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_77" val="0"/>
<literal name="icmp_ln23_78" val="0"/>
<literal name="icmp_ln23_79" val="0"/>
<literal name="icmp_ln23_80" val="0"/>
<literal name="icmp_ln23_81" val="0"/>
<literal name="icmp_ln23_82" val="0"/>
<literal name="icmp_ln23_83" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1450" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %input_addr_176 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %zext_ln25_166

]]></Node>
<StgValue><ssdm name="input_addr_176"/></StgValue>
</operation>

<operation id="1492" st_id="116" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_77" val="0"/>
<literal name="icmp_ln23_78" val="0"/>
<literal name="icmp_ln23_79" val="0"/>
<literal name="icmp_ln23_80" val="0"/>
<literal name="icmp_ln23_81" val="0"/>
<literal name="icmp_ln23_82" val="0"/>
<literal name="icmp_ln23_83" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1451" bw="16" op_0_bw="14">
<![CDATA[
:2  %input_load_131 = load i16* %input_addr_176, align 2

]]></Node>
<StgValue><ssdm name="input_load_131"/></StgValue>
</operation>

<operation id="1493" st_id="116" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_77" val="0"/>
<literal name="icmp_ln23_78" val="0"/>
<literal name="icmp_ln23_79" val="0"/>
<literal name="icmp_ln23_80" val="0"/>
<literal name="icmp_ln23_81" val="0"/>
<literal name="icmp_ln23_82" val="0"/>
<literal name="icmp_ln23_83" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1455" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:6  %add_ln26_97 = add i16 %i_count_2_1_4_0, 7

]]></Node>
<StgValue><ssdm name="add_ln26_97"/></StgValue>
</operation>

<operation id="1494" st_id="116" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_77" val="0"/>
<literal name="icmp_ln23_78" val="0"/>
<literal name="icmp_ln23_79" val="0"/>
<literal name="icmp_ln23_80" val="0"/>
<literal name="icmp_ln23_81" val="0"/>
<literal name="icmp_ln23_82" val="0"/>
<literal name="icmp_ln23_83" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1456" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:7  %add_ln27_83 = add i16 %o_count_3_1_4_0, 7

]]></Node>
<StgValue><ssdm name="add_ln27_83"/></StgValue>
</operation>

<operation id="1495" st_id="116" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_83" val="1"/>
</and_exp><and_exp><literal name="icmp_ln23_82" val="1"/>
</and_exp><and_exp><literal name="icmp_ln23_81" val="1"/>
</and_exp><and_exp><literal name="icmp_ln23_80" val="1"/>
</and_exp><and_exp><literal name="icmp_ln23_79" val="1"/>
</and_exp><and_exp><literal name="icmp_ln23_78" val="1"/>
</and_exp><and_exp><literal name="icmp_ln23_77" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1459" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:0  %add_ln18_20 = add i16 %add_ln18_19, %zext_ln13

]]></Node>
<StgValue><ssdm name="add_ln18_20"/></StgValue>
</operation>

<operation id="1496" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_83" val="1"/>
</and_exp><and_exp><literal name="icmp_ln23_82" val="1"/>
</and_exp><and_exp><literal name="icmp_ln23_81" val="1"/>
</and_exp><and_exp><literal name="icmp_ln23_80" val="1"/>
</and_exp><and_exp><literal name="icmp_ln23_79" val="1"/>
</and_exp><and_exp><literal name="icmp_ln23_78" val="1"/>
</and_exp><and_exp><literal name="icmp_ln23_77" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1460" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %151

]]></Node>
<StgValue><ssdm name="br_ln30"/></StgValue>
</operation>
</state>

<state id="117" st_id="117">

<operation id="1497" st_id="117" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1451" bw="16" op_0_bw="14">
<![CDATA[
:2  %input_load_131 = load i16* %input_addr_176, align 2

]]></Node>
<StgValue><ssdm name="input_load_131"/></StgValue>
</operation>

<operation id="1498" st_id="117" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1452" bw="64" op_0_bw="16">
<![CDATA[
:3  %zext_ln25_167 = zext i16 %add_ln27_82 to i64

]]></Node>
<StgValue><ssdm name="zext_ln25_167"/></StgValue>
</operation>

<operation id="1499" st_id="117" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1453" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %output_addr_154 = getelementptr [14400 x i16]* %output_r, i64 0, i64 %zext_ln25_167

]]></Node>
<StgValue><ssdm name="output_addr_154"/></StgValue>
</operation>

<operation id="1500" st_id="117" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1454" bw="0" op_0_bw="16" op_1_bw="14">
<![CDATA[
:5  store i16 %input_load_131, i16* %output_addr_154, align 2

]]></Node>
<StgValue><ssdm name="store_ln25"/></StgValue>
</operation>

<operation id="1501" st_id="117" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1457" bw="0" op_0_bw="0">
<![CDATA[
:8  br label %142

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>
</state>

<state id="118" st_id="118">

<operation id="1502" st_id="118" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1462" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0">
<![CDATA[
:0  %o_count_4_1_4 = phi i16 [ %add_ln21_33, %150 ], [ %add_ln33_11, %152 ]

]]></Node>
<StgValue><ssdm name="o_count_4_1_4"/></StgValue>
</operation>

<operation id="1503" st_id="118" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1463" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1  %icmp_ln30_11 = icmp eq i16 %o_count_4_1_4, %add_ln21_34

]]></Node>
<StgValue><ssdm name="icmp_ln30_11"/></StgValue>
</operation>

<operation id="1504" st_id="118" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1464" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_76 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2)

]]></Node>
<StgValue><ssdm name="empty_76"/></StgValue>
</operation>

<operation id="1505" st_id="118" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1465" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %icmp_ln30_11, label %hls_label_2_end11, label %152

]]></Node>
<StgValue><ssdm name="br_ln30"/></StgValue>
</operation>

<operation id="1506" st_id="118" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1467" bw="64" op_0_bw="16">
<![CDATA[
:0  %zext_ln32_11 = zext i16 %o_count_4_1_4 to i64

]]></Node>
<StgValue><ssdm name="zext_ln32_11"/></StgValue>
</operation>

<operation id="1507" st_id="118" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1468" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %output_addr_155 = getelementptr [14400 x i16]* %output_r, i64 0, i64 %zext_ln32_11

]]></Node>
<StgValue><ssdm name="output_addr_155"/></StgValue>
</operation>

<operation id="1508" st_id="118" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1469" bw="0" op_0_bw="16" op_1_bw="14">
<![CDATA[
:2  store i16 0, i16* %output_addr_155, align 2

]]></Node>
<StgValue><ssdm name="store_ln32"/></StgValue>
</operation>

<operation id="1509" st_id="118" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1470" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:3  %add_ln33_11 = add i16 %o_count_4_1_4, 1

]]></Node>
<StgValue><ssdm name="add_ln33_11"/></StgValue>
</operation>

<operation id="1510" st_id="118" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1471" bw="0" op_0_bw="0">
<![CDATA[
:4  br label %151

]]></Node>
<StgValue><ssdm name="br_ln30"/></StgValue>
</operation>

<operation id="1511" st_id="118" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1473" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_2_end11:0  %empty_75 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str5, i32 %tmp_12)

]]></Node>
<StgValue><ssdm name="empty_75"/></StgValue>
</operation>

<operation id="1512" st_id="118" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1474" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_2_end11:1  %add_ln21_35 = add i16 %height_0_1_0, 5

]]></Node>
<StgValue><ssdm name="add_ln21_35"/></StgValue>
</operation>

<operation id="1513" st_id="118" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1475" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_2_end11:2  %add_ln21_36 = add i16 %add_ln21_33, %zext_ln13

]]></Node>
<StgValue><ssdm name="add_ln21_36"/></StgValue>
</operation>

<operation id="1514" st_id="118" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1476" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_2_end11:3  %add_ln21_37 = add i16 %add_ln21_34, %zext_ln13

]]></Node>
<StgValue><ssdm name="add_ln21_37"/></StgValue>
</operation>

<operation id="1515" st_id="118" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1477" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_2_end11:4  %icmp_ln21_12 = icmp eq i16 %add_ln21_35, %input_height_cast1

]]></Node>
<StgValue><ssdm name="icmp_ln21_12"/></StgValue>
</operation>

<operation id="1516" st_id="118" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1478" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
hls_label_2_end11:5  br i1 %icmp_ln21_12, label %175, label %hls_label_2_begin12

]]></Node>
<StgValue><ssdm name="br_ln21"/></StgValue>
</operation>

<operation id="1517" st_id="118" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30_11" val="1"/>
<literal name="icmp_ln21_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1480" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_2_begin12:0  %tmp_13 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str5)

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="1518" st_id="118" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30_11" val="1"/>
<literal name="icmp_ln21_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1481" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_2_begin12:1  %add_ln26_98 = add i16 %add_ln26_90, %input_width_cast2

]]></Node>
<StgValue><ssdm name="add_ln26_98"/></StgValue>
</operation>

<operation id="1519" st_id="118" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30_11" val="1"/>
<literal name="icmp_ln21_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1482" bw="0" op_0_bw="0">
<![CDATA[
hls_label_2_begin12:2  br label %153

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>
</state>

<state id="119" st_id="119">

<operation id="1520" st_id="119" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1484" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0">
<![CDATA[
:0  %o_count_3_1_5_0 = phi i16 [ %add_ln18_20, %hls_label_2_begin12 ], [ %add_ln27_90, %160 ]

]]></Node>
<StgValue><ssdm name="o_count_3_1_5_0"/></StgValue>
</operation>

<operation id="1521" st_id="119" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1485" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0">
<![CDATA[
:1  %i_count_2_1_5_0 = phi i16 [ %add_ln26_90, %hls_label_2_begin12 ], [ %add_ln26_105, %160 ]

]]></Node>
<StgValue><ssdm name="i_count_2_1_5_0"/></StgValue>
</operation>

<operation id="1522" st_id="119" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1486" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
:2  %icmp_ln23_84 = icmp eq i16 %o_count_3_1_5_0, %add_ln21_36

]]></Node>
<StgValue><ssdm name="icmp_ln23_84"/></StgValue>
</operation>

<operation id="1523" st_id="119" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1487" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %icmp_ln23_84, label %161, label %154

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="1524" st_id="119" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_84" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1489" bw="64" op_0_bw="16">
<![CDATA[
:0  %zext_ln25_168 = zext i16 %i_count_2_1_5_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln25_168"/></StgValue>
</operation>

<operation id="1525" st_id="119" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_84" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1490" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %input_addr_177 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %zext_ln25_168

]]></Node>
<StgValue><ssdm name="input_addr_177"/></StgValue>
</operation>

<operation id="1526" st_id="119" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_84" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1491" bw="16" op_0_bw="14">
<![CDATA[
:2  %input_load_132 = load i16* %input_addr_177, align 2

]]></Node>
<StgValue><ssdm name="input_load_132"/></StgValue>
</operation>
</state>

<state id="120" st_id="120">

<operation id="1527" st_id="120" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1491" bw="16" op_0_bw="14">
<![CDATA[
:2  %input_load_132 = load i16* %input_addr_177, align 2

]]></Node>
<StgValue><ssdm name="input_load_132"/></StgValue>
</operation>

<operation id="1528" st_id="120" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1492" bw="64" op_0_bw="16">
<![CDATA[
:3  %zext_ln25_169 = zext i16 %o_count_3_1_5_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln25_169"/></StgValue>
</operation>

<operation id="1529" st_id="120" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1493" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %output_addr_156 = getelementptr [14400 x i16]* %output_r, i64 0, i64 %zext_ln25_169

]]></Node>
<StgValue><ssdm name="output_addr_156"/></StgValue>
</operation>

<operation id="1530" st_id="120" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1494" bw="0" op_0_bw="16" op_1_bw="14">
<![CDATA[
:5  store i16 %input_load_132, i16* %output_addr_156, align 2

]]></Node>
<StgValue><ssdm name="store_ln25"/></StgValue>
</operation>

<operation id="1531" st_id="120" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1495" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:6  %add_ln26_99 = add i16 %i_count_2_1_5_0, 1

]]></Node>
<StgValue><ssdm name="add_ln26_99"/></StgValue>
</operation>

<operation id="1532" st_id="120" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1496" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:7  %add_ln27_84 = add i16 %o_count_3_1_5_0, 1

]]></Node>
<StgValue><ssdm name="add_ln27_84"/></StgValue>
</operation>

<operation id="1533" st_id="120" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1497" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
:8  %icmp_ln23_85 = icmp eq i16 %add_ln27_84, %add_ln21_36

]]></Node>
<StgValue><ssdm name="icmp_ln23_85"/></StgValue>
</operation>

<operation id="1534" st_id="120" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1498" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:9  br i1 %icmp_ln23_85, label %161, label %155

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="1535" st_id="120" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_85" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1500" bw="64" op_0_bw="16">
<![CDATA[
:0  %zext_ln25_170 = zext i16 %add_ln26_99 to i64

]]></Node>
<StgValue><ssdm name="zext_ln25_170"/></StgValue>
</operation>

<operation id="1536" st_id="120" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_85" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1501" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %input_addr_178 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %zext_ln25_170

]]></Node>
<StgValue><ssdm name="input_addr_178"/></StgValue>
</operation>

<operation id="1537" st_id="120" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_85" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1502" bw="16" op_0_bw="14">
<![CDATA[
:2  %input_load_133 = load i16* %input_addr_178, align 2

]]></Node>
<StgValue><ssdm name="input_load_133"/></StgValue>
</operation>
</state>

<state id="121" st_id="121">

<operation id="1538" st_id="121" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1502" bw="16" op_0_bw="14">
<![CDATA[
:2  %input_load_133 = load i16* %input_addr_178, align 2

]]></Node>
<StgValue><ssdm name="input_load_133"/></StgValue>
</operation>

<operation id="1539" st_id="121" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1503" bw="64" op_0_bw="16">
<![CDATA[
:3  %zext_ln25_171 = zext i16 %add_ln27_84 to i64

]]></Node>
<StgValue><ssdm name="zext_ln25_171"/></StgValue>
</operation>

<operation id="1540" st_id="121" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1504" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %output_addr_157 = getelementptr [14400 x i16]* %output_r, i64 0, i64 %zext_ln25_171

]]></Node>
<StgValue><ssdm name="output_addr_157"/></StgValue>
</operation>

<operation id="1541" st_id="121" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1505" bw="0" op_0_bw="16" op_1_bw="14">
<![CDATA[
:5  store i16 %input_load_133, i16* %output_addr_157, align 2

]]></Node>
<StgValue><ssdm name="store_ln25"/></StgValue>
</operation>

<operation id="1542" st_id="121" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1506" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:6  %add_ln26_100 = add i16 %i_count_2_1_5_0, 2

]]></Node>
<StgValue><ssdm name="add_ln26_100"/></StgValue>
</operation>

<operation id="1543" st_id="121" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1507" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:7  %add_ln27_85 = add i16 %o_count_3_1_5_0, 2

]]></Node>
<StgValue><ssdm name="add_ln27_85"/></StgValue>
</operation>

<operation id="1544" st_id="121" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1508" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
:8  %icmp_ln23_86 = icmp eq i16 %add_ln27_85, %add_ln21_36

]]></Node>
<StgValue><ssdm name="icmp_ln23_86"/></StgValue>
</operation>

<operation id="1545" st_id="121" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1509" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:9  br i1 %icmp_ln23_86, label %161, label %156

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="1546" st_id="121" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_86" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1511" bw="64" op_0_bw="16">
<![CDATA[
:0  %zext_ln25_172 = zext i16 %add_ln26_100 to i64

]]></Node>
<StgValue><ssdm name="zext_ln25_172"/></StgValue>
</operation>

<operation id="1547" st_id="121" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_86" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1512" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %input_addr_179 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %zext_ln25_172

]]></Node>
<StgValue><ssdm name="input_addr_179"/></StgValue>
</operation>

<operation id="1548" st_id="121" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_86" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1513" bw="16" op_0_bw="14">
<![CDATA[
:2  %input_load_134 = load i16* %input_addr_179, align 2

]]></Node>
<StgValue><ssdm name="input_load_134"/></StgValue>
</operation>
</state>

<state id="122" st_id="122">

<operation id="1549" st_id="122" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1513" bw="16" op_0_bw="14">
<![CDATA[
:2  %input_load_134 = load i16* %input_addr_179, align 2

]]></Node>
<StgValue><ssdm name="input_load_134"/></StgValue>
</operation>

<operation id="1550" st_id="122" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1514" bw="64" op_0_bw="16">
<![CDATA[
:3  %zext_ln25_173 = zext i16 %add_ln27_85 to i64

]]></Node>
<StgValue><ssdm name="zext_ln25_173"/></StgValue>
</operation>

<operation id="1551" st_id="122" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1515" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %output_addr_158 = getelementptr [14400 x i16]* %output_r, i64 0, i64 %zext_ln25_173

]]></Node>
<StgValue><ssdm name="output_addr_158"/></StgValue>
</operation>

<operation id="1552" st_id="122" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1516" bw="0" op_0_bw="16" op_1_bw="14">
<![CDATA[
:5  store i16 %input_load_134, i16* %output_addr_158, align 2

]]></Node>
<StgValue><ssdm name="store_ln25"/></StgValue>
</operation>

<operation id="1553" st_id="122" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1517" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:6  %add_ln26_101 = add i16 %i_count_2_1_5_0, 3

]]></Node>
<StgValue><ssdm name="add_ln26_101"/></StgValue>
</operation>

<operation id="1554" st_id="122" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1518" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:7  %add_ln27_86 = add i16 %o_count_3_1_5_0, 3

]]></Node>
<StgValue><ssdm name="add_ln27_86"/></StgValue>
</operation>

<operation id="1555" st_id="122" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1519" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
:8  %icmp_ln23_87 = icmp eq i16 %add_ln27_86, %add_ln21_36

]]></Node>
<StgValue><ssdm name="icmp_ln23_87"/></StgValue>
</operation>

<operation id="1556" st_id="122" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1520" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:9  br i1 %icmp_ln23_87, label %161, label %157

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="1557" st_id="122" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1522" bw="64" op_0_bw="16">
<![CDATA[
:0  %zext_ln25_174 = zext i16 %add_ln26_101 to i64

]]></Node>
<StgValue><ssdm name="zext_ln25_174"/></StgValue>
</operation>

<operation id="1558" st_id="122" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1523" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %input_addr_180 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %zext_ln25_174

]]></Node>
<StgValue><ssdm name="input_addr_180"/></StgValue>
</operation>

<operation id="1559" st_id="122" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1524" bw="16" op_0_bw="14">
<![CDATA[
:2  %input_load_135 = load i16* %input_addr_180, align 2

]]></Node>
<StgValue><ssdm name="input_load_135"/></StgValue>
</operation>
</state>

<state id="123" st_id="123">

<operation id="1560" st_id="123" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1524" bw="16" op_0_bw="14">
<![CDATA[
:2  %input_load_135 = load i16* %input_addr_180, align 2

]]></Node>
<StgValue><ssdm name="input_load_135"/></StgValue>
</operation>

<operation id="1561" st_id="123" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1525" bw="64" op_0_bw="16">
<![CDATA[
:3  %zext_ln25_175 = zext i16 %add_ln27_86 to i64

]]></Node>
<StgValue><ssdm name="zext_ln25_175"/></StgValue>
</operation>

<operation id="1562" st_id="123" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1526" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %output_addr_159 = getelementptr [14400 x i16]* %output_r, i64 0, i64 %zext_ln25_175

]]></Node>
<StgValue><ssdm name="output_addr_159"/></StgValue>
</operation>

<operation id="1563" st_id="123" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1527" bw="0" op_0_bw="16" op_1_bw="14">
<![CDATA[
:5  store i16 %input_load_135, i16* %output_addr_159, align 2

]]></Node>
<StgValue><ssdm name="store_ln25"/></StgValue>
</operation>

<operation id="1564" st_id="123" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1528" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:6  %add_ln26_102 = add i16 %i_count_2_1_5_0, 4

]]></Node>
<StgValue><ssdm name="add_ln26_102"/></StgValue>
</operation>

<operation id="1565" st_id="123" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1529" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:7  %add_ln27_87 = add i16 %o_count_3_1_5_0, 4

]]></Node>
<StgValue><ssdm name="add_ln27_87"/></StgValue>
</operation>

<operation id="1566" st_id="123" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1530" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
:8  %icmp_ln23_88 = icmp eq i16 %add_ln27_87, %add_ln21_36

]]></Node>
<StgValue><ssdm name="icmp_ln23_88"/></StgValue>
</operation>

<operation id="1567" st_id="123" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1531" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:9  br i1 %icmp_ln23_88, label %161, label %158

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="1568" st_id="123" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1533" bw="64" op_0_bw="16">
<![CDATA[
:0  %zext_ln25_176 = zext i16 %add_ln26_102 to i64

]]></Node>
<StgValue><ssdm name="zext_ln25_176"/></StgValue>
</operation>

<operation id="1569" st_id="123" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1534" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %input_addr_181 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %zext_ln25_176

]]></Node>
<StgValue><ssdm name="input_addr_181"/></StgValue>
</operation>

<operation id="1570" st_id="123" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1535" bw="16" op_0_bw="14">
<![CDATA[
:2  %input_load_136 = load i16* %input_addr_181, align 2

]]></Node>
<StgValue><ssdm name="input_load_136"/></StgValue>
</operation>
</state>

<state id="124" st_id="124">

<operation id="1571" st_id="124" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1535" bw="16" op_0_bw="14">
<![CDATA[
:2  %input_load_136 = load i16* %input_addr_181, align 2

]]></Node>
<StgValue><ssdm name="input_load_136"/></StgValue>
</operation>

<operation id="1572" st_id="124" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1536" bw="64" op_0_bw="16">
<![CDATA[
:3  %zext_ln25_177 = zext i16 %add_ln27_87 to i64

]]></Node>
<StgValue><ssdm name="zext_ln25_177"/></StgValue>
</operation>

<operation id="1573" st_id="124" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1537" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %output_addr_160 = getelementptr [14400 x i16]* %output_r, i64 0, i64 %zext_ln25_177

]]></Node>
<StgValue><ssdm name="output_addr_160"/></StgValue>
</operation>

<operation id="1574" st_id="124" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1538" bw="0" op_0_bw="16" op_1_bw="14">
<![CDATA[
:5  store i16 %input_load_136, i16* %output_addr_160, align 2

]]></Node>
<StgValue><ssdm name="store_ln25"/></StgValue>
</operation>

<operation id="1575" st_id="124" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1539" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:6  %add_ln26_103 = add i16 %i_count_2_1_5_0, 5

]]></Node>
<StgValue><ssdm name="add_ln26_103"/></StgValue>
</operation>

<operation id="1576" st_id="124" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1540" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:7  %add_ln27_88 = add i16 %o_count_3_1_5_0, 5

]]></Node>
<StgValue><ssdm name="add_ln27_88"/></StgValue>
</operation>

<operation id="1577" st_id="124" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1541" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
:8  %icmp_ln23_89 = icmp eq i16 %add_ln27_88, %add_ln21_36

]]></Node>
<StgValue><ssdm name="icmp_ln23_89"/></StgValue>
</operation>

<operation id="1578" st_id="124" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1542" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:9  br i1 %icmp_ln23_89, label %161, label %159

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="1579" st_id="124" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1544" bw="64" op_0_bw="16">
<![CDATA[
:0  %zext_ln25_178 = zext i16 %add_ln26_103 to i64

]]></Node>
<StgValue><ssdm name="zext_ln25_178"/></StgValue>
</operation>

<operation id="1580" st_id="124" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1545" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %input_addr_182 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %zext_ln25_178

]]></Node>
<StgValue><ssdm name="input_addr_182"/></StgValue>
</operation>

<operation id="1581" st_id="124" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1546" bw="16" op_0_bw="14">
<![CDATA[
:2  %input_load_137 = load i16* %input_addr_182, align 2

]]></Node>
<StgValue><ssdm name="input_load_137"/></StgValue>
</operation>
</state>

<state id="125" st_id="125">

<operation id="1582" st_id="125" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_84" val="0"/>
<literal name="icmp_ln23_85" val="0"/>
<literal name="icmp_ln23_86" val="0"/>
<literal name="icmp_ln23_87" val="0"/>
<literal name="icmp_ln23_88" val="0"/>
<literal name="icmp_ln23_89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1546" bw="16" op_0_bw="14">
<![CDATA[
:2  %input_load_137 = load i16* %input_addr_182, align 2

]]></Node>
<StgValue><ssdm name="input_load_137"/></StgValue>
</operation>

<operation id="1583" st_id="125" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_84" val="0"/>
<literal name="icmp_ln23_85" val="0"/>
<literal name="icmp_ln23_86" val="0"/>
<literal name="icmp_ln23_87" val="0"/>
<literal name="icmp_ln23_88" val="0"/>
<literal name="icmp_ln23_89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1547" bw="64" op_0_bw="16">
<![CDATA[
:3  %zext_ln25_179 = zext i16 %add_ln27_88 to i64

]]></Node>
<StgValue><ssdm name="zext_ln25_179"/></StgValue>
</operation>

<operation id="1584" st_id="125" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_84" val="0"/>
<literal name="icmp_ln23_85" val="0"/>
<literal name="icmp_ln23_86" val="0"/>
<literal name="icmp_ln23_87" val="0"/>
<literal name="icmp_ln23_88" val="0"/>
<literal name="icmp_ln23_89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1548" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %output_addr_161 = getelementptr [14400 x i16]* %output_r, i64 0, i64 %zext_ln25_179

]]></Node>
<StgValue><ssdm name="output_addr_161"/></StgValue>
</operation>

<operation id="1585" st_id="125" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_84" val="0"/>
<literal name="icmp_ln23_85" val="0"/>
<literal name="icmp_ln23_86" val="0"/>
<literal name="icmp_ln23_87" val="0"/>
<literal name="icmp_ln23_88" val="0"/>
<literal name="icmp_ln23_89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1549" bw="0" op_0_bw="16" op_1_bw="14">
<![CDATA[
:5  store i16 %input_load_137, i16* %output_addr_161, align 2

]]></Node>
<StgValue><ssdm name="store_ln25"/></StgValue>
</operation>

<operation id="1586" st_id="125" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_84" val="0"/>
<literal name="icmp_ln23_85" val="0"/>
<literal name="icmp_ln23_86" val="0"/>
<literal name="icmp_ln23_87" val="0"/>
<literal name="icmp_ln23_88" val="0"/>
<literal name="icmp_ln23_89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1550" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:6  %add_ln26_104 = add i16 %i_count_2_1_5_0, 6

]]></Node>
<StgValue><ssdm name="add_ln26_104"/></StgValue>
</operation>

<operation id="1587" st_id="125" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_84" val="0"/>
<literal name="icmp_ln23_85" val="0"/>
<literal name="icmp_ln23_86" val="0"/>
<literal name="icmp_ln23_87" val="0"/>
<literal name="icmp_ln23_88" val="0"/>
<literal name="icmp_ln23_89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1551" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:7  %add_ln27_89 = add i16 %o_count_3_1_5_0, 6

]]></Node>
<StgValue><ssdm name="add_ln27_89"/></StgValue>
</operation>

<operation id="1588" st_id="125" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_84" val="0"/>
<literal name="icmp_ln23_85" val="0"/>
<literal name="icmp_ln23_86" val="0"/>
<literal name="icmp_ln23_87" val="0"/>
<literal name="icmp_ln23_88" val="0"/>
<literal name="icmp_ln23_89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1552" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
:8  %icmp_ln23_90 = icmp eq i16 %add_ln27_89, %add_ln21_36

]]></Node>
<StgValue><ssdm name="icmp_ln23_90"/></StgValue>
</operation>

<operation id="1589" st_id="125" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_84" val="0"/>
<literal name="icmp_ln23_85" val="0"/>
<literal name="icmp_ln23_86" val="0"/>
<literal name="icmp_ln23_87" val="0"/>
<literal name="icmp_ln23_88" val="0"/>
<literal name="icmp_ln23_89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1553" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:9  br i1 %icmp_ln23_90, label %161, label %160

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="1590" st_id="125" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_84" val="0"/>
<literal name="icmp_ln23_85" val="0"/>
<literal name="icmp_ln23_86" val="0"/>
<literal name="icmp_ln23_87" val="0"/>
<literal name="icmp_ln23_88" val="0"/>
<literal name="icmp_ln23_89" val="0"/>
<literal name="icmp_ln23_90" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1555" bw="64" op_0_bw="16">
<![CDATA[
:0  %zext_ln25_180 = zext i16 %add_ln26_104 to i64

]]></Node>
<StgValue><ssdm name="zext_ln25_180"/></StgValue>
</operation>

<operation id="1591" st_id="125" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_84" val="0"/>
<literal name="icmp_ln23_85" val="0"/>
<literal name="icmp_ln23_86" val="0"/>
<literal name="icmp_ln23_87" val="0"/>
<literal name="icmp_ln23_88" val="0"/>
<literal name="icmp_ln23_89" val="0"/>
<literal name="icmp_ln23_90" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1556" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %input_addr_183 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %zext_ln25_180

]]></Node>
<StgValue><ssdm name="input_addr_183"/></StgValue>
</operation>

<operation id="1592" st_id="125" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_84" val="0"/>
<literal name="icmp_ln23_85" val="0"/>
<literal name="icmp_ln23_86" val="0"/>
<literal name="icmp_ln23_87" val="0"/>
<literal name="icmp_ln23_88" val="0"/>
<literal name="icmp_ln23_89" val="0"/>
<literal name="icmp_ln23_90" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1557" bw="16" op_0_bw="14">
<![CDATA[
:2  %input_load_138 = load i16* %input_addr_183, align 2

]]></Node>
<StgValue><ssdm name="input_load_138"/></StgValue>
</operation>

<operation id="1593" st_id="125" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_84" val="0"/>
<literal name="icmp_ln23_85" val="0"/>
<literal name="icmp_ln23_86" val="0"/>
<literal name="icmp_ln23_87" val="0"/>
<literal name="icmp_ln23_88" val="0"/>
<literal name="icmp_ln23_89" val="0"/>
<literal name="icmp_ln23_90" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1561" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:6  %add_ln26_105 = add i16 %i_count_2_1_5_0, 7

]]></Node>
<StgValue><ssdm name="add_ln26_105"/></StgValue>
</operation>

<operation id="1594" st_id="125" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_84" val="0"/>
<literal name="icmp_ln23_85" val="0"/>
<literal name="icmp_ln23_86" val="0"/>
<literal name="icmp_ln23_87" val="0"/>
<literal name="icmp_ln23_88" val="0"/>
<literal name="icmp_ln23_89" val="0"/>
<literal name="icmp_ln23_90" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1562" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:7  %add_ln27_90 = add i16 %o_count_3_1_5_0, 7

]]></Node>
<StgValue><ssdm name="add_ln27_90"/></StgValue>
</operation>

<operation id="1595" st_id="125" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_90" val="1"/>
</and_exp><and_exp><literal name="icmp_ln23_89" val="1"/>
</and_exp><and_exp><literal name="icmp_ln23_88" val="1"/>
</and_exp><and_exp><literal name="icmp_ln23_87" val="1"/>
</and_exp><and_exp><literal name="icmp_ln23_86" val="1"/>
</and_exp><and_exp><literal name="icmp_ln23_85" val="1"/>
</and_exp><and_exp><literal name="icmp_ln23_84" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1565" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:0  %add_ln18_21 = add i16 %add_ln18_20, %zext_ln13

]]></Node>
<StgValue><ssdm name="add_ln18_21"/></StgValue>
</operation>

<operation id="1596" st_id="125" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_90" val="1"/>
</and_exp><and_exp><literal name="icmp_ln23_89" val="1"/>
</and_exp><and_exp><literal name="icmp_ln23_88" val="1"/>
</and_exp><and_exp><literal name="icmp_ln23_87" val="1"/>
</and_exp><and_exp><literal name="icmp_ln23_86" val="1"/>
</and_exp><and_exp><literal name="icmp_ln23_85" val="1"/>
</and_exp><and_exp><literal name="icmp_ln23_84" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1566" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %162

]]></Node>
<StgValue><ssdm name="br_ln30"/></StgValue>
</operation>
</state>

<state id="126" st_id="126">

<operation id="1597" st_id="126" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1557" bw="16" op_0_bw="14">
<![CDATA[
:2  %input_load_138 = load i16* %input_addr_183, align 2

]]></Node>
<StgValue><ssdm name="input_load_138"/></StgValue>
</operation>

<operation id="1598" st_id="126" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1558" bw="64" op_0_bw="16">
<![CDATA[
:3  %zext_ln25_181 = zext i16 %add_ln27_89 to i64

]]></Node>
<StgValue><ssdm name="zext_ln25_181"/></StgValue>
</operation>

<operation id="1599" st_id="126" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1559" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %output_addr_162 = getelementptr [14400 x i16]* %output_r, i64 0, i64 %zext_ln25_181

]]></Node>
<StgValue><ssdm name="output_addr_162"/></StgValue>
</operation>

<operation id="1600" st_id="126" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1560" bw="0" op_0_bw="16" op_1_bw="14">
<![CDATA[
:5  store i16 %input_load_138, i16* %output_addr_162, align 2

]]></Node>
<StgValue><ssdm name="store_ln25"/></StgValue>
</operation>

<operation id="1601" st_id="126" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1563" bw="0" op_0_bw="0">
<![CDATA[
:8  br label %153

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>
</state>

<state id="127" st_id="127">

<operation id="1602" st_id="127" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21_7" val="0"/>
<literal name="icmp_ln21_8" val="0"/>
<literal name="icmp_ln21_9" val="0"/>
<literal name="icmp_ln21_10" val="0"/>
<literal name="icmp_ln21_11" val="0"/>
<literal name="icmp_ln21_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1568" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0">
<![CDATA[
:0  %o_count_4_1_5 = phi i16 [ %add_ln21_36, %161 ], [ %add_ln33_12, %163 ]

]]></Node>
<StgValue><ssdm name="o_count_4_1_5"/></StgValue>
</operation>

<operation id="1603" st_id="127" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21_7" val="0"/>
<literal name="icmp_ln21_8" val="0"/>
<literal name="icmp_ln21_9" val="0"/>
<literal name="icmp_ln21_10" val="0"/>
<literal name="icmp_ln21_11" val="0"/>
<literal name="icmp_ln21_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1569" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1  %icmp_ln30_12 = icmp eq i16 %o_count_4_1_5, %add_ln21_37

]]></Node>
<StgValue><ssdm name="icmp_ln30_12"/></StgValue>
</operation>

<operation id="1604" st_id="127" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21_7" val="0"/>
<literal name="icmp_ln21_8" val="0"/>
<literal name="icmp_ln21_9" val="0"/>
<literal name="icmp_ln21_10" val="0"/>
<literal name="icmp_ln21_11" val="0"/>
<literal name="icmp_ln21_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1570" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_78 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2)

]]></Node>
<StgValue><ssdm name="empty_78"/></StgValue>
</operation>

<operation id="1605" st_id="127" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21_7" val="0"/>
<literal name="icmp_ln21_8" val="0"/>
<literal name="icmp_ln21_9" val="0"/>
<literal name="icmp_ln21_10" val="0"/>
<literal name="icmp_ln21_11" val="0"/>
<literal name="icmp_ln21_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1571" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %icmp_ln30_12, label %hls_label_2_end12, label %163

]]></Node>
<StgValue><ssdm name="br_ln30"/></StgValue>
</operation>

<operation id="1606" st_id="127" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21_7" val="0"/>
<literal name="icmp_ln21_8" val="0"/>
<literal name="icmp_ln21_9" val="0"/>
<literal name="icmp_ln21_10" val="0"/>
<literal name="icmp_ln21_11" val="0"/>
<literal name="icmp_ln21_12" val="0"/>
<literal name="icmp_ln30_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1573" bw="64" op_0_bw="16">
<![CDATA[
:0  %zext_ln32_12 = zext i16 %o_count_4_1_5 to i64

]]></Node>
<StgValue><ssdm name="zext_ln32_12"/></StgValue>
</operation>

<operation id="1607" st_id="127" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21_7" val="0"/>
<literal name="icmp_ln21_8" val="0"/>
<literal name="icmp_ln21_9" val="0"/>
<literal name="icmp_ln21_10" val="0"/>
<literal name="icmp_ln21_11" val="0"/>
<literal name="icmp_ln21_12" val="0"/>
<literal name="icmp_ln30_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1574" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %output_addr_163 = getelementptr [14400 x i16]* %output_r, i64 0, i64 %zext_ln32_12

]]></Node>
<StgValue><ssdm name="output_addr_163"/></StgValue>
</operation>

<operation id="1608" st_id="127" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21_7" val="0"/>
<literal name="icmp_ln21_8" val="0"/>
<literal name="icmp_ln21_9" val="0"/>
<literal name="icmp_ln21_10" val="0"/>
<literal name="icmp_ln21_11" val="0"/>
<literal name="icmp_ln21_12" val="0"/>
<literal name="icmp_ln30_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1575" bw="0" op_0_bw="16" op_1_bw="14">
<![CDATA[
:2  store i16 0, i16* %output_addr_163, align 2

]]></Node>
<StgValue><ssdm name="store_ln32"/></StgValue>
</operation>

<operation id="1609" st_id="127" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21_7" val="0"/>
<literal name="icmp_ln21_8" val="0"/>
<literal name="icmp_ln21_9" val="0"/>
<literal name="icmp_ln21_10" val="0"/>
<literal name="icmp_ln21_11" val="0"/>
<literal name="icmp_ln21_12" val="0"/>
<literal name="icmp_ln30_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1576" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:3  %add_ln33_12 = add i16 %o_count_4_1_5, 1

]]></Node>
<StgValue><ssdm name="add_ln33_12"/></StgValue>
</operation>

<operation id="1610" st_id="127" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21_7" val="0"/>
<literal name="icmp_ln21_8" val="0"/>
<literal name="icmp_ln21_9" val="0"/>
<literal name="icmp_ln21_10" val="0"/>
<literal name="icmp_ln21_11" val="0"/>
<literal name="icmp_ln21_12" val="0"/>
<literal name="icmp_ln30_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1577" bw="0" op_0_bw="0">
<![CDATA[
:4  br label %162

]]></Node>
<StgValue><ssdm name="br_ln30"/></StgValue>
</operation>

<operation id="1611" st_id="127" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21_7" val="0"/>
<literal name="icmp_ln21_8" val="0"/>
<literal name="icmp_ln21_9" val="0"/>
<literal name="icmp_ln21_10" val="0"/>
<literal name="icmp_ln21_11" val="0"/>
<literal name="icmp_ln21_12" val="0"/>
<literal name="icmp_ln30_12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1579" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_2_end12:0  %empty_77 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str5, i32 %tmp_13)

]]></Node>
<StgValue><ssdm name="empty_77"/></StgValue>
</operation>

<operation id="1612" st_id="127" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21_7" val="0"/>
<literal name="icmp_ln21_8" val="0"/>
<literal name="icmp_ln21_9" val="0"/>
<literal name="icmp_ln21_10" val="0"/>
<literal name="icmp_ln21_11" val="0"/>
<literal name="icmp_ln21_12" val="0"/>
<literal name="icmp_ln30_12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1580" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_2_end12:1  %add_ln21_38 = add i16 %height_0_1_0, 6

]]></Node>
<StgValue><ssdm name="add_ln21_38"/></StgValue>
</operation>

<operation id="1613" st_id="127" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21_7" val="0"/>
<literal name="icmp_ln21_8" val="0"/>
<literal name="icmp_ln21_9" val="0"/>
<literal name="icmp_ln21_10" val="0"/>
<literal name="icmp_ln21_11" val="0"/>
<literal name="icmp_ln21_12" val="0"/>
<literal name="icmp_ln30_12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1581" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_2_end12:2  %add_ln21_39 = add i16 %add_ln21_36, %zext_ln13

]]></Node>
<StgValue><ssdm name="add_ln21_39"/></StgValue>
</operation>

<operation id="1614" st_id="127" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21_7" val="0"/>
<literal name="icmp_ln21_8" val="0"/>
<literal name="icmp_ln21_9" val="0"/>
<literal name="icmp_ln21_10" val="0"/>
<literal name="icmp_ln21_11" val="0"/>
<literal name="icmp_ln21_12" val="0"/>
<literal name="icmp_ln30_12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1582" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_2_end12:3  %add_ln21_40 = add i16 %add_ln21_37, %zext_ln13

]]></Node>
<StgValue><ssdm name="add_ln21_40"/></StgValue>
</operation>

<operation id="1615" st_id="127" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21_7" val="0"/>
<literal name="icmp_ln21_8" val="0"/>
<literal name="icmp_ln21_9" val="0"/>
<literal name="icmp_ln21_10" val="0"/>
<literal name="icmp_ln21_11" val="0"/>
<literal name="icmp_ln21_12" val="0"/>
<literal name="icmp_ln30_12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1583" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_2_end12:4  %icmp_ln21_13 = icmp eq i16 %add_ln21_38, %input_height_cast1

]]></Node>
<StgValue><ssdm name="icmp_ln21_13"/></StgValue>
</operation>

<operation id="1616" st_id="127" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21_7" val="0"/>
<literal name="icmp_ln21_8" val="0"/>
<literal name="icmp_ln21_9" val="0"/>
<literal name="icmp_ln21_10" val="0"/>
<literal name="icmp_ln21_11" val="0"/>
<literal name="icmp_ln21_12" val="0"/>
<literal name="icmp_ln30_12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1584" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
hls_label_2_end12:5  br i1 %icmp_ln21_13, label %175, label %hls_label_2_begin13

]]></Node>
<StgValue><ssdm name="br_ln21"/></StgValue>
</operation>

<operation id="1617" st_id="127" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21_7" val="0"/>
<literal name="icmp_ln21_8" val="0"/>
<literal name="icmp_ln21_9" val="0"/>
<literal name="icmp_ln21_10" val="0"/>
<literal name="icmp_ln21_11" val="0"/>
<literal name="icmp_ln21_12" val="0"/>
<literal name="icmp_ln30_12" val="1"/>
<literal name="icmp_ln21_13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1586" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_2_begin13:0  %tmp_14 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str5)

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="1618" st_id="127" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21_7" val="0"/>
<literal name="icmp_ln21_8" val="0"/>
<literal name="icmp_ln21_9" val="0"/>
<literal name="icmp_ln21_10" val="0"/>
<literal name="icmp_ln21_11" val="0"/>
<literal name="icmp_ln21_12" val="0"/>
<literal name="icmp_ln30_12" val="1"/>
<literal name="icmp_ln21_13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1587" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_2_begin13:1  %add_ln26_106 = add i16 %add_ln26_98, %input_width_cast2

]]></Node>
<StgValue><ssdm name="add_ln26_106"/></StgValue>
</operation>

<operation id="1619" st_id="127" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21_7" val="0"/>
<literal name="icmp_ln21_8" val="0"/>
<literal name="icmp_ln21_9" val="0"/>
<literal name="icmp_ln21_10" val="0"/>
<literal name="icmp_ln21_11" val="0"/>
<literal name="icmp_ln21_12" val="0"/>
<literal name="icmp_ln30_12" val="1"/>
<literal name="icmp_ln21_13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1588" bw="0" op_0_bw="0">
<![CDATA[
hls_label_2_begin13:2  br label %164

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="1620" st_id="127" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30_12" val="1"/>
<literal name="icmp_ln21_13" val="1"/>
</and_exp><and_exp><literal name="icmp_ln21_12" val="1"/>
</and_exp><and_exp><literal name="icmp_ln21_11" val="1"/>
</and_exp><and_exp><literal name="icmp_ln21_10" val="1"/>
</and_exp><and_exp><literal name="icmp_ln21_9" val="1"/>
</and_exp><and_exp><literal name="icmp_ln21_8" val="1"/>
</and_exp><and_exp><literal name="icmp_ln21_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1691" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:0  %add_ln18_22 = add i16 %add_ln21_19, %p_cast3

]]></Node>
<StgValue><ssdm name="add_ln18_22"/></StgValue>
</operation>

<operation id="1621" st_id="127" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30_12" val="1"/>
<literal name="icmp_ln21_13" val="1"/>
</and_exp><and_exp><literal name="icmp_ln21_12" val="1"/>
</and_exp><and_exp><literal name="icmp_ln21_11" val="1"/>
</and_exp><and_exp><literal name="icmp_ln21_10" val="1"/>
</and_exp><and_exp><literal name="icmp_ln21_9" val="1"/>
</and_exp><and_exp><literal name="icmp_ln21_8" val="1"/>
</and_exp><and_exp><literal name="icmp_ln21_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1692" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %92

]]></Node>
<StgValue><ssdm name="br_ln37"/></StgValue>
</operation>
</state>

<state id="128" st_id="128">

<operation id="1622" st_id="128" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1590" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0">
<![CDATA[
:0  %o_count_3_1_6_0 = phi i16 [ %add_ln18_21, %hls_label_2_begin13 ], [ %add_ln27_97, %171 ]

]]></Node>
<StgValue><ssdm name="o_count_3_1_6_0"/></StgValue>
</operation>

<operation id="1623" st_id="128" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1591" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0">
<![CDATA[
:1  %i_count_2_1_6_0 = phi i16 [ %add_ln26_98, %hls_label_2_begin13 ], [ %add_ln26_113, %171 ]

]]></Node>
<StgValue><ssdm name="i_count_2_1_6_0"/></StgValue>
</operation>

<operation id="1624" st_id="128" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1592" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
:2  %icmp_ln23_91 = icmp eq i16 %o_count_3_1_6_0, %add_ln21_39

]]></Node>
<StgValue><ssdm name="icmp_ln23_91"/></StgValue>
</operation>

<operation id="1625" st_id="128" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1593" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %icmp_ln23_91, label %172, label %165

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="1626" st_id="128" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1595" bw="64" op_0_bw="16">
<![CDATA[
:0  %zext_ln25_182 = zext i16 %i_count_2_1_6_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln25_182"/></StgValue>
</operation>

<operation id="1627" st_id="128" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1596" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %input_addr_184 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %zext_ln25_182

]]></Node>
<StgValue><ssdm name="input_addr_184"/></StgValue>
</operation>

<operation id="1628" st_id="128" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1597" bw="16" op_0_bw="14">
<![CDATA[
:2  %input_load_139 = load i16* %input_addr_184, align 2

]]></Node>
<StgValue><ssdm name="input_load_139"/></StgValue>
</operation>
</state>

<state id="129" st_id="129">

<operation id="1629" st_id="129" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1597" bw="16" op_0_bw="14">
<![CDATA[
:2  %input_load_139 = load i16* %input_addr_184, align 2

]]></Node>
<StgValue><ssdm name="input_load_139"/></StgValue>
</operation>

<operation id="1630" st_id="129" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1598" bw="64" op_0_bw="16">
<![CDATA[
:3  %zext_ln25_183 = zext i16 %o_count_3_1_6_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln25_183"/></StgValue>
</operation>

<operation id="1631" st_id="129" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1599" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %output_addr_165 = getelementptr [14400 x i16]* %output_r, i64 0, i64 %zext_ln25_183

]]></Node>
<StgValue><ssdm name="output_addr_165"/></StgValue>
</operation>

<operation id="1632" st_id="129" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1600" bw="0" op_0_bw="16" op_1_bw="14">
<![CDATA[
:5  store i16 %input_load_139, i16* %output_addr_165, align 2

]]></Node>
<StgValue><ssdm name="store_ln25"/></StgValue>
</operation>

<operation id="1633" st_id="129" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1601" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:6  %add_ln26_107 = add i16 %i_count_2_1_6_0, 1

]]></Node>
<StgValue><ssdm name="add_ln26_107"/></StgValue>
</operation>

<operation id="1634" st_id="129" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1602" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:7  %add_ln27_91 = add i16 %o_count_3_1_6_0, 1

]]></Node>
<StgValue><ssdm name="add_ln27_91"/></StgValue>
</operation>

<operation id="1635" st_id="129" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1603" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
:8  %icmp_ln23_92 = icmp eq i16 %add_ln27_91, %add_ln21_39

]]></Node>
<StgValue><ssdm name="icmp_ln23_92"/></StgValue>
</operation>

<operation id="1636" st_id="129" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1604" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:9  br i1 %icmp_ln23_92, label %172, label %166

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="1637" st_id="129" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1606" bw="64" op_0_bw="16">
<![CDATA[
:0  %zext_ln25_184 = zext i16 %add_ln26_107 to i64

]]></Node>
<StgValue><ssdm name="zext_ln25_184"/></StgValue>
</operation>

<operation id="1638" st_id="129" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1607" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %input_addr_185 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %zext_ln25_184

]]></Node>
<StgValue><ssdm name="input_addr_185"/></StgValue>
</operation>

<operation id="1639" st_id="129" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1608" bw="16" op_0_bw="14">
<![CDATA[
:2  %input_load_140 = load i16* %input_addr_185, align 2

]]></Node>
<StgValue><ssdm name="input_load_140"/></StgValue>
</operation>
</state>

<state id="130" st_id="130">

<operation id="1640" st_id="130" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1608" bw="16" op_0_bw="14">
<![CDATA[
:2  %input_load_140 = load i16* %input_addr_185, align 2

]]></Node>
<StgValue><ssdm name="input_load_140"/></StgValue>
</operation>

<operation id="1641" st_id="130" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1609" bw="64" op_0_bw="16">
<![CDATA[
:3  %zext_ln25_185 = zext i16 %add_ln27_91 to i64

]]></Node>
<StgValue><ssdm name="zext_ln25_185"/></StgValue>
</operation>

<operation id="1642" st_id="130" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1610" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %output_addr_167 = getelementptr [14400 x i16]* %output_r, i64 0, i64 %zext_ln25_185

]]></Node>
<StgValue><ssdm name="output_addr_167"/></StgValue>
</operation>

<operation id="1643" st_id="130" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1611" bw="0" op_0_bw="16" op_1_bw="14">
<![CDATA[
:5  store i16 %input_load_140, i16* %output_addr_167, align 2

]]></Node>
<StgValue><ssdm name="store_ln25"/></StgValue>
</operation>

<operation id="1644" st_id="130" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1612" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:6  %add_ln26_108 = add i16 %i_count_2_1_6_0, 2

]]></Node>
<StgValue><ssdm name="add_ln26_108"/></StgValue>
</operation>

<operation id="1645" st_id="130" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1613" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:7  %add_ln27_92 = add i16 %o_count_3_1_6_0, 2

]]></Node>
<StgValue><ssdm name="add_ln27_92"/></StgValue>
</operation>

<operation id="1646" st_id="130" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1614" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
:8  %icmp_ln23_93 = icmp eq i16 %add_ln27_92, %add_ln21_39

]]></Node>
<StgValue><ssdm name="icmp_ln23_93"/></StgValue>
</operation>

<operation id="1647" st_id="130" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1615" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:9  br i1 %icmp_ln23_93, label %172, label %167

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="1648" st_id="130" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1617" bw="64" op_0_bw="16">
<![CDATA[
:0  %zext_ln25_186 = zext i16 %add_ln26_108 to i64

]]></Node>
<StgValue><ssdm name="zext_ln25_186"/></StgValue>
</operation>

<operation id="1649" st_id="130" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1618" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %input_addr_186 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %zext_ln25_186

]]></Node>
<StgValue><ssdm name="input_addr_186"/></StgValue>
</operation>

<operation id="1650" st_id="130" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1619" bw="16" op_0_bw="14">
<![CDATA[
:2  %input_load_141 = load i16* %input_addr_186, align 2

]]></Node>
<StgValue><ssdm name="input_load_141"/></StgValue>
</operation>
</state>

<state id="131" st_id="131">

<operation id="1651" st_id="131" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1619" bw="16" op_0_bw="14">
<![CDATA[
:2  %input_load_141 = load i16* %input_addr_186, align 2

]]></Node>
<StgValue><ssdm name="input_load_141"/></StgValue>
</operation>

<operation id="1652" st_id="131" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1620" bw="64" op_0_bw="16">
<![CDATA[
:3  %zext_ln25_187 = zext i16 %add_ln27_92 to i64

]]></Node>
<StgValue><ssdm name="zext_ln25_187"/></StgValue>
</operation>

<operation id="1653" st_id="131" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1621" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %output_addr_169 = getelementptr [14400 x i16]* %output_r, i64 0, i64 %zext_ln25_187

]]></Node>
<StgValue><ssdm name="output_addr_169"/></StgValue>
</operation>

<operation id="1654" st_id="131" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1622" bw="0" op_0_bw="16" op_1_bw="14">
<![CDATA[
:5  store i16 %input_load_141, i16* %output_addr_169, align 2

]]></Node>
<StgValue><ssdm name="store_ln25"/></StgValue>
</operation>

<operation id="1655" st_id="131" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1623" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:6  %add_ln26_109 = add i16 %i_count_2_1_6_0, 3

]]></Node>
<StgValue><ssdm name="add_ln26_109"/></StgValue>
</operation>

<operation id="1656" st_id="131" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1624" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:7  %add_ln27_93 = add i16 %o_count_3_1_6_0, 3

]]></Node>
<StgValue><ssdm name="add_ln27_93"/></StgValue>
</operation>

<operation id="1657" st_id="131" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1625" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
:8  %icmp_ln23_94 = icmp eq i16 %add_ln27_93, %add_ln21_39

]]></Node>
<StgValue><ssdm name="icmp_ln23_94"/></StgValue>
</operation>

<operation id="1658" st_id="131" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1626" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:9  br i1 %icmp_ln23_94, label %172, label %168

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="1659" st_id="131" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1628" bw="64" op_0_bw="16">
<![CDATA[
:0  %zext_ln25_188 = zext i16 %add_ln26_109 to i64

]]></Node>
<StgValue><ssdm name="zext_ln25_188"/></StgValue>
</operation>

<operation id="1660" st_id="131" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1629" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %input_addr_187 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %zext_ln25_188

]]></Node>
<StgValue><ssdm name="input_addr_187"/></StgValue>
</operation>

<operation id="1661" st_id="131" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1630" bw="16" op_0_bw="14">
<![CDATA[
:2  %input_load_142 = load i16* %input_addr_187, align 2

]]></Node>
<StgValue><ssdm name="input_load_142"/></StgValue>
</operation>
</state>

<state id="132" st_id="132">

<operation id="1662" st_id="132" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1630" bw="16" op_0_bw="14">
<![CDATA[
:2  %input_load_142 = load i16* %input_addr_187, align 2

]]></Node>
<StgValue><ssdm name="input_load_142"/></StgValue>
</operation>

<operation id="1663" st_id="132" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1631" bw="64" op_0_bw="16">
<![CDATA[
:3  %zext_ln25_189 = zext i16 %add_ln27_93 to i64

]]></Node>
<StgValue><ssdm name="zext_ln25_189"/></StgValue>
</operation>

<operation id="1664" st_id="132" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1632" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %output_addr_171 = getelementptr [14400 x i16]* %output_r, i64 0, i64 %zext_ln25_189

]]></Node>
<StgValue><ssdm name="output_addr_171"/></StgValue>
</operation>

<operation id="1665" st_id="132" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1633" bw="0" op_0_bw="16" op_1_bw="14">
<![CDATA[
:5  store i16 %input_load_142, i16* %output_addr_171, align 2

]]></Node>
<StgValue><ssdm name="store_ln25"/></StgValue>
</operation>

<operation id="1666" st_id="132" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1634" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:6  %add_ln26_110 = add i16 %i_count_2_1_6_0, 4

]]></Node>
<StgValue><ssdm name="add_ln26_110"/></StgValue>
</operation>

<operation id="1667" st_id="132" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1635" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:7  %add_ln27_94 = add i16 %o_count_3_1_6_0, 4

]]></Node>
<StgValue><ssdm name="add_ln27_94"/></StgValue>
</operation>

<operation id="1668" st_id="132" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1636" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
:8  %icmp_ln23_95 = icmp eq i16 %add_ln27_94, %add_ln21_39

]]></Node>
<StgValue><ssdm name="icmp_ln23_95"/></StgValue>
</operation>

<operation id="1669" st_id="132" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1637" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:9  br i1 %icmp_ln23_95, label %172, label %169

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="1670" st_id="132" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1639" bw="64" op_0_bw="16">
<![CDATA[
:0  %zext_ln25_190 = zext i16 %add_ln26_110 to i64

]]></Node>
<StgValue><ssdm name="zext_ln25_190"/></StgValue>
</operation>

<operation id="1671" st_id="132" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1640" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %input_addr_188 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %zext_ln25_190

]]></Node>
<StgValue><ssdm name="input_addr_188"/></StgValue>
</operation>

<operation id="1672" st_id="132" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1641" bw="16" op_0_bw="14">
<![CDATA[
:2  %input_load_143 = load i16* %input_addr_188, align 2

]]></Node>
<StgValue><ssdm name="input_load_143"/></StgValue>
</operation>
</state>

<state id="133" st_id="133">

<operation id="1673" st_id="133" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1641" bw="16" op_0_bw="14">
<![CDATA[
:2  %input_load_143 = load i16* %input_addr_188, align 2

]]></Node>
<StgValue><ssdm name="input_load_143"/></StgValue>
</operation>

<operation id="1674" st_id="133" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1642" bw="64" op_0_bw="16">
<![CDATA[
:3  %zext_ln25_191 = zext i16 %add_ln27_94 to i64

]]></Node>
<StgValue><ssdm name="zext_ln25_191"/></StgValue>
</operation>

<operation id="1675" st_id="133" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1643" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %output_addr_172 = getelementptr [14400 x i16]* %output_r, i64 0, i64 %zext_ln25_191

]]></Node>
<StgValue><ssdm name="output_addr_172"/></StgValue>
</operation>

<operation id="1676" st_id="133" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1644" bw="0" op_0_bw="16" op_1_bw="14">
<![CDATA[
:5  store i16 %input_load_143, i16* %output_addr_172, align 2

]]></Node>
<StgValue><ssdm name="store_ln25"/></StgValue>
</operation>

<operation id="1677" st_id="133" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1645" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:6  %add_ln26_111 = add i16 %i_count_2_1_6_0, 5

]]></Node>
<StgValue><ssdm name="add_ln26_111"/></StgValue>
</operation>

<operation id="1678" st_id="133" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1646" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:7  %add_ln27_95 = add i16 %o_count_3_1_6_0, 5

]]></Node>
<StgValue><ssdm name="add_ln27_95"/></StgValue>
</operation>

<operation id="1679" st_id="133" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1647" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
:8  %icmp_ln23_96 = icmp eq i16 %add_ln27_95, %add_ln21_39

]]></Node>
<StgValue><ssdm name="icmp_ln23_96"/></StgValue>
</operation>

<operation id="1680" st_id="133" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1648" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:9  br i1 %icmp_ln23_96, label %172, label %170

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="1681" st_id="133" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_96" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1650" bw="64" op_0_bw="16">
<![CDATA[
:0  %zext_ln25_192 = zext i16 %add_ln26_111 to i64

]]></Node>
<StgValue><ssdm name="zext_ln25_192"/></StgValue>
</operation>

<operation id="1682" st_id="133" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_96" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1651" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %input_addr_189 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %zext_ln25_192

]]></Node>
<StgValue><ssdm name="input_addr_189"/></StgValue>
</operation>

<operation id="1683" st_id="133" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_96" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1652" bw="16" op_0_bw="14">
<![CDATA[
:2  %input_load_144 = load i16* %input_addr_189, align 2

]]></Node>
<StgValue><ssdm name="input_load_144"/></StgValue>
</operation>
</state>

<state id="134" st_id="134">

<operation id="1684" st_id="134" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_91" val="0"/>
<literal name="icmp_ln23_92" val="0"/>
<literal name="icmp_ln23_93" val="0"/>
<literal name="icmp_ln23_94" val="0"/>
<literal name="icmp_ln23_95" val="0"/>
<literal name="icmp_ln23_96" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1652" bw="16" op_0_bw="14">
<![CDATA[
:2  %input_load_144 = load i16* %input_addr_189, align 2

]]></Node>
<StgValue><ssdm name="input_load_144"/></StgValue>
</operation>

<operation id="1685" st_id="134" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_91" val="0"/>
<literal name="icmp_ln23_92" val="0"/>
<literal name="icmp_ln23_93" val="0"/>
<literal name="icmp_ln23_94" val="0"/>
<literal name="icmp_ln23_95" val="0"/>
<literal name="icmp_ln23_96" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1653" bw="64" op_0_bw="16">
<![CDATA[
:3  %zext_ln25_193 = zext i16 %add_ln27_95 to i64

]]></Node>
<StgValue><ssdm name="zext_ln25_193"/></StgValue>
</operation>

<operation id="1686" st_id="134" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_91" val="0"/>
<literal name="icmp_ln23_92" val="0"/>
<literal name="icmp_ln23_93" val="0"/>
<literal name="icmp_ln23_94" val="0"/>
<literal name="icmp_ln23_95" val="0"/>
<literal name="icmp_ln23_96" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1654" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %output_addr_173 = getelementptr [14400 x i16]* %output_r, i64 0, i64 %zext_ln25_193

]]></Node>
<StgValue><ssdm name="output_addr_173"/></StgValue>
</operation>

<operation id="1687" st_id="134" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_91" val="0"/>
<literal name="icmp_ln23_92" val="0"/>
<literal name="icmp_ln23_93" val="0"/>
<literal name="icmp_ln23_94" val="0"/>
<literal name="icmp_ln23_95" val="0"/>
<literal name="icmp_ln23_96" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1655" bw="0" op_0_bw="16" op_1_bw="14">
<![CDATA[
:5  store i16 %input_load_144, i16* %output_addr_173, align 2

]]></Node>
<StgValue><ssdm name="store_ln25"/></StgValue>
</operation>

<operation id="1688" st_id="134" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_91" val="0"/>
<literal name="icmp_ln23_92" val="0"/>
<literal name="icmp_ln23_93" val="0"/>
<literal name="icmp_ln23_94" val="0"/>
<literal name="icmp_ln23_95" val="0"/>
<literal name="icmp_ln23_96" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1656" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:6  %add_ln26_112 = add i16 %i_count_2_1_6_0, 6

]]></Node>
<StgValue><ssdm name="add_ln26_112"/></StgValue>
</operation>

<operation id="1689" st_id="134" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_91" val="0"/>
<literal name="icmp_ln23_92" val="0"/>
<literal name="icmp_ln23_93" val="0"/>
<literal name="icmp_ln23_94" val="0"/>
<literal name="icmp_ln23_95" val="0"/>
<literal name="icmp_ln23_96" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1657" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:7  %add_ln27_96 = add i16 %o_count_3_1_6_0, 6

]]></Node>
<StgValue><ssdm name="add_ln27_96"/></StgValue>
</operation>

<operation id="1690" st_id="134" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_91" val="0"/>
<literal name="icmp_ln23_92" val="0"/>
<literal name="icmp_ln23_93" val="0"/>
<literal name="icmp_ln23_94" val="0"/>
<literal name="icmp_ln23_95" val="0"/>
<literal name="icmp_ln23_96" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1658" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
:8  %icmp_ln23_97 = icmp eq i16 %add_ln27_96, %add_ln21_39

]]></Node>
<StgValue><ssdm name="icmp_ln23_97"/></StgValue>
</operation>

<operation id="1691" st_id="134" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_91" val="0"/>
<literal name="icmp_ln23_92" val="0"/>
<literal name="icmp_ln23_93" val="0"/>
<literal name="icmp_ln23_94" val="0"/>
<literal name="icmp_ln23_95" val="0"/>
<literal name="icmp_ln23_96" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1659" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:9  br i1 %icmp_ln23_97, label %172, label %171

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="1692" st_id="134" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_91" val="0"/>
<literal name="icmp_ln23_92" val="0"/>
<literal name="icmp_ln23_93" val="0"/>
<literal name="icmp_ln23_94" val="0"/>
<literal name="icmp_ln23_95" val="0"/>
<literal name="icmp_ln23_96" val="0"/>
<literal name="icmp_ln23_97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1661" bw="64" op_0_bw="16">
<![CDATA[
:0  %zext_ln25_194 = zext i16 %add_ln26_112 to i64

]]></Node>
<StgValue><ssdm name="zext_ln25_194"/></StgValue>
</operation>

<operation id="1693" st_id="134" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_91" val="0"/>
<literal name="icmp_ln23_92" val="0"/>
<literal name="icmp_ln23_93" val="0"/>
<literal name="icmp_ln23_94" val="0"/>
<literal name="icmp_ln23_95" val="0"/>
<literal name="icmp_ln23_96" val="0"/>
<literal name="icmp_ln23_97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1662" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %input_addr_190 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %zext_ln25_194

]]></Node>
<StgValue><ssdm name="input_addr_190"/></StgValue>
</operation>

<operation id="1694" st_id="134" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_91" val="0"/>
<literal name="icmp_ln23_92" val="0"/>
<literal name="icmp_ln23_93" val="0"/>
<literal name="icmp_ln23_94" val="0"/>
<literal name="icmp_ln23_95" val="0"/>
<literal name="icmp_ln23_96" val="0"/>
<literal name="icmp_ln23_97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1663" bw="16" op_0_bw="14">
<![CDATA[
:2  %input_load_145 = load i16* %input_addr_190, align 2

]]></Node>
<StgValue><ssdm name="input_load_145"/></StgValue>
</operation>

<operation id="1695" st_id="134" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_91" val="0"/>
<literal name="icmp_ln23_92" val="0"/>
<literal name="icmp_ln23_93" val="0"/>
<literal name="icmp_ln23_94" val="0"/>
<literal name="icmp_ln23_95" val="0"/>
<literal name="icmp_ln23_96" val="0"/>
<literal name="icmp_ln23_97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1667" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:6  %add_ln26_113 = add i16 %i_count_2_1_6_0, 7

]]></Node>
<StgValue><ssdm name="add_ln26_113"/></StgValue>
</operation>

<operation id="1696" st_id="134" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_91" val="0"/>
<literal name="icmp_ln23_92" val="0"/>
<literal name="icmp_ln23_93" val="0"/>
<literal name="icmp_ln23_94" val="0"/>
<literal name="icmp_ln23_95" val="0"/>
<literal name="icmp_ln23_96" val="0"/>
<literal name="icmp_ln23_97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1668" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:7  %add_ln27_97 = add i16 %o_count_3_1_6_0, 7

]]></Node>
<StgValue><ssdm name="add_ln27_97"/></StgValue>
</operation>

<operation id="1697" st_id="134" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_97" val="1"/>
</and_exp><and_exp><literal name="icmp_ln23_96" val="1"/>
</and_exp><and_exp><literal name="icmp_ln23_95" val="1"/>
</and_exp><and_exp><literal name="icmp_ln23_94" val="1"/>
</and_exp><and_exp><literal name="icmp_ln23_93" val="1"/>
</and_exp><and_exp><literal name="icmp_ln23_92" val="1"/>
</and_exp><and_exp><literal name="icmp_ln23_91" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1671" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:0  %add_ln18_23 = add i16 %add_ln18_21, %zext_ln13

]]></Node>
<StgValue><ssdm name="add_ln18_23"/></StgValue>
</operation>

<operation id="1698" st_id="134" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_97" val="1"/>
</and_exp><and_exp><literal name="icmp_ln23_96" val="1"/>
</and_exp><and_exp><literal name="icmp_ln23_95" val="1"/>
</and_exp><and_exp><literal name="icmp_ln23_94" val="1"/>
</and_exp><and_exp><literal name="icmp_ln23_93" val="1"/>
</and_exp><and_exp><literal name="icmp_ln23_92" val="1"/>
</and_exp><and_exp><literal name="icmp_ln23_91" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1672" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %173

]]></Node>
<StgValue><ssdm name="br_ln30"/></StgValue>
</operation>
</state>

<state id="135" st_id="135">

<operation id="1699" st_id="135" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1663" bw="16" op_0_bw="14">
<![CDATA[
:2  %input_load_145 = load i16* %input_addr_190, align 2

]]></Node>
<StgValue><ssdm name="input_load_145"/></StgValue>
</operation>

<operation id="1700" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1664" bw="64" op_0_bw="16">
<![CDATA[
:3  %zext_ln25_195 = zext i16 %add_ln27_96 to i64

]]></Node>
<StgValue><ssdm name="zext_ln25_195"/></StgValue>
</operation>

<operation id="1701" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1665" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %output_addr_174 = getelementptr [14400 x i16]* %output_r, i64 0, i64 %zext_ln25_195

]]></Node>
<StgValue><ssdm name="output_addr_174"/></StgValue>
</operation>

<operation id="1702" st_id="135" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1666" bw="0" op_0_bw="16" op_1_bw="14">
<![CDATA[
:5  store i16 %input_load_145, i16* %output_addr_174, align 2

]]></Node>
<StgValue><ssdm name="store_ln25"/></StgValue>
</operation>

<operation id="1703" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1669" bw="0" op_0_bw="0">
<![CDATA[
:8  br label %164

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>
</state>

<state id="136" st_id="136">

<operation id="1704" st_id="136" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1674" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0">
<![CDATA[
:0  %o_count_4_1_6 = phi i16 [ %add_ln21_39, %172 ], [ %add_ln33_13, %174 ]

]]></Node>
<StgValue><ssdm name="o_count_4_1_6"/></StgValue>
</operation>

<operation id="1705" st_id="136" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1675" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1  %icmp_ln30_13 = icmp eq i16 %o_count_4_1_6, %add_ln21_40

]]></Node>
<StgValue><ssdm name="icmp_ln30_13"/></StgValue>
</operation>

<operation id="1706" st_id="136" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1676" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_80 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2)

]]></Node>
<StgValue><ssdm name="empty_80"/></StgValue>
</operation>

<operation id="1707" st_id="136" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1677" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %icmp_ln30_13, label %hls_label_2_end13, label %174

]]></Node>
<StgValue><ssdm name="br_ln30"/></StgValue>
</operation>

<operation id="1708" st_id="136" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30_13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1679" bw="64" op_0_bw="16">
<![CDATA[
:0  %zext_ln32_13 = zext i16 %o_count_4_1_6 to i64

]]></Node>
<StgValue><ssdm name="zext_ln32_13"/></StgValue>
</operation>

<operation id="1709" st_id="136" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30_13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1680" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %output_addr_175 = getelementptr [14400 x i16]* %output_r, i64 0, i64 %zext_ln32_13

]]></Node>
<StgValue><ssdm name="output_addr_175"/></StgValue>
</operation>

<operation id="1710" st_id="136" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30_13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1681" bw="0" op_0_bw="16" op_1_bw="14">
<![CDATA[
:2  store i16 0, i16* %output_addr_175, align 2

]]></Node>
<StgValue><ssdm name="store_ln32"/></StgValue>
</operation>

<operation id="1711" st_id="136" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30_13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1682" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:3  %add_ln33_13 = add i16 %o_count_4_1_6, 1

]]></Node>
<StgValue><ssdm name="add_ln33_13"/></StgValue>
</operation>

<operation id="1712" st_id="136" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30_13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1683" bw="0" op_0_bw="0">
<![CDATA[
:4  br label %173

]]></Node>
<StgValue><ssdm name="br_ln30"/></StgValue>
</operation>

<operation id="1713" st_id="136" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1685" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_2_end13:0  %empty_79 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str5, i32 %tmp_14)

]]></Node>
<StgValue><ssdm name="empty_79"/></StgValue>
</operation>

<operation id="1714" st_id="136" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1686" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_2_end13:1  %add_ln21_41 = add i16 %height_0_1_0, 7

]]></Node>
<StgValue><ssdm name="add_ln21_41"/></StgValue>
</operation>

<operation id="1715" st_id="136" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1687" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_2_end13:2  %add_ln21_42 = add i16 %add_ln21_39, %zext_ln13

]]></Node>
<StgValue><ssdm name="add_ln21_42"/></StgValue>
</operation>

<operation id="1716" st_id="136" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1688" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_2_end13:3  %add_ln21_43 = add i16 %add_ln21_40, %zext_ln13

]]></Node>
<StgValue><ssdm name="add_ln21_43"/></StgValue>
</operation>

<operation id="1717" st_id="136" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1689" bw="0" op_0_bw="0">
<![CDATA[
hls_label_2_end13:4  br label %97

]]></Node>
<StgValue><ssdm name="br_ln21"/></StgValue>
</operation>
</state>

<state id="137" st_id="137">

<operation id="1718" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1694" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0">
<![CDATA[
:0  %o_count_5_1_0 = phi i16 [ %add_ln21_19, %175 ], [ %add_ln40_7, %96 ]

]]></Node>
<StgValue><ssdm name="o_count_5_1_0"/></StgValue>
</operation>

<operation id="1719" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1695" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0">
<![CDATA[
:1  %i2_0_1_0 = phi i16 [ 0, %175 ], [ %add_ln37_1, %96 ]

]]></Node>
<StgValue><ssdm name="i2_0_1_0"/></StgValue>
</operation>

<operation id="1720" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1696" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_65 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 16384, i64 0)

]]></Node>
<StgValue><ssdm name="empty_65"/></StgValue>
</operation>

<operation id="1721" st_id="137" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1697" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
:3  %icmp_ln37_4 = icmp ult i16 %i2_0_1_0, %p_cast3

]]></Node>
<StgValue><ssdm name="icmp_ln37_4"/></StgValue>
</operation>

<operation id="1722" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1698" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln37_4, label %93, label %hls_label_0_end1

]]></Node>
<StgValue><ssdm name="br_ln37"/></StgValue>
</operation>

<operation id="1723" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1700" bw="64" op_0_bw="16">
<![CDATA[
:0  %zext_ln39_4 = zext i16 %o_count_5_1_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln39_4"/></StgValue>
</operation>

<operation id="1724" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1701" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %output_addr_164 = getelementptr [14400 x i16]* %output_r, i64 0, i64 %zext_ln39_4

]]></Node>
<StgValue><ssdm name="output_addr_164"/></StgValue>
</operation>

<operation id="1725" st_id="137" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1702" bw="0" op_0_bw="16" op_1_bw="14">
<![CDATA[
:2  store i16 0, i16* %output_addr_164, align 2

]]></Node>
<StgValue><ssdm name="store_ln39"/></StgValue>
</operation>

<operation id="1726" st_id="137" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1703" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:3  %add_ln40_4 = add i16 %o_count_5_1_0, 1

]]></Node>
<StgValue><ssdm name="add_ln40_4"/></StgValue>
</operation>

<operation id="1727" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1704" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:4  %or_ln37_3 = or i16 %i2_0_1_0, 1

]]></Node>
<StgValue><ssdm name="or_ln37_3"/></StgValue>
</operation>

<operation id="1728" st_id="137" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1705" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
:5  %icmp_ln37_5 = icmp ult i16 %or_ln37_3, %p_cast3

]]></Node>
<StgValue><ssdm name="icmp_ln37_5"/></StgValue>
</operation>

<operation id="1729" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1706" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:6  br i1 %icmp_ln37_5, label %94, label %hls_label_0_end1

]]></Node>
<StgValue><ssdm name="br_ln37"/></StgValue>
</operation>

<operation id="1730" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37_4" val="1"/>
<literal name="icmp_ln37_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1708" bw="64" op_0_bw="16">
<![CDATA[
:0  %zext_ln39_5 = zext i16 %add_ln40_4 to i64

]]></Node>
<StgValue><ssdm name="zext_ln39_5"/></StgValue>
</operation>

<operation id="1731" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37_4" val="1"/>
<literal name="icmp_ln37_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1709" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %output_addr_166 = getelementptr [14400 x i16]* %output_r, i64 0, i64 %zext_ln39_5

]]></Node>
<StgValue><ssdm name="output_addr_166"/></StgValue>
</operation>

<operation id="1732" st_id="137" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37_4" val="1"/>
<literal name="icmp_ln37_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1710" bw="0" op_0_bw="16" op_1_bw="14">
<![CDATA[
:2  store i16 0, i16* %output_addr_166, align 2

]]></Node>
<StgValue><ssdm name="store_ln39"/></StgValue>
</operation>

<operation id="1733" st_id="137" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37_4" val="1"/>
<literal name="icmp_ln37_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1711" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:3  %add_ln40_5 = add i16 %o_count_5_1_0, 2

]]></Node>
<StgValue><ssdm name="add_ln40_5"/></StgValue>
</operation>

<operation id="1734" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37_4" val="1"/>
<literal name="icmp_ln37_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1712" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:4  %or_ln37_4 = or i16 %i2_0_1_0, 2

]]></Node>
<StgValue><ssdm name="or_ln37_4"/></StgValue>
</operation>

<operation id="1735" st_id="137" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37_4" val="1"/>
<literal name="icmp_ln37_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1713" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
:5  %icmp_ln37_6 = icmp ult i16 %or_ln37_4, %p_cast3

]]></Node>
<StgValue><ssdm name="icmp_ln37_6"/></StgValue>
</operation>

<operation id="1736" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37_4" val="1"/>
<literal name="icmp_ln37_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1714" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:6  br i1 %icmp_ln37_6, label %95, label %hls_label_0_end1

]]></Node>
<StgValue><ssdm name="br_ln37"/></StgValue>
</operation>

<operation id="1737" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37_4" val="1"/>
<literal name="icmp_ln37_5" val="1"/>
<literal name="icmp_ln37_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1720" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:4  %or_ln37_5 = or i16 %i2_0_1_0, 3

]]></Node>
<StgValue><ssdm name="or_ln37_5"/></StgValue>
</operation>

<operation id="1738" st_id="137" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37_4" val="1"/>
<literal name="icmp_ln37_5" val="1"/>
<literal name="icmp_ln37_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1721" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
:5  %icmp_ln37_7 = icmp ult i16 %or_ln37_5, %p_cast3

]]></Node>
<StgValue><ssdm name="icmp_ln37_7"/></StgValue>
</operation>
</state>

<state id="138" st_id="138">

<operation id="1739" st_id="138" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37_4" val="1"/>
<literal name="icmp_ln37_5" val="1"/>
<literal name="icmp_ln37_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1716" bw="64" op_0_bw="16">
<![CDATA[
:0  %zext_ln39_6 = zext i16 %add_ln40_5 to i64

]]></Node>
<StgValue><ssdm name="zext_ln39_6"/></StgValue>
</operation>

<operation id="1740" st_id="138" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37_4" val="1"/>
<literal name="icmp_ln37_5" val="1"/>
<literal name="icmp_ln37_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1717" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %output_addr_168 = getelementptr [14400 x i16]* %output_r, i64 0, i64 %zext_ln39_6

]]></Node>
<StgValue><ssdm name="output_addr_168"/></StgValue>
</operation>

<operation id="1741" st_id="138" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37_4" val="1"/>
<literal name="icmp_ln37_5" val="1"/>
<literal name="icmp_ln37_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1718" bw="0" op_0_bw="16" op_1_bw="14">
<![CDATA[
:2  store i16 0, i16* %output_addr_168, align 2

]]></Node>
<StgValue><ssdm name="store_ln39"/></StgValue>
</operation>

<operation id="1742" st_id="138" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37_4" val="1"/>
<literal name="icmp_ln37_5" val="1"/>
<literal name="icmp_ln37_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1719" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:3  %add_ln40_6 = add i16 %o_count_5_1_0, 3

]]></Node>
<StgValue><ssdm name="add_ln40_6"/></StgValue>
</operation>

<operation id="1743" st_id="138" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37_4" val="1"/>
<literal name="icmp_ln37_5" val="1"/>
<literal name="icmp_ln37_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1722" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:6  br i1 %icmp_ln37_7, label %96, label %hls_label_0_end1

]]></Node>
<StgValue><ssdm name="br_ln37"/></StgValue>
</operation>

<operation id="1744" st_id="138" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37_4" val="1"/>
<literal name="icmp_ln37_5" val="1"/>
<literal name="icmp_ln37_6" val="1"/>
<literal name="icmp_ln37_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1724" bw="64" op_0_bw="16">
<![CDATA[
:0  %zext_ln39_7 = zext i16 %add_ln40_6 to i64

]]></Node>
<StgValue><ssdm name="zext_ln39_7"/></StgValue>
</operation>

<operation id="1745" st_id="138" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37_4" val="1"/>
<literal name="icmp_ln37_5" val="1"/>
<literal name="icmp_ln37_6" val="1"/>
<literal name="icmp_ln37_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1725" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %output_addr_170 = getelementptr [14400 x i16]* %output_r, i64 0, i64 %zext_ln39_7

]]></Node>
<StgValue><ssdm name="output_addr_170"/></StgValue>
</operation>

<operation id="1746" st_id="138" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37_4" val="1"/>
<literal name="icmp_ln37_5" val="1"/>
<literal name="icmp_ln37_6" val="1"/>
<literal name="icmp_ln37_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1726" bw="0" op_0_bw="16" op_1_bw="14">
<![CDATA[
:2  store i16 0, i16* %output_addr_170, align 2

]]></Node>
<StgValue><ssdm name="store_ln39"/></StgValue>
</operation>

<operation id="1747" st_id="138" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37_4" val="1"/>
<literal name="icmp_ln37_5" val="1"/>
<literal name="icmp_ln37_6" val="1"/>
<literal name="icmp_ln37_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1727" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:3  %add_ln40_7 = add i16 %o_count_5_1_0, 4

]]></Node>
<StgValue><ssdm name="add_ln40_7"/></StgValue>
</operation>

<operation id="1748" st_id="138" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37_4" val="1"/>
<literal name="icmp_ln37_5" val="1"/>
<literal name="icmp_ln37_6" val="1"/>
<literal name="icmp_ln37_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1728" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:4  %add_ln37_1 = add i16 %i2_0_1_0, 4

]]></Node>
<StgValue><ssdm name="add_ln37_1"/></StgValue>
</operation>

<operation id="1749" st_id="138" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37_4" val="1"/>
<literal name="icmp_ln37_5" val="1"/>
<literal name="icmp_ln37_6" val="1"/>
<literal name="icmp_ln37_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1729" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %92

]]></Node>
<StgValue><ssdm name="br_ln37"/></StgValue>
</operation>

<operation id="1750" st_id="138" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37_7" val="0"/>
</and_exp><and_exp><literal name="icmp_ln37_6" val="0"/>
</and_exp><and_exp><literal name="icmp_ln37_5" val="0"/>
</and_exp><and_exp><literal name="icmp_ln37_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1731" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_0_end1:0  %empty_66 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str314, i32 %tmp_8)

]]></Node>
<StgValue><ssdm name="empty_66"/></StgValue>
</operation>

<operation id="1751" st_id="138" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37_7" val="0"/>
</and_exp><and_exp><literal name="icmp_ln37_6" val="0"/>
</and_exp><and_exp><literal name="icmp_ln37_5" val="0"/>
</and_exp><and_exp><literal name="icmp_ln37_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1732" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_0_end1:1  %add_ln13_10 = add i16 %depth_0_0, 2

]]></Node>
<StgValue><ssdm name="add_ln13_10"/></StgValue>
</operation>

<operation id="1752" st_id="138" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37_7" val="0"/>
</and_exp><and_exp><literal name="icmp_ln37_6" val="0"/>
</and_exp><and_exp><literal name="icmp_ln37_5" val="0"/>
</and_exp><and_exp><literal name="icmp_ln37_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1733" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_0_end1:2  %add_ln13_11 = add i16 %add_ln13_5, %zext_ln13_4

]]></Node>
<StgValue><ssdm name="add_ln13_11"/></StgValue>
</operation>

<operation id="1753" st_id="138" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37_7" val="0"/>
</and_exp><and_exp><literal name="icmp_ln37_6" val="0"/>
</and_exp><and_exp><literal name="icmp_ln37_5" val="0"/>
</and_exp><and_exp><literal name="icmp_ln37_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1734" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_0_end1:3  %add_ln13_12 = add i16 %add_ln13_6, %zext_ln13_4

]]></Node>
<StgValue><ssdm name="add_ln13_12"/></StgValue>
</operation>

<operation id="1754" st_id="138" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37_7" val="0"/>
</and_exp><and_exp><literal name="icmp_ln37_6" val="0"/>
</and_exp><and_exp><literal name="icmp_ln37_5" val="0"/>
</and_exp><and_exp><literal name="icmp_ln37_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1735" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_0_end1:4  %add_ln13_13 = add i16 %zext_ln13_8, %add_ln13_9

]]></Node>
<StgValue><ssdm name="add_ln13_13"/></StgValue>
</operation>

<operation id="1755" st_id="138" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37_7" val="0"/>
</and_exp><and_exp><literal name="icmp_ln37_6" val="0"/>
</and_exp><and_exp><literal name="icmp_ln37_5" val="0"/>
</and_exp><and_exp><literal name="icmp_ln37_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1736" bw="0" op_0_bw="0">
<![CDATA[
hls_label_0_end1:5  br label %1

]]></Node>
<StgValue><ssdm name="br_ln13"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
