// Seed: 3533626951
module module_0 (
    output logic id_0,
    input id_1,
    output id_2,
    input id_3,
    input id_4
);
  integer id_5;
  assign id_2 = {id_4 || id_3{1'b0}};
  logic id_6;
  logic id_7, id_8, id_9, id_10, id_11, id_12, id_13, id_14, id_15, id_16, id_17, id_18, id_19;
  logic id_20;
  logic id_21;
  logic id_22;
endmodule
