
---------- Begin Simulation Statistics ----------
final_tick                                33797072000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 180409                       # Simulator instruction rate (inst/s)
host_mem_usage                                4481940                       # Number of bytes of host memory used
host_op_rate                                   365705                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    84.32                       # Real time elapsed on the host
host_tick_rate                              400798499                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    15212840                       # Number of instructions simulated
sim_ops                                      30837819                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.033797                       # Number of seconds simulated
sim_ticks                                 33797072000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect               36                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted               74                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups             34                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses              34                       # Number of indirect misses.
system.cpu0.branchPred.lookups                     74                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted           21                       # Number of mispredicted indirect branches.
system.cpu0.committedInsts                    5212840                       # Number of instructions committed
system.cpu0.committedOps                      9860277                       # Number of ops (including micro ops) committed
system.cpu0.cpi                             12.966850                       # CPI: cycles per instruction
system.cpu0.discardedOps                      1821714                       # Number of ops (including micro ops) which were discarded before commit
system.cpu0.dtb.rdAccesses                    1317794                       # TLB accesses on read requests
system.cpu0.dtb.rdMisses                        18242                       # TLB misses on read requests
system.cpu0.dtb.wrAccesses                     960004                       # TLB accesses on write requests
system.cpu0.dtb.wrMisses                          697                       # TLB misses on write requests
system.cpu0.fetch2.amo_instructions                 0                       # Number of memory atomic instructions successfully decoded
system.cpu0.fetch2.fp_instructions                  0                       # Number of floating point instructions successfully decoded
system.cpu0.fetch2.int_instructions                 8                       # Number of integer instructions successfully decoded
system.cpu0.fetch2.load_instructions                0                       # Number of memory load instructions successfully decoded
system.cpu0.fetch2.store_instructions               0                       # Number of memory store instructions successfully decoded
system.cpu0.fetch2.vec_instructions                 0                       # Number of SIMD instructions successfully decoded
system.cpu0.idleCycles                       50526310                       # Total number of cycles that the object has spent stopped
system.cpu0.ipc                              0.077120                       # IPC: instructions per cycle
system.cpu0.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu0.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.itb.wrAccesses                    1738992                       # TLB accesses on write requests
system.cpu0.itb.wrMisses                          257                       # TLB misses on write requests
system.cpu0.numCycles                        67594114                       # number of cpu cycles simulated
system.cpu0.numFetchSuspends                        0                       # Number of times Execute suspended instruction fetching
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.op_class_0::No_OpClass              21298      0.22%      0.22% # Class of committed instruction
system.cpu0.op_class_0::IntAlu                7722227     78.32%     78.53% # Class of committed instruction
system.cpu0.op_class_0::IntMult                 19419      0.20%     78.73% # Class of committed instruction
system.cpu0.op_class_0::IntDiv                   1365      0.01%     78.74% # Class of committed instruction
system.cpu0.op_class_0::FloatAdd                13184      0.13%     78.88% # Class of committed instruction
system.cpu0.op_class_0::FloatCmp                    0      0.00%     78.88% # Class of committed instruction
system.cpu0.op_class_0::FloatCvt                  160      0.00%     78.88% # Class of committed instruction
system.cpu0.op_class_0::FloatMult                   0      0.00%     78.88% # Class of committed instruction
system.cpu0.op_class_0::FloatMultAcc                0      0.00%     78.88% # Class of committed instruction
system.cpu0.op_class_0::FloatDiv                    0      0.00%     78.88% # Class of committed instruction
system.cpu0.op_class_0::FloatMisc                   0      0.00%     78.88% # Class of committed instruction
system.cpu0.op_class_0::FloatSqrt                   0      0.00%     78.88% # Class of committed instruction
system.cpu0.op_class_0::SimdAdd                   946      0.01%     78.89% # Class of committed instruction
system.cpu0.op_class_0::SimdAddAcc                  0      0.00%     78.89% # Class of committed instruction
system.cpu0.op_class_0::SimdAlu                  1027      0.01%     78.90% # Class of committed instruction
system.cpu0.op_class_0::SimdCmp                    12      0.00%     78.90% # Class of committed instruction
system.cpu0.op_class_0::SimdCvt                 15080      0.15%     79.05% # Class of committed instruction
system.cpu0.op_class_0::SimdMisc                59929      0.61%     79.66% # Class of committed instruction
system.cpu0.op_class_0::SimdMult                    0      0.00%     79.66% # Class of committed instruction
system.cpu0.op_class_0::SimdMultAcc                 0      0.00%     79.66% # Class of committed instruction
system.cpu0.op_class_0::SimdShift                 446      0.00%     79.66% # Class of committed instruction
system.cpu0.op_class_0::SimdShiftAcc                0      0.00%     79.66% # Class of committed instruction
system.cpu0.op_class_0::SimdDiv                     0      0.00%     79.66% # Class of committed instruction
system.cpu0.op_class_0::SimdSqrt                    0      0.00%     79.66% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatAdd                0      0.00%     79.66% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatAlu                0      0.00%     79.66% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatCmp                0      0.00%     79.66% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatCvt                0      0.00%     79.66% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatDiv                0      0.00%     79.66% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMisc               0      0.00%     79.66% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMult               0      0.00%     79.66% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMultAcc            0      0.00%     79.66% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatSqrt               0      0.00%     79.66% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceAdd               0      0.00%     79.66% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceAlu               0      0.00%     79.66% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceCmp               0      0.00%     79.66% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatReduceAdd            0      0.00%     79.66% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatReduceCmp            0      0.00%     79.66% # Class of committed instruction
system.cpu0.op_class_0::SimdAes                     0      0.00%     79.66% # Class of committed instruction
system.cpu0.op_class_0::SimdAesMix                  0      0.00%     79.66% # Class of committed instruction
system.cpu0.op_class_0::SimdSha1Hash                0      0.00%     79.66% # Class of committed instruction
system.cpu0.op_class_0::SimdSha1Hash2               0      0.00%     79.66% # Class of committed instruction
system.cpu0.op_class_0::SimdSha256Hash              0      0.00%     79.66% # Class of committed instruction
system.cpu0.op_class_0::SimdSha256Hash2             0      0.00%     79.66% # Class of committed instruction
system.cpu0.op_class_0::SimdShaSigma2               0      0.00%     79.66% # Class of committed instruction
system.cpu0.op_class_0::SimdShaSigma3               0      0.00%     79.66% # Class of committed instruction
system.cpu0.op_class_0::SimdPredAlu                 0      0.00%     79.66% # Class of committed instruction
system.cpu0.op_class_0::MemRead               1078628     10.94%     90.60% # Class of committed instruction
system.cpu0.op_class_0::MemWrite               870760      8.83%     99.43% # Class of committed instruction
system.cpu0.op_class_0::FloatMemRead            35054      0.36%     99.79% # Class of committed instruction
system.cpu0.op_class_0::FloatMemWrite           20742      0.21%    100.00% # Class of committed instruction
system.cpu0.op_class_0::IprAccess                   0      0.00%    100.00% # Class of committed instruction
system.cpu0.op_class_0::InstPrefetch                0      0.00%    100.00% # Class of committed instruction
system.cpu0.op_class_0::total                 9860277                       # Class of committed instruction
system.cpu0.tickCycles                       17067804                       # Number of cycles that the object actually ticked
system.cpu0.workload.numSyscalls                   36                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect               92                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted              287                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups             54                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses              54                       # Number of indirect misses.
system.cpu1.branchPred.lookups                    287                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted           39                       # Number of mispredicted indirect branches.
system.cpu1.committedInsts                   10000000                       # Number of instructions committed
system.cpu1.committedOps                     20977542                       # Number of ops (including micro ops) committed
system.cpu1.cpi                              6.759414                       # CPI: cycles per instruction
system.cpu1.discardedOps                      5692955                       # Number of ops (including micro ops) which were discarded before commit
system.cpu1.dtb.rdAccesses                    2461188                       # TLB accesses on read requests
system.cpu1.dtb.rdMisses                        35070                       # TLB misses on read requests
system.cpu1.dtb.wrAccesses                    1493516                       # TLB accesses on write requests
system.cpu1.dtb.wrMisses                          535                       # TLB misses on write requests
system.cpu1.fetch2.amo_instructions                 0                       # Number of memory atomic instructions successfully decoded
system.cpu1.fetch2.fp_instructions                  0                       # Number of floating point instructions successfully decoded
system.cpu1.fetch2.int_instructions                29                       # Number of integer instructions successfully decoded
system.cpu1.fetch2.load_instructions                0                       # Number of memory load instructions successfully decoded
system.cpu1.fetch2.store_instructions               0                       # Number of memory store instructions successfully decoded
system.cpu1.fetch2.vec_instructions                 0                       # Number of SIMD instructions successfully decoded
system.cpu1.idleCycles                       27093678                       # Total number of cycles that the object has spent stopped
system.cpu1.ipc                              0.147942                       # IPC: instructions per cycle
system.cpu1.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu1.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.itb.wrAccesses                    5357922                       # TLB accesses on write requests
system.cpu1.itb.wrMisses                          613                       # TLB misses on write requests
system.cpu1.numCycles                        67594144                       # number of cpu cycles simulated
system.cpu1.numFetchSuspends                        0                       # Number of times Execute suspended instruction fetching
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.op_class_0::No_OpClass             692868      3.30%      3.30% # Class of committed instruction
system.cpu1.op_class_0::IntAlu               16308207     77.74%     81.04% # Class of committed instruction
system.cpu1.op_class_0::IntMult                  2368      0.01%     81.06% # Class of committed instruction
system.cpu1.op_class_0::IntDiv                 162889      0.78%     81.83% # Class of committed instruction
system.cpu1.op_class_0::FloatAdd                25090      0.12%     81.95% # Class of committed instruction
system.cpu1.op_class_0::FloatCmp                    0      0.00%     81.95% # Class of committed instruction
system.cpu1.op_class_0::FloatCvt                 2096      0.01%     81.96% # Class of committed instruction
system.cpu1.op_class_0::FloatMult                   0      0.00%     81.96% # Class of committed instruction
system.cpu1.op_class_0::FloatMultAcc                0      0.00%     81.96% # Class of committed instruction
system.cpu1.op_class_0::FloatDiv                    0      0.00%     81.96% # Class of committed instruction
system.cpu1.op_class_0::FloatMisc                   0      0.00%     81.96% # Class of committed instruction
system.cpu1.op_class_0::FloatSqrt                   0      0.00%     81.96% # Class of committed instruction
system.cpu1.op_class_0::SimdAdd                 24906      0.12%     82.08% # Class of committed instruction
system.cpu1.op_class_0::SimdAddAcc                  0      0.00%     82.08% # Class of committed instruction
system.cpu1.op_class_0::SimdAlu                 86613      0.41%     82.49% # Class of committed instruction
system.cpu1.op_class_0::SimdCmp                  6936      0.03%     82.53% # Class of committed instruction
system.cpu1.op_class_0::SimdCvt                 95642      0.46%     82.98% # Class of committed instruction
system.cpu1.op_class_0::SimdMisc                89955      0.43%     83.41% # Class of committed instruction
system.cpu1.op_class_0::SimdMult                    0      0.00%     83.41% # Class of committed instruction
system.cpu1.op_class_0::SimdMultAcc                 0      0.00%     83.41% # Class of committed instruction
system.cpu1.op_class_0::SimdShift                6163      0.03%     83.44% # Class of committed instruction
system.cpu1.op_class_0::SimdShiftAcc                0      0.00%     83.44% # Class of committed instruction
system.cpu1.op_class_0::SimdDiv                     0      0.00%     83.44% # Class of committed instruction
system.cpu1.op_class_0::SimdSqrt                    0      0.00%     83.44% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatAdd             1714      0.01%     83.45% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatAlu                0      0.00%     83.45% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatCmp                0      0.00%     83.45% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatCvt             8287      0.04%     83.49% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatDiv                0      0.00%     83.49% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMisc               0      0.00%     83.49% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMult              82      0.00%     83.49% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMultAcc            0      0.00%     83.49% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatSqrt               0      0.00%     83.49% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceAdd               0      0.00%     83.49% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceAlu               0      0.00%     83.49% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceCmp               0      0.00%     83.49% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatReduceAdd            0      0.00%     83.49% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatReduceCmp            0      0.00%     83.49% # Class of committed instruction
system.cpu1.op_class_0::SimdAes                     0      0.00%     83.49% # Class of committed instruction
system.cpu1.op_class_0::SimdAesMix                  0      0.00%     83.49% # Class of committed instruction
system.cpu1.op_class_0::SimdSha1Hash                0      0.00%     83.49% # Class of committed instruction
system.cpu1.op_class_0::SimdSha1Hash2               0      0.00%     83.49% # Class of committed instruction
system.cpu1.op_class_0::SimdSha256Hash              0      0.00%     83.49% # Class of committed instruction
system.cpu1.op_class_0::SimdSha256Hash2             0      0.00%     83.49% # Class of committed instruction
system.cpu1.op_class_0::SimdShaSigma2               0      0.00%     83.49% # Class of committed instruction
system.cpu1.op_class_0::SimdShaSigma3               0      0.00%     83.49% # Class of committed instruction
system.cpu1.op_class_0::SimdPredAlu                 0      0.00%     83.49% # Class of committed instruction
system.cpu1.op_class_0::MemRead               1890985      9.01%     92.50% # Class of committed instruction
system.cpu1.op_class_0::MemWrite              1365189      6.51%     99.01% # Class of committed instruction
system.cpu1.op_class_0::FloatMemRead           156640      0.75%     99.76% # Class of committed instruction
system.cpu1.op_class_0::FloatMemWrite           50912      0.24%    100.00% # Class of committed instruction
system.cpu1.op_class_0::IprAccess                   0      0.00%    100.00% # Class of committed instruction
system.cpu1.op_class_0::InstPrefetch                0      0.00%    100.00% # Class of committed instruction
system.cpu1.op_class_0::total                20977542                       # Class of committed instruction
system.cpu1.tickCycles                       40500466                       # Number of cycles that the object actually ticked
system.cpu1.workload.numSyscalls                   92                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       340873                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        682771                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      2715781                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops        20911                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      5431628                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops          20911                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp             303558                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        48904                       # Transaction distribution
system.membus.trans_dist::CleanEvict           291969                       # Transaction distribution
system.membus.trans_dist::ReadExReq             38339                       # Transaction distribution
system.membus.trans_dist::ReadExResp            38339                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        303559                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      1024668                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      1024668                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1024668                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     25011264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     25011264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                25011264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            341898                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  341898    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              341898                       # Request fanout histogram
system.membus.reqLayer4.occupancy           947367000                       # Layer occupancy (ticks)
system.membus.reqLayer4.utilization               2.8                       # Layer utilization (%)
system.membus.respLayer1.occupancy         1834793250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              5.4                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  33797072000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu0.icache.demand_hits::.cpu0.inst       890361                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total          890361                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst       890361                       # number of overall hits
system.cpu0.icache.overall_hits::total         890361                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst       848578                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total        848578                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst       848578                       # number of overall misses
system.cpu0.icache.overall_misses::total       848578                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst  24941530500                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total  24941530500                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst  24941530500                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total  24941530500                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst      1738939                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1738939                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst      1738939                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1738939                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.487986                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.487986                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.487986                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.487986                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 29392.148394                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 29392.148394                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 29392.148394                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 29392.148394                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks       848561                       # number of writebacks
system.cpu0.icache.writebacks::total           848561                       # number of writebacks
system.cpu0.icache.demand_mshr_misses::.cpu0.inst       848578                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total       848578                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst       848578                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total       848578                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst  24092953500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total  24092953500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst  24092953500                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total  24092953500                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.487986                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.487986                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.487986                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.487986                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 28392.149573                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 28392.149573                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 28392.149573                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 28392.149573                       # average overall mshr miss latency
system.cpu0.icache.replacements                848561                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst       890361                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total         890361                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst       848578                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total       848578                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst  24941530500                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total  24941530500                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst      1738939                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1738939                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.487986                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.487986                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 29392.148394                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 29392.148394                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst       848578                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total       848578                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst  24092953500                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total  24092953500                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.487986                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.487986                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 28392.149573                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 28392.149573                       # average ReadReq mshr miss latency
system.cpu0.icache.power_state.pwrStateResidencyTicks::UNDEFINED  33797072000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           15.999595                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs            1738938                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs           848577                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             2.049240                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    15.999595                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999975                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999975                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         14760089                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        14760089                       # Number of data accesses
system.cpu0.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  33797072000                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  33797072000                       # Cumulative time (in ticks) in various power states
system.cpu0.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu0.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.replacements            0                       # number of replacements
system.cpu0.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  33797072000                       # Cumulative time (in ticks) in various power states
system.cpu0.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  33797072000                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu0.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  33797072000                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  33797072000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data      1785497                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         1785497                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data      1785497                       # number of overall hits
system.cpu0.dcache.overall_hits::total        1785497                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data       384679                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        384679                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data       384679                       # number of overall misses
system.cpu0.dcache.overall_misses::total       384679                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data  12652553500                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  12652553500                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data  12652553500                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  12652553500                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data      2170176                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      2170176                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data      2170176                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      2170176                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.177257                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.177257                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.177257                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.177257                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 32891.198896                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 32891.198896                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 32891.198896                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 32891.198896                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks       220811                       # number of writebacks
system.cpu0.dcache.writebacks::total           220811                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data        45753                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        45753                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data        45753                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        45753                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data       338926                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total       338926                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data       338926                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total       338926                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data  10813648000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total  10813648000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data  10813648000                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total  10813648000                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.156174                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.156174                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.156174                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.156174                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 31905.631318                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 31905.631318                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 31905.631318                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 31905.631318                       # average overall mshr miss latency
system.cpu0.dcache.replacements                338910                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data      1030957                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        1030957                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data       248042                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       248042                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data   8670120500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   8670120500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data      1278999                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      1278999                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.193934                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.193934                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 34954.243636                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 34954.243636                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data         9637                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total         9637                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data       238405                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total       238405                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data   8150906500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   8150906500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.186400                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.186400                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 34189.326986                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 34189.326986                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data       754540                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        754540                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data       136637                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total       136637                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data   3982433000                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total   3982433000                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data       891177                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       891177                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.153322                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.153322                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 29146.080491                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 29146.080491                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data        36116                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total        36116                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data       100521                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total       100521                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data   2662741500                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total   2662741500                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.112796                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.112796                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 26489.405199                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 26489.405199                       # average WriteReq mshr miss latency
system.cpu0.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  33797072000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           15.999621                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs            2124423                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs           338926                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             6.268103                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           178500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    15.999621                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999976                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999976                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         17700334                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        17700334                       # Number of data accesses
system.cpu0.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  33797072000                       # Cumulative time (in ticks) in various power states
system.cpu0.power_state.pwrStateResidencyTicks::ON  33797072000                       # Cumulative time (in ticks) in various power states
system.cpu0.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  33797072000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst      4216222                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         4216222                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst      4216222                       # number of overall hits
system.cpu1.icache.overall_hits::total        4216222                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst      1141542                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total       1141542                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst      1141542                       # number of overall misses
system.cpu1.icache.overall_misses::total      1141542                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst  16045627500                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total  16045627500                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst  16045627500                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total  16045627500                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst      5357764                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      5357764                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst      5357764                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      5357764                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.213063                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.213063                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.213063                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.213063                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 14056.099119                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 14056.099119                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 14056.099119                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 14056.099119                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks      1141525                       # number of writebacks
system.cpu1.icache.writebacks::total          1141525                       # number of writebacks
system.cpu1.icache.demand_mshr_misses::.cpu1.inst      1141542                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total      1141542                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst      1141542                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total      1141542                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst  14904086500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total  14904086500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst  14904086500                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total  14904086500                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.213063                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.213063                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.213063                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.213063                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 13056.099995                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 13056.099995                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 13056.099995                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 13056.099995                       # average overall mshr miss latency
system.cpu1.icache.replacements               1141525                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst      4216222                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        4216222                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst      1141542                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total      1141542                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst  16045627500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total  16045627500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst      5357764                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      5357764                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.213063                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.213063                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 14056.099119                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 14056.099119                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst      1141542                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total      1141542                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst  14904086500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total  14904086500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.213063                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.213063                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 13056.099995                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 13056.099995                       # average ReadReq mshr miss latency
system.cpu1.icache.power_state.pwrStateResidencyTicks::UNDEFINED  33797072000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           15.999578                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            5357763                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs          1141541                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs             4.693448                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle            94500                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    15.999578                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999974                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999974                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         44003653                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        44003653                       # Number of data accesses
system.cpu1.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  33797072000                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  33797072000                       # Cumulative time (in ticks) in various power states
system.cpu1.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu1.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.replacements            0                       # number of replacements
system.cpu1.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  33797072000                       # Cumulative time (in ticks) in various power states
system.cpu1.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  33797072000                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu1.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  33797072000                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  33797072000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data      3327653                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         3327653                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data      3328593                       # number of overall hits
system.cpu1.dcache.overall_hits::total        3328593                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data       462127                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        462127                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data       463241                       # number of overall misses
system.cpu1.dcache.overall_misses::total       463241                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data   9966282998                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   9966282998                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data   9966282998                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   9966282998                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data      3789780                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      3789780                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data      3791834                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      3791834                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.121940                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.121940                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.122168                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.122168                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 21566.112774                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 21566.112774                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 21514.250677                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 21514.250677                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs          492                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                3                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          164                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks       194474                       # number of writebacks
system.cpu1.dcache.writebacks::total           194474                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data        76364                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        76364                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data        76364                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        76364                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data       385763                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       385763                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data       386801                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       386801                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data   7513909000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   7513909000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data   7550404500                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   7550404500                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.101790                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.101790                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.102009                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.102009                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 19478.044810                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 19478.044810                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 19520.126628                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 19520.126628                       # average overall mshr miss latency
system.cpu1.dcache.replacements                386785                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data      2075052                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        2075052                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data       297627                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       297627                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data   5641604999                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   5641604999                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data      2372679                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      2372679                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.125439                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.125439                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 18955.286311                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 18955.286311                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data        12950                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        12950                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data       284677                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       284677                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data   5073302000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   5073302000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.119981                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.119981                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 17821.257074                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 17821.257074                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      1252601                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       1252601                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data       164500                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       164500                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data   4324677999                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total   4324677999                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      1417101                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      1417101                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.116082                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.116082                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 26289.835860                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 26289.835860                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data        63414                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total        63414                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       101086                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       101086                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data   2440607000                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total   2440607000                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.071333                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.071333                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 24143.867598                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 24143.867598                       # average WriteReq mshr miss latency
system.cpu1.dcache.SoftPFReq_hits::.cpu1.data          940                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_hits::total          940                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_misses::.cpu1.data         1114                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_misses::total         1114                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_accesses::.cpu1.data         2054                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::total         2054                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_miss_rate::.cpu1.data     0.542356                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::total     0.542356                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_misses::.cpu1.data         1038                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::total         1038                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::.cpu1.data     36495500                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::total     36495500                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::.cpu1.data     0.505355                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::total     0.505355                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu1.data 35159.441233                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::total 35159.441233                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  33797072000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           15.999605                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs            3715394                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs           386801                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             9.605441                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle           190500                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    15.999605                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.999975                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.999975                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         30721473                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        30721473                       # Number of data accesses
system.cpu1.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  33797072000                       # Cumulative time (in ticks) in various power states
system.cpu1.power_state.pwrStateResidencyTicks::ON  33797072000                       # Cumulative time (in ticks) in various power states
system.cpu1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  33797072000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst              646959                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data              247639                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst             1129826                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              349525                       # number of demand (read+write) hits
system.l2.demand_hits::total                  2373949                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst             646959                       # number of overall hits
system.l2.overall_hits::.cpu0.data             247639                       # number of overall hits
system.l2.overall_hits::.cpu1.inst            1129826                       # number of overall hits
system.l2.overall_hits::.cpu1.data             349525                       # number of overall hits
system.l2.overall_hits::total                 2373949                       # number of overall hits
system.l2.demand_misses::.cpu0.inst            201619                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data             91287                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst             11716                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data             37276                       # number of demand (read+write) misses
system.l2.demand_misses::total                 341898                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst           201619                       # number of overall misses
system.l2.overall_misses::.cpu0.data            91287                       # number of overall misses
system.l2.overall_misses::.cpu1.inst            11716                       # number of overall misses
system.l2.overall_misses::.cpu1.data            37276                       # number of overall misses
system.l2.overall_misses::total                341898                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst  15880681500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data   7545128000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst   1032885000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data   3219826000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      27678520500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst  15880681500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data   7545128000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst   1032885000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data   3219826000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     27678520500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst          848578                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data          338926                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst         1141542                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data          386801                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              2715847                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst         848578                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data         338926                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst        1141542                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data         386801                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             2715847                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.237596                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.269342                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.010263                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.096370                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.125890                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.237596                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.269342                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.010263                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.096370                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.125890                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 78765.798362                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 82652.820226                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 88160.208262                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 86377.991201                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 80955.491111                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 78765.798362                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 82652.820226                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 88160.208262                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 86377.991201                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 80955.491111                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               48904                       # number of writebacks
system.l2.writebacks::total                     48904                       # number of writebacks
system.l2.demand_mshr_misses::.cpu0.inst       201619                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data        91287                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst        11716                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data        37276                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            341898                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst       201619                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data        91287                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst        11716                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data        37276                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           341898                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst  13864501500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data   6632258000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    915725000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data   2847066000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  24259550500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst  13864501500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data   6632258000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    915725000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data   2847066000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  24259550500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.237596                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.269342                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.010263                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.096370                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.125890                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.237596                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.269342                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.010263                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.096370                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.125890                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 68765.847961                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 72652.820226                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 78160.208262                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 76377.991201                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 70955.520360                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 68765.847961                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 72652.820226                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 78160.208262                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 76377.991201                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 70955.520360                       # average overall mshr miss latency
system.l2.replacements                         343856                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       415285                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           415285                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       415285                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       415285                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks      1990086                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          1990086                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks      1990086                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      1990086                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks        17928                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total         17928                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu0.data            79048                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data            84251                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                163299                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data          21473                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data          16866                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               38339                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data   1673497500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data   1371733000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    3045230500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data       100521                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data       101117                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            201638                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.213617                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.166797                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.190138                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 77934.964840                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 81331.258152                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 79429.053966                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu0.data        21473                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data        16866                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          38339                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data   1458767500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data   1203073000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   2661840500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.213617                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.166797                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.190138                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 67934.964840                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 71331.258152                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 69429.053966                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst        646959                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst       1129826                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total            1776785                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst       201619                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst        11716                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total           213335                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst  15880681500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst   1032885000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total  16913566500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst       848578                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst      1141542                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total        1990120                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.237596                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.010263                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.107197                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 78765.798362                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 88160.208262                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 79281.723580                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst       201619                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst        11716                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total       213335                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst  13864501500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    915725000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total  14780226500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.237596                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.010263                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.107197                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 68765.847961                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 78160.208262                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 69281.770455                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data       168591                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       265274                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            433865                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data        69814                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data        20410                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           90224                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data   5871630500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data   1848093000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   7719723500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data       238405                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data       285684                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        524089                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.292838                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.071443                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.172154                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 84103.911823                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 90548.407643                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 85561.751862                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu0.data        69814                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data        20410                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        90224                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data   5173490500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data   1643993000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   6817483500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.292838                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.071443                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.172154                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 74103.911823                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 80548.407643                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 75561.751862                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  33797072000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  1022.889025                       # Cycle average of tags in use
system.l2.tags.total_refs                     5413699                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    344880                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     15.697341                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     117.479404                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst       76.493869                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data       51.344867                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst      313.688539                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data      463.882346                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.114726                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.074701                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.050141                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.306336                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.453010                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.998915                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          1024                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           50                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           80                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          211                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          322                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          361                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  43797904                       # Number of tag accesses
system.l2.tags.data_accesses                 43797904                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  33797072000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu0.inst      12903552                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data       5842368                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        749824                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data       2385664                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           21881408                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst     12903552                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       749824                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      13653376                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      3129856                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         3129856                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst         201618                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data          91287                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst          11716                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data          37276                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              341897                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        48904                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              48904                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst        381794967                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        172866099                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst         22186064                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data         70587890                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             647435020                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst    381794967                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst     22186064                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        403981031                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       92607312                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             92607312                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       92607312                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst       381794967                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       172866099                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst        22186064                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data        70587890                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            740042333                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     41377.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples    201619.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples     83122.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples     11716.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples     36279.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.001189958500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         2512                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         2512                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              717137                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              38881                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      341898                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      48904                       # Number of write requests accepted
system.mem_ctrls.readBursts                    341898                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    48904                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   9162                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  7527                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             10749                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              4958                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             21549                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              7143                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             69486                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             13678                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             28466                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             49625                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             59649                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              5411                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            10186                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            12169                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            24370                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             7009                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             4352                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             3936                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              2090                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              2380                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              2358                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              2075                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              2178                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              2524                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              2544                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              2119                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              3795                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              3235                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             3065                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             3133                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             2634                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             2389                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             2602                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             2229                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.16                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.33                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   4066335250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 1663680000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             10305135250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     12220.91                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                30970.91                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   213405                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   32659                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 64.14                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                78.93                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                341898                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                48904                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  280616                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   48868                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    3128                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     117                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       7                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    525                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    580                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   2369                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   2521                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   2532                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   2531                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   2531                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   2525                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   2527                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   2524                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   2526                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   2553                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   2526                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   2525                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   2524                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   2513                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   2515                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   2513                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       128014                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    187.014045                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   123.980302                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   210.314786                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        68073     53.18%     53.18% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        27932     21.82%     75.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        12706      9.93%     84.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         7609      5.94%     90.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         5240      4.09%     94.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1606      1.25%     96.21% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          731      0.57%     96.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          607      0.47%     97.26% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         3510      2.74%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       128014                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         2512                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     132.417596                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     98.260470                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     80.448818                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31            578     23.01%     23.01% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-63           219      8.72%     31.73% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-95           106      4.22%     35.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-127          114      4.54%     40.49% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-159          292     11.62%     52.11% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-191          542     21.58%     73.69% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-223          390     15.53%     89.21% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-255          196      7.80%     97.01% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-287           56      2.23%     99.24% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::288-319            7      0.28%     99.52% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-351            7      0.28%     99.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-415            3      0.12%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::416-447            1      0.04%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-671            1      0.04%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          2512                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         2512                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.460987                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.439755                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.856529                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             1920     76.43%     76.43% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               65      2.59%     79.02% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              492     19.59%     98.61% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               31      1.23%     99.84% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                4      0.16%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          2512                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               21295104                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  586368                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 2646400                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                21881472                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              3129856                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       630.09                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        78.30                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    647.44                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     92.61                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         5.53                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     4.92                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.61                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   33797056000                       # Total gap between requests
system.mem_ctrls.avgGap                      86481.28                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst     12903616                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data      5319808                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       749824                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data      2321856                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      2646400                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 381796860.982513546944                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 157404404.736599683762                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 22186063.928851589561                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 68699915.779686480761                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 78302641.128201887012                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst       201619                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data        91287                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst        11716                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data        37276                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        48904                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   5599439500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data   2953117000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    433530000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data   1319048750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 823382798750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     27772.38                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     32349.81                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     37003.24                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     35386.01                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  16836716.81                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    65.77                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            420681660                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            223590015                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           907365480                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          120488040                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     2667537600.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      14849487810                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        473244000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        19662394605                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        581.778049                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   1095035000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   1128400000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  31573637000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            493388280                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            262223115                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          1468362420                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy           95358960                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     2667537600.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      15031481970                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        319985760                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        20338338105                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        601.778110                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    708638000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   1128400000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  31960034000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  33797072000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.trans_dist::ReadResp           2514207                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       464189                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      1990086                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          605362                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           201638                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          201638                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq       1990120                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       524089                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side      2545716                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side      1016762                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side      3424608                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      1160387                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               8147473                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side    108616832                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side     35823168                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side    146116224                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side     37201600                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              327757824                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          343856                       # Total snoops (count)
system.tol2bus.snoopTraffic                   3129856                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          3059703                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.006834                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.082387                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                3038792     99.32%     99.32% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  20911      0.68%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            3059703                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         5121185000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             15.2                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy         580555789                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             1.7                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy        1712617882                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             5.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         509570628                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.5                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy        1275357503                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             3.8                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  33797072000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
