// Seed: 1568610529
module module_0 #(
    parameter id_6 = 32'd96,
    parameter id_7 = 32'd59
) (
    input  wire  id_0
    , id_5,
    input  uwire id_1,
    output tri   id_2,
    input  wor   id_3
);
  defparam id_6.id_7 = 1;
endmodule
module module_1 (
    output supply0 id_0,
    output supply1 id_1,
    output logic id_2,
    output supply1 id_3,
    output tri0 id_4,
    input tri id_5,
    input tri0 id_6,
    input wor id_7,
    input logic id_8,
    output tri1 id_9,
    input supply1 id_10,
    inout wand id_11,
    input tri1 id_12,
    input supply0 id_13,
    input wire id_14
);
  always @(1 or 1) begin
    id_2 <= id_8;
  end
  assign id_1 = 1;
  always @(negedge 1) begin
    $display;
  end
  module_0(
      id_6, id_11, id_4, id_13
  );
endmodule
