# Synchronous-FIFO-Buffer-
Design of a Parameterized Synchronous FIFO Buffer | Verilog HDL
