{"vcs1":{"timestamp_begin":1726408966.567185403, "rt":2.68, "ut":0.92, "st":0.37}}
{"vcselab":{"timestamp_begin":1726408969.312957898, "rt":0.84, "ut":0.28, "st":0.04}}
{"link":{"timestamp_begin":1726408970.217895610, "rt":0.44, "ut":0.25, "st":0.37}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1726408966.020154288}
{"VCS_COMP_START_TIME": 1726408966.020154288}
{"VCS_COMP_END_TIME": 1726408985.010053344}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j4 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a -v /RAID2/COURSE/iclab/iclabTA01/umc018/Verilog/umc18_neg.v +define+GATE +neg_tchk"}
{"vcs1": {"peak_mem": 355292}}
{"stitch_vcselab": {"peak_mem": 242172}}
