
---------- Begin Simulation Statistics ----------
final_tick                                 7224477500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    454                       # Simulator instruction rate (inst/s)
host_mem_usage                                7913804                       # Number of bytes of host memory used
host_op_rate                                      466                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 14687.18                       # Real time elapsed on the host
host_tick_rate                                 245930                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     6663691                       # Number of instructions simulated
sim_ops                                       6838368                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.003612                       # Number of seconds simulated
sim_ticks                                  3612023125                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             95.309541                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  162559                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               170559                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                152                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              2989                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            168111                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               2109                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            2623                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              514                       # Number of indirect misses.
system.cpu.branchPred.lookups                  188276                       # Number of BP lookups
system.cpu.branchPred.usedRAS                    6174                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          676                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     1093611                       # Number of instructions committed
system.cpu.committedOps                       1119539                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.383805                       # CPI: cycles per instruction
system.cpu.discardedOps                          9548                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions             568072                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions             70279                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           318807                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         1285644                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.295525                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                      138                       # number of quiesce instructions executed
system.cpu.numCycles                          3700566                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       138                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                  718270     64.16%     64.16% # Class of committed instruction
system.cpu.op_class_0::IntMult                   1353      0.12%     64.28% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     64.28% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     64.28% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     64.28% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     64.28% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     64.28% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     64.28% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     64.28% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     64.28% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     64.28% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     64.28% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     64.28% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     64.28% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     64.28% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     64.28% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     64.28% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     64.28% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     64.28% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     64.28% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     64.28% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     64.28% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     64.28% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     64.28% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     64.28% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     64.28% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     64.28% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     64.28% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     64.28% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     64.28% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     64.28% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     64.28% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     64.28% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     64.28% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     64.28% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     64.28% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     64.28% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     64.28% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     64.28% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     64.28% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     64.28% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     64.28% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     64.28% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     64.28% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     64.28% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     64.28% # Class of committed instruction
system.cpu.op_class_0::MemRead                  69732      6.23%     70.51% # Class of committed instruction
system.cpu.op_class_0::MemWrite                330184     29.49%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  1119539                       # Class of committed instruction
system.cpu.quiesceCycles                      2078671                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         2414922                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests           10                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests          502                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        281714                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED   7224477500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED   7224477500                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED   7224477500                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED   7224477500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq              107847                       # Transaction distribution
system.membus.trans_dist::ReadResp             108275                       # Transaction distribution
system.membus.trans_dist::WriteReq              35816                       # Transaction distribution
system.membus.trans_dist::WriteResp             35816                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          307                       # Transaction distribution
system.membus.trans_dist::WriteClean                5                       # Transaction distribution
system.membus.trans_dist::CleanEvict              186                       # Transaction distribution
system.membus.trans_dist::ReadExReq               216                       # Transaction distribution
system.membus.trans_dist::ReadExResp              217                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq            174                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           254                       # Transaction distribution
system.membus.trans_dist::CleanInvalidReq       140288                       # Transaction distribution
system.membus.trans_dist::InvalidateReq        140288                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port          372                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total          372                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port           43                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio         1308                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       281948                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave         5442                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       288741                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port       280576                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total       280576                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 569689                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port        11136                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total        11136                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         1024                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio         2616                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port        49088                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave         7194                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total        59922                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port      8978432                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total      8978432                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 9049490                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            424934                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000033                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.005740                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  424920    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                      14      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              424934                       # Request fanout histogram
system.membus.reqLayer6.occupancy           666373276                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization              18.4                       # Layer utilization (%)
system.membus.reqLayer7.occupancy             6884250                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.2                       # Layer utilization (%)
system.membus.reqLayer1.occupancy              343703                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy             1266500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED   7224477500                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy            6368265                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.2                       # Layer utilization (%)
system.membus.respLayer7.occupancy          628115793                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization             17.4                       # Layer utilization (%)
system.membus.respLayer3.occupancy             872250                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.0                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED   7224477500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED   7224477500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_spm.bytes_read::.acctest.elem_matrix0_dma       524288                       # Number of bytes read from this memory
system.acctest.elem_matrix2_spm.bytes_read::.acctest.elem_matrix2.system.acctest.elem_matrix2      3670016                       # Number of bytes read from this memory
system.acctest.elem_matrix2_spm.bytes_read::total      4194304                       # Number of bytes read from this memory
system.acctest.elem_matrix2_spm.bytes_written::.acctest.elem_matrix2.system.acctest.elem_matrix2      2097152                       # Number of bytes written to this memory
system.acctest.elem_matrix2_spm.bytes_written::.acctest.elem_matrix2_dma      2097152                       # Number of bytes written to this memory
system.acctest.elem_matrix2_spm.bytes_written::total      4194304                       # Number of bytes written to this memory
system.acctest.elem_matrix2_spm.num_reads::.acctest.elem_matrix0_dma        16384                       # Number of read requests responded to by this memory
system.acctest.elem_matrix2_spm.num_reads::.acctest.elem_matrix2.system.acctest.elem_matrix2       917504                       # Number of read requests responded to by this memory
system.acctest.elem_matrix2_spm.num_reads::total       933888                       # Number of read requests responded to by this memory
system.acctest.elem_matrix2_spm.num_writes::.acctest.elem_matrix2.system.acctest.elem_matrix2       524288                       # Number of write requests responded to by this memory
system.acctest.elem_matrix2_spm.num_writes::.acctest.elem_matrix2_dma        65536                       # Number of write requests responded to by this memory
system.acctest.elem_matrix2_spm.num_writes::total       589824                       # Number of write requests responded to by this memory
system.acctest.elem_matrix2_spm.bw_read::.acctest.elem_matrix0_dma    145150787                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_read::.acctest.elem_matrix2.system.acctest.elem_matrix2   1016055510                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_read::total   1161206298                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_write::.acctest.elem_matrix2.system.acctest.elem_matrix2    580603149                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_write::.acctest.elem_matrix2_dma    580603149                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_write::total   1161206298                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_total::.acctest.elem_matrix0_dma    145150787                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_total::.acctest.elem_matrix2.system.acctest.elem_matrix2   1596658659                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_total::.acctest.elem_matrix2_dma    580603149                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_total::total   2322412595                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED   7224477500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.bytes_read::.acctest.elem_matrix3.system.acctest.elem_matrix3      2621440                       # Number of bytes read from this memory
system.acctest.elem_matrix3_spm.bytes_read::.acctest.elem_matrix3_dma       524288                       # Number of bytes read from this memory
system.acctest.elem_matrix3_spm.bytes_read::total      3145728                       # Number of bytes read from this memory
system.acctest.elem_matrix3_spm.bytes_written::.acctest.elem_matrix3.system.acctest.elem_matrix3      1572864                       # Number of bytes written to this memory
system.acctest.elem_matrix3_spm.bytes_written::.acctest.elem_matrix3_dma      1572864                       # Number of bytes written to this memory
system.acctest.elem_matrix3_spm.bytes_written::total      3145728                       # Number of bytes written to this memory
system.acctest.elem_matrix3_spm.num_reads::.acctest.elem_matrix3.system.acctest.elem_matrix3       655360                       # Number of read requests responded to by this memory
system.acctest.elem_matrix3_spm.num_reads::.acctest.elem_matrix3_dma        16384                       # Number of read requests responded to by this memory
system.acctest.elem_matrix3_spm.num_reads::total       671744                       # Number of read requests responded to by this memory
system.acctest.elem_matrix3_spm.num_writes::.acctest.elem_matrix3.system.acctest.elem_matrix3       393216                       # Number of write requests responded to by this memory
system.acctest.elem_matrix3_spm.num_writes::.acctest.elem_matrix3_dma        49152                       # Number of write requests responded to by this memory
system.acctest.elem_matrix3_spm.num_writes::total       442368                       # Number of write requests responded to by this memory
system.acctest.elem_matrix3_spm.bw_read::.acctest.elem_matrix3.system.acctest.elem_matrix3    725753936                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix3_spm.bw_read::.acctest.elem_matrix3_dma    145150787                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix3_spm.bw_read::total    870904723                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix3_spm.bw_write::.acctest.elem_matrix3.system.acctest.elem_matrix3    435452362                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix3_spm.bw_write::.acctest.elem_matrix3_dma    435452362                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix3_spm.bw_write::total    870904723                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix3_spm.bw_total::.acctest.elem_matrix3.system.acctest.elem_matrix3   1161206298                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix3_spm.bw_total::.acctest.elem_matrix3_dma    580603149                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix3_spm.bw_total::total   1741809446                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED   7224477500                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq       159744                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp       159744                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq       311969                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp       311969                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         1140                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         1120                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix1.pio          620                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix1_dma.pio          546                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix2.pio          640                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix2_dma.pio          448                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix3.pio          480                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix3_dma.pio          448                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total         5442                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port       327680                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix1_spm.port        28672                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix2_spm.port        32768                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total       389120                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix1_dma.dma::system.acctest.elem_matrix0_spm.port        61440                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix1_dma.dma::system.acctest.elem_matrix1_spm.port       159744                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix1_dma.dma::total       221184                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix2_dma.dma::system.acctest.elem_matrix0_spm.port        32768                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix2_dma.dma::system.acctest.elem_matrix2_spm.port       131072                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix2_dma.dma::total       163840                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix3_dma.dma::system.acctest.elem_matrix0_spm.port        32768                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix3_dma.dma::system.acctest.elem_matrix3_spm.port       131072                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix3_dma.dma::total       163840                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total       943426                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         1254                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         1760                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix1.pio          682                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix1_dma.pio          858                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix2.pio          704                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix2_dma.pio          704                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix3.pio          528                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix3_dma.pio          704                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total         7194                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port      5242880                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix1_spm.port       458752                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix2_spm.port       524288                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total      6225920                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix1_dma.dma::system.acctest.elem_matrix0_spm.port       983040                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix1_dma.dma::system.acctest.elem_matrix1_spm.port      2555904                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix1_dma.dma::total      3538944                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix2_dma.dma::system.acctest.elem_matrix0_spm.port       524288                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix2_dma.dma::system.acctest.elem_matrix2_spm.port      2097152                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix2_dma.dma::total      2621440                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix3_dma.dma::system.acctest.elem_matrix0_spm.port       524288                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix3_dma.dma::system.acctest.elem_matrix3_spm.port      2097152                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix3_dma.dma::total      2621440                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total     15014938                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy         1445107000                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             40.0                       # Network utilization (%)
system.acctest.local_bus.reqLayer0.occupancy   1266114142                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         35.1                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy    791201000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization         21.9                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED   7224477500                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED   7224477500                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED   7224477500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED   7224477500                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED   7224477500                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED   7224477500                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED   7224477500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED   7224477500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED   7224477500                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED   7224477500                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED   7224477500                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq       107520                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp       107520                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq        32768                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp        32768                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]       133120                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix1_dma.dma::system.membus.slave[7]        49152                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix2_dma.dma::system.membus.slave[7]        49152                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix3_dma.dma::system.membus.slave[7]        49152                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total       280576                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]      4259840                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix1_dma.dma::system.membus.slave[7]      1572864                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix2_dma.dma::system.membus.slave[7]      1572864                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix3_dma.dma::system.membus.slave[7]      1572864                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total      8978432                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples       180672                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0       180672    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total       180672                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy    353007625                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization          9.8                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy    570368000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization         15.8                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED   7224477500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED   7224477500                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED   7224477500                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED   7224477500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED   7224477500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0      6881280                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma      1048576                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix1_dma       983040                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix2_dma       524288                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix3_dma       524288                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total      9961472                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0      3735552                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma      4194304                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total      7929856                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0      1720320                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma        32768                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix1_dma        30720                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix2_dma        16384                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix3_dma        16384                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total      1816576                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0       933888                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma       131072                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total      1064960                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0   1905104082                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma    290301574                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix1_dma    272157726                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix2_dma    145150787                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix3_dma    145150787                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   2757864957                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0   1034199359                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma   1161206298                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   2195405656                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   2939303441                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   1451507872                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix1_dma    272157726                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix2_dma    145150787                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix3_dma    145150787                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   4953270613                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED   7224477500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED   7224477500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED   7224477500                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED   7224477500                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED   7224477500                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED   7224477500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED   7224477500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED   7224477500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.bytes_read::.acctest.elem_matrix0_dma       458752                       # Number of bytes read from this memory
system.acctest.elem_matrix1_spm.bytes_read::.acctest.elem_matrix1.system.acctest.elem_matrix1      3080192                       # Number of bytes read from this memory
system.acctest.elem_matrix1_spm.bytes_read::.acctest.elem_matrix1_dma       524288                       # Number of bytes read from this memory
system.acctest.elem_matrix1_spm.bytes_read::total      4063232                       # Number of bytes read from this memory
system.acctest.elem_matrix1_spm.bytes_written::.acctest.elem_matrix1.system.acctest.elem_matrix1      2031616                       # Number of bytes written to this memory
system.acctest.elem_matrix1_spm.bytes_written::.acctest.elem_matrix1_dma      2031616                       # Number of bytes written to this memory
system.acctest.elem_matrix1_spm.bytes_written::total      4063232                       # Number of bytes written to this memory
system.acctest.elem_matrix1_spm.num_reads::.acctest.elem_matrix0_dma        14336                       # Number of read requests responded to by this memory
system.acctest.elem_matrix1_spm.num_reads::.acctest.elem_matrix1.system.acctest.elem_matrix1       770048                       # Number of read requests responded to by this memory
system.acctest.elem_matrix1_spm.num_reads::.acctest.elem_matrix1_dma        16384                       # Number of read requests responded to by this memory
system.acctest.elem_matrix1_spm.num_reads::total       800768                       # Number of read requests responded to by this memory
system.acctest.elem_matrix1_spm.num_writes::.acctest.elem_matrix1.system.acctest.elem_matrix1       507904                       # Number of write requests responded to by this memory
system.acctest.elem_matrix1_spm.num_writes::.acctest.elem_matrix1_dma        63488                       # Number of write requests responded to by this memory
system.acctest.elem_matrix1_spm.num_writes::total       571392                       # Number of write requests responded to by this memory
system.acctest.elem_matrix1_spm.bw_read::.acctest.elem_matrix0_dma    127006939                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_read::.acctest.elem_matrix1.system.acctest.elem_matrix1    852760875                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_read::.acctest.elem_matrix1_dma    145150787                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_read::total   1124918601                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_write::.acctest.elem_matrix1.system.acctest.elem_matrix1    562459300                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_write::.acctest.elem_matrix1_dma    562459300                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_write::total   1124918601                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_total::.acctest.elem_matrix0_dma    127006939                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_total::.acctest.elem_matrix1.system.acctest.elem_matrix1   1415220175                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_total::.acctest.elem_matrix1_dma    707610088                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_total::total   2249837202                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED   7224477500                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED   7224477500                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED   7224477500                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED   7224477500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED   7224477500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED   7224477500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED   7224477500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED   7224477500                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED   7224477500                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED   7224477500                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED   7224477500                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst        11136                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         1024                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total        12160                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst        11136                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total        11136                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst          174                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           16                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total          190                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst      3083037                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data       283498                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total        3366534                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst      3083037                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total      3083037                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst      3083037                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data       283498                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total       3366534                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED   7224477500                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED   7224477500                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED   7224477500                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED   7224477500                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED   7224477500                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED   7224477500                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED   7224477500                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED   7224477500                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED   7224477500                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED   7224477500                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED   7224477500                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED   7224477500                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED   7224477500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED   7224477500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma      3211264                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix1_dma      1048576                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix2_dma      1572864                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix3_dma      1048576                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          29120                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            6910400                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        19968                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma      1048576                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix1_dma       524288                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix3_dma       524288                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2117120                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma        50176                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix1_dma        16384                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix2_dma        24576                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix3_dma        16384                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             455                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              107975                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          312                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma        16384                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix1_dma         8192                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix3_dma         8192                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              33080                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma    889048572                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix1_dma    290301574                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix2_dma    435452362                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix3_dma    290301574                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           8061964                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1913166046                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        5528204                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma    290301574                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix1_dma    145150787                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix3_dma    145150787                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            586131353                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        5528204                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   1179350146                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix1_dma    435452362                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix2_dma    435452362                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix3_dma    435452362                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          8061964                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           2499297399                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       312.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples     66488.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix1_dma::samples     24576.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix2_dma::samples     24499.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix3_dma::samples     24576.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       450.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000641014500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          351                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          351                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              199499                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              34513                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      107974                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      33080                       # Number of write requests accepted
system.mem_ctrls.readBursts                    107974                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    33080                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    153                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              6703                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              6740                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              6740                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              6728                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              6747                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              6739                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              6699                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              6746                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              6745                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              6738                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             6738                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             6767                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             6762                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             6751                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             6745                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             6733                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              2064                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              2073                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              2074                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              2089                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              2077                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              2082                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              2068                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              2069                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              2063                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              2070                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             2062                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             2071                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             2059                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             2054                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             2055                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             2061                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       3.39                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.11                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   3349328305                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  539105000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              6179629555                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     31063.78                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                57313.78                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                        50                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   100411                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   30623                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.13                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                92.57                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                107974                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                33080                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     489                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    5342                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     796                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     499                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                   89461                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    3975                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    3641                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    3589                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                      28                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    305                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    897                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   1979                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   3406                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   3124                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   2079                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   1493                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   1821                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   1864                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   1592                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   1253                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   1088                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    970                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    819                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    752                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    751                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    710                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    688                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    391                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    370                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    363                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    307                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    292                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    270                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    258                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    259                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    250                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    236                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    236                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    222                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    226                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    265                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    290                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    287                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    267                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    273                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    245                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    212                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    226                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    208                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    211                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    239                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    225                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    236                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    259                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                     93                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                     88                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                     71                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    114                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         9887                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    912.364114                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   801.034814                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   275.381716                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          418      4.23%      4.23% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          368      3.72%      7.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          171      1.73%      9.68% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          126      1.27%     10.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          152      1.54%     12.49% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          144      1.46%     13.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          138      1.40%     15.34% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          209      2.11%     17.46% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         8161     82.54%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         9887                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          351                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     307.207977                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1251.334474                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255           317     90.31%     90.31% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-1023            5      1.42%     91.74% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1279           10      2.85%     94.59% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-2047            2      0.57%     95.16% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2303            2      0.57%     95.73% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2816-3071            1      0.28%     96.01% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3327            3      0.85%     96.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3840-4095            1      0.28%     97.15% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4351            2      0.57%     97.72% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5375            2      0.57%     98.29% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::7168-7423            1      0.28%     98.58% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8192-8447            4      1.14%     99.72% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::9216-9471            1      0.28%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           351                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          351                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      94.276353                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     48.981668                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    172.503716                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31            199     56.70%     56.70% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63            32      9.12%     65.81% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-95            40     11.40%     77.21% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-127           29      8.26%     85.47% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-159            4      1.14%     86.61% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-191            6      1.71%     88.32% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-223            3      0.85%     89.17% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::224-255            8      2.28%     91.45% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::256-287            7      1.99%     93.45% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::288-319            7      1.99%     95.44% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::320-351            2      0.57%     96.01% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::352-383            3      0.85%     96.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::384-415            1      0.28%     97.15% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::672-703            1      0.28%     97.44% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023            4      1.14%     98.58% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055            5      1.42%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           351                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                6900544                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    9792                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 2117824                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 6910336                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              2117120                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1910.44                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       586.33                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1913.15                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    586.13                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        19.51                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    14.93                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    4.58                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    3611708125                       # Total gap between requests
system.mem_ctrls.avgGap                      25605.15                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma      3206656                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix1_dma      1048576                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix2_dma      1567936                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix3_dma      1048576                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        28800                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        21696                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma      1047552                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix1_dma       524288                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix3_dma       524288                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 887772832.296028017998                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix1_dma 290301574.411985516548                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix2_dma 434088029.267531335354                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix3_dma 290301574.411985516548                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 7973370.879235441796                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 6006606.062357366085                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 290018076.780723810196                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix1_dma 145150787.205992758274                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix3_dma 145150787.205992758274                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma        50176                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix1_dma        16384                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix2_dma        24576                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix3_dma        16384                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          454                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          312                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma        16384                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix1_dma         8192                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix3_dma         8192                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma   2810658280                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix1_dma    956282155                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix2_dma   1431664315                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix3_dma    957069820                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     23954985                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  29881042140                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma  38229960495                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix1_dma   4578513375                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix3_dma  11693115000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     56015.99                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix1_dma     58366.83                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix2_dma     58254.57                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix3_dma     58414.91                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     52764.28                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  95772570.96                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma   2333371.61                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix1_dma    558900.56                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix3_dma   1427382.20                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.00                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy                    0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy                    0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy                   0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy                0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy                0                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy                0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy                  0                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower                 0                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   1510843570                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    195357500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   1907788430                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED   7224477500                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 276                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           138                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     9414658.514493                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    3323472.187289                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          138    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value      2101250                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value     16767625                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             138                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON      5925254625                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED   1299222875                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   7224477500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       540464                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           540464                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       540464                       # number of overall hits
system.cpu.icache.overall_hits::total          540464                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          174                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            174                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          174                       # number of overall misses
system.cpu.icache.overall_misses::total           174                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst      7551875                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      7551875                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst      7551875                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      7551875                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       540638                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       540638                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       540638                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       540638                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000322                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000322                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000322                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000322                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43401.580460                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43401.580460                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43401.580460                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43401.580460                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst          174                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          174                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          174                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          174                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst      7279625                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      7279625                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst      7279625                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      7279625                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000322                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000322                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000322                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000322                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41836.925287                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41836.925287                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41836.925287                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41836.925287                       # average overall mshr miss latency
system.cpu.icache.replacements                     24                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       540464                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          540464                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          174                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           174                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst      7551875                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      7551875                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       540638                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       540638                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000322                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000322                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43401.580460                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43401.580460                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          174                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          174                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst      7279625                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      7279625                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000322                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000322                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41836.925287                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41836.925287                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   7224477500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           316.392296                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs                1569                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                24                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             65.375000                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   316.392296                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.617954                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.617954                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          320                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          316                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.625000                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           1081450                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          1081450                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED   7224477500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED   7224477500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   7224477500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       115035                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           115035                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       115035                       # number of overall hits
system.cpu.dcache.overall_hits::total          115035                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          695                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            695                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          695                       # number of overall misses
system.cpu.dcache.overall_misses::total           695                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     58596500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     58596500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     58596500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     58596500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       115730                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       115730                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       115730                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       115730                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.006005                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.006005                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.006005                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.006005                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 84311.510791                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 84311.510791                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 84311.510791                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 84311.510791                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          307                       # number of writebacks
system.cpu.dcache.writebacks::total               307                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          225                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          225                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          225                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          225                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          470                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          470                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          470                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          470                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         3375                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         3375                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     39509375                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     39509375                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     39509375                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     39509375                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data      7070625                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total      7070625                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.004061                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.004061                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.004061                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.004061                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 84062.500000                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 84062.500000                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 84062.500000                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 84062.500000                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data         2095                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total         2095                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                    469                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data        69923                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           69923                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          274                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           274                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     22555625                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     22555625                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data        70197                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total        70197                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.003903                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.003903                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 82319.799270                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 82319.799270                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           20                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           20                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          254                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          254                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          327                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          327                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     20848750                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     20848750                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data      7070625                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total      7070625                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.003618                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.003618                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 82081.692913                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 82081.692913                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21622.706422                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21622.706422                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data        45112                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          45112                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          421                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          421                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     36040875                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     36040875                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        45533                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        45533                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.009246                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.009246                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 85607.779097                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 85607.779097                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          205                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          205                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          216                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          216                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         3048                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         3048                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     18660625                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     18660625                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.004744                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.004744                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 86391.782407                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 86391.782407                       # average WriteReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_mshr_misses::.cpu.data       140288                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_misses::total       140288                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::.cpu.data   1458598250                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::total   1458598250                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::total          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::.cpu.data 10397.170464                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::total 10397.170464                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.InvalidateReq_mshr_hits::.cpu.data        56734                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_hits::total        56734                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_misses::.cpu.data        83554                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_misses::total        83554                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_miss_latency::.cpu.data   1435677401                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_latency::total   1435677401                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_mshr_miss_rate::total          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::.cpu.data 17182.629210                       # average InvalidateReq mshr miss latency
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::total 17182.629210                       # average InvalidateReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   7224477500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.606747                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs                6592                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               474                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             13.907173                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   511.606747                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999232                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999232                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          509                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            4                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          136                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          368                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.994141                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1585695                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1585695                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED   7224477500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED   7224477500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                 7224795000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    454                       # Simulator instruction rate (inst/s)
host_mem_usage                                7913804                       # Number of bytes of host memory used
host_op_rate                                      466                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 14687.27                       # Real time elapsed on the host
host_tick_rate                                 245950                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     6663700                       # Number of instructions simulated
sim_ops                                       6838383                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.003612                       # Number of seconds simulated
sim_ticks                                  3612340625                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             95.306216                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  162560                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               170566                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                153                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              2991                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            168111                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               2109                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            2623                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              514                       # Number of indirect misses.
system.cpu.branchPred.lookups                  188285                       # Number of BP lookups
system.cpu.branchPred.usedRAS                    6176                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          676                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     1093620                       # Number of instructions committed
system.cpu.committedOps                       1119554                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.384241                       # CPI: cycles per instruction
system.cpu.discardedOps                          9555                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions             568094                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions             70279                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           318807                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         1286102                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.295487                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                      138                       # number of quiesce instructions executed
system.cpu.numCycles                          3701074                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       138                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   1      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                  718278     64.16%     64.16% # Class of committed instruction
system.cpu.op_class_0::IntMult                   1353      0.12%     64.28% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     64.28% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     64.28% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     64.28% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     64.28% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     64.28% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     64.28% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     64.28% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     64.28% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     64.28% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     64.28% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     64.28% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     64.28% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     64.28% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     64.28% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     64.28% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     64.28% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     64.28% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     64.28% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     64.28% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     64.28% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     64.28% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     64.28% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     64.28% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     64.28% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     64.28% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     64.28% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     64.28% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     64.28% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     64.28% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     64.28% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     64.28% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     64.28% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     64.28% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     64.28% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     64.28% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     64.28% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     64.28% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     64.28% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     64.28% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     64.28% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     64.28% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     64.28% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     64.28% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     64.28% # Class of committed instruction
system.cpu.op_class_0::MemRead                  69738      6.23%     70.51% # Class of committed instruction
system.cpu.op_class_0::MemWrite                330184     29.49%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  1119554                       # Class of committed instruction
system.cpu.quiesceCycles                      2078671                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         2414972                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests           10                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests          504                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        281718                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED   7224795000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED   7224795000                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED   7224795000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED   7224795000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq              107847                       # Transaction distribution
system.membus.trans_dist::ReadResp             108277                       # Transaction distribution
system.membus.trans_dist::WriteReq              35816                       # Transaction distribution
system.membus.trans_dist::WriteResp             35816                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          308                       # Transaction distribution
system.membus.trans_dist::WriteClean                5                       # Transaction distribution
system.membus.trans_dist::CleanEvict              187                       # Transaction distribution
system.membus.trans_dist::ReadExReq               216                       # Transaction distribution
system.membus.trans_dist::ReadExResp              217                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq            174                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           256                       # Transaction distribution
system.membus.trans_dist::CleanInvalidReq       140288                       # Transaction distribution
system.membus.trans_dist::InvalidateReq        140288                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port          372                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total          372                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port           43                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio         1308                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       281954                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave         5442                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       288747                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port       280576                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total       280576                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 569695                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port        11136                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total        11136                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         1024                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio         2616                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port        49280                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave         7194                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total        60114                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port      8978432                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total      8978432                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 9049682                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            424936                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000033                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.005740                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  424922    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                      14      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              424936                       # Request fanout histogram
system.membus.reqLayer6.occupancy           666383276                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization              18.4                       # Layer utilization (%)
system.membus.reqLayer7.occupancy             6884250                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.2                       # Layer utilization (%)
system.membus.reqLayer1.occupancy              343703                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy             1266500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED   7224795000                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy            6379390                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.2                       # Layer utilization (%)
system.membus.respLayer7.occupancy          628115793                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization             17.4                       # Layer utilization (%)
system.membus.respLayer3.occupancy             872250                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.0                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED   7224795000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED   7224795000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_spm.bytes_read::.acctest.elem_matrix0_dma       524288                       # Number of bytes read from this memory
system.acctest.elem_matrix2_spm.bytes_read::.acctest.elem_matrix2.system.acctest.elem_matrix2      3670016                       # Number of bytes read from this memory
system.acctest.elem_matrix2_spm.bytes_read::total      4194304                       # Number of bytes read from this memory
system.acctest.elem_matrix2_spm.bytes_written::.acctest.elem_matrix2.system.acctest.elem_matrix2      2097152                       # Number of bytes written to this memory
system.acctest.elem_matrix2_spm.bytes_written::.acctest.elem_matrix2_dma      2097152                       # Number of bytes written to this memory
system.acctest.elem_matrix2_spm.bytes_written::total      4194304                       # Number of bytes written to this memory
system.acctest.elem_matrix2_spm.num_reads::.acctest.elem_matrix0_dma        16384                       # Number of read requests responded to by this memory
system.acctest.elem_matrix2_spm.num_reads::.acctest.elem_matrix2.system.acctest.elem_matrix2       917504                       # Number of read requests responded to by this memory
system.acctest.elem_matrix2_spm.num_reads::total       933888                       # Number of read requests responded to by this memory
system.acctest.elem_matrix2_spm.num_writes::.acctest.elem_matrix2.system.acctest.elem_matrix2       524288                       # Number of write requests responded to by this memory
system.acctest.elem_matrix2_spm.num_writes::.acctest.elem_matrix2_dma        65536                       # Number of write requests responded to by this memory
system.acctest.elem_matrix2_spm.num_writes::total       589824                       # Number of write requests responded to by this memory
system.acctest.elem_matrix2_spm.bw_read::.acctest.elem_matrix0_dma    145138029                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_read::.acctest.elem_matrix2.system.acctest.elem_matrix2   1015966206                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_read::total   1161104236                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_write::.acctest.elem_matrix2.system.acctest.elem_matrix2    580552118                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_write::.acctest.elem_matrix2_dma    580552118                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_write::total   1161104236                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_total::.acctest.elem_matrix0_dma    145138029                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_total::.acctest.elem_matrix2.system.acctest.elem_matrix2   1596518324                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_total::.acctest.elem_matrix2_dma    580552118                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_total::total   2322208471                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED   7224795000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.bytes_read::.acctest.elem_matrix3.system.acctest.elem_matrix3      2621440                       # Number of bytes read from this memory
system.acctest.elem_matrix3_spm.bytes_read::.acctest.elem_matrix3_dma       524288                       # Number of bytes read from this memory
system.acctest.elem_matrix3_spm.bytes_read::total      3145728                       # Number of bytes read from this memory
system.acctest.elem_matrix3_spm.bytes_written::.acctest.elem_matrix3.system.acctest.elem_matrix3      1572864                       # Number of bytes written to this memory
system.acctest.elem_matrix3_spm.bytes_written::.acctest.elem_matrix3_dma      1572864                       # Number of bytes written to this memory
system.acctest.elem_matrix3_spm.bytes_written::total      3145728                       # Number of bytes written to this memory
system.acctest.elem_matrix3_spm.num_reads::.acctest.elem_matrix3.system.acctest.elem_matrix3       655360                       # Number of read requests responded to by this memory
system.acctest.elem_matrix3_spm.num_reads::.acctest.elem_matrix3_dma        16384                       # Number of read requests responded to by this memory
system.acctest.elem_matrix3_spm.num_reads::total       671744                       # Number of read requests responded to by this memory
system.acctest.elem_matrix3_spm.num_writes::.acctest.elem_matrix3.system.acctest.elem_matrix3       393216                       # Number of write requests responded to by this memory
system.acctest.elem_matrix3_spm.num_writes::.acctest.elem_matrix3_dma        49152                       # Number of write requests responded to by this memory
system.acctest.elem_matrix3_spm.num_writes::total       442368                       # Number of write requests responded to by this memory
system.acctest.elem_matrix3_spm.bw_read::.acctest.elem_matrix3.system.acctest.elem_matrix3    725690147                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix3_spm.bw_read::.acctest.elem_matrix3_dma    145138029                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix3_spm.bw_read::total    870828177                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix3_spm.bw_write::.acctest.elem_matrix3.system.acctest.elem_matrix3    435414088                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix3_spm.bw_write::.acctest.elem_matrix3_dma    435414088                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix3_spm.bw_write::total    870828177                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix3_spm.bw_total::.acctest.elem_matrix3.system.acctest.elem_matrix3   1161104236                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix3_spm.bw_total::.acctest.elem_matrix3_dma    580552118                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix3_spm.bw_total::total   1741656353                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED   7224795000                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq       159744                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp       159744                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq       311969                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp       311969                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         1140                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         1120                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix1.pio          620                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix1_dma.pio          546                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix2.pio          640                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix2_dma.pio          448                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix3.pio          480                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix3_dma.pio          448                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total         5442                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port       327680                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix1_spm.port        28672                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix2_spm.port        32768                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total       389120                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix1_dma.dma::system.acctest.elem_matrix0_spm.port        61440                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix1_dma.dma::system.acctest.elem_matrix1_spm.port       159744                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix1_dma.dma::total       221184                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix2_dma.dma::system.acctest.elem_matrix0_spm.port        32768                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix2_dma.dma::system.acctest.elem_matrix2_spm.port       131072                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix2_dma.dma::total       163840                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix3_dma.dma::system.acctest.elem_matrix0_spm.port        32768                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix3_dma.dma::system.acctest.elem_matrix3_spm.port       131072                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix3_dma.dma::total       163840                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total       943426                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         1254                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         1760                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix1.pio          682                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix1_dma.pio          858                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix2.pio          704                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix2_dma.pio          704                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix3.pio          528                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix3_dma.pio          704                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total         7194                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port      5242880                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix1_spm.port       458752                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix2_spm.port       524288                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total      6225920                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix1_dma.dma::system.acctest.elem_matrix0_spm.port       983040                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix1_dma.dma::system.acctest.elem_matrix1_spm.port      2555904                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix1_dma.dma::total      3538944                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix2_dma.dma::system.acctest.elem_matrix0_spm.port       524288                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix2_dma.dma::system.acctest.elem_matrix2_spm.port      2097152                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix2_dma.dma::total      2621440                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix3_dma.dma::system.acctest.elem_matrix0_spm.port       524288                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix3_dma.dma::system.acctest.elem_matrix3_spm.port      2097152                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix3_dma.dma::total      2621440                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total     15014938                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy         1445107000                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             40.0                       # Network utilization (%)
system.acctest.local_bus.reqLayer0.occupancy   1266114142                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         35.0                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy    791201000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization         21.9                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED   7224795000                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED   7224795000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED   7224795000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED   7224795000                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED   7224795000                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED   7224795000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED   7224795000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED   7224795000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED   7224795000                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED   7224795000                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED   7224795000                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq       107520                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp       107520                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq        32768                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp        32768                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]       133120                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix1_dma.dma::system.membus.slave[7]        49152                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix2_dma.dma::system.membus.slave[7]        49152                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix3_dma.dma::system.membus.slave[7]        49152                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total       280576                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]      4259840                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix1_dma.dma::system.membus.slave[7]      1572864                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix2_dma.dma::system.membus.slave[7]      1572864                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix3_dma.dma::system.membus.slave[7]      1572864                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total      8978432                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples       180672                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0       180672    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total       180672                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy    353007625                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization          9.8                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy    570368000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization         15.8                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED   7224795000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED   7224795000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED   7224795000                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED   7224795000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED   7224795000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0      6881280                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma      1048576                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix1_dma       983040                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix2_dma       524288                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix3_dma       524288                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total      9961472                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0      3735552                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma      4194304                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total      7929856                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0      1720320                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma        32768                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix1_dma        30720                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix2_dma        16384                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix3_dma        16384                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total      1816576                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0       933888                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma       131072                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total      1064960                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0   1904936636                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma    290276059                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix1_dma    272133805                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix2_dma    145138029                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix3_dma    145138029                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   2757622559                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0   1034108460                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma   1161104236                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   2195212695                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   2939045096                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   1451380294                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix1_dma    272133805                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix2_dma    145138029                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix3_dma    145138029                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   4952835255                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED   7224795000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED   7224795000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED   7224795000                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED   7224795000                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED   7224795000                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED   7224795000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED   7224795000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED   7224795000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.bytes_read::.acctest.elem_matrix0_dma       458752                       # Number of bytes read from this memory
system.acctest.elem_matrix1_spm.bytes_read::.acctest.elem_matrix1.system.acctest.elem_matrix1      3080192                       # Number of bytes read from this memory
system.acctest.elem_matrix1_spm.bytes_read::.acctest.elem_matrix1_dma       524288                       # Number of bytes read from this memory
system.acctest.elem_matrix1_spm.bytes_read::total      4063232                       # Number of bytes read from this memory
system.acctest.elem_matrix1_spm.bytes_written::.acctest.elem_matrix1.system.acctest.elem_matrix1      2031616                       # Number of bytes written to this memory
system.acctest.elem_matrix1_spm.bytes_written::.acctest.elem_matrix1_dma      2031616                       # Number of bytes written to this memory
system.acctest.elem_matrix1_spm.bytes_written::total      4063232                       # Number of bytes written to this memory
system.acctest.elem_matrix1_spm.num_reads::.acctest.elem_matrix0_dma        14336                       # Number of read requests responded to by this memory
system.acctest.elem_matrix1_spm.num_reads::.acctest.elem_matrix1.system.acctest.elem_matrix1       770048                       # Number of read requests responded to by this memory
system.acctest.elem_matrix1_spm.num_reads::.acctest.elem_matrix1_dma        16384                       # Number of read requests responded to by this memory
system.acctest.elem_matrix1_spm.num_reads::total       800768                       # Number of read requests responded to by this memory
system.acctest.elem_matrix1_spm.num_writes::.acctest.elem_matrix1.system.acctest.elem_matrix1       507904                       # Number of write requests responded to by this memory
system.acctest.elem_matrix1_spm.num_writes::.acctest.elem_matrix1_dma        63488                       # Number of write requests responded to by this memory
system.acctest.elem_matrix1_spm.num_writes::total       571392                       # Number of write requests responded to by this memory
system.acctest.elem_matrix1_spm.bw_read::.acctest.elem_matrix0_dma    126995776                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_read::.acctest.elem_matrix1.system.acctest.elem_matrix1    852685923                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_read::.acctest.elem_matrix1_dma    145138029                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_read::total   1124819728                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_write::.acctest.elem_matrix1.system.acctest.elem_matrix1    562409864                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_write::.acctest.elem_matrix1_dma    562409864                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_write::total   1124819728                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_total::.acctest.elem_matrix0_dma    126995776                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_total::.acctest.elem_matrix1.system.acctest.elem_matrix1   1415095787                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_total::.acctest.elem_matrix1_dma    707547894                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_total::total   2249639456                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED   7224795000                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED   7224795000                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED   7224795000                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED   7224795000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED   7224795000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED   7224795000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED   7224795000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED   7224795000                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED   7224795000                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED   7224795000                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED   7224795000                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst        11136                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         1024                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total        12160                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst        11136                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total        11136                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst          174                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           16                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total          190                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst      3082766                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data       283473                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total        3366238                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst      3082766                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total      3082766                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst      3082766                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data       283473                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total       3366238                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED   7224795000                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED   7224795000                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED   7224795000                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED   7224795000                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED   7224795000                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED   7224795000                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED   7224795000                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED   7224795000                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED   7224795000                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED   7224795000                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED   7224795000                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED   7224795000                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED   7224795000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED   7224795000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma      3211264                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix1_dma      1048576                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix2_dma      1572864                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix3_dma      1048576                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          29248                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            6910528                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        20032                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma      1048576                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix1_dma       524288                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix3_dma       524288                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2117184                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma        50176                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix1_dma        16384                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix2_dma        24576                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix3_dma        16384                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             457                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              107977                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          313                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma        16384                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix1_dma         8192                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix3_dma         8192                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              33081                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma    888970430                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix1_dma    290276059                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix2_dma    435414088                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix3_dma    290276059                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           8096689                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1913033326                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        5545435                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma    290276059                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix1_dma    145138029                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix3_dma    145138029                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            586097553                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        5545435                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   1179246489                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix1_dma    435414088                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix2_dma    435414088                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix3_dma    435414088                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          8096689                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           2499130879                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       313.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples     66488.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix1_dma::samples     24576.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix2_dma::samples     24499.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix3_dma::samples     24576.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       452.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000641014500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          351                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          351                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              199505                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              34513                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      107976                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      33081                       # Number of write requests accepted
system.mem_ctrls.readBursts                    107976                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    33081                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    153                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              6703                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              6740                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              6740                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              6730                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              6747                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              6739                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              6699                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              6746                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              6745                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              6738                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             6738                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             6767                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             6762                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             6751                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             6745                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             6733                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              2064                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              2073                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              2074                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              2089                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              2077                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              2082                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              2068                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              2069                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              2063                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              2070                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             2062                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             2071                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             2059                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             2054                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             2055                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             2061                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       3.39                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.11                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   3349495680                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  539115000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              6179849430                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     31064.76                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                57314.76                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                        50                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   100412                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   30623                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.13                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                92.57                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                107976                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                33081                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     491                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    5342                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     796                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     499                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                   89461                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    3975                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    3641                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    3589                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                      28                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    305                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    898                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   1979                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   3406                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   3124                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   2079                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   1493                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   1821                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   1864                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   1592                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   1253                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   1088                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    970                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    819                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    752                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    751                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    710                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    688                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    391                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    370                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    363                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    307                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    292                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    270                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    258                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    259                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    250                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    236                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    236                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    222                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    226                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    265                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    290                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    287                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    267                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    273                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    245                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    212                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    226                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    208                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    211                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    239                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    225                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    236                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    259                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                     93                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                     88                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                     71                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    114                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         9887                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    912.364114                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   801.034814                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   275.381716                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          418      4.23%      4.23% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          368      3.72%      7.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          171      1.73%      9.68% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          126      1.27%     10.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          152      1.54%     12.49% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          144      1.46%     13.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          138      1.40%     15.34% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          209      2.11%     17.46% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         8161     82.54%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         9887                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          351                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     307.207977                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1251.334474                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255           317     90.31%     90.31% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-1023            5      1.42%     91.74% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1279           10      2.85%     94.59% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-2047            2      0.57%     95.16% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2303            2      0.57%     95.73% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2816-3071            1      0.28%     96.01% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3327            3      0.85%     96.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3840-4095            1      0.28%     97.15% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4351            2      0.57%     97.72% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5375            2      0.57%     98.29% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::7168-7423            1      0.28%     98.58% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8192-8447            4      1.14%     99.72% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::9216-9471            1      0.28%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           351                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          351                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      94.276353                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     48.981668                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    172.503716                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31            199     56.70%     56.70% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63            32      9.12%     65.81% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-95            40     11.40%     77.21% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-127           29      8.26%     85.47% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-159            4      1.14%     86.61% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-191            6      1.71%     88.32% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-223            3      0.85%     89.17% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::224-255            8      2.28%     91.45% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::256-287            7      1.99%     93.45% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::288-319            7      1.99%     95.44% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::320-351            2      0.57%     96.01% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::352-383            3      0.85%     96.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::384-415            1      0.28%     97.15% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::672-703            1      0.28%     97.44% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023            4      1.14%     98.58% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055            5      1.42%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           351                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                6900672                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    9792                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 2117824                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 6910464                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              2117184                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1910.30                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       586.27                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1913.02                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    586.10                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        19.50                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    14.92                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    4.58                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    3612310625                       # Total gap between requests
system.mem_ctrls.avgGap                      25608.87                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma      3206656                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix1_dma      1048576                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix2_dma      1567936                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix3_dma      1048576                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        28928                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        21696                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma      1047552                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix1_dma       524288                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix3_dma       524288                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 887694803.144429326057                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix1_dma 290276058.891871511936                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix2_dma 434049875.902829647064                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix3_dma 290276058.891871511936                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 8008104.163765010424                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 6006078.122823758051                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 289992586.178109943867                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix1_dma 145138029.445935755968                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix3_dma 145138029.445935755968                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma        50176                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix1_dma        16384                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix2_dma        24576                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix3_dma        16384                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          456                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          313                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma        16384                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix1_dma         8192                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix3_dma         8192                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma   2810658280                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix1_dma    956282155                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix2_dma   1431664315                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix3_dma    957069820                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     24174860                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  29881042140                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma  38229960495                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix1_dma   4578513375                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix3_dma  11693115000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     56015.99                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix1_dma     58366.83                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix2_dma     58254.57                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix3_dma     58414.91                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     53015.04                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  95466588.31                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma   2333371.61                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix1_dma    558900.56                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix3_dma   1427382.20                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.00                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy                    0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy                    0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy                   0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy                0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy                0                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy                0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy                  0                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower                 0                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   1510843570                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    195510000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   1907953430                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED   7224795000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 276                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           138                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     9414658.514493                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    3323472.187289                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          138    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value      2101250                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value     16767625                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             138                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON      5925572125                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED   1299222875                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   7224795000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       540475                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           540475                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       540475                       # number of overall hits
system.cpu.icache.overall_hits::total          540475                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          174                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            174                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          174                       # number of overall misses
system.cpu.icache.overall_misses::total           174                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst      7551875                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      7551875                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst      7551875                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      7551875                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       540649                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       540649                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       540649                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       540649                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000322                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000322                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000322                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000322                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43401.580460                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43401.580460                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43401.580460                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43401.580460                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst          174                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          174                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          174                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          174                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst      7279625                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      7279625                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst      7279625                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      7279625                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000322                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000322                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000322                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000322                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41836.925287                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41836.925287                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41836.925287                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41836.925287                       # average overall mshr miss latency
system.cpu.icache.replacements                     24                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       540475                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          540475                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          174                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           174                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst      7551875                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      7551875                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       540649                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       540649                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000322                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000322                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43401.580460                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43401.580460                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          174                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          174                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst      7279625                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      7279625                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000322                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000322                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41836.925287                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41836.925287                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   7224795000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           316.392613                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             2118459                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               344                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           6158.311047                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   316.392613                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.617954                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.617954                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          320                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          316                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.625000                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           1081472                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          1081472                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED   7224795000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED   7224795000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   7224795000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       115039                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           115039                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       115039                       # number of overall hits
system.cpu.dcache.overall_hits::total          115039                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          697                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            697                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          697                       # number of overall misses
system.cpu.dcache.overall_misses::total           697                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     58884000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     58884000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     58884000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     58884000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       115736                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       115736                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       115736                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       115736                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.006022                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.006022                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.006022                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.006022                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 84482.065997                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 84482.065997                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 84482.065997                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 84482.065997                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          308                       # number of writebacks
system.cpu.dcache.writebacks::total               308                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          225                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          225                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          225                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          225                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          472                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          472                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          472                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          472                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         3375                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         3375                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     39793875                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     39793875                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     39793875                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     39793875                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data      7070625                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total      7070625                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.004078                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.004078                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.004078                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.004078                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 84309.057203                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 84309.057203                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 84309.057203                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 84309.057203                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data         2095                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total         2095                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                    471                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data        69927                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           69927                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          276                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           276                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     22843125                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     22843125                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data        70203                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total        70203                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.003931                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.003931                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 82764.945652                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 82764.945652                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           20                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           20                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          256                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          256                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          327                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          327                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     21133250                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     21133250                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data      7070625                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total      7070625                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.003647                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.003647                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 82551.757812                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 82551.757812                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21622.706422                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21622.706422                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data        45112                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          45112                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          421                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          421                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     36040875                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     36040875                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        45533                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        45533                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.009246                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.009246                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 85607.779097                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 85607.779097                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          205                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          205                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          216                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          216                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         3048                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         3048                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     18660625                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     18660625                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.004744                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.004744                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 86391.782407                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 86391.782407                       # average WriteReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_mshr_misses::.cpu.data       140288                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_misses::total       140288                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::.cpu.data   1458598250                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::total   1458598250                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::total          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::.cpu.data 10397.170464                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::total 10397.170464                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.InvalidateReq_mshr_hits::.cpu.data        56734                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_hits::total        56734                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_misses::.cpu.data        83554                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_misses::total        83554                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_miss_latency::.cpu.data   1435677401                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_latency::total   1435677401                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_mshr_miss_rate::total          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::.cpu.data 17182.629210                       # average InvalidateReq mshr miss latency
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::total 17182.629210                       # average InvalidateReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   7224795000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.606518                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              119181                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               985                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            120.995939                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   511.606518                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999231                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999231                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          509                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            4                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          136                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          366                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.994141                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1585721                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1585721                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED   7224795000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED   7224795000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
