Running: E:\software.engineer\ISE\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o E:/my_files/course/term8/FPGA/hws/hw4/CORDIC Files/CORDIC_tanh/testbench_isim_beh.exe -prj E:/my_files/course/term8/FPGA/hws/hw4/CORDIC Files/CORDIC_tanh/testbench_beh.prj work.testbench work.glbl 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Analyzing Verilog file "E:/my_files/course/term8/FPGA/hws/hw4/CORDIC Files/CORDIC_tanh/tanh_i_ROM.v" into library work
Analyzing Verilog file "E:/my_files/course/term8/FPGA/hws/hw4/CORDIC Files/CORDIC_tanh/CORDIC_tanh.v" into library work
Analyzing Verilog file "E:/my_files/course/term8/FPGA/hws/hw4/CORDIC Files/CORDIC_tanh/testbench.v" into library work
Analyzing Verilog file "E:/software.engineer/ISE/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Compiling module tanh_i_ROM
Compiling module CORDIC_tanh
Compiling module testbench
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 4 sub-compilation(s) to finish...
Compiled 4 Verilog Units
Built simulation executable E:/my_files/course/term8/FPGA/hws/hw4/CORDIC Files/CORDIC_tanh/testbench_isim_beh.exe
Fuse Memory Usage: 29080 KB
Fuse CPU Usage: 561 ms
