{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Info: Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 11.1 Build 216 11/23/2011 Service Pack 1 SJ Full Version " "Info: Version 11.1 Build 216 11/23/2011 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Sep 08 16:14:35 2015 " "Info: Processing started: Tue Sep 08 16:14:35 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off u8_test_fpu -c u8_test_fpu " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off u8_test_fpu -c u8_test_fpu" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/u8_test_fpu.vhd 2 1 " "Info (12021): Found 2 design units, including 1 entities, in source file src/u8_test_fpu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 u8_test_fpu-rtl " "Info (12022): Found design unit 1: u8_test_fpu-rtl" {  } { { "src/u8_test_fpu.vhd" "" { Text "F:/#my_altera/#new/u8_test_fpu/src/u8_test_fpu.vhd" 78 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 u8_test_fpu " "Info (12023): Found entity 1: u8_test_fpu" {  } { { "src/u8_test_fpu.vhd" "" { Text "F:/#my_altera/#new/u8_test_fpu/src/u8_test_fpu.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "u8_test_fpu " "Info (12127): Elaborating entity \"u8_test_fpu\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "SRAM_A u8_test_fpu.vhd(22) " "Warning (10541): VHDL Signal Declaration warning at u8_test_fpu.vhd(22): used implicit default value for signal \"SRAM_A\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "src/u8_test_fpu.vhd" "" { Text "F:/#my_altera/#new/u8_test_fpu/src/u8_test_fpu.vhd" 22 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "SRAM_WE_n u8_test_fpu.vhd(24) " "Warning (10541): VHDL Signal Declaration warning at u8_test_fpu.vhd(24): used implicit default value for signal \"SRAM_WE_n\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "src/u8_test_fpu.vhd" "" { Text "F:/#my_altera/#new/u8_test_fpu/src/u8_test_fpu.vhd" 24 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DRAM_A u8_test_fpu.vhd(26) " "Warning (10541): VHDL Signal Declaration warning at u8_test_fpu.vhd(26): used implicit default value for signal \"DRAM_A\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "src/u8_test_fpu.vhd" "" { Text "F:/#my_altera/#new/u8_test_fpu/src/u8_test_fpu.vhd" 26 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DRAM_BA u8_test_fpu.vhd(28) " "Warning (10541): VHDL Signal Declaration warning at u8_test_fpu.vhd(28): used implicit default value for signal \"DRAM_BA\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "src/u8_test_fpu.vhd" "" { Text "F:/#my_altera/#new/u8_test_fpu/src/u8_test_fpu.vhd" 28 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DRAM_CLK u8_test_fpu.vhd(29) " "Warning (10541): VHDL Signal Declaration warning at u8_test_fpu.vhd(29): used implicit default value for signal \"DRAM_CLK\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "src/u8_test_fpu.vhd" "" { Text "F:/#my_altera/#new/u8_test_fpu/src/u8_test_fpu.vhd" 29 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DRAM_WE_n u8_test_fpu.vhd(30) " "Warning (10541): VHDL Signal Declaration warning at u8_test_fpu.vhd(30): used implicit default value for signal \"DRAM_WE_n\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "src/u8_test_fpu.vhd" "" { Text "F:/#my_altera/#new/u8_test_fpu/src/u8_test_fpu.vhd" 30 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DRAM_CAS_n u8_test_fpu.vhd(31) " "Warning (10541): VHDL Signal Declaration warning at u8_test_fpu.vhd(31): used implicit default value for signal \"DRAM_CAS_n\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "src/u8_test_fpu.vhd" "" { Text "F:/#my_altera/#new/u8_test_fpu/src/u8_test_fpu.vhd" 31 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DRAM_RAS_n u8_test_fpu.vhd(32) " "Warning (10541): VHDL Signal Declaration warning at u8_test_fpu.vhd(32): used implicit default value for signal \"DRAM_RAS_n\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "src/u8_test_fpu.vhd" "" { Text "F:/#my_altera/#new/u8_test_fpu/src/u8_test_fpu.vhd" 32 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "NCSO u8_test_fpu.vhd(39) " "Warning (10541): VHDL Signal Declaration warning at u8_test_fpu.vhd(39): used implicit default value for signal \"NCSO\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "src/u8_test_fpu.vhd" "" { Text "F:/#my_altera/#new/u8_test_fpu/src/u8_test_fpu.vhd" 39 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DCLK u8_test_fpu.vhd(40) " "Warning (10541): VHDL Signal Declaration warning at u8_test_fpu.vhd(40): used implicit default value for signal \"DCLK\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "src/u8_test_fpu.vhd" "" { Text "F:/#my_altera/#new/u8_test_fpu/src/u8_test_fpu.vhd" 40 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ASDO u8_test_fpu.vhd(41) " "Warning (10541): VHDL Signal Declaration warning at u8_test_fpu.vhd(41): used implicit default value for signal \"ASDO\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "src/u8_test_fpu.vhd" "" { Text "F:/#my_altera/#new/u8_test_fpu/src/u8_test_fpu.vhd" 41 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "VS_XCS u8_test_fpu.vhd(43) " "Warning (10541): VHDL Signal Declaration warning at u8_test_fpu.vhd(43): used implicit default value for signal \"VS_XCS\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "src/u8_test_fpu.vhd" "" { Text "F:/#my_altera/#new/u8_test_fpu/src/u8_test_fpu.vhd" 43 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "VS_XDCS u8_test_fpu.vhd(44) " "Warning (10541): VHDL Signal Declaration warning at u8_test_fpu.vhd(44): used implicit default value for signal \"VS_XDCS\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "src/u8_test_fpu.vhd" "" { Text "F:/#my_altera/#new/u8_test_fpu/src/u8_test_fpu.vhd" 44 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "VGA_R u8_test_fpu.vhd(47) " "Warning (10541): VHDL Signal Declaration warning at u8_test_fpu.vhd(47): used implicit default value for signal \"VGA_R\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "src/u8_test_fpu.vhd" "" { Text "F:/#my_altera/#new/u8_test_fpu/src/u8_test_fpu.vhd" 47 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "VGA_G u8_test_fpu.vhd(48) " "Warning (10541): VHDL Signal Declaration warning at u8_test_fpu.vhd(48): used implicit default value for signal \"VGA_G\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "src/u8_test_fpu.vhd" "" { Text "F:/#my_altera/#new/u8_test_fpu/src/u8_test_fpu.vhd" 48 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "VGA_B u8_test_fpu.vhd(49) " "Warning (10541): VHDL Signal Declaration warning at u8_test_fpu.vhd(49): used implicit default value for signal \"VGA_B\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "src/u8_test_fpu.vhd" "" { Text "F:/#my_altera/#new/u8_test_fpu/src/u8_test_fpu.vhd" 49 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "VGA_VSYNC u8_test_fpu.vhd(50) " "Warning (10541): VHDL Signal Declaration warning at u8_test_fpu.vhd(50): used implicit default value for signal \"VGA_VSYNC\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "src/u8_test_fpu.vhd" "" { Text "F:/#my_altera/#new/u8_test_fpu/src/u8_test_fpu.vhd" 50 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "VGA_HSYNC u8_test_fpu.vhd(51) " "Warning (10541): VHDL Signal Declaration warning at u8_test_fpu.vhd(51): used implicit default value for signal \"VGA_HSYNC\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "src/u8_test_fpu.vhd" "" { Text "F:/#my_altera/#new/u8_test_fpu/src/u8_test_fpu.vhd" 51 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "RXD u8_test_fpu.vhd(64) " "Warning (10541): VHDL Signal Declaration warning at u8_test_fpu.vhd(64): used implicit default value for signal \"RXD\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "src/u8_test_fpu.vhd" "" { Text "F:/#my_altera/#new/u8_test_fpu/src/u8_test_fpu.vhd" 64 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "SD_CLK u8_test_fpu.vhd(67) " "Warning (10541): VHDL Signal Declaration warning at u8_test_fpu.vhd(67): used implicit default value for signal \"SD_CLK\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "src/u8_test_fpu.vhd" "" { Text "F:/#my_altera/#new/u8_test_fpu/src/u8_test_fpu.vhd" 67 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "SD_DAT3 u8_test_fpu.vhd(71) " "Warning (10541): VHDL Signal Declaration warning at u8_test_fpu.vhd(71): used implicit default value for signal \"SD_DAT3\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "src/u8_test_fpu.vhd" "" { Text "F:/#my_altera/#new/u8_test_fpu/src/u8_test_fpu.vhd" 71 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "SD_CMD u8_test_fpu.vhd(72) " "Warning (10541): VHDL Signal Declaration warning at u8_test_fpu.vhd(72): used implicit default value for signal \"SD_CMD\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "src/u8_test_fpu.vhd" "" { Text "F:/#my_altera/#new/u8_test_fpu/src/u8_test_fpu.vhd" 72 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "Warning (13039): The following bidir pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_D\[0\] " "Warning (13040): Bidir \"SRAM_D\[0\]\" has no driver" {  } { { "src/u8_test_fpu.vhd" "" { Text "F:/#my_altera/#new/u8_test_fpu/src/u8_test_fpu.vhd" 23 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_D\[1\] " "Warning (13040): Bidir \"SRAM_D\[1\]\" has no driver" {  } { { "src/u8_test_fpu.vhd" "" { Text "F:/#my_altera/#new/u8_test_fpu/src/u8_test_fpu.vhd" 23 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_D\[2\] " "Warning (13040): Bidir \"SRAM_D\[2\]\" has no driver" {  } { { "src/u8_test_fpu.vhd" "" { Text "F:/#my_altera/#new/u8_test_fpu/src/u8_test_fpu.vhd" 23 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_D\[3\] " "Warning (13040): Bidir \"SRAM_D\[3\]\" has no driver" {  } { { "src/u8_test_fpu.vhd" "" { Text "F:/#my_altera/#new/u8_test_fpu/src/u8_test_fpu.vhd" 23 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_D\[4\] " "Warning (13040): Bidir \"SRAM_D\[4\]\" has no driver" {  } { { "src/u8_test_fpu.vhd" "" { Text "F:/#my_altera/#new/u8_test_fpu/src/u8_test_fpu.vhd" 23 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_D\[5\] " "Warning (13040): Bidir \"SRAM_D\[5\]\" has no driver" {  } { { "src/u8_test_fpu.vhd" "" { Text "F:/#my_altera/#new/u8_test_fpu/src/u8_test_fpu.vhd" 23 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_D\[6\] " "Warning (13040): Bidir \"SRAM_D\[6\]\" has no driver" {  } { { "src/u8_test_fpu.vhd" "" { Text "F:/#my_altera/#new/u8_test_fpu/src/u8_test_fpu.vhd" 23 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_D\[7\] " "Warning (13040): Bidir \"SRAM_D\[7\]\" has no driver" {  } { { "src/u8_test_fpu.vhd" "" { Text "F:/#my_altera/#new/u8_test_fpu/src/u8_test_fpu.vhd" 23 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_D\[0\] " "Warning (13040): Bidir \"DRAM_D\[0\]\" has no driver" {  } { { "src/u8_test_fpu.vhd" "" { Text "F:/#my_altera/#new/u8_test_fpu/src/u8_test_fpu.vhd" 27 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_D\[1\] " "Warning (13040): Bidir \"DRAM_D\[1\]\" has no driver" {  } { { "src/u8_test_fpu.vhd" "" { Text "F:/#my_altera/#new/u8_test_fpu/src/u8_test_fpu.vhd" 27 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_D\[2\] " "Warning (13040): Bidir \"DRAM_D\[2\]\" has no driver" {  } { { "src/u8_test_fpu.vhd" "" { Text "F:/#my_altera/#new/u8_test_fpu/src/u8_test_fpu.vhd" 27 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_D\[3\] " "Warning (13040): Bidir \"DRAM_D\[3\]\" has no driver" {  } { { "src/u8_test_fpu.vhd" "" { Text "F:/#my_altera/#new/u8_test_fpu/src/u8_test_fpu.vhd" 27 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_D\[4\] " "Warning (13040): Bidir \"DRAM_D\[4\]\" has no driver" {  } { { "src/u8_test_fpu.vhd" "" { Text "F:/#my_altera/#new/u8_test_fpu/src/u8_test_fpu.vhd" 27 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_D\[5\] " "Warning (13040): Bidir \"DRAM_D\[5\]\" has no driver" {  } { { "src/u8_test_fpu.vhd" "" { Text "F:/#my_altera/#new/u8_test_fpu/src/u8_test_fpu.vhd" 27 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_D\[6\] " "Warning (13040): Bidir \"DRAM_D\[6\]\" has no driver" {  } { { "src/u8_test_fpu.vhd" "" { Text "F:/#my_altera/#new/u8_test_fpu/src/u8_test_fpu.vhd" 27 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_D\[7\] " "Warning (13040): Bidir \"DRAM_D\[7\]\" has no driver" {  } { { "src/u8_test_fpu.vhd" "" { Text "F:/#my_altera/#new/u8_test_fpu/src/u8_test_fpu.vhd" 27 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "RTC_SCL " "Warning (13040): Bidir \"RTC_SCL\" has no driver" {  } { { "src/u8_test_fpu.vhd" "" { Text "F:/#my_altera/#new/u8_test_fpu/src/u8_test_fpu.vhd" 35 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "RTC_SDA " "Warning (13040): Bidir \"RTC_SDA\" has no driver" {  } { { "src/u8_test_fpu.vhd" "" { Text "F:/#my_altera/#new/u8_test_fpu/src/u8_test_fpu.vhd" 36 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO " "Warning (13040): Bidir \"GPIO\" has no driver" {  } { { "src/u8_test_fpu.vhd" "" { Text "F:/#my_altera/#new/u8_test_fpu/src/u8_test_fpu.vhd" 55 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PS2_KBCLK " "Warning (13040): Bidir \"PS2_KBCLK\" has no driver" {  } { { "src/u8_test_fpu.vhd" "" { Text "F:/#my_altera/#new/u8_test_fpu/src/u8_test_fpu.vhd" 57 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PS2_KBDAT " "Warning (13040): Bidir \"PS2_KBDAT\" has no driver" {  } { { "src/u8_test_fpu.vhd" "" { Text "F:/#my_altera/#new/u8_test_fpu/src/u8_test_fpu.vhd" 58 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PS2_MSCLK " "Warning (13040): Bidir \"PS2_MSCLK\" has no driver" {  } { { "src/u8_test_fpu.vhd" "" { Text "F:/#my_altera/#new/u8_test_fpu/src/u8_test_fpu.vhd" 60 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PS2_MSDAT " "Warning (13040): Bidir \"PS2_MSDAT\" has no driver" {  } { { "src/u8_test_fpu.vhd" "" { Text "F:/#my_altera/#new/u8_test_fpu/src/u8_test_fpu.vhd" 61 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1}  } {  } 0 13039 "The following bidir pins have no drivers" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Warning (13024): Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_A\[0\] GND " "Warning (13410): Pin \"SRAM_A\[0\]\" is stuck at GND" {  } { { "src/u8_test_fpu.vhd" "" { Text "F:/#my_altera/#new/u8_test_fpu/src/u8_test_fpu.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_A\[1\] GND " "Warning (13410): Pin \"SRAM_A\[1\]\" is stuck at GND" {  } { { "src/u8_test_fpu.vhd" "" { Text "F:/#my_altera/#new/u8_test_fpu/src/u8_test_fpu.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_A\[2\] GND " "Warning (13410): Pin \"SRAM_A\[2\]\" is stuck at GND" {  } { { "src/u8_test_fpu.vhd" "" { Text "F:/#my_altera/#new/u8_test_fpu/src/u8_test_fpu.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_A\[3\] GND " "Warning (13410): Pin \"SRAM_A\[3\]\" is stuck at GND" {  } { { "src/u8_test_fpu.vhd" "" { Text "F:/#my_altera/#new/u8_test_fpu/src/u8_test_fpu.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_A\[4\] GND " "Warning (13410): Pin \"SRAM_A\[4\]\" is stuck at GND" {  } { { "src/u8_test_fpu.vhd" "" { Text "F:/#my_altera/#new/u8_test_fpu/src/u8_test_fpu.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_A\[5\] GND " "Warning (13410): Pin \"SRAM_A\[5\]\" is stuck at GND" {  } { { "src/u8_test_fpu.vhd" "" { Text "F:/#my_altera/#new/u8_test_fpu/src/u8_test_fpu.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_A\[6\] GND " "Warning (13410): Pin \"SRAM_A\[6\]\" is stuck at GND" {  } { { "src/u8_test_fpu.vhd" "" { Text "F:/#my_altera/#new/u8_test_fpu/src/u8_test_fpu.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_A\[7\] GND " "Warning (13410): Pin \"SRAM_A\[7\]\" is stuck at GND" {  } { { "src/u8_test_fpu.vhd" "" { Text "F:/#my_altera/#new/u8_test_fpu/src/u8_test_fpu.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_A\[8\] GND " "Warning (13410): Pin \"SRAM_A\[8\]\" is stuck at GND" {  } { { "src/u8_test_fpu.vhd" "" { Text "F:/#my_altera/#new/u8_test_fpu/src/u8_test_fpu.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_A\[9\] GND " "Warning (13410): Pin \"SRAM_A\[9\]\" is stuck at GND" {  } { { "src/u8_test_fpu.vhd" "" { Text "F:/#my_altera/#new/u8_test_fpu/src/u8_test_fpu.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_A\[10\] GND " "Warning (13410): Pin \"SRAM_A\[10\]\" is stuck at GND" {  } { { "src/u8_test_fpu.vhd" "" { Text "F:/#my_altera/#new/u8_test_fpu/src/u8_test_fpu.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_A\[11\] GND " "Warning (13410): Pin \"SRAM_A\[11\]\" is stuck at GND" {  } { { "src/u8_test_fpu.vhd" "" { Text "F:/#my_altera/#new/u8_test_fpu/src/u8_test_fpu.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_A\[12\] GND " "Warning (13410): Pin \"SRAM_A\[12\]\" is stuck at GND" {  } { { "src/u8_test_fpu.vhd" "" { Text "F:/#my_altera/#new/u8_test_fpu/src/u8_test_fpu.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_A\[13\] GND " "Warning (13410): Pin \"SRAM_A\[13\]\" is stuck at GND" {  } { { "src/u8_test_fpu.vhd" "" { Text "F:/#my_altera/#new/u8_test_fpu/src/u8_test_fpu.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_A\[14\] GND " "Warning (13410): Pin \"SRAM_A\[14\]\" is stuck at GND" {  } { { "src/u8_test_fpu.vhd" "" { Text "F:/#my_altera/#new/u8_test_fpu/src/u8_test_fpu.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_A\[15\] GND " "Warning (13410): Pin \"SRAM_A\[15\]\" is stuck at GND" {  } { { "src/u8_test_fpu.vhd" "" { Text "F:/#my_altera/#new/u8_test_fpu/src/u8_test_fpu.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_A\[16\] GND " "Warning (13410): Pin \"SRAM_A\[16\]\" is stuck at GND" {  } { { "src/u8_test_fpu.vhd" "" { Text "F:/#my_altera/#new/u8_test_fpu/src/u8_test_fpu.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_A\[17\] GND " "Warning (13410): Pin \"SRAM_A\[17\]\" is stuck at GND" {  } { { "src/u8_test_fpu.vhd" "" { Text "F:/#my_altera/#new/u8_test_fpu/src/u8_test_fpu.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_A\[18\] GND " "Warning (13410): Pin \"SRAM_A\[18\]\" is stuck at GND" {  } { { "src/u8_test_fpu.vhd" "" { Text "F:/#my_altera/#new/u8_test_fpu/src/u8_test_fpu.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_A\[19\] GND " "Warning (13410): Pin \"SRAM_A\[19\]\" is stuck at GND" {  } { { "src/u8_test_fpu.vhd" "" { Text "F:/#my_altera/#new/u8_test_fpu/src/u8_test_fpu.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_WE_n GND " "Warning (13410): Pin \"SRAM_WE_n\" is stuck at GND" {  } { { "src/u8_test_fpu.vhd" "" { Text "F:/#my_altera/#new/u8_test_fpu/src/u8_test_fpu.vhd" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_A\[0\] GND " "Warning (13410): Pin \"DRAM_A\[0\]\" is stuck at GND" {  } { { "src/u8_test_fpu.vhd" "" { Text "F:/#my_altera/#new/u8_test_fpu/src/u8_test_fpu.vhd" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_A\[1\] GND " "Warning (13410): Pin \"DRAM_A\[1\]\" is stuck at GND" {  } { { "src/u8_test_fpu.vhd" "" { Text "F:/#my_altera/#new/u8_test_fpu/src/u8_test_fpu.vhd" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_A\[2\] GND " "Warning (13410): Pin \"DRAM_A\[2\]\" is stuck at GND" {  } { { "src/u8_test_fpu.vhd" "" { Text "F:/#my_altera/#new/u8_test_fpu/src/u8_test_fpu.vhd" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_A\[3\] GND " "Warning (13410): Pin \"DRAM_A\[3\]\" is stuck at GND" {  } { { "src/u8_test_fpu.vhd" "" { Text "F:/#my_altera/#new/u8_test_fpu/src/u8_test_fpu.vhd" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_A\[4\] GND " "Warning (13410): Pin \"DRAM_A\[4\]\" is stuck at GND" {  } { { "src/u8_test_fpu.vhd" "" { Text "F:/#my_altera/#new/u8_test_fpu/src/u8_test_fpu.vhd" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_A\[5\] GND " "Warning (13410): Pin \"DRAM_A\[5\]\" is stuck at GND" {  } { { "src/u8_test_fpu.vhd" "" { Text "F:/#my_altera/#new/u8_test_fpu/src/u8_test_fpu.vhd" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_A\[6\] GND " "Warning (13410): Pin \"DRAM_A\[6\]\" is stuck at GND" {  } { { "src/u8_test_fpu.vhd" "" { Text "F:/#my_altera/#new/u8_test_fpu/src/u8_test_fpu.vhd" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_A\[7\] GND " "Warning (13410): Pin \"DRAM_A\[7\]\" is stuck at GND" {  } { { "src/u8_test_fpu.vhd" "" { Text "F:/#my_altera/#new/u8_test_fpu/src/u8_test_fpu.vhd" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_A\[8\] GND " "Warning (13410): Pin \"DRAM_A\[8\]\" is stuck at GND" {  } { { "src/u8_test_fpu.vhd" "" { Text "F:/#my_altera/#new/u8_test_fpu/src/u8_test_fpu.vhd" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_A\[9\] GND " "Warning (13410): Pin \"DRAM_A\[9\]\" is stuck at GND" {  } { { "src/u8_test_fpu.vhd" "" { Text "F:/#my_altera/#new/u8_test_fpu/src/u8_test_fpu.vhd" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_A\[10\] GND " "Warning (13410): Pin \"DRAM_A\[10\]\" is stuck at GND" {  } { { "src/u8_test_fpu.vhd" "" { Text "F:/#my_altera/#new/u8_test_fpu/src/u8_test_fpu.vhd" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_A\[11\] GND " "Warning (13410): Pin \"DRAM_A\[11\]\" is stuck at GND" {  } { { "src/u8_test_fpu.vhd" "" { Text "F:/#my_altera/#new/u8_test_fpu/src/u8_test_fpu.vhd" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_A\[12\] GND " "Warning (13410): Pin \"DRAM_A\[12\]\" is stuck at GND" {  } { { "src/u8_test_fpu.vhd" "" { Text "F:/#my_altera/#new/u8_test_fpu/src/u8_test_fpu.vhd" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_BA\[0\] GND " "Warning (13410): Pin \"DRAM_BA\[0\]\" is stuck at GND" {  } { { "src/u8_test_fpu.vhd" "" { Text "F:/#my_altera/#new/u8_test_fpu/src/u8_test_fpu.vhd" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_BA\[1\] GND " "Warning (13410): Pin \"DRAM_BA\[1\]\" is stuck at GND" {  } { { "src/u8_test_fpu.vhd" "" { Text "F:/#my_altera/#new/u8_test_fpu/src/u8_test_fpu.vhd" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CLK GND " "Warning (13410): Pin \"DRAM_CLK\" is stuck at GND" {  } { { "src/u8_test_fpu.vhd" "" { Text "F:/#my_altera/#new/u8_test_fpu/src/u8_test_fpu.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_WE_n GND " "Warning (13410): Pin \"DRAM_WE_n\" is stuck at GND" {  } { { "src/u8_test_fpu.vhd" "" { Text "F:/#my_altera/#new/u8_test_fpu/src/u8_test_fpu.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CAS_n GND " "Warning (13410): Pin \"DRAM_CAS_n\" is stuck at GND" {  } { { "src/u8_test_fpu.vhd" "" { Text "F:/#my_altera/#new/u8_test_fpu/src/u8_test_fpu.vhd" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_RAS_n GND " "Warning (13410): Pin \"DRAM_RAS_n\" is stuck at GND" {  } { { "src/u8_test_fpu.vhd" "" { Text "F:/#my_altera/#new/u8_test_fpu/src/u8_test_fpu.vhd" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "NCSO GND " "Warning (13410): Pin \"NCSO\" is stuck at GND" {  } { { "src/u8_test_fpu.vhd" "" { Text "F:/#my_altera/#new/u8_test_fpu/src/u8_test_fpu.vhd" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "DCLK GND " "Warning (13410): Pin \"DCLK\" is stuck at GND" {  } { { "src/u8_test_fpu.vhd" "" { Text "F:/#my_altera/#new/u8_test_fpu/src/u8_test_fpu.vhd" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "ASDO GND " "Warning (13410): Pin \"ASDO\" is stuck at GND" {  } { { "src/u8_test_fpu.vhd" "" { Text "F:/#my_altera/#new/u8_test_fpu/src/u8_test_fpu.vhd" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "VS_XCS GND " "Warning (13410): Pin \"VS_XCS\" is stuck at GND" {  } { { "src/u8_test_fpu.vhd" "" { Text "F:/#my_altera/#new/u8_test_fpu/src/u8_test_fpu.vhd" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "VS_XDCS GND " "Warning (13410): Pin \"VS_XDCS\" is stuck at GND" {  } { { "src/u8_test_fpu.vhd" "" { Text "F:/#my_altera/#new/u8_test_fpu/src/u8_test_fpu.vhd" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[0\] GND " "Warning (13410): Pin \"VGA_R\[0\]\" is stuck at GND" {  } { { "src/u8_test_fpu.vhd" "" { Text "F:/#my_altera/#new/u8_test_fpu/src/u8_test_fpu.vhd" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[1\] GND " "Warning (13410): Pin \"VGA_R\[1\]\" is stuck at GND" {  } { { "src/u8_test_fpu.vhd" "" { Text "F:/#my_altera/#new/u8_test_fpu/src/u8_test_fpu.vhd" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[2\] GND " "Warning (13410): Pin \"VGA_R\[2\]\" is stuck at GND" {  } { { "src/u8_test_fpu.vhd" "" { Text "F:/#my_altera/#new/u8_test_fpu/src/u8_test_fpu.vhd" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[0\] GND " "Warning (13410): Pin \"VGA_G\[0\]\" is stuck at GND" {  } { { "src/u8_test_fpu.vhd" "" { Text "F:/#my_altera/#new/u8_test_fpu/src/u8_test_fpu.vhd" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[1\] GND " "Warning (13410): Pin \"VGA_G\[1\]\" is stuck at GND" {  } { { "src/u8_test_fpu.vhd" "" { Text "F:/#my_altera/#new/u8_test_fpu/src/u8_test_fpu.vhd" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[2\] GND " "Warning (13410): Pin \"VGA_G\[2\]\" is stuck at GND" {  } { { "src/u8_test_fpu.vhd" "" { Text "F:/#my_altera/#new/u8_test_fpu/src/u8_test_fpu.vhd" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[0\] GND " "Warning (13410): Pin \"VGA_B\[0\]\" is stuck at GND" {  } { { "src/u8_test_fpu.vhd" "" { Text "F:/#my_altera/#new/u8_test_fpu/src/u8_test_fpu.vhd" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[1\] GND " "Warning (13410): Pin \"VGA_B\[1\]\" is stuck at GND" {  } { { "src/u8_test_fpu.vhd" "" { Text "F:/#my_altera/#new/u8_test_fpu/src/u8_test_fpu.vhd" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[2\] GND " "Warning (13410): Pin \"VGA_B\[2\]\" is stuck at GND" {  } { { "src/u8_test_fpu.vhd" "" { Text "F:/#my_altera/#new/u8_test_fpu/src/u8_test_fpu.vhd" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_VSYNC GND " "Warning (13410): Pin \"VGA_VSYNC\" is stuck at GND" {  } { { "src/u8_test_fpu.vhd" "" { Text "F:/#my_altera/#new/u8_test_fpu/src/u8_test_fpu.vhd" 50 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_HSYNC GND " "Warning (13410): Pin \"VGA_HSYNC\" is stuck at GND" {  } { { "src/u8_test_fpu.vhd" "" { Text "F:/#my_altera/#new/u8_test_fpu/src/u8_test_fpu.vhd" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "RXD GND " "Warning (13410): Pin \"RXD\" is stuck at GND" {  } { { "src/u8_test_fpu.vhd" "" { Text "F:/#my_altera/#new/u8_test_fpu/src/u8_test_fpu.vhd" 64 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "SD_CLK GND " "Warning (13410): Pin \"SD_CLK\" is stuck at GND" {  } { { "src/u8_test_fpu.vhd" "" { Text "F:/#my_altera/#new/u8_test_fpu/src/u8_test_fpu.vhd" 67 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "SD_DAT3 GND " "Warning (13410): Pin \"SD_DAT3\" is stuck at GND" {  } { { "src/u8_test_fpu.vhd" "" { Text "F:/#my_altera/#new/u8_test_fpu/src/u8_test_fpu.vhd" 71 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "SD_CMD GND " "Warning (13410): Pin \"SD_CMD\" is stuck at GND" {  } { { "src/u8_test_fpu.vhd" "" { Text "F:/#my_altera/#new/u8_test_fpu/src/u8_test_fpu.vhd" 72 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Info (16010): Generating hard_block partition \"hard_block:auto_generated_inst\"" {  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "12 " "Warning (21074): Design contains 12 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLK_50MHZ " "Warning (15610): No output dependent on input pin \"CLK_50MHZ\"" {  } { { "src/u8_test_fpu.vhd" "" { Text "F:/#my_altera/#new/u8_test_fpu/src/u8_test_fpu.vhd" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RTC_INT_n " "Warning (15610): No output dependent on input pin \"RTC_INT_n\"" {  } { { "src/u8_test_fpu.vhd" "" { Text "F:/#my_altera/#new/u8_test_fpu/src/u8_test_fpu.vhd" 34 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DATA0 " "Warning (15610): No output dependent on input pin \"DATA0\"" {  } { { "src/u8_test_fpu.vhd" "" { Text "F:/#my_altera/#new/u8_test_fpu/src/u8_test_fpu.vhd" 38 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "VS_DREQ " "Warning (15610): No output dependent on input pin \"VS_DREQ\"" {  } { { "src/u8_test_fpu.vhd" "" { Text "F:/#my_altera/#new/u8_test_fpu/src/u8_test_fpu.vhd" 45 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RST_n " "Warning (15610): No output dependent on input pin \"RST_n\"" {  } { { "src/u8_test_fpu.vhd" "" { Text "F:/#my_altera/#new/u8_test_fpu/src/u8_test_fpu.vhd" 53 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPI " "Warning (15610): No output dependent on input pin \"GPI\"" {  } { { "src/u8_test_fpu.vhd" "" { Text "F:/#my_altera/#new/u8_test_fpu/src/u8_test_fpu.vhd" 54 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TXD " "Warning (15610): No output dependent on input pin \"TXD\"" {  } { { "src/u8_test_fpu.vhd" "" { Text "F:/#my_altera/#new/u8_test_fpu/src/u8_test_fpu.vhd" 63 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CBUS4 " "Warning (15610): No output dependent on input pin \"CBUS4\"" {  } { { "src/u8_test_fpu.vhd" "" { Text "F:/#my_altera/#new/u8_test_fpu/src/u8_test_fpu.vhd" 65 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SD_DAT0 " "Warning (15610): No output dependent on input pin \"SD_DAT0\"" {  } { { "src/u8_test_fpu.vhd" "" { Text "F:/#my_altera/#new/u8_test_fpu/src/u8_test_fpu.vhd" 68 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SD_DAT1 " "Warning (15610): No output dependent on input pin \"SD_DAT1\"" {  } { { "src/u8_test_fpu.vhd" "" { Text "F:/#my_altera/#new/u8_test_fpu/src/u8_test_fpu.vhd" 69 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SD_DAT2 " "Warning (15610): No output dependent on input pin \"SD_DAT2\"" {  } { { "src/u8_test_fpu.vhd" "" { Text "F:/#my_altera/#new/u8_test_fpu/src/u8_test_fpu.vhd" 70 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SD_PROT " "Warning (15610): No output dependent on input pin \"SD_PROT\"" {  } { { "src/u8_test_fpu.vhd" "" { Text "F:/#my_altera/#new/u8_test_fpu/src/u8_test_fpu.vhd" 73 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "95 " "Info (21057): Implemented 95 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "12 " "Info (21058): Implemented 12 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "60 " "Info (21059): Implemented 60 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_BIDIRS" "23 " "Info (21060): Implemented 23 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "" 0 -1}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 120 s Quartus II 32-bit " "Info: Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 120 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "271 " "Info: Peak virtual memory: 271 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Sep 08 16:14:37 2015 " "Info: Processing ended: Tue Sep 08 16:14:37 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
