module vertical_counter(input logic clk,
								input logic new_line,
								output logic [9:0] count);
	initial begin
		count = 10'd0;
	end
	
	always @(posedge clk) begin
	
		count <= count + 10'd1;
		new_line <= 0;
		if(count == 10'd639) begin
			count <= 10'd0;
			new_line <= 1;
			end
		end

endmodule