{
  "module_name": "dce_12_0_offset.h",
  "hash_id": "f311b2617f1217a0973bccd1dc5d9bcbd3691fef20282e93e196faefd733ade9",
  "original_prompt": "Ingested from linux-6.6.14/drivers/gpu/drm/amd/include/asic_reg/dce/dce_12_0_offset.h",
  "human_readable_source": " \n#ifndef _dce_12_0_OFFSET_HEADER\n#define _dce_12_0_OFFSET_HEADER\n\n\n\n\n\n#define mmdispdec_VGA_MEM_WRITE_PAGE_ADDR                                                              0x0012\n#define mmdispdec_VGA_MEM_WRITE_PAGE_ADDR_BASE_IDX                                                     0\n\n\n\n\n#define mmdispdec_VGA_MEM_READ_PAGE_ADDR                                                               0x0014\n#define mmdispdec_VGA_MEM_READ_PAGE_ADDR_BASE_IDX                                                      0\n\n\n\n\n#define mmDC_PERFMON0_PERFCOUNTER_CNTL                                                                 0x0020\n#define mmDC_PERFMON0_PERFCOUNTER_CNTL_BASE_IDX                                                        2\n#define mmDC_PERFMON0_PERFCOUNTER_CNTL2                                                                0x0021\n#define mmDC_PERFMON0_PERFCOUNTER_CNTL2_BASE_IDX                                                       2\n#define mmDC_PERFMON0_PERFCOUNTER_STATE                                                                0x0022\n#define mmDC_PERFMON0_PERFCOUNTER_STATE_BASE_IDX                                                       2\n#define mmDC_PERFMON0_PERFMON_CNTL                                                                     0x0023\n#define mmDC_PERFMON0_PERFMON_CNTL_BASE_IDX                                                            2\n#define mmDC_PERFMON0_PERFMON_CNTL2                                                                    0x0024\n#define mmDC_PERFMON0_PERFMON_CNTL2_BASE_IDX                                                           2\n#define mmDC_PERFMON0_PERFMON_CVALUE_INT_MISC                                                          0x0025\n#define mmDC_PERFMON0_PERFMON_CVALUE_INT_MISC_BASE_IDX                                                 2\n#define mmDC_PERFMON0_PERFMON_CVALUE_LOW                                                               0x0026\n#define mmDC_PERFMON0_PERFMON_CVALUE_LOW_BASE_IDX                                                      2\n#define mmDC_PERFMON0_PERFMON_HI                                                                       0x0027\n#define mmDC_PERFMON0_PERFMON_HI_BASE_IDX                                                              2\n#define mmDC_PERFMON0_PERFMON_LOW                                                                      0x0028\n#define mmDC_PERFMON0_PERFMON_LOW_BASE_IDX                                                             2\n\n\n\n\n#define mmDC_PERFMON13_PERFCOUNTER_CNTL                                                                0x002c\n#define mmDC_PERFMON13_PERFCOUNTER_CNTL_BASE_IDX                                                       2\n#define mmDC_PERFMON13_PERFCOUNTER_CNTL2                                                               0x002d\n#define mmDC_PERFMON13_PERFCOUNTER_CNTL2_BASE_IDX                                                      2\n#define mmDC_PERFMON13_PERFCOUNTER_STATE                                                               0x002e\n#define mmDC_PERFMON13_PERFCOUNTER_STATE_BASE_IDX                                                      2\n#define mmDC_PERFMON13_PERFMON_CNTL                                                                    0x002f\n#define mmDC_PERFMON13_PERFMON_CNTL_BASE_IDX                                                           2\n#define mmDC_PERFMON13_PERFMON_CNTL2                                                                   0x0030\n#define mmDC_PERFMON13_PERFMON_CNTL2_BASE_IDX                                                          2\n#define mmDC_PERFMON13_PERFMON_CVALUE_INT_MISC                                                         0x0031\n#define mmDC_PERFMON13_PERFMON_CVALUE_INT_MISC_BASE_IDX                                                2\n#define mmDC_PERFMON13_PERFMON_CVALUE_LOW                                                              0x0032\n#define mmDC_PERFMON13_PERFMON_CVALUE_LOW_BASE_IDX                                                     2\n#define mmDC_PERFMON13_PERFMON_HI                                                                      0x0033\n#define mmDC_PERFMON13_PERFMON_HI_BASE_IDX                                                             2\n#define mmDC_PERFMON13_PERFMON_LOW                                                                     0x0034\n#define mmDC_PERFMON13_PERFMON_LOW_BASE_IDX                                                            2\n\n\n\n\n#define mmPPLL_VREG_CFG                                                                                0x0038\n#define mmPPLL_VREG_CFG_BASE_IDX                                                                       2\n#define mmPPLL_MODE_CNTL                                                                               0x0039\n#define mmPPLL_MODE_CNTL_BASE_IDX                                                                      2\n#define mmPPLL_FREQ_CTRL0                                                                              0x003a\n#define mmPPLL_FREQ_CTRL0_BASE_IDX                                                                     2\n#define mmPPLL_FREQ_CTRL1                                                                              0x003b\n#define mmPPLL_FREQ_CTRL1_BASE_IDX                                                                     2\n#define mmPPLL_FREQ_CTRL2                                                                              0x003c\n#define mmPPLL_FREQ_CTRL2_BASE_IDX                                                                     2\n#define mmPPLL_FREQ_CTRL3                                                                              0x003d\n#define mmPPLL_FREQ_CTRL3_BASE_IDX                                                                     2\n#define mmPPLL_BW_CTRL_COARSE                                                                          0x003e\n#define mmPPLL_BW_CTRL_COARSE_BASE_IDX                                                                 2\n#define mmPPLL_BW_CTRL_FINE                                                                            0x0040\n#define mmPPLL_BW_CTRL_FINE_BASE_IDX                                                                   2\n#define mmPPLL_CAL_CTRL                                                                                0x0041\n#define mmPPLL_CAL_CTRL_BASE_IDX                                                                       2\n#define mmPPLL_LOOP_CTRL                                                                               0x0042\n#define mmPPLL_LOOP_CTRL_BASE_IDX                                                                      2\n#define mmPPLL_REFCLK_CNTL                                                                             0x0050\n#define mmPPLL_REFCLK_CNTL_BASE_IDX                                                                    2\n#define mmPPLL_CLKOUT_CNTL                                                                             0x0051\n#define mmPPLL_CLKOUT_CNTL_BASE_IDX                                                                    2\n#define mmPPLL_DFT_CNTL                                                                                0x0052\n#define mmPPLL_DFT_CNTL_BASE_IDX                                                                       2\n#define mmPPLL_ANALOG_CNTL                                                                             0x0053\n#define mmPPLL_ANALOG_CNTL_BASE_IDX                                                                    2\n#define mmPPLL_POSTDIV                                                                                 0x0054\n#define mmPPLL_POSTDIV_BASE_IDX                                                                        2\n#define mmPPLL_OBSERVE0                                                                                0x0059\n#define mmPPLL_OBSERVE0_BASE_IDX                                                                       2\n#define mmPPLL_OBSERVE1                                                                                0x005a\n#define mmPPLL_OBSERVE1_BASE_IDX                                                                       2\n#define mmPPLL_UPDATE_CNTL                                                                             0x005c\n#define mmPPLL_UPDATE_CNTL_BASE_IDX                                                                    2\n#define mmPPLL_OBSERVE0_OUT                                                                            0x005d\n#define mmPPLL_OBSERVE0_OUT_BASE_IDX                                                                   2\n\n\n\n\n#define mmPLL_MACRO_CNTL_RESERVED0                                                                     0x0038\n#define mmPLL_MACRO_CNTL_RESERVED0_BASE_IDX                                                            2\n#define mmPLL_MACRO_CNTL_RESERVED1                                                                     0x0039\n#define mmPLL_MACRO_CNTL_RESERVED1_BASE_IDX                                                            2\n#define mmPLL_MACRO_CNTL_RESERVED2                                                                     0x003a\n#define mmPLL_MACRO_CNTL_RESERVED2_BASE_IDX                                                            2\n#define mmPLL_MACRO_CNTL_RESERVED3                                                                     0x003b\n#define mmPLL_MACRO_CNTL_RESERVED3_BASE_IDX                                                            2\n#define mmPLL_MACRO_CNTL_RESERVED4                                                                     0x003c\n#define mmPLL_MACRO_CNTL_RESERVED4_BASE_IDX                                                            2\n#define mmPLL_MACRO_CNTL_RESERVED5                                                                     0x003d\n#define mmPLL_MACRO_CNTL_RESERVED5_BASE_IDX                                                            2\n#define mmPLL_MACRO_CNTL_RESERVED6                                                                     0x003e\n#define mmPLL_MACRO_CNTL_RESERVED6_BASE_IDX                                                            2\n#define mmPLL_MACRO_CNTL_RESERVED7                                                                     0x003f\n#define mmPLL_MACRO_CNTL_RESERVED7_BASE_IDX                                                            2\n#define mmPLL_MACRO_CNTL_RESERVED8                                                                     0x0040\n#define mmPLL_MACRO_CNTL_RESERVED8_BASE_IDX                                                            2\n#define mmPLL_MACRO_CNTL_RESERVED9                                                                     0x0041\n#define mmPLL_MACRO_CNTL_RESERVED9_BASE_IDX                                                            2\n#define mmPLL_MACRO_CNTL_RESERVED10                                                                    0x0042\n#define mmPLL_MACRO_CNTL_RESERVED10_BASE_IDX                                                           2\n#define mmPLL_MACRO_CNTL_RESERVED11                                                                    0x0043\n#define mmPLL_MACRO_CNTL_RESERVED11_BASE_IDX                                                           2\n#define mmPLL_MACRO_CNTL_RESERVED12                                                                    0x0044\n#define mmPLL_MACRO_CNTL_RESERVED12_BASE_IDX                                                           2\n#define mmPLL_MACRO_CNTL_RESERVED13                                                                    0x0045\n#define mmPLL_MACRO_CNTL_RESERVED13_BASE_IDX                                                           2\n#define mmPLL_MACRO_CNTL_RESERVED14                                                                    0x0046\n#define mmPLL_MACRO_CNTL_RESERVED14_BASE_IDX                                                           2\n#define mmPLL_MACRO_CNTL_RESERVED15                                                                    0x0047\n#define mmPLL_MACRO_CNTL_RESERVED15_BASE_IDX                                                           2\n#define mmPLL_MACRO_CNTL_RESERVED16                                                                    0x0048\n#define mmPLL_MACRO_CNTL_RESERVED16_BASE_IDX                                                           2\n#define mmPLL_MACRO_CNTL_RESERVED17                                                                    0x0049\n#define mmPLL_MACRO_CNTL_RESERVED17_BASE_IDX                                                           2\n#define mmPLL_MACRO_CNTL_RESERVED18                                                                    0x004a\n#define mmPLL_MACRO_CNTL_RESERVED18_BASE_IDX                                                           2\n#define mmPLL_MACRO_CNTL_RESERVED19                                                                    0x004b\n#define mmPLL_MACRO_CNTL_RESERVED19_BASE_IDX                                                           2\n#define mmPLL_MACRO_CNTL_RESERVED20                                                                    0x004c\n#define mmPLL_MACRO_CNTL_RESERVED20_BASE_IDX                                                           2\n#define mmPLL_MACRO_CNTL_RESERVED21                                                                    0x004d\n#define mmPLL_MACRO_CNTL_RESERVED21_BASE_IDX                                                           2\n#define mmPLL_MACRO_CNTL_RESERVED22                                                                    0x004e\n#define mmPLL_MACRO_CNTL_RESERVED22_BASE_IDX                                                           2\n#define mmPLL_MACRO_CNTL_RESERVED23                                                                    0x004f\n#define mmPLL_MACRO_CNTL_RESERVED23_BASE_IDX                                                           2\n#define mmPLL_MACRO_CNTL_RESERVED24                                                                    0x0050\n#define mmPLL_MACRO_CNTL_RESERVED24_BASE_IDX                                                           2\n#define mmPLL_MACRO_CNTL_RESERVED25                                                                    0x0051\n#define mmPLL_MACRO_CNTL_RESERVED25_BASE_IDX                                                           2\n#define mmPLL_MACRO_CNTL_RESERVED26                                                                    0x0052\n#define mmPLL_MACRO_CNTL_RESERVED26_BASE_IDX                                                           2\n#define mmPLL_MACRO_CNTL_RESERVED27                                                                    0x0053\n#define mmPLL_MACRO_CNTL_RESERVED27_BASE_IDX                                                           2\n#define mmPLL_MACRO_CNTL_RESERVED28                                                                    0x0054\n#define mmPLL_MACRO_CNTL_RESERVED28_BASE_IDX                                                           2\n#define mmPLL_MACRO_CNTL_RESERVED29                                                                    0x0055\n#define mmPLL_MACRO_CNTL_RESERVED29_BASE_IDX                                                           2\n#define mmPLL_MACRO_CNTL_RESERVED30                                                                    0x0056\n#define mmPLL_MACRO_CNTL_RESERVED30_BASE_IDX                                                           2\n#define mmPLL_MACRO_CNTL_RESERVED31                                                                    0x0057\n#define mmPLL_MACRO_CNTL_RESERVED31_BASE_IDX                                                           2\n#define mmPLL_MACRO_CNTL_RESERVED32                                                                    0x0058\n#define mmPLL_MACRO_CNTL_RESERVED32_BASE_IDX                                                           2\n#define mmPLL_MACRO_CNTL_RESERVED33                                                                    0x0059\n#define mmPLL_MACRO_CNTL_RESERVED33_BASE_IDX                                                           2\n#define mmPLL_MACRO_CNTL_RESERVED34                                                                    0x005a\n#define mmPLL_MACRO_CNTL_RESERVED34_BASE_IDX                                                           2\n#define mmPLL_MACRO_CNTL_RESERVED35                                                                    0x005b\n#define mmPLL_MACRO_CNTL_RESERVED35_BASE_IDX                                                           2\n#define mmPLL_MACRO_CNTL_RESERVED36                                                                    0x005c\n#define mmPLL_MACRO_CNTL_RESERVED36_BASE_IDX                                                           2\n#define mmPLL_MACRO_CNTL_RESERVED37                                                                    0x005d\n#define mmPLL_MACRO_CNTL_RESERVED37_BASE_IDX                                                           2\n#define mmPLL_MACRO_CNTL_RESERVED38                                                                    0x005e\n#define mmPLL_MACRO_CNTL_RESERVED38_BASE_IDX                                                           2\n#define mmPLL_MACRO_CNTL_RESERVED39                                                                    0x005f\n#define mmPLL_MACRO_CNTL_RESERVED39_BASE_IDX                                                           2\n#define mmPLL_MACRO_CNTL_RESERVED40                                                                    0x0060\n#define mmPLL_MACRO_CNTL_RESERVED40_BASE_IDX                                                           2\n#define mmPLL_MACRO_CNTL_RESERVED41                                                                    0x0061\n#define mmPLL_MACRO_CNTL_RESERVED41_BASE_IDX                                                           2\n\n\n\n\n#define mmDC_PERFMON1_PERFCOUNTER_CNTL                                                                 0x0186\n#define mmDC_PERFMON1_PERFCOUNTER_CNTL_BASE_IDX                                                        2\n#define mmDC_PERFMON1_PERFCOUNTER_CNTL2                                                                0x0187\n#define mmDC_PERFMON1_PERFCOUNTER_CNTL2_BASE_IDX                                                       2\n#define mmDC_PERFMON1_PERFCOUNTER_STATE                                                                0x0188\n#define mmDC_PERFMON1_PERFCOUNTER_STATE_BASE_IDX                                                       2\n#define mmDC_PERFMON1_PERFMON_CNTL                                                                     0x0189\n#define mmDC_PERFMON1_PERFMON_CNTL_BASE_IDX                                                            2\n#define mmDC_PERFMON1_PERFMON_CNTL2                                                                    0x018a\n#define mmDC_PERFMON1_PERFMON_CNTL2_BASE_IDX                                                           2\n#define mmDC_PERFMON1_PERFMON_CVALUE_INT_MISC                                                          0x018b\n#define mmDC_PERFMON1_PERFMON_CVALUE_INT_MISC_BASE_IDX                                                 2\n#define mmDC_PERFMON1_PERFMON_CVALUE_LOW                                                               0x018c\n#define mmDC_PERFMON1_PERFMON_CVALUE_LOW_BASE_IDX                                                      2\n#define mmDC_PERFMON1_PERFMON_HI                                                                       0x018d\n#define mmDC_PERFMON1_PERFMON_HI_BASE_IDX                                                              2\n#define mmDC_PERFMON1_PERFMON_LOW                                                                      0x018e\n#define mmDC_PERFMON1_PERFMON_LOW_BASE_IDX                                                             2\n\n\n\n\n#define mmMCIF_WB0_MCIF_WB_BUFMGR_SW_CONTROL                                                           0x0272\n#define mmMCIF_WB0_MCIF_WB_BUFMGR_SW_CONTROL_BASE_IDX                                                  2\n#define mmMCIF_WB0_MCIF_WB_BUFMGR_CUR_LINE_R                                                           0x0273\n#define mmMCIF_WB0_MCIF_WB_BUFMGR_CUR_LINE_R_BASE_IDX                                                  2\n#define mmMCIF_WB0_MCIF_WB_BUFMGR_STATUS                                                               0x0274\n#define mmMCIF_WB0_MCIF_WB_BUFMGR_STATUS_BASE_IDX                                                      2\n#define mmMCIF_WB0_MCIF_WB_BUF_PITCH                                                                   0x0275\n#define mmMCIF_WB0_MCIF_WB_BUF_PITCH_BASE_IDX                                                          2\n#define mmMCIF_WB0_MCIF_WB_BUF_1_STATUS                                                                0x0276\n#define mmMCIF_WB0_MCIF_WB_BUF_1_STATUS_BASE_IDX                                                       2\n#define mmMCIF_WB0_MCIF_WB_BUF_1_STATUS2                                                               0x0277\n#define mmMCIF_WB0_MCIF_WB_BUF_1_STATUS2_BASE_IDX                                                      2\n#define mmMCIF_WB0_MCIF_WB_BUF_2_STATUS                                                                0x0278\n#define mmMCIF_WB0_MCIF_WB_BUF_2_STATUS_BASE_IDX                                                       2\n#define mmMCIF_WB0_MCIF_WB_BUF_2_STATUS2                                                               0x0279\n#define mmMCIF_WB0_MCIF_WB_BUF_2_STATUS2_BASE_IDX                                                      2\n#define mmMCIF_WB0_MCIF_WB_BUF_3_STATUS                                                                0x027a\n#define mmMCIF_WB0_MCIF_WB_BUF_3_STATUS_BASE_IDX                                                       2\n#define mmMCIF_WB0_MCIF_WB_BUF_3_STATUS2                                                               0x027b\n#define mmMCIF_WB0_MCIF_WB_BUF_3_STATUS2_BASE_IDX                                                      2\n#define mmMCIF_WB0_MCIF_WB_BUF_4_STATUS                                                                0x027c\n#define mmMCIF_WB0_MCIF_WB_BUF_4_STATUS_BASE_IDX                                                       2\n#define mmMCIF_WB0_MCIF_WB_BUF_4_STATUS2                                                               0x027d\n#define mmMCIF_WB0_MCIF_WB_BUF_4_STATUS2_BASE_IDX                                                      2\n#define mmMCIF_WB0_MCIF_WB_ARBITRATION_CONTROL                                                         0x027e\n#define mmMCIF_WB0_MCIF_WB_ARBITRATION_CONTROL_BASE_IDX                                                2\n#define mmMCIF_WB0_MCIF_WB_SCLK_CHANGE                                                                 0x027f\n#define mmMCIF_WB0_MCIF_WB_SCLK_CHANGE_BASE_IDX                                                        2\n#define mmMCIF_WB0_MCIF_WB_BUF_1_ADDR_Y                                                                0x0282\n#define mmMCIF_WB0_MCIF_WB_BUF_1_ADDR_Y_BASE_IDX                                                       2\n#define mmMCIF_WB0_MCIF_WB_BUF_1_ADDR_Y_OFFSET                                                         0x0283\n#define mmMCIF_WB0_MCIF_WB_BUF_1_ADDR_Y_OFFSET_BASE_IDX                                                2\n#define mmMCIF_WB0_MCIF_WB_BUF_1_ADDR_C                                                                0x0284\n#define mmMCIF_WB0_MCIF_WB_BUF_1_ADDR_C_BASE_IDX                                                       2\n#define mmMCIF_WB0_MCIF_WB_BUF_1_ADDR_C_OFFSET                                                         0x0285\n#define mmMCIF_WB0_MCIF_WB_BUF_1_ADDR_C_OFFSET_BASE_IDX                                                2\n#define mmMCIF_WB0_MCIF_WB_BUF_2_ADDR_Y                                                                0x0286\n#define mmMCIF_WB0_MCIF_WB_BUF_2_ADDR_Y_BASE_IDX                                                       2\n#define mmMCIF_WB0_MCIF_WB_BUF_2_ADDR_Y_OFFSET                                                         0x0287\n#define mmMCIF_WB0_MCIF_WB_BUF_2_ADDR_Y_OFFSET_BASE_IDX                                                2\n#define mmMCIF_WB0_MCIF_WB_BUF_2_ADDR_C                                                                0x0288\n#define mmMCIF_WB0_MCIF_WB_BUF_2_ADDR_C_BASE_IDX                                                       2\n#define mmMCIF_WB0_MCIF_WB_BUF_2_ADDR_C_OFFSET                                                         0x0289\n#define mmMCIF_WB0_MCIF_WB_BUF_2_ADDR_C_OFFSET_BASE_IDX                                                2\n#define mmMCIF_WB0_MCIF_WB_BUF_3_ADDR_Y                                                                0x028a\n#define mmMCIF_WB0_MCIF_WB_BUF_3_ADDR_Y_BASE_IDX                                                       2\n#define mmMCIF_WB0_MCIF_WB_BUF_3_ADDR_Y_OFFSET                                                         0x028b\n#define mmMCIF_WB0_MCIF_WB_BUF_3_ADDR_Y_OFFSET_BASE_IDX                                                2\n#define mmMCIF_WB0_MCIF_WB_BUF_3_ADDR_C                                                                0x028c\n#define mmMCIF_WB0_MCIF_WB_BUF_3_ADDR_C_BASE_IDX                                                       2\n#define mmMCIF_WB0_MCIF_WB_BUF_3_ADDR_C_OFFSET                                                         0x028d\n#define mmMCIF_WB0_MCIF_WB_BUF_3_ADDR_C_OFFSET_BASE_IDX                                                2\n#define mmMCIF_WB0_MCIF_WB_BUF_4_ADDR_Y                                                                0x028e\n#define mmMCIF_WB0_MCIF_WB_BUF_4_ADDR_Y_BASE_IDX                                                       2\n#define mmMCIF_WB0_MCIF_WB_BUF_4_ADDR_Y_OFFSET                                                         0x028f\n#define mmMCIF_WB0_MCIF_WB_BUF_4_ADDR_Y_OFFSET_BASE_IDX                                                2\n#define mmMCIF_WB0_MCIF_WB_BUF_4_ADDR_C                                                                0x0290\n#define mmMCIF_WB0_MCIF_WB_BUF_4_ADDR_C_BASE_IDX                                                       2\n#define mmMCIF_WB0_MCIF_WB_BUF_4_ADDR_C_OFFSET                                                         0x0291\n#define mmMCIF_WB0_MCIF_WB_BUF_4_ADDR_C_OFFSET_BASE_IDX                                                2\n#define mmMCIF_WB0_MCIF_WB_BUFMGR_VCE_CONTROL                                                          0x0292\n#define mmMCIF_WB0_MCIF_WB_BUFMGR_VCE_CONTROL_BASE_IDX                                                 2\n#define mmMCIF_WB0_MCIF_WB_NB_PSTATE_LATENCY_WATERMARK                                                 0x0293\n#define mmMCIF_WB0_MCIF_WB_NB_PSTATE_LATENCY_WATERMARK_BASE_IDX                                        2\n#define mmMCIF_WB0_MCIF_WB_NB_PSTATE_CONTROL                                                           0x0294\n#define mmMCIF_WB0_MCIF_WB_NB_PSTATE_CONTROL_BASE_IDX                                                  2\n#define mmMCIF_WB0_MCIF_WB_WATERMARK                                                                   0x0295\n#define mmMCIF_WB0_MCIF_WB_WATERMARK_BASE_IDX                                                          2\n#define mmMCIF_WB0_MCIF_WB_CLOCK_GATER_CONTROL                                                         0x0296\n#define mmMCIF_WB0_MCIF_WB_CLOCK_GATER_CONTROL_BASE_IDX                                                2\n#define mmMCIF_WB0_MCIF_WB_WARM_UP_CNTL                                                                0x0297\n#define mmMCIF_WB0_MCIF_WB_WARM_UP_CNTL_BASE_IDX                                                       2\n#define mmMCIF_WB0_MCIF_WB_SELF_REFRESH_CONTROL                                                        0x0298\n#define mmMCIF_WB0_MCIF_WB_SELF_REFRESH_CONTROL_BASE_IDX                                               2\n#define mmMCIF_WB0_MULTI_LEVEL_QOS_CTRL                                                                0x0299\n#define mmMCIF_WB0_MULTI_LEVEL_QOS_CTRL_BASE_IDX                                                       2\n#define mmMCIF_WB0_MCIF_WB_BUF_LUMA_SIZE                                                               0x029b\n#define mmMCIF_WB0_MCIF_WB_BUF_LUMA_SIZE_BASE_IDX                                                      2\n#define mmMCIF_WB0_MCIF_WB_BUF_CHROMA_SIZE                                                             0x029c\n#define mmMCIF_WB0_MCIF_WB_BUF_CHROMA_SIZE_BASE_IDX                                                    2\n\n\n\n\n#define mmMCIF_WB1_MCIF_WB_BUFMGR_SW_CONTROL                                                           0x02b2\n#define mmMCIF_WB1_MCIF_WB_BUFMGR_SW_CONTROL_BASE_IDX                                                  2\n#define mmMCIF_WB1_MCIF_WB_BUFMGR_CUR_LINE_R                                                           0x02b3\n#define mmMCIF_WB1_MCIF_WB_BUFMGR_CUR_LINE_R_BASE_IDX                                                  2\n#define mmMCIF_WB1_MCIF_WB_BUFMGR_STATUS                                                               0x02b4\n#define mmMCIF_WB1_MCIF_WB_BUFMGR_STATUS_BASE_IDX                                                      2\n#define mmMCIF_WB1_MCIF_WB_BUF_PITCH                                                                   0x02b5\n#define mmMCIF_WB1_MCIF_WB_BUF_PITCH_BASE_IDX                                                          2\n#define mmMCIF_WB1_MCIF_WB_BUF_1_STATUS                                                                0x02b6\n#define mmMCIF_WB1_MCIF_WB_BUF_1_STATUS_BASE_IDX                                                       2\n#define mmMCIF_WB1_MCIF_WB_BUF_1_STATUS2                                                               0x02b7\n#define mmMCIF_WB1_MCIF_WB_BUF_1_STATUS2_BASE_IDX                                                      2\n#define mmMCIF_WB1_MCIF_WB_BUF_2_STATUS                                                                0x02b8\n#define mmMCIF_WB1_MCIF_WB_BUF_2_STATUS_BASE_IDX                                                       2\n#define mmMCIF_WB1_MCIF_WB_BUF_2_STATUS2                                                               0x02b9\n#define mmMCIF_WB1_MCIF_WB_BUF_2_STATUS2_BASE_IDX                                                      2\n#define mmMCIF_WB1_MCIF_WB_BUF_3_STATUS                                                                0x02ba\n#define mmMCIF_WB1_MCIF_WB_BUF_3_STATUS_BASE_IDX                                                       2\n#define mmMCIF_WB1_MCIF_WB_BUF_3_STATUS2                                                               0x02bb\n#define mmMCIF_WB1_MCIF_WB_BUF_3_STATUS2_BASE_IDX                                                      2\n#define mmMCIF_WB1_MCIF_WB_BUF_4_STATUS                                                                0x02bc\n#define mmMCIF_WB1_MCIF_WB_BUF_4_STATUS_BASE_IDX                                                       2\n#define mmMCIF_WB1_MCIF_WB_BUF_4_STATUS2                                                               0x02bd\n#define mmMCIF_WB1_MCIF_WB_BUF_4_STATUS2_BASE_IDX                                                      2\n#define mmMCIF_WB1_MCIF_WB_ARBITRATION_CONTROL                                                         0x02be\n#define mmMCIF_WB1_MCIF_WB_ARBITRATION_CONTROL_BASE_IDX                                                2\n#define mmMCIF_WB1_MCIF_WB_SCLK_CHANGE                                                                 0x02bf\n#define mmMCIF_WB1_MCIF_WB_SCLK_CHANGE_BASE_IDX                                                        2\n#define mmMCIF_WB1_MCIF_WB_BUF_1_ADDR_Y                                                                0x02c2\n#define mmMCIF_WB1_MCIF_WB_BUF_1_ADDR_Y_BASE_IDX                                                       2\n#define mmMCIF_WB1_MCIF_WB_BUF_1_ADDR_Y_OFFSET                                                         0x02c3\n#define mmMCIF_WB1_MCIF_WB_BUF_1_ADDR_Y_OFFSET_BASE_IDX                                                2\n#define mmMCIF_WB1_MCIF_WB_BUF_1_ADDR_C                                                                0x02c4\n#define mmMCIF_WB1_MCIF_WB_BUF_1_ADDR_C_BASE_IDX                                                       2\n#define mmMCIF_WB1_MCIF_WB_BUF_1_ADDR_C_OFFSET                                                         0x02c5\n#define mmMCIF_WB1_MCIF_WB_BUF_1_ADDR_C_OFFSET_BASE_IDX                                                2\n#define mmMCIF_WB1_MCIF_WB_BUF_2_ADDR_Y                                                                0x02c6\n#define mmMCIF_WB1_MCIF_WB_BUF_2_ADDR_Y_BASE_IDX                                                       2\n#define mmMCIF_WB1_MCIF_WB_BUF_2_ADDR_Y_OFFSET                                                         0x02c7\n#define mmMCIF_WB1_MCIF_WB_BUF_2_ADDR_Y_OFFSET_BASE_IDX                                                2\n#define mmMCIF_WB1_MCIF_WB_BUF_2_ADDR_C                                                                0x02c8\n#define mmMCIF_WB1_MCIF_WB_BUF_2_ADDR_C_BASE_IDX                                                       2\n#define mmMCIF_WB1_MCIF_WB_BUF_2_ADDR_C_OFFSET                                                         0x02c9\n#define mmMCIF_WB1_MCIF_WB_BUF_2_ADDR_C_OFFSET_BASE_IDX                                                2\n#define mmMCIF_WB1_MCIF_WB_BUF_3_ADDR_Y                                                                0x02ca\n#define mmMCIF_WB1_MCIF_WB_BUF_3_ADDR_Y_BASE_IDX                                                       2\n#define mmMCIF_WB1_MCIF_WB_BUF_3_ADDR_Y_OFFSET                                                         0x02cb\n#define mmMCIF_WB1_MCIF_WB_BUF_3_ADDR_Y_OFFSET_BASE_IDX                                                2\n#define mmMCIF_WB1_MCIF_WB_BUF_3_ADDR_C                                                                0x02cc\n#define mmMCIF_WB1_MCIF_WB_BUF_3_ADDR_C_BASE_IDX                                                       2\n#define mmMCIF_WB1_MCIF_WB_BUF_3_ADDR_C_OFFSET                                                         0x02cd\n#define mmMCIF_WB1_MCIF_WB_BUF_3_ADDR_C_OFFSET_BASE_IDX                                                2\n#define mmMCIF_WB1_MCIF_WB_BUF_4_ADDR_Y                                                                0x02ce\n#define mmMCIF_WB1_MCIF_WB_BUF_4_ADDR_Y_BASE_IDX                                                       2\n#define mmMCIF_WB1_MCIF_WB_BUF_4_ADDR_Y_OFFSET                                                         0x02cf\n#define mmMCIF_WB1_MCIF_WB_BUF_4_ADDR_Y_OFFSET_BASE_IDX                                                2\n#define mmMCIF_WB1_MCIF_WB_BUF_4_ADDR_C                                                                0x02d0\n#define mmMCIF_WB1_MCIF_WB_BUF_4_ADDR_C_BASE_IDX                                                       2\n#define mmMCIF_WB1_MCIF_WB_BUF_4_ADDR_C_OFFSET                                                         0x02d1\n#define mmMCIF_WB1_MCIF_WB_BUF_4_ADDR_C_OFFSET_BASE_IDX                                                2\n#define mmMCIF_WB1_MCIF_WB_BUFMGR_VCE_CONTROL                                                          0x02d2\n#define mmMCIF_WB1_MCIF_WB_BUFMGR_VCE_CONTROL_BASE_IDX                                                 2\n#define mmMCIF_WB1_MCIF_WB_NB_PSTATE_LATENCY_WATERMARK                                                 0x02d3\n#define mmMCIF_WB1_MCIF_WB_NB_PSTATE_LATENCY_WATERMARK_BASE_IDX                                        2\n#define mmMCIF_WB1_MCIF_WB_NB_PSTATE_CONTROL                                                           0x02d4\n#define mmMCIF_WB1_MCIF_WB_NB_PSTATE_CONTROL_BASE_IDX                                                  2\n#define mmMCIF_WB1_MCIF_WB_WATERMARK                                                                   0x02d5\n#define mmMCIF_WB1_MCIF_WB_WATERMARK_BASE_IDX                                                          2\n#define mmMCIF_WB1_MCIF_WB_CLOCK_GATER_CONTROL                                                         0x02d6\n#define mmMCIF_WB1_MCIF_WB_CLOCK_GATER_CONTROL_BASE_IDX                                                2\n#define mmMCIF_WB1_MCIF_WB_WARM_UP_CNTL                                                                0x02d7\n#define mmMCIF_WB1_MCIF_WB_WARM_UP_CNTL_BASE_IDX                                                       2\n#define mmMCIF_WB1_MCIF_WB_SELF_REFRESH_CONTROL                                                        0x02d8\n#define mmMCIF_WB1_MCIF_WB_SELF_REFRESH_CONTROL_BASE_IDX                                               2\n#define mmMCIF_WB1_MULTI_LEVEL_QOS_CTRL                                                                0x02d9\n#define mmMCIF_WB1_MULTI_LEVEL_QOS_CTRL_BASE_IDX                                                       2\n#define mmMCIF_WB1_MCIF_WB_BUF_LUMA_SIZE                                                               0x02db\n#define mmMCIF_WB1_MCIF_WB_BUF_LUMA_SIZE_BASE_IDX                                                      2\n#define mmMCIF_WB1_MCIF_WB_BUF_CHROMA_SIZE                                                             0x02dc\n#define mmMCIF_WB1_MCIF_WB_BUF_CHROMA_SIZE_BASE_IDX                                                    2\n\n\n\n\n#define mmMCIF_WB2_MCIF_WB_BUFMGR_SW_CONTROL                                                           0x02f2\n#define mmMCIF_WB2_MCIF_WB_BUFMGR_SW_CONTROL_BASE_IDX                                                  2\n#define mmMCIF_WB2_MCIF_WB_BUFMGR_CUR_LINE_R                                                           0x02f3\n#define mmMCIF_WB2_MCIF_WB_BUFMGR_CUR_LINE_R_BASE_IDX                                                  2\n#define mmMCIF_WB2_MCIF_WB_BUFMGR_STATUS                                                               0x02f4\n#define mmMCIF_WB2_MCIF_WB_BUFMGR_STATUS_BASE_IDX                                                      2\n#define mmMCIF_WB2_MCIF_WB_BUF_PITCH                                                                   0x02f5\n#define mmMCIF_WB2_MCIF_WB_BUF_PITCH_BASE_IDX                                                          2\n#define mmMCIF_WB2_MCIF_WB_BUF_1_STATUS                                                                0x02f6\n#define mmMCIF_WB2_MCIF_WB_BUF_1_STATUS_BASE_IDX                                                       2\n#define mmMCIF_WB2_MCIF_WB_BUF_1_STATUS2                                                               0x02f7\n#define mmMCIF_WB2_MCIF_WB_BUF_1_STATUS2_BASE_IDX                                                      2\n#define mmMCIF_WB2_MCIF_WB_BUF_2_STATUS                                                                0x02f8\n#define mmMCIF_WB2_MCIF_WB_BUF_2_STATUS_BASE_IDX                                                       2\n#define mmMCIF_WB2_MCIF_WB_BUF_2_STATUS2                                                               0x02f9\n#define mmMCIF_WB2_MCIF_WB_BUF_2_STATUS2_BASE_IDX                                                      2\n#define mmMCIF_WB2_MCIF_WB_BUF_3_STATUS                                                                0x02fa\n#define mmMCIF_WB2_MCIF_WB_BUF_3_STATUS_BASE_IDX                                                       2\n#define mmMCIF_WB2_MCIF_WB_BUF_3_STATUS2                                                               0x02fb\n#define mmMCIF_WB2_MCIF_WB_BUF_3_STATUS2_BASE_IDX                                                      2\n#define mmMCIF_WB2_MCIF_WB_BUF_4_STATUS                                                                0x02fc\n#define mmMCIF_WB2_MCIF_WB_BUF_4_STATUS_BASE_IDX                                                       2\n#define mmMCIF_WB2_MCIF_WB_BUF_4_STATUS2                                                               0x02fd\n#define mmMCIF_WB2_MCIF_WB_BUF_4_STATUS2_BASE_IDX                                                      2\n#define mmMCIF_WB2_MCIF_WB_ARBITRATION_CONTROL                                                         0x02fe\n#define mmMCIF_WB2_MCIF_WB_ARBITRATION_CONTROL_BASE_IDX                                                2\n#define mmMCIF_WB2_MCIF_WB_SCLK_CHANGE                                                                 0x02ff\n#define mmMCIF_WB2_MCIF_WB_SCLK_CHANGE_BASE_IDX                                                        2\n#define mmMCIF_WB2_MCIF_WB_BUF_1_ADDR_Y                                                                0x0302\n#define mmMCIF_WB2_MCIF_WB_BUF_1_ADDR_Y_BASE_IDX                                                       2\n#define mmMCIF_WB2_MCIF_WB_BUF_1_ADDR_Y_OFFSET                                                         0x0303\n#define mmMCIF_WB2_MCIF_WB_BUF_1_ADDR_Y_OFFSET_BASE_IDX                                                2\n#define mmMCIF_WB2_MCIF_WB_BUF_1_ADDR_C                                                                0x0304\n#define mmMCIF_WB2_MCIF_WB_BUF_1_ADDR_C_BASE_IDX                                                       2\n#define mmMCIF_WB2_MCIF_WB_BUF_1_ADDR_C_OFFSET                                                         0x0305\n#define mmMCIF_WB2_MCIF_WB_BUF_1_ADDR_C_OFFSET_BASE_IDX                                                2\n#define mmMCIF_WB2_MCIF_WB_BUF_2_ADDR_Y                                                                0x0306\n#define mmMCIF_WB2_MCIF_WB_BUF_2_ADDR_Y_BASE_IDX                                                       2\n#define mmMCIF_WB2_MCIF_WB_BUF_2_ADDR_Y_OFFSET                                                         0x0307\n#define mmMCIF_WB2_MCIF_WB_BUF_2_ADDR_Y_OFFSET_BASE_IDX                                                2\n#define mmMCIF_WB2_MCIF_WB_BUF_2_ADDR_C                                                                0x0308\n#define mmMCIF_WB2_MCIF_WB_BUF_2_ADDR_C_BASE_IDX                                                       2\n#define mmMCIF_WB2_MCIF_WB_BUF_2_ADDR_C_OFFSET                                                         0x0309\n#define mmMCIF_WB2_MCIF_WB_BUF_2_ADDR_C_OFFSET_BASE_IDX                                                2\n#define mmMCIF_WB2_MCIF_WB_BUF_3_ADDR_Y                                                                0x030a\n#define mmMCIF_WB2_MCIF_WB_BUF_3_ADDR_Y_BASE_IDX                                                       2\n#define mmMCIF_WB2_MCIF_WB_BUF_3_ADDR_Y_OFFSET                                                         0x030b\n#define mmMCIF_WB2_MCIF_WB_BUF_3_ADDR_Y_OFFSET_BASE_IDX                                                2\n#define mmMCIF_WB2_MCIF_WB_BUF_3_ADDR_C                                                                0x030c\n#define mmMCIF_WB2_MCIF_WB_BUF_3_ADDR_C_BASE_IDX                                                       2\n#define mmMCIF_WB2_MCIF_WB_BUF_3_ADDR_C_OFFSET                                                         0x030d\n#define mmMCIF_WB2_MCIF_WB_BUF_3_ADDR_C_OFFSET_BASE_IDX                                                2\n#define mmMCIF_WB2_MCIF_WB_BUF_4_ADDR_Y                                                                0x030e\n#define mmMCIF_WB2_MCIF_WB_BUF_4_ADDR_Y_BASE_IDX                                                       2\n#define mmMCIF_WB2_MCIF_WB_BUF_4_ADDR_Y_OFFSET                                                         0x030f\n#define mmMCIF_WB2_MCIF_WB_BUF_4_ADDR_Y_OFFSET_BASE_IDX                                                2\n#define mmMCIF_WB2_MCIF_WB_BUF_4_ADDR_C                                                                0x0310\n#define mmMCIF_WB2_MCIF_WB_BUF_4_ADDR_C_BASE_IDX                                                       2\n#define mmMCIF_WB2_MCIF_WB_BUF_4_ADDR_C_OFFSET                                                         0x0311\n#define mmMCIF_WB2_MCIF_WB_BUF_4_ADDR_C_OFFSET_BASE_IDX                                                2\n#define mmMCIF_WB2_MCIF_WB_BUFMGR_VCE_CONTROL                                                          0x0312\n#define mmMCIF_WB2_MCIF_WB_BUFMGR_VCE_CONTROL_BASE_IDX                                                 2\n#define mmMCIF_WB2_MCIF_WB_NB_PSTATE_LATENCY_WATERMARK                                                 0x0313\n#define mmMCIF_WB2_MCIF_WB_NB_PSTATE_LATENCY_WATERMARK_BASE_IDX                                        2\n#define mmMCIF_WB2_MCIF_WB_NB_PSTATE_CONTROL                                                           0x0314\n#define mmMCIF_WB2_MCIF_WB_NB_PSTATE_CONTROL_BASE_IDX                                                  2\n#define mmMCIF_WB2_MCIF_WB_WATERMARK                                                                   0x0315\n#define mmMCIF_WB2_MCIF_WB_WATERMARK_BASE_IDX                                                          2\n#define mmMCIF_WB2_MCIF_WB_CLOCK_GATER_CONTROL                                                         0x0316\n#define mmMCIF_WB2_MCIF_WB_CLOCK_GATER_CONTROL_BASE_IDX                                                2\n#define mmMCIF_WB2_MCIF_WB_WARM_UP_CNTL                                                                0x0317\n#define mmMCIF_WB2_MCIF_WB_WARM_UP_CNTL_BASE_IDX                                                       2\n#define mmMCIF_WB2_MCIF_WB_SELF_REFRESH_CONTROL                                                        0x0318\n#define mmMCIF_WB2_MCIF_WB_SELF_REFRESH_CONTROL_BASE_IDX                                               2\n#define mmMCIF_WB2_MULTI_LEVEL_QOS_CTRL                                                                0x0319\n#define mmMCIF_WB2_MULTI_LEVEL_QOS_CTRL_BASE_IDX                                                       2\n#define mmMCIF_WB2_MCIF_WB_BUF_LUMA_SIZE                                                               0x031b\n#define mmMCIF_WB2_MCIF_WB_BUF_LUMA_SIZE_BASE_IDX                                                      2\n#define mmMCIF_WB2_MCIF_WB_BUF_CHROMA_SIZE                                                             0x031c\n#define mmMCIF_WB2_MCIF_WB_BUF_CHROMA_SIZE_BASE_IDX                                                    2\n\n\n\n\n#define mmCWB0_CWB_CTRL                                                                                0x0332\n#define mmCWB0_CWB_CTRL_BASE_IDX                                                                       2\n#define mmCWB0_CWB_FENCE_PAR0                                                                          0x0334\n#define mmCWB0_CWB_FENCE_PAR0_BASE_IDX                                                                 2\n#define mmCWB0_CWB_FENCE_PAR1                                                                          0x0335\n#define mmCWB0_CWB_FENCE_PAR1_BASE_IDX                                                                 2\n#define mmCWB0_CWB_CRC_CTRL                                                                            0x0339\n#define mmCWB0_CWB_CRC_CTRL_BASE_IDX                                                                   2\n#define mmCWB0_CWB_CRC_RED_GREEN_MASK                                                                  0x033a\n#define mmCWB0_CWB_CRC_RED_GREEN_MASK_BASE_IDX                                                         2\n#define mmCWB0_CWB_CRC_BLUE_MASK                                                                       0x033b\n#define mmCWB0_CWB_CRC_BLUE_MASK_BASE_IDX                                                              2\n#define mmCWB0_CWB_CRC_RED_GREEN_RESULT                                                                0x033c\n#define mmCWB0_CWB_CRC_RED_GREEN_RESULT_BASE_IDX                                                       2\n#define mmCWB0_CWB_CRC_BLUE_RESULT                                                                     0x033d\n#define mmCWB0_CWB_CRC_BLUE_RESULT_BASE_IDX                                                            2\n\n\n\n\n#define mmCWB1_CWB_CTRL                                                                                0x034a\n#define mmCWB1_CWB_CTRL_BASE_IDX                                                                       2\n#define mmCWB1_CWB_FENCE_PAR0                                                                          0x034c\n#define mmCWB1_CWB_FENCE_PAR0_BASE_IDX                                                                 2\n#define mmCWB1_CWB_FENCE_PAR1                                                                          0x034d\n#define mmCWB1_CWB_FENCE_PAR1_BASE_IDX                                                                 2\n#define mmCWB1_CWB_CRC_CTRL                                                                            0x0351\n#define mmCWB1_CWB_CRC_CTRL_BASE_IDX                                                                   2\n#define mmCWB1_CWB_CRC_RED_GREEN_MASK                                                                  0x0352\n#define mmCWB1_CWB_CRC_RED_GREEN_MASK_BASE_IDX                                                         2\n#define mmCWB1_CWB_CRC_BLUE_MASK                                                                       0x0353\n#define mmCWB1_CWB_CRC_BLUE_MASK_BASE_IDX                                                              2\n#define mmCWB1_CWB_CRC_RED_GREEN_RESULT                                                                0x0354\n#define mmCWB1_CWB_CRC_RED_GREEN_RESULT_BASE_IDX                                                       2\n#define mmCWB1_CWB_CRC_BLUE_RESULT                                                                     0x0355\n#define mmCWB1_CWB_CRC_BLUE_RESULT_BASE_IDX                                                            2\n\n\n\n\n#define mmDC_PERFMON9_PERFCOUNTER_CNTL                                                                 0x0362\n#define mmDC_PERFMON9_PERFCOUNTER_CNTL_BASE_IDX                                                        2\n#define mmDC_PERFMON9_PERFCOUNTER_CNTL2                                                                0x0363\n#define mmDC_PERFMON9_PERFCOUNTER_CNTL2_BASE_IDX                                                       2\n#define mmDC_PERFMON9_PERFCOUNTER_STATE                                                                0x0364\n#define mmDC_PERFMON9_PERFCOUNTER_STATE_BASE_IDX                                                       2\n#define mmDC_PERFMON9_PERFMON_CNTL                                                                     0x0365\n#define mmDC_PERFMON9_PERFMON_CNTL_BASE_IDX                                                            2\n#define mmDC_PERFMON9_PERFMON_CNTL2                                                                    0x0366\n#define mmDC_PERFMON9_PERFMON_CNTL2_BASE_IDX                                                           2\n#define mmDC_PERFMON9_PERFMON_CVALUE_INT_MISC                                                          0x0367\n#define mmDC_PERFMON9_PERFMON_CVALUE_INT_MISC_BASE_IDX                                                 2\n#define mmDC_PERFMON9_PERFMON_CVALUE_LOW                                                               0x0368\n#define mmDC_PERFMON9_PERFMON_CVALUE_LOW_BASE_IDX                                                      2\n#define mmDC_PERFMON9_PERFMON_HI                                                                       0x0369\n#define mmDC_PERFMON9_PERFMON_HI_BASE_IDX                                                              2\n#define mmDC_PERFMON9_PERFMON_LOW                                                                      0x036a\n#define mmDC_PERFMON9_PERFMON_LOW_BASE_IDX                                                             2\n\n\n\n\n#define mmVGA_MEM_WRITE_PAGE_ADDR                                                                      0x0000\n#define mmVGA_MEM_WRITE_PAGE_ADDR_BASE_IDX                                                             0\n#define mmVGA_MEM_READ_PAGE_ADDR                                                                       0x0001\n#define mmVGA_MEM_READ_PAGE_ADDR_BASE_IDX                                                              0\n#define mmVGA_RENDER_CONTROL                                                                           0x0000\n#define mmVGA_RENDER_CONTROL_BASE_IDX                                                                  1\n#define mmVGA_SEQUENCER_RESET_CONTROL                                                                  0x0001\n#define mmVGA_SEQUENCER_RESET_CONTROL_BASE_IDX                                                         1\n#define mmVGA_MODE_CONTROL                                                                             0x0002\n#define mmVGA_MODE_CONTROL_BASE_IDX                                                                    1\n#define mmVGA_SURFACE_PITCH_SELECT                                                                     0x0003\n#define mmVGA_SURFACE_PITCH_SELECT_BASE_IDX                                                            1\n#define mmVGA_MEMORY_BASE_ADDRESS                                                                      0x0004\n#define mmVGA_MEMORY_BASE_ADDRESS_BASE_IDX                                                             1\n#define mmVGA_DISPBUF1_SURFACE_ADDR                                                                    0x0006\n#define mmVGA_DISPBUF1_SURFACE_ADDR_BASE_IDX                                                           1\n#define mmVGA_DISPBUF2_SURFACE_ADDR                                                                    0x0008\n#define mmVGA_DISPBUF2_SURFACE_ADDR_BASE_IDX                                                           1\n#define mmVGA_MEMORY_BASE_ADDRESS_HIGH                                                                 0x0009\n#define mmVGA_MEMORY_BASE_ADDRESS_HIGH_BASE_IDX                                                        1\n#define mmVGA_HDP_CONTROL                                                                              0x000a\n#define mmVGA_HDP_CONTROL_BASE_IDX                                                                     1\n#define mmVGA_CACHE_CONTROL                                                                            0x000b\n#define mmVGA_CACHE_CONTROL_BASE_IDX                                                                   1\n#define mmD1VGA_CONTROL                                                                                0x000c\n#define mmD1VGA_CONTROL_BASE_IDX                                                                       1\n#define mmD2VGA_CONTROL                                                                                0x000e\n#define mmD2VGA_CONTROL_BASE_IDX                                                                       1\n#define mmVGA_STATUS                                                                                   0x0010\n#define mmVGA_STATUS_BASE_IDX                                                                          1\n#define mmVGA_INTERRUPT_CONTROL                                                                        0x0011\n#define mmVGA_INTERRUPT_CONTROL_BASE_IDX                                                               1\n#define mmVGA_STATUS_CLEAR                                                                             0x0012\n#define mmVGA_STATUS_CLEAR_BASE_IDX                                                                    1\n#define mmVGA_INTERRUPT_STATUS                                                                         0x0013\n#define mmVGA_INTERRUPT_STATUS_BASE_IDX                                                                1\n#define mmVGA_MAIN_CONTROL                                                                             0x0014\n#define mmVGA_MAIN_CONTROL_BASE_IDX                                                                    1\n#define mmVGA_TEST_CONTROL                                                                             0x0015\n#define mmVGA_TEST_CONTROL_BASE_IDX                                                                    1\n#define mmVGA_QOS_CTRL                                                                                 0x0018\n#define mmVGA_QOS_CTRL_BASE_IDX                                                                        1\n#define mmCRTC8_IDX                                                                                    0x002d\n#define mmCRTC8_IDX_BASE_IDX                                                                           1\n#define mmCRTC8_DATA                                                                                   0x002d\n#define mmCRTC8_DATA_BASE_IDX                                                                          1\n#define mmGENFC_WT                                                                                     0x002e\n#define mmGENFC_WT_BASE_IDX                                                                            1\n#define mmGENS1                                                                                        0x002e\n#define mmGENS1_BASE_IDX                                                                               1\n#define mmATTRDW                                                                                       0x0030\n#define mmATTRDW_BASE_IDX                                                                              1\n#define mmATTRX                                                                                        0x0030\n#define mmATTRX_BASE_IDX                                                                               1\n#define mmATTRDR                                                                                       0x0030\n#define mmATTRDR_BASE_IDX                                                                              1\n#define mmGENMO_WT                                                                                     0x0030\n#define mmGENMO_WT_BASE_IDX                                                                            1\n#define mmGENS0                                                                                        0x0030\n#define mmGENS0_BASE_IDX                                                                               1\n#define mmGENENB                                                                                       0x0030\n#define mmGENENB_BASE_IDX                                                                              1\n#define mmSEQ8_IDX                                                                                     0x0031\n#define mmSEQ8_IDX_BASE_IDX                                                                            1\n#define mmSEQ8_DATA                                                                                    0x0031\n#define mmSEQ8_DATA_BASE_IDX                                                                           1\n#define mmDAC_MASK                                                                                     0x0031\n#define mmDAC_MASK_BASE_IDX                                                                            1\n#define mmDAC_R_INDEX                                                                                  0x0031\n#define mmDAC_R_INDEX_BASE_IDX                                                                         1\n#define mmDAC_W_INDEX                                                                                  0x0032\n#define mmDAC_W_INDEX_BASE_IDX                                                                         1\n#define mmDAC_DATA                                                                                     0x0032\n#define mmDAC_DATA_BASE_IDX                                                                            1\n#define mmGENFC_RD                                                                                     0x0032\n#define mmGENFC_RD_BASE_IDX                                                                            1\n#define mmGENMO_RD                                                                                     0x0033\n#define mmGENMO_RD_BASE_IDX                                                                            1\n#define mmGRPH8_IDX                                                                                    0x0033\n#define mmGRPH8_IDX_BASE_IDX                                                                           1\n#define mmGRPH8_DATA                                                                                   0x0033\n#define mmGRPH8_DATA_BASE_IDX                                                                          1\n#define mmCRTC8_IDX_1                                                                                  0x0035\n#define mmCRTC8_IDX_1_BASE_IDX                                                                         1\n#define mmCRTC8_DATA_1                                                                                 0x0035\n#define mmCRTC8_DATA_1_BASE_IDX                                                                        1\n#define mmGENFC_WT_1                                                                                   0x0036\n#define mmGENFC_WT_1_BASE_IDX                                                                          1\n#define mmGENS1_1                                                                                      0x0036\n#define mmGENS1_1_BASE_IDX                                                                             1\n#define mmD3VGA_CONTROL                                                                                0x0038\n#define mmD3VGA_CONTROL_BASE_IDX                                                                       1\n#define mmD4VGA_CONTROL                                                                                0x0039\n#define mmD4VGA_CONTROL_BASE_IDX                                                                       1\n#define mmD5VGA_CONTROL                                                                                0x003a\n#define mmD5VGA_CONTROL_BASE_IDX                                                                       1\n#define mmD6VGA_CONTROL                                                                                0x003b\n#define mmD6VGA_CONTROL_BASE_IDX                                                                       1\n#define mmVGA_SOURCE_SELECT                                                                            0x003c\n#define mmVGA_SOURCE_SELECT_BASE_IDX                                                                   1\n#define mmPHYPLLA_PIXCLK_RESYNC_CNTL                                                                   0x0040\n#define mmPHYPLLA_PIXCLK_RESYNC_CNTL_BASE_IDX                                                          1\n#define mmPHYPLLB_PIXCLK_RESYNC_CNTL                                                                   0x0041\n#define mmPHYPLLB_PIXCLK_RESYNC_CNTL_BASE_IDX                                                          1\n#define mmPHYPLLC_PIXCLK_RESYNC_CNTL                                                                   0x0042\n#define mmPHYPLLC_PIXCLK_RESYNC_CNTL_BASE_IDX                                                          1\n#define mmPHYPLLD_PIXCLK_RESYNC_CNTL                                                                   0x0043\n#define mmPHYPLLD_PIXCLK_RESYNC_CNTL_BASE_IDX                                                          1\n#define mmDCFEV0_CRTC_PIXEL_RATE_CNTL                                                                  0x0044\n#define mmDCFEV0_CRTC_PIXEL_RATE_CNTL_BASE_IDX                                                         1\n#define mmDCFEV1_CRTC_PIXEL_RATE_CNTL                                                                  0x0045\n#define mmDCFEV1_CRTC_PIXEL_RATE_CNTL_BASE_IDX                                                         1\n#define mmSYMCLKLPA_CLOCK_ENABLE                                                                       0x0046\n#define mmSYMCLKLPA_CLOCK_ENABLE_BASE_IDX                                                              1\n#define mmSYMCLKLPB_CLOCK_ENABLE                                                                       0x0047\n#define mmSYMCLKLPB_CLOCK_ENABLE_BASE_IDX                                                              1\n#define mmDPREFCLK_CGTT_BLK_CTRL_REG                                                                   0x0048\n#define mmDPREFCLK_CGTT_BLK_CTRL_REG_BASE_IDX                                                          1\n#define mmREFCLK_CNTL                                                                                  0x0049\n#define mmREFCLK_CNTL_BASE_IDX                                                                         1\n#define mmMIPI_CLK_CNTL                                                                                0x004a\n#define mmMIPI_CLK_CNTL_BASE_IDX                                                                       1\n#define mmREFCLK_CGTT_BLK_CTRL_REG                                                                     0x004b\n#define mmREFCLK_CGTT_BLK_CTRL_REG_BASE_IDX                                                            1\n#define mmPHYPLLE_PIXCLK_RESYNC_CNTL                                                                   0x004c\n#define mmPHYPLLE_PIXCLK_RESYNC_CNTL_BASE_IDX                                                          1\n#define mmDCCG_PERFMON_CNTL2                                                                           0x004e\n#define mmDCCG_PERFMON_CNTL2_BASE_IDX                                                                  1\n#define mmDSICLK_CGTT_BLK_CTRL_REG                                                                     0x004f\n#define mmDSICLK_CGTT_BLK_CTRL_REG_BASE_IDX                                                            1\n#define mmDCCG_CBUS_WRCMD_DELAY                                                                        0x0050\n#define mmDCCG_CBUS_WRCMD_DELAY_BASE_IDX                                                               1\n#define mmDCCG_DS_DTO_INCR                                                                             0x0053\n#define mmDCCG_DS_DTO_INCR_BASE_IDX                                                                    1\n#define mmDCCG_DS_DTO_MODULO                                                                           0x0054\n#define mmDCCG_DS_DTO_MODULO_BASE_IDX                                                                  1\n#define mmDCCG_DS_CNTL                                                                                 0x0055\n#define mmDCCG_DS_CNTL_BASE_IDX                                                                        1\n#define mmDCCG_DS_HW_CAL_INTERVAL                                                                      0x0056\n#define mmDCCG_DS_HW_CAL_INTERVAL_BASE_IDX                                                             1\n#define mmSYMCLKG_CLOCK_ENABLE                                                                         0x0057\n#define mmSYMCLKG_CLOCK_ENABLE_BASE_IDX                                                                1\n#define mmDPREFCLK_CNTL                                                                                0x0058\n#define mmDPREFCLK_CNTL_BASE_IDX                                                                       1\n#define mmAOMCLK0_CNTL                                                                                 0x0059\n#define mmAOMCLK0_CNTL_BASE_IDX                                                                        1\n#define mmAOMCLK1_CNTL                                                                                 0x005a\n#define mmAOMCLK1_CNTL_BASE_IDX                                                                        1\n#define mmAOMCLK2_CNTL                                                                                 0x005b\n#define mmAOMCLK2_CNTL_BASE_IDX                                                                        1\n#define mmDCCG_AUDIO_DTO2_PHASE                                                                        0x005c\n#define mmDCCG_AUDIO_DTO2_PHASE_BASE_IDX                                                               1\n#define mmDCCG_AUDIO_DTO2_MODULO                                                                       0x005d\n#define mmDCCG_AUDIO_DTO2_MODULO_BASE_IDX                                                              1\n#define mmDCE_VERSION                                                                                  0x005e\n#define mmDCE_VERSION_BASE_IDX                                                                         1\n#define mmPHYPLLG_PIXCLK_RESYNC_CNTL                                                                   0x005f\n#define mmPHYPLLG_PIXCLK_RESYNC_CNTL_BASE_IDX                                                          1\n#define mmDCCG_GTC_CNTL                                                                                0x0060\n#define mmDCCG_GTC_CNTL_BASE_IDX                                                                       1\n#define mmDCCG_GTC_DTO_INCR                                                                            0x0061\n#define mmDCCG_GTC_DTO_INCR_BASE_IDX                                                                   1\n#define mmDCCG_GTC_DTO_MODULO                                                                          0x0062\n#define mmDCCG_GTC_DTO_MODULO_BASE_IDX                                                                 1\n#define mmDCCG_GTC_CURRENT                                                                             0x0063\n#define mmDCCG_GTC_CURRENT_BASE_IDX                                                                    1\n#define mmDENTIST_DISPCLK_CNTL                                                                         0x0064\n#define mmDENTIST_DISPCLK_CNTL_BASE_IDX                                                                1\n#define mmMIPI_DTO_CNTL                                                                                0x0065\n#define mmMIPI_DTO_CNTL_BASE_IDX                                                                       1\n#define mmMIPI_DTO_PHASE                                                                               0x0066\n#define mmMIPI_DTO_PHASE_BASE_IDX                                                                      1\n#define mmMIPI_DTO_MODULO                                                                              0x0067\n#define mmMIPI_DTO_MODULO_BASE_IDX                                                                     1\n#define mmDAC_CLK_ENABLE                                                                               0x0068\n#define mmDAC_CLK_ENABLE_BASE_IDX                                                                      1\n#define mmDVO_CLK_ENABLE                                                                               0x0069\n#define mmDVO_CLK_ENABLE_BASE_IDX                                                                      1\n#define mmAVSYNC_COUNTER_WRITE                                                                         0x006a\n#define mmAVSYNC_COUNTER_WRITE_BASE_IDX                                                                1\n#define mmAVSYNC_COUNTER_CONTROL                                                                       0x006b\n#define mmAVSYNC_COUNTER_CONTROL_BASE_IDX                                                              1\n#define mmDMCU_SMU_INTERRUPT_CNTL                                                                      0x006c\n#define mmDMCU_SMU_INTERRUPT_CNTL_BASE_IDX                                                             1\n#define mmSMU_CONTROL                                                                                  0x006d\n#define mmSMU_CONTROL_BASE_IDX                                                                         1\n#define mmSMU_INTERRUPT_CONTROL                                                                        0x006e\n#define mmSMU_INTERRUPT_CONTROL_BASE_IDX                                                               1\n#define mmAVSYNC_COUNTER_READ                                                                          0x006f\n#define mmAVSYNC_COUNTER_READ_BASE_IDX                                                                 1\n#define mmMILLISECOND_TIME_BASE_DIV                                                                    0x0070\n#define mmMILLISECOND_TIME_BASE_DIV_BASE_IDX                                                           1\n#define mmDISPCLK_FREQ_CHANGE_CNTL                                                                     0x0071\n#define mmDISPCLK_FREQ_CHANGE_CNTL_BASE_IDX                                                            1\n#define mmDC_MEM_GLOBAL_PWR_REQ_CNTL                                                                   0x0072\n#define mmDC_MEM_GLOBAL_PWR_REQ_CNTL_BASE_IDX                                                          1\n#define mmDCCG_PERFMON_CNTL                                                                            0x0073\n#define mmDCCG_PERFMON_CNTL_BASE_IDX                                                                   1\n#define mmDCCG_GATE_DISABLE_CNTL                                                                       0x0074\n#define mmDCCG_GATE_DISABLE_CNTL_BASE_IDX                                                              1\n#define mmDISPCLK_CGTT_BLK_CTRL_REG                                                                    0x0075\n#define mmDISPCLK_CGTT_BLK_CTRL_REG_BASE_IDX                                                           1\n#define mmSCLK_CGTT_BLK_CTRL_REG                                                                       0x0076\n#define mmSCLK_CGTT_BLK_CTRL_REG_BASE_IDX                                                              1\n#define mmDCCG_CAC_STATUS                                                                              0x0077\n#define mmDCCG_CAC_STATUS_BASE_IDX                                                                     1\n#define mmPIXCLK1_RESYNC_CNTL                                                                          0x0078\n#define mmPIXCLK1_RESYNC_CNTL_BASE_IDX                                                                 1\n#define mmPIXCLK2_RESYNC_CNTL                                                                          0x0079\n#define mmPIXCLK2_RESYNC_CNTL_BASE_IDX                                                                 1\n#define mmPIXCLK0_RESYNC_CNTL                                                                          0x007a\n#define mmPIXCLK0_RESYNC_CNTL_BASE_IDX                                                                 1\n#define mmMICROSECOND_TIME_BASE_DIV                                                                    0x007b\n#define mmMICROSECOND_TIME_BASE_DIV_BASE_IDX                                                           1\n#define mmDCCG_GATE_DISABLE_CNTL2                                                                      0x007c\n#define mmDCCG_GATE_DISABLE_CNTL2_BASE_IDX                                                             1\n#define mmSYMCLK_CGTT_BLK_CTRL_REG                                                                     0x007d\n#define mmSYMCLK_CGTT_BLK_CTRL_REG_BASE_IDX                                                            1\n#define mmPHYPLLF_PIXCLK_RESYNC_CNTL                                                                   0x007e\n#define mmPHYPLLF_PIXCLK_RESYNC_CNTL_BASE_IDX                                                          1\n#define mmDCCG_DISP_CNTL_REG                                                                           0x007f\n#define mmDCCG_DISP_CNTL_REG_BASE_IDX                                                                  1\n#define mmCRTC0_PIXEL_RATE_CNTL                                                                        0x0080\n#define mmCRTC0_PIXEL_RATE_CNTL_BASE_IDX                                                               1\n#define mmDP_DTO0_PHASE                                                                                0x0081\n#define mmDP_DTO0_PHASE_BASE_IDX                                                                       1\n#define mmDP_DTO0_MODULO                                                                               0x0082\n#define mmDP_DTO0_MODULO_BASE_IDX                                                                      1\n#define mmCRTC0_PHYPLL_PIXEL_RATE_CNTL                                                                 0x0083\n#define mmCRTC0_PHYPLL_PIXEL_RATE_CNTL_BASE_IDX                                                        1\n#define mmCRTC1_PIXEL_RATE_CNTL                                                                        0x0084\n#define mmCRTC1_PIXEL_RATE_CNTL_BASE_IDX                                                               1\n#define mmDP_DTO1_PHASE                                                                                0x0085\n#define mmDP_DTO1_PHASE_BASE_IDX                                                                       1\n#define mmDP_DTO1_MODULO                                                                               0x0086\n#define mmDP_DTO1_MODULO_BASE_IDX                                                                      1\n#define mmCRTC1_PHYPLL_PIXEL_RATE_CNTL                                                                 0x0087\n#define mmCRTC1_PHYPLL_PIXEL_RATE_CNTL_BASE_IDX                                                        1\n#define mmCRTC2_PIXEL_RATE_CNTL                                                                        0x0088\n#define mmCRTC2_PIXEL_RATE_CNTL_BASE_IDX                                                               1\n#define mmDP_DTO2_PHASE                                                                                0x0089\n#define mmDP_DTO2_PHASE_BASE_IDX                                                                       1\n#define mmDP_DTO2_MODULO                                                                               0x008a\n#define mmDP_DTO2_MODULO_BASE_IDX                                                                      1\n#define mmCRTC2_PHYPLL_PIXEL_RATE_CNTL                                                                 0x008b\n#define mmCRTC2_PHYPLL_PIXEL_RATE_CNTL_BASE_IDX                                                        1\n#define mmCRTC3_PIXEL_RATE_CNTL                                                                        0x008c\n#define mmCRTC3_PIXEL_RATE_CNTL_BASE_IDX                                                               1\n#define mmDP_DTO3_PHASE                                                                                0x008d\n#define mmDP_DTO3_PHASE_BASE_IDX                                                                       1\n#define mmDP_DTO3_MODULO                                                                               0x008e\n#define mmDP_DTO3_MODULO_BASE_IDX                                                                      1\n#define mmCRTC3_PHYPLL_PIXEL_RATE_CNTL                                                                 0x008f\n#define mmCRTC3_PHYPLL_PIXEL_RATE_CNTL_BASE_IDX                                                        1\n#define mmCRTC4_PIXEL_RATE_CNTL                                                                        0x0090\n#define mmCRTC4_PIXEL_RATE_CNTL_BASE_IDX                                                               1\n#define mmDP_DTO4_PHASE                                                                                0x0091\n#define mmDP_DTO4_PHASE_BASE_IDX                                                                       1\n#define mmDP_DTO4_MODULO                                                                               0x0092\n#define mmDP_DTO4_MODULO_BASE_IDX                                                                      1\n#define mmCRTC4_PHYPLL_PIXEL_RATE_CNTL                                                                 0x0093\n#define mmCRTC4_PHYPLL_PIXEL_RATE_CNTL_BASE_IDX                                                        1\n#define mmCRTC5_PIXEL_RATE_CNTL                                                                        0x0094\n#define mmCRTC5_PIXEL_RATE_CNTL_BASE_IDX                                                               1\n#define mmDP_DTO5_PHASE                                                                                0x0095\n#define mmDP_DTO5_PHASE_BASE_IDX                                                                       1\n#define mmDP_DTO5_MODULO                                                                               0x0096\n#define mmDP_DTO5_MODULO_BASE_IDX                                                                      1\n#define mmCRTC5_PHYPLL_PIXEL_RATE_CNTL                                                                 0x0097\n#define mmCRTC5_PHYPLL_PIXEL_RATE_CNTL_BASE_IDX                                                        1\n#define mmDCCG_SOFT_RESET                                                                              0x009f\n#define mmDCCG_SOFT_RESET_BASE_IDX                                                                     1\n#define mmSYMCLKA_CLOCK_ENABLE                                                                         0x00a0\n#define mmSYMCLKA_CLOCK_ENABLE_BASE_IDX                                                                1\n#define mmSYMCLKB_CLOCK_ENABLE                                                                         0x00a1\n#define mmSYMCLKB_CLOCK_ENABLE_BASE_IDX                                                                1\n#define mmSYMCLKC_CLOCK_ENABLE                                                                         0x00a2\n#define mmSYMCLKC_CLOCK_ENABLE_BASE_IDX                                                                1\n#define mmSYMCLKD_CLOCK_ENABLE                                                                         0x00a3\n#define mmSYMCLKD_CLOCK_ENABLE_BASE_IDX                                                                1\n#define mmSYMCLKE_CLOCK_ENABLE                                                                         0x00a4\n#define mmSYMCLKE_CLOCK_ENABLE_BASE_IDX                                                                1\n#define mmSYMCLKF_CLOCK_ENABLE                                                                         0x00a5\n#define mmSYMCLKF_CLOCK_ENABLE_BASE_IDX                                                                1\n#define mmDVOACLKD_CNTL                                                                                0x00a8\n#define mmDVOACLKD_CNTL_BASE_IDX                                                                       1\n#define mmDVOACLKC_MVP_CNTL                                                                            0x00a9\n#define mmDVOACLKC_MVP_CNTL_BASE_IDX                                                                   1\n#define mmDVOACLKC_CNTL                                                                                0x00aa\n#define mmDVOACLKC_CNTL_BASE_IDX                                                                       1\n#define mmDCCG_AUDIO_DTO_SOURCE                                                                        0x00ab\n#define mmDCCG_AUDIO_DTO_SOURCE_BASE_IDX                                                               1\n#define mmDCCG_AUDIO_DTO0_PHASE                                                                        0x00ac\n#define mmDCCG_AUDIO_DTO0_PHASE_BASE_IDX                                                               1\n#define mmDCCG_AUDIO_DTO0_MODULE                                                                       0x00ad\n#define mmDCCG_AUDIO_DTO0_MODULE_BASE_IDX                                                              1\n#define mmDCCG_AUDIO_DTO1_PHASE                                                                        0x00ae\n#define mmDCCG_AUDIO_DTO1_PHASE_BASE_IDX                                                               1\n#define mmDCCG_AUDIO_DTO1_MODULE                                                                       0x00af\n#define mmDCCG_AUDIO_DTO1_MODULE_BASE_IDX                                                              1\n#define mmDCCG_TEST_CLK_SEL                                                                            0x00be\n#define mmDCCG_TEST_CLK_SEL_BASE_IDX                                                                   1\n#define mmFBC_CNTL                                                                                     0x0062\n#define mmFBC_CNTL_BASE_IDX                                                                            2\n#define mmFBC_IDLE_FORCE_CLEAR_MASK                                                                    0x0064\n#define mmFBC_IDLE_FORCE_CLEAR_MASK_BASE_IDX                                                           2\n#define mmFBC_START_STOP_DELAY                                                                         0x0065\n#define mmFBC_START_STOP_DELAY_BASE_IDX                                                                2\n#define mmFBC_COMP_CNTL                                                                                0x0066\n#define mmFBC_COMP_CNTL_BASE_IDX                                                                       2\n#define mmFBC_COMP_MODE                                                                                0x0067\n#define mmFBC_COMP_MODE_BASE_IDX                                                                       2\n#define mmFBC_IND_LUT0                                                                                 0x006b\n#define mmFBC_IND_LUT0_BASE_IDX                                                                        2\n#define mmFBC_IND_LUT1                                                                                 0x006c\n#define mmFBC_IND_LUT1_BASE_IDX                                                                        2\n#define mmFBC_IND_LUT2                                                                                 0x006d\n#define mmFBC_IND_LUT2_BASE_IDX                                                                        2\n#define mmFBC_IND_LUT3                                                                                 0x006e\n#define mmFBC_IND_LUT3_BASE_IDX                                                                        2\n#define mmFBC_IND_LUT4                                                                                 0x006f\n#define mmFBC_IND_LUT4_BASE_IDX                                                                        2\n#define mmFBC_IND_LUT5                                                                                 0x0070\n#define mmFBC_IND_LUT5_BASE_IDX                                                                        2\n#define mmFBC_IND_LUT6                                                                                 0x0071\n#define mmFBC_IND_LUT6_BASE_IDX                                                                        2\n#define mmFBC_IND_LUT7                                                                                 0x0072\n#define mmFBC_IND_LUT7_BASE_IDX                                                                        2\n#define mmFBC_IND_LUT8                                                                                 0x0073\n#define mmFBC_IND_LUT8_BASE_IDX                                                                        2\n#define mmFBC_IND_LUT9                                                                                 0x0074\n#define mmFBC_IND_LUT9_BASE_IDX                                                                        2\n#define mmFBC_IND_LUT10                                                                                0x0075\n#define mmFBC_IND_LUT10_BASE_IDX                                                                       2\n#define mmFBC_IND_LUT11                                                                                0x0076\n#define mmFBC_IND_LUT11_BASE_IDX                                                                       2\n#define mmFBC_IND_LUT12                                                                                0x0077\n#define mmFBC_IND_LUT12_BASE_IDX                                                                       2\n#define mmFBC_IND_LUT13                                                                                0x0078\n#define mmFBC_IND_LUT13_BASE_IDX                                                                       2\n#define mmFBC_IND_LUT14                                                                                0x0079\n#define mmFBC_IND_LUT14_BASE_IDX                                                                       2\n#define mmFBC_IND_LUT15                                                                                0x007a\n#define mmFBC_IND_LUT15_BASE_IDX                                                                       2\n#define mmFBC_CSM_REGION_OFFSET_01                                                                     0x007b\n#define mmFBC_CSM_REGION_OFFSET_01_BASE_IDX                                                            2\n#define mmFBC_CSM_REGION_OFFSET_23                                                                     0x007c\n#define mmFBC_CSM_REGION_OFFSET_23_BASE_IDX                                                            2\n#define mmFBC_CLIENT_REGION_MASK                                                                       0x007d\n#define mmFBC_CLIENT_REGION_MASK_BASE_IDX                                                              2\n#define mmFBC_DEBUG_COMP                                                                               0x007e\n#define mmFBC_DEBUG_COMP_BASE_IDX                                                                      2\n#define mmFBC_MISC                                                                                     0x0084\n#define mmFBC_MISC_BASE_IDX                                                                            2\n#define mmFBC_STATUS                                                                                   0x0085\n#define mmFBC_STATUS_BASE_IDX                                                                          2\n#define mmFBC_ALPHA_CNTL                                                                               0x0088\n#define mmFBC_ALPHA_CNTL_BASE_IDX                                                                      2\n#define mmFBC_ALPHA_RGB_OVERRIDE                                                                       0x0089\n#define mmFBC_ALPHA_RGB_OVERRIDE_BASE_IDX                                                              2\n#define mmPIPE0_PG_CONFIG                                                                              0x008e\n#define mmPIPE0_PG_CONFIG_BASE_IDX                                                                     2\n#define mmPIPE0_PG_ENABLE                                                                              0x008f\n#define mmPIPE0_PG_ENABLE_BASE_IDX                                                                     2\n#define mmPIPE0_PG_STATUS                                                                              0x0090\n#define mmPIPE0_PG_STATUS_BASE_IDX                                                                     2\n#define mmPIPE1_PG_CONFIG                                                                              0x0091\n#define mmPIPE1_PG_CONFIG_BASE_IDX                                                                     2\n#define mmPIPE1_PG_ENABLE                                                                              0x0092\n#define mmPIPE1_PG_ENABLE_BASE_IDX                                                                     2\n#define mmPIPE1_PG_STATUS                                                                              0x0093\n#define mmPIPE1_PG_STATUS_BASE_IDX                                                                     2\n#define mmPIPE2_PG_CONFIG                                                                              0x0094\n#define mmPIPE2_PG_CONFIG_BASE_IDX                                                                     2\n#define mmPIPE2_PG_ENABLE                                                                              0x0095\n#define mmPIPE2_PG_ENABLE_BASE_IDX                                                                     2\n#define mmPIPE2_PG_STATUS                                                                              0x0096\n#define mmPIPE2_PG_STATUS_BASE_IDX                                                                     2\n#define mmPIPE3_PG_CONFIG                                                                              0x0097\n#define mmPIPE3_PG_CONFIG_BASE_IDX                                                                     2\n#define mmPIPE3_PG_ENABLE                                                                              0x0098\n#define mmPIPE3_PG_ENABLE_BASE_IDX                                                                     2\n#define mmPIPE3_PG_STATUS                                                                              0x0099\n#define mmPIPE3_PG_STATUS_BASE_IDX                                                                     2\n#define mmPIPE4_PG_CONFIG                                                                              0x009a\n#define mmPIPE4_PG_CONFIG_BASE_IDX                                                                     2\n#define mmPIPE4_PG_ENABLE                                                                              0x009b\n#define mmPIPE4_PG_ENABLE_BASE_IDX                                                                     2\n#define mmPIPE4_PG_STATUS                                                                              0x009c\n#define mmPIPE4_PG_STATUS_BASE_IDX                                                                     2\n#define mmPIPE5_PG_CONFIG                                                                              0x009d\n#define mmPIPE5_PG_CONFIG_BASE_IDX                                                                     2\n#define mmPIPE5_PG_ENABLE                                                                              0x009e\n#define mmPIPE5_PG_ENABLE_BASE_IDX                                                                     2\n#define mmPIPE5_PG_STATUS                                                                              0x009f\n#define mmPIPE5_PG_STATUS_BASE_IDX                                                                     2\n#define mmDSI_PG_CONFIG                                                                                0x00a0\n#define mmDSI_PG_CONFIG_BASE_IDX                                                                       2\n#define mmDSI_PG_ENABLE                                                                                0x00a1\n#define mmDSI_PG_ENABLE_BASE_IDX                                                                       2\n#define mmDSI_PG_STATUS                                                                                0x00a2\n#define mmDSI_PG_STATUS_BASE_IDX                                                                       2\n#define mmDCFEV0_PG_CONFIG                                                                             0x00a3\n#define mmDCFEV0_PG_CONFIG_BASE_IDX                                                                    2\n#define mmDCFEV0_PG_ENABLE                                                                             0x00a4\n#define mmDCFEV0_PG_ENABLE_BASE_IDX                                                                    2\n#define mmDCFEV0_PG_STATUS                                                                             0x00a5\n#define mmDCFEV0_PG_STATUS_BASE_IDX                                                                    2\n#define mmDCPG_INTERRUPT_STATUS                                                                        0x00a6\n#define mmDCPG_INTERRUPT_STATUS_BASE_IDX                                                               2\n#define mmDCPG_INTERRUPT_CONTROL                                                                       0x00a7\n#define mmDCPG_INTERRUPT_CONTROL_BASE_IDX                                                              2\n#define mmDCPG_INTERRUPT_CONTROL2                                                                      0x00a8\n#define mmDCPG_INTERRUPT_CONTROL2_BASE_IDX                                                             2\n#define mmDCFEV1_PG_CONFIG                                                                             0x00a9\n#define mmDCFEV1_PG_CONFIG_BASE_IDX                                                                    2\n#define mmDCFEV1_PG_ENABLE                                                                             0x00aa\n#define mmDCFEV1_PG_ENABLE_BASE_IDX                                                                    2\n#define mmDCFEV1_PG_STATUS                                                                             0x00ab\n#define mmDCFEV1_PG_STATUS_BASE_IDX                                                                    2\n#define mmDC_IP_REQUEST_CNTL                                                                           0x00ac\n#define mmDC_IP_REQUEST_CNTL_BASE_IDX                                                                  2\n#define mmDC_PGCNTL_STATUS_REG                                                                         0x00ad\n#define mmDC_PGCNTL_STATUS_REG_BASE_IDX                                                                2\n#define mmDMIFV_STATUS                                                                                 0x00c3\n#define mmDMIFV_STATUS_BASE_IDX                                                                        2\n#define mmDMIF_CONTROL                                                                                 0x00c4\n#define mmDMIF_CONTROL_BASE_IDX                                                                        2\n#define mmDMIF_STATUS                                                                                  0x00c5\n#define mmDMIF_STATUS_BASE_IDX                                                                         2\n#define mmDMIF_ARBITRATION_CONTROL                                                                     0x00c7\n#define mmDMIF_ARBITRATION_CONTROL_BASE_IDX                                                            2\n#define mmPIPE0_ARBITRATION_CONTROL3                                                                   0x00c8\n#define mmPIPE0_ARBITRATION_CONTROL3_BASE_IDX                                                          2\n#define mmPIPE1_ARBITRATION_CONTROL3                                                                   0x00c9\n#define mmPIPE1_ARBITRATION_CONTROL3_BASE_IDX                                                          2\n#define mmPIPE2_ARBITRATION_CONTROL3                                                                   0x00ca\n#define mmPIPE2_ARBITRATION_CONTROL3_BASE_IDX                                                          2\n#define mmPIPE3_ARBITRATION_CONTROL3                                                                   0x00cb\n#define mmPIPE3_ARBITRATION_CONTROL3_BASE_IDX                                                          2\n#define mmPIPE4_ARBITRATION_CONTROL3                                                                   0x00cc\n#define mmPIPE4_ARBITRATION_CONTROL3_BASE_IDX                                                          2\n#define mmPIPE5_ARBITRATION_CONTROL3                                                                   0x00cd\n#define mmPIPE5_ARBITRATION_CONTROL3_BASE_IDX                                                          2\n#define mmDMIF_P_VMID                                                                                  0x00ce\n#define mmDMIF_P_VMID_BASE_IDX                                                                         2\n#define mmDMIF_ADDR_CALC                                                                               0x00d1\n#define mmDMIF_ADDR_CALC_BASE_IDX                                                                      2\n#define mmDMIF_STATUS2                                                                                 0x00d2\n#define mmDMIF_STATUS2_BASE_IDX                                                                        2\n#define mmPIPE0_MAX_REQUESTS                                                                           0x00d3\n#define mmPIPE0_MAX_REQUESTS_BASE_IDX                                                                  2\n#define mmPIPE1_MAX_REQUESTS                                                                           0x00d4\n#define mmPIPE1_MAX_REQUESTS_BASE_IDX                                                                  2\n#define mmPIPE2_MAX_REQUESTS                                                                           0x00d5\n#define mmPIPE2_MAX_REQUESTS_BASE_IDX                                                                  2\n#define mmPIPE3_MAX_REQUESTS                                                                           0x00d6\n#define mmPIPE3_MAX_REQUESTS_BASE_IDX                                                                  2\n#define mmPIPE4_MAX_REQUESTS                                                                           0x00d7\n#define mmPIPE4_MAX_REQUESTS_BASE_IDX                                                                  2\n#define mmPIPE5_MAX_REQUESTS                                                                           0x00d8\n#define mmPIPE5_MAX_REQUESTS_BASE_IDX                                                                  2\n#define mmLOW_POWER_TILING_CONTROL                                                                     0x00d9\n#define mmLOW_POWER_TILING_CONTROL_BASE_IDX                                                            2\n#define mmMCIF_CONTROL                                                                                 0x00da\n#define mmMCIF_CONTROL_BASE_IDX                                                                        2\n#define mmMCIF_WRITE_COMBINE_CONTROL                                                                   0x00db\n#define mmMCIF_WRITE_COMBINE_CONTROL_BASE_IDX                                                          2\n#define mmMCIF_PHASE0_OUTSTANDING_COUNTER                                                              0x00de\n#define mmMCIF_PHASE0_OUTSTANDING_COUNTER_BASE_IDX                                                     2\n#define mmCC_DC_PIPE_DIS                                                                               0x00e0\n#define mmCC_DC_PIPE_DIS_BASE_IDX                                                                      2\n#define mmSMU_WM_CONTROL                                                                               0x00e1\n#define mmSMU_WM_CONTROL_BASE_IDX                                                                      2\n#define mmRBBMIF_TIMEOUT                                                                               0x00e2\n#define mmRBBMIF_TIMEOUT_BASE_IDX                                                                      2\n#define mmRBBMIF_STATUS                                                                                0x00e3\n#define mmRBBMIF_STATUS_BASE_IDX                                                                       2\n#define mmRBBMIF_TIMEOUT_DIS                                                                           0x00e4\n#define mmRBBMIF_TIMEOUT_DIS_BASE_IDX                                                                  2\n#define mmDCI_MEM_PWR_STATUS                                                                           0x00e5\n#define mmDCI_MEM_PWR_STATUS_BASE_IDX                                                                  2\n#define mmDCI_MEM_PWR_STATUS2                                                                          0x00e6\n#define mmDCI_MEM_PWR_STATUS2_BASE_IDX                                                                 2\n#define mmDCI_CLK_CNTL                                                                                 0x00e7\n#define mmDCI_CLK_CNTL_BASE_IDX                                                                        2\n#define mmDCI_CLK_CNTL2                                                                                0x00e8\n#define mmDCI_CLK_CNTL2_BASE_IDX                                                                       2\n#define mmDCI_MEM_PWR_CNTL                                                                             0x00e9\n#define mmDCI_MEM_PWR_CNTL_BASE_IDX                                                                    2\n#define mmDCI_MEM_PWR_CNTL2                                                                            0x00ea\n#define mmDCI_MEM_PWR_CNTL2_BASE_IDX                                                                   2\n#define mmDCI_MEM_PWR_CNTL3                                                                            0x00eb\n#define mmDCI_MEM_PWR_CNTL3_BASE_IDX                                                                   2\n#define mmPIPE0_DMIF_BUFFER_CONTROL                                                                    0x00ef\n#define mmPIPE0_DMIF_BUFFER_CONTROL_BASE_IDX                                                           2\n#define mmPIPE1_DMIF_BUFFER_CONTROL                                                                    0x00f0\n#define mmPIPE1_DMIF_BUFFER_CONTROL_BASE_IDX                                                           2\n#define mmPIPE2_DMIF_BUFFER_CONTROL                                                                    0x00f1\n#define mmPIPE2_DMIF_BUFFER_CONTROL_BASE_IDX                                                           2\n#define mmPIPE3_DMIF_BUFFER_CONTROL                                                                    0x00f2\n#define mmPIPE3_DMIF_BUFFER_CONTROL_BASE_IDX                                                           2\n#define mmPIPE4_DMIF_BUFFER_CONTROL                                                                    0x00f3\n#define mmPIPE4_DMIF_BUFFER_CONTROL_BASE_IDX                                                           2\n#define mmPIPE5_DMIF_BUFFER_CONTROL                                                                    0x00f4\n#define mmPIPE5_DMIF_BUFFER_CONTROL_BASE_IDX                                                           2\n#define mmRBBMIF_STATUS_FLAG                                                                           0x00f5\n#define mmRBBMIF_STATUS_FLAG_BASE_IDX                                                                  2\n#define mmDCI_SOFT_RESET                                                                               0x00f6\n#define mmDCI_SOFT_RESET_BASE_IDX                                                                      2\n#define mmDMIF_URG_OVERRIDE                                                                            0x00f7\n#define mmDMIF_URG_OVERRIDE_BASE_IDX                                                                   2\n#define mmPIPE6_ARBITRATION_CONTROL3                                                                   0x00f8\n#define mmPIPE6_ARBITRATION_CONTROL3_BASE_IDX                                                          2\n#define mmPIPE7_ARBITRATION_CONTROL3                                                                   0x00f9\n#define mmPIPE7_ARBITRATION_CONTROL3_BASE_IDX                                                          2\n#define mmPIPE6_MAX_REQUESTS                                                                           0x00fa\n#define mmPIPE6_MAX_REQUESTS_BASE_IDX                                                                  2\n#define mmPIPE7_MAX_REQUESTS                                                                           0x00fb\n#define mmPIPE7_MAX_REQUESTS_BASE_IDX                                                                  2\n#define mmDVMM_REG_RD_STATUS                                                                           0x00fc\n#define mmDVMM_REG_RD_STATUS_BASE_IDX                                                                  2\n#define mmDVMM_REG_RD_DATA                                                                             0x00fd\n#define mmDVMM_REG_RD_DATA_BASE_IDX                                                                    2\n#define mmDVMM_PTE_REQ                                                                                 0x00fe\n#define mmDVMM_PTE_REQ_BASE_IDX                                                                        2\n#define mmDVMM_CNTL                                                                                    0x00ff\n#define mmDVMM_CNTL_BASE_IDX                                                                           2\n#define mmDVMM_FAULT_STATUS                                                                            0x0100\n#define mmDVMM_FAULT_STATUS_BASE_IDX                                                                   2\n#define mmDVMM_FAULT_ADDR                                                                              0x0101\n#define mmDVMM_FAULT_ADDR_BASE_IDX                                                                     2\n#define mmFMON_CTRL                                                                                    0x0102\n#define mmFMON_CTRL_BASE_IDX                                                                           2\n#define mmDVMM_PTE_PGMEM_CONTROL                                                                       0x0103\n#define mmDVMM_PTE_PGMEM_CONTROL_BASE_IDX                                                              2\n#define mmDVMM_PTE_PGMEM_STATE                                                                         0x0104\n#define mmDVMM_PTE_PGMEM_STATE_BASE_IDX                                                                2\n#define mmMCIF_PHASE1_OUTSTANDING_COUNTER                                                              0x0105\n#define mmMCIF_PHASE1_OUTSTANDING_COUNTER_BASE_IDX                                                     2\n#define mmMCIF_PHASE2_OUTSTANDING_COUNTER                                                              0x0106\n#define mmMCIF_PHASE2_OUTSTANDING_COUNTER_BASE_IDX                                                     2\n#define mmMCIF_WB_PHASE0_OUTSTANDING_COUNTER                                                           0x0107\n#define mmMCIF_WB_PHASE0_OUTSTANDING_COUNTER_BASE_IDX                                                  2\n#define mmMCIF_WB_PHASE1_OUTSTANDING_COUNTER                                                           0x0108\n#define mmMCIF_WB_PHASE1_OUTSTANDING_COUNTER_BASE_IDX                                                  2\n#define mmDCI_MEM_PWR_CNTL4                                                                            0x0109\n#define mmDCI_MEM_PWR_CNTL4_BASE_IDX                                                                   2\n#define mmMCIF_WB_MISC_CTRL                                                                            0x010a\n#define mmMCIF_WB_MISC_CTRL_BASE_IDX                                                                   2\n#define mmDCI_MEM_PWR_STATUS3                                                                          0x010b\n#define mmDCI_MEM_PWR_STATUS3_BASE_IDX                                                                 2\n#define mmDMIF_CURSOR_CONTROL                                                                          0x010c\n#define mmDMIF_CURSOR_CONTROL_BASE_IDX                                                                 2\n#define mmDMIF_CURSOR_MEM_CONTROL                                                                      0x010d\n#define mmDMIF_CURSOR_MEM_CONTROL_BASE_IDX                                                             2\n#define mmDCHUB_FB_LOCATION                                                                            0x0126\n#define mmDCHUB_FB_LOCATION_BASE_IDX                                                                   2\n#define mmDCHUB_FB_OFFSET                                                                              0x0127\n#define mmDCHUB_FB_OFFSET_BASE_IDX                                                                     2\n#define mmDCHUB_AGP_BASE                                                                               0x0128\n#define mmDCHUB_AGP_BASE_BASE_IDX                                                                      2\n#define mmDCHUB_AGP_BOT                                                                                0x0129\n#define mmDCHUB_AGP_BOT_BASE_IDX                                                                       2\n#define mmDCHUB_AGP_TOP                                                                                0x012a\n#define mmDCHUB_AGP_TOP_BASE_IDX                                                                       2\n#define mmDCHUB_DRAM_APER_BASE                                                                         0x012b\n#define mmDCHUB_DRAM_APER_BASE_BASE_IDX                                                                2\n#define mmDCHUB_DRAM_APER_DEF                                                                          0x012c\n#define mmDCHUB_DRAM_APER_DEF_BASE_IDX                                                                 2\n#define mmDCHUB_DRAM_APER_TOP                                                                          0x012d\n#define mmDCHUB_DRAM_APER_TOP_BASE_IDX                                                                 2\n#define mmDCHUB_CONTROL_STATUS                                                                         0x012e\n#define mmDCHUB_CONTROL_STATUS_BASE_IDX                                                                2\n#define mmWB_ENABLE                                                                                    0x0212\n#define mmWB_ENABLE_BASE_IDX                                                                           2\n#define mmWB_EC_CONFIG                                                                                 0x0213\n#define mmWB_EC_CONFIG_BASE_IDX                                                                        2\n#define mmCNV_MODE                                                                                     0x0214\n#define mmCNV_MODE_BASE_IDX                                                                            2\n#define mmCNV_WINDOW_START                                                                             0x0215\n#define mmCNV_WINDOW_START_BASE_IDX                                                                    2\n#define mmCNV_WINDOW_SIZE                                                                              0x0216\n#define mmCNV_WINDOW_SIZE_BASE_IDX                                                                     2\n#define mmCNV_UPDATE                                                                                   0x0217\n#define mmCNV_UPDATE_BASE_IDX                                                                          2\n#define mmCNV_SOURCE_SIZE                                                                              0x0218\n#define mmCNV_SOURCE_SIZE_BASE_IDX                                                                     2\n#define mmCNV_CSC_CONTROL                                                                              0x0219\n#define mmCNV_CSC_CONTROL_BASE_IDX                                                                     2\n#define mmCNV_CSC_C11_C12                                                                              0x021a\n#define mmCNV_CSC_C11_C12_BASE_IDX                                                                     2\n#define mmCNV_CSC_C13_C14                                                                              0x021b\n#define mmCNV_CSC_C13_C14_BASE_IDX                                                                     2\n#define mmCNV_CSC_C21_C22                                                                              0x021c\n#define mmCNV_CSC_C21_C22_BASE_IDX                                                                     2\n#define mmCNV_CSC_C23_C24                                                                              0x021d\n#define mmCNV_CSC_C23_C24_BASE_IDX                                                                     2\n#define mmCNV_CSC_C31_C32                                                                              0x021e\n#define mmCNV_CSC_C31_C32_BASE_IDX                                                                     2\n#define mmCNV_CSC_C33_C34                                                                              0x021f\n#define mmCNV_CSC_C33_C34_BASE_IDX                                                                     2\n#define mmCNV_CSC_ROUND_OFFSET_R                                                                       0x0220\n#define mmCNV_CSC_ROUND_OFFSET_R_BASE_IDX                                                              2\n#define mmCNV_CSC_ROUND_OFFSET_G                                                                       0x0221\n#define mmCNV_CSC_ROUND_OFFSET_G_BASE_IDX                                                              2\n#define mmCNV_CSC_ROUND_OFFSET_B                                                                       0x0222\n#define mmCNV_CSC_ROUND_OFFSET_B_BASE_IDX                                                              2\n#define mmCNV_CSC_CLAMP_R                                                                              0x0223\n#define mmCNV_CSC_CLAMP_R_BASE_IDX                                                                     2\n#define mmCNV_CSC_CLAMP_G                                                                              0x0224\n#define mmCNV_CSC_CLAMP_G_BASE_IDX                                                                     2\n#define mmCNV_CSC_CLAMP_B                                                                              0x0225\n#define mmCNV_CSC_CLAMP_B_BASE_IDX                                                                     2\n#define mmCNV_TEST_CNTL                                                                                0x0226\n#define mmCNV_TEST_CNTL_BASE_IDX                                                                       2\n#define mmCNV_TEST_CRC_RED                                                                             0x0227\n#define mmCNV_TEST_CRC_RED_BASE_IDX                                                                    2\n#define mmCNV_TEST_CRC_GREEN                                                                           0x0228\n#define mmCNV_TEST_CRC_GREEN_BASE_IDX                                                                  2\n#define mmCNV_TEST_CRC_BLUE                                                                            0x0229\n#define mmCNV_TEST_CRC_BLUE_BASE_IDX                                                                   2\n#define mmCNV_INPUT_SELECT                                                                             0x022d\n#define mmCNV_INPUT_SELECT_BASE_IDX                                                                    2\n#define mmWB_SOFT_RESET                                                                                0x0230\n#define mmWB_SOFT_RESET_BASE_IDX                                                                       2\n#define mmWB_WARM_UP_MODE_CTL1                                                                         0x0231\n#define mmWB_WARM_UP_MODE_CTL1_BASE_IDX                                                                2\n#define mmWB_WARM_UP_MODE_CTL2                                                                         0x0232\n#define mmWB_WARM_UP_MODE_CTL2_BASE_IDX                                                                2\n#define mmWBSCL_COEF_RAM_SELECT                                                                        0x0242\n#define mmWBSCL_COEF_RAM_SELECT_BASE_IDX                                                               2\n#define mmWBSCL_COEF_RAM_TAP_DATA                                                                      0x0243\n#define mmWBSCL_COEF_RAM_TAP_DATA_BASE_IDX                                                             2\n#define mmWBSCL_MODE                                                                                   0x0244\n#define mmWBSCL_MODE_BASE_IDX                                                                          2\n#define mmWBSCL_TAP_CONTROL                                                                            0x0245\n#define mmWBSCL_TAP_CONTROL_BASE_IDX                                                                   2\n#define mmWBSCL_DEST_SIZE                                                                              0x0246\n#define mmWBSCL_DEST_SIZE_BASE_IDX                                                                     2\n#define mmWBSCL_HORZ_FILTER_SCALE_RATIO                                                                0x0247\n#define mmWBSCL_HORZ_FILTER_SCALE_RATIO_BASE_IDX                                                       2\n#define mmWBSCL_HORZ_FILTER_INIT_Y_RGB                                                                 0x0248\n#define mmWBSCL_HORZ_FILTER_INIT_Y_RGB_BASE_IDX                                                        2\n#define mmWBSCL_HORZ_FILTER_INIT_CBCR                                                                  0x0249\n#define mmWBSCL_HORZ_FILTER_INIT_CBCR_BASE_IDX                                                         2\n#define mmWBSCL_VERT_FILTER_SCALE_RATIO                                                                0x024a\n#define mmWBSCL_VERT_FILTER_SCALE_RATIO_BASE_IDX                                                       2\n#define mmWBSCL_VERT_FILTER_INIT_Y_RGB                                                                 0x024b\n#define mmWBSCL_VERT_FILTER_INIT_Y_RGB_BASE_IDX                                                        2\n#define mmWBSCL_VERT_FILTER_INIT_CBCR                                                                  0x024c\n#define mmWBSCL_VERT_FILTER_INIT_CBCR_BASE_IDX                                                         2\n#define mmWBSCL_ROUND_OFFSET                                                                           0x024d\n#define mmWBSCL_ROUND_OFFSET_BASE_IDX                                                                  2\n#define mmWBSCL_CLAMP                                                                                  0x024e\n#define mmWBSCL_CLAMP_BASE_IDX                                                                         2\n#define mmWBSCL_OVERFLOW_STATUS                                                                        0x024f\n#define mmWBSCL_OVERFLOW_STATUS_BASE_IDX                                                               2\n#define mmWBSCL_COEF_RAM_CONFLICT_STATUS                                                               0x0250\n#define mmWBSCL_COEF_RAM_CONFLICT_STATUS_BASE_IDX                                                      2\n#define mmWBSCL_OUTSIDE_PIX_STRATEGY                                                                   0x0251\n#define mmWBSCL_OUTSIDE_PIX_STRATEGY_BASE_IDX                                                          2\n#define mmWBSCL_TEST_CNTL                                                                              0x0252\n#define mmWBSCL_TEST_CNTL_BASE_IDX                                                                     2\n#define mmWBSCL_TEST_CRC_RED                                                                           0x0253\n#define mmWBSCL_TEST_CRC_RED_BASE_IDX                                                                  2\n#define mmWBSCL_TEST_CRC_GREEN                                                                         0x0254\n#define mmWBSCL_TEST_CRC_GREEN_BASE_IDX                                                                2\n#define mmWBSCL_TEST_CRC_BLUE                                                                          0x0255\n#define mmWBSCL_TEST_CRC_BLUE_BASE_IDX                                                                 2\n#define mmWBSCL_BACKPRESSURE_CNT_EN                                                                    0x0256\n#define mmWBSCL_BACKPRESSURE_CNT_EN_BASE_IDX                                                           2\n#define mmWB_MCIF_BACKPRESSURE_CNT                                                                     0x0257\n#define mmWB_MCIF_BACKPRESSURE_CNT_BASE_IDX                                                            2\n#define mmWBSCL_RAM_SHUTDOWN                                                                           0x025a\n#define mmWBSCL_RAM_SHUTDOWN_BASE_IDX                                                                  2\n#define mmDMCU_CTRL                                                                                    0x03b6\n#define mmDMCU_CTRL_BASE_IDX                                                                           2\n#define mmDMCU_STATUS                                                                                  0x03b7\n#define mmDMCU_STATUS_BASE_IDX                                                                         2\n#define mmDMCU_PC_START_ADDR                                                                           0x03b8\n#define mmDMCU_PC_START_ADDR_BASE_IDX                                                                  2\n#define mmDMCU_FW_START_ADDR                                                                           0x03b9\n#define mmDMCU_FW_START_ADDR_BASE_IDX                                                                  2\n#define mmDMCU_FW_END_ADDR                                                                             0x03ba\n#define mmDMCU_FW_END_ADDR_BASE_IDX                                                                    2\n#define mmDMCU_FW_ISR_START_ADDR                                                                       0x03bb\n#define mmDMCU_FW_ISR_START_ADDR_BASE_IDX                                                              2\n#define mmDMCU_FW_CS_HI                                                                                0x03bc\n#define mmDMCU_FW_CS_HI_BASE_IDX                                                                       2\n#define mmDMCU_FW_CS_LO                                                                                0x03bd\n#define mmDMCU_FW_CS_LO_BASE_IDX                                                                       2\n#define mmDMCU_RAM_ACCESS_CTRL                                                                         0x03be\n#define mmDMCU_RAM_ACCESS_CTRL_BASE_IDX                                                                2\n#define mmDMCU_ERAM_WR_CTRL                                                                            0x03bf\n#define mmDMCU_ERAM_WR_CTRL_BASE_IDX                                                                   2\n#define mmDMCU_ERAM_WR_DATA                                                                            0x03c0\n#define mmDMCU_ERAM_WR_DATA_BASE_IDX                                                                   2\n#define mmDMCU_ERAM_RD_CTRL                                                                            0x03c1\n#define mmDMCU_ERAM_RD_CTRL_BASE_IDX                                                                   2\n#define mmDMCU_ERAM_RD_DATA                                                                            0x03c2\n#define mmDMCU_ERAM_RD_DATA_BASE_IDX                                                                   2\n#define mmDMCU_IRAM_WR_CTRL                                                                            0x03c3\n#define mmDMCU_IRAM_WR_CTRL_BASE_IDX                                                                   2\n#define mmDMCU_IRAM_WR_DATA                                                                            0x03c4\n#define mmDMCU_IRAM_WR_DATA_BASE_IDX                                                                   2\n#define mmDMCU_IRAM_RD_CTRL                                                                            0x03c5\n#define mmDMCU_IRAM_RD_CTRL_BASE_IDX                                                                   2\n#define mmDMCU_IRAM_RD_DATA                                                                            0x03c6\n#define mmDMCU_IRAM_RD_DATA_BASE_IDX                                                                   2\n#define mmDMCU_EVENT_TRIGGER                                                                           0x03c7\n#define mmDMCU_EVENT_TRIGGER_BASE_IDX                                                                  2\n#define mmDMCU_UC_INTERNAL_INT_STATUS                                                                  0x03c8\n#define mmDMCU_UC_INTERNAL_INT_STATUS_BASE_IDX                                                         2\n#define mmDMCU_SS_INTERRUPT_CNTL_STATUS                                                                0x03c9\n#define mmDMCU_SS_INTERRUPT_CNTL_STATUS_BASE_IDX                                                       2\n#define mmDMCU_INTERRUPT_STATUS                                                                        0x03ca\n#define mmDMCU_INTERRUPT_STATUS_BASE_IDX                                                               2\n#define mmDMCU_INTERRUPT_TO_HOST_EN_MASK                                                               0x03cb\n#define mmDMCU_INTERRUPT_TO_HOST_EN_MASK_BASE_IDX                                                      2\n#define mmDMCU_INTERRUPT_TO_UC_EN_MASK                                                                 0x03cc\n#define mmDMCU_INTERRUPT_TO_UC_EN_MASK_BASE_IDX                                                        2\n#define mmDMCU_INTERRUPT_TO_UC_XIRQ_IRQ_SEL                                                            0x03cd\n#define mmDMCU_INTERRUPT_TO_UC_XIRQ_IRQ_SEL_BASE_IDX                                                   2\n#define mmDC_DMCU_SCRATCH                                                                              0x03ce\n#define mmDC_DMCU_SCRATCH_BASE_IDX                                                                     2\n#define mmDMCU_INT_CNT                                                                                 0x03cf\n#define mmDMCU_INT_CNT_BASE_IDX                                                                        2\n#define mmDMCU_FW_CHECKSUM_SMPL_BYTE_POS                                                               0x03d0\n#define mmDMCU_FW_CHECKSUM_SMPL_BYTE_POS_BASE_IDX                                                      2\n#define mmDMCU_UC_CLK_GATING_CNTL                                                                      0x03d1\n#define mmDMCU_UC_CLK_GATING_CNTL_BASE_IDX                                                             2\n#define mmMASTER_COMM_DATA_REG1                                                                        0x03d2\n#define mmMASTER_COMM_DATA_REG1_BASE_IDX                                                               2\n#define mmMASTER_COMM_DATA_REG2                                                                        0x03d3\n#define mmMASTER_COMM_DATA_REG2_BASE_IDX                                                               2\n#define mmMASTER_COMM_DATA_REG3                                                                        0x03d4\n#define mmMASTER_COMM_DATA_REG3_BASE_IDX                                                               2\n#define mmMASTER_COMM_CMD_REG                                                                          0x03d5\n#define mmMASTER_COMM_CMD_REG_BASE_IDX                                                                 2\n#define mmMASTER_COMM_CNTL_REG                                                                         0x03d6\n#define mmMASTER_COMM_CNTL_REG_BASE_IDX                                                                2\n#define mmSLAVE_COMM_DATA_REG1                                                                         0x03d7\n#define mmSLAVE_COMM_DATA_REG1_BASE_IDX                                                                2\n#define mmSLAVE_COMM_DATA_REG2                                                                         0x03d8\n#define mmSLAVE_COMM_DATA_REG2_BASE_IDX                                                                2\n#define mmSLAVE_COMM_DATA_REG3                                                                         0x03d9\n#define mmSLAVE_COMM_DATA_REG3_BASE_IDX                                                                2\n#define mmSLAVE_COMM_CMD_REG                                                                           0x03da\n#define mmSLAVE_COMM_CMD_REG_BASE_IDX                                                                  2\n#define mmSLAVE_COMM_CNTL_REG                                                                          0x03db\n#define mmSLAVE_COMM_CNTL_REG_BASE_IDX                                                                 2\n#define mmBL1_PWM_AMBIENT_LIGHT_LEVEL                                                                  0x03de\n#define mmBL1_PWM_AMBIENT_LIGHT_LEVEL_BASE_IDX                                                         2\n#define mmBL1_PWM_USER_LEVEL                                                                           0x03df\n#define mmBL1_PWM_USER_LEVEL_BASE_IDX                                                                  2\n#define mmBL1_PWM_TARGET_ABM_LEVEL                                                                     0x03e0\n#define mmBL1_PWM_TARGET_ABM_LEVEL_BASE_IDX                                                            2\n#define mmBL1_PWM_CURRENT_ABM_LEVEL                                                                    0x03e1\n#define mmBL1_PWM_CURRENT_ABM_LEVEL_BASE_IDX                                                           2\n#define mmBL1_PWM_FINAL_DUTY_CYCLE                                                                     0x03e2\n#define mmBL1_PWM_FINAL_DUTY_CYCLE_BASE_IDX                                                            2\n#define mmBL1_PWM_MINIMUM_DUTY_CYCLE                                                                   0x03e3\n#define mmBL1_PWM_MINIMUM_DUTY_CYCLE_BASE_IDX                                                          2\n#define mmBL1_PWM_ABM_CNTL                                                                             0x03e4\n#define mmBL1_PWM_ABM_CNTL_BASE_IDX                                                                    2\n#define mmBL1_PWM_BL_UPDATE_SAMPLE_RATE                                                                0x03e5\n#define mmBL1_PWM_BL_UPDATE_SAMPLE_RATE_BASE_IDX                                                       2\n#define mmBL1_PWM_GRP2_REG_LOCK                                                                        0x03e6\n#define mmBL1_PWM_GRP2_REG_LOCK_BASE_IDX                                                               2\n#define mmDMCU_INTERRUPT_TO_UC_EN_MASK_1                                                               0x03e7\n#define mmDMCU_INTERRUPT_TO_UC_EN_MASK_1_BASE_IDX                                                      2\n#define mmDMCU_INTERRUPT_TO_UC_XIRQ_IRQ_SEL_1                                                          0x03e8\n#define mmDMCU_INTERRUPT_TO_UC_XIRQ_IRQ_SEL_1_BASE_IDX                                                 2\n#define mmDMCU_INTERRUPT_STATUS_1                                                                      0x03e9\n#define mmDMCU_INTERRUPT_STATUS_1_BASE_IDX                                                             2\n#define mmDMCU_DPRX_INTERRUPT_STATUS1                                                                  0x03ea\n#define mmDMCU_DPRX_INTERRUPT_STATUS1_BASE_IDX                                                         2\n#define mmDMCU_DPRX_INTERRUPT_TO_UC_EN_MASK1                                                           0x03eb\n#define mmDMCU_DPRX_INTERRUPT_TO_UC_EN_MASK1_BASE_IDX                                                  2\n#define mmDMCU_DPRX_INTERRUPT_TO_UC_XIRQ_IRQ_SEL1                                                      0x03ec\n#define mmDMCU_DPRX_INTERRUPT_TO_UC_XIRQ_IRQ_SEL1_BASE_IDX                                             2\n#define mmDC_ABM1_CNTL                                                                                 0x03ee\n#define mmDC_ABM1_CNTL_BASE_IDX                                                                        2\n#define mmDC_ABM1_IPCSC_COEFF_SEL                                                                      0x03ef\n#define mmDC_ABM1_IPCSC_COEFF_SEL_BASE_IDX                                                             2\n#define mmDC_ABM1_ACE_OFFSET_SLOPE_0                                                                   0x03f0\n#define mmDC_ABM1_ACE_OFFSET_SLOPE_0_BASE_IDX                                                          2\n#define mmDC_ABM1_ACE_OFFSET_SLOPE_1                                                                   0x03f1\n#define mmDC_ABM1_ACE_OFFSET_SLOPE_1_BASE_IDX                                                          2\n#define mmDC_ABM1_ACE_OFFSET_SLOPE_2                                                                   0x03f2\n#define mmDC_ABM1_ACE_OFFSET_SLOPE_2_BASE_IDX                                                          2\n#define mmDC_ABM1_ACE_OFFSET_SLOPE_3                                                                   0x03f3\n#define mmDC_ABM1_ACE_OFFSET_SLOPE_3_BASE_IDX                                                          2\n#define mmDC_ABM1_ACE_OFFSET_SLOPE_4                                                                   0x03f4\n#define mmDC_ABM1_ACE_OFFSET_SLOPE_4_BASE_IDX                                                          2\n#define mmDC_ABM1_ACE_THRES_12                                                                         0x03f5\n#define mmDC_ABM1_ACE_THRES_12_BASE_IDX                                                                2\n#define mmDC_ABM1_ACE_THRES_34                                                                         0x03f6\n#define mmDC_ABM1_ACE_THRES_34_BASE_IDX                                                                2\n#define mmDC_ABM1_ACE_CNTL_MISC                                                                        0x03f7\n#define mmDC_ABM1_ACE_CNTL_MISC_BASE_IDX                                                               2\n#define mmDMCU_PERFMON_INTERRUPT_STATUS5                                                               0x03f8\n#define mmDMCU_PERFMON_INTERRUPT_STATUS5_BASE_IDX                                                      2\n#define mmDMCU_PERFMON_INTERRUPT_TO_UC_EN_MASK5                                                        0x03f9\n#define mmDMCU_PERFMON_INTERRUPT_TO_UC_EN_MASK5_BASE_IDX                                               2\n#define mmDMCU_PERFMON_INTERRUPT_STATUS1                                                               0x03fa\n#define mmDMCU_PERFMON_INTERRUPT_STATUS1_BASE_IDX                                                      2\n#define mmDMCU_PERFMON_INTERRUPT_STATUS2                                                               0x03fb\n#define mmDMCU_PERFMON_INTERRUPT_STATUS2_BASE_IDX                                                      2\n#define mmDMCU_PERFMON_INTERRUPT_STATUS3                                                               0x03fc\n#define mmDMCU_PERFMON_INTERRUPT_STATUS3_BASE_IDX                                                      2\n#define mmDMCU_PERFMON_INTERRUPT_STATUS4                                                               0x03fd\n#define mmDMCU_PERFMON_INTERRUPT_STATUS4_BASE_IDX                                                      2\n#define mmDC_ABM1_HGLS_REG_READ_PROGRESS                                                               0x0400\n#define mmDC_ABM1_HGLS_REG_READ_PROGRESS_BASE_IDX                                                      2\n#define mmDC_ABM1_HG_MISC_CTRL                                                                         0x0401\n#define mmDC_ABM1_HG_MISC_CTRL_BASE_IDX                                                                2\n#define mmDC_ABM1_LS_SUM_OF_LUMA                                                                       0x0402\n#define mmDC_ABM1_LS_SUM_OF_LUMA_BASE_IDX                                                              2\n#define mmDC_ABM1_LS_MIN_MAX_LUMA                                                                      0x0403\n#define mmDC_ABM1_LS_MIN_MAX_LUMA_BASE_IDX                                                             2\n#define mmDC_ABM1_LS_FILTERED_MIN_MAX_LUMA                                                             0x0404\n#define mmDC_ABM1_LS_FILTERED_MIN_MAX_LUMA_BASE_IDX                                                    2\n#define mmDC_ABM1_LS_PIXEL_COUNT                                                                       0x0405\n#define mmDC_ABM1_LS_PIXEL_COUNT_BASE_IDX                                                              2\n#define mmDC_ABM1_LS_OVR_SCAN_BIN                                                                      0x0406\n#define mmDC_ABM1_LS_OVR_SCAN_BIN_BASE_IDX                                                             2\n#define mmDC_ABM1_LS_MIN_MAX_PIXEL_VALUE_THRES                                                         0x0407\n#define mmDC_ABM1_LS_MIN_MAX_PIXEL_VALUE_THRES_BASE_IDX                                                2\n#define mmDC_ABM1_LS_MIN_PIXEL_VALUE_COUNT                                                             0x0408\n#define mmDC_ABM1_LS_MIN_PIXEL_VALUE_COUNT_BASE_IDX                                                    2\n#define mmDC_ABM1_LS_MAX_PIXEL_VALUE_COUNT                                                             0x0409\n#define mmDC_ABM1_LS_MAX_PIXEL_VALUE_COUNT_BASE_IDX                                                    2\n#define mmDC_ABM1_HG_SAMPLE_RATE                                                                       0x040a\n#define mmDC_ABM1_HG_SAMPLE_RATE_BASE_IDX                                                              2\n#define mmDC_ABM1_LS_SAMPLE_RATE                                                                       0x040b\n#define mmDC_ABM1_LS_SAMPLE_RATE_BASE_IDX                                                              2\n#define mmDC_ABM1_HG_BIN_1_32_SHIFT_FLAG                                                               0x040c\n#define mmDC_ABM1_HG_BIN_1_32_SHIFT_FLAG_BASE_IDX                                                      2\n#define mmDC_ABM1_HG_BIN_1_8_SHIFT_INDEX                                                               0x040d\n#define mmDC_ABM1_HG_BIN_1_8_SHIFT_INDEX_BASE_IDX                                                      2\n#define mmDC_ABM1_HG_BIN_9_16_SHIFT_INDEX                                                              0x040e\n#define mmDC_ABM1_HG_BIN_9_16_SHIFT_INDEX_BASE_IDX                                                     2\n#define mmDC_ABM1_HG_BIN_17_24_SHIFT_INDEX                                                             0x040f\n#define mmDC_ABM1_HG_BIN_17_24_SHIFT_INDEX_BASE_IDX                                                    2\n#define mmDC_ABM1_HG_BIN_25_32_SHIFT_INDEX                                                             0x0410\n#define mmDC_ABM1_HG_BIN_25_32_SHIFT_INDEX_BASE_IDX                                                    2\n#define mmDC_ABM1_HG_RESULT_1                                                                          0x0411\n#define mmDC_ABM1_HG_RESULT_1_BASE_IDX                                                                 2\n#define mmDC_ABM1_HG_RESULT_2                                                                          0x0412\n#define mmDC_ABM1_HG_RESULT_2_BASE_IDX                                                                 2\n#define mmDC_ABM1_HG_RESULT_3                                                                          0x0413\n#define mmDC_ABM1_HG_RESULT_3_BASE_IDX                                                                 2\n#define mmDC_ABM1_HG_RESULT_4                                                                          0x0414\n#define mmDC_ABM1_HG_RESULT_4_BASE_IDX                                                                 2\n#define mmDC_ABM1_HG_RESULT_5                                                                          0x0415\n#define mmDC_ABM1_HG_RESULT_5_BASE_IDX                                                                 2\n#define mmDC_ABM1_HG_RESULT_6                                                                          0x0416\n#define mmDC_ABM1_HG_RESULT_6_BASE_IDX                                                                 2\n#define mmDC_ABM1_HG_RESULT_7                                                                          0x0417\n#define mmDC_ABM1_HG_RESULT_7_BASE_IDX                                                                 2\n#define mmDC_ABM1_HG_RESULT_8                                                                          0x0418\n#define mmDC_ABM1_HG_RESULT_8_BASE_IDX                                                                 2\n#define mmDC_ABM1_HG_RESULT_9                                                                          0x0419\n#define mmDC_ABM1_HG_RESULT_9_BASE_IDX                                                                 2\n#define mmDC_ABM1_HG_RESULT_10                                                                         0x041a\n#define mmDC_ABM1_HG_RESULT_10_BASE_IDX                                                                2\n#define mmDC_ABM1_HG_RESULT_11                                                                         0x041b\n#define mmDC_ABM1_HG_RESULT_11_BASE_IDX                                                                2\n#define mmDC_ABM1_HG_RESULT_12                                                                         0x041c\n#define mmDC_ABM1_HG_RESULT_12_BASE_IDX                                                                2\n#define mmDC_ABM1_HG_RESULT_13                                                                         0x041d\n#define mmDC_ABM1_HG_RESULT_13_BASE_IDX                                                                2\n#define mmDC_ABM1_HG_RESULT_14                                                                         0x041e\n#define mmDC_ABM1_HG_RESULT_14_BASE_IDX                                                                2\n#define mmDC_ABM1_HG_RESULT_15                                                                         0x041f\n#define mmDC_ABM1_HG_RESULT_15_BASE_IDX                                                                2\n#define mmDC_ABM1_HG_RESULT_16                                                                         0x0420\n#define mmDC_ABM1_HG_RESULT_16_BASE_IDX                                                                2\n#define mmDC_ABM1_HG_RESULT_17                                                                         0x0421\n#define mmDC_ABM1_HG_RESULT_17_BASE_IDX                                                                2\n#define mmDC_ABM1_HG_RESULT_18                                                                         0x0422\n#define mmDC_ABM1_HG_RESULT_18_BASE_IDX                                                                2\n#define mmDC_ABM1_HG_RESULT_19                                                                         0x0423\n#define mmDC_ABM1_HG_RESULT_19_BASE_IDX                                                                2\n#define mmDC_ABM1_HG_RESULT_20                                                                         0x0424\n#define mmDC_ABM1_HG_RESULT_20_BASE_IDX                                                                2\n#define mmDC_ABM1_HG_RESULT_21                                                                         0x0425\n#define mmDC_ABM1_HG_RESULT_21_BASE_IDX                                                                2\n#define mmDC_ABM1_HG_RESULT_22                                                                         0x0426\n#define mmDC_ABM1_HG_RESULT_22_BASE_IDX                                                                2\n#define mmDC_ABM1_HG_RESULT_23                                                                         0x0427\n#define mmDC_ABM1_HG_RESULT_23_BASE_IDX                                                                2\n#define mmDC_ABM1_HG_RESULT_24                                                                         0x0428\n#define mmDC_ABM1_HG_RESULT_24_BASE_IDX                                                                2\n#define mmDMCU_PERFMON_INTERRUPT_TO_UC_XIRQ_IRQ_SEL5                                                   0x0429\n#define mmDMCU_PERFMON_INTERRUPT_TO_UC_XIRQ_IRQ_SEL5_BASE_IDX                                          2\n#define mmDMCU_PERFMON_INTERRUPT_TO_UC_EN_MASK1                                                        0x042a\n#define mmDMCU_PERFMON_INTERRUPT_TO_UC_EN_MASK1_BASE_IDX                                               2\n#define mmDMCU_PERFMON_INTERRUPT_TO_UC_EN_MASK2                                                        0x042b\n#define mmDMCU_PERFMON_INTERRUPT_TO_UC_EN_MASK2_BASE_IDX                                               2\n#define mmDMCU_PERFMON_INTERRUPT_TO_UC_EN_MASK3                                                        0x042c\n#define mmDMCU_PERFMON_INTERRUPT_TO_UC_EN_MASK3_BASE_IDX                                               2\n#define mmDMCU_PERFMON_INTERRUPT_TO_UC_EN_MASK4                                                        0x042d\n#define mmDMCU_PERFMON_INTERRUPT_TO_UC_EN_MASK4_BASE_IDX                                               2\n#define mmDMCU_PERFMON_INTERRUPT_TO_UC_XIRQ_IRQ_SEL1                                                   0x042e\n#define mmDMCU_PERFMON_INTERRUPT_TO_UC_XIRQ_IRQ_SEL1_BASE_IDX                                          2\n#define mmDMCU_PERFMON_INTERRUPT_TO_UC_XIRQ_IRQ_SEL2                                                   0x042f\n#define mmDMCU_PERFMON_INTERRUPT_TO_UC_XIRQ_IRQ_SEL2_BASE_IDX                                          2\n#define mmDMCU_PERFMON_INTERRUPT_TO_UC_XIRQ_IRQ_SEL3                                                   0x0430\n#define mmDMCU_PERFMON_INTERRUPT_TO_UC_XIRQ_IRQ_SEL3_BASE_IDX                                          2\n#define mmDMCU_PERFMON_INTERRUPT_TO_UC_XIRQ_IRQ_SEL4                                                   0x0431\n#define mmDMCU_PERFMON_INTERRUPT_TO_UC_XIRQ_IRQ_SEL4_BASE_IDX                                          2\n#define mmDC_ABM1_OVERSCAN_PIXEL_VALUE                                                                 0x0451\n#define mmDC_ABM1_OVERSCAN_PIXEL_VALUE_BASE_IDX                                                        2\n#define mmDC_ABM1_BL_MASTER_LOCK                                                                       0x0452\n#define mmDC_ABM1_BL_MASTER_LOCK_BASE_IDX                                                              2\n#define mmAZALIA_CONTROLLER_CLOCK_GATING                                                               0x04bc\n#define mmAZALIA_CONTROLLER_CLOCK_GATING_BASE_IDX                                                      2\n#define mmAZALIA_AUDIO_DTO                                                                             0x04bd\n#define mmAZALIA_AUDIO_DTO_BASE_IDX                                                                    2\n#define mmAZALIA_AUDIO_DTO_CONTROL                                                                     0x04be\n#define mmAZALIA_AUDIO_DTO_CONTROL_BASE_IDX                                                            2\n#define mmAZALIA_SOCCLK_CONTROL                                                                        0x04bf\n#define mmAZALIA_SOCCLK_CONTROL_BASE_IDX                                                               2\n#define mmAZALIA_UNDERFLOW_FILLER_SAMPLE                                                               0x04c0\n#define mmAZALIA_UNDERFLOW_FILLER_SAMPLE_BASE_IDX                                                      2\n#define mmAZALIA_DATA_DMA_CONTROL                                                                      0x04c1\n#define mmAZALIA_DATA_DMA_CONTROL_BASE_IDX                                                             2\n#define mmAZALIA_BDL_DMA_CONTROL                                                                       0x04c2\n#define mmAZALIA_BDL_DMA_CONTROL_BASE_IDX                                                              2\n#define mmAZALIA_RIRB_AND_DP_CONTROL                                                                   0x04c3\n#define mmAZALIA_RIRB_AND_DP_CONTROL_BASE_IDX                                                          2\n#define mmAZALIA_CORB_DMA_CONTROL                                                                      0x04c4\n#define mmAZALIA_CORB_DMA_CONTROL_BASE_IDX                                                             2\n#define mmAZALIA_APPLICATION_POSITION_IN_CYCLIC_BUFFER                                                 0x04cb\n#define mmAZALIA_APPLICATION_POSITION_IN_CYCLIC_BUFFER_BASE_IDX                                        2\n#define mmAZALIA_CYCLIC_BUFFER_SYNC                                                                    0x04cc\n#define mmAZALIA_CYCLIC_BUFFER_SYNC_BASE_IDX                                                           2\n#define mmAZALIA_GLOBAL_CAPABILITIES                                                                   0x04cd\n#define mmAZALIA_GLOBAL_CAPABILITIES_BASE_IDX                                                          2\n#define mmAZALIA_OUTPUT_PAYLOAD_CAPABILITY                                                             0x04ce\n#define mmAZALIA_OUTPUT_PAYLOAD_CAPABILITY_BASE_IDX                                                    2\n#define mmAZALIA_OUTPUT_STREAM_ARBITER_CONTROL                                                         0x04cf\n#define mmAZALIA_OUTPUT_STREAM_ARBITER_CONTROL_BASE_IDX                                                2\n#define mmAZALIA_INPUT_PAYLOAD_CAPABILITY                                                              0x04d0\n#define mmAZALIA_INPUT_PAYLOAD_CAPABILITY_BASE_IDX                                                     2\n#define mmAZALIA_INPUT_CRC0_CONTROL0                                                                   0x04d3\n#define mmAZALIA_INPUT_CRC0_CONTROL0_BASE_IDX                                                          2\n#define mmAZALIA_INPUT_CRC0_CONTROL1                                                                   0x04d4\n#define mmAZALIA_INPUT_CRC0_CONTROL1_BASE_IDX                                                          2\n#define mmAZALIA_INPUT_CRC0_CONTROL2                                                                   0x04d5\n#define mmAZALIA_INPUT_CRC0_CONTROL2_BASE_IDX                                                          2\n#define mmAZALIA_INPUT_CRC0_CONTROL3                                                                   0x04d6\n#define mmAZALIA_INPUT_CRC0_CONTROL3_BASE_IDX                                                          2\n#define mmAZALIA_INPUT_CRC0_RESULT                                                                     0x04d7\n#define mmAZALIA_INPUT_CRC0_RESULT_BASE_IDX                                                            2\n#define mmAZALIA_INPUT_CRC1_CONTROL0                                                                   0x04d8\n#define mmAZALIA_INPUT_CRC1_CONTROL0_BASE_IDX                                                          2\n#define mmAZALIA_INPUT_CRC1_CONTROL1                                                                   0x04d9\n#define mmAZALIA_INPUT_CRC1_CONTROL1_BASE_IDX                                                          2\n#define mmAZALIA_INPUT_CRC1_CONTROL2                                                                   0x04da\n#define mmAZALIA_INPUT_CRC1_CONTROL2_BASE_IDX                                                          2\n#define mmAZALIA_INPUT_CRC1_CONTROL3                                                                   0x04db\n#define mmAZALIA_INPUT_CRC1_CONTROL3_BASE_IDX                                                          2\n#define mmAZALIA_INPUT_CRC1_RESULT                                                                     0x04dc\n#define mmAZALIA_INPUT_CRC1_RESULT_BASE_IDX                                                            2\n#define mmAZALIA_CRC0_CONTROL0                                                                         0x04dd\n#define mmAZALIA_CRC0_CONTROL0_BASE_IDX                                                                2\n#define mmAZALIA_CRC0_CONTROL1                                                                         0x04de\n#define mmAZALIA_CRC0_CONTROL1_BASE_IDX                                                                2\n#define mmAZALIA_CRC0_CONTROL2                                                                         0x04df\n#define mmAZALIA_CRC0_CONTROL2_BASE_IDX                                                                2\n#define mmAZALIA_CRC0_CONTROL3                                                                         0x04e0\n#define mmAZALIA_CRC0_CONTROL3_BASE_IDX                                                                2\n#define mmAZALIA_CRC0_RESULT                                                                           0x04e1\n#define mmAZALIA_CRC0_RESULT_BASE_IDX                                                                  2\n#define mmAZALIA_CRC1_CONTROL0                                                                         0x04e2\n#define mmAZALIA_CRC1_CONTROL0_BASE_IDX                                                                2\n#define mmAZALIA_CRC1_CONTROL1                                                                         0x04e3\n#define mmAZALIA_CRC1_CONTROL1_BASE_IDX                                                                2\n#define mmAZALIA_CRC1_CONTROL2                                                                         0x04e4\n#define mmAZALIA_CRC1_CONTROL2_BASE_IDX                                                                2\n#define mmAZALIA_CRC1_CONTROL3                                                                         0x04e5\n#define mmAZALIA_CRC1_CONTROL3_BASE_IDX                                                                2\n#define mmAZALIA_CRC1_RESULT                                                                           0x04e6\n#define mmAZALIA_CRC1_RESULT_BASE_IDX                                                                  2\n#define mmAZALIA_MEM_PWR_CTRL                                                                          0x04e8\n#define mmAZALIA_MEM_PWR_CTRL_BASE_IDX                                                                 2\n#define mmAZALIA_MEM_PWR_STATUS                                                                        0x04e9\n#define mmAZALIA_MEM_PWR_STATUS_BASE_IDX                                                               2\n#define mmAZALIA_F0_CODEC_ROOT_PARAMETER_VENDOR_AND_DEVICE_ID                                          0x0500\n#define mmAZALIA_F0_CODEC_ROOT_PARAMETER_VENDOR_AND_DEVICE_ID_BASE_IDX                                 2\n#define mmAZALIA_F0_CODEC_ROOT_PARAMETER_REVISION_ID                                                   0x0501\n#define mmAZALIA_F0_CODEC_ROOT_PARAMETER_REVISION_ID_BASE_IDX                                          2\n#define mmAZALIA_F0_CODEC_CHANNEL_COUNT_CONTROL                                                        0x0502\n#define mmAZALIA_F0_CODEC_CHANNEL_COUNT_CONTROL_BASE_IDX                                               2\n#define mmAZALIA_F0_CODEC_RESYNC_FIFO_CONTROL                                                          0x0503\n#define mmAZALIA_F0_CODEC_RESYNC_FIFO_CONTROL_BASE_IDX                                                 2\n#define mmAZALIA_F0_CODEC_FUNCTION_PARAMETER_GROUP_TYPE                                                0x0504\n#define mmAZALIA_F0_CODEC_FUNCTION_PARAMETER_GROUP_TYPE_BASE_IDX                                       2\n#define mmAZALIA_F0_CODEC_FUNCTION_PARAMETER_SUPPORTED_SIZE_RATES                                      0x0505\n#define mmAZALIA_F0_CODEC_FUNCTION_PARAMETER_SUPPORTED_SIZE_RATES_BASE_IDX                             2\n#define mmAZALIA_F0_CODEC_FUNCTION_PARAMETER_STREAM_FORMATS                                            0x0506\n#define mmAZALIA_F0_CODEC_FUNCTION_PARAMETER_STREAM_FORMATS_BASE_IDX                                   2\n#define mmAZALIA_F0_CODEC_FUNCTION_PARAMETER_POWER_STATES                                              0x0507\n#define mmAZALIA_F0_CODEC_FUNCTION_PARAMETER_POWER_STATES_BASE_IDX                                     2\n#define mmAZALIA_F0_CODEC_FUNCTION_CONTROL_POWER_STATE                                                 0x0508\n#define mmAZALIA_F0_CODEC_FUNCTION_CONTROL_POWER_STATE_BASE_IDX                                        2\n#define mmAZALIA_F0_CODEC_FUNCTION_CONTROL_RESET                                                       0x0509\n#define mmAZALIA_F0_CODEC_FUNCTION_CONTROL_RESET_BASE_IDX                                              2\n#define mmAZALIA_F0_CODEC_FUNCTION_CONTROL_RESPONSE_SUBSYSTEM_ID                                       0x050a\n#define mmAZALIA_F0_CODEC_FUNCTION_CONTROL_RESPONSE_SUBSYSTEM_ID_BASE_IDX                              2\n#define mmAZALIA_F0_CODEC_FUNCTION_CONTROL_CONVERTER_SYNCHRONIZATION                                   0x050b\n#define mmAZALIA_F0_CODEC_FUNCTION_CONTROL_CONVERTER_SYNCHRONIZATION_BASE_IDX                          2\n#define mmCC_RCU_DC_AUDIO_PORT_CONNECTIVITY                                                            0x050c\n#define mmCC_RCU_DC_AUDIO_PORT_CONNECTIVITY_BASE_IDX                                                   2\n#define mmCC_RCU_DC_AUDIO_INPUT_PORT_CONNECTIVITY                                                      0x050d\n#define mmCC_RCU_DC_AUDIO_INPUT_PORT_CONNECTIVITY_BASE_IDX                                             2\n#define mmAZALIA_F0_GTC_GROUP_OFFSET0                                                                  0x050f\n#define mmAZALIA_F0_GTC_GROUP_OFFSET0_BASE_IDX                                                         2\n#define mmAZALIA_F0_GTC_GROUP_OFFSET1                                                                  0x0510\n#define mmAZALIA_F0_GTC_GROUP_OFFSET1_BASE_IDX                                                         2\n#define mmAZALIA_F0_GTC_GROUP_OFFSET2                                                                  0x0511\n#define mmAZALIA_F0_GTC_GROUP_OFFSET2_BASE_IDX                                                         2\n#define mmAZALIA_F0_GTC_GROUP_OFFSET3                                                                  0x0512\n#define mmAZALIA_F0_GTC_GROUP_OFFSET3_BASE_IDX                                                         2\n#define mmAZALIA_F0_GTC_GROUP_OFFSET4                                                                  0x0513\n#define mmAZALIA_F0_GTC_GROUP_OFFSET4_BASE_IDX                                                         2\n#define mmAZALIA_F0_GTC_GROUP_OFFSET5                                                                  0x0514\n#define mmAZALIA_F0_GTC_GROUP_OFFSET5_BASE_IDX                                                         2\n#define mmAZALIA_F0_GTC_GROUP_OFFSET6                                                                  0x0515\n#define mmAZALIA_F0_GTC_GROUP_OFFSET6_BASE_IDX                                                         2\n#define mmREG_DC_AUDIO_PORT_CONNECTIVITY                                                               0x0516\n#define mmREG_DC_AUDIO_PORT_CONNECTIVITY_BASE_IDX                                                      2\n#define mmREG_DC_AUDIO_INPUT_PORT_CONNECTIVITY                                                         0x0517\n#define mmREG_DC_AUDIO_INPUT_PORT_CONNECTIVITY_BASE_IDX                                                2\n#define mmDAC_ENABLE                                                                                   0x155a\n#define mmDAC_ENABLE_BASE_IDX                                                                          2\n#define mmDAC_SOURCE_SELECT                                                                            0x155b\n#define mmDAC_SOURCE_SELECT_BASE_IDX                                                                   2\n#define mmDAC_CRC_EN                                                                                   0x155c\n#define mmDAC_CRC_EN_BASE_IDX                                                                          2\n#define mmDAC_CRC_CONTROL                                                                              0x155d\n#define mmDAC_CRC_CONTROL_BASE_IDX                                                                     2\n#define mmDAC_CRC_SIG_RGB_MASK                                                                         0x155e\n#define mmDAC_CRC_SIG_RGB_MASK_BASE_IDX                                                                2\n#define mmDAC_CRC_SIG_CONTROL_MASK                                                                     0x155f\n#define mmDAC_CRC_SIG_CONTROL_MASK_BASE_IDX                                                            2\n#define mmDAC_CRC_SIG_RGB                                                                              0x1560\n#define mmDAC_CRC_SIG_RGB_BASE_IDX                                                                     2\n#define mmDAC_CRC_SIG_CONTROL                                                                          0x1561\n#define mmDAC_CRC_SIG_CONTROL_BASE_IDX                                                                 2\n#define mmDAC_SYNC_TRISTATE_CONTROL                                                                    0x1562\n#define mmDAC_SYNC_TRISTATE_CONTROL_BASE_IDX                                                           2\n#define mmDAC_STEREOSYNC_SELECT                                                                        0x1563\n#define mmDAC_STEREOSYNC_SELECT_BASE_IDX                                                               2\n#define mmDAC_AUTODETECT_CONTROL                                                                       0x1564\n#define mmDAC_AUTODETECT_CONTROL_BASE_IDX                                                              2\n#define mmDAC_AUTODETECT_CONTROL2                                                                      0x1565\n#define mmDAC_AUTODETECT_CONTROL2_BASE_IDX                                                             2\n#define mmDAC_AUTODETECT_CONTROL3                                                                      0x1566\n#define mmDAC_AUTODETECT_CONTROL3_BASE_IDX                                                             2\n#define mmDAC_AUTODETECT_STATUS                                                                        0x1567\n#define mmDAC_AUTODETECT_STATUS_BASE_IDX                                                               2\n#define mmDAC_AUTODETECT_INT_CONTROL                                                                   0x1568\n#define mmDAC_AUTODETECT_INT_CONTROL_BASE_IDX                                                          2\n#define mmDAC_FORCE_OUTPUT_CNTL                                                                        0x1569\n#define mmDAC_FORCE_OUTPUT_CNTL_BASE_IDX                                                               2\n#define mmDAC_FORCE_DATA                                                                               0x156a\n#define mmDAC_FORCE_DATA_BASE_IDX                                                                      2\n#define mmDAC_POWERDOWN                                                                                0x156b\n#define mmDAC_POWERDOWN_BASE_IDX                                                                       2\n#define mmDAC_CONTROL                                                                                  0x156c\n#define mmDAC_CONTROL_BASE_IDX                                                                         2\n#define mmDAC_COMPARATOR_ENABLE                                                                        0x156d\n#define mmDAC_COMPARATOR_ENABLE_BASE_IDX                                                               2\n#define mmDAC_COMPARATOR_OUTPUT                                                                        0x156e\n#define mmDAC_COMPARATOR_OUTPUT_BASE_IDX                                                               2\n#define mmDAC_PWR_CNTL                                                                                 0x156f\n#define mmDAC_PWR_CNTL_BASE_IDX                                                                        2\n#define mmDAC_DFT_CONFIG                                                                               0x1570\n#define mmDAC_DFT_CONFIG_BASE_IDX                                                                      2\n#define mmDAC_FIFO_STATUS                                                                              0x1571\n#define mmDAC_FIFO_STATUS_BASE_IDX                                                                     2\n#define mmDC_I2C_CONTROL                                                                               0x1584\n#define mmDC_I2C_CONTROL_BASE_IDX                                                                      2\n#define mmDC_I2C_ARBITRATION                                                                           0x1585\n#define mmDC_I2C_ARBITRATION_BASE_IDX                                                                  2\n#define mmDC_I2C_INTERRUPT_CONTROL                                                                     0x1586\n#define mmDC_I2C_INTERRUPT_CONTROL_BASE_IDX                                                            2\n#define mmDC_I2C_SW_STATUS                                                                             0x1587\n#define mmDC_I2C_SW_STATUS_BASE_IDX                                                                    2\n#define mmDC_I2C_DDC1_HW_STATUS                                                                        0x1588\n#define mmDC_I2C_DDC1_HW_STATUS_BASE_IDX                                                               2\n#define mmDC_I2C_DDC2_HW_STATUS                                                                        0x1589\n#define mmDC_I2C_DDC2_HW_STATUS_BASE_IDX                                                               2\n#define mmDC_I2C_DDC3_HW_STATUS                                                                        0x158a\n#define mmDC_I2C_DDC3_HW_STATUS_BASE_IDX                                                               2\n#define mmDC_I2C_DDC4_HW_STATUS                                                                        0x158b\n#define mmDC_I2C_DDC4_HW_STATUS_BASE_IDX                                                               2\n#define mmDC_I2C_DDC5_HW_STATUS                                                                        0x158c\n#define mmDC_I2C_DDC5_HW_STATUS_BASE_IDX                                                               2\n#define mmDC_I2C_DDC6_HW_STATUS                                                                        0x158d\n#define mmDC_I2C_DDC6_HW_STATUS_BASE_IDX                                                               2\n#define mmDC_I2C_DDC1_SPEED                                                                            0x158e\n#define mmDC_I2C_DDC1_SPEED_BASE_IDX                                                                   2\n#define mmDC_I2C_DDC1_SETUP                                                                            0x158f\n#define mmDC_I2C_DDC1_SETUP_BASE_IDX                                                                   2\n#define mmDC_I2C_DDC2_SPEED                                                                            0x1590\n#define mmDC_I2C_DDC2_SPEED_BASE_IDX                                                                   2\n#define mmDC_I2C_DDC2_SETUP                                                                            0x1591\n#define mmDC_I2C_DDC2_SETUP_BASE_IDX                                                                   2\n#define mmDC_I2C_DDC3_SPEED                                                                            0x1592\n#define mmDC_I2C_DDC3_SPEED_BASE_IDX                                                                   2\n#define mmDC_I2C_DDC3_SETUP                                                                            0x1593\n#define mmDC_I2C_DDC3_SETUP_BASE_IDX                                                                   2\n#define mmDC_I2C_DDC4_SPEED                                                                            0x1594\n#define mmDC_I2C_DDC4_SPEED_BASE_IDX                                                                   2\n#define mmDC_I2C_DDC4_SETUP                                                                            0x1595\n#define mmDC_I2C_DDC4_SETUP_BASE_IDX                                                                   2\n#define mmDC_I2C_DDC5_SPEED                                                                            0x1596\n#define mmDC_I2C_DDC5_SPEED_BASE_IDX                                                                   2\n#define mmDC_I2C_DDC5_SETUP                                                                            0x1597\n#define mmDC_I2C_DDC5_SETUP_BASE_IDX                                                                   2\n#define mmDC_I2C_DDC6_SPEED                                                                            0x1598\n#define mmDC_I2C_DDC6_SPEED_BASE_IDX                                                                   2\n#define mmDC_I2C_DDC6_SETUP                                                                            0x1599\n#define mmDC_I2C_DDC6_SETUP_BASE_IDX                                                                   2\n#define mmDC_I2C_TRANSACTION0                                                                          0x159a\n#define mmDC_I2C_TRANSACTION0_BASE_IDX                                                                 2\n#define mmDC_I2C_TRANSACTION1                                                                          0x159b\n#define mmDC_I2C_TRANSACTION1_BASE_IDX                                                                 2\n#define mmDC_I2C_TRANSACTION2                                                                          0x159c\n#define mmDC_I2C_TRANSACTION2_BASE_IDX                                                                 2\n#define mmDC_I2C_TRANSACTION3                                                                          0x159d\n#define mmDC_I2C_TRANSACTION3_BASE_IDX                                                                 2\n#define mmDC_I2C_DATA                                                                                  0x159e\n#define mmDC_I2C_DATA_BASE_IDX                                                                         2\n#define mmDC_I2C_DDCVGA_HW_STATUS                                                                      0x159f\n#define mmDC_I2C_DDCVGA_HW_STATUS_BASE_IDX                                                             2\n#define mmDC_I2C_DDCVGA_SPEED                                                                          0x15a0\n#define mmDC_I2C_DDCVGA_SPEED_BASE_IDX                                                                 2\n#define mmDC_I2C_DDCVGA_SETUP                                                                          0x15a1\n#define mmDC_I2C_DDCVGA_SETUP_BASE_IDX                                                                 2\n#define mmDC_I2C_EDID_DETECT_CTRL                                                                      0x15a2\n#define mmDC_I2C_EDID_DETECT_CTRL_BASE_IDX                                                             2\n#define mmDC_I2C_READ_REQUEST_INTERRUPT                                                                0x15a3\n#define mmDC_I2C_READ_REQUEST_INTERRUPT_BASE_IDX                                                       2\n#define mmGENERIC_I2C_CONTROL                                                                          0x15a4\n#define mmGENERIC_I2C_CONTROL_BASE_IDX                                                                 2\n#define mmGENERIC_I2C_INTERRUPT_CONTROL                                                                0x15a5\n#define mmGENERIC_I2C_INTERRUPT_CONTROL_BASE_IDX                                                       2\n#define mmGENERIC_I2C_STATUS                                                                           0x15a6\n#define mmGENERIC_I2C_STATUS_BASE_IDX                                                                  2\n#define mmGENERIC_I2C_SPEED                                                                            0x15a7\n#define mmGENERIC_I2C_SPEED_BASE_IDX                                                                   2\n#define mmGENERIC_I2C_SETUP                                                                            0x15a8\n#define mmGENERIC_I2C_SETUP_BASE_IDX                                                                   2\n#define mmGENERIC_I2C_TRANSACTION                                                                      0x15a9\n#define mmGENERIC_I2C_TRANSACTION_BASE_IDX                                                             2\n#define mmGENERIC_I2C_DATA                                                                             0x15aa\n#define mmGENERIC_I2C_DATA_BASE_IDX                                                                    2\n#define mmGENERIC_I2C_PIN_SELECTION                                                                    0x15ab\n#define mmGENERIC_I2C_PIN_SELECTION_BASE_IDX                                                           2\n#define mmDCO_SCRATCH0                                                                                 0x15b6\n#define mmDCO_SCRATCH0_BASE_IDX                                                                        2\n#define mmDCO_SCRATCH1                                                                                 0x15b7\n#define mmDCO_SCRATCH1_BASE_IDX                                                                        2\n#define mmDCO_SCRATCH2                                                                                 0x15b8\n#define mmDCO_SCRATCH2_BASE_IDX                                                                        2\n#define mmDCO_SCRATCH3                                                                                 0x15b9\n#define mmDCO_SCRATCH3_BASE_IDX                                                                        2\n#define mmDCO_SCRATCH4                                                                                 0x15ba\n#define mmDCO_SCRATCH4_BASE_IDX                                                                        2\n#define mmDCO_SCRATCH5                                                                                 0x15bb\n#define mmDCO_SCRATCH5_BASE_IDX                                                                        2\n#define mmDCO_SCRATCH6                                                                                 0x15bc\n#define mmDCO_SCRATCH6_BASE_IDX                                                                        2\n#define mmDCO_SCRATCH7                                                                                 0x15bd\n#define mmDCO_SCRATCH7_BASE_IDX                                                                        2\n#define mmDCE_VCE_CONTROL                                                                              0x15be\n#define mmDCE_VCE_CONTROL_BASE_IDX                                                                     2\n#define mmDISP_INTERRUPT_STATUS                                                                        0x15bf\n#define mmDISP_INTERRUPT_STATUS_BASE_IDX                                                               2\n#define mmDISP_INTERRUPT_STATUS_CONTINUE                                                               0x15c0\n#define mmDISP_INTERRUPT_STATUS_CONTINUE_BASE_IDX                                                      2\n#define mmDISP_INTERRUPT_STATUS_CONTINUE2                                                              0x15c1\n#define mmDISP_INTERRUPT_STATUS_CONTINUE2_BASE_IDX                                                     2\n#define mmDISP_INTERRUPT_STATUS_CONTINUE3                                                              0x15c2\n#define mmDISP_INTERRUPT_STATUS_CONTINUE3_BASE_IDX                                                     2\n#define mmDISP_INTERRUPT_STATUS_CONTINUE4                                                              0x15c3\n#define mmDISP_INTERRUPT_STATUS_CONTINUE4_BASE_IDX                                                     2\n#define mmDISP_INTERRUPT_STATUS_CONTINUE5                                                              0x15c4\n#define mmDISP_INTERRUPT_STATUS_CONTINUE5_BASE_IDX                                                     2\n#define mmDISP_INTERRUPT_STATUS_CONTINUE6                                                              0x15c5\n#define mmDISP_INTERRUPT_STATUS_CONTINUE6_BASE_IDX                                                     2\n#define mmDISP_INTERRUPT_STATUS_CONTINUE7                                                              0x15c6\n#define mmDISP_INTERRUPT_STATUS_CONTINUE7_BASE_IDX                                                     2\n#define mmDISP_INTERRUPT_STATUS_CONTINUE8                                                              0x15c7\n#define mmDISP_INTERRUPT_STATUS_CONTINUE8_BASE_IDX                                                     2\n#define mmDISP_INTERRUPT_STATUS_CONTINUE9                                                              0x15c8\n#define mmDISP_INTERRUPT_STATUS_CONTINUE9_BASE_IDX                                                     2\n#define mmDCO_MEM_PWR_STATUS                                                                           0x15c9\n#define mmDCO_MEM_PWR_STATUS_BASE_IDX                                                                  2\n#define mmDCO_MEM_PWR_CTRL                                                                             0x15ca\n#define mmDCO_MEM_PWR_CTRL_BASE_IDX                                                                    2\n#define mmDCO_MEM_PWR_CTRL2                                                                            0x15cb\n#define mmDCO_MEM_PWR_CTRL2_BASE_IDX                                                                   2\n#define mmDCO_CLK_CNTL                                                                                 0x15cc\n#define mmDCO_CLK_CNTL_BASE_IDX                                                                        2\n#define mmDCO_POWER_MANAGEMENT_CNTL                                                                    0x15d0\n#define mmDCO_POWER_MANAGEMENT_CNTL_BASE_IDX                                                           2\n#define mmDIG_SOFT_RESET_2                                                                             0x15d2\n#define mmDIG_SOFT_RESET_2_BASE_IDX                                                                    2\n#define mmDCO_STEREOSYNC_SEL                                                                           0x15d6\n#define mmDCO_STEREOSYNC_SEL_BASE_IDX                                                                  2\n#define mmDCO_SOFT_RESET                                                                               0x15d9\n#define mmDCO_SOFT_RESET_BASE_IDX                                                                      2\n#define mmDIG_SOFT_RESET                                                                               0x15da\n#define mmDIG_SOFT_RESET_BASE_IDX                                                                      2\n#define mmDCO_MEM_PWR_STATUS1                                                                          0x15dc\n#define mmDCO_MEM_PWR_STATUS1_BASE_IDX                                                                 2\n#define mmDISP_INTERRUPT_STATUS_CONTINUE10                                                             0x15dd\n#define mmDISP_INTERRUPT_STATUS_CONTINUE10_BASE_IDX                                                    2\n#define mmDCO_CLK_CNTL2                                                                                0x15de\n#define mmDCO_CLK_CNTL2_BASE_IDX                                                                       2\n#define mmDCO_CLK_CNTL3                                                                                0x15df\n#define mmDCO_CLK_CNTL3_BASE_IDX                                                                       2\n#define mmDCO_HDMI_RXSTATUS_TIMER_CONTROL                                                              0x15eb\n#define mmDCO_HDMI_RXSTATUS_TIMER_CONTROL_BASE_IDX                                                     2\n#define mmDCO_PSP_INTERRUPT_STATUS                                                                     0x15ec\n#define mmDCO_PSP_INTERRUPT_STATUS_BASE_IDX                                                            2\n#define mmDCO_PSP_INTERRUPT_CLEAR                                                                      0x15ed\n#define mmDCO_PSP_INTERRUPT_CLEAR_BASE_IDX                                                             2\n#define mmDCO_GENERIC_INTERRUPT_MESSAGE                                                                0x15ee\n#define mmDCO_GENERIC_INTERRUPT_MESSAGE_BASE_IDX                                                       2\n#define mmDCO_GENERIC_INTERRUPT_CLEAR                                                                  0x15ef\n#define mmDCO_GENERIC_INTERRUPT_CLEAR_BASE_IDX                                                         2\n#define mmFMT_MEMORY0_CONTROL                                                                          0x15f0\n#define mmFMT_MEMORY0_CONTROL_BASE_IDX                                                                 2\n#define mmFMT_MEMORY1_CONTROL                                                                          0x15f1\n#define mmFMT_MEMORY1_CONTROL_BASE_IDX                                                                 2\n#define mmFMT_MEMORY2_CONTROL                                                                          0x15f2\n#define mmFMT_MEMORY2_CONTROL_BASE_IDX                                                                 2\n#define mmFMT_MEMORY3_CONTROL                                                                          0x15f3\n#define mmFMT_MEMORY3_CONTROL_BASE_IDX                                                                 2\n#define mmFMT_MEMORY4_CONTROL                                                                          0x15f4\n#define mmFMT_MEMORY4_CONTROL_BASE_IDX                                                                 2\n#define mmFMT_MEMORY5_CONTROL                                                                          0x15f5\n#define mmFMT_MEMORY5_CONTROL_BASE_IDX                                                                 2\n#define mmDISP_INTERRUPT_STATUS_CONTINUE11                                                             0x15f6\n#define mmDISP_INTERRUPT_STATUS_CONTINUE11_BASE_IDX                                                    2\n#define mmDC_GENERICA                                                                                  0x207e\n#define mmDC_GENERICA_BASE_IDX                                                                         2\n#define mmDC_GENERICB                                                                                  0x207f\n#define mmDC_GENERICB_BASE_IDX                                                                         2\n#define mmDC_PAD_EXTERN_SIG                                                                            0x2080\n#define mmDC_PAD_EXTERN_SIG_BASE_IDX                                                                   2\n#define mmDC_REF_CLK_CNTL                                                                              0x2081\n#define mmDC_REF_CLK_CNTL_BASE_IDX                                                                     2\n#define mmDC_GPIO_DEBUG                                                                                0x2082\n#define mmDC_GPIO_DEBUG_BASE_IDX                                                                       2\n#define mmUNIPHYA_LINK_CNTL                                                                            0x2083\n#define mmUNIPHYA_LINK_CNTL_BASE_IDX                                                                   2\n#define mmUNIPHYA_CHANNEL_XBAR_CNTL                                                                    0x2084\n#define mmUNIPHYA_CHANNEL_XBAR_CNTL_BASE_IDX                                                           2\n#define mmUNIPHYB_LINK_CNTL                                                                            0x2085\n#define mmUNIPHYB_LINK_CNTL_BASE_IDX                                                                   2\n#define mmUNIPHYB_CHANNEL_XBAR_CNTL                                                                    0x2086\n#define mmUNIPHYB_CHANNEL_XBAR_CNTL_BASE_IDX                                                           2\n#define mmUNIPHYC_LINK_CNTL                                                                            0x2087\n#define mmUNIPHYC_LINK_CNTL_BASE_IDX                                                                   2\n#define mmUNIPHYC_CHANNEL_XBAR_CNTL                                                                    0x2088\n#define mmUNIPHYC_CHANNEL_XBAR_CNTL_BASE_IDX                                                           2\n#define mmUNIPHYD_LINK_CNTL                                                                            0x2089\n#define mmUNIPHYD_LINK_CNTL_BASE_IDX                                                                   2\n#define mmUNIPHYD_CHANNEL_XBAR_CNTL                                                                    0x208a\n#define mmUNIPHYD_CHANNEL_XBAR_CNTL_BASE_IDX                                                           2\n#define mmUNIPHYE_LINK_CNTL                                                                            0x208b\n#define mmUNIPHYE_LINK_CNTL_BASE_IDX                                                                   2\n#define mmUNIPHYE_CHANNEL_XBAR_CNTL                                                                    0x208c\n#define mmUNIPHYE_CHANNEL_XBAR_CNTL_BASE_IDX                                                           2\n#define mmUNIPHYF_LINK_CNTL                                                                            0x208d\n#define mmUNIPHYF_LINK_CNTL_BASE_IDX                                                                   2\n#define mmUNIPHYF_CHANNEL_XBAR_CNTL                                                                    0x208e\n#define mmUNIPHYF_CHANNEL_XBAR_CNTL_BASE_IDX                                                           2\n#define mmUNIPHYG_LINK_CNTL                                                                            0x208f\n#define mmUNIPHYG_LINK_CNTL_BASE_IDX                                                                   2\n#define mmUNIPHYG_CHANNEL_XBAR_CNTL                                                                    0x2090\n#define mmUNIPHYG_CHANNEL_XBAR_CNTL_BASE_IDX                                                           2\n#define mmDCIO_WRCMD_DELAY                                                                             0x2094\n#define mmDCIO_WRCMD_DELAY_BASE_IDX                                                                    2\n#define mmDC_PINSTRAPS                                                                                 0x2096\n#define mmDC_PINSTRAPS_BASE_IDX                                                                        2\n#define mmCC_DC_MISC_STRAPS                                                                            0x2097\n#define mmCC_DC_MISC_STRAPS_BASE_IDX                                                                   2\n#define mmDC_DVODATA_CONFIG                                                                            0x2098\n#define mmDC_DVODATA_CONFIG_BASE_IDX                                                                   2\n#define mmLVTMA_PWRSEQ_CNTL                                                                            0x2099\n#define mmLVTMA_PWRSEQ_CNTL_BASE_IDX                                                                   2\n#define mmLVTMA_PWRSEQ_STATE                                                                           0x209a\n#define mmLVTMA_PWRSEQ_STATE_BASE_IDX                                                                  2\n#define mmLVTMA_PWRSEQ_REF_DIV                                                                         0x209b\n#define mmLVTMA_PWRSEQ_REF_DIV_BASE_IDX                                                                2\n#define mmLVTMA_PWRSEQ_DELAY1                                                                          0x209c\n#define mmLVTMA_PWRSEQ_DELAY1_BASE_IDX                                                                 2\n#define mmLVTMA_PWRSEQ_DELAY2                                                                          0x209d\n#define mmLVTMA_PWRSEQ_DELAY2_BASE_IDX                                                                 2\n#define mmBL_PWM_CNTL                                                                                  0x209e\n#define mmBL_PWM_CNTL_BASE_IDX                                                                         2\n#define mmBL_PWM_CNTL2                                                                                 0x209f\n#define mmBL_PWM_CNTL2_BASE_IDX                                                                        2\n#define mmBL_PWM_PERIOD_CNTL                                                                           0x20a0\n#define mmBL_PWM_PERIOD_CNTL_BASE_IDX                                                                  2\n#define mmBL_PWM_GRP1_REG_LOCK                                                                         0x20a1\n#define mmBL_PWM_GRP1_REG_LOCK_BASE_IDX                                                                2\n#define mmDCIO_GSL_GENLK_PAD_CNTL                                                                      0x20a2\n#define mmDCIO_GSL_GENLK_PAD_CNTL_BASE_IDX                                                             2\n#define mmDCIO_GSL_SWAPLOCK_PAD_CNTL                                                                   0x20a3\n#define mmDCIO_GSL_SWAPLOCK_PAD_CNTL_BASE_IDX                                                          2\n#define mmDCIO_GSL0_CNTL                                                                               0x20a4\n#define mmDCIO_GSL0_CNTL_BASE_IDX                                                                      2\n#define mmDCIO_GSL1_CNTL                                                                               0x20a5\n#define mmDCIO_GSL1_CNTL_BASE_IDX                                                                      2\n#define mmDCIO_GSL2_CNTL                                                                               0x20a6\n#define mmDCIO_GSL2_CNTL_BASE_IDX                                                                      2\n#define mmDC_GPU_TIMER_START_POSITION_V_UPDATE                                                         0x20a7\n#define mmDC_GPU_TIMER_START_POSITION_V_UPDATE_BASE_IDX                                                2\n#define mmDC_GPU_TIMER_START_POSITION_P_FLIP                                                           0x20a8\n#define mmDC_GPU_TIMER_START_POSITION_P_FLIP_BASE_IDX                                                  2\n#define mmDC_GPU_TIMER_READ                                                                            0x20a9\n#define mmDC_GPU_TIMER_READ_BASE_IDX                                                                   2\n#define mmDC_GPU_TIMER_READ_CNTL                                                                       0x20aa\n#define mmDC_GPU_TIMER_READ_CNTL_BASE_IDX                                                              2\n#define mmDCIO_CLOCK_CNTL                                                                              0x20ab\n#define mmDCIO_CLOCK_CNTL_BASE_IDX                                                                     2\n#define mmDCO_DCFE_EXT_VSYNC_CNTL                                                                      0x20ae\n#define mmDCO_DCFE_EXT_VSYNC_CNTL_BASE_IDX                                                             2\n#define mmDCIO_SOFT_RESET                                                                              0x20b4\n#define mmDCIO_SOFT_RESET_BASE_IDX                                                                     2\n#define mmDCIO_DPHY_SEL                                                                                0x20b5\n#define mmDCIO_DPHY_SEL_BASE_IDX                                                                       2\n#define mmUNIPHY_IMPCAL_LINKA                                                                          0x20b6\n#define mmUNIPHY_IMPCAL_LINKA_BASE_IDX                                                                 2\n#define mmUNIPHY_IMPCAL_LINKB                                                                          0x20b7\n#define mmUNIPHY_IMPCAL_LINKB_BASE_IDX                                                                 2\n#define mmUNIPHY_IMPCAL_PERIOD                                                                         0x20b8\n#define mmUNIPHY_IMPCAL_PERIOD_BASE_IDX                                                                2\n#define mmAUXP_IMPCAL                                                                                  0x20b9\n#define mmAUXP_IMPCAL_BASE_IDX                                                                         2\n#define mmAUXN_IMPCAL                                                                                  0x20ba\n#define mmAUXN_IMPCAL_BASE_IDX                                                                         2\n#define mmDCIO_IMPCAL_CNTL                                                                             0x20bb\n#define mmDCIO_IMPCAL_CNTL_BASE_IDX                                                                    2\n#define mmUNIPHY_IMPCAL_PSW_AB                                                                         0x20bc\n#define mmUNIPHY_IMPCAL_PSW_AB_BASE_IDX                                                                2\n#define mmUNIPHY_IMPCAL_LINKC                                                                          0x20bd\n#define mmUNIPHY_IMPCAL_LINKC_BASE_IDX                                                                 2\n#define mmUNIPHY_IMPCAL_LINKD                                                                          0x20be\n#define mmUNIPHY_IMPCAL_LINKD_BASE_IDX                                                                 2\n#define mmDCIO_IMPCAL_CNTL_CD                                                                          0x20bf\n#define mmDCIO_IMPCAL_CNTL_CD_BASE_IDX                                                                 2\n#define mmUNIPHY_IMPCAL_PSW_CD                                                                         0x20c0\n#define mmUNIPHY_IMPCAL_PSW_CD_BASE_IDX                                                                2\n#define mmUNIPHY_IMPCAL_LINKE                                                                          0x20c1\n#define mmUNIPHY_IMPCAL_LINKE_BASE_IDX                                                                 2\n#define mmUNIPHY_IMPCAL_LINKF                                                                          0x20c2\n#define mmUNIPHY_IMPCAL_LINKF_BASE_IDX                                                                 2\n#define mmDCIO_IMPCAL_CNTL_EF                                                                          0x20c3\n#define mmDCIO_IMPCAL_CNTL_EF_BASE_IDX                                                                 2\n#define mmUNIPHY_IMPCAL_PSW_EF                                                                         0x20c4\n#define mmUNIPHY_IMPCAL_PSW_EF_BASE_IDX                                                                2\n#define mmUNIPHYLPA_LINK_CNTL                                                                          0x20c5\n#define mmUNIPHYLPA_LINK_CNTL_BASE_IDX                                                                 2\n#define mmUNIPHYLPB_LINK_CNTL                                                                          0x20c6\n#define mmUNIPHYLPB_LINK_CNTL_BASE_IDX                                                                 2\n#define mmUNIPHYLPA_CHANNEL_XBAR_CNTL                                                                  0x20c7\n#define mmUNIPHYLPA_CHANNEL_XBAR_CNTL_BASE_IDX                                                         2\n#define mmUNIPHYLPB_CHANNEL_XBAR_CNTL                                                                  0x20c8\n#define mmUNIPHYLPB_CHANNEL_XBAR_CNTL_BASE_IDX                                                         2\n#define mmDCIO_DPCS_TX_INTERRUPT                                                                       0x20c9\n#define mmDCIO_DPCS_TX_INTERRUPT_BASE_IDX                                                              2\n#define mmDCIO_DPCS_RX_INTERRUPT                                                                       0x20ca\n#define mmDCIO_DPCS_RX_INTERRUPT_BASE_IDX                                                              2\n#define mmDCIO_SEMAPHORE0                                                                              0x20cb\n#define mmDCIO_SEMAPHORE0_BASE_IDX                                                                     2\n#define mmDCIO_SEMAPHORE1                                                                              0x20cc\n#define mmDCIO_SEMAPHORE1_BASE_IDX                                                                     2\n#define mmDCIO_SEMAPHORE2                                                                              0x20cd\n#define mmDCIO_SEMAPHORE2_BASE_IDX                                                                     2\n#define mmDCIO_SEMAPHORE3                                                                              0x20ce\n#define mmDCIO_SEMAPHORE3_BASE_IDX                                                                     2\n#define mmDCIO_SEMAPHORE4                                                                              0x20cf\n#define mmDCIO_SEMAPHORE4_BASE_IDX                                                                     2\n#define mmDCIO_SEMAPHORE5                                                                              0x20d0\n#define mmDCIO_SEMAPHORE5_BASE_IDX                                                                     2\n#define mmDCIO_SEMAPHORE6                                                                              0x20d1\n#define mmDCIO_SEMAPHORE6_BASE_IDX                                                                     2\n#define mmDCIO_SEMAPHORE7                                                                              0x20d2\n#define mmDCIO_SEMAPHORE7_BASE_IDX                                                                     2\n#define mmDC_GPIO_GENERIC_MASK                                                                         0x20de\n#define mmDC_GPIO_GENERIC_MASK_BASE_IDX                                                                2\n#define mmDC_GPIO_GENERIC_A                                                                            0x20df\n#define mmDC_GPIO_GENERIC_A_BASE_IDX                                                                   2\n#define mmDC_GPIO_GENERIC_EN                                                                           0x20e0\n#define mmDC_GPIO_GENERIC_EN_BASE_IDX                                                                  2\n#define mmDC_GPIO_GENERIC_Y                                                                            0x20e1\n#define mmDC_GPIO_GENERIC_Y_BASE_IDX                                                                   2\n#define mmDC_GPIO_DVODATA_MASK                                                                         0x20e2\n#define mmDC_GPIO_DVODATA_MASK_BASE_IDX                                                                2\n#define mmDC_GPIO_DVODATA_A                                                                            0x20e3\n#define mmDC_GPIO_DVODATA_A_BASE_IDX                                                                   2\n#define mmDC_GPIO_DVODATA_EN                                                                           0x20e4\n#define mmDC_GPIO_DVODATA_EN_BASE_IDX                                                                  2\n#define mmDC_GPIO_DVODATA_Y                                                                            0x20e5\n#define mmDC_GPIO_DVODATA_Y_BASE_IDX                                                                   2\n#define mmDC_GPIO_DDC1_MASK                                                                            0x20e6\n#define mmDC_GPIO_DDC1_MASK_BASE_IDX                                                                   2\n#define mmDC_GPIO_DDC1_A                                                                               0x20e7\n#define mmDC_GPIO_DDC1_A_BASE_IDX                                                                      2\n#define mmDC_GPIO_DDC1_EN                                                                              0x20e8\n#define mmDC_GPIO_DDC1_EN_BASE_IDX                                                                     2\n#define mmDC_GPIO_DDC1_Y                                                                               0x20e9\n#define mmDC_GPIO_DDC1_Y_BASE_IDX                                                                      2\n#define mmDC_GPIO_DDC2_MASK                                                                            0x20ea\n#define mmDC_GPIO_DDC2_MASK_BASE_IDX                                                                   2\n#define mmDC_GPIO_DDC2_A                                                                               0x20eb\n#define mmDC_GPIO_DDC2_A_BASE_IDX                                                                      2\n#define mmDC_GPIO_DDC2_EN                                                                              0x20ec\n#define mmDC_GPIO_DDC2_EN_BASE_IDX                                                                     2\n#define mmDC_GPIO_DDC2_Y                                                                               0x20ed\n#define mmDC_GPIO_DDC2_Y_BASE_IDX                                                                      2\n#define mmDC_GPIO_DDC3_MASK                                                                            0x20ee\n#define mmDC_GPIO_DDC3_MASK_BASE_IDX                                                                   2\n#define mmDC_GPIO_DDC3_A                                                                               0x20ef\n#define mmDC_GPIO_DDC3_A_BASE_IDX                                                                      2\n#define mmDC_GPIO_DDC3_EN                                                                              0x20f0\n#define mmDC_GPIO_DDC3_EN_BASE_IDX                                                                     2\n#define mmDC_GPIO_DDC3_Y                                                                               0x20f1\n#define mmDC_GPIO_DDC3_Y_BASE_IDX                                                                      2\n#define mmDC_GPIO_DDC4_MASK                                                                            0x20f2\n#define mmDC_GPIO_DDC4_MASK_BASE_IDX                                                                   2\n#define mmDC_GPIO_DDC4_A                                                                               0x20f3\n#define mmDC_GPIO_DDC4_A_BASE_IDX                                                                      2\n#define mmDC_GPIO_DDC4_EN                                                                              0x20f4\n#define mmDC_GPIO_DDC4_EN_BASE_IDX                                                                     2\n#define mmDC_GPIO_DDC4_Y                                                                               0x20f5\n#define mmDC_GPIO_DDC4_Y_BASE_IDX                                                                      2\n#define mmDC_GPIO_DDC5_MASK                                                                            0x20f6\n#define mmDC_GPIO_DDC5_MASK_BASE_IDX                                                                   2\n#define mmDC_GPIO_DDC5_A                                                                               0x20f7\n#define mmDC_GPIO_DDC5_A_BASE_IDX                                                                      2\n#define mmDC_GPIO_DDC5_EN                                                                              0x20f8\n#define mmDC_GPIO_DDC5_EN_BASE_IDX                                                                     2\n#define mmDC_GPIO_DDC5_Y                                                                               0x20f9\n#define mmDC_GPIO_DDC5_Y_BASE_IDX                                                                      2\n#define mmDC_GPIO_DDC6_MASK                                                                            0x20fa\n#define mmDC_GPIO_DDC6_MASK_BASE_IDX                                                                   2\n#define mmDC_GPIO_DDC6_A                                                                               0x20fb\n#define mmDC_GPIO_DDC6_A_BASE_IDX                                                                      2\n#define mmDC_GPIO_DDC6_EN                                                                              0x20fc\n#define mmDC_GPIO_DDC6_EN_BASE_IDX                                                                     2\n#define mmDC_GPIO_DDC6_Y                                                                               0x20fd\n#define mmDC_GPIO_DDC6_Y_BASE_IDX                                                                      2\n#define mmDC_GPIO_DDCVGA_MASK                                                                          0x20fe\n#define mmDC_GPIO_DDCVGA_MASK_BASE_IDX                                                                 2\n#define mmDC_GPIO_DDCVGA_A                                                                             0x20ff\n#define mmDC_GPIO_DDCVGA_A_BASE_IDX                                                                    2\n#define mmDC_GPIO_DDCVGA_EN                                                                            0x2100\n#define mmDC_GPIO_DDCVGA_EN_BASE_IDX                                                                   2\n#define mmDC_GPIO_DDCVGA_Y                                                                             0x2101\n#define mmDC_GPIO_DDCVGA_Y_BASE_IDX                                                                    2\n#define mmDC_GPIO_SYNCA_MASK                                                                           0x2102\n#define mmDC_GPIO_SYNCA_MASK_BASE_IDX                                                                  2\n#define mmDC_GPIO_SYNCA_A                                                                              0x2103\n#define mmDC_GPIO_SYNCA_A_BASE_IDX                                                                     2\n#define mmDC_GPIO_SYNCA_EN                                                                             0x2104\n#define mmDC_GPIO_SYNCA_EN_BASE_IDX                                                                    2\n#define mmDC_GPIO_SYNCA_Y                                                                              0x2105\n#define mmDC_GPIO_SYNCA_Y_BASE_IDX                                                                     2\n#define mmDC_GPIO_GENLK_MASK                                                                           0x2106\n#define mmDC_GPIO_GENLK_MASK_BASE_IDX                                                                  2\n#define mmDC_GPIO_GENLK_A                                                                              0x2107\n#define mmDC_GPIO_GENLK_A_BASE_IDX                                                                     2\n#define mmDC_GPIO_GENLK_EN                                                                             0x2108\n#define mmDC_GPIO_GENLK_EN_BASE_IDX                                                                    2\n#define mmDC_GPIO_GENLK_Y                                                                              0x2109\n#define mmDC_GPIO_GENLK_Y_BASE_IDX                                                                     2\n#define mmDC_GPIO_HPD_MASK                                                                             0x210a\n#define mmDC_GPIO_HPD_MASK_BASE_IDX                                                                    2\n#define mmDC_GPIO_HPD_A                                                                                0x210b\n#define mmDC_GPIO_HPD_A_BASE_IDX                                                                       2\n#define mmDC_GPIO_HPD_EN                                                                               0x210c\n#define mmDC_GPIO_HPD_EN_BASE_IDX                                                                      2\n#define mmDC_GPIO_HPD_Y                                                                                0x210d\n#define mmDC_GPIO_HPD_Y_BASE_IDX                                                                       2\n#define mmDC_GPIO_PWRSEQ_MASK                                                                          0x210e\n#define mmDC_GPIO_PWRSEQ_MASK_BASE_IDX                                                                 2\n#define mmDC_GPIO_PWRSEQ_A                                                                             0x210f\n#define mmDC_GPIO_PWRSEQ_A_BASE_IDX                                                                    2\n#define mmDC_GPIO_PWRSEQ_EN                                                                            0x2110\n#define mmDC_GPIO_PWRSEQ_EN_BASE_IDX                                                                   2\n#define mmDC_GPIO_PWRSEQ_Y                                                                             0x2111\n#define mmDC_GPIO_PWRSEQ_Y_BASE_IDX                                                                    2\n#define mmDC_GPIO_PAD_STRENGTH_1                                                                       0x2112\n#define mmDC_GPIO_PAD_STRENGTH_1_BASE_IDX                                                              2\n#define mmDC_GPIO_PAD_STRENGTH_2                                                                       0x2113\n#define mmDC_GPIO_PAD_STRENGTH_2_BASE_IDX                                                              2\n#define mmPHY_AUX_CNTL                                                                                 0x2115\n#define mmPHY_AUX_CNTL_BASE_IDX                                                                        2\n#define mmDC_GPIO_I2CPAD_MASK                                                                          0x2116\n#define mmDC_GPIO_I2CPAD_MASK_BASE_IDX                                                                 2\n#define mmDC_GPIO_I2CPAD_A                                                                             0x2117\n#define mmDC_GPIO_I2CPAD_A_BASE_IDX                                                                    2\n#define mmDC_GPIO_I2CPAD_EN                                                                            0x2118\n#define mmDC_GPIO_I2CPAD_EN_BASE_IDX                                                                   2\n#define mmDC_GPIO_I2CPAD_Y                                                                             0x2119\n#define mmDC_GPIO_I2CPAD_Y_BASE_IDX                                                                    2\n#define mmDC_GPIO_I2CPAD_STRENGTH                                                                      0x211a\n#define mmDC_GPIO_I2CPAD_STRENGTH_BASE_IDX                                                             2\n#define mmDVO_STRENGTH_CONTROL                                                                         0x211b\n#define mmDVO_STRENGTH_CONTROL_BASE_IDX                                                                2\n#define mmDVO_VREF_CONTROL                                                                             0x211c\n#define mmDVO_VREF_CONTROL_BASE_IDX                                                                    2\n#define mmDVO_SKEW_ADJUST                                                                              0x211d\n#define mmDVO_SKEW_ADJUST_BASE_IDX                                                                     2\n#define mmDC_GPIO_I2S_SPDIF_MASK                                                                       0x2126\n#define mmDC_GPIO_I2S_SPDIF_MASK_BASE_IDX                                                              2\n#define mmDC_GPIO_I2S_SPDIF_A                                                                          0x2127\n#define mmDC_GPIO_I2S_SPDIF_A_BASE_IDX                                                                 2\n#define mmDC_GPIO_I2S_SPDIF_EN                                                                         0x2128\n#define mmDC_GPIO_I2S_SPDIF_EN_BASE_IDX                                                                2\n#define mmDC_GPIO_I2S_SPDIF_Y                                                                          0x2129\n#define mmDC_GPIO_I2S_SPDIF_Y_BASE_IDX                                                                 2\n#define mmDC_GPIO_I2S_SPDIF_STRENGTH                                                                   0x212a\n#define mmDC_GPIO_I2S_SPDIF_STRENGTH_BASE_IDX                                                          2\n#define mmDC_GPIO_TX12_EN                                                                              0x212b\n#define mmDC_GPIO_TX12_EN_BASE_IDX                                                                     2\n#define mmDC_GPIO_AUX_CTRL_0                                                                           0x212c\n#define mmDC_GPIO_AUX_CTRL_0_BASE_IDX                                                                  2\n#define mmDC_GPIO_AUX_CTRL_1                                                                           0x212d\n#define mmDC_GPIO_AUX_CTRL_1_BASE_IDX                                                                  2\n#define mmDC_GPIO_AUX_CTRL_2                                                                           0x212e\n#define mmDC_GPIO_AUX_CTRL_2_BASE_IDX                                                                  2\n#define mmDC_GPIO_RXEN                                                                                 0x212f\n#define mmDC_GPIO_RXEN_BASE_IDX                                                                        2\n#define mmDC_GPIO_AUX_CTRL_3                                                                           0x2130\n#define mmDC_GPIO_AUX_CTRL_3_BASE_IDX                                                                  2\n#define mmDC_GPIO_AUX_CTRL_4                                                                           0x2131\n#define mmDC_GPIO_AUX_CTRL_4_BASE_IDX                                                                  2\n#define mmDC_GPIO_AUX_CTRL_5                                                                           0x2132\n#define mmDC_GPIO_AUX_CTRL_5_BASE_IDX                                                                  2\n#define mmAUXI2C_PAD_ALL_PWR_OK                                                                        0x2133\n#define mmAUXI2C_PAD_ALL_PWR_OK_BASE_IDX                                                               2\n#define mmDC_GPIO_PULLUPEN                                                                             0x2134\n#define mmDC_GPIO_PULLUPEN_BASE_IDX                                                                    2\n#define mmDC_GPIO_AUX_CTRL_6                                                                           0x2135\n#define mmDC_GPIO_AUX_CTRL_6_BASE_IDX                                                                  2\n#define mmBPHYC_DAC_MACRO_CNTL                                                                         0x2136\n#define mmBPHYC_DAC_MACRO_CNTL_BASE_IDX                                                                2\n#define mmDAC_MACRO_CNTL_RESERVED0                                                                     0x2136\n#define mmDAC_MACRO_CNTL_RESERVED0_BASE_IDX                                                            2\n#define mmBPHYC_DAC_AUTO_CALIB_CONTROL                                                                 0x2137\n#define mmBPHYC_DAC_AUTO_CALIB_CONTROL_BASE_IDX                                                        2\n#define mmDAC_MACRO_CNTL_RESERVED1                                                                     0x2137\n#define mmDAC_MACRO_CNTL_RESERVED1_BASE_IDX                                                            2\n#define mmDAC_MACRO_CNTL_RESERVED2                                                                     0x2138\n#define mmDAC_MACRO_CNTL_RESERVED2_BASE_IDX                                                            2\n#define mmDAC_MACRO_CNTL_RESERVED3                                                                     0x2139\n#define mmDAC_MACRO_CNTL_RESERVED3_BASE_IDX                                                            2\n#define mmDISP_DSI_DUAL_CTRL                                                                           0x277e\n#define mmDISP_DSI_DUAL_CTRL_BASE_IDX                                                                  2\n#define mmDPHY_MACRO_CNTL_RESERVED0                                                                    0x283e\n#define mmDPHY_MACRO_CNTL_RESERVED0_BASE_IDX                                                           2\n#define mmDPHY_MACRO_CNTL_RESERVED1                                                                    0x283f\n#define mmDPHY_MACRO_CNTL_RESERVED1_BASE_IDX                                                           2\n#define mmDPHY_MACRO_CNTL_RESERVED2                                                                    0x2840\n#define mmDPHY_MACRO_CNTL_RESERVED2_BASE_IDX                                                           2\n#define mmDPHY_MACRO_CNTL_RESERVED3                                                                    0x2841\n#define mmDPHY_MACRO_CNTL_RESERVED3_BASE_IDX                                                           2\n#define mmDPHY_MACRO_CNTL_RESERVED4                                                                    0x2842\n#define mmDPHY_MACRO_CNTL_RESERVED4_BASE_IDX                                                           2\n#define mmDPHY_MACRO_CNTL_RESERVED5                                                                    0x2843\n#define mmDPHY_MACRO_CNTL_RESERVED5_BASE_IDX                                                           2\n#define mmDPHY_MACRO_CNTL_RESERVED6                                                                    0x2844\n#define mmDPHY_MACRO_CNTL_RESERVED6_BASE_IDX                                                           2\n#define mmDPHY_MACRO_CNTL_RESERVED7                                                                    0x2845\n#define mmDPHY_MACRO_CNTL_RESERVED7_BASE_IDX                                                           2\n#define mmDPHY_MACRO_CNTL_RESERVED8                                                                    0x2846\n#define mmDPHY_MACRO_CNTL_RESERVED8_BASE_IDX                                                           2\n#define mmDPHY_MACRO_CNTL_RESERVED9                                                                    0x2847\n#define mmDPHY_MACRO_CNTL_RESERVED9_BASE_IDX                                                           2\n#define mmDPHY_MACRO_CNTL_RESERVED10                                                                   0x2848\n#define mmDPHY_MACRO_CNTL_RESERVED10_BASE_IDX                                                          2\n#define mmDPHY_MACRO_CNTL_RESERVED11                                                                   0x2849\n#define mmDPHY_MACRO_CNTL_RESERVED11_BASE_IDX                                                          2\n#define mmDPHY_MACRO_CNTL_RESERVED12                                                                   0x284a\n#define mmDPHY_MACRO_CNTL_RESERVED12_BASE_IDX                                                          2\n#define mmDPHY_MACRO_CNTL_RESERVED13                                                                   0x284b\n#define mmDPHY_MACRO_CNTL_RESERVED13_BASE_IDX                                                          2\n#define mmDPHY_MACRO_CNTL_RESERVED14                                                                   0x284c\n#define mmDPHY_MACRO_CNTL_RESERVED14_BASE_IDX                                                          2\n#define mmDPHY_MACRO_CNTL_RESERVED15                                                                   0x284d\n#define mmDPHY_MACRO_CNTL_RESERVED15_BASE_IDX                                                          2\n#define mmDPHY_MACRO_CNTL_RESERVED16                                                                   0x284e\n#define mmDPHY_MACRO_CNTL_RESERVED16_BASE_IDX                                                          2\n#define mmDPHY_MACRO_CNTL_RESERVED17                                                                   0x284f\n#define mmDPHY_MACRO_CNTL_RESERVED17_BASE_IDX                                                          2\n#define mmDPHY_MACRO_CNTL_RESERVED18                                                                   0x2850\n#define mmDPHY_MACRO_CNTL_RESERVED18_BASE_IDX                                                          2\n#define mmDPHY_MACRO_CNTL_RESERVED19                                                                   0x2851\n#define mmDPHY_MACRO_CNTL_RESERVED19_BASE_IDX                                                          2\n#define mmDPHY_MACRO_CNTL_RESERVED20                                                                   0x2852\n#define mmDPHY_MACRO_CNTL_RESERVED20_BASE_IDX                                                          2\n#define mmDPHY_MACRO_CNTL_RESERVED21                                                                   0x2853\n#define mmDPHY_MACRO_CNTL_RESERVED21_BASE_IDX                                                          2\n#define mmDPHY_MACRO_CNTL_RESERVED22                                                                   0x2854\n#define mmDPHY_MACRO_CNTL_RESERVED22_BASE_IDX                                                          2\n#define mmDPHY_MACRO_CNTL_RESERVED23                                                                   0x2855\n#define mmDPHY_MACRO_CNTL_RESERVED23_BASE_IDX                                                          2\n#define mmDPHY_MACRO_CNTL_RESERVED24                                                                   0x2856\n#define mmDPHY_MACRO_CNTL_RESERVED24_BASE_IDX                                                          2\n#define mmDPHY_MACRO_CNTL_RESERVED25                                                                   0x2857\n#define mmDPHY_MACRO_CNTL_RESERVED25_BASE_IDX                                                          2\n#define mmDPHY_MACRO_CNTL_RESERVED26                                                                   0x2858\n#define mmDPHY_MACRO_CNTL_RESERVED26_BASE_IDX                                                          2\n#define mmDPHY_MACRO_CNTL_RESERVED27                                                                   0x2859\n#define mmDPHY_MACRO_CNTL_RESERVED27_BASE_IDX                                                          2\n#define mmDPHY_MACRO_CNTL_RESERVED28                                                                   0x285a\n#define mmDPHY_MACRO_CNTL_RESERVED28_BASE_IDX                                                          2\n#define mmDPHY_MACRO_CNTL_RESERVED29                                                                   0x285b\n#define mmDPHY_MACRO_CNTL_RESERVED29_BASE_IDX                                                          2\n#define mmDPHY_MACRO_CNTL_RESERVED30                                                                   0x285c\n#define mmDPHY_MACRO_CNTL_RESERVED30_BASE_IDX                                                          2\n#define mmDPHY_MACRO_CNTL_RESERVED31                                                                   0x285d\n#define mmDPHY_MACRO_CNTL_RESERVED31_BASE_IDX                                                          2\n#define mmDPHY_MACRO_CNTL_RESERVED32                                                                   0x285e\n#define mmDPHY_MACRO_CNTL_RESERVED32_BASE_IDX                                                          2\n#define mmDPHY_MACRO_CNTL_RESERVED33                                                                   0x285f\n#define mmDPHY_MACRO_CNTL_RESERVED33_BASE_IDX                                                          2\n#define mmDPHY_MACRO_CNTL_RESERVED34                                                                   0x2860\n#define mmDPHY_MACRO_CNTL_RESERVED34_BASE_IDX                                                          2\n#define mmDPHY_MACRO_CNTL_RESERVED35                                                                   0x2861\n#define mmDPHY_MACRO_CNTL_RESERVED35_BASE_IDX                                                          2\n#define mmDPHY_MACRO_CNTL_RESERVED36                                                                   0x2862\n#define mmDPHY_MACRO_CNTL_RESERVED36_BASE_IDX                                                          2\n#define mmDPHY_MACRO_CNTL_RESERVED37                                                                   0x2863\n#define mmDPHY_MACRO_CNTL_RESERVED37_BASE_IDX                                                          2\n#define mmDPHY_MACRO_CNTL_RESERVED38                                                                   0x2864\n#define mmDPHY_MACRO_CNTL_RESERVED38_BASE_IDX                                                          2\n#define mmDPHY_MACRO_CNTL_RESERVED39                                                                   0x2865\n#define mmDPHY_MACRO_CNTL_RESERVED39_BASE_IDX                                                          2\n#define mmDPHY_MACRO_CNTL_RESERVED40                                                                   0x2866\n#define mmDPHY_MACRO_CNTL_RESERVED40_BASE_IDX                                                          2\n#define mmDPHY_MACRO_CNTL_RESERVED41                                                                   0x2867\n#define mmDPHY_MACRO_CNTL_RESERVED41_BASE_IDX                                                          2\n#define mmDPHY_MACRO_CNTL_RESERVED42                                                                   0x2868\n#define mmDPHY_MACRO_CNTL_RESERVED42_BASE_IDX                                                          2\n#define mmDPHY_MACRO_CNTL_RESERVED43                                                                   0x2869\n#define mmDPHY_MACRO_CNTL_RESERVED43_BASE_IDX                                                          2\n#define mmDPHY_MACRO_CNTL_RESERVED44                                                                   0x286a\n#define mmDPHY_MACRO_CNTL_RESERVED44_BASE_IDX                                                          2\n#define mmDPHY_MACRO_CNTL_RESERVED45                                                                   0x286b\n#define mmDPHY_MACRO_CNTL_RESERVED45_BASE_IDX                                                          2\n#define mmDPHY_MACRO_CNTL_RESERVED46                                                                   0x286c\n#define mmDPHY_MACRO_CNTL_RESERVED46_BASE_IDX                                                          2\n#define mmDPHY_MACRO_CNTL_RESERVED47                                                                   0x286d\n#define mmDPHY_MACRO_CNTL_RESERVED47_BASE_IDX                                                          2\n#define mmDPHY_MACRO_CNTL_RESERVED48                                                                   0x286e\n#define mmDPHY_MACRO_CNTL_RESERVED48_BASE_IDX                                                          2\n#define mmDPHY_MACRO_CNTL_RESERVED49                                                                   0x286f\n#define mmDPHY_MACRO_CNTL_RESERVED49_BASE_IDX                                                          2\n#define mmDPHY_MACRO_CNTL_RESERVED50                                                                   0x2870\n#define mmDPHY_MACRO_CNTL_RESERVED50_BASE_IDX                                                          2\n#define mmDPHY_MACRO_CNTL_RESERVED51                                                                   0x2871\n#define mmDPHY_MACRO_CNTL_RESERVED51_BASE_IDX                                                          2\n#define mmDPHY_MACRO_CNTL_RESERVED52                                                                   0x2872\n#define mmDPHY_MACRO_CNTL_RESERVED52_BASE_IDX                                                          2\n#define mmDPHY_MACRO_CNTL_RESERVED53                                                                   0x2873\n#define mmDPHY_MACRO_CNTL_RESERVED53_BASE_IDX                                                          2\n#define mmDPHY_MACRO_CNTL_RESERVED54                                                                   0x2874\n#define mmDPHY_MACRO_CNTL_RESERVED54_BASE_IDX                                                          2\n#define mmDPHY_MACRO_CNTL_RESERVED55                                                                   0x2875\n#define mmDPHY_MACRO_CNTL_RESERVED55_BASE_IDX                                                          2\n#define mmDPHY_MACRO_CNTL_RESERVED56                                                                   0x2876\n#define mmDPHY_MACRO_CNTL_RESERVED56_BASE_IDX                                                          2\n#define mmDPHY_MACRO_CNTL_RESERVED57                                                                   0x2877\n#define mmDPHY_MACRO_CNTL_RESERVED57_BASE_IDX                                                          2\n#define mmDPHY_MACRO_CNTL_RESERVED58                                                                   0x2878\n#define mmDPHY_MACRO_CNTL_RESERVED58_BASE_IDX                                                          2\n#define mmDPHY_MACRO_CNTL_RESERVED59                                                                   0x2879\n#define mmDPHY_MACRO_CNTL_RESERVED59_BASE_IDX                                                          2\n#define mmDPHY_MACRO_CNTL_RESERVED60                                                                   0x287a\n#define mmDPHY_MACRO_CNTL_RESERVED60_BASE_IDX                                                          2\n#define mmDPHY_MACRO_CNTL_RESERVED61                                                                   0x287b\n#define mmDPHY_MACRO_CNTL_RESERVED61_BASE_IDX                                                          2\n#define mmDPHY_MACRO_CNTL_RESERVED62                                                                   0x287c\n#define mmDPHY_MACRO_CNTL_RESERVED62_BASE_IDX                                                          2\n#define mmDPHY_MACRO_CNTL_RESERVED63                                                                   0x287d\n#define mmDPHY_MACRO_CNTL_RESERVED63_BASE_IDX                                                          2\n#define mmDPRX_AUX_REFERENCE_PULSE_DIV                                                                 0x2a7e\n#define mmDPRX_AUX_REFERENCE_PULSE_DIV_BASE_IDX                                                        2\n#define mmDPRX_AUX_CONTROL                                                                             0x2a7f\n#define mmDPRX_AUX_CONTROL_BASE_IDX                                                                    2\n#define mmDPRX_AUX_HPD_CONTROL1                                                                        0x2a80\n#define mmDPRX_AUX_HPD_CONTROL1_BASE_IDX                                                               2\n#define mmDPRX_AUX_HPD_CONTROL2                                                                        0x2a81\n#define mmDPRX_AUX_HPD_CONTROL2_BASE_IDX                                                               2\n#define mmDPRX_AUX_RX_STATUS                                                                           0x2a82\n#define mmDPRX_AUX_RX_STATUS_BASE_IDX                                                                  2\n#define mmDPRX_AUX_RX_ERROR_MASK                                                                       0x2a83\n#define mmDPRX_AUX_RX_ERROR_MASK_BASE_IDX                                                              2\n#define mmDPRX_AUX_DPHY_TX_REF_CONTROL                                                                 0x2a84\n#define mmDPRX_AUX_DPHY_TX_REF_CONTROL_BASE_IDX                                                        2\n#define mmDPRX_AUX_DPHY_TX_CONTROL                                                                     0x2a85\n#define mmDPRX_AUX_DPHY_TX_CONTROL_BASE_IDX                                                            2\n#define mmDPRX_AUX_DPHY_RX_CONTROL0                                                                    0x2a86\n#define mmDPRX_AUX_DPHY_RX_CONTROL0_BASE_IDX                                                           2\n#define mmDPRX_AUX_DPHY_RX_CONTROL1                                                                    0x2a87\n#define mmDPRX_AUX_DPHY_RX_CONTROL1_BASE_IDX                                                           2\n#define mmDPRX_AUX_DPHY_TX_STATUS                                                                      0x2a88\n#define mmDPRX_AUX_DPHY_TX_STATUS_BASE_IDX                                                             2\n#define mmDPRX_AUX_DPHY_RX_STATUS                                                                      0x2a89\n#define mmDPRX_AUX_DPHY_RX_STATUS_BASE_IDX                                                             2\n#define mmDPRX_AUX_DMCU_HW_INT_STATUS                                                                  0x2a8a\n#define mmDPRX_AUX_DMCU_HW_INT_STATUS_BASE_IDX                                                         2\n#define mmDPRX_AUX_DMCU_HW_INT_ACK                                                                     0x2a8b\n#define mmDPRX_AUX_DMCU_HW_INT_ACK_BASE_IDX                                                            2\n#define mmDPRX_AUX_CPU_TO_DMCU_INTERRUPT1                                                              0x2a8c\n#define mmDPRX_AUX_CPU_TO_DMCU_INTERRUPT1_BASE_IDX                                                     2\n#define mmDPRX_AUX_CPU_TO_DMCU_INTERRUPT2                                                              0x2a8d\n#define mmDPRX_AUX_CPU_TO_DMCU_INTERRUPT2_BASE_IDX                                                     2\n#define mmDPRX_AUX_DMCU_TO_CPU_INTERRUPT1                                                              0x2a8e\n#define mmDPRX_AUX_DMCU_TO_CPU_INTERRUPT1_BASE_IDX                                                     2\n#define mmDPRX_AUX_DMCU_TO_CPU_INTERRUPT2                                                              0x2a8f\n#define mmDPRX_AUX_DMCU_TO_CPU_INTERRUPT2_BASE_IDX                                                     2\n#define mmDPRX_AUX_AUX_BUF_INDEX                                                                       0x2a90\n#define mmDPRX_AUX_AUX_BUF_INDEX_BASE_IDX                                                              2\n#define mmDPRX_AUX_AUX_BUF_DATA                                                                        0x2a91\n#define mmDPRX_AUX_AUX_BUF_DATA_BASE_IDX                                                               2\n#define mmDPRX_AUX_EDID_INDEX                                                                          0x2a92\n#define mmDPRX_AUX_EDID_INDEX_BASE_IDX                                                                 2\n#define mmDPRX_AUX_EDID_DATA                                                                           0x2a93\n#define mmDPRX_AUX_EDID_DATA_BASE_IDX                                                                  2\n#define mmDPRX_AUX_DPCD_INDEX1                                                                         0x2a94\n#define mmDPRX_AUX_DPCD_INDEX1_BASE_IDX                                                                2\n#define mmDPRX_AUX_DPCD_DATA1                                                                          0x2a95\n#define mmDPRX_AUX_DPCD_DATA1_BASE_IDX                                                                 2\n#define mmDPRX_AUX_DPCD_INDEX2                                                                         0x2a96\n#define mmDPRX_AUX_DPCD_INDEX2_BASE_IDX                                                                2\n#define mmDPRX_AUX_DPCD_DATA2                                                                          0x2a97\n#define mmDPRX_AUX_DPCD_DATA2_BASE_IDX                                                                 2\n#define mmDPRX_AUX_MSG_INDEX1                                                                          0x2a98\n#define mmDPRX_AUX_MSG_INDEX1_BASE_IDX                                                                 2\n#define mmDPRX_AUX_MSG_DATA1                                                                           0x2a99\n#define mmDPRX_AUX_MSG_DATA1_BASE_IDX                                                                  2\n#define mmDPRX_AUX_MSG_INDEX2                                                                          0x2a9a\n#define mmDPRX_AUX_MSG_INDEX2_BASE_IDX                                                                 2\n#define mmDPRX_AUX_MSG_DATA2                                                                           0x2a9b\n#define mmDPRX_AUX_MSG_DATA2_BASE_IDX                                                                  2\n#define mmDPRX_AUX_KSV_INDEX1                                                                          0x2a9c\n#define mmDPRX_AUX_KSV_INDEX1_BASE_IDX                                                                 2\n#define mmDPRX_AUX_KSV_DATA1                                                                           0x2a9d\n#define mmDPRX_AUX_KSV_DATA1_BASE_IDX                                                                  2\n#define mmDPRX_AUX_KSV_INDEX2                                                                          0x2a9e\n#define mmDPRX_AUX_KSV_INDEX2_BASE_IDX                                                                 2\n#define mmDPRX_AUX_KSV_DATA2                                                                           0x2a9f\n#define mmDPRX_AUX_KSV_DATA2_BASE_IDX                                                                  2\n#define mmDPRX_AUX_MSG_TIMEOUT_CONTROL                                                                 0x2aa0\n#define mmDPRX_AUX_MSG_TIMEOUT_CONTROL_BASE_IDX                                                        2\n#define mmDPRX_AUX_MSG_BUF_CONTROL1                                                                    0x2aa1\n#define mmDPRX_AUX_MSG_BUF_CONTROL1_BASE_IDX                                                           2\n#define mmDPRX_AUX_MSG_BUF_CONTROL2                                                                    0x2aa2\n#define mmDPRX_AUX_MSG_BUF_CONTROL2_BASE_IDX                                                           2\n#define mmDPRX_AUX_SCRATCH1                                                                            0x2aa3\n#define mmDPRX_AUX_SCRATCH1_BASE_IDX                                                                   2\n#define mmDPRX_AUX_SCRATCH2                                                                            0x2aa4\n#define mmDPRX_AUX_SCRATCH2_BASE_IDX                                                                   2\n#define mmDPRX_AUX_MSG1_PENDING                                                                        0x2aa5\n#define mmDPRX_AUX_MSG1_PENDING_BASE_IDX                                                               2\n#define mmDPRX_AUX_MSG2_PENDING                                                                        0x2aa6\n#define mmDPRX_AUX_MSG2_PENDING_BASE_IDX                                                               2\n#define mmDPRX_AUX_MSG3_PENDING                                                                        0x2aa7\n#define mmDPRX_AUX_MSG3_PENDING_BASE_IDX                                                               2\n#define mmDPRX_AUX_MSG4_PENDING                                                                        0x2aa8\n#define mmDPRX_AUX_MSG4_PENDING_BASE_IDX                                                               2\n#define mmDPRX_DPHY_DPCD_LANE_COUNT_SET                                                                0x2afe\n#define mmDPRX_DPHY_DPCD_LANE_COUNT_SET_BASE_IDX                                                       2\n#define mmDPRX_DPHY_DPCD_TRAINING_PATTERN_SET                                                          0x2aff\n#define mmDPRX_DPHY_DPCD_TRAINING_PATTERN_SET_BASE_IDX                                                 2\n#define mmDPRX_DPHY_DPCD_MSTM_CTRL                                                                     0x2b00\n#define mmDPRX_DPHY_DPCD_MSTM_CTRL_BASE_IDX                                                            2\n#define mmDPRX_DPHY_DPCD_LINK_QUAL_LANE0_SET                                                           0x2b01\n#define mmDPRX_DPHY_DPCD_LINK_QUAL_LANE0_SET_BASE_IDX                                                  2\n#define mmDPRX_DPHY_DPCD_LINK_QUAL_LANE0_STATUS                                                        0x2b02\n#define mmDPRX_DPHY_DPCD_LINK_QUAL_LANE0_STATUS_BASE_IDX                                               2\n#define mmDPRX_DPHY_DPCD_LINK_QUAL_LANE1_SET                                                           0x2b03\n#define mmDPRX_DPHY_DPCD_LINK_QUAL_LANE1_SET_BASE_IDX                                                  2\n#define mmDPRX_DPHY_DPCD_LINK_QUAL_LANE1_STATUS                                                        0x2b04\n#define mmDPRX_DPHY_DPCD_LINK_QUAL_LANE1_STATUS_BASE_IDX                                               2\n#define mmDPRX_DPHY_DPCD_LINK_QUAL_LANE2_SET                                                           0x2b05\n#define mmDPRX_DPHY_DPCD_LINK_QUAL_LANE2_SET_BASE_IDX                                                  2\n#define mmDPRX_DPHY_DPCD_LINK_QUAL_LANE2_STATUS                                                        0x2b06\n#define mmDPRX_DPHY_DPCD_LINK_QUAL_LANE2_STATUS_BASE_IDX                                               2\n#define mmDPRX_DPHY_DPCD_LINK_QUAL_LANE3_SET                                                           0x2b07\n#define mmDPRX_DPHY_DPCD_LINK_QUAL_LANE3_SET_BASE_IDX                                                  2\n#define mmDPRX_DPHY_DPCD_LINK_QUAL_LANE3_STATUS                                                        0x2b08\n#define mmDPRX_DPHY_DPCD_LINK_QUAL_LANE3_STATUS_BASE_IDX                                               2\n#define mmDPRX_DPHY_READY                                                                              0x2b09\n#define mmDPRX_DPHY_READY_BASE_IDX                                                                     2\n#define mmDPRX_DPHY_COMMA_STATUS                                                                       0x2b0b\n#define mmDPRX_DPHY_COMMA_STATUS_BASE_IDX                                                              2\n#define mmDPRX_DPHY_LANE_ALIGN_ERROR_STATUS_UPDATED                                                    0x2b0c\n#define mmDPRX_DPHY_LANE_ALIGN_ERROR_STATUS_UPDATED_BASE_IDX                                           2\n#define mmDPRX_DPHY_LANE_ALIGN_STATUS_UPDATED                                                          0x2b0d\n#define mmDPRX_DPHY_LANE_ALIGN_STATUS_UPDATED_BASE_IDX                                                 2\n#define mmDPRX_DPHY_ERROR_THRESH_A_LANE0                                                               0x2b0f\n#define mmDPRX_DPHY_ERROR_THRESH_A_LANE0_BASE_IDX                                                      2\n#define mmDPRX_DPHY_ERROR_COUNT_A_LANE0                                                                0x2b11\n#define mmDPRX_DPHY_ERROR_COUNT_A_LANE0_BASE_IDX                                                       2\n#define mmDPRX_DPHY_ERROR_COUNT_B_LANE0                                                                0x2b12\n#define mmDPRX_DPHY_ERROR_COUNT_B_LANE0_BASE_IDX                                                       2\n#define mmDPRX_DPHY_ERROR_COUNT_C_LANE0                                                                0x2b13\n#define mmDPRX_DPHY_ERROR_COUNT_C_LANE0_BASE_IDX                                                       2\n#define mmDPRX_DPHY_ERROR_THRESH_A_LANE1                                                               0x2b14\n#define mmDPRX_DPHY_ERROR_THRESH_A_LANE1_BASE_IDX                                                      2\n#define mmDPRX_DPHY_ERROR_COUNT_A_LANE1                                                                0x2b16\n#define mmDPRX_DPHY_ERROR_COUNT_A_LANE1_BASE_IDX                                                       2\n#define mmDPRX_DPHY_ERROR_COUNT_B_LANE1                                                                0x2b17\n#define mmDPRX_DPHY_ERROR_COUNT_B_LANE1_BASE_IDX                                                       2\n#define mmDPRX_DPHY_ERROR_COUNT_C_LANE1                                                                0x2b18\n#define mmDPRX_DPHY_ERROR_COUNT_C_LANE1_BASE_IDX                                                       2\n#define mmDPRX_DPHY_ERROR_THRESH_A_LANE2                                                               0x2b19\n#define mmDPRX_DPHY_ERROR_THRESH_A_LANE2_BASE_IDX                                                      2\n#define mmDPRX_DPHY_ERROR_COUNT_A_LANE2                                                                0x2b1b\n#define mmDPRX_DPHY_ERROR_COUNT_A_LANE2_BASE_IDX                                                       2\n#define mmDPRX_DPHY_ERROR_COUNT_B_LANE2                                                                0x2b1c\n#define mmDPRX_DPHY_ERROR_COUNT_B_LANE2_BASE_IDX                                                       2\n#define mmDPRX_DPHY_ERROR_COUNT_C_LANE2                                                                0x2b1d\n#define mmDPRX_DPHY_ERROR_COUNT_C_LANE2_BASE_IDX                                                       2\n#define mmDPRX_DPHY_ERROR_THRESH_A_LANE3                                                               0x2b1e\n#define mmDPRX_DPHY_ERROR_THRESH_A_LANE3_BASE_IDX                                                      2\n#define mmDPRX_DPHY_ERROR_COUNT_A_LANE3                                                                0x2b20\n#define mmDPRX_DPHY_ERROR_COUNT_A_LANE3_BASE_IDX                                                       2\n#define mmDPRX_DPHY_ERROR_COUNT_B_LANE3                                                                0x2b21\n#define mmDPRX_DPHY_ERROR_COUNT_B_LANE3_BASE_IDX                                                       2\n#define mmDPRX_DPHY_ERROR_COUNT_C_LANE3                                                                0x2b22\n#define mmDPRX_DPHY_ERROR_COUNT_C_LANE3_BASE_IDX                                                       2\n#define mmDPRX_DPHY_BS_ERROR_THRESH_GLOBAL                                                             0x2b24\n#define mmDPRX_DPHY_BS_ERROR_THRESH_GLOBAL_BASE_IDX                                                    2\n#define mmDPRX_DPHY_SR_ERROR_COUNT_A                                                                   0x2b25\n#define mmDPRX_DPHY_SR_ERROR_COUNT_A_BASE_IDX                                                          2\n#define mmDPRX_DPHY_BS_ERROR_COUNT_A                                                                   0x2b27\n#define mmDPRX_DPHY_BS_ERROR_COUNT_A_BASE_IDX                                                          2\n#define mmDPRX_DPHY_BS_ERROR_COUNT_B                                                                   0x2b28\n#define mmDPRX_DPHY_BS_ERROR_COUNT_B_BASE_IDX                                                          2\n#define mmDPRX_DPHY_LANESETUP0                                                                         0x2b2d\n#define mmDPRX_DPHY_LANESETUP0_BASE_IDX                                                                2\n#define mmDPRX_DPHY_LANESETUP1                                                                         0x2b2e\n#define mmDPRX_DPHY_LANESETUP1_BASE_IDX                                                                2\n#define mmDPRX_DPHY_LFSRADV                                                                            0x2b31\n#define mmDPRX_DPHY_LFSRADV_BASE_IDX                                                                   2\n#define mmDPRX_DPHY_SEVENSYMBOLWINDOW_ERROR_DETECT                                                     0x2b32\n#define mmDPRX_DPHY_SEVENSYMBOLWINDOW_ERROR_DETECT_BASE_IDX                                            2\n#define mmDPRX_DPHY_SET_ENABLE                                                                         0x2b33\n#define mmDPRX_DPHY_SET_ENABLE_BASE_IDX                                                                2\n#define mmDPRX_DPHY_ECF_LSB                                                                            0x2b34\n#define mmDPRX_DPHY_ECF_LSB_BASE_IDX                                                                   2\n#define mmDPRX_DPHY_ECF_MSB                                                                            0x2b35\n#define mmDPRX_DPHY_ECF_MSB_BASE_IDX                                                                   2\n#define mmDPRX_DPHY_ENHANCED_FRAME_EN                                                                  0x2b36\n#define mmDPRX_DPHY_ENHANCED_FRAME_EN_BASE_IDX                                                         2\n#define mmDPRX_DPHY_MTP_HEADER_COUNT_FORCE                                                             0x2b3c\n#define mmDPRX_DPHY_MTP_HEADER_COUNT_FORCE_BASE_IDX                                                    2\n#define mmDPRX_DPHY_DYNAMIC_DESKEW_DATA                                                                0x2b3d\n#define mmDPRX_DPHY_DYNAMIC_DESKEW_DATA_BASE_IDX                                                       2\n#define mmDPRX_DPHY_DYNAMIC_DESKEW_CONTROL                                                             0x2b3e\n#define mmDPRX_DPHY_DYNAMIC_DESKEW_CONTROL_BASE_IDX                                                    2\n#define mmDPRX_DPHY_BYPASS                                                                             0x2b3f\n#define mmDPRX_DPHY_BYPASS_BASE_IDX                                                                    2\n#define mmDPRX_DPHY_INT_RESET                                                                          0x2b40\n#define mmDPRX_DPHY_INT_RESET_BASE_IDX                                                                 2\n#define mmDPRX_DPHY_BS_INTERVAL_ERROR_THRESH_EXCEEDED_STATUS                                           0x2b41\n#define mmDPRX_DPHY_BS_INTERVAL_ERROR_THRESH_EXCEEDED_STATUS_BASE_IDX                                  2\n#define mmDPRX_DPHY_SYMBOL_ERROR_THRESH_EXCEEDED_STATUS                                                0x2b43\n#define mmDPRX_DPHY_SYMBOL_ERROR_THRESH_EXCEEDED_STATUS_BASE_IDX                                       2\n#define mmDPRX_DPHY_DISPARITY_ERROR_THRESH_EXCEEDED_STATUS                                             0x2b44\n#define mmDPRX_DPHY_DISPARITY_ERROR_THRESH_EXCEEDED_STATUS_BASE_IDX                                    2\n#define mmDPRX_DPHY_TEST_PATTERN_ERROR_THRESH_EXCEEDED_STATUS                                          0x2b46\n#define mmDPRX_DPHY_TEST_PATTERN_ERROR_THRESH_EXCEEDED_STATUS_BASE_IDX                                 2\n#define mmDPRX_DPHY_DETECT_SR_LOCK_STATUS                                                              0x2b48\n#define mmDPRX_DPHY_DETECT_SR_LOCK_STATUS_BASE_IDX                                                     2\n#define mmDPRX_DPHY_LOSS_OF_ALIGN_STATUS                                                               0x2b49\n#define mmDPRX_DPHY_LOSS_OF_ALIGN_STATUS_BASE_IDX                                                      2\n#define mmDPRX_DPHY_LOSS_OF_DESKEW_STATUS                                                              0x2b4a\n#define mmDPRX_DPHY_LOSS_OF_DESKEW_STATUS_BASE_IDX                                                     2\n#define mmDPRX_DPHY_EXCESSIVE_ERROR_STATUS                                                             0x2b4b\n#define mmDPRX_DPHY_EXCESSIVE_ERROR_STATUS_BASE_IDX                                                    2\n#define mmDPRX_DPHY_DESKEW_FIFO_OVERFLOW_STATUS                                                        0x2b4c\n#define mmDPRX_DPHY_DESKEW_FIFO_OVERFLOW_STATUS_BASE_IDX                                               2\n#define mmDPRX_DPHY_SPARE                                                                              0x2b4d\n#define mmDPRX_DPHY_SPARE_BASE_IDX                                                                     2\n#define mmDCRX_GATE_DISABLE_CNTL                                                                       0x2b6e\n#define mmDCRX_GATE_DISABLE_CNTL_BASE_IDX                                                              2\n#define mmDCRX_SOFT_RESET                                                                              0x2b6f\n#define mmDCRX_SOFT_RESET_BASE_IDX                                                                     2\n#define mmDCRX_LIGHT_SLEEP_CNTL                                                                        0x2b70\n#define mmDCRX_LIGHT_SLEEP_CNTL_BASE_IDX                                                               2\n#define mmDCRX_DISPCLK_GATE_CNTL                                                                       0x2b73\n#define mmDCRX_DISPCLK_GATE_CNTL_BASE_IDX                                                              2\n#define mmDCRX_CLK_CNTL                                                                                0x2b74\n#define mmDCRX_CLK_CNTL_BASE_IDX                                                                       2\n#define mmDCRX_TEST_CLK_CNTL                                                                           0x2b75\n#define mmDCRX_TEST_CLK_CNTL_BASE_IDX                                                                  2\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED0                                                                0x2c06\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED0_BASE_IDX                                                       2\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED1                                                                0x2c07\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED1_BASE_IDX                                                       2\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED2                                                                0x2c08\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED2_BASE_IDX                                                       2\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED3                                                                0x2c09\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED3_BASE_IDX                                                       2\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED4                                                                0x2c0a\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED4_BASE_IDX                                                       2\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED5                                                                0x2c0b\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED5_BASE_IDX                                                       2\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED6                                                                0x2c0c\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED6_BASE_IDX                                                       2\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED7                                                                0x2c0d\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED7_BASE_IDX                                                       2\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED8                                                                0x2c0e\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED8_BASE_IDX                                                       2\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED9                                                                0x2c0f\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED9_BASE_IDX                                                       2\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED10                                                               0x2c10\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED10_BASE_IDX                                                      2\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED11                                                               0x2c11\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED11_BASE_IDX                                                      2\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED12                                                               0x2c12\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED12_BASE_IDX                                                      2\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED13                                                               0x2c13\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED13_BASE_IDX                                                      2\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED14                                                               0x2c14\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED14_BASE_IDX                                                      2\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED15                                                               0x2c15\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED15_BASE_IDX                                                      2\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED16                                                               0x2c16\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED16_BASE_IDX                                                      2\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED17                                                               0x2c17\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED17_BASE_IDX                                                      2\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED18                                                               0x2c18\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED18_BASE_IDX                                                      2\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED19                                                               0x2c19\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED19_BASE_IDX                                                      2\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED20                                                               0x2c1a\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED20_BASE_IDX                                                      2\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED21                                                               0x2c1b\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED21_BASE_IDX                                                      2\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED22                                                               0x2c1c\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED22_BASE_IDX                                                      2\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED23                                                               0x2c1d\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED23_BASE_IDX                                                      2\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED24                                                               0x2c1e\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED24_BASE_IDX                                                      2\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED25                                                               0x2c1f\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED25_BASE_IDX                                                      2\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED26                                                               0x2c20\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED26_BASE_IDX                                                      2\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED27                                                               0x2c21\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED27_BASE_IDX                                                      2\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED28                                                               0x2c22\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED28_BASE_IDX                                                      2\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED29                                                               0x2c23\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED29_BASE_IDX                                                      2\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED30                                                               0x2c24\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED30_BASE_IDX                                                      2\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED31                                                               0x2c25\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED31_BASE_IDX                                                      2\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED32                                                               0x2c26\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED32_BASE_IDX                                                      2\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED33                                                               0x2c27\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED33_BASE_IDX                                                      2\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED34                                                               0x2c28\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED34_BASE_IDX                                                      2\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED35                                                               0x2c29\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED35_BASE_IDX                                                      2\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED36                                                               0x2c2a\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED36_BASE_IDX                                                      2\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED37                                                               0x2c2b\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED37_BASE_IDX                                                      2\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED38                                                               0x2c2c\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED38_BASE_IDX                                                      2\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED39                                                               0x2c2d\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED39_BASE_IDX                                                      2\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED40                                                               0x2c2e\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED40_BASE_IDX                                                      2\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED41                                                               0x2c2f\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED41_BASE_IDX                                                      2\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED42                                                               0x2c30\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED42_BASE_IDX                                                      2\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED43                                                               0x2c31\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED43_BASE_IDX                                                      2\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED44                                                               0x2c32\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED44_BASE_IDX                                                      2\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED45                                                               0x2c33\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED45_BASE_IDX                                                      2\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED46                                                               0x2c34\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED46_BASE_IDX                                                      2\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED47                                                               0x2c35\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED47_BASE_IDX                                                      2\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED48                                                               0x2c36\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED48_BASE_IDX                                                      2\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED49                                                               0x2c37\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED49_BASE_IDX                                                      2\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED50                                                               0x2c38\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED50_BASE_IDX                                                      2\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED51                                                               0x2c39\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED51_BASE_IDX                                                      2\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED52                                                               0x2c3a\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED52_BASE_IDX                                                      2\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED53                                                               0x2c3b\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED53_BASE_IDX                                                      2\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED54                                                               0x2c3c\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED54_BASE_IDX                                                      2\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED55                                                               0x2c3d\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED55_BASE_IDX                                                      2\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED56                                                               0x2c3e\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED56_BASE_IDX                                                      2\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED57                                                               0x2c3f\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED57_BASE_IDX                                                      2\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED58                                                               0x2c40\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED58_BASE_IDX                                                      2\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED59                                                               0x2c41\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED59_BASE_IDX                                                      2\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED60                                                               0x2c42\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED60_BASE_IDX                                                      2\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED61                                                               0x2c43\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED61_BASE_IDX                                                      2\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED62                                                               0x2c44\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED62_BASE_IDX                                                      2\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED63                                                               0x2c45\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED63_BASE_IDX                                                      2\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED64                                                               0x2c46\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED64_BASE_IDX                                                      2\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED65                                                               0x2c47\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED65_BASE_IDX                                                      2\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED66                                                               0x2c48\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED66_BASE_IDX                                                      2\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED67                                                               0x2c49\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED67_BASE_IDX                                                      2\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED68                                                               0x2c4a\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED68_BASE_IDX                                                      2\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED69                                                               0x2c4b\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED69_BASE_IDX                                                      2\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED70                                                               0x2c4c\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED70_BASE_IDX                                                      2\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED71                                                               0x2c4d\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED71_BASE_IDX                                                      2\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED72                                                               0x2c4e\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED72_BASE_IDX                                                      2\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED73                                                               0x2c4f\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED73_BASE_IDX                                                      2\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED74                                                               0x2c50\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED74_BASE_IDX                                                      2\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED75                                                               0x2c51\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED75_BASE_IDX                                                      2\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED76                                                               0x2c52\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED76_BASE_IDX                                                      2\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED77                                                               0x2c53\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED77_BASE_IDX                                                      2\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED78                                                               0x2c54\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED78_BASE_IDX                                                      2\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED79                                                               0x2c55\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED79_BASE_IDX                                                      2\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED80                                                               0x2c56\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED80_BASE_IDX                                                      2\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED81                                                               0x2c57\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED81_BASE_IDX                                                      2\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED82                                                               0x2c58\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED82_BASE_IDX                                                      2\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED83                                                               0x2c59\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED83_BASE_IDX                                                      2\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED84                                                               0x2c5a\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED84_BASE_IDX                                                      2\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED85                                                               0x2c5b\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED85_BASE_IDX                                                      2\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED86                                                               0x2c5c\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED86_BASE_IDX                                                      2\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED87                                                               0x2c5d\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED87_BASE_IDX                                                      2\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED88                                                               0x2c5e\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED88_BASE_IDX                                                      2\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED89                                                               0x2c5f\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED89_BASE_IDX                                                      2\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED90                                                               0x2c60\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED90_BASE_IDX                                                      2\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED91                                                               0x2c61\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED91_BASE_IDX                                                      2\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED92                                                               0x2c62\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED92_BASE_IDX                                                      2\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED93                                                               0x2c63\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED93_BASE_IDX                                                      2\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED94                                                               0x2c64\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED94_BASE_IDX                                                      2\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED95                                                               0x2c65\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED95_BASE_IDX                                                      2\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED96                                                               0x2c66\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED96_BASE_IDX                                                      2\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED97                                                               0x2c67\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED97_BASE_IDX                                                      2\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED98                                                               0x2c68\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED98_BASE_IDX                                                      2\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED99                                                               0x2c69\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED99_BASE_IDX                                                      2\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED100                                                              0x2c6a\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED100_BASE_IDX                                                     2\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED101                                                              0x2c6b\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED101_BASE_IDX                                                     2\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED102                                                              0x2c6c\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED102_BASE_IDX                                                     2\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED103                                                              0x2c6d\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED103_BASE_IDX                                                     2\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED104                                                              0x2c6e\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED104_BASE_IDX                                                     2\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED105                                                              0x2c6f\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED105_BASE_IDX                                                     2\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED106                                                              0x2c70\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED106_BASE_IDX                                                     2\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED107                                                              0x2c71\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED107_BASE_IDX                                                     2\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED108                                                              0x2c72\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED108_BASE_IDX                                                     2\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED109                                                              0x2c73\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED109_BASE_IDX                                                     2\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED110                                                              0x2c74\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED110_BASE_IDX                                                     2\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED111                                                              0x2c75\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED111_BASE_IDX                                                     2\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED112                                                              0x2c76\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED112_BASE_IDX                                                     2\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED113                                                              0x2c77\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED113_BASE_IDX                                                     2\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED114                                                              0x2c78\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED114_BASE_IDX                                                     2\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED115                                                              0x2c79\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED115_BASE_IDX                                                     2\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED116                                                              0x2c7a\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED116_BASE_IDX                                                     2\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED117                                                              0x2c7b\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED117_BASE_IDX                                                     2\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED118                                                              0x2c7c\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED118_BASE_IDX                                                     2\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED119                                                              0x2c7d\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED119_BASE_IDX                                                     2\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED120                                                              0x2c7e\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED120_BASE_IDX                                                     2\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED121                                                              0x2c7f\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED121_BASE_IDX                                                     2\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED122                                                              0x2c80\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED122_BASE_IDX                                                     2\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED123                                                              0x2c81\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED123_BASE_IDX                                                     2\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED124                                                              0x2c82\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED124_BASE_IDX                                                     2\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED125                                                              0x2c83\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED125_BASE_IDX                                                     2\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED126                                                              0x2c84\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED126_BASE_IDX                                                     2\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED127                                                              0x2c85\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED127_BASE_IDX                                                     2\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED128                                                              0x2c86\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED128_BASE_IDX                                                     2\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED129                                                              0x2c87\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED129_BASE_IDX                                                     2\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED130                                                              0x2c88\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED130_BASE_IDX                                                     2\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED131                                                              0x2c89\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED131_BASE_IDX                                                     2\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED132                                                              0x2c8a\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED132_BASE_IDX                                                     2\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED133                                                              0x2c8b\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED133_BASE_IDX                                                     2\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED134                                                              0x2c8c\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED134_BASE_IDX                                                     2\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED135                                                              0x2c8d\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED135_BASE_IDX                                                     2\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED136                                                              0x2c8e\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED136_BASE_IDX                                                     2\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED137                                                              0x2c8f\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED137_BASE_IDX                                                     2\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED138                                                              0x2c90\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED138_BASE_IDX                                                     2\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED139                                                              0x2c91\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED139_BASE_IDX                                                     2\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED140                                                              0x2c92\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED140_BASE_IDX                                                     2\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED141                                                              0x2c93\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED141_BASE_IDX                                                     2\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED142                                                              0x2c94\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED142_BASE_IDX                                                     2\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED143                                                              0x2c95\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED143_BASE_IDX                                                     2\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED144                                                              0x2c96\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED144_BASE_IDX                                                     2\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED145                                                              0x2c97\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED145_BASE_IDX                                                     2\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED146                                                              0x2c98\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED146_BASE_IDX                                                     2\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED147                                                              0x2c99\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED147_BASE_IDX                                                     2\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED148                                                              0x2c9a\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED148_BASE_IDX                                                     2\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED149                                                              0x2c9b\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED149_BASE_IDX                                                     2\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED150                                                              0x2c9c\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED150_BASE_IDX                                                     2\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED151                                                              0x2c9d\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED151_BASE_IDX                                                     2\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED152                                                              0x2c9e\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED152_BASE_IDX                                                     2\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED153                                                              0x2c9f\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED153_BASE_IDX                                                     2\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED154                                                              0x2ca0\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED154_BASE_IDX                                                     2\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED155                                                              0x2ca1\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED155_BASE_IDX                                                     2\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED156                                                              0x2ca2\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED156_BASE_IDX                                                     2\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED157                                                              0x2ca3\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED157_BASE_IDX                                                     2\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED158                                                              0x2ca4\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED158_BASE_IDX                                                     2\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED159                                                              0x2ca5\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED159_BASE_IDX                                                     2\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED160                                                              0x2ca6\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED160_BASE_IDX                                                     2\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED161                                                              0x2ca7\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED161_BASE_IDX                                                     2\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED162                                                              0x2ca8\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED162_BASE_IDX                                                     2\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED163                                                              0x2ca9\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED163_BASE_IDX                                                     2\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED164                                                              0x2caa\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED164_BASE_IDX                                                     2\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED165                                                              0x2cab\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED165_BASE_IDX                                                     2\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED166                                                              0x2cac\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED166_BASE_IDX                                                     2\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED167                                                              0x2cad\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED167_BASE_IDX                                                     2\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED168                                                              0x2cae\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED168_BASE_IDX                                                     2\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED169                                                              0x2caf\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED169_BASE_IDX                                                     2\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED170                                                              0x2cb0\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED170_BASE_IDX                                                     2\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED171                                                              0x2cb1\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED171_BASE_IDX                                                     2\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED172                                                              0x2cb2\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED172_BASE_IDX                                                     2\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED173                                                              0x2cb3\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED173_BASE_IDX                                                     2\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED174                                                              0x2cb4\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED174_BASE_IDX                                                     2\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED175                                                              0x2cb5\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED175_BASE_IDX                                                     2\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED176                                                              0x2cb6\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED176_BASE_IDX                                                     2\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED177                                                              0x2cb7\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED177_BASE_IDX                                                     2\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED178                                                              0x2cb8\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED178_BASE_IDX                                                     2\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED179                                                              0x2cb9\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED179_BASE_IDX                                                     2\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED180                                                              0x2cba\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED180_BASE_IDX                                                     2\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED181                                                              0x2cbb\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED181_BASE_IDX                                                     2\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED182                                                              0x2cbc\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED182_BASE_IDX                                                     2\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED183                                                              0x2cbd\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED183_BASE_IDX                                                     2\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED184                                                              0x2cbe\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED184_BASE_IDX                                                     2\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED185                                                              0x2cbf\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED185_BASE_IDX                                                     2\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED186                                                              0x2cc0\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED186_BASE_IDX                                                     2\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED187                                                              0x2cc1\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED187_BASE_IDX                                                     2\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED188                                                              0x2cc2\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED188_BASE_IDX                                                     2\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED189                                                              0x2cc3\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED189_BASE_IDX                                                     2\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED190                                                              0x2cc4\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED190_BASE_IDX                                                     2\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED191                                                              0x2cc5\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED191_BASE_IDX                                                     2\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED192                                                              0x2cc6\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED192_BASE_IDX                                                     2\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED193                                                              0x2cc7\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED193_BASE_IDX                                                     2\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED194                                                              0x2cc8\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED194_BASE_IDX                                                     2\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED195                                                              0x2cc9\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED195_BASE_IDX                                                     2\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED196                                                              0x2cca\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED196_BASE_IDX                                                     2\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED197                                                              0x2ccb\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED197_BASE_IDX                                                     2\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED198                                                              0x2ccc\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED198_BASE_IDX                                                     2\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED199                                                              0x2ccd\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED199_BASE_IDX                                                     2\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED200                                                              0x2cce\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED200_BASE_IDX                                                     2\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED201                                                              0x2ccf\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED201_BASE_IDX                                                     2\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED202                                                              0x2cd0\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED202_BASE_IDX                                                     2\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED203                                                              0x2cd1\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED203_BASE_IDX                                                     2\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED204                                                              0x2cd2\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED204_BASE_IDX                                                     2\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED205                                                              0x2cd3\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED205_BASE_IDX                                                     2\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED206                                                              0x2cd4\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED206_BASE_IDX                                                     2\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED207                                                              0x2cd5\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED207_BASE_IDX                                                     2\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED208                                                              0x2cd6\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED208_BASE_IDX                                                     2\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED209                                                              0x2cd7\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED209_BASE_IDX                                                     2\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED210                                                              0x2cd8\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED210_BASE_IDX                                                     2\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED211                                                              0x2cd9\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED211_BASE_IDX                                                     2\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED212                                                              0x2cda\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED212_BASE_IDX                                                     2\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED213                                                              0x2cdb\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED213_BASE_IDX                                                     2\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED214                                                              0x2cdc\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED214_BASE_IDX                                                     2\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED215                                                              0x2cdd\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED215_BASE_IDX                                                     2\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED216                                                              0x2cde\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED216_BASE_IDX                                                     2\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED217                                                              0x2cdf\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED217_BASE_IDX                                                     2\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED218                                                              0x2ce0\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED218_BASE_IDX                                                     2\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED219                                                              0x2ce1\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED219_BASE_IDX                                                     2\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED220                                                              0x2ce2\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED220_BASE_IDX                                                     2\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED221                                                              0x2ce3\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED221_BASE_IDX                                                     2\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED222                                                              0x2ce4\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED222_BASE_IDX                                                     2\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED223                                                              0x2ce5\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED223_BASE_IDX                                                     2\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED224                                                              0x2ce6\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED224_BASE_IDX                                                     2\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED225                                                              0x2ce7\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED225_BASE_IDX                                                     2\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED226                                                              0x2ce8\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED226_BASE_IDX                                                     2\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED227                                                              0x2ce9\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED227_BASE_IDX                                                     2\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED228                                                              0x2cea\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED228_BASE_IDX                                                     2\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED229                                                              0x2ceb\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED229_BASE_IDX                                                     2\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED230                                                              0x2cec\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED230_BASE_IDX                                                     2\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED231                                                              0x2ced\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED231_BASE_IDX                                                     2\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED232                                                              0x2cee\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED232_BASE_IDX                                                     2\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED233                                                              0x2cef\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED233_BASE_IDX                                                     2\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED234                                                              0x2cf0\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED234_BASE_IDX                                                     2\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED235                                                              0x2cf1\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED235_BASE_IDX                                                     2\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED236                                                              0x2cf2\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED236_BASE_IDX                                                     2\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED237                                                              0x2cf3\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED237_BASE_IDX                                                     2\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED238                                                              0x2cf4\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED238_BASE_IDX                                                     2\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED239                                                              0x2cf5\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED239_BASE_IDX                                                     2\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED240                                                              0x2cf6\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED240_BASE_IDX                                                     2\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED241                                                              0x2cf7\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED241_BASE_IDX                                                     2\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED242                                                              0x2cf8\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED242_BASE_IDX                                                     2\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED243                                                              0x2cf9\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED243_BASE_IDX                                                     2\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED244                                                              0x2cfa\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED244_BASE_IDX                                                     2\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED245                                                              0x2cfb\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED245_BASE_IDX                                                     2\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED246                                                              0x2cfc\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED246_BASE_IDX                                                     2\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED247                                                              0x2cfd\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED247_BASE_IDX                                                     2\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED248                                                              0x2cfe\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED248_BASE_IDX                                                     2\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED249                                                              0x2cff\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED249_BASE_IDX                                                     2\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED250                                                              0x2d00\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED250_BASE_IDX                                                     2\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED251                                                              0x2d01\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED251_BASE_IDX                                                     2\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED252                                                              0x2d02\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED252_BASE_IDX                                                     2\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED253                                                              0x2d03\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED253_BASE_IDX                                                     2\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED254                                                              0x2d04\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED254_BASE_IDX                                                     2\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED255                                                              0x2d05\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED255_BASE_IDX                                                     2\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED256                                                              0x2d06\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED256_BASE_IDX                                                     2\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED257                                                              0x2d07\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED257_BASE_IDX                                                     2\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED258                                                              0x2d08\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED258_BASE_IDX                                                     2\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED259                                                              0x2d09\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED259_BASE_IDX                                                     2\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED260                                                              0x2d0a\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED260_BASE_IDX                                                     2\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED261                                                              0x2d0b\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED261_BASE_IDX                                                     2\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED262                                                              0x2d0c\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED262_BASE_IDX                                                     2\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED263                                                              0x2d0d\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED263_BASE_IDX                                                     2\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED264                                                              0x2d0e\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED264_BASE_IDX                                                     2\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED265                                                              0x2d0f\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED265_BASE_IDX                                                     2\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED266                                                              0x2d10\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED266_BASE_IDX                                                     2\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED267                                                              0x2d11\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED267_BASE_IDX                                                     2\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED268                                                              0x2d12\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED268_BASE_IDX                                                     2\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED269                                                              0x2d13\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED269_BASE_IDX                                                     2\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED270                                                              0x2d14\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED270_BASE_IDX                                                     2\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED271                                                              0x2d15\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED271_BASE_IDX                                                     2\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED272                                                              0x2d16\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED272_BASE_IDX                                                     2\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED273                                                              0x2d17\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED273_BASE_IDX                                                     2\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED274                                                              0x2d18\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED274_BASE_IDX                                                     2\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED275                                                              0x2d19\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED275_BASE_IDX                                                     2\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED276                                                              0x2d1a\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED276_BASE_IDX                                                     2\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED277                                                              0x2d1b\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED277_BASE_IDX                                                     2\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED278                                                              0x2d1c\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED278_BASE_IDX                                                     2\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED279                                                              0x2d1d\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED279_BASE_IDX                                                     2\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED280                                                              0x2d1e\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED280_BASE_IDX                                                     2\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED281                                                              0x2d1f\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED281_BASE_IDX                                                     2\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED282                                                              0x2d20\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED282_BASE_IDX                                                     2\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED283                                                              0x2d21\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED283_BASE_IDX                                                     2\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED284                                                              0x2d22\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED284_BASE_IDX                                                     2\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED285                                                              0x2d23\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED285_BASE_IDX                                                     2\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED286                                                              0x2d24\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED286_BASE_IDX                                                     2\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED287                                                              0x2d25\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED287_BASE_IDX                                                     2\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED288                                                              0x2d26\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED288_BASE_IDX                                                     2\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED289                                                              0x2d27\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED289_BASE_IDX                                                     2\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED290                                                              0x2d28\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED290_BASE_IDX                                                     2\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED291                                                              0x2d29\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED291_BASE_IDX                                                     2\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED292                                                              0x2d2a\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED292_BASE_IDX                                                     2\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED293                                                              0x2d2b\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED293_BASE_IDX                                                     2\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED294                                                              0x2d2c\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED294_BASE_IDX                                                     2\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED295                                                              0x2d2d\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED295_BASE_IDX                                                     2\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED296                                                              0x2d2e\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED296_BASE_IDX                                                     2\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED297                                                              0x2d2f\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED297_BASE_IDX                                                     2\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED298                                                              0x2d30\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED298_BASE_IDX                                                     2\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED299                                                              0x2d31\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED299_BASE_IDX                                                     2\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED300                                                              0x2d32\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED300_BASE_IDX                                                     2\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED301                                                              0x2d33\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED301_BASE_IDX                                                     2\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED302                                                              0x2d34\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED302_BASE_IDX                                                     2\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED303                                                              0x2d35\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED303_BASE_IDX                                                     2\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED304                                                              0x2d36\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED304_BASE_IDX                                                     2\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED305                                                              0x2d37\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED305_BASE_IDX                                                     2\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED306                                                              0x2d38\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED306_BASE_IDX                                                     2\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED307                                                              0x2d39\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED307_BASE_IDX                                                     2\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED308                                                              0x2d3a\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED308_BASE_IDX                                                     2\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED309                                                              0x2d3b\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED309_BASE_IDX                                                     2\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED310                                                              0x2d3c\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED310_BASE_IDX                                                     2\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED311                                                              0x2d3d\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED311_BASE_IDX                                                     2\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED312                                                              0x2d3e\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED312_BASE_IDX                                                     2\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED313                                                              0x2d3f\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED313_BASE_IDX                                                     2\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED314                                                              0x2d40\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED314_BASE_IDX                                                     2\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED315                                                              0x2d41\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED315_BASE_IDX                                                     2\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED316                                                              0x2d42\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED316_BASE_IDX                                                     2\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED317                                                              0x2d43\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED317_BASE_IDX                                                     2\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED318                                                              0x2d44\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED318_BASE_IDX                                                     2\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED319                                                              0x2d45\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED319_BASE_IDX                                                     2\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED320                                                              0x2d46\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED320_BASE_IDX                                                     2\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED321                                                              0x2d47\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED321_BASE_IDX                                                     2\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED322                                                              0x2d48\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED322_BASE_IDX                                                     2\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED323                                                              0x2d49\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED323_BASE_IDX                                                     2\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED324                                                              0x2d4a\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED324_BASE_IDX                                                     2\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED325                                                              0x2d4b\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED325_BASE_IDX                                                     2\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED326                                                              0x2d4c\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED326_BASE_IDX                                                     2\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED327                                                              0x2d4d\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED327_BASE_IDX                                                     2\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED328                                                              0x2d4e\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED328_BASE_IDX                                                     2\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED329                                                              0x2d4f\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED329_BASE_IDX                                                     2\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED330                                                              0x2d50\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED330_BASE_IDX                                                     2\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED331                                                              0x2d51\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED331_BASE_IDX                                                     2\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED332                                                              0x2d52\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED332_BASE_IDX                                                     2\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED333                                                              0x2d53\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED333_BASE_IDX                                                     2\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED334                                                              0x2d54\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED334_BASE_IDX                                                     2\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED335                                                              0x2d55\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED335_BASE_IDX                                                     2\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED336                                                              0x2d56\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED336_BASE_IDX                                                     2\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED337                                                              0x2d57\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED337_BASE_IDX                                                     2\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED338                                                              0x2d58\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED338_BASE_IDX                                                     2\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED339                                                              0x2d59\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED339_BASE_IDX                                                     2\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED340                                                              0x2d5a\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED340_BASE_IDX                                                     2\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED341                                                              0x2d5b\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED341_BASE_IDX                                                     2\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED342                                                              0x2d5c\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED342_BASE_IDX                                                     2\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED343                                                              0x2d5d\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED343_BASE_IDX                                                     2\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED344                                                              0x2d5e\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED344_BASE_IDX                                                     2\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED345                                                              0x2d5f\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED345_BASE_IDX                                                     2\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED346                                                              0x2d60\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED346_BASE_IDX                                                     2\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED347                                                              0x2d61\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED347_BASE_IDX                                                     2\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED348                                                              0x2d62\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED348_BASE_IDX                                                     2\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED349                                                              0x2d63\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED349_BASE_IDX                                                     2\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED350                                                              0x2d64\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED350_BASE_IDX                                                     2\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED351                                                              0x2d65\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED351_BASE_IDX                                                     2\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED352                                                              0x2d66\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED352_BASE_IDX                                                     2\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED353                                                              0x2d67\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED353_BASE_IDX                                                     2\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED354                                                              0x2d68\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED354_BASE_IDX                                                     2\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED355                                                              0x2d69\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED355_BASE_IDX                                                     2\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED356                                                              0x2d6a\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED356_BASE_IDX                                                     2\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED357                                                              0x2d6b\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED357_BASE_IDX                                                     2\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED358                                                              0x2d6c\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED358_BASE_IDX                                                     2\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED359                                                              0x2d6d\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED359_BASE_IDX                                                     2\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED360                                                              0x2d6e\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED360_BASE_IDX                                                     2\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED361                                                              0x2d6f\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED361_BASE_IDX                                                     2\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED362                                                              0x2d70\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED362_BASE_IDX                                                     2\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED363                                                              0x2d71\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED363_BASE_IDX                                                     2\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED364                                                              0x2d72\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED364_BASE_IDX                                                     2\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED365                                                              0x2d73\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED365_BASE_IDX                                                     2\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED366                                                              0x2d74\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED366_BASE_IDX                                                     2\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED367                                                              0x2d75\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED367_BASE_IDX                                                     2\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED368                                                              0x2d76\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED368_BASE_IDX                                                     2\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED369                                                              0x2d77\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED369_BASE_IDX                                                     2\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED370                                                              0x2d78\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED370_BASE_IDX                                                     2\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED371                                                              0x2d79\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED371_BASE_IDX                                                     2\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED372                                                              0x2d7a\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED372_BASE_IDX                                                     2\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED373                                                              0x2d7b\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED373_BASE_IDX                                                     2\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED374                                                              0x2d7c\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED374_BASE_IDX                                                     2\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED375                                                              0x2d7d\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED375_BASE_IDX                                                     2\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED376                                                              0x2d7e\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED376_BASE_IDX                                                     2\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED377                                                              0x2d7f\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED377_BASE_IDX                                                     2\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED378                                                              0x2d80\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED378_BASE_IDX                                                     2\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED379                                                              0x2d81\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED379_BASE_IDX                                                     2\n#define mmI2S0_CNTL                                                                                    0x2d82\n#define mmI2S0_CNTL_BASE_IDX                                                                           2\n#define mmSPDIF0_CNTL                                                                                  0x2d83\n#define mmSPDIF0_CNTL_BASE_IDX                                                                         2\n#define mmI2S1_CNTL                                                                                    0x2d84\n#define mmI2S1_CNTL_BASE_IDX                                                                           2\n#define mmSPDIF1_CNTL                                                                                  0x2d85\n#define mmSPDIF1_CNTL_BASE_IDX                                                                         2\n#define mmI2S0_STATUS                                                                                  0x2d86\n#define mmI2S0_STATUS_BASE_IDX                                                                         2\n#define mmI2S1_STATUS                                                                                  0x2d87\n#define mmI2S1_STATUS_BASE_IDX                                                                         2\n#define mmI2S0_CRC_TEST_CNTL                                                                           0x2d8a\n#define mmI2S0_CRC_TEST_CNTL_BASE_IDX                                                                  2\n#define mmI2S0_CRC_TEST_DATA_01                                                                        0x2d8b\n#define mmI2S0_CRC_TEST_DATA_01_BASE_IDX                                                               2\n#define mmI2S0_CRC_TEST_DATA_23                                                                        0x2d8c\n#define mmI2S0_CRC_TEST_DATA_23_BASE_IDX                                                               2\n#define mmI2S1_CRC_TEST_CNTL                                                                           0x2d8d\n#define mmI2S1_CRC_TEST_CNTL_BASE_IDX                                                                  2\n#define mmI2S1_CRC_TEST_DATA_0                                                                         0x2d8e\n#define mmI2S1_CRC_TEST_DATA_0_BASE_IDX                                                                2\n#define mmSPDIF0_CRC_TEST_CNTL                                                                         0x2d8f\n#define mmSPDIF0_CRC_TEST_CNTL_BASE_IDX                                                                2\n#define mmSPDIF0_CRC_TEST_DATA_0                                                                       0x2d90\n#define mmSPDIF0_CRC_TEST_DATA_0_BASE_IDX                                                              2\n#define mmSPDIF1_CRC_TEST_CNTL                                                                         0x2d91\n#define mmSPDIF1_CRC_TEST_CNTL_BASE_IDX                                                                2\n#define mmSPDIF1_CRC_TEST_DATA                                                                         0x2d92\n#define mmSPDIF1_CRC_TEST_DATA_BASE_IDX                                                                2\n#define mmCRC_I2S_CONT_REPEAT_NUM                                                                      0x2d93\n#define mmCRC_I2S_CONT_REPEAT_NUM_BASE_IDX                                                             2\n#define mmCRC_SPDIF_CONT_REPEAT_NUM                                                                    0x2d94\n#define mmCRC_SPDIF_CONT_REPEAT_NUM_BASE_IDX                                                           2\n#define mmZCAL_MACRO_CNTL_RESERVED0                                                                    0x2d96\n#define mmZCAL_MACRO_CNTL_RESERVED0_BASE_IDX                                                           2\n#define mmZCAL_MACRO_CNTL_RESERVED1                                                                    0x2d97\n#define mmZCAL_MACRO_CNTL_RESERVED1_BASE_IDX                                                           2\n#define mmZCAL_MACRO_CNTL_RESERVED2                                                                    0x2d98\n#define mmZCAL_MACRO_CNTL_RESERVED2_BASE_IDX                                                           2\n#define mmZCAL_MACRO_CNTL_RESERVED3                                                                    0x2d99\n#define mmZCAL_MACRO_CNTL_RESERVED3_BASE_IDX                                                           2\n#define mmZCAL_MACRO_CNTL_RESERVED4                                                                    0x2d9a\n#define mmZCAL_MACRO_CNTL_RESERVED4_BASE_IDX                                                           2\n\n\n\n\n#define mmAZF0STREAM0_AZALIA_STREAM_INDEX                                                              0x0458\n#define mmAZF0STREAM0_AZALIA_STREAM_INDEX_BASE_IDX                                                     2\n#define mmAZF0STREAM0_AZALIA_STREAM_DATA                                                               0x0459\n#define mmAZF0STREAM0_AZALIA_STREAM_DATA_BASE_IDX                                                      2\n\n\n\n\n#define mmAZF0STREAM1_AZALIA_STREAM_INDEX                                                              0x045a\n#define mmAZF0STREAM1_AZALIA_STREAM_INDEX_BASE_IDX                                                     2\n#define mmAZF0STREAM1_AZALIA_STREAM_DATA                                                               0x045b\n#define mmAZF0STREAM1_AZALIA_STREAM_DATA_BASE_IDX                                                      2\n\n\n\n\n#define mmAZF0STREAM2_AZALIA_STREAM_INDEX                                                              0x045c\n#define mmAZF0STREAM2_AZALIA_STREAM_INDEX_BASE_IDX                                                     2\n#define mmAZF0STREAM2_AZALIA_STREAM_DATA                                                               0x045d\n#define mmAZF0STREAM2_AZALIA_STREAM_DATA_BASE_IDX                                                      2\n\n\n\n\n#define mmAZF0STREAM3_AZALIA_STREAM_INDEX                                                              0x045e\n#define mmAZF0STREAM3_AZALIA_STREAM_INDEX_BASE_IDX                                                     2\n#define mmAZF0STREAM3_AZALIA_STREAM_DATA                                                               0x045f\n#define mmAZF0STREAM3_AZALIA_STREAM_DATA_BASE_IDX                                                      2\n\n\n\n\n#define mmAZF0STREAM4_AZALIA_STREAM_INDEX                                                              0x0460\n#define mmAZF0STREAM4_AZALIA_STREAM_INDEX_BASE_IDX                                                     2\n#define mmAZF0STREAM4_AZALIA_STREAM_DATA                                                               0x0461\n#define mmAZF0STREAM4_AZALIA_STREAM_DATA_BASE_IDX                                                      2\n\n\n\n\n#define mmAZF0STREAM5_AZALIA_STREAM_INDEX                                                              0x0462\n#define mmAZF0STREAM5_AZALIA_STREAM_INDEX_BASE_IDX                                                     2\n#define mmAZF0STREAM5_AZALIA_STREAM_DATA                                                               0x0463\n#define mmAZF0STREAM5_AZALIA_STREAM_DATA_BASE_IDX                                                      2\n\n\n\n\n#define mmAZF0STREAM6_AZALIA_STREAM_INDEX                                                              0x0464\n#define mmAZF0STREAM6_AZALIA_STREAM_INDEX_BASE_IDX                                                     2\n#define mmAZF0STREAM6_AZALIA_STREAM_DATA                                                               0x0465\n#define mmAZF0STREAM6_AZALIA_STREAM_DATA_BASE_IDX                                                      2\n\n\n\n\n#define mmAZF0STREAM7_AZALIA_STREAM_INDEX                                                              0x0466\n#define mmAZF0STREAM7_AZALIA_STREAM_INDEX_BASE_IDX                                                     2\n#define mmAZF0STREAM7_AZALIA_STREAM_DATA                                                               0x0467\n#define mmAZF0STREAM7_AZALIA_STREAM_DATA_BASE_IDX                                                      2\n\n\n\n\n#define mmAZF0ENDPOINT0_AZALIA_F0_CODEC_ENDPOINT_INDEX                                                 0x0480\n#define mmAZF0ENDPOINT0_AZALIA_F0_CODEC_ENDPOINT_INDEX_BASE_IDX                                        2\n#define mmAZF0ENDPOINT0_AZALIA_F0_CODEC_ENDPOINT_DATA                                                  0x0481\n#define mmAZF0ENDPOINT0_AZALIA_F0_CODEC_ENDPOINT_DATA_BASE_IDX                                         2\n\n\n\n\n#define mmAZF0ENDPOINT1_AZALIA_F0_CODEC_ENDPOINT_INDEX                                                 0x0486\n#define mmAZF0ENDPOINT1_AZALIA_F0_CODEC_ENDPOINT_INDEX_BASE_IDX                                        2\n#define mmAZF0ENDPOINT1_AZALIA_F0_CODEC_ENDPOINT_DATA                                                  0x0487\n#define mmAZF0ENDPOINT1_AZALIA_F0_CODEC_ENDPOINT_DATA_BASE_IDX                                         2\n\n\n\n\n#define mmAZF0ENDPOINT2_AZALIA_F0_CODEC_ENDPOINT_INDEX                                                 0x048c\n#define mmAZF0ENDPOINT2_AZALIA_F0_CODEC_ENDPOINT_INDEX_BASE_IDX                                        2\n#define mmAZF0ENDPOINT2_AZALIA_F0_CODEC_ENDPOINT_DATA                                                  0x048d\n#define mmAZF0ENDPOINT2_AZALIA_F0_CODEC_ENDPOINT_DATA_BASE_IDX                                         2\n\n\n\n\n#define mmAZF0ENDPOINT3_AZALIA_F0_CODEC_ENDPOINT_INDEX                                                 0x0492\n#define mmAZF0ENDPOINT3_AZALIA_F0_CODEC_ENDPOINT_INDEX_BASE_IDX                                        2\n#define mmAZF0ENDPOINT3_AZALIA_F0_CODEC_ENDPOINT_DATA                                                  0x0493\n#define mmAZF0ENDPOINT3_AZALIA_F0_CODEC_ENDPOINT_DATA_BASE_IDX                                         2\n\n\n\n\n#define mmAZF0ENDPOINT4_AZALIA_F0_CODEC_ENDPOINT_INDEX                                                 0x0498\n#define mmAZF0ENDPOINT4_AZALIA_F0_CODEC_ENDPOINT_INDEX_BASE_IDX                                        2\n#define mmAZF0ENDPOINT4_AZALIA_F0_CODEC_ENDPOINT_DATA                                                  0x0499\n#define mmAZF0ENDPOINT4_AZALIA_F0_CODEC_ENDPOINT_DATA_BASE_IDX                                         2\n\n\n\n\n#define mmAZF0ENDPOINT5_AZALIA_F0_CODEC_ENDPOINT_INDEX                                                 0x049e\n#define mmAZF0ENDPOINT5_AZALIA_F0_CODEC_ENDPOINT_INDEX_BASE_IDX                                        2\n#define mmAZF0ENDPOINT5_AZALIA_F0_CODEC_ENDPOINT_DATA                                                  0x049f\n#define mmAZF0ENDPOINT5_AZALIA_F0_CODEC_ENDPOINT_DATA_BASE_IDX                                         2\n\n\n\n\n#define mmAZF0ENDPOINT6_AZALIA_F0_CODEC_ENDPOINT_INDEX                                                 0x04a4\n#define mmAZF0ENDPOINT6_AZALIA_F0_CODEC_ENDPOINT_INDEX_BASE_IDX                                        2\n#define mmAZF0ENDPOINT6_AZALIA_F0_CODEC_ENDPOINT_DATA                                                  0x04a5\n#define mmAZF0ENDPOINT6_AZALIA_F0_CODEC_ENDPOINT_DATA_BASE_IDX                                         2\n\n\n\n\n#define mmAZF0ENDPOINT7_AZALIA_F0_CODEC_ENDPOINT_INDEX                                                 0x04aa\n#define mmAZF0ENDPOINT7_AZALIA_F0_CODEC_ENDPOINT_INDEX_BASE_IDX                                        2\n#define mmAZF0ENDPOINT7_AZALIA_F0_CODEC_ENDPOINT_DATA                                                  0x04ab\n#define mmAZF0ENDPOINT7_AZALIA_F0_CODEC_ENDPOINT_DATA_BASE_IDX                                         2\n\n\n\n\n#define mmAZF0STREAM8_AZALIA_STREAM_INDEX                                                              0x0520\n#define mmAZF0STREAM8_AZALIA_STREAM_INDEX_BASE_IDX                                                     2\n#define mmAZF0STREAM8_AZALIA_STREAM_DATA                                                               0x0521\n#define mmAZF0STREAM8_AZALIA_STREAM_DATA_BASE_IDX                                                      2\n\n\n\n\n#define mmAZF0STREAM9_AZALIA_STREAM_INDEX                                                              0x0522\n#define mmAZF0STREAM9_AZALIA_STREAM_INDEX_BASE_IDX                                                     2\n#define mmAZF0STREAM9_AZALIA_STREAM_DATA                                                               0x0523\n#define mmAZF0STREAM9_AZALIA_STREAM_DATA_BASE_IDX                                                      2\n\n\n\n\n#define mmAZF0STREAM10_AZALIA_STREAM_INDEX                                                             0x0524\n#define mmAZF0STREAM10_AZALIA_STREAM_INDEX_BASE_IDX                                                    2\n#define mmAZF0STREAM10_AZALIA_STREAM_DATA                                                              0x0525\n#define mmAZF0STREAM10_AZALIA_STREAM_DATA_BASE_IDX                                                     2\n\n\n\n\n#define mmAZF0STREAM11_AZALIA_STREAM_INDEX                                                             0x0526\n#define mmAZF0STREAM11_AZALIA_STREAM_INDEX_BASE_IDX                                                    2\n#define mmAZF0STREAM11_AZALIA_STREAM_DATA                                                              0x0527\n#define mmAZF0STREAM11_AZALIA_STREAM_DATA_BASE_IDX                                                     2\n\n\n\n\n#define mmAZF0STREAM12_AZALIA_STREAM_INDEX                                                             0x0528\n#define mmAZF0STREAM12_AZALIA_STREAM_INDEX_BASE_IDX                                                    2\n#define mmAZF0STREAM12_AZALIA_STREAM_DATA                                                              0x0529\n#define mmAZF0STREAM12_AZALIA_STREAM_DATA_BASE_IDX                                                     2\n\n\n\n\n#define mmAZF0STREAM13_AZALIA_STREAM_INDEX                                                             0x052a\n#define mmAZF0STREAM13_AZALIA_STREAM_INDEX_BASE_IDX                                                    2\n#define mmAZF0STREAM13_AZALIA_STREAM_DATA                                                              0x052b\n#define mmAZF0STREAM13_AZALIA_STREAM_DATA_BASE_IDX                                                     2\n\n\n\n\n#define mmAZF0STREAM14_AZALIA_STREAM_INDEX                                                             0x052c\n#define mmAZF0STREAM14_AZALIA_STREAM_INDEX_BASE_IDX                                                    2\n#define mmAZF0STREAM14_AZALIA_STREAM_DATA                                                              0x052d\n#define mmAZF0STREAM14_AZALIA_STREAM_DATA_BASE_IDX                                                     2\n\n\n\n\n#define mmAZF0STREAM15_AZALIA_STREAM_INDEX                                                             0x052e\n#define mmAZF0STREAM15_AZALIA_STREAM_INDEX_BASE_IDX                                                    2\n#define mmAZF0STREAM15_AZALIA_STREAM_DATA                                                              0x052f\n#define mmAZF0STREAM15_AZALIA_STREAM_DATA_BASE_IDX                                                     2\n\n\n\n\n#define mmAZF0INPUTENDPOINT0_AZALIA_F0_CODEC_INPUT_ENDPOINT_INDEX                                      0x0534\n#define mmAZF0INPUTENDPOINT0_AZALIA_F0_CODEC_INPUT_ENDPOINT_INDEX_BASE_IDX                             2\n#define mmAZF0INPUTENDPOINT0_AZALIA_F0_CODEC_INPUT_ENDPOINT_DATA                                       0x0535\n#define mmAZF0INPUTENDPOINT0_AZALIA_F0_CODEC_INPUT_ENDPOINT_DATA_BASE_IDX                              2\n\n\n\n\n#define mmAZF0INPUTENDPOINT1_AZALIA_F0_CODEC_INPUT_ENDPOINT_INDEX                                      0x0538\n#define mmAZF0INPUTENDPOINT1_AZALIA_F0_CODEC_INPUT_ENDPOINT_INDEX_BASE_IDX                             2\n#define mmAZF0INPUTENDPOINT1_AZALIA_F0_CODEC_INPUT_ENDPOINT_DATA                                       0x0539\n#define mmAZF0INPUTENDPOINT1_AZALIA_F0_CODEC_INPUT_ENDPOINT_DATA_BASE_IDX                              2\n\n\n\n\n#define mmAZF0INPUTENDPOINT2_AZALIA_F0_CODEC_INPUT_ENDPOINT_INDEX                                      0x053c\n#define mmAZF0INPUTENDPOINT2_AZALIA_F0_CODEC_INPUT_ENDPOINT_INDEX_BASE_IDX                             2\n#define mmAZF0INPUTENDPOINT2_AZALIA_F0_CODEC_INPUT_ENDPOINT_DATA                                       0x053d\n#define mmAZF0INPUTENDPOINT2_AZALIA_F0_CODEC_INPUT_ENDPOINT_DATA_BASE_IDX                              2\n\n\n\n\n#define mmAZF0INPUTENDPOINT3_AZALIA_F0_CODEC_INPUT_ENDPOINT_INDEX                                      0x0540\n#define mmAZF0INPUTENDPOINT3_AZALIA_F0_CODEC_INPUT_ENDPOINT_INDEX_BASE_IDX                             2\n#define mmAZF0INPUTENDPOINT3_AZALIA_F0_CODEC_INPUT_ENDPOINT_DATA                                       0x0541\n#define mmAZF0INPUTENDPOINT3_AZALIA_F0_CODEC_INPUT_ENDPOINT_DATA_BASE_IDX                              2\n\n\n\n\n#define mmAZF0INPUTENDPOINT4_AZALIA_F0_CODEC_INPUT_ENDPOINT_INDEX                                      0x0544\n#define mmAZF0INPUTENDPOINT4_AZALIA_F0_CODEC_INPUT_ENDPOINT_INDEX_BASE_IDX                             2\n#define mmAZF0INPUTENDPOINT4_AZALIA_F0_CODEC_INPUT_ENDPOINT_DATA                                       0x0545\n#define mmAZF0INPUTENDPOINT4_AZALIA_F0_CODEC_INPUT_ENDPOINT_DATA_BASE_IDX                              2\n\n\n\n\n#define mmAZF0INPUTENDPOINT5_AZALIA_F0_CODEC_INPUT_ENDPOINT_INDEX                                      0x0548\n#define mmAZF0INPUTENDPOINT5_AZALIA_F0_CODEC_INPUT_ENDPOINT_INDEX_BASE_IDX                             2\n#define mmAZF0INPUTENDPOINT5_AZALIA_F0_CODEC_INPUT_ENDPOINT_DATA                                       0x0549\n#define mmAZF0INPUTENDPOINT5_AZALIA_F0_CODEC_INPUT_ENDPOINT_DATA_BASE_IDX                              2\n\n\n\n\n#define mmAZF0INPUTENDPOINT6_AZALIA_F0_CODEC_INPUT_ENDPOINT_INDEX                                      0x054c\n#define mmAZF0INPUTENDPOINT6_AZALIA_F0_CODEC_INPUT_ENDPOINT_INDEX_BASE_IDX                             2\n#define mmAZF0INPUTENDPOINT6_AZALIA_F0_CODEC_INPUT_ENDPOINT_DATA                                       0x054d\n#define mmAZF0INPUTENDPOINT6_AZALIA_F0_CODEC_INPUT_ENDPOINT_DATA_BASE_IDX                              2\n\n\n\n\n#define mmAZF0INPUTENDPOINT7_AZALIA_F0_CODEC_INPUT_ENDPOINT_INDEX                                      0x0550\n#define mmAZF0INPUTENDPOINT7_AZALIA_F0_CODEC_INPUT_ENDPOINT_INDEX_BASE_IDX                             2\n#define mmAZF0INPUTENDPOINT7_AZALIA_F0_CODEC_INPUT_ENDPOINT_DATA                                       0x0551\n#define mmAZF0INPUTENDPOINT7_AZALIA_F0_CODEC_INPUT_ENDPOINT_DATA_BASE_IDX                              2\n\n\n\n\n#define mmDCP0_GRPH_ENABLE                                                                             0x055a\n#define mmDCP0_GRPH_ENABLE_BASE_IDX                                                                    2\n#define mmDCP0_GRPH_CONTROL                                                                            0x055b\n#define mmDCP0_GRPH_CONTROL_BASE_IDX                                                                   2\n#define mmDCP0_GRPH_LUT_10BIT_BYPASS                                                                   0x055c\n#define mmDCP0_GRPH_LUT_10BIT_BYPASS_BASE_IDX                                                          2\n#define mmDCP0_GRPH_SWAP_CNTL                                                                          0x055d\n#define mmDCP0_GRPH_SWAP_CNTL_BASE_IDX                                                                 2\n#define mmDCP0_GRPH_PRIMARY_SURFACE_ADDRESS                                                            0x055e\n#define mmDCP0_GRPH_PRIMARY_SURFACE_ADDRESS_BASE_IDX                                                   2\n#define mmDCP0_GRPH_SECONDARY_SURFACE_ADDRESS                                                          0x055f\n#define mmDCP0_GRPH_SECONDARY_SURFACE_ADDRESS_BASE_IDX                                                 2\n#define mmDCP0_GRPH_PITCH                                                                              0x0560\n#define mmDCP0_GRPH_PITCH_BASE_IDX                                                                     2\n#define mmDCP0_GRPH_PRIMARY_SURFACE_ADDRESS_HIGH                                                       0x0561\n#define mmDCP0_GRPH_PRIMARY_SURFACE_ADDRESS_HIGH_BASE_IDX                                              2\n#define mmDCP0_GRPH_SECONDARY_SURFACE_ADDRESS_HIGH                                                     0x0562\n#define mmDCP0_GRPH_SECONDARY_SURFACE_ADDRESS_HIGH_BASE_IDX                                            2\n#define mmDCP0_GRPH_SURFACE_OFFSET_X                                                                   0x0563\n#define mmDCP0_GRPH_SURFACE_OFFSET_X_BASE_IDX                                                          2\n#define mmDCP0_GRPH_SURFACE_OFFSET_Y                                                                   0x0564\n#define mmDCP0_GRPH_SURFACE_OFFSET_Y_BASE_IDX                                                          2\n#define mmDCP0_GRPH_X_START                                                                            0x0565\n#define mmDCP0_GRPH_X_START_BASE_IDX                                                                   2\n#define mmDCP0_GRPH_Y_START                                                                            0x0566\n#define mmDCP0_GRPH_Y_START_BASE_IDX                                                                   2\n#define mmDCP0_GRPH_X_END                                                                              0x0567\n#define mmDCP0_GRPH_X_END_BASE_IDX                                                                     2\n#define mmDCP0_GRPH_Y_END                                                                              0x0568\n#define mmDCP0_GRPH_Y_END_BASE_IDX                                                                     2\n#define mmDCP0_INPUT_GAMMA_CONTROL                                                                     0x0569\n#define mmDCP0_INPUT_GAMMA_CONTROL_BASE_IDX                                                            2\n#define mmDCP0_GRPH_UPDATE                                                                             0x056a\n#define mmDCP0_GRPH_UPDATE_BASE_IDX                                                                    2\n#define mmDCP0_GRPH_FLIP_CONTROL                                                                       0x056b\n#define mmDCP0_GRPH_FLIP_CONTROL_BASE_IDX                                                              2\n#define mmDCP0_GRPH_SURFACE_ADDRESS_INUSE                                                              0x056c\n#define mmDCP0_GRPH_SURFACE_ADDRESS_INUSE_BASE_IDX                                                     2\n#define mmDCP0_GRPH_DFQ_CONTROL                                                                        0x056d\n#define mmDCP0_GRPH_DFQ_CONTROL_BASE_IDX                                                               2\n#define mmDCP0_GRPH_DFQ_STATUS                                                                         0x056e\n#define mmDCP0_GRPH_DFQ_STATUS_BASE_IDX                                                                2\n#define mmDCP0_GRPH_INTERRUPT_STATUS                                                                   0x056f\n#define mmDCP0_GRPH_INTERRUPT_STATUS_BASE_IDX                                                          2\n#define mmDCP0_GRPH_INTERRUPT_CONTROL                                                                  0x0570\n#define mmDCP0_GRPH_INTERRUPT_CONTROL_BASE_IDX                                                         2\n#define mmDCP0_GRPH_SURFACE_ADDRESS_HIGH_INUSE                                                         0x0571\n#define mmDCP0_GRPH_SURFACE_ADDRESS_HIGH_INUSE_BASE_IDX                                                2\n#define mmDCP0_GRPH_COMPRESS_SURFACE_ADDRESS                                                           0x0572\n#define mmDCP0_GRPH_COMPRESS_SURFACE_ADDRESS_BASE_IDX                                                  2\n#define mmDCP0_GRPH_COMPRESS_PITCH                                                                     0x0573\n#define mmDCP0_GRPH_COMPRESS_PITCH_BASE_IDX                                                            2\n#define mmDCP0_GRPH_COMPRESS_SURFACE_ADDRESS_HIGH                                                      0x0574\n#define mmDCP0_GRPH_COMPRESS_SURFACE_ADDRESS_HIGH_BASE_IDX                                             2\n#define mmDCP0_GRPH_PIPE_OUTSTANDING_REQUEST_LIMIT                                                     0x0575\n#define mmDCP0_GRPH_PIPE_OUTSTANDING_REQUEST_LIMIT_BASE_IDX                                            2\n#define mmDCP0_PRESCALE_GRPH_CONTROL                                                                   0x0576\n#define mmDCP0_PRESCALE_GRPH_CONTROL_BASE_IDX                                                          2\n#define mmDCP0_PRESCALE_VALUES_GRPH_R                                                                  0x0577\n#define mmDCP0_PRESCALE_VALUES_GRPH_R_BASE_IDX                                                         2\n#define mmDCP0_PRESCALE_VALUES_GRPH_G                                                                  0x0578\n#define mmDCP0_PRESCALE_VALUES_GRPH_G_BASE_IDX                                                         2\n#define mmDCP0_PRESCALE_VALUES_GRPH_B                                                                  0x0579\n#define mmDCP0_PRESCALE_VALUES_GRPH_B_BASE_IDX                                                         2\n#define mmDCP0_INPUT_CSC_CONTROL                                                                       0x057a\n#define mmDCP0_INPUT_CSC_CONTROL_BASE_IDX                                                              2\n#define mmDCP0_INPUT_CSC_C11_C12                                                                       0x057b\n#define mmDCP0_INPUT_CSC_C11_C12_BASE_IDX                                                              2\n#define mmDCP0_INPUT_CSC_C13_C14                                                                       0x057c\n#define mmDCP0_INPUT_CSC_C13_C14_BASE_IDX                                                              2\n#define mmDCP0_INPUT_CSC_C21_C22                                                                       0x057d\n#define mmDCP0_INPUT_CSC_C21_C22_BASE_IDX                                                              2\n#define mmDCP0_INPUT_CSC_C23_C24                                                                       0x057e\n#define mmDCP0_INPUT_CSC_C23_C24_BASE_IDX                                                              2\n#define mmDCP0_INPUT_CSC_C31_C32                                                                       0x057f\n#define mmDCP0_INPUT_CSC_C31_C32_BASE_IDX                                                              2\n#define mmDCP0_INPUT_CSC_C33_C34                                                                       0x0580\n#define mmDCP0_INPUT_CSC_C33_C34_BASE_IDX                                                              2\n#define mmDCP0_OUTPUT_CSC_CONTROL                                                                      0x0581\n#define mmDCP0_OUTPUT_CSC_CONTROL_BASE_IDX                                                             2\n#define mmDCP0_OUTPUT_CSC_C11_C12                                                                      0x0582\n#define mmDCP0_OUTPUT_CSC_C11_C12_BASE_IDX                                                             2\n#define mmDCP0_OUTPUT_CSC_C13_C14                                                                      0x0583\n#define mmDCP0_OUTPUT_CSC_C13_C14_BASE_IDX                                                             2\n#define mmDCP0_OUTPUT_CSC_C21_C22                                                                      0x0584\n#define mmDCP0_OUTPUT_CSC_C21_C22_BASE_IDX                                                             2\n#define mmDCP0_OUTPUT_CSC_C23_C24                                                                      0x0585\n#define mmDCP0_OUTPUT_CSC_C23_C24_BASE_IDX                                                             2\n#define mmDCP0_OUTPUT_CSC_C31_C32                                                                      0x0586\n#define mmDCP0_OUTPUT_CSC_C31_C32_BASE_IDX                                                             2\n#define mmDCP0_OUTPUT_CSC_C33_C34                                                                      0x0587\n#define mmDCP0_OUTPUT_CSC_C33_C34_BASE_IDX                                                             2\n#define mmDCP0_COMM_MATRIXA_TRANS_C11_C12                                                              0x0588\n#define mmDCP0_COMM_MATRIXA_TRANS_C11_C12_BASE_IDX                                                     2\n#define mmDCP0_COMM_MATRIXA_TRANS_C13_C14                                                              0x0589\n#define mmDCP0_COMM_MATRIXA_TRANS_C13_C14_BASE_IDX                                                     2\n#define mmDCP0_COMM_MATRIXA_TRANS_C21_C22                                                              0x058a\n#define mmDCP0_COMM_MATRIXA_TRANS_C21_C22_BASE_IDX                                                     2\n#define mmDCP0_COMM_MATRIXA_TRANS_C23_C24                                                              0x058b\n#define mmDCP0_COMM_MATRIXA_TRANS_C23_C24_BASE_IDX                                                     2\n#define mmDCP0_COMM_MATRIXA_TRANS_C31_C32                                                              0x058c\n#define mmDCP0_COMM_MATRIXA_TRANS_C31_C32_BASE_IDX                                                     2\n#define mmDCP0_COMM_MATRIXA_TRANS_C33_C34                                                              0x058d\n#define mmDCP0_COMM_MATRIXA_TRANS_C33_C34_BASE_IDX                                                     2\n#define mmDCP0_COMM_MATRIXB_TRANS_C11_C12                                                              0x058e\n#define mmDCP0_COMM_MATRIXB_TRANS_C11_C12_BASE_IDX                                                     2\n#define mmDCP0_COMM_MATRIXB_TRANS_C13_C14                                                              0x058f\n#define mmDCP0_COMM_MATRIXB_TRANS_C13_C14_BASE_IDX                                                     2\n#define mmDCP0_COMM_MATRIXB_TRANS_C21_C22                                                              0x0590\n#define mmDCP0_COMM_MATRIXB_TRANS_C21_C22_BASE_IDX                                                     2\n#define mmDCP0_COMM_MATRIXB_TRANS_C23_C24                                                              0x0591\n#define mmDCP0_COMM_MATRIXB_TRANS_C23_C24_BASE_IDX                                                     2\n#define mmDCP0_COMM_MATRIXB_TRANS_C31_C32                                                              0x0592\n#define mmDCP0_COMM_MATRIXB_TRANS_C31_C32_BASE_IDX                                                     2\n#define mmDCP0_COMM_MATRIXB_TRANS_C33_C34                                                              0x0593\n#define mmDCP0_COMM_MATRIXB_TRANS_C33_C34_BASE_IDX                                                     2\n#define mmDCP0_DENORM_CONTROL                                                                          0x0594\n#define mmDCP0_DENORM_CONTROL_BASE_IDX                                                                 2\n#define mmDCP0_OUT_ROUND_CONTROL                                                                       0x0595\n#define mmDCP0_OUT_ROUND_CONTROL_BASE_IDX                                                              2\n#define mmDCP0_OUT_CLAMP_CONTROL_R_CR                                                                  0x0596\n#define mmDCP0_OUT_CLAMP_CONTROL_R_CR_BASE_IDX                                                         2\n#define mmDCP0_OUT_CLAMP_CONTROL_G_Y                                                                   0x0597\n#define mmDCP0_OUT_CLAMP_CONTROL_G_Y_BASE_IDX                                                          2\n#define mmDCP0_OUT_CLAMP_CONTROL_B_CB                                                                  0x0598\n#define mmDCP0_OUT_CLAMP_CONTROL_B_CB_BASE_IDX                                                         2\n#define mmDCP0_KEY_CONTROL                                                                             0x0599\n#define mmDCP0_KEY_CONTROL_BASE_IDX                                                                    2\n#define mmDCP0_KEY_RANGE_ALPHA                                                                         0x059a\n#define mmDCP0_KEY_RANGE_ALPHA_BASE_IDX                                                                2\n#define mmDCP0_KEY_RANGE_RED                                                                           0x059b\n#define mmDCP0_KEY_RANGE_RED_BASE_IDX                                                                  2\n#define mmDCP0_KEY_RANGE_GREEN                                                                         0x059c\n#define mmDCP0_KEY_RANGE_GREEN_BASE_IDX                                                                2\n#define mmDCP0_KEY_RANGE_BLUE                                                                          0x059d\n#define mmDCP0_KEY_RANGE_BLUE_BASE_IDX                                                                 2\n#define mmDCP0_DEGAMMA_CONTROL                                                                         0x059e\n#define mmDCP0_DEGAMMA_CONTROL_BASE_IDX                                                                2\n#define mmDCP0_GAMUT_REMAP_CONTROL                                                                     0x059f\n#define mmDCP0_GAMUT_REMAP_CONTROL_BASE_IDX                                                            2\n#define mmDCP0_GAMUT_REMAP_C11_C12                                                                     0x05a0\n#define mmDCP0_GAMUT_REMAP_C11_C12_BASE_IDX                                                            2\n#define mmDCP0_GAMUT_REMAP_C13_C14                                                                     0x05a1\n#define mmDCP0_GAMUT_REMAP_C13_C14_BASE_IDX                                                            2\n#define mmDCP0_GAMUT_REMAP_C21_C22                                                                     0x05a2\n#define mmDCP0_GAMUT_REMAP_C21_C22_BASE_IDX                                                            2\n#define mmDCP0_GAMUT_REMAP_C23_C24                                                                     0x05a3\n#define mmDCP0_GAMUT_REMAP_C23_C24_BASE_IDX                                                            2\n#define mmDCP0_GAMUT_REMAP_C31_C32                                                                     0x05a4\n#define mmDCP0_GAMUT_REMAP_C31_C32_BASE_IDX                                                            2\n#define mmDCP0_GAMUT_REMAP_C33_C34                                                                     0x05a5\n#define mmDCP0_GAMUT_REMAP_C33_C34_BASE_IDX                                                            2\n#define mmDCP0_DCP_SPATIAL_DITHER_CNTL                                                                 0x05a6\n#define mmDCP0_DCP_SPATIAL_DITHER_CNTL_BASE_IDX                                                        2\n#define mmDCP0_DCP_RANDOM_SEEDS                                                                        0x05a7\n#define mmDCP0_DCP_RANDOM_SEEDS_BASE_IDX                                                               2\n#define mmDCP0_DCP_FP_CONVERTED_FIELD                                                                  0x05a8\n#define mmDCP0_DCP_FP_CONVERTED_FIELD_BASE_IDX                                                         2\n#define mmDCP0_CUR_CONTROL                                                                             0x05a9\n#define mmDCP0_CUR_CONTROL_BASE_IDX                                                                    2\n#define mmDCP0_CUR_SURFACE_ADDRESS                                                                     0x05aa\n#define mmDCP0_CUR_SURFACE_ADDRESS_BASE_IDX                                                            2\n#define mmDCP0_CUR_SIZE                                                                                0x05ab\n#define mmDCP0_CUR_SIZE_BASE_IDX                                                                       2\n#define mmDCP0_CUR_SURFACE_ADDRESS_HIGH                                                                0x05ac\n#define mmDCP0_CUR_SURFACE_ADDRESS_HIGH_BASE_IDX                                                       2\n#define mmDCP0_CUR_POSITION                                                                            0x05ad\n#define mmDCP0_CUR_POSITION_BASE_IDX                                                                   2\n#define mmDCP0_CUR_HOT_SPOT                                                                            0x05ae\n#define mmDCP0_CUR_HOT_SPOT_BASE_IDX                                                                   2\n#define mmDCP0_CUR_COLOR1                                                                              0x05af\n#define mmDCP0_CUR_COLOR1_BASE_IDX                                                                     2\n#define mmDCP0_CUR_COLOR2                                                                              0x05b0\n#define mmDCP0_CUR_COLOR2_BASE_IDX                                                                     2\n#define mmDCP0_CUR_UPDATE                                                                              0x05b1\n#define mmDCP0_CUR_UPDATE_BASE_IDX                                                                     2\n#define mmDCP0_CUR_REQUEST_FILTER_CNTL                                                                 0x05bb\n#define mmDCP0_CUR_REQUEST_FILTER_CNTL_BASE_IDX                                                        2\n#define mmDCP0_CUR_STEREO_CONTROL                                                                      0x05bc\n#define mmDCP0_CUR_STEREO_CONTROL_BASE_IDX                                                             2\n#define mmDCP0_DC_LUT_RW_MODE                                                                          0x05be\n#define mmDCP0_DC_LUT_RW_MODE_BASE_IDX                                                                 2\n#define mmDCP0_DC_LUT_RW_INDEX                                                                         0x05bf\n#define mmDCP0_DC_LUT_RW_INDEX_BASE_IDX                                                                2\n#define mmDCP0_DC_LUT_SEQ_COLOR                                                                        0x05c0\n#define mmDCP0_DC_LUT_SEQ_COLOR_BASE_IDX                                                               2\n#define mmDCP0_DC_LUT_PWL_DATA                                                                         0x05c1\n#define mmDCP0_DC_LUT_PWL_DATA_BASE_IDX                                                                2\n#define mmDCP0_DC_LUT_30_COLOR                                                                         0x05c2\n#define mmDCP0_DC_LUT_30_COLOR_BASE_IDX                                                                2\n#define mmDCP0_DC_LUT_VGA_ACCESS_ENABLE                                                                0x05c3\n#define mmDCP0_DC_LUT_VGA_ACCESS_ENABLE_BASE_IDX                                                       2\n#define mmDCP0_DC_LUT_WRITE_EN_MASK                                                                    0x05c4\n#define mmDCP0_DC_LUT_WRITE_EN_MASK_BASE_IDX                                                           2\n#define mmDCP0_DC_LUT_AUTOFILL                                                                         0x05c5\n#define mmDCP0_DC_LUT_AUTOFILL_BASE_IDX                                                                2\n#define mmDCP0_DC_LUT_CONTROL                                                                          0x05c6\n#define mmDCP0_DC_LUT_CONTROL_BASE_IDX                                                                 2\n#define mmDCP0_DC_LUT_BLACK_OFFSET_BLUE                                                                0x05c7\n#define mmDCP0_DC_LUT_BLACK_OFFSET_BLUE_BASE_IDX                                                       2\n#define mmDCP0_DC_LUT_BLACK_OFFSET_GREEN                                                               0x05c8\n#define mmDCP0_DC_LUT_BLACK_OFFSET_GREEN_BASE_IDX                                                      2\n#define mmDCP0_DC_LUT_BLACK_OFFSET_RED                                                                 0x05c9\n#define mmDCP0_DC_LUT_BLACK_OFFSET_RED_BASE_IDX                                                        2\n#define mmDCP0_DC_LUT_WHITE_OFFSET_BLUE                                                                0x05ca\n#define mmDCP0_DC_LUT_WHITE_OFFSET_BLUE_BASE_IDX                                                       2\n#define mmDCP0_DC_LUT_WHITE_OFFSET_GREEN                                                               0x05cb\n#define mmDCP0_DC_LUT_WHITE_OFFSET_GREEN_BASE_IDX                                                      2\n#define mmDCP0_DC_LUT_WHITE_OFFSET_RED                                                                 0x05cc\n#define mmDCP0_DC_LUT_WHITE_OFFSET_RED_BASE_IDX                                                        2\n#define mmDCP0_DCP_CRC_CONTROL                                                                         0x05cd\n#define mmDCP0_DCP_CRC_CONTROL_BASE_IDX                                                                2\n#define mmDCP0_DCP_CRC_MASK                                                                            0x05ce\n#define mmDCP0_DCP_CRC_MASK_BASE_IDX                                                                   2\n#define mmDCP0_DCP_CRC_CURRENT                                                                         0x05cf\n#define mmDCP0_DCP_CRC_CURRENT_BASE_IDX                                                                2\n#define mmDCP0_DVMM_PTE_CONTROL                                                                        0x05d0\n#define mmDCP0_DVMM_PTE_CONTROL_BASE_IDX                                                               2\n#define mmDCP0_DCP_CRC_LAST                                                                            0x05d1\n#define mmDCP0_DCP_CRC_LAST_BASE_IDX                                                                   2\n#define mmDCP0_DVMM_PTE_ARB_CONTROL                                                                    0x05d2\n#define mmDCP0_DVMM_PTE_ARB_CONTROL_BASE_IDX                                                           2\n#define mmDCP0_GRPH_FLIP_RATE_CNTL                                                                     0x05d4\n#define mmDCP0_GRPH_FLIP_RATE_CNTL_BASE_IDX                                                            2\n#define mmDCP0_DCP_GSL_CONTROL                                                                         0x05d5\n#define mmDCP0_DCP_GSL_CONTROL_BASE_IDX                                                                2\n#define mmDCP0_DCP_LB_DATA_GAP_BETWEEN_CHUNK                                                           0x05d6\n#define mmDCP0_DCP_LB_DATA_GAP_BETWEEN_CHUNK_BASE_IDX                                                  2\n#define mmDCP0_GRPH_STEREOSYNC_FLIP                                                                    0x05dc\n#define mmDCP0_GRPH_STEREOSYNC_FLIP_BASE_IDX                                                           2\n#define mmDCP0_HW_ROTATION                                                                             0x05de\n#define mmDCP0_HW_ROTATION_BASE_IDX                                                                    2\n#define mmDCP0_GRPH_XDMA_CACHE_UNDERFLOW_DET_CNTL                                                      0x05df\n#define mmDCP0_GRPH_XDMA_CACHE_UNDERFLOW_DET_CNTL_BASE_IDX                                             2\n#define mmDCP0_REGAMMA_CONTROL                                                                         0x05e0\n#define mmDCP0_REGAMMA_CONTROL_BASE_IDX                                                                2\n#define mmDCP0_REGAMMA_LUT_INDEX                                                                       0x05e1\n#define mmDCP0_REGAMMA_LUT_INDEX_BASE_IDX                                                              2\n#define mmDCP0_REGAMMA_LUT_DATA                                                                        0x05e2\n#define mmDCP0_REGAMMA_LUT_DATA_BASE_IDX                                                               2\n#define mmDCP0_REGAMMA_LUT_WRITE_EN_MASK                                                               0x05e3\n#define mmDCP0_REGAMMA_LUT_WRITE_EN_MASK_BASE_IDX                                                      2\n#define mmDCP0_REGAMMA_CNTLA_START_CNTL                                                                0x05e4\n#define mmDCP0_REGAMMA_CNTLA_START_CNTL_BASE_IDX                                                       2\n#define mmDCP0_REGAMMA_CNTLA_SLOPE_CNTL                                                                0x05e5\n#define mmDCP0_REGAMMA_CNTLA_SLOPE_CNTL_BASE_IDX                                                       2\n#define mmDCP0_REGAMMA_CNTLA_END_CNTL1                                                                 0x05e6\n#define mmDCP0_REGAMMA_CNTLA_END_CNTL1_BASE_IDX                                                        2\n#define mmDCP0_REGAMMA_CNTLA_END_CNTL2                                                                 0x05e7\n#define mmDCP0_REGAMMA_CNTLA_END_CNTL2_BASE_IDX                                                        2\n#define mmDCP0_REGAMMA_CNTLA_REGION_0_1                                                                0x05e8\n#define mmDCP0_REGAMMA_CNTLA_REGION_0_1_BASE_IDX                                                       2\n#define mmDCP0_REGAMMA_CNTLA_REGION_2_3                                                                0x05e9\n#define mmDCP0_REGAMMA_CNTLA_REGION_2_3_BASE_IDX                                                       2\n#define mmDCP0_REGAMMA_CNTLA_REGION_4_5                                                                0x05ea\n#define mmDCP0_REGAMMA_CNTLA_REGION_4_5_BASE_IDX                                                       2\n#define mmDCP0_REGAMMA_CNTLA_REGION_6_7                                                                0x05eb\n#define mmDCP0_REGAMMA_CNTLA_REGION_6_7_BASE_IDX                                                       2\n#define mmDCP0_REGAMMA_CNTLA_REGION_8_9                                                                0x05ec\n#define mmDCP0_REGAMMA_CNTLA_REGION_8_9_BASE_IDX                                                       2\n#define mmDCP0_REGAMMA_CNTLA_REGION_10_11                                                              0x05ed\n#define mmDCP0_REGAMMA_CNTLA_REGION_10_11_BASE_IDX                                                     2\n#define mmDCP0_REGAMMA_CNTLA_REGION_12_13                                                              0x05ee\n#define mmDCP0_REGAMMA_CNTLA_REGION_12_13_BASE_IDX                                                     2\n#define mmDCP0_REGAMMA_CNTLA_REGION_14_15                                                              0x05ef\n#define mmDCP0_REGAMMA_CNTLA_REGION_14_15_BASE_IDX                                                     2\n#define mmDCP0_REGAMMA_CNTLB_START_CNTL                                                                0x05f0\n#define mmDCP0_REGAMMA_CNTLB_START_CNTL_BASE_IDX                                                       2\n#define mmDCP0_REGAMMA_CNTLB_SLOPE_CNTL                                                                0x05f1\n#define mmDCP0_REGAMMA_CNTLB_SLOPE_CNTL_BASE_IDX                                                       2\n#define mmDCP0_REGAMMA_CNTLB_END_CNTL1                                                                 0x05f2\n#define mmDCP0_REGAMMA_CNTLB_END_CNTL1_BASE_IDX                                                        2\n#define mmDCP0_REGAMMA_CNTLB_END_CNTL2                                                                 0x05f3\n#define mmDCP0_REGAMMA_CNTLB_END_CNTL2_BASE_IDX                                                        2\n#define mmDCP0_REGAMMA_CNTLB_REGION_0_1                                                                0x05f4\n#define mmDCP0_REGAMMA_CNTLB_REGION_0_1_BASE_IDX                                                       2\n#define mmDCP0_REGAMMA_CNTLB_REGION_2_3                                                                0x05f5\n#define mmDCP0_REGAMMA_CNTLB_REGION_2_3_BASE_IDX                                                       2\n#define mmDCP0_REGAMMA_CNTLB_REGION_4_5                                                                0x05f6\n#define mmDCP0_REGAMMA_CNTLB_REGION_4_5_BASE_IDX                                                       2\n#define mmDCP0_REGAMMA_CNTLB_REGION_6_7                                                                0x05f7\n#define mmDCP0_REGAMMA_CNTLB_REGION_6_7_BASE_IDX                                                       2\n#define mmDCP0_REGAMMA_CNTLB_REGION_8_9                                                                0x05f8\n#define mmDCP0_REGAMMA_CNTLB_REGION_8_9_BASE_IDX                                                       2\n#define mmDCP0_REGAMMA_CNTLB_REGION_10_11                                                              0x05f9\n#define mmDCP0_REGAMMA_CNTLB_REGION_10_11_BASE_IDX                                                     2\n#define mmDCP0_REGAMMA_CNTLB_REGION_12_13                                                              0x05fa\n#define mmDCP0_REGAMMA_CNTLB_REGION_12_13_BASE_IDX                                                     2\n#define mmDCP0_REGAMMA_CNTLB_REGION_14_15                                                              0x05fb\n#define mmDCP0_REGAMMA_CNTLB_REGION_14_15_BASE_IDX                                                     2\n#define mmDCP0_ALPHA_CONTROL                                                                           0x05fc\n#define mmDCP0_ALPHA_CONTROL_BASE_IDX                                                                  2\n#define mmDCP0_GRPH_XDMA_RECOVERY_SURFACE_ADDRESS                                                      0x05fd\n#define mmDCP0_GRPH_XDMA_RECOVERY_SURFACE_ADDRESS_BASE_IDX                                             2\n#define mmDCP0_GRPH_XDMA_RECOVERY_SURFACE_ADDRESS_HIGH                                                 0x05fe\n#define mmDCP0_GRPH_XDMA_RECOVERY_SURFACE_ADDRESS_HIGH_BASE_IDX                                        2\n#define mmDCP0_GRPH_XDMA_CACHE_UNDERFLOW_DET_STATUS                                                    0x05ff\n#define mmDCP0_GRPH_XDMA_CACHE_UNDERFLOW_DET_STATUS_BASE_IDX                                           2\n#define mmDCP0_GRPH_XDMA_FLIP_TIMEOUT                                                                  0x0600\n#define mmDCP0_GRPH_XDMA_FLIP_TIMEOUT_BASE_IDX                                                         2\n#define mmDCP0_GRPH_XDMA_FLIP_AVG_DELAY                                                                0x0601\n#define mmDCP0_GRPH_XDMA_FLIP_AVG_DELAY_BASE_IDX                                                       2\n#define mmDCP0_GRPH_SURFACE_COUNTER_CONTROL                                                            0x0602\n#define mmDCP0_GRPH_SURFACE_COUNTER_CONTROL_BASE_IDX                                                   2\n#define mmDCP0_GRPH_SURFACE_COUNTER_OUTPUT                                                             0x0603\n#define mmDCP0_GRPH_SURFACE_COUNTER_OUTPUT_BASE_IDX                                                    2\n\n\n\n\n#define mmLB0_LB_DATA_FORMAT                                                                           0x061a\n#define mmLB0_LB_DATA_FORMAT_BASE_IDX                                                                  2\n#define mmLB0_LB_MEMORY_CTRL                                                                           0x061b\n#define mmLB0_LB_MEMORY_CTRL_BASE_IDX                                                                  2\n#define mmLB0_LB_MEMORY_SIZE_STATUS                                                                    0x061c\n#define mmLB0_LB_MEMORY_SIZE_STATUS_BASE_IDX                                                           2\n#define mmLB0_LB_DESKTOP_HEIGHT                                                                        0x061d\n#define mmLB0_LB_DESKTOP_HEIGHT_BASE_IDX                                                               2\n#define mmLB0_LB_VLINE_START_END                                                                       0x061e\n#define mmLB0_LB_VLINE_START_END_BASE_IDX                                                              2\n#define mmLB0_LB_VLINE2_START_END                                                                      0x061f\n#define mmLB0_LB_VLINE2_START_END_BASE_IDX                                                             2\n#define mmLB0_LB_V_COUNTER                                                                             0x0620\n#define mmLB0_LB_V_COUNTER_BASE_IDX                                                                    2\n#define mmLB0_LB_SNAPSHOT_V_COUNTER                                                                    0x0621\n#define mmLB0_LB_SNAPSHOT_V_COUNTER_BASE_IDX                                                           2\n#define mmLB0_LB_INTERRUPT_MASK                                                                        0x0622\n#define mmLB0_LB_INTERRUPT_MASK_BASE_IDX                                                               2\n#define mmLB0_LB_VLINE_STATUS                                                                          0x0623\n#define mmLB0_LB_VLINE_STATUS_BASE_IDX                                                                 2\n#define mmLB0_LB_VLINE2_STATUS                                                                         0x0624\n#define mmLB0_LB_VLINE2_STATUS_BASE_IDX                                                                2\n#define mmLB0_LB_VBLANK_STATUS                                                                         0x0625\n#define mmLB0_LB_VBLANK_STATUS_BASE_IDX                                                                2\n#define mmLB0_LB_SYNC_RESET_SEL                                                                        0x0626\n#define mmLB0_LB_SYNC_RESET_SEL_BASE_IDX                                                               2\n#define mmLB0_LB_BLACK_KEYER_R_CR                                                                      0x0627\n#define mmLB0_LB_BLACK_KEYER_R_CR_BASE_IDX                                                             2\n#define mmLB0_LB_BLACK_KEYER_G_Y                                                                       0x0628\n#define mmLB0_LB_BLACK_KEYER_G_Y_BASE_IDX                                                              2\n#define mmLB0_LB_BLACK_KEYER_B_CB                                                                      0x0629\n#define mmLB0_LB_BLACK_KEYER_B_CB_BASE_IDX                                                             2\n#define mmLB0_LB_KEYER_COLOR_CTRL                                                                      0x062a\n#define mmLB0_LB_KEYER_COLOR_CTRL_BASE_IDX                                                             2\n#define mmLB0_LB_KEYER_COLOR_R_CR                                                                      0x062b\n#define mmLB0_LB_KEYER_COLOR_R_CR_BASE_IDX                                                             2\n#define mmLB0_LB_KEYER_COLOR_G_Y                                                                       0x062c\n#define mmLB0_LB_KEYER_COLOR_G_Y_BASE_IDX                                                              2\n#define mmLB0_LB_KEYER_COLOR_B_CB                                                                      0x062d\n#define mmLB0_LB_KEYER_COLOR_B_CB_BASE_IDX                                                             2\n#define mmLB0_LB_KEYER_COLOR_REP_R_CR                                                                  0x062e\n#define mmLB0_LB_KEYER_COLOR_REP_R_CR_BASE_IDX                                                         2\n#define mmLB0_LB_KEYER_COLOR_REP_G_Y                                                                   0x062f\n#define mmLB0_LB_KEYER_COLOR_REP_G_Y_BASE_IDX                                                          2\n#define mmLB0_LB_KEYER_COLOR_REP_B_CB                                                                  0x0630\n#define mmLB0_LB_KEYER_COLOR_REP_B_CB_BASE_IDX                                                         2\n#define mmLB0_LB_BUFFER_LEVEL_STATUS                                                                   0x0631\n#define mmLB0_LB_BUFFER_LEVEL_STATUS_BASE_IDX                                                          2\n#define mmLB0_LB_BUFFER_URGENCY_CTRL                                                                   0x0632\n#define mmLB0_LB_BUFFER_URGENCY_CTRL_BASE_IDX                                                          2\n#define mmLB0_LB_BUFFER_URGENCY_STATUS                                                                 0x0633\n#define mmLB0_LB_BUFFER_URGENCY_STATUS_BASE_IDX                                                        2\n#define mmLB0_LB_BUFFER_STATUS                                                                         0x0634\n#define mmLB0_LB_BUFFER_STATUS_BASE_IDX                                                                2\n#define mmLB0_LB_NO_OUTSTANDING_REQ_STATUS                                                             0x0635\n#define mmLB0_LB_NO_OUTSTANDING_REQ_STATUS_BASE_IDX                                                    2\n#define mmLB0_MVP_AFR_FLIP_MODE                                                                        0x0636\n#define mmLB0_MVP_AFR_FLIP_MODE_BASE_IDX                                                               2\n#define mmLB0_MVP_AFR_FLIP_FIFO_CNTL                                                                   0x0637\n#define mmLB0_MVP_AFR_FLIP_FIFO_CNTL_BASE_IDX                                                          2\n#define mmLB0_MVP_FLIP_LINE_NUM_INSERT                                                                 0x0638\n#define mmLB0_MVP_FLIP_LINE_NUM_INSERT_BASE_IDX                                                        2\n#define mmLB0_DC_MVP_LB_CONTROL                                                                        0x0639\n#define mmLB0_DC_MVP_LB_CONTROL_BASE_IDX                                                               2\n\n\n\n\n#define mmDCFE0_DCFE_CLOCK_CONTROL                                                                     0x065a\n#define mmDCFE0_DCFE_CLOCK_CONTROL_BASE_IDX                                                            2\n#define mmDCFE0_DCFE_SOFT_RESET                                                                        0x065b\n#define mmDCFE0_DCFE_SOFT_RESET_BASE_IDX                                                               2\n#define mmDCFE0_DCFE_MEM_PWR_CTRL                                                                      0x065d\n#define mmDCFE0_DCFE_MEM_PWR_CTRL_BASE_IDX                                                             2\n#define mmDCFE0_DCFE_MEM_PWR_CTRL2                                                                     0x065e\n#define mmDCFE0_DCFE_MEM_PWR_CTRL2_BASE_IDX                                                            2\n#define mmDCFE0_DCFE_MEM_PWR_STATUS                                                                    0x065f\n#define mmDCFE0_DCFE_MEM_PWR_STATUS_BASE_IDX                                                           2\n#define mmDCFE0_DCFE_MISC                                                                              0x0660\n#define mmDCFE0_DCFE_MISC_BASE_IDX                                                                     2\n#define mmDCFE0_DCFE_FLUSH                                                                             0x0661\n#define mmDCFE0_DCFE_FLUSH_BASE_IDX                                                                    2\n\n\n\n\n#define mmDC_PERFMON3_PERFCOUNTER_CNTL                                                                 0x066e\n#define mmDC_PERFMON3_PERFCOUNTER_CNTL_BASE_IDX                                                        2\n#define mmDC_PERFMON3_PERFCOUNTER_CNTL2                                                                0x066f\n#define mmDC_PERFMON3_PERFCOUNTER_CNTL2_BASE_IDX                                                       2\n#define mmDC_PERFMON3_PERFCOUNTER_STATE                                                                0x0670\n#define mmDC_PERFMON3_PERFCOUNTER_STATE_BASE_IDX                                                       2\n#define mmDC_PERFMON3_PERFMON_CNTL                                                                     0x0671\n#define mmDC_PERFMON3_PERFMON_CNTL_BASE_IDX                                                            2\n#define mmDC_PERFMON3_PERFMON_CNTL2                                                                    0x0672\n#define mmDC_PERFMON3_PERFMON_CNTL2_BASE_IDX                                                           2\n#define mmDC_PERFMON3_PERFMON_CVALUE_INT_MISC                                                          0x0673\n#define mmDC_PERFMON3_PERFMON_CVALUE_INT_MISC_BASE_IDX                                                 2\n#define mmDC_PERFMON3_PERFMON_CVALUE_LOW                                                               0x0674\n#define mmDC_PERFMON3_PERFMON_CVALUE_LOW_BASE_IDX                                                      2\n#define mmDC_PERFMON3_PERFMON_HI                                                                       0x0675\n#define mmDC_PERFMON3_PERFMON_HI_BASE_IDX                                                              2\n#define mmDC_PERFMON3_PERFMON_LOW                                                                      0x0676\n#define mmDC_PERFMON3_PERFMON_LOW_BASE_IDX                                                             2\n\n\n\n\n#define mmDMIF_PG0_DPG_PIPE_ARBITRATION_CONTROL1                                                       0x067a\n#define mmDMIF_PG0_DPG_PIPE_ARBITRATION_CONTROL1_BASE_IDX                                              2\n#define mmDMIF_PG0_DPG_PIPE_ARBITRATION_CONTROL2                                                       0x067b\n#define mmDMIF_PG0_DPG_PIPE_ARBITRATION_CONTROL2_BASE_IDX                                              2\n#define mmDMIF_PG0_DPG_WATERMARK_MASK_CONTROL                                                          0x067c\n#define mmDMIF_PG0_DPG_WATERMARK_MASK_CONTROL_BASE_IDX                                                 2\n#define mmDMIF_PG0_DPG_PIPE_URGENCY_CONTROL                                                            0x067d\n#define mmDMIF_PG0_DPG_PIPE_URGENCY_CONTROL_BASE_IDX                                                   2\n#define mmDMIF_PG0_DPG_PIPE_URGENT_LEVEL_CONTROL                                                       0x067e\n#define mmDMIF_PG0_DPG_PIPE_URGENT_LEVEL_CONTROL_BASE_IDX                                              2\n#define mmDMIF_PG0_DPG_PIPE_STUTTER_CONTROL                                                            0x067f\n#define mmDMIF_PG0_DPG_PIPE_STUTTER_CONTROL_BASE_IDX                                                   2\n#define mmDMIF_PG0_DPG_PIPE_STUTTER_CONTROL2                                                           0x0680\n#define mmDMIF_PG0_DPG_PIPE_STUTTER_CONTROL2_BASE_IDX                                                  2\n#define mmDMIF_PG0_DPG_PIPE_LOW_POWER_CONTROL                                                          0x0681\n#define mmDMIF_PG0_DPG_PIPE_LOW_POWER_CONTROL_BASE_IDX                                                 2\n#define mmDMIF_PG0_DPG_REPEATER_PROGRAM                                                                0x0682\n#define mmDMIF_PG0_DPG_REPEATER_PROGRAM_BASE_IDX                                                       2\n#define mmDMIF_PG0_DPG_CHK_PRE_PROC_CNTL                                                               0x0686\n#define mmDMIF_PG0_DPG_CHK_PRE_PROC_CNTL_BASE_IDX                                                      2\n#define mmDMIF_PG0_DPG_DVMM_STATUS                                                                     0x0687\n#define mmDMIF_PG0_DPG_DVMM_STATUS_BASE_IDX                                                            2\n\n\n\n\n#define mmSCL0_SCL_COEF_RAM_SELECT                                                                     0x069a\n#define mmSCL0_SCL_COEF_RAM_SELECT_BASE_IDX                                                            2\n#define mmSCL0_SCL_COEF_RAM_TAP_DATA                                                                   0x069b\n#define mmSCL0_SCL_COEF_RAM_TAP_DATA_BASE_IDX                                                          2\n#define mmSCL0_SCL_MODE                                                                                0x069c\n#define mmSCL0_SCL_MODE_BASE_IDX                                                                       2\n#define mmSCL0_SCL_TAP_CONTROL                                                                         0x069d\n#define mmSCL0_SCL_TAP_CONTROL_BASE_IDX                                                                2\n#define mmSCL0_SCL_CONTROL                                                                             0x069e\n#define mmSCL0_SCL_CONTROL_BASE_IDX                                                                    2\n#define mmSCL0_SCL_BYPASS_CONTROL                                                                      0x069f\n#define mmSCL0_SCL_BYPASS_CONTROL_BASE_IDX                                                             2\n#define mmSCL0_SCL_MANUAL_REPLICATE_CONTROL                                                            0x06a0\n#define mmSCL0_SCL_MANUAL_REPLICATE_CONTROL_BASE_IDX                                                   2\n#define mmSCL0_SCL_AUTOMATIC_MODE_CONTROL                                                              0x06a1\n#define mmSCL0_SCL_AUTOMATIC_MODE_CONTROL_BASE_IDX                                                     2\n#define mmSCL0_SCL_HORZ_FILTER_CONTROL                                                                 0x06a2\n#define mmSCL0_SCL_HORZ_FILTER_CONTROL_BASE_IDX                                                        2\n#define mmSCL0_SCL_HORZ_FILTER_SCALE_RATIO                                                             0x06a3\n#define mmSCL0_SCL_HORZ_FILTER_SCALE_RATIO_BASE_IDX                                                    2\n#define mmSCL0_SCL_HORZ_FILTER_INIT                                                                    0x06a4\n#define mmSCL0_SCL_HORZ_FILTER_INIT_BASE_IDX                                                           2\n#define mmSCL0_SCL_VERT_FILTER_CONTROL                                                                 0x06a5\n#define mmSCL0_SCL_VERT_FILTER_CONTROL_BASE_IDX                                                        2\n#define mmSCL0_SCL_VERT_FILTER_SCALE_RATIO                                                             0x06a6\n#define mmSCL0_SCL_VERT_FILTER_SCALE_RATIO_BASE_IDX                                                    2\n#define mmSCL0_SCL_VERT_FILTER_INIT                                                                    0x06a7\n#define mmSCL0_SCL_VERT_FILTER_INIT_BASE_IDX                                                           2\n#define mmSCL0_SCL_VERT_FILTER_INIT_BOT                                                                0x06a8\n#define mmSCL0_SCL_VERT_FILTER_INIT_BOT_BASE_IDX                                                       2\n#define mmSCL0_SCL_ROUND_OFFSET                                                                        0x06a9\n#define mmSCL0_SCL_ROUND_OFFSET_BASE_IDX                                                               2\n#define mmSCL0_SCL_UPDATE                                                                              0x06aa\n#define mmSCL0_SCL_UPDATE_BASE_IDX                                                                     2\n#define mmSCL0_SCL_F_SHARP_CONTROL                                                                     0x06ab\n#define mmSCL0_SCL_F_SHARP_CONTROL_BASE_IDX                                                            2\n#define mmSCL0_SCL_ALU_CONTROL                                                                         0x06ac\n#define mmSCL0_SCL_ALU_CONTROL_BASE_IDX                                                                2\n#define mmSCL0_SCL_COEF_RAM_CONFLICT_STATUS                                                            0x06ad\n#define mmSCL0_SCL_COEF_RAM_CONFLICT_STATUS_BASE_IDX                                                   2\n#define mmSCL0_VIEWPORT_START_SECONDARY                                                                0x06ae\n#define mmSCL0_VIEWPORT_START_SECONDARY_BASE_IDX                                                       2\n#define mmSCL0_VIEWPORT_START                                                                          0x06af\n#define mmSCL0_VIEWPORT_START_BASE_IDX                                                                 2\n#define mmSCL0_VIEWPORT_SIZE                                                                           0x06b0\n#define mmSCL0_VIEWPORT_SIZE_BASE_IDX                                                                  2\n#define mmSCL0_EXT_OVERSCAN_LEFT_RIGHT                                                                 0x06b1\n#define mmSCL0_EXT_OVERSCAN_LEFT_RIGHT_BASE_IDX                                                        2\n#define mmSCL0_EXT_OVERSCAN_TOP_BOTTOM                                                                 0x06b2\n#define mmSCL0_EXT_OVERSCAN_TOP_BOTTOM_BASE_IDX                                                        2\n#define mmSCL0_SCL_MODE_CHANGE_DET1                                                                    0x06b3\n#define mmSCL0_SCL_MODE_CHANGE_DET1_BASE_IDX                                                           2\n#define mmSCL0_SCL_MODE_CHANGE_DET2                                                                    0x06b4\n#define mmSCL0_SCL_MODE_CHANGE_DET2_BASE_IDX                                                           2\n#define mmSCL0_SCL_MODE_CHANGE_DET3                                                                    0x06b5\n#define mmSCL0_SCL_MODE_CHANGE_DET3_BASE_IDX                                                           2\n#define mmSCL0_SCL_MODE_CHANGE_MASK                                                                    0x06b6\n#define mmSCL0_SCL_MODE_CHANGE_MASK_BASE_IDX                                                           2\n\n\n\n\n#define mmBLND0_BLND_CONTROL                                                                           0x06c7\n#define mmBLND0_BLND_CONTROL_BASE_IDX                                                                  2\n#define mmBLND0_BLND_SM_CONTROL2                                                                       0x06c8\n#define mmBLND0_BLND_SM_CONTROL2_BASE_IDX                                                              2\n#define mmBLND0_BLND_CONTROL2                                                                          0x06c9\n#define mmBLND0_BLND_CONTROL2_BASE_IDX                                                                 2\n#define mmBLND0_BLND_UPDATE                                                                            0x06ca\n#define mmBLND0_BLND_UPDATE_BASE_IDX                                                                   2\n#define mmBLND0_BLND_UNDERFLOW_INTERRUPT                                                               0x06cb\n#define mmBLND0_BLND_UNDERFLOW_INTERRUPT_BASE_IDX                                                      2\n#define mmBLND0_BLND_V_UPDATE_LOCK                                                                     0x06cc\n#define mmBLND0_BLND_V_UPDATE_LOCK_BASE_IDX                                                            2\n#define mmBLND0_BLND_REG_UPDATE_STATUS                                                                 0x06cd\n#define mmBLND0_BLND_REG_UPDATE_STATUS_BASE_IDX                                                        2\n\n\n\n\n#define mmCRTC0_CRTC_H_BLANK_EARLY_NUM                                                                 0x06d2\n#define mmCRTC0_CRTC_H_BLANK_EARLY_NUM_BASE_IDX                                                        2\n#define mmCRTC0_CRTC_H_TOTAL                                                                           0x06d3\n#define mmCRTC0_CRTC_H_TOTAL_BASE_IDX                                                                  2\n#define mmCRTC0_CRTC_H_BLANK_START_END                                                                 0x06d4\n#define mmCRTC0_CRTC_H_BLANK_START_END_BASE_IDX                                                        2\n#define mmCRTC0_CRTC_H_SYNC_A                                                                          0x06d5\n#define mmCRTC0_CRTC_H_SYNC_A_BASE_IDX                                                                 2\n#define mmCRTC0_CRTC_H_SYNC_A_CNTL                                                                     0x06d6\n#define mmCRTC0_CRTC_H_SYNC_A_CNTL_BASE_IDX                                                            2\n#define mmCRTC0_CRTC_H_SYNC_B                                                                          0x06d7\n#define mmCRTC0_CRTC_H_SYNC_B_BASE_IDX                                                                 2\n#define mmCRTC0_CRTC_H_SYNC_B_CNTL                                                                     0x06d8\n#define mmCRTC0_CRTC_H_SYNC_B_CNTL_BASE_IDX                                                            2\n#define mmCRTC0_CRTC_VBI_END                                                                           0x06d9\n#define mmCRTC0_CRTC_VBI_END_BASE_IDX                                                                  2\n#define mmCRTC0_CRTC_V_TOTAL                                                                           0x06da\n#define mmCRTC0_CRTC_V_TOTAL_BASE_IDX                                                                  2\n#define mmCRTC0_CRTC_V_TOTAL_MIN                                                                       0x06db\n#define mmCRTC0_CRTC_V_TOTAL_MIN_BASE_IDX                                                              2\n#define mmCRTC0_CRTC_V_TOTAL_MAX                                                                       0x06dc\n#define mmCRTC0_CRTC_V_TOTAL_MAX_BASE_IDX                                                              2\n#define mmCRTC0_CRTC_V_TOTAL_CONTROL                                                                   0x06dd\n#define mmCRTC0_CRTC_V_TOTAL_CONTROL_BASE_IDX                                                          2\n#define mmCRTC0_CRTC_V_TOTAL_INT_STATUS                                                                0x06de\n#define mmCRTC0_CRTC_V_TOTAL_INT_STATUS_BASE_IDX                                                       2\n#define mmCRTC0_CRTC_VSYNC_NOM_INT_STATUS                                                              0x06df\n#define mmCRTC0_CRTC_VSYNC_NOM_INT_STATUS_BASE_IDX                                                     2\n#define mmCRTC0_CRTC_V_BLANK_START_END                                                                 0x06e0\n#define mmCRTC0_CRTC_V_BLANK_START_END_BASE_IDX                                                        2\n#define mmCRTC0_CRTC_V_SYNC_A                                                                          0x06e1\n#define mmCRTC0_CRTC_V_SYNC_A_BASE_IDX                                                                 2\n#define mmCRTC0_CRTC_V_SYNC_A_CNTL                                                                     0x06e2\n#define mmCRTC0_CRTC_V_SYNC_A_CNTL_BASE_IDX                                                            2\n#define mmCRTC0_CRTC_V_SYNC_B                                                                          0x06e3\n#define mmCRTC0_CRTC_V_SYNC_B_BASE_IDX                                                                 2\n#define mmCRTC0_CRTC_V_SYNC_B_CNTL                                                                     0x06e4\n#define mmCRTC0_CRTC_V_SYNC_B_CNTL_BASE_IDX                                                            2\n#define mmCRTC0_CRTC_DTMTEST_CNTL                                                                      0x06e5\n#define mmCRTC0_CRTC_DTMTEST_CNTL_BASE_IDX                                                             2\n#define mmCRTC0_CRTC_DTMTEST_STATUS_POSITION                                                           0x06e6\n#define mmCRTC0_CRTC_DTMTEST_STATUS_POSITION_BASE_IDX                                                  2\n#define mmCRTC0_CRTC_TRIGA_CNTL                                                                        0x06e7\n#define mmCRTC0_CRTC_TRIGA_CNTL_BASE_IDX                                                               2\n#define mmCRTC0_CRTC_TRIGA_MANUAL_TRIG                                                                 0x06e8\n#define mmCRTC0_CRTC_TRIGA_MANUAL_TRIG_BASE_IDX                                                        2\n#define mmCRTC0_CRTC_TRIGB_CNTL                                                                        0x06e9\n#define mmCRTC0_CRTC_TRIGB_CNTL_BASE_IDX                                                               2\n#define mmCRTC0_CRTC_TRIGB_MANUAL_TRIG                                                                 0x06ea\n#define mmCRTC0_CRTC_TRIGB_MANUAL_TRIG_BASE_IDX                                                        2\n#define mmCRTC0_CRTC_FORCE_COUNT_NOW_CNTL                                                              0x06eb\n#define mmCRTC0_CRTC_FORCE_COUNT_NOW_CNTL_BASE_IDX                                                     2\n#define mmCRTC0_CRTC_FLOW_CONTROL                                                                      0x06ec\n#define mmCRTC0_CRTC_FLOW_CONTROL_BASE_IDX                                                             2\n#define mmCRTC0_CRTC_STEREO_FORCE_NEXT_EYE                                                             0x06ed\n#define mmCRTC0_CRTC_STEREO_FORCE_NEXT_EYE_BASE_IDX                                                    2\n#define mmCRTC0_CRTC_AVSYNC_COUNTER                                                                    0x06ee\n#define mmCRTC0_CRTC_AVSYNC_COUNTER_BASE_IDX                                                           2\n#define mmCRTC0_CRTC_CONTROL                                                                           0x06ef\n#define mmCRTC0_CRTC_CONTROL_BASE_IDX                                                                  2\n#define mmCRTC0_CRTC_BLANK_CONTROL                                                                     0x06f0\n#define mmCRTC0_CRTC_BLANK_CONTROL_BASE_IDX                                                            2\n#define mmCRTC0_CRTC_INTERLACE_CONTROL                                                                 0x06f1\n#define mmCRTC0_CRTC_INTERLACE_CONTROL_BASE_IDX                                                        2\n#define mmCRTC0_CRTC_INTERLACE_STATUS                                                                  0x06f2\n#define mmCRTC0_CRTC_INTERLACE_STATUS_BASE_IDX                                                         2\n#define mmCRTC0_CRTC_FIELD_INDICATION_CONTROL                                                          0x06f3\n#define mmCRTC0_CRTC_FIELD_INDICATION_CONTROL_BASE_IDX                                                 2\n#define mmCRTC0_CRTC_PIXEL_DATA_READBACK0                                                              0x06f4\n#define mmCRTC0_CRTC_PIXEL_DATA_READBACK0_BASE_IDX                                                     2\n#define mmCRTC0_CRTC_PIXEL_DATA_READBACK1                                                              0x06f5\n#define mmCRTC0_CRTC_PIXEL_DATA_READBACK1_BASE_IDX                                                     2\n#define mmCRTC0_CRTC_STATUS                                                                            0x06f6\n#define mmCRTC0_CRTC_STATUS_BASE_IDX                                                                   2\n#define mmCRTC0_CRTC_STATUS_POSITION                                                                   0x06f7\n#define mmCRTC0_CRTC_STATUS_POSITION_BASE_IDX                                                          2\n#define mmCRTC0_CRTC_NOM_VERT_POSITION                                                                 0x06f8\n#define mmCRTC0_CRTC_NOM_VERT_POSITION_BASE_IDX                                                        2\n#define mmCRTC0_CRTC_STATUS_FRAME_COUNT                                                                0x06f9\n#define mmCRTC0_CRTC_STATUS_FRAME_COUNT_BASE_IDX                                                       2\n#define mmCRTC0_CRTC_STATUS_VF_COUNT                                                                   0x06fa\n#define mmCRTC0_CRTC_STATUS_VF_COUNT_BASE_IDX                                                          2\n#define mmCRTC0_CRTC_STATUS_HV_COUNT                                                                   0x06fb\n#define mmCRTC0_CRTC_STATUS_HV_COUNT_BASE_IDX                                                          2\n#define mmCRTC0_CRTC_COUNT_CONTROL                                                                     0x06fc\n#define mmCRTC0_CRTC_COUNT_CONTROL_BASE_IDX                                                            2\n#define mmCRTC0_CRTC_COUNT_RESET                                                                       0x06fd\n#define mmCRTC0_CRTC_COUNT_RESET_BASE_IDX                                                              2\n#define mmCRTC0_CRTC_MANUAL_FORCE_VSYNC_NEXT_LINE                                                      0x06fe\n#define mmCRTC0_CRTC_MANUAL_FORCE_VSYNC_NEXT_LINE_BASE_IDX                                             2\n#define mmCRTC0_CRTC_VERT_SYNC_CONTROL                                                                 0x06ff\n#define mmCRTC0_CRTC_VERT_SYNC_CONTROL_BASE_IDX                                                        2\n#define mmCRTC0_CRTC_STEREO_STATUS                                                                     0x0700\n#define mmCRTC0_CRTC_STEREO_STATUS_BASE_IDX                                                            2\n#define mmCRTC0_CRTC_STEREO_CONTROL                                                                    0x0701\n#define mmCRTC0_CRTC_STEREO_CONTROL_BASE_IDX                                                           2\n#define mmCRTC0_CRTC_SNAPSHOT_STATUS                                                                   0x0702\n#define mmCRTC0_CRTC_SNAPSHOT_STATUS_BASE_IDX                                                          2\n#define mmCRTC0_CRTC_SNAPSHOT_CONTROL                                                                  0x0703\n#define mmCRTC0_CRTC_SNAPSHOT_CONTROL_BASE_IDX                                                         2\n#define mmCRTC0_CRTC_SNAPSHOT_POSITION                                                                 0x0704\n#define mmCRTC0_CRTC_SNAPSHOT_POSITION_BASE_IDX                                                        2\n#define mmCRTC0_CRTC_SNAPSHOT_FRAME                                                                    0x0705\n#define mmCRTC0_CRTC_SNAPSHOT_FRAME_BASE_IDX                                                           2\n#define mmCRTC0_CRTC_START_LINE_CONTROL                                                                0x0706\n#define mmCRTC0_CRTC_START_LINE_CONTROL_BASE_IDX                                                       2\n#define mmCRTC0_CRTC_INTERRUPT_CONTROL                                                                 0x0707\n#define mmCRTC0_CRTC_INTERRUPT_CONTROL_BASE_IDX                                                        2\n#define mmCRTC0_CRTC_UPDATE_LOCK                                                                       0x0708\n#define mmCRTC0_CRTC_UPDATE_LOCK_BASE_IDX                                                              2\n#define mmCRTC0_CRTC_DOUBLE_BUFFER_CONTROL                                                             0x0709\n#define mmCRTC0_CRTC_DOUBLE_BUFFER_CONTROL_BASE_IDX                                                    2\n#define mmCRTC0_CRTC_VGA_PARAMETER_CAPTURE_MODE                                                        0x070a\n#define mmCRTC0_CRTC_VGA_PARAMETER_CAPTURE_MODE_BASE_IDX                                               2\n#define mmCRTC0_CRTC_TEST_PATTERN_CONTROL                                                              0x070b\n#define mmCRTC0_CRTC_TEST_PATTERN_CONTROL_BASE_IDX                                                     2\n#define mmCRTC0_CRTC_TEST_PATTERN_PARAMETERS                                                           0x070c\n#define mmCRTC0_CRTC_TEST_PATTERN_PARAMETERS_BASE_IDX                                                  2\n#define mmCRTC0_CRTC_TEST_PATTERN_COLOR                                                                0x070d\n#define mmCRTC0_CRTC_TEST_PATTERN_COLOR_BASE_IDX                                                       2\n#define mmCRTC0_CRTC_MASTER_UPDATE_LOCK                                                                0x070e\n#define mmCRTC0_CRTC_MASTER_UPDATE_LOCK_BASE_IDX                                                       2\n#define mmCRTC0_CRTC_MASTER_UPDATE_MODE                                                                0x070f\n#define mmCRTC0_CRTC_MASTER_UPDATE_MODE_BASE_IDX                                                       2\n#define mmCRTC0_CRTC_MVP_INBAND_CNTL_INSERT                                                            0x0710\n#define mmCRTC0_CRTC_MVP_INBAND_CNTL_INSERT_BASE_IDX                                                   2\n#define mmCRTC0_CRTC_MVP_INBAND_CNTL_INSERT_TIMER                                                      0x0711\n#define mmCRTC0_CRTC_MVP_INBAND_CNTL_INSERT_TIMER_BASE_IDX                                             2\n#define mmCRTC0_CRTC_MVP_STATUS                                                                        0x0712\n#define mmCRTC0_CRTC_MVP_STATUS_BASE_IDX                                                               2\n#define mmCRTC0_CRTC_MASTER_EN                                                                         0x0713\n#define mmCRTC0_CRTC_MASTER_EN_BASE_IDX                                                                2\n#define mmCRTC0_CRTC_ALLOW_STOP_OFF_V_CNT                                                              0x0714\n#define mmCRTC0_CRTC_ALLOW_STOP_OFF_V_CNT_BASE_IDX                                                     2\n#define mmCRTC0_CRTC_V_UPDATE_INT_STATUS                                                               0x0715\n#define mmCRTC0_CRTC_V_UPDATE_INT_STATUS_BASE_IDX                                                      2\n#define mmCRTC0_CRTC_OVERSCAN_COLOR                                                                    0x0717\n#define mmCRTC0_CRTC_OVERSCAN_COLOR_BASE_IDX                                                           2\n#define mmCRTC0_CRTC_OVERSCAN_COLOR_EXT                                                                0x0718\n#define mmCRTC0_CRTC_OVERSCAN_COLOR_EXT_BASE_IDX                                                       2\n#define mmCRTC0_CRTC_BLANK_DATA_COLOR                                                                  0x0719\n#define mmCRTC0_CRTC_BLANK_DATA_COLOR_BASE_IDX                                                         2\n#define mmCRTC0_CRTC_BLANK_DATA_COLOR_EXT                                                              0x071a\n#define mmCRTC0_CRTC_BLANK_DATA_COLOR_EXT_BASE_IDX                                                     2\n#define mmCRTC0_CRTC_BLACK_COLOR                                                                       0x071b\n#define mmCRTC0_CRTC_BLACK_COLOR_BASE_IDX                                                              2\n#define mmCRTC0_CRTC_BLACK_COLOR_EXT                                                                   0x071c\n#define mmCRTC0_CRTC_BLACK_COLOR_EXT_BASE_IDX                                                          2\n#define mmCRTC0_CRTC_VERTICAL_INTERRUPT0_POSITION                                                      0x071d\n#define mmCRTC0_CRTC_VERTICAL_INTERRUPT0_POSITION_BASE_IDX                                             2\n#define mmCRTC0_CRTC_VERTICAL_INTERRUPT0_CONTROL                                                       0x071e\n#define mmCRTC0_CRTC_VERTICAL_INTERRUPT0_CONTROL_BASE_IDX                                              2\n#define mmCRTC0_CRTC_VERTICAL_INTERRUPT1_POSITION                                                      0x071f\n#define mmCRTC0_CRTC_VERTICAL_INTERRUPT1_POSITION_BASE_IDX                                             2\n#define mmCRTC0_CRTC_VERTICAL_INTERRUPT1_CONTROL                                                       0x0720\n#define mmCRTC0_CRTC_VERTICAL_INTERRUPT1_CONTROL_BASE_IDX                                              2\n#define mmCRTC0_CRTC_VERTICAL_INTERRUPT2_POSITION                                                      0x0721\n#define mmCRTC0_CRTC_VERTICAL_INTERRUPT2_POSITION_BASE_IDX                                             2\n#define mmCRTC0_CRTC_VERTICAL_INTERRUPT2_CONTROL                                                       0x0722\n#define mmCRTC0_CRTC_VERTICAL_INTERRUPT2_CONTROL_BASE_IDX                                              2\n#define mmCRTC0_CRTC_CRC_CNTL                                                                          0x0723\n#define mmCRTC0_CRTC_CRC_CNTL_BASE_IDX                                                                 2\n#define mmCRTC0_CRTC_CRC0_WINDOWA_X_CONTROL                                                            0x0724\n#define mmCRTC0_CRTC_CRC0_WINDOWA_X_CONTROL_BASE_IDX                                                   2\n#define mmCRTC0_CRTC_CRC0_WINDOWA_Y_CONTROL                                                            0x0725\n#define mmCRTC0_CRTC_CRC0_WINDOWA_Y_CONTROL_BASE_IDX                                                   2\n#define mmCRTC0_CRTC_CRC0_WINDOWB_X_CONTROL                                                            0x0726\n#define mmCRTC0_CRTC_CRC0_WINDOWB_X_CONTROL_BASE_IDX                                                   2\n#define mmCRTC0_CRTC_CRC0_WINDOWB_Y_CONTROL                                                            0x0727\n#define mmCRTC0_CRTC_CRC0_WINDOWB_Y_CONTROL_BASE_IDX                                                   2\n#define mmCRTC0_CRTC_CRC0_DATA_RG                                                                      0x0728\n#define mmCRTC0_CRTC_CRC0_DATA_RG_BASE_IDX                                                             2\n#define mmCRTC0_CRTC_CRC0_DATA_B                                                                       0x0729\n#define mmCRTC0_CRTC_CRC0_DATA_B_BASE_IDX                                                              2\n#define mmCRTC0_CRTC_CRC1_WINDOWA_X_CONTROL                                                            0x072a\n#define mmCRTC0_CRTC_CRC1_WINDOWA_X_CONTROL_BASE_IDX                                                   2\n#define mmCRTC0_CRTC_CRC1_WINDOWA_Y_CONTROL                                                            0x072b\n#define mmCRTC0_CRTC_CRC1_WINDOWA_Y_CONTROL_BASE_IDX                                                   2\n#define mmCRTC0_CRTC_CRC1_WINDOWB_X_CONTROL                                                            0x072c\n#define mmCRTC0_CRTC_CRC1_WINDOWB_X_CONTROL_BASE_IDX                                                   2\n#define mmCRTC0_CRTC_CRC1_WINDOWB_Y_CONTROL                                                            0x072d\n#define mmCRTC0_CRTC_CRC1_WINDOWB_Y_CONTROL_BASE_IDX                                                   2\n#define mmCRTC0_CRTC_CRC1_DATA_RG                                                                      0x072e\n#define mmCRTC0_CRTC_CRC1_DATA_RG_BASE_IDX                                                             2\n#define mmCRTC0_CRTC_CRC1_DATA_B                                                                       0x072f\n#define mmCRTC0_CRTC_CRC1_DATA_B_BASE_IDX                                                              2\n#define mmCRTC0_CRTC_EXT_TIMING_SYNC_CONTROL                                                           0x0730\n#define mmCRTC0_CRTC_EXT_TIMING_SYNC_CONTROL_BASE_IDX                                                  2\n#define mmCRTC0_CRTC_EXT_TIMING_SYNC_WINDOW_START                                                      0x0731\n#define mmCRTC0_CRTC_EXT_TIMING_SYNC_WINDOW_START_BASE_IDX                                             2\n#define mmCRTC0_CRTC_EXT_TIMING_SYNC_WINDOW_END                                                        0x0732\n#define mmCRTC0_CRTC_EXT_TIMING_SYNC_WINDOW_END_BASE_IDX                                               2\n#define mmCRTC0_CRTC_EXT_TIMING_SYNC_LOSS_INTERRUPT_CONTROL                                            0x0733\n#define mmCRTC0_CRTC_EXT_TIMING_SYNC_LOSS_INTERRUPT_CONTROL_BASE_IDX                                   2\n#define mmCRTC0_CRTC_EXT_TIMING_SYNC_INTERRUPT_CONTROL                                                 0x0734\n#define mmCRTC0_CRTC_EXT_TIMING_SYNC_INTERRUPT_CONTROL_BASE_IDX                                        2\n#define mmCRTC0_CRTC_EXT_TIMING_SYNC_SIGNAL_INTERRUPT_CONTROL                                          0x0735\n#define mmCRTC0_CRTC_EXT_TIMING_SYNC_SIGNAL_INTERRUPT_CONTROL_BASE_IDX                                 2\n#define mmCRTC0_CRTC_STATIC_SCREEN_CONTROL                                                             0x0736\n#define mmCRTC0_CRTC_STATIC_SCREEN_CONTROL_BASE_IDX                                                    2\n#define mmCRTC0_CRTC_3D_STRUCTURE_CONTROL                                                              0x0737\n#define mmCRTC0_CRTC_3D_STRUCTURE_CONTROL_BASE_IDX                                                     2\n#define mmCRTC0_CRTC_GSL_VSYNC_GAP                                                                     0x0738\n#define mmCRTC0_CRTC_GSL_VSYNC_GAP_BASE_IDX                                                            2\n#define mmCRTC0_CRTC_GSL_WINDOW                                                                        0x0739\n#define mmCRTC0_CRTC_GSL_WINDOW_BASE_IDX                                                               2\n#define mmCRTC0_CRTC_GSL_CONTROL                                                                       0x073a\n#define mmCRTC0_CRTC_GSL_CONTROL_BASE_IDX                                                              2\n#define mmCRTC0_CRTC_RANGE_TIMING_INT_STATUS                                                           0x073d\n#define mmCRTC0_CRTC_RANGE_TIMING_INT_STATUS_BASE_IDX                                                  2\n#define mmCRTC0_CRTC_DRR_CONTROL                                                                       0x073e\n#define mmCRTC0_CRTC_DRR_CONTROL_BASE_IDX                                                              2\n\n\n\n\n#define mmFMT0_FMT_CLAMP_COMPONENT_R                                                                   0x0742\n#define mmFMT0_FMT_CLAMP_COMPONENT_R_BASE_IDX                                                          2\n#define mmFMT0_FMT_CLAMP_COMPONENT_G                                                                   0x0743\n#define mmFMT0_FMT_CLAMP_COMPONENT_G_BASE_IDX                                                          2\n#define mmFMT0_FMT_CLAMP_COMPONENT_B                                                                   0x0744\n#define mmFMT0_FMT_CLAMP_COMPONENT_B_BASE_IDX                                                          2\n#define mmFMT0_FMT_DYNAMIC_EXP_CNTL                                                                    0x0745\n#define mmFMT0_FMT_DYNAMIC_EXP_CNTL_BASE_IDX                                                           2\n#define mmFMT0_FMT_CONTROL                                                                             0x0746\n#define mmFMT0_FMT_CONTROL_BASE_IDX                                                                    2\n#define mmFMT0_FMT_BIT_DEPTH_CONTROL                                                                   0x0747\n#define mmFMT0_FMT_BIT_DEPTH_CONTROL_BASE_IDX                                                          2\n#define mmFMT0_FMT_DITHER_RAND_R_SEED                                                                  0x0748\n#define mmFMT0_FMT_DITHER_RAND_R_SEED_BASE_IDX                                                         2\n#define mmFMT0_FMT_DITHER_RAND_G_SEED                                                                  0x0749\n#define mmFMT0_FMT_DITHER_RAND_G_SEED_BASE_IDX                                                         2\n#define mmFMT0_FMT_DITHER_RAND_B_SEED                                                                  0x074a\n#define mmFMT0_FMT_DITHER_RAND_B_SEED_BASE_IDX                                                         2\n#define mmFMT0_FMT_CLAMP_CNTL                                                                          0x074e\n#define mmFMT0_FMT_CLAMP_CNTL_BASE_IDX                                                                 2\n#define mmFMT0_FMT_CRC_CNTL                                                                            0x074f\n#define mmFMT0_FMT_CRC_CNTL_BASE_IDX                                                                   2\n#define mmFMT0_FMT_CRC_SIG_RED_GREEN_MASK                                                              0x0750\n#define mmFMT0_FMT_CRC_SIG_RED_GREEN_MASK_BASE_IDX                                                     2\n#define mmFMT0_FMT_CRC_SIG_BLUE_CONTROL_MASK                                                           0x0751\n#define mmFMT0_FMT_CRC_SIG_BLUE_CONTROL_MASK_BASE_IDX                                                  2\n#define mmFMT0_FMT_CRC_SIG_RED_GREEN                                                                   0x0752\n#define mmFMT0_FMT_CRC_SIG_RED_GREEN_BASE_IDX                                                          2\n#define mmFMT0_FMT_CRC_SIG_BLUE_CONTROL                                                                0x0753\n#define mmFMT0_FMT_CRC_SIG_BLUE_CONTROL_BASE_IDX                                                       2\n#define mmFMT0_FMT_SIDE_BY_SIDE_STEREO_CONTROL                                                         0x0754\n#define mmFMT0_FMT_SIDE_BY_SIDE_STEREO_CONTROL_BASE_IDX                                                2\n#define mmFMT0_FMT_420_HBLANK_EARLY_START                                                              0x0755\n#define mmFMT0_FMT_420_HBLANK_EARLY_START_BASE_IDX                                                     2\n\n\n\n\n#define mmDCP1_GRPH_ENABLE                                                                             0x075a\n#define mmDCP1_GRPH_ENABLE_BASE_IDX                                                                    2\n#define mmDCP1_GRPH_CONTROL                                                                            0x075b\n#define mmDCP1_GRPH_CONTROL_BASE_IDX                                                                   2\n#define mmDCP1_GRPH_LUT_10BIT_BYPASS                                                                   0x075c\n#define mmDCP1_GRPH_LUT_10BIT_BYPASS_BASE_IDX                                                          2\n#define mmDCP1_GRPH_SWAP_CNTL                                                                          0x075d\n#define mmDCP1_GRPH_SWAP_CNTL_BASE_IDX                                                                 2\n#define mmDCP1_GRPH_PRIMARY_SURFACE_ADDRESS                                                            0x075e\n#define mmDCP1_GRPH_PRIMARY_SURFACE_ADDRESS_BASE_IDX                                                   2\n#define mmDCP1_GRPH_SECONDARY_SURFACE_ADDRESS                                                          0x075f\n#define mmDCP1_GRPH_SECONDARY_SURFACE_ADDRESS_BASE_IDX                                                 2\n#define mmDCP1_GRPH_PITCH                                                                              0x0760\n#define mmDCP1_GRPH_PITCH_BASE_IDX                                                                     2\n#define mmDCP1_GRPH_PRIMARY_SURFACE_ADDRESS_HIGH                                                       0x0761\n#define mmDCP1_GRPH_PRIMARY_SURFACE_ADDRESS_HIGH_BASE_IDX                                              2\n#define mmDCP1_GRPH_SECONDARY_SURFACE_ADDRESS_HIGH                                                     0x0762\n#define mmDCP1_GRPH_SECONDARY_SURFACE_ADDRESS_HIGH_BASE_IDX                                            2\n#define mmDCP1_GRPH_SURFACE_OFFSET_X                                                                   0x0763\n#define mmDCP1_GRPH_SURFACE_OFFSET_X_BASE_IDX                                                          2\n#define mmDCP1_GRPH_SURFACE_OFFSET_Y                                                                   0x0764\n#define mmDCP1_GRPH_SURFACE_OFFSET_Y_BASE_IDX                                                          2\n#define mmDCP1_GRPH_X_START                                                                            0x0765\n#define mmDCP1_GRPH_X_START_BASE_IDX                                                                   2\n#define mmDCP1_GRPH_Y_START                                                                            0x0766\n#define mmDCP1_GRPH_Y_START_BASE_IDX                                                                   2\n#define mmDCP1_GRPH_X_END                                                                              0x0767\n#define mmDCP1_GRPH_X_END_BASE_IDX                                                                     2\n#define mmDCP1_GRPH_Y_END                                                                              0x0768\n#define mmDCP1_GRPH_Y_END_BASE_IDX                                                                     2\n#define mmDCP1_INPUT_GAMMA_CONTROL                                                                     0x0769\n#define mmDCP1_INPUT_GAMMA_CONTROL_BASE_IDX                                                            2\n#define mmDCP1_GRPH_UPDATE                                                                             0x076a\n#define mmDCP1_GRPH_UPDATE_BASE_IDX                                                                    2\n#define mmDCP1_GRPH_FLIP_CONTROL                                                                       0x076b\n#define mmDCP1_GRPH_FLIP_CONTROL_BASE_IDX                                                              2\n#define mmDCP1_GRPH_SURFACE_ADDRESS_INUSE                                                              0x076c\n#define mmDCP1_GRPH_SURFACE_ADDRESS_INUSE_BASE_IDX                                                     2\n#define mmDCP1_GRPH_DFQ_CONTROL                                                                        0x076d\n#define mmDCP1_GRPH_DFQ_CONTROL_BASE_IDX                                                               2\n#define mmDCP1_GRPH_DFQ_STATUS                                                                         0x076e\n#define mmDCP1_GRPH_DFQ_STATUS_BASE_IDX                                                                2\n#define mmDCP1_GRPH_INTERRUPT_STATUS                                                                   0x076f\n#define mmDCP1_GRPH_INTERRUPT_STATUS_BASE_IDX                                                          2\n#define mmDCP1_GRPH_INTERRUPT_CONTROL                                                                  0x0770\n#define mmDCP1_GRPH_INTERRUPT_CONTROL_BASE_IDX                                                         2\n#define mmDCP1_GRPH_SURFACE_ADDRESS_HIGH_INUSE                                                         0x0771\n#define mmDCP1_GRPH_SURFACE_ADDRESS_HIGH_INUSE_BASE_IDX                                                2\n#define mmDCP1_GRPH_COMPRESS_SURFACE_ADDRESS                                                           0x0772\n#define mmDCP1_GRPH_COMPRESS_SURFACE_ADDRESS_BASE_IDX                                                  2\n#define mmDCP1_GRPH_COMPRESS_PITCH                                                                     0x0773\n#define mmDCP1_GRPH_COMPRESS_PITCH_BASE_IDX                                                            2\n#define mmDCP1_GRPH_COMPRESS_SURFACE_ADDRESS_HIGH                                                      0x0774\n#define mmDCP1_GRPH_COMPRESS_SURFACE_ADDRESS_HIGH_BASE_IDX                                             2\n#define mmDCP1_GRPH_PIPE_OUTSTANDING_REQUEST_LIMIT                                                     0x0775\n#define mmDCP1_GRPH_PIPE_OUTSTANDING_REQUEST_LIMIT_BASE_IDX                                            2\n#define mmDCP1_PRESCALE_GRPH_CONTROL                                                                   0x0776\n#define mmDCP1_PRESCALE_GRPH_CONTROL_BASE_IDX                                                          2\n#define mmDCP1_PRESCALE_VALUES_GRPH_R                                                                  0x0777\n#define mmDCP1_PRESCALE_VALUES_GRPH_R_BASE_IDX                                                         2\n#define mmDCP1_PRESCALE_VALUES_GRPH_G                                                                  0x0778\n#define mmDCP1_PRESCALE_VALUES_GRPH_G_BASE_IDX                                                         2\n#define mmDCP1_PRESCALE_VALUES_GRPH_B                                                                  0x0779\n#define mmDCP1_PRESCALE_VALUES_GRPH_B_BASE_IDX                                                         2\n#define mmDCP1_INPUT_CSC_CONTROL                                                                       0x077a\n#define mmDCP1_INPUT_CSC_CONTROL_BASE_IDX                                                              2\n#define mmDCP1_INPUT_CSC_C11_C12                                                                       0x077b\n#define mmDCP1_INPUT_CSC_C11_C12_BASE_IDX                                                              2\n#define mmDCP1_INPUT_CSC_C13_C14                                                                       0x077c\n#define mmDCP1_INPUT_CSC_C13_C14_BASE_IDX                                                              2\n#define mmDCP1_INPUT_CSC_C21_C22                                                                       0x077d\n#define mmDCP1_INPUT_CSC_C21_C22_BASE_IDX                                                              2\n#define mmDCP1_INPUT_CSC_C23_C24                                                                       0x077e\n#define mmDCP1_INPUT_CSC_C23_C24_BASE_IDX                                                              2\n#define mmDCP1_INPUT_CSC_C31_C32                                                                       0x077f\n#define mmDCP1_INPUT_CSC_C31_C32_BASE_IDX                                                              2\n#define mmDCP1_INPUT_CSC_C33_C34                                                                       0x0780\n#define mmDCP1_INPUT_CSC_C33_C34_BASE_IDX                                                              2\n#define mmDCP1_OUTPUT_CSC_CONTROL                                                                      0x0781\n#define mmDCP1_OUTPUT_CSC_CONTROL_BASE_IDX                                                             2\n#define mmDCP1_OUTPUT_CSC_C11_C12                                                                      0x0782\n#define mmDCP1_OUTPUT_CSC_C11_C12_BASE_IDX                                                             2\n#define mmDCP1_OUTPUT_CSC_C13_C14                                                                      0x0783\n#define mmDCP1_OUTPUT_CSC_C13_C14_BASE_IDX                                                             2\n#define mmDCP1_OUTPUT_CSC_C21_C22                                                                      0x0784\n#define mmDCP1_OUTPUT_CSC_C21_C22_BASE_IDX                                                             2\n#define mmDCP1_OUTPUT_CSC_C23_C24                                                                      0x0785\n#define mmDCP1_OUTPUT_CSC_C23_C24_BASE_IDX                                                             2\n#define mmDCP1_OUTPUT_CSC_C31_C32                                                                      0x0786\n#define mmDCP1_OUTPUT_CSC_C31_C32_BASE_IDX                                                             2\n#define mmDCP1_OUTPUT_CSC_C33_C34                                                                      0x0787\n#define mmDCP1_OUTPUT_CSC_C33_C34_BASE_IDX                                                             2\n#define mmDCP1_COMM_MATRIXA_TRANS_C11_C12                                                              0x0788\n#define mmDCP1_COMM_MATRIXA_TRANS_C11_C12_BASE_IDX                                                     2\n#define mmDCP1_COMM_MATRIXA_TRANS_C13_C14                                                              0x0789\n#define mmDCP1_COMM_MATRIXA_TRANS_C13_C14_BASE_IDX                                                     2\n#define mmDCP1_COMM_MATRIXA_TRANS_C21_C22                                                              0x078a\n#define mmDCP1_COMM_MATRIXA_TRANS_C21_C22_BASE_IDX                                                     2\n#define mmDCP1_COMM_MATRIXA_TRANS_C23_C24                                                              0x078b\n#define mmDCP1_COMM_MATRIXA_TRANS_C23_C24_BASE_IDX                                                     2\n#define mmDCP1_COMM_MATRIXA_TRANS_C31_C32                                                              0x078c\n#define mmDCP1_COMM_MATRIXA_TRANS_C31_C32_BASE_IDX                                                     2\n#define mmDCP1_COMM_MATRIXA_TRANS_C33_C34                                                              0x078d\n#define mmDCP1_COMM_MATRIXA_TRANS_C33_C34_BASE_IDX                                                     2\n#define mmDCP1_COMM_MATRIXB_TRANS_C11_C12                                                              0x078e\n#define mmDCP1_COMM_MATRIXB_TRANS_C11_C12_BASE_IDX                                                     2\n#define mmDCP1_COMM_MATRIXB_TRANS_C13_C14                                                              0x078f\n#define mmDCP1_COMM_MATRIXB_TRANS_C13_C14_BASE_IDX                                                     2\n#define mmDCP1_COMM_MATRIXB_TRANS_C21_C22                                                              0x0790\n#define mmDCP1_COMM_MATRIXB_TRANS_C21_C22_BASE_IDX                                                     2\n#define mmDCP1_COMM_MATRIXB_TRANS_C23_C24                                                              0x0791\n#define mmDCP1_COMM_MATRIXB_TRANS_C23_C24_BASE_IDX                                                     2\n#define mmDCP1_COMM_MATRIXB_TRANS_C31_C32                                                              0x0792\n#define mmDCP1_COMM_MATRIXB_TRANS_C31_C32_BASE_IDX                                                     2\n#define mmDCP1_COMM_MATRIXB_TRANS_C33_C34                                                              0x0793\n#define mmDCP1_COMM_MATRIXB_TRANS_C33_C34_BASE_IDX                                                     2\n#define mmDCP1_DENORM_CONTROL                                                                          0x0794\n#define mmDCP1_DENORM_CONTROL_BASE_IDX                                                                 2\n#define mmDCP1_OUT_ROUND_CONTROL                                                                       0x0795\n#define mmDCP1_OUT_ROUND_CONTROL_BASE_IDX                                                              2\n#define mmDCP1_OUT_CLAMP_CONTROL_R_CR                                                                  0x0796\n#define mmDCP1_OUT_CLAMP_CONTROL_R_CR_BASE_IDX                                                         2\n#define mmDCP1_OUT_CLAMP_CONTROL_G_Y                                                                   0x0797\n#define mmDCP1_OUT_CLAMP_CONTROL_G_Y_BASE_IDX                                                          2\n#define mmDCP1_OUT_CLAMP_CONTROL_B_CB                                                                  0x0798\n#define mmDCP1_OUT_CLAMP_CONTROL_B_CB_BASE_IDX                                                         2\n#define mmDCP1_KEY_CONTROL                                                                             0x0799\n#define mmDCP1_KEY_CONTROL_BASE_IDX                                                                    2\n#define mmDCP1_KEY_RANGE_ALPHA                                                                         0x079a\n#define mmDCP1_KEY_RANGE_ALPHA_BASE_IDX                                                                2\n#define mmDCP1_KEY_RANGE_RED                                                                           0x079b\n#define mmDCP1_KEY_RANGE_RED_BASE_IDX                                                                  2\n#define mmDCP1_KEY_RANGE_GREEN                                                                         0x079c\n#define mmDCP1_KEY_RANGE_GREEN_BASE_IDX                                                                2\n#define mmDCP1_KEY_RANGE_BLUE                                                                          0x079d\n#define mmDCP1_KEY_RANGE_BLUE_BASE_IDX                                                                 2\n#define mmDCP1_DEGAMMA_CONTROL                                                                         0x079e\n#define mmDCP1_DEGAMMA_CONTROL_BASE_IDX                                                                2\n#define mmDCP1_GAMUT_REMAP_CONTROL                                                                     0x079f\n#define mmDCP1_GAMUT_REMAP_CONTROL_BASE_IDX                                                            2\n#define mmDCP1_GAMUT_REMAP_C11_C12                                                                     0x07a0\n#define mmDCP1_GAMUT_REMAP_C11_C12_BASE_IDX                                                            2\n#define mmDCP1_GAMUT_REMAP_C13_C14                                                                     0x07a1\n#define mmDCP1_GAMUT_REMAP_C13_C14_BASE_IDX                                                            2\n#define mmDCP1_GAMUT_REMAP_C21_C22                                                                     0x07a2\n#define mmDCP1_GAMUT_REMAP_C21_C22_BASE_IDX                                                            2\n#define mmDCP1_GAMUT_REMAP_C23_C24                                                                     0x07a3\n#define mmDCP1_GAMUT_REMAP_C23_C24_BASE_IDX                                                            2\n#define mmDCP1_GAMUT_REMAP_C31_C32                                                                     0x07a4\n#define mmDCP1_GAMUT_REMAP_C31_C32_BASE_IDX                                                            2\n#define mmDCP1_GAMUT_REMAP_C33_C34                                                                     0x07a5\n#define mmDCP1_GAMUT_REMAP_C33_C34_BASE_IDX                                                            2\n#define mmDCP1_DCP_SPATIAL_DITHER_CNTL                                                                 0x07a6\n#define mmDCP1_DCP_SPATIAL_DITHER_CNTL_BASE_IDX                                                        2\n#define mmDCP1_DCP_RANDOM_SEEDS                                                                        0x07a7\n#define mmDCP1_DCP_RANDOM_SEEDS_BASE_IDX                                                               2\n#define mmDCP1_DCP_FP_CONVERTED_FIELD                                                                  0x07a8\n#define mmDCP1_DCP_FP_CONVERTED_FIELD_BASE_IDX                                                         2\n#define mmDCP1_CUR_CONTROL                                                                             0x07a9\n#define mmDCP1_CUR_CONTROL_BASE_IDX                                                                    2\n#define mmDCP1_CUR_SURFACE_ADDRESS                                                                     0x07aa\n#define mmDCP1_CUR_SURFACE_ADDRESS_BASE_IDX                                                            2\n#define mmDCP1_CUR_SIZE                                                                                0x07ab\n#define mmDCP1_CUR_SIZE_BASE_IDX                                                                       2\n#define mmDCP1_CUR_SURFACE_ADDRESS_HIGH                                                                0x07ac\n#define mmDCP1_CUR_SURFACE_ADDRESS_HIGH_BASE_IDX                                                       2\n#define mmDCP1_CUR_POSITION                                                                            0x07ad\n#define mmDCP1_CUR_POSITION_BASE_IDX                                                                   2\n#define mmDCP1_CUR_HOT_SPOT                                                                            0x07ae\n#define mmDCP1_CUR_HOT_SPOT_BASE_IDX                                                                   2\n#define mmDCP1_CUR_COLOR1                                                                              0x07af\n#define mmDCP1_CUR_COLOR1_BASE_IDX                                                                     2\n#define mmDCP1_CUR_COLOR2                                                                              0x07b0\n#define mmDCP1_CUR_COLOR2_BASE_IDX                                                                     2\n#define mmDCP1_CUR_UPDATE                                                                              0x07b1\n#define mmDCP1_CUR_UPDATE_BASE_IDX                                                                     2\n#define mmDCP1_CUR_REQUEST_FILTER_CNTL                                                                 0x07bb\n#define mmDCP1_CUR_REQUEST_FILTER_CNTL_BASE_IDX                                                        2\n#define mmDCP1_CUR_STEREO_CONTROL                                                                      0x07bc\n#define mmDCP1_CUR_STEREO_CONTROL_BASE_IDX                                                             2\n#define mmDCP1_DC_LUT_RW_MODE                                                                          0x07be\n#define mmDCP1_DC_LUT_RW_MODE_BASE_IDX                                                                 2\n#define mmDCP1_DC_LUT_RW_INDEX                                                                         0x07bf\n#define mmDCP1_DC_LUT_RW_INDEX_BASE_IDX                                                                2\n#define mmDCP1_DC_LUT_SEQ_COLOR                                                                        0x07c0\n#define mmDCP1_DC_LUT_SEQ_COLOR_BASE_IDX                                                               2\n#define mmDCP1_DC_LUT_PWL_DATA                                                                         0x07c1\n#define mmDCP1_DC_LUT_PWL_DATA_BASE_IDX                                                                2\n#define mmDCP1_DC_LUT_30_COLOR                                                                         0x07c2\n#define mmDCP1_DC_LUT_30_COLOR_BASE_IDX                                                                2\n#define mmDCP1_DC_LUT_VGA_ACCESS_ENABLE                                                                0x07c3\n#define mmDCP1_DC_LUT_VGA_ACCESS_ENABLE_BASE_IDX                                                       2\n#define mmDCP1_DC_LUT_WRITE_EN_MASK                                                                    0x07c4\n#define mmDCP1_DC_LUT_WRITE_EN_MASK_BASE_IDX                                                           2\n#define mmDCP1_DC_LUT_AUTOFILL                                                                         0x07c5\n#define mmDCP1_DC_LUT_AUTOFILL_BASE_IDX                                                                2\n#define mmDCP1_DC_LUT_CONTROL                                                                          0x07c6\n#define mmDCP1_DC_LUT_CONTROL_BASE_IDX                                                                 2\n#define mmDCP1_DC_LUT_BLACK_OFFSET_BLUE                                                                0x07c7\n#define mmDCP1_DC_LUT_BLACK_OFFSET_BLUE_BASE_IDX                                                       2\n#define mmDCP1_DC_LUT_BLACK_OFFSET_GREEN                                                               0x07c8\n#define mmDCP1_DC_LUT_BLACK_OFFSET_GREEN_BASE_IDX                                                      2\n#define mmDCP1_DC_LUT_BLACK_OFFSET_RED                                                                 0x07c9\n#define mmDCP1_DC_LUT_BLACK_OFFSET_RED_BASE_IDX                                                        2\n#define mmDCP1_DC_LUT_WHITE_OFFSET_BLUE                                                                0x07ca\n#define mmDCP1_DC_LUT_WHITE_OFFSET_BLUE_BASE_IDX                                                       2\n#define mmDCP1_DC_LUT_WHITE_OFFSET_GREEN                                                               0x07cb\n#define mmDCP1_DC_LUT_WHITE_OFFSET_GREEN_BASE_IDX                                                      2\n#define mmDCP1_DC_LUT_WHITE_OFFSET_RED                                                                 0x07cc\n#define mmDCP1_DC_LUT_WHITE_OFFSET_RED_BASE_IDX                                                        2\n#define mmDCP1_DCP_CRC_CONTROL                                                                         0x07cd\n#define mmDCP1_DCP_CRC_CONTROL_BASE_IDX                                                                2\n#define mmDCP1_DCP_CRC_MASK                                                                            0x07ce\n#define mmDCP1_DCP_CRC_MASK_BASE_IDX                                                                   2\n#define mmDCP1_DCP_CRC_CURRENT                                                                         0x07cf\n#define mmDCP1_DCP_CRC_CURRENT_BASE_IDX                                                                2\n#define mmDCP1_DVMM_PTE_CONTROL                                                                        0x07d0\n#define mmDCP1_DVMM_PTE_CONTROL_BASE_IDX                                                               2\n#define mmDCP1_DCP_CRC_LAST                                                                            0x07d1\n#define mmDCP1_DCP_CRC_LAST_BASE_IDX                                                                   2\n#define mmDCP1_DVMM_PTE_ARB_CONTROL                                                                    0x07d2\n#define mmDCP1_DVMM_PTE_ARB_CONTROL_BASE_IDX                                                           2\n#define mmDCP1_GRPH_FLIP_RATE_CNTL                                                                     0x07d4\n#define mmDCP1_GRPH_FLIP_RATE_CNTL_BASE_IDX                                                            2\n#define mmDCP1_DCP_GSL_CONTROL                                                                         0x07d5\n#define mmDCP1_DCP_GSL_CONTROL_BASE_IDX                                                                2\n#define mmDCP1_DCP_LB_DATA_GAP_BETWEEN_CHUNK                                                           0x07d6\n#define mmDCP1_DCP_LB_DATA_GAP_BETWEEN_CHUNK_BASE_IDX                                                  2\n#define mmDCP1_GRPH_STEREOSYNC_FLIP                                                                    0x07dc\n#define mmDCP1_GRPH_STEREOSYNC_FLIP_BASE_IDX                                                           2\n#define mmDCP1_HW_ROTATION                                                                             0x07de\n#define mmDCP1_HW_ROTATION_BASE_IDX                                                                    2\n#define mmDCP1_GRPH_XDMA_CACHE_UNDERFLOW_DET_CNTL                                                      0x07df\n#define mmDCP1_GRPH_XDMA_CACHE_UNDERFLOW_DET_CNTL_BASE_IDX                                             2\n#define mmDCP1_REGAMMA_CONTROL                                                                         0x07e0\n#define mmDCP1_REGAMMA_CONTROL_BASE_IDX                                                                2\n#define mmDCP1_REGAMMA_LUT_INDEX                                                                       0x07e1\n#define mmDCP1_REGAMMA_LUT_INDEX_BASE_IDX                                                              2\n#define mmDCP1_REGAMMA_LUT_DATA                                                                        0x07e2\n#define mmDCP1_REGAMMA_LUT_DATA_BASE_IDX                                                               2\n#define mmDCP1_REGAMMA_LUT_WRITE_EN_MASK                                                               0x07e3\n#define mmDCP1_REGAMMA_LUT_WRITE_EN_MASK_BASE_IDX                                                      2\n#define mmDCP1_REGAMMA_CNTLA_START_CNTL                                                                0x07e4\n#define mmDCP1_REGAMMA_CNTLA_START_CNTL_BASE_IDX                                                       2\n#define mmDCP1_REGAMMA_CNTLA_SLOPE_CNTL                                                                0x07e5\n#define mmDCP1_REGAMMA_CNTLA_SLOPE_CNTL_BASE_IDX                                                       2\n#define mmDCP1_REGAMMA_CNTLA_END_CNTL1                                                                 0x07e6\n#define mmDCP1_REGAMMA_CNTLA_END_CNTL1_BASE_IDX                                                        2\n#define mmDCP1_REGAMMA_CNTLA_END_CNTL2                                                                 0x07e7\n#define mmDCP1_REGAMMA_CNTLA_END_CNTL2_BASE_IDX                                                        2\n#define mmDCP1_REGAMMA_CNTLA_REGION_0_1                                                                0x07e8\n#define mmDCP1_REGAMMA_CNTLA_REGION_0_1_BASE_IDX                                                       2\n#define mmDCP1_REGAMMA_CNTLA_REGION_2_3                                                                0x07e9\n#define mmDCP1_REGAMMA_CNTLA_REGION_2_3_BASE_IDX                                                       2\n#define mmDCP1_REGAMMA_CNTLA_REGION_4_5                                                                0x07ea\n#define mmDCP1_REGAMMA_CNTLA_REGION_4_5_BASE_IDX                                                       2\n#define mmDCP1_REGAMMA_CNTLA_REGION_6_7                                                                0x07eb\n#define mmDCP1_REGAMMA_CNTLA_REGION_6_7_BASE_IDX                                                       2\n#define mmDCP1_REGAMMA_CNTLA_REGION_8_9                                                                0x07ec\n#define mmDCP1_REGAMMA_CNTLA_REGION_8_9_BASE_IDX                                                       2\n#define mmDCP1_REGAMMA_CNTLA_REGION_10_11                                                              0x07ed\n#define mmDCP1_REGAMMA_CNTLA_REGION_10_11_BASE_IDX                                                     2\n#define mmDCP1_REGAMMA_CNTLA_REGION_12_13                                                              0x07ee\n#define mmDCP1_REGAMMA_CNTLA_REGION_12_13_BASE_IDX                                                     2\n#define mmDCP1_REGAMMA_CNTLA_REGION_14_15                                                              0x07ef\n#define mmDCP1_REGAMMA_CNTLA_REGION_14_15_BASE_IDX                                                     2\n#define mmDCP1_REGAMMA_CNTLB_START_CNTL                                                                0x07f0\n#define mmDCP1_REGAMMA_CNTLB_START_CNTL_BASE_IDX                                                       2\n#define mmDCP1_REGAMMA_CNTLB_SLOPE_CNTL                                                                0x07f1\n#define mmDCP1_REGAMMA_CNTLB_SLOPE_CNTL_BASE_IDX                                                       2\n#define mmDCP1_REGAMMA_CNTLB_END_CNTL1                                                                 0x07f2\n#define mmDCP1_REGAMMA_CNTLB_END_CNTL1_BASE_IDX                                                        2\n#define mmDCP1_REGAMMA_CNTLB_END_CNTL2                                                                 0x07f3\n#define mmDCP1_REGAMMA_CNTLB_END_CNTL2_BASE_IDX                                                        2\n#define mmDCP1_REGAMMA_CNTLB_REGION_0_1                                                                0x07f4\n#define mmDCP1_REGAMMA_CNTLB_REGION_0_1_BASE_IDX                                                       2\n#define mmDCP1_REGAMMA_CNTLB_REGION_2_3                                                                0x07f5\n#define mmDCP1_REGAMMA_CNTLB_REGION_2_3_BASE_IDX                                                       2\n#define mmDCP1_REGAMMA_CNTLB_REGION_4_5                                                                0x07f6\n#define mmDCP1_REGAMMA_CNTLB_REGION_4_5_BASE_IDX                                                       2\n#define mmDCP1_REGAMMA_CNTLB_REGION_6_7                                                                0x07f7\n#define mmDCP1_REGAMMA_CNTLB_REGION_6_7_BASE_IDX                                                       2\n#define mmDCP1_REGAMMA_CNTLB_REGION_8_9                                                                0x07f8\n#define mmDCP1_REGAMMA_CNTLB_REGION_8_9_BASE_IDX                                                       2\n#define mmDCP1_REGAMMA_CNTLB_REGION_10_11                                                              0x07f9\n#define mmDCP1_REGAMMA_CNTLB_REGION_10_11_BASE_IDX                                                     2\n#define mmDCP1_REGAMMA_CNTLB_REGION_12_13                                                              0x07fa\n#define mmDCP1_REGAMMA_CNTLB_REGION_12_13_BASE_IDX                                                     2\n#define mmDCP1_REGAMMA_CNTLB_REGION_14_15                                                              0x07fb\n#define mmDCP1_REGAMMA_CNTLB_REGION_14_15_BASE_IDX                                                     2\n#define mmDCP1_ALPHA_CONTROL                                                                           0x07fc\n#define mmDCP1_ALPHA_CONTROL_BASE_IDX                                                                  2\n#define mmDCP1_GRPH_XDMA_RECOVERY_SURFACE_ADDRESS                                                      0x07fd\n#define mmDCP1_GRPH_XDMA_RECOVERY_SURFACE_ADDRESS_BASE_IDX                                             2\n#define mmDCP1_GRPH_XDMA_RECOVERY_SURFACE_ADDRESS_HIGH                                                 0x07fe\n#define mmDCP1_GRPH_XDMA_RECOVERY_SURFACE_ADDRESS_HIGH_BASE_IDX                                        2\n#define mmDCP1_GRPH_XDMA_CACHE_UNDERFLOW_DET_STATUS                                                    0x07ff\n#define mmDCP1_GRPH_XDMA_CACHE_UNDERFLOW_DET_STATUS_BASE_IDX                                           2\n#define mmDCP1_GRPH_XDMA_FLIP_TIMEOUT                                                                  0x0800\n#define mmDCP1_GRPH_XDMA_FLIP_TIMEOUT_BASE_IDX                                                         2\n#define mmDCP1_GRPH_XDMA_FLIP_AVG_DELAY                                                                0x0801\n#define mmDCP1_GRPH_XDMA_FLIP_AVG_DELAY_BASE_IDX                                                       2\n#define mmDCP1_GRPH_SURFACE_COUNTER_CONTROL                                                            0x0802\n#define mmDCP1_GRPH_SURFACE_COUNTER_CONTROL_BASE_IDX                                                   2\n#define mmDCP1_GRPH_SURFACE_COUNTER_OUTPUT                                                             0x0803\n#define mmDCP1_GRPH_SURFACE_COUNTER_OUTPUT_BASE_IDX                                                    2\n\n\n\n\n#define mmLB1_LB_DATA_FORMAT                                                                           0x081a\n#define mmLB1_LB_DATA_FORMAT_BASE_IDX                                                                  2\n#define mmLB1_LB_MEMORY_CTRL                                                                           0x081b\n#define mmLB1_LB_MEMORY_CTRL_BASE_IDX                                                                  2\n#define mmLB1_LB_MEMORY_SIZE_STATUS                                                                    0x081c\n#define mmLB1_LB_MEMORY_SIZE_STATUS_BASE_IDX                                                           2\n#define mmLB1_LB_DESKTOP_HEIGHT                                                                        0x081d\n#define mmLB1_LB_DESKTOP_HEIGHT_BASE_IDX                                                               2\n#define mmLB1_LB_VLINE_START_END                                                                       0x081e\n#define mmLB1_LB_VLINE_START_END_BASE_IDX                                                              2\n#define mmLB1_LB_VLINE2_START_END                                                                      0x081f\n#define mmLB1_LB_VLINE2_START_END_BASE_IDX                                                             2\n#define mmLB1_LB_V_COUNTER                                                                             0x0820\n#define mmLB1_LB_V_COUNTER_BASE_IDX                                                                    2\n#define mmLB1_LB_SNAPSHOT_V_COUNTER                                                                    0x0821\n#define mmLB1_LB_SNAPSHOT_V_COUNTER_BASE_IDX                                                           2\n#define mmLB1_LB_INTERRUPT_MASK                                                                        0x0822\n#define mmLB1_LB_INTERRUPT_MASK_BASE_IDX                                                               2\n#define mmLB1_LB_VLINE_STATUS                                                                          0x0823\n#define mmLB1_LB_VLINE_STATUS_BASE_IDX                                                                 2\n#define mmLB1_LB_VLINE2_STATUS                                                                         0x0824\n#define mmLB1_LB_VLINE2_STATUS_BASE_IDX                                                                2\n#define mmLB1_LB_VBLANK_STATUS                                                                         0x0825\n#define mmLB1_LB_VBLANK_STATUS_BASE_IDX                                                                2\n#define mmLB1_LB_SYNC_RESET_SEL                                                                        0x0826\n#define mmLB1_LB_SYNC_RESET_SEL_BASE_IDX                                                               2\n#define mmLB1_LB_BLACK_KEYER_R_CR                                                                      0x0827\n#define mmLB1_LB_BLACK_KEYER_R_CR_BASE_IDX                                                             2\n#define mmLB1_LB_BLACK_KEYER_G_Y                                                                       0x0828\n#define mmLB1_LB_BLACK_KEYER_G_Y_BASE_IDX                                                              2\n#define mmLB1_LB_BLACK_KEYER_B_CB                                                                      0x0829\n#define mmLB1_LB_BLACK_KEYER_B_CB_BASE_IDX                                                             2\n#define mmLB1_LB_KEYER_COLOR_CTRL                                                                      0x082a\n#define mmLB1_LB_KEYER_COLOR_CTRL_BASE_IDX                                                             2\n#define mmLB1_LB_KEYER_COLOR_R_CR                                                                      0x082b\n#define mmLB1_LB_KEYER_COLOR_R_CR_BASE_IDX                                                             2\n#define mmLB1_LB_KEYER_COLOR_G_Y                                                                       0x082c\n#define mmLB1_LB_KEYER_COLOR_G_Y_BASE_IDX                                                              2\n#define mmLB1_LB_KEYER_COLOR_B_CB                                                                      0x082d\n#define mmLB1_LB_KEYER_COLOR_B_CB_BASE_IDX                                                             2\n#define mmLB1_LB_KEYER_COLOR_REP_R_CR                                                                  0x082e\n#define mmLB1_LB_KEYER_COLOR_REP_R_CR_BASE_IDX                                                         2\n#define mmLB1_LB_KEYER_COLOR_REP_G_Y                                                                   0x082f\n#define mmLB1_LB_KEYER_COLOR_REP_G_Y_BASE_IDX                                                          2\n#define mmLB1_LB_KEYER_COLOR_REP_B_CB                                                                  0x0830\n#define mmLB1_LB_KEYER_COLOR_REP_B_CB_BASE_IDX                                                         2\n#define mmLB1_LB_BUFFER_LEVEL_STATUS                                                                   0x0831\n#define mmLB1_LB_BUFFER_LEVEL_STATUS_BASE_IDX                                                          2\n#define mmLB1_LB_BUFFER_URGENCY_CTRL                                                                   0x0832\n#define mmLB1_LB_BUFFER_URGENCY_CTRL_BASE_IDX                                                          2\n#define mmLB1_LB_BUFFER_URGENCY_STATUS                                                                 0x0833\n#define mmLB1_LB_BUFFER_URGENCY_STATUS_BASE_IDX                                                        2\n#define mmLB1_LB_BUFFER_STATUS                                                                         0x0834\n#define mmLB1_LB_BUFFER_STATUS_BASE_IDX                                                                2\n#define mmLB1_LB_NO_OUTSTANDING_REQ_STATUS                                                             0x0835\n#define mmLB1_LB_NO_OUTSTANDING_REQ_STATUS_BASE_IDX                                                    2\n#define mmLB1_MVP_AFR_FLIP_MODE                                                                        0x0836\n#define mmLB1_MVP_AFR_FLIP_MODE_BASE_IDX                                                               2\n#define mmLB1_MVP_AFR_FLIP_FIFO_CNTL                                                                   0x0837\n#define mmLB1_MVP_AFR_FLIP_FIFO_CNTL_BASE_IDX                                                          2\n#define mmLB1_MVP_FLIP_LINE_NUM_INSERT                                                                 0x0838\n#define mmLB1_MVP_FLIP_LINE_NUM_INSERT_BASE_IDX                                                        2\n#define mmLB1_DC_MVP_LB_CONTROL                                                                        0x0839\n#define mmLB1_DC_MVP_LB_CONTROL_BASE_IDX                                                               2\n\n\n\n\n#define mmDCFE1_DCFE_CLOCK_CONTROL                                                                     0x085a\n#define mmDCFE1_DCFE_CLOCK_CONTROL_BASE_IDX                                                            2\n#define mmDCFE1_DCFE_SOFT_RESET                                                                        0x085b\n#define mmDCFE1_DCFE_SOFT_RESET_BASE_IDX                                                               2\n#define mmDCFE1_DCFE_MEM_PWR_CTRL                                                                      0x085d\n#define mmDCFE1_DCFE_MEM_PWR_CTRL_BASE_IDX                                                             2\n#define mmDCFE1_DCFE_MEM_PWR_CTRL2                                                                     0x085e\n#define mmDCFE1_DCFE_MEM_PWR_CTRL2_BASE_IDX                                                            2\n#define mmDCFE1_DCFE_MEM_PWR_STATUS                                                                    0x085f\n#define mmDCFE1_DCFE_MEM_PWR_STATUS_BASE_IDX                                                           2\n#define mmDCFE1_DCFE_MISC                                                                              0x0860\n#define mmDCFE1_DCFE_MISC_BASE_IDX                                                                     2\n#define mmDCFE1_DCFE_FLUSH                                                                             0x0861\n#define mmDCFE1_DCFE_FLUSH_BASE_IDX                                                                    2\n\n\n\n\n#define mmDC_PERFMON4_PERFCOUNTER_CNTL                                                                 0x086e\n#define mmDC_PERFMON4_PERFCOUNTER_CNTL_BASE_IDX                                                        2\n#define mmDC_PERFMON4_PERFCOUNTER_CNTL2                                                                0x086f\n#define mmDC_PERFMON4_PERFCOUNTER_CNTL2_BASE_IDX                                                       2\n#define mmDC_PERFMON4_PERFCOUNTER_STATE                                                                0x0870\n#define mmDC_PERFMON4_PERFCOUNTER_STATE_BASE_IDX                                                       2\n#define mmDC_PERFMON4_PERFMON_CNTL                                                                     0x0871\n#define mmDC_PERFMON4_PERFMON_CNTL_BASE_IDX                                                            2\n#define mmDC_PERFMON4_PERFMON_CNTL2                                                                    0x0872\n#define mmDC_PERFMON4_PERFMON_CNTL2_BASE_IDX                                                           2\n#define mmDC_PERFMON4_PERFMON_CVALUE_INT_MISC                                                          0x0873\n#define mmDC_PERFMON4_PERFMON_CVALUE_INT_MISC_BASE_IDX                                                 2\n#define mmDC_PERFMON4_PERFMON_CVALUE_LOW                                                               0x0874\n#define mmDC_PERFMON4_PERFMON_CVALUE_LOW_BASE_IDX                                                      2\n#define mmDC_PERFMON4_PERFMON_HI                                                                       0x0875\n#define mmDC_PERFMON4_PERFMON_HI_BASE_IDX                                                              2\n#define mmDC_PERFMON4_PERFMON_LOW                                                                      0x0876\n#define mmDC_PERFMON4_PERFMON_LOW_BASE_IDX                                                             2\n\n\n\n\n#define mmDMIF_PG1_DPG_PIPE_ARBITRATION_CONTROL1                                                       0x087a\n#define mmDMIF_PG1_DPG_PIPE_ARBITRATION_CONTROL1_BASE_IDX                                              2\n#define mmDMIF_PG1_DPG_PIPE_ARBITRATION_CONTROL2                                                       0x087b\n#define mmDMIF_PG1_DPG_PIPE_ARBITRATION_CONTROL2_BASE_IDX                                              2\n#define mmDMIF_PG1_DPG_WATERMARK_MASK_CONTROL                                                          0x087c\n#define mmDMIF_PG1_DPG_WATERMARK_MASK_CONTROL_BASE_IDX                                                 2\n#define mmDMIF_PG1_DPG_PIPE_URGENCY_CONTROL                                                            0x087d\n#define mmDMIF_PG1_DPG_PIPE_URGENCY_CONTROL_BASE_IDX                                                   2\n#define mmDMIF_PG1_DPG_PIPE_URGENT_LEVEL_CONTROL                                                       0x087e\n#define mmDMIF_PG1_DPG_PIPE_URGENT_LEVEL_CONTROL_BASE_IDX                                              2\n#define mmDMIF_PG1_DPG_PIPE_STUTTER_CONTROL                                                            0x087f\n#define mmDMIF_PG1_DPG_PIPE_STUTTER_CONTROL_BASE_IDX                                                   2\n#define mmDMIF_PG1_DPG_PIPE_STUTTER_CONTROL2                                                           0x0880\n#define mmDMIF_PG1_DPG_PIPE_STUTTER_CONTROL2_BASE_IDX                                                  2\n#define mmDMIF_PG1_DPG_PIPE_LOW_POWER_CONTROL                                                          0x0881\n#define mmDMIF_PG1_DPG_PIPE_LOW_POWER_CONTROL_BASE_IDX                                                 2\n#define mmDMIF_PG1_DPG_REPEATER_PROGRAM                                                                0x0882\n#define mmDMIF_PG1_DPG_REPEATER_PROGRAM_BASE_IDX                                                       2\n#define mmDMIF_PG1_DPG_CHK_PRE_PROC_CNTL                                                               0x0886\n#define mmDMIF_PG1_DPG_CHK_PRE_PROC_CNTL_BASE_IDX                                                      2\n#define mmDMIF_PG1_DPG_DVMM_STATUS                                                                     0x0887\n#define mmDMIF_PG1_DPG_DVMM_STATUS_BASE_IDX                                                            2\n\n\n\n\n#define mmSCL1_SCL_COEF_RAM_SELECT                                                                     0x089a\n#define mmSCL1_SCL_COEF_RAM_SELECT_BASE_IDX                                                            2\n#define mmSCL1_SCL_COEF_RAM_TAP_DATA                                                                   0x089b\n#define mmSCL1_SCL_COEF_RAM_TAP_DATA_BASE_IDX                                                          2\n#define mmSCL1_SCL_MODE                                                                                0x089c\n#define mmSCL1_SCL_MODE_BASE_IDX                                                                       2\n#define mmSCL1_SCL_TAP_CONTROL                                                                         0x089d\n#define mmSCL1_SCL_TAP_CONTROL_BASE_IDX                                                                2\n#define mmSCL1_SCL_CONTROL                                                                             0x089e\n#define mmSCL1_SCL_CONTROL_BASE_IDX                                                                    2\n#define mmSCL1_SCL_BYPASS_CONTROL                                                                      0x089f\n#define mmSCL1_SCL_BYPASS_CONTROL_BASE_IDX                                                             2\n#define mmSCL1_SCL_MANUAL_REPLICATE_CONTROL                                                            0x08a0\n#define mmSCL1_SCL_MANUAL_REPLICATE_CONTROL_BASE_IDX                                                   2\n#define mmSCL1_SCL_AUTOMATIC_MODE_CONTROL                                                              0x08a1\n#define mmSCL1_SCL_AUTOMATIC_MODE_CONTROL_BASE_IDX                                                     2\n#define mmSCL1_SCL_HORZ_FILTER_CONTROL                                                                 0x08a2\n#define mmSCL1_SCL_HORZ_FILTER_CONTROL_BASE_IDX                                                        2\n#define mmSCL1_SCL_HORZ_FILTER_SCALE_RATIO                                                             0x08a3\n#define mmSCL1_SCL_HORZ_FILTER_SCALE_RATIO_BASE_IDX                                                    2\n#define mmSCL1_SCL_HORZ_FILTER_INIT                                                                    0x08a4\n#define mmSCL1_SCL_HORZ_FILTER_INIT_BASE_IDX                                                           2\n#define mmSCL1_SCL_VERT_FILTER_CONTROL                                                                 0x08a5\n#define mmSCL1_SCL_VERT_FILTER_CONTROL_BASE_IDX                                                        2\n#define mmSCL1_SCL_VERT_FILTER_SCALE_RATIO                                                             0x08a6\n#define mmSCL1_SCL_VERT_FILTER_SCALE_RATIO_BASE_IDX                                                    2\n#define mmSCL1_SCL_VERT_FILTER_INIT                                                                    0x08a7\n#define mmSCL1_SCL_VERT_FILTER_INIT_BASE_IDX                                                           2\n#define mmSCL1_SCL_VERT_FILTER_INIT_BOT                                                                0x08a8\n#define mmSCL1_SCL_VERT_FILTER_INIT_BOT_BASE_IDX                                                       2\n#define mmSCL1_SCL_ROUND_OFFSET                                                                        0x08a9\n#define mmSCL1_SCL_ROUND_OFFSET_BASE_IDX                                                               2\n#define mmSCL1_SCL_UPDATE                                                                              0x08aa\n#define mmSCL1_SCL_UPDATE_BASE_IDX                                                                     2\n#define mmSCL1_SCL_F_SHARP_CONTROL                                                                     0x08ab\n#define mmSCL1_SCL_F_SHARP_CONTROL_BASE_IDX                                                            2\n#define mmSCL1_SCL_ALU_CONTROL                                                                         0x08ac\n#define mmSCL1_SCL_ALU_CONTROL_BASE_IDX                                                                2\n#define mmSCL1_SCL_COEF_RAM_CONFLICT_STATUS                                                            0x08ad\n#define mmSCL1_SCL_COEF_RAM_CONFLICT_STATUS_BASE_IDX                                                   2\n#define mmSCL1_VIEWPORT_START_SECONDARY                                                                0x08ae\n#define mmSCL1_VIEWPORT_START_SECONDARY_BASE_IDX                                                       2\n#define mmSCL1_VIEWPORT_START                                                                          0x08af\n#define mmSCL1_VIEWPORT_START_BASE_IDX                                                                 2\n#define mmSCL1_VIEWPORT_SIZE                                                                           0x08b0\n#define mmSCL1_VIEWPORT_SIZE_BASE_IDX                                                                  2\n#define mmSCL1_EXT_OVERSCAN_LEFT_RIGHT                                                                 0x08b1\n#define mmSCL1_EXT_OVERSCAN_LEFT_RIGHT_BASE_IDX                                                        2\n#define mmSCL1_EXT_OVERSCAN_TOP_BOTTOM                                                                 0x08b2\n#define mmSCL1_EXT_OVERSCAN_TOP_BOTTOM_BASE_IDX                                                        2\n#define mmSCL1_SCL_MODE_CHANGE_DET1                                                                    0x08b3\n#define mmSCL1_SCL_MODE_CHANGE_DET1_BASE_IDX                                                           2\n#define mmSCL1_SCL_MODE_CHANGE_DET2                                                                    0x08b4\n#define mmSCL1_SCL_MODE_CHANGE_DET2_BASE_IDX                                                           2\n#define mmSCL1_SCL_MODE_CHANGE_DET3                                                                    0x08b5\n#define mmSCL1_SCL_MODE_CHANGE_DET3_BASE_IDX                                                           2\n#define mmSCL1_SCL_MODE_CHANGE_MASK                                                                    0x08b6\n#define mmSCL1_SCL_MODE_CHANGE_MASK_BASE_IDX                                                           2\n\n\n\n\n#define mmBLND1_BLND_CONTROL                                                                           0x08c7\n#define mmBLND1_BLND_CONTROL_BASE_IDX                                                                  2\n#define mmBLND1_BLND_SM_CONTROL2                                                                       0x08c8\n#define mmBLND1_BLND_SM_CONTROL2_BASE_IDX                                                              2\n#define mmBLND1_BLND_CONTROL2                                                                          0x08c9\n#define mmBLND1_BLND_CONTROL2_BASE_IDX                                                                 2\n#define mmBLND1_BLND_UPDATE                                                                            0x08ca\n#define mmBLND1_BLND_UPDATE_BASE_IDX                                                                   2\n#define mmBLND1_BLND_UNDERFLOW_INTERRUPT                                                               0x08cb\n#define mmBLND1_BLND_UNDERFLOW_INTERRUPT_BASE_IDX                                                      2\n#define mmBLND1_BLND_V_UPDATE_LOCK                                                                     0x08cc\n#define mmBLND1_BLND_V_UPDATE_LOCK_BASE_IDX                                                            2\n#define mmBLND1_BLND_REG_UPDATE_STATUS                                                                 0x08cd\n#define mmBLND1_BLND_REG_UPDATE_STATUS_BASE_IDX                                                        2\n\n\n\n\n#define mmCRTC1_CRTC_H_BLANK_EARLY_NUM                                                                 0x08d2\n#define mmCRTC1_CRTC_H_BLANK_EARLY_NUM_BASE_IDX                                                        2\n#define mmCRTC1_CRTC_H_TOTAL                                                                           0x08d3\n#define mmCRTC1_CRTC_H_TOTAL_BASE_IDX                                                                  2\n#define mmCRTC1_CRTC_H_BLANK_START_END                                                                 0x08d4\n#define mmCRTC1_CRTC_H_BLANK_START_END_BASE_IDX                                                        2\n#define mmCRTC1_CRTC_H_SYNC_A                                                                          0x08d5\n#define mmCRTC1_CRTC_H_SYNC_A_BASE_IDX                                                                 2\n#define mmCRTC1_CRTC_H_SYNC_A_CNTL                                                                     0x08d6\n#define mmCRTC1_CRTC_H_SYNC_A_CNTL_BASE_IDX                                                            2\n#define mmCRTC1_CRTC_H_SYNC_B                                                                          0x08d7\n#define mmCRTC1_CRTC_H_SYNC_B_BASE_IDX                                                                 2\n#define mmCRTC1_CRTC_H_SYNC_B_CNTL                                                                     0x08d8\n#define mmCRTC1_CRTC_H_SYNC_B_CNTL_BASE_IDX                                                            2\n#define mmCRTC1_CRTC_VBI_END                                                                           0x08d9\n#define mmCRTC1_CRTC_VBI_END_BASE_IDX                                                                  2\n#define mmCRTC1_CRTC_V_TOTAL                                                                           0x08da\n#define mmCRTC1_CRTC_V_TOTAL_BASE_IDX                                                                  2\n#define mmCRTC1_CRTC_V_TOTAL_MIN                                                                       0x08db\n#define mmCRTC1_CRTC_V_TOTAL_MIN_BASE_IDX                                                              2\n#define mmCRTC1_CRTC_V_TOTAL_MAX                                                                       0x08dc\n#define mmCRTC1_CRTC_V_TOTAL_MAX_BASE_IDX                                                              2\n#define mmCRTC1_CRTC_V_TOTAL_CONTROL                                                                   0x08dd\n#define mmCRTC1_CRTC_V_TOTAL_CONTROL_BASE_IDX                                                          2\n#define mmCRTC1_CRTC_V_TOTAL_INT_STATUS                                                                0x08de\n#define mmCRTC1_CRTC_V_TOTAL_INT_STATUS_BASE_IDX                                                       2\n#define mmCRTC1_CRTC_VSYNC_NOM_INT_STATUS                                                              0x08df\n#define mmCRTC1_CRTC_VSYNC_NOM_INT_STATUS_BASE_IDX                                                     2\n#define mmCRTC1_CRTC_V_BLANK_START_END                                                                 0x08e0\n#define mmCRTC1_CRTC_V_BLANK_START_END_BASE_IDX                                                        2\n#define mmCRTC1_CRTC_V_SYNC_A                                                                          0x08e1\n#define mmCRTC1_CRTC_V_SYNC_A_BASE_IDX                                                                 2\n#define mmCRTC1_CRTC_V_SYNC_A_CNTL                                                                     0x08e2\n#define mmCRTC1_CRTC_V_SYNC_A_CNTL_BASE_IDX                                                            2\n#define mmCRTC1_CRTC_V_SYNC_B                                                                          0x08e3\n#define mmCRTC1_CRTC_V_SYNC_B_BASE_IDX                                                                 2\n#define mmCRTC1_CRTC_V_SYNC_B_CNTL                                                                     0x08e4\n#define mmCRTC1_CRTC_V_SYNC_B_CNTL_BASE_IDX                                                            2\n#define mmCRTC1_CRTC_DTMTEST_CNTL                                                                      0x08e5\n#define mmCRTC1_CRTC_DTMTEST_CNTL_BASE_IDX                                                             2\n#define mmCRTC1_CRTC_DTMTEST_STATUS_POSITION                                                           0x08e6\n#define mmCRTC1_CRTC_DTMTEST_STATUS_POSITION_BASE_IDX                                                  2\n#define mmCRTC1_CRTC_TRIGA_CNTL                                                                        0x08e7\n#define mmCRTC1_CRTC_TRIGA_CNTL_BASE_IDX                                                               2\n#define mmCRTC1_CRTC_TRIGA_MANUAL_TRIG                                                                 0x08e8\n#define mmCRTC1_CRTC_TRIGA_MANUAL_TRIG_BASE_IDX                                                        2\n#define mmCRTC1_CRTC_TRIGB_CNTL                                                                        0x08e9\n#define mmCRTC1_CRTC_TRIGB_CNTL_BASE_IDX                                                               2\n#define mmCRTC1_CRTC_TRIGB_MANUAL_TRIG                                                                 0x08ea\n#define mmCRTC1_CRTC_TRIGB_MANUAL_TRIG_BASE_IDX                                                        2\n#define mmCRTC1_CRTC_FORCE_COUNT_NOW_CNTL                                                              0x08eb\n#define mmCRTC1_CRTC_FORCE_COUNT_NOW_CNTL_BASE_IDX                                                     2\n#define mmCRTC1_CRTC_FLOW_CONTROL                                                                      0x08ec\n#define mmCRTC1_CRTC_FLOW_CONTROL_BASE_IDX                                                             2\n#define mmCRTC1_CRTC_STEREO_FORCE_NEXT_EYE                                                             0x08ed\n#define mmCRTC1_CRTC_STEREO_FORCE_NEXT_EYE_BASE_IDX                                                    2\n#define mmCRTC1_CRTC_AVSYNC_COUNTER                                                                    0x08ee\n#define mmCRTC1_CRTC_AVSYNC_COUNTER_BASE_IDX                                                           2\n#define mmCRTC1_CRTC_CONTROL                                                                           0x08ef\n#define mmCRTC1_CRTC_CONTROL_BASE_IDX                                                                  2\n#define mmCRTC1_CRTC_BLANK_CONTROL                                                                     0x08f0\n#define mmCRTC1_CRTC_BLANK_CONTROL_BASE_IDX                                                            2\n#define mmCRTC1_CRTC_INTERLACE_CONTROL                                                                 0x08f1\n#define mmCRTC1_CRTC_INTERLACE_CONTROL_BASE_IDX                                                        2\n#define mmCRTC1_CRTC_INTERLACE_STATUS                                                                  0x08f2\n#define mmCRTC1_CRTC_INTERLACE_STATUS_BASE_IDX                                                         2\n#define mmCRTC1_CRTC_FIELD_INDICATION_CONTROL                                                          0x08f3\n#define mmCRTC1_CRTC_FIELD_INDICATION_CONTROL_BASE_IDX                                                 2\n#define mmCRTC1_CRTC_PIXEL_DATA_READBACK0                                                              0x08f4\n#define mmCRTC1_CRTC_PIXEL_DATA_READBACK0_BASE_IDX                                                     2\n#define mmCRTC1_CRTC_PIXEL_DATA_READBACK1                                                              0x08f5\n#define mmCRTC1_CRTC_PIXEL_DATA_READBACK1_BASE_IDX                                                     2\n#define mmCRTC1_CRTC_STATUS                                                                            0x08f6\n#define mmCRTC1_CRTC_STATUS_BASE_IDX                                                                   2\n#define mmCRTC1_CRTC_STATUS_POSITION                                                                   0x08f7\n#define mmCRTC1_CRTC_STATUS_POSITION_BASE_IDX                                                          2\n#define mmCRTC1_CRTC_NOM_VERT_POSITION                                                                 0x08f8\n#define mmCRTC1_CRTC_NOM_VERT_POSITION_BASE_IDX                                                        2\n#define mmCRTC1_CRTC_STATUS_FRAME_COUNT                                                                0x08f9\n#define mmCRTC1_CRTC_STATUS_FRAME_COUNT_BASE_IDX                                                       2\n#define mmCRTC1_CRTC_STATUS_VF_COUNT                                                                   0x08fa\n#define mmCRTC1_CRTC_STATUS_VF_COUNT_BASE_IDX                                                          2\n#define mmCRTC1_CRTC_STATUS_HV_COUNT                                                                   0x08fb\n#define mmCRTC1_CRTC_STATUS_HV_COUNT_BASE_IDX                                                          2\n#define mmCRTC1_CRTC_COUNT_CONTROL                                                                     0x08fc\n#define mmCRTC1_CRTC_COUNT_CONTROL_BASE_IDX                                                            2\n#define mmCRTC1_CRTC_COUNT_RESET                                                                       0x08fd\n#define mmCRTC1_CRTC_COUNT_RESET_BASE_IDX                                                              2\n#define mmCRTC1_CRTC_MANUAL_FORCE_VSYNC_NEXT_LINE                                                      0x08fe\n#define mmCRTC1_CRTC_MANUAL_FORCE_VSYNC_NEXT_LINE_BASE_IDX                                             2\n#define mmCRTC1_CRTC_VERT_SYNC_CONTROL                                                                 0x08ff\n#define mmCRTC1_CRTC_VERT_SYNC_CONTROL_BASE_IDX                                                        2\n#define mmCRTC1_CRTC_STEREO_STATUS                                                                     0x0900\n#define mmCRTC1_CRTC_STEREO_STATUS_BASE_IDX                                                            2\n#define mmCRTC1_CRTC_STEREO_CONTROL                                                                    0x0901\n#define mmCRTC1_CRTC_STEREO_CONTROL_BASE_IDX                                                           2\n#define mmCRTC1_CRTC_SNAPSHOT_STATUS                                                                   0x0902\n#define mmCRTC1_CRTC_SNAPSHOT_STATUS_BASE_IDX                                                          2\n#define mmCRTC1_CRTC_SNAPSHOT_CONTROL                                                                  0x0903\n#define mmCRTC1_CRTC_SNAPSHOT_CONTROL_BASE_IDX                                                         2\n#define mmCRTC1_CRTC_SNAPSHOT_POSITION                                                                 0x0904\n#define mmCRTC1_CRTC_SNAPSHOT_POSITION_BASE_IDX                                                        2\n#define mmCRTC1_CRTC_SNAPSHOT_FRAME                                                                    0x0905\n#define mmCRTC1_CRTC_SNAPSHOT_FRAME_BASE_IDX                                                           2\n#define mmCRTC1_CRTC_START_LINE_CONTROL                                                                0x0906\n#define mmCRTC1_CRTC_START_LINE_CONTROL_BASE_IDX                                                       2\n#define mmCRTC1_CRTC_INTERRUPT_CONTROL                                                                 0x0907\n#define mmCRTC1_CRTC_INTERRUPT_CONTROL_BASE_IDX                                                        2\n#define mmCRTC1_CRTC_UPDATE_LOCK                                                                       0x0908\n#define mmCRTC1_CRTC_UPDATE_LOCK_BASE_IDX                                                              2\n#define mmCRTC1_CRTC_DOUBLE_BUFFER_CONTROL                                                             0x0909\n#define mmCRTC1_CRTC_DOUBLE_BUFFER_CONTROL_BASE_IDX                                                    2\n#define mmCRTC1_CRTC_VGA_PARAMETER_CAPTURE_MODE                                                        0x090a\n#define mmCRTC1_CRTC_VGA_PARAMETER_CAPTURE_MODE_BASE_IDX                                               2\n#define mmCRTC1_CRTC_TEST_PATTERN_CONTROL                                                              0x090b\n#define mmCRTC1_CRTC_TEST_PATTERN_CONTROL_BASE_IDX                                                     2\n#define mmCRTC1_CRTC_TEST_PATTERN_PARAMETERS                                                           0x090c\n#define mmCRTC1_CRTC_TEST_PATTERN_PARAMETERS_BASE_IDX                                                  2\n#define mmCRTC1_CRTC_TEST_PATTERN_COLOR                                                                0x090d\n#define mmCRTC1_CRTC_TEST_PATTERN_COLOR_BASE_IDX                                                       2\n#define mmCRTC1_CRTC_MASTER_UPDATE_LOCK                                                                0x090e\n#define mmCRTC1_CRTC_MASTER_UPDATE_LOCK_BASE_IDX                                                       2\n#define mmCRTC1_CRTC_MASTER_UPDATE_MODE                                                                0x090f\n#define mmCRTC1_CRTC_MASTER_UPDATE_MODE_BASE_IDX                                                       2\n#define mmCRTC1_CRTC_MVP_INBAND_CNTL_INSERT                                                            0x0910\n#define mmCRTC1_CRTC_MVP_INBAND_CNTL_INSERT_BASE_IDX                                                   2\n#define mmCRTC1_CRTC_MVP_INBAND_CNTL_INSERT_TIMER                                                      0x0911\n#define mmCRTC1_CRTC_MVP_INBAND_CNTL_INSERT_TIMER_BASE_IDX                                             2\n#define mmCRTC1_CRTC_MVP_STATUS                                                                        0x0912\n#define mmCRTC1_CRTC_MVP_STATUS_BASE_IDX                                                               2\n#define mmCRTC1_CRTC_MASTER_EN                                                                         0x0913\n#define mmCRTC1_CRTC_MASTER_EN_BASE_IDX                                                                2\n#define mmCRTC1_CRTC_ALLOW_STOP_OFF_V_CNT                                                              0x0914\n#define mmCRTC1_CRTC_ALLOW_STOP_OFF_V_CNT_BASE_IDX                                                     2\n#define mmCRTC1_CRTC_V_UPDATE_INT_STATUS                                                               0x0915\n#define mmCRTC1_CRTC_V_UPDATE_INT_STATUS_BASE_IDX                                                      2\n#define mmCRTC1_CRTC_OVERSCAN_COLOR                                                                    0x0917\n#define mmCRTC1_CRTC_OVERSCAN_COLOR_BASE_IDX                                                           2\n#define mmCRTC1_CRTC_OVERSCAN_COLOR_EXT                                                                0x0918\n#define mmCRTC1_CRTC_OVERSCAN_COLOR_EXT_BASE_IDX                                                       2\n#define mmCRTC1_CRTC_BLANK_DATA_COLOR                                                                  0x0919\n#define mmCRTC1_CRTC_BLANK_DATA_COLOR_BASE_IDX                                                         2\n#define mmCRTC1_CRTC_BLANK_DATA_COLOR_EXT                                                              0x091a\n#define mmCRTC1_CRTC_BLANK_DATA_COLOR_EXT_BASE_IDX                                                     2\n#define mmCRTC1_CRTC_BLACK_COLOR                                                                       0x091b\n#define mmCRTC1_CRTC_BLACK_COLOR_BASE_IDX                                                              2\n#define mmCRTC1_CRTC_BLACK_COLOR_EXT                                                                   0x091c\n#define mmCRTC1_CRTC_BLACK_COLOR_EXT_BASE_IDX                                                          2\n#define mmCRTC1_CRTC_VERTICAL_INTERRUPT0_POSITION                                                      0x091d\n#define mmCRTC1_CRTC_VERTICAL_INTERRUPT0_POSITION_BASE_IDX                                             2\n#define mmCRTC1_CRTC_VERTICAL_INTERRUPT0_CONTROL                                                       0x091e\n#define mmCRTC1_CRTC_VERTICAL_INTERRUPT0_CONTROL_BASE_IDX                                              2\n#define mmCRTC1_CRTC_VERTICAL_INTERRUPT1_POSITION                                                      0x091f\n#define mmCRTC1_CRTC_VERTICAL_INTERRUPT1_POSITION_BASE_IDX                                             2\n#define mmCRTC1_CRTC_VERTICAL_INTERRUPT1_CONTROL                                                       0x0920\n#define mmCRTC1_CRTC_VERTICAL_INTERRUPT1_CONTROL_BASE_IDX                                              2\n#define mmCRTC1_CRTC_VERTICAL_INTERRUPT2_POSITION                                                      0x0921\n#define mmCRTC1_CRTC_VERTICAL_INTERRUPT2_POSITION_BASE_IDX                                             2\n#define mmCRTC1_CRTC_VERTICAL_INTERRUPT2_CONTROL                                                       0x0922\n#define mmCRTC1_CRTC_VERTICAL_INTERRUPT2_CONTROL_BASE_IDX                                              2\n#define mmCRTC1_CRTC_CRC_CNTL                                                                          0x0923\n#define mmCRTC1_CRTC_CRC_CNTL_BASE_IDX                                                                 2\n#define mmCRTC1_CRTC_CRC0_WINDOWA_X_CONTROL                                                            0x0924\n#define mmCRTC1_CRTC_CRC0_WINDOWA_X_CONTROL_BASE_IDX                                                   2\n#define mmCRTC1_CRTC_CRC0_WINDOWA_Y_CONTROL                                                            0x0925\n#define mmCRTC1_CRTC_CRC0_WINDOWA_Y_CONTROL_BASE_IDX                                                   2\n#define mmCRTC1_CRTC_CRC0_WINDOWB_X_CONTROL                                                            0x0926\n#define mmCRTC1_CRTC_CRC0_WINDOWB_X_CONTROL_BASE_IDX                                                   2\n#define mmCRTC1_CRTC_CRC0_WINDOWB_Y_CONTROL                                                            0x0927\n#define mmCRTC1_CRTC_CRC0_WINDOWB_Y_CONTROL_BASE_IDX                                                   2\n#define mmCRTC1_CRTC_CRC0_DATA_RG                                                                      0x0928\n#define mmCRTC1_CRTC_CRC0_DATA_RG_BASE_IDX                                                             2\n#define mmCRTC1_CRTC_CRC0_DATA_B                                                                       0x0929\n#define mmCRTC1_CRTC_CRC0_DATA_B_BASE_IDX                                                              2\n#define mmCRTC1_CRTC_CRC1_WINDOWA_X_CONTROL                                                            0x092a\n#define mmCRTC1_CRTC_CRC1_WINDOWA_X_CONTROL_BASE_IDX                                                   2\n#define mmCRTC1_CRTC_CRC1_WINDOWA_Y_CONTROL                                                            0x092b\n#define mmCRTC1_CRTC_CRC1_WINDOWA_Y_CONTROL_BASE_IDX                                                   2\n#define mmCRTC1_CRTC_CRC1_WINDOWB_X_CONTROL                                                            0x092c\n#define mmCRTC1_CRTC_CRC1_WINDOWB_X_CONTROL_BASE_IDX                                                   2\n#define mmCRTC1_CRTC_CRC1_WINDOWB_Y_CONTROL                                                            0x092d\n#define mmCRTC1_CRTC_CRC1_WINDOWB_Y_CONTROL_BASE_IDX                                                   2\n#define mmCRTC1_CRTC_CRC1_DATA_RG                                                                      0x092e\n#define mmCRTC1_CRTC_CRC1_DATA_RG_BASE_IDX                                                             2\n#define mmCRTC1_CRTC_CRC1_DATA_B                                                                       0x092f\n#define mmCRTC1_CRTC_CRC1_DATA_B_BASE_IDX                                                              2\n#define mmCRTC1_CRTC_EXT_TIMING_SYNC_CONTROL                                                           0x0930\n#define mmCRTC1_CRTC_EXT_TIMING_SYNC_CONTROL_BASE_IDX                                                  2\n#define mmCRTC1_CRTC_EXT_TIMING_SYNC_WINDOW_START                                                      0x0931\n#define mmCRTC1_CRTC_EXT_TIMING_SYNC_WINDOW_START_BASE_IDX                                             2\n#define mmCRTC1_CRTC_EXT_TIMING_SYNC_WINDOW_END                                                        0x0932\n#define mmCRTC1_CRTC_EXT_TIMING_SYNC_WINDOW_END_BASE_IDX                                               2\n#define mmCRTC1_CRTC_EXT_TIMING_SYNC_LOSS_INTERRUPT_CONTROL                                            0x0933\n#define mmCRTC1_CRTC_EXT_TIMING_SYNC_LOSS_INTERRUPT_CONTROL_BASE_IDX                                   2\n#define mmCRTC1_CRTC_EXT_TIMING_SYNC_INTERRUPT_CONTROL                                                 0x0934\n#define mmCRTC1_CRTC_EXT_TIMING_SYNC_INTERRUPT_CONTROL_BASE_IDX                                        2\n#define mmCRTC1_CRTC_EXT_TIMING_SYNC_SIGNAL_INTERRUPT_CONTROL                                          0x0935\n#define mmCRTC1_CRTC_EXT_TIMING_SYNC_SIGNAL_INTERRUPT_CONTROL_BASE_IDX                                 2\n#define mmCRTC1_CRTC_STATIC_SCREEN_CONTROL                                                             0x0936\n#define mmCRTC1_CRTC_STATIC_SCREEN_CONTROL_BASE_IDX                                                    2\n#define mmCRTC1_CRTC_3D_STRUCTURE_CONTROL                                                              0x0937\n#define mmCRTC1_CRTC_3D_STRUCTURE_CONTROL_BASE_IDX                                                     2\n#define mmCRTC1_CRTC_GSL_VSYNC_GAP                                                                     0x0938\n#define mmCRTC1_CRTC_GSL_VSYNC_GAP_BASE_IDX                                                            2\n#define mmCRTC1_CRTC_GSL_WINDOW                                                                        0x0939\n#define mmCRTC1_CRTC_GSL_WINDOW_BASE_IDX                                                               2\n#define mmCRTC1_CRTC_GSL_CONTROL                                                                       0x093a\n#define mmCRTC1_CRTC_GSL_CONTROL_BASE_IDX                                                              2\n#define mmCRTC1_CRTC_RANGE_TIMING_INT_STATUS                                                           0x093d\n#define mmCRTC1_CRTC_RANGE_TIMING_INT_STATUS_BASE_IDX                                                  2\n#define mmCRTC1_CRTC_DRR_CONTROL                                                                       0x093e\n#define mmCRTC1_CRTC_DRR_CONTROL_BASE_IDX                                                              2\n\n\n\n\n#define mmFMT1_FMT_CLAMP_COMPONENT_R                                                                   0x0942\n#define mmFMT1_FMT_CLAMP_COMPONENT_R_BASE_IDX                                                          2\n#define mmFMT1_FMT_CLAMP_COMPONENT_G                                                                   0x0943\n#define mmFMT1_FMT_CLAMP_COMPONENT_G_BASE_IDX                                                          2\n#define mmFMT1_FMT_CLAMP_COMPONENT_B                                                                   0x0944\n#define mmFMT1_FMT_CLAMP_COMPONENT_B_BASE_IDX                                                          2\n#define mmFMT1_FMT_DYNAMIC_EXP_CNTL                                                                    0x0945\n#define mmFMT1_FMT_DYNAMIC_EXP_CNTL_BASE_IDX                                                           2\n#define mmFMT1_FMT_CONTROL                                                                             0x0946\n#define mmFMT1_FMT_CONTROL_BASE_IDX                                                                    2\n#define mmFMT1_FMT_BIT_DEPTH_CONTROL                                                                   0x0947\n#define mmFMT1_FMT_BIT_DEPTH_CONTROL_BASE_IDX                                                          2\n#define mmFMT1_FMT_DITHER_RAND_R_SEED                                                                  0x0948\n#define mmFMT1_FMT_DITHER_RAND_R_SEED_BASE_IDX                                                         2\n#define mmFMT1_FMT_DITHER_RAND_G_SEED                                                                  0x0949\n#define mmFMT1_FMT_DITHER_RAND_G_SEED_BASE_IDX                                                         2\n#define mmFMT1_FMT_DITHER_RAND_B_SEED                                                                  0x094a\n#define mmFMT1_FMT_DITHER_RAND_B_SEED_BASE_IDX                                                         2\n#define mmFMT1_FMT_CLAMP_CNTL                                                                          0x094e\n#define mmFMT1_FMT_CLAMP_CNTL_BASE_IDX                                                                 2\n#define mmFMT1_FMT_CRC_CNTL                                                                            0x094f\n#define mmFMT1_FMT_CRC_CNTL_BASE_IDX                                                                   2\n#define mmFMT1_FMT_CRC_SIG_RED_GREEN_MASK                                                              0x0950\n#define mmFMT1_FMT_CRC_SIG_RED_GREEN_MASK_BASE_IDX                                                     2\n#define mmFMT1_FMT_CRC_SIG_BLUE_CONTROL_MASK                                                           0x0951\n#define mmFMT1_FMT_CRC_SIG_BLUE_CONTROL_MASK_BASE_IDX                                                  2\n#define mmFMT1_FMT_CRC_SIG_RED_GREEN                                                                   0x0952\n#define mmFMT1_FMT_CRC_SIG_RED_GREEN_BASE_IDX                                                          2\n#define mmFMT1_FMT_CRC_SIG_BLUE_CONTROL                                                                0x0953\n#define mmFMT1_FMT_CRC_SIG_BLUE_CONTROL_BASE_IDX                                                       2\n#define mmFMT1_FMT_SIDE_BY_SIDE_STEREO_CONTROL                                                         0x0954\n#define mmFMT1_FMT_SIDE_BY_SIDE_STEREO_CONTROL_BASE_IDX                                                2\n#define mmFMT1_FMT_420_HBLANK_EARLY_START                                                              0x0955\n#define mmFMT1_FMT_420_HBLANK_EARLY_START_BASE_IDX                                                     2\n\n\n\n\n#define mmDCP2_GRPH_ENABLE                                                                             0x095a\n#define mmDCP2_GRPH_ENABLE_BASE_IDX                                                                    2\n#define mmDCP2_GRPH_CONTROL                                                                            0x095b\n#define mmDCP2_GRPH_CONTROL_BASE_IDX                                                                   2\n#define mmDCP2_GRPH_LUT_10BIT_BYPASS                                                                   0x095c\n#define mmDCP2_GRPH_LUT_10BIT_BYPASS_BASE_IDX                                                          2\n#define mmDCP2_GRPH_SWAP_CNTL                                                                          0x095d\n#define mmDCP2_GRPH_SWAP_CNTL_BASE_IDX                                                                 2\n#define mmDCP2_GRPH_PRIMARY_SURFACE_ADDRESS                                                            0x095e\n#define mmDCP2_GRPH_PRIMARY_SURFACE_ADDRESS_BASE_IDX                                                   2\n#define mmDCP2_GRPH_SECONDARY_SURFACE_ADDRESS                                                          0x095f\n#define mmDCP2_GRPH_SECONDARY_SURFACE_ADDRESS_BASE_IDX                                                 2\n#define mmDCP2_GRPH_PITCH                                                                              0x0960\n#define mmDCP2_GRPH_PITCH_BASE_IDX                                                                     2\n#define mmDCP2_GRPH_PRIMARY_SURFACE_ADDRESS_HIGH                                                       0x0961\n#define mmDCP2_GRPH_PRIMARY_SURFACE_ADDRESS_HIGH_BASE_IDX                                              2\n#define mmDCP2_GRPH_SECONDARY_SURFACE_ADDRESS_HIGH                                                     0x0962\n#define mmDCP2_GRPH_SECONDARY_SURFACE_ADDRESS_HIGH_BASE_IDX                                            2\n#define mmDCP2_GRPH_SURFACE_OFFSET_X                                                                   0x0963\n#define mmDCP2_GRPH_SURFACE_OFFSET_X_BASE_IDX                                                          2\n#define mmDCP2_GRPH_SURFACE_OFFSET_Y                                                                   0x0964\n#define mmDCP2_GRPH_SURFACE_OFFSET_Y_BASE_IDX                                                          2\n#define mmDCP2_GRPH_X_START                                                                            0x0965\n#define mmDCP2_GRPH_X_START_BASE_IDX                                                                   2\n#define mmDCP2_GRPH_Y_START                                                                            0x0966\n#define mmDCP2_GRPH_Y_START_BASE_IDX                                                                   2\n#define mmDCP2_GRPH_X_END                                                                              0x0967\n#define mmDCP2_GRPH_X_END_BASE_IDX                                                                     2\n#define mmDCP2_GRPH_Y_END                                                                              0x0968\n#define mmDCP2_GRPH_Y_END_BASE_IDX                                                                     2\n#define mmDCP2_INPUT_GAMMA_CONTROL                                                                     0x0969\n#define mmDCP2_INPUT_GAMMA_CONTROL_BASE_IDX                                                            2\n#define mmDCP2_GRPH_UPDATE                                                                             0x096a\n#define mmDCP2_GRPH_UPDATE_BASE_IDX                                                                    2\n#define mmDCP2_GRPH_FLIP_CONTROL                                                                       0x096b\n#define mmDCP2_GRPH_FLIP_CONTROL_BASE_IDX                                                              2\n#define mmDCP2_GRPH_SURFACE_ADDRESS_INUSE                                                              0x096c\n#define mmDCP2_GRPH_SURFACE_ADDRESS_INUSE_BASE_IDX                                                     2\n#define mmDCP2_GRPH_DFQ_CONTROL                                                                        0x096d\n#define mmDCP2_GRPH_DFQ_CONTROL_BASE_IDX                                                               2\n#define mmDCP2_GRPH_DFQ_STATUS                                                                         0x096e\n#define mmDCP2_GRPH_DFQ_STATUS_BASE_IDX                                                                2\n#define mmDCP2_GRPH_INTERRUPT_STATUS                                                                   0x096f\n#define mmDCP2_GRPH_INTERRUPT_STATUS_BASE_IDX                                                          2\n#define mmDCP2_GRPH_INTERRUPT_CONTROL                                                                  0x0970\n#define mmDCP2_GRPH_INTERRUPT_CONTROL_BASE_IDX                                                         2\n#define mmDCP2_GRPH_SURFACE_ADDRESS_HIGH_INUSE                                                         0x0971\n#define mmDCP2_GRPH_SURFACE_ADDRESS_HIGH_INUSE_BASE_IDX                                                2\n#define mmDCP2_GRPH_COMPRESS_SURFACE_ADDRESS                                                           0x0972\n#define mmDCP2_GRPH_COMPRESS_SURFACE_ADDRESS_BASE_IDX                                                  2\n#define mmDCP2_GRPH_COMPRESS_PITCH                                                                     0x0973\n#define mmDCP2_GRPH_COMPRESS_PITCH_BASE_IDX                                                            2\n#define mmDCP2_GRPH_COMPRESS_SURFACE_ADDRESS_HIGH                                                      0x0974\n#define mmDCP2_GRPH_COMPRESS_SURFACE_ADDRESS_HIGH_BASE_IDX                                             2\n#define mmDCP2_GRPH_PIPE_OUTSTANDING_REQUEST_LIMIT                                                     0x0975\n#define mmDCP2_GRPH_PIPE_OUTSTANDING_REQUEST_LIMIT_BASE_IDX                                            2\n#define mmDCP2_PRESCALE_GRPH_CONTROL                                                                   0x0976\n#define mmDCP2_PRESCALE_GRPH_CONTROL_BASE_IDX                                                          2\n#define mmDCP2_PRESCALE_VALUES_GRPH_R                                                                  0x0977\n#define mmDCP2_PRESCALE_VALUES_GRPH_R_BASE_IDX                                                         2\n#define mmDCP2_PRESCALE_VALUES_GRPH_G                                                                  0x0978\n#define mmDCP2_PRESCALE_VALUES_GRPH_G_BASE_IDX                                                         2\n#define mmDCP2_PRESCALE_VALUES_GRPH_B                                                                  0x0979\n#define mmDCP2_PRESCALE_VALUES_GRPH_B_BASE_IDX                                                         2\n#define mmDCP2_INPUT_CSC_CONTROL                                                                       0x097a\n#define mmDCP2_INPUT_CSC_CONTROL_BASE_IDX                                                              2\n#define mmDCP2_INPUT_CSC_C11_C12                                                                       0x097b\n#define mmDCP2_INPUT_CSC_C11_C12_BASE_IDX                                                              2\n#define mmDCP2_INPUT_CSC_C13_C14                                                                       0x097c\n#define mmDCP2_INPUT_CSC_C13_C14_BASE_IDX                                                              2\n#define mmDCP2_INPUT_CSC_C21_C22                                                                       0x097d\n#define mmDCP2_INPUT_CSC_C21_C22_BASE_IDX                                                              2\n#define mmDCP2_INPUT_CSC_C23_C24                                                                       0x097e\n#define mmDCP2_INPUT_CSC_C23_C24_BASE_IDX                                                              2\n#define mmDCP2_INPUT_CSC_C31_C32                                                                       0x097f\n#define mmDCP2_INPUT_CSC_C31_C32_BASE_IDX                                                              2\n#define mmDCP2_INPUT_CSC_C33_C34                                                                       0x0980\n#define mmDCP2_INPUT_CSC_C33_C34_BASE_IDX                                                              2\n#define mmDCP2_OUTPUT_CSC_CONTROL                                                                      0x0981\n#define mmDCP2_OUTPUT_CSC_CONTROL_BASE_IDX                                                             2\n#define mmDCP2_OUTPUT_CSC_C11_C12                                                                      0x0982\n#define mmDCP2_OUTPUT_CSC_C11_C12_BASE_IDX                                                             2\n#define mmDCP2_OUTPUT_CSC_C13_C14                                                                      0x0983\n#define mmDCP2_OUTPUT_CSC_C13_C14_BASE_IDX                                                             2\n#define mmDCP2_OUTPUT_CSC_C21_C22                                                                      0x0984\n#define mmDCP2_OUTPUT_CSC_C21_C22_BASE_IDX                                                             2\n#define mmDCP2_OUTPUT_CSC_C23_C24                                                                      0x0985\n#define mmDCP2_OUTPUT_CSC_C23_C24_BASE_IDX                                                             2\n#define mmDCP2_OUTPUT_CSC_C31_C32                                                                      0x0986\n#define mmDCP2_OUTPUT_CSC_C31_C32_BASE_IDX                                                             2\n#define mmDCP2_OUTPUT_CSC_C33_C34                                                                      0x0987\n#define mmDCP2_OUTPUT_CSC_C33_C34_BASE_IDX                                                             2\n#define mmDCP2_COMM_MATRIXA_TRANS_C11_C12                                                              0x0988\n#define mmDCP2_COMM_MATRIXA_TRANS_C11_C12_BASE_IDX                                                     2\n#define mmDCP2_COMM_MATRIXA_TRANS_C13_C14                                                              0x0989\n#define mmDCP2_COMM_MATRIXA_TRANS_C13_C14_BASE_IDX                                                     2\n#define mmDCP2_COMM_MATRIXA_TRANS_C21_C22                                                              0x098a\n#define mmDCP2_COMM_MATRIXA_TRANS_C21_C22_BASE_IDX                                                     2\n#define mmDCP2_COMM_MATRIXA_TRANS_C23_C24                                                              0x098b\n#define mmDCP2_COMM_MATRIXA_TRANS_C23_C24_BASE_IDX                                                     2\n#define mmDCP2_COMM_MATRIXA_TRANS_C31_C32                                                              0x098c\n#define mmDCP2_COMM_MATRIXA_TRANS_C31_C32_BASE_IDX                                                     2\n#define mmDCP2_COMM_MATRIXA_TRANS_C33_C34                                                              0x098d\n#define mmDCP2_COMM_MATRIXA_TRANS_C33_C34_BASE_IDX                                                     2\n#define mmDCP2_COMM_MATRIXB_TRANS_C11_C12                                                              0x098e\n#define mmDCP2_COMM_MATRIXB_TRANS_C11_C12_BASE_IDX                                                     2\n#define mmDCP2_COMM_MATRIXB_TRANS_C13_C14                                                              0x098f\n#define mmDCP2_COMM_MATRIXB_TRANS_C13_C14_BASE_IDX                                                     2\n#define mmDCP2_COMM_MATRIXB_TRANS_C21_C22                                                              0x0990\n#define mmDCP2_COMM_MATRIXB_TRANS_C21_C22_BASE_IDX                                                     2\n#define mmDCP2_COMM_MATRIXB_TRANS_C23_C24                                                              0x0991\n#define mmDCP2_COMM_MATRIXB_TRANS_C23_C24_BASE_IDX                                                     2\n#define mmDCP2_COMM_MATRIXB_TRANS_C31_C32                                                              0x0992\n#define mmDCP2_COMM_MATRIXB_TRANS_C31_C32_BASE_IDX                                                     2\n#define mmDCP2_COMM_MATRIXB_TRANS_C33_C34                                                              0x0993\n#define mmDCP2_COMM_MATRIXB_TRANS_C33_C34_BASE_IDX                                                     2\n#define mmDCP2_DENORM_CONTROL                                                                          0x0994\n#define mmDCP2_DENORM_CONTROL_BASE_IDX                                                                 2\n#define mmDCP2_OUT_ROUND_CONTROL                                                                       0x0995\n#define mmDCP2_OUT_ROUND_CONTROL_BASE_IDX                                                              2\n#define mmDCP2_OUT_CLAMP_CONTROL_R_CR                                                                  0x0996\n#define mmDCP2_OUT_CLAMP_CONTROL_R_CR_BASE_IDX                                                         2\n#define mmDCP2_OUT_CLAMP_CONTROL_G_Y                                                                   0x0997\n#define mmDCP2_OUT_CLAMP_CONTROL_G_Y_BASE_IDX                                                          2\n#define mmDCP2_OUT_CLAMP_CONTROL_B_CB                                                                  0x0998\n#define mmDCP2_OUT_CLAMP_CONTROL_B_CB_BASE_IDX                                                         2\n#define mmDCP2_KEY_CONTROL                                                                             0x0999\n#define mmDCP2_KEY_CONTROL_BASE_IDX                                                                    2\n#define mmDCP2_KEY_RANGE_ALPHA                                                                         0x099a\n#define mmDCP2_KEY_RANGE_ALPHA_BASE_IDX                                                                2\n#define mmDCP2_KEY_RANGE_RED                                                                           0x099b\n#define mmDCP2_KEY_RANGE_RED_BASE_IDX                                                                  2\n#define mmDCP2_KEY_RANGE_GREEN                                                                         0x099c\n#define mmDCP2_KEY_RANGE_GREEN_BASE_IDX                                                                2\n#define mmDCP2_KEY_RANGE_BLUE                                                                          0x099d\n#define mmDCP2_KEY_RANGE_BLUE_BASE_IDX                                                                 2\n#define mmDCP2_DEGAMMA_CONTROL                                                                         0x099e\n#define mmDCP2_DEGAMMA_CONTROL_BASE_IDX                                                                2\n#define mmDCP2_GAMUT_REMAP_CONTROL                                                                     0x099f\n#define mmDCP2_GAMUT_REMAP_CONTROL_BASE_IDX                                                            2\n#define mmDCP2_GAMUT_REMAP_C11_C12                                                                     0x09a0\n#define mmDCP2_GAMUT_REMAP_C11_C12_BASE_IDX                                                            2\n#define mmDCP2_GAMUT_REMAP_C13_C14                                                                     0x09a1\n#define mmDCP2_GAMUT_REMAP_C13_C14_BASE_IDX                                                            2\n#define mmDCP2_GAMUT_REMAP_C21_C22                                                                     0x09a2\n#define mmDCP2_GAMUT_REMAP_C21_C22_BASE_IDX                                                            2\n#define mmDCP2_GAMUT_REMAP_C23_C24                                                                     0x09a3\n#define mmDCP2_GAMUT_REMAP_C23_C24_BASE_IDX                                                            2\n#define mmDCP2_GAMUT_REMAP_C31_C32                                                                     0x09a4\n#define mmDCP2_GAMUT_REMAP_C31_C32_BASE_IDX                                                            2\n#define mmDCP2_GAMUT_REMAP_C33_C34                                                                     0x09a5\n#define mmDCP2_GAMUT_REMAP_C33_C34_BASE_IDX                                                            2\n#define mmDCP2_DCP_SPATIAL_DITHER_CNTL                                                                 0x09a6\n#define mmDCP2_DCP_SPATIAL_DITHER_CNTL_BASE_IDX                                                        2\n#define mmDCP2_DCP_RANDOM_SEEDS                                                                        0x09a7\n#define mmDCP2_DCP_RANDOM_SEEDS_BASE_IDX                                                               2\n#define mmDCP2_DCP_FP_CONVERTED_FIELD                                                                  0x09a8\n#define mmDCP2_DCP_FP_CONVERTED_FIELD_BASE_IDX                                                         2\n#define mmDCP2_CUR_CONTROL                                                                             0x09a9\n#define mmDCP2_CUR_CONTROL_BASE_IDX                                                                    2\n#define mmDCP2_CUR_SURFACE_ADDRESS                                                                     0x09aa\n#define mmDCP2_CUR_SURFACE_ADDRESS_BASE_IDX                                                            2\n#define mmDCP2_CUR_SIZE                                                                                0x09ab\n#define mmDCP2_CUR_SIZE_BASE_IDX                                                                       2\n#define mmDCP2_CUR_SURFACE_ADDRESS_HIGH                                                                0x09ac\n#define mmDCP2_CUR_SURFACE_ADDRESS_HIGH_BASE_IDX                                                       2\n#define mmDCP2_CUR_POSITION                                                                            0x09ad\n#define mmDCP2_CUR_POSITION_BASE_IDX                                                                   2\n#define mmDCP2_CUR_HOT_SPOT                                                                            0x09ae\n#define mmDCP2_CUR_HOT_SPOT_BASE_IDX                                                                   2\n#define mmDCP2_CUR_COLOR1                                                                              0x09af\n#define mmDCP2_CUR_COLOR1_BASE_IDX                                                                     2\n#define mmDCP2_CUR_COLOR2                                                                              0x09b0\n#define mmDCP2_CUR_COLOR2_BASE_IDX                                                                     2\n#define mmDCP2_CUR_UPDATE                                                                              0x09b1\n#define mmDCP2_CUR_UPDATE_BASE_IDX                                                                     2\n#define mmDCP2_CUR_REQUEST_FILTER_CNTL                                                                 0x09bb\n#define mmDCP2_CUR_REQUEST_FILTER_CNTL_BASE_IDX                                                        2\n#define mmDCP2_CUR_STEREO_CONTROL                                                                      0x09bc\n#define mmDCP2_CUR_STEREO_CONTROL_BASE_IDX                                                             2\n#define mmDCP2_DC_LUT_RW_MODE                                                                          0x09be\n#define mmDCP2_DC_LUT_RW_MODE_BASE_IDX                                                                 2\n#define mmDCP2_DC_LUT_RW_INDEX                                                                         0x09bf\n#define mmDCP2_DC_LUT_RW_INDEX_BASE_IDX                                                                2\n#define mmDCP2_DC_LUT_SEQ_COLOR                                                                        0x09c0\n#define mmDCP2_DC_LUT_SEQ_COLOR_BASE_IDX                                                               2\n#define mmDCP2_DC_LUT_PWL_DATA                                                                         0x09c1\n#define mmDCP2_DC_LUT_PWL_DATA_BASE_IDX                                                                2\n#define mmDCP2_DC_LUT_30_COLOR                                                                         0x09c2\n#define mmDCP2_DC_LUT_30_COLOR_BASE_IDX                                                                2\n#define mmDCP2_DC_LUT_VGA_ACCESS_ENABLE                                                                0x09c3\n#define mmDCP2_DC_LUT_VGA_ACCESS_ENABLE_BASE_IDX                                                       2\n#define mmDCP2_DC_LUT_WRITE_EN_MASK                                                                    0x09c4\n#define mmDCP2_DC_LUT_WRITE_EN_MASK_BASE_IDX                                                           2\n#define mmDCP2_DC_LUT_AUTOFILL                                                                         0x09c5\n#define mmDCP2_DC_LUT_AUTOFILL_BASE_IDX                                                                2\n#define mmDCP2_DC_LUT_CONTROL                                                                          0x09c6\n#define mmDCP2_DC_LUT_CONTROL_BASE_IDX                                                                 2\n#define mmDCP2_DC_LUT_BLACK_OFFSET_BLUE                                                                0x09c7\n#define mmDCP2_DC_LUT_BLACK_OFFSET_BLUE_BASE_IDX                                                       2\n#define mmDCP2_DC_LUT_BLACK_OFFSET_GREEN                                                               0x09c8\n#define mmDCP2_DC_LUT_BLACK_OFFSET_GREEN_BASE_IDX                                                      2\n#define mmDCP2_DC_LUT_BLACK_OFFSET_RED                                                                 0x09c9\n#define mmDCP2_DC_LUT_BLACK_OFFSET_RED_BASE_IDX                                                        2\n#define mmDCP2_DC_LUT_WHITE_OFFSET_BLUE                                                                0x09ca\n#define mmDCP2_DC_LUT_WHITE_OFFSET_BLUE_BASE_IDX                                                       2\n#define mmDCP2_DC_LUT_WHITE_OFFSET_GREEN                                                               0x09cb\n#define mmDCP2_DC_LUT_WHITE_OFFSET_GREEN_BASE_IDX                                                      2\n#define mmDCP2_DC_LUT_WHITE_OFFSET_RED                                                                 0x09cc\n#define mmDCP2_DC_LUT_WHITE_OFFSET_RED_BASE_IDX                                                        2\n#define mmDCP2_DCP_CRC_CONTROL                                                                         0x09cd\n#define mmDCP2_DCP_CRC_CONTROL_BASE_IDX                                                                2\n#define mmDCP2_DCP_CRC_MASK                                                                            0x09ce\n#define mmDCP2_DCP_CRC_MASK_BASE_IDX                                                                   2\n#define mmDCP2_DCP_CRC_CURRENT                                                                         0x09cf\n#define mmDCP2_DCP_CRC_CURRENT_BASE_IDX                                                                2\n#define mmDCP2_DVMM_PTE_CONTROL                                                                        0x09d0\n#define mmDCP2_DVMM_PTE_CONTROL_BASE_IDX                                                               2\n#define mmDCP2_DCP_CRC_LAST                                                                            0x09d1\n#define mmDCP2_DCP_CRC_LAST_BASE_IDX                                                                   2\n#define mmDCP2_DVMM_PTE_ARB_CONTROL                                                                    0x09d2\n#define mmDCP2_DVMM_PTE_ARB_CONTROL_BASE_IDX                                                           2\n#define mmDCP2_GRPH_FLIP_RATE_CNTL                                                                     0x09d4\n#define mmDCP2_GRPH_FLIP_RATE_CNTL_BASE_IDX                                                            2\n#define mmDCP2_DCP_GSL_CONTROL                                                                         0x09d5\n#define mmDCP2_DCP_GSL_CONTROL_BASE_IDX                                                                2\n#define mmDCP2_DCP_LB_DATA_GAP_BETWEEN_CHUNK                                                           0x09d6\n#define mmDCP2_DCP_LB_DATA_GAP_BETWEEN_CHUNK_BASE_IDX                                                  2\n#define mmDCP2_GRPH_STEREOSYNC_FLIP                                                                    0x09dc\n#define mmDCP2_GRPH_STEREOSYNC_FLIP_BASE_IDX                                                           2\n#define mmDCP2_HW_ROTATION                                                                             0x09de\n#define mmDCP2_HW_ROTATION_BASE_IDX                                                                    2\n#define mmDCP2_GRPH_XDMA_CACHE_UNDERFLOW_DET_CNTL                                                      0x09df\n#define mmDCP2_GRPH_XDMA_CACHE_UNDERFLOW_DET_CNTL_BASE_IDX                                             2\n#define mmDCP2_REGAMMA_CONTROL                                                                         0x09e0\n#define mmDCP2_REGAMMA_CONTROL_BASE_IDX                                                                2\n#define mmDCP2_REGAMMA_LUT_INDEX                                                                       0x09e1\n#define mmDCP2_REGAMMA_LUT_INDEX_BASE_IDX                                                              2\n#define mmDCP2_REGAMMA_LUT_DATA                                                                        0x09e2\n#define mmDCP2_REGAMMA_LUT_DATA_BASE_IDX                                                               2\n#define mmDCP2_REGAMMA_LUT_WRITE_EN_MASK                                                               0x09e3\n#define mmDCP2_REGAMMA_LUT_WRITE_EN_MASK_BASE_IDX                                                      2\n#define mmDCP2_REGAMMA_CNTLA_START_CNTL                                                                0x09e4\n#define mmDCP2_REGAMMA_CNTLA_START_CNTL_BASE_IDX                                                       2\n#define mmDCP2_REGAMMA_CNTLA_SLOPE_CNTL                                                                0x09e5\n#define mmDCP2_REGAMMA_CNTLA_SLOPE_CNTL_BASE_IDX                                                       2\n#define mmDCP2_REGAMMA_CNTLA_END_CNTL1                                                                 0x09e6\n#define mmDCP2_REGAMMA_CNTLA_END_CNTL1_BASE_IDX                                                        2\n#define mmDCP2_REGAMMA_CNTLA_END_CNTL2                                                                 0x09e7\n#define mmDCP2_REGAMMA_CNTLA_END_CNTL2_BASE_IDX                                                        2\n#define mmDCP2_REGAMMA_CNTLA_REGION_0_1                                                                0x09e8\n#define mmDCP2_REGAMMA_CNTLA_REGION_0_1_BASE_IDX                                                       2\n#define mmDCP2_REGAMMA_CNTLA_REGION_2_3                                                                0x09e9\n#define mmDCP2_REGAMMA_CNTLA_REGION_2_3_BASE_IDX                                                       2\n#define mmDCP2_REGAMMA_CNTLA_REGION_4_5                                                                0x09ea\n#define mmDCP2_REGAMMA_CNTLA_REGION_4_5_BASE_IDX                                                       2\n#define mmDCP2_REGAMMA_CNTLA_REGION_6_7                                                                0x09eb\n#define mmDCP2_REGAMMA_CNTLA_REGION_6_7_BASE_IDX                                                       2\n#define mmDCP2_REGAMMA_CNTLA_REGION_8_9                                                                0x09ec\n#define mmDCP2_REGAMMA_CNTLA_REGION_8_9_BASE_IDX                                                       2\n#define mmDCP2_REGAMMA_CNTLA_REGION_10_11                                                              0x09ed\n#define mmDCP2_REGAMMA_CNTLA_REGION_10_11_BASE_IDX                                                     2\n#define mmDCP2_REGAMMA_CNTLA_REGION_12_13                                                              0x09ee\n#define mmDCP2_REGAMMA_CNTLA_REGION_12_13_BASE_IDX                                                     2\n#define mmDCP2_REGAMMA_CNTLA_REGION_14_15                                                              0x09ef\n#define mmDCP2_REGAMMA_CNTLA_REGION_14_15_BASE_IDX                                                     2\n#define mmDCP2_REGAMMA_CNTLB_START_CNTL                                                                0x09f0\n#define mmDCP2_REGAMMA_CNTLB_START_CNTL_BASE_IDX                                                       2\n#define mmDCP2_REGAMMA_CNTLB_SLOPE_CNTL                                                                0x09f1\n#define mmDCP2_REGAMMA_CNTLB_SLOPE_CNTL_BASE_IDX                                                       2\n#define mmDCP2_REGAMMA_CNTLB_END_CNTL1                                                                 0x09f2\n#define mmDCP2_REGAMMA_CNTLB_END_CNTL1_BASE_IDX                                                        2\n#define mmDCP2_REGAMMA_CNTLB_END_CNTL2                                                                 0x09f3\n#define mmDCP2_REGAMMA_CNTLB_END_CNTL2_BASE_IDX                                                        2\n#define mmDCP2_REGAMMA_CNTLB_REGION_0_1                                                                0x09f4\n#define mmDCP2_REGAMMA_CNTLB_REGION_0_1_BASE_IDX                                                       2\n#define mmDCP2_REGAMMA_CNTLB_REGION_2_3                                                                0x09f5\n#define mmDCP2_REGAMMA_CNTLB_REGION_2_3_BASE_IDX                                                       2\n#define mmDCP2_REGAMMA_CNTLB_REGION_4_5                                                                0x09f6\n#define mmDCP2_REGAMMA_CNTLB_REGION_4_5_BASE_IDX                                                       2\n#define mmDCP2_REGAMMA_CNTLB_REGION_6_7                                                                0x09f7\n#define mmDCP2_REGAMMA_CNTLB_REGION_6_7_BASE_IDX                                                       2\n#define mmDCP2_REGAMMA_CNTLB_REGION_8_9                                                                0x09f8\n#define mmDCP2_REGAMMA_CNTLB_REGION_8_9_BASE_IDX                                                       2\n#define mmDCP2_REGAMMA_CNTLB_REGION_10_11                                                              0x09f9\n#define mmDCP2_REGAMMA_CNTLB_REGION_10_11_BASE_IDX                                                     2\n#define mmDCP2_REGAMMA_CNTLB_REGION_12_13                                                              0x09fa\n#define mmDCP2_REGAMMA_CNTLB_REGION_12_13_BASE_IDX                                                     2\n#define mmDCP2_REGAMMA_CNTLB_REGION_14_15                                                              0x09fb\n#define mmDCP2_REGAMMA_CNTLB_REGION_14_15_BASE_IDX                                                     2\n#define mmDCP2_ALPHA_CONTROL                                                                           0x09fc\n#define mmDCP2_ALPHA_CONTROL_BASE_IDX                                                                  2\n#define mmDCP2_GRPH_XDMA_RECOVERY_SURFACE_ADDRESS                                                      0x09fd\n#define mmDCP2_GRPH_XDMA_RECOVERY_SURFACE_ADDRESS_BASE_IDX                                             2\n#define mmDCP2_GRPH_XDMA_RECOVERY_SURFACE_ADDRESS_HIGH                                                 0x09fe\n#define mmDCP2_GRPH_XDMA_RECOVERY_SURFACE_ADDRESS_HIGH_BASE_IDX                                        2\n#define mmDCP2_GRPH_XDMA_CACHE_UNDERFLOW_DET_STATUS                                                    0x09ff\n#define mmDCP2_GRPH_XDMA_CACHE_UNDERFLOW_DET_STATUS_BASE_IDX                                           2\n#define mmDCP2_GRPH_XDMA_FLIP_TIMEOUT                                                                  0x0a00\n#define mmDCP2_GRPH_XDMA_FLIP_TIMEOUT_BASE_IDX                                                         2\n#define mmDCP2_GRPH_XDMA_FLIP_AVG_DELAY                                                                0x0a01\n#define mmDCP2_GRPH_XDMA_FLIP_AVG_DELAY_BASE_IDX                                                       2\n#define mmDCP2_GRPH_SURFACE_COUNTER_CONTROL                                                            0x0a02\n#define mmDCP2_GRPH_SURFACE_COUNTER_CONTROL_BASE_IDX                                                   2\n#define mmDCP2_GRPH_SURFACE_COUNTER_OUTPUT                                                             0x0a03\n#define mmDCP2_GRPH_SURFACE_COUNTER_OUTPUT_BASE_IDX                                                    2\n\n\n\n\n#define mmLB2_LB_DATA_FORMAT                                                                           0x0a1a\n#define mmLB2_LB_DATA_FORMAT_BASE_IDX                                                                  2\n#define mmLB2_LB_MEMORY_CTRL                                                                           0x0a1b\n#define mmLB2_LB_MEMORY_CTRL_BASE_IDX                                                                  2\n#define mmLB2_LB_MEMORY_SIZE_STATUS                                                                    0x0a1c\n#define mmLB2_LB_MEMORY_SIZE_STATUS_BASE_IDX                                                           2\n#define mmLB2_LB_DESKTOP_HEIGHT                                                                        0x0a1d\n#define mmLB2_LB_DESKTOP_HEIGHT_BASE_IDX                                                               2\n#define mmLB2_LB_VLINE_START_END                                                                       0x0a1e\n#define mmLB2_LB_VLINE_START_END_BASE_IDX                                                              2\n#define mmLB2_LB_VLINE2_START_END                                                                      0x0a1f\n#define mmLB2_LB_VLINE2_START_END_BASE_IDX                                                             2\n#define mmLB2_LB_V_COUNTER                                                                             0x0a20\n#define mmLB2_LB_V_COUNTER_BASE_IDX                                                                    2\n#define mmLB2_LB_SNAPSHOT_V_COUNTER                                                                    0x0a21\n#define mmLB2_LB_SNAPSHOT_V_COUNTER_BASE_IDX                                                           2\n#define mmLB2_LB_INTERRUPT_MASK                                                                        0x0a22\n#define mmLB2_LB_INTERRUPT_MASK_BASE_IDX                                                               2\n#define mmLB2_LB_VLINE_STATUS                                                                          0x0a23\n#define mmLB2_LB_VLINE_STATUS_BASE_IDX                                                                 2\n#define mmLB2_LB_VLINE2_STATUS                                                                         0x0a24\n#define mmLB2_LB_VLINE2_STATUS_BASE_IDX                                                                2\n#define mmLB2_LB_VBLANK_STATUS                                                                         0x0a25\n#define mmLB2_LB_VBLANK_STATUS_BASE_IDX                                                                2\n#define mmLB2_LB_SYNC_RESET_SEL                                                                        0x0a26\n#define mmLB2_LB_SYNC_RESET_SEL_BASE_IDX                                                               2\n#define mmLB2_LB_BLACK_KEYER_R_CR                                                                      0x0a27\n#define mmLB2_LB_BLACK_KEYER_R_CR_BASE_IDX                                                             2\n#define mmLB2_LB_BLACK_KEYER_G_Y                                                                       0x0a28\n#define mmLB2_LB_BLACK_KEYER_G_Y_BASE_IDX                                                              2\n#define mmLB2_LB_BLACK_KEYER_B_CB                                                                      0x0a29\n#define mmLB2_LB_BLACK_KEYER_B_CB_BASE_IDX                                                             2\n#define mmLB2_LB_KEYER_COLOR_CTRL                                                                      0x0a2a\n#define mmLB2_LB_KEYER_COLOR_CTRL_BASE_IDX                                                             2\n#define mmLB2_LB_KEYER_COLOR_R_CR                                                                      0x0a2b\n#define mmLB2_LB_KEYER_COLOR_R_CR_BASE_IDX                                                             2\n#define mmLB2_LB_KEYER_COLOR_G_Y                                                                       0x0a2c\n#define mmLB2_LB_KEYER_COLOR_G_Y_BASE_IDX                                                              2\n#define mmLB2_LB_KEYER_COLOR_B_CB                                                                      0x0a2d\n#define mmLB2_LB_KEYER_COLOR_B_CB_BASE_IDX                                                             2\n#define mmLB2_LB_KEYER_COLOR_REP_R_CR                                                                  0x0a2e\n#define mmLB2_LB_KEYER_COLOR_REP_R_CR_BASE_IDX                                                         2\n#define mmLB2_LB_KEYER_COLOR_REP_G_Y                                                                   0x0a2f\n#define mmLB2_LB_KEYER_COLOR_REP_G_Y_BASE_IDX                                                          2\n#define mmLB2_LB_KEYER_COLOR_REP_B_CB                                                                  0x0a30\n#define mmLB2_LB_KEYER_COLOR_REP_B_CB_BASE_IDX                                                         2\n#define mmLB2_LB_BUFFER_LEVEL_STATUS                                                                   0x0a31\n#define mmLB2_LB_BUFFER_LEVEL_STATUS_BASE_IDX                                                          2\n#define mmLB2_LB_BUFFER_URGENCY_CTRL                                                                   0x0a32\n#define mmLB2_LB_BUFFER_URGENCY_CTRL_BASE_IDX                                                          2\n#define mmLB2_LB_BUFFER_URGENCY_STATUS                                                                 0x0a33\n#define mmLB2_LB_BUFFER_URGENCY_STATUS_BASE_IDX                                                        2\n#define mmLB2_LB_BUFFER_STATUS                                                                         0x0a34\n#define mmLB2_LB_BUFFER_STATUS_BASE_IDX                                                                2\n#define mmLB2_LB_NO_OUTSTANDING_REQ_STATUS                                                             0x0a35\n#define mmLB2_LB_NO_OUTSTANDING_REQ_STATUS_BASE_IDX                                                    2\n#define mmLB2_MVP_AFR_FLIP_MODE                                                                        0x0a36\n#define mmLB2_MVP_AFR_FLIP_MODE_BASE_IDX                                                               2\n#define mmLB2_MVP_AFR_FLIP_FIFO_CNTL                                                                   0x0a37\n#define mmLB2_MVP_AFR_FLIP_FIFO_CNTL_BASE_IDX                                                          2\n#define mmLB2_MVP_FLIP_LINE_NUM_INSERT                                                                 0x0a38\n#define mmLB2_MVP_FLIP_LINE_NUM_INSERT_BASE_IDX                                                        2\n#define mmLB2_DC_MVP_LB_CONTROL                                                                        0x0a39\n#define mmLB2_DC_MVP_LB_CONTROL_BASE_IDX                                                               2\n\n\n\n\n#define mmDCFE2_DCFE_CLOCK_CONTROL                                                                     0x0a5a\n#define mmDCFE2_DCFE_CLOCK_CONTROL_BASE_IDX                                                            2\n#define mmDCFE2_DCFE_SOFT_RESET                                                                        0x0a5b\n#define mmDCFE2_DCFE_SOFT_RESET_BASE_IDX                                                               2\n#define mmDCFE2_DCFE_MEM_PWR_CTRL                                                                      0x0a5d\n#define mmDCFE2_DCFE_MEM_PWR_CTRL_BASE_IDX                                                             2\n#define mmDCFE2_DCFE_MEM_PWR_CTRL2                                                                     0x0a5e\n#define mmDCFE2_DCFE_MEM_PWR_CTRL2_BASE_IDX                                                            2\n#define mmDCFE2_DCFE_MEM_PWR_STATUS                                                                    0x0a5f\n#define mmDCFE2_DCFE_MEM_PWR_STATUS_BASE_IDX                                                           2\n#define mmDCFE2_DCFE_MISC                                                                              0x0a60\n#define mmDCFE2_DCFE_MISC_BASE_IDX                                                                     2\n#define mmDCFE2_DCFE_FLUSH                                                                             0x0a61\n#define mmDCFE2_DCFE_FLUSH_BASE_IDX                                                                    2\n\n\n\n\n#define mmDC_PERFMON5_PERFCOUNTER_CNTL                                                                 0x0a6e\n#define mmDC_PERFMON5_PERFCOUNTER_CNTL_BASE_IDX                                                        2\n#define mmDC_PERFMON5_PERFCOUNTER_CNTL2                                                                0x0a6f\n#define mmDC_PERFMON5_PERFCOUNTER_CNTL2_BASE_IDX                                                       2\n#define mmDC_PERFMON5_PERFCOUNTER_STATE                                                                0x0a70\n#define mmDC_PERFMON5_PERFCOUNTER_STATE_BASE_IDX                                                       2\n#define mmDC_PERFMON5_PERFMON_CNTL                                                                     0x0a71\n#define mmDC_PERFMON5_PERFMON_CNTL_BASE_IDX                                                            2\n#define mmDC_PERFMON5_PERFMON_CNTL2                                                                    0x0a72\n#define mmDC_PERFMON5_PERFMON_CNTL2_BASE_IDX                                                           2\n#define mmDC_PERFMON5_PERFMON_CVALUE_INT_MISC                                                          0x0a73\n#define mmDC_PERFMON5_PERFMON_CVALUE_INT_MISC_BASE_IDX                                                 2\n#define mmDC_PERFMON5_PERFMON_CVALUE_LOW                                                               0x0a74\n#define mmDC_PERFMON5_PERFMON_CVALUE_LOW_BASE_IDX                                                      2\n#define mmDC_PERFMON5_PERFMON_HI                                                                       0x0a75\n#define mmDC_PERFMON5_PERFMON_HI_BASE_IDX                                                              2\n#define mmDC_PERFMON5_PERFMON_LOW                                                                      0x0a76\n#define mmDC_PERFMON5_PERFMON_LOW_BASE_IDX                                                             2\n\n\n\n\n#define mmDMIF_PG2_DPG_PIPE_ARBITRATION_CONTROL1                                                       0x0a7a\n#define mmDMIF_PG2_DPG_PIPE_ARBITRATION_CONTROL1_BASE_IDX                                              2\n#define mmDMIF_PG2_DPG_PIPE_ARBITRATION_CONTROL2                                                       0x0a7b\n#define mmDMIF_PG2_DPG_PIPE_ARBITRATION_CONTROL2_BASE_IDX                                              2\n#define mmDMIF_PG2_DPG_WATERMARK_MASK_CONTROL                                                          0x0a7c\n#define mmDMIF_PG2_DPG_WATERMARK_MASK_CONTROL_BASE_IDX                                                 2\n#define mmDMIF_PG2_DPG_PIPE_URGENCY_CONTROL                                                            0x0a7d\n#define mmDMIF_PG2_DPG_PIPE_URGENCY_CONTROL_BASE_IDX                                                   2\n#define mmDMIF_PG2_DPG_PIPE_URGENT_LEVEL_CONTROL                                                       0x0a7e\n#define mmDMIF_PG2_DPG_PIPE_URGENT_LEVEL_CONTROL_BASE_IDX                                              2\n#define mmDMIF_PG2_DPG_PIPE_STUTTER_CONTROL                                                            0x0a7f\n#define mmDMIF_PG2_DPG_PIPE_STUTTER_CONTROL_BASE_IDX                                                   2\n#define mmDMIF_PG2_DPG_PIPE_STUTTER_CONTROL2                                                           0x0a80\n#define mmDMIF_PG2_DPG_PIPE_STUTTER_CONTROL2_BASE_IDX                                                  2\n#define mmDMIF_PG2_DPG_PIPE_LOW_POWER_CONTROL                                                          0x0a81\n#define mmDMIF_PG2_DPG_PIPE_LOW_POWER_CONTROL_BASE_IDX                                                 2\n#define mmDMIF_PG2_DPG_REPEATER_PROGRAM                                                                0x0a82\n#define mmDMIF_PG2_DPG_REPEATER_PROGRAM_BASE_IDX                                                       2\n#define mmDMIF_PG2_DPG_CHK_PRE_PROC_CNTL                                                               0x0a86\n#define mmDMIF_PG2_DPG_CHK_PRE_PROC_CNTL_BASE_IDX                                                      2\n#define mmDMIF_PG2_DPG_DVMM_STATUS                                                                     0x0a87\n#define mmDMIF_PG2_DPG_DVMM_STATUS_BASE_IDX                                                            2\n\n\n\n\n#define mmSCL2_SCL_COEF_RAM_SELECT                                                                     0x0a9a\n#define mmSCL2_SCL_COEF_RAM_SELECT_BASE_IDX                                                            2\n#define mmSCL2_SCL_COEF_RAM_TAP_DATA                                                                   0x0a9b\n#define mmSCL2_SCL_COEF_RAM_TAP_DATA_BASE_IDX                                                          2\n#define mmSCL2_SCL_MODE                                                                                0x0a9c\n#define mmSCL2_SCL_MODE_BASE_IDX                                                                       2\n#define mmSCL2_SCL_TAP_CONTROL                                                                         0x0a9d\n#define mmSCL2_SCL_TAP_CONTROL_BASE_IDX                                                                2\n#define mmSCL2_SCL_CONTROL                                                                             0x0a9e\n#define mmSCL2_SCL_CONTROL_BASE_IDX                                                                    2\n#define mmSCL2_SCL_BYPASS_CONTROL                                                                      0x0a9f\n#define mmSCL2_SCL_BYPASS_CONTROL_BASE_IDX                                                             2\n#define mmSCL2_SCL_MANUAL_REPLICATE_CONTROL                                                            0x0aa0\n#define mmSCL2_SCL_MANUAL_REPLICATE_CONTROL_BASE_IDX                                                   2\n#define mmSCL2_SCL_AUTOMATIC_MODE_CONTROL                                                              0x0aa1\n#define mmSCL2_SCL_AUTOMATIC_MODE_CONTROL_BASE_IDX                                                     2\n#define mmSCL2_SCL_HORZ_FILTER_CONTROL                                                                 0x0aa2\n#define mmSCL2_SCL_HORZ_FILTER_CONTROL_BASE_IDX                                                        2\n#define mmSCL2_SCL_HORZ_FILTER_SCALE_RATIO                                                             0x0aa3\n#define mmSCL2_SCL_HORZ_FILTER_SCALE_RATIO_BASE_IDX                                                    2\n#define mmSCL2_SCL_HORZ_FILTER_INIT                                                                    0x0aa4\n#define mmSCL2_SCL_HORZ_FILTER_INIT_BASE_IDX                                                           2\n#define mmSCL2_SCL_VERT_FILTER_CONTROL                                                                 0x0aa5\n#define mmSCL2_SCL_VERT_FILTER_CONTROL_BASE_IDX                                                        2\n#define mmSCL2_SCL_VERT_FILTER_SCALE_RATIO                                                             0x0aa6\n#define mmSCL2_SCL_VERT_FILTER_SCALE_RATIO_BASE_IDX                                                    2\n#define mmSCL2_SCL_VERT_FILTER_INIT                                                                    0x0aa7\n#define mmSCL2_SCL_VERT_FILTER_INIT_BASE_IDX                                                           2\n#define mmSCL2_SCL_VERT_FILTER_INIT_BOT                                                                0x0aa8\n#define mmSCL2_SCL_VERT_FILTER_INIT_BOT_BASE_IDX                                                       2\n#define mmSCL2_SCL_ROUND_OFFSET                                                                        0x0aa9\n#define mmSCL2_SCL_ROUND_OFFSET_BASE_IDX                                                               2\n#define mmSCL2_SCL_UPDATE                                                                              0x0aaa\n#define mmSCL2_SCL_UPDATE_BASE_IDX                                                                     2\n#define mmSCL2_SCL_F_SHARP_CONTROL                                                                     0x0aab\n#define mmSCL2_SCL_F_SHARP_CONTROL_BASE_IDX                                                            2\n#define mmSCL2_SCL_ALU_CONTROL                                                                         0x0aac\n#define mmSCL2_SCL_ALU_CONTROL_BASE_IDX                                                                2\n#define mmSCL2_SCL_COEF_RAM_CONFLICT_STATUS                                                            0x0aad\n#define mmSCL2_SCL_COEF_RAM_CONFLICT_STATUS_BASE_IDX                                                   2\n#define mmSCL2_VIEWPORT_START_SECONDARY                                                                0x0aae\n#define mmSCL2_VIEWPORT_START_SECONDARY_BASE_IDX                                                       2\n#define mmSCL2_VIEWPORT_START                                                                          0x0aaf\n#define mmSCL2_VIEWPORT_START_BASE_IDX                                                                 2\n#define mmSCL2_VIEWPORT_SIZE                                                                           0x0ab0\n#define mmSCL2_VIEWPORT_SIZE_BASE_IDX                                                                  2\n#define mmSCL2_EXT_OVERSCAN_LEFT_RIGHT                                                                 0x0ab1\n#define mmSCL2_EXT_OVERSCAN_LEFT_RIGHT_BASE_IDX                                                        2\n#define mmSCL2_EXT_OVERSCAN_TOP_BOTTOM                                                                 0x0ab2\n#define mmSCL2_EXT_OVERSCAN_TOP_BOTTOM_BASE_IDX                                                        2\n#define mmSCL2_SCL_MODE_CHANGE_DET1                                                                    0x0ab3\n#define mmSCL2_SCL_MODE_CHANGE_DET1_BASE_IDX                                                           2\n#define mmSCL2_SCL_MODE_CHANGE_DET2                                                                    0x0ab4\n#define mmSCL2_SCL_MODE_CHANGE_DET2_BASE_IDX                                                           2\n#define mmSCL2_SCL_MODE_CHANGE_DET3                                                                    0x0ab5\n#define mmSCL2_SCL_MODE_CHANGE_DET3_BASE_IDX                                                           2\n#define mmSCL2_SCL_MODE_CHANGE_MASK                                                                    0x0ab6\n#define mmSCL2_SCL_MODE_CHANGE_MASK_BASE_IDX                                                           2\n\n\n\n\n#define mmBLND2_BLND_CONTROL                                                                           0x0ac7\n#define mmBLND2_BLND_CONTROL_BASE_IDX                                                                  2\n#define mmBLND2_BLND_SM_CONTROL2                                                                       0x0ac8\n#define mmBLND2_BLND_SM_CONTROL2_BASE_IDX                                                              2\n#define mmBLND2_BLND_CONTROL2                                                                          0x0ac9\n#define mmBLND2_BLND_CONTROL2_BASE_IDX                                                                 2\n#define mmBLND2_BLND_UPDATE                                                                            0x0aca\n#define mmBLND2_BLND_UPDATE_BASE_IDX                                                                   2\n#define mmBLND2_BLND_UNDERFLOW_INTERRUPT                                                               0x0acb\n#define mmBLND2_BLND_UNDERFLOW_INTERRUPT_BASE_IDX                                                      2\n#define mmBLND2_BLND_V_UPDATE_LOCK                                                                     0x0acc\n#define mmBLND2_BLND_V_UPDATE_LOCK_BASE_IDX                                                            2\n#define mmBLND2_BLND_REG_UPDATE_STATUS                                                                 0x0acd\n#define mmBLND2_BLND_REG_UPDATE_STATUS_BASE_IDX                                                        2\n\n\n\n\n#define mmCRTC2_CRTC_H_BLANK_EARLY_NUM                                                                 0x0ad2\n#define mmCRTC2_CRTC_H_BLANK_EARLY_NUM_BASE_IDX                                                        2\n#define mmCRTC2_CRTC_H_TOTAL                                                                           0x0ad3\n#define mmCRTC2_CRTC_H_TOTAL_BASE_IDX                                                                  2\n#define mmCRTC2_CRTC_H_BLANK_START_END                                                                 0x0ad4\n#define mmCRTC2_CRTC_H_BLANK_START_END_BASE_IDX                                                        2\n#define mmCRTC2_CRTC_H_SYNC_A                                                                          0x0ad5\n#define mmCRTC2_CRTC_H_SYNC_A_BASE_IDX                                                                 2\n#define mmCRTC2_CRTC_H_SYNC_A_CNTL                                                                     0x0ad6\n#define mmCRTC2_CRTC_H_SYNC_A_CNTL_BASE_IDX                                                            2\n#define mmCRTC2_CRTC_H_SYNC_B                                                                          0x0ad7\n#define mmCRTC2_CRTC_H_SYNC_B_BASE_IDX                                                                 2\n#define mmCRTC2_CRTC_H_SYNC_B_CNTL                                                                     0x0ad8\n#define mmCRTC2_CRTC_H_SYNC_B_CNTL_BASE_IDX                                                            2\n#define mmCRTC2_CRTC_VBI_END                                                                           0x0ad9\n#define mmCRTC2_CRTC_VBI_END_BASE_IDX                                                                  2\n#define mmCRTC2_CRTC_V_TOTAL                                                                           0x0ada\n#define mmCRTC2_CRTC_V_TOTAL_BASE_IDX                                                                  2\n#define mmCRTC2_CRTC_V_TOTAL_MIN                                                                       0x0adb\n#define mmCRTC2_CRTC_V_TOTAL_MIN_BASE_IDX                                                              2\n#define mmCRTC2_CRTC_V_TOTAL_MAX                                                                       0x0adc\n#define mmCRTC2_CRTC_V_TOTAL_MAX_BASE_IDX                                                              2\n#define mmCRTC2_CRTC_V_TOTAL_CONTROL                                                                   0x0add\n#define mmCRTC2_CRTC_V_TOTAL_CONTROL_BASE_IDX                                                          2\n#define mmCRTC2_CRTC_V_TOTAL_INT_STATUS                                                                0x0ade\n#define mmCRTC2_CRTC_V_TOTAL_INT_STATUS_BASE_IDX                                                       2\n#define mmCRTC2_CRTC_VSYNC_NOM_INT_STATUS                                                              0x0adf\n#define mmCRTC2_CRTC_VSYNC_NOM_INT_STATUS_BASE_IDX                                                     2\n#define mmCRTC2_CRTC_V_BLANK_START_END                                                                 0x0ae0\n#define mmCRTC2_CRTC_V_BLANK_START_END_BASE_IDX                                                        2\n#define mmCRTC2_CRTC_V_SYNC_A                                                                          0x0ae1\n#define mmCRTC2_CRTC_V_SYNC_A_BASE_IDX                                                                 2\n#define mmCRTC2_CRTC_V_SYNC_A_CNTL                                                                     0x0ae2\n#define mmCRTC2_CRTC_V_SYNC_A_CNTL_BASE_IDX                                                            2\n#define mmCRTC2_CRTC_V_SYNC_B                                                                          0x0ae3\n#define mmCRTC2_CRTC_V_SYNC_B_BASE_IDX                                                                 2\n#define mmCRTC2_CRTC_V_SYNC_B_CNTL                                                                     0x0ae4\n#define mmCRTC2_CRTC_V_SYNC_B_CNTL_BASE_IDX                                                            2\n#define mmCRTC2_CRTC_DTMTEST_CNTL                                                                      0x0ae5\n#define mmCRTC2_CRTC_DTMTEST_CNTL_BASE_IDX                                                             2\n#define mmCRTC2_CRTC_DTMTEST_STATUS_POSITION                                                           0x0ae6\n#define mmCRTC2_CRTC_DTMTEST_STATUS_POSITION_BASE_IDX                                                  2\n#define mmCRTC2_CRTC_TRIGA_CNTL                                                                        0x0ae7\n#define mmCRTC2_CRTC_TRIGA_CNTL_BASE_IDX                                                               2\n#define mmCRTC2_CRTC_TRIGA_MANUAL_TRIG                                                                 0x0ae8\n#define mmCRTC2_CRTC_TRIGA_MANUAL_TRIG_BASE_IDX                                                        2\n#define mmCRTC2_CRTC_TRIGB_CNTL                                                                        0x0ae9\n#define mmCRTC2_CRTC_TRIGB_CNTL_BASE_IDX                                                               2\n#define mmCRTC2_CRTC_TRIGB_MANUAL_TRIG                                                                 0x0aea\n#define mmCRTC2_CRTC_TRIGB_MANUAL_TRIG_BASE_IDX                                                        2\n#define mmCRTC2_CRTC_FORCE_COUNT_NOW_CNTL                                                              0x0aeb\n#define mmCRTC2_CRTC_FORCE_COUNT_NOW_CNTL_BASE_IDX                                                     2\n#define mmCRTC2_CRTC_FLOW_CONTROL                                                                      0x0aec\n#define mmCRTC2_CRTC_FLOW_CONTROL_BASE_IDX                                                             2\n#define mmCRTC2_CRTC_STEREO_FORCE_NEXT_EYE                                                             0x0aed\n#define mmCRTC2_CRTC_STEREO_FORCE_NEXT_EYE_BASE_IDX                                                    2\n#define mmCRTC2_CRTC_AVSYNC_COUNTER                                                                    0x0aee\n#define mmCRTC2_CRTC_AVSYNC_COUNTER_BASE_IDX                                                           2\n#define mmCRTC2_CRTC_CONTROL                                                                           0x0aef\n#define mmCRTC2_CRTC_CONTROL_BASE_IDX                                                                  2\n#define mmCRTC2_CRTC_BLANK_CONTROL                                                                     0x0af0\n#define mmCRTC2_CRTC_BLANK_CONTROL_BASE_IDX                                                            2\n#define mmCRTC2_CRTC_INTERLACE_CONTROL                                                                 0x0af1\n#define mmCRTC2_CRTC_INTERLACE_CONTROL_BASE_IDX                                                        2\n#define mmCRTC2_CRTC_INTERLACE_STATUS                                                                  0x0af2\n#define mmCRTC2_CRTC_INTERLACE_STATUS_BASE_IDX                                                         2\n#define mmCRTC2_CRTC_FIELD_INDICATION_CONTROL                                                          0x0af3\n#define mmCRTC2_CRTC_FIELD_INDICATION_CONTROL_BASE_IDX                                                 2\n#define mmCRTC2_CRTC_PIXEL_DATA_READBACK0                                                              0x0af4\n#define mmCRTC2_CRTC_PIXEL_DATA_READBACK0_BASE_IDX                                                     2\n#define mmCRTC2_CRTC_PIXEL_DATA_READBACK1                                                              0x0af5\n#define mmCRTC2_CRTC_PIXEL_DATA_READBACK1_BASE_IDX                                                     2\n#define mmCRTC2_CRTC_STATUS                                                                            0x0af6\n#define mmCRTC2_CRTC_STATUS_BASE_IDX                                                                   2\n#define mmCRTC2_CRTC_STATUS_POSITION                                                                   0x0af7\n#define mmCRTC2_CRTC_STATUS_POSITION_BASE_IDX                                                          2\n#define mmCRTC2_CRTC_NOM_VERT_POSITION                                                                 0x0af8\n#define mmCRTC2_CRTC_NOM_VERT_POSITION_BASE_IDX                                                        2\n#define mmCRTC2_CRTC_STATUS_FRAME_COUNT                                                                0x0af9\n#define mmCRTC2_CRTC_STATUS_FRAME_COUNT_BASE_IDX                                                       2\n#define mmCRTC2_CRTC_STATUS_VF_COUNT                                                                   0x0afa\n#define mmCRTC2_CRTC_STATUS_VF_COUNT_BASE_IDX                                                          2\n#define mmCRTC2_CRTC_STATUS_HV_COUNT                                                                   0x0afb\n#define mmCRTC2_CRTC_STATUS_HV_COUNT_BASE_IDX                                                          2\n#define mmCRTC2_CRTC_COUNT_CONTROL                                                                     0x0afc\n#define mmCRTC2_CRTC_COUNT_CONTROL_BASE_IDX                                                            2\n#define mmCRTC2_CRTC_COUNT_RESET                                                                       0x0afd\n#define mmCRTC2_CRTC_COUNT_RESET_BASE_IDX                                                              2\n#define mmCRTC2_CRTC_MANUAL_FORCE_VSYNC_NEXT_LINE                                                      0x0afe\n#define mmCRTC2_CRTC_MANUAL_FORCE_VSYNC_NEXT_LINE_BASE_IDX                                             2\n#define mmCRTC2_CRTC_VERT_SYNC_CONTROL                                                                 0x0aff\n#define mmCRTC2_CRTC_VERT_SYNC_CONTROL_BASE_IDX                                                        2\n#define mmCRTC2_CRTC_STEREO_STATUS                                                                     0x0b00\n#define mmCRTC2_CRTC_STEREO_STATUS_BASE_IDX                                                            2\n#define mmCRTC2_CRTC_STEREO_CONTROL                                                                    0x0b01\n#define mmCRTC2_CRTC_STEREO_CONTROL_BASE_IDX                                                           2\n#define mmCRTC2_CRTC_SNAPSHOT_STATUS                                                                   0x0b02\n#define mmCRTC2_CRTC_SNAPSHOT_STATUS_BASE_IDX                                                          2\n#define mmCRTC2_CRTC_SNAPSHOT_CONTROL                                                                  0x0b03\n#define mmCRTC2_CRTC_SNAPSHOT_CONTROL_BASE_IDX                                                         2\n#define mmCRTC2_CRTC_SNAPSHOT_POSITION                                                                 0x0b04\n#define mmCRTC2_CRTC_SNAPSHOT_POSITION_BASE_IDX                                                        2\n#define mmCRTC2_CRTC_SNAPSHOT_FRAME                                                                    0x0b05\n#define mmCRTC2_CRTC_SNAPSHOT_FRAME_BASE_IDX                                                           2\n#define mmCRTC2_CRTC_START_LINE_CONTROL                                                                0x0b06\n#define mmCRTC2_CRTC_START_LINE_CONTROL_BASE_IDX                                                       2\n#define mmCRTC2_CRTC_INTERRUPT_CONTROL                                                                 0x0b07\n#define mmCRTC2_CRTC_INTERRUPT_CONTROL_BASE_IDX                                                        2\n#define mmCRTC2_CRTC_UPDATE_LOCK                                                                       0x0b08\n#define mmCRTC2_CRTC_UPDATE_LOCK_BASE_IDX                                                              2\n#define mmCRTC2_CRTC_DOUBLE_BUFFER_CONTROL                                                             0x0b09\n#define mmCRTC2_CRTC_DOUBLE_BUFFER_CONTROL_BASE_IDX                                                    2\n#define mmCRTC2_CRTC_VGA_PARAMETER_CAPTURE_MODE                                                        0x0b0a\n#define mmCRTC2_CRTC_VGA_PARAMETER_CAPTURE_MODE_BASE_IDX                                               2\n#define mmCRTC2_CRTC_TEST_PATTERN_CONTROL                                                              0x0b0b\n#define mmCRTC2_CRTC_TEST_PATTERN_CONTROL_BASE_IDX                                                     2\n#define mmCRTC2_CRTC_TEST_PATTERN_PARAMETERS                                                           0x0b0c\n#define mmCRTC2_CRTC_TEST_PATTERN_PARAMETERS_BASE_IDX                                                  2\n#define mmCRTC2_CRTC_TEST_PATTERN_COLOR                                                                0x0b0d\n#define mmCRTC2_CRTC_TEST_PATTERN_COLOR_BASE_IDX                                                       2\n#define mmCRTC2_CRTC_MASTER_UPDATE_LOCK                                                                0x0b0e\n#define mmCRTC2_CRTC_MASTER_UPDATE_LOCK_BASE_IDX                                                       2\n#define mmCRTC2_CRTC_MASTER_UPDATE_MODE                                                                0x0b0f\n#define mmCRTC2_CRTC_MASTER_UPDATE_MODE_BASE_IDX                                                       2\n#define mmCRTC2_CRTC_MVP_INBAND_CNTL_INSERT                                                            0x0b10\n#define mmCRTC2_CRTC_MVP_INBAND_CNTL_INSERT_BASE_IDX                                                   2\n#define mmCRTC2_CRTC_MVP_INBAND_CNTL_INSERT_TIMER                                                      0x0b11\n#define mmCRTC2_CRTC_MVP_INBAND_CNTL_INSERT_TIMER_BASE_IDX                                             2\n#define mmCRTC2_CRTC_MVP_STATUS                                                                        0x0b12\n#define mmCRTC2_CRTC_MVP_STATUS_BASE_IDX                                                               2\n#define mmCRTC2_CRTC_MASTER_EN                                                                         0x0b13\n#define mmCRTC2_CRTC_MASTER_EN_BASE_IDX                                                                2\n#define mmCRTC2_CRTC_ALLOW_STOP_OFF_V_CNT                                                              0x0b14\n#define mmCRTC2_CRTC_ALLOW_STOP_OFF_V_CNT_BASE_IDX                                                     2\n#define mmCRTC2_CRTC_V_UPDATE_INT_STATUS                                                               0x0b15\n#define mmCRTC2_CRTC_V_UPDATE_INT_STATUS_BASE_IDX                                                      2\n#define mmCRTC2_CRTC_OVERSCAN_COLOR                                                                    0x0b17\n#define mmCRTC2_CRTC_OVERSCAN_COLOR_BASE_IDX                                                           2\n#define mmCRTC2_CRTC_OVERSCAN_COLOR_EXT                                                                0x0b18\n#define mmCRTC2_CRTC_OVERSCAN_COLOR_EXT_BASE_IDX                                                       2\n#define mmCRTC2_CRTC_BLANK_DATA_COLOR                                                                  0x0b19\n#define mmCRTC2_CRTC_BLANK_DATA_COLOR_BASE_IDX                                                         2\n#define mmCRTC2_CRTC_BLANK_DATA_COLOR_EXT                                                              0x0b1a\n#define mmCRTC2_CRTC_BLANK_DATA_COLOR_EXT_BASE_IDX                                                     2\n#define mmCRTC2_CRTC_BLACK_COLOR                                                                       0x0b1b\n#define mmCRTC2_CRTC_BLACK_COLOR_BASE_IDX                                                              2\n#define mmCRTC2_CRTC_BLACK_COLOR_EXT                                                                   0x0b1c\n#define mmCRTC2_CRTC_BLACK_COLOR_EXT_BASE_IDX                                                          2\n#define mmCRTC2_CRTC_VERTICAL_INTERRUPT0_POSITION                                                      0x0b1d\n#define mmCRTC2_CRTC_VERTICAL_INTERRUPT0_POSITION_BASE_IDX                                             2\n#define mmCRTC2_CRTC_VERTICAL_INTERRUPT0_CONTROL                                                       0x0b1e\n#define mmCRTC2_CRTC_VERTICAL_INTERRUPT0_CONTROL_BASE_IDX                                              2\n#define mmCRTC2_CRTC_VERTICAL_INTERRUPT1_POSITION                                                      0x0b1f\n#define mmCRTC2_CRTC_VERTICAL_INTERRUPT1_POSITION_BASE_IDX                                             2\n#define mmCRTC2_CRTC_VERTICAL_INTERRUPT1_CONTROL                                                       0x0b20\n#define mmCRTC2_CRTC_VERTICAL_INTERRUPT1_CONTROL_BASE_IDX                                              2\n#define mmCRTC2_CRTC_VERTICAL_INTERRUPT2_POSITION                                                      0x0b21\n#define mmCRTC2_CRTC_VERTICAL_INTERRUPT2_POSITION_BASE_IDX                                             2\n#define mmCRTC2_CRTC_VERTICAL_INTERRUPT2_CONTROL                                                       0x0b22\n#define mmCRTC2_CRTC_VERTICAL_INTERRUPT2_CONTROL_BASE_IDX                                              2\n#define mmCRTC2_CRTC_CRC_CNTL                                                                          0x0b23\n#define mmCRTC2_CRTC_CRC_CNTL_BASE_IDX                                                                 2\n#define mmCRTC2_CRTC_CRC0_WINDOWA_X_CONTROL                                                            0x0b24\n#define mmCRTC2_CRTC_CRC0_WINDOWA_X_CONTROL_BASE_IDX                                                   2\n#define mmCRTC2_CRTC_CRC0_WINDOWA_Y_CONTROL                                                            0x0b25\n#define mmCRTC2_CRTC_CRC0_WINDOWA_Y_CONTROL_BASE_IDX                                                   2\n#define mmCRTC2_CRTC_CRC0_WINDOWB_X_CONTROL                                                            0x0b26\n#define mmCRTC2_CRTC_CRC0_WINDOWB_X_CONTROL_BASE_IDX                                                   2\n#define mmCRTC2_CRTC_CRC0_WINDOWB_Y_CONTROL                                                            0x0b27\n#define mmCRTC2_CRTC_CRC0_WINDOWB_Y_CONTROL_BASE_IDX                                                   2\n#define mmCRTC2_CRTC_CRC0_DATA_RG                                                                      0x0b28\n#define mmCRTC2_CRTC_CRC0_DATA_RG_BASE_IDX                                                             2\n#define mmCRTC2_CRTC_CRC0_DATA_B                                                                       0x0b29\n#define mmCRTC2_CRTC_CRC0_DATA_B_BASE_IDX                                                              2\n#define mmCRTC2_CRTC_CRC1_WINDOWA_X_CONTROL                                                            0x0b2a\n#define mmCRTC2_CRTC_CRC1_WINDOWA_X_CONTROL_BASE_IDX                                                   2\n#define mmCRTC2_CRTC_CRC1_WINDOWA_Y_CONTROL                                                            0x0b2b\n#define mmCRTC2_CRTC_CRC1_WINDOWA_Y_CONTROL_BASE_IDX                                                   2\n#define mmCRTC2_CRTC_CRC1_WINDOWB_X_CONTROL                                                            0x0b2c\n#define mmCRTC2_CRTC_CRC1_WINDOWB_X_CONTROL_BASE_IDX                                                   2\n#define mmCRTC2_CRTC_CRC1_WINDOWB_Y_CONTROL                                                            0x0b2d\n#define mmCRTC2_CRTC_CRC1_WINDOWB_Y_CONTROL_BASE_IDX                                                   2\n#define mmCRTC2_CRTC_CRC1_DATA_RG                                                                      0x0b2e\n#define mmCRTC2_CRTC_CRC1_DATA_RG_BASE_IDX                                                             2\n#define mmCRTC2_CRTC_CRC1_DATA_B                                                                       0x0b2f\n#define mmCRTC2_CRTC_CRC1_DATA_B_BASE_IDX                                                              2\n#define mmCRTC2_CRTC_EXT_TIMING_SYNC_CONTROL                                                           0x0b30\n#define mmCRTC2_CRTC_EXT_TIMING_SYNC_CONTROL_BASE_IDX                                                  2\n#define mmCRTC2_CRTC_EXT_TIMING_SYNC_WINDOW_START                                                      0x0b31\n#define mmCRTC2_CRTC_EXT_TIMING_SYNC_WINDOW_START_BASE_IDX                                             2\n#define mmCRTC2_CRTC_EXT_TIMING_SYNC_WINDOW_END                                                        0x0b32\n#define mmCRTC2_CRTC_EXT_TIMING_SYNC_WINDOW_END_BASE_IDX                                               2\n#define mmCRTC2_CRTC_EXT_TIMING_SYNC_LOSS_INTERRUPT_CONTROL                                            0x0b33\n#define mmCRTC2_CRTC_EXT_TIMING_SYNC_LOSS_INTERRUPT_CONTROL_BASE_IDX                                   2\n#define mmCRTC2_CRTC_EXT_TIMING_SYNC_INTERRUPT_CONTROL                                                 0x0b34\n#define mmCRTC2_CRTC_EXT_TIMING_SYNC_INTERRUPT_CONTROL_BASE_IDX                                        2\n#define mmCRTC2_CRTC_EXT_TIMING_SYNC_SIGNAL_INTERRUPT_CONTROL                                          0x0b35\n#define mmCRTC2_CRTC_EXT_TIMING_SYNC_SIGNAL_INTERRUPT_CONTROL_BASE_IDX                                 2\n#define mmCRTC2_CRTC_STATIC_SCREEN_CONTROL                                                             0x0b36\n#define mmCRTC2_CRTC_STATIC_SCREEN_CONTROL_BASE_IDX                                                    2\n#define mmCRTC2_CRTC_3D_STRUCTURE_CONTROL                                                              0x0b37\n#define mmCRTC2_CRTC_3D_STRUCTURE_CONTROL_BASE_IDX                                                     2\n#define mmCRTC2_CRTC_GSL_VSYNC_GAP                                                                     0x0b38\n#define mmCRTC2_CRTC_GSL_VSYNC_GAP_BASE_IDX                                                            2\n#define mmCRTC2_CRTC_GSL_WINDOW                                                                        0x0b39\n#define mmCRTC2_CRTC_GSL_WINDOW_BASE_IDX                                                               2\n#define mmCRTC2_CRTC_GSL_CONTROL                                                                       0x0b3a\n#define mmCRTC2_CRTC_GSL_CONTROL_BASE_IDX                                                              2\n#define mmCRTC2_CRTC_RANGE_TIMING_INT_STATUS                                                           0x0b3d\n#define mmCRTC2_CRTC_RANGE_TIMING_INT_STATUS_BASE_IDX                                                  2\n#define mmCRTC2_CRTC_DRR_CONTROL                                                                       0x0b3e\n#define mmCRTC2_CRTC_DRR_CONTROL_BASE_IDX                                                              2\n\n\n\n\n#define mmFMT2_FMT_CLAMP_COMPONENT_R                                                                   0x0b42\n#define mmFMT2_FMT_CLAMP_COMPONENT_R_BASE_IDX                                                          2\n#define mmFMT2_FMT_CLAMP_COMPONENT_G                                                                   0x0b43\n#define mmFMT2_FMT_CLAMP_COMPONENT_G_BASE_IDX                                                          2\n#define mmFMT2_FMT_CLAMP_COMPONENT_B                                                                   0x0b44\n#define mmFMT2_FMT_CLAMP_COMPONENT_B_BASE_IDX                                                          2\n#define mmFMT2_FMT_DYNAMIC_EXP_CNTL                                                                    0x0b45\n#define mmFMT2_FMT_DYNAMIC_EXP_CNTL_BASE_IDX                                                           2\n#define mmFMT2_FMT_CONTROL                                                                             0x0b46\n#define mmFMT2_FMT_CONTROL_BASE_IDX                                                                    2\n#define mmFMT2_FMT_BIT_DEPTH_CONTROL                                                                   0x0b47\n#define mmFMT2_FMT_BIT_DEPTH_CONTROL_BASE_IDX                                                          2\n#define mmFMT2_FMT_DITHER_RAND_R_SEED                                                                  0x0b48\n#define mmFMT2_FMT_DITHER_RAND_R_SEED_BASE_IDX                                                         2\n#define mmFMT2_FMT_DITHER_RAND_G_SEED                                                                  0x0b49\n#define mmFMT2_FMT_DITHER_RAND_G_SEED_BASE_IDX                                                         2\n#define mmFMT2_FMT_DITHER_RAND_B_SEED                                                                  0x0b4a\n#define mmFMT2_FMT_DITHER_RAND_B_SEED_BASE_IDX                                                         2\n#define mmFMT2_FMT_CLAMP_CNTL                                                                          0x0b4e\n#define mmFMT2_FMT_CLAMP_CNTL_BASE_IDX                                                                 2\n#define mmFMT2_FMT_CRC_CNTL                                                                            0x0b4f\n#define mmFMT2_FMT_CRC_CNTL_BASE_IDX                                                                   2\n#define mmFMT2_FMT_CRC_SIG_RED_GREEN_MASK                                                              0x0b50\n#define mmFMT2_FMT_CRC_SIG_RED_GREEN_MASK_BASE_IDX                                                     2\n#define mmFMT2_FMT_CRC_SIG_BLUE_CONTROL_MASK                                                           0x0b51\n#define mmFMT2_FMT_CRC_SIG_BLUE_CONTROL_MASK_BASE_IDX                                                  2\n#define mmFMT2_FMT_CRC_SIG_RED_GREEN                                                                   0x0b52\n#define mmFMT2_FMT_CRC_SIG_RED_GREEN_BASE_IDX                                                          2\n#define mmFMT2_FMT_CRC_SIG_BLUE_CONTROL                                                                0x0b53\n#define mmFMT2_FMT_CRC_SIG_BLUE_CONTROL_BASE_IDX                                                       2\n#define mmFMT2_FMT_SIDE_BY_SIDE_STEREO_CONTROL                                                         0x0b54\n#define mmFMT2_FMT_SIDE_BY_SIDE_STEREO_CONTROL_BASE_IDX                                                2\n#define mmFMT2_FMT_420_HBLANK_EARLY_START                                                              0x0b55\n#define mmFMT2_FMT_420_HBLANK_EARLY_START_BASE_IDX                                                     2\n\n\n\n\n#define mmDCP3_GRPH_ENABLE                                                                             0x0b5a\n#define mmDCP3_GRPH_ENABLE_BASE_IDX                                                                    2\n#define mmDCP3_GRPH_CONTROL                                                                            0x0b5b\n#define mmDCP3_GRPH_CONTROL_BASE_IDX                                                                   2\n#define mmDCP3_GRPH_LUT_10BIT_BYPASS                                                                   0x0b5c\n#define mmDCP3_GRPH_LUT_10BIT_BYPASS_BASE_IDX                                                          2\n#define mmDCP3_GRPH_SWAP_CNTL                                                                          0x0b5d\n#define mmDCP3_GRPH_SWAP_CNTL_BASE_IDX                                                                 2\n#define mmDCP3_GRPH_PRIMARY_SURFACE_ADDRESS                                                            0x0b5e\n#define mmDCP3_GRPH_PRIMARY_SURFACE_ADDRESS_BASE_IDX                                                   2\n#define mmDCP3_GRPH_SECONDARY_SURFACE_ADDRESS                                                          0x0b5f\n#define mmDCP3_GRPH_SECONDARY_SURFACE_ADDRESS_BASE_IDX                                                 2\n#define mmDCP3_GRPH_PITCH                                                                              0x0b60\n#define mmDCP3_GRPH_PITCH_BASE_IDX                                                                     2\n#define mmDCP3_GRPH_PRIMARY_SURFACE_ADDRESS_HIGH                                                       0x0b61\n#define mmDCP3_GRPH_PRIMARY_SURFACE_ADDRESS_HIGH_BASE_IDX                                              2\n#define mmDCP3_GRPH_SECONDARY_SURFACE_ADDRESS_HIGH                                                     0x0b62\n#define mmDCP3_GRPH_SECONDARY_SURFACE_ADDRESS_HIGH_BASE_IDX                                            2\n#define mmDCP3_GRPH_SURFACE_OFFSET_X                                                                   0x0b63\n#define mmDCP3_GRPH_SURFACE_OFFSET_X_BASE_IDX                                                          2\n#define mmDCP3_GRPH_SURFACE_OFFSET_Y                                                                   0x0b64\n#define mmDCP3_GRPH_SURFACE_OFFSET_Y_BASE_IDX                                                          2\n#define mmDCP3_GRPH_X_START                                                                            0x0b65\n#define mmDCP3_GRPH_X_START_BASE_IDX                                                                   2\n#define mmDCP3_GRPH_Y_START                                                                            0x0b66\n#define mmDCP3_GRPH_Y_START_BASE_IDX                                                                   2\n#define mmDCP3_GRPH_X_END                                                                              0x0b67\n#define mmDCP3_GRPH_X_END_BASE_IDX                                                                     2\n#define mmDCP3_GRPH_Y_END                                                                              0x0b68\n#define mmDCP3_GRPH_Y_END_BASE_IDX                                                                     2\n#define mmDCP3_INPUT_GAMMA_CONTROL                                                                     0x0b69\n#define mmDCP3_INPUT_GAMMA_CONTROL_BASE_IDX                                                            2\n#define mmDCP3_GRPH_UPDATE                                                                             0x0b6a\n#define mmDCP3_GRPH_UPDATE_BASE_IDX                                                                    2\n#define mmDCP3_GRPH_FLIP_CONTROL                                                                       0x0b6b\n#define mmDCP3_GRPH_FLIP_CONTROL_BASE_IDX                                                              2\n#define mmDCP3_GRPH_SURFACE_ADDRESS_INUSE                                                              0x0b6c\n#define mmDCP3_GRPH_SURFACE_ADDRESS_INUSE_BASE_IDX                                                     2\n#define mmDCP3_GRPH_DFQ_CONTROL                                                                        0x0b6d\n#define mmDCP3_GRPH_DFQ_CONTROL_BASE_IDX                                                               2\n#define mmDCP3_GRPH_DFQ_STATUS                                                                         0x0b6e\n#define mmDCP3_GRPH_DFQ_STATUS_BASE_IDX                                                                2\n#define mmDCP3_GRPH_INTERRUPT_STATUS                                                                   0x0b6f\n#define mmDCP3_GRPH_INTERRUPT_STATUS_BASE_IDX                                                          2\n#define mmDCP3_GRPH_INTERRUPT_CONTROL                                                                  0x0b70\n#define mmDCP3_GRPH_INTERRUPT_CONTROL_BASE_IDX                                                         2\n#define mmDCP3_GRPH_SURFACE_ADDRESS_HIGH_INUSE                                                         0x0b71\n#define mmDCP3_GRPH_SURFACE_ADDRESS_HIGH_INUSE_BASE_IDX                                                2\n#define mmDCP3_GRPH_COMPRESS_SURFACE_ADDRESS                                                           0x0b72\n#define mmDCP3_GRPH_COMPRESS_SURFACE_ADDRESS_BASE_IDX                                                  2\n#define mmDCP3_GRPH_COMPRESS_PITCH                                                                     0x0b73\n#define mmDCP3_GRPH_COMPRESS_PITCH_BASE_IDX                                                            2\n#define mmDCP3_GRPH_COMPRESS_SURFACE_ADDRESS_HIGH                                                      0x0b74\n#define mmDCP3_GRPH_COMPRESS_SURFACE_ADDRESS_HIGH_BASE_IDX                                             2\n#define mmDCP3_GRPH_PIPE_OUTSTANDING_REQUEST_LIMIT                                                     0x0b75\n#define mmDCP3_GRPH_PIPE_OUTSTANDING_REQUEST_LIMIT_BASE_IDX                                            2\n#define mmDCP3_PRESCALE_GRPH_CONTROL                                                                   0x0b76\n#define mmDCP3_PRESCALE_GRPH_CONTROL_BASE_IDX                                                          2\n#define mmDCP3_PRESCALE_VALUES_GRPH_R                                                                  0x0b77\n#define mmDCP3_PRESCALE_VALUES_GRPH_R_BASE_IDX                                                         2\n#define mmDCP3_PRESCALE_VALUES_GRPH_G                                                                  0x0b78\n#define mmDCP3_PRESCALE_VALUES_GRPH_G_BASE_IDX                                                         2\n#define mmDCP3_PRESCALE_VALUES_GRPH_B                                                                  0x0b79\n#define mmDCP3_PRESCALE_VALUES_GRPH_B_BASE_IDX                                                         2\n#define mmDCP3_INPUT_CSC_CONTROL                                                                       0x0b7a\n#define mmDCP3_INPUT_CSC_CONTROL_BASE_IDX                                                              2\n#define mmDCP3_INPUT_CSC_C11_C12                                                                       0x0b7b\n#define mmDCP3_INPUT_CSC_C11_C12_BASE_IDX                                                              2\n#define mmDCP3_INPUT_CSC_C13_C14                                                                       0x0b7c\n#define mmDCP3_INPUT_CSC_C13_C14_BASE_IDX                                                              2\n#define mmDCP3_INPUT_CSC_C21_C22                                                                       0x0b7d\n#define mmDCP3_INPUT_CSC_C21_C22_BASE_IDX                                                              2\n#define mmDCP3_INPUT_CSC_C23_C24                                                                       0x0b7e\n#define mmDCP3_INPUT_CSC_C23_C24_BASE_IDX                                                              2\n#define mmDCP3_INPUT_CSC_C31_C32                                                                       0x0b7f\n#define mmDCP3_INPUT_CSC_C31_C32_BASE_IDX                                                              2\n#define mmDCP3_INPUT_CSC_C33_C34                                                                       0x0b80\n#define mmDCP3_INPUT_CSC_C33_C34_BASE_IDX                                                              2\n#define mmDCP3_OUTPUT_CSC_CONTROL                                                                      0x0b81\n#define mmDCP3_OUTPUT_CSC_CONTROL_BASE_IDX                                                             2\n#define mmDCP3_OUTPUT_CSC_C11_C12                                                                      0x0b82\n#define mmDCP3_OUTPUT_CSC_C11_C12_BASE_IDX                                                             2\n#define mmDCP3_OUTPUT_CSC_C13_C14                                                                      0x0b83\n#define mmDCP3_OUTPUT_CSC_C13_C14_BASE_IDX                                                             2\n#define mmDCP3_OUTPUT_CSC_C21_C22                                                                      0x0b84\n#define mmDCP3_OUTPUT_CSC_C21_C22_BASE_IDX                                                             2\n#define mmDCP3_OUTPUT_CSC_C23_C24                                                                      0x0b85\n#define mmDCP3_OUTPUT_CSC_C23_C24_BASE_IDX                                                             2\n#define mmDCP3_OUTPUT_CSC_C31_C32                                                                      0x0b86\n#define mmDCP3_OUTPUT_CSC_C31_C32_BASE_IDX                                                             2\n#define mmDCP3_OUTPUT_CSC_C33_C34                                                                      0x0b87\n#define mmDCP3_OUTPUT_CSC_C33_C34_BASE_IDX                                                             2\n#define mmDCP3_COMM_MATRIXA_TRANS_C11_C12                                                              0x0b88\n#define mmDCP3_COMM_MATRIXA_TRANS_C11_C12_BASE_IDX                                                     2\n#define mmDCP3_COMM_MATRIXA_TRANS_C13_C14                                                              0x0b89\n#define mmDCP3_COMM_MATRIXA_TRANS_C13_C14_BASE_IDX                                                     2\n#define mmDCP3_COMM_MATRIXA_TRANS_C21_C22                                                              0x0b8a\n#define mmDCP3_COMM_MATRIXA_TRANS_C21_C22_BASE_IDX                                                     2\n#define mmDCP3_COMM_MATRIXA_TRANS_C23_C24                                                              0x0b8b\n#define mmDCP3_COMM_MATRIXA_TRANS_C23_C24_BASE_IDX                                                     2\n#define mmDCP3_COMM_MATRIXA_TRANS_C31_C32                                                              0x0b8c\n#define mmDCP3_COMM_MATRIXA_TRANS_C31_C32_BASE_IDX                                                     2\n#define mmDCP3_COMM_MATRIXA_TRANS_C33_C34                                                              0x0b8d\n#define mmDCP3_COMM_MATRIXA_TRANS_C33_C34_BASE_IDX                                                     2\n#define mmDCP3_COMM_MATRIXB_TRANS_C11_C12                                                              0x0b8e\n#define mmDCP3_COMM_MATRIXB_TRANS_C11_C12_BASE_IDX                                                     2\n#define mmDCP3_COMM_MATRIXB_TRANS_C13_C14                                                              0x0b8f\n#define mmDCP3_COMM_MATRIXB_TRANS_C13_C14_BASE_IDX                                                     2\n#define mmDCP3_COMM_MATRIXB_TRANS_C21_C22                                                              0x0b90\n#define mmDCP3_COMM_MATRIXB_TRANS_C21_C22_BASE_IDX                                                     2\n#define mmDCP3_COMM_MATRIXB_TRANS_C23_C24                                                              0x0b91\n#define mmDCP3_COMM_MATRIXB_TRANS_C23_C24_BASE_IDX                                                     2\n#define mmDCP3_COMM_MATRIXB_TRANS_C31_C32                                                              0x0b92\n#define mmDCP3_COMM_MATRIXB_TRANS_C31_C32_BASE_IDX                                                     2\n#define mmDCP3_COMM_MATRIXB_TRANS_C33_C34                                                              0x0b93\n#define mmDCP3_COMM_MATRIXB_TRANS_C33_C34_BASE_IDX                                                     2\n#define mmDCP3_DENORM_CONTROL                                                                          0x0b94\n#define mmDCP3_DENORM_CONTROL_BASE_IDX                                                                 2\n#define mmDCP3_OUT_ROUND_CONTROL                                                                       0x0b95\n#define mmDCP3_OUT_ROUND_CONTROL_BASE_IDX                                                              2\n#define mmDCP3_OUT_CLAMP_CONTROL_R_CR                                                                  0x0b96\n#define mmDCP3_OUT_CLAMP_CONTROL_R_CR_BASE_IDX                                                         2\n#define mmDCP3_OUT_CLAMP_CONTROL_G_Y                                                                   0x0b97\n#define mmDCP3_OUT_CLAMP_CONTROL_G_Y_BASE_IDX                                                          2\n#define mmDCP3_OUT_CLAMP_CONTROL_B_CB                                                                  0x0b98\n#define mmDCP3_OUT_CLAMP_CONTROL_B_CB_BASE_IDX                                                         2\n#define mmDCP3_KEY_CONTROL                                                                             0x0b99\n#define mmDCP3_KEY_CONTROL_BASE_IDX                                                                    2\n#define mmDCP3_KEY_RANGE_ALPHA                                                                         0x0b9a\n#define mmDCP3_KEY_RANGE_ALPHA_BASE_IDX                                                                2\n#define mmDCP3_KEY_RANGE_RED                                                                           0x0b9b\n#define mmDCP3_KEY_RANGE_RED_BASE_IDX                                                                  2\n#define mmDCP3_KEY_RANGE_GREEN                                                                         0x0b9c\n#define mmDCP3_KEY_RANGE_GREEN_BASE_IDX                                                                2\n#define mmDCP3_KEY_RANGE_BLUE                                                                          0x0b9d\n#define mmDCP3_KEY_RANGE_BLUE_BASE_IDX                                                                 2\n#define mmDCP3_DEGAMMA_CONTROL                                                                         0x0b9e\n#define mmDCP3_DEGAMMA_CONTROL_BASE_IDX                                                                2\n#define mmDCP3_GAMUT_REMAP_CONTROL                                                                     0x0b9f\n#define mmDCP3_GAMUT_REMAP_CONTROL_BASE_IDX                                                            2\n#define mmDCP3_GAMUT_REMAP_C11_C12                                                                     0x0ba0\n#define mmDCP3_GAMUT_REMAP_C11_C12_BASE_IDX                                                            2\n#define mmDCP3_GAMUT_REMAP_C13_C14                                                                     0x0ba1\n#define mmDCP3_GAMUT_REMAP_C13_C14_BASE_IDX                                                            2\n#define mmDCP3_GAMUT_REMAP_C21_C22                                                                     0x0ba2\n#define mmDCP3_GAMUT_REMAP_C21_C22_BASE_IDX                                                            2\n#define mmDCP3_GAMUT_REMAP_C23_C24                                                                     0x0ba3\n#define mmDCP3_GAMUT_REMAP_C23_C24_BASE_IDX                                                            2\n#define mmDCP3_GAMUT_REMAP_C31_C32                                                                     0x0ba4\n#define mmDCP3_GAMUT_REMAP_C31_C32_BASE_IDX                                                            2\n#define mmDCP3_GAMUT_REMAP_C33_C34                                                                     0x0ba5\n#define mmDCP3_GAMUT_REMAP_C33_C34_BASE_IDX                                                            2\n#define mmDCP3_DCP_SPATIAL_DITHER_CNTL                                                                 0x0ba6\n#define mmDCP3_DCP_SPATIAL_DITHER_CNTL_BASE_IDX                                                        2\n#define mmDCP3_DCP_RANDOM_SEEDS                                                                        0x0ba7\n#define mmDCP3_DCP_RANDOM_SEEDS_BASE_IDX                                                               2\n#define mmDCP3_DCP_FP_CONVERTED_FIELD                                                                  0x0ba8\n#define mmDCP3_DCP_FP_CONVERTED_FIELD_BASE_IDX                                                         2\n#define mmDCP3_CUR_CONTROL                                                                             0x0ba9\n#define mmDCP3_CUR_CONTROL_BASE_IDX                                                                    2\n#define mmDCP3_CUR_SURFACE_ADDRESS                                                                     0x0baa\n#define mmDCP3_CUR_SURFACE_ADDRESS_BASE_IDX                                                            2\n#define mmDCP3_CUR_SIZE                                                                                0x0bab\n#define mmDCP3_CUR_SIZE_BASE_IDX                                                                       2\n#define mmDCP3_CUR_SURFACE_ADDRESS_HIGH                                                                0x0bac\n#define mmDCP3_CUR_SURFACE_ADDRESS_HIGH_BASE_IDX                                                       2\n#define mmDCP3_CUR_POSITION                                                                            0x0bad\n#define mmDCP3_CUR_POSITION_BASE_IDX                                                                   2\n#define mmDCP3_CUR_HOT_SPOT                                                                            0x0bae\n#define mmDCP3_CUR_HOT_SPOT_BASE_IDX                                                                   2\n#define mmDCP3_CUR_COLOR1                                                                              0x0baf\n#define mmDCP3_CUR_COLOR1_BASE_IDX                                                                     2\n#define mmDCP3_CUR_COLOR2                                                                              0x0bb0\n#define mmDCP3_CUR_COLOR2_BASE_IDX                                                                     2\n#define mmDCP3_CUR_UPDATE                                                                              0x0bb1\n#define mmDCP3_CUR_UPDATE_BASE_IDX                                                                     2\n#define mmDCP3_CUR_REQUEST_FILTER_CNTL                                                                 0x0bbb\n#define mmDCP3_CUR_REQUEST_FILTER_CNTL_BASE_IDX                                                        2\n#define mmDCP3_CUR_STEREO_CONTROL                                                                      0x0bbc\n#define mmDCP3_CUR_STEREO_CONTROL_BASE_IDX                                                             2\n#define mmDCP3_DC_LUT_RW_MODE                                                                          0x0bbe\n#define mmDCP3_DC_LUT_RW_MODE_BASE_IDX                                                                 2\n#define mmDCP3_DC_LUT_RW_INDEX                                                                         0x0bbf\n#define mmDCP3_DC_LUT_RW_INDEX_BASE_IDX                                                                2\n#define mmDCP3_DC_LUT_SEQ_COLOR                                                                        0x0bc0\n#define mmDCP3_DC_LUT_SEQ_COLOR_BASE_IDX                                                               2\n#define mmDCP3_DC_LUT_PWL_DATA                                                                         0x0bc1\n#define mmDCP3_DC_LUT_PWL_DATA_BASE_IDX                                                                2\n#define mmDCP3_DC_LUT_30_COLOR                                                                         0x0bc2\n#define mmDCP3_DC_LUT_30_COLOR_BASE_IDX                                                                2\n#define mmDCP3_DC_LUT_VGA_ACCESS_ENABLE                                                                0x0bc3\n#define mmDCP3_DC_LUT_VGA_ACCESS_ENABLE_BASE_IDX                                                       2\n#define mmDCP3_DC_LUT_WRITE_EN_MASK                                                                    0x0bc4\n#define mmDCP3_DC_LUT_WRITE_EN_MASK_BASE_IDX                                                           2\n#define mmDCP3_DC_LUT_AUTOFILL                                                                         0x0bc5\n#define mmDCP3_DC_LUT_AUTOFILL_BASE_IDX                                                                2\n#define mmDCP3_DC_LUT_CONTROL                                                                          0x0bc6\n#define mmDCP3_DC_LUT_CONTROL_BASE_IDX                                                                 2\n#define mmDCP3_DC_LUT_BLACK_OFFSET_BLUE                                                                0x0bc7\n#define mmDCP3_DC_LUT_BLACK_OFFSET_BLUE_BASE_IDX                                                       2\n#define mmDCP3_DC_LUT_BLACK_OFFSET_GREEN                                                               0x0bc8\n#define mmDCP3_DC_LUT_BLACK_OFFSET_GREEN_BASE_IDX                                                      2\n#define mmDCP3_DC_LUT_BLACK_OFFSET_RED                                                                 0x0bc9\n#define mmDCP3_DC_LUT_BLACK_OFFSET_RED_BASE_IDX                                                        2\n#define mmDCP3_DC_LUT_WHITE_OFFSET_BLUE                                                                0x0bca\n#define mmDCP3_DC_LUT_WHITE_OFFSET_BLUE_BASE_IDX                                                       2\n#define mmDCP3_DC_LUT_WHITE_OFFSET_GREEN                                                               0x0bcb\n#define mmDCP3_DC_LUT_WHITE_OFFSET_GREEN_BASE_IDX                                                      2\n#define mmDCP3_DC_LUT_WHITE_OFFSET_RED                                                                 0x0bcc\n#define mmDCP3_DC_LUT_WHITE_OFFSET_RED_BASE_IDX                                                        2\n#define mmDCP3_DCP_CRC_CONTROL                                                                         0x0bcd\n#define mmDCP3_DCP_CRC_CONTROL_BASE_IDX                                                                2\n#define mmDCP3_DCP_CRC_MASK                                                                            0x0bce\n#define mmDCP3_DCP_CRC_MASK_BASE_IDX                                                                   2\n#define mmDCP3_DCP_CRC_CURRENT                                                                         0x0bcf\n#define mmDCP3_DCP_CRC_CURRENT_BASE_IDX                                                                2\n#define mmDCP3_DVMM_PTE_CONTROL                                                                        0x0bd0\n#define mmDCP3_DVMM_PTE_CONTROL_BASE_IDX                                                               2\n#define mmDCP3_DCP_CRC_LAST                                                                            0x0bd1\n#define mmDCP3_DCP_CRC_LAST_BASE_IDX                                                                   2\n#define mmDCP3_DVMM_PTE_ARB_CONTROL                                                                    0x0bd2\n#define mmDCP3_DVMM_PTE_ARB_CONTROL_BASE_IDX                                                           2\n#define mmDCP3_GRPH_FLIP_RATE_CNTL                                                                     0x0bd4\n#define mmDCP3_GRPH_FLIP_RATE_CNTL_BASE_IDX                                                            2\n#define mmDCP3_DCP_GSL_CONTROL                                                                         0x0bd5\n#define mmDCP3_DCP_GSL_CONTROL_BASE_IDX                                                                2\n#define mmDCP3_DCP_LB_DATA_GAP_BETWEEN_CHUNK                                                           0x0bd6\n#define mmDCP3_DCP_LB_DATA_GAP_BETWEEN_CHUNK_BASE_IDX                                                  2\n#define mmDCP3_GRPH_STEREOSYNC_FLIP                                                                    0x0bdc\n#define mmDCP3_GRPH_STEREOSYNC_FLIP_BASE_IDX                                                           2\n#define mmDCP3_HW_ROTATION                                                                             0x0bde\n#define mmDCP3_HW_ROTATION_BASE_IDX                                                                    2\n#define mmDCP3_GRPH_XDMA_CACHE_UNDERFLOW_DET_CNTL                                                      0x0bdf\n#define mmDCP3_GRPH_XDMA_CACHE_UNDERFLOW_DET_CNTL_BASE_IDX                                             2\n#define mmDCP3_REGAMMA_CONTROL                                                                         0x0be0\n#define mmDCP3_REGAMMA_CONTROL_BASE_IDX                                                                2\n#define mmDCP3_REGAMMA_LUT_INDEX                                                                       0x0be1\n#define mmDCP3_REGAMMA_LUT_INDEX_BASE_IDX                                                              2\n#define mmDCP3_REGAMMA_LUT_DATA                                                                        0x0be2\n#define mmDCP3_REGAMMA_LUT_DATA_BASE_IDX                                                               2\n#define mmDCP3_REGAMMA_LUT_WRITE_EN_MASK                                                               0x0be3\n#define mmDCP3_REGAMMA_LUT_WRITE_EN_MASK_BASE_IDX                                                      2\n#define mmDCP3_REGAMMA_CNTLA_START_CNTL                                                                0x0be4\n#define mmDCP3_REGAMMA_CNTLA_START_CNTL_BASE_IDX                                                       2\n#define mmDCP3_REGAMMA_CNTLA_SLOPE_CNTL                                                                0x0be5\n#define mmDCP3_REGAMMA_CNTLA_SLOPE_CNTL_BASE_IDX                                                       2\n#define mmDCP3_REGAMMA_CNTLA_END_CNTL1                                                                 0x0be6\n#define mmDCP3_REGAMMA_CNTLA_END_CNTL1_BASE_IDX                                                        2\n#define mmDCP3_REGAMMA_CNTLA_END_CNTL2                                                                 0x0be7\n#define mmDCP3_REGAMMA_CNTLA_END_CNTL2_BASE_IDX                                                        2\n#define mmDCP3_REGAMMA_CNTLA_REGION_0_1                                                                0x0be8\n#define mmDCP3_REGAMMA_CNTLA_REGION_0_1_BASE_IDX                                                       2\n#define mmDCP3_REGAMMA_CNTLA_REGION_2_3                                                                0x0be9\n#define mmDCP3_REGAMMA_CNTLA_REGION_2_3_BASE_IDX                                                       2\n#define mmDCP3_REGAMMA_CNTLA_REGION_4_5                                                                0x0bea\n#define mmDCP3_REGAMMA_CNTLA_REGION_4_5_BASE_IDX                                                       2\n#define mmDCP3_REGAMMA_CNTLA_REGION_6_7                                                                0x0beb\n#define mmDCP3_REGAMMA_CNTLA_REGION_6_7_BASE_IDX                                                       2\n#define mmDCP3_REGAMMA_CNTLA_REGION_8_9                                                                0x0bec\n#define mmDCP3_REGAMMA_CNTLA_REGION_8_9_BASE_IDX                                                       2\n#define mmDCP3_REGAMMA_CNTLA_REGION_10_11                                                              0x0bed\n#define mmDCP3_REGAMMA_CNTLA_REGION_10_11_BASE_IDX                                                     2\n#define mmDCP3_REGAMMA_CNTLA_REGION_12_13                                                              0x0bee\n#define mmDCP3_REGAMMA_CNTLA_REGION_12_13_BASE_IDX                                                     2\n#define mmDCP3_REGAMMA_CNTLA_REGION_14_15                                                              0x0bef\n#define mmDCP3_REGAMMA_CNTLA_REGION_14_15_BASE_IDX                                                     2\n#define mmDCP3_REGAMMA_CNTLB_START_CNTL                                                                0x0bf0\n#define mmDCP3_REGAMMA_CNTLB_START_CNTL_BASE_IDX                                                       2\n#define mmDCP3_REGAMMA_CNTLB_SLOPE_CNTL                                                                0x0bf1\n#define mmDCP3_REGAMMA_CNTLB_SLOPE_CNTL_BASE_IDX                                                       2\n#define mmDCP3_REGAMMA_CNTLB_END_CNTL1                                                                 0x0bf2\n#define mmDCP3_REGAMMA_CNTLB_END_CNTL1_BASE_IDX                                                        2\n#define mmDCP3_REGAMMA_CNTLB_END_CNTL2                                                                 0x0bf3\n#define mmDCP3_REGAMMA_CNTLB_END_CNTL2_BASE_IDX                                                        2\n#define mmDCP3_REGAMMA_CNTLB_REGION_0_1                                                                0x0bf4\n#define mmDCP3_REGAMMA_CNTLB_REGION_0_1_BASE_IDX                                                       2\n#define mmDCP3_REGAMMA_CNTLB_REGION_2_3                                                                0x0bf5\n#define mmDCP3_REGAMMA_CNTLB_REGION_2_3_BASE_IDX                                                       2\n#define mmDCP3_REGAMMA_CNTLB_REGION_4_5                                                                0x0bf6\n#define mmDCP3_REGAMMA_CNTLB_REGION_4_5_BASE_IDX                                                       2\n#define mmDCP3_REGAMMA_CNTLB_REGION_6_7                                                                0x0bf7\n#define mmDCP3_REGAMMA_CNTLB_REGION_6_7_BASE_IDX                                                       2\n#define mmDCP3_REGAMMA_CNTLB_REGION_8_9                                                                0x0bf8\n#define mmDCP3_REGAMMA_CNTLB_REGION_8_9_BASE_IDX                                                       2\n#define mmDCP3_REGAMMA_CNTLB_REGION_10_11                                                              0x0bf9\n#define mmDCP3_REGAMMA_CNTLB_REGION_10_11_BASE_IDX                                                     2\n#define mmDCP3_REGAMMA_CNTLB_REGION_12_13                                                              0x0bfa\n#define mmDCP3_REGAMMA_CNTLB_REGION_12_13_BASE_IDX                                                     2\n#define mmDCP3_REGAMMA_CNTLB_REGION_14_15                                                              0x0bfb\n#define mmDCP3_REGAMMA_CNTLB_REGION_14_15_BASE_IDX                                                     2\n#define mmDCP3_ALPHA_CONTROL                                                                           0x0bfc\n#define mmDCP3_ALPHA_CONTROL_BASE_IDX                                                                  2\n#define mmDCP3_GRPH_XDMA_RECOVERY_SURFACE_ADDRESS                                                      0x0bfd\n#define mmDCP3_GRPH_XDMA_RECOVERY_SURFACE_ADDRESS_BASE_IDX                                             2\n#define mmDCP3_GRPH_XDMA_RECOVERY_SURFACE_ADDRESS_HIGH                                                 0x0bfe\n#define mmDCP3_GRPH_XDMA_RECOVERY_SURFACE_ADDRESS_HIGH_BASE_IDX                                        2\n#define mmDCP3_GRPH_XDMA_CACHE_UNDERFLOW_DET_STATUS                                                    0x0bff\n#define mmDCP3_GRPH_XDMA_CACHE_UNDERFLOW_DET_STATUS_BASE_IDX                                           2\n#define mmDCP3_GRPH_XDMA_FLIP_TIMEOUT                                                                  0x0c00\n#define mmDCP3_GRPH_XDMA_FLIP_TIMEOUT_BASE_IDX                                                         2\n#define mmDCP3_GRPH_XDMA_FLIP_AVG_DELAY                                                                0x0c01\n#define mmDCP3_GRPH_XDMA_FLIP_AVG_DELAY_BASE_IDX                                                       2\n#define mmDCP3_GRPH_SURFACE_COUNTER_CONTROL                                                            0x0c02\n#define mmDCP3_GRPH_SURFACE_COUNTER_CONTROL_BASE_IDX                                                   2\n#define mmDCP3_GRPH_SURFACE_COUNTER_OUTPUT                                                             0x0c03\n#define mmDCP3_GRPH_SURFACE_COUNTER_OUTPUT_BASE_IDX                                                    2\n\n\n\n\n#define mmLB3_LB_DATA_FORMAT                                                                           0x0c1a\n#define mmLB3_LB_DATA_FORMAT_BASE_IDX                                                                  2\n#define mmLB3_LB_MEMORY_CTRL                                                                           0x0c1b\n#define mmLB3_LB_MEMORY_CTRL_BASE_IDX                                                                  2\n#define mmLB3_LB_MEMORY_SIZE_STATUS                                                                    0x0c1c\n#define mmLB3_LB_MEMORY_SIZE_STATUS_BASE_IDX                                                           2\n#define mmLB3_LB_DESKTOP_HEIGHT                                                                        0x0c1d\n#define mmLB3_LB_DESKTOP_HEIGHT_BASE_IDX                                                               2\n#define mmLB3_LB_VLINE_START_END                                                                       0x0c1e\n#define mmLB3_LB_VLINE_START_END_BASE_IDX                                                              2\n#define mmLB3_LB_VLINE2_START_END                                                                      0x0c1f\n#define mmLB3_LB_VLINE2_START_END_BASE_IDX                                                             2\n#define mmLB3_LB_V_COUNTER                                                                             0x0c20\n#define mmLB3_LB_V_COUNTER_BASE_IDX                                                                    2\n#define mmLB3_LB_SNAPSHOT_V_COUNTER                                                                    0x0c21\n#define mmLB3_LB_SNAPSHOT_V_COUNTER_BASE_IDX                                                           2\n#define mmLB3_LB_INTERRUPT_MASK                                                                        0x0c22\n#define mmLB3_LB_INTERRUPT_MASK_BASE_IDX                                                               2\n#define mmLB3_LB_VLINE_STATUS                                                                          0x0c23\n#define mmLB3_LB_VLINE_STATUS_BASE_IDX                                                                 2\n#define mmLB3_LB_VLINE2_STATUS                                                                         0x0c24\n#define mmLB3_LB_VLINE2_STATUS_BASE_IDX                                                                2\n#define mmLB3_LB_VBLANK_STATUS                                                                         0x0c25\n#define mmLB3_LB_VBLANK_STATUS_BASE_IDX                                                                2\n#define mmLB3_LB_SYNC_RESET_SEL                                                                        0x0c26\n#define mmLB3_LB_SYNC_RESET_SEL_BASE_IDX                                                               2\n#define mmLB3_LB_BLACK_KEYER_R_CR                                                                      0x0c27\n#define mmLB3_LB_BLACK_KEYER_R_CR_BASE_IDX                                                             2\n#define mmLB3_LB_BLACK_KEYER_G_Y                                                                       0x0c28\n#define mmLB3_LB_BLACK_KEYER_G_Y_BASE_IDX                                                              2\n#define mmLB3_LB_BLACK_KEYER_B_CB                                                                      0x0c29\n#define mmLB3_LB_BLACK_KEYER_B_CB_BASE_IDX                                                             2\n#define mmLB3_LB_KEYER_COLOR_CTRL                                                                      0x0c2a\n#define mmLB3_LB_KEYER_COLOR_CTRL_BASE_IDX                                                             2\n#define mmLB3_LB_KEYER_COLOR_R_CR                                                                      0x0c2b\n#define mmLB3_LB_KEYER_COLOR_R_CR_BASE_IDX                                                             2\n#define mmLB3_LB_KEYER_COLOR_G_Y                                                                       0x0c2c\n#define mmLB3_LB_KEYER_COLOR_G_Y_BASE_IDX                                                              2\n#define mmLB3_LB_KEYER_COLOR_B_CB                                                                      0x0c2d\n#define mmLB3_LB_KEYER_COLOR_B_CB_BASE_IDX                                                             2\n#define mmLB3_LB_KEYER_COLOR_REP_R_CR                                                                  0x0c2e\n#define mmLB3_LB_KEYER_COLOR_REP_R_CR_BASE_IDX                                                         2\n#define mmLB3_LB_KEYER_COLOR_REP_G_Y                                                                   0x0c2f\n#define mmLB3_LB_KEYER_COLOR_REP_G_Y_BASE_IDX                                                          2\n#define mmLB3_LB_KEYER_COLOR_REP_B_CB                                                                  0x0c30\n#define mmLB3_LB_KEYER_COLOR_REP_B_CB_BASE_IDX                                                         2\n#define mmLB3_LB_BUFFER_LEVEL_STATUS                                                                   0x0c31\n#define mmLB3_LB_BUFFER_LEVEL_STATUS_BASE_IDX                                                          2\n#define mmLB3_LB_BUFFER_URGENCY_CTRL                                                                   0x0c32\n#define mmLB3_LB_BUFFER_URGENCY_CTRL_BASE_IDX                                                          2\n#define mmLB3_LB_BUFFER_URGENCY_STATUS                                                                 0x0c33\n#define mmLB3_LB_BUFFER_URGENCY_STATUS_BASE_IDX                                                        2\n#define mmLB3_LB_BUFFER_STATUS                                                                         0x0c34\n#define mmLB3_LB_BUFFER_STATUS_BASE_IDX                                                                2\n#define mmLB3_LB_NO_OUTSTANDING_REQ_STATUS                                                             0x0c35\n#define mmLB3_LB_NO_OUTSTANDING_REQ_STATUS_BASE_IDX                                                    2\n#define mmLB3_MVP_AFR_FLIP_MODE                                                                        0x0c36\n#define mmLB3_MVP_AFR_FLIP_MODE_BASE_IDX                                                               2\n#define mmLB3_MVP_AFR_FLIP_FIFO_CNTL                                                                   0x0c37\n#define mmLB3_MVP_AFR_FLIP_FIFO_CNTL_BASE_IDX                                                          2\n#define mmLB3_MVP_FLIP_LINE_NUM_INSERT                                                                 0x0c38\n#define mmLB3_MVP_FLIP_LINE_NUM_INSERT_BASE_IDX                                                        2\n#define mmLB3_DC_MVP_LB_CONTROL                                                                        0x0c39\n#define mmLB3_DC_MVP_LB_CONTROL_BASE_IDX                                                               2\n\n\n\n\n#define mmDCFE3_DCFE_CLOCK_CONTROL                                                                     0x0c5a\n#define mmDCFE3_DCFE_CLOCK_CONTROL_BASE_IDX                                                            2\n#define mmDCFE3_DCFE_SOFT_RESET                                                                        0x0c5b\n#define mmDCFE3_DCFE_SOFT_RESET_BASE_IDX                                                               2\n#define mmDCFE3_DCFE_MEM_PWR_CTRL                                                                      0x0c5d\n#define mmDCFE3_DCFE_MEM_PWR_CTRL_BASE_IDX                                                             2\n#define mmDCFE3_DCFE_MEM_PWR_CTRL2                                                                     0x0c5e\n#define mmDCFE3_DCFE_MEM_PWR_CTRL2_BASE_IDX                                                            2\n#define mmDCFE3_DCFE_MEM_PWR_STATUS                                                                    0x0c5f\n#define mmDCFE3_DCFE_MEM_PWR_STATUS_BASE_IDX                                                           2\n#define mmDCFE3_DCFE_MISC                                                                              0x0c60\n#define mmDCFE3_DCFE_MISC_BASE_IDX                                                                     2\n#define mmDCFE3_DCFE_FLUSH                                                                             0x0c61\n#define mmDCFE3_DCFE_FLUSH_BASE_IDX                                                                    2\n\n\n\n\n#define mmDC_PERFMON6_PERFCOUNTER_CNTL                                                                 0x0c6e\n#define mmDC_PERFMON6_PERFCOUNTER_CNTL_BASE_IDX                                                        2\n#define mmDC_PERFMON6_PERFCOUNTER_CNTL2                                                                0x0c6f\n#define mmDC_PERFMON6_PERFCOUNTER_CNTL2_BASE_IDX                                                       2\n#define mmDC_PERFMON6_PERFCOUNTER_STATE                                                                0x0c70\n#define mmDC_PERFMON6_PERFCOUNTER_STATE_BASE_IDX                                                       2\n#define mmDC_PERFMON6_PERFMON_CNTL                                                                     0x0c71\n#define mmDC_PERFMON6_PERFMON_CNTL_BASE_IDX                                                            2\n#define mmDC_PERFMON6_PERFMON_CNTL2                                                                    0x0c72\n#define mmDC_PERFMON6_PERFMON_CNTL2_BASE_IDX                                                           2\n#define mmDC_PERFMON6_PERFMON_CVALUE_INT_MISC                                                          0x0c73\n#define mmDC_PERFMON6_PERFMON_CVALUE_INT_MISC_BASE_IDX                                                 2\n#define mmDC_PERFMON6_PERFMON_CVALUE_LOW                                                               0x0c74\n#define mmDC_PERFMON6_PERFMON_CVALUE_LOW_BASE_IDX                                                      2\n#define mmDC_PERFMON6_PERFMON_HI                                                                       0x0c75\n#define mmDC_PERFMON6_PERFMON_HI_BASE_IDX                                                              2\n#define mmDC_PERFMON6_PERFMON_LOW                                                                      0x0c76\n#define mmDC_PERFMON6_PERFMON_LOW_BASE_IDX                                                             2\n\n\n\n\n#define mmDMIF_PG3_DPG_PIPE_ARBITRATION_CONTROL1                                                       0x0c7a\n#define mmDMIF_PG3_DPG_PIPE_ARBITRATION_CONTROL1_BASE_IDX                                              2\n#define mmDMIF_PG3_DPG_PIPE_ARBITRATION_CONTROL2                                                       0x0c7b\n#define mmDMIF_PG3_DPG_PIPE_ARBITRATION_CONTROL2_BASE_IDX                                              2\n#define mmDMIF_PG3_DPG_WATERMARK_MASK_CONTROL                                                          0x0c7c\n#define mmDMIF_PG3_DPG_WATERMARK_MASK_CONTROL_BASE_IDX                                                 2\n#define mmDMIF_PG3_DPG_PIPE_URGENCY_CONTROL                                                            0x0c7d\n#define mmDMIF_PG3_DPG_PIPE_URGENCY_CONTROL_BASE_IDX                                                   2\n#define mmDMIF_PG3_DPG_PIPE_URGENT_LEVEL_CONTROL                                                       0x0c7e\n#define mmDMIF_PG3_DPG_PIPE_URGENT_LEVEL_CONTROL_BASE_IDX                                              2\n#define mmDMIF_PG3_DPG_PIPE_STUTTER_CONTROL                                                            0x0c7f\n#define mmDMIF_PG3_DPG_PIPE_STUTTER_CONTROL_BASE_IDX                                                   2\n#define mmDMIF_PG3_DPG_PIPE_STUTTER_CONTROL2                                                           0x0c80\n#define mmDMIF_PG3_DPG_PIPE_STUTTER_CONTROL2_BASE_IDX                                                  2\n#define mmDMIF_PG3_DPG_PIPE_LOW_POWER_CONTROL                                                          0x0c81\n#define mmDMIF_PG3_DPG_PIPE_LOW_POWER_CONTROL_BASE_IDX                                                 2\n#define mmDMIF_PG3_DPG_REPEATER_PROGRAM                                                                0x0c82\n#define mmDMIF_PG3_DPG_REPEATER_PROGRAM_BASE_IDX                                                       2\n#define mmDMIF_PG3_DPG_CHK_PRE_PROC_CNTL                                                               0x0c86\n#define mmDMIF_PG3_DPG_CHK_PRE_PROC_CNTL_BASE_IDX                                                      2\n#define mmDMIF_PG3_DPG_DVMM_STATUS                                                                     0x0c87\n#define mmDMIF_PG3_DPG_DVMM_STATUS_BASE_IDX                                                            2\n\n\n\n\n#define mmSCL3_SCL_COEF_RAM_SELECT                                                                     0x0c9a\n#define mmSCL3_SCL_COEF_RAM_SELECT_BASE_IDX                                                            2\n#define mmSCL3_SCL_COEF_RAM_TAP_DATA                                                                   0x0c9b\n#define mmSCL3_SCL_COEF_RAM_TAP_DATA_BASE_IDX                                                          2\n#define mmSCL3_SCL_MODE                                                                                0x0c9c\n#define mmSCL3_SCL_MODE_BASE_IDX                                                                       2\n#define mmSCL3_SCL_TAP_CONTROL                                                                         0x0c9d\n#define mmSCL3_SCL_TAP_CONTROL_BASE_IDX                                                                2\n#define mmSCL3_SCL_CONTROL                                                                             0x0c9e\n#define mmSCL3_SCL_CONTROL_BASE_IDX                                                                    2\n#define mmSCL3_SCL_BYPASS_CONTROL                                                                      0x0c9f\n#define mmSCL3_SCL_BYPASS_CONTROL_BASE_IDX                                                             2\n#define mmSCL3_SCL_MANUAL_REPLICATE_CONTROL                                                            0x0ca0\n#define mmSCL3_SCL_MANUAL_REPLICATE_CONTROL_BASE_IDX                                                   2\n#define mmSCL3_SCL_AUTOMATIC_MODE_CONTROL                                                              0x0ca1\n#define mmSCL3_SCL_AUTOMATIC_MODE_CONTROL_BASE_IDX                                                     2\n#define mmSCL3_SCL_HORZ_FILTER_CONTROL                                                                 0x0ca2\n#define mmSCL3_SCL_HORZ_FILTER_CONTROL_BASE_IDX                                                        2\n#define mmSCL3_SCL_HORZ_FILTER_SCALE_RATIO                                                             0x0ca3\n#define mmSCL3_SCL_HORZ_FILTER_SCALE_RATIO_BASE_IDX                                                    2\n#define mmSCL3_SCL_HORZ_FILTER_INIT                                                                    0x0ca4\n#define mmSCL3_SCL_HORZ_FILTER_INIT_BASE_IDX                                                           2\n#define mmSCL3_SCL_VERT_FILTER_CONTROL                                                                 0x0ca5\n#define mmSCL3_SCL_VERT_FILTER_CONTROL_BASE_IDX                                                        2\n#define mmSCL3_SCL_VERT_FILTER_SCALE_RATIO                                                             0x0ca6\n#define mmSCL3_SCL_VERT_FILTER_SCALE_RATIO_BASE_IDX                                                    2\n#define mmSCL3_SCL_VERT_FILTER_INIT                                                                    0x0ca7\n#define mmSCL3_SCL_VERT_FILTER_INIT_BASE_IDX                                                           2\n#define mmSCL3_SCL_VERT_FILTER_INIT_BOT                                                                0x0ca8\n#define mmSCL3_SCL_VERT_FILTER_INIT_BOT_BASE_IDX                                                       2\n#define mmSCL3_SCL_ROUND_OFFSET                                                                        0x0ca9\n#define mmSCL3_SCL_ROUND_OFFSET_BASE_IDX                                                               2\n#define mmSCL3_SCL_UPDATE                                                                              0x0caa\n#define mmSCL3_SCL_UPDATE_BASE_IDX                                                                     2\n#define mmSCL3_SCL_F_SHARP_CONTROL                                                                     0x0cab\n#define mmSCL3_SCL_F_SHARP_CONTROL_BASE_IDX                                                            2\n#define mmSCL3_SCL_ALU_CONTROL                                                                         0x0cac\n#define mmSCL3_SCL_ALU_CONTROL_BASE_IDX                                                                2\n#define mmSCL3_SCL_COEF_RAM_CONFLICT_STATUS                                                            0x0cad\n#define mmSCL3_SCL_COEF_RAM_CONFLICT_STATUS_BASE_IDX                                                   2\n#define mmSCL3_VIEWPORT_START_SECONDARY                                                                0x0cae\n#define mmSCL3_VIEWPORT_START_SECONDARY_BASE_IDX                                                       2\n#define mmSCL3_VIEWPORT_START                                                                          0x0caf\n#define mmSCL3_VIEWPORT_START_BASE_IDX                                                                 2\n#define mmSCL3_VIEWPORT_SIZE                                                                           0x0cb0\n#define mmSCL3_VIEWPORT_SIZE_BASE_IDX                                                                  2\n#define mmSCL3_EXT_OVERSCAN_LEFT_RIGHT                                                                 0x0cb1\n#define mmSCL3_EXT_OVERSCAN_LEFT_RIGHT_BASE_IDX                                                        2\n#define mmSCL3_EXT_OVERSCAN_TOP_BOTTOM                                                                 0x0cb2\n#define mmSCL3_EXT_OVERSCAN_TOP_BOTTOM_BASE_IDX                                                        2\n#define mmSCL3_SCL_MODE_CHANGE_DET1                                                                    0x0cb3\n#define mmSCL3_SCL_MODE_CHANGE_DET1_BASE_IDX                                                           2\n#define mmSCL3_SCL_MODE_CHANGE_DET2                                                                    0x0cb4\n#define mmSCL3_SCL_MODE_CHANGE_DET2_BASE_IDX                                                           2\n#define mmSCL3_SCL_MODE_CHANGE_DET3                                                                    0x0cb5\n#define mmSCL3_SCL_MODE_CHANGE_DET3_BASE_IDX                                                           2\n#define mmSCL3_SCL_MODE_CHANGE_MASK                                                                    0x0cb6\n#define mmSCL3_SCL_MODE_CHANGE_MASK_BASE_IDX                                                           2\n\n\n\n\n#define mmBLND3_BLND_CONTROL                                                                           0x0cc7\n#define mmBLND3_BLND_CONTROL_BASE_IDX                                                                  2\n#define mmBLND3_BLND_SM_CONTROL2                                                                       0x0cc8\n#define mmBLND3_BLND_SM_CONTROL2_BASE_IDX                                                              2\n#define mmBLND3_BLND_CONTROL2                                                                          0x0cc9\n#define mmBLND3_BLND_CONTROL2_BASE_IDX                                                                 2\n#define mmBLND3_BLND_UPDATE                                                                            0x0cca\n#define mmBLND3_BLND_UPDATE_BASE_IDX                                                                   2\n#define mmBLND3_BLND_UNDERFLOW_INTERRUPT                                                               0x0ccb\n#define mmBLND3_BLND_UNDERFLOW_INTERRUPT_BASE_IDX                                                      2\n#define mmBLND3_BLND_V_UPDATE_LOCK                                                                     0x0ccc\n#define mmBLND3_BLND_V_UPDATE_LOCK_BASE_IDX                                                            2\n#define mmBLND3_BLND_REG_UPDATE_STATUS                                                                 0x0ccd\n#define mmBLND3_BLND_REG_UPDATE_STATUS_BASE_IDX                                                        2\n\n\n\n\n#define mmCRTC3_CRTC_H_BLANK_EARLY_NUM                                                                 0x0cd2\n#define mmCRTC3_CRTC_H_BLANK_EARLY_NUM_BASE_IDX                                                        2\n#define mmCRTC3_CRTC_H_TOTAL                                                                           0x0cd3\n#define mmCRTC3_CRTC_H_TOTAL_BASE_IDX                                                                  2\n#define mmCRTC3_CRTC_H_BLANK_START_END                                                                 0x0cd4\n#define mmCRTC3_CRTC_H_BLANK_START_END_BASE_IDX                                                        2\n#define mmCRTC3_CRTC_H_SYNC_A                                                                          0x0cd5\n#define mmCRTC3_CRTC_H_SYNC_A_BASE_IDX                                                                 2\n#define mmCRTC3_CRTC_H_SYNC_A_CNTL                                                                     0x0cd6\n#define mmCRTC3_CRTC_H_SYNC_A_CNTL_BASE_IDX                                                            2\n#define mmCRTC3_CRTC_H_SYNC_B                                                                          0x0cd7\n#define mmCRTC3_CRTC_H_SYNC_B_BASE_IDX                                                                 2\n#define mmCRTC3_CRTC_H_SYNC_B_CNTL                                                                     0x0cd8\n#define mmCRTC3_CRTC_H_SYNC_B_CNTL_BASE_IDX                                                            2\n#define mmCRTC3_CRTC_VBI_END                                                                           0x0cd9\n#define mmCRTC3_CRTC_VBI_END_BASE_IDX                                                                  2\n#define mmCRTC3_CRTC_V_TOTAL                                                                           0x0cda\n#define mmCRTC3_CRTC_V_TOTAL_BASE_IDX                                                                  2\n#define mmCRTC3_CRTC_V_TOTAL_MIN                                                                       0x0cdb\n#define mmCRTC3_CRTC_V_TOTAL_MIN_BASE_IDX                                                              2\n#define mmCRTC3_CRTC_V_TOTAL_MAX                                                                       0x0cdc\n#define mmCRTC3_CRTC_V_TOTAL_MAX_BASE_IDX                                                              2\n#define mmCRTC3_CRTC_V_TOTAL_CONTROL                                                                   0x0cdd\n#define mmCRTC3_CRTC_V_TOTAL_CONTROL_BASE_IDX                                                          2\n#define mmCRTC3_CRTC_V_TOTAL_INT_STATUS                                                                0x0cde\n#define mmCRTC3_CRTC_V_TOTAL_INT_STATUS_BASE_IDX                                                       2\n#define mmCRTC3_CRTC_VSYNC_NOM_INT_STATUS                                                              0x0cdf\n#define mmCRTC3_CRTC_VSYNC_NOM_INT_STATUS_BASE_IDX                                                     2\n#define mmCRTC3_CRTC_V_BLANK_START_END                                                                 0x0ce0\n#define mmCRTC3_CRTC_V_BLANK_START_END_BASE_IDX                                                        2\n#define mmCRTC3_CRTC_V_SYNC_A                                                                          0x0ce1\n#define mmCRTC3_CRTC_V_SYNC_A_BASE_IDX                                                                 2\n#define mmCRTC3_CRTC_V_SYNC_A_CNTL                                                                     0x0ce2\n#define mmCRTC3_CRTC_V_SYNC_A_CNTL_BASE_IDX                                                            2\n#define mmCRTC3_CRTC_V_SYNC_B                                                                          0x0ce3\n#define mmCRTC3_CRTC_V_SYNC_B_BASE_IDX                                                                 2\n#define mmCRTC3_CRTC_V_SYNC_B_CNTL                                                                     0x0ce4\n#define mmCRTC3_CRTC_V_SYNC_B_CNTL_BASE_IDX                                                            2\n#define mmCRTC3_CRTC_DTMTEST_CNTL                                                                      0x0ce5\n#define mmCRTC3_CRTC_DTMTEST_CNTL_BASE_IDX                                                             2\n#define mmCRTC3_CRTC_DTMTEST_STATUS_POSITION                                                           0x0ce6\n#define mmCRTC3_CRTC_DTMTEST_STATUS_POSITION_BASE_IDX                                                  2\n#define mmCRTC3_CRTC_TRIGA_CNTL                                                                        0x0ce7\n#define mmCRTC3_CRTC_TRIGA_CNTL_BASE_IDX                                                               2\n#define mmCRTC3_CRTC_TRIGA_MANUAL_TRIG                                                                 0x0ce8\n#define mmCRTC3_CRTC_TRIGA_MANUAL_TRIG_BASE_IDX                                                        2\n#define mmCRTC3_CRTC_TRIGB_CNTL                                                                        0x0ce9\n#define mmCRTC3_CRTC_TRIGB_CNTL_BASE_IDX                                                               2\n#define mmCRTC3_CRTC_TRIGB_MANUAL_TRIG                                                                 0x0cea\n#define mmCRTC3_CRTC_TRIGB_MANUAL_TRIG_BASE_IDX                                                        2\n#define mmCRTC3_CRTC_FORCE_COUNT_NOW_CNTL                                                              0x0ceb\n#define mmCRTC3_CRTC_FORCE_COUNT_NOW_CNTL_BASE_IDX                                                     2\n#define mmCRTC3_CRTC_FLOW_CONTROL                                                                      0x0cec\n#define mmCRTC3_CRTC_FLOW_CONTROL_BASE_IDX                                                             2\n#define mmCRTC3_CRTC_STEREO_FORCE_NEXT_EYE                                                             0x0ced\n#define mmCRTC3_CRTC_STEREO_FORCE_NEXT_EYE_BASE_IDX                                                    2\n#define mmCRTC3_CRTC_AVSYNC_COUNTER                                                                    0x0cee\n#define mmCRTC3_CRTC_AVSYNC_COUNTER_BASE_IDX                                                           2\n#define mmCRTC3_CRTC_CONTROL                                                                           0x0cef\n#define mmCRTC3_CRTC_CONTROL_BASE_IDX                                                                  2\n#define mmCRTC3_CRTC_BLANK_CONTROL                                                                     0x0cf0\n#define mmCRTC3_CRTC_BLANK_CONTROL_BASE_IDX                                                            2\n#define mmCRTC3_CRTC_INTERLACE_CONTROL                                                                 0x0cf1\n#define mmCRTC3_CRTC_INTERLACE_CONTROL_BASE_IDX                                                        2\n#define mmCRTC3_CRTC_INTERLACE_STATUS                                                                  0x0cf2\n#define mmCRTC3_CRTC_INTERLACE_STATUS_BASE_IDX                                                         2\n#define mmCRTC3_CRTC_FIELD_INDICATION_CONTROL                                                          0x0cf3\n#define mmCRTC3_CRTC_FIELD_INDICATION_CONTROL_BASE_IDX                                                 2\n#define mmCRTC3_CRTC_PIXEL_DATA_READBACK0                                                              0x0cf4\n#define mmCRTC3_CRTC_PIXEL_DATA_READBACK0_BASE_IDX                                                     2\n#define mmCRTC3_CRTC_PIXEL_DATA_READBACK1                                                              0x0cf5\n#define mmCRTC3_CRTC_PIXEL_DATA_READBACK1_BASE_IDX                                                     2\n#define mmCRTC3_CRTC_STATUS                                                                            0x0cf6\n#define mmCRTC3_CRTC_STATUS_BASE_IDX                                                                   2\n#define mmCRTC3_CRTC_STATUS_POSITION                                                                   0x0cf7\n#define mmCRTC3_CRTC_STATUS_POSITION_BASE_IDX                                                          2\n#define mmCRTC3_CRTC_NOM_VERT_POSITION                                                                 0x0cf8\n#define mmCRTC3_CRTC_NOM_VERT_POSITION_BASE_IDX                                                        2\n#define mmCRTC3_CRTC_STATUS_FRAME_COUNT                                                                0x0cf9\n#define mmCRTC3_CRTC_STATUS_FRAME_COUNT_BASE_IDX                                                       2\n#define mmCRTC3_CRTC_STATUS_VF_COUNT                                                                   0x0cfa\n#define mmCRTC3_CRTC_STATUS_VF_COUNT_BASE_IDX                                                          2\n#define mmCRTC3_CRTC_STATUS_HV_COUNT                                                                   0x0cfb\n#define mmCRTC3_CRTC_STATUS_HV_COUNT_BASE_IDX                                                          2\n#define mmCRTC3_CRTC_COUNT_CONTROL                                                                     0x0cfc\n#define mmCRTC3_CRTC_COUNT_CONTROL_BASE_IDX                                                            2\n#define mmCRTC3_CRTC_COUNT_RESET                                                                       0x0cfd\n#define mmCRTC3_CRTC_COUNT_RESET_BASE_IDX                                                              2\n#define mmCRTC3_CRTC_MANUAL_FORCE_VSYNC_NEXT_LINE                                                      0x0cfe\n#define mmCRTC3_CRTC_MANUAL_FORCE_VSYNC_NEXT_LINE_BASE_IDX                                             2\n#define mmCRTC3_CRTC_VERT_SYNC_CONTROL                                                                 0x0cff\n#define mmCRTC3_CRTC_VERT_SYNC_CONTROL_BASE_IDX                                                        2\n#define mmCRTC3_CRTC_STEREO_STATUS                                                                     0x0d00\n#define mmCRTC3_CRTC_STEREO_STATUS_BASE_IDX                                                            2\n#define mmCRTC3_CRTC_STEREO_CONTROL                                                                    0x0d01\n#define mmCRTC3_CRTC_STEREO_CONTROL_BASE_IDX                                                           2\n#define mmCRTC3_CRTC_SNAPSHOT_STATUS                                                                   0x0d02\n#define mmCRTC3_CRTC_SNAPSHOT_STATUS_BASE_IDX                                                          2\n#define mmCRTC3_CRTC_SNAPSHOT_CONTROL                                                                  0x0d03\n#define mmCRTC3_CRTC_SNAPSHOT_CONTROL_BASE_IDX                                                         2\n#define mmCRTC3_CRTC_SNAPSHOT_POSITION                                                                 0x0d04\n#define mmCRTC3_CRTC_SNAPSHOT_POSITION_BASE_IDX                                                        2\n#define mmCRTC3_CRTC_SNAPSHOT_FRAME                                                                    0x0d05\n#define mmCRTC3_CRTC_SNAPSHOT_FRAME_BASE_IDX                                                           2\n#define mmCRTC3_CRTC_START_LINE_CONTROL                                                                0x0d06\n#define mmCRTC3_CRTC_START_LINE_CONTROL_BASE_IDX                                                       2\n#define mmCRTC3_CRTC_INTERRUPT_CONTROL                                                                 0x0d07\n#define mmCRTC3_CRTC_INTERRUPT_CONTROL_BASE_IDX                                                        2\n#define mmCRTC3_CRTC_UPDATE_LOCK                                                                       0x0d08\n#define mmCRTC3_CRTC_UPDATE_LOCK_BASE_IDX                                                              2\n#define mmCRTC3_CRTC_DOUBLE_BUFFER_CONTROL                                                             0x0d09\n#define mmCRTC3_CRTC_DOUBLE_BUFFER_CONTROL_BASE_IDX                                                    2\n#define mmCRTC3_CRTC_VGA_PARAMETER_CAPTURE_MODE                                                        0x0d0a\n#define mmCRTC3_CRTC_VGA_PARAMETER_CAPTURE_MODE_BASE_IDX                                               2\n#define mmCRTC3_CRTC_TEST_PATTERN_CONTROL                                                              0x0d0b\n#define mmCRTC3_CRTC_TEST_PATTERN_CONTROL_BASE_IDX                                                     2\n#define mmCRTC3_CRTC_TEST_PATTERN_PARAMETERS                                                           0x0d0c\n#define mmCRTC3_CRTC_TEST_PATTERN_PARAMETERS_BASE_IDX                                                  2\n#define mmCRTC3_CRTC_TEST_PATTERN_COLOR                                                                0x0d0d\n#define mmCRTC3_CRTC_TEST_PATTERN_COLOR_BASE_IDX                                                       2\n#define mmCRTC3_CRTC_MASTER_UPDATE_LOCK                                                                0x0d0e\n#define mmCRTC3_CRTC_MASTER_UPDATE_LOCK_BASE_IDX                                                       2\n#define mmCRTC3_CRTC_MASTER_UPDATE_MODE                                                                0x0d0f\n#define mmCRTC3_CRTC_MASTER_UPDATE_MODE_BASE_IDX                                                       2\n#define mmCRTC3_CRTC_MVP_INBAND_CNTL_INSERT                                                            0x0d10\n#define mmCRTC3_CRTC_MVP_INBAND_CNTL_INSERT_BASE_IDX                                                   2\n#define mmCRTC3_CRTC_MVP_INBAND_CNTL_INSERT_TIMER                                                      0x0d11\n#define mmCRTC3_CRTC_MVP_INBAND_CNTL_INSERT_TIMER_BASE_IDX                                             2\n#define mmCRTC3_CRTC_MVP_STATUS                                                                        0x0d12\n#define mmCRTC3_CRTC_MVP_STATUS_BASE_IDX                                                               2\n#define mmCRTC3_CRTC_MASTER_EN                                                                         0x0d13\n#define mmCRTC3_CRTC_MASTER_EN_BASE_IDX                                                                2\n#define mmCRTC3_CRTC_ALLOW_STOP_OFF_V_CNT                                                              0x0d14\n#define mmCRTC3_CRTC_ALLOW_STOP_OFF_V_CNT_BASE_IDX                                                     2\n#define mmCRTC3_CRTC_V_UPDATE_INT_STATUS                                                               0x0d15\n#define mmCRTC3_CRTC_V_UPDATE_INT_STATUS_BASE_IDX                                                      2\n#define mmCRTC3_CRTC_OVERSCAN_COLOR                                                                    0x0d17\n#define mmCRTC3_CRTC_OVERSCAN_COLOR_BASE_IDX                                                           2\n#define mmCRTC3_CRTC_OVERSCAN_COLOR_EXT                                                                0x0d18\n#define mmCRTC3_CRTC_OVERSCAN_COLOR_EXT_BASE_IDX                                                       2\n#define mmCRTC3_CRTC_BLANK_DATA_COLOR                                                                  0x0d19\n#define mmCRTC3_CRTC_BLANK_DATA_COLOR_BASE_IDX                                                         2\n#define mmCRTC3_CRTC_BLANK_DATA_COLOR_EXT                                                              0x0d1a\n#define mmCRTC3_CRTC_BLANK_DATA_COLOR_EXT_BASE_IDX                                                     2\n#define mmCRTC3_CRTC_BLACK_COLOR                                                                       0x0d1b\n#define mmCRTC3_CRTC_BLACK_COLOR_BASE_IDX                                                              2\n#define mmCRTC3_CRTC_BLACK_COLOR_EXT                                                                   0x0d1c\n#define mmCRTC3_CRTC_BLACK_COLOR_EXT_BASE_IDX                                                          2\n#define mmCRTC3_CRTC_VERTICAL_INTERRUPT0_POSITION                                                      0x0d1d\n#define mmCRTC3_CRTC_VERTICAL_INTERRUPT0_POSITION_BASE_IDX                                             2\n#define mmCRTC3_CRTC_VERTICAL_INTERRUPT0_CONTROL                                                       0x0d1e\n#define mmCRTC3_CRTC_VERTICAL_INTERRUPT0_CONTROL_BASE_IDX                                              2\n#define mmCRTC3_CRTC_VERTICAL_INTERRUPT1_POSITION                                                      0x0d1f\n#define mmCRTC3_CRTC_VERTICAL_INTERRUPT1_POSITION_BASE_IDX                                             2\n#define mmCRTC3_CRTC_VERTICAL_INTERRUPT1_CONTROL                                                       0x0d20\n#define mmCRTC3_CRTC_VERTICAL_INTERRUPT1_CONTROL_BASE_IDX                                              2\n#define mmCRTC3_CRTC_VERTICAL_INTERRUPT2_POSITION                                                      0x0d21\n#define mmCRTC3_CRTC_VERTICAL_INTERRUPT2_POSITION_BASE_IDX                                             2\n#define mmCRTC3_CRTC_VERTICAL_INTERRUPT2_CONTROL                                                       0x0d22\n#define mmCRTC3_CRTC_VERTICAL_INTERRUPT2_CONTROL_BASE_IDX                                              2\n#define mmCRTC3_CRTC_CRC_CNTL                                                                          0x0d23\n#define mmCRTC3_CRTC_CRC_CNTL_BASE_IDX                                                                 2\n#define mmCRTC3_CRTC_CRC0_WINDOWA_X_CONTROL                                                            0x0d24\n#define mmCRTC3_CRTC_CRC0_WINDOWA_X_CONTROL_BASE_IDX                                                   2\n#define mmCRTC3_CRTC_CRC0_WINDOWA_Y_CONTROL                                                            0x0d25\n#define mmCRTC3_CRTC_CRC0_WINDOWA_Y_CONTROL_BASE_IDX                                                   2\n#define mmCRTC3_CRTC_CRC0_WINDOWB_X_CONTROL                                                            0x0d26\n#define mmCRTC3_CRTC_CRC0_WINDOWB_X_CONTROL_BASE_IDX                                                   2\n#define mmCRTC3_CRTC_CRC0_WINDOWB_Y_CONTROL                                                            0x0d27\n#define mmCRTC3_CRTC_CRC0_WINDOWB_Y_CONTROL_BASE_IDX                                                   2\n#define mmCRTC3_CRTC_CRC0_DATA_RG                                                                      0x0d28\n#define mmCRTC3_CRTC_CRC0_DATA_RG_BASE_IDX                                                             2\n#define mmCRTC3_CRTC_CRC0_DATA_B                                                                       0x0d29\n#define mmCRTC3_CRTC_CRC0_DATA_B_BASE_IDX                                                              2\n#define mmCRTC3_CRTC_CRC1_WINDOWA_X_CONTROL                                                            0x0d2a\n#define mmCRTC3_CRTC_CRC1_WINDOWA_X_CONTROL_BASE_IDX                                                   2\n#define mmCRTC3_CRTC_CRC1_WINDOWA_Y_CONTROL                                                            0x0d2b\n#define mmCRTC3_CRTC_CRC1_WINDOWA_Y_CONTROL_BASE_IDX                                                   2\n#define mmCRTC3_CRTC_CRC1_WINDOWB_X_CONTROL                                                            0x0d2c\n#define mmCRTC3_CRTC_CRC1_WINDOWB_X_CONTROL_BASE_IDX                                                   2\n#define mmCRTC3_CRTC_CRC1_WINDOWB_Y_CONTROL                                                            0x0d2d\n#define mmCRTC3_CRTC_CRC1_WINDOWB_Y_CONTROL_BASE_IDX                                                   2\n#define mmCRTC3_CRTC_CRC1_DATA_RG                                                                      0x0d2e\n#define mmCRTC3_CRTC_CRC1_DATA_RG_BASE_IDX                                                             2\n#define mmCRTC3_CRTC_CRC1_DATA_B                                                                       0x0d2f\n#define mmCRTC3_CRTC_CRC1_DATA_B_BASE_IDX                                                              2\n#define mmCRTC3_CRTC_EXT_TIMING_SYNC_CONTROL                                                           0x0d30\n#define mmCRTC3_CRTC_EXT_TIMING_SYNC_CONTROL_BASE_IDX                                                  2\n#define mmCRTC3_CRTC_EXT_TIMING_SYNC_WINDOW_START                                                      0x0d31\n#define mmCRTC3_CRTC_EXT_TIMING_SYNC_WINDOW_START_BASE_IDX                                             2\n#define mmCRTC3_CRTC_EXT_TIMING_SYNC_WINDOW_END                                                        0x0d32\n#define mmCRTC3_CRTC_EXT_TIMING_SYNC_WINDOW_END_BASE_IDX                                               2\n#define mmCRTC3_CRTC_EXT_TIMING_SYNC_LOSS_INTERRUPT_CONTROL                                            0x0d33\n#define mmCRTC3_CRTC_EXT_TIMING_SYNC_LOSS_INTERRUPT_CONTROL_BASE_IDX                                   2\n#define mmCRTC3_CRTC_EXT_TIMING_SYNC_INTERRUPT_CONTROL                                                 0x0d34\n#define mmCRTC3_CRTC_EXT_TIMING_SYNC_INTERRUPT_CONTROL_BASE_IDX                                        2\n#define mmCRTC3_CRTC_EXT_TIMING_SYNC_SIGNAL_INTERRUPT_CONTROL                                          0x0d35\n#define mmCRTC3_CRTC_EXT_TIMING_SYNC_SIGNAL_INTERRUPT_CONTROL_BASE_IDX                                 2\n#define mmCRTC3_CRTC_STATIC_SCREEN_CONTROL                                                             0x0d36\n#define mmCRTC3_CRTC_STATIC_SCREEN_CONTROL_BASE_IDX                                                    2\n#define mmCRTC3_CRTC_3D_STRUCTURE_CONTROL                                                              0x0d37\n#define mmCRTC3_CRTC_3D_STRUCTURE_CONTROL_BASE_IDX                                                     2\n#define mmCRTC3_CRTC_GSL_VSYNC_GAP                                                                     0x0d38\n#define mmCRTC3_CRTC_GSL_VSYNC_GAP_BASE_IDX                                                            2\n#define mmCRTC3_CRTC_GSL_WINDOW                                                                        0x0d39\n#define mmCRTC3_CRTC_GSL_WINDOW_BASE_IDX                                                               2\n#define mmCRTC3_CRTC_GSL_CONTROL                                                                       0x0d3a\n#define mmCRTC3_CRTC_GSL_CONTROL_BASE_IDX                                                              2\n#define mmCRTC3_CRTC_RANGE_TIMING_INT_STATUS                                                           0x0d3d\n#define mmCRTC3_CRTC_RANGE_TIMING_INT_STATUS_BASE_IDX                                                  2\n#define mmCRTC3_CRTC_DRR_CONTROL                                                                       0x0d3e\n#define mmCRTC3_CRTC_DRR_CONTROL_BASE_IDX                                                              2\n\n\n\n\n#define mmFMT3_FMT_CLAMP_COMPONENT_R                                                                   0x0d42\n#define mmFMT3_FMT_CLAMP_COMPONENT_R_BASE_IDX                                                          2\n#define mmFMT3_FMT_CLAMP_COMPONENT_G                                                                   0x0d43\n#define mmFMT3_FMT_CLAMP_COMPONENT_G_BASE_IDX                                                          2\n#define mmFMT3_FMT_CLAMP_COMPONENT_B                                                                   0x0d44\n#define mmFMT3_FMT_CLAMP_COMPONENT_B_BASE_IDX                                                          2\n#define mmFMT3_FMT_DYNAMIC_EXP_CNTL                                                                    0x0d45\n#define mmFMT3_FMT_DYNAMIC_EXP_CNTL_BASE_IDX                                                           2\n#define mmFMT3_FMT_CONTROL                                                                             0x0d46\n#define mmFMT3_FMT_CONTROL_BASE_IDX                                                                    2\n#define mmFMT3_FMT_BIT_DEPTH_CONTROL                                                                   0x0d47\n#define mmFMT3_FMT_BIT_DEPTH_CONTROL_BASE_IDX                                                          2\n#define mmFMT3_FMT_DITHER_RAND_R_SEED                                                                  0x0d48\n#define mmFMT3_FMT_DITHER_RAND_R_SEED_BASE_IDX                                                         2\n#define mmFMT3_FMT_DITHER_RAND_G_SEED                                                                  0x0d49\n#define mmFMT3_FMT_DITHER_RAND_G_SEED_BASE_IDX                                                         2\n#define mmFMT3_FMT_DITHER_RAND_B_SEED                                                                  0x0d4a\n#define mmFMT3_FMT_DITHER_RAND_B_SEED_BASE_IDX                                                         2\n#define mmFMT3_FMT_CLAMP_CNTL                                                                          0x0d4e\n#define mmFMT3_FMT_CLAMP_CNTL_BASE_IDX                                                                 2\n#define mmFMT3_FMT_CRC_CNTL                                                                            0x0d4f\n#define mmFMT3_FMT_CRC_CNTL_BASE_IDX                                                                   2\n#define mmFMT3_FMT_CRC_SIG_RED_GREEN_MASK                                                              0x0d50\n#define mmFMT3_FMT_CRC_SIG_RED_GREEN_MASK_BASE_IDX                                                     2\n#define mmFMT3_FMT_CRC_SIG_BLUE_CONTROL_MASK                                                           0x0d51\n#define mmFMT3_FMT_CRC_SIG_BLUE_CONTROL_MASK_BASE_IDX                                                  2\n#define mmFMT3_FMT_CRC_SIG_RED_GREEN                                                                   0x0d52\n#define mmFMT3_FMT_CRC_SIG_RED_GREEN_BASE_IDX                                                          2\n#define mmFMT3_FMT_CRC_SIG_BLUE_CONTROL                                                                0x0d53\n#define mmFMT3_FMT_CRC_SIG_BLUE_CONTROL_BASE_IDX                                                       2\n#define mmFMT3_FMT_SIDE_BY_SIDE_STEREO_CONTROL                                                         0x0d54\n#define mmFMT3_FMT_SIDE_BY_SIDE_STEREO_CONTROL_BASE_IDX                                                2\n#define mmFMT3_FMT_420_HBLANK_EARLY_START                                                              0x0d55\n#define mmFMT3_FMT_420_HBLANK_EARLY_START_BASE_IDX                                                     2\n\n\n\n\n#define mmDCP4_GRPH_ENABLE                                                                             0x0d5a\n#define mmDCP4_GRPH_ENABLE_BASE_IDX                                                                    2\n#define mmDCP4_GRPH_CONTROL                                                                            0x0d5b\n#define mmDCP4_GRPH_CONTROL_BASE_IDX                                                                   2\n#define mmDCP4_GRPH_LUT_10BIT_BYPASS                                                                   0x0d5c\n#define mmDCP4_GRPH_LUT_10BIT_BYPASS_BASE_IDX                                                          2\n#define mmDCP4_GRPH_SWAP_CNTL                                                                          0x0d5d\n#define mmDCP4_GRPH_SWAP_CNTL_BASE_IDX                                                                 2\n#define mmDCP4_GRPH_PRIMARY_SURFACE_ADDRESS                                                            0x0d5e\n#define mmDCP4_GRPH_PRIMARY_SURFACE_ADDRESS_BASE_IDX                                                   2\n#define mmDCP4_GRPH_SECONDARY_SURFACE_ADDRESS                                                          0x0d5f\n#define mmDCP4_GRPH_SECONDARY_SURFACE_ADDRESS_BASE_IDX                                                 2\n#define mmDCP4_GRPH_PITCH                                                                              0x0d60\n#define mmDCP4_GRPH_PITCH_BASE_IDX                                                                     2\n#define mmDCP4_GRPH_PRIMARY_SURFACE_ADDRESS_HIGH                                                       0x0d61\n#define mmDCP4_GRPH_PRIMARY_SURFACE_ADDRESS_HIGH_BASE_IDX                                              2\n#define mmDCP4_GRPH_SECONDARY_SURFACE_ADDRESS_HIGH                                                     0x0d62\n#define mmDCP4_GRPH_SECONDARY_SURFACE_ADDRESS_HIGH_BASE_IDX                                            2\n#define mmDCP4_GRPH_SURFACE_OFFSET_X                                                                   0x0d63\n#define mmDCP4_GRPH_SURFACE_OFFSET_X_BASE_IDX                                                          2\n#define mmDCP4_GRPH_SURFACE_OFFSET_Y                                                                   0x0d64\n#define mmDCP4_GRPH_SURFACE_OFFSET_Y_BASE_IDX                                                          2\n#define mmDCP4_GRPH_X_START                                                                            0x0d65\n#define mmDCP4_GRPH_X_START_BASE_IDX                                                                   2\n#define mmDCP4_GRPH_Y_START                                                                            0x0d66\n#define mmDCP4_GRPH_Y_START_BASE_IDX                                                                   2\n#define mmDCP4_GRPH_X_END                                                                              0x0d67\n#define mmDCP4_GRPH_X_END_BASE_IDX                                                                     2\n#define mmDCP4_GRPH_Y_END                                                                              0x0d68\n#define mmDCP4_GRPH_Y_END_BASE_IDX                                                                     2\n#define mmDCP4_INPUT_GAMMA_CONTROL                                                                     0x0d69\n#define mmDCP4_INPUT_GAMMA_CONTROL_BASE_IDX                                                            2\n#define mmDCP4_GRPH_UPDATE                                                                             0x0d6a\n#define mmDCP4_GRPH_UPDATE_BASE_IDX                                                                    2\n#define mmDCP4_GRPH_FLIP_CONTROL                                                                       0x0d6b\n#define mmDCP4_GRPH_FLIP_CONTROL_BASE_IDX                                                              2\n#define mmDCP4_GRPH_SURFACE_ADDRESS_INUSE                                                              0x0d6c\n#define mmDCP4_GRPH_SURFACE_ADDRESS_INUSE_BASE_IDX                                                     2\n#define mmDCP4_GRPH_DFQ_CONTROL                                                                        0x0d6d\n#define mmDCP4_GRPH_DFQ_CONTROL_BASE_IDX                                                               2\n#define mmDCP4_GRPH_DFQ_STATUS                                                                         0x0d6e\n#define mmDCP4_GRPH_DFQ_STATUS_BASE_IDX                                                                2\n#define mmDCP4_GRPH_INTERRUPT_STATUS                                                                   0x0d6f\n#define mmDCP4_GRPH_INTERRUPT_STATUS_BASE_IDX                                                          2\n#define mmDCP4_GRPH_INTERRUPT_CONTROL                                                                  0x0d70\n#define mmDCP4_GRPH_INTERRUPT_CONTROL_BASE_IDX                                                         2\n#define mmDCP4_GRPH_SURFACE_ADDRESS_HIGH_INUSE                                                         0x0d71\n#define mmDCP4_GRPH_SURFACE_ADDRESS_HIGH_INUSE_BASE_IDX                                                2\n#define mmDCP4_GRPH_COMPRESS_SURFACE_ADDRESS                                                           0x0d72\n#define mmDCP4_GRPH_COMPRESS_SURFACE_ADDRESS_BASE_IDX                                                  2\n#define mmDCP4_GRPH_COMPRESS_PITCH                                                                     0x0d73\n#define mmDCP4_GRPH_COMPRESS_PITCH_BASE_IDX                                                            2\n#define mmDCP4_GRPH_COMPRESS_SURFACE_ADDRESS_HIGH                                                      0x0d74\n#define mmDCP4_GRPH_COMPRESS_SURFACE_ADDRESS_HIGH_BASE_IDX                                             2\n#define mmDCP4_GRPH_PIPE_OUTSTANDING_REQUEST_LIMIT                                                     0x0d75\n#define mmDCP4_GRPH_PIPE_OUTSTANDING_REQUEST_LIMIT_BASE_IDX                                            2\n#define mmDCP4_PRESCALE_GRPH_CONTROL                                                                   0x0d76\n#define mmDCP4_PRESCALE_GRPH_CONTROL_BASE_IDX                                                          2\n#define mmDCP4_PRESCALE_VALUES_GRPH_R                                                                  0x0d77\n#define mmDCP4_PRESCALE_VALUES_GRPH_R_BASE_IDX                                                         2\n#define mmDCP4_PRESCALE_VALUES_GRPH_G                                                                  0x0d78\n#define mmDCP4_PRESCALE_VALUES_GRPH_G_BASE_IDX                                                         2\n#define mmDCP4_PRESCALE_VALUES_GRPH_B                                                                  0x0d79\n#define mmDCP4_PRESCALE_VALUES_GRPH_B_BASE_IDX                                                         2\n#define mmDCP4_INPUT_CSC_CONTROL                                                                       0x0d7a\n#define mmDCP4_INPUT_CSC_CONTROL_BASE_IDX                                                              2\n#define mmDCP4_INPUT_CSC_C11_C12                                                                       0x0d7b\n#define mmDCP4_INPUT_CSC_C11_C12_BASE_IDX                                                              2\n#define mmDCP4_INPUT_CSC_C13_C14                                                                       0x0d7c\n#define mmDCP4_INPUT_CSC_C13_C14_BASE_IDX                                                              2\n#define mmDCP4_INPUT_CSC_C21_C22                                                                       0x0d7d\n#define mmDCP4_INPUT_CSC_C21_C22_BASE_IDX                                                              2\n#define mmDCP4_INPUT_CSC_C23_C24                                                                       0x0d7e\n#define mmDCP4_INPUT_CSC_C23_C24_BASE_IDX                                                              2\n#define mmDCP4_INPUT_CSC_C31_C32                                                                       0x0d7f\n#define mmDCP4_INPUT_CSC_C31_C32_BASE_IDX                                                              2\n#define mmDCP4_INPUT_CSC_C33_C34                                                                       0x0d80\n#define mmDCP4_INPUT_CSC_C33_C34_BASE_IDX                                                              2\n#define mmDCP4_OUTPUT_CSC_CONTROL                                                                      0x0d81\n#define mmDCP4_OUTPUT_CSC_CONTROL_BASE_IDX                                                             2\n#define mmDCP4_OUTPUT_CSC_C11_C12                                                                      0x0d82\n#define mmDCP4_OUTPUT_CSC_C11_C12_BASE_IDX                                                             2\n#define mmDCP4_OUTPUT_CSC_C13_C14                                                                      0x0d83\n#define mmDCP4_OUTPUT_CSC_C13_C14_BASE_IDX                                                             2\n#define mmDCP4_OUTPUT_CSC_C21_C22                                                                      0x0d84\n#define mmDCP4_OUTPUT_CSC_C21_C22_BASE_IDX                                                             2\n#define mmDCP4_OUTPUT_CSC_C23_C24                                                                      0x0d85\n#define mmDCP4_OUTPUT_CSC_C23_C24_BASE_IDX                                                             2\n#define mmDCP4_OUTPUT_CSC_C31_C32                                                                      0x0d86\n#define mmDCP4_OUTPUT_CSC_C31_C32_BASE_IDX                                                             2\n#define mmDCP4_OUTPUT_CSC_C33_C34                                                                      0x0d87\n#define mmDCP4_OUTPUT_CSC_C33_C34_BASE_IDX                                                             2\n#define mmDCP4_COMM_MATRIXA_TRANS_C11_C12                                                              0x0d88\n#define mmDCP4_COMM_MATRIXA_TRANS_C11_C12_BASE_IDX                                                     2\n#define mmDCP4_COMM_MATRIXA_TRANS_C13_C14                                                              0x0d89\n#define mmDCP4_COMM_MATRIXA_TRANS_C13_C14_BASE_IDX                                                     2\n#define mmDCP4_COMM_MATRIXA_TRANS_C21_C22                                                              0x0d8a\n#define mmDCP4_COMM_MATRIXA_TRANS_C21_C22_BASE_IDX                                                     2\n#define mmDCP4_COMM_MATRIXA_TRANS_C23_C24                                                              0x0d8b\n#define mmDCP4_COMM_MATRIXA_TRANS_C23_C24_BASE_IDX                                                     2\n#define mmDCP4_COMM_MATRIXA_TRANS_C31_C32                                                              0x0d8c\n#define mmDCP4_COMM_MATRIXA_TRANS_C31_C32_BASE_IDX                                                     2\n#define mmDCP4_COMM_MATRIXA_TRANS_C33_C34                                                              0x0d8d\n#define mmDCP4_COMM_MATRIXA_TRANS_C33_C34_BASE_IDX                                                     2\n#define mmDCP4_COMM_MATRIXB_TRANS_C11_C12                                                              0x0d8e\n#define mmDCP4_COMM_MATRIXB_TRANS_C11_C12_BASE_IDX                                                     2\n#define mmDCP4_COMM_MATRIXB_TRANS_C13_C14                                                              0x0d8f\n#define mmDCP4_COMM_MATRIXB_TRANS_C13_C14_BASE_IDX                                                     2\n#define mmDCP4_COMM_MATRIXB_TRANS_C21_C22                                                              0x0d90\n#define mmDCP4_COMM_MATRIXB_TRANS_C21_C22_BASE_IDX                                                     2\n#define mmDCP4_COMM_MATRIXB_TRANS_C23_C24                                                              0x0d91\n#define mmDCP4_COMM_MATRIXB_TRANS_C23_C24_BASE_IDX                                                     2\n#define mmDCP4_COMM_MATRIXB_TRANS_C31_C32                                                              0x0d92\n#define mmDCP4_COMM_MATRIXB_TRANS_C31_C32_BASE_IDX                                                     2\n#define mmDCP4_COMM_MATRIXB_TRANS_C33_C34                                                              0x0d93\n#define mmDCP4_COMM_MATRIXB_TRANS_C33_C34_BASE_IDX                                                     2\n#define mmDCP4_DENORM_CONTROL                                                                          0x0d94\n#define mmDCP4_DENORM_CONTROL_BASE_IDX                                                                 2\n#define mmDCP4_OUT_ROUND_CONTROL                                                                       0x0d95\n#define mmDCP4_OUT_ROUND_CONTROL_BASE_IDX                                                              2\n#define mmDCP4_OUT_CLAMP_CONTROL_R_CR                                                                  0x0d96\n#define mmDCP4_OUT_CLAMP_CONTROL_R_CR_BASE_IDX                                                         2\n#define mmDCP4_OUT_CLAMP_CONTROL_G_Y                                                                   0x0d97\n#define mmDCP4_OUT_CLAMP_CONTROL_G_Y_BASE_IDX                                                          2\n#define mmDCP4_OUT_CLAMP_CONTROL_B_CB                                                                  0x0d98\n#define mmDCP4_OUT_CLAMP_CONTROL_B_CB_BASE_IDX                                                         2\n#define mmDCP4_KEY_CONTROL                                                                             0x0d99\n#define mmDCP4_KEY_CONTROL_BASE_IDX                                                                    2\n#define mmDCP4_KEY_RANGE_ALPHA                                                                         0x0d9a\n#define mmDCP4_KEY_RANGE_ALPHA_BASE_IDX                                                                2\n#define mmDCP4_KEY_RANGE_RED                                                                           0x0d9b\n#define mmDCP4_KEY_RANGE_RED_BASE_IDX                                                                  2\n#define mmDCP4_KEY_RANGE_GREEN                                                                         0x0d9c\n#define mmDCP4_KEY_RANGE_GREEN_BASE_IDX                                                                2\n#define mmDCP4_KEY_RANGE_BLUE                                                                          0x0d9d\n#define mmDCP4_KEY_RANGE_BLUE_BASE_IDX                                                                 2\n#define mmDCP4_DEGAMMA_CONTROL                                                                         0x0d9e\n#define mmDCP4_DEGAMMA_CONTROL_BASE_IDX                                                                2\n#define mmDCP4_GAMUT_REMAP_CONTROL                                                                     0x0d9f\n#define mmDCP4_GAMUT_REMAP_CONTROL_BASE_IDX                                                            2\n#define mmDCP4_GAMUT_REMAP_C11_C12                                                                     0x0da0\n#define mmDCP4_GAMUT_REMAP_C11_C12_BASE_IDX                                                            2\n#define mmDCP4_GAMUT_REMAP_C13_C14                                                                     0x0da1\n#define mmDCP4_GAMUT_REMAP_C13_C14_BASE_IDX                                                            2\n#define mmDCP4_GAMUT_REMAP_C21_C22                                                                     0x0da2\n#define mmDCP4_GAMUT_REMAP_C21_C22_BASE_IDX                                                            2\n#define mmDCP4_GAMUT_REMAP_C23_C24                                                                     0x0da3\n#define mmDCP4_GAMUT_REMAP_C23_C24_BASE_IDX                                                            2\n#define mmDCP4_GAMUT_REMAP_C31_C32                                                                     0x0da4\n#define mmDCP4_GAMUT_REMAP_C31_C32_BASE_IDX                                                            2\n#define mmDCP4_GAMUT_REMAP_C33_C34                                                                     0x0da5\n#define mmDCP4_GAMUT_REMAP_C33_C34_BASE_IDX                                                            2\n#define mmDCP4_DCP_SPATIAL_DITHER_CNTL                                                                 0x0da6\n#define mmDCP4_DCP_SPATIAL_DITHER_CNTL_BASE_IDX                                                        2\n#define mmDCP4_DCP_RANDOM_SEEDS                                                                        0x0da7\n#define mmDCP4_DCP_RANDOM_SEEDS_BASE_IDX                                                               2\n#define mmDCP4_DCP_FP_CONVERTED_FIELD                                                                  0x0da8\n#define mmDCP4_DCP_FP_CONVERTED_FIELD_BASE_IDX                                                         2\n#define mmDCP4_CUR_CONTROL                                                                             0x0da9\n#define mmDCP4_CUR_CONTROL_BASE_IDX                                                                    2\n#define mmDCP4_CUR_SURFACE_ADDRESS                                                                     0x0daa\n#define mmDCP4_CUR_SURFACE_ADDRESS_BASE_IDX                                                            2\n#define mmDCP4_CUR_SIZE                                                                                0x0dab\n#define mmDCP4_CUR_SIZE_BASE_IDX                                                                       2\n#define mmDCP4_CUR_SURFACE_ADDRESS_HIGH                                                                0x0dac\n#define mmDCP4_CUR_SURFACE_ADDRESS_HIGH_BASE_IDX                                                       2\n#define mmDCP4_CUR_POSITION                                                                            0x0dad\n#define mmDCP4_CUR_POSITION_BASE_IDX                                                                   2\n#define mmDCP4_CUR_HOT_SPOT                                                                            0x0dae\n#define mmDCP4_CUR_HOT_SPOT_BASE_IDX                                                                   2\n#define mmDCP4_CUR_COLOR1                                                                              0x0daf\n#define mmDCP4_CUR_COLOR1_BASE_IDX                                                                     2\n#define mmDCP4_CUR_COLOR2                                                                              0x0db0\n#define mmDCP4_CUR_COLOR2_BASE_IDX                                                                     2\n#define mmDCP4_CUR_UPDATE                                                                              0x0db1\n#define mmDCP4_CUR_UPDATE_BASE_IDX                                                                     2\n#define mmDCP4_CUR_REQUEST_FILTER_CNTL                                                                 0x0dbb\n#define mmDCP4_CUR_REQUEST_FILTER_CNTL_BASE_IDX                                                        2\n#define mmDCP4_CUR_STEREO_CONTROL                                                                      0x0dbc\n#define mmDCP4_CUR_STEREO_CONTROL_BASE_IDX                                                             2\n#define mmDCP4_DC_LUT_RW_MODE                                                                          0x0dbe\n#define mmDCP4_DC_LUT_RW_MODE_BASE_IDX                                                                 2\n#define mmDCP4_DC_LUT_RW_INDEX                                                                         0x0dbf\n#define mmDCP4_DC_LUT_RW_INDEX_BASE_IDX                                                                2\n#define mmDCP4_DC_LUT_SEQ_COLOR                                                                        0x0dc0\n#define mmDCP4_DC_LUT_SEQ_COLOR_BASE_IDX                                                               2\n#define mmDCP4_DC_LUT_PWL_DATA                                                                         0x0dc1\n#define mmDCP4_DC_LUT_PWL_DATA_BASE_IDX                                                                2\n#define mmDCP4_DC_LUT_30_COLOR                                                                         0x0dc2\n#define mmDCP4_DC_LUT_30_COLOR_BASE_IDX                                                                2\n#define mmDCP4_DC_LUT_VGA_ACCESS_ENABLE                                                                0x0dc3\n#define mmDCP4_DC_LUT_VGA_ACCESS_ENABLE_BASE_IDX                                                       2\n#define mmDCP4_DC_LUT_WRITE_EN_MASK                                                                    0x0dc4\n#define mmDCP4_DC_LUT_WRITE_EN_MASK_BASE_IDX                                                           2\n#define mmDCP4_DC_LUT_AUTOFILL                                                                         0x0dc5\n#define mmDCP4_DC_LUT_AUTOFILL_BASE_IDX                                                                2\n#define mmDCP4_DC_LUT_CONTROL                                                                          0x0dc6\n#define mmDCP4_DC_LUT_CONTROL_BASE_IDX                                                                 2\n#define mmDCP4_DC_LUT_BLACK_OFFSET_BLUE                                                                0x0dc7\n#define mmDCP4_DC_LUT_BLACK_OFFSET_BLUE_BASE_IDX                                                       2\n#define mmDCP4_DC_LUT_BLACK_OFFSET_GREEN                                                               0x0dc8\n#define mmDCP4_DC_LUT_BLACK_OFFSET_GREEN_BASE_IDX                                                      2\n#define mmDCP4_DC_LUT_BLACK_OFFSET_RED                                                                 0x0dc9\n#define mmDCP4_DC_LUT_BLACK_OFFSET_RED_BASE_IDX                                                        2\n#define mmDCP4_DC_LUT_WHITE_OFFSET_BLUE                                                                0x0dca\n#define mmDCP4_DC_LUT_WHITE_OFFSET_BLUE_BASE_IDX                                                       2\n#define mmDCP4_DC_LUT_WHITE_OFFSET_GREEN                                                               0x0dcb\n#define mmDCP4_DC_LUT_WHITE_OFFSET_GREEN_BASE_IDX                                                      2\n#define mmDCP4_DC_LUT_WHITE_OFFSET_RED                                                                 0x0dcc\n#define mmDCP4_DC_LUT_WHITE_OFFSET_RED_BASE_IDX                                                        2\n#define mmDCP4_DCP_CRC_CONTROL                                                                         0x0dcd\n#define mmDCP4_DCP_CRC_CONTROL_BASE_IDX                                                                2\n#define mmDCP4_DCP_CRC_MASK                                                                            0x0dce\n#define mmDCP4_DCP_CRC_MASK_BASE_IDX                                                                   2\n#define mmDCP4_DCP_CRC_CURRENT                                                                         0x0dcf\n#define mmDCP4_DCP_CRC_CURRENT_BASE_IDX                                                                2\n#define mmDCP4_DVMM_PTE_CONTROL                                                                        0x0dd0\n#define mmDCP4_DVMM_PTE_CONTROL_BASE_IDX                                                               2\n#define mmDCP4_DCP_CRC_LAST                                                                            0x0dd1\n#define mmDCP4_DCP_CRC_LAST_BASE_IDX                                                                   2\n#define mmDCP4_DVMM_PTE_ARB_CONTROL                                                                    0x0dd2\n#define mmDCP4_DVMM_PTE_ARB_CONTROL_BASE_IDX                                                           2\n#define mmDCP4_GRPH_FLIP_RATE_CNTL                                                                     0x0dd4\n#define mmDCP4_GRPH_FLIP_RATE_CNTL_BASE_IDX                                                            2\n#define mmDCP4_DCP_GSL_CONTROL                                                                         0x0dd5\n#define mmDCP4_DCP_GSL_CONTROL_BASE_IDX                                                                2\n#define mmDCP4_DCP_LB_DATA_GAP_BETWEEN_CHUNK                                                           0x0dd6\n#define mmDCP4_DCP_LB_DATA_GAP_BETWEEN_CHUNK_BASE_IDX                                                  2\n#define mmDCP4_GRPH_STEREOSYNC_FLIP                                                                    0x0ddc\n#define mmDCP4_GRPH_STEREOSYNC_FLIP_BASE_IDX                                                           2\n#define mmDCP4_HW_ROTATION                                                                             0x0dde\n#define mmDCP4_HW_ROTATION_BASE_IDX                                                                    2\n#define mmDCP4_GRPH_XDMA_CACHE_UNDERFLOW_DET_CNTL                                                      0x0ddf\n#define mmDCP4_GRPH_XDMA_CACHE_UNDERFLOW_DET_CNTL_BASE_IDX                                             2\n#define mmDCP4_REGAMMA_CONTROL                                                                         0x0de0\n#define mmDCP4_REGAMMA_CONTROL_BASE_IDX                                                                2\n#define mmDCP4_REGAMMA_LUT_INDEX                                                                       0x0de1\n#define mmDCP4_REGAMMA_LUT_INDEX_BASE_IDX                                                              2\n#define mmDCP4_REGAMMA_LUT_DATA                                                                        0x0de2\n#define mmDCP4_REGAMMA_LUT_DATA_BASE_IDX                                                               2\n#define mmDCP4_REGAMMA_LUT_WRITE_EN_MASK                                                               0x0de3\n#define mmDCP4_REGAMMA_LUT_WRITE_EN_MASK_BASE_IDX                                                      2\n#define mmDCP4_REGAMMA_CNTLA_START_CNTL                                                                0x0de4\n#define mmDCP4_REGAMMA_CNTLA_START_CNTL_BASE_IDX                                                       2\n#define mmDCP4_REGAMMA_CNTLA_SLOPE_CNTL                                                                0x0de5\n#define mmDCP4_REGAMMA_CNTLA_SLOPE_CNTL_BASE_IDX                                                       2\n#define mmDCP4_REGAMMA_CNTLA_END_CNTL1                                                                 0x0de6\n#define mmDCP4_REGAMMA_CNTLA_END_CNTL1_BASE_IDX                                                        2\n#define mmDCP4_REGAMMA_CNTLA_END_CNTL2                                                                 0x0de7\n#define mmDCP4_REGAMMA_CNTLA_END_CNTL2_BASE_IDX                                                        2\n#define mmDCP4_REGAMMA_CNTLA_REGION_0_1                                                                0x0de8\n#define mmDCP4_REGAMMA_CNTLA_REGION_0_1_BASE_IDX                                                       2\n#define mmDCP4_REGAMMA_CNTLA_REGION_2_3                                                                0x0de9\n#define mmDCP4_REGAMMA_CNTLA_REGION_2_3_BASE_IDX                                                       2\n#define mmDCP4_REGAMMA_CNTLA_REGION_4_5                                                                0x0dea\n#define mmDCP4_REGAMMA_CNTLA_REGION_4_5_BASE_IDX                                                       2\n#define mmDCP4_REGAMMA_CNTLA_REGION_6_7                                                                0x0deb\n#define mmDCP4_REGAMMA_CNTLA_REGION_6_7_BASE_IDX                                                       2\n#define mmDCP4_REGAMMA_CNTLA_REGION_8_9                                                                0x0dec\n#define mmDCP4_REGAMMA_CNTLA_REGION_8_9_BASE_IDX                                                       2\n#define mmDCP4_REGAMMA_CNTLA_REGION_10_11                                                              0x0ded\n#define mmDCP4_REGAMMA_CNTLA_REGION_10_11_BASE_IDX                                                     2\n#define mmDCP4_REGAMMA_CNTLA_REGION_12_13                                                              0x0dee\n#define mmDCP4_REGAMMA_CNTLA_REGION_12_13_BASE_IDX                                                     2\n#define mmDCP4_REGAMMA_CNTLA_REGION_14_15                                                              0x0def\n#define mmDCP4_REGAMMA_CNTLA_REGION_14_15_BASE_IDX                                                     2\n#define mmDCP4_REGAMMA_CNTLB_START_CNTL                                                                0x0df0\n#define mmDCP4_REGAMMA_CNTLB_START_CNTL_BASE_IDX                                                       2\n#define mmDCP4_REGAMMA_CNTLB_SLOPE_CNTL                                                                0x0df1\n#define mmDCP4_REGAMMA_CNTLB_SLOPE_CNTL_BASE_IDX                                                       2\n#define mmDCP4_REGAMMA_CNTLB_END_CNTL1                                                                 0x0df2\n#define mmDCP4_REGAMMA_CNTLB_END_CNTL1_BASE_IDX                                                        2\n#define mmDCP4_REGAMMA_CNTLB_END_CNTL2                                                                 0x0df3\n#define mmDCP4_REGAMMA_CNTLB_END_CNTL2_BASE_IDX                                                        2\n#define mmDCP4_REGAMMA_CNTLB_REGION_0_1                                                                0x0df4\n#define mmDCP4_REGAMMA_CNTLB_REGION_0_1_BASE_IDX                                                       2\n#define mmDCP4_REGAMMA_CNTLB_REGION_2_3                                                                0x0df5\n#define mmDCP4_REGAMMA_CNTLB_REGION_2_3_BASE_IDX                                                       2\n#define mmDCP4_REGAMMA_CNTLB_REGION_4_5                                                                0x0df6\n#define mmDCP4_REGAMMA_CNTLB_REGION_4_5_BASE_IDX                                                       2\n#define mmDCP4_REGAMMA_CNTLB_REGION_6_7                                                                0x0df7\n#define mmDCP4_REGAMMA_CNTLB_REGION_6_7_BASE_IDX                                                       2\n#define mmDCP4_REGAMMA_CNTLB_REGION_8_9                                                                0x0df8\n#define mmDCP4_REGAMMA_CNTLB_REGION_8_9_BASE_IDX                                                       2\n#define mmDCP4_REGAMMA_CNTLB_REGION_10_11                                                              0x0df9\n#define mmDCP4_REGAMMA_CNTLB_REGION_10_11_BASE_IDX                                                     2\n#define mmDCP4_REGAMMA_CNTLB_REGION_12_13                                                              0x0dfa\n#define mmDCP4_REGAMMA_CNTLB_REGION_12_13_BASE_IDX                                                     2\n#define mmDCP4_REGAMMA_CNTLB_REGION_14_15                                                              0x0dfb\n#define mmDCP4_REGAMMA_CNTLB_REGION_14_15_BASE_IDX                                                     2\n#define mmDCP4_ALPHA_CONTROL                                                                           0x0dfc\n#define mmDCP4_ALPHA_CONTROL_BASE_IDX                                                                  2\n#define mmDCP4_GRPH_XDMA_RECOVERY_SURFACE_ADDRESS                                                      0x0dfd\n#define mmDCP4_GRPH_XDMA_RECOVERY_SURFACE_ADDRESS_BASE_IDX                                             2\n#define mmDCP4_GRPH_XDMA_RECOVERY_SURFACE_ADDRESS_HIGH                                                 0x0dfe\n#define mmDCP4_GRPH_XDMA_RECOVERY_SURFACE_ADDRESS_HIGH_BASE_IDX                                        2\n#define mmDCP4_GRPH_XDMA_CACHE_UNDERFLOW_DET_STATUS                                                    0x0dff\n#define mmDCP4_GRPH_XDMA_CACHE_UNDERFLOW_DET_STATUS_BASE_IDX                                           2\n#define mmDCP4_GRPH_XDMA_FLIP_TIMEOUT                                                                  0x0e00\n#define mmDCP4_GRPH_XDMA_FLIP_TIMEOUT_BASE_IDX                                                         2\n#define mmDCP4_GRPH_XDMA_FLIP_AVG_DELAY                                                                0x0e01\n#define mmDCP4_GRPH_XDMA_FLIP_AVG_DELAY_BASE_IDX                                                       2\n#define mmDCP4_GRPH_SURFACE_COUNTER_CONTROL                                                            0x0e02\n#define mmDCP4_GRPH_SURFACE_COUNTER_CONTROL_BASE_IDX                                                   2\n#define mmDCP4_GRPH_SURFACE_COUNTER_OUTPUT                                                             0x0e03\n#define mmDCP4_GRPH_SURFACE_COUNTER_OUTPUT_BASE_IDX                                                    2\n\n\n\n\n#define mmLB4_LB_DATA_FORMAT                                                                           0x0e1a\n#define mmLB4_LB_DATA_FORMAT_BASE_IDX                                                                  2\n#define mmLB4_LB_MEMORY_CTRL                                                                           0x0e1b\n#define mmLB4_LB_MEMORY_CTRL_BASE_IDX                                                                  2\n#define mmLB4_LB_MEMORY_SIZE_STATUS                                                                    0x0e1c\n#define mmLB4_LB_MEMORY_SIZE_STATUS_BASE_IDX                                                           2\n#define mmLB4_LB_DESKTOP_HEIGHT                                                                        0x0e1d\n#define mmLB4_LB_DESKTOP_HEIGHT_BASE_IDX                                                               2\n#define mmLB4_LB_VLINE_START_END                                                                       0x0e1e\n#define mmLB4_LB_VLINE_START_END_BASE_IDX                                                              2\n#define mmLB4_LB_VLINE2_START_END                                                                      0x0e1f\n#define mmLB4_LB_VLINE2_START_END_BASE_IDX                                                             2\n#define mmLB4_LB_V_COUNTER                                                                             0x0e20\n#define mmLB4_LB_V_COUNTER_BASE_IDX                                                                    2\n#define mmLB4_LB_SNAPSHOT_V_COUNTER                                                                    0x0e21\n#define mmLB4_LB_SNAPSHOT_V_COUNTER_BASE_IDX                                                           2\n#define mmLB4_LB_INTERRUPT_MASK                                                                        0x0e22\n#define mmLB4_LB_INTERRUPT_MASK_BASE_IDX                                                               2\n#define mmLB4_LB_VLINE_STATUS                                                                          0x0e23\n#define mmLB4_LB_VLINE_STATUS_BASE_IDX                                                                 2\n#define mmLB4_LB_VLINE2_STATUS                                                                         0x0e24\n#define mmLB4_LB_VLINE2_STATUS_BASE_IDX                                                                2\n#define mmLB4_LB_VBLANK_STATUS                                                                         0x0e25\n#define mmLB4_LB_VBLANK_STATUS_BASE_IDX                                                                2\n#define mmLB4_LB_SYNC_RESET_SEL                                                                        0x0e26\n#define mmLB4_LB_SYNC_RESET_SEL_BASE_IDX                                                               2\n#define mmLB4_LB_BLACK_KEYER_R_CR                                                                      0x0e27\n#define mmLB4_LB_BLACK_KEYER_R_CR_BASE_IDX                                                             2\n#define mmLB4_LB_BLACK_KEYER_G_Y                                                                       0x0e28\n#define mmLB4_LB_BLACK_KEYER_G_Y_BASE_IDX                                                              2\n#define mmLB4_LB_BLACK_KEYER_B_CB                                                                      0x0e29\n#define mmLB4_LB_BLACK_KEYER_B_CB_BASE_IDX                                                             2\n#define mmLB4_LB_KEYER_COLOR_CTRL                                                                      0x0e2a\n#define mmLB4_LB_KEYER_COLOR_CTRL_BASE_IDX                                                             2\n#define mmLB4_LB_KEYER_COLOR_R_CR                                                                      0x0e2b\n#define mmLB4_LB_KEYER_COLOR_R_CR_BASE_IDX                                                             2\n#define mmLB4_LB_KEYER_COLOR_G_Y                                                                       0x0e2c\n#define mmLB4_LB_KEYER_COLOR_G_Y_BASE_IDX                                                              2\n#define mmLB4_LB_KEYER_COLOR_B_CB                                                                      0x0e2d\n#define mmLB4_LB_KEYER_COLOR_B_CB_BASE_IDX                                                             2\n#define mmLB4_LB_KEYER_COLOR_REP_R_CR                                                                  0x0e2e\n#define mmLB4_LB_KEYER_COLOR_REP_R_CR_BASE_IDX                                                         2\n#define mmLB4_LB_KEYER_COLOR_REP_G_Y                                                                   0x0e2f\n#define mmLB4_LB_KEYER_COLOR_REP_G_Y_BASE_IDX                                                          2\n#define mmLB4_LB_KEYER_COLOR_REP_B_CB                                                                  0x0e30\n#define mmLB4_LB_KEYER_COLOR_REP_B_CB_BASE_IDX                                                         2\n#define mmLB4_LB_BUFFER_LEVEL_STATUS                                                                   0x0e31\n#define mmLB4_LB_BUFFER_LEVEL_STATUS_BASE_IDX                                                          2\n#define mmLB4_LB_BUFFER_URGENCY_CTRL                                                                   0x0e32\n#define mmLB4_LB_BUFFER_URGENCY_CTRL_BASE_IDX                                                          2\n#define mmLB4_LB_BUFFER_URGENCY_STATUS                                                                 0x0e33\n#define mmLB4_LB_BUFFER_URGENCY_STATUS_BASE_IDX                                                        2\n#define mmLB4_LB_BUFFER_STATUS                                                                         0x0e34\n#define mmLB4_LB_BUFFER_STATUS_BASE_IDX                                                                2\n#define mmLB4_LB_NO_OUTSTANDING_REQ_STATUS                                                             0x0e35\n#define mmLB4_LB_NO_OUTSTANDING_REQ_STATUS_BASE_IDX                                                    2\n#define mmLB4_MVP_AFR_FLIP_MODE                                                                        0x0e36\n#define mmLB4_MVP_AFR_FLIP_MODE_BASE_IDX                                                               2\n#define mmLB4_MVP_AFR_FLIP_FIFO_CNTL                                                                   0x0e37\n#define mmLB4_MVP_AFR_FLIP_FIFO_CNTL_BASE_IDX                                                          2\n#define mmLB4_MVP_FLIP_LINE_NUM_INSERT                                                                 0x0e38\n#define mmLB4_MVP_FLIP_LINE_NUM_INSERT_BASE_IDX                                                        2\n#define mmLB4_DC_MVP_LB_CONTROL                                                                        0x0e39\n#define mmLB4_DC_MVP_LB_CONTROL_BASE_IDX                                                               2\n\n\n\n\n#define mmDCFE4_DCFE_CLOCK_CONTROL                                                                     0x0e5a\n#define mmDCFE4_DCFE_CLOCK_CONTROL_BASE_IDX                                                            2\n#define mmDCFE4_DCFE_SOFT_RESET                                                                        0x0e5b\n#define mmDCFE4_DCFE_SOFT_RESET_BASE_IDX                                                               2\n#define mmDCFE4_DCFE_MEM_PWR_CTRL                                                                      0x0e5d\n#define mmDCFE4_DCFE_MEM_PWR_CTRL_BASE_IDX                                                             2\n#define mmDCFE4_DCFE_MEM_PWR_CTRL2                                                                     0x0e5e\n#define mmDCFE4_DCFE_MEM_PWR_CTRL2_BASE_IDX                                                            2\n#define mmDCFE4_DCFE_MEM_PWR_STATUS                                                                    0x0e5f\n#define mmDCFE4_DCFE_MEM_PWR_STATUS_BASE_IDX                                                           2\n#define mmDCFE4_DCFE_MISC                                                                              0x0e60\n#define mmDCFE4_DCFE_MISC_BASE_IDX                                                                     2\n#define mmDCFE4_DCFE_FLUSH                                                                             0x0e61\n#define mmDCFE4_DCFE_FLUSH_BASE_IDX                                                                    2\n\n\n\n\n#define mmDC_PERFMON7_PERFCOUNTER_CNTL                                                                 0x0e6e\n#define mmDC_PERFMON7_PERFCOUNTER_CNTL_BASE_IDX                                                        2\n#define mmDC_PERFMON7_PERFCOUNTER_CNTL2                                                                0x0e6f\n#define mmDC_PERFMON7_PERFCOUNTER_CNTL2_BASE_IDX                                                       2\n#define mmDC_PERFMON7_PERFCOUNTER_STATE                                                                0x0e70\n#define mmDC_PERFMON7_PERFCOUNTER_STATE_BASE_IDX                                                       2\n#define mmDC_PERFMON7_PERFMON_CNTL                                                                     0x0e71\n#define mmDC_PERFMON7_PERFMON_CNTL_BASE_IDX                                                            2\n#define mmDC_PERFMON7_PERFMON_CNTL2                                                                    0x0e72\n#define mmDC_PERFMON7_PERFMON_CNTL2_BASE_IDX                                                           2\n#define mmDC_PERFMON7_PERFMON_CVALUE_INT_MISC                                                          0x0e73\n#define mmDC_PERFMON7_PERFMON_CVALUE_INT_MISC_BASE_IDX                                                 2\n#define mmDC_PERFMON7_PERFMON_CVALUE_LOW                                                               0x0e74\n#define mmDC_PERFMON7_PERFMON_CVALUE_LOW_BASE_IDX                                                      2\n#define mmDC_PERFMON7_PERFMON_HI                                                                       0x0e75\n#define mmDC_PERFMON7_PERFMON_HI_BASE_IDX                                                              2\n#define mmDC_PERFMON7_PERFMON_LOW                                                                      0x0e76\n#define mmDC_PERFMON7_PERFMON_LOW_BASE_IDX                                                             2\n\n\n\n\n#define mmDMIF_PG4_DPG_PIPE_ARBITRATION_CONTROL1                                                       0x0e7a\n#define mmDMIF_PG4_DPG_PIPE_ARBITRATION_CONTROL1_BASE_IDX                                              2\n#define mmDMIF_PG4_DPG_PIPE_ARBITRATION_CONTROL2                                                       0x0e7b\n#define mmDMIF_PG4_DPG_PIPE_ARBITRATION_CONTROL2_BASE_IDX                                              2\n#define mmDMIF_PG4_DPG_WATERMARK_MASK_CONTROL                                                          0x0e7c\n#define mmDMIF_PG4_DPG_WATERMARK_MASK_CONTROL_BASE_IDX                                                 2\n#define mmDMIF_PG4_DPG_PIPE_URGENCY_CONTROL                                                            0x0e7d\n#define mmDMIF_PG4_DPG_PIPE_URGENCY_CONTROL_BASE_IDX                                                   2\n#define mmDMIF_PG4_DPG_PIPE_URGENT_LEVEL_CONTROL                                                       0x0e7e\n#define mmDMIF_PG4_DPG_PIPE_URGENT_LEVEL_CONTROL_BASE_IDX                                              2\n#define mmDMIF_PG4_DPG_PIPE_STUTTER_CONTROL                                                            0x0e7f\n#define mmDMIF_PG4_DPG_PIPE_STUTTER_CONTROL_BASE_IDX                                                   2\n#define mmDMIF_PG4_DPG_PIPE_STUTTER_CONTROL2                                                           0x0e80\n#define mmDMIF_PG4_DPG_PIPE_STUTTER_CONTROL2_BASE_IDX                                                  2\n#define mmDMIF_PG4_DPG_PIPE_LOW_POWER_CONTROL                                                          0x0e81\n#define mmDMIF_PG4_DPG_PIPE_LOW_POWER_CONTROL_BASE_IDX                                                 2\n#define mmDMIF_PG4_DPG_REPEATER_PROGRAM                                                                0x0e82\n#define mmDMIF_PG4_DPG_REPEATER_PROGRAM_BASE_IDX                                                       2\n#define mmDMIF_PG4_DPG_CHK_PRE_PROC_CNTL                                                               0x0e86\n#define mmDMIF_PG4_DPG_CHK_PRE_PROC_CNTL_BASE_IDX                                                      2\n#define mmDMIF_PG4_DPG_DVMM_STATUS                                                                     0x0e87\n#define mmDMIF_PG4_DPG_DVMM_STATUS_BASE_IDX                                                            2\n\n\n\n\n#define mmSCL4_SCL_COEF_RAM_SELECT                                                                     0x0e9a\n#define mmSCL4_SCL_COEF_RAM_SELECT_BASE_IDX                                                            2\n#define mmSCL4_SCL_COEF_RAM_TAP_DATA                                                                   0x0e9b\n#define mmSCL4_SCL_COEF_RAM_TAP_DATA_BASE_IDX                                                          2\n#define mmSCL4_SCL_MODE                                                                                0x0e9c\n#define mmSCL4_SCL_MODE_BASE_IDX                                                                       2\n#define mmSCL4_SCL_TAP_CONTROL                                                                         0x0e9d\n#define mmSCL4_SCL_TAP_CONTROL_BASE_IDX                                                                2\n#define mmSCL4_SCL_CONTROL                                                                             0x0e9e\n#define mmSCL4_SCL_CONTROL_BASE_IDX                                                                    2\n#define mmSCL4_SCL_BYPASS_CONTROL                                                                      0x0e9f\n#define mmSCL4_SCL_BYPASS_CONTROL_BASE_IDX                                                             2\n#define mmSCL4_SCL_MANUAL_REPLICATE_CONTROL                                                            0x0ea0\n#define mmSCL4_SCL_MANUAL_REPLICATE_CONTROL_BASE_IDX                                                   2\n#define mmSCL4_SCL_AUTOMATIC_MODE_CONTROL                                                              0x0ea1\n#define mmSCL4_SCL_AUTOMATIC_MODE_CONTROL_BASE_IDX                                                     2\n#define mmSCL4_SCL_HORZ_FILTER_CONTROL                                                                 0x0ea2\n#define mmSCL4_SCL_HORZ_FILTER_CONTROL_BASE_IDX                                                        2\n#define mmSCL4_SCL_HORZ_FILTER_SCALE_RATIO                                                             0x0ea3\n#define mmSCL4_SCL_HORZ_FILTER_SCALE_RATIO_BASE_IDX                                                    2\n#define mmSCL4_SCL_HORZ_FILTER_INIT                                                                    0x0ea4\n#define mmSCL4_SCL_HORZ_FILTER_INIT_BASE_IDX                                                           2\n#define mmSCL4_SCL_VERT_FILTER_CONTROL                                                                 0x0ea5\n#define mmSCL4_SCL_VERT_FILTER_CONTROL_BASE_IDX                                                        2\n#define mmSCL4_SCL_VERT_FILTER_SCALE_RATIO                                                             0x0ea6\n#define mmSCL4_SCL_VERT_FILTER_SCALE_RATIO_BASE_IDX                                                    2\n#define mmSCL4_SCL_VERT_FILTER_INIT                                                                    0x0ea7\n#define mmSCL4_SCL_VERT_FILTER_INIT_BASE_IDX                                                           2\n#define mmSCL4_SCL_VERT_FILTER_INIT_BOT                                                                0x0ea8\n#define mmSCL4_SCL_VERT_FILTER_INIT_BOT_BASE_IDX                                                       2\n#define mmSCL4_SCL_ROUND_OFFSET                                                                        0x0ea9\n#define mmSCL4_SCL_ROUND_OFFSET_BASE_IDX                                                               2\n#define mmSCL4_SCL_UPDATE                                                                              0x0eaa\n#define mmSCL4_SCL_UPDATE_BASE_IDX                                                                     2\n#define mmSCL4_SCL_F_SHARP_CONTROL                                                                     0x0eab\n#define mmSCL4_SCL_F_SHARP_CONTROL_BASE_IDX                                                            2\n#define mmSCL4_SCL_ALU_CONTROL                                                                         0x0eac\n#define mmSCL4_SCL_ALU_CONTROL_BASE_IDX                                                                2\n#define mmSCL4_SCL_COEF_RAM_CONFLICT_STATUS                                                            0x0ead\n#define mmSCL4_SCL_COEF_RAM_CONFLICT_STATUS_BASE_IDX                                                   2\n#define mmSCL4_VIEWPORT_START_SECONDARY                                                                0x0eae\n#define mmSCL4_VIEWPORT_START_SECONDARY_BASE_IDX                                                       2\n#define mmSCL4_VIEWPORT_START                                                                          0x0eaf\n#define mmSCL4_VIEWPORT_START_BASE_IDX                                                                 2\n#define mmSCL4_VIEWPORT_SIZE                                                                           0x0eb0\n#define mmSCL4_VIEWPORT_SIZE_BASE_IDX                                                                  2\n#define mmSCL4_EXT_OVERSCAN_LEFT_RIGHT                                                                 0x0eb1\n#define mmSCL4_EXT_OVERSCAN_LEFT_RIGHT_BASE_IDX                                                        2\n#define mmSCL4_EXT_OVERSCAN_TOP_BOTTOM                                                                 0x0eb2\n#define mmSCL4_EXT_OVERSCAN_TOP_BOTTOM_BASE_IDX                                                        2\n#define mmSCL4_SCL_MODE_CHANGE_DET1                                                                    0x0eb3\n#define mmSCL4_SCL_MODE_CHANGE_DET1_BASE_IDX                                                           2\n#define mmSCL4_SCL_MODE_CHANGE_DET2                                                                    0x0eb4\n#define mmSCL4_SCL_MODE_CHANGE_DET2_BASE_IDX                                                           2\n#define mmSCL4_SCL_MODE_CHANGE_DET3                                                                    0x0eb5\n#define mmSCL4_SCL_MODE_CHANGE_DET3_BASE_IDX                                                           2\n#define mmSCL4_SCL_MODE_CHANGE_MASK                                                                    0x0eb6\n#define mmSCL4_SCL_MODE_CHANGE_MASK_BASE_IDX                                                           2\n\n\n\n\n#define mmBLND4_BLND_CONTROL                                                                           0x0ec7\n#define mmBLND4_BLND_CONTROL_BASE_IDX                                                                  2\n#define mmBLND4_BLND_SM_CONTROL2                                                                       0x0ec8\n#define mmBLND4_BLND_SM_CONTROL2_BASE_IDX                                                              2\n#define mmBLND4_BLND_CONTROL2                                                                          0x0ec9\n#define mmBLND4_BLND_CONTROL2_BASE_IDX                                                                 2\n#define mmBLND4_BLND_UPDATE                                                                            0x0eca\n#define mmBLND4_BLND_UPDATE_BASE_IDX                                                                   2\n#define mmBLND4_BLND_UNDERFLOW_INTERRUPT                                                               0x0ecb\n#define mmBLND4_BLND_UNDERFLOW_INTERRUPT_BASE_IDX                                                      2\n#define mmBLND4_BLND_V_UPDATE_LOCK                                                                     0x0ecc\n#define mmBLND4_BLND_V_UPDATE_LOCK_BASE_IDX                                                            2\n#define mmBLND4_BLND_REG_UPDATE_STATUS                                                                 0x0ecd\n#define mmBLND4_BLND_REG_UPDATE_STATUS_BASE_IDX                                                        2\n\n\n\n\n#define mmCRTC4_CRTC_H_BLANK_EARLY_NUM                                                                 0x0ed2\n#define mmCRTC4_CRTC_H_BLANK_EARLY_NUM_BASE_IDX                                                        2\n#define mmCRTC4_CRTC_H_TOTAL                                                                           0x0ed3\n#define mmCRTC4_CRTC_H_TOTAL_BASE_IDX                                                                  2\n#define mmCRTC4_CRTC_H_BLANK_START_END                                                                 0x0ed4\n#define mmCRTC4_CRTC_H_BLANK_START_END_BASE_IDX                                                        2\n#define mmCRTC4_CRTC_H_SYNC_A                                                                          0x0ed5\n#define mmCRTC4_CRTC_H_SYNC_A_BASE_IDX                                                                 2\n#define mmCRTC4_CRTC_H_SYNC_A_CNTL                                                                     0x0ed6\n#define mmCRTC4_CRTC_H_SYNC_A_CNTL_BASE_IDX                                                            2\n#define mmCRTC4_CRTC_H_SYNC_B                                                                          0x0ed7\n#define mmCRTC4_CRTC_H_SYNC_B_BASE_IDX                                                                 2\n#define mmCRTC4_CRTC_H_SYNC_B_CNTL                                                                     0x0ed8\n#define mmCRTC4_CRTC_H_SYNC_B_CNTL_BASE_IDX                                                            2\n#define mmCRTC4_CRTC_VBI_END                                                                           0x0ed9\n#define mmCRTC4_CRTC_VBI_END_BASE_IDX                                                                  2\n#define mmCRTC4_CRTC_V_TOTAL                                                                           0x0eda\n#define mmCRTC4_CRTC_V_TOTAL_BASE_IDX                                                                  2\n#define mmCRTC4_CRTC_V_TOTAL_MIN                                                                       0x0edb\n#define mmCRTC4_CRTC_V_TOTAL_MIN_BASE_IDX                                                              2\n#define mmCRTC4_CRTC_V_TOTAL_MAX                                                                       0x0edc\n#define mmCRTC4_CRTC_V_TOTAL_MAX_BASE_IDX                                                              2\n#define mmCRTC4_CRTC_V_TOTAL_CONTROL                                                                   0x0edd\n#define mmCRTC4_CRTC_V_TOTAL_CONTROL_BASE_IDX                                                          2\n#define mmCRTC4_CRTC_V_TOTAL_INT_STATUS                                                                0x0ede\n#define mmCRTC4_CRTC_V_TOTAL_INT_STATUS_BASE_IDX                                                       2\n#define mmCRTC4_CRTC_VSYNC_NOM_INT_STATUS                                                              0x0edf\n#define mmCRTC4_CRTC_VSYNC_NOM_INT_STATUS_BASE_IDX                                                     2\n#define mmCRTC4_CRTC_V_BLANK_START_END                                                                 0x0ee0\n#define mmCRTC4_CRTC_V_BLANK_START_END_BASE_IDX                                                        2\n#define mmCRTC4_CRTC_V_SYNC_A                                                                          0x0ee1\n#define mmCRTC4_CRTC_V_SYNC_A_BASE_IDX                                                                 2\n#define mmCRTC4_CRTC_V_SYNC_A_CNTL                                                                     0x0ee2\n#define mmCRTC4_CRTC_V_SYNC_A_CNTL_BASE_IDX                                                            2\n#define mmCRTC4_CRTC_V_SYNC_B                                                                          0x0ee3\n#define mmCRTC4_CRTC_V_SYNC_B_BASE_IDX                                                                 2\n#define mmCRTC4_CRTC_V_SYNC_B_CNTL                                                                     0x0ee4\n#define mmCRTC4_CRTC_V_SYNC_B_CNTL_BASE_IDX                                                            2\n#define mmCRTC4_CRTC_DTMTEST_CNTL                                                                      0x0ee5\n#define mmCRTC4_CRTC_DTMTEST_CNTL_BASE_IDX                                                             2\n#define mmCRTC4_CRTC_DTMTEST_STATUS_POSITION                                                           0x0ee6\n#define mmCRTC4_CRTC_DTMTEST_STATUS_POSITION_BASE_IDX                                                  2\n#define mmCRTC4_CRTC_TRIGA_CNTL                                                                        0x0ee7\n#define mmCRTC4_CRTC_TRIGA_CNTL_BASE_IDX                                                               2\n#define mmCRTC4_CRTC_TRIGA_MANUAL_TRIG                                                                 0x0ee8\n#define mmCRTC4_CRTC_TRIGA_MANUAL_TRIG_BASE_IDX                                                        2\n#define mmCRTC4_CRTC_TRIGB_CNTL                                                                        0x0ee9\n#define mmCRTC4_CRTC_TRIGB_CNTL_BASE_IDX                                                               2\n#define mmCRTC4_CRTC_TRIGB_MANUAL_TRIG                                                                 0x0eea\n#define mmCRTC4_CRTC_TRIGB_MANUAL_TRIG_BASE_IDX                                                        2\n#define mmCRTC4_CRTC_FORCE_COUNT_NOW_CNTL                                                              0x0eeb\n#define mmCRTC4_CRTC_FORCE_COUNT_NOW_CNTL_BASE_IDX                                                     2\n#define mmCRTC4_CRTC_FLOW_CONTROL                                                                      0x0eec\n#define mmCRTC4_CRTC_FLOW_CONTROL_BASE_IDX                                                             2\n#define mmCRTC4_CRTC_STEREO_FORCE_NEXT_EYE                                                             0x0eed\n#define mmCRTC4_CRTC_STEREO_FORCE_NEXT_EYE_BASE_IDX                                                    2\n#define mmCRTC4_CRTC_AVSYNC_COUNTER                                                                    0x0eee\n#define mmCRTC4_CRTC_AVSYNC_COUNTER_BASE_IDX                                                           2\n#define mmCRTC4_CRTC_CONTROL                                                                           0x0eef\n#define mmCRTC4_CRTC_CONTROL_BASE_IDX                                                                  2\n#define mmCRTC4_CRTC_BLANK_CONTROL                                                                     0x0ef0\n#define mmCRTC4_CRTC_BLANK_CONTROL_BASE_IDX                                                            2\n#define mmCRTC4_CRTC_INTERLACE_CONTROL                                                                 0x0ef1\n#define mmCRTC4_CRTC_INTERLACE_CONTROL_BASE_IDX                                                        2\n#define mmCRTC4_CRTC_INTERLACE_STATUS                                                                  0x0ef2\n#define mmCRTC4_CRTC_INTERLACE_STATUS_BASE_IDX                                                         2\n#define mmCRTC4_CRTC_FIELD_INDICATION_CONTROL                                                          0x0ef3\n#define mmCRTC4_CRTC_FIELD_INDICATION_CONTROL_BASE_IDX                                                 2\n#define mmCRTC4_CRTC_PIXEL_DATA_READBACK0                                                              0x0ef4\n#define mmCRTC4_CRTC_PIXEL_DATA_READBACK0_BASE_IDX                                                     2\n#define mmCRTC4_CRTC_PIXEL_DATA_READBACK1                                                              0x0ef5\n#define mmCRTC4_CRTC_PIXEL_DATA_READBACK1_BASE_IDX                                                     2\n#define mmCRTC4_CRTC_STATUS                                                                            0x0ef6\n#define mmCRTC4_CRTC_STATUS_BASE_IDX                                                                   2\n#define mmCRTC4_CRTC_STATUS_POSITION                                                                   0x0ef7\n#define mmCRTC4_CRTC_STATUS_POSITION_BASE_IDX                                                          2\n#define mmCRTC4_CRTC_NOM_VERT_POSITION                                                                 0x0ef8\n#define mmCRTC4_CRTC_NOM_VERT_POSITION_BASE_IDX                                                        2\n#define mmCRTC4_CRTC_STATUS_FRAME_COUNT                                                                0x0ef9\n#define mmCRTC4_CRTC_STATUS_FRAME_COUNT_BASE_IDX                                                       2\n#define mmCRTC4_CRTC_STATUS_VF_COUNT                                                                   0x0efa\n#define mmCRTC4_CRTC_STATUS_VF_COUNT_BASE_IDX                                                          2\n#define mmCRTC4_CRTC_STATUS_HV_COUNT                                                                   0x0efb\n#define mmCRTC4_CRTC_STATUS_HV_COUNT_BASE_IDX                                                          2\n#define mmCRTC4_CRTC_COUNT_CONTROL                                                                     0x0efc\n#define mmCRTC4_CRTC_COUNT_CONTROL_BASE_IDX                                                            2\n#define mmCRTC4_CRTC_COUNT_RESET                                                                       0x0efd\n#define mmCRTC4_CRTC_COUNT_RESET_BASE_IDX                                                              2\n#define mmCRTC4_CRTC_MANUAL_FORCE_VSYNC_NEXT_LINE                                                      0x0efe\n#define mmCRTC4_CRTC_MANUAL_FORCE_VSYNC_NEXT_LINE_BASE_IDX                                             2\n#define mmCRTC4_CRTC_VERT_SYNC_CONTROL                                                                 0x0eff\n#define mmCRTC4_CRTC_VERT_SYNC_CONTROL_BASE_IDX                                                        2\n#define mmCRTC4_CRTC_STEREO_STATUS                                                                     0x0f00\n#define mmCRTC4_CRTC_STEREO_STATUS_BASE_IDX                                                            2\n#define mmCRTC4_CRTC_STEREO_CONTROL                                                                    0x0f01\n#define mmCRTC4_CRTC_STEREO_CONTROL_BASE_IDX                                                           2\n#define mmCRTC4_CRTC_SNAPSHOT_STATUS                                                                   0x0f02\n#define mmCRTC4_CRTC_SNAPSHOT_STATUS_BASE_IDX                                                          2\n#define mmCRTC4_CRTC_SNAPSHOT_CONTROL                                                                  0x0f03\n#define mmCRTC4_CRTC_SNAPSHOT_CONTROL_BASE_IDX                                                         2\n#define mmCRTC4_CRTC_SNAPSHOT_POSITION                                                                 0x0f04\n#define mmCRTC4_CRTC_SNAPSHOT_POSITION_BASE_IDX                                                        2\n#define mmCRTC4_CRTC_SNAPSHOT_FRAME                                                                    0x0f05\n#define mmCRTC4_CRTC_SNAPSHOT_FRAME_BASE_IDX                                                           2\n#define mmCRTC4_CRTC_START_LINE_CONTROL                                                                0x0f06\n#define mmCRTC4_CRTC_START_LINE_CONTROL_BASE_IDX                                                       2\n#define mmCRTC4_CRTC_INTERRUPT_CONTROL                                                                 0x0f07\n#define mmCRTC4_CRTC_INTERRUPT_CONTROL_BASE_IDX                                                        2\n#define mmCRTC4_CRTC_UPDATE_LOCK                                                                       0x0f08\n#define mmCRTC4_CRTC_UPDATE_LOCK_BASE_IDX                                                              2\n#define mmCRTC4_CRTC_DOUBLE_BUFFER_CONTROL                                                             0x0f09\n#define mmCRTC4_CRTC_DOUBLE_BUFFER_CONTROL_BASE_IDX                                                    2\n#define mmCRTC4_CRTC_VGA_PARAMETER_CAPTURE_MODE                                                        0x0f0a\n#define mmCRTC4_CRTC_VGA_PARAMETER_CAPTURE_MODE_BASE_IDX                                               2\n#define mmCRTC4_CRTC_TEST_PATTERN_CONTROL                                                              0x0f0b\n#define mmCRTC4_CRTC_TEST_PATTERN_CONTROL_BASE_IDX                                                     2\n#define mmCRTC4_CRTC_TEST_PATTERN_PARAMETERS                                                           0x0f0c\n#define mmCRTC4_CRTC_TEST_PATTERN_PARAMETERS_BASE_IDX                                                  2\n#define mmCRTC4_CRTC_TEST_PATTERN_COLOR                                                                0x0f0d\n#define mmCRTC4_CRTC_TEST_PATTERN_COLOR_BASE_IDX                                                       2\n#define mmCRTC4_CRTC_MASTER_UPDATE_LOCK                                                                0x0f0e\n#define mmCRTC4_CRTC_MASTER_UPDATE_LOCK_BASE_IDX                                                       2\n#define mmCRTC4_CRTC_MASTER_UPDATE_MODE                                                                0x0f0f\n#define mmCRTC4_CRTC_MASTER_UPDATE_MODE_BASE_IDX                                                       2\n#define mmCRTC4_CRTC_MVP_INBAND_CNTL_INSERT                                                            0x0f10\n#define mmCRTC4_CRTC_MVP_INBAND_CNTL_INSERT_BASE_IDX                                                   2\n#define mmCRTC4_CRTC_MVP_INBAND_CNTL_INSERT_TIMER                                                      0x0f11\n#define mmCRTC4_CRTC_MVP_INBAND_CNTL_INSERT_TIMER_BASE_IDX                                             2\n#define mmCRTC4_CRTC_MVP_STATUS                                                                        0x0f12\n#define mmCRTC4_CRTC_MVP_STATUS_BASE_IDX                                                               2\n#define mmCRTC4_CRTC_MASTER_EN                                                                         0x0f13\n#define mmCRTC4_CRTC_MASTER_EN_BASE_IDX                                                                2\n#define mmCRTC4_CRTC_ALLOW_STOP_OFF_V_CNT                                                              0x0f14\n#define mmCRTC4_CRTC_ALLOW_STOP_OFF_V_CNT_BASE_IDX                                                     2\n#define mmCRTC4_CRTC_V_UPDATE_INT_STATUS                                                               0x0f15\n#define mmCRTC4_CRTC_V_UPDATE_INT_STATUS_BASE_IDX                                                      2\n#define mmCRTC4_CRTC_OVERSCAN_COLOR                                                                    0x0f17\n#define mmCRTC4_CRTC_OVERSCAN_COLOR_BASE_IDX                                                           2\n#define mmCRTC4_CRTC_OVERSCAN_COLOR_EXT                                                                0x0f18\n#define mmCRTC4_CRTC_OVERSCAN_COLOR_EXT_BASE_IDX                                                       2\n#define mmCRTC4_CRTC_BLANK_DATA_COLOR                                                                  0x0f19\n#define mmCRTC4_CRTC_BLANK_DATA_COLOR_BASE_IDX                                                         2\n#define mmCRTC4_CRTC_BLANK_DATA_COLOR_EXT                                                              0x0f1a\n#define mmCRTC4_CRTC_BLANK_DATA_COLOR_EXT_BASE_IDX                                                     2\n#define mmCRTC4_CRTC_BLACK_COLOR                                                                       0x0f1b\n#define mmCRTC4_CRTC_BLACK_COLOR_BASE_IDX                                                              2\n#define mmCRTC4_CRTC_BLACK_COLOR_EXT                                                                   0x0f1c\n#define mmCRTC4_CRTC_BLACK_COLOR_EXT_BASE_IDX                                                          2\n#define mmCRTC4_CRTC_VERTICAL_INTERRUPT0_POSITION                                                      0x0f1d\n#define mmCRTC4_CRTC_VERTICAL_INTERRUPT0_POSITION_BASE_IDX                                             2\n#define mmCRTC4_CRTC_VERTICAL_INTERRUPT0_CONTROL                                                       0x0f1e\n#define mmCRTC4_CRTC_VERTICAL_INTERRUPT0_CONTROL_BASE_IDX                                              2\n#define mmCRTC4_CRTC_VERTICAL_INTERRUPT1_POSITION                                                      0x0f1f\n#define mmCRTC4_CRTC_VERTICAL_INTERRUPT1_POSITION_BASE_IDX                                             2\n#define mmCRTC4_CRTC_VERTICAL_INTERRUPT1_CONTROL                                                       0x0f20\n#define mmCRTC4_CRTC_VERTICAL_INTERRUPT1_CONTROL_BASE_IDX                                              2\n#define mmCRTC4_CRTC_VERTICAL_INTERRUPT2_POSITION                                                      0x0f21\n#define mmCRTC4_CRTC_VERTICAL_INTERRUPT2_POSITION_BASE_IDX                                             2\n#define mmCRTC4_CRTC_VERTICAL_INTERRUPT2_CONTROL                                                       0x0f22\n#define mmCRTC4_CRTC_VERTICAL_INTERRUPT2_CONTROL_BASE_IDX                                              2\n#define mmCRTC4_CRTC_CRC_CNTL                                                                          0x0f23\n#define mmCRTC4_CRTC_CRC_CNTL_BASE_IDX                                                                 2\n#define mmCRTC4_CRTC_CRC0_WINDOWA_X_CONTROL                                                            0x0f24\n#define mmCRTC4_CRTC_CRC0_WINDOWA_X_CONTROL_BASE_IDX                                                   2\n#define mmCRTC4_CRTC_CRC0_WINDOWA_Y_CONTROL                                                            0x0f25\n#define mmCRTC4_CRTC_CRC0_WINDOWA_Y_CONTROL_BASE_IDX                                                   2\n#define mmCRTC4_CRTC_CRC0_WINDOWB_X_CONTROL                                                            0x0f26\n#define mmCRTC4_CRTC_CRC0_WINDOWB_X_CONTROL_BASE_IDX                                                   2\n#define mmCRTC4_CRTC_CRC0_WINDOWB_Y_CONTROL                                                            0x0f27\n#define mmCRTC4_CRTC_CRC0_WINDOWB_Y_CONTROL_BASE_IDX                                                   2\n#define mmCRTC4_CRTC_CRC0_DATA_RG                                                                      0x0f28\n#define mmCRTC4_CRTC_CRC0_DATA_RG_BASE_IDX                                                             2\n#define mmCRTC4_CRTC_CRC0_DATA_B                                                                       0x0f29\n#define mmCRTC4_CRTC_CRC0_DATA_B_BASE_IDX                                                              2\n#define mmCRTC4_CRTC_CRC1_WINDOWA_X_CONTROL                                                            0x0f2a\n#define mmCRTC4_CRTC_CRC1_WINDOWA_X_CONTROL_BASE_IDX                                                   2\n#define mmCRTC4_CRTC_CRC1_WINDOWA_Y_CONTROL                                                            0x0f2b\n#define mmCRTC4_CRTC_CRC1_WINDOWA_Y_CONTROL_BASE_IDX                                                   2\n#define mmCRTC4_CRTC_CRC1_WINDOWB_X_CONTROL                                                            0x0f2c\n#define mmCRTC4_CRTC_CRC1_WINDOWB_X_CONTROL_BASE_IDX                                                   2\n#define mmCRTC4_CRTC_CRC1_WINDOWB_Y_CONTROL                                                            0x0f2d\n#define mmCRTC4_CRTC_CRC1_WINDOWB_Y_CONTROL_BASE_IDX                                                   2\n#define mmCRTC4_CRTC_CRC1_DATA_RG                                                                      0x0f2e\n#define mmCRTC4_CRTC_CRC1_DATA_RG_BASE_IDX                                                             2\n#define mmCRTC4_CRTC_CRC1_DATA_B                                                                       0x0f2f\n#define mmCRTC4_CRTC_CRC1_DATA_B_BASE_IDX                                                              2\n#define mmCRTC4_CRTC_EXT_TIMING_SYNC_CONTROL                                                           0x0f30\n#define mmCRTC4_CRTC_EXT_TIMING_SYNC_CONTROL_BASE_IDX                                                  2\n#define mmCRTC4_CRTC_EXT_TIMING_SYNC_WINDOW_START                                                      0x0f31\n#define mmCRTC4_CRTC_EXT_TIMING_SYNC_WINDOW_START_BASE_IDX                                             2\n#define mmCRTC4_CRTC_EXT_TIMING_SYNC_WINDOW_END                                                        0x0f32\n#define mmCRTC4_CRTC_EXT_TIMING_SYNC_WINDOW_END_BASE_IDX                                               2\n#define mmCRTC4_CRTC_EXT_TIMING_SYNC_LOSS_INTERRUPT_CONTROL                                            0x0f33\n#define mmCRTC4_CRTC_EXT_TIMING_SYNC_LOSS_INTERRUPT_CONTROL_BASE_IDX                                   2\n#define mmCRTC4_CRTC_EXT_TIMING_SYNC_INTERRUPT_CONTROL                                                 0x0f34\n#define mmCRTC4_CRTC_EXT_TIMING_SYNC_INTERRUPT_CONTROL_BASE_IDX                                        2\n#define mmCRTC4_CRTC_EXT_TIMING_SYNC_SIGNAL_INTERRUPT_CONTROL                                          0x0f35\n#define mmCRTC4_CRTC_EXT_TIMING_SYNC_SIGNAL_INTERRUPT_CONTROL_BASE_IDX                                 2\n#define mmCRTC4_CRTC_STATIC_SCREEN_CONTROL                                                             0x0f36\n#define mmCRTC4_CRTC_STATIC_SCREEN_CONTROL_BASE_IDX                                                    2\n#define mmCRTC4_CRTC_3D_STRUCTURE_CONTROL                                                              0x0f37\n#define mmCRTC4_CRTC_3D_STRUCTURE_CONTROL_BASE_IDX                                                     2\n#define mmCRTC4_CRTC_GSL_VSYNC_GAP                                                                     0x0f38\n#define mmCRTC4_CRTC_GSL_VSYNC_GAP_BASE_IDX                                                            2\n#define mmCRTC4_CRTC_GSL_WINDOW                                                                        0x0f39\n#define mmCRTC4_CRTC_GSL_WINDOW_BASE_IDX                                                               2\n#define mmCRTC4_CRTC_GSL_CONTROL                                                                       0x0f3a\n#define mmCRTC4_CRTC_GSL_CONTROL_BASE_IDX                                                              2\n#define mmCRTC4_CRTC_RANGE_TIMING_INT_STATUS                                                           0x0f3d\n#define mmCRTC4_CRTC_RANGE_TIMING_INT_STATUS_BASE_IDX                                                  2\n#define mmCRTC4_CRTC_DRR_CONTROL                                                                       0x0f3e\n#define mmCRTC4_CRTC_DRR_CONTROL_BASE_IDX                                                              2\n\n\n\n\n#define mmFMT4_FMT_CLAMP_COMPONENT_R                                                                   0x0f42\n#define mmFMT4_FMT_CLAMP_COMPONENT_R_BASE_IDX                                                          2\n#define mmFMT4_FMT_CLAMP_COMPONENT_G                                                                   0x0f43\n#define mmFMT4_FMT_CLAMP_COMPONENT_G_BASE_IDX                                                          2\n#define mmFMT4_FMT_CLAMP_COMPONENT_B                                                                   0x0f44\n#define mmFMT4_FMT_CLAMP_COMPONENT_B_BASE_IDX                                                          2\n#define mmFMT4_FMT_DYNAMIC_EXP_CNTL                                                                    0x0f45\n#define mmFMT4_FMT_DYNAMIC_EXP_CNTL_BASE_IDX                                                           2\n#define mmFMT4_FMT_CONTROL                                                                             0x0f46\n#define mmFMT4_FMT_CONTROL_BASE_IDX                                                                    2\n#define mmFMT4_FMT_BIT_DEPTH_CONTROL                                                                   0x0f47\n#define mmFMT4_FMT_BIT_DEPTH_CONTROL_BASE_IDX                                                          2\n#define mmFMT4_FMT_DITHER_RAND_R_SEED                                                                  0x0f48\n#define mmFMT4_FMT_DITHER_RAND_R_SEED_BASE_IDX                                                         2\n#define mmFMT4_FMT_DITHER_RAND_G_SEED                                                                  0x0f49\n#define mmFMT4_FMT_DITHER_RAND_G_SEED_BASE_IDX                                                         2\n#define mmFMT4_FMT_DITHER_RAND_B_SEED                                                                  0x0f4a\n#define mmFMT4_FMT_DITHER_RAND_B_SEED_BASE_IDX                                                         2\n#define mmFMT4_FMT_CLAMP_CNTL                                                                          0x0f4e\n#define mmFMT4_FMT_CLAMP_CNTL_BASE_IDX                                                                 2\n#define mmFMT4_FMT_CRC_CNTL                                                                            0x0f4f\n#define mmFMT4_FMT_CRC_CNTL_BASE_IDX                                                                   2\n#define mmFMT4_FMT_CRC_SIG_RED_GREEN_MASK                                                              0x0f50\n#define mmFMT4_FMT_CRC_SIG_RED_GREEN_MASK_BASE_IDX                                                     2\n#define mmFMT4_FMT_CRC_SIG_BLUE_CONTROL_MASK                                                           0x0f51\n#define mmFMT4_FMT_CRC_SIG_BLUE_CONTROL_MASK_BASE_IDX                                                  2\n#define mmFMT4_FMT_CRC_SIG_RED_GREEN                                                                   0x0f52\n#define mmFMT4_FMT_CRC_SIG_RED_GREEN_BASE_IDX                                                          2\n#define mmFMT4_FMT_CRC_SIG_BLUE_CONTROL                                                                0x0f53\n#define mmFMT4_FMT_CRC_SIG_BLUE_CONTROL_BASE_IDX                                                       2\n#define mmFMT4_FMT_SIDE_BY_SIDE_STEREO_CONTROL                                                         0x0f54\n#define mmFMT4_FMT_SIDE_BY_SIDE_STEREO_CONTROL_BASE_IDX                                                2\n#define mmFMT4_FMT_420_HBLANK_EARLY_START                                                              0x0f55\n#define mmFMT4_FMT_420_HBLANK_EARLY_START_BASE_IDX                                                     2\n\n\n\n\n#define mmDCP5_GRPH_ENABLE                                                                             0x0f5a\n#define mmDCP5_GRPH_ENABLE_BASE_IDX                                                                    2\n#define mmDCP5_GRPH_CONTROL                                                                            0x0f5b\n#define mmDCP5_GRPH_CONTROL_BASE_IDX                                                                   2\n#define mmDCP5_GRPH_LUT_10BIT_BYPASS                                                                   0x0f5c\n#define mmDCP5_GRPH_LUT_10BIT_BYPASS_BASE_IDX                                                          2\n#define mmDCP5_GRPH_SWAP_CNTL                                                                          0x0f5d\n#define mmDCP5_GRPH_SWAP_CNTL_BASE_IDX                                                                 2\n#define mmDCP5_GRPH_PRIMARY_SURFACE_ADDRESS                                                            0x0f5e\n#define mmDCP5_GRPH_PRIMARY_SURFACE_ADDRESS_BASE_IDX                                                   2\n#define mmDCP5_GRPH_SECONDARY_SURFACE_ADDRESS                                                          0x0f5f\n#define mmDCP5_GRPH_SECONDARY_SURFACE_ADDRESS_BASE_IDX                                                 2\n#define mmDCP5_GRPH_PITCH                                                                              0x0f60\n#define mmDCP5_GRPH_PITCH_BASE_IDX                                                                     2\n#define mmDCP5_GRPH_PRIMARY_SURFACE_ADDRESS_HIGH                                                       0x0f61\n#define mmDCP5_GRPH_PRIMARY_SURFACE_ADDRESS_HIGH_BASE_IDX                                              2\n#define mmDCP5_GRPH_SECONDARY_SURFACE_ADDRESS_HIGH                                                     0x0f62\n#define mmDCP5_GRPH_SECONDARY_SURFACE_ADDRESS_HIGH_BASE_IDX                                            2\n#define mmDCP5_GRPH_SURFACE_OFFSET_X                                                                   0x0f63\n#define mmDCP5_GRPH_SURFACE_OFFSET_X_BASE_IDX                                                          2\n#define mmDCP5_GRPH_SURFACE_OFFSET_Y                                                                   0x0f64\n#define mmDCP5_GRPH_SURFACE_OFFSET_Y_BASE_IDX                                                          2\n#define mmDCP5_GRPH_X_START                                                                            0x0f65\n#define mmDCP5_GRPH_X_START_BASE_IDX                                                                   2\n#define mmDCP5_GRPH_Y_START                                                                            0x0f66\n#define mmDCP5_GRPH_Y_START_BASE_IDX                                                                   2\n#define mmDCP5_GRPH_X_END                                                                              0x0f67\n#define mmDCP5_GRPH_X_END_BASE_IDX                                                                     2\n#define mmDCP5_GRPH_Y_END                                                                              0x0f68\n#define mmDCP5_GRPH_Y_END_BASE_IDX                                                                     2\n#define mmDCP5_INPUT_GAMMA_CONTROL                                                                     0x0f69\n#define mmDCP5_INPUT_GAMMA_CONTROL_BASE_IDX                                                            2\n#define mmDCP5_GRPH_UPDATE                                                                             0x0f6a\n#define mmDCP5_GRPH_UPDATE_BASE_IDX                                                                    2\n#define mmDCP5_GRPH_FLIP_CONTROL                                                                       0x0f6b\n#define mmDCP5_GRPH_FLIP_CONTROL_BASE_IDX                                                              2\n#define mmDCP5_GRPH_SURFACE_ADDRESS_INUSE                                                              0x0f6c\n#define mmDCP5_GRPH_SURFACE_ADDRESS_INUSE_BASE_IDX                                                     2\n#define mmDCP5_GRPH_DFQ_CONTROL                                                                        0x0f6d\n#define mmDCP5_GRPH_DFQ_CONTROL_BASE_IDX                                                               2\n#define mmDCP5_GRPH_DFQ_STATUS                                                                         0x0f6e\n#define mmDCP5_GRPH_DFQ_STATUS_BASE_IDX                                                                2\n#define mmDCP5_GRPH_INTERRUPT_STATUS                                                                   0x0f6f\n#define mmDCP5_GRPH_INTERRUPT_STATUS_BASE_IDX                                                          2\n#define mmDCP5_GRPH_INTERRUPT_CONTROL                                                                  0x0f70\n#define mmDCP5_GRPH_INTERRUPT_CONTROL_BASE_IDX                                                         2\n#define mmDCP5_GRPH_SURFACE_ADDRESS_HIGH_INUSE                                                         0x0f71\n#define mmDCP5_GRPH_SURFACE_ADDRESS_HIGH_INUSE_BASE_IDX                                                2\n#define mmDCP5_GRPH_COMPRESS_SURFACE_ADDRESS                                                           0x0f72\n#define mmDCP5_GRPH_COMPRESS_SURFACE_ADDRESS_BASE_IDX                                                  2\n#define mmDCP5_GRPH_COMPRESS_PITCH                                                                     0x0f73\n#define mmDCP5_GRPH_COMPRESS_PITCH_BASE_IDX                                                            2\n#define mmDCP5_GRPH_COMPRESS_SURFACE_ADDRESS_HIGH                                                      0x0f74\n#define mmDCP5_GRPH_COMPRESS_SURFACE_ADDRESS_HIGH_BASE_IDX                                             2\n#define mmDCP5_GRPH_PIPE_OUTSTANDING_REQUEST_LIMIT                                                     0x0f75\n#define mmDCP5_GRPH_PIPE_OUTSTANDING_REQUEST_LIMIT_BASE_IDX                                            2\n#define mmDCP5_PRESCALE_GRPH_CONTROL                                                                   0x0f76\n#define mmDCP5_PRESCALE_GRPH_CONTROL_BASE_IDX                                                          2\n#define mmDCP5_PRESCALE_VALUES_GRPH_R                                                                  0x0f77\n#define mmDCP5_PRESCALE_VALUES_GRPH_R_BASE_IDX                                                         2\n#define mmDCP5_PRESCALE_VALUES_GRPH_G                                                                  0x0f78\n#define mmDCP5_PRESCALE_VALUES_GRPH_G_BASE_IDX                                                         2\n#define mmDCP5_PRESCALE_VALUES_GRPH_B                                                                  0x0f79\n#define mmDCP5_PRESCALE_VALUES_GRPH_B_BASE_IDX                                                         2\n#define mmDCP5_INPUT_CSC_CONTROL                                                                       0x0f7a\n#define mmDCP5_INPUT_CSC_CONTROL_BASE_IDX                                                              2\n#define mmDCP5_INPUT_CSC_C11_C12                                                                       0x0f7b\n#define mmDCP5_INPUT_CSC_C11_C12_BASE_IDX                                                              2\n#define mmDCP5_INPUT_CSC_C13_C14                                                                       0x0f7c\n#define mmDCP5_INPUT_CSC_C13_C14_BASE_IDX                                                              2\n#define mmDCP5_INPUT_CSC_C21_C22                                                                       0x0f7d\n#define mmDCP5_INPUT_CSC_C21_C22_BASE_IDX                                                              2\n#define mmDCP5_INPUT_CSC_C23_C24                                                                       0x0f7e\n#define mmDCP5_INPUT_CSC_C23_C24_BASE_IDX                                                              2\n#define mmDCP5_INPUT_CSC_C31_C32                                                                       0x0f7f\n#define mmDCP5_INPUT_CSC_C31_C32_BASE_IDX                                                              2\n#define mmDCP5_INPUT_CSC_C33_C34                                                                       0x0f80\n#define mmDCP5_INPUT_CSC_C33_C34_BASE_IDX                                                              2\n#define mmDCP5_OUTPUT_CSC_CONTROL                                                                      0x0f81\n#define mmDCP5_OUTPUT_CSC_CONTROL_BASE_IDX                                                             2\n#define mmDCP5_OUTPUT_CSC_C11_C12                                                                      0x0f82\n#define mmDCP5_OUTPUT_CSC_C11_C12_BASE_IDX                                                             2\n#define mmDCP5_OUTPUT_CSC_C13_C14                                                                      0x0f83\n#define mmDCP5_OUTPUT_CSC_C13_C14_BASE_IDX                                                             2\n#define mmDCP5_OUTPUT_CSC_C21_C22                                                                      0x0f84\n#define mmDCP5_OUTPUT_CSC_C21_C22_BASE_IDX                                                             2\n#define mmDCP5_OUTPUT_CSC_C23_C24                                                                      0x0f85\n#define mmDCP5_OUTPUT_CSC_C23_C24_BASE_IDX                                                             2\n#define mmDCP5_OUTPUT_CSC_C31_C32                                                                      0x0f86\n#define mmDCP5_OUTPUT_CSC_C31_C32_BASE_IDX                                                             2\n#define mmDCP5_OUTPUT_CSC_C33_C34                                                                      0x0f87\n#define mmDCP5_OUTPUT_CSC_C33_C34_BASE_IDX                                                             2\n#define mmDCP5_COMM_MATRIXA_TRANS_C11_C12                                                              0x0f88\n#define mmDCP5_COMM_MATRIXA_TRANS_C11_C12_BASE_IDX                                                     2\n#define mmDCP5_COMM_MATRIXA_TRANS_C13_C14                                                              0x0f89\n#define mmDCP5_COMM_MATRIXA_TRANS_C13_C14_BASE_IDX                                                     2\n#define mmDCP5_COMM_MATRIXA_TRANS_C21_C22                                                              0x0f8a\n#define mmDCP5_COMM_MATRIXA_TRANS_C21_C22_BASE_IDX                                                     2\n#define mmDCP5_COMM_MATRIXA_TRANS_C23_C24                                                              0x0f8b\n#define mmDCP5_COMM_MATRIXA_TRANS_C23_C24_BASE_IDX                                                     2\n#define mmDCP5_COMM_MATRIXA_TRANS_C31_C32                                                              0x0f8c\n#define mmDCP5_COMM_MATRIXA_TRANS_C31_C32_BASE_IDX                                                     2\n#define mmDCP5_COMM_MATRIXA_TRANS_C33_C34                                                              0x0f8d\n#define mmDCP5_COMM_MATRIXA_TRANS_C33_C34_BASE_IDX                                                     2\n#define mmDCP5_COMM_MATRIXB_TRANS_C11_C12                                                              0x0f8e\n#define mmDCP5_COMM_MATRIXB_TRANS_C11_C12_BASE_IDX                                                     2\n#define mmDCP5_COMM_MATRIXB_TRANS_C13_C14                                                              0x0f8f\n#define mmDCP5_COMM_MATRIXB_TRANS_C13_C14_BASE_IDX                                                     2\n#define mmDCP5_COMM_MATRIXB_TRANS_C21_C22                                                              0x0f90\n#define mmDCP5_COMM_MATRIXB_TRANS_C21_C22_BASE_IDX                                                     2\n#define mmDCP5_COMM_MATRIXB_TRANS_C23_C24                                                              0x0f91\n#define mmDCP5_COMM_MATRIXB_TRANS_C23_C24_BASE_IDX                                                     2\n#define mmDCP5_COMM_MATRIXB_TRANS_C31_C32                                                              0x0f92\n#define mmDCP5_COMM_MATRIXB_TRANS_C31_C32_BASE_IDX                                                     2\n#define mmDCP5_COMM_MATRIXB_TRANS_C33_C34                                                              0x0f93\n#define mmDCP5_COMM_MATRIXB_TRANS_C33_C34_BASE_IDX                                                     2\n#define mmDCP5_DENORM_CONTROL                                                                          0x0f94\n#define mmDCP5_DENORM_CONTROL_BASE_IDX                                                                 2\n#define mmDCP5_OUT_ROUND_CONTROL                                                                       0x0f95\n#define mmDCP5_OUT_ROUND_CONTROL_BASE_IDX                                                              2\n#define mmDCP5_OUT_CLAMP_CONTROL_R_CR                                                                  0x0f96\n#define mmDCP5_OUT_CLAMP_CONTROL_R_CR_BASE_IDX                                                         2\n#define mmDCP5_OUT_CLAMP_CONTROL_G_Y                                                                   0x0f97\n#define mmDCP5_OUT_CLAMP_CONTROL_G_Y_BASE_IDX                                                          2\n#define mmDCP5_OUT_CLAMP_CONTROL_B_CB                                                                  0x0f98\n#define mmDCP5_OUT_CLAMP_CONTROL_B_CB_BASE_IDX                                                         2\n#define mmDCP5_KEY_CONTROL                                                                             0x0f99\n#define mmDCP5_KEY_CONTROL_BASE_IDX                                                                    2\n#define mmDCP5_KEY_RANGE_ALPHA                                                                         0x0f9a\n#define mmDCP5_KEY_RANGE_ALPHA_BASE_IDX                                                                2\n#define mmDCP5_KEY_RANGE_RED                                                                           0x0f9b\n#define mmDCP5_KEY_RANGE_RED_BASE_IDX                                                                  2\n#define mmDCP5_KEY_RANGE_GREEN                                                                         0x0f9c\n#define mmDCP5_KEY_RANGE_GREEN_BASE_IDX                                                                2\n#define mmDCP5_KEY_RANGE_BLUE                                                                          0x0f9d\n#define mmDCP5_KEY_RANGE_BLUE_BASE_IDX                                                                 2\n#define mmDCP5_DEGAMMA_CONTROL                                                                         0x0f9e\n#define mmDCP5_DEGAMMA_CONTROL_BASE_IDX                                                                2\n#define mmDCP5_GAMUT_REMAP_CONTROL                                                                     0x0f9f\n#define mmDCP5_GAMUT_REMAP_CONTROL_BASE_IDX                                                            2\n#define mmDCP5_GAMUT_REMAP_C11_C12                                                                     0x0fa0\n#define mmDCP5_GAMUT_REMAP_C11_C12_BASE_IDX                                                            2\n#define mmDCP5_GAMUT_REMAP_C13_C14                                                                     0x0fa1\n#define mmDCP5_GAMUT_REMAP_C13_C14_BASE_IDX                                                            2\n#define mmDCP5_GAMUT_REMAP_C21_C22                                                                     0x0fa2\n#define mmDCP5_GAMUT_REMAP_C21_C22_BASE_IDX                                                            2\n#define mmDCP5_GAMUT_REMAP_C23_C24                                                                     0x0fa3\n#define mmDCP5_GAMUT_REMAP_C23_C24_BASE_IDX                                                            2\n#define mmDCP5_GAMUT_REMAP_C31_C32                                                                     0x0fa4\n#define mmDCP5_GAMUT_REMAP_C31_C32_BASE_IDX                                                            2\n#define mmDCP5_GAMUT_REMAP_C33_C34                                                                     0x0fa5\n#define mmDCP5_GAMUT_REMAP_C33_C34_BASE_IDX                                                            2\n#define mmDCP5_DCP_SPATIAL_DITHER_CNTL                                                                 0x0fa6\n#define mmDCP5_DCP_SPATIAL_DITHER_CNTL_BASE_IDX                                                        2\n#define mmDCP5_DCP_RANDOM_SEEDS                                                                        0x0fa7\n#define mmDCP5_DCP_RANDOM_SEEDS_BASE_IDX                                                               2\n#define mmDCP5_DCP_FP_CONVERTED_FIELD                                                                  0x0fa8\n#define mmDCP5_DCP_FP_CONVERTED_FIELD_BASE_IDX                                                         2\n#define mmDCP5_CUR_CONTROL                                                                             0x0fa9\n#define mmDCP5_CUR_CONTROL_BASE_IDX                                                                    2\n#define mmDCP5_CUR_SURFACE_ADDRESS                                                                     0x0faa\n#define mmDCP5_CUR_SURFACE_ADDRESS_BASE_IDX                                                            2\n#define mmDCP5_CUR_SIZE                                                                                0x0fab\n#define mmDCP5_CUR_SIZE_BASE_IDX                                                                       2\n#define mmDCP5_CUR_SURFACE_ADDRESS_HIGH                                                                0x0fac\n#define mmDCP5_CUR_SURFACE_ADDRESS_HIGH_BASE_IDX                                                       2\n#define mmDCP5_CUR_POSITION                                                                            0x0fad\n#define mmDCP5_CUR_POSITION_BASE_IDX                                                                   2\n#define mmDCP5_CUR_HOT_SPOT                                                                            0x0fae\n#define mmDCP5_CUR_HOT_SPOT_BASE_IDX                                                                   2\n#define mmDCP5_CUR_COLOR1                                                                              0x0faf\n#define mmDCP5_CUR_COLOR1_BASE_IDX                                                                     2\n#define mmDCP5_CUR_COLOR2                                                                              0x0fb0\n#define mmDCP5_CUR_COLOR2_BASE_IDX                                                                     2\n#define mmDCP5_CUR_UPDATE                                                                              0x0fb1\n#define mmDCP5_CUR_UPDATE_BASE_IDX                                                                     2\n#define mmDCP5_CUR_REQUEST_FILTER_CNTL                                                                 0x0fbb\n#define mmDCP5_CUR_REQUEST_FILTER_CNTL_BASE_IDX                                                        2\n#define mmDCP5_CUR_STEREO_CONTROL                                                                      0x0fbc\n#define mmDCP5_CUR_STEREO_CONTROL_BASE_IDX                                                             2\n#define mmDCP5_DC_LUT_RW_MODE                                                                          0x0fbe\n#define mmDCP5_DC_LUT_RW_MODE_BASE_IDX                                                                 2\n#define mmDCP5_DC_LUT_RW_INDEX                                                                         0x0fbf\n#define mmDCP5_DC_LUT_RW_INDEX_BASE_IDX                                                                2\n#define mmDCP5_DC_LUT_SEQ_COLOR                                                                        0x0fc0\n#define mmDCP5_DC_LUT_SEQ_COLOR_BASE_IDX                                                               2\n#define mmDCP5_DC_LUT_PWL_DATA                                                                         0x0fc1\n#define mmDCP5_DC_LUT_PWL_DATA_BASE_IDX                                                                2\n#define mmDCP5_DC_LUT_30_COLOR                                                                         0x0fc2\n#define mmDCP5_DC_LUT_30_COLOR_BASE_IDX                                                                2\n#define mmDCP5_DC_LUT_VGA_ACCESS_ENABLE                                                                0x0fc3\n#define mmDCP5_DC_LUT_VGA_ACCESS_ENABLE_BASE_IDX                                                       2\n#define mmDCP5_DC_LUT_WRITE_EN_MASK                                                                    0x0fc4\n#define mmDCP5_DC_LUT_WRITE_EN_MASK_BASE_IDX                                                           2\n#define mmDCP5_DC_LUT_AUTOFILL                                                                         0x0fc5\n#define mmDCP5_DC_LUT_AUTOFILL_BASE_IDX                                                                2\n#define mmDCP5_DC_LUT_CONTROL                                                                          0x0fc6\n#define mmDCP5_DC_LUT_CONTROL_BASE_IDX                                                                 2\n#define mmDCP5_DC_LUT_BLACK_OFFSET_BLUE                                                                0x0fc7\n#define mmDCP5_DC_LUT_BLACK_OFFSET_BLUE_BASE_IDX                                                       2\n#define mmDCP5_DC_LUT_BLACK_OFFSET_GREEN                                                               0x0fc8\n#define mmDCP5_DC_LUT_BLACK_OFFSET_GREEN_BASE_IDX                                                      2\n#define mmDCP5_DC_LUT_BLACK_OFFSET_RED                                                                 0x0fc9\n#define mmDCP5_DC_LUT_BLACK_OFFSET_RED_BASE_IDX                                                        2\n#define mmDCP5_DC_LUT_WHITE_OFFSET_BLUE                                                                0x0fca\n#define mmDCP5_DC_LUT_WHITE_OFFSET_BLUE_BASE_IDX                                                       2\n#define mmDCP5_DC_LUT_WHITE_OFFSET_GREEN                                                               0x0fcb\n#define mmDCP5_DC_LUT_WHITE_OFFSET_GREEN_BASE_IDX                                                      2\n#define mmDCP5_DC_LUT_WHITE_OFFSET_RED                                                                 0x0fcc\n#define mmDCP5_DC_LUT_WHITE_OFFSET_RED_BASE_IDX                                                        2\n#define mmDCP5_DCP_CRC_CONTROL                                                                         0x0fcd\n#define mmDCP5_DCP_CRC_CONTROL_BASE_IDX                                                                2\n#define mmDCP5_DCP_CRC_MASK                                                                            0x0fce\n#define mmDCP5_DCP_CRC_MASK_BASE_IDX                                                                   2\n#define mmDCP5_DCP_CRC_CURRENT                                                                         0x0fcf\n#define mmDCP5_DCP_CRC_CURRENT_BASE_IDX                                                                2\n#define mmDCP5_DVMM_PTE_CONTROL                                                                        0x0fd0\n#define mmDCP5_DVMM_PTE_CONTROL_BASE_IDX                                                               2\n#define mmDCP5_DCP_CRC_LAST                                                                            0x0fd1\n#define mmDCP5_DCP_CRC_LAST_BASE_IDX                                                                   2\n#define mmDCP5_DVMM_PTE_ARB_CONTROL                                                                    0x0fd2\n#define mmDCP5_DVMM_PTE_ARB_CONTROL_BASE_IDX                                                           2\n#define mmDCP5_GRPH_FLIP_RATE_CNTL                                                                     0x0fd4\n#define mmDCP5_GRPH_FLIP_RATE_CNTL_BASE_IDX                                                            2\n#define mmDCP5_DCP_GSL_CONTROL                                                                         0x0fd5\n#define mmDCP5_DCP_GSL_CONTROL_BASE_IDX                                                                2\n#define mmDCP5_DCP_LB_DATA_GAP_BETWEEN_CHUNK                                                           0x0fd6\n#define mmDCP5_DCP_LB_DATA_GAP_BETWEEN_CHUNK_BASE_IDX                                                  2\n#define mmDCP5_GRPH_STEREOSYNC_FLIP                                                                    0x0fdc\n#define mmDCP5_GRPH_STEREOSYNC_FLIP_BASE_IDX                                                           2\n#define mmDCP5_HW_ROTATION                                                                             0x0fde\n#define mmDCP5_HW_ROTATION_BASE_IDX                                                                    2\n#define mmDCP5_GRPH_XDMA_CACHE_UNDERFLOW_DET_CNTL                                                      0x0fdf\n#define mmDCP5_GRPH_XDMA_CACHE_UNDERFLOW_DET_CNTL_BASE_IDX                                             2\n#define mmDCP5_REGAMMA_CONTROL                                                                         0x0fe0\n#define mmDCP5_REGAMMA_CONTROL_BASE_IDX                                                                2\n#define mmDCP5_REGAMMA_LUT_INDEX                                                                       0x0fe1\n#define mmDCP5_REGAMMA_LUT_INDEX_BASE_IDX                                                              2\n#define mmDCP5_REGAMMA_LUT_DATA                                                                        0x0fe2\n#define mmDCP5_REGAMMA_LUT_DATA_BASE_IDX                                                               2\n#define mmDCP5_REGAMMA_LUT_WRITE_EN_MASK                                                               0x0fe3\n#define mmDCP5_REGAMMA_LUT_WRITE_EN_MASK_BASE_IDX                                                      2\n#define mmDCP5_REGAMMA_CNTLA_START_CNTL                                                                0x0fe4\n#define mmDCP5_REGAMMA_CNTLA_START_CNTL_BASE_IDX                                                       2\n#define mmDCP5_REGAMMA_CNTLA_SLOPE_CNTL                                                                0x0fe5\n#define mmDCP5_REGAMMA_CNTLA_SLOPE_CNTL_BASE_IDX                                                       2\n#define mmDCP5_REGAMMA_CNTLA_END_CNTL1                                                                 0x0fe6\n#define mmDCP5_REGAMMA_CNTLA_END_CNTL1_BASE_IDX                                                        2\n#define mmDCP5_REGAMMA_CNTLA_END_CNTL2                                                                 0x0fe7\n#define mmDCP5_REGAMMA_CNTLA_END_CNTL2_BASE_IDX                                                        2\n#define mmDCP5_REGAMMA_CNTLA_REGION_0_1                                                                0x0fe8\n#define mmDCP5_REGAMMA_CNTLA_REGION_0_1_BASE_IDX                                                       2\n#define mmDCP5_REGAMMA_CNTLA_REGION_2_3                                                                0x0fe9\n#define mmDCP5_REGAMMA_CNTLA_REGION_2_3_BASE_IDX                                                       2\n#define mmDCP5_REGAMMA_CNTLA_REGION_4_5                                                                0x0fea\n#define mmDCP5_REGAMMA_CNTLA_REGION_4_5_BASE_IDX                                                       2\n#define mmDCP5_REGAMMA_CNTLA_REGION_6_7                                                                0x0feb\n#define mmDCP5_REGAMMA_CNTLA_REGION_6_7_BASE_IDX                                                       2\n#define mmDCP5_REGAMMA_CNTLA_REGION_8_9                                                                0x0fec\n#define mmDCP5_REGAMMA_CNTLA_REGION_8_9_BASE_IDX                                                       2\n#define mmDCP5_REGAMMA_CNTLA_REGION_10_11                                                              0x0fed\n#define mmDCP5_REGAMMA_CNTLA_REGION_10_11_BASE_IDX                                                     2\n#define mmDCP5_REGAMMA_CNTLA_REGION_12_13                                                              0x0fee\n#define mmDCP5_REGAMMA_CNTLA_REGION_12_13_BASE_IDX                                                     2\n#define mmDCP5_REGAMMA_CNTLA_REGION_14_15                                                              0x0fef\n#define mmDCP5_REGAMMA_CNTLA_REGION_14_15_BASE_IDX                                                     2\n#define mmDCP5_REGAMMA_CNTLB_START_CNTL                                                                0x0ff0\n#define mmDCP5_REGAMMA_CNTLB_START_CNTL_BASE_IDX                                                       2\n#define mmDCP5_REGAMMA_CNTLB_SLOPE_CNTL                                                                0x0ff1\n#define mmDCP5_REGAMMA_CNTLB_SLOPE_CNTL_BASE_IDX                                                       2\n#define mmDCP5_REGAMMA_CNTLB_END_CNTL1                                                                 0x0ff2\n#define mmDCP5_REGAMMA_CNTLB_END_CNTL1_BASE_IDX                                                        2\n#define mmDCP5_REGAMMA_CNTLB_END_CNTL2                                                                 0x0ff3\n#define mmDCP5_REGAMMA_CNTLB_END_CNTL2_BASE_IDX                                                        2\n#define mmDCP5_REGAMMA_CNTLB_REGION_0_1                                                                0x0ff4\n#define mmDCP5_REGAMMA_CNTLB_REGION_0_1_BASE_IDX                                                       2\n#define mmDCP5_REGAMMA_CNTLB_REGION_2_3                                                                0x0ff5\n#define mmDCP5_REGAMMA_CNTLB_REGION_2_3_BASE_IDX                                                       2\n#define mmDCP5_REGAMMA_CNTLB_REGION_4_5                                                                0x0ff6\n#define mmDCP5_REGAMMA_CNTLB_REGION_4_5_BASE_IDX                                                       2\n#define mmDCP5_REGAMMA_CNTLB_REGION_6_7                                                                0x0ff7\n#define mmDCP5_REGAMMA_CNTLB_REGION_6_7_BASE_IDX                                                       2\n#define mmDCP5_REGAMMA_CNTLB_REGION_8_9                                                                0x0ff8\n#define mmDCP5_REGAMMA_CNTLB_REGION_8_9_BASE_IDX                                                       2\n#define mmDCP5_REGAMMA_CNTLB_REGION_10_11                                                              0x0ff9\n#define mmDCP5_REGAMMA_CNTLB_REGION_10_11_BASE_IDX                                                     2\n#define mmDCP5_REGAMMA_CNTLB_REGION_12_13                                                              0x0ffa\n#define mmDCP5_REGAMMA_CNTLB_REGION_12_13_BASE_IDX                                                     2\n#define mmDCP5_REGAMMA_CNTLB_REGION_14_15                                                              0x0ffb\n#define mmDCP5_REGAMMA_CNTLB_REGION_14_15_BASE_IDX                                                     2\n#define mmDCP5_ALPHA_CONTROL                                                                           0x0ffc\n#define mmDCP5_ALPHA_CONTROL_BASE_IDX                                                                  2\n#define mmDCP5_GRPH_XDMA_RECOVERY_SURFACE_ADDRESS                                                      0x0ffd\n#define mmDCP5_GRPH_XDMA_RECOVERY_SURFACE_ADDRESS_BASE_IDX                                             2\n#define mmDCP5_GRPH_XDMA_RECOVERY_SURFACE_ADDRESS_HIGH                                                 0x0ffe\n#define mmDCP5_GRPH_XDMA_RECOVERY_SURFACE_ADDRESS_HIGH_BASE_IDX                                        2\n#define mmDCP5_GRPH_XDMA_CACHE_UNDERFLOW_DET_STATUS                                                    0x0fff\n#define mmDCP5_GRPH_XDMA_CACHE_UNDERFLOW_DET_STATUS_BASE_IDX                                           2\n#define mmDCP5_GRPH_XDMA_FLIP_TIMEOUT                                                                  0x1000\n#define mmDCP5_GRPH_XDMA_FLIP_TIMEOUT_BASE_IDX                                                         2\n#define mmDCP5_GRPH_XDMA_FLIP_AVG_DELAY                                                                0x1001\n#define mmDCP5_GRPH_XDMA_FLIP_AVG_DELAY_BASE_IDX                                                       2\n#define mmDCP5_GRPH_SURFACE_COUNTER_CONTROL                                                            0x1002\n#define mmDCP5_GRPH_SURFACE_COUNTER_CONTROL_BASE_IDX                                                   2\n#define mmDCP5_GRPH_SURFACE_COUNTER_OUTPUT                                                             0x1003\n#define mmDCP5_GRPH_SURFACE_COUNTER_OUTPUT_BASE_IDX                                                    2\n\n\n\n\n#define mmLB5_LB_DATA_FORMAT                                                                           0x101a\n#define mmLB5_LB_DATA_FORMAT_BASE_IDX                                                                  2\n#define mmLB5_LB_MEMORY_CTRL                                                                           0x101b\n#define mmLB5_LB_MEMORY_CTRL_BASE_IDX                                                                  2\n#define mmLB5_LB_MEMORY_SIZE_STATUS                                                                    0x101c\n#define mmLB5_LB_MEMORY_SIZE_STATUS_BASE_IDX                                                           2\n#define mmLB5_LB_DESKTOP_HEIGHT                                                                        0x101d\n#define mmLB5_LB_DESKTOP_HEIGHT_BASE_IDX                                                               2\n#define mmLB5_LB_VLINE_START_END                                                                       0x101e\n#define mmLB5_LB_VLINE_START_END_BASE_IDX                                                              2\n#define mmLB5_LB_VLINE2_START_END                                                                      0x101f\n#define mmLB5_LB_VLINE2_START_END_BASE_IDX                                                             2\n#define mmLB5_LB_V_COUNTER                                                                             0x1020\n#define mmLB5_LB_V_COUNTER_BASE_IDX                                                                    2\n#define mmLB5_LB_SNAPSHOT_V_COUNTER                                                                    0x1021\n#define mmLB5_LB_SNAPSHOT_V_COUNTER_BASE_IDX                                                           2\n#define mmLB5_LB_INTERRUPT_MASK                                                                        0x1022\n#define mmLB5_LB_INTERRUPT_MASK_BASE_IDX                                                               2\n#define mmLB5_LB_VLINE_STATUS                                                                          0x1023\n#define mmLB5_LB_VLINE_STATUS_BASE_IDX                                                                 2\n#define mmLB5_LB_VLINE2_STATUS                                                                         0x1024\n#define mmLB5_LB_VLINE2_STATUS_BASE_IDX                                                                2\n#define mmLB5_LB_VBLANK_STATUS                                                                         0x1025\n#define mmLB5_LB_VBLANK_STATUS_BASE_IDX                                                                2\n#define mmLB5_LB_SYNC_RESET_SEL                                                                        0x1026\n#define mmLB5_LB_SYNC_RESET_SEL_BASE_IDX                                                               2\n#define mmLB5_LB_BLACK_KEYER_R_CR                                                                      0x1027\n#define mmLB5_LB_BLACK_KEYER_R_CR_BASE_IDX                                                             2\n#define mmLB5_LB_BLACK_KEYER_G_Y                                                                       0x1028\n#define mmLB5_LB_BLACK_KEYER_G_Y_BASE_IDX                                                              2\n#define mmLB5_LB_BLACK_KEYER_B_CB                                                                      0x1029\n#define mmLB5_LB_BLACK_KEYER_B_CB_BASE_IDX                                                             2\n#define mmLB5_LB_KEYER_COLOR_CTRL                                                                      0x102a\n#define mmLB5_LB_KEYER_COLOR_CTRL_BASE_IDX                                                             2\n#define mmLB5_LB_KEYER_COLOR_R_CR                                                                      0x102b\n#define mmLB5_LB_KEYER_COLOR_R_CR_BASE_IDX                                                             2\n#define mmLB5_LB_KEYER_COLOR_G_Y                                                                       0x102c\n#define mmLB5_LB_KEYER_COLOR_G_Y_BASE_IDX                                                              2\n#define mmLB5_LB_KEYER_COLOR_B_CB                                                                      0x102d\n#define mmLB5_LB_KEYER_COLOR_B_CB_BASE_IDX                                                             2\n#define mmLB5_LB_KEYER_COLOR_REP_R_CR                                                                  0x102e\n#define mmLB5_LB_KEYER_COLOR_REP_R_CR_BASE_IDX                                                         2\n#define mmLB5_LB_KEYER_COLOR_REP_G_Y                                                                   0x102f\n#define mmLB5_LB_KEYER_COLOR_REP_G_Y_BASE_IDX                                                          2\n#define mmLB5_LB_KEYER_COLOR_REP_B_CB                                                                  0x1030\n#define mmLB5_LB_KEYER_COLOR_REP_B_CB_BASE_IDX                                                         2\n#define mmLB5_LB_BUFFER_LEVEL_STATUS                                                                   0x1031\n#define mmLB5_LB_BUFFER_LEVEL_STATUS_BASE_IDX                                                          2\n#define mmLB5_LB_BUFFER_URGENCY_CTRL                                                                   0x1032\n#define mmLB5_LB_BUFFER_URGENCY_CTRL_BASE_IDX                                                          2\n#define mmLB5_LB_BUFFER_URGENCY_STATUS                                                                 0x1033\n#define mmLB5_LB_BUFFER_URGENCY_STATUS_BASE_IDX                                                        2\n#define mmLB5_LB_BUFFER_STATUS                                                                         0x1034\n#define mmLB5_LB_BUFFER_STATUS_BASE_IDX                                                                2\n#define mmLB5_LB_NO_OUTSTANDING_REQ_STATUS                                                             0x1035\n#define mmLB5_LB_NO_OUTSTANDING_REQ_STATUS_BASE_IDX                                                    2\n#define mmLB5_MVP_AFR_FLIP_MODE                                                                        0x1036\n#define mmLB5_MVP_AFR_FLIP_MODE_BASE_IDX                                                               2\n#define mmLB5_MVP_AFR_FLIP_FIFO_CNTL                                                                   0x1037\n#define mmLB5_MVP_AFR_FLIP_FIFO_CNTL_BASE_IDX                                                          2\n#define mmLB5_MVP_FLIP_LINE_NUM_INSERT                                                                 0x1038\n#define mmLB5_MVP_FLIP_LINE_NUM_INSERT_BASE_IDX                                                        2\n#define mmLB5_DC_MVP_LB_CONTROL                                                                        0x1039\n#define mmLB5_DC_MVP_LB_CONTROL_BASE_IDX                                                               2\n\n\n\n\n#define mmDCFE5_DCFE_CLOCK_CONTROL                                                                     0x105a\n#define mmDCFE5_DCFE_CLOCK_CONTROL_BASE_IDX                                                            2\n#define mmDCFE5_DCFE_SOFT_RESET                                                                        0x105b\n#define mmDCFE5_DCFE_SOFT_RESET_BASE_IDX                                                               2\n#define mmDCFE5_DCFE_MEM_PWR_CTRL                                                                      0x105d\n#define mmDCFE5_DCFE_MEM_PWR_CTRL_BASE_IDX                                                             2\n#define mmDCFE5_DCFE_MEM_PWR_CTRL2                                                                     0x105e\n#define mmDCFE5_DCFE_MEM_PWR_CTRL2_BASE_IDX                                                            2\n#define mmDCFE5_DCFE_MEM_PWR_STATUS                                                                    0x105f\n#define mmDCFE5_DCFE_MEM_PWR_STATUS_BASE_IDX                                                           2\n#define mmDCFE5_DCFE_MISC                                                                              0x1060\n#define mmDCFE5_DCFE_MISC_BASE_IDX                                                                     2\n#define mmDCFE5_DCFE_FLUSH                                                                             0x1061\n#define mmDCFE5_DCFE_FLUSH_BASE_IDX                                                                    2\n\n\n\n\n#define mmDC_PERFMON8_PERFCOUNTER_CNTL                                                                 0x106e\n#define mmDC_PERFMON8_PERFCOUNTER_CNTL_BASE_IDX                                                        2\n#define mmDC_PERFMON8_PERFCOUNTER_CNTL2                                                                0x106f\n#define mmDC_PERFMON8_PERFCOUNTER_CNTL2_BASE_IDX                                                       2\n#define mmDC_PERFMON8_PERFCOUNTER_STATE                                                                0x1070\n#define mmDC_PERFMON8_PERFCOUNTER_STATE_BASE_IDX                                                       2\n#define mmDC_PERFMON8_PERFMON_CNTL                                                                     0x1071\n#define mmDC_PERFMON8_PERFMON_CNTL_BASE_IDX                                                            2\n#define mmDC_PERFMON8_PERFMON_CNTL2                                                                    0x1072\n#define mmDC_PERFMON8_PERFMON_CNTL2_BASE_IDX                                                           2\n#define mmDC_PERFMON8_PERFMON_CVALUE_INT_MISC                                                          0x1073\n#define mmDC_PERFMON8_PERFMON_CVALUE_INT_MISC_BASE_IDX                                                 2\n#define mmDC_PERFMON8_PERFMON_CVALUE_LOW                                                               0x1074\n#define mmDC_PERFMON8_PERFMON_CVALUE_LOW_BASE_IDX                                                      2\n#define mmDC_PERFMON8_PERFMON_HI                                                                       0x1075\n#define mmDC_PERFMON8_PERFMON_HI_BASE_IDX                                                              2\n#define mmDC_PERFMON8_PERFMON_LOW                                                                      0x1076\n#define mmDC_PERFMON8_PERFMON_LOW_BASE_IDX                                                             2\n\n\n\n\n#define mmDMIF_PG5_DPG_PIPE_ARBITRATION_CONTROL1                                                       0x107a\n#define mmDMIF_PG5_DPG_PIPE_ARBITRATION_CONTROL1_BASE_IDX                                              2\n#define mmDMIF_PG5_DPG_PIPE_ARBITRATION_CONTROL2                                                       0x107b\n#define mmDMIF_PG5_DPG_PIPE_ARBITRATION_CONTROL2_BASE_IDX                                              2\n#define mmDMIF_PG5_DPG_WATERMARK_MASK_CONTROL                                                          0x107c\n#define mmDMIF_PG5_DPG_WATERMARK_MASK_CONTROL_BASE_IDX                                                 2\n#define mmDMIF_PG5_DPG_PIPE_URGENCY_CONTROL                                                            0x107d\n#define mmDMIF_PG5_DPG_PIPE_URGENCY_CONTROL_BASE_IDX                                                   2\n#define mmDMIF_PG5_DPG_PIPE_URGENT_LEVEL_CONTROL                                                       0x107e\n#define mmDMIF_PG5_DPG_PIPE_URGENT_LEVEL_CONTROL_BASE_IDX                                              2\n#define mmDMIF_PG5_DPG_PIPE_STUTTER_CONTROL                                                            0x107f\n#define mmDMIF_PG5_DPG_PIPE_STUTTER_CONTROL_BASE_IDX                                                   2\n#define mmDMIF_PG5_DPG_PIPE_STUTTER_CONTROL2                                                           0x1080\n#define mmDMIF_PG5_DPG_PIPE_STUTTER_CONTROL2_BASE_IDX                                                  2\n#define mmDMIF_PG5_DPG_PIPE_LOW_POWER_CONTROL                                                          0x1081\n#define mmDMIF_PG5_DPG_PIPE_LOW_POWER_CONTROL_BASE_IDX                                                 2\n#define mmDMIF_PG5_DPG_REPEATER_PROGRAM                                                                0x1082\n#define mmDMIF_PG5_DPG_REPEATER_PROGRAM_BASE_IDX                                                       2\n#define mmDMIF_PG5_DPG_CHK_PRE_PROC_CNTL                                                               0x1086\n#define mmDMIF_PG5_DPG_CHK_PRE_PROC_CNTL_BASE_IDX                                                      2\n#define mmDMIF_PG5_DPG_DVMM_STATUS                                                                     0x1087\n#define mmDMIF_PG5_DPG_DVMM_STATUS_BASE_IDX                                                            2\n\n\n\n\n#define mmSCL5_SCL_COEF_RAM_SELECT                                                                     0x109a\n#define mmSCL5_SCL_COEF_RAM_SELECT_BASE_IDX                                                            2\n#define mmSCL5_SCL_COEF_RAM_TAP_DATA                                                                   0x109b\n#define mmSCL5_SCL_COEF_RAM_TAP_DATA_BASE_IDX                                                          2\n#define mmSCL5_SCL_MODE                                                                                0x109c\n#define mmSCL5_SCL_MODE_BASE_IDX                                                                       2\n#define mmSCL5_SCL_TAP_CONTROL                                                                         0x109d\n#define mmSCL5_SCL_TAP_CONTROL_BASE_IDX                                                                2\n#define mmSCL5_SCL_CONTROL                                                                             0x109e\n#define mmSCL5_SCL_CONTROL_BASE_IDX                                                                    2\n#define mmSCL5_SCL_BYPASS_CONTROL                                                                      0x109f\n#define mmSCL5_SCL_BYPASS_CONTROL_BASE_IDX                                                             2\n#define mmSCL5_SCL_MANUAL_REPLICATE_CONTROL                                                            0x10a0\n#define mmSCL5_SCL_MANUAL_REPLICATE_CONTROL_BASE_IDX                                                   2\n#define mmSCL5_SCL_AUTOMATIC_MODE_CONTROL                                                              0x10a1\n#define mmSCL5_SCL_AUTOMATIC_MODE_CONTROL_BASE_IDX                                                     2\n#define mmSCL5_SCL_HORZ_FILTER_CONTROL                                                                 0x10a2\n#define mmSCL5_SCL_HORZ_FILTER_CONTROL_BASE_IDX                                                        2\n#define mmSCL5_SCL_HORZ_FILTER_SCALE_RATIO                                                             0x10a3\n#define mmSCL5_SCL_HORZ_FILTER_SCALE_RATIO_BASE_IDX                                                    2\n#define mmSCL5_SCL_HORZ_FILTER_INIT                                                                    0x10a4\n#define mmSCL5_SCL_HORZ_FILTER_INIT_BASE_IDX                                                           2\n#define mmSCL5_SCL_VERT_FILTER_CONTROL                                                                 0x10a5\n#define mmSCL5_SCL_VERT_FILTER_CONTROL_BASE_IDX                                                        2\n#define mmSCL5_SCL_VERT_FILTER_SCALE_RATIO                                                             0x10a6\n#define mmSCL5_SCL_VERT_FILTER_SCALE_RATIO_BASE_IDX                                                    2\n#define mmSCL5_SCL_VERT_FILTER_INIT                                                                    0x10a7\n#define mmSCL5_SCL_VERT_FILTER_INIT_BASE_IDX                                                           2\n#define mmSCL5_SCL_VERT_FILTER_INIT_BOT                                                                0x10a8\n#define mmSCL5_SCL_VERT_FILTER_INIT_BOT_BASE_IDX                                                       2\n#define mmSCL5_SCL_ROUND_OFFSET                                                                        0x10a9\n#define mmSCL5_SCL_ROUND_OFFSET_BASE_IDX                                                               2\n#define mmSCL5_SCL_UPDATE                                                                              0x10aa\n#define mmSCL5_SCL_UPDATE_BASE_IDX                                                                     2\n#define mmSCL5_SCL_F_SHARP_CONTROL                                                                     0x10ab\n#define mmSCL5_SCL_F_SHARP_CONTROL_BASE_IDX                                                            2\n#define mmSCL5_SCL_ALU_CONTROL                                                                         0x10ac\n#define mmSCL5_SCL_ALU_CONTROL_BASE_IDX                                                                2\n#define mmSCL5_SCL_COEF_RAM_CONFLICT_STATUS                                                            0x10ad\n#define mmSCL5_SCL_COEF_RAM_CONFLICT_STATUS_BASE_IDX                                                   2\n#define mmSCL5_VIEWPORT_START_SECONDARY                                                                0x10ae\n#define mmSCL5_VIEWPORT_START_SECONDARY_BASE_IDX                                                       2\n#define mmSCL5_VIEWPORT_START                                                                          0x10af\n#define mmSCL5_VIEWPORT_START_BASE_IDX                                                                 2\n#define mmSCL5_VIEWPORT_SIZE                                                                           0x10b0\n#define mmSCL5_VIEWPORT_SIZE_BASE_IDX                                                                  2\n#define mmSCL5_EXT_OVERSCAN_LEFT_RIGHT                                                                 0x10b1\n#define mmSCL5_EXT_OVERSCAN_LEFT_RIGHT_BASE_IDX                                                        2\n#define mmSCL5_EXT_OVERSCAN_TOP_BOTTOM                                                                 0x10b2\n#define mmSCL5_EXT_OVERSCAN_TOP_BOTTOM_BASE_IDX                                                        2\n#define mmSCL5_SCL_MODE_CHANGE_DET1                                                                    0x10b3\n#define mmSCL5_SCL_MODE_CHANGE_DET1_BASE_IDX                                                           2\n#define mmSCL5_SCL_MODE_CHANGE_DET2                                                                    0x10b4\n#define mmSCL5_SCL_MODE_CHANGE_DET2_BASE_IDX                                                           2\n#define mmSCL5_SCL_MODE_CHANGE_DET3                                                                    0x10b5\n#define mmSCL5_SCL_MODE_CHANGE_DET3_BASE_IDX                                                           2\n#define mmSCL5_SCL_MODE_CHANGE_MASK                                                                    0x10b6\n#define mmSCL5_SCL_MODE_CHANGE_MASK_BASE_IDX                                                           2\n\n\n\n\n#define mmBLND5_BLND_CONTROL                                                                           0x10c7\n#define mmBLND5_BLND_CONTROL_BASE_IDX                                                                  2\n#define mmBLND5_BLND_SM_CONTROL2                                                                       0x10c8\n#define mmBLND5_BLND_SM_CONTROL2_BASE_IDX                                                              2\n#define mmBLND5_BLND_CONTROL2                                                                          0x10c9\n#define mmBLND5_BLND_CONTROL2_BASE_IDX                                                                 2\n#define mmBLND5_BLND_UPDATE                                                                            0x10ca\n#define mmBLND5_BLND_UPDATE_BASE_IDX                                                                   2\n#define mmBLND5_BLND_UNDERFLOW_INTERRUPT                                                               0x10cb\n#define mmBLND5_BLND_UNDERFLOW_INTERRUPT_BASE_IDX                                                      2\n#define mmBLND5_BLND_V_UPDATE_LOCK                                                                     0x10cc\n#define mmBLND5_BLND_V_UPDATE_LOCK_BASE_IDX                                                            2\n#define mmBLND5_BLND_REG_UPDATE_STATUS                                                                 0x10cd\n#define mmBLND5_BLND_REG_UPDATE_STATUS_BASE_IDX                                                        2\n\n\n\n\n#define mmCRTC5_CRTC_H_BLANK_EARLY_NUM                                                                 0x10d2\n#define mmCRTC5_CRTC_H_BLANK_EARLY_NUM_BASE_IDX                                                        2\n#define mmCRTC5_CRTC_H_TOTAL                                                                           0x10d3\n#define mmCRTC5_CRTC_H_TOTAL_BASE_IDX                                                                  2\n#define mmCRTC5_CRTC_H_BLANK_START_END                                                                 0x10d4\n#define mmCRTC5_CRTC_H_BLANK_START_END_BASE_IDX                                                        2\n#define mmCRTC5_CRTC_H_SYNC_A                                                                          0x10d5\n#define mmCRTC5_CRTC_H_SYNC_A_BASE_IDX                                                                 2\n#define mmCRTC5_CRTC_H_SYNC_A_CNTL                                                                     0x10d6\n#define mmCRTC5_CRTC_H_SYNC_A_CNTL_BASE_IDX                                                            2\n#define mmCRTC5_CRTC_H_SYNC_B                                                                          0x10d7\n#define mmCRTC5_CRTC_H_SYNC_B_BASE_IDX                                                                 2\n#define mmCRTC5_CRTC_H_SYNC_B_CNTL                                                                     0x10d8\n#define mmCRTC5_CRTC_H_SYNC_B_CNTL_BASE_IDX                                                            2\n#define mmCRTC5_CRTC_VBI_END                                                                           0x10d9\n#define mmCRTC5_CRTC_VBI_END_BASE_IDX                                                                  2\n#define mmCRTC5_CRTC_V_TOTAL                                                                           0x10da\n#define mmCRTC5_CRTC_V_TOTAL_BASE_IDX                                                                  2\n#define mmCRTC5_CRTC_V_TOTAL_MIN                                                                       0x10db\n#define mmCRTC5_CRTC_V_TOTAL_MIN_BASE_IDX                                                              2\n#define mmCRTC5_CRTC_V_TOTAL_MAX                                                                       0x10dc\n#define mmCRTC5_CRTC_V_TOTAL_MAX_BASE_IDX                                                              2\n#define mmCRTC5_CRTC_V_TOTAL_CONTROL                                                                   0x10dd\n#define mmCRTC5_CRTC_V_TOTAL_CONTROL_BASE_IDX                                                          2\n#define mmCRTC5_CRTC_V_TOTAL_INT_STATUS                                                                0x10de\n#define mmCRTC5_CRTC_V_TOTAL_INT_STATUS_BASE_IDX                                                       2\n#define mmCRTC5_CRTC_VSYNC_NOM_INT_STATUS                                                              0x10df\n#define mmCRTC5_CRTC_VSYNC_NOM_INT_STATUS_BASE_IDX                                                     2\n#define mmCRTC5_CRTC_V_BLANK_START_END                                                                 0x10e0\n#define mmCRTC5_CRTC_V_BLANK_START_END_BASE_IDX                                                        2\n#define mmCRTC5_CRTC_V_SYNC_A                                                                          0x10e1\n#define mmCRTC5_CRTC_V_SYNC_A_BASE_IDX                                                                 2\n#define mmCRTC5_CRTC_V_SYNC_A_CNTL                                                                     0x10e2\n#define mmCRTC5_CRTC_V_SYNC_A_CNTL_BASE_IDX                                                            2\n#define mmCRTC5_CRTC_V_SYNC_B                                                                          0x10e3\n#define mmCRTC5_CRTC_V_SYNC_B_BASE_IDX                                                                 2\n#define mmCRTC5_CRTC_V_SYNC_B_CNTL                                                                     0x10e4\n#define mmCRTC5_CRTC_V_SYNC_B_CNTL_BASE_IDX                                                            2\n#define mmCRTC5_CRTC_DTMTEST_CNTL                                                                      0x10e5\n#define mmCRTC5_CRTC_DTMTEST_CNTL_BASE_IDX                                                             2\n#define mmCRTC5_CRTC_DTMTEST_STATUS_POSITION                                                           0x10e6\n#define mmCRTC5_CRTC_DTMTEST_STATUS_POSITION_BASE_IDX                                                  2\n#define mmCRTC5_CRTC_TRIGA_CNTL                                                                        0x10e7\n#define mmCRTC5_CRTC_TRIGA_CNTL_BASE_IDX                                                               2\n#define mmCRTC5_CRTC_TRIGA_MANUAL_TRIG                                                                 0x10e8\n#define mmCRTC5_CRTC_TRIGA_MANUAL_TRIG_BASE_IDX                                                        2\n#define mmCRTC5_CRTC_TRIGB_CNTL                                                                        0x10e9\n#define mmCRTC5_CRTC_TRIGB_CNTL_BASE_IDX                                                               2\n#define mmCRTC5_CRTC_TRIGB_MANUAL_TRIG                                                                 0x10ea\n#define mmCRTC5_CRTC_TRIGB_MANUAL_TRIG_BASE_IDX                                                        2\n#define mmCRTC5_CRTC_FORCE_COUNT_NOW_CNTL                                                              0x10eb\n#define mmCRTC5_CRTC_FORCE_COUNT_NOW_CNTL_BASE_IDX                                                     2\n#define mmCRTC5_CRTC_FLOW_CONTROL                                                                      0x10ec\n#define mmCRTC5_CRTC_FLOW_CONTROL_BASE_IDX                                                             2\n#define mmCRTC5_CRTC_STEREO_FORCE_NEXT_EYE                                                             0x10ed\n#define mmCRTC5_CRTC_STEREO_FORCE_NEXT_EYE_BASE_IDX                                                    2\n#define mmCRTC5_CRTC_AVSYNC_COUNTER                                                                    0x10ee\n#define mmCRTC5_CRTC_AVSYNC_COUNTER_BASE_IDX                                                           2\n#define mmCRTC5_CRTC_CONTROL                                                                           0x10ef\n#define mmCRTC5_CRTC_CONTROL_BASE_IDX                                                                  2\n#define mmCRTC5_CRTC_BLANK_CONTROL                                                                     0x10f0\n#define mmCRTC5_CRTC_BLANK_CONTROL_BASE_IDX                                                            2\n#define mmCRTC5_CRTC_INTERLACE_CONTROL                                                                 0x10f1\n#define mmCRTC5_CRTC_INTERLACE_CONTROL_BASE_IDX                                                        2\n#define mmCRTC5_CRTC_INTERLACE_STATUS                                                                  0x10f2\n#define mmCRTC5_CRTC_INTERLACE_STATUS_BASE_IDX                                                         2\n#define mmCRTC5_CRTC_FIELD_INDICATION_CONTROL                                                          0x10f3\n#define mmCRTC5_CRTC_FIELD_INDICATION_CONTROL_BASE_IDX                                                 2\n#define mmCRTC5_CRTC_PIXEL_DATA_READBACK0                                                              0x10f4\n#define mmCRTC5_CRTC_PIXEL_DATA_READBACK0_BASE_IDX                                                     2\n#define mmCRTC5_CRTC_PIXEL_DATA_READBACK1                                                              0x10f5\n#define mmCRTC5_CRTC_PIXEL_DATA_READBACK1_BASE_IDX                                                     2\n#define mmCRTC5_CRTC_STATUS                                                                            0x10f6\n#define mmCRTC5_CRTC_STATUS_BASE_IDX                                                                   2\n#define mmCRTC5_CRTC_STATUS_POSITION                                                                   0x10f7\n#define mmCRTC5_CRTC_STATUS_POSITION_BASE_IDX                                                          2\n#define mmCRTC5_CRTC_NOM_VERT_POSITION                                                                 0x10f8\n#define mmCRTC5_CRTC_NOM_VERT_POSITION_BASE_IDX                                                        2\n#define mmCRTC5_CRTC_STATUS_FRAME_COUNT                                                                0x10f9\n#define mmCRTC5_CRTC_STATUS_FRAME_COUNT_BASE_IDX                                                       2\n#define mmCRTC5_CRTC_STATUS_VF_COUNT                                                                   0x10fa\n#define mmCRTC5_CRTC_STATUS_VF_COUNT_BASE_IDX                                                          2\n#define mmCRTC5_CRTC_STATUS_HV_COUNT                                                                   0x10fb\n#define mmCRTC5_CRTC_STATUS_HV_COUNT_BASE_IDX                                                          2\n#define mmCRTC5_CRTC_COUNT_CONTROL                                                                     0x10fc\n#define mmCRTC5_CRTC_COUNT_CONTROL_BASE_IDX                                                            2\n#define mmCRTC5_CRTC_COUNT_RESET                                                                       0x10fd\n#define mmCRTC5_CRTC_COUNT_RESET_BASE_IDX                                                              2\n#define mmCRTC5_CRTC_MANUAL_FORCE_VSYNC_NEXT_LINE                                                      0x10fe\n#define mmCRTC5_CRTC_MANUAL_FORCE_VSYNC_NEXT_LINE_BASE_IDX                                             2\n#define mmCRTC5_CRTC_VERT_SYNC_CONTROL                                                                 0x10ff\n#define mmCRTC5_CRTC_VERT_SYNC_CONTROL_BASE_IDX                                                        2\n#define mmCRTC5_CRTC_STEREO_STATUS                                                                     0x1100\n#define mmCRTC5_CRTC_STEREO_STATUS_BASE_IDX                                                            2\n#define mmCRTC5_CRTC_STEREO_CONTROL                                                                    0x1101\n#define mmCRTC5_CRTC_STEREO_CONTROL_BASE_IDX                                                           2\n#define mmCRTC5_CRTC_SNAPSHOT_STATUS                                                                   0x1102\n#define mmCRTC5_CRTC_SNAPSHOT_STATUS_BASE_IDX                                                          2\n#define mmCRTC5_CRTC_SNAPSHOT_CONTROL                                                                  0x1103\n#define mmCRTC5_CRTC_SNAPSHOT_CONTROL_BASE_IDX                                                         2\n#define mmCRTC5_CRTC_SNAPSHOT_POSITION                                                                 0x1104\n#define mmCRTC5_CRTC_SNAPSHOT_POSITION_BASE_IDX                                                        2\n#define mmCRTC5_CRTC_SNAPSHOT_FRAME                                                                    0x1105\n#define mmCRTC5_CRTC_SNAPSHOT_FRAME_BASE_IDX                                                           2\n#define mmCRTC5_CRTC_START_LINE_CONTROL                                                                0x1106\n#define mmCRTC5_CRTC_START_LINE_CONTROL_BASE_IDX                                                       2\n#define mmCRTC5_CRTC_INTERRUPT_CONTROL                                                                 0x1107\n#define mmCRTC5_CRTC_INTERRUPT_CONTROL_BASE_IDX                                                        2\n#define mmCRTC5_CRTC_UPDATE_LOCK                                                                       0x1108\n#define mmCRTC5_CRTC_UPDATE_LOCK_BASE_IDX                                                              2\n#define mmCRTC5_CRTC_DOUBLE_BUFFER_CONTROL                                                             0x1109\n#define mmCRTC5_CRTC_DOUBLE_BUFFER_CONTROL_BASE_IDX                                                    2\n#define mmCRTC5_CRTC_VGA_PARAMETER_CAPTURE_MODE                                                        0x110a\n#define mmCRTC5_CRTC_VGA_PARAMETER_CAPTURE_MODE_BASE_IDX                                               2\n#define mmCRTC5_CRTC_TEST_PATTERN_CONTROL                                                              0x110b\n#define mmCRTC5_CRTC_TEST_PATTERN_CONTROL_BASE_IDX                                                     2\n#define mmCRTC5_CRTC_TEST_PATTERN_PARAMETERS                                                           0x110c\n#define mmCRTC5_CRTC_TEST_PATTERN_PARAMETERS_BASE_IDX                                                  2\n#define mmCRTC5_CRTC_TEST_PATTERN_COLOR                                                                0x110d\n#define mmCRTC5_CRTC_TEST_PATTERN_COLOR_BASE_IDX                                                       2\n#define mmCRTC5_CRTC_MASTER_UPDATE_LOCK                                                                0x110e\n#define mmCRTC5_CRTC_MASTER_UPDATE_LOCK_BASE_IDX                                                       2\n#define mmCRTC5_CRTC_MASTER_UPDATE_MODE                                                                0x110f\n#define mmCRTC5_CRTC_MASTER_UPDATE_MODE_BASE_IDX                                                       2\n#define mmCRTC5_CRTC_MVP_INBAND_CNTL_INSERT                                                            0x1110\n#define mmCRTC5_CRTC_MVP_INBAND_CNTL_INSERT_BASE_IDX                                                   2\n#define mmCRTC5_CRTC_MVP_INBAND_CNTL_INSERT_TIMER                                                      0x1111\n#define mmCRTC5_CRTC_MVP_INBAND_CNTL_INSERT_TIMER_BASE_IDX                                             2\n#define mmCRTC5_CRTC_MVP_STATUS                                                                        0x1112\n#define mmCRTC5_CRTC_MVP_STATUS_BASE_IDX                                                               2\n#define mmCRTC5_CRTC_MASTER_EN                                                                         0x1113\n#define mmCRTC5_CRTC_MASTER_EN_BASE_IDX                                                                2\n#define mmCRTC5_CRTC_ALLOW_STOP_OFF_V_CNT                                                              0x1114\n#define mmCRTC5_CRTC_ALLOW_STOP_OFF_V_CNT_BASE_IDX                                                     2\n#define mmCRTC5_CRTC_V_UPDATE_INT_STATUS                                                               0x1115\n#define mmCRTC5_CRTC_V_UPDATE_INT_STATUS_BASE_IDX                                                      2\n#define mmCRTC5_CRTC_OVERSCAN_COLOR                                                                    0x1117\n#define mmCRTC5_CRTC_OVERSCAN_COLOR_BASE_IDX                                                           2\n#define mmCRTC5_CRTC_OVERSCAN_COLOR_EXT                                                                0x1118\n#define mmCRTC5_CRTC_OVERSCAN_COLOR_EXT_BASE_IDX                                                       2\n#define mmCRTC5_CRTC_BLANK_DATA_COLOR                                                                  0x1119\n#define mmCRTC5_CRTC_BLANK_DATA_COLOR_BASE_IDX                                                         2\n#define mmCRTC5_CRTC_BLANK_DATA_COLOR_EXT                                                              0x111a\n#define mmCRTC5_CRTC_BLANK_DATA_COLOR_EXT_BASE_IDX                                                     2\n#define mmCRTC5_CRTC_BLACK_COLOR                                                                       0x111b\n#define mmCRTC5_CRTC_BLACK_COLOR_BASE_IDX                                                              2\n#define mmCRTC5_CRTC_BLACK_COLOR_EXT                                                                   0x111c\n#define mmCRTC5_CRTC_BLACK_COLOR_EXT_BASE_IDX                                                          2\n#define mmCRTC5_CRTC_VERTICAL_INTERRUPT0_POSITION                                                      0x111d\n#define mmCRTC5_CRTC_VERTICAL_INTERRUPT0_POSITION_BASE_IDX                                             2\n#define mmCRTC5_CRTC_VERTICAL_INTERRUPT0_CONTROL                                                       0x111e\n#define mmCRTC5_CRTC_VERTICAL_INTERRUPT0_CONTROL_BASE_IDX                                              2\n#define mmCRTC5_CRTC_VERTICAL_INTERRUPT1_POSITION                                                      0x111f\n#define mmCRTC5_CRTC_VERTICAL_INTERRUPT1_POSITION_BASE_IDX                                             2\n#define mmCRTC5_CRTC_VERTICAL_INTERRUPT1_CONTROL                                                       0x1120\n#define mmCRTC5_CRTC_VERTICAL_INTERRUPT1_CONTROL_BASE_IDX                                              2\n#define mmCRTC5_CRTC_VERTICAL_INTERRUPT2_POSITION                                                      0x1121\n#define mmCRTC5_CRTC_VERTICAL_INTERRUPT2_POSITION_BASE_IDX                                             2\n#define mmCRTC5_CRTC_VERTICAL_INTERRUPT2_CONTROL                                                       0x1122\n#define mmCRTC5_CRTC_VERTICAL_INTERRUPT2_CONTROL_BASE_IDX                                              2\n#define mmCRTC5_CRTC_CRC_CNTL                                                                          0x1123\n#define mmCRTC5_CRTC_CRC_CNTL_BASE_IDX                                                                 2\n#define mmCRTC5_CRTC_CRC0_WINDOWA_X_CONTROL                                                            0x1124\n#define mmCRTC5_CRTC_CRC0_WINDOWA_X_CONTROL_BASE_IDX                                                   2\n#define mmCRTC5_CRTC_CRC0_WINDOWA_Y_CONTROL                                                            0x1125\n#define mmCRTC5_CRTC_CRC0_WINDOWA_Y_CONTROL_BASE_IDX                                                   2\n#define mmCRTC5_CRTC_CRC0_WINDOWB_X_CONTROL                                                            0x1126\n#define mmCRTC5_CRTC_CRC0_WINDOWB_X_CONTROL_BASE_IDX                                                   2\n#define mmCRTC5_CRTC_CRC0_WINDOWB_Y_CONTROL                                                            0x1127\n#define mmCRTC5_CRTC_CRC0_WINDOWB_Y_CONTROL_BASE_IDX                                                   2\n#define mmCRTC5_CRTC_CRC0_DATA_RG                                                                      0x1128\n#define mmCRTC5_CRTC_CRC0_DATA_RG_BASE_IDX                                                             2\n#define mmCRTC5_CRTC_CRC0_DATA_B                                                                       0x1129\n#define mmCRTC5_CRTC_CRC0_DATA_B_BASE_IDX                                                              2\n#define mmCRTC5_CRTC_CRC1_WINDOWA_X_CONTROL                                                            0x112a\n#define mmCRTC5_CRTC_CRC1_WINDOWA_X_CONTROL_BASE_IDX                                                   2\n#define mmCRTC5_CRTC_CRC1_WINDOWA_Y_CONTROL                                                            0x112b\n#define mmCRTC5_CRTC_CRC1_WINDOWA_Y_CONTROL_BASE_IDX                                                   2\n#define mmCRTC5_CRTC_CRC1_WINDOWB_X_CONTROL                                                            0x112c\n#define mmCRTC5_CRTC_CRC1_WINDOWB_X_CONTROL_BASE_IDX                                                   2\n#define mmCRTC5_CRTC_CRC1_WINDOWB_Y_CONTROL                                                            0x112d\n#define mmCRTC5_CRTC_CRC1_WINDOWB_Y_CONTROL_BASE_IDX                                                   2\n#define mmCRTC5_CRTC_CRC1_DATA_RG                                                                      0x112e\n#define mmCRTC5_CRTC_CRC1_DATA_RG_BASE_IDX                                                             2\n#define mmCRTC5_CRTC_CRC1_DATA_B                                                                       0x112f\n#define mmCRTC5_CRTC_CRC1_DATA_B_BASE_IDX                                                              2\n#define mmCRTC5_CRTC_EXT_TIMING_SYNC_CONTROL                                                           0x1130\n#define mmCRTC5_CRTC_EXT_TIMING_SYNC_CONTROL_BASE_IDX                                                  2\n#define mmCRTC5_CRTC_EXT_TIMING_SYNC_WINDOW_START                                                      0x1131\n#define mmCRTC5_CRTC_EXT_TIMING_SYNC_WINDOW_START_BASE_IDX                                             2\n#define mmCRTC5_CRTC_EXT_TIMING_SYNC_WINDOW_END                                                        0x1132\n#define mmCRTC5_CRTC_EXT_TIMING_SYNC_WINDOW_END_BASE_IDX                                               2\n#define mmCRTC5_CRTC_EXT_TIMING_SYNC_LOSS_INTERRUPT_CONTROL                                            0x1133\n#define mmCRTC5_CRTC_EXT_TIMING_SYNC_LOSS_INTERRUPT_CONTROL_BASE_IDX                                   2\n#define mmCRTC5_CRTC_EXT_TIMING_SYNC_INTERRUPT_CONTROL                                                 0x1134\n#define mmCRTC5_CRTC_EXT_TIMING_SYNC_INTERRUPT_CONTROL_BASE_IDX                                        2\n#define mmCRTC5_CRTC_EXT_TIMING_SYNC_SIGNAL_INTERRUPT_CONTROL                                          0x1135\n#define mmCRTC5_CRTC_EXT_TIMING_SYNC_SIGNAL_INTERRUPT_CONTROL_BASE_IDX                                 2\n#define mmCRTC5_CRTC_STATIC_SCREEN_CONTROL                                                             0x1136\n#define mmCRTC5_CRTC_STATIC_SCREEN_CONTROL_BASE_IDX                                                    2\n#define mmCRTC5_CRTC_3D_STRUCTURE_CONTROL                                                              0x1137\n#define mmCRTC5_CRTC_3D_STRUCTURE_CONTROL_BASE_IDX                                                     2\n#define mmCRTC5_CRTC_GSL_VSYNC_GAP                                                                     0x1138\n#define mmCRTC5_CRTC_GSL_VSYNC_GAP_BASE_IDX                                                            2\n#define mmCRTC5_CRTC_GSL_WINDOW                                                                        0x1139\n#define mmCRTC5_CRTC_GSL_WINDOW_BASE_IDX                                                               2\n#define mmCRTC5_CRTC_GSL_CONTROL                                                                       0x113a\n#define mmCRTC5_CRTC_GSL_CONTROL_BASE_IDX                                                              2\n#define mmCRTC5_CRTC_RANGE_TIMING_INT_STATUS                                                           0x113d\n#define mmCRTC5_CRTC_RANGE_TIMING_INT_STATUS_BASE_IDX                                                  2\n#define mmCRTC5_CRTC_DRR_CONTROL                                                                       0x113e\n#define mmCRTC5_CRTC_DRR_CONTROL_BASE_IDX                                                              2\n\n\n\n\n#define mmFMT5_FMT_CLAMP_COMPONENT_R                                                                   0x1142\n#define mmFMT5_FMT_CLAMP_COMPONENT_R_BASE_IDX                                                          2\n#define mmFMT5_FMT_CLAMP_COMPONENT_G                                                                   0x1143\n#define mmFMT5_FMT_CLAMP_COMPONENT_G_BASE_IDX                                                          2\n#define mmFMT5_FMT_CLAMP_COMPONENT_B                                                                   0x1144\n#define mmFMT5_FMT_CLAMP_COMPONENT_B_BASE_IDX                                                          2\n#define mmFMT5_FMT_DYNAMIC_EXP_CNTL                                                                    0x1145\n#define mmFMT5_FMT_DYNAMIC_EXP_CNTL_BASE_IDX                                                           2\n#define mmFMT5_FMT_CONTROL                                                                             0x1146\n#define mmFMT5_FMT_CONTROL_BASE_IDX                                                                    2\n#define mmFMT5_FMT_BIT_DEPTH_CONTROL                                                                   0x1147\n#define mmFMT5_FMT_BIT_DEPTH_CONTROL_BASE_IDX                                                          2\n#define mmFMT5_FMT_DITHER_RAND_R_SEED                                                                  0x1148\n#define mmFMT5_FMT_DITHER_RAND_R_SEED_BASE_IDX                                                         2\n#define mmFMT5_FMT_DITHER_RAND_G_SEED                                                                  0x1149\n#define mmFMT5_FMT_DITHER_RAND_G_SEED_BASE_IDX                                                         2\n#define mmFMT5_FMT_DITHER_RAND_B_SEED                                                                  0x114a\n#define mmFMT5_FMT_DITHER_RAND_B_SEED_BASE_IDX                                                         2\n#define mmFMT5_FMT_CLAMP_CNTL                                                                          0x114e\n#define mmFMT5_FMT_CLAMP_CNTL_BASE_IDX                                                                 2\n#define mmFMT5_FMT_CRC_CNTL                                                                            0x114f\n#define mmFMT5_FMT_CRC_CNTL_BASE_IDX                                                                   2\n#define mmFMT5_FMT_CRC_SIG_RED_GREEN_MASK                                                              0x1150\n#define mmFMT5_FMT_CRC_SIG_RED_GREEN_MASK_BASE_IDX                                                     2\n#define mmFMT5_FMT_CRC_SIG_BLUE_CONTROL_MASK                                                           0x1151\n#define mmFMT5_FMT_CRC_SIG_BLUE_CONTROL_MASK_BASE_IDX                                                  2\n#define mmFMT5_FMT_CRC_SIG_RED_GREEN                                                                   0x1152\n#define mmFMT5_FMT_CRC_SIG_RED_GREEN_BASE_IDX                                                          2\n#define mmFMT5_FMT_CRC_SIG_BLUE_CONTROL                                                                0x1153\n#define mmFMT5_FMT_CRC_SIG_BLUE_CONTROL_BASE_IDX                                                       2\n#define mmFMT5_FMT_SIDE_BY_SIDE_STEREO_CONTROL                                                         0x1154\n#define mmFMT5_FMT_SIDE_BY_SIDE_STEREO_CONTROL_BASE_IDX                                                2\n#define mmFMT5_FMT_420_HBLANK_EARLY_START                                                              0x1155\n#define mmFMT5_FMT_420_HBLANK_EARLY_START_BASE_IDX                                                     2\n\n\n\n\n#define mmUNP0_UNP_GRPH_ENABLE                                                                         0x115a\n#define mmUNP0_UNP_GRPH_ENABLE_BASE_IDX                                                                2\n#define mmUNP0_UNP_GRPH_CONTROL                                                                        0x115b\n#define mmUNP0_UNP_GRPH_CONTROL_BASE_IDX                                                               2\n#define mmUNP0_UNP_GRPH_CONTROL_C                                                                      0x115c\n#define mmUNP0_UNP_GRPH_CONTROL_C_BASE_IDX                                                             2\n#define mmUNP0_UNP_GRPH_CONTROL_EXP                                                                    0x115d\n#define mmUNP0_UNP_GRPH_CONTROL_EXP_BASE_IDX                                                           2\n#define mmUNP0_UNP_GRPH_SWAP_CNTL                                                                      0x115e\n#define mmUNP0_UNP_GRPH_SWAP_CNTL_BASE_IDX                                                             2\n#define mmUNP0_UNP_GRPH_PRIMARY_SURFACE_ADDRESS_L                                                      0x115f\n#define mmUNP0_UNP_GRPH_PRIMARY_SURFACE_ADDRESS_L_BASE_IDX                                             2\n#define mmUNP0_UNP_GRPH_PRIMARY_SURFACE_ADDRESS_C                                                      0x1160\n#define mmUNP0_UNP_GRPH_PRIMARY_SURFACE_ADDRESS_C_BASE_IDX                                             2\n#define mmUNP0_UNP_GRPH_PRIMARY_SURFACE_ADDRESS_HIGH_L                                                 0x1161\n#define mmUNP0_UNP_GRPH_PRIMARY_SURFACE_ADDRESS_HIGH_L_BASE_IDX                                        2\n#define mmUNP0_UNP_GRPH_PRIMARY_SURFACE_ADDRESS_HIGH_C                                                 0x1162\n#define mmUNP0_UNP_GRPH_PRIMARY_SURFACE_ADDRESS_HIGH_C_BASE_IDX                                        2\n#define mmUNP0_UNP_GRPH_PRIMARY_BOTTOM_SURFACE_ADDRESS_L                                               0x1163\n#define mmUNP0_UNP_GRPH_PRIMARY_BOTTOM_SURFACE_ADDRESS_L_BASE_IDX                                      2\n#define mmUNP0_UNP_GRPH_PRIMARY_BOTTOM_SURFACE_ADDRESS_C                                               0x1164\n#define mmUNP0_UNP_GRPH_PRIMARY_BOTTOM_SURFACE_ADDRESS_C_BASE_IDX                                      2\n#define mmUNP0_UNP_GRPH_PRIMARY_BOTTOM_SURFACE_ADDRESS_HIGH_L                                          0x1165\n#define mmUNP0_UNP_GRPH_PRIMARY_BOTTOM_SURFACE_ADDRESS_HIGH_L_BASE_IDX                                 2\n#define mmUNP0_UNP_GRPH_PRIMARY_BOTTOM_SURFACE_ADDRESS_HIGH_C                                          0x1166\n#define mmUNP0_UNP_GRPH_PRIMARY_BOTTOM_SURFACE_ADDRESS_HIGH_C_BASE_IDX                                 2\n#define mmUNP0_UNP_GRPH_SECONDARY_SURFACE_ADDRESS_L                                                    0x1167\n#define mmUNP0_UNP_GRPH_SECONDARY_SURFACE_ADDRESS_L_BASE_IDX                                           2\n#define mmUNP0_UNP_GRPH_SECONDARY_SURFACE_ADDRESS_C                                                    0x1168\n#define mmUNP0_UNP_GRPH_SECONDARY_SURFACE_ADDRESS_C_BASE_IDX                                           2\n#define mmUNP0_UNP_GRPH_SECONDARY_SURFACE_ADDRESS_HIGH_L                                               0x1169\n#define mmUNP0_UNP_GRPH_SECONDARY_SURFACE_ADDRESS_HIGH_L_BASE_IDX                                      2\n#define mmUNP0_UNP_GRPH_SECONDARY_SURFACE_ADDRESS_HIGH_C                                               0x116a\n#define mmUNP0_UNP_GRPH_SECONDARY_SURFACE_ADDRESS_HIGH_C_BASE_IDX                                      2\n#define mmUNP0_UNP_GRPH_SECONDARY_BOTTOM_SURFACE_ADDRESS_L                                             0x116b\n#define mmUNP0_UNP_GRPH_SECONDARY_BOTTOM_SURFACE_ADDRESS_L_BASE_IDX                                    2\n#define mmUNP0_UNP_GRPH_SECONDARY_BOTTOM_SURFACE_ADDRESS_C                                             0x116c\n#define mmUNP0_UNP_GRPH_SECONDARY_BOTTOM_SURFACE_ADDRESS_C_BASE_IDX                                    2\n#define mmUNP0_UNP_GRPH_SECONDARY_BOTTOM_SURFACE_ADDRESS_HIGH_L                                        0x116d\n#define mmUNP0_UNP_GRPH_SECONDARY_BOTTOM_SURFACE_ADDRESS_HIGH_L_BASE_IDX                               2\n#define mmUNP0_UNP_GRPH_SECONDARY_BOTTOM_SURFACE_ADDRESS_HIGH_C                                        0x116e\n#define mmUNP0_UNP_GRPH_SECONDARY_BOTTOM_SURFACE_ADDRESS_HIGH_C_BASE_IDX                               2\n#define mmUNP0_UNP_GRPH_PITCH_L                                                                        0x116f\n#define mmUNP0_UNP_GRPH_PITCH_L_BASE_IDX                                                               2\n#define mmUNP0_UNP_GRPH_PITCH_C                                                                        0x1170\n#define mmUNP0_UNP_GRPH_PITCH_C_BASE_IDX                                                               2\n#define mmUNP0_UNP_GRPH_SURFACE_OFFSET_X_L                                                             0x1171\n#define mmUNP0_UNP_GRPH_SURFACE_OFFSET_X_L_BASE_IDX                                                    2\n#define mmUNP0_UNP_GRPH_SURFACE_OFFSET_X_C                                                             0x1172\n#define mmUNP0_UNP_GRPH_SURFACE_OFFSET_X_C_BASE_IDX                                                    2\n#define mmUNP0_UNP_GRPH_SURFACE_OFFSET_Y_L                                                             0x1173\n#define mmUNP0_UNP_GRPH_SURFACE_OFFSET_Y_L_BASE_IDX                                                    2\n#define mmUNP0_UNP_GRPH_SURFACE_OFFSET_Y_C                                                             0x1174\n#define mmUNP0_UNP_GRPH_SURFACE_OFFSET_Y_C_BASE_IDX                                                    2\n#define mmUNP0_UNP_GRPH_X_START_L                                                                      0x1175\n#define mmUNP0_UNP_GRPH_X_START_L_BASE_IDX                                                             2\n#define mmUNP0_UNP_GRPH_X_START_C                                                                      0x1176\n#define mmUNP0_UNP_GRPH_X_START_C_BASE_IDX                                                             2\n#define mmUNP0_UNP_GRPH_Y_START_L                                                                      0x1177\n#define mmUNP0_UNP_GRPH_Y_START_L_BASE_IDX                                                             2\n#define mmUNP0_UNP_GRPH_Y_START_C                                                                      0x1178\n#define mmUNP0_UNP_GRPH_Y_START_C_BASE_IDX                                                             2\n#define mmUNP0_UNP_GRPH_X_END_L                                                                        0x1179\n#define mmUNP0_UNP_GRPH_X_END_L_BASE_IDX                                                               2\n#define mmUNP0_UNP_GRPH_X_END_C                                                                        0x117a\n#define mmUNP0_UNP_GRPH_X_END_C_BASE_IDX                                                               2\n#define mmUNP0_UNP_GRPH_Y_END_L                                                                        0x117b\n#define mmUNP0_UNP_GRPH_Y_END_L_BASE_IDX                                                               2\n#define mmUNP0_UNP_GRPH_Y_END_C                                                                        0x117c\n#define mmUNP0_UNP_GRPH_Y_END_C_BASE_IDX                                                               2\n#define mmUNP0_UNP_GRPH_UPDATE                                                                         0x117d\n#define mmUNP0_UNP_GRPH_UPDATE_BASE_IDX                                                                2\n#define mmUNP0_UNP_PIPE_OUTSTANDING_REQUEST_LIMIT                                                      0x117e\n#define mmUNP0_UNP_PIPE_OUTSTANDING_REQUEST_LIMIT_BASE_IDX                                             2\n#define mmUNP0_UNP_GRPH_SURFACE_ADDRESS_INUSE_L                                                        0x117f\n#define mmUNP0_UNP_GRPH_SURFACE_ADDRESS_INUSE_L_BASE_IDX                                               2\n#define mmUNP0_UNP_GRPH_SURFACE_ADDRESS_INUSE_C                                                        0x1180\n#define mmUNP0_UNP_GRPH_SURFACE_ADDRESS_INUSE_C_BASE_IDX                                               2\n#define mmUNP0_UNP_GRPH_SURFACE_ADDRESS_HIGH_INUSE_L                                                   0x1181\n#define mmUNP0_UNP_GRPH_SURFACE_ADDRESS_HIGH_INUSE_L_BASE_IDX                                          2\n#define mmUNP0_UNP_GRPH_SURFACE_ADDRESS_HIGH_INUSE_C                                                   0x1182\n#define mmUNP0_UNP_GRPH_SURFACE_ADDRESS_HIGH_INUSE_C_BASE_IDX                                          2\n#define mmUNP0_UNP_DVMM_PTE_CONTROL                                                                    0x1183\n#define mmUNP0_UNP_DVMM_PTE_CONTROL_BASE_IDX                                                           2\n#define mmUNP0_UNP_DVMM_PTE_CONTROL_C                                                                  0x1184\n#define mmUNP0_UNP_DVMM_PTE_CONTROL_C_BASE_IDX                                                         2\n#define mmUNP0_UNP_DVMM_PTE_ARB_CONTROL                                                                0x1185\n#define mmUNP0_UNP_DVMM_PTE_ARB_CONTROL_BASE_IDX                                                       2\n#define mmUNP0_UNP_DVMM_PTE_ARB_CONTROL_C                                                              0x1186\n#define mmUNP0_UNP_DVMM_PTE_ARB_CONTROL_C_BASE_IDX                                                     2\n#define mmUNP0_UNP_GRPH_INTERRUPT_STATUS                                                               0x1187\n#define mmUNP0_UNP_GRPH_INTERRUPT_STATUS_BASE_IDX                                                      2\n#define mmUNP0_UNP_GRPH_INTERRUPT_CONTROL                                                              0x1188\n#define mmUNP0_UNP_GRPH_INTERRUPT_CONTROL_BASE_IDX                                                     2\n#define mmUNP0_UNP_GRPH_STEREOSYNC_FLIP                                                                0x1189\n#define mmUNP0_UNP_GRPH_STEREOSYNC_FLIP_BASE_IDX                                                       2\n#define mmUNP0_UNP_FLIP_CONTROL                                                                        0x118a\n#define mmUNP0_UNP_FLIP_CONTROL_BASE_IDX                                                               2\n#define mmUNP0_UNP_CRC_CONTROL                                                                         0x118b\n#define mmUNP0_UNP_CRC_CONTROL_BASE_IDX                                                                2\n#define mmUNP0_UNP_CRC_MASK                                                                            0x118c\n#define mmUNP0_UNP_CRC_MASK_BASE_IDX                                                                   2\n#define mmUNP0_UNP_CRC_CURRENT                                                                         0x118d\n#define mmUNP0_UNP_CRC_CURRENT_BASE_IDX                                                                2\n#define mmUNP0_UNP_CRC_LAST                                                                            0x118e\n#define mmUNP0_UNP_CRC_LAST_BASE_IDX                                                                   2\n#define mmUNP0_UNP_LB_DATA_GAP_BETWEEN_CHUNK                                                           0x118f\n#define mmUNP0_UNP_LB_DATA_GAP_BETWEEN_CHUNK_BASE_IDX                                                  2\n#define mmUNP0_UNP_HW_ROTATION                                                                         0x1190\n#define mmUNP0_UNP_HW_ROTATION_BASE_IDX                                                                2\n\n\n\n\n#define mmLBV0_LBV_DATA_FORMAT                                                                         0x1196\n#define mmLBV0_LBV_DATA_FORMAT_BASE_IDX                                                                2\n#define mmLBV0_LBV_MEMORY_CTRL                                                                         0x1197\n#define mmLBV0_LBV_MEMORY_CTRL_BASE_IDX                                                                2\n#define mmLBV0_LBV_MEMORY_SIZE_STATUS                                                                  0x1198\n#define mmLBV0_LBV_MEMORY_SIZE_STATUS_BASE_IDX                                                         2\n#define mmLBV0_LBV_DESKTOP_HEIGHT                                                                      0x1199\n#define mmLBV0_LBV_DESKTOP_HEIGHT_BASE_IDX                                                             2\n#define mmLBV0_LBV_VLINE_START_END                                                                     0x119a\n#define mmLBV0_LBV_VLINE_START_END_BASE_IDX                                                            2\n#define mmLBV0_LBV_VLINE2_START_END                                                                    0x119b\n#define mmLBV0_LBV_VLINE2_START_END_BASE_IDX                                                           2\n#define mmLBV0_LBV_V_COUNTER                                                                           0x119c\n#define mmLBV0_LBV_V_COUNTER_BASE_IDX                                                                  2\n#define mmLBV0_LBV_SNAPSHOT_V_COUNTER                                                                  0x119d\n#define mmLBV0_LBV_SNAPSHOT_V_COUNTER_BASE_IDX                                                         2\n#define mmLBV0_LBV_V_COUNTER_CHROMA                                                                    0x119e\n#define mmLBV0_LBV_V_COUNTER_CHROMA_BASE_IDX                                                           2\n#define mmLBV0_LBV_SNAPSHOT_V_COUNTER_CHROMA                                                           0x119f\n#define mmLBV0_LBV_SNAPSHOT_V_COUNTER_CHROMA_BASE_IDX                                                  2\n#define mmLBV0_LBV_INTERRUPT_MASK                                                                      0x11a0\n#define mmLBV0_LBV_INTERRUPT_MASK_BASE_IDX                                                             2\n#define mmLBV0_LBV_VLINE_STATUS                                                                        0x11a1\n#define mmLBV0_LBV_VLINE_STATUS_BASE_IDX                                                               2\n#define mmLBV0_LBV_VLINE2_STATUS                                                                       0x11a2\n#define mmLBV0_LBV_VLINE2_STATUS_BASE_IDX                                                              2\n#define mmLBV0_LBV_VBLANK_STATUS                                                                       0x11a3\n#define mmLBV0_LBV_VBLANK_STATUS_BASE_IDX                                                              2\n#define mmLBV0_LBV_SYNC_RESET_SEL                                                                      0x11a4\n#define mmLBV0_LBV_SYNC_RESET_SEL_BASE_IDX                                                             2\n#define mmLBV0_LBV_BLACK_KEYER_R_CR                                                                    0x11a5\n#define mmLBV0_LBV_BLACK_KEYER_R_CR_BASE_IDX                                                           2\n#define mmLBV0_LBV_BLACK_KEYER_G_Y                                                                     0x11a6\n#define mmLBV0_LBV_BLACK_KEYER_G_Y_BASE_IDX                                                            2\n#define mmLBV0_LBV_BLACK_KEYER_B_CB                                                                    0x11a7\n#define mmLBV0_LBV_BLACK_KEYER_B_CB_BASE_IDX                                                           2\n#define mmLBV0_LBV_KEYER_COLOR_CTRL                                                                    0x11a8\n#define mmLBV0_LBV_KEYER_COLOR_CTRL_BASE_IDX                                                           2\n#define mmLBV0_LBV_KEYER_COLOR_R_CR                                                                    0x11a9\n#define mmLBV0_LBV_KEYER_COLOR_R_CR_BASE_IDX                                                           2\n#define mmLBV0_LBV_KEYER_COLOR_G_Y                                                                     0x11aa\n#define mmLBV0_LBV_KEYER_COLOR_G_Y_BASE_IDX                                                            2\n#define mmLBV0_LBV_KEYER_COLOR_B_CB                                                                    0x11ab\n#define mmLBV0_LBV_KEYER_COLOR_B_CB_BASE_IDX                                                           2\n#define mmLBV0_LBV_KEYER_COLOR_REP_R_CR                                                                0x11ac\n#define mmLBV0_LBV_KEYER_COLOR_REP_R_CR_BASE_IDX                                                       2\n#define mmLBV0_LBV_KEYER_COLOR_REP_G_Y                                                                 0x11ad\n#define mmLBV0_LBV_KEYER_COLOR_REP_G_Y_BASE_IDX                                                        2\n#define mmLBV0_LBV_KEYER_COLOR_REP_B_CB                                                                0x11ae\n#define mmLBV0_LBV_KEYER_COLOR_REP_B_CB_BASE_IDX                                                       2\n#define mmLBV0_LBV_BUFFER_LEVEL_STATUS                                                                 0x11af\n#define mmLBV0_LBV_BUFFER_LEVEL_STATUS_BASE_IDX                                                        2\n#define mmLBV0_LBV_BUFFER_URGENCY_CTRL                                                                 0x11b0\n#define mmLBV0_LBV_BUFFER_URGENCY_CTRL_BASE_IDX                                                        2\n#define mmLBV0_LBV_BUFFER_URGENCY_STATUS                                                               0x11b1\n#define mmLBV0_LBV_BUFFER_URGENCY_STATUS_BASE_IDX                                                      2\n#define mmLBV0_LBV_BUFFER_STATUS                                                                       0x11b2\n#define mmLBV0_LBV_BUFFER_STATUS_BASE_IDX                                                              2\n#define mmLBV0_LBV_NO_OUTSTANDING_REQ_STATUS                                                           0x11b3\n#define mmLBV0_LBV_NO_OUTSTANDING_REQ_STATUS_BASE_IDX                                                  2\n\n\n\n\n#define mmSCLV0_SCLV_COEF_RAM_SELECT                                                                   0x11ca\n#define mmSCLV0_SCLV_COEF_RAM_SELECT_BASE_IDX                                                          2\n#define mmSCLV0_SCLV_COEF_RAM_TAP_DATA                                                                 0x11cb\n#define mmSCLV0_SCLV_COEF_RAM_TAP_DATA_BASE_IDX                                                        2\n#define mmSCLV0_SCLV_MODE                                                                              0x11cc\n#define mmSCLV0_SCLV_MODE_BASE_IDX                                                                     2\n#define mmSCLV0_SCLV_TAP_CONTROL                                                                       0x11cd\n#define mmSCLV0_SCLV_TAP_CONTROL_BASE_IDX                                                              2\n#define mmSCLV0_SCLV_CONTROL                                                                           0x11ce\n#define mmSCLV0_SCLV_CONTROL_BASE_IDX                                                                  2\n#define mmSCLV0_SCLV_MANUAL_REPLICATE_CONTROL                                                          0x11cf\n#define mmSCLV0_SCLV_MANUAL_REPLICATE_CONTROL_BASE_IDX                                                 2\n#define mmSCLV0_SCLV_AUTOMATIC_MODE_CONTROL                                                            0x11d0\n#define mmSCLV0_SCLV_AUTOMATIC_MODE_CONTROL_BASE_IDX                                                   2\n#define mmSCLV0_SCLV_HORZ_FILTER_CONTROL                                                               0x11d1\n#define mmSCLV0_SCLV_HORZ_FILTER_CONTROL_BASE_IDX                                                      2\n#define mmSCLV0_SCLV_HORZ_FILTER_SCALE_RATIO                                                           0x11d2\n#define mmSCLV0_SCLV_HORZ_FILTER_SCALE_RATIO_BASE_IDX                                                  2\n#define mmSCLV0_SCLV_HORZ_FILTER_INIT                                                                  0x11d3\n#define mmSCLV0_SCLV_HORZ_FILTER_INIT_BASE_IDX                                                         2\n#define mmSCLV0_SCLV_HORZ_FILTER_SCALE_RATIO_C                                                         0x11d4\n#define mmSCLV0_SCLV_HORZ_FILTER_SCALE_RATIO_C_BASE_IDX                                                2\n#define mmSCLV0_SCLV_HORZ_FILTER_INIT_C                                                                0x11d5\n#define mmSCLV0_SCLV_HORZ_FILTER_INIT_C_BASE_IDX                                                       2\n#define mmSCLV0_SCLV_VERT_FILTER_CONTROL                                                               0x11d6\n#define mmSCLV0_SCLV_VERT_FILTER_CONTROL_BASE_IDX                                                      2\n#define mmSCLV0_SCLV_VERT_FILTER_SCALE_RATIO                                                           0x11d7\n#define mmSCLV0_SCLV_VERT_FILTER_SCALE_RATIO_BASE_IDX                                                  2\n#define mmSCLV0_SCLV_VERT_FILTER_INIT                                                                  0x11d8\n#define mmSCLV0_SCLV_VERT_FILTER_INIT_BASE_IDX                                                         2\n#define mmSCLV0_SCLV_VERT_FILTER_INIT_BOT                                                              0x11d9\n#define mmSCLV0_SCLV_VERT_FILTER_INIT_BOT_BASE_IDX                                                     2\n#define mmSCLV0_SCLV_VERT_FILTER_SCALE_RATIO_C                                                         0x11da\n#define mmSCLV0_SCLV_VERT_FILTER_SCALE_RATIO_C_BASE_IDX                                                2\n#define mmSCLV0_SCLV_VERT_FILTER_INIT_C                                                                0x11db\n#define mmSCLV0_SCLV_VERT_FILTER_INIT_C_BASE_IDX                                                       2\n#define mmSCLV0_SCLV_VERT_FILTER_INIT_BOT_C                                                            0x11dc\n#define mmSCLV0_SCLV_VERT_FILTER_INIT_BOT_C_BASE_IDX                                                   2\n#define mmSCLV0_SCLV_ROUND_OFFSET                                                                      0x11dd\n#define mmSCLV0_SCLV_ROUND_OFFSET_BASE_IDX                                                             2\n#define mmSCLV0_SCLV_UPDATE                                                                            0x11de\n#define mmSCLV0_SCLV_UPDATE_BASE_IDX                                                                   2\n#define mmSCLV0_SCLV_ALU_CONTROL                                                                       0x11df\n#define mmSCLV0_SCLV_ALU_CONTROL_BASE_IDX                                                              2\n#define mmSCLV0_SCLV_VIEWPORT_START                                                                    0x11e0\n#define mmSCLV0_SCLV_VIEWPORT_START_BASE_IDX                                                           2\n#define mmSCLV0_SCLV_VIEWPORT_START_SECONDARY                                                          0x11e1\n#define mmSCLV0_SCLV_VIEWPORT_START_SECONDARY_BASE_IDX                                                 2\n#define mmSCLV0_SCLV_VIEWPORT_SIZE                                                                     0x11e2\n#define mmSCLV0_SCLV_VIEWPORT_SIZE_BASE_IDX                                                            2\n#define mmSCLV0_SCLV_VIEWPORT_START_C                                                                  0x11e3\n#define mmSCLV0_SCLV_VIEWPORT_START_C_BASE_IDX                                                         2\n#define mmSCLV0_SCLV_VIEWPORT_START_SECONDARY_C                                                        0x11e4\n#define mmSCLV0_SCLV_VIEWPORT_START_SECONDARY_C_BASE_IDX                                               2\n#define mmSCLV0_SCLV_VIEWPORT_SIZE_C                                                                   0x11e5\n#define mmSCLV0_SCLV_VIEWPORT_SIZE_C_BASE_IDX                                                          2\n#define mmSCLV0_SCLV_EXT_OVERSCAN_LEFT_RIGHT                                                           0x11e6\n#define mmSCLV0_SCLV_EXT_OVERSCAN_LEFT_RIGHT_BASE_IDX                                                  2\n#define mmSCLV0_SCLV_EXT_OVERSCAN_TOP_BOTTOM                                                           0x11e7\n#define mmSCLV0_SCLV_EXT_OVERSCAN_TOP_BOTTOM_BASE_IDX                                                  2\n#define mmSCLV0_SCLV_MODE_CHANGE_DET1                                                                  0x11e8\n#define mmSCLV0_SCLV_MODE_CHANGE_DET1_BASE_IDX                                                         2\n#define mmSCLV0_SCLV_MODE_CHANGE_DET2                                                                  0x11e9\n#define mmSCLV0_SCLV_MODE_CHANGE_DET2_BASE_IDX                                                         2\n#define mmSCLV0_SCLV_MODE_CHANGE_DET3                                                                  0x11ea\n#define mmSCLV0_SCLV_MODE_CHANGE_DET3_BASE_IDX                                                         2\n#define mmSCLV0_SCLV_MODE_CHANGE_MASK                                                                  0x11eb\n#define mmSCLV0_SCLV_MODE_CHANGE_MASK_BASE_IDX                                                         2\n#define mmSCLV0_SCLV_HORZ_FILTER_INIT_BOT                                                              0x11ec\n#define mmSCLV0_SCLV_HORZ_FILTER_INIT_BOT_BASE_IDX                                                     2\n#define mmSCLV0_SCLV_HORZ_FILTER_INIT_BOT_C                                                            0x11ed\n#define mmSCLV0_SCLV_HORZ_FILTER_INIT_BOT_C_BASE_IDX                                                   2\n\n\n\n\n#define mmCOL_MAN0_COL_MAN_UPDATE                                                                      0x11fe\n#define mmCOL_MAN0_COL_MAN_UPDATE_BASE_IDX                                                             2\n#define mmCOL_MAN0_COL_MAN_INPUT_CSC_CONTROL                                                           0x11ff\n#define mmCOL_MAN0_COL_MAN_INPUT_CSC_CONTROL_BASE_IDX                                                  2\n#define mmCOL_MAN0_INPUT_CSC_C11_C12_A                                                                 0x1200\n#define mmCOL_MAN0_INPUT_CSC_C11_C12_A_BASE_IDX                                                        2\n#define mmCOL_MAN0_INPUT_CSC_C13_C14_A                                                                 0x1201\n#define mmCOL_MAN0_INPUT_CSC_C13_C14_A_BASE_IDX                                                        2\n#define mmCOL_MAN0_INPUT_CSC_C21_C22_A                                                                 0x1202\n#define mmCOL_MAN0_INPUT_CSC_C21_C22_A_BASE_IDX                                                        2\n#define mmCOL_MAN0_INPUT_CSC_C23_C24_A                                                                 0x1203\n#define mmCOL_MAN0_INPUT_CSC_C23_C24_A_BASE_IDX                                                        2\n#define mmCOL_MAN0_INPUT_CSC_C31_C32_A                                                                 0x1204\n#define mmCOL_MAN0_INPUT_CSC_C31_C32_A_BASE_IDX                                                        2\n#define mmCOL_MAN0_INPUT_CSC_C33_C34_A                                                                 0x1205\n#define mmCOL_MAN0_INPUT_CSC_C33_C34_A_BASE_IDX                                                        2\n#define mmCOL_MAN0_INPUT_CSC_C11_C12_B                                                                 0x1206\n#define mmCOL_MAN0_INPUT_CSC_C11_C12_B_BASE_IDX                                                        2\n#define mmCOL_MAN0_INPUT_CSC_C13_C14_B                                                                 0x1207\n#define mmCOL_MAN0_INPUT_CSC_C13_C14_B_BASE_IDX                                                        2\n#define mmCOL_MAN0_INPUT_CSC_C21_C22_B                                                                 0x1208\n#define mmCOL_MAN0_INPUT_CSC_C21_C22_B_BASE_IDX                                                        2\n#define mmCOL_MAN0_INPUT_CSC_C23_C24_B                                                                 0x1209\n#define mmCOL_MAN0_INPUT_CSC_C23_C24_B_BASE_IDX                                                        2\n#define mmCOL_MAN0_INPUT_CSC_C31_C32_B                                                                 0x120a\n#define mmCOL_MAN0_INPUT_CSC_C31_C32_B_BASE_IDX                                                        2\n#define mmCOL_MAN0_INPUT_CSC_C33_C34_B                                                                 0x120b\n#define mmCOL_MAN0_INPUT_CSC_C33_C34_B_BASE_IDX                                                        2\n#define mmCOL_MAN0_PRESCALE_CONTROL                                                                    0x120c\n#define mmCOL_MAN0_PRESCALE_CONTROL_BASE_IDX                                                           2\n#define mmCOL_MAN0_PRESCALE_VALUES_R                                                                   0x120d\n#define mmCOL_MAN0_PRESCALE_VALUES_R_BASE_IDX                                                          2\n#define mmCOL_MAN0_PRESCALE_VALUES_G                                                                   0x120e\n#define mmCOL_MAN0_PRESCALE_VALUES_G_BASE_IDX                                                          2\n#define mmCOL_MAN0_PRESCALE_VALUES_B                                                                   0x120f\n#define mmCOL_MAN0_PRESCALE_VALUES_B_BASE_IDX                                                          2\n#define mmCOL_MAN0_COL_MAN_OUTPUT_CSC_CONTROL                                                          0x1210\n#define mmCOL_MAN0_COL_MAN_OUTPUT_CSC_CONTROL_BASE_IDX                                                 2\n#define mmCOL_MAN0_OUTPUT_CSC_C11_C12_A                                                                0x1211\n#define mmCOL_MAN0_OUTPUT_CSC_C11_C12_A_BASE_IDX                                                       2\n#define mmCOL_MAN0_OUTPUT_CSC_C13_C14_A                                                                0x1212\n#define mmCOL_MAN0_OUTPUT_CSC_C13_C14_A_BASE_IDX                                                       2\n#define mmCOL_MAN0_OUTPUT_CSC_C21_C22_A                                                                0x1213\n#define mmCOL_MAN0_OUTPUT_CSC_C21_C22_A_BASE_IDX                                                       2\n#define mmCOL_MAN0_OUTPUT_CSC_C23_C24_A                                                                0x1214\n#define mmCOL_MAN0_OUTPUT_CSC_C23_C24_A_BASE_IDX                                                       2\n#define mmCOL_MAN0_OUTPUT_CSC_C31_C32_A                                                                0x1215\n#define mmCOL_MAN0_OUTPUT_CSC_C31_C32_A_BASE_IDX                                                       2\n#define mmCOL_MAN0_OUTPUT_CSC_C33_C34_A                                                                0x1216\n#define mmCOL_MAN0_OUTPUT_CSC_C33_C34_A_BASE_IDX                                                       2\n#define mmCOL_MAN0_OUTPUT_CSC_C11_C12_B                                                                0x1217\n#define mmCOL_MAN0_OUTPUT_CSC_C11_C12_B_BASE_IDX                                                       2\n#define mmCOL_MAN0_OUTPUT_CSC_C13_C14_B                                                                0x1218\n#define mmCOL_MAN0_OUTPUT_CSC_C13_C14_B_BASE_IDX                                                       2\n#define mmCOL_MAN0_OUTPUT_CSC_C21_C22_B                                                                0x1219\n#define mmCOL_MAN0_OUTPUT_CSC_C21_C22_B_BASE_IDX                                                       2\n#define mmCOL_MAN0_OUTPUT_CSC_C23_C24_B                                                                0x121a\n#define mmCOL_MAN0_OUTPUT_CSC_C23_C24_B_BASE_IDX                                                       2\n#define mmCOL_MAN0_OUTPUT_CSC_C31_C32_B                                                                0x121b\n#define mmCOL_MAN0_OUTPUT_CSC_C31_C32_B_BASE_IDX                                                       2\n#define mmCOL_MAN0_OUTPUT_CSC_C33_C34_B                                                                0x121c\n#define mmCOL_MAN0_OUTPUT_CSC_C33_C34_B_BASE_IDX                                                       2\n#define mmCOL_MAN0_DENORM_CLAMP_CONTROL                                                                0x121d\n#define mmCOL_MAN0_DENORM_CLAMP_CONTROL_BASE_IDX                                                       2\n#define mmCOL_MAN0_DENORM_CLAMP_RANGE_R_CR                                                             0x121e\n#define mmCOL_MAN0_DENORM_CLAMP_RANGE_R_CR_BASE_IDX                                                    2\n#define mmCOL_MAN0_DENORM_CLAMP_RANGE_G_Y                                                              0x121f\n#define mmCOL_MAN0_DENORM_CLAMP_RANGE_G_Y_BASE_IDX                                                     2\n#define mmCOL_MAN0_DENORM_CLAMP_RANGE_B_CB                                                             0x1220\n#define mmCOL_MAN0_DENORM_CLAMP_RANGE_B_CB_BASE_IDX                                                    2\n#define mmCOL_MAN0_COL_MAN_FP_CONVERTED_FIELD                                                          0x1221\n#define mmCOL_MAN0_COL_MAN_FP_CONVERTED_FIELD_BASE_IDX                                                 2\n#define mmCOL_MAN0_COL_MAN_REGAMMA_CONTROL                                                             0x1222\n#define mmCOL_MAN0_COL_MAN_REGAMMA_CONTROL_BASE_IDX                                                    2\n#define mmCOL_MAN0_COL_MAN_REGAMMA_LUT_INDEX                                                           0x1223\n#define mmCOL_MAN0_COL_MAN_REGAMMA_LUT_INDEX_BASE_IDX                                                  2\n#define mmCOL_MAN0_COL_MAN_REGAMMA_LUT_DATA                                                            0x1224\n#define mmCOL_MAN0_COL_MAN_REGAMMA_LUT_DATA_BASE_IDX                                                   2\n#define mmCOL_MAN0_COL_MAN_REGAMMA_LUT_WRITE_EN_MASK                                                   0x1225\n#define mmCOL_MAN0_COL_MAN_REGAMMA_LUT_WRITE_EN_MASK_BASE_IDX                                          2\n#define mmCOL_MAN0_COL_MAN_REGAMMA_CNTLA_START_CNTL                                                    0x1226\n#define mmCOL_MAN0_COL_MAN_REGAMMA_CNTLA_START_CNTL_BASE_IDX                                           2\n#define mmCOL_MAN0_COL_MAN_REGAMMA_CNTLA_SLOPE_CNTL                                                    0x1227\n#define mmCOL_MAN0_COL_MAN_REGAMMA_CNTLA_SLOPE_CNTL_BASE_IDX                                           2\n#define mmCOL_MAN0_COL_MAN_REGAMMA_CNTLA_END_CNTL1                                                     0x1228\n#define mmCOL_MAN0_COL_MAN_REGAMMA_CNTLA_END_CNTL1_BASE_IDX                                            2\n#define mmCOL_MAN0_COL_MAN_REGAMMA_CNTLA_END_CNTL2                                                     0x1229\n#define mmCOL_MAN0_COL_MAN_REGAMMA_CNTLA_END_CNTL2_BASE_IDX                                            2\n#define mmCOL_MAN0_COL_MAN_REGAMMA_CNTLA_REGION_0_1                                                    0x122a\n#define mmCOL_MAN0_COL_MAN_REGAMMA_CNTLA_REGION_0_1_BASE_IDX                                           2\n#define mmCOL_MAN0_COL_MAN_REGAMMA_CNTLA_REGION_2_3                                                    0x122b\n#define mmCOL_MAN0_COL_MAN_REGAMMA_CNTLA_REGION_2_3_BASE_IDX                                           2\n#define mmCOL_MAN0_COL_MAN_REGAMMA_CNTLA_REGION_4_5                                                    0x122c\n#define mmCOL_MAN0_COL_MAN_REGAMMA_CNTLA_REGION_4_5_BASE_IDX                                           2\n#define mmCOL_MAN0_COL_MAN_REGAMMA_CNTLA_REGION_6_7                                                    0x122d\n#define mmCOL_MAN0_COL_MAN_REGAMMA_CNTLA_REGION_6_7_BASE_IDX                                           2\n#define mmCOL_MAN0_COL_MAN_REGAMMA_CNTLA_REGION_8_9                                                    0x122e\n#define mmCOL_MAN0_COL_MAN_REGAMMA_CNTLA_REGION_8_9_BASE_IDX                                           2\n#define mmCOL_MAN0_COL_MAN_REGAMMA_CNTLA_REGION_10_11                                                  0x122f\n#define mmCOL_MAN0_COL_MAN_REGAMMA_CNTLA_REGION_10_11_BASE_IDX                                         2\n#define mmCOL_MAN0_COL_MAN_REGAMMA_CNTLA_REGION_12_13                                                  0x1230\n#define mmCOL_MAN0_COL_MAN_REGAMMA_CNTLA_REGION_12_13_BASE_IDX                                         2\n#define mmCOL_MAN0_COL_MAN_REGAMMA_CNTLA_REGION_14_15                                                  0x1231\n#define mmCOL_MAN0_COL_MAN_REGAMMA_CNTLA_REGION_14_15_BASE_IDX                                         2\n#define mmCOL_MAN0_COL_MAN_REGAMMA_CNTLB_START_CNTL                                                    0x1232\n#define mmCOL_MAN0_COL_MAN_REGAMMA_CNTLB_START_CNTL_BASE_IDX                                           2\n#define mmCOL_MAN0_COL_MAN_REGAMMA_CNTLB_SLOPE_CNTL                                                    0x1233\n#define mmCOL_MAN0_COL_MAN_REGAMMA_CNTLB_SLOPE_CNTL_BASE_IDX                                           2\n#define mmCOL_MAN0_COL_MAN_REGAMMA_CNTLB_END_CNTL1                                                     0x1234\n#define mmCOL_MAN0_COL_MAN_REGAMMA_CNTLB_END_CNTL1_BASE_IDX                                            2\n#define mmCOL_MAN0_COL_MAN_REGAMMA_CNTLB_END_CNTL2                                                     0x1235\n#define mmCOL_MAN0_COL_MAN_REGAMMA_CNTLB_END_CNTL2_BASE_IDX                                            2\n#define mmCOL_MAN0_COL_MAN_REGAMMA_CNTLB_REGION_0_1                                                    0x1236\n#define mmCOL_MAN0_COL_MAN_REGAMMA_CNTLB_REGION_0_1_BASE_IDX                                           2\n#define mmCOL_MAN0_COL_MAN_REGAMMA_CNTLB_REGION_2_3                                                    0x1237\n#define mmCOL_MAN0_COL_MAN_REGAMMA_CNTLB_REGION_2_3_BASE_IDX                                           2\n#define mmCOL_MAN0_COL_MAN_REGAMMA_CNTLB_REGION_4_5                                                    0x1238\n#define mmCOL_MAN0_COL_MAN_REGAMMA_CNTLB_REGION_4_5_BASE_IDX                                           2\n#define mmCOL_MAN0_COL_MAN_REGAMMA_CNTLB_REGION_6_7                                                    0x1239\n#define mmCOL_MAN0_COL_MAN_REGAMMA_CNTLB_REGION_6_7_BASE_IDX                                           2\n#define mmCOL_MAN0_COL_MAN_REGAMMA_CNTLB_REGION_8_9                                                    0x123a\n#define mmCOL_MAN0_COL_MAN_REGAMMA_CNTLB_REGION_8_9_BASE_IDX                                           2\n#define mmCOL_MAN0_COL_MAN_REGAMMA_CNTLB_REGION_10_11                                                  0x123b\n#define mmCOL_MAN0_COL_MAN_REGAMMA_CNTLB_REGION_10_11_BASE_IDX                                         2\n#define mmCOL_MAN0_COL_MAN_REGAMMA_CNTLB_REGION_12_13                                                  0x123c\n#define mmCOL_MAN0_COL_MAN_REGAMMA_CNTLB_REGION_12_13_BASE_IDX                                         2\n#define mmCOL_MAN0_COL_MAN_REGAMMA_CNTLB_REGION_14_15                                                  0x123d\n#define mmCOL_MAN0_COL_MAN_REGAMMA_CNTLB_REGION_14_15_BASE_IDX                                         2\n#define mmCOL_MAN0_PACK_FIFO_ERROR                                                                     0x123e\n#define mmCOL_MAN0_PACK_FIFO_ERROR_BASE_IDX                                                            2\n#define mmCOL_MAN0_OUTPUT_FIFO_ERROR                                                                   0x123f\n#define mmCOL_MAN0_OUTPUT_FIFO_ERROR_BASE_IDX                                                          2\n#define mmCOL_MAN0_INPUT_GAMMA_LUT_AUTOFILL                                                            0x1240\n#define mmCOL_MAN0_INPUT_GAMMA_LUT_AUTOFILL_BASE_IDX                                                   2\n#define mmCOL_MAN0_INPUT_GAMMA_LUT_RW_INDEX                                                            0x1241\n#define mmCOL_MAN0_INPUT_GAMMA_LUT_RW_INDEX_BASE_IDX                                                   2\n#define mmCOL_MAN0_INPUT_GAMMA_LUT_SEQ_COLOR                                                           0x1242\n#define mmCOL_MAN0_INPUT_GAMMA_LUT_SEQ_COLOR_BASE_IDX                                                  2\n#define mmCOL_MAN0_INPUT_GAMMA_LUT_PWL_DATA                                                            0x1243\n#define mmCOL_MAN0_INPUT_GAMMA_LUT_PWL_DATA_BASE_IDX                                                   2\n#define mmCOL_MAN0_INPUT_GAMMA_LUT_30_COLOR                                                            0x1244\n#define mmCOL_MAN0_INPUT_GAMMA_LUT_30_COLOR_BASE_IDX                                                   2\n#define mmCOL_MAN0_COL_MAN_INPUT_GAMMA_CONTROL1                                                        0x1245\n#define mmCOL_MAN0_COL_MAN_INPUT_GAMMA_CONTROL1_BASE_IDX                                               2\n#define mmCOL_MAN0_COL_MAN_INPUT_GAMMA_CONTROL2                                                        0x1246\n#define mmCOL_MAN0_COL_MAN_INPUT_GAMMA_CONTROL2_BASE_IDX                                               2\n#define mmCOL_MAN0_INPUT_GAMMA_BW_OFFSETS_B                                                            0x1247\n#define mmCOL_MAN0_INPUT_GAMMA_BW_OFFSETS_B_BASE_IDX                                                   2\n#define mmCOL_MAN0_INPUT_GAMMA_BW_OFFSETS_G                                                            0x1248\n#define mmCOL_MAN0_INPUT_GAMMA_BW_OFFSETS_G_BASE_IDX                                                   2\n#define mmCOL_MAN0_INPUT_GAMMA_BW_OFFSETS_R                                                            0x1249\n#define mmCOL_MAN0_INPUT_GAMMA_BW_OFFSETS_R_BASE_IDX                                                   2\n#define mmCOL_MAN0_COL_MAN_DEGAMMA_CONTROL                                                             0x124a\n#define mmCOL_MAN0_COL_MAN_DEGAMMA_CONTROL_BASE_IDX                                                    2\n#define mmCOL_MAN0_COL_MAN_GAMUT_REMAP_CONTROL                                                         0x124b\n#define mmCOL_MAN0_COL_MAN_GAMUT_REMAP_CONTROL_BASE_IDX                                                2\n#define mmCOL_MAN0_COL_MAN_GAMUT_REMAP_C11_C12                                                         0x124c\n#define mmCOL_MAN0_COL_MAN_GAMUT_REMAP_C11_C12_BASE_IDX                                                2\n#define mmCOL_MAN0_COL_MAN_GAMUT_REMAP_C13_C14                                                         0x124d\n#define mmCOL_MAN0_COL_MAN_GAMUT_REMAP_C13_C14_BASE_IDX                                                2\n#define mmCOL_MAN0_COL_MAN_GAMUT_REMAP_C21_C22                                                         0x124e\n#define mmCOL_MAN0_COL_MAN_GAMUT_REMAP_C21_C22_BASE_IDX                                                2\n#define mmCOL_MAN0_COL_MAN_GAMUT_REMAP_C23_C24                                                         0x124f\n#define mmCOL_MAN0_COL_MAN_GAMUT_REMAP_C23_C24_BASE_IDX                                                2\n#define mmCOL_MAN0_COL_MAN_GAMUT_REMAP_C31_C32                                                         0x1250\n#define mmCOL_MAN0_COL_MAN_GAMUT_REMAP_C31_C32_BASE_IDX                                                2\n#define mmCOL_MAN0_COL_MAN_GAMUT_REMAP_C33_C34                                                         0x1251\n#define mmCOL_MAN0_COL_MAN_GAMUT_REMAP_C33_C34_BASE_IDX                                                2\n\n\n\n\n#define mmDCFEV0_DCFEV_CLOCK_CONTROL                                                                   0x127e\n#define mmDCFEV0_DCFEV_CLOCK_CONTROL_BASE_IDX                                                          2\n#define mmDCFEV0_DCFEV_SOFT_RESET                                                                      0x127f\n#define mmDCFEV0_DCFEV_SOFT_RESET_BASE_IDX                                                             2\n#define mmDCFEV0_DCFEV_DMIFV_CLOCK_CONTROL                                                             0x1280\n#define mmDCFEV0_DCFEV_DMIFV_CLOCK_CONTROL_BASE_IDX                                                    2\n#define mmDCFEV0_DCFEV_DMIFV_MEM_PWR_CTRL                                                              0x1282\n#define mmDCFEV0_DCFEV_DMIFV_MEM_PWR_CTRL_BASE_IDX                                                     2\n#define mmDCFEV0_DCFEV_DMIFV_MEM_PWR_STATUS                                                            0x1283\n#define mmDCFEV0_DCFEV_DMIFV_MEM_PWR_STATUS_BASE_IDX                                                   2\n#define mmDCFEV0_DCFEV_MEM_PWR_CTRL                                                                    0x1284\n#define mmDCFEV0_DCFEV_MEM_PWR_CTRL_BASE_IDX                                                           2\n#define mmDCFEV0_DCFEV_MEM_PWR_CTRL2                                                                   0x1285\n#define mmDCFEV0_DCFEV_MEM_PWR_CTRL2_BASE_IDX                                                          2\n#define mmDCFEV0_DCFEV_MEM_PWR_STATUS                                                                  0x1286\n#define mmDCFEV0_DCFEV_MEM_PWR_STATUS_BASE_IDX                                                         2\n#define mmDCFEV0_DCFEV_L_FLUSH                                                                         0x1287\n#define mmDCFEV0_DCFEV_L_FLUSH_BASE_IDX                                                                2\n#define mmDCFEV0_DCFEV_C_FLUSH                                                                         0x1288\n#define mmDCFEV0_DCFEV_C_FLUSH_BASE_IDX                                                                2\n#define mmDCFEV0_DCFEV_MISC                                                                            0x128a\n#define mmDCFEV0_DCFEV_MISC_BASE_IDX                                                                   2\n\n\n\n\n#define mmDC_PERFMON11_PERFCOUNTER_CNTL                                                                0x1292\n#define mmDC_PERFMON11_PERFCOUNTER_CNTL_BASE_IDX                                                       2\n#define mmDC_PERFMON11_PERFCOUNTER_CNTL2                                                               0x1293\n#define mmDC_PERFMON11_PERFCOUNTER_CNTL2_BASE_IDX                                                      2\n#define mmDC_PERFMON11_PERFCOUNTER_STATE                                                               0x1294\n#define mmDC_PERFMON11_PERFCOUNTER_STATE_BASE_IDX                                                      2\n#define mmDC_PERFMON11_PERFMON_CNTL                                                                    0x1295\n#define mmDC_PERFMON11_PERFMON_CNTL_BASE_IDX                                                           2\n#define mmDC_PERFMON11_PERFMON_CNTL2                                                                   0x1296\n#define mmDC_PERFMON11_PERFMON_CNTL2_BASE_IDX                                                          2\n#define mmDC_PERFMON11_PERFMON_CVALUE_INT_MISC                                                         0x1297\n#define mmDC_PERFMON11_PERFMON_CVALUE_INT_MISC_BASE_IDX                                                2\n#define mmDC_PERFMON11_PERFMON_CVALUE_LOW                                                              0x1298\n#define mmDC_PERFMON11_PERFMON_CVALUE_LOW_BASE_IDX                                                     2\n#define mmDC_PERFMON11_PERFMON_HI                                                                      0x1299\n#define mmDC_PERFMON11_PERFMON_HI_BASE_IDX                                                             2\n#define mmDC_PERFMON11_PERFMON_LOW                                                                     0x129a\n#define mmDC_PERFMON11_PERFMON_LOW_BASE_IDX                                                            2\n\n\n\n\n#define mmDMIFV_PG0_DPGV0_PIPE_ARBITRATION_CONTROL1                                                    0x129e\n#define mmDMIFV_PG0_DPGV0_PIPE_ARBITRATION_CONTROL1_BASE_IDX                                           2\n#define mmDMIFV_PG0_DPGV0_PIPE_ARBITRATION_CONTROL2                                                    0x129f\n#define mmDMIFV_PG0_DPGV0_PIPE_ARBITRATION_CONTROL2_BASE_IDX                                           2\n#define mmDMIFV_PG0_DPGV0_WATERMARK_MASK_CONTROL                                                       0x12a0\n#define mmDMIFV_PG0_DPGV0_WATERMARK_MASK_CONTROL_BASE_IDX                                              2\n#define mmDMIFV_PG0_DPGV0_PIPE_URGENCY_CONTROL                                                         0x12a1\n#define mmDMIFV_PG0_DPGV0_PIPE_URGENCY_CONTROL_BASE_IDX                                                2\n#define mmDMIFV_PG0_DPGV0_PIPE_DPM_CONTROL                                                             0x12a2\n#define mmDMIFV_PG0_DPGV0_PIPE_DPM_CONTROL_BASE_IDX                                                    2\n#define mmDMIFV_PG0_DPGV0_PIPE_STUTTER_CONTROL                                                         0x12a3\n#define mmDMIFV_PG0_DPGV0_PIPE_STUTTER_CONTROL_BASE_IDX                                                2\n#define mmDMIFV_PG0_DPGV0_PIPE_NB_PSTATE_CHANGE_CONTROL                                                0x12a4\n#define mmDMIFV_PG0_DPGV0_PIPE_NB_PSTATE_CHANGE_CONTROL_BASE_IDX                                       2\n#define mmDMIFV_PG0_DPGV0_PIPE_STUTTER_CONTROL_NONLPTCH                                                0x12a5\n#define mmDMIFV_PG0_DPGV0_PIPE_STUTTER_CONTROL_NONLPTCH_BASE_IDX                                       2\n#define mmDMIFV_PG0_DPGV0_REPEATER_PROGRAM                                                             0x12a6\n#define mmDMIFV_PG0_DPGV0_REPEATER_PROGRAM_BASE_IDX                                                    2\n#define mmDMIFV_PG0_DPGV0_CHK_PRE_PROC_CNTL                                                            0x12aa\n#define mmDMIFV_PG0_DPGV0_CHK_PRE_PROC_CNTL_BASE_IDX                                                   2\n#define mmDMIFV_PG0_DPGV1_PIPE_ARBITRATION_CONTROL1                                                    0x12ab\n#define mmDMIFV_PG0_DPGV1_PIPE_ARBITRATION_CONTROL1_BASE_IDX                                           2\n#define mmDMIFV_PG0_DPGV1_PIPE_ARBITRATION_CONTROL2                                                    0x12ac\n#define mmDMIFV_PG0_DPGV1_PIPE_ARBITRATION_CONTROL2_BASE_IDX                                           2\n#define mmDMIFV_PG0_DPGV1_WATERMARK_MASK_CONTROL                                                       0x12ad\n#define mmDMIFV_PG0_DPGV1_WATERMARK_MASK_CONTROL_BASE_IDX                                              2\n#define mmDMIFV_PG0_DPGV1_PIPE_URGENCY_CONTROL                                                         0x12ae\n#define mmDMIFV_PG0_DPGV1_PIPE_URGENCY_CONTROL_BASE_IDX                                                2\n#define mmDMIFV_PG0_DPGV1_PIPE_DPM_CONTROL                                                             0x12af\n#define mmDMIFV_PG0_DPGV1_PIPE_DPM_CONTROL_BASE_IDX                                                    2\n#define mmDMIFV_PG0_DPGV1_PIPE_STUTTER_CONTROL                                                         0x12b0\n#define mmDMIFV_PG0_DPGV1_PIPE_STUTTER_CONTROL_BASE_IDX                                                2\n#define mmDMIFV_PG0_DPGV1_PIPE_NB_PSTATE_CHANGE_CONTROL                                                0x12b1\n#define mmDMIFV_PG0_DPGV1_PIPE_NB_PSTATE_CHANGE_CONTROL_BASE_IDX                                       2\n#define mmDMIFV_PG0_DPGV1_PIPE_STUTTER_CONTROL_NONLPTCH                                                0x12b2\n#define mmDMIFV_PG0_DPGV1_PIPE_STUTTER_CONTROL_NONLPTCH_BASE_IDX                                       2\n#define mmDMIFV_PG0_DPGV1_REPEATER_PROGRAM                                                             0x12b3\n#define mmDMIFV_PG0_DPGV1_REPEATER_PROGRAM_BASE_IDX                                                    2\n#define mmDMIFV_PG0_DPGV1_CHK_PRE_PROC_CNTL                                                            0x12b7\n#define mmDMIFV_PG0_DPGV1_CHK_PRE_PROC_CNTL_BASE_IDX                                                   2\n\n\n\n\n#define mmBLNDV0_BLNDV_CONTROL                                                                         0x12db\n#define mmBLNDV0_BLNDV_CONTROL_BASE_IDX                                                                2\n#define mmBLNDV0_BLNDV_SM_CONTROL2                                                                     0x12dc\n#define mmBLNDV0_BLNDV_SM_CONTROL2_BASE_IDX                                                            2\n#define mmBLNDV0_BLNDV_CONTROL2                                                                        0x12dd\n#define mmBLNDV0_BLNDV_CONTROL2_BASE_IDX                                                               2\n#define mmBLNDV0_BLNDV_UPDATE                                                                          0x12de\n#define mmBLNDV0_BLNDV_UPDATE_BASE_IDX                                                                 2\n#define mmBLNDV0_BLNDV_UNDERFLOW_INTERRUPT                                                             0x12df\n#define mmBLNDV0_BLNDV_UNDERFLOW_INTERRUPT_BASE_IDX                                                    2\n#define mmBLNDV0_BLNDV_V_UPDATE_LOCK                                                                   0x12e0\n#define mmBLNDV0_BLNDV_V_UPDATE_LOCK_BASE_IDX                                                          2\n#define mmBLNDV0_BLNDV_REG_UPDATE_STATUS                                                               0x12e1\n#define mmBLNDV0_BLNDV_REG_UPDATE_STATUS_BASE_IDX                                                      2\n\n\n\n\n#define mmCRTCV0_CRTCV_H_BLANK_EARLY_NUM                                                               0x12e6\n#define mmCRTCV0_CRTCV_H_BLANK_EARLY_NUM_BASE_IDX                                                      2\n#define mmCRTCV0_CRTCV_H_TOTAL                                                                         0x12e7\n#define mmCRTCV0_CRTCV_H_TOTAL_BASE_IDX                                                                2\n#define mmCRTCV0_CRTCV_H_BLANK_START_END                                                               0x12e8\n#define mmCRTCV0_CRTCV_H_BLANK_START_END_BASE_IDX                                                      2\n#define mmCRTCV0_CRTCV_H_SYNC_A                                                                        0x12e9\n#define mmCRTCV0_CRTCV_H_SYNC_A_BASE_IDX                                                               2\n#define mmCRTCV0_CRTCV_H_SYNC_A_CNTL                                                                   0x12ea\n#define mmCRTCV0_CRTCV_H_SYNC_A_CNTL_BASE_IDX                                                          2\n#define mmCRTCV0_CRTCV_H_SYNC_B                                                                        0x12eb\n#define mmCRTCV0_CRTCV_H_SYNC_B_BASE_IDX                                                               2\n#define mmCRTCV0_CRTCV_H_SYNC_B_CNTL                                                                   0x12ec\n#define mmCRTCV0_CRTCV_H_SYNC_B_CNTL_BASE_IDX                                                          2\n#define mmCRTCV0_CRTCV_VBI_END                                                                         0x12ed\n#define mmCRTCV0_CRTCV_VBI_END_BASE_IDX                                                                2\n#define mmCRTCV0_CRTCV_V_TOTAL                                                                         0x12ee\n#define mmCRTCV0_CRTCV_V_TOTAL_BASE_IDX                                                                2\n#define mmCRTCV0_CRTCV_V_TOTAL_MIN                                                                     0x12ef\n#define mmCRTCV0_CRTCV_V_TOTAL_MIN_BASE_IDX                                                            2\n#define mmCRTCV0_CRTCV_V_TOTAL_MAX                                                                     0x12f0\n#define mmCRTCV0_CRTCV_V_TOTAL_MAX_BASE_IDX                                                            2\n#define mmCRTCV0_CRTCV_V_TOTAL_CONTROL                                                                 0x12f1\n#define mmCRTCV0_CRTCV_V_TOTAL_CONTROL_BASE_IDX                                                        2\n#define mmCRTCV0_CRTCV_V_TOTAL_INT_STATUS                                                              0x12f2\n#define mmCRTCV0_CRTCV_V_TOTAL_INT_STATUS_BASE_IDX                                                     2\n#define mmCRTCV0_CRTCV_VSYNC_NOM_INT_STATUS                                                            0x12f3\n#define mmCRTCV0_CRTCV_VSYNC_NOM_INT_STATUS_BASE_IDX                                                   2\n#define mmCRTCV0_CRTCV_V_BLANK_START_END                                                               0x12f4\n#define mmCRTCV0_CRTCV_V_BLANK_START_END_BASE_IDX                                                      2\n#define mmCRTCV0_CRTCV_V_SYNC_A                                                                        0x12f5\n#define mmCRTCV0_CRTCV_V_SYNC_A_BASE_IDX                                                               2\n#define mmCRTCV0_CRTCV_V_SYNC_A_CNTL                                                                   0x12f6\n#define mmCRTCV0_CRTCV_V_SYNC_A_CNTL_BASE_IDX                                                          2\n#define mmCRTCV0_CRTCV_V_SYNC_B                                                                        0x12f7\n#define mmCRTCV0_CRTCV_V_SYNC_B_BASE_IDX                                                               2\n#define mmCRTCV0_CRTCV_V_SYNC_B_CNTL                                                                   0x12f8\n#define mmCRTCV0_CRTCV_V_SYNC_B_CNTL_BASE_IDX                                                          2\n#define mmCRTCV0_CRTCV_DTMTEST_CNTL                                                                    0x12f9\n#define mmCRTCV0_CRTCV_DTMTEST_CNTL_BASE_IDX                                                           2\n#define mmCRTCV0_CRTCV_DTMTEST_STATUS_POSITION                                                         0x12fa\n#define mmCRTCV0_CRTCV_DTMTEST_STATUS_POSITION_BASE_IDX                                                2\n#define mmCRTCV0_CRTCV_TRIGA_CNTL                                                                      0x12fb\n#define mmCRTCV0_CRTCV_TRIGA_CNTL_BASE_IDX                                                             2\n#define mmCRTCV0_CRTCV_TRIGA_MANUAL_TRIG                                                               0x12fc\n#define mmCRTCV0_CRTCV_TRIGA_MANUAL_TRIG_BASE_IDX                                                      2\n#define mmCRTCV0_CRTCV_TRIGB_CNTL                                                                      0x12fd\n#define mmCRTCV0_CRTCV_TRIGB_CNTL_BASE_IDX                                                             2\n#define mmCRTCV0_CRTCV_TRIGB_MANUAL_TRIG                                                               0x12fe\n#define mmCRTCV0_CRTCV_TRIGB_MANUAL_TRIG_BASE_IDX                                                      2\n#define mmCRTCV0_CRTCV_FORCE_COUNT_NOW_CNTL                                                            0x12ff\n#define mmCRTCV0_CRTCV_FORCE_COUNT_NOW_CNTL_BASE_IDX                                                   2\n#define mmCRTCV0_CRTCV_FLOW_CONTROL                                                                    0x1300\n#define mmCRTCV0_CRTCV_FLOW_CONTROL_BASE_IDX                                                           2\n#define mmCRTCV0_CRTCV_STEREO_FORCE_NEXT_EYE                                                           0x1301\n#define mmCRTCV0_CRTCV_STEREO_FORCE_NEXT_EYE_BASE_IDX                                                  2\n#define mmCRTCV0_CRTCV_AVSYNC_COUNTER                                                                  0x1302\n#define mmCRTCV0_CRTCV_AVSYNC_COUNTER_BASE_IDX                                                         2\n#define mmCRTCV0_CRTCV_CONTROL                                                                         0x1303\n#define mmCRTCV0_CRTCV_CONTROL_BASE_IDX                                                                2\n#define mmCRTCV0_CRTCV_BLANK_CONTROL                                                                   0x1304\n#define mmCRTCV0_CRTCV_BLANK_CONTROL_BASE_IDX                                                          2\n#define mmCRTCV0_CRTCV_INTERLACE_CONTROL                                                               0x1305\n#define mmCRTCV0_CRTCV_INTERLACE_CONTROL_BASE_IDX                                                      2\n#define mmCRTCV0_CRTCV_INTERLACE_STATUS                                                                0x1306\n#define mmCRTCV0_CRTCV_INTERLACE_STATUS_BASE_IDX                                                       2\n#define mmCRTCV0_CRTCV_FIELD_INDICATION_CONTROL                                                        0x1307\n#define mmCRTCV0_CRTCV_FIELD_INDICATION_CONTROL_BASE_IDX                                               2\n#define mmCRTCV0_CRTCV_PIXEL_DATA_READBACK0                                                            0x1308\n#define mmCRTCV0_CRTCV_PIXEL_DATA_READBACK0_BASE_IDX                                                   2\n#define mmCRTCV0_CRTCV_PIXEL_DATA_READBACK1                                                            0x1309\n#define mmCRTCV0_CRTCV_PIXEL_DATA_READBACK1_BASE_IDX                                                   2\n#define mmCRTCV0_CRTCV_STATUS                                                                          0x130a\n#define mmCRTCV0_CRTCV_STATUS_BASE_IDX                                                                 2\n#define mmCRTCV0_CRTCV_STATUS_POSITION                                                                 0x130b\n#define mmCRTCV0_CRTCV_STATUS_POSITION_BASE_IDX                                                        2\n#define mmCRTCV0_CRTCV_NOM_VERT_POSITION                                                               0x130c\n#define mmCRTCV0_CRTCV_NOM_VERT_POSITION_BASE_IDX                                                      2\n#define mmCRTCV0_CRTCV_STATUS_FRAME_COUNT                                                              0x130d\n#define mmCRTCV0_CRTCV_STATUS_FRAME_COUNT_BASE_IDX                                                     2\n#define mmCRTCV0_CRTCV_STATUS_VF_COUNT                                                                 0x130e\n#define mmCRTCV0_CRTCV_STATUS_VF_COUNT_BASE_IDX                                                        2\n#define mmCRTCV0_CRTCV_STATUS_HV_COUNT                                                                 0x130f\n#define mmCRTCV0_CRTCV_STATUS_HV_COUNT_BASE_IDX                                                        2\n#define mmCRTCV0_CRTCV_COUNT_CONTROL                                                                   0x1310\n#define mmCRTCV0_CRTCV_COUNT_CONTROL_BASE_IDX                                                          2\n#define mmCRTCV0_CRTCV_COUNT_RESET                                                                     0x1311\n#define mmCRTCV0_CRTCV_COUNT_RESET_BASE_IDX                                                            2\n#define mmCRTCV0_CRTCV_MANUAL_FORCE_VSYNC_NEXT_LINE                                                    0x1312\n#define mmCRTCV0_CRTCV_MANUAL_FORCE_VSYNC_NEXT_LINE_BASE_IDX                                           2\n#define mmCRTCV0_CRTCV_VERT_SYNC_CONTROL                                                               0x1313\n#define mmCRTCV0_CRTCV_VERT_SYNC_CONTROL_BASE_IDX                                                      2\n#define mmCRTCV0_CRTCV_STEREO_STATUS                                                                   0x1314\n#define mmCRTCV0_CRTCV_STEREO_STATUS_BASE_IDX                                                          2\n#define mmCRTCV0_CRTCV_STEREO_CONTROL                                                                  0x1315\n#define mmCRTCV0_CRTCV_STEREO_CONTROL_BASE_IDX                                                         2\n#define mmCRTCV0_CRTCV_SNAPSHOT_STATUS                                                                 0x1316\n#define mmCRTCV0_CRTCV_SNAPSHOT_STATUS_BASE_IDX                                                        2\n#define mmCRTCV0_CRTCV_SNAPSHOT_CONTROL                                                                0x1317\n#define mmCRTCV0_CRTCV_SNAPSHOT_CONTROL_BASE_IDX                                                       2\n#define mmCRTCV0_CRTCV_SNAPSHOT_POSITION                                                               0x1318\n#define mmCRTCV0_CRTCV_SNAPSHOT_POSITION_BASE_IDX                                                      2\n#define mmCRTCV0_CRTCV_SNAPSHOT_FRAME                                                                  0x1319\n#define mmCRTCV0_CRTCV_SNAPSHOT_FRAME_BASE_IDX                                                         2\n#define mmCRTCV0_CRTCV_START_LINE_CONTROL                                                              0x131a\n#define mmCRTCV0_CRTCV_START_LINE_CONTROL_BASE_IDX                                                     2\n#define mmCRTCV0_CRTCV_INTERRUPT_CONTROL                                                               0x131b\n#define mmCRTCV0_CRTCV_INTERRUPT_CONTROL_BASE_IDX                                                      2\n#define mmCRTCV0_CRTCV_UPDATE_LOCK                                                                     0x131c\n#define mmCRTCV0_CRTCV_UPDATE_LOCK_BASE_IDX                                                            2\n#define mmCRTCV0_CRTCV_DOUBLE_BUFFER_CONTROL                                                           0x131d\n#define mmCRTCV0_CRTCV_DOUBLE_BUFFER_CONTROL_BASE_IDX                                                  2\n#define mmCRTCV0_CRTCV_VGA_PARAMETER_CAPTURE_MODE                                                      0x131e\n#define mmCRTCV0_CRTCV_VGA_PARAMETER_CAPTURE_MODE_BASE_IDX                                             2\n#define mmCRTCV0_CRTCV_TEST_PATTERN_CONTROL                                                            0x131f\n#define mmCRTCV0_CRTCV_TEST_PATTERN_CONTROL_BASE_IDX                                                   2\n#define mmCRTCV0_CRTCV_TEST_PATTERN_PARAMETERS                                                         0x1320\n#define mmCRTCV0_CRTCV_TEST_PATTERN_PARAMETERS_BASE_IDX                                                2\n#define mmCRTCV0_CRTCV_TEST_PATTERN_COLOR                                                              0x1321\n#define mmCRTCV0_CRTCV_TEST_PATTERN_COLOR_BASE_IDX                                                     2\n#define mmCRTCV0_CRTCV_MASTER_UPDATE_LOCK                                                              0x1322\n#define mmCRTCV0_CRTCV_MASTER_UPDATE_LOCK_BASE_IDX                                                     2\n#define mmCRTCV0_CRTCV_MASTER_UPDATE_MODE                                                              0x1323\n#define mmCRTCV0_CRTCV_MASTER_UPDATE_MODE_BASE_IDX                                                     2\n#define mmCRTCV0_CRTCV_MVP_INBAND_CNTL_INSERT                                                          0x1324\n#define mmCRTCV0_CRTCV_MVP_INBAND_CNTL_INSERT_BASE_IDX                                                 2\n#define mmCRTCV0_CRTCV_MVP_INBAND_CNTL_INSERT_TIMER                                                    0x1325\n#define mmCRTCV0_CRTCV_MVP_INBAND_CNTL_INSERT_TIMER_BASE_IDX                                           2\n#define mmCRTCV0_CRTCV_MVP_STATUS                                                                      0x1326\n#define mmCRTCV0_CRTCV_MVP_STATUS_BASE_IDX                                                             2\n#define mmCRTCV0_CRTCV_MASTER_EN                                                                       0x1327\n#define mmCRTCV0_CRTCV_MASTER_EN_BASE_IDX                                                              2\n#define mmCRTCV0_CRTCV_ALLOW_STOP_OFF_V_CNT                                                            0x1328\n#define mmCRTCV0_CRTCV_ALLOW_STOP_OFF_V_CNT_BASE_IDX                                                   2\n#define mmCRTCV0_CRTCV_V_UPDATE_INT_STATUS                                                             0x1329\n#define mmCRTCV0_CRTCV_V_UPDATE_INT_STATUS_BASE_IDX                                                    2\n#define mmCRTCV0_CRTCV_OVERSCAN_COLOR                                                                  0x132b\n#define mmCRTCV0_CRTCV_OVERSCAN_COLOR_BASE_IDX                                                         2\n#define mmCRTCV0_CRTCV_OVERSCAN_COLOR_EXT                                                              0x132c\n#define mmCRTCV0_CRTCV_OVERSCAN_COLOR_EXT_BASE_IDX                                                     2\n#define mmCRTCV0_CRTCV_BLANK_DATA_COLOR                                                                0x132d\n#define mmCRTCV0_CRTCV_BLANK_DATA_COLOR_BASE_IDX                                                       2\n#define mmCRTCV0_CRTCV_BLANK_DATA_COLOR_EXT                                                            0x132e\n#define mmCRTCV0_CRTCV_BLANK_DATA_COLOR_EXT_BASE_IDX                                                   2\n#define mmCRTCV0_CRTCV_BLACK_COLOR                                                                     0x132f\n#define mmCRTCV0_CRTCV_BLACK_COLOR_BASE_IDX                                                            2\n#define mmCRTCV0_CRTCV_BLACK_COLOR_EXT                                                                 0x1330\n#define mmCRTCV0_CRTCV_BLACK_COLOR_EXT_BASE_IDX                                                        2\n#define mmCRTCV0_CRTCV_VERTICAL_INTERRUPT0_POSITION                                                    0x1331\n#define mmCRTCV0_CRTCV_VERTICAL_INTERRUPT0_POSITION_BASE_IDX                                           2\n#define mmCRTCV0_CRTCV_VERTICAL_INTERRUPT0_CONTROL                                                     0x1332\n#define mmCRTCV0_CRTCV_VERTICAL_INTERRUPT0_CONTROL_BASE_IDX                                            2\n#define mmCRTCV0_CRTCV_VERTICAL_INTERRUPT1_POSITION                                                    0x1333\n#define mmCRTCV0_CRTCV_VERTICAL_INTERRUPT1_POSITION_BASE_IDX                                           2\n#define mmCRTCV0_CRTCV_VERTICAL_INTERRUPT1_CONTROL                                                     0x1334\n#define mmCRTCV0_CRTCV_VERTICAL_INTERRUPT1_CONTROL_BASE_IDX                                            2\n#define mmCRTCV0_CRTCV_VERTICAL_INTERRUPT2_POSITION                                                    0x1335\n#define mmCRTCV0_CRTCV_VERTICAL_INTERRUPT2_POSITION_BASE_IDX                                           2\n#define mmCRTCV0_CRTCV_VERTICAL_INTERRUPT2_CONTROL                                                     0x1336\n#define mmCRTCV0_CRTCV_VERTICAL_INTERRUPT2_CONTROL_BASE_IDX                                            2\n#define mmCRTCV0_CRTCV_CRC_CNTL                                                                        0x1337\n#define mmCRTCV0_CRTCV_CRC_CNTL_BASE_IDX                                                               2\n#define mmCRTCV0_CRTCV_CRC0_WINDOWA_X_CONTROL                                                          0x1338\n#define mmCRTCV0_CRTCV_CRC0_WINDOWA_X_CONTROL_BASE_IDX                                                 2\n#define mmCRTCV0_CRTCV_CRC0_WINDOWA_Y_CONTROL                                                          0x1339\n#define mmCRTCV0_CRTCV_CRC0_WINDOWA_Y_CONTROL_BASE_IDX                                                 2\n#define mmCRTCV0_CRTCV_CRC0_WINDOWB_X_CONTROL                                                          0x133a\n#define mmCRTCV0_CRTCV_CRC0_WINDOWB_X_CONTROL_BASE_IDX                                                 2\n#define mmCRTCV0_CRTCV_CRC0_WINDOWB_Y_CONTROL                                                          0x133b\n#define mmCRTCV0_CRTCV_CRC0_WINDOWB_Y_CONTROL_BASE_IDX                                                 2\n#define mmCRTCV0_CRTCV_CRC0_DATA_RG                                                                    0x133c\n#define mmCRTCV0_CRTCV_CRC0_DATA_RG_BASE_IDX                                                           2\n#define mmCRTCV0_CRTCV_CRC0_DATA_B                                                                     0x133d\n#define mmCRTCV0_CRTCV_CRC0_DATA_B_BASE_IDX                                                            2\n#define mmCRTCV0_CRTCV_CRC1_WINDOWA_X_CONTROL                                                          0x133e\n#define mmCRTCV0_CRTCV_CRC1_WINDOWA_X_CONTROL_BASE_IDX                                                 2\n#define mmCRTCV0_CRTCV_CRC1_WINDOWA_Y_CONTROL                                                          0x133f\n#define mmCRTCV0_CRTCV_CRC1_WINDOWA_Y_CONTROL_BASE_IDX                                                 2\n#define mmCRTCV0_CRTCV_CRC1_WINDOWB_X_CONTROL                                                          0x1340\n#define mmCRTCV0_CRTCV_CRC1_WINDOWB_X_CONTROL_BASE_IDX                                                 2\n#define mmCRTCV0_CRTCV_CRC1_WINDOWB_Y_CONTROL                                                          0x1341\n#define mmCRTCV0_CRTCV_CRC1_WINDOWB_Y_CONTROL_BASE_IDX                                                 2\n#define mmCRTCV0_CRTCV_CRC1_DATA_RG                                                                    0x1342\n#define mmCRTCV0_CRTCV_CRC1_DATA_RG_BASE_IDX                                                           2\n#define mmCRTCV0_CRTCV_CRC1_DATA_B                                                                     0x1343\n#define mmCRTCV0_CRTCV_CRC1_DATA_B_BASE_IDX                                                            2\n#define mmCRTCV0_CRTCV_EXT_TIMING_SYNC_CONTROL                                                         0x1344\n#define mmCRTCV0_CRTCV_EXT_TIMING_SYNC_CONTROL_BASE_IDX                                                2\n#define mmCRTCV0_CRTCV_EXT_TIMING_SYNC_WINDOW_START                                                    0x1345\n#define mmCRTCV0_CRTCV_EXT_TIMING_SYNC_WINDOW_START_BASE_IDX                                           2\n#define mmCRTCV0_CRTCV_EXT_TIMING_SYNC_WINDOW_END                                                      0x1346\n#define mmCRTCV0_CRTCV_EXT_TIMING_SYNC_WINDOW_END_BASE_IDX                                             2\n#define mmCRTCV0_CRTCV_EXT_TIMING_SYNC_LOSS_INTERRUPT_CONTROL                                          0x1347\n#define mmCRTCV0_CRTCV_EXT_TIMING_SYNC_LOSS_INTERRUPT_CONTROL_BASE_IDX                                 2\n#define mmCRTCV0_CRTCV_EXT_TIMING_SYNC_INTERRUPT_CONTROL                                               0x1348\n#define mmCRTCV0_CRTCV_EXT_TIMING_SYNC_INTERRUPT_CONTROL_BASE_IDX                                      2\n#define mmCRTCV0_CRTCV_EXT_TIMING_SYNC_SIGNAL_INTERRUPT_CONTROL                                        0x1349\n#define mmCRTCV0_CRTCV_EXT_TIMING_SYNC_SIGNAL_INTERRUPT_CONTROL_BASE_IDX                               2\n#define mmCRTCV0_CRTCV_STATIC_SCREEN_CONTROL                                                           0x134a\n#define mmCRTCV0_CRTCV_STATIC_SCREEN_CONTROL_BASE_IDX                                                  2\n#define mmCRTCV0_CRTCV_3D_STRUCTURE_CONTROL                                                            0x134b\n#define mmCRTCV0_CRTCV_3D_STRUCTURE_CONTROL_BASE_IDX                                                   2\n#define mmCRTCV0_CRTCV_GSL_VSYNC_GAP                                                                   0x134c\n#define mmCRTCV0_CRTCV_GSL_VSYNC_GAP_BASE_IDX                                                          2\n#define mmCRTCV0_CRTCV_GSL_WINDOW                                                                      0x134d\n#define mmCRTCV0_CRTCV_GSL_WINDOW_BASE_IDX                                                             2\n#define mmCRTCV0_CRTCV_GSL_CONTROL                                                                     0x134e\n#define mmCRTCV0_CRTCV_GSL_CONTROL_BASE_IDX                                                            2\n\n\n\n\n#define mmUNP1_UNP_GRPH_ENABLE                                                                         0x135a\n#define mmUNP1_UNP_GRPH_ENABLE_BASE_IDX                                                                2\n#define mmUNP1_UNP_GRPH_CONTROL                                                                        0x135b\n#define mmUNP1_UNP_GRPH_CONTROL_BASE_IDX                                                               2\n#define mmUNP1_UNP_GRPH_CONTROL_C                                                                      0x135c\n#define mmUNP1_UNP_GRPH_CONTROL_C_BASE_IDX                                                             2\n#define mmUNP1_UNP_GRPH_CONTROL_EXP                                                                    0x135d\n#define mmUNP1_UNP_GRPH_CONTROL_EXP_BASE_IDX                                                           2\n#define mmUNP1_UNP_GRPH_SWAP_CNTL                                                                      0x135e\n#define mmUNP1_UNP_GRPH_SWAP_CNTL_BASE_IDX                                                             2\n#define mmUNP1_UNP_GRPH_PRIMARY_SURFACE_ADDRESS_L                                                      0x135f\n#define mmUNP1_UNP_GRPH_PRIMARY_SURFACE_ADDRESS_L_BASE_IDX                                             2\n#define mmUNP1_UNP_GRPH_PRIMARY_SURFACE_ADDRESS_C                                                      0x1360\n#define mmUNP1_UNP_GRPH_PRIMARY_SURFACE_ADDRESS_C_BASE_IDX                                             2\n#define mmUNP1_UNP_GRPH_PRIMARY_SURFACE_ADDRESS_HIGH_L                                                 0x1361\n#define mmUNP1_UNP_GRPH_PRIMARY_SURFACE_ADDRESS_HIGH_L_BASE_IDX                                        2\n#define mmUNP1_UNP_GRPH_PRIMARY_SURFACE_ADDRESS_HIGH_C                                                 0x1362\n#define mmUNP1_UNP_GRPH_PRIMARY_SURFACE_ADDRESS_HIGH_C_BASE_IDX                                        2\n#define mmUNP1_UNP_GRPH_PRIMARY_BOTTOM_SURFACE_ADDRESS_L                                               0x1363\n#define mmUNP1_UNP_GRPH_PRIMARY_BOTTOM_SURFACE_ADDRESS_L_BASE_IDX                                      2\n#define mmUNP1_UNP_GRPH_PRIMARY_BOTTOM_SURFACE_ADDRESS_C                                               0x1364\n#define mmUNP1_UNP_GRPH_PRIMARY_BOTTOM_SURFACE_ADDRESS_C_BASE_IDX                                      2\n#define mmUNP1_UNP_GRPH_PRIMARY_BOTTOM_SURFACE_ADDRESS_HIGH_L                                          0x1365\n#define mmUNP1_UNP_GRPH_PRIMARY_BOTTOM_SURFACE_ADDRESS_HIGH_L_BASE_IDX                                 2\n#define mmUNP1_UNP_GRPH_PRIMARY_BOTTOM_SURFACE_ADDRESS_HIGH_C                                          0x1366\n#define mmUNP1_UNP_GRPH_PRIMARY_BOTTOM_SURFACE_ADDRESS_HIGH_C_BASE_IDX                                 2\n#define mmUNP1_UNP_GRPH_SECONDARY_SURFACE_ADDRESS_L                                                    0x1367\n#define mmUNP1_UNP_GRPH_SECONDARY_SURFACE_ADDRESS_L_BASE_IDX                                           2\n#define mmUNP1_UNP_GRPH_SECONDARY_SURFACE_ADDRESS_C                                                    0x1368\n#define mmUNP1_UNP_GRPH_SECONDARY_SURFACE_ADDRESS_C_BASE_IDX                                           2\n#define mmUNP1_UNP_GRPH_SECONDARY_SURFACE_ADDRESS_HIGH_L                                               0x1369\n#define mmUNP1_UNP_GRPH_SECONDARY_SURFACE_ADDRESS_HIGH_L_BASE_IDX                                      2\n#define mmUNP1_UNP_GRPH_SECONDARY_SURFACE_ADDRESS_HIGH_C                                               0x136a\n#define mmUNP1_UNP_GRPH_SECONDARY_SURFACE_ADDRESS_HIGH_C_BASE_IDX                                      2\n#define mmUNP1_UNP_GRPH_SECONDARY_BOTTOM_SURFACE_ADDRESS_L                                             0x136b\n#define mmUNP1_UNP_GRPH_SECONDARY_BOTTOM_SURFACE_ADDRESS_L_BASE_IDX                                    2\n#define mmUNP1_UNP_GRPH_SECONDARY_BOTTOM_SURFACE_ADDRESS_C                                             0x136c\n#define mmUNP1_UNP_GRPH_SECONDARY_BOTTOM_SURFACE_ADDRESS_C_BASE_IDX                                    2\n#define mmUNP1_UNP_GRPH_SECONDARY_BOTTOM_SURFACE_ADDRESS_HIGH_L                                        0x136d\n#define mmUNP1_UNP_GRPH_SECONDARY_BOTTOM_SURFACE_ADDRESS_HIGH_L_BASE_IDX                               2\n#define mmUNP1_UNP_GRPH_SECONDARY_BOTTOM_SURFACE_ADDRESS_HIGH_C                                        0x136e\n#define mmUNP1_UNP_GRPH_SECONDARY_BOTTOM_SURFACE_ADDRESS_HIGH_C_BASE_IDX                               2\n#define mmUNP1_UNP_GRPH_PITCH_L                                                                        0x136f\n#define mmUNP1_UNP_GRPH_PITCH_L_BASE_IDX                                                               2\n#define mmUNP1_UNP_GRPH_PITCH_C                                                                        0x1370\n#define mmUNP1_UNP_GRPH_PITCH_C_BASE_IDX                                                               2\n#define mmUNP1_UNP_GRPH_SURFACE_OFFSET_X_L                                                             0x1371\n#define mmUNP1_UNP_GRPH_SURFACE_OFFSET_X_L_BASE_IDX                                                    2\n#define mmUNP1_UNP_GRPH_SURFACE_OFFSET_X_C                                                             0x1372\n#define mmUNP1_UNP_GRPH_SURFACE_OFFSET_X_C_BASE_IDX                                                    2\n#define mmUNP1_UNP_GRPH_SURFACE_OFFSET_Y_L                                                             0x1373\n#define mmUNP1_UNP_GRPH_SURFACE_OFFSET_Y_L_BASE_IDX                                                    2\n#define mmUNP1_UNP_GRPH_SURFACE_OFFSET_Y_C                                                             0x1374\n#define mmUNP1_UNP_GRPH_SURFACE_OFFSET_Y_C_BASE_IDX                                                    2\n#define mmUNP1_UNP_GRPH_X_START_L                                                                      0x1375\n#define mmUNP1_UNP_GRPH_X_START_L_BASE_IDX                                                             2\n#define mmUNP1_UNP_GRPH_X_START_C                                                                      0x1376\n#define mmUNP1_UNP_GRPH_X_START_C_BASE_IDX                                                             2\n#define mmUNP1_UNP_GRPH_Y_START_L                                                                      0x1377\n#define mmUNP1_UNP_GRPH_Y_START_L_BASE_IDX                                                             2\n#define mmUNP1_UNP_GRPH_Y_START_C                                                                      0x1378\n#define mmUNP1_UNP_GRPH_Y_START_C_BASE_IDX                                                             2\n#define mmUNP1_UNP_GRPH_X_END_L                                                                        0x1379\n#define mmUNP1_UNP_GRPH_X_END_L_BASE_IDX                                                               2\n#define mmUNP1_UNP_GRPH_X_END_C                                                                        0x137a\n#define mmUNP1_UNP_GRPH_X_END_C_BASE_IDX                                                               2\n#define mmUNP1_UNP_GRPH_Y_END_L                                                                        0x137b\n#define mmUNP1_UNP_GRPH_Y_END_L_BASE_IDX                                                               2\n#define mmUNP1_UNP_GRPH_Y_END_C                                                                        0x137c\n#define mmUNP1_UNP_GRPH_Y_END_C_BASE_IDX                                                               2\n#define mmUNP1_UNP_GRPH_UPDATE                                                                         0x137d\n#define mmUNP1_UNP_GRPH_UPDATE_BASE_IDX                                                                2\n#define mmUNP1_UNP_PIPE_OUTSTANDING_REQUEST_LIMIT                                                      0x137e\n#define mmUNP1_UNP_PIPE_OUTSTANDING_REQUEST_LIMIT_BASE_IDX                                             2\n#define mmUNP1_UNP_GRPH_SURFACE_ADDRESS_INUSE_L                                                        0x137f\n#define mmUNP1_UNP_GRPH_SURFACE_ADDRESS_INUSE_L_BASE_IDX                                               2\n#define mmUNP1_UNP_GRPH_SURFACE_ADDRESS_INUSE_C                                                        0x1380\n#define mmUNP1_UNP_GRPH_SURFACE_ADDRESS_INUSE_C_BASE_IDX                                               2\n#define mmUNP1_UNP_GRPH_SURFACE_ADDRESS_HIGH_INUSE_L                                                   0x1381\n#define mmUNP1_UNP_GRPH_SURFACE_ADDRESS_HIGH_INUSE_L_BASE_IDX                                          2\n#define mmUNP1_UNP_GRPH_SURFACE_ADDRESS_HIGH_INUSE_C                                                   0x1382\n#define mmUNP1_UNP_GRPH_SURFACE_ADDRESS_HIGH_INUSE_C_BASE_IDX                                          2\n#define mmUNP1_UNP_DVMM_PTE_CONTROL                                                                    0x1383\n#define mmUNP1_UNP_DVMM_PTE_CONTROL_BASE_IDX                                                           2\n#define mmUNP1_UNP_DVMM_PTE_CONTROL_C                                                                  0x1384\n#define mmUNP1_UNP_DVMM_PTE_CONTROL_C_BASE_IDX                                                         2\n#define mmUNP1_UNP_DVMM_PTE_ARB_CONTROL                                                                0x1385\n#define mmUNP1_UNP_DVMM_PTE_ARB_CONTROL_BASE_IDX                                                       2\n#define mmUNP1_UNP_DVMM_PTE_ARB_CONTROL_C                                                              0x1386\n#define mmUNP1_UNP_DVMM_PTE_ARB_CONTROL_C_BASE_IDX                                                     2\n#define mmUNP1_UNP_GRPH_INTERRUPT_STATUS                                                               0x1387\n#define mmUNP1_UNP_GRPH_INTERRUPT_STATUS_BASE_IDX                                                      2\n#define mmUNP1_UNP_GRPH_INTERRUPT_CONTROL                                                              0x1388\n#define mmUNP1_UNP_GRPH_INTERRUPT_CONTROL_BASE_IDX                                                     2\n#define mmUNP1_UNP_GRPH_STEREOSYNC_FLIP                                                                0x1389\n#define mmUNP1_UNP_GRPH_STEREOSYNC_FLIP_BASE_IDX                                                       2\n#define mmUNP1_UNP_FLIP_CONTROL                                                                        0x138a\n#define mmUNP1_UNP_FLIP_CONTROL_BASE_IDX                                                               2\n#define mmUNP1_UNP_CRC_CONTROL                                                                         0x138b\n#define mmUNP1_UNP_CRC_CONTROL_BASE_IDX                                                                2\n#define mmUNP1_UNP_CRC_MASK                                                                            0x138c\n#define mmUNP1_UNP_CRC_MASK_BASE_IDX                                                                   2\n#define mmUNP1_UNP_CRC_CURRENT                                                                         0x138d\n#define mmUNP1_UNP_CRC_CURRENT_BASE_IDX                                                                2\n#define mmUNP1_UNP_CRC_LAST                                                                            0x138e\n#define mmUNP1_UNP_CRC_LAST_BASE_IDX                                                                   2\n#define mmUNP1_UNP_LB_DATA_GAP_BETWEEN_CHUNK                                                           0x138f\n#define mmUNP1_UNP_LB_DATA_GAP_BETWEEN_CHUNK_BASE_IDX                                                  2\n#define mmUNP1_UNP_HW_ROTATION                                                                         0x1390\n#define mmUNP1_UNP_HW_ROTATION_BASE_IDX                                                                2\n\n\n\n\n#define mmLBV1_LBV_DATA_FORMAT                                                                         0x1396\n#define mmLBV1_LBV_DATA_FORMAT_BASE_IDX                                                                2\n#define mmLBV1_LBV_MEMORY_CTRL                                                                         0x1397\n#define mmLBV1_LBV_MEMORY_CTRL_BASE_IDX                                                                2\n#define mmLBV1_LBV_MEMORY_SIZE_STATUS                                                                  0x1398\n#define mmLBV1_LBV_MEMORY_SIZE_STATUS_BASE_IDX                                                         2\n#define mmLBV1_LBV_DESKTOP_HEIGHT                                                                      0x1399\n#define mmLBV1_LBV_DESKTOP_HEIGHT_BASE_IDX                                                             2\n#define mmLBV1_LBV_VLINE_START_END                                                                     0x139a\n#define mmLBV1_LBV_VLINE_START_END_BASE_IDX                                                            2\n#define mmLBV1_LBV_VLINE2_START_END                                                                    0x139b\n#define mmLBV1_LBV_VLINE2_START_END_BASE_IDX                                                           2\n#define mmLBV1_LBV_V_COUNTER                                                                           0x139c\n#define mmLBV1_LBV_V_COUNTER_BASE_IDX                                                                  2\n#define mmLBV1_LBV_SNAPSHOT_V_COUNTER                                                                  0x139d\n#define mmLBV1_LBV_SNAPSHOT_V_COUNTER_BASE_IDX                                                         2\n#define mmLBV1_LBV_V_COUNTER_CHROMA                                                                    0x139e\n#define mmLBV1_LBV_V_COUNTER_CHROMA_BASE_IDX                                                           2\n#define mmLBV1_LBV_SNAPSHOT_V_COUNTER_CHROMA                                                           0x139f\n#define mmLBV1_LBV_SNAPSHOT_V_COUNTER_CHROMA_BASE_IDX                                                  2\n#define mmLBV1_LBV_INTERRUPT_MASK                                                                      0x13a0\n#define mmLBV1_LBV_INTERRUPT_MASK_BASE_IDX                                                             2\n#define mmLBV1_LBV_VLINE_STATUS                                                                        0x13a1\n#define mmLBV1_LBV_VLINE_STATUS_BASE_IDX                                                               2\n#define mmLBV1_LBV_VLINE2_STATUS                                                                       0x13a2\n#define mmLBV1_LBV_VLINE2_STATUS_BASE_IDX                                                              2\n#define mmLBV1_LBV_VBLANK_STATUS                                                                       0x13a3\n#define mmLBV1_LBV_VBLANK_STATUS_BASE_IDX                                                              2\n#define mmLBV1_LBV_SYNC_RESET_SEL                                                                      0x13a4\n#define mmLBV1_LBV_SYNC_RESET_SEL_BASE_IDX                                                             2\n#define mmLBV1_LBV_BLACK_KEYER_R_CR                                                                    0x13a5\n#define mmLBV1_LBV_BLACK_KEYER_R_CR_BASE_IDX                                                           2\n#define mmLBV1_LBV_BLACK_KEYER_G_Y                                                                     0x13a6\n#define mmLBV1_LBV_BLACK_KEYER_G_Y_BASE_IDX                                                            2\n#define mmLBV1_LBV_BLACK_KEYER_B_CB                                                                    0x13a7\n#define mmLBV1_LBV_BLACK_KEYER_B_CB_BASE_IDX                                                           2\n#define mmLBV1_LBV_KEYER_COLOR_CTRL                                                                    0x13a8\n#define mmLBV1_LBV_KEYER_COLOR_CTRL_BASE_IDX                                                           2\n#define mmLBV1_LBV_KEYER_COLOR_R_CR                                                                    0x13a9\n#define mmLBV1_LBV_KEYER_COLOR_R_CR_BASE_IDX                                                           2\n#define mmLBV1_LBV_KEYER_COLOR_G_Y                                                                     0x13aa\n#define mmLBV1_LBV_KEYER_COLOR_G_Y_BASE_IDX                                                            2\n#define mmLBV1_LBV_KEYER_COLOR_B_CB                                                                    0x13ab\n#define mmLBV1_LBV_KEYER_COLOR_B_CB_BASE_IDX                                                           2\n#define mmLBV1_LBV_KEYER_COLOR_REP_R_CR                                                                0x13ac\n#define mmLBV1_LBV_KEYER_COLOR_REP_R_CR_BASE_IDX                                                       2\n#define mmLBV1_LBV_KEYER_COLOR_REP_G_Y                                                                 0x13ad\n#define mmLBV1_LBV_KEYER_COLOR_REP_G_Y_BASE_IDX                                                        2\n#define mmLBV1_LBV_KEYER_COLOR_REP_B_CB                                                                0x13ae\n#define mmLBV1_LBV_KEYER_COLOR_REP_B_CB_BASE_IDX                                                       2\n#define mmLBV1_LBV_BUFFER_LEVEL_STATUS                                                                 0x13af\n#define mmLBV1_LBV_BUFFER_LEVEL_STATUS_BASE_IDX                                                        2\n#define mmLBV1_LBV_BUFFER_URGENCY_CTRL                                                                 0x13b0\n#define mmLBV1_LBV_BUFFER_URGENCY_CTRL_BASE_IDX                                                        2\n#define mmLBV1_LBV_BUFFER_URGENCY_STATUS                                                               0x13b1\n#define mmLBV1_LBV_BUFFER_URGENCY_STATUS_BASE_IDX                                                      2\n#define mmLBV1_LBV_BUFFER_STATUS                                                                       0x13b2\n#define mmLBV1_LBV_BUFFER_STATUS_BASE_IDX                                                              2\n#define mmLBV1_LBV_NO_OUTSTANDING_REQ_STATUS                                                           0x13b3\n#define mmLBV1_LBV_NO_OUTSTANDING_REQ_STATUS_BASE_IDX                                                  2\n\n\n\n\n#define mmSCLV1_SCLV_COEF_RAM_SELECT                                                                   0x13ca\n#define mmSCLV1_SCLV_COEF_RAM_SELECT_BASE_IDX                                                          2\n#define mmSCLV1_SCLV_COEF_RAM_TAP_DATA                                                                 0x13cb\n#define mmSCLV1_SCLV_COEF_RAM_TAP_DATA_BASE_IDX                                                        2\n#define mmSCLV1_SCLV_MODE                                                                              0x13cc\n#define mmSCLV1_SCLV_MODE_BASE_IDX                                                                     2\n#define mmSCLV1_SCLV_TAP_CONTROL                                                                       0x13cd\n#define mmSCLV1_SCLV_TAP_CONTROL_BASE_IDX                                                              2\n#define mmSCLV1_SCLV_CONTROL                                                                           0x13ce\n#define mmSCLV1_SCLV_CONTROL_BASE_IDX                                                                  2\n#define mmSCLV1_SCLV_MANUAL_REPLICATE_CONTROL                                                          0x13cf\n#define mmSCLV1_SCLV_MANUAL_REPLICATE_CONTROL_BASE_IDX                                                 2\n#define mmSCLV1_SCLV_AUTOMATIC_MODE_CONTROL                                                            0x13d0\n#define mmSCLV1_SCLV_AUTOMATIC_MODE_CONTROL_BASE_IDX                                                   2\n#define mmSCLV1_SCLV_HORZ_FILTER_CONTROL                                                               0x13d1\n#define mmSCLV1_SCLV_HORZ_FILTER_CONTROL_BASE_IDX                                                      2\n#define mmSCLV1_SCLV_HORZ_FILTER_SCALE_RATIO                                                           0x13d2\n#define mmSCLV1_SCLV_HORZ_FILTER_SCALE_RATIO_BASE_IDX                                                  2\n#define mmSCLV1_SCLV_HORZ_FILTER_INIT                                                                  0x13d3\n#define mmSCLV1_SCLV_HORZ_FILTER_INIT_BASE_IDX                                                         2\n#define mmSCLV1_SCLV_HORZ_FILTER_SCALE_RATIO_C                                                         0x13d4\n#define mmSCLV1_SCLV_HORZ_FILTER_SCALE_RATIO_C_BASE_IDX                                                2\n#define mmSCLV1_SCLV_HORZ_FILTER_INIT_C                                                                0x13d5\n#define mmSCLV1_SCLV_HORZ_FILTER_INIT_C_BASE_IDX                                                       2\n#define mmSCLV1_SCLV_VERT_FILTER_CONTROL                                                               0x13d6\n#define mmSCLV1_SCLV_VERT_FILTER_CONTROL_BASE_IDX                                                      2\n#define mmSCLV1_SCLV_VERT_FILTER_SCALE_RATIO                                                           0x13d7\n#define mmSCLV1_SCLV_VERT_FILTER_SCALE_RATIO_BASE_IDX                                                  2\n#define mmSCLV1_SCLV_VERT_FILTER_INIT                                                                  0x13d8\n#define mmSCLV1_SCLV_VERT_FILTER_INIT_BASE_IDX                                                         2\n#define mmSCLV1_SCLV_VERT_FILTER_INIT_BOT                                                              0x13d9\n#define mmSCLV1_SCLV_VERT_FILTER_INIT_BOT_BASE_IDX                                                     2\n#define mmSCLV1_SCLV_VERT_FILTER_SCALE_RATIO_C                                                         0x13da\n#define mmSCLV1_SCLV_VERT_FILTER_SCALE_RATIO_C_BASE_IDX                                                2\n#define mmSCLV1_SCLV_VERT_FILTER_INIT_C                                                                0x13db\n#define mmSCLV1_SCLV_VERT_FILTER_INIT_C_BASE_IDX                                                       2\n#define mmSCLV1_SCLV_VERT_FILTER_INIT_BOT_C                                                            0x13dc\n#define mmSCLV1_SCLV_VERT_FILTER_INIT_BOT_C_BASE_IDX                                                   2\n#define mmSCLV1_SCLV_ROUND_OFFSET                                                                      0x13dd\n#define mmSCLV1_SCLV_ROUND_OFFSET_BASE_IDX                                                             2\n#define mmSCLV1_SCLV_UPDATE                                                                            0x13de\n#define mmSCLV1_SCLV_UPDATE_BASE_IDX                                                                   2\n#define mmSCLV1_SCLV_ALU_CONTROL                                                                       0x13df\n#define mmSCLV1_SCLV_ALU_CONTROL_BASE_IDX                                                              2\n#define mmSCLV1_SCLV_VIEWPORT_START                                                                    0x13e0\n#define mmSCLV1_SCLV_VIEWPORT_START_BASE_IDX                                                           2\n#define mmSCLV1_SCLV_VIEWPORT_START_SECONDARY                                                          0x13e1\n#define mmSCLV1_SCLV_VIEWPORT_START_SECONDARY_BASE_IDX                                                 2\n#define mmSCLV1_SCLV_VIEWPORT_SIZE                                                                     0x13e2\n#define mmSCLV1_SCLV_VIEWPORT_SIZE_BASE_IDX                                                            2\n#define mmSCLV1_SCLV_VIEWPORT_START_C                                                                  0x13e3\n#define mmSCLV1_SCLV_VIEWPORT_START_C_BASE_IDX                                                         2\n#define mmSCLV1_SCLV_VIEWPORT_START_SECONDARY_C                                                        0x13e4\n#define mmSCLV1_SCLV_VIEWPORT_START_SECONDARY_C_BASE_IDX                                               2\n#define mmSCLV1_SCLV_VIEWPORT_SIZE_C                                                                   0x13e5\n#define mmSCLV1_SCLV_VIEWPORT_SIZE_C_BASE_IDX                                                          2\n#define mmSCLV1_SCLV_EXT_OVERSCAN_LEFT_RIGHT                                                           0x13e6\n#define mmSCLV1_SCLV_EXT_OVERSCAN_LEFT_RIGHT_BASE_IDX                                                  2\n#define mmSCLV1_SCLV_EXT_OVERSCAN_TOP_BOTTOM                                                           0x13e7\n#define mmSCLV1_SCLV_EXT_OVERSCAN_TOP_BOTTOM_BASE_IDX                                                  2\n#define mmSCLV1_SCLV_MODE_CHANGE_DET1                                                                  0x13e8\n#define mmSCLV1_SCLV_MODE_CHANGE_DET1_BASE_IDX                                                         2\n#define mmSCLV1_SCLV_MODE_CHANGE_DET2                                                                  0x13e9\n#define mmSCLV1_SCLV_MODE_CHANGE_DET2_BASE_IDX                                                         2\n#define mmSCLV1_SCLV_MODE_CHANGE_DET3                                                                  0x13ea\n#define mmSCLV1_SCLV_MODE_CHANGE_DET3_BASE_IDX                                                         2\n#define mmSCLV1_SCLV_MODE_CHANGE_MASK                                                                  0x13eb\n#define mmSCLV1_SCLV_MODE_CHANGE_MASK_BASE_IDX                                                         2\n#define mmSCLV1_SCLV_HORZ_FILTER_INIT_BOT                                                              0x13ec\n#define mmSCLV1_SCLV_HORZ_FILTER_INIT_BOT_BASE_IDX                                                     2\n#define mmSCLV1_SCLV_HORZ_FILTER_INIT_BOT_C                                                            0x13ed\n#define mmSCLV1_SCLV_HORZ_FILTER_INIT_BOT_C_BASE_IDX                                                   2\n\n\n\n\n#define mmCOL_MAN1_COL_MAN_UPDATE                                                                      0x13fe\n#define mmCOL_MAN1_COL_MAN_UPDATE_BASE_IDX                                                             2\n#define mmCOL_MAN1_COL_MAN_INPUT_CSC_CONTROL                                                           0x13ff\n#define mmCOL_MAN1_COL_MAN_INPUT_CSC_CONTROL_BASE_IDX                                                  2\n#define mmCOL_MAN1_INPUT_CSC_C11_C12_A                                                                 0x1400\n#define mmCOL_MAN1_INPUT_CSC_C11_C12_A_BASE_IDX                                                        2\n#define mmCOL_MAN1_INPUT_CSC_C13_C14_A                                                                 0x1401\n#define mmCOL_MAN1_INPUT_CSC_C13_C14_A_BASE_IDX                                                        2\n#define mmCOL_MAN1_INPUT_CSC_C21_C22_A                                                                 0x1402\n#define mmCOL_MAN1_INPUT_CSC_C21_C22_A_BASE_IDX                                                        2\n#define mmCOL_MAN1_INPUT_CSC_C23_C24_A                                                                 0x1403\n#define mmCOL_MAN1_INPUT_CSC_C23_C24_A_BASE_IDX                                                        2\n#define mmCOL_MAN1_INPUT_CSC_C31_C32_A                                                                 0x1404\n#define mmCOL_MAN1_INPUT_CSC_C31_C32_A_BASE_IDX                                                        2\n#define mmCOL_MAN1_INPUT_CSC_C33_C34_A                                                                 0x1405\n#define mmCOL_MAN1_INPUT_CSC_C33_C34_A_BASE_IDX                                                        2\n#define mmCOL_MAN1_INPUT_CSC_C11_C12_B                                                                 0x1406\n#define mmCOL_MAN1_INPUT_CSC_C11_C12_B_BASE_IDX                                                        2\n#define mmCOL_MAN1_INPUT_CSC_C13_C14_B                                                                 0x1407\n#define mmCOL_MAN1_INPUT_CSC_C13_C14_B_BASE_IDX                                                        2\n#define mmCOL_MAN1_INPUT_CSC_C21_C22_B                                                                 0x1408\n#define mmCOL_MAN1_INPUT_CSC_C21_C22_B_BASE_IDX                                                        2\n#define mmCOL_MAN1_INPUT_CSC_C23_C24_B                                                                 0x1409\n#define mmCOL_MAN1_INPUT_CSC_C23_C24_B_BASE_IDX                                                        2\n#define mmCOL_MAN1_INPUT_CSC_C31_C32_B                                                                 0x140a\n#define mmCOL_MAN1_INPUT_CSC_C31_C32_B_BASE_IDX                                                        2\n#define mmCOL_MAN1_INPUT_CSC_C33_C34_B                                                                 0x140b\n#define mmCOL_MAN1_INPUT_CSC_C33_C34_B_BASE_IDX                                                        2\n#define mmCOL_MAN1_PRESCALE_CONTROL                                                                    0x140c\n#define mmCOL_MAN1_PRESCALE_CONTROL_BASE_IDX                                                           2\n#define mmCOL_MAN1_PRESCALE_VALUES_R                                                                   0x140d\n#define mmCOL_MAN1_PRESCALE_VALUES_R_BASE_IDX                                                          2\n#define mmCOL_MAN1_PRESCALE_VALUES_G                                                                   0x140e\n#define mmCOL_MAN1_PRESCALE_VALUES_G_BASE_IDX                                                          2\n#define mmCOL_MAN1_PRESCALE_VALUES_B                                                                   0x140f\n#define mmCOL_MAN1_PRESCALE_VALUES_B_BASE_IDX                                                          2\n#define mmCOL_MAN1_COL_MAN_OUTPUT_CSC_CONTROL                                                          0x1410\n#define mmCOL_MAN1_COL_MAN_OUTPUT_CSC_CONTROL_BASE_IDX                                                 2\n#define mmCOL_MAN1_OUTPUT_CSC_C11_C12_A                                                                0x1411\n#define mmCOL_MAN1_OUTPUT_CSC_C11_C12_A_BASE_IDX                                                       2\n#define mmCOL_MAN1_OUTPUT_CSC_C13_C14_A                                                                0x1412\n#define mmCOL_MAN1_OUTPUT_CSC_C13_C14_A_BASE_IDX                                                       2\n#define mmCOL_MAN1_OUTPUT_CSC_C21_C22_A                                                                0x1413\n#define mmCOL_MAN1_OUTPUT_CSC_C21_C22_A_BASE_IDX                                                       2\n#define mmCOL_MAN1_OUTPUT_CSC_C23_C24_A                                                                0x1414\n#define mmCOL_MAN1_OUTPUT_CSC_C23_C24_A_BASE_IDX                                                       2\n#define mmCOL_MAN1_OUTPUT_CSC_C31_C32_A                                                                0x1415\n#define mmCOL_MAN1_OUTPUT_CSC_C31_C32_A_BASE_IDX                                                       2\n#define mmCOL_MAN1_OUTPUT_CSC_C33_C34_A                                                                0x1416\n#define mmCOL_MAN1_OUTPUT_CSC_C33_C34_A_BASE_IDX                                                       2\n#define mmCOL_MAN1_OUTPUT_CSC_C11_C12_B                                                                0x1417\n#define mmCOL_MAN1_OUTPUT_CSC_C11_C12_B_BASE_IDX                                                       2\n#define mmCOL_MAN1_OUTPUT_CSC_C13_C14_B                                                                0x1418\n#define mmCOL_MAN1_OUTPUT_CSC_C13_C14_B_BASE_IDX                                                       2\n#define mmCOL_MAN1_OUTPUT_CSC_C21_C22_B                                                                0x1419\n#define mmCOL_MAN1_OUTPUT_CSC_C21_C22_B_BASE_IDX                                                       2\n#define mmCOL_MAN1_OUTPUT_CSC_C23_C24_B                                                                0x141a\n#define mmCOL_MAN1_OUTPUT_CSC_C23_C24_B_BASE_IDX                                                       2\n#define mmCOL_MAN1_OUTPUT_CSC_C31_C32_B                                                                0x141b\n#define mmCOL_MAN1_OUTPUT_CSC_C31_C32_B_BASE_IDX                                                       2\n#define mmCOL_MAN1_OUTPUT_CSC_C33_C34_B                                                                0x141c\n#define mmCOL_MAN1_OUTPUT_CSC_C33_C34_B_BASE_IDX                                                       2\n#define mmCOL_MAN1_DENORM_CLAMP_CONTROL                                                                0x141d\n#define mmCOL_MAN1_DENORM_CLAMP_CONTROL_BASE_IDX                                                       2\n#define mmCOL_MAN1_DENORM_CLAMP_RANGE_R_CR                                                             0x141e\n#define mmCOL_MAN1_DENORM_CLAMP_RANGE_R_CR_BASE_IDX                                                    2\n#define mmCOL_MAN1_DENORM_CLAMP_RANGE_G_Y                                                              0x141f\n#define mmCOL_MAN1_DENORM_CLAMP_RANGE_G_Y_BASE_IDX                                                     2\n#define mmCOL_MAN1_DENORM_CLAMP_RANGE_B_CB                                                             0x1420\n#define mmCOL_MAN1_DENORM_CLAMP_RANGE_B_CB_BASE_IDX                                                    2\n#define mmCOL_MAN1_COL_MAN_FP_CONVERTED_FIELD                                                          0x1421\n#define mmCOL_MAN1_COL_MAN_FP_CONVERTED_FIELD_BASE_IDX                                                 2\n#define mmCOL_MAN1_COL_MAN_REGAMMA_CONTROL                                                             0x1422\n#define mmCOL_MAN1_COL_MAN_REGAMMA_CONTROL_BASE_IDX                                                    2\n#define mmCOL_MAN1_COL_MAN_REGAMMA_LUT_INDEX                                                           0x1423\n#define mmCOL_MAN1_COL_MAN_REGAMMA_LUT_INDEX_BASE_IDX                                                  2\n#define mmCOL_MAN1_COL_MAN_REGAMMA_LUT_DATA                                                            0x1424\n#define mmCOL_MAN1_COL_MAN_REGAMMA_LUT_DATA_BASE_IDX                                                   2\n#define mmCOL_MAN1_COL_MAN_REGAMMA_LUT_WRITE_EN_MASK                                                   0x1425\n#define mmCOL_MAN1_COL_MAN_REGAMMA_LUT_WRITE_EN_MASK_BASE_IDX                                          2\n#define mmCOL_MAN1_COL_MAN_REGAMMA_CNTLA_START_CNTL                                                    0x1426\n#define mmCOL_MAN1_COL_MAN_REGAMMA_CNTLA_START_CNTL_BASE_IDX                                           2\n#define mmCOL_MAN1_COL_MAN_REGAMMA_CNTLA_SLOPE_CNTL                                                    0x1427\n#define mmCOL_MAN1_COL_MAN_REGAMMA_CNTLA_SLOPE_CNTL_BASE_IDX                                           2\n#define mmCOL_MAN1_COL_MAN_REGAMMA_CNTLA_END_CNTL1                                                     0x1428\n#define mmCOL_MAN1_COL_MAN_REGAMMA_CNTLA_END_CNTL1_BASE_IDX                                            2\n#define mmCOL_MAN1_COL_MAN_REGAMMA_CNTLA_END_CNTL2                                                     0x1429\n#define mmCOL_MAN1_COL_MAN_REGAMMA_CNTLA_END_CNTL2_BASE_IDX                                            2\n#define mmCOL_MAN1_COL_MAN_REGAMMA_CNTLA_REGION_0_1                                                    0x142a\n#define mmCOL_MAN1_COL_MAN_REGAMMA_CNTLA_REGION_0_1_BASE_IDX                                           2\n#define mmCOL_MAN1_COL_MAN_REGAMMA_CNTLA_REGION_2_3                                                    0x142b\n#define mmCOL_MAN1_COL_MAN_REGAMMA_CNTLA_REGION_2_3_BASE_IDX                                           2\n#define mmCOL_MAN1_COL_MAN_REGAMMA_CNTLA_REGION_4_5                                                    0x142c\n#define mmCOL_MAN1_COL_MAN_REGAMMA_CNTLA_REGION_4_5_BASE_IDX                                           2\n#define mmCOL_MAN1_COL_MAN_REGAMMA_CNTLA_REGION_6_7                                                    0x142d\n#define mmCOL_MAN1_COL_MAN_REGAMMA_CNTLA_REGION_6_7_BASE_IDX                                           2\n#define mmCOL_MAN1_COL_MAN_REGAMMA_CNTLA_REGION_8_9                                                    0x142e\n#define mmCOL_MAN1_COL_MAN_REGAMMA_CNTLA_REGION_8_9_BASE_IDX                                           2\n#define mmCOL_MAN1_COL_MAN_REGAMMA_CNTLA_REGION_10_11                                                  0x142f\n#define mmCOL_MAN1_COL_MAN_REGAMMA_CNTLA_REGION_10_11_BASE_IDX                                         2\n#define mmCOL_MAN1_COL_MAN_REGAMMA_CNTLA_REGION_12_13                                                  0x1430\n#define mmCOL_MAN1_COL_MAN_REGAMMA_CNTLA_REGION_12_13_BASE_IDX                                         2\n#define mmCOL_MAN1_COL_MAN_REGAMMA_CNTLA_REGION_14_15                                                  0x1431\n#define mmCOL_MAN1_COL_MAN_REGAMMA_CNTLA_REGION_14_15_BASE_IDX                                         2\n#define mmCOL_MAN1_COL_MAN_REGAMMA_CNTLB_START_CNTL                                                    0x1432\n#define mmCOL_MAN1_COL_MAN_REGAMMA_CNTLB_START_CNTL_BASE_IDX                                           2\n#define mmCOL_MAN1_COL_MAN_REGAMMA_CNTLB_SLOPE_CNTL                                                    0x1433\n#define mmCOL_MAN1_COL_MAN_REGAMMA_CNTLB_SLOPE_CNTL_BASE_IDX                                           2\n#define mmCOL_MAN1_COL_MAN_REGAMMA_CNTLB_END_CNTL1                                                     0x1434\n#define mmCOL_MAN1_COL_MAN_REGAMMA_CNTLB_END_CNTL1_BASE_IDX                                            2\n#define mmCOL_MAN1_COL_MAN_REGAMMA_CNTLB_END_CNTL2                                                     0x1435\n#define mmCOL_MAN1_COL_MAN_REGAMMA_CNTLB_END_CNTL2_BASE_IDX                                            2\n#define mmCOL_MAN1_COL_MAN_REGAMMA_CNTLB_REGION_0_1                                                    0x1436\n#define mmCOL_MAN1_COL_MAN_REGAMMA_CNTLB_REGION_0_1_BASE_IDX                                           2\n#define mmCOL_MAN1_COL_MAN_REGAMMA_CNTLB_REGION_2_3                                                    0x1437\n#define mmCOL_MAN1_COL_MAN_REGAMMA_CNTLB_REGION_2_3_BASE_IDX                                           2\n#define mmCOL_MAN1_COL_MAN_REGAMMA_CNTLB_REGION_4_5                                                    0x1438\n#define mmCOL_MAN1_COL_MAN_REGAMMA_CNTLB_REGION_4_5_BASE_IDX                                           2\n#define mmCOL_MAN1_COL_MAN_REGAMMA_CNTLB_REGION_6_7                                                    0x1439\n#define mmCOL_MAN1_COL_MAN_REGAMMA_CNTLB_REGION_6_7_BASE_IDX                                           2\n#define mmCOL_MAN1_COL_MAN_REGAMMA_CNTLB_REGION_8_9                                                    0x143a\n#define mmCOL_MAN1_COL_MAN_REGAMMA_CNTLB_REGION_8_9_BASE_IDX                                           2\n#define mmCOL_MAN1_COL_MAN_REGAMMA_CNTLB_REGION_10_11                                                  0x143b\n#define mmCOL_MAN1_COL_MAN_REGAMMA_CNTLB_REGION_10_11_BASE_IDX                                         2\n#define mmCOL_MAN1_COL_MAN_REGAMMA_CNTLB_REGION_12_13                                                  0x143c\n#define mmCOL_MAN1_COL_MAN_REGAMMA_CNTLB_REGION_12_13_BASE_IDX                                         2\n#define mmCOL_MAN1_COL_MAN_REGAMMA_CNTLB_REGION_14_15                                                  0x143d\n#define mmCOL_MAN1_COL_MAN_REGAMMA_CNTLB_REGION_14_15_BASE_IDX                                         2\n#define mmCOL_MAN1_PACK_FIFO_ERROR                                                                     0x143e\n#define mmCOL_MAN1_PACK_FIFO_ERROR_BASE_IDX                                                            2\n#define mmCOL_MAN1_OUTPUT_FIFO_ERROR                                                                   0x143f\n#define mmCOL_MAN1_OUTPUT_FIFO_ERROR_BASE_IDX                                                          2\n#define mmCOL_MAN1_INPUT_GAMMA_LUT_AUTOFILL                                                            0x1440\n#define mmCOL_MAN1_INPUT_GAMMA_LUT_AUTOFILL_BASE_IDX                                                   2\n#define mmCOL_MAN1_INPUT_GAMMA_LUT_RW_INDEX                                                            0x1441\n#define mmCOL_MAN1_INPUT_GAMMA_LUT_RW_INDEX_BASE_IDX                                                   2\n#define mmCOL_MAN1_INPUT_GAMMA_LUT_SEQ_COLOR                                                           0x1442\n#define mmCOL_MAN1_INPUT_GAMMA_LUT_SEQ_COLOR_BASE_IDX                                                  2\n#define mmCOL_MAN1_INPUT_GAMMA_LUT_PWL_DATA                                                            0x1443\n#define mmCOL_MAN1_INPUT_GAMMA_LUT_PWL_DATA_BASE_IDX                                                   2\n#define mmCOL_MAN1_INPUT_GAMMA_LUT_30_COLOR                                                            0x1444\n#define mmCOL_MAN1_INPUT_GAMMA_LUT_30_COLOR_BASE_IDX                                                   2\n#define mmCOL_MAN1_COL_MAN_INPUT_GAMMA_CONTROL1                                                        0x1445\n#define mmCOL_MAN1_COL_MAN_INPUT_GAMMA_CONTROL1_BASE_IDX                                               2\n#define mmCOL_MAN1_COL_MAN_INPUT_GAMMA_CONTROL2                                                        0x1446\n#define mmCOL_MAN1_COL_MAN_INPUT_GAMMA_CONTROL2_BASE_IDX                                               2\n#define mmCOL_MAN1_INPUT_GAMMA_BW_OFFSETS_B                                                            0x1447\n#define mmCOL_MAN1_INPUT_GAMMA_BW_OFFSETS_B_BASE_IDX                                                   2\n#define mmCOL_MAN1_INPUT_GAMMA_BW_OFFSETS_G                                                            0x1448\n#define mmCOL_MAN1_INPUT_GAMMA_BW_OFFSETS_G_BASE_IDX                                                   2\n#define mmCOL_MAN1_INPUT_GAMMA_BW_OFFSETS_R                                                            0x1449\n#define mmCOL_MAN1_INPUT_GAMMA_BW_OFFSETS_R_BASE_IDX                                                   2\n#define mmCOL_MAN1_COL_MAN_DEGAMMA_CONTROL                                                             0x144a\n#define mmCOL_MAN1_COL_MAN_DEGAMMA_CONTROL_BASE_IDX                                                    2\n#define mmCOL_MAN1_COL_MAN_GAMUT_REMAP_CONTROL                                                         0x144b\n#define mmCOL_MAN1_COL_MAN_GAMUT_REMAP_CONTROL_BASE_IDX                                                2\n#define mmCOL_MAN1_COL_MAN_GAMUT_REMAP_C11_C12                                                         0x144c\n#define mmCOL_MAN1_COL_MAN_GAMUT_REMAP_C11_C12_BASE_IDX                                                2\n#define mmCOL_MAN1_COL_MAN_GAMUT_REMAP_C13_C14                                                         0x144d\n#define mmCOL_MAN1_COL_MAN_GAMUT_REMAP_C13_C14_BASE_IDX                                                2\n#define mmCOL_MAN1_COL_MAN_GAMUT_REMAP_C21_C22                                                         0x144e\n#define mmCOL_MAN1_COL_MAN_GAMUT_REMAP_C21_C22_BASE_IDX                                                2\n#define mmCOL_MAN1_COL_MAN_GAMUT_REMAP_C23_C24                                                         0x144f\n#define mmCOL_MAN1_COL_MAN_GAMUT_REMAP_C23_C24_BASE_IDX                                                2\n#define mmCOL_MAN1_COL_MAN_GAMUT_REMAP_C31_C32                                                         0x1450\n#define mmCOL_MAN1_COL_MAN_GAMUT_REMAP_C31_C32_BASE_IDX                                                2\n#define mmCOL_MAN1_COL_MAN_GAMUT_REMAP_C33_C34                                                         0x1451\n#define mmCOL_MAN1_COL_MAN_GAMUT_REMAP_C33_C34_BASE_IDX                                                2\n\n\n\n\n#define mmDCFEV1_DCFEV_CLOCK_CONTROL                                                                   0x147e\n#define mmDCFEV1_DCFEV_CLOCK_CONTROL_BASE_IDX                                                          2\n#define mmDCFEV1_DCFEV_SOFT_RESET                                                                      0x147f\n#define mmDCFEV1_DCFEV_SOFT_RESET_BASE_IDX                                                             2\n#define mmDCFEV1_DCFEV_DMIFV_CLOCK_CONTROL                                                             0x1480\n#define mmDCFEV1_DCFEV_DMIFV_CLOCK_CONTROL_BASE_IDX                                                    2\n#define mmDCFEV1_DCFEV_DMIFV_MEM_PWR_CTRL                                                              0x1482\n#define mmDCFEV1_DCFEV_DMIFV_MEM_PWR_CTRL_BASE_IDX                                                     2\n#define mmDCFEV1_DCFEV_DMIFV_MEM_PWR_STATUS                                                            0x1483\n#define mmDCFEV1_DCFEV_DMIFV_MEM_PWR_STATUS_BASE_IDX                                                   2\n#define mmDCFEV1_DCFEV_MEM_PWR_CTRL                                                                    0x1484\n#define mmDCFEV1_DCFEV_MEM_PWR_CTRL_BASE_IDX                                                           2\n#define mmDCFEV1_DCFEV_MEM_PWR_CTRL2                                                                   0x1485\n#define mmDCFEV1_DCFEV_MEM_PWR_CTRL2_BASE_IDX                                                          2\n#define mmDCFEV1_DCFEV_MEM_PWR_STATUS                                                                  0x1486\n#define mmDCFEV1_DCFEV_MEM_PWR_STATUS_BASE_IDX                                                         2\n#define mmDCFEV1_DCFEV_L_FLUSH                                                                         0x1487\n#define mmDCFEV1_DCFEV_L_FLUSH_BASE_IDX                                                                2\n#define mmDCFEV1_DCFEV_C_FLUSH                                                                         0x1488\n#define mmDCFEV1_DCFEV_C_FLUSH_BASE_IDX                                                                2\n#define mmDCFEV1_DCFEV_MISC                                                                            0x148a\n#define mmDCFEV1_DCFEV_MISC_BASE_IDX                                                                   2\n\n\n\n\n#define mmDC_PERFMON12_PERFCOUNTER_CNTL                                                                0x1492\n#define mmDC_PERFMON12_PERFCOUNTER_CNTL_BASE_IDX                                                       2\n#define mmDC_PERFMON12_PERFCOUNTER_CNTL2                                                               0x1493\n#define mmDC_PERFMON12_PERFCOUNTER_CNTL2_BASE_IDX                                                      2\n#define mmDC_PERFMON12_PERFCOUNTER_STATE                                                               0x1494\n#define mmDC_PERFMON12_PERFCOUNTER_STATE_BASE_IDX                                                      2\n#define mmDC_PERFMON12_PERFMON_CNTL                                                                    0x1495\n#define mmDC_PERFMON12_PERFMON_CNTL_BASE_IDX                                                           2\n#define mmDC_PERFMON12_PERFMON_CNTL2                                                                   0x1496\n#define mmDC_PERFMON12_PERFMON_CNTL2_BASE_IDX                                                          2\n#define mmDC_PERFMON12_PERFMON_CVALUE_INT_MISC                                                         0x1497\n#define mmDC_PERFMON12_PERFMON_CVALUE_INT_MISC_BASE_IDX                                                2\n#define mmDC_PERFMON12_PERFMON_CVALUE_LOW                                                              0x1498\n#define mmDC_PERFMON12_PERFMON_CVALUE_LOW_BASE_IDX                                                     2\n#define mmDC_PERFMON12_PERFMON_HI                                                                      0x1499\n#define mmDC_PERFMON12_PERFMON_HI_BASE_IDX                                                             2\n#define mmDC_PERFMON12_PERFMON_LOW                                                                     0x149a\n#define mmDC_PERFMON12_PERFMON_LOW_BASE_IDX                                                            2\n\n\n\n\n#define mmDMIFV_PG1_DPGV0_PIPE_ARBITRATION_CONTROL1                                                    0x149e\n#define mmDMIFV_PG1_DPGV0_PIPE_ARBITRATION_CONTROL1_BASE_IDX                                           2\n#define mmDMIFV_PG1_DPGV0_PIPE_ARBITRATION_CONTROL2                                                    0x149f\n#define mmDMIFV_PG1_DPGV0_PIPE_ARBITRATION_CONTROL2_BASE_IDX                                           2\n#define mmDMIFV_PG1_DPGV0_WATERMARK_MASK_CONTROL                                                       0x14a0\n#define mmDMIFV_PG1_DPGV0_WATERMARK_MASK_CONTROL_BASE_IDX                                              2\n#define mmDMIFV_PG1_DPGV0_PIPE_URGENCY_CONTROL                                                         0x14a1\n#define mmDMIFV_PG1_DPGV0_PIPE_URGENCY_CONTROL_BASE_IDX                                                2\n#define mmDMIFV_PG1_DPGV0_PIPE_DPM_CONTROL                                                             0x14a2\n#define mmDMIFV_PG1_DPGV0_PIPE_DPM_CONTROL_BASE_IDX                                                    2\n#define mmDMIFV_PG1_DPGV0_PIPE_STUTTER_CONTROL                                                         0x14a3\n#define mmDMIFV_PG1_DPGV0_PIPE_STUTTER_CONTROL_BASE_IDX                                                2\n#define mmDMIFV_PG1_DPGV0_PIPE_NB_PSTATE_CHANGE_CONTROL                                                0x14a4\n#define mmDMIFV_PG1_DPGV0_PIPE_NB_PSTATE_CHANGE_CONTROL_BASE_IDX                                       2\n#define mmDMIFV_PG1_DPGV0_PIPE_STUTTER_CONTROL_NONLPTCH                                                0x14a5\n#define mmDMIFV_PG1_DPGV0_PIPE_STUTTER_CONTROL_NONLPTCH_BASE_IDX                                       2\n#define mmDMIFV_PG1_DPGV0_REPEATER_PROGRAM                                                             0x14a6\n#define mmDMIFV_PG1_DPGV0_REPEATER_PROGRAM_BASE_IDX                                                    2\n#define mmDMIFV_PG1_DPGV0_CHK_PRE_PROC_CNTL                                                            0x14aa\n#define mmDMIFV_PG1_DPGV0_CHK_PRE_PROC_CNTL_BASE_IDX                                                   2\n#define mmDMIFV_PG1_DPGV1_PIPE_ARBITRATION_CONTROL1                                                    0x14ab\n#define mmDMIFV_PG1_DPGV1_PIPE_ARBITRATION_CONTROL1_BASE_IDX                                           2\n#define mmDMIFV_PG1_DPGV1_PIPE_ARBITRATION_CONTROL2                                                    0x14ac\n#define mmDMIFV_PG1_DPGV1_PIPE_ARBITRATION_CONTROL2_BASE_IDX                                           2\n#define mmDMIFV_PG1_DPGV1_WATERMARK_MASK_CONTROL                                                       0x14ad\n#define mmDMIFV_PG1_DPGV1_WATERMARK_MASK_CONTROL_BASE_IDX                                              2\n#define mmDMIFV_PG1_DPGV1_PIPE_URGENCY_CONTROL                                                         0x14ae\n#define mmDMIFV_PG1_DPGV1_PIPE_URGENCY_CONTROL_BASE_IDX                                                2\n#define mmDMIFV_PG1_DPGV1_PIPE_DPM_CONTROL                                                             0x14af\n#define mmDMIFV_PG1_DPGV1_PIPE_DPM_CONTROL_BASE_IDX                                                    2\n#define mmDMIFV_PG1_DPGV1_PIPE_STUTTER_CONTROL                                                         0x14b0\n#define mmDMIFV_PG1_DPGV1_PIPE_STUTTER_CONTROL_BASE_IDX                                                2\n#define mmDMIFV_PG1_DPGV1_PIPE_NB_PSTATE_CHANGE_CONTROL                                                0x14b1\n#define mmDMIFV_PG1_DPGV1_PIPE_NB_PSTATE_CHANGE_CONTROL_BASE_IDX                                       2\n#define mmDMIFV_PG1_DPGV1_PIPE_STUTTER_CONTROL_NONLPTCH                                                0x14b2\n#define mmDMIFV_PG1_DPGV1_PIPE_STUTTER_CONTROL_NONLPTCH_BASE_IDX                                       2\n#define mmDMIFV_PG1_DPGV1_REPEATER_PROGRAM                                                             0x14b3\n#define mmDMIFV_PG1_DPGV1_REPEATER_PROGRAM_BASE_IDX                                                    2\n#define mmDMIFV_PG1_DPGV1_CHK_PRE_PROC_CNTL                                                            0x14b7\n#define mmDMIFV_PG1_DPGV1_CHK_PRE_PROC_CNTL_BASE_IDX                                                   2\n\n\n\n\n#define mmBLNDV1_BLNDV_CONTROL                                                                         0x14db\n#define mmBLNDV1_BLNDV_CONTROL_BASE_IDX                                                                2\n#define mmBLNDV1_BLNDV_SM_CONTROL2                                                                     0x14dc\n#define mmBLNDV1_BLNDV_SM_CONTROL2_BASE_IDX                                                            2\n#define mmBLNDV1_BLNDV_CONTROL2                                                                        0x14dd\n#define mmBLNDV1_BLNDV_CONTROL2_BASE_IDX                                                               2\n#define mmBLNDV1_BLNDV_UPDATE                                                                          0x14de\n#define mmBLNDV1_BLNDV_UPDATE_BASE_IDX                                                                 2\n#define mmBLNDV1_BLNDV_UNDERFLOW_INTERRUPT                                                             0x14df\n#define mmBLNDV1_BLNDV_UNDERFLOW_INTERRUPT_BASE_IDX                                                    2\n#define mmBLNDV1_BLNDV_V_UPDATE_LOCK                                                                   0x14e0\n#define mmBLNDV1_BLNDV_V_UPDATE_LOCK_BASE_IDX                                                          2\n#define mmBLNDV1_BLNDV_REG_UPDATE_STATUS                                                               0x14e1\n#define mmBLNDV1_BLNDV_REG_UPDATE_STATUS_BASE_IDX                                                      2\n\n\n\n\n#define mmCRTCV1_CRTCV_H_BLANK_EARLY_NUM                                                               0x14e6\n#define mmCRTCV1_CRTCV_H_BLANK_EARLY_NUM_BASE_IDX                                                      2\n#define mmCRTCV1_CRTCV_H_TOTAL                                                                         0x14e7\n#define mmCRTCV1_CRTCV_H_TOTAL_BASE_IDX                                                                2\n#define mmCRTCV1_CRTCV_H_BLANK_START_END                                                               0x14e8\n#define mmCRTCV1_CRTCV_H_BLANK_START_END_BASE_IDX                                                      2\n#define mmCRTCV1_CRTCV_H_SYNC_A                                                                        0x14e9\n#define mmCRTCV1_CRTCV_H_SYNC_A_BASE_IDX                                                               2\n#define mmCRTCV1_CRTCV_H_SYNC_A_CNTL                                                                   0x14ea\n#define mmCRTCV1_CRTCV_H_SYNC_A_CNTL_BASE_IDX                                                          2\n#define mmCRTCV1_CRTCV_H_SYNC_B                                                                        0x14eb\n#define mmCRTCV1_CRTCV_H_SYNC_B_BASE_IDX                                                               2\n#define mmCRTCV1_CRTCV_H_SYNC_B_CNTL                                                                   0x14ec\n#define mmCRTCV1_CRTCV_H_SYNC_B_CNTL_BASE_IDX                                                          2\n#define mmCRTCV1_CRTCV_VBI_END                                                                         0x14ed\n#define mmCRTCV1_CRTCV_VBI_END_BASE_IDX                                                                2\n#define mmCRTCV1_CRTCV_V_TOTAL                                                                         0x14ee\n#define mmCRTCV1_CRTCV_V_TOTAL_BASE_IDX                                                                2\n#define mmCRTCV1_CRTCV_V_TOTAL_MIN                                                                     0x14ef\n#define mmCRTCV1_CRTCV_V_TOTAL_MIN_BASE_IDX                                                            2\n#define mmCRTCV1_CRTCV_V_TOTAL_MAX                                                                     0x14f0\n#define mmCRTCV1_CRTCV_V_TOTAL_MAX_BASE_IDX                                                            2\n#define mmCRTCV1_CRTCV_V_TOTAL_CONTROL                                                                 0x14f1\n#define mmCRTCV1_CRTCV_V_TOTAL_CONTROL_BASE_IDX                                                        2\n#define mmCRTCV1_CRTCV_V_TOTAL_INT_STATUS                                                              0x14f2\n#define mmCRTCV1_CRTCV_V_TOTAL_INT_STATUS_BASE_IDX                                                     2\n#define mmCRTCV1_CRTCV_VSYNC_NOM_INT_STATUS                                                            0x14f3\n#define mmCRTCV1_CRTCV_VSYNC_NOM_INT_STATUS_BASE_IDX                                                   2\n#define mmCRTCV1_CRTCV_V_BLANK_START_END                                                               0x14f4\n#define mmCRTCV1_CRTCV_V_BLANK_START_END_BASE_IDX                                                      2\n#define mmCRTCV1_CRTCV_V_SYNC_A                                                                        0x14f5\n#define mmCRTCV1_CRTCV_V_SYNC_A_BASE_IDX                                                               2\n#define mmCRTCV1_CRTCV_V_SYNC_A_CNTL                                                                   0x14f6\n#define mmCRTCV1_CRTCV_V_SYNC_A_CNTL_BASE_IDX                                                          2\n#define mmCRTCV1_CRTCV_V_SYNC_B                                                                        0x14f7\n#define mmCRTCV1_CRTCV_V_SYNC_B_BASE_IDX                                                               2\n#define mmCRTCV1_CRTCV_V_SYNC_B_CNTL                                                                   0x14f8\n#define mmCRTCV1_CRTCV_V_SYNC_B_CNTL_BASE_IDX                                                          2\n#define mmCRTCV1_CRTCV_DTMTEST_CNTL                                                                    0x14f9\n#define mmCRTCV1_CRTCV_DTMTEST_CNTL_BASE_IDX                                                           2\n#define mmCRTCV1_CRTCV_DTMTEST_STATUS_POSITION                                                         0x14fa\n#define mmCRTCV1_CRTCV_DTMTEST_STATUS_POSITION_BASE_IDX                                                2\n#define mmCRTCV1_CRTCV_TRIGA_CNTL                                                                      0x14fb\n#define mmCRTCV1_CRTCV_TRIGA_CNTL_BASE_IDX                                                             2\n#define mmCRTCV1_CRTCV_TRIGA_MANUAL_TRIG                                                               0x14fc\n#define mmCRTCV1_CRTCV_TRIGA_MANUAL_TRIG_BASE_IDX                                                      2\n#define mmCRTCV1_CRTCV_TRIGB_CNTL                                                                      0x14fd\n#define mmCRTCV1_CRTCV_TRIGB_CNTL_BASE_IDX                                                             2\n#define mmCRTCV1_CRTCV_TRIGB_MANUAL_TRIG                                                               0x14fe\n#define mmCRTCV1_CRTCV_TRIGB_MANUAL_TRIG_BASE_IDX                                                      2\n#define mmCRTCV1_CRTCV_FORCE_COUNT_NOW_CNTL                                                            0x14ff\n#define mmCRTCV1_CRTCV_FORCE_COUNT_NOW_CNTL_BASE_IDX                                                   2\n#define mmCRTCV1_CRTCV_FLOW_CONTROL                                                                    0x1500\n#define mmCRTCV1_CRTCV_FLOW_CONTROL_BASE_IDX                                                           2\n#define mmCRTCV1_CRTCV_STEREO_FORCE_NEXT_EYE                                                           0x1501\n#define mmCRTCV1_CRTCV_STEREO_FORCE_NEXT_EYE_BASE_IDX                                                  2\n#define mmCRTCV1_CRTCV_AVSYNC_COUNTER                                                                  0x1502\n#define mmCRTCV1_CRTCV_AVSYNC_COUNTER_BASE_IDX                                                         2\n#define mmCRTCV1_CRTCV_CONTROL                                                                         0x1503\n#define mmCRTCV1_CRTCV_CONTROL_BASE_IDX                                                                2\n#define mmCRTCV1_CRTCV_BLANK_CONTROL                                                                   0x1504\n#define mmCRTCV1_CRTCV_BLANK_CONTROL_BASE_IDX                                                          2\n#define mmCRTCV1_CRTCV_INTERLACE_CONTROL                                                               0x1505\n#define mmCRTCV1_CRTCV_INTERLACE_CONTROL_BASE_IDX                                                      2\n#define mmCRTCV1_CRTCV_INTERLACE_STATUS                                                                0x1506\n#define mmCRTCV1_CRTCV_INTERLACE_STATUS_BASE_IDX                                                       2\n#define mmCRTCV1_CRTCV_FIELD_INDICATION_CONTROL                                                        0x1507\n#define mmCRTCV1_CRTCV_FIELD_INDICATION_CONTROL_BASE_IDX                                               2\n#define mmCRTCV1_CRTCV_PIXEL_DATA_READBACK0                                                            0x1508\n#define mmCRTCV1_CRTCV_PIXEL_DATA_READBACK0_BASE_IDX                                                   2\n#define mmCRTCV1_CRTCV_PIXEL_DATA_READBACK1                                                            0x1509\n#define mmCRTCV1_CRTCV_PIXEL_DATA_READBACK1_BASE_IDX                                                   2\n#define mmCRTCV1_CRTCV_STATUS                                                                          0x150a\n#define mmCRTCV1_CRTCV_STATUS_BASE_IDX                                                                 2\n#define mmCRTCV1_CRTCV_STATUS_POSITION                                                                 0x150b\n#define mmCRTCV1_CRTCV_STATUS_POSITION_BASE_IDX                                                        2\n#define mmCRTCV1_CRTCV_NOM_VERT_POSITION                                                               0x150c\n#define mmCRTCV1_CRTCV_NOM_VERT_POSITION_BASE_IDX                                                      2\n#define mmCRTCV1_CRTCV_STATUS_FRAME_COUNT                                                              0x150d\n#define mmCRTCV1_CRTCV_STATUS_FRAME_COUNT_BASE_IDX                                                     2\n#define mmCRTCV1_CRTCV_STATUS_VF_COUNT                                                                 0x150e\n#define mmCRTCV1_CRTCV_STATUS_VF_COUNT_BASE_IDX                                                        2\n#define mmCRTCV1_CRTCV_STATUS_HV_COUNT                                                                 0x150f\n#define mmCRTCV1_CRTCV_STATUS_HV_COUNT_BASE_IDX                                                        2\n#define mmCRTCV1_CRTCV_COUNT_CONTROL                                                                   0x1510\n#define mmCRTCV1_CRTCV_COUNT_CONTROL_BASE_IDX                                                          2\n#define mmCRTCV1_CRTCV_COUNT_RESET                                                                     0x1511\n#define mmCRTCV1_CRTCV_COUNT_RESET_BASE_IDX                                                            2\n#define mmCRTCV1_CRTCV_MANUAL_FORCE_VSYNC_NEXT_LINE                                                    0x1512\n#define mmCRTCV1_CRTCV_MANUAL_FORCE_VSYNC_NEXT_LINE_BASE_IDX                                           2\n#define mmCRTCV1_CRTCV_VERT_SYNC_CONTROL                                                               0x1513\n#define mmCRTCV1_CRTCV_VERT_SYNC_CONTROL_BASE_IDX                                                      2\n#define mmCRTCV1_CRTCV_STEREO_STATUS                                                                   0x1514\n#define mmCRTCV1_CRTCV_STEREO_STATUS_BASE_IDX                                                          2\n#define mmCRTCV1_CRTCV_STEREO_CONTROL                                                                  0x1515\n#define mmCRTCV1_CRTCV_STEREO_CONTROL_BASE_IDX                                                         2\n#define mmCRTCV1_CRTCV_SNAPSHOT_STATUS                                                                 0x1516\n#define mmCRTCV1_CRTCV_SNAPSHOT_STATUS_BASE_IDX                                                        2\n#define mmCRTCV1_CRTCV_SNAPSHOT_CONTROL                                                                0x1517\n#define mmCRTCV1_CRTCV_SNAPSHOT_CONTROL_BASE_IDX                                                       2\n#define mmCRTCV1_CRTCV_SNAPSHOT_POSITION                                                               0x1518\n#define mmCRTCV1_CRTCV_SNAPSHOT_POSITION_BASE_IDX                                                      2\n#define mmCRTCV1_CRTCV_SNAPSHOT_FRAME                                                                  0x1519\n#define mmCRTCV1_CRTCV_SNAPSHOT_FRAME_BASE_IDX                                                         2\n#define mmCRTCV1_CRTCV_START_LINE_CONTROL                                                              0x151a\n#define mmCRTCV1_CRTCV_START_LINE_CONTROL_BASE_IDX                                                     2\n#define mmCRTCV1_CRTCV_INTERRUPT_CONTROL                                                               0x151b\n#define mmCRTCV1_CRTCV_INTERRUPT_CONTROL_BASE_IDX                                                      2\n#define mmCRTCV1_CRTCV_UPDATE_LOCK                                                                     0x151c\n#define mmCRTCV1_CRTCV_UPDATE_LOCK_BASE_IDX                                                            2\n#define mmCRTCV1_CRTCV_DOUBLE_BUFFER_CONTROL                                                           0x151d\n#define mmCRTCV1_CRTCV_DOUBLE_BUFFER_CONTROL_BASE_IDX                                                  2\n#define mmCRTCV1_CRTCV_VGA_PARAMETER_CAPTURE_MODE                                                      0x151e\n#define mmCRTCV1_CRTCV_VGA_PARAMETER_CAPTURE_MODE_BASE_IDX                                             2\n#define mmCRTCV1_CRTCV_TEST_PATTERN_CONTROL                                                            0x151f\n#define mmCRTCV1_CRTCV_TEST_PATTERN_CONTROL_BASE_IDX                                                   2\n#define mmCRTCV1_CRTCV_TEST_PATTERN_PARAMETERS                                                         0x1520\n#define mmCRTCV1_CRTCV_TEST_PATTERN_PARAMETERS_BASE_IDX                                                2\n#define mmCRTCV1_CRTCV_TEST_PATTERN_COLOR                                                              0x1521\n#define mmCRTCV1_CRTCV_TEST_PATTERN_COLOR_BASE_IDX                                                     2\n#define mmCRTCV1_CRTCV_MASTER_UPDATE_LOCK                                                              0x1522\n#define mmCRTCV1_CRTCV_MASTER_UPDATE_LOCK_BASE_IDX                                                     2\n#define mmCRTCV1_CRTCV_MASTER_UPDATE_MODE                                                              0x1523\n#define mmCRTCV1_CRTCV_MASTER_UPDATE_MODE_BASE_IDX                                                     2\n#define mmCRTCV1_CRTCV_MVP_INBAND_CNTL_INSERT                                                          0x1524\n#define mmCRTCV1_CRTCV_MVP_INBAND_CNTL_INSERT_BASE_IDX                                                 2\n#define mmCRTCV1_CRTCV_MVP_INBAND_CNTL_INSERT_TIMER                                                    0x1525\n#define mmCRTCV1_CRTCV_MVP_INBAND_CNTL_INSERT_TIMER_BASE_IDX                                           2\n#define mmCRTCV1_CRTCV_MVP_STATUS                                                                      0x1526\n#define mmCRTCV1_CRTCV_MVP_STATUS_BASE_IDX                                                             2\n#define mmCRTCV1_CRTCV_MASTER_EN                                                                       0x1527\n#define mmCRTCV1_CRTCV_MASTER_EN_BASE_IDX                                                              2\n#define mmCRTCV1_CRTCV_ALLOW_STOP_OFF_V_CNT                                                            0x1528\n#define mmCRTCV1_CRTCV_ALLOW_STOP_OFF_V_CNT_BASE_IDX                                                   2\n#define mmCRTCV1_CRTCV_V_UPDATE_INT_STATUS                                                             0x1529\n#define mmCRTCV1_CRTCV_V_UPDATE_INT_STATUS_BASE_IDX                                                    2\n#define mmCRTCV1_CRTCV_OVERSCAN_COLOR                                                                  0x152b\n#define mmCRTCV1_CRTCV_OVERSCAN_COLOR_BASE_IDX                                                         2\n#define mmCRTCV1_CRTCV_OVERSCAN_COLOR_EXT                                                              0x152c\n#define mmCRTCV1_CRTCV_OVERSCAN_COLOR_EXT_BASE_IDX                                                     2\n#define mmCRTCV1_CRTCV_BLANK_DATA_COLOR                                                                0x152d\n#define mmCRTCV1_CRTCV_BLANK_DATA_COLOR_BASE_IDX                                                       2\n#define mmCRTCV1_CRTCV_BLANK_DATA_COLOR_EXT                                                            0x152e\n#define mmCRTCV1_CRTCV_BLANK_DATA_COLOR_EXT_BASE_IDX                                                   2\n#define mmCRTCV1_CRTCV_BLACK_COLOR                                                                     0x152f\n#define mmCRTCV1_CRTCV_BLACK_COLOR_BASE_IDX                                                            2\n#define mmCRTCV1_CRTCV_BLACK_COLOR_EXT                                                                 0x1530\n#define mmCRTCV1_CRTCV_BLACK_COLOR_EXT_BASE_IDX                                                        2\n#define mmCRTCV1_CRTCV_VERTICAL_INTERRUPT0_POSITION                                                    0x1531\n#define mmCRTCV1_CRTCV_VERTICAL_INTERRUPT0_POSITION_BASE_IDX                                           2\n#define mmCRTCV1_CRTCV_VERTICAL_INTERRUPT0_CONTROL                                                     0x1532\n#define mmCRTCV1_CRTCV_VERTICAL_INTERRUPT0_CONTROL_BASE_IDX                                            2\n#define mmCRTCV1_CRTCV_VERTICAL_INTERRUPT1_POSITION                                                    0x1533\n#define mmCRTCV1_CRTCV_VERTICAL_INTERRUPT1_POSITION_BASE_IDX                                           2\n#define mmCRTCV1_CRTCV_VERTICAL_INTERRUPT1_CONTROL                                                     0x1534\n#define mmCRTCV1_CRTCV_VERTICAL_INTERRUPT1_CONTROL_BASE_IDX                                            2\n#define mmCRTCV1_CRTCV_VERTICAL_INTERRUPT2_POSITION                                                    0x1535\n#define mmCRTCV1_CRTCV_VERTICAL_INTERRUPT2_POSITION_BASE_IDX                                           2\n#define mmCRTCV1_CRTCV_VERTICAL_INTERRUPT2_CONTROL                                                     0x1536\n#define mmCRTCV1_CRTCV_VERTICAL_INTERRUPT2_CONTROL_BASE_IDX                                            2\n#define mmCRTCV1_CRTCV_CRC_CNTL                                                                        0x1537\n#define mmCRTCV1_CRTCV_CRC_CNTL_BASE_IDX                                                               2\n#define mmCRTCV1_CRTCV_CRC0_WINDOWA_X_CONTROL                                                          0x1538\n#define mmCRTCV1_CRTCV_CRC0_WINDOWA_X_CONTROL_BASE_IDX                                                 2\n#define mmCRTCV1_CRTCV_CRC0_WINDOWA_Y_CONTROL                                                          0x1539\n#define mmCRTCV1_CRTCV_CRC0_WINDOWA_Y_CONTROL_BASE_IDX                                                 2\n#define mmCRTCV1_CRTCV_CRC0_WINDOWB_X_CONTROL                                                          0x153a\n#define mmCRTCV1_CRTCV_CRC0_WINDOWB_X_CONTROL_BASE_IDX                                                 2\n#define mmCRTCV1_CRTCV_CRC0_WINDOWB_Y_CONTROL                                                          0x153b\n#define mmCRTCV1_CRTCV_CRC0_WINDOWB_Y_CONTROL_BASE_IDX                                                 2\n#define mmCRTCV1_CRTCV_CRC0_DATA_RG                                                                    0x153c\n#define mmCRTCV1_CRTCV_CRC0_DATA_RG_BASE_IDX                                                           2\n#define mmCRTCV1_CRTCV_CRC0_DATA_B                                                                     0x153d\n#define mmCRTCV1_CRTCV_CRC0_DATA_B_BASE_IDX                                                            2\n#define mmCRTCV1_CRTCV_CRC1_WINDOWA_X_CONTROL                                                          0x153e\n#define mmCRTCV1_CRTCV_CRC1_WINDOWA_X_CONTROL_BASE_IDX                                                 2\n#define mmCRTCV1_CRTCV_CRC1_WINDOWA_Y_CONTROL                                                          0x153f\n#define mmCRTCV1_CRTCV_CRC1_WINDOWA_Y_CONTROL_BASE_IDX                                                 2\n#define mmCRTCV1_CRTCV_CRC1_WINDOWB_X_CONTROL                                                          0x1540\n#define mmCRTCV1_CRTCV_CRC1_WINDOWB_X_CONTROL_BASE_IDX                                                 2\n#define mmCRTCV1_CRTCV_CRC1_WINDOWB_Y_CONTROL                                                          0x1541\n#define mmCRTCV1_CRTCV_CRC1_WINDOWB_Y_CONTROL_BASE_IDX                                                 2\n#define mmCRTCV1_CRTCV_CRC1_DATA_RG                                                                    0x1542\n#define mmCRTCV1_CRTCV_CRC1_DATA_RG_BASE_IDX                                                           2\n#define mmCRTCV1_CRTCV_CRC1_DATA_B                                                                     0x1543\n#define mmCRTCV1_CRTCV_CRC1_DATA_B_BASE_IDX                                                            2\n#define mmCRTCV1_CRTCV_EXT_TIMING_SYNC_CONTROL                                                         0x1544\n#define mmCRTCV1_CRTCV_EXT_TIMING_SYNC_CONTROL_BASE_IDX                                                2\n#define mmCRTCV1_CRTCV_EXT_TIMING_SYNC_WINDOW_START                                                    0x1545\n#define mmCRTCV1_CRTCV_EXT_TIMING_SYNC_WINDOW_START_BASE_IDX                                           2\n#define mmCRTCV1_CRTCV_EXT_TIMING_SYNC_WINDOW_END                                                      0x1546\n#define mmCRTCV1_CRTCV_EXT_TIMING_SYNC_WINDOW_END_BASE_IDX                                             2\n#define mmCRTCV1_CRTCV_EXT_TIMING_SYNC_LOSS_INTERRUPT_CONTROL                                          0x1547\n#define mmCRTCV1_CRTCV_EXT_TIMING_SYNC_LOSS_INTERRUPT_CONTROL_BASE_IDX                                 2\n#define mmCRTCV1_CRTCV_EXT_TIMING_SYNC_INTERRUPT_CONTROL                                               0x1548\n#define mmCRTCV1_CRTCV_EXT_TIMING_SYNC_INTERRUPT_CONTROL_BASE_IDX                                      2\n#define mmCRTCV1_CRTCV_EXT_TIMING_SYNC_SIGNAL_INTERRUPT_CONTROL                                        0x1549\n#define mmCRTCV1_CRTCV_EXT_TIMING_SYNC_SIGNAL_INTERRUPT_CONTROL_BASE_IDX                               2\n#define mmCRTCV1_CRTCV_STATIC_SCREEN_CONTROL                                                           0x154a\n#define mmCRTCV1_CRTCV_STATIC_SCREEN_CONTROL_BASE_IDX                                                  2\n#define mmCRTCV1_CRTCV_3D_STRUCTURE_CONTROL                                                            0x154b\n#define mmCRTCV1_CRTCV_3D_STRUCTURE_CONTROL_BASE_IDX                                                   2\n#define mmCRTCV1_CRTCV_GSL_VSYNC_GAP                                                                   0x154c\n#define mmCRTCV1_CRTCV_GSL_VSYNC_GAP_BASE_IDX                                                          2\n#define mmCRTCV1_CRTCV_GSL_WINDOW                                                                      0x154d\n#define mmCRTCV1_CRTCV_GSL_WINDOW_BASE_IDX                                                             2\n#define mmCRTCV1_CRTCV_GSL_CONTROL                                                                     0x154e\n#define mmCRTCV1_CRTCV_GSL_CONTROL_BASE_IDX                                                            2\n\n\n\n\n#define mmHPD0_DC_HPD_INT_STATUS                                                                       0x1600\n#define mmHPD0_DC_HPD_INT_STATUS_BASE_IDX                                                              2\n#define mmHPD0_DC_HPD_INT_CONTROL                                                                      0x1601\n#define mmHPD0_DC_HPD_INT_CONTROL_BASE_IDX                                                             2\n#define mmHPD0_DC_HPD_CONTROL                                                                          0x1602\n#define mmHPD0_DC_HPD_CONTROL_BASE_IDX                                                                 2\n#define mmHPD0_DC_HPD_FAST_TRAIN_CNTL                                                                  0x1603\n#define mmHPD0_DC_HPD_FAST_TRAIN_CNTL_BASE_IDX                                                         2\n#define mmHPD0_DC_HPD_TOGGLE_FILT_CNTL                                                                 0x1604\n#define mmHPD0_DC_HPD_TOGGLE_FILT_CNTL_BASE_IDX                                                        2\n\n\n\n\n#define mmHPD1_DC_HPD_INT_STATUS                                                                       0x1608\n#define mmHPD1_DC_HPD_INT_STATUS_BASE_IDX                                                              2\n#define mmHPD1_DC_HPD_INT_CONTROL                                                                      0x1609\n#define mmHPD1_DC_HPD_INT_CONTROL_BASE_IDX                                                             2\n#define mmHPD1_DC_HPD_CONTROL                                                                          0x160a\n#define mmHPD1_DC_HPD_CONTROL_BASE_IDX                                                                 2\n#define mmHPD1_DC_HPD_FAST_TRAIN_CNTL                                                                  0x160b\n#define mmHPD1_DC_HPD_FAST_TRAIN_CNTL_BASE_IDX                                                         2\n#define mmHPD1_DC_HPD_TOGGLE_FILT_CNTL                                                                 0x160c\n#define mmHPD1_DC_HPD_TOGGLE_FILT_CNTL_BASE_IDX                                                        2\n\n\n\n\n#define mmHPD2_DC_HPD_INT_STATUS                                                                       0x1610\n#define mmHPD2_DC_HPD_INT_STATUS_BASE_IDX                                                              2\n#define mmHPD2_DC_HPD_INT_CONTROL                                                                      0x1611\n#define mmHPD2_DC_HPD_INT_CONTROL_BASE_IDX                                                             2\n#define mmHPD2_DC_HPD_CONTROL                                                                          0x1612\n#define mmHPD2_DC_HPD_CONTROL_BASE_IDX                                                                 2\n#define mmHPD2_DC_HPD_FAST_TRAIN_CNTL                                                                  0x1613\n#define mmHPD2_DC_HPD_FAST_TRAIN_CNTL_BASE_IDX                                                         2\n#define mmHPD2_DC_HPD_TOGGLE_FILT_CNTL                                                                 0x1614\n#define mmHPD2_DC_HPD_TOGGLE_FILT_CNTL_BASE_IDX                                                        2\n\n\n\n\n#define mmHPD3_DC_HPD_INT_STATUS                                                                       0x1618\n#define mmHPD3_DC_HPD_INT_STATUS_BASE_IDX                                                              2\n#define mmHPD3_DC_HPD_INT_CONTROL                                                                      0x1619\n#define mmHPD3_DC_HPD_INT_CONTROL_BASE_IDX                                                             2\n#define mmHPD3_DC_HPD_CONTROL                                                                          0x161a\n#define mmHPD3_DC_HPD_CONTROL_BASE_IDX                                                                 2\n#define mmHPD3_DC_HPD_FAST_TRAIN_CNTL                                                                  0x161b\n#define mmHPD3_DC_HPD_FAST_TRAIN_CNTL_BASE_IDX                                                         2\n#define mmHPD3_DC_HPD_TOGGLE_FILT_CNTL                                                                 0x161c\n#define mmHPD3_DC_HPD_TOGGLE_FILT_CNTL_BASE_IDX                                                        2\n\n\n\n\n#define mmHPD4_DC_HPD_INT_STATUS                                                                       0x1620\n#define mmHPD4_DC_HPD_INT_STATUS_BASE_IDX                                                              2\n#define mmHPD4_DC_HPD_INT_CONTROL                                                                      0x1621\n#define mmHPD4_DC_HPD_INT_CONTROL_BASE_IDX                                                             2\n#define mmHPD4_DC_HPD_CONTROL                                                                          0x1622\n#define mmHPD4_DC_HPD_CONTROL_BASE_IDX                                                                 2\n#define mmHPD4_DC_HPD_FAST_TRAIN_CNTL                                                                  0x1623\n#define mmHPD4_DC_HPD_FAST_TRAIN_CNTL_BASE_IDX                                                         2\n#define mmHPD4_DC_HPD_TOGGLE_FILT_CNTL                                                                 0x1624\n#define mmHPD4_DC_HPD_TOGGLE_FILT_CNTL_BASE_IDX                                                        2\n\n\n\n\n#define mmHPD5_DC_HPD_INT_STATUS                                                                       0x1628\n#define mmHPD5_DC_HPD_INT_STATUS_BASE_IDX                                                              2\n#define mmHPD5_DC_HPD_INT_CONTROL                                                                      0x1629\n#define mmHPD5_DC_HPD_INT_CONTROL_BASE_IDX                                                             2\n#define mmHPD5_DC_HPD_CONTROL                                                                          0x162a\n#define mmHPD5_DC_HPD_CONTROL_BASE_IDX                                                                 2\n#define mmHPD5_DC_HPD_FAST_TRAIN_CNTL                                                                  0x162b\n#define mmHPD5_DC_HPD_FAST_TRAIN_CNTL_BASE_IDX                                                         2\n#define mmHPD5_DC_HPD_TOGGLE_FILT_CNTL                                                                 0x162c\n#define mmHPD5_DC_HPD_TOGGLE_FILT_CNTL_BASE_IDX                                                        2\n\n\n\n\n#define mmDC_PERFMON2_PERFCOUNTER_CNTL                                                                 0x1630\n#define mmDC_PERFMON2_PERFCOUNTER_CNTL_BASE_IDX                                                        2\n#define mmDC_PERFMON2_PERFCOUNTER_CNTL2                                                                0x1631\n#define mmDC_PERFMON2_PERFCOUNTER_CNTL2_BASE_IDX                                                       2\n#define mmDC_PERFMON2_PERFCOUNTER_STATE                                                                0x1632\n#define mmDC_PERFMON2_PERFCOUNTER_STATE_BASE_IDX                                                       2\n#define mmDC_PERFMON2_PERFMON_CNTL                                                                     0x1633\n#define mmDC_PERFMON2_PERFMON_CNTL_BASE_IDX                                                            2\n#define mmDC_PERFMON2_PERFMON_CNTL2                                                                    0x1634\n#define mmDC_PERFMON2_PERFMON_CNTL2_BASE_IDX                                                           2\n#define mmDC_PERFMON2_PERFMON_CVALUE_INT_MISC                                                          0x1635\n#define mmDC_PERFMON2_PERFMON_CVALUE_INT_MISC_BASE_IDX                                                 2\n#define mmDC_PERFMON2_PERFMON_CVALUE_LOW                                                               0x1636\n#define mmDC_PERFMON2_PERFMON_CVALUE_LOW_BASE_IDX                                                      2\n#define mmDC_PERFMON2_PERFMON_HI                                                                       0x1637\n#define mmDC_PERFMON2_PERFMON_HI_BASE_IDX                                                              2\n#define mmDC_PERFMON2_PERFMON_LOW                                                                      0x1638\n#define mmDC_PERFMON2_PERFMON_LOW_BASE_IDX                                                             2\n\n\n\n\n#define mmDP_AUX0_AUX_CONTROL                                                                          0x1766\n#define mmDP_AUX0_AUX_CONTROL_BASE_IDX                                                                 2\n#define mmDP_AUX0_AUX_SW_CONTROL                                                                       0x1767\n#define mmDP_AUX0_AUX_SW_CONTROL_BASE_IDX                                                              2\n#define mmDP_AUX0_AUX_ARB_CONTROL                                                                      0x1768\n#define mmDP_AUX0_AUX_ARB_CONTROL_BASE_IDX                                                             2\n#define mmDP_AUX0_AUX_INTERRUPT_CONTROL                                                                0x1769\n#define mmDP_AUX0_AUX_INTERRUPT_CONTROL_BASE_IDX                                                       2\n#define mmDP_AUX0_AUX_SW_STATUS                                                                        0x176a\n#define mmDP_AUX0_AUX_SW_STATUS_BASE_IDX                                                               2\n#define mmDP_AUX0_AUX_LS_STATUS                                                                        0x176b\n#define mmDP_AUX0_AUX_LS_STATUS_BASE_IDX                                                               2\n#define mmDP_AUX0_AUX_SW_DATA                                                                          0x176c\n#define mmDP_AUX0_AUX_SW_DATA_BASE_IDX                                                                 2\n#define mmDP_AUX0_AUX_LS_DATA                                                                          0x176d\n#define mmDP_AUX0_AUX_LS_DATA_BASE_IDX                                                                 2\n#define mmDP_AUX0_AUX_DPHY_TX_REF_CONTROL                                                              0x176e\n#define mmDP_AUX0_AUX_DPHY_TX_REF_CONTROL_BASE_IDX                                                     2\n#define mmDP_AUX0_AUX_DPHY_TX_CONTROL                                                                  0x176f\n#define mmDP_AUX0_AUX_DPHY_TX_CONTROL_BASE_IDX                                                         2\n#define mmDP_AUX0_AUX_DPHY_RX_CONTROL0                                                                 0x1770\n#define mmDP_AUX0_AUX_DPHY_RX_CONTROL0_BASE_IDX                                                        2\n#define mmDP_AUX0_AUX_DPHY_RX_CONTROL1                                                                 0x1771\n#define mmDP_AUX0_AUX_DPHY_RX_CONTROL1_BASE_IDX                                                        2\n#define mmDP_AUX0_AUX_DPHY_TX_STATUS                                                                   0x1772\n#define mmDP_AUX0_AUX_DPHY_TX_STATUS_BASE_IDX                                                          2\n#define mmDP_AUX0_AUX_DPHY_RX_STATUS                                                                   0x1773\n#define mmDP_AUX0_AUX_DPHY_RX_STATUS_BASE_IDX                                                          2\n#define mmDP_AUX0_AUX_GTC_SYNC_ERROR_CONTROL                                                           0x1775\n#define mmDP_AUX0_AUX_GTC_SYNC_ERROR_CONTROL_BASE_IDX                                                  2\n#define mmDP_AUX0_AUX_GTC_SYNC_CONTROLLER_STATUS                                                       0x1776\n#define mmDP_AUX0_AUX_GTC_SYNC_CONTROLLER_STATUS_BASE_IDX                                              2\n#define mmDP_AUX0_AUX_GTC_SYNC_STATUS                                                                  0x1777\n#define mmDP_AUX0_AUX_GTC_SYNC_STATUS_BASE_IDX                                                         2\n\n\n\n\n#define mmDP_AUX1_AUX_CONTROL                                                                          0x1782\n#define mmDP_AUX1_AUX_CONTROL_BASE_IDX                                                                 2\n#define mmDP_AUX1_AUX_SW_CONTROL                                                                       0x1783\n#define mmDP_AUX1_AUX_SW_CONTROL_BASE_IDX                                                              2\n#define mmDP_AUX1_AUX_ARB_CONTROL                                                                      0x1784\n#define mmDP_AUX1_AUX_ARB_CONTROL_BASE_IDX                                                             2\n#define mmDP_AUX1_AUX_INTERRUPT_CONTROL                                                                0x1785\n#define mmDP_AUX1_AUX_INTERRUPT_CONTROL_BASE_IDX                                                       2\n#define mmDP_AUX1_AUX_SW_STATUS                                                                        0x1786\n#define mmDP_AUX1_AUX_SW_STATUS_BASE_IDX                                                               2\n#define mmDP_AUX1_AUX_LS_STATUS                                                                        0x1787\n#define mmDP_AUX1_AUX_LS_STATUS_BASE_IDX                                                               2\n#define mmDP_AUX1_AUX_SW_DATA                                                                          0x1788\n#define mmDP_AUX1_AUX_SW_DATA_BASE_IDX                                                                 2\n#define mmDP_AUX1_AUX_LS_DATA                                                                          0x1789\n#define mmDP_AUX1_AUX_LS_DATA_BASE_IDX                                                                 2\n#define mmDP_AUX1_AUX_DPHY_TX_REF_CONTROL                                                              0x178a\n#define mmDP_AUX1_AUX_DPHY_TX_REF_CONTROL_BASE_IDX                                                     2\n#define mmDP_AUX1_AUX_DPHY_TX_CONTROL                                                                  0x178b\n#define mmDP_AUX1_AUX_DPHY_TX_CONTROL_BASE_IDX                                                         2\n#define mmDP_AUX1_AUX_DPHY_RX_CONTROL0                                                                 0x178c\n#define mmDP_AUX1_AUX_DPHY_RX_CONTROL0_BASE_IDX                                                        2\n#define mmDP_AUX1_AUX_DPHY_RX_CONTROL1                                                                 0x178d\n#define mmDP_AUX1_AUX_DPHY_RX_CONTROL1_BASE_IDX                                                        2\n#define mmDP_AUX1_AUX_DPHY_TX_STATUS                                                                   0x178e\n#define mmDP_AUX1_AUX_DPHY_TX_STATUS_BASE_IDX                                                          2\n#define mmDP_AUX1_AUX_DPHY_RX_STATUS                                                                   0x178f\n#define mmDP_AUX1_AUX_DPHY_RX_STATUS_BASE_IDX                                                          2\n#define mmDP_AUX1_AUX_GTC_SYNC_ERROR_CONTROL                                                           0x1791\n#define mmDP_AUX1_AUX_GTC_SYNC_ERROR_CONTROL_BASE_IDX                                                  2\n#define mmDP_AUX1_AUX_GTC_SYNC_CONTROLLER_STATUS                                                       0x1792\n#define mmDP_AUX1_AUX_GTC_SYNC_CONTROLLER_STATUS_BASE_IDX                                              2\n#define mmDP_AUX1_AUX_GTC_SYNC_STATUS                                                                  0x1793\n#define mmDP_AUX1_AUX_GTC_SYNC_STATUS_BASE_IDX                                                         2\n\n\n\n\n#define mmDP_AUX2_AUX_CONTROL                                                                          0x179e\n#define mmDP_AUX2_AUX_CONTROL_BASE_IDX                                                                 2\n#define mmDP_AUX2_AUX_SW_CONTROL                                                                       0x179f\n#define mmDP_AUX2_AUX_SW_CONTROL_BASE_IDX                                                              2\n#define mmDP_AUX2_AUX_ARB_CONTROL                                                                      0x17a0\n#define mmDP_AUX2_AUX_ARB_CONTROL_BASE_IDX                                                             2\n#define mmDP_AUX2_AUX_INTERRUPT_CONTROL                                                                0x17a1\n#define mmDP_AUX2_AUX_INTERRUPT_CONTROL_BASE_IDX                                                       2\n#define mmDP_AUX2_AUX_SW_STATUS                                                                        0x17a2\n#define mmDP_AUX2_AUX_SW_STATUS_BASE_IDX                                                               2\n#define mmDP_AUX2_AUX_LS_STATUS                                                                        0x17a3\n#define mmDP_AUX2_AUX_LS_STATUS_BASE_IDX                                                               2\n#define mmDP_AUX2_AUX_SW_DATA                                                                          0x17a4\n#define mmDP_AUX2_AUX_SW_DATA_BASE_IDX                                                                 2\n#define mmDP_AUX2_AUX_LS_DATA                                                                          0x17a5\n#define mmDP_AUX2_AUX_LS_DATA_BASE_IDX                                                                 2\n#define mmDP_AUX2_AUX_DPHY_TX_REF_CONTROL                                                              0x17a6\n#define mmDP_AUX2_AUX_DPHY_TX_REF_CONTROL_BASE_IDX                                                     2\n#define mmDP_AUX2_AUX_DPHY_TX_CONTROL                                                                  0x17a7\n#define mmDP_AUX2_AUX_DPHY_TX_CONTROL_BASE_IDX                                                         2\n#define mmDP_AUX2_AUX_DPHY_RX_CONTROL0                                                                 0x17a8\n#define mmDP_AUX2_AUX_DPHY_RX_CONTROL0_BASE_IDX                                                        2\n#define mmDP_AUX2_AUX_DPHY_RX_CONTROL1                                                                 0x17a9\n#define mmDP_AUX2_AUX_DPHY_RX_CONTROL1_BASE_IDX                                                        2\n#define mmDP_AUX2_AUX_DPHY_TX_STATUS                                                                   0x17aa\n#define mmDP_AUX2_AUX_DPHY_TX_STATUS_BASE_IDX                                                          2\n#define mmDP_AUX2_AUX_DPHY_RX_STATUS                                                                   0x17ab\n#define mmDP_AUX2_AUX_DPHY_RX_STATUS_BASE_IDX                                                          2\n#define mmDP_AUX2_AUX_GTC_SYNC_ERROR_CONTROL                                                           0x17ad\n#define mmDP_AUX2_AUX_GTC_SYNC_ERROR_CONTROL_BASE_IDX                                                  2\n#define mmDP_AUX2_AUX_GTC_SYNC_CONTROLLER_STATUS                                                       0x17ae\n#define mmDP_AUX2_AUX_GTC_SYNC_CONTROLLER_STATUS_BASE_IDX                                              2\n#define mmDP_AUX2_AUX_GTC_SYNC_STATUS                                                                  0x17af\n#define mmDP_AUX2_AUX_GTC_SYNC_STATUS_BASE_IDX                                                         2\n\n\n\n\n#define mmDP_AUX3_AUX_CONTROL                                                                          0x17ba\n#define mmDP_AUX3_AUX_CONTROL_BASE_IDX                                                                 2\n#define mmDP_AUX3_AUX_SW_CONTROL                                                                       0x17bb\n#define mmDP_AUX3_AUX_SW_CONTROL_BASE_IDX                                                              2\n#define mmDP_AUX3_AUX_ARB_CONTROL                                                                      0x17bc\n#define mmDP_AUX3_AUX_ARB_CONTROL_BASE_IDX                                                             2\n#define mmDP_AUX3_AUX_INTERRUPT_CONTROL                                                                0x17bd\n#define mmDP_AUX3_AUX_INTERRUPT_CONTROL_BASE_IDX                                                       2\n#define mmDP_AUX3_AUX_SW_STATUS                                                                        0x17be\n#define mmDP_AUX3_AUX_SW_STATUS_BASE_IDX                                                               2\n#define mmDP_AUX3_AUX_LS_STATUS                                                                        0x17bf\n#define mmDP_AUX3_AUX_LS_STATUS_BASE_IDX                                                               2\n#define mmDP_AUX3_AUX_SW_DATA                                                                          0x17c0\n#define mmDP_AUX3_AUX_SW_DATA_BASE_IDX                                                                 2\n#define mmDP_AUX3_AUX_LS_DATA                                                                          0x17c1\n#define mmDP_AUX3_AUX_LS_DATA_BASE_IDX                                                                 2\n#define mmDP_AUX3_AUX_DPHY_TX_REF_CONTROL                                                              0x17c2\n#define mmDP_AUX3_AUX_DPHY_TX_REF_CONTROL_BASE_IDX                                                     2\n#define mmDP_AUX3_AUX_DPHY_TX_CONTROL                                                                  0x17c3\n#define mmDP_AUX3_AUX_DPHY_TX_CONTROL_BASE_IDX                                                         2\n#define mmDP_AUX3_AUX_DPHY_RX_CONTROL0                                                                 0x17c4\n#define mmDP_AUX3_AUX_DPHY_RX_CONTROL0_BASE_IDX                                                        2\n#define mmDP_AUX3_AUX_DPHY_RX_CONTROL1                                                                 0x17c5\n#define mmDP_AUX3_AUX_DPHY_RX_CONTROL1_BASE_IDX                                                        2\n#define mmDP_AUX3_AUX_DPHY_TX_STATUS                                                                   0x17c6\n#define mmDP_AUX3_AUX_DPHY_TX_STATUS_BASE_IDX                                                          2\n#define mmDP_AUX3_AUX_DPHY_RX_STATUS                                                                   0x17c7\n#define mmDP_AUX3_AUX_DPHY_RX_STATUS_BASE_IDX                                                          2\n#define mmDP_AUX3_AUX_GTC_SYNC_ERROR_CONTROL                                                           0x17c9\n#define mmDP_AUX3_AUX_GTC_SYNC_ERROR_CONTROL_BASE_IDX                                                  2\n#define mmDP_AUX3_AUX_GTC_SYNC_CONTROLLER_STATUS                                                       0x17ca\n#define mmDP_AUX3_AUX_GTC_SYNC_CONTROLLER_STATUS_BASE_IDX                                              2\n#define mmDP_AUX3_AUX_GTC_SYNC_STATUS                                                                  0x17cb\n#define mmDP_AUX3_AUX_GTC_SYNC_STATUS_BASE_IDX                                                         2\n\n\n\n\n#define mmDP_AUX4_AUX_CONTROL                                                                          0x17d6\n#define mmDP_AUX4_AUX_CONTROL_BASE_IDX                                                                 2\n#define mmDP_AUX4_AUX_SW_CONTROL                                                                       0x17d7\n#define mmDP_AUX4_AUX_SW_CONTROL_BASE_IDX                                                              2\n#define mmDP_AUX4_AUX_ARB_CONTROL                                                                      0x17d8\n#define mmDP_AUX4_AUX_ARB_CONTROL_BASE_IDX                                                             2\n#define mmDP_AUX4_AUX_INTERRUPT_CONTROL                                                                0x17d9\n#define mmDP_AUX4_AUX_INTERRUPT_CONTROL_BASE_IDX                                                       2\n#define mmDP_AUX4_AUX_SW_STATUS                                                                        0x17da\n#define mmDP_AUX4_AUX_SW_STATUS_BASE_IDX                                                               2\n#define mmDP_AUX4_AUX_LS_STATUS                                                                        0x17db\n#define mmDP_AUX4_AUX_LS_STATUS_BASE_IDX                                                               2\n#define mmDP_AUX4_AUX_SW_DATA                                                                          0x17dc\n#define mmDP_AUX4_AUX_SW_DATA_BASE_IDX                                                                 2\n#define mmDP_AUX4_AUX_LS_DATA                                                                          0x17dd\n#define mmDP_AUX4_AUX_LS_DATA_BASE_IDX                                                                 2\n#define mmDP_AUX4_AUX_DPHY_TX_REF_CONTROL                                                              0x17de\n#define mmDP_AUX4_AUX_DPHY_TX_REF_CONTROL_BASE_IDX                                                     2\n#define mmDP_AUX4_AUX_DPHY_TX_CONTROL                                                                  0x17df\n#define mmDP_AUX4_AUX_DPHY_TX_CONTROL_BASE_IDX                                                         2\n#define mmDP_AUX4_AUX_DPHY_RX_CONTROL0                                                                 0x17e0\n#define mmDP_AUX4_AUX_DPHY_RX_CONTROL0_BASE_IDX                                                        2\n#define mmDP_AUX4_AUX_DPHY_RX_CONTROL1                                                                 0x17e1\n#define mmDP_AUX4_AUX_DPHY_RX_CONTROL1_BASE_IDX                                                        2\n#define mmDP_AUX4_AUX_DPHY_TX_STATUS                                                                   0x17e2\n#define mmDP_AUX4_AUX_DPHY_TX_STATUS_BASE_IDX                                                          2\n#define mmDP_AUX4_AUX_DPHY_RX_STATUS                                                                   0x17e3\n#define mmDP_AUX4_AUX_DPHY_RX_STATUS_BASE_IDX                                                          2\n#define mmDP_AUX4_AUX_GTC_SYNC_ERROR_CONTROL                                                           0x17e5\n#define mmDP_AUX4_AUX_GTC_SYNC_ERROR_CONTROL_BASE_IDX                                                  2\n#define mmDP_AUX4_AUX_GTC_SYNC_CONTROLLER_STATUS                                                       0x17e6\n#define mmDP_AUX4_AUX_GTC_SYNC_CONTROLLER_STATUS_BASE_IDX                                              2\n#define mmDP_AUX4_AUX_GTC_SYNC_STATUS                                                                  0x17e7\n#define mmDP_AUX4_AUX_GTC_SYNC_STATUS_BASE_IDX                                                         2\n\n\n\n\n#define mmDP_AUX5_AUX_CONTROL                                                                          0x17f2\n#define mmDP_AUX5_AUX_CONTROL_BASE_IDX                                                                 2\n#define mmDP_AUX5_AUX_SW_CONTROL                                                                       0x17f3\n#define mmDP_AUX5_AUX_SW_CONTROL_BASE_IDX                                                              2\n#define mmDP_AUX5_AUX_ARB_CONTROL                                                                      0x17f4\n#define mmDP_AUX5_AUX_ARB_CONTROL_BASE_IDX                                                             2\n#define mmDP_AUX5_AUX_INTERRUPT_CONTROL                                                                0x17f5\n#define mmDP_AUX5_AUX_INTERRUPT_CONTROL_BASE_IDX                                                       2\n#define mmDP_AUX5_AUX_SW_STATUS                                                                        0x17f6\n#define mmDP_AUX5_AUX_SW_STATUS_BASE_IDX                                                               2\n#define mmDP_AUX5_AUX_LS_STATUS                                                                        0x17f7\n#define mmDP_AUX5_AUX_LS_STATUS_BASE_IDX                                                               2\n#define mmDP_AUX5_AUX_SW_DATA                                                                          0x17f8\n#define mmDP_AUX5_AUX_SW_DATA_BASE_IDX                                                                 2\n#define mmDP_AUX5_AUX_LS_DATA                                                                          0x17f9\n#define mmDP_AUX5_AUX_LS_DATA_BASE_IDX                                                                 2\n#define mmDP_AUX5_AUX_DPHY_TX_REF_CONTROL                                                              0x17fa\n#define mmDP_AUX5_AUX_DPHY_TX_REF_CONTROL_BASE_IDX                                                     2\n#define mmDP_AUX5_AUX_DPHY_TX_CONTROL                                                                  0x17fb\n#define mmDP_AUX5_AUX_DPHY_TX_CONTROL_BASE_IDX                                                         2\n#define mmDP_AUX5_AUX_DPHY_RX_CONTROL0                                                                 0x17fc\n#define mmDP_AUX5_AUX_DPHY_RX_CONTROL0_BASE_IDX                                                        2\n#define mmDP_AUX5_AUX_DPHY_RX_CONTROL1                                                                 0x17fd\n#define mmDP_AUX5_AUX_DPHY_RX_CONTROL1_BASE_IDX                                                        2\n#define mmDP_AUX5_AUX_DPHY_TX_STATUS                                                                   0x17fe\n#define mmDP_AUX5_AUX_DPHY_TX_STATUS_BASE_IDX                                                          2\n#define mmDP_AUX5_AUX_DPHY_RX_STATUS                                                                   0x17ff\n#define mmDP_AUX5_AUX_DPHY_RX_STATUS_BASE_IDX                                                          2\n#define mmDP_AUX5_AUX_GTC_SYNC_ERROR_CONTROL                                                           0x1801\n#define mmDP_AUX5_AUX_GTC_SYNC_ERROR_CONTROL_BASE_IDX                                                  2\n#define mmDP_AUX5_AUX_GTC_SYNC_CONTROLLER_STATUS                                                       0x1802\n#define mmDP_AUX5_AUX_GTC_SYNC_CONTROLLER_STATUS_BASE_IDX                                              2\n#define mmDP_AUX5_AUX_GTC_SYNC_STATUS                                                                  0x1803\n#define mmDP_AUX5_AUX_GTC_SYNC_STATUS_BASE_IDX                                                         2\n\n\n\n\n#define mmDIG0_DIG_FE_CNTL                                                                             0x187e\n#define mmDIG0_DIG_FE_CNTL_BASE_IDX                                                                    2\n#define mmDIG0_DIG_OUTPUT_CRC_CNTL                                                                     0x187f\n#define mmDIG0_DIG_OUTPUT_CRC_CNTL_BASE_IDX                                                            2\n#define mmDIG0_DIG_OUTPUT_CRC_RESULT                                                                   0x1880\n#define mmDIG0_DIG_OUTPUT_CRC_RESULT_BASE_IDX                                                          2\n#define mmDIG0_DIG_CLOCK_PATTERN                                                                       0x1881\n#define mmDIG0_DIG_CLOCK_PATTERN_BASE_IDX                                                              2\n#define mmDIG0_DIG_TEST_PATTERN                                                                        0x1882\n#define mmDIG0_DIG_TEST_PATTERN_BASE_IDX                                                               2\n#define mmDIG0_DIG_RANDOM_PATTERN_SEED                                                                 0x1883\n#define mmDIG0_DIG_RANDOM_PATTERN_SEED_BASE_IDX                                                        2\n#define mmDIG0_DIG_FIFO_STATUS                                                                         0x1884\n#define mmDIG0_DIG_FIFO_STATUS_BASE_IDX                                                                2\n#define mmDIG0_HDMI_CONTROL                                                                            0x1887\n#define mmDIG0_HDMI_CONTROL_BASE_IDX                                                                   2\n#define mmDIG0_HDMI_STATUS                                                                             0x1888\n#define mmDIG0_HDMI_STATUS_BASE_IDX                                                                    2\n#define mmDIG0_HDMI_AUDIO_PACKET_CONTROL                                                               0x1889\n#define mmDIG0_HDMI_AUDIO_PACKET_CONTROL_BASE_IDX                                                      2\n#define mmDIG0_HDMI_ACR_PACKET_CONTROL                                                                 0x188a\n#define mmDIG0_HDMI_ACR_PACKET_CONTROL_BASE_IDX                                                        2\n#define mmDIG0_HDMI_VBI_PACKET_CONTROL                                                                 0x188b\n#define mmDIG0_HDMI_VBI_PACKET_CONTROL_BASE_IDX                                                        2\n#define mmDIG0_HDMI_INFOFRAME_CONTROL0                                                                 0x188c\n#define mmDIG0_HDMI_INFOFRAME_CONTROL0_BASE_IDX                                                        2\n#define mmDIG0_HDMI_INFOFRAME_CONTROL1                                                                 0x188d\n#define mmDIG0_HDMI_INFOFRAME_CONTROL1_BASE_IDX                                                        2\n#define mmDIG0_HDMI_GENERIC_PACKET_CONTROL0                                                            0x188e\n#define mmDIG0_HDMI_GENERIC_PACKET_CONTROL0_BASE_IDX                                                   2\n#define mmDIG0_AFMT_INTERRUPT_STATUS                                                                   0x188f\n#define mmDIG0_AFMT_INTERRUPT_STATUS_BASE_IDX                                                          2\n#define mmDIG0_HDMI_GC                                                                                 0x1891\n#define mmDIG0_HDMI_GC_BASE_IDX                                                                        2\n#define mmDIG0_AFMT_AUDIO_PACKET_CONTROL2                                                              0x1892\n#define mmDIG0_AFMT_AUDIO_PACKET_CONTROL2_BASE_IDX                                                     2\n#define mmDIG0_AFMT_ISRC1_0                                                                            0x1893\n#define mmDIG0_AFMT_ISRC1_0_BASE_IDX                                                                   2\n#define mmDIG0_AFMT_ISRC1_1                                                                            0x1894\n#define mmDIG0_AFMT_ISRC1_1_BASE_IDX                                                                   2\n#define mmDIG0_AFMT_ISRC1_2                                                                            0x1895\n#define mmDIG0_AFMT_ISRC1_2_BASE_IDX                                                                   2\n#define mmDIG0_AFMT_ISRC1_3                                                                            0x1896\n#define mmDIG0_AFMT_ISRC1_3_BASE_IDX                                                                   2\n#define mmDIG0_AFMT_ISRC1_4                                                                            0x1897\n#define mmDIG0_AFMT_ISRC1_4_BASE_IDX                                                                   2\n#define mmDIG0_AFMT_ISRC2_0                                                                            0x1898\n#define mmDIG0_AFMT_ISRC2_0_BASE_IDX                                                                   2\n#define mmDIG0_AFMT_ISRC2_1                                                                            0x1899\n#define mmDIG0_AFMT_ISRC2_1_BASE_IDX                                                                   2\n#define mmDIG0_AFMT_ISRC2_2                                                                            0x189a\n#define mmDIG0_AFMT_ISRC2_2_BASE_IDX                                                                   2\n#define mmDIG0_AFMT_ISRC2_3                                                                            0x189b\n#define mmDIG0_AFMT_ISRC2_3_BASE_IDX                                                                   2\n#define mmDIG0_AFMT_AVI_INFO0                                                                          0x189c\n#define mmDIG0_AFMT_AVI_INFO0_BASE_IDX                                                                 2\n#define mmDIG0_AFMT_AVI_INFO1                                                                          0x189d\n#define mmDIG0_AFMT_AVI_INFO1_BASE_IDX                                                                 2\n#define mmDIG0_AFMT_AVI_INFO2                                                                          0x189e\n#define mmDIG0_AFMT_AVI_INFO2_BASE_IDX                                                                 2\n#define mmDIG0_AFMT_AVI_INFO3                                                                          0x189f\n#define mmDIG0_AFMT_AVI_INFO3_BASE_IDX                                                                 2\n#define mmDIG0_AFMT_MPEG_INFO0                                                                         0x18a0\n#define mmDIG0_AFMT_MPEG_INFO0_BASE_IDX                                                                2\n#define mmDIG0_AFMT_MPEG_INFO1                                                                         0x18a1\n#define mmDIG0_AFMT_MPEG_INFO1_BASE_IDX                                                                2\n#define mmDIG0_AFMT_GENERIC_HDR                                                                        0x18a2\n#define mmDIG0_AFMT_GENERIC_HDR_BASE_IDX                                                               2\n#define mmDIG0_AFMT_GENERIC_0                                                                          0x18a3\n#define mmDIG0_AFMT_GENERIC_0_BASE_IDX                                                                 2\n#define mmDIG0_AFMT_GENERIC_1                                                                          0x18a4\n#define mmDIG0_AFMT_GENERIC_1_BASE_IDX                                                                 2\n#define mmDIG0_AFMT_GENERIC_2                                                                          0x18a5\n#define mmDIG0_AFMT_GENERIC_2_BASE_IDX                                                                 2\n#define mmDIG0_AFMT_GENERIC_3                                                                          0x18a6\n#define mmDIG0_AFMT_GENERIC_3_BASE_IDX                                                                 2\n#define mmDIG0_AFMT_GENERIC_4                                                                          0x18a7\n#define mmDIG0_AFMT_GENERIC_4_BASE_IDX                                                                 2\n#define mmDIG0_AFMT_GENERIC_5                                                                          0x18a8\n#define mmDIG0_AFMT_GENERIC_5_BASE_IDX                                                                 2\n#define mmDIG0_AFMT_GENERIC_6                                                                          0x18a9\n#define mmDIG0_AFMT_GENERIC_6_BASE_IDX                                                                 2\n#define mmDIG0_AFMT_GENERIC_7                                                                          0x18aa\n#define mmDIG0_AFMT_GENERIC_7_BASE_IDX                                                                 2\n#define mmDIG0_HDMI_GENERIC_PACKET_CONTROL1                                                            0x18ab\n#define mmDIG0_HDMI_GENERIC_PACKET_CONTROL1_BASE_IDX                                                   2\n#define mmDIG0_HDMI_ACR_32_0                                                                           0x18ac\n#define mmDIG0_HDMI_ACR_32_0_BASE_IDX                                                                  2\n#define mmDIG0_HDMI_ACR_32_1                                                                           0x18ad\n#define mmDIG0_HDMI_ACR_32_1_BASE_IDX                                                                  2\n#define mmDIG0_HDMI_ACR_44_0                                                                           0x18ae\n#define mmDIG0_HDMI_ACR_44_0_BASE_IDX                                                                  2\n#define mmDIG0_HDMI_ACR_44_1                                                                           0x18af\n#define mmDIG0_HDMI_ACR_44_1_BASE_IDX                                                                  2\n#define mmDIG0_HDMI_ACR_48_0                                                                           0x18b0\n#define mmDIG0_HDMI_ACR_48_0_BASE_IDX                                                                  2\n#define mmDIG0_HDMI_ACR_48_1                                                                           0x18b1\n#define mmDIG0_HDMI_ACR_48_1_BASE_IDX                                                                  2\n#define mmDIG0_HDMI_ACR_STATUS_0                                                                       0x18b2\n#define mmDIG0_HDMI_ACR_STATUS_0_BASE_IDX                                                              2\n#define mmDIG0_HDMI_ACR_STATUS_1                                                                       0x18b3\n#define mmDIG0_HDMI_ACR_STATUS_1_BASE_IDX                                                              2\n#define mmDIG0_AFMT_AUDIO_INFO0                                                                        0x18b4\n#define mmDIG0_AFMT_AUDIO_INFO0_BASE_IDX                                                               2\n#define mmDIG0_AFMT_AUDIO_INFO1                                                                        0x18b5\n#define mmDIG0_AFMT_AUDIO_INFO1_BASE_IDX                                                               2\n#define mmDIG0_AFMT_60958_0                                                                            0x18b6\n#define mmDIG0_AFMT_60958_0_BASE_IDX                                                                   2\n#define mmDIG0_AFMT_60958_1                                                                            0x18b7\n#define mmDIG0_AFMT_60958_1_BASE_IDX                                                                   2\n#define mmDIG0_AFMT_AUDIO_CRC_CONTROL                                                                  0x18b8\n#define mmDIG0_AFMT_AUDIO_CRC_CONTROL_BASE_IDX                                                         2\n#define mmDIG0_AFMT_RAMP_CONTROL0                                                                      0x18b9\n#define mmDIG0_AFMT_RAMP_CONTROL0_BASE_IDX                                                             2\n#define mmDIG0_AFMT_RAMP_CONTROL1                                                                      0x18ba\n#define mmDIG0_AFMT_RAMP_CONTROL1_BASE_IDX                                                             2\n#define mmDIG0_AFMT_RAMP_CONTROL2                                                                      0x18bb\n#define mmDIG0_AFMT_RAMP_CONTROL2_BASE_IDX                                                             2\n#define mmDIG0_AFMT_RAMP_CONTROL3                                                                      0x18bc\n#define mmDIG0_AFMT_RAMP_CONTROL3_BASE_IDX                                                             2\n#define mmDIG0_AFMT_60958_2                                                                            0x18bd\n#define mmDIG0_AFMT_60958_2_BASE_IDX                                                                   2\n#define mmDIG0_AFMT_AUDIO_CRC_RESULT                                                                   0x18be\n#define mmDIG0_AFMT_AUDIO_CRC_RESULT_BASE_IDX                                                          2\n#define mmDIG0_AFMT_STATUS                                                                             0x18bf\n#define mmDIG0_AFMT_STATUS_BASE_IDX                                                                    2\n#define mmDIG0_AFMT_AUDIO_PACKET_CONTROL                                                               0x18c0\n#define mmDIG0_AFMT_AUDIO_PACKET_CONTROL_BASE_IDX                                                      2\n#define mmDIG0_AFMT_VBI_PACKET_CONTROL                                                                 0x18c1\n#define mmDIG0_AFMT_VBI_PACKET_CONTROL_BASE_IDX                                                        2\n#define mmDIG0_AFMT_INFOFRAME_CONTROL0                                                                 0x18c2\n#define mmDIG0_AFMT_INFOFRAME_CONTROL0_BASE_IDX                                                        2\n#define mmDIG0_AFMT_AUDIO_SRC_CONTROL                                                                  0x18c3\n#define mmDIG0_AFMT_AUDIO_SRC_CONTROL_BASE_IDX                                                         2\n#define mmDIG0_DIG_BE_CNTL                                                                             0x18c5\n#define mmDIG0_DIG_BE_CNTL_BASE_IDX                                                                    2\n#define mmDIG0_DIG_BE_EN_CNTL                                                                          0x18c6\n#define mmDIG0_DIG_BE_EN_CNTL_BASE_IDX                                                                 2\n#define mmDIG0_TMDS_CNTL                                                                               0x18e9\n#define mmDIG0_TMDS_CNTL_BASE_IDX                                                                      2\n#define mmDIG0_TMDS_CONTROL_CHAR                                                                       0x18ea\n#define mmDIG0_TMDS_CONTROL_CHAR_BASE_IDX                                                              2\n#define mmDIG0_TMDS_CONTROL0_FEEDBACK                                                                  0x18eb\n#define mmDIG0_TMDS_CONTROL0_FEEDBACK_BASE_IDX                                                         2\n#define mmDIG0_TMDS_STEREOSYNC_CTL_SEL                                                                 0x18ec\n#define mmDIG0_TMDS_STEREOSYNC_CTL_SEL_BASE_IDX                                                        2\n#define mmDIG0_TMDS_SYNC_CHAR_PATTERN_0_1                                                              0x18ed\n#define mmDIG0_TMDS_SYNC_CHAR_PATTERN_0_1_BASE_IDX                                                     2\n#define mmDIG0_TMDS_SYNC_CHAR_PATTERN_2_3                                                              0x18ee\n#define mmDIG0_TMDS_SYNC_CHAR_PATTERN_2_3_BASE_IDX                                                     2\n#define mmDIG0_TMDS_CTL_BITS                                                                           0x18f0\n#define mmDIG0_TMDS_CTL_BITS_BASE_IDX                                                                  2\n#define mmDIG0_TMDS_DCBALANCER_CONTROL                                                                 0x18f1\n#define mmDIG0_TMDS_DCBALANCER_CONTROL_BASE_IDX                                                        2\n#define mmDIG0_TMDS_CTL0_1_GEN_CNTL                                                                    0x18f3\n#define mmDIG0_TMDS_CTL0_1_GEN_CNTL_BASE_IDX                                                           2\n#define mmDIG0_TMDS_CTL2_3_GEN_CNTL                                                                    0x18f4\n#define mmDIG0_TMDS_CTL2_3_GEN_CNTL_BASE_IDX                                                           2\n#define mmDIG0_DIG_VERSION                                                                             0x18f6\n#define mmDIG0_DIG_VERSION_BASE_IDX                                                                    2\n#define mmDIG0_DIG_LANE_ENABLE                                                                         0x18f7\n#define mmDIG0_DIG_LANE_ENABLE_BASE_IDX                                                                2\n#define mmDIG0_AFMT_CNTL                                                                               0x18fc\n#define mmDIG0_AFMT_CNTL_BASE_IDX                                                                      2\n\n\n\n\n#define mmDP0_DP_LINK_CNTL                                                                             0x191e\n#define mmDP0_DP_LINK_CNTL_BASE_IDX                                                                    2\n#define mmDP0_DP_PIXEL_FORMAT                                                                          0x191f\n#define mmDP0_DP_PIXEL_FORMAT_BASE_IDX                                                                 2\n#define mmDP0_DP_MSA_COLORIMETRY                                                                       0x1920\n#define mmDP0_DP_MSA_COLORIMETRY_BASE_IDX                                                              2\n#define mmDP0_DP_CONFIG                                                                                0x1921\n#define mmDP0_DP_CONFIG_BASE_IDX                                                                       2\n#define mmDP0_DP_VID_STREAM_CNTL                                                                       0x1922\n#define mmDP0_DP_VID_STREAM_CNTL_BASE_IDX                                                              2\n#define mmDP0_DP_STEER_FIFO                                                                            0x1923\n#define mmDP0_DP_STEER_FIFO_BASE_IDX                                                                   2\n#define mmDP0_DP_MSA_MISC                                                                              0x1924\n#define mmDP0_DP_MSA_MISC_BASE_IDX                                                                     2\n#define mmDP0_DP_VID_TIMING                                                                            0x1926\n#define mmDP0_DP_VID_TIMING_BASE_IDX                                                                   2\n#define mmDP0_DP_VID_N                                                                                 0x1927\n#define mmDP0_DP_VID_N_BASE_IDX                                                                        2\n#define mmDP0_DP_VID_M                                                                                 0x1928\n#define mmDP0_DP_VID_M_BASE_IDX                                                                        2\n#define mmDP0_DP_LINK_FRAMING_CNTL                                                                     0x1929\n#define mmDP0_DP_LINK_FRAMING_CNTL_BASE_IDX                                                            2\n#define mmDP0_DP_HBR2_EYE_PATTERN                                                                      0x192a\n#define mmDP0_DP_HBR2_EYE_PATTERN_BASE_IDX                                                             2\n#define mmDP0_DP_VID_MSA_VBID                                                                          0x192b\n#define mmDP0_DP_VID_MSA_VBID_BASE_IDX                                                                 2\n#define mmDP0_DP_VID_INTERRUPT_CNTL                                                                    0x192c\n#define mmDP0_DP_VID_INTERRUPT_CNTL_BASE_IDX                                                           2\n#define mmDP0_DP_DPHY_CNTL                                                                             0x192d\n#define mmDP0_DP_DPHY_CNTL_BASE_IDX                                                                    2\n#define mmDP0_DP_DPHY_TRAINING_PATTERN_SEL                                                             0x192e\n#define mmDP0_DP_DPHY_TRAINING_PATTERN_SEL_BASE_IDX                                                    2\n#define mmDP0_DP_DPHY_SYM0                                                                             0x192f\n#define mmDP0_DP_DPHY_SYM0_BASE_IDX                                                                    2\n#define mmDP0_DP_DPHY_SYM1                                                                             0x1930\n#define mmDP0_DP_DPHY_SYM1_BASE_IDX                                                                    2\n#define mmDP0_DP_DPHY_SYM2                                                                             0x1931\n#define mmDP0_DP_DPHY_SYM2_BASE_IDX                                                                    2\n#define mmDP0_DP_DPHY_8B10B_CNTL                                                                       0x1932\n#define mmDP0_DP_DPHY_8B10B_CNTL_BASE_IDX                                                              2\n#define mmDP0_DP_DPHY_PRBS_CNTL                                                                        0x1933\n#define mmDP0_DP_DPHY_PRBS_CNTL_BASE_IDX                                                               2\n#define mmDP0_DP_DPHY_SCRAM_CNTL                                                                       0x1934\n#define mmDP0_DP_DPHY_SCRAM_CNTL_BASE_IDX                                                              2\n#define mmDP0_DP_DPHY_CRC_EN                                                                           0x1935\n#define mmDP0_DP_DPHY_CRC_EN_BASE_IDX                                                                  2\n#define mmDP0_DP_DPHY_CRC_CNTL                                                                         0x1936\n#define mmDP0_DP_DPHY_CRC_CNTL_BASE_IDX                                                                2\n#define mmDP0_DP_DPHY_CRC_RESULT                                                                       0x1937\n#define mmDP0_DP_DPHY_CRC_RESULT_BASE_IDX                                                              2\n#define mmDP0_DP_DPHY_CRC_MST_CNTL                                                                     0x1938\n#define mmDP0_DP_DPHY_CRC_MST_CNTL_BASE_IDX                                                            2\n#define mmDP0_DP_DPHY_CRC_MST_STATUS                                                                   0x1939\n#define mmDP0_DP_DPHY_CRC_MST_STATUS_BASE_IDX                                                          2\n#define mmDP0_DP_DPHY_FAST_TRAINING                                                                    0x193a\n#define mmDP0_DP_DPHY_FAST_TRAINING_BASE_IDX                                                           2\n#define mmDP0_DP_DPHY_FAST_TRAINING_STATUS                                                             0x193b\n#define mmDP0_DP_DPHY_FAST_TRAINING_STATUS_BASE_IDX                                                    2\n#define mmDP0_DP_MSA_V_TIMING_OVERRIDE1                                                                0x193c\n#define mmDP0_DP_MSA_V_TIMING_OVERRIDE1_BASE_IDX                                                       2\n#define mmDP0_DP_MSA_V_TIMING_OVERRIDE2                                                                0x193d\n#define mmDP0_DP_MSA_V_TIMING_OVERRIDE2_BASE_IDX                                                       2\n#define mmDP0_DP_SEC_CNTL                                                                              0x1941\n#define mmDP0_DP_SEC_CNTL_BASE_IDX                                                                     2\n#define mmDP0_DP_SEC_CNTL1                                                                             0x1942\n#define mmDP0_DP_SEC_CNTL1_BASE_IDX                                                                    2\n#define mmDP0_DP_SEC_FRAMING1                                                                          0x1943\n#define mmDP0_DP_SEC_FRAMING1_BASE_IDX                                                                 2\n#define mmDP0_DP_SEC_FRAMING2                                                                          0x1944\n#define mmDP0_DP_SEC_FRAMING2_BASE_IDX                                                                 2\n#define mmDP0_DP_SEC_FRAMING3                                                                          0x1945\n#define mmDP0_DP_SEC_FRAMING3_BASE_IDX                                                                 2\n#define mmDP0_DP_SEC_FRAMING4                                                                          0x1946\n#define mmDP0_DP_SEC_FRAMING4_BASE_IDX                                                                 2\n#define mmDP0_DP_SEC_AUD_N                                                                             0x1947\n#define mmDP0_DP_SEC_AUD_N_BASE_IDX                                                                    2\n#define mmDP0_DP_SEC_AUD_N_READBACK                                                                    0x1948\n#define mmDP0_DP_SEC_AUD_N_READBACK_BASE_IDX                                                           2\n#define mmDP0_DP_SEC_AUD_M                                                                             0x1949\n#define mmDP0_DP_SEC_AUD_M_BASE_IDX                                                                    2\n#define mmDP0_DP_SEC_AUD_M_READBACK                                                                    0x194a\n#define mmDP0_DP_SEC_AUD_M_READBACK_BASE_IDX                                                           2\n#define mmDP0_DP_SEC_TIMESTAMP                                                                         0x194b\n#define mmDP0_DP_SEC_TIMESTAMP_BASE_IDX                                                                2\n#define mmDP0_DP_SEC_PACKET_CNTL                                                                       0x194c\n#define mmDP0_DP_SEC_PACKET_CNTL_BASE_IDX                                                              2\n#define mmDP0_DP_MSE_RATE_CNTL                                                                         0x194d\n#define mmDP0_DP_MSE_RATE_CNTL_BASE_IDX                                                                2\n#define mmDP0_DP_MSE_RATE_UPDATE                                                                       0x194f\n#define mmDP0_DP_MSE_RATE_UPDATE_BASE_IDX                                                              2\n#define mmDP0_DP_MSE_SAT0                                                                              0x1950\n#define mmDP0_DP_MSE_SAT0_BASE_IDX                                                                     2\n#define mmDP0_DP_MSE_SAT1                                                                              0x1951\n#define mmDP0_DP_MSE_SAT1_BASE_IDX                                                                     2\n#define mmDP0_DP_MSE_SAT2                                                                              0x1952\n#define mmDP0_DP_MSE_SAT2_BASE_IDX                                                                     2\n#define mmDP0_DP_MSE_SAT_UPDATE                                                                        0x1953\n#define mmDP0_DP_MSE_SAT_UPDATE_BASE_IDX                                                               2\n#define mmDP0_DP_MSE_LINK_TIMING                                                                       0x1954\n#define mmDP0_DP_MSE_LINK_TIMING_BASE_IDX                                                              2\n#define mmDP0_DP_MSE_MISC_CNTL                                                                         0x1955\n#define mmDP0_DP_MSE_MISC_CNTL_BASE_IDX                                                                2\n#define mmDP0_DP_DPHY_BS_SR_SWAP_CNTL                                                                  0x195a\n#define mmDP0_DP_DPHY_BS_SR_SWAP_CNTL_BASE_IDX                                                         2\n#define mmDP0_DP_DPHY_HBR2_PATTERN_CONTROL                                                             0x195b\n#define mmDP0_DP_DPHY_HBR2_PATTERN_CONTROL_BASE_IDX                                                    2\n#define mmDP0_DP_MSE_SAT0_STATUS                                                                       0x195d\n#define mmDP0_DP_MSE_SAT0_STATUS_BASE_IDX                                                              2\n#define mmDP0_DP_MSE_SAT1_STATUS                                                                       0x195e\n#define mmDP0_DP_MSE_SAT1_STATUS_BASE_IDX                                                              2\n#define mmDP0_DP_MSE_SAT2_STATUS                                                                       0x195f\n#define mmDP0_DP_MSE_SAT2_STATUS_BASE_IDX                                                              2\n\n\n\n\n#define mmDIG1_DIG_FE_CNTL                                                                             0x197e\n#define mmDIG1_DIG_FE_CNTL_BASE_IDX                                                                    2\n#define mmDIG1_DIG_OUTPUT_CRC_CNTL                                                                     0x197f\n#define mmDIG1_DIG_OUTPUT_CRC_CNTL_BASE_IDX                                                            2\n#define mmDIG1_DIG_OUTPUT_CRC_RESULT                                                                   0x1980\n#define mmDIG1_DIG_OUTPUT_CRC_RESULT_BASE_IDX                                                          2\n#define mmDIG1_DIG_CLOCK_PATTERN                                                                       0x1981\n#define mmDIG1_DIG_CLOCK_PATTERN_BASE_IDX                                                              2\n#define mmDIG1_DIG_TEST_PATTERN                                                                        0x1982\n#define mmDIG1_DIG_TEST_PATTERN_BASE_IDX                                                               2\n#define mmDIG1_DIG_RANDOM_PATTERN_SEED                                                                 0x1983\n#define mmDIG1_DIG_RANDOM_PATTERN_SEED_BASE_IDX                                                        2\n#define mmDIG1_DIG_FIFO_STATUS                                                                         0x1984\n#define mmDIG1_DIG_FIFO_STATUS_BASE_IDX                                                                2\n#define mmDIG1_HDMI_CONTROL                                                                            0x1987\n#define mmDIG1_HDMI_CONTROL_BASE_IDX                                                                   2\n#define mmDIG1_HDMI_STATUS                                                                             0x1988\n#define mmDIG1_HDMI_STATUS_BASE_IDX                                                                    2\n#define mmDIG1_HDMI_AUDIO_PACKET_CONTROL                                                               0x1989\n#define mmDIG1_HDMI_AUDIO_PACKET_CONTROL_BASE_IDX                                                      2\n#define mmDIG1_HDMI_ACR_PACKET_CONTROL                                                                 0x198a\n#define mmDIG1_HDMI_ACR_PACKET_CONTROL_BASE_IDX                                                        2\n#define mmDIG1_HDMI_VBI_PACKET_CONTROL                                                                 0x198b\n#define mmDIG1_HDMI_VBI_PACKET_CONTROL_BASE_IDX                                                        2\n#define mmDIG1_HDMI_INFOFRAME_CONTROL0                                                                 0x198c\n#define mmDIG1_HDMI_INFOFRAME_CONTROL0_BASE_IDX                                                        2\n#define mmDIG1_HDMI_INFOFRAME_CONTROL1                                                                 0x198d\n#define mmDIG1_HDMI_INFOFRAME_CONTROL1_BASE_IDX                                                        2\n#define mmDIG1_HDMI_GENERIC_PACKET_CONTROL0                                                            0x198e\n#define mmDIG1_HDMI_GENERIC_PACKET_CONTROL0_BASE_IDX                                                   2\n#define mmDIG1_AFMT_INTERRUPT_STATUS                                                                   0x198f\n#define mmDIG1_AFMT_INTERRUPT_STATUS_BASE_IDX                                                          2\n#define mmDIG1_HDMI_GC                                                                                 0x1991\n#define mmDIG1_HDMI_GC_BASE_IDX                                                                        2\n#define mmDIG1_AFMT_AUDIO_PACKET_CONTROL2                                                              0x1992\n#define mmDIG1_AFMT_AUDIO_PACKET_CONTROL2_BASE_IDX                                                     2\n#define mmDIG1_AFMT_ISRC1_0                                                                            0x1993\n#define mmDIG1_AFMT_ISRC1_0_BASE_IDX                                                                   2\n#define mmDIG1_AFMT_ISRC1_1                                                                            0x1994\n#define mmDIG1_AFMT_ISRC1_1_BASE_IDX                                                                   2\n#define mmDIG1_AFMT_ISRC1_2                                                                            0x1995\n#define mmDIG1_AFMT_ISRC1_2_BASE_IDX                                                                   2\n#define mmDIG1_AFMT_ISRC1_3                                                                            0x1996\n#define mmDIG1_AFMT_ISRC1_3_BASE_IDX                                                                   2\n#define mmDIG1_AFMT_ISRC1_4                                                                            0x1997\n#define mmDIG1_AFMT_ISRC1_4_BASE_IDX                                                                   2\n#define mmDIG1_AFMT_ISRC2_0                                                                            0x1998\n#define mmDIG1_AFMT_ISRC2_0_BASE_IDX                                                                   2\n#define mmDIG1_AFMT_ISRC2_1                                                                            0x1999\n#define mmDIG1_AFMT_ISRC2_1_BASE_IDX                                                                   2\n#define mmDIG1_AFMT_ISRC2_2                                                                            0x199a\n#define mmDIG1_AFMT_ISRC2_2_BASE_IDX                                                                   2\n#define mmDIG1_AFMT_ISRC2_3                                                                            0x199b\n#define mmDIG1_AFMT_ISRC2_3_BASE_IDX                                                                   2\n#define mmDIG1_AFMT_AVI_INFO0                                                                          0x199c\n#define mmDIG1_AFMT_AVI_INFO0_BASE_IDX                                                                 2\n#define mmDIG1_AFMT_AVI_INFO1                                                                          0x199d\n#define mmDIG1_AFMT_AVI_INFO1_BASE_IDX                                                                 2\n#define mmDIG1_AFMT_AVI_INFO2                                                                          0x199e\n#define mmDIG1_AFMT_AVI_INFO2_BASE_IDX                                                                 2\n#define mmDIG1_AFMT_AVI_INFO3                                                                          0x199f\n#define mmDIG1_AFMT_AVI_INFO3_BASE_IDX                                                                 2\n#define mmDIG1_AFMT_MPEG_INFO0                                                                         0x19a0\n#define mmDIG1_AFMT_MPEG_INFO0_BASE_IDX                                                                2\n#define mmDIG1_AFMT_MPEG_INFO1                                                                         0x19a1\n#define mmDIG1_AFMT_MPEG_INFO1_BASE_IDX                                                                2\n#define mmDIG1_AFMT_GENERIC_HDR                                                                        0x19a2\n#define mmDIG1_AFMT_GENERIC_HDR_BASE_IDX                                                               2\n#define mmDIG1_AFMT_GENERIC_0                                                                          0x19a3\n#define mmDIG1_AFMT_GENERIC_0_BASE_IDX                                                                 2\n#define mmDIG1_AFMT_GENERIC_1                                                                          0x19a4\n#define mmDIG1_AFMT_GENERIC_1_BASE_IDX                                                                 2\n#define mmDIG1_AFMT_GENERIC_2                                                                          0x19a5\n#define mmDIG1_AFMT_GENERIC_2_BASE_IDX                                                                 2\n#define mmDIG1_AFMT_GENERIC_3                                                                          0x19a6\n#define mmDIG1_AFMT_GENERIC_3_BASE_IDX                                                                 2\n#define mmDIG1_AFMT_GENERIC_4                                                                          0x19a7\n#define mmDIG1_AFMT_GENERIC_4_BASE_IDX                                                                 2\n#define mmDIG1_AFMT_GENERIC_5                                                                          0x19a8\n#define mmDIG1_AFMT_GENERIC_5_BASE_IDX                                                                 2\n#define mmDIG1_AFMT_GENERIC_6                                                                          0x19a9\n#define mmDIG1_AFMT_GENERIC_6_BASE_IDX                                                                 2\n#define mmDIG1_AFMT_GENERIC_7                                                                          0x19aa\n#define mmDIG1_AFMT_GENERIC_7_BASE_IDX                                                                 2\n#define mmDIG1_HDMI_GENERIC_PACKET_CONTROL1                                                            0x19ab\n#define mmDIG1_HDMI_GENERIC_PACKET_CONTROL1_BASE_IDX                                                   2\n#define mmDIG1_HDMI_ACR_32_0                                                                           0x19ac\n#define mmDIG1_HDMI_ACR_32_0_BASE_IDX                                                                  2\n#define mmDIG1_HDMI_ACR_32_1                                                                           0x19ad\n#define mmDIG1_HDMI_ACR_32_1_BASE_IDX                                                                  2\n#define mmDIG1_HDMI_ACR_44_0                                                                           0x19ae\n#define mmDIG1_HDMI_ACR_44_0_BASE_IDX                                                                  2\n#define mmDIG1_HDMI_ACR_44_1                                                                           0x19af\n#define mmDIG1_HDMI_ACR_44_1_BASE_IDX                                                                  2\n#define mmDIG1_HDMI_ACR_48_0                                                                           0x19b0\n#define mmDIG1_HDMI_ACR_48_0_BASE_IDX                                                                  2\n#define mmDIG1_HDMI_ACR_48_1                                                                           0x19b1\n#define mmDIG1_HDMI_ACR_48_1_BASE_IDX                                                                  2\n#define mmDIG1_HDMI_ACR_STATUS_0                                                                       0x19b2\n#define mmDIG1_HDMI_ACR_STATUS_0_BASE_IDX                                                              2\n#define mmDIG1_HDMI_ACR_STATUS_1                                                                       0x19b3\n#define mmDIG1_HDMI_ACR_STATUS_1_BASE_IDX                                                              2\n#define mmDIG1_AFMT_AUDIO_INFO0                                                                        0x19b4\n#define mmDIG1_AFMT_AUDIO_INFO0_BASE_IDX                                                               2\n#define mmDIG1_AFMT_AUDIO_INFO1                                                                        0x19b5\n#define mmDIG1_AFMT_AUDIO_INFO1_BASE_IDX                                                               2\n#define mmDIG1_AFMT_60958_0                                                                            0x19b6\n#define mmDIG1_AFMT_60958_0_BASE_IDX                                                                   2\n#define mmDIG1_AFMT_60958_1                                                                            0x19b7\n#define mmDIG1_AFMT_60958_1_BASE_IDX                                                                   2\n#define mmDIG1_AFMT_AUDIO_CRC_CONTROL                                                                  0x19b8\n#define mmDIG1_AFMT_AUDIO_CRC_CONTROL_BASE_IDX                                                         2\n#define mmDIG1_AFMT_RAMP_CONTROL0                                                                      0x19b9\n#define mmDIG1_AFMT_RAMP_CONTROL0_BASE_IDX                                                             2\n#define mmDIG1_AFMT_RAMP_CONTROL1                                                                      0x19ba\n#define mmDIG1_AFMT_RAMP_CONTROL1_BASE_IDX                                                             2\n#define mmDIG1_AFMT_RAMP_CONTROL2                                                                      0x19bb\n#define mmDIG1_AFMT_RAMP_CONTROL2_BASE_IDX                                                             2\n#define mmDIG1_AFMT_RAMP_CONTROL3                                                                      0x19bc\n#define mmDIG1_AFMT_RAMP_CONTROL3_BASE_IDX                                                             2\n#define mmDIG1_AFMT_60958_2                                                                            0x19bd\n#define mmDIG1_AFMT_60958_2_BASE_IDX                                                                   2\n#define mmDIG1_AFMT_AUDIO_CRC_RESULT                                                                   0x19be\n#define mmDIG1_AFMT_AUDIO_CRC_RESULT_BASE_IDX                                                          2\n#define mmDIG1_AFMT_STATUS                                                                             0x19bf\n#define mmDIG1_AFMT_STATUS_BASE_IDX                                                                    2\n#define mmDIG1_AFMT_AUDIO_PACKET_CONTROL                                                               0x19c0\n#define mmDIG1_AFMT_AUDIO_PACKET_CONTROL_BASE_IDX                                                      2\n#define mmDIG1_AFMT_VBI_PACKET_CONTROL                                                                 0x19c1\n#define mmDIG1_AFMT_VBI_PACKET_CONTROL_BASE_IDX                                                        2\n#define mmDIG1_AFMT_INFOFRAME_CONTROL0                                                                 0x19c2\n#define mmDIG1_AFMT_INFOFRAME_CONTROL0_BASE_IDX                                                        2\n#define mmDIG1_AFMT_AUDIO_SRC_CONTROL                                                                  0x19c3\n#define mmDIG1_AFMT_AUDIO_SRC_CONTROL_BASE_IDX                                                         2\n#define mmDIG1_DIG_BE_CNTL                                                                             0x19c5\n#define mmDIG1_DIG_BE_CNTL_BASE_IDX                                                                    2\n#define mmDIG1_DIG_BE_EN_CNTL                                                                          0x19c6\n#define mmDIG1_DIG_BE_EN_CNTL_BASE_IDX                                                                 2\n#define mmDIG1_TMDS_CNTL                                                                               0x19e9\n#define mmDIG1_TMDS_CNTL_BASE_IDX                                                                      2\n#define mmDIG1_TMDS_CONTROL_CHAR                                                                       0x19ea\n#define mmDIG1_TMDS_CONTROL_CHAR_BASE_IDX                                                              2\n#define mmDIG1_TMDS_CONTROL0_FEEDBACK                                                                  0x19eb\n#define mmDIG1_TMDS_CONTROL0_FEEDBACK_BASE_IDX                                                         2\n#define mmDIG1_TMDS_STEREOSYNC_CTL_SEL                                                                 0x19ec\n#define mmDIG1_TMDS_STEREOSYNC_CTL_SEL_BASE_IDX                                                        2\n#define mmDIG1_TMDS_SYNC_CHAR_PATTERN_0_1                                                              0x19ed\n#define mmDIG1_TMDS_SYNC_CHAR_PATTERN_0_1_BASE_IDX                                                     2\n#define mmDIG1_TMDS_SYNC_CHAR_PATTERN_2_3                                                              0x19ee\n#define mmDIG1_TMDS_SYNC_CHAR_PATTERN_2_3_BASE_IDX                                                     2\n#define mmDIG1_TMDS_CTL_BITS                                                                           0x19f0\n#define mmDIG1_TMDS_CTL_BITS_BASE_IDX                                                                  2\n#define mmDIG1_TMDS_DCBALANCER_CONTROL                                                                 0x19f1\n#define mmDIG1_TMDS_DCBALANCER_CONTROL_BASE_IDX                                                        2\n#define mmDIG1_TMDS_CTL0_1_GEN_CNTL                                                                    0x19f3\n#define mmDIG1_TMDS_CTL0_1_GEN_CNTL_BASE_IDX                                                           2\n#define mmDIG1_TMDS_CTL2_3_GEN_CNTL                                                                    0x19f4\n#define mmDIG1_TMDS_CTL2_3_GEN_CNTL_BASE_IDX                                                           2\n#define mmDIG1_DIG_VERSION                                                                             0x19f6\n#define mmDIG1_DIG_VERSION_BASE_IDX                                                                    2\n#define mmDIG1_DIG_LANE_ENABLE                                                                         0x19f7\n#define mmDIG1_DIG_LANE_ENABLE_BASE_IDX                                                                2\n#define mmDIG1_AFMT_CNTL                                                                               0x19fc\n#define mmDIG1_AFMT_CNTL_BASE_IDX                                                                      2\n\n\n\n\n#define mmDP1_DP_LINK_CNTL                                                                             0x1a1e\n#define mmDP1_DP_LINK_CNTL_BASE_IDX                                                                    2\n#define mmDP1_DP_PIXEL_FORMAT                                                                          0x1a1f\n#define mmDP1_DP_PIXEL_FORMAT_BASE_IDX                                                                 2\n#define mmDP1_DP_MSA_COLORIMETRY                                                                       0x1a20\n#define mmDP1_DP_MSA_COLORIMETRY_BASE_IDX                                                              2\n#define mmDP1_DP_CONFIG                                                                                0x1a21\n#define mmDP1_DP_CONFIG_BASE_IDX                                                                       2\n#define mmDP1_DP_VID_STREAM_CNTL                                                                       0x1a22\n#define mmDP1_DP_VID_STREAM_CNTL_BASE_IDX                                                              2\n#define mmDP1_DP_STEER_FIFO                                                                            0x1a23\n#define mmDP1_DP_STEER_FIFO_BASE_IDX                                                                   2\n#define mmDP1_DP_MSA_MISC                                                                              0x1a24\n#define mmDP1_DP_MSA_MISC_BASE_IDX                                                                     2\n#define mmDP1_DP_VID_TIMING                                                                            0x1a26\n#define mmDP1_DP_VID_TIMING_BASE_IDX                                                                   2\n#define mmDP1_DP_VID_N                                                                                 0x1a27\n#define mmDP1_DP_VID_N_BASE_IDX                                                                        2\n#define mmDP1_DP_VID_M                                                                                 0x1a28\n#define mmDP1_DP_VID_M_BASE_IDX                                                                        2\n#define mmDP1_DP_LINK_FRAMING_CNTL                                                                     0x1a29\n#define mmDP1_DP_LINK_FRAMING_CNTL_BASE_IDX                                                            2\n#define mmDP1_DP_HBR2_EYE_PATTERN                                                                      0x1a2a\n#define mmDP1_DP_HBR2_EYE_PATTERN_BASE_IDX                                                             2\n#define mmDP1_DP_VID_MSA_VBID                                                                          0x1a2b\n#define mmDP1_DP_VID_MSA_VBID_BASE_IDX                                                                 2\n#define mmDP1_DP_VID_INTERRUPT_CNTL                                                                    0x1a2c\n#define mmDP1_DP_VID_INTERRUPT_CNTL_BASE_IDX                                                           2\n#define mmDP1_DP_DPHY_CNTL                                                                             0x1a2d\n#define mmDP1_DP_DPHY_CNTL_BASE_IDX                                                                    2\n#define mmDP1_DP_DPHY_TRAINING_PATTERN_SEL                                                             0x1a2e\n#define mmDP1_DP_DPHY_TRAINING_PATTERN_SEL_BASE_IDX                                                    2\n#define mmDP1_DP_DPHY_SYM0                                                                             0x1a2f\n#define mmDP1_DP_DPHY_SYM0_BASE_IDX                                                                    2\n#define mmDP1_DP_DPHY_SYM1                                                                             0x1a30\n#define mmDP1_DP_DPHY_SYM1_BASE_IDX                                                                    2\n#define mmDP1_DP_DPHY_SYM2                                                                             0x1a31\n#define mmDP1_DP_DPHY_SYM2_BASE_IDX                                                                    2\n#define mmDP1_DP_DPHY_8B10B_CNTL                                                                       0x1a32\n#define mmDP1_DP_DPHY_8B10B_CNTL_BASE_IDX                                                              2\n#define mmDP1_DP_DPHY_PRBS_CNTL                                                                        0x1a33\n#define mmDP1_DP_DPHY_PRBS_CNTL_BASE_IDX                                                               2\n#define mmDP1_DP_DPHY_SCRAM_CNTL                                                                       0x1a34\n#define mmDP1_DP_DPHY_SCRAM_CNTL_BASE_IDX                                                              2\n#define mmDP1_DP_DPHY_CRC_EN                                                                           0x1a35\n#define mmDP1_DP_DPHY_CRC_EN_BASE_IDX                                                                  2\n#define mmDP1_DP_DPHY_CRC_CNTL                                                                         0x1a36\n#define mmDP1_DP_DPHY_CRC_CNTL_BASE_IDX                                                                2\n#define mmDP1_DP_DPHY_CRC_RESULT                                                                       0x1a37\n#define mmDP1_DP_DPHY_CRC_RESULT_BASE_IDX                                                              2\n#define mmDP1_DP_DPHY_CRC_MST_CNTL                                                                     0x1a38\n#define mmDP1_DP_DPHY_CRC_MST_CNTL_BASE_IDX                                                            2\n#define mmDP1_DP_DPHY_CRC_MST_STATUS                                                                   0x1a39\n#define mmDP1_DP_DPHY_CRC_MST_STATUS_BASE_IDX                                                          2\n#define mmDP1_DP_DPHY_FAST_TRAINING                                                                    0x1a3a\n#define mmDP1_DP_DPHY_FAST_TRAINING_BASE_IDX                                                           2\n#define mmDP1_DP_DPHY_FAST_TRAINING_STATUS                                                             0x1a3b\n#define mmDP1_DP_DPHY_FAST_TRAINING_STATUS_BASE_IDX                                                    2\n#define mmDP1_DP_MSA_V_TIMING_OVERRIDE1                                                                0x1a3c\n#define mmDP1_DP_MSA_V_TIMING_OVERRIDE1_BASE_IDX                                                       2\n#define mmDP1_DP_MSA_V_TIMING_OVERRIDE2                                                                0x1a3d\n#define mmDP1_DP_MSA_V_TIMING_OVERRIDE2_BASE_IDX                                                       2\n#define mmDP1_DP_SEC_CNTL                                                                              0x1a41\n#define mmDP1_DP_SEC_CNTL_BASE_IDX                                                                     2\n#define mmDP1_DP_SEC_CNTL1                                                                             0x1a42\n#define mmDP1_DP_SEC_CNTL1_BASE_IDX                                                                    2\n#define mmDP1_DP_SEC_FRAMING1                                                                          0x1a43\n#define mmDP1_DP_SEC_FRAMING1_BASE_IDX                                                                 2\n#define mmDP1_DP_SEC_FRAMING2                                                                          0x1a44\n#define mmDP1_DP_SEC_FRAMING2_BASE_IDX                                                                 2\n#define mmDP1_DP_SEC_FRAMING3                                                                          0x1a45\n#define mmDP1_DP_SEC_FRAMING3_BASE_IDX                                                                 2\n#define mmDP1_DP_SEC_FRAMING4                                                                          0x1a46\n#define mmDP1_DP_SEC_FRAMING4_BASE_IDX                                                                 2\n#define mmDP1_DP_SEC_AUD_N                                                                             0x1a47\n#define mmDP1_DP_SEC_AUD_N_BASE_IDX                                                                    2\n#define mmDP1_DP_SEC_AUD_N_READBACK                                                                    0x1a48\n#define mmDP1_DP_SEC_AUD_N_READBACK_BASE_IDX                                                           2\n#define mmDP1_DP_SEC_AUD_M                                                                             0x1a49\n#define mmDP1_DP_SEC_AUD_M_BASE_IDX                                                                    2\n#define mmDP1_DP_SEC_AUD_M_READBACK                                                                    0x1a4a\n#define mmDP1_DP_SEC_AUD_M_READBACK_BASE_IDX                                                           2\n#define mmDP1_DP_SEC_TIMESTAMP                                                                         0x1a4b\n#define mmDP1_DP_SEC_TIMESTAMP_BASE_IDX                                                                2\n#define mmDP1_DP_SEC_PACKET_CNTL                                                                       0x1a4c\n#define mmDP1_DP_SEC_PACKET_CNTL_BASE_IDX                                                              2\n#define mmDP1_DP_MSE_RATE_CNTL                                                                         0x1a4d\n#define mmDP1_DP_MSE_RATE_CNTL_BASE_IDX                                                                2\n#define mmDP1_DP_MSE_RATE_UPDATE                                                                       0x1a4f\n#define mmDP1_DP_MSE_RATE_UPDATE_BASE_IDX                                                              2\n#define mmDP1_DP_MSE_SAT0                                                                              0x1a50\n#define mmDP1_DP_MSE_SAT0_BASE_IDX                                                                     2\n#define mmDP1_DP_MSE_SAT1                                                                              0x1a51\n#define mmDP1_DP_MSE_SAT1_BASE_IDX                                                                     2\n#define mmDP1_DP_MSE_SAT2                                                                              0x1a52\n#define mmDP1_DP_MSE_SAT2_BASE_IDX                                                                     2\n#define mmDP1_DP_MSE_SAT_UPDATE                                                                        0x1a53\n#define mmDP1_DP_MSE_SAT_UPDATE_BASE_IDX                                                               2\n#define mmDP1_DP_MSE_LINK_TIMING                                                                       0x1a54\n#define mmDP1_DP_MSE_LINK_TIMING_BASE_IDX                                                              2\n#define mmDP1_DP_MSE_MISC_CNTL                                                                         0x1a55\n#define mmDP1_DP_MSE_MISC_CNTL_BASE_IDX                                                                2\n#define mmDP1_DP_DPHY_BS_SR_SWAP_CNTL                                                                  0x1a5a\n#define mmDP1_DP_DPHY_BS_SR_SWAP_CNTL_BASE_IDX                                                         2\n#define mmDP1_DP_DPHY_HBR2_PATTERN_CONTROL                                                             0x1a5b\n#define mmDP1_DP_DPHY_HBR2_PATTERN_CONTROL_BASE_IDX                                                    2\n#define mmDP1_DP_MSE_SAT0_STATUS                                                                       0x1a5d\n#define mmDP1_DP_MSE_SAT0_STATUS_BASE_IDX                                                              2\n#define mmDP1_DP_MSE_SAT1_STATUS                                                                       0x1a5e\n#define mmDP1_DP_MSE_SAT1_STATUS_BASE_IDX                                                              2\n#define mmDP1_DP_MSE_SAT2_STATUS                                                                       0x1a5f\n#define mmDP1_DP_MSE_SAT2_STATUS_BASE_IDX                                                              2\n\n\n\n\n#define mmDIG2_DIG_FE_CNTL                                                                             0x1a7e\n#define mmDIG2_DIG_FE_CNTL_BASE_IDX                                                                    2\n#define mmDIG2_DIG_OUTPUT_CRC_CNTL                                                                     0x1a7f\n#define mmDIG2_DIG_OUTPUT_CRC_CNTL_BASE_IDX                                                            2\n#define mmDIG2_DIG_OUTPUT_CRC_RESULT                                                                   0x1a80\n#define mmDIG2_DIG_OUTPUT_CRC_RESULT_BASE_IDX                                                          2\n#define mmDIG2_DIG_CLOCK_PATTERN                                                                       0x1a81\n#define mmDIG2_DIG_CLOCK_PATTERN_BASE_IDX                                                              2\n#define mmDIG2_DIG_TEST_PATTERN                                                                        0x1a82\n#define mmDIG2_DIG_TEST_PATTERN_BASE_IDX                                                               2\n#define mmDIG2_DIG_RANDOM_PATTERN_SEED                                                                 0x1a83\n#define mmDIG2_DIG_RANDOM_PATTERN_SEED_BASE_IDX                                                        2\n#define mmDIG2_DIG_FIFO_STATUS                                                                         0x1a84\n#define mmDIG2_DIG_FIFO_STATUS_BASE_IDX                                                                2\n#define mmDIG2_HDMI_CONTROL                                                                            0x1a87\n#define mmDIG2_HDMI_CONTROL_BASE_IDX                                                                   2\n#define mmDIG2_HDMI_STATUS                                                                             0x1a88\n#define mmDIG2_HDMI_STATUS_BASE_IDX                                                                    2\n#define mmDIG2_HDMI_AUDIO_PACKET_CONTROL                                                               0x1a89\n#define mmDIG2_HDMI_AUDIO_PACKET_CONTROL_BASE_IDX                                                      2\n#define mmDIG2_HDMI_ACR_PACKET_CONTROL                                                                 0x1a8a\n#define mmDIG2_HDMI_ACR_PACKET_CONTROL_BASE_IDX                                                        2\n#define mmDIG2_HDMI_VBI_PACKET_CONTROL                                                                 0x1a8b\n#define mmDIG2_HDMI_VBI_PACKET_CONTROL_BASE_IDX                                                        2\n#define mmDIG2_HDMI_INFOFRAME_CONTROL0                                                                 0x1a8c\n#define mmDIG2_HDMI_INFOFRAME_CONTROL0_BASE_IDX                                                        2\n#define mmDIG2_HDMI_INFOFRAME_CONTROL1                                                                 0x1a8d\n#define mmDIG2_HDMI_INFOFRAME_CONTROL1_BASE_IDX                                                        2\n#define mmDIG2_HDMI_GENERIC_PACKET_CONTROL0                                                            0x1a8e\n#define mmDIG2_HDMI_GENERIC_PACKET_CONTROL0_BASE_IDX                                                   2\n#define mmDIG2_AFMT_INTERRUPT_STATUS                                                                   0x1a8f\n#define mmDIG2_AFMT_INTERRUPT_STATUS_BASE_IDX                                                          2\n#define mmDIG2_HDMI_GC                                                                                 0x1a91\n#define mmDIG2_HDMI_GC_BASE_IDX                                                                        2\n#define mmDIG2_AFMT_AUDIO_PACKET_CONTROL2                                                              0x1a92\n#define mmDIG2_AFMT_AUDIO_PACKET_CONTROL2_BASE_IDX                                                     2\n#define mmDIG2_AFMT_ISRC1_0                                                                            0x1a93\n#define mmDIG2_AFMT_ISRC1_0_BASE_IDX                                                                   2\n#define mmDIG2_AFMT_ISRC1_1                                                                            0x1a94\n#define mmDIG2_AFMT_ISRC1_1_BASE_IDX                                                                   2\n#define mmDIG2_AFMT_ISRC1_2                                                                            0x1a95\n#define mmDIG2_AFMT_ISRC1_2_BASE_IDX                                                                   2\n#define mmDIG2_AFMT_ISRC1_3                                                                            0x1a96\n#define mmDIG2_AFMT_ISRC1_3_BASE_IDX                                                                   2\n#define mmDIG2_AFMT_ISRC1_4                                                                            0x1a97\n#define mmDIG2_AFMT_ISRC1_4_BASE_IDX                                                                   2\n#define mmDIG2_AFMT_ISRC2_0                                                                            0x1a98\n#define mmDIG2_AFMT_ISRC2_0_BASE_IDX                                                                   2\n#define mmDIG2_AFMT_ISRC2_1                                                                            0x1a99\n#define mmDIG2_AFMT_ISRC2_1_BASE_IDX                                                                   2\n#define mmDIG2_AFMT_ISRC2_2                                                                            0x1a9a\n#define mmDIG2_AFMT_ISRC2_2_BASE_IDX                                                                   2\n#define mmDIG2_AFMT_ISRC2_3                                                                            0x1a9b\n#define mmDIG2_AFMT_ISRC2_3_BASE_IDX                                                                   2\n#define mmDIG2_AFMT_AVI_INFO0                                                                          0x1a9c\n#define mmDIG2_AFMT_AVI_INFO0_BASE_IDX                                                                 2\n#define mmDIG2_AFMT_AVI_INFO1                                                                          0x1a9d\n#define mmDIG2_AFMT_AVI_INFO1_BASE_IDX                                                                 2\n#define mmDIG2_AFMT_AVI_INFO2                                                                          0x1a9e\n#define mmDIG2_AFMT_AVI_INFO2_BASE_IDX                                                                 2\n#define mmDIG2_AFMT_AVI_INFO3                                                                          0x1a9f\n#define mmDIG2_AFMT_AVI_INFO3_BASE_IDX                                                                 2\n#define mmDIG2_AFMT_MPEG_INFO0                                                                         0x1aa0\n#define mmDIG2_AFMT_MPEG_INFO0_BASE_IDX                                                                2\n#define mmDIG2_AFMT_MPEG_INFO1                                                                         0x1aa1\n#define mmDIG2_AFMT_MPEG_INFO1_BASE_IDX                                                                2\n#define mmDIG2_AFMT_GENERIC_HDR                                                                        0x1aa2\n#define mmDIG2_AFMT_GENERIC_HDR_BASE_IDX                                                               2\n#define mmDIG2_AFMT_GENERIC_0                                                                          0x1aa3\n#define mmDIG2_AFMT_GENERIC_0_BASE_IDX                                                                 2\n#define mmDIG2_AFMT_GENERIC_1                                                                          0x1aa4\n#define mmDIG2_AFMT_GENERIC_1_BASE_IDX                                                                 2\n#define mmDIG2_AFMT_GENERIC_2                                                                          0x1aa5\n#define mmDIG2_AFMT_GENERIC_2_BASE_IDX                                                                 2\n#define mmDIG2_AFMT_GENERIC_3                                                                          0x1aa6\n#define mmDIG2_AFMT_GENERIC_3_BASE_IDX                                                                 2\n#define mmDIG2_AFMT_GENERIC_4                                                                          0x1aa7\n#define mmDIG2_AFMT_GENERIC_4_BASE_IDX                                                                 2\n#define mmDIG2_AFMT_GENERIC_5                                                                          0x1aa8\n#define mmDIG2_AFMT_GENERIC_5_BASE_IDX                                                                 2\n#define mmDIG2_AFMT_GENERIC_6                                                                          0x1aa9\n#define mmDIG2_AFMT_GENERIC_6_BASE_IDX                                                                 2\n#define mmDIG2_AFMT_GENERIC_7                                                                          0x1aaa\n#define mmDIG2_AFMT_GENERIC_7_BASE_IDX                                                                 2\n#define mmDIG2_HDMI_GENERIC_PACKET_CONTROL1                                                            0x1aab\n#define mmDIG2_HDMI_GENERIC_PACKET_CONTROL1_BASE_IDX                                                   2\n#define mmDIG2_HDMI_ACR_32_0                                                                           0x1aac\n#define mmDIG2_HDMI_ACR_32_0_BASE_IDX                                                                  2\n#define mmDIG2_HDMI_ACR_32_1                                                                           0x1aad\n#define mmDIG2_HDMI_ACR_32_1_BASE_IDX                                                                  2\n#define mmDIG2_HDMI_ACR_44_0                                                                           0x1aae\n#define mmDIG2_HDMI_ACR_44_0_BASE_IDX                                                                  2\n#define mmDIG2_HDMI_ACR_44_1                                                                           0x1aaf\n#define mmDIG2_HDMI_ACR_44_1_BASE_IDX                                                                  2\n#define mmDIG2_HDMI_ACR_48_0                                                                           0x1ab0\n#define mmDIG2_HDMI_ACR_48_0_BASE_IDX                                                                  2\n#define mmDIG2_HDMI_ACR_48_1                                                                           0x1ab1\n#define mmDIG2_HDMI_ACR_48_1_BASE_IDX                                                                  2\n#define mmDIG2_HDMI_ACR_STATUS_0                                                                       0x1ab2\n#define mmDIG2_HDMI_ACR_STATUS_0_BASE_IDX                                                              2\n#define mmDIG2_HDMI_ACR_STATUS_1                                                                       0x1ab3\n#define mmDIG2_HDMI_ACR_STATUS_1_BASE_IDX                                                              2\n#define mmDIG2_AFMT_AUDIO_INFO0                                                                        0x1ab4\n#define mmDIG2_AFMT_AUDIO_INFO0_BASE_IDX                                                               2\n#define mmDIG2_AFMT_AUDIO_INFO1                                                                        0x1ab5\n#define mmDIG2_AFMT_AUDIO_INFO1_BASE_IDX                                                               2\n#define mmDIG2_AFMT_60958_0                                                                            0x1ab6\n#define mmDIG2_AFMT_60958_0_BASE_IDX                                                                   2\n#define mmDIG2_AFMT_60958_1                                                                            0x1ab7\n#define mmDIG2_AFMT_60958_1_BASE_IDX                                                                   2\n#define mmDIG2_AFMT_AUDIO_CRC_CONTROL                                                                  0x1ab8\n#define mmDIG2_AFMT_AUDIO_CRC_CONTROL_BASE_IDX                                                         2\n#define mmDIG2_AFMT_RAMP_CONTROL0                                                                      0x1ab9\n#define mmDIG2_AFMT_RAMP_CONTROL0_BASE_IDX                                                             2\n#define mmDIG2_AFMT_RAMP_CONTROL1                                                                      0x1aba\n#define mmDIG2_AFMT_RAMP_CONTROL1_BASE_IDX                                                             2\n#define mmDIG2_AFMT_RAMP_CONTROL2                                                                      0x1abb\n#define mmDIG2_AFMT_RAMP_CONTROL2_BASE_IDX                                                             2\n#define mmDIG2_AFMT_RAMP_CONTROL3                                                                      0x1abc\n#define mmDIG2_AFMT_RAMP_CONTROL3_BASE_IDX                                                             2\n#define mmDIG2_AFMT_60958_2                                                                            0x1abd\n#define mmDIG2_AFMT_60958_2_BASE_IDX                                                                   2\n#define mmDIG2_AFMT_AUDIO_CRC_RESULT                                                                   0x1abe\n#define mmDIG2_AFMT_AUDIO_CRC_RESULT_BASE_IDX                                                          2\n#define mmDIG2_AFMT_STATUS                                                                             0x1abf\n#define mmDIG2_AFMT_STATUS_BASE_IDX                                                                    2\n#define mmDIG2_AFMT_AUDIO_PACKET_CONTROL                                                               0x1ac0\n#define mmDIG2_AFMT_AUDIO_PACKET_CONTROL_BASE_IDX                                                      2\n#define mmDIG2_AFMT_VBI_PACKET_CONTROL                                                                 0x1ac1\n#define mmDIG2_AFMT_VBI_PACKET_CONTROL_BASE_IDX                                                        2\n#define mmDIG2_AFMT_INFOFRAME_CONTROL0                                                                 0x1ac2\n#define mmDIG2_AFMT_INFOFRAME_CONTROL0_BASE_IDX                                                        2\n#define mmDIG2_AFMT_AUDIO_SRC_CONTROL                                                                  0x1ac3\n#define mmDIG2_AFMT_AUDIO_SRC_CONTROL_BASE_IDX                                                         2\n#define mmDIG2_DIG_BE_CNTL                                                                             0x1ac5\n#define mmDIG2_DIG_BE_CNTL_BASE_IDX                                                                    2\n#define mmDIG2_DIG_BE_EN_CNTL                                                                          0x1ac6\n#define mmDIG2_DIG_BE_EN_CNTL_BASE_IDX                                                                 2\n#define mmDIG2_TMDS_CNTL                                                                               0x1ae9\n#define mmDIG2_TMDS_CNTL_BASE_IDX                                                                      2\n#define mmDIG2_TMDS_CONTROL_CHAR                                                                       0x1aea\n#define mmDIG2_TMDS_CONTROL_CHAR_BASE_IDX                                                              2\n#define mmDIG2_TMDS_CONTROL0_FEEDBACK                                                                  0x1aeb\n#define mmDIG2_TMDS_CONTROL0_FEEDBACK_BASE_IDX                                                         2\n#define mmDIG2_TMDS_STEREOSYNC_CTL_SEL                                                                 0x1aec\n#define mmDIG2_TMDS_STEREOSYNC_CTL_SEL_BASE_IDX                                                        2\n#define mmDIG2_TMDS_SYNC_CHAR_PATTERN_0_1                                                              0x1aed\n#define mmDIG2_TMDS_SYNC_CHAR_PATTERN_0_1_BASE_IDX                                                     2\n#define mmDIG2_TMDS_SYNC_CHAR_PATTERN_2_3                                                              0x1aee\n#define mmDIG2_TMDS_SYNC_CHAR_PATTERN_2_3_BASE_IDX                                                     2\n#define mmDIG2_TMDS_CTL_BITS                                                                           0x1af0\n#define mmDIG2_TMDS_CTL_BITS_BASE_IDX                                                                  2\n#define mmDIG2_TMDS_DCBALANCER_CONTROL                                                                 0x1af1\n#define mmDIG2_TMDS_DCBALANCER_CONTROL_BASE_IDX                                                        2\n#define mmDIG2_TMDS_CTL0_1_GEN_CNTL                                                                    0x1af3\n#define mmDIG2_TMDS_CTL0_1_GEN_CNTL_BASE_IDX                                                           2\n#define mmDIG2_TMDS_CTL2_3_GEN_CNTL                                                                    0x1af4\n#define mmDIG2_TMDS_CTL2_3_GEN_CNTL_BASE_IDX                                                           2\n#define mmDIG2_DIG_VERSION                                                                             0x1af6\n#define mmDIG2_DIG_VERSION_BASE_IDX                                                                    2\n#define mmDIG2_DIG_LANE_ENABLE                                                                         0x1af7\n#define mmDIG2_DIG_LANE_ENABLE_BASE_IDX                                                                2\n#define mmDIG2_AFMT_CNTL                                                                               0x1afc\n#define mmDIG2_AFMT_CNTL_BASE_IDX                                                                      2\n\n\n\n\n#define mmDP2_DP_LINK_CNTL                                                                             0x1b1e\n#define mmDP2_DP_LINK_CNTL_BASE_IDX                                                                    2\n#define mmDP2_DP_PIXEL_FORMAT                                                                          0x1b1f\n#define mmDP2_DP_PIXEL_FORMAT_BASE_IDX                                                                 2\n#define mmDP2_DP_MSA_COLORIMETRY                                                                       0x1b20\n#define mmDP2_DP_MSA_COLORIMETRY_BASE_IDX                                                              2\n#define mmDP2_DP_CONFIG                                                                                0x1b21\n#define mmDP2_DP_CONFIG_BASE_IDX                                                                       2\n#define mmDP2_DP_VID_STREAM_CNTL                                                                       0x1b22\n#define mmDP2_DP_VID_STREAM_CNTL_BASE_IDX                                                              2\n#define mmDP2_DP_STEER_FIFO                                                                            0x1b23\n#define mmDP2_DP_STEER_FIFO_BASE_IDX                                                                   2\n#define mmDP2_DP_MSA_MISC                                                                              0x1b24\n#define mmDP2_DP_MSA_MISC_BASE_IDX                                                                     2\n#define mmDP2_DP_VID_TIMING                                                                            0x1b26\n#define mmDP2_DP_VID_TIMING_BASE_IDX                                                                   2\n#define mmDP2_DP_VID_N                                                                                 0x1b27\n#define mmDP2_DP_VID_N_BASE_IDX                                                                        2\n#define mmDP2_DP_VID_M                                                                                 0x1b28\n#define mmDP2_DP_VID_M_BASE_IDX                                                                        2\n#define mmDP2_DP_LINK_FRAMING_CNTL                                                                     0x1b29\n#define mmDP2_DP_LINK_FRAMING_CNTL_BASE_IDX                                                            2\n#define mmDP2_DP_HBR2_EYE_PATTERN                                                                      0x1b2a\n#define mmDP2_DP_HBR2_EYE_PATTERN_BASE_IDX                                                             2\n#define mmDP2_DP_VID_MSA_VBID                                                                          0x1b2b\n#define mmDP2_DP_VID_MSA_VBID_BASE_IDX                                                                 2\n#define mmDP2_DP_VID_INTERRUPT_CNTL                                                                    0x1b2c\n#define mmDP2_DP_VID_INTERRUPT_CNTL_BASE_IDX                                                           2\n#define mmDP2_DP_DPHY_CNTL                                                                             0x1b2d\n#define mmDP2_DP_DPHY_CNTL_BASE_IDX                                                                    2\n#define mmDP2_DP_DPHY_TRAINING_PATTERN_SEL                                                             0x1b2e\n#define mmDP2_DP_DPHY_TRAINING_PATTERN_SEL_BASE_IDX                                                    2\n#define mmDP2_DP_DPHY_SYM0                                                                             0x1b2f\n#define mmDP2_DP_DPHY_SYM0_BASE_IDX                                                                    2\n#define mmDP2_DP_DPHY_SYM1                                                                             0x1b30\n#define mmDP2_DP_DPHY_SYM1_BASE_IDX                                                                    2\n#define mmDP2_DP_DPHY_SYM2                                                                             0x1b31\n#define mmDP2_DP_DPHY_SYM2_BASE_IDX                                                                    2\n#define mmDP2_DP_DPHY_8B10B_CNTL                                                                       0x1b32\n#define mmDP2_DP_DPHY_8B10B_CNTL_BASE_IDX                                                              2\n#define mmDP2_DP_DPHY_PRBS_CNTL                                                                        0x1b33\n#define mmDP2_DP_DPHY_PRBS_CNTL_BASE_IDX                                                               2\n#define mmDP2_DP_DPHY_SCRAM_CNTL                                                                       0x1b34\n#define mmDP2_DP_DPHY_SCRAM_CNTL_BASE_IDX                                                              2\n#define mmDP2_DP_DPHY_CRC_EN                                                                           0x1b35\n#define mmDP2_DP_DPHY_CRC_EN_BASE_IDX                                                                  2\n#define mmDP2_DP_DPHY_CRC_CNTL                                                                         0x1b36\n#define mmDP2_DP_DPHY_CRC_CNTL_BASE_IDX                                                                2\n#define mmDP2_DP_DPHY_CRC_RESULT                                                                       0x1b37\n#define mmDP2_DP_DPHY_CRC_RESULT_BASE_IDX                                                              2\n#define mmDP2_DP_DPHY_CRC_MST_CNTL                                                                     0x1b38\n#define mmDP2_DP_DPHY_CRC_MST_CNTL_BASE_IDX                                                            2\n#define mmDP2_DP_DPHY_CRC_MST_STATUS                                                                   0x1b39\n#define mmDP2_DP_DPHY_CRC_MST_STATUS_BASE_IDX                                                          2\n#define mmDP2_DP_DPHY_FAST_TRAINING                                                                    0x1b3a\n#define mmDP2_DP_DPHY_FAST_TRAINING_BASE_IDX                                                           2\n#define mmDP2_DP_DPHY_FAST_TRAINING_STATUS                                                             0x1b3b\n#define mmDP2_DP_DPHY_FAST_TRAINING_STATUS_BASE_IDX                                                    2\n#define mmDP2_DP_MSA_V_TIMING_OVERRIDE1                                                                0x1b3c\n#define mmDP2_DP_MSA_V_TIMING_OVERRIDE1_BASE_IDX                                                       2\n#define mmDP2_DP_MSA_V_TIMING_OVERRIDE2                                                                0x1b3d\n#define mmDP2_DP_MSA_V_TIMING_OVERRIDE2_BASE_IDX                                                       2\n#define mmDP2_DP_SEC_CNTL                                                                              0x1b41\n#define mmDP2_DP_SEC_CNTL_BASE_IDX                                                                     2\n#define mmDP2_DP_SEC_CNTL1                                                                             0x1b42\n#define mmDP2_DP_SEC_CNTL1_BASE_IDX                                                                    2\n#define mmDP2_DP_SEC_FRAMING1                                                                          0x1b43\n#define mmDP2_DP_SEC_FRAMING1_BASE_IDX                                                                 2\n#define mmDP2_DP_SEC_FRAMING2                                                                          0x1b44\n#define mmDP2_DP_SEC_FRAMING2_BASE_IDX                                                                 2\n#define mmDP2_DP_SEC_FRAMING3                                                                          0x1b45\n#define mmDP2_DP_SEC_FRAMING3_BASE_IDX                                                                 2\n#define mmDP2_DP_SEC_FRAMING4                                                                          0x1b46\n#define mmDP2_DP_SEC_FRAMING4_BASE_IDX                                                                 2\n#define mmDP2_DP_SEC_AUD_N                                                                             0x1b47\n#define mmDP2_DP_SEC_AUD_N_BASE_IDX                                                                    2\n#define mmDP2_DP_SEC_AUD_N_READBACK                                                                    0x1b48\n#define mmDP2_DP_SEC_AUD_N_READBACK_BASE_IDX                                                           2\n#define mmDP2_DP_SEC_AUD_M                                                                             0x1b49\n#define mmDP2_DP_SEC_AUD_M_BASE_IDX                                                                    2\n#define mmDP2_DP_SEC_AUD_M_READBACK                                                                    0x1b4a\n#define mmDP2_DP_SEC_AUD_M_READBACK_BASE_IDX                                                           2\n#define mmDP2_DP_SEC_TIMESTAMP                                                                         0x1b4b\n#define mmDP2_DP_SEC_TIMESTAMP_BASE_IDX                                                                2\n#define mmDP2_DP_SEC_PACKET_CNTL                                                                       0x1b4c\n#define mmDP2_DP_SEC_PACKET_CNTL_BASE_IDX                                                              2\n#define mmDP2_DP_MSE_RATE_CNTL                                                                         0x1b4d\n#define mmDP2_DP_MSE_RATE_CNTL_BASE_IDX                                                                2\n#define mmDP2_DP_MSE_RATE_UPDATE                                                                       0x1b4f\n#define mmDP2_DP_MSE_RATE_UPDATE_BASE_IDX                                                              2\n#define mmDP2_DP_MSE_SAT0                                                                              0x1b50\n#define mmDP2_DP_MSE_SAT0_BASE_IDX                                                                     2\n#define mmDP2_DP_MSE_SAT1                                                                              0x1b51\n#define mmDP2_DP_MSE_SAT1_BASE_IDX                                                                     2\n#define mmDP2_DP_MSE_SAT2                                                                              0x1b52\n#define mmDP2_DP_MSE_SAT2_BASE_IDX                                                                     2\n#define mmDP2_DP_MSE_SAT_UPDATE                                                                        0x1b53\n#define mmDP2_DP_MSE_SAT_UPDATE_BASE_IDX                                                               2\n#define mmDP2_DP_MSE_LINK_TIMING                                                                       0x1b54\n#define mmDP2_DP_MSE_LINK_TIMING_BASE_IDX                                                              2\n#define mmDP2_DP_MSE_MISC_CNTL                                                                         0x1b55\n#define mmDP2_DP_MSE_MISC_CNTL_BASE_IDX                                                                2\n#define mmDP2_DP_DPHY_BS_SR_SWAP_CNTL                                                                  0x1b5a\n#define mmDP2_DP_DPHY_BS_SR_SWAP_CNTL_BASE_IDX                                                         2\n#define mmDP2_DP_DPHY_HBR2_PATTERN_CONTROL                                                             0x1b5b\n#define mmDP2_DP_DPHY_HBR2_PATTERN_CONTROL_BASE_IDX                                                    2\n#define mmDP2_DP_MSE_SAT0_STATUS                                                                       0x1b5d\n#define mmDP2_DP_MSE_SAT0_STATUS_BASE_IDX                                                              2\n#define mmDP2_DP_MSE_SAT1_STATUS                                                                       0x1b5e\n#define mmDP2_DP_MSE_SAT1_STATUS_BASE_IDX                                                              2\n#define mmDP2_DP_MSE_SAT2_STATUS                                                                       0x1b5f\n#define mmDP2_DP_MSE_SAT2_STATUS_BASE_IDX                                                              2\n\n\n\n\n#define mmDIG3_DIG_FE_CNTL                                                                             0x1b7e\n#define mmDIG3_DIG_FE_CNTL_BASE_IDX                                                                    2\n#define mmDIG3_DIG_OUTPUT_CRC_CNTL                                                                     0x1b7f\n#define mmDIG3_DIG_OUTPUT_CRC_CNTL_BASE_IDX                                                            2\n#define mmDIG3_DIG_OUTPUT_CRC_RESULT                                                                   0x1b80\n#define mmDIG3_DIG_OUTPUT_CRC_RESULT_BASE_IDX                                                          2\n#define mmDIG3_DIG_CLOCK_PATTERN                                                                       0x1b81\n#define mmDIG3_DIG_CLOCK_PATTERN_BASE_IDX                                                              2\n#define mmDIG3_DIG_TEST_PATTERN                                                                        0x1b82\n#define mmDIG3_DIG_TEST_PATTERN_BASE_IDX                                                               2\n#define mmDIG3_DIG_RANDOM_PATTERN_SEED                                                                 0x1b83\n#define mmDIG3_DIG_RANDOM_PATTERN_SEED_BASE_IDX                                                        2\n#define mmDIG3_DIG_FIFO_STATUS                                                                         0x1b84\n#define mmDIG3_DIG_FIFO_STATUS_BASE_IDX                                                                2\n#define mmDIG3_HDMI_CONTROL                                                                            0x1b87\n#define mmDIG3_HDMI_CONTROL_BASE_IDX                                                                   2\n#define mmDIG3_HDMI_STATUS                                                                             0x1b88\n#define mmDIG3_HDMI_STATUS_BASE_IDX                                                                    2\n#define mmDIG3_HDMI_AUDIO_PACKET_CONTROL                                                               0x1b89\n#define mmDIG3_HDMI_AUDIO_PACKET_CONTROL_BASE_IDX                                                      2\n#define mmDIG3_HDMI_ACR_PACKET_CONTROL                                                                 0x1b8a\n#define mmDIG3_HDMI_ACR_PACKET_CONTROL_BASE_IDX                                                        2\n#define mmDIG3_HDMI_VBI_PACKET_CONTROL                                                                 0x1b8b\n#define mmDIG3_HDMI_VBI_PACKET_CONTROL_BASE_IDX                                                        2\n#define mmDIG3_HDMI_INFOFRAME_CONTROL0                                                                 0x1b8c\n#define mmDIG3_HDMI_INFOFRAME_CONTROL0_BASE_IDX                                                        2\n#define mmDIG3_HDMI_INFOFRAME_CONTROL1                                                                 0x1b8d\n#define mmDIG3_HDMI_INFOFRAME_CONTROL1_BASE_IDX                                                        2\n#define mmDIG3_HDMI_GENERIC_PACKET_CONTROL0                                                            0x1b8e\n#define mmDIG3_HDMI_GENERIC_PACKET_CONTROL0_BASE_IDX                                                   2\n#define mmDIG3_AFMT_INTERRUPT_STATUS                                                                   0x1b8f\n#define mmDIG3_AFMT_INTERRUPT_STATUS_BASE_IDX                                                          2\n#define mmDIG3_HDMI_GC                                                                                 0x1b91\n#define mmDIG3_HDMI_GC_BASE_IDX                                                                        2\n#define mmDIG3_AFMT_AUDIO_PACKET_CONTROL2                                                              0x1b92\n#define mmDIG3_AFMT_AUDIO_PACKET_CONTROL2_BASE_IDX                                                     2\n#define mmDIG3_AFMT_ISRC1_0                                                                            0x1b93\n#define mmDIG3_AFMT_ISRC1_0_BASE_IDX                                                                   2\n#define mmDIG3_AFMT_ISRC1_1                                                                            0x1b94\n#define mmDIG3_AFMT_ISRC1_1_BASE_IDX                                                                   2\n#define mmDIG3_AFMT_ISRC1_2                                                                            0x1b95\n#define mmDIG3_AFMT_ISRC1_2_BASE_IDX                                                                   2\n#define mmDIG3_AFMT_ISRC1_3                                                                            0x1b96\n#define mmDIG3_AFMT_ISRC1_3_BASE_IDX                                                                   2\n#define mmDIG3_AFMT_ISRC1_4                                                                            0x1b97\n#define mmDIG3_AFMT_ISRC1_4_BASE_IDX                                                                   2\n#define mmDIG3_AFMT_ISRC2_0                                                                            0x1b98\n#define mmDIG3_AFMT_ISRC2_0_BASE_IDX                                                                   2\n#define mmDIG3_AFMT_ISRC2_1                                                                            0x1b99\n#define mmDIG3_AFMT_ISRC2_1_BASE_IDX                                                                   2\n#define mmDIG3_AFMT_ISRC2_2                                                                            0x1b9a\n#define mmDIG3_AFMT_ISRC2_2_BASE_IDX                                                                   2\n#define mmDIG3_AFMT_ISRC2_3                                                                            0x1b9b\n#define mmDIG3_AFMT_ISRC2_3_BASE_IDX                                                                   2\n#define mmDIG3_AFMT_AVI_INFO0                                                                          0x1b9c\n#define mmDIG3_AFMT_AVI_INFO0_BASE_IDX                                                                 2\n#define mmDIG3_AFMT_AVI_INFO1                                                                          0x1b9d\n#define mmDIG3_AFMT_AVI_INFO1_BASE_IDX                                                                 2\n#define mmDIG3_AFMT_AVI_INFO2                                                                          0x1b9e\n#define mmDIG3_AFMT_AVI_INFO2_BASE_IDX                                                                 2\n#define mmDIG3_AFMT_AVI_INFO3                                                                          0x1b9f\n#define mmDIG3_AFMT_AVI_INFO3_BASE_IDX                                                                 2\n#define mmDIG3_AFMT_MPEG_INFO0                                                                         0x1ba0\n#define mmDIG3_AFMT_MPEG_INFO0_BASE_IDX                                                                2\n#define mmDIG3_AFMT_MPEG_INFO1                                                                         0x1ba1\n#define mmDIG3_AFMT_MPEG_INFO1_BASE_IDX                                                                2\n#define mmDIG3_AFMT_GENERIC_HDR                                                                        0x1ba2\n#define mmDIG3_AFMT_GENERIC_HDR_BASE_IDX                                                               2\n#define mmDIG3_AFMT_GENERIC_0                                                                          0x1ba3\n#define mmDIG3_AFMT_GENERIC_0_BASE_IDX                                                                 2\n#define mmDIG3_AFMT_GENERIC_1                                                                          0x1ba4\n#define mmDIG3_AFMT_GENERIC_1_BASE_IDX                                                                 2\n#define mmDIG3_AFMT_GENERIC_2                                                                          0x1ba5\n#define mmDIG3_AFMT_GENERIC_2_BASE_IDX                                                                 2\n#define mmDIG3_AFMT_GENERIC_3                                                                          0x1ba6\n#define mmDIG3_AFMT_GENERIC_3_BASE_IDX                                                                 2\n#define mmDIG3_AFMT_GENERIC_4                                                                          0x1ba7\n#define mmDIG3_AFMT_GENERIC_4_BASE_IDX                                                                 2\n#define mmDIG3_AFMT_GENERIC_5                                                                          0x1ba8\n#define mmDIG3_AFMT_GENERIC_5_BASE_IDX                                                                 2\n#define mmDIG3_AFMT_GENERIC_6                                                                          0x1ba9\n#define mmDIG3_AFMT_GENERIC_6_BASE_IDX                                                                 2\n#define mmDIG3_AFMT_GENERIC_7                                                                          0x1baa\n#define mmDIG3_AFMT_GENERIC_7_BASE_IDX                                                                 2\n#define mmDIG3_HDMI_GENERIC_PACKET_CONTROL1                                                            0x1bab\n#define mmDIG3_HDMI_GENERIC_PACKET_CONTROL1_BASE_IDX                                                   2\n#define mmDIG3_HDMI_ACR_32_0                                                                           0x1bac\n#define mmDIG3_HDMI_ACR_32_0_BASE_IDX                                                                  2\n#define mmDIG3_HDMI_ACR_32_1                                                                           0x1bad\n#define mmDIG3_HDMI_ACR_32_1_BASE_IDX                                                                  2\n#define mmDIG3_HDMI_ACR_44_0                                                                           0x1bae\n#define mmDIG3_HDMI_ACR_44_0_BASE_IDX                                                                  2\n#define mmDIG3_HDMI_ACR_44_1                                                                           0x1baf\n#define mmDIG3_HDMI_ACR_44_1_BASE_IDX                                                                  2\n#define mmDIG3_HDMI_ACR_48_0                                                                           0x1bb0\n#define mmDIG3_HDMI_ACR_48_0_BASE_IDX                                                                  2\n#define mmDIG3_HDMI_ACR_48_1                                                                           0x1bb1\n#define mmDIG3_HDMI_ACR_48_1_BASE_IDX                                                                  2\n#define mmDIG3_HDMI_ACR_STATUS_0                                                                       0x1bb2\n#define mmDIG3_HDMI_ACR_STATUS_0_BASE_IDX                                                              2\n#define mmDIG3_HDMI_ACR_STATUS_1                                                                       0x1bb3\n#define mmDIG3_HDMI_ACR_STATUS_1_BASE_IDX                                                              2\n#define mmDIG3_AFMT_AUDIO_INFO0                                                                        0x1bb4\n#define mmDIG3_AFMT_AUDIO_INFO0_BASE_IDX                                                               2\n#define mmDIG3_AFMT_AUDIO_INFO1                                                                        0x1bb5\n#define mmDIG3_AFMT_AUDIO_INFO1_BASE_IDX                                                               2\n#define mmDIG3_AFMT_60958_0                                                                            0x1bb6\n#define mmDIG3_AFMT_60958_0_BASE_IDX                                                                   2\n#define mmDIG3_AFMT_60958_1                                                                            0x1bb7\n#define mmDIG3_AFMT_60958_1_BASE_IDX                                                                   2\n#define mmDIG3_AFMT_AUDIO_CRC_CONTROL                                                                  0x1bb8\n#define mmDIG3_AFMT_AUDIO_CRC_CONTROL_BASE_IDX                                                         2\n#define mmDIG3_AFMT_RAMP_CONTROL0                                                                      0x1bb9\n#define mmDIG3_AFMT_RAMP_CONTROL0_BASE_IDX                                                             2\n#define mmDIG3_AFMT_RAMP_CONTROL1                                                                      0x1bba\n#define mmDIG3_AFMT_RAMP_CONTROL1_BASE_IDX                                                             2\n#define mmDIG3_AFMT_RAMP_CONTROL2                                                                      0x1bbb\n#define mmDIG3_AFMT_RAMP_CONTROL2_BASE_IDX                                                             2\n#define mmDIG3_AFMT_RAMP_CONTROL3                                                                      0x1bbc\n#define mmDIG3_AFMT_RAMP_CONTROL3_BASE_IDX                                                             2\n#define mmDIG3_AFMT_60958_2                                                                            0x1bbd\n#define mmDIG3_AFMT_60958_2_BASE_IDX                                                                   2\n#define mmDIG3_AFMT_AUDIO_CRC_RESULT                                                                   0x1bbe\n#define mmDIG3_AFMT_AUDIO_CRC_RESULT_BASE_IDX                                                          2\n#define mmDIG3_AFMT_STATUS                                                                             0x1bbf\n#define mmDIG3_AFMT_STATUS_BASE_IDX                                                                    2\n#define mmDIG3_AFMT_AUDIO_PACKET_CONTROL                                                               0x1bc0\n#define mmDIG3_AFMT_AUDIO_PACKET_CONTROL_BASE_IDX                                                      2\n#define mmDIG3_AFMT_VBI_PACKET_CONTROL                                                                 0x1bc1\n#define mmDIG3_AFMT_VBI_PACKET_CONTROL_BASE_IDX                                                        2\n#define mmDIG3_AFMT_INFOFRAME_CONTROL0                                                                 0x1bc2\n#define mmDIG3_AFMT_INFOFRAME_CONTROL0_BASE_IDX                                                        2\n#define mmDIG3_AFMT_AUDIO_SRC_CONTROL                                                                  0x1bc3\n#define mmDIG3_AFMT_AUDIO_SRC_CONTROL_BASE_IDX                                                         2\n#define mmDIG3_DIG_BE_CNTL                                                                             0x1bc5\n#define mmDIG3_DIG_BE_CNTL_BASE_IDX                                                                    2\n#define mmDIG3_DIG_BE_EN_CNTL                                                                          0x1bc6\n#define mmDIG3_DIG_BE_EN_CNTL_BASE_IDX                                                                 2\n#define mmDIG3_TMDS_CNTL                                                                               0x1be9\n#define mmDIG3_TMDS_CNTL_BASE_IDX                                                                      2\n#define mmDIG3_TMDS_CONTROL_CHAR                                                                       0x1bea\n#define mmDIG3_TMDS_CONTROL_CHAR_BASE_IDX                                                              2\n#define mmDIG3_TMDS_CONTROL0_FEEDBACK                                                                  0x1beb\n#define mmDIG3_TMDS_CONTROL0_FEEDBACK_BASE_IDX                                                         2\n#define mmDIG3_TMDS_STEREOSYNC_CTL_SEL                                                                 0x1bec\n#define mmDIG3_TMDS_STEREOSYNC_CTL_SEL_BASE_IDX                                                        2\n#define mmDIG3_TMDS_SYNC_CHAR_PATTERN_0_1                                                              0x1bed\n#define mmDIG3_TMDS_SYNC_CHAR_PATTERN_0_1_BASE_IDX                                                     2\n#define mmDIG3_TMDS_SYNC_CHAR_PATTERN_2_3                                                              0x1bee\n#define mmDIG3_TMDS_SYNC_CHAR_PATTERN_2_3_BASE_IDX                                                     2\n#define mmDIG3_TMDS_CTL_BITS                                                                           0x1bf0\n#define mmDIG3_TMDS_CTL_BITS_BASE_IDX                                                                  2\n#define mmDIG3_TMDS_DCBALANCER_CONTROL                                                                 0x1bf1\n#define mmDIG3_TMDS_DCBALANCER_CONTROL_BASE_IDX                                                        2\n#define mmDIG3_TMDS_CTL0_1_GEN_CNTL                                                                    0x1bf3\n#define mmDIG3_TMDS_CTL0_1_GEN_CNTL_BASE_IDX                                                           2\n#define mmDIG3_TMDS_CTL2_3_GEN_CNTL                                                                    0x1bf4\n#define mmDIG3_TMDS_CTL2_3_GEN_CNTL_BASE_IDX                                                           2\n#define mmDIG3_DIG_VERSION                                                                             0x1bf6\n#define mmDIG3_DIG_VERSION_BASE_IDX                                                                    2\n#define mmDIG3_DIG_LANE_ENABLE                                                                         0x1bf7\n#define mmDIG3_DIG_LANE_ENABLE_BASE_IDX                                                                2\n#define mmDIG3_AFMT_CNTL                                                                               0x1bfc\n#define mmDIG3_AFMT_CNTL_BASE_IDX                                                                      2\n\n\n\n\n#define mmDP3_DP_LINK_CNTL                                                                             0x1c1e\n#define mmDP3_DP_LINK_CNTL_BASE_IDX                                                                    2\n#define mmDP3_DP_PIXEL_FORMAT                                                                          0x1c1f\n#define mmDP3_DP_PIXEL_FORMAT_BASE_IDX                                                                 2\n#define mmDP3_DP_MSA_COLORIMETRY                                                                       0x1c20\n#define mmDP3_DP_MSA_COLORIMETRY_BASE_IDX                                                              2\n#define mmDP3_DP_CONFIG                                                                                0x1c21\n#define mmDP3_DP_CONFIG_BASE_IDX                                                                       2\n#define mmDP3_DP_VID_STREAM_CNTL                                                                       0x1c22\n#define mmDP3_DP_VID_STREAM_CNTL_BASE_IDX                                                              2\n#define mmDP3_DP_STEER_FIFO                                                                            0x1c23\n#define mmDP3_DP_STEER_FIFO_BASE_IDX                                                                   2\n#define mmDP3_DP_MSA_MISC                                                                              0x1c24\n#define mmDP3_DP_MSA_MISC_BASE_IDX                                                                     2\n#define mmDP3_DP_VID_TIMING                                                                            0x1c26\n#define mmDP3_DP_VID_TIMING_BASE_IDX                                                                   2\n#define mmDP3_DP_VID_N                                                                                 0x1c27\n#define mmDP3_DP_VID_N_BASE_IDX                                                                        2\n#define mmDP3_DP_VID_M                                                                                 0x1c28\n#define mmDP3_DP_VID_M_BASE_IDX                                                                        2\n#define mmDP3_DP_LINK_FRAMING_CNTL                                                                     0x1c29\n#define mmDP3_DP_LINK_FRAMING_CNTL_BASE_IDX                                                            2\n#define mmDP3_DP_HBR2_EYE_PATTERN                                                                      0x1c2a\n#define mmDP3_DP_HBR2_EYE_PATTERN_BASE_IDX                                                             2\n#define mmDP3_DP_VID_MSA_VBID                                                                          0x1c2b\n#define mmDP3_DP_VID_MSA_VBID_BASE_IDX                                                                 2\n#define mmDP3_DP_VID_INTERRUPT_CNTL                                                                    0x1c2c\n#define mmDP3_DP_VID_INTERRUPT_CNTL_BASE_IDX                                                           2\n#define mmDP3_DP_DPHY_CNTL                                                                             0x1c2d\n#define mmDP3_DP_DPHY_CNTL_BASE_IDX                                                                    2\n#define mmDP3_DP_DPHY_TRAINING_PATTERN_SEL                                                             0x1c2e\n#define mmDP3_DP_DPHY_TRAINING_PATTERN_SEL_BASE_IDX                                                    2\n#define mmDP3_DP_DPHY_SYM0                                                                             0x1c2f\n#define mmDP3_DP_DPHY_SYM0_BASE_IDX                                                                    2\n#define mmDP3_DP_DPHY_SYM1                                                                             0x1c30\n#define mmDP3_DP_DPHY_SYM1_BASE_IDX                                                                    2\n#define mmDP3_DP_DPHY_SYM2                                                                             0x1c31\n#define mmDP3_DP_DPHY_SYM2_BASE_IDX                                                                    2\n#define mmDP3_DP_DPHY_8B10B_CNTL                                                                       0x1c32\n#define mmDP3_DP_DPHY_8B10B_CNTL_BASE_IDX                                                              2\n#define mmDP3_DP_DPHY_PRBS_CNTL                                                                        0x1c33\n#define mmDP3_DP_DPHY_PRBS_CNTL_BASE_IDX                                                               2\n#define mmDP3_DP_DPHY_SCRAM_CNTL                                                                       0x1c34\n#define mmDP3_DP_DPHY_SCRAM_CNTL_BASE_IDX                                                              2\n#define mmDP3_DP_DPHY_CRC_EN                                                                           0x1c35\n#define mmDP3_DP_DPHY_CRC_EN_BASE_IDX                                                                  2\n#define mmDP3_DP_DPHY_CRC_CNTL                                                                         0x1c36\n#define mmDP3_DP_DPHY_CRC_CNTL_BASE_IDX                                                                2\n#define mmDP3_DP_DPHY_CRC_RESULT                                                                       0x1c37\n#define mmDP3_DP_DPHY_CRC_RESULT_BASE_IDX                                                              2\n#define mmDP3_DP_DPHY_CRC_MST_CNTL                                                                     0x1c38\n#define mmDP3_DP_DPHY_CRC_MST_CNTL_BASE_IDX                                                            2\n#define mmDP3_DP_DPHY_CRC_MST_STATUS                                                                   0x1c39\n#define mmDP3_DP_DPHY_CRC_MST_STATUS_BASE_IDX                                                          2\n#define mmDP3_DP_DPHY_FAST_TRAINING                                                                    0x1c3a\n#define mmDP3_DP_DPHY_FAST_TRAINING_BASE_IDX                                                           2\n#define mmDP3_DP_DPHY_FAST_TRAINING_STATUS                                                             0x1c3b\n#define mmDP3_DP_DPHY_FAST_TRAINING_STATUS_BASE_IDX                                                    2\n#define mmDP3_DP_MSA_V_TIMING_OVERRIDE1                                                                0x1c3c\n#define mmDP3_DP_MSA_V_TIMING_OVERRIDE1_BASE_IDX                                                       2\n#define mmDP3_DP_MSA_V_TIMING_OVERRIDE2                                                                0x1c3d\n#define mmDP3_DP_MSA_V_TIMING_OVERRIDE2_BASE_IDX                                                       2\n#define mmDP3_DP_SEC_CNTL                                                                              0x1c41\n#define mmDP3_DP_SEC_CNTL_BASE_IDX                                                                     2\n#define mmDP3_DP_SEC_CNTL1                                                                             0x1c42\n#define mmDP3_DP_SEC_CNTL1_BASE_IDX                                                                    2\n#define mmDP3_DP_SEC_FRAMING1                                                                          0x1c43\n#define mmDP3_DP_SEC_FRAMING1_BASE_IDX                                                                 2\n#define mmDP3_DP_SEC_FRAMING2                                                                          0x1c44\n#define mmDP3_DP_SEC_FRAMING2_BASE_IDX                                                                 2\n#define mmDP3_DP_SEC_FRAMING3                                                                          0x1c45\n#define mmDP3_DP_SEC_FRAMING3_BASE_IDX                                                                 2\n#define mmDP3_DP_SEC_FRAMING4                                                                          0x1c46\n#define mmDP3_DP_SEC_FRAMING4_BASE_IDX                                                                 2\n#define mmDP3_DP_SEC_AUD_N                                                                             0x1c47\n#define mmDP3_DP_SEC_AUD_N_BASE_IDX                                                                    2\n#define mmDP3_DP_SEC_AUD_N_READBACK                                                                    0x1c48\n#define mmDP3_DP_SEC_AUD_N_READBACK_BASE_IDX                                                           2\n#define mmDP3_DP_SEC_AUD_M                                                                             0x1c49\n#define mmDP3_DP_SEC_AUD_M_BASE_IDX                                                                    2\n#define mmDP3_DP_SEC_AUD_M_READBACK                                                                    0x1c4a\n#define mmDP3_DP_SEC_AUD_M_READBACK_BASE_IDX                                                           2\n#define mmDP3_DP_SEC_TIMESTAMP                                                                         0x1c4b\n#define mmDP3_DP_SEC_TIMESTAMP_BASE_IDX                                                                2\n#define mmDP3_DP_SEC_PACKET_CNTL                                                                       0x1c4c\n#define mmDP3_DP_SEC_PACKET_CNTL_BASE_IDX                                                              2\n#define mmDP3_DP_MSE_RATE_CNTL                                                                         0x1c4d\n#define mmDP3_DP_MSE_RATE_CNTL_BASE_IDX                                                                2\n#define mmDP3_DP_MSE_RATE_UPDATE                                                                       0x1c4f\n#define mmDP3_DP_MSE_RATE_UPDATE_BASE_IDX                                                              2\n#define mmDP3_DP_MSE_SAT0                                                                              0x1c50\n#define mmDP3_DP_MSE_SAT0_BASE_IDX                                                                     2\n#define mmDP3_DP_MSE_SAT1                                                                              0x1c51\n#define mmDP3_DP_MSE_SAT1_BASE_IDX                                                                     2\n#define mmDP3_DP_MSE_SAT2                                                                              0x1c52\n#define mmDP3_DP_MSE_SAT2_BASE_IDX                                                                     2\n#define mmDP3_DP_MSE_SAT_UPDATE                                                                        0x1c53\n#define mmDP3_DP_MSE_SAT_UPDATE_BASE_IDX                                                               2\n#define mmDP3_DP_MSE_LINK_TIMING                                                                       0x1c54\n#define mmDP3_DP_MSE_LINK_TIMING_BASE_IDX                                                              2\n#define mmDP3_DP_MSE_MISC_CNTL                                                                         0x1c55\n#define mmDP3_DP_MSE_MISC_CNTL_BASE_IDX                                                                2\n#define mmDP3_DP_DPHY_BS_SR_SWAP_CNTL                                                                  0x1c5a\n#define mmDP3_DP_DPHY_BS_SR_SWAP_CNTL_BASE_IDX                                                         2\n#define mmDP3_DP_DPHY_HBR2_PATTERN_CONTROL                                                             0x1c5b\n#define mmDP3_DP_DPHY_HBR2_PATTERN_CONTROL_BASE_IDX                                                    2\n#define mmDP3_DP_MSE_SAT0_STATUS                                                                       0x1c5d\n#define mmDP3_DP_MSE_SAT0_STATUS_BASE_IDX                                                              2\n#define mmDP3_DP_MSE_SAT1_STATUS                                                                       0x1c5e\n#define mmDP3_DP_MSE_SAT1_STATUS_BASE_IDX                                                              2\n#define mmDP3_DP_MSE_SAT2_STATUS                                                                       0x1c5f\n#define mmDP3_DP_MSE_SAT2_STATUS_BASE_IDX                                                              2\n\n\n\n\n#define mmDIG4_DIG_FE_CNTL                                                                             0x1c7e\n#define mmDIG4_DIG_FE_CNTL_BASE_IDX                                                                    2\n#define mmDIG4_DIG_OUTPUT_CRC_CNTL                                                                     0x1c7f\n#define mmDIG4_DIG_OUTPUT_CRC_CNTL_BASE_IDX                                                            2\n#define mmDIG4_DIG_OUTPUT_CRC_RESULT                                                                   0x1c80\n#define mmDIG4_DIG_OUTPUT_CRC_RESULT_BASE_IDX                                                          2\n#define mmDIG4_DIG_CLOCK_PATTERN                                                                       0x1c81\n#define mmDIG4_DIG_CLOCK_PATTERN_BASE_IDX                                                              2\n#define mmDIG4_DIG_TEST_PATTERN                                                                        0x1c82\n#define mmDIG4_DIG_TEST_PATTERN_BASE_IDX                                                               2\n#define mmDIG4_DIG_RANDOM_PATTERN_SEED                                                                 0x1c83\n#define mmDIG4_DIG_RANDOM_PATTERN_SEED_BASE_IDX                                                        2\n#define mmDIG4_DIG_FIFO_STATUS                                                                         0x1c84\n#define mmDIG4_DIG_FIFO_STATUS_BASE_IDX                                                                2\n#define mmDIG4_HDMI_CONTROL                                                                            0x1c87\n#define mmDIG4_HDMI_CONTROL_BASE_IDX                                                                   2\n#define mmDIG4_HDMI_STATUS                                                                             0x1c88\n#define mmDIG4_HDMI_STATUS_BASE_IDX                                                                    2\n#define mmDIG4_HDMI_AUDIO_PACKET_CONTROL                                                               0x1c89\n#define mmDIG4_HDMI_AUDIO_PACKET_CONTROL_BASE_IDX                                                      2\n#define mmDIG4_HDMI_ACR_PACKET_CONTROL                                                                 0x1c8a\n#define mmDIG4_HDMI_ACR_PACKET_CONTROL_BASE_IDX                                                        2\n#define mmDIG4_HDMI_VBI_PACKET_CONTROL                                                                 0x1c8b\n#define mmDIG4_HDMI_VBI_PACKET_CONTROL_BASE_IDX                                                        2\n#define mmDIG4_HDMI_INFOFRAME_CONTROL0                                                                 0x1c8c\n#define mmDIG4_HDMI_INFOFRAME_CONTROL0_BASE_IDX                                                        2\n#define mmDIG4_HDMI_INFOFRAME_CONTROL1                                                                 0x1c8d\n#define mmDIG4_HDMI_INFOFRAME_CONTROL1_BASE_IDX                                                        2\n#define mmDIG4_HDMI_GENERIC_PACKET_CONTROL0                                                            0x1c8e\n#define mmDIG4_HDMI_GENERIC_PACKET_CONTROL0_BASE_IDX                                                   2\n#define mmDIG4_AFMT_INTERRUPT_STATUS                                                                   0x1c8f\n#define mmDIG4_AFMT_INTERRUPT_STATUS_BASE_IDX                                                          2\n#define mmDIG4_HDMI_GC                                                                                 0x1c91\n#define mmDIG4_HDMI_GC_BASE_IDX                                                                        2\n#define mmDIG4_AFMT_AUDIO_PACKET_CONTROL2                                                              0x1c92\n#define mmDIG4_AFMT_AUDIO_PACKET_CONTROL2_BASE_IDX                                                     2\n#define mmDIG4_AFMT_ISRC1_0                                                                            0x1c93\n#define mmDIG4_AFMT_ISRC1_0_BASE_IDX                                                                   2\n#define mmDIG4_AFMT_ISRC1_1                                                                            0x1c94\n#define mmDIG4_AFMT_ISRC1_1_BASE_IDX                                                                   2\n#define mmDIG4_AFMT_ISRC1_2                                                                            0x1c95\n#define mmDIG4_AFMT_ISRC1_2_BASE_IDX                                                                   2\n#define mmDIG4_AFMT_ISRC1_3                                                                            0x1c96\n#define mmDIG4_AFMT_ISRC1_3_BASE_IDX                                                                   2\n#define mmDIG4_AFMT_ISRC1_4                                                                            0x1c97\n#define mmDIG4_AFMT_ISRC1_4_BASE_IDX                                                                   2\n#define mmDIG4_AFMT_ISRC2_0                                                                            0x1c98\n#define mmDIG4_AFMT_ISRC2_0_BASE_IDX                                                                   2\n#define mmDIG4_AFMT_ISRC2_1                                                                            0x1c99\n#define mmDIG4_AFMT_ISRC2_1_BASE_IDX                                                                   2\n#define mmDIG4_AFMT_ISRC2_2                                                                            0x1c9a\n#define mmDIG4_AFMT_ISRC2_2_BASE_IDX                                                                   2\n#define mmDIG4_AFMT_ISRC2_3                                                                            0x1c9b\n#define mmDIG4_AFMT_ISRC2_3_BASE_IDX                                                                   2\n#define mmDIG4_AFMT_AVI_INFO0                                                                          0x1c9c\n#define mmDIG4_AFMT_AVI_INFO0_BASE_IDX                                                                 2\n#define mmDIG4_AFMT_AVI_INFO1                                                                          0x1c9d\n#define mmDIG4_AFMT_AVI_INFO1_BASE_IDX                                                                 2\n#define mmDIG4_AFMT_AVI_INFO2                                                                          0x1c9e\n#define mmDIG4_AFMT_AVI_INFO2_BASE_IDX                                                                 2\n#define mmDIG4_AFMT_AVI_INFO3                                                                          0x1c9f\n#define mmDIG4_AFMT_AVI_INFO3_BASE_IDX                                                                 2\n#define mmDIG4_AFMT_MPEG_INFO0                                                                         0x1ca0\n#define mmDIG4_AFMT_MPEG_INFO0_BASE_IDX                                                                2\n#define mmDIG4_AFMT_MPEG_INFO1                                                                         0x1ca1\n#define mmDIG4_AFMT_MPEG_INFO1_BASE_IDX                                                                2\n#define mmDIG4_AFMT_GENERIC_HDR                                                                        0x1ca2\n#define mmDIG4_AFMT_GENERIC_HDR_BASE_IDX                                                               2\n#define mmDIG4_AFMT_GENERIC_0                                                                          0x1ca3\n#define mmDIG4_AFMT_GENERIC_0_BASE_IDX                                                                 2\n#define mmDIG4_AFMT_GENERIC_1                                                                          0x1ca4\n#define mmDIG4_AFMT_GENERIC_1_BASE_IDX                                                                 2\n#define mmDIG4_AFMT_GENERIC_2                                                                          0x1ca5\n#define mmDIG4_AFMT_GENERIC_2_BASE_IDX                                                                 2\n#define mmDIG4_AFMT_GENERIC_3                                                                          0x1ca6\n#define mmDIG4_AFMT_GENERIC_3_BASE_IDX                                                                 2\n#define mmDIG4_AFMT_GENERIC_4                                                                          0x1ca7\n#define mmDIG4_AFMT_GENERIC_4_BASE_IDX                                                                 2\n#define mmDIG4_AFMT_GENERIC_5                                                                          0x1ca8\n#define mmDIG4_AFMT_GENERIC_5_BASE_IDX                                                                 2\n#define mmDIG4_AFMT_GENERIC_6                                                                          0x1ca9\n#define mmDIG4_AFMT_GENERIC_6_BASE_IDX                                                                 2\n#define mmDIG4_AFMT_GENERIC_7                                                                          0x1caa\n#define mmDIG4_AFMT_GENERIC_7_BASE_IDX                                                                 2\n#define mmDIG4_HDMI_GENERIC_PACKET_CONTROL1                                                            0x1cab\n#define mmDIG4_HDMI_GENERIC_PACKET_CONTROL1_BASE_IDX                                                   2\n#define mmDIG4_HDMI_ACR_32_0                                                                           0x1cac\n#define mmDIG4_HDMI_ACR_32_0_BASE_IDX                                                                  2\n#define mmDIG4_HDMI_ACR_32_1                                                                           0x1cad\n#define mmDIG4_HDMI_ACR_32_1_BASE_IDX                                                                  2\n#define mmDIG4_HDMI_ACR_44_0                                                                           0x1cae\n#define mmDIG4_HDMI_ACR_44_0_BASE_IDX                                                                  2\n#define mmDIG4_HDMI_ACR_44_1                                                                           0x1caf\n#define mmDIG4_HDMI_ACR_44_1_BASE_IDX                                                                  2\n#define mmDIG4_HDMI_ACR_48_0                                                                           0x1cb0\n#define mmDIG4_HDMI_ACR_48_0_BASE_IDX                                                                  2\n#define mmDIG4_HDMI_ACR_48_1                                                                           0x1cb1\n#define mmDIG4_HDMI_ACR_48_1_BASE_IDX                                                                  2\n#define mmDIG4_HDMI_ACR_STATUS_0                                                                       0x1cb2\n#define mmDIG4_HDMI_ACR_STATUS_0_BASE_IDX                                                              2\n#define mmDIG4_HDMI_ACR_STATUS_1                                                                       0x1cb3\n#define mmDIG4_HDMI_ACR_STATUS_1_BASE_IDX                                                              2\n#define mmDIG4_AFMT_AUDIO_INFO0                                                                        0x1cb4\n#define mmDIG4_AFMT_AUDIO_INFO0_BASE_IDX                                                               2\n#define mmDIG4_AFMT_AUDIO_INFO1                                                                        0x1cb5\n#define mmDIG4_AFMT_AUDIO_INFO1_BASE_IDX                                                               2\n#define mmDIG4_AFMT_60958_0                                                                            0x1cb6\n#define mmDIG4_AFMT_60958_0_BASE_IDX                                                                   2\n#define mmDIG4_AFMT_60958_1                                                                            0x1cb7\n#define mmDIG4_AFMT_60958_1_BASE_IDX                                                                   2\n#define mmDIG4_AFMT_AUDIO_CRC_CONTROL                                                                  0x1cb8\n#define mmDIG4_AFMT_AUDIO_CRC_CONTROL_BASE_IDX                                                         2\n#define mmDIG4_AFMT_RAMP_CONTROL0                                                                      0x1cb9\n#define mmDIG4_AFMT_RAMP_CONTROL0_BASE_IDX                                                             2\n#define mmDIG4_AFMT_RAMP_CONTROL1                                                                      0x1cba\n#define mmDIG4_AFMT_RAMP_CONTROL1_BASE_IDX                                                             2\n#define mmDIG4_AFMT_RAMP_CONTROL2                                                                      0x1cbb\n#define mmDIG4_AFMT_RAMP_CONTROL2_BASE_IDX                                                             2\n#define mmDIG4_AFMT_RAMP_CONTROL3                                                                      0x1cbc\n#define mmDIG4_AFMT_RAMP_CONTROL3_BASE_IDX                                                             2\n#define mmDIG4_AFMT_60958_2                                                                            0x1cbd\n#define mmDIG4_AFMT_60958_2_BASE_IDX                                                                   2\n#define mmDIG4_AFMT_AUDIO_CRC_RESULT                                                                   0x1cbe\n#define mmDIG4_AFMT_AUDIO_CRC_RESULT_BASE_IDX                                                          2\n#define mmDIG4_AFMT_STATUS                                                                             0x1cbf\n#define mmDIG4_AFMT_STATUS_BASE_IDX                                                                    2\n#define mmDIG4_AFMT_AUDIO_PACKET_CONTROL                                                               0x1cc0\n#define mmDIG4_AFMT_AUDIO_PACKET_CONTROL_BASE_IDX                                                      2\n#define mmDIG4_AFMT_VBI_PACKET_CONTROL                                                                 0x1cc1\n#define mmDIG4_AFMT_VBI_PACKET_CONTROL_BASE_IDX                                                        2\n#define mmDIG4_AFMT_INFOFRAME_CONTROL0                                                                 0x1cc2\n#define mmDIG4_AFMT_INFOFRAME_CONTROL0_BASE_IDX                                                        2\n#define mmDIG4_AFMT_AUDIO_SRC_CONTROL                                                                  0x1cc3\n#define mmDIG4_AFMT_AUDIO_SRC_CONTROL_BASE_IDX                                                         2\n#define mmDIG4_DIG_BE_CNTL                                                                             0x1cc5\n#define mmDIG4_DIG_BE_CNTL_BASE_IDX                                                                    2\n#define mmDIG4_DIG_BE_EN_CNTL                                                                          0x1cc6\n#define mmDIG4_DIG_BE_EN_CNTL_BASE_IDX                                                                 2\n#define mmDIG4_TMDS_CNTL                                                                               0x1ce9\n#define mmDIG4_TMDS_CNTL_BASE_IDX                                                                      2\n#define mmDIG4_TMDS_CONTROL_CHAR                                                                       0x1cea\n#define mmDIG4_TMDS_CONTROL_CHAR_BASE_IDX                                                              2\n#define mmDIG4_TMDS_CONTROL0_FEEDBACK                                                                  0x1ceb\n#define mmDIG4_TMDS_CONTROL0_FEEDBACK_BASE_IDX                                                         2\n#define mmDIG4_TMDS_STEREOSYNC_CTL_SEL                                                                 0x1cec\n#define mmDIG4_TMDS_STEREOSYNC_CTL_SEL_BASE_IDX                                                        2\n#define mmDIG4_TMDS_SYNC_CHAR_PATTERN_0_1                                                              0x1ced\n#define mmDIG4_TMDS_SYNC_CHAR_PATTERN_0_1_BASE_IDX                                                     2\n#define mmDIG4_TMDS_SYNC_CHAR_PATTERN_2_3                                                              0x1cee\n#define mmDIG4_TMDS_SYNC_CHAR_PATTERN_2_3_BASE_IDX                                                     2\n#define mmDIG4_TMDS_CTL_BITS                                                                           0x1cf0\n#define mmDIG4_TMDS_CTL_BITS_BASE_IDX                                                                  2\n#define mmDIG4_TMDS_DCBALANCER_CONTROL                                                                 0x1cf1\n#define mmDIG4_TMDS_DCBALANCER_CONTROL_BASE_IDX                                                        2\n#define mmDIG4_TMDS_CTL0_1_GEN_CNTL                                                                    0x1cf3\n#define mmDIG4_TMDS_CTL0_1_GEN_CNTL_BASE_IDX                                                           2\n#define mmDIG4_TMDS_CTL2_3_GEN_CNTL                                                                    0x1cf4\n#define mmDIG4_TMDS_CTL2_3_GEN_CNTL_BASE_IDX                                                           2\n#define mmDIG4_DIG_VERSION                                                                             0x1cf6\n#define mmDIG4_DIG_VERSION_BASE_IDX                                                                    2\n#define mmDIG4_DIG_LANE_ENABLE                                                                         0x1cf7\n#define mmDIG4_DIG_LANE_ENABLE_BASE_IDX                                                                2\n#define mmDIG4_AFMT_CNTL                                                                               0x1cfc\n#define mmDIG4_AFMT_CNTL_BASE_IDX                                                                      2\n\n\n\n\n#define mmDP4_DP_LINK_CNTL                                                                             0x1d1e\n#define mmDP4_DP_LINK_CNTL_BASE_IDX                                                                    2\n#define mmDP4_DP_PIXEL_FORMAT                                                                          0x1d1f\n#define mmDP4_DP_PIXEL_FORMAT_BASE_IDX                                                                 2\n#define mmDP4_DP_MSA_COLORIMETRY                                                                       0x1d20\n#define mmDP4_DP_MSA_COLORIMETRY_BASE_IDX                                                              2\n#define mmDP4_DP_CONFIG                                                                                0x1d21\n#define mmDP4_DP_CONFIG_BASE_IDX                                                                       2\n#define mmDP4_DP_VID_STREAM_CNTL                                                                       0x1d22\n#define mmDP4_DP_VID_STREAM_CNTL_BASE_IDX                                                              2\n#define mmDP4_DP_STEER_FIFO                                                                            0x1d23\n#define mmDP4_DP_STEER_FIFO_BASE_IDX                                                                   2\n#define mmDP4_DP_MSA_MISC                                                                              0x1d24\n#define mmDP4_DP_MSA_MISC_BASE_IDX                                                                     2\n#define mmDP4_DP_VID_TIMING                                                                            0x1d26\n#define mmDP4_DP_VID_TIMING_BASE_IDX                                                                   2\n#define mmDP4_DP_VID_N                                                                                 0x1d27\n#define mmDP4_DP_VID_N_BASE_IDX                                                                        2\n#define mmDP4_DP_VID_M                                                                                 0x1d28\n#define mmDP4_DP_VID_M_BASE_IDX                                                                        2\n#define mmDP4_DP_LINK_FRAMING_CNTL                                                                     0x1d29\n#define mmDP4_DP_LINK_FRAMING_CNTL_BASE_IDX                                                            2\n#define mmDP4_DP_HBR2_EYE_PATTERN                                                                      0x1d2a\n#define mmDP4_DP_HBR2_EYE_PATTERN_BASE_IDX                                                             2\n#define mmDP4_DP_VID_MSA_VBID                                                                          0x1d2b\n#define mmDP4_DP_VID_MSA_VBID_BASE_IDX                                                                 2\n#define mmDP4_DP_VID_INTERRUPT_CNTL                                                                    0x1d2c\n#define mmDP4_DP_VID_INTERRUPT_CNTL_BASE_IDX                                                           2\n#define mmDP4_DP_DPHY_CNTL                                                                             0x1d2d\n#define mmDP4_DP_DPHY_CNTL_BASE_IDX                                                                    2\n#define mmDP4_DP_DPHY_TRAINING_PATTERN_SEL                                                             0x1d2e\n#define mmDP4_DP_DPHY_TRAINING_PATTERN_SEL_BASE_IDX                                                    2\n#define mmDP4_DP_DPHY_SYM0                                                                             0x1d2f\n#define mmDP4_DP_DPHY_SYM0_BASE_IDX                                                                    2\n#define mmDP4_DP_DPHY_SYM1                                                                             0x1d30\n#define mmDP4_DP_DPHY_SYM1_BASE_IDX                                                                    2\n#define mmDP4_DP_DPHY_SYM2                                                                             0x1d31\n#define mmDP4_DP_DPHY_SYM2_BASE_IDX                                                                    2\n#define mmDP4_DP_DPHY_8B10B_CNTL                                                                       0x1d32\n#define mmDP4_DP_DPHY_8B10B_CNTL_BASE_IDX                                                              2\n#define mmDP4_DP_DPHY_PRBS_CNTL                                                                        0x1d33\n#define mmDP4_DP_DPHY_PRBS_CNTL_BASE_IDX                                                               2\n#define mmDP4_DP_DPHY_SCRAM_CNTL                                                                       0x1d34\n#define mmDP4_DP_DPHY_SCRAM_CNTL_BASE_IDX                                                              2\n#define mmDP4_DP_DPHY_CRC_EN                                                                           0x1d35\n#define mmDP4_DP_DPHY_CRC_EN_BASE_IDX                                                                  2\n#define mmDP4_DP_DPHY_CRC_CNTL                                                                         0x1d36\n#define mmDP4_DP_DPHY_CRC_CNTL_BASE_IDX                                                                2\n#define mmDP4_DP_DPHY_CRC_RESULT                                                                       0x1d37\n#define mmDP4_DP_DPHY_CRC_RESULT_BASE_IDX                                                              2\n#define mmDP4_DP_DPHY_CRC_MST_CNTL                                                                     0x1d38\n#define mmDP4_DP_DPHY_CRC_MST_CNTL_BASE_IDX                                                            2\n#define mmDP4_DP_DPHY_CRC_MST_STATUS                                                                   0x1d39\n#define mmDP4_DP_DPHY_CRC_MST_STATUS_BASE_IDX                                                          2\n#define mmDP4_DP_DPHY_FAST_TRAINING                                                                    0x1d3a\n#define mmDP4_DP_DPHY_FAST_TRAINING_BASE_IDX                                                           2\n#define mmDP4_DP_DPHY_FAST_TRAINING_STATUS                                                             0x1d3b\n#define mmDP4_DP_DPHY_FAST_TRAINING_STATUS_BASE_IDX                                                    2\n#define mmDP4_DP_MSA_V_TIMING_OVERRIDE1                                                                0x1d3c\n#define mmDP4_DP_MSA_V_TIMING_OVERRIDE1_BASE_IDX                                                       2\n#define mmDP4_DP_MSA_V_TIMING_OVERRIDE2                                                                0x1d3d\n#define mmDP4_DP_MSA_V_TIMING_OVERRIDE2_BASE_IDX                                                       2\n#define mmDP4_DP_SEC_CNTL                                                                              0x1d41\n#define mmDP4_DP_SEC_CNTL_BASE_IDX                                                                     2\n#define mmDP4_DP_SEC_CNTL1                                                                             0x1d42\n#define mmDP4_DP_SEC_CNTL1_BASE_IDX                                                                    2\n#define mmDP4_DP_SEC_FRAMING1                                                                          0x1d43\n#define mmDP4_DP_SEC_FRAMING1_BASE_IDX                                                                 2\n#define mmDP4_DP_SEC_FRAMING2                                                                          0x1d44\n#define mmDP4_DP_SEC_FRAMING2_BASE_IDX                                                                 2\n#define mmDP4_DP_SEC_FRAMING3                                                                          0x1d45\n#define mmDP4_DP_SEC_FRAMING3_BASE_IDX                                                                 2\n#define mmDP4_DP_SEC_FRAMING4                                                                          0x1d46\n#define mmDP4_DP_SEC_FRAMING4_BASE_IDX                                                                 2\n#define mmDP4_DP_SEC_AUD_N                                                                             0x1d47\n#define mmDP4_DP_SEC_AUD_N_BASE_IDX                                                                    2\n#define mmDP4_DP_SEC_AUD_N_READBACK                                                                    0x1d48\n#define mmDP4_DP_SEC_AUD_N_READBACK_BASE_IDX                                                           2\n#define mmDP4_DP_SEC_AUD_M                                                                             0x1d49\n#define mmDP4_DP_SEC_AUD_M_BASE_IDX                                                                    2\n#define mmDP4_DP_SEC_AUD_M_READBACK                                                                    0x1d4a\n#define mmDP4_DP_SEC_AUD_M_READBACK_BASE_IDX                                                           2\n#define mmDP4_DP_SEC_TIMESTAMP                                                                         0x1d4b\n#define mmDP4_DP_SEC_TIMESTAMP_BASE_IDX                                                                2\n#define mmDP4_DP_SEC_PACKET_CNTL                                                                       0x1d4c\n#define mmDP4_DP_SEC_PACKET_CNTL_BASE_IDX                                                              2\n#define mmDP4_DP_MSE_RATE_CNTL                                                                         0x1d4d\n#define mmDP4_DP_MSE_RATE_CNTL_BASE_IDX                                                                2\n#define mmDP4_DP_MSE_RATE_UPDATE                                                                       0x1d4f\n#define mmDP4_DP_MSE_RATE_UPDATE_BASE_IDX                                                              2\n#define mmDP4_DP_MSE_SAT0                                                                              0x1d50\n#define mmDP4_DP_MSE_SAT0_BASE_IDX                                                                     2\n#define mmDP4_DP_MSE_SAT1                                                                              0x1d51\n#define mmDP4_DP_MSE_SAT1_BASE_IDX                                                                     2\n#define mmDP4_DP_MSE_SAT2                                                                              0x1d52\n#define mmDP4_DP_MSE_SAT2_BASE_IDX                                                                     2\n#define mmDP4_DP_MSE_SAT_UPDATE                                                                        0x1d53\n#define mmDP4_DP_MSE_SAT_UPDATE_BASE_IDX                                                               2\n#define mmDP4_DP_MSE_LINK_TIMING                                                                       0x1d54\n#define mmDP4_DP_MSE_LINK_TIMING_BASE_IDX                                                              2\n#define mmDP4_DP_MSE_MISC_CNTL                                                                         0x1d55\n#define mmDP4_DP_MSE_MISC_CNTL_BASE_IDX                                                                2\n#define mmDP4_DP_DPHY_BS_SR_SWAP_CNTL                                                                  0x1d5a\n#define mmDP4_DP_DPHY_BS_SR_SWAP_CNTL_BASE_IDX                                                         2\n#define mmDP4_DP_DPHY_HBR2_PATTERN_CONTROL                                                             0x1d5b\n#define mmDP4_DP_DPHY_HBR2_PATTERN_CONTROL_BASE_IDX                                                    2\n#define mmDP4_DP_MSE_SAT0_STATUS                                                                       0x1d5d\n#define mmDP4_DP_MSE_SAT0_STATUS_BASE_IDX                                                              2\n#define mmDP4_DP_MSE_SAT1_STATUS                                                                       0x1d5e\n#define mmDP4_DP_MSE_SAT1_STATUS_BASE_IDX                                                              2\n#define mmDP4_DP_MSE_SAT2_STATUS                                                                       0x1d5f\n#define mmDP4_DP_MSE_SAT2_STATUS_BASE_IDX                                                              2\n\n\n\n\n#define mmDIG5_DIG_FE_CNTL                                                                             0x1d7e\n#define mmDIG5_DIG_FE_CNTL_BASE_IDX                                                                    2\n#define mmDIG5_DIG_OUTPUT_CRC_CNTL                                                                     0x1d7f\n#define mmDIG5_DIG_OUTPUT_CRC_CNTL_BASE_IDX                                                            2\n#define mmDIG5_DIG_OUTPUT_CRC_RESULT                                                                   0x1d80\n#define mmDIG5_DIG_OUTPUT_CRC_RESULT_BASE_IDX                                                          2\n#define mmDIG5_DIG_CLOCK_PATTERN                                                                       0x1d81\n#define mmDIG5_DIG_CLOCK_PATTERN_BASE_IDX                                                              2\n#define mmDIG5_DIG_TEST_PATTERN                                                                        0x1d82\n#define mmDIG5_DIG_TEST_PATTERN_BASE_IDX                                                               2\n#define mmDIG5_DIG_RANDOM_PATTERN_SEED                                                                 0x1d83\n#define mmDIG5_DIG_RANDOM_PATTERN_SEED_BASE_IDX                                                        2\n#define mmDIG5_DIG_FIFO_STATUS                                                                         0x1d84\n#define mmDIG5_DIG_FIFO_STATUS_BASE_IDX                                                                2\n#define mmDIG5_HDMI_CONTROL                                                                            0x1d87\n#define mmDIG5_HDMI_CONTROL_BASE_IDX                                                                   2\n#define mmDIG5_HDMI_STATUS                                                                             0x1d88\n#define mmDIG5_HDMI_STATUS_BASE_IDX                                                                    2\n#define mmDIG5_HDMI_AUDIO_PACKET_CONTROL                                                               0x1d89\n#define mmDIG5_HDMI_AUDIO_PACKET_CONTROL_BASE_IDX                                                      2\n#define mmDIG5_HDMI_ACR_PACKET_CONTROL                                                                 0x1d8a\n#define mmDIG5_HDMI_ACR_PACKET_CONTROL_BASE_IDX                                                        2\n#define mmDIG5_HDMI_VBI_PACKET_CONTROL                                                                 0x1d8b\n#define mmDIG5_HDMI_VBI_PACKET_CONTROL_BASE_IDX                                                        2\n#define mmDIG5_HDMI_INFOFRAME_CONTROL0                                                                 0x1d8c\n#define mmDIG5_HDMI_INFOFRAME_CONTROL0_BASE_IDX                                                        2\n#define mmDIG5_HDMI_INFOFRAME_CONTROL1                                                                 0x1d8d\n#define mmDIG5_HDMI_INFOFRAME_CONTROL1_BASE_IDX                                                        2\n#define mmDIG5_HDMI_GENERIC_PACKET_CONTROL0                                                            0x1d8e\n#define mmDIG5_HDMI_GENERIC_PACKET_CONTROL0_BASE_IDX                                                   2\n#define mmDIG5_AFMT_INTERRUPT_STATUS                                                                   0x1d8f\n#define mmDIG5_AFMT_INTERRUPT_STATUS_BASE_IDX                                                          2\n#define mmDIG5_HDMI_GC                                                                                 0x1d91\n#define mmDIG5_HDMI_GC_BASE_IDX                                                                        2\n#define mmDIG5_AFMT_AUDIO_PACKET_CONTROL2                                                              0x1d92\n#define mmDIG5_AFMT_AUDIO_PACKET_CONTROL2_BASE_IDX                                                     2\n#define mmDIG5_AFMT_ISRC1_0                                                                            0x1d93\n#define mmDIG5_AFMT_ISRC1_0_BASE_IDX                                                                   2\n#define mmDIG5_AFMT_ISRC1_1                                                                            0x1d94\n#define mmDIG5_AFMT_ISRC1_1_BASE_IDX                                                                   2\n#define mmDIG5_AFMT_ISRC1_2                                                                            0x1d95\n#define mmDIG5_AFMT_ISRC1_2_BASE_IDX                                                                   2\n#define mmDIG5_AFMT_ISRC1_3                                                                            0x1d96\n#define mmDIG5_AFMT_ISRC1_3_BASE_IDX                                                                   2\n#define mmDIG5_AFMT_ISRC1_4                                                                            0x1d97\n#define mmDIG5_AFMT_ISRC1_4_BASE_IDX                                                                   2\n#define mmDIG5_AFMT_ISRC2_0                                                                            0x1d98\n#define mmDIG5_AFMT_ISRC2_0_BASE_IDX                                                                   2\n#define mmDIG5_AFMT_ISRC2_1                                                                            0x1d99\n#define mmDIG5_AFMT_ISRC2_1_BASE_IDX                                                                   2\n#define mmDIG5_AFMT_ISRC2_2                                                                            0x1d9a\n#define mmDIG5_AFMT_ISRC2_2_BASE_IDX                                                                   2\n#define mmDIG5_AFMT_ISRC2_3                                                                            0x1d9b\n#define mmDIG5_AFMT_ISRC2_3_BASE_IDX                                                                   2\n#define mmDIG5_AFMT_AVI_INFO0                                                                          0x1d9c\n#define mmDIG5_AFMT_AVI_INFO0_BASE_IDX                                                                 2\n#define mmDIG5_AFMT_AVI_INFO1                                                                          0x1d9d\n#define mmDIG5_AFMT_AVI_INFO1_BASE_IDX                                                                 2\n#define mmDIG5_AFMT_AVI_INFO2                                                                          0x1d9e\n#define mmDIG5_AFMT_AVI_INFO2_BASE_IDX                                                                 2\n#define mmDIG5_AFMT_AVI_INFO3                                                                          0x1d9f\n#define mmDIG5_AFMT_AVI_INFO3_BASE_IDX                                                                 2\n#define mmDIG5_AFMT_MPEG_INFO0                                                                         0x1da0\n#define mmDIG5_AFMT_MPEG_INFO0_BASE_IDX                                                                2\n#define mmDIG5_AFMT_MPEG_INFO1                                                                         0x1da1\n#define mmDIG5_AFMT_MPEG_INFO1_BASE_IDX                                                                2\n#define mmDIG5_AFMT_GENERIC_HDR                                                                        0x1da2\n#define mmDIG5_AFMT_GENERIC_HDR_BASE_IDX                                                               2\n#define mmDIG5_AFMT_GENERIC_0                                                                          0x1da3\n#define mmDIG5_AFMT_GENERIC_0_BASE_IDX                                                                 2\n#define mmDIG5_AFMT_GENERIC_1                                                                          0x1da4\n#define mmDIG5_AFMT_GENERIC_1_BASE_IDX                                                                 2\n#define mmDIG5_AFMT_GENERIC_2                                                                          0x1da5\n#define mmDIG5_AFMT_GENERIC_2_BASE_IDX                                                                 2\n#define mmDIG5_AFMT_GENERIC_3                                                                          0x1da6\n#define mmDIG5_AFMT_GENERIC_3_BASE_IDX                                                                 2\n#define mmDIG5_AFMT_GENERIC_4                                                                          0x1da7\n#define mmDIG5_AFMT_GENERIC_4_BASE_IDX                                                                 2\n#define mmDIG5_AFMT_GENERIC_5                                                                          0x1da8\n#define mmDIG5_AFMT_GENERIC_5_BASE_IDX                                                                 2\n#define mmDIG5_AFMT_GENERIC_6                                                                          0x1da9\n#define mmDIG5_AFMT_GENERIC_6_BASE_IDX                                                                 2\n#define mmDIG5_AFMT_GENERIC_7                                                                          0x1daa\n#define mmDIG5_AFMT_GENERIC_7_BASE_IDX                                                                 2\n#define mmDIG5_HDMI_GENERIC_PACKET_CONTROL1                                                            0x1dab\n#define mmDIG5_HDMI_GENERIC_PACKET_CONTROL1_BASE_IDX                                                   2\n#define mmDIG5_HDMI_ACR_32_0                                                                           0x1dac\n#define mmDIG5_HDMI_ACR_32_0_BASE_IDX                                                                  2\n#define mmDIG5_HDMI_ACR_32_1                                                                           0x1dad\n#define mmDIG5_HDMI_ACR_32_1_BASE_IDX                                                                  2\n#define mmDIG5_HDMI_ACR_44_0                                                                           0x1dae\n#define mmDIG5_HDMI_ACR_44_0_BASE_IDX                                                                  2\n#define mmDIG5_HDMI_ACR_44_1                                                                           0x1daf\n#define mmDIG5_HDMI_ACR_44_1_BASE_IDX                                                                  2\n#define mmDIG5_HDMI_ACR_48_0                                                                           0x1db0\n#define mmDIG5_HDMI_ACR_48_0_BASE_IDX                                                                  2\n#define mmDIG5_HDMI_ACR_48_1                                                                           0x1db1\n#define mmDIG5_HDMI_ACR_48_1_BASE_IDX                                                                  2\n#define mmDIG5_HDMI_ACR_STATUS_0                                                                       0x1db2\n#define mmDIG5_HDMI_ACR_STATUS_0_BASE_IDX                                                              2\n#define mmDIG5_HDMI_ACR_STATUS_1                                                                       0x1db3\n#define mmDIG5_HDMI_ACR_STATUS_1_BASE_IDX                                                              2\n#define mmDIG5_AFMT_AUDIO_INFO0                                                                        0x1db4\n#define mmDIG5_AFMT_AUDIO_INFO0_BASE_IDX                                                               2\n#define mmDIG5_AFMT_AUDIO_INFO1                                                                        0x1db5\n#define mmDIG5_AFMT_AUDIO_INFO1_BASE_IDX                                                               2\n#define mmDIG5_AFMT_60958_0                                                                            0x1db6\n#define mmDIG5_AFMT_60958_0_BASE_IDX                                                                   2\n#define mmDIG5_AFMT_60958_1                                                                            0x1db7\n#define mmDIG5_AFMT_60958_1_BASE_IDX                                                                   2\n#define mmDIG5_AFMT_AUDIO_CRC_CONTROL                                                                  0x1db8\n#define mmDIG5_AFMT_AUDIO_CRC_CONTROL_BASE_IDX                                                         2\n#define mmDIG5_AFMT_RAMP_CONTROL0                                                                      0x1db9\n#define mmDIG5_AFMT_RAMP_CONTROL0_BASE_IDX                                                             2\n#define mmDIG5_AFMT_RAMP_CONTROL1                                                                      0x1dba\n#define mmDIG5_AFMT_RAMP_CONTROL1_BASE_IDX                                                             2\n#define mmDIG5_AFMT_RAMP_CONTROL2                                                                      0x1dbb\n#define mmDIG5_AFMT_RAMP_CONTROL2_BASE_IDX                                                             2\n#define mmDIG5_AFMT_RAMP_CONTROL3                                                                      0x1dbc\n#define mmDIG5_AFMT_RAMP_CONTROL3_BASE_IDX                                                             2\n#define mmDIG5_AFMT_60958_2                                                                            0x1dbd\n#define mmDIG5_AFMT_60958_2_BASE_IDX                                                                   2\n#define mmDIG5_AFMT_AUDIO_CRC_RESULT                                                                   0x1dbe\n#define mmDIG5_AFMT_AUDIO_CRC_RESULT_BASE_IDX                                                          2\n#define mmDIG5_AFMT_STATUS                                                                             0x1dbf\n#define mmDIG5_AFMT_STATUS_BASE_IDX                                                                    2\n#define mmDIG5_AFMT_AUDIO_PACKET_CONTROL                                                               0x1dc0\n#define mmDIG5_AFMT_AUDIO_PACKET_CONTROL_BASE_IDX                                                      2\n#define mmDIG5_AFMT_VBI_PACKET_CONTROL                                                                 0x1dc1\n#define mmDIG5_AFMT_VBI_PACKET_CONTROL_BASE_IDX                                                        2\n#define mmDIG5_AFMT_INFOFRAME_CONTROL0                                                                 0x1dc2\n#define mmDIG5_AFMT_INFOFRAME_CONTROL0_BASE_IDX                                                        2\n#define mmDIG5_AFMT_AUDIO_SRC_CONTROL                                                                  0x1dc3\n#define mmDIG5_AFMT_AUDIO_SRC_CONTROL_BASE_IDX                                                         2\n#define mmDIG5_DIG_BE_CNTL                                                                             0x1dc5\n#define mmDIG5_DIG_BE_CNTL_BASE_IDX                                                                    2\n#define mmDIG5_DIG_BE_EN_CNTL                                                                          0x1dc6\n#define mmDIG5_DIG_BE_EN_CNTL_BASE_IDX                                                                 2\n#define mmDIG5_TMDS_CNTL                                                                               0x1de9\n#define mmDIG5_TMDS_CNTL_BASE_IDX                                                                      2\n#define mmDIG5_TMDS_CONTROL_CHAR                                                                       0x1dea\n#define mmDIG5_TMDS_CONTROL_CHAR_BASE_IDX                                                              2\n#define mmDIG5_TMDS_CONTROL0_FEEDBACK                                                                  0x1deb\n#define mmDIG5_TMDS_CONTROL0_FEEDBACK_BASE_IDX                                                         2\n#define mmDIG5_TMDS_STEREOSYNC_CTL_SEL                                                                 0x1dec\n#define mmDIG5_TMDS_STEREOSYNC_CTL_SEL_BASE_IDX                                                        2\n#define mmDIG5_TMDS_SYNC_CHAR_PATTERN_0_1                                                              0x1ded\n#define mmDIG5_TMDS_SYNC_CHAR_PATTERN_0_1_BASE_IDX                                                     2\n#define mmDIG5_TMDS_SYNC_CHAR_PATTERN_2_3                                                              0x1dee\n#define mmDIG5_TMDS_SYNC_CHAR_PATTERN_2_3_BASE_IDX                                                     2\n#define mmDIG5_TMDS_CTL_BITS                                                                           0x1df0\n#define mmDIG5_TMDS_CTL_BITS_BASE_IDX                                                                  2\n#define mmDIG5_TMDS_DCBALANCER_CONTROL                                                                 0x1df1\n#define mmDIG5_TMDS_DCBALANCER_CONTROL_BASE_IDX                                                        2\n#define mmDIG5_TMDS_CTL0_1_GEN_CNTL                                                                    0x1df3\n#define mmDIG5_TMDS_CTL0_1_GEN_CNTL_BASE_IDX                                                           2\n#define mmDIG5_TMDS_CTL2_3_GEN_CNTL                                                                    0x1df4\n#define mmDIG5_TMDS_CTL2_3_GEN_CNTL_BASE_IDX                                                           2\n#define mmDIG5_DIG_VERSION                                                                             0x1df6\n#define mmDIG5_DIG_VERSION_BASE_IDX                                                                    2\n#define mmDIG5_DIG_LANE_ENABLE                                                                         0x1df7\n#define mmDIG5_DIG_LANE_ENABLE_BASE_IDX                                                                2\n#define mmDIG5_AFMT_CNTL                                                                               0x1dfc\n#define mmDIG5_AFMT_CNTL_BASE_IDX                                                                      2\n\n\n\n\n#define mmDP5_DP_LINK_CNTL                                                                             0x1e1e\n#define mmDP5_DP_LINK_CNTL_BASE_IDX                                                                    2\n#define mmDP5_DP_PIXEL_FORMAT                                                                          0x1e1f\n#define mmDP5_DP_PIXEL_FORMAT_BASE_IDX                                                                 2\n#define mmDP5_DP_MSA_COLORIMETRY                                                                       0x1e20\n#define mmDP5_DP_MSA_COLORIMETRY_BASE_IDX                                                              2\n#define mmDP5_DP_CONFIG                                                                                0x1e21\n#define mmDP5_DP_CONFIG_BASE_IDX                                                                       2\n#define mmDP5_DP_VID_STREAM_CNTL                                                                       0x1e22\n#define mmDP5_DP_VID_STREAM_CNTL_BASE_IDX                                                              2\n#define mmDP5_DP_STEER_FIFO                                                                            0x1e23\n#define mmDP5_DP_STEER_FIFO_BASE_IDX                                                                   2\n#define mmDP5_DP_MSA_MISC                                                                              0x1e24\n#define mmDP5_DP_MSA_MISC_BASE_IDX                                                                     2\n#define mmDP5_DP_VID_TIMING                                                                            0x1e26\n#define mmDP5_DP_VID_TIMING_BASE_IDX                                                                   2\n#define mmDP5_DP_VID_N                                                                                 0x1e27\n#define mmDP5_DP_VID_N_BASE_IDX                                                                        2\n#define mmDP5_DP_VID_M                                                                                 0x1e28\n#define mmDP5_DP_VID_M_BASE_IDX                                                                        2\n#define mmDP5_DP_LINK_FRAMING_CNTL                                                                     0x1e29\n#define mmDP5_DP_LINK_FRAMING_CNTL_BASE_IDX                                                            2\n#define mmDP5_DP_HBR2_EYE_PATTERN                                                                      0x1e2a\n#define mmDP5_DP_HBR2_EYE_PATTERN_BASE_IDX                                                             2\n#define mmDP5_DP_VID_MSA_VBID                                                                          0x1e2b\n#define mmDP5_DP_VID_MSA_VBID_BASE_IDX                                                                 2\n#define mmDP5_DP_VID_INTERRUPT_CNTL                                                                    0x1e2c\n#define mmDP5_DP_VID_INTERRUPT_CNTL_BASE_IDX                                                           2\n#define mmDP5_DP_DPHY_CNTL                                                                             0x1e2d\n#define mmDP5_DP_DPHY_CNTL_BASE_IDX                                                                    2\n#define mmDP5_DP_DPHY_TRAINING_PATTERN_SEL                                                             0x1e2e\n#define mmDP5_DP_DPHY_TRAINING_PATTERN_SEL_BASE_IDX                                                    2\n#define mmDP5_DP_DPHY_SYM0                                                                             0x1e2f\n#define mmDP5_DP_DPHY_SYM0_BASE_IDX                                                                    2\n#define mmDP5_DP_DPHY_SYM1                                                                             0x1e30\n#define mmDP5_DP_DPHY_SYM1_BASE_IDX                                                                    2\n#define mmDP5_DP_DPHY_SYM2                                                                             0x1e31\n#define mmDP5_DP_DPHY_SYM2_BASE_IDX                                                                    2\n#define mmDP5_DP_DPHY_8B10B_CNTL                                                                       0x1e32\n#define mmDP5_DP_DPHY_8B10B_CNTL_BASE_IDX                                                              2\n#define mmDP5_DP_DPHY_PRBS_CNTL                                                                        0x1e33\n#define mmDP5_DP_DPHY_PRBS_CNTL_BASE_IDX                                                               2\n#define mmDP5_DP_DPHY_SCRAM_CNTL                                                                       0x1e34\n#define mmDP5_DP_DPHY_SCRAM_CNTL_BASE_IDX                                                              2\n#define mmDP5_DP_DPHY_CRC_EN                                                                           0x1e35\n#define mmDP5_DP_DPHY_CRC_EN_BASE_IDX                                                                  2\n#define mmDP5_DP_DPHY_CRC_CNTL                                                                         0x1e36\n#define mmDP5_DP_DPHY_CRC_CNTL_BASE_IDX                                                                2\n#define mmDP5_DP_DPHY_CRC_RESULT                                                                       0x1e37\n#define mmDP5_DP_DPHY_CRC_RESULT_BASE_IDX                                                              2\n#define mmDP5_DP_DPHY_CRC_MST_CNTL                                                                     0x1e38\n#define mmDP5_DP_DPHY_CRC_MST_CNTL_BASE_IDX                                                            2\n#define mmDP5_DP_DPHY_CRC_MST_STATUS                                                                   0x1e39\n#define mmDP5_DP_DPHY_CRC_MST_STATUS_BASE_IDX                                                          2\n#define mmDP5_DP_DPHY_FAST_TRAINING                                                                    0x1e3a\n#define mmDP5_DP_DPHY_FAST_TRAINING_BASE_IDX                                                           2\n#define mmDP5_DP_DPHY_FAST_TRAINING_STATUS                                                             0x1e3b\n#define mmDP5_DP_DPHY_FAST_TRAINING_STATUS_BASE_IDX                                                    2\n#define mmDP5_DP_MSA_V_TIMING_OVERRIDE1                                                                0x1e3c\n#define mmDP5_DP_MSA_V_TIMING_OVERRIDE1_BASE_IDX                                                       2\n#define mmDP5_DP_MSA_V_TIMING_OVERRIDE2                                                                0x1e3d\n#define mmDP5_DP_MSA_V_TIMING_OVERRIDE2_BASE_IDX                                                       2\n#define mmDP5_DP_SEC_CNTL                                                                              0x1e41\n#define mmDP5_DP_SEC_CNTL_BASE_IDX                                                                     2\n#define mmDP5_DP_SEC_CNTL1                                                                             0x1e42\n#define mmDP5_DP_SEC_CNTL1_BASE_IDX                                                                    2\n#define mmDP5_DP_SEC_FRAMING1                                                                          0x1e43\n#define mmDP5_DP_SEC_FRAMING1_BASE_IDX                                                                 2\n#define mmDP5_DP_SEC_FRAMING2                                                                          0x1e44\n#define mmDP5_DP_SEC_FRAMING2_BASE_IDX                                                                 2\n#define mmDP5_DP_SEC_FRAMING3                                                                          0x1e45\n#define mmDP5_DP_SEC_FRAMING3_BASE_IDX                                                                 2\n#define mmDP5_DP_SEC_FRAMING4                                                                          0x1e46\n#define mmDP5_DP_SEC_FRAMING4_BASE_IDX                                                                 2\n#define mmDP5_DP_SEC_AUD_N                                                                             0x1e47\n#define mmDP5_DP_SEC_AUD_N_BASE_IDX                                                                    2\n#define mmDP5_DP_SEC_AUD_N_READBACK                                                                    0x1e48\n#define mmDP5_DP_SEC_AUD_N_READBACK_BASE_IDX                                                           2\n#define mmDP5_DP_SEC_AUD_M                                                                             0x1e49\n#define mmDP5_DP_SEC_AUD_M_BASE_IDX                                                                    2\n#define mmDP5_DP_SEC_AUD_M_READBACK                                                                    0x1e4a\n#define mmDP5_DP_SEC_AUD_M_READBACK_BASE_IDX                                                           2\n#define mmDP5_DP_SEC_TIMESTAMP                                                                         0x1e4b\n#define mmDP5_DP_SEC_TIMESTAMP_BASE_IDX                                                                2\n#define mmDP5_DP_SEC_PACKET_CNTL                                                                       0x1e4c\n#define mmDP5_DP_SEC_PACKET_CNTL_BASE_IDX                                                              2\n#define mmDP5_DP_MSE_RATE_CNTL                                                                         0x1e4d\n#define mmDP5_DP_MSE_RATE_CNTL_BASE_IDX                                                                2\n#define mmDP5_DP_MSE_RATE_UPDATE                                                                       0x1e4f\n#define mmDP5_DP_MSE_RATE_UPDATE_BASE_IDX                                                              2\n#define mmDP5_DP_MSE_SAT0                                                                              0x1e50\n#define mmDP5_DP_MSE_SAT0_BASE_IDX                                                                     2\n#define mmDP5_DP_MSE_SAT1                                                                              0x1e51\n#define mmDP5_DP_MSE_SAT1_BASE_IDX                                                                     2\n#define mmDP5_DP_MSE_SAT2                                                                              0x1e52\n#define mmDP5_DP_MSE_SAT2_BASE_IDX                                                                     2\n#define mmDP5_DP_MSE_SAT_UPDATE                                                                        0x1e53\n#define mmDP5_DP_MSE_SAT_UPDATE_BASE_IDX                                                               2\n#define mmDP5_DP_MSE_LINK_TIMING                                                                       0x1e54\n#define mmDP5_DP_MSE_LINK_TIMING_BASE_IDX                                                              2\n#define mmDP5_DP_MSE_MISC_CNTL                                                                         0x1e55\n#define mmDP5_DP_MSE_MISC_CNTL_BASE_IDX                                                                2\n#define mmDP5_DP_DPHY_BS_SR_SWAP_CNTL                                                                  0x1e5a\n#define mmDP5_DP_DPHY_BS_SR_SWAP_CNTL_BASE_IDX                                                         2\n#define mmDP5_DP_DPHY_HBR2_PATTERN_CONTROL                                                             0x1e5b\n#define mmDP5_DP_DPHY_HBR2_PATTERN_CONTROL_BASE_IDX                                                    2\n#define mmDP5_DP_MSE_SAT0_STATUS                                                                       0x1e5d\n#define mmDP5_DP_MSE_SAT0_STATUS_BASE_IDX                                                              2\n#define mmDP5_DP_MSE_SAT1_STATUS                                                                       0x1e5e\n#define mmDP5_DP_MSE_SAT1_STATUS_BASE_IDX                                                              2\n#define mmDP5_DP_MSE_SAT2_STATUS                                                                       0x1e5f\n#define mmDP5_DP_MSE_SAT2_STATUS_BASE_IDX                                                              2\n\n\n\n\n#define mmDIG6_DIG_FE_CNTL                                                                             0x1e7e\n#define mmDIG6_DIG_FE_CNTL_BASE_IDX                                                                    2\n#define mmDIG6_DIG_OUTPUT_CRC_CNTL                                                                     0x1e7f\n#define mmDIG6_DIG_OUTPUT_CRC_CNTL_BASE_IDX                                                            2\n#define mmDIG6_DIG_OUTPUT_CRC_RESULT                                                                   0x1e80\n#define mmDIG6_DIG_OUTPUT_CRC_RESULT_BASE_IDX                                                          2\n#define mmDIG6_DIG_CLOCK_PATTERN                                                                       0x1e81\n#define mmDIG6_DIG_CLOCK_PATTERN_BASE_IDX                                                              2\n#define mmDIG6_DIG_TEST_PATTERN                                                                        0x1e82\n#define mmDIG6_DIG_TEST_PATTERN_BASE_IDX                                                               2\n#define mmDIG6_DIG_RANDOM_PATTERN_SEED                                                                 0x1e83\n#define mmDIG6_DIG_RANDOM_PATTERN_SEED_BASE_IDX                                                        2\n#define mmDIG6_DIG_FIFO_STATUS                                                                         0x1e84\n#define mmDIG6_DIG_FIFO_STATUS_BASE_IDX                                                                2\n#define mmDIG6_HDMI_CONTROL                                                                            0x1e87\n#define mmDIG6_HDMI_CONTROL_BASE_IDX                                                                   2\n#define mmDIG6_HDMI_STATUS                                                                             0x1e88\n#define mmDIG6_HDMI_STATUS_BASE_IDX                                                                    2\n#define mmDIG6_HDMI_AUDIO_PACKET_CONTROL                                                               0x1e89\n#define mmDIG6_HDMI_AUDIO_PACKET_CONTROL_BASE_IDX                                                      2\n#define mmDIG6_HDMI_ACR_PACKET_CONTROL                                                                 0x1e8a\n#define mmDIG6_HDMI_ACR_PACKET_CONTROL_BASE_IDX                                                        2\n#define mmDIG6_HDMI_VBI_PACKET_CONTROL                                                                 0x1e8b\n#define mmDIG6_HDMI_VBI_PACKET_CONTROL_BASE_IDX                                                        2\n#define mmDIG6_HDMI_INFOFRAME_CONTROL0                                                                 0x1e8c\n#define mmDIG6_HDMI_INFOFRAME_CONTROL0_BASE_IDX                                                        2\n#define mmDIG6_HDMI_INFOFRAME_CONTROL1                                                                 0x1e8d\n#define mmDIG6_HDMI_INFOFRAME_CONTROL1_BASE_IDX                                                        2\n#define mmDIG6_HDMI_GENERIC_PACKET_CONTROL0                                                            0x1e8e\n#define mmDIG6_HDMI_GENERIC_PACKET_CONTROL0_BASE_IDX                                                   2\n#define mmDIG6_AFMT_INTERRUPT_STATUS                                                                   0x1e8f\n#define mmDIG6_AFMT_INTERRUPT_STATUS_BASE_IDX                                                          2\n#define mmDIG6_HDMI_GC                                                                                 0x1e91\n#define mmDIG6_HDMI_GC_BASE_IDX                                                                        2\n#define mmDIG6_AFMT_AUDIO_PACKET_CONTROL2                                                              0x1e92\n#define mmDIG6_AFMT_AUDIO_PACKET_CONTROL2_BASE_IDX                                                     2\n#define mmDIG6_AFMT_ISRC1_0                                                                            0x1e93\n#define mmDIG6_AFMT_ISRC1_0_BASE_IDX                                                                   2\n#define mmDIG6_AFMT_ISRC1_1                                                                            0x1e94\n#define mmDIG6_AFMT_ISRC1_1_BASE_IDX                                                                   2\n#define mmDIG6_AFMT_ISRC1_2                                                                            0x1e95\n#define mmDIG6_AFMT_ISRC1_2_BASE_IDX                                                                   2\n#define mmDIG6_AFMT_ISRC1_3                                                                            0x1e96\n#define mmDIG6_AFMT_ISRC1_3_BASE_IDX                                                                   2\n#define mmDIG6_AFMT_ISRC1_4                                                                            0x1e97\n#define mmDIG6_AFMT_ISRC1_4_BASE_IDX                                                                   2\n#define mmDIG6_AFMT_ISRC2_0                                                                            0x1e98\n#define mmDIG6_AFMT_ISRC2_0_BASE_IDX                                                                   2\n#define mmDIG6_AFMT_ISRC2_1                                                                            0x1e99\n#define mmDIG6_AFMT_ISRC2_1_BASE_IDX                                                                   2\n#define mmDIG6_AFMT_ISRC2_2                                                                            0x1e9a\n#define mmDIG6_AFMT_ISRC2_2_BASE_IDX                                                                   2\n#define mmDIG6_AFMT_ISRC2_3                                                                            0x1e9b\n#define mmDIG6_AFMT_ISRC2_3_BASE_IDX                                                                   2\n#define mmDIG6_AFMT_AVI_INFO0                                                                          0x1e9c\n#define mmDIG6_AFMT_AVI_INFO0_BASE_IDX                                                                 2\n#define mmDIG6_AFMT_AVI_INFO1                                                                          0x1e9d\n#define mmDIG6_AFMT_AVI_INFO1_BASE_IDX                                                                 2\n#define mmDIG6_AFMT_AVI_INFO2                                                                          0x1e9e\n#define mmDIG6_AFMT_AVI_INFO2_BASE_IDX                                                                 2\n#define mmDIG6_AFMT_AVI_INFO3                                                                          0x1e9f\n#define mmDIG6_AFMT_AVI_INFO3_BASE_IDX                                                                 2\n#define mmDIG6_AFMT_MPEG_INFO0                                                                         0x1ea0\n#define mmDIG6_AFMT_MPEG_INFO0_BASE_IDX                                                                2\n#define mmDIG6_AFMT_MPEG_INFO1                                                                         0x1ea1\n#define mmDIG6_AFMT_MPEG_INFO1_BASE_IDX                                                                2\n#define mmDIG6_AFMT_GENERIC_HDR                                                                        0x1ea2\n#define mmDIG6_AFMT_GENERIC_HDR_BASE_IDX                                                               2\n#define mmDIG6_AFMT_GENERIC_0                                                                          0x1ea3\n#define mmDIG6_AFMT_GENERIC_0_BASE_IDX                                                                 2\n#define mmDIG6_AFMT_GENERIC_1                                                                          0x1ea4\n#define mmDIG6_AFMT_GENERIC_1_BASE_IDX                                                                 2\n#define mmDIG6_AFMT_GENERIC_2                                                                          0x1ea5\n#define mmDIG6_AFMT_GENERIC_2_BASE_IDX                                                                 2\n#define mmDIG6_AFMT_GENERIC_3                                                                          0x1ea6\n#define mmDIG6_AFMT_GENERIC_3_BASE_IDX                                                                 2\n#define mmDIG6_AFMT_GENERIC_4                                                                          0x1ea7\n#define mmDIG6_AFMT_GENERIC_4_BASE_IDX                                                                 2\n#define mmDIG6_AFMT_GENERIC_5                                                                          0x1ea8\n#define mmDIG6_AFMT_GENERIC_5_BASE_IDX                                                                 2\n#define mmDIG6_AFMT_GENERIC_6                                                                          0x1ea9\n#define mmDIG6_AFMT_GENERIC_6_BASE_IDX                                                                 2\n#define mmDIG6_AFMT_GENERIC_7                                                                          0x1eaa\n#define mmDIG6_AFMT_GENERIC_7_BASE_IDX                                                                 2\n#define mmDIG6_HDMI_GENERIC_PACKET_CONTROL1                                                            0x1eab\n#define mmDIG6_HDMI_GENERIC_PACKET_CONTROL1_BASE_IDX                                                   2\n#define mmDIG6_HDMI_ACR_32_0                                                                           0x1eac\n#define mmDIG6_HDMI_ACR_32_0_BASE_IDX                                                                  2\n#define mmDIG6_HDMI_ACR_32_1                                                                           0x1ead\n#define mmDIG6_HDMI_ACR_32_1_BASE_IDX                                                                  2\n#define mmDIG6_HDMI_ACR_44_0                                                                           0x1eae\n#define mmDIG6_HDMI_ACR_44_0_BASE_IDX                                                                  2\n#define mmDIG6_HDMI_ACR_44_1                                                                           0x1eaf\n#define mmDIG6_HDMI_ACR_44_1_BASE_IDX                                                                  2\n#define mmDIG6_HDMI_ACR_48_0                                                                           0x1eb0\n#define mmDIG6_HDMI_ACR_48_0_BASE_IDX                                                                  2\n#define mmDIG6_HDMI_ACR_48_1                                                                           0x1eb1\n#define mmDIG6_HDMI_ACR_48_1_BASE_IDX                                                                  2\n#define mmDIG6_HDMI_ACR_STATUS_0                                                                       0x1eb2\n#define mmDIG6_HDMI_ACR_STATUS_0_BASE_IDX                                                              2\n#define mmDIG6_HDMI_ACR_STATUS_1                                                                       0x1eb3\n#define mmDIG6_HDMI_ACR_STATUS_1_BASE_IDX                                                              2\n#define mmDIG6_AFMT_AUDIO_INFO0                                                                        0x1eb4\n#define mmDIG6_AFMT_AUDIO_INFO0_BASE_IDX                                                               2\n#define mmDIG6_AFMT_AUDIO_INFO1                                                                        0x1eb5\n#define mmDIG6_AFMT_AUDIO_INFO1_BASE_IDX                                                               2\n#define mmDIG6_AFMT_60958_0                                                                            0x1eb6\n#define mmDIG6_AFMT_60958_0_BASE_IDX                                                                   2\n#define mmDIG6_AFMT_60958_1                                                                            0x1eb7\n#define mmDIG6_AFMT_60958_1_BASE_IDX                                                                   2\n#define mmDIG6_AFMT_AUDIO_CRC_CONTROL                                                                  0x1eb8\n#define mmDIG6_AFMT_AUDIO_CRC_CONTROL_BASE_IDX                                                         2\n#define mmDIG6_AFMT_RAMP_CONTROL0                                                                      0x1eb9\n#define mmDIG6_AFMT_RAMP_CONTROL0_BASE_IDX                                                             2\n#define mmDIG6_AFMT_RAMP_CONTROL1                                                                      0x1eba\n#define mmDIG6_AFMT_RAMP_CONTROL1_BASE_IDX                                                             2\n#define mmDIG6_AFMT_RAMP_CONTROL2                                                                      0x1ebb\n#define mmDIG6_AFMT_RAMP_CONTROL2_BASE_IDX                                                             2\n#define mmDIG6_AFMT_RAMP_CONTROL3                                                                      0x1ebc\n#define mmDIG6_AFMT_RAMP_CONTROL3_BASE_IDX                                                             2\n#define mmDIG6_AFMT_60958_2                                                                            0x1ebd\n#define mmDIG6_AFMT_60958_2_BASE_IDX                                                                   2\n#define mmDIG6_AFMT_AUDIO_CRC_RESULT                                                                   0x1ebe\n#define mmDIG6_AFMT_AUDIO_CRC_RESULT_BASE_IDX                                                          2\n#define mmDIG6_AFMT_STATUS                                                                             0x1ebf\n#define mmDIG6_AFMT_STATUS_BASE_IDX                                                                    2\n#define mmDIG6_AFMT_AUDIO_PACKET_CONTROL                                                               0x1ec0\n#define mmDIG6_AFMT_AUDIO_PACKET_CONTROL_BASE_IDX                                                      2\n#define mmDIG6_AFMT_VBI_PACKET_CONTROL                                                                 0x1ec1\n#define mmDIG6_AFMT_VBI_PACKET_CONTROL_BASE_IDX                                                        2\n#define mmDIG6_AFMT_INFOFRAME_CONTROL0                                                                 0x1ec2\n#define mmDIG6_AFMT_INFOFRAME_CONTROL0_BASE_IDX                                                        2\n#define mmDIG6_AFMT_AUDIO_SRC_CONTROL                                                                  0x1ec3\n#define mmDIG6_AFMT_AUDIO_SRC_CONTROL_BASE_IDX                                                         2\n#define mmDIG6_DIG_BE_CNTL                                                                             0x1ec5\n#define mmDIG6_DIG_BE_CNTL_BASE_IDX                                                                    2\n#define mmDIG6_DIG_BE_EN_CNTL                                                                          0x1ec6\n#define mmDIG6_DIG_BE_EN_CNTL_BASE_IDX                                                                 2\n#define mmDIG6_TMDS_CNTL                                                                               0x1ee9\n#define mmDIG6_TMDS_CNTL_BASE_IDX                                                                      2\n#define mmDIG6_TMDS_CONTROL_CHAR                                                                       0x1eea\n#define mmDIG6_TMDS_CONTROL_CHAR_BASE_IDX                                                              2\n#define mmDIG6_TMDS_CONTROL0_FEEDBACK                                                                  0x1eeb\n#define mmDIG6_TMDS_CONTROL0_FEEDBACK_BASE_IDX                                                         2\n#define mmDIG6_TMDS_STEREOSYNC_CTL_SEL                                                                 0x1eec\n#define mmDIG6_TMDS_STEREOSYNC_CTL_SEL_BASE_IDX                                                        2\n#define mmDIG6_TMDS_SYNC_CHAR_PATTERN_0_1                                                              0x1eed\n#define mmDIG6_TMDS_SYNC_CHAR_PATTERN_0_1_BASE_IDX                                                     2\n#define mmDIG6_TMDS_SYNC_CHAR_PATTERN_2_3                                                              0x1eee\n#define mmDIG6_TMDS_SYNC_CHAR_PATTERN_2_3_BASE_IDX                                                     2\n#define mmDIG6_TMDS_CTL_BITS                                                                           0x1ef0\n#define mmDIG6_TMDS_CTL_BITS_BASE_IDX                                                                  2\n#define mmDIG6_TMDS_DCBALANCER_CONTROL                                                                 0x1ef1\n#define mmDIG6_TMDS_DCBALANCER_CONTROL_BASE_IDX                                                        2\n#define mmDIG6_TMDS_CTL0_1_GEN_CNTL                                                                    0x1ef3\n#define mmDIG6_TMDS_CTL0_1_GEN_CNTL_BASE_IDX                                                           2\n#define mmDIG6_TMDS_CTL2_3_GEN_CNTL                                                                    0x1ef4\n#define mmDIG6_TMDS_CTL2_3_GEN_CNTL_BASE_IDX                                                           2\n#define mmDIG6_DIG_VERSION                                                                             0x1ef6\n#define mmDIG6_DIG_VERSION_BASE_IDX                                                                    2\n#define mmDIG6_DIG_LANE_ENABLE                                                                         0x1ef7\n#define mmDIG6_DIG_LANE_ENABLE_BASE_IDX                                                                2\n#define mmDIG6_AFMT_CNTL                                                                               0x1efc\n#define mmDIG6_AFMT_CNTL_BASE_IDX                                                                      2\n\n\n\n\n#define mmDP6_DP_LINK_CNTL                                                                             0x1f1e\n#define mmDP6_DP_LINK_CNTL_BASE_IDX                                                                    2\n#define mmDP6_DP_PIXEL_FORMAT                                                                          0x1f1f\n#define mmDP6_DP_PIXEL_FORMAT_BASE_IDX                                                                 2\n#define mmDP6_DP_MSA_COLORIMETRY                                                                       0x1f20\n#define mmDP6_DP_MSA_COLORIMETRY_BASE_IDX                                                              2\n#define mmDP6_DP_CONFIG                                                                                0x1f21\n#define mmDP6_DP_CONFIG_BASE_IDX                                                                       2\n#define mmDP6_DP_VID_STREAM_CNTL                                                                       0x1f22\n#define mmDP6_DP_VID_STREAM_CNTL_BASE_IDX                                                              2\n#define mmDP6_DP_STEER_FIFO                                                                            0x1f23\n#define mmDP6_DP_STEER_FIFO_BASE_IDX                                                                   2\n#define mmDP6_DP_MSA_MISC                                                                              0x1f24\n#define mmDP6_DP_MSA_MISC_BASE_IDX                                                                     2\n#define mmDP6_DP_VID_TIMING                                                                            0x1f26\n#define mmDP6_DP_VID_TIMING_BASE_IDX                                                                   2\n#define mmDP6_DP_VID_N                                                                                 0x1f27\n#define mmDP6_DP_VID_N_BASE_IDX                                                                        2\n#define mmDP6_DP_VID_M                                                                                 0x1f28\n#define mmDP6_DP_VID_M_BASE_IDX                                                                        2\n#define mmDP6_DP_LINK_FRAMING_CNTL                                                                     0x1f29\n#define mmDP6_DP_LINK_FRAMING_CNTL_BASE_IDX                                                            2\n#define mmDP6_DP_HBR2_EYE_PATTERN                                                                      0x1f2a\n#define mmDP6_DP_HBR2_EYE_PATTERN_BASE_IDX                                                             2\n#define mmDP6_DP_VID_MSA_VBID                                                                          0x1f2b\n#define mmDP6_DP_VID_MSA_VBID_BASE_IDX                                                                 2\n#define mmDP6_DP_VID_INTERRUPT_CNTL                                                                    0x1f2c\n#define mmDP6_DP_VID_INTERRUPT_CNTL_BASE_IDX                                                           2\n#define mmDP6_DP_DPHY_CNTL                                                                             0x1f2d\n#define mmDP6_DP_DPHY_CNTL_BASE_IDX                                                                    2\n#define mmDP6_DP_DPHY_TRAINING_PATTERN_SEL                                                             0x1f2e\n#define mmDP6_DP_DPHY_TRAINING_PATTERN_SEL_BASE_IDX                                                    2\n#define mmDP6_DP_DPHY_SYM0                                                                             0x1f2f\n#define mmDP6_DP_DPHY_SYM0_BASE_IDX                                                                    2\n#define mmDP6_DP_DPHY_SYM1                                                                             0x1f30\n#define mmDP6_DP_DPHY_SYM1_BASE_IDX                                                                    2\n#define mmDP6_DP_DPHY_SYM2                                                                             0x1f31\n#define mmDP6_DP_DPHY_SYM2_BASE_IDX                                                                    2\n#define mmDP6_DP_DPHY_8B10B_CNTL                                                                       0x1f32\n#define mmDP6_DP_DPHY_8B10B_CNTL_BASE_IDX                                                              2\n#define mmDP6_DP_DPHY_PRBS_CNTL                                                                        0x1f33\n#define mmDP6_DP_DPHY_PRBS_CNTL_BASE_IDX                                                               2\n#define mmDP6_DP_DPHY_SCRAM_CNTL                                                                       0x1f34\n#define mmDP6_DP_DPHY_SCRAM_CNTL_BASE_IDX                                                              2\n#define mmDP6_DP_DPHY_CRC_EN                                                                           0x1f35\n#define mmDP6_DP_DPHY_CRC_EN_BASE_IDX                                                                  2\n#define mmDP6_DP_DPHY_CRC_CNTL                                                                         0x1f36\n#define mmDP6_DP_DPHY_CRC_CNTL_BASE_IDX                                                                2\n#define mmDP6_DP_DPHY_CRC_RESULT                                                                       0x1f37\n#define mmDP6_DP_DPHY_CRC_RESULT_BASE_IDX                                                              2\n#define mmDP6_DP_DPHY_CRC_MST_CNTL                                                                     0x1f38\n#define mmDP6_DP_DPHY_CRC_MST_CNTL_BASE_IDX                                                            2\n#define mmDP6_DP_DPHY_CRC_MST_STATUS                                                                   0x1f39\n#define mmDP6_DP_DPHY_CRC_MST_STATUS_BASE_IDX                                                          2\n#define mmDP6_DP_DPHY_FAST_TRAINING                                                                    0x1f3a\n#define mmDP6_DP_DPHY_FAST_TRAINING_BASE_IDX                                                           2\n#define mmDP6_DP_DPHY_FAST_TRAINING_STATUS                                                             0x1f3b\n#define mmDP6_DP_DPHY_FAST_TRAINING_STATUS_BASE_IDX                                                    2\n#define mmDP6_DP_MSA_V_TIMING_OVERRIDE1                                                                0x1f3c\n#define mmDP6_DP_MSA_V_TIMING_OVERRIDE1_BASE_IDX                                                       2\n#define mmDP6_DP_MSA_V_TIMING_OVERRIDE2                                                                0x1f3d\n#define mmDP6_DP_MSA_V_TIMING_OVERRIDE2_BASE_IDX                                                       2\n#define mmDP6_DP_SEC_CNTL                                                                              0x1f41\n#define mmDP6_DP_SEC_CNTL_BASE_IDX                                                                     2\n#define mmDP6_DP_SEC_CNTL1                                                                             0x1f42\n#define mmDP6_DP_SEC_CNTL1_BASE_IDX                                                                    2\n#define mmDP6_DP_SEC_FRAMING1                                                                          0x1f43\n#define mmDP6_DP_SEC_FRAMING1_BASE_IDX                                                                 2\n#define mmDP6_DP_SEC_FRAMING2                                                                          0x1f44\n#define mmDP6_DP_SEC_FRAMING2_BASE_IDX                                                                 2\n#define mmDP6_DP_SEC_FRAMING3                                                                          0x1f45\n#define mmDP6_DP_SEC_FRAMING3_BASE_IDX                                                                 2\n#define mmDP6_DP_SEC_FRAMING4                                                                          0x1f46\n#define mmDP6_DP_SEC_FRAMING4_BASE_IDX                                                                 2\n#define mmDP6_DP_SEC_AUD_N                                                                             0x1f47\n#define mmDP6_DP_SEC_AUD_N_BASE_IDX                                                                    2\n#define mmDP6_DP_SEC_AUD_N_READBACK                                                                    0x1f48\n#define mmDP6_DP_SEC_AUD_N_READBACK_BASE_IDX                                                           2\n#define mmDP6_DP_SEC_AUD_M                                                                             0x1f49\n#define mmDP6_DP_SEC_AUD_M_BASE_IDX                                                                    2\n#define mmDP6_DP_SEC_AUD_M_READBACK                                                                    0x1f4a\n#define mmDP6_DP_SEC_AUD_M_READBACK_BASE_IDX                                                           2\n#define mmDP6_DP_SEC_TIMESTAMP                                                                         0x1f4b\n#define mmDP6_DP_SEC_TIMESTAMP_BASE_IDX                                                                2\n#define mmDP6_DP_SEC_PACKET_CNTL                                                                       0x1f4c\n#define mmDP6_DP_SEC_PACKET_CNTL_BASE_IDX                                                              2\n#define mmDP6_DP_MSE_RATE_CNTL                                                                         0x1f4d\n#define mmDP6_DP_MSE_RATE_CNTL_BASE_IDX                                                                2\n#define mmDP6_DP_MSE_RATE_UPDATE                                                                       0x1f4f\n#define mmDP6_DP_MSE_RATE_UPDATE_BASE_IDX                                                              2\n#define mmDP6_DP_MSE_SAT0                                                                              0x1f50\n#define mmDP6_DP_MSE_SAT0_BASE_IDX                                                                     2\n#define mmDP6_DP_MSE_SAT1                                                                              0x1f51\n#define mmDP6_DP_MSE_SAT1_BASE_IDX                                                                     2\n#define mmDP6_DP_MSE_SAT2                                                                              0x1f52\n#define mmDP6_DP_MSE_SAT2_BASE_IDX                                                                     2\n#define mmDP6_DP_MSE_SAT_UPDATE                                                                        0x1f53\n#define mmDP6_DP_MSE_SAT_UPDATE_BASE_IDX                                                               2\n#define mmDP6_DP_MSE_LINK_TIMING                                                                       0x1f54\n#define mmDP6_DP_MSE_LINK_TIMING_BASE_IDX                                                              2\n#define mmDP6_DP_MSE_MISC_CNTL                                                                         0x1f55\n#define mmDP6_DP_MSE_MISC_CNTL_BASE_IDX                                                                2\n#define mmDP6_DP_DPHY_BS_SR_SWAP_CNTL                                                                  0x1f5a\n#define mmDP6_DP_DPHY_BS_SR_SWAP_CNTL_BASE_IDX                                                         2\n#define mmDP6_DP_DPHY_HBR2_PATTERN_CONTROL                                                             0x1f5b\n#define mmDP6_DP_DPHY_HBR2_PATTERN_CONTROL_BASE_IDX                                                    2\n#define mmDP6_DP_MSE_SAT0_STATUS                                                                       0x1f5d\n#define mmDP6_DP_MSE_SAT0_STATUS_BASE_IDX                                                              2\n#define mmDP6_DP_MSE_SAT1_STATUS                                                                       0x1f5e\n#define mmDP6_DP_MSE_SAT1_STATUS_BASE_IDX                                                              2\n#define mmDP6_DP_MSE_SAT2_STATUS                                                                       0x1f5f\n#define mmDP6_DP_MSE_SAT2_STATUS_BASE_IDX                                                              2\n\n\n\n\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED0                                                     0x213e\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED0_BASE_IDX                                            2\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED1                                                     0x213f\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED1_BASE_IDX                                            2\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED2                                                     0x2140\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED2_BASE_IDX                                            2\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED3                                                     0x2141\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED3_BASE_IDX                                            2\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED4                                                     0x2142\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED4_BASE_IDX                                            2\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED5                                                     0x2143\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED5_BASE_IDX                                            2\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED6                                                     0x2144\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED6_BASE_IDX                                            2\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED7                                                     0x2145\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED7_BASE_IDX                                            2\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED8                                                     0x2146\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED8_BASE_IDX                                            2\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED9                                                     0x2147\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED9_BASE_IDX                                            2\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED10                                                    0x2148\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED10_BASE_IDX                                           2\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED11                                                    0x2149\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED11_BASE_IDX                                           2\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED12                                                    0x214a\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED12_BASE_IDX                                           2\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED13                                                    0x214b\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED13_BASE_IDX                                           2\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED14                                                    0x214c\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED14_BASE_IDX                                           2\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED15                                                    0x214d\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED15_BASE_IDX                                           2\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED16                                                    0x214e\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED16_BASE_IDX                                           2\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED17                                                    0x214f\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED17_BASE_IDX                                           2\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED18                                                    0x2150\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED18_BASE_IDX                                           2\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED19                                                    0x2151\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED19_BASE_IDX                                           2\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED20                                                    0x2152\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED20_BASE_IDX                                           2\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED21                                                    0x2153\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED21_BASE_IDX                                           2\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED22                                                    0x2154\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED22_BASE_IDX                                           2\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED23                                                    0x2155\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED23_BASE_IDX                                           2\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED24                                                    0x2156\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED24_BASE_IDX                                           2\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED25                                                    0x2157\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED25_BASE_IDX                                           2\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED26                                                    0x2158\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED26_BASE_IDX                                           2\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED27                                                    0x2159\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED27_BASE_IDX                                           2\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED28                                                    0x215a\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED28_BASE_IDX                                           2\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED29                                                    0x215b\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED29_BASE_IDX                                           2\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED30                                                    0x215c\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED30_BASE_IDX                                           2\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED31                                                    0x215d\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED31_BASE_IDX                                           2\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED32                                                    0x215e\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED32_BASE_IDX                                           2\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED33                                                    0x215f\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED33_BASE_IDX                                           2\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED34                                                    0x2160\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED34_BASE_IDX                                           2\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED35                                                    0x2161\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED35_BASE_IDX                                           2\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED36                                                    0x2162\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED36_BASE_IDX                                           2\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED37                                                    0x2163\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED37_BASE_IDX                                           2\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED38                                                    0x2164\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED38_BASE_IDX                                           2\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED39                                                    0x2165\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED39_BASE_IDX                                           2\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED40                                                    0x2166\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED40_BASE_IDX                                           2\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED41                                                    0x2167\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED41_BASE_IDX                                           2\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED42                                                    0x2168\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED42_BASE_IDX                                           2\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED43                                                    0x2169\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED43_BASE_IDX                                           2\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED44                                                    0x216a\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED44_BASE_IDX                                           2\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED45                                                    0x216b\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED45_BASE_IDX                                           2\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED46                                                    0x216c\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED46_BASE_IDX                                           2\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED47                                                    0x216d\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED47_BASE_IDX                                           2\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED48                                                    0x216e\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED48_BASE_IDX                                           2\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED49                                                    0x216f\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED49_BASE_IDX                                           2\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED50                                                    0x2170\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED50_BASE_IDX                                           2\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED51                                                    0x2171\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED51_BASE_IDX                                           2\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED52                                                    0x2172\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED52_BASE_IDX                                           2\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED53                                                    0x2173\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED53_BASE_IDX                                           2\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED54                                                    0x2174\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED54_BASE_IDX                                           2\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED55                                                    0x2175\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED55_BASE_IDX                                           2\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED56                                                    0x2176\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED56_BASE_IDX                                           2\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED57                                                    0x2177\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED57_BASE_IDX                                           2\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED58                                                    0x2178\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED58_BASE_IDX                                           2\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED59                                                    0x2179\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED59_BASE_IDX                                           2\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED60                                                    0x217a\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED60_BASE_IDX                                           2\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED61                                                    0x217b\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED61_BASE_IDX                                           2\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED62                                                    0x217c\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED62_BASE_IDX                                           2\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED63                                                    0x217d\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED63_BASE_IDX                                           2\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED64                                                    0x217e\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED64_BASE_IDX                                           2\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED65                                                    0x217f\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED65_BASE_IDX                                           2\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED66                                                    0x2180\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED66_BASE_IDX                                           2\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED67                                                    0x2181\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED67_BASE_IDX                                           2\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED68                                                    0x2182\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED68_BASE_IDX                                           2\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED69                                                    0x2183\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED69_BASE_IDX                                           2\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED70                                                    0x2184\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED70_BASE_IDX                                           2\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED71                                                    0x2185\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED71_BASE_IDX                                           2\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED72                                                    0x2186\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED72_BASE_IDX                                           2\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED73                                                    0x2187\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED73_BASE_IDX                                           2\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED74                                                    0x2188\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED74_BASE_IDX                                           2\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED75                                                    0x2189\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED75_BASE_IDX                                           2\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED76                                                    0x218a\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED76_BASE_IDX                                           2\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED77                                                    0x218b\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED77_BASE_IDX                                           2\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED78                                                    0x218c\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED78_BASE_IDX                                           2\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED79                                                    0x218d\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED79_BASE_IDX                                           2\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED80                                                    0x218e\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED80_BASE_IDX                                           2\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED81                                                    0x218f\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED81_BASE_IDX                                           2\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED82                                                    0x2190\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED82_BASE_IDX                                           2\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED83                                                    0x2191\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED83_BASE_IDX                                           2\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED84                                                    0x2192\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED84_BASE_IDX                                           2\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED85                                                    0x2193\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED85_BASE_IDX                                           2\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED86                                                    0x2194\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED86_BASE_IDX                                           2\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED87                                                    0x2195\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED87_BASE_IDX                                           2\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED88                                                    0x2196\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED88_BASE_IDX                                           2\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED89                                                    0x2197\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED89_BASE_IDX                                           2\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED90                                                    0x2198\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED90_BASE_IDX                                           2\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED91                                                    0x2199\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED91_BASE_IDX                                           2\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED92                                                    0x219a\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED92_BASE_IDX                                           2\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED93                                                    0x219b\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED93_BASE_IDX                                           2\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED94                                                    0x219c\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED94_BASE_IDX                                           2\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED95                                                    0x219d\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED95_BASE_IDX                                           2\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED96                                                    0x219e\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED96_BASE_IDX                                           2\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED97                                                    0x219f\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED97_BASE_IDX                                           2\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED98                                                    0x21a0\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED98_BASE_IDX                                           2\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED99                                                    0x21a1\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED99_BASE_IDX                                           2\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED100                                                   0x21a2\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED100_BASE_IDX                                          2\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED101                                                   0x21a3\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED101_BASE_IDX                                          2\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED102                                                   0x21a4\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED102_BASE_IDX                                          2\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED103                                                   0x21a5\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED103_BASE_IDX                                          2\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED104                                                   0x21a6\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED104_BASE_IDX                                          2\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED105                                                   0x21a7\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED105_BASE_IDX                                          2\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED106                                                   0x21a8\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED106_BASE_IDX                                          2\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED107                                                   0x21a9\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED107_BASE_IDX                                          2\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED108                                                   0x21aa\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED108_BASE_IDX                                          2\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED109                                                   0x21ab\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED109_BASE_IDX                                          2\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED110                                                   0x21ac\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED110_BASE_IDX                                          2\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED111                                                   0x21ad\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED111_BASE_IDX                                          2\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED112                                                   0x21ae\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED112_BASE_IDX                                          2\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED113                                                   0x21af\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED113_BASE_IDX                                          2\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED114                                                   0x21b0\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED114_BASE_IDX                                          2\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED115                                                   0x21b1\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED115_BASE_IDX                                          2\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED116                                                   0x21b2\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED116_BASE_IDX                                          2\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED117                                                   0x21b3\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED117_BASE_IDX                                          2\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED118                                                   0x21b4\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED118_BASE_IDX                                          2\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED119                                                   0x21b5\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED119_BASE_IDX                                          2\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED120                                                   0x21b6\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED120_BASE_IDX                                          2\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED121                                                   0x21b7\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED121_BASE_IDX                                          2\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED122                                                   0x21b8\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED122_BASE_IDX                                          2\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED123                                                   0x21b9\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED123_BASE_IDX                                          2\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED124                                                   0x21ba\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED124_BASE_IDX                                          2\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED125                                                   0x21bb\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED125_BASE_IDX                                          2\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED126                                                   0x21bc\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED126_BASE_IDX                                          2\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED127                                                   0x21bd\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED127_BASE_IDX                                          2\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED128                                                   0x21be\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED128_BASE_IDX                                          2\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED129                                                   0x21bf\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED129_BASE_IDX                                          2\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED130                                                   0x21c0\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED130_BASE_IDX                                          2\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED131                                                   0x21c1\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED131_BASE_IDX                                          2\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED132                                                   0x21c2\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED132_BASE_IDX                                          2\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED133                                                   0x21c3\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED133_BASE_IDX                                          2\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED134                                                   0x21c4\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED134_BASE_IDX                                          2\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED135                                                   0x21c5\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED135_BASE_IDX                                          2\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED136                                                   0x21c6\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED136_BASE_IDX                                          2\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED137                                                   0x21c7\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED137_BASE_IDX                                          2\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED138                                                   0x21c8\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED138_BASE_IDX                                          2\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED139                                                   0x21c9\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED139_BASE_IDX                                          2\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED140                                                   0x21ca\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED140_BASE_IDX                                          2\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED141                                                   0x21cb\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED141_BASE_IDX                                          2\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED142                                                   0x21cc\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED142_BASE_IDX                                          2\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED143                                                   0x21cd\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED143_BASE_IDX                                          2\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED144                                                   0x21ce\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED144_BASE_IDX                                          2\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED145                                                   0x21cf\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED145_BASE_IDX                                          2\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED146                                                   0x21d0\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED146_BASE_IDX                                          2\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED147                                                   0x21d1\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED147_BASE_IDX                                          2\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED148                                                   0x21d2\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED148_BASE_IDX                                          2\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED149                                                   0x21d3\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED149_BASE_IDX                                          2\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED150                                                   0x21d4\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED150_BASE_IDX                                          2\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED151                                                   0x21d5\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED151_BASE_IDX                                          2\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED152                                                   0x21d6\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED152_BASE_IDX                                          2\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED153                                                   0x21d7\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED153_BASE_IDX                                          2\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED154                                                   0x21d8\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED154_BASE_IDX                                          2\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED155                                                   0x21d9\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED155_BASE_IDX                                          2\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED156                                                   0x21da\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED156_BASE_IDX                                          2\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED157                                                   0x21db\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED157_BASE_IDX                                          2\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED158                                                   0x21dc\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED158_BASE_IDX                                          2\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED159                                                   0x21dd\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED159_BASE_IDX                                          2\n\n\n\n\n#define mmDC_COMBOPHYCMREGS0_COMMON_FUSE1                                                              0x213e\n#define mmDC_COMBOPHYCMREGS0_COMMON_FUSE1_BASE_IDX                                                     2\n#define mmDC_COMBOPHYCMREGS0_COMMON_FUSE2                                                              0x213f\n#define mmDC_COMBOPHYCMREGS0_COMMON_FUSE2_BASE_IDX                                                     2\n#define mmDC_COMBOPHYCMREGS0_COMMON_FUSE3                                                              0x2140\n#define mmDC_COMBOPHYCMREGS0_COMMON_FUSE3_BASE_IDX                                                     2\n#define mmDC_COMBOPHYCMREGS0_COMMON_MAR_DEEMPH_NOM                                                     0x2141\n#define mmDC_COMBOPHYCMREGS0_COMMON_MAR_DEEMPH_NOM_BASE_IDX                                            2\n#define mmDC_COMBOPHYCMREGS0_COMMON_LANE_PWRMGMT                                                       0x2142\n#define mmDC_COMBOPHYCMREGS0_COMMON_LANE_PWRMGMT_BASE_IDX                                              2\n#define mmDC_COMBOPHYCMREGS0_COMMON_TXCNTRL                                                            0x2143\n#define mmDC_COMBOPHYCMREGS0_COMMON_TXCNTRL_BASE_IDX                                                   2\n#define mmDC_COMBOPHYCMREGS0_COMMON_TMDP                                                               0x2144\n#define mmDC_COMBOPHYCMREGS0_COMMON_TMDP_BASE_IDX                                                      2\n#define mmDC_COMBOPHYCMREGS0_COMMON_LANE_RESETS                                                        0x2145\n#define mmDC_COMBOPHYCMREGS0_COMMON_LANE_RESETS_BASE_IDX                                               2\n#define mmDC_COMBOPHYCMREGS0_COMMON_ZCALCODE_CTRL                                                      0x2146\n#define mmDC_COMBOPHYCMREGS0_COMMON_ZCALCODE_CTRL_BASE_IDX                                             2\n#define mmDC_COMBOPHYCMREGS0_COMMON_DISP_RFU1                                                          0x2147\n#define mmDC_COMBOPHYCMREGS0_COMMON_DISP_RFU1_BASE_IDX                                                 2\n#define mmDC_COMBOPHYCMREGS0_COMMON_DISP_RFU2                                                          0x2148\n#define mmDC_COMBOPHYCMREGS0_COMMON_DISP_RFU2_BASE_IDX                                                 2\n#define mmDC_COMBOPHYCMREGS0_COMMON_DISP_RFU3                                                          0x2149\n#define mmDC_COMBOPHYCMREGS0_COMMON_DISP_RFU3_BASE_IDX                                                 2\n#define mmDC_COMBOPHYCMREGS0_COMMON_DISP_RFU4                                                          0x214a\n#define mmDC_COMBOPHYCMREGS0_COMMON_DISP_RFU4_BASE_IDX                                                 2\n#define mmDC_COMBOPHYCMREGS0_COMMON_DISP_RFU5                                                          0x214b\n#define mmDC_COMBOPHYCMREGS0_COMMON_DISP_RFU5_BASE_IDX                                                 2\n#define mmDC_COMBOPHYCMREGS0_COMMON_DISP_RFU6                                                          0x214c\n#define mmDC_COMBOPHYCMREGS0_COMMON_DISP_RFU6_BASE_IDX                                                 2\n#define mmDC_COMBOPHYCMREGS0_COMMON_DISP_RFU7                                                          0x214d\n#define mmDC_COMBOPHYCMREGS0_COMMON_DISP_RFU7_BASE_IDX                                                 2\n\n\n\n\n#define mmDC_COMBOPHYTXREGS0_CMD_BUS_TX_CONTROL_LANE0                                                  0x215e\n#define mmDC_COMBOPHYTXREGS0_CMD_BUS_TX_CONTROL_LANE0_BASE_IDX                                         2\n#define mmDC_COMBOPHYTXREGS0_MARGIN_DEEMPH_LANE0                                                       0x215f\n#define mmDC_COMBOPHYTXREGS0_MARGIN_DEEMPH_LANE0_BASE_IDX                                              2\n#define mmDC_COMBOPHYTXREGS0_CMD_BUS_GLOBAL_FOR_TX_LANE0                                               0x2160\n#define mmDC_COMBOPHYTXREGS0_CMD_BUS_GLOBAL_FOR_TX_LANE0_BASE_IDX                                      2\n#define mmDC_COMBOPHYTXREGS0_TX_DISP_RFU0_LANE0                                                        0x2161\n#define mmDC_COMBOPHYTXREGS0_TX_DISP_RFU0_LANE0_BASE_IDX                                               2\n#define mmDC_COMBOPHYTXREGS0_TX_DISP_RFU1_LANE0                                                        0x2162\n#define mmDC_COMBOPHYTXREGS0_TX_DISP_RFU1_LANE0_BASE_IDX                                               2\n#define mmDC_COMBOPHYTXREGS0_TX_DISP_RFU2_LANE0                                                        0x2163\n#define mmDC_COMBOPHYTXREGS0_TX_DISP_RFU2_LANE0_BASE_IDX                                               2\n#define mmDC_COMBOPHYTXREGS0_TX_DISP_RFU3_LANE0                                                        0x2164\n#define mmDC_COMBOPHYTXREGS0_TX_DISP_RFU3_LANE0_BASE_IDX                                               2\n#define mmDC_COMBOPHYTXREGS0_TX_DISP_RFU4_LANE0                                                        0x2165\n#define mmDC_COMBOPHYTXREGS0_TX_DISP_RFU4_LANE0_BASE_IDX                                               2\n#define mmDC_COMBOPHYTXREGS0_TX_DISP_RFU5_LANE0                                                        0x2166\n#define mmDC_COMBOPHYTXREGS0_TX_DISP_RFU5_LANE0_BASE_IDX                                               2\n#define mmDC_COMBOPHYTXREGS0_TX_DISP_RFU6_LANE0                                                        0x2167\n#define mmDC_COMBOPHYTXREGS0_TX_DISP_RFU6_LANE0_BASE_IDX                                               2\n#define mmDC_COMBOPHYTXREGS0_TX_DISP_RFU7_LANE0                                                        0x2168\n#define mmDC_COMBOPHYTXREGS0_TX_DISP_RFU7_LANE0_BASE_IDX                                               2\n#define mmDC_COMBOPHYTXREGS0_TX_DISP_RFU8_LANE0                                                        0x2169\n#define mmDC_COMBOPHYTXREGS0_TX_DISP_RFU8_LANE0_BASE_IDX                                               2\n#define mmDC_COMBOPHYTXREGS0_TX_DISP_RFU9_LANE0                                                        0x216a\n#define mmDC_COMBOPHYTXREGS0_TX_DISP_RFU9_LANE0_BASE_IDX                                               2\n#define mmDC_COMBOPHYTXREGS0_TX_DISP_RFU10_LANE0                                                       0x216b\n#define mmDC_COMBOPHYTXREGS0_TX_DISP_RFU10_LANE0_BASE_IDX                                              2\n#define mmDC_COMBOPHYTXREGS0_TX_DISP_RFU11_LANE0                                                       0x216c\n#define mmDC_COMBOPHYTXREGS0_TX_DISP_RFU11_LANE0_BASE_IDX                                              2\n#define mmDC_COMBOPHYTXREGS0_TX_DISP_RFU12_LANE0                                                       0x216d\n#define mmDC_COMBOPHYTXREGS0_TX_DISP_RFU12_LANE0_BASE_IDX                                              2\n#define mmDC_COMBOPHYTXREGS0_CMD_BUS_TX_CONTROL_LANE1                                                  0x216e\n#define mmDC_COMBOPHYTXREGS0_CMD_BUS_TX_CONTROL_LANE1_BASE_IDX                                         2\n#define mmDC_COMBOPHYTXREGS0_MARGIN_DEEMPH_LANE1                                                       0x216f\n#define mmDC_COMBOPHYTXREGS0_MARGIN_DEEMPH_LANE1_BASE_IDX                                              2\n#define mmDC_COMBOPHYTXREGS0_CMD_BUS_GLOBAL_FOR_TX_LANE1                                               0x2170\n#define mmDC_COMBOPHYTXREGS0_CMD_BUS_GLOBAL_FOR_TX_LANE1_BASE_IDX                                      2\n#define mmDC_COMBOPHYTXREGS0_TX_DISP_RFU0_LANE1                                                        0x2171\n#define mmDC_COMBOPHYTXREGS0_TX_DISP_RFU0_LANE1_BASE_IDX                                               2\n#define mmDC_COMBOPHYTXREGS0_TX_DISP_RFU1_LANE1                                                        0x2172\n#define mmDC_COMBOPHYTXREGS0_TX_DISP_RFU1_LANE1_BASE_IDX                                               2\n#define mmDC_COMBOPHYTXREGS0_TX_DISP_RFU2_LANE1                                                        0x2173\n#define mmDC_COMBOPHYTXREGS0_TX_DISP_RFU2_LANE1_BASE_IDX                                               2\n#define mmDC_COMBOPHYTXREGS0_TX_DISP_RFU3_LANE1                                                        0x2174\n#define mmDC_COMBOPHYTXREGS0_TX_DISP_RFU3_LANE1_BASE_IDX                                               2\n#define mmDC_COMBOPHYTXREGS0_TX_DISP_RFU4_LANE1                                                        0x2175\n#define mmDC_COMBOPHYTXREGS0_TX_DISP_RFU4_LANE1_BASE_IDX                                               2\n#define mmDC_COMBOPHYTXREGS0_TX_DISP_RFU5_LANE1                                                        0x2176\n#define mmDC_COMBOPHYTXREGS0_TX_DISP_RFU5_LANE1_BASE_IDX                                               2\n#define mmDC_COMBOPHYTXREGS0_TX_DISP_RFU6_LANE1                                                        0x2177\n#define mmDC_COMBOPHYTXREGS0_TX_DISP_RFU6_LANE1_BASE_IDX                                               2\n#define mmDC_COMBOPHYTXREGS0_TX_DISP_RFU7_LANE1                                                        0x2178\n#define mmDC_COMBOPHYTXREGS0_TX_DISP_RFU7_LANE1_BASE_IDX                                               2\n#define mmDC_COMBOPHYTXREGS0_TX_DISP_RFU8_LANE1                                                        0x2179\n#define mmDC_COMBOPHYTXREGS0_TX_DISP_RFU8_LANE1_BASE_IDX                                               2\n#define mmDC_COMBOPHYTXREGS0_TX_DISP_RFU9_LANE1                                                        0x217a\n#define mmDC_COMBOPHYTXREGS0_TX_DISP_RFU9_LANE1_BASE_IDX                                               2\n#define mmDC_COMBOPHYTXREGS0_TX_DISP_RFU10_LANE1                                                       0x217b\n#define mmDC_COMBOPHYTXREGS0_TX_DISP_RFU10_LANE1_BASE_IDX                                              2\n#define mmDC_COMBOPHYTXREGS0_TX_DISP_RFU11_LANE1                                                       0x217c\n#define mmDC_COMBOPHYTXREGS0_TX_DISP_RFU11_LANE1_BASE_IDX                                              2\n#define mmDC_COMBOPHYTXREGS0_TX_DISP_RFU12_LANE1                                                       0x217d\n#define mmDC_COMBOPHYTXREGS0_TX_DISP_RFU12_LANE1_BASE_IDX                                              2\n#define mmDC_COMBOPHYTXREGS0_CMD_BUS_TX_CONTROL_LANE2                                                  0x217e\n#define mmDC_COMBOPHYTXREGS0_CMD_BUS_TX_CONTROL_LANE2_BASE_IDX                                         2\n#define mmDC_COMBOPHYTXREGS0_MARGIN_DEEMPH_LANE2                                                       0x217f\n#define mmDC_COMBOPHYTXREGS0_MARGIN_DEEMPH_LANE2_BASE_IDX                                              2\n#define mmDC_COMBOPHYTXREGS0_CMD_BUS_GLOBAL_FOR_TX_LANE2                                               0x2180\n#define mmDC_COMBOPHYTXREGS0_CMD_BUS_GLOBAL_FOR_TX_LANE2_BASE_IDX                                      2\n#define mmDC_COMBOPHYTXREGS0_TX_DISP_RFU0_LANE2                                                        0x2181\n#define mmDC_COMBOPHYTXREGS0_TX_DISP_RFU0_LANE2_BASE_IDX                                               2\n#define mmDC_COMBOPHYTXREGS0_TX_DISP_RFU1_LANE2                                                        0x2182\n#define mmDC_COMBOPHYTXREGS0_TX_DISP_RFU1_LANE2_BASE_IDX                                               2\n#define mmDC_COMBOPHYTXREGS0_TX_DISP_RFU2_LANE2                                                        0x2183\n#define mmDC_COMBOPHYTXREGS0_TX_DISP_RFU2_LANE2_BASE_IDX                                               2\n#define mmDC_COMBOPHYTXREGS0_TX_DISP_RFU3_LANE2                                                        0x2184\n#define mmDC_COMBOPHYTXREGS0_TX_DISP_RFU3_LANE2_BASE_IDX                                               2\n#define mmDC_COMBOPHYTXREGS0_TX_DISP_RFU4_LANE2                                                        0x2185\n#define mmDC_COMBOPHYTXREGS0_TX_DISP_RFU4_LANE2_BASE_IDX                                               2\n#define mmDC_COMBOPHYTXREGS0_TX_DISP_RFU5_LANE2                                                        0x2186\n#define mmDC_COMBOPHYTXREGS0_TX_DISP_RFU5_LANE2_BASE_IDX                                               2\n#define mmDC_COMBOPHYTXREGS0_TX_DISP_RFU6_LANE2                                                        0x2187\n#define mmDC_COMBOPHYTXREGS0_TX_DISP_RFU6_LANE2_BASE_IDX                                               2\n#define mmDC_COMBOPHYTXREGS0_TX_DISP_RFU7_LANE2                                                        0x2188\n#define mmDC_COMBOPHYTXREGS0_TX_DISP_RFU7_LANE2_BASE_IDX                                               2\n#define mmDC_COMBOPHYTXREGS0_TX_DISP_RFU8_LANE2                                                        0x2189\n#define mmDC_COMBOPHYTXREGS0_TX_DISP_RFU8_LANE2_BASE_IDX                                               2\n#define mmDC_COMBOPHYTXREGS0_TX_DISP_RFU9_LANE2                                                        0x218a\n#define mmDC_COMBOPHYTXREGS0_TX_DISP_RFU9_LANE2_BASE_IDX                                               2\n#define mmDC_COMBOPHYTXREGS0_TX_DISP_RFU10_LANE2                                                       0x218b\n#define mmDC_COMBOPHYTXREGS0_TX_DISP_RFU10_LANE2_BASE_IDX                                              2\n#define mmDC_COMBOPHYTXREGS0_TX_DISP_RFU11_LANE2                                                       0x218c\n#define mmDC_COMBOPHYTXREGS0_TX_DISP_RFU11_LANE2_BASE_IDX                                              2\n#define mmDC_COMBOPHYTXREGS0_TX_DISP_RFU12_LANE2                                                       0x218d\n#define mmDC_COMBOPHYTXREGS0_TX_DISP_RFU12_LANE2_BASE_IDX                                              2\n#define mmDC_COMBOPHYTXREGS0_CMD_BUS_TX_CONTROL_LANE3                                                  0x218e\n#define mmDC_COMBOPHYTXREGS0_CMD_BUS_TX_CONTROL_LANE3_BASE_IDX                                         2\n#define mmDC_COMBOPHYTXREGS0_MARGIN_DEEMPH_LANE3                                                       0x218f\n#define mmDC_COMBOPHYTXREGS0_MARGIN_DEEMPH_LANE3_BASE_IDX                                              2\n#define mmDC_COMBOPHYTXREGS0_CMD_BUS_GLOBAL_FOR_TX_LANE3                                               0x2190\n#define mmDC_COMBOPHYTXREGS0_CMD_BUS_GLOBAL_FOR_TX_LANE3_BASE_IDX                                      2\n#define mmDC_COMBOPHYTXREGS0_TX_DISP_RFU0_LANE3                                                        0x2191\n#define mmDC_COMBOPHYTXREGS0_TX_DISP_RFU0_LANE3_BASE_IDX                                               2\n#define mmDC_COMBOPHYTXREGS0_TX_DISP_RFU1_LANE3                                                        0x2192\n#define mmDC_COMBOPHYTXREGS0_TX_DISP_RFU1_LANE3_BASE_IDX                                               2\n#define mmDC_COMBOPHYTXREGS0_TX_DISP_RFU2_LANE3                                                        0x2193\n#define mmDC_COMBOPHYTXREGS0_TX_DISP_RFU2_LANE3_BASE_IDX                                               2\n#define mmDC_COMBOPHYTXREGS0_TX_DISP_RFU3_LANE3                                                        0x2194\n#define mmDC_COMBOPHYTXREGS0_TX_DISP_RFU3_LANE3_BASE_IDX                                               2\n#define mmDC_COMBOPHYTXREGS0_TX_DISP_RFU4_LANE3                                                        0x2195\n#define mmDC_COMBOPHYTXREGS0_TX_DISP_RFU4_LANE3_BASE_IDX                                               2\n#define mmDC_COMBOPHYTXREGS0_TX_DISP_RFU5_LANE3                                                        0x2196\n#define mmDC_COMBOPHYTXREGS0_TX_DISP_RFU5_LANE3_BASE_IDX                                               2\n#define mmDC_COMBOPHYTXREGS0_TX_DISP_RFU6_LANE3                                                        0x2197\n#define mmDC_COMBOPHYTXREGS0_TX_DISP_RFU6_LANE3_BASE_IDX                                               2\n#define mmDC_COMBOPHYTXREGS0_TX_DISP_RFU7_LANE3                                                        0x2198\n#define mmDC_COMBOPHYTXREGS0_TX_DISP_RFU7_LANE3_BASE_IDX                                               2\n#define mmDC_COMBOPHYTXREGS0_TX_DISP_RFU8_LANE3                                                        0x2199\n#define mmDC_COMBOPHYTXREGS0_TX_DISP_RFU8_LANE3_BASE_IDX                                               2\n#define mmDC_COMBOPHYTXREGS0_TX_DISP_RFU9_LANE3                                                        0x219a\n#define mmDC_COMBOPHYTXREGS0_TX_DISP_RFU9_LANE3_BASE_IDX                                               2\n#define mmDC_COMBOPHYTXREGS0_TX_DISP_RFU10_LANE3                                                       0x219b\n#define mmDC_COMBOPHYTXREGS0_TX_DISP_RFU10_LANE3_BASE_IDX                                              2\n#define mmDC_COMBOPHYTXREGS0_TX_DISP_RFU11_LANE3                                                       0x219c\n#define mmDC_COMBOPHYTXREGS0_TX_DISP_RFU11_LANE3_BASE_IDX                                              2\n#define mmDC_COMBOPHYTXREGS0_TX_DISP_RFU12_LANE3                                                       0x219d\n#define mmDC_COMBOPHYTXREGS0_TX_DISP_RFU12_LANE3_BASE_IDX                                              2\n\n\n\n\n#define mmDC_COMBOPHYPLLREGS0_FREQ_CTRL0                                                               0x219e\n#define mmDC_COMBOPHYPLLREGS0_FREQ_CTRL0_BASE_IDX                                                      2\n#define mmDC_COMBOPHYPLLREGS0_FREQ_CTRL1                                                               0x219f\n#define mmDC_COMBOPHYPLLREGS0_FREQ_CTRL1_BASE_IDX                                                      2\n#define mmDC_COMBOPHYPLLREGS0_FREQ_CTRL2                                                               0x21a0\n#define mmDC_COMBOPHYPLLREGS0_FREQ_CTRL2_BASE_IDX                                                      2\n#define mmDC_COMBOPHYPLLREGS0_FREQ_CTRL3                                                               0x21a1\n#define mmDC_COMBOPHYPLLREGS0_FREQ_CTRL3_BASE_IDX                                                      2\n#define mmDC_COMBOPHYPLLREGS0_BW_CTRL_COARSE                                                           0x21a2\n#define mmDC_COMBOPHYPLLREGS0_BW_CTRL_COARSE_BASE_IDX                                                  2\n#define mmDC_COMBOPHYPLLREGS0_BW_CTRL_FINE                                                             0x21a3\n#define mmDC_COMBOPHYPLLREGS0_BW_CTRL_FINE_BASE_IDX                                                    2\n#define mmDC_COMBOPHYPLLREGS0_CAL_CTRL                                                                 0x21a4\n#define mmDC_COMBOPHYPLLREGS0_CAL_CTRL_BASE_IDX                                                        2\n#define mmDC_COMBOPHYPLLREGS0_LOOP_CTRL                                                                0x21a5\n#define mmDC_COMBOPHYPLLREGS0_LOOP_CTRL_BASE_IDX                                                       2\n#define mmDC_COMBOPHYPLLREGS0_VREG_CFG                                                                 0x21a7\n#define mmDC_COMBOPHYPLLREGS0_VREG_CFG_BASE_IDX                                                        2\n#define mmDC_COMBOPHYPLLREGS0_OBSERVE0                                                                 0x21a8\n#define mmDC_COMBOPHYPLLREGS0_OBSERVE0_BASE_IDX                                                        2\n#define mmDC_COMBOPHYPLLREGS0_OBSERVE1                                                                 0x21a9\n#define mmDC_COMBOPHYPLLREGS0_OBSERVE1_BASE_IDX                                                        2\n#define mmDC_COMBOPHYPLLREGS0_DFT_OUT                                                                  0x21aa\n#define mmDC_COMBOPHYPLLREGS0_DFT_OUT_BASE_IDX                                                         2\n\n\n\n\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED0                                                     0x2206\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED0_BASE_IDX                                            2\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED1                                                     0x2207\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED1_BASE_IDX                                            2\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED2                                                     0x2208\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED2_BASE_IDX                                            2\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED3                                                     0x2209\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED3_BASE_IDX                                            2\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED4                                                     0x220a\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED4_BASE_IDX                                            2\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED5                                                     0x220b\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED5_BASE_IDX                                            2\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED6                                                     0x220c\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED6_BASE_IDX                                            2\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED7                                                     0x220d\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED7_BASE_IDX                                            2\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED8                                                     0x220e\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED8_BASE_IDX                                            2\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED9                                                     0x220f\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED9_BASE_IDX                                            2\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED10                                                    0x2210\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED10_BASE_IDX                                           2\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED11                                                    0x2211\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED11_BASE_IDX                                           2\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED12                                                    0x2212\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED12_BASE_IDX                                           2\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED13                                                    0x2213\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED13_BASE_IDX                                           2\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED14                                                    0x2214\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED14_BASE_IDX                                           2\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED15                                                    0x2215\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED15_BASE_IDX                                           2\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED16                                                    0x2216\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED16_BASE_IDX                                           2\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED17                                                    0x2217\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED17_BASE_IDX                                           2\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED18                                                    0x2218\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED18_BASE_IDX                                           2\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED19                                                    0x2219\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED19_BASE_IDX                                           2\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED20                                                    0x221a\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED20_BASE_IDX                                           2\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED21                                                    0x221b\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED21_BASE_IDX                                           2\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED22                                                    0x221c\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED22_BASE_IDX                                           2\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED23                                                    0x221d\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED23_BASE_IDX                                           2\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED24                                                    0x221e\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED24_BASE_IDX                                           2\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED25                                                    0x221f\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED25_BASE_IDX                                           2\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED26                                                    0x2220\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED26_BASE_IDX                                           2\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED27                                                    0x2221\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED27_BASE_IDX                                           2\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED28                                                    0x2222\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED28_BASE_IDX                                           2\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED29                                                    0x2223\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED29_BASE_IDX                                           2\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED30                                                    0x2224\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED30_BASE_IDX                                           2\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED31                                                    0x2225\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED31_BASE_IDX                                           2\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED32                                                    0x2226\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED32_BASE_IDX                                           2\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED33                                                    0x2227\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED33_BASE_IDX                                           2\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED34                                                    0x2228\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED34_BASE_IDX                                           2\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED35                                                    0x2229\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED35_BASE_IDX                                           2\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED36                                                    0x222a\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED36_BASE_IDX                                           2\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED37                                                    0x222b\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED37_BASE_IDX                                           2\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED38                                                    0x222c\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED38_BASE_IDX                                           2\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED39                                                    0x222d\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED39_BASE_IDX                                           2\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED40                                                    0x222e\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED40_BASE_IDX                                           2\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED41                                                    0x222f\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED41_BASE_IDX                                           2\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED42                                                    0x2230\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED42_BASE_IDX                                           2\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED43                                                    0x2231\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED43_BASE_IDX                                           2\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED44                                                    0x2232\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED44_BASE_IDX                                           2\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED45                                                    0x2233\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED45_BASE_IDX                                           2\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED46                                                    0x2234\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED46_BASE_IDX                                           2\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED47                                                    0x2235\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED47_BASE_IDX                                           2\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED48                                                    0x2236\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED48_BASE_IDX                                           2\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED49                                                    0x2237\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED49_BASE_IDX                                           2\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED50                                                    0x2238\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED50_BASE_IDX                                           2\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED51                                                    0x2239\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED51_BASE_IDX                                           2\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED52                                                    0x223a\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED52_BASE_IDX                                           2\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED53                                                    0x223b\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED53_BASE_IDX                                           2\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED54                                                    0x223c\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED54_BASE_IDX                                           2\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED55                                                    0x223d\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED55_BASE_IDX                                           2\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED56                                                    0x223e\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED56_BASE_IDX                                           2\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED57                                                    0x223f\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED57_BASE_IDX                                           2\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED58                                                    0x2240\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED58_BASE_IDX                                           2\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED59                                                    0x2241\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED59_BASE_IDX                                           2\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED60                                                    0x2242\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED60_BASE_IDX                                           2\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED61                                                    0x2243\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED61_BASE_IDX                                           2\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED62                                                    0x2244\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED62_BASE_IDX                                           2\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED63                                                    0x2245\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED63_BASE_IDX                                           2\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED64                                                    0x2246\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED64_BASE_IDX                                           2\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED65                                                    0x2247\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED65_BASE_IDX                                           2\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED66                                                    0x2248\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED66_BASE_IDX                                           2\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED67                                                    0x2249\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED67_BASE_IDX                                           2\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED68                                                    0x224a\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED68_BASE_IDX                                           2\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED69                                                    0x224b\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED69_BASE_IDX                                           2\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED70                                                    0x224c\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED70_BASE_IDX                                           2\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED71                                                    0x224d\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED71_BASE_IDX                                           2\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED72                                                    0x224e\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED72_BASE_IDX                                           2\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED73                                                    0x224f\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED73_BASE_IDX                                           2\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED74                                                    0x2250\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED74_BASE_IDX                                           2\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED75                                                    0x2251\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED75_BASE_IDX                                           2\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED76                                                    0x2252\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED76_BASE_IDX                                           2\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED77                                                    0x2253\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED77_BASE_IDX                                           2\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED78                                                    0x2254\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED78_BASE_IDX                                           2\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED79                                                    0x2255\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED79_BASE_IDX                                           2\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED80                                                    0x2256\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED80_BASE_IDX                                           2\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED81                                                    0x2257\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED81_BASE_IDX                                           2\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED82                                                    0x2258\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED82_BASE_IDX                                           2\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED83                                                    0x2259\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED83_BASE_IDX                                           2\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED84                                                    0x225a\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED84_BASE_IDX                                           2\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED85                                                    0x225b\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED85_BASE_IDX                                           2\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED86                                                    0x225c\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED86_BASE_IDX                                           2\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED87                                                    0x225d\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED87_BASE_IDX                                           2\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED88                                                    0x225e\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED88_BASE_IDX                                           2\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED89                                                    0x225f\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED89_BASE_IDX                                           2\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED90                                                    0x2260\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED90_BASE_IDX                                           2\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED91                                                    0x2261\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED91_BASE_IDX                                           2\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED92                                                    0x2262\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED92_BASE_IDX                                           2\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED93                                                    0x2263\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED93_BASE_IDX                                           2\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED94                                                    0x2264\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED94_BASE_IDX                                           2\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED95                                                    0x2265\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED95_BASE_IDX                                           2\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED96                                                    0x2266\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED96_BASE_IDX                                           2\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED97                                                    0x2267\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED97_BASE_IDX                                           2\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED98                                                    0x2268\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED98_BASE_IDX                                           2\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED99                                                    0x2269\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED99_BASE_IDX                                           2\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED100                                                   0x226a\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED100_BASE_IDX                                          2\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED101                                                   0x226b\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED101_BASE_IDX                                          2\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED102                                                   0x226c\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED102_BASE_IDX                                          2\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED103                                                   0x226d\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED103_BASE_IDX                                          2\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED104                                                   0x226e\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED104_BASE_IDX                                          2\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED105                                                   0x226f\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED105_BASE_IDX                                          2\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED106                                                   0x2270\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED106_BASE_IDX                                          2\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED107                                                   0x2271\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED107_BASE_IDX                                          2\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED108                                                   0x2272\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED108_BASE_IDX                                          2\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED109                                                   0x2273\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED109_BASE_IDX                                          2\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED110                                                   0x2274\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED110_BASE_IDX                                          2\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED111                                                   0x2275\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED111_BASE_IDX                                          2\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED112                                                   0x2276\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED112_BASE_IDX                                          2\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED113                                                   0x2277\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED113_BASE_IDX                                          2\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED114                                                   0x2278\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED114_BASE_IDX                                          2\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED115                                                   0x2279\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED115_BASE_IDX                                          2\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED116                                                   0x227a\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED116_BASE_IDX                                          2\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED117                                                   0x227b\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED117_BASE_IDX                                          2\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED118                                                   0x227c\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED118_BASE_IDX                                          2\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED119                                                   0x227d\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED119_BASE_IDX                                          2\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED120                                                   0x227e\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED120_BASE_IDX                                          2\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED121                                                   0x227f\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED121_BASE_IDX                                          2\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED122                                                   0x2280\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED122_BASE_IDX                                          2\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED123                                                   0x2281\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED123_BASE_IDX                                          2\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED124                                                   0x2282\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED124_BASE_IDX                                          2\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED125                                                   0x2283\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED125_BASE_IDX                                          2\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED126                                                   0x2284\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED126_BASE_IDX                                          2\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED127                                                   0x2285\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED127_BASE_IDX                                          2\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED128                                                   0x2286\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED128_BASE_IDX                                          2\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED129                                                   0x2287\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED129_BASE_IDX                                          2\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED130                                                   0x2288\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED130_BASE_IDX                                          2\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED131                                                   0x2289\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED131_BASE_IDX                                          2\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED132                                                   0x228a\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED132_BASE_IDX                                          2\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED133                                                   0x228b\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED133_BASE_IDX                                          2\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED134                                                   0x228c\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED134_BASE_IDX                                          2\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED135                                                   0x228d\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED135_BASE_IDX                                          2\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED136                                                   0x228e\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED136_BASE_IDX                                          2\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED137                                                   0x228f\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED137_BASE_IDX                                          2\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED138                                                   0x2290\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED138_BASE_IDX                                          2\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED139                                                   0x2291\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED139_BASE_IDX                                          2\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED140                                                   0x2292\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED140_BASE_IDX                                          2\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED141                                                   0x2293\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED141_BASE_IDX                                          2\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED142                                                   0x2294\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED142_BASE_IDX                                          2\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED143                                                   0x2295\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED143_BASE_IDX                                          2\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED144                                                   0x2296\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED144_BASE_IDX                                          2\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED145                                                   0x2297\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED145_BASE_IDX                                          2\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED146                                                   0x2298\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED146_BASE_IDX                                          2\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED147                                                   0x2299\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED147_BASE_IDX                                          2\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED148                                                   0x229a\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED148_BASE_IDX                                          2\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED149                                                   0x229b\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED149_BASE_IDX                                          2\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED150                                                   0x229c\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED150_BASE_IDX                                          2\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED151                                                   0x229d\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED151_BASE_IDX                                          2\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED152                                                   0x229e\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED152_BASE_IDX                                          2\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED153                                                   0x229f\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED153_BASE_IDX                                          2\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED154                                                   0x22a0\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED154_BASE_IDX                                          2\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED155                                                   0x22a1\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED155_BASE_IDX                                          2\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED156                                                   0x22a2\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED156_BASE_IDX                                          2\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED157                                                   0x22a3\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED157_BASE_IDX                                          2\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED158                                                   0x22a4\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED158_BASE_IDX                                          2\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED159                                                   0x22a5\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED159_BASE_IDX                                          2\n\n\n\n\n#define mmDC_COMBOPHYCMREGS1_COMMON_FUSE1                                                              0x2206\n#define mmDC_COMBOPHYCMREGS1_COMMON_FUSE1_BASE_IDX                                                     2\n#define mmDC_COMBOPHYCMREGS1_COMMON_FUSE2                                                              0x2207\n#define mmDC_COMBOPHYCMREGS1_COMMON_FUSE2_BASE_IDX                                                     2\n#define mmDC_COMBOPHYCMREGS1_COMMON_FUSE3                                                              0x2208\n#define mmDC_COMBOPHYCMREGS1_COMMON_FUSE3_BASE_IDX                                                     2\n#define mmDC_COMBOPHYCMREGS1_COMMON_MAR_DEEMPH_NOM                                                     0x2209\n#define mmDC_COMBOPHYCMREGS1_COMMON_MAR_DEEMPH_NOM_BASE_IDX                                            2\n#define mmDC_COMBOPHYCMREGS1_COMMON_LANE_PWRMGMT                                                       0x220a\n#define mmDC_COMBOPHYCMREGS1_COMMON_LANE_PWRMGMT_BASE_IDX                                              2\n#define mmDC_COMBOPHYCMREGS1_COMMON_TXCNTRL                                                            0x220b\n#define mmDC_COMBOPHYCMREGS1_COMMON_TXCNTRL_BASE_IDX                                                   2\n#define mmDC_COMBOPHYCMREGS1_COMMON_TMDP                                                               0x220c\n#define mmDC_COMBOPHYCMREGS1_COMMON_TMDP_BASE_IDX                                                      2\n#define mmDC_COMBOPHYCMREGS1_COMMON_LANE_RESETS                                                        0x220d\n#define mmDC_COMBOPHYCMREGS1_COMMON_LANE_RESETS_BASE_IDX                                               2\n#define mmDC_COMBOPHYCMREGS1_COMMON_ZCALCODE_CTRL                                                      0x220e\n#define mmDC_COMBOPHYCMREGS1_COMMON_ZCALCODE_CTRL_BASE_IDX                                             2\n#define mmDC_COMBOPHYCMREGS1_COMMON_DISP_RFU1                                                          0x220f\n#define mmDC_COMBOPHYCMREGS1_COMMON_DISP_RFU1_BASE_IDX                                                 2\n#define mmDC_COMBOPHYCMREGS1_COMMON_DISP_RFU2                                                          0x2210\n#define mmDC_COMBOPHYCMREGS1_COMMON_DISP_RFU2_BASE_IDX                                                 2\n#define mmDC_COMBOPHYCMREGS1_COMMON_DISP_RFU3                                                          0x2211\n#define mmDC_COMBOPHYCMREGS1_COMMON_DISP_RFU3_BASE_IDX                                                 2\n#define mmDC_COMBOPHYCMREGS1_COMMON_DISP_RFU4                                                          0x2212\n#define mmDC_COMBOPHYCMREGS1_COMMON_DISP_RFU4_BASE_IDX                                                 2\n#define mmDC_COMBOPHYCMREGS1_COMMON_DISP_RFU5                                                          0x2213\n#define mmDC_COMBOPHYCMREGS1_COMMON_DISP_RFU5_BASE_IDX                                                 2\n#define mmDC_COMBOPHYCMREGS1_COMMON_DISP_RFU6                                                          0x2214\n#define mmDC_COMBOPHYCMREGS1_COMMON_DISP_RFU6_BASE_IDX                                                 2\n#define mmDC_COMBOPHYCMREGS1_COMMON_DISP_RFU7                                                          0x2215\n#define mmDC_COMBOPHYCMREGS1_COMMON_DISP_RFU7_BASE_IDX                                                 2\n\n\n\n\n#define mmDC_COMBOPHYTXREGS1_CMD_BUS_TX_CONTROL_LANE0                                                  0x2226\n#define mmDC_COMBOPHYTXREGS1_CMD_BUS_TX_CONTROL_LANE0_BASE_IDX                                         2\n#define mmDC_COMBOPHYTXREGS1_MARGIN_DEEMPH_LANE0                                                       0x2227\n#define mmDC_COMBOPHYTXREGS1_MARGIN_DEEMPH_LANE0_BASE_IDX                                              2\n#define mmDC_COMBOPHYTXREGS1_CMD_BUS_GLOBAL_FOR_TX_LANE0                                               0x2228\n#define mmDC_COMBOPHYTXREGS1_CMD_BUS_GLOBAL_FOR_TX_LANE0_BASE_IDX                                      2\n#define mmDC_COMBOPHYTXREGS1_TX_DISP_RFU0_LANE0                                                        0x2229\n#define mmDC_COMBOPHYTXREGS1_TX_DISP_RFU0_LANE0_BASE_IDX                                               2\n#define mmDC_COMBOPHYTXREGS1_TX_DISP_RFU1_LANE0                                                        0x222a\n#define mmDC_COMBOPHYTXREGS1_TX_DISP_RFU1_LANE0_BASE_IDX                                               2\n#define mmDC_COMBOPHYTXREGS1_TX_DISP_RFU2_LANE0                                                        0x222b\n#define mmDC_COMBOPHYTXREGS1_TX_DISP_RFU2_LANE0_BASE_IDX                                               2\n#define mmDC_COMBOPHYTXREGS1_TX_DISP_RFU3_LANE0                                                        0x222c\n#define mmDC_COMBOPHYTXREGS1_TX_DISP_RFU3_LANE0_BASE_IDX                                               2\n#define mmDC_COMBOPHYTXREGS1_TX_DISP_RFU4_LANE0                                                        0x222d\n#define mmDC_COMBOPHYTXREGS1_TX_DISP_RFU4_LANE0_BASE_IDX                                               2\n#define mmDC_COMBOPHYTXREGS1_TX_DISP_RFU5_LANE0                                                        0x222e\n#define mmDC_COMBOPHYTXREGS1_TX_DISP_RFU5_LANE0_BASE_IDX                                               2\n#define mmDC_COMBOPHYTXREGS1_TX_DISP_RFU6_LANE0                                                        0x222f\n#define mmDC_COMBOPHYTXREGS1_TX_DISP_RFU6_LANE0_BASE_IDX                                               2\n#define mmDC_COMBOPHYTXREGS1_TX_DISP_RFU7_LANE0                                                        0x2230\n#define mmDC_COMBOPHYTXREGS1_TX_DISP_RFU7_LANE0_BASE_IDX                                               2\n#define mmDC_COMBOPHYTXREGS1_TX_DISP_RFU8_LANE0                                                        0x2231\n#define mmDC_COMBOPHYTXREGS1_TX_DISP_RFU8_LANE0_BASE_IDX                                               2\n#define mmDC_COMBOPHYTXREGS1_TX_DISP_RFU9_LANE0                                                        0x2232\n#define mmDC_COMBOPHYTXREGS1_TX_DISP_RFU9_LANE0_BASE_IDX                                               2\n#define mmDC_COMBOPHYTXREGS1_TX_DISP_RFU10_LANE0                                                       0x2233\n#define mmDC_COMBOPHYTXREGS1_TX_DISP_RFU10_LANE0_BASE_IDX                                              2\n#define mmDC_COMBOPHYTXREGS1_TX_DISP_RFU11_LANE0                                                       0x2234\n#define mmDC_COMBOPHYTXREGS1_TX_DISP_RFU11_LANE0_BASE_IDX                                              2\n#define mmDC_COMBOPHYTXREGS1_TX_DISP_RFU12_LANE0                                                       0x2235\n#define mmDC_COMBOPHYTXREGS1_TX_DISP_RFU12_LANE0_BASE_IDX                                              2\n#define mmDC_COMBOPHYTXREGS1_CMD_BUS_TX_CONTROL_LANE1                                                  0x2236\n#define mmDC_COMBOPHYTXREGS1_CMD_BUS_TX_CONTROL_LANE1_BASE_IDX                                         2\n#define mmDC_COMBOPHYTXREGS1_MARGIN_DEEMPH_LANE1                                                       0x2237\n#define mmDC_COMBOPHYTXREGS1_MARGIN_DEEMPH_LANE1_BASE_IDX                                              2\n#define mmDC_COMBOPHYTXREGS1_CMD_BUS_GLOBAL_FOR_TX_LANE1                                               0x2238\n#define mmDC_COMBOPHYTXREGS1_CMD_BUS_GLOBAL_FOR_TX_LANE1_BASE_IDX                                      2\n#define mmDC_COMBOPHYTXREGS1_TX_DISP_RFU0_LANE1                                                        0x2239\n#define mmDC_COMBOPHYTXREGS1_TX_DISP_RFU0_LANE1_BASE_IDX                                               2\n#define mmDC_COMBOPHYTXREGS1_TX_DISP_RFU1_LANE1                                                        0x223a\n#define mmDC_COMBOPHYTXREGS1_TX_DISP_RFU1_LANE1_BASE_IDX                                               2\n#define mmDC_COMBOPHYTXREGS1_TX_DISP_RFU2_LANE1                                                        0x223b\n#define mmDC_COMBOPHYTXREGS1_TX_DISP_RFU2_LANE1_BASE_IDX                                               2\n#define mmDC_COMBOPHYTXREGS1_TX_DISP_RFU3_LANE1                                                        0x223c\n#define mmDC_COMBOPHYTXREGS1_TX_DISP_RFU3_LANE1_BASE_IDX                                               2\n#define mmDC_COMBOPHYTXREGS1_TX_DISP_RFU4_LANE1                                                        0x223d\n#define mmDC_COMBOPHYTXREGS1_TX_DISP_RFU4_LANE1_BASE_IDX                                               2\n#define mmDC_COMBOPHYTXREGS1_TX_DISP_RFU5_LANE1                                                        0x223e\n#define mmDC_COMBOPHYTXREGS1_TX_DISP_RFU5_LANE1_BASE_IDX                                               2\n#define mmDC_COMBOPHYTXREGS1_TX_DISP_RFU6_LANE1                                                        0x223f\n#define mmDC_COMBOPHYTXREGS1_TX_DISP_RFU6_LANE1_BASE_IDX                                               2\n#define mmDC_COMBOPHYTXREGS1_TX_DISP_RFU7_LANE1                                                        0x2240\n#define mmDC_COMBOPHYTXREGS1_TX_DISP_RFU7_LANE1_BASE_IDX                                               2\n#define mmDC_COMBOPHYTXREGS1_TX_DISP_RFU8_LANE1                                                        0x2241\n#define mmDC_COMBOPHYTXREGS1_TX_DISP_RFU8_LANE1_BASE_IDX                                               2\n#define mmDC_COMBOPHYTXREGS1_TX_DISP_RFU9_LANE1                                                        0x2242\n#define mmDC_COMBOPHYTXREGS1_TX_DISP_RFU9_LANE1_BASE_IDX                                               2\n#define mmDC_COMBOPHYTXREGS1_TX_DISP_RFU10_LANE1                                                       0x2243\n#define mmDC_COMBOPHYTXREGS1_TX_DISP_RFU10_LANE1_BASE_IDX                                              2\n#define mmDC_COMBOPHYTXREGS1_TX_DISP_RFU11_LANE1                                                       0x2244\n#define mmDC_COMBOPHYTXREGS1_TX_DISP_RFU11_LANE1_BASE_IDX                                              2\n#define mmDC_COMBOPHYTXREGS1_TX_DISP_RFU12_LANE1                                                       0x2245\n#define mmDC_COMBOPHYTXREGS1_TX_DISP_RFU12_LANE1_BASE_IDX                                              2\n#define mmDC_COMBOPHYTXREGS1_CMD_BUS_TX_CONTROL_LANE2                                                  0x2246\n#define mmDC_COMBOPHYTXREGS1_CMD_BUS_TX_CONTROL_LANE2_BASE_IDX                                         2\n#define mmDC_COMBOPHYTXREGS1_MARGIN_DEEMPH_LANE2                                                       0x2247\n#define mmDC_COMBOPHYTXREGS1_MARGIN_DEEMPH_LANE2_BASE_IDX                                              2\n#define mmDC_COMBOPHYTXREGS1_CMD_BUS_GLOBAL_FOR_TX_LANE2                                               0x2248\n#define mmDC_COMBOPHYTXREGS1_CMD_BUS_GLOBAL_FOR_TX_LANE2_BASE_IDX                                      2\n#define mmDC_COMBOPHYTXREGS1_TX_DISP_RFU0_LANE2                                                        0x2249\n#define mmDC_COMBOPHYTXREGS1_TX_DISP_RFU0_LANE2_BASE_IDX                                               2\n#define mmDC_COMBOPHYTXREGS1_TX_DISP_RFU1_LANE2                                                        0x224a\n#define mmDC_COMBOPHYTXREGS1_TX_DISP_RFU1_LANE2_BASE_IDX                                               2\n#define mmDC_COMBOPHYTXREGS1_TX_DISP_RFU2_LANE2                                                        0x224b\n#define mmDC_COMBOPHYTXREGS1_TX_DISP_RFU2_LANE2_BASE_IDX                                               2\n#define mmDC_COMBOPHYTXREGS1_TX_DISP_RFU3_LANE2                                                        0x224c\n#define mmDC_COMBOPHYTXREGS1_TX_DISP_RFU3_LANE2_BASE_IDX                                               2\n#define mmDC_COMBOPHYTXREGS1_TX_DISP_RFU4_LANE2                                                        0x224d\n#define mmDC_COMBOPHYTXREGS1_TX_DISP_RFU4_LANE2_BASE_IDX                                               2\n#define mmDC_COMBOPHYTXREGS1_TX_DISP_RFU5_LANE2                                                        0x224e\n#define mmDC_COMBOPHYTXREGS1_TX_DISP_RFU5_LANE2_BASE_IDX                                               2\n#define mmDC_COMBOPHYTXREGS1_TX_DISP_RFU6_LANE2                                                        0x224f\n#define mmDC_COMBOPHYTXREGS1_TX_DISP_RFU6_LANE2_BASE_IDX                                               2\n#define mmDC_COMBOPHYTXREGS1_TX_DISP_RFU7_LANE2                                                        0x2250\n#define mmDC_COMBOPHYTXREGS1_TX_DISP_RFU7_LANE2_BASE_IDX                                               2\n#define mmDC_COMBOPHYTXREGS1_TX_DISP_RFU8_LANE2                                                        0x2251\n#define mmDC_COMBOPHYTXREGS1_TX_DISP_RFU8_LANE2_BASE_IDX                                               2\n#define mmDC_COMBOPHYTXREGS1_TX_DISP_RFU9_LANE2                                                        0x2252\n#define mmDC_COMBOPHYTXREGS1_TX_DISP_RFU9_LANE2_BASE_IDX                                               2\n#define mmDC_COMBOPHYTXREGS1_TX_DISP_RFU10_LANE2                                                       0x2253\n#define mmDC_COMBOPHYTXREGS1_TX_DISP_RFU10_LANE2_BASE_IDX                                              2\n#define mmDC_COMBOPHYTXREGS1_TX_DISP_RFU11_LANE2                                                       0x2254\n#define mmDC_COMBOPHYTXREGS1_TX_DISP_RFU11_LANE2_BASE_IDX                                              2\n#define mmDC_COMBOPHYTXREGS1_TX_DISP_RFU12_LANE2                                                       0x2255\n#define mmDC_COMBOPHYTXREGS1_TX_DISP_RFU12_LANE2_BASE_IDX                                              2\n#define mmDC_COMBOPHYTXREGS1_CMD_BUS_TX_CONTROL_LANE3                                                  0x2256\n#define mmDC_COMBOPHYTXREGS1_CMD_BUS_TX_CONTROL_LANE3_BASE_IDX                                         2\n#define mmDC_COMBOPHYTXREGS1_MARGIN_DEEMPH_LANE3                                                       0x2257\n#define mmDC_COMBOPHYTXREGS1_MARGIN_DEEMPH_LANE3_BASE_IDX                                              2\n#define mmDC_COMBOPHYTXREGS1_CMD_BUS_GLOBAL_FOR_TX_LANE3                                               0x2258\n#define mmDC_COMBOPHYTXREGS1_CMD_BUS_GLOBAL_FOR_TX_LANE3_BASE_IDX                                      2\n#define mmDC_COMBOPHYTXREGS1_TX_DISP_RFU0_LANE3                                                        0x2259\n#define mmDC_COMBOPHYTXREGS1_TX_DISP_RFU0_LANE3_BASE_IDX                                               2\n#define mmDC_COMBOPHYTXREGS1_TX_DISP_RFU1_LANE3                                                        0x225a\n#define mmDC_COMBOPHYTXREGS1_TX_DISP_RFU1_LANE3_BASE_IDX                                               2\n#define mmDC_COMBOPHYTXREGS1_TX_DISP_RFU2_LANE3                                                        0x225b\n#define mmDC_COMBOPHYTXREGS1_TX_DISP_RFU2_LANE3_BASE_IDX                                               2\n#define mmDC_COMBOPHYTXREGS1_TX_DISP_RFU3_LANE3                                                        0x225c\n#define mmDC_COMBOPHYTXREGS1_TX_DISP_RFU3_LANE3_BASE_IDX                                               2\n#define mmDC_COMBOPHYTXREGS1_TX_DISP_RFU4_LANE3                                                        0x225d\n#define mmDC_COMBOPHYTXREGS1_TX_DISP_RFU4_LANE3_BASE_IDX                                               2\n#define mmDC_COMBOPHYTXREGS1_TX_DISP_RFU5_LANE3                                                        0x225e\n#define mmDC_COMBOPHYTXREGS1_TX_DISP_RFU5_LANE3_BASE_IDX                                               2\n#define mmDC_COMBOPHYTXREGS1_TX_DISP_RFU6_LANE3                                                        0x225f\n#define mmDC_COMBOPHYTXREGS1_TX_DISP_RFU6_LANE3_BASE_IDX                                               2\n#define mmDC_COMBOPHYTXREGS1_TX_DISP_RFU7_LANE3                                                        0x2260\n#define mmDC_COMBOPHYTXREGS1_TX_DISP_RFU7_LANE3_BASE_IDX                                               2\n#define mmDC_COMBOPHYTXREGS1_TX_DISP_RFU8_LANE3                                                        0x2261\n#define mmDC_COMBOPHYTXREGS1_TX_DISP_RFU8_LANE3_BASE_IDX                                               2\n#define mmDC_COMBOPHYTXREGS1_TX_DISP_RFU9_LANE3                                                        0x2262\n#define mmDC_COMBOPHYTXREGS1_TX_DISP_RFU9_LANE3_BASE_IDX                                               2\n#define mmDC_COMBOPHYTXREGS1_TX_DISP_RFU10_LANE3                                                       0x2263\n#define mmDC_COMBOPHYTXREGS1_TX_DISP_RFU10_LANE3_BASE_IDX                                              2\n#define mmDC_COMBOPHYTXREGS1_TX_DISP_RFU11_LANE3                                                       0x2264\n#define mmDC_COMBOPHYTXREGS1_TX_DISP_RFU11_LANE3_BASE_IDX                                              2\n#define mmDC_COMBOPHYTXREGS1_TX_DISP_RFU12_LANE3                                                       0x2265\n#define mmDC_COMBOPHYTXREGS1_TX_DISP_RFU12_LANE3_BASE_IDX                                              2\n\n\n\n\n#define mmDC_COMBOPHYPLLREGS1_FREQ_CTRL0                                                               0x2266\n#define mmDC_COMBOPHYPLLREGS1_FREQ_CTRL0_BASE_IDX                                                      2\n#define mmDC_COMBOPHYPLLREGS1_FREQ_CTRL1                                                               0x2267\n#define mmDC_COMBOPHYPLLREGS1_FREQ_CTRL1_BASE_IDX                                                      2\n#define mmDC_COMBOPHYPLLREGS1_FREQ_CTRL2                                                               0x2268\n#define mmDC_COMBOPHYPLLREGS1_FREQ_CTRL2_BASE_IDX                                                      2\n#define mmDC_COMBOPHYPLLREGS1_FREQ_CTRL3                                                               0x2269\n#define mmDC_COMBOPHYPLLREGS1_FREQ_CTRL3_BASE_IDX                                                      2\n#define mmDC_COMBOPHYPLLREGS1_BW_CTRL_COARSE                                                           0x226a\n#define mmDC_COMBOPHYPLLREGS1_BW_CTRL_COARSE_BASE_IDX                                                  2\n#define mmDC_COMBOPHYPLLREGS1_BW_CTRL_FINE                                                             0x226b\n#define mmDC_COMBOPHYPLLREGS1_BW_CTRL_FINE_BASE_IDX                                                    2\n#define mmDC_COMBOPHYPLLREGS1_CAL_CTRL                                                                 0x226c\n#define mmDC_COMBOPHYPLLREGS1_CAL_CTRL_BASE_IDX                                                        2\n#define mmDC_COMBOPHYPLLREGS1_LOOP_CTRL                                                                0x226d\n#define mmDC_COMBOPHYPLLREGS1_LOOP_CTRL_BASE_IDX                                                       2\n#define mmDC_COMBOPHYPLLREGS1_VREG_CFG                                                                 0x226f\n#define mmDC_COMBOPHYPLLREGS1_VREG_CFG_BASE_IDX                                                        2\n#define mmDC_COMBOPHYPLLREGS1_OBSERVE0                                                                 0x2270\n#define mmDC_COMBOPHYPLLREGS1_OBSERVE0_BASE_IDX                                                        2\n#define mmDC_COMBOPHYPLLREGS1_OBSERVE1                                                                 0x2271\n#define mmDC_COMBOPHYPLLREGS1_OBSERVE1_BASE_IDX                                                        2\n#define mmDC_COMBOPHYPLLREGS1_DFT_OUT                                                                  0x2272\n#define mmDC_COMBOPHYPLLREGS1_DFT_OUT_BASE_IDX                                                         2\n\n\n\n\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED0                                                     0x22ce\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED0_BASE_IDX                                            2\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED1                                                     0x22cf\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED1_BASE_IDX                                            2\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED2                                                     0x22d0\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED2_BASE_IDX                                            2\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED3                                                     0x22d1\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED3_BASE_IDX                                            2\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED4                                                     0x22d2\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED4_BASE_IDX                                            2\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED5                                                     0x22d3\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED5_BASE_IDX                                            2\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED6                                                     0x22d4\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED6_BASE_IDX                                            2\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED7                                                     0x22d5\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED7_BASE_IDX                                            2\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED8                                                     0x22d6\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED8_BASE_IDX                                            2\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED9                                                     0x22d7\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED9_BASE_IDX                                            2\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED10                                                    0x22d8\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED10_BASE_IDX                                           2\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED11                                                    0x22d9\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED11_BASE_IDX                                           2\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED12                                                    0x22da\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED12_BASE_IDX                                           2\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED13                                                    0x22db\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED13_BASE_IDX                                           2\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED14                                                    0x22dc\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED14_BASE_IDX                                           2\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED15                                                    0x22dd\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED15_BASE_IDX                                           2\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED16                                                    0x22de\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED16_BASE_IDX                                           2\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED17                                                    0x22df\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED17_BASE_IDX                                           2\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED18                                                    0x22e0\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED18_BASE_IDX                                           2\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED19                                                    0x22e1\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED19_BASE_IDX                                           2\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED20                                                    0x22e2\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED20_BASE_IDX                                           2\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED21                                                    0x22e3\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED21_BASE_IDX                                           2\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED22                                                    0x22e4\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED22_BASE_IDX                                           2\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED23                                                    0x22e5\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED23_BASE_IDX                                           2\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED24                                                    0x22e6\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED24_BASE_IDX                                           2\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED25                                                    0x22e7\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED25_BASE_IDX                                           2\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED26                                                    0x22e8\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED26_BASE_IDX                                           2\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED27                                                    0x22e9\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED27_BASE_IDX                                           2\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED28                                                    0x22ea\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED28_BASE_IDX                                           2\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED29                                                    0x22eb\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED29_BASE_IDX                                           2\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED30                                                    0x22ec\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED30_BASE_IDX                                           2\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED31                                                    0x22ed\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED31_BASE_IDX                                           2\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED32                                                    0x22ee\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED32_BASE_IDX                                           2\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED33                                                    0x22ef\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED33_BASE_IDX                                           2\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED34                                                    0x22f0\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED34_BASE_IDX                                           2\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED35                                                    0x22f1\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED35_BASE_IDX                                           2\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED36                                                    0x22f2\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED36_BASE_IDX                                           2\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED37                                                    0x22f3\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED37_BASE_IDX                                           2\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED38                                                    0x22f4\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED38_BASE_IDX                                           2\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED39                                                    0x22f5\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED39_BASE_IDX                                           2\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED40                                                    0x22f6\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED40_BASE_IDX                                           2\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED41                                                    0x22f7\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED41_BASE_IDX                                           2\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED42                                                    0x22f8\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED42_BASE_IDX                                           2\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED43                                                    0x22f9\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED43_BASE_IDX                                           2\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED44                                                    0x22fa\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED44_BASE_IDX                                           2\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED45                                                    0x22fb\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED45_BASE_IDX                                           2\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED46                                                    0x22fc\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED46_BASE_IDX                                           2\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED47                                                    0x22fd\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED47_BASE_IDX                                           2\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED48                                                    0x22fe\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED48_BASE_IDX                                           2\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED49                                                    0x22ff\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED49_BASE_IDX                                           2\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED50                                                    0x2300\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED50_BASE_IDX                                           2\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED51                                                    0x2301\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED51_BASE_IDX                                           2\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED52                                                    0x2302\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED52_BASE_IDX                                           2\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED53                                                    0x2303\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED53_BASE_IDX                                           2\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED54                                                    0x2304\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED54_BASE_IDX                                           2\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED55                                                    0x2305\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED55_BASE_IDX                                           2\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED56                                                    0x2306\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED56_BASE_IDX                                           2\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED57                                                    0x2307\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED57_BASE_IDX                                           2\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED58                                                    0x2308\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED58_BASE_IDX                                           2\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED59                                                    0x2309\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED59_BASE_IDX                                           2\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED60                                                    0x230a\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED60_BASE_IDX                                           2\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED61                                                    0x230b\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED61_BASE_IDX                                           2\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED62                                                    0x230c\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED62_BASE_IDX                                           2\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED63                                                    0x230d\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED63_BASE_IDX                                           2\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED64                                                    0x230e\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED64_BASE_IDX                                           2\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED65                                                    0x230f\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED65_BASE_IDX                                           2\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED66                                                    0x2310\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED66_BASE_IDX                                           2\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED67                                                    0x2311\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED67_BASE_IDX                                           2\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED68                                                    0x2312\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED68_BASE_IDX                                           2\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED69                                                    0x2313\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED69_BASE_IDX                                           2\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED70                                                    0x2314\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED70_BASE_IDX                                           2\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED71                                                    0x2315\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED71_BASE_IDX                                           2\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED72                                                    0x2316\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED72_BASE_IDX                                           2\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED73                                                    0x2317\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED73_BASE_IDX                                           2\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED74                                                    0x2318\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED74_BASE_IDX                                           2\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED75                                                    0x2319\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED75_BASE_IDX                                           2\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED76                                                    0x231a\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED76_BASE_IDX                                           2\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED77                                                    0x231b\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED77_BASE_IDX                                           2\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED78                                                    0x231c\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED78_BASE_IDX                                           2\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED79                                                    0x231d\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED79_BASE_IDX                                           2\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED80                                                    0x231e\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED80_BASE_IDX                                           2\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED81                                                    0x231f\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED81_BASE_IDX                                           2\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED82                                                    0x2320\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED82_BASE_IDX                                           2\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED83                                                    0x2321\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED83_BASE_IDX                                           2\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED84                                                    0x2322\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED84_BASE_IDX                                           2\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED85                                                    0x2323\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED85_BASE_IDX                                           2\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED86                                                    0x2324\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED86_BASE_IDX                                           2\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED87                                                    0x2325\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED87_BASE_IDX                                           2\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED88                                                    0x2326\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED88_BASE_IDX                                           2\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED89                                                    0x2327\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED89_BASE_IDX                                           2\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED90                                                    0x2328\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED90_BASE_IDX                                           2\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED91                                                    0x2329\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED91_BASE_IDX                                           2\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED92                                                    0x232a\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED92_BASE_IDX                                           2\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED93                                                    0x232b\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED93_BASE_IDX                                           2\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED94                                                    0x232c\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED94_BASE_IDX                                           2\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED95                                                    0x232d\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED95_BASE_IDX                                           2\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED96                                                    0x232e\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED96_BASE_IDX                                           2\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED97                                                    0x232f\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED97_BASE_IDX                                           2\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED98                                                    0x2330\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED98_BASE_IDX                                           2\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED99                                                    0x2331\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED99_BASE_IDX                                           2\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED100                                                   0x2332\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED100_BASE_IDX                                          2\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED101                                                   0x2333\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED101_BASE_IDX                                          2\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED102                                                   0x2334\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED102_BASE_IDX                                          2\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED103                                                   0x2335\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED103_BASE_IDX                                          2\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED104                                                   0x2336\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED104_BASE_IDX                                          2\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED105                                                   0x2337\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED105_BASE_IDX                                          2\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED106                                                   0x2338\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED106_BASE_IDX                                          2\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED107                                                   0x2339\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED107_BASE_IDX                                          2\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED108                                                   0x233a\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED108_BASE_IDX                                          2\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED109                                                   0x233b\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED109_BASE_IDX                                          2\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED110                                                   0x233c\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED110_BASE_IDX                                          2\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED111                                                   0x233d\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED111_BASE_IDX                                          2\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED112                                                   0x233e\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED112_BASE_IDX                                          2\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED113                                                   0x233f\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED113_BASE_IDX                                          2\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED114                                                   0x2340\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED114_BASE_IDX                                          2\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED115                                                   0x2341\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED115_BASE_IDX                                          2\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED116                                                   0x2342\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED116_BASE_IDX                                          2\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED117                                                   0x2343\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED117_BASE_IDX                                          2\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED118                                                   0x2344\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED118_BASE_IDX                                          2\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED119                                                   0x2345\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED119_BASE_IDX                                          2\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED120                                                   0x2346\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED120_BASE_IDX                                          2\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED121                                                   0x2347\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED121_BASE_IDX                                          2\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED122                                                   0x2348\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED122_BASE_IDX                                          2\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED123                                                   0x2349\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED123_BASE_IDX                                          2\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED124                                                   0x234a\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED124_BASE_IDX                                          2\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED125                                                   0x234b\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED125_BASE_IDX                                          2\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED126                                                   0x234c\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED126_BASE_IDX                                          2\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED127                                                   0x234d\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED127_BASE_IDX                                          2\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED128                                                   0x234e\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED128_BASE_IDX                                          2\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED129                                                   0x234f\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED129_BASE_IDX                                          2\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED130                                                   0x2350\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED130_BASE_IDX                                          2\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED131                                                   0x2351\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED131_BASE_IDX                                          2\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED132                                                   0x2352\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED132_BASE_IDX                                          2\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED133                                                   0x2353\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED133_BASE_IDX                                          2\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED134                                                   0x2354\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED134_BASE_IDX                                          2\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED135                                                   0x2355\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED135_BASE_IDX                                          2\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED136                                                   0x2356\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED136_BASE_IDX                                          2\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED137                                                   0x2357\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED137_BASE_IDX                                          2\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED138                                                   0x2358\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED138_BASE_IDX                                          2\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED139                                                   0x2359\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED139_BASE_IDX                                          2\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED140                                                   0x235a\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED140_BASE_IDX                                          2\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED141                                                   0x235b\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED141_BASE_IDX                                          2\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED142                                                   0x235c\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED142_BASE_IDX                                          2\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED143                                                   0x235d\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED143_BASE_IDX                                          2\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED144                                                   0x235e\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED144_BASE_IDX                                          2\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED145                                                   0x235f\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED145_BASE_IDX                                          2\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED146                                                   0x2360\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED146_BASE_IDX                                          2\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED147                                                   0x2361\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED147_BASE_IDX                                          2\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED148                                                   0x2362\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED148_BASE_IDX                                          2\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED149                                                   0x2363\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED149_BASE_IDX                                          2\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED150                                                   0x2364\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED150_BASE_IDX                                          2\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED151                                                   0x2365\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED151_BASE_IDX                                          2\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED152                                                   0x2366\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED152_BASE_IDX                                          2\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED153                                                   0x2367\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED153_BASE_IDX                                          2\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED154                                                   0x2368\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED154_BASE_IDX                                          2\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED155                                                   0x2369\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED155_BASE_IDX                                          2\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED156                                                   0x236a\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED156_BASE_IDX                                          2\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED157                                                   0x236b\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED157_BASE_IDX                                          2\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED158                                                   0x236c\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED158_BASE_IDX                                          2\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED159                                                   0x236d\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED159_BASE_IDX                                          2\n\n\n\n\n#define mmDC_COMBOPHYCMREGS2_COMMON_FUSE1                                                              0x22ce\n#define mmDC_COMBOPHYCMREGS2_COMMON_FUSE1_BASE_IDX                                                     2\n#define mmDC_COMBOPHYCMREGS2_COMMON_FUSE2                                                              0x22cf\n#define mmDC_COMBOPHYCMREGS2_COMMON_FUSE2_BASE_IDX                                                     2\n#define mmDC_COMBOPHYCMREGS2_COMMON_FUSE3                                                              0x22d0\n#define mmDC_COMBOPHYCMREGS2_COMMON_FUSE3_BASE_IDX                                                     2\n#define mmDC_COMBOPHYCMREGS2_COMMON_MAR_DEEMPH_NOM                                                     0x22d1\n#define mmDC_COMBOPHYCMREGS2_COMMON_MAR_DEEMPH_NOM_BASE_IDX                                            2\n#define mmDC_COMBOPHYCMREGS2_COMMON_LANE_PWRMGMT                                                       0x22d2\n#define mmDC_COMBOPHYCMREGS2_COMMON_LANE_PWRMGMT_BASE_IDX                                              2\n#define mmDC_COMBOPHYCMREGS2_COMMON_TXCNTRL                                                            0x22d3\n#define mmDC_COMBOPHYCMREGS2_COMMON_TXCNTRL_BASE_IDX                                                   2\n#define mmDC_COMBOPHYCMREGS2_COMMON_TMDP                                                               0x22d4\n#define mmDC_COMBOPHYCMREGS2_COMMON_TMDP_BASE_IDX                                                      2\n#define mmDC_COMBOPHYCMREGS2_COMMON_LANE_RESETS                                                        0x22d5\n#define mmDC_COMBOPHYCMREGS2_COMMON_LANE_RESETS_BASE_IDX                                               2\n#define mmDC_COMBOPHYCMREGS2_COMMON_ZCALCODE_CTRL                                                      0x22d6\n#define mmDC_COMBOPHYCMREGS2_COMMON_ZCALCODE_CTRL_BASE_IDX                                             2\n#define mmDC_COMBOPHYCMREGS2_COMMON_DISP_RFU1                                                          0x22d7\n#define mmDC_COMBOPHYCMREGS2_COMMON_DISP_RFU1_BASE_IDX                                                 2\n#define mmDC_COMBOPHYCMREGS2_COMMON_DISP_RFU2                                                          0x22d8\n#define mmDC_COMBOPHYCMREGS2_COMMON_DISP_RFU2_BASE_IDX                                                 2\n#define mmDC_COMBOPHYCMREGS2_COMMON_DISP_RFU3                                                          0x22d9\n#define mmDC_COMBOPHYCMREGS2_COMMON_DISP_RFU3_BASE_IDX                                                 2\n#define mmDC_COMBOPHYCMREGS2_COMMON_DISP_RFU4                                                          0x22da\n#define mmDC_COMBOPHYCMREGS2_COMMON_DISP_RFU4_BASE_IDX                                                 2\n#define mmDC_COMBOPHYCMREGS2_COMMON_DISP_RFU5                                                          0x22db\n#define mmDC_COMBOPHYCMREGS2_COMMON_DISP_RFU5_BASE_IDX                                                 2\n#define mmDC_COMBOPHYCMREGS2_COMMON_DISP_RFU6                                                          0x22dc\n#define mmDC_COMBOPHYCMREGS2_COMMON_DISP_RFU6_BASE_IDX                                                 2\n#define mmDC_COMBOPHYCMREGS2_COMMON_DISP_RFU7                                                          0x22dd\n#define mmDC_COMBOPHYCMREGS2_COMMON_DISP_RFU7_BASE_IDX                                                 2\n\n\n\n\n#define mmDC_COMBOPHYTXREGS2_CMD_BUS_TX_CONTROL_LANE0                                                  0x22ee\n#define mmDC_COMBOPHYTXREGS2_CMD_BUS_TX_CONTROL_LANE0_BASE_IDX                                         2\n#define mmDC_COMBOPHYTXREGS2_MARGIN_DEEMPH_LANE0                                                       0x22ef\n#define mmDC_COMBOPHYTXREGS2_MARGIN_DEEMPH_LANE0_BASE_IDX                                              2\n#define mmDC_COMBOPHYTXREGS2_CMD_BUS_GLOBAL_FOR_TX_LANE0                                               0x22f0\n#define mmDC_COMBOPHYTXREGS2_CMD_BUS_GLOBAL_FOR_TX_LANE0_BASE_IDX                                      2\n#define mmDC_COMBOPHYTXREGS2_TX_DISP_RFU0_LANE0                                                        0x22f1\n#define mmDC_COMBOPHYTXREGS2_TX_DISP_RFU0_LANE0_BASE_IDX                                               2\n#define mmDC_COMBOPHYTXREGS2_TX_DISP_RFU1_LANE0                                                        0x22f2\n#define mmDC_COMBOPHYTXREGS2_TX_DISP_RFU1_LANE0_BASE_IDX                                               2\n#define mmDC_COMBOPHYTXREGS2_TX_DISP_RFU2_LANE0                                                        0x22f3\n#define mmDC_COMBOPHYTXREGS2_TX_DISP_RFU2_LANE0_BASE_IDX                                               2\n#define mmDC_COMBOPHYTXREGS2_TX_DISP_RFU3_LANE0                                                        0x22f4\n#define mmDC_COMBOPHYTXREGS2_TX_DISP_RFU3_LANE0_BASE_IDX                                               2\n#define mmDC_COMBOPHYTXREGS2_TX_DISP_RFU4_LANE0                                                        0x22f5\n#define mmDC_COMBOPHYTXREGS2_TX_DISP_RFU4_LANE0_BASE_IDX                                               2\n#define mmDC_COMBOPHYTXREGS2_TX_DISP_RFU5_LANE0                                                        0x22f6\n#define mmDC_COMBOPHYTXREGS2_TX_DISP_RFU5_LANE0_BASE_IDX                                               2\n#define mmDC_COMBOPHYTXREGS2_TX_DISP_RFU6_LANE0                                                        0x22f7\n#define mmDC_COMBOPHYTXREGS2_TX_DISP_RFU6_LANE0_BASE_IDX                                               2\n#define mmDC_COMBOPHYTXREGS2_TX_DISP_RFU7_LANE0                                                        0x22f8\n#define mmDC_COMBOPHYTXREGS2_TX_DISP_RFU7_LANE0_BASE_IDX                                               2\n#define mmDC_COMBOPHYTXREGS2_TX_DISP_RFU8_LANE0                                                        0x22f9\n#define mmDC_COMBOPHYTXREGS2_TX_DISP_RFU8_LANE0_BASE_IDX                                               2\n#define mmDC_COMBOPHYTXREGS2_TX_DISP_RFU9_LANE0                                                        0x22fa\n#define mmDC_COMBOPHYTXREGS2_TX_DISP_RFU9_LANE0_BASE_IDX                                               2\n#define mmDC_COMBOPHYTXREGS2_TX_DISP_RFU10_LANE0                                                       0x22fb\n#define mmDC_COMBOPHYTXREGS2_TX_DISP_RFU10_LANE0_BASE_IDX                                              2\n#define mmDC_COMBOPHYTXREGS2_TX_DISP_RFU11_LANE0                                                       0x22fc\n#define mmDC_COMBOPHYTXREGS2_TX_DISP_RFU11_LANE0_BASE_IDX                                              2\n#define mmDC_COMBOPHYTXREGS2_TX_DISP_RFU12_LANE0                                                       0x22fd\n#define mmDC_COMBOPHYTXREGS2_TX_DISP_RFU12_LANE0_BASE_IDX                                              2\n#define mmDC_COMBOPHYTXREGS2_CMD_BUS_TX_CONTROL_LANE1                                                  0x22fe\n#define mmDC_COMBOPHYTXREGS2_CMD_BUS_TX_CONTROL_LANE1_BASE_IDX                                         2\n#define mmDC_COMBOPHYTXREGS2_MARGIN_DEEMPH_LANE1                                                       0x22ff\n#define mmDC_COMBOPHYTXREGS2_MARGIN_DEEMPH_LANE1_BASE_IDX                                              2\n#define mmDC_COMBOPHYTXREGS2_CMD_BUS_GLOBAL_FOR_TX_LANE1                                               0x2300\n#define mmDC_COMBOPHYTXREGS2_CMD_BUS_GLOBAL_FOR_TX_LANE1_BASE_IDX                                      2\n#define mmDC_COMBOPHYTXREGS2_TX_DISP_RFU0_LANE1                                                        0x2301\n#define mmDC_COMBOPHYTXREGS2_TX_DISP_RFU0_LANE1_BASE_IDX                                               2\n#define mmDC_COMBOPHYTXREGS2_TX_DISP_RFU1_LANE1                                                        0x2302\n#define mmDC_COMBOPHYTXREGS2_TX_DISP_RFU1_LANE1_BASE_IDX                                               2\n#define mmDC_COMBOPHYTXREGS2_TX_DISP_RFU2_LANE1                                                        0x2303\n#define mmDC_COMBOPHYTXREGS2_TX_DISP_RFU2_LANE1_BASE_IDX                                               2\n#define mmDC_COMBOPHYTXREGS2_TX_DISP_RFU3_LANE1                                                        0x2304\n#define mmDC_COMBOPHYTXREGS2_TX_DISP_RFU3_LANE1_BASE_IDX                                               2\n#define mmDC_COMBOPHYTXREGS2_TX_DISP_RFU4_LANE1                                                        0x2305\n#define mmDC_COMBOPHYTXREGS2_TX_DISP_RFU4_LANE1_BASE_IDX                                               2\n#define mmDC_COMBOPHYTXREGS2_TX_DISP_RFU5_LANE1                                                        0x2306\n#define mmDC_COMBOPHYTXREGS2_TX_DISP_RFU5_LANE1_BASE_IDX                                               2\n#define mmDC_COMBOPHYTXREGS2_TX_DISP_RFU6_LANE1                                                        0x2307\n#define mmDC_COMBOPHYTXREGS2_TX_DISP_RFU6_LANE1_BASE_IDX                                               2\n#define mmDC_COMBOPHYTXREGS2_TX_DISP_RFU7_LANE1                                                        0x2308\n#define mmDC_COMBOPHYTXREGS2_TX_DISP_RFU7_LANE1_BASE_IDX                                               2\n#define mmDC_COMBOPHYTXREGS2_TX_DISP_RFU8_LANE1                                                        0x2309\n#define mmDC_COMBOPHYTXREGS2_TX_DISP_RFU8_LANE1_BASE_IDX                                               2\n#define mmDC_COMBOPHYTXREGS2_TX_DISP_RFU9_LANE1                                                        0x230a\n#define mmDC_COMBOPHYTXREGS2_TX_DISP_RFU9_LANE1_BASE_IDX                                               2\n#define mmDC_COMBOPHYTXREGS2_TX_DISP_RFU10_LANE1                                                       0x230b\n#define mmDC_COMBOPHYTXREGS2_TX_DISP_RFU10_LANE1_BASE_IDX                                              2\n#define mmDC_COMBOPHYTXREGS2_TX_DISP_RFU11_LANE1                                                       0x230c\n#define mmDC_COMBOPHYTXREGS2_TX_DISP_RFU11_LANE1_BASE_IDX                                              2\n#define mmDC_COMBOPHYTXREGS2_TX_DISP_RFU12_LANE1                                                       0x230d\n#define mmDC_COMBOPHYTXREGS2_TX_DISP_RFU12_LANE1_BASE_IDX                                              2\n#define mmDC_COMBOPHYTXREGS2_CMD_BUS_TX_CONTROL_LANE2                                                  0x230e\n#define mmDC_COMBOPHYTXREGS2_CMD_BUS_TX_CONTROL_LANE2_BASE_IDX                                         2\n#define mmDC_COMBOPHYTXREGS2_MARGIN_DEEMPH_LANE2                                                       0x230f\n#define mmDC_COMBOPHYTXREGS2_MARGIN_DEEMPH_LANE2_BASE_IDX                                              2\n#define mmDC_COMBOPHYTXREGS2_CMD_BUS_GLOBAL_FOR_TX_LANE2                                               0x2310\n#define mmDC_COMBOPHYTXREGS2_CMD_BUS_GLOBAL_FOR_TX_LANE2_BASE_IDX                                      2\n#define mmDC_COMBOPHYTXREGS2_TX_DISP_RFU0_LANE2                                                        0x2311\n#define mmDC_COMBOPHYTXREGS2_TX_DISP_RFU0_LANE2_BASE_IDX                                               2\n#define mmDC_COMBOPHYTXREGS2_TX_DISP_RFU1_LANE2                                                        0x2312\n#define mmDC_COMBOPHYTXREGS2_TX_DISP_RFU1_LANE2_BASE_IDX                                               2\n#define mmDC_COMBOPHYTXREGS2_TX_DISP_RFU2_LANE2                                                        0x2313\n#define mmDC_COMBOPHYTXREGS2_TX_DISP_RFU2_LANE2_BASE_IDX                                               2\n#define mmDC_COMBOPHYTXREGS2_TX_DISP_RFU3_LANE2                                                        0x2314\n#define mmDC_COMBOPHYTXREGS2_TX_DISP_RFU3_LANE2_BASE_IDX                                               2\n#define mmDC_COMBOPHYTXREGS2_TX_DISP_RFU4_LANE2                                                        0x2315\n#define mmDC_COMBOPHYTXREGS2_TX_DISP_RFU4_LANE2_BASE_IDX                                               2\n#define mmDC_COMBOPHYTXREGS2_TX_DISP_RFU5_LANE2                                                        0x2316\n#define mmDC_COMBOPHYTXREGS2_TX_DISP_RFU5_LANE2_BASE_IDX                                               2\n#define mmDC_COMBOPHYTXREGS2_TX_DISP_RFU6_LANE2                                                        0x2317\n#define mmDC_COMBOPHYTXREGS2_TX_DISP_RFU6_LANE2_BASE_IDX                                               2\n#define mmDC_COMBOPHYTXREGS2_TX_DISP_RFU7_LANE2                                                        0x2318\n#define mmDC_COMBOPHYTXREGS2_TX_DISP_RFU7_LANE2_BASE_IDX                                               2\n#define mmDC_COMBOPHYTXREGS2_TX_DISP_RFU8_LANE2                                                        0x2319\n#define mmDC_COMBOPHYTXREGS2_TX_DISP_RFU8_LANE2_BASE_IDX                                               2\n#define mmDC_COMBOPHYTXREGS2_TX_DISP_RFU9_LANE2                                                        0x231a\n#define mmDC_COMBOPHYTXREGS2_TX_DISP_RFU9_LANE2_BASE_IDX                                               2\n#define mmDC_COMBOPHYTXREGS2_TX_DISP_RFU10_LANE2                                                       0x231b\n#define mmDC_COMBOPHYTXREGS2_TX_DISP_RFU10_LANE2_BASE_IDX                                              2\n#define mmDC_COMBOPHYTXREGS2_TX_DISP_RFU11_LANE2                                                       0x231c\n#define mmDC_COMBOPHYTXREGS2_TX_DISP_RFU11_LANE2_BASE_IDX                                              2\n#define mmDC_COMBOPHYTXREGS2_TX_DISP_RFU12_LANE2                                                       0x231d\n#define mmDC_COMBOPHYTXREGS2_TX_DISP_RFU12_LANE2_BASE_IDX                                              2\n#define mmDC_COMBOPHYTXREGS2_CMD_BUS_TX_CONTROL_LANE3                                                  0x231e\n#define mmDC_COMBOPHYTXREGS2_CMD_BUS_TX_CONTROL_LANE3_BASE_IDX                                         2\n#define mmDC_COMBOPHYTXREGS2_MARGIN_DEEMPH_LANE3                                                       0x231f\n#define mmDC_COMBOPHYTXREGS2_MARGIN_DEEMPH_LANE3_BASE_IDX                                              2\n#define mmDC_COMBOPHYTXREGS2_CMD_BUS_GLOBAL_FOR_TX_LANE3                                               0x2320\n#define mmDC_COMBOPHYTXREGS2_CMD_BUS_GLOBAL_FOR_TX_LANE3_BASE_IDX                                      2\n#define mmDC_COMBOPHYTXREGS2_TX_DISP_RFU0_LANE3                                                        0x2321\n#define mmDC_COMBOPHYTXREGS2_TX_DISP_RFU0_LANE3_BASE_IDX                                               2\n#define mmDC_COMBOPHYTXREGS2_TX_DISP_RFU1_LANE3                                                        0x2322\n#define mmDC_COMBOPHYTXREGS2_TX_DISP_RFU1_LANE3_BASE_IDX                                               2\n#define mmDC_COMBOPHYTXREGS2_TX_DISP_RFU2_LANE3                                                        0x2323\n#define mmDC_COMBOPHYTXREGS2_TX_DISP_RFU2_LANE3_BASE_IDX                                               2\n#define mmDC_COMBOPHYTXREGS2_TX_DISP_RFU3_LANE3                                                        0x2324\n#define mmDC_COMBOPHYTXREGS2_TX_DISP_RFU3_LANE3_BASE_IDX                                               2\n#define mmDC_COMBOPHYTXREGS2_TX_DISP_RFU4_LANE3                                                        0x2325\n#define mmDC_COMBOPHYTXREGS2_TX_DISP_RFU4_LANE3_BASE_IDX                                               2\n#define mmDC_COMBOPHYTXREGS2_TX_DISP_RFU5_LANE3                                                        0x2326\n#define mmDC_COMBOPHYTXREGS2_TX_DISP_RFU5_LANE3_BASE_IDX                                               2\n#define mmDC_COMBOPHYTXREGS2_TX_DISP_RFU6_LANE3                                                        0x2327\n#define mmDC_COMBOPHYTXREGS2_TX_DISP_RFU6_LANE3_BASE_IDX                                               2\n#define mmDC_COMBOPHYTXREGS2_TX_DISP_RFU7_LANE3                                                        0x2328\n#define mmDC_COMBOPHYTXREGS2_TX_DISP_RFU7_LANE3_BASE_IDX                                               2\n#define mmDC_COMBOPHYTXREGS2_TX_DISP_RFU8_LANE3                                                        0x2329\n#define mmDC_COMBOPHYTXREGS2_TX_DISP_RFU8_LANE3_BASE_IDX                                               2\n#define mmDC_COMBOPHYTXREGS2_TX_DISP_RFU9_LANE3                                                        0x232a\n#define mmDC_COMBOPHYTXREGS2_TX_DISP_RFU9_LANE3_BASE_IDX                                               2\n#define mmDC_COMBOPHYTXREGS2_TX_DISP_RFU10_LANE3                                                       0x232b\n#define mmDC_COMBOPHYTXREGS2_TX_DISP_RFU10_LANE3_BASE_IDX                                              2\n#define mmDC_COMBOPHYTXREGS2_TX_DISP_RFU11_LANE3                                                       0x232c\n#define mmDC_COMBOPHYTXREGS2_TX_DISP_RFU11_LANE3_BASE_IDX                                              2\n#define mmDC_COMBOPHYTXREGS2_TX_DISP_RFU12_LANE3                                                       0x232d\n#define mmDC_COMBOPHYTXREGS2_TX_DISP_RFU12_LANE3_BASE_IDX                                              2\n\n\n\n\n#define mmDC_COMBOPHYPLLREGS2_FREQ_CTRL0                                                               0x232e\n#define mmDC_COMBOPHYPLLREGS2_FREQ_CTRL0_BASE_IDX                                                      2\n#define mmDC_COMBOPHYPLLREGS2_FREQ_CTRL1                                                               0x232f\n#define mmDC_COMBOPHYPLLREGS2_FREQ_CTRL1_BASE_IDX                                                      2\n#define mmDC_COMBOPHYPLLREGS2_FREQ_CTRL2                                                               0x2330\n#define mmDC_COMBOPHYPLLREGS2_FREQ_CTRL2_BASE_IDX                                                      2\n#define mmDC_COMBOPHYPLLREGS2_FREQ_CTRL3                                                               0x2331\n#define mmDC_COMBOPHYPLLREGS2_FREQ_CTRL3_BASE_IDX                                                      2\n#define mmDC_COMBOPHYPLLREGS2_BW_CTRL_COARSE                                                           0x2332\n#define mmDC_COMBOPHYPLLREGS2_BW_CTRL_COARSE_BASE_IDX                                                  2\n#define mmDC_COMBOPHYPLLREGS2_BW_CTRL_FINE                                                             0x2333\n#define mmDC_COMBOPHYPLLREGS2_BW_CTRL_FINE_BASE_IDX                                                    2\n#define mmDC_COMBOPHYPLLREGS2_CAL_CTRL                                                                 0x2334\n#define mmDC_COMBOPHYPLLREGS2_CAL_CTRL_BASE_IDX                                                        2\n#define mmDC_COMBOPHYPLLREGS2_LOOP_CTRL                                                                0x2335\n#define mmDC_COMBOPHYPLLREGS2_LOOP_CTRL_BASE_IDX                                                       2\n#define mmDC_COMBOPHYPLLREGS2_VREG_CFG                                                                 0x2337\n#define mmDC_COMBOPHYPLLREGS2_VREG_CFG_BASE_IDX                                                        2\n#define mmDC_COMBOPHYPLLREGS2_OBSERVE0                                                                 0x2338\n#define mmDC_COMBOPHYPLLREGS2_OBSERVE0_BASE_IDX                                                        2\n#define mmDC_COMBOPHYPLLREGS2_OBSERVE1                                                                 0x2339\n#define mmDC_COMBOPHYPLLREGS2_OBSERVE1_BASE_IDX                                                        2\n#define mmDC_COMBOPHYPLLREGS2_DFT_OUT                                                                  0x233a\n#define mmDC_COMBOPHYPLLREGS2_DFT_OUT_BASE_IDX                                                         2\n\n\n\n\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED0                                                     0x2396\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED0_BASE_IDX                                            2\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED1                                                     0x2397\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED1_BASE_IDX                                            2\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED2                                                     0x2398\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED2_BASE_IDX                                            2\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED3                                                     0x2399\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED3_BASE_IDX                                            2\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED4                                                     0x239a\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED4_BASE_IDX                                            2\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED5                                                     0x239b\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED5_BASE_IDX                                            2\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED6                                                     0x239c\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED6_BASE_IDX                                            2\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED7                                                     0x239d\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED7_BASE_IDX                                            2\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED8                                                     0x239e\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED8_BASE_IDX                                            2\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED9                                                     0x239f\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED9_BASE_IDX                                            2\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED10                                                    0x23a0\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED10_BASE_IDX                                           2\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED11                                                    0x23a1\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED11_BASE_IDX                                           2\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED12                                                    0x23a2\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED12_BASE_IDX                                           2\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED13                                                    0x23a3\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED13_BASE_IDX                                           2\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED14                                                    0x23a4\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED14_BASE_IDX                                           2\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED15                                                    0x23a5\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED15_BASE_IDX                                           2\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED16                                                    0x23a6\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED16_BASE_IDX                                           2\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED17                                                    0x23a7\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED17_BASE_IDX                                           2\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED18                                                    0x23a8\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED18_BASE_IDX                                           2\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED19                                                    0x23a9\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED19_BASE_IDX                                           2\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED20                                                    0x23aa\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED20_BASE_IDX                                           2\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED21                                                    0x23ab\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED21_BASE_IDX                                           2\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED22                                                    0x23ac\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED22_BASE_IDX                                           2\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED23                                                    0x23ad\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED23_BASE_IDX                                           2\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED24                                                    0x23ae\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED24_BASE_IDX                                           2\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED25                                                    0x23af\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED25_BASE_IDX                                           2\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED26                                                    0x23b0\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED26_BASE_IDX                                           2\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED27                                                    0x23b1\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED27_BASE_IDX                                           2\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED28                                                    0x23b2\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED28_BASE_IDX                                           2\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED29                                                    0x23b3\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED29_BASE_IDX                                           2\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED30                                                    0x23b4\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED30_BASE_IDX                                           2\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED31                                                    0x23b5\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED31_BASE_IDX                                           2\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED32                                                    0x23b6\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED32_BASE_IDX                                           2\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED33                                                    0x23b7\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED33_BASE_IDX                                           2\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED34                                                    0x23b8\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED34_BASE_IDX                                           2\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED35                                                    0x23b9\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED35_BASE_IDX                                           2\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED36                                                    0x23ba\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED36_BASE_IDX                                           2\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED37                                                    0x23bb\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED37_BASE_IDX                                           2\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED38                                                    0x23bc\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED38_BASE_IDX                                           2\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED39                                                    0x23bd\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED39_BASE_IDX                                           2\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED40                                                    0x23be\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED40_BASE_IDX                                           2\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED41                                                    0x23bf\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED41_BASE_IDX                                           2\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED42                                                    0x23c0\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED42_BASE_IDX                                           2\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED43                                                    0x23c1\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED43_BASE_IDX                                           2\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED44                                                    0x23c2\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED44_BASE_IDX                                           2\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED45                                                    0x23c3\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED45_BASE_IDX                                           2\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED46                                                    0x23c4\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED46_BASE_IDX                                           2\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED47                                                    0x23c5\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED47_BASE_IDX                                           2\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED48                                                    0x23c6\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED48_BASE_IDX                                           2\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED49                                                    0x23c7\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED49_BASE_IDX                                           2\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED50                                                    0x23c8\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED50_BASE_IDX                                           2\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED51                                                    0x23c9\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED51_BASE_IDX                                           2\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED52                                                    0x23ca\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED52_BASE_IDX                                           2\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED53                                                    0x23cb\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED53_BASE_IDX                                           2\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED54                                                    0x23cc\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED54_BASE_IDX                                           2\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED55                                                    0x23cd\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED55_BASE_IDX                                           2\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED56                                                    0x23ce\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED56_BASE_IDX                                           2\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED57                                                    0x23cf\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED57_BASE_IDX                                           2\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED58                                                    0x23d0\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED58_BASE_IDX                                           2\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED59                                                    0x23d1\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED59_BASE_IDX                                           2\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED60                                                    0x23d2\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED60_BASE_IDX                                           2\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED61                                                    0x23d3\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED61_BASE_IDX                                           2\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED62                                                    0x23d4\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED62_BASE_IDX                                           2\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED63                                                    0x23d5\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED63_BASE_IDX                                           2\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED64                                                    0x23d6\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED64_BASE_IDX                                           2\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED65                                                    0x23d7\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED65_BASE_IDX                                           2\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED66                                                    0x23d8\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED66_BASE_IDX                                           2\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED67                                                    0x23d9\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED67_BASE_IDX                                           2\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED68                                                    0x23da\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED68_BASE_IDX                                           2\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED69                                                    0x23db\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED69_BASE_IDX                                           2\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED70                                                    0x23dc\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED70_BASE_IDX                                           2\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED71                                                    0x23dd\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED71_BASE_IDX                                           2\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED72                                                    0x23de\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED72_BASE_IDX                                           2\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED73                                                    0x23df\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED73_BASE_IDX                                           2\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED74                                                    0x23e0\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED74_BASE_IDX                                           2\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED75                                                    0x23e1\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED75_BASE_IDX                                           2\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED76                                                    0x23e2\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED76_BASE_IDX                                           2\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED77                                                    0x23e3\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED77_BASE_IDX                                           2\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED78                                                    0x23e4\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED78_BASE_IDX                                           2\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED79                                                    0x23e5\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED79_BASE_IDX                                           2\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED80                                                    0x23e6\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED80_BASE_IDX                                           2\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED81                                                    0x23e7\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED81_BASE_IDX                                           2\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED82                                                    0x23e8\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED82_BASE_IDX                                           2\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED83                                                    0x23e9\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED83_BASE_IDX                                           2\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED84                                                    0x23ea\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED84_BASE_IDX                                           2\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED85                                                    0x23eb\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED85_BASE_IDX                                           2\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED86                                                    0x23ec\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED86_BASE_IDX                                           2\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED87                                                    0x23ed\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED87_BASE_IDX                                           2\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED88                                                    0x23ee\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED88_BASE_IDX                                           2\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED89                                                    0x23ef\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED89_BASE_IDX                                           2\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED90                                                    0x23f0\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED90_BASE_IDX                                           2\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED91                                                    0x23f1\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED91_BASE_IDX                                           2\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED92                                                    0x23f2\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED92_BASE_IDX                                           2\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED93                                                    0x23f3\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED93_BASE_IDX                                           2\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED94                                                    0x23f4\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED94_BASE_IDX                                           2\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED95                                                    0x23f5\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED95_BASE_IDX                                           2\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED96                                                    0x23f6\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED96_BASE_IDX                                           2\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED97                                                    0x23f7\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED97_BASE_IDX                                           2\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED98                                                    0x23f8\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED98_BASE_IDX                                           2\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED99                                                    0x23f9\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED99_BASE_IDX                                           2\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED100                                                   0x23fa\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED100_BASE_IDX                                          2\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED101                                                   0x23fb\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED101_BASE_IDX                                          2\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED102                                                   0x23fc\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED102_BASE_IDX                                          2\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED103                                                   0x23fd\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED103_BASE_IDX                                          2\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED104                                                   0x23fe\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED104_BASE_IDX                                          2\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED105                                                   0x23ff\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED105_BASE_IDX                                          2\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED106                                                   0x2400\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED106_BASE_IDX                                          2\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED107                                                   0x2401\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED107_BASE_IDX                                          2\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED108                                                   0x2402\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED108_BASE_IDX                                          2\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED109                                                   0x2403\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED109_BASE_IDX                                          2\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED110                                                   0x2404\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED110_BASE_IDX                                          2\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED111                                                   0x2405\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED111_BASE_IDX                                          2\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED112                                                   0x2406\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED112_BASE_IDX                                          2\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED113                                                   0x2407\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED113_BASE_IDX                                          2\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED114                                                   0x2408\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED114_BASE_IDX                                          2\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED115                                                   0x2409\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED115_BASE_IDX                                          2\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED116                                                   0x240a\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED116_BASE_IDX                                          2\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED117                                                   0x240b\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED117_BASE_IDX                                          2\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED118                                                   0x240c\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED118_BASE_IDX                                          2\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED119                                                   0x240d\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED119_BASE_IDX                                          2\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED120                                                   0x240e\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED120_BASE_IDX                                          2\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED121                                                   0x240f\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED121_BASE_IDX                                          2\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED122                                                   0x2410\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED122_BASE_IDX                                          2\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED123                                                   0x2411\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED123_BASE_IDX                                          2\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED124                                                   0x2412\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED124_BASE_IDX                                          2\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED125                                                   0x2413\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED125_BASE_IDX                                          2\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED126                                                   0x2414\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED126_BASE_IDX                                          2\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED127                                                   0x2415\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED127_BASE_IDX                                          2\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED128                                                   0x2416\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED128_BASE_IDX                                          2\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED129                                                   0x2417\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED129_BASE_IDX                                          2\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED130                                                   0x2418\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED130_BASE_IDX                                          2\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED131                                                   0x2419\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED131_BASE_IDX                                          2\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED132                                                   0x241a\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED132_BASE_IDX                                          2\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED133                                                   0x241b\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED133_BASE_IDX                                          2\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED134                                                   0x241c\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED134_BASE_IDX                                          2\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED135                                                   0x241d\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED135_BASE_IDX                                          2\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED136                                                   0x241e\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED136_BASE_IDX                                          2\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED137                                                   0x241f\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED137_BASE_IDX                                          2\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED138                                                   0x2420\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED138_BASE_IDX                                          2\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED139                                                   0x2421\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED139_BASE_IDX                                          2\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED140                                                   0x2422\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED140_BASE_IDX                                          2\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED141                                                   0x2423\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED141_BASE_IDX                                          2\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED142                                                   0x2424\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED142_BASE_IDX                                          2\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED143                                                   0x2425\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED143_BASE_IDX                                          2\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED144                                                   0x2426\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED144_BASE_IDX                                          2\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED145                                                   0x2427\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED145_BASE_IDX                                          2\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED146                                                   0x2428\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED146_BASE_IDX                                          2\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED147                                                   0x2429\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED147_BASE_IDX                                          2\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED148                                                   0x242a\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED148_BASE_IDX                                          2\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED149                                                   0x242b\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED149_BASE_IDX                                          2\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED150                                                   0x242c\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED150_BASE_IDX                                          2\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED151                                                   0x242d\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED151_BASE_IDX                                          2\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED152                                                   0x242e\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED152_BASE_IDX                                          2\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED153                                                   0x242f\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED153_BASE_IDX                                          2\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED154                                                   0x2430\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED154_BASE_IDX                                          2\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED155                                                   0x2431\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED155_BASE_IDX                                          2\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED156                                                   0x2432\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED156_BASE_IDX                                          2\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED157                                                   0x2433\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED157_BASE_IDX                                          2\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED158                                                   0x2434\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED158_BASE_IDX                                          2\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED159                                                   0x2435\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED159_BASE_IDX                                          2\n\n\n\n\n#define mmDC_COMBOPHYCMREGS3_COMMON_FUSE1                                                              0x2396\n#define mmDC_COMBOPHYCMREGS3_COMMON_FUSE1_BASE_IDX                                                     2\n#define mmDC_COMBOPHYCMREGS3_COMMON_FUSE2                                                              0x2397\n#define mmDC_COMBOPHYCMREGS3_COMMON_FUSE2_BASE_IDX                                                     2\n#define mmDC_COMBOPHYCMREGS3_COMMON_FUSE3                                                              0x2398\n#define mmDC_COMBOPHYCMREGS3_COMMON_FUSE3_BASE_IDX                                                     2\n#define mmDC_COMBOPHYCMREGS3_COMMON_MAR_DEEMPH_NOM                                                     0x2399\n#define mmDC_COMBOPHYCMREGS3_COMMON_MAR_DEEMPH_NOM_BASE_IDX                                            2\n#define mmDC_COMBOPHYCMREGS3_COMMON_LANE_PWRMGMT                                                       0x239a\n#define mmDC_COMBOPHYCMREGS3_COMMON_LANE_PWRMGMT_BASE_IDX                                              2\n#define mmDC_COMBOPHYCMREGS3_COMMON_TXCNTRL                                                            0x239b\n#define mmDC_COMBOPHYCMREGS3_COMMON_TXCNTRL_BASE_IDX                                                   2\n#define mmDC_COMBOPHYCMREGS3_COMMON_TMDP                                                               0x239c\n#define mmDC_COMBOPHYCMREGS3_COMMON_TMDP_BASE_IDX                                                      2\n#define mmDC_COMBOPHYCMREGS3_COMMON_LANE_RESETS                                                        0x239d\n#define mmDC_COMBOPHYCMREGS3_COMMON_LANE_RESETS_BASE_IDX                                               2\n#define mmDC_COMBOPHYCMREGS3_COMMON_ZCALCODE_CTRL                                                      0x239e\n#define mmDC_COMBOPHYCMREGS3_COMMON_ZCALCODE_CTRL_BASE_IDX                                             2\n#define mmDC_COMBOPHYCMREGS3_COMMON_DISP_RFU1                                                          0x239f\n#define mmDC_COMBOPHYCMREGS3_COMMON_DISP_RFU1_BASE_IDX                                                 2\n#define mmDC_COMBOPHYCMREGS3_COMMON_DISP_RFU2                                                          0x23a0\n#define mmDC_COMBOPHYCMREGS3_COMMON_DISP_RFU2_BASE_IDX                                                 2\n#define mmDC_COMBOPHYCMREGS3_COMMON_DISP_RFU3                                                          0x23a1\n#define mmDC_COMBOPHYCMREGS3_COMMON_DISP_RFU3_BASE_IDX                                                 2\n#define mmDC_COMBOPHYCMREGS3_COMMON_DISP_RFU4                                                          0x23a2\n#define mmDC_COMBOPHYCMREGS3_COMMON_DISP_RFU4_BASE_IDX                                                 2\n#define mmDC_COMBOPHYCMREGS3_COMMON_DISP_RFU5                                                          0x23a3\n#define mmDC_COMBOPHYCMREGS3_COMMON_DISP_RFU5_BASE_IDX                                                 2\n#define mmDC_COMBOPHYCMREGS3_COMMON_DISP_RFU6                                                          0x23a4\n#define mmDC_COMBOPHYCMREGS3_COMMON_DISP_RFU6_BASE_IDX                                                 2\n#define mmDC_COMBOPHYCMREGS3_COMMON_DISP_RFU7                                                          0x23a5\n#define mmDC_COMBOPHYCMREGS3_COMMON_DISP_RFU7_BASE_IDX                                                 2\n\n\n\n\n#define mmDC_COMBOPHYTXREGS3_CMD_BUS_TX_CONTROL_LANE0                                                  0x23b6\n#define mmDC_COMBOPHYTXREGS3_CMD_BUS_TX_CONTROL_LANE0_BASE_IDX                                         2\n#define mmDC_COMBOPHYTXREGS3_MARGIN_DEEMPH_LANE0                                                       0x23b7\n#define mmDC_COMBOPHYTXREGS3_MARGIN_DEEMPH_LANE0_BASE_IDX                                              2\n#define mmDC_COMBOPHYTXREGS3_CMD_BUS_GLOBAL_FOR_TX_LANE0                                               0x23b8\n#define mmDC_COMBOPHYTXREGS3_CMD_BUS_GLOBAL_FOR_TX_LANE0_BASE_IDX                                      2\n#define mmDC_COMBOPHYTXREGS3_TX_DISP_RFU0_LANE0                                                        0x23b9\n#define mmDC_COMBOPHYTXREGS3_TX_DISP_RFU0_LANE0_BASE_IDX                                               2\n#define mmDC_COMBOPHYTXREGS3_TX_DISP_RFU1_LANE0                                                        0x23ba\n#define mmDC_COMBOPHYTXREGS3_TX_DISP_RFU1_LANE0_BASE_IDX                                               2\n#define mmDC_COMBOPHYTXREGS3_TX_DISP_RFU2_LANE0                                                        0x23bb\n#define mmDC_COMBOPHYTXREGS3_TX_DISP_RFU2_LANE0_BASE_IDX                                               2\n#define mmDC_COMBOPHYTXREGS3_TX_DISP_RFU3_LANE0                                                        0x23bc\n#define mmDC_COMBOPHYTXREGS3_TX_DISP_RFU3_LANE0_BASE_IDX                                               2\n#define mmDC_COMBOPHYTXREGS3_TX_DISP_RFU4_LANE0                                                        0x23bd\n#define mmDC_COMBOPHYTXREGS3_TX_DISP_RFU4_LANE0_BASE_IDX                                               2\n#define mmDC_COMBOPHYTXREGS3_TX_DISP_RFU5_LANE0                                                        0x23be\n#define mmDC_COMBOPHYTXREGS3_TX_DISP_RFU5_LANE0_BASE_IDX                                               2\n#define mmDC_COMBOPHYTXREGS3_TX_DISP_RFU6_LANE0                                                        0x23bf\n#define mmDC_COMBOPHYTXREGS3_TX_DISP_RFU6_LANE0_BASE_IDX                                               2\n#define mmDC_COMBOPHYTXREGS3_TX_DISP_RFU7_LANE0                                                        0x23c0\n#define mmDC_COMBOPHYTXREGS3_TX_DISP_RFU7_LANE0_BASE_IDX                                               2\n#define mmDC_COMBOPHYTXREGS3_TX_DISP_RFU8_LANE0                                                        0x23c1\n#define mmDC_COMBOPHYTXREGS3_TX_DISP_RFU8_LANE0_BASE_IDX                                               2\n#define mmDC_COMBOPHYTXREGS3_TX_DISP_RFU9_LANE0                                                        0x23c2\n#define mmDC_COMBOPHYTXREGS3_TX_DISP_RFU9_LANE0_BASE_IDX                                               2\n#define mmDC_COMBOPHYTXREGS3_TX_DISP_RFU10_LANE0                                                       0x23c3\n#define mmDC_COMBOPHYTXREGS3_TX_DISP_RFU10_LANE0_BASE_IDX                                              2\n#define mmDC_COMBOPHYTXREGS3_TX_DISP_RFU11_LANE0                                                       0x23c4\n#define mmDC_COMBOPHYTXREGS3_TX_DISP_RFU11_LANE0_BASE_IDX                                              2\n#define mmDC_COMBOPHYTXREGS3_TX_DISP_RFU12_LANE0                                                       0x23c5\n#define mmDC_COMBOPHYTXREGS3_TX_DISP_RFU12_LANE0_BASE_IDX                                              2\n#define mmDC_COMBOPHYTXREGS3_CMD_BUS_TX_CONTROL_LANE1                                                  0x23c6\n#define mmDC_COMBOPHYTXREGS3_CMD_BUS_TX_CONTROL_LANE1_BASE_IDX                                         2\n#define mmDC_COMBOPHYTXREGS3_MARGIN_DEEMPH_LANE1                                                       0x23c7\n#define mmDC_COMBOPHYTXREGS3_MARGIN_DEEMPH_LANE1_BASE_IDX                                              2\n#define mmDC_COMBOPHYTXREGS3_CMD_BUS_GLOBAL_FOR_TX_LANE1                                               0x23c8\n#define mmDC_COMBOPHYTXREGS3_CMD_BUS_GLOBAL_FOR_TX_LANE1_BASE_IDX                                      2\n#define mmDC_COMBOPHYTXREGS3_TX_DISP_RFU0_LANE1                                                        0x23c9\n#define mmDC_COMBOPHYTXREGS3_TX_DISP_RFU0_LANE1_BASE_IDX                                               2\n#define mmDC_COMBOPHYTXREGS3_TX_DISP_RFU1_LANE1                                                        0x23ca\n#define mmDC_COMBOPHYTXREGS3_TX_DISP_RFU1_LANE1_BASE_IDX                                               2\n#define mmDC_COMBOPHYTXREGS3_TX_DISP_RFU2_LANE1                                                        0x23cb\n#define mmDC_COMBOPHYTXREGS3_TX_DISP_RFU2_LANE1_BASE_IDX                                               2\n#define mmDC_COMBOPHYTXREGS3_TX_DISP_RFU3_LANE1                                                        0x23cc\n#define mmDC_COMBOPHYTXREGS3_TX_DISP_RFU3_LANE1_BASE_IDX                                               2\n#define mmDC_COMBOPHYTXREGS3_TX_DISP_RFU4_LANE1                                                        0x23cd\n#define mmDC_COMBOPHYTXREGS3_TX_DISP_RFU4_LANE1_BASE_IDX                                               2\n#define mmDC_COMBOPHYTXREGS3_TX_DISP_RFU5_LANE1                                                        0x23ce\n#define mmDC_COMBOPHYTXREGS3_TX_DISP_RFU5_LANE1_BASE_IDX                                               2\n#define mmDC_COMBOPHYTXREGS3_TX_DISP_RFU6_LANE1                                                        0x23cf\n#define mmDC_COMBOPHYTXREGS3_TX_DISP_RFU6_LANE1_BASE_IDX                                               2\n#define mmDC_COMBOPHYTXREGS3_TX_DISP_RFU7_LANE1                                                        0x23d0\n#define mmDC_COMBOPHYTXREGS3_TX_DISP_RFU7_LANE1_BASE_IDX                                               2\n#define mmDC_COMBOPHYTXREGS3_TX_DISP_RFU8_LANE1                                                        0x23d1\n#define mmDC_COMBOPHYTXREGS3_TX_DISP_RFU8_LANE1_BASE_IDX                                               2\n#define mmDC_COMBOPHYTXREGS3_TX_DISP_RFU9_LANE1                                                        0x23d2\n#define mmDC_COMBOPHYTXREGS3_TX_DISP_RFU9_LANE1_BASE_IDX                                               2\n#define mmDC_COMBOPHYTXREGS3_TX_DISP_RFU10_LANE1                                                       0x23d3\n#define mmDC_COMBOPHYTXREGS3_TX_DISP_RFU10_LANE1_BASE_IDX                                              2\n#define mmDC_COMBOPHYTXREGS3_TX_DISP_RFU11_LANE1                                                       0x23d4\n#define mmDC_COMBOPHYTXREGS3_TX_DISP_RFU11_LANE1_BASE_IDX                                              2\n#define mmDC_COMBOPHYTXREGS3_TX_DISP_RFU12_LANE1                                                       0x23d5\n#define mmDC_COMBOPHYTXREGS3_TX_DISP_RFU12_LANE1_BASE_IDX                                              2\n#define mmDC_COMBOPHYTXREGS3_CMD_BUS_TX_CONTROL_LANE2                                                  0x23d6\n#define mmDC_COMBOPHYTXREGS3_CMD_BUS_TX_CONTROL_LANE2_BASE_IDX                                         2\n#define mmDC_COMBOPHYTXREGS3_MARGIN_DEEMPH_LANE2                                                       0x23d7\n#define mmDC_COMBOPHYTXREGS3_MARGIN_DEEMPH_LANE2_BASE_IDX                                              2\n#define mmDC_COMBOPHYTXREGS3_CMD_BUS_GLOBAL_FOR_TX_LANE2                                               0x23d8\n#define mmDC_COMBOPHYTXREGS3_CMD_BUS_GLOBAL_FOR_TX_LANE2_BASE_IDX                                      2\n#define mmDC_COMBOPHYTXREGS3_TX_DISP_RFU0_LANE2                                                        0x23d9\n#define mmDC_COMBOPHYTXREGS3_TX_DISP_RFU0_LANE2_BASE_IDX                                               2\n#define mmDC_COMBOPHYTXREGS3_TX_DISP_RFU1_LANE2                                                        0x23da\n#define mmDC_COMBOPHYTXREGS3_TX_DISP_RFU1_LANE2_BASE_IDX                                               2\n#define mmDC_COMBOPHYTXREGS3_TX_DISP_RFU2_LANE2                                                        0x23db\n#define mmDC_COMBOPHYTXREGS3_TX_DISP_RFU2_LANE2_BASE_IDX                                               2\n#define mmDC_COMBOPHYTXREGS3_TX_DISP_RFU3_LANE2                                                        0x23dc\n#define mmDC_COMBOPHYTXREGS3_TX_DISP_RFU3_LANE2_BASE_IDX                                               2\n#define mmDC_COMBOPHYTXREGS3_TX_DISP_RFU4_LANE2                                                        0x23dd\n#define mmDC_COMBOPHYTXREGS3_TX_DISP_RFU4_LANE2_BASE_IDX                                               2\n#define mmDC_COMBOPHYTXREGS3_TX_DISP_RFU5_LANE2                                                        0x23de\n#define mmDC_COMBOPHYTXREGS3_TX_DISP_RFU5_LANE2_BASE_IDX                                               2\n#define mmDC_COMBOPHYTXREGS3_TX_DISP_RFU6_LANE2                                                        0x23df\n#define mmDC_COMBOPHYTXREGS3_TX_DISP_RFU6_LANE2_BASE_IDX                                               2\n#define mmDC_COMBOPHYTXREGS3_TX_DISP_RFU7_LANE2                                                        0x23e0\n#define mmDC_COMBOPHYTXREGS3_TX_DISP_RFU7_LANE2_BASE_IDX                                               2\n#define mmDC_COMBOPHYTXREGS3_TX_DISP_RFU8_LANE2                                                        0x23e1\n#define mmDC_COMBOPHYTXREGS3_TX_DISP_RFU8_LANE2_BASE_IDX                                               2\n#define mmDC_COMBOPHYTXREGS3_TX_DISP_RFU9_LANE2                                                        0x23e2\n#define mmDC_COMBOPHYTXREGS3_TX_DISP_RFU9_LANE2_BASE_IDX                                               2\n#define mmDC_COMBOPHYTXREGS3_TX_DISP_RFU10_LANE2                                                       0x23e3\n#define mmDC_COMBOPHYTXREGS3_TX_DISP_RFU10_LANE2_BASE_IDX                                              2\n#define mmDC_COMBOPHYTXREGS3_TX_DISP_RFU11_LANE2                                                       0x23e4\n#define mmDC_COMBOPHYTXREGS3_TX_DISP_RFU11_LANE2_BASE_IDX                                              2\n#define mmDC_COMBOPHYTXREGS3_TX_DISP_RFU12_LANE2                                                       0x23e5\n#define mmDC_COMBOPHYTXREGS3_TX_DISP_RFU12_LANE2_BASE_IDX                                              2\n#define mmDC_COMBOPHYTXREGS3_CMD_BUS_TX_CONTROL_LANE3                                                  0x23e6\n#define mmDC_COMBOPHYTXREGS3_CMD_BUS_TX_CONTROL_LANE3_BASE_IDX                                         2\n#define mmDC_COMBOPHYTXREGS3_MARGIN_DEEMPH_LANE3                                                       0x23e7\n#define mmDC_COMBOPHYTXREGS3_MARGIN_DEEMPH_LANE3_BASE_IDX                                              2\n#define mmDC_COMBOPHYTXREGS3_CMD_BUS_GLOBAL_FOR_TX_LANE3                                               0x23e8\n#define mmDC_COMBOPHYTXREGS3_CMD_BUS_GLOBAL_FOR_TX_LANE3_BASE_IDX                                      2\n#define mmDC_COMBOPHYTXREGS3_TX_DISP_RFU0_LANE3                                                        0x23e9\n#define mmDC_COMBOPHYTXREGS3_TX_DISP_RFU0_LANE3_BASE_IDX                                               2\n#define mmDC_COMBOPHYTXREGS3_TX_DISP_RFU1_LANE3                                                        0x23ea\n#define mmDC_COMBOPHYTXREGS3_TX_DISP_RFU1_LANE3_BASE_IDX                                               2\n#define mmDC_COMBOPHYTXREGS3_TX_DISP_RFU2_LANE3                                                        0x23eb\n#define mmDC_COMBOPHYTXREGS3_TX_DISP_RFU2_LANE3_BASE_IDX                                               2\n#define mmDC_COMBOPHYTXREGS3_TX_DISP_RFU3_LANE3                                                        0x23ec\n#define mmDC_COMBOPHYTXREGS3_TX_DISP_RFU3_LANE3_BASE_IDX                                               2\n#define mmDC_COMBOPHYTXREGS3_TX_DISP_RFU4_LANE3                                                        0x23ed\n#define mmDC_COMBOPHYTXREGS3_TX_DISP_RFU4_LANE3_BASE_IDX                                               2\n#define mmDC_COMBOPHYTXREGS3_TX_DISP_RFU5_LANE3                                                        0x23ee\n#define mmDC_COMBOPHYTXREGS3_TX_DISP_RFU5_LANE3_BASE_IDX                                               2\n#define mmDC_COMBOPHYTXREGS3_TX_DISP_RFU6_LANE3                                                        0x23ef\n#define mmDC_COMBOPHYTXREGS3_TX_DISP_RFU6_LANE3_BASE_IDX                                               2\n#define mmDC_COMBOPHYTXREGS3_TX_DISP_RFU7_LANE3                                                        0x23f0\n#define mmDC_COMBOPHYTXREGS3_TX_DISP_RFU7_LANE3_BASE_IDX                                               2\n#define mmDC_COMBOPHYTXREGS3_TX_DISP_RFU8_LANE3                                                        0x23f1\n#define mmDC_COMBOPHYTXREGS3_TX_DISP_RFU8_LANE3_BASE_IDX                                               2\n#define mmDC_COMBOPHYTXREGS3_TX_DISP_RFU9_LANE3                                                        0x23f2\n#define mmDC_COMBOPHYTXREGS3_TX_DISP_RFU9_LANE3_BASE_IDX                                               2\n#define mmDC_COMBOPHYTXREGS3_TX_DISP_RFU10_LANE3                                                       0x23f3\n#define mmDC_COMBOPHYTXREGS3_TX_DISP_RFU10_LANE3_BASE_IDX                                              2\n#define mmDC_COMBOPHYTXREGS3_TX_DISP_RFU11_LANE3                                                       0x23f4\n#define mmDC_COMBOPHYTXREGS3_TX_DISP_RFU11_LANE3_BASE_IDX                                              2\n#define mmDC_COMBOPHYTXREGS3_TX_DISP_RFU12_LANE3                                                       0x23f5\n#define mmDC_COMBOPHYTXREGS3_TX_DISP_RFU12_LANE3_BASE_IDX                                              2\n\n\n\n\n#define mmDC_COMBOPHYPLLREGS3_FREQ_CTRL0                                                               0x23f6\n#define mmDC_COMBOPHYPLLREGS3_FREQ_CTRL0_BASE_IDX                                                      2\n#define mmDC_COMBOPHYPLLREGS3_FREQ_CTRL1                                                               0x23f7\n#define mmDC_COMBOPHYPLLREGS3_FREQ_CTRL1_BASE_IDX                                                      2\n#define mmDC_COMBOPHYPLLREGS3_FREQ_CTRL2                                                               0x23f8\n#define mmDC_COMBOPHYPLLREGS3_FREQ_CTRL2_BASE_IDX                                                      2\n#define mmDC_COMBOPHYPLLREGS3_FREQ_CTRL3                                                               0x23f9\n#define mmDC_COMBOPHYPLLREGS3_FREQ_CTRL3_BASE_IDX                                                      2\n#define mmDC_COMBOPHYPLLREGS3_BW_CTRL_COARSE                                                           0x23fa\n#define mmDC_COMBOPHYPLLREGS3_BW_CTRL_COARSE_BASE_IDX                                                  2\n#define mmDC_COMBOPHYPLLREGS3_BW_CTRL_FINE                                                             0x23fb\n#define mmDC_COMBOPHYPLLREGS3_BW_CTRL_FINE_BASE_IDX                                                    2\n#define mmDC_COMBOPHYPLLREGS3_CAL_CTRL                                                                 0x23fc\n#define mmDC_COMBOPHYPLLREGS3_CAL_CTRL_BASE_IDX                                                        2\n#define mmDC_COMBOPHYPLLREGS3_LOOP_CTRL                                                                0x23fd\n#define mmDC_COMBOPHYPLLREGS3_LOOP_CTRL_BASE_IDX                                                       2\n#define mmDC_COMBOPHYPLLREGS3_VREG_CFG                                                                 0x23ff\n#define mmDC_COMBOPHYPLLREGS3_VREG_CFG_BASE_IDX                                                        2\n#define mmDC_COMBOPHYPLLREGS3_OBSERVE0                                                                 0x2400\n#define mmDC_COMBOPHYPLLREGS3_OBSERVE0_BASE_IDX                                                        2\n#define mmDC_COMBOPHYPLLREGS3_OBSERVE1                                                                 0x2401\n#define mmDC_COMBOPHYPLLREGS3_OBSERVE1_BASE_IDX                                                        2\n#define mmDC_COMBOPHYPLLREGS3_DFT_OUT                                                                  0x2402\n#define mmDC_COMBOPHYPLLREGS3_DFT_OUT_BASE_IDX                                                         2\n\n\n\n\n#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED0                                                     0x245e\n#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED0_BASE_IDX                                            2\n#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED1                                                     0x245f\n#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED1_BASE_IDX                                            2\n#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED2                                                     0x2460\n#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED2_BASE_IDX                                            2\n#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED3                                                     0x2461\n#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED3_BASE_IDX                                            2\n#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED4                                                     0x2462\n#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED4_BASE_IDX                                            2\n#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED5                                                     0x2463\n#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED5_BASE_IDX                                            2\n#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED6                                                     0x2464\n#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED6_BASE_IDX                                            2\n#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED7                                                     0x2465\n#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED7_BASE_IDX                                            2\n#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED8                                                     0x2466\n#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED8_BASE_IDX                                            2\n#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED9                                                     0x2467\n#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED9_BASE_IDX                                            2\n#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED10                                                    0x2468\n#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED10_BASE_IDX                                           2\n#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED11                                                    0x2469\n#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED11_BASE_IDX                                           2\n#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED12                                                    0x246a\n#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED12_BASE_IDX                                           2\n#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED13                                                    0x246b\n#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED13_BASE_IDX                                           2\n#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED14                                                    0x246c\n#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED14_BASE_IDX                                           2\n#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED15                                                    0x246d\n#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED15_BASE_IDX                                           2\n#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED16                                                    0x246e\n#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED16_BASE_IDX                                           2\n#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED17                                                    0x246f\n#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED17_BASE_IDX                                           2\n#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED18                                                    0x2470\n#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED18_BASE_IDX                                           2\n#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED19                                                    0x2471\n#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED19_BASE_IDX                                           2\n#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED20                                                    0x2472\n#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED20_BASE_IDX                                           2\n#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED21                                                    0x2473\n#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED21_BASE_IDX                                           2\n#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED22                                                    0x2474\n#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED22_BASE_IDX                                           2\n#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED23                                                    0x2475\n#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED23_BASE_IDX                                           2\n#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED24                                                    0x2476\n#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED24_BASE_IDX                                           2\n#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED25                                                    0x2477\n#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED25_BASE_IDX                                           2\n#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED26                                                    0x2478\n#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED26_BASE_IDX                                           2\n#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED27                                                    0x2479\n#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED27_BASE_IDX                                           2\n#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED28                                                    0x247a\n#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED28_BASE_IDX                                           2\n#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED29                                                    0x247b\n#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED29_BASE_IDX                                           2\n#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED30                                                    0x247c\n#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED30_BASE_IDX                                           2\n#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED31                                                    0x247d\n#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED31_BASE_IDX                                           2\n#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED32                                                    0x247e\n#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED32_BASE_IDX                                           2\n#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED33                                                    0x247f\n#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED33_BASE_IDX                                           2\n#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED34                                                    0x2480\n#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED34_BASE_IDX                                           2\n#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED35                                                    0x2481\n#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED35_BASE_IDX                                           2\n#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED36                                                    0x2482\n#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED36_BASE_IDX                                           2\n#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED37                                                    0x2483\n#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED37_BASE_IDX                                           2\n#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED38                                                    0x2484\n#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED38_BASE_IDX                                           2\n#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED39                                                    0x2485\n#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED39_BASE_IDX                                           2\n#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED40                                                    0x2486\n#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED40_BASE_IDX                                           2\n#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED41                                                    0x2487\n#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED41_BASE_IDX                                           2\n#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED42                                                    0x2488\n#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED42_BASE_IDX                                           2\n#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED43                                                    0x2489\n#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED43_BASE_IDX                                           2\n#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED44                                                    0x248a\n#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED44_BASE_IDX                                           2\n#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED45                                                    0x248b\n#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED45_BASE_IDX                                           2\n#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED46                                                    0x248c\n#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED46_BASE_IDX                                           2\n#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED47                                                    0x248d\n#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED47_BASE_IDX                                           2\n#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED48                                                    0x248e\n#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED48_BASE_IDX                                           2\n#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED49                                                    0x248f\n#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED49_BASE_IDX                                           2\n#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED50                                                    0x2490\n#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED50_BASE_IDX                                           2\n#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED51                                                    0x2491\n#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED51_BASE_IDX                                           2\n#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED52                                                    0x2492\n#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED52_BASE_IDX                                           2\n#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED53                                                    0x2493\n#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED53_BASE_IDX                                           2\n#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED54                                                    0x2494\n#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED54_BASE_IDX                                           2\n#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED55                                                    0x2495\n#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED55_BASE_IDX                                           2\n#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED56                                                    0x2496\n#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED56_BASE_IDX                                           2\n#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED57                                                    0x2497\n#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED57_BASE_IDX                                           2\n#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED58                                                    0x2498\n#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED58_BASE_IDX                                           2\n#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED59                                                    0x2499\n#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED59_BASE_IDX                                           2\n#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED60                                                    0x249a\n#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED60_BASE_IDX                                           2\n#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED61                                                    0x249b\n#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED61_BASE_IDX                                           2\n#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED62                                                    0x249c\n#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED62_BASE_IDX                                           2\n#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED63                                                    0x249d\n#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED63_BASE_IDX                                           2\n#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED64                                                    0x249e\n#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED64_BASE_IDX                                           2\n#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED65                                                    0x249f\n#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED65_BASE_IDX                                           2\n#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED66                                                    0x24a0\n#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED66_BASE_IDX                                           2\n#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED67                                                    0x24a1\n#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED67_BASE_IDX                                           2\n#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED68                                                    0x24a2\n#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED68_BASE_IDX                                           2\n#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED69                                                    0x24a3\n#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED69_BASE_IDX                                           2\n#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED70                                                    0x24a4\n#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED70_BASE_IDX                                           2\n#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED71                                                    0x24a5\n#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED71_BASE_IDX                                           2\n#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED72                                                    0x24a6\n#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED72_BASE_IDX                                           2\n#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED73                                                    0x24a7\n#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED73_BASE_IDX                                           2\n#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED74                                                    0x24a8\n#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED74_BASE_IDX                                           2\n#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED75                                                    0x24a9\n#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED75_BASE_IDX                                           2\n#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED76                                                    0x24aa\n#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED76_BASE_IDX                                           2\n#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED77                                                    0x24ab\n#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED77_BASE_IDX                                           2\n#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED78                                                    0x24ac\n#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED78_BASE_IDX                                           2\n#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED79                                                    0x24ad\n#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED79_BASE_IDX                                           2\n#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED80                                                    0x24ae\n#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED80_BASE_IDX                                           2\n#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED81                                                    0x24af\n#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED81_BASE_IDX                                           2\n#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED82                                                    0x24b0\n#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED82_BASE_IDX                                           2\n#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED83                                                    0x24b1\n#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED83_BASE_IDX                                           2\n#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED84                                                    0x24b2\n#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED84_BASE_IDX                                           2\n#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED85                                                    0x24b3\n#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED85_BASE_IDX                                           2\n#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED86                                                    0x24b4\n#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED86_BASE_IDX                                           2\n#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED87                                                    0x24b5\n#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED87_BASE_IDX                                           2\n#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED88                                                    0x24b6\n#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED88_BASE_IDX                                           2\n#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED89                                                    0x24b7\n#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED89_BASE_IDX                                           2\n#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED90                                                    0x24b8\n#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED90_BASE_IDX                                           2\n#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED91                                                    0x24b9\n#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED91_BASE_IDX                                           2\n#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED92                                                    0x24ba\n#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED92_BASE_IDX                                           2\n#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED93                                                    0x24bb\n#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED93_BASE_IDX                                           2\n#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED94                                                    0x24bc\n#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED94_BASE_IDX                                           2\n#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED95                                                    0x24bd\n#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED95_BASE_IDX                                           2\n#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED96                                                    0x24be\n#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED96_BASE_IDX                                           2\n#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED97                                                    0x24bf\n#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED97_BASE_IDX                                           2\n#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED98                                                    0x24c0\n#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED98_BASE_IDX                                           2\n#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED99                                                    0x24c1\n#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED99_BASE_IDX                                           2\n#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED100                                                   0x24c2\n#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED100_BASE_IDX                                          2\n#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED101                                                   0x24c3\n#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED101_BASE_IDX                                          2\n#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED102                                                   0x24c4\n#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED102_BASE_IDX                                          2\n#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED103                                                   0x24c5\n#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED103_BASE_IDX                                          2\n#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED104                                                   0x24c6\n#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED104_BASE_IDX                                          2\n#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED105                                                   0x24c7\n#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED105_BASE_IDX                                          2\n#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED106                                                   0x24c8\n#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED106_BASE_IDX                                          2\n#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED107                                                   0x24c9\n#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED107_BASE_IDX                                          2\n#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED108                                                   0x24ca\n#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED108_BASE_IDX                                          2\n#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED109                                                   0x24cb\n#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED109_BASE_IDX                                          2\n#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED110                                                   0x24cc\n#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED110_BASE_IDX                                          2\n#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED111                                                   0x24cd\n#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED111_BASE_IDX                                          2\n#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED112                                                   0x24ce\n#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED112_BASE_IDX                                          2\n#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED113                                                   0x24cf\n#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED113_BASE_IDX                                          2\n#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED114                                                   0x24d0\n#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED114_BASE_IDX                                          2\n#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED115                                                   0x24d1\n#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED115_BASE_IDX                                          2\n#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED116                                                   0x24d2\n#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED116_BASE_IDX                                          2\n#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED117                                                   0x24d3\n#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED117_BASE_IDX                                          2\n#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED118                                                   0x24d4\n#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED118_BASE_IDX                                          2\n#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED119                                                   0x24d5\n#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED119_BASE_IDX                                          2\n#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED120                                                   0x24d6\n#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED120_BASE_IDX                                          2\n#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED121                                                   0x24d7\n#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED121_BASE_IDX                                          2\n#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED122                                                   0x24d8\n#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED122_BASE_IDX                                          2\n#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED123                                                   0x24d9\n#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED123_BASE_IDX                                          2\n#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED124                                                   0x24da\n#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED124_BASE_IDX                                          2\n#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED125                                                   0x24db\n#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED125_BASE_IDX                                          2\n#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED126                                                   0x24dc\n#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED126_BASE_IDX                                          2\n#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED127                                                   0x24dd\n#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED127_BASE_IDX                                          2\n#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED128                                                   0x24de\n#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED128_BASE_IDX                                          2\n#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED129                                                   0x24df\n#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED129_BASE_IDX                                          2\n#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED130                                                   0x24e0\n#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED130_BASE_IDX                                          2\n#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED131                                                   0x24e1\n#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED131_BASE_IDX                                          2\n#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED132                                                   0x24e2\n#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED132_BASE_IDX                                          2\n#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED133                                                   0x24e3\n#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED133_BASE_IDX                                          2\n#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED134                                                   0x24e4\n#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED134_BASE_IDX                                          2\n#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED135                                                   0x24e5\n#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED135_BASE_IDX                                          2\n#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED136                                                   0x24e6\n#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED136_BASE_IDX                                          2\n#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED137                                                   0x24e7\n#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED137_BASE_IDX                                          2\n#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED138                                                   0x24e8\n#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED138_BASE_IDX                                          2\n#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED139                                                   0x24e9\n#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED139_BASE_IDX                                          2\n#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED140                                                   0x24ea\n#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED140_BASE_IDX                                          2\n#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED141                                                   0x24eb\n#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED141_BASE_IDX                                          2\n#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED142                                                   0x24ec\n#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED142_BASE_IDX                                          2\n#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED143                                                   0x24ed\n#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED143_BASE_IDX                                          2\n#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED144                                                   0x24ee\n#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED144_BASE_IDX                                          2\n#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED145                                                   0x24ef\n#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED145_BASE_IDX                                          2\n#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED146                                                   0x24f0\n#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED146_BASE_IDX                                          2\n#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED147                                                   0x24f1\n#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED147_BASE_IDX                                          2\n#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED148                                                   0x24f2\n#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED148_BASE_IDX                                          2\n#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED149                                                   0x24f3\n#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED149_BASE_IDX                                          2\n#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED150                                                   0x24f4\n#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED150_BASE_IDX                                          2\n#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED151                                                   0x24f5\n#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED151_BASE_IDX                                          2\n#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED152                                                   0x24f6\n#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED152_BASE_IDX                                          2\n#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED153                                                   0x24f7\n#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED153_BASE_IDX                                          2\n#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED154                                                   0x24f8\n#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED154_BASE_IDX                                          2\n#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED155                                                   0x24f9\n#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED155_BASE_IDX                                          2\n#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED156                                                   0x24fa\n#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED156_BASE_IDX                                          2\n#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED157                                                   0x24fb\n#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED157_BASE_IDX                                          2\n#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED158                                                   0x24fc\n#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED158_BASE_IDX                                          2\n#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED159                                                   0x24fd\n#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED159_BASE_IDX                                          2\n\n\n\n\n#define mmDC_COMBOPHYCMREGS4_COMMON_FUSE1                                                              0x245e\n#define mmDC_COMBOPHYCMREGS4_COMMON_FUSE1_BASE_IDX                                                     2\n#define mmDC_COMBOPHYCMREGS4_COMMON_FUSE2                                                              0x245f\n#define mmDC_COMBOPHYCMREGS4_COMMON_FUSE2_BASE_IDX                                                     2\n#define mmDC_COMBOPHYCMREGS4_COMMON_FUSE3                                                              0x2460\n#define mmDC_COMBOPHYCMREGS4_COMMON_FUSE3_BASE_IDX                                                     2\n#define mmDC_COMBOPHYCMREGS4_COMMON_MAR_DEEMPH_NOM                                                     0x2461\n#define mmDC_COMBOPHYCMREGS4_COMMON_MAR_DEEMPH_NOM_BASE_IDX                                            2\n#define mmDC_COMBOPHYCMREGS4_COMMON_LANE_PWRMGMT                                                       0x2462\n#define mmDC_COMBOPHYCMREGS4_COMMON_LANE_PWRMGMT_BASE_IDX                                              2\n#define mmDC_COMBOPHYCMREGS4_COMMON_TXCNTRL                                                            0x2463\n#define mmDC_COMBOPHYCMREGS4_COMMON_TXCNTRL_BASE_IDX                                                   2\n#define mmDC_COMBOPHYCMREGS4_COMMON_TMDP                                                               0x2464\n#define mmDC_COMBOPHYCMREGS4_COMMON_TMDP_BASE_IDX                                                      2\n#define mmDC_COMBOPHYCMREGS4_COMMON_LANE_RESETS                                                        0x2465\n#define mmDC_COMBOPHYCMREGS4_COMMON_LANE_RESETS_BASE_IDX                                               2\n#define mmDC_COMBOPHYCMREGS4_COMMON_ZCALCODE_CTRL                                                      0x2466\n#define mmDC_COMBOPHYCMREGS4_COMMON_ZCALCODE_CTRL_BASE_IDX                                             2\n#define mmDC_COMBOPHYCMREGS4_COMMON_DISP_RFU1                                                          0x2467\n#define mmDC_COMBOPHYCMREGS4_COMMON_DISP_RFU1_BASE_IDX                                                 2\n#define mmDC_COMBOPHYCMREGS4_COMMON_DISP_RFU2                                                          0x2468\n#define mmDC_COMBOPHYCMREGS4_COMMON_DISP_RFU2_BASE_IDX                                                 2\n#define mmDC_COMBOPHYCMREGS4_COMMON_DISP_RFU3                                                          0x2469\n#define mmDC_COMBOPHYCMREGS4_COMMON_DISP_RFU3_BASE_IDX                                                 2\n#define mmDC_COMBOPHYCMREGS4_COMMON_DISP_RFU4                                                          0x246a\n#define mmDC_COMBOPHYCMREGS4_COMMON_DISP_RFU4_BASE_IDX                                                 2\n#define mmDC_COMBOPHYCMREGS4_COMMON_DISP_RFU5                                                          0x246b\n#define mmDC_COMBOPHYCMREGS4_COMMON_DISP_RFU5_BASE_IDX                                                 2\n#define mmDC_COMBOPHYCMREGS4_COMMON_DISP_RFU6                                                          0x246c\n#define mmDC_COMBOPHYCMREGS4_COMMON_DISP_RFU6_BASE_IDX                                                 2\n#define mmDC_COMBOPHYCMREGS4_COMMON_DISP_RFU7                                                          0x246d\n#define mmDC_COMBOPHYCMREGS4_COMMON_DISP_RFU7_BASE_IDX                                                 2\n\n\n\n\n#define mmDC_COMBOPHYTXREGS4_CMD_BUS_TX_CONTROL_LANE0                                                  0x247e\n#define mmDC_COMBOPHYTXREGS4_CMD_BUS_TX_CONTROL_LANE0_BASE_IDX                                         2\n#define mmDC_COMBOPHYTXREGS4_MARGIN_DEEMPH_LANE0                                                       0x247f\n#define mmDC_COMBOPHYTXREGS4_MARGIN_DEEMPH_LANE0_BASE_IDX                                              2\n#define mmDC_COMBOPHYTXREGS4_CMD_BUS_GLOBAL_FOR_TX_LANE0                                               0x2480\n#define mmDC_COMBOPHYTXREGS4_CMD_BUS_GLOBAL_FOR_TX_LANE0_BASE_IDX                                      2\n#define mmDC_COMBOPHYTXREGS4_TX_DISP_RFU0_LANE0                                                        0x2481\n#define mmDC_COMBOPHYTXREGS4_TX_DISP_RFU0_LANE0_BASE_IDX                                               2\n#define mmDC_COMBOPHYTXREGS4_TX_DISP_RFU1_LANE0                                                        0x2482\n#define mmDC_COMBOPHYTXREGS4_TX_DISP_RFU1_LANE0_BASE_IDX                                               2\n#define mmDC_COMBOPHYTXREGS4_TX_DISP_RFU2_LANE0                                                        0x2483\n#define mmDC_COMBOPHYTXREGS4_TX_DISP_RFU2_LANE0_BASE_IDX                                               2\n#define mmDC_COMBOPHYTXREGS4_TX_DISP_RFU3_LANE0                                                        0x2484\n#define mmDC_COMBOPHYTXREGS4_TX_DISP_RFU3_LANE0_BASE_IDX                                               2\n#define mmDC_COMBOPHYTXREGS4_TX_DISP_RFU4_LANE0                                                        0x2485\n#define mmDC_COMBOPHYTXREGS4_TX_DISP_RFU4_LANE0_BASE_IDX                                               2\n#define mmDC_COMBOPHYTXREGS4_TX_DISP_RFU5_LANE0                                                        0x2486\n#define mmDC_COMBOPHYTXREGS4_TX_DISP_RFU5_LANE0_BASE_IDX                                               2\n#define mmDC_COMBOPHYTXREGS4_TX_DISP_RFU6_LANE0                                                        0x2487\n#define mmDC_COMBOPHYTXREGS4_TX_DISP_RFU6_LANE0_BASE_IDX                                               2\n#define mmDC_COMBOPHYTXREGS4_TX_DISP_RFU7_LANE0                                                        0x2488\n#define mmDC_COMBOPHYTXREGS4_TX_DISP_RFU7_LANE0_BASE_IDX                                               2\n#define mmDC_COMBOPHYTXREGS4_TX_DISP_RFU8_LANE0                                                        0x2489\n#define mmDC_COMBOPHYTXREGS4_TX_DISP_RFU8_LANE0_BASE_IDX                                               2\n#define mmDC_COMBOPHYTXREGS4_TX_DISP_RFU9_LANE0                                                        0x248a\n#define mmDC_COMBOPHYTXREGS4_TX_DISP_RFU9_LANE0_BASE_IDX                                               2\n#define mmDC_COMBOPHYTXREGS4_TX_DISP_RFU10_LANE0                                                       0x248b\n#define mmDC_COMBOPHYTXREGS4_TX_DISP_RFU10_LANE0_BASE_IDX                                              2\n#define mmDC_COMBOPHYTXREGS4_TX_DISP_RFU11_LANE0                                                       0x248c\n#define mmDC_COMBOPHYTXREGS4_TX_DISP_RFU11_LANE0_BASE_IDX                                              2\n#define mmDC_COMBOPHYTXREGS4_TX_DISP_RFU12_LANE0                                                       0x248d\n#define mmDC_COMBOPHYTXREGS4_TX_DISP_RFU12_LANE0_BASE_IDX                                              2\n#define mmDC_COMBOPHYTXREGS4_CMD_BUS_TX_CONTROL_LANE1                                                  0x248e\n#define mmDC_COMBOPHYTXREGS4_CMD_BUS_TX_CONTROL_LANE1_BASE_IDX                                         2\n#define mmDC_COMBOPHYTXREGS4_MARGIN_DEEMPH_LANE1                                                       0x248f\n#define mmDC_COMBOPHYTXREGS4_MARGIN_DEEMPH_LANE1_BASE_IDX                                              2\n#define mmDC_COMBOPHYTXREGS4_CMD_BUS_GLOBAL_FOR_TX_LANE1                                               0x2490\n#define mmDC_COMBOPHYTXREGS4_CMD_BUS_GLOBAL_FOR_TX_LANE1_BASE_IDX                                      2\n#define mmDC_COMBOPHYTXREGS4_TX_DISP_RFU0_LANE1                                                        0x2491\n#define mmDC_COMBOPHYTXREGS4_TX_DISP_RFU0_LANE1_BASE_IDX                                               2\n#define mmDC_COMBOPHYTXREGS4_TX_DISP_RFU1_LANE1                                                        0x2492\n#define mmDC_COMBOPHYTXREGS4_TX_DISP_RFU1_LANE1_BASE_IDX                                               2\n#define mmDC_COMBOPHYTXREGS4_TX_DISP_RFU2_LANE1                                                        0x2493\n#define mmDC_COMBOPHYTXREGS4_TX_DISP_RFU2_LANE1_BASE_IDX                                               2\n#define mmDC_COMBOPHYTXREGS4_TX_DISP_RFU3_LANE1                                                        0x2494\n#define mmDC_COMBOPHYTXREGS4_TX_DISP_RFU3_LANE1_BASE_IDX                                               2\n#define mmDC_COMBOPHYTXREGS4_TX_DISP_RFU4_LANE1                                                        0x2495\n#define mmDC_COMBOPHYTXREGS4_TX_DISP_RFU4_LANE1_BASE_IDX                                               2\n#define mmDC_COMBOPHYTXREGS4_TX_DISP_RFU5_LANE1                                                        0x2496\n#define mmDC_COMBOPHYTXREGS4_TX_DISP_RFU5_LANE1_BASE_IDX                                               2\n#define mmDC_COMBOPHYTXREGS4_TX_DISP_RFU6_LANE1                                                        0x2497\n#define mmDC_COMBOPHYTXREGS4_TX_DISP_RFU6_LANE1_BASE_IDX                                               2\n#define mmDC_COMBOPHYTXREGS4_TX_DISP_RFU7_LANE1                                                        0x2498\n#define mmDC_COMBOPHYTXREGS4_TX_DISP_RFU7_LANE1_BASE_IDX                                               2\n#define mmDC_COMBOPHYTXREGS4_TX_DISP_RFU8_LANE1                                                        0x2499\n#define mmDC_COMBOPHYTXREGS4_TX_DISP_RFU8_LANE1_BASE_IDX                                               2\n#define mmDC_COMBOPHYTXREGS4_TX_DISP_RFU9_LANE1                                                        0x249a\n#define mmDC_COMBOPHYTXREGS4_TX_DISP_RFU9_LANE1_BASE_IDX                                               2\n#define mmDC_COMBOPHYTXREGS4_TX_DISP_RFU10_LANE1                                                       0x249b\n#define mmDC_COMBOPHYTXREGS4_TX_DISP_RFU10_LANE1_BASE_IDX                                              2\n#define mmDC_COMBOPHYTXREGS4_TX_DISP_RFU11_LANE1                                                       0x249c\n#define mmDC_COMBOPHYTXREGS4_TX_DISP_RFU11_LANE1_BASE_IDX                                              2\n#define mmDC_COMBOPHYTXREGS4_TX_DISP_RFU12_LANE1                                                       0x249d\n#define mmDC_COMBOPHYTXREGS4_TX_DISP_RFU12_LANE1_BASE_IDX                                              2\n#define mmDC_COMBOPHYTXREGS4_CMD_BUS_TX_CONTROL_LANE2                                                  0x249e\n#define mmDC_COMBOPHYTXREGS4_CMD_BUS_TX_CONTROL_LANE2_BASE_IDX                                         2\n#define mmDC_COMBOPHYTXREGS4_MARGIN_DEEMPH_LANE2                                                       0x249f\n#define mmDC_COMBOPHYTXREGS4_MARGIN_DEEMPH_LANE2_BASE_IDX                                              2\n#define mmDC_COMBOPHYTXREGS4_CMD_BUS_GLOBAL_FOR_TX_LANE2                                               0x24a0\n#define mmDC_COMBOPHYTXREGS4_CMD_BUS_GLOBAL_FOR_TX_LANE2_BASE_IDX                                      2\n#define mmDC_COMBOPHYTXREGS4_TX_DISP_RFU0_LANE2                                                        0x24a1\n#define mmDC_COMBOPHYTXREGS4_TX_DISP_RFU0_LANE2_BASE_IDX                                               2\n#define mmDC_COMBOPHYTXREGS4_TX_DISP_RFU1_LANE2                                                        0x24a2\n#define mmDC_COMBOPHYTXREGS4_TX_DISP_RFU1_LANE2_BASE_IDX                                               2\n#define mmDC_COMBOPHYTXREGS4_TX_DISP_RFU2_LANE2                                                        0x24a3\n#define mmDC_COMBOPHYTXREGS4_TX_DISP_RFU2_LANE2_BASE_IDX                                               2\n#define mmDC_COMBOPHYTXREGS4_TX_DISP_RFU3_LANE2                                                        0x24a4\n#define mmDC_COMBOPHYTXREGS4_TX_DISP_RFU3_LANE2_BASE_IDX                                               2\n#define mmDC_COMBOPHYTXREGS4_TX_DISP_RFU4_LANE2                                                        0x24a5\n#define mmDC_COMBOPHYTXREGS4_TX_DISP_RFU4_LANE2_BASE_IDX                                               2\n#define mmDC_COMBOPHYTXREGS4_TX_DISP_RFU5_LANE2                                                        0x24a6\n#define mmDC_COMBOPHYTXREGS4_TX_DISP_RFU5_LANE2_BASE_IDX                                               2\n#define mmDC_COMBOPHYTXREGS4_TX_DISP_RFU6_LANE2                                                        0x24a7\n#define mmDC_COMBOPHYTXREGS4_TX_DISP_RFU6_LANE2_BASE_IDX                                               2\n#define mmDC_COMBOPHYTXREGS4_TX_DISP_RFU7_LANE2                                                        0x24a8\n#define mmDC_COMBOPHYTXREGS4_TX_DISP_RFU7_LANE2_BASE_IDX                                               2\n#define mmDC_COMBOPHYTXREGS4_TX_DISP_RFU8_LANE2                                                        0x24a9\n#define mmDC_COMBOPHYTXREGS4_TX_DISP_RFU8_LANE2_BASE_IDX                                               2\n#define mmDC_COMBOPHYTXREGS4_TX_DISP_RFU9_LANE2                                                        0x24aa\n#define mmDC_COMBOPHYTXREGS4_TX_DISP_RFU9_LANE2_BASE_IDX                                               2\n#define mmDC_COMBOPHYTXREGS4_TX_DISP_RFU10_LANE2                                                       0x24ab\n#define mmDC_COMBOPHYTXREGS4_TX_DISP_RFU10_LANE2_BASE_IDX                                              2\n#define mmDC_COMBOPHYTXREGS4_TX_DISP_RFU11_LANE2                                                       0x24ac\n#define mmDC_COMBOPHYTXREGS4_TX_DISP_RFU11_LANE2_BASE_IDX                                              2\n#define mmDC_COMBOPHYTXREGS4_TX_DISP_RFU12_LANE2                                                       0x24ad\n#define mmDC_COMBOPHYTXREGS4_TX_DISP_RFU12_LANE2_BASE_IDX                                              2\n#define mmDC_COMBOPHYTXREGS4_CMD_BUS_TX_CONTROL_LANE3                                                  0x24ae\n#define mmDC_COMBOPHYTXREGS4_CMD_BUS_TX_CONTROL_LANE3_BASE_IDX                                         2\n#define mmDC_COMBOPHYTXREGS4_MARGIN_DEEMPH_LANE3                                                       0x24af\n#define mmDC_COMBOPHYTXREGS4_MARGIN_DEEMPH_LANE3_BASE_IDX                                              2\n#define mmDC_COMBOPHYTXREGS4_CMD_BUS_GLOBAL_FOR_TX_LANE3                                               0x24b0\n#define mmDC_COMBOPHYTXREGS4_CMD_BUS_GLOBAL_FOR_TX_LANE3_BASE_IDX                                      2\n#define mmDC_COMBOPHYTXREGS4_TX_DISP_RFU0_LANE3                                                        0x24b1\n#define mmDC_COMBOPHYTXREGS4_TX_DISP_RFU0_LANE3_BASE_IDX                                               2\n#define mmDC_COMBOPHYTXREGS4_TX_DISP_RFU1_LANE3                                                        0x24b2\n#define mmDC_COMBOPHYTXREGS4_TX_DISP_RFU1_LANE3_BASE_IDX                                               2\n#define mmDC_COMBOPHYTXREGS4_TX_DISP_RFU2_LANE3                                                        0x24b3\n#define mmDC_COMBOPHYTXREGS4_TX_DISP_RFU2_LANE3_BASE_IDX                                               2\n#define mmDC_COMBOPHYTXREGS4_TX_DISP_RFU3_LANE3                                                        0x24b4\n#define mmDC_COMBOPHYTXREGS4_TX_DISP_RFU3_LANE3_BASE_IDX                                               2\n#define mmDC_COMBOPHYTXREGS4_TX_DISP_RFU4_LANE3                                                        0x24b5\n#define mmDC_COMBOPHYTXREGS4_TX_DISP_RFU4_LANE3_BASE_IDX                                               2\n#define mmDC_COMBOPHYTXREGS4_TX_DISP_RFU5_LANE3                                                        0x24b6\n#define mmDC_COMBOPHYTXREGS4_TX_DISP_RFU5_LANE3_BASE_IDX                                               2\n#define mmDC_COMBOPHYTXREGS4_TX_DISP_RFU6_LANE3                                                        0x24b7\n#define mmDC_COMBOPHYTXREGS4_TX_DISP_RFU6_LANE3_BASE_IDX                                               2\n#define mmDC_COMBOPHYTXREGS4_TX_DISP_RFU7_LANE3                                                        0x24b8\n#define mmDC_COMBOPHYTXREGS4_TX_DISP_RFU7_LANE3_BASE_IDX                                               2\n#define mmDC_COMBOPHYTXREGS4_TX_DISP_RFU8_LANE3                                                        0x24b9\n#define mmDC_COMBOPHYTXREGS4_TX_DISP_RFU8_LANE3_BASE_IDX                                               2\n#define mmDC_COMBOPHYTXREGS4_TX_DISP_RFU9_LANE3                                                        0x24ba\n#define mmDC_COMBOPHYTXREGS4_TX_DISP_RFU9_LANE3_BASE_IDX                                               2\n#define mmDC_COMBOPHYTXREGS4_TX_DISP_RFU10_LANE3                                                       0x24bb\n#define mmDC_COMBOPHYTXREGS4_TX_DISP_RFU10_LANE3_BASE_IDX                                              2\n#define mmDC_COMBOPHYTXREGS4_TX_DISP_RFU11_LANE3                                                       0x24bc\n#define mmDC_COMBOPHYTXREGS4_TX_DISP_RFU11_LANE3_BASE_IDX                                              2\n#define mmDC_COMBOPHYTXREGS4_TX_DISP_RFU12_LANE3                                                       0x24bd\n#define mmDC_COMBOPHYTXREGS4_TX_DISP_RFU12_LANE3_BASE_IDX                                              2\n\n\n\n\n#define mmDC_COMBOPHYPLLREGS4_FREQ_CTRL0                                                               0x24be\n#define mmDC_COMBOPHYPLLREGS4_FREQ_CTRL0_BASE_IDX                                                      2\n#define mmDC_COMBOPHYPLLREGS4_FREQ_CTRL1                                                               0x24bf\n#define mmDC_COMBOPHYPLLREGS4_FREQ_CTRL1_BASE_IDX                                                      2\n#define mmDC_COMBOPHYPLLREGS4_FREQ_CTRL2                                                               0x24c0\n#define mmDC_COMBOPHYPLLREGS4_FREQ_CTRL2_BASE_IDX                                                      2\n#define mmDC_COMBOPHYPLLREGS4_FREQ_CTRL3                                                               0x24c1\n#define mmDC_COMBOPHYPLLREGS4_FREQ_CTRL3_BASE_IDX                                                      2\n#define mmDC_COMBOPHYPLLREGS4_BW_CTRL_COARSE                                                           0x24c2\n#define mmDC_COMBOPHYPLLREGS4_BW_CTRL_COARSE_BASE_IDX                                                  2\n#define mmDC_COMBOPHYPLLREGS4_BW_CTRL_FINE                                                             0x24c3\n#define mmDC_COMBOPHYPLLREGS4_BW_CTRL_FINE_BASE_IDX                                                    2\n#define mmDC_COMBOPHYPLLREGS4_CAL_CTRL                                                                 0x24c4\n#define mmDC_COMBOPHYPLLREGS4_CAL_CTRL_BASE_IDX                                                        2\n#define mmDC_COMBOPHYPLLREGS4_LOOP_CTRL                                                                0x24c5\n#define mmDC_COMBOPHYPLLREGS4_LOOP_CTRL_BASE_IDX                                                       2\n#define mmDC_COMBOPHYPLLREGS4_VREG_CFG                                                                 0x24c7\n#define mmDC_COMBOPHYPLLREGS4_VREG_CFG_BASE_IDX                                                        2\n#define mmDC_COMBOPHYPLLREGS4_OBSERVE0                                                                 0x24c8\n#define mmDC_COMBOPHYPLLREGS4_OBSERVE0_BASE_IDX                                                        2\n#define mmDC_COMBOPHYPLLREGS4_OBSERVE1                                                                 0x24c9\n#define mmDC_COMBOPHYPLLREGS4_OBSERVE1_BASE_IDX                                                        2\n#define mmDC_COMBOPHYPLLREGS4_DFT_OUT                                                                  0x24ca\n#define mmDC_COMBOPHYPLLREGS4_DFT_OUT_BASE_IDX                                                         2\n\n\n\n\n#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED0                                                     0x2526\n#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED0_BASE_IDX                                            2\n#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED1                                                     0x2527\n#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED1_BASE_IDX                                            2\n#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED2                                                     0x2528\n#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED2_BASE_IDX                                            2\n#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED3                                                     0x2529\n#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED3_BASE_IDX                                            2\n#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED4                                                     0x252a\n#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED4_BASE_IDX                                            2\n#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED5                                                     0x252b\n#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED5_BASE_IDX                                            2\n#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED6                                                     0x252c\n#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED6_BASE_IDX                                            2\n#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED7                                                     0x252d\n#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED7_BASE_IDX                                            2\n#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED8                                                     0x252e\n#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED8_BASE_IDX                                            2\n#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED9                                                     0x252f\n#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED9_BASE_IDX                                            2\n#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED10                                                    0x2530\n#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED10_BASE_IDX                                           2\n#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED11                                                    0x2531\n#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED11_BASE_IDX                                           2\n#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED12                                                    0x2532\n#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED12_BASE_IDX                                           2\n#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED13                                                    0x2533\n#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED13_BASE_IDX                                           2\n#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED14                                                    0x2534\n#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED14_BASE_IDX                                           2\n#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED15                                                    0x2535\n#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED15_BASE_IDX                                           2\n#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED16                                                    0x2536\n#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED16_BASE_IDX                                           2\n#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED17                                                    0x2537\n#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED17_BASE_IDX                                           2\n#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED18                                                    0x2538\n#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED18_BASE_IDX                                           2\n#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED19                                                    0x2539\n#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED19_BASE_IDX                                           2\n#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED20                                                    0x253a\n#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED20_BASE_IDX                                           2\n#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED21                                                    0x253b\n#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED21_BASE_IDX                                           2\n#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED22                                                    0x253c\n#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED22_BASE_IDX                                           2\n#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED23                                                    0x253d\n#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED23_BASE_IDX                                           2\n#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED24                                                    0x253e\n#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED24_BASE_IDX                                           2\n#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED25                                                    0x253f\n#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED25_BASE_IDX                                           2\n#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED26                                                    0x2540\n#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED26_BASE_IDX                                           2\n#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED27                                                    0x2541\n#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED27_BASE_IDX                                           2\n#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED28                                                    0x2542\n#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED28_BASE_IDX                                           2\n#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED29                                                    0x2543\n#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED29_BASE_IDX                                           2\n#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED30                                                    0x2544\n#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED30_BASE_IDX                                           2\n#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED31                                                    0x2545\n#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED31_BASE_IDX                                           2\n#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED32                                                    0x2546\n#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED32_BASE_IDX                                           2\n#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED33                                                    0x2547\n#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED33_BASE_IDX                                           2\n#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED34                                                    0x2548\n#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED34_BASE_IDX                                           2\n#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED35                                                    0x2549\n#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED35_BASE_IDX                                           2\n#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED36                                                    0x254a\n#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED36_BASE_IDX                                           2\n#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED37                                                    0x254b\n#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED37_BASE_IDX                                           2\n#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED38                                                    0x254c\n#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED38_BASE_IDX                                           2\n#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED39                                                    0x254d\n#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED39_BASE_IDX                                           2\n#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED40                                                    0x254e\n#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED40_BASE_IDX                                           2\n#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED41                                                    0x254f\n#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED41_BASE_IDX                                           2\n#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED42                                                    0x2550\n#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED42_BASE_IDX                                           2\n#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED43                                                    0x2551\n#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED43_BASE_IDX                                           2\n#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED44                                                    0x2552\n#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED44_BASE_IDX                                           2\n#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED45                                                    0x2553\n#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED45_BASE_IDX                                           2\n#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED46                                                    0x2554\n#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED46_BASE_IDX                                           2\n#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED47                                                    0x2555\n#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED47_BASE_IDX                                           2\n#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED48                                                    0x2556\n#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED48_BASE_IDX                                           2\n#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED49                                                    0x2557\n#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED49_BASE_IDX                                           2\n#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED50                                                    0x2558\n#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED50_BASE_IDX                                           2\n#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED51                                                    0x2559\n#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED51_BASE_IDX                                           2\n#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED52                                                    0x255a\n#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED52_BASE_IDX                                           2\n#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED53                                                    0x255b\n#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED53_BASE_IDX                                           2\n#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED54                                                    0x255c\n#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED54_BASE_IDX                                           2\n#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED55                                                    0x255d\n#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED55_BASE_IDX                                           2\n#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED56                                                    0x255e\n#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED56_BASE_IDX                                           2\n#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED57                                                    0x255f\n#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED57_BASE_IDX                                           2\n#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED58                                                    0x2560\n#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED58_BASE_IDX                                           2\n#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED59                                                    0x2561\n#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED59_BASE_IDX                                           2\n#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED60                                                    0x2562\n#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED60_BASE_IDX                                           2\n#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED61                                                    0x2563\n#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED61_BASE_IDX                                           2\n#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED62                                                    0x2564\n#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED62_BASE_IDX                                           2\n#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED63                                                    0x2565\n#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED63_BASE_IDX                                           2\n#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED64                                                    0x2566\n#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED64_BASE_IDX                                           2\n#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED65                                                    0x2567\n#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED65_BASE_IDX                                           2\n#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED66                                                    0x2568\n#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED66_BASE_IDX                                           2\n#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED67                                                    0x2569\n#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED67_BASE_IDX                                           2\n#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED68                                                    0x256a\n#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED68_BASE_IDX                                           2\n#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED69                                                    0x256b\n#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED69_BASE_IDX                                           2\n#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED70                                                    0x256c\n#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED70_BASE_IDX                                           2\n#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED71                                                    0x256d\n#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED71_BASE_IDX                                           2\n#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED72                                                    0x256e\n#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED72_BASE_IDX                                           2\n#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED73                                                    0x256f\n#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED73_BASE_IDX                                           2\n#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED74                                                    0x2570\n#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED74_BASE_IDX                                           2\n#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED75                                                    0x2571\n#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED75_BASE_IDX                                           2\n#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED76                                                    0x2572\n#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED76_BASE_IDX                                           2\n#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED77                                                    0x2573\n#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED77_BASE_IDX                                           2\n#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED78                                                    0x2574\n#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED78_BASE_IDX                                           2\n#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED79                                                    0x2575\n#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED79_BASE_IDX                                           2\n#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED80                                                    0x2576\n#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED80_BASE_IDX                                           2\n#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED81                                                    0x2577\n#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED81_BASE_IDX                                           2\n#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED82                                                    0x2578\n#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED82_BASE_IDX                                           2\n#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED83                                                    0x2579\n#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED83_BASE_IDX                                           2\n#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED84                                                    0x257a\n#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED84_BASE_IDX                                           2\n#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED85                                                    0x257b\n#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED85_BASE_IDX                                           2\n#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED86                                                    0x257c\n#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED86_BASE_IDX                                           2\n#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED87                                                    0x257d\n#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED87_BASE_IDX                                           2\n#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED88                                                    0x257e\n#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED88_BASE_IDX                                           2\n#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED89                                                    0x257f\n#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED89_BASE_IDX                                           2\n#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED90                                                    0x2580\n#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED90_BASE_IDX                                           2\n#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED91                                                    0x2581\n#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED91_BASE_IDX                                           2\n#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED92                                                    0x2582\n#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED92_BASE_IDX                                           2\n#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED93                                                    0x2583\n#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED93_BASE_IDX                                           2\n#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED94                                                    0x2584\n#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED94_BASE_IDX                                           2\n#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED95                                                    0x2585\n#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED95_BASE_IDX                                           2\n#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED96                                                    0x2586\n#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED96_BASE_IDX                                           2\n#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED97                                                    0x2587\n#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED97_BASE_IDX                                           2\n#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED98                                                    0x2588\n#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED98_BASE_IDX                                           2\n#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED99                                                    0x2589\n#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED99_BASE_IDX                                           2\n#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED100                                                   0x258a\n#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED100_BASE_IDX                                          2\n#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED101                                                   0x258b\n#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED101_BASE_IDX                                          2\n#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED102                                                   0x258c\n#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED102_BASE_IDX                                          2\n#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED103                                                   0x258d\n#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED103_BASE_IDX                                          2\n#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED104                                                   0x258e\n#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED104_BASE_IDX                                          2\n#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED105                                                   0x258f\n#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED105_BASE_IDX                                          2\n#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED106                                                   0x2590\n#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED106_BASE_IDX                                          2\n#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED107                                                   0x2591\n#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED107_BASE_IDX                                          2\n#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED108                                                   0x2592\n#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED108_BASE_IDX                                          2\n#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED109                                                   0x2593\n#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED109_BASE_IDX                                          2\n#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED110                                                   0x2594\n#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED110_BASE_IDX                                          2\n#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED111                                                   0x2595\n#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED111_BASE_IDX                                          2\n#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED112                                                   0x2596\n#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED112_BASE_IDX                                          2\n#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED113                                                   0x2597\n#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED113_BASE_IDX                                          2\n#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED114                                                   0x2598\n#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED114_BASE_IDX                                          2\n#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED115                                                   0x2599\n#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED115_BASE_IDX                                          2\n#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED116                                                   0x259a\n#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED116_BASE_IDX                                          2\n#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED117                                                   0x259b\n#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED117_BASE_IDX                                          2\n#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED118                                                   0x259c\n#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED118_BASE_IDX                                          2\n#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED119                                                   0x259d\n#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED119_BASE_IDX                                          2\n#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED120                                                   0x259e\n#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED120_BASE_IDX                                          2\n#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED121                                                   0x259f\n#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED121_BASE_IDX                                          2\n#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED122                                                   0x25a0\n#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED122_BASE_IDX                                          2\n#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED123                                                   0x25a1\n#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED123_BASE_IDX                                          2\n#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED124                                                   0x25a2\n#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED124_BASE_IDX                                          2\n#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED125                                                   0x25a3\n#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED125_BASE_IDX                                          2\n#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED126                                                   0x25a4\n#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED126_BASE_IDX                                          2\n#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED127                                                   0x25a5\n#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED127_BASE_IDX                                          2\n#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED128                                                   0x25a6\n#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED128_BASE_IDX                                          2\n#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED129                                                   0x25a7\n#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED129_BASE_IDX                                          2\n#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED130                                                   0x25a8\n#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED130_BASE_IDX                                          2\n#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED131                                                   0x25a9\n#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED131_BASE_IDX                                          2\n#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED132                                                   0x25aa\n#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED132_BASE_IDX                                          2\n#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED133                                                   0x25ab\n#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED133_BASE_IDX                                          2\n#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED134                                                   0x25ac\n#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED134_BASE_IDX                                          2\n#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED135                                                   0x25ad\n#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED135_BASE_IDX                                          2\n#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED136                                                   0x25ae\n#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED136_BASE_IDX                                          2\n#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED137                                                   0x25af\n#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED137_BASE_IDX                                          2\n#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED138                                                   0x25b0\n#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED138_BASE_IDX                                          2\n#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED139                                                   0x25b1\n#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED139_BASE_IDX                                          2\n#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED140                                                   0x25b2\n#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED140_BASE_IDX                                          2\n#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED141                                                   0x25b3\n#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED141_BASE_IDX                                          2\n#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED142                                                   0x25b4\n#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED142_BASE_IDX                                          2\n#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED143                                                   0x25b5\n#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED143_BASE_IDX                                          2\n#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED144                                                   0x25b6\n#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED144_BASE_IDX                                          2\n#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED145                                                   0x25b7\n#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED145_BASE_IDX                                          2\n#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED146                                                   0x25b8\n#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED146_BASE_IDX                                          2\n#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED147                                                   0x25b9\n#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED147_BASE_IDX                                          2\n#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED148                                                   0x25ba\n#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED148_BASE_IDX                                          2\n#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED149                                                   0x25bb\n#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED149_BASE_IDX                                          2\n#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED150                                                   0x25bc\n#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED150_BASE_IDX                                          2\n#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED151                                                   0x25bd\n#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED151_BASE_IDX                                          2\n#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED152                                                   0x25be\n#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED152_BASE_IDX                                          2\n#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED153                                                   0x25bf\n#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED153_BASE_IDX                                          2\n#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED154                                                   0x25c0\n#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED154_BASE_IDX                                          2\n#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED155                                                   0x25c1\n#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED155_BASE_IDX                                          2\n#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED156                                                   0x25c2\n#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED156_BASE_IDX                                          2\n#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED157                                                   0x25c3\n#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED157_BASE_IDX                                          2\n#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED158                                                   0x25c4\n#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED158_BASE_IDX                                          2\n#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED159                                                   0x25c5\n#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED159_BASE_IDX                                          2\n\n\n\n\n#define mmDC_COMBOPHYCMREGS5_COMMON_FUSE1                                                              0x2526\n#define mmDC_COMBOPHYCMREGS5_COMMON_FUSE1_BASE_IDX                                                     2\n#define mmDC_COMBOPHYCMREGS5_COMMON_FUSE2                                                              0x2527\n#define mmDC_COMBOPHYCMREGS5_COMMON_FUSE2_BASE_IDX                                                     2\n#define mmDC_COMBOPHYCMREGS5_COMMON_FUSE3                                                              0x2528\n#define mmDC_COMBOPHYCMREGS5_COMMON_FUSE3_BASE_IDX                                                     2\n#define mmDC_COMBOPHYCMREGS5_COMMON_MAR_DEEMPH_NOM                                                     0x2529\n#define mmDC_COMBOPHYCMREGS5_COMMON_MAR_DEEMPH_NOM_BASE_IDX                                            2\n#define mmDC_COMBOPHYCMREGS5_COMMON_LANE_PWRMGMT                                                       0x252a\n#define mmDC_COMBOPHYCMREGS5_COMMON_LANE_PWRMGMT_BASE_IDX                                              2\n#define mmDC_COMBOPHYCMREGS5_COMMON_TXCNTRL                                                            0x252b\n#define mmDC_COMBOPHYCMREGS5_COMMON_TXCNTRL_BASE_IDX                                                   2\n#define mmDC_COMBOPHYCMREGS5_COMMON_TMDP                                                               0x252c\n#define mmDC_COMBOPHYCMREGS5_COMMON_TMDP_BASE_IDX                                                      2\n#define mmDC_COMBOPHYCMREGS5_COMMON_LANE_RESETS                                                        0x252d\n#define mmDC_COMBOPHYCMREGS5_COMMON_LANE_RESETS_BASE_IDX                                               2\n#define mmDC_COMBOPHYCMREGS5_COMMON_ZCALCODE_CTRL                                                      0x252e\n#define mmDC_COMBOPHYCMREGS5_COMMON_ZCALCODE_CTRL_BASE_IDX                                             2\n#define mmDC_COMBOPHYCMREGS5_COMMON_DISP_RFU1                                                          0x252f\n#define mmDC_COMBOPHYCMREGS5_COMMON_DISP_RFU1_BASE_IDX                                                 2\n#define mmDC_COMBOPHYCMREGS5_COMMON_DISP_RFU2                                                          0x2530\n#define mmDC_COMBOPHYCMREGS5_COMMON_DISP_RFU2_BASE_IDX                                                 2\n#define mmDC_COMBOPHYCMREGS5_COMMON_DISP_RFU3                                                          0x2531\n#define mmDC_COMBOPHYCMREGS5_COMMON_DISP_RFU3_BASE_IDX                                                 2\n#define mmDC_COMBOPHYCMREGS5_COMMON_DISP_RFU4                                                          0x2532\n#define mmDC_COMBOPHYCMREGS5_COMMON_DISP_RFU4_BASE_IDX                                                 2\n#define mmDC_COMBOPHYCMREGS5_COMMON_DISP_RFU5                                                          0x2533\n#define mmDC_COMBOPHYCMREGS5_COMMON_DISP_RFU5_BASE_IDX                                                 2\n#define mmDC_COMBOPHYCMREGS5_COMMON_DISP_RFU6                                                          0x2534\n#define mmDC_COMBOPHYCMREGS5_COMMON_DISP_RFU6_BASE_IDX                                                 2\n#define mmDC_COMBOPHYCMREGS5_COMMON_DISP_RFU7                                                          0x2535\n#define mmDC_COMBOPHYCMREGS5_COMMON_DISP_RFU7_BASE_IDX                                                 2\n\n\n\n\n#define mmDC_COMBOPHYTXREGS5_CMD_BUS_TX_CONTROL_LANE0                                                  0x2546\n#define mmDC_COMBOPHYTXREGS5_CMD_BUS_TX_CONTROL_LANE0_BASE_IDX                                         2\n#define mmDC_COMBOPHYTXREGS5_MARGIN_DEEMPH_LANE0                                                       0x2547\n#define mmDC_COMBOPHYTXREGS5_MARGIN_DEEMPH_LANE0_BASE_IDX                                              2\n#define mmDC_COMBOPHYTXREGS5_CMD_BUS_GLOBAL_FOR_TX_LANE0                                               0x2548\n#define mmDC_COMBOPHYTXREGS5_CMD_BUS_GLOBAL_FOR_TX_LANE0_BASE_IDX                                      2\n#define mmDC_COMBOPHYTXREGS5_TX_DISP_RFU0_LANE0                                                        0x2549\n#define mmDC_COMBOPHYTXREGS5_TX_DISP_RFU0_LANE0_BASE_IDX                                               2\n#define mmDC_COMBOPHYTXREGS5_TX_DISP_RFU1_LANE0                                                        0x254a\n#define mmDC_COMBOPHYTXREGS5_TX_DISP_RFU1_LANE0_BASE_IDX                                               2\n#define mmDC_COMBOPHYTXREGS5_TX_DISP_RFU2_LANE0                                                        0x254b\n#define mmDC_COMBOPHYTXREGS5_TX_DISP_RFU2_LANE0_BASE_IDX                                               2\n#define mmDC_COMBOPHYTXREGS5_TX_DISP_RFU3_LANE0                                                        0x254c\n#define mmDC_COMBOPHYTXREGS5_TX_DISP_RFU3_LANE0_BASE_IDX                                               2\n#define mmDC_COMBOPHYTXREGS5_TX_DISP_RFU4_LANE0                                                        0x254d\n#define mmDC_COMBOPHYTXREGS5_TX_DISP_RFU4_LANE0_BASE_IDX                                               2\n#define mmDC_COMBOPHYTXREGS5_TX_DISP_RFU5_LANE0                                                        0x254e\n#define mmDC_COMBOPHYTXREGS5_TX_DISP_RFU5_LANE0_BASE_IDX                                               2\n#define mmDC_COMBOPHYTXREGS5_TX_DISP_RFU6_LANE0                                                        0x254f\n#define mmDC_COMBOPHYTXREGS5_TX_DISP_RFU6_LANE0_BASE_IDX                                               2\n#define mmDC_COMBOPHYTXREGS5_TX_DISP_RFU7_LANE0                                                        0x2550\n#define mmDC_COMBOPHYTXREGS5_TX_DISP_RFU7_LANE0_BASE_IDX                                               2\n#define mmDC_COMBOPHYTXREGS5_TX_DISP_RFU8_LANE0                                                        0x2551\n#define mmDC_COMBOPHYTXREGS5_TX_DISP_RFU8_LANE0_BASE_IDX                                               2\n#define mmDC_COMBOPHYTXREGS5_TX_DISP_RFU9_LANE0                                                        0x2552\n#define mmDC_COMBOPHYTXREGS5_TX_DISP_RFU9_LANE0_BASE_IDX                                               2\n#define mmDC_COMBOPHYTXREGS5_TX_DISP_RFU10_LANE0                                                       0x2553\n#define mmDC_COMBOPHYTXREGS5_TX_DISP_RFU10_LANE0_BASE_IDX                                              2\n#define mmDC_COMBOPHYTXREGS5_TX_DISP_RFU11_LANE0                                                       0x2554\n#define mmDC_COMBOPHYTXREGS5_TX_DISP_RFU11_LANE0_BASE_IDX                                              2\n#define mmDC_COMBOPHYTXREGS5_TX_DISP_RFU12_LANE0                                                       0x2555\n#define mmDC_COMBOPHYTXREGS5_TX_DISP_RFU12_LANE0_BASE_IDX                                              2\n#define mmDC_COMBOPHYTXREGS5_CMD_BUS_TX_CONTROL_LANE1                                                  0x2556\n#define mmDC_COMBOPHYTXREGS5_CMD_BUS_TX_CONTROL_LANE1_BASE_IDX                                         2\n#define mmDC_COMBOPHYTXREGS5_MARGIN_DEEMPH_LANE1                                                       0x2557\n#define mmDC_COMBOPHYTXREGS5_MARGIN_DEEMPH_LANE1_BASE_IDX                                              2\n#define mmDC_COMBOPHYTXREGS5_CMD_BUS_GLOBAL_FOR_TX_LANE1                                               0x2558\n#define mmDC_COMBOPHYTXREGS5_CMD_BUS_GLOBAL_FOR_TX_LANE1_BASE_IDX                                      2\n#define mmDC_COMBOPHYTXREGS5_TX_DISP_RFU0_LANE1                                                        0x2559\n#define mmDC_COMBOPHYTXREGS5_TX_DISP_RFU0_LANE1_BASE_IDX                                               2\n#define mmDC_COMBOPHYTXREGS5_TX_DISP_RFU1_LANE1                                                        0x255a\n#define mmDC_COMBOPHYTXREGS5_TX_DISP_RFU1_LANE1_BASE_IDX                                               2\n#define mmDC_COMBOPHYTXREGS5_TX_DISP_RFU2_LANE1                                                        0x255b\n#define mmDC_COMBOPHYTXREGS5_TX_DISP_RFU2_LANE1_BASE_IDX                                               2\n#define mmDC_COMBOPHYTXREGS5_TX_DISP_RFU3_LANE1                                                        0x255c\n#define mmDC_COMBOPHYTXREGS5_TX_DISP_RFU3_LANE1_BASE_IDX                                               2\n#define mmDC_COMBOPHYTXREGS5_TX_DISP_RFU4_LANE1                                                        0x255d\n#define mmDC_COMBOPHYTXREGS5_TX_DISP_RFU4_LANE1_BASE_IDX                                               2\n#define mmDC_COMBOPHYTXREGS5_TX_DISP_RFU5_LANE1                                                        0x255e\n#define mmDC_COMBOPHYTXREGS5_TX_DISP_RFU5_LANE1_BASE_IDX                                               2\n#define mmDC_COMBOPHYTXREGS5_TX_DISP_RFU6_LANE1                                                        0x255f\n#define mmDC_COMBOPHYTXREGS5_TX_DISP_RFU6_LANE1_BASE_IDX                                               2\n#define mmDC_COMBOPHYTXREGS5_TX_DISP_RFU7_LANE1                                                        0x2560\n#define mmDC_COMBOPHYTXREGS5_TX_DISP_RFU7_LANE1_BASE_IDX                                               2\n#define mmDC_COMBOPHYTXREGS5_TX_DISP_RFU8_LANE1                                                        0x2561\n#define mmDC_COMBOPHYTXREGS5_TX_DISP_RFU8_LANE1_BASE_IDX                                               2\n#define mmDC_COMBOPHYTXREGS5_TX_DISP_RFU9_LANE1                                                        0x2562\n#define mmDC_COMBOPHYTXREGS5_TX_DISP_RFU9_LANE1_BASE_IDX                                               2\n#define mmDC_COMBOPHYTXREGS5_TX_DISP_RFU10_LANE1                                                       0x2563\n#define mmDC_COMBOPHYTXREGS5_TX_DISP_RFU10_LANE1_BASE_IDX                                              2\n#define mmDC_COMBOPHYTXREGS5_TX_DISP_RFU11_LANE1                                                       0x2564\n#define mmDC_COMBOPHYTXREGS5_TX_DISP_RFU11_LANE1_BASE_IDX                                              2\n#define mmDC_COMBOPHYTXREGS5_TX_DISP_RFU12_LANE1                                                       0x2565\n#define mmDC_COMBOPHYTXREGS5_TX_DISP_RFU12_LANE1_BASE_IDX                                              2\n#define mmDC_COMBOPHYTXREGS5_CMD_BUS_TX_CONTROL_LANE2                                                  0x2566\n#define mmDC_COMBOPHYTXREGS5_CMD_BUS_TX_CONTROL_LANE2_BASE_IDX                                         2\n#define mmDC_COMBOPHYTXREGS5_MARGIN_DEEMPH_LANE2                                                       0x2567\n#define mmDC_COMBOPHYTXREGS5_MARGIN_DEEMPH_LANE2_BASE_IDX                                              2\n#define mmDC_COMBOPHYTXREGS5_CMD_BUS_GLOBAL_FOR_TX_LANE2                                               0x2568\n#define mmDC_COMBOPHYTXREGS5_CMD_BUS_GLOBAL_FOR_TX_LANE2_BASE_IDX                                      2\n#define mmDC_COMBOPHYTXREGS5_TX_DISP_RFU0_LANE2                                                        0x2569\n#define mmDC_COMBOPHYTXREGS5_TX_DISP_RFU0_LANE2_BASE_IDX                                               2\n#define mmDC_COMBOPHYTXREGS5_TX_DISP_RFU1_LANE2                                                        0x256a\n#define mmDC_COMBOPHYTXREGS5_TX_DISP_RFU1_LANE2_BASE_IDX                                               2\n#define mmDC_COMBOPHYTXREGS5_TX_DISP_RFU2_LANE2                                                        0x256b\n#define mmDC_COMBOPHYTXREGS5_TX_DISP_RFU2_LANE2_BASE_IDX                                               2\n#define mmDC_COMBOPHYTXREGS5_TX_DISP_RFU3_LANE2                                                        0x256c\n#define mmDC_COMBOPHYTXREGS5_TX_DISP_RFU3_LANE2_BASE_IDX                                               2\n#define mmDC_COMBOPHYTXREGS5_TX_DISP_RFU4_LANE2                                                        0x256d\n#define mmDC_COMBOPHYTXREGS5_TX_DISP_RFU4_LANE2_BASE_IDX                                               2\n#define mmDC_COMBOPHYTXREGS5_TX_DISP_RFU5_LANE2                                                        0x256e\n#define mmDC_COMBOPHYTXREGS5_TX_DISP_RFU5_LANE2_BASE_IDX                                               2\n#define mmDC_COMBOPHYTXREGS5_TX_DISP_RFU6_LANE2                                                        0x256f\n#define mmDC_COMBOPHYTXREGS5_TX_DISP_RFU6_LANE2_BASE_IDX                                               2\n#define mmDC_COMBOPHYTXREGS5_TX_DISP_RFU7_LANE2                                                        0x2570\n#define mmDC_COMBOPHYTXREGS5_TX_DISP_RFU7_LANE2_BASE_IDX                                               2\n#define mmDC_COMBOPHYTXREGS5_TX_DISP_RFU8_LANE2                                                        0x2571\n#define mmDC_COMBOPHYTXREGS5_TX_DISP_RFU8_LANE2_BASE_IDX                                               2\n#define mmDC_COMBOPHYTXREGS5_TX_DISP_RFU9_LANE2                                                        0x2572\n#define mmDC_COMBOPHYTXREGS5_TX_DISP_RFU9_LANE2_BASE_IDX                                               2\n#define mmDC_COMBOPHYTXREGS5_TX_DISP_RFU10_LANE2                                                       0x2573\n#define mmDC_COMBOPHYTXREGS5_TX_DISP_RFU10_LANE2_BASE_IDX                                              2\n#define mmDC_COMBOPHYTXREGS5_TX_DISP_RFU11_LANE2                                                       0x2574\n#define mmDC_COMBOPHYTXREGS5_TX_DISP_RFU11_LANE2_BASE_IDX                                              2\n#define mmDC_COMBOPHYTXREGS5_TX_DISP_RFU12_LANE2                                                       0x2575\n#define mmDC_COMBOPHYTXREGS5_TX_DISP_RFU12_LANE2_BASE_IDX                                              2\n#define mmDC_COMBOPHYTXREGS5_CMD_BUS_TX_CONTROL_LANE3                                                  0x2576\n#define mmDC_COMBOPHYTXREGS5_CMD_BUS_TX_CONTROL_LANE3_BASE_IDX                                         2\n#define mmDC_COMBOPHYTXREGS5_MARGIN_DEEMPH_LANE3                                                       0x2577\n#define mmDC_COMBOPHYTXREGS5_MARGIN_DEEMPH_LANE3_BASE_IDX                                              2\n#define mmDC_COMBOPHYTXREGS5_CMD_BUS_GLOBAL_FOR_TX_LANE3                                               0x2578\n#define mmDC_COMBOPHYTXREGS5_CMD_BUS_GLOBAL_FOR_TX_LANE3_BASE_IDX                                      2\n#define mmDC_COMBOPHYTXREGS5_TX_DISP_RFU0_LANE3                                                        0x2579\n#define mmDC_COMBOPHYTXREGS5_TX_DISP_RFU0_LANE3_BASE_IDX                                               2\n#define mmDC_COMBOPHYTXREGS5_TX_DISP_RFU1_LANE3                                                        0x257a\n#define mmDC_COMBOPHYTXREGS5_TX_DISP_RFU1_LANE3_BASE_IDX                                               2\n#define mmDC_COMBOPHYTXREGS5_TX_DISP_RFU2_LANE3                                                        0x257b\n#define mmDC_COMBOPHYTXREGS5_TX_DISP_RFU2_LANE3_BASE_IDX                                               2\n#define mmDC_COMBOPHYTXREGS5_TX_DISP_RFU3_LANE3                                                        0x257c\n#define mmDC_COMBOPHYTXREGS5_TX_DISP_RFU3_LANE3_BASE_IDX                                               2\n#define mmDC_COMBOPHYTXREGS5_TX_DISP_RFU4_LANE3                                                        0x257d\n#define mmDC_COMBOPHYTXREGS5_TX_DISP_RFU4_LANE3_BASE_IDX                                               2\n#define mmDC_COMBOPHYTXREGS5_TX_DISP_RFU5_LANE3                                                        0x257e\n#define mmDC_COMBOPHYTXREGS5_TX_DISP_RFU5_LANE3_BASE_IDX                                               2\n#define mmDC_COMBOPHYTXREGS5_TX_DISP_RFU6_LANE3                                                        0x257f\n#define mmDC_COMBOPHYTXREGS5_TX_DISP_RFU6_LANE3_BASE_IDX                                               2\n#define mmDC_COMBOPHYTXREGS5_TX_DISP_RFU7_LANE3                                                        0x2580\n#define mmDC_COMBOPHYTXREGS5_TX_DISP_RFU7_LANE3_BASE_IDX                                               2\n#define mmDC_COMBOPHYTXREGS5_TX_DISP_RFU8_LANE3                                                        0x2581\n#define mmDC_COMBOPHYTXREGS5_TX_DISP_RFU8_LANE3_BASE_IDX                                               2\n#define mmDC_COMBOPHYTXREGS5_TX_DISP_RFU9_LANE3                                                        0x2582\n#define mmDC_COMBOPHYTXREGS5_TX_DISP_RFU9_LANE3_BASE_IDX                                               2\n#define mmDC_COMBOPHYTXREGS5_TX_DISP_RFU10_LANE3                                                       0x2583\n#define mmDC_COMBOPHYTXREGS5_TX_DISP_RFU10_LANE3_BASE_IDX                                              2\n#define mmDC_COMBOPHYTXREGS5_TX_DISP_RFU11_LANE3                                                       0x2584\n#define mmDC_COMBOPHYTXREGS5_TX_DISP_RFU11_LANE3_BASE_IDX                                              2\n#define mmDC_COMBOPHYTXREGS5_TX_DISP_RFU12_LANE3                                                       0x2585\n#define mmDC_COMBOPHYTXREGS5_TX_DISP_RFU12_LANE3_BASE_IDX                                              2\n\n\n\n\n#define mmDC_COMBOPHYPLLREGS5_FREQ_CTRL0                                                               0x2586\n#define mmDC_COMBOPHYPLLREGS5_FREQ_CTRL0_BASE_IDX                                                      2\n#define mmDC_COMBOPHYPLLREGS5_FREQ_CTRL1                                                               0x2587\n#define mmDC_COMBOPHYPLLREGS5_FREQ_CTRL1_BASE_IDX                                                      2\n#define mmDC_COMBOPHYPLLREGS5_FREQ_CTRL2                                                               0x2588\n#define mmDC_COMBOPHYPLLREGS5_FREQ_CTRL2_BASE_IDX                                                      2\n#define mmDC_COMBOPHYPLLREGS5_FREQ_CTRL3                                                               0x2589\n#define mmDC_COMBOPHYPLLREGS5_FREQ_CTRL3_BASE_IDX                                                      2\n#define mmDC_COMBOPHYPLLREGS5_BW_CTRL_COARSE                                                           0x258a\n#define mmDC_COMBOPHYPLLREGS5_BW_CTRL_COARSE_BASE_IDX                                                  2\n#define mmDC_COMBOPHYPLLREGS5_BW_CTRL_FINE                                                             0x258b\n#define mmDC_COMBOPHYPLLREGS5_BW_CTRL_FINE_BASE_IDX                                                    2\n#define mmDC_COMBOPHYPLLREGS5_CAL_CTRL                                                                 0x258c\n#define mmDC_COMBOPHYPLLREGS5_CAL_CTRL_BASE_IDX                                                        2\n#define mmDC_COMBOPHYPLLREGS5_LOOP_CTRL                                                                0x258d\n#define mmDC_COMBOPHYPLLREGS5_LOOP_CTRL_BASE_IDX                                                       2\n#define mmDC_COMBOPHYPLLREGS5_VREG_CFG                                                                 0x258f\n#define mmDC_COMBOPHYPLLREGS5_VREG_CFG_BASE_IDX                                                        2\n#define mmDC_COMBOPHYPLLREGS5_OBSERVE0                                                                 0x2590\n#define mmDC_COMBOPHYPLLREGS5_OBSERVE0_BASE_IDX                                                        2\n#define mmDC_COMBOPHYPLLREGS5_OBSERVE1                                                                 0x2591\n#define mmDC_COMBOPHYPLLREGS5_OBSERVE1_BASE_IDX                                                        2\n#define mmDC_COMBOPHYPLLREGS5_DFT_OUT                                                                  0x2592\n#define mmDC_COMBOPHYPLLREGS5_DFT_OUT_BASE_IDX                                                         2\n\n\n\n\n#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED0                                                     0x25ee\n#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED0_BASE_IDX                                            2\n#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED1                                                     0x25ef\n#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED1_BASE_IDX                                            2\n#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED2                                                     0x25f0\n#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED2_BASE_IDX                                            2\n#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED3                                                     0x25f1\n#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED3_BASE_IDX                                            2\n#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED4                                                     0x25f2\n#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED4_BASE_IDX                                            2\n#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED5                                                     0x25f3\n#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED5_BASE_IDX                                            2\n#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED6                                                     0x25f4\n#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED6_BASE_IDX                                            2\n#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED7                                                     0x25f5\n#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED7_BASE_IDX                                            2\n#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED8                                                     0x25f6\n#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED8_BASE_IDX                                            2\n#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED9                                                     0x25f7\n#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED9_BASE_IDX                                            2\n#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED10                                                    0x25f8\n#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED10_BASE_IDX                                           2\n#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED11                                                    0x25f9\n#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED11_BASE_IDX                                           2\n#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED12                                                    0x25fa\n#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED12_BASE_IDX                                           2\n#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED13                                                    0x25fb\n#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED13_BASE_IDX                                           2\n#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED14                                                    0x25fc\n#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED14_BASE_IDX                                           2\n#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED15                                                    0x25fd\n#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED15_BASE_IDX                                           2\n#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED16                                                    0x25fe\n#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED16_BASE_IDX                                           2\n#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED17                                                    0x25ff\n#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED17_BASE_IDX                                           2\n#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED18                                                    0x2600\n#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED18_BASE_IDX                                           2\n#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED19                                                    0x2601\n#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED19_BASE_IDX                                           2\n#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED20                                                    0x2602\n#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED20_BASE_IDX                                           2\n#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED21                                                    0x2603\n#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED21_BASE_IDX                                           2\n#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED22                                                    0x2604\n#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED22_BASE_IDX                                           2\n#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED23                                                    0x2605\n#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED23_BASE_IDX                                           2\n#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED24                                                    0x2606\n#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED24_BASE_IDX                                           2\n#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED25                                                    0x2607\n#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED25_BASE_IDX                                           2\n#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED26                                                    0x2608\n#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED26_BASE_IDX                                           2\n#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED27                                                    0x2609\n#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED27_BASE_IDX                                           2\n#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED28                                                    0x260a\n#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED28_BASE_IDX                                           2\n#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED29                                                    0x260b\n#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED29_BASE_IDX                                           2\n#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED30                                                    0x260c\n#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED30_BASE_IDX                                           2\n#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED31                                                    0x260d\n#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED31_BASE_IDX                                           2\n#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED32                                                    0x260e\n#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED32_BASE_IDX                                           2\n#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED33                                                    0x260f\n#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED33_BASE_IDX                                           2\n#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED34                                                    0x2610\n#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED34_BASE_IDX                                           2\n#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED35                                                    0x2611\n#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED35_BASE_IDX                                           2\n#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED36                                                    0x2612\n#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED36_BASE_IDX                                           2\n#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED37                                                    0x2613\n#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED37_BASE_IDX                                           2\n#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED38                                                    0x2614\n#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED38_BASE_IDX                                           2\n#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED39                                                    0x2615\n#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED39_BASE_IDX                                           2\n#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED40                                                    0x2616\n#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED40_BASE_IDX                                           2\n#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED41                                                    0x2617\n#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED41_BASE_IDX                                           2\n#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED42                                                    0x2618\n#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED42_BASE_IDX                                           2\n#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED43                                                    0x2619\n#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED43_BASE_IDX                                           2\n#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED44                                                    0x261a\n#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED44_BASE_IDX                                           2\n#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED45                                                    0x261b\n#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED45_BASE_IDX                                           2\n#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED46                                                    0x261c\n#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED46_BASE_IDX                                           2\n#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED47                                                    0x261d\n#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED47_BASE_IDX                                           2\n#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED48                                                    0x261e\n#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED48_BASE_IDX                                           2\n#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED49                                                    0x261f\n#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED49_BASE_IDX                                           2\n#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED50                                                    0x2620\n#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED50_BASE_IDX                                           2\n#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED51                                                    0x2621\n#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED51_BASE_IDX                                           2\n#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED52                                                    0x2622\n#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED52_BASE_IDX                                           2\n#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED53                                                    0x2623\n#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED53_BASE_IDX                                           2\n#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED54                                                    0x2624\n#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED54_BASE_IDX                                           2\n#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED55                                                    0x2625\n#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED55_BASE_IDX                                           2\n#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED56                                                    0x2626\n#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED56_BASE_IDX                                           2\n#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED57                                                    0x2627\n#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED57_BASE_IDX                                           2\n#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED58                                                    0x2628\n#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED58_BASE_IDX                                           2\n#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED59                                                    0x2629\n#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED59_BASE_IDX                                           2\n#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED60                                                    0x262a\n#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED60_BASE_IDX                                           2\n#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED61                                                    0x262b\n#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED61_BASE_IDX                                           2\n#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED62                                                    0x262c\n#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED62_BASE_IDX                                           2\n#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED63                                                    0x262d\n#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED63_BASE_IDX                                           2\n#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED64                                                    0x262e\n#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED64_BASE_IDX                                           2\n#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED65                                                    0x262f\n#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED65_BASE_IDX                                           2\n#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED66                                                    0x2630\n#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED66_BASE_IDX                                           2\n#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED67                                                    0x2631\n#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED67_BASE_IDX                                           2\n#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED68                                                    0x2632\n#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED68_BASE_IDX                                           2\n#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED69                                                    0x2633\n#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED69_BASE_IDX                                           2\n#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED70                                                    0x2634\n#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED70_BASE_IDX                                           2\n#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED71                                                    0x2635\n#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED71_BASE_IDX                                           2\n#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED72                                                    0x2636\n#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED72_BASE_IDX                                           2\n#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED73                                                    0x2637\n#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED73_BASE_IDX                                           2\n#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED74                                                    0x2638\n#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED74_BASE_IDX                                           2\n#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED75                                                    0x2639\n#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED75_BASE_IDX                                           2\n#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED76                                                    0x263a\n#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED76_BASE_IDX                                           2\n#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED77                                                    0x263b\n#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED77_BASE_IDX                                           2\n#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED78                                                    0x263c\n#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED78_BASE_IDX                                           2\n#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED79                                                    0x263d\n#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED79_BASE_IDX                                           2\n#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED80                                                    0x263e\n#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED80_BASE_IDX                                           2\n#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED81                                                    0x263f\n#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED81_BASE_IDX                                           2\n#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED82                                                    0x2640\n#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED82_BASE_IDX                                           2\n#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED83                                                    0x2641\n#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED83_BASE_IDX                                           2\n#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED84                                                    0x2642\n#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED84_BASE_IDX                                           2\n#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED85                                                    0x2643\n#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED85_BASE_IDX                                           2\n#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED86                                                    0x2644\n#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED86_BASE_IDX                                           2\n#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED87                                                    0x2645\n#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED87_BASE_IDX                                           2\n#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED88                                                    0x2646\n#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED88_BASE_IDX                                           2\n#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED89                                                    0x2647\n#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED89_BASE_IDX                                           2\n#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED90                                                    0x2648\n#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED90_BASE_IDX                                           2\n#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED91                                                    0x2649\n#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED91_BASE_IDX                                           2\n#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED92                                                    0x264a\n#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED92_BASE_IDX                                           2\n#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED93                                                    0x264b\n#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED93_BASE_IDX                                           2\n#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED94                                                    0x264c\n#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED94_BASE_IDX                                           2\n#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED95                                                    0x264d\n#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED95_BASE_IDX                                           2\n#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED96                                                    0x264e\n#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED96_BASE_IDX                                           2\n#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED97                                                    0x264f\n#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED97_BASE_IDX                                           2\n#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED98                                                    0x2650\n#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED98_BASE_IDX                                           2\n#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED99                                                    0x2651\n#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED99_BASE_IDX                                           2\n#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED100                                                   0x2652\n#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED100_BASE_IDX                                          2\n#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED101                                                   0x2653\n#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED101_BASE_IDX                                          2\n#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED102                                                   0x2654\n#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED102_BASE_IDX                                          2\n#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED103                                                   0x2655\n#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED103_BASE_IDX                                          2\n#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED104                                                   0x2656\n#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED104_BASE_IDX                                          2\n#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED105                                                   0x2657\n#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED105_BASE_IDX                                          2\n#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED106                                                   0x2658\n#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED106_BASE_IDX                                          2\n#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED107                                                   0x2659\n#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED107_BASE_IDX                                          2\n#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED108                                                   0x265a\n#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED108_BASE_IDX                                          2\n#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED109                                                   0x265b\n#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED109_BASE_IDX                                          2\n#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED110                                                   0x265c\n#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED110_BASE_IDX                                          2\n#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED111                                                   0x265d\n#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED111_BASE_IDX                                          2\n#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED112                                                   0x265e\n#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED112_BASE_IDX                                          2\n#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED113                                                   0x265f\n#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED113_BASE_IDX                                          2\n#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED114                                                   0x2660\n#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED114_BASE_IDX                                          2\n#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED115                                                   0x2661\n#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED115_BASE_IDX                                          2\n#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED116                                                   0x2662\n#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED116_BASE_IDX                                          2\n#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED117                                                   0x2663\n#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED117_BASE_IDX                                          2\n#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED118                                                   0x2664\n#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED118_BASE_IDX                                          2\n#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED119                                                   0x2665\n#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED119_BASE_IDX                                          2\n#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED120                                                   0x2666\n#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED120_BASE_IDX                                          2\n#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED121                                                   0x2667\n#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED121_BASE_IDX                                          2\n#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED122                                                   0x2668\n#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED122_BASE_IDX                                          2\n#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED123                                                   0x2669\n#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED123_BASE_IDX                                          2\n#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED124                                                   0x266a\n#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED124_BASE_IDX                                          2\n#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED125                                                   0x266b\n#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED125_BASE_IDX                                          2\n#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED126                                                   0x266c\n#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED126_BASE_IDX                                          2\n#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED127                                                   0x266d\n#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED127_BASE_IDX                                          2\n#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED128                                                   0x266e\n#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED128_BASE_IDX                                          2\n#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED129                                                   0x266f\n#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED129_BASE_IDX                                          2\n#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED130                                                   0x2670\n#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED130_BASE_IDX                                          2\n#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED131                                                   0x2671\n#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED131_BASE_IDX                                          2\n#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED132                                                   0x2672\n#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED132_BASE_IDX                                          2\n#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED133                                                   0x2673\n#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED133_BASE_IDX                                          2\n#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED134                                                   0x2674\n#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED134_BASE_IDX                                          2\n#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED135                                                   0x2675\n#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED135_BASE_IDX                                          2\n#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED136                                                   0x2676\n#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED136_BASE_IDX                                          2\n#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED137                                                   0x2677\n#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED137_BASE_IDX                                          2\n#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED138                                                   0x2678\n#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED138_BASE_IDX                                          2\n#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED139                                                   0x2679\n#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED139_BASE_IDX                                          2\n#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED140                                                   0x267a\n#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED140_BASE_IDX                                          2\n#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED141                                                   0x267b\n#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED141_BASE_IDX                                          2\n#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED142                                                   0x267c\n#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED142_BASE_IDX                                          2\n#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED143                                                   0x267d\n#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED143_BASE_IDX                                          2\n#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED144                                                   0x267e\n#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED144_BASE_IDX                                          2\n#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED145                                                   0x267f\n#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED145_BASE_IDX                                          2\n#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED146                                                   0x2680\n#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED146_BASE_IDX                                          2\n#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED147                                                   0x2681\n#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED147_BASE_IDX                                          2\n#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED148                                                   0x2682\n#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED148_BASE_IDX                                          2\n#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED149                                                   0x2683\n#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED149_BASE_IDX                                          2\n#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED150                                                   0x2684\n#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED150_BASE_IDX                                          2\n#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED151                                                   0x2685\n#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED151_BASE_IDX                                          2\n#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED152                                                   0x2686\n#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED152_BASE_IDX                                          2\n#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED153                                                   0x2687\n#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED153_BASE_IDX                                          2\n#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED154                                                   0x2688\n#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED154_BASE_IDX                                          2\n#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED155                                                   0x2689\n#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED155_BASE_IDX                                          2\n#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED156                                                   0x268a\n#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED156_BASE_IDX                                          2\n#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED157                                                   0x268b\n#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED157_BASE_IDX                                          2\n#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED158                                                   0x268c\n#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED158_BASE_IDX                                          2\n#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED159                                                   0x268d\n#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED159_BASE_IDX                                          2\n\n\n\n\n#define mmDC_COMBOPHYCMREGS6_COMMON_FUSE1                                                              0x25ee\n#define mmDC_COMBOPHYCMREGS6_COMMON_FUSE1_BASE_IDX                                                     2\n#define mmDC_COMBOPHYCMREGS6_COMMON_FUSE2                                                              0x25ef\n#define mmDC_COMBOPHYCMREGS6_COMMON_FUSE2_BASE_IDX                                                     2\n#define mmDC_COMBOPHYCMREGS6_COMMON_FUSE3                                                              0x25f0\n#define mmDC_COMBOPHYCMREGS6_COMMON_FUSE3_BASE_IDX                                                     2\n#define mmDC_COMBOPHYCMREGS6_COMMON_MAR_DEEMPH_NOM                                                     0x25f1\n#define mmDC_COMBOPHYCMREGS6_COMMON_MAR_DEEMPH_NOM_BASE_IDX                                            2\n#define mmDC_COMBOPHYCMREGS6_COMMON_LANE_PWRMGMT                                                       0x25f2\n#define mmDC_COMBOPHYCMREGS6_COMMON_LANE_PWRMGMT_BASE_IDX                                              2\n#define mmDC_COMBOPHYCMREGS6_COMMON_TXCNTRL                                                            0x25f3\n#define mmDC_COMBOPHYCMREGS6_COMMON_TXCNTRL_BASE_IDX                                                   2\n#define mmDC_COMBOPHYCMREGS6_COMMON_TMDP                                                               0x25f4\n#define mmDC_COMBOPHYCMREGS6_COMMON_TMDP_BASE_IDX                                                      2\n#define mmDC_COMBOPHYCMREGS6_COMMON_LANE_RESETS                                                        0x25f5\n#define mmDC_COMBOPHYCMREGS6_COMMON_LANE_RESETS_BASE_IDX                                               2\n#define mmDC_COMBOPHYCMREGS6_COMMON_ZCALCODE_CTRL                                                      0x25f6\n#define mmDC_COMBOPHYCMREGS6_COMMON_ZCALCODE_CTRL_BASE_IDX                                             2\n#define mmDC_COMBOPHYCMREGS6_COMMON_DISP_RFU1                                                          0x25f7\n#define mmDC_COMBOPHYCMREGS6_COMMON_DISP_RFU1_BASE_IDX                                                 2\n#define mmDC_COMBOPHYCMREGS6_COMMON_DISP_RFU2                                                          0x25f8\n#define mmDC_COMBOPHYCMREGS6_COMMON_DISP_RFU2_BASE_IDX                                                 2\n#define mmDC_COMBOPHYCMREGS6_COMMON_DISP_RFU3                                                          0x25f9\n#define mmDC_COMBOPHYCMREGS6_COMMON_DISP_RFU3_BASE_IDX                                                 2\n#define mmDC_COMBOPHYCMREGS6_COMMON_DISP_RFU4                                                          0x25fa\n#define mmDC_COMBOPHYCMREGS6_COMMON_DISP_RFU4_BASE_IDX                                                 2\n#define mmDC_COMBOPHYCMREGS6_COMMON_DISP_RFU5                                                          0x25fb\n#define mmDC_COMBOPHYCMREGS6_COMMON_DISP_RFU5_BASE_IDX                                                 2\n#define mmDC_COMBOPHYCMREGS6_COMMON_DISP_RFU6                                                          0x25fc\n#define mmDC_COMBOPHYCMREGS6_COMMON_DISP_RFU6_BASE_IDX                                                 2\n#define mmDC_COMBOPHYCMREGS6_COMMON_DISP_RFU7                                                          0x25fd\n#define mmDC_COMBOPHYCMREGS6_COMMON_DISP_RFU7_BASE_IDX                                                 2\n\n\n\n\n#define mmDC_COMBOPHYTXREGS6_CMD_BUS_TX_CONTROL_LANE0                                                  0x260e\n#define mmDC_COMBOPHYTXREGS6_CMD_BUS_TX_CONTROL_LANE0_BASE_IDX                                         2\n#define mmDC_COMBOPHYTXREGS6_MARGIN_DEEMPH_LANE0                                                       0x260f\n#define mmDC_COMBOPHYTXREGS6_MARGIN_DEEMPH_LANE0_BASE_IDX                                              2\n#define mmDC_COMBOPHYTXREGS6_CMD_BUS_GLOBAL_FOR_TX_LANE0                                               0x2610\n#define mmDC_COMBOPHYTXREGS6_CMD_BUS_GLOBAL_FOR_TX_LANE0_BASE_IDX                                      2\n#define mmDC_COMBOPHYTXREGS6_TX_DISP_RFU0_LANE0                                                        0x2611\n#define mmDC_COMBOPHYTXREGS6_TX_DISP_RFU0_LANE0_BASE_IDX                                               2\n#define mmDC_COMBOPHYTXREGS6_TX_DISP_RFU1_LANE0                                                        0x2612\n#define mmDC_COMBOPHYTXREGS6_TX_DISP_RFU1_LANE0_BASE_IDX                                               2\n#define mmDC_COMBOPHYTXREGS6_TX_DISP_RFU2_LANE0                                                        0x2613\n#define mmDC_COMBOPHYTXREGS6_TX_DISP_RFU2_LANE0_BASE_IDX                                               2\n#define mmDC_COMBOPHYTXREGS6_TX_DISP_RFU3_LANE0                                                        0x2614\n#define mmDC_COMBOPHYTXREGS6_TX_DISP_RFU3_LANE0_BASE_IDX                                               2\n#define mmDC_COMBOPHYTXREGS6_TX_DISP_RFU4_LANE0                                                        0x2615\n#define mmDC_COMBOPHYTXREGS6_TX_DISP_RFU4_LANE0_BASE_IDX                                               2\n#define mmDC_COMBOPHYTXREGS6_TX_DISP_RFU5_LANE0                                                        0x2616\n#define mmDC_COMBOPHYTXREGS6_TX_DISP_RFU5_LANE0_BASE_IDX                                               2\n#define mmDC_COMBOPHYTXREGS6_TX_DISP_RFU6_LANE0                                                        0x2617\n#define mmDC_COMBOPHYTXREGS6_TX_DISP_RFU6_LANE0_BASE_IDX                                               2\n#define mmDC_COMBOPHYTXREGS6_TX_DISP_RFU7_LANE0                                                        0x2618\n#define mmDC_COMBOPHYTXREGS6_TX_DISP_RFU7_LANE0_BASE_IDX                                               2\n#define mmDC_COMBOPHYTXREGS6_TX_DISP_RFU8_LANE0                                                        0x2619\n#define mmDC_COMBOPHYTXREGS6_TX_DISP_RFU8_LANE0_BASE_IDX                                               2\n#define mmDC_COMBOPHYTXREGS6_TX_DISP_RFU9_LANE0                                                        0x261a\n#define mmDC_COMBOPHYTXREGS6_TX_DISP_RFU9_LANE0_BASE_IDX                                               2\n#define mmDC_COMBOPHYTXREGS6_TX_DISP_RFU10_LANE0                                                       0x261b\n#define mmDC_COMBOPHYTXREGS6_TX_DISP_RFU10_LANE0_BASE_IDX                                              2\n#define mmDC_COMBOPHYTXREGS6_TX_DISP_RFU11_LANE0                                                       0x261c\n#define mmDC_COMBOPHYTXREGS6_TX_DISP_RFU11_LANE0_BASE_IDX                                              2\n#define mmDC_COMBOPHYTXREGS6_TX_DISP_RFU12_LANE0                                                       0x261d\n#define mmDC_COMBOPHYTXREGS6_TX_DISP_RFU12_LANE0_BASE_IDX                                              2\n#define mmDC_COMBOPHYTXREGS6_CMD_BUS_TX_CONTROL_LANE1                                                  0x261e\n#define mmDC_COMBOPHYTXREGS6_CMD_BUS_TX_CONTROL_LANE1_BASE_IDX                                         2\n#define mmDC_COMBOPHYTXREGS6_MARGIN_DEEMPH_LANE1                                                       0x261f\n#define mmDC_COMBOPHYTXREGS6_MARGIN_DEEMPH_LANE1_BASE_IDX                                              2\n#define mmDC_COMBOPHYTXREGS6_CMD_BUS_GLOBAL_FOR_TX_LANE1                                               0x2620\n#define mmDC_COMBOPHYTXREGS6_CMD_BUS_GLOBAL_FOR_TX_LANE1_BASE_IDX                                      2\n#define mmDC_COMBOPHYTXREGS6_TX_DISP_RFU0_LANE1                                                        0x2621\n#define mmDC_COMBOPHYTXREGS6_TX_DISP_RFU0_LANE1_BASE_IDX                                               2\n#define mmDC_COMBOPHYTXREGS6_TX_DISP_RFU1_LANE1                                                        0x2622\n#define mmDC_COMBOPHYTXREGS6_TX_DISP_RFU1_LANE1_BASE_IDX                                               2\n#define mmDC_COMBOPHYTXREGS6_TX_DISP_RFU2_LANE1                                                        0x2623\n#define mmDC_COMBOPHYTXREGS6_TX_DISP_RFU2_LANE1_BASE_IDX                                               2\n#define mmDC_COMBOPHYTXREGS6_TX_DISP_RFU3_LANE1                                                        0x2624\n#define mmDC_COMBOPHYTXREGS6_TX_DISP_RFU3_LANE1_BASE_IDX                                               2\n#define mmDC_COMBOPHYTXREGS6_TX_DISP_RFU4_LANE1                                                        0x2625\n#define mmDC_COMBOPHYTXREGS6_TX_DISP_RFU4_LANE1_BASE_IDX                                               2\n#define mmDC_COMBOPHYTXREGS6_TX_DISP_RFU5_LANE1                                                        0x2626\n#define mmDC_COMBOPHYTXREGS6_TX_DISP_RFU5_LANE1_BASE_IDX                                               2\n#define mmDC_COMBOPHYTXREGS6_TX_DISP_RFU6_LANE1                                                        0x2627\n#define mmDC_COMBOPHYTXREGS6_TX_DISP_RFU6_LANE1_BASE_IDX                                               2\n#define mmDC_COMBOPHYTXREGS6_TX_DISP_RFU7_LANE1                                                        0x2628\n#define mmDC_COMBOPHYTXREGS6_TX_DISP_RFU7_LANE1_BASE_IDX                                               2\n#define mmDC_COMBOPHYTXREGS6_TX_DISP_RFU8_LANE1                                                        0x2629\n#define mmDC_COMBOPHYTXREGS6_TX_DISP_RFU8_LANE1_BASE_IDX                                               2\n#define mmDC_COMBOPHYTXREGS6_TX_DISP_RFU9_LANE1                                                        0x262a\n#define mmDC_COMBOPHYTXREGS6_TX_DISP_RFU9_LANE1_BASE_IDX                                               2\n#define mmDC_COMBOPHYTXREGS6_TX_DISP_RFU10_LANE1                                                       0x262b\n#define mmDC_COMBOPHYTXREGS6_TX_DISP_RFU10_LANE1_BASE_IDX                                              2\n#define mmDC_COMBOPHYTXREGS6_TX_DISP_RFU11_LANE1                                                       0x262c\n#define mmDC_COMBOPHYTXREGS6_TX_DISP_RFU11_LANE1_BASE_IDX                                              2\n#define mmDC_COMBOPHYTXREGS6_TX_DISP_RFU12_LANE1                                                       0x262d\n#define mmDC_COMBOPHYTXREGS6_TX_DISP_RFU12_LANE1_BASE_IDX                                              2\n#define mmDC_COMBOPHYTXREGS6_CMD_BUS_TX_CONTROL_LANE2                                                  0x262e\n#define mmDC_COMBOPHYTXREGS6_CMD_BUS_TX_CONTROL_LANE2_BASE_IDX                                         2\n#define mmDC_COMBOPHYTXREGS6_MARGIN_DEEMPH_LANE2                                                       0x262f\n#define mmDC_COMBOPHYTXREGS6_MARGIN_DEEMPH_LANE2_BASE_IDX                                              2\n#define mmDC_COMBOPHYTXREGS6_CMD_BUS_GLOBAL_FOR_TX_LANE2                                               0x2630\n#define mmDC_COMBOPHYTXREGS6_CMD_BUS_GLOBAL_FOR_TX_LANE2_BASE_IDX                                      2\n#define mmDC_COMBOPHYTXREGS6_TX_DISP_RFU0_LANE2                                                        0x2631\n#define mmDC_COMBOPHYTXREGS6_TX_DISP_RFU0_LANE2_BASE_IDX                                               2\n#define mmDC_COMBOPHYTXREGS6_TX_DISP_RFU1_LANE2                                                        0x2632\n#define mmDC_COMBOPHYTXREGS6_TX_DISP_RFU1_LANE2_BASE_IDX                                               2\n#define mmDC_COMBOPHYTXREGS6_TX_DISP_RFU2_LANE2                                                        0x2633\n#define mmDC_COMBOPHYTXREGS6_TX_DISP_RFU2_LANE2_BASE_IDX                                               2\n#define mmDC_COMBOPHYTXREGS6_TX_DISP_RFU3_LANE2                                                        0x2634\n#define mmDC_COMBOPHYTXREGS6_TX_DISP_RFU3_LANE2_BASE_IDX                                               2\n#define mmDC_COMBOPHYTXREGS6_TX_DISP_RFU4_LANE2                                                        0x2635\n#define mmDC_COMBOPHYTXREGS6_TX_DISP_RFU4_LANE2_BASE_IDX                                               2\n#define mmDC_COMBOPHYTXREGS6_TX_DISP_RFU5_LANE2                                                        0x2636\n#define mmDC_COMBOPHYTXREGS6_TX_DISP_RFU5_LANE2_BASE_IDX                                               2\n#define mmDC_COMBOPHYTXREGS6_TX_DISP_RFU6_LANE2                                                        0x2637\n#define mmDC_COMBOPHYTXREGS6_TX_DISP_RFU6_LANE2_BASE_IDX                                               2\n#define mmDC_COMBOPHYTXREGS6_TX_DISP_RFU7_LANE2                                                        0x2638\n#define mmDC_COMBOPHYTXREGS6_TX_DISP_RFU7_LANE2_BASE_IDX                                               2\n#define mmDC_COMBOPHYTXREGS6_TX_DISP_RFU8_LANE2                                                        0x2639\n#define mmDC_COMBOPHYTXREGS6_TX_DISP_RFU8_LANE2_BASE_IDX                                               2\n#define mmDC_COMBOPHYTXREGS6_TX_DISP_RFU9_LANE2                                                        0x263a\n#define mmDC_COMBOPHYTXREGS6_TX_DISP_RFU9_LANE2_BASE_IDX                                               2\n#define mmDC_COMBOPHYTXREGS6_TX_DISP_RFU10_LANE2                                                       0x263b\n#define mmDC_COMBOPHYTXREGS6_TX_DISP_RFU10_LANE2_BASE_IDX                                              2\n#define mmDC_COMBOPHYTXREGS6_TX_DISP_RFU11_LANE2                                                       0x263c\n#define mmDC_COMBOPHYTXREGS6_TX_DISP_RFU11_LANE2_BASE_IDX                                              2\n#define mmDC_COMBOPHYTXREGS6_TX_DISP_RFU12_LANE2                                                       0x263d\n#define mmDC_COMBOPHYTXREGS6_TX_DISP_RFU12_LANE2_BASE_IDX                                              2\n#define mmDC_COMBOPHYTXREGS6_CMD_BUS_TX_CONTROL_LANE3                                                  0x263e\n#define mmDC_COMBOPHYTXREGS6_CMD_BUS_TX_CONTROL_LANE3_BASE_IDX                                         2\n#define mmDC_COMBOPHYTXREGS6_MARGIN_DEEMPH_LANE3                                                       0x263f\n#define mmDC_COMBOPHYTXREGS6_MARGIN_DEEMPH_LANE3_BASE_IDX                                              2\n#define mmDC_COMBOPHYTXREGS6_CMD_BUS_GLOBAL_FOR_TX_LANE3                                               0x2640\n#define mmDC_COMBOPHYTXREGS6_CMD_BUS_GLOBAL_FOR_TX_LANE3_BASE_IDX                                      2\n#define mmDC_COMBOPHYTXREGS6_TX_DISP_RFU0_LANE3                                                        0x2641\n#define mmDC_COMBOPHYTXREGS6_TX_DISP_RFU0_LANE3_BASE_IDX                                               2\n#define mmDC_COMBOPHYTXREGS6_TX_DISP_RFU1_LANE3                                                        0x2642\n#define mmDC_COMBOPHYTXREGS6_TX_DISP_RFU1_LANE3_BASE_IDX                                               2\n#define mmDC_COMBOPHYTXREGS6_TX_DISP_RFU2_LANE3                                                        0x2643\n#define mmDC_COMBOPHYTXREGS6_TX_DISP_RFU2_LANE3_BASE_IDX                                               2\n#define mmDC_COMBOPHYTXREGS6_TX_DISP_RFU3_LANE3                                                        0x2644\n#define mmDC_COMBOPHYTXREGS6_TX_DISP_RFU3_LANE3_BASE_IDX                                               2\n#define mmDC_COMBOPHYTXREGS6_TX_DISP_RFU4_LANE3                                                        0x2645\n#define mmDC_COMBOPHYTXREGS6_TX_DISP_RFU4_LANE3_BASE_IDX                                               2\n#define mmDC_COMBOPHYTXREGS6_TX_DISP_RFU5_LANE3                                                        0x2646\n#define mmDC_COMBOPHYTXREGS6_TX_DISP_RFU5_LANE3_BASE_IDX                                               2\n#define mmDC_COMBOPHYTXREGS6_TX_DISP_RFU6_LANE3                                                        0x2647\n#define mmDC_COMBOPHYTXREGS6_TX_DISP_RFU6_LANE3_BASE_IDX                                               2\n#define mmDC_COMBOPHYTXREGS6_TX_DISP_RFU7_LANE3                                                        0x2648\n#define mmDC_COMBOPHYTXREGS6_TX_DISP_RFU7_LANE3_BASE_IDX                                               2\n#define mmDC_COMBOPHYTXREGS6_TX_DISP_RFU8_LANE3                                                        0x2649\n#define mmDC_COMBOPHYTXREGS6_TX_DISP_RFU8_LANE3_BASE_IDX                                               2\n#define mmDC_COMBOPHYTXREGS6_TX_DISP_RFU9_LANE3                                                        0x264a\n#define mmDC_COMBOPHYTXREGS6_TX_DISP_RFU9_LANE3_BASE_IDX                                               2\n#define mmDC_COMBOPHYTXREGS6_TX_DISP_RFU10_LANE3                                                       0x264b\n#define mmDC_COMBOPHYTXREGS6_TX_DISP_RFU10_LANE3_BASE_IDX                                              2\n#define mmDC_COMBOPHYTXREGS6_TX_DISP_RFU11_LANE3                                                       0x264c\n#define mmDC_COMBOPHYTXREGS6_TX_DISP_RFU11_LANE3_BASE_IDX                                              2\n#define mmDC_COMBOPHYTXREGS6_TX_DISP_RFU12_LANE3                                                       0x264d\n#define mmDC_COMBOPHYTXREGS6_TX_DISP_RFU12_LANE3_BASE_IDX                                              2\n\n\n\n\n#define mmDC_COMBOPHYPLLREGS6_FREQ_CTRL0                                                               0x264e\n#define mmDC_COMBOPHYPLLREGS6_FREQ_CTRL0_BASE_IDX                                                      2\n#define mmDC_COMBOPHYPLLREGS6_FREQ_CTRL1                                                               0x264f\n#define mmDC_COMBOPHYPLLREGS6_FREQ_CTRL1_BASE_IDX                                                      2\n#define mmDC_COMBOPHYPLLREGS6_FREQ_CTRL2                                                               0x2650\n#define mmDC_COMBOPHYPLLREGS6_FREQ_CTRL2_BASE_IDX                                                      2\n#define mmDC_COMBOPHYPLLREGS6_FREQ_CTRL3                                                               0x2651\n#define mmDC_COMBOPHYPLLREGS6_FREQ_CTRL3_BASE_IDX                                                      2\n#define mmDC_COMBOPHYPLLREGS6_BW_CTRL_COARSE                                                           0x2652\n#define mmDC_COMBOPHYPLLREGS6_BW_CTRL_COARSE_BASE_IDX                                                  2\n#define mmDC_COMBOPHYPLLREGS6_BW_CTRL_FINE                                                             0x2653\n#define mmDC_COMBOPHYPLLREGS6_BW_CTRL_FINE_BASE_IDX                                                    2\n#define mmDC_COMBOPHYPLLREGS6_CAL_CTRL                                                                 0x2654\n#define mmDC_COMBOPHYPLLREGS6_CAL_CTRL_BASE_IDX                                                        2\n#define mmDC_COMBOPHYPLLREGS6_LOOP_CTRL                                                                0x2655\n#define mmDC_COMBOPHYPLLREGS6_LOOP_CTRL_BASE_IDX                                                       2\n#define mmDC_COMBOPHYPLLREGS6_VREG_CFG                                                                 0x2657\n#define mmDC_COMBOPHYPLLREGS6_VREG_CFG_BASE_IDX                                                        2\n#define mmDC_COMBOPHYPLLREGS6_OBSERVE0                                                                 0x2658\n#define mmDC_COMBOPHYPLLREGS6_OBSERVE0_BASE_IDX                                                        2\n#define mmDC_COMBOPHYPLLREGS6_OBSERVE1                                                                 0x2659\n#define mmDC_COMBOPHYPLLREGS6_OBSERVE1_BASE_IDX                                                        2\n#define mmDC_COMBOPHYPLLREGS6_DFT_OUT                                                                  0x265a\n#define mmDC_COMBOPHYPLLREGS6_DFT_OUT_BASE_IDX                                                         2\n\n\n\n\n#define mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED0                                                     0x26b6\n#define mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED0_BASE_IDX                                            2\n#define mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED1                                                     0x26b7\n#define mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED1_BASE_IDX                                            2\n#define mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED2                                                     0x26b8\n#define mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED2_BASE_IDX                                            2\n#define mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED3                                                     0x26b9\n#define mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED3_BASE_IDX                                            2\n#define mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED4                                                     0x26ba\n#define mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED4_BASE_IDX                                            2\n#define mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED5                                                     0x26bb\n#define mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED5_BASE_IDX                                            2\n#define mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED6                                                     0x26bc\n#define mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED6_BASE_IDX                                            2\n#define mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED7                                                     0x26bd\n#define mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED7_BASE_IDX                                            2\n#define mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED8                                                     0x26be\n#define mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED8_BASE_IDX                                            2\n#define mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED9                                                     0x26bf\n#define mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED9_BASE_IDX                                            2\n#define mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED10                                                    0x26c0\n#define mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED10_BASE_IDX                                           2\n#define mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED11                                                    0x26c1\n#define mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED11_BASE_IDX                                           2\n#define mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED12                                                    0x26c2\n#define mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED12_BASE_IDX                                           2\n#define mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED13                                                    0x26c3\n#define mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED13_BASE_IDX                                           2\n#define mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED14                                                    0x26c4\n#define mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED14_BASE_IDX                                           2\n#define mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED15                                                    0x26c5\n#define mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED15_BASE_IDX                                           2\n#define mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED16                                                    0x26c6\n#define mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED16_BASE_IDX                                           2\n#define mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED17                                                    0x26c7\n#define mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED17_BASE_IDX                                           2\n#define mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED18                                                    0x26c8\n#define mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED18_BASE_IDX                                           2\n#define mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED19                                                    0x26c9\n#define mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED19_BASE_IDX                                           2\n#define mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED20                                                    0x26ca\n#define mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED20_BASE_IDX                                           2\n#define mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED21                                                    0x26cb\n#define mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED21_BASE_IDX                                           2\n#define mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED22                                                    0x26cc\n#define mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED22_BASE_IDX                                           2\n#define mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED23                                                    0x26cd\n#define mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED23_BASE_IDX                                           2\n#define mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED24                                                    0x26ce\n#define mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED24_BASE_IDX                                           2\n#define mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED25                                                    0x26cf\n#define mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED25_BASE_IDX                                           2\n#define mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED26                                                    0x26d0\n#define mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED26_BASE_IDX                                           2\n#define mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED27                                                    0x26d1\n#define mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED27_BASE_IDX                                           2\n#define mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED28                                                    0x26d2\n#define mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED28_BASE_IDX                                           2\n#define mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED29                                                    0x26d3\n#define mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED29_BASE_IDX                                           2\n#define mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED30                                                    0x26d4\n#define mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED30_BASE_IDX                                           2\n#define mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED31                                                    0x26d5\n#define mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED31_BASE_IDX                                           2\n#define mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED32                                                    0x26d6\n#define mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED32_BASE_IDX                                           2\n#define mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED33                                                    0x26d7\n#define mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED33_BASE_IDX                                           2\n#define mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED34                                                    0x26d8\n#define mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED34_BASE_IDX                                           2\n#define mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED35                                                    0x26d9\n#define mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED35_BASE_IDX                                           2\n#define mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED36                                                    0x26da\n#define mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED36_BASE_IDX                                           2\n#define mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED37                                                    0x26db\n#define mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED37_BASE_IDX                                           2\n#define mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED38                                                    0x26dc\n#define mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED38_BASE_IDX                                           2\n#define mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED39                                                    0x26dd\n#define mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED39_BASE_IDX                                           2\n#define mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED40                                                    0x26de\n#define mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED40_BASE_IDX                                           2\n#define mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED41                                                    0x26df\n#define mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED41_BASE_IDX                                           2\n#define mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED42                                                    0x26e0\n#define mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED42_BASE_IDX                                           2\n#define mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED43                                                    0x26e1\n#define mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED43_BASE_IDX                                           2\n#define mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED44                                                    0x26e2\n#define mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED44_BASE_IDX                                           2\n#define mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED45                                                    0x26e3\n#define mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED45_BASE_IDX                                           2\n#define mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED46                                                    0x26e4\n#define mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED46_BASE_IDX                                           2\n#define mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED47                                                    0x26e5\n#define mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED47_BASE_IDX                                           2\n#define mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED48                                                    0x26e6\n#define mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED48_BASE_IDX                                           2\n#define mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED49                                                    0x26e7\n#define mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED49_BASE_IDX                                           2\n#define mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED50                                                    0x26e8\n#define mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED50_BASE_IDX                                           2\n#define mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED51                                                    0x26e9\n#define mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED51_BASE_IDX                                           2\n#define mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED52                                                    0x26ea\n#define mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED52_BASE_IDX                                           2\n#define mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED53                                                    0x26eb\n#define mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED53_BASE_IDX                                           2\n#define mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED54                                                    0x26ec\n#define mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED54_BASE_IDX                                           2\n#define mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED55                                                    0x26ed\n#define mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED55_BASE_IDX                                           2\n#define mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED56                                                    0x26ee\n#define mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED56_BASE_IDX                                           2\n#define mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED57                                                    0x26ef\n#define mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED57_BASE_IDX                                           2\n#define mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED58                                                    0x26f0\n#define mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED58_BASE_IDX                                           2\n#define mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED59                                                    0x26f1\n#define mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED59_BASE_IDX                                           2\n#define mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED60                                                    0x26f2\n#define mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED60_BASE_IDX                                           2\n#define mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED61                                                    0x26f3\n#define mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED61_BASE_IDX                                           2\n#define mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED62                                                    0x26f4\n#define mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED62_BASE_IDX                                           2\n#define mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED63                                                    0x26f5\n#define mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED63_BASE_IDX                                           2\n#define mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED64                                                    0x26f6\n#define mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED64_BASE_IDX                                           2\n#define mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED65                                                    0x26f7\n#define mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED65_BASE_IDX                                           2\n#define mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED66                                                    0x26f8\n#define mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED66_BASE_IDX                                           2\n#define mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED67                                                    0x26f9\n#define mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED67_BASE_IDX                                           2\n#define mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED68                                                    0x26fa\n#define mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED68_BASE_IDX                                           2\n#define mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED69                                                    0x26fb\n#define mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED69_BASE_IDX                                           2\n#define mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED70                                                    0x26fc\n#define mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED70_BASE_IDX                                           2\n#define mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED71                                                    0x26fd\n#define mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED71_BASE_IDX                                           2\n#define mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED72                                                    0x26fe\n#define mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED72_BASE_IDX                                           2\n#define mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED73                                                    0x26ff\n#define mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED73_BASE_IDX                                           2\n#define mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED74                                                    0x2700\n#define mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED74_BASE_IDX                                           2\n#define mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED75                                                    0x2701\n#define mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED75_BASE_IDX                                           2\n#define mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED76                                                    0x2702\n#define mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED76_BASE_IDX                                           2\n#define mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED77                                                    0x2703\n#define mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED77_BASE_IDX                                           2\n#define mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED78                                                    0x2704\n#define mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED78_BASE_IDX                                           2\n#define mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED79                                                    0x2705\n#define mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED79_BASE_IDX                                           2\n#define mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED80                                                    0x2706\n#define mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED80_BASE_IDX                                           2\n#define mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED81                                                    0x2707\n#define mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED81_BASE_IDX                                           2\n#define mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED82                                                    0x2708\n#define mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED82_BASE_IDX                                           2\n#define mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED83                                                    0x2709\n#define mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED83_BASE_IDX                                           2\n#define mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED84                                                    0x270a\n#define mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED84_BASE_IDX                                           2\n#define mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED85                                                    0x270b\n#define mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED85_BASE_IDX                                           2\n#define mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED86                                                    0x270c\n#define mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED86_BASE_IDX                                           2\n#define mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED87                                                    0x270d\n#define mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED87_BASE_IDX                                           2\n#define mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED88                                                    0x270e\n#define mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED88_BASE_IDX                                           2\n#define mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED89                                                    0x270f\n#define mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED89_BASE_IDX                                           2\n#define mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED90                                                    0x2710\n#define mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED90_BASE_IDX                                           2\n#define mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED91                                                    0x2711\n#define mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED91_BASE_IDX                                           2\n#define mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED92                                                    0x2712\n#define mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED92_BASE_IDX                                           2\n#define mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED93                                                    0x2713\n#define mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED93_BASE_IDX                                           2\n#define mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED94                                                    0x2714\n#define mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED94_BASE_IDX                                           2\n#define mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED95                                                    0x2715\n#define mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED95_BASE_IDX                                           2\n#define mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED96                                                    0x2716\n#define mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED96_BASE_IDX                                           2\n#define mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED97                                                    0x2717\n#define mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED97_BASE_IDX                                           2\n#define mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED98                                                    0x2718\n#define mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED98_BASE_IDX                                           2\n#define mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED99                                                    0x2719\n#define mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED99_BASE_IDX                                           2\n#define mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED100                                                   0x271a\n#define mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED100_BASE_IDX                                          2\n#define mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED101                                                   0x271b\n#define mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED101_BASE_IDX                                          2\n#define mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED102                                                   0x271c\n#define mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED102_BASE_IDX                                          2\n#define mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED103                                                   0x271d\n#define mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED103_BASE_IDX                                          2\n#define mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED104                                                   0x271e\n#define mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED104_BASE_IDX                                          2\n#define mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED105                                                   0x271f\n#define mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED105_BASE_IDX                                          2\n#define mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED106                                                   0x2720\n#define mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED106_BASE_IDX                                          2\n#define mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED107                                                   0x2721\n#define mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED107_BASE_IDX                                          2\n#define mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED108                                                   0x2722\n#define mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED108_BASE_IDX                                          2\n#define mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED109                                                   0x2723\n#define mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED109_BASE_IDX                                          2\n#define mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED110                                                   0x2724\n#define mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED110_BASE_IDX                                          2\n#define mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED111                                                   0x2725\n#define mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED111_BASE_IDX                                          2\n#define mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED112                                                   0x2726\n#define mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED112_BASE_IDX                                          2\n#define mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED113                                                   0x2727\n#define mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED113_BASE_IDX                                          2\n#define mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED114                                                   0x2728\n#define mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED114_BASE_IDX                                          2\n#define mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED115                                                   0x2729\n#define mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED115_BASE_IDX                                          2\n#define mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED116                                                   0x272a\n#define mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED116_BASE_IDX                                          2\n#define mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED117                                                   0x272b\n#define mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED117_BASE_IDX                                          2\n#define mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED118                                                   0x272c\n#define mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED118_BASE_IDX                                          2\n#define mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED119                                                   0x272d\n#define mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED119_BASE_IDX                                          2\n#define mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED120                                                   0x272e\n#define mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED120_BASE_IDX                                          2\n#define mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED121                                                   0x272f\n#define mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED121_BASE_IDX                                          2\n#define mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED122                                                   0x2730\n#define mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED122_BASE_IDX                                          2\n#define mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED123                                                   0x2731\n#define mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED123_BASE_IDX                                          2\n#define mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED124                                                   0x2732\n#define mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED124_BASE_IDX                                          2\n#define mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED125                                                   0x2733\n#define mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED125_BASE_IDX                                          2\n#define mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED126                                                   0x2734\n#define mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED126_BASE_IDX                                          2\n#define mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED127                                                   0x2735\n#define mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED127_BASE_IDX                                          2\n#define mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED128                                                   0x2736\n#define mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED128_BASE_IDX                                          2\n#define mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED129                                                   0x2737\n#define mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED129_BASE_IDX                                          2\n#define mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED130                                                   0x2738\n#define mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED130_BASE_IDX                                          2\n#define mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED131                                                   0x2739\n#define mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED131_BASE_IDX                                          2\n#define mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED132                                                   0x273a\n#define mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED132_BASE_IDX                                          2\n#define mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED133                                                   0x273b\n#define mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED133_BASE_IDX                                          2\n#define mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED134                                                   0x273c\n#define mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED134_BASE_IDX                                          2\n#define mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED135                                                   0x273d\n#define mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED135_BASE_IDX                                          2\n#define mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED136                                                   0x273e\n#define mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED136_BASE_IDX                                          2\n#define mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED137                                                   0x273f\n#define mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED137_BASE_IDX                                          2\n#define mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED138                                                   0x2740\n#define mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED138_BASE_IDX                                          2\n#define mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED139                                                   0x2741\n#define mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED139_BASE_IDX                                          2\n#define mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED140                                                   0x2742\n#define mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED140_BASE_IDX                                          2\n#define mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED141                                                   0x2743\n#define mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED141_BASE_IDX                                          2\n#define mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED142                                                   0x2744\n#define mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED142_BASE_IDX                                          2\n#define mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED143                                                   0x2745\n#define mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED143_BASE_IDX                                          2\n#define mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED144                                                   0x2746\n#define mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED144_BASE_IDX                                          2\n#define mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED145                                                   0x2747\n#define mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED145_BASE_IDX                                          2\n#define mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED146                                                   0x2748\n#define mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED146_BASE_IDX                                          2\n#define mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED147                                                   0x2749\n#define mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED147_BASE_IDX                                          2\n#define mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED148                                                   0x274a\n#define mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED148_BASE_IDX                                          2\n#define mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED149                                                   0x274b\n#define mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED149_BASE_IDX                                          2\n#define mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED150                                                   0x274c\n#define mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED150_BASE_IDX                                          2\n#define mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED151                                                   0x274d\n#define mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED151_BASE_IDX                                          2\n#define mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED152                                                   0x274e\n#define mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED152_BASE_IDX                                          2\n#define mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED153                                                   0x274f\n#define mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED153_BASE_IDX                                          2\n#define mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED154                                                   0x2750\n#define mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED154_BASE_IDX                                          2\n#define mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED155                                                   0x2751\n#define mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED155_BASE_IDX                                          2\n#define mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED156                                                   0x2752\n#define mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED156_BASE_IDX                                          2\n#define mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED157                                                   0x2753\n#define mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED157_BASE_IDX                                          2\n#define mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED158                                                   0x2754\n#define mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED158_BASE_IDX                                          2\n#define mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED159                                                   0x2755\n#define mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED159_BASE_IDX                                          2\n\n\n\n\n#define mmDC_COMBOPHYCMREGS8_COMMON_FUSE1                                                              0x26b6\n#define mmDC_COMBOPHYCMREGS8_COMMON_FUSE1_BASE_IDX                                                     2\n#define mmDC_COMBOPHYCMREGS8_COMMON_FUSE2                                                              0x26b7\n#define mmDC_COMBOPHYCMREGS8_COMMON_FUSE2_BASE_IDX                                                     2\n#define mmDC_COMBOPHYCMREGS8_COMMON_FUSE3                                                              0x26b8\n#define mmDC_COMBOPHYCMREGS8_COMMON_FUSE3_BASE_IDX                                                     2\n#define mmDC_COMBOPHYCMREGS8_COMMON_MAR_DEEMPH_NOM                                                     0x26b9\n#define mmDC_COMBOPHYCMREGS8_COMMON_MAR_DEEMPH_NOM_BASE_IDX                                            2\n#define mmDC_COMBOPHYCMREGS8_COMMON_LANE_PWRMGMT                                                       0x26ba\n#define mmDC_COMBOPHYCMREGS8_COMMON_LANE_PWRMGMT_BASE_IDX                                              2\n#define mmDC_COMBOPHYCMREGS8_COMMON_TXCNTRL                                                            0x26bb\n#define mmDC_COMBOPHYCMREGS8_COMMON_TXCNTRL_BASE_IDX                                                   2\n#define mmDC_COMBOPHYCMREGS8_COMMON_TMDP                                                               0x26bc\n#define mmDC_COMBOPHYCMREGS8_COMMON_TMDP_BASE_IDX                                                      2\n#define mmDC_COMBOPHYCMREGS8_COMMON_LANE_RESETS                                                        0x26bd\n#define mmDC_COMBOPHYCMREGS8_COMMON_LANE_RESETS_BASE_IDX                                               2\n#define mmDC_COMBOPHYCMREGS8_COMMON_ZCALCODE_CTRL                                                      0x26be\n#define mmDC_COMBOPHYCMREGS8_COMMON_ZCALCODE_CTRL_BASE_IDX                                             2\n#define mmDC_COMBOPHYCMREGS8_COMMON_DISP_RFU1                                                          0x26bf\n#define mmDC_COMBOPHYCMREGS8_COMMON_DISP_RFU1_BASE_IDX                                                 2\n#define mmDC_COMBOPHYCMREGS8_COMMON_DISP_RFU2                                                          0x26c0\n#define mmDC_COMBOPHYCMREGS8_COMMON_DISP_RFU2_BASE_IDX                                                 2\n#define mmDC_COMBOPHYCMREGS8_COMMON_DISP_RFU3                                                          0x26c1\n#define mmDC_COMBOPHYCMREGS8_COMMON_DISP_RFU3_BASE_IDX                                                 2\n#define mmDC_COMBOPHYCMREGS8_COMMON_DISP_RFU4                                                          0x26c2\n#define mmDC_COMBOPHYCMREGS8_COMMON_DISP_RFU4_BASE_IDX                                                 2\n#define mmDC_COMBOPHYCMREGS8_COMMON_DISP_RFU5                                                          0x26c3\n#define mmDC_COMBOPHYCMREGS8_COMMON_DISP_RFU5_BASE_IDX                                                 2\n#define mmDC_COMBOPHYCMREGS8_COMMON_DISP_RFU6                                                          0x26c4\n#define mmDC_COMBOPHYCMREGS8_COMMON_DISP_RFU6_BASE_IDX                                                 2\n#define mmDC_COMBOPHYCMREGS8_COMMON_DISP_RFU7                                                          0x26c5\n#define mmDC_COMBOPHYCMREGS8_COMMON_DISP_RFU7_BASE_IDX                                                 2\n\n\n\n\n#define mmDC_COMBOPHYTXREGS8_CMD_BUS_TX_CONTROL_LANE0                                                  0x26d6\n#define mmDC_COMBOPHYTXREGS8_CMD_BUS_TX_CONTROL_LANE0_BASE_IDX                                         2\n#define mmDC_COMBOPHYTXREGS8_MARGIN_DEEMPH_LANE0                                                       0x26d7\n#define mmDC_COMBOPHYTXREGS8_MARGIN_DEEMPH_LANE0_BASE_IDX                                              2\n#define mmDC_COMBOPHYTXREGS8_CMD_BUS_GLOBAL_FOR_TX_LANE0                                               0x26d8\n#define mmDC_COMBOPHYTXREGS8_CMD_BUS_GLOBAL_FOR_TX_LANE0_BASE_IDX                                      2\n#define mmDC_COMBOPHYTXREGS8_TX_DISP_RFU0_LANE0                                                        0x26d9\n#define mmDC_COMBOPHYTXREGS8_TX_DISP_RFU0_LANE0_BASE_IDX                                               2\n#define mmDC_COMBOPHYTXREGS8_TX_DISP_RFU1_LANE0                                                        0x26da\n#define mmDC_COMBOPHYTXREGS8_TX_DISP_RFU1_LANE0_BASE_IDX                                               2\n#define mmDC_COMBOPHYTXREGS8_TX_DISP_RFU2_LANE0                                                        0x26db\n#define mmDC_COMBOPHYTXREGS8_TX_DISP_RFU2_LANE0_BASE_IDX                                               2\n#define mmDC_COMBOPHYTXREGS8_TX_DISP_RFU3_LANE0                                                        0x26dc\n#define mmDC_COMBOPHYTXREGS8_TX_DISP_RFU3_LANE0_BASE_IDX                                               2\n#define mmDC_COMBOPHYTXREGS8_TX_DISP_RFU4_LANE0                                                        0x26dd\n#define mmDC_COMBOPHYTXREGS8_TX_DISP_RFU4_LANE0_BASE_IDX                                               2\n#define mmDC_COMBOPHYTXREGS8_TX_DISP_RFU5_LANE0                                                        0x26de\n#define mmDC_COMBOPHYTXREGS8_TX_DISP_RFU5_LANE0_BASE_IDX                                               2\n#define mmDC_COMBOPHYTXREGS8_TX_DISP_RFU6_LANE0                                                        0x26df\n#define mmDC_COMBOPHYTXREGS8_TX_DISP_RFU6_LANE0_BASE_IDX                                               2\n#define mmDC_COMBOPHYTXREGS8_TX_DISP_RFU7_LANE0                                                        0x26e0\n#define mmDC_COMBOPHYTXREGS8_TX_DISP_RFU7_LANE0_BASE_IDX                                               2\n#define mmDC_COMBOPHYTXREGS8_TX_DISP_RFU8_LANE0                                                        0x26e1\n#define mmDC_COMBOPHYTXREGS8_TX_DISP_RFU8_LANE0_BASE_IDX                                               2\n#define mmDC_COMBOPHYTXREGS8_TX_DISP_RFU9_LANE0                                                        0x26e2\n#define mmDC_COMBOPHYTXREGS8_TX_DISP_RFU9_LANE0_BASE_IDX                                               2\n#define mmDC_COMBOPHYTXREGS8_TX_DISP_RFU10_LANE0                                                       0x26e3\n#define mmDC_COMBOPHYTXREGS8_TX_DISP_RFU10_LANE0_BASE_IDX                                              2\n#define mmDC_COMBOPHYTXREGS8_TX_DISP_RFU11_LANE0                                                       0x26e4\n#define mmDC_COMBOPHYTXREGS8_TX_DISP_RFU11_LANE0_BASE_IDX                                              2\n#define mmDC_COMBOPHYTXREGS8_TX_DISP_RFU12_LANE0                                                       0x26e5\n#define mmDC_COMBOPHYTXREGS8_TX_DISP_RFU12_LANE0_BASE_IDX                                              2\n#define mmDC_COMBOPHYTXREGS8_CMD_BUS_TX_CONTROL_LANE1                                                  0x26e6\n#define mmDC_COMBOPHYTXREGS8_CMD_BUS_TX_CONTROL_LANE1_BASE_IDX                                         2\n#define mmDC_COMBOPHYTXREGS8_MARGIN_DEEMPH_LANE1                                                       0x26e7\n#define mmDC_COMBOPHYTXREGS8_MARGIN_DEEMPH_LANE1_BASE_IDX                                              2\n#define mmDC_COMBOPHYTXREGS8_CMD_BUS_GLOBAL_FOR_TX_LANE1                                               0x26e8\n#define mmDC_COMBOPHYTXREGS8_CMD_BUS_GLOBAL_FOR_TX_LANE1_BASE_IDX                                      2\n#define mmDC_COMBOPHYTXREGS8_TX_DISP_RFU0_LANE1                                                        0x26e9\n#define mmDC_COMBOPHYTXREGS8_TX_DISP_RFU0_LANE1_BASE_IDX                                               2\n#define mmDC_COMBOPHYTXREGS8_TX_DISP_RFU1_LANE1                                                        0x26ea\n#define mmDC_COMBOPHYTXREGS8_TX_DISP_RFU1_LANE1_BASE_IDX                                               2\n#define mmDC_COMBOPHYTXREGS8_TX_DISP_RFU2_LANE1                                                        0x26eb\n#define mmDC_COMBOPHYTXREGS8_TX_DISP_RFU2_LANE1_BASE_IDX                                               2\n#define mmDC_COMBOPHYTXREGS8_TX_DISP_RFU3_LANE1                                                        0x26ec\n#define mmDC_COMBOPHYTXREGS8_TX_DISP_RFU3_LANE1_BASE_IDX                                               2\n#define mmDC_COMBOPHYTXREGS8_TX_DISP_RFU4_LANE1                                                        0x26ed\n#define mmDC_COMBOPHYTXREGS8_TX_DISP_RFU4_LANE1_BASE_IDX                                               2\n#define mmDC_COMBOPHYTXREGS8_TX_DISP_RFU5_LANE1                                                        0x26ee\n#define mmDC_COMBOPHYTXREGS8_TX_DISP_RFU5_LANE1_BASE_IDX                                               2\n#define mmDC_COMBOPHYTXREGS8_TX_DISP_RFU6_LANE1                                                        0x26ef\n#define mmDC_COMBOPHYTXREGS8_TX_DISP_RFU6_LANE1_BASE_IDX                                               2\n#define mmDC_COMBOPHYTXREGS8_TX_DISP_RFU7_LANE1                                                        0x26f0\n#define mmDC_COMBOPHYTXREGS8_TX_DISP_RFU7_LANE1_BASE_IDX                                               2\n#define mmDC_COMBOPHYTXREGS8_TX_DISP_RFU8_LANE1                                                        0x26f1\n#define mmDC_COMBOPHYTXREGS8_TX_DISP_RFU8_LANE1_BASE_IDX                                               2\n#define mmDC_COMBOPHYTXREGS8_TX_DISP_RFU9_LANE1                                                        0x26f2\n#define mmDC_COMBOPHYTXREGS8_TX_DISP_RFU9_LANE1_BASE_IDX                                               2\n#define mmDC_COMBOPHYTXREGS8_TX_DISP_RFU10_LANE1                                                       0x26f3\n#define mmDC_COMBOPHYTXREGS8_TX_DISP_RFU10_LANE1_BASE_IDX                                              2\n#define mmDC_COMBOPHYTXREGS8_TX_DISP_RFU11_LANE1                                                       0x26f4\n#define mmDC_COMBOPHYTXREGS8_TX_DISP_RFU11_LANE1_BASE_IDX                                              2\n#define mmDC_COMBOPHYTXREGS8_TX_DISP_RFU12_LANE1                                                       0x26f5\n#define mmDC_COMBOPHYTXREGS8_TX_DISP_RFU12_LANE1_BASE_IDX                                              2\n#define mmDC_COMBOPHYTXREGS8_CMD_BUS_TX_CONTROL_LANE2                                                  0x26f6\n#define mmDC_COMBOPHYTXREGS8_CMD_BUS_TX_CONTROL_LANE2_BASE_IDX                                         2\n#define mmDC_COMBOPHYTXREGS8_MARGIN_DEEMPH_LANE2                                                       0x26f7\n#define mmDC_COMBOPHYTXREGS8_MARGIN_DEEMPH_LANE2_BASE_IDX                                              2\n#define mmDC_COMBOPHYTXREGS8_CMD_BUS_GLOBAL_FOR_TX_LANE2                                               0x26f8\n#define mmDC_COMBOPHYTXREGS8_CMD_BUS_GLOBAL_FOR_TX_LANE2_BASE_IDX                                      2\n#define mmDC_COMBOPHYTXREGS8_TX_DISP_RFU0_LANE2                                                        0x26f9\n#define mmDC_COMBOPHYTXREGS8_TX_DISP_RFU0_LANE2_BASE_IDX                                               2\n#define mmDC_COMBOPHYTXREGS8_TX_DISP_RFU1_LANE2                                                        0x26fa\n#define mmDC_COMBOPHYTXREGS8_TX_DISP_RFU1_LANE2_BASE_IDX                                               2\n#define mmDC_COMBOPHYTXREGS8_TX_DISP_RFU2_LANE2                                                        0x26fb\n#define mmDC_COMBOPHYTXREGS8_TX_DISP_RFU2_LANE2_BASE_IDX                                               2\n#define mmDC_COMBOPHYTXREGS8_TX_DISP_RFU3_LANE2                                                        0x26fc\n#define mmDC_COMBOPHYTXREGS8_TX_DISP_RFU3_LANE2_BASE_IDX                                               2\n#define mmDC_COMBOPHYTXREGS8_TX_DISP_RFU4_LANE2                                                        0x26fd\n#define mmDC_COMBOPHYTXREGS8_TX_DISP_RFU4_LANE2_BASE_IDX                                               2\n#define mmDC_COMBOPHYTXREGS8_TX_DISP_RFU5_LANE2                                                        0x26fe\n#define mmDC_COMBOPHYTXREGS8_TX_DISP_RFU5_LANE2_BASE_IDX                                               2\n#define mmDC_COMBOPHYTXREGS8_TX_DISP_RFU6_LANE2                                                        0x26ff\n#define mmDC_COMBOPHYTXREGS8_TX_DISP_RFU6_LANE2_BASE_IDX                                               2\n#define mmDC_COMBOPHYTXREGS8_TX_DISP_RFU7_LANE2                                                        0x2700\n#define mmDC_COMBOPHYTXREGS8_TX_DISP_RFU7_LANE2_BASE_IDX                                               2\n#define mmDC_COMBOPHYTXREGS8_TX_DISP_RFU8_LANE2                                                        0x2701\n#define mmDC_COMBOPHYTXREGS8_TX_DISP_RFU8_LANE2_BASE_IDX                                               2\n#define mmDC_COMBOPHYTXREGS8_TX_DISP_RFU9_LANE2                                                        0x2702\n#define mmDC_COMBOPHYTXREGS8_TX_DISP_RFU9_LANE2_BASE_IDX                                               2\n#define mmDC_COMBOPHYTXREGS8_TX_DISP_RFU10_LANE2                                                       0x2703\n#define mmDC_COMBOPHYTXREGS8_TX_DISP_RFU10_LANE2_BASE_IDX                                              2\n#define mmDC_COMBOPHYTXREGS8_TX_DISP_RFU11_LANE2                                                       0x2704\n#define mmDC_COMBOPHYTXREGS8_TX_DISP_RFU11_LANE2_BASE_IDX                                              2\n#define mmDC_COMBOPHYTXREGS8_TX_DISP_RFU12_LANE2                                                       0x2705\n#define mmDC_COMBOPHYTXREGS8_TX_DISP_RFU12_LANE2_BASE_IDX                                              2\n#define mmDC_COMBOPHYTXREGS8_CMD_BUS_TX_CONTROL_LANE3                                                  0x2706\n#define mmDC_COMBOPHYTXREGS8_CMD_BUS_TX_CONTROL_LANE3_BASE_IDX                                         2\n#define mmDC_COMBOPHYTXREGS8_MARGIN_DEEMPH_LANE3                                                       0x2707\n#define mmDC_COMBOPHYTXREGS8_MARGIN_DEEMPH_LANE3_BASE_IDX                                              2\n#define mmDC_COMBOPHYTXREGS8_CMD_BUS_GLOBAL_FOR_TX_LANE3                                               0x2708\n#define mmDC_COMBOPHYTXREGS8_CMD_BUS_GLOBAL_FOR_TX_LANE3_BASE_IDX                                      2\n#define mmDC_COMBOPHYTXREGS8_TX_DISP_RFU0_LANE3                                                        0x2709\n#define mmDC_COMBOPHYTXREGS8_TX_DISP_RFU0_LANE3_BASE_IDX                                               2\n#define mmDC_COMBOPHYTXREGS8_TX_DISP_RFU1_LANE3                                                        0x270a\n#define mmDC_COMBOPHYTXREGS8_TX_DISP_RFU1_LANE3_BASE_IDX                                               2\n#define mmDC_COMBOPHYTXREGS8_TX_DISP_RFU2_LANE3                                                        0x270b\n#define mmDC_COMBOPHYTXREGS8_TX_DISP_RFU2_LANE3_BASE_IDX                                               2\n#define mmDC_COMBOPHYTXREGS8_TX_DISP_RFU3_LANE3                                                        0x270c\n#define mmDC_COMBOPHYTXREGS8_TX_DISP_RFU3_LANE3_BASE_IDX                                               2\n#define mmDC_COMBOPHYTXREGS8_TX_DISP_RFU4_LANE3                                                        0x270d\n#define mmDC_COMBOPHYTXREGS8_TX_DISP_RFU4_LANE3_BASE_IDX                                               2\n#define mmDC_COMBOPHYTXREGS8_TX_DISP_RFU5_LANE3                                                        0x270e\n#define mmDC_COMBOPHYTXREGS8_TX_DISP_RFU5_LANE3_BASE_IDX                                               2\n#define mmDC_COMBOPHYTXREGS8_TX_DISP_RFU6_LANE3                                                        0x270f\n#define mmDC_COMBOPHYTXREGS8_TX_DISP_RFU6_LANE3_BASE_IDX                                               2\n#define mmDC_COMBOPHYTXREGS8_TX_DISP_RFU7_LANE3                                                        0x2710\n#define mmDC_COMBOPHYTXREGS8_TX_DISP_RFU7_LANE3_BASE_IDX                                               2\n#define mmDC_COMBOPHYTXREGS8_TX_DISP_RFU8_LANE3                                                        0x2711\n#define mmDC_COMBOPHYTXREGS8_TX_DISP_RFU8_LANE3_BASE_IDX                                               2\n#define mmDC_COMBOPHYTXREGS8_TX_DISP_RFU9_LANE3                                                        0x2712\n#define mmDC_COMBOPHYTXREGS8_TX_DISP_RFU9_LANE3_BASE_IDX                                               2\n#define mmDC_COMBOPHYTXREGS8_TX_DISP_RFU10_LANE3                                                       0x2713\n#define mmDC_COMBOPHYTXREGS8_TX_DISP_RFU10_LANE3_BASE_IDX                                              2\n#define mmDC_COMBOPHYTXREGS8_TX_DISP_RFU11_LANE3                                                       0x2714\n#define mmDC_COMBOPHYTXREGS8_TX_DISP_RFU11_LANE3_BASE_IDX                                              2\n#define mmDC_COMBOPHYTXREGS8_TX_DISP_RFU12_LANE3                                                       0x2715\n#define mmDC_COMBOPHYTXREGS8_TX_DISP_RFU12_LANE3_BASE_IDX                                              2\n\n\n\n\n#define mmDC_COMBOPHYPLLREGS8_FREQ_CTRL0                                                               0x2716\n#define mmDC_COMBOPHYPLLREGS8_FREQ_CTRL0_BASE_IDX                                                      2\n#define mmDC_COMBOPHYPLLREGS8_FREQ_CTRL1                                                               0x2717\n#define mmDC_COMBOPHYPLLREGS8_FREQ_CTRL1_BASE_IDX                                                      2\n#define mmDC_COMBOPHYPLLREGS8_FREQ_CTRL2                                                               0x2718\n#define mmDC_COMBOPHYPLLREGS8_FREQ_CTRL2_BASE_IDX                                                      2\n#define mmDC_COMBOPHYPLLREGS8_FREQ_CTRL3                                                               0x2719\n#define mmDC_COMBOPHYPLLREGS8_FREQ_CTRL3_BASE_IDX                                                      2\n#define mmDC_COMBOPHYPLLREGS8_BW_CTRL_COARSE                                                           0x271a\n#define mmDC_COMBOPHYPLLREGS8_BW_CTRL_COARSE_BASE_IDX                                                  2\n#define mmDC_COMBOPHYPLLREGS8_BW_CTRL_FINE                                                             0x271b\n#define mmDC_COMBOPHYPLLREGS8_BW_CTRL_FINE_BASE_IDX                                                    2\n#define mmDC_COMBOPHYPLLREGS8_CAL_CTRL                                                                 0x271c\n#define mmDC_COMBOPHYPLLREGS8_CAL_CTRL_BASE_IDX                                                        2\n#define mmDC_COMBOPHYPLLREGS8_LOOP_CTRL                                                                0x271d\n#define mmDC_COMBOPHYPLLREGS8_LOOP_CTRL_BASE_IDX                                                       2\n#define mmDC_COMBOPHYPLLREGS8_VREG_CFG                                                                 0x271f\n#define mmDC_COMBOPHYPLLREGS8_VREG_CFG_BASE_IDX                                                        2\n#define mmDC_COMBOPHYPLLREGS8_OBSERVE0                                                                 0x2720\n#define mmDC_COMBOPHYPLLREGS8_OBSERVE0_BASE_IDX                                                        2\n#define mmDC_COMBOPHYPLLREGS8_OBSERVE1                                                                 0x2721\n#define mmDC_COMBOPHYPLLREGS8_OBSERVE1_BASE_IDX                                                        2\n#define mmDC_COMBOPHYPLLREGS8_DFT_OUT                                                                  0x2722\n#define mmDC_COMBOPHYPLLREGS8_DFT_OUT_BASE_IDX                                                         2\n\n\n\n\n#define mmDSI0_DISP_DSI_CTRL                                                                           0x27be\n#define mmDSI0_DISP_DSI_CTRL_BASE_IDX                                                                  2\n#define mmDSI0_DISP_DSI_STATUS                                                                         0x27bf\n#define mmDSI0_DISP_DSI_STATUS_BASE_IDX                                                                2\n#define mmDSI0_DISP_DSI_VIDEO_MODE_CTRL                                                                0x27c0\n#define mmDSI0_DISP_DSI_VIDEO_MODE_CTRL_BASE_IDX                                                       2\n#define mmDSI0_DISP_DSI_VIDEO_MODE_SYNC_DATATYPE                                                       0x27c1\n#define mmDSI0_DISP_DSI_VIDEO_MODE_SYNC_DATATYPE_BASE_IDX                                              2\n#define mmDSI0_DISP_DSI_VIDEO_MODE_VSYNC_PAYLOAD                                                       0x27c2\n#define mmDSI0_DISP_DSI_VIDEO_MODE_VSYNC_PAYLOAD_BASE_IDX                                              2\n#define mmDSI0_DISP_DSI_VIDEO_MODE_HSYNC_PAYLOAD                                                       0x27c3\n#define mmDSI0_DISP_DSI_VIDEO_MODE_HSYNC_PAYLOAD_BASE_IDX                                              2\n#define mmDSI0_DISP_DSI_VIDEO_MODE_PIXEL_DATATYPE                                                      0x27c4\n#define mmDSI0_DISP_DSI_VIDEO_MODE_PIXEL_DATATYPE_BASE_IDX                                             2\n#define mmDSI0_DISP_DSI_VIDEO_MODE_BLANKING_DATATYPE                                                   0x27c5\n#define mmDSI0_DISP_DSI_VIDEO_MODE_BLANKING_DATATYPE_BASE_IDX                                          2\n#define mmDSI0_DISP_DSI_VIDEO_MODE_DATA_CTRL                                                           0x27c6\n#define mmDSI0_DISP_DSI_VIDEO_MODE_DATA_CTRL_BASE_IDX                                                  2\n#define mmDSI0_DISP_DSI_COMMAND_MODE_CTRL                                                              0x27c7\n#define mmDSI0_DISP_DSI_COMMAND_MODE_CTRL_BASE_IDX                                                     2\n#define mmDSI0_DISP_DSI_COMMAND_MODE_DATA_CTRL                                                         0x27c8\n#define mmDSI0_DISP_DSI_COMMAND_MODE_DATA_CTRL_BASE_IDX                                                2\n#define mmDSI0_DISP_DSI_COMMAND_MODE_DCS_CMD_CTRL                                                      0x27c9\n#define mmDSI0_DISP_DSI_COMMAND_MODE_DCS_CMD_CTRL_BASE_IDX                                             2\n#define mmDSI0_DISP_DSI_DMA_CMD_OFFSET                                                                 0x27ca\n#define mmDSI0_DISP_DSI_DMA_CMD_OFFSET_BASE_IDX                                                        2\n#define mmDSI0_DISP_DSI_DMA_CMD_LENGTH                                                                 0x27cb\n#define mmDSI0_DISP_DSI_DMA_CMD_LENGTH_BASE_IDX                                                        2\n#define mmDSI0_DISP_DSI_DMA_DATA_OFFSET_0                                                              0x27cc\n#define mmDSI0_DISP_DSI_DMA_DATA_OFFSET_0_BASE_IDX                                                     2\n#define mmDSI0_DISP_DSI_DMA_DATA_OFFSET_1                                                              0x27cd\n#define mmDSI0_DISP_DSI_DMA_DATA_OFFSET_1_BASE_IDX                                                     2\n#define mmDSI0_DISP_DSI_DMA_DATA_PITCH                                                                 0x27ce\n#define mmDSI0_DISP_DSI_DMA_DATA_PITCH_BASE_IDX                                                        2\n#define mmDSI0_DISP_DSI_DMA_DATA_WIDTH                                                                 0x27cf\n#define mmDSI0_DISP_DSI_DMA_DATA_WIDTH_BASE_IDX                                                        2\n#define mmDSI0_DISP_DSI_DMA_DATA_HEIGHT                                                                0x27d0\n#define mmDSI0_DISP_DSI_DMA_DATA_HEIGHT_BASE_IDX                                                       2\n#define mmDSI0_DISP_DSI_DMA_FIFO_CTRL                                                                  0x27d1\n#define mmDSI0_DISP_DSI_DMA_FIFO_CTRL_BASE_IDX                                                         2\n#define mmDSI0_DISP_DSI_DMA_NULL_PACKET_DATA                                                           0x27d2\n#define mmDSI0_DISP_DSI_DMA_NULL_PACKET_DATA_BASE_IDX                                                  2\n#define mmDSI0_DISP_DSI_DENG_DATA_LENGTH                                                               0x27d3\n#define mmDSI0_DISP_DSI_DENG_DATA_LENGTH_BASE_IDX                                                      2\n#define mmDSI0_DISP_DSI_ACK_ERROR_REPORT                                                               0x27d4\n#define mmDSI0_DISP_DSI_ACK_ERROR_REPORT_BASE_IDX                                                      2\n#define mmDSI0_DISP_DSI_RDBK_DATA0                                                                     0x27d5\n#define mmDSI0_DISP_DSI_RDBK_DATA0_BASE_IDX                                                            2\n#define mmDSI0_DISP_DSI_RDBK_DATA1                                                                     0x27d6\n#define mmDSI0_DISP_DSI_RDBK_DATA1_BASE_IDX                                                            2\n#define mmDSI0_DISP_DSI_RDBK_DATA2                                                                     0x27d7\n#define mmDSI0_DISP_DSI_RDBK_DATA2_BASE_IDX                                                            2\n#define mmDSI0_DISP_DSI_RDBK_DATA3                                                                     0x27d8\n#define mmDSI0_DISP_DSI_RDBK_DATA3_BASE_IDX                                                            2\n#define mmDSI0_DISP_DSI_RDBK_DATATYPE0                                                                 0x27d9\n#define mmDSI0_DISP_DSI_RDBK_DATATYPE0_BASE_IDX                                                        2\n#define mmDSI0_DISP_DSI_RDBK_DATATYPE1                                                                 0x27da\n#define mmDSI0_DISP_DSI_RDBK_DATATYPE1_BASE_IDX                                                        2\n#define mmDSI0_DISP_DSI_TRIG_CTRL                                                                      0x27db\n#define mmDSI0_DISP_DSI_TRIG_CTRL_BASE_IDX                                                             2\n#define mmDSI0_DISP_DSI_EXT_MUX                                                                        0x27dc\n#define mmDSI0_DISP_DSI_EXT_MUX_BASE_IDX                                                               2\n#define mmDSI0_DISP_DSI_EXT_TE_PULSE_DETECTION_CTRL                                                    0x27dd\n#define mmDSI0_DISP_DSI_EXT_TE_PULSE_DETECTION_CTRL_BASE_IDX                                           2\n#define mmDSI0_DISP_DSI_CMD_MODE_DMA_SW_TRIGGER                                                        0x27de\n#define mmDSI0_DISP_DSI_CMD_MODE_DMA_SW_TRIGGER_BASE_IDX                                               2\n#define mmDSI0_DISP_DSI_CMD_MODE_DENG_SW_TRIGGER                                                       0x27df\n#define mmDSI0_DISP_DSI_CMD_MODE_DENG_SW_TRIGGER_BASE_IDX                                              2\n#define mmDSI0_DISP_DSI_CMD_MODE_BTA_SW_TRIGGER                                                        0x27e0\n#define mmDSI0_DISP_DSI_CMD_MODE_BTA_SW_TRIGGER_BASE_IDX                                               2\n#define mmDSI0_DISP_DSI_RESET_SW_TRIGGER                                                               0x27e1\n#define mmDSI0_DISP_DSI_RESET_SW_TRIGGER_BASE_IDX                                                      2\n#define mmDSI0_DISP_DSI_EXT_RESET                                                                      0x27e2\n#define mmDSI0_DISP_DSI_EXT_RESET_BASE_IDX                                                             2\n#define mmDSI0_DISP_DSI_LANE_CRC_HS_MODE                                                               0x27e3\n#define mmDSI0_DISP_DSI_LANE_CRC_HS_MODE_BASE_IDX                                                      2\n#define mmDSI0_DISP_DSI_LANE_CRC_LP_MODE                                                               0x27e4\n#define mmDSI0_DISP_DSI_LANE_CRC_LP_MODE_BASE_IDX                                                      2\n#define mmDSI0_DISP_DSI_LANE_CRC_CTRL                                                                  0x27e5\n#define mmDSI0_DISP_DSI_LANE_CRC_CTRL_BASE_IDX                                                         2\n#define mmDSI0_DISP_DSI_PIXEL_CRC_CTRL                                                                 0x27e6\n#define mmDSI0_DISP_DSI_PIXEL_CRC_CTRL_BASE_IDX                                                        2\n#define mmDSI0_DISP_DSI_LANE_CTRL                                                                      0x27e7\n#define mmDSI0_DISP_DSI_LANE_CTRL_BASE_IDX                                                             2\n#define mmDSI0_DISP_DSI_DLN0_PHY_ERROR                                                                 0x27e8\n#define mmDSI0_DISP_DSI_DLN0_PHY_ERROR_BASE_IDX                                                        2\n#define mmDSI0_DISP_DSI_LP_TIMER_CTRL                                                                  0x27e9\n#define mmDSI0_DISP_DSI_LP_TIMER_CTRL_BASE_IDX                                                         2\n#define mmDSI0_DISP_DSI_HS_TIMER_CTRL                                                                  0x27ea\n#define mmDSI0_DISP_DSI_HS_TIMER_CTRL_BASE_IDX                                                         2\n#define mmDSI0_DISP_DSI_TIMEOUT_STATUS                                                                 0x27eb\n#define mmDSI0_DISP_DSI_TIMEOUT_STATUS_BASE_IDX                                                        2\n#define mmDSI0_DISP_DSI_PHY_CLK_TIMING_CTRL                                                            0x27ec\n#define mmDSI0_DISP_DSI_PHY_CLK_TIMING_CTRL_BASE_IDX                                                   2\n#define mmDSI0_DISP_DSI_PHY_CLK_TIMING_CTRL2                                                           0x27ed\n#define mmDSI0_DISP_DSI_PHY_CLK_TIMING_CTRL2_BASE_IDX                                                  2\n#define mmDSI0_DISP_DSI_EOT_PACKET                                                                     0x27ee\n#define mmDSI0_DISP_DSI_EOT_PACKET_BASE_IDX                                                            2\n#define mmDSI0_DISP_DSI_EOT_PACKET_CTRL                                                                0x27ef\n#define mmDSI0_DISP_DSI_EOT_PACKET_CTRL_BASE_IDX                                                       2\n#define mmDSI0_DISP_DSI_GENERIC_ESC_TX_TRIGGER                                                         0x27f0\n#define mmDSI0_DISP_DSI_GENERIC_ESC_TX_TRIGGER_BASE_IDX                                                2\n#define mmDSI0_DISP_DSI_MIPI_BIST_CTRL                                                                 0x27f1\n#define mmDSI0_DISP_DSI_MIPI_BIST_CTRL_BASE_IDX                                                        2\n#define mmDSI0_DISP_DSI_MIPI_BIST_FRAME_SIZE                                                           0x27f2\n#define mmDSI0_DISP_DSI_MIPI_BIST_FRAME_SIZE_BASE_IDX                                                  2\n#define mmDSI0_DISP_DSI_MIPI_BIST_BLOCK_SIZE                                                           0x27f3\n#define mmDSI0_DISP_DSI_MIPI_BIST_BLOCK_SIZE_BASE_IDX                                                  2\n#define mmDSI0_DISP_DSI_MIPI_BIST_FRAME_CONFIG                                                         0x27f4\n#define mmDSI0_DISP_DSI_MIPI_BIST_FRAME_CONFIG_BASE_IDX                                                2\n#define mmDSI0_DISP_DSI_MIPI_BIST_LSFR_CTRL                                                            0x27f5\n#define mmDSI0_DISP_DSI_MIPI_BIST_LSFR_CTRL_BASE_IDX                                                   2\n#define mmDSI0_DISP_DSI_MIPI_BIST_LSFR_INIT                                                            0x27f6\n#define mmDSI0_DISP_DSI_MIPI_BIST_LSFR_INIT_BASE_IDX                                                   2\n#define mmDSI0_DISP_DSI_MIPI_BIST_START                                                                0x27f7\n#define mmDSI0_DISP_DSI_MIPI_BIST_START_BASE_IDX                                                       2\n#define mmDSI0_DISP_DSI_MIPI_BIST_STATUS                                                               0x27f8\n#define mmDSI0_DISP_DSI_MIPI_BIST_STATUS_BASE_IDX                                                      2\n#define mmDSI0_DISP_DSI_ERROR_INTERRUPT_MASK                                                           0x27f9\n#define mmDSI0_DISP_DSI_ERROR_INTERRUPT_MASK_BASE_IDX                                                  2\n#define mmDSI0_DISP_DSI_INTERRUPT_CTRL                                                                 0x27fa\n#define mmDSI0_DISP_DSI_INTERRUPT_CTRL_BASE_IDX                                                        2\n#define mmDSI0_DISP_DSI_CLK_CTRL                                                                       0x27fb\n#define mmDSI0_DISP_DSI_CLK_CTRL_BASE_IDX                                                              2\n#define mmDSI0_DISP_DSI_CLK_STATUS                                                                     0x27fc\n#define mmDSI0_DISP_DSI_CLK_STATUS_BASE_IDX                                                            2\n#define mmDSI0_DISP_DSI_DENG_FIFO_STATUS                                                               0x27fd\n#define mmDSI0_DISP_DSI_DENG_FIFO_STATUS_BASE_IDX                                                      2\n#define mmDSI0_DISP_DSI_DENG_FIFO_CTRL                                                                 0x27fe\n#define mmDSI0_DISP_DSI_DENG_FIFO_CTRL_BASE_IDX                                                        2\n#define mmDSI0_DISP_DSI_CMD_FIFO_DATA                                                                  0x27ff\n#define mmDSI0_DISP_DSI_CMD_FIFO_DATA_BASE_IDX                                                         2\n#define mmDSI0_DISP_DSI_CMD_FIFO_CTRL                                                                  0x2800\n#define mmDSI0_DISP_DSI_CMD_FIFO_CTRL_BASE_IDX                                                         2\n#define mmDSI0_DISP_DSI_TE_CTRL                                                                        0x2801\n#define mmDSI0_DISP_DSI_TE_CTRL_BASE_IDX                                                               2\n#define mmDSI0_DISP_DSI_LANE_STATUS                                                                    0x2805\n#define mmDSI0_DISP_DSI_LANE_STATUS_BASE_IDX                                                           2\n#define mmDSI0_DISP_DSI_PERF_CTRL                                                                      0x2806\n#define mmDSI0_DISP_DSI_PERF_CTRL_BASE_IDX                                                             2\n#define mmDSI0_DISP_DSI_HSYNC_LENGTH                                                                   0x2807\n#define mmDSI0_DISP_DSI_HSYNC_LENGTH_BASE_IDX                                                          2\n#define mmDSI0_DISP_DSI_RDBK_NUM                                                                       0x2808\n#define mmDSI0_DISP_DSI_RDBK_NUM_BASE_IDX                                                              2\n#define mmDSI0_DISP_DSI_CMD_MEM_PWR_CTRL                                                               0x2809\n#define mmDSI0_DISP_DSI_CMD_MEM_PWR_CTRL_BASE_IDX                                                      2\n\n\n\n\n#define mmDSI1_DISP_DSI_CTRL                                                                           0x28be\n#define mmDSI1_DISP_DSI_CTRL_BASE_IDX                                                                  2\n#define mmDSI1_DISP_DSI_STATUS                                                                         0x28bf\n#define mmDSI1_DISP_DSI_STATUS_BASE_IDX                                                                2\n#define mmDSI1_DISP_DSI_VIDEO_MODE_CTRL                                                                0x28c0\n#define mmDSI1_DISP_DSI_VIDEO_MODE_CTRL_BASE_IDX                                                       2\n#define mmDSI1_DISP_DSI_VIDEO_MODE_SYNC_DATATYPE                                                       0x28c1\n#define mmDSI1_DISP_DSI_VIDEO_MODE_SYNC_DATATYPE_BASE_IDX                                              2\n#define mmDSI1_DISP_DSI_VIDEO_MODE_VSYNC_PAYLOAD                                                       0x28c2\n#define mmDSI1_DISP_DSI_VIDEO_MODE_VSYNC_PAYLOAD_BASE_IDX                                              2\n#define mmDSI1_DISP_DSI_VIDEO_MODE_HSYNC_PAYLOAD                                                       0x28c3\n#define mmDSI1_DISP_DSI_VIDEO_MODE_HSYNC_PAYLOAD_BASE_IDX                                              2\n#define mmDSI1_DISP_DSI_VIDEO_MODE_PIXEL_DATATYPE                                                      0x28c4\n#define mmDSI1_DISP_DSI_VIDEO_MODE_PIXEL_DATATYPE_BASE_IDX                                             2\n#define mmDSI1_DISP_DSI_VIDEO_MODE_BLANKING_DATATYPE                                                   0x28c5\n#define mmDSI1_DISP_DSI_VIDEO_MODE_BLANKING_DATATYPE_BASE_IDX                                          2\n#define mmDSI1_DISP_DSI_VIDEO_MODE_DATA_CTRL                                                           0x28c6\n#define mmDSI1_DISP_DSI_VIDEO_MODE_DATA_CTRL_BASE_IDX                                                  2\n#define mmDSI1_DISP_DSI_COMMAND_MODE_CTRL                                                              0x28c7\n#define mmDSI1_DISP_DSI_COMMAND_MODE_CTRL_BASE_IDX                                                     2\n#define mmDSI1_DISP_DSI_COMMAND_MODE_DATA_CTRL                                                         0x28c8\n#define mmDSI1_DISP_DSI_COMMAND_MODE_DATA_CTRL_BASE_IDX                                                2\n#define mmDSI1_DISP_DSI_COMMAND_MODE_DCS_CMD_CTRL                                                      0x28c9\n#define mmDSI1_DISP_DSI_COMMAND_MODE_DCS_CMD_CTRL_BASE_IDX                                             2\n#define mmDSI1_DISP_DSI_DMA_CMD_OFFSET                                                                 0x28ca\n#define mmDSI1_DISP_DSI_DMA_CMD_OFFSET_BASE_IDX                                                        2\n#define mmDSI1_DISP_DSI_DMA_CMD_LENGTH                                                                 0x28cb\n#define mmDSI1_DISP_DSI_DMA_CMD_LENGTH_BASE_IDX                                                        2\n#define mmDSI1_DISP_DSI_DMA_DATA_OFFSET_0                                                              0x28cc\n#define mmDSI1_DISP_DSI_DMA_DATA_OFFSET_0_BASE_IDX                                                     2\n#define mmDSI1_DISP_DSI_DMA_DATA_OFFSET_1                                                              0x28cd\n#define mmDSI1_DISP_DSI_DMA_DATA_OFFSET_1_BASE_IDX                                                     2\n#define mmDSI1_DISP_DSI_DMA_DATA_PITCH                                                                 0x28ce\n#define mmDSI1_DISP_DSI_DMA_DATA_PITCH_BASE_IDX                                                        2\n#define mmDSI1_DISP_DSI_DMA_DATA_WIDTH                                                                 0x28cf\n#define mmDSI1_DISP_DSI_DMA_DATA_WIDTH_BASE_IDX                                                        2\n#define mmDSI1_DISP_DSI_DMA_DATA_HEIGHT                                                                0x28d0\n#define mmDSI1_DISP_DSI_DMA_DATA_HEIGHT_BASE_IDX                                                       2\n#define mmDSI1_DISP_DSI_DMA_FIFO_CTRL                                                                  0x28d1\n#define mmDSI1_DISP_DSI_DMA_FIFO_CTRL_BASE_IDX                                                         2\n#define mmDSI1_DISP_DSI_DMA_NULL_PACKET_DATA                                                           0x28d2\n#define mmDSI1_DISP_DSI_DMA_NULL_PACKET_DATA_BASE_IDX                                                  2\n#define mmDSI1_DISP_DSI_DENG_DATA_LENGTH                                                               0x28d3\n#define mmDSI1_DISP_DSI_DENG_DATA_LENGTH_BASE_IDX                                                      2\n#define mmDSI1_DISP_DSI_ACK_ERROR_REPORT                                                               0x28d4\n#define mmDSI1_DISP_DSI_ACK_ERROR_REPORT_BASE_IDX                                                      2\n#define mmDSI1_DISP_DSI_RDBK_DATA0                                                                     0x28d5\n#define mmDSI1_DISP_DSI_RDBK_DATA0_BASE_IDX                                                            2\n#define mmDSI1_DISP_DSI_RDBK_DATA1                                                                     0x28d6\n#define mmDSI1_DISP_DSI_RDBK_DATA1_BASE_IDX                                                            2\n#define mmDSI1_DISP_DSI_RDBK_DATA2                                                                     0x28d7\n#define mmDSI1_DISP_DSI_RDBK_DATA2_BASE_IDX                                                            2\n#define mmDSI1_DISP_DSI_RDBK_DATA3                                                                     0x28d8\n#define mmDSI1_DISP_DSI_RDBK_DATA3_BASE_IDX                                                            2\n#define mmDSI1_DISP_DSI_RDBK_DATATYPE0                                                                 0x28d9\n#define mmDSI1_DISP_DSI_RDBK_DATATYPE0_BASE_IDX                                                        2\n#define mmDSI1_DISP_DSI_RDBK_DATATYPE1                                                                 0x28da\n#define mmDSI1_DISP_DSI_RDBK_DATATYPE1_BASE_IDX                                                        2\n#define mmDSI1_DISP_DSI_TRIG_CTRL                                                                      0x28db\n#define mmDSI1_DISP_DSI_TRIG_CTRL_BASE_IDX                                                             2\n#define mmDSI1_DISP_DSI_EXT_MUX                                                                        0x28dc\n#define mmDSI1_DISP_DSI_EXT_MUX_BASE_IDX                                                               2\n#define mmDSI1_DISP_DSI_EXT_TE_PULSE_DETECTION_CTRL                                                    0x28dd\n#define mmDSI1_DISP_DSI_EXT_TE_PULSE_DETECTION_CTRL_BASE_IDX                                           2\n#define mmDSI1_DISP_DSI_CMD_MODE_DMA_SW_TRIGGER                                                        0x28de\n#define mmDSI1_DISP_DSI_CMD_MODE_DMA_SW_TRIGGER_BASE_IDX                                               2\n#define mmDSI1_DISP_DSI_CMD_MODE_DENG_SW_TRIGGER                                                       0x28df\n#define mmDSI1_DISP_DSI_CMD_MODE_DENG_SW_TRIGGER_BASE_IDX                                              2\n#define mmDSI1_DISP_DSI_CMD_MODE_BTA_SW_TRIGGER                                                        0x28e0\n#define mmDSI1_DISP_DSI_CMD_MODE_BTA_SW_TRIGGER_BASE_IDX                                               2\n#define mmDSI1_DISP_DSI_RESET_SW_TRIGGER                                                               0x28e1\n#define mmDSI1_DISP_DSI_RESET_SW_TRIGGER_BASE_IDX                                                      2\n#define mmDSI1_DISP_DSI_EXT_RESET                                                                      0x28e2\n#define mmDSI1_DISP_DSI_EXT_RESET_BASE_IDX                                                             2\n#define mmDSI1_DISP_DSI_LANE_CRC_HS_MODE                                                               0x28e3\n#define mmDSI1_DISP_DSI_LANE_CRC_HS_MODE_BASE_IDX                                                      2\n#define mmDSI1_DISP_DSI_LANE_CRC_LP_MODE                                                               0x28e4\n#define mmDSI1_DISP_DSI_LANE_CRC_LP_MODE_BASE_IDX                                                      2\n#define mmDSI1_DISP_DSI_LANE_CRC_CTRL                                                                  0x28e5\n#define mmDSI1_DISP_DSI_LANE_CRC_CTRL_BASE_IDX                                                         2\n#define mmDSI1_DISP_DSI_PIXEL_CRC_CTRL                                                                 0x28e6\n#define mmDSI1_DISP_DSI_PIXEL_CRC_CTRL_BASE_IDX                                                        2\n#define mmDSI1_DISP_DSI_LANE_CTRL                                                                      0x28e7\n#define mmDSI1_DISP_DSI_LANE_CTRL_BASE_IDX                                                             2\n#define mmDSI1_DISP_DSI_DLN0_PHY_ERROR                                                                 0x28e8\n#define mmDSI1_DISP_DSI_DLN0_PHY_ERROR_BASE_IDX                                                        2\n#define mmDSI1_DISP_DSI_LP_TIMER_CTRL                                                                  0x28e9\n#define mmDSI1_DISP_DSI_LP_TIMER_CTRL_BASE_IDX                                                         2\n#define mmDSI1_DISP_DSI_HS_TIMER_CTRL                                                                  0x28ea\n#define mmDSI1_DISP_DSI_HS_TIMER_CTRL_BASE_IDX                                                         2\n#define mmDSI1_DISP_DSI_TIMEOUT_STATUS                                                                 0x28eb\n#define mmDSI1_DISP_DSI_TIMEOUT_STATUS_BASE_IDX                                                        2\n#define mmDSI1_DISP_DSI_PHY_CLK_TIMING_CTRL                                                            0x28ec\n#define mmDSI1_DISP_DSI_PHY_CLK_TIMING_CTRL_BASE_IDX                                                   2\n#define mmDSI1_DISP_DSI_PHY_CLK_TIMING_CTRL2                                                           0x28ed\n#define mmDSI1_DISP_DSI_PHY_CLK_TIMING_CTRL2_BASE_IDX                                                  2\n#define mmDSI1_DISP_DSI_EOT_PACKET                                                                     0x28ee\n#define mmDSI1_DISP_DSI_EOT_PACKET_BASE_IDX                                                            2\n#define mmDSI1_DISP_DSI_EOT_PACKET_CTRL                                                                0x28ef\n#define mmDSI1_DISP_DSI_EOT_PACKET_CTRL_BASE_IDX                                                       2\n#define mmDSI1_DISP_DSI_GENERIC_ESC_TX_TRIGGER                                                         0x28f0\n#define mmDSI1_DISP_DSI_GENERIC_ESC_TX_TRIGGER_BASE_IDX                                                2\n#define mmDSI1_DISP_DSI_MIPI_BIST_CTRL                                                                 0x28f1\n#define mmDSI1_DISP_DSI_MIPI_BIST_CTRL_BASE_IDX                                                        2\n#define mmDSI1_DISP_DSI_MIPI_BIST_FRAME_SIZE                                                           0x28f2\n#define mmDSI1_DISP_DSI_MIPI_BIST_FRAME_SIZE_BASE_IDX                                                  2\n#define mmDSI1_DISP_DSI_MIPI_BIST_BLOCK_SIZE                                                           0x28f3\n#define mmDSI1_DISP_DSI_MIPI_BIST_BLOCK_SIZE_BASE_IDX                                                  2\n#define mmDSI1_DISP_DSI_MIPI_BIST_FRAME_CONFIG                                                         0x28f4\n#define mmDSI1_DISP_DSI_MIPI_BIST_FRAME_CONFIG_BASE_IDX                                                2\n#define mmDSI1_DISP_DSI_MIPI_BIST_LSFR_CTRL                                                            0x28f5\n#define mmDSI1_DISP_DSI_MIPI_BIST_LSFR_CTRL_BASE_IDX                                                   2\n#define mmDSI1_DISP_DSI_MIPI_BIST_LSFR_INIT                                                            0x28f6\n#define mmDSI1_DISP_DSI_MIPI_BIST_LSFR_INIT_BASE_IDX                                                   2\n#define mmDSI1_DISP_DSI_MIPI_BIST_START                                                                0x28f7\n#define mmDSI1_DISP_DSI_MIPI_BIST_START_BASE_IDX                                                       2\n#define mmDSI1_DISP_DSI_MIPI_BIST_STATUS                                                               0x28f8\n#define mmDSI1_DISP_DSI_MIPI_BIST_STATUS_BASE_IDX                                                      2\n#define mmDSI1_DISP_DSI_ERROR_INTERRUPT_MASK                                                           0x28f9\n#define mmDSI1_DISP_DSI_ERROR_INTERRUPT_MASK_BASE_IDX                                                  2\n#define mmDSI1_DISP_DSI_INTERRUPT_CTRL                                                                 0x28fa\n#define mmDSI1_DISP_DSI_INTERRUPT_CTRL_BASE_IDX                                                        2\n#define mmDSI1_DISP_DSI_CLK_CTRL                                                                       0x28fb\n#define mmDSI1_DISP_DSI_CLK_CTRL_BASE_IDX                                                              2\n#define mmDSI1_DISP_DSI_CLK_STATUS                                                                     0x28fc\n#define mmDSI1_DISP_DSI_CLK_STATUS_BASE_IDX                                                            2\n#define mmDSI1_DISP_DSI_DENG_FIFO_STATUS                                                               0x28fd\n#define mmDSI1_DISP_DSI_DENG_FIFO_STATUS_BASE_IDX                                                      2\n#define mmDSI1_DISP_DSI_DENG_FIFO_CTRL                                                                 0x28fe\n#define mmDSI1_DISP_DSI_DENG_FIFO_CTRL_BASE_IDX                                                        2\n#define mmDSI1_DISP_DSI_CMD_FIFO_DATA                                                                  0x28ff\n#define mmDSI1_DISP_DSI_CMD_FIFO_DATA_BASE_IDX                                                         2\n#define mmDSI1_DISP_DSI_CMD_FIFO_CTRL                                                                  0x2900\n#define mmDSI1_DISP_DSI_CMD_FIFO_CTRL_BASE_IDX                                                         2\n#define mmDSI1_DISP_DSI_TE_CTRL                                                                        0x2901\n#define mmDSI1_DISP_DSI_TE_CTRL_BASE_IDX                                                               2\n#define mmDSI1_DISP_DSI_LANE_STATUS                                                                    0x2905\n#define mmDSI1_DISP_DSI_LANE_STATUS_BASE_IDX                                                           2\n#define mmDSI1_DISP_DSI_PERF_CTRL                                                                      0x2906\n#define mmDSI1_DISP_DSI_PERF_CTRL_BASE_IDX                                                             2\n#define mmDSI1_DISP_DSI_HSYNC_LENGTH                                                                   0x2907\n#define mmDSI1_DISP_DSI_HSYNC_LENGTH_BASE_IDX                                                          2\n#define mmDSI1_DISP_DSI_RDBK_NUM                                                                       0x2908\n#define mmDSI1_DISP_DSI_RDBK_NUM_BASE_IDX                                                              2\n#define mmDSI1_DISP_DSI_CMD_MEM_PWR_CTRL                                                               0x2909\n#define mmDSI1_DISP_DSI_CMD_MEM_PWR_CTRL_BASE_IDX                                                      2\n\n\n\n\n#define mmDPRX_SD0_DPRX_SD_CONTROL                                                                     0x29be\n#define mmDPRX_SD0_DPRX_SD_CONTROL_BASE_IDX                                                            2\n#define mmDPRX_SD0_DPRX_SD_STREAM_ENABLE                                                               0x29bf\n#define mmDPRX_SD0_DPRX_SD_STREAM_ENABLE_BASE_IDX                                                      2\n#define mmDPRX_SD0_DPRX_SD_MSA0                                                                        0x29c0\n#define mmDPRX_SD0_DPRX_SD_MSA0_BASE_IDX                                                               2\n#define mmDPRX_SD0_DPRX_SD_MSA1                                                                        0x29c1\n#define mmDPRX_SD0_DPRX_SD_MSA1_BASE_IDX                                                               2\n#define mmDPRX_SD0_DPRX_SD_MSA2                                                                        0x29c2\n#define mmDPRX_SD0_DPRX_SD_MSA2_BASE_IDX                                                               2\n#define mmDPRX_SD0_DPRX_SD_MSA3                                                                        0x29c3\n#define mmDPRX_SD0_DPRX_SD_MSA3_BASE_IDX                                                               2\n#define mmDPRX_SD0_DPRX_SD_MSA4                                                                        0x29c4\n#define mmDPRX_SD0_DPRX_SD_MSA4_BASE_IDX                                                               2\n#define mmDPRX_SD0_DPRX_SD_MSA5                                                                        0x29c5\n#define mmDPRX_SD0_DPRX_SD_MSA5_BASE_IDX                                                               2\n#define mmDPRX_SD0_DPRX_SD_MSA6                                                                        0x29c6\n#define mmDPRX_SD0_DPRX_SD_MSA6_BASE_IDX                                                               2\n#define mmDPRX_SD0_DPRX_SD_MSA7                                                                        0x29c7\n#define mmDPRX_SD0_DPRX_SD_MSA7_BASE_IDX                                                               2\n#define mmDPRX_SD0_DPRX_SD_MSA8                                                                        0x29c8\n#define mmDPRX_SD0_DPRX_SD_MSA8_BASE_IDX                                                               2\n#define mmDPRX_SD0_DPRX_SD_VBID                                                                        0x29c9\n#define mmDPRX_SD0_DPRX_SD_VBID_BASE_IDX                                                               2\n#define mmDPRX_SD0_DPRX_SD_CURRENT_LINE                                                                0x29ca\n#define mmDPRX_SD0_DPRX_SD_CURRENT_LINE_BASE_IDX                                                       2\n#define mmDPRX_SD0_DPRX_SD_DISPLAY_TIMER_SNAPSHOT                                                      0x29cb\n#define mmDPRX_SD0_DPRX_SD_DISPLAY_TIMER_SNAPSHOT_BASE_IDX                                             2\n#define mmDPRX_SD0_DPRX_SD_DISPLAY_TIMER_MODE                                                          0x29cc\n#define mmDPRX_SD0_DPRX_SD_DISPLAY_TIMER_MODE_BASE_IDX                                                 2\n#define mmDPRX_SD0_DPRX_SD_MSE_SAT                                                                     0x29ce\n#define mmDPRX_SD0_DPRX_SD_MSE_SAT_BASE_IDX                                                            2\n#define mmDPRX_SD0_DPRX_SD_MSE_FORCE_UPDATE                                                            0x29cf\n#define mmDPRX_SD0_DPRX_SD_MSE_FORCE_UPDATE_BASE_IDX                                                   2\n#define mmDPRX_SD0_DPRX_SD_MSE_SAT_ACTIVE                                                              0x29d0\n#define mmDPRX_SD0_DPRX_SD_MSE_SAT_ACTIVE_BASE_IDX                                                     2\n#define mmDPRX_SD0_DPRX_SD_V_PARAMETER                                                                 0x29d1\n#define mmDPRX_SD0_DPRX_SD_V_PARAMETER_BASE_IDX                                                        2\n#define mmDPRX_SD0_DPRX_SD_PIXEL_FORMAT                                                                0x29d2\n#define mmDPRX_SD0_DPRX_SD_PIXEL_FORMAT_BASE_IDX                                                       2\n#define mmDPRX_SD0_DPRX_SD_MSA_RECEIVED_STATUS                                                         0x29d3\n#define mmDPRX_SD0_DPRX_SD_MSA_RECEIVED_STATUS_BASE_IDX                                                2\n#define mmDPRX_SD0_DPRX_SD_VIDEO_STREAM_STATUS_TOGGLED                                                 0x29d4\n#define mmDPRX_SD0_DPRX_SD_VIDEO_STREAM_STATUS_TOGGLED_BASE_IDX                                        2\n#define mmDPRX_SD0_DPRX_SD_LINE_NUMBER0_STATUS                                                         0x29d5\n#define mmDPRX_SD0_DPRX_SD_LINE_NUMBER0_STATUS_BASE_IDX                                                2\n#define mmDPRX_SD0_DPRX_SD_LINE_NUMBER0_CONTROL                                                        0x29d6\n#define mmDPRX_SD0_DPRX_SD_LINE_NUMBER0_CONTROL_BASE_IDX                                               2\n#define mmDPRX_SD0_DPRX_SD_LINE_NUMBER1_STATUS                                                         0x29d7\n#define mmDPRX_SD0_DPRX_SD_LINE_NUMBER1_STATUS_BASE_IDX                                                2\n#define mmDPRX_SD0_DPRX_SD_LINE_NUMBER1_CONTROL                                                        0x29d8\n#define mmDPRX_SD0_DPRX_SD_LINE_NUMBER1_CONTROL_BASE_IDX                                               2\n#define mmDPRX_SD0_DPRX_SD_MAIN_DEFRAMING_ERROR                                                        0x29d9\n#define mmDPRX_SD0_DPRX_SD_MAIN_DEFRAMING_ERROR_BASE_IDX                                               2\n#define mmDPRX_SD0_DPRX_SD_VBID_MAJORITY_VOTE                                                          0x29da\n#define mmDPRX_SD0_DPRX_SD_VBID_MAJORITY_VOTE_BASE_IDX                                                 2\n#define mmDPRX_SD0_DPRX_SD_SECONDARY_DEFRAMING_ERROR                                                   0x29db\n#define mmDPRX_SD0_DPRX_SD_SECONDARY_DEFRAMING_ERROR_BASE_IDX                                          2\n#define mmDPRX_SD0_DPRX_SD_VCPF_PHASE_LOCKED                                                           0x29dc\n#define mmDPRX_SD0_DPRX_SD_VCPF_PHASE_LOCKED_BASE_IDX                                                  2\n#define mmDPRX_SD0_DPRX_SD_VCPF_PHASE_ERROR                                                            0x29dd\n#define mmDPRX_SD0_DPRX_SD_VCPF_PHASE_ERROR_BASE_IDX                                                   2\n#define mmDPRX_SD0_DPRX_SD_MAJORITY_VOTE_ERROR                                                         0x29de\n#define mmDPRX_SD0_DPRX_SD_MAJORITY_VOTE_ERROR_BASE_IDX                                                2\n#define mmDPRX_SD0_DPRX_SD_PIXEL_FIFO_ERROR                                                            0x29df\n#define mmDPRX_SD0_DPRX_SD_PIXEL_FIFO_ERROR_BASE_IDX                                                   2\n#define mmDPRX_SD0_DPRX_SD_MAXIMUM_SDP_PAYLOAD_LENGTH                                                  0x29e1\n#define mmDPRX_SD0_DPRX_SD_MAXIMUM_SDP_PAYLOAD_LENGTH_BASE_IDX                                         2\n#define mmDPRX_SD0_DPRX_SD_SDP_STEER                                                                   0x29e3\n#define mmDPRX_SD0_DPRX_SD_SDP_STEER_BASE_IDX                                                          2\n#define mmDPRX_SD0_DPRX_SD_SDP_RECEIVED_STATUS                                                         0x29e4\n#define mmDPRX_SD0_DPRX_SD_SDP_RECEIVED_STATUS_BASE_IDX                                                2\n#define mmDPRX_SD0_DPRX_SD_SDP_LEVEL                                                                   0x29e5\n#define mmDPRX_SD0_DPRX_SD_SDP_LEVEL_BASE_IDX                                                          2\n#define mmDPRX_SD0_DPRX_SD_SDP_DATA                                                                    0x29e6\n#define mmDPRX_SD0_DPRX_SD_SDP_DATA_BASE_IDX                                                           2\n#define mmDPRX_SD0_DPRX_SD_SDP_ERROR                                                                   0x29e7\n#define mmDPRX_SD0_DPRX_SD_SDP_ERROR_BASE_IDX                                                          2\n#define mmDPRX_SD0_DPRX_SD_AUDIO_HEADER                                                                0x29e8\n#define mmDPRX_SD0_DPRX_SD_AUDIO_HEADER_BASE_IDX                                                       2\n#define mmDPRX_SD0_DPRX_SD_AUDIO_FIFO_ERROR                                                            0x29e9\n#define mmDPRX_SD0_DPRX_SD_AUDIO_FIFO_ERROR_BASE_IDX                                                   2\n#define mmDPRX_SD0_DPRX_SD_SDP_CONTROL                                                                 0x29ea\n#define mmDPRX_SD0_DPRX_SD_SDP_CONTROL_BASE_IDX                                                        2\n#define mmDPRX_SD0_DPRX_SD_V_TOTAL_MEASURED                                                            0x29eb\n#define mmDPRX_SD0_DPRX_SD_V_TOTAL_MEASURED_BASE_IDX                                                   2\n#define mmDPRX_SD0_DPRX_SD_H_TOTAL_MEASURED                                                            0x29ec\n#define mmDPRX_SD0_DPRX_SD_H_TOTAL_MEASURED_BASE_IDX                                                   2\n#define mmDPRX_SD0_DPRX_SD_BS_COUNTER                                                                  0x29ed\n#define mmDPRX_SD0_DPRX_SD_BS_COUNTER_BASE_IDX                                                         2\n#define mmDPRX_SD0_DPRX_SD_MSE_ACT_HANDLED                                                             0x29ee\n#define mmDPRX_SD0_DPRX_SD_MSE_ACT_HANDLED_BASE_IDX                                                    2\n\n\n\n\n#define mmDPRX_SD1_DPRX_SD_CONTROL                                                                     0x2a1e\n#define mmDPRX_SD1_DPRX_SD_CONTROL_BASE_IDX                                                            2\n#define mmDPRX_SD1_DPRX_SD_STREAM_ENABLE                                                               0x2a1f\n#define mmDPRX_SD1_DPRX_SD_STREAM_ENABLE_BASE_IDX                                                      2\n#define mmDPRX_SD1_DPRX_SD_MSA0                                                                        0x2a20\n#define mmDPRX_SD1_DPRX_SD_MSA0_BASE_IDX                                                               2\n#define mmDPRX_SD1_DPRX_SD_MSA1                                                                        0x2a21\n#define mmDPRX_SD1_DPRX_SD_MSA1_BASE_IDX                                                               2\n#define mmDPRX_SD1_DPRX_SD_MSA2                                                                        0x2a22\n#define mmDPRX_SD1_DPRX_SD_MSA2_BASE_IDX                                                               2\n#define mmDPRX_SD1_DPRX_SD_MSA3                                                                        0x2a23\n#define mmDPRX_SD1_DPRX_SD_MSA3_BASE_IDX                                                               2\n#define mmDPRX_SD1_DPRX_SD_MSA4                                                                        0x2a24\n#define mmDPRX_SD1_DPRX_SD_MSA4_BASE_IDX                                                               2\n#define mmDPRX_SD1_DPRX_SD_MSA5                                                                        0x2a25\n#define mmDPRX_SD1_DPRX_SD_MSA5_BASE_IDX                                                               2\n#define mmDPRX_SD1_DPRX_SD_MSA6                                                                        0x2a26\n#define mmDPRX_SD1_DPRX_SD_MSA6_BASE_IDX                                                               2\n#define mmDPRX_SD1_DPRX_SD_MSA7                                                                        0x2a27\n#define mmDPRX_SD1_DPRX_SD_MSA7_BASE_IDX                                                               2\n#define mmDPRX_SD1_DPRX_SD_MSA8                                                                        0x2a28\n#define mmDPRX_SD1_DPRX_SD_MSA8_BASE_IDX                                                               2\n#define mmDPRX_SD1_DPRX_SD_VBID                                                                        0x2a29\n#define mmDPRX_SD1_DPRX_SD_VBID_BASE_IDX                                                               2\n#define mmDPRX_SD1_DPRX_SD_CURRENT_LINE                                                                0x2a2a\n#define mmDPRX_SD1_DPRX_SD_CURRENT_LINE_BASE_IDX                                                       2\n#define mmDPRX_SD1_DPRX_SD_DISPLAY_TIMER_SNAPSHOT                                                      0x2a2b\n#define mmDPRX_SD1_DPRX_SD_DISPLAY_TIMER_SNAPSHOT_BASE_IDX                                             2\n#define mmDPRX_SD1_DPRX_SD_DISPLAY_TIMER_MODE                                                          0x2a2c\n#define mmDPRX_SD1_DPRX_SD_DISPLAY_TIMER_MODE_BASE_IDX                                                 2\n#define mmDPRX_SD1_DPRX_SD_MSE_SAT                                                                     0x2a2e\n#define mmDPRX_SD1_DPRX_SD_MSE_SAT_BASE_IDX                                                            2\n#define mmDPRX_SD1_DPRX_SD_MSE_FORCE_UPDATE                                                            0x2a2f\n#define mmDPRX_SD1_DPRX_SD_MSE_FORCE_UPDATE_BASE_IDX                                                   2\n#define mmDPRX_SD1_DPRX_SD_MSE_SAT_ACTIVE                                                              0x2a30\n#define mmDPRX_SD1_DPRX_SD_MSE_SAT_ACTIVE_BASE_IDX                                                     2\n#define mmDPRX_SD1_DPRX_SD_V_PARAMETER                                                                 0x2a31\n#define mmDPRX_SD1_DPRX_SD_V_PARAMETER_BASE_IDX                                                        2\n#define mmDPRX_SD1_DPRX_SD_PIXEL_FORMAT                                                                0x2a32\n#define mmDPRX_SD1_DPRX_SD_PIXEL_FORMAT_BASE_IDX                                                       2\n#define mmDPRX_SD1_DPRX_SD_MSA_RECEIVED_STATUS                                                         0x2a33\n#define mmDPRX_SD1_DPRX_SD_MSA_RECEIVED_STATUS_BASE_IDX                                                2\n#define mmDPRX_SD1_DPRX_SD_VIDEO_STREAM_STATUS_TOGGLED                                                 0x2a34\n#define mmDPRX_SD1_DPRX_SD_VIDEO_STREAM_STATUS_TOGGLED_BASE_IDX                                        2\n#define mmDPRX_SD1_DPRX_SD_LINE_NUMBER0_STATUS                                                         0x2a35\n#define mmDPRX_SD1_DPRX_SD_LINE_NUMBER0_STATUS_BASE_IDX                                                2\n#define mmDPRX_SD1_DPRX_SD_LINE_NUMBER0_CONTROL                                                        0x2a36\n#define mmDPRX_SD1_DPRX_SD_LINE_NUMBER0_CONTROL_BASE_IDX                                               2\n#define mmDPRX_SD1_DPRX_SD_LINE_NUMBER1_STATUS                                                         0x2a37\n#define mmDPRX_SD1_DPRX_SD_LINE_NUMBER1_STATUS_BASE_IDX                                                2\n#define mmDPRX_SD1_DPRX_SD_LINE_NUMBER1_CONTROL                                                        0x2a38\n#define mmDPRX_SD1_DPRX_SD_LINE_NUMBER1_CONTROL_BASE_IDX                                               2\n#define mmDPRX_SD1_DPRX_SD_MAIN_DEFRAMING_ERROR                                                        0x2a39\n#define mmDPRX_SD1_DPRX_SD_MAIN_DEFRAMING_ERROR_BASE_IDX                                               2\n#define mmDPRX_SD1_DPRX_SD_VBID_MAJORITY_VOTE                                                          0x2a3a\n#define mmDPRX_SD1_DPRX_SD_VBID_MAJORITY_VOTE_BASE_IDX                                                 2\n#define mmDPRX_SD1_DPRX_SD_SECONDARY_DEFRAMING_ERROR                                                   0x2a3b\n#define mmDPRX_SD1_DPRX_SD_SECONDARY_DEFRAMING_ERROR_BASE_IDX                                          2\n#define mmDPRX_SD1_DPRX_SD_VCPF_PHASE_LOCKED                                                           0x2a3c\n#define mmDPRX_SD1_DPRX_SD_VCPF_PHASE_LOCKED_BASE_IDX                                                  2\n#define mmDPRX_SD1_DPRX_SD_VCPF_PHASE_ERROR                                                            0x2a3d\n#define mmDPRX_SD1_DPRX_SD_VCPF_PHASE_ERROR_BASE_IDX                                                   2\n#define mmDPRX_SD1_DPRX_SD_MAJORITY_VOTE_ERROR                                                         0x2a3e\n#define mmDPRX_SD1_DPRX_SD_MAJORITY_VOTE_ERROR_BASE_IDX                                                2\n#define mmDPRX_SD1_DPRX_SD_PIXEL_FIFO_ERROR                                                            0x2a3f\n#define mmDPRX_SD1_DPRX_SD_PIXEL_FIFO_ERROR_BASE_IDX                                                   2\n#define mmDPRX_SD1_DPRX_SD_MAXIMUM_SDP_PAYLOAD_LENGTH                                                  0x2a41\n#define mmDPRX_SD1_DPRX_SD_MAXIMUM_SDP_PAYLOAD_LENGTH_BASE_IDX                                         2\n#define mmDPRX_SD1_DPRX_SD_SDP_STEER                                                                   0x2a43\n#define mmDPRX_SD1_DPRX_SD_SDP_STEER_BASE_IDX                                                          2\n#define mmDPRX_SD1_DPRX_SD_SDP_RECEIVED_STATUS                                                         0x2a44\n#define mmDPRX_SD1_DPRX_SD_SDP_RECEIVED_STATUS_BASE_IDX                                                2\n#define mmDPRX_SD1_DPRX_SD_SDP_LEVEL                                                                   0x2a45\n#define mmDPRX_SD1_DPRX_SD_SDP_LEVEL_BASE_IDX                                                          2\n#define mmDPRX_SD1_DPRX_SD_SDP_DATA                                                                    0x2a46\n#define mmDPRX_SD1_DPRX_SD_SDP_DATA_BASE_IDX                                                           2\n#define mmDPRX_SD1_DPRX_SD_SDP_ERROR                                                                   0x2a47\n#define mmDPRX_SD1_DPRX_SD_SDP_ERROR_BASE_IDX                                                          2\n#define mmDPRX_SD1_DPRX_SD_AUDIO_HEADER                                                                0x2a48\n#define mmDPRX_SD1_DPRX_SD_AUDIO_HEADER_BASE_IDX                                                       2\n#define mmDPRX_SD1_DPRX_SD_AUDIO_FIFO_ERROR                                                            0x2a49\n#define mmDPRX_SD1_DPRX_SD_AUDIO_FIFO_ERROR_BASE_IDX                                                   2\n#define mmDPRX_SD1_DPRX_SD_SDP_CONTROL                                                                 0x2a4a\n#define mmDPRX_SD1_DPRX_SD_SDP_CONTROL_BASE_IDX                                                        2\n#define mmDPRX_SD1_DPRX_SD_V_TOTAL_MEASURED                                                            0x2a4b\n#define mmDPRX_SD1_DPRX_SD_V_TOTAL_MEASURED_BASE_IDX                                                   2\n#define mmDPRX_SD1_DPRX_SD_H_TOTAL_MEASURED                                                            0x2a4c\n#define mmDPRX_SD1_DPRX_SD_H_TOTAL_MEASURED_BASE_IDX                                                   2\n#define mmDPRX_SD1_DPRX_SD_BS_COUNTER                                                                  0x2a4d\n#define mmDPRX_SD1_DPRX_SD_BS_COUNTER_BASE_IDX                                                         2\n#define mmDPRX_SD1_DPRX_SD_MSE_ACT_HANDLED                                                             0x2a4e\n#define mmDPRX_SD1_DPRX_SD_MSE_ACT_HANDLED_BASE_IDX                                                    2\n\n\n\n\n#define mmDC_PERFMON10_PERFCOUNTER_CNTL                                                                0x2b5e\n#define mmDC_PERFMON10_PERFCOUNTER_CNTL_BASE_IDX                                                       2\n#define mmDC_PERFMON10_PERFCOUNTER_CNTL2                                                               0x2b5f\n#define mmDC_PERFMON10_PERFCOUNTER_CNTL2_BASE_IDX                                                      2\n#define mmDC_PERFMON10_PERFCOUNTER_STATE                                                               0x2b60\n#define mmDC_PERFMON10_PERFCOUNTER_STATE_BASE_IDX                                                      2\n#define mmDC_PERFMON10_PERFMON_CNTL                                                                    0x2b61\n#define mmDC_PERFMON10_PERFMON_CNTL_BASE_IDX                                                           2\n#define mmDC_PERFMON10_PERFMON_CNTL2                                                                   0x2b62\n#define mmDC_PERFMON10_PERFMON_CNTL2_BASE_IDX                                                          2\n#define mmDC_PERFMON10_PERFMON_CVALUE_INT_MISC                                                         0x2b63\n#define mmDC_PERFMON10_PERFMON_CVALUE_INT_MISC_BASE_IDX                                                2\n#define mmDC_PERFMON10_PERFMON_CVALUE_LOW                                                              0x2b64\n#define mmDC_PERFMON10_PERFMON_CVALUE_LOW_BASE_IDX                                                     2\n#define mmDC_PERFMON10_PERFMON_HI                                                                      0x2b65\n#define mmDC_PERFMON10_PERFMON_HI_BASE_IDX                                                             2\n#define mmDC_PERFMON10_PERFMON_LOW                                                                     0x2b66\n#define mmDC_PERFMON10_PERFMON_LOW_BASE_IDX                                                            2\n\n\n\n\n#define mmCOMP_EN_CTL                                                                                  0x2d96\n#define mmCOMP_EN_CTL_BASE_IDX                                                                         2\n#define mmCOMP_EN_DFX                                                                                  0x2d97\n#define mmCOMP_EN_DFX_BASE_IDX                                                                         2\n#define mmZCAL_FUSES                                                                                   0x2d98\n#define mmZCAL_FUSES_BASE_IDX                                                                          2\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n#define mmCORB_WRITE_POINTER                                                                           0x0000\n#define mmCORB_WRITE_POINTER_BASE_IDX                                                                  0\n#define mmCORB_READ_POINTER                                                                            0x0000\n#define mmCORB_READ_POINTER_BASE_IDX                                                                   0\n#define mmCORB_CONTROL                                                                                 0x0001\n#define mmCORB_CONTROL_BASE_IDX                                                                        0\n#define mmCORB_STATUS                                                                                  0x0001\n#define mmCORB_STATUS_BASE_IDX                                                                         0\n#define mmCORB_SIZE                                                                                    0x0001\n#define mmCORB_SIZE_BASE_IDX                                                                           0\n#define mmRIRB_LOWER_BASE_ADDRESS                                                                      0x0002\n#define mmRIRB_LOWER_BASE_ADDRESS_BASE_IDX                                                             0\n#define mmRIRB_UPPER_BASE_ADDRESS                                                                      0x0003\n#define mmRIRB_UPPER_BASE_ADDRESS_BASE_IDX                                                             0\n#define mmRIRB_WRITE_POINTER                                                                           0x0004\n#define mmRIRB_WRITE_POINTER_BASE_IDX                                                                  0\n#define mmRESPONSE_INTERRUPT_COUNT                                                                     0x0004\n#define mmRESPONSE_INTERRUPT_COUNT_BASE_IDX                                                            0\n#define mmRIRB_CONTROL                                                                                 0x0005\n#define mmRIRB_CONTROL_BASE_IDX                                                                        0\n#define mmRIRB_STATUS                                                                                  0x0005\n#define mmRIRB_STATUS_BASE_IDX                                                                         0\n#define mmRIRB_SIZE                                                                                    0x0005\n#define mmRIRB_SIZE_BASE_IDX                                                                           0\n#define mmAZENDPOINT_IMMEDIATE_COMMAND_INPUT_INTERFACE_DATA                                            0x0006\n#define mmAZENDPOINT_IMMEDIATE_COMMAND_INPUT_INTERFACE_DATA_BASE_IDX                                   0\n#define mmAZENDPOINT_IMMEDIATE_COMMAND_INPUT_INTERFACE_INDEX                                           0x0006\n#define mmAZENDPOINT_IMMEDIATE_COMMAND_INPUT_INTERFACE_INDEX_BASE_IDX                                  0\n#define mmAZENDPOINT_IMMEDIATE_COMMAND_OUTPUT_INTERFACE_DATA                                           0x0006\n#define mmAZENDPOINT_IMMEDIATE_COMMAND_OUTPUT_INTERFACE_DATA_BASE_IDX                                  0\n#define mmAZENDPOINT_IMMEDIATE_COMMAND_OUTPUT_INTERFACE_INDEX                                          0x0006\n#define mmAZENDPOINT_IMMEDIATE_COMMAND_OUTPUT_INTERFACE_INDEX_BASE_IDX                                 0\n#define mmAZROOT_IMMEDIATE_COMMAND_OUTPUT_INTERFACE_DATA                                               0x0006\n#define mmAZROOT_IMMEDIATE_COMMAND_OUTPUT_INTERFACE_DATA_BASE_IDX                                      0\n#define mmAZROOT_IMMEDIATE_COMMAND_OUTPUT_INTERFACE_INDEX                                              0x0006\n#define mmAZROOT_IMMEDIATE_COMMAND_OUTPUT_INTERFACE_INDEX_BASE_IDX                                     0\n#define mmIMMEDIATE_COMMAND_OUTPUT_INTERFACE                                                           0x0006\n#define mmIMMEDIATE_COMMAND_OUTPUT_INTERFACE_BASE_IDX                                                  0\n#define mmIMMEDIATE_COMMAND_OUTPUT_INTERFACE_DATA                                                      0x0006\n#define mmIMMEDIATE_COMMAND_OUTPUT_INTERFACE_DATA_BASE_IDX                                             0\n#define mmIMMEDIATE_COMMAND_OUTPUT_INTERFACE_INDEX                                                     0x0006\n#define mmIMMEDIATE_COMMAND_OUTPUT_INTERFACE_INDEX_BASE_IDX                                            0\n#define mmIMMEDIATE_RESPONSE_INPUT_INTERFACE                                                           0x0007\n#define mmIMMEDIATE_RESPONSE_INPUT_INTERFACE_BASE_IDX                                                  0\n#define mmIMMEDIATE_COMMAND_STATUS                                                                     0x0008\n#define mmIMMEDIATE_COMMAND_STATUS_BASE_IDX                                                            0\n#define mmDMA_POSITION_LOWER_BASE_ADDRESS                                                              0x000a\n#define mmDMA_POSITION_LOWER_BASE_ADDRESS_BASE_IDX                                                     0\n#define mmDMA_POSITION_UPPER_BASE_ADDRESS                                                              0x000b\n#define mmDMA_POSITION_UPPER_BASE_ADDRESS_BASE_IDX                                                     0\n#define mmWALL_CLOCK_COUNTER_ALIAS                                                                     0x074c\n#define mmWALL_CLOCK_COUNTER_ALIAS_BASE_IDX                                                            1\n\n\n\n\n#define mmAZSTREAM0_OUTPUT_STREAM_DESCRIPTOR_CONTROL_AND_STATUS                                        0x000e\n#define mmAZSTREAM0_OUTPUT_STREAM_DESCRIPTOR_CONTROL_AND_STATUS_BASE_IDX                               0\n#define mmAZSTREAM0_OUTPUT_STREAM_DESCRIPTOR_LINK_POSITION_IN_CURRENT_BUFFER                           0x000f\n#define mmAZSTREAM0_OUTPUT_STREAM_DESCRIPTOR_LINK_POSITION_IN_CURRENT_BUFFER_BASE_IDX                  0\n#define mmAZSTREAM0_OUTPUT_STREAM_DESCRIPTOR_CYCLIC_BUFFER_LENGTH                                      0x0010\n#define mmAZSTREAM0_OUTPUT_STREAM_DESCRIPTOR_CYCLIC_BUFFER_LENGTH_BASE_IDX                             0\n#define mmAZSTREAM0_OUTPUT_STREAM_DESCRIPTOR_LAST_VALID_INDEX                                          0x0011\n#define mmAZSTREAM0_OUTPUT_STREAM_DESCRIPTOR_LAST_VALID_INDEX_BASE_IDX                                 0\n#define mmAZSTREAM0_OUTPUT_STREAM_DESCRIPTOR_FIFO_SIZE                                                 0x0012\n#define mmAZSTREAM0_OUTPUT_STREAM_DESCRIPTOR_FIFO_SIZE_BASE_IDX                                        0\n#define mmAZSTREAM0_OUTPUT_STREAM_DESCRIPTOR_FORMAT                                                    0x0012\n#define mmAZSTREAM0_OUTPUT_STREAM_DESCRIPTOR_FORMAT_BASE_IDX                                           0\n#define mmAZSTREAM0_OUTPUT_STREAM_DESCRIPTOR_BDL_POINTER_LOWER_BASE_ADDRESS                            0x0014\n#define mmAZSTREAM0_OUTPUT_STREAM_DESCRIPTOR_BDL_POINTER_LOWER_BASE_ADDRESS_BASE_IDX                   0\n#define mmAZSTREAM0_OUTPUT_STREAM_DESCRIPTOR_BDL_POINTER_UPPER_BASE_ADDRESS                            0x0015\n#define mmAZSTREAM0_OUTPUT_STREAM_DESCRIPTOR_BDL_POINTER_UPPER_BASE_ADDRESS_BASE_IDX                   0\n#define mmAZSTREAM0_OUTPUT_STREAM_DESCRIPTOR_LINK_POSITION_IN_CURRENT_BUFFER_ALIAS                     0x0761\n#define mmAZSTREAM0_OUTPUT_STREAM_DESCRIPTOR_LINK_POSITION_IN_CURRENT_BUFFER_ALIAS_BASE_IDX            1\n\n\n\n\n#define mmAZSTREAM1_OUTPUT_STREAM_DESCRIPTOR_CONTROL_AND_STATUS                                        0x0016\n#define mmAZSTREAM1_OUTPUT_STREAM_DESCRIPTOR_CONTROL_AND_STATUS_BASE_IDX                               0\n#define mmAZSTREAM1_OUTPUT_STREAM_DESCRIPTOR_LINK_POSITION_IN_CURRENT_BUFFER                           0x0017\n#define mmAZSTREAM1_OUTPUT_STREAM_DESCRIPTOR_LINK_POSITION_IN_CURRENT_BUFFER_BASE_IDX                  0\n#define mmAZSTREAM1_OUTPUT_STREAM_DESCRIPTOR_CYCLIC_BUFFER_LENGTH                                      0x0018\n#define mmAZSTREAM1_OUTPUT_STREAM_DESCRIPTOR_CYCLIC_BUFFER_LENGTH_BASE_IDX                             0\n#define mmAZSTREAM1_OUTPUT_STREAM_DESCRIPTOR_LAST_VALID_INDEX                                          0x0019\n#define mmAZSTREAM1_OUTPUT_STREAM_DESCRIPTOR_LAST_VALID_INDEX_BASE_IDX                                 0\n#define mmAZSTREAM1_OUTPUT_STREAM_DESCRIPTOR_FIFO_SIZE                                                 0x001a\n#define mmAZSTREAM1_OUTPUT_STREAM_DESCRIPTOR_FIFO_SIZE_BASE_IDX                                        0\n#define mmAZSTREAM1_OUTPUT_STREAM_DESCRIPTOR_FORMAT                                                    0x001a\n#define mmAZSTREAM1_OUTPUT_STREAM_DESCRIPTOR_FORMAT_BASE_IDX                                           0\n#define mmAZSTREAM1_OUTPUT_STREAM_DESCRIPTOR_BDL_POINTER_LOWER_BASE_ADDRESS                            0x001c\n#define mmAZSTREAM1_OUTPUT_STREAM_DESCRIPTOR_BDL_POINTER_LOWER_BASE_ADDRESS_BASE_IDX                   0\n#define mmAZSTREAM1_OUTPUT_STREAM_DESCRIPTOR_BDL_POINTER_UPPER_BASE_ADDRESS                            0x001d\n#define mmAZSTREAM1_OUTPUT_STREAM_DESCRIPTOR_BDL_POINTER_UPPER_BASE_ADDRESS_BASE_IDX                   0\n#define mmAZSTREAM1_OUTPUT_STREAM_DESCRIPTOR_LINK_POSITION_IN_CURRENT_BUFFER_ALIAS                     0x0769\n#define mmAZSTREAM1_OUTPUT_STREAM_DESCRIPTOR_LINK_POSITION_IN_CURRENT_BUFFER_ALIAS_BASE_IDX            1\n\n\n\n\n#define mmAZSTREAM2_OUTPUT_STREAM_DESCRIPTOR_CONTROL_AND_STATUS                                        0x001e\n#define mmAZSTREAM2_OUTPUT_STREAM_DESCRIPTOR_CONTROL_AND_STATUS_BASE_IDX                               0\n#define mmAZSTREAM2_OUTPUT_STREAM_DESCRIPTOR_LINK_POSITION_IN_CURRENT_BUFFER                           0x001f\n#define mmAZSTREAM2_OUTPUT_STREAM_DESCRIPTOR_LINK_POSITION_IN_CURRENT_BUFFER_BASE_IDX                  0\n#define mmAZSTREAM2_OUTPUT_STREAM_DESCRIPTOR_CYCLIC_BUFFER_LENGTH                                      0x0020\n#define mmAZSTREAM2_OUTPUT_STREAM_DESCRIPTOR_CYCLIC_BUFFER_LENGTH_BASE_IDX                             0\n#define mmAZSTREAM2_OUTPUT_STREAM_DESCRIPTOR_LAST_VALID_INDEX                                          0x0021\n#define mmAZSTREAM2_OUTPUT_STREAM_DESCRIPTOR_LAST_VALID_INDEX_BASE_IDX                                 0\n#define mmAZSTREAM2_OUTPUT_STREAM_DESCRIPTOR_FIFO_SIZE                                                 0x0022\n#define mmAZSTREAM2_OUTPUT_STREAM_DESCRIPTOR_FIFO_SIZE_BASE_IDX                                        0\n#define mmAZSTREAM2_OUTPUT_STREAM_DESCRIPTOR_FORMAT                                                    0x0022\n#define mmAZSTREAM2_OUTPUT_STREAM_DESCRIPTOR_FORMAT_BASE_IDX                                           0\n#define mmAZSTREAM2_OUTPUT_STREAM_DESCRIPTOR_BDL_POINTER_LOWER_BASE_ADDRESS                            0x0024\n#define mmAZSTREAM2_OUTPUT_STREAM_DESCRIPTOR_BDL_POINTER_LOWER_BASE_ADDRESS_BASE_IDX                   0\n#define mmAZSTREAM2_OUTPUT_STREAM_DESCRIPTOR_BDL_POINTER_UPPER_BASE_ADDRESS                            0x0025\n#define mmAZSTREAM2_OUTPUT_STREAM_DESCRIPTOR_BDL_POINTER_UPPER_BASE_ADDRESS_BASE_IDX                   0\n#define mmAZSTREAM2_OUTPUT_STREAM_DESCRIPTOR_LINK_POSITION_IN_CURRENT_BUFFER_ALIAS                     0x0771\n#define mmAZSTREAM2_OUTPUT_STREAM_DESCRIPTOR_LINK_POSITION_IN_CURRENT_BUFFER_ALIAS_BASE_IDX            1\n\n\n\n\n#define mmAZSTREAM3_OUTPUT_STREAM_DESCRIPTOR_CONTROL_AND_STATUS                                        0x0026\n#define mmAZSTREAM3_OUTPUT_STREAM_DESCRIPTOR_CONTROL_AND_STATUS_BASE_IDX                               0\n#define mmAZSTREAM3_OUTPUT_STREAM_DESCRIPTOR_LINK_POSITION_IN_CURRENT_BUFFER                           0x0027\n#define mmAZSTREAM3_OUTPUT_STREAM_DESCRIPTOR_LINK_POSITION_IN_CURRENT_BUFFER_BASE_IDX                  0\n#define mmAZSTREAM3_OUTPUT_STREAM_DESCRIPTOR_CYCLIC_BUFFER_LENGTH                                      0x0028\n#define mmAZSTREAM3_OUTPUT_STREAM_DESCRIPTOR_CYCLIC_BUFFER_LENGTH_BASE_IDX                             0\n#define mmAZSTREAM3_OUTPUT_STREAM_DESCRIPTOR_LAST_VALID_INDEX                                          0x0029\n#define mmAZSTREAM3_OUTPUT_STREAM_DESCRIPTOR_LAST_VALID_INDEX_BASE_IDX                                 0\n#define mmAZSTREAM3_OUTPUT_STREAM_DESCRIPTOR_FIFO_SIZE                                                 0x002a\n#define mmAZSTREAM3_OUTPUT_STREAM_DESCRIPTOR_FIFO_SIZE_BASE_IDX                                        0\n#define mmAZSTREAM3_OUTPUT_STREAM_DESCRIPTOR_FORMAT                                                    0x002a\n#define mmAZSTREAM3_OUTPUT_STREAM_DESCRIPTOR_FORMAT_BASE_IDX                                           0\n#define mmAZSTREAM3_OUTPUT_STREAM_DESCRIPTOR_BDL_POINTER_LOWER_BASE_ADDRESS                            0x002c\n#define mmAZSTREAM3_OUTPUT_STREAM_DESCRIPTOR_BDL_POINTER_LOWER_BASE_ADDRESS_BASE_IDX                   0\n#define mmAZSTREAM3_OUTPUT_STREAM_DESCRIPTOR_BDL_POINTER_UPPER_BASE_ADDRESS                            0x002d\n#define mmAZSTREAM3_OUTPUT_STREAM_DESCRIPTOR_BDL_POINTER_UPPER_BASE_ADDRESS_BASE_IDX                   0\n#define mmAZSTREAM3_OUTPUT_STREAM_DESCRIPTOR_LINK_POSITION_IN_CURRENT_BUFFER_ALIAS                     0x0779\n#define mmAZSTREAM3_OUTPUT_STREAM_DESCRIPTOR_LINK_POSITION_IN_CURRENT_BUFFER_ALIAS_BASE_IDX            1\n\n\n\n\n#define mmAZSTREAM4_OUTPUT_STREAM_DESCRIPTOR_CONTROL_AND_STATUS                                        0x002e\n#define mmAZSTREAM4_OUTPUT_STREAM_DESCRIPTOR_CONTROL_AND_STATUS_BASE_IDX                               0\n#define mmAZSTREAM4_OUTPUT_STREAM_DESCRIPTOR_LINK_POSITION_IN_CURRENT_BUFFER                           0x002f\n#define mmAZSTREAM4_OUTPUT_STREAM_DESCRIPTOR_LINK_POSITION_IN_CURRENT_BUFFER_BASE_IDX                  0\n#define mmAZSTREAM4_OUTPUT_STREAM_DESCRIPTOR_CYCLIC_BUFFER_LENGTH                                      0x0030\n#define mmAZSTREAM4_OUTPUT_STREAM_DESCRIPTOR_CYCLIC_BUFFER_LENGTH_BASE_IDX                             0\n#define mmAZSTREAM4_OUTPUT_STREAM_DESCRIPTOR_LAST_VALID_INDEX                                          0x0031\n#define mmAZSTREAM4_OUTPUT_STREAM_DESCRIPTOR_LAST_VALID_INDEX_BASE_IDX                                 0\n#define mmAZSTREAM4_OUTPUT_STREAM_DESCRIPTOR_FIFO_SIZE                                                 0x0032\n#define mmAZSTREAM4_OUTPUT_STREAM_DESCRIPTOR_FIFO_SIZE_BASE_IDX                                        0\n#define mmAZSTREAM4_OUTPUT_STREAM_DESCRIPTOR_FORMAT                                                    0x0032\n#define mmAZSTREAM4_OUTPUT_STREAM_DESCRIPTOR_FORMAT_BASE_IDX                                           0\n#define mmAZSTREAM4_OUTPUT_STREAM_DESCRIPTOR_BDL_POINTER_LOWER_BASE_ADDRESS                            0x0034\n#define mmAZSTREAM4_OUTPUT_STREAM_DESCRIPTOR_BDL_POINTER_LOWER_BASE_ADDRESS_BASE_IDX                   0\n#define mmAZSTREAM4_OUTPUT_STREAM_DESCRIPTOR_BDL_POINTER_UPPER_BASE_ADDRESS                            0x0035\n#define mmAZSTREAM4_OUTPUT_STREAM_DESCRIPTOR_BDL_POINTER_UPPER_BASE_ADDRESS_BASE_IDX                   0\n#define mmAZSTREAM4_OUTPUT_STREAM_DESCRIPTOR_LINK_POSITION_IN_CURRENT_BUFFER_ALIAS                     0x0781\n#define mmAZSTREAM4_OUTPUT_STREAM_DESCRIPTOR_LINK_POSITION_IN_CURRENT_BUFFER_ALIAS_BASE_IDX            1\n\n\n\n\n#define mmAZSTREAM5_OUTPUT_STREAM_DESCRIPTOR_CONTROL_AND_STATUS                                        0x0036\n#define mmAZSTREAM5_OUTPUT_STREAM_DESCRIPTOR_CONTROL_AND_STATUS_BASE_IDX                               0\n#define mmAZSTREAM5_OUTPUT_STREAM_DESCRIPTOR_LINK_POSITION_IN_CURRENT_BUFFER                           0x0037\n#define mmAZSTREAM5_OUTPUT_STREAM_DESCRIPTOR_LINK_POSITION_IN_CURRENT_BUFFER_BASE_IDX                  0\n#define mmAZSTREAM5_OUTPUT_STREAM_DESCRIPTOR_CYCLIC_BUFFER_LENGTH                                      0x0038\n#define mmAZSTREAM5_OUTPUT_STREAM_DESCRIPTOR_CYCLIC_BUFFER_LENGTH_BASE_IDX                             0\n#define mmAZSTREAM5_OUTPUT_STREAM_DESCRIPTOR_LAST_VALID_INDEX                                          0x0039\n#define mmAZSTREAM5_OUTPUT_STREAM_DESCRIPTOR_LAST_VALID_INDEX_BASE_IDX                                 0\n#define mmAZSTREAM5_OUTPUT_STREAM_DESCRIPTOR_FIFO_SIZE                                                 0x003a\n#define mmAZSTREAM5_OUTPUT_STREAM_DESCRIPTOR_FIFO_SIZE_BASE_IDX                                        0\n#define mmAZSTREAM5_OUTPUT_STREAM_DESCRIPTOR_FORMAT                                                    0x003a\n#define mmAZSTREAM5_OUTPUT_STREAM_DESCRIPTOR_FORMAT_BASE_IDX                                           0\n#define mmAZSTREAM5_OUTPUT_STREAM_DESCRIPTOR_BDL_POINTER_LOWER_BASE_ADDRESS                            0x003c\n#define mmAZSTREAM5_OUTPUT_STREAM_DESCRIPTOR_BDL_POINTER_LOWER_BASE_ADDRESS_BASE_IDX                   0\n#define mmAZSTREAM5_OUTPUT_STREAM_DESCRIPTOR_BDL_POINTER_UPPER_BASE_ADDRESS                            0x003d\n#define mmAZSTREAM5_OUTPUT_STREAM_DESCRIPTOR_BDL_POINTER_UPPER_BASE_ADDRESS_BASE_IDX                   0\n#define mmAZSTREAM5_OUTPUT_STREAM_DESCRIPTOR_LINK_POSITION_IN_CURRENT_BUFFER_ALIAS                     0x0789\n#define mmAZSTREAM5_OUTPUT_STREAM_DESCRIPTOR_LINK_POSITION_IN_CURRENT_BUFFER_ALIAS_BASE_IDX            1\n\n\n\n\n#define mmAZSTREAM6_OUTPUT_STREAM_DESCRIPTOR_CONTROL_AND_STATUS                                        0x003e\n#define mmAZSTREAM6_OUTPUT_STREAM_DESCRIPTOR_CONTROL_AND_STATUS_BASE_IDX                               0\n#define mmAZSTREAM6_OUTPUT_STREAM_DESCRIPTOR_LINK_POSITION_IN_CURRENT_BUFFER                           0x003f\n#define mmAZSTREAM6_OUTPUT_STREAM_DESCRIPTOR_LINK_POSITION_IN_CURRENT_BUFFER_BASE_IDX                  0\n#define mmAZSTREAM6_OUTPUT_STREAM_DESCRIPTOR_CYCLIC_BUFFER_LENGTH                                      0x0040\n#define mmAZSTREAM6_OUTPUT_STREAM_DESCRIPTOR_CYCLIC_BUFFER_LENGTH_BASE_IDX                             0\n#define mmAZSTREAM6_OUTPUT_STREAM_DESCRIPTOR_LAST_VALID_INDEX                                          0x0041\n#define mmAZSTREAM6_OUTPUT_STREAM_DESCRIPTOR_LAST_VALID_INDEX_BASE_IDX                                 0\n#define mmAZSTREAM6_OUTPUT_STREAM_DESCRIPTOR_FIFO_SIZE                                                 0x0042\n#define mmAZSTREAM6_OUTPUT_STREAM_DESCRIPTOR_FIFO_SIZE_BASE_IDX                                        0\n#define mmAZSTREAM6_OUTPUT_STREAM_DESCRIPTOR_FORMAT                                                    0x0042\n#define mmAZSTREAM6_OUTPUT_STREAM_DESCRIPTOR_FORMAT_BASE_IDX                                           0\n#define mmAZSTREAM6_OUTPUT_STREAM_DESCRIPTOR_BDL_POINTER_LOWER_BASE_ADDRESS                            0x0044\n#define mmAZSTREAM6_OUTPUT_STREAM_DESCRIPTOR_BDL_POINTER_LOWER_BASE_ADDRESS_BASE_IDX                   0\n#define mmAZSTREAM6_OUTPUT_STREAM_DESCRIPTOR_BDL_POINTER_UPPER_BASE_ADDRESS                            0x0045\n#define mmAZSTREAM6_OUTPUT_STREAM_DESCRIPTOR_BDL_POINTER_UPPER_BASE_ADDRESS_BASE_IDX                   0\n#define mmAZSTREAM6_OUTPUT_STREAM_DESCRIPTOR_LINK_POSITION_IN_CURRENT_BUFFER_ALIAS                     0x0791\n#define mmAZSTREAM6_OUTPUT_STREAM_DESCRIPTOR_LINK_POSITION_IN_CURRENT_BUFFER_ALIAS_BASE_IDX            1\n\n\n\n\n#define mmAZSTREAM7_OUTPUT_STREAM_DESCRIPTOR_CONTROL_AND_STATUS                                        0x0046\n#define mmAZSTREAM7_OUTPUT_STREAM_DESCRIPTOR_CONTROL_AND_STATUS_BASE_IDX                               0\n#define mmAZSTREAM7_OUTPUT_STREAM_DESCRIPTOR_LINK_POSITION_IN_CURRENT_BUFFER                           0x0047\n#define mmAZSTREAM7_OUTPUT_STREAM_DESCRIPTOR_LINK_POSITION_IN_CURRENT_BUFFER_BASE_IDX                  0\n#define mmAZSTREAM7_OUTPUT_STREAM_DESCRIPTOR_CYCLIC_BUFFER_LENGTH                                      0x0048\n#define mmAZSTREAM7_OUTPUT_STREAM_DESCRIPTOR_CYCLIC_BUFFER_LENGTH_BASE_IDX                             0\n#define mmAZSTREAM7_OUTPUT_STREAM_DESCRIPTOR_LAST_VALID_INDEX                                          0x0049\n#define mmAZSTREAM7_OUTPUT_STREAM_DESCRIPTOR_LAST_VALID_INDEX_BASE_IDX                                 0\n#define mmAZSTREAM7_OUTPUT_STREAM_DESCRIPTOR_FIFO_SIZE                                                 0x004a\n#define mmAZSTREAM7_OUTPUT_STREAM_DESCRIPTOR_FIFO_SIZE_BASE_IDX                                        0\n#define mmAZSTREAM7_OUTPUT_STREAM_DESCRIPTOR_FORMAT                                                    0x004a\n#define mmAZSTREAM7_OUTPUT_STREAM_DESCRIPTOR_FORMAT_BASE_IDX                                           0\n#define mmAZSTREAM7_OUTPUT_STREAM_DESCRIPTOR_BDL_POINTER_LOWER_BASE_ADDRESS                            0x004c\n#define mmAZSTREAM7_OUTPUT_STREAM_DESCRIPTOR_BDL_POINTER_LOWER_BASE_ADDRESS_BASE_IDX                   0\n#define mmAZSTREAM7_OUTPUT_STREAM_DESCRIPTOR_BDL_POINTER_UPPER_BASE_ADDRESS                            0x004d\n#define mmAZSTREAM7_OUTPUT_STREAM_DESCRIPTOR_BDL_POINTER_UPPER_BASE_ADDRESS_BASE_IDX                   0\n#define mmAZSTREAM7_OUTPUT_STREAM_DESCRIPTOR_LINK_POSITION_IN_CURRENT_BUFFER_ALIAS                     0x0799\n#define mmAZSTREAM7_OUTPUT_STREAM_DESCRIPTOR_LINK_POSITION_IN_CURRENT_BUFFER_ALIAS_BASE_IDX            1\n\n\n\n\n#define ixAZF0STREAM0_AZALIA_FIFO_SIZE_CONTROL                                                         0x0000\n#define ixAZF0STREAM0_AZALIA_LATENCY_COUNTER_CONTROL                                                   0x0001\n#define ixAZF0STREAM0_AZALIA_WORSTCASE_LATENCY_COUNT                                                   0x0002\n#define ixAZF0STREAM0_AZALIA_CUMULATIVE_LATENCY_COUNT                                                  0x0003\n#define ixAZF0STREAM0_AZALIA_CUMULATIVE_REQUEST_COUNT                                                  0x0004\n\n\n\n\n#define ixAZF0STREAM1_AZALIA_FIFO_SIZE_CONTROL                                                         0x0000\n#define ixAZF0STREAM1_AZALIA_LATENCY_COUNTER_CONTROL                                                   0x0001\n#define ixAZF0STREAM1_AZALIA_WORSTCASE_LATENCY_COUNT                                                   0x0002\n#define ixAZF0STREAM1_AZALIA_CUMULATIVE_LATENCY_COUNT                                                  0x0003\n#define ixAZF0STREAM1_AZALIA_CUMULATIVE_REQUEST_COUNT                                                  0x0004\n\n\n\n\n#define ixAZF0STREAM2_AZALIA_FIFO_SIZE_CONTROL                                                         0x0000\n#define ixAZF0STREAM2_AZALIA_LATENCY_COUNTER_CONTROL                                                   0x0001\n#define ixAZF0STREAM2_AZALIA_WORSTCASE_LATENCY_COUNT                                                   0x0002\n#define ixAZF0STREAM2_AZALIA_CUMULATIVE_LATENCY_COUNT                                                  0x0003\n#define ixAZF0STREAM2_AZALIA_CUMULATIVE_REQUEST_COUNT                                                  0x0004\n\n\n\n\n#define ixAZF0STREAM3_AZALIA_FIFO_SIZE_CONTROL                                                         0x0000\n#define ixAZF0STREAM3_AZALIA_LATENCY_COUNTER_CONTROL                                                   0x0001\n#define ixAZF0STREAM3_AZALIA_WORSTCASE_LATENCY_COUNT                                                   0x0002\n#define ixAZF0STREAM3_AZALIA_CUMULATIVE_LATENCY_COUNT                                                  0x0003\n#define ixAZF0STREAM3_AZALIA_CUMULATIVE_REQUEST_COUNT                                                  0x0004\n\n\n\n\n#define ixAZF0STREAM4_AZALIA_FIFO_SIZE_CONTROL                                                         0x0000\n#define ixAZF0STREAM4_AZALIA_LATENCY_COUNTER_CONTROL                                                   0x0001\n#define ixAZF0STREAM4_AZALIA_WORSTCASE_LATENCY_COUNT                                                   0x0002\n#define ixAZF0STREAM4_AZALIA_CUMULATIVE_LATENCY_COUNT                                                  0x0003\n#define ixAZF0STREAM4_AZALIA_CUMULATIVE_REQUEST_COUNT                                                  0x0004\n\n\n\n\n#define ixAZF0STREAM5_AZALIA_FIFO_SIZE_CONTROL                                                         0x0000\n#define ixAZF0STREAM5_AZALIA_LATENCY_COUNTER_CONTROL                                                   0x0001\n#define ixAZF0STREAM5_AZALIA_WORSTCASE_LATENCY_COUNT                                                   0x0002\n#define ixAZF0STREAM5_AZALIA_CUMULATIVE_LATENCY_COUNT                                                  0x0003\n#define ixAZF0STREAM5_AZALIA_CUMULATIVE_REQUEST_COUNT                                                  0x0004\n\n\n\n\n#define ixAZF0STREAM6_AZALIA_FIFO_SIZE_CONTROL                                                         0x0000\n#define ixAZF0STREAM6_AZALIA_LATENCY_COUNTER_CONTROL                                                   0x0001\n#define ixAZF0STREAM6_AZALIA_WORSTCASE_LATENCY_COUNT                                                   0x0002\n#define ixAZF0STREAM6_AZALIA_CUMULATIVE_LATENCY_COUNT                                                  0x0003\n#define ixAZF0STREAM6_AZALIA_CUMULATIVE_REQUEST_COUNT                                                  0x0004\n\n\n\n\n#define ixAZF0STREAM7_AZALIA_FIFO_SIZE_CONTROL                                                         0x0000\n#define ixAZF0STREAM7_AZALIA_LATENCY_COUNTER_CONTROL                                                   0x0001\n#define ixAZF0STREAM7_AZALIA_WORSTCASE_LATENCY_COUNT                                                   0x0002\n#define ixAZF0STREAM7_AZALIA_CUMULATIVE_LATENCY_COUNT                                                  0x0003\n#define ixAZF0STREAM7_AZALIA_CUMULATIVE_REQUEST_COUNT                                                  0x0004\n\n\n\n\n#define ixAZF0STREAM8_AZALIA_FIFO_SIZE_CONTROL                                                         0x0000\n#define ixAZF0STREAM8_AZALIA_LATENCY_COUNTER_CONTROL                                                   0x0001\n#define ixAZF0STREAM8_AZALIA_WORSTCASE_LATENCY_COUNT                                                   0x0002\n#define ixAZF0STREAM8_AZALIA_CUMULATIVE_LATENCY_COUNT                                                  0x0003\n#define ixAZF0STREAM8_AZALIA_CUMULATIVE_REQUEST_COUNT                                                  0x0004\n\n\n\n\n#define ixAZF0STREAM9_AZALIA_FIFO_SIZE_CONTROL                                                         0x0000\n#define ixAZF0STREAM9_AZALIA_LATENCY_COUNTER_CONTROL                                                   0x0001\n#define ixAZF0STREAM9_AZALIA_WORSTCASE_LATENCY_COUNT                                                   0x0002\n#define ixAZF0STREAM9_AZALIA_CUMULATIVE_LATENCY_COUNT                                                  0x0003\n#define ixAZF0STREAM9_AZALIA_CUMULATIVE_REQUEST_COUNT                                                  0x0004\n\n\n\n\n#define ixAZF0STREAM10_AZALIA_FIFO_SIZE_CONTROL                                                        0x0000\n#define ixAZF0STREAM10_AZALIA_LATENCY_COUNTER_CONTROL                                                  0x0001\n#define ixAZF0STREAM10_AZALIA_WORSTCASE_LATENCY_COUNT                                                  0x0002\n#define ixAZF0STREAM10_AZALIA_CUMULATIVE_LATENCY_COUNT                                                 0x0003\n#define ixAZF0STREAM10_AZALIA_CUMULATIVE_REQUEST_COUNT                                                 0x0004\n\n\n\n\n#define ixAZF0STREAM11_AZALIA_FIFO_SIZE_CONTROL                                                        0x0000\n#define ixAZF0STREAM11_AZALIA_LATENCY_COUNTER_CONTROL                                                  0x0001\n#define ixAZF0STREAM11_AZALIA_WORSTCASE_LATENCY_COUNT                                                  0x0002\n#define ixAZF0STREAM11_AZALIA_CUMULATIVE_LATENCY_COUNT                                                 0x0003\n#define ixAZF0STREAM11_AZALIA_CUMULATIVE_REQUEST_COUNT                                                 0x0004\n\n\n\n\n#define ixAZF0STREAM12_AZALIA_FIFO_SIZE_CONTROL                                                        0x0000\n#define ixAZF0STREAM12_AZALIA_LATENCY_COUNTER_CONTROL                                                  0x0001\n#define ixAZF0STREAM12_AZALIA_WORSTCASE_LATENCY_COUNT                                                  0x0002\n#define ixAZF0STREAM12_AZALIA_CUMULATIVE_LATENCY_COUNT                                                 0x0003\n#define ixAZF0STREAM12_AZALIA_CUMULATIVE_REQUEST_COUNT                                                 0x0004\n\n\n\n\n#define ixAZF0STREAM13_AZALIA_FIFO_SIZE_CONTROL                                                        0x0000\n#define ixAZF0STREAM13_AZALIA_LATENCY_COUNTER_CONTROL                                                  0x0001\n#define ixAZF0STREAM13_AZALIA_WORSTCASE_LATENCY_COUNT                                                  0x0002\n#define ixAZF0STREAM13_AZALIA_CUMULATIVE_LATENCY_COUNT                                                 0x0003\n#define ixAZF0STREAM13_AZALIA_CUMULATIVE_REQUEST_COUNT                                                 0x0004\n\n\n\n\n#define ixAZF0STREAM14_AZALIA_FIFO_SIZE_CONTROL                                                        0x0000\n#define ixAZF0STREAM14_AZALIA_LATENCY_COUNTER_CONTROL                                                  0x0001\n#define ixAZF0STREAM14_AZALIA_WORSTCASE_LATENCY_COUNT                                                  0x0002\n#define ixAZF0STREAM14_AZALIA_CUMULATIVE_LATENCY_COUNT                                                 0x0003\n#define ixAZF0STREAM14_AZALIA_CUMULATIVE_REQUEST_COUNT                                                 0x0004\n\n\n\n\n#define ixAZF0STREAM15_AZALIA_FIFO_SIZE_CONTROL                                                        0x0000\n#define ixAZF0STREAM15_AZALIA_LATENCY_COUNTER_CONTROL                                                  0x0001\n#define ixAZF0STREAM15_AZALIA_WORSTCASE_LATENCY_COUNT                                                  0x0002\n#define ixAZF0STREAM15_AZALIA_CUMULATIVE_LATENCY_COUNT                                                 0x0003\n#define ixAZF0STREAM15_AZALIA_CUMULATIVE_REQUEST_COUNT                                                 0x0004\n\n\n\n\n#define ixAZF0ENDPOINT0_AZALIA_F0_CODEC_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES                  0x0001\n#define ixAZF0ENDPOINT0_AZALIA_F0_CODEC_CONVERTER_CONTROL_CONVERTER_FORMAT                             0x0002\n#define ixAZF0ENDPOINT0_AZALIA_F0_CODEC_CONVERTER_CONTROL_CHANNEL_STREAM_ID                            0x0003\n#define ixAZF0ENDPOINT0_AZALIA_F0_CODEC_CONVERTER_CONTROL_DIGITAL_CONVERTER                            0x0004\n#define ixAZF0ENDPOINT0_AZALIA_F0_CODEC_CONVERTER_PARAMETER_STREAM_FORMATS                             0x0005\n#define ixAZF0ENDPOINT0_AZALIA_F0_CODEC_CONVERTER_PARAMETER_SUPPORTED_SIZE_RATES                       0x0006\n#define ixAZF0ENDPOINT0_AZALIA_F0_CODEC_CONVERTER_STRIPE_CONTROL                                       0x0007\n#define ixAZF0ENDPOINT0_AZALIA_F0_CODEC_CONVERTER_CONTROL_RAMP_RATE                                    0x0008\n#define ixAZF0ENDPOINT0_AZALIA_F0_CODEC_CONVERTER_CONTROL_GTC_EMBEDDING                                0x0009\n#define ixAZF0ENDPOINT0_AZALIA_F0_CODEC_CONVERTER_GTC_COUNTER_DELTA                                    0x000c\n#define ixAZF0ENDPOINT0_AZALIA_F0_CODEC_CONVERTER_GTC_COUNTER_DELTA_MIN                                0x000d\n#define ixAZF0ENDPOINT0_AZALIA_F0_CODEC_CONVERTER_GTC_COUNTER_DELTA_MAX                                0x000e\n#define ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES                        0x0020\n#define ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_PARAMETER_CAPABILITIES                                     0x0021\n#define ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_CONTROL_UNSOLICITED_RESPONSE                               0x0022\n#define ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_CONTROL_RESPONSE_PIN_SENSE                                 0x0023\n#define ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_CONTROL_WIDGET_CONTROL                                     0x0024\n#define ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_CONTROL_CHANNEL_SPEAKER                                    0x0025\n#define ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR0                                  0x0028\n#define ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR1                                  0x0029\n#define ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR2                                  0x002a\n#define ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR3                                  0x002b\n#define ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR4                                  0x002c\n#define ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR5                                  0x002d\n#define ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR6                                  0x002e\n#define ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR7                                  0x002f\n#define ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR8                                  0x0030\n#define ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR9                                  0x0031\n#define ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR10                                 0x0032\n#define ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR11                                 0x0033\n#define ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR12                                 0x0034\n#define ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR13                                 0x0035\n#define ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_CONTROL_MULTICHANNEL_ENABLE                                0x0036\n#define ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_CONTROL_RESPONSE_LIPSYNC                                   0x0037\n#define ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_CONTROL_RESPONSE_HBR                                       0x0038\n#define ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO0                                         0x003a\n#define ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO1                                         0x003b\n#define ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO2                                         0x003c\n#define ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO3                                         0x003d\n#define ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO4                                         0x003e\n#define ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO5                                         0x003f\n#define ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO6                                         0x0040\n#define ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO7                                         0x0041\n#define ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO8                                         0x0042\n#define ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_CONTROL_HOT_PLUG_CONTROL                                   0x0054\n#define ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_CONTROL_UNSOLICITED_RESPONSE_FORCE                         0x0055\n#define ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_CONTROL_RESPONSE_CONFIGURATION_DEFAULT                     0x0056\n#define ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_CONTROL_MULTICHANNEL_ENABLE2                               0x0057\n#define ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_CONTROL_MULTICHANNEL_MODE                                  0x0058\n#define ixAZF0ENDPOINT0_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_0                                      0x0059\n#define ixAZF0ENDPOINT0_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_1                                      0x005a\n#define ixAZF0ENDPOINT0_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_2                                      0x005b\n#define ixAZF0ENDPOINT0_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_3                                      0x005c\n#define ixAZF0ENDPOINT0_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_4                                      0x005d\n#define ixAZF0ENDPOINT0_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_5                                      0x005e\n#define ixAZF0ENDPOINT0_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_6                                      0x005f\n#define ixAZF0ENDPOINT0_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_7                                      0x0060\n#define ixAZF0ENDPOINT0_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_8                                      0x0061\n#define ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_ASSOCIATION_INFO                                           0x0062\n#define ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_CONTROL_DIGITAL_OUTPUT_STATUS                              0x0063\n#define ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_CONTROL_LPIB_SNAPSHOT_CONTROL                              0x0064\n#define ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_CONTROL_LPIB                                               0x0065\n#define ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_CONTROL_LPIB_TIMER_SNAPSHOT                                0x0066\n#define ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_CONTROL_CODING_TYPE                                        0x0067\n#define ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_CONTROL_FORMAT_CHANGED                                     0x0068\n#define ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_CONTROL_WIRELESS_DISPLAY_IDENTIFICATION                    0x0069\n#define ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_CONTROL_REMOTE_KEEPALIVE                                   0x006a\n#define ixAZF0ENDPOINT0_AZALIA_F0_AUDIO_ENABLE_STATUS                                                  0x006b\n#define ixAZF0ENDPOINT0_AZALIA_F0_AUDIO_ENABLED_INT_STATUS                                             0x006c\n#define ixAZF0ENDPOINT0_AZALIA_F0_AUDIO_DISABLED_INT_STATUS                                            0x006d\n#define ixAZF0ENDPOINT0_AZALIA_F0_AUDIO_FORMAT_CHANGED_INT_STATUS                                      0x006e\n\n\n\n\n#define ixAZF0ENDPOINT1_AZALIA_F0_CODEC_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES                  0x0001\n#define ixAZF0ENDPOINT1_AZALIA_F0_CODEC_CONVERTER_CONTROL_CONVERTER_FORMAT                             0x0002\n#define ixAZF0ENDPOINT1_AZALIA_F0_CODEC_CONVERTER_CONTROL_CHANNEL_STREAM_ID                            0x0003\n#define ixAZF0ENDPOINT1_AZALIA_F0_CODEC_CONVERTER_CONTROL_DIGITAL_CONVERTER                            0x0004\n#define ixAZF0ENDPOINT1_AZALIA_F0_CODEC_CONVERTER_PARAMETER_STREAM_FORMATS                             0x0005\n#define ixAZF0ENDPOINT1_AZALIA_F0_CODEC_CONVERTER_PARAMETER_SUPPORTED_SIZE_RATES                       0x0006\n#define ixAZF0ENDPOINT1_AZALIA_F0_CODEC_CONVERTER_STRIPE_CONTROL                                       0x0007\n#define ixAZF0ENDPOINT1_AZALIA_F0_CODEC_CONVERTER_CONTROL_RAMP_RATE                                    0x0008\n#define ixAZF0ENDPOINT1_AZALIA_F0_CODEC_CONVERTER_CONTROL_GTC_EMBEDDING                                0x0009\n#define ixAZF0ENDPOINT1_AZALIA_F0_CODEC_CONVERTER_GTC_COUNTER_DELTA                                    0x000c\n#define ixAZF0ENDPOINT1_AZALIA_F0_CODEC_CONVERTER_GTC_COUNTER_DELTA_MIN                                0x000d\n#define ixAZF0ENDPOINT1_AZALIA_F0_CODEC_CONVERTER_GTC_COUNTER_DELTA_MAX                                0x000e\n#define ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES                        0x0020\n#define ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_PARAMETER_CAPABILITIES                                     0x0021\n#define ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_CONTROL_UNSOLICITED_RESPONSE                               0x0022\n#define ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_CONTROL_RESPONSE_PIN_SENSE                                 0x0023\n#define ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_CONTROL_WIDGET_CONTROL                                     0x0024\n#define ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_CONTROL_CHANNEL_SPEAKER                                    0x0025\n#define ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR0                                  0x0028\n#define ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR1                                  0x0029\n#define ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR2                                  0x002a\n#define ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR3                                  0x002b\n#define ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR4                                  0x002c\n#define ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR5                                  0x002d\n#define ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR6                                  0x002e\n#define ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR7                                  0x002f\n#define ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR8                                  0x0030\n#define ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR9                                  0x0031\n#define ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR10                                 0x0032\n#define ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR11                                 0x0033\n#define ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR12                                 0x0034\n#define ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR13                                 0x0035\n#define ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_CONTROL_MULTICHANNEL_ENABLE                                0x0036\n#define ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_CONTROL_RESPONSE_LIPSYNC                                   0x0037\n#define ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_CONTROL_RESPONSE_HBR                                       0x0038\n#define ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO0                                         0x003a\n#define ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO1                                         0x003b\n#define ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO2                                         0x003c\n#define ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO3                                         0x003d\n#define ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO4                                         0x003e\n#define ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO5                                         0x003f\n#define ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO6                                         0x0040\n#define ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO7                                         0x0041\n#define ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO8                                         0x0042\n#define ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_CONTROL_HOT_PLUG_CONTROL                                   0x0054\n#define ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_CONTROL_UNSOLICITED_RESPONSE_FORCE                         0x0055\n#define ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_CONTROL_RESPONSE_CONFIGURATION_DEFAULT                     0x0056\n#define ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_CONTROL_MULTICHANNEL_ENABLE2                               0x0057\n#define ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_CONTROL_MULTICHANNEL_MODE                                  0x0058\n#define ixAZF0ENDPOINT1_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_0                                      0x0059\n#define ixAZF0ENDPOINT1_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_1                                      0x005a\n#define ixAZF0ENDPOINT1_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_2                                      0x005b\n#define ixAZF0ENDPOINT1_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_3                                      0x005c\n#define ixAZF0ENDPOINT1_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_4                                      0x005d\n#define ixAZF0ENDPOINT1_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_5                                      0x005e\n#define ixAZF0ENDPOINT1_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_6                                      0x005f\n#define ixAZF0ENDPOINT1_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_7                                      0x0060\n#define ixAZF0ENDPOINT1_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_8                                      0x0061\n#define ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_ASSOCIATION_INFO                                           0x0062\n#define ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_CONTROL_DIGITAL_OUTPUT_STATUS                              0x0063\n#define ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_CONTROL_LPIB_SNAPSHOT_CONTROL                              0x0064\n#define ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_CONTROL_LPIB                                               0x0065\n#define ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_CONTROL_LPIB_TIMER_SNAPSHOT                                0x0066\n#define ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_CONTROL_CODING_TYPE                                        0x0067\n#define ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_CONTROL_FORMAT_CHANGED                                     0x0068\n#define ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_CONTROL_WIRELESS_DISPLAY_IDENTIFICATION                    0x0069\n#define ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_CONTROL_REMOTE_KEEPALIVE                                   0x006a\n#define ixAZF0ENDPOINT1_AZALIA_F0_AUDIO_ENABLE_STATUS                                                  0x006b\n#define ixAZF0ENDPOINT1_AZALIA_F0_AUDIO_ENABLED_INT_STATUS                                             0x006c\n#define ixAZF0ENDPOINT1_AZALIA_F0_AUDIO_DISABLED_INT_STATUS                                            0x006d\n#define ixAZF0ENDPOINT1_AZALIA_F0_AUDIO_FORMAT_CHANGED_INT_STATUS                                      0x006e\n\n\n\n\n#define ixAZF0ENDPOINT2_AZALIA_F0_CODEC_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES                  0x0001\n#define ixAZF0ENDPOINT2_AZALIA_F0_CODEC_CONVERTER_CONTROL_CONVERTER_FORMAT                             0x0002\n#define ixAZF0ENDPOINT2_AZALIA_F0_CODEC_CONVERTER_CONTROL_CHANNEL_STREAM_ID                            0x0003\n#define ixAZF0ENDPOINT2_AZALIA_F0_CODEC_CONVERTER_CONTROL_DIGITAL_CONVERTER                            0x0004\n#define ixAZF0ENDPOINT2_AZALIA_F0_CODEC_CONVERTER_PARAMETER_STREAM_FORMATS                             0x0005\n#define ixAZF0ENDPOINT2_AZALIA_F0_CODEC_CONVERTER_PARAMETER_SUPPORTED_SIZE_RATES                       0x0006\n#define ixAZF0ENDPOINT2_AZALIA_F0_CODEC_CONVERTER_STRIPE_CONTROL                                       0x0007\n#define ixAZF0ENDPOINT2_AZALIA_F0_CODEC_CONVERTER_CONTROL_RAMP_RATE                                    0x0008\n#define ixAZF0ENDPOINT2_AZALIA_F0_CODEC_CONVERTER_CONTROL_GTC_EMBEDDING                                0x0009\n#define ixAZF0ENDPOINT2_AZALIA_F0_CODEC_CONVERTER_GTC_COUNTER_DELTA                                    0x000c\n#define ixAZF0ENDPOINT2_AZALIA_F0_CODEC_CONVERTER_GTC_COUNTER_DELTA_MIN                                0x000d\n#define ixAZF0ENDPOINT2_AZALIA_F0_CODEC_CONVERTER_GTC_COUNTER_DELTA_MAX                                0x000e\n#define ixAZF0ENDPOINT2_AZALIA_F0_CODEC_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES                        0x0020\n#define ixAZF0ENDPOINT2_AZALIA_F0_CODEC_PIN_PARAMETER_CAPABILITIES                                     0x0021\n#define ixAZF0ENDPOINT2_AZALIA_F0_CODEC_PIN_CONTROL_UNSOLICITED_RESPONSE                               0x0022\n#define ixAZF0ENDPOINT2_AZALIA_F0_CODEC_PIN_CONTROL_RESPONSE_PIN_SENSE                                 0x0023\n#define ixAZF0ENDPOINT2_AZALIA_F0_CODEC_PIN_CONTROL_WIDGET_CONTROL                                     0x0024\n#define ixAZF0ENDPOINT2_AZALIA_F0_CODEC_PIN_CONTROL_CHANNEL_SPEAKER                                    0x0025\n#define ixAZF0ENDPOINT2_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR0                                  0x0028\n#define ixAZF0ENDPOINT2_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR1                                  0x0029\n#define ixAZF0ENDPOINT2_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR2                                  0x002a\n#define ixAZF0ENDPOINT2_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR3                                  0x002b\n#define ixAZF0ENDPOINT2_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR4                                  0x002c\n#define ixAZF0ENDPOINT2_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR5                                  0x002d\n#define ixAZF0ENDPOINT2_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR6                                  0x002e\n#define ixAZF0ENDPOINT2_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR7                                  0x002f\n#define ixAZF0ENDPOINT2_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR8                                  0x0030\n#define ixAZF0ENDPOINT2_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR9                                  0x0031\n#define ixAZF0ENDPOINT2_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR10                                 0x0032\n#define ixAZF0ENDPOINT2_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR11                                 0x0033\n#define ixAZF0ENDPOINT2_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR12                                 0x0034\n#define ixAZF0ENDPOINT2_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR13                                 0x0035\n#define ixAZF0ENDPOINT2_AZALIA_F0_CODEC_PIN_CONTROL_MULTICHANNEL_ENABLE                                0x0036\n#define ixAZF0ENDPOINT2_AZALIA_F0_CODEC_PIN_CONTROL_RESPONSE_LIPSYNC                                   0x0037\n#define ixAZF0ENDPOINT2_AZALIA_F0_CODEC_PIN_CONTROL_RESPONSE_HBR                                       0x0038\n#define ixAZF0ENDPOINT2_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO0                                         0x003a\n#define ixAZF0ENDPOINT2_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO1                                         0x003b\n#define ixAZF0ENDPOINT2_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO2                                         0x003c\n#define ixAZF0ENDPOINT2_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO3                                         0x003d\n#define ixAZF0ENDPOINT2_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO4                                         0x003e\n#define ixAZF0ENDPOINT2_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO5                                         0x003f\n#define ixAZF0ENDPOINT2_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO6                                         0x0040\n#define ixAZF0ENDPOINT2_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO7                                         0x0041\n#define ixAZF0ENDPOINT2_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO8                                         0x0042\n#define ixAZF0ENDPOINT2_AZALIA_F0_CODEC_PIN_CONTROL_HOT_PLUG_CONTROL                                   0x0054\n#define ixAZF0ENDPOINT2_AZALIA_F0_CODEC_PIN_CONTROL_UNSOLICITED_RESPONSE_FORCE                         0x0055\n#define ixAZF0ENDPOINT2_AZALIA_F0_CODEC_PIN_CONTROL_RESPONSE_CONFIGURATION_DEFAULT                     0x0056\n#define ixAZF0ENDPOINT2_AZALIA_F0_CODEC_PIN_CONTROL_MULTICHANNEL_ENABLE2                               0x0057\n#define ixAZF0ENDPOINT2_AZALIA_F0_CODEC_PIN_CONTROL_MULTICHANNEL_MODE                                  0x0058\n#define ixAZF0ENDPOINT2_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_0                                      0x0059\n#define ixAZF0ENDPOINT2_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_1                                      0x005a\n#define ixAZF0ENDPOINT2_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_2                                      0x005b\n#define ixAZF0ENDPOINT2_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_3                                      0x005c\n#define ixAZF0ENDPOINT2_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_4                                      0x005d\n#define ixAZF0ENDPOINT2_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_5                                      0x005e\n#define ixAZF0ENDPOINT2_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_6                                      0x005f\n#define ixAZF0ENDPOINT2_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_7                                      0x0060\n#define ixAZF0ENDPOINT2_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_8                                      0x0061\n#define ixAZF0ENDPOINT2_AZALIA_F0_CODEC_PIN_ASSOCIATION_INFO                                           0x0062\n#define ixAZF0ENDPOINT2_AZALIA_F0_CODEC_PIN_CONTROL_DIGITAL_OUTPUT_STATUS                              0x0063\n#define ixAZF0ENDPOINT2_AZALIA_F0_CODEC_PIN_CONTROL_LPIB_SNAPSHOT_CONTROL                              0x0064\n#define ixAZF0ENDPOINT2_AZALIA_F0_CODEC_PIN_CONTROL_LPIB                                               0x0065\n#define ixAZF0ENDPOINT2_AZALIA_F0_CODEC_PIN_CONTROL_LPIB_TIMER_SNAPSHOT                                0x0066\n#define ixAZF0ENDPOINT2_AZALIA_F0_CODEC_PIN_CONTROL_CODING_TYPE                                        0x0067\n#define ixAZF0ENDPOINT2_AZALIA_F0_CODEC_PIN_CONTROL_FORMAT_CHANGED                                     0x0068\n#define ixAZF0ENDPOINT2_AZALIA_F0_CODEC_PIN_CONTROL_WIRELESS_DISPLAY_IDENTIFICATION                    0x0069\n#define ixAZF0ENDPOINT2_AZALIA_F0_CODEC_PIN_CONTROL_REMOTE_KEEPALIVE                                   0x006a\n#define ixAZF0ENDPOINT2_AZALIA_F0_AUDIO_ENABLE_STATUS                                                  0x006b\n#define ixAZF0ENDPOINT2_AZALIA_F0_AUDIO_ENABLED_INT_STATUS                                             0x006c\n#define ixAZF0ENDPOINT2_AZALIA_F0_AUDIO_DISABLED_INT_STATUS                                            0x006d\n#define ixAZF0ENDPOINT2_AZALIA_F0_AUDIO_FORMAT_CHANGED_INT_STATUS                                      0x006e\n\n\n\n\n#define ixAZF0ENDPOINT3_AZALIA_F0_CODEC_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES                  0x0001\n#define ixAZF0ENDPOINT3_AZALIA_F0_CODEC_CONVERTER_CONTROL_CONVERTER_FORMAT                             0x0002\n#define ixAZF0ENDPOINT3_AZALIA_F0_CODEC_CONVERTER_CONTROL_CHANNEL_STREAM_ID                            0x0003\n#define ixAZF0ENDPOINT3_AZALIA_F0_CODEC_CONVERTER_CONTROL_DIGITAL_CONVERTER                            0x0004\n#define ixAZF0ENDPOINT3_AZALIA_F0_CODEC_CONVERTER_PARAMETER_STREAM_FORMATS                             0x0005\n#define ixAZF0ENDPOINT3_AZALIA_F0_CODEC_CONVERTER_PARAMETER_SUPPORTED_SIZE_RATES                       0x0006\n#define ixAZF0ENDPOINT3_AZALIA_F0_CODEC_CONVERTER_STRIPE_CONTROL                                       0x0007\n#define ixAZF0ENDPOINT3_AZALIA_F0_CODEC_CONVERTER_CONTROL_RAMP_RATE                                    0x0008\n#define ixAZF0ENDPOINT3_AZALIA_F0_CODEC_CONVERTER_CONTROL_GTC_EMBEDDING                                0x0009\n#define ixAZF0ENDPOINT3_AZALIA_F0_CODEC_CONVERTER_GTC_COUNTER_DELTA                                    0x000c\n#define ixAZF0ENDPOINT3_AZALIA_F0_CODEC_CONVERTER_GTC_COUNTER_DELTA_MIN                                0x000d\n#define ixAZF0ENDPOINT3_AZALIA_F0_CODEC_CONVERTER_GTC_COUNTER_DELTA_MAX                                0x000e\n#define ixAZF0ENDPOINT3_AZALIA_F0_CODEC_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES                        0x0020\n#define ixAZF0ENDPOINT3_AZALIA_F0_CODEC_PIN_PARAMETER_CAPABILITIES                                     0x0021\n#define ixAZF0ENDPOINT3_AZALIA_F0_CODEC_PIN_CONTROL_UNSOLICITED_RESPONSE                               0x0022\n#define ixAZF0ENDPOINT3_AZALIA_F0_CODEC_PIN_CONTROL_RESPONSE_PIN_SENSE                                 0x0023\n#define ixAZF0ENDPOINT3_AZALIA_F0_CODEC_PIN_CONTROL_WIDGET_CONTROL                                     0x0024\n#define ixAZF0ENDPOINT3_AZALIA_F0_CODEC_PIN_CONTROL_CHANNEL_SPEAKER                                    0x0025\n#define ixAZF0ENDPOINT3_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR0                                  0x0028\n#define ixAZF0ENDPOINT3_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR1                                  0x0029\n#define ixAZF0ENDPOINT3_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR2                                  0x002a\n#define ixAZF0ENDPOINT3_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR3                                  0x002b\n#define ixAZF0ENDPOINT3_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR4                                  0x002c\n#define ixAZF0ENDPOINT3_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR5                                  0x002d\n#define ixAZF0ENDPOINT3_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR6                                  0x002e\n#define ixAZF0ENDPOINT3_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR7                                  0x002f\n#define ixAZF0ENDPOINT3_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR8                                  0x0030\n#define ixAZF0ENDPOINT3_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR9                                  0x0031\n#define ixAZF0ENDPOINT3_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR10                                 0x0032\n#define ixAZF0ENDPOINT3_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR11                                 0x0033\n#define ixAZF0ENDPOINT3_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR12                                 0x0034\n#define ixAZF0ENDPOINT3_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR13                                 0x0035\n#define ixAZF0ENDPOINT3_AZALIA_F0_CODEC_PIN_CONTROL_MULTICHANNEL_ENABLE                                0x0036\n#define ixAZF0ENDPOINT3_AZALIA_F0_CODEC_PIN_CONTROL_RESPONSE_LIPSYNC                                   0x0037\n#define ixAZF0ENDPOINT3_AZALIA_F0_CODEC_PIN_CONTROL_RESPONSE_HBR                                       0x0038\n#define ixAZF0ENDPOINT3_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO0                                         0x003a\n#define ixAZF0ENDPOINT3_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO1                                         0x003b\n#define ixAZF0ENDPOINT3_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO2                                         0x003c\n#define ixAZF0ENDPOINT3_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO3                                         0x003d\n#define ixAZF0ENDPOINT3_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO4                                         0x003e\n#define ixAZF0ENDPOINT3_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO5                                         0x003f\n#define ixAZF0ENDPOINT3_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO6                                         0x0040\n#define ixAZF0ENDPOINT3_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO7                                         0x0041\n#define ixAZF0ENDPOINT3_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO8                                         0x0042\n#define ixAZF0ENDPOINT3_AZALIA_F0_CODEC_PIN_CONTROL_HOT_PLUG_CONTROL                                   0x0054\n#define ixAZF0ENDPOINT3_AZALIA_F0_CODEC_PIN_CONTROL_UNSOLICITED_RESPONSE_FORCE                         0x0055\n#define ixAZF0ENDPOINT3_AZALIA_F0_CODEC_PIN_CONTROL_RESPONSE_CONFIGURATION_DEFAULT                     0x0056\n#define ixAZF0ENDPOINT3_AZALIA_F0_CODEC_PIN_CONTROL_MULTICHANNEL_ENABLE2                               0x0057\n#define ixAZF0ENDPOINT3_AZALIA_F0_CODEC_PIN_CONTROL_MULTICHANNEL_MODE                                  0x0058\n#define ixAZF0ENDPOINT3_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_0                                      0x0059\n#define ixAZF0ENDPOINT3_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_1                                      0x005a\n#define ixAZF0ENDPOINT3_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_2                                      0x005b\n#define ixAZF0ENDPOINT3_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_3                                      0x005c\n#define ixAZF0ENDPOINT3_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_4                                      0x005d\n#define ixAZF0ENDPOINT3_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_5                                      0x005e\n#define ixAZF0ENDPOINT3_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_6                                      0x005f\n#define ixAZF0ENDPOINT3_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_7                                      0x0060\n#define ixAZF0ENDPOINT3_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_8                                      0x0061\n#define ixAZF0ENDPOINT3_AZALIA_F0_CODEC_PIN_ASSOCIATION_INFO                                           0x0062\n#define ixAZF0ENDPOINT3_AZALIA_F0_CODEC_PIN_CONTROL_DIGITAL_OUTPUT_STATUS                              0x0063\n#define ixAZF0ENDPOINT3_AZALIA_F0_CODEC_PIN_CONTROL_LPIB_SNAPSHOT_CONTROL                              0x0064\n#define ixAZF0ENDPOINT3_AZALIA_F0_CODEC_PIN_CONTROL_LPIB                                               0x0065\n#define ixAZF0ENDPOINT3_AZALIA_F0_CODEC_PIN_CONTROL_LPIB_TIMER_SNAPSHOT                                0x0066\n#define ixAZF0ENDPOINT3_AZALIA_F0_CODEC_PIN_CONTROL_CODING_TYPE                                        0x0067\n#define ixAZF0ENDPOINT3_AZALIA_F0_CODEC_PIN_CONTROL_FORMAT_CHANGED                                     0x0068\n#define ixAZF0ENDPOINT3_AZALIA_F0_CODEC_PIN_CONTROL_WIRELESS_DISPLAY_IDENTIFICATION                    0x0069\n#define ixAZF0ENDPOINT3_AZALIA_F0_CODEC_PIN_CONTROL_REMOTE_KEEPALIVE                                   0x006a\n#define ixAZF0ENDPOINT3_AZALIA_F0_AUDIO_ENABLE_STATUS                                                  0x006b\n#define ixAZF0ENDPOINT3_AZALIA_F0_AUDIO_ENABLED_INT_STATUS                                             0x006c\n#define ixAZF0ENDPOINT3_AZALIA_F0_AUDIO_DISABLED_INT_STATUS                                            0x006d\n#define ixAZF0ENDPOINT3_AZALIA_F0_AUDIO_FORMAT_CHANGED_INT_STATUS                                      0x006e\n\n\n\n\n#define ixAZF0ENDPOINT4_AZALIA_F0_CODEC_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES                  0x0001\n#define ixAZF0ENDPOINT4_AZALIA_F0_CODEC_CONVERTER_CONTROL_CONVERTER_FORMAT                             0x0002\n#define ixAZF0ENDPOINT4_AZALIA_F0_CODEC_CONVERTER_CONTROL_CHANNEL_STREAM_ID                            0x0003\n#define ixAZF0ENDPOINT4_AZALIA_F0_CODEC_CONVERTER_CONTROL_DIGITAL_CONVERTER                            0x0004\n#define ixAZF0ENDPOINT4_AZALIA_F0_CODEC_CONVERTER_PARAMETER_STREAM_FORMATS                             0x0005\n#define ixAZF0ENDPOINT4_AZALIA_F0_CODEC_CONVERTER_PARAMETER_SUPPORTED_SIZE_RATES                       0x0006\n#define ixAZF0ENDPOINT4_AZALIA_F0_CODEC_CONVERTER_STRIPE_CONTROL                                       0x0007\n#define ixAZF0ENDPOINT4_AZALIA_F0_CODEC_CONVERTER_CONTROL_RAMP_RATE                                    0x0008\n#define ixAZF0ENDPOINT4_AZALIA_F0_CODEC_CONVERTER_CONTROL_GTC_EMBEDDING                                0x0009\n#define ixAZF0ENDPOINT4_AZALIA_F0_CODEC_CONVERTER_GTC_COUNTER_DELTA                                    0x000c\n#define ixAZF0ENDPOINT4_AZALIA_F0_CODEC_CONVERTER_GTC_COUNTER_DELTA_MIN                                0x000d\n#define ixAZF0ENDPOINT4_AZALIA_F0_CODEC_CONVERTER_GTC_COUNTER_DELTA_MAX                                0x000e\n#define ixAZF0ENDPOINT4_AZALIA_F0_CODEC_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES                        0x0020\n#define ixAZF0ENDPOINT4_AZALIA_F0_CODEC_PIN_PARAMETER_CAPABILITIES                                     0x0021\n#define ixAZF0ENDPOINT4_AZALIA_F0_CODEC_PIN_CONTROL_UNSOLICITED_RESPONSE                               0x0022\n#define ixAZF0ENDPOINT4_AZALIA_F0_CODEC_PIN_CONTROL_RESPONSE_PIN_SENSE                                 0x0023\n#define ixAZF0ENDPOINT4_AZALIA_F0_CODEC_PIN_CONTROL_WIDGET_CONTROL                                     0x0024\n#define ixAZF0ENDPOINT4_AZALIA_F0_CODEC_PIN_CONTROL_CHANNEL_SPEAKER                                    0x0025\n#define ixAZF0ENDPOINT4_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR0                                  0x0028\n#define ixAZF0ENDPOINT4_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR1                                  0x0029\n#define ixAZF0ENDPOINT4_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR2                                  0x002a\n#define ixAZF0ENDPOINT4_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR3                                  0x002b\n#define ixAZF0ENDPOINT4_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR4                                  0x002c\n#define ixAZF0ENDPOINT4_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR5                                  0x002d\n#define ixAZF0ENDPOINT4_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR6                                  0x002e\n#define ixAZF0ENDPOINT4_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR7                                  0x002f\n#define ixAZF0ENDPOINT4_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR8                                  0x0030\n#define ixAZF0ENDPOINT4_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR9                                  0x0031\n#define ixAZF0ENDPOINT4_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR10                                 0x0032\n#define ixAZF0ENDPOINT4_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR11                                 0x0033\n#define ixAZF0ENDPOINT4_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR12                                 0x0034\n#define ixAZF0ENDPOINT4_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR13                                 0x0035\n#define ixAZF0ENDPOINT4_AZALIA_F0_CODEC_PIN_CONTROL_MULTICHANNEL_ENABLE                                0x0036\n#define ixAZF0ENDPOINT4_AZALIA_F0_CODEC_PIN_CONTROL_RESPONSE_LIPSYNC                                   0x0037\n#define ixAZF0ENDPOINT4_AZALIA_F0_CODEC_PIN_CONTROL_RESPONSE_HBR                                       0x0038\n#define ixAZF0ENDPOINT4_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO0                                         0x003a\n#define ixAZF0ENDPOINT4_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO1                                         0x003b\n#define ixAZF0ENDPOINT4_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO2                                         0x003c\n#define ixAZF0ENDPOINT4_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO3                                         0x003d\n#define ixAZF0ENDPOINT4_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO4                                         0x003e\n#define ixAZF0ENDPOINT4_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO5                                         0x003f\n#define ixAZF0ENDPOINT4_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO6                                         0x0040\n#define ixAZF0ENDPOINT4_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO7                                         0x0041\n#define ixAZF0ENDPOINT4_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO8                                         0x0042\n#define ixAZF0ENDPOINT4_AZALIA_F0_CODEC_PIN_CONTROL_HOT_PLUG_CONTROL                                   0x0054\n#define ixAZF0ENDPOINT4_AZALIA_F0_CODEC_PIN_CONTROL_UNSOLICITED_RESPONSE_FORCE                         0x0055\n#define ixAZF0ENDPOINT4_AZALIA_F0_CODEC_PIN_CONTROL_RESPONSE_CONFIGURATION_DEFAULT                     0x0056\n#define ixAZF0ENDPOINT4_AZALIA_F0_CODEC_PIN_CONTROL_MULTICHANNEL_ENABLE2                               0x0057\n#define ixAZF0ENDPOINT4_AZALIA_F0_CODEC_PIN_CONTROL_MULTICHANNEL_MODE                                  0x0058\n#define ixAZF0ENDPOINT4_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_0                                      0x0059\n#define ixAZF0ENDPOINT4_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_1                                      0x005a\n#define ixAZF0ENDPOINT4_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_2                                      0x005b\n#define ixAZF0ENDPOINT4_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_3                                      0x005c\n#define ixAZF0ENDPOINT4_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_4                                      0x005d\n#define ixAZF0ENDPOINT4_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_5                                      0x005e\n#define ixAZF0ENDPOINT4_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_6                                      0x005f\n#define ixAZF0ENDPOINT4_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_7                                      0x0060\n#define ixAZF0ENDPOINT4_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_8                                      0x0061\n#define ixAZF0ENDPOINT4_AZALIA_F0_CODEC_PIN_ASSOCIATION_INFO                                           0x0062\n#define ixAZF0ENDPOINT4_AZALIA_F0_CODEC_PIN_CONTROL_DIGITAL_OUTPUT_STATUS                              0x0063\n#define ixAZF0ENDPOINT4_AZALIA_F0_CODEC_PIN_CONTROL_LPIB_SNAPSHOT_CONTROL                              0x0064\n#define ixAZF0ENDPOINT4_AZALIA_F0_CODEC_PIN_CONTROL_LPIB                                               0x0065\n#define ixAZF0ENDPOINT4_AZALIA_F0_CODEC_PIN_CONTROL_LPIB_TIMER_SNAPSHOT                                0x0066\n#define ixAZF0ENDPOINT4_AZALIA_F0_CODEC_PIN_CONTROL_CODING_TYPE                                        0x0067\n#define ixAZF0ENDPOINT4_AZALIA_F0_CODEC_PIN_CONTROL_FORMAT_CHANGED                                     0x0068\n#define ixAZF0ENDPOINT4_AZALIA_F0_CODEC_PIN_CONTROL_WIRELESS_DISPLAY_IDENTIFICATION                    0x0069\n#define ixAZF0ENDPOINT4_AZALIA_F0_CODEC_PIN_CONTROL_REMOTE_KEEPALIVE                                   0x006a\n#define ixAZF0ENDPOINT4_AZALIA_F0_AUDIO_ENABLE_STATUS                                                  0x006b\n#define ixAZF0ENDPOINT4_AZALIA_F0_AUDIO_ENABLED_INT_STATUS                                             0x006c\n#define ixAZF0ENDPOINT4_AZALIA_F0_AUDIO_DISABLED_INT_STATUS                                            0x006d\n#define ixAZF0ENDPOINT4_AZALIA_F0_AUDIO_FORMAT_CHANGED_INT_STATUS                                      0x006e\n\n\n\n\n#define ixAZF0ENDPOINT5_AZALIA_F0_CODEC_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES                  0x0001\n#define ixAZF0ENDPOINT5_AZALIA_F0_CODEC_CONVERTER_CONTROL_CONVERTER_FORMAT                             0x0002\n#define ixAZF0ENDPOINT5_AZALIA_F0_CODEC_CONVERTER_CONTROL_CHANNEL_STREAM_ID                            0x0003\n#define ixAZF0ENDPOINT5_AZALIA_F0_CODEC_CONVERTER_CONTROL_DIGITAL_CONVERTER                            0x0004\n#define ixAZF0ENDPOINT5_AZALIA_F0_CODEC_CONVERTER_PARAMETER_STREAM_FORMATS                             0x0005\n#define ixAZF0ENDPOINT5_AZALIA_F0_CODEC_CONVERTER_PARAMETER_SUPPORTED_SIZE_RATES                       0x0006\n#define ixAZF0ENDPOINT5_AZALIA_F0_CODEC_CONVERTER_STRIPE_CONTROL                                       0x0007\n#define ixAZF0ENDPOINT5_AZALIA_F0_CODEC_CONVERTER_CONTROL_RAMP_RATE                                    0x0008\n#define ixAZF0ENDPOINT5_AZALIA_F0_CODEC_CONVERTER_CONTROL_GTC_EMBEDDING                                0x0009\n#define ixAZF0ENDPOINT5_AZALIA_F0_CODEC_CONVERTER_GTC_COUNTER_DELTA                                    0x000c\n#define ixAZF0ENDPOINT5_AZALIA_F0_CODEC_CONVERTER_GTC_COUNTER_DELTA_MIN                                0x000d\n#define ixAZF0ENDPOINT5_AZALIA_F0_CODEC_CONVERTER_GTC_COUNTER_DELTA_MAX                                0x000e\n#define ixAZF0ENDPOINT5_AZALIA_F0_CODEC_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES                        0x0020\n#define ixAZF0ENDPOINT5_AZALIA_F0_CODEC_PIN_PARAMETER_CAPABILITIES                                     0x0021\n#define ixAZF0ENDPOINT5_AZALIA_F0_CODEC_PIN_CONTROL_UNSOLICITED_RESPONSE                               0x0022\n#define ixAZF0ENDPOINT5_AZALIA_F0_CODEC_PIN_CONTROL_RESPONSE_PIN_SENSE                                 0x0023\n#define ixAZF0ENDPOINT5_AZALIA_F0_CODEC_PIN_CONTROL_WIDGET_CONTROL                                     0x0024\n#define ixAZF0ENDPOINT5_AZALIA_F0_CODEC_PIN_CONTROL_CHANNEL_SPEAKER                                    0x0025\n#define ixAZF0ENDPOINT5_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR0                                  0x0028\n#define ixAZF0ENDPOINT5_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR1                                  0x0029\n#define ixAZF0ENDPOINT5_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR2                                  0x002a\n#define ixAZF0ENDPOINT5_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR3                                  0x002b\n#define ixAZF0ENDPOINT5_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR4                                  0x002c\n#define ixAZF0ENDPOINT5_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR5                                  0x002d\n#define ixAZF0ENDPOINT5_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR6                                  0x002e\n#define ixAZF0ENDPOINT5_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR7                                  0x002f\n#define ixAZF0ENDPOINT5_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR8                                  0x0030\n#define ixAZF0ENDPOINT5_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR9                                  0x0031\n#define ixAZF0ENDPOINT5_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR10                                 0x0032\n#define ixAZF0ENDPOINT5_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR11                                 0x0033\n#define ixAZF0ENDPOINT5_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR12                                 0x0034\n#define ixAZF0ENDPOINT5_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR13                                 0x0035\n#define ixAZF0ENDPOINT5_AZALIA_F0_CODEC_PIN_CONTROL_MULTICHANNEL_ENABLE                                0x0036\n#define ixAZF0ENDPOINT5_AZALIA_F0_CODEC_PIN_CONTROL_RESPONSE_LIPSYNC                                   0x0037\n#define ixAZF0ENDPOINT5_AZALIA_F0_CODEC_PIN_CONTROL_RESPONSE_HBR                                       0x0038\n#define ixAZF0ENDPOINT5_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO0                                         0x003a\n#define ixAZF0ENDPOINT5_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO1                                         0x003b\n#define ixAZF0ENDPOINT5_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO2                                         0x003c\n#define ixAZF0ENDPOINT5_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO3                                         0x003d\n#define ixAZF0ENDPOINT5_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO4                                         0x003e\n#define ixAZF0ENDPOINT5_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO5                                         0x003f\n#define ixAZF0ENDPOINT5_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO6                                         0x0040\n#define ixAZF0ENDPOINT5_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO7                                         0x0041\n#define ixAZF0ENDPOINT5_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO8                                         0x0042\n#define ixAZF0ENDPOINT5_AZALIA_F0_CODEC_PIN_CONTROL_HOT_PLUG_CONTROL                                   0x0054\n#define ixAZF0ENDPOINT5_AZALIA_F0_CODEC_PIN_CONTROL_UNSOLICITED_RESPONSE_FORCE                         0x0055\n#define ixAZF0ENDPOINT5_AZALIA_F0_CODEC_PIN_CONTROL_RESPONSE_CONFIGURATION_DEFAULT                     0x0056\n#define ixAZF0ENDPOINT5_AZALIA_F0_CODEC_PIN_CONTROL_MULTICHANNEL_ENABLE2                               0x0057\n#define ixAZF0ENDPOINT5_AZALIA_F0_CODEC_PIN_CONTROL_MULTICHANNEL_MODE                                  0x0058\n#define ixAZF0ENDPOINT5_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_0                                      0x0059\n#define ixAZF0ENDPOINT5_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_1                                      0x005a\n#define ixAZF0ENDPOINT5_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_2                                      0x005b\n#define ixAZF0ENDPOINT5_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_3                                      0x005c\n#define ixAZF0ENDPOINT5_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_4                                      0x005d\n#define ixAZF0ENDPOINT5_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_5                                      0x005e\n#define ixAZF0ENDPOINT5_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_6                                      0x005f\n#define ixAZF0ENDPOINT5_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_7                                      0x0060\n#define ixAZF0ENDPOINT5_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_8                                      0x0061\n#define ixAZF0ENDPOINT5_AZALIA_F0_CODEC_PIN_ASSOCIATION_INFO                                           0x0062\n#define ixAZF0ENDPOINT5_AZALIA_F0_CODEC_PIN_CONTROL_DIGITAL_OUTPUT_STATUS                              0x0063\n#define ixAZF0ENDPOINT5_AZALIA_F0_CODEC_PIN_CONTROL_LPIB_SNAPSHOT_CONTROL                              0x0064\n#define ixAZF0ENDPOINT5_AZALIA_F0_CODEC_PIN_CONTROL_LPIB                                               0x0065\n#define ixAZF0ENDPOINT5_AZALIA_F0_CODEC_PIN_CONTROL_LPIB_TIMER_SNAPSHOT                                0x0066\n#define ixAZF0ENDPOINT5_AZALIA_F0_CODEC_PIN_CONTROL_CODING_TYPE                                        0x0067\n#define ixAZF0ENDPOINT5_AZALIA_F0_CODEC_PIN_CONTROL_FORMAT_CHANGED                                     0x0068\n#define ixAZF0ENDPOINT5_AZALIA_F0_CODEC_PIN_CONTROL_WIRELESS_DISPLAY_IDENTIFICATION                    0x0069\n#define ixAZF0ENDPOINT5_AZALIA_F0_CODEC_PIN_CONTROL_REMOTE_KEEPALIVE                                   0x006a\n#define ixAZF0ENDPOINT5_AZALIA_F0_AUDIO_ENABLE_STATUS                                                  0x006b\n#define ixAZF0ENDPOINT5_AZALIA_F0_AUDIO_ENABLED_INT_STATUS                                             0x006c\n#define ixAZF0ENDPOINT5_AZALIA_F0_AUDIO_DISABLED_INT_STATUS                                            0x006d\n#define ixAZF0ENDPOINT5_AZALIA_F0_AUDIO_FORMAT_CHANGED_INT_STATUS                                      0x006e\n\n\n\n\n#define ixAZF0ENDPOINT6_AZALIA_F0_CODEC_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES                  0x0001\n#define ixAZF0ENDPOINT6_AZALIA_F0_CODEC_CONVERTER_CONTROL_CONVERTER_FORMAT                             0x0002\n#define ixAZF0ENDPOINT6_AZALIA_F0_CODEC_CONVERTER_CONTROL_CHANNEL_STREAM_ID                            0x0003\n#define ixAZF0ENDPOINT6_AZALIA_F0_CODEC_CONVERTER_CONTROL_DIGITAL_CONVERTER                            0x0004\n#define ixAZF0ENDPOINT6_AZALIA_F0_CODEC_CONVERTER_PARAMETER_STREAM_FORMATS                             0x0005\n#define ixAZF0ENDPOINT6_AZALIA_F0_CODEC_CONVERTER_PARAMETER_SUPPORTED_SIZE_RATES                       0x0006\n#define ixAZF0ENDPOINT6_AZALIA_F0_CODEC_CONVERTER_STRIPE_CONTROL                                       0x0007\n#define ixAZF0ENDPOINT6_AZALIA_F0_CODEC_CONVERTER_CONTROL_RAMP_RATE                                    0x0008\n#define ixAZF0ENDPOINT6_AZALIA_F0_CODEC_CONVERTER_CONTROL_GTC_EMBEDDING                                0x0009\n#define ixAZF0ENDPOINT6_AZALIA_F0_CODEC_CONVERTER_GTC_COUNTER_DELTA                                    0x000c\n#define ixAZF0ENDPOINT6_AZALIA_F0_CODEC_CONVERTER_GTC_COUNTER_DELTA_MIN                                0x000d\n#define ixAZF0ENDPOINT6_AZALIA_F0_CODEC_CONVERTER_GTC_COUNTER_DELTA_MAX                                0x000e\n#define ixAZF0ENDPOINT6_AZALIA_F0_CODEC_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES                        0x0020\n#define ixAZF0ENDPOINT6_AZALIA_F0_CODEC_PIN_PARAMETER_CAPABILITIES                                     0x0021\n#define ixAZF0ENDPOINT6_AZALIA_F0_CODEC_PIN_CONTROL_UNSOLICITED_RESPONSE                               0x0022\n#define ixAZF0ENDPOINT6_AZALIA_F0_CODEC_PIN_CONTROL_RESPONSE_PIN_SENSE                                 0x0023\n#define ixAZF0ENDPOINT6_AZALIA_F0_CODEC_PIN_CONTROL_WIDGET_CONTROL                                     0x0024\n#define ixAZF0ENDPOINT6_AZALIA_F0_CODEC_PIN_CONTROL_CHANNEL_SPEAKER                                    0x0025\n#define ixAZF0ENDPOINT6_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR0                                  0x0028\n#define ixAZF0ENDPOINT6_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR1                                  0x0029\n#define ixAZF0ENDPOINT6_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR2                                  0x002a\n#define ixAZF0ENDPOINT6_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR3                                  0x002b\n#define ixAZF0ENDPOINT6_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR4                                  0x002c\n#define ixAZF0ENDPOINT6_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR5                                  0x002d\n#define ixAZF0ENDPOINT6_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR6                                  0x002e\n#define ixAZF0ENDPOINT6_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR7                                  0x002f\n#define ixAZF0ENDPOINT6_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR8                                  0x0030\n#define ixAZF0ENDPOINT6_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR9                                  0x0031\n#define ixAZF0ENDPOINT6_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR10                                 0x0032\n#define ixAZF0ENDPOINT6_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR11                                 0x0033\n#define ixAZF0ENDPOINT6_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR12                                 0x0034\n#define ixAZF0ENDPOINT6_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR13                                 0x0035\n#define ixAZF0ENDPOINT6_AZALIA_F0_CODEC_PIN_CONTROL_MULTICHANNEL_ENABLE                                0x0036\n#define ixAZF0ENDPOINT6_AZALIA_F0_CODEC_PIN_CONTROL_RESPONSE_LIPSYNC                                   0x0037\n#define ixAZF0ENDPOINT6_AZALIA_F0_CODEC_PIN_CONTROL_RESPONSE_HBR                                       0x0038\n#define ixAZF0ENDPOINT6_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO0                                         0x003a\n#define ixAZF0ENDPOINT6_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO1                                         0x003b\n#define ixAZF0ENDPOINT6_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO2                                         0x003c\n#define ixAZF0ENDPOINT6_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO3                                         0x003d\n#define ixAZF0ENDPOINT6_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO4                                         0x003e\n#define ixAZF0ENDPOINT6_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO5                                         0x003f\n#define ixAZF0ENDPOINT6_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO6                                         0x0040\n#define ixAZF0ENDPOINT6_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO7                                         0x0041\n#define ixAZF0ENDPOINT6_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO8                                         0x0042\n#define ixAZF0ENDPOINT6_AZALIA_F0_CODEC_PIN_CONTROL_HOT_PLUG_CONTROL                                   0x0054\n#define ixAZF0ENDPOINT6_AZALIA_F0_CODEC_PIN_CONTROL_UNSOLICITED_RESPONSE_FORCE                         0x0055\n#define ixAZF0ENDPOINT6_AZALIA_F0_CODEC_PIN_CONTROL_RESPONSE_CONFIGURATION_DEFAULT                     0x0056\n#define ixAZF0ENDPOINT6_AZALIA_F0_CODEC_PIN_CONTROL_MULTICHANNEL_ENABLE2                               0x0057\n#define ixAZF0ENDPOINT6_AZALIA_F0_CODEC_PIN_CONTROL_MULTICHANNEL_MODE                                  0x0058\n#define ixAZF0ENDPOINT6_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_0                                      0x0059\n#define ixAZF0ENDPOINT6_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_1                                      0x005a\n#define ixAZF0ENDPOINT6_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_2                                      0x005b\n#define ixAZF0ENDPOINT6_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_3                                      0x005c\n#define ixAZF0ENDPOINT6_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_4                                      0x005d\n#define ixAZF0ENDPOINT6_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_5                                      0x005e\n#define ixAZF0ENDPOINT6_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_6                                      0x005f\n#define ixAZF0ENDPOINT6_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_7                                      0x0060\n#define ixAZF0ENDPOINT6_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_8                                      0x0061\n#define ixAZF0ENDPOINT6_AZALIA_F0_CODEC_PIN_ASSOCIATION_INFO                                           0x0062\n#define ixAZF0ENDPOINT6_AZALIA_F0_CODEC_PIN_CONTROL_DIGITAL_OUTPUT_STATUS                              0x0063\n#define ixAZF0ENDPOINT6_AZALIA_F0_CODEC_PIN_CONTROL_LPIB_SNAPSHOT_CONTROL                              0x0064\n#define ixAZF0ENDPOINT6_AZALIA_F0_CODEC_PIN_CONTROL_LPIB                                               0x0065\n#define ixAZF0ENDPOINT6_AZALIA_F0_CODEC_PIN_CONTROL_LPIB_TIMER_SNAPSHOT                                0x0066\n#define ixAZF0ENDPOINT6_AZALIA_F0_CODEC_PIN_CONTROL_CODING_TYPE                                        0x0067\n#define ixAZF0ENDPOINT6_AZALIA_F0_CODEC_PIN_CONTROL_FORMAT_CHANGED                                     0x0068\n#define ixAZF0ENDPOINT6_AZALIA_F0_CODEC_PIN_CONTROL_WIRELESS_DISPLAY_IDENTIFICATION                    0x0069\n#define ixAZF0ENDPOINT6_AZALIA_F0_CODEC_PIN_CONTROL_REMOTE_KEEPALIVE                                   0x006a\n#define ixAZF0ENDPOINT6_AZALIA_F0_AUDIO_ENABLE_STATUS                                                  0x006b\n#define ixAZF0ENDPOINT6_AZALIA_F0_AUDIO_ENABLED_INT_STATUS                                             0x006c\n#define ixAZF0ENDPOINT6_AZALIA_F0_AUDIO_DISABLED_INT_STATUS                                            0x006d\n#define ixAZF0ENDPOINT6_AZALIA_F0_AUDIO_FORMAT_CHANGED_INT_STATUS                                      0x006e\n\n\n\n\n#define ixAZF0ENDPOINT7_AZALIA_F0_CODEC_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES                  0x0001\n#define ixAZF0ENDPOINT7_AZALIA_F0_CODEC_CONVERTER_CONTROL_CONVERTER_FORMAT                             0x0002\n#define ixAZF0ENDPOINT7_AZALIA_F0_CODEC_CONVERTER_CONTROL_CHANNEL_STREAM_ID                            0x0003\n#define ixAZF0ENDPOINT7_AZALIA_F0_CODEC_CONVERTER_CONTROL_DIGITAL_CONVERTER                            0x0004\n#define ixAZF0ENDPOINT7_AZALIA_F0_CODEC_CONVERTER_PARAMETER_STREAM_FORMATS                             0x0005\n#define ixAZF0ENDPOINT7_AZALIA_F0_CODEC_CONVERTER_PARAMETER_SUPPORTED_SIZE_RATES                       0x0006\n#define ixAZF0ENDPOINT7_AZALIA_F0_CODEC_CONVERTER_STRIPE_CONTROL                                       0x0007\n#define ixAZF0ENDPOINT7_AZALIA_F0_CODEC_CONVERTER_CONTROL_RAMP_RATE                                    0x0008\n#define ixAZF0ENDPOINT7_AZALIA_F0_CODEC_CONVERTER_CONTROL_GTC_EMBEDDING                                0x0009\n#define ixAZF0ENDPOINT7_AZALIA_F0_CODEC_CONVERTER_GTC_COUNTER_DELTA                                    0x000c\n#define ixAZF0ENDPOINT7_AZALIA_F0_CODEC_CONVERTER_GTC_COUNTER_DELTA_MIN                                0x000d\n#define ixAZF0ENDPOINT7_AZALIA_F0_CODEC_CONVERTER_GTC_COUNTER_DELTA_MAX                                0x000e\n#define ixAZF0ENDPOINT7_AZALIA_F0_CODEC_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES                        0x0020\n#define ixAZF0ENDPOINT7_AZALIA_F0_CODEC_PIN_PARAMETER_CAPABILITIES                                     0x0021\n#define ixAZF0ENDPOINT7_AZALIA_F0_CODEC_PIN_CONTROL_UNSOLICITED_RESPONSE                               0x0022\n#define ixAZF0ENDPOINT7_AZALIA_F0_CODEC_PIN_CONTROL_RESPONSE_PIN_SENSE                                 0x0023\n#define ixAZF0ENDPOINT7_AZALIA_F0_CODEC_PIN_CONTROL_WIDGET_CONTROL                                     0x0024\n#define ixAZF0ENDPOINT7_AZALIA_F0_CODEC_PIN_CONTROL_CHANNEL_SPEAKER                                    0x0025\n#define ixAZF0ENDPOINT7_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR0                                  0x0028\n#define ixAZF0ENDPOINT7_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR1                                  0x0029\n#define ixAZF0ENDPOINT7_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR2                                  0x002a\n#define ixAZF0ENDPOINT7_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR3                                  0x002b\n#define ixAZF0ENDPOINT7_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR4                                  0x002c\n#define ixAZF0ENDPOINT7_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR5                                  0x002d\n#define ixAZF0ENDPOINT7_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR6                                  0x002e\n#define ixAZF0ENDPOINT7_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR7                                  0x002f\n#define ixAZF0ENDPOINT7_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR8                                  0x0030\n#define ixAZF0ENDPOINT7_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR9                                  0x0031\n#define ixAZF0ENDPOINT7_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR10                                 0x0032\n#define ixAZF0ENDPOINT7_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR11                                 0x0033\n#define ixAZF0ENDPOINT7_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR12                                 0x0034\n#define ixAZF0ENDPOINT7_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR13                                 0x0035\n#define ixAZF0ENDPOINT7_AZALIA_F0_CODEC_PIN_CONTROL_MULTICHANNEL_ENABLE                                0x0036\n#define ixAZF0ENDPOINT7_AZALIA_F0_CODEC_PIN_CONTROL_RESPONSE_LIPSYNC                                   0x0037\n#define ixAZF0ENDPOINT7_AZALIA_F0_CODEC_PIN_CONTROL_RESPONSE_HBR                                       0x0038\n#define ixAZF0ENDPOINT7_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO0                                         0x003a\n#define ixAZF0ENDPOINT7_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO1                                         0x003b\n#define ixAZF0ENDPOINT7_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO2                                         0x003c\n#define ixAZF0ENDPOINT7_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO3                                         0x003d\n#define ixAZF0ENDPOINT7_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO4                                         0x003e\n#define ixAZF0ENDPOINT7_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO5                                         0x003f\n#define ixAZF0ENDPOINT7_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO6                                         0x0040\n#define ixAZF0ENDPOINT7_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO7                                         0x0041\n#define ixAZF0ENDPOINT7_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO8                                         0x0042\n#define ixAZF0ENDPOINT7_AZALIA_F0_CODEC_PIN_CONTROL_HOT_PLUG_CONTROL                                   0x0054\n#define ixAZF0ENDPOINT7_AZALIA_F0_CODEC_PIN_CONTROL_UNSOLICITED_RESPONSE_FORCE                         0x0055\n#define ixAZF0ENDPOINT7_AZALIA_F0_CODEC_PIN_CONTROL_RESPONSE_CONFIGURATION_DEFAULT                     0x0056\n#define ixAZF0ENDPOINT7_AZALIA_F0_CODEC_PIN_CONTROL_MULTICHANNEL_ENABLE2                               0x0057\n#define ixAZF0ENDPOINT7_AZALIA_F0_CODEC_PIN_CONTROL_MULTICHANNEL_MODE                                  0x0058\n#define ixAZF0ENDPOINT7_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_0                                      0x0059\n#define ixAZF0ENDPOINT7_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_1                                      0x005a\n#define ixAZF0ENDPOINT7_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_2                                      0x005b\n#define ixAZF0ENDPOINT7_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_3                                      0x005c\n#define ixAZF0ENDPOINT7_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_4                                      0x005d\n#define ixAZF0ENDPOINT7_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_5                                      0x005e\n#define ixAZF0ENDPOINT7_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_6                                      0x005f\n#define ixAZF0ENDPOINT7_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_7                                      0x0060\n#define ixAZF0ENDPOINT7_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_8                                      0x0061\n#define ixAZF0ENDPOINT7_AZALIA_F0_CODEC_PIN_ASSOCIATION_INFO                                           0x0062\n#define ixAZF0ENDPOINT7_AZALIA_F0_CODEC_PIN_CONTROL_DIGITAL_OUTPUT_STATUS                              0x0063\n#define ixAZF0ENDPOINT7_AZALIA_F0_CODEC_PIN_CONTROL_LPIB_SNAPSHOT_CONTROL                              0x0064\n#define ixAZF0ENDPOINT7_AZALIA_F0_CODEC_PIN_CONTROL_LPIB                                               0x0065\n#define ixAZF0ENDPOINT7_AZALIA_F0_CODEC_PIN_CONTROL_LPIB_TIMER_SNAPSHOT                                0x0066\n#define ixAZF0ENDPOINT7_AZALIA_F0_CODEC_PIN_CONTROL_CODING_TYPE                                        0x0067\n#define ixAZF0ENDPOINT7_AZALIA_F0_CODEC_PIN_CONTROL_FORMAT_CHANGED                                     0x0068\n#define ixAZF0ENDPOINT7_AZALIA_F0_CODEC_PIN_CONTROL_WIRELESS_DISPLAY_IDENTIFICATION                    0x0069\n#define ixAZF0ENDPOINT7_AZALIA_F0_CODEC_PIN_CONTROL_REMOTE_KEEPALIVE                                   0x006a\n#define ixAZF0ENDPOINT7_AZALIA_F0_AUDIO_ENABLE_STATUS                                                  0x006b\n#define ixAZF0ENDPOINT7_AZALIA_F0_AUDIO_ENABLED_INT_STATUS                                             0x006c\n#define ixAZF0ENDPOINT7_AZALIA_F0_AUDIO_DISABLED_INT_STATUS                                            0x006d\n#define ixAZF0ENDPOINT7_AZALIA_F0_AUDIO_FORMAT_CHANGED_INT_STATUS                                      0x006e\n\n\n\n\n#define ixAZF0INPUTENDPOINT0_AZALIA_F0_CODEC_INPUT_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES       0x0001\n#define ixAZF0INPUTENDPOINT0_AZALIA_F0_CODEC_INPUT_CONVERTER_CONTROL_CONVERTER_FORMAT                  0x0002\n#define ixAZF0INPUTENDPOINT0_AZALIA_F0_CODEC_INPUT_CONVERTER_CONTROL_CHANNEL_STREAM_ID                 0x0003\n#define ixAZF0INPUTENDPOINT0_AZALIA_F0_CODEC_INPUT_CONVERTER_CONTROL_DIGITAL_CONVERTER                 0x0004\n#define ixAZF0INPUTENDPOINT0_AZALIA_F0_CODEC_INPUT_CONVERTER_PARAMETER_STREAM_FORMATS                  0x0005\n#define ixAZF0INPUTENDPOINT0_AZALIA_F0_CODEC_INPUT_CONVERTER_PARAMETER_SUPPORTED_SIZE_RATES            0x0006\n#define ixAZF0INPUTENDPOINT0_AZALIA_F0_CODEC_INPUT_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES             0x0020\n#define ixAZF0INPUTENDPOINT0_AZALIA_F0_CODEC_INPUT_PIN_PARAMETER_CAPABILITIES                          0x0021\n#define ixAZF0INPUTENDPOINT0_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_UNSOLICITED_RESPONSE                    0x0022\n#define ixAZF0INPUTENDPOINT0_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_RESPONSE_INPUT_PIN_SENSE                0x0023\n#define ixAZF0INPUTENDPOINT0_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_WIDGET_CONTROL                          0x0024\n#define ixAZF0INPUTENDPOINT0_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_MULTICHANNEL_ENABLE                     0x0036\n#define ixAZF0INPUTENDPOINT0_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_MULTICHANNEL_ENABLE2                    0x0037\n#define ixAZF0INPUTENDPOINT0_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_RESPONSE_HBR                            0x0038\n#define ixAZF0INPUTENDPOINT0_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_CHANNEL_ALLOCATION                      0x0053\n#define ixAZF0INPUTENDPOINT0_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_HOT_PLUG_CONTROL                        0x0054\n#define ixAZF0INPUTENDPOINT0_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_UNSOLICITED_RESPONSE_FORCE              0x0055\n#define ixAZF0INPUTENDPOINT0_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_RESPONSE_CONFIGURATION_DEFAULT          0x0056\n#define ixAZF0INPUTENDPOINT0_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_LPIB_SNAPSHOT_CONTROL                   0x0064\n#define ixAZF0INPUTENDPOINT0_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_LPIB                                    0x0065\n#define ixAZF0INPUTENDPOINT0_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_LPIB_TIMER_SNAPSHOT                     0x0066\n#define ixAZF0INPUTENDPOINT0_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_INPUT_STATUS_CONTROL                    0x0067\n#define ixAZF0INPUTENDPOINT0_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_INFOFRAME                               0x0068\n\n\n\n\n#define ixAZF0INPUTENDPOINT1_AZALIA_F0_CODEC_INPUT_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES       0x0001\n#define ixAZF0INPUTENDPOINT1_AZALIA_F0_CODEC_INPUT_CONVERTER_CONTROL_CONVERTER_FORMAT                  0x0002\n#define ixAZF0INPUTENDPOINT1_AZALIA_F0_CODEC_INPUT_CONVERTER_CONTROL_CHANNEL_STREAM_ID                 0x0003\n#define ixAZF0INPUTENDPOINT1_AZALIA_F0_CODEC_INPUT_CONVERTER_CONTROL_DIGITAL_CONVERTER                 0x0004\n#define ixAZF0INPUTENDPOINT1_AZALIA_F0_CODEC_INPUT_CONVERTER_PARAMETER_STREAM_FORMATS                  0x0005\n#define ixAZF0INPUTENDPOINT1_AZALIA_F0_CODEC_INPUT_CONVERTER_PARAMETER_SUPPORTED_SIZE_RATES            0x0006\n#define ixAZF0INPUTENDPOINT1_AZALIA_F0_CODEC_INPUT_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES             0x0020\n#define ixAZF0INPUTENDPOINT1_AZALIA_F0_CODEC_INPUT_PIN_PARAMETER_CAPABILITIES                          0x0021\n#define ixAZF0INPUTENDPOINT1_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_UNSOLICITED_RESPONSE                    0x0022\n#define ixAZF0INPUTENDPOINT1_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_RESPONSE_INPUT_PIN_SENSE                0x0023\n#define ixAZF0INPUTENDPOINT1_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_WIDGET_CONTROL                          0x0024\n#define ixAZF0INPUTENDPOINT1_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_MULTICHANNEL_ENABLE                     0x0036\n#define ixAZF0INPUTENDPOINT1_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_MULTICHANNEL_ENABLE2                    0x0037\n#define ixAZF0INPUTENDPOINT1_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_RESPONSE_HBR                            0x0038\n#define ixAZF0INPUTENDPOINT1_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_CHANNEL_ALLOCATION                      0x0053\n#define ixAZF0INPUTENDPOINT1_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_HOT_PLUG_CONTROL                        0x0054\n#define ixAZF0INPUTENDPOINT1_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_UNSOLICITED_RESPONSE_FORCE              0x0055\n#define ixAZF0INPUTENDPOINT1_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_RESPONSE_CONFIGURATION_DEFAULT          0x0056\n#define ixAZF0INPUTENDPOINT1_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_LPIB_SNAPSHOT_CONTROL                   0x0064\n#define ixAZF0INPUTENDPOINT1_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_LPIB                                    0x0065\n#define ixAZF0INPUTENDPOINT1_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_LPIB_TIMER_SNAPSHOT                     0x0066\n#define ixAZF0INPUTENDPOINT1_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_INPUT_STATUS_CONTROL                    0x0067\n#define ixAZF0INPUTENDPOINT1_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_INFOFRAME                               0x0068\n\n\n\n\n#define ixAZF0INPUTENDPOINT2_AZALIA_F0_CODEC_INPUT_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES       0x0001\n#define ixAZF0INPUTENDPOINT2_AZALIA_F0_CODEC_INPUT_CONVERTER_CONTROL_CONVERTER_FORMAT                  0x0002\n#define ixAZF0INPUTENDPOINT2_AZALIA_F0_CODEC_INPUT_CONVERTER_CONTROL_CHANNEL_STREAM_ID                 0x0003\n#define ixAZF0INPUTENDPOINT2_AZALIA_F0_CODEC_INPUT_CONVERTER_CONTROL_DIGITAL_CONVERTER                 0x0004\n#define ixAZF0INPUTENDPOINT2_AZALIA_F0_CODEC_INPUT_CONVERTER_PARAMETER_STREAM_FORMATS                  0x0005\n#define ixAZF0INPUTENDPOINT2_AZALIA_F0_CODEC_INPUT_CONVERTER_PARAMETER_SUPPORTED_SIZE_RATES            0x0006\n#define ixAZF0INPUTENDPOINT2_AZALIA_F0_CODEC_INPUT_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES             0x0020\n#define ixAZF0INPUTENDPOINT2_AZALIA_F0_CODEC_INPUT_PIN_PARAMETER_CAPABILITIES                          0x0021\n#define ixAZF0INPUTENDPOINT2_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_UNSOLICITED_RESPONSE                    0x0022\n#define ixAZF0INPUTENDPOINT2_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_RESPONSE_INPUT_PIN_SENSE                0x0023\n#define ixAZF0INPUTENDPOINT2_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_WIDGET_CONTROL                          0x0024\n#define ixAZF0INPUTENDPOINT2_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_MULTICHANNEL_ENABLE                     0x0036\n#define ixAZF0INPUTENDPOINT2_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_MULTICHANNEL_ENABLE2                    0x0037\n#define ixAZF0INPUTENDPOINT2_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_RESPONSE_HBR                            0x0038\n#define ixAZF0INPUTENDPOINT2_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_CHANNEL_ALLOCATION                      0x0053\n#define ixAZF0INPUTENDPOINT2_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_HOT_PLUG_CONTROL                        0x0054\n#define ixAZF0INPUTENDPOINT2_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_UNSOLICITED_RESPONSE_FORCE              0x0055\n#define ixAZF0INPUTENDPOINT2_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_RESPONSE_CONFIGURATION_DEFAULT          0x0056\n#define ixAZF0INPUTENDPOINT2_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_LPIB_SNAPSHOT_CONTROL                   0x0064\n#define ixAZF0INPUTENDPOINT2_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_LPIB                                    0x0065\n#define ixAZF0INPUTENDPOINT2_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_LPIB_TIMER_SNAPSHOT                     0x0066\n#define ixAZF0INPUTENDPOINT2_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_INPUT_STATUS_CONTROL                    0x0067\n#define ixAZF0INPUTENDPOINT2_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_INFOFRAME                               0x0068\n\n\n\n\n#define ixAZF0INPUTENDPOINT3_AZALIA_F0_CODEC_INPUT_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES       0x0001\n#define ixAZF0INPUTENDPOINT3_AZALIA_F0_CODEC_INPUT_CONVERTER_CONTROL_CONVERTER_FORMAT                  0x0002\n#define ixAZF0INPUTENDPOINT3_AZALIA_F0_CODEC_INPUT_CONVERTER_CONTROL_CHANNEL_STREAM_ID                 0x0003\n#define ixAZF0INPUTENDPOINT3_AZALIA_F0_CODEC_INPUT_CONVERTER_CONTROL_DIGITAL_CONVERTER                 0x0004\n#define ixAZF0INPUTENDPOINT3_AZALIA_F0_CODEC_INPUT_CONVERTER_PARAMETER_STREAM_FORMATS                  0x0005\n#define ixAZF0INPUTENDPOINT3_AZALIA_F0_CODEC_INPUT_CONVERTER_PARAMETER_SUPPORTED_SIZE_RATES            0x0006\n#define ixAZF0INPUTENDPOINT3_AZALIA_F0_CODEC_INPUT_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES             0x0020\n#define ixAZF0INPUTENDPOINT3_AZALIA_F0_CODEC_INPUT_PIN_PARAMETER_CAPABILITIES                          0x0021\n#define ixAZF0INPUTENDPOINT3_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_UNSOLICITED_RESPONSE                    0x0022\n#define ixAZF0INPUTENDPOINT3_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_RESPONSE_INPUT_PIN_SENSE                0x0023\n#define ixAZF0INPUTENDPOINT3_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_WIDGET_CONTROL                          0x0024\n#define ixAZF0INPUTENDPOINT3_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_MULTICHANNEL_ENABLE                     0x0036\n#define ixAZF0INPUTENDPOINT3_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_MULTICHANNEL_ENABLE2                    0x0037\n#define ixAZF0INPUTENDPOINT3_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_RESPONSE_HBR                            0x0038\n#define ixAZF0INPUTENDPOINT3_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_CHANNEL_ALLOCATION                      0x0053\n#define ixAZF0INPUTENDPOINT3_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_HOT_PLUG_CONTROL                        0x0054\n#define ixAZF0INPUTENDPOINT3_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_UNSOLICITED_RESPONSE_FORCE              0x0055\n#define ixAZF0INPUTENDPOINT3_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_RESPONSE_CONFIGURATION_DEFAULT          0x0056\n#define ixAZF0INPUTENDPOINT3_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_LPIB_SNAPSHOT_CONTROL                   0x0064\n#define ixAZF0INPUTENDPOINT3_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_LPIB                                    0x0065\n#define ixAZF0INPUTENDPOINT3_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_LPIB_TIMER_SNAPSHOT                     0x0066\n#define ixAZF0INPUTENDPOINT3_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_INPUT_STATUS_CONTROL                    0x0067\n#define ixAZF0INPUTENDPOINT3_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_INFOFRAME                               0x0068\n\n\n\n\n#define ixAZF0INPUTENDPOINT4_AZALIA_F0_CODEC_INPUT_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES       0x0001\n#define ixAZF0INPUTENDPOINT4_AZALIA_F0_CODEC_INPUT_CONVERTER_CONTROL_CONVERTER_FORMAT                  0x0002\n#define ixAZF0INPUTENDPOINT4_AZALIA_F0_CODEC_INPUT_CONVERTER_CONTROL_CHANNEL_STREAM_ID                 0x0003\n#define ixAZF0INPUTENDPOINT4_AZALIA_F0_CODEC_INPUT_CONVERTER_CONTROL_DIGITAL_CONVERTER                 0x0004\n#define ixAZF0INPUTENDPOINT4_AZALIA_F0_CODEC_INPUT_CONVERTER_PARAMETER_STREAM_FORMATS                  0x0005\n#define ixAZF0INPUTENDPOINT4_AZALIA_F0_CODEC_INPUT_CONVERTER_PARAMETER_SUPPORTED_SIZE_RATES            0x0006\n#define ixAZF0INPUTENDPOINT4_AZALIA_F0_CODEC_INPUT_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES             0x0020\n#define ixAZF0INPUTENDPOINT4_AZALIA_F0_CODEC_INPUT_PIN_PARAMETER_CAPABILITIES                          0x0021\n#define ixAZF0INPUTENDPOINT4_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_UNSOLICITED_RESPONSE                    0x0022\n#define ixAZF0INPUTENDPOINT4_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_RESPONSE_INPUT_PIN_SENSE                0x0023\n#define ixAZF0INPUTENDPOINT4_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_WIDGET_CONTROL                          0x0024\n#define ixAZF0INPUTENDPOINT4_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_MULTICHANNEL_ENABLE                     0x0036\n#define ixAZF0INPUTENDPOINT4_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_MULTICHANNEL_ENABLE2                    0x0037\n#define ixAZF0INPUTENDPOINT4_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_RESPONSE_HBR                            0x0038\n#define ixAZF0INPUTENDPOINT4_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_CHANNEL_ALLOCATION                      0x0053\n#define ixAZF0INPUTENDPOINT4_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_HOT_PLUG_CONTROL                        0x0054\n#define ixAZF0INPUTENDPOINT4_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_UNSOLICITED_RESPONSE_FORCE              0x0055\n#define ixAZF0INPUTENDPOINT4_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_RESPONSE_CONFIGURATION_DEFAULT          0x0056\n#define ixAZF0INPUTENDPOINT4_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_LPIB_SNAPSHOT_CONTROL                   0x0064\n#define ixAZF0INPUTENDPOINT4_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_LPIB                                    0x0065\n#define ixAZF0INPUTENDPOINT4_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_LPIB_TIMER_SNAPSHOT                     0x0066\n#define ixAZF0INPUTENDPOINT4_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_INPUT_STATUS_CONTROL                    0x0067\n#define ixAZF0INPUTENDPOINT4_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_INFOFRAME                               0x0068\n\n\n\n\n#define ixAZF0INPUTENDPOINT5_AZALIA_F0_CODEC_INPUT_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES       0x0001\n#define ixAZF0INPUTENDPOINT5_AZALIA_F0_CODEC_INPUT_CONVERTER_CONTROL_CONVERTER_FORMAT                  0x0002\n#define ixAZF0INPUTENDPOINT5_AZALIA_F0_CODEC_INPUT_CONVERTER_CONTROL_CHANNEL_STREAM_ID                 0x0003\n#define ixAZF0INPUTENDPOINT5_AZALIA_F0_CODEC_INPUT_CONVERTER_CONTROL_DIGITAL_CONVERTER                 0x0004\n#define ixAZF0INPUTENDPOINT5_AZALIA_F0_CODEC_INPUT_CONVERTER_PARAMETER_STREAM_FORMATS                  0x0005\n#define ixAZF0INPUTENDPOINT5_AZALIA_F0_CODEC_INPUT_CONVERTER_PARAMETER_SUPPORTED_SIZE_RATES            0x0006\n#define ixAZF0INPUTENDPOINT5_AZALIA_F0_CODEC_INPUT_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES             0x0020\n#define ixAZF0INPUTENDPOINT5_AZALIA_F0_CODEC_INPUT_PIN_PARAMETER_CAPABILITIES                          0x0021\n#define ixAZF0INPUTENDPOINT5_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_UNSOLICITED_RESPONSE                    0x0022\n#define ixAZF0INPUTENDPOINT5_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_RESPONSE_INPUT_PIN_SENSE                0x0023\n#define ixAZF0INPUTENDPOINT5_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_WIDGET_CONTROL                          0x0024\n#define ixAZF0INPUTENDPOINT5_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_MULTICHANNEL_ENABLE                     0x0036\n#define ixAZF0INPUTENDPOINT5_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_MULTICHANNEL_ENABLE2                    0x0037\n#define ixAZF0INPUTENDPOINT5_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_RESPONSE_HBR                            0x0038\n#define ixAZF0INPUTENDPOINT5_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_CHANNEL_ALLOCATION                      0x0053\n#define ixAZF0INPUTENDPOINT5_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_HOT_PLUG_CONTROL                        0x0054\n#define ixAZF0INPUTENDPOINT5_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_UNSOLICITED_RESPONSE_FORCE              0x0055\n#define ixAZF0INPUTENDPOINT5_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_RESPONSE_CONFIGURATION_DEFAULT          0x0056\n#define ixAZF0INPUTENDPOINT5_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_LPIB_SNAPSHOT_CONTROL                   0x0064\n#define ixAZF0INPUTENDPOINT5_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_LPIB                                    0x0065\n#define ixAZF0INPUTENDPOINT5_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_LPIB_TIMER_SNAPSHOT                     0x0066\n#define ixAZF0INPUTENDPOINT5_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_INPUT_STATUS_CONTROL                    0x0067\n#define ixAZF0INPUTENDPOINT5_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_INFOFRAME                               0x0068\n\n\n\n\n#define ixAZF0INPUTENDPOINT6_AZALIA_F0_CODEC_INPUT_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES       0x0001\n#define ixAZF0INPUTENDPOINT6_AZALIA_F0_CODEC_INPUT_CONVERTER_CONTROL_CONVERTER_FORMAT                  0x0002\n#define ixAZF0INPUTENDPOINT6_AZALIA_F0_CODEC_INPUT_CONVERTER_CONTROL_CHANNEL_STREAM_ID                 0x0003\n#define ixAZF0INPUTENDPOINT6_AZALIA_F0_CODEC_INPUT_CONVERTER_CONTROL_DIGITAL_CONVERTER                 0x0004\n#define ixAZF0INPUTENDPOINT6_AZALIA_F0_CODEC_INPUT_CONVERTER_PARAMETER_STREAM_FORMATS                  0x0005\n#define ixAZF0INPUTENDPOINT6_AZALIA_F0_CODEC_INPUT_CONVERTER_PARAMETER_SUPPORTED_SIZE_RATES            0x0006\n#define ixAZF0INPUTENDPOINT6_AZALIA_F0_CODEC_INPUT_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES             0x0020\n#define ixAZF0INPUTENDPOINT6_AZALIA_F0_CODEC_INPUT_PIN_PARAMETER_CAPABILITIES                          0x0021\n#define ixAZF0INPUTENDPOINT6_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_UNSOLICITED_RESPONSE                    0x0022\n#define ixAZF0INPUTENDPOINT6_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_RESPONSE_INPUT_PIN_SENSE                0x0023\n#define ixAZF0INPUTENDPOINT6_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_WIDGET_CONTROL                          0x0024\n#define ixAZF0INPUTENDPOINT6_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_MULTICHANNEL_ENABLE                     0x0036\n#define ixAZF0INPUTENDPOINT6_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_MULTICHANNEL_ENABLE2                    0x0037\n#define ixAZF0INPUTENDPOINT6_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_RESPONSE_HBR                            0x0038\n#define ixAZF0INPUTENDPOINT6_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_CHANNEL_ALLOCATION                      0x0053\n#define ixAZF0INPUTENDPOINT6_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_HOT_PLUG_CONTROL                        0x0054\n#define ixAZF0INPUTENDPOINT6_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_UNSOLICITED_RESPONSE_FORCE              0x0055\n#define ixAZF0INPUTENDPOINT6_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_RESPONSE_CONFIGURATION_DEFAULT          0x0056\n#define ixAZF0INPUTENDPOINT6_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_LPIB_SNAPSHOT_CONTROL                   0x0064\n#define ixAZF0INPUTENDPOINT6_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_LPIB                                    0x0065\n#define ixAZF0INPUTENDPOINT6_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_LPIB_TIMER_SNAPSHOT                     0x0066\n#define ixAZF0INPUTENDPOINT6_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_INPUT_STATUS_CONTROL                    0x0067\n#define ixAZF0INPUTENDPOINT6_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_INFOFRAME                               0x0068\n\n\n\n\n#define ixAZF0INPUTENDPOINT7_AZALIA_F0_CODEC_INPUT_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES       0x0001\n#define ixAZF0INPUTENDPOINT7_AZALIA_F0_CODEC_INPUT_CONVERTER_CONTROL_CONVERTER_FORMAT                  0x0002\n#define ixAZF0INPUTENDPOINT7_AZALIA_F0_CODEC_INPUT_CONVERTER_CONTROL_CHANNEL_STREAM_ID                 0x0003\n#define ixAZF0INPUTENDPOINT7_AZALIA_F0_CODEC_INPUT_CONVERTER_CONTROL_DIGITAL_CONVERTER                 0x0004\n#define ixAZF0INPUTENDPOINT7_AZALIA_F0_CODEC_INPUT_CONVERTER_PARAMETER_STREAM_FORMATS                  0x0005\n#define ixAZF0INPUTENDPOINT7_AZALIA_F0_CODEC_INPUT_CONVERTER_PARAMETER_SUPPORTED_SIZE_RATES            0x0006\n#define ixAZF0INPUTENDPOINT7_AZALIA_F0_CODEC_INPUT_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES             0x0020\n#define ixAZF0INPUTENDPOINT7_AZALIA_F0_CODEC_INPUT_PIN_PARAMETER_CAPABILITIES                          0x0021\n#define ixAZF0INPUTENDPOINT7_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_UNSOLICITED_RESPONSE                    0x0022\n#define ixAZF0INPUTENDPOINT7_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_RESPONSE_INPUT_PIN_SENSE                0x0023\n#define ixAZF0INPUTENDPOINT7_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_WIDGET_CONTROL                          0x0024\n#define ixAZF0INPUTENDPOINT7_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_MULTICHANNEL_ENABLE                     0x0036\n#define ixAZF0INPUTENDPOINT7_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_MULTICHANNEL_ENABLE2                    0x0037\n#define ixAZF0INPUTENDPOINT7_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_RESPONSE_HBR                            0x0038\n#define ixAZF0INPUTENDPOINT7_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_CHANNEL_ALLOCATION                      0x0053\n#define ixAZF0INPUTENDPOINT7_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_HOT_PLUG_CONTROL                        0x0054\n#define ixAZF0INPUTENDPOINT7_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_UNSOLICITED_RESPONSE_FORCE              0x0055\n#define ixAZF0INPUTENDPOINT7_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_RESPONSE_CONFIGURATION_DEFAULT          0x0056\n#define ixAZF0INPUTENDPOINT7_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_LPIB_SNAPSHOT_CONTROL                   0x0064\n#define ixAZF0INPUTENDPOINT7_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_LPIB                                    0x0065\n#define ixAZF0INPUTENDPOINT7_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_LPIB_TIMER_SNAPSHOT                     0x0066\n#define ixAZF0INPUTENDPOINT7_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_INPUT_STATUS_CONTROL                    0x0067\n#define ixAZF0INPUTENDPOINT7_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_INFOFRAME                               0x0068\n\n\n\n\n#define ixAZALIA_F2_CODEC_ROOT_PARAMETER_VENDOR_AND_DEVICE_ID                                          0x0f00\n#define ixAZALIA_F2_CODEC_ROOT_PARAMETER_REVISION_ID                                                   0x0f02\n#define ixAZALIA_F2_CODEC_ROOT_PARAMETER_SUBORDINATE_NODE_COUNT                                        0x0f04\n#define ixAZALIA_F2_CODEC_FUNCTION_CONTROL_POWER_STATE                                                 0x1705\n#define ixAZALIA_F2_CODEC_FUNCTION_CONTROL_RESPONSE_SUBSYSTEM_ID                                       0x1720\n#define ixAZALIA_F2_CODEC_FUNCTION_CONTROL_RESPONSE_SUBSYSTEM_ID_2                                     0x1721\n#define ixAZALIA_F2_CODEC_FUNCTION_CONTROL_RESPONSE_SUBSYSTEM_ID_3                                     0x1722\n#define ixAZALIA_F2_CODEC_FUNCTION_CONTROL_RESPONSE_SUBSYSTEM_ID_4                                     0x1723\n#define ixAZALIA_F2_CODEC_FUNCTION_CONTROL_CONVERTER_SYNCHRONIZATION                                   0x1770\n#define ixAZALIA_F2_CODEC_FUNCTION_CONTROL_RESET                                                       0x17ff\n#define ixAZALIA_F2_CODEC_FUNCTION_PARAMETER_SUBORDINATE_NODE_COUNT                                    0x1f04\n#define ixAZALIA_F2_CODEC_FUNCTION_PARAMETER_GROUP_TYPE                                                0x1f05\n#define ixAZALIA_F2_CODEC_FUNCTION_PARAMETER_SUPPORTED_SIZE_RATES                                      0x1f0a\n#define ixAZALIA_F2_CODEC_FUNCTION_PARAMETER_STREAM_FORMATS                                            0x1f0b\n#define ixAZALIA_F2_CODEC_FUNCTION_PARAMETER_POWER_STATES                                              0x1f0f\n#define ixAZALIA_F2_CODEC_CONVERTER_CONTROL_CONVERTER_FORMAT                                           0x2200\n#define ixAZALIA_F2_CODEC_CONVERTER_CONTROL_CHANNEL_STREAM_ID                                          0x2706\n#define ixAZALIA_F2_CODEC_CONVERTER_CONTROL_DIGITAL_CONVERTER                                          0x270d\n#define ixAZALIA_F2_CODEC_CONVERTER_CONTROL_DIGITAL_CONVERTER_2                                        0x270e\n#define ixAZALIA_F2_CODEC_CONVERTER_STRIPE_CONTROL                                                     0x2724\n#define ixAZALIA_F2_CODEC_CONVERTER_CONTROL_DIGITAL_CONVERTER_3                                        0x273e\n#define ixAZALIA_F2_CODEC_CONVERTER_CONTROL_RAMP_RATE                                                  0x2770\n#define ixAZALIA_F2_CODEC_CONVERTER_CONTROL_GTC_EMBEDDING                                              0x2771\n#define ixAZALIA_F2_CODEC_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES                                0x2f09\n#define ixAZALIA_F2_CODEC_CONVERTER_PARAMETER_SUPPORTED_SIZE_RATES                                     0x2f0a\n#define ixAZALIA_F2_CODEC_CONVERTER_PARAMETER_STREAM_FORMATS                                           0x2f0b\n#define ixAZALIA_F2_CODEC_PIN_CONTROL_RESPONSE_CONNECTION_LIST_ENTRY                                   0x3702\n#define ixAZALIA_F2_CODEC_PIN_CONTROL_WIDGET_CONTROL                                                   0x3707\n#define ixAZALIA_F2_CODEC_PIN_CONTROL_UNSOLICITED_RESPONSE                                             0x3708\n#define ixAZALIA_F2_CODEC_PIN_CONTROL_RESPONSE_PIN_SENSE                                               0x3709\n#define ixAZALIA_F2_CODEC_PIN_CONTROL_RESPONSE_CONFIGURATION_DEFAULT                                   0x371c\n#define ixAZALIA_F2_CODEC_PIN_CONTROL_RESPONSE_CONFIGURATION_DEFAULT_2                                 0x371d\n#define ixAZALIA_F2_CODEC_PIN_CONTROL_RESPONSE_CONFIGURATION_DEFAULT_3                                 0x371e\n#define ixAZALIA_F2_CODEC_PIN_CONTROL_RESPONSE_CONFIGURATION_DEFAULT_4                                 0x371f\n#define ixAZALIA_F2_CODEC_PIN_CONTROL_RESPONSE_SPEAKER_ALLOCATION                                      0x3770\n#define ixAZALIA_F2_CODEC_PIN_CONTROL_CHANNEL_ALLOCATION                                               0x3771\n#define ixAZALIA_F2_CODEC_PIN_CONTROL_DOWN_MIX_INFO                                                    0x3772\n#define ixAZALIA_F2_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR                                                 0x3776\n#define ixAZALIA_F2_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR_DATA                                            0x3776\n#define ixAZALIA_F2_CODEC_PIN_CONTROL_MULTICHANNEL01_ENABLE                                            0x3777\n#define ixAZALIA_F2_CODEC_PIN_CONTROL_MULTICHANNEL23_ENABLE                                            0x3778\n#define ixAZALIA_F2_CODEC_PIN_CONTROL_MULTICHANNEL45_ENABLE                                            0x3779\n#define ixAZALIA_F2_CODEC_PIN_CONTROL_MULTICHANNEL67_ENABLE                                            0x377a\n#define ixAZALIA_F2_CODEC_PIN_CONTROL_LIPSYNC                                                          0x377b\n#define ixAZALIA_F2_CODEC_PIN_CONTROL_HBR                                                              0x377c\n#define ixAZALIA_F2_CODEC_PIN_CONTROL_AUDIO_SINK_INFO_INDEX                                            0x3780\n#define ixAZALIA_F2_CODEC_PIN_CONTROL_AUDIO_SINK_INFO_DATA                                             0x3781\n#define ixAZALIA_F2_CODEC_PIN_CONTROL_MULTICHANNEL1_ENABLE                                             0x3785\n#define ixAZALIA_F2_CODEC_PIN_CONTROL_MULTICHANNEL3_ENABLE                                             0x3786\n#define ixAZALIA_F2_CODEC_PIN_CONTROL_MULTICHANNEL5_ENABLE                                             0x3787\n#define ixAZALIA_F2_CODEC_PIN_CONTROL_MULTICHANNEL7_ENABLE                                             0x3788\n#define ixAZALIA_F2_CODEC_PIN_CONTROL_MULTICHANNEL_MODE                                                0x3789\n#define ixAZALIA_F2_PIN_CONTROL_CODEC_CS_OVERRIDE_0                                                    0x378a\n#define ixAZALIA_F2_PIN_CONTROL_CODEC_CS_OVERRIDE_1                                                    0x378b\n#define ixAZALIA_F2_PIN_CONTROL_CODEC_CS_OVERRIDE_2                                                    0x378c\n#define ixAZALIA_F2_PIN_CONTROL_CODEC_CS_OVERRIDE_3                                                    0x378d\n#define ixAZALIA_F2_PIN_CONTROL_CODEC_CS_OVERRIDE_4                                                    0x378e\n#define ixAZALIA_F2_PIN_CONTROL_CODEC_CS_OVERRIDE_5                                                    0x378f\n#define ixAZALIA_F2_PIN_CONTROL_CODEC_CS_OVERRIDE_6                                                    0x3790\n#define ixAZALIA_F2_PIN_CONTROL_CODEC_CS_OVERRIDE_7                                                    0x3791\n#define ixAZALIA_F2_PIN_CONTROL_CODEC_CS_OVERRIDE_8                                                    0x3792\n#define ixAZALIA_F2_CODEC_PIN_ASSOCIATION_INFO                                                         0x3793\n#define ixAZALIA_F2_CODEC_PIN_CONTROL_DIGITAL_OUTPUT_STATUS                                            0x3797\n#define ixAZALIA_F2_CODEC_PIN_CONTROL_LPIB_SNAPSHOT_CONTROL                                            0x3798\n#define ixAZALIA_F2_CODEC_PIN_CONTROL_LPIB                                                             0x3799\n#define ixAZALIA_F2_CODEC_PIN_CONTROL_LPIB_TIMER_SNAPSHOT                                              0x379a\n#define ixAZALIA_F2_CODEC_PIN_CONTROL_CODING_TYPE                                                      0x379b\n#define ixAZALIA_F2_CODEC_PIN_CONTROL_FORMAT_CHANGED                                                   0x379c\n#define ixAZALIA_F2_CODEC_PIN_CONTROL_WIRELESS_DISPLAY_IDENTIFICATION                                  0x379d\n#define ixAZALIA_F2_CODEC_PIN_CONTROL_REMOTE_KEEPALIVE                                                 0x379e\n#define ixAZALIA_F2_CODEC_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES                                      0x3f09\n#define ixAZALIA_F2_CODEC_PIN_PARAMETER_CAPABILITIES                                                   0x3f0c\n#define ixAZALIA_F2_CODEC_PIN_PARAMETER_CONNECTION_LIST_LENGTH                                         0x3f0e\n#define ixAZALIA_F2_CODEC_INPUT_CONVERTER_CONTROL_CONVERTER_FORMAT                                     0x6200\n#define ixAZALIA_F2_CODEC_INPUT_CONVERTER_CONTROL_CHANNEL_STREAM_ID                                    0x6706\n#define ixAZALIA_F2_CODEC_INPUT_CONVERTER_CONTROL_DIGITAL_CONVERTER                                    0x670d\n#define ixAZALIA_F2_CODEC_INPUT_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES                          0x6f09\n#define ixAZALIA_F2_CODEC_INPUT_CONVERTER_PARAMETER_SUPPORTED_SIZE_RATES                               0x6f0a\n#define ixAZALIA_F2_CODEC_INPUT_CONVERTER_PARAMETER_STREAM_FORMATS                                     0x6f0b\n#define ixAZALIA_F2_CODEC_INPUT_PIN_CONTROL_WIDGET_CONTROL                                             0x7707\n#define ixAZALIA_F2_CODEC_INPUT_PIN_CONTROL_UNSOLICITED_RESPONSE                                       0x7708\n#define ixAZALIA_F2_CODEC_INPUT_PIN_CONTROL_RESPONSE_PIN_SENSE                                         0x7709\n#define ixAZALIA_F2_CODEC_INPUT_PIN_CONTROL_RESPONSE_CONFIGURATION_DEFAULT                             0x771c\n#define ixAZALIA_F2_CODEC_INPUT_PIN_CONTROL_RESPONSE_CONFIGURATION_DEFAULT_2                           0x771d\n#define ixAZALIA_F2_CODEC_INPUT_PIN_CONTROL_RESPONSE_CONFIGURATION_DEFAULT_3                           0x771e\n#define ixAZALIA_F2_CODEC_INPUT_PIN_CONTROL_RESPONSE_CONFIGURATION_DEFAULT_4                           0x771f\n#define ixAZALIA_F2_CODEC_INPUT_PIN_CONTROL_CHANNEL_ALLOCATION                                         0x7771\n#define ixAZALIA_F2_CODEC_INPUT_PIN_CONTROL_MULTICHANNEL0_ENABLE                                       0x7777\n#define ixAZALIA_F2_CODEC_INPUT_PIN_CONTROL_MULTICHANNEL2_ENABLE                                       0x7778\n#define ixAZALIA_F2_CODEC_INPUT_PIN_CONTROL_MULTICHANNEL4_ENABLE                                       0x7779\n#define ixAZALIA_F2_CODEC_INPUT_PIN_CONTROL_MULTICHANNEL6_ENABLE                                       0x777a\n#define ixAZALIA_F2_CODEC_INPUT_PIN_CONTROL_HBR                                                        0x777c\n#define ixAZALIA_F2_CODEC_INPUT_PIN_CONTROL_MULTICHANNEL1_ENABLE                                       0x7785\n#define ixAZALIA_F2_CODEC_INPUT_PIN_CONTROL_MULTICHANNEL3_ENABLE                                       0x7786\n#define ixAZALIA_F2_CODEC_INPUT_PIN_CONTROL_MULTICHANNEL5_ENABLE                                       0x7787\n#define ixAZALIA_F2_CODEC_INPUT_PIN_CONTROL_MULTICHANNEL7_ENABLE                                       0x7788\n#define ixAZALIA_F2_CODEC_INPUT_PIN_CONTROL_LPIB_SNAPSHOT_CONTROL                                      0x7798\n#define ixAZALIA_F2_CODEC_INPUT_PIN_CONTROL_LPIB                                                       0x7799\n#define ixAZALIA_F2_CODEC_INPUT_PIN_CONTROL_LPIB_TIMER_SNAPSHOT                                        0x779a\n#define ixAZALIA_F2_CODEC_INPUT_PIN_CONTROL_INPUT_STATUS_CONTROL                                       0x779b\n#define ixAZALIA_F2_CODEC_INPUT_PIN_CONTROL_INFOFRAME                                                  0x779c\n#define ixAZALIA_F2_CODEC_INPUT_PIN_CONTROL_CHANNEL_STATUS_L                                           0x779d\n#define ixAZALIA_F2_CODEC_INPUT_PIN_CONTROL_CHANNEL_STATUS_H                                           0x779e\n#define ixAZALIA_F2_CODEC_INPUT_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES                                0x7f09\n#define ixAZALIA_F2_CODEC_INPUT_PIN_PARAMETER_CAPABILITIES                                             0x7f0c\n\n\n\n\n#define ixAUDIO_DESCRIPTOR0                                                                            0x0001\n#define ixAUDIO_DESCRIPTOR1                                                                            0x0002\n#define ixAUDIO_DESCRIPTOR2                                                                            0x0003\n#define ixAUDIO_DESCRIPTOR3                                                                            0x0004\n#define ixAUDIO_DESCRIPTOR4                                                                            0x0005\n#define ixAUDIO_DESCRIPTOR5                                                                            0x0006\n#define ixAUDIO_DESCRIPTOR6                                                                            0x0007\n#define ixAUDIO_DESCRIPTOR7                                                                            0x0008\n#define ixAUDIO_DESCRIPTOR8                                                                            0x0009\n#define ixAUDIO_DESCRIPTOR9                                                                            0x000a\n#define ixAUDIO_DESCRIPTOR10                                                                           0x000b\n#define ixAUDIO_DESCRIPTOR11                                                                           0x000c\n#define ixAUDIO_DESCRIPTOR12                                                                           0x000d\n#define ixAUDIO_DESCRIPTOR13                                                                           0x000e\n\n\n\n\n#define ixAZALIA_F2_CODEC_PIN_CONTROL_MANUFACTURER_ID                                                  0x0000\n#define ixAZALIA_F2_CODEC_PIN_CONTROL_PRODUCT_ID                                                       0x0001\n#define ixAZALIA_F2_CODEC_PIN_CONTROL_SINK_DESCRIPTION_LEN                                             0x0002\n#define ixAZALIA_F2_CODEC_PIN_CONTROL_PORTID0                                                          0x0003\n#define ixAZALIA_F2_CODEC_PIN_CONTROL_PORTID1                                                          0x0004\n#define ixSINK_DESCRIPTION0                                                                            0x0005\n#define ixSINK_DESCRIPTION1                                                                            0x0006\n#define ixSINK_DESCRIPTION2                                                                            0x0007\n#define ixSINK_DESCRIPTION3                                                                            0x0008\n#define ixSINK_DESCRIPTION4                                                                            0x0009\n#define ixSINK_DESCRIPTION5                                                                            0x000a\n#define ixSINK_DESCRIPTION6                                                                            0x000b\n#define ixSINK_DESCRIPTION7                                                                            0x000c\n#define ixSINK_DESCRIPTION8                                                                            0x000d\n#define ixSINK_DESCRIPTION9                                                                            0x000e\n#define ixSINK_DESCRIPTION10                                                                           0x000f\n#define ixSINK_DESCRIPTION11                                                                           0x0010\n#define ixSINK_DESCRIPTION12                                                                           0x0011\n#define ixSINK_DESCRIPTION13                                                                           0x0012\n#define ixSINK_DESCRIPTION14                                                                           0x0013\n#define ixSINK_DESCRIPTION15                                                                           0x0014\n#define ixSINK_DESCRIPTION16                                                                           0x0015\n#define ixSINK_DESCRIPTION17                                                                           0x0016\n\n\n\n\n#define ixAZALIA_INPUT_CRC0_CHANNEL0                                                                   0x0000\n#define ixAZALIA_INPUT_CRC0_CHANNEL1                                                                   0x0001\n#define ixAZALIA_INPUT_CRC0_CHANNEL2                                                                   0x0002\n#define ixAZALIA_INPUT_CRC0_CHANNEL3                                                                   0x0003\n#define ixAZALIA_INPUT_CRC0_CHANNEL4                                                                   0x0004\n#define ixAZALIA_INPUT_CRC0_CHANNEL5                                                                   0x0005\n#define ixAZALIA_INPUT_CRC0_CHANNEL6                                                                   0x0006\n#define ixAZALIA_INPUT_CRC0_CHANNEL7                                                                   0x0007\n\n\n\n\n#define ixAZALIA_INPUT_CRC1_CHANNEL0                                                                   0x0000\n#define ixAZALIA_INPUT_CRC1_CHANNEL1                                                                   0x0001\n#define ixAZALIA_INPUT_CRC1_CHANNEL2                                                                   0x0002\n#define ixAZALIA_INPUT_CRC1_CHANNEL3                                                                   0x0003\n#define ixAZALIA_INPUT_CRC1_CHANNEL4                                                                   0x0004\n#define ixAZALIA_INPUT_CRC1_CHANNEL5                                                                   0x0005\n#define ixAZALIA_INPUT_CRC1_CHANNEL6                                                                   0x0006\n#define ixAZALIA_INPUT_CRC1_CHANNEL7                                                                   0x0007\n\n\n\n\n#define ixAZALIA_CRC0_CHANNEL0                                                                         0x0000\n#define ixAZALIA_CRC0_CHANNEL1                                                                         0x0001\n#define ixAZALIA_CRC0_CHANNEL2                                                                         0x0002\n#define ixAZALIA_CRC0_CHANNEL3                                                                         0x0003\n#define ixAZALIA_CRC0_CHANNEL4                                                                         0x0004\n#define ixAZALIA_CRC0_CHANNEL5                                                                         0x0005\n#define ixAZALIA_CRC0_CHANNEL6                                                                         0x0006\n#define ixAZALIA_CRC0_CHANNEL7                                                                         0x0007\n\n\n\n\n#define ixAZALIA_CRC1_CHANNEL0                                                                         0x0000\n#define ixAZALIA_CRC1_CHANNEL1                                                                         0x0001\n#define ixAZALIA_CRC1_CHANNEL2                                                                         0x0002\n#define ixAZALIA_CRC1_CHANNEL3                                                                         0x0003\n#define ixAZALIA_CRC1_CHANNEL4                                                                         0x0004\n#define ixAZALIA_CRC1_CHANNEL5                                                                         0x0005\n#define ixAZALIA_CRC1_CHANNEL6                                                                         0x0006\n#define ixAZALIA_CRC1_CHANNEL7                                                                         0x0007\n\n\n\n\n#define ixSEQ00                                                                                        0x0000\n#define ixSEQ01                                                                                        0x0001\n#define ixSEQ02                                                                                        0x0002\n#define ixSEQ03                                                                                        0x0003\n#define ixSEQ04                                                                                        0x0004\n\n\n\n\n#define ixCRT00                                                                                        0x0000\n#define ixCRT01                                                                                        0x0001\n#define ixCRT02                                                                                        0x0002\n#define ixCRT03                                                                                        0x0003\n#define ixCRT04                                                                                        0x0004\n#define ixCRT05                                                                                        0x0005\n#define ixCRT06                                                                                        0x0006\n#define ixCRT07                                                                                        0x0007\n#define ixCRT08                                                                                        0x0008\n#define ixCRT09                                                                                        0x0009\n#define ixCRT0A                                                                                        0x000a\n#define ixCRT0B                                                                                        0x000b\n#define ixCRT0C                                                                                        0x000c\n#define ixCRT0D                                                                                        0x000d\n#define ixCRT0E                                                                                        0x000e\n#define ixCRT0F                                                                                        0x000f\n#define ixCRT10                                                                                        0x0010\n#define ixCRT11                                                                                        0x0011\n#define ixCRT12                                                                                        0x0012\n#define ixCRT13                                                                                        0x0013\n#define ixCRT14                                                                                        0x0014\n#define ixCRT15                                                                                        0x0015\n#define ixCRT16                                                                                        0x0016\n#define ixCRT17                                                                                        0x0017\n#define ixCRT18                                                                                        0x0018\n#define ixCRT1E                                                                                        0x001e\n#define ixCRT1F                                                                                        0x001f\n#define ixCRT22                                                                                        0x0022\n\n\n\n\n#define ixGRA00                                                                                        0x0000\n#define ixGRA01                                                                                        0x0001\n#define ixGRA02                                                                                        0x0002\n#define ixGRA03                                                                                        0x0003\n#define ixGRA04                                                                                        0x0004\n#define ixGRA05                                                                                        0x0005\n#define ixGRA06                                                                                        0x0006\n#define ixGRA07                                                                                        0x0007\n#define ixGRA08                                                                                        0x0008\n\n\n\n\n#define ixATTR00                                                                                       0x0000\n#define ixATTR01                                                                                       0x0001\n#define ixATTR02                                                                                       0x0002\n#define ixATTR03                                                                                       0x0003\n#define ixATTR04                                                                                       0x0004\n#define ixATTR05                                                                                       0x0005\n#define ixATTR06                                                                                       0x0006\n#define ixATTR07                                                                                       0x0007\n#define ixATTR08                                                                                       0x0008\n#define ixATTR09                                                                                       0x0009\n#define ixATTR0A                                                                                       0x000a\n#define ixATTR0B                                                                                       0x000b\n#define ixATTR0C                                                                                       0x000c\n#define ixATTR0D                                                                                       0x000d\n#define ixATTR0E                                                                                       0x000e\n#define ixATTR0F                                                                                       0x000f\n#define ixATTR10                                                                                       0x0010\n#define ixATTR11                                                                                       0x0011\n#define ixATTR12                                                                                       0x0012\n#define ixATTR13                                                                                       0x0013\n#define ixATTR14                                                                                       0x0014\n\n\n#endif\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}