# do LiveDesign.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:33:50 on Feb 15,2018
# vlog -work work LiveDesign.vo 
# -- Compiling module Counter
# -- Compiling module hard_block
# 
# Top level modules:
# 	Counter
# End time: 14:33:51 on Feb 15,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:33:51 on Feb 15,2018
# vlog -work work LiveDesign.vwf.vt 
# -- Compiling module Counter_vlg_vec_tst
# 
# Top level modules:
# 	Counter_vlg_vec_tst
# End time: 14:33:51 on Feb 15,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -novopt -c -t 1ps -L cycloneive_ver -L altera_ver -L altera_mf_ver -L 220model_ver -L sgate_ver -L altera_lnsim_ver work.Counter_vlg_vec_tst 
# Start time: 14:33:51 on Feb 15,2018
# Loading work.Counter_vlg_vec_tst
# Loading work.Counter
# Loading work.hard_block
# Loading cycloneive_ver.cycloneive_io_obuf
# Loading cycloneive_ver.cycloneive_io_ibuf
# Loading cycloneive_ver.cycloneive_clkctrl
# Loading cycloneive_ver.cycloneive_mux41
# Loading cycloneive_ver.cycloneive_ena_reg
# Loading cycloneive_ver.cycloneive_lcell_comb
# Loading altera_ver.dffeas
# SDF 10.5b Compiler 2016.10 Oct  5 2016
# 
# Loading instances from LiveDesign_v.sdo
# Loading altera_ver.PRIM_GDFF_LOW
# Loading timing data from LiveDesign_v.sdo
# ** Note: (vsim-3587) SDF Backannotation Successfully Completed.
#    Time: 0 ps  Iteration: 0  Instance: /Counter_vlg_vec_tst File: LiveDesign.vwf.vt
# after#26
# ** Note: $finish    : LiveDesign.vwf.vt(56)
#    Time: 100 us  Iteration: 0  Instance: /Counter_vlg_vec_tst
# End time: 14:33:52 on Feb 15,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
