INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/Cyclic_Shift_Gen/scamble_sequence_1bit/scamble_sequence.srcs/sources_1/new/scramble_sequence.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scramble_sequence_1bit
INFO: [VRFC 10-311] analyzing module x1_x2_init
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/Cyclic_Shift_Gen/scamble_sequence_1bit/scamble_sequence.srcs/sim_1/new/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
