INFO-FLOW: Workspace F:/vivado_projects/EE4951_TaWork/EE4951_hls_veri/solution1 opened at Sat Mar 23 19:43:18 -0500 2024
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xczu9eg-ffvb1156-2-e 
Execute       create_platform xczu9eg-ffvb1156-2-e -board  
DBG:HLSDevice: Trying to load device library: E:/Vivado/Vitis_HLS/2023.2\lib\win64.o\xv_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: E:/Vivado/Vivado/2023.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xczu9eg-ffvb1156-2-e'
Command       create_platform done; 1.149 sec.
Execute       source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute         source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute         source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute         source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute         source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute         source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute         source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 1.247 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1464@%s config_cosim -tool=xsim 
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
Execute     config_cosim -tool=xsim 
Command   open_solution done; 1.317 sec.
Execute   set_part xczu9eg-ffvb1156-2-e 
INFO: [HLS 200-1510] Running: set_part xczu9eg-ffvb1156-2-e 
Execute     create_platform xczu9eg-ffvb1156-2-e -board  
Execute     source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute       source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute       source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute       source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute       source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute       source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute       source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.159 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
Execute   source ./EE4951_hls_veri/solution1/directives.tcl 
INFO: [HLS 200-1510] Running: source ./EE4951_hls_veri/solution1/directives.tcl
Execute     set_directive_top -name main_func main_func 
INFO: [HLS 200-1510] Running: set_directive_top -name main_func main_func 
Execute   csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
INFO-FLOW: Running SLX 'csynth' proc: ::SLX::run_csynth
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
WARNING: [HLS 200-40] Skipped source file 'dw_conv_bias3x3.bin'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'dw_conv_input3x3.bin'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'dw_conv_output_torch3x3.bin'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'dw_conv_weight3x3.bin'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 212.863 MB.
Execute       set_directive_top main_func -name=main_func 
Execute       source E:/Vivado/Vitis_HLS/2023.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source E:/Vivado/Vitis_HLS/2023.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute         source E:/Vivado/Vitis_HLS/2023.2/tps/tcl/tcllib1.11.1/try/try.tcl 
INFO: [HLS 200-10] Analyzing design file 'EE4951_hls_veri/conv3x3.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling EE4951_hls_veri/conv3x3.cpp as C++
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: E:/Vivado/Vitis_HLS/2023.2/win64/tools/clang-3.9-csynth/bin/clang EE4951_hls_veri/conv3x3.cpp -foptimization-record-file=F:/vivado_projects/EE4951_TaWork/EE4951_hls_veri/solution1/.autopilot/db/conv3x3.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --sysroot E:/Vivado/Vitis_HLS/2023.2/tps/mingw/8.3.0/win64.o/nt -fhls -fno-exceptions -insert-hls-directive=F:/vivado_projects/EE4951_TaWork/EE4951_hls_veri/solution1/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=10 -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-mingw32 -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I E:/Vivado/Vitis_HLS/2023.2/common/technology/autopilot -I E:/Vivado/Vitis_HLS/2023.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o F:/vivado_projects/EE4951_TaWork/EE4951_hls_veri/solution1/.autopilot/db/conv3x3.pp.0.cpp {-hls-platform-db-name=E:/Vivado/Vitis_HLS/2023.2\common/technology\xilinx/common/platform.db} -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_1824.000000_DSP_2520.000000_FF_548160.000000_LUT_274080.000000_SLICE_34260.000000_URAM_0.000000 -device-name-info=xczu9eg-ffvb1156-2-e > F:/vivado_projects/EE4951_TaWork/EE4951_hls_veri/solution1/.autopilot/db/conv3x3.cpp.clang.out.log 2> F:/vivado_projects/EE4951_TaWork/EE4951_hls_veri/solution1/.autopilot/db/conv3x3.cpp.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 0.2 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: E:/Vivado/Vitis_HLS/2023.2/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=F:/vivado_projects/EE4951_TaWork/EE4951_hls_veri/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu F:/vivado_projects/EE4951_TaWork/EE4951_hls_veri/solution1/.autopilot/db/conv3x3.pp.0.cpp {-hls-platform-db-name=E:/Vivado/Vitis_HLS/2023.2\common/technology\xilinx/common/platform.db} -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_1824.000000_DSP_2520.000000_FF_548160.000000_LUT_274080.000000_SLICE_34260.000000_URAM_0.000000 -device-name-info=xczu9eg-ffvb1156-2-e > F:/vivado_projects/EE4951_TaWork/EE4951_hls_veri/solution1/.autopilot/db/clang.out.log 2> F:/vivado_projects/EE4951_TaWork/EE4951_hls_veri/solution1/.autopilot/db/clang.err.log
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector F:/vivado_projects/EE4951_TaWork/EE4951_hls_veri/solution1/.autopilot/db/conv3x3.pp.0.cpp std=gnu++14 -target fpga  -directive=F:/vivado_projects/EE4951_TaWork/EE4951_hls_veri/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec E:/Vivado/Vitis_HLS/2023.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=F:/vivado_projects/EE4951_TaWork/EE4951_hls_veri/solution1/.autopilot/db/.systemc_flag -fix-errors F:/vivado_projects/EE4951_TaWork/EE4951_hls_veri/solution1/.autopilot/db/conv3x3.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.352 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma F:/vivado_projects/EE4951_TaWork/EE4951_hls_veri/solution1/.autopilot/db/conv3x3.pp.0.cpp std=gnu++14 -target fpga  -directive=F:/vivado_projects/EE4951_TaWork/EE4951_hls_veri/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec E:/Vivado/Vitis_HLS/2023.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=F:/vivado_projects/EE4951_TaWork/EE4951_hls_veri/solution1/.autopilot/db/all.directive.json -fix-errors F:/vivado_projects/EE4951_TaWork/EE4951_hls_veri/solution1/.autopilot/db/conv3x3.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.343 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.3 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute F:/vivado_projects/EE4951_TaWork/EE4951_hls_veri/solution1/.autopilot/db/conv3x3.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: run_clang exec: E:/Vivado/Vitis_HLS/2023.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=F:/vivado_projects/EE4951_TaWork/EE4951_hls_veri/solution1/.autopilot/db/conv3x3.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors F:/vivado_projects/EE4951_TaWork/EE4951_hls_veri/solution1/.autopilot/db/conv3x3.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > F:/vivado_projects/EE4951_TaWork/EE4951_hls_veri/solution1/.autopilot/db/conv3x3.pp.0.cpp.clang-tidy.loop-label.out.log 2> F:/vivado_projects/EE4951_TaWork/EE4951_hls_veri/solution1/.autopilot/db/conv3x3.pp.0.cpp.clang-tidy.loop-label.err.log
Execute         source E:/Vivado/Vitis_HLS/2023.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Command       clang_tidy done; 0.76 sec.
INFO-FLOW: run_clang exec: E:/Vivado/Vitis_HLS/2023.2/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=F:/vivado_projects/EE4951_TaWork/EE4951_hls_veri/solution1/.autopilot/db/conv3x3.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml F:/vivado_projects/EE4951_TaWork/EE4951_hls_veri/solution1/.autopilot/db/conv3x3.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > F:/vivado_projects/EE4951_TaWork/EE4951_hls_veri/solution1/.autopilot/db/conv3x3.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> F:/vivado_projects/EE4951_TaWork/EE4951_hls_veri/solution1/.autopilot/db/conv3x3.pp.0.cpp.xilinx-dataflow-lawyer.err.log
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: E:/Vivado/Vitis_HLS/2023.2/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=F:/vivado_projects/EE4951_TaWork/EE4951_hls_veri/solution1/.autopilot/db/conv3x3.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing -hls-emit-hint-scope F:/vivado_projects/EE4951_TaWork/EE4951_hls_veri/solution1/.autopilot/db/conv3x3.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=10 -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I E:/Vivado/Vitis_HLS/2023.2/common/technology/autopilot -I E:/Vivado/Vitis_HLS/2023.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o F:/vivado_projects/EE4951_TaWork/EE4951_hls_veri/solution1/.autopilot/db/conv3x3.bc {-hls-platform-db-name=E:/Vivado/Vitis_HLS/2023.2\common/technology\xilinx/common/platform.db} -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_1824.000000_DSP_2520.000000_FF_548160.000000_LUT_274080.000000_SLICE_34260.000000_URAM_0.000000 -device-name-info=xczu9eg-ffvb1156-2-e > F:/vivado_projects/EE4951_TaWork/EE4951_hls_veri/solution1/.autopilot/db/conv3x3.pp.0.cpp.clang.out.log 2> F:/vivado_projects/EE4951_TaWork/EE4951_hls_veri/solution1/.autopilot/db/conv3x3.pp.0.cpp.clang.err.log
INFO: [HLS 200-10] Analyzing design file 'EE4951_hls_veri/conv3x31.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling EE4951_hls_veri/conv3x31.cpp as C++
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: E:/Vivado/Vitis_HLS/2023.2/win64/tools/clang-3.9-csynth/bin/clang EE4951_hls_veri/conv3x31.cpp -foptimization-record-file=F:/vivado_projects/EE4951_TaWork/EE4951_hls_veri/solution1/.autopilot/db/conv3x31.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --sysroot E:/Vivado/Vitis_HLS/2023.2/tps/mingw/8.3.0/win64.o/nt -fhls -fno-exceptions -insert-hls-directive=F:/vivado_projects/EE4951_TaWork/EE4951_hls_veri/solution1/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=10 -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-mingw32 -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I E:/Vivado/Vitis_HLS/2023.2/common/technology/autopilot -I E:/Vivado/Vitis_HLS/2023.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o F:/vivado_projects/EE4951_TaWork/EE4951_hls_veri/solution1/.autopilot/db/conv3x31.pp.0.cpp {-hls-platform-db-name=E:/Vivado/Vitis_HLS/2023.2\common/technology\xilinx/common/platform.db} -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_1824.000000_DSP_2520.000000_FF_548160.000000_LUT_274080.000000_SLICE_34260.000000_URAM_0.000000 -device-name-info=xczu9eg-ffvb1156-2-e > F:/vivado_projects/EE4951_TaWork/EE4951_hls_veri/solution1/.autopilot/db/conv3x31.cpp.clang.out.log 2> F:/vivado_projects/EE4951_TaWork/EE4951_hls_veri/solution1/.autopilot/db/conv3x31.cpp.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 0.2 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: E:/Vivado/Vitis_HLS/2023.2/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=F:/vivado_projects/EE4951_TaWork/EE4951_hls_veri/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu F:/vivado_projects/EE4951_TaWork/EE4951_hls_veri/solution1/.autopilot/db/conv3x31.pp.0.cpp {-hls-platform-db-name=E:/Vivado/Vitis_HLS/2023.2\common/technology\xilinx/common/platform.db} -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_1824.000000_DSP_2520.000000_FF_548160.000000_LUT_274080.000000_SLICE_34260.000000_URAM_0.000000 -device-name-info=xczu9eg-ffvb1156-2-e > F:/vivado_projects/EE4951_TaWork/EE4951_hls_veri/solution1/.autopilot/db/clang.out.log 2> F:/vivado_projects/EE4951_TaWork/EE4951_hls_veri/solution1/.autopilot/db/clang.err.log
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector F:/vivado_projects/EE4951_TaWork/EE4951_hls_veri/solution1/.autopilot/db/conv3x31.pp.0.cpp std=gnu++14 -target fpga  -directive=F:/vivado_projects/EE4951_TaWork/EE4951_hls_veri/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec E:/Vivado/Vitis_HLS/2023.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=F:/vivado_projects/EE4951_TaWork/EE4951_hls_veri/solution1/.autopilot/db/.systemc_flag -fix-errors F:/vivado_projects/EE4951_TaWork/EE4951_hls_veri/solution1/.autopilot/db/conv3x31.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.343 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma F:/vivado_projects/EE4951_TaWork/EE4951_hls_veri/solution1/.autopilot/db/conv3x31.pp.0.cpp std=gnu++14 -target fpga  -directive=F:/vivado_projects/EE4951_TaWork/EE4951_hls_veri/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec E:/Vivado/Vitis_HLS/2023.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=F:/vivado_projects/EE4951_TaWork/EE4951_hls_veri/solution1/.autopilot/db/all.directive.json -fix-errors F:/vivado_projects/EE4951_TaWork/EE4951_hls_veri/solution1/.autopilot/db/conv3x31.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.345 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.3 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute F:/vivado_projects/EE4951_TaWork/EE4951_hls_veri/solution1/.autopilot/db/conv3x31.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: run_clang exec: E:/Vivado/Vitis_HLS/2023.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=F:/vivado_projects/EE4951_TaWork/EE4951_hls_veri/solution1/.autopilot/db/conv3x31.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors F:/vivado_projects/EE4951_TaWork/EE4951_hls_veri/solution1/.autopilot/db/conv3x31.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > F:/vivado_projects/EE4951_TaWork/EE4951_hls_veri/solution1/.autopilot/db/conv3x31.pp.0.cpp.clang-tidy.loop-label.out.log 2> F:/vivado_projects/EE4951_TaWork/EE4951_hls_veri/solution1/.autopilot/db/conv3x31.pp.0.cpp.clang-tidy.loop-label.err.log
Command       clang_tidy done; 0.746 sec.
INFO-FLOW: run_clang exec: E:/Vivado/Vitis_HLS/2023.2/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=F:/vivado_projects/EE4951_TaWork/EE4951_hls_veri/solution1/.autopilot/db/conv3x31.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml F:/vivado_projects/EE4951_TaWork/EE4951_hls_veri/solution1/.autopilot/db/conv3x31.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > F:/vivado_projects/EE4951_TaWork/EE4951_hls_veri/solution1/.autopilot/db/conv3x31.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> F:/vivado_projects/EE4951_TaWork/EE4951_hls_veri/solution1/.autopilot/db/conv3x31.pp.0.cpp.xilinx-dataflow-lawyer.err.log
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: E:/Vivado/Vitis_HLS/2023.2/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=F:/vivado_projects/EE4951_TaWork/EE4951_hls_veri/solution1/.autopilot/db/conv3x31.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing -hls-emit-hint-scope F:/vivado_projects/EE4951_TaWork/EE4951_hls_veri/solution1/.autopilot/db/conv3x31.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=10 -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I E:/Vivado/Vitis_HLS/2023.2/common/technology/autopilot -I E:/Vivado/Vitis_HLS/2023.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o F:/vivado_projects/EE4951_TaWork/EE4951_hls_veri/solution1/.autopilot/db/conv3x31.bc {-hls-platform-db-name=E:/Vivado/Vitis_HLS/2023.2\common/technology\xilinx/common/platform.db} -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_1824.000000_DSP_2520.000000_FF_548160.000000_LUT_274080.000000_SLICE_34260.000000_URAM_0.000000 -device-name-info=xczu9eg-ffvb1156-2-e > F:/vivado_projects/EE4951_TaWork/EE4951_hls_veri/solution1/.autopilot/db/conv3x31.pp.0.cpp.clang.out.log 2> F:/vivado_projects/EE4951_TaWork/EE4951_hls_veri/solution1/.autopilot/db/conv3x31.pp.0.cpp.clang.err.log
INFO: [HLS 200-10] Analyzing design file 'EE4951_hls_veri/main_func.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling EE4951_hls_veri/main_func.cpp as C++
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: E:/Vivado/Vitis_HLS/2023.2/win64/tools/clang-3.9-csynth/bin/clang EE4951_hls_veri/main_func.cpp -foptimization-record-file=F:/vivado_projects/EE4951_TaWork/EE4951_hls_veri/solution1/.autopilot/db/main_func.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --sysroot E:/Vivado/Vitis_HLS/2023.2/tps/mingw/8.3.0/win64.o/nt -fhls -fno-exceptions -insert-hls-directive=F:/vivado_projects/EE4951_TaWork/EE4951_hls_veri/solution1/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=10 -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-mingw32 -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I E:/Vivado/Vitis_HLS/2023.2/common/technology/autopilot -I E:/Vivado/Vitis_HLS/2023.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o F:/vivado_projects/EE4951_TaWork/EE4951_hls_veri/solution1/.autopilot/db/main_func.pp.0.cpp {-hls-platform-db-name=E:/Vivado/Vitis_HLS/2023.2\common/technology\xilinx/common/platform.db} -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_1824.000000_DSP_2520.000000_FF_548160.000000_LUT_274080.000000_SLICE_34260.000000_URAM_0.000000 -device-name-info=xczu9eg-ffvb1156-2-e > F:/vivado_projects/EE4951_TaWork/EE4951_hls_veri/solution1/.autopilot/db/main_func.cpp.clang.out.log 2> F:/vivado_projects/EE4951_TaWork/EE4951_hls_veri/solution1/.autopilot/db/main_func.cpp.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 0.2 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: E:/Vivado/Vitis_HLS/2023.2/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=F:/vivado_projects/EE4951_TaWork/EE4951_hls_veri/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu F:/vivado_projects/EE4951_TaWork/EE4951_hls_veri/solution1/.autopilot/db/main_func.pp.0.cpp {-hls-platform-db-name=E:/Vivado/Vitis_HLS/2023.2\common/technology\xilinx/common/platform.db} -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_1824.000000_DSP_2520.000000_FF_548160.000000_LUT_274080.000000_SLICE_34260.000000_URAM_0.000000 -device-name-info=xczu9eg-ffvb1156-2-e > F:/vivado_projects/EE4951_TaWork/EE4951_hls_veri/solution1/.autopilot/db/clang.out.log 2> F:/vivado_projects/EE4951_TaWork/EE4951_hls_veri/solution1/.autopilot/db/clang.err.log
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector F:/vivado_projects/EE4951_TaWork/EE4951_hls_veri/solution1/.autopilot/db/main_func.pp.0.cpp std=gnu++14 -target fpga  -directive=F:/vivado_projects/EE4951_TaWork/EE4951_hls_veri/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec E:/Vivado/Vitis_HLS/2023.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=F:/vivado_projects/EE4951_TaWork/EE4951_hls_veri/solution1/.autopilot/db/.systemc_flag -fix-errors F:/vivado_projects/EE4951_TaWork/EE4951_hls_veri/solution1/.autopilot/db/main_func.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.324 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma F:/vivado_projects/EE4951_TaWork/EE4951_hls_veri/solution1/.autopilot/db/main_func.pp.0.cpp std=gnu++14 -target fpga  -directive=F:/vivado_projects/EE4951_TaWork/EE4951_hls_veri/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec E:/Vivado/Vitis_HLS/2023.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=F:/vivado_projects/EE4951_TaWork/EE4951_hls_veri/solution1/.autopilot/db/all.directive.json -fix-errors F:/vivado_projects/EE4951_TaWork/EE4951_hls_veri/solution1/.autopilot/db/main_func.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.563 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.6 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute F:/vivado_projects/EE4951_TaWork/EE4951_hls_veri/solution1/.autopilot/db/main_func.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: run_clang exec: E:/Vivado/Vitis_HLS/2023.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=F:/vivado_projects/EE4951_TaWork/EE4951_hls_veri/solution1/.autopilot/db/main_func.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors F:/vivado_projects/EE4951_TaWork/EE4951_hls_veri/solution1/.autopilot/db/main_func.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > F:/vivado_projects/EE4951_TaWork/EE4951_hls_veri/solution1/.autopilot/db/main_func.pp.0.cpp.clang-tidy.loop-label.out.log 2> F:/vivado_projects/EE4951_TaWork/EE4951_hls_veri/solution1/.autopilot/db/main_func.pp.0.cpp.clang-tidy.loop-label.err.log
Command       clang_tidy done; 0.681 sec.
INFO-FLOW: run_clang exec: E:/Vivado/Vitis_HLS/2023.2/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=F:/vivado_projects/EE4951_TaWork/EE4951_hls_veri/solution1/.autopilot/db/main_func.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml F:/vivado_projects/EE4951_TaWork/EE4951_hls_veri/solution1/.autopilot/db/main_func.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > F:/vivado_projects/EE4951_TaWork/EE4951_hls_veri/solution1/.autopilot/db/main_func.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> F:/vivado_projects/EE4951_TaWork/EE4951_hls_veri/solution1/.autopilot/db/main_func.pp.0.cpp.xilinx-dataflow-lawyer.err.log
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: E:/Vivado/Vitis_HLS/2023.2/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=F:/vivado_projects/EE4951_TaWork/EE4951_hls_veri/solution1/.autopilot/db/main_func.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing -hls-emit-hint-scope F:/vivado_projects/EE4951_TaWork/EE4951_hls_veri/solution1/.autopilot/db/main_func.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=10 -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I E:/Vivado/Vitis_HLS/2023.2/common/technology/autopilot -I E:/Vivado/Vitis_HLS/2023.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o F:/vivado_projects/EE4951_TaWork/EE4951_hls_veri/solution1/.autopilot/db/main_func.bc {-hls-platform-db-name=E:/Vivado/Vitis_HLS/2023.2\common/technology\xilinx/common/platform.db} -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_1824.000000_DSP_2520.000000_FF_548160.000000_LUT_274080.000000_SLICE_34260.000000_URAM_0.000000 -device-name-info=xczu9eg-ffvb1156-2-e > F:/vivado_projects/EE4951_TaWork/EE4951_hls_veri/solution1/.autopilot/db/main_func.pp.0.cpp.clang.out.log 2> F:/vivado_projects/EE4951_TaWork/EE4951_hls_veri/solution1/.autopilot/db/main_func.pp.0.cpp.clang.err.log
INFO: [HLS 200-10] Analyzing design file 'EE4951_hls_veri/utils.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling EE4951_hls_veri/utils.cpp as C++
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: E:/Vivado/Vitis_HLS/2023.2/win64/tools/clang-3.9-csynth/bin/clang EE4951_hls_veri/utils.cpp -foptimization-record-file=F:/vivado_projects/EE4951_TaWork/EE4951_hls_veri/solution1/.autopilot/db/utils.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --sysroot E:/Vivado/Vitis_HLS/2023.2/tps/mingw/8.3.0/win64.o/nt -fhls -fno-exceptions -insert-hls-directive=F:/vivado_projects/EE4951_TaWork/EE4951_hls_veri/solution1/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=10 -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-mingw32 -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I E:/Vivado/Vitis_HLS/2023.2/common/technology/autopilot -I E:/Vivado/Vitis_HLS/2023.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o F:/vivado_projects/EE4951_TaWork/EE4951_hls_veri/solution1/.autopilot/db/utils.pp.0.cpp {-hls-platform-db-name=E:/Vivado/Vitis_HLS/2023.2\common/technology\xilinx/common/platform.db} -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_1824.000000_DSP_2520.000000_FF_548160.000000_LUT_274080.000000_SLICE_34260.000000_URAM_0.000000 -device-name-info=xczu9eg-ffvb1156-2-e > F:/vivado_projects/EE4951_TaWork/EE4951_hls_veri/solution1/.autopilot/db/utils.cpp.clang.out.log 2> F:/vivado_projects/EE4951_TaWork/EE4951_hls_veri/solution1/.autopilot/db/utils.cpp.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 0.2 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: E:/Vivado/Vitis_HLS/2023.2/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=F:/vivado_projects/EE4951_TaWork/EE4951_hls_veri/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu F:/vivado_projects/EE4951_TaWork/EE4951_hls_veri/solution1/.autopilot/db/utils.pp.0.cpp {-hls-platform-db-name=E:/Vivado/Vitis_HLS/2023.2\common/technology\xilinx/common/platform.db} -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_1824.000000_DSP_2520.000000_FF_548160.000000_LUT_274080.000000_SLICE_34260.000000_URAM_0.000000 -device-name-info=xczu9eg-ffvb1156-2-e > F:/vivado_projects/EE4951_TaWork/EE4951_hls_veri/solution1/.autopilot/db/clang.out.log 2> F:/vivado_projects/EE4951_TaWork/EE4951_hls_veri/solution1/.autopilot/db/clang.err.log
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector F:/vivado_projects/EE4951_TaWork/EE4951_hls_veri/solution1/.autopilot/db/utils.pp.0.cpp std=gnu++14 -target fpga  -directive=F:/vivado_projects/EE4951_TaWork/EE4951_hls_veri/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec E:/Vivado/Vitis_HLS/2023.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=F:/vivado_projects/EE4951_TaWork/EE4951_hls_veri/solution1/.autopilot/db/.systemc_flag -fix-errors F:/vivado_projects/EE4951_TaWork/EE4951_hls_veri/solution1/.autopilot/db/utils.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.31 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma F:/vivado_projects/EE4951_TaWork/EE4951_hls_veri/solution1/.autopilot/db/utils.pp.0.cpp std=gnu++14 -target fpga  -directive=F:/vivado_projects/EE4951_TaWork/EE4951_hls_veri/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec E:/Vivado/Vitis_HLS/2023.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=F:/vivado_projects/EE4951_TaWork/EE4951_hls_veri/solution1/.autopilot/db/all.directive.json -fix-errors F:/vivado_projects/EE4951_TaWork/EE4951_hls_veri/solution1/.autopilot/db/utils.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.312 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.3 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute F:/vivado_projects/EE4951_TaWork/EE4951_hls_veri/solution1/.autopilot/db/utils.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: run_clang exec: E:/Vivado/Vitis_HLS/2023.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=F:/vivado_projects/EE4951_TaWork/EE4951_hls_veri/solution1/.autopilot/db/utils.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors F:/vivado_projects/EE4951_TaWork/EE4951_hls_veri/solution1/.autopilot/db/utils.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > F:/vivado_projects/EE4951_TaWork/EE4951_hls_veri/solution1/.autopilot/db/utils.pp.0.cpp.clang-tidy.loop-label.out.log 2> F:/vivado_projects/EE4951_TaWork/EE4951_hls_veri/solution1/.autopilot/db/utils.pp.0.cpp.clang-tidy.loop-label.err.log
Command       clang_tidy done; 0.677 sec.
INFO-FLOW: run_clang exec: E:/Vivado/Vitis_HLS/2023.2/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=F:/vivado_projects/EE4951_TaWork/EE4951_hls_veri/solution1/.autopilot/db/utils.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml F:/vivado_projects/EE4951_TaWork/EE4951_hls_veri/solution1/.autopilot/db/utils.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > F:/vivado_projects/EE4951_TaWork/EE4951_hls_veri/solution1/.autopilot/db/utils.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> F:/vivado_projects/EE4951_TaWork/EE4951_hls_veri/solution1/.autopilot/db/utils.pp.0.cpp.xilinx-dataflow-lawyer.err.log
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: E:/Vivado/Vitis_HLS/2023.2/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=F:/vivado_projects/EE4951_TaWork/EE4951_hls_veri/solution1/.autopilot/db/utils.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing -hls-emit-hint-scope F:/vivado_projects/EE4951_TaWork/EE4951_hls_veri/solution1/.autopilot/db/utils.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=10 -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I E:/Vivado/Vitis_HLS/2023.2/common/technology/autopilot -I E:/Vivado/Vitis_HLS/2023.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o F:/vivado_projects/EE4951_TaWork/EE4951_hls_veri/solution1/.autopilot/db/utils.bc {-hls-platform-db-name=E:/Vivado/Vitis_HLS/2023.2\common/technology\xilinx/common/platform.db} -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_1824.000000_DSP_2520.000000_FF_548160.000000_LUT_274080.000000_SLICE_34260.000000_URAM_0.000000 -device-name-info=xczu9eg-ffvb1156-2-e > F:/vivado_projects/EE4951_TaWork/EE4951_hls_veri/solution1/.autopilot/db/utils.pp.0.cpp.clang.out.log 2> F:/vivado_projects/EE4951_TaWork/EE4951_hls_veri/solution1/.autopilot/db/utils.pp.0.cpp.clang.err.log
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 11.528 seconds; current allocated memory: 215.230 MB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute       run_link_or_opt -out F:/vivado_projects/EE4951_TaWork/EE4951_hls_veri/solution1/.autopilot/db/a.g.ld.0.bc -args  "F:/vivado_projects/EE4951_TaWork/EE4951_hls_veri/solution1/.autopilot/db/conv3x3.g.bc" "F:/vivado_projects/EE4951_TaWork/EE4951_hls_veri/solution1/.autopilot/db/conv3x31.g.bc" "F:/vivado_projects/EE4951_TaWork/EE4951_hls_veri/solution1/.autopilot/db/main_func.g.bc" "F:/vivado_projects/EE4951_TaWork/EE4951_hls_veri/solution1/.autopilot/db/utils.g.bc"  
INFO-FLOW: run_clang exec: E:/Vivado/Vitis_HLS/2023.2/win64/tools/clang-3.9-csynth/bin/llvm-link F:/vivado_projects/EE4951_TaWork/EE4951_hls_veri/solution1/.autopilot/db/conv3x3.g.bc F:/vivado_projects/EE4951_TaWork/EE4951_hls_veri/solution1/.autopilot/db/conv3x31.g.bc F:/vivado_projects/EE4951_TaWork/EE4951_hls_veri/solution1/.autopilot/db/main_func.g.bc F:/vivado_projects/EE4951_TaWork/EE4951_hls_veri/solution1/.autopilot/db/utils.g.bc -o F:/vivado_projects/EE4951_TaWork/EE4951_hls_veri/solution1/.autopilot/db/a.g.ld.0.bc > F:/vivado_projects/EE4951_TaWork/EE4951_hls_veri/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.out.log 2> F:/vivado_projects/EE4951_TaWork/EE4951_hls_veri/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.err.log
INFO-FLOW: 
Execute       run_link_or_opt -opt -out F:/vivado_projects/EE4951_TaWork/EE4951_hls_veri/solution1/.autopilot/db/a.g.ld.1.lower.bc -args F:/vivado_projects/EE4951_TaWork/EE4951_hls_veri/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
INFO-FLOW: run_clang exec: E:/Vivado/Vitis_HLS/2023.2/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=F:/vivado_projects/EE4951_TaWork/EE4951_hls_veri/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.diag.yml F:/vivado_projects/EE4951_TaWork/EE4951_hls_veri/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o F:/vivado_projects/EE4951_TaWork/EE4951_hls_veri/solution1/.autopilot/db/a.g.ld.1.lower.bc > F:/vivado_projects/EE4951_TaWork/EE4951_hls_veri/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.out.log 2> F:/vivado_projects/EE4951_TaWork/EE4951_hls_veri/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.err.log
INFO-FLOW: 
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
INFO-FLOW: Linking math bc lib
Execute       run_link_or_opt -out F:/vivado_projects/EE4951_TaWork/EE4951_hls_veri/solution1/.autopilot/db/a.g.ld.2.m1.bc -args F:/vivado_projects/EE4951_TaWork/EE4951_hls_veri/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed E:/Vivado/Vitis_HLS/2023.2/win64/lib/libhlsm_39.bc E:/Vivado/Vitis_HLS/2023.2/win64/lib/libhlsmc++_39.bc 
INFO-FLOW: run_clang exec: E:/Vivado/Vitis_HLS/2023.2/win64/tools/clang-3.9-csynth/bin/llvm-link F:/vivado_projects/EE4951_TaWork/EE4951_hls_veri/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed E:/Vivado/Vitis_HLS/2023.2/win64/lib/libhlsm_39.bc E:/Vivado/Vitis_HLS/2023.2/win64/lib/libhlsmc++_39.bc -o F:/vivado_projects/EE4951_TaWork/EE4951_hls_veri/solution1/.autopilot/db/a.g.ld.2.m1.bc > F:/vivado_projects/EE4951_TaWork/EE4951_hls_veri/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.out.log 2> F:/vivado_projects/EE4951_TaWork/EE4951_hls_veri/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.err.log
INFO-FLOW: 
Command       run_link_or_opt done; 1.06 sec.
Execute       run_link_or_opt -opt -out F:/vivado_projects/EE4951_TaWork/EE4951_hls_veri/solution1/.autopilot/db/a.g.ld.3.fpc.bc -args F:/vivado_projects/EE4951_TaWork/EE4951_hls_veri/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=main_func -reflow-float-conversion 
INFO-FLOW: run_clang exec: E:/Vivado/Vitis_HLS/2023.2/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=F:/vivado_projects/EE4951_TaWork/EE4951_hls_veri/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.diag.yml F:/vivado_projects/EE4951_TaWork/EE4951_hls_veri/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=main_func -reflow-float-conversion -o F:/vivado_projects/EE4951_TaWork/EE4951_hls_veri/solution1/.autopilot/db/a.g.ld.3.fpc.bc > F:/vivado_projects/EE4951_TaWork/EE4951_hls_veri/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.out.log 2> F:/vivado_projects/EE4951_TaWork/EE4951_hls_veri/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.err.log
INFO-FLOW: 
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Command       run_link_or_opt done; 0.474 sec.
Execute       run_link_or_opt -out F:/vivado_projects/EE4951_TaWork/EE4951_hls_veri/solution1/.autopilot/db/a.g.ld.4.m2.bc -args F:/vivado_projects/EE4951_TaWork/EE4951_hls_veri/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed E:/Vivado/Vitis_HLS/2023.2/win64/lib/libfloatconversion_39.bc 
INFO-FLOW: run_clang exec: E:/Vivado/Vitis_HLS/2023.2/win64/tools/clang-3.9-csynth/bin/llvm-link F:/vivado_projects/EE4951_TaWork/EE4951_hls_veri/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed E:/Vivado/Vitis_HLS/2023.2/win64/lib/libfloatconversion_39.bc -o F:/vivado_projects/EE4951_TaWork/EE4951_hls_veri/solution1/.autopilot/db/a.g.ld.4.m2.bc > F:/vivado_projects/EE4951_TaWork/EE4951_hls_veri/solution1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.out.log 2> F:/vivado_projects/EE4951_TaWork/EE4951_hls_veri/solution1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.err.log
INFO-FLOW: 
Execute       run_link_or_opt -opt -out F:/vivado_projects/EE4951_TaWork/EE4951_hls_veri/solution1/.autopilot/db/a.g.ld.5.gdce.bc -args F:/vivado_projects/EE4951_TaWork/EE4951_hls_veri/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=main_func 
INFO-FLOW: run_clang exec: E:/Vivado/Vitis_HLS/2023.2/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=F:/vivado_projects/EE4951_TaWork/EE4951_hls_veri/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.diag.yml F:/vivado_projects/EE4951_TaWork/EE4951_hls_veri/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=main_func -o F:/vivado_projects/EE4951_TaWork/EE4951_hls_veri/solution1/.autopilot/db/a.g.ld.5.gdce.bc > F:/vivado_projects/EE4951_TaWork/EE4951_hls_veri/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.out.log 2> F:/vivado_projects/EE4951_TaWork/EE4951_hls_veri/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.err.log
INFO-FLOW: 
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Execute       send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute       is_m_axi_addr64 
INFO-FLOW: Doing LTO.
INFO-FLOW: run_clang (background poll_ms 5000) exec: E:/Vivado/Vitis_HLS/2023.2/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=F:/vivado_projects/EE4951_TaWork/EE4951_hls_veri/solution1/.autopilot/db/a.g.ld.0.bc.clang.reflow.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=main_func -mllvm -hls-db-dir -mllvm F:/vivado_projects/EE4951_TaWork/EE4951_hls_veri/solution1/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=F:/vivado_projects/EE4951_TaWork/EE4951_hls_veri/solution1/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=F:/vivado_projects/EE4951_TaWork/EE4951_hls_veri/solution1/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=slave -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -reflow-basic-block-instr-threshold=200000 -mllvm -reflow-auto-pipeline-threshold=64 -mllvm -reflow-enable-maxi-auto-id-channel=0 -mllvm -enable-fp-thr=0 -mllvm -reflow-bdd-simplify-threshold=1048576 -mllvm -reflow-fanout-threshold=16 -mllvm -assume-maxi-align=1 -mllvm -reflow-pipeline-style-llvm-setting=2 -mllvm -reflow-enable-dataflow-strict-mode-checking=1 -ftime-report -mllvm -time-passes -mllvm -reflow-auto-array-partition-mode=default -mllvm -reflow-enable-auto-array-partition=true -mllvm -reflow-enable-auto-parallel-performance-driven=true -mllvm -reflow-enable-partition-for-automation=true -mllvm -reflow-aggregate-bitwidth-threshold=4096 -mllvm -reflow-reserved-saxilite-registers=0 -mllvm -enable-reflow-auto-loop-pipeline -mllvm -reflow-max-unroll-threshold=409600 -mllvm -reflow-assume-no-address-wrap=true -mllvm -reflow-enable-occurrence-inference=true -mllvm -reflow-emit-hint-scope=true -mllvm -hls -mllvm -disable-inlined-alloca-merging=true -mllvm -default-clock-period=10 -x ir F:/vivado_projects/EE4951_TaWork/EE4951_hls_veri/solution1/.autopilot/db/a.g.ld.5.gdce.bc -o F:/vivado_projects/EE4951_TaWork/EE4951_hls_veri/solution1/.autopilot/db/a.g.lto.bc {-hls-platform-db-name=E:/Vivado/Vitis_HLS/2023.2\common/technology\xilinx/common/platform.db} -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_1824.000000_DSP_2520.000000_FF_548160.000000_LUT_274080.000000_SLICE_34260.000000_URAM_0.000000 -device-name-info=xczu9eg-ffvb1156-2-e 2> F:/vivado_projects/EE4951_TaWork/EE4951_hls_veri/solution1/.autopilot/db/a.g.ld.0.bc.clang.reflow.err.log bg_poll_cmd: ::AP::poll_clang_39_closed_source
Execute       send_msg_by_id INFO @200-1995@%s%s%s 717 Compile/Link F:/vivado_projects/EE4951_TaWork/EE4951_hls_veri/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 717 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: F:/vivado_projects/EE4951_TaWork/EE4951_hls_veri/solution1/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 664 Unroll/Inline (step 1) F:/vivado_projects/EE4951_TaWork/EE4951_hls_veri/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 664 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: F:/vivado_projects/EE4951_TaWork/EE4951_hls_veri/solution1/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 330 Unroll/Inline (step 2) F:/vivado_projects/EE4951_TaWork/EE4951_hls_veri/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 330 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: F:/vivado_projects/EE4951_TaWork/EE4951_hls_veri/solution1/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 273 Unroll/Inline (step 3) F:/vivado_projects/EE4951_TaWork/EE4951_hls_veri/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 273 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: F:/vivado_projects/EE4951_TaWork/EE4951_hls_veri/solution1/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 273 Unroll/Inline (step 4) F:/vivado_projects/EE4951_TaWork/EE4951_hls_veri/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 273 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: F:/vivado_projects/EE4951_TaWork/EE4951_hls_veri/solution1/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 16,014 Array/Struct (step 1) F:/vivado_projects/EE4951_TaWork/EE4951_hls_veri/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 16,014 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: F:/vivado_projects/EE4951_TaWork/EE4951_hls_veri/solution1/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 14,377 Array/Struct (step 2) F:/vivado_projects/EE4951_TaWork/EE4951_hls_veri/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 14,377 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: F:/vivado_projects/EE4951_TaWork/EE4951_hls_veri/solution1/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 14,379 Array/Struct (step 3) F:/vivado_projects/EE4951_TaWork/EE4951_hls_veri/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 14,379 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: F:/vivado_projects/EE4951_TaWork/EE4951_hls_veri/solution1/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 14,381 Array/Struct (step 4) F:/vivado_projects/EE4951_TaWork/EE4951_hls_veri/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 14,381 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: F:/vivado_projects/EE4951_TaWork/EE4951_hls_veri/solution1/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 14,410 Array/Struct (step 5) F:/vivado_projects/EE4951_TaWork/EE4951_hls_veri/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 14,410 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: F:/vivado_projects/EE4951_TaWork/EE4951_hls_veri/solution1/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 14,388 Performance F:/vivado_projects/EE4951_TaWork/EE4951_hls_veri/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 14,388 instructions in the design after the 'Performance' phase of compilation. See the Design Size Report for more details: F:/vivado_projects/EE4951_TaWork/EE4951_hls_veri/solution1/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 14,388 Performance (step 2) F:/vivado_projects/EE4951_TaWork/EE4951_hls_veri/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 14,388 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: F:/vivado_projects/EE4951_TaWork/EE4951_hls_veri/solution1/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 48,046 Performance (step 3) F:/vivado_projects/EE4951_TaWork/EE4951_hls_veri/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 48,046 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: F:/vivado_projects/EE4951_TaWork/EE4951_hls_veri/solution1/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 34,616 Performance (step 4) F:/vivado_projects/EE4951_TaWork/EE4951_hls_veri/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 34,616 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: F:/vivado_projects/EE4951_TaWork/EE4951_hls_veri/solution1/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 36,863 HW Transforms F:/vivado_projects/EE4951_TaWork/EE4951_hls_veri/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 36,863 instructions in the design after the 'HW Transforms' phase of compilation. See the Design Size Report for more details: F:/vivado_projects/EE4951_TaWork/EE4951_hls_veri/solution1/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 36,902 HW Transforms (step 2) F:/vivado_projects/EE4951_TaWork/EE4951_hls_veri/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 36,902 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: F:/vivado_projects/EE4951_TaWork/EE4951_hls_veri/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-291] Loop 'VITIS_LOOP_29_5' is marked as complete unroll implied by the pipeline pragma (EE4951_hls_veri/conv3x3.cpp:29:19)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_32_6' is marked as complete unroll implied by the pipeline pragma (EE4951_hls_veri/conv3x3.cpp:32:19)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_29_5' (EE4951_hls_veri/conv3x3.cpp:29:19) in function 'conv_3x3' completely with a factor of 3 (EE4951_hls_veri/conv3x3.cpp:9:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_32_6' (EE4951_hls_veri/conv3x3.cpp:32:19) in function 'conv_3x3' completely with a factor of 3 (EE4951_hls_veri/conv3x3.cpp:9:0)
INFO: [HLS 214-178] Inlining function 'load_input_from_DRAM(ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [3][160][320], ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [3][160][320])' into 'main_func(ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [3][160][320], ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [3][3][3], ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [3][160][320])' (EE4951_hls_veri/main_func.cpp:9:0)
INFO: [HLS 214-178] Inlining function 'load_weight_bias_from_DRAM(ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [3][3][3], ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [3][3][3], ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0>*)' into 'main_func(ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [3][160][320], ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [3][3][3], ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [3][160][320])' (EE4951_hls_veri/main_func.cpp:9:0)
INFO: [HLS 214-178] Inlining function 'store_output_tile_to_DRAM(ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [3][160][320], ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [3][160][320])' into 'main_func(ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [3][160][320], ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [3][3][3], ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [3][160][320])' (EE4951_hls_veri/main_func.cpp:9:0)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf': Complete partitioning on dimension 4. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_wt_buf': Complete partitioning on dimension 4. (EE4951_hls_veri/main_func.cpp:20:10)
INFO: [HLS 214-248] Applying array_partition to 'conv_bias_buf': Complete partitioning on dimension 1. (EE4951_hls_veri/main_func.cpp:21:10)
INFO: [HLS 214-248] Applying array_partition to 'conv_out_buf': Complete partitioning on dimension 4. (EE4951_hls_veri/main_func.cpp:22:10)
INFO: [HLS 214-248] Applying array_partition to 'output_feature_map': Complete partitioning on dimension 4. (EE4951_hls_veri/main_func.cpp:9:0)
INFO: [HLS 214-241] Aggregating maxi variable 'layer_weights' with compact=none mode in 16-bits (EE4951_hls_veri/main_func.cpp:9:0)
INFO: [HLS 214-241] Aggregating maxi variable 'input_feature_map' with compact=none mode in 16-bits
INFO: [HLS 214-376] automatically set the pipeline for Loop< INPUT_BUFFER_WIDTH> at EE4951_hls_veri/utils.cpp:19:5 
INFO: [HLS 214-376] automatically set the pipeline for Loop< WEIGHT_KERNEL_WIDTH> at EE4951_hls_veri/utils.cpp:48:14 
INFO: [HLS 214-376] automatically set the pipeline for Loop< BIAS> at EE4951_hls_veri/utils.cpp:57:5 
INFO: [HLS 214-376] automatically set the pipeline for Loop< OUTPUT_BUFFER_WIDTH> at EE4951_hls_veri/utils.cpp:80:5 
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_0' due to pipeline pragma (EE4951_hls_veri/conv3x3.cpp:28:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_1' due to pipeline pragma (EE4951_hls_veri/conv3x3.cpp:28:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_10' due to pipeline pragma (EE4951_hls_veri/conv3x3.cpp:28:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_100' due to pipeline pragma (EE4951_hls_veri/conv3x3.cpp:28:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_101' due to pipeline pragma (EE4951_hls_veri/conv3x3.cpp:28:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_102' due to pipeline pragma (EE4951_hls_veri/conv3x3.cpp:28:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_103' due to pipeline pragma (EE4951_hls_veri/conv3x3.cpp:28:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_104' due to pipeline pragma (EE4951_hls_veri/conv3x3.cpp:28:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_105' due to pipeline pragma (EE4951_hls_veri/conv3x3.cpp:28:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_106' due to pipeline pragma (EE4951_hls_veri/conv3x3.cpp:28:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_107' due to pipeline pragma (EE4951_hls_veri/conv3x3.cpp:28:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_108' due to pipeline pragma (EE4951_hls_veri/conv3x3.cpp:28:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_109' due to pipeline pragma (EE4951_hls_veri/conv3x3.cpp:28:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_11' due to pipeline pragma (EE4951_hls_veri/conv3x3.cpp:28:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_110' due to pipeline pragma (EE4951_hls_veri/conv3x3.cpp:28:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_111' due to pipeline pragma (EE4951_hls_veri/conv3x3.cpp:28:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_112' due to pipeline pragma (EE4951_hls_veri/conv3x3.cpp:28:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_113' due to pipeline pragma (EE4951_hls_veri/conv3x3.cpp:28:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_114' due to pipeline pragma (EE4951_hls_veri/conv3x3.cpp:28:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_115' due to pipeline pragma (EE4951_hls_veri/conv3x3.cpp:28:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_116' due to pipeline pragma (EE4951_hls_veri/conv3x3.cpp:28:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_117' due to pipeline pragma (EE4951_hls_veri/conv3x3.cpp:28:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_118' due to pipeline pragma (EE4951_hls_veri/conv3x3.cpp:28:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_119' due to pipeline pragma (EE4951_hls_veri/conv3x3.cpp:28:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_12' due to pipeline pragma (EE4951_hls_veri/conv3x3.cpp:28:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_120' due to pipeline pragma (EE4951_hls_veri/conv3x3.cpp:28:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_121' due to pipeline pragma (EE4951_hls_veri/conv3x3.cpp:28:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_122' due to pipeline pragma (EE4951_hls_veri/conv3x3.cpp:28:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_123' due to pipeline pragma (EE4951_hls_veri/conv3x3.cpp:28:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_124' due to pipeline pragma (EE4951_hls_veri/conv3x3.cpp:28:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_125' due to pipeline pragma (EE4951_hls_veri/conv3x3.cpp:28:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_126' due to pipeline pragma (EE4951_hls_veri/conv3x3.cpp:28:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_127' due to pipeline pragma (EE4951_hls_veri/conv3x3.cpp:28:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_128' due to pipeline pragma (EE4951_hls_veri/conv3x3.cpp:28:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_129' due to pipeline pragma (EE4951_hls_veri/conv3x3.cpp:28:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_13' due to pipeline pragma (EE4951_hls_veri/conv3x3.cpp:28:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_130' due to pipeline pragma (EE4951_hls_veri/conv3x3.cpp:28:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_131' due to pipeline pragma (EE4951_hls_veri/conv3x3.cpp:28:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_132' due to pipeline pragma (EE4951_hls_veri/conv3x3.cpp:28:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_133' due to pipeline pragma (EE4951_hls_veri/conv3x3.cpp:28:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_134' due to pipeline pragma (EE4951_hls_veri/conv3x3.cpp:28:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_135' due to pipeline pragma (EE4951_hls_veri/conv3x3.cpp:28:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_136' due to pipeline pragma (EE4951_hls_veri/conv3x3.cpp:28:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_137' due to pipeline pragma (EE4951_hls_veri/conv3x3.cpp:28:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_138' due to pipeline pragma (EE4951_hls_veri/conv3x3.cpp:28:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_139' due to pipeline pragma (EE4951_hls_veri/conv3x3.cpp:28:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_14' due to pipeline pragma (EE4951_hls_veri/conv3x3.cpp:28:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_140' due to pipeline pragma (EE4951_hls_veri/conv3x3.cpp:28:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_141' due to pipeline pragma (EE4951_hls_veri/conv3x3.cpp:28:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_142' due to pipeline pragma (EE4951_hls_veri/conv3x3.cpp:28:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_143' due to pipeline pragma (EE4951_hls_veri/conv3x3.cpp:28:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_144' due to pipeline pragma (EE4951_hls_veri/conv3x3.cpp:28:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_145' due to pipeline pragma (EE4951_hls_veri/conv3x3.cpp:28:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_146' due to pipeline pragma (EE4951_hls_veri/conv3x3.cpp:28:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_147' due to pipeline pragma (EE4951_hls_veri/conv3x3.cpp:28:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_148' due to pipeline pragma (EE4951_hls_veri/conv3x3.cpp:28:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_149' due to pipeline pragma (EE4951_hls_veri/conv3x3.cpp:28:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_15' due to pipeline pragma (EE4951_hls_veri/conv3x3.cpp:28:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_150' due to pipeline pragma (EE4951_hls_veri/conv3x3.cpp:28:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_151' due to pipeline pragma (EE4951_hls_veri/conv3x3.cpp:28:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_152' due to pipeline pragma (EE4951_hls_veri/conv3x3.cpp:28:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_153' due to pipeline pragma (EE4951_hls_veri/conv3x3.cpp:28:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_154' due to pipeline pragma (EE4951_hls_veri/conv3x3.cpp:28:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_155' due to pipeline pragma (EE4951_hls_veri/conv3x3.cpp:28:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_156' due to pipeline pragma (EE4951_hls_veri/conv3x3.cpp:28:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_157' due to pipeline pragma (EE4951_hls_veri/conv3x3.cpp:28:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_158' due to pipeline pragma (EE4951_hls_veri/conv3x3.cpp:28:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_159' due to pipeline pragma (EE4951_hls_veri/conv3x3.cpp:28:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_16' due to pipeline pragma (EE4951_hls_veri/conv3x3.cpp:28:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_160' due to pipeline pragma (EE4951_hls_veri/conv3x3.cpp:28:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_161' due to pipeline pragma (EE4951_hls_veri/conv3x3.cpp:28:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_162' due to pipeline pragma (EE4951_hls_veri/conv3x3.cpp:28:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_163' due to pipeline pragma (EE4951_hls_veri/conv3x3.cpp:28:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_164' due to pipeline pragma (EE4951_hls_veri/conv3x3.cpp:28:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_165' due to pipeline pragma (EE4951_hls_veri/conv3x3.cpp:28:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_166' due to pipeline pragma (EE4951_hls_veri/conv3x3.cpp:28:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_167' due to pipeline pragma (EE4951_hls_veri/conv3x3.cpp:28:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_168' due to pipeline pragma (EE4951_hls_veri/conv3x3.cpp:28:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_169' due to pipeline pragma (EE4951_hls_veri/conv3x3.cpp:28:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_17' due to pipeline pragma (EE4951_hls_veri/conv3x3.cpp:28:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_170' due to pipeline pragma (EE4951_hls_veri/conv3x3.cpp:28:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_171' due to pipeline pragma (EE4951_hls_veri/conv3x3.cpp:28:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_172' due to pipeline pragma (EE4951_hls_veri/conv3x3.cpp:28:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_173' due to pipeline pragma (EE4951_hls_veri/conv3x3.cpp:28:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_174' due to pipeline pragma (EE4951_hls_veri/conv3x3.cpp:28:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_175' due to pipeline pragma (EE4951_hls_veri/conv3x3.cpp:28:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_176' due to pipeline pragma (EE4951_hls_veri/conv3x3.cpp:28:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_177' due to pipeline pragma (EE4951_hls_veri/conv3x3.cpp:28:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_178' due to pipeline pragma (EE4951_hls_veri/conv3x3.cpp:28:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_179' due to pipeline pragma (EE4951_hls_veri/conv3x3.cpp:28:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_18' due to pipeline pragma (EE4951_hls_veri/conv3x3.cpp:28:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_180' due to pipeline pragma (EE4951_hls_veri/conv3x3.cpp:28:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_181' due to pipeline pragma (EE4951_hls_veri/conv3x3.cpp:28:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_182' due to pipeline pragma (EE4951_hls_veri/conv3x3.cpp:28:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_183' due to pipeline pragma (EE4951_hls_veri/conv3x3.cpp:28:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_184' due to pipeline pragma (EE4951_hls_veri/conv3x3.cpp:28:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_185' due to pipeline pragma (EE4951_hls_veri/conv3x3.cpp:28:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_186' due to pipeline pragma (EE4951_hls_veri/conv3x3.cpp:28:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_187' due to pipeline pragma (EE4951_hls_veri/conv3x3.cpp:28:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_188' due to pipeline pragma (EE4951_hls_veri/conv3x3.cpp:28:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_189' due to pipeline pragma (EE4951_hls_veri/conv3x3.cpp:28:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_19' due to pipeline pragma (EE4951_hls_veri/conv3x3.cpp:28:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_190' due to pipeline pragma (EE4951_hls_veri/conv3x3.cpp:28:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_191' due to pipeline pragma (EE4951_hls_veri/conv3x3.cpp:28:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_192' due to pipeline pragma (EE4951_hls_veri/conv3x3.cpp:28:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_193' due to pipeline pragma (EE4951_hls_veri/conv3x3.cpp:28:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_194' due to pipeline pragma (EE4951_hls_veri/conv3x3.cpp:28:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_195' due to pipeline pragma (EE4951_hls_veri/conv3x3.cpp:28:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_196' due to pipeline pragma (EE4951_hls_veri/conv3x3.cpp:28:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_197' due to pipeline pragma (EE4951_hls_veri/conv3x3.cpp:28:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_198' due to pipeline pragma (EE4951_hls_veri/conv3x3.cpp:28:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_199' due to pipeline pragma (EE4951_hls_veri/conv3x3.cpp:28:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_2' due to pipeline pragma (EE4951_hls_veri/conv3x3.cpp:28:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_20' due to pipeline pragma (EE4951_hls_veri/conv3x3.cpp:28:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_200' due to pipeline pragma (EE4951_hls_veri/conv3x3.cpp:28:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_201' due to pipeline pragma (EE4951_hls_veri/conv3x3.cpp:28:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_202' due to pipeline pragma (EE4951_hls_veri/conv3x3.cpp:28:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_203' due to pipeline pragma (EE4951_hls_veri/conv3x3.cpp:28:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_204' due to pipeline pragma (EE4951_hls_veri/conv3x3.cpp:28:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_205' due to pipeline pragma (EE4951_hls_veri/conv3x3.cpp:28:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_206' due to pipeline pragma (EE4951_hls_veri/conv3x3.cpp:28:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_207' due to pipeline pragma (EE4951_hls_veri/conv3x3.cpp:28:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_208' due to pipeline pragma (EE4951_hls_veri/conv3x3.cpp:28:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_209' due to pipeline pragma (EE4951_hls_veri/conv3x3.cpp:28:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_21' due to pipeline pragma (EE4951_hls_veri/conv3x3.cpp:28:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_210' due to pipeline pragma (EE4951_hls_veri/conv3x3.cpp:28:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_211' due to pipeline pragma (EE4951_hls_veri/conv3x3.cpp:28:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_212' due to pipeline pragma (EE4951_hls_veri/conv3x3.cpp:28:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_213' due to pipeline pragma (EE4951_hls_veri/conv3x3.cpp:28:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_214' due to pipeline pragma (EE4951_hls_veri/conv3x3.cpp:28:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_215' due to pipeline pragma (EE4951_hls_veri/conv3x3.cpp:28:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_216' due to pipeline pragma (EE4951_hls_veri/conv3x3.cpp:28:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_217' due to pipeline pragma (EE4951_hls_veri/conv3x3.cpp:28:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_218' due to pipeline pragma (EE4951_hls_veri/conv3x3.cpp:28:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_219' due to pipeline pragma (EE4951_hls_veri/conv3x3.cpp:28:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_22' due to pipeline pragma (EE4951_hls_veri/conv3x3.cpp:28:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_220' due to pipeline pragma (EE4951_hls_veri/conv3x3.cpp:28:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_221' due to pipeline pragma (EE4951_hls_veri/conv3x3.cpp:28:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_222' due to pipeline pragma (EE4951_hls_veri/conv3x3.cpp:28:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_223' due to pipeline pragma (EE4951_hls_veri/conv3x3.cpp:28:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_224' due to pipeline pragma (EE4951_hls_veri/conv3x3.cpp:28:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_225' due to pipeline pragma (EE4951_hls_veri/conv3x3.cpp:28:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_226' due to pipeline pragma (EE4951_hls_veri/conv3x3.cpp:28:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_227' due to pipeline pragma (EE4951_hls_veri/conv3x3.cpp:28:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_228' due to pipeline pragma (EE4951_hls_veri/conv3x3.cpp:28:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_229' due to pipeline pragma (EE4951_hls_veri/conv3x3.cpp:28:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_23' due to pipeline pragma (EE4951_hls_veri/conv3x3.cpp:28:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_230' due to pipeline pragma (EE4951_hls_veri/conv3x3.cpp:28:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_231' due to pipeline pragma (EE4951_hls_veri/conv3x3.cpp:28:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_232' due to pipeline pragma (EE4951_hls_veri/conv3x3.cpp:28:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_233' due to pipeline pragma (EE4951_hls_veri/conv3x3.cpp:28:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_234' due to pipeline pragma (EE4951_hls_veri/conv3x3.cpp:28:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_235' due to pipeline pragma (EE4951_hls_veri/conv3x3.cpp:28:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_236' due to pipeline pragma (EE4951_hls_veri/conv3x3.cpp:28:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_237' due to pipeline pragma (EE4951_hls_veri/conv3x3.cpp:28:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_238' due to pipeline pragma (EE4951_hls_veri/conv3x3.cpp:28:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_239' due to pipeline pragma (EE4951_hls_veri/conv3x3.cpp:28:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_24' due to pipeline pragma (EE4951_hls_veri/conv3x3.cpp:28:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_240' due to pipeline pragma (EE4951_hls_veri/conv3x3.cpp:28:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_241' due to pipeline pragma (EE4951_hls_veri/conv3x3.cpp:28:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_242' due to pipeline pragma (EE4951_hls_veri/conv3x3.cpp:28:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_243' due to pipeline pragma (EE4951_hls_veri/conv3x3.cpp:28:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_244' due to pipeline pragma (EE4951_hls_veri/conv3x3.cpp:28:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_245' due to pipeline pragma (EE4951_hls_veri/conv3x3.cpp:28:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_246' due to pipeline pragma (EE4951_hls_veri/conv3x3.cpp:28:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_247' due to pipeline pragma (EE4951_hls_veri/conv3x3.cpp:28:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_248' due to pipeline pragma (EE4951_hls_veri/conv3x3.cpp:28:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_249' due to pipeline pragma (EE4951_hls_veri/conv3x3.cpp:28:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_25' due to pipeline pragma (EE4951_hls_veri/conv3x3.cpp:28:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_250' due to pipeline pragma (EE4951_hls_veri/conv3x3.cpp:28:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_251' due to pipeline pragma (EE4951_hls_veri/conv3x3.cpp:28:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_252' due to pipeline pragma (EE4951_hls_veri/conv3x3.cpp:28:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_253' due to pipeline pragma (EE4951_hls_veri/conv3x3.cpp:28:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_254' due to pipeline pragma (EE4951_hls_veri/conv3x3.cpp:28:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_255' due to pipeline pragma (EE4951_hls_veri/conv3x3.cpp:28:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_256' due to pipeline pragma (EE4951_hls_veri/conv3x3.cpp:28:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_257' due to pipeline pragma (EE4951_hls_veri/conv3x3.cpp:28:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_258' due to pipeline pragma (EE4951_hls_veri/conv3x3.cpp:28:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_259' due to pipeline pragma (EE4951_hls_veri/conv3x3.cpp:28:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_26' due to pipeline pragma (EE4951_hls_veri/conv3x3.cpp:28:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_260' due to pipeline pragma (EE4951_hls_veri/conv3x3.cpp:28:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_261' due to pipeline pragma (EE4951_hls_veri/conv3x3.cpp:28:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_262' due to pipeline pragma (EE4951_hls_veri/conv3x3.cpp:28:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_263' due to pipeline pragma (EE4951_hls_veri/conv3x3.cpp:28:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_264' due to pipeline pragma (EE4951_hls_veri/conv3x3.cpp:28:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_265' due to pipeline pragma (EE4951_hls_veri/conv3x3.cpp:28:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_266' due to pipeline pragma (EE4951_hls_veri/conv3x3.cpp:28:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_267' due to pipeline pragma (EE4951_hls_veri/conv3x3.cpp:28:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_268' due to pipeline pragma (EE4951_hls_veri/conv3x3.cpp:28:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_269' due to pipeline pragma (EE4951_hls_veri/conv3x3.cpp:28:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_27' due to pipeline pragma (EE4951_hls_veri/conv3x3.cpp:28:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_270' due to pipeline pragma (EE4951_hls_veri/conv3x3.cpp:28:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_271' due to pipeline pragma (EE4951_hls_veri/conv3x3.cpp:28:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_272' due to pipeline pragma (EE4951_hls_veri/conv3x3.cpp:28:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_273' due to pipeline pragma (EE4951_hls_veri/conv3x3.cpp:28:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_274' due to pipeline pragma (EE4951_hls_veri/conv3x3.cpp:28:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_275' due to pipeline pragma (EE4951_hls_veri/conv3x3.cpp:28:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_276' due to pipeline pragma (EE4951_hls_veri/conv3x3.cpp:28:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_277' due to pipeline pragma (EE4951_hls_veri/conv3x3.cpp:28:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_278' due to pipeline pragma (EE4951_hls_veri/conv3x3.cpp:28:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_279' due to pipeline pragma (EE4951_hls_veri/conv3x3.cpp:28:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_28' due to pipeline pragma (EE4951_hls_veri/conv3x3.cpp:28:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_280' due to pipeline pragma (EE4951_hls_veri/conv3x3.cpp:28:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_281' due to pipeline pragma (EE4951_hls_veri/conv3x3.cpp:28:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_282' due to pipeline pragma (EE4951_hls_veri/conv3x3.cpp:28:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_283' due to pipeline pragma (EE4951_hls_veri/conv3x3.cpp:28:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_284' due to pipeline pragma (EE4951_hls_veri/conv3x3.cpp:28:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_285' due to pipeline pragma (EE4951_hls_veri/conv3x3.cpp:28:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_286' due to pipeline pragma (EE4951_hls_veri/conv3x3.cpp:28:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_287' due to pipeline pragma (EE4951_hls_veri/conv3x3.cpp:28:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_288' due to pipeline pragma (EE4951_hls_veri/conv3x3.cpp:28:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_289' due to pipeline pragma (EE4951_hls_veri/conv3x3.cpp:28:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_29' due to pipeline pragma (EE4951_hls_veri/conv3x3.cpp:28:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_290' due to pipeline pragma (EE4951_hls_veri/conv3x3.cpp:28:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_291' due to pipeline pragma (EE4951_hls_veri/conv3x3.cpp:28:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_292' due to pipeline pragma (EE4951_hls_veri/conv3x3.cpp:28:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_293' due to pipeline pragma (EE4951_hls_veri/conv3x3.cpp:28:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_294' due to pipeline pragma (EE4951_hls_veri/conv3x3.cpp:28:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_295' due to pipeline pragma (EE4951_hls_veri/conv3x3.cpp:28:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_296' due to pipeline pragma (EE4951_hls_veri/conv3x3.cpp:28:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_297' due to pipeline pragma (EE4951_hls_veri/conv3x3.cpp:28:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_298' due to pipeline pragma (EE4951_hls_veri/conv3x3.cpp:28:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_299' due to pipeline pragma (EE4951_hls_veri/conv3x3.cpp:28:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_3' due to pipeline pragma (EE4951_hls_veri/conv3x3.cpp:28:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_30' due to pipeline pragma (EE4951_hls_veri/conv3x3.cpp:28:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_300' due to pipeline pragma (EE4951_hls_veri/conv3x3.cpp:28:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_301' due to pipeline pragma (EE4951_hls_veri/conv3x3.cpp:28:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_302' due to pipeline pragma (EE4951_hls_veri/conv3x3.cpp:28:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_303' due to pipeline pragma (EE4951_hls_veri/conv3x3.cpp:28:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_304' due to pipeline pragma (EE4951_hls_veri/conv3x3.cpp:28:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_305' due to pipeline pragma (EE4951_hls_veri/conv3x3.cpp:28:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_306' due to pipeline pragma (EE4951_hls_veri/conv3x3.cpp:28:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_307' due to pipeline pragma (EE4951_hls_veri/conv3x3.cpp:28:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_308' due to pipeline pragma (EE4951_hls_veri/conv3x3.cpp:28:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_309' due to pipeline pragma (EE4951_hls_veri/conv3x3.cpp:28:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_31' due to pipeline pragma (EE4951_hls_veri/conv3x3.cpp:28:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_310' due to pipeline pragma (EE4951_hls_veri/conv3x3.cpp:28:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_311' due to pipeline pragma (EE4951_hls_veri/conv3x3.cpp:28:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_312' due to pipeline pragma (EE4951_hls_veri/conv3x3.cpp:28:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_313' due to pipeline pragma (EE4951_hls_veri/conv3x3.cpp:28:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_314' due to pipeline pragma (EE4951_hls_veri/conv3x3.cpp:28:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_315' due to pipeline pragma (EE4951_hls_veri/conv3x3.cpp:28:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_316' due to pipeline pragma (EE4951_hls_veri/conv3x3.cpp:28:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_317' due to pipeline pragma (EE4951_hls_veri/conv3x3.cpp:28:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_318' due to pipeline pragma (EE4951_hls_veri/conv3x3.cpp:28:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_319' due to pipeline pragma (EE4951_hls_veri/conv3x3.cpp:28:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_32' due to pipeline pragma (EE4951_hls_veri/conv3x3.cpp:28:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_33' due to pipeline pragma (EE4951_hls_veri/conv3x3.cpp:28:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_34' due to pipeline pragma (EE4951_hls_veri/conv3x3.cpp:28:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_35' due to pipeline pragma (EE4951_hls_veri/conv3x3.cpp:28:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_36' due to pipeline pragma (EE4951_hls_veri/conv3x3.cpp:28:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_37' due to pipeline pragma (EE4951_hls_veri/conv3x3.cpp:28:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_38' due to pipeline pragma (EE4951_hls_veri/conv3x3.cpp:28:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_39' due to pipeline pragma (EE4951_hls_veri/conv3x3.cpp:28:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_4' due to pipeline pragma (EE4951_hls_veri/conv3x3.cpp:28:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_40' due to pipeline pragma (EE4951_hls_veri/conv3x3.cpp:28:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_41' due to pipeline pragma (EE4951_hls_veri/conv3x3.cpp:28:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_42' due to pipeline pragma (EE4951_hls_veri/conv3x3.cpp:28:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_43' due to pipeline pragma (EE4951_hls_veri/conv3x3.cpp:28:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_44' due to pipeline pragma (EE4951_hls_veri/conv3x3.cpp:28:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_45' due to pipeline pragma (EE4951_hls_veri/conv3x3.cpp:28:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_46' due to pipeline pragma (EE4951_hls_veri/conv3x3.cpp:28:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_47' due to pipeline pragma (EE4951_hls_veri/conv3x3.cpp:28:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_48' due to pipeline pragma (EE4951_hls_veri/conv3x3.cpp:28:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_49' due to pipeline pragma (EE4951_hls_veri/conv3x3.cpp:28:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_5' due to pipeline pragma (EE4951_hls_veri/conv3x3.cpp:28:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_50' due to pipeline pragma (EE4951_hls_veri/conv3x3.cpp:28:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_51' due to pipeline pragma (EE4951_hls_veri/conv3x3.cpp:28:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_52' due to pipeline pragma (EE4951_hls_veri/conv3x3.cpp:28:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_53' due to pipeline pragma (EE4951_hls_veri/conv3x3.cpp:28:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_54' due to pipeline pragma (EE4951_hls_veri/conv3x3.cpp:28:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_55' due to pipeline pragma (EE4951_hls_veri/conv3x3.cpp:28:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_56' due to pipeline pragma (EE4951_hls_veri/conv3x3.cpp:28:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_57' due to pipeline pragma (EE4951_hls_veri/conv3x3.cpp:28:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_58' due to pipeline pragma (EE4951_hls_veri/conv3x3.cpp:28:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_59' due to pipeline pragma (EE4951_hls_veri/conv3x3.cpp:28:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_6' due to pipeline pragma (EE4951_hls_veri/conv3x3.cpp:28:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_60' due to pipeline pragma (EE4951_hls_veri/conv3x3.cpp:28:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_61' due to pipeline pragma (EE4951_hls_veri/conv3x3.cpp:28:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_62' due to pipeline pragma (EE4951_hls_veri/conv3x3.cpp:28:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_63' due to pipeline pragma (EE4951_hls_veri/conv3x3.cpp:28:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_64' due to pipeline pragma (EE4951_hls_veri/conv3x3.cpp:28:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_65' due to pipeline pragma (EE4951_hls_veri/conv3x3.cpp:28:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_66' due to pipeline pragma (EE4951_hls_veri/conv3x3.cpp:28:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_67' due to pipeline pragma (EE4951_hls_veri/conv3x3.cpp:28:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_68' due to pipeline pragma (EE4951_hls_veri/conv3x3.cpp:28:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_69' due to pipeline pragma (EE4951_hls_veri/conv3x3.cpp:28:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_7' due to pipeline pragma (EE4951_hls_veri/conv3x3.cpp:28:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_70' due to pipeline pragma (EE4951_hls_veri/conv3x3.cpp:28:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_71' due to pipeline pragma (EE4951_hls_veri/conv3x3.cpp:28:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_72' due to pipeline pragma (EE4951_hls_veri/conv3x3.cpp:28:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_73' due to pipeline pragma (EE4951_hls_veri/conv3x3.cpp:28:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_74' due to pipeline pragma (EE4951_hls_veri/conv3x3.cpp:28:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_75' due to pipeline pragma (EE4951_hls_veri/conv3x3.cpp:28:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_76' due to pipeline pragma (EE4951_hls_veri/conv3x3.cpp:28:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_77' due to pipeline pragma (EE4951_hls_veri/conv3x3.cpp:28:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_78' due to pipeline pragma (EE4951_hls_veri/conv3x3.cpp:28:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_79' due to pipeline pragma (EE4951_hls_veri/conv3x3.cpp:28:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_8' due to pipeline pragma (EE4951_hls_veri/conv3x3.cpp:28:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_80' due to pipeline pragma (EE4951_hls_veri/conv3x3.cpp:28:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_81' due to pipeline pragma (EE4951_hls_veri/conv3x3.cpp:28:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_82' due to pipeline pragma (EE4951_hls_veri/conv3x3.cpp:28:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_83' due to pipeline pragma (EE4951_hls_veri/conv3x3.cpp:28:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_84' due to pipeline pragma (EE4951_hls_veri/conv3x3.cpp:28:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_85' due to pipeline pragma (EE4951_hls_veri/conv3x3.cpp:28:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_86' due to pipeline pragma (EE4951_hls_veri/conv3x3.cpp:28:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_87' due to pipeline pragma (EE4951_hls_veri/conv3x3.cpp:28:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_88' due to pipeline pragma (EE4951_hls_veri/conv3x3.cpp:28:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_89' due to pipeline pragma (EE4951_hls_veri/conv3x3.cpp:28:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_9' due to pipeline pragma (EE4951_hls_veri/conv3x3.cpp:28:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_90' due to pipeline pragma (EE4951_hls_veri/conv3x3.cpp:28:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_91' due to pipeline pragma (EE4951_hls_veri/conv3x3.cpp:28:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_92' due to pipeline pragma (EE4951_hls_veri/conv3x3.cpp:28:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_93' due to pipeline pragma (EE4951_hls_veri/conv3x3.cpp:28:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_94' due to pipeline pragma (EE4951_hls_veri/conv3x3.cpp:28:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_95' due to pipeline pragma (EE4951_hls_veri/conv3x3.cpp:28:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_96' due to pipeline pragma (EE4951_hls_veri/conv3x3.cpp:28:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_97' due to pipeline pragma (EE4951_hls_veri/conv3x3.cpp:28:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_98' due to pipeline pragma (EE4951_hls_veri/conv3x3.cpp:28:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_99' due to pipeline pragma (EE4951_hls_veri/conv3x3.cpp:28:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=3' for array 'conv_wt_buf_0' due to pipeline pragma (EE4951_hls_veri/conv3x3.cpp:28:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=3' for array 'conv_wt_buf_1' due to pipeline pragma (EE4951_hls_veri/conv3x3.cpp:28:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=3' for array 'conv_wt_buf_2' due to pipeline pragma (EE4951_hls_veri/conv3x3.cpp:28:9)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_0': Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_1': Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_2': Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_3': Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_4': Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_5': Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_6': Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_7': Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_8': Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_9': Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_10': Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_11': Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_12': Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_13': Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_14': Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_15': Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_16': Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_17': Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_18': Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_19': Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_20': Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_21': Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_22': Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_23': Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_24': Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_25': Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_26': Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_27': Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_28': Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_29': Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_30': Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_31': Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_32': Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_33': Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_34': Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_35': Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_36': Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_37': Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_38': Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_39': Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_40': Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_41': Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_42': Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_43': Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_44': Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_45': Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_46': Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_47': Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_48': Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_49': Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_50': Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_51': Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_52': Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_53': Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_54': Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_55': Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_56': Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_57': Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_58': Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_59': Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_60': Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_61': Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_62': Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_63': Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_64': Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_65': Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_66': Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_67': Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_68': Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_69': Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_70': Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_71': Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_72': Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_73': Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_74': Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_75': Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_76': Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_77': Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_78': Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_79': Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_80': Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_81': Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_82': Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_83': Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_84': Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_85': Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_86': Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_87': Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_88': Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_89': Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_90': Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_91': Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_92': Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_93': Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_94': Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_95': Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_96': Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_97': Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_98': Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_99': Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_100': Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_101': Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_102': Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_103': Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_104': Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_105': Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_106': Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_107': Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_108': Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_109': Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_110': Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_111': Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_112': Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_113': Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_114': Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_115': Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_116': Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_117': Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_118': Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_119': Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_120': Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_121': Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_122': Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_123': Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_124': Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_125': Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_126': Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_127': Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_128': Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_129': Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_130': Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_131': Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_132': Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_133': Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_134': Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_135': Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_136': Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_137': Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_138': Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_139': Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_140': Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_141': Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_142': Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_143': Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_144': Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_145': Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_146': Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_147': Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_148': Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_149': Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_150': Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_151': Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_152': Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_153': Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_154': Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_155': Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_156': Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_157': Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_158': Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_159': Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_160': Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_161': Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_162': Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_163': Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_164': Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_165': Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_166': Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_167': Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_168': Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_169': Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_170': Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_171': Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_172': Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_173': Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_174': Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_175': Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_176': Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_177': Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_178': Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_179': Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_180': Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_181': Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_182': Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_183': Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_184': Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_185': Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_186': Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_187': Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_188': Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_189': Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_190': Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_191': Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_192': Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_193': Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_194': Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_195': Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_196': Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_197': Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_198': Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_199': Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_200': Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_201': Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_202': Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_203': Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_204': Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_205': Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_206': Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_207': Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_208': Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_209': Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_210': Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_211': Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_212': Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_213': Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_214': Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_215': Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_216': Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_217': Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_218': Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_219': Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_220': Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_221': Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_222': Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_223': Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_224': Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_225': Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_226': Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_227': Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_228': Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_229': Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_230': Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_231': Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_232': Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_233': Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_234': Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_235': Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_236': Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_237': Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_238': Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_239': Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_240': Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_241': Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_242': Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_243': Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_244': Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_245': Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_246': Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_247': Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_248': Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_249': Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_250': Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_251': Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_252': Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_253': Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_254': Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_255': Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_256': Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_257': Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_258': Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_259': Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_260': Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_261': Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_262': Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_263': Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_264': Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_265': Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_266': Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_267': Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_268': Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_269': Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_270': Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_271': Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_272': Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_273': Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_274': Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_275': Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_276': Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_277': Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_278': Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_279': Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_280': Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_281': Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_282': Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_283': Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_284': Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_285': Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_286': Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_287': Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_288': Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_289': Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_290': Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_291': Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_292': Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_293': Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_294': Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_295': Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_296': Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_297': Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_298': Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_299': Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_300': Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_301': Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_302': Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_303': Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_304': Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_305': Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_306': Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_307': Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_308': Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_309': Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_310': Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_311': Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_312': Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_313': Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_314': Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_315': Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_316': Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_317': Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_318': Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_319': Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_wt_buf_0': Complete partitioning on dimension 3. (EE4951_hls_veri/main_func.cpp:20:10)
INFO: [HLS 214-248] Applying array_partition to 'conv_wt_buf_1': Complete partitioning on dimension 3. (EE4951_hls_veri/main_func.cpp:20:10)
INFO: [HLS 214-248] Applying array_partition to 'conv_wt_buf_2': Complete partitioning on dimension 3. (EE4951_hls_veri/main_func.cpp:20:10)
INFO: [HLS 214-115] Multiple burst reads of length 153600 and bit width 16 in loop 'INPUT_BUFFER_DEPTH'(EE4951_hls_veri/utils.cpp:13:3) has been inferred on bundle 'fm'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (EE4951_hls_veri/utils.cpp:13:3)
INFO: [HLS 214-115] Multiple burst reads of length 81 and bit width 16 in loop 'WEIGHT_KERNEL_NUM'(EE4951_hls_veri/utils.cpp:39:5) has been inferred on bundle 'wt'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (EE4951_hls_veri/utils.cpp:39:5)
INFO: [HLS 214-115] Multiple burst reads of length 3 and bit width 16 in loop 'BIAS'(EE4951_hls_veri/utils.cpp:57:5) has been inferred on bundle 'wt'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (EE4951_hls_veri/utils.cpp:57:5)
INFO-FLOW: DBG:PUTS: copy_raw_kernel_xml ap_link_39: kernel.xml not generated: F:/vivado_projects/EE4951_TaWork/EE4951_hls_veri/solution1/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 49.891 seconds; current allocated memory: 241.469 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.006 seconds; current allocated memory: 241.727 MB.
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top main_func -deadargelim -mem2reg -instcombine -dce -presyn-prepare -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -auto-shift-reg-idiom -promote-dbg-pointer -norm-name F:/vivado_projects/EE4951_TaWork/EE4951_hls_veri/solution1/.autopilot/db/a.g.0.bc -o F:/vivado_projects/EE4951_TaWork/EE4951_hls_veri/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
INFO-FLOW: Workspace F:/vivado_projects/EE4951_TaWork/EE4951_hls_veri/solution1 opened at Sat Mar 23 19:57:51 -0500 2024
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xczu9eg-ffvb1156-2-e 
Execute       create_platform xczu9eg-ffvb1156-2-e -board  
DBG:HLSDevice: Trying to load device library: E:/Vivado/Vitis_HLS/2023.2\lib\win64.o\xv_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: E:/Vivado/Vivado/2023.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xczu9eg-ffvb1156-2-e'
Command       create_platform done; 1.159 sec.
Execute       source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute         source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute         source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute         source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute         source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute         source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute         source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 1.259 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1464@%s config_cosim -tool=xsim 
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
Execute     config_cosim -tool=xsim 
Command   open_solution done; 1.335 sec.
Execute   set_part xczu9eg-ffvb1156-2-e 
INFO: [HLS 200-1510] Running: set_part xczu9eg-ffvb1156-2-e 
Execute     create_platform xczu9eg-ffvb1156-2-e -board  
Execute     source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute       source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute       source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute       source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute       source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute       source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute       source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.161 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
Execute   source ./EE4951_hls_veri/solution1/directives.tcl 
INFO: [HLS 200-1510] Running: source ./EE4951_hls_veri/solution1/directives.tcl
Execute     set_directive_top -name main_func main_func 
INFO: [HLS 200-1510] Running: set_directive_top -name main_func main_func 
Execute   csim_design -quiet 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO-FLOW: Running SLX 'csim' proc: ::SLX::run_csim
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     send_msg_by_id INFO @200-2036@%s debug 
INFO: [HLS 200-2036] Building debug C Simulation binaries
Execute     ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
Execute     source run_sim.tcl 
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 5.365 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 5.365 seconds; current allocated memory: 0.473 MB.
Command ap_source done; 6.929 sec.
Execute cleanup_all 
INFO-FLOW: Workspace F:/vivado_projects/EE4951_TaWork/EE4951_hls_veri/solution1 opened at Sat Mar 23 19:58:24 -0500 2024
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xczu9eg-ffvb1156-2-e 
Execute       create_platform xczu9eg-ffvb1156-2-e -board  
DBG:HLSDevice: Trying to load device library: E:/Vivado/Vitis_HLS/2023.2\lib\win64.o\xv_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: E:/Vivado/Vivado/2023.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xczu9eg-ffvb1156-2-e'
Command       create_platform done; 1.165 sec.
Execute       source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute         source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute         source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute         source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute         source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute         source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute         source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 1.263 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1464@%s config_cosim -tool=xsim 
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
Execute     config_cosim -tool=xsim 
Command   open_solution done; 1.333 sec.
Execute   set_part xczu9eg-ffvb1156-2-e 
INFO: [HLS 200-1510] Running: set_part xczu9eg-ffvb1156-2-e 
Execute     create_platform xczu9eg-ffvb1156-2-e -board  
Execute     source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute       source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute       source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute       source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute       source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute       source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute       source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.16 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
Execute   source ./EE4951_hls_veri/solution1/directives.tcl 
INFO: [HLS 200-1510] Running: source ./EE4951_hls_veri/solution1/directives.tcl
Execute     set_directive_top -name main_func main_func 
INFO: [HLS 200-1510] Running: set_directive_top -name main_func main_func 
Execute   csim_design -quiet 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO-FLOW: Running SLX 'csim' proc: ::SLX::run_csim
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     send_msg_by_id INFO @200-2036@%s debug 
INFO: [HLS 200-2036] Building debug C Simulation binaries
Execute     ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
Execute     source run_sim.tcl 
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 3.096 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.096 seconds; current allocated memory: 0.457 MB.
Command ap_source done; 4.625 sec.
Execute cleanup_all 
INFO-FLOW: Workspace F:/vivado_projects/EE4951_TaWork/EE4951_hls_veri/solution1 opened at Sat Mar 23 20:00:55 -0500 2024
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xczu9eg-ffvb1156-2-e 
Execute       create_platform xczu9eg-ffvb1156-2-e -board  
DBG:HLSDevice: Trying to load device library: E:/Vivado/Vitis_HLS/2023.2\lib\win64.o\xv_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: E:/Vivado/Vivado/2023.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xczu9eg-ffvb1156-2-e'
Command       create_platform done; 1.206 sec.
Execute       source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute         source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute         source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute         source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute         source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute         source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute         source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 1.306 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1464@%s config_cosim -tool=xsim 
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
Execute     config_cosim -tool=xsim 
Command   open_solution done; 1.376 sec.
Execute   set_part xczu9eg-ffvb1156-2-e 
INFO: [HLS 200-1510] Running: set_part xczu9eg-ffvb1156-2-e 
Execute     create_platform xczu9eg-ffvb1156-2-e -board  
Execute     source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute       source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute       source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute       source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute       source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute       source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute       source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.162 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
Execute   source ./EE4951_hls_veri/solution1/directives.tcl 
INFO: [HLS 200-1510] Running: source ./EE4951_hls_veri/solution1/directives.tcl
Execute     set_directive_top -name main_func main_func 
INFO: [HLS 200-1510] Running: set_directive_top -name main_func main_func 
Execute   csim_design -quiet 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO-FLOW: Running SLX 'csim' proc: ::SLX::run_csim
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     send_msg_by_id INFO @200-2036@%s debug 
INFO: [HLS 200-2036] Building debug C Simulation binaries
Execute     ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO-FLOW: AESL_CSIM::csim_cmd_wrap errorInfo:
4
    while executing
"::AESL_CSIM::csim_cmd_wrap $args"
INFO-FLOW: Caught error in csim_design: 4
    while executing
"ap_internal_csim_design "
Command   csim_design done; error code: 2; 1.675 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.675 seconds; current allocated memory: 0.375 MB.
Command ap_source done; error code: 1; 3.25 sec.
Execute cleanup_all 
INFO-FLOW: Workspace F:/vivado_projects/EE4951_TaWork/EE4951_hls_veri/solution1 opened at Sat Mar 23 20:03:55 -0500 2024
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xczu9eg-ffvb1156-2-e 
Execute       create_platform xczu9eg-ffvb1156-2-e -board  
DBG:HLSDevice: Trying to load device library: E:/Vivado/Vitis_HLS/2023.2\lib\win64.o\xv_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: E:/Vivado/Vivado/2023.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xczu9eg-ffvb1156-2-e'
Command       create_platform done; 1.33 sec.
Execute       source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute         source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute         source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute         source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute         source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute         source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute         source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 1.503 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1464@%s config_cosim -tool=xsim 
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
Execute     config_cosim -tool=xsim 
Command   open_solution done; 1.578 sec.
Execute   set_part xczu9eg-ffvb1156-2-e 
INFO: [HLS 200-1510] Running: set_part xczu9eg-ffvb1156-2-e 
Execute     create_platform xczu9eg-ffvb1156-2-e -board  
Command     create_platform done; 0.157 sec.
Execute     source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute       source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute       source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute       source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute       source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute       source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute       source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.112 sec.
Execute     ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.307 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
Execute   source ./EE4951_hls_veri/solution1/directives.tcl 
INFO: [HLS 200-1510] Running: source ./EE4951_hls_veri/solution1/directives.tcl
Execute     set_directive_top -name main_func main_func 
INFO: [HLS 200-1510] Running: set_directive_top -name main_func main_func 
Execute   csim_design -quiet 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO-FLOW: Running SLX 'csim' proc: ::SLX::run_csim
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     send_msg_by_id INFO @200-2036@%s debug 
INFO: [HLS 200-2036] Building debug C Simulation binaries
Execute     ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
Execute     source run_sim.tcl 
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 2.983 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 2.984 seconds; current allocated memory: 0.492 MB.
Command ap_source done; 4.907 sec.
Execute cleanup_all 
INFO-FLOW: Workspace F:/vivado_projects/EE4951_TaWork/EE4951_hls_veri/solution1 opened at Sat Mar 23 20:45:44 -0500 2024
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xczu9eg-ffvb1156-2-e 
Execute       create_platform xczu9eg-ffvb1156-2-e -board  
DBG:HLSDevice: Trying to load device library: E:/Vivado/Vitis_HLS/2023.2\lib\win64.o\xv_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: E:/Vivado/Vivado/2023.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xczu9eg-ffvb1156-2-e'
Command       create_platform done; 1.152 sec.
Execute       source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute         source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute         source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute         source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute         source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute         source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute         source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.102 sec.
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 1.31 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1464@%s config_cosim -tool=xsim 
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
Execute     config_cosim -tool=xsim 
Command   open_solution done; 1.383 sec.
Execute   set_part xczu9eg-ffvb1156-2-e 
INFO: [HLS 200-1510] Running: set_part xczu9eg-ffvb1156-2-e 
Execute     create_platform xczu9eg-ffvb1156-2-e -board  
Command     create_platform done; 0.137 sec.
Execute     source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute       source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute       source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute       source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute       source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute       source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute       source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.123 sec.
Execute     ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.31 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
Execute   source ./EE4951_hls_veri/solution1/directives.tcl 
INFO: [HLS 200-1510] Running: source ./EE4951_hls_veri/solution1/directives.tcl
Execute     set_directive_top -name main_func main_func 
INFO: [HLS 200-1510] Running: set_directive_top -name main_func main_func 
Execute   csim_design -quiet 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO-FLOW: Running SLX 'csim' proc: ::SLX::run_csim
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     send_msg_by_id INFO @200-2036@%s debug 
INFO: [HLS 200-2036] Building debug C Simulation binaries
Execute     ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO-FLOW: AESL_CSIM::csim_cmd_wrap errorInfo:
4
    while executing
"::AESL_CSIM::csim_cmd_wrap $args"
INFO-FLOW: Caught error in csim_design: 4
    while executing
"ap_internal_csim_design "
Command   csim_design done; error code: 2; 1.128 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.128 seconds; current allocated memory: 0.504 MB.
Command ap_source done; error code: 1; 2.861 sec.
Execute cleanup_all 
INFO-FLOW: Workspace F:/vivado_projects/EE4951_TaWork/EE4951_hls_veri/solution1 opened at Sat Mar 23 20:53:43 -0500 2024
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xczu9eg-ffvb1156-2-e 
Execute       create_platform xczu9eg-ffvb1156-2-e -board  
DBG:HLSDevice: Trying to load device library: E:/Vivado/Vitis_HLS/2023.2\lib\win64.o\xv_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: E:/Vivado/Vivado/2023.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xczu9eg-ffvb1156-2-e'
Command       create_platform done; 1.933 sec.
Execute       source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute         source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute         source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute         source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute         source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute         source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute         source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 2.067 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1464@%s config_cosim -tool=xsim 
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
Execute     config_cosim -tool=xsim 
Command   open_solution done; 2.191 sec.
Execute   set_part xczu9eg-ffvb1156-2-e 
INFO: [HLS 200-1510] Running: set_part xczu9eg-ffvb1156-2-e 
Execute     create_platform xczu9eg-ffvb1156-2-e -board  
Execute     source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute       source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute       source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute       source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute       source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute       source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute       source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.178 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
Execute   source ./EE4951_hls_veri/solution1/directives.tcl 
INFO: [HLS 200-1510] Running: source ./EE4951_hls_veri/solution1/directives.tcl
Execute     set_directive_top -name main_func main_func 
INFO: [HLS 200-1510] Running: set_directive_top -name main_func main_func 
Execute   csim_design -quiet 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO-FLOW: Running SLX 'csim' proc: ::SLX::run_csim
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     send_msg_by_id INFO @200-2036@%s debug 
INFO: [HLS 200-2036] Building debug C Simulation binaries
Execute     ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
Execute     source run_sim.tcl 
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 6.071 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 6.071 seconds; current allocated memory: 0.594 MB.
Command ap_source done; 8.53 sec.
Execute cleanup_all 
INFO-FLOW: Workspace F:/vivado_projects/EE4951_TaWork/EE4951_hls_veri/solution1 opened at Sat Mar 23 20:54:38 -0500 2024
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xczu9eg-ffvb1156-2-e 
Execute       create_platform xczu9eg-ffvb1156-2-e -board  
DBG:HLSDevice: Trying to load device library: E:/Vivado/Vitis_HLS/2023.2\lib\win64.o\xv_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: E:/Vivado/Vivado/2023.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xczu9eg-ffvb1156-2-e'
Command       create_platform done; 1.242 sec.
Execute       source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute         source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute         source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute         source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute         source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute         source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute         source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 1.34 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1464@%s config_cosim -tool=xsim 
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
Execute     config_cosim -tool=xsim 
Command   open_solution done; 1.411 sec.
Execute   set_part xczu9eg-ffvb1156-2-e 
INFO: [HLS 200-1510] Running: set_part xczu9eg-ffvb1156-2-e 
Execute     create_platform xczu9eg-ffvb1156-2-e -board  
Execute     source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute       source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute       source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute       source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute       source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute       source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute       source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.161 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
Execute   source ./EE4951_hls_veri/solution1/directives.tcl 
INFO: [HLS 200-1510] Running: source ./EE4951_hls_veri/solution1/directives.tcl
Execute     set_directive_top -name main_func main_func 
INFO: [HLS 200-1510] Running: set_directive_top -name main_func main_func 
Execute   csim_design -quiet 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO-FLOW: Running SLX 'csim' proc: ::SLX::run_csim
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     send_msg_by_id INFO @200-2036@%s debug 
INFO: [HLS 200-2036] Building debug C Simulation binaries
Execute     ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO-FLOW: AESL_CSIM::csim_cmd_wrap errorInfo:
4
    while executing
"::AESL_CSIM::csim_cmd_wrap $args"
INFO-FLOW: Caught error in csim_design: 4
    while executing
"ap_internal_csim_design "
Command   csim_design done; error code: 2; 0.969 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.969 seconds; current allocated memory: 0.367 MB.
Command ap_source done; error code: 1; 2.581 sec.
Execute cleanup_all 
INFO-FLOW: Workspace F:/vivado_projects/EE4951_TaWork/EE4951_hls_veri/solution1 opened at Sat Mar 23 20:55:27 -0500 2024
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xczu9eg-ffvb1156-2-e 
Execute       create_platform xczu9eg-ffvb1156-2-e -board  
DBG:HLSDevice: Trying to load device library: E:/Vivado/Vitis_HLS/2023.2\lib\win64.o\xv_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: E:/Vivado/Vivado/2023.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xczu9eg-ffvb1156-2-e'
Command       create_platform done; 1.162 sec.
Execute       source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute         source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute         source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute         source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute         source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute         source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute         source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 1.262 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1464@%s config_cosim -tool=xsim 
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
Execute     config_cosim -tool=xsim 
Command   open_solution done; 1.333 sec.
Execute   set_part xczu9eg-ffvb1156-2-e 
INFO: [HLS 200-1510] Running: set_part xczu9eg-ffvb1156-2-e 
Execute     create_platform xczu9eg-ffvb1156-2-e -board  
Execute     source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute       source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute       source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute       source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute       source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute       source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute       source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.169 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
Execute   source ./EE4951_hls_veri/solution1/directives.tcl 
INFO: [HLS 200-1510] Running: source ./EE4951_hls_veri/solution1/directives.tcl
Execute     set_directive_top -name main_func main_func 
INFO: [HLS 200-1510] Running: set_directive_top -name main_func main_func 
Execute   csim_design -quiet 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO-FLOW: Running SLX 'csim' proc: ::SLX::run_csim
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     send_msg_by_id INFO @200-2036@%s debug 
INFO: [HLS 200-2036] Building debug C Simulation binaries
Execute     ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO-FLOW: AESL_CSIM::csim_cmd_wrap errorInfo:
4
    while executing
"::AESL_CSIM::csim_cmd_wrap $args"
INFO-FLOW: Caught error in csim_design: 4
    while executing
"ap_internal_csim_design "
Command   csim_design done; error code: 2; 0.888 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.888 seconds; current allocated memory: 0.371 MB.
Command ap_source done; error code: 1; 2.43 sec.
Execute cleanup_all 
INFO-FLOW: Workspace F:/vivado_projects/EE4951_TaWork/EE4951_hls_veri/solution1 opened at Sat Mar 23 20:55:51 -0500 2024
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xczu9eg-ffvb1156-2-e 
Execute       create_platform xczu9eg-ffvb1156-2-e -board  
DBG:HLSDevice: Trying to load device library: E:/Vivado/Vitis_HLS/2023.2\lib\win64.o\xv_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: E:/Vivado/Vivado/2023.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xczu9eg-ffvb1156-2-e'
Command       create_platform done; 1.35 sec.
Execute       source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute         source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute         source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute         source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute         source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute         source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute         source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 1.489 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1464@%s config_cosim -tool=xsim 
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
Execute     config_cosim -tool=xsim 
Command   open_solution done; 1.566 sec.
Execute   set_part xczu9eg-ffvb1156-2-e 
INFO: [HLS 200-1510] Running: set_part xczu9eg-ffvb1156-2-e 
Execute     create_platform xczu9eg-ffvb1156-2-e -board  
Execute     source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute       source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute       source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute       source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute       source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute       source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute       source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.229 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
Execute   source ./EE4951_hls_veri/solution1/directives.tcl 
INFO: [HLS 200-1510] Running: source ./EE4951_hls_veri/solution1/directives.tcl
Execute     set_directive_top -name main_func main_func 
INFO: [HLS 200-1510] Running: set_directive_top -name main_func main_func 
Execute   csim_design -quiet 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO-FLOW: Running SLX 'csim' proc: ::SLX::run_csim
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     send_msg_by_id INFO @200-2036@%s debug 
INFO: [HLS 200-2036] Building debug C Simulation binaries
Execute     ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO-FLOW: AESL_CSIM::csim_cmd_wrap errorInfo:
4
    while executing
"::AESL_CSIM::csim_cmd_wrap $args"
INFO-FLOW: Caught error in csim_design: 4
    while executing
"ap_internal_csim_design "
Command   csim_design done; error code: 2; 0.905 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.905 seconds; current allocated memory: 0.379 MB.
Command ap_source done; error code: 1; 2.74 sec.
Execute cleanup_all 
INFO-FLOW: Workspace F:/vivado_projects/EE4951_TaWork/EE4951_hls_veri/solution1 opened at Sat Mar 23 20:57:30 -0500 2024
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xczu9eg-ffvb1156-2-e 
Execute       create_platform xczu9eg-ffvb1156-2-e -board  
DBG:HLSDevice: Trying to load device library: E:/Vivado/Vitis_HLS/2023.2\lib\win64.o\xv_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: E:/Vivado/Vivado/2023.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xczu9eg-ffvb1156-2-e'
Command       create_platform done; 1.173 sec.
Execute       source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute         source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute         source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute         source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute         source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute         source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute         source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 1.266 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1464@%s config_cosim -tool=xsim 
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
Execute     config_cosim -tool=xsim 
Command   open_solution done; 1.339 sec.
Execute   set_part xczu9eg-ffvb1156-2-e 
INFO: [HLS 200-1510] Running: set_part xczu9eg-ffvb1156-2-e 
Execute     create_platform xczu9eg-ffvb1156-2-e -board  
Execute     source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute       source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute       source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute       source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute       source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute       source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute       source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.157 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
Execute   source ./EE4951_hls_veri/solution1/directives.tcl 
INFO: [HLS 200-1510] Running: source ./EE4951_hls_veri/solution1/directives.tcl
Execute     set_directive_top -name main_func main_func 
INFO: [HLS 200-1510] Running: set_directive_top -name main_func main_func 
Execute   csim_design -quiet 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO-FLOW: Running SLX 'csim' proc: ::SLX::run_csim
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     send_msg_by_id INFO @200-2036@%s debug 
INFO: [HLS 200-2036] Building debug C Simulation binaries
Execute     ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
Execute     source run_sim.tcl 
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 5.302 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 5.302 seconds; current allocated memory: 0.473 MB.
Command ap_source done; 6.837 sec.
Execute cleanup_all 
INFO-FLOW: Workspace F:/vivado_projects/EE4951_TaWork/EE4951_hls_veri/solution1 opened at Sat Mar 23 21:01:30 -0500 2024
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xczu9eg-ffvb1156-2-e 
Execute       create_platform xczu9eg-ffvb1156-2-e -board  
DBG:HLSDevice: Trying to load device library: E:/Vivado/Vitis_HLS/2023.2\lib\win64.o\xv_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: E:/Vivado/Vivado/2023.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xczu9eg-ffvb1156-2-e'
Command       create_platform done; 1.243 sec.
Execute       source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute         source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute         source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute         source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute         source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute         source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute         source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 1.336 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1464@%s config_cosim -tool=xsim 
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
Execute     config_cosim -tool=xsim 
Command   open_solution done; 1.437 sec.
Execute   set_part xczu9eg-ffvb1156-2-e 
INFO: [HLS 200-1510] Running: set_part xczu9eg-ffvb1156-2-e 
Execute     create_platform xczu9eg-ffvb1156-2-e -board  
Execute     source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute       source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute       source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute       source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute       source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute       source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute       source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.163 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
Execute   source ./EE4951_hls_veri/solution1/directives.tcl 
INFO: [HLS 200-1510] Running: source ./EE4951_hls_veri/solution1/directives.tcl
Execute     set_directive_top -name main_func main_func 
INFO: [HLS 200-1510] Running: set_directive_top -name main_func main_func 
Execute   csim_design -quiet 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO-FLOW: Running SLX 'csim' proc: ::SLX::run_csim
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     send_msg_by_id INFO @200-2036@%s debug 
INFO: [HLS 200-2036] Building debug C Simulation binaries
Execute     ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO-FLOW: AESL_CSIM::csim_cmd_wrap errorInfo:
4
    while executing
"::AESL_CSIM::csim_cmd_wrap $args"
INFO-FLOW: Caught error in csim_design: 4
    while executing
"ap_internal_csim_design "
Command   csim_design done; error code: 2; 0.864 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.864 seconds; current allocated memory: 0.465 MB.
Command ap_source done; error code: 1; 2.506 sec.
Execute cleanup_all 
INFO-FLOW: Workspace F:/vivado_projects/EE4951_TaWork/EE4951_hls_veri/solution1 opened at Sat Mar 23 21:02:00 -0500 2024
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xczu9eg-ffvb1156-2-e 
Execute       create_platform xczu9eg-ffvb1156-2-e -board  
DBG:HLSDevice: Trying to load device library: E:/Vivado/Vitis_HLS/2023.2\lib\win64.o\xv_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: E:/Vivado/Vivado/2023.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xczu9eg-ffvb1156-2-e'
Command       create_platform done; 1.348 sec.
Execute       source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute         source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute         source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute         source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute         source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute         source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute         source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 1.446 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1464@%s config_cosim -tool=xsim 
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
Execute     config_cosim -tool=xsim 
Command   open_solution done; 1.522 sec.
Execute   set_part xczu9eg-ffvb1156-2-e 
INFO: [HLS 200-1510] Running: set_part xczu9eg-ffvb1156-2-e 
Execute     create_platform xczu9eg-ffvb1156-2-e -board  
Execute     source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute       source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute       source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute       source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute       source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute       source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute       source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.161 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
Execute   source ./EE4951_hls_veri/solution1/directives.tcl 
INFO: [HLS 200-1510] Running: source ./EE4951_hls_veri/solution1/directives.tcl
Execute     set_directive_top -name main_func main_func 
INFO: [HLS 200-1510] Running: set_directive_top -name main_func main_func 
Execute   csim_design -quiet 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO-FLOW: Running SLX 'csim' proc: ::SLX::run_csim
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     send_msg_by_id INFO @200-2036@%s debug 
INFO: [HLS 200-2036] Building debug C Simulation binaries
Execute     ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO-FLOW: AESL_CSIM::csim_cmd_wrap errorInfo:
4
    while executing
"::AESL_CSIM::csim_cmd_wrap $args"
INFO-FLOW: Caught error in csim_design: 4
    while executing
"ap_internal_csim_design "
Command   csim_design done; error code: 2; 0.827 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.827 seconds; current allocated memory: 0.375 MB.
Command ap_source done; error code: 1; 2.553 sec.
Execute cleanup_all 
INFO-FLOW: Workspace F:/vivado_projects/EE4951_TaWork/EE4951_hls_veri/solution1 opened at Sat Mar 23 21:05:07 -0500 2024
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xczu9eg-ffvb1156-2-e 
Execute       create_platform xczu9eg-ffvb1156-2-e -board  
DBG:HLSDevice: Trying to load device library: E:/Vivado/Vitis_HLS/2023.2\lib\win64.o\xv_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: E:/Vivado/Vivado/2023.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xczu9eg-ffvb1156-2-e'
Command       create_platform done; 1.237 sec.
Execute       source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute         source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute         source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute         source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute         source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute         source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute         source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 1.338 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1464@%s config_cosim -tool=xsim 
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
Execute     config_cosim -tool=xsim 
Command   open_solution done; 1.435 sec.
Execute   set_part xczu9eg-ffvb1156-2-e 
INFO: [HLS 200-1510] Running: set_part xczu9eg-ffvb1156-2-e 
Execute     create_platform xczu9eg-ffvb1156-2-e -board  
Execute     source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute       source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute       source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute       source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute       source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute       source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute       source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.164 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
Execute   source ./EE4951_hls_veri/solution1/directives.tcl 
INFO: [HLS 200-1510] Running: source ./EE4951_hls_veri/solution1/directives.tcl
Execute     set_directive_top -name main_func main_func 
INFO: [HLS 200-1510] Running: set_directive_top -name main_func main_func 
Execute   csim_design -quiet 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO-FLOW: Running SLX 'csim' proc: ::SLX::run_csim
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     send_msg_by_id INFO @200-2036@%s debug 
INFO: [HLS 200-2036] Building debug C Simulation binaries
Execute     ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
Execute     source run_sim.tcl 
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 3.785 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.785 seconds; current allocated memory: 0.473 MB.
Command ap_source done; 5.444 sec.
Execute cleanup_all 
INFO-FLOW: Workspace F:/vivado_projects/EE4951_TaWork/EE4951_hls_veri/solution1 opened at Sat Mar 23 21:51:26 -0500 2024
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xczu9eg-ffvb1156-2-e 
Execute       create_platform xczu9eg-ffvb1156-2-e -board  
DBG:HLSDevice: Trying to load device library: E:/Vivado/Vitis_HLS/2023.2\lib\win64.o\xv_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: E:/Vivado/Vivado/2023.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xczu9eg-ffvb1156-2-e'
Command       create_platform done; 1.491 sec.
Execute       source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute         source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute         source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute         source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute         source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute         source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute         source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 1.6 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1464@%s config_cosim -tool=xsim 
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
Execute     config_cosim -tool=xsim 
Command   open_solution done; 1.695 sec.
Execute   set_part xczu9eg-ffvb1156-2-e 
INFO: [HLS 200-1510] Running: set_part xczu9eg-ffvb1156-2-e 
Execute     create_platform xczu9eg-ffvb1156-2-e -board  
Execute     source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute       source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute       source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute       source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute       source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute       source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute       source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.179 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
Execute   source ./EE4951_hls_veri/solution1/directives.tcl 
INFO: [HLS 200-1510] Running: source ./EE4951_hls_veri/solution1/directives.tcl
Execute     set_directive_top -name main_func main_func 
INFO: [HLS 200-1510] Running: set_directive_top -name main_func main_func 
Execute   csim_design -quiet 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO-FLOW: Running SLX 'csim' proc: ::SLX::run_csim
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     send_msg_by_id INFO @200-2036@%s debug 
INFO: [HLS 200-2036] Building debug C Simulation binaries
Execute     ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
Execute     source run_sim.tcl 
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 5.573 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 5.573 seconds; current allocated memory: 0.449 MB.
Command ap_source done; 7.506 sec.
Execute cleanup_all 
INFO-FLOW: Workspace F:/vivado_projects/EE4951_TaWork/EE4951_hls_veri/solution1 opened at Sat Mar 23 21:53:04 -0500 2024
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xczu9eg-ffvb1156-2-e 
Execute       create_platform xczu9eg-ffvb1156-2-e -board  
DBG:HLSDevice: Trying to load device library: E:/Vivado/Vitis_HLS/2023.2\lib\win64.o\xv_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: E:/Vivado/Vivado/2023.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xczu9eg-ffvb1156-2-e'
Command       create_platform done; 1.312 sec.
Execute       source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute         source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute         source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute         source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute         source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute         source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute         source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 1.415 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1464@%s config_cosim -tool=xsim 
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
Execute     config_cosim -tool=xsim 
Command   open_solution done; 1.488 sec.
Execute   set_part xczu9eg-ffvb1156-2-e 
INFO: [HLS 200-1510] Running: set_part xczu9eg-ffvb1156-2-e 
Execute     create_platform xczu9eg-ffvb1156-2-e -board  
Execute     source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute       source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute       source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute       source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute       source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute       source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute       source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.172 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
Execute   source ./EE4951_hls_veri/solution1/directives.tcl 
INFO: [HLS 200-1510] Running: source ./EE4951_hls_veri/solution1/directives.tcl
Execute     set_directive_top -name main_func main_func 
INFO: [HLS 200-1510] Running: set_directive_top -name main_func main_func 
Execute   csim_design -quiet 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO-FLOW: Running SLX 'csim' proc: ::SLX::run_csim
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     send_msg_by_id INFO @200-2036@%s debug 
INFO: [HLS 200-2036] Building debug C Simulation binaries
Execute     ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
Execute     source run_sim.tcl 
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 3.928 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.929 seconds; current allocated memory: 0.496 MB.
Command ap_source done; 5.627 sec.
Execute cleanup_all 
INFO-FLOW: Workspace F:/vivado_projects/EE4951_TaWork/EE4951_hls_veri/solution1 opened at Sat Mar 23 21:53:54 -0500 2024
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xczu9eg-ffvb1156-2-e 
Execute       create_platform xczu9eg-ffvb1156-2-e -board  
DBG:HLSDevice: Trying to load device library: E:/Vivado/Vitis_HLS/2023.2\lib\win64.o\xv_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: E:/Vivado/Vivado/2023.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xczu9eg-ffvb1156-2-e'
Command       create_platform done; 1.443 sec.
Execute       source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute         source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute         source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute         source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute         source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute         source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute         source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 1.54 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1464@%s config_cosim -tool=xsim 
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
Execute     config_cosim -tool=xsim 
Command   open_solution done; 1.612 sec.
Execute   set_part xczu9eg-ffvb1156-2-e 
INFO: [HLS 200-1510] Running: set_part xczu9eg-ffvb1156-2-e 
Execute     create_platform xczu9eg-ffvb1156-2-e -board  
Execute     source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute       source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute       source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute       source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute       source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute       source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute       source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.191 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
Execute   source ./EE4951_hls_veri/solution1/directives.tcl 
INFO: [HLS 200-1510] Running: source ./EE4951_hls_veri/solution1/directives.tcl
Execute     set_directive_top -name main_func main_func 
INFO: [HLS 200-1510] Running: set_directive_top -name main_func main_func 
Execute   csim_design -quiet 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO-FLOW: Running SLX 'csim' proc: ::SLX::run_csim
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     send_msg_by_id INFO @200-2036@%s debug 
INFO: [HLS 200-2036] Building debug C Simulation binaries
Execute     ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
Execute     source run_sim.tcl 
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 2.919 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 2.92 seconds; current allocated memory: 0.469 MB.
Command ap_source done; 4.759 sec.
Execute cleanup_all 
INFO-FLOW: Workspace F:/vivado_projects/EE4951_TaWork/EE4951_hls_veri/solution1 opened at Sat Mar 23 21:54:27 -0500 2024
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xczu9eg-ffvb1156-2-e 
Execute       create_platform xczu9eg-ffvb1156-2-e -board  
DBG:HLSDevice: Trying to load device library: E:/Vivado/Vitis_HLS/2023.2\lib\win64.o\xv_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: E:/Vivado/Vivado/2023.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xczu9eg-ffvb1156-2-e'
Command       create_platform done; 1.181 sec.
Execute       source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute         source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute         source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute         source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute         source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute         source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute         source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 1.285 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1464@%s config_cosim -tool=xsim 
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
Execute     config_cosim -tool=xsim 
Command   open_solution done; 1.357 sec.
Execute   set_part xczu9eg-ffvb1156-2-e 
INFO: [HLS 200-1510] Running: set_part xczu9eg-ffvb1156-2-e 
Execute     create_platform xczu9eg-ffvb1156-2-e -board  
Execute     source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute       source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute       source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute       source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute       source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute       source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute       source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.168 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
Execute   source ./EE4951_hls_veri/solution1/directives.tcl 
INFO: [HLS 200-1510] Running: source ./EE4951_hls_veri/solution1/directives.tcl
Execute     set_directive_top -name main_func main_func 
INFO: [HLS 200-1510] Running: set_directive_top -name main_func main_func 
Execute   csim_design -quiet 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO-FLOW: Running SLX 'csim' proc: ::SLX::run_csim
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     send_msg_by_id INFO @200-2036@%s debug 
INFO: [HLS 200-2036] Building debug C Simulation binaries
Execute     ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
Execute     source run_sim.tcl 
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 1.131 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.131 seconds; current allocated memory: 0.461 MB.
Command ap_source done; 2.689 sec.
Execute cleanup_all 
INFO-FLOW: Workspace F:/vivado_projects/EE4951_TaWork/EE4951_hls_veri/solution1 opened at Sat Mar 23 21:54:50 -0500 2024
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xczu9eg-ffvb1156-2-e 
Execute       create_platform xczu9eg-ffvb1156-2-e -board  
DBG:HLSDevice: Trying to load device library: E:/Vivado/Vitis_HLS/2023.2\lib\win64.o\xv_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: E:/Vivado/Vivado/2023.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xczu9eg-ffvb1156-2-e'
Command       create_platform done; 1.141 sec.
Execute       source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute         source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute         source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute         source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute         source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute         source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute         source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 1.29 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1464@%s config_cosim -tool=xsim 
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
Execute     config_cosim -tool=xsim 
Command   open_solution done; 1.371 sec.
Execute   set_part xczu9eg-ffvb1156-2-e 
INFO: [HLS 200-1510] Running: set_part xczu9eg-ffvb1156-2-e 
Execute     create_platform xczu9eg-ffvb1156-2-e -board  
Command     create_platform done; 0.129 sec.
Execute     source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute       source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute       source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute       source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute       source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute       source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute       source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.243 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
Execute   source ./EE4951_hls_veri/solution1/directives.tcl 
INFO: [HLS 200-1510] Running: source ./EE4951_hls_veri/solution1/directives.tcl
Execute     set_directive_top -name main_func main_func 
INFO: [HLS 200-1510] Running: set_directive_top -name main_func main_func 
Execute   csim_design -quiet 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO-FLOW: Running SLX 'csim' proc: ::SLX::run_csim
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     send_msg_by_id INFO @200-2036@%s debug 
INFO: [HLS 200-2036] Building debug C Simulation binaries
Execute     ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
Execute     source run_sim.tcl 
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 4.694 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 4.694 seconds; current allocated memory: 0.504 MB.
Command ap_source done; 6.344 sec.
Execute cleanup_all 
INFO-FLOW: Workspace F:/vivado_projects/EE4951_TaWork/EE4951_hls_veri/solution1 opened at Sat Mar 23 23:25:03 -0500 2024
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xczu9eg-ffvb1156-2-e 
Execute       create_platform xczu9eg-ffvb1156-2-e -board  
DBG:HLSDevice: Trying to load device library: E:/Vivado/Vitis_HLS/2023.2\lib\win64.o\xv_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: E:/Vivado/Vivado/2023.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xczu9eg-ffvb1156-2-e'
Command       create_platform done; 1.504 sec.
Execute       source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute         source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute         source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute         source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute         source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute         source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute         source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 1.642 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1464@%s config_cosim -tool=xsim 
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
Execute     config_cosim -tool=xsim 
Command   open_solution done; 1.725 sec.
Execute   set_part xczu9eg-ffvb1156-2-e 
INFO: [HLS 200-1510] Running: set_part xczu9eg-ffvb1156-2-e 
Execute     create_platform xczu9eg-ffvb1156-2-e -board  
Execute     source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute       source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute       source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute       source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute       source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute       source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute       source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.191 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
Execute   source ./EE4951_hls_veri/solution1/directives.tcl 
INFO: [HLS 200-1510] Running: source ./EE4951_hls_veri/solution1/directives.tcl
Execute     set_directive_top -name main_func main_func 
INFO: [HLS 200-1510] Running: set_directive_top -name main_func main_func 
Execute   csim_design -quiet 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO-FLOW: Running SLX 'csim' proc: ::SLX::run_csim
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     send_msg_by_id INFO @200-2036@%s debug 
INFO: [HLS 200-2036] Building debug C Simulation binaries
Execute     ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO-FLOW: AESL_CSIM::csim_cmd_wrap errorInfo:
4
    while executing
"::AESL_CSIM::csim_cmd_wrap $args"
INFO-FLOW: Caught error in csim_design: 4
    while executing
"ap_internal_csim_design "
Command   csim_design done; error code: 2; 0.901 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.901 seconds; current allocated memory: 0.500 MB.
Command ap_source done; error code: 1; 2.856 sec.
Execute cleanup_all 
INFO-FLOW: Workspace F:/vivado_projects/EE4951_TaWork/EE4951_hls_veri/solution1 opened at Sat Mar 23 23:27:06 -0500 2024
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xczu9eg-ffvb1156-2-e 
Execute       create_platform xczu9eg-ffvb1156-2-e -board  
DBG:HLSDevice: Trying to load device library: E:/Vivado/Vitis_HLS/2023.2\lib\win64.o\xv_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: E:/Vivado/Vivado/2023.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xczu9eg-ffvb1156-2-e'
Command       create_platform done; 1.354 sec.
Execute       source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute         source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute         source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute         source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute         source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute         source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute         source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 1.463 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1464@%s config_cosim -tool=xsim 
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
Execute     config_cosim -tool=xsim 
Command   open_solution done; 1.535 sec.
Execute   set_part xczu9eg-ffvb1156-2-e 
INFO: [HLS 200-1510] Running: set_part xczu9eg-ffvb1156-2-e 
Execute     create_platform xczu9eg-ffvb1156-2-e -board  
Execute     source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute       source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute       source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute       source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute       source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute       source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute       source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.172 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
Execute   source ./EE4951_hls_veri/solution1/directives.tcl 
INFO: [HLS 200-1510] Running: source ./EE4951_hls_veri/solution1/directives.tcl
Execute     set_directive_top -name main_func main_func 
INFO: [HLS 200-1510] Running: set_directive_top -name main_func main_func 
Execute   csim_design -quiet 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO-FLOW: Running SLX 'csim' proc: ::SLX::run_csim
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     send_msg_by_id INFO @200-2036@%s debug 
INFO: [HLS 200-2036] Building debug C Simulation binaries
Execute     ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO-FLOW: AESL_CSIM::csim_cmd_wrap errorInfo:
4
    while executing
"::AESL_CSIM::csim_cmd_wrap $args"
INFO-FLOW: Caught error in csim_design: 4
    while executing
"ap_internal_csim_design "
Command   csim_design done; error code: 2; 1.162 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.162 seconds; current allocated memory: 0.367 MB.
Command ap_source done; error code: 1; 2.906 sec.
Execute cleanup_all 
INFO-FLOW: Workspace F:/vivado_projects/EE4951_TaWork/EE4951_hls_veri/solution1 opened at Sat Mar 23 23:30:46 -0500 2024
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xczu9eg-ffvb1156-2-e 
Execute       create_platform xczu9eg-ffvb1156-2-e -board  
DBG:HLSDevice: Trying to load device library: E:/Vivado/Vitis_HLS/2023.2\lib\win64.o\xv_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: E:/Vivado/Vivado/2023.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xczu9eg-ffvb1156-2-e'
Command       create_platform done; 1.356 sec.
Execute       source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute         source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute         source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute         source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute         source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute         source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute         source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 1.449 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1464@%s config_cosim -tool=xsim 
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
Execute     config_cosim -tool=xsim 
Command   open_solution done; 1.521 sec.
Execute   set_part xczu9eg-ffvb1156-2-e 
INFO: [HLS 200-1510] Running: set_part xczu9eg-ffvb1156-2-e 
Execute     create_platform xczu9eg-ffvb1156-2-e -board  
Execute     source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute       source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute       source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute       source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute       source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute       source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute       source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.156 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
Execute   source ./EE4951_hls_veri/solution1/directives.tcl 
INFO: [HLS 200-1510] Running: source ./EE4951_hls_veri/solution1/directives.tcl
Execute     set_directive_top -name main_func main_func 
INFO: [HLS 200-1510] Running: set_directive_top -name main_func main_func 
Execute   csim_design -quiet 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO-FLOW: Running SLX 'csim' proc: ::SLX::run_csim
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     send_msg_by_id INFO @200-2036@%s debug 
INFO: [HLS 200-2036] Building debug C Simulation binaries
Execute     ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
Execute     source run_sim.tcl 
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 3.022 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.022 seconds; current allocated memory: 0.539 MB.
Command ap_source done; 4.733 sec.
Execute cleanup_all 
INFO-FLOW: Workspace F:/vivado_projects/EE4951_TaWork/EE4951_hls_veri/solution1 opened at Sat Mar 23 23:52:26 -0500 2024
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xczu9eg-ffvb1156-2-e 
Execute       create_platform xczu9eg-ffvb1156-2-e -board  
DBG:HLSDevice: Trying to load device library: E:/Vivado/Vitis_HLS/2023.2\lib\win64.o\xv_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: E:/Vivado/Vivado/2023.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xczu9eg-ffvb1156-2-e'
Command       create_platform done; 1.19 sec.
Execute       source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute         source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute         source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute         source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute         source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute         source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute         source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 1.29 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1464@%s config_cosim -tool=xsim 
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
Execute     config_cosim -tool=xsim 
Command   open_solution done; 1.361 sec.
Execute   set_part xczu9eg-ffvb1156-2-e 
INFO: [HLS 200-1510] Running: set_part xczu9eg-ffvb1156-2-e 
Execute     create_platform xczu9eg-ffvb1156-2-e -board  
Execute     source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute       source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute       source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute       source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute       source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute       source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute       source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.171 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
Execute   source ./EE4951_hls_veri/solution1/directives.tcl 
INFO: [HLS 200-1510] Running: source ./EE4951_hls_veri/solution1/directives.tcl
Execute     set_directive_top -name main_func main_func 
INFO: [HLS 200-1510] Running: set_directive_top -name main_func main_func 
Execute   csim_design -quiet 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO-FLOW: Running SLX 'csim' proc: ::SLX::run_csim
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     send_msg_by_id INFO @200-2036@%s debug 
INFO: [HLS 200-2036] Building debug C Simulation binaries
Execute     ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO-FLOW: AESL_CSIM::csim_cmd_wrap errorInfo:
4
    while executing
"::AESL_CSIM::csim_cmd_wrap $args"
INFO-FLOW: Caught error in csim_design: 4
    while executing
"ap_internal_csim_design "
Command   csim_design done; error code: 2; 6.27 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 6.27 seconds; current allocated memory: 0.375 MB.
Command ap_source done; error code: 1; 7.838 sec.
Execute cleanup_all 
INFO-FLOW: Workspace F:/vivado_projects/EE4951_TaWork/EE4951_hls_veri/solution1 opened at Sat Mar 23 23:52:54 -0500 2024
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xczu9eg-ffvb1156-2-e 
Execute       create_platform xczu9eg-ffvb1156-2-e -board  
DBG:HLSDevice: Trying to load device library: E:/Vivado/Vitis_HLS/2023.2\lib\win64.o\xv_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: E:/Vivado/Vivado/2023.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xczu9eg-ffvb1156-2-e'
Command       create_platform done; 1.139 sec.
Execute       source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute         source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute         source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute         source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute         source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute         source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute         source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 1.237 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1464@%s config_cosim -tool=xsim 
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
Execute     config_cosim -tool=xsim 
Command   open_solution done; 1.308 sec.
Execute   set_part xczu9eg-ffvb1156-2-e 
INFO: [HLS 200-1510] Running: set_part xczu9eg-ffvb1156-2-e 
Execute     create_platform xczu9eg-ffvb1156-2-e -board  
Execute     source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute       source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute       source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute       source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute       source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute       source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute       source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.156 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
Execute   source ./EE4951_hls_veri/solution1/directives.tcl 
INFO: [HLS 200-1510] Running: source ./EE4951_hls_veri/solution1/directives.tcl
Execute     set_directive_top -name main_func main_func 
INFO: [HLS 200-1510] Running: set_directive_top -name main_func main_func 
Execute   csim_design -quiet 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO-FLOW: Running SLX 'csim' proc: ::SLX::run_csim
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     send_msg_by_id INFO @200-2036@%s debug 
INFO: [HLS 200-2036] Building debug C Simulation binaries
Execute     ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
Execute     source run_sim.tcl 
Command     ap_source done; 0.532 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 3.638 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.638 seconds; current allocated memory: 0.512 MB.
Command ap_source done; 5.139 sec.
Execute cleanup_all 
INFO-FLOW: Workspace F:/vivado_projects/EE4951_TaWork/EE4951_hls_veridw_3x3/solution1 opened at Sun Mar 24 13:24:52 -0500 2024
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xczu9eg-ffvb1156-2-e 
Execute       create_platform xczu9eg-ffvb1156-2-e -board  
DBG:HLSDevice: Trying to load device library: E:/Vivado/Vitis_HLS/2023.2\lib\win64.o\xv_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: E:/Vivado/Vivado/2023.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xczu9eg-ffvb1156-2-e'
Command       create_platform done; 1.529 sec.
Execute       source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute         source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute         source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute         source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute         source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute         source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute         source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 1.657 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1464@%s config_cosim -tool=xsim 
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
Execute     config_cosim -tool=xsim 
Command   open_solution done; 1.736 sec.
Execute   set_part xczu9eg-ffvb1156-2-e 
INFO: [HLS 200-1510] Running: set_part xczu9eg-ffvb1156-2-e 
Execute     create_platform xczu9eg-ffvb1156-2-e -board  
Command     create_platform done; 0.107 sec.
Execute     source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute       source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute       source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute       source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute       source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute       source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute       source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.208 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
Execute   source ./EE4951_hls_veridw_3x3/solution1/directives.tcl 
INFO: [HLS 200-1510] Running: source ./EE4951_hls_veridw_3x3/solution1/directives.tcl
Execute     set_directive_top -name main_func main_func 
INFO: [HLS 200-1510] Running: set_directive_top -name main_func main_func 
Execute   csim_design -quiet 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO-FLOW: Running SLX 'csim' proc: ::SLX::run_csim
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     send_msg_by_id INFO @200-2036@%s debug 
INFO: [HLS 200-2036] Building debug C Simulation binaries
Execute     ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
Execute     source run_sim.tcl 
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 3.755 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.755 seconds; current allocated memory: 0.539 MB.
Command ap_source done; 5.75 sec.
Execute cleanup_all 
INFO-FLOW: Workspace F:/vivado_projects/EE4951_TaWork/EE4951_hls_veridw_3x3/solution1 opened at Sun Mar 24 13:27:04 -0500 2024
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xczu9eg-ffvb1156-2-e 
Execute       create_platform xczu9eg-ffvb1156-2-e -board  
DBG:HLSDevice: Trying to load device library: E:/Vivado/Vitis_HLS/2023.2\lib\win64.o\xv_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: E:/Vivado/Vivado/2023.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xczu9eg-ffvb1156-2-e'
Command       create_platform done; 1.258 sec.
Execute       source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute         source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute         source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute         source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute         source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute         source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute         source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 1.352 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1464@%s config_cosim -tool=xsim 
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
Execute     config_cosim -tool=xsim 
Command   open_solution done; 1.428 sec.
Execute   set_part xczu9eg-ffvb1156-2-e 
INFO: [HLS 200-1510] Running: set_part xczu9eg-ffvb1156-2-e 
Execute     create_platform xczu9eg-ffvb1156-2-e -board  
Execute     source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute       source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute       source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute       source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute       source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute       source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute       source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.163 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
Execute   source ./EE4951_hls_veridw_3x3/solution1/directives.tcl 
INFO: [HLS 200-1510] Running: source ./EE4951_hls_veridw_3x3/solution1/directives.tcl
Execute     set_directive_top -name main_func main_func 
INFO: [HLS 200-1510] Running: set_directive_top -name main_func main_func 
Execute   csim_design -quiet 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO-FLOW: Running SLX 'csim' proc: ::SLX::run_csim
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     send_msg_by_id INFO @200-2036@%s debug 
INFO: [HLS 200-2036] Building debug C Simulation binaries
Execute     ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
Execute     source run_sim.tcl 
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 0.309 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.309 seconds; current allocated memory: 0.445 MB.
Command ap_source done; 1.943 sec.
Execute cleanup_all 
INFO-FLOW: Workspace F:/vivado_projects/EE4951_TaWork/EE4951_hls_veridw_3x3/solution1 opened at Sun Mar 24 13:27:26 -0500 2024
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xczu9eg-ffvb1156-2-e 
Execute       create_platform xczu9eg-ffvb1156-2-e -board  
DBG:HLSDevice: Trying to load device library: E:/Vivado/Vitis_HLS/2023.2\lib\win64.o\xv_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: E:/Vivado/Vivado/2023.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xczu9eg-ffvb1156-2-e'
Command       create_platform done; 1.604 sec.
Execute       source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute         source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute         source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute         source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute         source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute         source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute         source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 1.721 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1464@%s config_cosim -tool=xsim 
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
Execute     config_cosim -tool=xsim 
Command   open_solution done; 1.83 sec.
Execute   set_part xczu9eg-ffvb1156-2-e 
INFO: [HLS 200-1510] Running: set_part xczu9eg-ffvb1156-2-e 
Execute     create_platform xczu9eg-ffvb1156-2-e -board  
Command     create_platform done; 0.148 sec.
Execute     source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute       source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute       source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute       source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute       source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute       source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute       source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.273 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
Execute   source ./EE4951_hls_veridw_3x3/solution1/directives.tcl 
INFO: [HLS 200-1510] Running: source ./EE4951_hls_veridw_3x3/solution1/directives.tcl
Execute     set_directive_top -name main_func main_func 
INFO: [HLS 200-1510] Running: set_directive_top -name main_func main_func 
Execute   csim_design -quiet 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO-FLOW: Running SLX 'csim' proc: ::SLX::run_csim
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     send_msg_by_id INFO @200-2036@%s debug 
INFO: [HLS 200-2036] Building debug C Simulation binaries
Execute     ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
Execute     source run_sim.tcl 
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 1.369 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.369 seconds; current allocated memory: 0.484 MB.
Command ap_source done; 3.529 sec.
Execute cleanup_all 
INFO-FLOW: Workspace F:/vivado_projects/EE4951_TaWork/EE4951_hls_veridw_3x3/solution1 opened at Sun Mar 24 13:28:07 -0500 2024
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xczu9eg-ffvb1156-2-e 
Execute       create_platform xczu9eg-ffvb1156-2-e -board  
DBG:HLSDevice: Trying to load device library: E:/Vivado/Vitis_HLS/2023.2\lib\win64.o\xv_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: E:/Vivado/Vivado/2023.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xczu9eg-ffvb1156-2-e'
Command       create_platform done; 1.204 sec.
Execute       source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute         source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute         source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute         source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute         source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute         source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute         source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 1.301 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1464@%s config_cosim -tool=xsim 
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
Execute     config_cosim -tool=xsim 
Command   open_solution done; 1.377 sec.
Execute   set_part xczu9eg-ffvb1156-2-e 
INFO: [HLS 200-1510] Running: set_part xczu9eg-ffvb1156-2-e 
Execute     create_platform xczu9eg-ffvb1156-2-e -board  
Execute     source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute       source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute       source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute       source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute       source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute       source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute       source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.163 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
Execute   source ./EE4951_hls_veridw_3x3/solution1/directives.tcl 
INFO: [HLS 200-1510] Running: source ./EE4951_hls_veridw_3x3/solution1/directives.tcl
Execute     set_directive_top -name main_func main_func 
INFO: [HLS 200-1510] Running: set_directive_top -name main_func main_func 
Execute   csim_design -quiet 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO-FLOW: Running SLX 'csim' proc: ::SLX::run_csim
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     send_msg_by_id INFO @200-2036@%s debug 
INFO: [HLS 200-2036] Building debug C Simulation binaries
Execute     ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
Execute     source run_sim.tcl 
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 1.126 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.126 seconds; current allocated memory: 0.453 MB.
Command ap_source done; 2.717 sec.
Execute cleanup_all 
INFO-FLOW: Workspace F:/vivado_projects/EE4951_TaWork/EE4951_hls_veridw_3x3/solution1 opened at Sun Mar 24 13:29:47 -0500 2024
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xczu9eg-ffvb1156-2-e 
Execute       create_platform xczu9eg-ffvb1156-2-e -board  
DBG:HLSDevice: Trying to load device library: E:/Vivado/Vitis_HLS/2023.2\lib\win64.o\xv_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: E:/Vivado/Vivado/2023.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xczu9eg-ffvb1156-2-e'
Command       create_platform done; 1.114 sec.
Execute       source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute         source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute         source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute         source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute         source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute         source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute         source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 1.208 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1464@%s config_cosim -tool=xsim 
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
Execute     config_cosim -tool=xsim 
Command   open_solution done; 1.278 sec.
Execute   set_part xczu9eg-ffvb1156-2-e 
INFO: [HLS 200-1510] Running: set_part xczu9eg-ffvb1156-2-e 
Execute     create_platform xczu9eg-ffvb1156-2-e -board  
Execute     source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute       source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute       source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute       source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute       source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute       source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute       source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.17 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
Execute   source ./EE4951_hls_veridw_3x3/solution1/directives.tcl 
INFO: [HLS 200-1510] Running: source ./EE4951_hls_veridw_3x3/solution1/directives.tcl
Execute     set_directive_top -name main_func main_func 
INFO: [HLS 200-1510] Running: set_directive_top -name main_func main_func 
Execute   csim_design -quiet 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO-FLOW: Running SLX 'csim' proc: ::SLX::run_csim
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     send_msg_by_id INFO @200-2036@%s debug 
INFO: [HLS 200-2036] Building debug C Simulation binaries
Execute     ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO-FLOW: AESL_CSIM::csim_cmd_wrap errorInfo:
4
    while executing
"::AESL_CSIM::csim_cmd_wrap $args"
INFO-FLOW: Caught error in csim_design: 4
    while executing
"ap_internal_csim_design "
Command   csim_design done; error code: 2; 0.949 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.949 seconds; current allocated memory: 0.391 MB.
Command ap_source done; error code: 1; 2.437 sec.
Execute cleanup_all 
INFO-FLOW: Workspace F:/vivado_projects/EE4951_TaWork/EE4951_hls_veridw_3x3/solution1 opened at Sun Mar 24 13:30:23 -0500 2024
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xczu9eg-ffvb1156-2-e 
Execute       create_platform xczu9eg-ffvb1156-2-e -board  
DBG:HLSDevice: Trying to load device library: E:/Vivado/Vitis_HLS/2023.2\lib\win64.o\xv_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: E:/Vivado/Vivado/2023.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xczu9eg-ffvb1156-2-e'
Command       create_platform done; 1.418 sec.
Execute       source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute         source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute         source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute         source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute         source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute         source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute         source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 1.521 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1464@%s config_cosim -tool=xsim 
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
Execute     config_cosim -tool=xsim 
Command   open_solution done; 1.598 sec.
Execute   set_part xczu9eg-ffvb1156-2-e 
INFO: [HLS 200-1510] Running: set_part xczu9eg-ffvb1156-2-e 
Execute     create_platform xczu9eg-ffvb1156-2-e -board  
Execute     source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute       source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute       source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute       source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute       source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute       source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute       source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.167 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
Execute   source ./EE4951_hls_veridw_3x3/solution1/directives.tcl 
INFO: [HLS 200-1510] Running: source ./EE4951_hls_veridw_3x3/solution1/directives.tcl
Execute     set_directive_top -name main_func main_func 
INFO: [HLS 200-1510] Running: set_directive_top -name main_func main_func 
Execute   csim_design -quiet 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO-FLOW: Running SLX 'csim' proc: ::SLX::run_csim
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     send_msg_by_id INFO @200-2036@%s debug 
INFO: [HLS 200-2036] Building debug C Simulation binaries
Execute     ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO-FLOW: AESL_CSIM::csim_cmd_wrap errorInfo:
4
    while executing
"::AESL_CSIM::csim_cmd_wrap $args"
INFO-FLOW: Caught error in csim_design: 4
    while executing
"ap_internal_csim_design "
Command   csim_design done; error code: 2; 1.049 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.049 seconds; current allocated memory: 0.379 MB.
Command ap_source done; error code: 1; 2.855 sec.
Execute cleanup_all 
INFO-FLOW: Workspace F:/vivado_projects/EE4951_TaWork/EE4951_hls_veridw_3x3/solution1 opened at Sun Mar 24 13:31:40 -0500 2024
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xczu9eg-ffvb1156-2-e 
Execute       create_platform xczu9eg-ffvb1156-2-e -board  
DBG:HLSDevice: Trying to load device library: E:/Vivado/Vitis_HLS/2023.2\lib\win64.o\xv_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: E:/Vivado/Vivado/2023.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xczu9eg-ffvb1156-2-e'
Command       create_platform done; 1.17 sec.
Execute       source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute         source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute         source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute         source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute         source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute         source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute         source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 1.278 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1464@%s config_cosim -tool=xsim 
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
Execute     config_cosim -tool=xsim 
Command   open_solution done; 1.351 sec.
Execute   set_part xczu9eg-ffvb1156-2-e 
INFO: [HLS 200-1510] Running: set_part xczu9eg-ffvb1156-2-e 
Execute     create_platform xczu9eg-ffvb1156-2-e -board  
Execute     source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute       source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute       source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute       source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute       source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute       source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute       source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.159 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
Execute   source ./EE4951_hls_veridw_3x3/solution1/directives.tcl 
INFO: [HLS 200-1510] Running: source ./EE4951_hls_veridw_3x3/solution1/directives.tcl
Execute     set_directive_top -name main_func main_func 
INFO: [HLS 200-1510] Running: set_directive_top -name main_func main_func 
Execute   csim_design -quiet 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO-FLOW: Running SLX 'csim' proc: ::SLX::run_csim
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     send_msg_by_id INFO @200-2036@%s debug 
INFO: [HLS 200-2036] Building debug C Simulation binaries
Execute     ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO-FLOW: AESL_CSIM::csim_cmd_wrap errorInfo:
4
    while executing
"::AESL_CSIM::csim_cmd_wrap $args"
INFO-FLOW: Caught error in csim_design: 4
    while executing
"ap_internal_csim_design "
Command   csim_design done; error code: 2; 1.115 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.115 seconds; current allocated memory: 0.375 MB.
Command ap_source done; error code: 1; 2.665 sec.
Execute cleanup_all 
INFO-FLOW: Workspace F:/vivado_projects/EE4951_TaWork/EE4951_hls_veridw_3x3/solution1 opened at Sun Mar 24 13:33:29 -0500 2024
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xczu9eg-ffvb1156-2-e 
Execute       create_platform xczu9eg-ffvb1156-2-e -board  
DBG:HLSDevice: Trying to load device library: E:/Vivado/Vitis_HLS/2023.2\lib\win64.o\xv_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: E:/Vivado/Vivado/2023.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xczu9eg-ffvb1156-2-e'
Command       create_platform done; 1.213 sec.
Execute       source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute         source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute         source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute         source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute         source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute         source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute         source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 1.314 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1464@%s config_cosim -tool=xsim 
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
Execute     config_cosim -tool=xsim 
Command   open_solution done; 1.386 sec.
Execute   set_part xczu9eg-ffvb1156-2-e 
INFO: [HLS 200-1510] Running: set_part xczu9eg-ffvb1156-2-e 
Execute     create_platform xczu9eg-ffvb1156-2-e -board  
Execute     source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute       source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute       source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute       source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute       source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute       source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute       source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.161 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
Execute   source ./EE4951_hls_veridw_3x3/solution1/directives.tcl 
INFO: [HLS 200-1510] Running: source ./EE4951_hls_veridw_3x3/solution1/directives.tcl
Execute     set_directive_top -name main_func main_func 
INFO: [HLS 200-1510] Running: set_directive_top -name main_func main_func 
Execute   csim_design -quiet 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO-FLOW: Running SLX 'csim' proc: ::SLX::run_csim
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     send_msg_by_id INFO @200-2036@%s debug 
INFO: [HLS 200-2036] Building debug C Simulation binaries
Execute     ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
Execute     source run_sim.tcl 
Command     ap_source done; 0.237 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 1.823 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.823 seconds; current allocated memory: 0.469 MB.
Command ap_source done; 3.414 sec.
Execute cleanup_all 
INFO-FLOW: Workspace F:/vivado_projects/EE4951_TaWork/EE4951_hls_veridw_3x3/solution1 opened at Sun Mar 24 13:35:23 -0500 2024
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xczu9eg-ffvb1156-2-e 
Execute       create_platform xczu9eg-ffvb1156-2-e -board  
DBG:HLSDevice: Trying to load device library: E:/Vivado/Vitis_HLS/2023.2\lib\win64.o\xv_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: E:/Vivado/Vivado/2023.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xczu9eg-ffvb1156-2-e'
Command       create_platform done; 1.148 sec.
Execute       source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute         source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute         source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute         source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute         source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute         source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute         source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 1.286 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1464@%s config_cosim -tool=xsim 
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
Execute     config_cosim -tool=xsim 
Command   open_solution done; 1.36 sec.
Execute   set_part xczu9eg-ffvb1156-2-e 
INFO: [HLS 200-1510] Running: set_part xczu9eg-ffvb1156-2-e 
Execute     create_platform xczu9eg-ffvb1156-2-e -board  
Execute     source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute       source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute       source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute       source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute       source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute       source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute       source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.167 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
Execute   source ./EE4951_hls_veridw_3x3/solution1/directives.tcl 
INFO: [HLS 200-1510] Running: source ./EE4951_hls_veridw_3x3/solution1/directives.tcl
Execute     set_directive_top -name main_func main_func 
INFO: [HLS 200-1510] Running: set_directive_top -name main_func main_func 
Execute   csim_design -quiet 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO-FLOW: Running SLX 'csim' proc: ::SLX::run_csim
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     send_msg_by_id INFO @200-2036@%s debug 
INFO: [HLS 200-2036] Building debug C Simulation binaries
Execute     ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
Execute     source run_sim.tcl 
Command     ap_source done; 0.222 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 0.977 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.977 seconds; current allocated memory: 0.375 MB.
Command ap_source done; 2.545 sec.
Execute cleanup_all 
INFO-FLOW: Workspace F:/vivado_projects/EE4951_TaWork/EE4951_hls_veridw_3x3/solution1 opened at Sun Mar 24 13:38:27 -0500 2024
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xczu9eg-ffvb1156-2-e 
Execute       create_platform xczu9eg-ffvb1156-2-e -board  
DBG:HLSDevice: Trying to load device library: E:/Vivado/Vitis_HLS/2023.2\lib\win64.o\xv_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: E:/Vivado/Vivado/2023.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xczu9eg-ffvb1156-2-e'
Command       create_platform done; 1.206 sec.
Execute       source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute         source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute         source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute         source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute         source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute         source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute         source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 1.301 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1464@%s config_cosim -tool=xsim 
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
Execute     config_cosim -tool=xsim 
Command   open_solution done; 1.38 sec.
Execute   set_part xczu9eg-ffvb1156-2-e 
INFO: [HLS 200-1510] Running: set_part xczu9eg-ffvb1156-2-e 
Execute     create_platform xczu9eg-ffvb1156-2-e -board  
Execute     source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute       source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute       source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute       source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute       source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute       source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute       source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.154 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
Execute   source ./EE4951_hls_veridw_3x3/solution1/directives.tcl 
INFO: [HLS 200-1510] Running: source ./EE4951_hls_veridw_3x3/solution1/directives.tcl
Execute     set_directive_top -name main_func main_func 
INFO: [HLS 200-1510] Running: set_directive_top -name main_func main_func 
Execute   csim_design -quiet 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO-FLOW: Running SLX 'csim' proc: ::SLX::run_csim
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     send_msg_by_id INFO @200-2036@%s debug 
INFO: [HLS 200-2036] Building debug C Simulation binaries
Execute     ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
Execute     source run_sim.tcl 
Command     ap_source done; 0.26 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 1.914 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.914 seconds; current allocated memory: 0.461 MB.
Command ap_source done; 3.494 sec.
Execute cleanup_all 
INFO-FLOW: Workspace F:/vivado_projects/EE4951_TaWork/EE4951_hls_veridw_3x3/solution1 opened at Sun Mar 24 13:39:06 -0500 2024
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xczu9eg-ffvb1156-2-e 
Execute       create_platform xczu9eg-ffvb1156-2-e -board  
DBG:HLSDevice: Trying to load device library: E:/Vivado/Vitis_HLS/2023.2\lib\win64.o\xv_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: E:/Vivado/Vivado/2023.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xczu9eg-ffvb1156-2-e'
Command       create_platform done; 1.167 sec.
Execute       source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute         source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute         source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute         source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute         source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute         source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute         source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 1.261 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1464@%s config_cosim -tool=xsim 
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
Execute     config_cosim -tool=xsim 
Command   open_solution done; 1.333 sec.
Execute   set_part xczu9eg-ffvb1156-2-e 
INFO: [HLS 200-1510] Running: set_part xczu9eg-ffvb1156-2-e 
Execute     create_platform xczu9eg-ffvb1156-2-e -board  
Execute     source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute       source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute       source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute       source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute       source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute       source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute       source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.152 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
Execute   source ./EE4951_hls_veridw_3x3/solution1/directives.tcl 
INFO: [HLS 200-1510] Running: source ./EE4951_hls_veridw_3x3/solution1/directives.tcl
Execute     set_directive_top -name main_func main_func 
INFO: [HLS 200-1510] Running: set_directive_top -name main_func main_func 
Execute   csim_design -quiet 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO-FLOW: Running SLX 'csim' proc: ::SLX::run_csim
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     send_msg_by_id INFO @200-2036@%s debug 
INFO: [HLS 200-2036] Building debug C Simulation binaries
Execute     ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
Execute     source run_sim.tcl 
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 1.101 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.101 seconds; current allocated memory: 0.465 MB.
Command ap_source done; 2.624 sec.
Execute cleanup_all 
INFO-FLOW: Workspace F:/vivado_projects/EE4951_TaWork/EE4951_hls_veridw_3x3/solution1 opened at Sun Mar 24 13:42:32 -0500 2024
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xczu9eg-ffvb1156-2-e 
Execute       create_platform xczu9eg-ffvb1156-2-e -board  
DBG:HLSDevice: Trying to load device library: E:/Vivado/Vitis_HLS/2023.2\lib\win64.o\xv_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: E:/Vivado/Vivado/2023.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xczu9eg-ffvb1156-2-e'
Command       create_platform done; 1.353 sec.
Execute       source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute         source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute         source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute         source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute         source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute         source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute         source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 1.464 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1464@%s config_cosim -tool=xsim 
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
Execute     config_cosim -tool=xsim 
Command   open_solution done; 1.535 sec.
Execute   set_part xczu9eg-ffvb1156-2-e 
INFO: [HLS 200-1510] Running: set_part xczu9eg-ffvb1156-2-e 
Execute     create_platform xczu9eg-ffvb1156-2-e -board  
Execute     source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute       source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute       source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute       source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute       source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute       source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute       source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.162 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
Execute   source ./EE4951_hls_veridw_3x3/solution1/directives.tcl 
INFO: [HLS 200-1510] Running: source ./EE4951_hls_veridw_3x3/solution1/directives.tcl
Execute     set_directive_top -name main_func main_func 
INFO: [HLS 200-1510] Running: set_directive_top -name main_func main_func 
Execute   csim_design -quiet 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO-FLOW: Running SLX 'csim' proc: ::SLX::run_csim
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     send_msg_by_id INFO @200-2036@%s debug 
INFO: [HLS 200-2036] Building debug C Simulation binaries
Execute     ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO-FLOW: AESL_CSIM::csim_cmd_wrap errorInfo:
4
    while executing
"::AESL_CSIM::csim_cmd_wrap $args"
INFO-FLOW: Caught error in csim_design: 4
    while executing
"ap_internal_csim_design "
Command   csim_design done; error code: 2; 1.529 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.529 seconds; current allocated memory: 0.484 MB.
Command ap_source done; error code: 1; 3.271 sec.
Execute cleanup_all 
INFO-FLOW: Workspace F:/vivado_projects/EE4951_TaWork/EE4951_hls_veridw_3x3/solution1 opened at Sun Mar 24 13:42:54 -0500 2024
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xczu9eg-ffvb1156-2-e 
Execute       create_platform xczu9eg-ffvb1156-2-e -board  
DBG:HLSDevice: Trying to load device library: E:/Vivado/Vitis_HLS/2023.2\lib\win64.o\xv_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: E:/Vivado/Vivado/2023.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xczu9eg-ffvb1156-2-e'
Command       create_platform done; 1.241 sec.
Execute       source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute         source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute         source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute         source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute         source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute         source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute         source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 1.336 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1464@%s config_cosim -tool=xsim 
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
Execute     config_cosim -tool=xsim 
Command   open_solution done; 1.406 sec.
Execute   set_part xczu9eg-ffvb1156-2-e 
INFO: [HLS 200-1510] Running: set_part xczu9eg-ffvb1156-2-e 
Execute     create_platform xczu9eg-ffvb1156-2-e -board  
Execute     source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute       source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute       source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute       source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute       source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute       source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute       source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.158 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
Execute   source ./EE4951_hls_veridw_3x3/solution1/directives.tcl 
INFO: [HLS 200-1510] Running: source ./EE4951_hls_veridw_3x3/solution1/directives.tcl
Execute     set_directive_top -name main_func main_func 
INFO: [HLS 200-1510] Running: set_directive_top -name main_func main_func 
Execute   csim_design -quiet 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO-FLOW: Running SLX 'csim' proc: ::SLX::run_csim
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     send_msg_by_id INFO @200-2036@%s debug 
INFO: [HLS 200-2036] Building debug C Simulation binaries
Execute     ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
Execute     source run_sim.tcl 
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 2.539 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 2.539 seconds; current allocated memory: 0.457 MB.
Command ap_source done; 4.145 sec.
Execute cleanup_all 
INFO-FLOW: Workspace F:/vivado_projects/EE4951_TaWork/EE4951_hls_veridw_3x3/solution1 opened at Sun Mar 24 13:45:01 -0500 2024
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xczu9eg-ffvb1156-2-e 
Execute       create_platform xczu9eg-ffvb1156-2-e -board  
DBG:HLSDevice: Trying to load device library: E:/Vivado/Vitis_HLS/2023.2\lib\win64.o\xv_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: E:/Vivado/Vivado/2023.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xczu9eg-ffvb1156-2-e'
Command       create_platform done; 1.169 sec.
Execute       source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute         source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute         source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute         source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute         source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute         source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute         source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 1.309 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1464@%s config_cosim -tool=xsim 
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
Execute     config_cosim -tool=xsim 
Command   open_solution done; 1.384 sec.
Execute   set_part xczu9eg-ffvb1156-2-e 
INFO: [HLS 200-1510] Running: set_part xczu9eg-ffvb1156-2-e 
Execute     create_platform xczu9eg-ffvb1156-2-e -board  
Command     create_platform done; 0.138 sec.
Execute     source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute       source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute       source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute       source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute       source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute       source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute       source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.271 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
Execute   source ./EE4951_hls_veridw_3x3/solution1/directives.tcl 
INFO: [HLS 200-1510] Running: source ./EE4951_hls_veridw_3x3/solution1/directives.tcl
Execute     set_directive_top -name main_func main_func 
INFO: [HLS 200-1510] Running: set_directive_top -name main_func main_func 
Execute   csim_design -quiet 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO-FLOW: Running SLX 'csim' proc: ::SLX::run_csim
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     send_msg_by_id INFO @200-2036@%s debug 
INFO: [HLS 200-2036] Building debug C Simulation binaries
Execute     ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
Execute     source run_sim.tcl 
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 3.145 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.145 seconds; current allocated memory: 0.543 MB.
Command ap_source done; 4.851 sec.
Execute cleanup_all 
INFO-FLOW: Workspace F:/vivado_projects/EE4951_TaWork/EE4951_hls_veridw_3x3/solution1 opened at Sun Mar 24 13:47:34 -0500 2024
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xczu9eg-ffvb1156-2-e 
Execute       create_platform xczu9eg-ffvb1156-2-e -board  
DBG:HLSDevice: Trying to load device library: E:/Vivado/Vitis_HLS/2023.2\lib\win64.o\xv_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: E:/Vivado/Vivado/2023.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xczu9eg-ffvb1156-2-e'
Command       create_platform done; 1.163 sec.
Execute       source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute         source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute         source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute         source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute         source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute         source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute         source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 1.256 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1464@%s config_cosim -tool=xsim 
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
Execute     config_cosim -tool=xsim 
Command   open_solution done; 1.328 sec.
Execute   set_part xczu9eg-ffvb1156-2-e 
INFO: [HLS 200-1510] Running: set_part xczu9eg-ffvb1156-2-e 
Execute     create_platform xczu9eg-ffvb1156-2-e -board  
Execute     source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute       source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute       source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute       source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute       source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute       source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute       source E:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.162 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
Execute   source ./EE4951_hls_veridw_3x3/solution1/directives.tcl 
INFO: [HLS 200-1510] Running: source ./EE4951_hls_veridw_3x3/solution1/directives.tcl
Execute     set_directive_top -name main_func main_func 
INFO: [HLS 200-1510] Running: set_directive_top -name main_func main_func 
Execute   csim_design -quiet 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO-FLOW: Running SLX 'csim' proc: ::SLX::run_csim
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     send_msg_by_id INFO @200-2036@%s debug 
INFO: [HLS 200-2036] Building debug C Simulation binaries
Execute     ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
Execute     source run_sim.tcl 
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 3.13 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 3.13 seconds; current allocated memory: 0.527 MB.
Command ap_source done; 4.656 sec.
Execute cleanup_all 
