<?xml version="1.0" encoding="UTF-8"?>
<probeData version="2" minor="2">
  <probeset name="EDA_PROBESET" active="true">
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="CORE_UUID" value="23E7D65A79BC59F7BC47406C1714DFAE"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value="100000000"/>
        <Option Id="HW_ILA" value="u_ila_0"/>
        <Option Id="PROBE_PORT" value="0"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="2"/>
      </probeOptions>
      <nets>
        <net name="cpu/state/io_cpu_state[1]"/>
        <net name="cpu/state/io_cpu_state[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="CORE_UUID" value="23E7D65A79BC59F7BC47406C1714DFAE"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value="100000000"/>
        <Option Id="HW_ILA" value="u_ila_0"/>
        <Option Id="PROBE_PORT" value="1"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="32"/>
      </probeOptions>
      <nets>
        <net name="cpu/memory/outRegisters/io_external_led_led[31]"/>
        <net name="cpu/memory/outRegisters/io_external_led_led[30]"/>
        <net name="cpu/memory/outRegisters/io_external_led_led[29]"/>
        <net name="cpu/memory/outRegisters/io_external_led_led[28]"/>
        <net name="cpu/memory/outRegisters/io_external_led_led[27]"/>
        <net name="cpu/memory/outRegisters/io_external_led_led[26]"/>
        <net name="cpu/memory/outRegisters/io_external_led_led[25]"/>
        <net name="cpu/memory/outRegisters/io_external_led_led[24]"/>
        <net name="cpu/memory/outRegisters/io_external_led_led[23]"/>
        <net name="cpu/memory/outRegisters/io_external_led_led[22]"/>
        <net name="cpu/memory/outRegisters/io_external_led_led[21]"/>
        <net name="cpu/memory/outRegisters/io_external_led_led[20]"/>
        <net name="cpu/memory/outRegisters/io_external_led_led[19]"/>
        <net name="cpu/memory/outRegisters/io_external_led_led[18]"/>
        <net name="cpu/memory/outRegisters/io_external_led_led[17]"/>
        <net name="cpu/memory/outRegisters/io_external_led_led[16]"/>
        <net name="cpu/memory/outRegisters/io_external_led_led[15]"/>
        <net name="cpu/memory/outRegisters/io_external_led_led[14]"/>
        <net name="cpu/memory/outRegisters/io_external_led_led[13]"/>
        <net name="cpu/memory/outRegisters/io_external_led_led[12]"/>
        <net name="cpu/memory/outRegisters/io_external_led_led[11]"/>
        <net name="cpu/memory/outRegisters/io_external_led_led[10]"/>
        <net name="cpu/memory/outRegisters/io_external_led_led[9]"/>
        <net name="cpu/memory/outRegisters/io_external_led_led[8]"/>
        <net name="cpu/memory/outRegisters/io_external_led_led[7]"/>
        <net name="cpu/memory/outRegisters/io_external_led_led[6]"/>
        <net name="cpu/memory/outRegisters/io_external_led_led[5]"/>
        <net name="cpu/memory/outRegisters/io_external_led_led[4]"/>
        <net name="cpu/memory/outRegisters/io_external_led_led[3]"/>
        <net name="cpu/memory/outRegisters/io_external_led_led[2]"/>
        <net name="cpu/memory/outRegisters/io_external_led_led[1]"/>
        <net name="cpu/memory/outRegisters/io_external_led_led[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="CORE_UUID" value="23E7D65A79BC59F7BC47406C1714DFAE"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value="100000000"/>
        <Option Id="HW_ILA" value="u_ila_0"/>
        <Option Id="PROBE_PORT" value="2"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="32"/>
      </probeOptions>
      <nets>
        <net name="cpu/memory/outRegisters/io_mem_write_data[31]"/>
        <net name="cpu/memory/outRegisters/io_mem_write_data[30]"/>
        <net name="cpu/memory/outRegisters/io_mem_write_data[29]"/>
        <net name="cpu/memory/outRegisters/io_mem_write_data[28]"/>
        <net name="cpu/memory/outRegisters/io_mem_write_data[27]"/>
        <net name="cpu/memory/outRegisters/io_mem_write_data[26]"/>
        <net name="cpu/memory/outRegisters/io_mem_write_data[25]"/>
        <net name="cpu/memory/outRegisters/io_mem_write_data[24]"/>
        <net name="cpu/memory/outRegisters/io_mem_write_data[23]"/>
        <net name="cpu/memory/outRegisters/io_mem_write_data[22]"/>
        <net name="cpu/memory/outRegisters/io_mem_write_data[21]"/>
        <net name="cpu/memory/outRegisters/io_mem_write_data[20]"/>
        <net name="cpu/memory/outRegisters/io_mem_write_data[19]"/>
        <net name="cpu/memory/outRegisters/io_mem_write_data[18]"/>
        <net name="cpu/memory/outRegisters/io_mem_write_data[17]"/>
        <net name="cpu/memory/outRegisters/io_mem_write_data[16]"/>
        <net name="cpu/memory/outRegisters/io_mem_write_data[15]"/>
        <net name="cpu/memory/outRegisters/io_mem_write_data[14]"/>
        <net name="cpu/memory/outRegisters/io_mem_write_data[13]"/>
        <net name="cpu/memory/outRegisters/io_mem_write_data[12]"/>
        <net name="cpu/memory/outRegisters/io_mem_write_data[11]"/>
        <net name="cpu/memory/outRegisters/io_mem_write_data[10]"/>
        <net name="cpu/memory/outRegisters/io_mem_write_data[9]"/>
        <net name="cpu/memory/outRegisters/io_mem_write_data[8]"/>
        <net name="cpu/memory/outRegisters/io_mem_write_data[7]"/>
        <net name="cpu/memory/outRegisters/io_mem_write_data[6]"/>
        <net name="cpu/memory/outRegisters/io_mem_write_data[5]"/>
        <net name="cpu/memory/outRegisters/io_mem_write_data[4]"/>
        <net name="cpu/memory/outRegisters/io_mem_write_data[3]"/>
        <net name="cpu/memory/outRegisters/io_mem_write_data[2]"/>
        <net name="cpu/memory/outRegisters/io_mem_write_data[1]"/>
        <net name="cpu/memory/outRegisters/io_mem_write_data[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="CORE_UUID" value="23E7D65A79BC59F7BC47406C1714DFAE"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value="100000000"/>
        <Option Id="HW_ILA" value="u_ila_0"/>
        <Option Id="PROBE_PORT" value="3"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="32"/>
      </probeOptions>
      <nets>
        <net name="cpu/memory/io_data_addr[31]"/>
        <net name="cpu/memory/io_data_addr[30]"/>
        <net name="cpu/memory/io_data_addr[29]"/>
        <net name="cpu/memory/io_data_addr[28]"/>
        <net name="cpu/memory/io_data_addr[27]"/>
        <net name="cpu/memory/io_data_addr[26]"/>
        <net name="cpu/memory/io_data_addr[25]"/>
        <net name="cpu/memory/io_data_addr[24]"/>
        <net name="cpu/memory/io_data_addr[23]"/>
        <net name="cpu/memory/io_data_addr[22]"/>
        <net name="cpu/memory/io_data_addr[21]"/>
        <net name="cpu/memory/io_data_addr[20]"/>
        <net name="cpu/memory/io_data_addr[19]"/>
        <net name="cpu/memory/io_data_addr[18]"/>
        <net name="cpu/memory/io_data_addr[17]"/>
        <net name="cpu/memory/io_data_addr[16]"/>
        <net name="cpu/memory/io_data_addr[15]"/>
        <net name="cpu/memory/io_data_addr[14]"/>
        <net name="cpu/memory/io_data_addr[13]"/>
        <net name="cpu/memory/io_data_addr[12]"/>
        <net name="cpu/memory/io_data_addr[11]"/>
        <net name="cpu/memory/io_data_addr[10]"/>
        <net name="cpu/memory/io_data_addr[9]"/>
        <net name="cpu/memory/io_data_addr[8]"/>
        <net name="cpu/memory/io_data_addr[7]"/>
        <net name="cpu/memory/io_data_addr[6]"/>
        <net name="cpu/memory/io_data_addr[5]"/>
        <net name="cpu/memory/io_data_addr[4]"/>
        <net name="cpu/memory/io_data_addr[3]"/>
        <net name="cpu/memory/io_data_addr[2]"/>
        <net name="cpu/memory/io_data_addr[1]"/>
        <net name="cpu/memory/io_data_addr[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="CORE_UUID" value="23E7D65A79BC59F7BC47406C1714DFAE"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value="100000000"/>
        <Option Id="HW_ILA" value="u_ila_0"/>
        <Option Id="PROBE_PORT" value="4"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="32"/>
      </probeOptions>
      <nets>
        <net name="cpu/memory/io_ins_addr[31]"/>
        <net name="cpu/memory/io_ins_addr[30]"/>
        <net name="cpu/memory/io_ins_addr[29]"/>
        <net name="cpu/memory/io_ins_addr[28]"/>
        <net name="cpu/memory/io_ins_addr[27]"/>
        <net name="cpu/memory/io_ins_addr[26]"/>
        <net name="cpu/memory/io_ins_addr[25]"/>
        <net name="cpu/memory/io_ins_addr[24]"/>
        <net name="cpu/memory/io_ins_addr[23]"/>
        <net name="cpu/memory/io_ins_addr[22]"/>
        <net name="cpu/memory/io_ins_addr[21]"/>
        <net name="cpu/memory/io_ins_addr[20]"/>
        <net name="cpu/memory/io_ins_addr[19]"/>
        <net name="cpu/memory/io_ins_addr[18]"/>
        <net name="cpu/memory/io_ins_addr[17]"/>
        <net name="cpu/memory/io_ins_addr[16]"/>
        <net name="cpu/memory/io_ins_addr[15]"/>
        <net name="cpu/memory/io_ins_addr[14]"/>
        <net name="cpu/memory/io_ins_addr[13]"/>
        <net name="cpu/memory/io_ins_addr[12]"/>
        <net name="cpu/memory/io_ins_addr[11]"/>
        <net name="cpu/memory/io_ins_addr[10]"/>
        <net name="cpu/memory/io_ins_addr[9]"/>
        <net name="cpu/memory/io_ins_addr[8]"/>
        <net name="cpu/memory/io_ins_addr[7]"/>
        <net name="cpu/memory/io_ins_addr[6]"/>
        <net name="cpu/memory/io_ins_addr[5]"/>
        <net name="cpu/memory/io_ins_addr[4]"/>
        <net name="cpu/memory/io_ins_addr[3]"/>
        <net name="cpu/memory/io_ins_addr[2]"/>
        <net name="cpu/memory/io_ins_addr[1]"/>
        <net name="cpu/memory/io_ins_addr[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="CORE_UUID" value="23E7D65A79BC59F7BC47406C1714DFAE"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value="100000000"/>
        <Option Id="HW_ILA" value="u_ila_0"/>
        <Option Id="PROBE_PORT" value="5"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="32"/>
      </probeOptions>
      <nets>
        <net name="cpu/memory/io_ins_out[31]"/>
        <net name="cpu/memory/io_ins_out[30]"/>
        <net name="cpu/memory/io_ins_out[29]"/>
        <net name="cpu/memory/io_ins_out[28]"/>
        <net name="cpu/memory/io_ins_out[27]"/>
        <net name="cpu/memory/io_ins_out[26]"/>
        <net name="cpu/memory/io_ins_out[25]"/>
        <net name="cpu/memory/io_ins_out[24]"/>
        <net name="cpu/memory/io_ins_out[23]"/>
        <net name="cpu/memory/io_ins_out[22]"/>
        <net name="cpu/memory/io_ins_out[21]"/>
        <net name="cpu/memory/io_ins_out[20]"/>
        <net name="cpu/memory/io_ins_out[19]"/>
        <net name="cpu/memory/io_ins_out[18]"/>
        <net name="cpu/memory/io_ins_out[17]"/>
        <net name="cpu/memory/io_ins_out[16]"/>
        <net name="cpu/memory/io_ins_out[15]"/>
        <net name="cpu/memory/io_ins_out[14]"/>
        <net name="cpu/memory/io_ins_out[13]"/>
        <net name="cpu/memory/io_ins_out[12]"/>
        <net name="cpu/memory/io_ins_out[11]"/>
        <net name="cpu/memory/io_ins_out[10]"/>
        <net name="cpu/memory/io_ins_out[9]"/>
        <net name="cpu/memory/io_ins_out[8]"/>
        <net name="cpu/memory/io_ins_out[7]"/>
        <net name="cpu/memory/io_ins_out[6]"/>
        <net name="cpu/memory/io_ins_out[5]"/>
        <net name="cpu/memory/io_ins_out[4]"/>
        <net name="cpu/memory/io_ins_out[3]"/>
        <net name="cpu/memory/io_ins_out[2]"/>
        <net name="cpu/memory/io_ins_out[1]"/>
        <net name="cpu/memory/io_ins_out[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="CORE_UUID" value="23E7D65A79BC59F7BC47406C1714DFAE"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value="100000000"/>
        <Option Id="HW_ILA" value="u_ila_0"/>
        <Option Id="PROBE_PORT" value="6"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="32"/>
      </probeOptions>
      <nets>
        <net name="cpu/memory/io_data_write[31]"/>
        <net name="cpu/memory/io_data_write[30]"/>
        <net name="cpu/memory/io_data_write[29]"/>
        <net name="cpu/memory/io_data_write[28]"/>
        <net name="cpu/memory/io_data_write[27]"/>
        <net name="cpu/memory/io_data_write[26]"/>
        <net name="cpu/memory/io_data_write[25]"/>
        <net name="cpu/memory/io_data_write[24]"/>
        <net name="cpu/memory/io_data_write[23]"/>
        <net name="cpu/memory/io_data_write[22]"/>
        <net name="cpu/memory/io_data_write[21]"/>
        <net name="cpu/memory/io_data_write[20]"/>
        <net name="cpu/memory/io_data_write[19]"/>
        <net name="cpu/memory/io_data_write[18]"/>
        <net name="cpu/memory/io_data_write[17]"/>
        <net name="cpu/memory/io_data_write[16]"/>
        <net name="cpu/memory/io_data_write[15]"/>
        <net name="cpu/memory/io_data_write[14]"/>
        <net name="cpu/memory/io_data_write[13]"/>
        <net name="cpu/memory/io_data_write[12]"/>
        <net name="cpu/memory/io_data_write[11]"/>
        <net name="cpu/memory/io_data_write[10]"/>
        <net name="cpu/memory/io_data_write[9]"/>
        <net name="cpu/memory/io_data_write[8]"/>
        <net name="cpu/memory/io_data_write[7]"/>
        <net name="cpu/memory/io_data_write[6]"/>
        <net name="cpu/memory/io_data_write[5]"/>
        <net name="cpu/memory/io_data_write[4]"/>
        <net name="cpu/memory/io_data_write[3]"/>
        <net name="cpu/memory/io_data_write[2]"/>
        <net name="cpu/memory/io_data_write[1]"/>
        <net name="cpu/memory/io_data_write[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="CORE_UUID" value="23E7D65A79BC59F7BC47406C1714DFAE"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value="100000000"/>
        <Option Id="HW_ILA" value="u_ila_0"/>
        <Option Id="PROBE_PORT" value="7"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="32"/>
      </probeOptions>
      <nets>
        <net name="cpu/pc/io_addr[31]"/>
        <net name="cpu/pc/io_addr[30]"/>
        <net name="cpu/pc/io_addr[29]"/>
        <net name="cpu/pc/io_addr[28]"/>
        <net name="cpu/pc/io_addr[27]"/>
        <net name="cpu/pc/io_addr[26]"/>
        <net name="cpu/pc/io_addr[25]"/>
        <net name="cpu/pc/io_addr[24]"/>
        <net name="cpu/pc/io_addr[23]"/>
        <net name="cpu/pc/io_addr[22]"/>
        <net name="cpu/pc/io_addr[21]"/>
        <net name="cpu/pc/io_addr[20]"/>
        <net name="cpu/pc/io_addr[19]"/>
        <net name="cpu/pc/io_addr[18]"/>
        <net name="cpu/pc/io_addr[17]"/>
        <net name="cpu/pc/io_addr[16]"/>
        <net name="cpu/pc/io_addr[15]"/>
        <net name="cpu/pc/io_addr[14]"/>
        <net name="cpu/pc/io_addr[13]"/>
        <net name="cpu/pc/io_addr[12]"/>
        <net name="cpu/pc/io_addr[11]"/>
        <net name="cpu/pc/io_addr[10]"/>
        <net name="cpu/pc/io_addr[9]"/>
        <net name="cpu/pc/io_addr[8]"/>
        <net name="cpu/pc/io_addr[7]"/>
        <net name="cpu/pc/io_addr[6]"/>
        <net name="cpu/pc/io_addr[5]"/>
        <net name="cpu/pc/io_addr[4]"/>
        <net name="cpu/pc/io_addr[3]"/>
        <net name="cpu/pc/io_addr[2]"/>
        <net name="cpu/pc/io_addr[1]"/>
        <net name="cpu/pc/io_addr[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="CORE_UUID" value="23E7D65A79BC59F7BC47406C1714DFAE"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value="100000000"/>
        <Option Id="HW_ILA" value="u_ila_0"/>
        <Option Id="PROBE_PORT" value="8"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="32"/>
      </probeOptions>
      <nets>
        <net name="cpu/regs/io_rs2_val[31]"/>
        <net name="cpu/regs/io_rs2_val[30]"/>
        <net name="cpu/regs/io_rs2_val[29]"/>
        <net name="cpu/regs/io_rs2_val[28]"/>
        <net name="cpu/regs/io_rs2_val[27]"/>
        <net name="cpu/regs/io_rs2_val[26]"/>
        <net name="cpu/regs/io_rs2_val[25]"/>
        <net name="cpu/regs/io_rs2_val[24]"/>
        <net name="cpu/regs/io_rs2_val[23]"/>
        <net name="cpu/regs/io_rs2_val[22]"/>
        <net name="cpu/regs/io_rs2_val[21]"/>
        <net name="cpu/regs/io_rs2_val[20]"/>
        <net name="cpu/regs/io_rs2_val[19]"/>
        <net name="cpu/regs/io_rs2_val[18]"/>
        <net name="cpu/regs/io_rs2_val[17]"/>
        <net name="cpu/regs/io_rs2_val[16]"/>
        <net name="cpu/regs/io_rs2_val[15]"/>
        <net name="cpu/regs/io_rs2_val[14]"/>
        <net name="cpu/regs/io_rs2_val[13]"/>
        <net name="cpu/regs/io_rs2_val[12]"/>
        <net name="cpu/regs/io_rs2_val[11]"/>
        <net name="cpu/regs/io_rs2_val[10]"/>
        <net name="cpu/regs/io_rs2_val[9]"/>
        <net name="cpu/regs/io_rs2_val[8]"/>
        <net name="cpu/regs/io_rs2_val[7]"/>
        <net name="cpu/regs/io_rs2_val[6]"/>
        <net name="cpu/regs/io_rs2_val[5]"/>
        <net name="cpu/regs/io_rs2_val[4]"/>
        <net name="cpu/regs/io_rs2_val[3]"/>
        <net name="cpu/regs/io_rs2_val[2]"/>
        <net name="cpu/regs/io_rs2_val[1]"/>
        <net name="cpu/regs/io_rs2_val[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="CORE_UUID" value="23E7D65A79BC59F7BC47406C1714DFAE"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value="100000000"/>
        <Option Id="HW_ILA" value="u_ila_0"/>
        <Option Id="PROBE_PORT" value="9"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="32"/>
      </probeOptions>
      <nets>
        <net name="cpu/regs/io_rs1_val[31]"/>
        <net name="cpu/regs/io_rs1_val[30]"/>
        <net name="cpu/regs/io_rs1_val[29]"/>
        <net name="cpu/regs/io_rs1_val[28]"/>
        <net name="cpu/regs/io_rs1_val[27]"/>
        <net name="cpu/regs/io_rs1_val[26]"/>
        <net name="cpu/regs/io_rs1_val[25]"/>
        <net name="cpu/regs/io_rs1_val[24]"/>
        <net name="cpu/regs/io_rs1_val[23]"/>
        <net name="cpu/regs/io_rs1_val[22]"/>
        <net name="cpu/regs/io_rs1_val[21]"/>
        <net name="cpu/regs/io_rs1_val[20]"/>
        <net name="cpu/regs/io_rs1_val[19]"/>
        <net name="cpu/regs/io_rs1_val[18]"/>
        <net name="cpu/regs/io_rs1_val[17]"/>
        <net name="cpu/regs/io_rs1_val[16]"/>
        <net name="cpu/regs/io_rs1_val[15]"/>
        <net name="cpu/regs/io_rs1_val[14]"/>
        <net name="cpu/regs/io_rs1_val[13]"/>
        <net name="cpu/regs/io_rs1_val[12]"/>
        <net name="cpu/regs/io_rs1_val[11]"/>
        <net name="cpu/regs/io_rs1_val[10]"/>
        <net name="cpu/regs/io_rs1_val[9]"/>
        <net name="cpu/regs/io_rs1_val[8]"/>
        <net name="cpu/regs/io_rs1_val[7]"/>
        <net name="cpu/regs/io_rs1_val[6]"/>
        <net name="cpu/regs/io_rs1_val[5]"/>
        <net name="cpu/regs/io_rs1_val[4]"/>
        <net name="cpu/regs/io_rs1_val[3]"/>
        <net name="cpu/regs/io_rs1_val[2]"/>
        <net name="cpu/regs/io_rs1_val[1]"/>
        <net name="cpu/regs/io_rs1_val[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="CORE_UUID" value="23E7D65A79BC59F7BC47406C1714DFAE"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value="100000000"/>
        <Option Id="HW_ILA" value="u_ila_0"/>
        <Option Id="PROBE_PORT" value="10"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="cpu/memory/outRegisters/io_mem_write"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="CORE_UUID" value="23E7D65A79BC59F7BC47406C1714DFAE"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value="100000000"/>
        <Option Id="HW_ILA" value="u_ila_0"/>
        <Option Id="PROBE_PORT" value="11"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="cpu/memory/io_write_data"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:1"/>
        <Option Id="CORE_UUID" value="3B505A030738513C98471D25F5B1F848"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value="100000000"/>
        <Option Id="HW_ILA" value="u_ila_1"/>
        <Option Id="PROBE_PORT" value="0"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="clockSeparator_reset"/>
      </nets>
    </probe>
  </probeset>
</probeData>
