0.6
2019.2
Nov  6 2019
21:57:16
D:/Github/methane/methane_fpga/chisel/output/ADSR.sv,1691414190,systemVerilog,,D:/Github/methane/methane_fpga/methane_fpga.srcs/sources_1/new/I2S.sv,,ADSR,,,../../../../methane_fpga.srcs/sources_1/ip/clk_wiz_0,,,,,
D:/Github/methane/methane_fpga/chisel/output/MidiProc.sv,1691414190,systemVerilog,,D:/Github/methane/methane_fpga/chisel/output/Oscillator.sv,,MidiProc;UART_rx,,,../../../../methane_fpga.srcs/sources_1/ip/clk_wiz_0,,,,,
D:/Github/methane/methane_fpga/chisel/output/Oscillator.sv,1691414190,systemVerilog,,D:/Github/methane/methane_fpga/methane_fpga.srcs/sources_1/new/Top.sv,,Oscillator,,,../../../../methane_fpga.srcs/sources_1/ip/clk_wiz_0,,,,,
D:/Github/methane/methane_fpga/chisel/output/UART_tx.sv,1691414190,systemVerilog,,D:/Github/methane/methane_fpga/chisel/output/VCA.sv,,UART_tx,,,../../../../methane_fpga.srcs/sources_1/ip/clk_wiz_0,,,,,
D:/Github/methane/methane_fpga/chisel/output/VCA.sv,1691414190,systemVerilog,,D:/Github/methane/methane_fpga/methane_fpga.srcs/sim_1/new/Top_tb.sv,,VCA,,,../../../../methane_fpga.srcs/sources_1/ip/clk_wiz_0,,,,,
D:/Github/methane/methane_fpga/methane_fpga.sim/sim_1/behav/xsim/glbl.v,1691060557,verilog,,,,glbl,,,,,,,,
D:/Github/methane/methane_fpga/methane_fpga.srcs/sim_1/new/Top_tb.sv,1691415925,systemVerilog,,,,Top_tb,,,../../../../methane_fpga.srcs/sources_1/ip/clk_wiz_0,,,,,
D:/Github/methane/methane_fpga/methane_fpga.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.v,1691060557,verilog,,,,clk_wiz_0,,,../../../../methane_fpga.srcs/sources_1/ip/clk_wiz_0,,,,,
D:/Github/methane/methane_fpga/methane_fpga.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v,1691060557,verilog,,D:/Github/methane/methane_fpga/methane_fpga.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.v,,clk_wiz_0_clk_wiz,,,../../../../methane_fpga.srcs/sources_1/ip/clk_wiz_0,,,,,
D:/Github/methane/methane_fpga/methane_fpga.srcs/sources_1/new/I2S.sv,1691060557,systemVerilog,,D:/Github/methane/methane_fpga/chisel/output/MidiProc.sv,,I2S,,,../../../../methane_fpga.srcs/sources_1/ip/clk_wiz_0,,,,,
D:/Github/methane/methane_fpga/methane_fpga.srcs/sources_1/new/Top.sv,1691415500,systemVerilog,,D:/Github/methane/methane_fpga/chisel/output/UART_tx.sv,,Top,,,../../../../methane_fpga.srcs/sources_1/ip/clk_wiz_0,,,,,
