#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\va_math.vpi";
S_00000195d92178d0 .scope module, "PipeLine_sim" "PipeLine_sim" 2 45;
 .timescale 0 0;
v00000195d92aebe0_0 .net "PC", 31 0, L_00000195d932ecc0;  1 drivers
v00000195d92aedc0_0 .net "cycles_consumed", 31 0, v00000195d92b0620_0;  1 drivers
v00000195d92afa40_0 .var "input_clk", 0 0;
v00000195d92af180_0 .var "rst", 0 0;
S_00000195d9049f80 .scope module, "cpu" "PL_CPU" 2 51, 3 2 0, S_00000195d92178d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "PC";
    .port_info 1 /INPUT 1 "input_clk";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 32 "cycles_consumed";
L_00000195d91ec000 .functor NOR 1, v00000195d92afa40_0, v00000195d929cea0_0, C4<0>, C4<0>;
L_00000195d91ed0a0 .functor AND 1, v00000195d927fb40_0, v00000195d927faa0_0, C4<1>, C4<1>;
L_00000195d91eb6d0 .functor AND 1, L_00000195d91ed0a0, L_00000195d92af400, C4<1>, C4<1>;
L_00000195d91ec700 .functor AND 1, v00000195d92704c0_0, v00000195d9270060_0, C4<1>, C4<1>;
L_00000195d91ebb30 .functor AND 1, L_00000195d91ec700, L_00000195d92afea0, C4<1>, C4<1>;
L_00000195d91ecbd0 .functor AND 1, v00000195d929c5e0_0, v00000195d929c400_0, C4<1>, C4<1>;
L_00000195d91ebba0 .functor AND 1, L_00000195d91ecbd0, L_00000195d92af5e0, C4<1>, C4<1>;
L_00000195d91ec8c0 .functor AND 1, v00000195d927fb40_0, v00000195d927faa0_0, C4<1>, C4<1>;
L_00000195d91eb740 .functor AND 1, L_00000195d91ec8c0, L_00000195d92afb80, C4<1>, C4<1>;
L_00000195d91ec9a0 .functor AND 1, v00000195d92704c0_0, v00000195d9270060_0, C4<1>, C4<1>;
L_00000195d91eccb0 .functor AND 1, L_00000195d91ec9a0, L_00000195d92afc20, C4<1>, C4<1>;
L_00000195d91ecd20 .functor AND 1, v00000195d929c5e0_0, v00000195d929c400_0, C4<1>, C4<1>;
L_00000195d91ebeb0 .functor AND 1, L_00000195d91ecd20, L_00000195d92b1340, C4<1>, C4<1>;
L_00000195d92b5300 .functor NOT 1, L_00000195d91ec000, C4<0>, C4<0>, C4<0>;
L_00000195d92b5920 .functor NOT 1, L_00000195d91ec000, C4<0>, C4<0>, C4<0>;
L_00000195d931a7b0 .functor NOT 1, L_00000195d91ec000, C4<0>, C4<0>, C4<0>;
L_00000195d931be00 .functor NOT 1, L_00000195d91ec000, C4<0>, C4<0>, C4<0>;
L_00000195d931be70 .functor NOT 1, L_00000195d91ec000, C4<0>, C4<0>, C4<0>;
L_00000195d932ecc0 .functor BUFZ 32, v00000195d9299840_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000195d929d260_0 .net "EX1_ALU_OPER1", 31 0, L_00000195d92b5df0;  1 drivers
v00000195d929d300_0 .net "EX1_ALU_OPER2", 31 0, L_00000195d931b310;  1 drivers
v00000195d929d4e0_0 .net "EX1_PC", 31 0, v00000195d927eec0_0;  1 drivers
v00000195d929d800_0 .net "EX1_PFC", 31 0, v00000195d927d020_0;  1 drivers
v00000195d929d620_0 .net "EX1_PFC_to_IF", 31 0, L_00000195d92ac520;  1 drivers
v00000195d929d6c0_0 .net "EX1_forward_to_B", 31 0, v00000195d927d8e0_0;  1 drivers
v00000195d929d760_0 .net "EX1_is_beq", 0 0, v00000195d927df20_0;  1 drivers
v00000195d9298080_0 .net "EX1_is_bne", 0 0, v00000195d927ce40_0;  1 drivers
v00000195d9297b80_0 .net "EX1_is_jal", 0 0, v00000195d927d700_0;  1 drivers
v00000195d9297680_0 .net "EX1_is_jr", 0 0, v00000195d927dde0_0;  1 drivers
v00000195d92975e0_0 .net "EX1_is_oper2_immed", 0 0, v00000195d927e920_0;  1 drivers
v00000195d9297fe0_0 .net "EX1_memread", 0 0, v00000195d927dfc0_0;  1 drivers
v00000195d9297720_0 .net "EX1_memwrite", 0 0, v00000195d927d480_0;  1 drivers
v00000195d92965a0_0 .net "EX1_opcode", 11 0, v00000195d927cee0_0;  1 drivers
v00000195d9297400_0 .net "EX1_predicted", 0 0, v00000195d927e060_0;  1 drivers
v00000195d9296820_0 .net "EX1_rd_ind", 4 0, v00000195d927dac0_0;  1 drivers
v00000195d9297ae0_0 .net "EX1_rd_indzero", 0 0, v00000195d927eb00_0;  1 drivers
v00000195d92960a0_0 .net "EX1_regwrite", 0 0, v00000195d927d2a0_0;  1 drivers
v00000195d9297360_0 .net "EX1_rs1", 31 0, v00000195d927d340_0;  1 drivers
v00000195d9295920_0 .net "EX1_rs1_ind", 4 0, v00000195d927d3e0_0;  1 drivers
v00000195d9295ba0_0 .net "EX1_rs2", 31 0, v00000195d927d520_0;  1 drivers
v00000195d92977c0_0 .net "EX1_rs2_ind", 4 0, v00000195d927d7a0_0;  1 drivers
v00000195d92966e0_0 .net "EX1_rs2_out", 31 0, L_00000195d931b0e0;  1 drivers
v00000195d9296a00_0 .net "EX2_ALU_OPER1", 31 0, v00000195d927f000_0;  1 drivers
v00000195d9297f40_0 .net "EX2_ALU_OPER2", 31 0, v00000195d927f960_0;  1 drivers
v00000195d9295ec0_0 .net "EX2_ALU_OUT", 31 0, L_00000195d92acca0;  1 drivers
v00000195d9297e00_0 .net "EX2_PC", 31 0, v00000195d927fbe0_0;  1 drivers
v00000195d9296aa0_0 .net "EX2_PFC_to_IF", 31 0, v00000195d927f0a0_0;  1 drivers
v00000195d92979a0_0 .net "EX2_forward_to_B", 31 0, v00000195d927fa00_0;  1 drivers
v00000195d92974a0_0 .net "EX2_is_beq", 0 0, v00000195d927f8c0_0;  1 drivers
v00000195d9297c20_0 .net "EX2_is_bne", 0 0, v00000195d927f140_0;  1 drivers
v00000195d9296140_0 .net "EX2_is_jal", 0 0, v00000195d927f1e0_0;  1 drivers
v00000195d9295a60_0 .net "EX2_is_jr", 0 0, v00000195d927f280_0;  1 drivers
v00000195d9296b40_0 .net "EX2_is_oper2_immed", 0 0, v00000195d927fd20_0;  1 drivers
v00000195d9296640_0 .net "EX2_memread", 0 0, v00000195d927f3c0_0;  1 drivers
v00000195d9297040_0 .net "EX2_memwrite", 0 0, v00000195d927f820_0;  1 drivers
v00000195d9296000_0 .net "EX2_opcode", 11 0, v00000195d927f460_0;  1 drivers
v00000195d92959c0_0 .net "EX2_predicted", 0 0, v00000195d927f500_0;  1 drivers
v00000195d92968c0_0 .net "EX2_rd_ind", 4 0, v00000195d927f5a0_0;  1 drivers
v00000195d9297a40_0 .net "EX2_rd_indzero", 0 0, v00000195d927faa0_0;  1 drivers
v00000195d92970e0_0 .net "EX2_regwrite", 0 0, v00000195d927fb40_0;  1 drivers
v00000195d92972c0_0 .net "EX2_rs1", 31 0, v00000195d927fc80_0;  1 drivers
v00000195d9295b00_0 .net "EX2_rs1_ind", 4 0, v00000195d927fe60_0;  1 drivers
v00000195d9296780_0 .net "EX2_rs2_ind", 4 0, v00000195d927ffa0_0;  1 drivers
v00000195d9296be0_0 .net "EX2_rs2_out", 31 0, v00000195d9287fd0_0;  1 drivers
v00000195d9297cc0_0 .net "ID_INST", 31 0, v00000195d9283ed0_0;  1 drivers
v00000195d9296320_0 .net "ID_PC", 31 0, v00000195d9299ca0_0;  1 drivers
v00000195d92961e0_0 .net "ID_PFC_to_EX", 31 0, L_00000195d92b1020;  1 drivers
v00000195d9296460_0 .net "ID_PFC_to_IF", 31 0, L_00000195d92b17a0;  1 drivers
v00000195d9296c80_0 .net "ID_forward_to_B", 31 0, L_00000195d92b2d80;  1 drivers
v00000195d9296960_0 .net "ID_is_beq", 0 0, L_00000195d92b30a0;  1 drivers
v00000195d92963c0_0 .net "ID_is_bne", 0 0, L_00000195d92b31e0;  1 drivers
v00000195d9296280_0 .net "ID_is_j", 0 0, L_00000195d92b3960;  1 drivers
v00000195d9296e60_0 .net "ID_is_jal", 0 0, L_00000195d92b3be0;  1 drivers
v00000195d9296500_0 .net "ID_is_jr", 0 0, L_00000195d92b3780;  1 drivers
v00000195d9295c40_0 .net "ID_is_oper2_immed", 0 0, L_00000195d92b57d0;  1 drivers
v00000195d9295ce0_0 .net "ID_memread", 0 0, L_00000195d92b3a00;  1 drivers
v00000195d9297860_0 .net "ID_memwrite", 0 0, L_00000195d92b3dc0;  1 drivers
v00000195d9295d80_0 .net "ID_opcode", 11 0, v00000195d9299a20_0;  1 drivers
v00000195d9295e20_0 .net "ID_predicted", 0 0, v00000195d9286270_0;  1 drivers
v00000195d9297900_0 .net "ID_rd_ind", 4 0, v00000195d92990c0_0;  1 drivers
v00000195d9296d20_0 .net "ID_regwrite", 0 0, L_00000195d92b3d20;  1 drivers
v00000195d9296dc0_0 .net "ID_rs1", 31 0, v00000195d9283890_0;  1 drivers
v00000195d9295f60_0 .net "ID_rs1_ind", 4 0, v00000195d9298bc0_0;  1 drivers
v00000195d9296f00_0 .net "ID_rs2", 31 0, v00000195d9283750_0;  1 drivers
v00000195d9297180_0 .net "ID_rs2_ind", 4 0, v00000195d9299480_0;  1 drivers
v00000195d9296fa0_0 .net "IF_INST", 31 0, L_00000195d92b58b0;  1 drivers
v00000195d9297220_0 .net "IF_pc", 31 0, v00000195d9299840_0;  1 drivers
v00000195d9297540_0 .net "MEM_ALU_OUT", 31 0, v00000195d926fca0_0;  1 drivers
v00000195d9297d60_0 .net "MEM_Data_mem_out", 31 0, v00000195d929bbe0_0;  1 drivers
v00000195d9297ea0_0 .net "MEM_memread", 0 0, v00000195d926ff20_0;  1 drivers
v00000195d92b0bc0_0 .net "MEM_memwrite", 0 0, v00000195d9270380_0;  1 drivers
v00000195d92b0d00_0 .net "MEM_opcode", 11 0, v00000195d9270a60_0;  1 drivers
v00000195d92b0300_0 .net "MEM_rd_ind", 4 0, v00000195d926fc00_0;  1 drivers
v00000195d92af040_0 .net "MEM_rd_indzero", 0 0, v00000195d9270060_0;  1 drivers
v00000195d92b0c60_0 .net "MEM_regwrite", 0 0, v00000195d92704c0_0;  1 drivers
v00000195d92b0b20_0 .net "MEM_rs2", 31 0, v00000195d9270420_0;  1 drivers
v00000195d92b0580_0 .net "PC", 31 0, L_00000195d932ecc0;  alias, 1 drivers
v00000195d92ae960_0 .net "STALL_ID1_FLUSH", 0 0, v00000195d92872b0_0;  1 drivers
v00000195d92aff40_0 .net "STALL_ID2_FLUSH", 0 0, v00000195d9287670_0;  1 drivers
v00000195d92ae820_0 .net "STALL_IF_FLUSH", 0 0, v00000195d9288b10_0;  1 drivers
v00000195d92af2c0_0 .net "WB_ALU_OUT", 31 0, v00000195d929c220_0;  1 drivers
v00000195d92b0120_0 .net "WB_Data_mem_out", 31 0, v00000195d929cb80_0;  1 drivers
v00000195d92aef00_0 .net "WB_memread", 0 0, v00000195d929c540_0;  1 drivers
v00000195d92af220_0 .net "WB_rd_ind", 4 0, v00000195d929b460_0;  1 drivers
v00000195d92b04e0_0 .net "WB_rd_indzero", 0 0, v00000195d929c400_0;  1 drivers
v00000195d92b0e40_0 .net "WB_regwrite", 0 0, v00000195d929c5e0_0;  1 drivers
v00000195d92aeaa0_0 .net "Wrong_prediction", 0 0, L_00000195d931bc40;  1 drivers
v00000195d92b0940_0 .net *"_ivl_1", 0 0, L_00000195d91ed0a0;  1 drivers
v00000195d92af680_0 .net *"_ivl_13", 0 0, L_00000195d91ecbd0;  1 drivers
v00000195d92b03a0_0 .net *"_ivl_14", 0 0, L_00000195d92af5e0;  1 drivers
v00000195d92b0a80_0 .net *"_ivl_19", 0 0, L_00000195d91ec8c0;  1 drivers
v00000195d92af720_0 .net *"_ivl_2", 0 0, L_00000195d92af400;  1 drivers
v00000195d92af4a0_0 .net *"_ivl_20", 0 0, L_00000195d92afb80;  1 drivers
v00000195d92afd60_0 .net *"_ivl_25", 0 0, L_00000195d91ec9a0;  1 drivers
v00000195d92af540_0 .net *"_ivl_26", 0 0, L_00000195d92afc20;  1 drivers
v00000195d92aed20_0 .net *"_ivl_31", 0 0, L_00000195d91ecd20;  1 drivers
v00000195d92b08a0_0 .net *"_ivl_32", 0 0, L_00000195d92b1340;  1 drivers
v00000195d92af360_0 .net *"_ivl_40", 31 0, L_00000195d92b3c80;  1 drivers
L_00000195d92d0c58 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000195d92b01c0_0 .net *"_ivl_43", 26 0, L_00000195d92d0c58;  1 drivers
L_00000195d92d0ca0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000195d92ae6e0_0 .net/2u *"_ivl_44", 31 0, L_00000195d92d0ca0;  1 drivers
v00000195d92af7c0_0 .net *"_ivl_52", 31 0, L_00000195d93219b0;  1 drivers
L_00000195d92d0d30 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000195d92aee60_0 .net *"_ivl_55", 26 0, L_00000195d92d0d30;  1 drivers
L_00000195d92d0d78 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000195d92af860_0 .net/2u *"_ivl_56", 31 0, L_00000195d92d0d78;  1 drivers
v00000195d92b0da0_0 .net *"_ivl_7", 0 0, L_00000195d91ec700;  1 drivers
v00000195d92af9a0_0 .net *"_ivl_8", 0 0, L_00000195d92afea0;  1 drivers
v00000195d92b0080_0 .net "alu_selA", 1 0, L_00000195d92afae0;  1 drivers
v00000195d92affe0_0 .net "alu_selB", 1 0, L_00000195d92b0ee0;  1 drivers
v00000195d92b0260_0 .net "clk", 0 0, L_00000195d91ec000;  1 drivers
v00000195d92b0620_0 .var "cycles_consumed", 31 0;
v00000195d92b0440_0 .net "exhaz", 0 0, L_00000195d91ebb30;  1 drivers
v00000195d92afe00_0 .net "exhaz2", 0 0, L_00000195d91eccb0;  1 drivers
v00000195d92b0760_0 .net "hlt", 0 0, v00000195d929cea0_0;  1 drivers
v00000195d92af900_0 .net "idhaz", 0 0, L_00000195d91eb6d0;  1 drivers
v00000195d92aefa0_0 .net "idhaz2", 0 0, L_00000195d91eb740;  1 drivers
v00000195d92af0e0_0 .net "if_id_write", 0 0, v00000195d9288a70_0;  1 drivers
v00000195d92b06c0_0 .net "input_clk", 0 0, v00000195d92afa40_0;  1 drivers
v00000195d92aec80_0 .net "is_branch_and_taken", 0 0, L_00000195d92b4420;  1 drivers
v00000195d92aea00_0 .net "memhaz", 0 0, L_00000195d91ebba0;  1 drivers
v00000195d92aeb40_0 .net "memhaz2", 0 0, L_00000195d91ebeb0;  1 drivers
v00000195d92afcc0_0 .net "pc_src", 2 0, L_00000195d92b27e0;  1 drivers
v00000195d92ae780_0 .net "pc_write", 0 0, v00000195d9289150_0;  1 drivers
v00000195d92b0800_0 .net "rst", 0 0, v00000195d92af180_0;  1 drivers
v00000195d92b09e0_0 .net "store_rs2_forward", 1 0, L_00000195d92b18e0;  1 drivers
v00000195d92ae8c0_0 .net "wdata_to_reg_file", 31 0, L_00000195d931bd20;  1 drivers
E_00000195d9209810/0 .event negedge, v00000195d92869f0_0;
E_00000195d9209810/1 .event posedge, v00000195d92706a0_0;
E_00000195d9209810 .event/or E_00000195d9209810/0, E_00000195d9209810/1;
L_00000195d92af400 .cmp/eq 5, v00000195d927f5a0_0, v00000195d927d3e0_0;
L_00000195d92afea0 .cmp/eq 5, v00000195d926fc00_0, v00000195d927d3e0_0;
L_00000195d92af5e0 .cmp/eq 5, v00000195d929b460_0, v00000195d927d3e0_0;
L_00000195d92afb80 .cmp/eq 5, v00000195d927f5a0_0, v00000195d927d7a0_0;
L_00000195d92afc20 .cmp/eq 5, v00000195d926fc00_0, v00000195d927d7a0_0;
L_00000195d92b1340 .cmp/eq 5, v00000195d929b460_0, v00000195d927d7a0_0;
L_00000195d92b3c80 .concat [ 5 27 0 0], v00000195d92990c0_0, L_00000195d92d0c58;
L_00000195d92ae280 .cmp/ne 32, L_00000195d92b3c80, L_00000195d92d0ca0;
L_00000195d93219b0 .concat [ 5 27 0 0], v00000195d927f5a0_0, L_00000195d92d0d30;
L_00000195d9321a50 .cmp/ne 32, L_00000195d93219b0, L_00000195d92d0d78;
S_00000195d90596a0 .scope module, "FA" "forwardA" 3 69, 4 1 0, S_00000195d9049f80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "idhaz";
    .port_info 1 /INPUT 1 "exhaz";
    .port_info 2 /INPUT 1 "memhaz";
    .port_info 3 /OUTPUT 2 "alu_selA";
L_00000195d91ed030 .functor NOT 1, L_00000195d91ebb30, C4<0>, C4<0>, C4<0>;
L_00000195d91ec7e0 .functor AND 1, L_00000195d91ebba0, L_00000195d91ed030, C4<1>, C4<1>;
L_00000195d91ecc40 .functor OR 1, L_00000195d91eb6d0, L_00000195d91ec7e0, C4<0>, C4<0>;
L_00000195d91ebd60 .functor OR 1, L_00000195d91eb6d0, L_00000195d91ebb30, C4<0>, C4<0>;
v00000195d9206fe0_0 .net *"_ivl_12", 0 0, L_00000195d91ebd60;  1 drivers
v00000195d9206900_0 .net *"_ivl_2", 0 0, L_00000195d91ed030;  1 drivers
v00000195d9206360_0 .net *"_ivl_5", 0 0, L_00000195d91ec7e0;  1 drivers
v00000195d92069a0_0 .net *"_ivl_7", 0 0, L_00000195d91ecc40;  1 drivers
v00000195d92074e0_0 .net "alu_selA", 1 0, L_00000195d92afae0;  alias, 1 drivers
v00000195d9205fa0_0 .net "exhaz", 0 0, L_00000195d91ebb30;  alias, 1 drivers
v00000195d9207080_0 .net "idhaz", 0 0, L_00000195d91eb6d0;  alias, 1 drivers
v00000195d92064a0_0 .net "memhaz", 0 0, L_00000195d91ebba0;  alias, 1 drivers
L_00000195d92afae0 .concat8 [ 1 1 0 0], L_00000195d91ecc40, L_00000195d91ebd60;
S_00000195d9016000 .scope module, "FB" "forwardB" 3 79, 5 1 0, S_00000195d9049f80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "idhaz";
    .port_info 1 /INPUT 1 "exhaz";
    .port_info 2 /INPUT 1 "memhaz";
    .port_info 3 /OUTPUT 2 "alu_selB";
    .port_info 4 /INPUT 1 "EX1_is_oper2_immed";
L_00000195d91ebf20 .functor NOT 1, L_00000195d91eccb0, C4<0>, C4<0>, C4<0>;
L_00000195d91ecd90 .functor AND 1, L_00000195d91ebeb0, L_00000195d91ebf20, C4<1>, C4<1>;
L_00000195d91ece70 .functor OR 1, L_00000195d91eb740, L_00000195d91ecd90, C4<0>, C4<0>;
L_00000195d91ecee0 .functor NOT 1, v00000195d927e920_0, C4<0>, C4<0>, C4<0>;
L_00000195d91ecf50 .functor AND 1, L_00000195d91ece70, L_00000195d91ecee0, C4<1>, C4<1>;
L_00000195d91eb970 .functor OR 1, L_00000195d91eb740, L_00000195d91eccb0, C4<0>, C4<0>;
L_00000195d91ecfc0 .functor NOT 1, v00000195d927e920_0, C4<0>, C4<0>, C4<0>;
L_00000195d91eb9e0 .functor AND 1, L_00000195d91eb970, L_00000195d91ecfc0, C4<1>, C4<1>;
v00000195d9207120_0 .net "EX1_is_oper2_immed", 0 0, v00000195d927e920_0;  alias, 1 drivers
v00000195d9206860_0 .net *"_ivl_11", 0 0, L_00000195d91ecf50;  1 drivers
v00000195d9205960_0 .net *"_ivl_16", 0 0, L_00000195d91eb970;  1 drivers
v00000195d9206040_0 .net *"_ivl_17", 0 0, L_00000195d91ecfc0;  1 drivers
v00000195d92071c0_0 .net *"_ivl_2", 0 0, L_00000195d91ebf20;  1 drivers
v00000195d9205780_0 .net *"_ivl_20", 0 0, L_00000195d91eb9e0;  1 drivers
v00000195d9207260_0 .net *"_ivl_5", 0 0, L_00000195d91ecd90;  1 drivers
v00000195d9207440_0 .net *"_ivl_7", 0 0, L_00000195d91ece70;  1 drivers
v00000195d9205c80_0 .net *"_ivl_8", 0 0, L_00000195d91ecee0;  1 drivers
v00000195d92056e0_0 .net "alu_selB", 1 0, L_00000195d92b0ee0;  alias, 1 drivers
v00000195d9205a00_0 .net "exhaz", 0 0, L_00000195d91eccb0;  alias, 1 drivers
v00000195d9205aa0_0 .net "idhaz", 0 0, L_00000195d91eb740;  alias, 1 drivers
v00000195d9205b40_0 .net "memhaz", 0 0, L_00000195d91ebeb0;  alias, 1 drivers
L_00000195d92b0ee0 .concat8 [ 1 1 0 0], L_00000195d91ecf50, L_00000195d91eb9e0;
S_00000195d9016190 .scope module, "FC" "forwardC" 3 85, 6 1 0, S_00000195d9049f80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "idhaz";
    .port_info 1 /INPUT 1 "exhaz";
    .port_info 2 /INPUT 1 "memhaz";
    .port_info 3 /OUTPUT 2 "store_rs2_forward";
L_00000195d91ed420 .functor NOT 1, L_00000195d91eccb0, C4<0>, C4<0>, C4<0>;
L_00000195d91ed3b0 .functor AND 1, L_00000195d91ebeb0, L_00000195d91ed420, C4<1>, C4<1>;
L_00000195d91ed490 .functor OR 1, L_00000195d91eb740, L_00000195d91ed3b0, C4<0>, C4<0>;
L_00000195d91ed500 .functor OR 1, L_00000195d91eb740, L_00000195d91eccb0, C4<0>, C4<0>;
v00000195d92060e0_0 .net *"_ivl_12", 0 0, L_00000195d91ed500;  1 drivers
v00000195d9206180_0 .net *"_ivl_2", 0 0, L_00000195d91ed420;  1 drivers
v00000195d9206220_0 .net *"_ivl_5", 0 0, L_00000195d91ed3b0;  1 drivers
v00000195d9206720_0 .net *"_ivl_7", 0 0, L_00000195d91ed490;  1 drivers
v00000195d92065e0_0 .net "exhaz", 0 0, L_00000195d91eccb0;  alias, 1 drivers
v00000195d9190f90_0 .net "idhaz", 0 0, L_00000195d91eb740;  alias, 1 drivers
v00000195d9191990_0 .net "memhaz", 0 0, L_00000195d91ebeb0;  alias, 1 drivers
v00000195d91912b0_0 .net "store_rs2_forward", 1 0, L_00000195d92b18e0;  alias, 1 drivers
L_00000195d92b18e0 .concat8 [ 1 1 0 0], L_00000195d91ed490, L_00000195d91ed500;
S_00000195d8fc69c0 .scope module, "ex_mem_buffer" "EX_MEM_buffer" 3 157, 7 2 0, S_00000195d9049f80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "EX_ALU_OUT";
    .port_info 3 /INPUT 32 "EX_rs2_out";
    .port_info 4 /INPUT 1 "EX_rd_indzero";
    .port_info 5 /INPUT 5 "EX_rd_ind";
    .port_info 6 /INPUT 12 "EX_opcode";
    .port_info 7 /INPUT 1 "EX_regwrite";
    .port_info 8 /INPUT 1 "EX_memread";
    .port_info 9 /INPUT 1 "EX_memwrite";
    .port_info 10 /OUTPUT 32 "MEM_ALU_OUT";
    .port_info 11 /OUTPUT 32 "MEM_rs2";
    .port_info 12 /OUTPUT 1 "MEM_rd_indzero";
    .port_info 13 /OUTPUT 5 "MEM_rd_ind";
    .port_info 14 /OUTPUT 12 "MEM_opcode";
    .port_info 15 /OUTPUT 1 "MEM_regwrite";
    .port_info 16 /OUTPUT 1 "MEM_memread";
    .port_info 17 /OUTPUT 1 "MEM_memwrite";
v00000195d9192250_0 .net "EX_ALU_OUT", 31 0, L_00000195d92acca0;  alias, 1 drivers
v00000195d916d730_0 .net "EX_memread", 0 0, v00000195d927f3c0_0;  alias, 1 drivers
v00000195d916cab0_0 .net "EX_memwrite", 0 0, v00000195d927f820_0;  alias, 1 drivers
v00000195d92709c0_0 .net "EX_opcode", 11 0, v00000195d927f460_0;  alias, 1 drivers
v00000195d9270600_0 .net "EX_rd_ind", 4 0, v00000195d927f5a0_0;  alias, 1 drivers
v00000195d926f7a0_0 .net "EX_rd_indzero", 0 0, L_00000195d9321a50;  1 drivers
v00000195d9270100_0 .net "EX_regwrite", 0 0, v00000195d927fb40_0;  alias, 1 drivers
v00000195d926fe80_0 .net "EX_rs2_out", 31 0, v00000195d9287fd0_0;  alias, 1 drivers
v00000195d926fca0_0 .var "MEM_ALU_OUT", 31 0;
v00000195d926ff20_0 .var "MEM_memread", 0 0;
v00000195d9270380_0 .var "MEM_memwrite", 0 0;
v00000195d9270a60_0 .var "MEM_opcode", 11 0;
v00000195d926fc00_0 .var "MEM_rd_ind", 4 0;
v00000195d9270060_0 .var "MEM_rd_indzero", 0 0;
v00000195d92704c0_0 .var "MEM_regwrite", 0 0;
v00000195d9270420_0 .var "MEM_rs2", 31 0;
v00000195d9270560_0 .net "clk", 0 0, L_00000195d931be00;  1 drivers
v00000195d92706a0_0 .net "rst", 0 0, v00000195d92af180_0;  alias, 1 drivers
E_00000195d9209850 .event posedge, v00000195d92706a0_0, v00000195d9270560_0;
S_00000195d8fc6b50 .scope module, "ex_stage" "EX_stage" 3 150, 8 1 0, S_00000195d9049f80;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "pc";
    .port_info 1 /INPUT 32 "oper1";
    .port_info 2 /INPUT 32 "oper2";
    .port_info 3 /INPUT 12 "EX_opcode";
    .port_info 4 /OUTPUT 32 "alu_out";
    .port_info 5 /INPUT 1 "predicted";
    .port_info 6 /OUTPUT 1 "Wrong_prediction";
    .port_info 7 /INPUT 1 "rst";
    .port_info 8 /INPUT 1 "is_beq";
    .port_info 9 /INPUT 1 "is_bne";
    .port_info 10 /INPUT 1 "is_jal";
P_00000195d9021470 .param/l "add" 0 9 6, C4<000000100000>;
P_00000195d90214a8 .param/l "addi" 0 9 11, C4<001000000000>;
P_00000195d90214e0 .param/l "addu" 0 9 6, C4<000000100001>;
P_00000195d9021518 .param/l "and_" 0 9 6, C4<000000100100>;
P_00000195d9021550 .param/l "andi" 0 9 11, C4<001100000000>;
P_00000195d9021588 .param/l "beq" 0 9 16, C4<000100000000>;
P_00000195d90215c0 .param/l "bne" 0 9 16, C4<000101000000>;
P_00000195d90215f8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_00000195d9021630 .param/l "j" 0 9 19, C4<000010000000>;
P_00000195d9021668 .param/l "jal" 0 9 19, C4<000011000000>;
P_00000195d90216a0 .param/l "jr" 0 9 8, C4<000000001000>;
P_00000195d90216d8 .param/l "lw" 0 9 13, C4<100011000000>;
P_00000195d9021710 .param/l "nor_" 0 9 7, C4<000000100111>;
P_00000195d9021748 .param/l "or_" 0 9 6, C4<000000100101>;
P_00000195d9021780 .param/l "ori" 0 9 12, C4<001101000000>;
P_00000195d90217b8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_00000195d90217f0 .param/l "sll" 0 9 7, C4<000000000000>;
P_00000195d9021828 .param/l "slt" 0 9 8, C4<000000101010>;
P_00000195d9021860 .param/l "slti" 0 9 14, C4<001010000000>;
P_00000195d9021898 .param/l "srl" 0 9 7, C4<000000000010>;
P_00000195d90218d0 .param/l "sub" 0 9 6, C4<000000100010>;
P_00000195d9021908 .param/l "subu" 0 9 6, C4<000000100011>;
P_00000195d9021940 .param/l "sw" 0 9 13, C4<101011000000>;
P_00000195d9021978 .param/l "xor_" 0 9 7, C4<000000100110>;
P_00000195d90219b0 .param/l "xori" 0 9 12, C4<001110000000>;
L_00000195d931b690 .functor XOR 1, L_00000195d931b620, v00000195d927f500_0, C4<0>, C4<0>;
L_00000195d931b700 .functor NOT 1, L_00000195d931b690, C4<0>, C4<0>, C4<0>;
L_00000195d931bd90 .functor OR 1, v00000195d92af180_0, L_00000195d931b700, C4<0>, C4<0>;
L_00000195d931bc40 .functor NOT 1, L_00000195d931bd90, C4<0>, C4<0>, C4<0>;
v00000195d9273a30_0 .net "ALU_OP", 3 0, v00000195d9272950_0;  1 drivers
v00000195d92742f0_0 .net "BranchDecision", 0 0, L_00000195d931b620;  1 drivers
v00000195d9274890_0 .net "CF", 0 0, v00000195d9272450_0;  1 drivers
v00000195d9273df0_0 .net "EX_opcode", 11 0, v00000195d927f460_0;  alias, 1 drivers
v00000195d9274bb0_0 .net "Wrong_prediction", 0 0, L_00000195d931bc40;  alias, 1 drivers
v00000195d9274c50_0 .net "ZF", 0 0, L_00000195d931b1c0;  1 drivers
L_00000195d92d0ce8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v00000195d9273990_0 .net/2u *"_ivl_0", 31 0, L_00000195d92d0ce8;  1 drivers
v00000195d9273fd0_0 .net *"_ivl_11", 0 0, L_00000195d931bd90;  1 drivers
v00000195d92737b0_0 .net *"_ivl_2", 31 0, L_00000195d92acc00;  1 drivers
v00000195d9273e90_0 .net *"_ivl_6", 0 0, L_00000195d931b690;  1 drivers
v00000195d9273ad0_0 .net *"_ivl_8", 0 0, L_00000195d931b700;  1 drivers
v00000195d9273c10_0 .net "alu_out", 31 0, L_00000195d92acca0;  alias, 1 drivers
v00000195d9273f30_0 .net "alu_outw", 31 0, v00000195d9272770_0;  1 drivers
v00000195d9274070_0 .net "is_beq", 0 0, v00000195d927f8c0_0;  alias, 1 drivers
v00000195d9274110_0 .net "is_bne", 0 0, v00000195d927f140_0;  alias, 1 drivers
v00000195d92741b0_0 .net "is_jal", 0 0, v00000195d927f1e0_0;  alias, 1 drivers
v00000195d9274250_0 .net "oper1", 31 0, v00000195d927f000_0;  alias, 1 drivers
v00000195d92749d0_0 .net "oper2", 31 0, v00000195d927f960_0;  alias, 1 drivers
v00000195d92746b0_0 .net "pc", 31 0, v00000195d927fbe0_0;  alias, 1 drivers
v00000195d9274390_0 .net "predicted", 0 0, v00000195d927f500_0;  alias, 1 drivers
v00000195d9273cb0_0 .net "rst", 0 0, v00000195d92af180_0;  alias, 1 drivers
L_00000195d92acc00 .arith/sum 32, v00000195d927fbe0_0, L_00000195d92d0ce8;
L_00000195d92acca0 .functor MUXZ 32, v00000195d9272770_0, L_00000195d92acc00, v00000195d927f1e0_0, C4<>;
S_00000195d9039ad0 .scope module, "BDU" "BranchDecision" 8 22, 10 1 0, S_00000195d8fc6b50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "oper1";
    .port_info 1 /INPUT 32 "oper2";
    .port_info 2 /OUTPUT 1 "BranchDecision";
    .port_info 3 /INPUT 1 "is_beq";
    .port_info 4 /INPUT 1 "is_bne";
L_00000195d9319fd0 .functor AND 1, v00000195d927f8c0_0, L_00000195d931ae40, C4<1>, C4<1>;
L_00000195d931b4d0 .functor NOT 1, L_00000195d931ae40, C4<0>, C4<0>, C4<0>;
L_00000195d931af20 .functor AND 1, v00000195d927f140_0, L_00000195d931b4d0, C4<1>, C4<1>;
L_00000195d931b620 .functor OR 1, L_00000195d9319fd0, L_00000195d931af20, C4<0>, C4<0>;
v00000195d9270f10_0 .net "BranchDecision", 0 0, L_00000195d931b620;  alias, 1 drivers
v00000195d9271ff0_0 .net *"_ivl_2", 0 0, L_00000195d931b4d0;  1 drivers
v00000195d9271410_0 .net "is_beq", 0 0, v00000195d927f8c0_0;  alias, 1 drivers
v00000195d9271f50_0 .net "is_beq_taken", 0 0, L_00000195d9319fd0;  1 drivers
v00000195d9271050_0 .net "is_bne", 0 0, v00000195d927f140_0;  alias, 1 drivers
v00000195d9272130_0 .net "is_bne_taken", 0 0, L_00000195d931af20;  1 drivers
v00000195d92721d0_0 .net "is_eq", 0 0, L_00000195d931ae40;  1 drivers
v00000195d9272270_0 .net "oper1", 31 0, v00000195d927f000_0;  alias, 1 drivers
v00000195d9270fb0_0 .net "oper2", 31 0, v00000195d927f960_0;  alias, 1 drivers
S_00000195d9039c60 .scope module, "cmp1" "compare_equal" 10 15, 11 2 0, S_00000195d9039ad0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 32 "a";
    .port_info 2 /INPUT 32 "b";
L_00000195d931b930 .functor XOR 1, L_00000195d92adb00, L_00000195d92ad560, C4<0>, C4<0>;
L_00000195d931a0b0 .functor XOR 1, L_00000195d92ae0a0, L_00000195d92ad740, C4<0>, C4<0>;
L_00000195d931a270 .functor XOR 1, L_00000195d92ac5c0, L_00000195d92ad7e0, C4<0>, C4<0>;
L_00000195d931a430 .functor XOR 1, L_00000195d92ad240, L_00000195d92ad2e0, C4<0>, C4<0>;
L_00000195d931b380 .functor XOR 1, L_00000195d92ad380, L_00000195d92adba0, C4<0>, C4<0>;
L_00000195d931a6d0 .functor XOR 1, L_00000195d92adc40, L_00000195d93205b0, C4<0>, C4<0>;
L_00000195d931a350 .functor XOR 1, L_00000195d931fed0, L_00000195d9320650, C4<0>, C4<0>;
L_00000195d931a4a0 .functor XOR 1, L_00000195d931e850, L_00000195d931e350, C4<0>, C4<0>;
L_00000195d931a510 .functor XOR 1, L_00000195d931ecb0, L_00000195d931e990, C4<0>, C4<0>;
L_00000195d931baf0 .functor XOR 1, L_00000195d931f750, L_00000195d931fbb0, C4<0>, C4<0>;
L_00000195d931b540 .functor XOR 1, L_00000195d9320470, L_00000195d931ea30, C4<0>, C4<0>;
L_00000195d931a9e0 .functor XOR 1, L_00000195d931f2f0, L_00000195d931eb70, C4<0>, C4<0>;
L_00000195d931a740 .functor XOR 1, L_00000195d93206f0, L_00000195d931e2b0, C4<0>, C4<0>;
L_00000195d931a580 .functor XOR 1, L_00000195d931edf0, L_00000195d931e210, C4<0>, C4<0>;
L_00000195d931a890 .functor XOR 1, L_00000195d931ef30, L_00000195d931e490, C4<0>, C4<0>;
L_00000195d931b8c0 .functor XOR 1, L_00000195d931f7f0, L_00000195d931f890, C4<0>, C4<0>;
L_00000195d931a900 .functor XOR 1, L_00000195d93201f0, L_00000195d931efd0, C4<0>, C4<0>;
L_00000195d931b460 .functor XOR 1, L_00000195d931f930, L_00000195d931f4d0, C4<0>, C4<0>;
L_00000195d931aba0 .functor XOR 1, L_00000195d931ec10, L_00000195d931fe30, C4<0>, C4<0>;
L_00000195d931b5b0 .functor XOR 1, L_00000195d931df90, L_00000195d931e710, C4<0>, C4<0>;
L_00000195d931a970 .functor XOR 1, L_00000195d931f9d0, L_00000195d93203d0, C4<0>, C4<0>;
L_00000195d931aa50 .functor XOR 1, L_00000195d931fc50, L_00000195d9320290, C4<0>, C4<0>;
L_00000195d931ba10 .functor XOR 1, L_00000195d931e8f0, L_00000195d931ead0, C4<0>, C4<0>;
L_00000195d931ac10 .functor XOR 1, L_00000195d931e3f0, L_00000195d931f570, C4<0>, C4<0>;
L_00000195d931ac80 .functor XOR 1, L_00000195d931f070, L_00000195d931ff70, C4<0>, C4<0>;
L_00000195d931b230 .functor XOR 1, L_00000195d931f610, L_00000195d931ed50, C4<0>, C4<0>;
L_00000195d931acf0 .functor XOR 1, L_00000195d9320510, L_00000195d931e530, C4<0>, C4<0>;
L_00000195d931ad60 .functor XOR 1, L_00000195d931fcf0, L_00000195d931ee90, C4<0>, C4<0>;
L_00000195d931b2a0 .functor XOR 1, L_00000195d931e030, L_00000195d931e0d0, C4<0>, C4<0>;
L_00000195d931add0 .functor XOR 1, L_00000195d9320010, L_00000195d931e5d0, C4<0>, C4<0>;
L_00000195d931ba80 .functor XOR 1, L_00000195d931e170, L_00000195d931f110, C4<0>, C4<0>;
L_00000195d931b9a0 .functor XOR 1, L_00000195d931f1b0, L_00000195d931f250, C4<0>, C4<0>;
L_00000195d931ae40/0/0 .functor OR 1, L_00000195d931fa70, L_00000195d931e670, L_00000195d931e7b0, L_00000195d931f390;
L_00000195d931ae40/0/4 .functor OR 1, L_00000195d931f430, L_00000195d931f6b0, L_00000195d9320150, L_00000195d931fb10;
L_00000195d931ae40/0/8 .functor OR 1, L_00000195d931fd90, L_00000195d9320330, L_00000195d9321370, L_00000195d9321870;
L_00000195d931ae40/0/12 .functor OR 1, L_00000195d9321230, L_00000195d9322d10, L_00000195d9321730, L_00000195d9321cd0;
L_00000195d931ae40/0/16 .functor OR 1, L_00000195d9320f10, L_00000195d93208d0, L_00000195d9322c70, L_00000195d9320fb0;
L_00000195d931ae40/0/20 .functor OR 1, L_00000195d9320b50, L_00000195d93223b0, L_00000195d93229f0, L_00000195d9322db0;
L_00000195d931ae40/0/24 .functor OR 1, L_00000195d9320970, L_00000195d9322b30, L_00000195d9320bf0, L_00000195d9322590;
L_00000195d931ae40/0/28 .functor OR 1, L_00000195d9320d30, L_00000195d9320ab0, L_00000195d9320a10, L_00000195d9321910;
L_00000195d931ae40/1/0 .functor OR 1, L_00000195d931ae40/0/0, L_00000195d931ae40/0/4, L_00000195d931ae40/0/8, L_00000195d931ae40/0/12;
L_00000195d931ae40/1/4 .functor OR 1, L_00000195d931ae40/0/16, L_00000195d931ae40/0/20, L_00000195d931ae40/0/24, L_00000195d931ae40/0/28;
L_00000195d931ae40 .functor NOR 1, L_00000195d931ae40/1/0, L_00000195d931ae40/1/4, C4<0>, C4<0>;
v00000195d92701a0_0 .net *"_ivl_0", 0 0, L_00000195d931b930;  1 drivers
v00000195d9270740_0 .net *"_ivl_101", 0 0, L_00000195d931efd0;  1 drivers
v00000195d9270d80_0 .net *"_ivl_102", 0 0, L_00000195d931b460;  1 drivers
v00000195d9270240_0 .net *"_ivl_105", 0 0, L_00000195d931f930;  1 drivers
v00000195d92707e0_0 .net *"_ivl_107", 0 0, L_00000195d931f4d0;  1 drivers
v00000195d92702e0_0 .net *"_ivl_108", 0 0, L_00000195d931aba0;  1 drivers
v00000195d926f8e0_0 .net *"_ivl_11", 0 0, L_00000195d92ad740;  1 drivers
v00000195d9270880_0 .net *"_ivl_111", 0 0, L_00000195d931ec10;  1 drivers
v00000195d926f980_0 .net *"_ivl_113", 0 0, L_00000195d931fe30;  1 drivers
v00000195d926fb60_0 .net *"_ivl_114", 0 0, L_00000195d931b5b0;  1 drivers
v00000195d926fd40_0 .net *"_ivl_117", 0 0, L_00000195d931df90;  1 drivers
v00000195d926fde0_0 .net *"_ivl_119", 0 0, L_00000195d931e710;  1 drivers
v00000195d9270920_0 .net *"_ivl_12", 0 0, L_00000195d931a270;  1 drivers
v00000195d9270b00_0 .net *"_ivl_120", 0 0, L_00000195d931a970;  1 drivers
v00000195d9270ce0_0 .net *"_ivl_123", 0 0, L_00000195d931f9d0;  1 drivers
v00000195d926f840_0 .net *"_ivl_125", 0 0, L_00000195d93203d0;  1 drivers
v00000195d926fa20_0 .net *"_ivl_126", 0 0, L_00000195d931aa50;  1 drivers
v00000195d9270ba0_0 .net *"_ivl_129", 0 0, L_00000195d931fc50;  1 drivers
v00000195d9270c40_0 .net *"_ivl_131", 0 0, L_00000195d9320290;  1 drivers
v00000195d926f700_0 .net *"_ivl_132", 0 0, L_00000195d931ba10;  1 drivers
v00000195d926fac0_0 .net *"_ivl_135", 0 0, L_00000195d931e8f0;  1 drivers
v00000195d926d400_0 .net *"_ivl_137", 0 0, L_00000195d931ead0;  1 drivers
v00000195d926eb20_0 .net *"_ivl_138", 0 0, L_00000195d931ac10;  1 drivers
v00000195d926e120_0 .net *"_ivl_141", 0 0, L_00000195d931e3f0;  1 drivers
v00000195d926f520_0 .net *"_ivl_143", 0 0, L_00000195d931f570;  1 drivers
v00000195d926ebc0_0 .net *"_ivl_144", 0 0, L_00000195d931ac80;  1 drivers
v00000195d926d860_0 .net *"_ivl_147", 0 0, L_00000195d931f070;  1 drivers
v00000195d926f5c0_0 .net *"_ivl_149", 0 0, L_00000195d931ff70;  1 drivers
v00000195d926eda0_0 .net *"_ivl_15", 0 0, L_00000195d92ac5c0;  1 drivers
v00000195d926d180_0 .net *"_ivl_150", 0 0, L_00000195d931b230;  1 drivers
v00000195d926de00_0 .net *"_ivl_153", 0 0, L_00000195d931f610;  1 drivers
v00000195d926dea0_0 .net *"_ivl_155", 0 0, L_00000195d931ed50;  1 drivers
v00000195d926d720_0 .net *"_ivl_156", 0 0, L_00000195d931acf0;  1 drivers
v00000195d926f2a0_0 .net *"_ivl_159", 0 0, L_00000195d9320510;  1 drivers
v00000195d926f660_0 .net *"_ivl_161", 0 0, L_00000195d931e530;  1 drivers
v00000195d926f480_0 .net *"_ivl_162", 0 0, L_00000195d931ad60;  1 drivers
v00000195d926ee40_0 .net *"_ivl_165", 0 0, L_00000195d931fcf0;  1 drivers
v00000195d926d4a0_0 .net *"_ivl_167", 0 0, L_00000195d931ee90;  1 drivers
v00000195d926eee0_0 .net *"_ivl_168", 0 0, L_00000195d931b2a0;  1 drivers
v00000195d926e9e0_0 .net *"_ivl_17", 0 0, L_00000195d92ad7e0;  1 drivers
v00000195d926d540_0 .net *"_ivl_171", 0 0, L_00000195d931e030;  1 drivers
v00000195d926dfe0_0 .net *"_ivl_173", 0 0, L_00000195d931e0d0;  1 drivers
v00000195d926ef80_0 .net *"_ivl_174", 0 0, L_00000195d931add0;  1 drivers
v00000195d926d220_0 .net *"_ivl_177", 0 0, L_00000195d9320010;  1 drivers
v00000195d926e620_0 .net *"_ivl_179", 0 0, L_00000195d931e5d0;  1 drivers
v00000195d926d9a0_0 .net *"_ivl_18", 0 0, L_00000195d931a430;  1 drivers
v00000195d926d7c0_0 .net *"_ivl_180", 0 0, L_00000195d931ba80;  1 drivers
v00000195d926d360_0 .net *"_ivl_183", 0 0, L_00000195d931e170;  1 drivers
v00000195d926e1c0_0 .net *"_ivl_185", 0 0, L_00000195d931f110;  1 drivers
v00000195d926d0e0_0 .net *"_ivl_186", 0 0, L_00000195d931b9a0;  1 drivers
v00000195d926e8a0_0 .net *"_ivl_190", 0 0, L_00000195d931f1b0;  1 drivers
v00000195d926ec60_0 .net *"_ivl_192", 0 0, L_00000195d931f250;  1 drivers
v00000195d926e580_0 .net *"_ivl_194", 0 0, L_00000195d931fa70;  1 drivers
v00000195d926d040_0 .net *"_ivl_196", 0 0, L_00000195d931e670;  1 drivers
v00000195d926d900_0 .net *"_ivl_198", 0 0, L_00000195d931e7b0;  1 drivers
v00000195d926ed00_0 .net *"_ivl_200", 0 0, L_00000195d931f390;  1 drivers
v00000195d926e6c0_0 .net *"_ivl_202", 0 0, L_00000195d931f430;  1 drivers
v00000195d926f020_0 .net *"_ivl_204", 0 0, L_00000195d931f6b0;  1 drivers
v00000195d926cf00_0 .net *"_ivl_206", 0 0, L_00000195d9320150;  1 drivers
v00000195d926f0c0_0 .net *"_ivl_208", 0 0, L_00000195d931fb10;  1 drivers
v00000195d926e080_0 .net *"_ivl_21", 0 0, L_00000195d92ad240;  1 drivers
v00000195d926f3e0_0 .net *"_ivl_210", 0 0, L_00000195d931fd90;  1 drivers
v00000195d926cfa0_0 .net *"_ivl_212", 0 0, L_00000195d9320330;  1 drivers
v00000195d926e440_0 .net *"_ivl_214", 0 0, L_00000195d9321370;  1 drivers
v00000195d926f160_0 .net *"_ivl_216", 0 0, L_00000195d9321870;  1 drivers
v00000195d926dae0_0 .net *"_ivl_218", 0 0, L_00000195d9321230;  1 drivers
v00000195d926f340_0 .net *"_ivl_220", 0 0, L_00000195d9322d10;  1 drivers
v00000195d926d2c0_0 .net *"_ivl_222", 0 0, L_00000195d9321730;  1 drivers
v00000195d926db80_0 .net *"_ivl_224", 0 0, L_00000195d9321cd0;  1 drivers
v00000195d926d5e0_0 .net *"_ivl_226", 0 0, L_00000195d9320f10;  1 drivers
v00000195d926f200_0 .net *"_ivl_228", 0 0, L_00000195d93208d0;  1 drivers
v00000195d926d680_0 .net *"_ivl_23", 0 0, L_00000195d92ad2e0;  1 drivers
v00000195d926da40_0 .net *"_ivl_230", 0 0, L_00000195d9322c70;  1 drivers
v00000195d926df40_0 .net *"_ivl_232", 0 0, L_00000195d9320fb0;  1 drivers
v00000195d926e300_0 .net *"_ivl_234", 0 0, L_00000195d9320b50;  1 drivers
v00000195d926dc20_0 .net *"_ivl_236", 0 0, L_00000195d93223b0;  1 drivers
v00000195d926dcc0_0 .net *"_ivl_238", 0 0, L_00000195d93229f0;  1 drivers
v00000195d926dd60_0 .net *"_ivl_24", 0 0, L_00000195d931b380;  1 drivers
v00000195d926e260_0 .net *"_ivl_240", 0 0, L_00000195d9322db0;  1 drivers
v00000195d926e3a0_0 .net *"_ivl_242", 0 0, L_00000195d9320970;  1 drivers
v00000195d926e4e0_0 .net *"_ivl_244", 0 0, L_00000195d9322b30;  1 drivers
v00000195d926e760_0 .net *"_ivl_246", 0 0, L_00000195d9320bf0;  1 drivers
v00000195d926e800_0 .net *"_ivl_248", 0 0, L_00000195d9322590;  1 drivers
v00000195d926e940_0 .net *"_ivl_250", 0 0, L_00000195d9320d30;  1 drivers
v00000195d926ea80_0 .net *"_ivl_252", 0 0, L_00000195d9320ab0;  1 drivers
v00000195d9191ad0_0 .net *"_ivl_254", 0 0, L_00000195d9320a10;  1 drivers
v00000195d9272810_0 .net *"_ivl_256", 0 0, L_00000195d9321910;  1 drivers
v00000195d9271a50_0 .net *"_ivl_27", 0 0, L_00000195d92ad380;  1 drivers
v00000195d9271230_0 .net *"_ivl_29", 0 0, L_00000195d92adba0;  1 drivers
v00000195d9272090_0 .net *"_ivl_3", 0 0, L_00000195d92adb00;  1 drivers
v00000195d92712d0_0 .net *"_ivl_30", 0 0, L_00000195d931a6d0;  1 drivers
v00000195d9273210_0 .net *"_ivl_33", 0 0, L_00000195d92adc40;  1 drivers
v00000195d9272b30_0 .net *"_ivl_35", 0 0, L_00000195d93205b0;  1 drivers
v00000195d9272630_0 .net *"_ivl_36", 0 0, L_00000195d931a350;  1 drivers
v00000195d9272db0_0 .net *"_ivl_39", 0 0, L_00000195d931fed0;  1 drivers
v00000195d92730d0_0 .net *"_ivl_41", 0 0, L_00000195d9320650;  1 drivers
v00000195d9271690_0 .net *"_ivl_42", 0 0, L_00000195d931a4a0;  1 drivers
v00000195d9272ef0_0 .net *"_ivl_45", 0 0, L_00000195d931e850;  1 drivers
v00000195d9271af0_0 .net *"_ivl_47", 0 0, L_00000195d931e350;  1 drivers
v00000195d92735d0_0 .net *"_ivl_48", 0 0, L_00000195d931a510;  1 drivers
v00000195d9271eb0_0 .net *"_ivl_5", 0 0, L_00000195d92ad560;  1 drivers
v00000195d9273030_0 .net *"_ivl_51", 0 0, L_00000195d931ecb0;  1 drivers
v00000195d92724f0_0 .net *"_ivl_53", 0 0, L_00000195d931e990;  1 drivers
v00000195d92728b0_0 .net *"_ivl_54", 0 0, L_00000195d931baf0;  1 drivers
v00000195d9271190_0 .net *"_ivl_57", 0 0, L_00000195d931f750;  1 drivers
v00000195d92733f0_0 .net *"_ivl_59", 0 0, L_00000195d931fbb0;  1 drivers
v00000195d9273170_0 .net *"_ivl_6", 0 0, L_00000195d931a0b0;  1 drivers
v00000195d9272f90_0 .net *"_ivl_60", 0 0, L_00000195d931b540;  1 drivers
v00000195d92732b0_0 .net *"_ivl_63", 0 0, L_00000195d9320470;  1 drivers
v00000195d92717d0_0 .net *"_ivl_65", 0 0, L_00000195d931ea30;  1 drivers
v00000195d92714b0_0 .net *"_ivl_66", 0 0, L_00000195d931a9e0;  1 drivers
v00000195d9273490_0 .net *"_ivl_69", 0 0, L_00000195d931f2f0;  1 drivers
v00000195d9272e50_0 .net *"_ivl_71", 0 0, L_00000195d931eb70;  1 drivers
v00000195d9273670_0 .net *"_ivl_72", 0 0, L_00000195d931a740;  1 drivers
v00000195d9272c70_0 .net *"_ivl_75", 0 0, L_00000195d93206f0;  1 drivers
v00000195d9273350_0 .net *"_ivl_77", 0 0, L_00000195d931e2b0;  1 drivers
v00000195d9271550_0 .net *"_ivl_78", 0 0, L_00000195d931a580;  1 drivers
v00000195d9272bd0_0 .net *"_ivl_81", 0 0, L_00000195d931edf0;  1 drivers
v00000195d9271870_0 .net *"_ivl_83", 0 0, L_00000195d931e210;  1 drivers
v00000195d92719b0_0 .net *"_ivl_84", 0 0, L_00000195d931a890;  1 drivers
v00000195d9272d10_0 .net *"_ivl_87", 0 0, L_00000195d931ef30;  1 drivers
v00000195d92715f0_0 .net *"_ivl_89", 0 0, L_00000195d931e490;  1 drivers
v00000195d9271370_0 .net *"_ivl_9", 0 0, L_00000195d92ae0a0;  1 drivers
v00000195d9271e10_0 .net *"_ivl_90", 0 0, L_00000195d931b8c0;  1 drivers
v00000195d9271910_0 .net *"_ivl_93", 0 0, L_00000195d931f7f0;  1 drivers
v00000195d9271b90_0 .net *"_ivl_95", 0 0, L_00000195d931f890;  1 drivers
v00000195d9271730_0 .net *"_ivl_96", 0 0, L_00000195d931a900;  1 drivers
v00000195d9271c30_0 .net *"_ivl_99", 0 0, L_00000195d93201f0;  1 drivers
v00000195d9271cd0_0 .net "a", 31 0, v00000195d927f000_0;  alias, 1 drivers
v00000195d9271d70_0 .net "b", 31 0, v00000195d927f960_0;  alias, 1 drivers
v00000195d92710f0_0 .net "out", 0 0, L_00000195d931ae40;  alias, 1 drivers
v00000195d9273530_0 .net "temp", 31 0, L_00000195d93200b0;  1 drivers
L_00000195d92adb00 .part v00000195d927f000_0, 0, 1;
L_00000195d92ad560 .part v00000195d927f960_0, 0, 1;
L_00000195d92ae0a0 .part v00000195d927f000_0, 1, 1;
L_00000195d92ad740 .part v00000195d927f960_0, 1, 1;
L_00000195d92ac5c0 .part v00000195d927f000_0, 2, 1;
L_00000195d92ad7e0 .part v00000195d927f960_0, 2, 1;
L_00000195d92ad240 .part v00000195d927f000_0, 3, 1;
L_00000195d92ad2e0 .part v00000195d927f960_0, 3, 1;
L_00000195d92ad380 .part v00000195d927f000_0, 4, 1;
L_00000195d92adba0 .part v00000195d927f960_0, 4, 1;
L_00000195d92adc40 .part v00000195d927f000_0, 5, 1;
L_00000195d93205b0 .part v00000195d927f960_0, 5, 1;
L_00000195d931fed0 .part v00000195d927f000_0, 6, 1;
L_00000195d9320650 .part v00000195d927f960_0, 6, 1;
L_00000195d931e850 .part v00000195d927f000_0, 7, 1;
L_00000195d931e350 .part v00000195d927f960_0, 7, 1;
L_00000195d931ecb0 .part v00000195d927f000_0, 8, 1;
L_00000195d931e990 .part v00000195d927f960_0, 8, 1;
L_00000195d931f750 .part v00000195d927f000_0, 9, 1;
L_00000195d931fbb0 .part v00000195d927f960_0, 9, 1;
L_00000195d9320470 .part v00000195d927f000_0, 10, 1;
L_00000195d931ea30 .part v00000195d927f960_0, 10, 1;
L_00000195d931f2f0 .part v00000195d927f000_0, 11, 1;
L_00000195d931eb70 .part v00000195d927f960_0, 11, 1;
L_00000195d93206f0 .part v00000195d927f000_0, 12, 1;
L_00000195d931e2b0 .part v00000195d927f960_0, 12, 1;
L_00000195d931edf0 .part v00000195d927f000_0, 13, 1;
L_00000195d931e210 .part v00000195d927f960_0, 13, 1;
L_00000195d931ef30 .part v00000195d927f000_0, 14, 1;
L_00000195d931e490 .part v00000195d927f960_0, 14, 1;
L_00000195d931f7f0 .part v00000195d927f000_0, 15, 1;
L_00000195d931f890 .part v00000195d927f960_0, 15, 1;
L_00000195d93201f0 .part v00000195d927f000_0, 16, 1;
L_00000195d931efd0 .part v00000195d927f960_0, 16, 1;
L_00000195d931f930 .part v00000195d927f000_0, 17, 1;
L_00000195d931f4d0 .part v00000195d927f960_0, 17, 1;
L_00000195d931ec10 .part v00000195d927f000_0, 18, 1;
L_00000195d931fe30 .part v00000195d927f960_0, 18, 1;
L_00000195d931df90 .part v00000195d927f000_0, 19, 1;
L_00000195d931e710 .part v00000195d927f960_0, 19, 1;
L_00000195d931f9d0 .part v00000195d927f000_0, 20, 1;
L_00000195d93203d0 .part v00000195d927f960_0, 20, 1;
L_00000195d931fc50 .part v00000195d927f000_0, 21, 1;
L_00000195d9320290 .part v00000195d927f960_0, 21, 1;
L_00000195d931e8f0 .part v00000195d927f000_0, 22, 1;
L_00000195d931ead0 .part v00000195d927f960_0, 22, 1;
L_00000195d931e3f0 .part v00000195d927f000_0, 23, 1;
L_00000195d931f570 .part v00000195d927f960_0, 23, 1;
L_00000195d931f070 .part v00000195d927f000_0, 24, 1;
L_00000195d931ff70 .part v00000195d927f960_0, 24, 1;
L_00000195d931f610 .part v00000195d927f000_0, 25, 1;
L_00000195d931ed50 .part v00000195d927f960_0, 25, 1;
L_00000195d9320510 .part v00000195d927f000_0, 26, 1;
L_00000195d931e530 .part v00000195d927f960_0, 26, 1;
L_00000195d931fcf0 .part v00000195d927f000_0, 27, 1;
L_00000195d931ee90 .part v00000195d927f960_0, 27, 1;
L_00000195d931e030 .part v00000195d927f000_0, 28, 1;
L_00000195d931e0d0 .part v00000195d927f960_0, 28, 1;
L_00000195d9320010 .part v00000195d927f000_0, 29, 1;
L_00000195d931e5d0 .part v00000195d927f960_0, 29, 1;
L_00000195d931e170 .part v00000195d927f000_0, 30, 1;
L_00000195d931f110 .part v00000195d927f960_0, 30, 1;
LS_00000195d93200b0_0_0 .concat8 [ 1 1 1 1], L_00000195d931b930, L_00000195d931a0b0, L_00000195d931a270, L_00000195d931a430;
LS_00000195d93200b0_0_4 .concat8 [ 1 1 1 1], L_00000195d931b380, L_00000195d931a6d0, L_00000195d931a350, L_00000195d931a4a0;
LS_00000195d93200b0_0_8 .concat8 [ 1 1 1 1], L_00000195d931a510, L_00000195d931baf0, L_00000195d931b540, L_00000195d931a9e0;
LS_00000195d93200b0_0_12 .concat8 [ 1 1 1 1], L_00000195d931a740, L_00000195d931a580, L_00000195d931a890, L_00000195d931b8c0;
LS_00000195d93200b0_0_16 .concat8 [ 1 1 1 1], L_00000195d931a900, L_00000195d931b460, L_00000195d931aba0, L_00000195d931b5b0;
LS_00000195d93200b0_0_20 .concat8 [ 1 1 1 1], L_00000195d931a970, L_00000195d931aa50, L_00000195d931ba10, L_00000195d931ac10;
LS_00000195d93200b0_0_24 .concat8 [ 1 1 1 1], L_00000195d931ac80, L_00000195d931b230, L_00000195d931acf0, L_00000195d931ad60;
LS_00000195d93200b0_0_28 .concat8 [ 1 1 1 1], L_00000195d931b2a0, L_00000195d931add0, L_00000195d931ba80, L_00000195d931b9a0;
LS_00000195d93200b0_1_0 .concat8 [ 4 4 4 4], LS_00000195d93200b0_0_0, LS_00000195d93200b0_0_4, LS_00000195d93200b0_0_8, LS_00000195d93200b0_0_12;
LS_00000195d93200b0_1_4 .concat8 [ 4 4 4 4], LS_00000195d93200b0_0_16, LS_00000195d93200b0_0_20, LS_00000195d93200b0_0_24, LS_00000195d93200b0_0_28;
L_00000195d93200b0 .concat8 [ 16 16 0 0], LS_00000195d93200b0_1_0, LS_00000195d93200b0_1_4;
L_00000195d931f1b0 .part v00000195d927f000_0, 31, 1;
L_00000195d931f250 .part v00000195d927f960_0, 31, 1;
L_00000195d931fa70 .part L_00000195d93200b0, 0, 1;
L_00000195d931e670 .part L_00000195d93200b0, 1, 1;
L_00000195d931e7b0 .part L_00000195d93200b0, 2, 1;
L_00000195d931f390 .part L_00000195d93200b0, 3, 1;
L_00000195d931f430 .part L_00000195d93200b0, 4, 1;
L_00000195d931f6b0 .part L_00000195d93200b0, 5, 1;
L_00000195d9320150 .part L_00000195d93200b0, 6, 1;
L_00000195d931fb10 .part L_00000195d93200b0, 7, 1;
L_00000195d931fd90 .part L_00000195d93200b0, 8, 1;
L_00000195d9320330 .part L_00000195d93200b0, 9, 1;
L_00000195d9321370 .part L_00000195d93200b0, 10, 1;
L_00000195d9321870 .part L_00000195d93200b0, 11, 1;
L_00000195d9321230 .part L_00000195d93200b0, 12, 1;
L_00000195d9322d10 .part L_00000195d93200b0, 13, 1;
L_00000195d9321730 .part L_00000195d93200b0, 14, 1;
L_00000195d9321cd0 .part L_00000195d93200b0, 15, 1;
L_00000195d9320f10 .part L_00000195d93200b0, 16, 1;
L_00000195d93208d0 .part L_00000195d93200b0, 17, 1;
L_00000195d9322c70 .part L_00000195d93200b0, 18, 1;
L_00000195d9320fb0 .part L_00000195d93200b0, 19, 1;
L_00000195d9320b50 .part L_00000195d93200b0, 20, 1;
L_00000195d93223b0 .part L_00000195d93200b0, 21, 1;
L_00000195d93229f0 .part L_00000195d93200b0, 22, 1;
L_00000195d9322db0 .part L_00000195d93200b0, 23, 1;
L_00000195d9320970 .part L_00000195d93200b0, 24, 1;
L_00000195d9322b30 .part L_00000195d93200b0, 25, 1;
L_00000195d9320bf0 .part L_00000195d93200b0, 26, 1;
L_00000195d9322590 .part L_00000195d93200b0, 27, 1;
L_00000195d9320d30 .part L_00000195d93200b0, 28, 1;
L_00000195d9320ab0 .part L_00000195d93200b0, 29, 1;
L_00000195d9320a10 .part L_00000195d93200b0, 30, 1;
L_00000195d9321910 .part L_00000195d93200b0, 31, 1;
S_00000195d907c8c0 .scope module, "alu" "ALU" 8 18, 12 1 0, S_00000195d8fc6b50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 32 "res";
    .port_info 3 /OUTPUT 1 "ZF";
    .port_info 4 /OUTPUT 1 "CF";
    .port_info 5 /INPUT 4 "ALUOP";
P_00000195d9209e10 .param/l "bit_width" 0 12 3, +C4<00000000000000000000000000100000>;
L_00000195d931b1c0 .functor NOT 1, L_00000195d92ae000, C4<0>, C4<0>, C4<0>;
v00000195d92729f0_0 .net "A", 31 0, v00000195d927f000_0;  alias, 1 drivers
v00000195d9272310_0 .net "ALUOP", 3 0, v00000195d9272950_0;  alias, 1 drivers
v00000195d92723b0_0 .net "B", 31 0, v00000195d927f960_0;  alias, 1 drivers
v00000195d9272450_0 .var "CF", 0 0;
v00000195d9272590_0 .net "ZF", 0 0, L_00000195d931b1c0;  alias, 1 drivers
v00000195d92726d0_0 .net *"_ivl_1", 0 0, L_00000195d92ae000;  1 drivers
v00000195d9272770_0 .var "res", 31 0;
E_00000195d920a110 .event anyedge, v00000195d9272310_0, v00000195d9271cd0_0, v00000195d9271d70_0, v00000195d9272450_0;
L_00000195d92ae000 .reduce/or v00000195d9272770_0;
S_00000195d907ca50 .scope module, "alu_oper" "ALU_OPER" 8 16, 13 15 0, S_00000195d8fc6b50;
 .timescale 0 0;
    .port_info 0 /INPUT 12 "opcode";
    .port_info 1 /OUTPUT 4 "ALU_OP";
P_00000195d921fd30 .param/l "add" 0 9 6, C4<000000100000>;
P_00000195d921fd68 .param/l "addi" 0 9 11, C4<001000000000>;
P_00000195d921fda0 .param/l "addu" 0 9 6, C4<000000100001>;
P_00000195d921fdd8 .param/l "and_" 0 9 6, C4<000000100100>;
P_00000195d921fe10 .param/l "andi" 0 9 11, C4<001100000000>;
P_00000195d921fe48 .param/l "beq" 0 9 16, C4<000100000000>;
P_00000195d921fe80 .param/l "bne" 0 9 16, C4<000101000000>;
P_00000195d921feb8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_00000195d921fef0 .param/l "j" 0 9 19, C4<000010000000>;
P_00000195d921ff28 .param/l "jal" 0 9 19, C4<000011000000>;
P_00000195d921ff60 .param/l "jr" 0 9 8, C4<000000001000>;
P_00000195d921ff98 .param/l "lw" 0 9 13, C4<100011000000>;
P_00000195d921ffd0 .param/l "nor_" 0 9 7, C4<000000100111>;
P_00000195d9220008 .param/l "or_" 0 9 6, C4<000000100101>;
P_00000195d9220040 .param/l "ori" 0 9 12, C4<001101000000>;
P_00000195d9220078 .param/l "sgt" 0 9 8, C4<000000101011>;
P_00000195d92200b0 .param/l "sll" 0 9 7, C4<000000000000>;
P_00000195d92200e8 .param/l "slt" 0 9 8, C4<000000101010>;
P_00000195d9220120 .param/l "slti" 0 9 14, C4<001010000000>;
P_00000195d9220158 .param/l "srl" 0 9 7, C4<000000000010>;
P_00000195d9220190 .param/l "sub" 0 9 6, C4<000000100010>;
P_00000195d92201c8 .param/l "subu" 0 9 6, C4<000000100011>;
P_00000195d9220200 .param/l "sw" 0 9 13, C4<101011000000>;
P_00000195d9220238 .param/l "xor_" 0 9 7, C4<000000100110>;
P_00000195d9220270 .param/l "xori" 0 9 12, C4<001110000000>;
v00000195d9272950_0 .var "ALU_OP", 3 0;
v00000195d9272a90_0 .net "opcode", 11 0, v00000195d927f460_0;  alias, 1 drivers
E_00000195d920a510 .event anyedge, v00000195d92709c0_0;
S_00000195d9083170 .scope module, "forwarding_stage" "FORWARDING_stage" 3 132, 14 1 0, S_00000195d9049f80;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "rs1";
    .port_info 1 /INPUT 32 "id_haz";
    .port_info 2 /INPUT 32 "ex_haz";
    .port_info 3 /INPUT 32 "mem_haz";
    .port_info 4 /INPUT 32 "pc";
    .port_info 5 /INPUT 2 "alu_selA";
    .port_info 6 /OUTPUT 32 "oper1";
    .port_info 7 /INPUT 32 "EX1_forward_to_B";
    .port_info 8 /INPUT 2 "alu_selB";
    .port_info 9 /OUTPUT 32 "oper2";
    .port_info 10 /INPUT 32 "rs2_in";
    .port_info 11 /INPUT 2 "store_rs2_forward";
    .port_info 12 /OUTPUT 32 "rs2_out";
    .port_info 13 /INPUT 1 "is_jr";
    .port_info 14 /INPUT 32 "EX_PFC";
    .port_info 15 /OUTPUT 32 "EX_PFC_to_IF";
v00000195d927cf80_0 .net "EX1_forward_to_B", 31 0, v00000195d927d8e0_0;  alias, 1 drivers
v00000195d927d0c0_0 .net "EX_PFC", 31 0, v00000195d927d020_0;  alias, 1 drivers
v00000195d927ee20_0 .net "EX_PFC_to_IF", 31 0, L_00000195d92ac520;  alias, 1 drivers
v00000195d927c8a0_0 .net "alu_selA", 1 0, L_00000195d92afae0;  alias, 1 drivers
v00000195d927ca80_0 .net "alu_selB", 1 0, L_00000195d92b0ee0;  alias, 1 drivers
v00000195d927d980_0 .net "ex_haz", 31 0, v00000195d926fca0_0;  alias, 1 drivers
v00000195d927d160_0 .net "id_haz", 31 0, L_00000195d92acca0;  alias, 1 drivers
v00000195d927dd40_0 .net "is_jr", 0 0, v00000195d927dde0_0;  alias, 1 drivers
v00000195d927de80_0 .net "mem_haz", 31 0, L_00000195d931bd20;  alias, 1 drivers
v00000195d927e4c0_0 .net "oper1", 31 0, L_00000195d92b5df0;  alias, 1 drivers
v00000195d927dca0_0 .net "oper2", 31 0, L_00000195d931b310;  alias, 1 drivers
v00000195d927d660_0 .net "pc", 31 0, v00000195d927eec0_0;  alias, 1 drivers
v00000195d927d200_0 .net "rs1", 31 0, v00000195d927d340_0;  alias, 1 drivers
v00000195d927c9e0_0 .net "rs2_in", 31 0, v00000195d927d520_0;  alias, 1 drivers
v00000195d927cb20_0 .net "rs2_out", 31 0, L_00000195d931b0e0;  alias, 1 drivers
v00000195d927e880_0 .net "store_rs2_forward", 1 0, L_00000195d92b18e0;  alias, 1 drivers
L_00000195d92ac520 .functor MUXZ 32, v00000195d927d020_0, L_00000195d92b5df0, v00000195d927dde0_0, C4<>;
S_00000195d9083300 .scope module, "alu_oper1" "MUX_4x1" 14 21, 15 11 0, S_00000195d9083170;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 2 "sel";
    .port_info 5 /OUTPUT 32 "out";
P_00000195d920a210 .param/l "bit_width" 0 15 12, +C4<00000000000000000000000000100000>;
L_00000195d92b4c70 .functor NOT 1, L_00000195d92ac200, C4<0>, C4<0>, C4<0>;
L_00000195d92b4ce0 .functor NOT 1, L_00000195d92ac660, C4<0>, C4<0>, C4<0>;
L_00000195d92b5140 .functor NOT 1, L_00000195d92ae500, C4<0>, C4<0>, C4<0>;
L_00000195d92b51b0 .functor NOT 1, L_00000195d92ac340, C4<0>, C4<0>, C4<0>;
L_00000195d92b5290 .functor AND 32, L_00000195d92b4b90, v00000195d927d340_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_00000195d92b5450 .functor AND 32, L_00000195d92b4d50, L_00000195d931bd20, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_00000195d92b5610 .functor OR 32, L_00000195d92b5290, L_00000195d92b5450, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000195d92b5680 .functor AND 32, L_00000195d92b40a0, v00000195d926fca0_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_00000195d92b5760 .functor OR 32, L_00000195d92b5610, L_00000195d92b5680, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000195d92b5c30 .functor AND 32, L_00000195d92b53e0, L_00000195d92acca0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_00000195d92b5df0 .functor OR 32, L_00000195d92b5760, L_00000195d92b5c30, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000195d9274b10_0 .net *"_ivl_1", 0 0, L_00000195d92ac200;  1 drivers
v00000195d9273850_0 .net *"_ivl_13", 0 0, L_00000195d92ae500;  1 drivers
v00000195d9273710_0 .net *"_ivl_14", 0 0, L_00000195d92b5140;  1 drivers
v00000195d9273b70_0 .net *"_ivl_19", 0 0, L_00000195d92ae640;  1 drivers
v00000195d92776e0_0 .net *"_ivl_2", 0 0, L_00000195d92b4c70;  1 drivers
v00000195d9278ae0_0 .net *"_ivl_23", 0 0, L_00000195d92ad420;  1 drivers
v00000195d9278360_0 .net *"_ivl_27", 0 0, L_00000195d92ac340;  1 drivers
v00000195d9277e60_0 .net *"_ivl_28", 0 0, L_00000195d92b51b0;  1 drivers
v00000195d92785e0_0 .net *"_ivl_33", 0 0, L_00000195d92ada60;  1 drivers
v00000195d9277820_0 .net *"_ivl_37", 0 0, L_00000195d92acfc0;  1 drivers
v00000195d9276880_0 .net *"_ivl_40", 31 0, L_00000195d92b5290;  1 drivers
v00000195d9277aa0_0 .net *"_ivl_42", 31 0, L_00000195d92b5450;  1 drivers
v00000195d9278d60_0 .net *"_ivl_44", 31 0, L_00000195d92b5610;  1 drivers
v00000195d9278400_0 .net *"_ivl_46", 31 0, L_00000195d92b5680;  1 drivers
v00000195d92770a0_0 .net *"_ivl_48", 31 0, L_00000195d92b5760;  1 drivers
v00000195d9278e00_0 .net *"_ivl_50", 31 0, L_00000195d92b5c30;  1 drivers
v00000195d9278680_0 .net *"_ivl_7", 0 0, L_00000195d92ac660;  1 drivers
v00000195d9277fa0_0 .net *"_ivl_8", 0 0, L_00000195d92b4ce0;  1 drivers
v00000195d9276e20_0 .net "ina", 31 0, v00000195d927d340_0;  alias, 1 drivers
v00000195d9276920_0 .net "inb", 31 0, L_00000195d931bd20;  alias, 1 drivers
v00000195d92789a0_0 .net "inc", 31 0, v00000195d926fca0_0;  alias, 1 drivers
v00000195d9278540_0 .net "ind", 31 0, L_00000195d92acca0;  alias, 1 drivers
v00000195d9276b00_0 .net "out", 31 0, L_00000195d92b5df0;  alias, 1 drivers
v00000195d9277780_0 .net "s0", 31 0, L_00000195d92b4b90;  1 drivers
v00000195d9278ea0_0 .net "s1", 31 0, L_00000195d92b4d50;  1 drivers
v00000195d9277f00_0 .net "s2", 31 0, L_00000195d92b40a0;  1 drivers
v00000195d9276ec0_0 .net "s3", 31 0, L_00000195d92b53e0;  1 drivers
v00000195d9277d20_0 .net "sel", 1 0, L_00000195d92afae0;  alias, 1 drivers
L_00000195d92ac200 .part L_00000195d92afae0, 1, 1;
LS_00000195d92ac2a0_0_0 .concat [ 1 1 1 1], L_00000195d92b4c70, L_00000195d92b4c70, L_00000195d92b4c70, L_00000195d92b4c70;
LS_00000195d92ac2a0_0_4 .concat [ 1 1 1 1], L_00000195d92b4c70, L_00000195d92b4c70, L_00000195d92b4c70, L_00000195d92b4c70;
LS_00000195d92ac2a0_0_8 .concat [ 1 1 1 1], L_00000195d92b4c70, L_00000195d92b4c70, L_00000195d92b4c70, L_00000195d92b4c70;
LS_00000195d92ac2a0_0_12 .concat [ 1 1 1 1], L_00000195d92b4c70, L_00000195d92b4c70, L_00000195d92b4c70, L_00000195d92b4c70;
LS_00000195d92ac2a0_0_16 .concat [ 1 1 1 1], L_00000195d92b4c70, L_00000195d92b4c70, L_00000195d92b4c70, L_00000195d92b4c70;
LS_00000195d92ac2a0_0_20 .concat [ 1 1 1 1], L_00000195d92b4c70, L_00000195d92b4c70, L_00000195d92b4c70, L_00000195d92b4c70;
LS_00000195d92ac2a0_0_24 .concat [ 1 1 1 1], L_00000195d92b4c70, L_00000195d92b4c70, L_00000195d92b4c70, L_00000195d92b4c70;
LS_00000195d92ac2a0_0_28 .concat [ 1 1 1 1], L_00000195d92b4c70, L_00000195d92b4c70, L_00000195d92b4c70, L_00000195d92b4c70;
LS_00000195d92ac2a0_1_0 .concat [ 4 4 4 4], LS_00000195d92ac2a0_0_0, LS_00000195d92ac2a0_0_4, LS_00000195d92ac2a0_0_8, LS_00000195d92ac2a0_0_12;
LS_00000195d92ac2a0_1_4 .concat [ 4 4 4 4], LS_00000195d92ac2a0_0_16, LS_00000195d92ac2a0_0_20, LS_00000195d92ac2a0_0_24, LS_00000195d92ac2a0_0_28;
L_00000195d92ac2a0 .concat [ 16 16 0 0], LS_00000195d92ac2a0_1_0, LS_00000195d92ac2a0_1_4;
L_00000195d92ac660 .part L_00000195d92afae0, 0, 1;
LS_00000195d92ad920_0_0 .concat [ 1 1 1 1], L_00000195d92b4ce0, L_00000195d92b4ce0, L_00000195d92b4ce0, L_00000195d92b4ce0;
LS_00000195d92ad920_0_4 .concat [ 1 1 1 1], L_00000195d92b4ce0, L_00000195d92b4ce0, L_00000195d92b4ce0, L_00000195d92b4ce0;
LS_00000195d92ad920_0_8 .concat [ 1 1 1 1], L_00000195d92b4ce0, L_00000195d92b4ce0, L_00000195d92b4ce0, L_00000195d92b4ce0;
LS_00000195d92ad920_0_12 .concat [ 1 1 1 1], L_00000195d92b4ce0, L_00000195d92b4ce0, L_00000195d92b4ce0, L_00000195d92b4ce0;
LS_00000195d92ad920_0_16 .concat [ 1 1 1 1], L_00000195d92b4ce0, L_00000195d92b4ce0, L_00000195d92b4ce0, L_00000195d92b4ce0;
LS_00000195d92ad920_0_20 .concat [ 1 1 1 1], L_00000195d92b4ce0, L_00000195d92b4ce0, L_00000195d92b4ce0, L_00000195d92b4ce0;
LS_00000195d92ad920_0_24 .concat [ 1 1 1 1], L_00000195d92b4ce0, L_00000195d92b4ce0, L_00000195d92b4ce0, L_00000195d92b4ce0;
LS_00000195d92ad920_0_28 .concat [ 1 1 1 1], L_00000195d92b4ce0, L_00000195d92b4ce0, L_00000195d92b4ce0, L_00000195d92b4ce0;
LS_00000195d92ad920_1_0 .concat [ 4 4 4 4], LS_00000195d92ad920_0_0, LS_00000195d92ad920_0_4, LS_00000195d92ad920_0_8, LS_00000195d92ad920_0_12;
LS_00000195d92ad920_1_4 .concat [ 4 4 4 4], LS_00000195d92ad920_0_16, LS_00000195d92ad920_0_20, LS_00000195d92ad920_0_24, LS_00000195d92ad920_0_28;
L_00000195d92ad920 .concat [ 16 16 0 0], LS_00000195d92ad920_1_0, LS_00000195d92ad920_1_4;
L_00000195d92ae500 .part L_00000195d92afae0, 1, 1;
LS_00000195d92adce0_0_0 .concat [ 1 1 1 1], L_00000195d92b5140, L_00000195d92b5140, L_00000195d92b5140, L_00000195d92b5140;
LS_00000195d92adce0_0_4 .concat [ 1 1 1 1], L_00000195d92b5140, L_00000195d92b5140, L_00000195d92b5140, L_00000195d92b5140;
LS_00000195d92adce0_0_8 .concat [ 1 1 1 1], L_00000195d92b5140, L_00000195d92b5140, L_00000195d92b5140, L_00000195d92b5140;
LS_00000195d92adce0_0_12 .concat [ 1 1 1 1], L_00000195d92b5140, L_00000195d92b5140, L_00000195d92b5140, L_00000195d92b5140;
LS_00000195d92adce0_0_16 .concat [ 1 1 1 1], L_00000195d92b5140, L_00000195d92b5140, L_00000195d92b5140, L_00000195d92b5140;
LS_00000195d92adce0_0_20 .concat [ 1 1 1 1], L_00000195d92b5140, L_00000195d92b5140, L_00000195d92b5140, L_00000195d92b5140;
LS_00000195d92adce0_0_24 .concat [ 1 1 1 1], L_00000195d92b5140, L_00000195d92b5140, L_00000195d92b5140, L_00000195d92b5140;
LS_00000195d92adce0_0_28 .concat [ 1 1 1 1], L_00000195d92b5140, L_00000195d92b5140, L_00000195d92b5140, L_00000195d92b5140;
LS_00000195d92adce0_1_0 .concat [ 4 4 4 4], LS_00000195d92adce0_0_0, LS_00000195d92adce0_0_4, LS_00000195d92adce0_0_8, LS_00000195d92adce0_0_12;
LS_00000195d92adce0_1_4 .concat [ 4 4 4 4], LS_00000195d92adce0_0_16, LS_00000195d92adce0_0_20, LS_00000195d92adce0_0_24, LS_00000195d92adce0_0_28;
L_00000195d92adce0 .concat [ 16 16 0 0], LS_00000195d92adce0_1_0, LS_00000195d92adce0_1_4;
L_00000195d92ae640 .part L_00000195d92afae0, 0, 1;
LS_00000195d92abee0_0_0 .concat [ 1 1 1 1], L_00000195d92ae640, L_00000195d92ae640, L_00000195d92ae640, L_00000195d92ae640;
LS_00000195d92abee0_0_4 .concat [ 1 1 1 1], L_00000195d92ae640, L_00000195d92ae640, L_00000195d92ae640, L_00000195d92ae640;
LS_00000195d92abee0_0_8 .concat [ 1 1 1 1], L_00000195d92ae640, L_00000195d92ae640, L_00000195d92ae640, L_00000195d92ae640;
LS_00000195d92abee0_0_12 .concat [ 1 1 1 1], L_00000195d92ae640, L_00000195d92ae640, L_00000195d92ae640, L_00000195d92ae640;
LS_00000195d92abee0_0_16 .concat [ 1 1 1 1], L_00000195d92ae640, L_00000195d92ae640, L_00000195d92ae640, L_00000195d92ae640;
LS_00000195d92abee0_0_20 .concat [ 1 1 1 1], L_00000195d92ae640, L_00000195d92ae640, L_00000195d92ae640, L_00000195d92ae640;
LS_00000195d92abee0_0_24 .concat [ 1 1 1 1], L_00000195d92ae640, L_00000195d92ae640, L_00000195d92ae640, L_00000195d92ae640;
LS_00000195d92abee0_0_28 .concat [ 1 1 1 1], L_00000195d92ae640, L_00000195d92ae640, L_00000195d92ae640, L_00000195d92ae640;
LS_00000195d92abee0_1_0 .concat [ 4 4 4 4], LS_00000195d92abee0_0_0, LS_00000195d92abee0_0_4, LS_00000195d92abee0_0_8, LS_00000195d92abee0_0_12;
LS_00000195d92abee0_1_4 .concat [ 4 4 4 4], LS_00000195d92abee0_0_16, LS_00000195d92abee0_0_20, LS_00000195d92abee0_0_24, LS_00000195d92abee0_0_28;
L_00000195d92abee0 .concat [ 16 16 0 0], LS_00000195d92abee0_1_0, LS_00000195d92abee0_1_4;
L_00000195d92ad420 .part L_00000195d92afae0, 1, 1;
LS_00000195d92add80_0_0 .concat [ 1 1 1 1], L_00000195d92ad420, L_00000195d92ad420, L_00000195d92ad420, L_00000195d92ad420;
LS_00000195d92add80_0_4 .concat [ 1 1 1 1], L_00000195d92ad420, L_00000195d92ad420, L_00000195d92ad420, L_00000195d92ad420;
LS_00000195d92add80_0_8 .concat [ 1 1 1 1], L_00000195d92ad420, L_00000195d92ad420, L_00000195d92ad420, L_00000195d92ad420;
LS_00000195d92add80_0_12 .concat [ 1 1 1 1], L_00000195d92ad420, L_00000195d92ad420, L_00000195d92ad420, L_00000195d92ad420;
LS_00000195d92add80_0_16 .concat [ 1 1 1 1], L_00000195d92ad420, L_00000195d92ad420, L_00000195d92ad420, L_00000195d92ad420;
LS_00000195d92add80_0_20 .concat [ 1 1 1 1], L_00000195d92ad420, L_00000195d92ad420, L_00000195d92ad420, L_00000195d92ad420;
LS_00000195d92add80_0_24 .concat [ 1 1 1 1], L_00000195d92ad420, L_00000195d92ad420, L_00000195d92ad420, L_00000195d92ad420;
LS_00000195d92add80_0_28 .concat [ 1 1 1 1], L_00000195d92ad420, L_00000195d92ad420, L_00000195d92ad420, L_00000195d92ad420;
LS_00000195d92add80_1_0 .concat [ 4 4 4 4], LS_00000195d92add80_0_0, LS_00000195d92add80_0_4, LS_00000195d92add80_0_8, LS_00000195d92add80_0_12;
LS_00000195d92add80_1_4 .concat [ 4 4 4 4], LS_00000195d92add80_0_16, LS_00000195d92add80_0_20, LS_00000195d92add80_0_24, LS_00000195d92add80_0_28;
L_00000195d92add80 .concat [ 16 16 0 0], LS_00000195d92add80_1_0, LS_00000195d92add80_1_4;
L_00000195d92ac340 .part L_00000195d92afae0, 0, 1;
LS_00000195d92ad600_0_0 .concat [ 1 1 1 1], L_00000195d92b51b0, L_00000195d92b51b0, L_00000195d92b51b0, L_00000195d92b51b0;
LS_00000195d92ad600_0_4 .concat [ 1 1 1 1], L_00000195d92b51b0, L_00000195d92b51b0, L_00000195d92b51b0, L_00000195d92b51b0;
LS_00000195d92ad600_0_8 .concat [ 1 1 1 1], L_00000195d92b51b0, L_00000195d92b51b0, L_00000195d92b51b0, L_00000195d92b51b0;
LS_00000195d92ad600_0_12 .concat [ 1 1 1 1], L_00000195d92b51b0, L_00000195d92b51b0, L_00000195d92b51b0, L_00000195d92b51b0;
LS_00000195d92ad600_0_16 .concat [ 1 1 1 1], L_00000195d92b51b0, L_00000195d92b51b0, L_00000195d92b51b0, L_00000195d92b51b0;
LS_00000195d92ad600_0_20 .concat [ 1 1 1 1], L_00000195d92b51b0, L_00000195d92b51b0, L_00000195d92b51b0, L_00000195d92b51b0;
LS_00000195d92ad600_0_24 .concat [ 1 1 1 1], L_00000195d92b51b0, L_00000195d92b51b0, L_00000195d92b51b0, L_00000195d92b51b0;
LS_00000195d92ad600_0_28 .concat [ 1 1 1 1], L_00000195d92b51b0, L_00000195d92b51b0, L_00000195d92b51b0, L_00000195d92b51b0;
LS_00000195d92ad600_1_0 .concat [ 4 4 4 4], LS_00000195d92ad600_0_0, LS_00000195d92ad600_0_4, LS_00000195d92ad600_0_8, LS_00000195d92ad600_0_12;
LS_00000195d92ad600_1_4 .concat [ 4 4 4 4], LS_00000195d92ad600_0_16, LS_00000195d92ad600_0_20, LS_00000195d92ad600_0_24, LS_00000195d92ad600_0_28;
L_00000195d92ad600 .concat [ 16 16 0 0], LS_00000195d92ad600_1_0, LS_00000195d92ad600_1_4;
L_00000195d92ada60 .part L_00000195d92afae0, 1, 1;
LS_00000195d92ac160_0_0 .concat [ 1 1 1 1], L_00000195d92ada60, L_00000195d92ada60, L_00000195d92ada60, L_00000195d92ada60;
LS_00000195d92ac160_0_4 .concat [ 1 1 1 1], L_00000195d92ada60, L_00000195d92ada60, L_00000195d92ada60, L_00000195d92ada60;
LS_00000195d92ac160_0_8 .concat [ 1 1 1 1], L_00000195d92ada60, L_00000195d92ada60, L_00000195d92ada60, L_00000195d92ada60;
LS_00000195d92ac160_0_12 .concat [ 1 1 1 1], L_00000195d92ada60, L_00000195d92ada60, L_00000195d92ada60, L_00000195d92ada60;
LS_00000195d92ac160_0_16 .concat [ 1 1 1 1], L_00000195d92ada60, L_00000195d92ada60, L_00000195d92ada60, L_00000195d92ada60;
LS_00000195d92ac160_0_20 .concat [ 1 1 1 1], L_00000195d92ada60, L_00000195d92ada60, L_00000195d92ada60, L_00000195d92ada60;
LS_00000195d92ac160_0_24 .concat [ 1 1 1 1], L_00000195d92ada60, L_00000195d92ada60, L_00000195d92ada60, L_00000195d92ada60;
LS_00000195d92ac160_0_28 .concat [ 1 1 1 1], L_00000195d92ada60, L_00000195d92ada60, L_00000195d92ada60, L_00000195d92ada60;
LS_00000195d92ac160_1_0 .concat [ 4 4 4 4], LS_00000195d92ac160_0_0, LS_00000195d92ac160_0_4, LS_00000195d92ac160_0_8, LS_00000195d92ac160_0_12;
LS_00000195d92ac160_1_4 .concat [ 4 4 4 4], LS_00000195d92ac160_0_16, LS_00000195d92ac160_0_20, LS_00000195d92ac160_0_24, LS_00000195d92ac160_0_28;
L_00000195d92ac160 .concat [ 16 16 0 0], LS_00000195d92ac160_1_0, LS_00000195d92ac160_1_4;
L_00000195d92acfc0 .part L_00000195d92afae0, 0, 1;
LS_00000195d92adf60_0_0 .concat [ 1 1 1 1], L_00000195d92acfc0, L_00000195d92acfc0, L_00000195d92acfc0, L_00000195d92acfc0;
LS_00000195d92adf60_0_4 .concat [ 1 1 1 1], L_00000195d92acfc0, L_00000195d92acfc0, L_00000195d92acfc0, L_00000195d92acfc0;
LS_00000195d92adf60_0_8 .concat [ 1 1 1 1], L_00000195d92acfc0, L_00000195d92acfc0, L_00000195d92acfc0, L_00000195d92acfc0;
LS_00000195d92adf60_0_12 .concat [ 1 1 1 1], L_00000195d92acfc0, L_00000195d92acfc0, L_00000195d92acfc0, L_00000195d92acfc0;
LS_00000195d92adf60_0_16 .concat [ 1 1 1 1], L_00000195d92acfc0, L_00000195d92acfc0, L_00000195d92acfc0, L_00000195d92acfc0;
LS_00000195d92adf60_0_20 .concat [ 1 1 1 1], L_00000195d92acfc0, L_00000195d92acfc0, L_00000195d92acfc0, L_00000195d92acfc0;
LS_00000195d92adf60_0_24 .concat [ 1 1 1 1], L_00000195d92acfc0, L_00000195d92acfc0, L_00000195d92acfc0, L_00000195d92acfc0;
LS_00000195d92adf60_0_28 .concat [ 1 1 1 1], L_00000195d92acfc0, L_00000195d92acfc0, L_00000195d92acfc0, L_00000195d92acfc0;
LS_00000195d92adf60_1_0 .concat [ 4 4 4 4], LS_00000195d92adf60_0_0, LS_00000195d92adf60_0_4, LS_00000195d92adf60_0_8, LS_00000195d92adf60_0_12;
LS_00000195d92adf60_1_4 .concat [ 4 4 4 4], LS_00000195d92adf60_0_16, LS_00000195d92adf60_0_20, LS_00000195d92adf60_0_24, LS_00000195d92adf60_0_28;
L_00000195d92adf60 .concat [ 16 16 0 0], LS_00000195d92adf60_1_0, LS_00000195d92adf60_1_4;
S_00000195d9038230 .scope module, "sel0" "BITWISEand2" 15 20, 15 2 0, S_00000195d9083300;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_00000195d92b4b90 .functor AND 32, L_00000195d92ac2a0, L_00000195d92ad920, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v00000195d9274430_0 .net "in1", 31 0, L_00000195d92ac2a0;  1 drivers
v00000195d92744d0_0 .net "in2", 31 0, L_00000195d92ad920;  1 drivers
v00000195d9274570_0 .net "out", 31 0, L_00000195d92b4b90;  alias, 1 drivers
S_00000195d90383c0 .scope module, "sel1" "BITWISEand2" 15 21, 15 2 0, S_00000195d9083300;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_00000195d92b4d50 .functor AND 32, L_00000195d92adce0, L_00000195d92abee0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v00000195d9273d50_0 .net "in1", 31 0, L_00000195d92adce0;  1 drivers
v00000195d92738f0_0 .net "in2", 31 0, L_00000195d92abee0;  1 drivers
v00000195d9274cf0_0 .net "out", 31 0, L_00000195d92b4d50;  alias, 1 drivers
S_00000195d9071570 .scope module, "sel2" "BITWISEand2" 15 22, 15 2 0, S_00000195d9083300;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_00000195d92b40a0 .functor AND 32, L_00000195d92add80, L_00000195d92ad600, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v00000195d92747f0_0 .net "in1", 31 0, L_00000195d92add80;  1 drivers
v00000195d9274610_0 .net "in2", 31 0, L_00000195d92ad600;  1 drivers
v00000195d9274930_0 .net "out", 31 0, L_00000195d92b40a0;  alias, 1 drivers
S_00000195d9275a40 .scope module, "sel3" "BITWISEand2" 15 23, 15 2 0, S_00000195d9083300;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_00000195d92b53e0 .functor AND 32, L_00000195d92ac160, L_00000195d92adf60, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v00000195d9274750_0 .net "in1", 31 0, L_00000195d92ac160;  1 drivers
v00000195d9274a70_0 .net "in2", 31 0, L_00000195d92adf60;  1 drivers
v00000195d9274d90_0 .net "out", 31 0, L_00000195d92b53e0;  alias, 1 drivers
S_00000195d92763a0 .scope module, "alu_oper2" "MUX_4x1" 14 23, 15 11 0, S_00000195d9083170;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 2 "sel";
    .port_info 5 /OUTPUT 32 "out";
P_00000195d920ab90 .param/l "bit_width" 0 15 12, +C4<00000000000000000000000000100000>;
L_00000195d92b5ae0 .functor NOT 1, L_00000195d92acde0, C4<0>, C4<0>, C4<0>;
L_00000195d92b5bc0 .functor NOT 1, L_00000195d92aca20, C4<0>, C4<0>, C4<0>;
L_00000195d92b5d10 .functor NOT 1, L_00000195d92ae140, C4<0>, C4<0>, C4<0>;
L_00000195d91eb890 .functor NOT 1, L_00000195d92ad880, C4<0>, C4<0>, C4<0>;
L_00000195d931a120 .functor AND 32, L_00000195d92b5ca0, v00000195d927d8e0_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_00000195d931af90 .functor AND 32, L_00000195d92b5b50, L_00000195d931bd20, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_00000195d931a2e0 .functor OR 32, L_00000195d931a120, L_00000195d931af90, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000195d931a190 .functor AND 32, L_00000195d92b5d80, v00000195d926fca0_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_00000195d931b150 .functor OR 32, L_00000195d931a2e0, L_00000195d931a190, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000195d931a5f0 .functor AND 32, L_00000195d931a3c0, L_00000195d92acca0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_00000195d931b310 .functor OR 32, L_00000195d931b150, L_00000195d931a5f0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000195d92782c0_0 .net *"_ivl_1", 0 0, L_00000195d92acde0;  1 drivers
v00000195d92775a0_0 .net *"_ivl_13", 0 0, L_00000195d92ae140;  1 drivers
v00000195d9277500_0 .net *"_ivl_14", 0 0, L_00000195d92b5d10;  1 drivers
v00000195d9276740_0 .net *"_ivl_19", 0 0, L_00000195d92ade20;  1 drivers
v00000195d9278860_0 .net *"_ivl_2", 0 0, L_00000195d92b5ae0;  1 drivers
v00000195d9277960_0 .net *"_ivl_23", 0 0, L_00000195d92ac700;  1 drivers
v00000195d92767e0_0 .net *"_ivl_27", 0 0, L_00000195d92ad880;  1 drivers
v00000195d9278a40_0 .net *"_ivl_28", 0 0, L_00000195d91eb890;  1 drivers
v00000195d9276a60_0 .net *"_ivl_33", 0 0, L_00000195d92ac8e0;  1 drivers
v00000195d9277460_0 .net *"_ivl_37", 0 0, L_00000195d92ac980;  1 drivers
v00000195d9277140_0 .net *"_ivl_40", 31 0, L_00000195d931a120;  1 drivers
v00000195d9276c40_0 .net *"_ivl_42", 31 0, L_00000195d931af90;  1 drivers
v00000195d9277dc0_0 .net *"_ivl_44", 31 0, L_00000195d931a2e0;  1 drivers
v00000195d9277a00_0 .net *"_ivl_46", 31 0, L_00000195d931a190;  1 drivers
v00000195d9278900_0 .net *"_ivl_48", 31 0, L_00000195d931b150;  1 drivers
v00000195d9276f60_0 .net *"_ivl_50", 31 0, L_00000195d931a5f0;  1 drivers
v00000195d9278040_0 .net *"_ivl_7", 0 0, L_00000195d92aca20;  1 drivers
v00000195d9277640_0 .net *"_ivl_8", 0 0, L_00000195d92b5bc0;  1 drivers
v00000195d92771e0_0 .net "ina", 31 0, v00000195d927d8e0_0;  alias, 1 drivers
v00000195d9277b40_0 .net "inb", 31 0, L_00000195d931bd20;  alias, 1 drivers
v00000195d9276d80_0 .net "inc", 31 0, v00000195d926fca0_0;  alias, 1 drivers
v00000195d9277be0_0 .net "ind", 31 0, L_00000195d92acca0;  alias, 1 drivers
v00000195d9277280_0 .net "out", 31 0, L_00000195d931b310;  alias, 1 drivers
v00000195d9277c80_0 .net "s0", 31 0, L_00000195d92b5ca0;  1 drivers
v00000195d9277000_0 .net "s1", 31 0, L_00000195d92b5b50;  1 drivers
v00000195d9278b80_0 .net "s2", 31 0, L_00000195d92b5d80;  1 drivers
v00000195d9278c20_0 .net "s3", 31 0, L_00000195d931a3c0;  1 drivers
v00000195d9278cc0_0 .net "sel", 1 0, L_00000195d92b0ee0;  alias, 1 drivers
L_00000195d92acde0 .part L_00000195d92b0ee0, 1, 1;
LS_00000195d92ae3c0_0_0 .concat [ 1 1 1 1], L_00000195d92b5ae0, L_00000195d92b5ae0, L_00000195d92b5ae0, L_00000195d92b5ae0;
LS_00000195d92ae3c0_0_4 .concat [ 1 1 1 1], L_00000195d92b5ae0, L_00000195d92b5ae0, L_00000195d92b5ae0, L_00000195d92b5ae0;
LS_00000195d92ae3c0_0_8 .concat [ 1 1 1 1], L_00000195d92b5ae0, L_00000195d92b5ae0, L_00000195d92b5ae0, L_00000195d92b5ae0;
LS_00000195d92ae3c0_0_12 .concat [ 1 1 1 1], L_00000195d92b5ae0, L_00000195d92b5ae0, L_00000195d92b5ae0, L_00000195d92b5ae0;
LS_00000195d92ae3c0_0_16 .concat [ 1 1 1 1], L_00000195d92b5ae0, L_00000195d92b5ae0, L_00000195d92b5ae0, L_00000195d92b5ae0;
LS_00000195d92ae3c0_0_20 .concat [ 1 1 1 1], L_00000195d92b5ae0, L_00000195d92b5ae0, L_00000195d92b5ae0, L_00000195d92b5ae0;
LS_00000195d92ae3c0_0_24 .concat [ 1 1 1 1], L_00000195d92b5ae0, L_00000195d92b5ae0, L_00000195d92b5ae0, L_00000195d92b5ae0;
LS_00000195d92ae3c0_0_28 .concat [ 1 1 1 1], L_00000195d92b5ae0, L_00000195d92b5ae0, L_00000195d92b5ae0, L_00000195d92b5ae0;
LS_00000195d92ae3c0_1_0 .concat [ 4 4 4 4], LS_00000195d92ae3c0_0_0, LS_00000195d92ae3c0_0_4, LS_00000195d92ae3c0_0_8, LS_00000195d92ae3c0_0_12;
LS_00000195d92ae3c0_1_4 .concat [ 4 4 4 4], LS_00000195d92ae3c0_0_16, LS_00000195d92ae3c0_0_20, LS_00000195d92ae3c0_0_24, LS_00000195d92ae3c0_0_28;
L_00000195d92ae3c0 .concat [ 16 16 0 0], LS_00000195d92ae3c0_1_0, LS_00000195d92ae3c0_1_4;
L_00000195d92aca20 .part L_00000195d92b0ee0, 0, 1;
LS_00000195d92ae320_0_0 .concat [ 1 1 1 1], L_00000195d92b5bc0, L_00000195d92b5bc0, L_00000195d92b5bc0, L_00000195d92b5bc0;
LS_00000195d92ae320_0_4 .concat [ 1 1 1 1], L_00000195d92b5bc0, L_00000195d92b5bc0, L_00000195d92b5bc0, L_00000195d92b5bc0;
LS_00000195d92ae320_0_8 .concat [ 1 1 1 1], L_00000195d92b5bc0, L_00000195d92b5bc0, L_00000195d92b5bc0, L_00000195d92b5bc0;
LS_00000195d92ae320_0_12 .concat [ 1 1 1 1], L_00000195d92b5bc0, L_00000195d92b5bc0, L_00000195d92b5bc0, L_00000195d92b5bc0;
LS_00000195d92ae320_0_16 .concat [ 1 1 1 1], L_00000195d92b5bc0, L_00000195d92b5bc0, L_00000195d92b5bc0, L_00000195d92b5bc0;
LS_00000195d92ae320_0_20 .concat [ 1 1 1 1], L_00000195d92b5bc0, L_00000195d92b5bc0, L_00000195d92b5bc0, L_00000195d92b5bc0;
LS_00000195d92ae320_0_24 .concat [ 1 1 1 1], L_00000195d92b5bc0, L_00000195d92b5bc0, L_00000195d92b5bc0, L_00000195d92b5bc0;
LS_00000195d92ae320_0_28 .concat [ 1 1 1 1], L_00000195d92b5bc0, L_00000195d92b5bc0, L_00000195d92b5bc0, L_00000195d92b5bc0;
LS_00000195d92ae320_1_0 .concat [ 4 4 4 4], LS_00000195d92ae320_0_0, LS_00000195d92ae320_0_4, LS_00000195d92ae320_0_8, LS_00000195d92ae320_0_12;
LS_00000195d92ae320_1_4 .concat [ 4 4 4 4], LS_00000195d92ae320_0_16, LS_00000195d92ae320_0_20, LS_00000195d92ae320_0_24, LS_00000195d92ae320_0_28;
L_00000195d92ae320 .concat [ 16 16 0 0], LS_00000195d92ae320_1_0, LS_00000195d92ae320_1_4;
L_00000195d92ae140 .part L_00000195d92b0ee0, 1, 1;
LS_00000195d92ace80_0_0 .concat [ 1 1 1 1], L_00000195d92b5d10, L_00000195d92b5d10, L_00000195d92b5d10, L_00000195d92b5d10;
LS_00000195d92ace80_0_4 .concat [ 1 1 1 1], L_00000195d92b5d10, L_00000195d92b5d10, L_00000195d92b5d10, L_00000195d92b5d10;
LS_00000195d92ace80_0_8 .concat [ 1 1 1 1], L_00000195d92b5d10, L_00000195d92b5d10, L_00000195d92b5d10, L_00000195d92b5d10;
LS_00000195d92ace80_0_12 .concat [ 1 1 1 1], L_00000195d92b5d10, L_00000195d92b5d10, L_00000195d92b5d10, L_00000195d92b5d10;
LS_00000195d92ace80_0_16 .concat [ 1 1 1 1], L_00000195d92b5d10, L_00000195d92b5d10, L_00000195d92b5d10, L_00000195d92b5d10;
LS_00000195d92ace80_0_20 .concat [ 1 1 1 1], L_00000195d92b5d10, L_00000195d92b5d10, L_00000195d92b5d10, L_00000195d92b5d10;
LS_00000195d92ace80_0_24 .concat [ 1 1 1 1], L_00000195d92b5d10, L_00000195d92b5d10, L_00000195d92b5d10, L_00000195d92b5d10;
LS_00000195d92ace80_0_28 .concat [ 1 1 1 1], L_00000195d92b5d10, L_00000195d92b5d10, L_00000195d92b5d10, L_00000195d92b5d10;
LS_00000195d92ace80_1_0 .concat [ 4 4 4 4], LS_00000195d92ace80_0_0, LS_00000195d92ace80_0_4, LS_00000195d92ace80_0_8, LS_00000195d92ace80_0_12;
LS_00000195d92ace80_1_4 .concat [ 4 4 4 4], LS_00000195d92ace80_0_16, LS_00000195d92ace80_0_20, LS_00000195d92ace80_0_24, LS_00000195d92ace80_0_28;
L_00000195d92ace80 .concat [ 16 16 0 0], LS_00000195d92ace80_1_0, LS_00000195d92ace80_1_4;
L_00000195d92ade20 .part L_00000195d92b0ee0, 0, 1;
LS_00000195d92ae5a0_0_0 .concat [ 1 1 1 1], L_00000195d92ade20, L_00000195d92ade20, L_00000195d92ade20, L_00000195d92ade20;
LS_00000195d92ae5a0_0_4 .concat [ 1 1 1 1], L_00000195d92ade20, L_00000195d92ade20, L_00000195d92ade20, L_00000195d92ade20;
LS_00000195d92ae5a0_0_8 .concat [ 1 1 1 1], L_00000195d92ade20, L_00000195d92ade20, L_00000195d92ade20, L_00000195d92ade20;
LS_00000195d92ae5a0_0_12 .concat [ 1 1 1 1], L_00000195d92ade20, L_00000195d92ade20, L_00000195d92ade20, L_00000195d92ade20;
LS_00000195d92ae5a0_0_16 .concat [ 1 1 1 1], L_00000195d92ade20, L_00000195d92ade20, L_00000195d92ade20, L_00000195d92ade20;
LS_00000195d92ae5a0_0_20 .concat [ 1 1 1 1], L_00000195d92ade20, L_00000195d92ade20, L_00000195d92ade20, L_00000195d92ade20;
LS_00000195d92ae5a0_0_24 .concat [ 1 1 1 1], L_00000195d92ade20, L_00000195d92ade20, L_00000195d92ade20, L_00000195d92ade20;
LS_00000195d92ae5a0_0_28 .concat [ 1 1 1 1], L_00000195d92ade20, L_00000195d92ade20, L_00000195d92ade20, L_00000195d92ade20;
LS_00000195d92ae5a0_1_0 .concat [ 4 4 4 4], LS_00000195d92ae5a0_0_0, LS_00000195d92ae5a0_0_4, LS_00000195d92ae5a0_0_8, LS_00000195d92ae5a0_0_12;
LS_00000195d92ae5a0_1_4 .concat [ 4 4 4 4], LS_00000195d92ae5a0_0_16, LS_00000195d92ae5a0_0_20, LS_00000195d92ae5a0_0_24, LS_00000195d92ae5a0_0_28;
L_00000195d92ae5a0 .concat [ 16 16 0 0], LS_00000195d92ae5a0_1_0, LS_00000195d92ae5a0_1_4;
L_00000195d92ac700 .part L_00000195d92b0ee0, 1, 1;
LS_00000195d92adec0_0_0 .concat [ 1 1 1 1], L_00000195d92ac700, L_00000195d92ac700, L_00000195d92ac700, L_00000195d92ac700;
LS_00000195d92adec0_0_4 .concat [ 1 1 1 1], L_00000195d92ac700, L_00000195d92ac700, L_00000195d92ac700, L_00000195d92ac700;
LS_00000195d92adec0_0_8 .concat [ 1 1 1 1], L_00000195d92ac700, L_00000195d92ac700, L_00000195d92ac700, L_00000195d92ac700;
LS_00000195d92adec0_0_12 .concat [ 1 1 1 1], L_00000195d92ac700, L_00000195d92ac700, L_00000195d92ac700, L_00000195d92ac700;
LS_00000195d92adec0_0_16 .concat [ 1 1 1 1], L_00000195d92ac700, L_00000195d92ac700, L_00000195d92ac700, L_00000195d92ac700;
LS_00000195d92adec0_0_20 .concat [ 1 1 1 1], L_00000195d92ac700, L_00000195d92ac700, L_00000195d92ac700, L_00000195d92ac700;
LS_00000195d92adec0_0_24 .concat [ 1 1 1 1], L_00000195d92ac700, L_00000195d92ac700, L_00000195d92ac700, L_00000195d92ac700;
LS_00000195d92adec0_0_28 .concat [ 1 1 1 1], L_00000195d92ac700, L_00000195d92ac700, L_00000195d92ac700, L_00000195d92ac700;
LS_00000195d92adec0_1_0 .concat [ 4 4 4 4], LS_00000195d92adec0_0_0, LS_00000195d92adec0_0_4, LS_00000195d92adec0_0_8, LS_00000195d92adec0_0_12;
LS_00000195d92adec0_1_4 .concat [ 4 4 4 4], LS_00000195d92adec0_0_16, LS_00000195d92adec0_0_20, LS_00000195d92adec0_0_24, LS_00000195d92adec0_0_28;
L_00000195d92adec0 .concat [ 16 16 0 0], LS_00000195d92adec0_1_0, LS_00000195d92adec0_1_4;
L_00000195d92ad880 .part L_00000195d92b0ee0, 0, 1;
LS_00000195d92ad060_0_0 .concat [ 1 1 1 1], L_00000195d91eb890, L_00000195d91eb890, L_00000195d91eb890, L_00000195d91eb890;
LS_00000195d92ad060_0_4 .concat [ 1 1 1 1], L_00000195d91eb890, L_00000195d91eb890, L_00000195d91eb890, L_00000195d91eb890;
LS_00000195d92ad060_0_8 .concat [ 1 1 1 1], L_00000195d91eb890, L_00000195d91eb890, L_00000195d91eb890, L_00000195d91eb890;
LS_00000195d92ad060_0_12 .concat [ 1 1 1 1], L_00000195d91eb890, L_00000195d91eb890, L_00000195d91eb890, L_00000195d91eb890;
LS_00000195d92ad060_0_16 .concat [ 1 1 1 1], L_00000195d91eb890, L_00000195d91eb890, L_00000195d91eb890, L_00000195d91eb890;
LS_00000195d92ad060_0_20 .concat [ 1 1 1 1], L_00000195d91eb890, L_00000195d91eb890, L_00000195d91eb890, L_00000195d91eb890;
LS_00000195d92ad060_0_24 .concat [ 1 1 1 1], L_00000195d91eb890, L_00000195d91eb890, L_00000195d91eb890, L_00000195d91eb890;
LS_00000195d92ad060_0_28 .concat [ 1 1 1 1], L_00000195d91eb890, L_00000195d91eb890, L_00000195d91eb890, L_00000195d91eb890;
LS_00000195d92ad060_1_0 .concat [ 4 4 4 4], LS_00000195d92ad060_0_0, LS_00000195d92ad060_0_4, LS_00000195d92ad060_0_8, LS_00000195d92ad060_0_12;
LS_00000195d92ad060_1_4 .concat [ 4 4 4 4], LS_00000195d92ad060_0_16, LS_00000195d92ad060_0_20, LS_00000195d92ad060_0_24, LS_00000195d92ad060_0_28;
L_00000195d92ad060 .concat [ 16 16 0 0], LS_00000195d92ad060_1_0, LS_00000195d92ad060_1_4;
L_00000195d92ac8e0 .part L_00000195d92b0ee0, 1, 1;
LS_00000195d92ad100_0_0 .concat [ 1 1 1 1], L_00000195d92ac8e0, L_00000195d92ac8e0, L_00000195d92ac8e0, L_00000195d92ac8e0;
LS_00000195d92ad100_0_4 .concat [ 1 1 1 1], L_00000195d92ac8e0, L_00000195d92ac8e0, L_00000195d92ac8e0, L_00000195d92ac8e0;
LS_00000195d92ad100_0_8 .concat [ 1 1 1 1], L_00000195d92ac8e0, L_00000195d92ac8e0, L_00000195d92ac8e0, L_00000195d92ac8e0;
LS_00000195d92ad100_0_12 .concat [ 1 1 1 1], L_00000195d92ac8e0, L_00000195d92ac8e0, L_00000195d92ac8e0, L_00000195d92ac8e0;
LS_00000195d92ad100_0_16 .concat [ 1 1 1 1], L_00000195d92ac8e0, L_00000195d92ac8e0, L_00000195d92ac8e0, L_00000195d92ac8e0;
LS_00000195d92ad100_0_20 .concat [ 1 1 1 1], L_00000195d92ac8e0, L_00000195d92ac8e0, L_00000195d92ac8e0, L_00000195d92ac8e0;
LS_00000195d92ad100_0_24 .concat [ 1 1 1 1], L_00000195d92ac8e0, L_00000195d92ac8e0, L_00000195d92ac8e0, L_00000195d92ac8e0;
LS_00000195d92ad100_0_28 .concat [ 1 1 1 1], L_00000195d92ac8e0, L_00000195d92ac8e0, L_00000195d92ac8e0, L_00000195d92ac8e0;
LS_00000195d92ad100_1_0 .concat [ 4 4 4 4], LS_00000195d92ad100_0_0, LS_00000195d92ad100_0_4, LS_00000195d92ad100_0_8, LS_00000195d92ad100_0_12;
LS_00000195d92ad100_1_4 .concat [ 4 4 4 4], LS_00000195d92ad100_0_16, LS_00000195d92ad100_0_20, LS_00000195d92ad100_0_24, LS_00000195d92ad100_0_28;
L_00000195d92ad100 .concat [ 16 16 0 0], LS_00000195d92ad100_1_0, LS_00000195d92ad100_1_4;
L_00000195d92ac980 .part L_00000195d92b0ee0, 0, 1;
LS_00000195d92ad4c0_0_0 .concat [ 1 1 1 1], L_00000195d92ac980, L_00000195d92ac980, L_00000195d92ac980, L_00000195d92ac980;
LS_00000195d92ad4c0_0_4 .concat [ 1 1 1 1], L_00000195d92ac980, L_00000195d92ac980, L_00000195d92ac980, L_00000195d92ac980;
LS_00000195d92ad4c0_0_8 .concat [ 1 1 1 1], L_00000195d92ac980, L_00000195d92ac980, L_00000195d92ac980, L_00000195d92ac980;
LS_00000195d92ad4c0_0_12 .concat [ 1 1 1 1], L_00000195d92ac980, L_00000195d92ac980, L_00000195d92ac980, L_00000195d92ac980;
LS_00000195d92ad4c0_0_16 .concat [ 1 1 1 1], L_00000195d92ac980, L_00000195d92ac980, L_00000195d92ac980, L_00000195d92ac980;
LS_00000195d92ad4c0_0_20 .concat [ 1 1 1 1], L_00000195d92ac980, L_00000195d92ac980, L_00000195d92ac980, L_00000195d92ac980;
LS_00000195d92ad4c0_0_24 .concat [ 1 1 1 1], L_00000195d92ac980, L_00000195d92ac980, L_00000195d92ac980, L_00000195d92ac980;
LS_00000195d92ad4c0_0_28 .concat [ 1 1 1 1], L_00000195d92ac980, L_00000195d92ac980, L_00000195d92ac980, L_00000195d92ac980;
LS_00000195d92ad4c0_1_0 .concat [ 4 4 4 4], LS_00000195d92ad4c0_0_0, LS_00000195d92ad4c0_0_4, LS_00000195d92ad4c0_0_8, LS_00000195d92ad4c0_0_12;
LS_00000195d92ad4c0_1_4 .concat [ 4 4 4 4], LS_00000195d92ad4c0_0_16, LS_00000195d92ad4c0_0_20, LS_00000195d92ad4c0_0_24, LS_00000195d92ad4c0_0_28;
L_00000195d92ad4c0 .concat [ 16 16 0 0], LS_00000195d92ad4c0_1_0, LS_00000195d92ad4c0_1_4;
S_00000195d9275d60 .scope module, "sel0" "BITWISEand2" 15 20, 15 2 0, S_00000195d92763a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_00000195d92b5ca0 .functor AND 32, L_00000195d92ae3c0, L_00000195d92ae320, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v00000195d92778c0_0 .net "in1", 31 0, L_00000195d92ae3c0;  1 drivers
v00000195d92780e0_0 .net "in2", 31 0, L_00000195d92ae320;  1 drivers
v00000195d9278180_0 .net "out", 31 0, L_00000195d92b5ca0;  alias, 1 drivers
S_00000195d9276530 .scope module, "sel1" "BITWISEand2" 15 21, 15 2 0, S_00000195d92763a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_00000195d92b5b50 .functor AND 32, L_00000195d92ace80, L_00000195d92ae5a0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v00000195d9276ba0_0 .net "in1", 31 0, L_00000195d92ace80;  1 drivers
v00000195d9276ce0_0 .net "in2", 31 0, L_00000195d92ae5a0;  1 drivers
v00000195d9278720_0 .net "out", 31 0, L_00000195d92b5b50;  alias, 1 drivers
S_00000195d9276210 .scope module, "sel2" "BITWISEand2" 15 22, 15 2 0, S_00000195d92763a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_00000195d92b5d80 .functor AND 32, L_00000195d92adec0, L_00000195d92ad060, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v00000195d9278220_0 .net "in1", 31 0, L_00000195d92adec0;  1 drivers
v00000195d92784a0_0 .net "in2", 31 0, L_00000195d92ad060;  1 drivers
v00000195d92787c0_0 .net "out", 31 0, L_00000195d92b5d80;  alias, 1 drivers
S_00000195d92758b0 .scope module, "sel3" "BITWISEand2" 15 23, 15 2 0, S_00000195d92763a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_00000195d931a3c0 .functor AND 32, L_00000195d92ad100, L_00000195d92ad4c0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v00000195d9277320_0 .net "in1", 31 0, L_00000195d92ad100;  1 drivers
v00000195d92769c0_0 .net "in2", 31 0, L_00000195d92ad4c0;  1 drivers
v00000195d92773c0_0 .net "out", 31 0, L_00000195d931a3c0;  alias, 1 drivers
S_00000195d9275720 .scope module, "store_rs2_mux" "MUX_4x1" 14 25, 15 11 0, S_00000195d9083170;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 2 "sel";
    .port_info 5 /OUTPUT 32 "out";
P_00000195d920a910 .param/l "bit_width" 0 15 12, +C4<00000000000000000000000000100000>;
L_00000195d931aac0 .functor NOT 1, L_00000195d92ac7a0, C4<0>, C4<0>, C4<0>;
L_00000195d931b3f0 .functor NOT 1, L_00000195d92ae1e0, C4<0>, C4<0>, C4<0>;
L_00000195d9319f60 .functor NOT 1, L_00000195d92ad9c0, C4<0>, C4<0>, C4<0>;
L_00000195d931a820 .functor NOT 1, L_00000195d92ac020, C4<0>, C4<0>, C4<0>;
L_00000195d931a660 .functor AND 32, L_00000195d931aeb0, v00000195d927d520_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_00000195d931ab30 .functor AND 32, L_00000195d931a200, L_00000195d931bd20, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_00000195d931b070 .functor OR 32, L_00000195d931a660, L_00000195d931ab30, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000195d931a040 .functor AND 32, L_00000195d931b770, v00000195d926fca0_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_00000195d931b7e0 .functor OR 32, L_00000195d931b070, L_00000195d931a040, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000195d931b850 .functor AND 32, L_00000195d931b000, L_00000195d92acca0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_00000195d931b0e0 .functor OR 32, L_00000195d931b7e0, L_00000195d931b850, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000195d92794e0_0 .net *"_ivl_1", 0 0, L_00000195d92ac7a0;  1 drivers
v00000195d9279620_0 .net *"_ivl_13", 0 0, L_00000195d92ad9c0;  1 drivers
v00000195d9279120_0 .net *"_ivl_14", 0 0, L_00000195d9319f60;  1 drivers
v00000195d9279300_0 .net *"_ivl_19", 0 0, L_00000195d92ac840;  1 drivers
v00000195d9279940_0 .net *"_ivl_2", 0 0, L_00000195d931aac0;  1 drivers
v00000195d927a0c0_0 .net *"_ivl_23", 0 0, L_00000195d92abf80;  1 drivers
v00000195d927a520_0 .net *"_ivl_27", 0 0, L_00000195d92ac020;  1 drivers
v00000195d927a160_0 .net *"_ivl_28", 0 0, L_00000195d931a820;  1 drivers
v00000195d92799e0_0 .net *"_ivl_33", 0 0, L_00000195d92ac3e0;  1 drivers
v00000195d9279080_0 .net *"_ivl_37", 0 0, L_00000195d92acd40;  1 drivers
v00000195d9279a80_0 .net *"_ivl_40", 31 0, L_00000195d931a660;  1 drivers
v00000195d927a2a0_0 .net *"_ivl_42", 31 0, L_00000195d931ab30;  1 drivers
v00000195d927a5c0_0 .net *"_ivl_44", 31 0, L_00000195d931b070;  1 drivers
v00000195d9279f80_0 .net *"_ivl_46", 31 0, L_00000195d931a040;  1 drivers
v00000195d9279b20_0 .net *"_ivl_48", 31 0, L_00000195d931b7e0;  1 drivers
v00000195d927a340_0 .net *"_ivl_50", 31 0, L_00000195d931b850;  1 drivers
v00000195d9279e40_0 .net *"_ivl_7", 0 0, L_00000195d92ae1e0;  1 drivers
v00000195d9278fe0_0 .net *"_ivl_8", 0 0, L_00000195d931b3f0;  1 drivers
v00000195d9279bc0_0 .net "ina", 31 0, v00000195d927d520_0;  alias, 1 drivers
v00000195d9279da0_0 .net "inb", 31 0, L_00000195d931bd20;  alias, 1 drivers
v00000195d927a3e0_0 .net "inc", 31 0, v00000195d926fca0_0;  alias, 1 drivers
v00000195d9279760_0 .net "ind", 31 0, L_00000195d92acca0;  alias, 1 drivers
v00000195d9278f40_0 .net "out", 31 0, L_00000195d931b0e0;  alias, 1 drivers
v00000195d92793a0_0 .net "s0", 31 0, L_00000195d931aeb0;  1 drivers
v00000195d92796c0_0 .net "s1", 31 0, L_00000195d931a200;  1 drivers
v00000195d927d5c0_0 .net "s2", 31 0, L_00000195d931b770;  1 drivers
v00000195d927da20_0 .net "s3", 31 0, L_00000195d931b000;  1 drivers
v00000195d927ea60_0 .net "sel", 1 0, L_00000195d92b18e0;  alias, 1 drivers
L_00000195d92ac7a0 .part L_00000195d92b18e0, 1, 1;
LS_00000195d92ad6a0_0_0 .concat [ 1 1 1 1], L_00000195d931aac0, L_00000195d931aac0, L_00000195d931aac0, L_00000195d931aac0;
LS_00000195d92ad6a0_0_4 .concat [ 1 1 1 1], L_00000195d931aac0, L_00000195d931aac0, L_00000195d931aac0, L_00000195d931aac0;
LS_00000195d92ad6a0_0_8 .concat [ 1 1 1 1], L_00000195d931aac0, L_00000195d931aac0, L_00000195d931aac0, L_00000195d931aac0;
LS_00000195d92ad6a0_0_12 .concat [ 1 1 1 1], L_00000195d931aac0, L_00000195d931aac0, L_00000195d931aac0, L_00000195d931aac0;
LS_00000195d92ad6a0_0_16 .concat [ 1 1 1 1], L_00000195d931aac0, L_00000195d931aac0, L_00000195d931aac0, L_00000195d931aac0;
LS_00000195d92ad6a0_0_20 .concat [ 1 1 1 1], L_00000195d931aac0, L_00000195d931aac0, L_00000195d931aac0, L_00000195d931aac0;
LS_00000195d92ad6a0_0_24 .concat [ 1 1 1 1], L_00000195d931aac0, L_00000195d931aac0, L_00000195d931aac0, L_00000195d931aac0;
LS_00000195d92ad6a0_0_28 .concat [ 1 1 1 1], L_00000195d931aac0, L_00000195d931aac0, L_00000195d931aac0, L_00000195d931aac0;
LS_00000195d92ad6a0_1_0 .concat [ 4 4 4 4], LS_00000195d92ad6a0_0_0, LS_00000195d92ad6a0_0_4, LS_00000195d92ad6a0_0_8, LS_00000195d92ad6a0_0_12;
LS_00000195d92ad6a0_1_4 .concat [ 4 4 4 4], LS_00000195d92ad6a0_0_16, LS_00000195d92ad6a0_0_20, LS_00000195d92ad6a0_0_24, LS_00000195d92ad6a0_0_28;
L_00000195d92ad6a0 .concat [ 16 16 0 0], LS_00000195d92ad6a0_1_0, LS_00000195d92ad6a0_1_4;
L_00000195d92ae1e0 .part L_00000195d92b18e0, 0, 1;
LS_00000195d92acf20_0_0 .concat [ 1 1 1 1], L_00000195d931b3f0, L_00000195d931b3f0, L_00000195d931b3f0, L_00000195d931b3f0;
LS_00000195d92acf20_0_4 .concat [ 1 1 1 1], L_00000195d931b3f0, L_00000195d931b3f0, L_00000195d931b3f0, L_00000195d931b3f0;
LS_00000195d92acf20_0_8 .concat [ 1 1 1 1], L_00000195d931b3f0, L_00000195d931b3f0, L_00000195d931b3f0, L_00000195d931b3f0;
LS_00000195d92acf20_0_12 .concat [ 1 1 1 1], L_00000195d931b3f0, L_00000195d931b3f0, L_00000195d931b3f0, L_00000195d931b3f0;
LS_00000195d92acf20_0_16 .concat [ 1 1 1 1], L_00000195d931b3f0, L_00000195d931b3f0, L_00000195d931b3f0, L_00000195d931b3f0;
LS_00000195d92acf20_0_20 .concat [ 1 1 1 1], L_00000195d931b3f0, L_00000195d931b3f0, L_00000195d931b3f0, L_00000195d931b3f0;
LS_00000195d92acf20_0_24 .concat [ 1 1 1 1], L_00000195d931b3f0, L_00000195d931b3f0, L_00000195d931b3f0, L_00000195d931b3f0;
LS_00000195d92acf20_0_28 .concat [ 1 1 1 1], L_00000195d931b3f0, L_00000195d931b3f0, L_00000195d931b3f0, L_00000195d931b3f0;
LS_00000195d92acf20_1_0 .concat [ 4 4 4 4], LS_00000195d92acf20_0_0, LS_00000195d92acf20_0_4, LS_00000195d92acf20_0_8, LS_00000195d92acf20_0_12;
LS_00000195d92acf20_1_4 .concat [ 4 4 4 4], LS_00000195d92acf20_0_16, LS_00000195d92acf20_0_20, LS_00000195d92acf20_0_24, LS_00000195d92acf20_0_28;
L_00000195d92acf20 .concat [ 16 16 0 0], LS_00000195d92acf20_1_0, LS_00000195d92acf20_1_4;
L_00000195d92ad9c0 .part L_00000195d92b18e0, 1, 1;
LS_00000195d92acac0_0_0 .concat [ 1 1 1 1], L_00000195d9319f60, L_00000195d9319f60, L_00000195d9319f60, L_00000195d9319f60;
LS_00000195d92acac0_0_4 .concat [ 1 1 1 1], L_00000195d9319f60, L_00000195d9319f60, L_00000195d9319f60, L_00000195d9319f60;
LS_00000195d92acac0_0_8 .concat [ 1 1 1 1], L_00000195d9319f60, L_00000195d9319f60, L_00000195d9319f60, L_00000195d9319f60;
LS_00000195d92acac0_0_12 .concat [ 1 1 1 1], L_00000195d9319f60, L_00000195d9319f60, L_00000195d9319f60, L_00000195d9319f60;
LS_00000195d92acac0_0_16 .concat [ 1 1 1 1], L_00000195d9319f60, L_00000195d9319f60, L_00000195d9319f60, L_00000195d9319f60;
LS_00000195d92acac0_0_20 .concat [ 1 1 1 1], L_00000195d9319f60, L_00000195d9319f60, L_00000195d9319f60, L_00000195d9319f60;
LS_00000195d92acac0_0_24 .concat [ 1 1 1 1], L_00000195d9319f60, L_00000195d9319f60, L_00000195d9319f60, L_00000195d9319f60;
LS_00000195d92acac0_0_28 .concat [ 1 1 1 1], L_00000195d9319f60, L_00000195d9319f60, L_00000195d9319f60, L_00000195d9319f60;
LS_00000195d92acac0_1_0 .concat [ 4 4 4 4], LS_00000195d92acac0_0_0, LS_00000195d92acac0_0_4, LS_00000195d92acac0_0_8, LS_00000195d92acac0_0_12;
LS_00000195d92acac0_1_4 .concat [ 4 4 4 4], LS_00000195d92acac0_0_16, LS_00000195d92acac0_0_20, LS_00000195d92acac0_0_24, LS_00000195d92acac0_0_28;
L_00000195d92acac0 .concat [ 16 16 0 0], LS_00000195d92acac0_1_0, LS_00000195d92acac0_1_4;
L_00000195d92ac840 .part L_00000195d92b18e0, 0, 1;
LS_00000195d92ae460_0_0 .concat [ 1 1 1 1], L_00000195d92ac840, L_00000195d92ac840, L_00000195d92ac840, L_00000195d92ac840;
LS_00000195d92ae460_0_4 .concat [ 1 1 1 1], L_00000195d92ac840, L_00000195d92ac840, L_00000195d92ac840, L_00000195d92ac840;
LS_00000195d92ae460_0_8 .concat [ 1 1 1 1], L_00000195d92ac840, L_00000195d92ac840, L_00000195d92ac840, L_00000195d92ac840;
LS_00000195d92ae460_0_12 .concat [ 1 1 1 1], L_00000195d92ac840, L_00000195d92ac840, L_00000195d92ac840, L_00000195d92ac840;
LS_00000195d92ae460_0_16 .concat [ 1 1 1 1], L_00000195d92ac840, L_00000195d92ac840, L_00000195d92ac840, L_00000195d92ac840;
LS_00000195d92ae460_0_20 .concat [ 1 1 1 1], L_00000195d92ac840, L_00000195d92ac840, L_00000195d92ac840, L_00000195d92ac840;
LS_00000195d92ae460_0_24 .concat [ 1 1 1 1], L_00000195d92ac840, L_00000195d92ac840, L_00000195d92ac840, L_00000195d92ac840;
LS_00000195d92ae460_0_28 .concat [ 1 1 1 1], L_00000195d92ac840, L_00000195d92ac840, L_00000195d92ac840, L_00000195d92ac840;
LS_00000195d92ae460_1_0 .concat [ 4 4 4 4], LS_00000195d92ae460_0_0, LS_00000195d92ae460_0_4, LS_00000195d92ae460_0_8, LS_00000195d92ae460_0_12;
LS_00000195d92ae460_1_4 .concat [ 4 4 4 4], LS_00000195d92ae460_0_16, LS_00000195d92ae460_0_20, LS_00000195d92ae460_0_24, LS_00000195d92ae460_0_28;
L_00000195d92ae460 .concat [ 16 16 0 0], LS_00000195d92ae460_1_0, LS_00000195d92ae460_1_4;
L_00000195d92abf80 .part L_00000195d92b18e0, 1, 1;
LS_00000195d92acb60_0_0 .concat [ 1 1 1 1], L_00000195d92abf80, L_00000195d92abf80, L_00000195d92abf80, L_00000195d92abf80;
LS_00000195d92acb60_0_4 .concat [ 1 1 1 1], L_00000195d92abf80, L_00000195d92abf80, L_00000195d92abf80, L_00000195d92abf80;
LS_00000195d92acb60_0_8 .concat [ 1 1 1 1], L_00000195d92abf80, L_00000195d92abf80, L_00000195d92abf80, L_00000195d92abf80;
LS_00000195d92acb60_0_12 .concat [ 1 1 1 1], L_00000195d92abf80, L_00000195d92abf80, L_00000195d92abf80, L_00000195d92abf80;
LS_00000195d92acb60_0_16 .concat [ 1 1 1 1], L_00000195d92abf80, L_00000195d92abf80, L_00000195d92abf80, L_00000195d92abf80;
LS_00000195d92acb60_0_20 .concat [ 1 1 1 1], L_00000195d92abf80, L_00000195d92abf80, L_00000195d92abf80, L_00000195d92abf80;
LS_00000195d92acb60_0_24 .concat [ 1 1 1 1], L_00000195d92abf80, L_00000195d92abf80, L_00000195d92abf80, L_00000195d92abf80;
LS_00000195d92acb60_0_28 .concat [ 1 1 1 1], L_00000195d92abf80, L_00000195d92abf80, L_00000195d92abf80, L_00000195d92abf80;
LS_00000195d92acb60_1_0 .concat [ 4 4 4 4], LS_00000195d92acb60_0_0, LS_00000195d92acb60_0_4, LS_00000195d92acb60_0_8, LS_00000195d92acb60_0_12;
LS_00000195d92acb60_1_4 .concat [ 4 4 4 4], LS_00000195d92acb60_0_16, LS_00000195d92acb60_0_20, LS_00000195d92acb60_0_24, LS_00000195d92acb60_0_28;
L_00000195d92acb60 .concat [ 16 16 0 0], LS_00000195d92acb60_1_0, LS_00000195d92acb60_1_4;
L_00000195d92ac020 .part L_00000195d92b18e0, 0, 1;
LS_00000195d92ad1a0_0_0 .concat [ 1 1 1 1], L_00000195d931a820, L_00000195d931a820, L_00000195d931a820, L_00000195d931a820;
LS_00000195d92ad1a0_0_4 .concat [ 1 1 1 1], L_00000195d931a820, L_00000195d931a820, L_00000195d931a820, L_00000195d931a820;
LS_00000195d92ad1a0_0_8 .concat [ 1 1 1 1], L_00000195d931a820, L_00000195d931a820, L_00000195d931a820, L_00000195d931a820;
LS_00000195d92ad1a0_0_12 .concat [ 1 1 1 1], L_00000195d931a820, L_00000195d931a820, L_00000195d931a820, L_00000195d931a820;
LS_00000195d92ad1a0_0_16 .concat [ 1 1 1 1], L_00000195d931a820, L_00000195d931a820, L_00000195d931a820, L_00000195d931a820;
LS_00000195d92ad1a0_0_20 .concat [ 1 1 1 1], L_00000195d931a820, L_00000195d931a820, L_00000195d931a820, L_00000195d931a820;
LS_00000195d92ad1a0_0_24 .concat [ 1 1 1 1], L_00000195d931a820, L_00000195d931a820, L_00000195d931a820, L_00000195d931a820;
LS_00000195d92ad1a0_0_28 .concat [ 1 1 1 1], L_00000195d931a820, L_00000195d931a820, L_00000195d931a820, L_00000195d931a820;
LS_00000195d92ad1a0_1_0 .concat [ 4 4 4 4], LS_00000195d92ad1a0_0_0, LS_00000195d92ad1a0_0_4, LS_00000195d92ad1a0_0_8, LS_00000195d92ad1a0_0_12;
LS_00000195d92ad1a0_1_4 .concat [ 4 4 4 4], LS_00000195d92ad1a0_0_16, LS_00000195d92ad1a0_0_20, LS_00000195d92ad1a0_0_24, LS_00000195d92ad1a0_0_28;
L_00000195d92ad1a0 .concat [ 16 16 0 0], LS_00000195d92ad1a0_1_0, LS_00000195d92ad1a0_1_4;
L_00000195d92ac3e0 .part L_00000195d92b18e0, 1, 1;
LS_00000195d92ac0c0_0_0 .concat [ 1 1 1 1], L_00000195d92ac3e0, L_00000195d92ac3e0, L_00000195d92ac3e0, L_00000195d92ac3e0;
LS_00000195d92ac0c0_0_4 .concat [ 1 1 1 1], L_00000195d92ac3e0, L_00000195d92ac3e0, L_00000195d92ac3e0, L_00000195d92ac3e0;
LS_00000195d92ac0c0_0_8 .concat [ 1 1 1 1], L_00000195d92ac3e0, L_00000195d92ac3e0, L_00000195d92ac3e0, L_00000195d92ac3e0;
LS_00000195d92ac0c0_0_12 .concat [ 1 1 1 1], L_00000195d92ac3e0, L_00000195d92ac3e0, L_00000195d92ac3e0, L_00000195d92ac3e0;
LS_00000195d92ac0c0_0_16 .concat [ 1 1 1 1], L_00000195d92ac3e0, L_00000195d92ac3e0, L_00000195d92ac3e0, L_00000195d92ac3e0;
LS_00000195d92ac0c0_0_20 .concat [ 1 1 1 1], L_00000195d92ac3e0, L_00000195d92ac3e0, L_00000195d92ac3e0, L_00000195d92ac3e0;
LS_00000195d92ac0c0_0_24 .concat [ 1 1 1 1], L_00000195d92ac3e0, L_00000195d92ac3e0, L_00000195d92ac3e0, L_00000195d92ac3e0;
LS_00000195d92ac0c0_0_28 .concat [ 1 1 1 1], L_00000195d92ac3e0, L_00000195d92ac3e0, L_00000195d92ac3e0, L_00000195d92ac3e0;
LS_00000195d92ac0c0_1_0 .concat [ 4 4 4 4], LS_00000195d92ac0c0_0_0, LS_00000195d92ac0c0_0_4, LS_00000195d92ac0c0_0_8, LS_00000195d92ac0c0_0_12;
LS_00000195d92ac0c0_1_4 .concat [ 4 4 4 4], LS_00000195d92ac0c0_0_16, LS_00000195d92ac0c0_0_20, LS_00000195d92ac0c0_0_24, LS_00000195d92ac0c0_0_28;
L_00000195d92ac0c0 .concat [ 16 16 0 0], LS_00000195d92ac0c0_1_0, LS_00000195d92ac0c0_1_4;
L_00000195d92acd40 .part L_00000195d92b18e0, 0, 1;
LS_00000195d92ac480_0_0 .concat [ 1 1 1 1], L_00000195d92acd40, L_00000195d92acd40, L_00000195d92acd40, L_00000195d92acd40;
LS_00000195d92ac480_0_4 .concat [ 1 1 1 1], L_00000195d92acd40, L_00000195d92acd40, L_00000195d92acd40, L_00000195d92acd40;
LS_00000195d92ac480_0_8 .concat [ 1 1 1 1], L_00000195d92acd40, L_00000195d92acd40, L_00000195d92acd40, L_00000195d92acd40;
LS_00000195d92ac480_0_12 .concat [ 1 1 1 1], L_00000195d92acd40, L_00000195d92acd40, L_00000195d92acd40, L_00000195d92acd40;
LS_00000195d92ac480_0_16 .concat [ 1 1 1 1], L_00000195d92acd40, L_00000195d92acd40, L_00000195d92acd40, L_00000195d92acd40;
LS_00000195d92ac480_0_20 .concat [ 1 1 1 1], L_00000195d92acd40, L_00000195d92acd40, L_00000195d92acd40, L_00000195d92acd40;
LS_00000195d92ac480_0_24 .concat [ 1 1 1 1], L_00000195d92acd40, L_00000195d92acd40, L_00000195d92acd40, L_00000195d92acd40;
LS_00000195d92ac480_0_28 .concat [ 1 1 1 1], L_00000195d92acd40, L_00000195d92acd40, L_00000195d92acd40, L_00000195d92acd40;
LS_00000195d92ac480_1_0 .concat [ 4 4 4 4], LS_00000195d92ac480_0_0, LS_00000195d92ac480_0_4, LS_00000195d92ac480_0_8, LS_00000195d92ac480_0_12;
LS_00000195d92ac480_1_4 .concat [ 4 4 4 4], LS_00000195d92ac480_0_16, LS_00000195d92ac480_0_20, LS_00000195d92ac480_0_24, LS_00000195d92ac480_0_28;
L_00000195d92ac480 .concat [ 16 16 0 0], LS_00000195d92ac480_1_0, LS_00000195d92ac480_1_4;
S_00000195d9275bd0 .scope module, "sel0" "BITWISEand2" 15 20, 15 2 0, S_00000195d9275720;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_00000195d931aeb0 .functor AND 32, L_00000195d92ad6a0, L_00000195d92acf20, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v00000195d9279c60_0 .net "in1", 31 0, L_00000195d92ad6a0;  1 drivers
v00000195d9279d00_0 .net "in2", 31 0, L_00000195d92acf20;  1 drivers
v00000195d9279260_0 .net "out", 31 0, L_00000195d931aeb0;  alias, 1 drivers
S_00000195d9275ef0 .scope module, "sel1" "BITWISEand2" 15 21, 15 2 0, S_00000195d9275720;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_00000195d931a200 .functor AND 32, L_00000195d92acac0, L_00000195d92ae460, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v00000195d92798a0_0 .net "in1", 31 0, L_00000195d92acac0;  1 drivers
v00000195d9279800_0 .net "in2", 31 0, L_00000195d92ae460;  1 drivers
v00000195d92791c0_0 .net "out", 31 0, L_00000195d931a200;  alias, 1 drivers
S_00000195d9276080 .scope module, "sel2" "BITWISEand2" 15 22, 15 2 0, S_00000195d9275720;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_00000195d931b770 .functor AND 32, L_00000195d92acb60, L_00000195d92ad1a0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v00000195d9279ee0_0 .net "in1", 31 0, L_00000195d92acb60;  1 drivers
v00000195d927a200_0 .net "in2", 31 0, L_00000195d92ad1a0;  1 drivers
v00000195d9279440_0 .net "out", 31 0, L_00000195d931b770;  alias, 1 drivers
S_00000195d927b870 .scope module, "sel3" "BITWISEand2" 15 23, 15 2 0, S_00000195d9275720;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_00000195d931b000 .functor AND 32, L_00000195d92ac0c0, L_00000195d92ac480, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v00000195d9279580_0 .net "in1", 31 0, L_00000195d92ac0c0;  1 drivers
v00000195d927a020_0 .net "in2", 31 0, L_00000195d92ac480;  1 drivers
v00000195d927a480_0 .net "out", 31 0, L_00000195d931b000;  alias, 1 drivers
S_00000195d927c1d0 .scope module, "id_ex_buffer1" "ID_EX_buffer1" 3 124, 16 1 0, S_00000195d9049f80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "FLUSH";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 12 "ID_opcode";
    .port_info 4 /INPUT 5 "ID_rs1_ind";
    .port_info 5 /INPUT 5 "ID_rs2_ind";
    .port_info 6 /INPUT 1 "ID_rd_indzero";
    .port_info 7 /INPUT 5 "ID_rd_ind";
    .port_info 8 /INPUT 32 "ID_PC";
    .port_info 9 /INPUT 32 "ID_rs1";
    .port_info 10 /INPUT 32 "ID_rs2";
    .port_info 11 /INPUT 1 "ID_regwrite";
    .port_info 12 /INPUT 1 "ID_memread";
    .port_info 13 /INPUT 1 "ID_memwrite";
    .port_info 14 /INPUT 32 "ID_PFC_to_EX";
    .port_info 15 /INPUT 1 "ID_predicted";
    .port_info 16 /INPUT 1 "ID_is_oper2_immed";
    .port_info 17 /INPUT 1 "ID_is_beq";
    .port_info 18 /INPUT 1 "ID_is_bne";
    .port_info 19 /INPUT 1 "ID_is_jr";
    .port_info 20 /INPUT 1 "ID_is_jal";
    .port_info 21 /INPUT 32 "ID_forward_to_B";
    .port_info 22 /OUTPUT 12 "EX1_opcode";
    .port_info 23 /OUTPUT 5 "EX1_rs1_ind";
    .port_info 24 /OUTPUT 5 "EX1_rs2_ind";
    .port_info 25 /OUTPUT 1 "EX1_rd_indzero";
    .port_info 26 /OUTPUT 5 "EX1_rd_ind";
    .port_info 27 /OUTPUT 32 "EX1_PC";
    .port_info 28 /OUTPUT 32 "EX1_rs1";
    .port_info 29 /OUTPUT 32 "EX1_rs2";
    .port_info 30 /OUTPUT 1 "EX1_regwrite";
    .port_info 31 /OUTPUT 1 "EX1_memread";
    .port_info 32 /OUTPUT 1 "EX1_memwrite";
    .port_info 33 /OUTPUT 32 "EX1_PFC";
    .port_info 34 /OUTPUT 1 "EX1_predicted";
    .port_info 35 /OUTPUT 1 "EX1_is_oper2_immed";
    .port_info 36 /OUTPUT 1 "EX1_is_beq";
    .port_info 37 /OUTPUT 1 "EX1_is_bne";
    .port_info 38 /OUTPUT 1 "EX1_is_jr";
    .port_info 39 /OUTPUT 1 "EX1_is_jal";
    .port_info 40 /OUTPUT 32 "EX1_forward_to_B";
P_00000195d9280710 .param/l "add" 0 9 6, C4<000000100000>;
P_00000195d9280748 .param/l "addi" 0 9 11, C4<001000000000>;
P_00000195d9280780 .param/l "addu" 0 9 6, C4<000000100001>;
P_00000195d92807b8 .param/l "and_" 0 9 6, C4<000000100100>;
P_00000195d92807f0 .param/l "andi" 0 9 11, C4<001100000000>;
P_00000195d9280828 .param/l "beq" 0 9 16, C4<000100000000>;
P_00000195d9280860 .param/l "bne" 0 9 16, C4<000101000000>;
P_00000195d9280898 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_00000195d92808d0 .param/l "j" 0 9 19, C4<000010000000>;
P_00000195d9280908 .param/l "jal" 0 9 19, C4<000011000000>;
P_00000195d9280940 .param/l "jr" 0 9 8, C4<000000001000>;
P_00000195d9280978 .param/l "lw" 0 9 13, C4<100011000000>;
P_00000195d92809b0 .param/l "nor_" 0 9 7, C4<000000100111>;
P_00000195d92809e8 .param/l "or_" 0 9 6, C4<000000100101>;
P_00000195d9280a20 .param/l "ori" 0 9 12, C4<001101000000>;
P_00000195d9280a58 .param/l "sgt" 0 9 8, C4<000000101011>;
P_00000195d9280a90 .param/l "sll" 0 9 7, C4<000000000000>;
P_00000195d9280ac8 .param/l "slt" 0 9 8, C4<000000101010>;
P_00000195d9280b00 .param/l "slti" 0 9 14, C4<001010000000>;
P_00000195d9280b38 .param/l "srl" 0 9 7, C4<000000000010>;
P_00000195d9280b70 .param/l "sub" 0 9 6, C4<000000100010>;
P_00000195d9280ba8 .param/l "subu" 0 9 6, C4<000000100011>;
P_00000195d9280be0 .param/l "sw" 0 9 13, C4<101011000000>;
P_00000195d9280c18 .param/l "xor_" 0 9 7, C4<000000100110>;
P_00000195d9280c50 .param/l "xori" 0 9 12, C4<001110000000>;
v00000195d927eec0_0 .var "EX1_PC", 31 0;
v00000195d927d020_0 .var "EX1_PFC", 31 0;
v00000195d927d8e0_0 .var "EX1_forward_to_B", 31 0;
v00000195d927df20_0 .var "EX1_is_beq", 0 0;
v00000195d927ce40_0 .var "EX1_is_bne", 0 0;
v00000195d927d700_0 .var "EX1_is_jal", 0 0;
v00000195d927dde0_0 .var "EX1_is_jr", 0 0;
v00000195d927e920_0 .var "EX1_is_oper2_immed", 0 0;
v00000195d927dfc0_0 .var "EX1_memread", 0 0;
v00000195d927d480_0 .var "EX1_memwrite", 0 0;
v00000195d927cee0_0 .var "EX1_opcode", 11 0;
v00000195d927e060_0 .var "EX1_predicted", 0 0;
v00000195d927dac0_0 .var "EX1_rd_ind", 4 0;
v00000195d927eb00_0 .var "EX1_rd_indzero", 0 0;
v00000195d927d2a0_0 .var "EX1_regwrite", 0 0;
v00000195d927d340_0 .var "EX1_rs1", 31 0;
v00000195d927d3e0_0 .var "EX1_rs1_ind", 4 0;
v00000195d927d520_0 .var "EX1_rs2", 31 0;
v00000195d927d7a0_0 .var "EX1_rs2_ind", 4 0;
v00000195d927d840_0 .net "FLUSH", 0 0, v00000195d92872b0_0;  alias, 1 drivers
v00000195d927c760_0 .net "ID_PC", 31 0, v00000195d9299ca0_0;  alias, 1 drivers
v00000195d927c940_0 .net "ID_PFC_to_EX", 31 0, L_00000195d92b1020;  alias, 1 drivers
v00000195d927cbc0_0 .net "ID_forward_to_B", 31 0, L_00000195d92b2d80;  alias, 1 drivers
v00000195d927db60_0 .net "ID_is_beq", 0 0, L_00000195d92b30a0;  alias, 1 drivers
v00000195d927e240_0 .net "ID_is_bne", 0 0, L_00000195d92b31e0;  alias, 1 drivers
v00000195d927dc00_0 .net "ID_is_jal", 0 0, L_00000195d92b3be0;  alias, 1 drivers
v00000195d927e100_0 .net "ID_is_jr", 0 0, L_00000195d92b3780;  alias, 1 drivers
v00000195d927e1a0_0 .net "ID_is_oper2_immed", 0 0, L_00000195d92b57d0;  alias, 1 drivers
v00000195d927cc60_0 .net "ID_memread", 0 0, L_00000195d92b3a00;  alias, 1 drivers
v00000195d927e2e0_0 .net "ID_memwrite", 0 0, L_00000195d92b3dc0;  alias, 1 drivers
v00000195d927e380_0 .net "ID_opcode", 11 0, v00000195d9299a20_0;  alias, 1 drivers
v00000195d927e420_0 .net "ID_predicted", 0 0, v00000195d9286270_0;  alias, 1 drivers
v00000195d927e560_0 .net "ID_rd_ind", 4 0, v00000195d92990c0_0;  alias, 1 drivers
v00000195d927ed80_0 .net "ID_rd_indzero", 0 0, L_00000195d92ae280;  1 drivers
v00000195d927e600_0 .net "ID_regwrite", 0 0, L_00000195d92b3d20;  alias, 1 drivers
v00000195d927cd00_0 .net "ID_rs1", 31 0, v00000195d9283890_0;  alias, 1 drivers
v00000195d927e9c0_0 .net "ID_rs1_ind", 4 0, v00000195d9298bc0_0;  alias, 1 drivers
v00000195d927eba0_0 .net "ID_rs2", 31 0, v00000195d9283750_0;  alias, 1 drivers
v00000195d927e6a0_0 .net "ID_rs2_ind", 4 0, v00000195d9299480_0;  alias, 1 drivers
v00000195d927e740_0 .net "clk", 0 0, L_00000195d92b5920;  1 drivers
v00000195d927e7e0_0 .net "rst", 0 0, v00000195d92af180_0;  alias, 1 drivers
E_00000195d920ad90 .event posedge, v00000195d92706a0_0, v00000195d927e740_0;
S_00000195d927b3c0 .scope module, "id_ex_buffer2" "ID_EX_buffer2" 3 142, 16 104 0, S_00000195d9049f80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "FLUSH";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 32 "EX1_ALU_OPER1";
    .port_info 4 /INPUT 32 "EX1_ALU_OPER2";
    .port_info 5 /INPUT 12 "EX1_opcode";
    .port_info 6 /INPUT 5 "EX1_rs1_ind";
    .port_info 7 /INPUT 5 "EX1_rs2_ind";
    .port_info 8 /INPUT 1 "EX1_rd_indzero";
    .port_info 9 /INPUT 5 "EX1_rd_ind";
    .port_info 10 /INPUT 32 "EX1_PC";
    .port_info 11 /INPUT 32 "EX1_rs1";
    .port_info 12 /INPUT 32 "EX1_rs2_out";
    .port_info 13 /INPUT 1 "EX1_regwrite";
    .port_info 14 /INPUT 1 "EX1_memread";
    .port_info 15 /INPUT 1 "EX1_memwrite";
    .port_info 16 /INPUT 1 "EX1_predicted";
    .port_info 17 /INPUT 1 "EX1_is_oper2_immed";
    .port_info 18 /INPUT 1 "EX1_is_beq";
    .port_info 19 /INPUT 1 "EX1_is_bne";
    .port_info 20 /INPUT 1 "EX1_is_jr";
    .port_info 21 /INPUT 1 "EX1_is_jal";
    .port_info 22 /INPUT 32 "EX1_forward_to_B";
    .port_info 23 /INPUT 32 "EX1_PFC_to_IF";
    .port_info 24 /OUTPUT 32 "EX2_ALU_OPER1";
    .port_info 25 /OUTPUT 32 "EX2_ALU_OPER2";
    .port_info 26 /OUTPUT 12 "EX2_opcode";
    .port_info 27 /OUTPUT 5 "EX2_rs1_ind";
    .port_info 28 /OUTPUT 5 "EX2_rs2_ind";
    .port_info 29 /OUTPUT 1 "EX2_rd_indzero";
    .port_info 30 /OUTPUT 5 "EX2_rd_ind";
    .port_info 31 /OUTPUT 32 "EX2_PC";
    .port_info 32 /OUTPUT 32 "EX2_rs1";
    .port_info 33 /OUTPUT 32 "EX2_rs2_out";
    .port_info 34 /OUTPUT 1 "EX2_regwrite";
    .port_info 35 /OUTPUT 1 "EX2_memread";
    .port_info 36 /OUTPUT 1 "EX2_memwrite";
    .port_info 37 /OUTPUT 1 "EX2_predicted";
    .port_info 38 /OUTPUT 1 "EX2_is_oper2_immed";
    .port_info 39 /OUTPUT 1 "EX2_is_beq";
    .port_info 40 /OUTPUT 1 "EX2_is_bne";
    .port_info 41 /OUTPUT 1 "EX2_is_jr";
    .port_info 42 /OUTPUT 1 "EX2_is_jal";
    .port_info 43 /OUTPUT 32 "EX2_forward_to_B";
    .port_info 44 /OUTPUT 32 "EX2_PFC_to_IF";
P_00000195d9280c90 .param/l "add" 0 9 6, C4<000000100000>;
P_00000195d9280cc8 .param/l "addi" 0 9 11, C4<001000000000>;
P_00000195d9280d00 .param/l "addu" 0 9 6, C4<000000100001>;
P_00000195d9280d38 .param/l "and_" 0 9 6, C4<000000100100>;
P_00000195d9280d70 .param/l "andi" 0 9 11, C4<001100000000>;
P_00000195d9280da8 .param/l "beq" 0 9 16, C4<000100000000>;
P_00000195d9280de0 .param/l "bne" 0 9 16, C4<000101000000>;
P_00000195d9280e18 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_00000195d9280e50 .param/l "j" 0 9 19, C4<000010000000>;
P_00000195d9280e88 .param/l "jal" 0 9 19, C4<000011000000>;
P_00000195d9280ec0 .param/l "jr" 0 9 8, C4<000000001000>;
P_00000195d9280ef8 .param/l "lw" 0 9 13, C4<100011000000>;
P_00000195d9280f30 .param/l "nor_" 0 9 7, C4<000000100111>;
P_00000195d9280f68 .param/l "or_" 0 9 6, C4<000000100101>;
P_00000195d9280fa0 .param/l "ori" 0 9 12, C4<001101000000>;
P_00000195d9280fd8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_00000195d9281010 .param/l "sll" 0 9 7, C4<000000000000>;
P_00000195d9281048 .param/l "slt" 0 9 8, C4<000000101010>;
P_00000195d9281080 .param/l "slti" 0 9 14, C4<001010000000>;
P_00000195d92810b8 .param/l "srl" 0 9 7, C4<000000000010>;
P_00000195d92810f0 .param/l "sub" 0 9 6, C4<000000100010>;
P_00000195d9281128 .param/l "subu" 0 9 6, C4<000000100011>;
P_00000195d9281160 .param/l "sw" 0 9 13, C4<101011000000>;
P_00000195d9281198 .param/l "xor_" 0 9 7, C4<000000100110>;
P_00000195d92811d0 .param/l "xori" 0 9 12, C4<001110000000>;
v00000195d927cda0_0 .net "EX1_ALU_OPER1", 31 0, L_00000195d92b5df0;  alias, 1 drivers
v00000195d927ec40_0 .net "EX1_ALU_OPER2", 31 0, L_00000195d931b310;  alias, 1 drivers
v00000195d927ece0_0 .net "EX1_PC", 31 0, v00000195d927eec0_0;  alias, 1 drivers
v00000195d927c800_0 .net "EX1_PFC_to_IF", 31 0, L_00000195d92ac520;  alias, 1 drivers
v00000195d92802c0_0 .net "EX1_forward_to_B", 31 0, v00000195d927d8e0_0;  alias, 1 drivers
v00000195d9280180_0 .net "EX1_is_beq", 0 0, v00000195d927df20_0;  alias, 1 drivers
v00000195d9280040_0 .net "EX1_is_bne", 0 0, v00000195d927ce40_0;  alias, 1 drivers
v00000195d927fdc0_0 .net "EX1_is_jal", 0 0, v00000195d927d700_0;  alias, 1 drivers
v00000195d92804a0_0 .net "EX1_is_jr", 0 0, v00000195d927dde0_0;  alias, 1 drivers
v00000195d927ef60_0 .net "EX1_is_oper2_immed", 0 0, v00000195d927e920_0;  alias, 1 drivers
v00000195d92800e0_0 .net "EX1_memread", 0 0, v00000195d927dfc0_0;  alias, 1 drivers
v00000195d927f640_0 .net "EX1_memwrite", 0 0, v00000195d927d480_0;  alias, 1 drivers
v00000195d9280220_0 .net "EX1_opcode", 11 0, v00000195d927cee0_0;  alias, 1 drivers
v00000195d927f6e0_0 .net "EX1_predicted", 0 0, v00000195d927e060_0;  alias, 1 drivers
v00000195d9280360_0 .net "EX1_rd_ind", 4 0, v00000195d927dac0_0;  alias, 1 drivers
v00000195d927f320_0 .net "EX1_rd_indzero", 0 0, v00000195d927eb00_0;  alias, 1 drivers
v00000195d927f780_0 .net "EX1_regwrite", 0 0, v00000195d927d2a0_0;  alias, 1 drivers
v00000195d927ff00_0 .net "EX1_rs1", 31 0, v00000195d927d340_0;  alias, 1 drivers
v00000195d9280540_0 .net "EX1_rs1_ind", 4 0, v00000195d927d3e0_0;  alias, 1 drivers
v00000195d9280400_0 .net "EX1_rs2_ind", 4 0, v00000195d927d7a0_0;  alias, 1 drivers
v00000195d92805e0_0 .net "EX1_rs2_out", 31 0, L_00000195d931b0e0;  alias, 1 drivers
v00000195d927f000_0 .var "EX2_ALU_OPER1", 31 0;
v00000195d927f960_0 .var "EX2_ALU_OPER2", 31 0;
v00000195d927fbe0_0 .var "EX2_PC", 31 0;
v00000195d927f0a0_0 .var "EX2_PFC_to_IF", 31 0;
v00000195d927fa00_0 .var "EX2_forward_to_B", 31 0;
v00000195d927f8c0_0 .var "EX2_is_beq", 0 0;
v00000195d927f140_0 .var "EX2_is_bne", 0 0;
v00000195d927f1e0_0 .var "EX2_is_jal", 0 0;
v00000195d927f280_0 .var "EX2_is_jr", 0 0;
v00000195d927fd20_0 .var "EX2_is_oper2_immed", 0 0;
v00000195d927f3c0_0 .var "EX2_memread", 0 0;
v00000195d927f820_0 .var "EX2_memwrite", 0 0;
v00000195d927f460_0 .var "EX2_opcode", 11 0;
v00000195d927f500_0 .var "EX2_predicted", 0 0;
v00000195d927f5a0_0 .var "EX2_rd_ind", 4 0;
v00000195d927faa0_0 .var "EX2_rd_indzero", 0 0;
v00000195d927fb40_0 .var "EX2_regwrite", 0 0;
v00000195d927fc80_0 .var "EX2_rs1", 31 0;
v00000195d927fe60_0 .var "EX2_rs1_ind", 4 0;
v00000195d927ffa0_0 .var "EX2_rs2_ind", 4 0;
v00000195d9287fd0_0 .var "EX2_rs2_out", 31 0;
v00000195d9286590_0 .net "FLUSH", 0 0, v00000195d9287670_0;  alias, 1 drivers
v00000195d92882f0_0 .net "clk", 0 0, L_00000195d931a7b0;  1 drivers
v00000195d92878f0_0 .net "rst", 0 0, v00000195d92af180_0;  alias, 1 drivers
E_00000195d920afd0 .event posedge, v00000195d92706a0_0, v00000195d92882f0_0;
S_00000195d927aa60 .scope module, "id_stage" "ID_stage" 3 102, 17 2 0, S_00000195d9049f80;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "pc";
    .port_info 1 /INPUT 32 "inst";
    .port_info 2 /INPUT 12 "ID_opcode";
    .port_info 3 /INPUT 12 "EX1_opcode";
    .port_info 4 /INPUT 12 "EX2_opcode";
    .port_info 5 /INPUT 1 "EX1_memread";
    .port_info 6 /INPUT 1 "EX2_memread";
    .port_info 7 /INPUT 32 "wr_reg_data";
    .port_info 8 /INPUT 5 "ID_rs1_ind";
    .port_info 9 /INPUT 5 "ID_rs2_ind";
    .port_info 10 /INPUT 1 "EX1_rd_indzero";
    .port_info 11 /INPUT 5 "EX1_rd_ind";
    .port_info 12 /INPUT 1 "EX2_rd_indzero";
    .port_info 13 /INPUT 5 "EX2_rd_ind";
    .port_info 14 /INPUT 5 "WB_rd_ind";
    .port_info 15 /OUTPUT 1 "ID_EX1_flush";
    .port_info 16 /OUTPUT 1 "ID_EX2_flush";
    .port_info 17 /INPUT 1 "Wrong_prediction";
    .port_info 18 /INPUT 1 "clk";
    .port_info 19 /OUTPUT 32 "PFC_to_IF";
    .port_info 20 /OUTPUT 32 "PFC_to_EX";
    .port_info 21 /INOUT 1 "predicted_to_EX";
    .port_info 22 /OUTPUT 32 "rs1";
    .port_info 23 /OUTPUT 32 "rs2";
    .port_info 24 /OUTPUT 3 "PC_src";
    .port_info 25 /OUTPUT 1 "pc_write";
    .port_info 26 /OUTPUT 1 "IF_ID_write";
    .port_info 27 /OUTPUT 1 "IF_ID_flush";
    .port_info 28 /INPUT 1 "reg_write_from_wb";
    .port_info 29 /OUTPUT 1 "reg_write";
    .port_info 30 /OUTPUT 1 "mem_read";
    .port_info 31 /OUTPUT 1 "mem_write";
    .port_info 32 /INPUT 1 "rst";
    .port_info 33 /OUTPUT 1 "is_oper2_immed";
    .port_info 34 /OUTPUT 1 "ID_is_beq";
    .port_info 35 /OUTPUT 1 "ID_is_bne";
    .port_info 36 /OUTPUT 1 "ID_is_jr";
    .port_info 37 /OUTPUT 1 "ID_is_jal";
    .port_info 38 /OUTPUT 1 "ID_is_j";
    .port_info 39 /OUTPUT 1 "is_branch_and_taken";
    .port_info 40 /OUTPUT 32 "forward_to_B";
P_00000195d9289220 .param/l "add" 0 9 6, C4<000000100000>;
P_00000195d9289258 .param/l "addi" 0 9 11, C4<001000000000>;
P_00000195d9289290 .param/l "addu" 0 9 6, C4<000000100001>;
P_00000195d92892c8 .param/l "and_" 0 9 6, C4<000000100100>;
P_00000195d9289300 .param/l "andi" 0 9 11, C4<001100000000>;
P_00000195d9289338 .param/l "beq" 0 9 16, C4<000100000000>;
P_00000195d9289370 .param/l "bne" 0 9 16, C4<000101000000>;
P_00000195d92893a8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_00000195d92893e0 .param/l "j" 0 9 19, C4<000010000000>;
P_00000195d9289418 .param/l "jal" 0 9 19, C4<000011000000>;
P_00000195d9289450 .param/l "jr" 0 9 8, C4<000000001000>;
P_00000195d9289488 .param/l "lw" 0 9 13, C4<100011000000>;
P_00000195d92894c0 .param/l "nor_" 0 9 7, C4<000000100111>;
P_00000195d92894f8 .param/l "or_" 0 9 6, C4<000000100101>;
P_00000195d9289530 .param/l "ori" 0 9 12, C4<001101000000>;
P_00000195d9289568 .param/l "sgt" 0 9 8, C4<000000101011>;
P_00000195d92895a0 .param/l "sll" 0 9 7, C4<000000000000>;
P_00000195d92895d8 .param/l "slt" 0 9 8, C4<000000101010>;
P_00000195d9289610 .param/l "slti" 0 9 14, C4<001010000000>;
P_00000195d9289648 .param/l "srl" 0 9 7, C4<000000000010>;
P_00000195d9289680 .param/l "sub" 0 9 6, C4<000000100010>;
P_00000195d92896b8 .param/l "subu" 0 9 6, C4<000000100011>;
P_00000195d92896f0 .param/l "sw" 0 9 13, C4<101011000000>;
P_00000195d9289728 .param/l "xor_" 0 9 7, C4<000000100110>;
P_00000195d9289760 .param/l "xori" 0 9 12, C4<001110000000>;
L_00000195d92b5840 .functor OR 1, L_00000195d92b30a0, L_00000195d92b31e0, C4<0>, C4<0>;
L_00000195d92b4420 .functor AND 1, L_00000195d92b5840, L_00000195d92b47a0, C4<1>, C4<1>;
L_00000195d92b4650 .functor OR 1, L_00000195d92b30a0, L_00000195d92b31e0, C4<0>, C4<0>;
L_00000195d92b5990 .functor AND 1, L_00000195d92b4650, L_00000195d92b47a0, C4<1>, C4<1>;
L_00000195d92b4260 .functor OR 1, L_00000195d92b30a0, L_00000195d92b31e0, C4<0>, C4<0>;
L_00000195d92b4ff0 .functor AND 1, L_00000195d92b4260, v00000195d9286270_0, C4<1>, C4<1>;
v00000195d9284010_0 .net "EX1_memread", 0 0, v00000195d927dfc0_0;  alias, 1 drivers
v00000195d9284650_0 .net "EX1_opcode", 11 0, v00000195d927cee0_0;  alias, 1 drivers
v00000195d92854b0_0 .net "EX1_rd_ind", 4 0, v00000195d927dac0_0;  alias, 1 drivers
v00000195d9283c50_0 .net "EX1_rd_indzero", 0 0, v00000195d927eb00_0;  alias, 1 drivers
v00000195d92843d0_0 .net "EX2_memread", 0 0, v00000195d927f3c0_0;  alias, 1 drivers
v00000195d9285cd0_0 .net "EX2_opcode", 11 0, v00000195d927f460_0;  alias, 1 drivers
v00000195d9286090_0 .net "EX2_rd_ind", 4 0, v00000195d927f5a0_0;  alias, 1 drivers
v00000195d92840b0_0 .net "EX2_rd_indzero", 0 0, v00000195d927faa0_0;  alias, 1 drivers
v00000195d9285a50_0 .net "ID_EX1_flush", 0 0, v00000195d92872b0_0;  alias, 1 drivers
v00000195d92855f0_0 .net "ID_EX2_flush", 0 0, v00000195d9287670_0;  alias, 1 drivers
v00000195d9284e70_0 .net "ID_is_beq", 0 0, L_00000195d92b30a0;  alias, 1 drivers
v00000195d92848d0_0 .net "ID_is_bne", 0 0, L_00000195d92b31e0;  alias, 1 drivers
v00000195d9284b50_0 .net "ID_is_j", 0 0, L_00000195d92b3960;  alias, 1 drivers
v00000195d9284830_0 .net "ID_is_jal", 0 0, L_00000195d92b3be0;  alias, 1 drivers
v00000195d9284bf0_0 .net "ID_is_jr", 0 0, L_00000195d92b3780;  alias, 1 drivers
v00000195d9286130_0 .net "ID_opcode", 11 0, v00000195d9299a20_0;  alias, 1 drivers
v00000195d9284150_0 .net "ID_rs1_ind", 4 0, v00000195d9298bc0_0;  alias, 1 drivers
v00000195d9283a70_0 .net "ID_rs2_ind", 4 0, v00000195d9299480_0;  alias, 1 drivers
v00000195d9284c90_0 .net "IF_ID_flush", 0 0, v00000195d9288b10_0;  alias, 1 drivers
v00000195d9285af0_0 .net "IF_ID_write", 0 0, v00000195d9288a70_0;  alias, 1 drivers
v00000195d9283e30_0 .net "PC_src", 2 0, L_00000195d92b27e0;  alias, 1 drivers
v00000195d9284290_0 .net "PFC_to_EX", 31 0, L_00000195d92b1020;  alias, 1 drivers
v00000195d9285870_0 .net "PFC_to_IF", 31 0, L_00000195d92b17a0;  alias, 1 drivers
v00000195d9284790_0 .net "WB_rd_ind", 4 0, v00000195d929b460_0;  alias, 1 drivers
v00000195d9284470_0 .net "Wrong_prediction", 0 0, L_00000195d931bc40;  alias, 1 drivers
v00000195d9285410_0 .net *"_ivl_11", 0 0, L_00000195d92b5990;  1 drivers
v00000195d9284970_0 .net *"_ivl_13", 9 0, L_00000195d92b1e80;  1 drivers
v00000195d9284d30_0 .net *"_ivl_15", 9 0, L_00000195d92b12a0;  1 drivers
v00000195d9284dd0_0 .net *"_ivl_16", 9 0, L_00000195d92b10c0;  1 drivers
v00000195d92846f0_0 .net *"_ivl_19", 9 0, L_00000195d92b2f60;  1 drivers
v00000195d9284510_0 .net *"_ivl_20", 9 0, L_00000195d92b33c0;  1 drivers
v00000195d9285690_0 .net *"_ivl_25", 0 0, L_00000195d92b4260;  1 drivers
v00000195d9285730_0 .net *"_ivl_27", 0 0, L_00000195d92b4ff0;  1 drivers
v00000195d9285d70_0 .net *"_ivl_29", 9 0, L_00000195d92b1c00;  1 drivers
v00000195d9284a10_0 .net *"_ivl_3", 0 0, L_00000195d92b5840;  1 drivers
L_00000195d92d01f0 .functor BUFT 1, C4<0000000001>, C4<0>, C4<0>, C4<0>;
v00000195d9284f10_0 .net/2u *"_ivl_30", 9 0, L_00000195d92d01f0;  1 drivers
v00000195d92861d0_0 .net *"_ivl_32", 9 0, L_00000195d92b15c0;  1 drivers
v00000195d9284ab0_0 .net *"_ivl_35", 9 0, L_00000195d92b2060;  1 drivers
v00000195d92845b0_0 .net *"_ivl_37", 9 0, L_00000195d92b13e0;  1 drivers
v00000195d9284330_0 .net *"_ivl_38", 9 0, L_00000195d92b2600;  1 drivers
v00000195d92857d0_0 .net *"_ivl_40", 9 0, L_00000195d92b24c0;  1 drivers
L_00000195d92d0238 .functor BUFT 1, C4<0000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000195d92841f0_0 .net/2s *"_ivl_45", 21 0, L_00000195d92d0238;  1 drivers
L_00000195d92d0280 .functor BUFT 1, C4<0000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000195d92859b0_0 .net/2s *"_ivl_50", 21 0, L_00000195d92d0280;  1 drivers
v00000195d9285050_0 .net *"_ivl_9", 0 0, L_00000195d92b4650;  1 drivers
v00000195d9285910_0 .net "clk", 0 0, L_00000195d91ec000;  alias, 1 drivers
v00000195d92850f0_0 .net "forward_to_B", 31 0, L_00000195d92b2d80;  alias, 1 drivers
v00000195d9285190_0 .net "imm", 31 0, v00000195d9282d50_0;  1 drivers
v00000195d9283cf0_0 .net "inst", 31 0, v00000195d9283ed0_0;  alias, 1 drivers
v00000195d9283f70_0 .net "is_branch_and_taken", 0 0, L_00000195d92b4420;  alias, 1 drivers
v00000195d9285230_0 .net "is_oper2_immed", 0 0, L_00000195d92b57d0;  alias, 1 drivers
v00000195d92852d0_0 .net "mem_read", 0 0, L_00000195d92b3a00;  alias, 1 drivers
v00000195d9285370_0 .net "mem_write", 0 0, L_00000195d92b3dc0;  alias, 1 drivers
v00000195d9285550_0 .net "pc", 31 0, v00000195d9299ca0_0;  alias, 1 drivers
v00000195d9285b90_0 .net "pc_write", 0 0, v00000195d9289150_0;  alias, 1 drivers
v00000195d9283d90_0 .net "predicted", 0 0, L_00000195d92b47a0;  1 drivers
v00000195d9285c30_0 .net "predicted_to_EX", 0 0, v00000195d9286270_0;  alias, 1 drivers
v00000195d9285e10_0 .net "reg_write", 0 0, L_00000195d92b3d20;  alias, 1 drivers
v00000195d9283b10_0 .net "reg_write_from_wb", 0 0, v00000195d929c5e0_0;  alias, 1 drivers
v00000195d9285eb0_0 .net "rs1", 31 0, v00000195d9283890_0;  alias, 1 drivers
v00000195d9285f50_0 .net "rs2", 31 0, v00000195d9283750_0;  alias, 1 drivers
v00000195d9283bb0_0 .net "rst", 0 0, v00000195d92af180_0;  alias, 1 drivers
v00000195d9285ff0_0 .net "wr_reg_data", 31 0, L_00000195d931bd20;  alias, 1 drivers
L_00000195d92b2d80 .functor MUXZ 32, v00000195d9283750_0, v00000195d9282d50_0, L_00000195d92b57d0, C4<>;
L_00000195d92b1e80 .part v00000195d9299ca0_0, 0, 10;
L_00000195d92b12a0 .part v00000195d9283ed0_0, 0, 10;
L_00000195d92b10c0 .arith/sum 10, L_00000195d92b1e80, L_00000195d92b12a0;
L_00000195d92b2f60 .part v00000195d9283ed0_0, 0, 10;
L_00000195d92b33c0 .functor MUXZ 10, L_00000195d92b2f60, L_00000195d92b10c0, L_00000195d92b5990, C4<>;
L_00000195d92b1c00 .part v00000195d9299ca0_0, 0, 10;
L_00000195d92b15c0 .arith/sum 10, L_00000195d92b1c00, L_00000195d92d01f0;
L_00000195d92b2060 .part v00000195d9299ca0_0, 0, 10;
L_00000195d92b13e0 .part v00000195d9283ed0_0, 0, 10;
L_00000195d92b2600 .arith/sum 10, L_00000195d92b2060, L_00000195d92b13e0;
L_00000195d92b24c0 .functor MUXZ 10, L_00000195d92b2600, L_00000195d92b15c0, L_00000195d92b4ff0, C4<>;
L_00000195d92b17a0 .concat8 [ 10 22 0 0], L_00000195d92b33c0, L_00000195d92d0238;
L_00000195d92b1020 .concat8 [ 10 22 0 0], L_00000195d92b24c0, L_00000195d92d0280;
S_00000195d927bb90 .scope module, "BR" "BranchResolver" 17 42, 18 2 0, S_00000195d927aa60;
 .timescale 0 0;
    .port_info 0 /OUTPUT 3 "PC_src";
    .port_info 1 /INPUT 12 "ID_opcode";
    .port_info 2 /INPUT 12 "EX1_opcode";
    .port_info 3 /INPUT 12 "EX2_opcode";
    .port_info 4 /OUTPUT 1 "predicted";
    .port_info 5 /OUTPUT 1 "predicted_to_EX";
    .port_info 6 /INPUT 1 "Wrong_prediction";
    .port_info 7 /INPUT 1 "rst";
    .port_info 8 /INPUT 1 "clk";
P_00000195d92897a0 .param/l "add" 0 9 6, C4<000000100000>;
P_00000195d92897d8 .param/l "addi" 0 9 11, C4<001000000000>;
P_00000195d9289810 .param/l "addu" 0 9 6, C4<000000100001>;
P_00000195d9289848 .param/l "and_" 0 9 6, C4<000000100100>;
P_00000195d9289880 .param/l "andi" 0 9 11, C4<001100000000>;
P_00000195d92898b8 .param/l "beq" 0 9 16, C4<000100000000>;
P_00000195d92898f0 .param/l "bne" 0 9 16, C4<000101000000>;
P_00000195d9289928 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_00000195d9289960 .param/l "j" 0 9 19, C4<000010000000>;
P_00000195d9289998 .param/l "jal" 0 9 19, C4<000011000000>;
P_00000195d92899d0 .param/l "jr" 0 9 8, C4<000000001000>;
P_00000195d9289a08 .param/l "lw" 0 9 13, C4<100011000000>;
P_00000195d9289a40 .param/l "nor_" 0 9 7, C4<000000100111>;
P_00000195d9289a78 .param/l "or_" 0 9 6, C4<000000100101>;
P_00000195d9289ab0 .param/l "ori" 0 9 12, C4<001101000000>;
P_00000195d9289ae8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_00000195d9289b20 .param/l "sll" 0 9 7, C4<000000000000>;
P_00000195d9289b58 .param/l "slt" 0 9 8, C4<000000101010>;
P_00000195d9289b90 .param/l "slti" 0 9 14, C4<001010000000>;
P_00000195d9289bc8 .param/l "srl" 0 9 7, C4<000000000010>;
P_00000195d9289c00 .param/l "sub" 0 9 6, C4<000000100010>;
P_00000195d9289c38 .param/l "subu" 0 9 6, C4<000000100011>;
P_00000195d9289c70 .param/l "sw" 0 9 13, C4<101011000000>;
P_00000195d9289ca8 .param/l "xor_" 0 9 7, C4<000000100110>;
P_00000195d9289ce0 .param/l "xori" 0 9 12, C4<001110000000>;
L_00000195d92b4810 .functor OR 1, L_00000195d92b47a0, L_00000195d92b2920, C4<0>, C4<0>;
L_00000195d92b55a0 .functor OR 1, L_00000195d92b4810, L_00000195d92b2ba0, C4<0>, C4<0>;
v00000195d9286770_0 .net "EX1_opcode", 11 0, v00000195d927cee0_0;  alias, 1 drivers
v00000195d9288750_0 .net "EX2_opcode", 11 0, v00000195d927f460_0;  alias, 1 drivers
v00000195d92881b0_0 .net "ID_opcode", 11 0, v00000195d9299a20_0;  alias, 1 drivers
v00000195d9287b70_0 .net "PC_src", 2 0, L_00000195d92b27e0;  alias, 1 drivers
v00000195d9288390_0 .net "Wrong_prediction", 0 0, L_00000195d931bc40;  alias, 1 drivers
L_00000195d92d03e8 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v00000195d9287df0_0 .net/2u *"_ivl_0", 2 0, L_00000195d92d03e8;  1 drivers
v00000195d92864f0_0 .net *"_ivl_10", 0 0, L_00000195d92b0f80;  1 drivers
L_00000195d92d0508 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v00000195d92884d0_0 .net/2u *"_ivl_12", 2 0, L_00000195d92d0508;  1 drivers
L_00000195d92d0550 .functor BUFT 1, C4<000010000000>, C4<0>, C4<0>, C4<0>;
v00000195d9287030_0 .net/2u *"_ivl_14", 11 0, L_00000195d92d0550;  1 drivers
v00000195d9288890_0 .net *"_ivl_16", 0 0, L_00000195d92b2920;  1 drivers
v00000195d9286810_0 .net *"_ivl_19", 0 0, L_00000195d92b4810;  1 drivers
L_00000195d92d0430 .functor BUFT 1, C4<111111000000>, C4<0>, C4<0>, C4<0>;
v00000195d92889d0_0 .net/2u *"_ivl_2", 11 0, L_00000195d92d0430;  1 drivers
L_00000195d92d0598 .functor BUFT 1, C4<000011000000>, C4<0>, C4<0>, C4<0>;
v00000195d92873f0_0 .net/2u *"_ivl_20", 11 0, L_00000195d92d0598;  1 drivers
v00000195d9286310_0 .net *"_ivl_22", 0 0, L_00000195d92b2ba0;  1 drivers
v00000195d9287cb0_0 .net *"_ivl_25", 0 0, L_00000195d92b55a0;  1 drivers
L_00000195d92d05e0 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v00000195d9286a90_0 .net/2u *"_ivl_26", 2 0, L_00000195d92d05e0;  1 drivers
L_00000195d92d0628 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v00000195d9288570_0 .net/2u *"_ivl_28", 2 0, L_00000195d92d0628;  1 drivers
v00000195d92868b0_0 .net *"_ivl_30", 2 0, L_00000195d92b1f20;  1 drivers
v00000195d9286b30_0 .net *"_ivl_32", 2 0, L_00000195d92b2740;  1 drivers
v00000195d9287170_0 .net *"_ivl_34", 2 0, L_00000195d92b1fc0;  1 drivers
v00000195d9287490_0 .net *"_ivl_4", 0 0, L_00000195d92b1ca0;  1 drivers
L_00000195d92d0478 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v00000195d9287210_0 .net/2u *"_ivl_6", 2 0, L_00000195d92d0478;  1 drivers
L_00000195d92d04c0 .functor BUFT 1, C4<000000001000>, C4<0>, C4<0>, C4<0>;
v00000195d9286450_0 .net/2u *"_ivl_8", 11 0, L_00000195d92d04c0;  1 drivers
v00000195d92886b0_0 .net "clk", 0 0, L_00000195d91ec000;  alias, 1 drivers
v00000195d92870d0_0 .net "predicted", 0 0, L_00000195d92b47a0;  alias, 1 drivers
v00000195d9287e90_0 .net "predicted_to_EX", 0 0, v00000195d9286270_0;  alias, 1 drivers
v00000195d9286bd0_0 .net "rst", 0 0, v00000195d92af180_0;  alias, 1 drivers
v00000195d9286c70_0 .net "state", 1 0, v00000195d9288930_0;  1 drivers
L_00000195d92b1ca0 .cmp/eq 12, v00000195d9299a20_0, L_00000195d92d0430;
L_00000195d92b0f80 .cmp/eq 12, v00000195d927cee0_0, L_00000195d92d04c0;
L_00000195d92b2920 .cmp/eq 12, v00000195d9299a20_0, L_00000195d92d0550;
L_00000195d92b2ba0 .cmp/eq 12, v00000195d9299a20_0, L_00000195d92d0598;
L_00000195d92b1f20 .functor MUXZ 3, L_00000195d92d0628, L_00000195d92d05e0, L_00000195d92b55a0, C4<>;
L_00000195d92b2740 .functor MUXZ 3, L_00000195d92b1f20, L_00000195d92d0508, L_00000195d92b0f80, C4<>;
L_00000195d92b1fc0 .functor MUXZ 3, L_00000195d92b2740, L_00000195d92d0478, L_00000195d92b1ca0, C4<>;
L_00000195d92b27e0 .functor MUXZ 3, L_00000195d92b1fc0, L_00000195d92d03e8, L_00000195d931bc40, C4<>;
S_00000195d927a8d0 .scope module, "BPU" "BranchPredictor" 18 24, 19 1 0, S_00000195d927bb90;
 .timescale 0 0;
    .port_info 0 /INPUT 12 "ID_opcode";
    .port_info 1 /INPUT 12 "EX_opcode";
    .port_info 2 /OUTPUT 1 "predicted";
    .port_info 3 /OUTPUT 1 "predicted_to_EX";
    .port_info 4 /INPUT 1 "Wrong_prediction";
    .port_info 5 /INPUT 1 "rst";
    .port_info 6 /OUTPUT 2 "state";
    .port_info 7 /INPUT 1 "clk";
P_00000195d9289d20 .param/l "add" 0 9 6, C4<000000100000>;
P_00000195d9289d58 .param/l "addi" 0 9 11, C4<001000000000>;
P_00000195d9289d90 .param/l "addu" 0 9 6, C4<000000100001>;
P_00000195d9289dc8 .param/l "and_" 0 9 6, C4<000000100100>;
P_00000195d9289e00 .param/l "andi" 0 9 11, C4<001100000000>;
P_00000195d9289e38 .param/l "beq" 0 9 16, C4<000100000000>;
P_00000195d9289e70 .param/l "bne" 0 9 16, C4<000101000000>;
P_00000195d9289ea8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_00000195d9289ee0 .param/l "j" 0 9 19, C4<000010000000>;
P_00000195d9289f18 .param/l "jal" 0 9 19, C4<000011000000>;
P_00000195d9289f50 .param/l "jr" 0 9 8, C4<000000001000>;
P_00000195d9289f88 .param/l "lw" 0 9 13, C4<100011000000>;
P_00000195d9289fc0 .param/l "nor_" 0 9 7, C4<000000100111>;
P_00000195d9289ff8 .param/l "or_" 0 9 6, C4<000000100101>;
P_00000195d928a030 .param/l "ori" 0 9 12, C4<001101000000>;
P_00000195d928a068 .param/l "sgt" 0 9 8, C4<000000101011>;
P_00000195d928a0a0 .param/l "sll" 0 9 7, C4<000000000000>;
P_00000195d928a0d8 .param/l "slt" 0 9 8, C4<000000101010>;
P_00000195d928a110 .param/l "slti" 0 9 14, C4<001010000000>;
P_00000195d928a148 .param/l "srl" 0 9 7, C4<000000000010>;
P_00000195d928a180 .param/l "sub" 0 9 6, C4<000000100010>;
P_00000195d928a1b8 .param/l "subu" 0 9 6, C4<000000100011>;
P_00000195d928a1f0 .param/l "sw" 0 9 13, C4<101011000000>;
P_00000195d928a228 .param/l "xor_" 0 9 7, C4<000000100110>;
P_00000195d928a260 .param/l "xori" 0 9 12, C4<001110000000>;
L_00000195d92b42d0 .functor OR 1, L_00000195d92b35a0, L_00000195d92b3140, C4<0>, C4<0>;
L_00000195d92b43b0 .functor OR 1, L_00000195d92b3640, L_00000195d92b3320, C4<0>, C4<0>;
L_00000195d92b5a00 .functor AND 1, L_00000195d92b42d0, L_00000195d92b43b0, C4<1>, C4<1>;
L_00000195d92b4490 .functor NOT 1, L_00000195d92b5a00, C4<0>, C4<0>, C4<0>;
L_00000195d92b4500 .functor OR 1, v00000195d92af180_0, L_00000195d92b4490, C4<0>, C4<0>;
L_00000195d92b47a0 .functor NOT 1, L_00000195d92b4500, C4<0>, C4<0>, C4<0>;
v00000195d92887f0_0 .net "EX_opcode", 11 0, v00000195d927f460_0;  alias, 1 drivers
v00000195d9288110_0 .net "ID_opcode", 11 0, v00000195d9299a20_0;  alias, 1 drivers
v00000195d9287ad0_0 .net "Wrong_prediction", 0 0, L_00000195d931bc40;  alias, 1 drivers
L_00000195d92d02c8 .functor BUFT 1, C4<000100000000>, C4<0>, C4<0>, C4<0>;
v00000195d9286950_0 .net/2u *"_ivl_0", 11 0, L_00000195d92d02c8;  1 drivers
L_00000195d92d0358 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v00000195d92863b0_0 .net/2u *"_ivl_10", 1 0, L_00000195d92d0358;  1 drivers
v00000195d9286db0_0 .net *"_ivl_12", 0 0, L_00000195d92b3640;  1 drivers
L_00000195d92d03a0 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v00000195d9288070_0 .net/2u *"_ivl_14", 1 0, L_00000195d92d03a0;  1 drivers
v00000195d9286630_0 .net *"_ivl_16", 0 0, L_00000195d92b3320;  1 drivers
v00000195d9287530_0 .net *"_ivl_19", 0 0, L_00000195d92b43b0;  1 drivers
v00000195d9287f30_0 .net *"_ivl_2", 0 0, L_00000195d92b35a0;  1 drivers
v00000195d9288610_0 .net *"_ivl_21", 0 0, L_00000195d92b5a00;  1 drivers
v00000195d9287990_0 .net *"_ivl_22", 0 0, L_00000195d92b4490;  1 drivers
v00000195d9287850_0 .net *"_ivl_25", 0 0, L_00000195d92b4500;  1 drivers
L_00000195d92d0310 .functor BUFT 1, C4<000101000000>, C4<0>, C4<0>, C4<0>;
v00000195d9288430_0 .net/2u *"_ivl_4", 11 0, L_00000195d92d0310;  1 drivers
v00000195d92866d0_0 .net *"_ivl_6", 0 0, L_00000195d92b3140;  1 drivers
v00000195d9287350_0 .net *"_ivl_9", 0 0, L_00000195d92b42d0;  1 drivers
v00000195d92869f0_0 .net "clk", 0 0, L_00000195d91ec000;  alias, 1 drivers
v00000195d9288250_0 .net "predicted", 0 0, L_00000195d92b47a0;  alias, 1 drivers
v00000195d9286270_0 .var "predicted_to_EX", 0 0;
v00000195d9287a30_0 .net "rst", 0 0, v00000195d92af180_0;  alias, 1 drivers
v00000195d9288930_0 .var "state", 1 0;
E_00000195d920b5d0 .event posedge, v00000195d92869f0_0, v00000195d92706a0_0;
L_00000195d92b35a0 .cmp/eq 12, v00000195d9299a20_0, L_00000195d92d02c8;
L_00000195d92b3140 .cmp/eq 12, v00000195d9299a20_0, L_00000195d92d0310;
L_00000195d92b3640 .cmp/eq 2, v00000195d9288930_0, L_00000195d92d0358;
L_00000195d92b3320 .cmp/eq 2, v00000195d9288930_0, L_00000195d92d03a0;
S_00000195d927b0a0 .scope module, "SDU" "StallDetectionUnit" 17 46, 20 1 0, S_00000195d927aa60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "Wrong_prediction";
    .port_info 1 /INPUT 12 "ID_opcode";
    .port_info 2 /INPUT 1 "EX1_memread";
    .port_info 3 /INPUT 1 "EX2_memread";
    .port_info 4 /INPUT 5 "ID_rs1_ind";
    .port_info 5 /INPUT 5 "ID_rs2_ind";
    .port_info 6 /INPUT 1 "EX1_rd_indzero";
    .port_info 7 /INPUT 5 "EX1_rd_ind";
    .port_info 8 /INPUT 1 "EX2_rd_indzero";
    .port_info 9 /INPUT 5 "EX2_rd_ind";
    .port_info 10 /OUTPUT 1 "PC_Write";
    .port_info 11 /OUTPUT 1 "IF_ID_Write";
    .port_info 12 /OUTPUT 1 "IF_ID_flush";
    .port_info 13 /OUTPUT 1 "ID_EX1_flush";
    .port_info 14 /OUTPUT 1 "ID_EX2_flush";
P_00000195d928c2b0 .param/l "add" 0 9 6, C4<000000100000>;
P_00000195d928c2e8 .param/l "addi" 0 9 11, C4<001000000000>;
P_00000195d928c320 .param/l "addu" 0 9 6, C4<000000100001>;
P_00000195d928c358 .param/l "and_" 0 9 6, C4<000000100100>;
P_00000195d928c390 .param/l "andi" 0 9 11, C4<001100000000>;
P_00000195d928c3c8 .param/l "beq" 0 9 16, C4<000100000000>;
P_00000195d928c400 .param/l "bne" 0 9 16, C4<000101000000>;
P_00000195d928c438 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_00000195d928c470 .param/l "j" 0 9 19, C4<000010000000>;
P_00000195d928c4a8 .param/l "jal" 0 9 19, C4<000011000000>;
P_00000195d928c4e0 .param/l "jr" 0 9 8, C4<000000001000>;
P_00000195d928c518 .param/l "lw" 0 9 13, C4<100011000000>;
P_00000195d928c550 .param/l "nor_" 0 9 7, C4<000000100111>;
P_00000195d928c588 .param/l "or_" 0 9 6, C4<000000100101>;
P_00000195d928c5c0 .param/l "ori" 0 9 12, C4<001101000000>;
P_00000195d928c5f8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_00000195d928c630 .param/l "sll" 0 9 7, C4<000000000000>;
P_00000195d928c668 .param/l "slt" 0 9 8, C4<000000101010>;
P_00000195d928c6a0 .param/l "slti" 0 9 14, C4<001010000000>;
P_00000195d928c6d8 .param/l "srl" 0 9 7, C4<000000000010>;
P_00000195d928c710 .param/l "sub" 0 9 6, C4<000000100010>;
P_00000195d928c748 .param/l "subu" 0 9 6, C4<000000100011>;
P_00000195d928c780 .param/l "sw" 0 9 13, C4<101011000000>;
P_00000195d928c7b8 .param/l "xor_" 0 9 7, C4<000000100110>;
P_00000195d928c7f0 .param/l "xori" 0 9 12, C4<001110000000>;
v00000195d9287c10_0 .net "EX1_memread", 0 0, v00000195d927dfc0_0;  alias, 1 drivers
v00000195d9286d10_0 .net "EX1_rd_ind", 4 0, v00000195d927dac0_0;  alias, 1 drivers
v00000195d92875d0_0 .net "EX1_rd_indzero", 0 0, v00000195d927eb00_0;  alias, 1 drivers
v00000195d9286e50_0 .net "EX2_memread", 0 0, v00000195d927f3c0_0;  alias, 1 drivers
v00000195d9286ef0_0 .net "EX2_rd_ind", 4 0, v00000195d927f5a0_0;  alias, 1 drivers
v00000195d9287d50_0 .net "EX2_rd_indzero", 0 0, v00000195d927faa0_0;  alias, 1 drivers
v00000195d92872b0_0 .var "ID_EX1_flush", 0 0;
v00000195d9287670_0 .var "ID_EX2_flush", 0 0;
v00000195d9287710_0 .net "ID_opcode", 11 0, v00000195d9299a20_0;  alias, 1 drivers
v00000195d92877b0_0 .net "ID_rs1_ind", 4 0, v00000195d9298bc0_0;  alias, 1 drivers
v00000195d9288d90_0 .net "ID_rs2_ind", 4 0, v00000195d9299480_0;  alias, 1 drivers
v00000195d9288a70_0 .var "IF_ID_Write", 0 0;
v00000195d9288b10_0 .var "IF_ID_flush", 0 0;
v00000195d9289150_0 .var "PC_Write", 0 0;
v00000195d92890b0_0 .net "Wrong_prediction", 0 0, L_00000195d931bc40;  alias, 1 drivers
E_00000195d920abd0/0 .event anyedge, v00000195d9274bb0_0, v00000195d927dfc0_0, v00000195d927eb00_0, v00000195d927e9c0_0;
E_00000195d920abd0/1 .event anyedge, v00000195d927dac0_0, v00000195d927e6a0_0, v00000195d916d730_0, v00000195d927faa0_0;
E_00000195d920abd0/2 .event anyedge, v00000195d9270600_0, v00000195d927e380_0;
E_00000195d920abd0 .event/or E_00000195d920abd0/0, E_00000195d920abd0/1, E_00000195d920abd0/2;
S_00000195d927c4f0 .scope module, "cu" "control_unit" 17 44, 21 2 0, S_00000195d927aa60;
 .timescale 0 0;
    .port_info 0 /INPUT 12 "ID_opcode";
    .port_info 1 /OUTPUT 1 "regwrite";
    .port_info 2 /OUTPUT 1 "memread";
    .port_info 3 /OUTPUT 1 "memwrite";
    .port_info 4 /OUTPUT 1 "is_oper2_immed";
    .port_info 5 /OUTPUT 1 "is_beq";
    .port_info 6 /OUTPUT 1 "is_bne";
    .port_info 7 /OUTPUT 1 "is_jr";
    .port_info 8 /OUTPUT 1 "is_jal";
    .port_info 9 /OUTPUT 1 "is_j";
P_00000195d928c830 .param/l "add" 0 9 6, C4<000000100000>;
P_00000195d928c868 .param/l "addi" 0 9 11, C4<001000000000>;
P_00000195d928c8a0 .param/l "addu" 0 9 6, C4<000000100001>;
P_00000195d928c8d8 .param/l "and_" 0 9 6, C4<000000100100>;
P_00000195d928c910 .param/l "andi" 0 9 11, C4<001100000000>;
P_00000195d928c948 .param/l "beq" 0 9 16, C4<000100000000>;
P_00000195d928c980 .param/l "bne" 0 9 16, C4<000101000000>;
P_00000195d928c9b8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_00000195d928c9f0 .param/l "j" 0 9 19, C4<000010000000>;
P_00000195d928ca28 .param/l "jal" 0 9 19, C4<000011000000>;
P_00000195d928ca60 .param/l "jr" 0 9 8, C4<000000001000>;
P_00000195d928ca98 .param/l "lw" 0 9 13, C4<100011000000>;
P_00000195d928cad0 .param/l "nor_" 0 9 7, C4<000000100111>;
P_00000195d928cb08 .param/l "or_" 0 9 6, C4<000000100101>;
P_00000195d928cb40 .param/l "ori" 0 9 12, C4<001101000000>;
P_00000195d928cb78 .param/l "sgt" 0 9 8, C4<000000101011>;
P_00000195d928cbb0 .param/l "sll" 0 9 7, C4<000000000000>;
P_00000195d928cbe8 .param/l "slt" 0 9 8, C4<000000101010>;
P_00000195d928cc20 .param/l "slti" 0 9 14, C4<001010000000>;
P_00000195d928cc58 .param/l "srl" 0 9 7, C4<000000000010>;
P_00000195d928cc90 .param/l "sub" 0 9 6, C4<000000100010>;
P_00000195d928ccc8 .param/l "subu" 0 9 6, C4<000000100011>;
P_00000195d928cd00 .param/l "sw" 0 9 13, C4<101011000000>;
P_00000195d928cd38 .param/l "xor_" 0 9 7, C4<000000100110>;
P_00000195d928cd70 .param/l "xori" 0 9 12, C4<001110000000>;
L_00000195d92b48f0 .functor OR 1, L_00000195d92b2100, L_00000195d92b21a0, C4<0>, C4<0>;
L_00000195d92b3ee0 .functor OR 1, L_00000195d92b48f0, L_00000195d92b2240, C4<0>, C4<0>;
L_00000195d92b4960 .functor OR 1, L_00000195d92b3ee0, L_00000195d92b2ec0, C4<0>, C4<0>;
L_00000195d92b5220 .functor OR 1, L_00000195d92b4960, L_00000195d92b22e0, C4<0>, C4<0>;
L_00000195d92b49d0 .functor OR 1, L_00000195d92b5220, L_00000195d92b2380, C4<0>, C4<0>;
L_00000195d92b50d0 .functor OR 1, L_00000195d92b49d0, L_00000195d92b2420, C4<0>, C4<0>;
L_00000195d92b4a40 .functor OR 1, L_00000195d92b50d0, L_00000195d92b2880, C4<0>, C4<0>;
L_00000195d92b57d0 .functor OR 1, L_00000195d92b4a40, L_00000195d92b29c0, C4<0>, C4<0>;
L_00000195d92b4ab0 .functor OR 1, L_00000195d92b3aa0, L_00000195d92b3820, C4<0>, C4<0>;
L_00000195d92b5060 .functor OR 1, L_00000195d92b4ab0, L_00000195d92b38c0, C4<0>, C4<0>;
L_00000195d92b4030 .functor OR 1, L_00000195d92b5060, L_00000195d92b3b40, C4<0>, C4<0>;
L_00000195d92b3f50 .functor OR 1, L_00000195d92b4030, L_00000195d92b36e0, C4<0>, C4<0>;
v00000195d9288f70_0 .net "ID_opcode", 11 0, v00000195d9299a20_0;  alias, 1 drivers
L_00000195d92d0670 .functor BUFT 1, C4<001000000000>, C4<0>, C4<0>, C4<0>;
v00000195d9288bb0_0 .net/2u *"_ivl_0", 11 0, L_00000195d92d0670;  1 drivers
L_00000195d92d0700 .functor BUFT 1, C4<001101000000>, C4<0>, C4<0>, C4<0>;
v00000195d9288c50_0 .net/2u *"_ivl_10", 11 0, L_00000195d92d0700;  1 drivers
L_00000195d92d0bc8 .functor BUFT 1, C4<100011000000>, C4<0>, C4<0>, C4<0>;
v00000195d9289010_0 .net/2u *"_ivl_102", 11 0, L_00000195d92d0bc8;  1 drivers
L_00000195d92d0c10 .functor BUFT 1, C4<101011000000>, C4<0>, C4<0>, C4<0>;
v00000195d9288cf0_0 .net/2u *"_ivl_106", 11 0, L_00000195d92d0c10;  1 drivers
v00000195d9288e30_0 .net *"_ivl_12", 0 0, L_00000195d92b2240;  1 drivers
v00000195d9288ed0_0 .net *"_ivl_15", 0 0, L_00000195d92b3ee0;  1 drivers
L_00000195d92d0748 .functor BUFT 1, C4<001110000000>, C4<0>, C4<0>, C4<0>;
v00000195d9282fd0_0 .net/2u *"_ivl_16", 11 0, L_00000195d92d0748;  1 drivers
v00000195d92827b0_0 .net *"_ivl_18", 0 0, L_00000195d92b2ec0;  1 drivers
v00000195d92820d0_0 .net *"_ivl_2", 0 0, L_00000195d92b2100;  1 drivers
v00000195d92825d0_0 .net *"_ivl_21", 0 0, L_00000195d92b4960;  1 drivers
L_00000195d92d0790 .functor BUFT 1, C4<100011000000>, C4<0>, C4<0>, C4<0>;
v00000195d9281c70_0 .net/2u *"_ivl_22", 11 0, L_00000195d92d0790;  1 drivers
v00000195d9282170_0 .net *"_ivl_24", 0 0, L_00000195d92b22e0;  1 drivers
v00000195d92814f0_0 .net *"_ivl_27", 0 0, L_00000195d92b5220;  1 drivers
L_00000195d92d07d8 .functor BUFT 1, C4<101011000000>, C4<0>, C4<0>, C4<0>;
v00000195d9281bd0_0 .net/2u *"_ivl_28", 11 0, L_00000195d92d07d8;  1 drivers
v00000195d9283930_0 .net *"_ivl_30", 0 0, L_00000195d92b2380;  1 drivers
v00000195d92828f0_0 .net *"_ivl_33", 0 0, L_00000195d92b49d0;  1 drivers
L_00000195d92d0820 .functor BUFT 1, C4<000000000000>, C4<0>, C4<0>, C4<0>;
v00000195d9281f90_0 .net/2u *"_ivl_34", 11 0, L_00000195d92d0820;  1 drivers
v00000195d92813b0_0 .net *"_ivl_36", 0 0, L_00000195d92b2420;  1 drivers
v00000195d9281950_0 .net *"_ivl_39", 0 0, L_00000195d92b50d0;  1 drivers
L_00000195d92d06b8 .functor BUFT 1, C4<001100000000>, C4<0>, C4<0>, C4<0>;
v00000195d9282cb0_0 .net/2u *"_ivl_4", 11 0, L_00000195d92d06b8;  1 drivers
L_00000195d92d0868 .functor BUFT 1, C4<000000000010>, C4<0>, C4<0>, C4<0>;
v00000195d9281a90_0 .net/2u *"_ivl_40", 11 0, L_00000195d92d0868;  1 drivers
v00000195d9283610_0 .net *"_ivl_42", 0 0, L_00000195d92b2880;  1 drivers
v00000195d9281590_0 .net *"_ivl_45", 0 0, L_00000195d92b4a40;  1 drivers
L_00000195d92d08b0 .functor BUFT 1, C4<001010000000>, C4<0>, C4<0>, C4<0>;
v00000195d9281630_0 .net/2u *"_ivl_46", 11 0, L_00000195d92d08b0;  1 drivers
v00000195d9282210_0 .net *"_ivl_48", 0 0, L_00000195d92b29c0;  1 drivers
L_00000195d92d08f8 .functor BUFT 1, C4<000100000000>, C4<0>, C4<0>, C4<0>;
v00000195d9282f30_0 .net/2u *"_ivl_52", 11 0, L_00000195d92d08f8;  1 drivers
L_00000195d92d0940 .functor BUFT 1, C4<000101000000>, C4<0>, C4<0>, C4<0>;
v00000195d9283070_0 .net/2u *"_ivl_56", 11 0, L_00000195d92d0940;  1 drivers
v00000195d9283430_0 .net *"_ivl_6", 0 0, L_00000195d92b21a0;  1 drivers
L_00000195d92d0988 .functor BUFT 1, C4<000000001000>, C4<0>, C4<0>, C4<0>;
v00000195d9282850_0 .net/2u *"_ivl_60", 11 0, L_00000195d92d0988;  1 drivers
L_00000195d92d09d0 .functor BUFT 1, C4<000011000000>, C4<0>, C4<0>, C4<0>;
v00000195d92836b0_0 .net/2u *"_ivl_64", 11 0, L_00000195d92d09d0;  1 drivers
L_00000195d92d0a18 .functor BUFT 1, C4<000010000000>, C4<0>, C4<0>, C4<0>;
v00000195d92834d0_0 .net/2u *"_ivl_68", 11 0, L_00000195d92d0a18;  1 drivers
L_00000195d92d0a60 .functor BUFT 1, C4<000000001000>, C4<0>, C4<0>, C4<0>;
v00000195d92819f0_0 .net/2u *"_ivl_72", 11 0, L_00000195d92d0a60;  1 drivers
v00000195d9283250_0 .net *"_ivl_74", 0 0, L_00000195d92b3aa0;  1 drivers
L_00000195d92d0aa8 .functor BUFT 1, C4<101011000000>, C4<0>, C4<0>, C4<0>;
v00000195d9281270_0 .net/2u *"_ivl_76", 11 0, L_00000195d92d0aa8;  1 drivers
v00000195d9282350_0 .net *"_ivl_78", 0 0, L_00000195d92b3820;  1 drivers
v00000195d9281d10_0 .net *"_ivl_81", 0 0, L_00000195d92b4ab0;  1 drivers
L_00000195d92d0af0 .functor BUFT 1, C4<000100000000>, C4<0>, C4<0>, C4<0>;
v00000195d92822b0_0 .net/2u *"_ivl_82", 11 0, L_00000195d92d0af0;  1 drivers
v00000195d9283390_0 .net *"_ivl_84", 0 0, L_00000195d92b38c0;  1 drivers
v00000195d92823f0_0 .net *"_ivl_87", 0 0, L_00000195d92b5060;  1 drivers
L_00000195d92d0b38 .functor BUFT 1, C4<000101000000>, C4<0>, C4<0>, C4<0>;
v00000195d9282530_0 .net/2u *"_ivl_88", 11 0, L_00000195d92d0b38;  1 drivers
v00000195d9281450_0 .net *"_ivl_9", 0 0, L_00000195d92b48f0;  1 drivers
v00000195d92816d0_0 .net *"_ivl_90", 0 0, L_00000195d92b3b40;  1 drivers
v00000195d92831b0_0 .net *"_ivl_93", 0 0, L_00000195d92b4030;  1 drivers
L_00000195d92d0b80 .functor BUFT 1, C4<000010000000>, C4<0>, C4<0>, C4<0>;
v00000195d9282e90_0 .net/2u *"_ivl_94", 11 0, L_00000195d92d0b80;  1 drivers
v00000195d9282990_0 .net *"_ivl_96", 0 0, L_00000195d92b36e0;  1 drivers
v00000195d92832f0_0 .net *"_ivl_99", 0 0, L_00000195d92b3f50;  1 drivers
v00000195d9282490_0 .net "is_beq", 0 0, L_00000195d92b30a0;  alias, 1 drivers
v00000195d9281b30_0 .net "is_bne", 0 0, L_00000195d92b31e0;  alias, 1 drivers
v00000195d9281db0_0 .net "is_j", 0 0, L_00000195d92b3960;  alias, 1 drivers
v00000195d9281e50_0 .net "is_jal", 0 0, L_00000195d92b3be0;  alias, 1 drivers
v00000195d9281ef0_0 .net "is_jr", 0 0, L_00000195d92b3780;  alias, 1 drivers
v00000195d92839d0_0 .net "is_oper2_immed", 0 0, L_00000195d92b57d0;  alias, 1 drivers
v00000195d9282670_0 .net "memread", 0 0, L_00000195d92b3a00;  alias, 1 drivers
v00000195d9283570_0 .net "memwrite", 0 0, L_00000195d92b3dc0;  alias, 1 drivers
v00000195d9281310_0 .net "regwrite", 0 0, L_00000195d92b3d20;  alias, 1 drivers
L_00000195d92b2100 .cmp/eq 12, v00000195d9299a20_0, L_00000195d92d0670;
L_00000195d92b21a0 .cmp/eq 12, v00000195d9299a20_0, L_00000195d92d06b8;
L_00000195d92b2240 .cmp/eq 12, v00000195d9299a20_0, L_00000195d92d0700;
L_00000195d92b2ec0 .cmp/eq 12, v00000195d9299a20_0, L_00000195d92d0748;
L_00000195d92b22e0 .cmp/eq 12, v00000195d9299a20_0, L_00000195d92d0790;
L_00000195d92b2380 .cmp/eq 12, v00000195d9299a20_0, L_00000195d92d07d8;
L_00000195d92b2420 .cmp/eq 12, v00000195d9299a20_0, L_00000195d92d0820;
L_00000195d92b2880 .cmp/eq 12, v00000195d9299a20_0, L_00000195d92d0868;
L_00000195d92b29c0 .cmp/eq 12, v00000195d9299a20_0, L_00000195d92d08b0;
L_00000195d92b30a0 .cmp/eq 12, v00000195d9299a20_0, L_00000195d92d08f8;
L_00000195d92b31e0 .cmp/eq 12, v00000195d9299a20_0, L_00000195d92d0940;
L_00000195d92b3780 .cmp/eq 12, v00000195d9299a20_0, L_00000195d92d0988;
L_00000195d92b3be0 .cmp/eq 12, v00000195d9299a20_0, L_00000195d92d09d0;
L_00000195d92b3960 .cmp/eq 12, v00000195d9299a20_0, L_00000195d92d0a18;
L_00000195d92b3aa0 .cmp/eq 12, v00000195d9299a20_0, L_00000195d92d0a60;
L_00000195d92b3820 .cmp/eq 12, v00000195d9299a20_0, L_00000195d92d0aa8;
L_00000195d92b38c0 .cmp/eq 12, v00000195d9299a20_0, L_00000195d92d0af0;
L_00000195d92b3b40 .cmp/eq 12, v00000195d9299a20_0, L_00000195d92d0b38;
L_00000195d92b36e0 .cmp/eq 12, v00000195d9299a20_0, L_00000195d92d0b80;
L_00000195d92b3d20 .reduce/nor L_00000195d92b3f50;
L_00000195d92b3a00 .cmp/eq 12, v00000195d9299a20_0, L_00000195d92d0bc8;
L_00000195d92b3dc0 .cmp/eq 12, v00000195d9299a20_0, L_00000195d92d0c10;
S_00000195d927b6e0 .scope module, "immed_gen" "Immed_Gen_unit" 17 30, 22 2 0, S_00000195d927aa60;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "Inst";
    .port_info 1 /INPUT 12 "opcode";
    .port_info 2 /OUTPUT 32 "Immed";
P_00000195d9294dc0 .param/l "add" 0 9 6, C4<000000100000>;
P_00000195d9294df8 .param/l "addi" 0 9 11, C4<001000000000>;
P_00000195d9294e30 .param/l "addu" 0 9 6, C4<000000100001>;
P_00000195d9294e68 .param/l "and_" 0 9 6, C4<000000100100>;
P_00000195d9294ea0 .param/l "andi" 0 9 11, C4<001100000000>;
P_00000195d9294ed8 .param/l "beq" 0 9 16, C4<000100000000>;
P_00000195d9294f10 .param/l "bne" 0 9 16, C4<000101000000>;
P_00000195d9294f48 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_00000195d9294f80 .param/l "j" 0 9 19, C4<000010000000>;
P_00000195d9294fb8 .param/l "jal" 0 9 19, C4<000011000000>;
P_00000195d9294ff0 .param/l "jr" 0 9 8, C4<000000001000>;
P_00000195d9295028 .param/l "lw" 0 9 13, C4<100011000000>;
P_00000195d9295060 .param/l "nor_" 0 9 7, C4<000000100111>;
P_00000195d9295098 .param/l "or_" 0 9 6, C4<000000100101>;
P_00000195d92950d0 .param/l "ori" 0 9 12, C4<001101000000>;
P_00000195d9295108 .param/l "sgt" 0 9 8, C4<000000101011>;
P_00000195d9295140 .param/l "sll" 0 9 7, C4<000000000000>;
P_00000195d9295178 .param/l "slt" 0 9 8, C4<000000101010>;
P_00000195d92951b0 .param/l "slti" 0 9 14, C4<001010000000>;
P_00000195d92951e8 .param/l "srl" 0 9 7, C4<000000000010>;
P_00000195d9295220 .param/l "sub" 0 9 6, C4<000000100010>;
P_00000195d9295258 .param/l "subu" 0 9 6, C4<000000100011>;
P_00000195d9295290 .param/l "sw" 0 9 13, C4<101011000000>;
P_00000195d92952c8 .param/l "xor_" 0 9 7, C4<000000100110>;
P_00000195d9295300 .param/l "xori" 0 9 12, C4<001110000000>;
v00000195d9282d50_0 .var "Immed", 31 0;
v00000195d9282030_0 .net "Inst", 31 0, v00000195d9283ed0_0;  alias, 1 drivers
v00000195d9282710_0 .net "opcode", 11 0, v00000195d9299a20_0;  alias, 1 drivers
E_00000195d920ac50 .event anyedge, v00000195d927e380_0, v00000195d9282030_0;
S_00000195d927b550 .scope module, "reg_file" "REG_FILE" 17 28, 23 2 0, S_00000195d927aa60;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "Read_reg1";
    .port_info 1 /INPUT 5 "Read_reg2";
    .port_info 2 /INPUT 5 "Write_reg";
    .port_info 3 /INPUT 32 "Write_data";
    .port_info 4 /OUTPUT 32 "Read_data1";
    .port_info 5 /OUTPUT 32 "Read_data2";
    .port_info 6 /INPUT 1 "Write_en";
    .port_info 7 /INPUT 1 "clk";
    .port_info 8 /INPUT 1 "rst";
v00000195d9283890_0 .var "Read_data1", 31 0;
v00000195d9283750_0 .var "Read_data2", 31 0;
v00000195d92837f0_0 .net "Read_reg1", 4 0, v00000195d9298bc0_0;  alias, 1 drivers
v00000195d9282df0_0 .net "Read_reg2", 4 0, v00000195d9299480_0;  alias, 1 drivers
v00000195d9282a30_0 .net "Write_data", 31 0, L_00000195d931bd20;  alias, 1 drivers
v00000195d9281770_0 .net "Write_en", 0 0, v00000195d929c5e0_0;  alias, 1 drivers
v00000195d9282ad0_0 .net "Write_reg", 4 0, v00000195d929b460_0;  alias, 1 drivers
v00000195d9282b70_0 .net "clk", 0 0, L_00000195d91ec000;  alias, 1 drivers
v00000195d9281810_0 .var/i "i", 31 0;
v00000195d92818b0 .array "reg_file", 0 31, 31 0;
v00000195d9284fb0_0 .net "rst", 0 0, v00000195d92af180_0;  alias, 1 drivers
E_00000195d920a790 .event posedge, v00000195d92869f0_0;
S_00000195d927bd20 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 23 58, 23 58 0, S_00000195d927b550;
 .timescale 0 0;
v00000195d9283110_0 .var/i "i", 31 0;
S_00000195d927beb0 .scope module, "if_id_buffer" "IF_ID_buffer" 3 98, 24 1 0, S_00000195d9049f80;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "IF_PC";
    .port_info 1 /INPUT 32 "IF_INST";
    .port_info 2 /INPUT 1 "IF_FLUSH";
    .port_info 3 /INPUT 1 "if_id_Write";
    .port_info 4 /INPUT 1 "clk";
    .port_info 5 /OUTPUT 12 "ID_opcode";
    .port_info 6 /OUTPUT 5 "ID_rs1_ind";
    .port_info 7 /OUTPUT 5 "ID_rs2_ind";
    .port_info 8 /OUTPUT 5 "ID_rd_ind";
    .port_info 9 /OUTPUT 32 "ID_PC";
    .port_info 10 /OUTPUT 32 "ID_INST";
    .port_info 11 /INPUT 1 "rst";
P_00000195d9295340 .param/l "add" 0 9 6, C4<000000100000>;
P_00000195d9295378 .param/l "addi" 0 9 11, C4<001000000000>;
P_00000195d92953b0 .param/l "addu" 0 9 6, C4<000000100001>;
P_00000195d92953e8 .param/l "and_" 0 9 6, C4<000000100100>;
P_00000195d9295420 .param/l "andi" 0 9 11, C4<001100000000>;
P_00000195d9295458 .param/l "beq" 0 9 16, C4<000100000000>;
P_00000195d9295490 .param/l "bne" 0 9 16, C4<000101000000>;
P_00000195d92954c8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_00000195d9295500 .param/l "j" 0 9 19, C4<000010000000>;
P_00000195d9295538 .param/l "jal" 0 9 19, C4<000011000000>;
P_00000195d9295570 .param/l "jr" 0 9 8, C4<000000001000>;
P_00000195d92955a8 .param/l "lw" 0 9 13, C4<100011000000>;
P_00000195d92955e0 .param/l "nor_" 0 9 7, C4<000000100111>;
P_00000195d9295618 .param/l "or_" 0 9 6, C4<000000100101>;
P_00000195d9295650 .param/l "ori" 0 9 12, C4<001101000000>;
P_00000195d9295688 .param/l "sgt" 0 9 8, C4<000000101011>;
P_00000195d92956c0 .param/l "sll" 0 9 7, C4<000000000000>;
P_00000195d92956f8 .param/l "slt" 0 9 8, C4<000000101010>;
P_00000195d9295730 .param/l "slti" 0 9 14, C4<001010000000>;
P_00000195d9295768 .param/l "srl" 0 9 7, C4<000000000010>;
P_00000195d92957a0 .param/l "sub" 0 9 6, C4<000000100010>;
P_00000195d92957d8 .param/l "subu" 0 9 6, C4<000000100011>;
P_00000195d9295810 .param/l "sw" 0 9 13, C4<101011000000>;
P_00000195d9295848 .param/l "xor_" 0 9 7, C4<000000100110>;
P_00000195d9295880 .param/l "xori" 0 9 12, C4<001110000000>;
v00000195d9283ed0_0 .var "ID_INST", 31 0;
v00000195d9299ca0_0 .var "ID_PC", 31 0;
v00000195d9299a20_0 .var "ID_opcode", 11 0;
v00000195d92990c0_0 .var "ID_rd_ind", 4 0;
v00000195d9298bc0_0 .var "ID_rs1_ind", 4 0;
v00000195d9299480_0 .var "ID_rs2_ind", 4 0;
v00000195d929a740_0 .net "IF_FLUSH", 0 0, v00000195d9288b10_0;  alias, 1 drivers
v00000195d9298f80_0 .net "IF_INST", 31 0, L_00000195d92b58b0;  alias, 1 drivers
v00000195d929a600_0 .net "IF_PC", 31 0, v00000195d9299840_0;  alias, 1 drivers
v00000195d929a7e0_0 .net "clk", 0 0, L_00000195d92b5300;  1 drivers
v00000195d92997a0_0 .net "if_id_Write", 0 0, v00000195d9288a70_0;  alias, 1 drivers
v00000195d92989e0_0 .net "rst", 0 0, v00000195d92af180_0;  alias, 1 drivers
E_00000195d920a850 .event posedge, v00000195d92706a0_0, v00000195d929a7e0_0;
S_00000195d927c040 .scope module, "if_stage" "IF_stage" 3 95, 25 1 0, S_00000195d9049f80;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ID_PFC";
    .port_info 1 /INPUT 32 "EX1_PFC";
    .port_info 2 /INPUT 32 "EX2_PFC";
    .port_info 3 /INPUT 3 "PC_src";
    .port_info 4 /INOUT 32 "inst_mem_in";
    .port_info 5 /INPUT 1 "PC_write";
    .port_info 6 /INPUT 1 "clk";
    .port_info 7 /OUTPUT 32 "inst";
    .port_info 8 /INPUT 1 "rst";
v00000195d929c0e0_0 .net "EX1_PFC", 31 0, L_00000195d92ac520;  alias, 1 drivers
v00000195d929baa0_0 .net "EX2_PFC", 31 0, v00000195d927f0a0_0;  alias, 1 drivers
v00000195d929c180_0 .net "ID_PFC", 31 0, L_00000195d92b17a0;  alias, 1 drivers
v00000195d929c680_0 .net "PC_src", 2 0, L_00000195d92b27e0;  alias, 1 drivers
v00000195d929ae20_0 .net "PC_write", 0 0, v00000195d9289150_0;  alias, 1 drivers
L_00000195d92d0088 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v00000195d929b3c0_0 .net/2u *"_ivl_0", 31 0, L_00000195d92d0088;  1 drivers
v00000195d929b820_0 .net "clk", 0 0, L_00000195d91ec000;  alias, 1 drivers
v00000195d929bc80_0 .net "inst", 31 0, L_00000195d92b58b0;  alias, 1 drivers
v00000195d929cfe0_0 .net "inst_mem_in", 31 0, v00000195d9299840_0;  alias, 1 drivers
v00000195d929aba0_0 .net "pc_reg_in", 31 0, L_00000195d92b4f80;  1 drivers
v00000195d929cae0_0 .net "rst", 0 0, v00000195d92af180_0;  alias, 1 drivers
L_00000195d92b3500 .arith/sum 32, v00000195d9299840_0, L_00000195d92d0088;
S_00000195d927c360 .scope module, "inst_mem" "IM" 25 20, 26 1 0, S_00000195d927c040;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /OUTPUT 32 "Data_Out";
    .port_info 2 /INPUT 1 "clk";
L_00000195d92b58b0 .functor BUFZ 32, L_00000195d92b1480, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000195d929a880_0 .net "Data_Out", 31 0, L_00000195d92b58b0;  alias, 1 drivers
v00000195d9298da0 .array "InstMem", 0 1023, 31 0;
v00000195d9299700_0 .net *"_ivl_0", 31 0, L_00000195d92b1480;  1 drivers
v00000195d9298760_0 .net *"_ivl_3", 9 0, L_00000195d92b1160;  1 drivers
v00000195d9299200_0 .net *"_ivl_4", 11 0, L_00000195d92b1b60;  1 drivers
L_00000195d92d01a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000195d9299b60_0 .net *"_ivl_7", 1 0, L_00000195d92d01a8;  1 drivers
v00000195d9298120_0 .net "addr", 31 0, v00000195d9299840_0;  alias, 1 drivers
v00000195d92992a0_0 .net "clk", 0 0, L_00000195d91ec000;  alias, 1 drivers
v00000195d9298c60_0 .var/i "i", 31 0;
L_00000195d92b1480 .array/port v00000195d9298da0, L_00000195d92b1b60;
L_00000195d92b1160 .part v00000195d9299840_0, 0, 10;
L_00000195d92b1b60 .concat [ 10 2 0 0], L_00000195d92b1160, L_00000195d92d01a8;
S_00000195d927ba00 .scope module, "pc_reg" "PC_register" 25 18, 27 2 0, S_00000195d927c040;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "DataIn";
    .port_info 1 /OUTPUT 32 "DataOut";
    .port_info 2 /INPUT 1 "PC_Write";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
P_00000195d920b110 .param/l "initialaddr" 0 27 11, +C4<11111111111111111111111111111111>;
v00000195d929a6a0_0 .net "DataIn", 31 0, L_00000195d92b4f80;  alias, 1 drivers
v00000195d9299840_0 .var "DataOut", 31 0;
v00000195d9299340_0 .net "PC_Write", 0 0, v00000195d9289150_0;  alias, 1 drivers
v00000195d9298580_0 .net "clk", 0 0, L_00000195d91ec000;  alias, 1 drivers
v00000195d9298a80_0 .net "rst", 0 0, v00000195d92af180_0;  alias, 1 drivers
S_00000195d927a740 .scope module, "pc_src_mux" "PC_src_mux" 25 16, 28 1 0, S_00000195d927c040;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 32 "ine";
    .port_info 5 /INPUT 32 "inf";
    .port_info 6 /INPUT 32 "ing";
    .port_info 7 /INPUT 32 "inh";
    .port_info 8 /INPUT 3 "sel";
    .port_info 9 /OUTPUT 32 "out";
P_00000195d920ab50 .param/l "bit_with" 0 28 2, +C4<00000000000000000000000000100000>;
L_00000195d91ed1f0 .functor NOT 1, L_00000195d92b1de0, C4<0>, C4<0>, C4<0>;
L_00000195d91ed2d0 .functor NOT 1, L_00000195d92b1ac0, C4<0>, C4<0>, C4<0>;
L_00000195d91ed260 .functor AND 1, L_00000195d91ed1f0, L_00000195d91ed2d0, C4<1>, C4<1>;
L_00000195d91ed340 .functor NOT 1, L_00000195d92b1200, C4<0>, C4<0>, C4<0>;
L_00000195d918b3d0 .functor AND 1, L_00000195d91ed260, L_00000195d91ed340, C4<1>, C4<1>;
L_00000195d918b750 .functor AND 32, L_00000195d92b2c40, L_00000195d92b3500, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_00000195d918bd00 .functor NOT 1, L_00000195d92b1d40, C4<0>, C4<0>, C4<0>;
L_00000195d918b8a0 .functor NOT 1, L_00000195d92b2560, C4<0>, C4<0>, C4<0>;
L_00000195d92b54c0 .functor AND 1, L_00000195d918bd00, L_00000195d918b8a0, C4<1>, C4<1>;
L_00000195d92b4110 .functor AND 1, L_00000195d92b54c0, L_00000195d92b1a20, C4<1>, C4<1>;
L_00000195d92b4880 .functor AND 32, L_00000195d92b2ce0, L_00000195d92b17a0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_00000195d92b4730 .functor OR 32, L_00000195d918b750, L_00000195d92b4880, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000195d92b5a70 .functor NOT 1, L_00000195d92b2a60, C4<0>, C4<0>, C4<0>;
L_00000195d92b46c0 .functor AND 1, L_00000195d92b5a70, L_00000195d92b1660, C4<1>, C4<1>;
L_00000195d92b4dc0 .functor NOT 1, L_00000195d92b1980, C4<0>, C4<0>, C4<0>;
L_00000195d92b4180 .functor AND 1, L_00000195d92b46c0, L_00000195d92b4dc0, C4<1>, C4<1>;
L_00000195d92b4e30 .functor AND 32, L_00000195d92b2e20, v00000195d9299840_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_00000195d92b5370 .functor OR 32, L_00000195d92b4730, L_00000195d92b4e30, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000195d92b4570 .functor NOT 1, L_00000195d92b1520, C4<0>, C4<0>, C4<0>;
L_00000195d92b45e0 .functor AND 1, L_00000195d92b4570, L_00000195d92b2b00, C4<1>, C4<1>;
L_00000195d92b56f0 .functor AND 1, L_00000195d92b45e0, L_00000195d92b1840, C4<1>, C4<1>;
L_00000195d92b41f0 .functor AND 32, L_00000195d92b26a0, L_00000195d92ac520, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_00000195d92b4c00 .functor OR 32, L_00000195d92b5370, L_00000195d92b41f0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000195d92b4ea0 .functor NOT 1, L_00000195d92b3000, C4<0>, C4<0>, C4<0>;
L_00000195d92b4340 .functor AND 1, L_00000195d92b3280, L_00000195d92b4ea0, C4<1>, C4<1>;
L_00000195d92b5530 .functor NOT 1, L_00000195d92b1700, C4<0>, C4<0>, C4<0>;
L_00000195d92b4f10 .functor AND 1, L_00000195d92b4340, L_00000195d92b5530, C4<1>, C4<1>;
L_00000195d92b3fc0 .functor AND 32, L_00000195d92b3460, v00000195d927f0a0_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_00000195d92b4f80 .functor OR 32, L_00000195d92b4c00, L_00000195d92b3fc0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000195d9299ac0_0 .net *"_ivl_1", 0 0, L_00000195d92b1de0;  1 drivers
v00000195d9298800_0 .net *"_ivl_11", 0 0, L_00000195d92b1200;  1 drivers
v00000195d9299660_0 .net *"_ivl_12", 0 0, L_00000195d91ed340;  1 drivers
v00000195d9299c00_0 .net *"_ivl_14", 0 0, L_00000195d918b3d0;  1 drivers
v00000195d92981c0_0 .net *"_ivl_16", 31 0, L_00000195d92b2c40;  1 drivers
v00000195d9298260_0 .net *"_ivl_18", 31 0, L_00000195d918b750;  1 drivers
v00000195d9299160_0 .net *"_ivl_2", 0 0, L_00000195d91ed1f0;  1 drivers
v00000195d929a240_0 .net *"_ivl_21", 0 0, L_00000195d92b1d40;  1 drivers
v00000195d92998e0_0 .net *"_ivl_22", 0 0, L_00000195d918bd00;  1 drivers
v00000195d9298300_0 .net *"_ivl_25", 0 0, L_00000195d92b2560;  1 drivers
v00000195d9299d40_0 .net *"_ivl_26", 0 0, L_00000195d918b8a0;  1 drivers
v00000195d9299de0_0 .net *"_ivl_28", 0 0, L_00000195d92b54c0;  1 drivers
v00000195d9299980_0 .net *"_ivl_31", 0 0, L_00000195d92b1a20;  1 drivers
v00000195d92983a0_0 .net *"_ivl_32", 0 0, L_00000195d92b4110;  1 drivers
v00000195d9298b20_0 .net *"_ivl_34", 31 0, L_00000195d92b2ce0;  1 drivers
v00000195d9299f20_0 .net *"_ivl_36", 31 0, L_00000195d92b4880;  1 drivers
v00000195d9298940_0 .net *"_ivl_38", 31 0, L_00000195d92b4730;  1 drivers
v00000195d9299e80_0 .net *"_ivl_41", 0 0, L_00000195d92b2a60;  1 drivers
v00000195d9298440_0 .net *"_ivl_42", 0 0, L_00000195d92b5a70;  1 drivers
v00000195d9299fc0_0 .net *"_ivl_45", 0 0, L_00000195d92b1660;  1 drivers
v00000195d929a060_0 .net *"_ivl_46", 0 0, L_00000195d92b46c0;  1 drivers
v00000195d92988a0_0 .net *"_ivl_49", 0 0, L_00000195d92b1980;  1 drivers
v00000195d929a100_0 .net *"_ivl_5", 0 0, L_00000195d92b1ac0;  1 drivers
v00000195d9298d00_0 .net *"_ivl_50", 0 0, L_00000195d92b4dc0;  1 drivers
v00000195d9298e40_0 .net *"_ivl_52", 0 0, L_00000195d92b4180;  1 drivers
v00000195d929a1a0_0 .net *"_ivl_54", 31 0, L_00000195d92b2e20;  1 drivers
v00000195d92986c0_0 .net *"_ivl_56", 31 0, L_00000195d92b4e30;  1 drivers
v00000195d9298620_0 .net *"_ivl_58", 31 0, L_00000195d92b5370;  1 drivers
v00000195d9299020_0 .net *"_ivl_6", 0 0, L_00000195d91ed2d0;  1 drivers
v00000195d9298ee0_0 .net *"_ivl_61", 0 0, L_00000195d92b1520;  1 drivers
v00000195d92993e0_0 .net *"_ivl_62", 0 0, L_00000195d92b4570;  1 drivers
v00000195d9299520_0 .net *"_ivl_65", 0 0, L_00000195d92b2b00;  1 drivers
v00000195d92995c0_0 .net *"_ivl_66", 0 0, L_00000195d92b45e0;  1 drivers
v00000195d929a2e0_0 .net *"_ivl_69", 0 0, L_00000195d92b1840;  1 drivers
v00000195d929a380_0 .net *"_ivl_70", 0 0, L_00000195d92b56f0;  1 drivers
v00000195d929a420_0 .net *"_ivl_72", 31 0, L_00000195d92b26a0;  1 drivers
v00000195d929a4c0_0 .net *"_ivl_74", 31 0, L_00000195d92b41f0;  1 drivers
v00000195d929a560_0 .net *"_ivl_76", 31 0, L_00000195d92b4c00;  1 drivers
v00000195d929ce00_0 .net *"_ivl_79", 0 0, L_00000195d92b3280;  1 drivers
v00000195d929ba00_0 .net *"_ivl_8", 0 0, L_00000195d91ed260;  1 drivers
v00000195d929d080_0 .net *"_ivl_81", 0 0, L_00000195d92b3000;  1 drivers
v00000195d929cc20_0 .net *"_ivl_82", 0 0, L_00000195d92b4ea0;  1 drivers
v00000195d929aa60_0 .net *"_ivl_84", 0 0, L_00000195d92b4340;  1 drivers
v00000195d929b960_0 .net *"_ivl_87", 0 0, L_00000195d92b1700;  1 drivers
v00000195d929c040_0 .net *"_ivl_88", 0 0, L_00000195d92b5530;  1 drivers
v00000195d929c2c0_0 .net *"_ivl_90", 0 0, L_00000195d92b4f10;  1 drivers
v00000195d929b8c0_0 .net *"_ivl_92", 31 0, L_00000195d92b3460;  1 drivers
v00000195d929ca40_0 .net *"_ivl_94", 31 0, L_00000195d92b3fc0;  1 drivers
v00000195d929c360_0 .net "ina", 31 0, L_00000195d92b3500;  1 drivers
v00000195d929a920_0 .net "inb", 31 0, L_00000195d92b17a0;  alias, 1 drivers
v00000195d929b780_0 .net "inc", 31 0, v00000195d9299840_0;  alias, 1 drivers
v00000195d929c4a0_0 .net "ind", 31 0, L_00000195d92ac520;  alias, 1 drivers
v00000195d929a9c0_0 .net "ine", 31 0, v00000195d927f0a0_0;  alias, 1 drivers
L_00000195d92d00d0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000195d929b320_0 .net "inf", 31 0, L_00000195d92d00d0;  1 drivers
L_00000195d92d0118 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000195d929bb40_0 .net "ing", 31 0, L_00000195d92d0118;  1 drivers
L_00000195d92d0160 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000195d929cf40_0 .net "inh", 31 0, L_00000195d92d0160;  1 drivers
v00000195d929b500_0 .net "out", 31 0, L_00000195d92b4f80;  alias, 1 drivers
v00000195d929b280_0 .net "sel", 2 0, L_00000195d92b27e0;  alias, 1 drivers
L_00000195d92b1de0 .part L_00000195d92b27e0, 2, 1;
L_00000195d92b1ac0 .part L_00000195d92b27e0, 1, 1;
L_00000195d92b1200 .part L_00000195d92b27e0, 0, 1;
LS_00000195d92b2c40_0_0 .concat [ 1 1 1 1], L_00000195d918b3d0, L_00000195d918b3d0, L_00000195d918b3d0, L_00000195d918b3d0;
LS_00000195d92b2c40_0_4 .concat [ 1 1 1 1], L_00000195d918b3d0, L_00000195d918b3d0, L_00000195d918b3d0, L_00000195d918b3d0;
LS_00000195d92b2c40_0_8 .concat [ 1 1 1 1], L_00000195d918b3d0, L_00000195d918b3d0, L_00000195d918b3d0, L_00000195d918b3d0;
LS_00000195d92b2c40_0_12 .concat [ 1 1 1 1], L_00000195d918b3d0, L_00000195d918b3d0, L_00000195d918b3d0, L_00000195d918b3d0;
LS_00000195d92b2c40_0_16 .concat [ 1 1 1 1], L_00000195d918b3d0, L_00000195d918b3d0, L_00000195d918b3d0, L_00000195d918b3d0;
LS_00000195d92b2c40_0_20 .concat [ 1 1 1 1], L_00000195d918b3d0, L_00000195d918b3d0, L_00000195d918b3d0, L_00000195d918b3d0;
LS_00000195d92b2c40_0_24 .concat [ 1 1 1 1], L_00000195d918b3d0, L_00000195d918b3d0, L_00000195d918b3d0, L_00000195d918b3d0;
LS_00000195d92b2c40_0_28 .concat [ 1 1 1 1], L_00000195d918b3d0, L_00000195d918b3d0, L_00000195d918b3d0, L_00000195d918b3d0;
LS_00000195d92b2c40_1_0 .concat [ 4 4 4 4], LS_00000195d92b2c40_0_0, LS_00000195d92b2c40_0_4, LS_00000195d92b2c40_0_8, LS_00000195d92b2c40_0_12;
LS_00000195d92b2c40_1_4 .concat [ 4 4 4 4], LS_00000195d92b2c40_0_16, LS_00000195d92b2c40_0_20, LS_00000195d92b2c40_0_24, LS_00000195d92b2c40_0_28;
L_00000195d92b2c40 .concat [ 16 16 0 0], LS_00000195d92b2c40_1_0, LS_00000195d92b2c40_1_4;
L_00000195d92b1d40 .part L_00000195d92b27e0, 2, 1;
L_00000195d92b2560 .part L_00000195d92b27e0, 1, 1;
L_00000195d92b1a20 .part L_00000195d92b27e0, 0, 1;
LS_00000195d92b2ce0_0_0 .concat [ 1 1 1 1], L_00000195d92b4110, L_00000195d92b4110, L_00000195d92b4110, L_00000195d92b4110;
LS_00000195d92b2ce0_0_4 .concat [ 1 1 1 1], L_00000195d92b4110, L_00000195d92b4110, L_00000195d92b4110, L_00000195d92b4110;
LS_00000195d92b2ce0_0_8 .concat [ 1 1 1 1], L_00000195d92b4110, L_00000195d92b4110, L_00000195d92b4110, L_00000195d92b4110;
LS_00000195d92b2ce0_0_12 .concat [ 1 1 1 1], L_00000195d92b4110, L_00000195d92b4110, L_00000195d92b4110, L_00000195d92b4110;
LS_00000195d92b2ce0_0_16 .concat [ 1 1 1 1], L_00000195d92b4110, L_00000195d92b4110, L_00000195d92b4110, L_00000195d92b4110;
LS_00000195d92b2ce0_0_20 .concat [ 1 1 1 1], L_00000195d92b4110, L_00000195d92b4110, L_00000195d92b4110, L_00000195d92b4110;
LS_00000195d92b2ce0_0_24 .concat [ 1 1 1 1], L_00000195d92b4110, L_00000195d92b4110, L_00000195d92b4110, L_00000195d92b4110;
LS_00000195d92b2ce0_0_28 .concat [ 1 1 1 1], L_00000195d92b4110, L_00000195d92b4110, L_00000195d92b4110, L_00000195d92b4110;
LS_00000195d92b2ce0_1_0 .concat [ 4 4 4 4], LS_00000195d92b2ce0_0_0, LS_00000195d92b2ce0_0_4, LS_00000195d92b2ce0_0_8, LS_00000195d92b2ce0_0_12;
LS_00000195d92b2ce0_1_4 .concat [ 4 4 4 4], LS_00000195d92b2ce0_0_16, LS_00000195d92b2ce0_0_20, LS_00000195d92b2ce0_0_24, LS_00000195d92b2ce0_0_28;
L_00000195d92b2ce0 .concat [ 16 16 0 0], LS_00000195d92b2ce0_1_0, LS_00000195d92b2ce0_1_4;
L_00000195d92b2a60 .part L_00000195d92b27e0, 2, 1;
L_00000195d92b1660 .part L_00000195d92b27e0, 1, 1;
L_00000195d92b1980 .part L_00000195d92b27e0, 0, 1;
LS_00000195d92b2e20_0_0 .concat [ 1 1 1 1], L_00000195d92b4180, L_00000195d92b4180, L_00000195d92b4180, L_00000195d92b4180;
LS_00000195d92b2e20_0_4 .concat [ 1 1 1 1], L_00000195d92b4180, L_00000195d92b4180, L_00000195d92b4180, L_00000195d92b4180;
LS_00000195d92b2e20_0_8 .concat [ 1 1 1 1], L_00000195d92b4180, L_00000195d92b4180, L_00000195d92b4180, L_00000195d92b4180;
LS_00000195d92b2e20_0_12 .concat [ 1 1 1 1], L_00000195d92b4180, L_00000195d92b4180, L_00000195d92b4180, L_00000195d92b4180;
LS_00000195d92b2e20_0_16 .concat [ 1 1 1 1], L_00000195d92b4180, L_00000195d92b4180, L_00000195d92b4180, L_00000195d92b4180;
LS_00000195d92b2e20_0_20 .concat [ 1 1 1 1], L_00000195d92b4180, L_00000195d92b4180, L_00000195d92b4180, L_00000195d92b4180;
LS_00000195d92b2e20_0_24 .concat [ 1 1 1 1], L_00000195d92b4180, L_00000195d92b4180, L_00000195d92b4180, L_00000195d92b4180;
LS_00000195d92b2e20_0_28 .concat [ 1 1 1 1], L_00000195d92b4180, L_00000195d92b4180, L_00000195d92b4180, L_00000195d92b4180;
LS_00000195d92b2e20_1_0 .concat [ 4 4 4 4], LS_00000195d92b2e20_0_0, LS_00000195d92b2e20_0_4, LS_00000195d92b2e20_0_8, LS_00000195d92b2e20_0_12;
LS_00000195d92b2e20_1_4 .concat [ 4 4 4 4], LS_00000195d92b2e20_0_16, LS_00000195d92b2e20_0_20, LS_00000195d92b2e20_0_24, LS_00000195d92b2e20_0_28;
L_00000195d92b2e20 .concat [ 16 16 0 0], LS_00000195d92b2e20_1_0, LS_00000195d92b2e20_1_4;
L_00000195d92b1520 .part L_00000195d92b27e0, 2, 1;
L_00000195d92b2b00 .part L_00000195d92b27e0, 1, 1;
L_00000195d92b1840 .part L_00000195d92b27e0, 0, 1;
LS_00000195d92b26a0_0_0 .concat [ 1 1 1 1], L_00000195d92b56f0, L_00000195d92b56f0, L_00000195d92b56f0, L_00000195d92b56f0;
LS_00000195d92b26a0_0_4 .concat [ 1 1 1 1], L_00000195d92b56f0, L_00000195d92b56f0, L_00000195d92b56f0, L_00000195d92b56f0;
LS_00000195d92b26a0_0_8 .concat [ 1 1 1 1], L_00000195d92b56f0, L_00000195d92b56f0, L_00000195d92b56f0, L_00000195d92b56f0;
LS_00000195d92b26a0_0_12 .concat [ 1 1 1 1], L_00000195d92b56f0, L_00000195d92b56f0, L_00000195d92b56f0, L_00000195d92b56f0;
LS_00000195d92b26a0_0_16 .concat [ 1 1 1 1], L_00000195d92b56f0, L_00000195d92b56f0, L_00000195d92b56f0, L_00000195d92b56f0;
LS_00000195d92b26a0_0_20 .concat [ 1 1 1 1], L_00000195d92b56f0, L_00000195d92b56f0, L_00000195d92b56f0, L_00000195d92b56f0;
LS_00000195d92b26a0_0_24 .concat [ 1 1 1 1], L_00000195d92b56f0, L_00000195d92b56f0, L_00000195d92b56f0, L_00000195d92b56f0;
LS_00000195d92b26a0_0_28 .concat [ 1 1 1 1], L_00000195d92b56f0, L_00000195d92b56f0, L_00000195d92b56f0, L_00000195d92b56f0;
LS_00000195d92b26a0_1_0 .concat [ 4 4 4 4], LS_00000195d92b26a0_0_0, LS_00000195d92b26a0_0_4, LS_00000195d92b26a0_0_8, LS_00000195d92b26a0_0_12;
LS_00000195d92b26a0_1_4 .concat [ 4 4 4 4], LS_00000195d92b26a0_0_16, LS_00000195d92b26a0_0_20, LS_00000195d92b26a0_0_24, LS_00000195d92b26a0_0_28;
L_00000195d92b26a0 .concat [ 16 16 0 0], LS_00000195d92b26a0_1_0, LS_00000195d92b26a0_1_4;
L_00000195d92b3280 .part L_00000195d92b27e0, 2, 1;
L_00000195d92b3000 .part L_00000195d92b27e0, 1, 1;
L_00000195d92b1700 .part L_00000195d92b27e0, 0, 1;
LS_00000195d92b3460_0_0 .concat [ 1 1 1 1], L_00000195d92b4f10, L_00000195d92b4f10, L_00000195d92b4f10, L_00000195d92b4f10;
LS_00000195d92b3460_0_4 .concat [ 1 1 1 1], L_00000195d92b4f10, L_00000195d92b4f10, L_00000195d92b4f10, L_00000195d92b4f10;
LS_00000195d92b3460_0_8 .concat [ 1 1 1 1], L_00000195d92b4f10, L_00000195d92b4f10, L_00000195d92b4f10, L_00000195d92b4f10;
LS_00000195d92b3460_0_12 .concat [ 1 1 1 1], L_00000195d92b4f10, L_00000195d92b4f10, L_00000195d92b4f10, L_00000195d92b4f10;
LS_00000195d92b3460_0_16 .concat [ 1 1 1 1], L_00000195d92b4f10, L_00000195d92b4f10, L_00000195d92b4f10, L_00000195d92b4f10;
LS_00000195d92b3460_0_20 .concat [ 1 1 1 1], L_00000195d92b4f10, L_00000195d92b4f10, L_00000195d92b4f10, L_00000195d92b4f10;
LS_00000195d92b3460_0_24 .concat [ 1 1 1 1], L_00000195d92b4f10, L_00000195d92b4f10, L_00000195d92b4f10, L_00000195d92b4f10;
LS_00000195d92b3460_0_28 .concat [ 1 1 1 1], L_00000195d92b4f10, L_00000195d92b4f10, L_00000195d92b4f10, L_00000195d92b4f10;
LS_00000195d92b3460_1_0 .concat [ 4 4 4 4], LS_00000195d92b3460_0_0, LS_00000195d92b3460_0_4, LS_00000195d92b3460_0_8, LS_00000195d92b3460_0_12;
LS_00000195d92b3460_1_4 .concat [ 4 4 4 4], LS_00000195d92b3460_0_16, LS_00000195d92b3460_0_20, LS_00000195d92b3460_0_24, LS_00000195d92b3460_0_28;
L_00000195d92b3460 .concat [ 16 16 0 0], LS_00000195d92b3460_1_0, LS_00000195d92b3460_1_4;
S_00000195d927abf0 .scope module, "mem_stage" "MEM_stage" 3 165, 29 3 0, S_00000195d9049f80;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /INPUT 32 "Write_Data";
    .port_info 2 /INPUT 1 "mem_write";
    .port_info 3 /INPUT 1 "mem_read";
    .port_info 4 /OUTPUT 32 "mem_out";
    .port_info 5 /INPUT 1 "clk";
v00000195d929b0a0_0 .net "Write_Data", 31 0, v00000195d9270420_0;  alias, 1 drivers
v00000195d929ac40_0 .net "addr", 31 0, v00000195d926fca0_0;  alias, 1 drivers
v00000195d929bd20_0 .net "clk", 0 0, L_00000195d91ec000;  alias, 1 drivers
v00000195d929be60_0 .net "mem_out", 31 0, v00000195d929bbe0_0;  alias, 1 drivers
v00000195d929bdc0_0 .net "mem_read", 0 0, v00000195d926ff20_0;  alias, 1 drivers
v00000195d929ace0_0 .net "mem_write", 0 0, v00000195d9270380_0;  alias, 1 drivers
S_00000195d927ad80 .scope module, "data_mem" "DM" 29 10, 30 1 0, S_00000195d927abf0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /INPUT 32 "Data_In";
    .port_info 2 /OUTPUT 32 "Data_Out";
    .port_info 3 /INPUT 1 "Write_en";
    .port_info 4 /INPUT 1 "clk";
v00000195d929ccc0 .array "DataMem", 1023 0, 31 0;
v00000195d929ab00_0 .net "Data_In", 31 0, v00000195d9270420_0;  alias, 1 drivers
v00000195d929bbe0_0 .var "Data_Out", 31 0;
v00000195d929cd60_0 .net "Write_en", 0 0, v00000195d9270380_0;  alias, 1 drivers
v00000195d929ad80_0 .net "addr", 31 0, v00000195d926fca0_0;  alias, 1 drivers
v00000195d929b1e0_0 .net "clk", 0 0, L_00000195d91ec000;  alias, 1 drivers
v00000195d929bf00_0 .var/i "i", 31 0;
S_00000195d927af10 .scope module, "mem_wb_buffer" "MEM_WB_buffer" 3 169, 31 2 0, S_00000195d9049f80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "hlt";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 32 "MEM_ALU_OUT";
    .port_info 4 /INPUT 32 "MEM_Data_mem_out";
    .port_info 5 /INPUT 1 "MEM_rd_indzero";
    .port_info 6 /INPUT 5 "MEM_rd_ind";
    .port_info 7 /INPUT 1 "MEM_memread";
    .port_info 8 /INPUT 1 "MEM_regwrite";
    .port_info 9 /INPUT 12 "MEM_opcode";
    .port_info 10 /OUTPUT 32 "WB_ALU_OUT";
    .port_info 11 /OUTPUT 32 "WB_Data_mem_out";
    .port_info 12 /OUTPUT 1 "WB_rd_indzero";
    .port_info 13 /OUTPUT 5 "WB_rd_ind";
    .port_info 14 /OUTPUT 1 "WB_memread";
    .port_info 15 /OUTPUT 1 "WB_regwrite";
    .port_info 16 /NODIR 0 "";
P_00000195d929f8e0 .param/l "add" 0 9 6, C4<000000100000>;
P_00000195d929f918 .param/l "addi" 0 9 11, C4<001000000000>;
P_00000195d929f950 .param/l "addu" 0 9 6, C4<000000100001>;
P_00000195d929f988 .param/l "and_" 0 9 6, C4<000000100100>;
P_00000195d929f9c0 .param/l "andi" 0 9 11, C4<001100000000>;
P_00000195d929f9f8 .param/l "beq" 0 9 16, C4<000100000000>;
P_00000195d929fa30 .param/l "bne" 0 9 16, C4<000101000000>;
P_00000195d929fa68 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_00000195d929faa0 .param/l "j" 0 9 19, C4<000010000000>;
P_00000195d929fad8 .param/l "jal" 0 9 19, C4<000011000000>;
P_00000195d929fb10 .param/l "jr" 0 9 8, C4<000000001000>;
P_00000195d929fb48 .param/l "lw" 0 9 13, C4<100011000000>;
P_00000195d929fb80 .param/l "nor_" 0 9 7, C4<000000100111>;
P_00000195d929fbb8 .param/l "or_" 0 9 6, C4<000000100101>;
P_00000195d929fbf0 .param/l "ori" 0 9 12, C4<001101000000>;
P_00000195d929fc28 .param/l "sgt" 0 9 8, C4<000000101011>;
P_00000195d929fc60 .param/l "sll" 0 9 7, C4<000000000000>;
P_00000195d929fc98 .param/l "slt" 0 9 8, C4<000000101010>;
P_00000195d929fcd0 .param/l "slti" 0 9 14, C4<001010000000>;
P_00000195d929fd08 .param/l "srl" 0 9 7, C4<000000000010>;
P_00000195d929fd40 .param/l "sub" 0 9 6, C4<000000100010>;
P_00000195d929fd78 .param/l "subu" 0 9 6, C4<000000100011>;
P_00000195d929fdb0 .param/l "sw" 0 9 13, C4<101011000000>;
P_00000195d929fde8 .param/l "xor_" 0 9 7, C4<000000100110>;
P_00000195d929fe20 .param/l "xori" 0 9 12, C4<001110000000>;
v00000195d929bfa0_0 .net "MEM_ALU_OUT", 31 0, v00000195d926fca0_0;  alias, 1 drivers
v00000195d929aec0_0 .net "MEM_Data_mem_out", 31 0, v00000195d929bbe0_0;  alias, 1 drivers
v00000195d929b140_0 .net "MEM_memread", 0 0, v00000195d926ff20_0;  alias, 1 drivers
v00000195d929c720_0 .net "MEM_opcode", 11 0, v00000195d9270a60_0;  alias, 1 drivers
v00000195d929b640_0 .net "MEM_rd_ind", 4 0, v00000195d926fc00_0;  alias, 1 drivers
v00000195d929b000_0 .net "MEM_rd_indzero", 0 0, v00000195d9270060_0;  alias, 1 drivers
v00000195d929af60_0 .net "MEM_regwrite", 0 0, v00000195d92704c0_0;  alias, 1 drivers
v00000195d929c220_0 .var "WB_ALU_OUT", 31 0;
v00000195d929cb80_0 .var "WB_Data_mem_out", 31 0;
v00000195d929c540_0 .var "WB_memread", 0 0;
v00000195d929b460_0 .var "WB_rd_ind", 4 0;
v00000195d929c400_0 .var "WB_rd_indzero", 0 0;
v00000195d929c5e0_0 .var "WB_regwrite", 0 0;
v00000195d929c7c0_0 .net "clk", 0 0, L_00000195d931be70;  1 drivers
v00000195d929cea0_0 .var "hlt", 0 0;
v00000195d929b5a0_0 .net "rst", 0 0, v00000195d92af180_0;  alias, 1 drivers
E_00000195d920b610 .event posedge, v00000195d92706a0_0, v00000195d929c7c0_0;
S_00000195d927b230 .scope module, "wb_stage" "WB_stage" 3 177, 32 3 0, S_00000195d9049f80;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "mem_out";
    .port_info 1 /INPUT 32 "alu_out";
    .port_info 2 /INPUT 1 "mem_read";
    .port_info 3 /OUTPUT 32 "Write_Data_RegFile";
L_00000195d931bb60 .functor AND 32, v00000195d929cb80_0, L_00000195d9322e50, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_00000195d931bbd0 .functor NOT 1, v00000195d929c540_0, C4<0>, C4<0>, C4<0>;
L_00000195d931bcb0 .functor AND 32, v00000195d929c220_0, L_00000195d93214b0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_00000195d931bd20 .functor OR 32, L_00000195d931bb60, L_00000195d931bcb0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000195d929b6e0_0 .net "Write_Data_RegFile", 31 0, L_00000195d931bd20;  alias, 1 drivers
v00000195d929c860_0 .net *"_ivl_0", 31 0, L_00000195d9322e50;  1 drivers
v00000195d929c900_0 .net *"_ivl_2", 31 0, L_00000195d931bb60;  1 drivers
v00000195d929c9a0_0 .net *"_ivl_4", 0 0, L_00000195d931bbd0;  1 drivers
v00000195d929d120_0 .net *"_ivl_6", 31 0, L_00000195d93214b0;  1 drivers
v00000195d929d580_0 .net *"_ivl_8", 31 0, L_00000195d931bcb0;  1 drivers
v00000195d929d440_0 .net "alu_out", 31 0, v00000195d929c220_0;  alias, 1 drivers
v00000195d929d3a0_0 .net "mem_out", 31 0, v00000195d929cb80_0;  alias, 1 drivers
v00000195d929d1c0_0 .net "mem_read", 0 0, v00000195d929c540_0;  alias, 1 drivers
LS_00000195d9322e50_0_0 .concat [ 1 1 1 1], v00000195d929c540_0, v00000195d929c540_0, v00000195d929c540_0, v00000195d929c540_0;
LS_00000195d9322e50_0_4 .concat [ 1 1 1 1], v00000195d929c540_0, v00000195d929c540_0, v00000195d929c540_0, v00000195d929c540_0;
LS_00000195d9322e50_0_8 .concat [ 1 1 1 1], v00000195d929c540_0, v00000195d929c540_0, v00000195d929c540_0, v00000195d929c540_0;
LS_00000195d9322e50_0_12 .concat [ 1 1 1 1], v00000195d929c540_0, v00000195d929c540_0, v00000195d929c540_0, v00000195d929c540_0;
LS_00000195d9322e50_0_16 .concat [ 1 1 1 1], v00000195d929c540_0, v00000195d929c540_0, v00000195d929c540_0, v00000195d929c540_0;
LS_00000195d9322e50_0_20 .concat [ 1 1 1 1], v00000195d929c540_0, v00000195d929c540_0, v00000195d929c540_0, v00000195d929c540_0;
LS_00000195d9322e50_0_24 .concat [ 1 1 1 1], v00000195d929c540_0, v00000195d929c540_0, v00000195d929c540_0, v00000195d929c540_0;
LS_00000195d9322e50_0_28 .concat [ 1 1 1 1], v00000195d929c540_0, v00000195d929c540_0, v00000195d929c540_0, v00000195d929c540_0;
LS_00000195d9322e50_1_0 .concat [ 4 4 4 4], LS_00000195d9322e50_0_0, LS_00000195d9322e50_0_4, LS_00000195d9322e50_0_8, LS_00000195d9322e50_0_12;
LS_00000195d9322e50_1_4 .concat [ 4 4 4 4], LS_00000195d9322e50_0_16, LS_00000195d9322e50_0_20, LS_00000195d9322e50_0_24, LS_00000195d9322e50_0_28;
L_00000195d9322e50 .concat [ 16 16 0 0], LS_00000195d9322e50_1_0, LS_00000195d9322e50_1_4;
LS_00000195d93214b0_0_0 .concat [ 1 1 1 1], L_00000195d931bbd0, L_00000195d931bbd0, L_00000195d931bbd0, L_00000195d931bbd0;
LS_00000195d93214b0_0_4 .concat [ 1 1 1 1], L_00000195d931bbd0, L_00000195d931bbd0, L_00000195d931bbd0, L_00000195d931bbd0;
LS_00000195d93214b0_0_8 .concat [ 1 1 1 1], L_00000195d931bbd0, L_00000195d931bbd0, L_00000195d931bbd0, L_00000195d931bbd0;
LS_00000195d93214b0_0_12 .concat [ 1 1 1 1], L_00000195d931bbd0, L_00000195d931bbd0, L_00000195d931bbd0, L_00000195d931bbd0;
LS_00000195d93214b0_0_16 .concat [ 1 1 1 1], L_00000195d931bbd0, L_00000195d931bbd0, L_00000195d931bbd0, L_00000195d931bbd0;
LS_00000195d93214b0_0_20 .concat [ 1 1 1 1], L_00000195d931bbd0, L_00000195d931bbd0, L_00000195d931bbd0, L_00000195d931bbd0;
LS_00000195d93214b0_0_24 .concat [ 1 1 1 1], L_00000195d931bbd0, L_00000195d931bbd0, L_00000195d931bbd0, L_00000195d931bbd0;
LS_00000195d93214b0_0_28 .concat [ 1 1 1 1], L_00000195d931bbd0, L_00000195d931bbd0, L_00000195d931bbd0, L_00000195d931bbd0;
LS_00000195d93214b0_1_0 .concat [ 4 4 4 4], LS_00000195d93214b0_0_0, LS_00000195d93214b0_0_4, LS_00000195d93214b0_0_8, LS_00000195d93214b0_0_12;
LS_00000195d93214b0_1_4 .concat [ 4 4 4 4], LS_00000195d93214b0_0_16, LS_00000195d93214b0_0_20, LS_00000195d93214b0_0_24, LS_00000195d93214b0_0_28;
L_00000195d93214b0 .concat [ 16 16 0 0], LS_00000195d93214b0_1_0, LS_00000195d93214b0_1_4;
    .scope S_00000195d927ba00;
T_0 ;
    %wait E_00000195d920b5d0;
    %load/vec4 v00000195d9298a80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v00000195d9299840_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v00000195d9299340_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v00000195d929a6a0_0;
    %assign/vec4 v00000195d9299840_0, 0;
T_0.2 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_00000195d927c360;
T_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000195d9298c60_0, 0, 32;
T_1.0 ;
    %load/vec4 v00000195d9298c60_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_1.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v00000195d9298c60_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000195d9298da0, 0, 4;
    %load/vec4 v00000195d9298c60_0;
    %addi 1, 0, 32;
    %store/vec4 v00000195d9298c60_0, 0, 32;
    %jmp T_1.0;
T_1.1 ;
    %pushi/vec4 537133056, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000195d9298da0, 0, 4;
    %pushi/vec4 537001984, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000195d9298da0, 0, 4;
    %pushi/vec4 537067521, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000195d9298da0, 0, 4;
    %pushi/vec4 537264173, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000195d9298da0, 0, 4;
    %pushi/vec4 201326598, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000195d9298da0, 0, 4;
    %pushi/vec4 134217741, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000195d9298da0, 0, 4;
    %pushi/vec4 6301728, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000195d9298da0, 0, 4;
    %pushi/vec4 4397088, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000195d9298da0, 0, 4;
    %pushi/vec4 10489888, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000195d9298da0, 0, 4;
    %pushi/vec4 545521665, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000195d9298da0, 0, 4;
    %pushi/vec4 277217282, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000195d9298da0, 0, 4;
    %pushi/vec4 134217734, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000195d9298da0, 0, 4;
    %pushi/vec4 65011720, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000195d9298da0, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000195d9298da0, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 999, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000195d9298da0, 0, 4;
    %pushi/vec4 538968063, 0, 32;
    %ix/load 3, 1000, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000195d9298da0, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 1001, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000195d9298da0, 0, 4;
    %end;
    .thread T_1;
    .scope S_00000195d927beb0;
T_2 ;
    %wait E_00000195d920a850;
    %load/vec4 v00000195d92989e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 91;
    %split/vec4 32;
    %assign/vec4 v00000195d9299ca0_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000195d9283ed0_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000195d92990c0_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000195d9299480_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000195d9298bc0_0, 0;
    %assign/vec4 v00000195d9299a20_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v00000195d92997a0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.4, 9;
    %load/vec4 v00000195d929a740_0;
    %and;
T_2.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %pushi/vec4 0, 0, 91;
    %split/vec4 32;
    %assign/vec4 v00000195d9299ca0_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000195d9283ed0_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000195d92990c0_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000195d9299480_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000195d9298bc0_0, 0;
    %assign/vec4 v00000195d9299a20_0, 0;
    %jmp T_2.3;
T_2.2 ;
    %load/vec4 v00000195d92997a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.5, 8;
    %load/vec4 v00000195d9298f80_0;
    %assign/vec4 v00000195d9283ed0_0, 0;
    %load/vec4 v00000195d929a600_0;
    %assign/vec4 v00000195d9299ca0_0, 0;
    %load/vec4 v00000195d9298f80_0;
    %parti/s 5, 16, 6;
    %assign/vec4 v00000195d9299480_0, 0;
    %load/vec4 v00000195d9298f80_0;
    %parti/s 6, 26, 6;
    %ix/load 4, 6, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v00000195d9299a20_0, 4, 5;
    %load/vec4 v00000195d9298f80_0;
    %parti/s 6, 26, 6;
    %cmpi/e 0, 0, 6;
    %flag_mov 8, 4;
    %jmp/0 T_2.7, 8;
    %load/vec4 v00000195d9298f80_0;
    %parti/s 6, 0, 2;
    %jmp/1 T_2.8, 8;
T_2.7 ; End of true expr.
    %pushi/vec4 0, 0, 6;
    %jmp/0 T_2.8, 8;
 ; End of false expr.
    %blend;
T_2.8;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v00000195d9299a20_0, 4, 5;
    %load/vec4 v00000195d9298f80_0;
    %parti/s 6, 26, 6;
    %load/vec4 v00000195d9298f80_0;
    %parti/s 6, 0, 2;
    %concat/vec4; draw_concat_vec4
    %cmpi/e 0, 0, 12;
    %jmp/1 T_2.11, 4;
    %flag_mov 8, 4;
    %load/vec4 v00000195d9298f80_0;
    %parti/s 6, 26, 6;
    %load/vec4 v00000195d9298f80_0;
    %parti/s 6, 0, 2;
    %concat/vec4; draw_concat_vec4
    %cmpi/e 2, 0, 12;
    %flag_or 4, 8;
T_2.11;
    %flag_mov 8, 4;
    %jmp/0 T_2.9, 8;
    %load/vec4 v00000195d9298f80_0;
    %parti/s 5, 16, 6;
    %jmp/1 T_2.10, 8;
T_2.9 ; End of true expr.
    %load/vec4 v00000195d9298f80_0;
    %parti/s 5, 21, 6;
    %jmp/0 T_2.10, 8;
 ; End of false expr.
    %blend;
T_2.10;
    %assign/vec4 v00000195d9298bc0_0, 0;
    %load/vec4 v00000195d9298f80_0;
    %parti/s 6, 26, 6;
    %cmpi/e 0, 0, 6;
    %jmp/0xz  T_2.12, 4;
    %load/vec4 v00000195d9298f80_0;
    %parti/s 5, 11, 5;
    %assign/vec4 v00000195d92990c0_0, 0;
    %jmp T_2.13;
T_2.12 ;
    %load/vec4 v00000195d9298f80_0;
    %parti/s 6, 26, 6;
    %concati/vec4 0, 0, 6;
    %cmpi/e 192, 0, 12;
    %jmp/0xz  T_2.14, 4;
    %pushi/vec4 31, 0, 5;
    %assign/vec4 v00000195d92990c0_0, 0;
    %jmp T_2.15;
T_2.14 ;
    %load/vec4 v00000195d9298f80_0;
    %parti/s 5, 16, 6;
    %assign/vec4 v00000195d92990c0_0, 0;
T_2.15 ;
T_2.13 ;
T_2.5 ;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_00000195d927b550;
T_3 ;
    %wait E_00000195d920b5d0;
    %load/vec4 v00000195d9284fb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000195d9281810_0, 0, 32;
T_3.2 ;
    %load/vec4 v00000195d9281810_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_3.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v00000195d9281810_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000195d92818b0, 0, 4;
    %load/vec4 v00000195d9281810_0;
    %addi 1, 0, 32;
    %store/vec4 v00000195d9281810_0, 0, 32;
    %jmp T_3.2;
T_3.3 ;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v00000195d9282ad0_0;
    %cmpi/ne 0, 0, 5;
    %flag_get/vec4 4;
    %jmp/0 T_3.6, 4;
    %load/vec4 v00000195d9281770_0;
    %and;
T_3.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.4, 8;
    %load/vec4 v00000195d9282a30_0;
    %load/vec4 v00000195d9282ad0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000195d92818b0, 0, 4;
T_3.4 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000195d92818b0, 0, 4;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_00000195d927b550;
T_4 ;
    %wait E_00000195d920a790;
    %load/vec4 v00000195d9282ad0_0;
    %load/vec4 v00000195d92837f0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_4.3, 4;
    %load/vec4 v00000195d9282ad0_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_4.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_4.2, 9;
    %load/vec4 v00000195d9281770_0;
    %and;
T_4.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v00000195d9282a30_0;
    %assign/vec4 v00000195d9283890_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v00000195d92837f0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v00000195d92818b0, 4;
    %assign/vec4 v00000195d9283890_0, 0;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_00000195d927b550;
T_5 ;
    %wait E_00000195d920a790;
    %load/vec4 v00000195d9282ad0_0;
    %load/vec4 v00000195d9282df0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_5.3, 4;
    %load/vec4 v00000195d9282ad0_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_5.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.2, 9;
    %load/vec4 v00000195d9281770_0;
    %and;
T_5.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %load/vec4 v00000195d9282a30_0;
    %assign/vec4 v00000195d9283750_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v00000195d9282df0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v00000195d92818b0, 4;
    %assign/vec4 v00000195d9283750_0, 0;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_00000195d927b550;
T_6 ;
    %delay 200004, 0;
    %vpi_call 23 57 "$display", "Register file content : " {0 0 0};
    %fork t_1, S_00000195d927bd20;
    %jmp t_0;
    .scope S_00000195d927bd20;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000195d9283110_0, 0, 32;
T_6.0 ;
    %load/vec4 v00000195d9283110_0;
    %cmpi/s 31, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_6.1, 5;
    %load/vec4 v00000195d9283110_0;
    %ix/getv/s 4, v00000195d9283110_0;
    %load/vec4a v00000195d92818b0, 4;
    %ix/getv/s 4, v00000195d9283110_0;
    %load/vec4a v00000195d92818b0, 4;
    %vpi_call 23 59 "$display", "index = %d , reg_out : signed = %d , unsigned = %d", S<2,vec4,u32>, S<1,vec4,s32>, S<0,vec4,u32> {3 0 0};
    %load/vec4 v00000195d9283110_0;
    %addi 1, 0, 32;
    %store/vec4 v00000195d9283110_0, 0, 32;
    %jmp T_6.0;
T_6.1 ;
    %end;
    .scope S_00000195d927b550;
t_0 %join;
    %end;
    .thread T_6;
    .scope S_00000195d927b6e0;
T_7 ;
    %wait E_00000195d920ac50;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000195d9282d50_0, 0, 32;
    %load/vec4 v00000195d9282710_0;
    %cmpi/e 0, 0, 12;
    %jmp/1 T_7.2, 4;
    %flag_mov 8, 4;
    %load/vec4 v00000195d9282710_0;
    %cmpi/e 2, 0, 12;
    %flag_or 4, 8;
T_7.2;
    %jmp/0xz  T_7.0, 4;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v00000195d9282030_0;
    %parti/s 5, 6, 4;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %assign/vec4 v00000195d9282d50_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v00000195d9282710_0;
    %cmpi/e 768, 0, 12;
    %jmp/1 T_7.6, 4;
    %flag_mov 8, 4;
    %load/vec4 v00000195d9282710_0;
    %cmpi/e 832, 0, 12;
    %flag_or 4, 8;
T_7.6;
    %jmp/1 T_7.5, 4;
    %flag_mov 8, 4;
    %load/vec4 v00000195d9282710_0;
    %cmpi/e 896, 0, 12;
    %flag_or 4, 8;
T_7.5;
    %jmp/0xz  T_7.3, 4;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v00000195d9282030_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %assign/vec4 v00000195d9282d50_0, 0;
    %jmp T_7.4;
T_7.3 ;
    %load/vec4 v00000195d9282030_0;
    %parti/s 1, 15, 5;
    %replicate 32;
    %load/vec4 v00000195d9282030_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %assign/vec4 v00000195d9282d50_0, 0;
T_7.4 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_00000195d927a8d0;
T_8 ;
    %wait E_00000195d920b5d0;
    %load/vec4 v00000195d9287a30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v00000195d9288930_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v00000195d92887f0_0;
    %cmpi/e 256, 0, 12;
    %jmp/1 T_8.4, 4;
    %flag_mov 8, 4;
    %load/vec4 v00000195d92887f0_0;
    %cmpi/e 320, 0, 12;
    %flag_or 4, 8;
T_8.4;
    %jmp/0xz  T_8.2, 4;
    %load/vec4 v00000195d9288930_0;
    %load/vec4 v00000195d9287ad0_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_8.5, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_8.6, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_8.7, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_8.8, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_8.9, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_8.10, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_8.11, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_8.12, 6;
    %jmp T_8.13;
T_8.5 ;
    %jmp T_8.13;
T_8.6 ;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v00000195d9288930_0, 0;
    %jmp T_8.13;
T_8.7 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v00000195d9288930_0, 0;
    %jmp T_8.13;
T_8.8 ;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v00000195d9288930_0, 0;
    %jmp T_8.13;
T_8.9 ;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v00000195d9288930_0, 0;
    %jmp T_8.13;
T_8.10 ;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v00000195d9288930_0, 0;
    %jmp T_8.13;
T_8.11 ;
    %jmp T_8.13;
T_8.12 ;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v00000195d9288930_0, 0;
    %jmp T_8.13;
T_8.13 ;
    %pop/vec4 1;
T_8.2 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_00000195d927a8d0;
T_9 ;
    %wait E_00000195d920b5d0;
    %load/vec4 v00000195d9287a30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000195d9286270_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v00000195d9288250_0;
    %assign/vec4 v00000195d9286270_0, 0;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_00000195d927b0a0;
T_10 ;
    %wait E_00000195d920abd0;
    %load/vec4 v00000195d92890b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000195d9289150_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000195d9288a70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000195d9288b10_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000195d92872b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000195d9287670_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v00000195d9287c10_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_10.6, 10;
    %load/vec4 v00000195d92875d0_0;
    %and;
T_10.6;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_10.5, 9;
    %load/vec4 v00000195d92877b0_0;
    %load/vec4 v00000195d9286d10_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/1 T_10.7, 4;
    %load/vec4 v00000195d9288d90_0;
    %load/vec4 v00000195d9286d10_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
T_10.7;
    %and;
T_10.5;
    %flag_set/vec4 8;
    %jmp/1 T_10.4, 8;
    %load/vec4 v00000195d9286e50_0;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/0 T_10.9, 11;
    %load/vec4 v00000195d9287d50_0;
    %and;
T_10.9;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_10.8, 10;
    %load/vec4 v00000195d92877b0_0;
    %load/vec4 v00000195d9286ef0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/1 T_10.10, 4;
    %load/vec4 v00000195d9288d90_0;
    %load/vec4 v00000195d9286ef0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
T_10.10;
    %and;
T_10.8;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_10.4;
    %jmp/0xz  T_10.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000195d9289150_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000195d9288a70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000195d9288b10_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000195d92872b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000195d9287670_0, 0;
    %jmp T_10.3;
T_10.2 ;
    %load/vec4 v00000195d9287710_0;
    %cmpi/e 8, 0, 12;
    %jmp/0xz  T_10.11, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000195d9289150_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000195d9288a70_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000195d9288b10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000195d92872b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000195d9287670_0, 0;
    %jmp T_10.12;
T_10.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000195d9289150_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000195d9288a70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000195d9288b10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000195d92872b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000195d9287670_0, 0;
T_10.12 ;
T_10.3 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_00000195d927c1d0;
T_11 ;
    %wait E_00000195d920ad90;
    %load/vec4 v00000195d927e7e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 197;
    %split/vec4 1;
    %assign/vec4 v00000195d927eb00_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000195d927d8e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000195d927d700_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000195d927dde0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000195d927ce40_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000195d927df20_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000195d927e920_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000195d927e060_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000195d927d020_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000195d927d480_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000195d927dfc0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000195d927d2a0_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000195d927d520_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000195d927d340_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000195d927eec0_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000195d927dac0_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000195d927d7a0_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000195d927d3e0_0, 0;
    %assign/vec4 v00000195d927cee0_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v00000195d927d840_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %load/vec4 v00000195d927e380_0;
    %assign/vec4 v00000195d927cee0_0, 0;
    %load/vec4 v00000195d927e9c0_0;
    %assign/vec4 v00000195d927d3e0_0, 0;
    %load/vec4 v00000195d927e6a0_0;
    %assign/vec4 v00000195d927d7a0_0, 0;
    %load/vec4 v00000195d927e560_0;
    %assign/vec4 v00000195d927dac0_0, 0;
    %load/vec4 v00000195d927c760_0;
    %assign/vec4 v00000195d927eec0_0, 0;
    %load/vec4 v00000195d927cd00_0;
    %assign/vec4 v00000195d927d340_0, 0;
    %load/vec4 v00000195d927eba0_0;
    %assign/vec4 v00000195d927d520_0, 0;
    %load/vec4 v00000195d927e600_0;
    %assign/vec4 v00000195d927d2a0_0, 0;
    %load/vec4 v00000195d927cc60_0;
    %assign/vec4 v00000195d927dfc0_0, 0;
    %load/vec4 v00000195d927e2e0_0;
    %assign/vec4 v00000195d927d480_0, 0;
    %load/vec4 v00000195d927c940_0;
    %assign/vec4 v00000195d927d020_0, 0;
    %load/vec4 v00000195d927e420_0;
    %assign/vec4 v00000195d927e060_0, 0;
    %load/vec4 v00000195d927e1a0_0;
    %assign/vec4 v00000195d927e920_0, 0;
    %load/vec4 v00000195d927db60_0;
    %assign/vec4 v00000195d927df20_0, 0;
    %load/vec4 v00000195d927e240_0;
    %assign/vec4 v00000195d927ce40_0, 0;
    %load/vec4 v00000195d927e100_0;
    %assign/vec4 v00000195d927dde0_0, 0;
    %load/vec4 v00000195d927dc00_0;
    %assign/vec4 v00000195d927d700_0, 0;
    %load/vec4 v00000195d927cbc0_0;
    %assign/vec4 v00000195d927d8e0_0, 0;
    %load/vec4 v00000195d927ed80_0;
    %assign/vec4 v00000195d927eb00_0, 0;
    %jmp T_11.3;
T_11.2 ;
    %pushi/vec4 0, 0, 197;
    %split/vec4 1;
    %assign/vec4 v00000195d927eb00_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000195d927d8e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000195d927d700_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000195d927dde0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000195d927ce40_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000195d927df20_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000195d927e920_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000195d927e060_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000195d927d020_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000195d927d480_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000195d927dfc0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000195d927d2a0_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000195d927d520_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000195d927d340_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000195d927eec0_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000195d927dac0_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000195d927d7a0_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000195d927d3e0_0, 0;
    %assign/vec4 v00000195d927cee0_0, 0;
T_11.3 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_00000195d927b3c0;
T_12 ;
    %wait E_00000195d920afd0;
    %load/vec4 v00000195d92878f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 261;
    %split/vec4 1;
    %assign/vec4 v00000195d927faa0_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000195d927f0a0_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000195d927fa00_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000195d927f1e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000195d927f280_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000195d927f140_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000195d927f8c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000195d927fd20_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000195d927f500_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000195d927f820_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000195d927f3c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000195d927fb40_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000195d9287fd0_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000195d927fc80_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000195d927fbe0_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000195d927f5a0_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000195d927ffa0_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000195d927fe60_0, 0;
    %split/vec4 12;
    %assign/vec4 v00000195d927f460_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000195d927f960_0, 0;
    %assign/vec4 v00000195d927f000_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v00000195d9286590_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %load/vec4 v00000195d927cda0_0;
    %assign/vec4 v00000195d927f000_0, 0;
    %load/vec4 v00000195d927ec40_0;
    %assign/vec4 v00000195d927f960_0, 0;
    %load/vec4 v00000195d9280220_0;
    %assign/vec4 v00000195d927f460_0, 0;
    %load/vec4 v00000195d9280540_0;
    %assign/vec4 v00000195d927fe60_0, 0;
    %load/vec4 v00000195d9280400_0;
    %assign/vec4 v00000195d927ffa0_0, 0;
    %load/vec4 v00000195d9280360_0;
    %assign/vec4 v00000195d927f5a0_0, 0;
    %load/vec4 v00000195d927ece0_0;
    %assign/vec4 v00000195d927fbe0_0, 0;
    %load/vec4 v00000195d927ff00_0;
    %assign/vec4 v00000195d927fc80_0, 0;
    %load/vec4 v00000195d92805e0_0;
    %assign/vec4 v00000195d9287fd0_0, 0;
    %load/vec4 v00000195d927f780_0;
    %assign/vec4 v00000195d927fb40_0, 0;
    %load/vec4 v00000195d92800e0_0;
    %assign/vec4 v00000195d927f3c0_0, 0;
    %load/vec4 v00000195d927f640_0;
    %assign/vec4 v00000195d927f820_0, 0;
    %load/vec4 v00000195d927f6e0_0;
    %assign/vec4 v00000195d927f500_0, 0;
    %load/vec4 v00000195d927ef60_0;
    %assign/vec4 v00000195d927fd20_0, 0;
    %load/vec4 v00000195d9280180_0;
    %assign/vec4 v00000195d927f8c0_0, 0;
    %load/vec4 v00000195d9280040_0;
    %assign/vec4 v00000195d927f140_0, 0;
    %load/vec4 v00000195d92804a0_0;
    %assign/vec4 v00000195d927f280_0, 0;
    %load/vec4 v00000195d927fdc0_0;
    %assign/vec4 v00000195d927f1e0_0, 0;
    %load/vec4 v00000195d92802c0_0;
    %assign/vec4 v00000195d927fa00_0, 0;
    %load/vec4 v00000195d927c800_0;
    %assign/vec4 v00000195d927f0a0_0, 0;
    %load/vec4 v00000195d927f320_0;
    %assign/vec4 v00000195d927faa0_0, 0;
    %jmp T_12.3;
T_12.2 ;
    %pushi/vec4 0, 0, 261;
    %split/vec4 1;
    %assign/vec4 v00000195d927faa0_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000195d927f0a0_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000195d927fa00_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000195d927f1e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000195d927f280_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000195d927f140_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000195d927f8c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000195d927fd20_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000195d927f500_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000195d927f820_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000195d927f3c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000195d927fb40_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000195d9287fd0_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000195d927fc80_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000195d927fbe0_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000195d927f5a0_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000195d927ffa0_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000195d927fe60_0, 0;
    %split/vec4 12;
    %assign/vec4 v00000195d927f460_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000195d927f960_0, 0;
    %assign/vec4 v00000195d927f000_0, 0;
T_12.3 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_00000195d907ca50;
T_13 ;
    %wait E_00000195d920a510;
    %load/vec4 v00000195d9272a90_0;
    %dup/vec4;
    %pushi/vec4 32, 0, 12;
    %cmp/u;
    %jmp/1 T_13.0, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 12;
    %cmp/u;
    %jmp/1 T_13.1, 6;
    %dup/vec4;
    %pushi/vec4 512, 0, 12;
    %cmp/u;
    %jmp/1 T_13.2, 6;
    %dup/vec4;
    %pushi/vec4 2240, 0, 12;
    %cmp/u;
    %jmp/1 T_13.3, 6;
    %dup/vec4;
    %pushi/vec4 2752, 0, 12;
    %cmp/u;
    %jmp/1 T_13.4, 6;
    %dup/vec4;
    %pushi/vec4 192, 0, 12;
    %cmp/u;
    %jmp/1 T_13.5, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 12;
    %cmp/u;
    %jmp/1 T_13.6, 6;
    %dup/vec4;
    %pushi/vec4 128, 0, 12;
    %cmp/u;
    %jmp/1 T_13.7, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 12;
    %cmp/u;
    %jmp/1 T_13.8, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 12;
    %cmp/u;
    %jmp/1 T_13.9, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 12;
    %cmp/u;
    %jmp/1 T_13.10, 6;
    %dup/vec4;
    %pushi/vec4 768, 0, 12;
    %cmp/u;
    %jmp/1 T_13.11, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 12;
    %cmp/u;
    %jmp/1 T_13.12, 6;
    %dup/vec4;
    %pushi/vec4 832, 0, 12;
    %cmp/u;
    %jmp/1 T_13.13, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 12;
    %cmp/u;
    %jmp/1 T_13.14, 6;
    %dup/vec4;
    %pushi/vec4 896, 0, 12;
    %cmp/u;
    %jmp/1 T_13.15, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 12;
    %cmp/u;
    %jmp/1 T_13.16, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 12;
    %cmp/u;
    %jmp/1 T_13.17, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 12;
    %cmp/u;
    %jmp/1 T_13.18, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 12;
    %cmp/u;
    %jmp/1 T_13.19, 6;
    %dup/vec4;
    %pushi/vec4 640, 0, 12;
    %cmp/u;
    %jmp/1 T_13.20, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 12;
    %cmp/u;
    %jmp/1 T_13.21, 6;
    %jmp T_13.22;
T_13.0 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000195d9272950_0, 0;
    %jmp T_13.22;
T_13.1 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000195d9272950_0, 0;
    %jmp T_13.22;
T_13.2 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000195d9272950_0, 0;
    %jmp T_13.22;
T_13.3 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000195d9272950_0, 0;
    %jmp T_13.22;
T_13.4 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000195d9272950_0, 0;
    %jmp T_13.22;
T_13.5 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000195d9272950_0, 0;
    %jmp T_13.22;
T_13.6 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000195d9272950_0, 0;
    %jmp T_13.22;
T_13.7 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000195d9272950_0, 0;
    %jmp T_13.22;
T_13.8 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v00000195d9272950_0, 0;
    %jmp T_13.22;
T_13.9 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v00000195d9272950_0, 0;
    %jmp T_13.22;
T_13.10 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v00000195d9272950_0, 0;
    %jmp T_13.22;
T_13.11 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v00000195d9272950_0, 0;
    %jmp T_13.22;
T_13.12 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v00000195d9272950_0, 0;
    %jmp T_13.22;
T_13.13 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v00000195d9272950_0, 0;
    %jmp T_13.22;
T_13.14 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v00000195d9272950_0, 0;
    %jmp T_13.22;
T_13.15 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v00000195d9272950_0, 0;
    %jmp T_13.22;
T_13.16 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v00000195d9272950_0, 0;
    %jmp T_13.22;
T_13.17 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v00000195d9272950_0, 0;
    %jmp T_13.22;
T_13.18 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v00000195d9272950_0, 0;
    %jmp T_13.22;
T_13.19 ;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v00000195d9272950_0, 0;
    %jmp T_13.22;
T_13.20 ;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v00000195d9272950_0, 0;
    %jmp T_13.22;
T_13.21 ;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v00000195d9272950_0, 0;
    %jmp T_13.22;
T_13.22 ;
    %pop/vec4 1;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_00000195d907c8c0;
T_14 ;
    %wait E_00000195d920a110;
    %load/vec4 v00000195d9272310_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_14.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_14.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_14.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_14.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_14.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_14.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_14.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_14.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_14.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_14.9, 6;
    %jmp T_14.10;
T_14.0 ;
    %load/vec4 v00000195d92729f0_0;
    %pad/u 33;
    %load/vec4 v00000195d92723b0_0;
    %pad/u 33;
    %add;
    %split/vec4 32;
    %assign/vec4 v00000195d9272770_0, 0;
    %assign/vec4 v00000195d9272450_0, 0;
    %jmp T_14.10;
T_14.1 ;
    %load/vec4 v00000195d92729f0_0;
    %pad/u 33;
    %load/vec4 v00000195d92723b0_0;
    %pad/u 33;
    %sub;
    %split/vec4 32;
    %assign/vec4 v00000195d9272770_0, 0;
    %assign/vec4 v00000195d9272450_0, 0;
    %jmp T_14.10;
T_14.2 ;
    %load/vec4 v00000195d92729f0_0;
    %pad/u 33;
    %load/vec4 v00000195d92723b0_0;
    %pad/u 33;
    %and;
    %split/vec4 32;
    %assign/vec4 v00000195d9272770_0, 0;
    %assign/vec4 v00000195d9272450_0, 0;
    %jmp T_14.10;
T_14.3 ;
    %load/vec4 v00000195d92729f0_0;
    %pad/u 33;
    %load/vec4 v00000195d92723b0_0;
    %pad/u 33;
    %or;
    %split/vec4 32;
    %assign/vec4 v00000195d9272770_0, 0;
    %assign/vec4 v00000195d9272450_0, 0;
    %jmp T_14.10;
T_14.4 ;
    %load/vec4 v00000195d92729f0_0;
    %pad/u 33;
    %load/vec4 v00000195d92723b0_0;
    %pad/u 33;
    %xor;
    %split/vec4 32;
    %assign/vec4 v00000195d9272770_0, 0;
    %assign/vec4 v00000195d9272450_0, 0;
    %jmp T_14.10;
T_14.5 ;
    %load/vec4 v00000195d92729f0_0;
    %pad/u 33;
    %load/vec4 v00000195d92723b0_0;
    %pad/u 33;
    %or;
    %inv;
    %split/vec4 32;
    %assign/vec4 v00000195d9272770_0, 0;
    %assign/vec4 v00000195d9272450_0, 0;
    %jmp T_14.10;
T_14.6 ;
    %load/vec4 v00000195d92723b0_0;
    %cmpi/u 32, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_mov 8, 5;
    %jmp/0 T_14.11, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_14.12, 8;
T_14.11 ; End of true expr.
    %load/vec4 v00000195d9272450_0;
    %load/vec4 v00000195d92723b0_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v00000195d92729f0_0;
    %pushi/vec4 32, 0, 32;
    %load/vec4 v00000195d92723b0_0;
    %sub;
    %part/u 1;
    %load/vec4 v00000195d92723b0_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %or;
    %jmp/0 T_14.12, 8;
 ; End of false expr.
    %blend;
T_14.12;
    %assign/vec4 v00000195d9272450_0, 0;
    %load/vec4 v00000195d92729f0_0;
    %ix/getv 4, v00000195d92723b0_0;
    %shiftl 4;
    %assign/vec4 v00000195d9272770_0, 0;
    %jmp T_14.10;
T_14.7 ;
    %load/vec4 v00000195d92723b0_0;
    %cmpi/u 32, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_mov 8, 5;
    %jmp/0 T_14.13, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_14.14, 8;
T_14.13 ; End of true expr.
    %load/vec4 v00000195d9272450_0;
    %load/vec4 v00000195d92723b0_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v00000195d92729f0_0;
    %load/vec4 v00000195d92723b0_0;
    %subi 1, 0, 32;
    %part/u 1;
    %load/vec4 v00000195d92723b0_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %or;
    %jmp/0 T_14.14, 8;
 ; End of false expr.
    %blend;
T_14.14;
    %assign/vec4 v00000195d9272450_0, 0;
    %load/vec4 v00000195d92729f0_0;
    %ix/getv 4, v00000195d92723b0_0;
    %shiftr 4;
    %assign/vec4 v00000195d9272770_0, 0;
    %jmp T_14.10;
T_14.8 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000195d9272450_0, 0;
    %load/vec4 v00000195d92729f0_0;
    %load/vec4 v00000195d92723b0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_14.15, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_14.16, 8;
T_14.15 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_14.16, 8;
 ; End of false expr.
    %blend;
T_14.16;
    %assign/vec4 v00000195d9272770_0, 0;
    %jmp T_14.10;
T_14.9 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000195d9272450_0, 0;
    %load/vec4 v00000195d92723b0_0;
    %load/vec4 v00000195d92729f0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_14.17, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_14.18, 8;
T_14.17 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_14.18, 8;
 ; End of false expr.
    %blend;
T_14.18;
    %assign/vec4 v00000195d9272770_0, 0;
    %jmp T_14.10;
T_14.10 ;
    %pop/vec4 1;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_00000195d8fc69c0;
T_15 ;
    %wait E_00000195d9209850;
    %load/vec4 v00000195d92706a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 0, 0, 85;
    %split/vec4 1;
    %assign/vec4 v00000195d9270060_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000195d92704c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000195d9270380_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000195d926ff20_0, 0;
    %split/vec4 12;
    %assign/vec4 v00000195d9270a60_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000195d926fc00_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000195d9270420_0, 0;
    %assign/vec4 v00000195d926fca0_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v00000195d9192250_0;
    %assign/vec4 v00000195d926fca0_0, 0;
    %load/vec4 v00000195d926fe80_0;
    %assign/vec4 v00000195d9270420_0, 0;
    %load/vec4 v00000195d9270600_0;
    %assign/vec4 v00000195d926fc00_0, 0;
    %load/vec4 v00000195d92709c0_0;
    %assign/vec4 v00000195d9270a60_0, 0;
    %load/vec4 v00000195d916d730_0;
    %assign/vec4 v00000195d926ff20_0, 0;
    %load/vec4 v00000195d916cab0_0;
    %assign/vec4 v00000195d9270380_0, 0;
    %load/vec4 v00000195d9270100_0;
    %assign/vec4 v00000195d92704c0_0, 0;
    %load/vec4 v00000195d926f7a0_0;
    %assign/vec4 v00000195d9270060_0, 0;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_00000195d927ad80;
T_16 ;
    %wait E_00000195d920a790;
    %load/vec4 v00000195d929cd60_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_16.0, 4;
    %load/vec4 v00000195d929ab00_0;
    %load/vec4 v00000195d929ad80_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000195d929ccc0, 0, 4;
T_16.0 ;
    %jmp T_16;
    .thread T_16;
    .scope S_00000195d927ad80;
T_17 ;
    %wait E_00000195d920a790;
    %load/vec4 v00000195d929ad80_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v00000195d929ccc0, 4;
    %assign/vec4 v00000195d929bbe0_0, 0;
    %jmp T_17;
    .thread T_17;
    .scope S_00000195d927ad80;
T_18 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000195d929bf00_0, 0, 32;
T_18.0 ;
    %load/vec4 v00000195d929bf00_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_18.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v00000195d929bf00_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000195d929ccc0, 0, 4;
    %load/vec4 v00000195d929bf00_0;
    %addi 1, 0, 32;
    %store/vec4 v00000195d929bf00_0, 0, 32;
    %jmp T_18.0;
T_18.1 ;
    %end;
    .thread T_18;
    .scope S_00000195d927ad80;
T_19 ;
    %delay 200004, 0;
    %vpi_call 30 46 "$display", "Data Memory Content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000195d929bf00_0, 0, 32;
T_19.0 ;
    %load/vec4 v00000195d929bf00_0;
    %cmpi/s 50, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_19.1, 5;
    %ix/getv/s 4, v00000195d929bf00_0;
    %load/vec4a v00000195d929ccc0, 4;
    %vpi_call 30 48 "$display", "Mem[%d] = %d", &PV<v00000195d929bf00_0, 0, 6>, S<0,vec4,s32> {1 0 0};
    %load/vec4 v00000195d929bf00_0;
    %addi 1, 0, 32;
    %store/vec4 v00000195d929bf00_0, 0, 32;
    %jmp T_19.0;
T_19.1 ;
    %end;
    .thread T_19;
    .scope S_00000195d927af10;
T_20 ;
    %wait E_00000195d920b610;
    %load/vec4 v00000195d929b5a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %pushi/vec4 0, 0, 73;
    %split/vec4 1;
    %assign/vec4 v00000195d929c400_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000195d929cea0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000195d929c5e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000195d929c540_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000195d929b460_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000195d929cb80_0, 0;
    %assign/vec4 v00000195d929c220_0, 0;
    %jmp T_20.1;
T_20.0 ;
    %load/vec4 v00000195d929bfa0_0;
    %assign/vec4 v00000195d929c220_0, 0;
    %load/vec4 v00000195d929aec0_0;
    %assign/vec4 v00000195d929cb80_0, 0;
    %load/vec4 v00000195d929b140_0;
    %assign/vec4 v00000195d929c540_0, 0;
    %load/vec4 v00000195d929b640_0;
    %assign/vec4 v00000195d929b460_0, 0;
    %load/vec4 v00000195d929af60_0;
    %assign/vec4 v00000195d929c5e0_0, 0;
    %load/vec4 v00000195d929b000_0;
    %assign/vec4 v00000195d929c400_0, 0;
    %load/vec4 v00000195d929c720_0;
    %cmpi/e 4032, 0, 12;
    %flag_mov 8, 4;
    %jmp/0 T_20.2, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_20.3, 8;
T_20.2 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_20.3, 8;
 ; End of false expr.
    %blend;
T_20.3;
    %assign/vec4 v00000195d929cea0_0, 0;
T_20.1 ;
    %jmp T_20;
    .thread T_20;
    .scope S_00000195d9049f80;
T_21 ;
    %wait E_00000195d9209810;
    %load/vec4 v00000195d92b0800_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000195d92b0620_0, 0;
    %jmp T_21.1;
T_21.0 ;
    %load/vec4 v00000195d92b0620_0;
    %addi 1, 0, 32;
    %assign/vec4 v00000195d92b0620_0, 0;
T_21.1 ;
    %jmp T_21;
    .thread T_21;
    .scope S_00000195d92178d0;
T_22 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000195d92afa40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000195d92af180_0, 0, 1;
    %end;
    .thread T_22;
    .scope S_00000195d92178d0;
T_23 ;
    %delay 1, 0;
    %load/vec4 v00000195d92afa40_0;
    %inv;
    %assign/vec4 v00000195d92afa40_0, 0;
    %jmp T_23;
    .thread T_23;
    .scope S_00000195d92178d0;
T_24 ;
    %vpi_call 2 57 "$dumpfile", "./Fibonacci(Silicore_BenchMark)/PipeLine_WaveForm.vcd" {0 0 0};
    %vpi_call 2 58 "$dumpvars" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000195d92af180_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000195d92af180_0, 0, 1;
    %delay 200001, 0;
    %load/vec4 v00000195d92aedc0_0;
    %addi 1, 0, 32;
    %vpi_call 2 72 "$display", "Number of cycles consumed: %d", S<0,vec4,u32> {1 0 0};
    %vpi_call 2 73 "$finish" {0 0 0};
    %end;
    .thread T_24;
# The file index is used to find the file name in the following table.
:file_names 33;
    "N/A";
    "<interactive>";
    "../PipeLine/PipeLine/PipeLine_sim.v";
    "../PipeLine/PipeLine//PL_CPU.v";
    "../PipeLine/PipeLine//forwardA.v";
    "../PipeLine/PipeLine//forwardB.v";
    "../PipeLine/PipeLine//forwardC.v";
    "../PipeLine/PipeLine//EX_MEM_buffer.v";
    "../PipeLine/PipeLine//EX_stage.v";
    "../PipeLine/PipeLine//opcodes.txt";
    "../PipeLine/PipeLine//BranchDecision.v";
    "../PipeLine/PipeLine//CompareEqual.v";
    "../PipeLine/PipeLine//ALU.v";
    "../PipeLine/PipeLine//ALU_OPER.v";
    "../PipeLine/PipeLine//FORWARDING_stage.v";
    "../PipeLine/PipeLine//MUX_4x1.v";
    "../PipeLine/PipeLine//ID_EX_buffer.v";
    "../PipeLine/PipeLine//ID_stage.v";
    "../PipeLine/PipeLine//BranchResolver.v";
    "../PipeLine/PipeLine//BranchPredictor.v";
    "../PipeLine/PipeLine//StallDetectionUnit.v";
    "../PipeLine/PipeLine//control_unit.v";
    "../PipeLine/PipeLine//Immed_Gen_unit.v";
    "../PipeLine/PipeLine//REG_FILE.v";
    "../PipeLine/PipeLine//IF_ID_buffer.v";
    "../PipeLine/PipeLine//IF_stage.v";
    "../PipeLine/PipeLine//IM.v";
    "../PipeLine/PipeLine//PC_register.v";
    "../PipeLine/PipeLine//PC_src_mux.v";
    "../PipeLine/PipeLine//MEM_stage.v";
    "../PipeLine/PipeLine//DM.v";
    "../PipeLine/PipeLine//MEM_WB_buffer.v";
    "../PipeLine/PipeLine//WB_stage.v";
