    IF :LNOT::DEF:INCLUDED_CYFITTERRV_INC
INCLUDED_CYFITTERRV_INC EQU 1
    GET cydevicerv.inc
    GET cydevicerv_trm.inc

; RTC_1_isr
RTC_1_isr__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
RTC_1_isr__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
RTC_1_isr__INTC_MASK EQU 0x08
RTC_1_isr__INTC_NUMBER EQU 3
RTC_1_isr__INTC_PRIOR_NUM EQU 7
RTC_1_isr__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_3
RTC_1_isr__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
RTC_1_isr__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; isr_1
isr_1__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
isr_1__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
isr_1__INTC_MASK EQU 0x80
isr_1__INTC_NUMBER EQU 7
isr_1__INTC_PRIOR_NUM EQU 7
isr_1__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_7
isr_1__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
isr_1__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; UART_1_BUART
UART_1_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB11_ACTL
UART_1_BUART_sRX_RxBitCounter__CONTROL_REG EQU CYREG_B1_UDB11_CTL
UART_1_BUART_sRX_RxBitCounter__CONTROL_ST_REG EQU CYREG_B1_UDB11_ST_CTL
UART_1_BUART_sRX_RxBitCounter__COUNT_REG EQU CYREG_B1_UDB11_CTL
UART_1_BUART_sRX_RxBitCounter__COUNT_ST_REG EQU CYREG_B1_UDB11_ST_CTL
UART_1_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB11_MSK_ACTL
UART_1_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB11_MSK_ACTL
UART_1_BUART_sRX_RxBitCounter__PERIOD_REG EQU CYREG_B1_UDB11_MSK
UART_1_BUART_sRX_RxBitCounter_ST__MASK_REG EQU CYREG_B1_UDB11_MSK
UART_1_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG EQU CYREG_B1_UDB11_MSK_ACTL
UART_1_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG EQU CYREG_B1_UDB11_MSK_ACTL
UART_1_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB11_ACTL
UART_1_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG EQU CYREG_B1_UDB11_ST_CTL
UART_1_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG EQU CYREG_B1_UDB11_ST_CTL
UART_1_BUART_sRX_RxBitCounter_ST__STATUS_REG EQU CYREG_B1_UDB11_ST
UART_1_BUART_sRX_RxShifter_u0__16BIT_A0_REG EQU CYREG_B0_UDB11_12_A0
UART_1_BUART_sRX_RxShifter_u0__16BIT_A1_REG EQU CYREG_B0_UDB11_12_A1
UART_1_BUART_sRX_RxShifter_u0__16BIT_D0_REG EQU CYREG_B0_UDB11_12_D0
UART_1_BUART_sRX_RxShifter_u0__16BIT_D1_REG EQU CYREG_B0_UDB11_12_D1
UART_1_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB11_12_ACTL
UART_1_BUART_sRX_RxShifter_u0__16BIT_F0_REG EQU CYREG_B0_UDB11_12_F0
UART_1_BUART_sRX_RxShifter_u0__16BIT_F1_REG EQU CYREG_B0_UDB11_12_F1
UART_1_BUART_sRX_RxShifter_u0__A0_A1_REG EQU CYREG_B0_UDB11_A0_A1
UART_1_BUART_sRX_RxShifter_u0__A0_REG EQU CYREG_B0_UDB11_A0
UART_1_BUART_sRX_RxShifter_u0__A1_REG EQU CYREG_B0_UDB11_A1
UART_1_BUART_sRX_RxShifter_u0__D0_D1_REG EQU CYREG_B0_UDB11_D0_D1
UART_1_BUART_sRX_RxShifter_u0__D0_REG EQU CYREG_B0_UDB11_D0
UART_1_BUART_sRX_RxShifter_u0__D1_REG EQU CYREG_B0_UDB11_D1
UART_1_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB11_ACTL
UART_1_BUART_sRX_RxShifter_u0__F0_F1_REG EQU CYREG_B0_UDB11_F0_F1
UART_1_BUART_sRX_RxShifter_u0__F0_REG EQU CYREG_B0_UDB11_F0
UART_1_BUART_sRX_RxShifter_u0__F1_REG EQU CYREG_B0_UDB11_F1
UART_1_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB11_12_ACTL
UART_1_BUART_sRX_RxSts__16BIT_STATUS_REG EQU CYREG_B0_UDB11_12_ST
UART_1_BUART_sRX_RxSts__3__MASK EQU 0x08
UART_1_BUART_sRX_RxSts__3__POS EQU 3
UART_1_BUART_sRX_RxSts__4__MASK EQU 0x10
UART_1_BUART_sRX_RxSts__4__POS EQU 4
UART_1_BUART_sRX_RxSts__5__MASK EQU 0x20
UART_1_BUART_sRX_RxSts__5__POS EQU 5
UART_1_BUART_sRX_RxSts__MASK EQU 0x38
UART_1_BUART_sRX_RxSts__MASK_REG EQU CYREG_B0_UDB11_MSK
UART_1_BUART_sRX_RxSts__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB11_ACTL
UART_1_BUART_sRX_RxSts__STATUS_REG EQU CYREG_B0_UDB11_ST
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG EQU CYREG_B0_UDB14_15_A0
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG EQU CYREG_B0_UDB14_15_A1
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG EQU CYREG_B0_UDB14_15_D0
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG EQU CYREG_B0_UDB14_15_D1
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB14_15_ACTL
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG EQU CYREG_B0_UDB14_15_F0
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG EQU CYREG_B0_UDB14_15_F1
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG EQU CYREG_B0_UDB14_A0_A1
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG EQU CYREG_B0_UDB14_A0
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG EQU CYREG_B0_UDB14_A1
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG EQU CYREG_B0_UDB14_D0_D1
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG EQU CYREG_B0_UDB14_D0
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG EQU CYREG_B0_UDB14_D1
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG EQU CYREG_B0_UDB14_ACTL
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG EQU CYREG_B0_UDB14_F0_F1
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG EQU CYREG_B0_UDB14_F0
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG EQU CYREG_B0_UDB14_F1
UART_1_BUART_sTX_TxShifter_u0__16BIT_A0_REG EQU CYREG_B0_UDB13_14_A0
UART_1_BUART_sTX_TxShifter_u0__16BIT_A1_REG EQU CYREG_B0_UDB13_14_A1
UART_1_BUART_sTX_TxShifter_u0__16BIT_D0_REG EQU CYREG_B0_UDB13_14_D0
UART_1_BUART_sTX_TxShifter_u0__16BIT_D1_REG EQU CYREG_B0_UDB13_14_D1
UART_1_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB13_14_ACTL
UART_1_BUART_sTX_TxShifter_u0__16BIT_F0_REG EQU CYREG_B0_UDB13_14_F0
UART_1_BUART_sTX_TxShifter_u0__16BIT_F1_REG EQU CYREG_B0_UDB13_14_F1
UART_1_BUART_sTX_TxShifter_u0__A0_A1_REG EQU CYREG_B0_UDB13_A0_A1
UART_1_BUART_sTX_TxShifter_u0__A0_REG EQU CYREG_B0_UDB13_A0
UART_1_BUART_sTX_TxShifter_u0__A1_REG EQU CYREG_B0_UDB13_A1
UART_1_BUART_sTX_TxShifter_u0__D0_D1_REG EQU CYREG_B0_UDB13_D0_D1
UART_1_BUART_sTX_TxShifter_u0__D0_REG EQU CYREG_B0_UDB13_D0
UART_1_BUART_sTX_TxShifter_u0__D1_REG EQU CYREG_B0_UDB13_D1
UART_1_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB13_ACTL
UART_1_BUART_sTX_TxShifter_u0__F0_F1_REG EQU CYREG_B0_UDB13_F0_F1
UART_1_BUART_sTX_TxShifter_u0__F0_REG EQU CYREG_B0_UDB13_F0
UART_1_BUART_sTX_TxShifter_u0__F1_REG EQU CYREG_B0_UDB13_F1
UART_1_BUART_sTX_TxSts__0__MASK EQU 0x01
UART_1_BUART_sTX_TxSts__0__POS EQU 0
UART_1_BUART_sTX_TxSts__1__MASK EQU 0x02
UART_1_BUART_sTX_TxSts__1__POS EQU 1
UART_1_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB14_15_ACTL
UART_1_BUART_sTX_TxSts__16BIT_STATUS_REG EQU CYREG_B0_UDB14_15_ST
UART_1_BUART_sTX_TxSts__2__MASK EQU 0x04
UART_1_BUART_sTX_TxSts__2__POS EQU 2
UART_1_BUART_sTX_TxSts__3__MASK EQU 0x08
UART_1_BUART_sTX_TxSts__3__POS EQU 3
UART_1_BUART_sTX_TxSts__MASK EQU 0x0F
UART_1_BUART_sTX_TxSts__MASK_REG EQU CYREG_B0_UDB14_MSK
UART_1_BUART_sTX_TxSts__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB14_ACTL
UART_1_BUART_sTX_TxSts__STATUS_REG EQU CYREG_B0_UDB14_ST

; UART_1_IntClock
UART_1_IntClock__CFG0 EQU CYREG_CLKDIST_DCFG2_CFG0
UART_1_IntClock__CFG1 EQU CYREG_CLKDIST_DCFG2_CFG1
UART_1_IntClock__CFG2 EQU CYREG_CLKDIST_DCFG2_CFG2
UART_1_IntClock__CFG2_SRC_SEL_MASK EQU 0x07
UART_1_IntClock__INDEX EQU 0x02
UART_1_IntClock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
UART_1_IntClock__PM_ACT_MSK EQU 0x04
UART_1_IntClock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
UART_1_IntClock__PM_STBY_MSK EQU 0x04

; UART_1_RXInternalInterrupt
UART_1_RXInternalInterrupt__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
UART_1_RXInternalInterrupt__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
UART_1_RXInternalInterrupt__INTC_MASK EQU 0x10
UART_1_RXInternalInterrupt__INTC_NUMBER EQU 4
UART_1_RXInternalInterrupt__INTC_PRIOR_NUM EQU 7
UART_1_RXInternalInterrupt__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_4
UART_1_RXInternalInterrupt__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
UART_1_RXInternalInterrupt__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; UART_1_TXInternalInterrupt
UART_1_TXInternalInterrupt__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
UART_1_TXInternalInterrupt__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
UART_1_TXInternalInterrupt__INTC_MASK EQU 0x20
UART_1_TXInternalInterrupt__INTC_NUMBER EQU 5
UART_1_TXInternalInterrupt__INTC_PRIOR_NUM EQU 7
UART_1_TXInternalInterrupt__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_5
UART_1_TXInternalInterrupt__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
UART_1_TXInternalInterrupt__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; Log_Pin
Log_Pin__0__INTTYPE EQU CYREG_PICU2_INTTYPE0
Log_Pin__0__MASK EQU 0x01
Log_Pin__0__PC EQU CYREG_PRT2_PC0
Log_Pin__0__PORT EQU 2
Log_Pin__0__SHIFT EQU 0
Log_Pin__AG EQU CYREG_PRT2_AG
Log_Pin__AMUX EQU CYREG_PRT2_AMUX
Log_Pin__BIE EQU CYREG_PRT2_BIE
Log_Pin__BIT_MASK EQU CYREG_PRT2_BIT_MASK
Log_Pin__BYP EQU CYREG_PRT2_BYP
Log_Pin__CTL EQU CYREG_PRT2_CTL
Log_Pin__DM0 EQU CYREG_PRT2_DM0
Log_Pin__DM1 EQU CYREG_PRT2_DM1
Log_Pin__DM2 EQU CYREG_PRT2_DM2
Log_Pin__DR EQU CYREG_PRT2_DR
Log_Pin__INP_DIS EQU CYREG_PRT2_INP_DIS
Log_Pin__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
Log_Pin__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
Log_Pin__LCD_EN EQU CYREG_PRT2_LCD_EN
Log_Pin__MASK EQU 0x01
Log_Pin__PORT EQU 2
Log_Pin__PRT EQU CYREG_PRT2_PRT
Log_Pin__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
Log_Pin__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
Log_Pin__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
Log_Pin__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
Log_Pin__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
Log_Pin__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
Log_Pin__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
Log_Pin__PS EQU CYREG_PRT2_PS
Log_Pin__SHIFT EQU 0
Log_Pin__SLW EQU CYREG_PRT2_SLW

; AD_CLOCK
AD_CLOCK__CFG0 EQU CYREG_CLKDIST_DCFG3_CFG0
AD_CLOCK__CFG1 EQU CYREG_CLKDIST_DCFG3_CFG1
AD_CLOCK__CFG2 EQU CYREG_CLKDIST_DCFG3_CFG2
AD_CLOCK__CFG2_SRC_SEL_MASK EQU 0x07
AD_CLOCK__INDEX EQU 0x03
AD_CLOCK__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
AD_CLOCK__PM_ACT_MSK EQU 0x08
AD_CLOCK__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
AD_CLOCK__PM_STBY_MSK EQU 0x08

; Sink_Pin
Sink_Pin__0__INTTYPE EQU CYREG_PICU15_INTTYPE1
Sink_Pin__0__MASK EQU 0x02
Sink_Pin__0__PC EQU CYREG_IO_PC_PRT15_PC1
Sink_Pin__0__PORT EQU 15
Sink_Pin__0__SHIFT EQU 1
Sink_Pin__AG EQU CYREG_PRT15_AG
Sink_Pin__AMUX EQU CYREG_PRT15_AMUX
Sink_Pin__BIE EQU CYREG_PRT15_BIE
Sink_Pin__BIT_MASK EQU CYREG_PRT15_BIT_MASK
Sink_Pin__BYP EQU CYREG_PRT15_BYP
Sink_Pin__CTL EQU CYREG_PRT15_CTL
Sink_Pin__DM0 EQU CYREG_PRT15_DM0
Sink_Pin__DM1 EQU CYREG_PRT15_DM1
Sink_Pin__DM2 EQU CYREG_PRT15_DM2
Sink_Pin__DR EQU CYREG_PRT15_DR
Sink_Pin__INP_DIS EQU CYREG_PRT15_INP_DIS
Sink_Pin__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU15_BASE
Sink_Pin__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
Sink_Pin__LCD_EN EQU CYREG_PRT15_LCD_EN
Sink_Pin__MASK EQU 0x02
Sink_Pin__PORT EQU 15
Sink_Pin__PRT EQU CYREG_PRT15_PRT
Sink_Pin__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
Sink_Pin__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
Sink_Pin__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
Sink_Pin__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
Sink_Pin__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
Sink_Pin__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
Sink_Pin__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
Sink_Pin__PS EQU CYREG_PRT15_PS
Sink_Pin__SHIFT EQU 1
Sink_Pin__SLW EQU CYREG_PRT15_SLW

; Sink_Reg
Sink_Reg_Sync_ctrl_reg__0__MASK EQU 0x01
Sink_Reg_Sync_ctrl_reg__0__POS EQU 0
Sink_Reg_Sync_ctrl_reg__1__MASK EQU 0x02
Sink_Reg_Sync_ctrl_reg__1__POS EQU 1
Sink_Reg_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB06_07_ACTL
Sink_Reg_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB06_07_CTL
Sink_Reg_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB06_07_CTL
Sink_Reg_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB06_07_CTL
Sink_Reg_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB06_07_CTL
Sink_Reg_Sync_ctrl_reg__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB06_07_MSK
Sink_Reg_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB06_07_MSK
Sink_Reg_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB06_07_MSK
Sink_Reg_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB06_07_MSK
Sink_Reg_Sync_ctrl_reg__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB06_ACTL
Sink_Reg_Sync_ctrl_reg__CONTROL_REG EQU CYREG_B1_UDB06_CTL
Sink_Reg_Sync_ctrl_reg__CONTROL_ST_REG EQU CYREG_B1_UDB06_ST_CTL
Sink_Reg_Sync_ctrl_reg__COUNT_REG EQU CYREG_B1_UDB06_CTL
Sink_Reg_Sync_ctrl_reg__COUNT_ST_REG EQU CYREG_B1_UDB06_ST_CTL
Sink_Reg_Sync_ctrl_reg__MASK EQU 0x03
Sink_Reg_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB06_MSK_ACTL
Sink_Reg_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB06_MSK_ACTL
Sink_Reg_Sync_ctrl_reg__PERIOD_REG EQU CYREG_B1_UDB06_MSK

; SIGMA_A_D_DEC
SIGMA_A_D_DEC__COHER EQU CYREG_DEC_COHER
SIGMA_A_D_DEC__CR EQU CYREG_DEC_CR
SIGMA_A_D_DEC__DR1 EQU CYREG_DEC_DR1
SIGMA_A_D_DEC__DR2 EQU CYREG_DEC_DR2
SIGMA_A_D_DEC__DR2H EQU CYREG_DEC_DR2H
SIGMA_A_D_DEC__GCOR EQU CYREG_DEC_GCOR
SIGMA_A_D_DEC__GCORH EQU CYREG_DEC_GCORH
SIGMA_A_D_DEC__GVAL EQU CYREG_DEC_GVAL
SIGMA_A_D_DEC__OCOR EQU CYREG_DEC_OCOR
SIGMA_A_D_DEC__OCORH EQU CYREG_DEC_OCORH
SIGMA_A_D_DEC__OCORM EQU CYREG_DEC_OCORM
SIGMA_A_D_DEC__OUTSAMP EQU CYREG_DEC_OUTSAMP
SIGMA_A_D_DEC__OUTSAMPH EQU CYREG_DEC_OUTSAMPH
SIGMA_A_D_DEC__OUTSAMPM EQU CYREG_DEC_OUTSAMPM
SIGMA_A_D_DEC__OUTSAMPS EQU CYREG_DEC_OUTSAMPS
SIGMA_A_D_DEC__PM_ACT_CFG EQU CYREG_PM_ACT_CFG10
SIGMA_A_D_DEC__PM_ACT_MSK EQU 0x01
SIGMA_A_D_DEC__PM_STBY_CFG EQU CYREG_PM_STBY_CFG10
SIGMA_A_D_DEC__PM_STBY_MSK EQU 0x01
SIGMA_A_D_DEC__SHIFT1 EQU CYREG_DEC_SHIFT1
SIGMA_A_D_DEC__SHIFT2 EQU CYREG_DEC_SHIFT2
SIGMA_A_D_DEC__SR EQU CYREG_DEC_SR
SIGMA_A_D_DEC__TRIM__M1 EQU CYREG_FLSHID_CUST_TABLES_DEC_M1
SIGMA_A_D_DEC__TRIM__M2 EQU CYREG_FLSHID_CUST_TABLES_DEC_M2
SIGMA_A_D_DEC__TRIM__M3 EQU CYREG_FLSHID_CUST_TABLES_DEC_M3
SIGMA_A_D_DEC__TRIM__M4 EQU CYREG_FLSHID_CUST_TABLES_DEC_M4
SIGMA_A_D_DEC__TRIM__M5 EQU CYREG_FLSHID_CUST_TABLES_DEC_M5
SIGMA_A_D_DEC__TRIM__M6 EQU CYREG_FLSHID_CUST_TABLES_DEC_M6
SIGMA_A_D_DEC__TRIM__M7 EQU CYREG_FLSHID_CUST_TABLES_DEC_M7
SIGMA_A_D_DEC__TRIM__M8 EQU CYREG_FLSHID_CUST_TABLES_DEC_M8

; SIGMA_A_D_DSM
SIGMA_A_D_DSM__BUF0 EQU CYREG_DSM0_BUF0
SIGMA_A_D_DSM__BUF1 EQU CYREG_DSM0_BUF1
SIGMA_A_D_DSM__BUF2 EQU CYREG_DSM0_BUF2
SIGMA_A_D_DSM__BUF3 EQU CYREG_DSM0_BUF3
SIGMA_A_D_DSM__CLK EQU CYREG_DSM0_CLK
SIGMA_A_D_DSM__CR0 EQU CYREG_DSM0_CR0
SIGMA_A_D_DSM__CR1 EQU CYREG_DSM0_CR1
SIGMA_A_D_DSM__CR10 EQU CYREG_DSM0_CR10
SIGMA_A_D_DSM__CR11 EQU CYREG_DSM0_CR11
SIGMA_A_D_DSM__CR12 EQU CYREG_DSM0_CR12
SIGMA_A_D_DSM__CR13 EQU CYREG_DSM0_CR13
SIGMA_A_D_DSM__CR14 EQU CYREG_DSM0_CR14
SIGMA_A_D_DSM__CR15 EQU CYREG_DSM0_CR15
SIGMA_A_D_DSM__CR16 EQU CYREG_DSM0_CR16
SIGMA_A_D_DSM__CR17 EQU CYREG_DSM0_CR17
SIGMA_A_D_DSM__CR2 EQU CYREG_DSM0_CR2
SIGMA_A_D_DSM__CR3 EQU CYREG_DSM0_CR3
SIGMA_A_D_DSM__CR4 EQU CYREG_DSM0_CR4
SIGMA_A_D_DSM__CR5 EQU CYREG_DSM0_CR5
SIGMA_A_D_DSM__CR6 EQU CYREG_DSM0_CR6
SIGMA_A_D_DSM__CR7 EQU CYREG_DSM0_CR7
SIGMA_A_D_DSM__CR8 EQU CYREG_DSM0_CR8
SIGMA_A_D_DSM__CR9 EQU CYREG_DSM0_CR9
SIGMA_A_D_DSM__DEM0 EQU CYREG_DSM0_DEM0
SIGMA_A_D_DSM__DEM1 EQU CYREG_DSM0_DEM1
SIGMA_A_D_DSM__MISC EQU CYREG_DSM0_MISC
SIGMA_A_D_DSM__OUT0 EQU CYREG_DSM0_OUT0
SIGMA_A_D_DSM__OUT1 EQU CYREG_DSM0_OUT1
SIGMA_A_D_DSM__REF0 EQU CYREG_DSM0_REF0
SIGMA_A_D_DSM__REF1 EQU CYREG_DSM0_REF1
SIGMA_A_D_DSM__REF2 EQU CYREG_DSM0_REF2
SIGMA_A_D_DSM__REF3 EQU CYREG_DSM0_REF3
SIGMA_A_D_DSM__RSVD1 EQU CYREG_DSM0_RSVD1
SIGMA_A_D_DSM__SW0 EQU CYREG_DSM0_SW0
SIGMA_A_D_DSM__SW2 EQU CYREG_DSM0_SW2
SIGMA_A_D_DSM__SW3 EQU CYREG_DSM0_SW3
SIGMA_A_D_DSM__SW4 EQU CYREG_DSM0_SW4
SIGMA_A_D_DSM__SW6 EQU CYREG_DSM0_SW6
SIGMA_A_D_DSM__TR0 EQU CYREG_NPUMP_DSM_TR0
SIGMA_A_D_DSM__TST0 EQU CYREG_DSM0_TST0
SIGMA_A_D_DSM__TST1 EQU CYREG_DSM0_TST1

; SIGMA_A_D_Ext_CP_Clk
SIGMA_A_D_Ext_CP_Clk__CFG0 EQU CYREG_CLKDIST_DCFG0_CFG0
SIGMA_A_D_Ext_CP_Clk__CFG1 EQU CYREG_CLKDIST_DCFG0_CFG1
SIGMA_A_D_Ext_CP_Clk__CFG2 EQU CYREG_CLKDIST_DCFG0_CFG2
SIGMA_A_D_Ext_CP_Clk__CFG2_SRC_SEL_MASK EQU 0x07
SIGMA_A_D_Ext_CP_Clk__INDEX EQU 0x00
SIGMA_A_D_Ext_CP_Clk__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
SIGMA_A_D_Ext_CP_Clk__PM_ACT_MSK EQU 0x01
SIGMA_A_D_Ext_CP_Clk__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
SIGMA_A_D_Ext_CP_Clk__PM_STBY_MSK EQU 0x01

; SIGMA_A_D_IRQ
SIGMA_A_D_IRQ__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
SIGMA_A_D_IRQ__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
SIGMA_A_D_IRQ__INTC_MASK EQU 0x20000000
SIGMA_A_D_IRQ__INTC_NUMBER EQU 29
SIGMA_A_D_IRQ__INTC_PRIOR_NUM EQU 7
SIGMA_A_D_IRQ__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_29
SIGMA_A_D_IRQ__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
SIGMA_A_D_IRQ__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; SIGMA_A_D_theACLK
SIGMA_A_D_theACLK__CFG0 EQU CYREG_CLKDIST_ACFG0_CFG0
SIGMA_A_D_theACLK__CFG1 EQU CYREG_CLKDIST_ACFG0_CFG1
SIGMA_A_D_theACLK__CFG2 EQU CYREG_CLKDIST_ACFG0_CFG2
SIGMA_A_D_theACLK__CFG2_SRC_SEL_MASK EQU 0x07
SIGMA_A_D_theACLK__CFG3 EQU CYREG_CLKDIST_ACFG0_CFG3
SIGMA_A_D_theACLK__CFG3_PHASE_DLY_MASK EQU 0x0F
SIGMA_A_D_theACLK__INDEX EQU 0x00
SIGMA_A_D_theACLK__PM_ACT_CFG EQU CYREG_PM_ACT_CFG1
SIGMA_A_D_theACLK__PM_ACT_MSK EQU 0x01
SIGMA_A_D_theACLK__PM_STBY_CFG EQU CYREG_PM_STBY_CFG1
SIGMA_A_D_theACLK__PM_STBY_MSK EQU 0x01

; Active_Pin
Active_Pin__0__INTTYPE EQU CYREG_PICU1_INTTYPE4
Active_Pin__0__MASK EQU 0x10
Active_Pin__0__PC EQU CYREG_PRT1_PC4
Active_Pin__0__PORT EQU 1
Active_Pin__0__SHIFT EQU 4
Active_Pin__AG EQU CYREG_PRT1_AG
Active_Pin__AMUX EQU CYREG_PRT1_AMUX
Active_Pin__BIE EQU CYREG_PRT1_BIE
Active_Pin__BIT_MASK EQU CYREG_PRT1_BIT_MASK
Active_Pin__BYP EQU CYREG_PRT1_BYP
Active_Pin__CTL EQU CYREG_PRT1_CTL
Active_Pin__DM0 EQU CYREG_PRT1_DM0
Active_Pin__DM1 EQU CYREG_PRT1_DM1
Active_Pin__DM2 EQU CYREG_PRT1_DM2
Active_Pin__DR EQU CYREG_PRT1_DR
Active_Pin__INP_DIS EQU CYREG_PRT1_INP_DIS
Active_Pin__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
Active_Pin__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
Active_Pin__LCD_EN EQU CYREG_PRT1_LCD_EN
Active_Pin__MASK EQU 0x10
Active_Pin__PORT EQU 1
Active_Pin__PRT EQU CYREG_PRT1_PRT
Active_Pin__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
Active_Pin__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
Active_Pin__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
Active_Pin__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
Active_Pin__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
Active_Pin__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
Active_Pin__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
Active_Pin__PS EQU CYREG_PRT1_PS
Active_Pin__SHIFT EQU 4
Active_Pin__SLW EQU CYREG_PRT1_SLW

; Source_Pin
Source_Pin__0__INTTYPE EQU CYREG_PICU15_INTTYPE5
Source_Pin__0__MASK EQU 0x20
Source_Pin__0__PC EQU CYREG_IO_PC_PRT15_PC5
Source_Pin__0__PORT EQU 15
Source_Pin__0__SHIFT EQU 5
Source_Pin__AG EQU CYREG_PRT15_AG
Source_Pin__AMUX EQU CYREG_PRT15_AMUX
Source_Pin__BIE EQU CYREG_PRT15_BIE
Source_Pin__BIT_MASK EQU CYREG_PRT15_BIT_MASK
Source_Pin__BYP EQU CYREG_PRT15_BYP
Source_Pin__CTL EQU CYREG_PRT15_CTL
Source_Pin__DM0 EQU CYREG_PRT15_DM0
Source_Pin__DM1 EQU CYREG_PRT15_DM1
Source_Pin__DM2 EQU CYREG_PRT15_DM2
Source_Pin__DR EQU CYREG_PRT15_DR
Source_Pin__INP_DIS EQU CYREG_PRT15_INP_DIS
Source_Pin__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU15_BASE
Source_Pin__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
Source_Pin__LCD_EN EQU CYREG_PRT15_LCD_EN
Source_Pin__MASK EQU 0x20
Source_Pin__PORT EQU 15
Source_Pin__PRT EQU CYREG_PRT15_PRT
Source_Pin__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
Source_Pin__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
Source_Pin__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
Source_Pin__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
Source_Pin__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
Source_Pin__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
Source_Pin__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
Source_Pin__PS EQU CYREG_PRT15_PS
Source_Pin__SHIFT EQU 5
Source_Pin__SLW EQU CYREG_PRT15_SLW

; Source_Reg
Source_Reg_Sync_ctrl_reg__0__MASK EQU 0x01
Source_Reg_Sync_ctrl_reg__0__POS EQU 0
Source_Reg_Sync_ctrl_reg__1__MASK EQU 0x02
Source_Reg_Sync_ctrl_reg__1__POS EQU 1
Source_Reg_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB10_11_ACTL
Source_Reg_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB10_11_CTL
Source_Reg_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB10_11_CTL
Source_Reg_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB10_11_CTL
Source_Reg_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB10_11_CTL
Source_Reg_Sync_ctrl_reg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB10_11_MSK
Source_Reg_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB10_11_MSK
Source_Reg_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB10_11_MSK
Source_Reg_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB10_11_MSK
Source_Reg_Sync_ctrl_reg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB10_ACTL
Source_Reg_Sync_ctrl_reg__CONTROL_REG EQU CYREG_B0_UDB10_CTL
Source_Reg_Sync_ctrl_reg__CONTROL_ST_REG EQU CYREG_B0_UDB10_ST_CTL
Source_Reg_Sync_ctrl_reg__COUNT_REG EQU CYREG_B0_UDB10_CTL
Source_Reg_Sync_ctrl_reg__COUNT_ST_REG EQU CYREG_B0_UDB10_ST_CTL
Source_Reg_Sync_ctrl_reg__MASK EQU 0x03
Source_Reg_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB10_MSK_ACTL
Source_Reg_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB10_MSK_ACTL
Source_Reg_Sync_ctrl_reg__PERIOD_REG EQU CYREG_B0_UDB10_MSK

; switch_pin
switch_pin__0__INTTYPE EQU CYREG_PICU2_INTTYPE2
switch_pin__0__MASK EQU 0x04
switch_pin__0__PC EQU CYREG_PRT2_PC2
switch_pin__0__PORT EQU 2
switch_pin__0__SHIFT EQU 2
switch_pin__AG EQU CYREG_PRT2_AG
switch_pin__AMUX EQU CYREG_PRT2_AMUX
switch_pin__BIE EQU CYREG_PRT2_BIE
switch_pin__BIT_MASK EQU CYREG_PRT2_BIT_MASK
switch_pin__BYP EQU CYREG_PRT2_BYP
switch_pin__CTL EQU CYREG_PRT2_CTL
switch_pin__DM0 EQU CYREG_PRT2_DM0
switch_pin__DM1 EQU CYREG_PRT2_DM1
switch_pin__DM2 EQU CYREG_PRT2_DM2
switch_pin__DR EQU CYREG_PRT2_DR
switch_pin__INP_DIS EQU CYREG_PRT2_INP_DIS
switch_pin__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
switch_pin__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
switch_pin__LCD_EN EQU CYREG_PRT2_LCD_EN
switch_pin__MASK EQU 0x04
switch_pin__PORT EQU 2
switch_pin__PRT EQU CYREG_PRT2_PRT
switch_pin__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
switch_pin__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
switch_pin__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
switch_pin__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
switch_pin__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
switch_pin__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
switch_pin__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
switch_pin__PS EQU CYREG_PRT2_PS
switch_pin__SHIFT EQU 2
switch_pin__SLW EQU CYREG_PRT2_SLW

; Temp_Sensor
Temp_Sensor__0__INTTYPE EQU CYREG_PICU2_INTTYPE3
Temp_Sensor__0__MASK EQU 0x08
Temp_Sensor__0__PC EQU CYREG_PRT2_PC3
Temp_Sensor__0__PORT EQU 2
Temp_Sensor__0__SHIFT EQU 3
Temp_Sensor__AG EQU CYREG_PRT2_AG
Temp_Sensor__AMUX EQU CYREG_PRT2_AMUX
Temp_Sensor__BIE EQU CYREG_PRT2_BIE
Temp_Sensor__BIT_MASK EQU CYREG_PRT2_BIT_MASK
Temp_Sensor__BYP EQU CYREG_PRT2_BYP
Temp_Sensor__CTL EQU CYREG_PRT2_CTL
Temp_Sensor__DM0 EQU CYREG_PRT2_DM0
Temp_Sensor__DM1 EQU CYREG_PRT2_DM1
Temp_Sensor__DM2 EQU CYREG_PRT2_DM2
Temp_Sensor__DR EQU CYREG_PRT2_DR
Temp_Sensor__INP_DIS EQU CYREG_PRT2_INP_DIS
Temp_Sensor__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
Temp_Sensor__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
Temp_Sensor__LCD_EN EQU CYREG_PRT2_LCD_EN
Temp_Sensor__MASK EQU 0x08
Temp_Sensor__PORT EQU 2
Temp_Sensor__PRT EQU CYREG_PRT2_PRT
Temp_Sensor__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
Temp_Sensor__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
Temp_Sensor__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
Temp_Sensor__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
Temp_Sensor__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
Temp_Sensor__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
Temp_Sensor__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
Temp_Sensor__PS EQU CYREG_PRT2_PS
Temp_Sensor__SHIFT EQU 3
Temp_Sensor__SLW EQU CYREG_PRT2_SLW

; RS_485_Input
RS_485_Input__0__INTTYPE EQU CYREG_PICU1_INTTYPE5
RS_485_Input__0__MASK EQU 0x20
RS_485_Input__0__PC EQU CYREG_PRT1_PC5
RS_485_Input__0__PORT EQU 1
RS_485_Input__0__SHIFT EQU 5
RS_485_Input__AG EQU CYREG_PRT1_AG
RS_485_Input__AMUX EQU CYREG_PRT1_AMUX
RS_485_Input__BIE EQU CYREG_PRT1_BIE
RS_485_Input__BIT_MASK EQU CYREG_PRT1_BIT_MASK
RS_485_Input__BYP EQU CYREG_PRT1_BYP
RS_485_Input__CTL EQU CYREG_PRT1_CTL
RS_485_Input__DM0 EQU CYREG_PRT1_DM0
RS_485_Input__DM1 EQU CYREG_PRT1_DM1
RS_485_Input__DM2 EQU CYREG_PRT1_DM2
RS_485_Input__DR EQU CYREG_PRT1_DR
RS_485_Input__INP_DIS EQU CYREG_PRT1_INP_DIS
RS_485_Input__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
RS_485_Input__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
RS_485_Input__LCD_EN EQU CYREG_PRT1_LCD_EN
RS_485_Input__MASK EQU 0x20
RS_485_Input__PORT EQU 1
RS_485_Input__PRT EQU CYREG_PRT1_PRT
RS_485_Input__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
RS_485_Input__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
RS_485_Input__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
RS_485_Input__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
RS_485_Input__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
RS_485_Input__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
RS_485_Input__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
RS_485_Input__PS EQU CYREG_PRT1_PS
RS_485_Input__SHIFT EQU 5
RS_485_Input__SLW EQU CYREG_PRT1_SLW

; SWITCH_CLOCK
SWITCH_CLOCK__CFG0 EQU CYREG_CLKDIST_DCFG6_CFG0
SWITCH_CLOCK__CFG1 EQU CYREG_CLKDIST_DCFG6_CFG1
SWITCH_CLOCK__CFG2 EQU CYREG_CLKDIST_DCFG6_CFG2
SWITCH_CLOCK__CFG2_SRC_SEL_MASK EQU 0x07
SWITCH_CLOCK__INDEX EQU 0x06
SWITCH_CLOCK__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
SWITCH_CLOCK__PM_ACT_MSK EQU 0x40
SWITCH_CLOCK__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
SWITCH_CLOCK__PM_STBY_MSK EQU 0x40

; Status_Reg_1
Status_Reg_1_sts_sts_reg__0__MASK EQU 0x01
Status_Reg_1_sts_sts_reg__0__POS EQU 0
Status_Reg_1_sts_sts_reg__1__MASK EQU 0x02
Status_Reg_1_sts_sts_reg__1__POS EQU 1
Status_Reg_1_sts_sts_reg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB10_11_ACTL
Status_Reg_1_sts_sts_reg__16BIT_STATUS_REG EQU CYREG_B0_UDB10_11_ST
Status_Reg_1_sts_sts_reg__2__MASK EQU 0x04
Status_Reg_1_sts_sts_reg__2__POS EQU 2
Status_Reg_1_sts_sts_reg__MASK EQU 0x07
Status_Reg_1_sts_sts_reg__MASK_REG EQU CYREG_B0_UDB10_MSK
Status_Reg_1_sts_sts_reg__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB10_MSK_ACTL
Status_Reg_1_sts_sts_reg__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB10_MSK_ACTL
Status_Reg_1_sts_sts_reg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB10_ACTL
Status_Reg_1_sts_sts_reg__STATUS_CNT_REG EQU CYREG_B0_UDB10_ST_CTL
Status_Reg_1_sts_sts_reg__STATUS_CONTROL_REG EQU CYREG_B0_UDB10_ST_CTL
Status_Reg_1_sts_sts_reg__STATUS_REG EQU CYREG_B0_UDB10_ST

; ADC_SAR_Seq_1_bSAR_SEQ
ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB08_09_ACTL
ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB08_09_CTL
ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB08_09_CTL
ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB08_09_CTL
ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB08_09_CTL
ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB08_09_MSK
ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB08_09_MSK
ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB08_09_MSK
ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB08_09_MSK
ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB08_ACTL
ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter__CONTROL_REG EQU CYREG_B1_UDB08_CTL
ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter__CONTROL_ST_REG EQU CYREG_B1_UDB08_ST_CTL
ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter__COUNT_REG EQU CYREG_B1_UDB08_CTL
ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter__COUNT_ST_REG EQU CYREG_B1_UDB08_ST_CTL
ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB08_MSK_ACTL
ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB08_MSK_ACTL
ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter__PERIOD_REG EQU CYREG_B1_UDB08_MSK
ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter_ST__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB08_09_ACTL
ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter_ST__16BIT_STATUS_REG EQU CYREG_B1_UDB08_09_ST
ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter_ST__MASK_REG EQU CYREG_B1_UDB08_MSK
ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter_ST__MASK_ST_AUX_CTL_REG EQU CYREG_B1_UDB08_MSK_ACTL
ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter_ST__PER_ST_AUX_CTL_REG EQU CYREG_B1_UDB08_MSK_ACTL
ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter_ST__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB08_ACTL
ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter_ST__STATUS_CNT_REG EQU CYREG_B1_UDB08_ST_CTL
ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter_ST__STATUS_CONTROL_REG EQU CYREG_B1_UDB08_ST_CTL
ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter_ST__STATUS_REG EQU CYREG_B1_UDB08_ST
ADC_SAR_Seq_1_bSAR_SEQ_CtrlReg__0__MASK EQU 0x01
ADC_SAR_Seq_1_bSAR_SEQ_CtrlReg__0__POS EQU 0
ADC_SAR_Seq_1_bSAR_SEQ_CtrlReg__1__MASK EQU 0x02
ADC_SAR_Seq_1_bSAR_SEQ_CtrlReg__1__POS EQU 1
ADC_SAR_Seq_1_bSAR_SEQ_CtrlReg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB08_09_ACTL
ADC_SAR_Seq_1_bSAR_SEQ_CtrlReg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB08_09_CTL
ADC_SAR_Seq_1_bSAR_SEQ_CtrlReg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB08_09_CTL
ADC_SAR_Seq_1_bSAR_SEQ_CtrlReg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB08_09_CTL
ADC_SAR_Seq_1_bSAR_SEQ_CtrlReg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB08_09_CTL
ADC_SAR_Seq_1_bSAR_SEQ_CtrlReg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB08_09_MSK
ADC_SAR_Seq_1_bSAR_SEQ_CtrlReg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB08_09_MSK
ADC_SAR_Seq_1_bSAR_SEQ_CtrlReg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB08_09_MSK
ADC_SAR_Seq_1_bSAR_SEQ_CtrlReg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB08_09_MSK
ADC_SAR_Seq_1_bSAR_SEQ_CtrlReg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB08_ACTL
ADC_SAR_Seq_1_bSAR_SEQ_CtrlReg__CONTROL_REG EQU CYREG_B0_UDB08_CTL
ADC_SAR_Seq_1_bSAR_SEQ_CtrlReg__CONTROL_ST_REG EQU CYREG_B0_UDB08_ST_CTL
ADC_SAR_Seq_1_bSAR_SEQ_CtrlReg__COUNT_REG EQU CYREG_B0_UDB08_CTL
ADC_SAR_Seq_1_bSAR_SEQ_CtrlReg__COUNT_ST_REG EQU CYREG_B0_UDB08_ST_CTL
ADC_SAR_Seq_1_bSAR_SEQ_CtrlReg__MASK EQU 0x03
ADC_SAR_Seq_1_bSAR_SEQ_CtrlReg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB08_MSK_ACTL
ADC_SAR_Seq_1_bSAR_SEQ_CtrlReg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB08_MSK_ACTL
ADC_SAR_Seq_1_bSAR_SEQ_CtrlReg__PERIOD_REG EQU CYREG_B0_UDB08_MSK
ADC_SAR_Seq_1_bSAR_SEQ_EOCSts__0__MASK EQU 0x01
ADC_SAR_Seq_1_bSAR_SEQ_EOCSts__0__POS EQU 0
ADC_SAR_Seq_1_bSAR_SEQ_EOCSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB07_08_ACTL
ADC_SAR_Seq_1_bSAR_SEQ_EOCSts__16BIT_STATUS_REG EQU CYREG_B0_UDB07_08_ST
ADC_SAR_Seq_1_bSAR_SEQ_EOCSts__MASK EQU 0x01
ADC_SAR_Seq_1_bSAR_SEQ_EOCSts__MASK_REG EQU CYREG_B0_UDB07_MSK
ADC_SAR_Seq_1_bSAR_SEQ_EOCSts__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB07_ACTL
ADC_SAR_Seq_1_bSAR_SEQ_EOCSts__STATUS_REG EQU CYREG_B0_UDB07_ST

; ADC_SAR_Seq_1_FinalBuf
ADC_SAR_Seq_1_FinalBuf__DRQ_CTL EQU CYREG_IDMUX_DRQ_CTL0
ADC_SAR_Seq_1_FinalBuf__DRQ_NUMBER EQU 0
ADC_SAR_Seq_1_FinalBuf__NUMBEROF_TDS EQU 0
ADC_SAR_Seq_1_FinalBuf__PRIORITY EQU 2
ADC_SAR_Seq_1_FinalBuf__TERMIN_EN EQU 0
ADC_SAR_Seq_1_FinalBuf__TERMIN_SEL EQU 0
ADC_SAR_Seq_1_FinalBuf__TERMOUT0_EN EQU 1
ADC_SAR_Seq_1_FinalBuf__TERMOUT0_SEL EQU 0
ADC_SAR_Seq_1_FinalBuf__TERMOUT1_EN EQU 0
ADC_SAR_Seq_1_FinalBuf__TERMOUT1_SEL EQU 0

; ADC_SAR_Seq_1_IntClock
ADC_SAR_Seq_1_IntClock__CFG0 EQU CYREG_CLKDIST_DCFG1_CFG0
ADC_SAR_Seq_1_IntClock__CFG1 EQU CYREG_CLKDIST_DCFG1_CFG1
ADC_SAR_Seq_1_IntClock__CFG2 EQU CYREG_CLKDIST_DCFG1_CFG2
ADC_SAR_Seq_1_IntClock__CFG2_SRC_SEL_MASK EQU 0x07
ADC_SAR_Seq_1_IntClock__INDEX EQU 0x01
ADC_SAR_Seq_1_IntClock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
ADC_SAR_Seq_1_IntClock__PM_ACT_MSK EQU 0x02
ADC_SAR_Seq_1_IntClock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
ADC_SAR_Seq_1_IntClock__PM_STBY_MSK EQU 0x02

; ADC_SAR_Seq_1_IRQ
ADC_SAR_Seq_1_IRQ__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
ADC_SAR_Seq_1_IRQ__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
ADC_SAR_Seq_1_IRQ__INTC_MASK EQU 0x04
ADC_SAR_Seq_1_IRQ__INTC_NUMBER EQU 2
ADC_SAR_Seq_1_IRQ__INTC_PRIOR_NUM EQU 7
ADC_SAR_Seq_1_IRQ__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_2
ADC_SAR_Seq_1_IRQ__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
ADC_SAR_Seq_1_IRQ__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; ADC_SAR_Seq_1_SAR_ADC_SAR
ADC_SAR_Seq_1_SAR_ADC_SAR__CLK EQU CYREG_SAR0_CLK
ADC_SAR_Seq_1_SAR_ADC_SAR__CSR0 EQU CYREG_SAR0_CSR0
ADC_SAR_Seq_1_SAR_ADC_SAR__CSR1 EQU CYREG_SAR0_CSR1
ADC_SAR_Seq_1_SAR_ADC_SAR__CSR2 EQU CYREG_SAR0_CSR2
ADC_SAR_Seq_1_SAR_ADC_SAR__CSR3 EQU CYREG_SAR0_CSR3
ADC_SAR_Seq_1_SAR_ADC_SAR__CSR4 EQU CYREG_SAR0_CSR4
ADC_SAR_Seq_1_SAR_ADC_SAR__CSR5 EQU CYREG_SAR0_CSR5
ADC_SAR_Seq_1_SAR_ADC_SAR__CSR6 EQU CYREG_SAR0_CSR6
ADC_SAR_Seq_1_SAR_ADC_SAR__PM_ACT_CFG EQU CYREG_PM_ACT_CFG11
ADC_SAR_Seq_1_SAR_ADC_SAR__PM_ACT_MSK EQU 0x01
ADC_SAR_Seq_1_SAR_ADC_SAR__PM_STBY_CFG EQU CYREG_PM_STBY_CFG11
ADC_SAR_Seq_1_SAR_ADC_SAR__PM_STBY_MSK EQU 0x01
ADC_SAR_Seq_1_SAR_ADC_SAR__SW0 EQU CYREG_SAR0_SW0
ADC_SAR_Seq_1_SAR_ADC_SAR__SW2 EQU CYREG_SAR0_SW2
ADC_SAR_Seq_1_SAR_ADC_SAR__SW3 EQU CYREG_SAR0_SW3
ADC_SAR_Seq_1_SAR_ADC_SAR__SW4 EQU CYREG_SAR0_SW4
ADC_SAR_Seq_1_SAR_ADC_SAR__SW6 EQU CYREG_SAR0_SW6
ADC_SAR_Seq_1_SAR_ADC_SAR__TR0 EQU CYREG_SAR0_TR0
ADC_SAR_Seq_1_SAR_ADC_SAR__WRK0 EQU CYREG_SAR0_WRK0
ADC_SAR_Seq_1_SAR_ADC_SAR__WRK1 EQU CYREG_SAR0_WRK1

; ADC_SAR_Seq_1_TempBuf
ADC_SAR_Seq_1_TempBuf__DRQ_CTL EQU CYREG_IDMUX_DRQ_CTL0
ADC_SAR_Seq_1_TempBuf__DRQ_NUMBER EQU 1
ADC_SAR_Seq_1_TempBuf__NUMBEROF_TDS EQU 0
ADC_SAR_Seq_1_TempBuf__PRIORITY EQU 2
ADC_SAR_Seq_1_TempBuf__TERMIN_EN EQU 0
ADC_SAR_Seq_1_TempBuf__TERMIN_SEL EQU 0
ADC_SAR_Seq_1_TempBuf__TERMOUT0_EN EQU 1
ADC_SAR_Seq_1_TempBuf__TERMOUT0_SEL EQU 1
ADC_SAR_Seq_1_TempBuf__TERMOUT1_EN EQU 0
ADC_SAR_Seq_1_TempBuf__TERMOUT1_SEL EQU 0

; RS_485_OUTPUT
RS_485_OUTPUT__0__INTTYPE EQU CYREG_PICU1_INTTYPE7
RS_485_OUTPUT__0__MASK EQU 0x80
RS_485_OUTPUT__0__PC EQU CYREG_PRT1_PC7
RS_485_OUTPUT__0__PORT EQU 1
RS_485_OUTPUT__0__SHIFT EQU 7
RS_485_OUTPUT__AG EQU CYREG_PRT1_AG
RS_485_OUTPUT__AMUX EQU CYREG_PRT1_AMUX
RS_485_OUTPUT__BIE EQU CYREG_PRT1_BIE
RS_485_OUTPUT__BIT_MASK EQU CYREG_PRT1_BIT_MASK
RS_485_OUTPUT__BYP EQU CYREG_PRT1_BYP
RS_485_OUTPUT__CTL EQU CYREG_PRT1_CTL
RS_485_OUTPUT__DM0 EQU CYREG_PRT1_DM0
RS_485_OUTPUT__DM1 EQU CYREG_PRT1_DM1
RS_485_OUTPUT__DM2 EQU CYREG_PRT1_DM2
RS_485_OUTPUT__DR EQU CYREG_PRT1_DR
RS_485_OUTPUT__INP_DIS EQU CYREG_PRT1_INP_DIS
RS_485_OUTPUT__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
RS_485_OUTPUT__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
RS_485_OUTPUT__LCD_EN EQU CYREG_PRT1_LCD_EN
RS_485_OUTPUT__MASK EQU 0x80
RS_485_OUTPUT__PORT EQU 1
RS_485_OUTPUT__PRT EQU CYREG_PRT1_PRT
RS_485_OUTPUT__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
RS_485_OUTPUT__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
RS_485_OUTPUT__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
RS_485_OUTPUT__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
RS_485_OUTPUT__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
RS_485_OUTPUT__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
RS_485_OUTPUT__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
RS_485_OUTPUT__PS EQU CYREG_PRT1_PS
RS_485_OUTPUT__SHIFT EQU 7
RS_485_OUTPUT__SLW EQU CYREG_PRT1_SLW

; Reference_Pin
Reference_Pin__0__AG EQU CYREG_PRT3_AG
Reference_Pin__0__AMUX EQU CYREG_PRT3_AMUX
Reference_Pin__0__BIE EQU CYREG_PRT3_BIE
Reference_Pin__0__BIT_MASK EQU CYREG_PRT3_BIT_MASK
Reference_Pin__0__BYP EQU CYREG_PRT3_BYP
Reference_Pin__0__CTL EQU CYREG_PRT3_CTL
Reference_Pin__0__DM0 EQU CYREG_PRT3_DM0
Reference_Pin__0__DM1 EQU CYREG_PRT3_DM1
Reference_Pin__0__DM2 EQU CYREG_PRT3_DM2
Reference_Pin__0__DR EQU CYREG_PRT3_DR
Reference_Pin__0__INP_DIS EQU CYREG_PRT3_INP_DIS
Reference_Pin__0__INTTYPE EQU CYREG_PICU3_INTTYPE0
Reference_Pin__0__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
Reference_Pin__0__LCD_EN EQU CYREG_PRT3_LCD_EN
Reference_Pin__0__MASK EQU 0x01
Reference_Pin__0__PC EQU CYREG_PRT3_PC0
Reference_Pin__0__PORT EQU 3
Reference_Pin__0__PRT EQU CYREG_PRT3_PRT
Reference_Pin__0__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
Reference_Pin__0__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
Reference_Pin__0__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
Reference_Pin__0__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
Reference_Pin__0__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
Reference_Pin__0__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
Reference_Pin__0__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
Reference_Pin__0__PS EQU CYREG_PRT3_PS
Reference_Pin__0__SHIFT EQU 0
Reference_Pin__0__SLW EQU CYREG_PRT3_SLW
Reference_Pin__1__AG EQU CYREG_PRT3_AG
Reference_Pin__1__AMUX EQU CYREG_PRT3_AMUX
Reference_Pin__1__BIE EQU CYREG_PRT3_BIE
Reference_Pin__1__BIT_MASK EQU CYREG_PRT3_BIT_MASK
Reference_Pin__1__BYP EQU CYREG_PRT3_BYP
Reference_Pin__1__CTL EQU CYREG_PRT3_CTL
Reference_Pin__1__DM0 EQU CYREG_PRT3_DM0
Reference_Pin__1__DM1 EQU CYREG_PRT3_DM1
Reference_Pin__1__DM2 EQU CYREG_PRT3_DM2
Reference_Pin__1__DR EQU CYREG_PRT3_DR
Reference_Pin__1__INP_DIS EQU CYREG_PRT3_INP_DIS
Reference_Pin__1__INTTYPE EQU CYREG_PICU3_INTTYPE1
Reference_Pin__1__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
Reference_Pin__1__LCD_EN EQU CYREG_PRT3_LCD_EN
Reference_Pin__1__MASK EQU 0x02
Reference_Pin__1__PC EQU CYREG_PRT3_PC1
Reference_Pin__1__PORT EQU 3
Reference_Pin__1__PRT EQU CYREG_PRT3_PRT
Reference_Pin__1__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
Reference_Pin__1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
Reference_Pin__1__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
Reference_Pin__1__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
Reference_Pin__1__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
Reference_Pin__1__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
Reference_Pin__1__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
Reference_Pin__1__PS EQU CYREG_PRT3_PS
Reference_Pin__1__SHIFT EQU 1
Reference_Pin__1__SLW EQU CYREG_PRT3_SLW
Reference_Pin__10__AG EQU CYREG_PRT0_AG
Reference_Pin__10__AMUX EQU CYREG_PRT0_AMUX
Reference_Pin__10__BIE EQU CYREG_PRT0_BIE
Reference_Pin__10__BIT_MASK EQU CYREG_PRT0_BIT_MASK
Reference_Pin__10__BYP EQU CYREG_PRT0_BYP
Reference_Pin__10__CTL EQU CYREG_PRT0_CTL
Reference_Pin__10__DM0 EQU CYREG_PRT0_DM0
Reference_Pin__10__DM1 EQU CYREG_PRT0_DM1
Reference_Pin__10__DM2 EQU CYREG_PRT0_DM2
Reference_Pin__10__DR EQU CYREG_PRT0_DR
Reference_Pin__10__INP_DIS EQU CYREG_PRT0_INP_DIS
Reference_Pin__10__INTTYPE EQU CYREG_PICU0_INTTYPE2
Reference_Pin__10__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
Reference_Pin__10__LCD_EN EQU CYREG_PRT0_LCD_EN
Reference_Pin__10__MASK EQU 0x04
Reference_Pin__10__PC EQU CYREG_PRT0_PC2
Reference_Pin__10__PORT EQU 0
Reference_Pin__10__PRT EQU CYREG_PRT0_PRT
Reference_Pin__10__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
Reference_Pin__10__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
Reference_Pin__10__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
Reference_Pin__10__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
Reference_Pin__10__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
Reference_Pin__10__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
Reference_Pin__10__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
Reference_Pin__10__PS EQU CYREG_PRT0_PS
Reference_Pin__10__SHIFT EQU 2
Reference_Pin__10__SLW EQU CYREG_PRT0_SLW
Reference_Pin__11__AG EQU CYREG_PRT0_AG
Reference_Pin__11__AMUX EQU CYREG_PRT0_AMUX
Reference_Pin__11__BIE EQU CYREG_PRT0_BIE
Reference_Pin__11__BIT_MASK EQU CYREG_PRT0_BIT_MASK
Reference_Pin__11__BYP EQU CYREG_PRT0_BYP
Reference_Pin__11__CTL EQU CYREG_PRT0_CTL
Reference_Pin__11__DM0 EQU CYREG_PRT0_DM0
Reference_Pin__11__DM1 EQU CYREG_PRT0_DM1
Reference_Pin__11__DM2 EQU CYREG_PRT0_DM2
Reference_Pin__11__DR EQU CYREG_PRT0_DR
Reference_Pin__11__INP_DIS EQU CYREG_PRT0_INP_DIS
Reference_Pin__11__INTTYPE EQU CYREG_PICU0_INTTYPE3
Reference_Pin__11__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
Reference_Pin__11__LCD_EN EQU CYREG_PRT0_LCD_EN
Reference_Pin__11__MASK EQU 0x08
Reference_Pin__11__PC EQU CYREG_PRT0_PC3
Reference_Pin__11__PORT EQU 0
Reference_Pin__11__PRT EQU CYREG_PRT0_PRT
Reference_Pin__11__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
Reference_Pin__11__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
Reference_Pin__11__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
Reference_Pin__11__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
Reference_Pin__11__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
Reference_Pin__11__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
Reference_Pin__11__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
Reference_Pin__11__PS EQU CYREG_PRT0_PS
Reference_Pin__11__SHIFT EQU 3
Reference_Pin__11__SLW EQU CYREG_PRT0_SLW
Reference_Pin__12__AG EQU CYREG_PRT0_AG
Reference_Pin__12__AMUX EQU CYREG_PRT0_AMUX
Reference_Pin__12__BIE EQU CYREG_PRT0_BIE
Reference_Pin__12__BIT_MASK EQU CYREG_PRT0_BIT_MASK
Reference_Pin__12__BYP EQU CYREG_PRT0_BYP
Reference_Pin__12__CTL EQU CYREG_PRT0_CTL
Reference_Pin__12__DM0 EQU CYREG_PRT0_DM0
Reference_Pin__12__DM1 EQU CYREG_PRT0_DM1
Reference_Pin__12__DM2 EQU CYREG_PRT0_DM2
Reference_Pin__12__DR EQU CYREG_PRT0_DR
Reference_Pin__12__INP_DIS EQU CYREG_PRT0_INP_DIS
Reference_Pin__12__INTTYPE EQU CYREG_PICU0_INTTYPE4
Reference_Pin__12__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
Reference_Pin__12__LCD_EN EQU CYREG_PRT0_LCD_EN
Reference_Pin__12__MASK EQU 0x10
Reference_Pin__12__PC EQU CYREG_PRT0_PC4
Reference_Pin__12__PORT EQU 0
Reference_Pin__12__PRT EQU CYREG_PRT0_PRT
Reference_Pin__12__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
Reference_Pin__12__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
Reference_Pin__12__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
Reference_Pin__12__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
Reference_Pin__12__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
Reference_Pin__12__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
Reference_Pin__12__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
Reference_Pin__12__PS EQU CYREG_PRT0_PS
Reference_Pin__12__SHIFT EQU 4
Reference_Pin__12__SLW EQU CYREG_PRT0_SLW
Reference_Pin__13__AG EQU CYREG_PRT0_AG
Reference_Pin__13__AMUX EQU CYREG_PRT0_AMUX
Reference_Pin__13__BIE EQU CYREG_PRT0_BIE
Reference_Pin__13__BIT_MASK EQU CYREG_PRT0_BIT_MASK
Reference_Pin__13__BYP EQU CYREG_PRT0_BYP
Reference_Pin__13__CTL EQU CYREG_PRT0_CTL
Reference_Pin__13__DM0 EQU CYREG_PRT0_DM0
Reference_Pin__13__DM1 EQU CYREG_PRT0_DM1
Reference_Pin__13__DM2 EQU CYREG_PRT0_DM2
Reference_Pin__13__DR EQU CYREG_PRT0_DR
Reference_Pin__13__INP_DIS EQU CYREG_PRT0_INP_DIS
Reference_Pin__13__INTTYPE EQU CYREG_PICU0_INTTYPE5
Reference_Pin__13__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
Reference_Pin__13__LCD_EN EQU CYREG_PRT0_LCD_EN
Reference_Pin__13__MASK EQU 0x20
Reference_Pin__13__PC EQU CYREG_PRT0_PC5
Reference_Pin__13__PORT EQU 0
Reference_Pin__13__PRT EQU CYREG_PRT0_PRT
Reference_Pin__13__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
Reference_Pin__13__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
Reference_Pin__13__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
Reference_Pin__13__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
Reference_Pin__13__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
Reference_Pin__13__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
Reference_Pin__13__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
Reference_Pin__13__PS EQU CYREG_PRT0_PS
Reference_Pin__13__SHIFT EQU 5
Reference_Pin__13__SLW EQU CYREG_PRT0_SLW
Reference_Pin__14__AG EQU CYREG_PRT0_AG
Reference_Pin__14__AMUX EQU CYREG_PRT0_AMUX
Reference_Pin__14__BIE EQU CYREG_PRT0_BIE
Reference_Pin__14__BIT_MASK EQU CYREG_PRT0_BIT_MASK
Reference_Pin__14__BYP EQU CYREG_PRT0_BYP
Reference_Pin__14__CTL EQU CYREG_PRT0_CTL
Reference_Pin__14__DM0 EQU CYREG_PRT0_DM0
Reference_Pin__14__DM1 EQU CYREG_PRT0_DM1
Reference_Pin__14__DM2 EQU CYREG_PRT0_DM2
Reference_Pin__14__DR EQU CYREG_PRT0_DR
Reference_Pin__14__INP_DIS EQU CYREG_PRT0_INP_DIS
Reference_Pin__14__INTTYPE EQU CYREG_PICU0_INTTYPE6
Reference_Pin__14__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
Reference_Pin__14__LCD_EN EQU CYREG_PRT0_LCD_EN
Reference_Pin__14__MASK EQU 0x40
Reference_Pin__14__PC EQU CYREG_PRT0_PC6
Reference_Pin__14__PORT EQU 0
Reference_Pin__14__PRT EQU CYREG_PRT0_PRT
Reference_Pin__14__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
Reference_Pin__14__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
Reference_Pin__14__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
Reference_Pin__14__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
Reference_Pin__14__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
Reference_Pin__14__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
Reference_Pin__14__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
Reference_Pin__14__PS EQU CYREG_PRT0_PS
Reference_Pin__14__SHIFT EQU 6
Reference_Pin__14__SLW EQU CYREG_PRT0_SLW
Reference_Pin__15__AG EQU CYREG_PRT0_AG
Reference_Pin__15__AMUX EQU CYREG_PRT0_AMUX
Reference_Pin__15__BIE EQU CYREG_PRT0_BIE
Reference_Pin__15__BIT_MASK EQU CYREG_PRT0_BIT_MASK
Reference_Pin__15__BYP EQU CYREG_PRT0_BYP
Reference_Pin__15__CTL EQU CYREG_PRT0_CTL
Reference_Pin__15__DM0 EQU CYREG_PRT0_DM0
Reference_Pin__15__DM1 EQU CYREG_PRT0_DM1
Reference_Pin__15__DM2 EQU CYREG_PRT0_DM2
Reference_Pin__15__DR EQU CYREG_PRT0_DR
Reference_Pin__15__INP_DIS EQU CYREG_PRT0_INP_DIS
Reference_Pin__15__INTTYPE EQU CYREG_PICU0_INTTYPE7
Reference_Pin__15__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
Reference_Pin__15__LCD_EN EQU CYREG_PRT0_LCD_EN
Reference_Pin__15__MASK EQU 0x80
Reference_Pin__15__PC EQU CYREG_PRT0_PC7
Reference_Pin__15__PORT EQU 0
Reference_Pin__15__PRT EQU CYREG_PRT0_PRT
Reference_Pin__15__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
Reference_Pin__15__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
Reference_Pin__15__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
Reference_Pin__15__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
Reference_Pin__15__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
Reference_Pin__15__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
Reference_Pin__15__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
Reference_Pin__15__PS EQU CYREG_PRT0_PS
Reference_Pin__15__SHIFT EQU 7
Reference_Pin__15__SLW EQU CYREG_PRT0_SLW
Reference_Pin__2__AG EQU CYREG_PRT3_AG
Reference_Pin__2__AMUX EQU CYREG_PRT3_AMUX
Reference_Pin__2__BIE EQU CYREG_PRT3_BIE
Reference_Pin__2__BIT_MASK EQU CYREG_PRT3_BIT_MASK
Reference_Pin__2__BYP EQU CYREG_PRT3_BYP
Reference_Pin__2__CTL EQU CYREG_PRT3_CTL
Reference_Pin__2__DM0 EQU CYREG_PRT3_DM0
Reference_Pin__2__DM1 EQU CYREG_PRT3_DM1
Reference_Pin__2__DM2 EQU CYREG_PRT3_DM2
Reference_Pin__2__DR EQU CYREG_PRT3_DR
Reference_Pin__2__INP_DIS EQU CYREG_PRT3_INP_DIS
Reference_Pin__2__INTTYPE EQU CYREG_PICU3_INTTYPE2
Reference_Pin__2__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
Reference_Pin__2__LCD_EN EQU CYREG_PRT3_LCD_EN
Reference_Pin__2__MASK EQU 0x04
Reference_Pin__2__PC EQU CYREG_PRT3_PC2
Reference_Pin__2__PORT EQU 3
Reference_Pin__2__PRT EQU CYREG_PRT3_PRT
Reference_Pin__2__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
Reference_Pin__2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
Reference_Pin__2__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
Reference_Pin__2__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
Reference_Pin__2__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
Reference_Pin__2__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
Reference_Pin__2__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
Reference_Pin__2__PS EQU CYREG_PRT3_PS
Reference_Pin__2__SHIFT EQU 2
Reference_Pin__2__SLW EQU CYREG_PRT3_SLW
Reference_Pin__3__AG EQU CYREG_PRT3_AG
Reference_Pin__3__AMUX EQU CYREG_PRT3_AMUX
Reference_Pin__3__BIE EQU CYREG_PRT3_BIE
Reference_Pin__3__BIT_MASK EQU CYREG_PRT3_BIT_MASK
Reference_Pin__3__BYP EQU CYREG_PRT3_BYP
Reference_Pin__3__CTL EQU CYREG_PRT3_CTL
Reference_Pin__3__DM0 EQU CYREG_PRT3_DM0
Reference_Pin__3__DM1 EQU CYREG_PRT3_DM1
Reference_Pin__3__DM2 EQU CYREG_PRT3_DM2
Reference_Pin__3__DR EQU CYREG_PRT3_DR
Reference_Pin__3__INP_DIS EQU CYREG_PRT3_INP_DIS
Reference_Pin__3__INTTYPE EQU CYREG_PICU3_INTTYPE3
Reference_Pin__3__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
Reference_Pin__3__LCD_EN EQU CYREG_PRT3_LCD_EN
Reference_Pin__3__MASK EQU 0x08
Reference_Pin__3__PC EQU CYREG_PRT3_PC3
Reference_Pin__3__PORT EQU 3
Reference_Pin__3__PRT EQU CYREG_PRT3_PRT
Reference_Pin__3__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
Reference_Pin__3__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
Reference_Pin__3__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
Reference_Pin__3__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
Reference_Pin__3__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
Reference_Pin__3__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
Reference_Pin__3__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
Reference_Pin__3__PS EQU CYREG_PRT3_PS
Reference_Pin__3__SHIFT EQU 3
Reference_Pin__3__SLW EQU CYREG_PRT3_SLW
Reference_Pin__4__AG EQU CYREG_PRT3_AG
Reference_Pin__4__AMUX EQU CYREG_PRT3_AMUX
Reference_Pin__4__BIE EQU CYREG_PRT3_BIE
Reference_Pin__4__BIT_MASK EQU CYREG_PRT3_BIT_MASK
Reference_Pin__4__BYP EQU CYREG_PRT3_BYP
Reference_Pin__4__CTL EQU CYREG_PRT3_CTL
Reference_Pin__4__DM0 EQU CYREG_PRT3_DM0
Reference_Pin__4__DM1 EQU CYREG_PRT3_DM1
Reference_Pin__4__DM2 EQU CYREG_PRT3_DM2
Reference_Pin__4__DR EQU CYREG_PRT3_DR
Reference_Pin__4__INP_DIS EQU CYREG_PRT3_INP_DIS
Reference_Pin__4__INTTYPE EQU CYREG_PICU3_INTTYPE4
Reference_Pin__4__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
Reference_Pin__4__LCD_EN EQU CYREG_PRT3_LCD_EN
Reference_Pin__4__MASK EQU 0x10
Reference_Pin__4__PC EQU CYREG_PRT3_PC4
Reference_Pin__4__PORT EQU 3
Reference_Pin__4__PRT EQU CYREG_PRT3_PRT
Reference_Pin__4__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
Reference_Pin__4__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
Reference_Pin__4__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
Reference_Pin__4__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
Reference_Pin__4__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
Reference_Pin__4__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
Reference_Pin__4__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
Reference_Pin__4__PS EQU CYREG_PRT3_PS
Reference_Pin__4__SHIFT EQU 4
Reference_Pin__4__SLW EQU CYREG_PRT3_SLW
Reference_Pin__5__AG EQU CYREG_PRT3_AG
Reference_Pin__5__AMUX EQU CYREG_PRT3_AMUX
Reference_Pin__5__BIE EQU CYREG_PRT3_BIE
Reference_Pin__5__BIT_MASK EQU CYREG_PRT3_BIT_MASK
Reference_Pin__5__BYP EQU CYREG_PRT3_BYP
Reference_Pin__5__CTL EQU CYREG_PRT3_CTL
Reference_Pin__5__DM0 EQU CYREG_PRT3_DM0
Reference_Pin__5__DM1 EQU CYREG_PRT3_DM1
Reference_Pin__5__DM2 EQU CYREG_PRT3_DM2
Reference_Pin__5__DR EQU CYREG_PRT3_DR
Reference_Pin__5__INP_DIS EQU CYREG_PRT3_INP_DIS
Reference_Pin__5__INTTYPE EQU CYREG_PICU3_INTTYPE5
Reference_Pin__5__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
Reference_Pin__5__LCD_EN EQU CYREG_PRT3_LCD_EN
Reference_Pin__5__MASK EQU 0x20
Reference_Pin__5__PC EQU CYREG_PRT3_PC5
Reference_Pin__5__PORT EQU 3
Reference_Pin__5__PRT EQU CYREG_PRT3_PRT
Reference_Pin__5__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
Reference_Pin__5__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
Reference_Pin__5__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
Reference_Pin__5__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
Reference_Pin__5__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
Reference_Pin__5__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
Reference_Pin__5__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
Reference_Pin__5__PS EQU CYREG_PRT3_PS
Reference_Pin__5__SHIFT EQU 5
Reference_Pin__5__SLW EQU CYREG_PRT3_SLW
Reference_Pin__6__AG EQU CYREG_PRT3_AG
Reference_Pin__6__AMUX EQU CYREG_PRT3_AMUX
Reference_Pin__6__BIE EQU CYREG_PRT3_BIE
Reference_Pin__6__BIT_MASK EQU CYREG_PRT3_BIT_MASK
Reference_Pin__6__BYP EQU CYREG_PRT3_BYP
Reference_Pin__6__CTL EQU CYREG_PRT3_CTL
Reference_Pin__6__DM0 EQU CYREG_PRT3_DM0
Reference_Pin__6__DM1 EQU CYREG_PRT3_DM1
Reference_Pin__6__DM2 EQU CYREG_PRT3_DM2
Reference_Pin__6__DR EQU CYREG_PRT3_DR
Reference_Pin__6__INP_DIS EQU CYREG_PRT3_INP_DIS
Reference_Pin__6__INTTYPE EQU CYREG_PICU3_INTTYPE6
Reference_Pin__6__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
Reference_Pin__6__LCD_EN EQU CYREG_PRT3_LCD_EN
Reference_Pin__6__MASK EQU 0x40
Reference_Pin__6__PC EQU CYREG_PRT3_PC6
Reference_Pin__6__PORT EQU 3
Reference_Pin__6__PRT EQU CYREG_PRT3_PRT
Reference_Pin__6__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
Reference_Pin__6__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
Reference_Pin__6__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
Reference_Pin__6__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
Reference_Pin__6__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
Reference_Pin__6__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
Reference_Pin__6__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
Reference_Pin__6__PS EQU CYREG_PRT3_PS
Reference_Pin__6__SHIFT EQU 6
Reference_Pin__6__SLW EQU CYREG_PRT3_SLW
Reference_Pin__7__AG EQU CYREG_PRT3_AG
Reference_Pin__7__AMUX EQU CYREG_PRT3_AMUX
Reference_Pin__7__BIE EQU CYREG_PRT3_BIE
Reference_Pin__7__BIT_MASK EQU CYREG_PRT3_BIT_MASK
Reference_Pin__7__BYP EQU CYREG_PRT3_BYP
Reference_Pin__7__CTL EQU CYREG_PRT3_CTL
Reference_Pin__7__DM0 EQU CYREG_PRT3_DM0
Reference_Pin__7__DM1 EQU CYREG_PRT3_DM1
Reference_Pin__7__DM2 EQU CYREG_PRT3_DM2
Reference_Pin__7__DR EQU CYREG_PRT3_DR
Reference_Pin__7__INP_DIS EQU CYREG_PRT3_INP_DIS
Reference_Pin__7__INTTYPE EQU CYREG_PICU3_INTTYPE7
Reference_Pin__7__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
Reference_Pin__7__LCD_EN EQU CYREG_PRT3_LCD_EN
Reference_Pin__7__MASK EQU 0x80
Reference_Pin__7__PC EQU CYREG_PRT3_PC7
Reference_Pin__7__PORT EQU 3
Reference_Pin__7__PRT EQU CYREG_PRT3_PRT
Reference_Pin__7__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
Reference_Pin__7__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
Reference_Pin__7__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
Reference_Pin__7__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
Reference_Pin__7__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
Reference_Pin__7__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
Reference_Pin__7__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
Reference_Pin__7__PS EQU CYREG_PRT3_PS
Reference_Pin__7__SHIFT EQU 7
Reference_Pin__7__SLW EQU CYREG_PRT3_SLW
Reference_Pin__8__AG EQU CYREG_PRT0_AG
Reference_Pin__8__AMUX EQU CYREG_PRT0_AMUX
Reference_Pin__8__BIE EQU CYREG_PRT0_BIE
Reference_Pin__8__BIT_MASK EQU CYREG_PRT0_BIT_MASK
Reference_Pin__8__BYP EQU CYREG_PRT0_BYP
Reference_Pin__8__CTL EQU CYREG_PRT0_CTL
Reference_Pin__8__DM0 EQU CYREG_PRT0_DM0
Reference_Pin__8__DM1 EQU CYREG_PRT0_DM1
Reference_Pin__8__DM2 EQU CYREG_PRT0_DM2
Reference_Pin__8__DR EQU CYREG_PRT0_DR
Reference_Pin__8__INP_DIS EQU CYREG_PRT0_INP_DIS
Reference_Pin__8__INTTYPE EQU CYREG_PICU0_INTTYPE0
Reference_Pin__8__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
Reference_Pin__8__LCD_EN EQU CYREG_PRT0_LCD_EN
Reference_Pin__8__MASK EQU 0x01
Reference_Pin__8__PC EQU CYREG_PRT0_PC0
Reference_Pin__8__PORT EQU 0
Reference_Pin__8__PRT EQU CYREG_PRT0_PRT
Reference_Pin__8__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
Reference_Pin__8__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
Reference_Pin__8__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
Reference_Pin__8__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
Reference_Pin__8__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
Reference_Pin__8__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
Reference_Pin__8__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
Reference_Pin__8__PS EQU CYREG_PRT0_PS
Reference_Pin__8__SHIFT EQU 0
Reference_Pin__8__SLW EQU CYREG_PRT0_SLW
Reference_Pin__9__AG EQU CYREG_PRT0_AG
Reference_Pin__9__AMUX EQU CYREG_PRT0_AMUX
Reference_Pin__9__BIE EQU CYREG_PRT0_BIE
Reference_Pin__9__BIT_MASK EQU CYREG_PRT0_BIT_MASK
Reference_Pin__9__BYP EQU CYREG_PRT0_BYP
Reference_Pin__9__CTL EQU CYREG_PRT0_CTL
Reference_Pin__9__DM0 EQU CYREG_PRT0_DM0
Reference_Pin__9__DM1 EQU CYREG_PRT0_DM1
Reference_Pin__9__DM2 EQU CYREG_PRT0_DM2
Reference_Pin__9__DR EQU CYREG_PRT0_DR
Reference_Pin__9__INP_DIS EQU CYREG_PRT0_INP_DIS
Reference_Pin__9__INTTYPE EQU CYREG_PICU0_INTTYPE1
Reference_Pin__9__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
Reference_Pin__9__LCD_EN EQU CYREG_PRT0_LCD_EN
Reference_Pin__9__MASK EQU 0x02
Reference_Pin__9__PC EQU CYREG_PRT0_PC1
Reference_Pin__9__PORT EQU 0
Reference_Pin__9__PRT EQU CYREG_PRT0_PRT
Reference_Pin__9__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
Reference_Pin__9__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
Reference_Pin__9__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
Reference_Pin__9__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
Reference_Pin__9__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
Reference_Pin__9__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
Reference_Pin__9__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
Reference_Pin__9__PS EQU CYREG_PRT0_PS
Reference_Pin__9__SHIFT EQU 1
Reference_Pin__9__SLW EQU CYREG_PRT0_SLW

; ad_interrupt_1
ad_interrupt_1__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
ad_interrupt_1__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
ad_interrupt_1__INTC_MASK EQU 0x40
ad_interrupt_1__INTC_NUMBER EQU 6
ad_interrupt_1__INTC_PRIOR_NUM EQU 7
ad_interrupt_1__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_6
ad_interrupt_1__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
ad_interrupt_1__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; heart_beat_pin
heart_beat_pin__0__INTTYPE EQU CYREG_PICU2_INTTYPE1
heart_beat_pin__0__MASK EQU 0x02
heart_beat_pin__0__PC EQU CYREG_PRT2_PC1
heart_beat_pin__0__PORT EQU 2
heart_beat_pin__0__SHIFT EQU 1
heart_beat_pin__AG EQU CYREG_PRT2_AG
heart_beat_pin__AMUX EQU CYREG_PRT2_AMUX
heart_beat_pin__BIE EQU CYREG_PRT2_BIE
heart_beat_pin__BIT_MASK EQU CYREG_PRT2_BIT_MASK
heart_beat_pin__BYP EQU CYREG_PRT2_BYP
heart_beat_pin__CTL EQU CYREG_PRT2_CTL
heart_beat_pin__DM0 EQU CYREG_PRT2_DM0
heart_beat_pin__DM1 EQU CYREG_PRT2_DM1
heart_beat_pin__DM2 EQU CYREG_PRT2_DM2
heart_beat_pin__DR EQU CYREG_PRT2_DR
heart_beat_pin__INP_DIS EQU CYREG_PRT2_INP_DIS
heart_beat_pin__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
heart_beat_pin__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
heart_beat_pin__LCD_EN EQU CYREG_PRT2_LCD_EN
heart_beat_pin__MASK EQU 0x02
heart_beat_pin__PORT EQU 2
heart_beat_pin__PRT EQU CYREG_PRT2_PRT
heart_beat_pin__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
heart_beat_pin__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
heart_beat_pin__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
heart_beat_pin__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
heart_beat_pin__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
heart_beat_pin__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
heart_beat_pin__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
heart_beat_pin__PS EQU CYREG_PRT2_PS
heart_beat_pin__SHIFT EQU 1
heart_beat_pin__SLW EQU CYREG_PRT2_SLW

; RS_485_TX_ENBABLE
RS_485_TX_ENBABLE__0__INTTYPE EQU CYREG_PICU1_INTTYPE6
RS_485_TX_ENBABLE__0__MASK EQU 0x40
RS_485_TX_ENBABLE__0__PC EQU CYREG_PRT1_PC6
RS_485_TX_ENBABLE__0__PORT EQU 1
RS_485_TX_ENBABLE__0__SHIFT EQU 6
RS_485_TX_ENBABLE__AG EQU CYREG_PRT1_AG
RS_485_TX_ENBABLE__AMUX EQU CYREG_PRT1_AMUX
RS_485_TX_ENBABLE__BIE EQU CYREG_PRT1_BIE
RS_485_TX_ENBABLE__BIT_MASK EQU CYREG_PRT1_BIT_MASK
RS_485_TX_ENBABLE__BYP EQU CYREG_PRT1_BYP
RS_485_TX_ENBABLE__CTL EQU CYREG_PRT1_CTL
RS_485_TX_ENBABLE__DM0 EQU CYREG_PRT1_DM0
RS_485_TX_ENBABLE__DM1 EQU CYREG_PRT1_DM1
RS_485_TX_ENBABLE__DM2 EQU CYREG_PRT1_DM2
RS_485_TX_ENBABLE__DR EQU CYREG_PRT1_DR
RS_485_TX_ENBABLE__INP_DIS EQU CYREG_PRT1_INP_DIS
RS_485_TX_ENBABLE__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
RS_485_TX_ENBABLE__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
RS_485_TX_ENBABLE__LCD_EN EQU CYREG_PRT1_LCD_EN
RS_485_TX_ENBABLE__MASK EQU 0x40
RS_485_TX_ENBABLE__PORT EQU 1
RS_485_TX_ENBABLE__PRT EQU CYREG_PRT1_PRT
RS_485_TX_ENBABLE__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
RS_485_TX_ENBABLE__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
RS_485_TX_ENBABLE__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
RS_485_TX_ENBABLE__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
RS_485_TX_ENBABLE__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
RS_485_TX_ENBABLE__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
RS_485_TX_ENBABLE__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
RS_485_TX_ENBABLE__PS EQU CYREG_PRT1_PS
RS_485_TX_ENBABLE__SHIFT EQU 6
RS_485_TX_ENBABLE__SLW EQU CYREG_PRT1_SLW

; UART_RX_INTERRUPT
UART_RX_INTERRUPT__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
UART_RX_INTERRUPT__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
UART_RX_INTERRUPT__INTC_MASK EQU 0x01
UART_RX_INTERRUPT__INTC_NUMBER EQU 0
UART_RX_INTERRUPT__INTC_PRIOR_NUM EQU 7
UART_RX_INTERRUPT__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_0
UART_RX_INTERRUPT__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
UART_RX_INTERRUPT__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; UART_TX_INTERRUPT
UART_TX_INTERRUPT__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
UART_TX_INTERRUPT__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
UART_TX_INTERRUPT__INTC_MASK EQU 0x02
UART_TX_INTERRUPT__INTC_NUMBER EQU 1
UART_TX_INTERRUPT__INTC_PRIOR_NUM EQU 7
UART_TX_INTERRUPT__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_1
UART_TX_INTERRUPT__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
UART_TX_INTERRUPT__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; modbus_symbol_clock
modbus_symbol_clock__CFG0 EQU CYREG_CLKDIST_DCFG4_CFG0
modbus_symbol_clock__CFG1 EQU CYREG_CLKDIST_DCFG4_CFG1
modbus_symbol_clock__CFG2 EQU CYREG_CLKDIST_DCFG4_CFG2
modbus_symbol_clock__CFG2_SRC_SEL_MASK EQU 0x07
modbus_symbol_clock__INDEX EQU 0x04
modbus_symbol_clock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
modbus_symbol_clock__PM_ACT_MSK EQU 0x10
modbus_symbol_clock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
modbus_symbol_clock__PM_STBY_MSK EQU 0x10

; modbus_symbol_timer
modbus_symbol_timer__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
modbus_symbol_timer__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
modbus_symbol_timer__INTC_MASK EQU 0x100
modbus_symbol_timer__INTC_NUMBER EQU 8
modbus_symbol_timer__INTC_PRIOR_NUM EQU 7
modbus_symbol_timer__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_8
modbus_symbol_timer__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
modbus_symbol_timer__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; moisture_interval_clock
moisture_interval_clock__CFG0 EQU CYREG_CLKDIST_DCFG5_CFG0
moisture_interval_clock__CFG1 EQU CYREG_CLKDIST_DCFG5_CFG1
moisture_interval_clock__CFG2 EQU CYREG_CLKDIST_DCFG5_CFG2
moisture_interval_clock__CFG2_SRC_SEL_MASK EQU 0x07
moisture_interval_clock__INDEX EQU 0x05
moisture_interval_clock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
moisture_interval_clock__PM_ACT_MSK EQU 0x20
moisture_interval_clock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
moisture_interval_clock__PM_STBY_MSK EQU 0x20

; moisture_interval_interrupt
moisture_interval_interrupt__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
moisture_interval_interrupt__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
moisture_interval_interrupt__INTC_MASK EQU 0x200
moisture_interval_interrupt__INTC_NUMBER EQU 9
moisture_interval_interrupt__INTC_PRIOR_NUM EQU 7
moisture_interval_interrupt__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_9
moisture_interval_interrupt__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
moisture_interval_interrupt__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; Miscellaneous
BCLK__BUS_CLK__HZ EQU 64000000
BCLK__BUS_CLK__KHZ EQU 64000
BCLK__BUS_CLK__MHZ EQU 64
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PANTHER EQU 19
CYDEV_CHIP_DIE_PSOC4A EQU 11
CYDEV_CHIP_DIE_PSOC5LP EQU 18
CYDEV_CHIP_DIE_TMA4 EQU 2
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC5
CYDEV_CHIP_JTAG_ID EQU 0x2E161069
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 11
CYDEV_CHIP_MEMBER_4C EQU 16
CYDEV_CHIP_MEMBER_4D EQU 7
CYDEV_CHIP_MEMBER_4E EQU 4
CYDEV_CHIP_MEMBER_4F EQU 12
CYDEV_CHIP_MEMBER_4G EQU 2
CYDEV_CHIP_MEMBER_4H EQU 10
CYDEV_CHIP_MEMBER_4I EQU 15
CYDEV_CHIP_MEMBER_4J EQU 8
CYDEV_CHIP_MEMBER_4K EQU 9
CYDEV_CHIP_MEMBER_4L EQU 14
CYDEV_CHIP_MEMBER_4M EQU 13
CYDEV_CHIP_MEMBER_4N EQU 6
CYDEV_CHIP_MEMBER_4O EQU 5
CYDEV_CHIP_MEMBER_4U EQU 3
CYDEV_CHIP_MEMBER_5A EQU 18
CYDEV_CHIP_MEMBER_5B EQU 17
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_5B
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PANTHER_ES0 EQU 0
CYDEV_CHIP_REV_PANTHER_ES1 EQU 1
CYDEV_CHIP_REV_PANTHER_PRODUCTION EQU 1
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REV_TMA4_ES EQU 17
CYDEV_CHIP_REV_TMA4_ES2 EQU 33
CYDEV_CHIP_REV_TMA4_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4C_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4E_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256K EQU 0
CYDEV_CHIP_REVISION_4G_ES EQU 17
CYDEV_CHIP_REVISION_4G_ES2 EQU 33
CYDEV_CHIP_REVISION_4G_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4H_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4I_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4J_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4K_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4L_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4M_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4N_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4O_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4U_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_5B_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_FASTBOOT_ENABLED EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_AllowButWarn
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_DMA EQU 0
CYDEV_CONFIGURATION_ECC EQU 0
CYDEV_CONFIGURATION_IMOENABLED EQU CYDEV_CONFIG_FASTBOOT_ENABLED
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_ENABLE_MASK EQU 0x20
CYDEV_DEBUG_ENABLE_REGISTER EQU CYREG_MLOGIC_DEBUG
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_JTAG_4 EQU 1
CYDEV_DEBUGGING_DPS_JTAG_5 EQU 0
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS_SWD_SWV EQU 6
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD_SWV
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DEBUGGING_XRES EQU 1
CYDEV_DMA_CHANNELS_AVAILABLE EQU 24
CYDEV_ECC_ENABLE EQU 0
CYDEV_HEAP_SIZE EQU 0x80
CYDEV_INSTRUCT_CACHE_ENABLED EQU 0
CYDEV_INTR_RISING EQU 0x00000377
CYDEV_IS_EXPORTING_CODE EQU 0
CYDEV_IS_IMPORTING_CODE EQU 0
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LAUNCHER EQU 5
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER EQU 4
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_PROTECTION_ENABLE EQU 0
CYDEV_STACK_SIZE EQU 0x1000
CYDEV_USB_CLK_OSC_LOCKING_ENABLED_AT_PWR_UP EQU 1
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 0
CYDEV_VDDA_MV EQU 5000
CYDEV_VDDD_MV EQU 5000
CYDEV_VDDIO0_MV EQU 5000
CYDEV_VDDIO1_MV EQU 5000
CYDEV_VDDIO2_MV EQU 5000
CYDEV_VDDIO3_MV EQU 5000
CYDEV_VIO0_MV EQU 5000
CYDEV_VIO1_MV EQU 5000
CYDEV_VIO2_MV EQU 5000
CYDEV_VIO3_MV EQU 5000
CYIPBLOCK_ARM_CM3_VERSION EQU 0
CYIPBLOCK_P3_ANAIF_VERSION EQU 0
CYIPBLOCK_P3_CAN_VERSION EQU 0
CYIPBLOCK_P3_CAPSENSE_VERSION EQU 0
CYIPBLOCK_P3_COMP_VERSION EQU 0
CYIPBLOCK_P3_DECIMATOR_VERSION EQU 0
CYIPBLOCK_P3_DFB_VERSION EQU 0
CYIPBLOCK_P3_DMA_VERSION EQU 0
CYIPBLOCK_P3_DRQ_VERSION EQU 0
CYIPBLOCK_P3_DSM_VERSION EQU 0
CYIPBLOCK_P3_EMIF_VERSION EQU 0
CYIPBLOCK_P3_I2C_VERSION EQU 0
CYIPBLOCK_P3_LCD_VERSION EQU 0
CYIPBLOCK_P3_LPF_VERSION EQU 0
CYIPBLOCK_P3_OPAMP_VERSION EQU 0
CYIPBLOCK_P3_PM_VERSION EQU 0
CYIPBLOCK_P3_SCCT_VERSION EQU 0
CYIPBLOCK_P3_TIMER_VERSION EQU 0
CYIPBLOCK_P3_USB_VERSION EQU 0
CYIPBLOCK_P3_VIDAC_VERSION EQU 0
CYIPBLOCK_P3_VREF_VERSION EQU 0
CYIPBLOCK_S8_GPIO_VERSION EQU 0
CYIPBLOCK_S8_IRQ_VERSION EQU 0
CYIPBLOCK_S8_SAR_VERSION EQU 0
CYIPBLOCK_S8_SIO_VERSION EQU 0
CYIPBLOCK_S8_UDB_VERSION EQU 0
DMA_CHANNELS_USED__MASK0 EQU 0x00000003
CYDEV_BOOTLOADER_ENABLE EQU 0
    ENDIF
    END
