
AMR_Sensor.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000bdb0  080001a0  080001a0  000101a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000b70  0800bf50  0800bf50  0001bf50  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800cac0  0800cac0  000201ec  2**0
                  CONTENTS
  4 .ARM          00000008  0800cac0  0800cac0  0001cac0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800cac8  0800cac8  000201ec  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800cac8  0800cac8  0001cac8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800cacc  0800cacc  0001cacc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001ec  20000000  0800cad0  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000005b0  200001ec  0800ccbc  000201ec  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000079c  0800ccbc  0002079c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000201ec  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  0002021c  2**0
                  CONTENTS, READONLY
 13 .debug_info   000133b7  00000000  00000000  0002025f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00002cb3  00000000  00000000  00033616  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001218  00000000  00000000  000362d0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000e02  00000000  00000000  000374e8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  000195e4  00000000  00000000  000382ea  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   000145d5  00000000  00000000  000518ce  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    0009d663  00000000  00000000  00065ea3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  000061c8  00000000  00000000  00103508  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000061  00000000  00000000  001096d0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	; (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	; (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	; (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	200001ec 	.word	0x200001ec
 80001bc:	00000000 	.word	0x00000000
 80001c0:	0800bf38 	.word	0x0800bf38

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	; (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	; (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	; (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	200001f0 	.word	0x200001f0
 80001dc:	0800bf38 	.word	0x0800bf38

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <strlen>:
 8000280:	4603      	mov	r3, r0
 8000282:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000286:	2a00      	cmp	r2, #0
 8000288:	d1fb      	bne.n	8000282 <strlen+0x2>
 800028a:	1a18      	subs	r0, r3, r0
 800028c:	3801      	subs	r0, #1
 800028e:	4770      	bx	lr

08000290 <__aeabi_drsub>:
 8000290:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000294:	e002      	b.n	800029c <__adddf3>
 8000296:	bf00      	nop

08000298 <__aeabi_dsub>:
 8000298:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800029c <__adddf3>:
 800029c:	b530      	push	{r4, r5, lr}
 800029e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002a2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002a6:	ea94 0f05 	teq	r4, r5
 80002aa:	bf08      	it	eq
 80002ac:	ea90 0f02 	teqeq	r0, r2
 80002b0:	bf1f      	itttt	ne
 80002b2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002b6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ba:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002be:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002c2:	f000 80e2 	beq.w	800048a <__adddf3+0x1ee>
 80002c6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ca:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ce:	bfb8      	it	lt
 80002d0:	426d      	neglt	r5, r5
 80002d2:	dd0c      	ble.n	80002ee <__adddf3+0x52>
 80002d4:	442c      	add	r4, r5
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	ea82 0000 	eor.w	r0, r2, r0
 80002e2:	ea83 0101 	eor.w	r1, r3, r1
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	2d36      	cmp	r5, #54	; 0x36
 80002f0:	bf88      	it	hi
 80002f2:	bd30      	pophi	{r4, r5, pc}
 80002f4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002f8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002fc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000300:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000304:	d002      	beq.n	800030c <__adddf3+0x70>
 8000306:	4240      	negs	r0, r0
 8000308:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800030c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000310:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000314:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000318:	d002      	beq.n	8000320 <__adddf3+0x84>
 800031a:	4252      	negs	r2, r2
 800031c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000320:	ea94 0f05 	teq	r4, r5
 8000324:	f000 80a7 	beq.w	8000476 <__adddf3+0x1da>
 8000328:	f1a4 0401 	sub.w	r4, r4, #1
 800032c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000330:	db0d      	blt.n	800034e <__adddf3+0xb2>
 8000332:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000336:	fa22 f205 	lsr.w	r2, r2, r5
 800033a:	1880      	adds	r0, r0, r2
 800033c:	f141 0100 	adc.w	r1, r1, #0
 8000340:	fa03 f20e 	lsl.w	r2, r3, lr
 8000344:	1880      	adds	r0, r0, r2
 8000346:	fa43 f305 	asr.w	r3, r3, r5
 800034a:	4159      	adcs	r1, r3
 800034c:	e00e      	b.n	800036c <__adddf3+0xd0>
 800034e:	f1a5 0520 	sub.w	r5, r5, #32
 8000352:	f10e 0e20 	add.w	lr, lr, #32
 8000356:	2a01      	cmp	r2, #1
 8000358:	fa03 fc0e 	lsl.w	ip, r3, lr
 800035c:	bf28      	it	cs
 800035e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000362:	fa43 f305 	asr.w	r3, r3, r5
 8000366:	18c0      	adds	r0, r0, r3
 8000368:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800036c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000370:	d507      	bpl.n	8000382 <__adddf3+0xe6>
 8000372:	f04f 0e00 	mov.w	lr, #0
 8000376:	f1dc 0c00 	rsbs	ip, ip, #0
 800037a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800037e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000382:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000386:	d31b      	bcc.n	80003c0 <__adddf3+0x124>
 8000388:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800038c:	d30c      	bcc.n	80003a8 <__adddf3+0x10c>
 800038e:	0849      	lsrs	r1, r1, #1
 8000390:	ea5f 0030 	movs.w	r0, r0, rrx
 8000394:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000398:	f104 0401 	add.w	r4, r4, #1
 800039c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003a0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003a4:	f080 809a 	bcs.w	80004dc <__adddf3+0x240>
 80003a8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003ac:	bf08      	it	eq
 80003ae:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003b2:	f150 0000 	adcs.w	r0, r0, #0
 80003b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ba:	ea41 0105 	orr.w	r1, r1, r5
 80003be:	bd30      	pop	{r4, r5, pc}
 80003c0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003c4:	4140      	adcs	r0, r0
 80003c6:	eb41 0101 	adc.w	r1, r1, r1
 80003ca:	3c01      	subs	r4, #1
 80003cc:	bf28      	it	cs
 80003ce:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003d2:	d2e9      	bcs.n	80003a8 <__adddf3+0x10c>
 80003d4:	f091 0f00 	teq	r1, #0
 80003d8:	bf04      	itt	eq
 80003da:	4601      	moveq	r1, r0
 80003dc:	2000      	moveq	r0, #0
 80003de:	fab1 f381 	clz	r3, r1
 80003e2:	bf08      	it	eq
 80003e4:	3320      	addeq	r3, #32
 80003e6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ea:	f1b3 0220 	subs.w	r2, r3, #32
 80003ee:	da0c      	bge.n	800040a <__adddf3+0x16e>
 80003f0:	320c      	adds	r2, #12
 80003f2:	dd08      	ble.n	8000406 <__adddf3+0x16a>
 80003f4:	f102 0c14 	add.w	ip, r2, #20
 80003f8:	f1c2 020c 	rsb	r2, r2, #12
 80003fc:	fa01 f00c 	lsl.w	r0, r1, ip
 8000400:	fa21 f102 	lsr.w	r1, r1, r2
 8000404:	e00c      	b.n	8000420 <__adddf3+0x184>
 8000406:	f102 0214 	add.w	r2, r2, #20
 800040a:	bfd8      	it	le
 800040c:	f1c2 0c20 	rsble	ip, r2, #32
 8000410:	fa01 f102 	lsl.w	r1, r1, r2
 8000414:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000418:	bfdc      	itt	le
 800041a:	ea41 010c 	orrle.w	r1, r1, ip
 800041e:	4090      	lslle	r0, r2
 8000420:	1ae4      	subs	r4, r4, r3
 8000422:	bfa2      	ittt	ge
 8000424:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000428:	4329      	orrge	r1, r5
 800042a:	bd30      	popge	{r4, r5, pc}
 800042c:	ea6f 0404 	mvn.w	r4, r4
 8000430:	3c1f      	subs	r4, #31
 8000432:	da1c      	bge.n	800046e <__adddf3+0x1d2>
 8000434:	340c      	adds	r4, #12
 8000436:	dc0e      	bgt.n	8000456 <__adddf3+0x1ba>
 8000438:	f104 0414 	add.w	r4, r4, #20
 800043c:	f1c4 0220 	rsb	r2, r4, #32
 8000440:	fa20 f004 	lsr.w	r0, r0, r4
 8000444:	fa01 f302 	lsl.w	r3, r1, r2
 8000448:	ea40 0003 	orr.w	r0, r0, r3
 800044c:	fa21 f304 	lsr.w	r3, r1, r4
 8000450:	ea45 0103 	orr.w	r1, r5, r3
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f1c4 040c 	rsb	r4, r4, #12
 800045a:	f1c4 0220 	rsb	r2, r4, #32
 800045e:	fa20 f002 	lsr.w	r0, r0, r2
 8000462:	fa01 f304 	lsl.w	r3, r1, r4
 8000466:	ea40 0003 	orr.w	r0, r0, r3
 800046a:	4629      	mov	r1, r5
 800046c:	bd30      	pop	{r4, r5, pc}
 800046e:	fa21 f004 	lsr.w	r0, r1, r4
 8000472:	4629      	mov	r1, r5
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f094 0f00 	teq	r4, #0
 800047a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800047e:	bf06      	itte	eq
 8000480:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000484:	3401      	addeq	r4, #1
 8000486:	3d01      	subne	r5, #1
 8000488:	e74e      	b.n	8000328 <__adddf3+0x8c>
 800048a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800048e:	bf18      	it	ne
 8000490:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000494:	d029      	beq.n	80004ea <__adddf3+0x24e>
 8000496:	ea94 0f05 	teq	r4, r5
 800049a:	bf08      	it	eq
 800049c:	ea90 0f02 	teqeq	r0, r2
 80004a0:	d005      	beq.n	80004ae <__adddf3+0x212>
 80004a2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004a6:	bf04      	itt	eq
 80004a8:	4619      	moveq	r1, r3
 80004aa:	4610      	moveq	r0, r2
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	ea91 0f03 	teq	r1, r3
 80004b2:	bf1e      	ittt	ne
 80004b4:	2100      	movne	r1, #0
 80004b6:	2000      	movne	r0, #0
 80004b8:	bd30      	popne	{r4, r5, pc}
 80004ba:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004be:	d105      	bne.n	80004cc <__adddf3+0x230>
 80004c0:	0040      	lsls	r0, r0, #1
 80004c2:	4149      	adcs	r1, r1
 80004c4:	bf28      	it	cs
 80004c6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ca:	bd30      	pop	{r4, r5, pc}
 80004cc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004d0:	bf3c      	itt	cc
 80004d2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004d6:	bd30      	popcc	{r4, r5, pc}
 80004d8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004dc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004e0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004e4:	f04f 0000 	mov.w	r0, #0
 80004e8:	bd30      	pop	{r4, r5, pc}
 80004ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ee:	bf1a      	itte	ne
 80004f0:	4619      	movne	r1, r3
 80004f2:	4610      	movne	r0, r2
 80004f4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004f8:	bf1c      	itt	ne
 80004fa:	460b      	movne	r3, r1
 80004fc:	4602      	movne	r2, r0
 80004fe:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000502:	bf06      	itte	eq
 8000504:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000508:	ea91 0f03 	teqeq	r1, r3
 800050c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000510:	bd30      	pop	{r4, r5, pc}
 8000512:	bf00      	nop

08000514 <__aeabi_ui2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000528:	f04f 0500 	mov.w	r5, #0
 800052c:	f04f 0100 	mov.w	r1, #0
 8000530:	e750      	b.n	80003d4 <__adddf3+0x138>
 8000532:	bf00      	nop

08000534 <__aeabi_i2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000548:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800054c:	bf48      	it	mi
 800054e:	4240      	negmi	r0, r0
 8000550:	f04f 0100 	mov.w	r1, #0
 8000554:	e73e      	b.n	80003d4 <__adddf3+0x138>
 8000556:	bf00      	nop

08000558 <__aeabi_f2d>:
 8000558:	0042      	lsls	r2, r0, #1
 800055a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800055e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000562:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000566:	bf1f      	itttt	ne
 8000568:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800056c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000570:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000574:	4770      	bxne	lr
 8000576:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800057a:	bf08      	it	eq
 800057c:	4770      	bxeq	lr
 800057e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000582:	bf04      	itt	eq
 8000584:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000588:	4770      	bxeq	lr
 800058a:	b530      	push	{r4, r5, lr}
 800058c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000590:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000594:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000598:	e71c      	b.n	80003d4 <__adddf3+0x138>
 800059a:	bf00      	nop

0800059c <__aeabi_ul2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f04f 0500 	mov.w	r5, #0
 80005aa:	e00a      	b.n	80005c2 <__aeabi_l2d+0x16>

080005ac <__aeabi_l2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005ba:	d502      	bpl.n	80005c2 <__aeabi_l2d+0x16>
 80005bc:	4240      	negs	r0, r0
 80005be:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005c2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005c6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ca:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ce:	f43f aed8 	beq.w	8000382 <__adddf3+0xe6>
 80005d2:	f04f 0203 	mov.w	r2, #3
 80005d6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005da:	bf18      	it	ne
 80005dc:	3203      	addne	r2, #3
 80005de:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005e2:	bf18      	it	ne
 80005e4:	3203      	addne	r2, #3
 80005e6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005ea:	f1c2 0320 	rsb	r3, r2, #32
 80005ee:	fa00 fc03 	lsl.w	ip, r0, r3
 80005f2:	fa20 f002 	lsr.w	r0, r0, r2
 80005f6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005fa:	ea40 000e 	orr.w	r0, r0, lr
 80005fe:	fa21 f102 	lsr.w	r1, r1, r2
 8000602:	4414      	add	r4, r2
 8000604:	e6bd      	b.n	8000382 <__adddf3+0xe6>
 8000606:	bf00      	nop

08000608 <__aeabi_dmul>:
 8000608:	b570      	push	{r4, r5, r6, lr}
 800060a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800060e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000612:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000616:	bf1d      	ittte	ne
 8000618:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800061c:	ea94 0f0c 	teqne	r4, ip
 8000620:	ea95 0f0c 	teqne	r5, ip
 8000624:	f000 f8de 	bleq	80007e4 <__aeabi_dmul+0x1dc>
 8000628:	442c      	add	r4, r5
 800062a:	ea81 0603 	eor.w	r6, r1, r3
 800062e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000632:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000636:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800063a:	bf18      	it	ne
 800063c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000640:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000644:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000648:	d038      	beq.n	80006bc <__aeabi_dmul+0xb4>
 800064a:	fba0 ce02 	umull	ip, lr, r0, r2
 800064e:	f04f 0500 	mov.w	r5, #0
 8000652:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000656:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800065a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800065e:	f04f 0600 	mov.w	r6, #0
 8000662:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000666:	f09c 0f00 	teq	ip, #0
 800066a:	bf18      	it	ne
 800066c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000670:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000674:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000678:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800067c:	d204      	bcs.n	8000688 <__aeabi_dmul+0x80>
 800067e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000682:	416d      	adcs	r5, r5
 8000684:	eb46 0606 	adc.w	r6, r6, r6
 8000688:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800068c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000690:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000694:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000698:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800069c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006a0:	bf88      	it	hi
 80006a2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006a6:	d81e      	bhi.n	80006e6 <__aeabi_dmul+0xde>
 80006a8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006ac:	bf08      	it	eq
 80006ae:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006b2:	f150 0000 	adcs.w	r0, r0, #0
 80006b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ba:	bd70      	pop	{r4, r5, r6, pc}
 80006bc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006c0:	ea46 0101 	orr.w	r1, r6, r1
 80006c4:	ea40 0002 	orr.w	r0, r0, r2
 80006c8:	ea81 0103 	eor.w	r1, r1, r3
 80006cc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006d0:	bfc2      	ittt	gt
 80006d2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006d6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006da:	bd70      	popgt	{r4, r5, r6, pc}
 80006dc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006e0:	f04f 0e00 	mov.w	lr, #0
 80006e4:	3c01      	subs	r4, #1
 80006e6:	f300 80ab 	bgt.w	8000840 <__aeabi_dmul+0x238>
 80006ea:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006ee:	bfde      	ittt	le
 80006f0:	2000      	movle	r0, #0
 80006f2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006f6:	bd70      	pople	{r4, r5, r6, pc}
 80006f8:	f1c4 0400 	rsb	r4, r4, #0
 80006fc:	3c20      	subs	r4, #32
 80006fe:	da35      	bge.n	800076c <__aeabi_dmul+0x164>
 8000700:	340c      	adds	r4, #12
 8000702:	dc1b      	bgt.n	800073c <__aeabi_dmul+0x134>
 8000704:	f104 0414 	add.w	r4, r4, #20
 8000708:	f1c4 0520 	rsb	r5, r4, #32
 800070c:	fa00 f305 	lsl.w	r3, r0, r5
 8000710:	fa20 f004 	lsr.w	r0, r0, r4
 8000714:	fa01 f205 	lsl.w	r2, r1, r5
 8000718:	ea40 0002 	orr.w	r0, r0, r2
 800071c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000720:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000724:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000728:	fa21 f604 	lsr.w	r6, r1, r4
 800072c:	eb42 0106 	adc.w	r1, r2, r6
 8000730:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000734:	bf08      	it	eq
 8000736:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800073a:	bd70      	pop	{r4, r5, r6, pc}
 800073c:	f1c4 040c 	rsb	r4, r4, #12
 8000740:	f1c4 0520 	rsb	r5, r4, #32
 8000744:	fa00 f304 	lsl.w	r3, r0, r4
 8000748:	fa20 f005 	lsr.w	r0, r0, r5
 800074c:	fa01 f204 	lsl.w	r2, r1, r4
 8000750:	ea40 0002 	orr.w	r0, r0, r2
 8000754:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000758:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800075c:	f141 0100 	adc.w	r1, r1, #0
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 0520 	rsb	r5, r4, #32
 8000770:	fa00 f205 	lsl.w	r2, r0, r5
 8000774:	ea4e 0e02 	orr.w	lr, lr, r2
 8000778:	fa20 f304 	lsr.w	r3, r0, r4
 800077c:	fa01 f205 	lsl.w	r2, r1, r5
 8000780:	ea43 0302 	orr.w	r3, r3, r2
 8000784:	fa21 f004 	lsr.w	r0, r1, r4
 8000788:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800078c:	fa21 f204 	lsr.w	r2, r1, r4
 8000790:	ea20 0002 	bic.w	r0, r0, r2
 8000794:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000798:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800079c:	bf08      	it	eq
 800079e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007a2:	bd70      	pop	{r4, r5, r6, pc}
 80007a4:	f094 0f00 	teq	r4, #0
 80007a8:	d10f      	bne.n	80007ca <__aeabi_dmul+0x1c2>
 80007aa:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007ae:	0040      	lsls	r0, r0, #1
 80007b0:	eb41 0101 	adc.w	r1, r1, r1
 80007b4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007b8:	bf08      	it	eq
 80007ba:	3c01      	subeq	r4, #1
 80007bc:	d0f7      	beq.n	80007ae <__aeabi_dmul+0x1a6>
 80007be:	ea41 0106 	orr.w	r1, r1, r6
 80007c2:	f095 0f00 	teq	r5, #0
 80007c6:	bf18      	it	ne
 80007c8:	4770      	bxne	lr
 80007ca:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007ce:	0052      	lsls	r2, r2, #1
 80007d0:	eb43 0303 	adc.w	r3, r3, r3
 80007d4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3d01      	subeq	r5, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1c6>
 80007de:	ea43 0306 	orr.w	r3, r3, r6
 80007e2:	4770      	bx	lr
 80007e4:	ea94 0f0c 	teq	r4, ip
 80007e8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007ec:	bf18      	it	ne
 80007ee:	ea95 0f0c 	teqne	r5, ip
 80007f2:	d00c      	beq.n	800080e <__aeabi_dmul+0x206>
 80007f4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007f8:	bf18      	it	ne
 80007fa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007fe:	d1d1      	bne.n	80007a4 <__aeabi_dmul+0x19c>
 8000800:	ea81 0103 	eor.w	r1, r1, r3
 8000804:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000808:	f04f 0000 	mov.w	r0, #0
 800080c:	bd70      	pop	{r4, r5, r6, pc}
 800080e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000812:	bf06      	itte	eq
 8000814:	4610      	moveq	r0, r2
 8000816:	4619      	moveq	r1, r3
 8000818:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081c:	d019      	beq.n	8000852 <__aeabi_dmul+0x24a>
 800081e:	ea94 0f0c 	teq	r4, ip
 8000822:	d102      	bne.n	800082a <__aeabi_dmul+0x222>
 8000824:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000828:	d113      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800082a:	ea95 0f0c 	teq	r5, ip
 800082e:	d105      	bne.n	800083c <__aeabi_dmul+0x234>
 8000830:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000834:	bf1c      	itt	ne
 8000836:	4610      	movne	r0, r2
 8000838:	4619      	movne	r1, r3
 800083a:	d10a      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800083c:	ea81 0103 	eor.w	r1, r1, r3
 8000840:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000844:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000848:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800084c:	f04f 0000 	mov.w	r0, #0
 8000850:	bd70      	pop	{r4, r5, r6, pc}
 8000852:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000856:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800085a:	bd70      	pop	{r4, r5, r6, pc}

0800085c <__aeabi_ddiv>:
 800085c:	b570      	push	{r4, r5, r6, lr}
 800085e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000862:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000866:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800086a:	bf1d      	ittte	ne
 800086c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000870:	ea94 0f0c 	teqne	r4, ip
 8000874:	ea95 0f0c 	teqne	r5, ip
 8000878:	f000 f8a7 	bleq	80009ca <__aeabi_ddiv+0x16e>
 800087c:	eba4 0405 	sub.w	r4, r4, r5
 8000880:	ea81 0e03 	eor.w	lr, r1, r3
 8000884:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000888:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800088c:	f000 8088 	beq.w	80009a0 <__aeabi_ddiv+0x144>
 8000890:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000894:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000898:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800089c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008a0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008a4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008a8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ac:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008b0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008b4:	429d      	cmp	r5, r3
 80008b6:	bf08      	it	eq
 80008b8:	4296      	cmpeq	r6, r2
 80008ba:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008be:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008c2:	d202      	bcs.n	80008ca <__aeabi_ddiv+0x6e>
 80008c4:	085b      	lsrs	r3, r3, #1
 80008c6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ca:	1ab6      	subs	r6, r6, r2
 80008cc:	eb65 0503 	sbc.w	r5, r5, r3
 80008d0:	085b      	lsrs	r3, r3, #1
 80008d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008d6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008da:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008de:	ebb6 0e02 	subs.w	lr, r6, r2
 80008e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008e6:	bf22      	ittt	cs
 80008e8:	1ab6      	subcs	r6, r6, r2
 80008ea:	4675      	movcs	r5, lr
 80008ec:	ea40 000c 	orrcs.w	r0, r0, ip
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008fe:	bf22      	ittt	cs
 8000900:	1ab6      	subcs	r6, r6, r2
 8000902:	4675      	movcs	r5, lr
 8000904:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000908:	085b      	lsrs	r3, r3, #1
 800090a:	ea4f 0232 	mov.w	r2, r2, rrx
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000938:	ea55 0e06 	orrs.w	lr, r5, r6
 800093c:	d018      	beq.n	8000970 <__aeabi_ddiv+0x114>
 800093e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000942:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000946:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800094a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800094e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000952:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000956:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800095a:	d1c0      	bne.n	80008de <__aeabi_ddiv+0x82>
 800095c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000960:	d10b      	bne.n	800097a <__aeabi_ddiv+0x11e>
 8000962:	ea41 0100 	orr.w	r1, r1, r0
 8000966:	f04f 0000 	mov.w	r0, #0
 800096a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800096e:	e7b6      	b.n	80008de <__aeabi_ddiv+0x82>
 8000970:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000974:	bf04      	itt	eq
 8000976:	4301      	orreq	r1, r0
 8000978:	2000      	moveq	r0, #0
 800097a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800097e:	bf88      	it	hi
 8000980:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000984:	f63f aeaf 	bhi.w	80006e6 <__aeabi_dmul+0xde>
 8000988:	ebb5 0c03 	subs.w	ip, r5, r3
 800098c:	bf04      	itt	eq
 800098e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000992:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000996:	f150 0000 	adcs.w	r0, r0, #0
 800099a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800099e:	bd70      	pop	{r4, r5, r6, pc}
 80009a0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009a4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009a8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ac:	bfc2      	ittt	gt
 80009ae:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009b2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009b6:	bd70      	popgt	{r4, r5, r6, pc}
 80009b8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009bc:	f04f 0e00 	mov.w	lr, #0
 80009c0:	3c01      	subs	r4, #1
 80009c2:	e690      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009c4:	ea45 0e06 	orr.w	lr, r5, r6
 80009c8:	e68d      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009ca:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ce:	ea94 0f0c 	teq	r4, ip
 80009d2:	bf08      	it	eq
 80009d4:	ea95 0f0c 	teqeq	r5, ip
 80009d8:	f43f af3b 	beq.w	8000852 <__aeabi_dmul+0x24a>
 80009dc:	ea94 0f0c 	teq	r4, ip
 80009e0:	d10a      	bne.n	80009f8 <__aeabi_ddiv+0x19c>
 80009e2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009e6:	f47f af34 	bne.w	8000852 <__aeabi_dmul+0x24a>
 80009ea:	ea95 0f0c 	teq	r5, ip
 80009ee:	f47f af25 	bne.w	800083c <__aeabi_dmul+0x234>
 80009f2:	4610      	mov	r0, r2
 80009f4:	4619      	mov	r1, r3
 80009f6:	e72c      	b.n	8000852 <__aeabi_dmul+0x24a>
 80009f8:	ea95 0f0c 	teq	r5, ip
 80009fc:	d106      	bne.n	8000a0c <__aeabi_ddiv+0x1b0>
 80009fe:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a02:	f43f aefd 	beq.w	8000800 <__aeabi_dmul+0x1f8>
 8000a06:	4610      	mov	r0, r2
 8000a08:	4619      	mov	r1, r3
 8000a0a:	e722      	b.n	8000852 <__aeabi_dmul+0x24a>
 8000a0c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a10:	bf18      	it	ne
 8000a12:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a16:	f47f aec5 	bne.w	80007a4 <__aeabi_dmul+0x19c>
 8000a1a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a1e:	f47f af0d 	bne.w	800083c <__aeabi_dmul+0x234>
 8000a22:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a26:	f47f aeeb 	bne.w	8000800 <__aeabi_dmul+0x1f8>
 8000a2a:	e712      	b.n	8000852 <__aeabi_dmul+0x24a>

08000a2c <__gedf2>:
 8000a2c:	f04f 3cff 	mov.w	ip, #4294967295	; 0xffffffff
 8000a30:	e006      	b.n	8000a40 <__cmpdf2+0x4>
 8000a32:	bf00      	nop

08000a34 <__ledf2>:
 8000a34:	f04f 0c01 	mov.w	ip, #1
 8000a38:	e002      	b.n	8000a40 <__cmpdf2+0x4>
 8000a3a:	bf00      	nop

08000a3c <__cmpdf2>:
 8000a3c:	f04f 0c01 	mov.w	ip, #1
 8000a40:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a44:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a48:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a56:	d01b      	beq.n	8000a90 <__cmpdf2+0x54>
 8000a58:	b001      	add	sp, #4
 8000a5a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a5e:	bf0c      	ite	eq
 8000a60:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a64:	ea91 0f03 	teqne	r1, r3
 8000a68:	bf02      	ittt	eq
 8000a6a:	ea90 0f02 	teqeq	r0, r2
 8000a6e:	2000      	moveq	r0, #0
 8000a70:	4770      	bxeq	lr
 8000a72:	f110 0f00 	cmn.w	r0, #0
 8000a76:	ea91 0f03 	teq	r1, r3
 8000a7a:	bf58      	it	pl
 8000a7c:	4299      	cmppl	r1, r3
 8000a7e:	bf08      	it	eq
 8000a80:	4290      	cmpeq	r0, r2
 8000a82:	bf2c      	ite	cs
 8000a84:	17d8      	asrcs	r0, r3, #31
 8000a86:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a8a:	f040 0001 	orr.w	r0, r0, #1
 8000a8e:	4770      	bx	lr
 8000a90:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d102      	bne.n	8000aa0 <__cmpdf2+0x64>
 8000a9a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a9e:	d107      	bne.n	8000ab0 <__cmpdf2+0x74>
 8000aa0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d1d6      	bne.n	8000a58 <__cmpdf2+0x1c>
 8000aaa:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aae:	d0d3      	beq.n	8000a58 <__cmpdf2+0x1c>
 8000ab0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ab4:	4770      	bx	lr
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdrcmple>:
 8000ab8:	4684      	mov	ip, r0
 8000aba:	4610      	mov	r0, r2
 8000abc:	4662      	mov	r2, ip
 8000abe:	468c      	mov	ip, r1
 8000ac0:	4619      	mov	r1, r3
 8000ac2:	4663      	mov	r3, ip
 8000ac4:	e000      	b.n	8000ac8 <__aeabi_cdcmpeq>
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdcmpeq>:
 8000ac8:	b501      	push	{r0, lr}
 8000aca:	f7ff ffb7 	bl	8000a3c <__cmpdf2>
 8000ace:	2800      	cmp	r0, #0
 8000ad0:	bf48      	it	mi
 8000ad2:	f110 0f00 	cmnmi.w	r0, #0
 8000ad6:	bd01      	pop	{r0, pc}

08000ad8 <__aeabi_dcmpeq>:
 8000ad8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000adc:	f7ff fff4 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000ae0:	bf0c      	ite	eq
 8000ae2:	2001      	moveq	r0, #1
 8000ae4:	2000      	movne	r0, #0
 8000ae6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aea:	bf00      	nop

08000aec <__aeabi_dcmplt>:
 8000aec:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af0:	f7ff ffea 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000af4:	bf34      	ite	cc
 8000af6:	2001      	movcc	r0, #1
 8000af8:	2000      	movcs	r0, #0
 8000afa:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afe:	bf00      	nop

08000b00 <__aeabi_dcmple>:
 8000b00:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b04:	f7ff ffe0 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000b08:	bf94      	ite	ls
 8000b0a:	2001      	movls	r0, #1
 8000b0c:	2000      	movhi	r0, #0
 8000b0e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b12:	bf00      	nop

08000b14 <__aeabi_dcmpge>:
 8000b14:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b18:	f7ff ffce 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b1c:	bf94      	ite	ls
 8000b1e:	2001      	movls	r0, #1
 8000b20:	2000      	movhi	r0, #0
 8000b22:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b26:	bf00      	nop

08000b28 <__aeabi_dcmpgt>:
 8000b28:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b2c:	f7ff ffc4 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b30:	bf34      	ite	cc
 8000b32:	2001      	movcc	r0, #1
 8000b34:	2000      	movcs	r0, #0
 8000b36:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3a:	bf00      	nop

08000b3c <__aeabi_dcmpun>:
 8000b3c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x10>
 8000b46:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b4a:	d10a      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x20>
 8000b56:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b5a:	d102      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b5c:	f04f 0000 	mov.w	r0, #0
 8000b60:	4770      	bx	lr
 8000b62:	f04f 0001 	mov.w	r0, #1
 8000b66:	4770      	bx	lr

08000b68 <__aeabi_d2iz>:
 8000b68:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b6c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b70:	d215      	bcs.n	8000b9e <__aeabi_d2iz+0x36>
 8000b72:	d511      	bpl.n	8000b98 <__aeabi_d2iz+0x30>
 8000b74:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b78:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b7c:	d912      	bls.n	8000ba4 <__aeabi_d2iz+0x3c>
 8000b7e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b82:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b86:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b8a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b8e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b92:	bf18      	it	ne
 8000b94:	4240      	negne	r0, r0
 8000b96:	4770      	bx	lr
 8000b98:	f04f 0000 	mov.w	r0, #0
 8000b9c:	4770      	bx	lr
 8000b9e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000ba2:	d105      	bne.n	8000bb0 <__aeabi_d2iz+0x48>
 8000ba4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000ba8:	bf08      	it	eq
 8000baa:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bae:	4770      	bx	lr
 8000bb0:	f04f 0000 	mov.w	r0, #0
 8000bb4:	4770      	bx	lr
 8000bb6:	bf00      	nop

08000bb8 <__aeabi_d2uiz>:
 8000bb8:	004a      	lsls	r2, r1, #1
 8000bba:	d211      	bcs.n	8000be0 <__aeabi_d2uiz+0x28>
 8000bbc:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000bc0:	d211      	bcs.n	8000be6 <__aeabi_d2uiz+0x2e>
 8000bc2:	d50d      	bpl.n	8000be0 <__aeabi_d2uiz+0x28>
 8000bc4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000bc8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bcc:	d40e      	bmi.n	8000bec <__aeabi_d2uiz+0x34>
 8000bce:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bd2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bd6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bda:	fa23 f002 	lsr.w	r0, r3, r2
 8000bde:	4770      	bx	lr
 8000be0:	f04f 0000 	mov.w	r0, #0
 8000be4:	4770      	bx	lr
 8000be6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bea:	d102      	bne.n	8000bf2 <__aeabi_d2uiz+0x3a>
 8000bec:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8000bf0:	4770      	bx	lr
 8000bf2:	f04f 0000 	mov.w	r0, #0
 8000bf6:	4770      	bx	lr

08000bf8 <__aeabi_d2f>:
 8000bf8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bfc:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000c00:	bf24      	itt	cs
 8000c02:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000c06:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000c0a:	d90d      	bls.n	8000c28 <__aeabi_d2f+0x30>
 8000c0c:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c10:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c14:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c18:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000c1c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c20:	bf08      	it	eq
 8000c22:	f020 0001 	biceq.w	r0, r0, #1
 8000c26:	4770      	bx	lr
 8000c28:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c2c:	d121      	bne.n	8000c72 <__aeabi_d2f+0x7a>
 8000c2e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c32:	bfbc      	itt	lt
 8000c34:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c38:	4770      	bxlt	lr
 8000c3a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c3e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c42:	f1c2 0218 	rsb	r2, r2, #24
 8000c46:	f1c2 0c20 	rsb	ip, r2, #32
 8000c4a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c4e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c52:	bf18      	it	ne
 8000c54:	f040 0001 	orrne.w	r0, r0, #1
 8000c58:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c5c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c60:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c64:	ea40 000c 	orr.w	r0, r0, ip
 8000c68:	fa23 f302 	lsr.w	r3, r3, r2
 8000c6c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c70:	e7cc      	b.n	8000c0c <__aeabi_d2f+0x14>
 8000c72:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c76:	d107      	bne.n	8000c88 <__aeabi_d2f+0x90>
 8000c78:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c7c:	bf1e      	ittt	ne
 8000c7e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c82:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c86:	4770      	bxne	lr
 8000c88:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c8c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c90:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c94:	4770      	bx	lr
 8000c96:	bf00      	nop

08000c98 <__aeabi_uldivmod>:
 8000c98:	b953      	cbnz	r3, 8000cb0 <__aeabi_uldivmod+0x18>
 8000c9a:	b94a      	cbnz	r2, 8000cb0 <__aeabi_uldivmod+0x18>
 8000c9c:	2900      	cmp	r1, #0
 8000c9e:	bf08      	it	eq
 8000ca0:	2800      	cmpeq	r0, #0
 8000ca2:	bf1c      	itt	ne
 8000ca4:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 8000ca8:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 8000cac:	f000 b9a6 	b.w	8000ffc <__aeabi_idiv0>
 8000cb0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000cb4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000cb8:	f000 f83c 	bl	8000d34 <__udivmoddi4>
 8000cbc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cc0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cc4:	b004      	add	sp, #16
 8000cc6:	4770      	bx	lr

08000cc8 <__aeabi_d2lz>:
 8000cc8:	b538      	push	{r3, r4, r5, lr}
 8000cca:	2200      	movs	r2, #0
 8000ccc:	2300      	movs	r3, #0
 8000cce:	4604      	mov	r4, r0
 8000cd0:	460d      	mov	r5, r1
 8000cd2:	f7ff ff0b 	bl	8000aec <__aeabi_dcmplt>
 8000cd6:	b928      	cbnz	r0, 8000ce4 <__aeabi_d2lz+0x1c>
 8000cd8:	4620      	mov	r0, r4
 8000cda:	4629      	mov	r1, r5
 8000cdc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000ce0:	f000 b80a 	b.w	8000cf8 <__aeabi_d2ulz>
 8000ce4:	4620      	mov	r0, r4
 8000ce6:	f105 4100 	add.w	r1, r5, #2147483648	; 0x80000000
 8000cea:	f000 f805 	bl	8000cf8 <__aeabi_d2ulz>
 8000cee:	4240      	negs	r0, r0
 8000cf0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000cf4:	bd38      	pop	{r3, r4, r5, pc}
 8000cf6:	bf00      	nop

08000cf8 <__aeabi_d2ulz>:
 8000cf8:	b5d0      	push	{r4, r6, r7, lr}
 8000cfa:	4b0c      	ldr	r3, [pc, #48]	; (8000d2c <__aeabi_d2ulz+0x34>)
 8000cfc:	2200      	movs	r2, #0
 8000cfe:	4606      	mov	r6, r0
 8000d00:	460f      	mov	r7, r1
 8000d02:	f7ff fc81 	bl	8000608 <__aeabi_dmul>
 8000d06:	f7ff ff57 	bl	8000bb8 <__aeabi_d2uiz>
 8000d0a:	4604      	mov	r4, r0
 8000d0c:	f7ff fc02 	bl	8000514 <__aeabi_ui2d>
 8000d10:	4b07      	ldr	r3, [pc, #28]	; (8000d30 <__aeabi_d2ulz+0x38>)
 8000d12:	2200      	movs	r2, #0
 8000d14:	f7ff fc78 	bl	8000608 <__aeabi_dmul>
 8000d18:	4602      	mov	r2, r0
 8000d1a:	460b      	mov	r3, r1
 8000d1c:	4630      	mov	r0, r6
 8000d1e:	4639      	mov	r1, r7
 8000d20:	f7ff faba 	bl	8000298 <__aeabi_dsub>
 8000d24:	f7ff ff48 	bl	8000bb8 <__aeabi_d2uiz>
 8000d28:	4621      	mov	r1, r4
 8000d2a:	bdd0      	pop	{r4, r6, r7, pc}
 8000d2c:	3df00000 	.word	0x3df00000
 8000d30:	41f00000 	.word	0x41f00000

08000d34 <__udivmoddi4>:
 8000d34:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d38:	9e08      	ldr	r6, [sp, #32]
 8000d3a:	460d      	mov	r5, r1
 8000d3c:	4604      	mov	r4, r0
 8000d3e:	460f      	mov	r7, r1
 8000d40:	2b00      	cmp	r3, #0
 8000d42:	d14a      	bne.n	8000dda <__udivmoddi4+0xa6>
 8000d44:	428a      	cmp	r2, r1
 8000d46:	4694      	mov	ip, r2
 8000d48:	d965      	bls.n	8000e16 <__udivmoddi4+0xe2>
 8000d4a:	fab2 f382 	clz	r3, r2
 8000d4e:	b143      	cbz	r3, 8000d62 <__udivmoddi4+0x2e>
 8000d50:	fa02 fc03 	lsl.w	ip, r2, r3
 8000d54:	f1c3 0220 	rsb	r2, r3, #32
 8000d58:	409f      	lsls	r7, r3
 8000d5a:	fa20 f202 	lsr.w	r2, r0, r2
 8000d5e:	4317      	orrs	r7, r2
 8000d60:	409c      	lsls	r4, r3
 8000d62:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 8000d66:	fa1f f58c 	uxth.w	r5, ip
 8000d6a:	fbb7 f1fe 	udiv	r1, r7, lr
 8000d6e:	0c22      	lsrs	r2, r4, #16
 8000d70:	fb0e 7711 	mls	r7, lr, r1, r7
 8000d74:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 8000d78:	fb01 f005 	mul.w	r0, r1, r5
 8000d7c:	4290      	cmp	r0, r2
 8000d7e:	d90a      	bls.n	8000d96 <__udivmoddi4+0x62>
 8000d80:	eb1c 0202 	adds.w	r2, ip, r2
 8000d84:	f101 37ff 	add.w	r7, r1, #4294967295	; 0xffffffff
 8000d88:	f080 811c 	bcs.w	8000fc4 <__udivmoddi4+0x290>
 8000d8c:	4290      	cmp	r0, r2
 8000d8e:	f240 8119 	bls.w	8000fc4 <__udivmoddi4+0x290>
 8000d92:	3902      	subs	r1, #2
 8000d94:	4462      	add	r2, ip
 8000d96:	1a12      	subs	r2, r2, r0
 8000d98:	b2a4      	uxth	r4, r4
 8000d9a:	fbb2 f0fe 	udiv	r0, r2, lr
 8000d9e:	fb0e 2210 	mls	r2, lr, r0, r2
 8000da2:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000da6:	fb00 f505 	mul.w	r5, r0, r5
 8000daa:	42a5      	cmp	r5, r4
 8000dac:	d90a      	bls.n	8000dc4 <__udivmoddi4+0x90>
 8000dae:	eb1c 0404 	adds.w	r4, ip, r4
 8000db2:	f100 32ff 	add.w	r2, r0, #4294967295	; 0xffffffff
 8000db6:	f080 8107 	bcs.w	8000fc8 <__udivmoddi4+0x294>
 8000dba:	42a5      	cmp	r5, r4
 8000dbc:	f240 8104 	bls.w	8000fc8 <__udivmoddi4+0x294>
 8000dc0:	4464      	add	r4, ip
 8000dc2:	3802      	subs	r0, #2
 8000dc4:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000dc8:	1b64      	subs	r4, r4, r5
 8000dca:	2100      	movs	r1, #0
 8000dcc:	b11e      	cbz	r6, 8000dd6 <__udivmoddi4+0xa2>
 8000dce:	40dc      	lsrs	r4, r3
 8000dd0:	2300      	movs	r3, #0
 8000dd2:	e9c6 4300 	strd	r4, r3, [r6]
 8000dd6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000dda:	428b      	cmp	r3, r1
 8000ddc:	d908      	bls.n	8000df0 <__udivmoddi4+0xbc>
 8000dde:	2e00      	cmp	r6, #0
 8000de0:	f000 80ed 	beq.w	8000fbe <__udivmoddi4+0x28a>
 8000de4:	2100      	movs	r1, #0
 8000de6:	e9c6 0500 	strd	r0, r5, [r6]
 8000dea:	4608      	mov	r0, r1
 8000dec:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000df0:	fab3 f183 	clz	r1, r3
 8000df4:	2900      	cmp	r1, #0
 8000df6:	d149      	bne.n	8000e8c <__udivmoddi4+0x158>
 8000df8:	42ab      	cmp	r3, r5
 8000dfa:	d302      	bcc.n	8000e02 <__udivmoddi4+0xce>
 8000dfc:	4282      	cmp	r2, r0
 8000dfe:	f200 80f8 	bhi.w	8000ff2 <__udivmoddi4+0x2be>
 8000e02:	1a84      	subs	r4, r0, r2
 8000e04:	eb65 0203 	sbc.w	r2, r5, r3
 8000e08:	2001      	movs	r0, #1
 8000e0a:	4617      	mov	r7, r2
 8000e0c:	2e00      	cmp	r6, #0
 8000e0e:	d0e2      	beq.n	8000dd6 <__udivmoddi4+0xa2>
 8000e10:	e9c6 4700 	strd	r4, r7, [r6]
 8000e14:	e7df      	b.n	8000dd6 <__udivmoddi4+0xa2>
 8000e16:	b902      	cbnz	r2, 8000e1a <__udivmoddi4+0xe6>
 8000e18:	deff      	udf	#255	; 0xff
 8000e1a:	fab2 f382 	clz	r3, r2
 8000e1e:	2b00      	cmp	r3, #0
 8000e20:	f040 8090 	bne.w	8000f44 <__udivmoddi4+0x210>
 8000e24:	1a8a      	subs	r2, r1, r2
 8000e26:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000e2a:	fa1f fe8c 	uxth.w	lr, ip
 8000e2e:	2101      	movs	r1, #1
 8000e30:	fbb2 f5f7 	udiv	r5, r2, r7
 8000e34:	fb07 2015 	mls	r0, r7, r5, r2
 8000e38:	0c22      	lsrs	r2, r4, #16
 8000e3a:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 8000e3e:	fb0e f005 	mul.w	r0, lr, r5
 8000e42:	4290      	cmp	r0, r2
 8000e44:	d908      	bls.n	8000e58 <__udivmoddi4+0x124>
 8000e46:	eb1c 0202 	adds.w	r2, ip, r2
 8000e4a:	f105 38ff 	add.w	r8, r5, #4294967295	; 0xffffffff
 8000e4e:	d202      	bcs.n	8000e56 <__udivmoddi4+0x122>
 8000e50:	4290      	cmp	r0, r2
 8000e52:	f200 80cb 	bhi.w	8000fec <__udivmoddi4+0x2b8>
 8000e56:	4645      	mov	r5, r8
 8000e58:	1a12      	subs	r2, r2, r0
 8000e5a:	b2a4      	uxth	r4, r4
 8000e5c:	fbb2 f0f7 	udiv	r0, r2, r7
 8000e60:	fb07 2210 	mls	r2, r7, r0, r2
 8000e64:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000e68:	fb0e fe00 	mul.w	lr, lr, r0
 8000e6c:	45a6      	cmp	lr, r4
 8000e6e:	d908      	bls.n	8000e82 <__udivmoddi4+0x14e>
 8000e70:	eb1c 0404 	adds.w	r4, ip, r4
 8000e74:	f100 32ff 	add.w	r2, r0, #4294967295	; 0xffffffff
 8000e78:	d202      	bcs.n	8000e80 <__udivmoddi4+0x14c>
 8000e7a:	45a6      	cmp	lr, r4
 8000e7c:	f200 80bb 	bhi.w	8000ff6 <__udivmoddi4+0x2c2>
 8000e80:	4610      	mov	r0, r2
 8000e82:	eba4 040e 	sub.w	r4, r4, lr
 8000e86:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 8000e8a:	e79f      	b.n	8000dcc <__udivmoddi4+0x98>
 8000e8c:	f1c1 0720 	rsb	r7, r1, #32
 8000e90:	408b      	lsls	r3, r1
 8000e92:	fa22 fc07 	lsr.w	ip, r2, r7
 8000e96:	ea4c 0c03 	orr.w	ip, ip, r3
 8000e9a:	fa05 f401 	lsl.w	r4, r5, r1
 8000e9e:	fa20 f307 	lsr.w	r3, r0, r7
 8000ea2:	40fd      	lsrs	r5, r7
 8000ea4:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000ea8:	4323      	orrs	r3, r4
 8000eaa:	fbb5 f8f9 	udiv	r8, r5, r9
 8000eae:	fa1f fe8c 	uxth.w	lr, ip
 8000eb2:	fb09 5518 	mls	r5, r9, r8, r5
 8000eb6:	0c1c      	lsrs	r4, r3, #16
 8000eb8:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000ebc:	fb08 f50e 	mul.w	r5, r8, lr
 8000ec0:	42a5      	cmp	r5, r4
 8000ec2:	fa02 f201 	lsl.w	r2, r2, r1
 8000ec6:	fa00 f001 	lsl.w	r0, r0, r1
 8000eca:	d90b      	bls.n	8000ee4 <__udivmoddi4+0x1b0>
 8000ecc:	eb1c 0404 	adds.w	r4, ip, r4
 8000ed0:	f108 3aff 	add.w	sl, r8, #4294967295	; 0xffffffff
 8000ed4:	f080 8088 	bcs.w	8000fe8 <__udivmoddi4+0x2b4>
 8000ed8:	42a5      	cmp	r5, r4
 8000eda:	f240 8085 	bls.w	8000fe8 <__udivmoddi4+0x2b4>
 8000ede:	f1a8 0802 	sub.w	r8, r8, #2
 8000ee2:	4464      	add	r4, ip
 8000ee4:	1b64      	subs	r4, r4, r5
 8000ee6:	b29d      	uxth	r5, r3
 8000ee8:	fbb4 f3f9 	udiv	r3, r4, r9
 8000eec:	fb09 4413 	mls	r4, r9, r3, r4
 8000ef0:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8000ef4:	fb03 fe0e 	mul.w	lr, r3, lr
 8000ef8:	45a6      	cmp	lr, r4
 8000efa:	d908      	bls.n	8000f0e <__udivmoddi4+0x1da>
 8000efc:	eb1c 0404 	adds.w	r4, ip, r4
 8000f00:	f103 35ff 	add.w	r5, r3, #4294967295	; 0xffffffff
 8000f04:	d26c      	bcs.n	8000fe0 <__udivmoddi4+0x2ac>
 8000f06:	45a6      	cmp	lr, r4
 8000f08:	d96a      	bls.n	8000fe0 <__udivmoddi4+0x2ac>
 8000f0a:	3b02      	subs	r3, #2
 8000f0c:	4464      	add	r4, ip
 8000f0e:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000f12:	fba3 9502 	umull	r9, r5, r3, r2
 8000f16:	eba4 040e 	sub.w	r4, r4, lr
 8000f1a:	42ac      	cmp	r4, r5
 8000f1c:	46c8      	mov	r8, r9
 8000f1e:	46ae      	mov	lr, r5
 8000f20:	d356      	bcc.n	8000fd0 <__udivmoddi4+0x29c>
 8000f22:	d053      	beq.n	8000fcc <__udivmoddi4+0x298>
 8000f24:	b156      	cbz	r6, 8000f3c <__udivmoddi4+0x208>
 8000f26:	ebb0 0208 	subs.w	r2, r0, r8
 8000f2a:	eb64 040e 	sbc.w	r4, r4, lr
 8000f2e:	fa04 f707 	lsl.w	r7, r4, r7
 8000f32:	40ca      	lsrs	r2, r1
 8000f34:	40cc      	lsrs	r4, r1
 8000f36:	4317      	orrs	r7, r2
 8000f38:	e9c6 7400 	strd	r7, r4, [r6]
 8000f3c:	4618      	mov	r0, r3
 8000f3e:	2100      	movs	r1, #0
 8000f40:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000f44:	f1c3 0120 	rsb	r1, r3, #32
 8000f48:	fa02 fc03 	lsl.w	ip, r2, r3
 8000f4c:	fa20 f201 	lsr.w	r2, r0, r1
 8000f50:	fa25 f101 	lsr.w	r1, r5, r1
 8000f54:	409d      	lsls	r5, r3
 8000f56:	432a      	orrs	r2, r5
 8000f58:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000f5c:	fa1f fe8c 	uxth.w	lr, ip
 8000f60:	fbb1 f0f7 	udiv	r0, r1, r7
 8000f64:	fb07 1510 	mls	r5, r7, r0, r1
 8000f68:	0c11      	lsrs	r1, r2, #16
 8000f6a:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 8000f6e:	fb00 f50e 	mul.w	r5, r0, lr
 8000f72:	428d      	cmp	r5, r1
 8000f74:	fa04 f403 	lsl.w	r4, r4, r3
 8000f78:	d908      	bls.n	8000f8c <__udivmoddi4+0x258>
 8000f7a:	eb1c 0101 	adds.w	r1, ip, r1
 8000f7e:	f100 38ff 	add.w	r8, r0, #4294967295	; 0xffffffff
 8000f82:	d22f      	bcs.n	8000fe4 <__udivmoddi4+0x2b0>
 8000f84:	428d      	cmp	r5, r1
 8000f86:	d92d      	bls.n	8000fe4 <__udivmoddi4+0x2b0>
 8000f88:	3802      	subs	r0, #2
 8000f8a:	4461      	add	r1, ip
 8000f8c:	1b49      	subs	r1, r1, r5
 8000f8e:	b292      	uxth	r2, r2
 8000f90:	fbb1 f5f7 	udiv	r5, r1, r7
 8000f94:	fb07 1115 	mls	r1, r7, r5, r1
 8000f98:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000f9c:	fb05 f10e 	mul.w	r1, r5, lr
 8000fa0:	4291      	cmp	r1, r2
 8000fa2:	d908      	bls.n	8000fb6 <__udivmoddi4+0x282>
 8000fa4:	eb1c 0202 	adds.w	r2, ip, r2
 8000fa8:	f105 38ff 	add.w	r8, r5, #4294967295	; 0xffffffff
 8000fac:	d216      	bcs.n	8000fdc <__udivmoddi4+0x2a8>
 8000fae:	4291      	cmp	r1, r2
 8000fb0:	d914      	bls.n	8000fdc <__udivmoddi4+0x2a8>
 8000fb2:	3d02      	subs	r5, #2
 8000fb4:	4462      	add	r2, ip
 8000fb6:	1a52      	subs	r2, r2, r1
 8000fb8:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8000fbc:	e738      	b.n	8000e30 <__udivmoddi4+0xfc>
 8000fbe:	4631      	mov	r1, r6
 8000fc0:	4630      	mov	r0, r6
 8000fc2:	e708      	b.n	8000dd6 <__udivmoddi4+0xa2>
 8000fc4:	4639      	mov	r1, r7
 8000fc6:	e6e6      	b.n	8000d96 <__udivmoddi4+0x62>
 8000fc8:	4610      	mov	r0, r2
 8000fca:	e6fb      	b.n	8000dc4 <__udivmoddi4+0x90>
 8000fcc:	4548      	cmp	r0, r9
 8000fce:	d2a9      	bcs.n	8000f24 <__udivmoddi4+0x1f0>
 8000fd0:	ebb9 0802 	subs.w	r8, r9, r2
 8000fd4:	eb65 0e0c 	sbc.w	lr, r5, ip
 8000fd8:	3b01      	subs	r3, #1
 8000fda:	e7a3      	b.n	8000f24 <__udivmoddi4+0x1f0>
 8000fdc:	4645      	mov	r5, r8
 8000fde:	e7ea      	b.n	8000fb6 <__udivmoddi4+0x282>
 8000fe0:	462b      	mov	r3, r5
 8000fe2:	e794      	b.n	8000f0e <__udivmoddi4+0x1da>
 8000fe4:	4640      	mov	r0, r8
 8000fe6:	e7d1      	b.n	8000f8c <__udivmoddi4+0x258>
 8000fe8:	46d0      	mov	r8, sl
 8000fea:	e77b      	b.n	8000ee4 <__udivmoddi4+0x1b0>
 8000fec:	3d02      	subs	r5, #2
 8000fee:	4462      	add	r2, ip
 8000ff0:	e732      	b.n	8000e58 <__udivmoddi4+0x124>
 8000ff2:	4608      	mov	r0, r1
 8000ff4:	e70a      	b.n	8000e0c <__udivmoddi4+0xd8>
 8000ff6:	4464      	add	r4, ip
 8000ff8:	3802      	subs	r0, #2
 8000ffa:	e742      	b.n	8000e82 <__udivmoddi4+0x14e>

08000ffc <__aeabi_idiv0>:
 8000ffc:	4770      	bx	lr
 8000ffe:	bf00      	nop

08001000 <BNO08X_GetData>:
#include "BNO08X.h"

static uint8_t RX_Data[19];
static UART_HandleTypeDef huart;

void BNO08X_GetData(BNO08X_Typedef *sensorData){
 8001000:	b580      	push	{r7, lr}
 8001002:	b084      	sub	sp, #16
 8001004:	af00      	add	r7, sp, #0
 8001006:	6078      	str	r0, [r7, #4]
    sensorData->header = RX_Data[0];
 8001008:	4b34      	ldr	r3, [pc, #208]	; (80010dc <BNO08X_GetData+0xdc>)
 800100a:	781a      	ldrb	r2, [r3, #0]
 800100c:	687b      	ldr	r3, [r7, #4]
 800100e:	701a      	strb	r2, [r3, #0]
    sensorData->index = RX_Data[2];
 8001010:	4b32      	ldr	r3, [pc, #200]	; (80010dc <BNO08X_GetData+0xdc>)
 8001012:	789a      	ldrb	r2, [r3, #2]
 8001014:	687b      	ldr	r3, [r7, #4]
 8001016:	705a      	strb	r2, [r3, #1]
    sensorData->yaw = (int16_t)((RX_Data[4] << 8) | RX_Data[3]);
 8001018:	4b30      	ldr	r3, [pc, #192]	; (80010dc <BNO08X_GetData+0xdc>)
 800101a:	791b      	ldrb	r3, [r3, #4]
 800101c:	021b      	lsls	r3, r3, #8
 800101e:	b21a      	sxth	r2, r3
 8001020:	4b2e      	ldr	r3, [pc, #184]	; (80010dc <BNO08X_GetData+0xdc>)
 8001022:	78db      	ldrb	r3, [r3, #3]
 8001024:	b21b      	sxth	r3, r3
 8001026:	4313      	orrs	r3, r2
 8001028:	b21a      	sxth	r2, r3
 800102a:	687b      	ldr	r3, [r7, #4]
 800102c:	805a      	strh	r2, [r3, #2]
    sensorData->pitch = (int16_t)((RX_Data[6] << 8) | RX_Data[5]);
 800102e:	4b2b      	ldr	r3, [pc, #172]	; (80010dc <BNO08X_GetData+0xdc>)
 8001030:	799b      	ldrb	r3, [r3, #6]
 8001032:	021b      	lsls	r3, r3, #8
 8001034:	b21a      	sxth	r2, r3
 8001036:	4b29      	ldr	r3, [pc, #164]	; (80010dc <BNO08X_GetData+0xdc>)
 8001038:	795b      	ldrb	r3, [r3, #5]
 800103a:	b21b      	sxth	r3, r3
 800103c:	4313      	orrs	r3, r2
 800103e:	b21a      	sxth	r2, r3
 8001040:	687b      	ldr	r3, [r7, #4]
 8001042:	809a      	strh	r2, [r3, #4]
    sensorData->roll = (int16_t)((RX_Data[8] << 8) | RX_Data[7]);
 8001044:	4b25      	ldr	r3, [pc, #148]	; (80010dc <BNO08X_GetData+0xdc>)
 8001046:	7a1b      	ldrb	r3, [r3, #8]
 8001048:	021b      	lsls	r3, r3, #8
 800104a:	b21a      	sxth	r2, r3
 800104c:	4b23      	ldr	r3, [pc, #140]	; (80010dc <BNO08X_GetData+0xdc>)
 800104e:	79db      	ldrb	r3, [r3, #7]
 8001050:	b21b      	sxth	r3, r3
 8001052:	4313      	orrs	r3, r2
 8001054:	b21a      	sxth	r2, r3
 8001056:	687b      	ldr	r3, [r7, #4]
 8001058:	80da      	strh	r2, [r3, #6]
    sensorData->x_acceleration = (int16_t)((RX_Data[10] << 8) | RX_Data[9]);
 800105a:	4b20      	ldr	r3, [pc, #128]	; (80010dc <BNO08X_GetData+0xdc>)
 800105c:	7a9b      	ldrb	r3, [r3, #10]
 800105e:	021b      	lsls	r3, r3, #8
 8001060:	b21a      	sxth	r2, r3
 8001062:	4b1e      	ldr	r3, [pc, #120]	; (80010dc <BNO08X_GetData+0xdc>)
 8001064:	7a5b      	ldrb	r3, [r3, #9]
 8001066:	b21b      	sxth	r3, r3
 8001068:	4313      	orrs	r3, r2
 800106a:	b21a      	sxth	r2, r3
 800106c:	687b      	ldr	r3, [r7, #4]
 800106e:	811a      	strh	r2, [r3, #8]
    sensorData->y_acceleration = (int16_t)((RX_Data[12] << 8) | RX_Data[11]);
 8001070:	4b1a      	ldr	r3, [pc, #104]	; (80010dc <BNO08X_GetData+0xdc>)
 8001072:	7b1b      	ldrb	r3, [r3, #12]
 8001074:	021b      	lsls	r3, r3, #8
 8001076:	b21a      	sxth	r2, r3
 8001078:	4b18      	ldr	r3, [pc, #96]	; (80010dc <BNO08X_GetData+0xdc>)
 800107a:	7adb      	ldrb	r3, [r3, #11]
 800107c:	b21b      	sxth	r3, r3
 800107e:	4313      	orrs	r3, r2
 8001080:	b21a      	sxth	r2, r3
 8001082:	687b      	ldr	r3, [r7, #4]
 8001084:	815a      	strh	r2, [r3, #10]
    sensorData->z_acceleration = (int16_t)((RX_Data[14] << 8) | RX_Data[13]);
 8001086:	4b15      	ldr	r3, [pc, #84]	; (80010dc <BNO08X_GetData+0xdc>)
 8001088:	7b9b      	ldrb	r3, [r3, #14]
 800108a:	021b      	lsls	r3, r3, #8
 800108c:	b21a      	sxth	r2, r3
 800108e:	4b13      	ldr	r3, [pc, #76]	; (80010dc <BNO08X_GetData+0xdc>)
 8001090:	7b5b      	ldrb	r3, [r3, #13]
 8001092:	b21b      	sxth	r3, r3
 8001094:	4313      	orrs	r3, r2
 8001096:	b21a      	sxth	r2, r3
 8001098:	687b      	ldr	r3, [r7, #4]
 800109a:	819a      	strh	r2, [r3, #12]

    // MI, MR, Reserved bytes
    for (int i = 0; i < 3; i++) {
 800109c:	2300      	movs	r3, #0
 800109e:	60fb      	str	r3, [r7, #12]
 80010a0:	e00c      	b.n	80010bc <BNO08X_GetData+0xbc>
        sensorData->mi_mr_reserved[i] = RX_Data[15 + i];
 80010a2:	68fb      	ldr	r3, [r7, #12]
 80010a4:	330f      	adds	r3, #15
 80010a6:	4a0d      	ldr	r2, [pc, #52]	; (80010dc <BNO08X_GetData+0xdc>)
 80010a8:	5cd1      	ldrb	r1, [r2, r3]
 80010aa:	687a      	ldr	r2, [r7, #4]
 80010ac:	68fb      	ldr	r3, [r7, #12]
 80010ae:	4413      	add	r3, r2
 80010b0:	330e      	adds	r3, #14
 80010b2:	460a      	mov	r2, r1
 80010b4:	701a      	strb	r2, [r3, #0]
    for (int i = 0; i < 3; i++) {
 80010b6:	68fb      	ldr	r3, [r7, #12]
 80010b8:	3301      	adds	r3, #1
 80010ba:	60fb      	str	r3, [r7, #12]
 80010bc:	68fb      	ldr	r3, [r7, #12]
 80010be:	2b02      	cmp	r3, #2
 80010c0:	ddef      	ble.n	80010a2 <BNO08X_GetData+0xa2>
    }

    sensorData->checksum = RX_Data[18];
 80010c2:	4b06      	ldr	r3, [pc, #24]	; (80010dc <BNO08X_GetData+0xdc>)
 80010c4:	7c9a      	ldrb	r2, [r3, #18]
 80010c6:	687b      	ldr	r3, [r7, #4]
 80010c8:	745a      	strb	r2, [r3, #17]
    HAL_UART_Receive_DMA(&huart, RX_Data, sizeof(RX_Data));
 80010ca:	2213      	movs	r2, #19
 80010cc:	4903      	ldr	r1, [pc, #12]	; (80010dc <BNO08X_GetData+0xdc>)
 80010ce:	4804      	ldr	r0, [pc, #16]	; (80010e0 <BNO08X_GetData+0xe0>)
 80010d0:	f005 fdf1 	bl	8006cb6 <HAL_UART_Receive_DMA>
}
 80010d4:	bf00      	nop
 80010d6:	3710      	adds	r7, #16
 80010d8:	46bd      	mov	sp, r7
 80010da:	bd80      	pop	{r7, pc}
 80010dc:	20000208 	.word	0x20000208
 80010e0:	2000021c 	.word	0x2000021c

080010e4 <BNO08X_Init>:

void BNO08X_Init(UART_HandleTypeDef *huart_instance){
 80010e4:	b580      	push	{r7, lr}
 80010e6:	b082      	sub	sp, #8
 80010e8:	af00      	add	r7, sp, #0
 80010ea:	6078      	str	r0, [r7, #4]
	huart = *huart_instance;
 80010ec:	4a08      	ldr	r2, [pc, #32]	; (8001110 <BNO08X_Init+0x2c>)
 80010ee:	687b      	ldr	r3, [r7, #4]
 80010f0:	4610      	mov	r0, r2
 80010f2:	4619      	mov	r1, r3
 80010f4:	2348      	movs	r3, #72	; 0x48
 80010f6:	461a      	mov	r2, r3
 80010f8:	f007 fb63 	bl	80087c2 <memcpy>
	HAL_UART_Receive_DMA(&huart, RX_Data, sizeof(RX_Data));
 80010fc:	2213      	movs	r2, #19
 80010fe:	4905      	ldr	r1, [pc, #20]	; (8001114 <BNO08X_Init+0x30>)
 8001100:	4803      	ldr	r0, [pc, #12]	; (8001110 <BNO08X_Init+0x2c>)
 8001102:	f005 fdd8 	bl	8006cb6 <HAL_UART_Receive_DMA>
}
 8001106:	bf00      	nop
 8001108:	3708      	adds	r7, #8
 800110a:	46bd      	mov	sp, r7
 800110c:	bd80      	pop	{r7, pc}
 800110e:	bf00      	nop
 8001110:	2000021c 	.word	0x2000021c
 8001114:	20000208 	.word	0x20000208

08001118 <DWT_Delay_Init>:
uint16_t SUM; uint8_t Presence = 0;

#include "DHT22.h"

uint32_t DWT_Delay_Init(void)
{
 8001118:	b480      	push	{r7}
 800111a:	af00      	add	r7, sp, #0
  /* Disable TRC */
  CoreDebug->DEMCR &= ~CoreDebug_DEMCR_TRCENA_Msk; // ~0x01000000;
 800111c:	4b14      	ldr	r3, [pc, #80]	; (8001170 <DWT_Delay_Init+0x58>)
 800111e:	68db      	ldr	r3, [r3, #12]
 8001120:	4a13      	ldr	r2, [pc, #76]	; (8001170 <DWT_Delay_Init+0x58>)
 8001122:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8001126:	60d3      	str	r3, [r2, #12]
  /* Enable TRC */
  CoreDebug->DEMCR |=  CoreDebug_DEMCR_TRCENA_Msk; // 0x01000000;
 8001128:	4b11      	ldr	r3, [pc, #68]	; (8001170 <DWT_Delay_Init+0x58>)
 800112a:	68db      	ldr	r3, [r3, #12]
 800112c:	4a10      	ldr	r2, [pc, #64]	; (8001170 <DWT_Delay_Init+0x58>)
 800112e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8001132:	60d3      	str	r3, [r2, #12]

  /* Disable clock cycle counter */
  DWT->CTRL &= ~DWT_CTRL_CYCCNTENA_Msk; //~0x00000001;
 8001134:	4b0f      	ldr	r3, [pc, #60]	; (8001174 <DWT_Delay_Init+0x5c>)
 8001136:	681b      	ldr	r3, [r3, #0]
 8001138:	4a0e      	ldr	r2, [pc, #56]	; (8001174 <DWT_Delay_Init+0x5c>)
 800113a:	f023 0301 	bic.w	r3, r3, #1
 800113e:	6013      	str	r3, [r2, #0]
  /* Enable  clock cycle counter */
  DWT->CTRL |=  DWT_CTRL_CYCCNTENA_Msk; //0x00000001;
 8001140:	4b0c      	ldr	r3, [pc, #48]	; (8001174 <DWT_Delay_Init+0x5c>)
 8001142:	681b      	ldr	r3, [r3, #0]
 8001144:	4a0b      	ldr	r2, [pc, #44]	; (8001174 <DWT_Delay_Init+0x5c>)
 8001146:	f043 0301 	orr.w	r3, r3, #1
 800114a:	6013      	str	r3, [r2, #0]

  /* Reset the clock cycle counter value */
  DWT->CYCCNT = 0;
 800114c:	4b09      	ldr	r3, [pc, #36]	; (8001174 <DWT_Delay_Init+0x5c>)
 800114e:	2200      	movs	r2, #0
 8001150:	605a      	str	r2, [r3, #4]

     /* 3 NO OPERATION instructions */
     __ASM volatile ("NOP");
 8001152:	bf00      	nop
     __ASM volatile ("NOP");
 8001154:	bf00      	nop
  __ASM volatile ("NOP");
 8001156:	bf00      	nop

  /* Check if clock cycle counter has started */
     if(DWT->CYCCNT)
 8001158:	4b06      	ldr	r3, [pc, #24]	; (8001174 <DWT_Delay_Init+0x5c>)
 800115a:	685b      	ldr	r3, [r3, #4]
 800115c:	2b00      	cmp	r3, #0
 800115e:	d001      	beq.n	8001164 <DWT_Delay_Init+0x4c>
     {
       return 0; /*clock cycle counter started*/
 8001160:	2300      	movs	r3, #0
 8001162:	e000      	b.n	8001166 <DWT_Delay_Init+0x4e>
     }
     else
  {
    return 1; /*clock cycle counter not started*/
 8001164:	2301      	movs	r3, #1
  }
}
 8001166:	4618      	mov	r0, r3
 8001168:	46bd      	mov	sp, r7
 800116a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800116e:	4770      	bx	lr
 8001170:	e000edf0 	.word	0xe000edf0
 8001174:	e0001000 	.word	0xe0001000

08001178 <delay>:

__STATIC_INLINE void delay(volatile uint32_t microseconds)
{
 8001178:	b580      	push	{r7, lr}
 800117a:	b084      	sub	sp, #16
 800117c:	af00      	add	r7, sp, #0
 800117e:	6078      	str	r0, [r7, #4]
  uint32_t clk_cycle_start = DWT->CYCCNT;
 8001180:	4b0d      	ldr	r3, [pc, #52]	; (80011b8 <delay+0x40>)
 8001182:	685b      	ldr	r3, [r3, #4]
 8001184:	60fb      	str	r3, [r7, #12]

  /* Go to number of cycles for system */
  microseconds *= (HAL_RCC_GetHCLKFreq() / 1000000);
 8001186:	f005 f981 	bl	800648c <HAL_RCC_GetHCLKFreq>
 800118a:	4603      	mov	r3, r0
 800118c:	4a0b      	ldr	r2, [pc, #44]	; (80011bc <delay+0x44>)
 800118e:	fba2 2303 	umull	r2, r3, r2, r3
 8001192:	0c9b      	lsrs	r3, r3, #18
 8001194:	687a      	ldr	r2, [r7, #4]
 8001196:	fb02 f303 	mul.w	r3, r2, r3
 800119a:	607b      	str	r3, [r7, #4]

  /* Delay till end */
  while ((DWT->CYCCNT - clk_cycle_start) < microseconds);
 800119c:	bf00      	nop
 800119e:	4b06      	ldr	r3, [pc, #24]	; (80011b8 <delay+0x40>)
 80011a0:	685a      	ldr	r2, [r3, #4]
 80011a2:	68fb      	ldr	r3, [r7, #12]
 80011a4:	1ad2      	subs	r2, r2, r3
 80011a6:	687b      	ldr	r3, [r7, #4]
 80011a8:	429a      	cmp	r2, r3
 80011aa:	d3f8      	bcc.n	800119e <delay+0x26>
}
 80011ac:	bf00      	nop
 80011ae:	bf00      	nop
 80011b0:	3710      	adds	r7, #16
 80011b2:	46bd      	mov	sp, r7
 80011b4:	bd80      	pop	{r7, pc}
 80011b6:	bf00      	nop
 80011b8:	e0001000 	.word	0xe0001000
 80011bc:	431bde83 	.word	0x431bde83

080011c0 <Set_Pin_Output>:

void Set_Pin_Output (GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 80011c0:	b580      	push	{r7, lr}
 80011c2:	b088      	sub	sp, #32
 80011c4:	af00      	add	r7, sp, #0
 80011c6:	6078      	str	r0, [r7, #4]
 80011c8:	460b      	mov	r3, r1
 80011ca:	807b      	strh	r3, [r7, #2]
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 80011cc:	f107 030c 	add.w	r3, r7, #12
 80011d0:	2200      	movs	r2, #0
 80011d2:	601a      	str	r2, [r3, #0]
 80011d4:	605a      	str	r2, [r3, #4]
 80011d6:	609a      	str	r2, [r3, #8]
 80011d8:	60da      	str	r2, [r3, #12]
 80011da:	611a      	str	r2, [r3, #16]
	GPIO_InitStruct.Pin = GPIO_Pin;
 80011dc:	887b      	ldrh	r3, [r7, #2]
 80011de:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80011e0:	2301      	movs	r3, #1
 80011e2:	613b      	str	r3, [r7, #16]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80011e4:	2300      	movs	r3, #0
 80011e6:	61bb      	str	r3, [r7, #24]
	HAL_GPIO_Init(GPIOx, &GPIO_InitStruct);
 80011e8:	f107 030c 	add.w	r3, r7, #12
 80011ec:	4619      	mov	r1, r3
 80011ee:	6878      	ldr	r0, [r7, #4]
 80011f0:	f004 fb72 	bl	80058d8 <HAL_GPIO_Init>
}
 80011f4:	bf00      	nop
 80011f6:	3720      	adds	r7, #32
 80011f8:	46bd      	mov	sp, r7
 80011fa:	bd80      	pop	{r7, pc}

080011fc <Set_Pin_Input>:

void Set_Pin_Input (GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 80011fc:	b580      	push	{r7, lr}
 80011fe:	b088      	sub	sp, #32
 8001200:	af00      	add	r7, sp, #0
 8001202:	6078      	str	r0, [r7, #4]
 8001204:	460b      	mov	r3, r1
 8001206:	807b      	strh	r3, [r7, #2]
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001208:	f107 030c 	add.w	r3, r7, #12
 800120c:	2200      	movs	r2, #0
 800120e:	601a      	str	r2, [r3, #0]
 8001210:	605a      	str	r2, [r3, #4]
 8001212:	609a      	str	r2, [r3, #8]
 8001214:	60da      	str	r2, [r3, #12]
 8001216:	611a      	str	r2, [r3, #16]
	GPIO_InitStruct.Pin = GPIO_Pin;
 8001218:	887b      	ldrh	r3, [r7, #2]
 800121a:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800121c:	2300      	movs	r3, #0
 800121e:	613b      	str	r3, [r7, #16]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001220:	2300      	movs	r3, #0
 8001222:	617b      	str	r3, [r7, #20]
	HAL_GPIO_Init(GPIOx, &GPIO_InitStruct);
 8001224:	f107 030c 	add.w	r3, r7, #12
 8001228:	4619      	mov	r1, r3
 800122a:	6878      	ldr	r0, [r7, #4]
 800122c:	f004 fb54 	bl	80058d8 <HAL_GPIO_Init>
}
 8001230:	bf00      	nop
 8001232:	3720      	adds	r7, #32
 8001234:	46bd      	mov	sp, r7
 8001236:	bd80      	pop	{r7, pc}

08001238 <DHT_Start>:


void DHT_Start (void)
{
 8001238:	b580      	push	{r7, lr}
 800123a:	af00      	add	r7, sp, #0
	DWT_Delay_Init();
 800123c:	f7ff ff6c 	bl	8001118 <DWT_Delay_Init>
	Set_Pin_Output (DHT_PORT, DHT_PIN);  // set the pin as output
 8001240:	2101      	movs	r1, #1
 8001242:	480d      	ldr	r0, [pc, #52]	; (8001278 <DHT_Start+0x40>)
 8001244:	f7ff ffbc 	bl	80011c0 <Set_Pin_Output>
	HAL_GPIO_WritePin (DHT_PORT, DHT_PIN, 0);   // pull the pin low
 8001248:	2200      	movs	r2, #0
 800124a:	2101      	movs	r1, #1
 800124c:	480a      	ldr	r0, [pc, #40]	; (8001278 <DHT_Start+0x40>)
 800124e:	f004 fcdf 	bl	8005c10 <HAL_GPIO_WritePin>

#if defined(TYPE_DHT22)
	delay (1200);  // >1ms delay
 8001252:	f44f 6096 	mov.w	r0, #1200	; 0x4b0
 8001256:	f7ff ff8f 	bl	8001178 <delay>
#endif

    HAL_GPIO_WritePin (DHT_PORT, DHT_PIN, 1);   // pull the pin high
 800125a:	2201      	movs	r2, #1
 800125c:	2101      	movs	r1, #1
 800125e:	4806      	ldr	r0, [pc, #24]	; (8001278 <DHT_Start+0x40>)
 8001260:	f004 fcd6 	bl	8005c10 <HAL_GPIO_WritePin>
    delay (20);   // wait for 30us
 8001264:	2014      	movs	r0, #20
 8001266:	f7ff ff87 	bl	8001178 <delay>
	Set_Pin_Input(DHT_PORT, DHT_PIN);    // set as input
 800126a:	2101      	movs	r1, #1
 800126c:	4802      	ldr	r0, [pc, #8]	; (8001278 <DHT_Start+0x40>)
 800126e:	f7ff ffc5 	bl	80011fc <Set_Pin_Input>
}
 8001272:	bf00      	nop
 8001274:	bd80      	pop	{r7, pc}
 8001276:	bf00      	nop
 8001278:	40020000 	.word	0x40020000

0800127c <DHT_Check_Response>:

uint8_t DHT_Check_Response (void)
{
 800127c:	b580      	push	{r7, lr}
 800127e:	b082      	sub	sp, #8
 8001280:	af00      	add	r7, sp, #0
	uint8_t Response = 0;
 8001282:	2300      	movs	r3, #0
 8001284:	71fb      	strb	r3, [r7, #7]
	delay (40);
 8001286:	2028      	movs	r0, #40	; 0x28
 8001288:	f7ff ff76 	bl	8001178 <delay>
	if (!(HAL_GPIO_ReadPin (DHT_PORT, DHT_PIN)))
 800128c:	2101      	movs	r1, #1
 800128e:	4811      	ldr	r0, [pc, #68]	; (80012d4 <DHT_Check_Response+0x58>)
 8001290:	f004 fca6 	bl	8005be0 <HAL_GPIO_ReadPin>
 8001294:	4603      	mov	r3, r0
 8001296:	2b00      	cmp	r3, #0
 8001298:	d10e      	bne.n	80012b8 <DHT_Check_Response+0x3c>
	{
		delay (80);
 800129a:	2050      	movs	r0, #80	; 0x50
 800129c:	f7ff ff6c 	bl	8001178 <delay>
		if ((HAL_GPIO_ReadPin (DHT_PORT, DHT_PIN))) Response = 1;
 80012a0:	2101      	movs	r1, #1
 80012a2:	480c      	ldr	r0, [pc, #48]	; (80012d4 <DHT_Check_Response+0x58>)
 80012a4:	f004 fc9c 	bl	8005be0 <HAL_GPIO_ReadPin>
 80012a8:	4603      	mov	r3, r0
 80012aa:	2b00      	cmp	r3, #0
 80012ac:	d002      	beq.n	80012b4 <DHT_Check_Response+0x38>
 80012ae:	2301      	movs	r3, #1
 80012b0:	71fb      	strb	r3, [r7, #7]
 80012b2:	e001      	b.n	80012b8 <DHT_Check_Response+0x3c>
		else Response = -1;
 80012b4:	23ff      	movs	r3, #255	; 0xff
 80012b6:	71fb      	strb	r3, [r7, #7]
	}
	while ((HAL_GPIO_ReadPin (DHT_PORT, DHT_PIN)));   // wait for the pin to go low
 80012b8:	bf00      	nop
 80012ba:	2101      	movs	r1, #1
 80012bc:	4805      	ldr	r0, [pc, #20]	; (80012d4 <DHT_Check_Response+0x58>)
 80012be:	f004 fc8f 	bl	8005be0 <HAL_GPIO_ReadPin>
 80012c2:	4603      	mov	r3, r0
 80012c4:	2b00      	cmp	r3, #0
 80012c6:	d1f8      	bne.n	80012ba <DHT_Check_Response+0x3e>

	return Response;
 80012c8:	79fb      	ldrb	r3, [r7, #7]
}
 80012ca:	4618      	mov	r0, r3
 80012cc:	3708      	adds	r7, #8
 80012ce:	46bd      	mov	sp, r7
 80012d0:	bd80      	pop	{r7, pc}
 80012d2:	bf00      	nop
 80012d4:	40020000 	.word	0x40020000

080012d8 <DHT_Read>:

uint8_t DHT_Read (void)
{
 80012d8:	b580      	push	{r7, lr}
 80012da:	b082      	sub	sp, #8
 80012dc:	af00      	add	r7, sp, #0
	uint8_t i,j;
	for (j=0;j<8;j++)
 80012de:	2300      	movs	r3, #0
 80012e0:	71bb      	strb	r3, [r7, #6]
 80012e2:	e037      	b.n	8001354 <DHT_Read+0x7c>
	{
		while (!(HAL_GPIO_ReadPin (DHT_PORT, DHT_PIN)));   // wait for the pin to go high
 80012e4:	bf00      	nop
 80012e6:	2101      	movs	r1, #1
 80012e8:	481e      	ldr	r0, [pc, #120]	; (8001364 <DHT_Read+0x8c>)
 80012ea:	f004 fc79 	bl	8005be0 <HAL_GPIO_ReadPin>
 80012ee:	4603      	mov	r3, r0
 80012f0:	2b00      	cmp	r3, #0
 80012f2:	d0f8      	beq.n	80012e6 <DHT_Read+0xe>
		delay (40);   // wait for 40 us
 80012f4:	2028      	movs	r0, #40	; 0x28
 80012f6:	f7ff ff3f 	bl	8001178 <delay>
		if (!(HAL_GPIO_ReadPin (DHT_PORT, DHT_PIN)))   // if the pin is low
 80012fa:	2101      	movs	r1, #1
 80012fc:	4819      	ldr	r0, [pc, #100]	; (8001364 <DHT_Read+0x8c>)
 80012fe:	f004 fc6f 	bl	8005be0 <HAL_GPIO_ReadPin>
 8001302:	4603      	mov	r3, r0
 8001304:	2b00      	cmp	r3, #0
 8001306:	d10e      	bne.n	8001326 <DHT_Read+0x4e>
		{
			i&= ~(1<<(7-j));   // write 0
 8001308:	79bb      	ldrb	r3, [r7, #6]
 800130a:	f1c3 0307 	rsb	r3, r3, #7
 800130e:	2201      	movs	r2, #1
 8001310:	fa02 f303 	lsl.w	r3, r2, r3
 8001314:	b25b      	sxtb	r3, r3
 8001316:	43db      	mvns	r3, r3
 8001318:	b25a      	sxtb	r2, r3
 800131a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800131e:	4013      	ands	r3, r2
 8001320:	b25b      	sxtb	r3, r3
 8001322:	71fb      	strb	r3, [r7, #7]
 8001324:	e00b      	b.n	800133e <DHT_Read+0x66>
		}
		else i|= (1<<(7-j));  // if the pin is high, write 1
 8001326:	79bb      	ldrb	r3, [r7, #6]
 8001328:	f1c3 0307 	rsb	r3, r3, #7
 800132c:	2201      	movs	r2, #1
 800132e:	fa02 f303 	lsl.w	r3, r2, r3
 8001332:	b25a      	sxtb	r2, r3
 8001334:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001338:	4313      	orrs	r3, r2
 800133a:	b25b      	sxtb	r3, r3
 800133c:	71fb      	strb	r3, [r7, #7]
		while ((HAL_GPIO_ReadPin (DHT_PORT, DHT_PIN)));  // wait for the pin to go low
 800133e:	bf00      	nop
 8001340:	2101      	movs	r1, #1
 8001342:	4808      	ldr	r0, [pc, #32]	; (8001364 <DHT_Read+0x8c>)
 8001344:	f004 fc4c 	bl	8005be0 <HAL_GPIO_ReadPin>
 8001348:	4603      	mov	r3, r0
 800134a:	2b00      	cmp	r3, #0
 800134c:	d1f8      	bne.n	8001340 <DHT_Read+0x68>
	for (j=0;j<8;j++)
 800134e:	79bb      	ldrb	r3, [r7, #6]
 8001350:	3301      	adds	r3, #1
 8001352:	71bb      	strb	r3, [r7, #6]
 8001354:	79bb      	ldrb	r3, [r7, #6]
 8001356:	2b07      	cmp	r3, #7
 8001358:	d9c4      	bls.n	80012e4 <DHT_Read+0xc>
	}
	return i;
 800135a:	79fb      	ldrb	r3, [r7, #7]
}
 800135c:	4618      	mov	r0, r3
 800135e:	3708      	adds	r7, #8
 8001360:	46bd      	mov	sp, r7
 8001362:	bd80      	pop	{r7, pc}
 8001364:	40020000 	.word	0x40020000

08001368 <DHT_GetData>:



void DHT_GetData (DHT_Typedef *DHT_Data)
{
 8001368:	b580      	push	{r7, lr}
 800136a:	b082      	sub	sp, #8
 800136c:	af00      	add	r7, sp, #0
 800136e:	6078      	str	r0, [r7, #4]
	Presence = DHT_Check_Response ();
 8001370:	f7ff ff84 	bl	800127c <DHT_Check_Response>
 8001374:	4603      	mov	r3, r0
 8001376:	461a      	mov	r2, r3
 8001378:	4b27      	ldr	r3, [pc, #156]	; (8001418 <DHT_GetData+0xb0>)
 800137a:	701a      	strb	r2, [r3, #0]
	Rh_byte1 = DHT_Read ();
 800137c:	f7ff ffac 	bl	80012d8 <DHT_Read>
 8001380:	4603      	mov	r3, r0
 8001382:	461a      	mov	r2, r3
 8001384:	4b25      	ldr	r3, [pc, #148]	; (800141c <DHT_GetData+0xb4>)
 8001386:	701a      	strb	r2, [r3, #0]
	Rh_byte2 = DHT_Read ();
 8001388:	f7ff ffa6 	bl	80012d8 <DHT_Read>
 800138c:	4603      	mov	r3, r0
 800138e:	461a      	mov	r2, r3
 8001390:	4b23      	ldr	r3, [pc, #140]	; (8001420 <DHT_GetData+0xb8>)
 8001392:	701a      	strb	r2, [r3, #0]
	Temp_byte1 = DHT_Read ();
 8001394:	f7ff ffa0 	bl	80012d8 <DHT_Read>
 8001398:	4603      	mov	r3, r0
 800139a:	461a      	mov	r2, r3
 800139c:	4b21      	ldr	r3, [pc, #132]	; (8001424 <DHT_GetData+0xbc>)
 800139e:	701a      	strb	r2, [r3, #0]
	Temp_byte2 = DHT_Read ();
 80013a0:	f7ff ff9a 	bl	80012d8 <DHT_Read>
 80013a4:	4603      	mov	r3, r0
 80013a6:	461a      	mov	r2, r3
 80013a8:	4b1f      	ldr	r3, [pc, #124]	; (8001428 <DHT_GetData+0xc0>)
 80013aa:	701a      	strb	r2, [r3, #0]
	SUM = DHT_Read();
 80013ac:	f7ff ff94 	bl	80012d8 <DHT_Read>
 80013b0:	4603      	mov	r3, r0
 80013b2:	b29a      	uxth	r2, r3
 80013b4:	4b1d      	ldr	r3, [pc, #116]	; (800142c <DHT_GetData+0xc4>)
 80013b6:	801a      	strh	r2, [r3, #0]

	if (SUM == (Rh_byte1+Rh_byte2+Temp_byte1+Temp_byte2))
 80013b8:	4b1c      	ldr	r3, [pc, #112]	; (800142c <DHT_GetData+0xc4>)
 80013ba:	881b      	ldrh	r3, [r3, #0]
 80013bc:	4619      	mov	r1, r3
 80013be:	4b17      	ldr	r3, [pc, #92]	; (800141c <DHT_GetData+0xb4>)
 80013c0:	781b      	ldrb	r3, [r3, #0]
 80013c2:	461a      	mov	r2, r3
 80013c4:	4b16      	ldr	r3, [pc, #88]	; (8001420 <DHT_GetData+0xb8>)
 80013c6:	781b      	ldrb	r3, [r3, #0]
 80013c8:	4413      	add	r3, r2
 80013ca:	4a16      	ldr	r2, [pc, #88]	; (8001424 <DHT_GetData+0xbc>)
 80013cc:	7812      	ldrb	r2, [r2, #0]
 80013ce:	4413      	add	r3, r2
 80013d0:	4a15      	ldr	r2, [pc, #84]	; (8001428 <DHT_GetData+0xc0>)
 80013d2:	7812      	ldrb	r2, [r2, #0]
 80013d4:	4413      	add	r3, r2
 80013d6:	4299      	cmp	r1, r3
 80013d8:	d119      	bne.n	800140e <DHT_GetData+0xa6>
	{
		#if defined(TYPE_DHT22)
			DHT_Data->Temperature = ((Temp_byte1<<8)|Temp_byte2);
 80013da:	4b12      	ldr	r3, [pc, #72]	; (8001424 <DHT_GetData+0xbc>)
 80013dc:	781b      	ldrb	r3, [r3, #0]
 80013de:	021b      	lsls	r3, r3, #8
 80013e0:	4a11      	ldr	r2, [pc, #68]	; (8001428 <DHT_GetData+0xc0>)
 80013e2:	7812      	ldrb	r2, [r2, #0]
 80013e4:	4313      	orrs	r3, r2
 80013e6:	ee07 3a90 	vmov	s15, r3
 80013ea:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80013ee:	687b      	ldr	r3, [r7, #4]
 80013f0:	edc3 7a00 	vstr	s15, [r3]
			DHT_Data->Humidity = ((Rh_byte1<<8)|Rh_byte2);
 80013f4:	4b09      	ldr	r3, [pc, #36]	; (800141c <DHT_GetData+0xb4>)
 80013f6:	781b      	ldrb	r3, [r3, #0]
 80013f8:	021b      	lsls	r3, r3, #8
 80013fa:	4a09      	ldr	r2, [pc, #36]	; (8001420 <DHT_GetData+0xb8>)
 80013fc:	7812      	ldrb	r2, [r2, #0]
 80013fe:	4313      	orrs	r3, r2
 8001400:	ee07 3a90 	vmov	s15, r3
 8001404:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001408:	687b      	ldr	r3, [r7, #4]
 800140a:	edc3 7a01 	vstr	s15, [r3, #4]
		#endif
	}
}
 800140e:	bf00      	nop
 8001410:	3708      	adds	r7, #8
 8001412:	46bd      	mov	sp, r7
 8001414:	bd80      	pop	{r7, pc}
 8001416:	bf00      	nop
 8001418:	2000026a 	.word	0x2000026a
 800141c:	20000264 	.word	0x20000264
 8001420:	20000265 	.word	0x20000265
 8001424:	20000266 	.word	0x20000266
 8001428:	20000267 	.word	0x20000267
 800142c:	20000268 	.word	0x20000268

08001430 <hx711_init>:
 *      Author: greatreyhan
 */

#include "HX711.h"

void hx711_init(hx711_t *hx711, GPIO_TypeDef *clk_gpio, uint16_t clk_pin, GPIO_TypeDef *dat_gpio, uint16_t dat_pin){
 8001430:	b580      	push	{r7, lr}
 8001432:	b08a      	sub	sp, #40	; 0x28
 8001434:	af00      	add	r7, sp, #0
 8001436:	60f8      	str	r0, [r7, #12]
 8001438:	60b9      	str	r1, [r7, #8]
 800143a:	603b      	str	r3, [r7, #0]
 800143c:	4613      	mov	r3, r2
 800143e:	80fb      	strh	r3, [r7, #6]
  hx711->clk_gpio = clk_gpio;
 8001440:	68fb      	ldr	r3, [r7, #12]
 8001442:	68ba      	ldr	r2, [r7, #8]
 8001444:	601a      	str	r2, [r3, #0]
  hx711->clk_pin = clk_pin;
 8001446:	68fb      	ldr	r3, [r7, #12]
 8001448:	88fa      	ldrh	r2, [r7, #6]
 800144a:	811a      	strh	r2, [r3, #8]
  hx711->dat_gpio = dat_gpio;
 800144c:	68fb      	ldr	r3, [r7, #12]
 800144e:	683a      	ldr	r2, [r7, #0]
 8001450:	605a      	str	r2, [r3, #4]
  hx711->dat_pin = dat_pin;
 8001452:	68fb      	ldr	r3, [r7, #12]
 8001454:	8e3a      	ldrh	r2, [r7, #48]	; 0x30
 8001456:	815a      	strh	r2, [r3, #10]

  GPIO_InitTypeDef  gpio = {0};
 8001458:	f107 0314 	add.w	r3, r7, #20
 800145c:	2200      	movs	r2, #0
 800145e:	601a      	str	r2, [r3, #0]
 8001460:	605a      	str	r2, [r3, #4]
 8001462:	609a      	str	r2, [r3, #8]
 8001464:	60da      	str	r2, [r3, #12]
 8001466:	611a      	str	r2, [r3, #16]
  gpio.Mode = GPIO_MODE_OUTPUT_PP;
 8001468:	2301      	movs	r3, #1
 800146a:	61bb      	str	r3, [r7, #24]
  gpio.Pull = GPIO_NOPULL;
 800146c:	2300      	movs	r3, #0
 800146e:	61fb      	str	r3, [r7, #28]
  gpio.Speed = GPIO_SPEED_FREQ_HIGH;
 8001470:	2302      	movs	r3, #2
 8001472:	623b      	str	r3, [r7, #32]
  gpio.Pin = clk_pin;
 8001474:	88fb      	ldrh	r3, [r7, #6]
 8001476:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(clk_gpio, &gpio);
 8001478:	f107 0314 	add.w	r3, r7, #20
 800147c:	4619      	mov	r1, r3
 800147e:	68b8      	ldr	r0, [r7, #8]
 8001480:	f004 fa2a 	bl	80058d8 <HAL_GPIO_Init>
  gpio.Mode = GPIO_MODE_INPUT;
 8001484:	2300      	movs	r3, #0
 8001486:	61bb      	str	r3, [r7, #24]
  gpio.Pull = GPIO_PULLUP;
 8001488:	2301      	movs	r3, #1
 800148a:	61fb      	str	r3, [r7, #28]
  gpio.Speed = GPIO_SPEED_FREQ_HIGH;
 800148c:	2302      	movs	r3, #2
 800148e:	623b      	str	r3, [r7, #32]
  gpio.Pin = dat_pin;
 8001490:	8e3b      	ldrh	r3, [r7, #48]	; 0x30
 8001492:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(dat_gpio, &gpio);
 8001494:	f107 0314 	add.w	r3, r7, #20
 8001498:	4619      	mov	r1, r3
 800149a:	6838      	ldr	r0, [r7, #0]
 800149c:	f004 fa1c 	bl	80058d8 <HAL_GPIO_Init>

}
 80014a0:	bf00      	nop
 80014a2:	3728      	adds	r7, #40	; 0x28
 80014a4:	46bd      	mov	sp, r7
 80014a6:	bd80      	pop	{r7, pc}

080014a8 <set_scale>:

void set_scale(hx711_t *hx711, float Ascale, float Bscale){
 80014a8:	b480      	push	{r7}
 80014aa:	b085      	sub	sp, #20
 80014ac:	af00      	add	r7, sp, #0
 80014ae:	60f8      	str	r0, [r7, #12]
 80014b0:	ed87 0a02 	vstr	s0, [r7, #8]
 80014b4:	edc7 0a01 	vstr	s1, [r7, #4]
	hx711->Ascale = Ascale;
 80014b8:	68fb      	ldr	r3, [r7, #12]
 80014ba:	68ba      	ldr	r2, [r7, #8]
 80014bc:	611a      	str	r2, [r3, #16]
	hx711->Bscale = Bscale;
 80014be:	68fb      	ldr	r3, [r7, #12]
 80014c0:	687a      	ldr	r2, [r7, #4]
 80014c2:	61da      	str	r2, [r3, #28]
}
 80014c4:	bf00      	nop
 80014c6:	3714      	adds	r7, #20
 80014c8:	46bd      	mov	sp, r7
 80014ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014ce:	4770      	bx	lr

080014d0 <set_gain>:

void set_gain(hx711_t *hx711, uint8_t Again, uint8_t Bgain){
 80014d0:	b480      	push	{r7}
 80014d2:	b083      	sub	sp, #12
 80014d4:	af00      	add	r7, sp, #0
 80014d6:	6078      	str	r0, [r7, #4]
 80014d8:	460b      	mov	r3, r1
 80014da:	70fb      	strb	r3, [r7, #3]
 80014dc:	4613      	mov	r3, r2
 80014de:	70bb      	strb	r3, [r7, #2]
	switch (Again) {
 80014e0:	78fb      	ldrb	r3, [r7, #3]
 80014e2:	2b40      	cmp	r3, #64	; 0x40
 80014e4:	d005      	beq.n	80014f2 <set_gain+0x22>
 80014e6:	2b80      	cmp	r3, #128	; 0x80
 80014e8:	d107      	bne.n	80014fa <set_gain+0x2a>
			case 128:
				hx711->Again = 1;
 80014ea:	687b      	ldr	r3, [r7, #4]
 80014ec:	2201      	movs	r2, #1
 80014ee:	751a      	strb	r2, [r3, #20]
				break;
 80014f0:	e003      	b.n	80014fa <set_gain+0x2a>
			case 64:
				hx711->Again = 3;
 80014f2:	687b      	ldr	r3, [r7, #4]
 80014f4:	2203      	movs	r2, #3
 80014f6:	751a      	strb	r2, [r3, #20]
				break;
 80014f8:	bf00      	nop
		}
	hx711->Bgain = 2;
 80014fa:	687b      	ldr	r3, [r7, #4]
 80014fc:	2202      	movs	r2, #2
 80014fe:	f883 2020 	strb.w	r2, [r3, #32]
}
 8001502:	bf00      	nop
 8001504:	370c      	adds	r7, #12
 8001506:	46bd      	mov	sp, r7
 8001508:	f85d 7b04 	ldr.w	r7, [sp], #4
 800150c:	4770      	bx	lr

0800150e <set_offset>:

void set_offset(hx711_t *hx711, long offset, uint8_t channel){
 800150e:	b480      	push	{r7}
 8001510:	b085      	sub	sp, #20
 8001512:	af00      	add	r7, sp, #0
 8001514:	60f8      	str	r0, [r7, #12]
 8001516:	60b9      	str	r1, [r7, #8]
 8001518:	4613      	mov	r3, r2
 800151a:	71fb      	strb	r3, [r7, #7]
	if(channel == CHANNEL_A) hx711->Aoffset = offset;
 800151c:	79fb      	ldrb	r3, [r7, #7]
 800151e:	2b00      	cmp	r3, #0
 8001520:	d103      	bne.n	800152a <set_offset+0x1c>
 8001522:	68fb      	ldr	r3, [r7, #12]
 8001524:	68ba      	ldr	r2, [r7, #8]
 8001526:	60da      	str	r2, [r3, #12]
	else hx711->Boffset = offset;
}
 8001528:	e002      	b.n	8001530 <set_offset+0x22>
	else hx711->Boffset = offset;
 800152a:	68fb      	ldr	r3, [r7, #12]
 800152c:	68ba      	ldr	r2, [r7, #8]
 800152e:	619a      	str	r2, [r3, #24]
}
 8001530:	bf00      	nop
 8001532:	3714      	adds	r7, #20
 8001534:	46bd      	mov	sp, r7
 8001536:	f85d 7b04 	ldr.w	r7, [sp], #4
 800153a:	4770      	bx	lr

0800153c <shiftIn>:

uint8_t shiftIn(hx711_t *hx711, uint8_t bitOrder) {
 800153c:	b580      	push	{r7, lr}
 800153e:	b084      	sub	sp, #16
 8001540:	af00      	add	r7, sp, #0
 8001542:	6078      	str	r0, [r7, #4]
 8001544:	460b      	mov	r3, r1
 8001546:	70fb      	strb	r3, [r7, #3]
    uint8_t value = 0;
 8001548:	2300      	movs	r3, #0
 800154a:	73fb      	strb	r3, [r7, #15]
    uint8_t i;

    for(i = 0; i < 8; ++i) {
 800154c:	2300      	movs	r3, #0
 800154e:	73bb      	strb	r3, [r7, #14]
 8001550:	e03e      	b.n	80015d0 <shiftIn+0x94>
    	HAL_GPIO_WritePin(hx711->clk_gpio, hx711->clk_pin, SET);
 8001552:	687b      	ldr	r3, [r7, #4]
 8001554:	6818      	ldr	r0, [r3, #0]
 8001556:	687b      	ldr	r3, [r7, #4]
 8001558:	891b      	ldrh	r3, [r3, #8]
 800155a:	2201      	movs	r2, #1
 800155c:	4619      	mov	r1, r3
 800155e:	f004 fb57 	bl	8005c10 <HAL_GPIO_WritePin>
        if(bitOrder == 0)
 8001562:	78fb      	ldrb	r3, [r7, #3]
 8001564:	2b00      	cmp	r3, #0
 8001566:	d113      	bne.n	8001590 <shiftIn+0x54>
            value |= HAL_GPIO_ReadPin(hx711->dat_gpio, hx711->dat_pin) << i;
 8001568:	687b      	ldr	r3, [r7, #4]
 800156a:	685a      	ldr	r2, [r3, #4]
 800156c:	687b      	ldr	r3, [r7, #4]
 800156e:	895b      	ldrh	r3, [r3, #10]
 8001570:	4619      	mov	r1, r3
 8001572:	4610      	mov	r0, r2
 8001574:	f004 fb34 	bl	8005be0 <HAL_GPIO_ReadPin>
 8001578:	4603      	mov	r3, r0
 800157a:	461a      	mov	r2, r3
 800157c:	7bbb      	ldrb	r3, [r7, #14]
 800157e:	fa02 f303 	lsl.w	r3, r2, r3
 8001582:	b25a      	sxtb	r2, r3
 8001584:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001588:	4313      	orrs	r3, r2
 800158a:	b25b      	sxtb	r3, r3
 800158c:	73fb      	strb	r3, [r7, #15]
 800158e:	e014      	b.n	80015ba <shiftIn+0x7e>
        else
            value |= HAL_GPIO_ReadPin(hx711->dat_gpio, hx711->dat_pin) << (7 - i);
 8001590:	687b      	ldr	r3, [r7, #4]
 8001592:	685a      	ldr	r2, [r3, #4]
 8001594:	687b      	ldr	r3, [r7, #4]
 8001596:	895b      	ldrh	r3, [r3, #10]
 8001598:	4619      	mov	r1, r3
 800159a:	4610      	mov	r0, r2
 800159c:	f004 fb20 	bl	8005be0 <HAL_GPIO_ReadPin>
 80015a0:	4603      	mov	r3, r0
 80015a2:	461a      	mov	r2, r3
 80015a4:	7bbb      	ldrb	r3, [r7, #14]
 80015a6:	f1c3 0307 	rsb	r3, r3, #7
 80015aa:	fa02 f303 	lsl.w	r3, r2, r3
 80015ae:	b25a      	sxtb	r2, r3
 80015b0:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80015b4:	4313      	orrs	r3, r2
 80015b6:	b25b      	sxtb	r3, r3
 80015b8:	73fb      	strb	r3, [r7, #15]
        HAL_GPIO_WritePin(hx711->clk_gpio, hx711->clk_pin, RESET);
 80015ba:	687b      	ldr	r3, [r7, #4]
 80015bc:	6818      	ldr	r0, [r3, #0]
 80015be:	687b      	ldr	r3, [r7, #4]
 80015c0:	891b      	ldrh	r3, [r3, #8]
 80015c2:	2200      	movs	r2, #0
 80015c4:	4619      	mov	r1, r3
 80015c6:	f004 fb23 	bl	8005c10 <HAL_GPIO_WritePin>
    for(i = 0; i < 8; ++i) {
 80015ca:	7bbb      	ldrb	r3, [r7, #14]
 80015cc:	3301      	adds	r3, #1
 80015ce:	73bb      	strb	r3, [r7, #14]
 80015d0:	7bbb      	ldrb	r3, [r7, #14]
 80015d2:	2b07      	cmp	r3, #7
 80015d4:	d9bd      	bls.n	8001552 <shiftIn+0x16>
    }
    return value;
 80015d6:	7bfb      	ldrb	r3, [r7, #15]
}
 80015d8:	4618      	mov	r0, r3
 80015da:	3710      	adds	r7, #16
 80015dc:	46bd      	mov	sp, r7
 80015de:	bd80      	pop	{r7, pc}

080015e0 <is_ready>:

bool is_ready(hx711_t *hx711) {
 80015e0:	b580      	push	{r7, lr}
 80015e2:	b082      	sub	sp, #8
 80015e4:	af00      	add	r7, sp, #0
 80015e6:	6078      	str	r0, [r7, #4]
	if(HAL_GPIO_ReadPin(hx711->dat_gpio, hx711->dat_pin) == GPIO_PIN_RESET){
 80015e8:	687b      	ldr	r3, [r7, #4]
 80015ea:	685a      	ldr	r2, [r3, #4]
 80015ec:	687b      	ldr	r3, [r7, #4]
 80015ee:	895b      	ldrh	r3, [r3, #10]
 80015f0:	4619      	mov	r1, r3
 80015f2:	4610      	mov	r0, r2
 80015f4:	f004 faf4 	bl	8005be0 <HAL_GPIO_ReadPin>
 80015f8:	4603      	mov	r3, r0
 80015fa:	2b00      	cmp	r3, #0
 80015fc:	d101      	bne.n	8001602 <is_ready+0x22>
		return 1;
 80015fe:	2301      	movs	r3, #1
 8001600:	e000      	b.n	8001604 <is_ready+0x24>
	}
	return 0;
 8001602:	2300      	movs	r3, #0
}
 8001604:	4618      	mov	r0, r3
 8001606:	3708      	adds	r7, #8
 8001608:	46bd      	mov	sp, r7
 800160a:	bd80      	pop	{r7, pc}

0800160c <wait_ready>:

void wait_ready(hx711_t *hx711) {
 800160c:	b580      	push	{r7, lr}
 800160e:	b082      	sub	sp, #8
 8001610:	af00      	add	r7, sp, #0
 8001612:	6078      	str	r0, [r7, #4]
	while (!is_ready(hx711)) {
 8001614:	e002      	b.n	800161c <wait_ready+0x10>
		HAL_Delay(0);
 8001616:	2000      	movs	r0, #0
 8001618:	f003 f8c0 	bl	800479c <HAL_Delay>
	while (!is_ready(hx711)) {
 800161c:	6878      	ldr	r0, [r7, #4]
 800161e:	f7ff ffdf 	bl	80015e0 <is_ready>
 8001622:	4603      	mov	r3, r0
 8001624:	f083 0301 	eor.w	r3, r3, #1
 8001628:	b2db      	uxtb	r3, r3
 800162a:	2b00      	cmp	r3, #0
 800162c:	d1f3      	bne.n	8001616 <wait_ready+0xa>
	}
}
 800162e:	bf00      	nop
 8001630:	bf00      	nop
 8001632:	3708      	adds	r7, #8
 8001634:	46bd      	mov	sp, r7
 8001636:	bd80      	pop	{r7, pc}

08001638 <read>:

long read(hx711_t *hx711, uint8_t channel){
 8001638:	b580      	push	{r7, lr}
 800163a:	b086      	sub	sp, #24
 800163c:	af00      	add	r7, sp, #0
 800163e:	6078      	str	r0, [r7, #4]
 8001640:	460b      	mov	r3, r1
 8001642:	70fb      	strb	r3, [r7, #3]
	wait_ready(hx711);
 8001644:	6878      	ldr	r0, [r7, #4]
 8001646:	f7ff ffe1 	bl	800160c <wait_ready>
	unsigned long value = 0;
 800164a:	2300      	movs	r3, #0
 800164c:	60fb      	str	r3, [r7, #12]
	uint8_t data[3] = { 0 };
 800164e:	4b2e      	ldr	r3, [pc, #184]	; (8001708 <read+0xd0>)
 8001650:	881b      	ldrh	r3, [r3, #0]
 8001652:	813b      	strh	r3, [r7, #8]
 8001654:	2300      	movs	r3, #0
 8001656:	72bb      	strb	r3, [r7, #10]
	uint8_t filler = 0x00;
 8001658:	2300      	movs	r3, #0
 800165a:	75fb      	strb	r3, [r7, #23]
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800165c:	b672      	cpsid	i
}
 800165e:	bf00      	nop

	noInterrupts();

	data[2] = shiftIn(hx711, 1);
 8001660:	2101      	movs	r1, #1
 8001662:	6878      	ldr	r0, [r7, #4]
 8001664:	f7ff ff6a 	bl	800153c <shiftIn>
 8001668:	4603      	mov	r3, r0
 800166a:	72bb      	strb	r3, [r7, #10]
	data[1] = shiftIn(hx711, 1);
 800166c:	2101      	movs	r1, #1
 800166e:	6878      	ldr	r0, [r7, #4]
 8001670:	f7ff ff64 	bl	800153c <shiftIn>
 8001674:	4603      	mov	r3, r0
 8001676:	727b      	strb	r3, [r7, #9]
	data[0] = shiftIn(hx711, 1);
 8001678:	2101      	movs	r1, #1
 800167a:	6878      	ldr	r0, [r7, #4]
 800167c:	f7ff ff5e 	bl	800153c <shiftIn>
 8001680:	4603      	mov	r3, r0
 8001682:	723b      	strb	r3, [r7, #8]

	uint8_t gain = 0;
 8001684:	2300      	movs	r3, #0
 8001686:	75bb      	strb	r3, [r7, #22]
	if(channel == 0) gain = hx711->Again;
 8001688:	78fb      	ldrb	r3, [r7, #3]
 800168a:	2b00      	cmp	r3, #0
 800168c:	d103      	bne.n	8001696 <read+0x5e>
 800168e:	687b      	ldr	r3, [r7, #4]
 8001690:	7d1b      	ldrb	r3, [r3, #20]
 8001692:	75bb      	strb	r3, [r7, #22]
 8001694:	e003      	b.n	800169e <read+0x66>
	else gain = hx711->Bgain;
 8001696:	687b      	ldr	r3, [r7, #4]
 8001698:	f893 3020 	ldrb.w	r3, [r3, #32]
 800169c:	75bb      	strb	r3, [r7, #22]

	for (unsigned int i = 0; i < gain; i++) {
 800169e:	2300      	movs	r3, #0
 80016a0:	613b      	str	r3, [r7, #16]
 80016a2:	e012      	b.n	80016ca <read+0x92>
		HAL_GPIO_WritePin(hx711->clk_gpio, hx711->clk_pin, SET);
 80016a4:	687b      	ldr	r3, [r7, #4]
 80016a6:	6818      	ldr	r0, [r3, #0]
 80016a8:	687b      	ldr	r3, [r7, #4]
 80016aa:	891b      	ldrh	r3, [r3, #8]
 80016ac:	2201      	movs	r2, #1
 80016ae:	4619      	mov	r1, r3
 80016b0:	f004 faae 	bl	8005c10 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(hx711->clk_gpio, hx711->clk_pin, RESET);
 80016b4:	687b      	ldr	r3, [r7, #4]
 80016b6:	6818      	ldr	r0, [r3, #0]
 80016b8:	687b      	ldr	r3, [r7, #4]
 80016ba:	891b      	ldrh	r3, [r3, #8]
 80016bc:	2200      	movs	r2, #0
 80016be:	4619      	mov	r1, r3
 80016c0:	f004 faa6 	bl	8005c10 <HAL_GPIO_WritePin>
	for (unsigned int i = 0; i < gain; i++) {
 80016c4:	693b      	ldr	r3, [r7, #16]
 80016c6:	3301      	adds	r3, #1
 80016c8:	613b      	str	r3, [r7, #16]
 80016ca:	7dbb      	ldrb	r3, [r7, #22]
 80016cc:	693a      	ldr	r2, [r7, #16]
 80016ce:	429a      	cmp	r2, r3
 80016d0:	d3e8      	bcc.n	80016a4 <read+0x6c>
  __ASM volatile ("cpsie i" : : : "memory");
 80016d2:	b662      	cpsie	i
}
 80016d4:	bf00      	nop
	}

	interrupts();

	if (data[2] & 0x80) {
 80016d6:	7abb      	ldrb	r3, [r7, #10]
 80016d8:	b25b      	sxtb	r3, r3
 80016da:	2b00      	cmp	r3, #0
 80016dc:	da02      	bge.n	80016e4 <read+0xac>
		filler = 0xFF;
 80016de:	23ff      	movs	r3, #255	; 0xff
 80016e0:	75fb      	strb	r3, [r7, #23]
 80016e2:	e001      	b.n	80016e8 <read+0xb0>
	} else {
		filler = 0x00;
 80016e4:	2300      	movs	r3, #0
 80016e6:	75fb      	strb	r3, [r7, #23]
	}

	value = ( (unsigned long)(filler) << 24
 80016e8:	7dfb      	ldrb	r3, [r7, #23]
 80016ea:	061a      	lsls	r2, r3, #24
			| (unsigned long)(data[2]) << 16
 80016ec:	7abb      	ldrb	r3, [r7, #10]
 80016ee:	041b      	lsls	r3, r3, #16
 80016f0:	431a      	orrs	r2, r3
			| (unsigned long)(data[1]) << 8
 80016f2:	7a7b      	ldrb	r3, [r7, #9]
 80016f4:	021b      	lsls	r3, r3, #8
 80016f6:	4313      	orrs	r3, r2
			| (unsigned long)(data[0]) );
 80016f8:	7a3a      	ldrb	r2, [r7, #8]
	value = ( (unsigned long)(filler) << 24
 80016fa:	4313      	orrs	r3, r2
 80016fc:	60fb      	str	r3, [r7, #12]

	return (long)(value);
 80016fe:	68fb      	ldr	r3, [r7, #12]
}
 8001700:	4618      	mov	r0, r3
 8001702:	3718      	adds	r7, #24
 8001704:	46bd      	mov	sp, r7
 8001706:	bd80      	pop	{r7, pc}
 8001708:	0800bf50 	.word	0x0800bf50

0800170c <read_average>:

long read_average(hx711_t *hx711, int8_t times, uint8_t channel) {
 800170c:	b580      	push	{r7, lr}
 800170e:	b084      	sub	sp, #16
 8001710:	af00      	add	r7, sp, #0
 8001712:	6078      	str	r0, [r7, #4]
 8001714:	460b      	mov	r3, r1
 8001716:	70fb      	strb	r3, [r7, #3]
 8001718:	4613      	mov	r3, r2
 800171a:	70bb      	strb	r3, [r7, #2]
	long sum = 0;
 800171c:	2300      	movs	r3, #0
 800171e:	60fb      	str	r3, [r7, #12]
	for (int8_t i = 0; i < times; i++) {
 8001720:	2300      	movs	r3, #0
 8001722:	72fb      	strb	r3, [r7, #11]
 8001724:	e011      	b.n	800174a <read_average+0x3e>
		sum += read(hx711, channel);
 8001726:	78bb      	ldrb	r3, [r7, #2]
 8001728:	4619      	mov	r1, r3
 800172a:	6878      	ldr	r0, [r7, #4]
 800172c:	f7ff ff84 	bl	8001638 <read>
 8001730:	4602      	mov	r2, r0
 8001732:	68fb      	ldr	r3, [r7, #12]
 8001734:	4413      	add	r3, r2
 8001736:	60fb      	str	r3, [r7, #12]
		HAL_Delay(0);
 8001738:	2000      	movs	r0, #0
 800173a:	f003 f82f 	bl	800479c <HAL_Delay>
	for (int8_t i = 0; i < times; i++) {
 800173e:	f997 300b 	ldrsb.w	r3, [r7, #11]
 8001742:	b2db      	uxtb	r3, r3
 8001744:	3301      	adds	r3, #1
 8001746:	b2db      	uxtb	r3, r3
 8001748:	72fb      	strb	r3, [r7, #11]
 800174a:	f997 200b 	ldrsb.w	r2, [r7, #11]
 800174e:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8001752:	429a      	cmp	r2, r3
 8001754:	dbe7      	blt.n	8001726 <read_average+0x1a>
	}
	return sum / times;
 8001756:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800175a:	68fa      	ldr	r2, [r7, #12]
 800175c:	fb92 f3f3 	sdiv	r3, r2, r3
}
 8001760:	4618      	mov	r0, r3
 8001762:	3710      	adds	r7, #16
 8001764:	46bd      	mov	sp, r7
 8001766:	bd80      	pop	{r7, pc}

08001768 <tare>:
	if(channel == CHANNEL_A) offset = hx711->Aoffset;
	else offset = hx711->Boffset;
	return read_average(hx711, times, channel) - offset;
}

void tare(hx711_t *hx711, uint8_t times, uint8_t channel) {
 8001768:	b580      	push	{r7, lr}
 800176a:	b084      	sub	sp, #16
 800176c:	af00      	add	r7, sp, #0
 800176e:	6078      	str	r0, [r7, #4]
 8001770:	460b      	mov	r3, r1
 8001772:	70fb      	strb	r3, [r7, #3]
 8001774:	4613      	mov	r3, r2
 8001776:	70bb      	strb	r3, [r7, #2]
	read(hx711, channel);
 8001778:	78bb      	ldrb	r3, [r7, #2]
 800177a:	4619      	mov	r1, r3
 800177c:	6878      	ldr	r0, [r7, #4]
 800177e:	f7ff ff5b 	bl	8001638 <read>
	double sum = read_average(hx711, times, channel);
 8001782:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8001786:	78ba      	ldrb	r2, [r7, #2]
 8001788:	4619      	mov	r1, r3
 800178a:	6878      	ldr	r0, [r7, #4]
 800178c:	f7ff ffbe 	bl	800170c <read_average>
 8001790:	4603      	mov	r3, r0
 8001792:	4618      	mov	r0, r3
 8001794:	f7fe fece 	bl	8000534 <__aeabi_i2d>
 8001798:	4602      	mov	r2, r0
 800179a:	460b      	mov	r3, r1
 800179c:	e9c7 2302 	strd	r2, r3, [r7, #8]
	set_offset(hx711, sum, channel);
 80017a0:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 80017a4:	f7ff f9e0 	bl	8000b68 <__aeabi_d2iz>
 80017a8:	4601      	mov	r1, r0
 80017aa:	78bb      	ldrb	r3, [r7, #2]
 80017ac:	461a      	mov	r2, r3
 80017ae:	6878      	ldr	r0, [r7, #4]
 80017b0:	f7ff fead 	bl	800150e <set_offset>
}
 80017b4:	bf00      	nop
 80017b6:	3710      	adds	r7, #16
 80017b8:	46bd      	mov	sp, r7
 80017ba:	bd80      	pop	{r7, pc}

080017bc <tare_all>:

void tare_all(hx711_t *hx711, uint8_t times) {
 80017bc:	b580      	push	{r7, lr}
 80017be:	b082      	sub	sp, #8
 80017c0:	af00      	add	r7, sp, #0
 80017c2:	6078      	str	r0, [r7, #4]
 80017c4:	460b      	mov	r3, r1
 80017c6:	70fb      	strb	r3, [r7, #3]
	tare(hx711, times, CHANNEL_A);
 80017c8:	78fb      	ldrb	r3, [r7, #3]
 80017ca:	2200      	movs	r2, #0
 80017cc:	4619      	mov	r1, r3
 80017ce:	6878      	ldr	r0, [r7, #4]
 80017d0:	f7ff ffca 	bl	8001768 <tare>
	tare(hx711, times, CHANNEL_B);
 80017d4:	78fb      	ldrb	r3, [r7, #3]
 80017d6:	2201      	movs	r2, #1
 80017d8:	4619      	mov	r1, r3
 80017da:	6878      	ldr	r0, [r7, #4]
 80017dc:	f7ff ffc4 	bl	8001768 <tare>
}
 80017e0:	bf00      	nop
 80017e2:	3708      	adds	r7, #8
 80017e4:	46bd      	mov	sp, r7
 80017e6:	bd80      	pop	{r7, pc}

080017e8 <hx711_calibration>:

//	snprintf(Buffer, sizeof(Buffer), "HX711 module has been initialized\n");
//	HAL_UART_Transmit(&huart6,(uint8_t*)Buffer, strlen(Buffer), 100);
}

void hx711_calibration(hx711_t *hx711, GPIO_TypeDef *clk_gpio, uint16_t clk_pin, GPIO_TypeDef *dat_gpio, uint16_t dat_pin){
 80017e8:	b580      	push	{r7, lr}
 80017ea:	b086      	sub	sp, #24
 80017ec:	af02      	add	r7, sp, #8
 80017ee:	60f8      	str	r0, [r7, #12]
 80017f0:	60b9      	str	r1, [r7, #8]
 80017f2:	603b      	str	r3, [r7, #0]
 80017f4:	4613      	mov	r3, r2
 80017f6:	80fb      	strh	r3, [r7, #6]
//	snprintf(Buffer, sizeof(Buffer), "HX711 initialization\n\r");
//	HAL_UART_Transmit(&huart6,(uint8_t*)Buffer, strlen(Buffer), 100);
	/* Initialize the hx711 sensors */
	hx711_init(hx711, clk_gpio, clk_pin, dat_gpio, dat_pin);
 80017f8:	88fa      	ldrh	r2, [r7, #6]
 80017fa:	8b3b      	ldrh	r3, [r7, #24]
 80017fc:	9300      	str	r3, [sp, #0]
 80017fe:	683b      	ldr	r3, [r7, #0]
 8001800:	68b9      	ldr	r1, [r7, #8]
 8001802:	68f8      	ldr	r0, [r7, #12]
 8001804:	f7ff fe14 	bl	8001430 <hx711_init>

	/* Configure gain for each channel (see datasheet for details) */
	set_gain(hx711, 128, 32);
 8001808:	2220      	movs	r2, #32
 800180a:	2180      	movs	r1, #128	; 0x80
 800180c:	68f8      	ldr	r0, [r7, #12]
 800180e:	f7ff fe5f 	bl	80014d0 <set_gain>

	/* Set HX711 scaling factor (see README for procedure) */
	set_scale(hx711, 1, 1);
 8001812:	eef7 0a00 	vmov.f32	s1, #112	; 0x3f800000  1.0
 8001816:	eeb7 0a00 	vmov.f32	s0, #112	; 0x3f800000  1.0
 800181a:	68f8      	ldr	r0, [r7, #12]
 800181c:	f7ff fe44 	bl	80014a8 <set_scale>

	/* Tare weight */
	tare_all(hx711, 10);
 8001820:	210a      	movs	r1, #10
 8001822:	68f8      	ldr	r0, [r7, #12]
 8001824:	f7ff ffca 	bl	80017bc <tare_all>

//	snprintf(Buffer, sizeof(Buffer), "HX711 module has been initialized\n");
//	HAL_UART_Transmit(&huart6,(uint8_t*)Buffer, strlen(Buffer), 100);
}
 8001828:	bf00      	nop
 800182a:	3710      	adds	r7, #16
 800182c:	46bd      	mov	sp, r7
 800182e:	bd80      	pop	{r7, pc}

08001830 <VoltCurrent_Init>:
static float sensitivity = 0.1;
static float const_voltage = 1.488;

ADC_HandleTypeDef hadc;

void VoltCurrent_Init(ADC_HandleTypeDef *hadc_config){
 8001830:	b580      	push	{r7, lr}
 8001832:	b082      	sub	sp, #8
 8001834:	af00      	add	r7, sp, #0
 8001836:	6078      	str	r0, [r7, #4]
	hadc = *hadc_config;
 8001838:	4a08      	ldr	r2, [pc, #32]	; (800185c <VoltCurrent_Init+0x2c>)
 800183a:	687b      	ldr	r3, [r7, #4]
 800183c:	4610      	mov	r0, r2
 800183e:	4619      	mov	r1, r3
 8001840:	2348      	movs	r3, #72	; 0x48
 8001842:	461a      	mov	r2, r3
 8001844:	f006 ffbd 	bl	80087c2 <memcpy>
	HAL_ADC_Start_DMA(&hadc, value, 2);
 8001848:	2202      	movs	r2, #2
 800184a:	4905      	ldr	r1, [pc, #20]	; (8001860 <VoltCurrent_Init+0x30>)
 800184c:	4803      	ldr	r0, [pc, #12]	; (800185c <VoltCurrent_Init+0x2c>)
 800184e:	f003 f80d 	bl	800486c <HAL_ADC_Start_DMA>
}
 8001852:	bf00      	nop
 8001854:	3708      	adds	r7, #8
 8001856:	46bd      	mov	sp, r7
 8001858:	bd80      	pop	{r7, pc}
 800185a:	bf00      	nop
 800185c:	20000274 	.word	0x20000274
 8001860:	2000026c 	.word	0x2000026c
 8001864:	00000000 	.word	0x00000000

08001868 <VoltCurrent_Callback>:

void VoltCurrent_Callback(Voltage_Current_Typedef *config){
 8001868:	b5b0      	push	{r4, r5, r7, lr}
 800186a:	b084      	sub	sp, #16
 800186c:	af00      	add	r7, sp, #0
 800186e:	6078      	str	r0, [r7, #4]
	config->voltage = (float)value[0]/4095*16.5;
 8001870:	4b3d      	ldr	r3, [pc, #244]	; (8001968 <VoltCurrent_Callback+0x100>)
 8001872:	681b      	ldr	r3, [r3, #0]
 8001874:	ee07 3a90 	vmov	s15, r3
 8001878:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800187c:	eddf 6a3b 	vldr	s13, [pc, #236]	; 800196c <VoltCurrent_Callback+0x104>
 8001880:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001884:	ed9f 7a3a 	vldr	s14, [pc, #232]	; 8001970 <VoltCurrent_Callback+0x108>
 8001888:	ee67 7a87 	vmul.f32	s15, s15, s14
 800188c:	687b      	ldr	r3, [r7, #4]
 800188e:	edc3 7a00 	vstr	s15, [r3]
	float rawVoltage = (float) value[1]*3.3*2*const_voltage/4095;
 8001892:	4b35      	ldr	r3, [pc, #212]	; (8001968 <VoltCurrent_Callback+0x100>)
 8001894:	685b      	ldr	r3, [r3, #4]
 8001896:	ee07 3a90 	vmov	s15, r3
 800189a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800189e:	ee17 0a90 	vmov	r0, s15
 80018a2:	f7fe fe59 	bl	8000558 <__aeabi_f2d>
 80018a6:	a32c      	add	r3, pc, #176	; (adr r3, 8001958 <VoltCurrent_Callback+0xf0>)
 80018a8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80018ac:	f7fe feac 	bl	8000608 <__aeabi_dmul>
 80018b0:	4602      	mov	r2, r0
 80018b2:	460b      	mov	r3, r1
 80018b4:	4610      	mov	r0, r2
 80018b6:	4619      	mov	r1, r3
 80018b8:	4602      	mov	r2, r0
 80018ba:	460b      	mov	r3, r1
 80018bc:	f7fe fcee 	bl	800029c <__adddf3>
 80018c0:	4602      	mov	r2, r0
 80018c2:	460b      	mov	r3, r1
 80018c4:	4614      	mov	r4, r2
 80018c6:	461d      	mov	r5, r3
 80018c8:	4b2a      	ldr	r3, [pc, #168]	; (8001974 <VoltCurrent_Callback+0x10c>)
 80018ca:	681b      	ldr	r3, [r3, #0]
 80018cc:	4618      	mov	r0, r3
 80018ce:	f7fe fe43 	bl	8000558 <__aeabi_f2d>
 80018d2:	4602      	mov	r2, r0
 80018d4:	460b      	mov	r3, r1
 80018d6:	4620      	mov	r0, r4
 80018d8:	4629      	mov	r1, r5
 80018da:	f7fe fe95 	bl	8000608 <__aeabi_dmul>
 80018de:	4602      	mov	r2, r0
 80018e0:	460b      	mov	r3, r1
 80018e2:	4610      	mov	r0, r2
 80018e4:	4619      	mov	r1, r3
 80018e6:	a31e      	add	r3, pc, #120	; (adr r3, 8001960 <VoltCurrent_Callback+0xf8>)
 80018e8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80018ec:	f7fe ffb6 	bl	800085c <__aeabi_ddiv>
 80018f0:	4602      	mov	r2, r0
 80018f2:	460b      	mov	r3, r1
 80018f4:	4610      	mov	r0, r2
 80018f6:	4619      	mov	r1, r3
 80018f8:	f7ff f97e 	bl	8000bf8 <__aeabi_d2f>
 80018fc:	4603      	mov	r3, r0
 80018fe:	60fb      	str	r3, [r7, #12]
	config->current  = (rawVoltage - 2.5)/sensitivity;
 8001900:	68f8      	ldr	r0, [r7, #12]
 8001902:	f7fe fe29 	bl	8000558 <__aeabi_f2d>
 8001906:	f04f 0200 	mov.w	r2, #0
 800190a:	4b1b      	ldr	r3, [pc, #108]	; (8001978 <VoltCurrent_Callback+0x110>)
 800190c:	f7fe fcc4 	bl	8000298 <__aeabi_dsub>
 8001910:	4602      	mov	r2, r0
 8001912:	460b      	mov	r3, r1
 8001914:	4614      	mov	r4, r2
 8001916:	461d      	mov	r5, r3
 8001918:	4b18      	ldr	r3, [pc, #96]	; (800197c <VoltCurrent_Callback+0x114>)
 800191a:	681b      	ldr	r3, [r3, #0]
 800191c:	4618      	mov	r0, r3
 800191e:	f7fe fe1b 	bl	8000558 <__aeabi_f2d>
 8001922:	4602      	mov	r2, r0
 8001924:	460b      	mov	r3, r1
 8001926:	4620      	mov	r0, r4
 8001928:	4629      	mov	r1, r5
 800192a:	f7fe ff97 	bl	800085c <__aeabi_ddiv>
 800192e:	4602      	mov	r2, r0
 8001930:	460b      	mov	r3, r1
 8001932:	4610      	mov	r0, r2
 8001934:	4619      	mov	r1, r3
 8001936:	f7ff f95f 	bl	8000bf8 <__aeabi_d2f>
 800193a:	4602      	mov	r2, r0
 800193c:	687b      	ldr	r3, [r7, #4]
 800193e:	605a      	str	r2, [r3, #4]
	HAL_ADC_Start_DMA(&hadc, value, 2);
 8001940:	2202      	movs	r2, #2
 8001942:	4909      	ldr	r1, [pc, #36]	; (8001968 <VoltCurrent_Callback+0x100>)
 8001944:	480e      	ldr	r0, [pc, #56]	; (8001980 <VoltCurrent_Callback+0x118>)
 8001946:	f002 ff91 	bl	800486c <HAL_ADC_Start_DMA>
}
 800194a:	bf00      	nop
 800194c:	3710      	adds	r7, #16
 800194e:	46bd      	mov	sp, r7
 8001950:	bdb0      	pop	{r4, r5, r7, pc}
 8001952:	bf00      	nop
 8001954:	f3af 8000 	nop.w
 8001958:	66666666 	.word	0x66666666
 800195c:	400a6666 	.word	0x400a6666
 8001960:	00000000 	.word	0x00000000
 8001964:	40affe00 	.word	0x40affe00
 8001968:	2000026c 	.word	0x2000026c
 800196c:	457ff000 	.word	0x457ff000
 8001970:	41840000 	.word	0x41840000
 8001974:	20000004 	.word	0x20000004
 8001978:	40040000 	.word	0x40040000
 800197c:	20000000 	.word	0x20000000
 8001980:	20000274 	.word	0x20000274

08001984 <HAL_UART_RxCpltCallback>:

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8001984:	b580      	push	{r7, lr}
 8001986:	b082      	sub	sp, #8
 8001988:	af00      	add	r7, sp, #0
 800198a:	6078      	str	r0, [r7, #4]
	if (huart == &huart1) {
 800198c:	687b      	ldr	r3, [r7, #4]
 800198e:	4a0d      	ldr	r2, [pc, #52]	; (80019c4 <HAL_UART_RxCpltCallback+0x40>)
 8001990:	4293      	cmp	r3, r2
 8001992:	d103      	bne.n	800199c <HAL_UART_RxCpltCallback+0x18>
		// Callback for BNO08X
	    BNO08X_GetData(&BNO08x_Data);
 8001994:	480c      	ldr	r0, [pc, #48]	; (80019c8 <HAL_UART_RxCpltCallback+0x44>)
 8001996:	f7ff fb33 	bl	8001000 <BNO08X_GetData>
	} else if (huart == &huart6) {
	    // Callback for ESP01
	    HAL_UART_Transmit(&huart6, RX_Data, sizeof(RX_Data), 100);
	    HAL_UART_Receive_DMA(&huart1, RX_Data, sizeof(RX_Data));
	}
}
 800199a:	e00e      	b.n	80019ba <HAL_UART_RxCpltCallback+0x36>
	} else if (huart == &huart6) {
 800199c:	687b      	ldr	r3, [r7, #4]
 800199e:	4a0b      	ldr	r2, [pc, #44]	; (80019cc <HAL_UART_RxCpltCallback+0x48>)
 80019a0:	4293      	cmp	r3, r2
 80019a2:	d10a      	bne.n	80019ba <HAL_UART_RxCpltCallback+0x36>
	    HAL_UART_Transmit(&huart6, RX_Data, sizeof(RX_Data), 100);
 80019a4:	2364      	movs	r3, #100	; 0x64
 80019a6:	2264      	movs	r2, #100	; 0x64
 80019a8:	4909      	ldr	r1, [pc, #36]	; (80019d0 <HAL_UART_RxCpltCallback+0x4c>)
 80019aa:	4808      	ldr	r0, [pc, #32]	; (80019cc <HAL_UART_RxCpltCallback+0x48>)
 80019ac:	f005 f8f8 	bl	8006ba0 <HAL_UART_Transmit>
	    HAL_UART_Receive_DMA(&huart1, RX_Data, sizeof(RX_Data));
 80019b0:	2264      	movs	r2, #100	; 0x64
 80019b2:	4907      	ldr	r1, [pc, #28]	; (80019d0 <HAL_UART_RxCpltCallback+0x4c>)
 80019b4:	4803      	ldr	r0, [pc, #12]	; (80019c4 <HAL_UART_RxCpltCallback+0x40>)
 80019b6:	f005 f97e 	bl	8006cb6 <HAL_UART_Receive_DMA>
}
 80019ba:	bf00      	nop
 80019bc:	3708      	adds	r7, #8
 80019be:	46bd      	mov	sp, r7
 80019c0:	bd80      	pop	{r7, pc}
 80019c2:	bf00      	nop
 80019c4:	200003b0 	.word	0x200003b0
 80019c8:	200005e0 	.word	0x200005e0
 80019cc:	20000440 	.word	0x20000440
 80019d0:	2000057c 	.word	0x2000057c

080019d4 <HAL_ADC_ConvCpltCallback>:

void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 80019d4:	b5b0      	push	{r4, r5, r7, lr}
 80019d6:	b086      	sub	sp, #24
 80019d8:	af04      	add	r7, sp, #16
 80019da:	6078      	str	r0, [r7, #4]
	snprintf(Buffer, sizeof(Buffer), "Voltage: %f | Current: %f \n", val.voltage, val.current);
 80019dc:	4b13      	ldr	r3, [pc, #76]	; (8001a2c <HAL_ADC_ConvCpltCallback+0x58>)
 80019de:	681b      	ldr	r3, [r3, #0]
 80019e0:	4618      	mov	r0, r3
 80019e2:	f7fe fdb9 	bl	8000558 <__aeabi_f2d>
 80019e6:	4604      	mov	r4, r0
 80019e8:	460d      	mov	r5, r1
 80019ea:	4b10      	ldr	r3, [pc, #64]	; (8001a2c <HAL_ADC_ConvCpltCallback+0x58>)
 80019ec:	685b      	ldr	r3, [r3, #4]
 80019ee:	4618      	mov	r0, r3
 80019f0:	f7fe fdb2 	bl	8000558 <__aeabi_f2d>
 80019f4:	4602      	mov	r2, r0
 80019f6:	460b      	mov	r3, r1
 80019f8:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80019fc:	e9cd 4500 	strd	r4, r5, [sp]
 8001a00:	4a0b      	ldr	r2, [pc, #44]	; (8001a30 <HAL_ADC_ConvCpltCallback+0x5c>)
 8001a02:	2132      	movs	r1, #50	; 0x32
 8001a04:	480b      	ldr	r0, [pc, #44]	; (8001a34 <HAL_ADC_ConvCpltCallback+0x60>)
 8001a06:	f006 fdc5 	bl	8008594 <sniprintf>
	HAL_UART_Transmit(&huart6,(uint8_t*)Buffer, strlen(Buffer), 100);
 8001a0a:	480a      	ldr	r0, [pc, #40]	; (8001a34 <HAL_ADC_ConvCpltCallback+0x60>)
 8001a0c:	f7fe fc38 	bl	8000280 <strlen>
 8001a10:	4603      	mov	r3, r0
 8001a12:	b29a      	uxth	r2, r3
 8001a14:	2364      	movs	r3, #100	; 0x64
 8001a16:	4907      	ldr	r1, [pc, #28]	; (8001a34 <HAL_ADC_ConvCpltCallback+0x60>)
 8001a18:	4807      	ldr	r0, [pc, #28]	; (8001a38 <HAL_ADC_ConvCpltCallback+0x64>)
 8001a1a:	f005 f8c1 	bl	8006ba0 <HAL_UART_Transmit>
	VoltCurrent_Callback(&val);
 8001a1e:	4803      	ldr	r0, [pc, #12]	; (8001a2c <HAL_ADC_ConvCpltCallback+0x58>)
 8001a20:	f7ff ff22 	bl	8001868 <VoltCurrent_Callback>
}
 8001a24:	bf00      	nop
 8001a26:	3708      	adds	r7, #8
 8001a28:	46bd      	mov	sp, r7
 8001a2a:	bdb0      	pop	{r4, r5, r7, pc}
 8001a2c:	200005fc 	.word	0x200005fc
 8001a30:	0800bf54 	.word	0x0800bf54
 8001a34:	20000548 	.word	0x20000548
 8001a38:	20000440 	.word	0x20000440

08001a3c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001a3c:	b590      	push	{r4, r7, lr}
 8001a3e:	b087      	sub	sp, #28
 8001a40:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001a42:	f002 fe39 	bl	80046b8 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001a46:	f000 f86b 	bl	8001b20 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001a4a:	f000 fa3d 	bl	8001ec8 <MX_GPIO_Init>
  MX_DMA_Init();
 8001a4e:	f000 f9fd 	bl	8001e4c <MX_DMA_Init>
  MX_USART2_UART_Init();
 8001a52:	f000 f9a7 	bl	8001da4 <MX_USART2_UART_Init>
  MX_USART6_UART_Init();
 8001a56:	f000 f9cf 	bl	8001df8 <MX_USART6_UART_Init>
  MX_ADC1_Init();
 8001a5a:	f000 f8c9 	bl	8001bf0 <MX_ADC1_Init>
  MX_USART1_UART_Init();
 8001a5e:	f000 f977 	bl	8001d50 <MX_USART1_UART_Init>
  MX_TIM1_Init();
 8001a62:	f000 f925 	bl	8001cb0 <MX_TIM1_Init>
  /* USER CODE BEGIN 2 */

  ////////////////////////////////////// SENSOR INITIALIZATION ////////////////////////////////////
  // BNO08X initialization
  BNO08X_Init(&huart2);
 8001a66:	4820      	ldr	r0, [pc, #128]	; (8001ae8 <main+0xac>)
 8001a68:	f7ff fb3c 	bl	80010e4 <BNO08X_Init>
  // DHT22 Initialization
  DHT_Start();
 8001a6c:	f7ff fbe4 	bl	8001238 <DHT_Start>
  // Volt & Current Initialization
  VoltCurrent_Init(&hadc1);
 8001a70:	481e      	ldr	r0, [pc, #120]	; (8001aec <main+0xb0>)
 8001a72:	f7ff fedd 	bl	8001830 <VoltCurrent_Init>
  // LCD Initialization
  HAL_TIM_Base_Start(&htim1);
 8001a76:	481e      	ldr	r0, [pc, #120]	; (8001af0 <main+0xb4>)
 8001a78:	f004 fd8c 	bl	8006594 <HAL_TIM_Base_Start>
  readID();
 8001a7c:	f001 fb62 	bl	8003144 <readID>
  tft_init(ID);
 8001a80:	4b1c      	ldr	r3, [pc, #112]	; (8001af4 <main+0xb8>)
 8001a82:	881b      	ldrh	r3, [r3, #0]
 8001a84:	4618      	mov	r0, r3
 8001a86:	f001 fb01 	bl	800308c <tft_init>
  fillScreen(BLACK);
 8001a8a:	2000      	movs	r0, #0
 8001a8c:	f002 f9fa 	bl	8003e84 <fillScreen>
  // ESP01 Initialization
  HAL_UART_Transmit(&huart6, (uint8_t *)"Start Connecting \n", 15, 100);
 8001a90:	2364      	movs	r3, #100	; 0x64
 8001a92:	220f      	movs	r2, #15
 8001a94:	4918      	ldr	r1, [pc, #96]	; (8001af8 <main+0xbc>)
 8001a96:	4819      	ldr	r0, [pc, #100]	; (8001afc <main+0xc0>)
 8001a98:	f005 f882 	bl	8006ba0 <HAL_UART_Transmit>
  char IPAddress[] = "192.168.43.38";
 8001a9c:	4b18      	ldr	r3, [pc, #96]	; (8001b00 <main+0xc4>)
 8001a9e:	463c      	mov	r4, r7
 8001aa0:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001aa2:	c407      	stmia	r4!, {r0, r1, r2}
 8001aa4:	8023      	strh	r3, [r4, #0]
  HAL_UART_Transmit(&huart1, (uint8_t*)IPAddress, sizeof(IPAddress)-1, 100);
 8001aa6:	4639      	mov	r1, r7
 8001aa8:	2364      	movs	r3, #100	; 0x64
 8001aaa:	220d      	movs	r2, #13
 8001aac:	4815      	ldr	r0, [pc, #84]	; (8001b04 <main+0xc8>)
 8001aae:	f005 f877 	bl	8006ba0 <HAL_UART_Transmit>
  HAL_UART_Receive_DMA(&huart1, RX_Data, sizeof(RX_Data));
 8001ab2:	2264      	movs	r2, #100	; 0x64
 8001ab4:	4914      	ldr	r1, [pc, #80]	; (8001b08 <main+0xcc>)
 8001ab6:	4813      	ldr	r0, [pc, #76]	; (8001b04 <main+0xc8>)
 8001ab8:	f005 f8fd 	bl	8006cb6 <HAL_UART_Receive_DMA>

  // Reading Data in DHT22 Sensor
  DHT_GetData(&DHT22_Data);
 8001abc:	4813      	ldr	r0, [pc, #76]	; (8001b0c <main+0xd0>)
 8001abe:	f7ff fc53 	bl	8001368 <DHT_GetData>

  // Reading Data in Loadcell Sensor
  hx711_calibration(&scale,GPIOB, GPIO_PIN_0, GPIOB, GPIO_PIN_1);
 8001ac2:	2302      	movs	r3, #2
 8001ac4:	9300      	str	r3, [sp, #0]
 8001ac6:	4b12      	ldr	r3, [pc, #72]	; (8001b10 <main+0xd4>)
 8001ac8:	2201      	movs	r2, #1
 8001aca:	4911      	ldr	r1, [pc, #68]	; (8001b10 <main+0xd4>)
 8001acc:	4811      	ldr	r0, [pc, #68]	; (8001b14 <main+0xd8>)
 8001ace:	f7ff fe8b 	bl	80017e8 <hx711_calibration>
  /* USER CODE BEGIN WHILE */
  while (1)
  {

	  // Write Data in LCD
	  printnewtstr(100, RED, &mono9x7, 1, "ONDE FUCKING MANDE");
 8001ad2:	4b11      	ldr	r3, [pc, #68]	; (8001b18 <main+0xdc>)
 8001ad4:	9300      	str	r3, [sp, #0]
 8001ad6:	2301      	movs	r3, #1
 8001ad8:	4a10      	ldr	r2, [pc, #64]	; (8001b1c <main+0xe0>)
 8001ada:	f44f 4178 	mov.w	r1, #63488	; 0xf800
 8001ade:	2064      	movs	r0, #100	; 0x64
 8001ae0:	f002 fd72 	bl	80045c8 <printnewtstr>
 8001ae4:	e7f5      	b.n	8001ad2 <main+0x96>
 8001ae6:	bf00      	nop
 8001ae8:	200003f8 	.word	0x200003f8
 8001aec:	200002c0 	.word	0x200002c0
 8001af0:	20000368 	.word	0x20000368
 8001af4:	20000008 	.word	0x20000008
 8001af8:	0800bf70 	.word	0x0800bf70
 8001afc:	20000440 	.word	0x20000440
 8001b00:	0800bf98 	.word	0x0800bf98
 8001b04:	200003b0 	.word	0x200003b0
 8001b08:	2000057c 	.word	0x2000057c
 8001b0c:	200005f4 	.word	0x200005f4
 8001b10:	40020400 	.word	0x40020400
 8001b14:	20000604 	.word	0x20000604
 8001b18:	0800bf84 	.word	0x0800bf84
 8001b1c:	0800c5f0 	.word	0x0800c5f0

08001b20 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001b20:	b580      	push	{r7, lr}
 8001b22:	b094      	sub	sp, #80	; 0x50
 8001b24:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001b26:	f107 0320 	add.w	r3, r7, #32
 8001b2a:	2230      	movs	r2, #48	; 0x30
 8001b2c:	2100      	movs	r1, #0
 8001b2e:	4618      	mov	r0, r3
 8001b30:	f006 fdc7 	bl	80086c2 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001b34:	f107 030c 	add.w	r3, r7, #12
 8001b38:	2200      	movs	r2, #0
 8001b3a:	601a      	str	r2, [r3, #0]
 8001b3c:	605a      	str	r2, [r3, #4]
 8001b3e:	609a      	str	r2, [r3, #8]
 8001b40:	60da      	str	r2, [r3, #12]
 8001b42:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001b44:	2300      	movs	r3, #0
 8001b46:	60bb      	str	r3, [r7, #8]
 8001b48:	4b27      	ldr	r3, [pc, #156]	; (8001be8 <SystemClock_Config+0xc8>)
 8001b4a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001b4c:	4a26      	ldr	r2, [pc, #152]	; (8001be8 <SystemClock_Config+0xc8>)
 8001b4e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001b52:	6413      	str	r3, [r2, #64]	; 0x40
 8001b54:	4b24      	ldr	r3, [pc, #144]	; (8001be8 <SystemClock_Config+0xc8>)
 8001b56:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001b58:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001b5c:	60bb      	str	r3, [r7, #8]
 8001b5e:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001b60:	2300      	movs	r3, #0
 8001b62:	607b      	str	r3, [r7, #4]
 8001b64:	4b21      	ldr	r3, [pc, #132]	; (8001bec <SystemClock_Config+0xcc>)
 8001b66:	681b      	ldr	r3, [r3, #0]
 8001b68:	4a20      	ldr	r2, [pc, #128]	; (8001bec <SystemClock_Config+0xcc>)
 8001b6a:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8001b6e:	6013      	str	r3, [r2, #0]
 8001b70:	4b1e      	ldr	r3, [pc, #120]	; (8001bec <SystemClock_Config+0xcc>)
 8001b72:	681b      	ldr	r3, [r3, #0]
 8001b74:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8001b78:	607b      	str	r3, [r7, #4]
 8001b7a:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001b7c:	2302      	movs	r3, #2
 8001b7e:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001b80:	2301      	movs	r3, #1
 8001b82:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001b84:	2310      	movs	r3, #16
 8001b86:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001b88:	2302      	movs	r3, #2
 8001b8a:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8001b8c:	2300      	movs	r3, #0
 8001b8e:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 8001b90:	2308      	movs	r3, #8
 8001b92:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 100;
 8001b94:	2364      	movs	r3, #100	; 0x64
 8001b96:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001b98:	2302      	movs	r3, #2
 8001b9a:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8001b9c:	2304      	movs	r3, #4
 8001b9e:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001ba0:	f107 0320 	add.w	r3, r7, #32
 8001ba4:	4618      	mov	r0, r3
 8001ba6:	f004 f84d 	bl	8005c44 <HAL_RCC_OscConfig>
 8001baa:	4603      	mov	r3, r0
 8001bac:	2b00      	cmp	r3, #0
 8001bae:	d001      	beq.n	8001bb4 <SystemClock_Config+0x94>
  {
    Error_Handler();
 8001bb0:	f000 fa0c 	bl	8001fcc <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001bb4:	230f      	movs	r3, #15
 8001bb6:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001bb8:	2302      	movs	r3, #2
 8001bba:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001bbc:	2300      	movs	r3, #0
 8001bbe:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001bc0:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001bc4:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001bc6:	2300      	movs	r3, #0
 8001bc8:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 8001bca:	f107 030c 	add.w	r3, r7, #12
 8001bce:	2103      	movs	r1, #3
 8001bd0:	4618      	mov	r0, r3
 8001bd2:	f004 faaf 	bl	8006134 <HAL_RCC_ClockConfig>
 8001bd6:	4603      	mov	r3, r0
 8001bd8:	2b00      	cmp	r3, #0
 8001bda:	d001      	beq.n	8001be0 <SystemClock_Config+0xc0>
  {
    Error_Handler();
 8001bdc:	f000 f9f6 	bl	8001fcc <Error_Handler>
  }
}
 8001be0:	bf00      	nop
 8001be2:	3750      	adds	r7, #80	; 0x50
 8001be4:	46bd      	mov	sp, r7
 8001be6:	bd80      	pop	{r7, pc}
 8001be8:	40023800 	.word	0x40023800
 8001bec:	40007000 	.word	0x40007000

08001bf0 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8001bf0:	b580      	push	{r7, lr}
 8001bf2:	b084      	sub	sp, #16
 8001bf4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8001bf6:	463b      	mov	r3, r7
 8001bf8:	2200      	movs	r2, #0
 8001bfa:	601a      	str	r2, [r3, #0]
 8001bfc:	605a      	str	r2, [r3, #4]
 8001bfe:	609a      	str	r2, [r3, #8]
 8001c00:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 8001c02:	4b28      	ldr	r3, [pc, #160]	; (8001ca4 <MX_ADC1_Init+0xb4>)
 8001c04:	4a28      	ldr	r2, [pc, #160]	; (8001ca8 <MX_ADC1_Init+0xb8>)
 8001c06:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8001c08:	4b26      	ldr	r3, [pc, #152]	; (8001ca4 <MX_ADC1_Init+0xb4>)
 8001c0a:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8001c0e:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8001c10:	4b24      	ldr	r3, [pc, #144]	; (8001ca4 <MX_ADC1_Init+0xb4>)
 8001c12:	2200      	movs	r2, #0
 8001c14:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ENABLE;
 8001c16:	4b23      	ldr	r3, [pc, #140]	; (8001ca4 <MX_ADC1_Init+0xb4>)
 8001c18:	2201      	movs	r2, #1
 8001c1a:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = ENABLE;
 8001c1c:	4b21      	ldr	r3, [pc, #132]	; (8001ca4 <MX_ADC1_Init+0xb4>)
 8001c1e:	2201      	movs	r2, #1
 8001c20:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8001c22:	4b20      	ldr	r3, [pc, #128]	; (8001ca4 <MX_ADC1_Init+0xb4>)
 8001c24:	2200      	movs	r2, #0
 8001c26:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8001c2a:	4b1e      	ldr	r3, [pc, #120]	; (8001ca4 <MX_ADC1_Init+0xb4>)
 8001c2c:	2200      	movs	r2, #0
 8001c2e:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001c30:	4b1c      	ldr	r3, [pc, #112]	; (8001ca4 <MX_ADC1_Init+0xb4>)
 8001c32:	4a1e      	ldr	r2, [pc, #120]	; (8001cac <MX_ADC1_Init+0xbc>)
 8001c34:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001c36:	4b1b      	ldr	r3, [pc, #108]	; (8001ca4 <MX_ADC1_Init+0xb4>)
 8001c38:	2200      	movs	r2, #0
 8001c3a:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 2;
 8001c3c:	4b19      	ldr	r3, [pc, #100]	; (8001ca4 <MX_ADC1_Init+0xb4>)
 8001c3e:	2202      	movs	r2, #2
 8001c40:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8001c42:	4b18      	ldr	r3, [pc, #96]	; (8001ca4 <MX_ADC1_Init+0xb4>)
 8001c44:	2200      	movs	r2, #0
 8001c46:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001c4a:	4b16      	ldr	r3, [pc, #88]	; (8001ca4 <MX_ADC1_Init+0xb4>)
 8001c4c:	2201      	movs	r2, #1
 8001c4e:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001c50:	4814      	ldr	r0, [pc, #80]	; (8001ca4 <MX_ADC1_Init+0xb4>)
 8001c52:	f002 fdc7 	bl	80047e4 <HAL_ADC_Init>
 8001c56:	4603      	mov	r3, r0
 8001c58:	2b00      	cmp	r3, #0
 8001c5a:	d001      	beq.n	8001c60 <MX_ADC1_Init+0x70>
  {
    Error_Handler();
 8001c5c:	f000 f9b6 	bl	8001fcc <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_1;
 8001c60:	2301      	movs	r3, #1
 8001c62:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8001c64:	2301      	movs	r3, #1
 8001c66:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8001c68:	2300      	movs	r3, #0
 8001c6a:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001c6c:	463b      	mov	r3, r7
 8001c6e:	4619      	mov	r1, r3
 8001c70:	480c      	ldr	r0, [pc, #48]	; (8001ca4 <MX_ADC1_Init+0xb4>)
 8001c72:	f002 feff 	bl	8004a74 <HAL_ADC_ConfigChannel>
 8001c76:	4603      	mov	r3, r0
 8001c78:	2b00      	cmp	r3, #0
 8001c7a:	d001      	beq.n	8001c80 <MX_ADC1_Init+0x90>
  {
    Error_Handler();
 8001c7c:	f000 f9a6 	bl	8001fcc <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_4;
 8001c80:	2304      	movs	r3, #4
 8001c82:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 2;
 8001c84:	2302      	movs	r3, #2
 8001c86:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001c88:	463b      	mov	r3, r7
 8001c8a:	4619      	mov	r1, r3
 8001c8c:	4805      	ldr	r0, [pc, #20]	; (8001ca4 <MX_ADC1_Init+0xb4>)
 8001c8e:	f002 fef1 	bl	8004a74 <HAL_ADC_ConfigChannel>
 8001c92:	4603      	mov	r3, r0
 8001c94:	2b00      	cmp	r3, #0
 8001c96:	d001      	beq.n	8001c9c <MX_ADC1_Init+0xac>
  {
    Error_Handler();
 8001c98:	f000 f998 	bl	8001fcc <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8001c9c:	bf00      	nop
 8001c9e:	3710      	adds	r7, #16
 8001ca0:	46bd      	mov	sp, r7
 8001ca2:	bd80      	pop	{r7, pc}
 8001ca4:	200002c0 	.word	0x200002c0
 8001ca8:	40012000 	.word	0x40012000
 8001cac:	0f000001 	.word	0x0f000001

08001cb0 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8001cb0:	b580      	push	{r7, lr}
 8001cb2:	b086      	sub	sp, #24
 8001cb4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001cb6:	f107 0308 	add.w	r3, r7, #8
 8001cba:	2200      	movs	r2, #0
 8001cbc:	601a      	str	r2, [r3, #0]
 8001cbe:	605a      	str	r2, [r3, #4]
 8001cc0:	609a      	str	r2, [r3, #8]
 8001cc2:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001cc4:	463b      	mov	r3, r7
 8001cc6:	2200      	movs	r2, #0
 8001cc8:	601a      	str	r2, [r3, #0]
 8001cca:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8001ccc:	4b1e      	ldr	r3, [pc, #120]	; (8001d48 <MX_TIM1_Init+0x98>)
 8001cce:	4a1f      	ldr	r2, [pc, #124]	; (8001d4c <MX_TIM1_Init+0x9c>)
 8001cd0:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 100-1;
 8001cd2:	4b1d      	ldr	r3, [pc, #116]	; (8001d48 <MX_TIM1_Init+0x98>)
 8001cd4:	2263      	movs	r2, #99	; 0x63
 8001cd6:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001cd8:	4b1b      	ldr	r3, [pc, #108]	; (8001d48 <MX_TIM1_Init+0x98>)
 8001cda:	2200      	movs	r2, #0
 8001cdc:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 0xffff-1;
 8001cde:	4b1a      	ldr	r3, [pc, #104]	; (8001d48 <MX_TIM1_Init+0x98>)
 8001ce0:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 8001ce4:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001ce6:	4b18      	ldr	r3, [pc, #96]	; (8001d48 <MX_TIM1_Init+0x98>)
 8001ce8:	2200      	movs	r2, #0
 8001cea:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8001cec:	4b16      	ldr	r3, [pc, #88]	; (8001d48 <MX_TIM1_Init+0x98>)
 8001cee:	2200      	movs	r2, #0
 8001cf0:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001cf2:	4b15      	ldr	r3, [pc, #84]	; (8001d48 <MX_TIM1_Init+0x98>)
 8001cf4:	2200      	movs	r2, #0
 8001cf6:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8001cf8:	4813      	ldr	r0, [pc, #76]	; (8001d48 <MX_TIM1_Init+0x98>)
 8001cfa:	f004 fbfb 	bl	80064f4 <HAL_TIM_Base_Init>
 8001cfe:	4603      	mov	r3, r0
 8001d00:	2b00      	cmp	r3, #0
 8001d02:	d001      	beq.n	8001d08 <MX_TIM1_Init+0x58>
  {
    Error_Handler();
 8001d04:	f000 f962 	bl	8001fcc <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001d08:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001d0c:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8001d0e:	f107 0308 	add.w	r3, r7, #8
 8001d12:	4619      	mov	r1, r3
 8001d14:	480c      	ldr	r0, [pc, #48]	; (8001d48 <MX_TIM1_Init+0x98>)
 8001d16:	f004 fc97 	bl	8006648 <HAL_TIM_ConfigClockSource>
 8001d1a:	4603      	mov	r3, r0
 8001d1c:	2b00      	cmp	r3, #0
 8001d1e:	d001      	beq.n	8001d24 <MX_TIM1_Init+0x74>
  {
    Error_Handler();
 8001d20:	f000 f954 	bl	8001fcc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001d24:	2300      	movs	r3, #0
 8001d26:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001d28:	2300      	movs	r3, #0
 8001d2a:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8001d2c:	463b      	mov	r3, r7
 8001d2e:	4619      	mov	r1, r3
 8001d30:	4805      	ldr	r0, [pc, #20]	; (8001d48 <MX_TIM1_Init+0x98>)
 8001d32:	f004 fe77 	bl	8006a24 <HAL_TIMEx_MasterConfigSynchronization>
 8001d36:	4603      	mov	r3, r0
 8001d38:	2b00      	cmp	r3, #0
 8001d3a:	d001      	beq.n	8001d40 <MX_TIM1_Init+0x90>
  {
    Error_Handler();
 8001d3c:	f000 f946 	bl	8001fcc <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 8001d40:	bf00      	nop
 8001d42:	3718      	adds	r7, #24
 8001d44:	46bd      	mov	sp, r7
 8001d46:	bd80      	pop	{r7, pc}
 8001d48:	20000368 	.word	0x20000368
 8001d4c:	40010000 	.word	0x40010000

08001d50 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8001d50:	b580      	push	{r7, lr}
 8001d52:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8001d54:	4b11      	ldr	r3, [pc, #68]	; (8001d9c <MX_USART1_UART_Init+0x4c>)
 8001d56:	4a12      	ldr	r2, [pc, #72]	; (8001da0 <MX_USART1_UART_Init+0x50>)
 8001d58:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8001d5a:	4b10      	ldr	r3, [pc, #64]	; (8001d9c <MX_USART1_UART_Init+0x4c>)
 8001d5c:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001d60:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001d62:	4b0e      	ldr	r3, [pc, #56]	; (8001d9c <MX_USART1_UART_Init+0x4c>)
 8001d64:	2200      	movs	r2, #0
 8001d66:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001d68:	4b0c      	ldr	r3, [pc, #48]	; (8001d9c <MX_USART1_UART_Init+0x4c>)
 8001d6a:	2200      	movs	r2, #0
 8001d6c:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8001d6e:	4b0b      	ldr	r3, [pc, #44]	; (8001d9c <MX_USART1_UART_Init+0x4c>)
 8001d70:	2200      	movs	r2, #0
 8001d72:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001d74:	4b09      	ldr	r3, [pc, #36]	; (8001d9c <MX_USART1_UART_Init+0x4c>)
 8001d76:	220c      	movs	r2, #12
 8001d78:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001d7a:	4b08      	ldr	r3, [pc, #32]	; (8001d9c <MX_USART1_UART_Init+0x4c>)
 8001d7c:	2200      	movs	r2, #0
 8001d7e:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001d80:	4b06      	ldr	r3, [pc, #24]	; (8001d9c <MX_USART1_UART_Init+0x4c>)
 8001d82:	2200      	movs	r2, #0
 8001d84:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8001d86:	4805      	ldr	r0, [pc, #20]	; (8001d9c <MX_USART1_UART_Init+0x4c>)
 8001d88:	f004 feba 	bl	8006b00 <HAL_UART_Init>
 8001d8c:	4603      	mov	r3, r0
 8001d8e:	2b00      	cmp	r3, #0
 8001d90:	d001      	beq.n	8001d96 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8001d92:	f000 f91b 	bl	8001fcc <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8001d96:	bf00      	nop
 8001d98:	bd80      	pop	{r7, pc}
 8001d9a:	bf00      	nop
 8001d9c:	200003b0 	.word	0x200003b0
 8001da0:	40011000 	.word	0x40011000

08001da4 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8001da4:	b580      	push	{r7, lr}
 8001da6:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001da8:	4b11      	ldr	r3, [pc, #68]	; (8001df0 <MX_USART2_UART_Init+0x4c>)
 8001daa:	4a12      	ldr	r2, [pc, #72]	; (8001df4 <MX_USART2_UART_Init+0x50>)
 8001dac:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8001dae:	4b10      	ldr	r3, [pc, #64]	; (8001df0 <MX_USART2_UART_Init+0x4c>)
 8001db0:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001db4:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001db6:	4b0e      	ldr	r3, [pc, #56]	; (8001df0 <MX_USART2_UART_Init+0x4c>)
 8001db8:	2200      	movs	r2, #0
 8001dba:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001dbc:	4b0c      	ldr	r3, [pc, #48]	; (8001df0 <MX_USART2_UART_Init+0x4c>)
 8001dbe:	2200      	movs	r2, #0
 8001dc0:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001dc2:	4b0b      	ldr	r3, [pc, #44]	; (8001df0 <MX_USART2_UART_Init+0x4c>)
 8001dc4:	2200      	movs	r2, #0
 8001dc6:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001dc8:	4b09      	ldr	r3, [pc, #36]	; (8001df0 <MX_USART2_UART_Init+0x4c>)
 8001dca:	220c      	movs	r2, #12
 8001dcc:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001dce:	4b08      	ldr	r3, [pc, #32]	; (8001df0 <MX_USART2_UART_Init+0x4c>)
 8001dd0:	2200      	movs	r2, #0
 8001dd2:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001dd4:	4b06      	ldr	r3, [pc, #24]	; (8001df0 <MX_USART2_UART_Init+0x4c>)
 8001dd6:	2200      	movs	r2, #0
 8001dd8:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001dda:	4805      	ldr	r0, [pc, #20]	; (8001df0 <MX_USART2_UART_Init+0x4c>)
 8001ddc:	f004 fe90 	bl	8006b00 <HAL_UART_Init>
 8001de0:	4603      	mov	r3, r0
 8001de2:	2b00      	cmp	r3, #0
 8001de4:	d001      	beq.n	8001dea <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8001de6:	f000 f8f1 	bl	8001fcc <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8001dea:	bf00      	nop
 8001dec:	bd80      	pop	{r7, pc}
 8001dee:	bf00      	nop
 8001df0:	200003f8 	.word	0x200003f8
 8001df4:	40004400 	.word	0x40004400

08001df8 <MX_USART6_UART_Init>:
  * @brief USART6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART6_UART_Init(void)
{
 8001df8:	b580      	push	{r7, lr}
 8001dfa:	af00      	add	r7, sp, #0
  /* USER CODE END USART6_Init 0 */

  /* USER CODE BEGIN USART6_Init 1 */

  /* USER CODE END USART6_Init 1 */
  huart6.Instance = USART6;
 8001dfc:	4b11      	ldr	r3, [pc, #68]	; (8001e44 <MX_USART6_UART_Init+0x4c>)
 8001dfe:	4a12      	ldr	r2, [pc, #72]	; (8001e48 <MX_USART6_UART_Init+0x50>)
 8001e00:	601a      	str	r2, [r3, #0]
  huart6.Init.BaudRate = 115200;
 8001e02:	4b10      	ldr	r3, [pc, #64]	; (8001e44 <MX_USART6_UART_Init+0x4c>)
 8001e04:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001e08:	605a      	str	r2, [r3, #4]
  huart6.Init.WordLength = UART_WORDLENGTH_8B;
 8001e0a:	4b0e      	ldr	r3, [pc, #56]	; (8001e44 <MX_USART6_UART_Init+0x4c>)
 8001e0c:	2200      	movs	r2, #0
 8001e0e:	609a      	str	r2, [r3, #8]
  huart6.Init.StopBits = UART_STOPBITS_1;
 8001e10:	4b0c      	ldr	r3, [pc, #48]	; (8001e44 <MX_USART6_UART_Init+0x4c>)
 8001e12:	2200      	movs	r2, #0
 8001e14:	60da      	str	r2, [r3, #12]
  huart6.Init.Parity = UART_PARITY_NONE;
 8001e16:	4b0b      	ldr	r3, [pc, #44]	; (8001e44 <MX_USART6_UART_Init+0x4c>)
 8001e18:	2200      	movs	r2, #0
 8001e1a:	611a      	str	r2, [r3, #16]
  huart6.Init.Mode = UART_MODE_TX_RX;
 8001e1c:	4b09      	ldr	r3, [pc, #36]	; (8001e44 <MX_USART6_UART_Init+0x4c>)
 8001e1e:	220c      	movs	r2, #12
 8001e20:	615a      	str	r2, [r3, #20]
  huart6.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001e22:	4b08      	ldr	r3, [pc, #32]	; (8001e44 <MX_USART6_UART_Init+0x4c>)
 8001e24:	2200      	movs	r2, #0
 8001e26:	619a      	str	r2, [r3, #24]
  huart6.Init.OverSampling = UART_OVERSAMPLING_16;
 8001e28:	4b06      	ldr	r3, [pc, #24]	; (8001e44 <MX_USART6_UART_Init+0x4c>)
 8001e2a:	2200      	movs	r2, #0
 8001e2c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart6) != HAL_OK)
 8001e2e:	4805      	ldr	r0, [pc, #20]	; (8001e44 <MX_USART6_UART_Init+0x4c>)
 8001e30:	f004 fe66 	bl	8006b00 <HAL_UART_Init>
 8001e34:	4603      	mov	r3, r0
 8001e36:	2b00      	cmp	r3, #0
 8001e38:	d001      	beq.n	8001e3e <MX_USART6_UART_Init+0x46>
  {
    Error_Handler();
 8001e3a:	f000 f8c7 	bl	8001fcc <Error_Handler>
  }
  /* USER CODE BEGIN USART6_Init 2 */

  /* USER CODE END USART6_Init 2 */

}
 8001e3e:	bf00      	nop
 8001e40:	bd80      	pop	{r7, pc}
 8001e42:	bf00      	nop
 8001e44:	20000440 	.word	0x20000440
 8001e48:	40011400 	.word	0x40011400

08001e4c <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8001e4c:	b580      	push	{r7, lr}
 8001e4e:	b082      	sub	sp, #8
 8001e50:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8001e52:	2300      	movs	r3, #0
 8001e54:	607b      	str	r3, [r7, #4]
 8001e56:	4b1b      	ldr	r3, [pc, #108]	; (8001ec4 <MX_DMA_Init+0x78>)
 8001e58:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e5a:	4a1a      	ldr	r2, [pc, #104]	; (8001ec4 <MX_DMA_Init+0x78>)
 8001e5c:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8001e60:	6313      	str	r3, [r2, #48]	; 0x30
 8001e62:	4b18      	ldr	r3, [pc, #96]	; (8001ec4 <MX_DMA_Init+0x78>)
 8001e64:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e66:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001e6a:	607b      	str	r3, [r7, #4]
 8001e6c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA2_CLK_ENABLE();
 8001e6e:	2300      	movs	r3, #0
 8001e70:	603b      	str	r3, [r7, #0]
 8001e72:	4b14      	ldr	r3, [pc, #80]	; (8001ec4 <MX_DMA_Init+0x78>)
 8001e74:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e76:	4a13      	ldr	r2, [pc, #76]	; (8001ec4 <MX_DMA_Init+0x78>)
 8001e78:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8001e7c:	6313      	str	r3, [r2, #48]	; 0x30
 8001e7e:	4b11      	ldr	r3, [pc, #68]	; (8001ec4 <MX_DMA_Init+0x78>)
 8001e80:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e82:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001e86:	603b      	str	r3, [r7, #0]
 8001e88:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Stream5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream5_IRQn, 0, 0);
 8001e8a:	2200      	movs	r2, #0
 8001e8c:	2100      	movs	r1, #0
 8001e8e:	2010      	movs	r0, #16
 8001e90:	f003 f97b 	bl	800518a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream5_IRQn);
 8001e94:	2010      	movs	r0, #16
 8001e96:	f003 f994 	bl	80051c2 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 0, 0);
 8001e9a:	2200      	movs	r2, #0
 8001e9c:	2100      	movs	r1, #0
 8001e9e:	2038      	movs	r0, #56	; 0x38
 8001ea0:	f003 f973 	bl	800518a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 8001ea4:	2038      	movs	r0, #56	; 0x38
 8001ea6:	f003 f98c 	bl	80051c2 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream2_IRQn, 0, 0);
 8001eaa:	2200      	movs	r2, #0
 8001eac:	2100      	movs	r1, #0
 8001eae:	203a      	movs	r0, #58	; 0x3a
 8001eb0:	f003 f96b 	bl	800518a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream2_IRQn);
 8001eb4:	203a      	movs	r0, #58	; 0x3a
 8001eb6:	f003 f984 	bl	80051c2 <HAL_NVIC_EnableIRQ>

}
 8001eba:	bf00      	nop
 8001ebc:	3708      	adds	r7, #8
 8001ebe:	46bd      	mov	sp, r7
 8001ec0:	bd80      	pop	{r7, pc}
 8001ec2:	bf00      	nop
 8001ec4:	40023800 	.word	0x40023800

08001ec8 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001ec8:	b580      	push	{r7, lr}
 8001eca:	b088      	sub	sp, #32
 8001ecc:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001ece:	f107 030c 	add.w	r3, r7, #12
 8001ed2:	2200      	movs	r2, #0
 8001ed4:	601a      	str	r2, [r3, #0]
 8001ed6:	605a      	str	r2, [r3, #4]
 8001ed8:	609a      	str	r2, [r3, #8]
 8001eda:	60da      	str	r2, [r3, #12]
 8001edc:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001ede:	2300      	movs	r3, #0
 8001ee0:	60bb      	str	r3, [r7, #8]
 8001ee2:	4b37      	ldr	r3, [pc, #220]	; (8001fc0 <MX_GPIO_Init+0xf8>)
 8001ee4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ee6:	4a36      	ldr	r2, [pc, #216]	; (8001fc0 <MX_GPIO_Init+0xf8>)
 8001ee8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001eec:	6313      	str	r3, [r2, #48]	; 0x30
 8001eee:	4b34      	ldr	r3, [pc, #208]	; (8001fc0 <MX_GPIO_Init+0xf8>)
 8001ef0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ef2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001ef6:	60bb      	str	r3, [r7, #8]
 8001ef8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001efa:	2300      	movs	r3, #0
 8001efc:	607b      	str	r3, [r7, #4]
 8001efe:	4b30      	ldr	r3, [pc, #192]	; (8001fc0 <MX_GPIO_Init+0xf8>)
 8001f00:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f02:	4a2f      	ldr	r2, [pc, #188]	; (8001fc0 <MX_GPIO_Init+0xf8>)
 8001f04:	f043 0301 	orr.w	r3, r3, #1
 8001f08:	6313      	str	r3, [r2, #48]	; 0x30
 8001f0a:	4b2d      	ldr	r3, [pc, #180]	; (8001fc0 <MX_GPIO_Init+0xf8>)
 8001f0c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f0e:	f003 0301 	and.w	r3, r3, #1
 8001f12:	607b      	str	r3, [r7, #4]
 8001f14:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001f16:	2300      	movs	r3, #0
 8001f18:	603b      	str	r3, [r7, #0]
 8001f1a:	4b29      	ldr	r3, [pc, #164]	; (8001fc0 <MX_GPIO_Init+0xf8>)
 8001f1c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f1e:	4a28      	ldr	r2, [pc, #160]	; (8001fc0 <MX_GPIO_Init+0xf8>)
 8001f20:	f043 0302 	orr.w	r3, r3, #2
 8001f24:	6313      	str	r3, [r2, #48]	; 0x30
 8001f26:	4b26      	ldr	r3, [pc, #152]	; (8001fc0 <MX_GPIO_Init+0xf8>)
 8001f28:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f2a:	f003 0302 	and.w	r3, r3, #2
 8001f2e:	603b      	str	r3, [r7, #0]
 8001f30:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LCD_RST_GPIO_Port, LCD_RST_Pin, GPIO_PIN_RESET);
 8001f32:	2200      	movs	r2, #0
 8001f34:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001f38:	4822      	ldr	r0, [pc, #136]	; (8001fc4 <MX_GPIO_Init+0xfc>)
 8001f3a:	f003 fe69 	bl	8005c10 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, MUL_SCK_Pin|MUL_Latch_Pin|MUL_MOSI_Pin|LCD_CS_Pin
 8001f3e:	2200      	movs	r2, #0
 8001f40:	f44f 71fc 	mov.w	r1, #504	; 0x1f8
 8001f44:	4820      	ldr	r0, [pc, #128]	; (8001fc8 <MX_GPIO_Init+0x100>)
 8001f46:	f003 fe63 	bl	8005c10 <HAL_GPIO_WritePin>
                          |LCD_RS_Pin|LCD_WR_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin : DHT22_Pin */
  GPIO_InitStruct.Pin = DHT22_Pin;
 8001f4a:	2301      	movs	r3, #1
 8001f4c:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001f4e:	2300      	movs	r3, #0
 8001f50:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f52:	2300      	movs	r3, #0
 8001f54:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(DHT22_GPIO_Port, &GPIO_InitStruct);
 8001f56:	f107 030c 	add.w	r3, r7, #12
 8001f5a:	4619      	mov	r1, r3
 8001f5c:	4819      	ldr	r0, [pc, #100]	; (8001fc4 <MX_GPIO_Init+0xfc>)
 8001f5e:	f003 fcbb 	bl	80058d8 <HAL_GPIO_Init>

  /*Configure GPIO pin : LCD_RST_Pin */
  GPIO_InitStruct.Pin = LCD_RST_Pin;
 8001f62:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8001f66:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001f68:	2301      	movs	r3, #1
 8001f6a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f6c:	2300      	movs	r3, #0
 8001f6e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001f70:	2300      	movs	r3, #0
 8001f72:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(LCD_RST_GPIO_Port, &GPIO_InitStruct);
 8001f74:	f107 030c 	add.w	r3, r7, #12
 8001f78:	4619      	mov	r1, r3
 8001f7a:	4812      	ldr	r0, [pc, #72]	; (8001fc4 <MX_GPIO_Init+0xfc>)
 8001f7c:	f003 fcac 	bl	80058d8 <HAL_GPIO_Init>

  /*Configure GPIO pins : MUL_SCK_Pin MUL_Latch_Pin MUL_MOSI_Pin LCD_CS_Pin
                           LCD_RS_Pin LCD_WR_Pin */
  GPIO_InitStruct.Pin = MUL_SCK_Pin|MUL_Latch_Pin|MUL_MOSI_Pin|LCD_CS_Pin
 8001f80:	f44f 73fc 	mov.w	r3, #504	; 0x1f8
 8001f84:	60fb      	str	r3, [r7, #12]
                          |LCD_RS_Pin|LCD_WR_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001f86:	2301      	movs	r3, #1
 8001f88:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f8a:	2300      	movs	r3, #0
 8001f8c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001f8e:	2300      	movs	r3, #0
 8001f90:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001f92:	f107 030c 	add.w	r3, r7, #12
 8001f96:	4619      	mov	r1, r3
 8001f98:	480b      	ldr	r0, [pc, #44]	; (8001fc8 <MX_GPIO_Init+0x100>)
 8001f9a:	f003 fc9d 	bl	80058d8 <HAL_GPIO_Init>

  /*Configure GPIO pin : LCD_RD_Pin */
  GPIO_InitStruct.Pin = LCD_RD_Pin;
 8001f9e:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001fa2:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001fa4:	2300      	movs	r3, #0
 8001fa6:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001fa8:	2300      	movs	r3, #0
 8001faa:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(LCD_RD_GPIO_Port, &GPIO_InitStruct);
 8001fac:	f107 030c 	add.w	r3, r7, #12
 8001fb0:	4619      	mov	r1, r3
 8001fb2:	4805      	ldr	r0, [pc, #20]	; (8001fc8 <MX_GPIO_Init+0x100>)
 8001fb4:	f003 fc90 	bl	80058d8 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8001fb8:	bf00      	nop
 8001fba:	3720      	adds	r7, #32
 8001fbc:	46bd      	mov	sp, r7
 8001fbe:	bd80      	pop	{r7, pc}
 8001fc0:	40023800 	.word	0x40023800
 8001fc4:	40020000 	.word	0x40020000
 8001fc8:	40020400 	.word	0x40020400

08001fcc <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001fcc:	b480      	push	{r7}
 8001fce:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 8001fd0:	b672      	cpsid	i
}
 8001fd2:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001fd4:	e7fe      	b.n	8001fd4 <Error_Handler+0x8>
	...

08001fd8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001fd8:	b480      	push	{r7}
 8001fda:	b083      	sub	sp, #12
 8001fdc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001fde:	2300      	movs	r3, #0
 8001fe0:	607b      	str	r3, [r7, #4]
 8001fe2:	4b10      	ldr	r3, [pc, #64]	; (8002024 <HAL_MspInit+0x4c>)
 8001fe4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001fe6:	4a0f      	ldr	r2, [pc, #60]	; (8002024 <HAL_MspInit+0x4c>)
 8001fe8:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001fec:	6453      	str	r3, [r2, #68]	; 0x44
 8001fee:	4b0d      	ldr	r3, [pc, #52]	; (8002024 <HAL_MspInit+0x4c>)
 8001ff0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001ff2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001ff6:	607b      	str	r3, [r7, #4]
 8001ff8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001ffa:	2300      	movs	r3, #0
 8001ffc:	603b      	str	r3, [r7, #0]
 8001ffe:	4b09      	ldr	r3, [pc, #36]	; (8002024 <HAL_MspInit+0x4c>)
 8002000:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002002:	4a08      	ldr	r2, [pc, #32]	; (8002024 <HAL_MspInit+0x4c>)
 8002004:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002008:	6413      	str	r3, [r2, #64]	; 0x40
 800200a:	4b06      	ldr	r3, [pc, #24]	; (8002024 <HAL_MspInit+0x4c>)
 800200c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800200e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002012:	603b      	str	r3, [r7, #0]
 8002014:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002016:	bf00      	nop
 8002018:	370c      	adds	r7, #12
 800201a:	46bd      	mov	sp, r7
 800201c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002020:	4770      	bx	lr
 8002022:	bf00      	nop
 8002024:	40023800 	.word	0x40023800

08002028 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8002028:	b580      	push	{r7, lr}
 800202a:	b08a      	sub	sp, #40	; 0x28
 800202c:	af00      	add	r7, sp, #0
 800202e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002030:	f107 0314 	add.w	r3, r7, #20
 8002034:	2200      	movs	r2, #0
 8002036:	601a      	str	r2, [r3, #0]
 8002038:	605a      	str	r2, [r3, #4]
 800203a:	609a      	str	r2, [r3, #8]
 800203c:	60da      	str	r2, [r3, #12]
 800203e:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8002040:	687b      	ldr	r3, [r7, #4]
 8002042:	681b      	ldr	r3, [r3, #0]
 8002044:	4a2f      	ldr	r2, [pc, #188]	; (8002104 <HAL_ADC_MspInit+0xdc>)
 8002046:	4293      	cmp	r3, r2
 8002048:	d157      	bne.n	80020fa <HAL_ADC_MspInit+0xd2>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 800204a:	2300      	movs	r3, #0
 800204c:	613b      	str	r3, [r7, #16]
 800204e:	4b2e      	ldr	r3, [pc, #184]	; (8002108 <HAL_ADC_MspInit+0xe0>)
 8002050:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002052:	4a2d      	ldr	r2, [pc, #180]	; (8002108 <HAL_ADC_MspInit+0xe0>)
 8002054:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002058:	6453      	str	r3, [r2, #68]	; 0x44
 800205a:	4b2b      	ldr	r3, [pc, #172]	; (8002108 <HAL_ADC_MspInit+0xe0>)
 800205c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800205e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002062:	613b      	str	r3, [r7, #16]
 8002064:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002066:	2300      	movs	r3, #0
 8002068:	60fb      	str	r3, [r7, #12]
 800206a:	4b27      	ldr	r3, [pc, #156]	; (8002108 <HAL_ADC_MspInit+0xe0>)
 800206c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800206e:	4a26      	ldr	r2, [pc, #152]	; (8002108 <HAL_ADC_MspInit+0xe0>)
 8002070:	f043 0301 	orr.w	r3, r3, #1
 8002074:	6313      	str	r3, [r2, #48]	; 0x30
 8002076:	4b24      	ldr	r3, [pc, #144]	; (8002108 <HAL_ADC_MspInit+0xe0>)
 8002078:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800207a:	f003 0301 	and.w	r3, r3, #1
 800207e:	60fb      	str	r3, [r7, #12]
 8002080:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA1     ------> ADC1_IN1
    PA4     ------> ADC1_IN4
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_4;
 8002082:	2312      	movs	r3, #18
 8002084:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002086:	2303      	movs	r3, #3
 8002088:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800208a:	2300      	movs	r3, #0
 800208c:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800208e:	f107 0314 	add.w	r3, r7, #20
 8002092:	4619      	mov	r1, r3
 8002094:	481d      	ldr	r0, [pc, #116]	; (800210c <HAL_ADC_MspInit+0xe4>)
 8002096:	f003 fc1f 	bl	80058d8 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA2_Stream0;
 800209a:	4b1d      	ldr	r3, [pc, #116]	; (8002110 <HAL_ADC_MspInit+0xe8>)
 800209c:	4a1d      	ldr	r2, [pc, #116]	; (8002114 <HAL_ADC_MspInit+0xec>)
 800209e:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Channel = DMA_CHANNEL_0;
 80020a0:	4b1b      	ldr	r3, [pc, #108]	; (8002110 <HAL_ADC_MspInit+0xe8>)
 80020a2:	2200      	movs	r2, #0
 80020a4:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80020a6:	4b1a      	ldr	r3, [pc, #104]	; (8002110 <HAL_ADC_MspInit+0xe8>)
 80020a8:	2200      	movs	r2, #0
 80020aa:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 80020ac:	4b18      	ldr	r3, [pc, #96]	; (8002110 <HAL_ADC_MspInit+0xe8>)
 80020ae:	2200      	movs	r2, #0
 80020b0:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 80020b2:	4b17      	ldr	r3, [pc, #92]	; (8002110 <HAL_ADC_MspInit+0xe8>)
 80020b4:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80020b8:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 80020ba:	4b15      	ldr	r3, [pc, #84]	; (8002110 <HAL_ADC_MspInit+0xe8>)
 80020bc:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80020c0:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 80020c2:	4b13      	ldr	r3, [pc, #76]	; (8002110 <HAL_ADC_MspInit+0xe8>)
 80020c4:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80020c8:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 80020ca:	4b11      	ldr	r3, [pc, #68]	; (8002110 <HAL_ADC_MspInit+0xe8>)
 80020cc:	f44f 7280 	mov.w	r2, #256	; 0x100
 80020d0:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 80020d2:	4b0f      	ldr	r3, [pc, #60]	; (8002110 <HAL_ADC_MspInit+0xe8>)
 80020d4:	2200      	movs	r2, #0
 80020d6:	621a      	str	r2, [r3, #32]
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80020d8:	4b0d      	ldr	r3, [pc, #52]	; (8002110 <HAL_ADC_MspInit+0xe8>)
 80020da:	2200      	movs	r2, #0
 80020dc:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 80020de:	480c      	ldr	r0, [pc, #48]	; (8002110 <HAL_ADC_MspInit+0xe8>)
 80020e0:	f003 f88a 	bl	80051f8 <HAL_DMA_Init>
 80020e4:	4603      	mov	r3, r0
 80020e6:	2b00      	cmp	r3, #0
 80020e8:	d001      	beq.n	80020ee <HAL_ADC_MspInit+0xc6>
    {
      Error_Handler();
 80020ea:	f7ff ff6f 	bl	8001fcc <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 80020ee:	687b      	ldr	r3, [r7, #4]
 80020f0:	4a07      	ldr	r2, [pc, #28]	; (8002110 <HAL_ADC_MspInit+0xe8>)
 80020f2:	639a      	str	r2, [r3, #56]	; 0x38
 80020f4:	4a06      	ldr	r2, [pc, #24]	; (8002110 <HAL_ADC_MspInit+0xe8>)
 80020f6:	687b      	ldr	r3, [r7, #4]
 80020f8:	6393      	str	r3, [r2, #56]	; 0x38
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 80020fa:	bf00      	nop
 80020fc:	3728      	adds	r7, #40	; 0x28
 80020fe:	46bd      	mov	sp, r7
 8002100:	bd80      	pop	{r7, pc}
 8002102:	bf00      	nop
 8002104:	40012000 	.word	0x40012000
 8002108:	40023800 	.word	0x40023800
 800210c:	40020000 	.word	0x40020000
 8002110:	20000308 	.word	0x20000308
 8002114:	40026410 	.word	0x40026410

08002118 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8002118:	b480      	push	{r7}
 800211a:	b085      	sub	sp, #20
 800211c:	af00      	add	r7, sp, #0
 800211e:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 8002120:	687b      	ldr	r3, [r7, #4]
 8002122:	681b      	ldr	r3, [r3, #0]
 8002124:	4a0b      	ldr	r2, [pc, #44]	; (8002154 <HAL_TIM_Base_MspInit+0x3c>)
 8002126:	4293      	cmp	r3, r2
 8002128:	d10d      	bne.n	8002146 <HAL_TIM_Base_MspInit+0x2e>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 800212a:	2300      	movs	r3, #0
 800212c:	60fb      	str	r3, [r7, #12]
 800212e:	4b0a      	ldr	r3, [pc, #40]	; (8002158 <HAL_TIM_Base_MspInit+0x40>)
 8002130:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002132:	4a09      	ldr	r2, [pc, #36]	; (8002158 <HAL_TIM_Base_MspInit+0x40>)
 8002134:	f043 0301 	orr.w	r3, r3, #1
 8002138:	6453      	str	r3, [r2, #68]	; 0x44
 800213a:	4b07      	ldr	r3, [pc, #28]	; (8002158 <HAL_TIM_Base_MspInit+0x40>)
 800213c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800213e:	f003 0301 	and.w	r3, r3, #1
 8002142:	60fb      	str	r3, [r7, #12]
 8002144:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }

}
 8002146:	bf00      	nop
 8002148:	3714      	adds	r7, #20
 800214a:	46bd      	mov	sp, r7
 800214c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002150:	4770      	bx	lr
 8002152:	bf00      	nop
 8002154:	40010000 	.word	0x40010000
 8002158:	40023800 	.word	0x40023800

0800215c <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 800215c:	b580      	push	{r7, lr}
 800215e:	b08e      	sub	sp, #56	; 0x38
 8002160:	af00      	add	r7, sp, #0
 8002162:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002164:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002168:	2200      	movs	r2, #0
 800216a:	601a      	str	r2, [r3, #0]
 800216c:	605a      	str	r2, [r3, #4]
 800216e:	609a      	str	r2, [r3, #8]
 8002170:	60da      	str	r2, [r3, #12]
 8002172:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART1)
 8002174:	687b      	ldr	r3, [r7, #4]
 8002176:	681b      	ldr	r3, [r3, #0]
 8002178:	4a7b      	ldr	r2, [pc, #492]	; (8002368 <HAL_UART_MspInit+0x20c>)
 800217a:	4293      	cmp	r3, r2
 800217c:	d15c      	bne.n	8002238 <HAL_UART_MspInit+0xdc>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 800217e:	2300      	movs	r3, #0
 8002180:	623b      	str	r3, [r7, #32]
 8002182:	4b7a      	ldr	r3, [pc, #488]	; (800236c <HAL_UART_MspInit+0x210>)
 8002184:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002186:	4a79      	ldr	r2, [pc, #484]	; (800236c <HAL_UART_MspInit+0x210>)
 8002188:	f043 0310 	orr.w	r3, r3, #16
 800218c:	6453      	str	r3, [r2, #68]	; 0x44
 800218e:	4b77      	ldr	r3, [pc, #476]	; (800236c <HAL_UART_MspInit+0x210>)
 8002190:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002192:	f003 0310 	and.w	r3, r3, #16
 8002196:	623b      	str	r3, [r7, #32]
 8002198:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800219a:	2300      	movs	r3, #0
 800219c:	61fb      	str	r3, [r7, #28]
 800219e:	4b73      	ldr	r3, [pc, #460]	; (800236c <HAL_UART_MspInit+0x210>)
 80021a0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80021a2:	4a72      	ldr	r2, [pc, #456]	; (800236c <HAL_UART_MspInit+0x210>)
 80021a4:	f043 0301 	orr.w	r3, r3, #1
 80021a8:	6313      	str	r3, [r2, #48]	; 0x30
 80021aa:	4b70      	ldr	r3, [pc, #448]	; (800236c <HAL_UART_MspInit+0x210>)
 80021ac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80021ae:	f003 0301 	and.w	r3, r3, #1
 80021b2:	61fb      	str	r3, [r7, #28]
 80021b4:	69fb      	ldr	r3, [r7, #28]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 80021b6:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 80021ba:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80021bc:	2302      	movs	r3, #2
 80021be:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80021c0:	2300      	movs	r3, #0
 80021c2:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80021c4:	2303      	movs	r3, #3
 80021c6:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 80021c8:	2307      	movs	r3, #7
 80021ca:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80021cc:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80021d0:	4619      	mov	r1, r3
 80021d2:	4867      	ldr	r0, [pc, #412]	; (8002370 <HAL_UART_MspInit+0x214>)
 80021d4:	f003 fb80 	bl	80058d8 <HAL_GPIO_Init>

    /* USART1 DMA Init */
    /* USART1_RX Init */
    hdma_usart1_rx.Instance = DMA2_Stream2;
 80021d8:	4b66      	ldr	r3, [pc, #408]	; (8002374 <HAL_UART_MspInit+0x218>)
 80021da:	4a67      	ldr	r2, [pc, #412]	; (8002378 <HAL_UART_MspInit+0x21c>)
 80021dc:	601a      	str	r2, [r3, #0]
    hdma_usart1_rx.Init.Channel = DMA_CHANNEL_4;
 80021de:	4b65      	ldr	r3, [pc, #404]	; (8002374 <HAL_UART_MspInit+0x218>)
 80021e0:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80021e4:	605a      	str	r2, [r3, #4]
    hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80021e6:	4b63      	ldr	r3, [pc, #396]	; (8002374 <HAL_UART_MspInit+0x218>)
 80021e8:	2200      	movs	r2, #0
 80021ea:	609a      	str	r2, [r3, #8]
    hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 80021ec:	4b61      	ldr	r3, [pc, #388]	; (8002374 <HAL_UART_MspInit+0x218>)
 80021ee:	2200      	movs	r2, #0
 80021f0:	60da      	str	r2, [r3, #12]
    hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 80021f2:	4b60      	ldr	r3, [pc, #384]	; (8002374 <HAL_UART_MspInit+0x218>)
 80021f4:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80021f8:	611a      	str	r2, [r3, #16]
    hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80021fa:	4b5e      	ldr	r3, [pc, #376]	; (8002374 <HAL_UART_MspInit+0x218>)
 80021fc:	2200      	movs	r2, #0
 80021fe:	615a      	str	r2, [r3, #20]
    hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002200:	4b5c      	ldr	r3, [pc, #368]	; (8002374 <HAL_UART_MspInit+0x218>)
 8002202:	2200      	movs	r2, #0
 8002204:	619a      	str	r2, [r3, #24]
    hdma_usart1_rx.Init.Mode = DMA_CIRCULAR;
 8002206:	4b5b      	ldr	r3, [pc, #364]	; (8002374 <HAL_UART_MspInit+0x218>)
 8002208:	f44f 7280 	mov.w	r2, #256	; 0x100
 800220c:	61da      	str	r2, [r3, #28]
    hdma_usart1_rx.Init.Priority = DMA_PRIORITY_LOW;
 800220e:	4b59      	ldr	r3, [pc, #356]	; (8002374 <HAL_UART_MspInit+0x218>)
 8002210:	2200      	movs	r2, #0
 8002212:	621a      	str	r2, [r3, #32]
    hdma_usart1_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8002214:	4b57      	ldr	r3, [pc, #348]	; (8002374 <HAL_UART_MspInit+0x218>)
 8002216:	2200      	movs	r2, #0
 8002218:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 800221a:	4856      	ldr	r0, [pc, #344]	; (8002374 <HAL_UART_MspInit+0x218>)
 800221c:	f002 ffec 	bl	80051f8 <HAL_DMA_Init>
 8002220:	4603      	mov	r3, r0
 8002222:	2b00      	cmp	r3, #0
 8002224:	d001      	beq.n	800222a <HAL_UART_MspInit+0xce>
    {
      Error_Handler();
 8002226:	f7ff fed1 	bl	8001fcc <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_usart1_rx);
 800222a:	687b      	ldr	r3, [r7, #4]
 800222c:	4a51      	ldr	r2, [pc, #324]	; (8002374 <HAL_UART_MspInit+0x218>)
 800222e:	63da      	str	r2, [r3, #60]	; 0x3c
 8002230:	4a50      	ldr	r2, [pc, #320]	; (8002374 <HAL_UART_MspInit+0x218>)
 8002232:	687b      	ldr	r3, [r7, #4]
 8002234:	6393      	str	r3, [r2, #56]	; 0x38
  /* USER CODE BEGIN USART6_MspInit 1 */

  /* USER CODE END USART6_MspInit 1 */
  }

}
 8002236:	e092      	b.n	800235e <HAL_UART_MspInit+0x202>
  else if(huart->Instance==USART2)
 8002238:	687b      	ldr	r3, [r7, #4]
 800223a:	681b      	ldr	r3, [r3, #0]
 800223c:	4a4f      	ldr	r2, [pc, #316]	; (800237c <HAL_UART_MspInit+0x220>)
 800223e:	4293      	cmp	r3, r2
 8002240:	d15b      	bne.n	80022fa <HAL_UART_MspInit+0x19e>
    __HAL_RCC_USART2_CLK_ENABLE();
 8002242:	2300      	movs	r3, #0
 8002244:	61bb      	str	r3, [r7, #24]
 8002246:	4b49      	ldr	r3, [pc, #292]	; (800236c <HAL_UART_MspInit+0x210>)
 8002248:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800224a:	4a48      	ldr	r2, [pc, #288]	; (800236c <HAL_UART_MspInit+0x210>)
 800224c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002250:	6413      	str	r3, [r2, #64]	; 0x40
 8002252:	4b46      	ldr	r3, [pc, #280]	; (800236c <HAL_UART_MspInit+0x210>)
 8002254:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002256:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800225a:	61bb      	str	r3, [r7, #24]
 800225c:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800225e:	2300      	movs	r3, #0
 8002260:	617b      	str	r3, [r7, #20]
 8002262:	4b42      	ldr	r3, [pc, #264]	; (800236c <HAL_UART_MspInit+0x210>)
 8002264:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002266:	4a41      	ldr	r2, [pc, #260]	; (800236c <HAL_UART_MspInit+0x210>)
 8002268:	f043 0301 	orr.w	r3, r3, #1
 800226c:	6313      	str	r3, [r2, #48]	; 0x30
 800226e:	4b3f      	ldr	r3, [pc, #252]	; (800236c <HAL_UART_MspInit+0x210>)
 8002270:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002272:	f003 0301 	and.w	r3, r3, #1
 8002276:	617b      	str	r3, [r7, #20]
 8002278:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 800227a:	230c      	movs	r3, #12
 800227c:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800227e:	2302      	movs	r3, #2
 8002280:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002282:	2300      	movs	r3, #0
 8002284:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002286:	2303      	movs	r3, #3
 8002288:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 800228a:	2307      	movs	r3, #7
 800228c:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800228e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002292:	4619      	mov	r1, r3
 8002294:	4836      	ldr	r0, [pc, #216]	; (8002370 <HAL_UART_MspInit+0x214>)
 8002296:	f003 fb1f 	bl	80058d8 <HAL_GPIO_Init>
    hdma_usart2_rx.Instance = DMA1_Stream5;
 800229a:	4b39      	ldr	r3, [pc, #228]	; (8002380 <HAL_UART_MspInit+0x224>)
 800229c:	4a39      	ldr	r2, [pc, #228]	; (8002384 <HAL_UART_MspInit+0x228>)
 800229e:	601a      	str	r2, [r3, #0]
    hdma_usart2_rx.Init.Channel = DMA_CHANNEL_4;
 80022a0:	4b37      	ldr	r3, [pc, #220]	; (8002380 <HAL_UART_MspInit+0x224>)
 80022a2:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80022a6:	605a      	str	r2, [r3, #4]
    hdma_usart2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80022a8:	4b35      	ldr	r3, [pc, #212]	; (8002380 <HAL_UART_MspInit+0x224>)
 80022aa:	2200      	movs	r2, #0
 80022ac:	609a      	str	r2, [r3, #8]
    hdma_usart2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 80022ae:	4b34      	ldr	r3, [pc, #208]	; (8002380 <HAL_UART_MspInit+0x224>)
 80022b0:	2200      	movs	r2, #0
 80022b2:	60da      	str	r2, [r3, #12]
    hdma_usart2_rx.Init.MemInc = DMA_MINC_ENABLE;
 80022b4:	4b32      	ldr	r3, [pc, #200]	; (8002380 <HAL_UART_MspInit+0x224>)
 80022b6:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80022ba:	611a      	str	r2, [r3, #16]
    hdma_usart2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80022bc:	4b30      	ldr	r3, [pc, #192]	; (8002380 <HAL_UART_MspInit+0x224>)
 80022be:	2200      	movs	r2, #0
 80022c0:	615a      	str	r2, [r3, #20]
    hdma_usart2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80022c2:	4b2f      	ldr	r3, [pc, #188]	; (8002380 <HAL_UART_MspInit+0x224>)
 80022c4:	2200      	movs	r2, #0
 80022c6:	619a      	str	r2, [r3, #24]
    hdma_usart2_rx.Init.Mode = DMA_CIRCULAR;
 80022c8:	4b2d      	ldr	r3, [pc, #180]	; (8002380 <HAL_UART_MspInit+0x224>)
 80022ca:	f44f 7280 	mov.w	r2, #256	; 0x100
 80022ce:	61da      	str	r2, [r3, #28]
    hdma_usart2_rx.Init.Priority = DMA_PRIORITY_LOW;
 80022d0:	4b2b      	ldr	r3, [pc, #172]	; (8002380 <HAL_UART_MspInit+0x224>)
 80022d2:	2200      	movs	r2, #0
 80022d4:	621a      	str	r2, [r3, #32]
    hdma_usart2_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80022d6:	4b2a      	ldr	r3, [pc, #168]	; (8002380 <HAL_UART_MspInit+0x224>)
 80022d8:	2200      	movs	r2, #0
 80022da:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 80022dc:	4828      	ldr	r0, [pc, #160]	; (8002380 <HAL_UART_MspInit+0x224>)
 80022de:	f002 ff8b 	bl	80051f8 <HAL_DMA_Init>
 80022e2:	4603      	mov	r3, r0
 80022e4:	2b00      	cmp	r3, #0
 80022e6:	d001      	beq.n	80022ec <HAL_UART_MspInit+0x190>
      Error_Handler();
 80022e8:	f7ff fe70 	bl	8001fcc <Error_Handler>
    __HAL_LINKDMA(huart,hdmarx,hdma_usart2_rx);
 80022ec:	687b      	ldr	r3, [r7, #4]
 80022ee:	4a24      	ldr	r2, [pc, #144]	; (8002380 <HAL_UART_MspInit+0x224>)
 80022f0:	63da      	str	r2, [r3, #60]	; 0x3c
 80022f2:	4a23      	ldr	r2, [pc, #140]	; (8002380 <HAL_UART_MspInit+0x224>)
 80022f4:	687b      	ldr	r3, [r7, #4]
 80022f6:	6393      	str	r3, [r2, #56]	; 0x38
}
 80022f8:	e031      	b.n	800235e <HAL_UART_MspInit+0x202>
  else if(huart->Instance==USART6)
 80022fa:	687b      	ldr	r3, [r7, #4]
 80022fc:	681b      	ldr	r3, [r3, #0]
 80022fe:	4a22      	ldr	r2, [pc, #136]	; (8002388 <HAL_UART_MspInit+0x22c>)
 8002300:	4293      	cmp	r3, r2
 8002302:	d12c      	bne.n	800235e <HAL_UART_MspInit+0x202>
    __HAL_RCC_USART6_CLK_ENABLE();
 8002304:	2300      	movs	r3, #0
 8002306:	613b      	str	r3, [r7, #16]
 8002308:	4b18      	ldr	r3, [pc, #96]	; (800236c <HAL_UART_MspInit+0x210>)
 800230a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800230c:	4a17      	ldr	r2, [pc, #92]	; (800236c <HAL_UART_MspInit+0x210>)
 800230e:	f043 0320 	orr.w	r3, r3, #32
 8002312:	6453      	str	r3, [r2, #68]	; 0x44
 8002314:	4b15      	ldr	r3, [pc, #84]	; (800236c <HAL_UART_MspInit+0x210>)
 8002316:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002318:	f003 0320 	and.w	r3, r3, #32
 800231c:	613b      	str	r3, [r7, #16]
 800231e:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002320:	2300      	movs	r3, #0
 8002322:	60fb      	str	r3, [r7, #12]
 8002324:	4b11      	ldr	r3, [pc, #68]	; (800236c <HAL_UART_MspInit+0x210>)
 8002326:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002328:	4a10      	ldr	r2, [pc, #64]	; (800236c <HAL_UART_MspInit+0x210>)
 800232a:	f043 0301 	orr.w	r3, r3, #1
 800232e:	6313      	str	r3, [r2, #48]	; 0x30
 8002330:	4b0e      	ldr	r3, [pc, #56]	; (800236c <HAL_UART_MspInit+0x210>)
 8002332:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002334:	f003 0301 	and.w	r3, r3, #1
 8002338:	60fb      	str	r3, [r7, #12]
 800233a:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 800233c:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 8002340:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002342:	2302      	movs	r3, #2
 8002344:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002346:	2300      	movs	r3, #0
 8002348:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800234a:	2303      	movs	r3, #3
 800234c:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF8_USART6;
 800234e:	2308      	movs	r3, #8
 8002350:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002352:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002356:	4619      	mov	r1, r3
 8002358:	4805      	ldr	r0, [pc, #20]	; (8002370 <HAL_UART_MspInit+0x214>)
 800235a:	f003 fabd 	bl	80058d8 <HAL_GPIO_Init>
}
 800235e:	bf00      	nop
 8002360:	3738      	adds	r7, #56	; 0x38
 8002362:	46bd      	mov	sp, r7
 8002364:	bd80      	pop	{r7, pc}
 8002366:	bf00      	nop
 8002368:	40011000 	.word	0x40011000
 800236c:	40023800 	.word	0x40023800
 8002370:	40020000 	.word	0x40020000
 8002374:	20000488 	.word	0x20000488
 8002378:	40026440 	.word	0x40026440
 800237c:	40004400 	.word	0x40004400
 8002380:	200004e8 	.word	0x200004e8
 8002384:	40026088 	.word	0x40026088
 8002388:	40011400 	.word	0x40011400

0800238c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800238c:	b480      	push	{r7}
 800238e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8002390:	e7fe      	b.n	8002390 <NMI_Handler+0x4>

08002392 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002392:	b480      	push	{r7}
 8002394:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002396:	e7fe      	b.n	8002396 <HardFault_Handler+0x4>

08002398 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002398:	b480      	push	{r7}
 800239a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800239c:	e7fe      	b.n	800239c <MemManage_Handler+0x4>

0800239e <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800239e:	b480      	push	{r7}
 80023a0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80023a2:	e7fe      	b.n	80023a2 <BusFault_Handler+0x4>

080023a4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80023a4:	b480      	push	{r7}
 80023a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80023a8:	e7fe      	b.n	80023a8 <UsageFault_Handler+0x4>

080023aa <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80023aa:	b480      	push	{r7}
 80023ac:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80023ae:	bf00      	nop
 80023b0:	46bd      	mov	sp, r7
 80023b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023b6:	4770      	bx	lr

080023b8 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80023b8:	b480      	push	{r7}
 80023ba:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80023bc:	bf00      	nop
 80023be:	46bd      	mov	sp, r7
 80023c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023c4:	4770      	bx	lr

080023c6 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80023c6:	b480      	push	{r7}
 80023c8:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80023ca:	bf00      	nop
 80023cc:	46bd      	mov	sp, r7
 80023ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023d2:	4770      	bx	lr

080023d4 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80023d4:	b580      	push	{r7, lr}
 80023d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80023d8:	f002 f9c0 	bl	800475c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80023dc:	bf00      	nop
 80023de:	bd80      	pop	{r7, pc}

080023e0 <DMA1_Stream5_IRQHandler>:

/**
  * @brief This function handles DMA1 stream5 global interrupt.
  */
void DMA1_Stream5_IRQHandler(void)
{
 80023e0:	b580      	push	{r7, lr}
 80023e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream5_IRQn 0 */

  /* USER CODE END DMA1_Stream5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_rx);
 80023e4:	4802      	ldr	r0, [pc, #8]	; (80023f0 <DMA1_Stream5_IRQHandler+0x10>)
 80023e6:	f003 f80d 	bl	8005404 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream5_IRQn 1 */

  /* USER CODE END DMA1_Stream5_IRQn 1 */
}
 80023ea:	bf00      	nop
 80023ec:	bd80      	pop	{r7, pc}
 80023ee:	bf00      	nop
 80023f0:	200004e8 	.word	0x200004e8

080023f4 <DMA2_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA2 stream0 global interrupt.
  */
void DMA2_Stream0_IRQHandler(void)
{
 80023f4:	b580      	push	{r7, lr}
 80023f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 80023f8:	4802      	ldr	r0, [pc, #8]	; (8002404 <DMA2_Stream0_IRQHandler+0x10>)
 80023fa:	f003 f803 	bl	8005404 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream0_IRQn 1 */

  /* USER CODE END DMA2_Stream0_IRQn 1 */
}
 80023fe:	bf00      	nop
 8002400:	bd80      	pop	{r7, pc}
 8002402:	bf00      	nop
 8002404:	20000308 	.word	0x20000308

08002408 <DMA2_Stream2_IRQHandler>:

/**
  * @brief This function handles DMA2 stream2 global interrupt.
  */
void DMA2_Stream2_IRQHandler(void)
{
 8002408:	b580      	push	{r7, lr}
 800240a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream2_IRQn 0 */

  /* USER CODE END DMA2_Stream2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_rx);
 800240c:	4802      	ldr	r0, [pc, #8]	; (8002418 <DMA2_Stream2_IRQHandler+0x10>)
 800240e:	f002 fff9 	bl	8005404 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream2_IRQn 1 */

  /* USER CODE END DMA2_Stream2_IRQn 1 */
}
 8002412:	bf00      	nop
 8002414:	bd80      	pop	{r7, pc}
 8002416:	bf00      	nop
 8002418:	20000488 	.word	0x20000488

0800241c <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 800241c:	b480      	push	{r7}
 800241e:	af00      	add	r7, sp, #0
  return 1;
 8002420:	2301      	movs	r3, #1
}
 8002422:	4618      	mov	r0, r3
 8002424:	46bd      	mov	sp, r7
 8002426:	f85d 7b04 	ldr.w	r7, [sp], #4
 800242a:	4770      	bx	lr

0800242c <_kill>:

int _kill(int pid, int sig)
{
 800242c:	b580      	push	{r7, lr}
 800242e:	b082      	sub	sp, #8
 8002430:	af00      	add	r7, sp, #0
 8002432:	6078      	str	r0, [r7, #4]
 8002434:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8002436:	f006 f997 	bl	8008768 <__errno>
 800243a:	4603      	mov	r3, r0
 800243c:	2216      	movs	r2, #22
 800243e:	601a      	str	r2, [r3, #0]
  return -1;
 8002440:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 8002444:	4618      	mov	r0, r3
 8002446:	3708      	adds	r7, #8
 8002448:	46bd      	mov	sp, r7
 800244a:	bd80      	pop	{r7, pc}

0800244c <_exit>:

void _exit (int status)
{
 800244c:	b580      	push	{r7, lr}
 800244e:	b082      	sub	sp, #8
 8002450:	af00      	add	r7, sp, #0
 8002452:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8002454:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8002458:	6878      	ldr	r0, [r7, #4]
 800245a:	f7ff ffe7 	bl	800242c <_kill>
  while (1) {}    /* Make sure we hang here */
 800245e:	e7fe      	b.n	800245e <_exit+0x12>

08002460 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002460:	b580      	push	{r7, lr}
 8002462:	b086      	sub	sp, #24
 8002464:	af00      	add	r7, sp, #0
 8002466:	60f8      	str	r0, [r7, #12]
 8002468:	60b9      	str	r1, [r7, #8]
 800246a:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800246c:	2300      	movs	r3, #0
 800246e:	617b      	str	r3, [r7, #20]
 8002470:	e00a      	b.n	8002488 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8002472:	f3af 8000 	nop.w
 8002476:	4601      	mov	r1, r0
 8002478:	68bb      	ldr	r3, [r7, #8]
 800247a:	1c5a      	adds	r2, r3, #1
 800247c:	60ba      	str	r2, [r7, #8]
 800247e:	b2ca      	uxtb	r2, r1
 8002480:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002482:	697b      	ldr	r3, [r7, #20]
 8002484:	3301      	adds	r3, #1
 8002486:	617b      	str	r3, [r7, #20]
 8002488:	697a      	ldr	r2, [r7, #20]
 800248a:	687b      	ldr	r3, [r7, #4]
 800248c:	429a      	cmp	r2, r3
 800248e:	dbf0      	blt.n	8002472 <_read+0x12>
  }

  return len;
 8002490:	687b      	ldr	r3, [r7, #4]
}
 8002492:	4618      	mov	r0, r3
 8002494:	3718      	adds	r7, #24
 8002496:	46bd      	mov	sp, r7
 8002498:	bd80      	pop	{r7, pc}

0800249a <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 800249a:	b580      	push	{r7, lr}
 800249c:	b086      	sub	sp, #24
 800249e:	af00      	add	r7, sp, #0
 80024a0:	60f8      	str	r0, [r7, #12]
 80024a2:	60b9      	str	r1, [r7, #8]
 80024a4:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80024a6:	2300      	movs	r3, #0
 80024a8:	617b      	str	r3, [r7, #20]
 80024aa:	e009      	b.n	80024c0 <_write+0x26>
  {
    __io_putchar(*ptr++);
 80024ac:	68bb      	ldr	r3, [r7, #8]
 80024ae:	1c5a      	adds	r2, r3, #1
 80024b0:	60ba      	str	r2, [r7, #8]
 80024b2:	781b      	ldrb	r3, [r3, #0]
 80024b4:	4618      	mov	r0, r3
 80024b6:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80024ba:	697b      	ldr	r3, [r7, #20]
 80024bc:	3301      	adds	r3, #1
 80024be:	617b      	str	r3, [r7, #20]
 80024c0:	697a      	ldr	r2, [r7, #20]
 80024c2:	687b      	ldr	r3, [r7, #4]
 80024c4:	429a      	cmp	r2, r3
 80024c6:	dbf1      	blt.n	80024ac <_write+0x12>
  }
  return len;
 80024c8:	687b      	ldr	r3, [r7, #4]
}
 80024ca:	4618      	mov	r0, r3
 80024cc:	3718      	adds	r7, #24
 80024ce:	46bd      	mov	sp, r7
 80024d0:	bd80      	pop	{r7, pc}

080024d2 <_close>:

int _close(int file)
{
 80024d2:	b480      	push	{r7}
 80024d4:	b083      	sub	sp, #12
 80024d6:	af00      	add	r7, sp, #0
 80024d8:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80024da:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 80024de:	4618      	mov	r0, r3
 80024e0:	370c      	adds	r7, #12
 80024e2:	46bd      	mov	sp, r7
 80024e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024e8:	4770      	bx	lr

080024ea <_fstat>:


int _fstat(int file, struct stat *st)
{
 80024ea:	b480      	push	{r7}
 80024ec:	b083      	sub	sp, #12
 80024ee:	af00      	add	r7, sp, #0
 80024f0:	6078      	str	r0, [r7, #4]
 80024f2:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80024f4:	683b      	ldr	r3, [r7, #0]
 80024f6:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80024fa:	605a      	str	r2, [r3, #4]
  return 0;
 80024fc:	2300      	movs	r3, #0
}
 80024fe:	4618      	mov	r0, r3
 8002500:	370c      	adds	r7, #12
 8002502:	46bd      	mov	sp, r7
 8002504:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002508:	4770      	bx	lr

0800250a <_isatty>:

int _isatty(int file)
{
 800250a:	b480      	push	{r7}
 800250c:	b083      	sub	sp, #12
 800250e:	af00      	add	r7, sp, #0
 8002510:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8002512:	2301      	movs	r3, #1
}
 8002514:	4618      	mov	r0, r3
 8002516:	370c      	adds	r7, #12
 8002518:	46bd      	mov	sp, r7
 800251a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800251e:	4770      	bx	lr

08002520 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002520:	b480      	push	{r7}
 8002522:	b085      	sub	sp, #20
 8002524:	af00      	add	r7, sp, #0
 8002526:	60f8      	str	r0, [r7, #12]
 8002528:	60b9      	str	r1, [r7, #8]
 800252a:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 800252c:	2300      	movs	r3, #0
}
 800252e:	4618      	mov	r0, r3
 8002530:	3714      	adds	r7, #20
 8002532:	46bd      	mov	sp, r7
 8002534:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002538:	4770      	bx	lr
	...

0800253c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800253c:	b580      	push	{r7, lr}
 800253e:	b086      	sub	sp, #24
 8002540:	af00      	add	r7, sp, #0
 8002542:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002544:	4a14      	ldr	r2, [pc, #80]	; (8002598 <_sbrk+0x5c>)
 8002546:	4b15      	ldr	r3, [pc, #84]	; (800259c <_sbrk+0x60>)
 8002548:	1ad3      	subs	r3, r2, r3
 800254a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800254c:	697b      	ldr	r3, [r7, #20]
 800254e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002550:	4b13      	ldr	r3, [pc, #76]	; (80025a0 <_sbrk+0x64>)
 8002552:	681b      	ldr	r3, [r3, #0]
 8002554:	2b00      	cmp	r3, #0
 8002556:	d102      	bne.n	800255e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002558:	4b11      	ldr	r3, [pc, #68]	; (80025a0 <_sbrk+0x64>)
 800255a:	4a12      	ldr	r2, [pc, #72]	; (80025a4 <_sbrk+0x68>)
 800255c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800255e:	4b10      	ldr	r3, [pc, #64]	; (80025a0 <_sbrk+0x64>)
 8002560:	681a      	ldr	r2, [r3, #0]
 8002562:	687b      	ldr	r3, [r7, #4]
 8002564:	4413      	add	r3, r2
 8002566:	693a      	ldr	r2, [r7, #16]
 8002568:	429a      	cmp	r2, r3
 800256a:	d207      	bcs.n	800257c <_sbrk+0x40>
  {
    errno = ENOMEM;
 800256c:	f006 f8fc 	bl	8008768 <__errno>
 8002570:	4603      	mov	r3, r0
 8002572:	220c      	movs	r2, #12
 8002574:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002576:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800257a:	e009      	b.n	8002590 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 800257c:	4b08      	ldr	r3, [pc, #32]	; (80025a0 <_sbrk+0x64>)
 800257e:	681b      	ldr	r3, [r3, #0]
 8002580:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002582:	4b07      	ldr	r3, [pc, #28]	; (80025a0 <_sbrk+0x64>)
 8002584:	681a      	ldr	r2, [r3, #0]
 8002586:	687b      	ldr	r3, [r7, #4]
 8002588:	4413      	add	r3, r2
 800258a:	4a05      	ldr	r2, [pc, #20]	; (80025a0 <_sbrk+0x64>)
 800258c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800258e:	68fb      	ldr	r3, [r7, #12]
}
 8002590:	4618      	mov	r0, r3
 8002592:	3718      	adds	r7, #24
 8002594:	46bd      	mov	sp, r7
 8002596:	bd80      	pop	{r7, pc}
 8002598:	20020000 	.word	0x20020000
 800259c:	00000400 	.word	0x00000400
 80025a0:	20000628 	.word	0x20000628
 80025a4:	200007a0 	.word	0x200007a0

080025a8 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80025a8:	b480      	push	{r7}
 80025aa:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80025ac:	4b06      	ldr	r3, [pc, #24]	; (80025c8 <SystemInit+0x20>)
 80025ae:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80025b2:	4a05      	ldr	r2, [pc, #20]	; (80025c8 <SystemInit+0x20>)
 80025b4:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80025b8:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80025bc:	bf00      	nop
 80025be:	46bd      	mov	sp, r7
 80025c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025c4:	4770      	bx	lr
 80025c6:	bf00      	nop
 80025c8:	e000ed00 	.word	0xe000ed00

080025cc <delay>:


/****************** delay in microseconds ***********************/
extern TIM_HandleTypeDef htim1;
void delay(uint32_t time)
{
 80025cc:	b480      	push	{r7}
 80025ce:	b083      	sub	sp, #12
 80025d0:	af00      	add	r7, sp, #0
 80025d2:	6078      	str	r0, [r7, #4]
	/* change your code here for the delay in microseconds */
	__HAL_TIM_SET_COUNTER(&htim1, 0);
 80025d4:	4b08      	ldr	r3, [pc, #32]	; (80025f8 <delay+0x2c>)
 80025d6:	681b      	ldr	r3, [r3, #0]
 80025d8:	2200      	movs	r2, #0
 80025da:	625a      	str	r2, [r3, #36]	; 0x24
	while ((__HAL_TIM_GET_COUNTER(&htim1))<time);
 80025dc:	bf00      	nop
 80025de:	4b06      	ldr	r3, [pc, #24]	; (80025f8 <delay+0x2c>)
 80025e0:	681b      	ldr	r3, [r3, #0]
 80025e2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80025e4:	687a      	ldr	r2, [r7, #4]
 80025e6:	429a      	cmp	r2, r3
 80025e8:	d8f9      	bhi.n	80025de <delay+0x12>
}
 80025ea:	bf00      	nop
 80025ec:	bf00      	nop
 80025ee:	370c      	adds	r7, #12
 80025f0:	46bd      	mov	sp, r7
 80025f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025f6:	4770      	bx	lr
 80025f8:	20000368 	.word	0x20000368

080025fc <shiftOut>:
 * GPIOB->BSRR = (data & (1<<6)) >> 4.  Here first select 6th bit of data (LCD_D6), and than again shift Right by 4 (Total 6-4 =2 i.e. PB2)
 *
 *
 */

void shiftOut(uint8_t data){
 80025fc:	b580      	push	{r7, lr}
 80025fe:	b084      	sub	sp, #16
 8002600:	af00      	add	r7, sp, #0
 8002602:	4603      	mov	r3, r0
 8002604:	71fb      	strb	r3, [r7, #7]
	for (int i = 0; i < 8; i++){
 8002606:	2300      	movs	r3, #0
 8002608:	60fb      	str	r3, [r7, #12]
 800260a:	e017      	b.n	800263c <shiftOut+0x40>
		// Shift Out Each Bit
		HAL_GPIO_WritePin(MUL_SCK_GPIO_Port, MUL_SCK_Pin, GPIO_PIN_RESET);
 800260c:	2200      	movs	r2, #0
 800260e:	2108      	movs	r1, #8
 8002610:	4813      	ldr	r0, [pc, #76]	; (8002660 <shiftOut+0x64>)
 8002612:	f003 fafd 	bl	8005c10 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(MUL_MOSI_GPIO_Port, MUL_MOSI_Pin, (data & 0x80) ? GPIO_PIN_SET : GPIO_PIN_RESET);
 8002616:	79fb      	ldrb	r3, [r7, #7]
 8002618:	09db      	lsrs	r3, r3, #7
 800261a:	b2db      	uxtb	r3, r3
 800261c:	461a      	mov	r2, r3
 800261e:	2120      	movs	r1, #32
 8002620:	480f      	ldr	r0, [pc, #60]	; (8002660 <shiftOut+0x64>)
 8002622:	f003 faf5 	bl	8005c10 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(MUL_SCK_GPIO_Port, MUL_SCK_Pin, GPIO_PIN_SET);
 8002626:	2201      	movs	r2, #1
 8002628:	2108      	movs	r1, #8
 800262a:	480d      	ldr	r0, [pc, #52]	; (8002660 <shiftOut+0x64>)
 800262c:	f003 faf0 	bl	8005c10 <HAL_GPIO_WritePin>

		data <<= 1;
 8002630:	79fb      	ldrb	r3, [r7, #7]
 8002632:	005b      	lsls	r3, r3, #1
 8002634:	71fb      	strb	r3, [r7, #7]
	for (int i = 0; i < 8; i++){
 8002636:	68fb      	ldr	r3, [r7, #12]
 8002638:	3301      	adds	r3, #1
 800263a:	60fb      	str	r3, [r7, #12]
 800263c:	68fb      	ldr	r3, [r7, #12]
 800263e:	2b07      	cmp	r3, #7
 8002640:	dde4      	ble.n	800260c <shiftOut+0x10>
	}

	// Latch Data to Output
	HAL_GPIO_WritePin(MUL_Latch_GPIO_Port, MUL_Latch_Pin, GPIO_PIN_SET);
 8002642:	2201      	movs	r2, #1
 8002644:	2110      	movs	r1, #16
 8002646:	4806      	ldr	r0, [pc, #24]	; (8002660 <shiftOut+0x64>)
 8002648:	f003 fae2 	bl	8005c10 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(MUL_Latch_GPIO_Port, MUL_Latch_Pin, GPIO_PIN_RESET);
 800264c:	2200      	movs	r2, #0
 800264e:	2110      	movs	r1, #16
 8002650:	4803      	ldr	r0, [pc, #12]	; (8002660 <shiftOut+0x64>)
 8002652:	f003 fadd 	bl	8005c10 <HAL_GPIO_WritePin>
}
 8002656:	bf00      	nop
 8002658:	3710      	adds	r7, #16
 800265a:	46bd      	mov	sp, r7
 800265c:	bd80      	pop	{r7, pc}
 800265e:	bf00      	nop
 8002660:	40020400 	.word	0x40020400

08002664 <write_8>:

void write_8(uint8_t d) {
 8002664:	b580      	push	{r7, lr}
 8002666:	b082      	sub	sp, #8
 8002668:	af00      	add	r7, sp, #0
 800266a:	4603      	mov	r3, r0
 800266c:	71fb      	strb	r3, [r7, #7]
	shiftOut(0xFF);
 800266e:	20ff      	movs	r0, #255	; 0xff
 8002670:	f7ff ffc4 	bl	80025fc <shiftOut>
    shiftOut(d);
 8002674:	79fb      	ldrb	r3, [r7, #7]
 8002676:	4618      	mov	r0, r3
 8002678:	f7ff ffc0 	bl	80025fc <shiftOut>
}
 800267c:	bf00      	nop
 800267e:	3708      	adds	r7, #8
 8002680:	46bd      	mov	sp, r7
 8002682:	bd80      	pop	{r7, pc}

08002684 <PIN_LOW>:

/********************************************** NO CHNAGES AFTER THIS ************************************************/


void PIN_LOW (GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8002684:	b580      	push	{r7, lr}
 8002686:	b082      	sub	sp, #8
 8002688:	af00      	add	r7, sp, #0
 800268a:	6078      	str	r0, [r7, #4]
 800268c:	460b      	mov	r3, r1
 800268e:	807b      	strh	r3, [r7, #2]
	HAL_GPIO_WritePin(GPIOx, GPIO_Pin, GPIO_PIN_RESET);
 8002690:	887b      	ldrh	r3, [r7, #2]
 8002692:	2200      	movs	r2, #0
 8002694:	4619      	mov	r1, r3
 8002696:	6878      	ldr	r0, [r7, #4]
 8002698:	f003 faba 	bl	8005c10 <HAL_GPIO_WritePin>
}
 800269c:	bf00      	nop
 800269e:	3708      	adds	r7, #8
 80026a0:	46bd      	mov	sp, r7
 80026a2:	bd80      	pop	{r7, pc}

080026a4 <PIN_HIGH>:

void PIN_HIGH (GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80026a4:	b580      	push	{r7, lr}
 80026a6:	b082      	sub	sp, #8
 80026a8:	af00      	add	r7, sp, #0
 80026aa:	6078      	str	r0, [r7, #4]
 80026ac:	460b      	mov	r3, r1
 80026ae:	807b      	strh	r3, [r7, #2]
	HAL_GPIO_WritePin(GPIOx, GPIO_Pin, GPIO_PIN_SET);
 80026b0:	887b      	ldrh	r3, [r7, #2]
 80026b2:	2201      	movs	r2, #1
 80026b4:	4619      	mov	r1, r3
 80026b6:	6878      	ldr	r0, [r7, #4]
 80026b8:	f003 faaa 	bl	8005c10 <HAL_GPIO_WritePin>
}
 80026bc:	bf00      	nop
 80026be:	3708      	adds	r7, #8
 80026c0:	46bd      	mov	sp, r7
 80026c2:	bd80      	pop	{r7, pc}

080026c4 <PIN_INPUT>:

void PIN_INPUT (GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80026c4:	b580      	push	{r7, lr}
 80026c6:	b088      	sub	sp, #32
 80026c8:	af00      	add	r7, sp, #0
 80026ca:	6078      	str	r0, [r7, #4]
 80026cc:	460b      	mov	r3, r1
 80026ce:	807b      	strh	r3, [r7, #2]
	GPIO_InitTypeDef GPIO_InitStruct;

	  GPIO_InitStruct.Pin = GPIO_Pin;
 80026d0:	887b      	ldrh	r3, [r7, #2]
 80026d2:	60fb      	str	r3, [r7, #12]
	  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80026d4:	2300      	movs	r3, #0
 80026d6:	613b      	str	r3, [r7, #16]
	  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80026d8:	2301      	movs	r3, #1
 80026da:	617b      	str	r3, [r7, #20]
	  HAL_GPIO_Init(GPIOx, &GPIO_InitStruct);
 80026dc:	f107 030c 	add.w	r3, r7, #12
 80026e0:	4619      	mov	r1, r3
 80026e2:	6878      	ldr	r0, [r7, #4]
 80026e4:	f003 f8f8 	bl	80058d8 <HAL_GPIO_Init>
}
 80026e8:	bf00      	nop
 80026ea:	3720      	adds	r7, #32
 80026ec:	46bd      	mov	sp, r7
 80026ee:	bd80      	pop	{r7, pc}

080026f0 <PIN_OUTPUT>:

void PIN_OUTPUT (GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80026f0:	b580      	push	{r7, lr}
 80026f2:	b088      	sub	sp, #32
 80026f4:	af00      	add	r7, sp, #0
 80026f6:	6078      	str	r0, [r7, #4]
 80026f8:	460b      	mov	r3, r1
 80026fa:	807b      	strh	r3, [r7, #2]
	 GPIO_InitTypeDef GPIO_InitStruct;

	  GPIO_InitStruct.Pin = GPIO_Pin;
 80026fc:	887b      	ldrh	r3, [r7, #2]
 80026fe:	60fb      	str	r3, [r7, #12]
	  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002700:	2301      	movs	r3, #1
 8002702:	613b      	str	r3, [r7, #16]
	  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002704:	2300      	movs	r3, #0
 8002706:	617b      	str	r3, [r7, #20]
	  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002708:	2302      	movs	r3, #2
 800270a:	61bb      	str	r3, [r7, #24]
	  HAL_GPIO_Init(GPIOx, &GPIO_InitStruct);
 800270c:	f107 030c 	add.w	r3, r7, #12
 8002710:	4619      	mov	r1, r3
 8002712:	6878      	ldr	r0, [r7, #4]
 8002714:	f003 f8e0 	bl	80058d8 <HAL_GPIO_Init>
}
 8002718:	bf00      	nop
 800271a:	3720      	adds	r7, #32
 800271c:	46bd      	mov	sp, r7
 800271e:	bd80      	pop	{r7, pc}

08002720 <width>:

uint16_t _width    = WIDTH;
uint16_t _height   = HEIGHT;

uint16_t width(void)
{ return _width; }
 8002720:	b480      	push	{r7}
 8002722:	af00      	add	r7, sp, #0
 8002724:	4b03      	ldr	r3, [pc, #12]	; (8002734 <width+0x14>)
 8002726:	881b      	ldrh	r3, [r3, #0]
 8002728:	4618      	mov	r0, r3
 800272a:	46bd      	mov	sp, r7
 800272c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002730:	4770      	bx	lr
 8002732:	bf00      	nop
 8002734:	20000010 	.word	0x20000010

08002738 <height>:

uint16_t height(void)
{ return _height; }
 8002738:	b480      	push	{r7}
 800273a:	af00      	add	r7, sp, #0
 800273c:	4b03      	ldr	r3, [pc, #12]	; (800274c <height+0x14>)
 800273e:	881b      	ldrh	r3, [r3, #0]
 8002740:	4618      	mov	r0, r3
 8002742:	46bd      	mov	sp, r7
 8002744:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002748:	4770      	bx	lr
 800274a:	bf00      	nop
 800274c:	20000012 	.word	0x20000012

08002750 <color565_to_555>:
int16_t readGRAM(int16_t x, int16_t y, uint16_t * block, int16_t w, int16_t h);

void setReadDir (void);
void setWriteDir (void);
static uint8_t done_reset, is8347, is555, is9797;
static uint16_t color565_to_555(uint16_t color) {
 8002750:	b480      	push	{r7}
 8002752:	b083      	sub	sp, #12
 8002754:	af00      	add	r7, sp, #0
 8002756:	4603      	mov	r3, r0
 8002758:	80fb      	strh	r3, [r7, #6]
    return (color & 0xFFC0) | ((color & 0x1F) << 1) | ((color & 0x01));  //lose Green LSB, extend Blue LSB
 800275a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800275e:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8002762:	b21a      	sxth	r2, r3
 8002764:	88fb      	ldrh	r3, [r7, #6]
 8002766:	005b      	lsls	r3, r3, #1
 8002768:	b21b      	sxth	r3, r3
 800276a:	f003 033e 	and.w	r3, r3, #62	; 0x3e
 800276e:	b21b      	sxth	r3, r3
 8002770:	4313      	orrs	r3, r2
 8002772:	b21a      	sxth	r2, r3
 8002774:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8002778:	f003 0301 	and.w	r3, r3, #1
 800277c:	b21b      	sxth	r3, r3
 800277e:	4313      	orrs	r3, r2
 8002780:	b21b      	sxth	r3, r3
 8002782:	b29b      	uxth	r3, r3
}
 8002784:	4618      	mov	r0, r3
 8002786:	370c      	adds	r7, #12
 8002788:	46bd      	mov	sp, r7
 800278a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800278e:	4770      	bx	lr

08002790 <color565_to_r>:
static uint16_t color555_to_565(uint16_t color) {
    return (color & 0xFFC0) | ((color & 0x0400) >> 5) | ((color & 0x3F) >> 1); //extend Green LSB
}
static uint8_t color565_to_r(uint16_t color) {
 8002790:	b480      	push	{r7}
 8002792:	b083      	sub	sp, #12
 8002794:	af00      	add	r7, sp, #0
 8002796:	4603      	mov	r3, r0
 8002798:	80fb      	strh	r3, [r7, #6]
    return ((color & 0xF800) >> 8);  // transform to rrrrrxxx
 800279a:	88fb      	ldrh	r3, [r7, #6]
 800279c:	121b      	asrs	r3, r3, #8
 800279e:	b2db      	uxtb	r3, r3
 80027a0:	f023 0307 	bic.w	r3, r3, #7
 80027a4:	b2db      	uxtb	r3, r3
}
 80027a6:	4618      	mov	r0, r3
 80027a8:	370c      	adds	r7, #12
 80027aa:	46bd      	mov	sp, r7
 80027ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027b0:	4770      	bx	lr

080027b2 <color565_to_g>:
static uint8_t color565_to_g(uint16_t color) {
 80027b2:	b480      	push	{r7}
 80027b4:	b083      	sub	sp, #12
 80027b6:	af00      	add	r7, sp, #0
 80027b8:	4603      	mov	r3, r0
 80027ba:	80fb      	strh	r3, [r7, #6]
    return ((color & 0x07E0) >> 3);  // transform to ggggggxx
 80027bc:	88fb      	ldrh	r3, [r7, #6]
 80027be:	10db      	asrs	r3, r3, #3
 80027c0:	b2db      	uxtb	r3, r3
 80027c2:	f023 0303 	bic.w	r3, r3, #3
 80027c6:	b2db      	uxtb	r3, r3
}
 80027c8:	4618      	mov	r0, r3
 80027ca:	370c      	adds	r7, #12
 80027cc:	46bd      	mov	sp, r7
 80027ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027d2:	4770      	bx	lr

080027d4 <color565_to_b>:
static uint8_t color565_to_b(uint16_t color) {
 80027d4:	b480      	push	{r7}
 80027d6:	b083      	sub	sp, #12
 80027d8:	af00      	add	r7, sp, #0
 80027da:	4603      	mov	r3, r0
 80027dc:	80fb      	strh	r3, [r7, #6]
    return ((color & 0x001F) << 3);  // transform to bbbbbxxx
 80027de:	88fb      	ldrh	r3, [r7, #6]
 80027e0:	00db      	lsls	r3, r3, #3
 80027e2:	b2db      	uxtb	r3, r3
}
 80027e4:	4618      	mov	r0, r3
 80027e6:	370c      	adds	r7, #12
 80027e8:	46bd      	mov	sp, r7
 80027ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027ee:	4770      	bx	lr

080027f0 <WriteCmdData>:

static void write24(uint16_t color);

static void writecmddata(uint16_t cmd, uint16_t dat);

void WriteCmdData(uint16_t cmd, uint16_t dat) { writecmddata(cmd, dat); }
 80027f0:	b580      	push	{r7, lr}
 80027f2:	b082      	sub	sp, #8
 80027f4:	af00      	add	r7, sp, #0
 80027f6:	4603      	mov	r3, r0
 80027f8:	460a      	mov	r2, r1
 80027fa:	80fb      	strh	r3, [r7, #6]
 80027fc:	4613      	mov	r3, r2
 80027fe:	80bb      	strh	r3, [r7, #4]
 8002800:	88ba      	ldrh	r2, [r7, #4]
 8002802:	88fb      	ldrh	r3, [r7, #6]
 8002804:	4611      	mov	r1, r2
 8002806:	4618      	mov	r0, r3
 8002808:	f000 f8ce 	bl	80029a8 <writecmddata>
 800280c:	bf00      	nop
 800280e:	3708      	adds	r7, #8
 8002810:	46bd      	mov	sp, r7
 8002812:	bd80      	pop	{r7, pc}

08002814 <pushCommand>:

static void init_table(const void *table, int16_t size);

static void WriteCmdParamN(uint16_t cmd, int8_t N, uint8_t * block);

void pushCommand(uint16_t cmd, uint8_t * block, int8_t N) { WriteCmdParamN(cmd, N, block); }
 8002814:	b580      	push	{r7, lr}
 8002816:	b082      	sub	sp, #8
 8002818:	af00      	add	r7, sp, #0
 800281a:	4603      	mov	r3, r0
 800281c:	6039      	str	r1, [r7, #0]
 800281e:	80fb      	strh	r3, [r7, #6]
 8002820:	4613      	mov	r3, r2
 8002822:	717b      	strb	r3, [r7, #5]
 8002824:	f997 1005 	ldrsb.w	r1, [r7, #5]
 8002828:	88fb      	ldrh	r3, [r7, #6]
 800282a:	683a      	ldr	r2, [r7, #0]
 800282c:	4618      	mov	r0, r3
 800282e:	f000 f931 	bl	8002a94 <WriteCmdParamN>
 8002832:	bf00      	nop
 8002834:	3708      	adds	r7, #8
 8002836:	46bd      	mov	sp, r7
 8002838:	bd80      	pop	{r7, pc}
	...

0800283c <setReadDir>:


//extern GFXfont *gfxFont;

void setReadDir (void)
{
 800283c:	b580      	push	{r7, lr}
 800283e:	af00      	add	r7, sp, #0
	PIN_INPUT(D0_PORT, D0_PIN);
 8002840:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8002844:	4813      	ldr	r0, [pc, #76]	; (8002894 <setReadDir+0x58>)
 8002846:	f7ff ff3d 	bl	80026c4 <PIN_INPUT>
	PIN_INPUT(D1_PORT, D1_PIN);
 800284a:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800284e:	4811      	ldr	r0, [pc, #68]	; (8002894 <setReadDir+0x58>)
 8002850:	f7ff ff38 	bl	80026c4 <PIN_INPUT>
	PIN_INPUT(D2_PORT, D2_PIN);
 8002854:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8002858:	480f      	ldr	r0, [pc, #60]	; (8002898 <setReadDir+0x5c>)
 800285a:	f7ff ff33 	bl	80026c4 <PIN_INPUT>
	PIN_INPUT(D3_PORT, D3_PIN);
 800285e:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8002862:	480d      	ldr	r0, [pc, #52]	; (8002898 <setReadDir+0x5c>)
 8002864:	f7ff ff2e 	bl	80026c4 <PIN_INPUT>
	PIN_INPUT(D4_PORT, D4_PIN);
 8002868:	f44f 7100 	mov.w	r1, #512	; 0x200
 800286c:	480a      	ldr	r0, [pc, #40]	; (8002898 <setReadDir+0x5c>)
 800286e:	f7ff ff29 	bl	80026c4 <PIN_INPUT>
	PIN_INPUT(D5_PORT, D5_PIN);
 8002872:	f44f 7180 	mov.w	r1, #256	; 0x100
 8002876:	4808      	ldr	r0, [pc, #32]	; (8002898 <setReadDir+0x5c>)
 8002878:	f7ff ff24 	bl	80026c4 <PIN_INPUT>
	PIN_INPUT(D6_PORT, D6_PIN);
 800287c:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8002880:	4804      	ldr	r0, [pc, #16]	; (8002894 <setReadDir+0x58>)
 8002882:	f7ff ff1f 	bl	80026c4 <PIN_INPUT>
	PIN_INPUT(D7_PORT, D7_PIN);
 8002886:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 800288a:	4802      	ldr	r0, [pc, #8]	; (8002894 <setReadDir+0x58>)
 800288c:	f7ff ff1a 	bl	80026c4 <PIN_INPUT>
}
 8002890:	bf00      	nop
 8002892:	bd80      	pop	{r7, pc}
 8002894:	40020400 	.word	0x40020400
 8002898:	40020000 	.word	0x40020000

0800289c <setWriteDir>:

void setWriteDir (void)
{
 800289c:	b580      	push	{r7, lr}
 800289e:	af00      	add	r7, sp, #0
	PIN_OUTPUT(D0_PORT, D0_PIN);
 80028a0:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80028a4:	4813      	ldr	r0, [pc, #76]	; (80028f4 <setWriteDir+0x58>)
 80028a6:	f7ff ff23 	bl	80026f0 <PIN_OUTPUT>
	PIN_OUTPUT(D1_PORT, D1_PIN);
 80028aa:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80028ae:	4811      	ldr	r0, [pc, #68]	; (80028f4 <setWriteDir+0x58>)
 80028b0:	f7ff ff1e 	bl	80026f0 <PIN_OUTPUT>
	PIN_OUTPUT(D2_PORT, D2_PIN);
 80028b4:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80028b8:	480f      	ldr	r0, [pc, #60]	; (80028f8 <setWriteDir+0x5c>)
 80028ba:	f7ff ff19 	bl	80026f0 <PIN_OUTPUT>
	PIN_OUTPUT(D3_PORT, D3_PIN);
 80028be:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80028c2:	480d      	ldr	r0, [pc, #52]	; (80028f8 <setWriteDir+0x5c>)
 80028c4:	f7ff ff14 	bl	80026f0 <PIN_OUTPUT>
	PIN_OUTPUT(D4_PORT, D4_PIN);
 80028c8:	f44f 7100 	mov.w	r1, #512	; 0x200
 80028cc:	480a      	ldr	r0, [pc, #40]	; (80028f8 <setWriteDir+0x5c>)
 80028ce:	f7ff ff0f 	bl	80026f0 <PIN_OUTPUT>
	PIN_OUTPUT(D5_PORT, D5_PIN);
 80028d2:	f44f 7180 	mov.w	r1, #256	; 0x100
 80028d6:	4808      	ldr	r0, [pc, #32]	; (80028f8 <setWriteDir+0x5c>)
 80028d8:	f7ff ff0a 	bl	80026f0 <PIN_OUTPUT>
	PIN_OUTPUT(D6_PORT, D6_PIN);
 80028dc:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80028e0:	4804      	ldr	r0, [pc, #16]	; (80028f4 <setWriteDir+0x58>)
 80028e2:	f7ff ff05 	bl	80026f0 <PIN_OUTPUT>
	PIN_OUTPUT(D7_PORT, D7_PIN);
 80028e6:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80028ea:	4802      	ldr	r0, [pc, #8]	; (80028f4 <setWriteDir+0x58>)
 80028ec:	f7ff ff00 	bl	80026f0 <PIN_OUTPUT>
}
 80028f0:	bf00      	nop
 80028f2:	bd80      	pop	{r7, pc}
 80028f4:	40020400 	.word	0x40020400
 80028f8:	40020000 	.word	0x40020000

080028fc <write24>:
    }
    CS_IDLE;
}

static void write24(uint16_t color)
{
 80028fc:	b580      	push	{r7, lr}
 80028fe:	b084      	sub	sp, #16
 8002900:	af00      	add	r7, sp, #0
 8002902:	4603      	mov	r3, r0
 8002904:	80fb      	strh	r3, [r7, #6]
    uint8_t r = color565_to_r(color);
 8002906:	88fb      	ldrh	r3, [r7, #6]
 8002908:	4618      	mov	r0, r3
 800290a:	f7ff ff41 	bl	8002790 <color565_to_r>
 800290e:	4603      	mov	r3, r0
 8002910:	73fb      	strb	r3, [r7, #15]
    uint8_t g = color565_to_g(color);
 8002912:	88fb      	ldrh	r3, [r7, #6]
 8002914:	4618      	mov	r0, r3
 8002916:	f7ff ff4c 	bl	80027b2 <color565_to_g>
 800291a:	4603      	mov	r3, r0
 800291c:	73bb      	strb	r3, [r7, #14]
    uint8_t b = color565_to_b(color);
 800291e:	88fb      	ldrh	r3, [r7, #6]
 8002920:	4618      	mov	r0, r3
 8002922:	f7ff ff57 	bl	80027d4 <color565_to_b>
 8002926:	4603      	mov	r3, r0
 8002928:	737b      	strb	r3, [r7, #13]
    write8(r);
 800292a:	7bfb      	ldrb	r3, [r7, #15]
 800292c:	4618      	mov	r0, r3
 800292e:	f7ff fe99 	bl	8002664 <write_8>
 8002932:	f44f 7180 	mov.w	r1, #256	; 0x100
 8002936:	481b      	ldr	r0, [pc, #108]	; (80029a4 <write24+0xa8>)
 8002938:	f7ff fea4 	bl	8002684 <PIN_LOW>
 800293c:	f44f 7180 	mov.w	r1, #256	; 0x100
 8002940:	4818      	ldr	r0, [pc, #96]	; (80029a4 <write24+0xa8>)
 8002942:	f7ff feaf 	bl	80026a4 <PIN_HIGH>
 8002946:	f44f 7180 	mov.w	r1, #256	; 0x100
 800294a:	4816      	ldr	r0, [pc, #88]	; (80029a4 <write24+0xa8>)
 800294c:	f7ff feaa 	bl	80026a4 <PIN_HIGH>
    write8(g);
 8002950:	7bbb      	ldrb	r3, [r7, #14]
 8002952:	4618      	mov	r0, r3
 8002954:	f7ff fe86 	bl	8002664 <write_8>
 8002958:	f44f 7180 	mov.w	r1, #256	; 0x100
 800295c:	4811      	ldr	r0, [pc, #68]	; (80029a4 <write24+0xa8>)
 800295e:	f7ff fe91 	bl	8002684 <PIN_LOW>
 8002962:	f44f 7180 	mov.w	r1, #256	; 0x100
 8002966:	480f      	ldr	r0, [pc, #60]	; (80029a4 <write24+0xa8>)
 8002968:	f7ff fe9c 	bl	80026a4 <PIN_HIGH>
 800296c:	f44f 7180 	mov.w	r1, #256	; 0x100
 8002970:	480c      	ldr	r0, [pc, #48]	; (80029a4 <write24+0xa8>)
 8002972:	f7ff fe97 	bl	80026a4 <PIN_HIGH>
    write8(b);
 8002976:	7b7b      	ldrb	r3, [r7, #13]
 8002978:	4618      	mov	r0, r3
 800297a:	f7ff fe73 	bl	8002664 <write_8>
 800297e:	f44f 7180 	mov.w	r1, #256	; 0x100
 8002982:	4808      	ldr	r0, [pc, #32]	; (80029a4 <write24+0xa8>)
 8002984:	f7ff fe7e 	bl	8002684 <PIN_LOW>
 8002988:	f44f 7180 	mov.w	r1, #256	; 0x100
 800298c:	4805      	ldr	r0, [pc, #20]	; (80029a4 <write24+0xa8>)
 800298e:	f7ff fe89 	bl	80026a4 <PIN_HIGH>
 8002992:	f44f 7180 	mov.w	r1, #256	; 0x100
 8002996:	4803      	ldr	r0, [pc, #12]	; (80029a4 <write24+0xa8>)
 8002998:	f7ff fe84 	bl	80026a4 <PIN_HIGH>
}
 800299c:	bf00      	nop
 800299e:	3710      	adds	r7, #16
 80029a0:	46bd      	mov	sp, r7
 80029a2:	bd80      	pop	{r7, pc}
 80029a4:	40020400 	.word	0x40020400

080029a8 <writecmddata>:


static void writecmddata(uint16_t cmd, uint16_t dat)
{
 80029a8:	b580      	push	{r7, lr}
 80029aa:	b084      	sub	sp, #16
 80029ac:	af00      	add	r7, sp, #0
 80029ae:	4603      	mov	r3, r0
 80029b0:	460a      	mov	r2, r1
 80029b2:	80fb      	strh	r3, [r7, #6]
 80029b4:	4613      	mov	r3, r2
 80029b6:	80bb      	strh	r3, [r7, #4]
    CS_ACTIVE;
 80029b8:	2140      	movs	r1, #64	; 0x40
 80029ba:	4835      	ldr	r0, [pc, #212]	; (8002a90 <writecmddata+0xe8>)
 80029bc:	f7ff fe62 	bl	8002684 <PIN_LOW>
    WriteCmd(cmd);
 80029c0:	2180      	movs	r1, #128	; 0x80
 80029c2:	4833      	ldr	r0, [pc, #204]	; (8002a90 <writecmddata+0xe8>)
 80029c4:	f7ff fe5e 	bl	8002684 <PIN_LOW>
 80029c8:	88fb      	ldrh	r3, [r7, #6]
 80029ca:	0a1b      	lsrs	r3, r3, #8
 80029cc:	b29b      	uxth	r3, r3
 80029ce:	73fb      	strb	r3, [r7, #15]
 80029d0:	88fb      	ldrh	r3, [r7, #6]
 80029d2:	73bb      	strb	r3, [r7, #14]
 80029d4:	7bfb      	ldrb	r3, [r7, #15]
 80029d6:	4618      	mov	r0, r3
 80029d8:	f7ff fe44 	bl	8002664 <write_8>
 80029dc:	f44f 7180 	mov.w	r1, #256	; 0x100
 80029e0:	482b      	ldr	r0, [pc, #172]	; (8002a90 <writecmddata+0xe8>)
 80029e2:	f7ff fe4f 	bl	8002684 <PIN_LOW>
 80029e6:	f44f 7180 	mov.w	r1, #256	; 0x100
 80029ea:	4829      	ldr	r0, [pc, #164]	; (8002a90 <writecmddata+0xe8>)
 80029ec:	f7ff fe5a 	bl	80026a4 <PIN_HIGH>
 80029f0:	f44f 7180 	mov.w	r1, #256	; 0x100
 80029f4:	4826      	ldr	r0, [pc, #152]	; (8002a90 <writecmddata+0xe8>)
 80029f6:	f7ff fe55 	bl	80026a4 <PIN_HIGH>
 80029fa:	7bbb      	ldrb	r3, [r7, #14]
 80029fc:	4618      	mov	r0, r3
 80029fe:	f7ff fe31 	bl	8002664 <write_8>
 8002a02:	f44f 7180 	mov.w	r1, #256	; 0x100
 8002a06:	4822      	ldr	r0, [pc, #136]	; (8002a90 <writecmddata+0xe8>)
 8002a08:	f7ff fe3c 	bl	8002684 <PIN_LOW>
 8002a0c:	f44f 7180 	mov.w	r1, #256	; 0x100
 8002a10:	481f      	ldr	r0, [pc, #124]	; (8002a90 <writecmddata+0xe8>)
 8002a12:	f7ff fe47 	bl	80026a4 <PIN_HIGH>
 8002a16:	f44f 7180 	mov.w	r1, #256	; 0x100
 8002a1a:	481d      	ldr	r0, [pc, #116]	; (8002a90 <writecmddata+0xe8>)
 8002a1c:	f7ff fe42 	bl	80026a4 <PIN_HIGH>
 8002a20:	2180      	movs	r1, #128	; 0x80
 8002a22:	481b      	ldr	r0, [pc, #108]	; (8002a90 <writecmddata+0xe8>)
 8002a24:	f7ff fe3e 	bl	80026a4 <PIN_HIGH>
    WriteData(dat);
 8002a28:	88bb      	ldrh	r3, [r7, #4]
 8002a2a:	0a1b      	lsrs	r3, r3, #8
 8002a2c:	b29b      	uxth	r3, r3
 8002a2e:	737b      	strb	r3, [r7, #13]
 8002a30:	88bb      	ldrh	r3, [r7, #4]
 8002a32:	733b      	strb	r3, [r7, #12]
 8002a34:	7b7b      	ldrb	r3, [r7, #13]
 8002a36:	4618      	mov	r0, r3
 8002a38:	f7ff fe14 	bl	8002664 <write_8>
 8002a3c:	f44f 7180 	mov.w	r1, #256	; 0x100
 8002a40:	4813      	ldr	r0, [pc, #76]	; (8002a90 <writecmddata+0xe8>)
 8002a42:	f7ff fe1f 	bl	8002684 <PIN_LOW>
 8002a46:	f44f 7180 	mov.w	r1, #256	; 0x100
 8002a4a:	4811      	ldr	r0, [pc, #68]	; (8002a90 <writecmddata+0xe8>)
 8002a4c:	f7ff fe2a 	bl	80026a4 <PIN_HIGH>
 8002a50:	f44f 7180 	mov.w	r1, #256	; 0x100
 8002a54:	480e      	ldr	r0, [pc, #56]	; (8002a90 <writecmddata+0xe8>)
 8002a56:	f7ff fe25 	bl	80026a4 <PIN_HIGH>
 8002a5a:	7b3b      	ldrb	r3, [r7, #12]
 8002a5c:	4618      	mov	r0, r3
 8002a5e:	f7ff fe01 	bl	8002664 <write_8>
 8002a62:	f44f 7180 	mov.w	r1, #256	; 0x100
 8002a66:	480a      	ldr	r0, [pc, #40]	; (8002a90 <writecmddata+0xe8>)
 8002a68:	f7ff fe0c 	bl	8002684 <PIN_LOW>
 8002a6c:	f44f 7180 	mov.w	r1, #256	; 0x100
 8002a70:	4807      	ldr	r0, [pc, #28]	; (8002a90 <writecmddata+0xe8>)
 8002a72:	f7ff fe17 	bl	80026a4 <PIN_HIGH>
 8002a76:	f44f 7180 	mov.w	r1, #256	; 0x100
 8002a7a:	4805      	ldr	r0, [pc, #20]	; (8002a90 <writecmddata+0xe8>)
 8002a7c:	f7ff fe12 	bl	80026a4 <PIN_HIGH>
    CS_IDLE;
 8002a80:	2140      	movs	r1, #64	; 0x40
 8002a82:	4803      	ldr	r0, [pc, #12]	; (8002a90 <writecmddata+0xe8>)
 8002a84:	f7ff fe0e 	bl	80026a4 <PIN_HIGH>
}
 8002a88:	bf00      	nop
 8002a8a:	3710      	adds	r7, #16
 8002a8c:	46bd      	mov	sp, r7
 8002a8e:	bd80      	pop	{r7, pc}
 8002a90:	40020400 	.word	0x40020400

08002a94 <WriteCmdParamN>:



static void WriteCmdParamN(uint16_t cmd, int8_t N, uint8_t * block)
{
 8002a94:	b580      	push	{r7, lr}
 8002a96:	b084      	sub	sp, #16
 8002a98:	af00      	add	r7, sp, #0
 8002a9a:	4603      	mov	r3, r0
 8002a9c:	603a      	str	r2, [r7, #0]
 8002a9e:	80fb      	strh	r3, [r7, #6]
 8002aa0:	460b      	mov	r3, r1
 8002aa2:	717b      	strb	r3, [r7, #5]
    CS_ACTIVE;
 8002aa4:	2140      	movs	r1, #64	; 0x40
 8002aa6:	484f      	ldr	r0, [pc, #316]	; (8002be4 <WriteCmdParamN+0x150>)
 8002aa8:	f7ff fdec 	bl	8002684 <PIN_LOW>
    WriteCmd(cmd);
 8002aac:	2180      	movs	r1, #128	; 0x80
 8002aae:	484d      	ldr	r0, [pc, #308]	; (8002be4 <WriteCmdParamN+0x150>)
 8002ab0:	f7ff fde8 	bl	8002684 <PIN_LOW>
 8002ab4:	88fb      	ldrh	r3, [r7, #6]
 8002ab6:	0a1b      	lsrs	r3, r3, #8
 8002ab8:	b29b      	uxth	r3, r3
 8002aba:	73fb      	strb	r3, [r7, #15]
 8002abc:	88fb      	ldrh	r3, [r7, #6]
 8002abe:	73bb      	strb	r3, [r7, #14]
 8002ac0:	7bfb      	ldrb	r3, [r7, #15]
 8002ac2:	4618      	mov	r0, r3
 8002ac4:	f7ff fdce 	bl	8002664 <write_8>
 8002ac8:	f44f 7180 	mov.w	r1, #256	; 0x100
 8002acc:	4845      	ldr	r0, [pc, #276]	; (8002be4 <WriteCmdParamN+0x150>)
 8002ace:	f7ff fdd9 	bl	8002684 <PIN_LOW>
 8002ad2:	f44f 7180 	mov.w	r1, #256	; 0x100
 8002ad6:	4843      	ldr	r0, [pc, #268]	; (8002be4 <WriteCmdParamN+0x150>)
 8002ad8:	f7ff fde4 	bl	80026a4 <PIN_HIGH>
 8002adc:	f44f 7180 	mov.w	r1, #256	; 0x100
 8002ae0:	4840      	ldr	r0, [pc, #256]	; (8002be4 <WriteCmdParamN+0x150>)
 8002ae2:	f7ff fddf 	bl	80026a4 <PIN_HIGH>
 8002ae6:	7bbb      	ldrb	r3, [r7, #14]
 8002ae8:	4618      	mov	r0, r3
 8002aea:	f7ff fdbb 	bl	8002664 <write_8>
 8002aee:	f44f 7180 	mov.w	r1, #256	; 0x100
 8002af2:	483c      	ldr	r0, [pc, #240]	; (8002be4 <WriteCmdParamN+0x150>)
 8002af4:	f7ff fdc6 	bl	8002684 <PIN_LOW>
 8002af8:	f44f 7180 	mov.w	r1, #256	; 0x100
 8002afc:	4839      	ldr	r0, [pc, #228]	; (8002be4 <WriteCmdParamN+0x150>)
 8002afe:	f7ff fdd1 	bl	80026a4 <PIN_HIGH>
 8002b02:	f44f 7180 	mov.w	r1, #256	; 0x100
 8002b06:	4837      	ldr	r0, [pc, #220]	; (8002be4 <WriteCmdParamN+0x150>)
 8002b08:	f7ff fdcc 	bl	80026a4 <PIN_HIGH>
 8002b0c:	2180      	movs	r1, #128	; 0x80
 8002b0e:	4835      	ldr	r0, [pc, #212]	; (8002be4 <WriteCmdParamN+0x150>)
 8002b10:	f7ff fdc8 	bl	80026a4 <PIN_HIGH>
    while (N-- > 0) {
 8002b14:	e056      	b.n	8002bc4 <WriteCmdParamN+0x130>
        uint8_t u8 = *block++;
 8002b16:	683b      	ldr	r3, [r7, #0]
 8002b18:	1c5a      	adds	r2, r3, #1
 8002b1a:	603a      	str	r2, [r7, #0]
 8002b1c:	781b      	ldrb	r3, [r3, #0]
 8002b1e:	737b      	strb	r3, [r7, #13]
        write8(u8);
 8002b20:	7b7b      	ldrb	r3, [r7, #13]
 8002b22:	4618      	mov	r0, r3
 8002b24:	f7ff fd9e 	bl	8002664 <write_8>
 8002b28:	f44f 7180 	mov.w	r1, #256	; 0x100
 8002b2c:	482d      	ldr	r0, [pc, #180]	; (8002be4 <WriteCmdParamN+0x150>)
 8002b2e:	f7ff fda9 	bl	8002684 <PIN_LOW>
 8002b32:	f44f 7180 	mov.w	r1, #256	; 0x100
 8002b36:	482b      	ldr	r0, [pc, #172]	; (8002be4 <WriteCmdParamN+0x150>)
 8002b38:	f7ff fdb4 	bl	80026a4 <PIN_HIGH>
 8002b3c:	f44f 7180 	mov.w	r1, #256	; 0x100
 8002b40:	4828      	ldr	r0, [pc, #160]	; (8002be4 <WriteCmdParamN+0x150>)
 8002b42:	f7ff fdaf 	bl	80026a4 <PIN_HIGH>
        if (N && is8347) {
 8002b46:	f997 3005 	ldrsb.w	r3, [r7, #5]
 8002b4a:	2b00      	cmp	r3, #0
 8002b4c:	d03a      	beq.n	8002bc4 <WriteCmdParamN+0x130>
 8002b4e:	4b26      	ldr	r3, [pc, #152]	; (8002be8 <WriteCmdParamN+0x154>)
 8002b50:	781b      	ldrb	r3, [r3, #0]
 8002b52:	2b00      	cmp	r3, #0
 8002b54:	d036      	beq.n	8002bc4 <WriteCmdParamN+0x130>
            cmd++;
 8002b56:	88fb      	ldrh	r3, [r7, #6]
 8002b58:	3301      	adds	r3, #1
 8002b5a:	80fb      	strh	r3, [r7, #6]
            WriteCmd(cmd);
 8002b5c:	2180      	movs	r1, #128	; 0x80
 8002b5e:	4821      	ldr	r0, [pc, #132]	; (8002be4 <WriteCmdParamN+0x150>)
 8002b60:	f7ff fd90 	bl	8002684 <PIN_LOW>
 8002b64:	88fb      	ldrh	r3, [r7, #6]
 8002b66:	0a1b      	lsrs	r3, r3, #8
 8002b68:	b29b      	uxth	r3, r3
 8002b6a:	733b      	strb	r3, [r7, #12]
 8002b6c:	88fb      	ldrh	r3, [r7, #6]
 8002b6e:	72fb      	strb	r3, [r7, #11]
 8002b70:	7b3b      	ldrb	r3, [r7, #12]
 8002b72:	4618      	mov	r0, r3
 8002b74:	f7ff fd76 	bl	8002664 <write_8>
 8002b78:	f44f 7180 	mov.w	r1, #256	; 0x100
 8002b7c:	4819      	ldr	r0, [pc, #100]	; (8002be4 <WriteCmdParamN+0x150>)
 8002b7e:	f7ff fd81 	bl	8002684 <PIN_LOW>
 8002b82:	f44f 7180 	mov.w	r1, #256	; 0x100
 8002b86:	4817      	ldr	r0, [pc, #92]	; (8002be4 <WriteCmdParamN+0x150>)
 8002b88:	f7ff fd8c 	bl	80026a4 <PIN_HIGH>
 8002b8c:	f44f 7180 	mov.w	r1, #256	; 0x100
 8002b90:	4814      	ldr	r0, [pc, #80]	; (8002be4 <WriteCmdParamN+0x150>)
 8002b92:	f7ff fd87 	bl	80026a4 <PIN_HIGH>
 8002b96:	7afb      	ldrb	r3, [r7, #11]
 8002b98:	4618      	mov	r0, r3
 8002b9a:	f7ff fd63 	bl	8002664 <write_8>
 8002b9e:	f44f 7180 	mov.w	r1, #256	; 0x100
 8002ba2:	4810      	ldr	r0, [pc, #64]	; (8002be4 <WriteCmdParamN+0x150>)
 8002ba4:	f7ff fd6e 	bl	8002684 <PIN_LOW>
 8002ba8:	f44f 7180 	mov.w	r1, #256	; 0x100
 8002bac:	480d      	ldr	r0, [pc, #52]	; (8002be4 <WriteCmdParamN+0x150>)
 8002bae:	f7ff fd79 	bl	80026a4 <PIN_HIGH>
 8002bb2:	f44f 7180 	mov.w	r1, #256	; 0x100
 8002bb6:	480b      	ldr	r0, [pc, #44]	; (8002be4 <WriteCmdParamN+0x150>)
 8002bb8:	f7ff fd74 	bl	80026a4 <PIN_HIGH>
 8002bbc:	2180      	movs	r1, #128	; 0x80
 8002bbe:	4809      	ldr	r0, [pc, #36]	; (8002be4 <WriteCmdParamN+0x150>)
 8002bc0:	f7ff fd70 	bl	80026a4 <PIN_HIGH>
    while (N-- > 0) {
 8002bc4:	f997 3005 	ldrsb.w	r3, [r7, #5]
 8002bc8:	b2da      	uxtb	r2, r3
 8002bca:	3a01      	subs	r2, #1
 8002bcc:	b2d2      	uxtb	r2, r2
 8002bce:	717a      	strb	r2, [r7, #5]
 8002bd0:	2b00      	cmp	r3, #0
 8002bd2:	dca0      	bgt.n	8002b16 <WriteCmdParamN+0x82>
        }
    }
    CS_IDLE;
 8002bd4:	2140      	movs	r1, #64	; 0x40
 8002bd6:	4803      	ldr	r0, [pc, #12]	; (8002be4 <WriteCmdParamN+0x150>)
 8002bd8:	f7ff fd64 	bl	80026a4 <PIN_HIGH>
}
 8002bdc:	bf00      	nop
 8002bde:	3710      	adds	r7, #16
 8002be0:	46bd      	mov	sp, r7
 8002be2:	bd80      	pop	{r7, pc}
 8002be4:	40020400 	.word	0x40020400
 8002be8:	2000062d 	.word	0x2000062d

08002bec <WriteCmdParam4>:

static inline void WriteCmdParam4(uint8_t cmd, uint8_t d1, uint8_t d2, uint8_t d3, uint8_t d4)
{
 8002bec:	b590      	push	{r4, r7, lr}
 8002bee:	b085      	sub	sp, #20
 8002bf0:	af00      	add	r7, sp, #0
 8002bf2:	4604      	mov	r4, r0
 8002bf4:	4608      	mov	r0, r1
 8002bf6:	4611      	mov	r1, r2
 8002bf8:	461a      	mov	r2, r3
 8002bfa:	4623      	mov	r3, r4
 8002bfc:	71fb      	strb	r3, [r7, #7]
 8002bfe:	4603      	mov	r3, r0
 8002c00:	71bb      	strb	r3, [r7, #6]
 8002c02:	460b      	mov	r3, r1
 8002c04:	717b      	strb	r3, [r7, #5]
 8002c06:	4613      	mov	r3, r2
 8002c08:	713b      	strb	r3, [r7, #4]
    uint8_t d[4];
    d[0] = d1, d[1] = d2, d[2] = d3, d[3] = d4;
 8002c0a:	79bb      	ldrb	r3, [r7, #6]
 8002c0c:	733b      	strb	r3, [r7, #12]
 8002c0e:	797b      	ldrb	r3, [r7, #5]
 8002c10:	737b      	strb	r3, [r7, #13]
 8002c12:	793b      	ldrb	r3, [r7, #4]
 8002c14:	73bb      	strb	r3, [r7, #14]
 8002c16:	f897 3020 	ldrb.w	r3, [r7, #32]
 8002c1a:	73fb      	strb	r3, [r7, #15]
    WriteCmdParamN(cmd, 4, d);
 8002c1c:	79fb      	ldrb	r3, [r7, #7]
 8002c1e:	b29b      	uxth	r3, r3
 8002c20:	f107 020c 	add.w	r2, r7, #12
 8002c24:	2104      	movs	r1, #4
 8002c26:	4618      	mov	r0, r3
 8002c28:	f7ff ff34 	bl	8002a94 <WriteCmdParamN>
}
 8002c2c:	bf00      	nop
 8002c2e:	3714      	adds	r7, #20
 8002c30:	46bd      	mov	sp, r7
 8002c32:	bd90      	pop	{r4, r7, pc}

08002c34 <init_table>:

#define TFTLCD_DELAY 0xFFFF
#define TFTLCD_DELAY8 0x7F
static void init_table(const void *table, int16_t size)
{
 8002c34:	b580      	push	{r7, lr}
 8002c36:	b08a      	sub	sp, #40	; 0x28
 8002c38:	af00      	add	r7, sp, #0
 8002c3a:	6078      	str	r0, [r7, #4]
 8002c3c:	460b      	mov	r3, r1
 8002c3e:	807b      	strh	r3, [r7, #2]

    uint8_t *p = (uint8_t *) table, dat[24];            //R61526 has GAMMA[22]
 8002c40:	687b      	ldr	r3, [r7, #4]
 8002c42:	627b      	str	r3, [r7, #36]	; 0x24

    while (size > 0)
 8002c44:	e046      	b.n	8002cd4 <init_table+0xa0>
    {
        uint8_t cmd = pgm_read_byte(p++);
 8002c46:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002c48:	1c5a      	adds	r2, r3, #1
 8002c4a:	627a      	str	r2, [r7, #36]	; 0x24
 8002c4c:	781b      	ldrb	r3, [r3, #0]
 8002c4e:	f887 3021 	strb.w	r3, [r7, #33]	; 0x21
        uint8_t len = pgm_read_byte(p++);
 8002c52:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002c54:	1c5a      	adds	r2, r3, #1
 8002c56:	627a      	str	r2, [r7, #36]	; 0x24
 8002c58:	781b      	ldrb	r3, [r3, #0]
 8002c5a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
        if (cmd == TFTLCD_DELAY8)
 8002c5e:	f897 3021 	ldrb.w	r3, [r7, #33]	; 0x21
 8002c62:	2b7f      	cmp	r3, #127	; 0x7f
 8002c64:	d108      	bne.n	8002c78 <init_table+0x44>
        {
            delay(len);
 8002c66:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8002c6a:	4618      	mov	r0, r3
 8002c6c:	f7ff fcae 	bl	80025cc <delay>
            len = 0;
 8002c70:	2300      	movs	r3, #0
 8002c72:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8002c76:	e024      	b.n	8002cc2 <init_table+0x8e>
        }
        else
        {
            for (uint8_t i = 0; i < len; i++)
 8002c78:	2300      	movs	r3, #0
 8002c7a:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 8002c7e:	e010      	b.n	8002ca2 <init_table+0x6e>
                dat[i] = pgm_read_byte(p++);
 8002c80:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002c82:	1c5a      	adds	r2, r3, #1
 8002c84:	627a      	str	r2, [r7, #36]	; 0x24
 8002c86:	f897 2022 	ldrb.w	r2, [r7, #34]	; 0x22
 8002c8a:	7819      	ldrb	r1, [r3, #0]
 8002c8c:	f102 0328 	add.w	r3, r2, #40	; 0x28
 8002c90:	443b      	add	r3, r7
 8002c92:	460a      	mov	r2, r1
 8002c94:	f803 2c20 	strb.w	r2, [r3, #-32]
            for (uint8_t i = 0; i < len; i++)
 8002c98:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
 8002c9c:	3301      	adds	r3, #1
 8002c9e:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 8002ca2:	f897 2022 	ldrb.w	r2, [r7, #34]	; 0x22
 8002ca6:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8002caa:	429a      	cmp	r2, r3
 8002cac:	d3e8      	bcc.n	8002c80 <init_table+0x4c>
            WriteCmdParamN(cmd, len, dat);
 8002cae:	f897 3021 	ldrb.w	r3, [r7, #33]	; 0x21
 8002cb2:	b29b      	uxth	r3, r3
 8002cb4:	f997 1023 	ldrsb.w	r1, [r7, #35]	; 0x23
 8002cb8:	f107 0208 	add.w	r2, r7, #8
 8002cbc:	4618      	mov	r0, r3
 8002cbe:	f7ff fee9 	bl	8002a94 <WriteCmdParamN>
        }
        size -= len + 2;
 8002cc2:	887a      	ldrh	r2, [r7, #2]
 8002cc4:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8002cc8:	b29b      	uxth	r3, r3
 8002cca:	1ad3      	subs	r3, r2, r3
 8002ccc:	b29b      	uxth	r3, r3
 8002cce:	3b02      	subs	r3, #2
 8002cd0:	b29b      	uxth	r3, r3
 8002cd2:	807b      	strh	r3, [r7, #2]
    while (size > 0)
 8002cd4:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8002cd8:	2b00      	cmp	r3, #0
 8002cda:	dcb4      	bgt.n	8002c46 <init_table+0x12>
    }
}
 8002cdc:	bf00      	nop
 8002cde:	bf00      	nop
 8002ce0:	3728      	adds	r7, #40	; 0x28
 8002ce2:	46bd      	mov	sp, r7
 8002ce4:	bd80      	pop	{r7, pc}
	...

08002ce8 <reset>:
}



void reset(void)
{
 8002ce8:	b580      	push	{r7, lr}
 8002cea:	af00      	add	r7, sp, #0
    done_reset = 1;
 8002cec:	4b23      	ldr	r3, [pc, #140]	; (8002d7c <reset+0x94>)
 8002cee:	2201      	movs	r2, #1
 8002cf0:	701a      	strb	r2, [r3, #0]
    setWriteDir();
 8002cf2:	f7ff fdd3 	bl	800289c <setWriteDir>
    CTL_INIT();
 8002cf6:	f44f 7100 	mov.w	r1, #512	; 0x200
 8002cfa:	4821      	ldr	r0, [pc, #132]	; (8002d80 <reset+0x98>)
 8002cfc:	f7ff fcf8 	bl	80026f0 <PIN_OUTPUT>
 8002d00:	f44f 7180 	mov.w	r1, #256	; 0x100
 8002d04:	481e      	ldr	r0, [pc, #120]	; (8002d80 <reset+0x98>)
 8002d06:	f7ff fcf3 	bl	80026f0 <PIN_OUTPUT>
 8002d0a:	2180      	movs	r1, #128	; 0x80
 8002d0c:	481c      	ldr	r0, [pc, #112]	; (8002d80 <reset+0x98>)
 8002d0e:	f7ff fcef 	bl	80026f0 <PIN_OUTPUT>
 8002d12:	2140      	movs	r1, #64	; 0x40
 8002d14:	481a      	ldr	r0, [pc, #104]	; (8002d80 <reset+0x98>)
 8002d16:	f7ff fceb 	bl	80026f0 <PIN_OUTPUT>
 8002d1a:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8002d1e:	4819      	ldr	r0, [pc, #100]	; (8002d84 <reset+0x9c>)
 8002d20:	f7ff fce6 	bl	80026f0 <PIN_OUTPUT>
    CS_IDLE;
 8002d24:	2140      	movs	r1, #64	; 0x40
 8002d26:	4816      	ldr	r0, [pc, #88]	; (8002d80 <reset+0x98>)
 8002d28:	f7ff fcbc 	bl	80026a4 <PIN_HIGH>
    RD_IDLE;
 8002d2c:	f44f 7100 	mov.w	r1, #512	; 0x200
 8002d30:	4813      	ldr	r0, [pc, #76]	; (8002d80 <reset+0x98>)
 8002d32:	f7ff fcb7 	bl	80026a4 <PIN_HIGH>
    WR_IDLE;
 8002d36:	f44f 7180 	mov.w	r1, #256	; 0x100
 8002d3a:	4811      	ldr	r0, [pc, #68]	; (8002d80 <reset+0x98>)
 8002d3c:	f7ff fcb2 	bl	80026a4 <PIN_HIGH>
    RESET_IDLE;
 8002d40:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8002d44:	480f      	ldr	r0, [pc, #60]	; (8002d84 <reset+0x9c>)
 8002d46:	f7ff fcad 	bl	80026a4 <PIN_HIGH>
    delay(50);
 8002d4a:	2032      	movs	r0, #50	; 0x32
 8002d4c:	f7ff fc3e 	bl	80025cc <delay>
    RESET_ACTIVE;
 8002d50:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8002d54:	480b      	ldr	r0, [pc, #44]	; (8002d84 <reset+0x9c>)
 8002d56:	f7ff fc95 	bl	8002684 <PIN_LOW>
    delay(100);
 8002d5a:	2064      	movs	r0, #100	; 0x64
 8002d5c:	f7ff fc36 	bl	80025cc <delay>
    RESET_IDLE;
 8002d60:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8002d64:	4807      	ldr	r0, [pc, #28]	; (8002d84 <reset+0x9c>)
 8002d66:	f7ff fc9d 	bl	80026a4 <PIN_HIGH>
    delay(100);
 8002d6a:	2064      	movs	r0, #100	; 0x64
 8002d6c:	f7ff fc2e 	bl	80025cc <delay>
	WriteCmdData(0xB0, 0x0000);   //R61520 needs this to read ID
 8002d70:	2100      	movs	r1, #0
 8002d72:	20b0      	movs	r0, #176	; 0xb0
 8002d74:	f7ff fd3c 	bl	80027f0 <WriteCmdData>
}
 8002d78:	bf00      	nop
 8002d7a:	bd80      	pop	{r7, pc}
 8002d7c:	2000062c 	.word	0x2000062c
 8002d80:	40020400 	.word	0x40020400
 8002d84:	40020000 	.word	0x40020000

08002d88 <read16bits>:

static uint16_t read16bits(void)
{
 8002d88:	b580      	push	{r7, lr}
 8002d8a:	b082      	sub	sp, #8
 8002d8c:	af00      	add	r7, sp, #0
    uint16_t ret;
    uint8_t lo;
    READ_8(ret);
 8002d8e:	f44f 7100 	mov.w	r1, #512	; 0x200
 8002d92:	4865      	ldr	r0, [pc, #404]	; (8002f28 <read16bits+0x1a0>)
 8002d94:	f7ff fc86 	bl	80026a4 <PIN_HIGH>
 8002d98:	f44f 7100 	mov.w	r1, #512	; 0x200
 8002d9c:	4862      	ldr	r0, [pc, #392]	; (8002f28 <read16bits+0x1a0>)
 8002d9e:	f7ff fc71 	bl	8002684 <PIN_LOW>
 8002da2:	f44f 7100 	mov.w	r1, #512	; 0x200
 8002da6:	4860      	ldr	r0, [pc, #384]	; (8002f28 <read16bits+0x1a0>)
 8002da8:	f7ff fc6c 	bl	8002684 <PIN_LOW>
 8002dac:	f44f 7100 	mov.w	r1, #512	; 0x200
 8002db0:	485d      	ldr	r0, [pc, #372]	; (8002f28 <read16bits+0x1a0>)
 8002db2:	f7ff fc67 	bl	8002684 <PIN_LOW>
 8002db6:	4b5c      	ldr	r3, [pc, #368]	; (8002f28 <read16bits+0x1a0>)
 8002db8:	691b      	ldr	r3, [r3, #16]
 8002dba:	0a1b      	lsrs	r3, r3, #8
 8002dbc:	b29b      	uxth	r3, r3
 8002dbe:	f003 0320 	and.w	r3, r3, #32
 8002dc2:	b29a      	uxth	r2, r3
 8002dc4:	4b58      	ldr	r3, [pc, #352]	; (8002f28 <read16bits+0x1a0>)
 8002dc6:	691b      	ldr	r3, [r3, #16]
 8002dc8:	085b      	lsrs	r3, r3, #1
 8002dca:	b29b      	uxth	r3, r3
 8002dcc:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8002dd0:	b29b      	uxth	r3, r3
 8002dd2:	4313      	orrs	r3, r2
 8002dd4:	b29a      	uxth	r2, r3
 8002dd6:	4b55      	ldr	r3, [pc, #340]	; (8002f2c <read16bits+0x1a4>)
 8002dd8:	691b      	ldr	r3, [r3, #16]
 8002dda:	0a1b      	lsrs	r3, r3, #8
 8002ddc:	b29b      	uxth	r3, r3
 8002dde:	f003 0308 	and.w	r3, r3, #8
 8002de2:	b29b      	uxth	r3, r3
 8002de4:	4313      	orrs	r3, r2
 8002de6:	b29a      	uxth	r2, r3
 8002de8:	4b50      	ldr	r3, [pc, #320]	; (8002f2c <read16bits+0x1a4>)
 8002dea:	691b      	ldr	r3, [r3, #16]
 8002dec:	095b      	lsrs	r3, r3, #5
 8002dee:	b29b      	uxth	r3, r3
 8002df0:	f003 0320 	and.w	r3, r3, #32
 8002df4:	b29b      	uxth	r3, r3
 8002df6:	4313      	orrs	r3, r2
 8002df8:	b29a      	uxth	r2, r3
 8002dfa:	4b4c      	ldr	r3, [pc, #304]	; (8002f2c <read16bits+0x1a4>)
 8002dfc:	691b      	ldr	r3, [r3, #16]
 8002dfe:	08db      	lsrs	r3, r3, #3
 8002e00:	b29b      	uxth	r3, r3
 8002e02:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002e06:	b29b      	uxth	r3, r3
 8002e08:	4313      	orrs	r3, r2
 8002e0a:	b29a      	uxth	r2, r3
 8002e0c:	4b47      	ldr	r3, [pc, #284]	; (8002f2c <read16bits+0x1a4>)
 8002e0e:	691b      	ldr	r3, [r3, #16]
 8002e10:	099b      	lsrs	r3, r3, #6
 8002e12:	b29b      	uxth	r3, r3
 8002e14:	f003 0304 	and.w	r3, r3, #4
 8002e18:	b29b      	uxth	r3, r3
 8002e1a:	4313      	orrs	r3, r2
 8002e1c:	b29a      	uxth	r2, r3
 8002e1e:	4b42      	ldr	r3, [pc, #264]	; (8002f28 <read16bits+0x1a0>)
 8002e20:	691b      	ldr	r3, [r3, #16]
 8002e22:	0b9b      	lsrs	r3, r3, #14
 8002e24:	b29b      	uxth	r3, r3
 8002e26:	f003 0302 	and.w	r3, r3, #2
 8002e2a:	b29b      	uxth	r3, r3
 8002e2c:	4313      	orrs	r3, r2
 8002e2e:	b29a      	uxth	r2, r3
 8002e30:	4b3d      	ldr	r3, [pc, #244]	; (8002f28 <read16bits+0x1a0>)
 8002e32:	691b      	ldr	r3, [r3, #16]
 8002e34:	0adb      	lsrs	r3, r3, #11
 8002e36:	b29b      	uxth	r3, r3
 8002e38:	f003 0308 	and.w	r3, r3, #8
 8002e3c:	b29b      	uxth	r3, r3
 8002e3e:	4313      	orrs	r3, r2
 8002e40:	80fb      	strh	r3, [r7, #6]
 8002e42:	f44f 7100 	mov.w	r1, #512	; 0x200
 8002e46:	4838      	ldr	r0, [pc, #224]	; (8002f28 <read16bits+0x1a0>)
 8002e48:	f7ff fc2c 	bl	80026a4 <PIN_HIGH>
 8002e4c:	f44f 7100 	mov.w	r1, #512	; 0x200
 8002e50:	4835      	ldr	r0, [pc, #212]	; (8002f28 <read16bits+0x1a0>)
 8002e52:	f7ff fc27 	bl	80026a4 <PIN_HIGH>
    READ_8(lo);
 8002e56:	f44f 7100 	mov.w	r1, #512	; 0x200
 8002e5a:	4833      	ldr	r0, [pc, #204]	; (8002f28 <read16bits+0x1a0>)
 8002e5c:	f7ff fc22 	bl	80026a4 <PIN_HIGH>
 8002e60:	f44f 7100 	mov.w	r1, #512	; 0x200
 8002e64:	4830      	ldr	r0, [pc, #192]	; (8002f28 <read16bits+0x1a0>)
 8002e66:	f7ff fc0d 	bl	8002684 <PIN_LOW>
 8002e6a:	f44f 7100 	mov.w	r1, #512	; 0x200
 8002e6e:	482e      	ldr	r0, [pc, #184]	; (8002f28 <read16bits+0x1a0>)
 8002e70:	f7ff fc08 	bl	8002684 <PIN_LOW>
 8002e74:	f44f 7100 	mov.w	r1, #512	; 0x200
 8002e78:	482b      	ldr	r0, [pc, #172]	; (8002f28 <read16bits+0x1a0>)
 8002e7a:	f7ff fc03 	bl	8002684 <PIN_LOW>
 8002e7e:	4b2a      	ldr	r3, [pc, #168]	; (8002f28 <read16bits+0x1a0>)
 8002e80:	691b      	ldr	r3, [r3, #16]
 8002e82:	4b29      	ldr	r3, [pc, #164]	; (8002f28 <read16bits+0x1a0>)
 8002e84:	691b      	ldr	r3, [r3, #16]
 8002e86:	0a1b      	lsrs	r3, r3, #8
 8002e88:	b2db      	uxtb	r3, r3
 8002e8a:	f003 0320 	and.w	r3, r3, #32
 8002e8e:	b2da      	uxtb	r2, r3
 8002e90:	4b26      	ldr	r3, [pc, #152]	; (8002f2c <read16bits+0x1a4>)
 8002e92:	691b      	ldr	r3, [r3, #16]
 8002e94:	0a1b      	lsrs	r3, r3, #8
 8002e96:	b2db      	uxtb	r3, r3
 8002e98:	f003 0308 	and.w	r3, r3, #8
 8002e9c:	b2db      	uxtb	r3, r3
 8002e9e:	4313      	orrs	r3, r2
 8002ea0:	b2da      	uxtb	r2, r3
 8002ea2:	4b22      	ldr	r3, [pc, #136]	; (8002f2c <read16bits+0x1a4>)
 8002ea4:	691b      	ldr	r3, [r3, #16]
 8002ea6:	095b      	lsrs	r3, r3, #5
 8002ea8:	b2db      	uxtb	r3, r3
 8002eaa:	f003 0320 	and.w	r3, r3, #32
 8002eae:	b2db      	uxtb	r3, r3
 8002eb0:	4313      	orrs	r3, r2
 8002eb2:	b2da      	uxtb	r2, r3
 8002eb4:	4b1d      	ldr	r3, [pc, #116]	; (8002f2c <read16bits+0x1a4>)
 8002eb6:	691b      	ldr	r3, [r3, #16]
 8002eb8:	08db      	lsrs	r3, r3, #3
 8002eba:	b2db      	uxtb	r3, r3
 8002ebc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002ec0:	b2db      	uxtb	r3, r3
 8002ec2:	4313      	orrs	r3, r2
 8002ec4:	b2da      	uxtb	r2, r3
 8002ec6:	4b19      	ldr	r3, [pc, #100]	; (8002f2c <read16bits+0x1a4>)
 8002ec8:	691b      	ldr	r3, [r3, #16]
 8002eca:	099b      	lsrs	r3, r3, #6
 8002ecc:	b2db      	uxtb	r3, r3
 8002ece:	f003 0304 	and.w	r3, r3, #4
 8002ed2:	b2db      	uxtb	r3, r3
 8002ed4:	4313      	orrs	r3, r2
 8002ed6:	b2da      	uxtb	r2, r3
 8002ed8:	4b13      	ldr	r3, [pc, #76]	; (8002f28 <read16bits+0x1a0>)
 8002eda:	691b      	ldr	r3, [r3, #16]
 8002edc:	0b9b      	lsrs	r3, r3, #14
 8002ede:	b2db      	uxtb	r3, r3
 8002ee0:	f003 0302 	and.w	r3, r3, #2
 8002ee4:	b2db      	uxtb	r3, r3
 8002ee6:	4313      	orrs	r3, r2
 8002ee8:	b2da      	uxtb	r2, r3
 8002eea:	4b0f      	ldr	r3, [pc, #60]	; (8002f28 <read16bits+0x1a0>)
 8002eec:	691b      	ldr	r3, [r3, #16]
 8002eee:	0adb      	lsrs	r3, r3, #11
 8002ef0:	b2db      	uxtb	r3, r3
 8002ef2:	f003 0308 	and.w	r3, r3, #8
 8002ef6:	b2db      	uxtb	r3, r3
 8002ef8:	4313      	orrs	r3, r2
 8002efa:	717b      	strb	r3, [r7, #5]
 8002efc:	f44f 7100 	mov.w	r1, #512	; 0x200
 8002f00:	4809      	ldr	r0, [pc, #36]	; (8002f28 <read16bits+0x1a0>)
 8002f02:	f7ff fbcf 	bl	80026a4 <PIN_HIGH>
 8002f06:	f44f 7100 	mov.w	r1, #512	; 0x200
 8002f0a:	4807      	ldr	r0, [pc, #28]	; (8002f28 <read16bits+0x1a0>)
 8002f0c:	f7ff fbca 	bl	80026a4 <PIN_HIGH>
    return (ret << 8) | lo;
 8002f10:	88fb      	ldrh	r3, [r7, #6]
 8002f12:	021b      	lsls	r3, r3, #8
 8002f14:	b21a      	sxth	r2, r3
 8002f16:	797b      	ldrb	r3, [r7, #5]
 8002f18:	b21b      	sxth	r3, r3
 8002f1a:	4313      	orrs	r3, r2
 8002f1c:	b21b      	sxth	r3, r3
 8002f1e:	b29b      	uxth	r3, r3
}
 8002f20:	4618      	mov	r0, r3
 8002f22:	3708      	adds	r7, #8
 8002f24:	46bd      	mov	sp, r7
 8002f26:	bd80      	pop	{r7, pc}
 8002f28:	40020400 	.word	0x40020400
 8002f2c:	40020000 	.word	0x40020000

08002f30 <readReg>:

uint16_t readReg(uint16_t reg, int8_t index)
{
 8002f30:	b580      	push	{r7, lr}
 8002f32:	b084      	sub	sp, #16
 8002f34:	af00      	add	r7, sp, #0
 8002f36:	4603      	mov	r3, r0
 8002f38:	460a      	mov	r2, r1
 8002f3a:	80fb      	strh	r3, [r7, #6]
 8002f3c:	4613      	mov	r3, r2
 8002f3e:	717b      	strb	r3, [r7, #5]
    uint16_t ret;
    uint8_t lo;
    if (!done_reset)
 8002f40:	4b2f      	ldr	r3, [pc, #188]	; (8003000 <readReg+0xd0>)
 8002f42:	781b      	ldrb	r3, [r3, #0]
 8002f44:	2b00      	cmp	r3, #0
 8002f46:	d101      	bne.n	8002f4c <readReg+0x1c>
        reset();
 8002f48:	f7ff fece 	bl	8002ce8 <reset>
    CS_ACTIVE;
 8002f4c:	2140      	movs	r1, #64	; 0x40
 8002f4e:	482d      	ldr	r0, [pc, #180]	; (8003004 <readReg+0xd4>)
 8002f50:	f7ff fb98 	bl	8002684 <PIN_LOW>
    WriteCmd(reg);
 8002f54:	2180      	movs	r1, #128	; 0x80
 8002f56:	482b      	ldr	r0, [pc, #172]	; (8003004 <readReg+0xd4>)
 8002f58:	f7ff fb94 	bl	8002684 <PIN_LOW>
 8002f5c:	88fb      	ldrh	r3, [r7, #6]
 8002f5e:	0a1b      	lsrs	r3, r3, #8
 8002f60:	b29b      	uxth	r3, r3
 8002f62:	73fb      	strb	r3, [r7, #15]
 8002f64:	88fb      	ldrh	r3, [r7, #6]
 8002f66:	73bb      	strb	r3, [r7, #14]
 8002f68:	7bfb      	ldrb	r3, [r7, #15]
 8002f6a:	4618      	mov	r0, r3
 8002f6c:	f7ff fb7a 	bl	8002664 <write_8>
 8002f70:	f44f 7180 	mov.w	r1, #256	; 0x100
 8002f74:	4823      	ldr	r0, [pc, #140]	; (8003004 <readReg+0xd4>)
 8002f76:	f7ff fb85 	bl	8002684 <PIN_LOW>
 8002f7a:	f44f 7180 	mov.w	r1, #256	; 0x100
 8002f7e:	4821      	ldr	r0, [pc, #132]	; (8003004 <readReg+0xd4>)
 8002f80:	f7ff fb90 	bl	80026a4 <PIN_HIGH>
 8002f84:	f44f 7180 	mov.w	r1, #256	; 0x100
 8002f88:	481e      	ldr	r0, [pc, #120]	; (8003004 <readReg+0xd4>)
 8002f8a:	f7ff fb8b 	bl	80026a4 <PIN_HIGH>
 8002f8e:	7bbb      	ldrb	r3, [r7, #14]
 8002f90:	4618      	mov	r0, r3
 8002f92:	f7ff fb67 	bl	8002664 <write_8>
 8002f96:	f44f 7180 	mov.w	r1, #256	; 0x100
 8002f9a:	481a      	ldr	r0, [pc, #104]	; (8003004 <readReg+0xd4>)
 8002f9c:	f7ff fb72 	bl	8002684 <PIN_LOW>
 8002fa0:	f44f 7180 	mov.w	r1, #256	; 0x100
 8002fa4:	4817      	ldr	r0, [pc, #92]	; (8003004 <readReg+0xd4>)
 8002fa6:	f7ff fb7d 	bl	80026a4 <PIN_HIGH>
 8002faa:	f44f 7180 	mov.w	r1, #256	; 0x100
 8002fae:	4815      	ldr	r0, [pc, #84]	; (8003004 <readReg+0xd4>)
 8002fb0:	f7ff fb78 	bl	80026a4 <PIN_HIGH>
 8002fb4:	2180      	movs	r1, #128	; 0x80
 8002fb6:	4813      	ldr	r0, [pc, #76]	; (8003004 <readReg+0xd4>)
 8002fb8:	f7ff fb74 	bl	80026a4 <PIN_HIGH>
    setReadDir();
 8002fbc:	f7ff fc3e 	bl	800283c <setReadDir>
    delay(1);    //1us should be adequate
 8002fc0:	2001      	movs	r0, #1
 8002fc2:	f7ff fb03 	bl	80025cc <delay>
    //    READ_16(ret);
    do { ret = read16bits(); }while (--index >= 0);  //need to test with SSD1963
 8002fc6:	f7ff fedf 	bl	8002d88 <read16bits>
 8002fca:	4603      	mov	r3, r0
 8002fcc:	81bb      	strh	r3, [r7, #12]
 8002fce:	797b      	ldrb	r3, [r7, #5]
 8002fd0:	3b01      	subs	r3, #1
 8002fd2:	b2db      	uxtb	r3, r3
 8002fd4:	717b      	strb	r3, [r7, #5]
 8002fd6:	f997 3005 	ldrsb.w	r3, [r7, #5]
 8002fda:	2b00      	cmp	r3, #0
 8002fdc:	daf3      	bge.n	8002fc6 <readReg+0x96>
    RD_IDLE;
 8002fde:	f44f 7100 	mov.w	r1, #512	; 0x200
 8002fe2:	4808      	ldr	r0, [pc, #32]	; (8003004 <readReg+0xd4>)
 8002fe4:	f7ff fb5e 	bl	80026a4 <PIN_HIGH>
    CS_IDLE;
 8002fe8:	2140      	movs	r1, #64	; 0x40
 8002fea:	4806      	ldr	r0, [pc, #24]	; (8003004 <readReg+0xd4>)
 8002fec:	f7ff fb5a 	bl	80026a4 <PIN_HIGH>
    setWriteDir();
 8002ff0:	f7ff fc54 	bl	800289c <setWriteDir>
    return ret;
 8002ff4:	89bb      	ldrh	r3, [r7, #12]
}
 8002ff6:	4618      	mov	r0, r3
 8002ff8:	3710      	adds	r7, #16
 8002ffa:	46bd      	mov	sp, r7
 8002ffc:	bd80      	pop	{r7, pc}
 8002ffe:	bf00      	nop
 8003000:	2000062c 	.word	0x2000062c
 8003004:	40020400 	.word	0x40020400

08003008 <readReg32>:

uint32_t readReg32(uint16_t reg)
{
 8003008:	b580      	push	{r7, lr}
 800300a:	b084      	sub	sp, #16
 800300c:	af00      	add	r7, sp, #0
 800300e:	4603      	mov	r3, r0
 8003010:	80fb      	strh	r3, [r7, #6]
    uint16_t h = readReg(reg, 0);
 8003012:	88fb      	ldrh	r3, [r7, #6]
 8003014:	2100      	movs	r1, #0
 8003016:	4618      	mov	r0, r3
 8003018:	f7ff ff8a 	bl	8002f30 <readReg>
 800301c:	4603      	mov	r3, r0
 800301e:	81fb      	strh	r3, [r7, #14]
    uint16_t l = readReg(reg, 1);
 8003020:	88fb      	ldrh	r3, [r7, #6]
 8003022:	2101      	movs	r1, #1
 8003024:	4618      	mov	r0, r3
 8003026:	f7ff ff83 	bl	8002f30 <readReg>
 800302a:	4603      	mov	r3, r0
 800302c:	81bb      	strh	r3, [r7, #12]
    return ((uint32_t) h << 16) | (l);
 800302e:	89fb      	ldrh	r3, [r7, #14]
 8003030:	041a      	lsls	r2, r3, #16
 8003032:	89bb      	ldrh	r3, [r7, #12]
 8003034:	4313      	orrs	r3, r2
}
 8003036:	4618      	mov	r0, r3
 8003038:	3710      	adds	r7, #16
 800303a:	46bd      	mov	sp, r7
 800303c:	bd80      	pop	{r7, pc}

0800303e <readReg40>:

uint32_t readReg40(uint16_t reg)
{
 800303e:	b580      	push	{r7, lr}
 8003040:	b084      	sub	sp, #16
 8003042:	af00      	add	r7, sp, #0
 8003044:	4603      	mov	r3, r0
 8003046:	80fb      	strh	r3, [r7, #6]
    uint16_t h = readReg(reg, 0);
 8003048:	88fb      	ldrh	r3, [r7, #6]
 800304a:	2100      	movs	r1, #0
 800304c:	4618      	mov	r0, r3
 800304e:	f7ff ff6f 	bl	8002f30 <readReg>
 8003052:	4603      	mov	r3, r0
 8003054:	81fb      	strh	r3, [r7, #14]
    uint16_t m = readReg(reg, 1);
 8003056:	88fb      	ldrh	r3, [r7, #6]
 8003058:	2101      	movs	r1, #1
 800305a:	4618      	mov	r0, r3
 800305c:	f7ff ff68 	bl	8002f30 <readReg>
 8003060:	4603      	mov	r3, r0
 8003062:	81bb      	strh	r3, [r7, #12]
    uint16_t l = readReg(reg, 2);
 8003064:	88fb      	ldrh	r3, [r7, #6]
 8003066:	2102      	movs	r1, #2
 8003068:	4618      	mov	r0, r3
 800306a:	f7ff ff61 	bl	8002f30 <readReg>
 800306e:	4603      	mov	r3, r0
 8003070:	817b      	strh	r3, [r7, #10]
    return ((uint32_t) h << 24) | (m << 8) | (l >> 8);
 8003072:	89fb      	ldrh	r3, [r7, #14]
 8003074:	061b      	lsls	r3, r3, #24
 8003076:	89ba      	ldrh	r2, [r7, #12]
 8003078:	0212      	lsls	r2, r2, #8
 800307a:	4313      	orrs	r3, r2
 800307c:	897a      	ldrh	r2, [r7, #10]
 800307e:	0a12      	lsrs	r2, r2, #8
 8003080:	b292      	uxth	r2, r2
 8003082:	4313      	orrs	r3, r2
}
 8003084:	4618      	mov	r0, r3
 8003086:	3710      	adds	r7, #16
 8003088:	46bd      	mov	sp, r7
 800308a:	bd80      	pop	{r7, pc}

0800308c <tft_init>:


void tft_init(uint16_t ID)
{
 800308c:	b580      	push	{r7, lr}
 800308e:	b086      	sub	sp, #24
 8003090:	af00      	add	r7, sp, #0
 8003092:	4603      	mov	r3, r0
 8003094:	80fb      	strh	r3, [r7, #6]
	int dummy=0;
 8003096:	2300      	movs	r3, #0
 8003098:	60fb      	str	r3, [r7, #12]
    int16_t *p16;               //so we can "write" to a const protected variable.
    const uint8_t *table8_ads = NULL;
 800309a:	2300      	movs	r3, #0
 800309c:	617b      	str	r3, [r7, #20]
    int16_t table_size;
    _lcd_xor = 0;
 800309e:	4b21      	ldr	r3, [pc, #132]	; (8003124 <tft_init+0x98>)
 80030a0:	2200      	movs	r2, #0
 80030a2:	801a      	strh	r2, [r3, #0]
    switch (_lcd_ID = ID) {
 80030a4:	4a20      	ldr	r2, [pc, #128]	; (8003128 <tft_init+0x9c>)
 80030a6:	88fb      	ldrh	r3, [r7, #6]
 80030a8:	8013      	strh	r3, [r2, #0]
 80030aa:	4b1f      	ldr	r3, [pc, #124]	; (8003128 <tft_init+0x9c>)
 80030ac:	881b      	ldrh	r3, [r3, #0]
 80030ae:	461a      	mov	r2, r3
 80030b0:	f249 3341 	movw	r3, #37697	; 0x9341
 80030b4:	429a      	cmp	r2, r3
 80030b6:	d108      	bne.n	80030ca <tft_init+0x3e>
    case 0x9341:
      common_9341:
        _lcd_capable = AUTO_READINC | MIPI_DCS_REV1 | MV_AXIS | READ_24BITS;
 80030b8:	4b1c      	ldr	r3, [pc, #112]	; (800312c <tft_init+0xa0>)
 80030ba:	f240 4213 	movw	r2, #1043	; 0x413
 80030be:	801a      	strh	r2, [r3, #0]
            0xC7, 1, 0xC0,      //VCOM 2 [C0]
            0x36, 1, 0x88,      //Memory Access [00]
            0xB1, 2, 0x00, 0x1B,        //Frame Control [00 1B]
            0xB7, 1, 0x07,      //Entry Mode [00]
        };
        table8_ads = ILI9341_regValues_2_4, table_size = sizeof(ILI9341_regValues_2_4);   //
 80030c0:	4b1b      	ldr	r3, [pc, #108]	; (8003130 <tft_init+0xa4>)
 80030c2:	617b      	str	r3, [r7, #20]
 80030c4:	2365      	movs	r3, #101	; 0x65
 80030c6:	827b      	strh	r3, [r7, #18]
        break;
 80030c8:	e005      	b.n	80030d6 <tft_init+0x4a>
    default:
        p16 = (int16_t *) & width;
 80030ca:	4b1a      	ldr	r3, [pc, #104]	; (8003134 <tft_init+0xa8>)
 80030cc:	60bb      	str	r3, [r7, #8]
        *p16 = 0;       //error value for width
 80030ce:	68bb      	ldr	r3, [r7, #8]
 80030d0:	2200      	movs	r2, #0
 80030d2:	801a      	strh	r2, [r3, #0]
        break;
 80030d4:	bf00      	nop
    }
    _lcd_rev = ((_lcd_capable & REV_SCREEN) != 0);
 80030d6:	4b15      	ldr	r3, [pc, #84]	; (800312c <tft_init+0xa0>)
 80030d8:	881b      	ldrh	r3, [r3, #0]
 80030da:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80030de:	2b00      	cmp	r3, #0
 80030e0:	bf14      	ite	ne
 80030e2:	2301      	movne	r3, #1
 80030e4:	2300      	moveq	r3, #0
 80030e6:	b2db      	uxtb	r3, r3
 80030e8:	b29a      	uxth	r2, r3
 80030ea:	4b13      	ldr	r3, [pc, #76]	; (8003138 <tft_init+0xac>)
 80030ec:	801a      	strh	r2, [r3, #0]
    if (table8_ads != NULL) {
 80030ee:	697b      	ldr	r3, [r7, #20]
 80030f0:	2b00      	cmp	r3, #0
 80030f2:	d00d      	beq.n	8003110 <tft_init+0x84>
        static const uint8_t wake_on[]  = {
			0x11, 0,            //Sleep Out
            TFTLCD_DELAY8, 150,
            0x29, 0,            //Display On
        };
		init_table(&reset_off, sizeof(reset_off));
 80030f4:	2109      	movs	r1, #9
 80030f6:	4811      	ldr	r0, [pc, #68]	; (800313c <tft_init+0xb0>)
 80030f8:	f7ff fd9c 	bl	8002c34 <init_table>
	    init_table(table8_ads, table_size);   //can change PIXFMT
 80030fc:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8003100:	4619      	mov	r1, r3
 8003102:	6978      	ldr	r0, [r7, #20]
 8003104:	f7ff fd96 	bl	8002c34 <init_table>
		init_table(&wake_on, sizeof(wake_on));
 8003108:	2106      	movs	r1, #6
 800310a:	480d      	ldr	r0, [pc, #52]	; (8003140 <tft_init+0xb4>)
 800310c:	f7ff fd92 	bl	8002c34 <init_table>
    }
    setRotation(0);             //PORTRAIT
 8003110:	2000      	movs	r0, #0
 8003112:	f000 f957 	bl	80033c4 <setRotation>
    invertDisplay(false);
 8003116:	2000      	movs	r0, #0
 8003118:	f000 fece 	bl	8003eb8 <invertDisplay>
}
 800311c:	bf00      	nop
 800311e:	3718      	adds	r7, #24
 8003120:	46bd      	mov	sp, r7
 8003122:	bd80      	pop	{r7, pc}
 8003124:	20000634 	.word	0x20000634
 8003128:	20000638 	.word	0x20000638
 800312c:	20000636 	.word	0x20000636
 8003130:	0800c614 	.word	0x0800c614
 8003134:	08002721 	.word	0x08002721
 8003138:	2000063a 	.word	0x2000063a
 800313c:	0800c67c 	.word	0x0800c67c
 8003140:	0800c688 	.word	0x0800c688

08003144 <readID>:




uint16_t readID(void)
{
 8003144:	b580      	push	{r7, lr}
 8003146:	b084      	sub	sp, #16
 8003148:	af00      	add	r7, sp, #0
    uint16_t ret, ret2;
    uint8_t msb;
    ret = readReg(0,0);           //forces a reset() if called before begin()
 800314a:	2100      	movs	r1, #0
 800314c:	2000      	movs	r0, #0
 800314e:	f7ff feef 	bl	8002f30 <readReg>
 8003152:	4603      	mov	r3, r0
 8003154:	81fb      	strh	r3, [r7, #14]
    if (ret == 0x5408)          //the SPFD5408 fails the 0xD3D3 test.
 8003156:	89fb      	ldrh	r3, [r7, #14]
 8003158:	f245 4208 	movw	r2, #21512	; 0x5408
 800315c:	4293      	cmp	r3, r2
 800315e:	d102      	bne.n	8003166 <readID+0x22>
        return 0x5408;
 8003160:	f245 4308 	movw	r3, #21512	; 0x5408
 8003164:	e128      	b.n	80033b8 <readID+0x274>
    if (ret == 0x5420)          //the SPFD5420 fails the 0xD3D3 test.
 8003166:	89fb      	ldrh	r3, [r7, #14]
 8003168:	f245 4220 	movw	r2, #21536	; 0x5420
 800316c:	4293      	cmp	r3, r2
 800316e:	d102      	bne.n	8003176 <readID+0x32>
        return 0x5420;
 8003170:	f245 4320 	movw	r3, #21536	; 0x5420
 8003174:	e120      	b.n	80033b8 <readID+0x274>
    if (ret == 0x8989)          //SSD1289 is always 8989
 8003176:	89fb      	ldrh	r3, [r7, #14]
 8003178:	f648 1289 	movw	r2, #35209	; 0x8989
 800317c:	4293      	cmp	r3, r2
 800317e:	d102      	bne.n	8003186 <readID+0x42>
        return 0x1289;
 8003180:	f241 2389 	movw	r3, #4745	; 0x1289
 8003184:	e118      	b.n	80033b8 <readID+0x274>
    ret = readReg(0x67,0);        //HX8347-A
 8003186:	2100      	movs	r1, #0
 8003188:	2067      	movs	r0, #103	; 0x67
 800318a:	f7ff fed1 	bl	8002f30 <readReg>
 800318e:	4603      	mov	r3, r0
 8003190:	81fb      	strh	r3, [r7, #14]
    if (ret == 0x4747)
 8003192:	89fb      	ldrh	r3, [r7, #14]
 8003194:	f244 7247 	movw	r2, #18247	; 0x4747
 8003198:	4293      	cmp	r3, r2
 800319a:	d102      	bne.n	80031a2 <readID+0x5e>
        return 0x8347;
 800319c:	f248 3347 	movw	r3, #33607	; 0x8347
 80031a0:	e10a      	b.n	80033b8 <readID+0x274>
    ret = readReg32(0xA1);      //SSD1963: [01 57 61 01]
 80031a2:	20a1      	movs	r0, #161	; 0xa1
 80031a4:	f7ff ff30 	bl	8003008 <readReg32>
 80031a8:	4603      	mov	r3, r0
 80031aa:	81fb      	strh	r3, [r7, #14]
    if (ret == 0x6101)
 80031ac:	89fb      	ldrh	r3, [r7, #14]
 80031ae:	f246 1201 	movw	r2, #24833	; 0x6101
 80031b2:	4293      	cmp	r3, r2
 80031b4:	d102      	bne.n	80031bc <readID+0x78>
        return 0x1963;
 80031b6:	f641 1363 	movw	r3, #6499	; 0x1963
 80031ba:	e0fd      	b.n	80033b8 <readID+0x274>
    if (ret == 0xFFFF)          //R61526: [xx FF FF FF]
 80031bc:	89fb      	ldrh	r3, [r7, #14]
 80031be:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80031c2:	4293      	cmp	r3, r2
 80031c4:	d102      	bne.n	80031cc <readID+0x88>
        return 0x1526;          //subsequent begin() enables Command Access
 80031c6:	f241 5326 	movw	r3, #5414	; 0x1526
 80031ca:	e0f5      	b.n	80033b8 <readID+0x274>
	ret = readReg40(0xBF);
 80031cc:	20bf      	movs	r0, #191	; 0xbf
 80031ce:	f7ff ff36 	bl	800303e <readReg40>
 80031d2:	4603      	mov	r3, r0
 80031d4:	81fb      	strh	r3, [r7, #14]
	if (ret == 0x8357)          //HX8357B: [xx 01 62 83 57 FF]
 80031d6:	89fb      	ldrh	r3, [r7, #14]
 80031d8:	f248 3257 	movw	r2, #33623	; 0x8357
 80031dc:	4293      	cmp	r3, r2
 80031de:	d102      	bne.n	80031e6 <readID+0xa2>
        return 0x8357;
 80031e0:	f248 3357 	movw	r3, #33623	; 0x8357
 80031e4:	e0e8      	b.n	80033b8 <readID+0x274>
	if (ret == 0x9481)          //ILI9481: [xx 02 04 94 81 FF]
 80031e6:	89fb      	ldrh	r3, [r7, #14]
 80031e8:	f249 4281 	movw	r2, #38017	; 0x9481
 80031ec:	4293      	cmp	r3, r2
 80031ee:	d102      	bne.n	80031f6 <readID+0xb2>
        return 0x9481;
 80031f0:	f249 4381 	movw	r3, #38017	; 0x9481
 80031f4:	e0e0      	b.n	80033b8 <readID+0x274>
    if (ret == 0x1511)          //?R61511: [xx 02 04 15 11] not tested yet
 80031f6:	89fb      	ldrh	r3, [r7, #14]
 80031f8:	f241 5211 	movw	r2, #5393	; 0x1511
 80031fc:	4293      	cmp	r3, r2
 80031fe:	d102      	bne.n	8003206 <readID+0xc2>
        return 0x1511;
 8003200:	f241 5311 	movw	r3, #5393	; 0x1511
 8003204:	e0d8      	b.n	80033b8 <readID+0x274>
    if (ret == 0x1520)          //?R61520: [xx 01 22 15 20]
 8003206:	89fb      	ldrh	r3, [r7, #14]
 8003208:	f5b3 5fa9 	cmp.w	r3, #5408	; 0x1520
 800320c:	d102      	bne.n	8003214 <readID+0xd0>
        return 0x1520;
 800320e:	f44f 53a9 	mov.w	r3, #5408	; 0x1520
 8003212:	e0d1      	b.n	80033b8 <readID+0x274>
    if (ret == 0x1526)          //?R61526: [xx 01 22 15 26]
 8003214:	89fb      	ldrh	r3, [r7, #14]
 8003216:	f241 5226 	movw	r2, #5414	; 0x1526
 800321a:	4293      	cmp	r3, r2
 800321c:	d102      	bne.n	8003224 <readID+0xe0>
        return 0x1526;
 800321e:	f241 5326 	movw	r3, #5414	; 0x1526
 8003222:	e0c9      	b.n	80033b8 <readID+0x274>
    if (ret == 0x1581)          //R61581:  [xx 01 22 15 81]
 8003224:	89fb      	ldrh	r3, [r7, #14]
 8003226:	f241 5281 	movw	r2, #5505	; 0x1581
 800322a:	4293      	cmp	r3, r2
 800322c:	d102      	bne.n	8003234 <readID+0xf0>
        return 0x1581;
 800322e:	f241 5381 	movw	r3, #5505	; 0x1581
 8003232:	e0c1      	b.n	80033b8 <readID+0x274>
    if (ret == 0x1400)          //?RM68140:[xx FF 68 14 00] not tested yet
 8003234:	89fb      	ldrh	r3, [r7, #14]
 8003236:	f5b3 5fa0 	cmp.w	r3, #5120	; 0x1400
 800323a:	d102      	bne.n	8003242 <readID+0xfe>
        return 0x6814;
 800323c:	f646 0314 	movw	r3, #26644	; 0x6814
 8003240:	e0ba      	b.n	80033b8 <readID+0x274>
    ret = readReg32(0xD4);
 8003242:	20d4      	movs	r0, #212	; 0xd4
 8003244:	f7ff fee0 	bl	8003008 <readReg32>
 8003248:	4603      	mov	r3, r0
 800324a:	81fb      	strh	r3, [r7, #14]
    if (ret == 0x5310)          //NT35310: [xx 01 53 10]
 800324c:	89fb      	ldrh	r3, [r7, #14]
 800324e:	f245 3210 	movw	r2, #21264	; 0x5310
 8003252:	4293      	cmp	r3, r2
 8003254:	d102      	bne.n	800325c <readID+0x118>
        return 0x5310;
 8003256:	f245 3310 	movw	r3, #21264	; 0x5310
 800325a:	e0ad      	b.n	80033b8 <readID+0x274>
    ret = readReg32(0xD7);
 800325c:	20d7      	movs	r0, #215	; 0xd7
 800325e:	f7ff fed3 	bl	8003008 <readReg32>
 8003262:	4603      	mov	r3, r0
 8003264:	81fb      	strh	r3, [r7, #14]
    if (ret == 0x8031)          //weird unknown from BangGood [xx 20 80 31] PrinceCharles
 8003266:	89fb      	ldrh	r3, [r7, #14]
 8003268:	f248 0231 	movw	r2, #32817	; 0x8031
 800326c:	4293      	cmp	r3, r2
 800326e:	d102      	bne.n	8003276 <readID+0x132>
        return 0x8031;
 8003270:	f248 0331 	movw	r3, #32817	; 0x8031
 8003274:	e0a0      	b.n	80033b8 <readID+0x274>
    ret = readReg40(0xEF);      //ILI9327: [xx 02 04 93 27 FF]
 8003276:	20ef      	movs	r0, #239	; 0xef
 8003278:	f7ff fee1 	bl	800303e <readReg40>
 800327c:	4603      	mov	r3, r0
 800327e:	81fb      	strh	r3, [r7, #14]
    if (ret == 0x9327)
 8003280:	89fb      	ldrh	r3, [r7, #14]
 8003282:	f249 3227 	movw	r2, #37671	; 0x9327
 8003286:	4293      	cmp	r3, r2
 8003288:	d102      	bne.n	8003290 <readID+0x14c>
        return 0x9327;
 800328a:	f249 3327 	movw	r3, #37671	; 0x9327
 800328e:	e093      	b.n	80033b8 <readID+0x274>
    ret = readReg32(0xFE) >> 8; //weird unknown from BangGood [04 20 53]
 8003290:	20fe      	movs	r0, #254	; 0xfe
 8003292:	f7ff feb9 	bl	8003008 <readReg32>
 8003296:	4603      	mov	r3, r0
 8003298:	0a1b      	lsrs	r3, r3, #8
 800329a:	81fb      	strh	r3, [r7, #14]
    if (ret == 0x2053)
 800329c:	89fb      	ldrh	r3, [r7, #14]
 800329e:	f242 0253 	movw	r2, #8275	; 0x2053
 80032a2:	4293      	cmp	r3, r2
 80032a4:	d102      	bne.n	80032ac <readID+0x168>
        return 0x2053;
 80032a6:	f242 0353 	movw	r3, #8275	; 0x2053
 80032aa:	e085      	b.n	80033b8 <readID+0x274>
    uint32_t ret32 = readReg32(0x04);
 80032ac:	2004      	movs	r0, #4
 80032ae:	f7ff feab 	bl	8003008 <readReg32>
 80032b2:	60b8      	str	r0, [r7, #8]
    msb = ret32 >> 16;
 80032b4:	68bb      	ldr	r3, [r7, #8]
 80032b6:	0c1b      	lsrs	r3, r3, #16
 80032b8:	71fb      	strb	r3, [r7, #7]
    ret = ret32;
 80032ba:	68bb      	ldr	r3, [r7, #8]
 80032bc:	81fb      	strh	r3, [r7, #14]
    if (msb == 0x00 && ret == 0x8000) { //HX8357-D [xx 00 80 00]
 80032be:	79fb      	ldrb	r3, [r7, #7]
 80032c0:	2b00      	cmp	r3, #0
 80032c2:	d122      	bne.n	800330a <readID+0x1c6>
 80032c4:	89fb      	ldrh	r3, [r7, #14]
 80032c6:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80032ca:	d11e      	bne.n	800330a <readID+0x1c6>
#if 1
        uint8_t cmds[] = {0xFF, 0x83, 0x57};
 80032cc:	4a3c      	ldr	r2, [pc, #240]	; (80033c0 <readID+0x27c>)
 80032ce:	1d3b      	adds	r3, r7, #4
 80032d0:	6812      	ldr	r2, [r2, #0]
 80032d2:	4611      	mov	r1, r2
 80032d4:	8019      	strh	r1, [r3, #0]
 80032d6:	3302      	adds	r3, #2
 80032d8:	0c12      	lsrs	r2, r2, #16
 80032da:	701a      	strb	r2, [r3, #0]
        pushCommand(0xB9, cmds, 3);
 80032dc:	1d3b      	adds	r3, r7, #4
 80032de:	2203      	movs	r2, #3
 80032e0:	4619      	mov	r1, r3
 80032e2:	20b9      	movs	r0, #185	; 0xb9
 80032e4:	f7ff fa96 	bl	8002814 <pushCommand>
        msb = readReg(0xD0,0);
 80032e8:	2100      	movs	r1, #0
 80032ea:	20d0      	movs	r0, #208	; 0xd0
 80032ec:	f7ff fe20 	bl	8002f30 <readReg>
 80032f0:	4603      	mov	r3, r0
 80032f2:	71fb      	strb	r3, [r7, #7]
        if (msb == 0x99) return 0x0099; //HX8357-D from datasheet
 80032f4:	79fb      	ldrb	r3, [r7, #7]
 80032f6:	2b99      	cmp	r3, #153	; 0x99
 80032f8:	d101      	bne.n	80032fe <readID+0x1ba>
 80032fa:	2399      	movs	r3, #153	; 0x99
 80032fc:	e05c      	b.n	80033b8 <readID+0x274>
        if (msb == 0x90)        //HX8357-C undocumented
 80032fe:	79fb      	ldrb	r3, [r7, #7]
 8003300:	2b90      	cmp	r3, #144	; 0x90
 8003302:	d102      	bne.n	800330a <readID+0x1c6>
#endif
            return 0x9090;      //BIG CHANGE: HX8357-D was 0x8357
 8003304:	f249 0390 	movw	r3, #37008	; 0x9090
 8003308:	e056      	b.n	80033b8 <readID+0x274>
    }
    if (ret == 0x1526)          //R61526 [xx 06 15 26] if I have written NVM
 800330a:	89fb      	ldrh	r3, [r7, #14]
 800330c:	f241 5226 	movw	r2, #5414	; 0x1526
 8003310:	4293      	cmp	r3, r2
 8003312:	d102      	bne.n	800331a <readID+0x1d6>
        return 0x1526;          //subsequent begin() enables Command Access
 8003314:	f241 5326 	movw	r3, #5414	; 0x1526
 8003318:	e04e      	b.n	80033b8 <readID+0x274>
	if (ret == 0x89F0)          //ST7735S: [xx 7C 89 F0]
 800331a:	89fb      	ldrh	r3, [r7, #14]
 800331c:	f648 12f0 	movw	r2, #35312	; 0x89f0
 8003320:	4293      	cmp	r3, r2
 8003322:	d102      	bne.n	800332a <readID+0x1e6>
        return 0x7735;
 8003324:	f247 7335 	movw	r3, #30517	; 0x7735
 8003328:	e046      	b.n	80033b8 <readID+0x274>
	if (ret == 0x8552)          //ST7789V: [xx 85 85 52]
 800332a:	89fb      	ldrh	r3, [r7, #14]
 800332c:	f248 5252 	movw	r2, #34130	; 0x8552
 8003330:	4293      	cmp	r3, r2
 8003332:	d102      	bne.n	800333a <readID+0x1f6>
        return 0x7789;
 8003334:	f247 7389 	movw	r3, #30601	; 0x7789
 8003338:	e03e      	b.n	80033b8 <readID+0x274>
    if (ret == 0xAC11)          //?unknown [xx 61 AC 11]
 800333a:	89fb      	ldrh	r3, [r7, #14]
 800333c:	f64a 4211 	movw	r2, #44049	; 0xac11
 8003340:	4293      	cmp	r3, r2
 8003342:	d102      	bne.n	800334a <readID+0x206>
        return 0xAC11;
 8003344:	f64a 4311 	movw	r3, #44049	; 0xac11
 8003348:	e036      	b.n	80033b8 <readID+0x274>
    ret32 = readReg32(0xD3);      //[xx 91 63 00]
 800334a:	20d3      	movs	r0, #211	; 0xd3
 800334c:	f7ff fe5c 	bl	8003008 <readReg32>
 8003350:	60b8      	str	r0, [r7, #8]
    ret = ret32 >> 8;
 8003352:	68bb      	ldr	r3, [r7, #8]
 8003354:	0a1b      	lsrs	r3, r3, #8
 8003356:	81fb      	strh	r3, [r7, #14]
    if (ret == 0x9163) return ret;
 8003358:	89fb      	ldrh	r3, [r7, #14]
 800335a:	f249 1263 	movw	r2, #37219	; 0x9163
 800335e:	4293      	cmp	r3, r2
 8003360:	d101      	bne.n	8003366 <readID+0x222>
 8003362:	89fb      	ldrh	r3, [r7, #14]
 8003364:	e028      	b.n	80033b8 <readID+0x274>
    ret = readReg32(0xD3);      //for ILI9488, 9486, 9340, 9341
 8003366:	20d3      	movs	r0, #211	; 0xd3
 8003368:	f7ff fe4e 	bl	8003008 <readReg32>
 800336c:	4603      	mov	r3, r0
 800336e:	81fb      	strh	r3, [r7, #14]
    msb = ret >> 8;
 8003370:	89fb      	ldrh	r3, [r7, #14]
 8003372:	0a1b      	lsrs	r3, r3, #8
 8003374:	b29b      	uxth	r3, r3
 8003376:	71fb      	strb	r3, [r7, #7]
    if (msb == 0x93 || msb == 0x94 || msb == 0x98 || msb == 0x77 || msb == 0x16)
 8003378:	79fb      	ldrb	r3, [r7, #7]
 800337a:	2b93      	cmp	r3, #147	; 0x93
 800337c:	d00b      	beq.n	8003396 <readID+0x252>
 800337e:	79fb      	ldrb	r3, [r7, #7]
 8003380:	2b94      	cmp	r3, #148	; 0x94
 8003382:	d008      	beq.n	8003396 <readID+0x252>
 8003384:	79fb      	ldrb	r3, [r7, #7]
 8003386:	2b98      	cmp	r3, #152	; 0x98
 8003388:	d005      	beq.n	8003396 <readID+0x252>
 800338a:	79fb      	ldrb	r3, [r7, #7]
 800338c:	2b77      	cmp	r3, #119	; 0x77
 800338e:	d002      	beq.n	8003396 <readID+0x252>
 8003390:	79fb      	ldrb	r3, [r7, #7]
 8003392:	2b16      	cmp	r3, #22
 8003394:	d101      	bne.n	800339a <readID+0x256>
        return ret;             //0x9488, 9486, 9340, 9341, 7796
 8003396:	89fb      	ldrh	r3, [r7, #14]
 8003398:	e00e      	b.n	80033b8 <readID+0x274>
    if (ret == 0x00D3 || ret == 0xD3D3)
 800339a:	89fb      	ldrh	r3, [r7, #14]
 800339c:	2bd3      	cmp	r3, #211	; 0xd3
 800339e:	d004      	beq.n	80033aa <readID+0x266>
 80033a0:	89fb      	ldrh	r3, [r7, #14]
 80033a2:	f24d 32d3 	movw	r2, #54227	; 0xd3d3
 80033a6:	4293      	cmp	r3, r2
 80033a8:	d101      	bne.n	80033ae <readID+0x26a>
        return ret;             //16-bit write-only bus
 80033aa:	89fb      	ldrh	r3, [r7, #14]
 80033ac:	e004      	b.n	80033b8 <readID+0x274>
	return readReg(0,0);          //0154, 7783, 9320, 9325, 9335, B505, B509
 80033ae:	2100      	movs	r1, #0
 80033b0:	2000      	movs	r0, #0
 80033b2:	f7ff fdbd 	bl	8002f30 <readReg>
 80033b6:	4603      	mov	r3, r0
}
 80033b8:	4618      	mov	r0, r3
 80033ba:	3710      	adds	r7, #16
 80033bc:	46bd      	mov	sp, r7
 80033be:	bd80      	pop	{r7, pc}
 80033c0:	0800bfa8 	.word	0x0800bfa8

080033c4 <setRotation>:
        setAddrWindow(0, 0, width() - 1, height() - 1);
    return 0;
}

void setRotation(uint8_t r)
{
 80033c4:	b590      	push	{r4, r7, lr}
 80033c6:	b087      	sub	sp, #28
 80033c8:	af00      	add	r7, sp, #0
 80033ca:	4603      	mov	r3, r0
 80033cc:	71fb      	strb	r3, [r7, #7]
   uint16_t GS, SS_v, ORG, REV = _lcd_rev;
 80033ce:	4b9c      	ldr	r3, [pc, #624]	; (8003640 <setRotation+0x27c>)
 80033d0:	881b      	ldrh	r3, [r3, #0]
 80033d2:	827b      	strh	r3, [r7, #18]
   uint8_t val, d[3];
   rotation = r & 3;           // just perform the operation ourselves on the protected variables
 80033d4:	79fb      	ldrb	r3, [r7, #7]
 80033d6:	f003 0303 	and.w	r3, r3, #3
 80033da:	b2da      	uxtb	r2, r3
 80033dc:	4b99      	ldr	r3, [pc, #612]	; (8003644 <setRotation+0x280>)
 80033de:	701a      	strb	r2, [r3, #0]
   _width = (rotation & 1) ? HEIGHT : WIDTH;
 80033e0:	4b98      	ldr	r3, [pc, #608]	; (8003644 <setRotation+0x280>)
 80033e2:	781b      	ldrb	r3, [r3, #0]
 80033e4:	f003 0301 	and.w	r3, r3, #1
 80033e8:	2b00      	cmp	r3, #0
 80033ea:	d002      	beq.n	80033f2 <setRotation+0x2e>
 80033ec:	f44f 72a0 	mov.w	r2, #320	; 0x140
 80033f0:	e000      	b.n	80033f4 <setRotation+0x30>
 80033f2:	22f0      	movs	r2, #240	; 0xf0
 80033f4:	4b94      	ldr	r3, [pc, #592]	; (8003648 <setRotation+0x284>)
 80033f6:	801a      	strh	r2, [r3, #0]
   _height = (rotation & 1) ? WIDTH : HEIGHT;
 80033f8:	4b92      	ldr	r3, [pc, #584]	; (8003644 <setRotation+0x280>)
 80033fa:	781b      	ldrb	r3, [r3, #0]
 80033fc:	f003 0301 	and.w	r3, r3, #1
 8003400:	2b00      	cmp	r3, #0
 8003402:	d001      	beq.n	8003408 <setRotation+0x44>
 8003404:	22f0      	movs	r2, #240	; 0xf0
 8003406:	e001      	b.n	800340c <setRotation+0x48>
 8003408:	f44f 72a0 	mov.w	r2, #320	; 0x140
 800340c:	4b8f      	ldr	r3, [pc, #572]	; (800364c <setRotation+0x288>)
 800340e:	801a      	strh	r2, [r3, #0]
   switch (rotation) {
 8003410:	4b8c      	ldr	r3, [pc, #560]	; (8003644 <setRotation+0x280>)
 8003412:	781b      	ldrb	r3, [r3, #0]
 8003414:	2b03      	cmp	r3, #3
 8003416:	d817      	bhi.n	8003448 <setRotation+0x84>
 8003418:	a201      	add	r2, pc, #4	; (adr r2, 8003420 <setRotation+0x5c>)
 800341a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800341e:	bf00      	nop
 8003420:	08003431 	.word	0x08003431
 8003424:	08003437 	.word	0x08003437
 8003428:	0800343d 	.word	0x0800343d
 800342c:	08003443 	.word	0x08003443
   case 0:                    //PORTRAIT:
       val = 0x48;             //MY=0, MX=1, MV=0, ML=0, BGR=1
 8003430:	2348      	movs	r3, #72	; 0x48
 8003432:	72fb      	strb	r3, [r7, #11]
       break;
 8003434:	e008      	b.n	8003448 <setRotation+0x84>
   case 1:                    //LANDSCAPE: 90 degrees
       val = 0x28;             //MY=0, MX=0, MV=1, ML=0, BGR=1
 8003436:	2328      	movs	r3, #40	; 0x28
 8003438:	72fb      	strb	r3, [r7, #11]
       break;
 800343a:	e005      	b.n	8003448 <setRotation+0x84>
   case 2:                    //PORTRAIT_REV: 180 degrees
       val = 0x98;             //MY=1, MX=0, MV=0, ML=1, BGR=1
 800343c:	2398      	movs	r3, #152	; 0x98
 800343e:	72fb      	strb	r3, [r7, #11]
       break;
 8003440:	e002      	b.n	8003448 <setRotation+0x84>
   case 3:                    //LANDSCAPE_REV: 270 degrees
       val = 0xF8;             //MY=1, MX=1, MV=1, ML=1, BGR=1
 8003442:	23f8      	movs	r3, #248	; 0xf8
 8003444:	72fb      	strb	r3, [r7, #11]
       break;
 8003446:	bf00      	nop
   }
   if (_lcd_capable & INVERT_GS)
 8003448:	4b81      	ldr	r3, [pc, #516]	; (8003650 <setRotation+0x28c>)
 800344a:	881b      	ldrh	r3, [r3, #0]
 800344c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003450:	2b00      	cmp	r3, #0
 8003452:	d005      	beq.n	8003460 <setRotation+0x9c>
       val ^= 0x80;
 8003454:	7afb      	ldrb	r3, [r7, #11]
 8003456:	f083 037f 	eor.w	r3, r3, #127	; 0x7f
 800345a:	43db      	mvns	r3, r3
 800345c:	b2db      	uxtb	r3, r3
 800345e:	72fb      	strb	r3, [r7, #11]
   if (_lcd_capable & INVERT_SS)
 8003460:	4b7b      	ldr	r3, [pc, #492]	; (8003650 <setRotation+0x28c>)
 8003462:	881b      	ldrh	r3, [r3, #0]
 8003464:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003468:	2b00      	cmp	r3, #0
 800346a:	d004      	beq.n	8003476 <setRotation+0xb2>
       val ^= 0x40;
 800346c:	7afb      	ldrb	r3, [r7, #11]
 800346e:	f083 0340 	eor.w	r3, r3, #64	; 0x40
 8003472:	b2db      	uxtb	r3, r3
 8003474:	72fb      	strb	r3, [r7, #11]
   if (_lcd_capable & INVERT_RGB)
 8003476:	4b76      	ldr	r3, [pc, #472]	; (8003650 <setRotation+0x28c>)
 8003478:	881b      	ldrh	r3, [r3, #0]
 800347a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800347e:	2b00      	cmp	r3, #0
 8003480:	d004      	beq.n	800348c <setRotation+0xc8>
       val ^= 0x08;
 8003482:	7afb      	ldrb	r3, [r7, #11]
 8003484:	f083 0308 	eor.w	r3, r3, #8
 8003488:	b2db      	uxtb	r3, r3
 800348a:	72fb      	strb	r3, [r7, #11]
   if (_lcd_capable & MIPI_DCS_REV1) {
 800348c:	4b70      	ldr	r3, [pc, #448]	; (8003650 <setRotation+0x28c>)
 800348e:	881b      	ldrh	r3, [r3, #0]
 8003490:	f003 0301 	and.w	r3, r3, #1
 8003494:	2b00      	cmp	r3, #0
 8003496:	f000 8119 	beq.w	80036cc <setRotation+0x308>
       if (_lcd_ID == 0x6814) {  //.kbv my weird 0x9486 might be 68140
 800349a:	4b6e      	ldr	r3, [pc, #440]	; (8003654 <setRotation+0x290>)
 800349c:	881b      	ldrh	r3, [r3, #0]
 800349e:	f646 0214 	movw	r2, #26644	; 0x6814
 80034a2:	4293      	cmp	r3, r2
 80034a4:	d128      	bne.n	80034f8 <setRotation+0x134>
           GS = (val & 0x80) ? (1 << 6) : 0;   //MY
 80034a6:	7afb      	ldrb	r3, [r7, #11]
 80034a8:	b25b      	sxtb	r3, r3
 80034aa:	105b      	asrs	r3, r3, #1
 80034ac:	b25b      	sxtb	r3, r3
 80034ae:	b29b      	uxth	r3, r3
 80034b0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80034b4:	823b      	strh	r3, [r7, #16]
           SS_v = (val & 0x40) ? (1 << 5) : 0;   //MX
 80034b6:	7afb      	ldrb	r3, [r7, #11]
 80034b8:	105b      	asrs	r3, r3, #1
 80034ba:	b29b      	uxth	r3, r3
 80034bc:	f003 0320 	and.w	r3, r3, #32
 80034c0:	81fb      	strh	r3, [r7, #14]
           val &= 0x28;        //keep MV, BGR, MY=0, MX=0, ML=0
 80034c2:	7afb      	ldrb	r3, [r7, #11]
 80034c4:	f003 0328 	and.w	r3, r3, #40	; 0x28
 80034c8:	b2db      	uxtb	r3, r3
 80034ca:	72fb      	strb	r3, [r7, #11]
           d[0] = 0;
 80034cc:	2300      	movs	r3, #0
 80034ce:	723b      	strb	r3, [r7, #8]
           d[1] = GS | SS_v | 0x02;      //MY, MX
 80034d0:	8a3b      	ldrh	r3, [r7, #16]
 80034d2:	b2da      	uxtb	r2, r3
 80034d4:	89fb      	ldrh	r3, [r7, #14]
 80034d6:	b2db      	uxtb	r3, r3
 80034d8:	4313      	orrs	r3, r2
 80034da:	b2db      	uxtb	r3, r3
 80034dc:	f043 0302 	orr.w	r3, r3, #2
 80034e0:	b2db      	uxtb	r3, r3
 80034e2:	727b      	strb	r3, [r7, #9]
           d[2] = 0x3B;
 80034e4:	233b      	movs	r3, #59	; 0x3b
 80034e6:	72bb      	strb	r3, [r7, #10]
           WriteCmdParamN(0xB6, 3, d);
 80034e8:	f107 0308 	add.w	r3, r7, #8
 80034ec:	461a      	mov	r2, r3
 80034ee:	2103      	movs	r1, #3
 80034f0:	20b6      	movs	r0, #182	; 0xb6
 80034f2:	f7ff facf 	bl	8002a94 <WriteCmdParamN>
           goto common_MC;
 80034f6:	e0c0      	b.n	800367a <setRotation+0x2b6>
       }
       else if (_lcd_ID == 0x1963 || _lcd_ID == 0x9481 || _lcd_ID == 0x1511) {
 80034f8:	4b56      	ldr	r3, [pc, #344]	; (8003654 <setRotation+0x290>)
 80034fa:	881b      	ldrh	r3, [r3, #0]
 80034fc:	f641 1263 	movw	r2, #6499	; 0x1963
 8003500:	4293      	cmp	r3, r2
 8003502:	d00b      	beq.n	800351c <setRotation+0x158>
 8003504:	4b53      	ldr	r3, [pc, #332]	; (8003654 <setRotation+0x290>)
 8003506:	881b      	ldrh	r3, [r3, #0]
 8003508:	f249 4281 	movw	r2, #38017	; 0x9481
 800350c:	4293      	cmp	r3, r2
 800350e:	d005      	beq.n	800351c <setRotation+0x158>
 8003510:	4b50      	ldr	r3, [pc, #320]	; (8003654 <setRotation+0x290>)
 8003512:	881b      	ldrh	r3, [r3, #0]
 8003514:	f241 5211 	movw	r2, #5393	; 0x1511
 8003518:	4293      	cmp	r3, r2
 800351a:	d139      	bne.n	8003590 <setRotation+0x1cc>
           if (val & 0x80)
 800351c:	7afb      	ldrb	r3, [r7, #11]
 800351e:	b25b      	sxtb	r3, r3
 8003520:	2b00      	cmp	r3, #0
 8003522:	da04      	bge.n	800352e <setRotation+0x16a>
               val |= 0x01;    //GS
 8003524:	7afb      	ldrb	r3, [r7, #11]
 8003526:	f043 0301 	orr.w	r3, r3, #1
 800352a:	b2db      	uxtb	r3, r3
 800352c:	72fb      	strb	r3, [r7, #11]
           if ((val & 0x40))
 800352e:	7afb      	ldrb	r3, [r7, #11]
 8003530:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003534:	2b00      	cmp	r3, #0
 8003536:	d004      	beq.n	8003542 <setRotation+0x17e>
               val |= 0x02;    //SS
 8003538:	7afb      	ldrb	r3, [r7, #11]
 800353a:	f043 0302 	orr.w	r3, r3, #2
 800353e:	b2db      	uxtb	r3, r3
 8003540:	72fb      	strb	r3, [r7, #11]
           if (_lcd_ID == 0x1963) val &= ~0xC0;
 8003542:	4b44      	ldr	r3, [pc, #272]	; (8003654 <setRotation+0x290>)
 8003544:	881b      	ldrh	r3, [r3, #0]
 8003546:	f641 1263 	movw	r2, #6499	; 0x1963
 800354a:	4293      	cmp	r3, r2
 800354c:	d104      	bne.n	8003558 <setRotation+0x194>
 800354e:	7afb      	ldrb	r3, [r7, #11]
 8003550:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8003554:	b2db      	uxtb	r3, r3
 8003556:	72fb      	strb	r3, [r7, #11]
           if (_lcd_ID == 0x9481) val &= ~0xD0;
 8003558:	4b3e      	ldr	r3, [pc, #248]	; (8003654 <setRotation+0x290>)
 800355a:	881b      	ldrh	r3, [r3, #0]
 800355c:	f249 4281 	movw	r2, #38017	; 0x9481
 8003560:	4293      	cmp	r3, r2
 8003562:	d104      	bne.n	800356e <setRotation+0x1aa>
 8003564:	7afb      	ldrb	r3, [r7, #11]
 8003566:	f003 032f 	and.w	r3, r3, #47	; 0x2f
 800356a:	b2db      	uxtb	r3, r3
 800356c:	72fb      	strb	r3, [r7, #11]
           if (_lcd_ID == 0x1511) {
 800356e:	4b39      	ldr	r3, [pc, #228]	; (8003654 <setRotation+0x290>)
 8003570:	881b      	ldrh	r3, [r3, #0]
 8003572:	f241 5211 	movw	r2, #5393	; 0x1511
 8003576:	4293      	cmp	r3, r2
 8003578:	d160      	bne.n	800363c <setRotation+0x278>
               val &= ~0x10;   //remove ML
 800357a:	7afb      	ldrb	r3, [r7, #11]
 800357c:	f023 0310 	bic.w	r3, r3, #16
 8003580:	b2db      	uxtb	r3, r3
 8003582:	72fb      	strb	r3, [r7, #11]
               val |= 0xC0;    //force penguin 180 rotation
 8003584:	7afb      	ldrb	r3, [r7, #11]
 8003586:	f063 033f 	orn	r3, r3, #63	; 0x3f
 800358a:	b2db      	uxtb	r3, r3
 800358c:	72fb      	strb	r3, [r7, #11]
           }
//            val &= (_lcd_ID == 0x1963) ? ~0xC0 : ~0xD0; //MY=0, MX=0 with ML=0 for ILI9481
           goto common_MC;
 800358e:	e055      	b.n	800363c <setRotation+0x278>
      }
       else if (is8347) {
 8003590:	4b31      	ldr	r3, [pc, #196]	; (8003658 <setRotation+0x294>)
 8003592:	781b      	ldrb	r3, [r3, #0]
 8003594:	2b00      	cmp	r3, #0
 8003596:	d06f      	beq.n	8003678 <setRotation+0x2b4>
           _MC = 0x02, _MP = 0x06, _MW = 0x22, _SC = 0x02, _EC = 0x04, _SP = 0x06, _EP = 0x08;
 8003598:	4b30      	ldr	r3, [pc, #192]	; (800365c <setRotation+0x298>)
 800359a:	2202      	movs	r2, #2
 800359c:	801a      	strh	r2, [r3, #0]
 800359e:	4b30      	ldr	r3, [pc, #192]	; (8003660 <setRotation+0x29c>)
 80035a0:	2206      	movs	r2, #6
 80035a2:	801a      	strh	r2, [r3, #0]
 80035a4:	4b2f      	ldr	r3, [pc, #188]	; (8003664 <setRotation+0x2a0>)
 80035a6:	2222      	movs	r2, #34	; 0x22
 80035a8:	801a      	strh	r2, [r3, #0]
 80035aa:	4b2f      	ldr	r3, [pc, #188]	; (8003668 <setRotation+0x2a4>)
 80035ac:	2202      	movs	r2, #2
 80035ae:	801a      	strh	r2, [r3, #0]
 80035b0:	4b2e      	ldr	r3, [pc, #184]	; (800366c <setRotation+0x2a8>)
 80035b2:	2204      	movs	r2, #4
 80035b4:	801a      	strh	r2, [r3, #0]
 80035b6:	4b2e      	ldr	r3, [pc, #184]	; (8003670 <setRotation+0x2ac>)
 80035b8:	2206      	movs	r2, #6
 80035ba:	801a      	strh	r2, [r3, #0]
 80035bc:	4b2d      	ldr	r3, [pc, #180]	; (8003674 <setRotation+0x2b0>)
 80035be:	2208      	movs	r2, #8
 80035c0:	801a      	strh	r2, [r3, #0]
           if (_lcd_ID == 0x0065) {             //HX8352-B
 80035c2:	4b24      	ldr	r3, [pc, #144]	; (8003654 <setRotation+0x290>)
 80035c4:	881b      	ldrh	r3, [r3, #0]
 80035c6:	2b65      	cmp	r3, #101	; 0x65
 80035c8:	d121      	bne.n	800360e <setRotation+0x24a>
               val |= 0x01;    //GS=1
 80035ca:	7afb      	ldrb	r3, [r7, #11]
 80035cc:	f043 0301 	orr.w	r3, r3, #1
 80035d0:	b2db      	uxtb	r3, r3
 80035d2:	72fb      	strb	r3, [r7, #11]
               if ((val & 0x10)) val ^= 0xD3;  //(ML) flip MY, MX, ML, SS, GS
 80035d4:	7afb      	ldrb	r3, [r7, #11]
 80035d6:	f003 0310 	and.w	r3, r3, #16
 80035da:	2b00      	cmp	r3, #0
 80035dc:	d005      	beq.n	80035ea <setRotation+0x226>
 80035de:	7afb      	ldrb	r3, [r7, #11]
 80035e0:	f083 032c 	eor.w	r3, r3, #44	; 0x2c
 80035e4:	43db      	mvns	r3, r3
 80035e6:	b2db      	uxtb	r3, r3
 80035e8:	72fb      	strb	r3, [r7, #11]
               if (r & 1) _MC = 0x82, _MP = 0x80;
 80035ea:	79fb      	ldrb	r3, [r7, #7]
 80035ec:	f003 0301 	and.w	r3, r3, #1
 80035f0:	2b00      	cmp	r3, #0
 80035f2:	d006      	beq.n	8003602 <setRotation+0x23e>
 80035f4:	4b19      	ldr	r3, [pc, #100]	; (800365c <setRotation+0x298>)
 80035f6:	2282      	movs	r2, #130	; 0x82
 80035f8:	801a      	strh	r2, [r3, #0]
 80035fa:	4b19      	ldr	r3, [pc, #100]	; (8003660 <setRotation+0x29c>)
 80035fc:	2280      	movs	r2, #128	; 0x80
 80035fe:	801a      	strh	r2, [r3, #0]
 8003600:	e005      	b.n	800360e <setRotation+0x24a>
               else _MC = 0x80, _MP = 0x82;
 8003602:	4b16      	ldr	r3, [pc, #88]	; (800365c <setRotation+0x298>)
 8003604:	2280      	movs	r2, #128	; 0x80
 8003606:	801a      	strh	r2, [r3, #0]
 8003608:	4b15      	ldr	r3, [pc, #84]	; (8003660 <setRotation+0x29c>)
 800360a:	2282      	movs	r2, #130	; 0x82
 800360c:	801a      	strh	r2, [r3, #0]
           }
           if (_lcd_ID == 0x5252) {             //HX8352-A
 800360e:	4b11      	ldr	r3, [pc, #68]	; (8003654 <setRotation+0x290>)
 8003610:	881b      	ldrh	r3, [r3, #0]
 8003612:	f245 2252 	movw	r2, #21074	; 0x5252
 8003616:	4293      	cmp	r3, r2
 8003618:	d145      	bne.n	80036a6 <setRotation+0x2e2>
               val |= 0x02;   //VERT_SCROLLON
 800361a:	7afb      	ldrb	r3, [r7, #11]
 800361c:	f043 0302 	orr.w	r3, r3, #2
 8003620:	b2db      	uxtb	r3, r3
 8003622:	72fb      	strb	r3, [r7, #11]
               if ((val & 0x10)) val ^= 0xD4;  //(ML) flip MY, MX, SS. GS=1
 8003624:	7afb      	ldrb	r3, [r7, #11]
 8003626:	f003 0310 	and.w	r3, r3, #16
 800362a:	2b00      	cmp	r3, #0
 800362c:	d03b      	beq.n	80036a6 <setRotation+0x2e2>
 800362e:	7afb      	ldrb	r3, [r7, #11]
 8003630:	f083 032b 	eor.w	r3, r3, #43	; 0x2b
 8003634:	43db      	mvns	r3, r3
 8003636:	b2db      	uxtb	r3, r3
 8003638:	72fb      	strb	r3, [r7, #11]
           }
			goto common_BGR;
 800363a:	e034      	b.n	80036a6 <setRotation+0x2e2>
           goto common_MC;
 800363c:	bf00      	nop
 800363e:	e01c      	b.n	800367a <setRotation+0x2b6>
 8003640:	2000063a 	.word	0x2000063a
 8003644:	20000632 	.word	0x20000632
 8003648:	20000010 	.word	0x20000010
 800364c:	20000012 	.word	0x20000012
 8003650:	20000636 	.word	0x20000636
 8003654:	20000638 	.word	0x20000638
 8003658:	2000062d 	.word	0x2000062d
 800365c:	2000063e 	.word	0x2000063e
 8003660:	20000640 	.word	0x20000640
 8003664:	20000642 	.word	0x20000642
 8003668:	20000644 	.word	0x20000644
 800366c:	20000646 	.word	0x20000646
 8003670:	20000648 	.word	0x20000648
 8003674:	2000064a 	.word	0x2000064a
       }
     common_MC:
 8003678:	bf00      	nop
       _MC = 0x2A, _MP = 0x2B, _MW = 0x2C, _SC = 0x2A, _EC = 0x2A, _SP = 0x2B, _EP = 0x2B;
 800367a:	4b8a      	ldr	r3, [pc, #552]	; (80038a4 <setRotation+0x4e0>)
 800367c:	222a      	movs	r2, #42	; 0x2a
 800367e:	801a      	strh	r2, [r3, #0]
 8003680:	4b89      	ldr	r3, [pc, #548]	; (80038a8 <setRotation+0x4e4>)
 8003682:	222b      	movs	r2, #43	; 0x2b
 8003684:	801a      	strh	r2, [r3, #0]
 8003686:	4b89      	ldr	r3, [pc, #548]	; (80038ac <setRotation+0x4e8>)
 8003688:	222c      	movs	r2, #44	; 0x2c
 800368a:	801a      	strh	r2, [r3, #0]
 800368c:	4b88      	ldr	r3, [pc, #544]	; (80038b0 <setRotation+0x4ec>)
 800368e:	222a      	movs	r2, #42	; 0x2a
 8003690:	801a      	strh	r2, [r3, #0]
 8003692:	4b88      	ldr	r3, [pc, #544]	; (80038b4 <setRotation+0x4f0>)
 8003694:	222a      	movs	r2, #42	; 0x2a
 8003696:	801a      	strh	r2, [r3, #0]
 8003698:	4b87      	ldr	r3, [pc, #540]	; (80038b8 <setRotation+0x4f4>)
 800369a:	222b      	movs	r2, #43	; 0x2b
 800369c:	801a      	strh	r2, [r3, #0]
 800369e:	4b87      	ldr	r3, [pc, #540]	; (80038bc <setRotation+0x4f8>)
 80036a0:	222b      	movs	r2, #43	; 0x2b
 80036a2:	801a      	strh	r2, [r3, #0]
 80036a4:	e000      	b.n	80036a8 <setRotation+0x2e4>
			goto common_BGR;
 80036a6:	bf00      	nop
     common_BGR:
       WriteCmdParamN(is8347 ? 0x16 : 0x36, 1, &val);
 80036a8:	4b85      	ldr	r3, [pc, #532]	; (80038c0 <setRotation+0x4fc>)
 80036aa:	781b      	ldrb	r3, [r3, #0]
 80036ac:	2b00      	cmp	r3, #0
 80036ae:	d001      	beq.n	80036b4 <setRotation+0x2f0>
 80036b0:	2316      	movs	r3, #22
 80036b2:	e000      	b.n	80036b6 <setRotation+0x2f2>
 80036b4:	2336      	movs	r3, #54	; 0x36
 80036b6:	f107 020b 	add.w	r2, r7, #11
 80036ba:	2101      	movs	r1, #1
 80036bc:	4618      	mov	r0, r3
 80036be:	f7ff f9e9 	bl	8002a94 <WriteCmdParamN>
       _lcd_madctl = val;
 80036c2:	7afb      	ldrb	r3, [r7, #11]
 80036c4:	b29a      	uxth	r2, r3
 80036c6:	4b7f      	ldr	r3, [pc, #508]	; (80038c4 <setRotation+0x500>)
 80036c8:	801a      	strh	r2, [r3, #0]
 80036ca:	e0a5      	b.n	8003818 <setRotation+0x454>
//	    if (_lcd_ID	== 0x1963) WriteCmdParamN(0x13, 0, NULL);   //NORMAL mode
   }
   // cope with 9320 variants
   else {
       switch (_lcd_ID) {
 80036cc:	4b7e      	ldr	r3, [pc, #504]	; (80038c8 <setRotation+0x504>)
 80036ce:	881b      	ldrh	r3, [r3, #0]
 80036d0:	f24b 5209 	movw	r2, #46345	; 0xb509
 80036d4:	4293      	cmp	r3, r2
 80036d6:	d013      	beq.n	8003700 <setRotation+0x33c>
 80036d8:	f24b 5209 	movw	r2, #46345	; 0xb509
 80036dc:	4293      	cmp	r3, r2
 80036de:	dc4f      	bgt.n	8003780 <setRotation+0x3bc>
 80036e0:	f249 3226 	movw	r2, #37670	; 0x9326
 80036e4:	4293      	cmp	r3, r2
 80036e6:	d00b      	beq.n	8003700 <setRotation+0x33c>
 80036e8:	f249 3226 	movw	r2, #37670	; 0x9326
 80036ec:	4293      	cmp	r3, r2
 80036ee:	dc47      	bgt.n	8003780 <setRotation+0x3bc>
 80036f0:	f245 4220 	movw	r2, #21536	; 0x5420
 80036f4:	4293      	cmp	r3, r2
 80036f6:	d003      	beq.n	8003700 <setRotation+0x33c>
 80036f8:	f247 7293 	movw	r2, #30611	; 0x7793
 80036fc:	4293      	cmp	r3, r2
 80036fe:	d13f      	bne.n	8003780 <setRotation+0x3bc>
       case 0x5420:
       case 0x7793:
       case 0x9326:
		case 0xB509:
           _MC = 0x200, _MP = 0x201, _MW = 0x202, _SC = 0x210, _EC = 0x211, _SP = 0x212, _EP = 0x213;
 8003700:	4b68      	ldr	r3, [pc, #416]	; (80038a4 <setRotation+0x4e0>)
 8003702:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003706:	801a      	strh	r2, [r3, #0]
 8003708:	4b67      	ldr	r3, [pc, #412]	; (80038a8 <setRotation+0x4e4>)
 800370a:	f240 2201 	movw	r2, #513	; 0x201
 800370e:	801a      	strh	r2, [r3, #0]
 8003710:	4b66      	ldr	r3, [pc, #408]	; (80038ac <setRotation+0x4e8>)
 8003712:	f240 2202 	movw	r2, #514	; 0x202
 8003716:	801a      	strh	r2, [r3, #0]
 8003718:	4b65      	ldr	r3, [pc, #404]	; (80038b0 <setRotation+0x4ec>)
 800371a:	f44f 7204 	mov.w	r2, #528	; 0x210
 800371e:	801a      	strh	r2, [r3, #0]
 8003720:	4b64      	ldr	r3, [pc, #400]	; (80038b4 <setRotation+0x4f0>)
 8003722:	f240 2211 	movw	r2, #529	; 0x211
 8003726:	801a      	strh	r2, [r3, #0]
 8003728:	4b63      	ldr	r3, [pc, #396]	; (80038b8 <setRotation+0x4f4>)
 800372a:	f240 2212 	movw	r2, #530	; 0x212
 800372e:	801a      	strh	r2, [r3, #0]
 8003730:	4b62      	ldr	r3, [pc, #392]	; (80038bc <setRotation+0x4f8>)
 8003732:	f240 2213 	movw	r2, #531	; 0x213
 8003736:	801a      	strh	r2, [r3, #0]
           GS = (val & 0x80) ? (1 << 15) : 0;
 8003738:	7afb      	ldrb	r3, [r7, #11]
 800373a:	b25b      	sxtb	r3, r3
 800373c:	b29b      	uxth	r3, r3
 800373e:	f423 43ff 	bic.w	r3, r3, #32640	; 0x7f80
 8003742:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 8003746:	823b      	strh	r3, [r7, #16]
			uint16_t NL;
			NL = ((432 / 8) - 1) << 9;
 8003748:	f44f 43d4 	mov.w	r3, #27136	; 0x6a00
 800374c:	82bb      	strh	r3, [r7, #20]
           if (_lcd_ID == 0x9326 || _lcd_ID == 0x5420) NL >>= 1;
 800374e:	4b5e      	ldr	r3, [pc, #376]	; (80038c8 <setRotation+0x504>)
 8003750:	881b      	ldrh	r3, [r3, #0]
 8003752:	f249 3226 	movw	r2, #37670	; 0x9326
 8003756:	4293      	cmp	r3, r2
 8003758:	d005      	beq.n	8003766 <setRotation+0x3a2>
 800375a:	4b5b      	ldr	r3, [pc, #364]	; (80038c8 <setRotation+0x504>)
 800375c:	881b      	ldrh	r3, [r3, #0]
 800375e:	f245 4220 	movw	r2, #21536	; 0x5420
 8003762:	4293      	cmp	r3, r2
 8003764:	d102      	bne.n	800376c <setRotation+0x3a8>
 8003766:	8abb      	ldrh	r3, [r7, #20]
 8003768:	085b      	lsrs	r3, r3, #1
 800376a:	82bb      	strh	r3, [r7, #20]
           WriteCmdData(0x400, GS | NL);
 800376c:	8a3a      	ldrh	r2, [r7, #16]
 800376e:	8abb      	ldrh	r3, [r7, #20]
 8003770:	4313      	orrs	r3, r2
 8003772:	b29b      	uxth	r3, r3
 8003774:	4619      	mov	r1, r3
 8003776:	f44f 6080 	mov.w	r0, #1024	; 0x400
 800377a:	f7ff f839 	bl	80027f0 <WriteCmdData>
           goto common_SS;
 800377e:	e024      	b.n	80037ca <setRotation+0x406>
       default:
           _MC = 0x20, _MP = 0x21, _MW = 0x22, _SC = 0x50, _EC = 0x51, _SP = 0x52, _EP = 0x53;
 8003780:	4b48      	ldr	r3, [pc, #288]	; (80038a4 <setRotation+0x4e0>)
 8003782:	2220      	movs	r2, #32
 8003784:	801a      	strh	r2, [r3, #0]
 8003786:	4b48      	ldr	r3, [pc, #288]	; (80038a8 <setRotation+0x4e4>)
 8003788:	2221      	movs	r2, #33	; 0x21
 800378a:	801a      	strh	r2, [r3, #0]
 800378c:	4b47      	ldr	r3, [pc, #284]	; (80038ac <setRotation+0x4e8>)
 800378e:	2222      	movs	r2, #34	; 0x22
 8003790:	801a      	strh	r2, [r3, #0]
 8003792:	4b47      	ldr	r3, [pc, #284]	; (80038b0 <setRotation+0x4ec>)
 8003794:	2250      	movs	r2, #80	; 0x50
 8003796:	801a      	strh	r2, [r3, #0]
 8003798:	4b46      	ldr	r3, [pc, #280]	; (80038b4 <setRotation+0x4f0>)
 800379a:	2251      	movs	r2, #81	; 0x51
 800379c:	801a      	strh	r2, [r3, #0]
 800379e:	4b46      	ldr	r3, [pc, #280]	; (80038b8 <setRotation+0x4f4>)
 80037a0:	2252      	movs	r2, #82	; 0x52
 80037a2:	801a      	strh	r2, [r3, #0]
 80037a4:	4b45      	ldr	r3, [pc, #276]	; (80038bc <setRotation+0x4f8>)
 80037a6:	2253      	movs	r2, #83	; 0x53
 80037a8:	801a      	strh	r2, [r3, #0]
           GS = (val & 0x80) ? (1 << 15) : 0;
 80037aa:	7afb      	ldrb	r3, [r7, #11]
 80037ac:	b25b      	sxtb	r3, r3
 80037ae:	b29b      	uxth	r3, r3
 80037b0:	f423 43ff 	bic.w	r3, r3, #32640	; 0x7f80
 80037b4:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 80037b8:	823b      	strh	r3, [r7, #16]
           WriteCmdData(0x60, GS | 0x2700);    // Gate Scan Line (0xA700)
 80037ba:	8a3b      	ldrh	r3, [r7, #16]
 80037bc:	f443 531c 	orr.w	r3, r3, #9984	; 0x2700
 80037c0:	b29b      	uxth	r3, r3
 80037c2:	4619      	mov	r1, r3
 80037c4:	2060      	movs	r0, #96	; 0x60
 80037c6:	f7ff f813 	bl	80027f0 <WriteCmdData>
         common_SS:
           SS_v = (val & 0x40) ? (1 << 8) : 0;
 80037ca:	7afb      	ldrb	r3, [r7, #11]
 80037cc:	009b      	lsls	r3, r3, #2
 80037ce:	b29b      	uxth	r3, r3
 80037d0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80037d4:	81fb      	strh	r3, [r7, #14]
           WriteCmdData(0x01, SS_v);     // set Driver Output Control
 80037d6:	89fb      	ldrh	r3, [r7, #14]
 80037d8:	4619      	mov	r1, r3
 80037da:	2001      	movs	r0, #1
 80037dc:	f7ff f808 	bl	80027f0 <WriteCmdData>
         common_ORG:
           ORG = (val & 0x20) ? (1 << 3) : 0;
 80037e0:	7afb      	ldrb	r3, [r7, #11]
 80037e2:	109b      	asrs	r3, r3, #2
 80037e4:	b29b      	uxth	r3, r3
 80037e6:	f003 0308 	and.w	r3, r3, #8
 80037ea:	82fb      	strh	r3, [r7, #22]
               if (rotation == 1 || rotation == 2) {
                   val ^= 0x08;        // change BGR bit for LANDSCAPE and PORTRAIT_REV
               }
           }
#endif
           if (val & 0x08)
 80037ec:	7afb      	ldrb	r3, [r7, #11]
 80037ee:	f003 0308 	and.w	r3, r3, #8
 80037f2:	2b00      	cmp	r3, #0
 80037f4:	d003      	beq.n	80037fe <setRotation+0x43a>
               ORG |= 0x1000;  //BGR
 80037f6:	8afb      	ldrh	r3, [r7, #22]
 80037f8:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80037fc:	82fb      	strh	r3, [r7, #22]
           _lcd_madctl = ORG | 0x0030;
 80037fe:	8afb      	ldrh	r3, [r7, #22]
 8003800:	f043 0330 	orr.w	r3, r3, #48	; 0x30
 8003804:	b29a      	uxth	r2, r3
 8003806:	4b2f      	ldr	r3, [pc, #188]	; (80038c4 <setRotation+0x500>)
 8003808:	801a      	strh	r2, [r3, #0]
           WriteCmdData(0x03, _lcd_madctl);    // set GRAM write direction and BGR=1.
 800380a:	4b2e      	ldr	r3, [pc, #184]	; (80038c4 <setRotation+0x500>)
 800380c:	881b      	ldrh	r3, [r3, #0]
 800380e:	4619      	mov	r1, r3
 8003810:	2003      	movs	r0, #3
 8003812:	f7fe ffed 	bl	80027f0 <WriteCmdData>
           break;
 8003816:	bf00      	nop
           WriteCmdData(0x11, ORG | 0x6070);   // DFM=3, EN=0, TY=1
           break;
#endif
		}
   }
   if ((rotation & 1) && ((_lcd_capable & MV_AXIS) == 0)) {
 8003818:	4b2c      	ldr	r3, [pc, #176]	; (80038cc <setRotation+0x508>)
 800381a:	781b      	ldrb	r3, [r3, #0]
 800381c:	f003 0301 	and.w	r3, r3, #1
 8003820:	2b00      	cmp	r3, #0
 8003822:	d023      	beq.n	800386c <setRotation+0x4a8>
 8003824:	4b2a      	ldr	r3, [pc, #168]	; (80038d0 <setRotation+0x50c>)
 8003826:	881b      	ldrh	r3, [r3, #0]
 8003828:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800382c:	2b00      	cmp	r3, #0
 800382e:	d11d      	bne.n	800386c <setRotation+0x4a8>
       uint16_t x;
       x = _MC, _MC = _MP, _MP = x;
 8003830:	4b1c      	ldr	r3, [pc, #112]	; (80038a4 <setRotation+0x4e0>)
 8003832:	881b      	ldrh	r3, [r3, #0]
 8003834:	81bb      	strh	r3, [r7, #12]
 8003836:	4b1c      	ldr	r3, [pc, #112]	; (80038a8 <setRotation+0x4e4>)
 8003838:	881a      	ldrh	r2, [r3, #0]
 800383a:	4b1a      	ldr	r3, [pc, #104]	; (80038a4 <setRotation+0x4e0>)
 800383c:	801a      	strh	r2, [r3, #0]
 800383e:	4a1a      	ldr	r2, [pc, #104]	; (80038a8 <setRotation+0x4e4>)
 8003840:	89bb      	ldrh	r3, [r7, #12]
 8003842:	8013      	strh	r3, [r2, #0]
       x = _SC, _SC = _SP, _SP = x;    //.kbv check 0139
 8003844:	4b1a      	ldr	r3, [pc, #104]	; (80038b0 <setRotation+0x4ec>)
 8003846:	881b      	ldrh	r3, [r3, #0]
 8003848:	81bb      	strh	r3, [r7, #12]
 800384a:	4b1b      	ldr	r3, [pc, #108]	; (80038b8 <setRotation+0x4f4>)
 800384c:	881a      	ldrh	r2, [r3, #0]
 800384e:	4b18      	ldr	r3, [pc, #96]	; (80038b0 <setRotation+0x4ec>)
 8003850:	801a      	strh	r2, [r3, #0]
 8003852:	4a19      	ldr	r2, [pc, #100]	; (80038b8 <setRotation+0x4f4>)
 8003854:	89bb      	ldrh	r3, [r7, #12]
 8003856:	8013      	strh	r3, [r2, #0]
       x = _EC, _EC = _EP, _EP = x;    //.kbv check 0139
 8003858:	4b16      	ldr	r3, [pc, #88]	; (80038b4 <setRotation+0x4f0>)
 800385a:	881b      	ldrh	r3, [r3, #0]
 800385c:	81bb      	strh	r3, [r7, #12]
 800385e:	4b17      	ldr	r3, [pc, #92]	; (80038bc <setRotation+0x4f8>)
 8003860:	881a      	ldrh	r2, [r3, #0]
 8003862:	4b14      	ldr	r3, [pc, #80]	; (80038b4 <setRotation+0x4f0>)
 8003864:	801a      	strh	r2, [r3, #0]
 8003866:	4a15      	ldr	r2, [pc, #84]	; (80038bc <setRotation+0x4f8>)
 8003868:	89bb      	ldrh	r3, [r7, #12]
 800386a:	8013      	strh	r3, [r2, #0]
   }
   setAddrWindow(0, 0, width() - 1, height() - 1);
 800386c:	f7fe ff58 	bl	8002720 <width>
 8003870:	4603      	mov	r3, r0
 8003872:	3b01      	subs	r3, #1
 8003874:	b29b      	uxth	r3, r3
 8003876:	b21c      	sxth	r4, r3
 8003878:	f7fe ff5e 	bl	8002738 <height>
 800387c:	4603      	mov	r3, r0
 800387e:	3b01      	subs	r3, #1
 8003880:	b29b      	uxth	r3, r3
 8003882:	b21b      	sxth	r3, r3
 8003884:	4622      	mov	r2, r4
 8003886:	2100      	movs	r1, #0
 8003888:	2000      	movs	r0, #0
 800388a:	f000 f8b1 	bl	80039f0 <setAddrWindow>
   vertScroll(0, HEIGHT, 0);   //reset scrolling after a rotation
 800388e:	2200      	movs	r2, #0
 8003890:	f44f 71a0 	mov.w	r1, #320	; 0x140
 8003894:	2000      	movs	r0, #0
 8003896:	f000 f9cf 	bl	8003c38 <vertScroll>
}
 800389a:	bf00      	nop
 800389c:	371c      	adds	r7, #28
 800389e:	46bd      	mov	sp, r7
 80038a0:	bd90      	pop	{r4, r7, pc}
 80038a2:	bf00      	nop
 80038a4:	2000063e 	.word	0x2000063e
 80038a8:	20000640 	.word	0x20000640
 80038ac:	20000642 	.word	0x20000642
 80038b0:	20000644 	.word	0x20000644
 80038b4:	20000646 	.word	0x20000646
 80038b8:	20000648 	.word	0x20000648
 80038bc:	2000064a 	.word	0x2000064a
 80038c0:	2000062d 	.word	0x2000062d
 80038c4:	2000063c 	.word	0x2000063c
 80038c8:	20000638 	.word	0x20000638
 80038cc:	20000632 	.word	0x20000632
 80038d0:	20000636 	.word	0x20000636

080038d4 <drawPixel>:

void drawPixel(int16_t x, int16_t y, uint16_t color)
{
 80038d4:	b590      	push	{r4, r7, lr}
 80038d6:	b085      	sub	sp, #20
 80038d8:	af00      	add	r7, sp, #0
 80038da:	4603      	mov	r3, r0
 80038dc:	80fb      	strh	r3, [r7, #6]
 80038de:	460b      	mov	r3, r1
 80038e0:	80bb      	strh	r3, [r7, #4]
 80038e2:	4613      	mov	r3, r2
 80038e4:	807b      	strh	r3, [r7, #2]
   // MCUFRIEND just plots at edge if you try to write outside of the box:
   if (x < 0 || y < 0 || x >= width() || y >= height())
 80038e6:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80038ea:	2b00      	cmp	r3, #0
 80038ec:	db74      	blt.n	80039d8 <drawPixel+0x104>
 80038ee:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 80038f2:	2b00      	cmp	r3, #0
 80038f4:	db70      	blt.n	80039d8 <drawPixel+0x104>
 80038f6:	f9b7 4006 	ldrsh.w	r4, [r7, #6]
 80038fa:	f7fe ff11 	bl	8002720 <width>
 80038fe:	4603      	mov	r3, r0
 8003900:	429c      	cmp	r4, r3
 8003902:	da69      	bge.n	80039d8 <drawPixel+0x104>
 8003904:	f9b7 4004 	ldrsh.w	r4, [r7, #4]
 8003908:	f7fe ff16 	bl	8002738 <height>
 800390c:	4603      	mov	r3, r0
 800390e:	429c      	cmp	r4, r3
 8003910:	da62      	bge.n	80039d8 <drawPixel+0x104>
       return;
#if defined(SUPPORT_9488_555)
   if (is555) color = color565_to_555(color);
 8003912:	4b33      	ldr	r3, [pc, #204]	; (80039e0 <drawPixel+0x10c>)
 8003914:	781b      	ldrb	r3, [r3, #0]
 8003916:	2b00      	cmp	r3, #0
 8003918:	d005      	beq.n	8003926 <drawPixel+0x52>
 800391a:	887b      	ldrh	r3, [r7, #2]
 800391c:	4618      	mov	r0, r3
 800391e:	f7fe ff17 	bl	8002750 <color565_to_555>
 8003922:	4603      	mov	r3, r0
 8003924:	807b      	strh	r3, [r7, #2]
#endif
   setAddrWindow(x, y, x, y);
 8003926:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 800392a:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 800392e:	f9b7 1004 	ldrsh.w	r1, [r7, #4]
 8003932:	f9b7 0006 	ldrsh.w	r0, [r7, #6]
 8003936:	f000 f85b 	bl	80039f0 <setAddrWindow>
//    CS_ACTIVE; WriteCmd(_MW); write16(color); CS_IDLE; //-0.01s +98B
   if (is9797) { CS_ACTIVE; WriteCmd(_MW); write24(color); CS_IDLE;} else
 800393a:	4b2a      	ldr	r3, [pc, #168]	; (80039e4 <drawPixel+0x110>)
 800393c:	781b      	ldrb	r3, [r3, #0]
 800393e:	2b00      	cmp	r3, #0
 8003940:	d042      	beq.n	80039c8 <drawPixel+0xf4>
 8003942:	2140      	movs	r1, #64	; 0x40
 8003944:	4828      	ldr	r0, [pc, #160]	; (80039e8 <drawPixel+0x114>)
 8003946:	f7fe fe9d 	bl	8002684 <PIN_LOW>
 800394a:	2180      	movs	r1, #128	; 0x80
 800394c:	4826      	ldr	r0, [pc, #152]	; (80039e8 <drawPixel+0x114>)
 800394e:	f7fe fe99 	bl	8002684 <PIN_LOW>
 8003952:	4b26      	ldr	r3, [pc, #152]	; (80039ec <drawPixel+0x118>)
 8003954:	881b      	ldrh	r3, [r3, #0]
 8003956:	0a1b      	lsrs	r3, r3, #8
 8003958:	b29b      	uxth	r3, r3
 800395a:	73fb      	strb	r3, [r7, #15]
 800395c:	4b23      	ldr	r3, [pc, #140]	; (80039ec <drawPixel+0x118>)
 800395e:	881b      	ldrh	r3, [r3, #0]
 8003960:	73bb      	strb	r3, [r7, #14]
 8003962:	7bfb      	ldrb	r3, [r7, #15]
 8003964:	4618      	mov	r0, r3
 8003966:	f7fe fe7d 	bl	8002664 <write_8>
 800396a:	f44f 7180 	mov.w	r1, #256	; 0x100
 800396e:	481e      	ldr	r0, [pc, #120]	; (80039e8 <drawPixel+0x114>)
 8003970:	f7fe fe88 	bl	8002684 <PIN_LOW>
 8003974:	f44f 7180 	mov.w	r1, #256	; 0x100
 8003978:	481b      	ldr	r0, [pc, #108]	; (80039e8 <drawPixel+0x114>)
 800397a:	f7fe fe93 	bl	80026a4 <PIN_HIGH>
 800397e:	f44f 7180 	mov.w	r1, #256	; 0x100
 8003982:	4819      	ldr	r0, [pc, #100]	; (80039e8 <drawPixel+0x114>)
 8003984:	f7fe fe8e 	bl	80026a4 <PIN_HIGH>
 8003988:	7bbb      	ldrb	r3, [r7, #14]
 800398a:	4618      	mov	r0, r3
 800398c:	f7fe fe6a 	bl	8002664 <write_8>
 8003990:	f44f 7180 	mov.w	r1, #256	; 0x100
 8003994:	4814      	ldr	r0, [pc, #80]	; (80039e8 <drawPixel+0x114>)
 8003996:	f7fe fe75 	bl	8002684 <PIN_LOW>
 800399a:	f44f 7180 	mov.w	r1, #256	; 0x100
 800399e:	4812      	ldr	r0, [pc, #72]	; (80039e8 <drawPixel+0x114>)
 80039a0:	f7fe fe80 	bl	80026a4 <PIN_HIGH>
 80039a4:	f44f 7180 	mov.w	r1, #256	; 0x100
 80039a8:	480f      	ldr	r0, [pc, #60]	; (80039e8 <drawPixel+0x114>)
 80039aa:	f7fe fe7b 	bl	80026a4 <PIN_HIGH>
 80039ae:	2180      	movs	r1, #128	; 0x80
 80039b0:	480d      	ldr	r0, [pc, #52]	; (80039e8 <drawPixel+0x114>)
 80039b2:	f7fe fe77 	bl	80026a4 <PIN_HIGH>
 80039b6:	887b      	ldrh	r3, [r7, #2]
 80039b8:	4618      	mov	r0, r3
 80039ba:	f7fe ff9f 	bl	80028fc <write24>
 80039be:	2140      	movs	r1, #64	; 0x40
 80039c0:	4809      	ldr	r0, [pc, #36]	; (80039e8 <drawPixel+0x114>)
 80039c2:	f7fe fe6f 	bl	80026a4 <PIN_HIGH>
 80039c6:	e008      	b.n	80039da <drawPixel+0x106>
   WriteCmdData(_MW, color);
 80039c8:	4b08      	ldr	r3, [pc, #32]	; (80039ec <drawPixel+0x118>)
 80039ca:	881b      	ldrh	r3, [r3, #0]
 80039cc:	887a      	ldrh	r2, [r7, #2]
 80039ce:	4611      	mov	r1, r2
 80039d0:	4618      	mov	r0, r3
 80039d2:	f7fe ff0d 	bl	80027f0 <WriteCmdData>
 80039d6:	e000      	b.n	80039da <drawPixel+0x106>
       return;
 80039d8:	bf00      	nop
}
 80039da:	3714      	adds	r7, #20
 80039dc:	46bd      	mov	sp, r7
 80039de:	bd90      	pop	{r4, r7, pc}
 80039e0:	2000062e 	.word	0x2000062e
 80039e4:	2000062f 	.word	0x2000062f
 80039e8:	40020400 	.word	0x40020400
 80039ec:	20000642 	.word	0x20000642

080039f0 <setAddrWindow>:

void setAddrWindow(int16_t x, int16_t y, int16_t x1, int16_t y1)
{
 80039f0:	b590      	push	{r4, r7, lr}
 80039f2:	b087      	sub	sp, #28
 80039f4:	af02      	add	r7, sp, #8
 80039f6:	4604      	mov	r4, r0
 80039f8:	4608      	mov	r0, r1
 80039fa:	4611      	mov	r1, r2
 80039fc:	461a      	mov	r2, r3
 80039fe:	4623      	mov	r3, r4
 8003a00:	80fb      	strh	r3, [r7, #6]
 8003a02:	4603      	mov	r3, r0
 8003a04:	80bb      	strh	r3, [r7, #4]
 8003a06:	460b      	mov	r3, r1
 8003a08:	807b      	strh	r3, [r7, #2]
 8003a0a:	4613      	mov	r3, r2
 8003a0c:	803b      	strh	r3, [r7, #0]
#if defined(OFFSET_9327)
	if (_lcd_ID == 0x9327) {
 8003a0e:	4b80      	ldr	r3, [pc, #512]	; (8003c10 <setAddrWindow+0x220>)
 8003a10:	881b      	ldrh	r3, [r3, #0]
 8003a12:	f249 3227 	movw	r2, #37671	; 0x9327
 8003a16:	4293      	cmp	r3, r2
 8003a18:	d117      	bne.n	8003a4a <setAddrWindow+0x5a>
	    if (rotation == 2) y += OFFSET_9327, y1 += OFFSET_9327;
 8003a1a:	4b7e      	ldr	r3, [pc, #504]	; (8003c14 <setAddrWindow+0x224>)
 8003a1c:	781b      	ldrb	r3, [r3, #0]
 8003a1e:	2b02      	cmp	r3, #2
 8003a20:	d107      	bne.n	8003a32 <setAddrWindow+0x42>
 8003a22:	88bb      	ldrh	r3, [r7, #4]
 8003a24:	3320      	adds	r3, #32
 8003a26:	b29b      	uxth	r3, r3
 8003a28:	80bb      	strh	r3, [r7, #4]
 8003a2a:	883b      	ldrh	r3, [r7, #0]
 8003a2c:	3320      	adds	r3, #32
 8003a2e:	b29b      	uxth	r3, r3
 8003a30:	803b      	strh	r3, [r7, #0]
	    if (rotation == 3) x += OFFSET_9327, x1 += OFFSET_9327;
 8003a32:	4b78      	ldr	r3, [pc, #480]	; (8003c14 <setAddrWindow+0x224>)
 8003a34:	781b      	ldrb	r3, [r3, #0]
 8003a36:	2b03      	cmp	r3, #3
 8003a38:	d107      	bne.n	8003a4a <setAddrWindow+0x5a>
 8003a3a:	88fb      	ldrh	r3, [r7, #6]
 8003a3c:	3320      	adds	r3, #32
 8003a3e:	b29b      	uxth	r3, r3
 8003a40:	80fb      	strh	r3, [r7, #6]
 8003a42:	887b      	ldrh	r3, [r7, #2]
 8003a44:	3320      	adds	r3, #32
 8003a46:	b29b      	uxth	r3, r3
 8003a48:	807b      	strh	r3, [r7, #2]
   }
#endif
#if 1
   if (_lcd_ID == 0x1526 && (rotation & 1)) {
 8003a4a:	4b71      	ldr	r3, [pc, #452]	; (8003c10 <setAddrWindow+0x220>)
 8003a4c:	881b      	ldrh	r3, [r3, #0]
 8003a4e:	f241 5226 	movw	r2, #5414	; 0x1526
 8003a52:	4293      	cmp	r3, r2
 8003a54:	d128      	bne.n	8003aa8 <setAddrWindow+0xb8>
 8003a56:	4b6f      	ldr	r3, [pc, #444]	; (8003c14 <setAddrWindow+0x224>)
 8003a58:	781b      	ldrb	r3, [r3, #0]
 8003a5a:	f003 0301 	and.w	r3, r3, #1
 8003a5e:	2b00      	cmp	r3, #0
 8003a60:	d022      	beq.n	8003aa8 <setAddrWindow+0xb8>
		int16_t dx = x1 - x, dy = y1 - y;
 8003a62:	887a      	ldrh	r2, [r7, #2]
 8003a64:	88fb      	ldrh	r3, [r7, #6]
 8003a66:	1ad3      	subs	r3, r2, r3
 8003a68:	b29b      	uxth	r3, r3
 8003a6a:	81fb      	strh	r3, [r7, #14]
 8003a6c:	883a      	ldrh	r2, [r7, #0]
 8003a6e:	88bb      	ldrh	r3, [r7, #4]
 8003a70:	1ad3      	subs	r3, r2, r3
 8003a72:	b29b      	uxth	r3, r3
 8003a74:	81bb      	strh	r3, [r7, #12]
		if (dy == 0) { y1++; }
 8003a76:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 8003a7a:	2b00      	cmp	r3, #0
 8003a7c:	d106      	bne.n	8003a8c <setAddrWindow+0x9c>
 8003a7e:	f9b7 3000 	ldrsh.w	r3, [r7]
 8003a82:	b29b      	uxth	r3, r3
 8003a84:	3301      	adds	r3, #1
 8003a86:	b29b      	uxth	r3, r3
 8003a88:	803b      	strh	r3, [r7, #0]
 8003a8a:	e00d      	b.n	8003aa8 <setAddrWindow+0xb8>
		else if (dx == 0) { x1 += dy; y1 -= dy; }
 8003a8c:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8003a90:	2b00      	cmp	r3, #0
 8003a92:	d109      	bne.n	8003aa8 <setAddrWindow+0xb8>
 8003a94:	887a      	ldrh	r2, [r7, #2]
 8003a96:	89bb      	ldrh	r3, [r7, #12]
 8003a98:	4413      	add	r3, r2
 8003a9a:	b29b      	uxth	r3, r3
 8003a9c:	807b      	strh	r3, [r7, #2]
 8003a9e:	883a      	ldrh	r2, [r7, #0]
 8003aa0:	89bb      	ldrh	r3, [r7, #12]
 8003aa2:	1ad3      	subs	r3, r2, r3
 8003aa4:	b29b      	uxth	r3, r3
 8003aa6:	803b      	strh	r3, [r7, #0]
   }
#endif
   if (_lcd_capable & MIPI_DCS_REV1) {
 8003aa8:	4b5b      	ldr	r3, [pc, #364]	; (8003c18 <setAddrWindow+0x228>)
 8003aaa:	881b      	ldrh	r3, [r3, #0]
 8003aac:	f003 0301 	and.w	r3, r3, #1
 8003ab0:	2b00      	cmp	r3, #0
 8003ab2:	d054      	beq.n	8003b5e <setAddrWindow+0x16e>
       WriteCmdParam4(_SC, x >> 8, x, x1 >> 8, x1);   //Start column instead of _MC
 8003ab4:	4b59      	ldr	r3, [pc, #356]	; (8003c1c <setAddrWindow+0x22c>)
 8003ab6:	881b      	ldrh	r3, [r3, #0]
 8003ab8:	b2d8      	uxtb	r0, r3
 8003aba:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8003abe:	121b      	asrs	r3, r3, #8
 8003ac0:	b21b      	sxth	r3, r3
 8003ac2:	b2d9      	uxtb	r1, r3
 8003ac4:	88fb      	ldrh	r3, [r7, #6]
 8003ac6:	b2da      	uxtb	r2, r3
 8003ac8:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8003acc:	121b      	asrs	r3, r3, #8
 8003ace:	b21b      	sxth	r3, r3
 8003ad0:	b2dc      	uxtb	r4, r3
 8003ad2:	887b      	ldrh	r3, [r7, #2]
 8003ad4:	b2db      	uxtb	r3, r3
 8003ad6:	9300      	str	r3, [sp, #0]
 8003ad8:	4623      	mov	r3, r4
 8003ada:	f7ff f887 	bl	8002bec <WriteCmdParam4>
       WriteCmdParam4(_SP, y >> 8, y, y1 >> 8, y1);   //
 8003ade:	4b50      	ldr	r3, [pc, #320]	; (8003c20 <setAddrWindow+0x230>)
 8003ae0:	881b      	ldrh	r3, [r3, #0]
 8003ae2:	b2d8      	uxtb	r0, r3
 8003ae4:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8003ae8:	121b      	asrs	r3, r3, #8
 8003aea:	b21b      	sxth	r3, r3
 8003aec:	b2d9      	uxtb	r1, r3
 8003aee:	88bb      	ldrh	r3, [r7, #4]
 8003af0:	b2da      	uxtb	r2, r3
 8003af2:	f9b7 3000 	ldrsh.w	r3, [r7]
 8003af6:	121b      	asrs	r3, r3, #8
 8003af8:	b21b      	sxth	r3, r3
 8003afa:	b2dc      	uxtb	r4, r3
 8003afc:	883b      	ldrh	r3, [r7, #0]
 8003afe:	b2db      	uxtb	r3, r3
 8003b00:	9300      	str	r3, [sp, #0]
 8003b02:	4623      	mov	r3, r4
 8003b04:	f7ff f872 	bl	8002bec <WriteCmdParam4>
       if (is8347 && _lcd_ID == 0x0065) {             //HX8352-B has separate _MC, _SC
 8003b08:	4b46      	ldr	r3, [pc, #280]	; (8003c24 <setAddrWindow+0x234>)
 8003b0a:	781b      	ldrb	r3, [r3, #0]
 8003b0c:	2b00      	cmp	r3, #0
 8003b0e:	d07b      	beq.n	8003c08 <setAddrWindow+0x218>
 8003b10:	4b3f      	ldr	r3, [pc, #252]	; (8003c10 <setAddrWindow+0x220>)
 8003b12:	881b      	ldrh	r3, [r3, #0]
 8003b14:	2b65      	cmp	r3, #101	; 0x65
 8003b16:	d177      	bne.n	8003c08 <setAddrWindow+0x218>
           uint8_t d[2];
           d[0] = x >> 8; d[1] = x;
 8003b18:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8003b1c:	121b      	asrs	r3, r3, #8
 8003b1e:	b21b      	sxth	r3, r3
 8003b20:	b2db      	uxtb	r3, r3
 8003b22:	723b      	strb	r3, [r7, #8]
 8003b24:	88fb      	ldrh	r3, [r7, #6]
 8003b26:	b2db      	uxtb	r3, r3
 8003b28:	727b      	strb	r3, [r7, #9]
           WriteCmdParamN(_MC, 2, d);                 //allows !MV_AXIS to work
 8003b2a:	4b3f      	ldr	r3, [pc, #252]	; (8003c28 <setAddrWindow+0x238>)
 8003b2c:	881b      	ldrh	r3, [r3, #0]
 8003b2e:	f107 0208 	add.w	r2, r7, #8
 8003b32:	2102      	movs	r1, #2
 8003b34:	4618      	mov	r0, r3
 8003b36:	f7fe ffad 	bl	8002a94 <WriteCmdParamN>
           d[0] = y >> 8; d[1] = y;
 8003b3a:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8003b3e:	121b      	asrs	r3, r3, #8
 8003b40:	b21b      	sxth	r3, r3
 8003b42:	b2db      	uxtb	r3, r3
 8003b44:	723b      	strb	r3, [r7, #8]
 8003b46:	88bb      	ldrh	r3, [r7, #4]
 8003b48:	b2db      	uxtb	r3, r3
 8003b4a:	727b      	strb	r3, [r7, #9]
           WriteCmdParamN(_MP, 2, d);
 8003b4c:	4b37      	ldr	r3, [pc, #220]	; (8003c2c <setAddrWindow+0x23c>)
 8003b4e:	881b      	ldrh	r3, [r3, #0]
 8003b50:	f107 0208 	add.w	r2, r7, #8
 8003b54:	2102      	movs	r1, #2
 8003b56:	4618      	mov	r0, r3
 8003b58:	f7fe ff9c 	bl	8002a94 <WriteCmdParamN>
           WriteCmdData(_SP, y);
           WriteCmdData(_EC, x1);
           WriteCmdData(_EP, y1);
       }
   }
}
 8003b5c:	e054      	b.n	8003c08 <setAddrWindow+0x218>
       WriteCmdData(_MC, x);
 8003b5e:	4b32      	ldr	r3, [pc, #200]	; (8003c28 <setAddrWindow+0x238>)
 8003b60:	881b      	ldrh	r3, [r3, #0]
 8003b62:	88fa      	ldrh	r2, [r7, #6]
 8003b64:	4611      	mov	r1, r2
 8003b66:	4618      	mov	r0, r3
 8003b68:	f7fe fe42 	bl	80027f0 <WriteCmdData>
       WriteCmdData(_MP, y);
 8003b6c:	4b2f      	ldr	r3, [pc, #188]	; (8003c2c <setAddrWindow+0x23c>)
 8003b6e:	881b      	ldrh	r3, [r3, #0]
 8003b70:	88ba      	ldrh	r2, [r7, #4]
 8003b72:	4611      	mov	r1, r2
 8003b74:	4618      	mov	r0, r3
 8003b76:	f7fe fe3b 	bl	80027f0 <WriteCmdData>
       if (!(x == x1 && y == y1)) {  //only need MC,MP for drawPixel
 8003b7a:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8003b7e:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8003b82:	429a      	cmp	r2, r3
 8003b84:	d105      	bne.n	8003b92 <setAddrWindow+0x1a2>
 8003b86:	f9b7 2004 	ldrsh.w	r2, [r7, #4]
 8003b8a:	f9b7 3000 	ldrsh.w	r3, [r7]
 8003b8e:	429a      	cmp	r2, r3
 8003b90:	d03a      	beq.n	8003c08 <setAddrWindow+0x218>
           if (_lcd_capable & XSA_XEA_16BIT) {
 8003b92:	4b21      	ldr	r3, [pc, #132]	; (8003c18 <setAddrWindow+0x228>)
 8003b94:	881b      	ldrh	r3, [r3, #0]
 8003b96:	f003 0320 	and.w	r3, r3, #32
 8003b9a:	2b00      	cmp	r3, #0
 8003b9c:	d018      	beq.n	8003bd0 <setAddrWindow+0x1e0>
               if (rotation & 1)
 8003b9e:	4b1d      	ldr	r3, [pc, #116]	; (8003c14 <setAddrWindow+0x224>)
 8003ba0:	781b      	ldrb	r3, [r3, #0]
 8003ba2:	f003 0301 	and.w	r3, r3, #1
 8003ba6:	2b00      	cmp	r3, #0
 8003ba8:	d009      	beq.n	8003bbe <setAddrWindow+0x1ce>
                   y1 = y = (y1 << 8) | y;
 8003baa:	f9b7 3000 	ldrsh.w	r3, [r7]
 8003bae:	021b      	lsls	r3, r3, #8
 8003bb0:	b21a      	sxth	r2, r3
 8003bb2:	88bb      	ldrh	r3, [r7, #4]
 8003bb4:	4313      	orrs	r3, r2
 8003bb6:	80bb      	strh	r3, [r7, #4]
 8003bb8:	88bb      	ldrh	r3, [r7, #4]
 8003bba:	803b      	strh	r3, [r7, #0]
 8003bbc:	e008      	b.n	8003bd0 <setAddrWindow+0x1e0>
                   x1 = x = (x1 << 8) | x;
 8003bbe:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8003bc2:	021b      	lsls	r3, r3, #8
 8003bc4:	b21a      	sxth	r2, r3
 8003bc6:	88fb      	ldrh	r3, [r7, #6]
 8003bc8:	4313      	orrs	r3, r2
 8003bca:	80fb      	strh	r3, [r7, #6]
 8003bcc:	88fb      	ldrh	r3, [r7, #6]
 8003bce:	807b      	strh	r3, [r7, #2]
           WriteCmdData(_SC, x);
 8003bd0:	4b12      	ldr	r3, [pc, #72]	; (8003c1c <setAddrWindow+0x22c>)
 8003bd2:	881b      	ldrh	r3, [r3, #0]
 8003bd4:	88fa      	ldrh	r2, [r7, #6]
 8003bd6:	4611      	mov	r1, r2
 8003bd8:	4618      	mov	r0, r3
 8003bda:	f7fe fe09 	bl	80027f0 <WriteCmdData>
           WriteCmdData(_SP, y);
 8003bde:	4b10      	ldr	r3, [pc, #64]	; (8003c20 <setAddrWindow+0x230>)
 8003be0:	881b      	ldrh	r3, [r3, #0]
 8003be2:	88ba      	ldrh	r2, [r7, #4]
 8003be4:	4611      	mov	r1, r2
 8003be6:	4618      	mov	r0, r3
 8003be8:	f7fe fe02 	bl	80027f0 <WriteCmdData>
           WriteCmdData(_EC, x1);
 8003bec:	4b10      	ldr	r3, [pc, #64]	; (8003c30 <setAddrWindow+0x240>)
 8003bee:	881b      	ldrh	r3, [r3, #0]
 8003bf0:	887a      	ldrh	r2, [r7, #2]
 8003bf2:	4611      	mov	r1, r2
 8003bf4:	4618      	mov	r0, r3
 8003bf6:	f7fe fdfb 	bl	80027f0 <WriteCmdData>
           WriteCmdData(_EP, y1);
 8003bfa:	4b0e      	ldr	r3, [pc, #56]	; (8003c34 <setAddrWindow+0x244>)
 8003bfc:	881b      	ldrh	r3, [r3, #0]
 8003bfe:	883a      	ldrh	r2, [r7, #0]
 8003c00:	4611      	mov	r1, r2
 8003c02:	4618      	mov	r0, r3
 8003c04:	f7fe fdf4 	bl	80027f0 <WriteCmdData>
}
 8003c08:	bf00      	nop
 8003c0a:	3714      	adds	r7, #20
 8003c0c:	46bd      	mov	sp, r7
 8003c0e:	bd90      	pop	{r4, r7, pc}
 8003c10:	20000638 	.word	0x20000638
 8003c14:	20000632 	.word	0x20000632
 8003c18:	20000636 	.word	0x20000636
 8003c1c:	20000644 	.word	0x20000644
 8003c20:	20000648 	.word	0x20000648
 8003c24:	2000062d 	.word	0x2000062d
 8003c28:	2000063e 	.word	0x2000063e
 8003c2c:	20000640 	.word	0x20000640
 8003c30:	20000646 	.word	0x20000646
 8003c34:	2000064a 	.word	0x2000064a

08003c38 <vertScroll>:

void vertScroll(int16_t top, int16_t scrollines, int16_t offset)
{
 8003c38:	b580      	push	{r7, lr}
 8003c3a:	b086      	sub	sp, #24
 8003c3c:	af00      	add	r7, sp, #0
 8003c3e:	4603      	mov	r3, r0
 8003c40:	80fb      	strh	r3, [r7, #6]
 8003c42:	460b      	mov	r3, r1
 8003c44:	80bb      	strh	r3, [r7, #4]
 8003c46:	4613      	mov	r3, r2
 8003c48:	807b      	strh	r3, [r7, #2]
#if defined(OFFSET_9327)
	if (_lcd_ID == 0x9327) {
 8003c4a:	4b89      	ldr	r3, [pc, #548]	; (8003e70 <vertScroll+0x238>)
 8003c4c:	881b      	ldrh	r3, [r3, #0]
 8003c4e:	f249 3227 	movw	r2, #37671	; 0x9327
 8003c52:	4293      	cmp	r3, r2
 8003c54:	d10b      	bne.n	8003c6e <vertScroll+0x36>
	    if (rotation == 2 || rotation == 3) top += OFFSET_9327;
 8003c56:	4b87      	ldr	r3, [pc, #540]	; (8003e74 <vertScroll+0x23c>)
 8003c58:	781b      	ldrb	r3, [r3, #0]
 8003c5a:	2b02      	cmp	r3, #2
 8003c5c:	d003      	beq.n	8003c66 <vertScroll+0x2e>
 8003c5e:	4b85      	ldr	r3, [pc, #532]	; (8003e74 <vertScroll+0x23c>)
 8003c60:	781b      	ldrb	r3, [r3, #0]
 8003c62:	2b03      	cmp	r3, #3
 8003c64:	d103      	bne.n	8003c6e <vertScroll+0x36>
 8003c66:	88fb      	ldrh	r3, [r7, #6]
 8003c68:	3320      	adds	r3, #32
 8003c6a:	b29b      	uxth	r3, r3
 8003c6c:	80fb      	strh	r3, [r7, #6]
    }
#endif
    int16_t bfa = HEIGHT - top - scrollines;  // bottom fixed area
 8003c6e:	88fa      	ldrh	r2, [r7, #6]
 8003c70:	88bb      	ldrh	r3, [r7, #4]
 8003c72:	4413      	add	r3, r2
 8003c74:	b29b      	uxth	r3, r3
 8003c76:	f5c3 73a0 	rsb	r3, r3, #320	; 0x140
 8003c7a:	b29b      	uxth	r3, r3
 8003c7c:	82fb      	strh	r3, [r7, #22]
    int16_t vsp;
    int16_t sea = top;
 8003c7e:	88fb      	ldrh	r3, [r7, #6]
 8003c80:	827b      	strh	r3, [r7, #18]
	if (_lcd_ID == 0x9327) bfa += 32;
 8003c82:	4b7b      	ldr	r3, [pc, #492]	; (8003e70 <vertScroll+0x238>)
 8003c84:	881b      	ldrh	r3, [r3, #0]
 8003c86:	f249 3227 	movw	r2, #37671	; 0x9327
 8003c8a:	4293      	cmp	r3, r2
 8003c8c:	d103      	bne.n	8003c96 <vertScroll+0x5e>
 8003c8e:	8afb      	ldrh	r3, [r7, #22]
 8003c90:	3320      	adds	r3, #32
 8003c92:	b29b      	uxth	r3, r3
 8003c94:	82fb      	strh	r3, [r7, #22]
    if (offset <= -scrollines || offset >= scrollines) offset = 0; //valid scroll
 8003c96:	f9b7 2002 	ldrsh.w	r2, [r7, #2]
 8003c9a:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8003c9e:	425b      	negs	r3, r3
 8003ca0:	429a      	cmp	r2, r3
 8003ca2:	dd05      	ble.n	8003cb0 <vertScroll+0x78>
 8003ca4:	f9b7 2002 	ldrsh.w	r2, [r7, #2]
 8003ca8:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8003cac:	429a      	cmp	r2, r3
 8003cae:	db01      	blt.n	8003cb4 <vertScroll+0x7c>
 8003cb0:	2300      	movs	r3, #0
 8003cb2:	807b      	strh	r3, [r7, #2]
	vsp = top + offset; // vertical start position
 8003cb4:	88fa      	ldrh	r2, [r7, #6]
 8003cb6:	887b      	ldrh	r3, [r7, #2]
 8003cb8:	4413      	add	r3, r2
 8003cba:	b29b      	uxth	r3, r3
 8003cbc:	82bb      	strh	r3, [r7, #20]
    if (offset < 0)
 8003cbe:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8003cc2:	2b00      	cmp	r3, #0
 8003cc4:	da04      	bge.n	8003cd0 <vertScroll+0x98>
        vsp += scrollines;          //keep in unsigned range
 8003cc6:	8aba      	ldrh	r2, [r7, #20]
 8003cc8:	88bb      	ldrh	r3, [r7, #4]
 8003cca:	4413      	add	r3, r2
 8003ccc:	b29b      	uxth	r3, r3
 8003cce:	82bb      	strh	r3, [r7, #20]
    sea = top + scrollines - 1;
 8003cd0:	88fa      	ldrh	r2, [r7, #6]
 8003cd2:	88bb      	ldrh	r3, [r7, #4]
 8003cd4:	4413      	add	r3, r2
 8003cd6:	b29b      	uxth	r3, r3
 8003cd8:	3b01      	subs	r3, #1
 8003cda:	b29b      	uxth	r3, r3
 8003cdc:	827b      	strh	r3, [r7, #18]
    if (_lcd_capable & MIPI_DCS_REV1) {
 8003cde:	4b66      	ldr	r3, [pc, #408]	; (8003e78 <vertScroll+0x240>)
 8003ce0:	881b      	ldrh	r3, [r3, #0]
 8003ce2:	f003 0301 	and.w	r3, r3, #1
 8003ce6:	2b00      	cmp	r3, #0
 8003ce8:	d071      	beq.n	8003dce <vertScroll+0x196>
        uint8_t d[6];           // for multi-byte parameters
        d[0] = top >> 8;        //TFA
 8003cea:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8003cee:	121b      	asrs	r3, r3, #8
 8003cf0:	b21b      	sxth	r3, r3
 8003cf2:	b2db      	uxtb	r3, r3
 8003cf4:	733b      	strb	r3, [r7, #12]
        d[1] = top;
 8003cf6:	88fb      	ldrh	r3, [r7, #6]
 8003cf8:	b2db      	uxtb	r3, r3
 8003cfa:	737b      	strb	r3, [r7, #13]
        d[2] = scrollines >> 8; //VSA
 8003cfc:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8003d00:	121b      	asrs	r3, r3, #8
 8003d02:	b21b      	sxth	r3, r3
 8003d04:	b2db      	uxtb	r3, r3
 8003d06:	73bb      	strb	r3, [r7, #14]
        d[3] = scrollines;
 8003d08:	88bb      	ldrh	r3, [r7, #4]
 8003d0a:	b2db      	uxtb	r3, r3
 8003d0c:	73fb      	strb	r3, [r7, #15]
        d[4] = bfa >> 8;        //BFA
 8003d0e:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 8003d12:	121b      	asrs	r3, r3, #8
 8003d14:	b21b      	sxth	r3, r3
 8003d16:	b2db      	uxtb	r3, r3
 8003d18:	743b      	strb	r3, [r7, #16]
        d[5] = bfa;
 8003d1a:	8afb      	ldrh	r3, [r7, #22]
 8003d1c:	b2db      	uxtb	r3, r3
 8003d1e:	747b      	strb	r3, [r7, #17]
        WriteCmdParamN(is8347 ? 0x0E : 0x33, 6, d);
 8003d20:	4b56      	ldr	r3, [pc, #344]	; (8003e7c <vertScroll+0x244>)
 8003d22:	781b      	ldrb	r3, [r3, #0]
 8003d24:	2b00      	cmp	r3, #0
 8003d26:	d001      	beq.n	8003d2c <vertScroll+0xf4>
 8003d28:	230e      	movs	r3, #14
 8003d2a:	e000      	b.n	8003d2e <vertScroll+0xf6>
 8003d2c:	2333      	movs	r3, #51	; 0x33
 8003d2e:	f107 020c 	add.w	r2, r7, #12
 8003d32:	2106      	movs	r1, #6
 8003d34:	4618      	mov	r0, r3
 8003d36:	f7fe fead 	bl	8002a94 <WriteCmdParamN>
//        if (offset == 0 && rotation > 1) vsp = top + scrollines;   //make non-valid
		d[0] = vsp >> 8;        //VSP
 8003d3a:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 8003d3e:	121b      	asrs	r3, r3, #8
 8003d40:	b21b      	sxth	r3, r3
 8003d42:	b2db      	uxtb	r3, r3
 8003d44:	733b      	strb	r3, [r7, #12]
        d[1] = vsp;
 8003d46:	8abb      	ldrh	r3, [r7, #20]
 8003d48:	b2db      	uxtb	r3, r3
 8003d4a:	737b      	strb	r3, [r7, #13]
        WriteCmdParamN(is8347 ? 0x14 : 0x37, 2, d);
 8003d4c:	4b4b      	ldr	r3, [pc, #300]	; (8003e7c <vertScroll+0x244>)
 8003d4e:	781b      	ldrb	r3, [r3, #0]
 8003d50:	2b00      	cmp	r3, #0
 8003d52:	d001      	beq.n	8003d58 <vertScroll+0x120>
 8003d54:	2314      	movs	r3, #20
 8003d56:	e000      	b.n	8003d5a <vertScroll+0x122>
 8003d58:	2337      	movs	r3, #55	; 0x37
 8003d5a:	f107 020c 	add.w	r2, r7, #12
 8003d5e:	2102      	movs	r1, #2
 8003d60:	4618      	mov	r0, r3
 8003d62:	f7fe fe97 	bl	8002a94 <WriteCmdParamN>
		if (is8347) {
 8003d66:	4b45      	ldr	r3, [pc, #276]	; (8003e7c <vertScroll+0x244>)
 8003d68:	781b      	ldrb	r3, [r3, #0]
 8003d6a:	2b00      	cmp	r3, #0
 8003d6c:	d01f      	beq.n	8003dae <vertScroll+0x176>
		    d[0] = (offset != 0) ? (_lcd_ID == 0x8347 ? 0x02 : 0x08) : 0;
 8003d6e:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8003d72:	2b00      	cmp	r3, #0
 8003d74:	d009      	beq.n	8003d8a <vertScroll+0x152>
 8003d76:	4b3e      	ldr	r3, [pc, #248]	; (8003e70 <vertScroll+0x238>)
 8003d78:	881b      	ldrh	r3, [r3, #0]
 8003d7a:	f248 3247 	movw	r2, #33607	; 0x8347
 8003d7e:	4293      	cmp	r3, r2
 8003d80:	d101      	bne.n	8003d86 <vertScroll+0x14e>
 8003d82:	2302      	movs	r3, #2
 8003d84:	e002      	b.n	8003d8c <vertScroll+0x154>
 8003d86:	2308      	movs	r3, #8
 8003d88:	e000      	b.n	8003d8c <vertScroll+0x154>
 8003d8a:	2300      	movs	r3, #0
 8003d8c:	733b      	strb	r3, [r7, #12]
			WriteCmdParamN(_lcd_ID == 0x8347 ? 0x18 : 0x01, 1, d);  //HX8347-D
 8003d8e:	4b38      	ldr	r3, [pc, #224]	; (8003e70 <vertScroll+0x238>)
 8003d90:	881b      	ldrh	r3, [r3, #0]
 8003d92:	f248 3247 	movw	r2, #33607	; 0x8347
 8003d96:	4293      	cmp	r3, r2
 8003d98:	d101      	bne.n	8003d9e <vertScroll+0x166>
 8003d9a:	2318      	movs	r3, #24
 8003d9c:	e000      	b.n	8003da0 <vertScroll+0x168>
 8003d9e:	2301      	movs	r3, #1
 8003da0:	f107 020c 	add.w	r2, r7, #12
 8003da4:	2101      	movs	r1, #1
 8003da6:	4618      	mov	r0, r3
 8003da8:	f7fe fe74 	bl	8002a94 <WriteCmdParamN>
 8003dac:	e05d      	b.n	8003e6a <vertScroll+0x232>
		} else if (offset == 0 && (_lcd_capable & MIPI_DCS_REV1)) {
 8003dae:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8003db2:	2b00      	cmp	r3, #0
 8003db4:	d159      	bne.n	8003e6a <vertScroll+0x232>
 8003db6:	4b30      	ldr	r3, [pc, #192]	; (8003e78 <vertScroll+0x240>)
 8003db8:	881b      	ldrh	r3, [r3, #0]
 8003dba:	f003 0301 	and.w	r3, r3, #1
 8003dbe:	2b00      	cmp	r3, #0
 8003dc0:	d053      	beq.n	8003e6a <vertScroll+0x232>
			WriteCmdParamN(0x13, 0, NULL);    //NORMAL i.e. disable scroll
 8003dc2:	2200      	movs	r2, #0
 8003dc4:	2100      	movs	r1, #0
 8003dc6:	2013      	movs	r0, #19
 8003dc8:	f7fe fe64 	bl	8002a94 <WriteCmdParamN>
 8003dcc:	e04d      	b.n	8003e6a <vertScroll+0x232>
		}
		return;
    }
    // cope with 9320 style variants:
    switch (_lcd_ID) {
 8003dce:	4b28      	ldr	r3, [pc, #160]	; (8003e70 <vertScroll+0x238>)
 8003dd0:	881b      	ldrh	r3, [r3, #0]
 8003dd2:	f24b 5209 	movw	r2, #46345	; 0xb509
 8003dd6:	4293      	cmp	r3, r2
 8003dd8:	d027      	beq.n	8003e2a <vertScroll+0x1f2>
 8003dda:	f24b 5209 	movw	r2, #46345	; 0xb509
 8003dde:	4293      	cmp	r3, r2
 8003de0:	dc34      	bgt.n	8003e4c <vertScroll+0x214>
 8003de2:	f249 3226 	movw	r2, #37670	; 0x9326
 8003de6:	4293      	cmp	r3, r2
 8003de8:	d01f      	beq.n	8003e2a <vertScroll+0x1f2>
 8003dea:	f249 3226 	movw	r2, #37670	; 0x9326
 8003dee:	4293      	cmp	r3, r2
 8003df0:	dc2c      	bgt.n	8003e4c <vertScroll+0x214>
 8003df2:	f247 7293 	movw	r2, #30611	; 0x7793
 8003df6:	4293      	cmp	r3, r2
 8003df8:	d017      	beq.n	8003e2a <vertScroll+0x1f2>
 8003dfa:	f247 7293 	movw	r2, #30611	; 0x7793
 8003dfe:	4293      	cmp	r3, r2
 8003e00:	dc24      	bgt.n	8003e4c <vertScroll+0x214>
 8003e02:	f245 4220 	movw	r2, #21536	; 0x5420
 8003e06:	4293      	cmp	r3, r2
 8003e08:	d00f      	beq.n	8003e2a <vertScroll+0x1f2>
 8003e0a:	f247 7283 	movw	r2, #30595	; 0x7783
 8003e0e:	4293      	cmp	r3, r2
 8003e10:	d11c      	bne.n	8003e4c <vertScroll+0x214>
    case 0x7783:
        WriteCmdData(0x61, _lcd_rev);   //!NDL, !VLE, REV
 8003e12:	4b1b      	ldr	r3, [pc, #108]	; (8003e80 <vertScroll+0x248>)
 8003e14:	881b      	ldrh	r3, [r3, #0]
 8003e16:	4619      	mov	r1, r3
 8003e18:	2061      	movs	r0, #97	; 0x61
 8003e1a:	f7fe fce9 	bl	80027f0 <WriteCmdData>
        WriteCmdData(0x6A, vsp);        //VL#
 8003e1e:	8abb      	ldrh	r3, [r7, #20]
 8003e20:	4619      	mov	r1, r3
 8003e22:	206a      	movs	r0, #106	; 0x6a
 8003e24:	f7fe fce4 	bl	80027f0 <WriteCmdData>
        break;
 8003e28:	e01f      	b.n	8003e6a <vertScroll+0x232>
#endif
	case 0x5420:
    case 0x7793:
	case 0x9326:
	case 0xB509:
        WriteCmdData(0x401, (1 << 1) | _lcd_rev);       //VLE, REV
 8003e2a:	4b15      	ldr	r3, [pc, #84]	; (8003e80 <vertScroll+0x248>)
 8003e2c:	881b      	ldrh	r3, [r3, #0]
 8003e2e:	f043 0302 	orr.w	r3, r3, #2
 8003e32:	b29b      	uxth	r3, r3
 8003e34:	4619      	mov	r1, r3
 8003e36:	f240 4001 	movw	r0, #1025	; 0x401
 8003e3a:	f7fe fcd9 	bl	80027f0 <WriteCmdData>
        WriteCmdData(0x404, vsp);       //VL#
 8003e3e:	8abb      	ldrh	r3, [r7, #20]
 8003e40:	4619      	mov	r1, r3
 8003e42:	f240 4004 	movw	r0, #1028	; 0x404
 8003e46:	f7fe fcd3 	bl	80027f0 <WriteCmdData>
        break;
 8003e4a:	e00e      	b.n	8003e6a <vertScroll+0x232>
    default:
        // 0x6809, 0x9320, 0x9325, 0x9335, 0xB505 can only scroll whole screen
        WriteCmdData(0x61, (1 << 1) | _lcd_rev);        //!NDL, VLE, REV
 8003e4c:	4b0c      	ldr	r3, [pc, #48]	; (8003e80 <vertScroll+0x248>)
 8003e4e:	881b      	ldrh	r3, [r3, #0]
 8003e50:	f043 0302 	orr.w	r3, r3, #2
 8003e54:	b29b      	uxth	r3, r3
 8003e56:	4619      	mov	r1, r3
 8003e58:	2061      	movs	r0, #97	; 0x61
 8003e5a:	f7fe fcc9 	bl	80027f0 <WriteCmdData>
        WriteCmdData(0x6A, vsp);        //VL#
 8003e5e:	8abb      	ldrh	r3, [r7, #20]
 8003e60:	4619      	mov	r1, r3
 8003e62:	206a      	movs	r0, #106	; 0x6a
 8003e64:	f7fe fcc4 	bl	80027f0 <WriteCmdData>
        break;
 8003e68:	bf00      	nop
    }
}
 8003e6a:	3718      	adds	r7, #24
 8003e6c:	46bd      	mov	sp, r7
 8003e6e:	bd80      	pop	{r7, pc}
 8003e70:	20000638 	.word	0x20000638
 8003e74:	20000632 	.word	0x20000632
 8003e78:	20000636 	.word	0x20000636
 8003e7c:	2000062d 	.word	0x2000062d
 8003e80:	2000063a 	.word	0x2000063a

08003e84 <fillScreen>:
    pushColors_any(_MW, (uint8_t *)block, n, first, bigend ? 3 : 1);
}


void fillScreen(uint16_t color)
{
 8003e84:	b580      	push	{r7, lr}
 8003e86:	b084      	sub	sp, #16
 8003e88:	af02      	add	r7, sp, #8
 8003e8a:	4603      	mov	r3, r0
 8003e8c:	80fb      	strh	r3, [r7, #6]
    fillRect(0, 0, _width, _height, color);
 8003e8e:	4b08      	ldr	r3, [pc, #32]	; (8003eb0 <fillScreen+0x2c>)
 8003e90:	881b      	ldrh	r3, [r3, #0]
 8003e92:	b21a      	sxth	r2, r3
 8003e94:	4b07      	ldr	r3, [pc, #28]	; (8003eb4 <fillScreen+0x30>)
 8003e96:	881b      	ldrh	r3, [r3, #0]
 8003e98:	b219      	sxth	r1, r3
 8003e9a:	88fb      	ldrh	r3, [r7, #6]
 8003e9c:	9300      	str	r3, [sp, #0]
 8003e9e:	460b      	mov	r3, r1
 8003ea0:	2100      	movs	r1, #0
 8003ea2:	2000      	movs	r0, #0
 8003ea4:	f000 f8c4 	bl	8004030 <fillRect>
}
 8003ea8:	bf00      	nop
 8003eaa:	3708      	adds	r7, #8
 8003eac:	46bd      	mov	sp, r7
 8003eae:	bd80      	pop	{r7, pc}
 8003eb0:	20000010 	.word	0x20000010
 8003eb4:	20000012 	.word	0x20000012

08003eb8 <invertDisplay>:

void invertDisplay(uint8_t i)
{
 8003eb8:	b580      	push	{r7, lr}
 8003eba:	b084      	sub	sp, #16
 8003ebc:	af00      	add	r7, sp, #0
 8003ebe:	4603      	mov	r3, r0
 8003ec0:	71fb      	strb	r3, [r7, #7]
    uint8_t val;
    _lcd_rev = ((_lcd_capable & REV_SCREEN) != 0) ^ i;
 8003ec2:	4b4c      	ldr	r3, [pc, #304]	; (8003ff4 <invertDisplay+0x13c>)
 8003ec4:	881b      	ldrh	r3, [r3, #0]
 8003ec6:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003eca:	2b00      	cmp	r3, #0
 8003ecc:	bf14      	ite	ne
 8003ece:	2301      	movne	r3, #1
 8003ed0:	2300      	moveq	r3, #0
 8003ed2:	b2db      	uxtb	r3, r3
 8003ed4:	b21a      	sxth	r2, r3
 8003ed6:	79fb      	ldrb	r3, [r7, #7]
 8003ed8:	b21b      	sxth	r3, r3
 8003eda:	4053      	eors	r3, r2
 8003edc:	b21b      	sxth	r3, r3
 8003ede:	b29a      	uxth	r2, r3
 8003ee0:	4b45      	ldr	r3, [pc, #276]	; (8003ff8 <invertDisplay+0x140>)
 8003ee2:	801a      	strh	r2, [r3, #0]
    if (_lcd_capable & MIPI_DCS_REV1) {
 8003ee4:	4b43      	ldr	r3, [pc, #268]	; (8003ff4 <invertDisplay+0x13c>)
 8003ee6:	881b      	ldrh	r3, [r3, #0]
 8003ee8:	f003 0301 	and.w	r3, r3, #1
 8003eec:	2b00      	cmp	r3, #0
 8003eee:	d035      	beq.n	8003f5c <invertDisplay+0xa4>
        if (is8347) {
 8003ef0:	4b42      	ldr	r3, [pc, #264]	; (8003ffc <invertDisplay+0x144>)
 8003ef2:	781b      	ldrb	r3, [r3, #0]
 8003ef4:	2b00      	cmp	r3, #0
 8003ef6:	d024      	beq.n	8003f42 <invertDisplay+0x8a>
            // HX8347D: 0x36 Panel Characteristic. REV_Panel
            // HX8347A: 0x36 is Display Control 10
            if (_lcd_ID == 0x8347 || _lcd_ID == 0x5252) // HX8347-A, HX5352-A
 8003ef8:	4b41      	ldr	r3, [pc, #260]	; (8004000 <invertDisplay+0x148>)
 8003efa:	881b      	ldrh	r3, [r3, #0]
 8003efc:	f248 3247 	movw	r2, #33607	; 0x8347
 8003f00:	4293      	cmp	r3, r2
 8003f02:	d005      	beq.n	8003f10 <invertDisplay+0x58>
 8003f04:	4b3e      	ldr	r3, [pc, #248]	; (8004000 <invertDisplay+0x148>)
 8003f06:	881b      	ldrh	r3, [r3, #0]
 8003f08:	f245 2252 	movw	r2, #21074	; 0x5252
 8003f0c:	4293      	cmp	r3, r2
 8003f0e:	d108      	bne.n	8003f22 <invertDisplay+0x6a>
			    val = _lcd_rev ? 6 : 2;       //INVON id bit#2,  NORON=bit#1
 8003f10:	4b39      	ldr	r3, [pc, #228]	; (8003ff8 <invertDisplay+0x140>)
 8003f12:	881b      	ldrh	r3, [r3, #0]
 8003f14:	2b00      	cmp	r3, #0
 8003f16:	d001      	beq.n	8003f1c <invertDisplay+0x64>
 8003f18:	2306      	movs	r3, #6
 8003f1a:	e000      	b.n	8003f1e <invertDisplay+0x66>
 8003f1c:	2302      	movs	r3, #2
 8003f1e:	73fb      	strb	r3, [r7, #15]
 8003f20:	e007      	b.n	8003f32 <invertDisplay+0x7a>
            else val = _lcd_rev ? 8 : 10;     //HX8347-D, G, I: SCROLLON=bit3, INVON=bit1
 8003f22:	4b35      	ldr	r3, [pc, #212]	; (8003ff8 <invertDisplay+0x140>)
 8003f24:	881b      	ldrh	r3, [r3, #0]
 8003f26:	2b00      	cmp	r3, #0
 8003f28:	d001      	beq.n	8003f2e <invertDisplay+0x76>
 8003f2a:	2308      	movs	r3, #8
 8003f2c:	e000      	b.n	8003f30 <invertDisplay+0x78>
 8003f2e:	230a      	movs	r3, #10
 8003f30:	73fb      	strb	r3, [r7, #15]
            // HX8347: 0x01 Display Mode has diff bit mapping for A, D
            WriteCmdParamN(0x01, 1, &val);
 8003f32:	f107 030f 	add.w	r3, r7, #15
 8003f36:	461a      	mov	r2, r3
 8003f38:	2101      	movs	r1, #1
 8003f3a:	2001      	movs	r0, #1
 8003f3c:	f7fe fdaa 	bl	8002a94 <WriteCmdParamN>
        } else
            WriteCmdParamN(_lcd_rev ? 0x21 : 0x20, 0, NULL);
        return;
 8003f40:	e055      	b.n	8003fee <invertDisplay+0x136>
            WriteCmdParamN(_lcd_rev ? 0x21 : 0x20, 0, NULL);
 8003f42:	4b2d      	ldr	r3, [pc, #180]	; (8003ff8 <invertDisplay+0x140>)
 8003f44:	881b      	ldrh	r3, [r3, #0]
 8003f46:	2b00      	cmp	r3, #0
 8003f48:	d001      	beq.n	8003f4e <invertDisplay+0x96>
 8003f4a:	2321      	movs	r3, #33	; 0x21
 8003f4c:	e000      	b.n	8003f50 <invertDisplay+0x98>
 8003f4e:	2320      	movs	r3, #32
 8003f50:	2200      	movs	r2, #0
 8003f52:	2100      	movs	r1, #0
 8003f54:	4618      	mov	r0, r3
 8003f56:	f7fe fd9d 	bl	8002a94 <WriteCmdParamN>
 8003f5a:	e048      	b.n	8003fee <invertDisplay+0x136>
    }
    // cope with 9320 style variants:
    switch (_lcd_ID) {
 8003f5c:	4b28      	ldr	r3, [pc, #160]	; (8004000 <invertDisplay+0x148>)
 8003f5e:	881b      	ldrh	r3, [r3, #0]
 8003f60:	f24b 5209 	movw	r2, #46345	; 0xb509
 8003f64:	4293      	cmp	r3, r2
 8003f66:	d030      	beq.n	8003fca <invertDisplay+0x112>
 8003f68:	f24b 5209 	movw	r2, #46345	; 0xb509
 8003f6c:	4293      	cmp	r3, r2
 8003f6e:	dc37      	bgt.n	8003fe0 <invertDisplay+0x128>
 8003f70:	f249 3226 	movw	r2, #37670	; 0x9326
 8003f74:	4293      	cmp	r3, r2
 8003f76:	d028      	beq.n	8003fca <invertDisplay+0x112>
 8003f78:	f249 3226 	movw	r2, #37670	; 0x9326
 8003f7c:	4293      	cmp	r3, r2
 8003f7e:	dc2f      	bgt.n	8003fe0 <invertDisplay+0x128>
 8003f80:	f249 2225 	movw	r2, #37413	; 0x9225
 8003f84:	4293      	cmp	r3, r2
 8003f86:	d013      	beq.n	8003fb0 <invertDisplay+0xf8>
 8003f88:	f249 2225 	movw	r2, #37413	; 0x9225
 8003f8c:	4293      	cmp	r3, r2
 8003f8e:	dc27      	bgt.n	8003fe0 <invertDisplay+0x128>
 8003f90:	f247 7293 	movw	r2, #30611	; 0x7793
 8003f94:	4293      	cmp	r3, r2
 8003f96:	d018      	beq.n	8003fca <invertDisplay+0x112>
 8003f98:	f247 7293 	movw	r2, #30611	; 0x7793
 8003f9c:	4293      	cmp	r3, r2
 8003f9e:	dc1f      	bgt.n	8003fe0 <invertDisplay+0x128>
 8003fa0:	f5b3 7faa 	cmp.w	r3, #340	; 0x154
 8003fa4:	d004      	beq.n	8003fb0 <invertDisplay+0xf8>
 8003fa6:	f245 4220 	movw	r2, #21536	; 0x5420
 8003faa:	4293      	cmp	r3, r2
 8003fac:	d00d      	beq.n	8003fca <invertDisplay+0x112>
 8003fae:	e017      	b.n	8003fe0 <invertDisplay+0x128>
#ifdef SUPPORT_0139
    case 0x0139:
#endif
    case 0x9225:                                        //REV is in reg(0x07) like Samsung
    case 0x0154:
        WriteCmdData(0x07, 0x13 | (_lcd_rev << 2));     //.kbv kludge
 8003fb0:	4b11      	ldr	r3, [pc, #68]	; (8003ff8 <invertDisplay+0x140>)
 8003fb2:	881b      	ldrh	r3, [r3, #0]
 8003fb4:	009b      	lsls	r3, r3, #2
 8003fb6:	b21b      	sxth	r3, r3
 8003fb8:	f043 0313 	orr.w	r3, r3, #19
 8003fbc:	b21b      	sxth	r3, r3
 8003fbe:	b29b      	uxth	r3, r3
 8003fc0:	4619      	mov	r1, r3
 8003fc2:	2007      	movs	r0, #7
 8003fc4:	f7fe fc14 	bl	80027f0 <WriteCmdData>
        break;
 8003fc8:	e011      	b.n	8003fee <invertDisplay+0x136>
#endif
	case 0x5420:
    case 0x7793:
    case 0x9326:
	case 0xB509:
        WriteCmdData(0x401, (1 << 1) | _lcd_rev);       //.kbv kludge VLE
 8003fca:	4b0b      	ldr	r3, [pc, #44]	; (8003ff8 <invertDisplay+0x140>)
 8003fcc:	881b      	ldrh	r3, [r3, #0]
 8003fce:	f043 0302 	orr.w	r3, r3, #2
 8003fd2:	b29b      	uxth	r3, r3
 8003fd4:	4619      	mov	r1, r3
 8003fd6:	f240 4001 	movw	r0, #1025	; 0x401
 8003fda:	f7fe fc09 	bl	80027f0 <WriteCmdData>
        break;
 8003fde:	e006      	b.n	8003fee <invertDisplay+0x136>
    default:
        WriteCmdData(0x61, _lcd_rev);
 8003fe0:	4b05      	ldr	r3, [pc, #20]	; (8003ff8 <invertDisplay+0x140>)
 8003fe2:	881b      	ldrh	r3, [r3, #0]
 8003fe4:	4619      	mov	r1, r3
 8003fe6:	2061      	movs	r0, #97	; 0x61
 8003fe8:	f7fe fc02 	bl	80027f0 <WriteCmdData>
        break;
 8003fec:	bf00      	nop
    }
}
 8003fee:	3710      	adds	r7, #16
 8003ff0:	46bd      	mov	sp, r7
 8003ff2:	bd80      	pop	{r7, pc}
 8003ff4:	20000636 	.word	0x20000636
 8003ff8:	2000063a 	.word	0x2000063a
 8003ffc:	2000062d 	.word	0x2000062d
 8004000:	20000638 	.word	0x20000638

08004004 <writePixel>:
{
	fillRect(x, y, w, 1, color);
}

void writePixel(int16_t x, int16_t y, uint16_t color)
{
 8004004:	b580      	push	{r7, lr}
 8004006:	b082      	sub	sp, #8
 8004008:	af00      	add	r7, sp, #0
 800400a:	4603      	mov	r3, r0
 800400c:	80fb      	strh	r3, [r7, #6]
 800400e:	460b      	mov	r3, r1
 8004010:	80bb      	strh	r3, [r7, #4]
 8004012:	4613      	mov	r3, r2
 8004014:	807b      	strh	r3, [r7, #2]
    drawPixel(x, y, color);
 8004016:	887a      	ldrh	r2, [r7, #2]
 8004018:	f9b7 1004 	ldrsh.w	r1, [r7, #4]
 800401c:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8004020:	4618      	mov	r0, r3
 8004022:	f7ff fc57 	bl	80038d4 <drawPixel>
}
 8004026:	bf00      	nop
 8004028:	3708      	adds	r7, #8
 800402a:	46bd      	mov	sp, r7
 800402c:	bd80      	pop	{r7, pc}
	...

08004030 <fillRect>:
    drawFastVLine(x, y, h, color);
    drawFastVLine(x+w-1, y, h, color);
}

void fillRect(int16_t x, int16_t y, int16_t w, int16_t h, uint16_t color)
{
 8004030:	b590      	push	{r4, r7, lr}
 8004032:	b085      	sub	sp, #20
 8004034:	af00      	add	r7, sp, #0
 8004036:	4604      	mov	r4, r0
 8004038:	4608      	mov	r0, r1
 800403a:	4611      	mov	r1, r2
 800403c:	461a      	mov	r2, r3
 800403e:	4623      	mov	r3, r4
 8004040:	80fb      	strh	r3, [r7, #6]
 8004042:	4603      	mov	r3, r0
 8004044:	80bb      	strh	r3, [r7, #4]
 8004046:	460b      	mov	r3, r1
 8004048:	807b      	strh	r3, [r7, #2]
 800404a:	4613      	mov	r3, r2
 800404c:	803b      	strh	r3, [r7, #0]
    int16_t end;
#if defined(SUPPORT_9488_555)
    if (is555) color = color565_to_555(color);
 800404e:	4b8f      	ldr	r3, [pc, #572]	; (800428c <fillRect+0x25c>)
 8004050:	781b      	ldrb	r3, [r3, #0]
 8004052:	2b00      	cmp	r3, #0
 8004054:	d005      	beq.n	8004062 <fillRect+0x32>
 8004056:	8c3b      	ldrh	r3, [r7, #32]
 8004058:	4618      	mov	r0, r3
 800405a:	f7fe fb79 	bl	8002750 <color565_to_555>
 800405e:	4603      	mov	r3, r0
 8004060:	843b      	strh	r3, [r7, #32]
#endif
    if (w < 0) {
 8004062:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8004066:	2b00      	cmp	r3, #0
 8004068:	da08      	bge.n	800407c <fillRect+0x4c>
        w = -w;
 800406a:	887b      	ldrh	r3, [r7, #2]
 800406c:	425b      	negs	r3, r3
 800406e:	b29b      	uxth	r3, r3
 8004070:	807b      	strh	r3, [r7, #2]
        x -= w;
 8004072:	88fa      	ldrh	r2, [r7, #6]
 8004074:	887b      	ldrh	r3, [r7, #2]
 8004076:	1ad3      	subs	r3, r2, r3
 8004078:	b29b      	uxth	r3, r3
 800407a:	80fb      	strh	r3, [r7, #6]
    }                           //+ve w
    end = x + w;
 800407c:	88fa      	ldrh	r2, [r7, #6]
 800407e:	887b      	ldrh	r3, [r7, #2]
 8004080:	4413      	add	r3, r2
 8004082:	b29b      	uxth	r3, r3
 8004084:	81fb      	strh	r3, [r7, #14]
    if (x < 0)
 8004086:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800408a:	2b00      	cmp	r3, #0
 800408c:	da01      	bge.n	8004092 <fillRect+0x62>
        x = 0;
 800408e:	2300      	movs	r3, #0
 8004090:	80fb      	strh	r3, [r7, #6]
    if (end > width())
 8004092:	f9b7 400e 	ldrsh.w	r4, [r7, #14]
 8004096:	f7fe fb43 	bl	8002720 <width>
 800409a:	4603      	mov	r3, r0
 800409c:	429c      	cmp	r4, r3
 800409e:	dd03      	ble.n	80040a8 <fillRect+0x78>
        end = width();
 80040a0:	f7fe fb3e 	bl	8002720 <width>
 80040a4:	4603      	mov	r3, r0
 80040a6:	81fb      	strh	r3, [r7, #14]
    w = end - x;
 80040a8:	89fa      	ldrh	r2, [r7, #14]
 80040aa:	88fb      	ldrh	r3, [r7, #6]
 80040ac:	1ad3      	subs	r3, r2, r3
 80040ae:	b29b      	uxth	r3, r3
 80040b0:	807b      	strh	r3, [r7, #2]
    if (h < 0) {
 80040b2:	f9b7 3000 	ldrsh.w	r3, [r7]
 80040b6:	2b00      	cmp	r3, #0
 80040b8:	da08      	bge.n	80040cc <fillRect+0x9c>
        h = -h;
 80040ba:	883b      	ldrh	r3, [r7, #0]
 80040bc:	425b      	negs	r3, r3
 80040be:	b29b      	uxth	r3, r3
 80040c0:	803b      	strh	r3, [r7, #0]
        y -= h;
 80040c2:	88ba      	ldrh	r2, [r7, #4]
 80040c4:	883b      	ldrh	r3, [r7, #0]
 80040c6:	1ad3      	subs	r3, r2, r3
 80040c8:	b29b      	uxth	r3, r3
 80040ca:	80bb      	strh	r3, [r7, #4]
    }                           //+ve h
    end = y + h;
 80040cc:	88ba      	ldrh	r2, [r7, #4]
 80040ce:	883b      	ldrh	r3, [r7, #0]
 80040d0:	4413      	add	r3, r2
 80040d2:	b29b      	uxth	r3, r3
 80040d4:	81fb      	strh	r3, [r7, #14]
    if (y < 0)
 80040d6:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 80040da:	2b00      	cmp	r3, #0
 80040dc:	da01      	bge.n	80040e2 <fillRect+0xb2>
        y = 0;
 80040de:	2300      	movs	r3, #0
 80040e0:	80bb      	strh	r3, [r7, #4]
    if (end > height())
 80040e2:	f9b7 400e 	ldrsh.w	r4, [r7, #14]
 80040e6:	f7fe fb27 	bl	8002738 <height>
 80040ea:	4603      	mov	r3, r0
 80040ec:	429c      	cmp	r4, r3
 80040ee:	dd03      	ble.n	80040f8 <fillRect+0xc8>
        end = height();
 80040f0:	f7fe fb22 	bl	8002738 <height>
 80040f4:	4603      	mov	r3, r0
 80040f6:	81fb      	strh	r3, [r7, #14]
    h = end - y;
 80040f8:	89fa      	ldrh	r2, [r7, #14]
 80040fa:	88bb      	ldrh	r3, [r7, #4]
 80040fc:	1ad3      	subs	r3, r2, r3
 80040fe:	b29b      	uxth	r3, r3
 8004100:	803b      	strh	r3, [r7, #0]
    setAddrWindow(x, y, x + w - 1, y + h - 1);
 8004102:	88fa      	ldrh	r2, [r7, #6]
 8004104:	887b      	ldrh	r3, [r7, #2]
 8004106:	4413      	add	r3, r2
 8004108:	b29b      	uxth	r3, r3
 800410a:	3b01      	subs	r3, #1
 800410c:	b29b      	uxth	r3, r3
 800410e:	b21c      	sxth	r4, r3
 8004110:	88ba      	ldrh	r2, [r7, #4]
 8004112:	883b      	ldrh	r3, [r7, #0]
 8004114:	4413      	add	r3, r2
 8004116:	b29b      	uxth	r3, r3
 8004118:	3b01      	subs	r3, #1
 800411a:	b29b      	uxth	r3, r3
 800411c:	b21b      	sxth	r3, r3
 800411e:	f9b7 1004 	ldrsh.w	r1, [r7, #4]
 8004122:	f9b7 0006 	ldrsh.w	r0, [r7, #6]
 8004126:	4622      	mov	r2, r4
 8004128:	f7ff fc62 	bl	80039f0 <setAddrWindow>
    CS_ACTIVE;
 800412c:	2140      	movs	r1, #64	; 0x40
 800412e:	4858      	ldr	r0, [pc, #352]	; (8004290 <fillRect+0x260>)
 8004130:	f7fe faa8 	bl	8002684 <PIN_LOW>
    WriteCmd(_MW);
 8004134:	2180      	movs	r1, #128	; 0x80
 8004136:	4856      	ldr	r0, [pc, #344]	; (8004290 <fillRect+0x260>)
 8004138:	f7fe faa4 	bl	8002684 <PIN_LOW>
 800413c:	4b55      	ldr	r3, [pc, #340]	; (8004294 <fillRect+0x264>)
 800413e:	881b      	ldrh	r3, [r3, #0]
 8004140:	0a1b      	lsrs	r3, r3, #8
 8004142:	b29b      	uxth	r3, r3
 8004144:	737b      	strb	r3, [r7, #13]
 8004146:	4b53      	ldr	r3, [pc, #332]	; (8004294 <fillRect+0x264>)
 8004148:	881b      	ldrh	r3, [r3, #0]
 800414a:	733b      	strb	r3, [r7, #12]
 800414c:	7b7b      	ldrb	r3, [r7, #13]
 800414e:	4618      	mov	r0, r3
 8004150:	f7fe fa88 	bl	8002664 <write_8>
 8004154:	f44f 7180 	mov.w	r1, #256	; 0x100
 8004158:	484d      	ldr	r0, [pc, #308]	; (8004290 <fillRect+0x260>)
 800415a:	f7fe fa93 	bl	8002684 <PIN_LOW>
 800415e:	f44f 7180 	mov.w	r1, #256	; 0x100
 8004162:	484b      	ldr	r0, [pc, #300]	; (8004290 <fillRect+0x260>)
 8004164:	f7fe fa9e 	bl	80026a4 <PIN_HIGH>
 8004168:	f44f 7180 	mov.w	r1, #256	; 0x100
 800416c:	4848      	ldr	r0, [pc, #288]	; (8004290 <fillRect+0x260>)
 800416e:	f7fe fa99 	bl	80026a4 <PIN_HIGH>
 8004172:	7b3b      	ldrb	r3, [r7, #12]
 8004174:	4618      	mov	r0, r3
 8004176:	f7fe fa75 	bl	8002664 <write_8>
 800417a:	f44f 7180 	mov.w	r1, #256	; 0x100
 800417e:	4844      	ldr	r0, [pc, #272]	; (8004290 <fillRect+0x260>)
 8004180:	f7fe fa80 	bl	8002684 <PIN_LOW>
 8004184:	f44f 7180 	mov.w	r1, #256	; 0x100
 8004188:	4841      	ldr	r0, [pc, #260]	; (8004290 <fillRect+0x260>)
 800418a:	f7fe fa8b 	bl	80026a4 <PIN_HIGH>
 800418e:	f44f 7180 	mov.w	r1, #256	; 0x100
 8004192:	483f      	ldr	r0, [pc, #252]	; (8004290 <fillRect+0x260>)
 8004194:	f7fe fa86 	bl	80026a4 <PIN_HIGH>
 8004198:	2180      	movs	r1, #128	; 0x80
 800419a:	483d      	ldr	r0, [pc, #244]	; (8004290 <fillRect+0x260>)
 800419c:	f7fe fa82 	bl	80026a4 <PIN_HIGH>
    if (h > w) {
 80041a0:	f9b7 2000 	ldrsh.w	r2, [r7]
 80041a4:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 80041a8:	429a      	cmp	r2, r3
 80041aa:	dd05      	ble.n	80041b8 <fillRect+0x188>
        end = h;
 80041ac:	883b      	ldrh	r3, [r7, #0]
 80041ae:	81fb      	strh	r3, [r7, #14]
        h = w;
 80041b0:	887b      	ldrh	r3, [r7, #2]
 80041b2:	803b      	strh	r3, [r7, #0]
        w = end;
 80041b4:	89fb      	ldrh	r3, [r7, #14]
 80041b6:	807b      	strh	r3, [r7, #2]
    }
    uint8_t hi = color >> 8, lo = color & 0xFF;
 80041b8:	8c3b      	ldrh	r3, [r7, #32]
 80041ba:	0a1b      	lsrs	r3, r3, #8
 80041bc:	b29b      	uxth	r3, r3
 80041be:	72fb      	strb	r3, [r7, #11]
 80041c0:	8c3b      	ldrh	r3, [r7, #32]
 80041c2:	72bb      	strb	r3, [r7, #10]
    while (h-- > 0) {
 80041c4:	e02f      	b.n	8004226 <fillRect+0x1f6>
        end = w;
 80041c6:	887b      	ldrh	r3, [r7, #2]
 80041c8:	81fb      	strh	r3, [r7, #14]
//                 write8(b);
//             } while (--end != 0);
//        } else
//#endif
        do {
            write8(hi);
 80041ca:	7afb      	ldrb	r3, [r7, #11]
 80041cc:	4618      	mov	r0, r3
 80041ce:	f7fe fa49 	bl	8002664 <write_8>
 80041d2:	f44f 7180 	mov.w	r1, #256	; 0x100
 80041d6:	482e      	ldr	r0, [pc, #184]	; (8004290 <fillRect+0x260>)
 80041d8:	f7fe fa54 	bl	8002684 <PIN_LOW>
 80041dc:	f44f 7180 	mov.w	r1, #256	; 0x100
 80041e0:	482b      	ldr	r0, [pc, #172]	; (8004290 <fillRect+0x260>)
 80041e2:	f7fe fa5f 	bl	80026a4 <PIN_HIGH>
 80041e6:	f44f 7180 	mov.w	r1, #256	; 0x100
 80041ea:	4829      	ldr	r0, [pc, #164]	; (8004290 <fillRect+0x260>)
 80041ec:	f7fe fa5a 	bl	80026a4 <PIN_HIGH>
            write8(lo);
 80041f0:	7abb      	ldrb	r3, [r7, #10]
 80041f2:	4618      	mov	r0, r3
 80041f4:	f7fe fa36 	bl	8002664 <write_8>
 80041f8:	f44f 7180 	mov.w	r1, #256	; 0x100
 80041fc:	4824      	ldr	r0, [pc, #144]	; (8004290 <fillRect+0x260>)
 80041fe:	f7fe fa41 	bl	8002684 <PIN_LOW>
 8004202:	f44f 7180 	mov.w	r1, #256	; 0x100
 8004206:	4822      	ldr	r0, [pc, #136]	; (8004290 <fillRect+0x260>)
 8004208:	f7fe fa4c 	bl	80026a4 <PIN_HIGH>
 800420c:	f44f 7180 	mov.w	r1, #256	; 0x100
 8004210:	481f      	ldr	r0, [pc, #124]	; (8004290 <fillRect+0x260>)
 8004212:	f7fe fa47 	bl	80026a4 <PIN_HIGH>
        } while (--end != 0);
 8004216:	89fb      	ldrh	r3, [r7, #14]
 8004218:	3b01      	subs	r3, #1
 800421a:	b29b      	uxth	r3, r3
 800421c:	81fb      	strh	r3, [r7, #14]
 800421e:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8004222:	2b00      	cmp	r3, #0
 8004224:	d1d1      	bne.n	80041ca <fillRect+0x19a>
    while (h-- > 0) {
 8004226:	f9b7 3000 	ldrsh.w	r3, [r7]
 800422a:	b29a      	uxth	r2, r3
 800422c:	3a01      	subs	r2, #1
 800422e:	b292      	uxth	r2, r2
 8004230:	803a      	strh	r2, [r7, #0]
 8004232:	2b00      	cmp	r3, #0
 8004234:	dcc7      	bgt.n	80041c6 <fillRect+0x196>
#endif
    }
    CS_IDLE;
 8004236:	2140      	movs	r1, #64	; 0x40
 8004238:	4815      	ldr	r0, [pc, #84]	; (8004290 <fillRect+0x260>)
 800423a:	f7fe fa33 	bl	80026a4 <PIN_HIGH>
    if (!(_lcd_capable & MIPI_DCS_REV1) || ((_lcd_ID == 0x1526) && (rotation & 1)))
 800423e:	4b16      	ldr	r3, [pc, #88]	; (8004298 <fillRect+0x268>)
 8004240:	881b      	ldrh	r3, [r3, #0]
 8004242:	f003 0301 	and.w	r3, r3, #1
 8004246:	2b00      	cmp	r3, #0
 8004248:	d00b      	beq.n	8004262 <fillRect+0x232>
 800424a:	4b14      	ldr	r3, [pc, #80]	; (800429c <fillRect+0x26c>)
 800424c:	881b      	ldrh	r3, [r3, #0]
 800424e:	f241 5226 	movw	r2, #5414	; 0x1526
 8004252:	4293      	cmp	r3, r2
 8004254:	d116      	bne.n	8004284 <fillRect+0x254>
 8004256:	4b12      	ldr	r3, [pc, #72]	; (80042a0 <fillRect+0x270>)
 8004258:	781b      	ldrb	r3, [r3, #0]
 800425a:	f003 0301 	and.w	r3, r3, #1
 800425e:	2b00      	cmp	r3, #0
 8004260:	d010      	beq.n	8004284 <fillRect+0x254>
        setAddrWindow(0, 0, width() - 1, height() - 1);
 8004262:	f7fe fa5d 	bl	8002720 <width>
 8004266:	4603      	mov	r3, r0
 8004268:	3b01      	subs	r3, #1
 800426a:	b29b      	uxth	r3, r3
 800426c:	b21c      	sxth	r4, r3
 800426e:	f7fe fa63 	bl	8002738 <height>
 8004272:	4603      	mov	r3, r0
 8004274:	3b01      	subs	r3, #1
 8004276:	b29b      	uxth	r3, r3
 8004278:	b21b      	sxth	r3, r3
 800427a:	4622      	mov	r2, r4
 800427c:	2100      	movs	r1, #0
 800427e:	2000      	movs	r0, #0
 8004280:	f7ff fbb6 	bl	80039f0 <setAddrWindow>
}
 8004284:	bf00      	nop
 8004286:	3714      	adds	r7, #20
 8004288:	46bd      	mov	sp, r7
 800428a:	bd90      	pop	{r4, r7, pc}
 800428c:	2000062e 	.word	0x2000062e
 8004290:	40020400 	.word	0x40020400
 8004294:	20000642 	.word	0x20000642
 8004298:	20000636 	.word	0x20000636
 800429c:	20000638 	.word	0x20000638
 80042a0:	20000632 	.word	0x20000632

080042a4 <drawChar>:
}



void drawChar(int16_t x, int16_t y, unsigned char c, uint16_t color, uint16_t bg, uint8_t size)
{
 80042a4:	b590      	push	{r4, r7, lr}
 80042a6:	b08b      	sub	sp, #44	; 0x2c
 80042a8:	af02      	add	r7, sp, #8
 80042aa:	4604      	mov	r4, r0
 80042ac:	4608      	mov	r0, r1
 80042ae:	4611      	mov	r1, r2
 80042b0:	461a      	mov	r2, r3
 80042b2:	4623      	mov	r3, r4
 80042b4:	80fb      	strh	r3, [r7, #6]
 80042b6:	4603      	mov	r3, r0
 80042b8:	80bb      	strh	r3, [r7, #4]
 80042ba:	460b      	mov	r3, r1
 80042bc:	70fb      	strb	r3, [r7, #3]
 80042be:	4613      	mov	r3, r2
 80042c0:	803b      	strh	r3, [r7, #0]

        // Character is assumed previously filtered by write() to eliminate
        // newlines, returns, non-printable characters, etc.  Calling
        // drawChar() directly with 'bad' characters of font may cause mayhem!

        c -= (uint8_t)pgm_read_byte(&gfxFont->first);
 80042c2:	4b57      	ldr	r3, [pc, #348]	; (8004420 <drawChar+0x17c>)
 80042c4:	681b      	ldr	r3, [r3, #0]
 80042c6:	3308      	adds	r3, #8
 80042c8:	781b      	ldrb	r3, [r3, #0]
 80042ca:	78fa      	ldrb	r2, [r7, #3]
 80042cc:	1ad3      	subs	r3, r2, r3
 80042ce:	70fb      	strb	r3, [r7, #3]
        GFXglyph *glyph  = &(((GFXglyph *)pgm_read_pointer(&gfxFont->glyph))[c]);
 80042d0:	78fb      	ldrb	r3, [r7, #3]
 80042d2:	00db      	lsls	r3, r3, #3
 80042d4:	4a52      	ldr	r2, [pc, #328]	; (8004420 <drawChar+0x17c>)
 80042d6:	6812      	ldr	r2, [r2, #0]
 80042d8:	3204      	adds	r2, #4
 80042da:	8812      	ldrh	r2, [r2, #0]
 80042dc:	4413      	add	r3, r2
 80042de:	613b      	str	r3, [r7, #16]
        uint8_t  *bitmap = (uint8_t *)pgm_read_pointer(&gfxFont->bitmap);
 80042e0:	4b4f      	ldr	r3, [pc, #316]	; (8004420 <drawChar+0x17c>)
 80042e2:	681b      	ldr	r3, [r3, #0]
 80042e4:	881b      	ldrh	r3, [r3, #0]
 80042e6:	60fb      	str	r3, [r7, #12]

        uint16_t bo = pgm_read_word(&glyph->bitmapOffset);
 80042e8:	693b      	ldr	r3, [r7, #16]
 80042ea:	881b      	ldrh	r3, [r3, #0]
 80042ec:	83fb      	strh	r3, [r7, #30]
        uint8_t  w  = pgm_read_byte(&glyph->width),
 80042ee:	693b      	ldr	r3, [r7, #16]
 80042f0:	3302      	adds	r3, #2
 80042f2:	781b      	ldrb	r3, [r3, #0]
 80042f4:	72fb      	strb	r3, [r7, #11]
                 h  = pgm_read_byte(&glyph->height);
 80042f6:	693b      	ldr	r3, [r7, #16]
 80042f8:	3303      	adds	r3, #3
 80042fa:	781b      	ldrb	r3, [r3, #0]
 80042fc:	72bb      	strb	r3, [r7, #10]
        int8_t   xo = pgm_read_byte(&glyph->xOffset),
 80042fe:	693b      	ldr	r3, [r7, #16]
 8004300:	3305      	adds	r3, #5
 8004302:	781b      	ldrb	r3, [r3, #0]
 8004304:	727b      	strb	r3, [r7, #9]
                 yo = pgm_read_byte(&glyph->yOffset);
 8004306:	693b      	ldr	r3, [r7, #16]
 8004308:	3306      	adds	r3, #6
 800430a:	781b      	ldrb	r3, [r3, #0]
 800430c:	723b      	strb	r3, [r7, #8]
        uint8_t  xx, yy, bits = 0, bit = 0;
 800430e:	2300      	movs	r3, #0
 8004310:	76fb      	strb	r3, [r7, #27]
 8004312:	2300      	movs	r3, #0
 8004314:	76bb      	strb	r3, [r7, #26]
        int16_t  xo16 = 0, yo16 = 0;
 8004316:	2300      	movs	r3, #0
 8004318:	833b      	strh	r3, [r7, #24]
 800431a:	2300      	movs	r3, #0
 800431c:	82fb      	strh	r3, [r7, #22]

        if(size > 1) {
 800431e:	f897 3034 	ldrb.w	r3, [r7, #52]	; 0x34
 8004322:	2b01      	cmp	r3, #1
 8004324:	d905      	bls.n	8004332 <drawChar+0x8e>
            xo16 = xo;
 8004326:	f997 3009 	ldrsb.w	r3, [r7, #9]
 800432a:	833b      	strh	r3, [r7, #24]
            yo16 = yo;
 800432c:	f997 3008 	ldrsb.w	r3, [r7, #8]
 8004330:	82fb      	strh	r3, [r7, #22]
        }

        for(yy=0; yy<h; yy++) {
 8004332:	2300      	movs	r3, #0
 8004334:	773b      	strb	r3, [r7, #28]
 8004336:	e06a      	b.n	800440e <drawChar+0x16a>
            for(xx=0; xx<w; xx++) {
 8004338:	2300      	movs	r3, #0
 800433a:	777b      	strb	r3, [r7, #29]
 800433c:	e060      	b.n	8004400 <drawChar+0x15c>
                if(!(bit++ & 7)) {
 800433e:	7ebb      	ldrb	r3, [r7, #26]
 8004340:	1c5a      	adds	r2, r3, #1
 8004342:	76ba      	strb	r2, [r7, #26]
 8004344:	f003 0307 	and.w	r3, r3, #7
 8004348:	2b00      	cmp	r3, #0
 800434a:	d107      	bne.n	800435c <drawChar+0xb8>
                    bits = pgm_read_byte(&bitmap[bo++]);
 800434c:	8bfb      	ldrh	r3, [r7, #30]
 800434e:	1c5a      	adds	r2, r3, #1
 8004350:	83fa      	strh	r2, [r7, #30]
 8004352:	461a      	mov	r2, r3
 8004354:	68fb      	ldr	r3, [r7, #12]
 8004356:	4413      	add	r3, r2
 8004358:	781b      	ldrb	r3, [r3, #0]
 800435a:	76fb      	strb	r3, [r7, #27]
                }
                if(bits & 0x80) {
 800435c:	f997 301b 	ldrsb.w	r3, [r7, #27]
 8004360:	2b00      	cmp	r3, #0
 8004362:	da47      	bge.n	80043f4 <drawChar+0x150>
                    if(size == 1) {
 8004364:	f897 3034 	ldrb.w	r3, [r7, #52]	; 0x34
 8004368:	2b01      	cmp	r3, #1
 800436a:	d11a      	bne.n	80043a2 <drawChar+0xfe>
                        writePixel(x+xo+xx, y+yo+yy, color);
 800436c:	f997 3009 	ldrsb.w	r3, [r7, #9]
 8004370:	b29a      	uxth	r2, r3
 8004372:	88fb      	ldrh	r3, [r7, #6]
 8004374:	4413      	add	r3, r2
 8004376:	b29a      	uxth	r2, r3
 8004378:	7f7b      	ldrb	r3, [r7, #29]
 800437a:	b29b      	uxth	r3, r3
 800437c:	4413      	add	r3, r2
 800437e:	b29b      	uxth	r3, r3
 8004380:	b218      	sxth	r0, r3
 8004382:	f997 3008 	ldrsb.w	r3, [r7, #8]
 8004386:	b29a      	uxth	r2, r3
 8004388:	88bb      	ldrh	r3, [r7, #4]
 800438a:	4413      	add	r3, r2
 800438c:	b29a      	uxth	r2, r3
 800438e:	7f3b      	ldrb	r3, [r7, #28]
 8004390:	b29b      	uxth	r3, r3
 8004392:	4413      	add	r3, r2
 8004394:	b29b      	uxth	r3, r3
 8004396:	b21b      	sxth	r3, r3
 8004398:	883a      	ldrh	r2, [r7, #0]
 800439a:	4619      	mov	r1, r3
 800439c:	f7ff fe32 	bl	8004004 <writePixel>
 80043a0:	e028      	b.n	80043f4 <drawChar+0x150>
                    } else {
                        fillRect(x+(xo16+xx)*size, y+(yo16+yy)*size,
 80043a2:	f9b7 2018 	ldrsh.w	r2, [r7, #24]
 80043a6:	7f7b      	ldrb	r3, [r7, #29]
 80043a8:	4413      	add	r3, r2
 80043aa:	b29a      	uxth	r2, r3
 80043ac:	f897 3034 	ldrb.w	r3, [r7, #52]	; 0x34
 80043b0:	b29b      	uxth	r3, r3
 80043b2:	fb12 f303 	smulbb	r3, r2, r3
 80043b6:	b29a      	uxth	r2, r3
 80043b8:	88fb      	ldrh	r3, [r7, #6]
 80043ba:	4413      	add	r3, r2
 80043bc:	b29b      	uxth	r3, r3
 80043be:	b218      	sxth	r0, r3
 80043c0:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 80043c4:	7f3b      	ldrb	r3, [r7, #28]
 80043c6:	4413      	add	r3, r2
 80043c8:	b29a      	uxth	r2, r3
 80043ca:	f897 3034 	ldrb.w	r3, [r7, #52]	; 0x34
 80043ce:	b29b      	uxth	r3, r3
 80043d0:	fb12 f303 	smulbb	r3, r2, r3
 80043d4:	b29a      	uxth	r2, r3
 80043d6:	88bb      	ldrh	r3, [r7, #4]
 80043d8:	4413      	add	r3, r2
 80043da:	b29b      	uxth	r3, r3
 80043dc:	b219      	sxth	r1, r3
 80043de:	f897 3034 	ldrb.w	r3, [r7, #52]	; 0x34
 80043e2:	b21a      	sxth	r2, r3
 80043e4:	f897 3034 	ldrb.w	r3, [r7, #52]	; 0x34
 80043e8:	b21c      	sxth	r4, r3
 80043ea:	883b      	ldrh	r3, [r7, #0]
 80043ec:	9300      	str	r3, [sp, #0]
 80043ee:	4623      	mov	r3, r4
 80043f0:	f7ff fe1e 	bl	8004030 <fillRect>
                          size, size, color);
                    }
                }
                bits <<= 1;
 80043f4:	7efb      	ldrb	r3, [r7, #27]
 80043f6:	005b      	lsls	r3, r3, #1
 80043f8:	76fb      	strb	r3, [r7, #27]
            for(xx=0; xx<w; xx++) {
 80043fa:	7f7b      	ldrb	r3, [r7, #29]
 80043fc:	3301      	adds	r3, #1
 80043fe:	777b      	strb	r3, [r7, #29]
 8004400:	7f7a      	ldrb	r2, [r7, #29]
 8004402:	7afb      	ldrb	r3, [r7, #11]
 8004404:	429a      	cmp	r2, r3
 8004406:	d39a      	bcc.n	800433e <drawChar+0x9a>
        for(yy=0; yy<h; yy++) {
 8004408:	7f3b      	ldrb	r3, [r7, #28]
 800440a:	3301      	adds	r3, #1
 800440c:	773b      	strb	r3, [r7, #28]
 800440e:	7f3a      	ldrb	r2, [r7, #28]
 8004410:	7abb      	ldrb	r3, [r7, #10]
 8004412:	429a      	cmp	r2, r3
 8004414:	d390      	bcc.n	8004338 <drawChar+0x94>
            }
        }

    } // End classic vs custom font
}
 8004416:	bf00      	nop
 8004418:	bf00      	nop
 800441a:	3724      	adds	r7, #36	; 0x24
 800441c:	46bd      	mov	sp, r7
 800441e:	bd90      	pop	{r4, r7, pc}
 8004420:	200002bc 	.word	0x200002bc

08004424 <write>:
    @brief  Print one byte/character of data, used to support print()
    @param  c  The 8-bit ascii character to write
*/
/**************************************************************************/
size_t write(uint8_t c)
{
 8004424:	b5b0      	push	{r4, r5, r7, lr}
 8004426:	b088      	sub	sp, #32
 8004428:	af02      	add	r7, sp, #8
 800442a:	4603      	mov	r3, r0
 800442c:	71fb      	strb	r3, [r7, #7]
	{

        if(c == '\n') {
 800442e:	79fb      	ldrb	r3, [r7, #7]
 8004430:	2b0a      	cmp	r3, #10
 8004432:	d112      	bne.n	800445a <write+0x36>
            cursor_x  = 0;
 8004434:	4b47      	ldr	r3, [pc, #284]	; (8004554 <write+0x130>)
 8004436:	2200      	movs	r2, #0
 8004438:	701a      	strb	r2, [r3, #0]
            cursor_y += (int16_t)textsize *
                        (uint8_t)pgm_read_byte(&gfxFont->yAdvance);
 800443a:	4b47      	ldr	r3, [pc, #284]	; (8004558 <write+0x134>)
 800443c:	681b      	ldr	r3, [r3, #0]
 800443e:	330a      	adds	r3, #10
 8004440:	781a      	ldrb	r2, [r3, #0]
            cursor_y += (int16_t)textsize *
 8004442:	4b46      	ldr	r3, [pc, #280]	; (800455c <write+0x138>)
 8004444:	781b      	ldrb	r3, [r3, #0]
 8004446:	fb12 f303 	smulbb	r3, r2, r3
 800444a:	b2da      	uxtb	r2, r3
 800444c:	4b44      	ldr	r3, [pc, #272]	; (8004560 <write+0x13c>)
 800444e:	781b      	ldrb	r3, [r3, #0]
 8004450:	4413      	add	r3, r2
 8004452:	b2da      	uxtb	r2, r3
 8004454:	4b42      	ldr	r3, [pc, #264]	; (8004560 <write+0x13c>)
 8004456:	701a      	strb	r2, [r3, #0]
 8004458:	e077      	b.n	800454a <write+0x126>
        } else if(c != '\r') {
 800445a:	79fb      	ldrb	r3, [r7, #7]
 800445c:	2b0d      	cmp	r3, #13
 800445e:	d074      	beq.n	800454a <write+0x126>
            uint8_t first = pgm_read_byte(&gfxFont->first);
 8004460:	4b3d      	ldr	r3, [pc, #244]	; (8004558 <write+0x134>)
 8004462:	681b      	ldr	r3, [r3, #0]
 8004464:	3308      	adds	r3, #8
 8004466:	781b      	ldrb	r3, [r3, #0]
 8004468:	75fb      	strb	r3, [r7, #23]
            if((c >= first) && (c <= (uint8_t)pgm_read_byte(&gfxFont->last))) {
 800446a:	79fa      	ldrb	r2, [r7, #7]
 800446c:	7dfb      	ldrb	r3, [r7, #23]
 800446e:	429a      	cmp	r2, r3
 8004470:	d36b      	bcc.n	800454a <write+0x126>
 8004472:	4b39      	ldr	r3, [pc, #228]	; (8004558 <write+0x134>)
 8004474:	681b      	ldr	r3, [r3, #0]
 8004476:	3309      	adds	r3, #9
 8004478:	781b      	ldrb	r3, [r3, #0]
 800447a:	79fa      	ldrb	r2, [r7, #7]
 800447c:	429a      	cmp	r2, r3
 800447e:	d864      	bhi.n	800454a <write+0x126>
                GFXglyph *glyph = &(((GFXglyph *)pgm_read_pointer(
                  &gfxFont->glyph))[c - first]);
 8004480:	79fa      	ldrb	r2, [r7, #7]
 8004482:	7dfb      	ldrb	r3, [r7, #23]
 8004484:	1ad3      	subs	r3, r2, r3
 8004486:	00db      	lsls	r3, r3, #3
                GFXglyph *glyph = &(((GFXglyph *)pgm_read_pointer(
 8004488:	4a33      	ldr	r2, [pc, #204]	; (8004558 <write+0x134>)
 800448a:	6812      	ldr	r2, [r2, #0]
 800448c:	3204      	adds	r2, #4
 800448e:	8812      	ldrh	r2, [r2, #0]
                  &gfxFont->glyph))[c - first]);
 8004490:	4413      	add	r3, r2
                GFXglyph *glyph = &(((GFXglyph *)pgm_read_pointer(
 8004492:	613b      	str	r3, [r7, #16]
                uint8_t   w     = pgm_read_byte(&glyph->width),
 8004494:	693b      	ldr	r3, [r7, #16]
 8004496:	3302      	adds	r3, #2
 8004498:	781b      	ldrb	r3, [r3, #0]
 800449a:	73fb      	strb	r3, [r7, #15]
                          h     = pgm_read_byte(&glyph->height);
 800449c:	693b      	ldr	r3, [r7, #16]
 800449e:	3303      	adds	r3, #3
 80044a0:	781b      	ldrb	r3, [r3, #0]
 80044a2:	73bb      	strb	r3, [r7, #14]
                if((w > 0) && (h > 0)) { // Is there an associated bitmap?
 80044a4:	7bfb      	ldrb	r3, [r7, #15]
 80044a6:	2b00      	cmp	r3, #0
 80044a8:	d041      	beq.n	800452e <write+0x10a>
 80044aa:	7bbb      	ldrb	r3, [r7, #14]
 80044ac:	2b00      	cmp	r3, #0
 80044ae:	d03e      	beq.n	800452e <write+0x10a>
                    int16_t xo = (int8_t)pgm_read_byte(&glyph->xOffset); // sic
 80044b0:	693b      	ldr	r3, [r7, #16]
 80044b2:	3305      	adds	r3, #5
 80044b4:	781b      	ldrb	r3, [r3, #0]
 80044b6:	b25b      	sxtb	r3, r3
 80044b8:	81bb      	strh	r3, [r7, #12]
                    if(wrap && ((cursor_x + textsize * (xo + w)) > _width)) {
 80044ba:	4b2a      	ldr	r3, [pc, #168]	; (8004564 <write+0x140>)
 80044bc:	781b      	ldrb	r3, [r3, #0]
 80044be:	2b00      	cmp	r3, #0
 80044c0:	d022      	beq.n	8004508 <write+0xe4>
 80044c2:	4b24      	ldr	r3, [pc, #144]	; (8004554 <write+0x130>)
 80044c4:	781b      	ldrb	r3, [r3, #0]
 80044c6:	4619      	mov	r1, r3
 80044c8:	4b24      	ldr	r3, [pc, #144]	; (800455c <write+0x138>)
 80044ca:	781b      	ldrb	r3, [r3, #0]
 80044cc:	4618      	mov	r0, r3
 80044ce:	f9b7 200c 	ldrsh.w	r2, [r7, #12]
 80044d2:	7bfb      	ldrb	r3, [r7, #15]
 80044d4:	4413      	add	r3, r2
 80044d6:	fb00 f303 	mul.w	r3, r0, r3
 80044da:	440b      	add	r3, r1
 80044dc:	4a22      	ldr	r2, [pc, #136]	; (8004568 <write+0x144>)
 80044de:	8812      	ldrh	r2, [r2, #0]
 80044e0:	4293      	cmp	r3, r2
 80044e2:	dd11      	ble.n	8004508 <write+0xe4>
                        cursor_x  = 0;
 80044e4:	4b1b      	ldr	r3, [pc, #108]	; (8004554 <write+0x130>)
 80044e6:	2200      	movs	r2, #0
 80044e8:	701a      	strb	r2, [r3, #0]
                        cursor_y += (int16_t)textsize *
                          (uint8_t)pgm_read_byte(&gfxFont->yAdvance);
 80044ea:	4b1b      	ldr	r3, [pc, #108]	; (8004558 <write+0x134>)
 80044ec:	681b      	ldr	r3, [r3, #0]
 80044ee:	330a      	adds	r3, #10
 80044f0:	781a      	ldrb	r2, [r3, #0]
                        cursor_y += (int16_t)textsize *
 80044f2:	4b1a      	ldr	r3, [pc, #104]	; (800455c <write+0x138>)
 80044f4:	781b      	ldrb	r3, [r3, #0]
 80044f6:	fb12 f303 	smulbb	r3, r2, r3
 80044fa:	b2da      	uxtb	r2, r3
 80044fc:	4b18      	ldr	r3, [pc, #96]	; (8004560 <write+0x13c>)
 80044fe:	781b      	ldrb	r3, [r3, #0]
 8004500:	4413      	add	r3, r2
 8004502:	b2da      	uxtb	r2, r3
 8004504:	4b16      	ldr	r3, [pc, #88]	; (8004560 <write+0x13c>)
 8004506:	701a      	strb	r2, [r3, #0]
                    }
                    drawChar(cursor_x, cursor_y, c, textcolor, textbgcolor, textsize);
 8004508:	4b12      	ldr	r3, [pc, #72]	; (8004554 <write+0x130>)
 800450a:	781b      	ldrb	r3, [r3, #0]
 800450c:	b218      	sxth	r0, r3
 800450e:	4b14      	ldr	r3, [pc, #80]	; (8004560 <write+0x13c>)
 8004510:	781b      	ldrb	r3, [r3, #0]
 8004512:	b219      	sxth	r1, r3
 8004514:	4b15      	ldr	r3, [pc, #84]	; (800456c <write+0x148>)
 8004516:	881d      	ldrh	r5, [r3, #0]
 8004518:	4b15      	ldr	r3, [pc, #84]	; (8004570 <write+0x14c>)
 800451a:	881b      	ldrh	r3, [r3, #0]
 800451c:	4a0f      	ldr	r2, [pc, #60]	; (800455c <write+0x138>)
 800451e:	7812      	ldrb	r2, [r2, #0]
 8004520:	79fc      	ldrb	r4, [r7, #7]
 8004522:	9201      	str	r2, [sp, #4]
 8004524:	9300      	str	r3, [sp, #0]
 8004526:	462b      	mov	r3, r5
 8004528:	4622      	mov	r2, r4
 800452a:	f7ff febb 	bl	80042a4 <drawChar>
                }
                cursor_x += (uint8_t)pgm_read_byte(&glyph->xAdvance) * (int16_t)textsize;
 800452e:	693b      	ldr	r3, [r7, #16]
 8004530:	3304      	adds	r3, #4
 8004532:	781a      	ldrb	r2, [r3, #0]
 8004534:	4b09      	ldr	r3, [pc, #36]	; (800455c <write+0x138>)
 8004536:	781b      	ldrb	r3, [r3, #0]
 8004538:	fb12 f303 	smulbb	r3, r2, r3
 800453c:	b2da      	uxtb	r2, r3
 800453e:	4b05      	ldr	r3, [pc, #20]	; (8004554 <write+0x130>)
 8004540:	781b      	ldrb	r3, [r3, #0]
 8004542:	4413      	add	r3, r2
 8004544:	b2da      	uxtb	r2, r3
 8004546:	4b03      	ldr	r3, [pc, #12]	; (8004554 <write+0x130>)
 8004548:	701a      	strb	r2, [r3, #0]
            }
        }

    }
    return 1;
 800454a:	2301      	movs	r3, #1
}
 800454c:	4618      	mov	r0, r3
 800454e:	3718      	adds	r7, #24
 8004550:	46bd      	mov	sp, r7
 8004552:	bdb0      	pop	{r4, r5, r7, pc}
 8004554:	20000631 	.word	0x20000631
 8004558:	200002bc 	.word	0x200002bc
 800455c:	20000014 	.word	0x20000014
 8004560:	20000630 	.word	0x20000630
 8004564:	2000001a 	.word	0x2000001a
 8004568:	20000010 	.word	0x20000010
 800456c:	20000016 	.word	0x20000016
 8004570:	20000018 	.word	0x20000018

08004574 <setFont>:
/*!
    @brief Set the font to display when print()ing, either custom or default
    @param  f  The GFXfont object, if NULL use built in 6x8 font
*/
/**************************************************************************/
void setFont(const GFXfont *f) {
 8004574:	b480      	push	{r7}
 8004576:	b083      	sub	sp, #12
 8004578:	af00      	add	r7, sp, #0
 800457a:	6078      	str	r0, [r7, #4]
    if(f) {            // Font struct pointer passed in?
 800457c:	687b      	ldr	r3, [r7, #4]
 800457e:	2b00      	cmp	r3, #0
 8004580:	d00a      	beq.n	8004598 <setFont+0x24>
        if(!gfxFont) { // And no current font struct?
 8004582:	4b0f      	ldr	r3, [pc, #60]	; (80045c0 <setFont+0x4c>)
 8004584:	681b      	ldr	r3, [r3, #0]
 8004586:	2b00      	cmp	r3, #0
 8004588:	d110      	bne.n	80045ac <setFont+0x38>
            // Switching from classic to new font behavior.
            // Move cursor pos down 6 pixels so it's on baseline.
            cursor_y += 6;
 800458a:	4b0e      	ldr	r3, [pc, #56]	; (80045c4 <setFont+0x50>)
 800458c:	781b      	ldrb	r3, [r3, #0]
 800458e:	3306      	adds	r3, #6
 8004590:	b2da      	uxtb	r2, r3
 8004592:	4b0c      	ldr	r3, [pc, #48]	; (80045c4 <setFont+0x50>)
 8004594:	701a      	strb	r2, [r3, #0]
 8004596:	e009      	b.n	80045ac <setFont+0x38>
        }
    } else if(gfxFont) { // NULL passed.  Current font struct defined?
 8004598:	4b09      	ldr	r3, [pc, #36]	; (80045c0 <setFont+0x4c>)
 800459a:	681b      	ldr	r3, [r3, #0]
 800459c:	2b00      	cmp	r3, #0
 800459e:	d005      	beq.n	80045ac <setFont+0x38>
        // Switching from new to classic font behavior.
        // Move cursor pos up 6 pixels so it's at top-left of char.
        cursor_y -= 6;
 80045a0:	4b08      	ldr	r3, [pc, #32]	; (80045c4 <setFont+0x50>)
 80045a2:	781b      	ldrb	r3, [r3, #0]
 80045a4:	3b06      	subs	r3, #6
 80045a6:	b2da      	uxtb	r2, r3
 80045a8:	4b06      	ldr	r3, [pc, #24]	; (80045c4 <setFont+0x50>)
 80045aa:	701a      	strb	r2, [r3, #0]
    }
    gfxFont = (GFXfont *)f;
 80045ac:	4a04      	ldr	r2, [pc, #16]	; (80045c0 <setFont+0x4c>)
 80045ae:	687b      	ldr	r3, [r7, #4]
 80045b0:	6013      	str	r3, [r2, #0]
}
 80045b2:	bf00      	nop
 80045b4:	370c      	adds	r7, #12
 80045b6:	46bd      	mov	sp, r7
 80045b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045bc:	4770      	bx	lr
 80045be:	bf00      	nop
 80045c0:	200002bc 	.word	0x200002bc
 80045c4:	20000630 	.word	0x20000630

080045c8 <printnewtstr>:
    }
}


void printnewtstr (int row, uint16_t txtcolor, const GFXfont *f, uint8_t txtsize, uint8_t *str)
{
 80045c8:	b580      	push	{r7, lr}
 80045ca:	b084      	sub	sp, #16
 80045cc:	af00      	add	r7, sp, #0
 80045ce:	60f8      	str	r0, [r7, #12]
 80045d0:	607a      	str	r2, [r7, #4]
 80045d2:	461a      	mov	r2, r3
 80045d4:	460b      	mov	r3, r1
 80045d6:	817b      	strh	r3, [r7, #10]
 80045d8:	4613      	mov	r3, r2
 80045da:	727b      	strb	r3, [r7, #9]
	setFont(f);
 80045dc:	6878      	ldr	r0, [r7, #4]
 80045de:	f7ff ffc9 	bl	8004574 <setFont>
	textcolor = txtcolor;
 80045e2:	4a11      	ldr	r2, [pc, #68]	; (8004628 <printnewtstr+0x60>)
 80045e4:	897b      	ldrh	r3, [r7, #10]
 80045e6:	8013      	strh	r3, [r2, #0]
	textsize = (txtsize > 0) ? txtsize : 1;
 80045e8:	7a7b      	ldrb	r3, [r7, #9]
 80045ea:	2b00      	cmp	r3, #0
 80045ec:	d001      	beq.n	80045f2 <printnewtstr+0x2a>
 80045ee:	7a7b      	ldrb	r3, [r7, #9]
 80045f0:	e000      	b.n	80045f4 <printnewtstr+0x2c>
 80045f2:	2301      	movs	r3, #1
 80045f4:	4a0d      	ldr	r2, [pc, #52]	; (800462c <printnewtstr+0x64>)
 80045f6:	7013      	strb	r3, [r2, #0]
	setCursor(0, row);
 80045f8:	68fb      	ldr	r3, [r7, #12]
 80045fa:	b21b      	sxth	r3, r3
 80045fc:	4619      	mov	r1, r3
 80045fe:	2000      	movs	r0, #0
 8004600:	f000 f816 	bl	8004630 <setCursor>
	while (*str) write (*str++);
 8004604:	e006      	b.n	8004614 <printnewtstr+0x4c>
 8004606:	69bb      	ldr	r3, [r7, #24]
 8004608:	1c5a      	adds	r2, r3, #1
 800460a:	61ba      	str	r2, [r7, #24]
 800460c:	781b      	ldrb	r3, [r3, #0]
 800460e:	4618      	mov	r0, r3
 8004610:	f7ff ff08 	bl	8004424 <write>
 8004614:	69bb      	ldr	r3, [r7, #24]
 8004616:	781b      	ldrb	r3, [r3, #0]
 8004618:	2b00      	cmp	r3, #0
 800461a:	d1f4      	bne.n	8004606 <printnewtstr+0x3e>
}
 800461c:	bf00      	nop
 800461e:	bf00      	nop
 8004620:	3710      	adds	r7, #16
 8004622:	46bd      	mov	sp, r7
 8004624:	bd80      	pop	{r7, pc}
 8004626:	bf00      	nop
 8004628:	20000016 	.word	0x20000016
 800462c:	20000014 	.word	0x20000014

08004630 <setCursor>:
void setTextSize (uint8_t size)
{
	textsize = size;
}

void setCursor(int16_t x, int16_t y) { cursor_x = x; cursor_y = y; }
 8004630:	b480      	push	{r7}
 8004632:	b083      	sub	sp, #12
 8004634:	af00      	add	r7, sp, #0
 8004636:	4603      	mov	r3, r0
 8004638:	460a      	mov	r2, r1
 800463a:	80fb      	strh	r3, [r7, #6]
 800463c:	4613      	mov	r3, r2
 800463e:	80bb      	strh	r3, [r7, #4]
 8004640:	88fb      	ldrh	r3, [r7, #6]
 8004642:	b2da      	uxtb	r2, r3
 8004644:	4b05      	ldr	r3, [pc, #20]	; (800465c <setCursor+0x2c>)
 8004646:	701a      	strb	r2, [r3, #0]
 8004648:	88bb      	ldrh	r3, [r7, #4]
 800464a:	b2da      	uxtb	r2, r3
 800464c:	4b04      	ldr	r3, [pc, #16]	; (8004660 <setCursor+0x30>)
 800464e:	701a      	strb	r2, [r3, #0]
 8004650:	bf00      	nop
 8004652:	370c      	adds	r7, #12
 8004654:	46bd      	mov	sp, r7
 8004656:	f85d 7b04 	ldr.w	r7, [sp], #4
 800465a:	4770      	bx	lr
 800465c:	20000631 	.word	0x20000631
 8004660:	20000630 	.word	0x20000630

08004664 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8004664:	f8df d034 	ldr.w	sp, [pc, #52]	; 800469c <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8004668:	f7fd ff9e 	bl	80025a8 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 800466c:	480c      	ldr	r0, [pc, #48]	; (80046a0 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 800466e:	490d      	ldr	r1, [pc, #52]	; (80046a4 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8004670:	4a0d      	ldr	r2, [pc, #52]	; (80046a8 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8004672:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8004674:	e002      	b.n	800467c <LoopCopyDataInit>

08004676 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8004676:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8004678:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800467a:	3304      	adds	r3, #4

0800467c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800467c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800467e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8004680:	d3f9      	bcc.n	8004676 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8004682:	4a0a      	ldr	r2, [pc, #40]	; (80046ac <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8004684:	4c0a      	ldr	r4, [pc, #40]	; (80046b0 <LoopFillZerobss+0x22>)
  movs r3, #0
 8004686:	2300      	movs	r3, #0
  b LoopFillZerobss
 8004688:	e001      	b.n	800468e <LoopFillZerobss>

0800468a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800468a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800468c:	3204      	adds	r2, #4

0800468e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800468e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8004690:	d3fb      	bcc.n	800468a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8004692:	f004 f86f 	bl	8008774 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8004696:	f7fd f9d1 	bl	8001a3c <main>
  bx  lr    
 800469a:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 800469c:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80046a0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80046a4:	200001ec 	.word	0x200001ec
  ldr r2, =_sidata
 80046a8:	0800cad0 	.word	0x0800cad0
  ldr r2, =_sbss
 80046ac:	200001ec 	.word	0x200001ec
  ldr r4, =_ebss
 80046b0:	2000079c 	.word	0x2000079c

080046b4 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80046b4:	e7fe      	b.n	80046b4 <ADC_IRQHandler>
	...

080046b8 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80046b8:	b580      	push	{r7, lr}
 80046ba:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80046bc:	4b0e      	ldr	r3, [pc, #56]	; (80046f8 <HAL_Init+0x40>)
 80046be:	681b      	ldr	r3, [r3, #0]
 80046c0:	4a0d      	ldr	r2, [pc, #52]	; (80046f8 <HAL_Init+0x40>)
 80046c2:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80046c6:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80046c8:	4b0b      	ldr	r3, [pc, #44]	; (80046f8 <HAL_Init+0x40>)
 80046ca:	681b      	ldr	r3, [r3, #0]
 80046cc:	4a0a      	ldr	r2, [pc, #40]	; (80046f8 <HAL_Init+0x40>)
 80046ce:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80046d2:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80046d4:	4b08      	ldr	r3, [pc, #32]	; (80046f8 <HAL_Init+0x40>)
 80046d6:	681b      	ldr	r3, [r3, #0]
 80046d8:	4a07      	ldr	r2, [pc, #28]	; (80046f8 <HAL_Init+0x40>)
 80046da:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80046de:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80046e0:	2003      	movs	r0, #3
 80046e2:	f000 fd47 	bl	8005174 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80046e6:	200f      	movs	r0, #15
 80046e8:	f000 f808 	bl	80046fc <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80046ec:	f7fd fc74 	bl	8001fd8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80046f0:	2300      	movs	r3, #0
}
 80046f2:	4618      	mov	r0, r3
 80046f4:	bd80      	pop	{r7, pc}
 80046f6:	bf00      	nop
 80046f8:	40023c00 	.word	0x40023c00

080046fc <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80046fc:	b580      	push	{r7, lr}
 80046fe:	b082      	sub	sp, #8
 8004700:	af00      	add	r7, sp, #0
 8004702:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8004704:	4b12      	ldr	r3, [pc, #72]	; (8004750 <HAL_InitTick+0x54>)
 8004706:	681a      	ldr	r2, [r3, #0]
 8004708:	4b12      	ldr	r3, [pc, #72]	; (8004754 <HAL_InitTick+0x58>)
 800470a:	781b      	ldrb	r3, [r3, #0]
 800470c:	4619      	mov	r1, r3
 800470e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8004712:	fbb3 f3f1 	udiv	r3, r3, r1
 8004716:	fbb2 f3f3 	udiv	r3, r2, r3
 800471a:	4618      	mov	r0, r3
 800471c:	f000 fd5f 	bl	80051de <HAL_SYSTICK_Config>
 8004720:	4603      	mov	r3, r0
 8004722:	2b00      	cmp	r3, #0
 8004724:	d001      	beq.n	800472a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8004726:	2301      	movs	r3, #1
 8004728:	e00e      	b.n	8004748 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800472a:	687b      	ldr	r3, [r7, #4]
 800472c:	2b0f      	cmp	r3, #15
 800472e:	d80a      	bhi.n	8004746 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8004730:	2200      	movs	r2, #0
 8004732:	6879      	ldr	r1, [r7, #4]
 8004734:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8004738:	f000 fd27 	bl	800518a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800473c:	4a06      	ldr	r2, [pc, #24]	; (8004758 <HAL_InitTick+0x5c>)
 800473e:	687b      	ldr	r3, [r7, #4]
 8004740:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8004742:	2300      	movs	r3, #0
 8004744:	e000      	b.n	8004748 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8004746:	2301      	movs	r3, #1
}
 8004748:	4618      	mov	r0, r3
 800474a:	3708      	adds	r7, #8
 800474c:	46bd      	mov	sp, r7
 800474e:	bd80      	pop	{r7, pc}
 8004750:	2000000c 	.word	0x2000000c
 8004754:	20000020 	.word	0x20000020
 8004758:	2000001c 	.word	0x2000001c

0800475c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800475c:	b480      	push	{r7}
 800475e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8004760:	4b06      	ldr	r3, [pc, #24]	; (800477c <HAL_IncTick+0x20>)
 8004762:	781b      	ldrb	r3, [r3, #0]
 8004764:	461a      	mov	r2, r3
 8004766:	4b06      	ldr	r3, [pc, #24]	; (8004780 <HAL_IncTick+0x24>)
 8004768:	681b      	ldr	r3, [r3, #0]
 800476a:	4413      	add	r3, r2
 800476c:	4a04      	ldr	r2, [pc, #16]	; (8004780 <HAL_IncTick+0x24>)
 800476e:	6013      	str	r3, [r2, #0]
}
 8004770:	bf00      	nop
 8004772:	46bd      	mov	sp, r7
 8004774:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004778:	4770      	bx	lr
 800477a:	bf00      	nop
 800477c:	20000020 	.word	0x20000020
 8004780:	2000064c 	.word	0x2000064c

08004784 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8004784:	b480      	push	{r7}
 8004786:	af00      	add	r7, sp, #0
  return uwTick;
 8004788:	4b03      	ldr	r3, [pc, #12]	; (8004798 <HAL_GetTick+0x14>)
 800478a:	681b      	ldr	r3, [r3, #0]
}
 800478c:	4618      	mov	r0, r3
 800478e:	46bd      	mov	sp, r7
 8004790:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004794:	4770      	bx	lr
 8004796:	bf00      	nop
 8004798:	2000064c 	.word	0x2000064c

0800479c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800479c:	b580      	push	{r7, lr}
 800479e:	b084      	sub	sp, #16
 80047a0:	af00      	add	r7, sp, #0
 80047a2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80047a4:	f7ff ffee 	bl	8004784 <HAL_GetTick>
 80047a8:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80047aa:	687b      	ldr	r3, [r7, #4]
 80047ac:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80047ae:	68fb      	ldr	r3, [r7, #12]
 80047b0:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80047b4:	d005      	beq.n	80047c2 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80047b6:	4b0a      	ldr	r3, [pc, #40]	; (80047e0 <HAL_Delay+0x44>)
 80047b8:	781b      	ldrb	r3, [r3, #0]
 80047ba:	461a      	mov	r2, r3
 80047bc:	68fb      	ldr	r3, [r7, #12]
 80047be:	4413      	add	r3, r2
 80047c0:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 80047c2:	bf00      	nop
 80047c4:	f7ff ffde 	bl	8004784 <HAL_GetTick>
 80047c8:	4602      	mov	r2, r0
 80047ca:	68bb      	ldr	r3, [r7, #8]
 80047cc:	1ad3      	subs	r3, r2, r3
 80047ce:	68fa      	ldr	r2, [r7, #12]
 80047d0:	429a      	cmp	r2, r3
 80047d2:	d8f7      	bhi.n	80047c4 <HAL_Delay+0x28>
  {
  }
}
 80047d4:	bf00      	nop
 80047d6:	bf00      	nop
 80047d8:	3710      	adds	r7, #16
 80047da:	46bd      	mov	sp, r7
 80047dc:	bd80      	pop	{r7, pc}
 80047de:	bf00      	nop
 80047e0:	20000020 	.word	0x20000020

080047e4 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 80047e4:	b580      	push	{r7, lr}
 80047e6:	b084      	sub	sp, #16
 80047e8:	af00      	add	r7, sp, #0
 80047ea:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80047ec:	2300      	movs	r3, #0
 80047ee:	73fb      	strb	r3, [r7, #15]

  /* Check ADC handle */
  if (hadc == NULL)
 80047f0:	687b      	ldr	r3, [r7, #4]
 80047f2:	2b00      	cmp	r3, #0
 80047f4:	d101      	bne.n	80047fa <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 80047f6:	2301      	movs	r3, #1
 80047f8:	e033      	b.n	8004862 <HAL_ADC_Init+0x7e>
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }

  if (hadc->State == HAL_ADC_STATE_RESET)
 80047fa:	687b      	ldr	r3, [r7, #4]
 80047fc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80047fe:	2b00      	cmp	r3, #0
 8004800:	d109      	bne.n	8004816 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8004802:	6878      	ldr	r0, [r7, #4]
 8004804:	f7fd fc10 	bl	8002028 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8004808:	687b      	ldr	r3, [r7, #4]
 800480a:	2200      	movs	r2, #0
 800480c:	645a      	str	r2, [r3, #68]	; 0x44

    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 800480e:	687b      	ldr	r3, [r7, #4]
 8004810:	2200      	movs	r2, #0
 8004812:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8004816:	687b      	ldr	r3, [r7, #4]
 8004818:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800481a:	f003 0310 	and.w	r3, r3, #16
 800481e:	2b00      	cmp	r3, #0
 8004820:	d118      	bne.n	8004854 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8004822:	687b      	ldr	r3, [r7, #4]
 8004824:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004826:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 800482a:	f023 0302 	bic.w	r3, r3, #2
 800482e:	f043 0202 	orr.w	r2, r3, #2
 8004832:	687b      	ldr	r3, [r7, #4]
 8004834:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Set ADC parameters */
    ADC_Init(hadc);
 8004836:	6878      	ldr	r0, [r7, #4]
 8004838:	f000 fa4e 	bl	8004cd8 <ADC_Init>

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 800483c:	687b      	ldr	r3, [r7, #4]
 800483e:	2200      	movs	r2, #0
 8004840:	645a      	str	r2, [r3, #68]	; 0x44

    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8004842:	687b      	ldr	r3, [r7, #4]
 8004844:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004846:	f023 0303 	bic.w	r3, r3, #3
 800484a:	f043 0201 	orr.w	r2, r3, #1
 800484e:	687b      	ldr	r3, [r7, #4]
 8004850:	641a      	str	r2, [r3, #64]	; 0x40
 8004852:	e001      	b.n	8004858 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8004854:	2301      	movs	r3, #1
 8004856:	73fb      	strb	r3, [r7, #15]
  }

  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8004858:	687b      	ldr	r3, [r7, #4]
 800485a:	2200      	movs	r2, #0
 800485c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 8004860:	7bfb      	ldrb	r3, [r7, #15]
}
 8004862:	4618      	mov	r0, r3
 8004864:	3710      	adds	r7, #16
 8004866:	46bd      	mov	sp, r7
 8004868:	bd80      	pop	{r7, pc}
	...

0800486c <HAL_ADC_Start_DMA>:
  * @param  pData The destination Buffer address.
  * @param  Length The length of data to be transferred from ADC peripheral to memory.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef *hadc, uint32_t *pData, uint32_t Length)
{
 800486c:	b580      	push	{r7, lr}
 800486e:	b086      	sub	sp, #24
 8004870:	af00      	add	r7, sp, #0
 8004872:	60f8      	str	r0, [r7, #12]
 8004874:	60b9      	str	r1, [r7, #8]
 8004876:	607a      	str	r2, [r7, #4]
  __IO uint32_t counter = 0U;
 8004878:	2300      	movs	r3, #0
 800487a:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));

  /* Process locked */
  __HAL_LOCK(hadc);
 800487c:	68fb      	ldr	r3, [r7, #12]
 800487e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004882:	2b01      	cmp	r3, #1
 8004884:	d101      	bne.n	800488a <HAL_ADC_Start_DMA+0x1e>
 8004886:	2302      	movs	r3, #2
 8004888:	e0ce      	b.n	8004a28 <HAL_ADC_Start_DMA+0x1bc>
 800488a:	68fb      	ldr	r3, [r7, #12]
 800488c:	2201      	movs	r2, #1
 800488e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during
  Tstab time the ADC's stabilization */
  if ((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 8004892:	68fb      	ldr	r3, [r7, #12]
 8004894:	681b      	ldr	r3, [r3, #0]
 8004896:	689b      	ldr	r3, [r3, #8]
 8004898:	f003 0301 	and.w	r3, r3, #1
 800489c:	2b01      	cmp	r3, #1
 800489e:	d018      	beq.n	80048d2 <HAL_ADC_Start_DMA+0x66>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 80048a0:	68fb      	ldr	r3, [r7, #12]
 80048a2:	681b      	ldr	r3, [r3, #0]
 80048a4:	689a      	ldr	r2, [r3, #8]
 80048a6:	68fb      	ldr	r3, [r7, #12]
 80048a8:	681b      	ldr	r3, [r3, #0]
 80048aa:	f042 0201 	orr.w	r2, r2, #1
 80048ae:	609a      	str	r2, [r3, #8]

    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 80048b0:	4b5f      	ldr	r3, [pc, #380]	; (8004a30 <HAL_ADC_Start_DMA+0x1c4>)
 80048b2:	681b      	ldr	r3, [r3, #0]
 80048b4:	4a5f      	ldr	r2, [pc, #380]	; (8004a34 <HAL_ADC_Start_DMA+0x1c8>)
 80048b6:	fba2 2303 	umull	r2, r3, r2, r3
 80048ba:	0c9a      	lsrs	r2, r3, #18
 80048bc:	4613      	mov	r3, r2
 80048be:	005b      	lsls	r3, r3, #1
 80048c0:	4413      	add	r3, r2
 80048c2:	613b      	str	r3, [r7, #16]
    while (counter != 0U)
 80048c4:	e002      	b.n	80048cc <HAL_ADC_Start_DMA+0x60>
    {
      counter--;
 80048c6:	693b      	ldr	r3, [r7, #16]
 80048c8:	3b01      	subs	r3, #1
 80048ca:	613b      	str	r3, [r7, #16]
    while (counter != 0U)
 80048cc:	693b      	ldr	r3, [r7, #16]
 80048ce:	2b00      	cmp	r3, #0
 80048d0:	d1f9      	bne.n	80048c6 <HAL_ADC_Start_DMA+0x5a>
    }
  }

  /* Check ADC DMA Mode                                                     */
  /* - disable the DMA Mode if it is already enabled                        */
  if ((hadc->Instance->CR2 & ADC_CR2_DMA) == ADC_CR2_DMA)
 80048d2:	68fb      	ldr	r3, [r7, #12]
 80048d4:	681b      	ldr	r3, [r3, #0]
 80048d6:	689b      	ldr	r3, [r3, #8]
 80048d8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80048dc:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80048e0:	d107      	bne.n	80048f2 <HAL_ADC_Start_DMA+0x86>
  {
    CLEAR_BIT(hadc->Instance->CR2, ADC_CR2_DMA);
 80048e2:	68fb      	ldr	r3, [r7, #12]
 80048e4:	681b      	ldr	r3, [r3, #0]
 80048e6:	689a      	ldr	r2, [r3, #8]
 80048e8:	68fb      	ldr	r3, [r7, #12]
 80048ea:	681b      	ldr	r3, [r3, #0]
 80048ec:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80048f0:	609a      	str	r2, [r3, #8]
  }

  /* Start conversion if ADC is effectively enabled */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 80048f2:	68fb      	ldr	r3, [r7, #12]
 80048f4:	681b      	ldr	r3, [r3, #0]
 80048f6:	689b      	ldr	r3, [r3, #8]
 80048f8:	f003 0301 	and.w	r3, r3, #1
 80048fc:	2b01      	cmp	r3, #1
 80048fe:	f040 8086 	bne.w	8004a0e <HAL_ADC_Start_DMA+0x1a2>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 8004902:	68fb      	ldr	r3, [r7, #12]
 8004904:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004906:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 800490a:	f023 0301 	bic.w	r3, r3, #1
 800490e:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8004912:	68fb      	ldr	r3, [r7, #12]
 8004914:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);

    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8004916:	68fb      	ldr	r3, [r7, #12]
 8004918:	681b      	ldr	r3, [r3, #0]
 800491a:	685b      	ldr	r3, [r3, #4]
 800491c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004920:	2b00      	cmp	r3, #0
 8004922:	d007      	beq.n	8004934 <HAL_ADC_Start_DMA+0xc8>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8004924:	68fb      	ldr	r3, [r7, #12]
 8004926:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004928:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 800492c:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8004930:	68fb      	ldr	r3, [r7, #12]
 8004932:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8004934:	68fb      	ldr	r3, [r7, #12]
 8004936:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004938:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800493c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004940:	d106      	bne.n	8004950 <HAL_ADC_Start_DMA+0xe4>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8004942:	68fb      	ldr	r3, [r7, #12]
 8004944:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004946:	f023 0206 	bic.w	r2, r3, #6
 800494a:	68fb      	ldr	r3, [r7, #12]
 800494c:	645a      	str	r2, [r3, #68]	; 0x44
 800494e:	e002      	b.n	8004956 <HAL_ADC_Start_DMA+0xea>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8004950:	68fb      	ldr	r3, [r7, #12]
 8004952:	2200      	movs	r2, #0
 8004954:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 8004956:	68fb      	ldr	r3, [r7, #12]
 8004958:	2200      	movs	r2, #0
 800495a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 800495e:	4b36      	ldr	r3, [pc, #216]	; (8004a38 <HAL_ADC_Start_DMA+0x1cc>)
 8004960:	617b      	str	r3, [r7, #20]

    /* Set the DMA transfer complete callback */
    hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8004962:	68fb      	ldr	r3, [r7, #12]
 8004964:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004966:	4a35      	ldr	r2, [pc, #212]	; (8004a3c <HAL_ADC_Start_DMA+0x1d0>)
 8004968:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the DMA half transfer complete callback */
    hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 800496a:	68fb      	ldr	r3, [r7, #12]
 800496c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800496e:	4a34      	ldr	r2, [pc, #208]	; (8004a40 <HAL_ADC_Start_DMA+0x1d4>)
 8004970:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set the DMA error callback */
    hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8004972:	68fb      	ldr	r3, [r7, #12]
 8004974:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004976:	4a33      	ldr	r2, [pc, #204]	; (8004a44 <HAL_ADC_Start_DMA+0x1d8>)
 8004978:	64da      	str	r2, [r3, #76]	; 0x4c
    /* Manage ADC and DMA start: ADC overrun interruption, DMA start, ADC     */
    /* start (in case of SW start):                                           */

    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 800497a:	68fb      	ldr	r3, [r7, #12]
 800497c:	681b      	ldr	r3, [r3, #0]
 800497e:	f06f 0222 	mvn.w	r2, #34	; 0x22
 8004982:	601a      	str	r2, [r3, #0]

    /* Enable ADC overrun interrupt */
    __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8004984:	68fb      	ldr	r3, [r7, #12]
 8004986:	681b      	ldr	r3, [r3, #0]
 8004988:	685a      	ldr	r2, [r3, #4]
 800498a:	68fb      	ldr	r3, [r7, #12]
 800498c:	681b      	ldr	r3, [r3, #0]
 800498e:	f042 6280 	orr.w	r2, r2, #67108864	; 0x4000000
 8004992:	605a      	str	r2, [r3, #4]

    /* Enable ADC DMA mode */
    hadc->Instance->CR2 |= ADC_CR2_DMA;
 8004994:	68fb      	ldr	r3, [r7, #12]
 8004996:	681b      	ldr	r3, [r3, #0]
 8004998:	689a      	ldr	r2, [r3, #8]
 800499a:	68fb      	ldr	r3, [r7, #12]
 800499c:	681b      	ldr	r3, [r3, #0]
 800499e:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80049a2:	609a      	str	r2, [r3, #8]

    /* Start the DMA channel */
    HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 80049a4:	68fb      	ldr	r3, [r7, #12]
 80049a6:	6b98      	ldr	r0, [r3, #56]	; 0x38
 80049a8:	68fb      	ldr	r3, [r7, #12]
 80049aa:	681b      	ldr	r3, [r3, #0]
 80049ac:	334c      	adds	r3, #76	; 0x4c
 80049ae:	4619      	mov	r1, r3
 80049b0:	68ba      	ldr	r2, [r7, #8]
 80049b2:	687b      	ldr	r3, [r7, #4]
 80049b4:	f000 fcce 	bl	8005354 <HAL_DMA_Start_IT>

    /* Check if Multimode enabled */
    if (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 80049b8:	697b      	ldr	r3, [r7, #20]
 80049ba:	685b      	ldr	r3, [r3, #4]
 80049bc:	f003 031f 	and.w	r3, r3, #31
 80049c0:	2b00      	cmp	r3, #0
 80049c2:	d10f      	bne.n	80049e4 <HAL_ADC_Start_DMA+0x178>
      if ((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
          || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET)
 80049c4:	68fb      	ldr	r3, [r7, #12]
 80049c6:	681b      	ldr	r3, [r3, #0]
 80049c8:	689b      	ldr	r3, [r3, #8]
 80049ca:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 80049ce:	2b00      	cmp	r3, #0
 80049d0:	d129      	bne.n	8004a26 <HAL_ADC_Start_DMA+0x1ba>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 80049d2:	68fb      	ldr	r3, [r7, #12]
 80049d4:	681b      	ldr	r3, [r3, #0]
 80049d6:	689a      	ldr	r2, [r3, #8]
 80049d8:	68fb      	ldr	r3, [r7, #12]
 80049da:	681b      	ldr	r3, [r3, #0]
 80049dc:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 80049e0:	609a      	str	r2, [r3, #8]
 80049e2:	e020      	b.n	8004a26 <HAL_ADC_Start_DMA+0x1ba>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if ((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 80049e4:	68fb      	ldr	r3, [r7, #12]
 80049e6:	681b      	ldr	r3, [r3, #0]
 80049e8:	4a17      	ldr	r2, [pc, #92]	; (8004a48 <HAL_ADC_Start_DMA+0x1dc>)
 80049ea:	4293      	cmp	r3, r2
 80049ec:	d11b      	bne.n	8004a26 <HAL_ADC_Start_DMA+0x1ba>
 80049ee:	68fb      	ldr	r3, [r7, #12]
 80049f0:	681b      	ldr	r3, [r3, #0]
 80049f2:	689b      	ldr	r3, [r3, #8]
 80049f4:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 80049f8:	2b00      	cmp	r3, #0
 80049fa:	d114      	bne.n	8004a26 <HAL_ADC_Start_DMA+0x1ba>
      {
        /* Enable the selected ADC software conversion for regular group */
        hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 80049fc:	68fb      	ldr	r3, [r7, #12]
 80049fe:	681b      	ldr	r3, [r3, #0]
 8004a00:	689a      	ldr	r2, [r3, #8]
 8004a02:	68fb      	ldr	r3, [r7, #12]
 8004a04:	681b      	ldr	r3, [r3, #0]
 8004a06:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8004a0a:	609a      	str	r2, [r3, #8]
 8004a0c:	e00b      	b.n	8004a26 <HAL_ADC_Start_DMA+0x1ba>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004a0e:	68fb      	ldr	r3, [r7, #12]
 8004a10:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004a12:	f043 0210 	orr.w	r2, r3, #16
 8004a16:	68fb      	ldr	r3, [r7, #12]
 8004a18:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004a1a:	68fb      	ldr	r3, [r7, #12]
 8004a1c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004a1e:	f043 0201 	orr.w	r2, r3, #1
 8004a22:	68fb      	ldr	r3, [r7, #12]
 8004a24:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Return function status */
  return HAL_OK;
 8004a26:	2300      	movs	r3, #0
}
 8004a28:	4618      	mov	r0, r3
 8004a2a:	3718      	adds	r7, #24
 8004a2c:	46bd      	mov	sp, r7
 8004a2e:	bd80      	pop	{r7, pc}
 8004a30:	2000000c 	.word	0x2000000c
 8004a34:	431bde83 	.word	0x431bde83
 8004a38:	40012300 	.word	0x40012300
 8004a3c:	08004ed1 	.word	0x08004ed1
 8004a40:	08004f8b 	.word	0x08004f8b
 8004a44:	08004fa7 	.word	0x08004fa7
 8004a48:	40012000 	.word	0x40012000

08004a4c <HAL_ADC_ConvHalfCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef *hadc)
{
 8004a4c:	b480      	push	{r7}
 8004a4e:	b083      	sub	sp, #12
 8004a50:	af00      	add	r7, sp, #0
 8004a52:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvHalfCpltCallback could be implemented in the user file
   */
}
 8004a54:	bf00      	nop
 8004a56:	370c      	adds	r7, #12
 8004a58:	46bd      	mov	sp, r7
 8004a5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a5e:	4770      	bx	lr

08004a60 <HAL_ADC_ErrorCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8004a60:	b480      	push	{r7}
 8004a62:	b083      	sub	sp, #12
 8004a64:	af00      	add	r7, sp, #0
 8004a66:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ErrorCallback could be implemented in the user file
   */
}
 8004a68:	bf00      	nop
 8004a6a:	370c      	adds	r7, #12
 8004a6c:	46bd      	mov	sp, r7
 8004a6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a72:	4770      	bx	lr

08004a74 <HAL_ADC_ConfigChannel>:
*         the configuration information for the specified ADC.
* @param  sConfig ADC configuration structure.
* @retval HAL status
*/
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 8004a74:	b480      	push	{r7}
 8004a76:	b085      	sub	sp, #20
 8004a78:	af00      	add	r7, sp, #0
 8004a7a:	6078      	str	r0, [r7, #4]
 8004a7c:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 8004a7e:	2300      	movs	r3, #0
 8004a80:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));

  /* Process locked */
  __HAL_LOCK(hadc);
 8004a82:	687b      	ldr	r3, [r7, #4]
 8004a84:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004a88:	2b01      	cmp	r3, #1
 8004a8a:	d101      	bne.n	8004a90 <HAL_ADC_ConfigChannel+0x1c>
 8004a8c:	2302      	movs	r3, #2
 8004a8e:	e113      	b.n	8004cb8 <HAL_ADC_ConfigChannel+0x244>
 8004a90:	687b      	ldr	r3, [r7, #4]
 8004a92:	2201      	movs	r2, #1
 8004a94:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8004a98:	683b      	ldr	r3, [r7, #0]
 8004a9a:	681b      	ldr	r3, [r3, #0]
 8004a9c:	2b09      	cmp	r3, #9
 8004a9e:	d925      	bls.n	8004aec <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8004aa0:	687b      	ldr	r3, [r7, #4]
 8004aa2:	681b      	ldr	r3, [r3, #0]
 8004aa4:	68d9      	ldr	r1, [r3, #12]
 8004aa6:	683b      	ldr	r3, [r7, #0]
 8004aa8:	681b      	ldr	r3, [r3, #0]
 8004aaa:	b29b      	uxth	r3, r3
 8004aac:	461a      	mov	r2, r3
 8004aae:	4613      	mov	r3, r2
 8004ab0:	005b      	lsls	r3, r3, #1
 8004ab2:	4413      	add	r3, r2
 8004ab4:	3b1e      	subs	r3, #30
 8004ab6:	2207      	movs	r2, #7
 8004ab8:	fa02 f303 	lsl.w	r3, r2, r3
 8004abc:	43da      	mvns	r2, r3
 8004abe:	687b      	ldr	r3, [r7, #4]
 8004ac0:	681b      	ldr	r3, [r3, #0]
 8004ac2:	400a      	ands	r2, r1
 8004ac4:	60da      	str	r2, [r3, #12]

    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8004ac6:	687b      	ldr	r3, [r7, #4]
 8004ac8:	681b      	ldr	r3, [r3, #0]
 8004aca:	68d9      	ldr	r1, [r3, #12]
 8004acc:	683b      	ldr	r3, [r7, #0]
 8004ace:	689a      	ldr	r2, [r3, #8]
 8004ad0:	683b      	ldr	r3, [r7, #0]
 8004ad2:	681b      	ldr	r3, [r3, #0]
 8004ad4:	b29b      	uxth	r3, r3
 8004ad6:	4618      	mov	r0, r3
 8004ad8:	4603      	mov	r3, r0
 8004ada:	005b      	lsls	r3, r3, #1
 8004adc:	4403      	add	r3, r0
 8004ade:	3b1e      	subs	r3, #30
 8004ae0:	409a      	lsls	r2, r3
 8004ae2:	687b      	ldr	r3, [r7, #4]
 8004ae4:	681b      	ldr	r3, [r3, #0]
 8004ae6:	430a      	orrs	r2, r1
 8004ae8:	60da      	str	r2, [r3, #12]
 8004aea:	e022      	b.n	8004b32 <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8004aec:	687b      	ldr	r3, [r7, #4]
 8004aee:	681b      	ldr	r3, [r3, #0]
 8004af0:	6919      	ldr	r1, [r3, #16]
 8004af2:	683b      	ldr	r3, [r7, #0]
 8004af4:	681b      	ldr	r3, [r3, #0]
 8004af6:	b29b      	uxth	r3, r3
 8004af8:	461a      	mov	r2, r3
 8004afa:	4613      	mov	r3, r2
 8004afc:	005b      	lsls	r3, r3, #1
 8004afe:	4413      	add	r3, r2
 8004b00:	2207      	movs	r2, #7
 8004b02:	fa02 f303 	lsl.w	r3, r2, r3
 8004b06:	43da      	mvns	r2, r3
 8004b08:	687b      	ldr	r3, [r7, #4]
 8004b0a:	681b      	ldr	r3, [r3, #0]
 8004b0c:	400a      	ands	r2, r1
 8004b0e:	611a      	str	r2, [r3, #16]

    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8004b10:	687b      	ldr	r3, [r7, #4]
 8004b12:	681b      	ldr	r3, [r3, #0]
 8004b14:	6919      	ldr	r1, [r3, #16]
 8004b16:	683b      	ldr	r3, [r7, #0]
 8004b18:	689a      	ldr	r2, [r3, #8]
 8004b1a:	683b      	ldr	r3, [r7, #0]
 8004b1c:	681b      	ldr	r3, [r3, #0]
 8004b1e:	b29b      	uxth	r3, r3
 8004b20:	4618      	mov	r0, r3
 8004b22:	4603      	mov	r3, r0
 8004b24:	005b      	lsls	r3, r3, #1
 8004b26:	4403      	add	r3, r0
 8004b28:	409a      	lsls	r2, r3
 8004b2a:	687b      	ldr	r3, [r7, #4]
 8004b2c:	681b      	ldr	r3, [r3, #0]
 8004b2e:	430a      	orrs	r2, r1
 8004b30:	611a      	str	r2, [r3, #16]
  }

  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8004b32:	683b      	ldr	r3, [r7, #0]
 8004b34:	685b      	ldr	r3, [r3, #4]
 8004b36:	2b06      	cmp	r3, #6
 8004b38:	d824      	bhi.n	8004b84 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8004b3a:	687b      	ldr	r3, [r7, #4]
 8004b3c:	681b      	ldr	r3, [r3, #0]
 8004b3e:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8004b40:	683b      	ldr	r3, [r7, #0]
 8004b42:	685a      	ldr	r2, [r3, #4]
 8004b44:	4613      	mov	r3, r2
 8004b46:	009b      	lsls	r3, r3, #2
 8004b48:	4413      	add	r3, r2
 8004b4a:	3b05      	subs	r3, #5
 8004b4c:	221f      	movs	r2, #31
 8004b4e:	fa02 f303 	lsl.w	r3, r2, r3
 8004b52:	43da      	mvns	r2, r3
 8004b54:	687b      	ldr	r3, [r7, #4]
 8004b56:	681b      	ldr	r3, [r3, #0]
 8004b58:	400a      	ands	r2, r1
 8004b5a:	635a      	str	r2, [r3, #52]	; 0x34

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8004b5c:	687b      	ldr	r3, [r7, #4]
 8004b5e:	681b      	ldr	r3, [r3, #0]
 8004b60:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8004b62:	683b      	ldr	r3, [r7, #0]
 8004b64:	681b      	ldr	r3, [r3, #0]
 8004b66:	b29b      	uxth	r3, r3
 8004b68:	4618      	mov	r0, r3
 8004b6a:	683b      	ldr	r3, [r7, #0]
 8004b6c:	685a      	ldr	r2, [r3, #4]
 8004b6e:	4613      	mov	r3, r2
 8004b70:	009b      	lsls	r3, r3, #2
 8004b72:	4413      	add	r3, r2
 8004b74:	3b05      	subs	r3, #5
 8004b76:	fa00 f203 	lsl.w	r2, r0, r3
 8004b7a:	687b      	ldr	r3, [r7, #4]
 8004b7c:	681b      	ldr	r3, [r3, #0]
 8004b7e:	430a      	orrs	r2, r1
 8004b80:	635a      	str	r2, [r3, #52]	; 0x34
 8004b82:	e04c      	b.n	8004c1e <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8004b84:	683b      	ldr	r3, [r7, #0]
 8004b86:	685b      	ldr	r3, [r3, #4]
 8004b88:	2b0c      	cmp	r3, #12
 8004b8a:	d824      	bhi.n	8004bd6 <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8004b8c:	687b      	ldr	r3, [r7, #4]
 8004b8e:	681b      	ldr	r3, [r3, #0]
 8004b90:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8004b92:	683b      	ldr	r3, [r7, #0]
 8004b94:	685a      	ldr	r2, [r3, #4]
 8004b96:	4613      	mov	r3, r2
 8004b98:	009b      	lsls	r3, r3, #2
 8004b9a:	4413      	add	r3, r2
 8004b9c:	3b23      	subs	r3, #35	; 0x23
 8004b9e:	221f      	movs	r2, #31
 8004ba0:	fa02 f303 	lsl.w	r3, r2, r3
 8004ba4:	43da      	mvns	r2, r3
 8004ba6:	687b      	ldr	r3, [r7, #4]
 8004ba8:	681b      	ldr	r3, [r3, #0]
 8004baa:	400a      	ands	r2, r1
 8004bac:	631a      	str	r2, [r3, #48]	; 0x30

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8004bae:	687b      	ldr	r3, [r7, #4]
 8004bb0:	681b      	ldr	r3, [r3, #0]
 8004bb2:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8004bb4:	683b      	ldr	r3, [r7, #0]
 8004bb6:	681b      	ldr	r3, [r3, #0]
 8004bb8:	b29b      	uxth	r3, r3
 8004bba:	4618      	mov	r0, r3
 8004bbc:	683b      	ldr	r3, [r7, #0]
 8004bbe:	685a      	ldr	r2, [r3, #4]
 8004bc0:	4613      	mov	r3, r2
 8004bc2:	009b      	lsls	r3, r3, #2
 8004bc4:	4413      	add	r3, r2
 8004bc6:	3b23      	subs	r3, #35	; 0x23
 8004bc8:	fa00 f203 	lsl.w	r2, r0, r3
 8004bcc:	687b      	ldr	r3, [r7, #4]
 8004bce:	681b      	ldr	r3, [r3, #0]
 8004bd0:	430a      	orrs	r2, r1
 8004bd2:	631a      	str	r2, [r3, #48]	; 0x30
 8004bd4:	e023      	b.n	8004c1e <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8004bd6:	687b      	ldr	r3, [r7, #4]
 8004bd8:	681b      	ldr	r3, [r3, #0]
 8004bda:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8004bdc:	683b      	ldr	r3, [r7, #0]
 8004bde:	685a      	ldr	r2, [r3, #4]
 8004be0:	4613      	mov	r3, r2
 8004be2:	009b      	lsls	r3, r3, #2
 8004be4:	4413      	add	r3, r2
 8004be6:	3b41      	subs	r3, #65	; 0x41
 8004be8:	221f      	movs	r2, #31
 8004bea:	fa02 f303 	lsl.w	r3, r2, r3
 8004bee:	43da      	mvns	r2, r3
 8004bf0:	687b      	ldr	r3, [r7, #4]
 8004bf2:	681b      	ldr	r3, [r3, #0]
 8004bf4:	400a      	ands	r2, r1
 8004bf6:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8004bf8:	687b      	ldr	r3, [r7, #4]
 8004bfa:	681b      	ldr	r3, [r3, #0]
 8004bfc:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8004bfe:	683b      	ldr	r3, [r7, #0]
 8004c00:	681b      	ldr	r3, [r3, #0]
 8004c02:	b29b      	uxth	r3, r3
 8004c04:	4618      	mov	r0, r3
 8004c06:	683b      	ldr	r3, [r7, #0]
 8004c08:	685a      	ldr	r2, [r3, #4]
 8004c0a:	4613      	mov	r3, r2
 8004c0c:	009b      	lsls	r3, r3, #2
 8004c0e:	4413      	add	r3, r2
 8004c10:	3b41      	subs	r3, #65	; 0x41
 8004c12:	fa00 f203 	lsl.w	r2, r0, r3
 8004c16:	687b      	ldr	r3, [r7, #4]
 8004c18:	681b      	ldr	r3, [r3, #0]
 8004c1a:	430a      	orrs	r2, r1
 8004c1c:	62da      	str	r2, [r3, #44]	; 0x2c
  }

  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8004c1e:	4b29      	ldr	r3, [pc, #164]	; (8004cc4 <HAL_ADC_ConfigChannel+0x250>)
 8004c20:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8004c22:	687b      	ldr	r3, [r7, #4]
 8004c24:	681b      	ldr	r3, [r3, #0]
 8004c26:	4a28      	ldr	r2, [pc, #160]	; (8004cc8 <HAL_ADC_ConfigChannel+0x254>)
 8004c28:	4293      	cmp	r3, r2
 8004c2a:	d10f      	bne.n	8004c4c <HAL_ADC_ConfigChannel+0x1d8>
 8004c2c:	683b      	ldr	r3, [r7, #0]
 8004c2e:	681b      	ldr	r3, [r3, #0]
 8004c30:	2b12      	cmp	r3, #18
 8004c32:	d10b      	bne.n	8004c4c <HAL_ADC_ConfigChannel+0x1d8>
  {
    /* Disable the TEMPSENSOR channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
 8004c34:	68fb      	ldr	r3, [r7, #12]
 8004c36:	685b      	ldr	r3, [r3, #4]
 8004c38:	f423 0200 	bic.w	r2, r3, #8388608	; 0x800000
 8004c3c:	68fb      	ldr	r3, [r7, #12]
 8004c3e:	605a      	str	r2, [r3, #4]
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8004c40:	68fb      	ldr	r3, [r7, #12]
 8004c42:	685b      	ldr	r3, [r3, #4]
 8004c44:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 8004c48:	68fb      	ldr	r3, [r7, #12]
 8004c4a:	605a      	str	r2, [r3, #4]
  }

  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8004c4c:	687b      	ldr	r3, [r7, #4]
 8004c4e:	681b      	ldr	r3, [r3, #0]
 8004c50:	4a1d      	ldr	r2, [pc, #116]	; (8004cc8 <HAL_ADC_ConfigChannel+0x254>)
 8004c52:	4293      	cmp	r3, r2
 8004c54:	d12b      	bne.n	8004cae <HAL_ADC_ConfigChannel+0x23a>
 8004c56:	683b      	ldr	r3, [r7, #0]
 8004c58:	681b      	ldr	r3, [r3, #0]
 8004c5a:	4a1c      	ldr	r2, [pc, #112]	; (8004ccc <HAL_ADC_ConfigChannel+0x258>)
 8004c5c:	4293      	cmp	r3, r2
 8004c5e:	d003      	beq.n	8004c68 <HAL_ADC_ConfigChannel+0x1f4>
 8004c60:	683b      	ldr	r3, [r7, #0]
 8004c62:	681b      	ldr	r3, [r3, #0]
 8004c64:	2b11      	cmp	r3, #17
 8004c66:	d122      	bne.n	8004cae <HAL_ADC_ConfigChannel+0x23a>
  {
    /* Disable the VBAT channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
 8004c68:	68fb      	ldr	r3, [r7, #12]
 8004c6a:	685b      	ldr	r3, [r3, #4]
 8004c6c:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 8004c70:	68fb      	ldr	r3, [r7, #12]
 8004c72:	605a      	str	r2, [r3, #4]
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8004c74:	68fb      	ldr	r3, [r7, #12]
 8004c76:	685b      	ldr	r3, [r3, #4]
 8004c78:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 8004c7c:	68fb      	ldr	r3, [r7, #12]
 8004c7e:	605a      	str	r2, [r3, #4]

    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8004c80:	683b      	ldr	r3, [r7, #0]
 8004c82:	681b      	ldr	r3, [r3, #0]
 8004c84:	4a11      	ldr	r2, [pc, #68]	; (8004ccc <HAL_ADC_ConfigChannel+0x258>)
 8004c86:	4293      	cmp	r3, r2
 8004c88:	d111      	bne.n	8004cae <HAL_ADC_ConfigChannel+0x23a>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8004c8a:	4b11      	ldr	r3, [pc, #68]	; (8004cd0 <HAL_ADC_ConfigChannel+0x25c>)
 8004c8c:	681b      	ldr	r3, [r3, #0]
 8004c8e:	4a11      	ldr	r2, [pc, #68]	; (8004cd4 <HAL_ADC_ConfigChannel+0x260>)
 8004c90:	fba2 2303 	umull	r2, r3, r2, r3
 8004c94:	0c9a      	lsrs	r2, r3, #18
 8004c96:	4613      	mov	r3, r2
 8004c98:	009b      	lsls	r3, r3, #2
 8004c9a:	4413      	add	r3, r2
 8004c9c:	005b      	lsls	r3, r3, #1
 8004c9e:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 8004ca0:	e002      	b.n	8004ca8 <HAL_ADC_ConfigChannel+0x234>
      {
        counter--;
 8004ca2:	68bb      	ldr	r3, [r7, #8]
 8004ca4:	3b01      	subs	r3, #1
 8004ca6:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 8004ca8:	68bb      	ldr	r3, [r7, #8]
 8004caa:	2b00      	cmp	r3, #0
 8004cac:	d1f9      	bne.n	8004ca2 <HAL_ADC_ConfigChannel+0x22e>
      }
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8004cae:	687b      	ldr	r3, [r7, #4]
 8004cb0:	2200      	movs	r2, #0
 8004cb2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return HAL_OK;
 8004cb6:	2300      	movs	r3, #0
}
 8004cb8:	4618      	mov	r0, r3
 8004cba:	3714      	adds	r7, #20
 8004cbc:	46bd      	mov	sp, r7
 8004cbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cc2:	4770      	bx	lr
 8004cc4:	40012300 	.word	0x40012300
 8004cc8:	40012000 	.word	0x40012000
 8004ccc:	10000012 	.word	0x10000012
 8004cd0:	2000000c 	.word	0x2000000c
 8004cd4:	431bde83 	.word	0x431bde83

08004cd8 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef *hadc)
{
 8004cd8:	b480      	push	{r7}
 8004cda:	b085      	sub	sp, #20
 8004cdc:	af00      	add	r7, sp, #0
 8004cde:	6078      	str	r0, [r7, #4]

  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8004ce0:	4b79      	ldr	r3, [pc, #484]	; (8004ec8 <ADC_Init+0x1f0>)
 8004ce2:	60fb      	str	r3, [r7, #12]

  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8004ce4:	68fb      	ldr	r3, [r7, #12]
 8004ce6:	685b      	ldr	r3, [r3, #4]
 8004ce8:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8004cec:	68fb      	ldr	r3, [r7, #12]
 8004cee:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8004cf0:	68fb      	ldr	r3, [r7, #12]
 8004cf2:	685a      	ldr	r2, [r3, #4]
 8004cf4:	687b      	ldr	r3, [r7, #4]
 8004cf6:	685b      	ldr	r3, [r3, #4]
 8004cf8:	431a      	orrs	r2, r3
 8004cfa:	68fb      	ldr	r3, [r7, #12]
 8004cfc:	605a      	str	r2, [r3, #4]

  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8004cfe:	687b      	ldr	r3, [r7, #4]
 8004d00:	681b      	ldr	r3, [r3, #0]
 8004d02:	685a      	ldr	r2, [r3, #4]
 8004d04:	687b      	ldr	r3, [r7, #4]
 8004d06:	681b      	ldr	r3, [r3, #0]
 8004d08:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8004d0c:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8004d0e:	687b      	ldr	r3, [r7, #4]
 8004d10:	681b      	ldr	r3, [r3, #0]
 8004d12:	6859      	ldr	r1, [r3, #4]
 8004d14:	687b      	ldr	r3, [r7, #4]
 8004d16:	691b      	ldr	r3, [r3, #16]
 8004d18:	021a      	lsls	r2, r3, #8
 8004d1a:	687b      	ldr	r3, [r7, #4]
 8004d1c:	681b      	ldr	r3, [r3, #0]
 8004d1e:	430a      	orrs	r2, r1
 8004d20:	605a      	str	r2, [r3, #4]

  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8004d22:	687b      	ldr	r3, [r7, #4]
 8004d24:	681b      	ldr	r3, [r3, #0]
 8004d26:	685a      	ldr	r2, [r3, #4]
 8004d28:	687b      	ldr	r3, [r7, #4]
 8004d2a:	681b      	ldr	r3, [r3, #0]
 8004d2c:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 8004d30:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8004d32:	687b      	ldr	r3, [r7, #4]
 8004d34:	681b      	ldr	r3, [r3, #0]
 8004d36:	6859      	ldr	r1, [r3, #4]
 8004d38:	687b      	ldr	r3, [r7, #4]
 8004d3a:	689a      	ldr	r2, [r3, #8]
 8004d3c:	687b      	ldr	r3, [r7, #4]
 8004d3e:	681b      	ldr	r3, [r3, #0]
 8004d40:	430a      	orrs	r2, r1
 8004d42:	605a      	str	r2, [r3, #4]

  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8004d44:	687b      	ldr	r3, [r7, #4]
 8004d46:	681b      	ldr	r3, [r3, #0]
 8004d48:	689a      	ldr	r2, [r3, #8]
 8004d4a:	687b      	ldr	r3, [r7, #4]
 8004d4c:	681b      	ldr	r3, [r3, #0]
 8004d4e:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8004d52:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8004d54:	687b      	ldr	r3, [r7, #4]
 8004d56:	681b      	ldr	r3, [r3, #0]
 8004d58:	6899      	ldr	r1, [r3, #8]
 8004d5a:	687b      	ldr	r3, [r7, #4]
 8004d5c:	68da      	ldr	r2, [r3, #12]
 8004d5e:	687b      	ldr	r3, [r7, #4]
 8004d60:	681b      	ldr	r3, [r3, #0]
 8004d62:	430a      	orrs	r2, r1
 8004d64:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8004d66:	687b      	ldr	r3, [r7, #4]
 8004d68:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004d6a:	4a58      	ldr	r2, [pc, #352]	; (8004ecc <ADC_Init+0x1f4>)
 8004d6c:	4293      	cmp	r3, r2
 8004d6e:	d022      	beq.n	8004db6 <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8004d70:	687b      	ldr	r3, [r7, #4]
 8004d72:	681b      	ldr	r3, [r3, #0]
 8004d74:	689a      	ldr	r2, [r3, #8]
 8004d76:	687b      	ldr	r3, [r7, #4]
 8004d78:	681b      	ldr	r3, [r3, #0]
 8004d7a:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8004d7e:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8004d80:	687b      	ldr	r3, [r7, #4]
 8004d82:	681b      	ldr	r3, [r3, #0]
 8004d84:	6899      	ldr	r1, [r3, #8]
 8004d86:	687b      	ldr	r3, [r7, #4]
 8004d88:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8004d8a:	687b      	ldr	r3, [r7, #4]
 8004d8c:	681b      	ldr	r3, [r3, #0]
 8004d8e:	430a      	orrs	r2, r1
 8004d90:	609a      	str	r2, [r3, #8]

    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8004d92:	687b      	ldr	r3, [r7, #4]
 8004d94:	681b      	ldr	r3, [r3, #0]
 8004d96:	689a      	ldr	r2, [r3, #8]
 8004d98:	687b      	ldr	r3, [r7, #4]
 8004d9a:	681b      	ldr	r3, [r3, #0]
 8004d9c:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8004da0:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8004da2:	687b      	ldr	r3, [r7, #4]
 8004da4:	681b      	ldr	r3, [r3, #0]
 8004da6:	6899      	ldr	r1, [r3, #8]
 8004da8:	687b      	ldr	r3, [r7, #4]
 8004daa:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004dac:	687b      	ldr	r3, [r7, #4]
 8004dae:	681b      	ldr	r3, [r3, #0]
 8004db0:	430a      	orrs	r2, r1
 8004db2:	609a      	str	r2, [r3, #8]
 8004db4:	e00f      	b.n	8004dd6 <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8004db6:	687b      	ldr	r3, [r7, #4]
 8004db8:	681b      	ldr	r3, [r3, #0]
 8004dba:	689a      	ldr	r2, [r3, #8]
 8004dbc:	687b      	ldr	r3, [r7, #4]
 8004dbe:	681b      	ldr	r3, [r3, #0]
 8004dc0:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8004dc4:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8004dc6:	687b      	ldr	r3, [r7, #4]
 8004dc8:	681b      	ldr	r3, [r3, #0]
 8004dca:	689a      	ldr	r2, [r3, #8]
 8004dcc:	687b      	ldr	r3, [r7, #4]
 8004dce:	681b      	ldr	r3, [r3, #0]
 8004dd0:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8004dd4:	609a      	str	r2, [r3, #8]
  }

  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8004dd6:	687b      	ldr	r3, [r7, #4]
 8004dd8:	681b      	ldr	r3, [r3, #0]
 8004dda:	689a      	ldr	r2, [r3, #8]
 8004ddc:	687b      	ldr	r3, [r7, #4]
 8004dde:	681b      	ldr	r3, [r3, #0]
 8004de0:	f022 0202 	bic.w	r2, r2, #2
 8004de4:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8004de6:	687b      	ldr	r3, [r7, #4]
 8004de8:	681b      	ldr	r3, [r3, #0]
 8004dea:	6899      	ldr	r1, [r3, #8]
 8004dec:	687b      	ldr	r3, [r7, #4]
 8004dee:	7e1b      	ldrb	r3, [r3, #24]
 8004df0:	005a      	lsls	r2, r3, #1
 8004df2:	687b      	ldr	r3, [r7, #4]
 8004df4:	681b      	ldr	r3, [r3, #0]
 8004df6:	430a      	orrs	r2, r1
 8004df8:	609a      	str	r2, [r3, #8]

  if (hadc->Init.DiscontinuousConvMode != DISABLE)
 8004dfa:	687b      	ldr	r3, [r7, #4]
 8004dfc:	f893 3020 	ldrb.w	r3, [r3, #32]
 8004e00:	2b00      	cmp	r3, #0
 8004e02:	d01b      	beq.n	8004e3c <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));

    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8004e04:	687b      	ldr	r3, [r7, #4]
 8004e06:	681b      	ldr	r3, [r3, #0]
 8004e08:	685a      	ldr	r2, [r3, #4]
 8004e0a:	687b      	ldr	r3, [r7, #4]
 8004e0c:	681b      	ldr	r3, [r3, #0]
 8004e0e:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8004e12:	605a      	str	r2, [r3, #4]

    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8004e14:	687b      	ldr	r3, [r7, #4]
 8004e16:	681b      	ldr	r3, [r3, #0]
 8004e18:	685a      	ldr	r2, [r3, #4]
 8004e1a:	687b      	ldr	r3, [r7, #4]
 8004e1c:	681b      	ldr	r3, [r3, #0]
 8004e1e:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 8004e22:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8004e24:	687b      	ldr	r3, [r7, #4]
 8004e26:	681b      	ldr	r3, [r3, #0]
 8004e28:	6859      	ldr	r1, [r3, #4]
 8004e2a:	687b      	ldr	r3, [r7, #4]
 8004e2c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004e2e:	3b01      	subs	r3, #1
 8004e30:	035a      	lsls	r2, r3, #13
 8004e32:	687b      	ldr	r3, [r7, #4]
 8004e34:	681b      	ldr	r3, [r3, #0]
 8004e36:	430a      	orrs	r2, r1
 8004e38:	605a      	str	r2, [r3, #4]
 8004e3a:	e007      	b.n	8004e4c <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8004e3c:	687b      	ldr	r3, [r7, #4]
 8004e3e:	681b      	ldr	r3, [r3, #0]
 8004e40:	685a      	ldr	r2, [r3, #4]
 8004e42:	687b      	ldr	r3, [r7, #4]
 8004e44:	681b      	ldr	r3, [r3, #0]
 8004e46:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8004e4a:	605a      	str	r2, [r3, #4]
  }

  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8004e4c:	687b      	ldr	r3, [r7, #4]
 8004e4e:	681b      	ldr	r3, [r3, #0]
 8004e50:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004e52:	687b      	ldr	r3, [r7, #4]
 8004e54:	681b      	ldr	r3, [r3, #0]
 8004e56:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 8004e5a:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8004e5c:	687b      	ldr	r3, [r7, #4]
 8004e5e:	681b      	ldr	r3, [r3, #0]
 8004e60:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8004e62:	687b      	ldr	r3, [r7, #4]
 8004e64:	69db      	ldr	r3, [r3, #28]
 8004e66:	3b01      	subs	r3, #1
 8004e68:	051a      	lsls	r2, r3, #20
 8004e6a:	687b      	ldr	r3, [r7, #4]
 8004e6c:	681b      	ldr	r3, [r3, #0]
 8004e6e:	430a      	orrs	r2, r1
 8004e70:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8004e72:	687b      	ldr	r3, [r7, #4]
 8004e74:	681b      	ldr	r3, [r3, #0]
 8004e76:	689a      	ldr	r2, [r3, #8]
 8004e78:	687b      	ldr	r3, [r7, #4]
 8004e7a:	681b      	ldr	r3, [r3, #0]
 8004e7c:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8004e80:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8004e82:	687b      	ldr	r3, [r7, #4]
 8004e84:	681b      	ldr	r3, [r3, #0]
 8004e86:	6899      	ldr	r1, [r3, #8]
 8004e88:	687b      	ldr	r3, [r7, #4]
 8004e8a:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8004e8e:	025a      	lsls	r2, r3, #9
 8004e90:	687b      	ldr	r3, [r7, #4]
 8004e92:	681b      	ldr	r3, [r3, #0]
 8004e94:	430a      	orrs	r2, r1
 8004e96:	609a      	str	r2, [r3, #8]

  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8004e98:	687b      	ldr	r3, [r7, #4]
 8004e9a:	681b      	ldr	r3, [r3, #0]
 8004e9c:	689a      	ldr	r2, [r3, #8]
 8004e9e:	687b      	ldr	r3, [r7, #4]
 8004ea0:	681b      	ldr	r3, [r3, #0]
 8004ea2:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004ea6:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8004ea8:	687b      	ldr	r3, [r7, #4]
 8004eaa:	681b      	ldr	r3, [r3, #0]
 8004eac:	6899      	ldr	r1, [r3, #8]
 8004eae:	687b      	ldr	r3, [r7, #4]
 8004eb0:	695b      	ldr	r3, [r3, #20]
 8004eb2:	029a      	lsls	r2, r3, #10
 8004eb4:	687b      	ldr	r3, [r7, #4]
 8004eb6:	681b      	ldr	r3, [r3, #0]
 8004eb8:	430a      	orrs	r2, r1
 8004eba:	609a      	str	r2, [r3, #8]
}
 8004ebc:	bf00      	nop
 8004ebe:	3714      	adds	r7, #20
 8004ec0:	46bd      	mov	sp, r7
 8004ec2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ec6:	4770      	bx	lr
 8004ec8:	40012300 	.word	0x40012300
 8004ecc:	0f000001 	.word	0x0f000001

08004ed0 <ADC_DMAConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 8004ed0:	b580      	push	{r7, lr}
 8004ed2:	b084      	sub	sp, #16
 8004ed4:	af00      	add	r7, sp, #0
 8004ed6:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004ed8:	687b      	ldr	r3, [r7, #4]
 8004eda:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004edc:	60fb      	str	r3, [r7, #12]

  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 8004ede:	68fb      	ldr	r3, [r7, #12]
 8004ee0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004ee2:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8004ee6:	2b00      	cmp	r3, #0
 8004ee8:	d13c      	bne.n	8004f64 <ADC_DMAConvCplt+0x94>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8004eea:	68fb      	ldr	r3, [r7, #12]
 8004eec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004eee:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8004ef2:	68fb      	ldr	r3, [r7, #12]
 8004ef4:	641a      	str	r2, [r3, #64]	; 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8004ef6:	68fb      	ldr	r3, [r7, #12]
 8004ef8:	681b      	ldr	r3, [r3, #0]
 8004efa:	689b      	ldr	r3, [r3, #8]
 8004efc:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8004f00:	2b00      	cmp	r3, #0
 8004f02:	d12b      	bne.n	8004f5c <ADC_DMAConvCplt+0x8c>
        (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8004f04:	68fb      	ldr	r3, [r7, #12]
 8004f06:	7e1b      	ldrb	r3, [r3, #24]
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8004f08:	2b00      	cmp	r3, #0
 8004f0a:	d127      	bne.n	8004f5c <ADC_DMAConvCplt+0x8c>
        (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8004f0c:	68fb      	ldr	r3, [r7, #12]
 8004f0e:	681b      	ldr	r3, [r3, #0]
 8004f10:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004f12:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
        (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8004f16:	2b00      	cmp	r3, #0
 8004f18:	d006      	beq.n	8004f28 <ADC_DMAConvCplt+0x58>
         HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)))
 8004f1a:	68fb      	ldr	r3, [r7, #12]
 8004f1c:	681b      	ldr	r3, [r3, #0]
 8004f1e:	689b      	ldr	r3, [r3, #8]
 8004f20:	f403 6380 	and.w	r3, r3, #1024	; 0x400
        (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8004f24:	2b00      	cmp	r3, #0
 8004f26:	d119      	bne.n	8004f5c <ADC_DMAConvCplt+0x8c>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8004f28:	68fb      	ldr	r3, [r7, #12]
 8004f2a:	681b      	ldr	r3, [r3, #0]
 8004f2c:	685a      	ldr	r2, [r3, #4]
 8004f2e:	68fb      	ldr	r3, [r7, #12]
 8004f30:	681b      	ldr	r3, [r3, #0]
 8004f32:	f022 0220 	bic.w	r2, r2, #32
 8004f36:	605a      	str	r2, [r3, #4]

      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8004f38:	68fb      	ldr	r3, [r7, #12]
 8004f3a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004f3c:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8004f40:	68fb      	ldr	r3, [r7, #12]
 8004f42:	641a      	str	r2, [r3, #64]	; 0x40

      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8004f44:	68fb      	ldr	r3, [r7, #12]
 8004f46:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004f48:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8004f4c:	2b00      	cmp	r3, #0
 8004f4e:	d105      	bne.n	8004f5c <ADC_DMAConvCplt+0x8c>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8004f50:	68fb      	ldr	r3, [r7, #12]
 8004f52:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004f54:	f043 0201 	orr.w	r2, r3, #1
 8004f58:	68fb      	ldr	r3, [r7, #12]
 8004f5a:	641a      	str	r2, [r3, #64]	; 0x40

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8004f5c:	68f8      	ldr	r0, [r7, #12]
 8004f5e:	f7fc fd39 	bl	80019d4 <HAL_ADC_ConvCpltCallback>
    {
      /* Call DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 8004f62:	e00e      	b.n	8004f82 <ADC_DMAConvCplt+0xb2>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 8004f64:	68fb      	ldr	r3, [r7, #12]
 8004f66:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004f68:	f003 0310 	and.w	r3, r3, #16
 8004f6c:	2b00      	cmp	r3, #0
 8004f6e:	d003      	beq.n	8004f78 <ADC_DMAConvCplt+0xa8>
      HAL_ADC_ErrorCallback(hadc);
 8004f70:	68f8      	ldr	r0, [r7, #12]
 8004f72:	f7ff fd75 	bl	8004a60 <HAL_ADC_ErrorCallback>
}
 8004f76:	e004      	b.n	8004f82 <ADC_DMAConvCplt+0xb2>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 8004f78:	68fb      	ldr	r3, [r7, #12]
 8004f7a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004f7c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004f7e:	6878      	ldr	r0, [r7, #4]
 8004f80:	4798      	blx	r3
}
 8004f82:	bf00      	nop
 8004f84:	3710      	adds	r7, #16
 8004f86:	46bd      	mov	sp, r7
 8004f88:	bd80      	pop	{r7, pc}

08004f8a <ADC_DMAHalfConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 8004f8a:	b580      	push	{r7, lr}
 8004f8c:	b084      	sub	sp, #16
 8004f8e:	af00      	add	r7, sp, #0
 8004f90:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004f92:	687b      	ldr	r3, [r7, #4]
 8004f94:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004f96:	60fb      	str	r3, [r7, #12]
  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8004f98:	68f8      	ldr	r0, [r7, #12]
 8004f9a:	f7ff fd57 	bl	8004a4c <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8004f9e:	bf00      	nop
 8004fa0:	3710      	adds	r7, #16
 8004fa2:	46bd      	mov	sp, r7
 8004fa4:	bd80      	pop	{r7, pc}

08004fa6 <ADC_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)
{
 8004fa6:	b580      	push	{r7, lr}
 8004fa8:	b084      	sub	sp, #16
 8004faa:	af00      	add	r7, sp, #0
 8004fac:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004fae:	687b      	ldr	r3, [r7, #4]
 8004fb0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004fb2:	60fb      	str	r3, [r7, #12]
  hadc->State = HAL_ADC_STATE_ERROR_DMA;
 8004fb4:	68fb      	ldr	r3, [r7, #12]
 8004fb6:	2240      	movs	r2, #64	; 0x40
 8004fb8:	641a      	str	r2, [r3, #64]	; 0x40
  /* Set ADC error code to DMA error */
  hadc->ErrorCode |= HAL_ADC_ERROR_DMA;
 8004fba:	68fb      	ldr	r3, [r7, #12]
 8004fbc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004fbe:	f043 0204 	orr.w	r2, r3, #4
 8004fc2:	68fb      	ldr	r3, [r7, #12]
 8004fc4:	645a      	str	r2, [r3, #68]	; 0x44
  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8004fc6:	68f8      	ldr	r0, [r7, #12]
 8004fc8:	f7ff fd4a 	bl	8004a60 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8004fcc:	bf00      	nop
 8004fce:	3710      	adds	r7, #16
 8004fd0:	46bd      	mov	sp, r7
 8004fd2:	bd80      	pop	{r7, pc}

08004fd4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004fd4:	b480      	push	{r7}
 8004fd6:	b085      	sub	sp, #20
 8004fd8:	af00      	add	r7, sp, #0
 8004fda:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8004fdc:	687b      	ldr	r3, [r7, #4]
 8004fde:	f003 0307 	and.w	r3, r3, #7
 8004fe2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8004fe4:	4b0c      	ldr	r3, [pc, #48]	; (8005018 <__NVIC_SetPriorityGrouping+0x44>)
 8004fe6:	68db      	ldr	r3, [r3, #12]
 8004fe8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8004fea:	68ba      	ldr	r2, [r7, #8]
 8004fec:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8004ff0:	4013      	ands	r3, r2
 8004ff2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8004ff4:	68fb      	ldr	r3, [r7, #12]
 8004ff6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8004ff8:	68bb      	ldr	r3, [r7, #8]
 8004ffa:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8004ffc:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8005000:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8005004:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8005006:	4a04      	ldr	r2, [pc, #16]	; (8005018 <__NVIC_SetPriorityGrouping+0x44>)
 8005008:	68bb      	ldr	r3, [r7, #8]
 800500a:	60d3      	str	r3, [r2, #12]
}
 800500c:	bf00      	nop
 800500e:	3714      	adds	r7, #20
 8005010:	46bd      	mov	sp, r7
 8005012:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005016:	4770      	bx	lr
 8005018:	e000ed00 	.word	0xe000ed00

0800501c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800501c:	b480      	push	{r7}
 800501e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8005020:	4b04      	ldr	r3, [pc, #16]	; (8005034 <__NVIC_GetPriorityGrouping+0x18>)
 8005022:	68db      	ldr	r3, [r3, #12]
 8005024:	0a1b      	lsrs	r3, r3, #8
 8005026:	f003 0307 	and.w	r3, r3, #7
}
 800502a:	4618      	mov	r0, r3
 800502c:	46bd      	mov	sp, r7
 800502e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005032:	4770      	bx	lr
 8005034:	e000ed00 	.word	0xe000ed00

08005038 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8005038:	b480      	push	{r7}
 800503a:	b083      	sub	sp, #12
 800503c:	af00      	add	r7, sp, #0
 800503e:	4603      	mov	r3, r0
 8005040:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8005042:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005046:	2b00      	cmp	r3, #0
 8005048:	db0b      	blt.n	8005062 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800504a:	79fb      	ldrb	r3, [r7, #7]
 800504c:	f003 021f 	and.w	r2, r3, #31
 8005050:	4907      	ldr	r1, [pc, #28]	; (8005070 <__NVIC_EnableIRQ+0x38>)
 8005052:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005056:	095b      	lsrs	r3, r3, #5
 8005058:	2001      	movs	r0, #1
 800505a:	fa00 f202 	lsl.w	r2, r0, r2
 800505e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8005062:	bf00      	nop
 8005064:	370c      	adds	r7, #12
 8005066:	46bd      	mov	sp, r7
 8005068:	f85d 7b04 	ldr.w	r7, [sp], #4
 800506c:	4770      	bx	lr
 800506e:	bf00      	nop
 8005070:	e000e100 	.word	0xe000e100

08005074 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8005074:	b480      	push	{r7}
 8005076:	b083      	sub	sp, #12
 8005078:	af00      	add	r7, sp, #0
 800507a:	4603      	mov	r3, r0
 800507c:	6039      	str	r1, [r7, #0]
 800507e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8005080:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005084:	2b00      	cmp	r3, #0
 8005086:	db0a      	blt.n	800509e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005088:	683b      	ldr	r3, [r7, #0]
 800508a:	b2da      	uxtb	r2, r3
 800508c:	490c      	ldr	r1, [pc, #48]	; (80050c0 <__NVIC_SetPriority+0x4c>)
 800508e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005092:	0112      	lsls	r2, r2, #4
 8005094:	b2d2      	uxtb	r2, r2
 8005096:	440b      	add	r3, r1
 8005098:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800509c:	e00a      	b.n	80050b4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800509e:	683b      	ldr	r3, [r7, #0]
 80050a0:	b2da      	uxtb	r2, r3
 80050a2:	4908      	ldr	r1, [pc, #32]	; (80050c4 <__NVIC_SetPriority+0x50>)
 80050a4:	79fb      	ldrb	r3, [r7, #7]
 80050a6:	f003 030f 	and.w	r3, r3, #15
 80050aa:	3b04      	subs	r3, #4
 80050ac:	0112      	lsls	r2, r2, #4
 80050ae:	b2d2      	uxtb	r2, r2
 80050b0:	440b      	add	r3, r1
 80050b2:	761a      	strb	r2, [r3, #24]
}
 80050b4:	bf00      	nop
 80050b6:	370c      	adds	r7, #12
 80050b8:	46bd      	mov	sp, r7
 80050ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050be:	4770      	bx	lr
 80050c0:	e000e100 	.word	0xe000e100
 80050c4:	e000ed00 	.word	0xe000ed00

080050c8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80050c8:	b480      	push	{r7}
 80050ca:	b089      	sub	sp, #36	; 0x24
 80050cc:	af00      	add	r7, sp, #0
 80050ce:	60f8      	str	r0, [r7, #12]
 80050d0:	60b9      	str	r1, [r7, #8]
 80050d2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80050d4:	68fb      	ldr	r3, [r7, #12]
 80050d6:	f003 0307 	and.w	r3, r3, #7
 80050da:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80050dc:	69fb      	ldr	r3, [r7, #28]
 80050de:	f1c3 0307 	rsb	r3, r3, #7
 80050e2:	2b04      	cmp	r3, #4
 80050e4:	bf28      	it	cs
 80050e6:	2304      	movcs	r3, #4
 80050e8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80050ea:	69fb      	ldr	r3, [r7, #28]
 80050ec:	3304      	adds	r3, #4
 80050ee:	2b06      	cmp	r3, #6
 80050f0:	d902      	bls.n	80050f8 <NVIC_EncodePriority+0x30>
 80050f2:	69fb      	ldr	r3, [r7, #28]
 80050f4:	3b03      	subs	r3, #3
 80050f6:	e000      	b.n	80050fa <NVIC_EncodePriority+0x32>
 80050f8:	2300      	movs	r3, #0
 80050fa:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80050fc:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8005100:	69bb      	ldr	r3, [r7, #24]
 8005102:	fa02 f303 	lsl.w	r3, r2, r3
 8005106:	43da      	mvns	r2, r3
 8005108:	68bb      	ldr	r3, [r7, #8]
 800510a:	401a      	ands	r2, r3
 800510c:	697b      	ldr	r3, [r7, #20]
 800510e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8005110:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8005114:	697b      	ldr	r3, [r7, #20]
 8005116:	fa01 f303 	lsl.w	r3, r1, r3
 800511a:	43d9      	mvns	r1, r3
 800511c:	687b      	ldr	r3, [r7, #4]
 800511e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8005120:	4313      	orrs	r3, r2
         );
}
 8005122:	4618      	mov	r0, r3
 8005124:	3724      	adds	r7, #36	; 0x24
 8005126:	46bd      	mov	sp, r7
 8005128:	f85d 7b04 	ldr.w	r7, [sp], #4
 800512c:	4770      	bx	lr
	...

08005130 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8005130:	b580      	push	{r7, lr}
 8005132:	b082      	sub	sp, #8
 8005134:	af00      	add	r7, sp, #0
 8005136:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8005138:	687b      	ldr	r3, [r7, #4]
 800513a:	3b01      	subs	r3, #1
 800513c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8005140:	d301      	bcc.n	8005146 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8005142:	2301      	movs	r3, #1
 8005144:	e00f      	b.n	8005166 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8005146:	4a0a      	ldr	r2, [pc, #40]	; (8005170 <SysTick_Config+0x40>)
 8005148:	687b      	ldr	r3, [r7, #4]
 800514a:	3b01      	subs	r3, #1
 800514c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800514e:	210f      	movs	r1, #15
 8005150:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8005154:	f7ff ff8e 	bl	8005074 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8005158:	4b05      	ldr	r3, [pc, #20]	; (8005170 <SysTick_Config+0x40>)
 800515a:	2200      	movs	r2, #0
 800515c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800515e:	4b04      	ldr	r3, [pc, #16]	; (8005170 <SysTick_Config+0x40>)
 8005160:	2207      	movs	r2, #7
 8005162:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8005164:	2300      	movs	r3, #0
}
 8005166:	4618      	mov	r0, r3
 8005168:	3708      	adds	r7, #8
 800516a:	46bd      	mov	sp, r7
 800516c:	bd80      	pop	{r7, pc}
 800516e:	bf00      	nop
 8005170:	e000e010 	.word	0xe000e010

08005174 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8005174:	b580      	push	{r7, lr}
 8005176:	b082      	sub	sp, #8
 8005178:	af00      	add	r7, sp, #0
 800517a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800517c:	6878      	ldr	r0, [r7, #4]
 800517e:	f7ff ff29 	bl	8004fd4 <__NVIC_SetPriorityGrouping>
}
 8005182:	bf00      	nop
 8005184:	3708      	adds	r7, #8
 8005186:	46bd      	mov	sp, r7
 8005188:	bd80      	pop	{r7, pc}

0800518a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800518a:	b580      	push	{r7, lr}
 800518c:	b086      	sub	sp, #24
 800518e:	af00      	add	r7, sp, #0
 8005190:	4603      	mov	r3, r0
 8005192:	60b9      	str	r1, [r7, #8]
 8005194:	607a      	str	r2, [r7, #4]
 8005196:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8005198:	2300      	movs	r3, #0
 800519a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800519c:	f7ff ff3e 	bl	800501c <__NVIC_GetPriorityGrouping>
 80051a0:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80051a2:	687a      	ldr	r2, [r7, #4]
 80051a4:	68b9      	ldr	r1, [r7, #8]
 80051a6:	6978      	ldr	r0, [r7, #20]
 80051a8:	f7ff ff8e 	bl	80050c8 <NVIC_EncodePriority>
 80051ac:	4602      	mov	r2, r0
 80051ae:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80051b2:	4611      	mov	r1, r2
 80051b4:	4618      	mov	r0, r3
 80051b6:	f7ff ff5d 	bl	8005074 <__NVIC_SetPriority>
}
 80051ba:	bf00      	nop
 80051bc:	3718      	adds	r7, #24
 80051be:	46bd      	mov	sp, r7
 80051c0:	bd80      	pop	{r7, pc}

080051c2 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80051c2:	b580      	push	{r7, lr}
 80051c4:	b082      	sub	sp, #8
 80051c6:	af00      	add	r7, sp, #0
 80051c8:	4603      	mov	r3, r0
 80051ca:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80051cc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80051d0:	4618      	mov	r0, r3
 80051d2:	f7ff ff31 	bl	8005038 <__NVIC_EnableIRQ>
}
 80051d6:	bf00      	nop
 80051d8:	3708      	adds	r7, #8
 80051da:	46bd      	mov	sp, r7
 80051dc:	bd80      	pop	{r7, pc}

080051de <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80051de:	b580      	push	{r7, lr}
 80051e0:	b082      	sub	sp, #8
 80051e2:	af00      	add	r7, sp, #0
 80051e4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80051e6:	6878      	ldr	r0, [r7, #4]
 80051e8:	f7ff ffa2 	bl	8005130 <SysTick_Config>
 80051ec:	4603      	mov	r3, r0
}
 80051ee:	4618      	mov	r0, r3
 80051f0:	3708      	adds	r7, #8
 80051f2:	46bd      	mov	sp, r7
 80051f4:	bd80      	pop	{r7, pc}
	...

080051f8 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80051f8:	b580      	push	{r7, lr}
 80051fa:	b086      	sub	sp, #24
 80051fc:	af00      	add	r7, sp, #0
 80051fe:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8005200:	2300      	movs	r3, #0
 8005202:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8005204:	f7ff fabe 	bl	8004784 <HAL_GetTick>
 8005208:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 800520a:	687b      	ldr	r3, [r7, #4]
 800520c:	2b00      	cmp	r3, #0
 800520e:	d101      	bne.n	8005214 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8005210:	2301      	movs	r3, #1
 8005212:	e099      	b.n	8005348 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8005214:	687b      	ldr	r3, [r7, #4]
 8005216:	2202      	movs	r2, #2
 8005218:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 800521c:	687b      	ldr	r3, [r7, #4]
 800521e:	2200      	movs	r2, #0
 8005220:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8005224:	687b      	ldr	r3, [r7, #4]
 8005226:	681b      	ldr	r3, [r3, #0]
 8005228:	681a      	ldr	r2, [r3, #0]
 800522a:	687b      	ldr	r3, [r7, #4]
 800522c:	681b      	ldr	r3, [r3, #0]
 800522e:	f022 0201 	bic.w	r2, r2, #1
 8005232:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8005234:	e00f      	b.n	8005256 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8005236:	f7ff faa5 	bl	8004784 <HAL_GetTick>
 800523a:	4602      	mov	r2, r0
 800523c:	693b      	ldr	r3, [r7, #16]
 800523e:	1ad3      	subs	r3, r2, r3
 8005240:	2b05      	cmp	r3, #5
 8005242:	d908      	bls.n	8005256 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8005244:	687b      	ldr	r3, [r7, #4]
 8005246:	2220      	movs	r2, #32
 8005248:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 800524a:	687b      	ldr	r3, [r7, #4]
 800524c:	2203      	movs	r2, #3
 800524e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 8005252:	2303      	movs	r3, #3
 8005254:	e078      	b.n	8005348 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8005256:	687b      	ldr	r3, [r7, #4]
 8005258:	681b      	ldr	r3, [r3, #0]
 800525a:	681b      	ldr	r3, [r3, #0]
 800525c:	f003 0301 	and.w	r3, r3, #1
 8005260:	2b00      	cmp	r3, #0
 8005262:	d1e8      	bne.n	8005236 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8005264:	687b      	ldr	r3, [r7, #4]
 8005266:	681b      	ldr	r3, [r3, #0]
 8005268:	681b      	ldr	r3, [r3, #0]
 800526a:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 800526c:	697a      	ldr	r2, [r7, #20]
 800526e:	4b38      	ldr	r3, [pc, #224]	; (8005350 <HAL_DMA_Init+0x158>)
 8005270:	4013      	ands	r3, r2
 8005272:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8005274:	687b      	ldr	r3, [r7, #4]
 8005276:	685a      	ldr	r2, [r3, #4]
 8005278:	687b      	ldr	r3, [r7, #4]
 800527a:	689b      	ldr	r3, [r3, #8]
 800527c:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800527e:	687b      	ldr	r3, [r7, #4]
 8005280:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8005282:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8005284:	687b      	ldr	r3, [r7, #4]
 8005286:	691b      	ldr	r3, [r3, #16]
 8005288:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800528a:	687b      	ldr	r3, [r7, #4]
 800528c:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800528e:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8005290:	687b      	ldr	r3, [r7, #4]
 8005292:	699b      	ldr	r3, [r3, #24]
 8005294:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8005296:	687b      	ldr	r3, [r7, #4]
 8005298:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800529a:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800529c:	687b      	ldr	r3, [r7, #4]
 800529e:	6a1b      	ldr	r3, [r3, #32]
 80052a0:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80052a2:	697a      	ldr	r2, [r7, #20]
 80052a4:	4313      	orrs	r3, r2
 80052a6:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80052a8:	687b      	ldr	r3, [r7, #4]
 80052aa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80052ac:	2b04      	cmp	r3, #4
 80052ae:	d107      	bne.n	80052c0 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 80052b0:	687b      	ldr	r3, [r7, #4]
 80052b2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80052b4:	687b      	ldr	r3, [r7, #4]
 80052b6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80052b8:	4313      	orrs	r3, r2
 80052ba:	697a      	ldr	r2, [r7, #20]
 80052bc:	4313      	orrs	r3, r2
 80052be:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 80052c0:	687b      	ldr	r3, [r7, #4]
 80052c2:	681b      	ldr	r3, [r3, #0]
 80052c4:	697a      	ldr	r2, [r7, #20]
 80052c6:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 80052c8:	687b      	ldr	r3, [r7, #4]
 80052ca:	681b      	ldr	r3, [r3, #0]
 80052cc:	695b      	ldr	r3, [r3, #20]
 80052ce:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 80052d0:	697b      	ldr	r3, [r7, #20]
 80052d2:	f023 0307 	bic.w	r3, r3, #7
 80052d6:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 80052d8:	687b      	ldr	r3, [r7, #4]
 80052da:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80052dc:	697a      	ldr	r2, [r7, #20]
 80052de:	4313      	orrs	r3, r2
 80052e0:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80052e2:	687b      	ldr	r3, [r7, #4]
 80052e4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80052e6:	2b04      	cmp	r3, #4
 80052e8:	d117      	bne.n	800531a <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 80052ea:	687b      	ldr	r3, [r7, #4]
 80052ec:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80052ee:	697a      	ldr	r2, [r7, #20]
 80052f0:	4313      	orrs	r3, r2
 80052f2:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 80052f4:	687b      	ldr	r3, [r7, #4]
 80052f6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80052f8:	2b00      	cmp	r3, #0
 80052fa:	d00e      	beq.n	800531a <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 80052fc:	6878      	ldr	r0, [r7, #4]
 80052fe:	f000 fa6f 	bl	80057e0 <DMA_CheckFifoParam>
 8005302:	4603      	mov	r3, r0
 8005304:	2b00      	cmp	r3, #0
 8005306:	d008      	beq.n	800531a <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8005308:	687b      	ldr	r3, [r7, #4]
 800530a:	2240      	movs	r2, #64	; 0x40
 800530c:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800530e:	687b      	ldr	r3, [r7, #4]
 8005310:	2201      	movs	r2, #1
 8005312:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 8005316:	2301      	movs	r3, #1
 8005318:	e016      	b.n	8005348 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 800531a:	687b      	ldr	r3, [r7, #4]
 800531c:	681b      	ldr	r3, [r3, #0]
 800531e:	697a      	ldr	r2, [r7, #20]
 8005320:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8005322:	6878      	ldr	r0, [r7, #4]
 8005324:	f000 fa26 	bl	8005774 <DMA_CalcBaseAndBitshift>
 8005328:	4603      	mov	r3, r0
 800532a:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 800532c:	687b      	ldr	r3, [r7, #4]
 800532e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005330:	223f      	movs	r2, #63	; 0x3f
 8005332:	409a      	lsls	r2, r3
 8005334:	68fb      	ldr	r3, [r7, #12]
 8005336:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8005338:	687b      	ldr	r3, [r7, #4]
 800533a:	2200      	movs	r2, #0
 800533c:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 800533e:	687b      	ldr	r3, [r7, #4]
 8005340:	2201      	movs	r2, #1
 8005342:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 8005346:	2300      	movs	r3, #0
}
 8005348:	4618      	mov	r0, r3
 800534a:	3718      	adds	r7, #24
 800534c:	46bd      	mov	sp, r7
 800534e:	bd80      	pop	{r7, pc}
 8005350:	f010803f 	.word	0xf010803f

08005354 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8005354:	b580      	push	{r7, lr}
 8005356:	b086      	sub	sp, #24
 8005358:	af00      	add	r7, sp, #0
 800535a:	60f8      	str	r0, [r7, #12]
 800535c:	60b9      	str	r1, [r7, #8]
 800535e:	607a      	str	r2, [r7, #4]
 8005360:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8005362:	2300      	movs	r3, #0
 8005364:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8005366:	68fb      	ldr	r3, [r7, #12]
 8005368:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800536a:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 800536c:	68fb      	ldr	r3, [r7, #12]
 800536e:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8005372:	2b01      	cmp	r3, #1
 8005374:	d101      	bne.n	800537a <HAL_DMA_Start_IT+0x26>
 8005376:	2302      	movs	r3, #2
 8005378:	e040      	b.n	80053fc <HAL_DMA_Start_IT+0xa8>
 800537a:	68fb      	ldr	r3, [r7, #12]
 800537c:	2201      	movs	r2, #1
 800537e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8005382:	68fb      	ldr	r3, [r7, #12]
 8005384:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8005388:	b2db      	uxtb	r3, r3
 800538a:	2b01      	cmp	r3, #1
 800538c:	d12f      	bne.n	80053ee <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 800538e:	68fb      	ldr	r3, [r7, #12]
 8005390:	2202      	movs	r2, #2
 8005392:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8005396:	68fb      	ldr	r3, [r7, #12]
 8005398:	2200      	movs	r2, #0
 800539a:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 800539c:	683b      	ldr	r3, [r7, #0]
 800539e:	687a      	ldr	r2, [r7, #4]
 80053a0:	68b9      	ldr	r1, [r7, #8]
 80053a2:	68f8      	ldr	r0, [r7, #12]
 80053a4:	f000 f9b8 	bl	8005718 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80053a8:	68fb      	ldr	r3, [r7, #12]
 80053aa:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80053ac:	223f      	movs	r2, #63	; 0x3f
 80053ae:	409a      	lsls	r2, r3
 80053b0:	693b      	ldr	r3, [r7, #16]
 80053b2:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 80053b4:	68fb      	ldr	r3, [r7, #12]
 80053b6:	681b      	ldr	r3, [r3, #0]
 80053b8:	681a      	ldr	r2, [r3, #0]
 80053ba:	68fb      	ldr	r3, [r7, #12]
 80053bc:	681b      	ldr	r3, [r3, #0]
 80053be:	f042 0216 	orr.w	r2, r2, #22
 80053c2:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 80053c4:	68fb      	ldr	r3, [r7, #12]
 80053c6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80053c8:	2b00      	cmp	r3, #0
 80053ca:	d007      	beq.n	80053dc <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 80053cc:	68fb      	ldr	r3, [r7, #12]
 80053ce:	681b      	ldr	r3, [r3, #0]
 80053d0:	681a      	ldr	r2, [r3, #0]
 80053d2:	68fb      	ldr	r3, [r7, #12]
 80053d4:	681b      	ldr	r3, [r3, #0]
 80053d6:	f042 0208 	orr.w	r2, r2, #8
 80053da:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80053dc:	68fb      	ldr	r3, [r7, #12]
 80053de:	681b      	ldr	r3, [r3, #0]
 80053e0:	681a      	ldr	r2, [r3, #0]
 80053e2:	68fb      	ldr	r3, [r7, #12]
 80053e4:	681b      	ldr	r3, [r3, #0]
 80053e6:	f042 0201 	orr.w	r2, r2, #1
 80053ea:	601a      	str	r2, [r3, #0]
 80053ec:	e005      	b.n	80053fa <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 80053ee:	68fb      	ldr	r3, [r7, #12]
 80053f0:	2200      	movs	r2, #0
 80053f2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 80053f6:	2302      	movs	r3, #2
 80053f8:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 80053fa:	7dfb      	ldrb	r3, [r7, #23]
}
 80053fc:	4618      	mov	r0, r3
 80053fe:	3718      	adds	r7, #24
 8005400:	46bd      	mov	sp, r7
 8005402:	bd80      	pop	{r7, pc}

08005404 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8005404:	b580      	push	{r7, lr}
 8005406:	b086      	sub	sp, #24
 8005408:	af00      	add	r7, sp, #0
 800540a:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 800540c:	2300      	movs	r3, #0
 800540e:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8005410:	4b8e      	ldr	r3, [pc, #568]	; (800564c <HAL_DMA_IRQHandler+0x248>)
 8005412:	681b      	ldr	r3, [r3, #0]
 8005414:	4a8e      	ldr	r2, [pc, #568]	; (8005650 <HAL_DMA_IRQHandler+0x24c>)
 8005416:	fba2 2303 	umull	r2, r3, r2, r3
 800541a:	0a9b      	lsrs	r3, r3, #10
 800541c:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800541e:	687b      	ldr	r3, [r7, #4]
 8005420:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005422:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8005424:	693b      	ldr	r3, [r7, #16]
 8005426:	681b      	ldr	r3, [r3, #0]
 8005428:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 800542a:	687b      	ldr	r3, [r7, #4]
 800542c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800542e:	2208      	movs	r2, #8
 8005430:	409a      	lsls	r2, r3
 8005432:	68fb      	ldr	r3, [r7, #12]
 8005434:	4013      	ands	r3, r2
 8005436:	2b00      	cmp	r3, #0
 8005438:	d01a      	beq.n	8005470 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 800543a:	687b      	ldr	r3, [r7, #4]
 800543c:	681b      	ldr	r3, [r3, #0]
 800543e:	681b      	ldr	r3, [r3, #0]
 8005440:	f003 0304 	and.w	r3, r3, #4
 8005444:	2b00      	cmp	r3, #0
 8005446:	d013      	beq.n	8005470 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8005448:	687b      	ldr	r3, [r7, #4]
 800544a:	681b      	ldr	r3, [r3, #0]
 800544c:	681a      	ldr	r2, [r3, #0]
 800544e:	687b      	ldr	r3, [r7, #4]
 8005450:	681b      	ldr	r3, [r3, #0]
 8005452:	f022 0204 	bic.w	r2, r2, #4
 8005456:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8005458:	687b      	ldr	r3, [r7, #4]
 800545a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800545c:	2208      	movs	r2, #8
 800545e:	409a      	lsls	r2, r3
 8005460:	693b      	ldr	r3, [r7, #16]
 8005462:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8005464:	687b      	ldr	r3, [r7, #4]
 8005466:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005468:	f043 0201 	orr.w	r2, r3, #1
 800546c:	687b      	ldr	r3, [r7, #4]
 800546e:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8005470:	687b      	ldr	r3, [r7, #4]
 8005472:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005474:	2201      	movs	r2, #1
 8005476:	409a      	lsls	r2, r3
 8005478:	68fb      	ldr	r3, [r7, #12]
 800547a:	4013      	ands	r3, r2
 800547c:	2b00      	cmp	r3, #0
 800547e:	d012      	beq.n	80054a6 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8005480:	687b      	ldr	r3, [r7, #4]
 8005482:	681b      	ldr	r3, [r3, #0]
 8005484:	695b      	ldr	r3, [r3, #20]
 8005486:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800548a:	2b00      	cmp	r3, #0
 800548c:	d00b      	beq.n	80054a6 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 800548e:	687b      	ldr	r3, [r7, #4]
 8005490:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005492:	2201      	movs	r2, #1
 8005494:	409a      	lsls	r2, r3
 8005496:	693b      	ldr	r3, [r7, #16]
 8005498:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 800549a:	687b      	ldr	r3, [r7, #4]
 800549c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800549e:	f043 0202 	orr.w	r2, r3, #2
 80054a2:	687b      	ldr	r3, [r7, #4]
 80054a4:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 80054a6:	687b      	ldr	r3, [r7, #4]
 80054a8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80054aa:	2204      	movs	r2, #4
 80054ac:	409a      	lsls	r2, r3
 80054ae:	68fb      	ldr	r3, [r7, #12]
 80054b0:	4013      	ands	r3, r2
 80054b2:	2b00      	cmp	r3, #0
 80054b4:	d012      	beq.n	80054dc <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 80054b6:	687b      	ldr	r3, [r7, #4]
 80054b8:	681b      	ldr	r3, [r3, #0]
 80054ba:	681b      	ldr	r3, [r3, #0]
 80054bc:	f003 0302 	and.w	r3, r3, #2
 80054c0:	2b00      	cmp	r3, #0
 80054c2:	d00b      	beq.n	80054dc <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 80054c4:	687b      	ldr	r3, [r7, #4]
 80054c6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80054c8:	2204      	movs	r2, #4
 80054ca:	409a      	lsls	r2, r3
 80054cc:	693b      	ldr	r3, [r7, #16]
 80054ce:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 80054d0:	687b      	ldr	r3, [r7, #4]
 80054d2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80054d4:	f043 0204 	orr.w	r2, r3, #4
 80054d8:	687b      	ldr	r3, [r7, #4]
 80054da:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 80054dc:	687b      	ldr	r3, [r7, #4]
 80054de:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80054e0:	2210      	movs	r2, #16
 80054e2:	409a      	lsls	r2, r3
 80054e4:	68fb      	ldr	r3, [r7, #12]
 80054e6:	4013      	ands	r3, r2
 80054e8:	2b00      	cmp	r3, #0
 80054ea:	d043      	beq.n	8005574 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 80054ec:	687b      	ldr	r3, [r7, #4]
 80054ee:	681b      	ldr	r3, [r3, #0]
 80054f0:	681b      	ldr	r3, [r3, #0]
 80054f2:	f003 0308 	and.w	r3, r3, #8
 80054f6:	2b00      	cmp	r3, #0
 80054f8:	d03c      	beq.n	8005574 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 80054fa:	687b      	ldr	r3, [r7, #4]
 80054fc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80054fe:	2210      	movs	r2, #16
 8005500:	409a      	lsls	r2, r3
 8005502:	693b      	ldr	r3, [r7, #16]
 8005504:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8005506:	687b      	ldr	r3, [r7, #4]
 8005508:	681b      	ldr	r3, [r3, #0]
 800550a:	681b      	ldr	r3, [r3, #0]
 800550c:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8005510:	2b00      	cmp	r3, #0
 8005512:	d018      	beq.n	8005546 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8005514:	687b      	ldr	r3, [r7, #4]
 8005516:	681b      	ldr	r3, [r3, #0]
 8005518:	681b      	ldr	r3, [r3, #0]
 800551a:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800551e:	2b00      	cmp	r3, #0
 8005520:	d108      	bne.n	8005534 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8005522:	687b      	ldr	r3, [r7, #4]
 8005524:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005526:	2b00      	cmp	r3, #0
 8005528:	d024      	beq.n	8005574 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 800552a:	687b      	ldr	r3, [r7, #4]
 800552c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800552e:	6878      	ldr	r0, [r7, #4]
 8005530:	4798      	blx	r3
 8005532:	e01f      	b.n	8005574 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8005534:	687b      	ldr	r3, [r7, #4]
 8005536:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005538:	2b00      	cmp	r3, #0
 800553a:	d01b      	beq.n	8005574 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 800553c:	687b      	ldr	r3, [r7, #4]
 800553e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005540:	6878      	ldr	r0, [r7, #4]
 8005542:	4798      	blx	r3
 8005544:	e016      	b.n	8005574 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8005546:	687b      	ldr	r3, [r7, #4]
 8005548:	681b      	ldr	r3, [r3, #0]
 800554a:	681b      	ldr	r3, [r3, #0]
 800554c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005550:	2b00      	cmp	r3, #0
 8005552:	d107      	bne.n	8005564 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8005554:	687b      	ldr	r3, [r7, #4]
 8005556:	681b      	ldr	r3, [r3, #0]
 8005558:	681a      	ldr	r2, [r3, #0]
 800555a:	687b      	ldr	r3, [r7, #4]
 800555c:	681b      	ldr	r3, [r3, #0]
 800555e:	f022 0208 	bic.w	r2, r2, #8
 8005562:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8005564:	687b      	ldr	r3, [r7, #4]
 8005566:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005568:	2b00      	cmp	r3, #0
 800556a:	d003      	beq.n	8005574 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 800556c:	687b      	ldr	r3, [r7, #4]
 800556e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005570:	6878      	ldr	r0, [r7, #4]
 8005572:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8005574:	687b      	ldr	r3, [r7, #4]
 8005576:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005578:	2220      	movs	r2, #32
 800557a:	409a      	lsls	r2, r3
 800557c:	68fb      	ldr	r3, [r7, #12]
 800557e:	4013      	ands	r3, r2
 8005580:	2b00      	cmp	r3, #0
 8005582:	f000 808f 	beq.w	80056a4 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8005586:	687b      	ldr	r3, [r7, #4]
 8005588:	681b      	ldr	r3, [r3, #0]
 800558a:	681b      	ldr	r3, [r3, #0]
 800558c:	f003 0310 	and.w	r3, r3, #16
 8005590:	2b00      	cmp	r3, #0
 8005592:	f000 8087 	beq.w	80056a4 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8005596:	687b      	ldr	r3, [r7, #4]
 8005598:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800559a:	2220      	movs	r2, #32
 800559c:	409a      	lsls	r2, r3
 800559e:	693b      	ldr	r3, [r7, #16]
 80055a0:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 80055a2:	687b      	ldr	r3, [r7, #4]
 80055a4:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80055a8:	b2db      	uxtb	r3, r3
 80055aa:	2b05      	cmp	r3, #5
 80055ac:	d136      	bne.n	800561c <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80055ae:	687b      	ldr	r3, [r7, #4]
 80055b0:	681b      	ldr	r3, [r3, #0]
 80055b2:	681a      	ldr	r2, [r3, #0]
 80055b4:	687b      	ldr	r3, [r7, #4]
 80055b6:	681b      	ldr	r3, [r3, #0]
 80055b8:	f022 0216 	bic.w	r2, r2, #22
 80055bc:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 80055be:	687b      	ldr	r3, [r7, #4]
 80055c0:	681b      	ldr	r3, [r3, #0]
 80055c2:	695a      	ldr	r2, [r3, #20]
 80055c4:	687b      	ldr	r3, [r7, #4]
 80055c6:	681b      	ldr	r3, [r3, #0]
 80055c8:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80055cc:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80055ce:	687b      	ldr	r3, [r7, #4]
 80055d0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80055d2:	2b00      	cmp	r3, #0
 80055d4:	d103      	bne.n	80055de <HAL_DMA_IRQHandler+0x1da>
 80055d6:	687b      	ldr	r3, [r7, #4]
 80055d8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80055da:	2b00      	cmp	r3, #0
 80055dc:	d007      	beq.n	80055ee <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80055de:	687b      	ldr	r3, [r7, #4]
 80055e0:	681b      	ldr	r3, [r3, #0]
 80055e2:	681a      	ldr	r2, [r3, #0]
 80055e4:	687b      	ldr	r3, [r7, #4]
 80055e6:	681b      	ldr	r3, [r3, #0]
 80055e8:	f022 0208 	bic.w	r2, r2, #8
 80055ec:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 80055ee:	687b      	ldr	r3, [r7, #4]
 80055f0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80055f2:	223f      	movs	r2, #63	; 0x3f
 80055f4:	409a      	lsls	r2, r3
 80055f6:	693b      	ldr	r3, [r7, #16]
 80055f8:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80055fa:	687b      	ldr	r3, [r7, #4]
 80055fc:	2201      	movs	r2, #1
 80055fe:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8005602:	687b      	ldr	r3, [r7, #4]
 8005604:	2200      	movs	r2, #0
 8005606:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        if(hdma->XferAbortCallback != NULL)
 800560a:	687b      	ldr	r3, [r7, #4]
 800560c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800560e:	2b00      	cmp	r3, #0
 8005610:	d07e      	beq.n	8005710 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 8005612:	687b      	ldr	r3, [r7, #4]
 8005614:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005616:	6878      	ldr	r0, [r7, #4]
 8005618:	4798      	blx	r3
        }
        return;
 800561a:	e079      	b.n	8005710 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 800561c:	687b      	ldr	r3, [r7, #4]
 800561e:	681b      	ldr	r3, [r3, #0]
 8005620:	681b      	ldr	r3, [r3, #0]
 8005622:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8005626:	2b00      	cmp	r3, #0
 8005628:	d01d      	beq.n	8005666 <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 800562a:	687b      	ldr	r3, [r7, #4]
 800562c:	681b      	ldr	r3, [r3, #0]
 800562e:	681b      	ldr	r3, [r3, #0]
 8005630:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8005634:	2b00      	cmp	r3, #0
 8005636:	d10d      	bne.n	8005654 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8005638:	687b      	ldr	r3, [r7, #4]
 800563a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800563c:	2b00      	cmp	r3, #0
 800563e:	d031      	beq.n	80056a4 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8005640:	687b      	ldr	r3, [r7, #4]
 8005642:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005644:	6878      	ldr	r0, [r7, #4]
 8005646:	4798      	blx	r3
 8005648:	e02c      	b.n	80056a4 <HAL_DMA_IRQHandler+0x2a0>
 800564a:	bf00      	nop
 800564c:	2000000c 	.word	0x2000000c
 8005650:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8005654:	687b      	ldr	r3, [r7, #4]
 8005656:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005658:	2b00      	cmp	r3, #0
 800565a:	d023      	beq.n	80056a4 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 800565c:	687b      	ldr	r3, [r7, #4]
 800565e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005660:	6878      	ldr	r0, [r7, #4]
 8005662:	4798      	blx	r3
 8005664:	e01e      	b.n	80056a4 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8005666:	687b      	ldr	r3, [r7, #4]
 8005668:	681b      	ldr	r3, [r3, #0]
 800566a:	681b      	ldr	r3, [r3, #0]
 800566c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005670:	2b00      	cmp	r3, #0
 8005672:	d10f      	bne.n	8005694 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8005674:	687b      	ldr	r3, [r7, #4]
 8005676:	681b      	ldr	r3, [r3, #0]
 8005678:	681a      	ldr	r2, [r3, #0]
 800567a:	687b      	ldr	r3, [r7, #4]
 800567c:	681b      	ldr	r3, [r3, #0]
 800567e:	f022 0210 	bic.w	r2, r2, #16
 8005682:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8005684:	687b      	ldr	r3, [r7, #4]
 8005686:	2201      	movs	r2, #1
 8005688:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 800568c:	687b      	ldr	r3, [r7, #4]
 800568e:	2200      	movs	r2, #0
 8005690:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8005694:	687b      	ldr	r3, [r7, #4]
 8005696:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005698:	2b00      	cmp	r3, #0
 800569a:	d003      	beq.n	80056a4 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 800569c:	687b      	ldr	r3, [r7, #4]
 800569e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80056a0:	6878      	ldr	r0, [r7, #4]
 80056a2:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 80056a4:	687b      	ldr	r3, [r7, #4]
 80056a6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80056a8:	2b00      	cmp	r3, #0
 80056aa:	d032      	beq.n	8005712 <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 80056ac:	687b      	ldr	r3, [r7, #4]
 80056ae:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80056b0:	f003 0301 	and.w	r3, r3, #1
 80056b4:	2b00      	cmp	r3, #0
 80056b6:	d022      	beq.n	80056fe <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 80056b8:	687b      	ldr	r3, [r7, #4]
 80056ba:	2205      	movs	r2, #5
 80056bc:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 80056c0:	687b      	ldr	r3, [r7, #4]
 80056c2:	681b      	ldr	r3, [r3, #0]
 80056c4:	681a      	ldr	r2, [r3, #0]
 80056c6:	687b      	ldr	r3, [r7, #4]
 80056c8:	681b      	ldr	r3, [r3, #0]
 80056ca:	f022 0201 	bic.w	r2, r2, #1
 80056ce:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 80056d0:	68bb      	ldr	r3, [r7, #8]
 80056d2:	3301      	adds	r3, #1
 80056d4:	60bb      	str	r3, [r7, #8]
 80056d6:	697a      	ldr	r2, [r7, #20]
 80056d8:	429a      	cmp	r2, r3
 80056da:	d307      	bcc.n	80056ec <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 80056dc:	687b      	ldr	r3, [r7, #4]
 80056de:	681b      	ldr	r3, [r3, #0]
 80056e0:	681b      	ldr	r3, [r3, #0]
 80056e2:	f003 0301 	and.w	r3, r3, #1
 80056e6:	2b00      	cmp	r3, #0
 80056e8:	d1f2      	bne.n	80056d0 <HAL_DMA_IRQHandler+0x2cc>
 80056ea:	e000      	b.n	80056ee <HAL_DMA_IRQHandler+0x2ea>
          break;
 80056ec:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80056ee:	687b      	ldr	r3, [r7, #4]
 80056f0:	2201      	movs	r2, #1
 80056f2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 80056f6:	687b      	ldr	r3, [r7, #4]
 80056f8:	2200      	movs	r2, #0
 80056fa:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 80056fe:	687b      	ldr	r3, [r7, #4]
 8005700:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005702:	2b00      	cmp	r3, #0
 8005704:	d005      	beq.n	8005712 <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8005706:	687b      	ldr	r3, [r7, #4]
 8005708:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800570a:	6878      	ldr	r0, [r7, #4]
 800570c:	4798      	blx	r3
 800570e:	e000      	b.n	8005712 <HAL_DMA_IRQHandler+0x30e>
        return;
 8005710:	bf00      	nop
    }
  }
}
 8005712:	3718      	adds	r7, #24
 8005714:	46bd      	mov	sp, r7
 8005716:	bd80      	pop	{r7, pc}

08005718 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8005718:	b480      	push	{r7}
 800571a:	b085      	sub	sp, #20
 800571c:	af00      	add	r7, sp, #0
 800571e:	60f8      	str	r0, [r7, #12]
 8005720:	60b9      	str	r1, [r7, #8]
 8005722:	607a      	str	r2, [r7, #4]
 8005724:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8005726:	68fb      	ldr	r3, [r7, #12]
 8005728:	681b      	ldr	r3, [r3, #0]
 800572a:	681a      	ldr	r2, [r3, #0]
 800572c:	68fb      	ldr	r3, [r7, #12]
 800572e:	681b      	ldr	r3, [r3, #0]
 8005730:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8005734:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8005736:	68fb      	ldr	r3, [r7, #12]
 8005738:	681b      	ldr	r3, [r3, #0]
 800573a:	683a      	ldr	r2, [r7, #0]
 800573c:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800573e:	68fb      	ldr	r3, [r7, #12]
 8005740:	689b      	ldr	r3, [r3, #8]
 8005742:	2b40      	cmp	r3, #64	; 0x40
 8005744:	d108      	bne.n	8005758 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8005746:	68fb      	ldr	r3, [r7, #12]
 8005748:	681b      	ldr	r3, [r3, #0]
 800574a:	687a      	ldr	r2, [r7, #4]
 800574c:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 800574e:	68fb      	ldr	r3, [r7, #12]
 8005750:	681b      	ldr	r3, [r3, #0]
 8005752:	68ba      	ldr	r2, [r7, #8]
 8005754:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8005756:	e007      	b.n	8005768 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8005758:	68fb      	ldr	r3, [r7, #12]
 800575a:	681b      	ldr	r3, [r3, #0]
 800575c:	68ba      	ldr	r2, [r7, #8]
 800575e:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8005760:	68fb      	ldr	r3, [r7, #12]
 8005762:	681b      	ldr	r3, [r3, #0]
 8005764:	687a      	ldr	r2, [r7, #4]
 8005766:	60da      	str	r2, [r3, #12]
}
 8005768:	bf00      	nop
 800576a:	3714      	adds	r7, #20
 800576c:	46bd      	mov	sp, r7
 800576e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005772:	4770      	bx	lr

08005774 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8005774:	b480      	push	{r7}
 8005776:	b085      	sub	sp, #20
 8005778:	af00      	add	r7, sp, #0
 800577a:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 800577c:	687b      	ldr	r3, [r7, #4]
 800577e:	681b      	ldr	r3, [r3, #0]
 8005780:	b2db      	uxtb	r3, r3
 8005782:	3b10      	subs	r3, #16
 8005784:	4a14      	ldr	r2, [pc, #80]	; (80057d8 <DMA_CalcBaseAndBitshift+0x64>)
 8005786:	fba2 2303 	umull	r2, r3, r2, r3
 800578a:	091b      	lsrs	r3, r3, #4
 800578c:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 800578e:	4a13      	ldr	r2, [pc, #76]	; (80057dc <DMA_CalcBaseAndBitshift+0x68>)
 8005790:	68fb      	ldr	r3, [r7, #12]
 8005792:	4413      	add	r3, r2
 8005794:	781b      	ldrb	r3, [r3, #0]
 8005796:	461a      	mov	r2, r3
 8005798:	687b      	ldr	r3, [r7, #4]
 800579a:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 800579c:	68fb      	ldr	r3, [r7, #12]
 800579e:	2b03      	cmp	r3, #3
 80057a0:	d909      	bls.n	80057b6 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 80057a2:	687b      	ldr	r3, [r7, #4]
 80057a4:	681b      	ldr	r3, [r3, #0]
 80057a6:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 80057aa:	f023 0303 	bic.w	r3, r3, #3
 80057ae:	1d1a      	adds	r2, r3, #4
 80057b0:	687b      	ldr	r3, [r7, #4]
 80057b2:	659a      	str	r2, [r3, #88]	; 0x58
 80057b4:	e007      	b.n	80057c6 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 80057b6:	687b      	ldr	r3, [r7, #4]
 80057b8:	681b      	ldr	r3, [r3, #0]
 80057ba:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 80057be:	f023 0303 	bic.w	r3, r3, #3
 80057c2:	687a      	ldr	r2, [r7, #4]
 80057c4:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 80057c6:	687b      	ldr	r3, [r7, #4]
 80057c8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 80057ca:	4618      	mov	r0, r3
 80057cc:	3714      	adds	r7, #20
 80057ce:	46bd      	mov	sp, r7
 80057d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057d4:	4770      	bx	lr
 80057d6:	bf00      	nop
 80057d8:	aaaaaaab 	.word	0xaaaaaaab
 80057dc:	0800c690 	.word	0x0800c690

080057e0 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 80057e0:	b480      	push	{r7}
 80057e2:	b085      	sub	sp, #20
 80057e4:	af00      	add	r7, sp, #0
 80057e6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80057e8:	2300      	movs	r3, #0
 80057ea:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 80057ec:	687b      	ldr	r3, [r7, #4]
 80057ee:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80057f0:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 80057f2:	687b      	ldr	r3, [r7, #4]
 80057f4:	699b      	ldr	r3, [r3, #24]
 80057f6:	2b00      	cmp	r3, #0
 80057f8:	d11f      	bne.n	800583a <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 80057fa:	68bb      	ldr	r3, [r7, #8]
 80057fc:	2b03      	cmp	r3, #3
 80057fe:	d856      	bhi.n	80058ae <DMA_CheckFifoParam+0xce>
 8005800:	a201      	add	r2, pc, #4	; (adr r2, 8005808 <DMA_CheckFifoParam+0x28>)
 8005802:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005806:	bf00      	nop
 8005808:	08005819 	.word	0x08005819
 800580c:	0800582b 	.word	0x0800582b
 8005810:	08005819 	.word	0x08005819
 8005814:	080058af 	.word	0x080058af
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8005818:	687b      	ldr	r3, [r7, #4]
 800581a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800581c:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8005820:	2b00      	cmp	r3, #0
 8005822:	d046      	beq.n	80058b2 <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8005824:	2301      	movs	r3, #1
 8005826:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8005828:	e043      	b.n	80058b2 <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800582a:	687b      	ldr	r3, [r7, #4]
 800582c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800582e:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8005832:	d140      	bne.n	80058b6 <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8005834:	2301      	movs	r3, #1
 8005836:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8005838:	e03d      	b.n	80058b6 <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 800583a:	687b      	ldr	r3, [r7, #4]
 800583c:	699b      	ldr	r3, [r3, #24]
 800583e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005842:	d121      	bne.n	8005888 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8005844:	68bb      	ldr	r3, [r7, #8]
 8005846:	2b03      	cmp	r3, #3
 8005848:	d837      	bhi.n	80058ba <DMA_CheckFifoParam+0xda>
 800584a:	a201      	add	r2, pc, #4	; (adr r2, 8005850 <DMA_CheckFifoParam+0x70>)
 800584c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005850:	08005861 	.word	0x08005861
 8005854:	08005867 	.word	0x08005867
 8005858:	08005861 	.word	0x08005861
 800585c:	08005879 	.word	0x08005879
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8005860:	2301      	movs	r3, #1
 8005862:	73fb      	strb	r3, [r7, #15]
      break;
 8005864:	e030      	b.n	80058c8 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8005866:	687b      	ldr	r3, [r7, #4]
 8005868:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800586a:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800586e:	2b00      	cmp	r3, #0
 8005870:	d025      	beq.n	80058be <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8005872:	2301      	movs	r3, #1
 8005874:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8005876:	e022      	b.n	80058be <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8005878:	687b      	ldr	r3, [r7, #4]
 800587a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800587c:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8005880:	d11f      	bne.n	80058c2 <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8005882:	2301      	movs	r3, #1
 8005884:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8005886:	e01c      	b.n	80058c2 <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8005888:	68bb      	ldr	r3, [r7, #8]
 800588a:	2b02      	cmp	r3, #2
 800588c:	d903      	bls.n	8005896 <DMA_CheckFifoParam+0xb6>
 800588e:	68bb      	ldr	r3, [r7, #8]
 8005890:	2b03      	cmp	r3, #3
 8005892:	d003      	beq.n	800589c <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8005894:	e018      	b.n	80058c8 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8005896:	2301      	movs	r3, #1
 8005898:	73fb      	strb	r3, [r7, #15]
      break;
 800589a:	e015      	b.n	80058c8 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800589c:	687b      	ldr	r3, [r7, #4]
 800589e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80058a0:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80058a4:	2b00      	cmp	r3, #0
 80058a6:	d00e      	beq.n	80058c6 <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 80058a8:	2301      	movs	r3, #1
 80058aa:	73fb      	strb	r3, [r7, #15]
      break;
 80058ac:	e00b      	b.n	80058c6 <DMA_CheckFifoParam+0xe6>
      break;
 80058ae:	bf00      	nop
 80058b0:	e00a      	b.n	80058c8 <DMA_CheckFifoParam+0xe8>
      break;
 80058b2:	bf00      	nop
 80058b4:	e008      	b.n	80058c8 <DMA_CheckFifoParam+0xe8>
      break;
 80058b6:	bf00      	nop
 80058b8:	e006      	b.n	80058c8 <DMA_CheckFifoParam+0xe8>
      break;
 80058ba:	bf00      	nop
 80058bc:	e004      	b.n	80058c8 <DMA_CheckFifoParam+0xe8>
      break;
 80058be:	bf00      	nop
 80058c0:	e002      	b.n	80058c8 <DMA_CheckFifoParam+0xe8>
      break;   
 80058c2:	bf00      	nop
 80058c4:	e000      	b.n	80058c8 <DMA_CheckFifoParam+0xe8>
      break;
 80058c6:	bf00      	nop
    }
  } 
  
  return status; 
 80058c8:	7bfb      	ldrb	r3, [r7, #15]
}
 80058ca:	4618      	mov	r0, r3
 80058cc:	3714      	adds	r7, #20
 80058ce:	46bd      	mov	sp, r7
 80058d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058d4:	4770      	bx	lr
 80058d6:	bf00      	nop

080058d8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80058d8:	b480      	push	{r7}
 80058da:	b089      	sub	sp, #36	; 0x24
 80058dc:	af00      	add	r7, sp, #0
 80058de:	6078      	str	r0, [r7, #4]
 80058e0:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80058e2:	2300      	movs	r3, #0
 80058e4:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80058e6:	2300      	movs	r3, #0
 80058e8:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80058ea:	2300      	movs	r3, #0
 80058ec:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80058ee:	2300      	movs	r3, #0
 80058f0:	61fb      	str	r3, [r7, #28]
 80058f2:	e159      	b.n	8005ba8 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80058f4:	2201      	movs	r2, #1
 80058f6:	69fb      	ldr	r3, [r7, #28]
 80058f8:	fa02 f303 	lsl.w	r3, r2, r3
 80058fc:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80058fe:	683b      	ldr	r3, [r7, #0]
 8005900:	681b      	ldr	r3, [r3, #0]
 8005902:	697a      	ldr	r2, [r7, #20]
 8005904:	4013      	ands	r3, r2
 8005906:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8005908:	693a      	ldr	r2, [r7, #16]
 800590a:	697b      	ldr	r3, [r7, #20]
 800590c:	429a      	cmp	r2, r3
 800590e:	f040 8148 	bne.w	8005ba2 <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8005912:	683b      	ldr	r3, [r7, #0]
 8005914:	685b      	ldr	r3, [r3, #4]
 8005916:	f003 0303 	and.w	r3, r3, #3
 800591a:	2b01      	cmp	r3, #1
 800591c:	d005      	beq.n	800592a <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800591e:	683b      	ldr	r3, [r7, #0]
 8005920:	685b      	ldr	r3, [r3, #4]
 8005922:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8005926:	2b02      	cmp	r3, #2
 8005928:	d130      	bne.n	800598c <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800592a:	687b      	ldr	r3, [r7, #4]
 800592c:	689b      	ldr	r3, [r3, #8]
 800592e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8005930:	69fb      	ldr	r3, [r7, #28]
 8005932:	005b      	lsls	r3, r3, #1
 8005934:	2203      	movs	r2, #3
 8005936:	fa02 f303 	lsl.w	r3, r2, r3
 800593a:	43db      	mvns	r3, r3
 800593c:	69ba      	ldr	r2, [r7, #24]
 800593e:	4013      	ands	r3, r2
 8005940:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8005942:	683b      	ldr	r3, [r7, #0]
 8005944:	68da      	ldr	r2, [r3, #12]
 8005946:	69fb      	ldr	r3, [r7, #28]
 8005948:	005b      	lsls	r3, r3, #1
 800594a:	fa02 f303 	lsl.w	r3, r2, r3
 800594e:	69ba      	ldr	r2, [r7, #24]
 8005950:	4313      	orrs	r3, r2
 8005952:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8005954:	687b      	ldr	r3, [r7, #4]
 8005956:	69ba      	ldr	r2, [r7, #24]
 8005958:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800595a:	687b      	ldr	r3, [r7, #4]
 800595c:	685b      	ldr	r3, [r3, #4]
 800595e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8005960:	2201      	movs	r2, #1
 8005962:	69fb      	ldr	r3, [r7, #28]
 8005964:	fa02 f303 	lsl.w	r3, r2, r3
 8005968:	43db      	mvns	r3, r3
 800596a:	69ba      	ldr	r2, [r7, #24]
 800596c:	4013      	ands	r3, r2
 800596e:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8005970:	683b      	ldr	r3, [r7, #0]
 8005972:	685b      	ldr	r3, [r3, #4]
 8005974:	091b      	lsrs	r3, r3, #4
 8005976:	f003 0201 	and.w	r2, r3, #1
 800597a:	69fb      	ldr	r3, [r7, #28]
 800597c:	fa02 f303 	lsl.w	r3, r2, r3
 8005980:	69ba      	ldr	r2, [r7, #24]
 8005982:	4313      	orrs	r3, r2
 8005984:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8005986:	687b      	ldr	r3, [r7, #4]
 8005988:	69ba      	ldr	r2, [r7, #24]
 800598a:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800598c:	683b      	ldr	r3, [r7, #0]
 800598e:	685b      	ldr	r3, [r3, #4]
 8005990:	f003 0303 	and.w	r3, r3, #3
 8005994:	2b03      	cmp	r3, #3
 8005996:	d017      	beq.n	80059c8 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8005998:	687b      	ldr	r3, [r7, #4]
 800599a:	68db      	ldr	r3, [r3, #12]
 800599c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800599e:	69fb      	ldr	r3, [r7, #28]
 80059a0:	005b      	lsls	r3, r3, #1
 80059a2:	2203      	movs	r2, #3
 80059a4:	fa02 f303 	lsl.w	r3, r2, r3
 80059a8:	43db      	mvns	r3, r3
 80059aa:	69ba      	ldr	r2, [r7, #24]
 80059ac:	4013      	ands	r3, r2
 80059ae:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80059b0:	683b      	ldr	r3, [r7, #0]
 80059b2:	689a      	ldr	r2, [r3, #8]
 80059b4:	69fb      	ldr	r3, [r7, #28]
 80059b6:	005b      	lsls	r3, r3, #1
 80059b8:	fa02 f303 	lsl.w	r3, r2, r3
 80059bc:	69ba      	ldr	r2, [r7, #24]
 80059be:	4313      	orrs	r3, r2
 80059c0:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80059c2:	687b      	ldr	r3, [r7, #4]
 80059c4:	69ba      	ldr	r2, [r7, #24]
 80059c6:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80059c8:	683b      	ldr	r3, [r7, #0]
 80059ca:	685b      	ldr	r3, [r3, #4]
 80059cc:	f003 0303 	and.w	r3, r3, #3
 80059d0:	2b02      	cmp	r3, #2
 80059d2:	d123      	bne.n	8005a1c <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80059d4:	69fb      	ldr	r3, [r7, #28]
 80059d6:	08da      	lsrs	r2, r3, #3
 80059d8:	687b      	ldr	r3, [r7, #4]
 80059da:	3208      	adds	r2, #8
 80059dc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80059e0:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80059e2:	69fb      	ldr	r3, [r7, #28]
 80059e4:	f003 0307 	and.w	r3, r3, #7
 80059e8:	009b      	lsls	r3, r3, #2
 80059ea:	220f      	movs	r2, #15
 80059ec:	fa02 f303 	lsl.w	r3, r2, r3
 80059f0:	43db      	mvns	r3, r3
 80059f2:	69ba      	ldr	r2, [r7, #24]
 80059f4:	4013      	ands	r3, r2
 80059f6:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80059f8:	683b      	ldr	r3, [r7, #0]
 80059fa:	691a      	ldr	r2, [r3, #16]
 80059fc:	69fb      	ldr	r3, [r7, #28]
 80059fe:	f003 0307 	and.w	r3, r3, #7
 8005a02:	009b      	lsls	r3, r3, #2
 8005a04:	fa02 f303 	lsl.w	r3, r2, r3
 8005a08:	69ba      	ldr	r2, [r7, #24]
 8005a0a:	4313      	orrs	r3, r2
 8005a0c:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8005a0e:	69fb      	ldr	r3, [r7, #28]
 8005a10:	08da      	lsrs	r2, r3, #3
 8005a12:	687b      	ldr	r3, [r7, #4]
 8005a14:	3208      	adds	r2, #8
 8005a16:	69b9      	ldr	r1, [r7, #24]
 8005a18:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8005a1c:	687b      	ldr	r3, [r7, #4]
 8005a1e:	681b      	ldr	r3, [r3, #0]
 8005a20:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8005a22:	69fb      	ldr	r3, [r7, #28]
 8005a24:	005b      	lsls	r3, r3, #1
 8005a26:	2203      	movs	r2, #3
 8005a28:	fa02 f303 	lsl.w	r3, r2, r3
 8005a2c:	43db      	mvns	r3, r3
 8005a2e:	69ba      	ldr	r2, [r7, #24]
 8005a30:	4013      	ands	r3, r2
 8005a32:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8005a34:	683b      	ldr	r3, [r7, #0]
 8005a36:	685b      	ldr	r3, [r3, #4]
 8005a38:	f003 0203 	and.w	r2, r3, #3
 8005a3c:	69fb      	ldr	r3, [r7, #28]
 8005a3e:	005b      	lsls	r3, r3, #1
 8005a40:	fa02 f303 	lsl.w	r3, r2, r3
 8005a44:	69ba      	ldr	r2, [r7, #24]
 8005a46:	4313      	orrs	r3, r2
 8005a48:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8005a4a:	687b      	ldr	r3, [r7, #4]
 8005a4c:	69ba      	ldr	r2, [r7, #24]
 8005a4e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8005a50:	683b      	ldr	r3, [r7, #0]
 8005a52:	685b      	ldr	r3, [r3, #4]
 8005a54:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8005a58:	2b00      	cmp	r3, #0
 8005a5a:	f000 80a2 	beq.w	8005ba2 <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8005a5e:	2300      	movs	r3, #0
 8005a60:	60fb      	str	r3, [r7, #12]
 8005a62:	4b57      	ldr	r3, [pc, #348]	; (8005bc0 <HAL_GPIO_Init+0x2e8>)
 8005a64:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005a66:	4a56      	ldr	r2, [pc, #344]	; (8005bc0 <HAL_GPIO_Init+0x2e8>)
 8005a68:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8005a6c:	6453      	str	r3, [r2, #68]	; 0x44
 8005a6e:	4b54      	ldr	r3, [pc, #336]	; (8005bc0 <HAL_GPIO_Init+0x2e8>)
 8005a70:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005a72:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8005a76:	60fb      	str	r3, [r7, #12]
 8005a78:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8005a7a:	4a52      	ldr	r2, [pc, #328]	; (8005bc4 <HAL_GPIO_Init+0x2ec>)
 8005a7c:	69fb      	ldr	r3, [r7, #28]
 8005a7e:	089b      	lsrs	r3, r3, #2
 8005a80:	3302      	adds	r3, #2
 8005a82:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005a86:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8005a88:	69fb      	ldr	r3, [r7, #28]
 8005a8a:	f003 0303 	and.w	r3, r3, #3
 8005a8e:	009b      	lsls	r3, r3, #2
 8005a90:	220f      	movs	r2, #15
 8005a92:	fa02 f303 	lsl.w	r3, r2, r3
 8005a96:	43db      	mvns	r3, r3
 8005a98:	69ba      	ldr	r2, [r7, #24]
 8005a9a:	4013      	ands	r3, r2
 8005a9c:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8005a9e:	687b      	ldr	r3, [r7, #4]
 8005aa0:	4a49      	ldr	r2, [pc, #292]	; (8005bc8 <HAL_GPIO_Init+0x2f0>)
 8005aa2:	4293      	cmp	r3, r2
 8005aa4:	d019      	beq.n	8005ada <HAL_GPIO_Init+0x202>
 8005aa6:	687b      	ldr	r3, [r7, #4]
 8005aa8:	4a48      	ldr	r2, [pc, #288]	; (8005bcc <HAL_GPIO_Init+0x2f4>)
 8005aaa:	4293      	cmp	r3, r2
 8005aac:	d013      	beq.n	8005ad6 <HAL_GPIO_Init+0x1fe>
 8005aae:	687b      	ldr	r3, [r7, #4]
 8005ab0:	4a47      	ldr	r2, [pc, #284]	; (8005bd0 <HAL_GPIO_Init+0x2f8>)
 8005ab2:	4293      	cmp	r3, r2
 8005ab4:	d00d      	beq.n	8005ad2 <HAL_GPIO_Init+0x1fa>
 8005ab6:	687b      	ldr	r3, [r7, #4]
 8005ab8:	4a46      	ldr	r2, [pc, #280]	; (8005bd4 <HAL_GPIO_Init+0x2fc>)
 8005aba:	4293      	cmp	r3, r2
 8005abc:	d007      	beq.n	8005ace <HAL_GPIO_Init+0x1f6>
 8005abe:	687b      	ldr	r3, [r7, #4]
 8005ac0:	4a45      	ldr	r2, [pc, #276]	; (8005bd8 <HAL_GPIO_Init+0x300>)
 8005ac2:	4293      	cmp	r3, r2
 8005ac4:	d101      	bne.n	8005aca <HAL_GPIO_Init+0x1f2>
 8005ac6:	2304      	movs	r3, #4
 8005ac8:	e008      	b.n	8005adc <HAL_GPIO_Init+0x204>
 8005aca:	2307      	movs	r3, #7
 8005acc:	e006      	b.n	8005adc <HAL_GPIO_Init+0x204>
 8005ace:	2303      	movs	r3, #3
 8005ad0:	e004      	b.n	8005adc <HAL_GPIO_Init+0x204>
 8005ad2:	2302      	movs	r3, #2
 8005ad4:	e002      	b.n	8005adc <HAL_GPIO_Init+0x204>
 8005ad6:	2301      	movs	r3, #1
 8005ad8:	e000      	b.n	8005adc <HAL_GPIO_Init+0x204>
 8005ada:	2300      	movs	r3, #0
 8005adc:	69fa      	ldr	r2, [r7, #28]
 8005ade:	f002 0203 	and.w	r2, r2, #3
 8005ae2:	0092      	lsls	r2, r2, #2
 8005ae4:	4093      	lsls	r3, r2
 8005ae6:	69ba      	ldr	r2, [r7, #24]
 8005ae8:	4313      	orrs	r3, r2
 8005aea:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8005aec:	4935      	ldr	r1, [pc, #212]	; (8005bc4 <HAL_GPIO_Init+0x2ec>)
 8005aee:	69fb      	ldr	r3, [r7, #28]
 8005af0:	089b      	lsrs	r3, r3, #2
 8005af2:	3302      	adds	r3, #2
 8005af4:	69ba      	ldr	r2, [r7, #24]
 8005af6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8005afa:	4b38      	ldr	r3, [pc, #224]	; (8005bdc <HAL_GPIO_Init+0x304>)
 8005afc:	689b      	ldr	r3, [r3, #8]
 8005afe:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8005b00:	693b      	ldr	r3, [r7, #16]
 8005b02:	43db      	mvns	r3, r3
 8005b04:	69ba      	ldr	r2, [r7, #24]
 8005b06:	4013      	ands	r3, r2
 8005b08:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8005b0a:	683b      	ldr	r3, [r7, #0]
 8005b0c:	685b      	ldr	r3, [r3, #4]
 8005b0e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8005b12:	2b00      	cmp	r3, #0
 8005b14:	d003      	beq.n	8005b1e <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 8005b16:	69ba      	ldr	r2, [r7, #24]
 8005b18:	693b      	ldr	r3, [r7, #16]
 8005b1a:	4313      	orrs	r3, r2
 8005b1c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8005b1e:	4a2f      	ldr	r2, [pc, #188]	; (8005bdc <HAL_GPIO_Init+0x304>)
 8005b20:	69bb      	ldr	r3, [r7, #24]
 8005b22:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8005b24:	4b2d      	ldr	r3, [pc, #180]	; (8005bdc <HAL_GPIO_Init+0x304>)
 8005b26:	68db      	ldr	r3, [r3, #12]
 8005b28:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8005b2a:	693b      	ldr	r3, [r7, #16]
 8005b2c:	43db      	mvns	r3, r3
 8005b2e:	69ba      	ldr	r2, [r7, #24]
 8005b30:	4013      	ands	r3, r2
 8005b32:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8005b34:	683b      	ldr	r3, [r7, #0]
 8005b36:	685b      	ldr	r3, [r3, #4]
 8005b38:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8005b3c:	2b00      	cmp	r3, #0
 8005b3e:	d003      	beq.n	8005b48 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8005b40:	69ba      	ldr	r2, [r7, #24]
 8005b42:	693b      	ldr	r3, [r7, #16]
 8005b44:	4313      	orrs	r3, r2
 8005b46:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8005b48:	4a24      	ldr	r2, [pc, #144]	; (8005bdc <HAL_GPIO_Init+0x304>)
 8005b4a:	69bb      	ldr	r3, [r7, #24]
 8005b4c:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8005b4e:	4b23      	ldr	r3, [pc, #140]	; (8005bdc <HAL_GPIO_Init+0x304>)
 8005b50:	685b      	ldr	r3, [r3, #4]
 8005b52:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8005b54:	693b      	ldr	r3, [r7, #16]
 8005b56:	43db      	mvns	r3, r3
 8005b58:	69ba      	ldr	r2, [r7, #24]
 8005b5a:	4013      	ands	r3, r2
 8005b5c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8005b5e:	683b      	ldr	r3, [r7, #0]
 8005b60:	685b      	ldr	r3, [r3, #4]
 8005b62:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005b66:	2b00      	cmp	r3, #0
 8005b68:	d003      	beq.n	8005b72 <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 8005b6a:	69ba      	ldr	r2, [r7, #24]
 8005b6c:	693b      	ldr	r3, [r7, #16]
 8005b6e:	4313      	orrs	r3, r2
 8005b70:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8005b72:	4a1a      	ldr	r2, [pc, #104]	; (8005bdc <HAL_GPIO_Init+0x304>)
 8005b74:	69bb      	ldr	r3, [r7, #24]
 8005b76:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8005b78:	4b18      	ldr	r3, [pc, #96]	; (8005bdc <HAL_GPIO_Init+0x304>)
 8005b7a:	681b      	ldr	r3, [r3, #0]
 8005b7c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8005b7e:	693b      	ldr	r3, [r7, #16]
 8005b80:	43db      	mvns	r3, r3
 8005b82:	69ba      	ldr	r2, [r7, #24]
 8005b84:	4013      	ands	r3, r2
 8005b86:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8005b88:	683b      	ldr	r3, [r7, #0]
 8005b8a:	685b      	ldr	r3, [r3, #4]
 8005b8c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005b90:	2b00      	cmp	r3, #0
 8005b92:	d003      	beq.n	8005b9c <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8005b94:	69ba      	ldr	r2, [r7, #24]
 8005b96:	693b      	ldr	r3, [r7, #16]
 8005b98:	4313      	orrs	r3, r2
 8005b9a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8005b9c:	4a0f      	ldr	r2, [pc, #60]	; (8005bdc <HAL_GPIO_Init+0x304>)
 8005b9e:	69bb      	ldr	r3, [r7, #24]
 8005ba0:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8005ba2:	69fb      	ldr	r3, [r7, #28]
 8005ba4:	3301      	adds	r3, #1
 8005ba6:	61fb      	str	r3, [r7, #28]
 8005ba8:	69fb      	ldr	r3, [r7, #28]
 8005baa:	2b0f      	cmp	r3, #15
 8005bac:	f67f aea2 	bls.w	80058f4 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8005bb0:	bf00      	nop
 8005bb2:	bf00      	nop
 8005bb4:	3724      	adds	r7, #36	; 0x24
 8005bb6:	46bd      	mov	sp, r7
 8005bb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bbc:	4770      	bx	lr
 8005bbe:	bf00      	nop
 8005bc0:	40023800 	.word	0x40023800
 8005bc4:	40013800 	.word	0x40013800
 8005bc8:	40020000 	.word	0x40020000
 8005bcc:	40020400 	.word	0x40020400
 8005bd0:	40020800 	.word	0x40020800
 8005bd4:	40020c00 	.word	0x40020c00
 8005bd8:	40021000 	.word	0x40021000
 8005bdc:	40013c00 	.word	0x40013c00

08005be0 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8005be0:	b480      	push	{r7}
 8005be2:	b085      	sub	sp, #20
 8005be4:	af00      	add	r7, sp, #0
 8005be6:	6078      	str	r0, [r7, #4]
 8005be8:	460b      	mov	r3, r1
 8005bea:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8005bec:	687b      	ldr	r3, [r7, #4]
 8005bee:	691a      	ldr	r2, [r3, #16]
 8005bf0:	887b      	ldrh	r3, [r7, #2]
 8005bf2:	4013      	ands	r3, r2
 8005bf4:	2b00      	cmp	r3, #0
 8005bf6:	d002      	beq.n	8005bfe <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8005bf8:	2301      	movs	r3, #1
 8005bfa:	73fb      	strb	r3, [r7, #15]
 8005bfc:	e001      	b.n	8005c02 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8005bfe:	2300      	movs	r3, #0
 8005c00:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8005c02:	7bfb      	ldrb	r3, [r7, #15]
}
 8005c04:	4618      	mov	r0, r3
 8005c06:	3714      	adds	r7, #20
 8005c08:	46bd      	mov	sp, r7
 8005c0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c0e:	4770      	bx	lr

08005c10 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8005c10:	b480      	push	{r7}
 8005c12:	b083      	sub	sp, #12
 8005c14:	af00      	add	r7, sp, #0
 8005c16:	6078      	str	r0, [r7, #4]
 8005c18:	460b      	mov	r3, r1
 8005c1a:	807b      	strh	r3, [r7, #2]
 8005c1c:	4613      	mov	r3, r2
 8005c1e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8005c20:	787b      	ldrb	r3, [r7, #1]
 8005c22:	2b00      	cmp	r3, #0
 8005c24:	d003      	beq.n	8005c2e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8005c26:	887a      	ldrh	r2, [r7, #2]
 8005c28:	687b      	ldr	r3, [r7, #4]
 8005c2a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8005c2c:	e003      	b.n	8005c36 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8005c2e:	887b      	ldrh	r3, [r7, #2]
 8005c30:	041a      	lsls	r2, r3, #16
 8005c32:	687b      	ldr	r3, [r7, #4]
 8005c34:	619a      	str	r2, [r3, #24]
}
 8005c36:	bf00      	nop
 8005c38:	370c      	adds	r7, #12
 8005c3a:	46bd      	mov	sp, r7
 8005c3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c40:	4770      	bx	lr
	...

08005c44 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8005c44:	b580      	push	{r7, lr}
 8005c46:	b086      	sub	sp, #24
 8005c48:	af00      	add	r7, sp, #0
 8005c4a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8005c4c:	687b      	ldr	r3, [r7, #4]
 8005c4e:	2b00      	cmp	r3, #0
 8005c50:	d101      	bne.n	8005c56 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8005c52:	2301      	movs	r3, #1
 8005c54:	e267      	b.n	8006126 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8005c56:	687b      	ldr	r3, [r7, #4]
 8005c58:	681b      	ldr	r3, [r3, #0]
 8005c5a:	f003 0301 	and.w	r3, r3, #1
 8005c5e:	2b00      	cmp	r3, #0
 8005c60:	d075      	beq.n	8005d4e <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8005c62:	4b88      	ldr	r3, [pc, #544]	; (8005e84 <HAL_RCC_OscConfig+0x240>)
 8005c64:	689b      	ldr	r3, [r3, #8]
 8005c66:	f003 030c 	and.w	r3, r3, #12
 8005c6a:	2b04      	cmp	r3, #4
 8005c6c:	d00c      	beq.n	8005c88 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8005c6e:	4b85      	ldr	r3, [pc, #532]	; (8005e84 <HAL_RCC_OscConfig+0x240>)
 8005c70:	689b      	ldr	r3, [r3, #8]
 8005c72:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8005c76:	2b08      	cmp	r3, #8
 8005c78:	d112      	bne.n	8005ca0 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8005c7a:	4b82      	ldr	r3, [pc, #520]	; (8005e84 <HAL_RCC_OscConfig+0x240>)
 8005c7c:	685b      	ldr	r3, [r3, #4]
 8005c7e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005c82:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8005c86:	d10b      	bne.n	8005ca0 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005c88:	4b7e      	ldr	r3, [pc, #504]	; (8005e84 <HAL_RCC_OscConfig+0x240>)
 8005c8a:	681b      	ldr	r3, [r3, #0]
 8005c8c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005c90:	2b00      	cmp	r3, #0
 8005c92:	d05b      	beq.n	8005d4c <HAL_RCC_OscConfig+0x108>
 8005c94:	687b      	ldr	r3, [r7, #4]
 8005c96:	685b      	ldr	r3, [r3, #4]
 8005c98:	2b00      	cmp	r3, #0
 8005c9a:	d157      	bne.n	8005d4c <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8005c9c:	2301      	movs	r3, #1
 8005c9e:	e242      	b.n	8006126 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8005ca0:	687b      	ldr	r3, [r7, #4]
 8005ca2:	685b      	ldr	r3, [r3, #4]
 8005ca4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005ca8:	d106      	bne.n	8005cb8 <HAL_RCC_OscConfig+0x74>
 8005caa:	4b76      	ldr	r3, [pc, #472]	; (8005e84 <HAL_RCC_OscConfig+0x240>)
 8005cac:	681b      	ldr	r3, [r3, #0]
 8005cae:	4a75      	ldr	r2, [pc, #468]	; (8005e84 <HAL_RCC_OscConfig+0x240>)
 8005cb0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005cb4:	6013      	str	r3, [r2, #0]
 8005cb6:	e01d      	b.n	8005cf4 <HAL_RCC_OscConfig+0xb0>
 8005cb8:	687b      	ldr	r3, [r7, #4]
 8005cba:	685b      	ldr	r3, [r3, #4]
 8005cbc:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8005cc0:	d10c      	bne.n	8005cdc <HAL_RCC_OscConfig+0x98>
 8005cc2:	4b70      	ldr	r3, [pc, #448]	; (8005e84 <HAL_RCC_OscConfig+0x240>)
 8005cc4:	681b      	ldr	r3, [r3, #0]
 8005cc6:	4a6f      	ldr	r2, [pc, #444]	; (8005e84 <HAL_RCC_OscConfig+0x240>)
 8005cc8:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8005ccc:	6013      	str	r3, [r2, #0]
 8005cce:	4b6d      	ldr	r3, [pc, #436]	; (8005e84 <HAL_RCC_OscConfig+0x240>)
 8005cd0:	681b      	ldr	r3, [r3, #0]
 8005cd2:	4a6c      	ldr	r2, [pc, #432]	; (8005e84 <HAL_RCC_OscConfig+0x240>)
 8005cd4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005cd8:	6013      	str	r3, [r2, #0]
 8005cda:	e00b      	b.n	8005cf4 <HAL_RCC_OscConfig+0xb0>
 8005cdc:	4b69      	ldr	r3, [pc, #420]	; (8005e84 <HAL_RCC_OscConfig+0x240>)
 8005cde:	681b      	ldr	r3, [r3, #0]
 8005ce0:	4a68      	ldr	r2, [pc, #416]	; (8005e84 <HAL_RCC_OscConfig+0x240>)
 8005ce2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005ce6:	6013      	str	r3, [r2, #0]
 8005ce8:	4b66      	ldr	r3, [pc, #408]	; (8005e84 <HAL_RCC_OscConfig+0x240>)
 8005cea:	681b      	ldr	r3, [r3, #0]
 8005cec:	4a65      	ldr	r2, [pc, #404]	; (8005e84 <HAL_RCC_OscConfig+0x240>)
 8005cee:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8005cf2:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8005cf4:	687b      	ldr	r3, [r7, #4]
 8005cf6:	685b      	ldr	r3, [r3, #4]
 8005cf8:	2b00      	cmp	r3, #0
 8005cfa:	d013      	beq.n	8005d24 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005cfc:	f7fe fd42 	bl	8004784 <HAL_GetTick>
 8005d00:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005d02:	e008      	b.n	8005d16 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8005d04:	f7fe fd3e 	bl	8004784 <HAL_GetTick>
 8005d08:	4602      	mov	r2, r0
 8005d0a:	693b      	ldr	r3, [r7, #16]
 8005d0c:	1ad3      	subs	r3, r2, r3
 8005d0e:	2b64      	cmp	r3, #100	; 0x64
 8005d10:	d901      	bls.n	8005d16 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8005d12:	2303      	movs	r3, #3
 8005d14:	e207      	b.n	8006126 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005d16:	4b5b      	ldr	r3, [pc, #364]	; (8005e84 <HAL_RCC_OscConfig+0x240>)
 8005d18:	681b      	ldr	r3, [r3, #0]
 8005d1a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005d1e:	2b00      	cmp	r3, #0
 8005d20:	d0f0      	beq.n	8005d04 <HAL_RCC_OscConfig+0xc0>
 8005d22:	e014      	b.n	8005d4e <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005d24:	f7fe fd2e 	bl	8004784 <HAL_GetTick>
 8005d28:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005d2a:	e008      	b.n	8005d3e <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8005d2c:	f7fe fd2a 	bl	8004784 <HAL_GetTick>
 8005d30:	4602      	mov	r2, r0
 8005d32:	693b      	ldr	r3, [r7, #16]
 8005d34:	1ad3      	subs	r3, r2, r3
 8005d36:	2b64      	cmp	r3, #100	; 0x64
 8005d38:	d901      	bls.n	8005d3e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8005d3a:	2303      	movs	r3, #3
 8005d3c:	e1f3      	b.n	8006126 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005d3e:	4b51      	ldr	r3, [pc, #324]	; (8005e84 <HAL_RCC_OscConfig+0x240>)
 8005d40:	681b      	ldr	r3, [r3, #0]
 8005d42:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005d46:	2b00      	cmp	r3, #0
 8005d48:	d1f0      	bne.n	8005d2c <HAL_RCC_OscConfig+0xe8>
 8005d4a:	e000      	b.n	8005d4e <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005d4c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8005d4e:	687b      	ldr	r3, [r7, #4]
 8005d50:	681b      	ldr	r3, [r3, #0]
 8005d52:	f003 0302 	and.w	r3, r3, #2
 8005d56:	2b00      	cmp	r3, #0
 8005d58:	d063      	beq.n	8005e22 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8005d5a:	4b4a      	ldr	r3, [pc, #296]	; (8005e84 <HAL_RCC_OscConfig+0x240>)
 8005d5c:	689b      	ldr	r3, [r3, #8]
 8005d5e:	f003 030c 	and.w	r3, r3, #12
 8005d62:	2b00      	cmp	r3, #0
 8005d64:	d00b      	beq.n	8005d7e <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8005d66:	4b47      	ldr	r3, [pc, #284]	; (8005e84 <HAL_RCC_OscConfig+0x240>)
 8005d68:	689b      	ldr	r3, [r3, #8]
 8005d6a:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8005d6e:	2b08      	cmp	r3, #8
 8005d70:	d11c      	bne.n	8005dac <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8005d72:	4b44      	ldr	r3, [pc, #272]	; (8005e84 <HAL_RCC_OscConfig+0x240>)
 8005d74:	685b      	ldr	r3, [r3, #4]
 8005d76:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005d7a:	2b00      	cmp	r3, #0
 8005d7c:	d116      	bne.n	8005dac <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005d7e:	4b41      	ldr	r3, [pc, #260]	; (8005e84 <HAL_RCC_OscConfig+0x240>)
 8005d80:	681b      	ldr	r3, [r3, #0]
 8005d82:	f003 0302 	and.w	r3, r3, #2
 8005d86:	2b00      	cmp	r3, #0
 8005d88:	d005      	beq.n	8005d96 <HAL_RCC_OscConfig+0x152>
 8005d8a:	687b      	ldr	r3, [r7, #4]
 8005d8c:	68db      	ldr	r3, [r3, #12]
 8005d8e:	2b01      	cmp	r3, #1
 8005d90:	d001      	beq.n	8005d96 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8005d92:	2301      	movs	r3, #1
 8005d94:	e1c7      	b.n	8006126 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005d96:	4b3b      	ldr	r3, [pc, #236]	; (8005e84 <HAL_RCC_OscConfig+0x240>)
 8005d98:	681b      	ldr	r3, [r3, #0]
 8005d9a:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8005d9e:	687b      	ldr	r3, [r7, #4]
 8005da0:	691b      	ldr	r3, [r3, #16]
 8005da2:	00db      	lsls	r3, r3, #3
 8005da4:	4937      	ldr	r1, [pc, #220]	; (8005e84 <HAL_RCC_OscConfig+0x240>)
 8005da6:	4313      	orrs	r3, r2
 8005da8:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005daa:	e03a      	b.n	8005e22 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8005dac:	687b      	ldr	r3, [r7, #4]
 8005dae:	68db      	ldr	r3, [r3, #12]
 8005db0:	2b00      	cmp	r3, #0
 8005db2:	d020      	beq.n	8005df6 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8005db4:	4b34      	ldr	r3, [pc, #208]	; (8005e88 <HAL_RCC_OscConfig+0x244>)
 8005db6:	2201      	movs	r2, #1
 8005db8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005dba:	f7fe fce3 	bl	8004784 <HAL_GetTick>
 8005dbe:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005dc0:	e008      	b.n	8005dd4 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8005dc2:	f7fe fcdf 	bl	8004784 <HAL_GetTick>
 8005dc6:	4602      	mov	r2, r0
 8005dc8:	693b      	ldr	r3, [r7, #16]
 8005dca:	1ad3      	subs	r3, r2, r3
 8005dcc:	2b02      	cmp	r3, #2
 8005dce:	d901      	bls.n	8005dd4 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8005dd0:	2303      	movs	r3, #3
 8005dd2:	e1a8      	b.n	8006126 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005dd4:	4b2b      	ldr	r3, [pc, #172]	; (8005e84 <HAL_RCC_OscConfig+0x240>)
 8005dd6:	681b      	ldr	r3, [r3, #0]
 8005dd8:	f003 0302 	and.w	r3, r3, #2
 8005ddc:	2b00      	cmp	r3, #0
 8005dde:	d0f0      	beq.n	8005dc2 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005de0:	4b28      	ldr	r3, [pc, #160]	; (8005e84 <HAL_RCC_OscConfig+0x240>)
 8005de2:	681b      	ldr	r3, [r3, #0]
 8005de4:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8005de8:	687b      	ldr	r3, [r7, #4]
 8005dea:	691b      	ldr	r3, [r3, #16]
 8005dec:	00db      	lsls	r3, r3, #3
 8005dee:	4925      	ldr	r1, [pc, #148]	; (8005e84 <HAL_RCC_OscConfig+0x240>)
 8005df0:	4313      	orrs	r3, r2
 8005df2:	600b      	str	r3, [r1, #0]
 8005df4:	e015      	b.n	8005e22 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8005df6:	4b24      	ldr	r3, [pc, #144]	; (8005e88 <HAL_RCC_OscConfig+0x244>)
 8005df8:	2200      	movs	r2, #0
 8005dfa:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005dfc:	f7fe fcc2 	bl	8004784 <HAL_GetTick>
 8005e00:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005e02:	e008      	b.n	8005e16 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8005e04:	f7fe fcbe 	bl	8004784 <HAL_GetTick>
 8005e08:	4602      	mov	r2, r0
 8005e0a:	693b      	ldr	r3, [r7, #16]
 8005e0c:	1ad3      	subs	r3, r2, r3
 8005e0e:	2b02      	cmp	r3, #2
 8005e10:	d901      	bls.n	8005e16 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8005e12:	2303      	movs	r3, #3
 8005e14:	e187      	b.n	8006126 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005e16:	4b1b      	ldr	r3, [pc, #108]	; (8005e84 <HAL_RCC_OscConfig+0x240>)
 8005e18:	681b      	ldr	r3, [r3, #0]
 8005e1a:	f003 0302 	and.w	r3, r3, #2
 8005e1e:	2b00      	cmp	r3, #0
 8005e20:	d1f0      	bne.n	8005e04 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8005e22:	687b      	ldr	r3, [r7, #4]
 8005e24:	681b      	ldr	r3, [r3, #0]
 8005e26:	f003 0308 	and.w	r3, r3, #8
 8005e2a:	2b00      	cmp	r3, #0
 8005e2c:	d036      	beq.n	8005e9c <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8005e2e:	687b      	ldr	r3, [r7, #4]
 8005e30:	695b      	ldr	r3, [r3, #20]
 8005e32:	2b00      	cmp	r3, #0
 8005e34:	d016      	beq.n	8005e64 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8005e36:	4b15      	ldr	r3, [pc, #84]	; (8005e8c <HAL_RCC_OscConfig+0x248>)
 8005e38:	2201      	movs	r2, #1
 8005e3a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005e3c:	f7fe fca2 	bl	8004784 <HAL_GetTick>
 8005e40:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005e42:	e008      	b.n	8005e56 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8005e44:	f7fe fc9e 	bl	8004784 <HAL_GetTick>
 8005e48:	4602      	mov	r2, r0
 8005e4a:	693b      	ldr	r3, [r7, #16]
 8005e4c:	1ad3      	subs	r3, r2, r3
 8005e4e:	2b02      	cmp	r3, #2
 8005e50:	d901      	bls.n	8005e56 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8005e52:	2303      	movs	r3, #3
 8005e54:	e167      	b.n	8006126 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005e56:	4b0b      	ldr	r3, [pc, #44]	; (8005e84 <HAL_RCC_OscConfig+0x240>)
 8005e58:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005e5a:	f003 0302 	and.w	r3, r3, #2
 8005e5e:	2b00      	cmp	r3, #0
 8005e60:	d0f0      	beq.n	8005e44 <HAL_RCC_OscConfig+0x200>
 8005e62:	e01b      	b.n	8005e9c <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8005e64:	4b09      	ldr	r3, [pc, #36]	; (8005e8c <HAL_RCC_OscConfig+0x248>)
 8005e66:	2200      	movs	r2, #0
 8005e68:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005e6a:	f7fe fc8b 	bl	8004784 <HAL_GetTick>
 8005e6e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005e70:	e00e      	b.n	8005e90 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8005e72:	f7fe fc87 	bl	8004784 <HAL_GetTick>
 8005e76:	4602      	mov	r2, r0
 8005e78:	693b      	ldr	r3, [r7, #16]
 8005e7a:	1ad3      	subs	r3, r2, r3
 8005e7c:	2b02      	cmp	r3, #2
 8005e7e:	d907      	bls.n	8005e90 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8005e80:	2303      	movs	r3, #3
 8005e82:	e150      	b.n	8006126 <HAL_RCC_OscConfig+0x4e2>
 8005e84:	40023800 	.word	0x40023800
 8005e88:	42470000 	.word	0x42470000
 8005e8c:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005e90:	4b88      	ldr	r3, [pc, #544]	; (80060b4 <HAL_RCC_OscConfig+0x470>)
 8005e92:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005e94:	f003 0302 	and.w	r3, r3, #2
 8005e98:	2b00      	cmp	r3, #0
 8005e9a:	d1ea      	bne.n	8005e72 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8005e9c:	687b      	ldr	r3, [r7, #4]
 8005e9e:	681b      	ldr	r3, [r3, #0]
 8005ea0:	f003 0304 	and.w	r3, r3, #4
 8005ea4:	2b00      	cmp	r3, #0
 8005ea6:	f000 8097 	beq.w	8005fd8 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8005eaa:	2300      	movs	r3, #0
 8005eac:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005eae:	4b81      	ldr	r3, [pc, #516]	; (80060b4 <HAL_RCC_OscConfig+0x470>)
 8005eb0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005eb2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005eb6:	2b00      	cmp	r3, #0
 8005eb8:	d10f      	bne.n	8005eda <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005eba:	2300      	movs	r3, #0
 8005ebc:	60bb      	str	r3, [r7, #8]
 8005ebe:	4b7d      	ldr	r3, [pc, #500]	; (80060b4 <HAL_RCC_OscConfig+0x470>)
 8005ec0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005ec2:	4a7c      	ldr	r2, [pc, #496]	; (80060b4 <HAL_RCC_OscConfig+0x470>)
 8005ec4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005ec8:	6413      	str	r3, [r2, #64]	; 0x40
 8005eca:	4b7a      	ldr	r3, [pc, #488]	; (80060b4 <HAL_RCC_OscConfig+0x470>)
 8005ecc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005ece:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005ed2:	60bb      	str	r3, [r7, #8]
 8005ed4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8005ed6:	2301      	movs	r3, #1
 8005ed8:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005eda:	4b77      	ldr	r3, [pc, #476]	; (80060b8 <HAL_RCC_OscConfig+0x474>)
 8005edc:	681b      	ldr	r3, [r3, #0]
 8005ede:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005ee2:	2b00      	cmp	r3, #0
 8005ee4:	d118      	bne.n	8005f18 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8005ee6:	4b74      	ldr	r3, [pc, #464]	; (80060b8 <HAL_RCC_OscConfig+0x474>)
 8005ee8:	681b      	ldr	r3, [r3, #0]
 8005eea:	4a73      	ldr	r2, [pc, #460]	; (80060b8 <HAL_RCC_OscConfig+0x474>)
 8005eec:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005ef0:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8005ef2:	f7fe fc47 	bl	8004784 <HAL_GetTick>
 8005ef6:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005ef8:	e008      	b.n	8005f0c <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005efa:	f7fe fc43 	bl	8004784 <HAL_GetTick>
 8005efe:	4602      	mov	r2, r0
 8005f00:	693b      	ldr	r3, [r7, #16]
 8005f02:	1ad3      	subs	r3, r2, r3
 8005f04:	2b02      	cmp	r3, #2
 8005f06:	d901      	bls.n	8005f0c <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8005f08:	2303      	movs	r3, #3
 8005f0a:	e10c      	b.n	8006126 <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005f0c:	4b6a      	ldr	r3, [pc, #424]	; (80060b8 <HAL_RCC_OscConfig+0x474>)
 8005f0e:	681b      	ldr	r3, [r3, #0]
 8005f10:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005f14:	2b00      	cmp	r3, #0
 8005f16:	d0f0      	beq.n	8005efa <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005f18:	687b      	ldr	r3, [r7, #4]
 8005f1a:	689b      	ldr	r3, [r3, #8]
 8005f1c:	2b01      	cmp	r3, #1
 8005f1e:	d106      	bne.n	8005f2e <HAL_RCC_OscConfig+0x2ea>
 8005f20:	4b64      	ldr	r3, [pc, #400]	; (80060b4 <HAL_RCC_OscConfig+0x470>)
 8005f22:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005f24:	4a63      	ldr	r2, [pc, #396]	; (80060b4 <HAL_RCC_OscConfig+0x470>)
 8005f26:	f043 0301 	orr.w	r3, r3, #1
 8005f2a:	6713      	str	r3, [r2, #112]	; 0x70
 8005f2c:	e01c      	b.n	8005f68 <HAL_RCC_OscConfig+0x324>
 8005f2e:	687b      	ldr	r3, [r7, #4]
 8005f30:	689b      	ldr	r3, [r3, #8]
 8005f32:	2b05      	cmp	r3, #5
 8005f34:	d10c      	bne.n	8005f50 <HAL_RCC_OscConfig+0x30c>
 8005f36:	4b5f      	ldr	r3, [pc, #380]	; (80060b4 <HAL_RCC_OscConfig+0x470>)
 8005f38:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005f3a:	4a5e      	ldr	r2, [pc, #376]	; (80060b4 <HAL_RCC_OscConfig+0x470>)
 8005f3c:	f043 0304 	orr.w	r3, r3, #4
 8005f40:	6713      	str	r3, [r2, #112]	; 0x70
 8005f42:	4b5c      	ldr	r3, [pc, #368]	; (80060b4 <HAL_RCC_OscConfig+0x470>)
 8005f44:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005f46:	4a5b      	ldr	r2, [pc, #364]	; (80060b4 <HAL_RCC_OscConfig+0x470>)
 8005f48:	f043 0301 	orr.w	r3, r3, #1
 8005f4c:	6713      	str	r3, [r2, #112]	; 0x70
 8005f4e:	e00b      	b.n	8005f68 <HAL_RCC_OscConfig+0x324>
 8005f50:	4b58      	ldr	r3, [pc, #352]	; (80060b4 <HAL_RCC_OscConfig+0x470>)
 8005f52:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005f54:	4a57      	ldr	r2, [pc, #348]	; (80060b4 <HAL_RCC_OscConfig+0x470>)
 8005f56:	f023 0301 	bic.w	r3, r3, #1
 8005f5a:	6713      	str	r3, [r2, #112]	; 0x70
 8005f5c:	4b55      	ldr	r3, [pc, #340]	; (80060b4 <HAL_RCC_OscConfig+0x470>)
 8005f5e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005f60:	4a54      	ldr	r2, [pc, #336]	; (80060b4 <HAL_RCC_OscConfig+0x470>)
 8005f62:	f023 0304 	bic.w	r3, r3, #4
 8005f66:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8005f68:	687b      	ldr	r3, [r7, #4]
 8005f6a:	689b      	ldr	r3, [r3, #8]
 8005f6c:	2b00      	cmp	r3, #0
 8005f6e:	d015      	beq.n	8005f9c <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005f70:	f7fe fc08 	bl	8004784 <HAL_GetTick>
 8005f74:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005f76:	e00a      	b.n	8005f8e <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8005f78:	f7fe fc04 	bl	8004784 <HAL_GetTick>
 8005f7c:	4602      	mov	r2, r0
 8005f7e:	693b      	ldr	r3, [r7, #16]
 8005f80:	1ad3      	subs	r3, r2, r3
 8005f82:	f241 3288 	movw	r2, #5000	; 0x1388
 8005f86:	4293      	cmp	r3, r2
 8005f88:	d901      	bls.n	8005f8e <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8005f8a:	2303      	movs	r3, #3
 8005f8c:	e0cb      	b.n	8006126 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005f8e:	4b49      	ldr	r3, [pc, #292]	; (80060b4 <HAL_RCC_OscConfig+0x470>)
 8005f90:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005f92:	f003 0302 	and.w	r3, r3, #2
 8005f96:	2b00      	cmp	r3, #0
 8005f98:	d0ee      	beq.n	8005f78 <HAL_RCC_OscConfig+0x334>
 8005f9a:	e014      	b.n	8005fc6 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005f9c:	f7fe fbf2 	bl	8004784 <HAL_GetTick>
 8005fa0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005fa2:	e00a      	b.n	8005fba <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8005fa4:	f7fe fbee 	bl	8004784 <HAL_GetTick>
 8005fa8:	4602      	mov	r2, r0
 8005faa:	693b      	ldr	r3, [r7, #16]
 8005fac:	1ad3      	subs	r3, r2, r3
 8005fae:	f241 3288 	movw	r2, #5000	; 0x1388
 8005fb2:	4293      	cmp	r3, r2
 8005fb4:	d901      	bls.n	8005fba <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8005fb6:	2303      	movs	r3, #3
 8005fb8:	e0b5      	b.n	8006126 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005fba:	4b3e      	ldr	r3, [pc, #248]	; (80060b4 <HAL_RCC_OscConfig+0x470>)
 8005fbc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005fbe:	f003 0302 	and.w	r3, r3, #2
 8005fc2:	2b00      	cmp	r3, #0
 8005fc4:	d1ee      	bne.n	8005fa4 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8005fc6:	7dfb      	ldrb	r3, [r7, #23]
 8005fc8:	2b01      	cmp	r3, #1
 8005fca:	d105      	bne.n	8005fd8 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005fcc:	4b39      	ldr	r3, [pc, #228]	; (80060b4 <HAL_RCC_OscConfig+0x470>)
 8005fce:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005fd0:	4a38      	ldr	r2, [pc, #224]	; (80060b4 <HAL_RCC_OscConfig+0x470>)
 8005fd2:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8005fd6:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8005fd8:	687b      	ldr	r3, [r7, #4]
 8005fda:	699b      	ldr	r3, [r3, #24]
 8005fdc:	2b00      	cmp	r3, #0
 8005fde:	f000 80a1 	beq.w	8006124 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8005fe2:	4b34      	ldr	r3, [pc, #208]	; (80060b4 <HAL_RCC_OscConfig+0x470>)
 8005fe4:	689b      	ldr	r3, [r3, #8]
 8005fe6:	f003 030c 	and.w	r3, r3, #12
 8005fea:	2b08      	cmp	r3, #8
 8005fec:	d05c      	beq.n	80060a8 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8005fee:	687b      	ldr	r3, [r7, #4]
 8005ff0:	699b      	ldr	r3, [r3, #24]
 8005ff2:	2b02      	cmp	r3, #2
 8005ff4:	d141      	bne.n	800607a <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005ff6:	4b31      	ldr	r3, [pc, #196]	; (80060bc <HAL_RCC_OscConfig+0x478>)
 8005ff8:	2200      	movs	r2, #0
 8005ffa:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005ffc:	f7fe fbc2 	bl	8004784 <HAL_GetTick>
 8006000:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006002:	e008      	b.n	8006016 <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8006004:	f7fe fbbe 	bl	8004784 <HAL_GetTick>
 8006008:	4602      	mov	r2, r0
 800600a:	693b      	ldr	r3, [r7, #16]
 800600c:	1ad3      	subs	r3, r2, r3
 800600e:	2b02      	cmp	r3, #2
 8006010:	d901      	bls.n	8006016 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8006012:	2303      	movs	r3, #3
 8006014:	e087      	b.n	8006126 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006016:	4b27      	ldr	r3, [pc, #156]	; (80060b4 <HAL_RCC_OscConfig+0x470>)
 8006018:	681b      	ldr	r3, [r3, #0]
 800601a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800601e:	2b00      	cmp	r3, #0
 8006020:	d1f0      	bne.n	8006004 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8006022:	687b      	ldr	r3, [r7, #4]
 8006024:	69da      	ldr	r2, [r3, #28]
 8006026:	687b      	ldr	r3, [r7, #4]
 8006028:	6a1b      	ldr	r3, [r3, #32]
 800602a:	431a      	orrs	r2, r3
 800602c:	687b      	ldr	r3, [r7, #4]
 800602e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006030:	019b      	lsls	r3, r3, #6
 8006032:	431a      	orrs	r2, r3
 8006034:	687b      	ldr	r3, [r7, #4]
 8006036:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006038:	085b      	lsrs	r3, r3, #1
 800603a:	3b01      	subs	r3, #1
 800603c:	041b      	lsls	r3, r3, #16
 800603e:	431a      	orrs	r2, r3
 8006040:	687b      	ldr	r3, [r7, #4]
 8006042:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006044:	061b      	lsls	r3, r3, #24
 8006046:	491b      	ldr	r1, [pc, #108]	; (80060b4 <HAL_RCC_OscConfig+0x470>)
 8006048:	4313      	orrs	r3, r2
 800604a:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800604c:	4b1b      	ldr	r3, [pc, #108]	; (80060bc <HAL_RCC_OscConfig+0x478>)
 800604e:	2201      	movs	r2, #1
 8006050:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006052:	f7fe fb97 	bl	8004784 <HAL_GetTick>
 8006056:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8006058:	e008      	b.n	800606c <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800605a:	f7fe fb93 	bl	8004784 <HAL_GetTick>
 800605e:	4602      	mov	r2, r0
 8006060:	693b      	ldr	r3, [r7, #16]
 8006062:	1ad3      	subs	r3, r2, r3
 8006064:	2b02      	cmp	r3, #2
 8006066:	d901      	bls.n	800606c <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8006068:	2303      	movs	r3, #3
 800606a:	e05c      	b.n	8006126 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800606c:	4b11      	ldr	r3, [pc, #68]	; (80060b4 <HAL_RCC_OscConfig+0x470>)
 800606e:	681b      	ldr	r3, [r3, #0]
 8006070:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006074:	2b00      	cmp	r3, #0
 8006076:	d0f0      	beq.n	800605a <HAL_RCC_OscConfig+0x416>
 8006078:	e054      	b.n	8006124 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800607a:	4b10      	ldr	r3, [pc, #64]	; (80060bc <HAL_RCC_OscConfig+0x478>)
 800607c:	2200      	movs	r2, #0
 800607e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006080:	f7fe fb80 	bl	8004784 <HAL_GetTick>
 8006084:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006086:	e008      	b.n	800609a <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8006088:	f7fe fb7c 	bl	8004784 <HAL_GetTick>
 800608c:	4602      	mov	r2, r0
 800608e:	693b      	ldr	r3, [r7, #16]
 8006090:	1ad3      	subs	r3, r2, r3
 8006092:	2b02      	cmp	r3, #2
 8006094:	d901      	bls.n	800609a <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8006096:	2303      	movs	r3, #3
 8006098:	e045      	b.n	8006126 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800609a:	4b06      	ldr	r3, [pc, #24]	; (80060b4 <HAL_RCC_OscConfig+0x470>)
 800609c:	681b      	ldr	r3, [r3, #0]
 800609e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80060a2:	2b00      	cmp	r3, #0
 80060a4:	d1f0      	bne.n	8006088 <HAL_RCC_OscConfig+0x444>
 80060a6:	e03d      	b.n	8006124 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80060a8:	687b      	ldr	r3, [r7, #4]
 80060aa:	699b      	ldr	r3, [r3, #24]
 80060ac:	2b01      	cmp	r3, #1
 80060ae:	d107      	bne.n	80060c0 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 80060b0:	2301      	movs	r3, #1
 80060b2:	e038      	b.n	8006126 <HAL_RCC_OscConfig+0x4e2>
 80060b4:	40023800 	.word	0x40023800
 80060b8:	40007000 	.word	0x40007000
 80060bc:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80060c0:	4b1b      	ldr	r3, [pc, #108]	; (8006130 <HAL_RCC_OscConfig+0x4ec>)
 80060c2:	685b      	ldr	r3, [r3, #4]
 80060c4:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80060c6:	687b      	ldr	r3, [r7, #4]
 80060c8:	699b      	ldr	r3, [r3, #24]
 80060ca:	2b01      	cmp	r3, #1
 80060cc:	d028      	beq.n	8006120 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80060ce:	68fb      	ldr	r3, [r7, #12]
 80060d0:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 80060d4:	687b      	ldr	r3, [r7, #4]
 80060d6:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80060d8:	429a      	cmp	r2, r3
 80060da:	d121      	bne.n	8006120 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80060dc:	68fb      	ldr	r3, [r7, #12]
 80060de:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 80060e2:	687b      	ldr	r3, [r7, #4]
 80060e4:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80060e6:	429a      	cmp	r2, r3
 80060e8:	d11a      	bne.n	8006120 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80060ea:	68fa      	ldr	r2, [r7, #12]
 80060ec:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 80060f0:	4013      	ands	r3, r2
 80060f2:	687a      	ldr	r2, [r7, #4]
 80060f4:	6a52      	ldr	r2, [r2, #36]	; 0x24
 80060f6:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80060f8:	4293      	cmp	r3, r2
 80060fa:	d111      	bne.n	8006120 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80060fc:	68fb      	ldr	r3, [r7, #12]
 80060fe:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8006102:	687b      	ldr	r3, [r7, #4]
 8006104:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006106:	085b      	lsrs	r3, r3, #1
 8006108:	3b01      	subs	r3, #1
 800610a:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800610c:	429a      	cmp	r2, r3
 800610e:	d107      	bne.n	8006120 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8006110:	68fb      	ldr	r3, [r7, #12]
 8006112:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8006116:	687b      	ldr	r3, [r7, #4]
 8006118:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800611a:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800611c:	429a      	cmp	r2, r3
 800611e:	d001      	beq.n	8006124 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 8006120:	2301      	movs	r3, #1
 8006122:	e000      	b.n	8006126 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8006124:	2300      	movs	r3, #0
}
 8006126:	4618      	mov	r0, r3
 8006128:	3718      	adds	r7, #24
 800612a:	46bd      	mov	sp, r7
 800612c:	bd80      	pop	{r7, pc}
 800612e:	bf00      	nop
 8006130:	40023800 	.word	0x40023800

08006134 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8006134:	b580      	push	{r7, lr}
 8006136:	b084      	sub	sp, #16
 8006138:	af00      	add	r7, sp, #0
 800613a:	6078      	str	r0, [r7, #4]
 800613c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800613e:	687b      	ldr	r3, [r7, #4]
 8006140:	2b00      	cmp	r3, #0
 8006142:	d101      	bne.n	8006148 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8006144:	2301      	movs	r3, #1
 8006146:	e0cc      	b.n	80062e2 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8006148:	4b68      	ldr	r3, [pc, #416]	; (80062ec <HAL_RCC_ClockConfig+0x1b8>)
 800614a:	681b      	ldr	r3, [r3, #0]
 800614c:	f003 0307 	and.w	r3, r3, #7
 8006150:	683a      	ldr	r2, [r7, #0]
 8006152:	429a      	cmp	r2, r3
 8006154:	d90c      	bls.n	8006170 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006156:	4b65      	ldr	r3, [pc, #404]	; (80062ec <HAL_RCC_ClockConfig+0x1b8>)
 8006158:	683a      	ldr	r2, [r7, #0]
 800615a:	b2d2      	uxtb	r2, r2
 800615c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800615e:	4b63      	ldr	r3, [pc, #396]	; (80062ec <HAL_RCC_ClockConfig+0x1b8>)
 8006160:	681b      	ldr	r3, [r3, #0]
 8006162:	f003 0307 	and.w	r3, r3, #7
 8006166:	683a      	ldr	r2, [r7, #0]
 8006168:	429a      	cmp	r2, r3
 800616a:	d001      	beq.n	8006170 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 800616c:	2301      	movs	r3, #1
 800616e:	e0b8      	b.n	80062e2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8006170:	687b      	ldr	r3, [r7, #4]
 8006172:	681b      	ldr	r3, [r3, #0]
 8006174:	f003 0302 	and.w	r3, r3, #2
 8006178:	2b00      	cmp	r3, #0
 800617a:	d020      	beq.n	80061be <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800617c:	687b      	ldr	r3, [r7, #4]
 800617e:	681b      	ldr	r3, [r3, #0]
 8006180:	f003 0304 	and.w	r3, r3, #4
 8006184:	2b00      	cmp	r3, #0
 8006186:	d005      	beq.n	8006194 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8006188:	4b59      	ldr	r3, [pc, #356]	; (80062f0 <HAL_RCC_ClockConfig+0x1bc>)
 800618a:	689b      	ldr	r3, [r3, #8]
 800618c:	4a58      	ldr	r2, [pc, #352]	; (80062f0 <HAL_RCC_ClockConfig+0x1bc>)
 800618e:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8006192:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006194:	687b      	ldr	r3, [r7, #4]
 8006196:	681b      	ldr	r3, [r3, #0]
 8006198:	f003 0308 	and.w	r3, r3, #8
 800619c:	2b00      	cmp	r3, #0
 800619e:	d005      	beq.n	80061ac <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80061a0:	4b53      	ldr	r3, [pc, #332]	; (80062f0 <HAL_RCC_ClockConfig+0x1bc>)
 80061a2:	689b      	ldr	r3, [r3, #8]
 80061a4:	4a52      	ldr	r2, [pc, #328]	; (80062f0 <HAL_RCC_ClockConfig+0x1bc>)
 80061a6:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 80061aa:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80061ac:	4b50      	ldr	r3, [pc, #320]	; (80062f0 <HAL_RCC_ClockConfig+0x1bc>)
 80061ae:	689b      	ldr	r3, [r3, #8]
 80061b0:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80061b4:	687b      	ldr	r3, [r7, #4]
 80061b6:	689b      	ldr	r3, [r3, #8]
 80061b8:	494d      	ldr	r1, [pc, #308]	; (80062f0 <HAL_RCC_ClockConfig+0x1bc>)
 80061ba:	4313      	orrs	r3, r2
 80061bc:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80061be:	687b      	ldr	r3, [r7, #4]
 80061c0:	681b      	ldr	r3, [r3, #0]
 80061c2:	f003 0301 	and.w	r3, r3, #1
 80061c6:	2b00      	cmp	r3, #0
 80061c8:	d044      	beq.n	8006254 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80061ca:	687b      	ldr	r3, [r7, #4]
 80061cc:	685b      	ldr	r3, [r3, #4]
 80061ce:	2b01      	cmp	r3, #1
 80061d0:	d107      	bne.n	80061e2 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80061d2:	4b47      	ldr	r3, [pc, #284]	; (80062f0 <HAL_RCC_ClockConfig+0x1bc>)
 80061d4:	681b      	ldr	r3, [r3, #0]
 80061d6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80061da:	2b00      	cmp	r3, #0
 80061dc:	d119      	bne.n	8006212 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80061de:	2301      	movs	r3, #1
 80061e0:	e07f      	b.n	80062e2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80061e2:	687b      	ldr	r3, [r7, #4]
 80061e4:	685b      	ldr	r3, [r3, #4]
 80061e6:	2b02      	cmp	r3, #2
 80061e8:	d003      	beq.n	80061f2 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80061ea:	687b      	ldr	r3, [r7, #4]
 80061ec:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80061ee:	2b03      	cmp	r3, #3
 80061f0:	d107      	bne.n	8006202 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80061f2:	4b3f      	ldr	r3, [pc, #252]	; (80062f0 <HAL_RCC_ClockConfig+0x1bc>)
 80061f4:	681b      	ldr	r3, [r3, #0]
 80061f6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80061fa:	2b00      	cmp	r3, #0
 80061fc:	d109      	bne.n	8006212 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80061fe:	2301      	movs	r3, #1
 8006200:	e06f      	b.n	80062e2 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006202:	4b3b      	ldr	r3, [pc, #236]	; (80062f0 <HAL_RCC_ClockConfig+0x1bc>)
 8006204:	681b      	ldr	r3, [r3, #0]
 8006206:	f003 0302 	and.w	r3, r3, #2
 800620a:	2b00      	cmp	r3, #0
 800620c:	d101      	bne.n	8006212 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800620e:	2301      	movs	r3, #1
 8006210:	e067      	b.n	80062e2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8006212:	4b37      	ldr	r3, [pc, #220]	; (80062f0 <HAL_RCC_ClockConfig+0x1bc>)
 8006214:	689b      	ldr	r3, [r3, #8]
 8006216:	f023 0203 	bic.w	r2, r3, #3
 800621a:	687b      	ldr	r3, [r7, #4]
 800621c:	685b      	ldr	r3, [r3, #4]
 800621e:	4934      	ldr	r1, [pc, #208]	; (80062f0 <HAL_RCC_ClockConfig+0x1bc>)
 8006220:	4313      	orrs	r3, r2
 8006222:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8006224:	f7fe faae 	bl	8004784 <HAL_GetTick>
 8006228:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800622a:	e00a      	b.n	8006242 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800622c:	f7fe faaa 	bl	8004784 <HAL_GetTick>
 8006230:	4602      	mov	r2, r0
 8006232:	68fb      	ldr	r3, [r7, #12]
 8006234:	1ad3      	subs	r3, r2, r3
 8006236:	f241 3288 	movw	r2, #5000	; 0x1388
 800623a:	4293      	cmp	r3, r2
 800623c:	d901      	bls.n	8006242 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800623e:	2303      	movs	r3, #3
 8006240:	e04f      	b.n	80062e2 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006242:	4b2b      	ldr	r3, [pc, #172]	; (80062f0 <HAL_RCC_ClockConfig+0x1bc>)
 8006244:	689b      	ldr	r3, [r3, #8]
 8006246:	f003 020c 	and.w	r2, r3, #12
 800624a:	687b      	ldr	r3, [r7, #4]
 800624c:	685b      	ldr	r3, [r3, #4]
 800624e:	009b      	lsls	r3, r3, #2
 8006250:	429a      	cmp	r2, r3
 8006252:	d1eb      	bne.n	800622c <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8006254:	4b25      	ldr	r3, [pc, #148]	; (80062ec <HAL_RCC_ClockConfig+0x1b8>)
 8006256:	681b      	ldr	r3, [r3, #0]
 8006258:	f003 0307 	and.w	r3, r3, #7
 800625c:	683a      	ldr	r2, [r7, #0]
 800625e:	429a      	cmp	r2, r3
 8006260:	d20c      	bcs.n	800627c <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006262:	4b22      	ldr	r3, [pc, #136]	; (80062ec <HAL_RCC_ClockConfig+0x1b8>)
 8006264:	683a      	ldr	r2, [r7, #0]
 8006266:	b2d2      	uxtb	r2, r2
 8006268:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800626a:	4b20      	ldr	r3, [pc, #128]	; (80062ec <HAL_RCC_ClockConfig+0x1b8>)
 800626c:	681b      	ldr	r3, [r3, #0]
 800626e:	f003 0307 	and.w	r3, r3, #7
 8006272:	683a      	ldr	r2, [r7, #0]
 8006274:	429a      	cmp	r2, r3
 8006276:	d001      	beq.n	800627c <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8006278:	2301      	movs	r3, #1
 800627a:	e032      	b.n	80062e2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800627c:	687b      	ldr	r3, [r7, #4]
 800627e:	681b      	ldr	r3, [r3, #0]
 8006280:	f003 0304 	and.w	r3, r3, #4
 8006284:	2b00      	cmp	r3, #0
 8006286:	d008      	beq.n	800629a <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8006288:	4b19      	ldr	r3, [pc, #100]	; (80062f0 <HAL_RCC_ClockConfig+0x1bc>)
 800628a:	689b      	ldr	r3, [r3, #8]
 800628c:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8006290:	687b      	ldr	r3, [r7, #4]
 8006292:	68db      	ldr	r3, [r3, #12]
 8006294:	4916      	ldr	r1, [pc, #88]	; (80062f0 <HAL_RCC_ClockConfig+0x1bc>)
 8006296:	4313      	orrs	r3, r2
 8006298:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800629a:	687b      	ldr	r3, [r7, #4]
 800629c:	681b      	ldr	r3, [r3, #0]
 800629e:	f003 0308 	and.w	r3, r3, #8
 80062a2:	2b00      	cmp	r3, #0
 80062a4:	d009      	beq.n	80062ba <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80062a6:	4b12      	ldr	r3, [pc, #72]	; (80062f0 <HAL_RCC_ClockConfig+0x1bc>)
 80062a8:	689b      	ldr	r3, [r3, #8]
 80062aa:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80062ae:	687b      	ldr	r3, [r7, #4]
 80062b0:	691b      	ldr	r3, [r3, #16]
 80062b2:	00db      	lsls	r3, r3, #3
 80062b4:	490e      	ldr	r1, [pc, #56]	; (80062f0 <HAL_RCC_ClockConfig+0x1bc>)
 80062b6:	4313      	orrs	r3, r2
 80062b8:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80062ba:	f000 f821 	bl	8006300 <HAL_RCC_GetSysClockFreq>
 80062be:	4602      	mov	r2, r0
 80062c0:	4b0b      	ldr	r3, [pc, #44]	; (80062f0 <HAL_RCC_ClockConfig+0x1bc>)
 80062c2:	689b      	ldr	r3, [r3, #8]
 80062c4:	091b      	lsrs	r3, r3, #4
 80062c6:	f003 030f 	and.w	r3, r3, #15
 80062ca:	490a      	ldr	r1, [pc, #40]	; (80062f4 <HAL_RCC_ClockConfig+0x1c0>)
 80062cc:	5ccb      	ldrb	r3, [r1, r3]
 80062ce:	fa22 f303 	lsr.w	r3, r2, r3
 80062d2:	4a09      	ldr	r2, [pc, #36]	; (80062f8 <HAL_RCC_ClockConfig+0x1c4>)
 80062d4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 80062d6:	4b09      	ldr	r3, [pc, #36]	; (80062fc <HAL_RCC_ClockConfig+0x1c8>)
 80062d8:	681b      	ldr	r3, [r3, #0]
 80062da:	4618      	mov	r0, r3
 80062dc:	f7fe fa0e 	bl	80046fc <HAL_InitTick>

  return HAL_OK;
 80062e0:	2300      	movs	r3, #0
}
 80062e2:	4618      	mov	r0, r3
 80062e4:	3710      	adds	r7, #16
 80062e6:	46bd      	mov	sp, r7
 80062e8:	bd80      	pop	{r7, pc}
 80062ea:	bf00      	nop
 80062ec:	40023c00 	.word	0x40023c00
 80062f0:	40023800 	.word	0x40023800
 80062f4:	0800c5fc 	.word	0x0800c5fc
 80062f8:	2000000c 	.word	0x2000000c
 80062fc:	2000001c 	.word	0x2000001c

08006300 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8006300:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8006304:	b090      	sub	sp, #64	; 0x40
 8006306:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8006308:	2300      	movs	r3, #0
 800630a:	637b      	str	r3, [r7, #52]	; 0x34
 800630c:	2300      	movs	r3, #0
 800630e:	63fb      	str	r3, [r7, #60]	; 0x3c
 8006310:	2300      	movs	r3, #0
 8006312:	633b      	str	r3, [r7, #48]	; 0x30
  uint32_t sysclockfreq = 0U;
 8006314:	2300      	movs	r3, #0
 8006316:	63bb      	str	r3, [r7, #56]	; 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8006318:	4b59      	ldr	r3, [pc, #356]	; (8006480 <HAL_RCC_GetSysClockFreq+0x180>)
 800631a:	689b      	ldr	r3, [r3, #8]
 800631c:	f003 030c 	and.w	r3, r3, #12
 8006320:	2b08      	cmp	r3, #8
 8006322:	d00d      	beq.n	8006340 <HAL_RCC_GetSysClockFreq+0x40>
 8006324:	2b08      	cmp	r3, #8
 8006326:	f200 80a1 	bhi.w	800646c <HAL_RCC_GetSysClockFreq+0x16c>
 800632a:	2b00      	cmp	r3, #0
 800632c:	d002      	beq.n	8006334 <HAL_RCC_GetSysClockFreq+0x34>
 800632e:	2b04      	cmp	r3, #4
 8006330:	d003      	beq.n	800633a <HAL_RCC_GetSysClockFreq+0x3a>
 8006332:	e09b      	b.n	800646c <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8006334:	4b53      	ldr	r3, [pc, #332]	; (8006484 <HAL_RCC_GetSysClockFreq+0x184>)
 8006336:	63bb      	str	r3, [r7, #56]	; 0x38
       break;
 8006338:	e09b      	b.n	8006472 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800633a:	4b53      	ldr	r3, [pc, #332]	; (8006488 <HAL_RCC_GetSysClockFreq+0x188>)
 800633c:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 800633e:	e098      	b.n	8006472 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8006340:	4b4f      	ldr	r3, [pc, #316]	; (8006480 <HAL_RCC_GetSysClockFreq+0x180>)
 8006342:	685b      	ldr	r3, [r3, #4]
 8006344:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8006348:	637b      	str	r3, [r7, #52]	; 0x34
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800634a:	4b4d      	ldr	r3, [pc, #308]	; (8006480 <HAL_RCC_GetSysClockFreq+0x180>)
 800634c:	685b      	ldr	r3, [r3, #4]
 800634e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8006352:	2b00      	cmp	r3, #0
 8006354:	d028      	beq.n	80063a8 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8006356:	4b4a      	ldr	r3, [pc, #296]	; (8006480 <HAL_RCC_GetSysClockFreq+0x180>)
 8006358:	685b      	ldr	r3, [r3, #4]
 800635a:	099b      	lsrs	r3, r3, #6
 800635c:	2200      	movs	r2, #0
 800635e:	623b      	str	r3, [r7, #32]
 8006360:	627a      	str	r2, [r7, #36]	; 0x24
 8006362:	6a3b      	ldr	r3, [r7, #32]
 8006364:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8006368:	2100      	movs	r1, #0
 800636a:	4b47      	ldr	r3, [pc, #284]	; (8006488 <HAL_RCC_GetSysClockFreq+0x188>)
 800636c:	fb03 f201 	mul.w	r2, r3, r1
 8006370:	2300      	movs	r3, #0
 8006372:	fb00 f303 	mul.w	r3, r0, r3
 8006376:	4413      	add	r3, r2
 8006378:	4a43      	ldr	r2, [pc, #268]	; (8006488 <HAL_RCC_GetSysClockFreq+0x188>)
 800637a:	fba0 1202 	umull	r1, r2, r0, r2
 800637e:	62fa      	str	r2, [r7, #44]	; 0x2c
 8006380:	460a      	mov	r2, r1
 8006382:	62ba      	str	r2, [r7, #40]	; 0x28
 8006384:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8006386:	4413      	add	r3, r2
 8006388:	62fb      	str	r3, [r7, #44]	; 0x2c
 800638a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800638c:	2200      	movs	r2, #0
 800638e:	61bb      	str	r3, [r7, #24]
 8006390:	61fa      	str	r2, [r7, #28]
 8006392:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8006396:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 800639a:	f7fa fc7d 	bl	8000c98 <__aeabi_uldivmod>
 800639e:	4602      	mov	r2, r0
 80063a0:	460b      	mov	r3, r1
 80063a2:	4613      	mov	r3, r2
 80063a4:	63fb      	str	r3, [r7, #60]	; 0x3c
 80063a6:	e053      	b.n	8006450 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80063a8:	4b35      	ldr	r3, [pc, #212]	; (8006480 <HAL_RCC_GetSysClockFreq+0x180>)
 80063aa:	685b      	ldr	r3, [r3, #4]
 80063ac:	099b      	lsrs	r3, r3, #6
 80063ae:	2200      	movs	r2, #0
 80063b0:	613b      	str	r3, [r7, #16]
 80063b2:	617a      	str	r2, [r7, #20]
 80063b4:	693b      	ldr	r3, [r7, #16]
 80063b6:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 80063ba:	f04f 0b00 	mov.w	fp, #0
 80063be:	4652      	mov	r2, sl
 80063c0:	465b      	mov	r3, fp
 80063c2:	f04f 0000 	mov.w	r0, #0
 80063c6:	f04f 0100 	mov.w	r1, #0
 80063ca:	0159      	lsls	r1, r3, #5
 80063cc:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80063d0:	0150      	lsls	r0, r2, #5
 80063d2:	4602      	mov	r2, r0
 80063d4:	460b      	mov	r3, r1
 80063d6:	ebb2 080a 	subs.w	r8, r2, sl
 80063da:	eb63 090b 	sbc.w	r9, r3, fp
 80063de:	f04f 0200 	mov.w	r2, #0
 80063e2:	f04f 0300 	mov.w	r3, #0
 80063e6:	ea4f 1389 	mov.w	r3, r9, lsl #6
 80063ea:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 80063ee:	ea4f 1288 	mov.w	r2, r8, lsl #6
 80063f2:	ebb2 0408 	subs.w	r4, r2, r8
 80063f6:	eb63 0509 	sbc.w	r5, r3, r9
 80063fa:	f04f 0200 	mov.w	r2, #0
 80063fe:	f04f 0300 	mov.w	r3, #0
 8006402:	00eb      	lsls	r3, r5, #3
 8006404:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8006408:	00e2      	lsls	r2, r4, #3
 800640a:	4614      	mov	r4, r2
 800640c:	461d      	mov	r5, r3
 800640e:	eb14 030a 	adds.w	r3, r4, sl
 8006412:	603b      	str	r3, [r7, #0]
 8006414:	eb45 030b 	adc.w	r3, r5, fp
 8006418:	607b      	str	r3, [r7, #4]
 800641a:	f04f 0200 	mov.w	r2, #0
 800641e:	f04f 0300 	mov.w	r3, #0
 8006422:	e9d7 4500 	ldrd	r4, r5, [r7]
 8006426:	4629      	mov	r1, r5
 8006428:	028b      	lsls	r3, r1, #10
 800642a:	4621      	mov	r1, r4
 800642c:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8006430:	4621      	mov	r1, r4
 8006432:	028a      	lsls	r2, r1, #10
 8006434:	4610      	mov	r0, r2
 8006436:	4619      	mov	r1, r3
 8006438:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800643a:	2200      	movs	r2, #0
 800643c:	60bb      	str	r3, [r7, #8]
 800643e:	60fa      	str	r2, [r7, #12]
 8006440:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8006444:	f7fa fc28 	bl	8000c98 <__aeabi_uldivmod>
 8006448:	4602      	mov	r2, r0
 800644a:	460b      	mov	r3, r1
 800644c:	4613      	mov	r3, r2
 800644e:	63fb      	str	r3, [r7, #60]	; 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8006450:	4b0b      	ldr	r3, [pc, #44]	; (8006480 <HAL_RCC_GetSysClockFreq+0x180>)
 8006452:	685b      	ldr	r3, [r3, #4]
 8006454:	0c1b      	lsrs	r3, r3, #16
 8006456:	f003 0303 	and.w	r3, r3, #3
 800645a:	3301      	adds	r3, #1
 800645c:	005b      	lsls	r3, r3, #1
 800645e:	633b      	str	r3, [r7, #48]	; 0x30

      sysclockfreq = pllvco/pllp;
 8006460:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8006462:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006464:	fbb2 f3f3 	udiv	r3, r2, r3
 8006468:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 800646a:	e002      	b.n	8006472 <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 800646c:	4b05      	ldr	r3, [pc, #20]	; (8006484 <HAL_RCC_GetSysClockFreq+0x184>)
 800646e:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8006470:	bf00      	nop
    }
  }
  return sysclockfreq;
 8006472:	6bbb      	ldr	r3, [r7, #56]	; 0x38
}
 8006474:	4618      	mov	r0, r3
 8006476:	3740      	adds	r7, #64	; 0x40
 8006478:	46bd      	mov	sp, r7
 800647a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800647e:	bf00      	nop
 8006480:	40023800 	.word	0x40023800
 8006484:	00f42400 	.word	0x00f42400
 8006488:	017d7840 	.word	0x017d7840

0800648c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800648c:	b480      	push	{r7}
 800648e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8006490:	4b03      	ldr	r3, [pc, #12]	; (80064a0 <HAL_RCC_GetHCLKFreq+0x14>)
 8006492:	681b      	ldr	r3, [r3, #0]
}
 8006494:	4618      	mov	r0, r3
 8006496:	46bd      	mov	sp, r7
 8006498:	f85d 7b04 	ldr.w	r7, [sp], #4
 800649c:	4770      	bx	lr
 800649e:	bf00      	nop
 80064a0:	2000000c 	.word	0x2000000c

080064a4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80064a4:	b580      	push	{r7, lr}
 80064a6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 80064a8:	f7ff fff0 	bl	800648c <HAL_RCC_GetHCLKFreq>
 80064ac:	4602      	mov	r2, r0
 80064ae:	4b05      	ldr	r3, [pc, #20]	; (80064c4 <HAL_RCC_GetPCLK1Freq+0x20>)
 80064b0:	689b      	ldr	r3, [r3, #8]
 80064b2:	0a9b      	lsrs	r3, r3, #10
 80064b4:	f003 0307 	and.w	r3, r3, #7
 80064b8:	4903      	ldr	r1, [pc, #12]	; (80064c8 <HAL_RCC_GetPCLK1Freq+0x24>)
 80064ba:	5ccb      	ldrb	r3, [r1, r3]
 80064bc:	fa22 f303 	lsr.w	r3, r2, r3
}
 80064c0:	4618      	mov	r0, r3
 80064c2:	bd80      	pop	{r7, pc}
 80064c4:	40023800 	.word	0x40023800
 80064c8:	0800c60c 	.word	0x0800c60c

080064cc <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80064cc:	b580      	push	{r7, lr}
 80064ce:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 80064d0:	f7ff ffdc 	bl	800648c <HAL_RCC_GetHCLKFreq>
 80064d4:	4602      	mov	r2, r0
 80064d6:	4b05      	ldr	r3, [pc, #20]	; (80064ec <HAL_RCC_GetPCLK2Freq+0x20>)
 80064d8:	689b      	ldr	r3, [r3, #8]
 80064da:	0b5b      	lsrs	r3, r3, #13
 80064dc:	f003 0307 	and.w	r3, r3, #7
 80064e0:	4903      	ldr	r1, [pc, #12]	; (80064f0 <HAL_RCC_GetPCLK2Freq+0x24>)
 80064e2:	5ccb      	ldrb	r3, [r1, r3]
 80064e4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80064e8:	4618      	mov	r0, r3
 80064ea:	bd80      	pop	{r7, pc}
 80064ec:	40023800 	.word	0x40023800
 80064f0:	0800c60c 	.word	0x0800c60c

080064f4 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80064f4:	b580      	push	{r7, lr}
 80064f6:	b082      	sub	sp, #8
 80064f8:	af00      	add	r7, sp, #0
 80064fa:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80064fc:	687b      	ldr	r3, [r7, #4]
 80064fe:	2b00      	cmp	r3, #0
 8006500:	d101      	bne.n	8006506 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8006502:	2301      	movs	r3, #1
 8006504:	e041      	b.n	800658a <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006506:	687b      	ldr	r3, [r7, #4]
 8006508:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800650c:	b2db      	uxtb	r3, r3
 800650e:	2b00      	cmp	r3, #0
 8006510:	d106      	bne.n	8006520 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006512:	687b      	ldr	r3, [r7, #4]
 8006514:	2200      	movs	r2, #0
 8006516:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800651a:	6878      	ldr	r0, [r7, #4]
 800651c:	f7fb fdfc 	bl	8002118 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006520:	687b      	ldr	r3, [r7, #4]
 8006522:	2202      	movs	r2, #2
 8006524:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006528:	687b      	ldr	r3, [r7, #4]
 800652a:	681a      	ldr	r2, [r3, #0]
 800652c:	687b      	ldr	r3, [r7, #4]
 800652e:	3304      	adds	r3, #4
 8006530:	4619      	mov	r1, r3
 8006532:	4610      	mov	r0, r2
 8006534:	f000 f950 	bl	80067d8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006538:	687b      	ldr	r3, [r7, #4]
 800653a:	2201      	movs	r2, #1
 800653c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006540:	687b      	ldr	r3, [r7, #4]
 8006542:	2201      	movs	r2, #1
 8006544:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8006548:	687b      	ldr	r3, [r7, #4]
 800654a:	2201      	movs	r2, #1
 800654c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8006550:	687b      	ldr	r3, [r7, #4]
 8006552:	2201      	movs	r2, #1
 8006554:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8006558:	687b      	ldr	r3, [r7, #4]
 800655a:	2201      	movs	r2, #1
 800655c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006560:	687b      	ldr	r3, [r7, #4]
 8006562:	2201      	movs	r2, #1
 8006564:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8006568:	687b      	ldr	r3, [r7, #4]
 800656a:	2201      	movs	r2, #1
 800656c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8006570:	687b      	ldr	r3, [r7, #4]
 8006572:	2201      	movs	r2, #1
 8006574:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8006578:	687b      	ldr	r3, [r7, #4]
 800657a:	2201      	movs	r2, #1
 800657c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006580:	687b      	ldr	r3, [r7, #4]
 8006582:	2201      	movs	r2, #1
 8006584:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8006588:	2300      	movs	r3, #0
}
 800658a:	4618      	mov	r0, r3
 800658c:	3708      	adds	r7, #8
 800658e:	46bd      	mov	sp, r7
 8006590:	bd80      	pop	{r7, pc}
	...

08006594 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8006594:	b480      	push	{r7}
 8006596:	b085      	sub	sp, #20
 8006598:	af00      	add	r7, sp, #0
 800659a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800659c:	687b      	ldr	r3, [r7, #4]
 800659e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80065a2:	b2db      	uxtb	r3, r3
 80065a4:	2b01      	cmp	r3, #1
 80065a6:	d001      	beq.n	80065ac <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 80065a8:	2301      	movs	r3, #1
 80065aa:	e03c      	b.n	8006626 <HAL_TIM_Base_Start+0x92>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80065ac:	687b      	ldr	r3, [r7, #4]
 80065ae:	2202      	movs	r2, #2
 80065b0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80065b4:	687b      	ldr	r3, [r7, #4]
 80065b6:	681b      	ldr	r3, [r3, #0]
 80065b8:	4a1e      	ldr	r2, [pc, #120]	; (8006634 <HAL_TIM_Base_Start+0xa0>)
 80065ba:	4293      	cmp	r3, r2
 80065bc:	d018      	beq.n	80065f0 <HAL_TIM_Base_Start+0x5c>
 80065be:	687b      	ldr	r3, [r7, #4]
 80065c0:	681b      	ldr	r3, [r3, #0]
 80065c2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80065c6:	d013      	beq.n	80065f0 <HAL_TIM_Base_Start+0x5c>
 80065c8:	687b      	ldr	r3, [r7, #4]
 80065ca:	681b      	ldr	r3, [r3, #0]
 80065cc:	4a1a      	ldr	r2, [pc, #104]	; (8006638 <HAL_TIM_Base_Start+0xa4>)
 80065ce:	4293      	cmp	r3, r2
 80065d0:	d00e      	beq.n	80065f0 <HAL_TIM_Base_Start+0x5c>
 80065d2:	687b      	ldr	r3, [r7, #4]
 80065d4:	681b      	ldr	r3, [r3, #0]
 80065d6:	4a19      	ldr	r2, [pc, #100]	; (800663c <HAL_TIM_Base_Start+0xa8>)
 80065d8:	4293      	cmp	r3, r2
 80065da:	d009      	beq.n	80065f0 <HAL_TIM_Base_Start+0x5c>
 80065dc:	687b      	ldr	r3, [r7, #4]
 80065de:	681b      	ldr	r3, [r3, #0]
 80065e0:	4a17      	ldr	r2, [pc, #92]	; (8006640 <HAL_TIM_Base_Start+0xac>)
 80065e2:	4293      	cmp	r3, r2
 80065e4:	d004      	beq.n	80065f0 <HAL_TIM_Base_Start+0x5c>
 80065e6:	687b      	ldr	r3, [r7, #4]
 80065e8:	681b      	ldr	r3, [r3, #0]
 80065ea:	4a16      	ldr	r2, [pc, #88]	; (8006644 <HAL_TIM_Base_Start+0xb0>)
 80065ec:	4293      	cmp	r3, r2
 80065ee:	d111      	bne.n	8006614 <HAL_TIM_Base_Start+0x80>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80065f0:	687b      	ldr	r3, [r7, #4]
 80065f2:	681b      	ldr	r3, [r3, #0]
 80065f4:	689b      	ldr	r3, [r3, #8]
 80065f6:	f003 0307 	and.w	r3, r3, #7
 80065fa:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80065fc:	68fb      	ldr	r3, [r7, #12]
 80065fe:	2b06      	cmp	r3, #6
 8006600:	d010      	beq.n	8006624 <HAL_TIM_Base_Start+0x90>
    {
      __HAL_TIM_ENABLE(htim);
 8006602:	687b      	ldr	r3, [r7, #4]
 8006604:	681b      	ldr	r3, [r3, #0]
 8006606:	681a      	ldr	r2, [r3, #0]
 8006608:	687b      	ldr	r3, [r7, #4]
 800660a:	681b      	ldr	r3, [r3, #0]
 800660c:	f042 0201 	orr.w	r2, r2, #1
 8006610:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006612:	e007      	b.n	8006624 <HAL_TIM_Base_Start+0x90>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8006614:	687b      	ldr	r3, [r7, #4]
 8006616:	681b      	ldr	r3, [r3, #0]
 8006618:	681a      	ldr	r2, [r3, #0]
 800661a:	687b      	ldr	r3, [r7, #4]
 800661c:	681b      	ldr	r3, [r3, #0]
 800661e:	f042 0201 	orr.w	r2, r2, #1
 8006622:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8006624:	2300      	movs	r3, #0
}
 8006626:	4618      	mov	r0, r3
 8006628:	3714      	adds	r7, #20
 800662a:	46bd      	mov	sp, r7
 800662c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006630:	4770      	bx	lr
 8006632:	bf00      	nop
 8006634:	40010000 	.word	0x40010000
 8006638:	40000400 	.word	0x40000400
 800663c:	40000800 	.word	0x40000800
 8006640:	40000c00 	.word	0x40000c00
 8006644:	40014000 	.word	0x40014000

08006648 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8006648:	b580      	push	{r7, lr}
 800664a:	b084      	sub	sp, #16
 800664c:	af00      	add	r7, sp, #0
 800664e:	6078      	str	r0, [r7, #4]
 8006650:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8006652:	2300      	movs	r3, #0
 8006654:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8006656:	687b      	ldr	r3, [r7, #4]
 8006658:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800665c:	2b01      	cmp	r3, #1
 800665e:	d101      	bne.n	8006664 <HAL_TIM_ConfigClockSource+0x1c>
 8006660:	2302      	movs	r3, #2
 8006662:	e0b4      	b.n	80067ce <HAL_TIM_ConfigClockSource+0x186>
 8006664:	687b      	ldr	r3, [r7, #4]
 8006666:	2201      	movs	r2, #1
 8006668:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800666c:	687b      	ldr	r3, [r7, #4]
 800666e:	2202      	movs	r2, #2
 8006670:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8006674:	687b      	ldr	r3, [r7, #4]
 8006676:	681b      	ldr	r3, [r3, #0]
 8006678:	689b      	ldr	r3, [r3, #8]
 800667a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800667c:	68bb      	ldr	r3, [r7, #8]
 800667e:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8006682:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006684:	68bb      	ldr	r3, [r7, #8]
 8006686:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800668a:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800668c:	687b      	ldr	r3, [r7, #4]
 800668e:	681b      	ldr	r3, [r3, #0]
 8006690:	68ba      	ldr	r2, [r7, #8]
 8006692:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8006694:	683b      	ldr	r3, [r7, #0]
 8006696:	681b      	ldr	r3, [r3, #0]
 8006698:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800669c:	d03e      	beq.n	800671c <HAL_TIM_ConfigClockSource+0xd4>
 800669e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80066a2:	f200 8087 	bhi.w	80067b4 <HAL_TIM_ConfigClockSource+0x16c>
 80066a6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80066aa:	f000 8086 	beq.w	80067ba <HAL_TIM_ConfigClockSource+0x172>
 80066ae:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80066b2:	d87f      	bhi.n	80067b4 <HAL_TIM_ConfigClockSource+0x16c>
 80066b4:	2b70      	cmp	r3, #112	; 0x70
 80066b6:	d01a      	beq.n	80066ee <HAL_TIM_ConfigClockSource+0xa6>
 80066b8:	2b70      	cmp	r3, #112	; 0x70
 80066ba:	d87b      	bhi.n	80067b4 <HAL_TIM_ConfigClockSource+0x16c>
 80066bc:	2b60      	cmp	r3, #96	; 0x60
 80066be:	d050      	beq.n	8006762 <HAL_TIM_ConfigClockSource+0x11a>
 80066c0:	2b60      	cmp	r3, #96	; 0x60
 80066c2:	d877      	bhi.n	80067b4 <HAL_TIM_ConfigClockSource+0x16c>
 80066c4:	2b50      	cmp	r3, #80	; 0x50
 80066c6:	d03c      	beq.n	8006742 <HAL_TIM_ConfigClockSource+0xfa>
 80066c8:	2b50      	cmp	r3, #80	; 0x50
 80066ca:	d873      	bhi.n	80067b4 <HAL_TIM_ConfigClockSource+0x16c>
 80066cc:	2b40      	cmp	r3, #64	; 0x40
 80066ce:	d058      	beq.n	8006782 <HAL_TIM_ConfigClockSource+0x13a>
 80066d0:	2b40      	cmp	r3, #64	; 0x40
 80066d2:	d86f      	bhi.n	80067b4 <HAL_TIM_ConfigClockSource+0x16c>
 80066d4:	2b30      	cmp	r3, #48	; 0x30
 80066d6:	d064      	beq.n	80067a2 <HAL_TIM_ConfigClockSource+0x15a>
 80066d8:	2b30      	cmp	r3, #48	; 0x30
 80066da:	d86b      	bhi.n	80067b4 <HAL_TIM_ConfigClockSource+0x16c>
 80066dc:	2b20      	cmp	r3, #32
 80066de:	d060      	beq.n	80067a2 <HAL_TIM_ConfigClockSource+0x15a>
 80066e0:	2b20      	cmp	r3, #32
 80066e2:	d867      	bhi.n	80067b4 <HAL_TIM_ConfigClockSource+0x16c>
 80066e4:	2b00      	cmp	r3, #0
 80066e6:	d05c      	beq.n	80067a2 <HAL_TIM_ConfigClockSource+0x15a>
 80066e8:	2b10      	cmp	r3, #16
 80066ea:	d05a      	beq.n	80067a2 <HAL_TIM_ConfigClockSource+0x15a>
 80066ec:	e062      	b.n	80067b4 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80066ee:	687b      	ldr	r3, [r7, #4]
 80066f0:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80066f2:	683b      	ldr	r3, [r7, #0]
 80066f4:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80066f6:	683b      	ldr	r3, [r7, #0]
 80066f8:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80066fa:	683b      	ldr	r3, [r7, #0]
 80066fc:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80066fe:	f000 f971 	bl	80069e4 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8006702:	687b      	ldr	r3, [r7, #4]
 8006704:	681b      	ldr	r3, [r3, #0]
 8006706:	689b      	ldr	r3, [r3, #8]
 8006708:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800670a:	68bb      	ldr	r3, [r7, #8]
 800670c:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8006710:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8006712:	687b      	ldr	r3, [r7, #4]
 8006714:	681b      	ldr	r3, [r3, #0]
 8006716:	68ba      	ldr	r2, [r7, #8]
 8006718:	609a      	str	r2, [r3, #8]
      break;
 800671a:	e04f      	b.n	80067bc <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800671c:	687b      	ldr	r3, [r7, #4]
 800671e:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8006720:	683b      	ldr	r3, [r7, #0]
 8006722:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8006724:	683b      	ldr	r3, [r7, #0]
 8006726:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8006728:	683b      	ldr	r3, [r7, #0]
 800672a:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800672c:	f000 f95a 	bl	80069e4 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8006730:	687b      	ldr	r3, [r7, #4]
 8006732:	681b      	ldr	r3, [r3, #0]
 8006734:	689a      	ldr	r2, [r3, #8]
 8006736:	687b      	ldr	r3, [r7, #4]
 8006738:	681b      	ldr	r3, [r3, #0]
 800673a:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800673e:	609a      	str	r2, [r3, #8]
      break;
 8006740:	e03c      	b.n	80067bc <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8006742:	687b      	ldr	r3, [r7, #4]
 8006744:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8006746:	683b      	ldr	r3, [r7, #0]
 8006748:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800674a:	683b      	ldr	r3, [r7, #0]
 800674c:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800674e:	461a      	mov	r2, r3
 8006750:	f000 f8ce 	bl	80068f0 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8006754:	687b      	ldr	r3, [r7, #4]
 8006756:	681b      	ldr	r3, [r3, #0]
 8006758:	2150      	movs	r1, #80	; 0x50
 800675a:	4618      	mov	r0, r3
 800675c:	f000 f927 	bl	80069ae <TIM_ITRx_SetConfig>
      break;
 8006760:	e02c      	b.n	80067bc <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8006762:	687b      	ldr	r3, [r7, #4]
 8006764:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8006766:	683b      	ldr	r3, [r7, #0]
 8006768:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800676a:	683b      	ldr	r3, [r7, #0]
 800676c:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 800676e:	461a      	mov	r2, r3
 8006770:	f000 f8ed 	bl	800694e <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8006774:	687b      	ldr	r3, [r7, #4]
 8006776:	681b      	ldr	r3, [r3, #0]
 8006778:	2160      	movs	r1, #96	; 0x60
 800677a:	4618      	mov	r0, r3
 800677c:	f000 f917 	bl	80069ae <TIM_ITRx_SetConfig>
      break;
 8006780:	e01c      	b.n	80067bc <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8006782:	687b      	ldr	r3, [r7, #4]
 8006784:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8006786:	683b      	ldr	r3, [r7, #0]
 8006788:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800678a:	683b      	ldr	r3, [r7, #0]
 800678c:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800678e:	461a      	mov	r2, r3
 8006790:	f000 f8ae 	bl	80068f0 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8006794:	687b      	ldr	r3, [r7, #4]
 8006796:	681b      	ldr	r3, [r3, #0]
 8006798:	2140      	movs	r1, #64	; 0x40
 800679a:	4618      	mov	r0, r3
 800679c:	f000 f907 	bl	80069ae <TIM_ITRx_SetConfig>
      break;
 80067a0:	e00c      	b.n	80067bc <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80067a2:	687b      	ldr	r3, [r7, #4]
 80067a4:	681a      	ldr	r2, [r3, #0]
 80067a6:	683b      	ldr	r3, [r7, #0]
 80067a8:	681b      	ldr	r3, [r3, #0]
 80067aa:	4619      	mov	r1, r3
 80067ac:	4610      	mov	r0, r2
 80067ae:	f000 f8fe 	bl	80069ae <TIM_ITRx_SetConfig>
      break;
 80067b2:	e003      	b.n	80067bc <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 80067b4:	2301      	movs	r3, #1
 80067b6:	73fb      	strb	r3, [r7, #15]
      break;
 80067b8:	e000      	b.n	80067bc <HAL_TIM_ConfigClockSource+0x174>
      break;
 80067ba:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80067bc:	687b      	ldr	r3, [r7, #4]
 80067be:	2201      	movs	r2, #1
 80067c0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80067c4:	687b      	ldr	r3, [r7, #4]
 80067c6:	2200      	movs	r2, #0
 80067c8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 80067cc:	7bfb      	ldrb	r3, [r7, #15]
}
 80067ce:	4618      	mov	r0, r3
 80067d0:	3710      	adds	r7, #16
 80067d2:	46bd      	mov	sp, r7
 80067d4:	bd80      	pop	{r7, pc}
	...

080067d8 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80067d8:	b480      	push	{r7}
 80067da:	b085      	sub	sp, #20
 80067dc:	af00      	add	r7, sp, #0
 80067de:	6078      	str	r0, [r7, #4]
 80067e0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80067e2:	687b      	ldr	r3, [r7, #4]
 80067e4:	681b      	ldr	r3, [r3, #0]
 80067e6:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80067e8:	687b      	ldr	r3, [r7, #4]
 80067ea:	4a3a      	ldr	r2, [pc, #232]	; (80068d4 <TIM_Base_SetConfig+0xfc>)
 80067ec:	4293      	cmp	r3, r2
 80067ee:	d00f      	beq.n	8006810 <TIM_Base_SetConfig+0x38>
 80067f0:	687b      	ldr	r3, [r7, #4]
 80067f2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80067f6:	d00b      	beq.n	8006810 <TIM_Base_SetConfig+0x38>
 80067f8:	687b      	ldr	r3, [r7, #4]
 80067fa:	4a37      	ldr	r2, [pc, #220]	; (80068d8 <TIM_Base_SetConfig+0x100>)
 80067fc:	4293      	cmp	r3, r2
 80067fe:	d007      	beq.n	8006810 <TIM_Base_SetConfig+0x38>
 8006800:	687b      	ldr	r3, [r7, #4]
 8006802:	4a36      	ldr	r2, [pc, #216]	; (80068dc <TIM_Base_SetConfig+0x104>)
 8006804:	4293      	cmp	r3, r2
 8006806:	d003      	beq.n	8006810 <TIM_Base_SetConfig+0x38>
 8006808:	687b      	ldr	r3, [r7, #4]
 800680a:	4a35      	ldr	r2, [pc, #212]	; (80068e0 <TIM_Base_SetConfig+0x108>)
 800680c:	4293      	cmp	r3, r2
 800680e:	d108      	bne.n	8006822 <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8006810:	68fb      	ldr	r3, [r7, #12]
 8006812:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006816:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8006818:	683b      	ldr	r3, [r7, #0]
 800681a:	685b      	ldr	r3, [r3, #4]
 800681c:	68fa      	ldr	r2, [r7, #12]
 800681e:	4313      	orrs	r3, r2
 8006820:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8006822:	687b      	ldr	r3, [r7, #4]
 8006824:	4a2b      	ldr	r2, [pc, #172]	; (80068d4 <TIM_Base_SetConfig+0xfc>)
 8006826:	4293      	cmp	r3, r2
 8006828:	d01b      	beq.n	8006862 <TIM_Base_SetConfig+0x8a>
 800682a:	687b      	ldr	r3, [r7, #4]
 800682c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006830:	d017      	beq.n	8006862 <TIM_Base_SetConfig+0x8a>
 8006832:	687b      	ldr	r3, [r7, #4]
 8006834:	4a28      	ldr	r2, [pc, #160]	; (80068d8 <TIM_Base_SetConfig+0x100>)
 8006836:	4293      	cmp	r3, r2
 8006838:	d013      	beq.n	8006862 <TIM_Base_SetConfig+0x8a>
 800683a:	687b      	ldr	r3, [r7, #4]
 800683c:	4a27      	ldr	r2, [pc, #156]	; (80068dc <TIM_Base_SetConfig+0x104>)
 800683e:	4293      	cmp	r3, r2
 8006840:	d00f      	beq.n	8006862 <TIM_Base_SetConfig+0x8a>
 8006842:	687b      	ldr	r3, [r7, #4]
 8006844:	4a26      	ldr	r2, [pc, #152]	; (80068e0 <TIM_Base_SetConfig+0x108>)
 8006846:	4293      	cmp	r3, r2
 8006848:	d00b      	beq.n	8006862 <TIM_Base_SetConfig+0x8a>
 800684a:	687b      	ldr	r3, [r7, #4]
 800684c:	4a25      	ldr	r2, [pc, #148]	; (80068e4 <TIM_Base_SetConfig+0x10c>)
 800684e:	4293      	cmp	r3, r2
 8006850:	d007      	beq.n	8006862 <TIM_Base_SetConfig+0x8a>
 8006852:	687b      	ldr	r3, [r7, #4]
 8006854:	4a24      	ldr	r2, [pc, #144]	; (80068e8 <TIM_Base_SetConfig+0x110>)
 8006856:	4293      	cmp	r3, r2
 8006858:	d003      	beq.n	8006862 <TIM_Base_SetConfig+0x8a>
 800685a:	687b      	ldr	r3, [r7, #4]
 800685c:	4a23      	ldr	r2, [pc, #140]	; (80068ec <TIM_Base_SetConfig+0x114>)
 800685e:	4293      	cmp	r3, r2
 8006860:	d108      	bne.n	8006874 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8006862:	68fb      	ldr	r3, [r7, #12]
 8006864:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006868:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800686a:	683b      	ldr	r3, [r7, #0]
 800686c:	68db      	ldr	r3, [r3, #12]
 800686e:	68fa      	ldr	r2, [r7, #12]
 8006870:	4313      	orrs	r3, r2
 8006872:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006874:	68fb      	ldr	r3, [r7, #12]
 8006876:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800687a:	683b      	ldr	r3, [r7, #0]
 800687c:	695b      	ldr	r3, [r3, #20]
 800687e:	4313      	orrs	r3, r2
 8006880:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8006882:	687b      	ldr	r3, [r7, #4]
 8006884:	68fa      	ldr	r2, [r7, #12]
 8006886:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8006888:	683b      	ldr	r3, [r7, #0]
 800688a:	689a      	ldr	r2, [r3, #8]
 800688c:	687b      	ldr	r3, [r7, #4]
 800688e:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8006890:	683b      	ldr	r3, [r7, #0]
 8006892:	681a      	ldr	r2, [r3, #0]
 8006894:	687b      	ldr	r3, [r7, #4]
 8006896:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8006898:	687b      	ldr	r3, [r7, #4]
 800689a:	4a0e      	ldr	r2, [pc, #56]	; (80068d4 <TIM_Base_SetConfig+0xfc>)
 800689c:	4293      	cmp	r3, r2
 800689e:	d103      	bne.n	80068a8 <TIM_Base_SetConfig+0xd0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80068a0:	683b      	ldr	r3, [r7, #0]
 80068a2:	691a      	ldr	r2, [r3, #16]
 80068a4:	687b      	ldr	r3, [r7, #4]
 80068a6:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80068a8:	687b      	ldr	r3, [r7, #4]
 80068aa:	2201      	movs	r2, #1
 80068ac:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 80068ae:	687b      	ldr	r3, [r7, #4]
 80068b0:	691b      	ldr	r3, [r3, #16]
 80068b2:	f003 0301 	and.w	r3, r3, #1
 80068b6:	2b01      	cmp	r3, #1
 80068b8:	d105      	bne.n	80068c6 <TIM_Base_SetConfig+0xee>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 80068ba:	687b      	ldr	r3, [r7, #4]
 80068bc:	691b      	ldr	r3, [r3, #16]
 80068be:	f023 0201 	bic.w	r2, r3, #1
 80068c2:	687b      	ldr	r3, [r7, #4]
 80068c4:	611a      	str	r2, [r3, #16]
  }
}
 80068c6:	bf00      	nop
 80068c8:	3714      	adds	r7, #20
 80068ca:	46bd      	mov	sp, r7
 80068cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068d0:	4770      	bx	lr
 80068d2:	bf00      	nop
 80068d4:	40010000 	.word	0x40010000
 80068d8:	40000400 	.word	0x40000400
 80068dc:	40000800 	.word	0x40000800
 80068e0:	40000c00 	.word	0x40000c00
 80068e4:	40014000 	.word	0x40014000
 80068e8:	40014400 	.word	0x40014400
 80068ec:	40014800 	.word	0x40014800

080068f0 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80068f0:	b480      	push	{r7}
 80068f2:	b087      	sub	sp, #28
 80068f4:	af00      	add	r7, sp, #0
 80068f6:	60f8      	str	r0, [r7, #12]
 80068f8:	60b9      	str	r1, [r7, #8]
 80068fa:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80068fc:	68fb      	ldr	r3, [r7, #12]
 80068fe:	6a1b      	ldr	r3, [r3, #32]
 8006900:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006902:	68fb      	ldr	r3, [r7, #12]
 8006904:	6a1b      	ldr	r3, [r3, #32]
 8006906:	f023 0201 	bic.w	r2, r3, #1
 800690a:	68fb      	ldr	r3, [r7, #12]
 800690c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800690e:	68fb      	ldr	r3, [r7, #12]
 8006910:	699b      	ldr	r3, [r3, #24]
 8006912:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8006914:	693b      	ldr	r3, [r7, #16]
 8006916:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800691a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800691c:	687b      	ldr	r3, [r7, #4]
 800691e:	011b      	lsls	r3, r3, #4
 8006920:	693a      	ldr	r2, [r7, #16]
 8006922:	4313      	orrs	r3, r2
 8006924:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8006926:	697b      	ldr	r3, [r7, #20]
 8006928:	f023 030a 	bic.w	r3, r3, #10
 800692c:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800692e:	697a      	ldr	r2, [r7, #20]
 8006930:	68bb      	ldr	r3, [r7, #8]
 8006932:	4313      	orrs	r3, r2
 8006934:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8006936:	68fb      	ldr	r3, [r7, #12]
 8006938:	693a      	ldr	r2, [r7, #16]
 800693a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800693c:	68fb      	ldr	r3, [r7, #12]
 800693e:	697a      	ldr	r2, [r7, #20]
 8006940:	621a      	str	r2, [r3, #32]
}
 8006942:	bf00      	nop
 8006944:	371c      	adds	r7, #28
 8006946:	46bd      	mov	sp, r7
 8006948:	f85d 7b04 	ldr.w	r7, [sp], #4
 800694c:	4770      	bx	lr

0800694e <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800694e:	b480      	push	{r7}
 8006950:	b087      	sub	sp, #28
 8006952:	af00      	add	r7, sp, #0
 8006954:	60f8      	str	r0, [r7, #12]
 8006956:	60b9      	str	r1, [r7, #8]
 8006958:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 800695a:	68fb      	ldr	r3, [r7, #12]
 800695c:	6a1b      	ldr	r3, [r3, #32]
 800695e:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006960:	68fb      	ldr	r3, [r7, #12]
 8006962:	6a1b      	ldr	r3, [r3, #32]
 8006964:	f023 0210 	bic.w	r2, r3, #16
 8006968:	68fb      	ldr	r3, [r7, #12]
 800696a:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800696c:	68fb      	ldr	r3, [r7, #12]
 800696e:	699b      	ldr	r3, [r3, #24]
 8006970:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8006972:	693b      	ldr	r3, [r7, #16]
 8006974:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8006978:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800697a:	687b      	ldr	r3, [r7, #4]
 800697c:	031b      	lsls	r3, r3, #12
 800697e:	693a      	ldr	r2, [r7, #16]
 8006980:	4313      	orrs	r3, r2
 8006982:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8006984:	697b      	ldr	r3, [r7, #20]
 8006986:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 800698a:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 800698c:	68bb      	ldr	r3, [r7, #8]
 800698e:	011b      	lsls	r3, r3, #4
 8006990:	697a      	ldr	r2, [r7, #20]
 8006992:	4313      	orrs	r3, r2
 8006994:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8006996:	68fb      	ldr	r3, [r7, #12]
 8006998:	693a      	ldr	r2, [r7, #16]
 800699a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800699c:	68fb      	ldr	r3, [r7, #12]
 800699e:	697a      	ldr	r2, [r7, #20]
 80069a0:	621a      	str	r2, [r3, #32]
}
 80069a2:	bf00      	nop
 80069a4:	371c      	adds	r7, #28
 80069a6:	46bd      	mov	sp, r7
 80069a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069ac:	4770      	bx	lr

080069ae <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80069ae:	b480      	push	{r7}
 80069b0:	b085      	sub	sp, #20
 80069b2:	af00      	add	r7, sp, #0
 80069b4:	6078      	str	r0, [r7, #4]
 80069b6:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80069b8:	687b      	ldr	r3, [r7, #4]
 80069ba:	689b      	ldr	r3, [r3, #8]
 80069bc:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80069be:	68fb      	ldr	r3, [r7, #12]
 80069c0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80069c4:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80069c6:	683a      	ldr	r2, [r7, #0]
 80069c8:	68fb      	ldr	r3, [r7, #12]
 80069ca:	4313      	orrs	r3, r2
 80069cc:	f043 0307 	orr.w	r3, r3, #7
 80069d0:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80069d2:	687b      	ldr	r3, [r7, #4]
 80069d4:	68fa      	ldr	r2, [r7, #12]
 80069d6:	609a      	str	r2, [r3, #8]
}
 80069d8:	bf00      	nop
 80069da:	3714      	adds	r7, #20
 80069dc:	46bd      	mov	sp, r7
 80069de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069e2:	4770      	bx	lr

080069e4 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80069e4:	b480      	push	{r7}
 80069e6:	b087      	sub	sp, #28
 80069e8:	af00      	add	r7, sp, #0
 80069ea:	60f8      	str	r0, [r7, #12]
 80069ec:	60b9      	str	r1, [r7, #8]
 80069ee:	607a      	str	r2, [r7, #4]
 80069f0:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80069f2:	68fb      	ldr	r3, [r7, #12]
 80069f4:	689b      	ldr	r3, [r3, #8]
 80069f6:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80069f8:	697b      	ldr	r3, [r7, #20]
 80069fa:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80069fe:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8006a00:	683b      	ldr	r3, [r7, #0]
 8006a02:	021a      	lsls	r2, r3, #8
 8006a04:	687b      	ldr	r3, [r7, #4]
 8006a06:	431a      	orrs	r2, r3
 8006a08:	68bb      	ldr	r3, [r7, #8]
 8006a0a:	4313      	orrs	r3, r2
 8006a0c:	697a      	ldr	r2, [r7, #20]
 8006a0e:	4313      	orrs	r3, r2
 8006a10:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006a12:	68fb      	ldr	r3, [r7, #12]
 8006a14:	697a      	ldr	r2, [r7, #20]
 8006a16:	609a      	str	r2, [r3, #8]
}
 8006a18:	bf00      	nop
 8006a1a:	371c      	adds	r7, #28
 8006a1c:	46bd      	mov	sp, r7
 8006a1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a22:	4770      	bx	lr

08006a24 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8006a24:	b480      	push	{r7}
 8006a26:	b085      	sub	sp, #20
 8006a28:	af00      	add	r7, sp, #0
 8006a2a:	6078      	str	r0, [r7, #4]
 8006a2c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8006a2e:	687b      	ldr	r3, [r7, #4]
 8006a30:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006a34:	2b01      	cmp	r3, #1
 8006a36:	d101      	bne.n	8006a3c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8006a38:	2302      	movs	r3, #2
 8006a3a:	e050      	b.n	8006ade <HAL_TIMEx_MasterConfigSynchronization+0xba>
 8006a3c:	687b      	ldr	r3, [r7, #4]
 8006a3e:	2201      	movs	r2, #1
 8006a40:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006a44:	687b      	ldr	r3, [r7, #4]
 8006a46:	2202      	movs	r2, #2
 8006a48:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8006a4c:	687b      	ldr	r3, [r7, #4]
 8006a4e:	681b      	ldr	r3, [r3, #0]
 8006a50:	685b      	ldr	r3, [r3, #4]
 8006a52:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8006a54:	687b      	ldr	r3, [r7, #4]
 8006a56:	681b      	ldr	r3, [r3, #0]
 8006a58:	689b      	ldr	r3, [r3, #8]
 8006a5a:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8006a5c:	68fb      	ldr	r3, [r7, #12]
 8006a5e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006a62:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8006a64:	683b      	ldr	r3, [r7, #0]
 8006a66:	681b      	ldr	r3, [r3, #0]
 8006a68:	68fa      	ldr	r2, [r7, #12]
 8006a6a:	4313      	orrs	r3, r2
 8006a6c:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8006a6e:	687b      	ldr	r3, [r7, #4]
 8006a70:	681b      	ldr	r3, [r3, #0]
 8006a72:	68fa      	ldr	r2, [r7, #12]
 8006a74:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006a76:	687b      	ldr	r3, [r7, #4]
 8006a78:	681b      	ldr	r3, [r3, #0]
 8006a7a:	4a1c      	ldr	r2, [pc, #112]	; (8006aec <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 8006a7c:	4293      	cmp	r3, r2
 8006a7e:	d018      	beq.n	8006ab2 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8006a80:	687b      	ldr	r3, [r7, #4]
 8006a82:	681b      	ldr	r3, [r3, #0]
 8006a84:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006a88:	d013      	beq.n	8006ab2 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8006a8a:	687b      	ldr	r3, [r7, #4]
 8006a8c:	681b      	ldr	r3, [r3, #0]
 8006a8e:	4a18      	ldr	r2, [pc, #96]	; (8006af0 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 8006a90:	4293      	cmp	r3, r2
 8006a92:	d00e      	beq.n	8006ab2 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8006a94:	687b      	ldr	r3, [r7, #4]
 8006a96:	681b      	ldr	r3, [r3, #0]
 8006a98:	4a16      	ldr	r2, [pc, #88]	; (8006af4 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 8006a9a:	4293      	cmp	r3, r2
 8006a9c:	d009      	beq.n	8006ab2 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8006a9e:	687b      	ldr	r3, [r7, #4]
 8006aa0:	681b      	ldr	r3, [r3, #0]
 8006aa2:	4a15      	ldr	r2, [pc, #84]	; (8006af8 <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 8006aa4:	4293      	cmp	r3, r2
 8006aa6:	d004      	beq.n	8006ab2 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8006aa8:	687b      	ldr	r3, [r7, #4]
 8006aaa:	681b      	ldr	r3, [r3, #0]
 8006aac:	4a13      	ldr	r2, [pc, #76]	; (8006afc <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 8006aae:	4293      	cmp	r3, r2
 8006ab0:	d10c      	bne.n	8006acc <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8006ab2:	68bb      	ldr	r3, [r7, #8]
 8006ab4:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8006ab8:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8006aba:	683b      	ldr	r3, [r7, #0]
 8006abc:	685b      	ldr	r3, [r3, #4]
 8006abe:	68ba      	ldr	r2, [r7, #8]
 8006ac0:	4313      	orrs	r3, r2
 8006ac2:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8006ac4:	687b      	ldr	r3, [r7, #4]
 8006ac6:	681b      	ldr	r3, [r3, #0]
 8006ac8:	68ba      	ldr	r2, [r7, #8]
 8006aca:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8006acc:	687b      	ldr	r3, [r7, #4]
 8006ace:	2201      	movs	r2, #1
 8006ad0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8006ad4:	687b      	ldr	r3, [r7, #4]
 8006ad6:	2200      	movs	r2, #0
 8006ad8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8006adc:	2300      	movs	r3, #0
}
 8006ade:	4618      	mov	r0, r3
 8006ae0:	3714      	adds	r7, #20
 8006ae2:	46bd      	mov	sp, r7
 8006ae4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ae8:	4770      	bx	lr
 8006aea:	bf00      	nop
 8006aec:	40010000 	.word	0x40010000
 8006af0:	40000400 	.word	0x40000400
 8006af4:	40000800 	.word	0x40000800
 8006af8:	40000c00 	.word	0x40000c00
 8006afc:	40014000 	.word	0x40014000

08006b00 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8006b00:	b580      	push	{r7, lr}
 8006b02:	b082      	sub	sp, #8
 8006b04:	af00      	add	r7, sp, #0
 8006b06:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8006b08:	687b      	ldr	r3, [r7, #4]
 8006b0a:	2b00      	cmp	r3, #0
 8006b0c:	d101      	bne.n	8006b12 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8006b0e:	2301      	movs	r3, #1
 8006b10:	e042      	b.n	8006b98 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8006b12:	687b      	ldr	r3, [r7, #4]
 8006b14:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8006b18:	b2db      	uxtb	r3, r3
 8006b1a:	2b00      	cmp	r3, #0
 8006b1c:	d106      	bne.n	8006b2c <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8006b1e:	687b      	ldr	r3, [r7, #4]
 8006b20:	2200      	movs	r2, #0
 8006b22:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8006b26:	6878      	ldr	r0, [r7, #4]
 8006b28:	f7fb fb18 	bl	800215c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8006b2c:	687b      	ldr	r3, [r7, #4]
 8006b2e:	2224      	movs	r2, #36	; 0x24
 8006b30:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8006b34:	687b      	ldr	r3, [r7, #4]
 8006b36:	681b      	ldr	r3, [r3, #0]
 8006b38:	68da      	ldr	r2, [r3, #12]
 8006b3a:	687b      	ldr	r3, [r7, #4]
 8006b3c:	681b      	ldr	r3, [r3, #0]
 8006b3e:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8006b42:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8006b44:	6878      	ldr	r0, [r7, #4]
 8006b46:	f000 fb79 	bl	800723c <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8006b4a:	687b      	ldr	r3, [r7, #4]
 8006b4c:	681b      	ldr	r3, [r3, #0]
 8006b4e:	691a      	ldr	r2, [r3, #16]
 8006b50:	687b      	ldr	r3, [r7, #4]
 8006b52:	681b      	ldr	r3, [r3, #0]
 8006b54:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8006b58:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8006b5a:	687b      	ldr	r3, [r7, #4]
 8006b5c:	681b      	ldr	r3, [r3, #0]
 8006b5e:	695a      	ldr	r2, [r3, #20]
 8006b60:	687b      	ldr	r3, [r7, #4]
 8006b62:	681b      	ldr	r3, [r3, #0]
 8006b64:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8006b68:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8006b6a:	687b      	ldr	r3, [r7, #4]
 8006b6c:	681b      	ldr	r3, [r3, #0]
 8006b6e:	68da      	ldr	r2, [r3, #12]
 8006b70:	687b      	ldr	r3, [r7, #4]
 8006b72:	681b      	ldr	r3, [r3, #0]
 8006b74:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8006b78:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006b7a:	687b      	ldr	r3, [r7, #4]
 8006b7c:	2200      	movs	r2, #0
 8006b7e:	645a      	str	r2, [r3, #68]	; 0x44
  huart->gState = HAL_UART_STATE_READY;
 8006b80:	687b      	ldr	r3, [r7, #4]
 8006b82:	2220      	movs	r2, #32
 8006b84:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8006b88:	687b      	ldr	r3, [r7, #4]
 8006b8a:	2220      	movs	r2, #32
 8006b8c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8006b90:	687b      	ldr	r3, [r7, #4]
 8006b92:	2200      	movs	r2, #0
 8006b94:	635a      	str	r2, [r3, #52]	; 0x34

  return HAL_OK;
 8006b96:	2300      	movs	r3, #0
}
 8006b98:	4618      	mov	r0, r3
 8006b9a:	3708      	adds	r7, #8
 8006b9c:	46bd      	mov	sp, r7
 8006b9e:	bd80      	pop	{r7, pc}

08006ba0 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006ba0:	b580      	push	{r7, lr}
 8006ba2:	b08a      	sub	sp, #40	; 0x28
 8006ba4:	af02      	add	r7, sp, #8
 8006ba6:	60f8      	str	r0, [r7, #12]
 8006ba8:	60b9      	str	r1, [r7, #8]
 8006baa:	603b      	str	r3, [r7, #0]
 8006bac:	4613      	mov	r3, r2
 8006bae:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8006bb0:	2300      	movs	r3, #0
 8006bb2:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8006bb4:	68fb      	ldr	r3, [r7, #12]
 8006bb6:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8006bba:	b2db      	uxtb	r3, r3
 8006bbc:	2b20      	cmp	r3, #32
 8006bbe:	d175      	bne.n	8006cac <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8006bc0:	68bb      	ldr	r3, [r7, #8]
 8006bc2:	2b00      	cmp	r3, #0
 8006bc4:	d002      	beq.n	8006bcc <HAL_UART_Transmit+0x2c>
 8006bc6:	88fb      	ldrh	r3, [r7, #6]
 8006bc8:	2b00      	cmp	r3, #0
 8006bca:	d101      	bne.n	8006bd0 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8006bcc:	2301      	movs	r3, #1
 8006bce:	e06e      	b.n	8006cae <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006bd0:	68fb      	ldr	r3, [r7, #12]
 8006bd2:	2200      	movs	r2, #0
 8006bd4:	645a      	str	r2, [r3, #68]	; 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8006bd6:	68fb      	ldr	r3, [r7, #12]
 8006bd8:	2221      	movs	r2, #33	; 0x21
 8006bda:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8006bde:	f7fd fdd1 	bl	8004784 <HAL_GetTick>
 8006be2:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8006be4:	68fb      	ldr	r3, [r7, #12]
 8006be6:	88fa      	ldrh	r2, [r7, #6]
 8006be8:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8006bea:	68fb      	ldr	r3, [r7, #12]
 8006bec:	88fa      	ldrh	r2, [r7, #6]
 8006bee:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006bf0:	68fb      	ldr	r3, [r7, #12]
 8006bf2:	689b      	ldr	r3, [r3, #8]
 8006bf4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006bf8:	d108      	bne.n	8006c0c <HAL_UART_Transmit+0x6c>
 8006bfa:	68fb      	ldr	r3, [r7, #12]
 8006bfc:	691b      	ldr	r3, [r3, #16]
 8006bfe:	2b00      	cmp	r3, #0
 8006c00:	d104      	bne.n	8006c0c <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8006c02:	2300      	movs	r3, #0
 8006c04:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8006c06:	68bb      	ldr	r3, [r7, #8]
 8006c08:	61bb      	str	r3, [r7, #24]
 8006c0a:	e003      	b.n	8006c14 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8006c0c:	68bb      	ldr	r3, [r7, #8]
 8006c0e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8006c10:	2300      	movs	r3, #0
 8006c12:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8006c14:	e02e      	b.n	8006c74 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8006c16:	683b      	ldr	r3, [r7, #0]
 8006c18:	9300      	str	r3, [sp, #0]
 8006c1a:	697b      	ldr	r3, [r7, #20]
 8006c1c:	2200      	movs	r2, #0
 8006c1e:	2180      	movs	r1, #128	; 0x80
 8006c20:	68f8      	ldr	r0, [r7, #12]
 8006c22:	f000 f98b 	bl	8006f3c <UART_WaitOnFlagUntilTimeout>
 8006c26:	4603      	mov	r3, r0
 8006c28:	2b00      	cmp	r3, #0
 8006c2a:	d005      	beq.n	8006c38 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8006c2c:	68fb      	ldr	r3, [r7, #12]
 8006c2e:	2220      	movs	r2, #32
 8006c30:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

        return HAL_TIMEOUT;
 8006c34:	2303      	movs	r3, #3
 8006c36:	e03a      	b.n	8006cae <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8006c38:	69fb      	ldr	r3, [r7, #28]
 8006c3a:	2b00      	cmp	r3, #0
 8006c3c:	d10b      	bne.n	8006c56 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8006c3e:	69bb      	ldr	r3, [r7, #24]
 8006c40:	881b      	ldrh	r3, [r3, #0]
 8006c42:	461a      	mov	r2, r3
 8006c44:	68fb      	ldr	r3, [r7, #12]
 8006c46:	681b      	ldr	r3, [r3, #0]
 8006c48:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8006c4c:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8006c4e:	69bb      	ldr	r3, [r7, #24]
 8006c50:	3302      	adds	r3, #2
 8006c52:	61bb      	str	r3, [r7, #24]
 8006c54:	e007      	b.n	8006c66 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8006c56:	69fb      	ldr	r3, [r7, #28]
 8006c58:	781a      	ldrb	r2, [r3, #0]
 8006c5a:	68fb      	ldr	r3, [r7, #12]
 8006c5c:	681b      	ldr	r3, [r3, #0]
 8006c5e:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8006c60:	69fb      	ldr	r3, [r7, #28]
 8006c62:	3301      	adds	r3, #1
 8006c64:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8006c66:	68fb      	ldr	r3, [r7, #12]
 8006c68:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8006c6a:	b29b      	uxth	r3, r3
 8006c6c:	3b01      	subs	r3, #1
 8006c6e:	b29a      	uxth	r2, r3
 8006c70:	68fb      	ldr	r3, [r7, #12]
 8006c72:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8006c74:	68fb      	ldr	r3, [r7, #12]
 8006c76:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8006c78:	b29b      	uxth	r3, r3
 8006c7a:	2b00      	cmp	r3, #0
 8006c7c:	d1cb      	bne.n	8006c16 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8006c7e:	683b      	ldr	r3, [r7, #0]
 8006c80:	9300      	str	r3, [sp, #0]
 8006c82:	697b      	ldr	r3, [r7, #20]
 8006c84:	2200      	movs	r2, #0
 8006c86:	2140      	movs	r1, #64	; 0x40
 8006c88:	68f8      	ldr	r0, [r7, #12]
 8006c8a:	f000 f957 	bl	8006f3c <UART_WaitOnFlagUntilTimeout>
 8006c8e:	4603      	mov	r3, r0
 8006c90:	2b00      	cmp	r3, #0
 8006c92:	d005      	beq.n	8006ca0 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8006c94:	68fb      	ldr	r3, [r7, #12]
 8006c96:	2220      	movs	r2, #32
 8006c98:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      return HAL_TIMEOUT;
 8006c9c:	2303      	movs	r3, #3
 8006c9e:	e006      	b.n	8006cae <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8006ca0:	68fb      	ldr	r3, [r7, #12]
 8006ca2:	2220      	movs	r2, #32
 8006ca4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    return HAL_OK;
 8006ca8:	2300      	movs	r3, #0
 8006caa:	e000      	b.n	8006cae <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8006cac:	2302      	movs	r3, #2
  }
}
 8006cae:	4618      	mov	r0, r3
 8006cb0:	3720      	adds	r7, #32
 8006cb2:	46bd      	mov	sp, r7
 8006cb4:	bd80      	pop	{r7, pc}

08006cb6 <HAL_UART_Receive_DMA>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @note   When the UART parity is enabled (PCE = 1) the received data contains the parity bit.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8006cb6:	b580      	push	{r7, lr}
 8006cb8:	b084      	sub	sp, #16
 8006cba:	af00      	add	r7, sp, #0
 8006cbc:	60f8      	str	r0, [r7, #12]
 8006cbe:	60b9      	str	r1, [r7, #8]
 8006cc0:	4613      	mov	r3, r2
 8006cc2:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8006cc4:	68fb      	ldr	r3, [r7, #12]
 8006cc6:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8006cca:	b2db      	uxtb	r3, r3
 8006ccc:	2b20      	cmp	r3, #32
 8006cce:	d112      	bne.n	8006cf6 <HAL_UART_Receive_DMA+0x40>
  {
    if ((pData == NULL) || (Size == 0U))
 8006cd0:	68bb      	ldr	r3, [r7, #8]
 8006cd2:	2b00      	cmp	r3, #0
 8006cd4:	d002      	beq.n	8006cdc <HAL_UART_Receive_DMA+0x26>
 8006cd6:	88fb      	ldrh	r3, [r7, #6]
 8006cd8:	2b00      	cmp	r3, #0
 8006cda:	d101      	bne.n	8006ce0 <HAL_UART_Receive_DMA+0x2a>
    {
      return HAL_ERROR;
 8006cdc:	2301      	movs	r3, #1
 8006cde:	e00b      	b.n	8006cf8 <HAL_UART_Receive_DMA+0x42>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006ce0:	68fb      	ldr	r3, [r7, #12]
 8006ce2:	2200      	movs	r2, #0
 8006ce4:	631a      	str	r2, [r3, #48]	; 0x30

    return (UART_Start_Receive_DMA(huart, pData, Size));
 8006ce6:	88fb      	ldrh	r3, [r7, #6]
 8006ce8:	461a      	mov	r2, r3
 8006cea:	68b9      	ldr	r1, [r7, #8]
 8006cec:	68f8      	ldr	r0, [r7, #12]
 8006cee:	f000 f97f 	bl	8006ff0 <UART_Start_Receive_DMA>
 8006cf2:	4603      	mov	r3, r0
 8006cf4:	e000      	b.n	8006cf8 <HAL_UART_Receive_DMA+0x42>
  }
  else
  {
    return HAL_BUSY;
 8006cf6:	2302      	movs	r3, #2
  }
}
 8006cf8:	4618      	mov	r0, r3
 8006cfa:	3710      	adds	r7, #16
 8006cfc:	46bd      	mov	sp, r7
 8006cfe:	bd80      	pop	{r7, pc}

08006d00 <HAL_UART_RxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8006d00:	b480      	push	{r7}
 8006d02:	b083      	sub	sp, #12
 8006d04:	af00      	add	r7, sp, #0
 8006d06:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback could be implemented in the user file
   */
}
 8006d08:	bf00      	nop
 8006d0a:	370c      	adds	r7, #12
 8006d0c:	46bd      	mov	sp, r7
 8006d0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d12:	4770      	bx	lr

08006d14 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8006d14:	b480      	push	{r7}
 8006d16:	b083      	sub	sp, #12
 8006d18:	af00      	add	r7, sp, #0
 8006d1a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8006d1c:	bf00      	nop
 8006d1e:	370c      	adds	r7, #12
 8006d20:	46bd      	mov	sp, r7
 8006d22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d26:	4770      	bx	lr

08006d28 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8006d28:	b480      	push	{r7}
 8006d2a:	b083      	sub	sp, #12
 8006d2c:	af00      	add	r7, sp, #0
 8006d2e:	6078      	str	r0, [r7, #4]
 8006d30:	460b      	mov	r3, r1
 8006d32:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8006d34:	bf00      	nop
 8006d36:	370c      	adds	r7, #12
 8006d38:	46bd      	mov	sp, r7
 8006d3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d3e:	4770      	bx	lr

08006d40 <UART_DMAReceiveCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8006d40:	b580      	push	{r7, lr}
 8006d42:	b09c      	sub	sp, #112	; 0x70
 8006d44:	af00      	add	r7, sp, #0
 8006d46:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8006d48:	687b      	ldr	r3, [r7, #4]
 8006d4a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006d4c:	66fb      	str	r3, [r7, #108]	; 0x6c

  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 8006d4e:	687b      	ldr	r3, [r7, #4]
 8006d50:	681b      	ldr	r3, [r3, #0]
 8006d52:	681b      	ldr	r3, [r3, #0]
 8006d54:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006d58:	2b00      	cmp	r3, #0
 8006d5a:	d172      	bne.n	8006e42 <UART_DMAReceiveCplt+0x102>
  {
    huart->RxXferCount = 0U;
 8006d5c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006d5e:	2200      	movs	r2, #0
 8006d60:	85da      	strh	r2, [r3, #46]	; 0x2e

    /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8006d62:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006d64:	681b      	ldr	r3, [r3, #0]
 8006d66:	330c      	adds	r3, #12
 8006d68:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006d6a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006d6c:	e853 3f00 	ldrex	r3, [r3]
 8006d70:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8006d72:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8006d74:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8006d78:	66bb      	str	r3, [r7, #104]	; 0x68
 8006d7a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006d7c:	681b      	ldr	r3, [r3, #0]
 8006d7e:	330c      	adds	r3, #12
 8006d80:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8006d82:	65ba      	str	r2, [r7, #88]	; 0x58
 8006d84:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006d86:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8006d88:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8006d8a:	e841 2300 	strex	r3, r2, [r1]
 8006d8e:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8006d90:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8006d92:	2b00      	cmp	r3, #0
 8006d94:	d1e5      	bne.n	8006d62 <UART_DMAReceiveCplt+0x22>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006d96:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006d98:	681b      	ldr	r3, [r3, #0]
 8006d9a:	3314      	adds	r3, #20
 8006d9c:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006d9e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006da0:	e853 3f00 	ldrex	r3, [r3]
 8006da4:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8006da6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006da8:	f023 0301 	bic.w	r3, r3, #1
 8006dac:	667b      	str	r3, [r7, #100]	; 0x64
 8006dae:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006db0:	681b      	ldr	r3, [r3, #0]
 8006db2:	3314      	adds	r3, #20
 8006db4:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 8006db6:	647a      	str	r2, [r7, #68]	; 0x44
 8006db8:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006dba:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8006dbc:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8006dbe:	e841 2300 	strex	r3, r2, [r1]
 8006dc2:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8006dc4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006dc6:	2b00      	cmp	r3, #0
 8006dc8:	d1e5      	bne.n	8006d96 <UART_DMAReceiveCplt+0x56>

    /* Disable the DMA transfer for the receiver request by setting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006dca:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006dcc:	681b      	ldr	r3, [r3, #0]
 8006dce:	3314      	adds	r3, #20
 8006dd0:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006dd2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006dd4:	e853 3f00 	ldrex	r3, [r3]
 8006dd8:	623b      	str	r3, [r7, #32]
   return(result);
 8006dda:	6a3b      	ldr	r3, [r7, #32]
 8006ddc:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8006de0:	663b      	str	r3, [r7, #96]	; 0x60
 8006de2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006de4:	681b      	ldr	r3, [r3, #0]
 8006de6:	3314      	adds	r3, #20
 8006de8:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8006dea:	633a      	str	r2, [r7, #48]	; 0x30
 8006dec:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006dee:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8006df0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8006df2:	e841 2300 	strex	r3, r2, [r1]
 8006df6:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8006df8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006dfa:	2b00      	cmp	r3, #0
 8006dfc:	d1e5      	bne.n	8006dca <UART_DMAReceiveCplt+0x8a>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8006dfe:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006e00:	2220      	movs	r2, #32
 8006e02:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006e06:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006e08:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006e0a:	2b01      	cmp	r3, #1
 8006e0c:	d119      	bne.n	8006e42 <UART_DMAReceiveCplt+0x102>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006e0e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006e10:	681b      	ldr	r3, [r3, #0]
 8006e12:	330c      	adds	r3, #12
 8006e14:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006e16:	693b      	ldr	r3, [r7, #16]
 8006e18:	e853 3f00 	ldrex	r3, [r3]
 8006e1c:	60fb      	str	r3, [r7, #12]
   return(result);
 8006e1e:	68fb      	ldr	r3, [r7, #12]
 8006e20:	f023 0310 	bic.w	r3, r3, #16
 8006e24:	65fb      	str	r3, [r7, #92]	; 0x5c
 8006e26:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006e28:	681b      	ldr	r3, [r3, #0]
 8006e2a:	330c      	adds	r3, #12
 8006e2c:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8006e2e:	61fa      	str	r2, [r7, #28]
 8006e30:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006e32:	69b9      	ldr	r1, [r7, #24]
 8006e34:	69fa      	ldr	r2, [r7, #28]
 8006e36:	e841 2300 	strex	r3, r2, [r1]
 8006e3a:	617b      	str	r3, [r7, #20]
   return(result);
 8006e3c:	697b      	ldr	r3, [r7, #20]
 8006e3e:	2b00      	cmp	r3, #0
 8006e40:	d1e5      	bne.n	8006e0e <UART_DMAReceiveCplt+0xce>
    }
  }

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
   In this case, Rx Event type is Transfer Complete */
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8006e42:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006e44:	2200      	movs	r2, #0
 8006e46:	635a      	str	r2, [r3, #52]	; 0x34

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006e48:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006e4a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006e4c:	2b01      	cmp	r3, #1
 8006e4e:	d106      	bne.n	8006e5e <UART_DMAReceiveCplt+0x11e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8006e50:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006e52:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8006e54:	4619      	mov	r1, r3
 8006e56:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
 8006e58:	f7ff ff66 	bl	8006d28 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8006e5c:	e002      	b.n	8006e64 <UART_DMAReceiveCplt+0x124>
    HAL_UART_RxCpltCallback(huart);
 8006e5e:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
 8006e60:	f7fa fd90 	bl	8001984 <HAL_UART_RxCpltCallback>
}
 8006e64:	bf00      	nop
 8006e66:	3770      	adds	r7, #112	; 0x70
 8006e68:	46bd      	mov	sp, r7
 8006e6a:	bd80      	pop	{r7, pc}

08006e6c <UART_DMARxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8006e6c:	b580      	push	{r7, lr}
 8006e6e:	b084      	sub	sp, #16
 8006e70:	af00      	add	r7, sp, #0
 8006e72:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8006e74:	687b      	ldr	r3, [r7, #4]
 8006e76:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006e78:	60fb      	str	r3, [r7, #12]

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Half Transfer */
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 8006e7a:	68fb      	ldr	r3, [r7, #12]
 8006e7c:	2201      	movs	r2, #1
 8006e7e:	635a      	str	r2, [r3, #52]	; 0x34

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006e80:	68fb      	ldr	r3, [r7, #12]
 8006e82:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006e84:	2b01      	cmp	r3, #1
 8006e86:	d108      	bne.n	8006e9a <UART_DMARxHalfCplt+0x2e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 8006e88:	68fb      	ldr	r3, [r7, #12]
 8006e8a:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8006e8c:	085b      	lsrs	r3, r3, #1
 8006e8e:	b29b      	uxth	r3, r3
 8006e90:	4619      	mov	r1, r3
 8006e92:	68f8      	ldr	r0, [r7, #12]
 8006e94:	f7ff ff48 	bl	8006d28 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8006e98:	e002      	b.n	8006ea0 <UART_DMARxHalfCplt+0x34>
    HAL_UART_RxHalfCpltCallback(huart);
 8006e9a:	68f8      	ldr	r0, [r7, #12]
 8006e9c:	f7ff ff30 	bl	8006d00 <HAL_UART_RxHalfCpltCallback>
}
 8006ea0:	bf00      	nop
 8006ea2:	3710      	adds	r7, #16
 8006ea4:	46bd      	mov	sp, r7
 8006ea6:	bd80      	pop	{r7, pc}

08006ea8 <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8006ea8:	b580      	push	{r7, lr}
 8006eaa:	b084      	sub	sp, #16
 8006eac:	af00      	add	r7, sp, #0
 8006eae:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 8006eb0:	2300      	movs	r3, #0
 8006eb2:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8006eb4:	687b      	ldr	r3, [r7, #4]
 8006eb6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006eb8:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 8006eba:	68bb      	ldr	r3, [r7, #8]
 8006ebc:	681b      	ldr	r3, [r3, #0]
 8006ebe:	695b      	ldr	r3, [r3, #20]
 8006ec0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006ec4:	2b80      	cmp	r3, #128	; 0x80
 8006ec6:	bf0c      	ite	eq
 8006ec8:	2301      	moveq	r3, #1
 8006eca:	2300      	movne	r3, #0
 8006ecc:	b2db      	uxtb	r3, r3
 8006ece:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 8006ed0:	68bb      	ldr	r3, [r7, #8]
 8006ed2:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8006ed6:	b2db      	uxtb	r3, r3
 8006ed8:	2b21      	cmp	r3, #33	; 0x21
 8006eda:	d108      	bne.n	8006eee <UART_DMAError+0x46>
 8006edc:	68fb      	ldr	r3, [r7, #12]
 8006ede:	2b00      	cmp	r3, #0
 8006ee0:	d005      	beq.n	8006eee <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 8006ee2:	68bb      	ldr	r3, [r7, #8]
 8006ee4:	2200      	movs	r2, #0
 8006ee6:	84da      	strh	r2, [r3, #38]	; 0x26
    UART_EndTxTransfer(huart);
 8006ee8:	68b8      	ldr	r0, [r7, #8]
 8006eea:	f000 f91b 	bl	8007124 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8006eee:	68bb      	ldr	r3, [r7, #8]
 8006ef0:	681b      	ldr	r3, [r3, #0]
 8006ef2:	695b      	ldr	r3, [r3, #20]
 8006ef4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006ef8:	2b40      	cmp	r3, #64	; 0x40
 8006efa:	bf0c      	ite	eq
 8006efc:	2301      	moveq	r3, #1
 8006efe:	2300      	movne	r3, #0
 8006f00:	b2db      	uxtb	r3, r3
 8006f02:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 8006f04:	68bb      	ldr	r3, [r7, #8]
 8006f06:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8006f0a:	b2db      	uxtb	r3, r3
 8006f0c:	2b22      	cmp	r3, #34	; 0x22
 8006f0e:	d108      	bne.n	8006f22 <UART_DMAError+0x7a>
 8006f10:	68fb      	ldr	r3, [r7, #12]
 8006f12:	2b00      	cmp	r3, #0
 8006f14:	d005      	beq.n	8006f22 <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 8006f16:	68bb      	ldr	r3, [r7, #8]
 8006f18:	2200      	movs	r2, #0
 8006f1a:	85da      	strh	r2, [r3, #46]	; 0x2e
    UART_EndRxTransfer(huart);
 8006f1c:	68b8      	ldr	r0, [r7, #8]
 8006f1e:	f000 f929 	bl	8007174 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8006f22:	68bb      	ldr	r3, [r7, #8]
 8006f24:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006f26:	f043 0210 	orr.w	r2, r3, #16
 8006f2a:	68bb      	ldr	r3, [r7, #8]
 8006f2c:	645a      	str	r2, [r3, #68]	; 0x44
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8006f2e:	68b8      	ldr	r0, [r7, #8]
 8006f30:	f7ff fef0 	bl	8006d14 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8006f34:	bf00      	nop
 8006f36:	3710      	adds	r7, #16
 8006f38:	46bd      	mov	sp, r7
 8006f3a:	bd80      	pop	{r7, pc}

08006f3c <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8006f3c:	b580      	push	{r7, lr}
 8006f3e:	b086      	sub	sp, #24
 8006f40:	af00      	add	r7, sp, #0
 8006f42:	60f8      	str	r0, [r7, #12]
 8006f44:	60b9      	str	r1, [r7, #8]
 8006f46:	603b      	str	r3, [r7, #0]
 8006f48:	4613      	mov	r3, r2
 8006f4a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006f4c:	e03b      	b.n	8006fc6 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006f4e:	6a3b      	ldr	r3, [r7, #32]
 8006f50:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8006f54:	d037      	beq.n	8006fc6 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006f56:	f7fd fc15 	bl	8004784 <HAL_GetTick>
 8006f5a:	4602      	mov	r2, r0
 8006f5c:	683b      	ldr	r3, [r7, #0]
 8006f5e:	1ad3      	subs	r3, r2, r3
 8006f60:	6a3a      	ldr	r2, [r7, #32]
 8006f62:	429a      	cmp	r2, r3
 8006f64:	d302      	bcc.n	8006f6c <UART_WaitOnFlagUntilTimeout+0x30>
 8006f66:	6a3b      	ldr	r3, [r7, #32]
 8006f68:	2b00      	cmp	r3, #0
 8006f6a:	d101      	bne.n	8006f70 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8006f6c:	2303      	movs	r3, #3
 8006f6e:	e03a      	b.n	8006fe6 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8006f70:	68fb      	ldr	r3, [r7, #12]
 8006f72:	681b      	ldr	r3, [r3, #0]
 8006f74:	68db      	ldr	r3, [r3, #12]
 8006f76:	f003 0304 	and.w	r3, r3, #4
 8006f7a:	2b00      	cmp	r3, #0
 8006f7c:	d023      	beq.n	8006fc6 <UART_WaitOnFlagUntilTimeout+0x8a>
 8006f7e:	68bb      	ldr	r3, [r7, #8]
 8006f80:	2b80      	cmp	r3, #128	; 0x80
 8006f82:	d020      	beq.n	8006fc6 <UART_WaitOnFlagUntilTimeout+0x8a>
 8006f84:	68bb      	ldr	r3, [r7, #8]
 8006f86:	2b40      	cmp	r3, #64	; 0x40
 8006f88:	d01d      	beq.n	8006fc6 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8006f8a:	68fb      	ldr	r3, [r7, #12]
 8006f8c:	681b      	ldr	r3, [r3, #0]
 8006f8e:	681b      	ldr	r3, [r3, #0]
 8006f90:	f003 0308 	and.w	r3, r3, #8
 8006f94:	2b08      	cmp	r3, #8
 8006f96:	d116      	bne.n	8006fc6 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8006f98:	2300      	movs	r3, #0
 8006f9a:	617b      	str	r3, [r7, #20]
 8006f9c:	68fb      	ldr	r3, [r7, #12]
 8006f9e:	681b      	ldr	r3, [r3, #0]
 8006fa0:	681b      	ldr	r3, [r3, #0]
 8006fa2:	617b      	str	r3, [r7, #20]
 8006fa4:	68fb      	ldr	r3, [r7, #12]
 8006fa6:	681b      	ldr	r3, [r3, #0]
 8006fa8:	685b      	ldr	r3, [r3, #4]
 8006faa:	617b      	str	r3, [r7, #20]
 8006fac:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8006fae:	68f8      	ldr	r0, [r7, #12]
 8006fb0:	f000 f8e0 	bl	8007174 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8006fb4:	68fb      	ldr	r3, [r7, #12]
 8006fb6:	2208      	movs	r2, #8
 8006fb8:	645a      	str	r2, [r3, #68]	; 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8006fba:	68fb      	ldr	r3, [r7, #12]
 8006fbc:	2200      	movs	r2, #0
 8006fbe:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

          return HAL_ERROR;
 8006fc2:	2301      	movs	r3, #1
 8006fc4:	e00f      	b.n	8006fe6 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006fc6:	68fb      	ldr	r3, [r7, #12]
 8006fc8:	681b      	ldr	r3, [r3, #0]
 8006fca:	681a      	ldr	r2, [r3, #0]
 8006fcc:	68bb      	ldr	r3, [r7, #8]
 8006fce:	4013      	ands	r3, r2
 8006fd0:	68ba      	ldr	r2, [r7, #8]
 8006fd2:	429a      	cmp	r2, r3
 8006fd4:	bf0c      	ite	eq
 8006fd6:	2301      	moveq	r3, #1
 8006fd8:	2300      	movne	r3, #0
 8006fda:	b2db      	uxtb	r3, r3
 8006fdc:	461a      	mov	r2, r3
 8006fde:	79fb      	ldrb	r3, [r7, #7]
 8006fe0:	429a      	cmp	r2, r3
 8006fe2:	d0b4      	beq.n	8006f4e <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8006fe4:	2300      	movs	r3, #0
}
 8006fe6:	4618      	mov	r0, r3
 8006fe8:	3718      	adds	r7, #24
 8006fea:	46bd      	mov	sp, r7
 8006fec:	bd80      	pop	{r7, pc}
	...

08006ff0 <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8006ff0:	b580      	push	{r7, lr}
 8006ff2:	b098      	sub	sp, #96	; 0x60
 8006ff4:	af00      	add	r7, sp, #0
 8006ff6:	60f8      	str	r0, [r7, #12]
 8006ff8:	60b9      	str	r1, [r7, #8]
 8006ffa:	4613      	mov	r3, r2
 8006ffc:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  huart->pRxBuffPtr = pData;
 8006ffe:	68ba      	ldr	r2, [r7, #8]
 8007000:	68fb      	ldr	r3, [r7, #12]
 8007002:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 8007004:	68fb      	ldr	r3, [r7, #12]
 8007006:	88fa      	ldrh	r2, [r7, #6]
 8007008:	859a      	strh	r2, [r3, #44]	; 0x2c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800700a:	68fb      	ldr	r3, [r7, #12]
 800700c:	2200      	movs	r2, #0
 800700e:	645a      	str	r2, [r3, #68]	; 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8007010:	68fb      	ldr	r3, [r7, #12]
 8007012:	2222      	movs	r2, #34	; 0x22
 8007014:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  /* Set the UART DMA transfer complete callback */
  huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 8007018:	68fb      	ldr	r3, [r7, #12]
 800701a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800701c:	4a3e      	ldr	r2, [pc, #248]	; (8007118 <UART_Start_Receive_DMA+0x128>)
 800701e:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Set the UART DMA Half transfer complete callback */
  huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 8007020:	68fb      	ldr	r3, [r7, #12]
 8007022:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007024:	4a3d      	ldr	r2, [pc, #244]	; (800711c <UART_Start_Receive_DMA+0x12c>)
 8007026:	641a      	str	r2, [r3, #64]	; 0x40

  /* Set the DMA error callback */
  huart->hdmarx->XferErrorCallback = UART_DMAError;
 8007028:	68fb      	ldr	r3, [r7, #12]
 800702a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800702c:	4a3c      	ldr	r2, [pc, #240]	; (8007120 <UART_Start_Receive_DMA+0x130>)
 800702e:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Set the DMA abort callback */
  huart->hdmarx->XferAbortCallback = NULL;
 8007030:	68fb      	ldr	r3, [r7, #12]
 8007032:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007034:	2200      	movs	r2, #0
 8007036:	651a      	str	r2, [r3, #80]	; 0x50

  /* Enable the DMA stream */
  tmp = (uint32_t *)&pData;
 8007038:	f107 0308 	add.w	r3, r7, #8
 800703c:	65fb      	str	r3, [r7, #92]	; 0x5c
  HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t *)tmp, Size);
 800703e:	68fb      	ldr	r3, [r7, #12]
 8007040:	6bd8      	ldr	r0, [r3, #60]	; 0x3c
 8007042:	68fb      	ldr	r3, [r7, #12]
 8007044:	681b      	ldr	r3, [r3, #0]
 8007046:	3304      	adds	r3, #4
 8007048:	4619      	mov	r1, r3
 800704a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800704c:	681a      	ldr	r2, [r3, #0]
 800704e:	88fb      	ldrh	r3, [r7, #6]
 8007050:	f7fe f980 	bl	8005354 <HAL_DMA_Start_IT>

  /* Clear the Overrun flag just before enabling the DMA Rx request: can be mandatory for the second transfer */
  __HAL_UART_CLEAR_OREFLAG(huart);
 8007054:	2300      	movs	r3, #0
 8007056:	613b      	str	r3, [r7, #16]
 8007058:	68fb      	ldr	r3, [r7, #12]
 800705a:	681b      	ldr	r3, [r3, #0]
 800705c:	681b      	ldr	r3, [r3, #0]
 800705e:	613b      	str	r3, [r7, #16]
 8007060:	68fb      	ldr	r3, [r7, #12]
 8007062:	681b      	ldr	r3, [r3, #0]
 8007064:	685b      	ldr	r3, [r3, #4]
 8007066:	613b      	str	r3, [r7, #16]
 8007068:	693b      	ldr	r3, [r7, #16]

  if (huart->Init.Parity != UART_PARITY_NONE)
 800706a:	68fb      	ldr	r3, [r7, #12]
 800706c:	691b      	ldr	r3, [r3, #16]
 800706e:	2b00      	cmp	r3, #0
 8007070:	d019      	beq.n	80070a6 <UART_Start_Receive_DMA+0xb6>
  {
    /* Enable the UART Parity Error Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8007072:	68fb      	ldr	r3, [r7, #12]
 8007074:	681b      	ldr	r3, [r3, #0]
 8007076:	330c      	adds	r3, #12
 8007078:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800707a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800707c:	e853 3f00 	ldrex	r3, [r3]
 8007080:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8007082:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007084:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8007088:	65bb      	str	r3, [r7, #88]	; 0x58
 800708a:	68fb      	ldr	r3, [r7, #12]
 800708c:	681b      	ldr	r3, [r3, #0]
 800708e:	330c      	adds	r3, #12
 8007090:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8007092:	64fa      	str	r2, [r7, #76]	; 0x4c
 8007094:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007096:	6cb9      	ldr	r1, [r7, #72]	; 0x48
 8007098:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800709a:	e841 2300 	strex	r3, r2, [r1]
 800709e:	647b      	str	r3, [r7, #68]	; 0x44
   return(result);
 80070a0:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80070a2:	2b00      	cmp	r3, #0
 80070a4:	d1e5      	bne.n	8007072 <UART_Start_Receive_DMA+0x82>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80070a6:	68fb      	ldr	r3, [r7, #12]
 80070a8:	681b      	ldr	r3, [r3, #0]
 80070aa:	3314      	adds	r3, #20
 80070ac:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80070ae:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80070b0:	e853 3f00 	ldrex	r3, [r3]
 80070b4:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 80070b6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80070b8:	f043 0301 	orr.w	r3, r3, #1
 80070bc:	657b      	str	r3, [r7, #84]	; 0x54
 80070be:	68fb      	ldr	r3, [r7, #12]
 80070c0:	681b      	ldr	r3, [r3, #0]
 80070c2:	3314      	adds	r3, #20
 80070c4:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 80070c6:	63ba      	str	r2, [r7, #56]	; 0x38
 80070c8:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80070ca:	6b79      	ldr	r1, [r7, #52]	; 0x34
 80070cc:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80070ce:	e841 2300 	strex	r3, r2, [r1]
 80070d2:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 80070d4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80070d6:	2b00      	cmp	r3, #0
 80070d8:	d1e5      	bne.n	80070a6 <UART_Start_Receive_DMA+0xb6>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80070da:	68fb      	ldr	r3, [r7, #12]
 80070dc:	681b      	ldr	r3, [r3, #0]
 80070de:	3314      	adds	r3, #20
 80070e0:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80070e2:	69bb      	ldr	r3, [r7, #24]
 80070e4:	e853 3f00 	ldrex	r3, [r3]
 80070e8:	617b      	str	r3, [r7, #20]
   return(result);
 80070ea:	697b      	ldr	r3, [r7, #20]
 80070ec:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80070f0:	653b      	str	r3, [r7, #80]	; 0x50
 80070f2:	68fb      	ldr	r3, [r7, #12]
 80070f4:	681b      	ldr	r3, [r3, #0]
 80070f6:	3314      	adds	r3, #20
 80070f8:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 80070fa:	627a      	str	r2, [r7, #36]	; 0x24
 80070fc:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80070fe:	6a39      	ldr	r1, [r7, #32]
 8007100:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007102:	e841 2300 	strex	r3, r2, [r1]
 8007106:	61fb      	str	r3, [r7, #28]
   return(result);
 8007108:	69fb      	ldr	r3, [r7, #28]
 800710a:	2b00      	cmp	r3, #0
 800710c:	d1e5      	bne.n	80070da <UART_Start_Receive_DMA+0xea>

  return HAL_OK;
 800710e:	2300      	movs	r3, #0
}
 8007110:	4618      	mov	r0, r3
 8007112:	3760      	adds	r7, #96	; 0x60
 8007114:	46bd      	mov	sp, r7
 8007116:	bd80      	pop	{r7, pc}
 8007118:	08006d41 	.word	0x08006d41
 800711c:	08006e6d 	.word	0x08006e6d
 8007120:	08006ea9 	.word	0x08006ea9

08007124 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8007124:	b480      	push	{r7}
 8007126:	b089      	sub	sp, #36	; 0x24
 8007128:	af00      	add	r7, sp, #0
 800712a:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 800712c:	687b      	ldr	r3, [r7, #4]
 800712e:	681b      	ldr	r3, [r3, #0]
 8007130:	330c      	adds	r3, #12
 8007132:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007134:	68fb      	ldr	r3, [r7, #12]
 8007136:	e853 3f00 	ldrex	r3, [r3]
 800713a:	60bb      	str	r3, [r7, #8]
   return(result);
 800713c:	68bb      	ldr	r3, [r7, #8]
 800713e:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 8007142:	61fb      	str	r3, [r7, #28]
 8007144:	687b      	ldr	r3, [r7, #4]
 8007146:	681b      	ldr	r3, [r3, #0]
 8007148:	330c      	adds	r3, #12
 800714a:	69fa      	ldr	r2, [r7, #28]
 800714c:	61ba      	str	r2, [r7, #24]
 800714e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007150:	6979      	ldr	r1, [r7, #20]
 8007152:	69ba      	ldr	r2, [r7, #24]
 8007154:	e841 2300 	strex	r3, r2, [r1]
 8007158:	613b      	str	r3, [r7, #16]
   return(result);
 800715a:	693b      	ldr	r3, [r7, #16]
 800715c:	2b00      	cmp	r3, #0
 800715e:	d1e5      	bne.n	800712c <UART_EndTxTransfer+0x8>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8007160:	687b      	ldr	r3, [r7, #4]
 8007162:	2220      	movs	r2, #32
 8007164:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
}
 8007168:	bf00      	nop
 800716a:	3724      	adds	r7, #36	; 0x24
 800716c:	46bd      	mov	sp, r7
 800716e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007172:	4770      	bx	lr

08007174 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8007174:	b480      	push	{r7}
 8007176:	b095      	sub	sp, #84	; 0x54
 8007178:	af00      	add	r7, sp, #0
 800717a:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800717c:	687b      	ldr	r3, [r7, #4]
 800717e:	681b      	ldr	r3, [r3, #0]
 8007180:	330c      	adds	r3, #12
 8007182:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007184:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007186:	e853 3f00 	ldrex	r3, [r3]
 800718a:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 800718c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800718e:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8007192:	64fb      	str	r3, [r7, #76]	; 0x4c
 8007194:	687b      	ldr	r3, [r7, #4]
 8007196:	681b      	ldr	r3, [r3, #0]
 8007198:	330c      	adds	r3, #12
 800719a:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800719c:	643a      	str	r2, [r7, #64]	; 0x40
 800719e:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80071a0:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 80071a2:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 80071a4:	e841 2300 	strex	r3, r2, [r1]
 80071a8:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 80071aa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80071ac:	2b00      	cmp	r3, #0
 80071ae:	d1e5      	bne.n	800717c <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80071b0:	687b      	ldr	r3, [r7, #4]
 80071b2:	681b      	ldr	r3, [r3, #0]
 80071b4:	3314      	adds	r3, #20
 80071b6:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80071b8:	6a3b      	ldr	r3, [r7, #32]
 80071ba:	e853 3f00 	ldrex	r3, [r3]
 80071be:	61fb      	str	r3, [r7, #28]
   return(result);
 80071c0:	69fb      	ldr	r3, [r7, #28]
 80071c2:	f023 0301 	bic.w	r3, r3, #1
 80071c6:	64bb      	str	r3, [r7, #72]	; 0x48
 80071c8:	687b      	ldr	r3, [r7, #4]
 80071ca:	681b      	ldr	r3, [r3, #0]
 80071cc:	3314      	adds	r3, #20
 80071ce:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80071d0:	62fa      	str	r2, [r7, #44]	; 0x2c
 80071d2:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80071d4:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80071d6:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80071d8:	e841 2300 	strex	r3, r2, [r1]
 80071dc:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80071de:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80071e0:	2b00      	cmp	r3, #0
 80071e2:	d1e5      	bne.n	80071b0 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80071e4:	687b      	ldr	r3, [r7, #4]
 80071e6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80071e8:	2b01      	cmp	r3, #1
 80071ea:	d119      	bne.n	8007220 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80071ec:	687b      	ldr	r3, [r7, #4]
 80071ee:	681b      	ldr	r3, [r3, #0]
 80071f0:	330c      	adds	r3, #12
 80071f2:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80071f4:	68fb      	ldr	r3, [r7, #12]
 80071f6:	e853 3f00 	ldrex	r3, [r3]
 80071fa:	60bb      	str	r3, [r7, #8]
   return(result);
 80071fc:	68bb      	ldr	r3, [r7, #8]
 80071fe:	f023 0310 	bic.w	r3, r3, #16
 8007202:	647b      	str	r3, [r7, #68]	; 0x44
 8007204:	687b      	ldr	r3, [r7, #4]
 8007206:	681b      	ldr	r3, [r3, #0]
 8007208:	330c      	adds	r3, #12
 800720a:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800720c:	61ba      	str	r2, [r7, #24]
 800720e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007210:	6979      	ldr	r1, [r7, #20]
 8007212:	69ba      	ldr	r2, [r7, #24]
 8007214:	e841 2300 	strex	r3, r2, [r1]
 8007218:	613b      	str	r3, [r7, #16]
   return(result);
 800721a:	693b      	ldr	r3, [r7, #16]
 800721c:	2b00      	cmp	r3, #0
 800721e:	d1e5      	bne.n	80071ec <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8007220:	687b      	ldr	r3, [r7, #4]
 8007222:	2220      	movs	r2, #32
 8007224:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007228:	687b      	ldr	r3, [r7, #4]
 800722a:	2200      	movs	r2, #0
 800722c:	631a      	str	r2, [r3, #48]	; 0x30
}
 800722e:	bf00      	nop
 8007230:	3754      	adds	r7, #84	; 0x54
 8007232:	46bd      	mov	sp, r7
 8007234:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007238:	4770      	bx	lr
	...

0800723c <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800723c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8007240:	b0c0      	sub	sp, #256	; 0x100
 8007242:	af00      	add	r7, sp, #0
 8007244:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8007248:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800724c:	681b      	ldr	r3, [r3, #0]
 800724e:	691b      	ldr	r3, [r3, #16]
 8007250:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8007254:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007258:	68d9      	ldr	r1, [r3, #12]
 800725a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800725e:	681a      	ldr	r2, [r3, #0]
 8007260:	ea40 0301 	orr.w	r3, r0, r1
 8007264:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8007266:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800726a:	689a      	ldr	r2, [r3, #8]
 800726c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007270:	691b      	ldr	r3, [r3, #16]
 8007272:	431a      	orrs	r2, r3
 8007274:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007278:	695b      	ldr	r3, [r3, #20]
 800727a:	431a      	orrs	r2, r3
 800727c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007280:	69db      	ldr	r3, [r3, #28]
 8007282:	4313      	orrs	r3, r2
 8007284:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8007288:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800728c:	681b      	ldr	r3, [r3, #0]
 800728e:	68db      	ldr	r3, [r3, #12]
 8007290:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8007294:	f021 010c 	bic.w	r1, r1, #12
 8007298:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800729c:	681a      	ldr	r2, [r3, #0]
 800729e:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 80072a2:	430b      	orrs	r3, r1
 80072a4:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80072a6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80072aa:	681b      	ldr	r3, [r3, #0]
 80072ac:	695b      	ldr	r3, [r3, #20]
 80072ae:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 80072b2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80072b6:	6999      	ldr	r1, [r3, #24]
 80072b8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80072bc:	681a      	ldr	r2, [r3, #0]
 80072be:	ea40 0301 	orr.w	r3, r0, r1
 80072c2:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80072c4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80072c8:	681a      	ldr	r2, [r3, #0]
 80072ca:	4b8f      	ldr	r3, [pc, #572]	; (8007508 <UART_SetConfig+0x2cc>)
 80072cc:	429a      	cmp	r2, r3
 80072ce:	d005      	beq.n	80072dc <UART_SetConfig+0xa0>
 80072d0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80072d4:	681a      	ldr	r2, [r3, #0]
 80072d6:	4b8d      	ldr	r3, [pc, #564]	; (800750c <UART_SetConfig+0x2d0>)
 80072d8:	429a      	cmp	r2, r3
 80072da:	d104      	bne.n	80072e6 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 80072dc:	f7ff f8f6 	bl	80064cc <HAL_RCC_GetPCLK2Freq>
 80072e0:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 80072e4:	e003      	b.n	80072ee <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 80072e6:	f7ff f8dd 	bl	80064a4 <HAL_RCC_GetPCLK1Freq>
 80072ea:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80072ee:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80072f2:	69db      	ldr	r3, [r3, #28]
 80072f4:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80072f8:	f040 810c 	bne.w	8007514 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80072fc:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8007300:	2200      	movs	r2, #0
 8007302:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 8007306:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 800730a:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 800730e:	4622      	mov	r2, r4
 8007310:	462b      	mov	r3, r5
 8007312:	1891      	adds	r1, r2, r2
 8007314:	65b9      	str	r1, [r7, #88]	; 0x58
 8007316:	415b      	adcs	r3, r3
 8007318:	65fb      	str	r3, [r7, #92]	; 0x5c
 800731a:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 800731e:	4621      	mov	r1, r4
 8007320:	eb12 0801 	adds.w	r8, r2, r1
 8007324:	4629      	mov	r1, r5
 8007326:	eb43 0901 	adc.w	r9, r3, r1
 800732a:	f04f 0200 	mov.w	r2, #0
 800732e:	f04f 0300 	mov.w	r3, #0
 8007332:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8007336:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800733a:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800733e:	4690      	mov	r8, r2
 8007340:	4699      	mov	r9, r3
 8007342:	4623      	mov	r3, r4
 8007344:	eb18 0303 	adds.w	r3, r8, r3
 8007348:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 800734c:	462b      	mov	r3, r5
 800734e:	eb49 0303 	adc.w	r3, r9, r3
 8007352:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 8007356:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800735a:	685b      	ldr	r3, [r3, #4]
 800735c:	2200      	movs	r2, #0
 800735e:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 8007362:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 8007366:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 800736a:	460b      	mov	r3, r1
 800736c:	18db      	adds	r3, r3, r3
 800736e:	653b      	str	r3, [r7, #80]	; 0x50
 8007370:	4613      	mov	r3, r2
 8007372:	eb42 0303 	adc.w	r3, r2, r3
 8007376:	657b      	str	r3, [r7, #84]	; 0x54
 8007378:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 800737c:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 8007380:	f7f9 fc8a 	bl	8000c98 <__aeabi_uldivmod>
 8007384:	4602      	mov	r2, r0
 8007386:	460b      	mov	r3, r1
 8007388:	4b61      	ldr	r3, [pc, #388]	; (8007510 <UART_SetConfig+0x2d4>)
 800738a:	fba3 2302 	umull	r2, r3, r3, r2
 800738e:	095b      	lsrs	r3, r3, #5
 8007390:	011c      	lsls	r4, r3, #4
 8007392:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8007396:	2200      	movs	r2, #0
 8007398:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 800739c:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 80073a0:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 80073a4:	4642      	mov	r2, r8
 80073a6:	464b      	mov	r3, r9
 80073a8:	1891      	adds	r1, r2, r2
 80073aa:	64b9      	str	r1, [r7, #72]	; 0x48
 80073ac:	415b      	adcs	r3, r3
 80073ae:	64fb      	str	r3, [r7, #76]	; 0x4c
 80073b0:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 80073b4:	4641      	mov	r1, r8
 80073b6:	eb12 0a01 	adds.w	sl, r2, r1
 80073ba:	4649      	mov	r1, r9
 80073bc:	eb43 0b01 	adc.w	fp, r3, r1
 80073c0:	f04f 0200 	mov.w	r2, #0
 80073c4:	f04f 0300 	mov.w	r3, #0
 80073c8:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 80073cc:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 80073d0:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80073d4:	4692      	mov	sl, r2
 80073d6:	469b      	mov	fp, r3
 80073d8:	4643      	mov	r3, r8
 80073da:	eb1a 0303 	adds.w	r3, sl, r3
 80073de:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 80073e2:	464b      	mov	r3, r9
 80073e4:	eb4b 0303 	adc.w	r3, fp, r3
 80073e8:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 80073ec:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80073f0:	685b      	ldr	r3, [r3, #4]
 80073f2:	2200      	movs	r2, #0
 80073f4:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 80073f8:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 80073fc:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 8007400:	460b      	mov	r3, r1
 8007402:	18db      	adds	r3, r3, r3
 8007404:	643b      	str	r3, [r7, #64]	; 0x40
 8007406:	4613      	mov	r3, r2
 8007408:	eb42 0303 	adc.w	r3, r2, r3
 800740c:	647b      	str	r3, [r7, #68]	; 0x44
 800740e:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8007412:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 8007416:	f7f9 fc3f 	bl	8000c98 <__aeabi_uldivmod>
 800741a:	4602      	mov	r2, r0
 800741c:	460b      	mov	r3, r1
 800741e:	4611      	mov	r1, r2
 8007420:	4b3b      	ldr	r3, [pc, #236]	; (8007510 <UART_SetConfig+0x2d4>)
 8007422:	fba3 2301 	umull	r2, r3, r3, r1
 8007426:	095b      	lsrs	r3, r3, #5
 8007428:	2264      	movs	r2, #100	; 0x64
 800742a:	fb02 f303 	mul.w	r3, r2, r3
 800742e:	1acb      	subs	r3, r1, r3
 8007430:	00db      	lsls	r3, r3, #3
 8007432:	f103 0232 	add.w	r2, r3, #50	; 0x32
 8007436:	4b36      	ldr	r3, [pc, #216]	; (8007510 <UART_SetConfig+0x2d4>)
 8007438:	fba3 2302 	umull	r2, r3, r3, r2
 800743c:	095b      	lsrs	r3, r3, #5
 800743e:	005b      	lsls	r3, r3, #1
 8007440:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8007444:	441c      	add	r4, r3
 8007446:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800744a:	2200      	movs	r2, #0
 800744c:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8007450:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 8007454:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 8007458:	4642      	mov	r2, r8
 800745a:	464b      	mov	r3, r9
 800745c:	1891      	adds	r1, r2, r2
 800745e:	63b9      	str	r1, [r7, #56]	; 0x38
 8007460:	415b      	adcs	r3, r3
 8007462:	63fb      	str	r3, [r7, #60]	; 0x3c
 8007464:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8007468:	4641      	mov	r1, r8
 800746a:	1851      	adds	r1, r2, r1
 800746c:	6339      	str	r1, [r7, #48]	; 0x30
 800746e:	4649      	mov	r1, r9
 8007470:	414b      	adcs	r3, r1
 8007472:	637b      	str	r3, [r7, #52]	; 0x34
 8007474:	f04f 0200 	mov.w	r2, #0
 8007478:	f04f 0300 	mov.w	r3, #0
 800747c:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 8007480:	4659      	mov	r1, fp
 8007482:	00cb      	lsls	r3, r1, #3
 8007484:	4651      	mov	r1, sl
 8007486:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800748a:	4651      	mov	r1, sl
 800748c:	00ca      	lsls	r2, r1, #3
 800748e:	4610      	mov	r0, r2
 8007490:	4619      	mov	r1, r3
 8007492:	4603      	mov	r3, r0
 8007494:	4642      	mov	r2, r8
 8007496:	189b      	adds	r3, r3, r2
 8007498:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 800749c:	464b      	mov	r3, r9
 800749e:	460a      	mov	r2, r1
 80074a0:	eb42 0303 	adc.w	r3, r2, r3
 80074a4:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 80074a8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80074ac:	685b      	ldr	r3, [r3, #4]
 80074ae:	2200      	movs	r2, #0
 80074b0:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 80074b4:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 80074b8:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 80074bc:	460b      	mov	r3, r1
 80074be:	18db      	adds	r3, r3, r3
 80074c0:	62bb      	str	r3, [r7, #40]	; 0x28
 80074c2:	4613      	mov	r3, r2
 80074c4:	eb42 0303 	adc.w	r3, r2, r3
 80074c8:	62fb      	str	r3, [r7, #44]	; 0x2c
 80074ca:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 80074ce:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 80074d2:	f7f9 fbe1 	bl	8000c98 <__aeabi_uldivmod>
 80074d6:	4602      	mov	r2, r0
 80074d8:	460b      	mov	r3, r1
 80074da:	4b0d      	ldr	r3, [pc, #52]	; (8007510 <UART_SetConfig+0x2d4>)
 80074dc:	fba3 1302 	umull	r1, r3, r3, r2
 80074e0:	095b      	lsrs	r3, r3, #5
 80074e2:	2164      	movs	r1, #100	; 0x64
 80074e4:	fb01 f303 	mul.w	r3, r1, r3
 80074e8:	1ad3      	subs	r3, r2, r3
 80074ea:	00db      	lsls	r3, r3, #3
 80074ec:	3332      	adds	r3, #50	; 0x32
 80074ee:	4a08      	ldr	r2, [pc, #32]	; (8007510 <UART_SetConfig+0x2d4>)
 80074f0:	fba2 2303 	umull	r2, r3, r2, r3
 80074f4:	095b      	lsrs	r3, r3, #5
 80074f6:	f003 0207 	and.w	r2, r3, #7
 80074fa:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80074fe:	681b      	ldr	r3, [r3, #0]
 8007500:	4422      	add	r2, r4
 8007502:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8007504:	e106      	b.n	8007714 <UART_SetConfig+0x4d8>
 8007506:	bf00      	nop
 8007508:	40011000 	.word	0x40011000
 800750c:	40011400 	.word	0x40011400
 8007510:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8007514:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8007518:	2200      	movs	r2, #0
 800751a:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 800751e:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 8007522:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 8007526:	4642      	mov	r2, r8
 8007528:	464b      	mov	r3, r9
 800752a:	1891      	adds	r1, r2, r2
 800752c:	6239      	str	r1, [r7, #32]
 800752e:	415b      	adcs	r3, r3
 8007530:	627b      	str	r3, [r7, #36]	; 0x24
 8007532:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8007536:	4641      	mov	r1, r8
 8007538:	1854      	adds	r4, r2, r1
 800753a:	4649      	mov	r1, r9
 800753c:	eb43 0501 	adc.w	r5, r3, r1
 8007540:	f04f 0200 	mov.w	r2, #0
 8007544:	f04f 0300 	mov.w	r3, #0
 8007548:	00eb      	lsls	r3, r5, #3
 800754a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800754e:	00e2      	lsls	r2, r4, #3
 8007550:	4614      	mov	r4, r2
 8007552:	461d      	mov	r5, r3
 8007554:	4643      	mov	r3, r8
 8007556:	18e3      	adds	r3, r4, r3
 8007558:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 800755c:	464b      	mov	r3, r9
 800755e:	eb45 0303 	adc.w	r3, r5, r3
 8007562:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 8007566:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800756a:	685b      	ldr	r3, [r3, #4]
 800756c:	2200      	movs	r2, #0
 800756e:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8007572:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8007576:	f04f 0200 	mov.w	r2, #0
 800757a:	f04f 0300 	mov.w	r3, #0
 800757e:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 8007582:	4629      	mov	r1, r5
 8007584:	008b      	lsls	r3, r1, #2
 8007586:	4621      	mov	r1, r4
 8007588:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800758c:	4621      	mov	r1, r4
 800758e:	008a      	lsls	r2, r1, #2
 8007590:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 8007594:	f7f9 fb80 	bl	8000c98 <__aeabi_uldivmod>
 8007598:	4602      	mov	r2, r0
 800759a:	460b      	mov	r3, r1
 800759c:	4b60      	ldr	r3, [pc, #384]	; (8007720 <UART_SetConfig+0x4e4>)
 800759e:	fba3 2302 	umull	r2, r3, r3, r2
 80075a2:	095b      	lsrs	r3, r3, #5
 80075a4:	011c      	lsls	r4, r3, #4
 80075a6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80075aa:	2200      	movs	r2, #0
 80075ac:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 80075b0:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 80075b4:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 80075b8:	4642      	mov	r2, r8
 80075ba:	464b      	mov	r3, r9
 80075bc:	1891      	adds	r1, r2, r2
 80075be:	61b9      	str	r1, [r7, #24]
 80075c0:	415b      	adcs	r3, r3
 80075c2:	61fb      	str	r3, [r7, #28]
 80075c4:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80075c8:	4641      	mov	r1, r8
 80075ca:	1851      	adds	r1, r2, r1
 80075cc:	6139      	str	r1, [r7, #16]
 80075ce:	4649      	mov	r1, r9
 80075d0:	414b      	adcs	r3, r1
 80075d2:	617b      	str	r3, [r7, #20]
 80075d4:	f04f 0200 	mov.w	r2, #0
 80075d8:	f04f 0300 	mov.w	r3, #0
 80075dc:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80075e0:	4659      	mov	r1, fp
 80075e2:	00cb      	lsls	r3, r1, #3
 80075e4:	4651      	mov	r1, sl
 80075e6:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80075ea:	4651      	mov	r1, sl
 80075ec:	00ca      	lsls	r2, r1, #3
 80075ee:	4610      	mov	r0, r2
 80075f0:	4619      	mov	r1, r3
 80075f2:	4603      	mov	r3, r0
 80075f4:	4642      	mov	r2, r8
 80075f6:	189b      	adds	r3, r3, r2
 80075f8:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 80075fc:	464b      	mov	r3, r9
 80075fe:	460a      	mov	r2, r1
 8007600:	eb42 0303 	adc.w	r3, r2, r3
 8007604:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8007608:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800760c:	685b      	ldr	r3, [r3, #4]
 800760e:	2200      	movs	r2, #0
 8007610:	67bb      	str	r3, [r7, #120]	; 0x78
 8007612:	67fa      	str	r2, [r7, #124]	; 0x7c
 8007614:	f04f 0200 	mov.w	r2, #0
 8007618:	f04f 0300 	mov.w	r3, #0
 800761c:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 8007620:	4649      	mov	r1, r9
 8007622:	008b      	lsls	r3, r1, #2
 8007624:	4641      	mov	r1, r8
 8007626:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800762a:	4641      	mov	r1, r8
 800762c:	008a      	lsls	r2, r1, #2
 800762e:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 8007632:	f7f9 fb31 	bl	8000c98 <__aeabi_uldivmod>
 8007636:	4602      	mov	r2, r0
 8007638:	460b      	mov	r3, r1
 800763a:	4611      	mov	r1, r2
 800763c:	4b38      	ldr	r3, [pc, #224]	; (8007720 <UART_SetConfig+0x4e4>)
 800763e:	fba3 2301 	umull	r2, r3, r3, r1
 8007642:	095b      	lsrs	r3, r3, #5
 8007644:	2264      	movs	r2, #100	; 0x64
 8007646:	fb02 f303 	mul.w	r3, r2, r3
 800764a:	1acb      	subs	r3, r1, r3
 800764c:	011b      	lsls	r3, r3, #4
 800764e:	3332      	adds	r3, #50	; 0x32
 8007650:	4a33      	ldr	r2, [pc, #204]	; (8007720 <UART_SetConfig+0x4e4>)
 8007652:	fba2 2303 	umull	r2, r3, r2, r3
 8007656:	095b      	lsrs	r3, r3, #5
 8007658:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800765c:	441c      	add	r4, r3
 800765e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8007662:	2200      	movs	r2, #0
 8007664:	673b      	str	r3, [r7, #112]	; 0x70
 8007666:	677a      	str	r2, [r7, #116]	; 0x74
 8007668:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 800766c:	4642      	mov	r2, r8
 800766e:	464b      	mov	r3, r9
 8007670:	1891      	adds	r1, r2, r2
 8007672:	60b9      	str	r1, [r7, #8]
 8007674:	415b      	adcs	r3, r3
 8007676:	60fb      	str	r3, [r7, #12]
 8007678:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800767c:	4641      	mov	r1, r8
 800767e:	1851      	adds	r1, r2, r1
 8007680:	6039      	str	r1, [r7, #0]
 8007682:	4649      	mov	r1, r9
 8007684:	414b      	adcs	r3, r1
 8007686:	607b      	str	r3, [r7, #4]
 8007688:	f04f 0200 	mov.w	r2, #0
 800768c:	f04f 0300 	mov.w	r3, #0
 8007690:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8007694:	4659      	mov	r1, fp
 8007696:	00cb      	lsls	r3, r1, #3
 8007698:	4651      	mov	r1, sl
 800769a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800769e:	4651      	mov	r1, sl
 80076a0:	00ca      	lsls	r2, r1, #3
 80076a2:	4610      	mov	r0, r2
 80076a4:	4619      	mov	r1, r3
 80076a6:	4603      	mov	r3, r0
 80076a8:	4642      	mov	r2, r8
 80076aa:	189b      	adds	r3, r3, r2
 80076ac:	66bb      	str	r3, [r7, #104]	; 0x68
 80076ae:	464b      	mov	r3, r9
 80076b0:	460a      	mov	r2, r1
 80076b2:	eb42 0303 	adc.w	r3, r2, r3
 80076b6:	66fb      	str	r3, [r7, #108]	; 0x6c
 80076b8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80076bc:	685b      	ldr	r3, [r3, #4]
 80076be:	2200      	movs	r2, #0
 80076c0:	663b      	str	r3, [r7, #96]	; 0x60
 80076c2:	667a      	str	r2, [r7, #100]	; 0x64
 80076c4:	f04f 0200 	mov.w	r2, #0
 80076c8:	f04f 0300 	mov.w	r3, #0
 80076cc:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 80076d0:	4649      	mov	r1, r9
 80076d2:	008b      	lsls	r3, r1, #2
 80076d4:	4641      	mov	r1, r8
 80076d6:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80076da:	4641      	mov	r1, r8
 80076dc:	008a      	lsls	r2, r1, #2
 80076de:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 80076e2:	f7f9 fad9 	bl	8000c98 <__aeabi_uldivmod>
 80076e6:	4602      	mov	r2, r0
 80076e8:	460b      	mov	r3, r1
 80076ea:	4b0d      	ldr	r3, [pc, #52]	; (8007720 <UART_SetConfig+0x4e4>)
 80076ec:	fba3 1302 	umull	r1, r3, r3, r2
 80076f0:	095b      	lsrs	r3, r3, #5
 80076f2:	2164      	movs	r1, #100	; 0x64
 80076f4:	fb01 f303 	mul.w	r3, r1, r3
 80076f8:	1ad3      	subs	r3, r2, r3
 80076fa:	011b      	lsls	r3, r3, #4
 80076fc:	3332      	adds	r3, #50	; 0x32
 80076fe:	4a08      	ldr	r2, [pc, #32]	; (8007720 <UART_SetConfig+0x4e4>)
 8007700:	fba2 2303 	umull	r2, r3, r2, r3
 8007704:	095b      	lsrs	r3, r3, #5
 8007706:	f003 020f 	and.w	r2, r3, #15
 800770a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800770e:	681b      	ldr	r3, [r3, #0]
 8007710:	4422      	add	r2, r4
 8007712:	609a      	str	r2, [r3, #8]
}
 8007714:	bf00      	nop
 8007716:	f507 7780 	add.w	r7, r7, #256	; 0x100
 800771a:	46bd      	mov	sp, r7
 800771c:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8007720:	51eb851f 	.word	0x51eb851f

08007724 <__cvt>:
 8007724:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8007728:	ec55 4b10 	vmov	r4, r5, d0
 800772c:	2d00      	cmp	r5, #0
 800772e:	460e      	mov	r6, r1
 8007730:	4619      	mov	r1, r3
 8007732:	462b      	mov	r3, r5
 8007734:	bfbb      	ittet	lt
 8007736:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 800773a:	461d      	movlt	r5, r3
 800773c:	2300      	movge	r3, #0
 800773e:	232d      	movlt	r3, #45	; 0x2d
 8007740:	700b      	strb	r3, [r1, #0]
 8007742:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8007744:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8007748:	4691      	mov	r9, r2
 800774a:	f023 0820 	bic.w	r8, r3, #32
 800774e:	bfbc      	itt	lt
 8007750:	4622      	movlt	r2, r4
 8007752:	4614      	movlt	r4, r2
 8007754:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8007758:	d005      	beq.n	8007766 <__cvt+0x42>
 800775a:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 800775e:	d100      	bne.n	8007762 <__cvt+0x3e>
 8007760:	3601      	adds	r6, #1
 8007762:	2102      	movs	r1, #2
 8007764:	e000      	b.n	8007768 <__cvt+0x44>
 8007766:	2103      	movs	r1, #3
 8007768:	ab03      	add	r3, sp, #12
 800776a:	9301      	str	r3, [sp, #4]
 800776c:	ab02      	add	r3, sp, #8
 800776e:	9300      	str	r3, [sp, #0]
 8007770:	ec45 4b10 	vmov	d0, r4, r5
 8007774:	4653      	mov	r3, sl
 8007776:	4632      	mov	r2, r6
 8007778:	f001 f8c2 	bl	8008900 <_dtoa_r>
 800777c:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8007780:	4607      	mov	r7, r0
 8007782:	d102      	bne.n	800778a <__cvt+0x66>
 8007784:	f019 0f01 	tst.w	r9, #1
 8007788:	d022      	beq.n	80077d0 <__cvt+0xac>
 800778a:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800778e:	eb07 0906 	add.w	r9, r7, r6
 8007792:	d110      	bne.n	80077b6 <__cvt+0x92>
 8007794:	783b      	ldrb	r3, [r7, #0]
 8007796:	2b30      	cmp	r3, #48	; 0x30
 8007798:	d10a      	bne.n	80077b0 <__cvt+0x8c>
 800779a:	2200      	movs	r2, #0
 800779c:	2300      	movs	r3, #0
 800779e:	4620      	mov	r0, r4
 80077a0:	4629      	mov	r1, r5
 80077a2:	f7f9 f999 	bl	8000ad8 <__aeabi_dcmpeq>
 80077a6:	b918      	cbnz	r0, 80077b0 <__cvt+0x8c>
 80077a8:	f1c6 0601 	rsb	r6, r6, #1
 80077ac:	f8ca 6000 	str.w	r6, [sl]
 80077b0:	f8da 3000 	ldr.w	r3, [sl]
 80077b4:	4499      	add	r9, r3
 80077b6:	2200      	movs	r2, #0
 80077b8:	2300      	movs	r3, #0
 80077ba:	4620      	mov	r0, r4
 80077bc:	4629      	mov	r1, r5
 80077be:	f7f9 f98b 	bl	8000ad8 <__aeabi_dcmpeq>
 80077c2:	b108      	cbz	r0, 80077c8 <__cvt+0xa4>
 80077c4:	f8cd 900c 	str.w	r9, [sp, #12]
 80077c8:	2230      	movs	r2, #48	; 0x30
 80077ca:	9b03      	ldr	r3, [sp, #12]
 80077cc:	454b      	cmp	r3, r9
 80077ce:	d307      	bcc.n	80077e0 <__cvt+0xbc>
 80077d0:	9b03      	ldr	r3, [sp, #12]
 80077d2:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80077d4:	1bdb      	subs	r3, r3, r7
 80077d6:	4638      	mov	r0, r7
 80077d8:	6013      	str	r3, [r2, #0]
 80077da:	b004      	add	sp, #16
 80077dc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80077e0:	1c59      	adds	r1, r3, #1
 80077e2:	9103      	str	r1, [sp, #12]
 80077e4:	701a      	strb	r2, [r3, #0]
 80077e6:	e7f0      	b.n	80077ca <__cvt+0xa6>

080077e8 <__exponent>:
 80077e8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80077ea:	4603      	mov	r3, r0
 80077ec:	2900      	cmp	r1, #0
 80077ee:	bfb8      	it	lt
 80077f0:	4249      	neglt	r1, r1
 80077f2:	f803 2b02 	strb.w	r2, [r3], #2
 80077f6:	bfb4      	ite	lt
 80077f8:	222d      	movlt	r2, #45	; 0x2d
 80077fa:	222b      	movge	r2, #43	; 0x2b
 80077fc:	2909      	cmp	r1, #9
 80077fe:	7042      	strb	r2, [r0, #1]
 8007800:	dd2a      	ble.n	8007858 <__exponent+0x70>
 8007802:	f10d 0207 	add.w	r2, sp, #7
 8007806:	4617      	mov	r7, r2
 8007808:	260a      	movs	r6, #10
 800780a:	4694      	mov	ip, r2
 800780c:	fb91 f5f6 	sdiv	r5, r1, r6
 8007810:	fb06 1415 	mls	r4, r6, r5, r1
 8007814:	3430      	adds	r4, #48	; 0x30
 8007816:	f80c 4c01 	strb.w	r4, [ip, #-1]
 800781a:	460c      	mov	r4, r1
 800781c:	2c63      	cmp	r4, #99	; 0x63
 800781e:	f102 32ff 	add.w	r2, r2, #4294967295	; 0xffffffff
 8007822:	4629      	mov	r1, r5
 8007824:	dcf1      	bgt.n	800780a <__exponent+0x22>
 8007826:	3130      	adds	r1, #48	; 0x30
 8007828:	f1ac 0402 	sub.w	r4, ip, #2
 800782c:	f802 1c01 	strb.w	r1, [r2, #-1]
 8007830:	1c41      	adds	r1, r0, #1
 8007832:	4622      	mov	r2, r4
 8007834:	42ba      	cmp	r2, r7
 8007836:	d30a      	bcc.n	800784e <__exponent+0x66>
 8007838:	f10d 0209 	add.w	r2, sp, #9
 800783c:	eba2 020c 	sub.w	r2, r2, ip
 8007840:	42bc      	cmp	r4, r7
 8007842:	bf88      	it	hi
 8007844:	2200      	movhi	r2, #0
 8007846:	4413      	add	r3, r2
 8007848:	1a18      	subs	r0, r3, r0
 800784a:	b003      	add	sp, #12
 800784c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800784e:	f812 5b01 	ldrb.w	r5, [r2], #1
 8007852:	f801 5f01 	strb.w	r5, [r1, #1]!
 8007856:	e7ed      	b.n	8007834 <__exponent+0x4c>
 8007858:	2330      	movs	r3, #48	; 0x30
 800785a:	3130      	adds	r1, #48	; 0x30
 800785c:	7083      	strb	r3, [r0, #2]
 800785e:	70c1      	strb	r1, [r0, #3]
 8007860:	1d03      	adds	r3, r0, #4
 8007862:	e7f1      	b.n	8007848 <__exponent+0x60>

08007864 <_printf_float>:
 8007864:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007868:	ed2d 8b02 	vpush	{d8}
 800786c:	b08d      	sub	sp, #52	; 0x34
 800786e:	460c      	mov	r4, r1
 8007870:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 8007874:	4616      	mov	r6, r2
 8007876:	461f      	mov	r7, r3
 8007878:	4605      	mov	r5, r0
 800787a:	f000 ff2b 	bl	80086d4 <_localeconv_r>
 800787e:	f8d0 a000 	ldr.w	sl, [r0]
 8007882:	4650      	mov	r0, sl
 8007884:	f7f8 fcfc 	bl	8000280 <strlen>
 8007888:	2300      	movs	r3, #0
 800788a:	930a      	str	r3, [sp, #40]	; 0x28
 800788c:	6823      	ldr	r3, [r4, #0]
 800788e:	9305      	str	r3, [sp, #20]
 8007890:	f8d8 3000 	ldr.w	r3, [r8]
 8007894:	f894 b018 	ldrb.w	fp, [r4, #24]
 8007898:	3307      	adds	r3, #7
 800789a:	f023 0307 	bic.w	r3, r3, #7
 800789e:	f103 0208 	add.w	r2, r3, #8
 80078a2:	f8c8 2000 	str.w	r2, [r8]
 80078a6:	e9d3 8900 	ldrd	r8, r9, [r3]
 80078aa:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 80078ae:	9307      	str	r3, [sp, #28]
 80078b0:	f8cd 8018 	str.w	r8, [sp, #24]
 80078b4:	ee08 0a10 	vmov	s16, r0
 80078b8:	e9c4 8912 	strd	r8, r9, [r4, #72]	; 0x48
 80078bc:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80078c0:	4b9e      	ldr	r3, [pc, #632]	; (8007b3c <_printf_float+0x2d8>)
 80078c2:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80078c6:	f7f9 f939 	bl	8000b3c <__aeabi_dcmpun>
 80078ca:	bb88      	cbnz	r0, 8007930 <_printf_float+0xcc>
 80078cc:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80078d0:	4b9a      	ldr	r3, [pc, #616]	; (8007b3c <_printf_float+0x2d8>)
 80078d2:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80078d6:	f7f9 f913 	bl	8000b00 <__aeabi_dcmple>
 80078da:	bb48      	cbnz	r0, 8007930 <_printf_float+0xcc>
 80078dc:	2200      	movs	r2, #0
 80078de:	2300      	movs	r3, #0
 80078e0:	4640      	mov	r0, r8
 80078e2:	4649      	mov	r1, r9
 80078e4:	f7f9 f902 	bl	8000aec <__aeabi_dcmplt>
 80078e8:	b110      	cbz	r0, 80078f0 <_printf_float+0x8c>
 80078ea:	232d      	movs	r3, #45	; 0x2d
 80078ec:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80078f0:	4a93      	ldr	r2, [pc, #588]	; (8007b40 <_printf_float+0x2dc>)
 80078f2:	4b94      	ldr	r3, [pc, #592]	; (8007b44 <_printf_float+0x2e0>)
 80078f4:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 80078f8:	bf94      	ite	ls
 80078fa:	4690      	movls	r8, r2
 80078fc:	4698      	movhi	r8, r3
 80078fe:	2303      	movs	r3, #3
 8007900:	6123      	str	r3, [r4, #16]
 8007902:	9b05      	ldr	r3, [sp, #20]
 8007904:	f023 0304 	bic.w	r3, r3, #4
 8007908:	6023      	str	r3, [r4, #0]
 800790a:	f04f 0900 	mov.w	r9, #0
 800790e:	9700      	str	r7, [sp, #0]
 8007910:	4633      	mov	r3, r6
 8007912:	aa0b      	add	r2, sp, #44	; 0x2c
 8007914:	4621      	mov	r1, r4
 8007916:	4628      	mov	r0, r5
 8007918:	f000 f9da 	bl	8007cd0 <_printf_common>
 800791c:	3001      	adds	r0, #1
 800791e:	f040 8090 	bne.w	8007a42 <_printf_float+0x1de>
 8007922:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8007926:	b00d      	add	sp, #52	; 0x34
 8007928:	ecbd 8b02 	vpop	{d8}
 800792c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007930:	4642      	mov	r2, r8
 8007932:	464b      	mov	r3, r9
 8007934:	4640      	mov	r0, r8
 8007936:	4649      	mov	r1, r9
 8007938:	f7f9 f900 	bl	8000b3c <__aeabi_dcmpun>
 800793c:	b140      	cbz	r0, 8007950 <_printf_float+0xec>
 800793e:	464b      	mov	r3, r9
 8007940:	2b00      	cmp	r3, #0
 8007942:	bfbc      	itt	lt
 8007944:	232d      	movlt	r3, #45	; 0x2d
 8007946:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 800794a:	4a7f      	ldr	r2, [pc, #508]	; (8007b48 <_printf_float+0x2e4>)
 800794c:	4b7f      	ldr	r3, [pc, #508]	; (8007b4c <_printf_float+0x2e8>)
 800794e:	e7d1      	b.n	80078f4 <_printf_float+0x90>
 8007950:	6863      	ldr	r3, [r4, #4]
 8007952:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 8007956:	9206      	str	r2, [sp, #24]
 8007958:	1c5a      	adds	r2, r3, #1
 800795a:	d13f      	bne.n	80079dc <_printf_float+0x178>
 800795c:	2306      	movs	r3, #6
 800795e:	6063      	str	r3, [r4, #4]
 8007960:	9b05      	ldr	r3, [sp, #20]
 8007962:	6861      	ldr	r1, [r4, #4]
 8007964:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 8007968:	2300      	movs	r3, #0
 800796a:	9303      	str	r3, [sp, #12]
 800796c:	ab0a      	add	r3, sp, #40	; 0x28
 800796e:	e9cd b301 	strd	fp, r3, [sp, #4]
 8007972:	ab09      	add	r3, sp, #36	; 0x24
 8007974:	ec49 8b10 	vmov	d0, r8, r9
 8007978:	9300      	str	r3, [sp, #0]
 800797a:	6022      	str	r2, [r4, #0]
 800797c:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8007980:	4628      	mov	r0, r5
 8007982:	f7ff fecf 	bl	8007724 <__cvt>
 8007986:	9b06      	ldr	r3, [sp, #24]
 8007988:	9909      	ldr	r1, [sp, #36]	; 0x24
 800798a:	2b47      	cmp	r3, #71	; 0x47
 800798c:	4680      	mov	r8, r0
 800798e:	d108      	bne.n	80079a2 <_printf_float+0x13e>
 8007990:	1cc8      	adds	r0, r1, #3
 8007992:	db02      	blt.n	800799a <_printf_float+0x136>
 8007994:	6863      	ldr	r3, [r4, #4]
 8007996:	4299      	cmp	r1, r3
 8007998:	dd41      	ble.n	8007a1e <_printf_float+0x1ba>
 800799a:	f1ab 0302 	sub.w	r3, fp, #2
 800799e:	fa5f fb83 	uxtb.w	fp, r3
 80079a2:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 80079a6:	d820      	bhi.n	80079ea <_printf_float+0x186>
 80079a8:	3901      	subs	r1, #1
 80079aa:	465a      	mov	r2, fp
 80079ac:	f104 0050 	add.w	r0, r4, #80	; 0x50
 80079b0:	9109      	str	r1, [sp, #36]	; 0x24
 80079b2:	f7ff ff19 	bl	80077e8 <__exponent>
 80079b6:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80079b8:	1813      	adds	r3, r2, r0
 80079ba:	2a01      	cmp	r2, #1
 80079bc:	4681      	mov	r9, r0
 80079be:	6123      	str	r3, [r4, #16]
 80079c0:	dc02      	bgt.n	80079c8 <_printf_float+0x164>
 80079c2:	6822      	ldr	r2, [r4, #0]
 80079c4:	07d2      	lsls	r2, r2, #31
 80079c6:	d501      	bpl.n	80079cc <_printf_float+0x168>
 80079c8:	3301      	adds	r3, #1
 80079ca:	6123      	str	r3, [r4, #16]
 80079cc:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 80079d0:	2b00      	cmp	r3, #0
 80079d2:	d09c      	beq.n	800790e <_printf_float+0xaa>
 80079d4:	232d      	movs	r3, #45	; 0x2d
 80079d6:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80079da:	e798      	b.n	800790e <_printf_float+0xaa>
 80079dc:	9a06      	ldr	r2, [sp, #24]
 80079de:	2a47      	cmp	r2, #71	; 0x47
 80079e0:	d1be      	bne.n	8007960 <_printf_float+0xfc>
 80079e2:	2b00      	cmp	r3, #0
 80079e4:	d1bc      	bne.n	8007960 <_printf_float+0xfc>
 80079e6:	2301      	movs	r3, #1
 80079e8:	e7b9      	b.n	800795e <_printf_float+0xfa>
 80079ea:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 80079ee:	d118      	bne.n	8007a22 <_printf_float+0x1be>
 80079f0:	2900      	cmp	r1, #0
 80079f2:	6863      	ldr	r3, [r4, #4]
 80079f4:	dd0b      	ble.n	8007a0e <_printf_float+0x1aa>
 80079f6:	6121      	str	r1, [r4, #16]
 80079f8:	b913      	cbnz	r3, 8007a00 <_printf_float+0x19c>
 80079fa:	6822      	ldr	r2, [r4, #0]
 80079fc:	07d0      	lsls	r0, r2, #31
 80079fe:	d502      	bpl.n	8007a06 <_printf_float+0x1a2>
 8007a00:	3301      	adds	r3, #1
 8007a02:	440b      	add	r3, r1
 8007a04:	6123      	str	r3, [r4, #16]
 8007a06:	65a1      	str	r1, [r4, #88]	; 0x58
 8007a08:	f04f 0900 	mov.w	r9, #0
 8007a0c:	e7de      	b.n	80079cc <_printf_float+0x168>
 8007a0e:	b913      	cbnz	r3, 8007a16 <_printf_float+0x1b2>
 8007a10:	6822      	ldr	r2, [r4, #0]
 8007a12:	07d2      	lsls	r2, r2, #31
 8007a14:	d501      	bpl.n	8007a1a <_printf_float+0x1b6>
 8007a16:	3302      	adds	r3, #2
 8007a18:	e7f4      	b.n	8007a04 <_printf_float+0x1a0>
 8007a1a:	2301      	movs	r3, #1
 8007a1c:	e7f2      	b.n	8007a04 <_printf_float+0x1a0>
 8007a1e:	f04f 0b67 	mov.w	fp, #103	; 0x67
 8007a22:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007a24:	4299      	cmp	r1, r3
 8007a26:	db05      	blt.n	8007a34 <_printf_float+0x1d0>
 8007a28:	6823      	ldr	r3, [r4, #0]
 8007a2a:	6121      	str	r1, [r4, #16]
 8007a2c:	07d8      	lsls	r0, r3, #31
 8007a2e:	d5ea      	bpl.n	8007a06 <_printf_float+0x1a2>
 8007a30:	1c4b      	adds	r3, r1, #1
 8007a32:	e7e7      	b.n	8007a04 <_printf_float+0x1a0>
 8007a34:	2900      	cmp	r1, #0
 8007a36:	bfd4      	ite	le
 8007a38:	f1c1 0202 	rsble	r2, r1, #2
 8007a3c:	2201      	movgt	r2, #1
 8007a3e:	4413      	add	r3, r2
 8007a40:	e7e0      	b.n	8007a04 <_printf_float+0x1a0>
 8007a42:	6823      	ldr	r3, [r4, #0]
 8007a44:	055a      	lsls	r2, r3, #21
 8007a46:	d407      	bmi.n	8007a58 <_printf_float+0x1f4>
 8007a48:	6923      	ldr	r3, [r4, #16]
 8007a4a:	4642      	mov	r2, r8
 8007a4c:	4631      	mov	r1, r6
 8007a4e:	4628      	mov	r0, r5
 8007a50:	47b8      	blx	r7
 8007a52:	3001      	adds	r0, #1
 8007a54:	d12c      	bne.n	8007ab0 <_printf_float+0x24c>
 8007a56:	e764      	b.n	8007922 <_printf_float+0xbe>
 8007a58:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8007a5c:	f240 80e0 	bls.w	8007c20 <_printf_float+0x3bc>
 8007a60:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8007a64:	2200      	movs	r2, #0
 8007a66:	2300      	movs	r3, #0
 8007a68:	f7f9 f836 	bl	8000ad8 <__aeabi_dcmpeq>
 8007a6c:	2800      	cmp	r0, #0
 8007a6e:	d034      	beq.n	8007ada <_printf_float+0x276>
 8007a70:	4a37      	ldr	r2, [pc, #220]	; (8007b50 <_printf_float+0x2ec>)
 8007a72:	2301      	movs	r3, #1
 8007a74:	4631      	mov	r1, r6
 8007a76:	4628      	mov	r0, r5
 8007a78:	47b8      	blx	r7
 8007a7a:	3001      	adds	r0, #1
 8007a7c:	f43f af51 	beq.w	8007922 <_printf_float+0xbe>
 8007a80:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8007a84:	429a      	cmp	r2, r3
 8007a86:	db02      	blt.n	8007a8e <_printf_float+0x22a>
 8007a88:	6823      	ldr	r3, [r4, #0]
 8007a8a:	07d8      	lsls	r0, r3, #31
 8007a8c:	d510      	bpl.n	8007ab0 <_printf_float+0x24c>
 8007a8e:	ee18 3a10 	vmov	r3, s16
 8007a92:	4652      	mov	r2, sl
 8007a94:	4631      	mov	r1, r6
 8007a96:	4628      	mov	r0, r5
 8007a98:	47b8      	blx	r7
 8007a9a:	3001      	adds	r0, #1
 8007a9c:	f43f af41 	beq.w	8007922 <_printf_float+0xbe>
 8007aa0:	f04f 0800 	mov.w	r8, #0
 8007aa4:	f104 091a 	add.w	r9, r4, #26
 8007aa8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007aaa:	3b01      	subs	r3, #1
 8007aac:	4543      	cmp	r3, r8
 8007aae:	dc09      	bgt.n	8007ac4 <_printf_float+0x260>
 8007ab0:	6823      	ldr	r3, [r4, #0]
 8007ab2:	079b      	lsls	r3, r3, #30
 8007ab4:	f100 8107 	bmi.w	8007cc6 <_printf_float+0x462>
 8007ab8:	68e0      	ldr	r0, [r4, #12]
 8007aba:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007abc:	4298      	cmp	r0, r3
 8007abe:	bfb8      	it	lt
 8007ac0:	4618      	movlt	r0, r3
 8007ac2:	e730      	b.n	8007926 <_printf_float+0xc2>
 8007ac4:	2301      	movs	r3, #1
 8007ac6:	464a      	mov	r2, r9
 8007ac8:	4631      	mov	r1, r6
 8007aca:	4628      	mov	r0, r5
 8007acc:	47b8      	blx	r7
 8007ace:	3001      	adds	r0, #1
 8007ad0:	f43f af27 	beq.w	8007922 <_printf_float+0xbe>
 8007ad4:	f108 0801 	add.w	r8, r8, #1
 8007ad8:	e7e6      	b.n	8007aa8 <_printf_float+0x244>
 8007ada:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007adc:	2b00      	cmp	r3, #0
 8007ade:	dc39      	bgt.n	8007b54 <_printf_float+0x2f0>
 8007ae0:	4a1b      	ldr	r2, [pc, #108]	; (8007b50 <_printf_float+0x2ec>)
 8007ae2:	2301      	movs	r3, #1
 8007ae4:	4631      	mov	r1, r6
 8007ae6:	4628      	mov	r0, r5
 8007ae8:	47b8      	blx	r7
 8007aea:	3001      	adds	r0, #1
 8007aec:	f43f af19 	beq.w	8007922 <_printf_float+0xbe>
 8007af0:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 8007af4:	4313      	orrs	r3, r2
 8007af6:	d102      	bne.n	8007afe <_printf_float+0x29a>
 8007af8:	6823      	ldr	r3, [r4, #0]
 8007afa:	07d9      	lsls	r1, r3, #31
 8007afc:	d5d8      	bpl.n	8007ab0 <_printf_float+0x24c>
 8007afe:	ee18 3a10 	vmov	r3, s16
 8007b02:	4652      	mov	r2, sl
 8007b04:	4631      	mov	r1, r6
 8007b06:	4628      	mov	r0, r5
 8007b08:	47b8      	blx	r7
 8007b0a:	3001      	adds	r0, #1
 8007b0c:	f43f af09 	beq.w	8007922 <_printf_float+0xbe>
 8007b10:	f04f 0900 	mov.w	r9, #0
 8007b14:	f104 0a1a 	add.w	sl, r4, #26
 8007b18:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007b1a:	425b      	negs	r3, r3
 8007b1c:	454b      	cmp	r3, r9
 8007b1e:	dc01      	bgt.n	8007b24 <_printf_float+0x2c0>
 8007b20:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007b22:	e792      	b.n	8007a4a <_printf_float+0x1e6>
 8007b24:	2301      	movs	r3, #1
 8007b26:	4652      	mov	r2, sl
 8007b28:	4631      	mov	r1, r6
 8007b2a:	4628      	mov	r0, r5
 8007b2c:	47b8      	blx	r7
 8007b2e:	3001      	adds	r0, #1
 8007b30:	f43f aef7 	beq.w	8007922 <_printf_float+0xbe>
 8007b34:	f109 0901 	add.w	r9, r9, #1
 8007b38:	e7ee      	b.n	8007b18 <_printf_float+0x2b4>
 8007b3a:	bf00      	nop
 8007b3c:	7fefffff 	.word	0x7fefffff
 8007b40:	0800c698 	.word	0x0800c698
 8007b44:	0800c69c 	.word	0x0800c69c
 8007b48:	0800c6a0 	.word	0x0800c6a0
 8007b4c:	0800c6a4 	.word	0x0800c6a4
 8007b50:	0800c6a8 	.word	0x0800c6a8
 8007b54:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8007b56:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8007b58:	429a      	cmp	r2, r3
 8007b5a:	bfa8      	it	ge
 8007b5c:	461a      	movge	r2, r3
 8007b5e:	2a00      	cmp	r2, #0
 8007b60:	4691      	mov	r9, r2
 8007b62:	dc37      	bgt.n	8007bd4 <_printf_float+0x370>
 8007b64:	f04f 0b00 	mov.w	fp, #0
 8007b68:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8007b6c:	f104 021a 	add.w	r2, r4, #26
 8007b70:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8007b72:	9305      	str	r3, [sp, #20]
 8007b74:	eba3 0309 	sub.w	r3, r3, r9
 8007b78:	455b      	cmp	r3, fp
 8007b7a:	dc33      	bgt.n	8007be4 <_printf_float+0x380>
 8007b7c:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8007b80:	429a      	cmp	r2, r3
 8007b82:	db3b      	blt.n	8007bfc <_printf_float+0x398>
 8007b84:	6823      	ldr	r3, [r4, #0]
 8007b86:	07da      	lsls	r2, r3, #31
 8007b88:	d438      	bmi.n	8007bfc <_printf_float+0x398>
 8007b8a:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 8007b8e:	eba2 0903 	sub.w	r9, r2, r3
 8007b92:	9b05      	ldr	r3, [sp, #20]
 8007b94:	1ad2      	subs	r2, r2, r3
 8007b96:	4591      	cmp	r9, r2
 8007b98:	bfa8      	it	ge
 8007b9a:	4691      	movge	r9, r2
 8007b9c:	f1b9 0f00 	cmp.w	r9, #0
 8007ba0:	dc35      	bgt.n	8007c0e <_printf_float+0x3aa>
 8007ba2:	f04f 0800 	mov.w	r8, #0
 8007ba6:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8007baa:	f104 0a1a 	add.w	sl, r4, #26
 8007bae:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8007bb2:	1a9b      	subs	r3, r3, r2
 8007bb4:	eba3 0309 	sub.w	r3, r3, r9
 8007bb8:	4543      	cmp	r3, r8
 8007bba:	f77f af79 	ble.w	8007ab0 <_printf_float+0x24c>
 8007bbe:	2301      	movs	r3, #1
 8007bc0:	4652      	mov	r2, sl
 8007bc2:	4631      	mov	r1, r6
 8007bc4:	4628      	mov	r0, r5
 8007bc6:	47b8      	blx	r7
 8007bc8:	3001      	adds	r0, #1
 8007bca:	f43f aeaa 	beq.w	8007922 <_printf_float+0xbe>
 8007bce:	f108 0801 	add.w	r8, r8, #1
 8007bd2:	e7ec      	b.n	8007bae <_printf_float+0x34a>
 8007bd4:	4613      	mov	r3, r2
 8007bd6:	4631      	mov	r1, r6
 8007bd8:	4642      	mov	r2, r8
 8007bda:	4628      	mov	r0, r5
 8007bdc:	47b8      	blx	r7
 8007bde:	3001      	adds	r0, #1
 8007be0:	d1c0      	bne.n	8007b64 <_printf_float+0x300>
 8007be2:	e69e      	b.n	8007922 <_printf_float+0xbe>
 8007be4:	2301      	movs	r3, #1
 8007be6:	4631      	mov	r1, r6
 8007be8:	4628      	mov	r0, r5
 8007bea:	9205      	str	r2, [sp, #20]
 8007bec:	47b8      	blx	r7
 8007bee:	3001      	adds	r0, #1
 8007bf0:	f43f ae97 	beq.w	8007922 <_printf_float+0xbe>
 8007bf4:	9a05      	ldr	r2, [sp, #20]
 8007bf6:	f10b 0b01 	add.w	fp, fp, #1
 8007bfa:	e7b9      	b.n	8007b70 <_printf_float+0x30c>
 8007bfc:	ee18 3a10 	vmov	r3, s16
 8007c00:	4652      	mov	r2, sl
 8007c02:	4631      	mov	r1, r6
 8007c04:	4628      	mov	r0, r5
 8007c06:	47b8      	blx	r7
 8007c08:	3001      	adds	r0, #1
 8007c0a:	d1be      	bne.n	8007b8a <_printf_float+0x326>
 8007c0c:	e689      	b.n	8007922 <_printf_float+0xbe>
 8007c0e:	9a05      	ldr	r2, [sp, #20]
 8007c10:	464b      	mov	r3, r9
 8007c12:	4442      	add	r2, r8
 8007c14:	4631      	mov	r1, r6
 8007c16:	4628      	mov	r0, r5
 8007c18:	47b8      	blx	r7
 8007c1a:	3001      	adds	r0, #1
 8007c1c:	d1c1      	bne.n	8007ba2 <_printf_float+0x33e>
 8007c1e:	e680      	b.n	8007922 <_printf_float+0xbe>
 8007c20:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8007c22:	2a01      	cmp	r2, #1
 8007c24:	dc01      	bgt.n	8007c2a <_printf_float+0x3c6>
 8007c26:	07db      	lsls	r3, r3, #31
 8007c28:	d53a      	bpl.n	8007ca0 <_printf_float+0x43c>
 8007c2a:	2301      	movs	r3, #1
 8007c2c:	4642      	mov	r2, r8
 8007c2e:	4631      	mov	r1, r6
 8007c30:	4628      	mov	r0, r5
 8007c32:	47b8      	blx	r7
 8007c34:	3001      	adds	r0, #1
 8007c36:	f43f ae74 	beq.w	8007922 <_printf_float+0xbe>
 8007c3a:	ee18 3a10 	vmov	r3, s16
 8007c3e:	4652      	mov	r2, sl
 8007c40:	4631      	mov	r1, r6
 8007c42:	4628      	mov	r0, r5
 8007c44:	47b8      	blx	r7
 8007c46:	3001      	adds	r0, #1
 8007c48:	f43f ae6b 	beq.w	8007922 <_printf_float+0xbe>
 8007c4c:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8007c50:	2200      	movs	r2, #0
 8007c52:	2300      	movs	r3, #0
 8007c54:	f8dd a028 	ldr.w	sl, [sp, #40]	; 0x28
 8007c58:	f7f8 ff3e 	bl	8000ad8 <__aeabi_dcmpeq>
 8007c5c:	b9d8      	cbnz	r0, 8007c96 <_printf_float+0x432>
 8007c5e:	f10a 33ff 	add.w	r3, sl, #4294967295	; 0xffffffff
 8007c62:	f108 0201 	add.w	r2, r8, #1
 8007c66:	4631      	mov	r1, r6
 8007c68:	4628      	mov	r0, r5
 8007c6a:	47b8      	blx	r7
 8007c6c:	3001      	adds	r0, #1
 8007c6e:	d10e      	bne.n	8007c8e <_printf_float+0x42a>
 8007c70:	e657      	b.n	8007922 <_printf_float+0xbe>
 8007c72:	2301      	movs	r3, #1
 8007c74:	4652      	mov	r2, sl
 8007c76:	4631      	mov	r1, r6
 8007c78:	4628      	mov	r0, r5
 8007c7a:	47b8      	blx	r7
 8007c7c:	3001      	adds	r0, #1
 8007c7e:	f43f ae50 	beq.w	8007922 <_printf_float+0xbe>
 8007c82:	f108 0801 	add.w	r8, r8, #1
 8007c86:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007c88:	3b01      	subs	r3, #1
 8007c8a:	4543      	cmp	r3, r8
 8007c8c:	dcf1      	bgt.n	8007c72 <_printf_float+0x40e>
 8007c8e:	464b      	mov	r3, r9
 8007c90:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8007c94:	e6da      	b.n	8007a4c <_printf_float+0x1e8>
 8007c96:	f04f 0800 	mov.w	r8, #0
 8007c9a:	f104 0a1a 	add.w	sl, r4, #26
 8007c9e:	e7f2      	b.n	8007c86 <_printf_float+0x422>
 8007ca0:	2301      	movs	r3, #1
 8007ca2:	4642      	mov	r2, r8
 8007ca4:	e7df      	b.n	8007c66 <_printf_float+0x402>
 8007ca6:	2301      	movs	r3, #1
 8007ca8:	464a      	mov	r2, r9
 8007caa:	4631      	mov	r1, r6
 8007cac:	4628      	mov	r0, r5
 8007cae:	47b8      	blx	r7
 8007cb0:	3001      	adds	r0, #1
 8007cb2:	f43f ae36 	beq.w	8007922 <_printf_float+0xbe>
 8007cb6:	f108 0801 	add.w	r8, r8, #1
 8007cba:	68e3      	ldr	r3, [r4, #12]
 8007cbc:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8007cbe:	1a5b      	subs	r3, r3, r1
 8007cc0:	4543      	cmp	r3, r8
 8007cc2:	dcf0      	bgt.n	8007ca6 <_printf_float+0x442>
 8007cc4:	e6f8      	b.n	8007ab8 <_printf_float+0x254>
 8007cc6:	f04f 0800 	mov.w	r8, #0
 8007cca:	f104 0919 	add.w	r9, r4, #25
 8007cce:	e7f4      	b.n	8007cba <_printf_float+0x456>

08007cd0 <_printf_common>:
 8007cd0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007cd4:	4616      	mov	r6, r2
 8007cd6:	4699      	mov	r9, r3
 8007cd8:	688a      	ldr	r2, [r1, #8]
 8007cda:	690b      	ldr	r3, [r1, #16]
 8007cdc:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8007ce0:	4293      	cmp	r3, r2
 8007ce2:	bfb8      	it	lt
 8007ce4:	4613      	movlt	r3, r2
 8007ce6:	6033      	str	r3, [r6, #0]
 8007ce8:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8007cec:	4607      	mov	r7, r0
 8007cee:	460c      	mov	r4, r1
 8007cf0:	b10a      	cbz	r2, 8007cf6 <_printf_common+0x26>
 8007cf2:	3301      	adds	r3, #1
 8007cf4:	6033      	str	r3, [r6, #0]
 8007cf6:	6823      	ldr	r3, [r4, #0]
 8007cf8:	0699      	lsls	r1, r3, #26
 8007cfa:	bf42      	ittt	mi
 8007cfc:	6833      	ldrmi	r3, [r6, #0]
 8007cfe:	3302      	addmi	r3, #2
 8007d00:	6033      	strmi	r3, [r6, #0]
 8007d02:	6825      	ldr	r5, [r4, #0]
 8007d04:	f015 0506 	ands.w	r5, r5, #6
 8007d08:	d106      	bne.n	8007d18 <_printf_common+0x48>
 8007d0a:	f104 0a19 	add.w	sl, r4, #25
 8007d0e:	68e3      	ldr	r3, [r4, #12]
 8007d10:	6832      	ldr	r2, [r6, #0]
 8007d12:	1a9b      	subs	r3, r3, r2
 8007d14:	42ab      	cmp	r3, r5
 8007d16:	dc26      	bgt.n	8007d66 <_printf_common+0x96>
 8007d18:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8007d1c:	1e13      	subs	r3, r2, #0
 8007d1e:	6822      	ldr	r2, [r4, #0]
 8007d20:	bf18      	it	ne
 8007d22:	2301      	movne	r3, #1
 8007d24:	0692      	lsls	r2, r2, #26
 8007d26:	d42b      	bmi.n	8007d80 <_printf_common+0xb0>
 8007d28:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8007d2c:	4649      	mov	r1, r9
 8007d2e:	4638      	mov	r0, r7
 8007d30:	47c0      	blx	r8
 8007d32:	3001      	adds	r0, #1
 8007d34:	d01e      	beq.n	8007d74 <_printf_common+0xa4>
 8007d36:	6823      	ldr	r3, [r4, #0]
 8007d38:	6922      	ldr	r2, [r4, #16]
 8007d3a:	f003 0306 	and.w	r3, r3, #6
 8007d3e:	2b04      	cmp	r3, #4
 8007d40:	bf02      	ittt	eq
 8007d42:	68e5      	ldreq	r5, [r4, #12]
 8007d44:	6833      	ldreq	r3, [r6, #0]
 8007d46:	1aed      	subeq	r5, r5, r3
 8007d48:	68a3      	ldr	r3, [r4, #8]
 8007d4a:	bf0c      	ite	eq
 8007d4c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8007d50:	2500      	movne	r5, #0
 8007d52:	4293      	cmp	r3, r2
 8007d54:	bfc4      	itt	gt
 8007d56:	1a9b      	subgt	r3, r3, r2
 8007d58:	18ed      	addgt	r5, r5, r3
 8007d5a:	2600      	movs	r6, #0
 8007d5c:	341a      	adds	r4, #26
 8007d5e:	42b5      	cmp	r5, r6
 8007d60:	d11a      	bne.n	8007d98 <_printf_common+0xc8>
 8007d62:	2000      	movs	r0, #0
 8007d64:	e008      	b.n	8007d78 <_printf_common+0xa8>
 8007d66:	2301      	movs	r3, #1
 8007d68:	4652      	mov	r2, sl
 8007d6a:	4649      	mov	r1, r9
 8007d6c:	4638      	mov	r0, r7
 8007d6e:	47c0      	blx	r8
 8007d70:	3001      	adds	r0, #1
 8007d72:	d103      	bne.n	8007d7c <_printf_common+0xac>
 8007d74:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8007d78:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007d7c:	3501      	adds	r5, #1
 8007d7e:	e7c6      	b.n	8007d0e <_printf_common+0x3e>
 8007d80:	18e1      	adds	r1, r4, r3
 8007d82:	1c5a      	adds	r2, r3, #1
 8007d84:	2030      	movs	r0, #48	; 0x30
 8007d86:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8007d8a:	4422      	add	r2, r4
 8007d8c:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8007d90:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8007d94:	3302      	adds	r3, #2
 8007d96:	e7c7      	b.n	8007d28 <_printf_common+0x58>
 8007d98:	2301      	movs	r3, #1
 8007d9a:	4622      	mov	r2, r4
 8007d9c:	4649      	mov	r1, r9
 8007d9e:	4638      	mov	r0, r7
 8007da0:	47c0      	blx	r8
 8007da2:	3001      	adds	r0, #1
 8007da4:	d0e6      	beq.n	8007d74 <_printf_common+0xa4>
 8007da6:	3601      	adds	r6, #1
 8007da8:	e7d9      	b.n	8007d5e <_printf_common+0x8e>
	...

08007dac <_printf_i>:
 8007dac:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8007db0:	7e0f      	ldrb	r7, [r1, #24]
 8007db2:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8007db4:	2f78      	cmp	r7, #120	; 0x78
 8007db6:	4691      	mov	r9, r2
 8007db8:	4680      	mov	r8, r0
 8007dba:	460c      	mov	r4, r1
 8007dbc:	469a      	mov	sl, r3
 8007dbe:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8007dc2:	d807      	bhi.n	8007dd4 <_printf_i+0x28>
 8007dc4:	2f62      	cmp	r7, #98	; 0x62
 8007dc6:	d80a      	bhi.n	8007dde <_printf_i+0x32>
 8007dc8:	2f00      	cmp	r7, #0
 8007dca:	f000 80d4 	beq.w	8007f76 <_printf_i+0x1ca>
 8007dce:	2f58      	cmp	r7, #88	; 0x58
 8007dd0:	f000 80c0 	beq.w	8007f54 <_printf_i+0x1a8>
 8007dd4:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8007dd8:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8007ddc:	e03a      	b.n	8007e54 <_printf_i+0xa8>
 8007dde:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8007de2:	2b15      	cmp	r3, #21
 8007de4:	d8f6      	bhi.n	8007dd4 <_printf_i+0x28>
 8007de6:	a101      	add	r1, pc, #4	; (adr r1, 8007dec <_printf_i+0x40>)
 8007de8:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8007dec:	08007e45 	.word	0x08007e45
 8007df0:	08007e59 	.word	0x08007e59
 8007df4:	08007dd5 	.word	0x08007dd5
 8007df8:	08007dd5 	.word	0x08007dd5
 8007dfc:	08007dd5 	.word	0x08007dd5
 8007e00:	08007dd5 	.word	0x08007dd5
 8007e04:	08007e59 	.word	0x08007e59
 8007e08:	08007dd5 	.word	0x08007dd5
 8007e0c:	08007dd5 	.word	0x08007dd5
 8007e10:	08007dd5 	.word	0x08007dd5
 8007e14:	08007dd5 	.word	0x08007dd5
 8007e18:	08007f5d 	.word	0x08007f5d
 8007e1c:	08007e85 	.word	0x08007e85
 8007e20:	08007f17 	.word	0x08007f17
 8007e24:	08007dd5 	.word	0x08007dd5
 8007e28:	08007dd5 	.word	0x08007dd5
 8007e2c:	08007f7f 	.word	0x08007f7f
 8007e30:	08007dd5 	.word	0x08007dd5
 8007e34:	08007e85 	.word	0x08007e85
 8007e38:	08007dd5 	.word	0x08007dd5
 8007e3c:	08007dd5 	.word	0x08007dd5
 8007e40:	08007f1f 	.word	0x08007f1f
 8007e44:	682b      	ldr	r3, [r5, #0]
 8007e46:	1d1a      	adds	r2, r3, #4
 8007e48:	681b      	ldr	r3, [r3, #0]
 8007e4a:	602a      	str	r2, [r5, #0]
 8007e4c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8007e50:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8007e54:	2301      	movs	r3, #1
 8007e56:	e09f      	b.n	8007f98 <_printf_i+0x1ec>
 8007e58:	6820      	ldr	r0, [r4, #0]
 8007e5a:	682b      	ldr	r3, [r5, #0]
 8007e5c:	0607      	lsls	r7, r0, #24
 8007e5e:	f103 0104 	add.w	r1, r3, #4
 8007e62:	6029      	str	r1, [r5, #0]
 8007e64:	d501      	bpl.n	8007e6a <_printf_i+0xbe>
 8007e66:	681e      	ldr	r6, [r3, #0]
 8007e68:	e003      	b.n	8007e72 <_printf_i+0xc6>
 8007e6a:	0646      	lsls	r6, r0, #25
 8007e6c:	d5fb      	bpl.n	8007e66 <_printf_i+0xba>
 8007e6e:	f9b3 6000 	ldrsh.w	r6, [r3]
 8007e72:	2e00      	cmp	r6, #0
 8007e74:	da03      	bge.n	8007e7e <_printf_i+0xd2>
 8007e76:	232d      	movs	r3, #45	; 0x2d
 8007e78:	4276      	negs	r6, r6
 8007e7a:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8007e7e:	485a      	ldr	r0, [pc, #360]	; (8007fe8 <_printf_i+0x23c>)
 8007e80:	230a      	movs	r3, #10
 8007e82:	e012      	b.n	8007eaa <_printf_i+0xfe>
 8007e84:	682b      	ldr	r3, [r5, #0]
 8007e86:	6820      	ldr	r0, [r4, #0]
 8007e88:	1d19      	adds	r1, r3, #4
 8007e8a:	6029      	str	r1, [r5, #0]
 8007e8c:	0605      	lsls	r5, r0, #24
 8007e8e:	d501      	bpl.n	8007e94 <_printf_i+0xe8>
 8007e90:	681e      	ldr	r6, [r3, #0]
 8007e92:	e002      	b.n	8007e9a <_printf_i+0xee>
 8007e94:	0641      	lsls	r1, r0, #25
 8007e96:	d5fb      	bpl.n	8007e90 <_printf_i+0xe4>
 8007e98:	881e      	ldrh	r6, [r3, #0]
 8007e9a:	4853      	ldr	r0, [pc, #332]	; (8007fe8 <_printf_i+0x23c>)
 8007e9c:	2f6f      	cmp	r7, #111	; 0x6f
 8007e9e:	bf0c      	ite	eq
 8007ea0:	2308      	moveq	r3, #8
 8007ea2:	230a      	movne	r3, #10
 8007ea4:	2100      	movs	r1, #0
 8007ea6:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8007eaa:	6865      	ldr	r5, [r4, #4]
 8007eac:	60a5      	str	r5, [r4, #8]
 8007eae:	2d00      	cmp	r5, #0
 8007eb0:	bfa2      	ittt	ge
 8007eb2:	6821      	ldrge	r1, [r4, #0]
 8007eb4:	f021 0104 	bicge.w	r1, r1, #4
 8007eb8:	6021      	strge	r1, [r4, #0]
 8007eba:	b90e      	cbnz	r6, 8007ec0 <_printf_i+0x114>
 8007ebc:	2d00      	cmp	r5, #0
 8007ebe:	d04b      	beq.n	8007f58 <_printf_i+0x1ac>
 8007ec0:	4615      	mov	r5, r2
 8007ec2:	fbb6 f1f3 	udiv	r1, r6, r3
 8007ec6:	fb03 6711 	mls	r7, r3, r1, r6
 8007eca:	5dc7      	ldrb	r7, [r0, r7]
 8007ecc:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8007ed0:	4637      	mov	r7, r6
 8007ed2:	42bb      	cmp	r3, r7
 8007ed4:	460e      	mov	r6, r1
 8007ed6:	d9f4      	bls.n	8007ec2 <_printf_i+0x116>
 8007ed8:	2b08      	cmp	r3, #8
 8007eda:	d10b      	bne.n	8007ef4 <_printf_i+0x148>
 8007edc:	6823      	ldr	r3, [r4, #0]
 8007ede:	07de      	lsls	r6, r3, #31
 8007ee0:	d508      	bpl.n	8007ef4 <_printf_i+0x148>
 8007ee2:	6923      	ldr	r3, [r4, #16]
 8007ee4:	6861      	ldr	r1, [r4, #4]
 8007ee6:	4299      	cmp	r1, r3
 8007ee8:	bfde      	ittt	le
 8007eea:	2330      	movle	r3, #48	; 0x30
 8007eec:	f805 3c01 	strble.w	r3, [r5, #-1]
 8007ef0:	f105 35ff 	addle.w	r5, r5, #4294967295	; 0xffffffff
 8007ef4:	1b52      	subs	r2, r2, r5
 8007ef6:	6122      	str	r2, [r4, #16]
 8007ef8:	f8cd a000 	str.w	sl, [sp]
 8007efc:	464b      	mov	r3, r9
 8007efe:	aa03      	add	r2, sp, #12
 8007f00:	4621      	mov	r1, r4
 8007f02:	4640      	mov	r0, r8
 8007f04:	f7ff fee4 	bl	8007cd0 <_printf_common>
 8007f08:	3001      	adds	r0, #1
 8007f0a:	d14a      	bne.n	8007fa2 <_printf_i+0x1f6>
 8007f0c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8007f10:	b004      	add	sp, #16
 8007f12:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007f16:	6823      	ldr	r3, [r4, #0]
 8007f18:	f043 0320 	orr.w	r3, r3, #32
 8007f1c:	6023      	str	r3, [r4, #0]
 8007f1e:	4833      	ldr	r0, [pc, #204]	; (8007fec <_printf_i+0x240>)
 8007f20:	2778      	movs	r7, #120	; 0x78
 8007f22:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8007f26:	6823      	ldr	r3, [r4, #0]
 8007f28:	6829      	ldr	r1, [r5, #0]
 8007f2a:	061f      	lsls	r7, r3, #24
 8007f2c:	f851 6b04 	ldr.w	r6, [r1], #4
 8007f30:	d402      	bmi.n	8007f38 <_printf_i+0x18c>
 8007f32:	065f      	lsls	r7, r3, #25
 8007f34:	bf48      	it	mi
 8007f36:	b2b6      	uxthmi	r6, r6
 8007f38:	07df      	lsls	r7, r3, #31
 8007f3a:	bf48      	it	mi
 8007f3c:	f043 0320 	orrmi.w	r3, r3, #32
 8007f40:	6029      	str	r1, [r5, #0]
 8007f42:	bf48      	it	mi
 8007f44:	6023      	strmi	r3, [r4, #0]
 8007f46:	b91e      	cbnz	r6, 8007f50 <_printf_i+0x1a4>
 8007f48:	6823      	ldr	r3, [r4, #0]
 8007f4a:	f023 0320 	bic.w	r3, r3, #32
 8007f4e:	6023      	str	r3, [r4, #0]
 8007f50:	2310      	movs	r3, #16
 8007f52:	e7a7      	b.n	8007ea4 <_printf_i+0xf8>
 8007f54:	4824      	ldr	r0, [pc, #144]	; (8007fe8 <_printf_i+0x23c>)
 8007f56:	e7e4      	b.n	8007f22 <_printf_i+0x176>
 8007f58:	4615      	mov	r5, r2
 8007f5a:	e7bd      	b.n	8007ed8 <_printf_i+0x12c>
 8007f5c:	682b      	ldr	r3, [r5, #0]
 8007f5e:	6826      	ldr	r6, [r4, #0]
 8007f60:	6961      	ldr	r1, [r4, #20]
 8007f62:	1d18      	adds	r0, r3, #4
 8007f64:	6028      	str	r0, [r5, #0]
 8007f66:	0635      	lsls	r5, r6, #24
 8007f68:	681b      	ldr	r3, [r3, #0]
 8007f6a:	d501      	bpl.n	8007f70 <_printf_i+0x1c4>
 8007f6c:	6019      	str	r1, [r3, #0]
 8007f6e:	e002      	b.n	8007f76 <_printf_i+0x1ca>
 8007f70:	0670      	lsls	r0, r6, #25
 8007f72:	d5fb      	bpl.n	8007f6c <_printf_i+0x1c0>
 8007f74:	8019      	strh	r1, [r3, #0]
 8007f76:	2300      	movs	r3, #0
 8007f78:	6123      	str	r3, [r4, #16]
 8007f7a:	4615      	mov	r5, r2
 8007f7c:	e7bc      	b.n	8007ef8 <_printf_i+0x14c>
 8007f7e:	682b      	ldr	r3, [r5, #0]
 8007f80:	1d1a      	adds	r2, r3, #4
 8007f82:	602a      	str	r2, [r5, #0]
 8007f84:	681d      	ldr	r5, [r3, #0]
 8007f86:	6862      	ldr	r2, [r4, #4]
 8007f88:	2100      	movs	r1, #0
 8007f8a:	4628      	mov	r0, r5
 8007f8c:	f7f8 f928 	bl	80001e0 <memchr>
 8007f90:	b108      	cbz	r0, 8007f96 <_printf_i+0x1ea>
 8007f92:	1b40      	subs	r0, r0, r5
 8007f94:	6060      	str	r0, [r4, #4]
 8007f96:	6863      	ldr	r3, [r4, #4]
 8007f98:	6123      	str	r3, [r4, #16]
 8007f9a:	2300      	movs	r3, #0
 8007f9c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8007fa0:	e7aa      	b.n	8007ef8 <_printf_i+0x14c>
 8007fa2:	6923      	ldr	r3, [r4, #16]
 8007fa4:	462a      	mov	r2, r5
 8007fa6:	4649      	mov	r1, r9
 8007fa8:	4640      	mov	r0, r8
 8007faa:	47d0      	blx	sl
 8007fac:	3001      	adds	r0, #1
 8007fae:	d0ad      	beq.n	8007f0c <_printf_i+0x160>
 8007fb0:	6823      	ldr	r3, [r4, #0]
 8007fb2:	079b      	lsls	r3, r3, #30
 8007fb4:	d413      	bmi.n	8007fde <_printf_i+0x232>
 8007fb6:	68e0      	ldr	r0, [r4, #12]
 8007fb8:	9b03      	ldr	r3, [sp, #12]
 8007fba:	4298      	cmp	r0, r3
 8007fbc:	bfb8      	it	lt
 8007fbe:	4618      	movlt	r0, r3
 8007fc0:	e7a6      	b.n	8007f10 <_printf_i+0x164>
 8007fc2:	2301      	movs	r3, #1
 8007fc4:	4632      	mov	r2, r6
 8007fc6:	4649      	mov	r1, r9
 8007fc8:	4640      	mov	r0, r8
 8007fca:	47d0      	blx	sl
 8007fcc:	3001      	adds	r0, #1
 8007fce:	d09d      	beq.n	8007f0c <_printf_i+0x160>
 8007fd0:	3501      	adds	r5, #1
 8007fd2:	68e3      	ldr	r3, [r4, #12]
 8007fd4:	9903      	ldr	r1, [sp, #12]
 8007fd6:	1a5b      	subs	r3, r3, r1
 8007fd8:	42ab      	cmp	r3, r5
 8007fda:	dcf2      	bgt.n	8007fc2 <_printf_i+0x216>
 8007fdc:	e7eb      	b.n	8007fb6 <_printf_i+0x20a>
 8007fde:	2500      	movs	r5, #0
 8007fe0:	f104 0619 	add.w	r6, r4, #25
 8007fe4:	e7f5      	b.n	8007fd2 <_printf_i+0x226>
 8007fe6:	bf00      	nop
 8007fe8:	0800c6aa 	.word	0x0800c6aa
 8007fec:	0800c6bb 	.word	0x0800c6bb

08007ff0 <_scanf_float>:
 8007ff0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007ff4:	b087      	sub	sp, #28
 8007ff6:	4617      	mov	r7, r2
 8007ff8:	9303      	str	r3, [sp, #12]
 8007ffa:	688b      	ldr	r3, [r1, #8]
 8007ffc:	1e5a      	subs	r2, r3, #1
 8007ffe:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 8008002:	bf83      	ittte	hi
 8008004:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 8008008:	195b      	addhi	r3, r3, r5
 800800a:	9302      	strhi	r3, [sp, #8]
 800800c:	2300      	movls	r3, #0
 800800e:	bf86      	itte	hi
 8008010:	f240 135d 	movwhi	r3, #349	; 0x15d
 8008014:	608b      	strhi	r3, [r1, #8]
 8008016:	9302      	strls	r3, [sp, #8]
 8008018:	680b      	ldr	r3, [r1, #0]
 800801a:	468b      	mov	fp, r1
 800801c:	2500      	movs	r5, #0
 800801e:	f443 63f0 	orr.w	r3, r3, #1920	; 0x780
 8008022:	f84b 3b1c 	str.w	r3, [fp], #28
 8008026:	e9cd 5504 	strd	r5, r5, [sp, #16]
 800802a:	4680      	mov	r8, r0
 800802c:	460c      	mov	r4, r1
 800802e:	465e      	mov	r6, fp
 8008030:	46aa      	mov	sl, r5
 8008032:	46a9      	mov	r9, r5
 8008034:	9501      	str	r5, [sp, #4]
 8008036:	68a2      	ldr	r2, [r4, #8]
 8008038:	b152      	cbz	r2, 8008050 <_scanf_float+0x60>
 800803a:	683b      	ldr	r3, [r7, #0]
 800803c:	781b      	ldrb	r3, [r3, #0]
 800803e:	2b4e      	cmp	r3, #78	; 0x4e
 8008040:	d864      	bhi.n	800810c <_scanf_float+0x11c>
 8008042:	2b40      	cmp	r3, #64	; 0x40
 8008044:	d83c      	bhi.n	80080c0 <_scanf_float+0xd0>
 8008046:	f1a3 012b 	sub.w	r1, r3, #43	; 0x2b
 800804a:	b2c8      	uxtb	r0, r1
 800804c:	280e      	cmp	r0, #14
 800804e:	d93a      	bls.n	80080c6 <_scanf_float+0xd6>
 8008050:	f1b9 0f00 	cmp.w	r9, #0
 8008054:	d003      	beq.n	800805e <_scanf_float+0x6e>
 8008056:	6823      	ldr	r3, [r4, #0]
 8008058:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800805c:	6023      	str	r3, [r4, #0]
 800805e:	f10a 3aff 	add.w	sl, sl, #4294967295	; 0xffffffff
 8008062:	f1ba 0f01 	cmp.w	sl, #1
 8008066:	f200 8113 	bhi.w	8008290 <_scanf_float+0x2a0>
 800806a:	455e      	cmp	r6, fp
 800806c:	f200 8105 	bhi.w	800827a <_scanf_float+0x28a>
 8008070:	2501      	movs	r5, #1
 8008072:	4628      	mov	r0, r5
 8008074:	b007      	add	sp, #28
 8008076:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800807a:	f1a3 0261 	sub.w	r2, r3, #97	; 0x61
 800807e:	2a0d      	cmp	r2, #13
 8008080:	d8e6      	bhi.n	8008050 <_scanf_float+0x60>
 8008082:	a101      	add	r1, pc, #4	; (adr r1, 8008088 <_scanf_float+0x98>)
 8008084:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 8008088:	080081c7 	.word	0x080081c7
 800808c:	08008051 	.word	0x08008051
 8008090:	08008051 	.word	0x08008051
 8008094:	08008051 	.word	0x08008051
 8008098:	08008227 	.word	0x08008227
 800809c:	080081ff 	.word	0x080081ff
 80080a0:	08008051 	.word	0x08008051
 80080a4:	08008051 	.word	0x08008051
 80080a8:	080081d5 	.word	0x080081d5
 80080ac:	08008051 	.word	0x08008051
 80080b0:	08008051 	.word	0x08008051
 80080b4:	08008051 	.word	0x08008051
 80080b8:	08008051 	.word	0x08008051
 80080bc:	0800818d 	.word	0x0800818d
 80080c0:	f1a3 0241 	sub.w	r2, r3, #65	; 0x41
 80080c4:	e7db      	b.n	800807e <_scanf_float+0x8e>
 80080c6:	290e      	cmp	r1, #14
 80080c8:	d8c2      	bhi.n	8008050 <_scanf_float+0x60>
 80080ca:	a001      	add	r0, pc, #4	; (adr r0, 80080d0 <_scanf_float+0xe0>)
 80080cc:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 80080d0:	0800817f 	.word	0x0800817f
 80080d4:	08008051 	.word	0x08008051
 80080d8:	0800817f 	.word	0x0800817f
 80080dc:	08008213 	.word	0x08008213
 80080e0:	08008051 	.word	0x08008051
 80080e4:	0800812d 	.word	0x0800812d
 80080e8:	08008169 	.word	0x08008169
 80080ec:	08008169 	.word	0x08008169
 80080f0:	08008169 	.word	0x08008169
 80080f4:	08008169 	.word	0x08008169
 80080f8:	08008169 	.word	0x08008169
 80080fc:	08008169 	.word	0x08008169
 8008100:	08008169 	.word	0x08008169
 8008104:	08008169 	.word	0x08008169
 8008108:	08008169 	.word	0x08008169
 800810c:	2b6e      	cmp	r3, #110	; 0x6e
 800810e:	d809      	bhi.n	8008124 <_scanf_float+0x134>
 8008110:	2b60      	cmp	r3, #96	; 0x60
 8008112:	d8b2      	bhi.n	800807a <_scanf_float+0x8a>
 8008114:	2b54      	cmp	r3, #84	; 0x54
 8008116:	d077      	beq.n	8008208 <_scanf_float+0x218>
 8008118:	2b59      	cmp	r3, #89	; 0x59
 800811a:	d199      	bne.n	8008050 <_scanf_float+0x60>
 800811c:	2d07      	cmp	r5, #7
 800811e:	d197      	bne.n	8008050 <_scanf_float+0x60>
 8008120:	2508      	movs	r5, #8
 8008122:	e029      	b.n	8008178 <_scanf_float+0x188>
 8008124:	2b74      	cmp	r3, #116	; 0x74
 8008126:	d06f      	beq.n	8008208 <_scanf_float+0x218>
 8008128:	2b79      	cmp	r3, #121	; 0x79
 800812a:	e7f6      	b.n	800811a <_scanf_float+0x12a>
 800812c:	6821      	ldr	r1, [r4, #0]
 800812e:	05c8      	lsls	r0, r1, #23
 8008130:	d51a      	bpl.n	8008168 <_scanf_float+0x178>
 8008132:	9b02      	ldr	r3, [sp, #8]
 8008134:	f021 0180 	bic.w	r1, r1, #128	; 0x80
 8008138:	6021      	str	r1, [r4, #0]
 800813a:	f109 0901 	add.w	r9, r9, #1
 800813e:	b11b      	cbz	r3, 8008148 <_scanf_float+0x158>
 8008140:	3b01      	subs	r3, #1
 8008142:	3201      	adds	r2, #1
 8008144:	9302      	str	r3, [sp, #8]
 8008146:	60a2      	str	r2, [r4, #8]
 8008148:	68a3      	ldr	r3, [r4, #8]
 800814a:	3b01      	subs	r3, #1
 800814c:	60a3      	str	r3, [r4, #8]
 800814e:	6923      	ldr	r3, [r4, #16]
 8008150:	3301      	adds	r3, #1
 8008152:	6123      	str	r3, [r4, #16]
 8008154:	687b      	ldr	r3, [r7, #4]
 8008156:	3b01      	subs	r3, #1
 8008158:	2b00      	cmp	r3, #0
 800815a:	607b      	str	r3, [r7, #4]
 800815c:	f340 8084 	ble.w	8008268 <_scanf_float+0x278>
 8008160:	683b      	ldr	r3, [r7, #0]
 8008162:	3301      	adds	r3, #1
 8008164:	603b      	str	r3, [r7, #0]
 8008166:	e766      	b.n	8008036 <_scanf_float+0x46>
 8008168:	eb1a 0f05 	cmn.w	sl, r5
 800816c:	f47f af70 	bne.w	8008050 <_scanf_float+0x60>
 8008170:	6822      	ldr	r2, [r4, #0]
 8008172:	f422 72c0 	bic.w	r2, r2, #384	; 0x180
 8008176:	6022      	str	r2, [r4, #0]
 8008178:	f806 3b01 	strb.w	r3, [r6], #1
 800817c:	e7e4      	b.n	8008148 <_scanf_float+0x158>
 800817e:	6822      	ldr	r2, [r4, #0]
 8008180:	0610      	lsls	r0, r2, #24
 8008182:	f57f af65 	bpl.w	8008050 <_scanf_float+0x60>
 8008186:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800818a:	e7f4      	b.n	8008176 <_scanf_float+0x186>
 800818c:	f1ba 0f00 	cmp.w	sl, #0
 8008190:	d10e      	bne.n	80081b0 <_scanf_float+0x1c0>
 8008192:	f1b9 0f00 	cmp.w	r9, #0
 8008196:	d10e      	bne.n	80081b6 <_scanf_float+0x1c6>
 8008198:	6822      	ldr	r2, [r4, #0]
 800819a:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 800819e:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 80081a2:	d108      	bne.n	80081b6 <_scanf_float+0x1c6>
 80081a4:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 80081a8:	6022      	str	r2, [r4, #0]
 80081aa:	f04f 0a01 	mov.w	sl, #1
 80081ae:	e7e3      	b.n	8008178 <_scanf_float+0x188>
 80081b0:	f1ba 0f02 	cmp.w	sl, #2
 80081b4:	d055      	beq.n	8008262 <_scanf_float+0x272>
 80081b6:	2d01      	cmp	r5, #1
 80081b8:	d002      	beq.n	80081c0 <_scanf_float+0x1d0>
 80081ba:	2d04      	cmp	r5, #4
 80081bc:	f47f af48 	bne.w	8008050 <_scanf_float+0x60>
 80081c0:	3501      	adds	r5, #1
 80081c2:	b2ed      	uxtb	r5, r5
 80081c4:	e7d8      	b.n	8008178 <_scanf_float+0x188>
 80081c6:	f1ba 0f01 	cmp.w	sl, #1
 80081ca:	f47f af41 	bne.w	8008050 <_scanf_float+0x60>
 80081ce:	f04f 0a02 	mov.w	sl, #2
 80081d2:	e7d1      	b.n	8008178 <_scanf_float+0x188>
 80081d4:	b97d      	cbnz	r5, 80081f6 <_scanf_float+0x206>
 80081d6:	f1b9 0f00 	cmp.w	r9, #0
 80081da:	f47f af3c 	bne.w	8008056 <_scanf_float+0x66>
 80081de:	6822      	ldr	r2, [r4, #0]
 80081e0:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 80081e4:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 80081e8:	f47f af39 	bne.w	800805e <_scanf_float+0x6e>
 80081ec:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 80081f0:	6022      	str	r2, [r4, #0]
 80081f2:	2501      	movs	r5, #1
 80081f4:	e7c0      	b.n	8008178 <_scanf_float+0x188>
 80081f6:	2d03      	cmp	r5, #3
 80081f8:	d0e2      	beq.n	80081c0 <_scanf_float+0x1d0>
 80081fa:	2d05      	cmp	r5, #5
 80081fc:	e7de      	b.n	80081bc <_scanf_float+0x1cc>
 80081fe:	2d02      	cmp	r5, #2
 8008200:	f47f af26 	bne.w	8008050 <_scanf_float+0x60>
 8008204:	2503      	movs	r5, #3
 8008206:	e7b7      	b.n	8008178 <_scanf_float+0x188>
 8008208:	2d06      	cmp	r5, #6
 800820a:	f47f af21 	bne.w	8008050 <_scanf_float+0x60>
 800820e:	2507      	movs	r5, #7
 8008210:	e7b2      	b.n	8008178 <_scanf_float+0x188>
 8008212:	6822      	ldr	r2, [r4, #0]
 8008214:	0591      	lsls	r1, r2, #22
 8008216:	f57f af1b 	bpl.w	8008050 <_scanf_float+0x60>
 800821a:	f422 7220 	bic.w	r2, r2, #640	; 0x280
 800821e:	6022      	str	r2, [r4, #0]
 8008220:	f8cd 9004 	str.w	r9, [sp, #4]
 8008224:	e7a8      	b.n	8008178 <_scanf_float+0x188>
 8008226:	6822      	ldr	r2, [r4, #0]
 8008228:	f402 61a0 	and.w	r1, r2, #1280	; 0x500
 800822c:	f5b1 6f80 	cmp.w	r1, #1024	; 0x400
 8008230:	d006      	beq.n	8008240 <_scanf_float+0x250>
 8008232:	0550      	lsls	r0, r2, #21
 8008234:	f57f af0c 	bpl.w	8008050 <_scanf_float+0x60>
 8008238:	f1b9 0f00 	cmp.w	r9, #0
 800823c:	f43f af0f 	beq.w	800805e <_scanf_float+0x6e>
 8008240:	0591      	lsls	r1, r2, #22
 8008242:	bf58      	it	pl
 8008244:	9901      	ldrpl	r1, [sp, #4]
 8008246:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 800824a:	bf58      	it	pl
 800824c:	eba9 0101 	subpl.w	r1, r9, r1
 8008250:	f442 72c0 	orr.w	r2, r2, #384	; 0x180
 8008254:	bf58      	it	pl
 8008256:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 800825a:	6022      	str	r2, [r4, #0]
 800825c:	f04f 0900 	mov.w	r9, #0
 8008260:	e78a      	b.n	8008178 <_scanf_float+0x188>
 8008262:	f04f 0a03 	mov.w	sl, #3
 8008266:	e787      	b.n	8008178 <_scanf_float+0x188>
 8008268:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 800826c:	4639      	mov	r1, r7
 800826e:	4640      	mov	r0, r8
 8008270:	4798      	blx	r3
 8008272:	2800      	cmp	r0, #0
 8008274:	f43f aedf 	beq.w	8008036 <_scanf_float+0x46>
 8008278:	e6ea      	b.n	8008050 <_scanf_float+0x60>
 800827a:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800827e:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8008282:	463a      	mov	r2, r7
 8008284:	4640      	mov	r0, r8
 8008286:	4798      	blx	r3
 8008288:	6923      	ldr	r3, [r4, #16]
 800828a:	3b01      	subs	r3, #1
 800828c:	6123      	str	r3, [r4, #16]
 800828e:	e6ec      	b.n	800806a <_scanf_float+0x7a>
 8008290:	1e6b      	subs	r3, r5, #1
 8008292:	2b06      	cmp	r3, #6
 8008294:	d825      	bhi.n	80082e2 <_scanf_float+0x2f2>
 8008296:	2d02      	cmp	r5, #2
 8008298:	d836      	bhi.n	8008308 <_scanf_float+0x318>
 800829a:	455e      	cmp	r6, fp
 800829c:	f67f aee8 	bls.w	8008070 <_scanf_float+0x80>
 80082a0:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 80082a4:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 80082a8:	463a      	mov	r2, r7
 80082aa:	4640      	mov	r0, r8
 80082ac:	4798      	blx	r3
 80082ae:	6923      	ldr	r3, [r4, #16]
 80082b0:	3b01      	subs	r3, #1
 80082b2:	6123      	str	r3, [r4, #16]
 80082b4:	e7f1      	b.n	800829a <_scanf_float+0x2aa>
 80082b6:	9802      	ldr	r0, [sp, #8]
 80082b8:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 80082bc:	f810 1d01 	ldrb.w	r1, [r0, #-1]!
 80082c0:	9002      	str	r0, [sp, #8]
 80082c2:	463a      	mov	r2, r7
 80082c4:	4640      	mov	r0, r8
 80082c6:	4798      	blx	r3
 80082c8:	6923      	ldr	r3, [r4, #16]
 80082ca:	3b01      	subs	r3, #1
 80082cc:	6123      	str	r3, [r4, #16]
 80082ce:	f10a 3aff 	add.w	sl, sl, #4294967295	; 0xffffffff
 80082d2:	fa5f fa8a 	uxtb.w	sl, sl
 80082d6:	f1ba 0f02 	cmp.w	sl, #2
 80082da:	d1ec      	bne.n	80082b6 <_scanf_float+0x2c6>
 80082dc:	3d03      	subs	r5, #3
 80082de:	b2ed      	uxtb	r5, r5
 80082e0:	1b76      	subs	r6, r6, r5
 80082e2:	6823      	ldr	r3, [r4, #0]
 80082e4:	05da      	lsls	r2, r3, #23
 80082e6:	d52f      	bpl.n	8008348 <_scanf_float+0x358>
 80082e8:	055b      	lsls	r3, r3, #21
 80082ea:	d510      	bpl.n	800830e <_scanf_float+0x31e>
 80082ec:	455e      	cmp	r6, fp
 80082ee:	f67f aebf 	bls.w	8008070 <_scanf_float+0x80>
 80082f2:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 80082f6:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 80082fa:	463a      	mov	r2, r7
 80082fc:	4640      	mov	r0, r8
 80082fe:	4798      	blx	r3
 8008300:	6923      	ldr	r3, [r4, #16]
 8008302:	3b01      	subs	r3, #1
 8008304:	6123      	str	r3, [r4, #16]
 8008306:	e7f1      	b.n	80082ec <_scanf_float+0x2fc>
 8008308:	46aa      	mov	sl, r5
 800830a:	9602      	str	r6, [sp, #8]
 800830c:	e7df      	b.n	80082ce <_scanf_float+0x2de>
 800830e:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 8008312:	6923      	ldr	r3, [r4, #16]
 8008314:	2965      	cmp	r1, #101	; 0x65
 8008316:	f103 33ff 	add.w	r3, r3, #4294967295	; 0xffffffff
 800831a:	f106 35ff 	add.w	r5, r6, #4294967295	; 0xffffffff
 800831e:	6123      	str	r3, [r4, #16]
 8008320:	d00c      	beq.n	800833c <_scanf_float+0x34c>
 8008322:	2945      	cmp	r1, #69	; 0x45
 8008324:	d00a      	beq.n	800833c <_scanf_float+0x34c>
 8008326:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800832a:	463a      	mov	r2, r7
 800832c:	4640      	mov	r0, r8
 800832e:	4798      	blx	r3
 8008330:	6923      	ldr	r3, [r4, #16]
 8008332:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 8008336:	3b01      	subs	r3, #1
 8008338:	1eb5      	subs	r5, r6, #2
 800833a:	6123      	str	r3, [r4, #16]
 800833c:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8008340:	463a      	mov	r2, r7
 8008342:	4640      	mov	r0, r8
 8008344:	4798      	blx	r3
 8008346:	462e      	mov	r6, r5
 8008348:	6825      	ldr	r5, [r4, #0]
 800834a:	f015 0510 	ands.w	r5, r5, #16
 800834e:	d158      	bne.n	8008402 <_scanf_float+0x412>
 8008350:	7035      	strb	r5, [r6, #0]
 8008352:	6823      	ldr	r3, [r4, #0]
 8008354:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8008358:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800835c:	d11c      	bne.n	8008398 <_scanf_float+0x3a8>
 800835e:	9b01      	ldr	r3, [sp, #4]
 8008360:	454b      	cmp	r3, r9
 8008362:	eba3 0209 	sub.w	r2, r3, r9
 8008366:	d124      	bne.n	80083b2 <_scanf_float+0x3c2>
 8008368:	2200      	movs	r2, #0
 800836a:	4659      	mov	r1, fp
 800836c:	4640      	mov	r0, r8
 800836e:	f002 fc73 	bl	800ac58 <_strtod_r>
 8008372:	9b03      	ldr	r3, [sp, #12]
 8008374:	6821      	ldr	r1, [r4, #0]
 8008376:	681b      	ldr	r3, [r3, #0]
 8008378:	f011 0f02 	tst.w	r1, #2
 800837c:	ec57 6b10 	vmov	r6, r7, d0
 8008380:	f103 0204 	add.w	r2, r3, #4
 8008384:	d020      	beq.n	80083c8 <_scanf_float+0x3d8>
 8008386:	9903      	ldr	r1, [sp, #12]
 8008388:	600a      	str	r2, [r1, #0]
 800838a:	681b      	ldr	r3, [r3, #0]
 800838c:	e9c3 6700 	strd	r6, r7, [r3]
 8008390:	68e3      	ldr	r3, [r4, #12]
 8008392:	3301      	adds	r3, #1
 8008394:	60e3      	str	r3, [r4, #12]
 8008396:	e66c      	b.n	8008072 <_scanf_float+0x82>
 8008398:	9b04      	ldr	r3, [sp, #16]
 800839a:	2b00      	cmp	r3, #0
 800839c:	d0e4      	beq.n	8008368 <_scanf_float+0x378>
 800839e:	9905      	ldr	r1, [sp, #20]
 80083a0:	230a      	movs	r3, #10
 80083a2:	462a      	mov	r2, r5
 80083a4:	3101      	adds	r1, #1
 80083a6:	4640      	mov	r0, r8
 80083a8:	f002 fcde 	bl	800ad68 <_strtol_r>
 80083ac:	9b04      	ldr	r3, [sp, #16]
 80083ae:	9e05      	ldr	r6, [sp, #20]
 80083b0:	1ac2      	subs	r2, r0, r3
 80083b2:	f204 136f 	addw	r3, r4, #367	; 0x16f
 80083b6:	429e      	cmp	r6, r3
 80083b8:	bf28      	it	cs
 80083ba:	f504 76b7 	addcs.w	r6, r4, #366	; 0x16e
 80083be:	4912      	ldr	r1, [pc, #72]	; (8008408 <_scanf_float+0x418>)
 80083c0:	4630      	mov	r0, r6
 80083c2:	f000 f91b 	bl	80085fc <siprintf>
 80083c6:	e7cf      	b.n	8008368 <_scanf_float+0x378>
 80083c8:	f011 0f04 	tst.w	r1, #4
 80083cc:	9903      	ldr	r1, [sp, #12]
 80083ce:	600a      	str	r2, [r1, #0]
 80083d0:	d1db      	bne.n	800838a <_scanf_float+0x39a>
 80083d2:	f8d3 8000 	ldr.w	r8, [r3]
 80083d6:	ee10 2a10 	vmov	r2, s0
 80083da:	ee10 0a10 	vmov	r0, s0
 80083de:	463b      	mov	r3, r7
 80083e0:	4639      	mov	r1, r7
 80083e2:	f7f8 fbab 	bl	8000b3c <__aeabi_dcmpun>
 80083e6:	b128      	cbz	r0, 80083f4 <_scanf_float+0x404>
 80083e8:	4808      	ldr	r0, [pc, #32]	; (800840c <_scanf_float+0x41c>)
 80083ea:	f000 f9f9 	bl	80087e0 <nanf>
 80083ee:	ed88 0a00 	vstr	s0, [r8]
 80083f2:	e7cd      	b.n	8008390 <_scanf_float+0x3a0>
 80083f4:	4630      	mov	r0, r6
 80083f6:	4639      	mov	r1, r7
 80083f8:	f7f8 fbfe 	bl	8000bf8 <__aeabi_d2f>
 80083fc:	f8c8 0000 	str.w	r0, [r8]
 8008400:	e7c6      	b.n	8008390 <_scanf_float+0x3a0>
 8008402:	2500      	movs	r5, #0
 8008404:	e635      	b.n	8008072 <_scanf_float+0x82>
 8008406:	bf00      	nop
 8008408:	0800c6cc 	.word	0x0800c6cc
 800840c:	0800ca5d 	.word	0x0800ca5d

08008410 <std>:
 8008410:	2300      	movs	r3, #0
 8008412:	b510      	push	{r4, lr}
 8008414:	4604      	mov	r4, r0
 8008416:	e9c0 3300 	strd	r3, r3, [r0]
 800841a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800841e:	6083      	str	r3, [r0, #8]
 8008420:	8181      	strh	r1, [r0, #12]
 8008422:	6643      	str	r3, [r0, #100]	; 0x64
 8008424:	81c2      	strh	r2, [r0, #14]
 8008426:	6183      	str	r3, [r0, #24]
 8008428:	4619      	mov	r1, r3
 800842a:	2208      	movs	r2, #8
 800842c:	305c      	adds	r0, #92	; 0x5c
 800842e:	f000 f948 	bl	80086c2 <memset>
 8008432:	4b0d      	ldr	r3, [pc, #52]	; (8008468 <std+0x58>)
 8008434:	6263      	str	r3, [r4, #36]	; 0x24
 8008436:	4b0d      	ldr	r3, [pc, #52]	; (800846c <std+0x5c>)
 8008438:	62a3      	str	r3, [r4, #40]	; 0x28
 800843a:	4b0d      	ldr	r3, [pc, #52]	; (8008470 <std+0x60>)
 800843c:	62e3      	str	r3, [r4, #44]	; 0x2c
 800843e:	4b0d      	ldr	r3, [pc, #52]	; (8008474 <std+0x64>)
 8008440:	6323      	str	r3, [r4, #48]	; 0x30
 8008442:	4b0d      	ldr	r3, [pc, #52]	; (8008478 <std+0x68>)
 8008444:	6224      	str	r4, [r4, #32]
 8008446:	429c      	cmp	r4, r3
 8008448:	d006      	beq.n	8008458 <std+0x48>
 800844a:	f103 0268 	add.w	r2, r3, #104	; 0x68
 800844e:	4294      	cmp	r4, r2
 8008450:	d002      	beq.n	8008458 <std+0x48>
 8008452:	33d0      	adds	r3, #208	; 0xd0
 8008454:	429c      	cmp	r4, r3
 8008456:	d105      	bne.n	8008464 <std+0x54>
 8008458:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800845c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008460:	f000 b9ac 	b.w	80087bc <__retarget_lock_init_recursive>
 8008464:	bd10      	pop	{r4, pc}
 8008466:	bf00      	nop
 8008468:	0800863d 	.word	0x0800863d
 800846c:	0800865f 	.word	0x0800865f
 8008470:	08008697 	.word	0x08008697
 8008474:	080086bb 	.word	0x080086bb
 8008478:	20000650 	.word	0x20000650

0800847c <stdio_exit_handler>:
 800847c:	4a02      	ldr	r2, [pc, #8]	; (8008488 <stdio_exit_handler+0xc>)
 800847e:	4903      	ldr	r1, [pc, #12]	; (800848c <stdio_exit_handler+0x10>)
 8008480:	4803      	ldr	r0, [pc, #12]	; (8008490 <stdio_exit_handler+0x14>)
 8008482:	f000 b869 	b.w	8008558 <_fwalk_sglue>
 8008486:	bf00      	nop
 8008488:	20000024 	.word	0x20000024
 800848c:	0800b129 	.word	0x0800b129
 8008490:	20000030 	.word	0x20000030

08008494 <cleanup_stdio>:
 8008494:	6841      	ldr	r1, [r0, #4]
 8008496:	4b0c      	ldr	r3, [pc, #48]	; (80084c8 <cleanup_stdio+0x34>)
 8008498:	4299      	cmp	r1, r3
 800849a:	b510      	push	{r4, lr}
 800849c:	4604      	mov	r4, r0
 800849e:	d001      	beq.n	80084a4 <cleanup_stdio+0x10>
 80084a0:	f002 fe42 	bl	800b128 <_fflush_r>
 80084a4:	68a1      	ldr	r1, [r4, #8]
 80084a6:	4b09      	ldr	r3, [pc, #36]	; (80084cc <cleanup_stdio+0x38>)
 80084a8:	4299      	cmp	r1, r3
 80084aa:	d002      	beq.n	80084b2 <cleanup_stdio+0x1e>
 80084ac:	4620      	mov	r0, r4
 80084ae:	f002 fe3b 	bl	800b128 <_fflush_r>
 80084b2:	68e1      	ldr	r1, [r4, #12]
 80084b4:	4b06      	ldr	r3, [pc, #24]	; (80084d0 <cleanup_stdio+0x3c>)
 80084b6:	4299      	cmp	r1, r3
 80084b8:	d004      	beq.n	80084c4 <cleanup_stdio+0x30>
 80084ba:	4620      	mov	r0, r4
 80084bc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80084c0:	f002 be32 	b.w	800b128 <_fflush_r>
 80084c4:	bd10      	pop	{r4, pc}
 80084c6:	bf00      	nop
 80084c8:	20000650 	.word	0x20000650
 80084cc:	200006b8 	.word	0x200006b8
 80084d0:	20000720 	.word	0x20000720

080084d4 <global_stdio_init.part.0>:
 80084d4:	b510      	push	{r4, lr}
 80084d6:	4b0b      	ldr	r3, [pc, #44]	; (8008504 <global_stdio_init.part.0+0x30>)
 80084d8:	4c0b      	ldr	r4, [pc, #44]	; (8008508 <global_stdio_init.part.0+0x34>)
 80084da:	4a0c      	ldr	r2, [pc, #48]	; (800850c <global_stdio_init.part.0+0x38>)
 80084dc:	601a      	str	r2, [r3, #0]
 80084de:	4620      	mov	r0, r4
 80084e0:	2200      	movs	r2, #0
 80084e2:	2104      	movs	r1, #4
 80084e4:	f7ff ff94 	bl	8008410 <std>
 80084e8:	f104 0068 	add.w	r0, r4, #104	; 0x68
 80084ec:	2201      	movs	r2, #1
 80084ee:	2109      	movs	r1, #9
 80084f0:	f7ff ff8e 	bl	8008410 <std>
 80084f4:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 80084f8:	2202      	movs	r2, #2
 80084fa:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80084fe:	2112      	movs	r1, #18
 8008500:	f7ff bf86 	b.w	8008410 <std>
 8008504:	20000788 	.word	0x20000788
 8008508:	20000650 	.word	0x20000650
 800850c:	0800847d 	.word	0x0800847d

08008510 <__sfp_lock_acquire>:
 8008510:	4801      	ldr	r0, [pc, #4]	; (8008518 <__sfp_lock_acquire+0x8>)
 8008512:	f000 b954 	b.w	80087be <__retarget_lock_acquire_recursive>
 8008516:	bf00      	nop
 8008518:	20000791 	.word	0x20000791

0800851c <__sfp_lock_release>:
 800851c:	4801      	ldr	r0, [pc, #4]	; (8008524 <__sfp_lock_release+0x8>)
 800851e:	f000 b94f 	b.w	80087c0 <__retarget_lock_release_recursive>
 8008522:	bf00      	nop
 8008524:	20000791 	.word	0x20000791

08008528 <__sinit>:
 8008528:	b510      	push	{r4, lr}
 800852a:	4604      	mov	r4, r0
 800852c:	f7ff fff0 	bl	8008510 <__sfp_lock_acquire>
 8008530:	6a23      	ldr	r3, [r4, #32]
 8008532:	b11b      	cbz	r3, 800853c <__sinit+0x14>
 8008534:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008538:	f7ff bff0 	b.w	800851c <__sfp_lock_release>
 800853c:	4b04      	ldr	r3, [pc, #16]	; (8008550 <__sinit+0x28>)
 800853e:	6223      	str	r3, [r4, #32]
 8008540:	4b04      	ldr	r3, [pc, #16]	; (8008554 <__sinit+0x2c>)
 8008542:	681b      	ldr	r3, [r3, #0]
 8008544:	2b00      	cmp	r3, #0
 8008546:	d1f5      	bne.n	8008534 <__sinit+0xc>
 8008548:	f7ff ffc4 	bl	80084d4 <global_stdio_init.part.0>
 800854c:	e7f2      	b.n	8008534 <__sinit+0xc>
 800854e:	bf00      	nop
 8008550:	08008495 	.word	0x08008495
 8008554:	20000788 	.word	0x20000788

08008558 <_fwalk_sglue>:
 8008558:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800855c:	4607      	mov	r7, r0
 800855e:	4688      	mov	r8, r1
 8008560:	4614      	mov	r4, r2
 8008562:	2600      	movs	r6, #0
 8008564:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8008568:	f1b9 0901 	subs.w	r9, r9, #1
 800856c:	d505      	bpl.n	800857a <_fwalk_sglue+0x22>
 800856e:	6824      	ldr	r4, [r4, #0]
 8008570:	2c00      	cmp	r4, #0
 8008572:	d1f7      	bne.n	8008564 <_fwalk_sglue+0xc>
 8008574:	4630      	mov	r0, r6
 8008576:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800857a:	89ab      	ldrh	r3, [r5, #12]
 800857c:	2b01      	cmp	r3, #1
 800857e:	d907      	bls.n	8008590 <_fwalk_sglue+0x38>
 8008580:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8008584:	3301      	adds	r3, #1
 8008586:	d003      	beq.n	8008590 <_fwalk_sglue+0x38>
 8008588:	4629      	mov	r1, r5
 800858a:	4638      	mov	r0, r7
 800858c:	47c0      	blx	r8
 800858e:	4306      	orrs	r6, r0
 8008590:	3568      	adds	r5, #104	; 0x68
 8008592:	e7e9      	b.n	8008568 <_fwalk_sglue+0x10>

08008594 <sniprintf>:
 8008594:	b40c      	push	{r2, r3}
 8008596:	b530      	push	{r4, r5, lr}
 8008598:	4b17      	ldr	r3, [pc, #92]	; (80085f8 <sniprintf+0x64>)
 800859a:	1e0c      	subs	r4, r1, #0
 800859c:	681d      	ldr	r5, [r3, #0]
 800859e:	b09d      	sub	sp, #116	; 0x74
 80085a0:	da08      	bge.n	80085b4 <sniprintf+0x20>
 80085a2:	238b      	movs	r3, #139	; 0x8b
 80085a4:	602b      	str	r3, [r5, #0]
 80085a6:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80085aa:	b01d      	add	sp, #116	; 0x74
 80085ac:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80085b0:	b002      	add	sp, #8
 80085b2:	4770      	bx	lr
 80085b4:	f44f 7302 	mov.w	r3, #520	; 0x208
 80085b8:	f8ad 3014 	strh.w	r3, [sp, #20]
 80085bc:	bf14      	ite	ne
 80085be:	f104 33ff 	addne.w	r3, r4, #4294967295	; 0xffffffff
 80085c2:	4623      	moveq	r3, r4
 80085c4:	9304      	str	r3, [sp, #16]
 80085c6:	9307      	str	r3, [sp, #28]
 80085c8:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80085cc:	9002      	str	r0, [sp, #8]
 80085ce:	9006      	str	r0, [sp, #24]
 80085d0:	f8ad 3016 	strh.w	r3, [sp, #22]
 80085d4:	9a20      	ldr	r2, [sp, #128]	; 0x80
 80085d6:	ab21      	add	r3, sp, #132	; 0x84
 80085d8:	a902      	add	r1, sp, #8
 80085da:	4628      	mov	r0, r5
 80085dc:	9301      	str	r3, [sp, #4]
 80085de:	f002 fc1f 	bl	800ae20 <_svfiprintf_r>
 80085e2:	1c43      	adds	r3, r0, #1
 80085e4:	bfbc      	itt	lt
 80085e6:	238b      	movlt	r3, #139	; 0x8b
 80085e8:	602b      	strlt	r3, [r5, #0]
 80085ea:	2c00      	cmp	r4, #0
 80085ec:	d0dd      	beq.n	80085aa <sniprintf+0x16>
 80085ee:	9b02      	ldr	r3, [sp, #8]
 80085f0:	2200      	movs	r2, #0
 80085f2:	701a      	strb	r2, [r3, #0]
 80085f4:	e7d9      	b.n	80085aa <sniprintf+0x16>
 80085f6:	bf00      	nop
 80085f8:	2000007c 	.word	0x2000007c

080085fc <siprintf>:
 80085fc:	b40e      	push	{r1, r2, r3}
 80085fe:	b500      	push	{lr}
 8008600:	b09c      	sub	sp, #112	; 0x70
 8008602:	ab1d      	add	r3, sp, #116	; 0x74
 8008604:	9002      	str	r0, [sp, #8]
 8008606:	9006      	str	r0, [sp, #24]
 8008608:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800860c:	4809      	ldr	r0, [pc, #36]	; (8008634 <siprintf+0x38>)
 800860e:	9107      	str	r1, [sp, #28]
 8008610:	9104      	str	r1, [sp, #16]
 8008612:	4909      	ldr	r1, [pc, #36]	; (8008638 <siprintf+0x3c>)
 8008614:	f853 2b04 	ldr.w	r2, [r3], #4
 8008618:	9105      	str	r1, [sp, #20]
 800861a:	6800      	ldr	r0, [r0, #0]
 800861c:	9301      	str	r3, [sp, #4]
 800861e:	a902      	add	r1, sp, #8
 8008620:	f002 fbfe 	bl	800ae20 <_svfiprintf_r>
 8008624:	9b02      	ldr	r3, [sp, #8]
 8008626:	2200      	movs	r2, #0
 8008628:	701a      	strb	r2, [r3, #0]
 800862a:	b01c      	add	sp, #112	; 0x70
 800862c:	f85d eb04 	ldr.w	lr, [sp], #4
 8008630:	b003      	add	sp, #12
 8008632:	4770      	bx	lr
 8008634:	2000007c 	.word	0x2000007c
 8008638:	ffff0208 	.word	0xffff0208

0800863c <__sread>:
 800863c:	b510      	push	{r4, lr}
 800863e:	460c      	mov	r4, r1
 8008640:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008644:	f000 f86c 	bl	8008720 <_read_r>
 8008648:	2800      	cmp	r0, #0
 800864a:	bfab      	itete	ge
 800864c:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800864e:	89a3      	ldrhlt	r3, [r4, #12]
 8008650:	181b      	addge	r3, r3, r0
 8008652:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8008656:	bfac      	ite	ge
 8008658:	6563      	strge	r3, [r4, #84]	; 0x54
 800865a:	81a3      	strhlt	r3, [r4, #12]
 800865c:	bd10      	pop	{r4, pc}

0800865e <__swrite>:
 800865e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008662:	461f      	mov	r7, r3
 8008664:	898b      	ldrh	r3, [r1, #12]
 8008666:	05db      	lsls	r3, r3, #23
 8008668:	4605      	mov	r5, r0
 800866a:	460c      	mov	r4, r1
 800866c:	4616      	mov	r6, r2
 800866e:	d505      	bpl.n	800867c <__swrite+0x1e>
 8008670:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008674:	2302      	movs	r3, #2
 8008676:	2200      	movs	r2, #0
 8008678:	f000 f840 	bl	80086fc <_lseek_r>
 800867c:	89a3      	ldrh	r3, [r4, #12]
 800867e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8008682:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8008686:	81a3      	strh	r3, [r4, #12]
 8008688:	4632      	mov	r2, r6
 800868a:	463b      	mov	r3, r7
 800868c:	4628      	mov	r0, r5
 800868e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8008692:	f000 b857 	b.w	8008744 <_write_r>

08008696 <__sseek>:
 8008696:	b510      	push	{r4, lr}
 8008698:	460c      	mov	r4, r1
 800869a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800869e:	f000 f82d 	bl	80086fc <_lseek_r>
 80086a2:	1c43      	adds	r3, r0, #1
 80086a4:	89a3      	ldrh	r3, [r4, #12]
 80086a6:	bf15      	itete	ne
 80086a8:	6560      	strne	r0, [r4, #84]	; 0x54
 80086aa:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 80086ae:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 80086b2:	81a3      	strheq	r3, [r4, #12]
 80086b4:	bf18      	it	ne
 80086b6:	81a3      	strhne	r3, [r4, #12]
 80086b8:	bd10      	pop	{r4, pc}

080086ba <__sclose>:
 80086ba:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80086be:	f000 b80d 	b.w	80086dc <_close_r>

080086c2 <memset>:
 80086c2:	4402      	add	r2, r0
 80086c4:	4603      	mov	r3, r0
 80086c6:	4293      	cmp	r3, r2
 80086c8:	d100      	bne.n	80086cc <memset+0xa>
 80086ca:	4770      	bx	lr
 80086cc:	f803 1b01 	strb.w	r1, [r3], #1
 80086d0:	e7f9      	b.n	80086c6 <memset+0x4>
	...

080086d4 <_localeconv_r>:
 80086d4:	4800      	ldr	r0, [pc, #0]	; (80086d8 <_localeconv_r+0x4>)
 80086d6:	4770      	bx	lr
 80086d8:	20000170 	.word	0x20000170

080086dc <_close_r>:
 80086dc:	b538      	push	{r3, r4, r5, lr}
 80086de:	4d06      	ldr	r5, [pc, #24]	; (80086f8 <_close_r+0x1c>)
 80086e0:	2300      	movs	r3, #0
 80086e2:	4604      	mov	r4, r0
 80086e4:	4608      	mov	r0, r1
 80086e6:	602b      	str	r3, [r5, #0]
 80086e8:	f7f9 fef3 	bl	80024d2 <_close>
 80086ec:	1c43      	adds	r3, r0, #1
 80086ee:	d102      	bne.n	80086f6 <_close_r+0x1a>
 80086f0:	682b      	ldr	r3, [r5, #0]
 80086f2:	b103      	cbz	r3, 80086f6 <_close_r+0x1a>
 80086f4:	6023      	str	r3, [r4, #0]
 80086f6:	bd38      	pop	{r3, r4, r5, pc}
 80086f8:	2000078c 	.word	0x2000078c

080086fc <_lseek_r>:
 80086fc:	b538      	push	{r3, r4, r5, lr}
 80086fe:	4d07      	ldr	r5, [pc, #28]	; (800871c <_lseek_r+0x20>)
 8008700:	4604      	mov	r4, r0
 8008702:	4608      	mov	r0, r1
 8008704:	4611      	mov	r1, r2
 8008706:	2200      	movs	r2, #0
 8008708:	602a      	str	r2, [r5, #0]
 800870a:	461a      	mov	r2, r3
 800870c:	f7f9 ff08 	bl	8002520 <_lseek>
 8008710:	1c43      	adds	r3, r0, #1
 8008712:	d102      	bne.n	800871a <_lseek_r+0x1e>
 8008714:	682b      	ldr	r3, [r5, #0]
 8008716:	b103      	cbz	r3, 800871a <_lseek_r+0x1e>
 8008718:	6023      	str	r3, [r4, #0]
 800871a:	bd38      	pop	{r3, r4, r5, pc}
 800871c:	2000078c 	.word	0x2000078c

08008720 <_read_r>:
 8008720:	b538      	push	{r3, r4, r5, lr}
 8008722:	4d07      	ldr	r5, [pc, #28]	; (8008740 <_read_r+0x20>)
 8008724:	4604      	mov	r4, r0
 8008726:	4608      	mov	r0, r1
 8008728:	4611      	mov	r1, r2
 800872a:	2200      	movs	r2, #0
 800872c:	602a      	str	r2, [r5, #0]
 800872e:	461a      	mov	r2, r3
 8008730:	f7f9 fe96 	bl	8002460 <_read>
 8008734:	1c43      	adds	r3, r0, #1
 8008736:	d102      	bne.n	800873e <_read_r+0x1e>
 8008738:	682b      	ldr	r3, [r5, #0]
 800873a:	b103      	cbz	r3, 800873e <_read_r+0x1e>
 800873c:	6023      	str	r3, [r4, #0]
 800873e:	bd38      	pop	{r3, r4, r5, pc}
 8008740:	2000078c 	.word	0x2000078c

08008744 <_write_r>:
 8008744:	b538      	push	{r3, r4, r5, lr}
 8008746:	4d07      	ldr	r5, [pc, #28]	; (8008764 <_write_r+0x20>)
 8008748:	4604      	mov	r4, r0
 800874a:	4608      	mov	r0, r1
 800874c:	4611      	mov	r1, r2
 800874e:	2200      	movs	r2, #0
 8008750:	602a      	str	r2, [r5, #0]
 8008752:	461a      	mov	r2, r3
 8008754:	f7f9 fea1 	bl	800249a <_write>
 8008758:	1c43      	adds	r3, r0, #1
 800875a:	d102      	bne.n	8008762 <_write_r+0x1e>
 800875c:	682b      	ldr	r3, [r5, #0]
 800875e:	b103      	cbz	r3, 8008762 <_write_r+0x1e>
 8008760:	6023      	str	r3, [r4, #0]
 8008762:	bd38      	pop	{r3, r4, r5, pc}
 8008764:	2000078c 	.word	0x2000078c

08008768 <__errno>:
 8008768:	4b01      	ldr	r3, [pc, #4]	; (8008770 <__errno+0x8>)
 800876a:	6818      	ldr	r0, [r3, #0]
 800876c:	4770      	bx	lr
 800876e:	bf00      	nop
 8008770:	2000007c 	.word	0x2000007c

08008774 <__libc_init_array>:
 8008774:	b570      	push	{r4, r5, r6, lr}
 8008776:	4d0d      	ldr	r5, [pc, #52]	; (80087ac <__libc_init_array+0x38>)
 8008778:	4c0d      	ldr	r4, [pc, #52]	; (80087b0 <__libc_init_array+0x3c>)
 800877a:	1b64      	subs	r4, r4, r5
 800877c:	10a4      	asrs	r4, r4, #2
 800877e:	2600      	movs	r6, #0
 8008780:	42a6      	cmp	r6, r4
 8008782:	d109      	bne.n	8008798 <__libc_init_array+0x24>
 8008784:	4d0b      	ldr	r5, [pc, #44]	; (80087b4 <__libc_init_array+0x40>)
 8008786:	4c0c      	ldr	r4, [pc, #48]	; (80087b8 <__libc_init_array+0x44>)
 8008788:	f003 fbd6 	bl	800bf38 <_init>
 800878c:	1b64      	subs	r4, r4, r5
 800878e:	10a4      	asrs	r4, r4, #2
 8008790:	2600      	movs	r6, #0
 8008792:	42a6      	cmp	r6, r4
 8008794:	d105      	bne.n	80087a2 <__libc_init_array+0x2e>
 8008796:	bd70      	pop	{r4, r5, r6, pc}
 8008798:	f855 3b04 	ldr.w	r3, [r5], #4
 800879c:	4798      	blx	r3
 800879e:	3601      	adds	r6, #1
 80087a0:	e7ee      	b.n	8008780 <__libc_init_array+0xc>
 80087a2:	f855 3b04 	ldr.w	r3, [r5], #4
 80087a6:	4798      	blx	r3
 80087a8:	3601      	adds	r6, #1
 80087aa:	e7f2      	b.n	8008792 <__libc_init_array+0x1e>
 80087ac:	0800cac8 	.word	0x0800cac8
 80087b0:	0800cac8 	.word	0x0800cac8
 80087b4:	0800cac8 	.word	0x0800cac8
 80087b8:	0800cacc 	.word	0x0800cacc

080087bc <__retarget_lock_init_recursive>:
 80087bc:	4770      	bx	lr

080087be <__retarget_lock_acquire_recursive>:
 80087be:	4770      	bx	lr

080087c0 <__retarget_lock_release_recursive>:
 80087c0:	4770      	bx	lr

080087c2 <memcpy>:
 80087c2:	440a      	add	r2, r1
 80087c4:	4291      	cmp	r1, r2
 80087c6:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 80087ca:	d100      	bne.n	80087ce <memcpy+0xc>
 80087cc:	4770      	bx	lr
 80087ce:	b510      	push	{r4, lr}
 80087d0:	f811 4b01 	ldrb.w	r4, [r1], #1
 80087d4:	f803 4f01 	strb.w	r4, [r3, #1]!
 80087d8:	4291      	cmp	r1, r2
 80087da:	d1f9      	bne.n	80087d0 <memcpy+0xe>
 80087dc:	bd10      	pop	{r4, pc}
	...

080087e0 <nanf>:
 80087e0:	ed9f 0a01 	vldr	s0, [pc, #4]	; 80087e8 <nanf+0x8>
 80087e4:	4770      	bx	lr
 80087e6:	bf00      	nop
 80087e8:	7fc00000 	.word	0x7fc00000

080087ec <quorem>:
 80087ec:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80087f0:	6903      	ldr	r3, [r0, #16]
 80087f2:	690c      	ldr	r4, [r1, #16]
 80087f4:	42a3      	cmp	r3, r4
 80087f6:	4607      	mov	r7, r0
 80087f8:	db7e      	blt.n	80088f8 <quorem+0x10c>
 80087fa:	3c01      	subs	r4, #1
 80087fc:	f101 0814 	add.w	r8, r1, #20
 8008800:	f100 0514 	add.w	r5, r0, #20
 8008804:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8008808:	9301      	str	r3, [sp, #4]
 800880a:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800880e:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8008812:	3301      	adds	r3, #1
 8008814:	429a      	cmp	r2, r3
 8008816:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 800881a:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800881e:	fbb2 f6f3 	udiv	r6, r2, r3
 8008822:	d331      	bcc.n	8008888 <quorem+0x9c>
 8008824:	f04f 0e00 	mov.w	lr, #0
 8008828:	4640      	mov	r0, r8
 800882a:	46ac      	mov	ip, r5
 800882c:	46f2      	mov	sl, lr
 800882e:	f850 2b04 	ldr.w	r2, [r0], #4
 8008832:	b293      	uxth	r3, r2
 8008834:	fb06 e303 	mla	r3, r6, r3, lr
 8008838:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800883c:	0c1a      	lsrs	r2, r3, #16
 800883e:	b29b      	uxth	r3, r3
 8008840:	ebaa 0303 	sub.w	r3, sl, r3
 8008844:	f8dc a000 	ldr.w	sl, [ip]
 8008848:	fa13 f38a 	uxtah	r3, r3, sl
 800884c:	fb06 220e 	mla	r2, r6, lr, r2
 8008850:	9300      	str	r3, [sp, #0]
 8008852:	9b00      	ldr	r3, [sp, #0]
 8008854:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8008858:	b292      	uxth	r2, r2
 800885a:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 800885e:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8008862:	f8bd 3000 	ldrh.w	r3, [sp]
 8008866:	4581      	cmp	r9, r0
 8008868:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800886c:	f84c 3b04 	str.w	r3, [ip], #4
 8008870:	ea4f 4a22 	mov.w	sl, r2, asr #16
 8008874:	d2db      	bcs.n	800882e <quorem+0x42>
 8008876:	f855 300b 	ldr.w	r3, [r5, fp]
 800887a:	b92b      	cbnz	r3, 8008888 <quorem+0x9c>
 800887c:	9b01      	ldr	r3, [sp, #4]
 800887e:	3b04      	subs	r3, #4
 8008880:	429d      	cmp	r5, r3
 8008882:	461a      	mov	r2, r3
 8008884:	d32c      	bcc.n	80088e0 <quorem+0xf4>
 8008886:	613c      	str	r4, [r7, #16]
 8008888:	4638      	mov	r0, r7
 800888a:	f001 f9f1 	bl	8009c70 <__mcmp>
 800888e:	2800      	cmp	r0, #0
 8008890:	db22      	blt.n	80088d8 <quorem+0xec>
 8008892:	3601      	adds	r6, #1
 8008894:	4629      	mov	r1, r5
 8008896:	2000      	movs	r0, #0
 8008898:	f858 2b04 	ldr.w	r2, [r8], #4
 800889c:	f8d1 c000 	ldr.w	ip, [r1]
 80088a0:	b293      	uxth	r3, r2
 80088a2:	1ac3      	subs	r3, r0, r3
 80088a4:	0c12      	lsrs	r2, r2, #16
 80088a6:	fa13 f38c 	uxtah	r3, r3, ip
 80088aa:	ebc2 421c 	rsb	r2, r2, ip, lsr #16
 80088ae:	eb02 4223 	add.w	r2, r2, r3, asr #16
 80088b2:	b29b      	uxth	r3, r3
 80088b4:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80088b8:	45c1      	cmp	r9, r8
 80088ba:	f841 3b04 	str.w	r3, [r1], #4
 80088be:	ea4f 4022 	mov.w	r0, r2, asr #16
 80088c2:	d2e9      	bcs.n	8008898 <quorem+0xac>
 80088c4:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80088c8:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80088cc:	b922      	cbnz	r2, 80088d8 <quorem+0xec>
 80088ce:	3b04      	subs	r3, #4
 80088d0:	429d      	cmp	r5, r3
 80088d2:	461a      	mov	r2, r3
 80088d4:	d30a      	bcc.n	80088ec <quorem+0x100>
 80088d6:	613c      	str	r4, [r7, #16]
 80088d8:	4630      	mov	r0, r6
 80088da:	b003      	add	sp, #12
 80088dc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80088e0:	6812      	ldr	r2, [r2, #0]
 80088e2:	3b04      	subs	r3, #4
 80088e4:	2a00      	cmp	r2, #0
 80088e6:	d1ce      	bne.n	8008886 <quorem+0x9a>
 80088e8:	3c01      	subs	r4, #1
 80088ea:	e7c9      	b.n	8008880 <quorem+0x94>
 80088ec:	6812      	ldr	r2, [r2, #0]
 80088ee:	3b04      	subs	r3, #4
 80088f0:	2a00      	cmp	r2, #0
 80088f2:	d1f0      	bne.n	80088d6 <quorem+0xea>
 80088f4:	3c01      	subs	r4, #1
 80088f6:	e7eb      	b.n	80088d0 <quorem+0xe4>
 80088f8:	2000      	movs	r0, #0
 80088fa:	e7ee      	b.n	80088da <quorem+0xee>
 80088fc:	0000      	movs	r0, r0
	...

08008900 <_dtoa_r>:
 8008900:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008904:	ed2d 8b04 	vpush	{d8-d9}
 8008908:	69c5      	ldr	r5, [r0, #28]
 800890a:	b093      	sub	sp, #76	; 0x4c
 800890c:	ed8d 0b02 	vstr	d0, [sp, #8]
 8008910:	ec57 6b10 	vmov	r6, r7, d0
 8008914:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 8008918:	9107      	str	r1, [sp, #28]
 800891a:	4604      	mov	r4, r0
 800891c:	920a      	str	r2, [sp, #40]	; 0x28
 800891e:	930d      	str	r3, [sp, #52]	; 0x34
 8008920:	b975      	cbnz	r5, 8008940 <_dtoa_r+0x40>
 8008922:	2010      	movs	r0, #16
 8008924:	f000 fe2a 	bl	800957c <malloc>
 8008928:	4602      	mov	r2, r0
 800892a:	61e0      	str	r0, [r4, #28]
 800892c:	b920      	cbnz	r0, 8008938 <_dtoa_r+0x38>
 800892e:	4bae      	ldr	r3, [pc, #696]	; (8008be8 <_dtoa_r+0x2e8>)
 8008930:	21ef      	movs	r1, #239	; 0xef
 8008932:	48ae      	ldr	r0, [pc, #696]	; (8008bec <_dtoa_r+0x2ec>)
 8008934:	f002 fc64 	bl	800b200 <__assert_func>
 8008938:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800893c:	6005      	str	r5, [r0, #0]
 800893e:	60c5      	str	r5, [r0, #12]
 8008940:	69e3      	ldr	r3, [r4, #28]
 8008942:	6819      	ldr	r1, [r3, #0]
 8008944:	b151      	cbz	r1, 800895c <_dtoa_r+0x5c>
 8008946:	685a      	ldr	r2, [r3, #4]
 8008948:	604a      	str	r2, [r1, #4]
 800894a:	2301      	movs	r3, #1
 800894c:	4093      	lsls	r3, r2
 800894e:	608b      	str	r3, [r1, #8]
 8008950:	4620      	mov	r0, r4
 8008952:	f000 ff07 	bl	8009764 <_Bfree>
 8008956:	69e3      	ldr	r3, [r4, #28]
 8008958:	2200      	movs	r2, #0
 800895a:	601a      	str	r2, [r3, #0]
 800895c:	1e3b      	subs	r3, r7, #0
 800895e:	bfbb      	ittet	lt
 8008960:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 8008964:	9303      	strlt	r3, [sp, #12]
 8008966:	2300      	movge	r3, #0
 8008968:	2201      	movlt	r2, #1
 800896a:	bfac      	ite	ge
 800896c:	f8c8 3000 	strge.w	r3, [r8]
 8008970:	f8c8 2000 	strlt.w	r2, [r8]
 8008974:	4b9e      	ldr	r3, [pc, #632]	; (8008bf0 <_dtoa_r+0x2f0>)
 8008976:	f8dd 800c 	ldr.w	r8, [sp, #12]
 800897a:	ea33 0308 	bics.w	r3, r3, r8
 800897e:	d11b      	bne.n	80089b8 <_dtoa_r+0xb8>
 8008980:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8008982:	f242 730f 	movw	r3, #9999	; 0x270f
 8008986:	6013      	str	r3, [r2, #0]
 8008988:	f3c8 0313 	ubfx	r3, r8, #0, #20
 800898c:	4333      	orrs	r3, r6
 800898e:	f000 8593 	beq.w	80094b8 <_dtoa_r+0xbb8>
 8008992:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8008994:	b963      	cbnz	r3, 80089b0 <_dtoa_r+0xb0>
 8008996:	4b97      	ldr	r3, [pc, #604]	; (8008bf4 <_dtoa_r+0x2f4>)
 8008998:	e027      	b.n	80089ea <_dtoa_r+0xea>
 800899a:	4b97      	ldr	r3, [pc, #604]	; (8008bf8 <_dtoa_r+0x2f8>)
 800899c:	9300      	str	r3, [sp, #0]
 800899e:	3308      	adds	r3, #8
 80089a0:	9a21      	ldr	r2, [sp, #132]	; 0x84
 80089a2:	6013      	str	r3, [r2, #0]
 80089a4:	9800      	ldr	r0, [sp, #0]
 80089a6:	b013      	add	sp, #76	; 0x4c
 80089a8:	ecbd 8b04 	vpop	{d8-d9}
 80089ac:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80089b0:	4b90      	ldr	r3, [pc, #576]	; (8008bf4 <_dtoa_r+0x2f4>)
 80089b2:	9300      	str	r3, [sp, #0]
 80089b4:	3303      	adds	r3, #3
 80089b6:	e7f3      	b.n	80089a0 <_dtoa_r+0xa0>
 80089b8:	ed9d 7b02 	vldr	d7, [sp, #8]
 80089bc:	2200      	movs	r2, #0
 80089be:	ec51 0b17 	vmov	r0, r1, d7
 80089c2:	eeb0 8a47 	vmov.f32	s16, s14
 80089c6:	eef0 8a67 	vmov.f32	s17, s15
 80089ca:	2300      	movs	r3, #0
 80089cc:	f7f8 f884 	bl	8000ad8 <__aeabi_dcmpeq>
 80089d0:	4681      	mov	r9, r0
 80089d2:	b160      	cbz	r0, 80089ee <_dtoa_r+0xee>
 80089d4:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 80089d6:	2301      	movs	r3, #1
 80089d8:	6013      	str	r3, [r2, #0]
 80089da:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80089dc:	2b00      	cmp	r3, #0
 80089de:	f000 8568 	beq.w	80094b2 <_dtoa_r+0xbb2>
 80089e2:	4b86      	ldr	r3, [pc, #536]	; (8008bfc <_dtoa_r+0x2fc>)
 80089e4:	9a21      	ldr	r2, [sp, #132]	; 0x84
 80089e6:	6013      	str	r3, [r2, #0]
 80089e8:	3b01      	subs	r3, #1
 80089ea:	9300      	str	r3, [sp, #0]
 80089ec:	e7da      	b.n	80089a4 <_dtoa_r+0xa4>
 80089ee:	aa10      	add	r2, sp, #64	; 0x40
 80089f0:	a911      	add	r1, sp, #68	; 0x44
 80089f2:	4620      	mov	r0, r4
 80089f4:	eeb0 0a48 	vmov.f32	s0, s16
 80089f8:	eef0 0a68 	vmov.f32	s1, s17
 80089fc:	f001 fa4e 	bl	8009e9c <__d2b>
 8008a00:	f3c8 550a 	ubfx	r5, r8, #20, #11
 8008a04:	4682      	mov	sl, r0
 8008a06:	2d00      	cmp	r5, #0
 8008a08:	d07f      	beq.n	8008b0a <_dtoa_r+0x20a>
 8008a0a:	ee18 3a90 	vmov	r3, s17
 8008a0e:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8008a12:	f043 537f 	orr.w	r3, r3, #1069547520	; 0x3fc00000
 8008a16:	ec51 0b18 	vmov	r0, r1, d8
 8008a1a:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 8008a1e:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 8008a22:	f8cd 9038 	str.w	r9, [sp, #56]	; 0x38
 8008a26:	4619      	mov	r1, r3
 8008a28:	2200      	movs	r2, #0
 8008a2a:	4b75      	ldr	r3, [pc, #468]	; (8008c00 <_dtoa_r+0x300>)
 8008a2c:	f7f7 fc34 	bl	8000298 <__aeabi_dsub>
 8008a30:	a367      	add	r3, pc, #412	; (adr r3, 8008bd0 <_dtoa_r+0x2d0>)
 8008a32:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008a36:	f7f7 fde7 	bl	8000608 <__aeabi_dmul>
 8008a3a:	a367      	add	r3, pc, #412	; (adr r3, 8008bd8 <_dtoa_r+0x2d8>)
 8008a3c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008a40:	f7f7 fc2c 	bl	800029c <__adddf3>
 8008a44:	4606      	mov	r6, r0
 8008a46:	4628      	mov	r0, r5
 8008a48:	460f      	mov	r7, r1
 8008a4a:	f7f7 fd73 	bl	8000534 <__aeabi_i2d>
 8008a4e:	a364      	add	r3, pc, #400	; (adr r3, 8008be0 <_dtoa_r+0x2e0>)
 8008a50:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008a54:	f7f7 fdd8 	bl	8000608 <__aeabi_dmul>
 8008a58:	4602      	mov	r2, r0
 8008a5a:	460b      	mov	r3, r1
 8008a5c:	4630      	mov	r0, r6
 8008a5e:	4639      	mov	r1, r7
 8008a60:	f7f7 fc1c 	bl	800029c <__adddf3>
 8008a64:	4606      	mov	r6, r0
 8008a66:	460f      	mov	r7, r1
 8008a68:	f7f8 f87e 	bl	8000b68 <__aeabi_d2iz>
 8008a6c:	2200      	movs	r2, #0
 8008a6e:	4683      	mov	fp, r0
 8008a70:	2300      	movs	r3, #0
 8008a72:	4630      	mov	r0, r6
 8008a74:	4639      	mov	r1, r7
 8008a76:	f7f8 f839 	bl	8000aec <__aeabi_dcmplt>
 8008a7a:	b148      	cbz	r0, 8008a90 <_dtoa_r+0x190>
 8008a7c:	4658      	mov	r0, fp
 8008a7e:	f7f7 fd59 	bl	8000534 <__aeabi_i2d>
 8008a82:	4632      	mov	r2, r6
 8008a84:	463b      	mov	r3, r7
 8008a86:	f7f8 f827 	bl	8000ad8 <__aeabi_dcmpeq>
 8008a8a:	b908      	cbnz	r0, 8008a90 <_dtoa_r+0x190>
 8008a8c:	f10b 3bff 	add.w	fp, fp, #4294967295	; 0xffffffff
 8008a90:	f1bb 0f16 	cmp.w	fp, #22
 8008a94:	d857      	bhi.n	8008b46 <_dtoa_r+0x246>
 8008a96:	4b5b      	ldr	r3, [pc, #364]	; (8008c04 <_dtoa_r+0x304>)
 8008a98:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 8008a9c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008aa0:	ec51 0b18 	vmov	r0, r1, d8
 8008aa4:	f7f8 f822 	bl	8000aec <__aeabi_dcmplt>
 8008aa8:	2800      	cmp	r0, #0
 8008aaa:	d04e      	beq.n	8008b4a <_dtoa_r+0x24a>
 8008aac:	f10b 3bff 	add.w	fp, fp, #4294967295	; 0xffffffff
 8008ab0:	2300      	movs	r3, #0
 8008ab2:	930c      	str	r3, [sp, #48]	; 0x30
 8008ab4:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8008ab6:	1b5b      	subs	r3, r3, r5
 8008ab8:	1e5a      	subs	r2, r3, #1
 8008aba:	bf45      	ittet	mi
 8008abc:	f1c3 0301 	rsbmi	r3, r3, #1
 8008ac0:	9305      	strmi	r3, [sp, #20]
 8008ac2:	2300      	movpl	r3, #0
 8008ac4:	2300      	movmi	r3, #0
 8008ac6:	9206      	str	r2, [sp, #24]
 8008ac8:	bf54      	ite	pl
 8008aca:	9305      	strpl	r3, [sp, #20]
 8008acc:	9306      	strmi	r3, [sp, #24]
 8008ace:	f1bb 0f00 	cmp.w	fp, #0
 8008ad2:	db3c      	blt.n	8008b4e <_dtoa_r+0x24e>
 8008ad4:	9b06      	ldr	r3, [sp, #24]
 8008ad6:	f8cd b02c 	str.w	fp, [sp, #44]	; 0x2c
 8008ada:	445b      	add	r3, fp
 8008adc:	9306      	str	r3, [sp, #24]
 8008ade:	2300      	movs	r3, #0
 8008ae0:	9308      	str	r3, [sp, #32]
 8008ae2:	9b07      	ldr	r3, [sp, #28]
 8008ae4:	2b09      	cmp	r3, #9
 8008ae6:	d868      	bhi.n	8008bba <_dtoa_r+0x2ba>
 8008ae8:	2b05      	cmp	r3, #5
 8008aea:	bfc4      	itt	gt
 8008aec:	3b04      	subgt	r3, #4
 8008aee:	9307      	strgt	r3, [sp, #28]
 8008af0:	9b07      	ldr	r3, [sp, #28]
 8008af2:	f1a3 0302 	sub.w	r3, r3, #2
 8008af6:	bfcc      	ite	gt
 8008af8:	2500      	movgt	r5, #0
 8008afa:	2501      	movle	r5, #1
 8008afc:	2b03      	cmp	r3, #3
 8008afe:	f200 8085 	bhi.w	8008c0c <_dtoa_r+0x30c>
 8008b02:	e8df f003 	tbb	[pc, r3]
 8008b06:	3b2e      	.short	0x3b2e
 8008b08:	5839      	.short	0x5839
 8008b0a:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 8008b0e:	441d      	add	r5, r3
 8008b10:	f205 4332 	addw	r3, r5, #1074	; 0x432
 8008b14:	2b20      	cmp	r3, #32
 8008b16:	bfc1      	itttt	gt
 8008b18:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 8008b1c:	fa08 f803 	lslgt.w	r8, r8, r3
 8008b20:	f205 4312 	addwgt	r3, r5, #1042	; 0x412
 8008b24:	fa26 f303 	lsrgt.w	r3, r6, r3
 8008b28:	bfd6      	itet	le
 8008b2a:	f1c3 0320 	rsble	r3, r3, #32
 8008b2e:	ea48 0003 	orrgt.w	r0, r8, r3
 8008b32:	fa06 f003 	lslle.w	r0, r6, r3
 8008b36:	f7f7 fced 	bl	8000514 <__aeabi_ui2d>
 8008b3a:	2201      	movs	r2, #1
 8008b3c:	f1a1 73f8 	sub.w	r3, r1, #32505856	; 0x1f00000
 8008b40:	3d01      	subs	r5, #1
 8008b42:	920e      	str	r2, [sp, #56]	; 0x38
 8008b44:	e76f      	b.n	8008a26 <_dtoa_r+0x126>
 8008b46:	2301      	movs	r3, #1
 8008b48:	e7b3      	b.n	8008ab2 <_dtoa_r+0x1b2>
 8008b4a:	900c      	str	r0, [sp, #48]	; 0x30
 8008b4c:	e7b2      	b.n	8008ab4 <_dtoa_r+0x1b4>
 8008b4e:	9b05      	ldr	r3, [sp, #20]
 8008b50:	eba3 030b 	sub.w	r3, r3, fp
 8008b54:	9305      	str	r3, [sp, #20]
 8008b56:	f1cb 0300 	rsb	r3, fp, #0
 8008b5a:	9308      	str	r3, [sp, #32]
 8008b5c:	2300      	movs	r3, #0
 8008b5e:	930b      	str	r3, [sp, #44]	; 0x2c
 8008b60:	e7bf      	b.n	8008ae2 <_dtoa_r+0x1e2>
 8008b62:	2300      	movs	r3, #0
 8008b64:	9309      	str	r3, [sp, #36]	; 0x24
 8008b66:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008b68:	2b00      	cmp	r3, #0
 8008b6a:	dc52      	bgt.n	8008c12 <_dtoa_r+0x312>
 8008b6c:	2301      	movs	r3, #1
 8008b6e:	9301      	str	r3, [sp, #4]
 8008b70:	9304      	str	r3, [sp, #16]
 8008b72:	461a      	mov	r2, r3
 8008b74:	920a      	str	r2, [sp, #40]	; 0x28
 8008b76:	e00b      	b.n	8008b90 <_dtoa_r+0x290>
 8008b78:	2301      	movs	r3, #1
 8008b7a:	e7f3      	b.n	8008b64 <_dtoa_r+0x264>
 8008b7c:	2300      	movs	r3, #0
 8008b7e:	9309      	str	r3, [sp, #36]	; 0x24
 8008b80:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008b82:	445b      	add	r3, fp
 8008b84:	9301      	str	r3, [sp, #4]
 8008b86:	3301      	adds	r3, #1
 8008b88:	2b01      	cmp	r3, #1
 8008b8a:	9304      	str	r3, [sp, #16]
 8008b8c:	bfb8      	it	lt
 8008b8e:	2301      	movlt	r3, #1
 8008b90:	69e0      	ldr	r0, [r4, #28]
 8008b92:	2100      	movs	r1, #0
 8008b94:	2204      	movs	r2, #4
 8008b96:	f102 0614 	add.w	r6, r2, #20
 8008b9a:	429e      	cmp	r6, r3
 8008b9c:	d93d      	bls.n	8008c1a <_dtoa_r+0x31a>
 8008b9e:	6041      	str	r1, [r0, #4]
 8008ba0:	4620      	mov	r0, r4
 8008ba2:	f000 fd9f 	bl	80096e4 <_Balloc>
 8008ba6:	9000      	str	r0, [sp, #0]
 8008ba8:	2800      	cmp	r0, #0
 8008baa:	d139      	bne.n	8008c20 <_dtoa_r+0x320>
 8008bac:	4b16      	ldr	r3, [pc, #88]	; (8008c08 <_dtoa_r+0x308>)
 8008bae:	4602      	mov	r2, r0
 8008bb0:	f240 11af 	movw	r1, #431	; 0x1af
 8008bb4:	e6bd      	b.n	8008932 <_dtoa_r+0x32>
 8008bb6:	2301      	movs	r3, #1
 8008bb8:	e7e1      	b.n	8008b7e <_dtoa_r+0x27e>
 8008bba:	2501      	movs	r5, #1
 8008bbc:	2300      	movs	r3, #0
 8008bbe:	9307      	str	r3, [sp, #28]
 8008bc0:	9509      	str	r5, [sp, #36]	; 0x24
 8008bc2:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8008bc6:	9301      	str	r3, [sp, #4]
 8008bc8:	9304      	str	r3, [sp, #16]
 8008bca:	2200      	movs	r2, #0
 8008bcc:	2312      	movs	r3, #18
 8008bce:	e7d1      	b.n	8008b74 <_dtoa_r+0x274>
 8008bd0:	636f4361 	.word	0x636f4361
 8008bd4:	3fd287a7 	.word	0x3fd287a7
 8008bd8:	8b60c8b3 	.word	0x8b60c8b3
 8008bdc:	3fc68a28 	.word	0x3fc68a28
 8008be0:	509f79fb 	.word	0x509f79fb
 8008be4:	3fd34413 	.word	0x3fd34413
 8008be8:	0800c6de 	.word	0x0800c6de
 8008bec:	0800c6f5 	.word	0x0800c6f5
 8008bf0:	7ff00000 	.word	0x7ff00000
 8008bf4:	0800c6da 	.word	0x0800c6da
 8008bf8:	0800c6d1 	.word	0x0800c6d1
 8008bfc:	0800c6a9 	.word	0x0800c6a9
 8008c00:	3ff80000 	.word	0x3ff80000
 8008c04:	0800c7e0 	.word	0x0800c7e0
 8008c08:	0800c74d 	.word	0x0800c74d
 8008c0c:	2301      	movs	r3, #1
 8008c0e:	9309      	str	r3, [sp, #36]	; 0x24
 8008c10:	e7d7      	b.n	8008bc2 <_dtoa_r+0x2c2>
 8008c12:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008c14:	9301      	str	r3, [sp, #4]
 8008c16:	9304      	str	r3, [sp, #16]
 8008c18:	e7ba      	b.n	8008b90 <_dtoa_r+0x290>
 8008c1a:	3101      	adds	r1, #1
 8008c1c:	0052      	lsls	r2, r2, #1
 8008c1e:	e7ba      	b.n	8008b96 <_dtoa_r+0x296>
 8008c20:	69e3      	ldr	r3, [r4, #28]
 8008c22:	9a00      	ldr	r2, [sp, #0]
 8008c24:	601a      	str	r2, [r3, #0]
 8008c26:	9b04      	ldr	r3, [sp, #16]
 8008c28:	2b0e      	cmp	r3, #14
 8008c2a:	f200 80a8 	bhi.w	8008d7e <_dtoa_r+0x47e>
 8008c2e:	2d00      	cmp	r5, #0
 8008c30:	f000 80a5 	beq.w	8008d7e <_dtoa_r+0x47e>
 8008c34:	f1bb 0f00 	cmp.w	fp, #0
 8008c38:	dd38      	ble.n	8008cac <_dtoa_r+0x3ac>
 8008c3a:	4bc0      	ldr	r3, [pc, #768]	; (8008f3c <_dtoa_r+0x63c>)
 8008c3c:	f00b 020f 	and.w	r2, fp, #15
 8008c40:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8008c44:	f41b 7f80 	tst.w	fp, #256	; 0x100
 8008c48:	e9d3 6700 	ldrd	r6, r7, [r3]
 8008c4c:	ea4f 182b 	mov.w	r8, fp, asr #4
 8008c50:	d019      	beq.n	8008c86 <_dtoa_r+0x386>
 8008c52:	4bbb      	ldr	r3, [pc, #748]	; (8008f40 <_dtoa_r+0x640>)
 8008c54:	ec51 0b18 	vmov	r0, r1, d8
 8008c58:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8008c5c:	f7f7 fdfe 	bl	800085c <__aeabi_ddiv>
 8008c60:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8008c64:	f008 080f 	and.w	r8, r8, #15
 8008c68:	2503      	movs	r5, #3
 8008c6a:	f8df 92d4 	ldr.w	r9, [pc, #724]	; 8008f40 <_dtoa_r+0x640>
 8008c6e:	f1b8 0f00 	cmp.w	r8, #0
 8008c72:	d10a      	bne.n	8008c8a <_dtoa_r+0x38a>
 8008c74:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8008c78:	4632      	mov	r2, r6
 8008c7a:	463b      	mov	r3, r7
 8008c7c:	f7f7 fdee 	bl	800085c <__aeabi_ddiv>
 8008c80:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8008c84:	e02b      	b.n	8008cde <_dtoa_r+0x3de>
 8008c86:	2502      	movs	r5, #2
 8008c88:	e7ef      	b.n	8008c6a <_dtoa_r+0x36a>
 8008c8a:	f018 0f01 	tst.w	r8, #1
 8008c8e:	d008      	beq.n	8008ca2 <_dtoa_r+0x3a2>
 8008c90:	4630      	mov	r0, r6
 8008c92:	4639      	mov	r1, r7
 8008c94:	e9d9 2300 	ldrd	r2, r3, [r9]
 8008c98:	f7f7 fcb6 	bl	8000608 <__aeabi_dmul>
 8008c9c:	3501      	adds	r5, #1
 8008c9e:	4606      	mov	r6, r0
 8008ca0:	460f      	mov	r7, r1
 8008ca2:	ea4f 0868 	mov.w	r8, r8, asr #1
 8008ca6:	f109 0908 	add.w	r9, r9, #8
 8008caa:	e7e0      	b.n	8008c6e <_dtoa_r+0x36e>
 8008cac:	f000 809f 	beq.w	8008dee <_dtoa_r+0x4ee>
 8008cb0:	f1cb 0600 	rsb	r6, fp, #0
 8008cb4:	4ba1      	ldr	r3, [pc, #644]	; (8008f3c <_dtoa_r+0x63c>)
 8008cb6:	4fa2      	ldr	r7, [pc, #648]	; (8008f40 <_dtoa_r+0x640>)
 8008cb8:	f006 020f 	and.w	r2, r6, #15
 8008cbc:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8008cc0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008cc4:	ec51 0b18 	vmov	r0, r1, d8
 8008cc8:	f7f7 fc9e 	bl	8000608 <__aeabi_dmul>
 8008ccc:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8008cd0:	1136      	asrs	r6, r6, #4
 8008cd2:	2300      	movs	r3, #0
 8008cd4:	2502      	movs	r5, #2
 8008cd6:	2e00      	cmp	r6, #0
 8008cd8:	d17e      	bne.n	8008dd8 <_dtoa_r+0x4d8>
 8008cda:	2b00      	cmp	r3, #0
 8008cdc:	d1d0      	bne.n	8008c80 <_dtoa_r+0x380>
 8008cde:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8008ce0:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 8008ce4:	2b00      	cmp	r3, #0
 8008ce6:	f000 8084 	beq.w	8008df2 <_dtoa_r+0x4f2>
 8008cea:	4b96      	ldr	r3, [pc, #600]	; (8008f44 <_dtoa_r+0x644>)
 8008cec:	2200      	movs	r2, #0
 8008cee:	4640      	mov	r0, r8
 8008cf0:	4649      	mov	r1, r9
 8008cf2:	f7f7 fefb 	bl	8000aec <__aeabi_dcmplt>
 8008cf6:	2800      	cmp	r0, #0
 8008cf8:	d07b      	beq.n	8008df2 <_dtoa_r+0x4f2>
 8008cfa:	9b04      	ldr	r3, [sp, #16]
 8008cfc:	2b00      	cmp	r3, #0
 8008cfe:	d078      	beq.n	8008df2 <_dtoa_r+0x4f2>
 8008d00:	9b01      	ldr	r3, [sp, #4]
 8008d02:	2b00      	cmp	r3, #0
 8008d04:	dd39      	ble.n	8008d7a <_dtoa_r+0x47a>
 8008d06:	4b90      	ldr	r3, [pc, #576]	; (8008f48 <_dtoa_r+0x648>)
 8008d08:	2200      	movs	r2, #0
 8008d0a:	4640      	mov	r0, r8
 8008d0c:	4649      	mov	r1, r9
 8008d0e:	f7f7 fc7b 	bl	8000608 <__aeabi_dmul>
 8008d12:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8008d16:	9e01      	ldr	r6, [sp, #4]
 8008d18:	f10b 37ff 	add.w	r7, fp, #4294967295	; 0xffffffff
 8008d1c:	3501      	adds	r5, #1
 8008d1e:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 8008d22:	4628      	mov	r0, r5
 8008d24:	f7f7 fc06 	bl	8000534 <__aeabi_i2d>
 8008d28:	4642      	mov	r2, r8
 8008d2a:	464b      	mov	r3, r9
 8008d2c:	f7f7 fc6c 	bl	8000608 <__aeabi_dmul>
 8008d30:	4b86      	ldr	r3, [pc, #536]	; (8008f4c <_dtoa_r+0x64c>)
 8008d32:	2200      	movs	r2, #0
 8008d34:	f7f7 fab2 	bl	800029c <__adddf3>
 8008d38:	f1a1 7350 	sub.w	r3, r1, #54525952	; 0x3400000
 8008d3c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8008d40:	9303      	str	r3, [sp, #12]
 8008d42:	2e00      	cmp	r6, #0
 8008d44:	d158      	bne.n	8008df8 <_dtoa_r+0x4f8>
 8008d46:	4b82      	ldr	r3, [pc, #520]	; (8008f50 <_dtoa_r+0x650>)
 8008d48:	2200      	movs	r2, #0
 8008d4a:	4640      	mov	r0, r8
 8008d4c:	4649      	mov	r1, r9
 8008d4e:	f7f7 faa3 	bl	8000298 <__aeabi_dsub>
 8008d52:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8008d56:	4680      	mov	r8, r0
 8008d58:	4689      	mov	r9, r1
 8008d5a:	f7f7 fee5 	bl	8000b28 <__aeabi_dcmpgt>
 8008d5e:	2800      	cmp	r0, #0
 8008d60:	f040 8296 	bne.w	8009290 <_dtoa_r+0x990>
 8008d64:	e9dd 2102 	ldrd	r2, r1, [sp, #8]
 8008d68:	4640      	mov	r0, r8
 8008d6a:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8008d6e:	4649      	mov	r1, r9
 8008d70:	f7f7 febc 	bl	8000aec <__aeabi_dcmplt>
 8008d74:	2800      	cmp	r0, #0
 8008d76:	f040 8289 	bne.w	800928c <_dtoa_r+0x98c>
 8008d7a:	ed8d 8b02 	vstr	d8, [sp, #8]
 8008d7e:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8008d80:	2b00      	cmp	r3, #0
 8008d82:	f2c0 814e 	blt.w	8009022 <_dtoa_r+0x722>
 8008d86:	f1bb 0f0e 	cmp.w	fp, #14
 8008d8a:	f300 814a 	bgt.w	8009022 <_dtoa_r+0x722>
 8008d8e:	4b6b      	ldr	r3, [pc, #428]	; (8008f3c <_dtoa_r+0x63c>)
 8008d90:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 8008d94:	e9d3 8900 	ldrd	r8, r9, [r3]
 8008d98:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008d9a:	2b00      	cmp	r3, #0
 8008d9c:	f280 80dc 	bge.w	8008f58 <_dtoa_r+0x658>
 8008da0:	9b04      	ldr	r3, [sp, #16]
 8008da2:	2b00      	cmp	r3, #0
 8008da4:	f300 80d8 	bgt.w	8008f58 <_dtoa_r+0x658>
 8008da8:	f040 826f 	bne.w	800928a <_dtoa_r+0x98a>
 8008dac:	4b68      	ldr	r3, [pc, #416]	; (8008f50 <_dtoa_r+0x650>)
 8008dae:	2200      	movs	r2, #0
 8008db0:	4640      	mov	r0, r8
 8008db2:	4649      	mov	r1, r9
 8008db4:	f7f7 fc28 	bl	8000608 <__aeabi_dmul>
 8008db8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8008dbc:	f7f7 feaa 	bl	8000b14 <__aeabi_dcmpge>
 8008dc0:	9e04      	ldr	r6, [sp, #16]
 8008dc2:	4637      	mov	r7, r6
 8008dc4:	2800      	cmp	r0, #0
 8008dc6:	f040 8245 	bne.w	8009254 <_dtoa_r+0x954>
 8008dca:	9d00      	ldr	r5, [sp, #0]
 8008dcc:	2331      	movs	r3, #49	; 0x31
 8008dce:	f805 3b01 	strb.w	r3, [r5], #1
 8008dd2:	f10b 0b01 	add.w	fp, fp, #1
 8008dd6:	e241      	b.n	800925c <_dtoa_r+0x95c>
 8008dd8:	07f2      	lsls	r2, r6, #31
 8008dda:	d505      	bpl.n	8008de8 <_dtoa_r+0x4e8>
 8008ddc:	e9d7 2300 	ldrd	r2, r3, [r7]
 8008de0:	f7f7 fc12 	bl	8000608 <__aeabi_dmul>
 8008de4:	3501      	adds	r5, #1
 8008de6:	2301      	movs	r3, #1
 8008de8:	1076      	asrs	r6, r6, #1
 8008dea:	3708      	adds	r7, #8
 8008dec:	e773      	b.n	8008cd6 <_dtoa_r+0x3d6>
 8008dee:	2502      	movs	r5, #2
 8008df0:	e775      	b.n	8008cde <_dtoa_r+0x3de>
 8008df2:	9e04      	ldr	r6, [sp, #16]
 8008df4:	465f      	mov	r7, fp
 8008df6:	e792      	b.n	8008d1e <_dtoa_r+0x41e>
 8008df8:	9900      	ldr	r1, [sp, #0]
 8008dfa:	4b50      	ldr	r3, [pc, #320]	; (8008f3c <_dtoa_r+0x63c>)
 8008dfc:	ed9d 7b02 	vldr	d7, [sp, #8]
 8008e00:	4431      	add	r1, r6
 8008e02:	9102      	str	r1, [sp, #8]
 8008e04:	9909      	ldr	r1, [sp, #36]	; 0x24
 8008e06:	eeb0 9a47 	vmov.f32	s18, s14
 8008e0a:	eef0 9a67 	vmov.f32	s19, s15
 8008e0e:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 8008e12:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8008e16:	2900      	cmp	r1, #0
 8008e18:	d044      	beq.n	8008ea4 <_dtoa_r+0x5a4>
 8008e1a:	494e      	ldr	r1, [pc, #312]	; (8008f54 <_dtoa_r+0x654>)
 8008e1c:	2000      	movs	r0, #0
 8008e1e:	f7f7 fd1d 	bl	800085c <__aeabi_ddiv>
 8008e22:	ec53 2b19 	vmov	r2, r3, d9
 8008e26:	f7f7 fa37 	bl	8000298 <__aeabi_dsub>
 8008e2a:	9d00      	ldr	r5, [sp, #0]
 8008e2c:	ec41 0b19 	vmov	d9, r0, r1
 8008e30:	4649      	mov	r1, r9
 8008e32:	4640      	mov	r0, r8
 8008e34:	f7f7 fe98 	bl	8000b68 <__aeabi_d2iz>
 8008e38:	4606      	mov	r6, r0
 8008e3a:	f7f7 fb7b 	bl	8000534 <__aeabi_i2d>
 8008e3e:	4602      	mov	r2, r0
 8008e40:	460b      	mov	r3, r1
 8008e42:	4640      	mov	r0, r8
 8008e44:	4649      	mov	r1, r9
 8008e46:	f7f7 fa27 	bl	8000298 <__aeabi_dsub>
 8008e4a:	3630      	adds	r6, #48	; 0x30
 8008e4c:	f805 6b01 	strb.w	r6, [r5], #1
 8008e50:	ec53 2b19 	vmov	r2, r3, d9
 8008e54:	4680      	mov	r8, r0
 8008e56:	4689      	mov	r9, r1
 8008e58:	f7f7 fe48 	bl	8000aec <__aeabi_dcmplt>
 8008e5c:	2800      	cmp	r0, #0
 8008e5e:	d164      	bne.n	8008f2a <_dtoa_r+0x62a>
 8008e60:	4642      	mov	r2, r8
 8008e62:	464b      	mov	r3, r9
 8008e64:	4937      	ldr	r1, [pc, #220]	; (8008f44 <_dtoa_r+0x644>)
 8008e66:	2000      	movs	r0, #0
 8008e68:	f7f7 fa16 	bl	8000298 <__aeabi_dsub>
 8008e6c:	ec53 2b19 	vmov	r2, r3, d9
 8008e70:	f7f7 fe3c 	bl	8000aec <__aeabi_dcmplt>
 8008e74:	2800      	cmp	r0, #0
 8008e76:	f040 80b6 	bne.w	8008fe6 <_dtoa_r+0x6e6>
 8008e7a:	9b02      	ldr	r3, [sp, #8]
 8008e7c:	429d      	cmp	r5, r3
 8008e7e:	f43f af7c 	beq.w	8008d7a <_dtoa_r+0x47a>
 8008e82:	4b31      	ldr	r3, [pc, #196]	; (8008f48 <_dtoa_r+0x648>)
 8008e84:	ec51 0b19 	vmov	r0, r1, d9
 8008e88:	2200      	movs	r2, #0
 8008e8a:	f7f7 fbbd 	bl	8000608 <__aeabi_dmul>
 8008e8e:	4b2e      	ldr	r3, [pc, #184]	; (8008f48 <_dtoa_r+0x648>)
 8008e90:	ec41 0b19 	vmov	d9, r0, r1
 8008e94:	2200      	movs	r2, #0
 8008e96:	4640      	mov	r0, r8
 8008e98:	4649      	mov	r1, r9
 8008e9a:	f7f7 fbb5 	bl	8000608 <__aeabi_dmul>
 8008e9e:	4680      	mov	r8, r0
 8008ea0:	4689      	mov	r9, r1
 8008ea2:	e7c5      	b.n	8008e30 <_dtoa_r+0x530>
 8008ea4:	ec51 0b17 	vmov	r0, r1, d7
 8008ea8:	f7f7 fbae 	bl	8000608 <__aeabi_dmul>
 8008eac:	9b02      	ldr	r3, [sp, #8]
 8008eae:	9d00      	ldr	r5, [sp, #0]
 8008eb0:	930f      	str	r3, [sp, #60]	; 0x3c
 8008eb2:	ec41 0b19 	vmov	d9, r0, r1
 8008eb6:	4649      	mov	r1, r9
 8008eb8:	4640      	mov	r0, r8
 8008eba:	f7f7 fe55 	bl	8000b68 <__aeabi_d2iz>
 8008ebe:	4606      	mov	r6, r0
 8008ec0:	f7f7 fb38 	bl	8000534 <__aeabi_i2d>
 8008ec4:	3630      	adds	r6, #48	; 0x30
 8008ec6:	4602      	mov	r2, r0
 8008ec8:	460b      	mov	r3, r1
 8008eca:	4640      	mov	r0, r8
 8008ecc:	4649      	mov	r1, r9
 8008ece:	f7f7 f9e3 	bl	8000298 <__aeabi_dsub>
 8008ed2:	f805 6b01 	strb.w	r6, [r5], #1
 8008ed6:	9b02      	ldr	r3, [sp, #8]
 8008ed8:	429d      	cmp	r5, r3
 8008eda:	4680      	mov	r8, r0
 8008edc:	4689      	mov	r9, r1
 8008ede:	f04f 0200 	mov.w	r2, #0
 8008ee2:	d124      	bne.n	8008f2e <_dtoa_r+0x62e>
 8008ee4:	4b1b      	ldr	r3, [pc, #108]	; (8008f54 <_dtoa_r+0x654>)
 8008ee6:	ec51 0b19 	vmov	r0, r1, d9
 8008eea:	f7f7 f9d7 	bl	800029c <__adddf3>
 8008eee:	4602      	mov	r2, r0
 8008ef0:	460b      	mov	r3, r1
 8008ef2:	4640      	mov	r0, r8
 8008ef4:	4649      	mov	r1, r9
 8008ef6:	f7f7 fe17 	bl	8000b28 <__aeabi_dcmpgt>
 8008efa:	2800      	cmp	r0, #0
 8008efc:	d173      	bne.n	8008fe6 <_dtoa_r+0x6e6>
 8008efe:	ec53 2b19 	vmov	r2, r3, d9
 8008f02:	4914      	ldr	r1, [pc, #80]	; (8008f54 <_dtoa_r+0x654>)
 8008f04:	2000      	movs	r0, #0
 8008f06:	f7f7 f9c7 	bl	8000298 <__aeabi_dsub>
 8008f0a:	4602      	mov	r2, r0
 8008f0c:	460b      	mov	r3, r1
 8008f0e:	4640      	mov	r0, r8
 8008f10:	4649      	mov	r1, r9
 8008f12:	f7f7 fdeb 	bl	8000aec <__aeabi_dcmplt>
 8008f16:	2800      	cmp	r0, #0
 8008f18:	f43f af2f 	beq.w	8008d7a <_dtoa_r+0x47a>
 8008f1c:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 8008f1e:	1e6b      	subs	r3, r5, #1
 8008f20:	930f      	str	r3, [sp, #60]	; 0x3c
 8008f22:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8008f26:	2b30      	cmp	r3, #48	; 0x30
 8008f28:	d0f8      	beq.n	8008f1c <_dtoa_r+0x61c>
 8008f2a:	46bb      	mov	fp, r7
 8008f2c:	e04a      	b.n	8008fc4 <_dtoa_r+0x6c4>
 8008f2e:	4b06      	ldr	r3, [pc, #24]	; (8008f48 <_dtoa_r+0x648>)
 8008f30:	f7f7 fb6a 	bl	8000608 <__aeabi_dmul>
 8008f34:	4680      	mov	r8, r0
 8008f36:	4689      	mov	r9, r1
 8008f38:	e7bd      	b.n	8008eb6 <_dtoa_r+0x5b6>
 8008f3a:	bf00      	nop
 8008f3c:	0800c7e0 	.word	0x0800c7e0
 8008f40:	0800c7b8 	.word	0x0800c7b8
 8008f44:	3ff00000 	.word	0x3ff00000
 8008f48:	40240000 	.word	0x40240000
 8008f4c:	401c0000 	.word	0x401c0000
 8008f50:	40140000 	.word	0x40140000
 8008f54:	3fe00000 	.word	0x3fe00000
 8008f58:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 8008f5c:	9d00      	ldr	r5, [sp, #0]
 8008f5e:	4642      	mov	r2, r8
 8008f60:	464b      	mov	r3, r9
 8008f62:	4630      	mov	r0, r6
 8008f64:	4639      	mov	r1, r7
 8008f66:	f7f7 fc79 	bl	800085c <__aeabi_ddiv>
 8008f6a:	f7f7 fdfd 	bl	8000b68 <__aeabi_d2iz>
 8008f6e:	9001      	str	r0, [sp, #4]
 8008f70:	f7f7 fae0 	bl	8000534 <__aeabi_i2d>
 8008f74:	4642      	mov	r2, r8
 8008f76:	464b      	mov	r3, r9
 8008f78:	f7f7 fb46 	bl	8000608 <__aeabi_dmul>
 8008f7c:	4602      	mov	r2, r0
 8008f7e:	460b      	mov	r3, r1
 8008f80:	4630      	mov	r0, r6
 8008f82:	4639      	mov	r1, r7
 8008f84:	f7f7 f988 	bl	8000298 <__aeabi_dsub>
 8008f88:	9e01      	ldr	r6, [sp, #4]
 8008f8a:	9f04      	ldr	r7, [sp, #16]
 8008f8c:	3630      	adds	r6, #48	; 0x30
 8008f8e:	f805 6b01 	strb.w	r6, [r5], #1
 8008f92:	9e00      	ldr	r6, [sp, #0]
 8008f94:	1bae      	subs	r6, r5, r6
 8008f96:	42b7      	cmp	r7, r6
 8008f98:	4602      	mov	r2, r0
 8008f9a:	460b      	mov	r3, r1
 8008f9c:	d134      	bne.n	8009008 <_dtoa_r+0x708>
 8008f9e:	f7f7 f97d 	bl	800029c <__adddf3>
 8008fa2:	4642      	mov	r2, r8
 8008fa4:	464b      	mov	r3, r9
 8008fa6:	4606      	mov	r6, r0
 8008fa8:	460f      	mov	r7, r1
 8008faa:	f7f7 fdbd 	bl	8000b28 <__aeabi_dcmpgt>
 8008fae:	b9c8      	cbnz	r0, 8008fe4 <_dtoa_r+0x6e4>
 8008fb0:	4642      	mov	r2, r8
 8008fb2:	464b      	mov	r3, r9
 8008fb4:	4630      	mov	r0, r6
 8008fb6:	4639      	mov	r1, r7
 8008fb8:	f7f7 fd8e 	bl	8000ad8 <__aeabi_dcmpeq>
 8008fbc:	b110      	cbz	r0, 8008fc4 <_dtoa_r+0x6c4>
 8008fbe:	9b01      	ldr	r3, [sp, #4]
 8008fc0:	07db      	lsls	r3, r3, #31
 8008fc2:	d40f      	bmi.n	8008fe4 <_dtoa_r+0x6e4>
 8008fc4:	4651      	mov	r1, sl
 8008fc6:	4620      	mov	r0, r4
 8008fc8:	f000 fbcc 	bl	8009764 <_Bfree>
 8008fcc:	2300      	movs	r3, #0
 8008fce:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8008fd0:	702b      	strb	r3, [r5, #0]
 8008fd2:	f10b 0301 	add.w	r3, fp, #1
 8008fd6:	6013      	str	r3, [r2, #0]
 8008fd8:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8008fda:	2b00      	cmp	r3, #0
 8008fdc:	f43f ace2 	beq.w	80089a4 <_dtoa_r+0xa4>
 8008fe0:	601d      	str	r5, [r3, #0]
 8008fe2:	e4df      	b.n	80089a4 <_dtoa_r+0xa4>
 8008fe4:	465f      	mov	r7, fp
 8008fe6:	462b      	mov	r3, r5
 8008fe8:	461d      	mov	r5, r3
 8008fea:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8008fee:	2a39      	cmp	r2, #57	; 0x39
 8008ff0:	d106      	bne.n	8009000 <_dtoa_r+0x700>
 8008ff2:	9a00      	ldr	r2, [sp, #0]
 8008ff4:	429a      	cmp	r2, r3
 8008ff6:	d1f7      	bne.n	8008fe8 <_dtoa_r+0x6e8>
 8008ff8:	9900      	ldr	r1, [sp, #0]
 8008ffa:	2230      	movs	r2, #48	; 0x30
 8008ffc:	3701      	adds	r7, #1
 8008ffe:	700a      	strb	r2, [r1, #0]
 8009000:	781a      	ldrb	r2, [r3, #0]
 8009002:	3201      	adds	r2, #1
 8009004:	701a      	strb	r2, [r3, #0]
 8009006:	e790      	b.n	8008f2a <_dtoa_r+0x62a>
 8009008:	4ba3      	ldr	r3, [pc, #652]	; (8009298 <_dtoa_r+0x998>)
 800900a:	2200      	movs	r2, #0
 800900c:	f7f7 fafc 	bl	8000608 <__aeabi_dmul>
 8009010:	2200      	movs	r2, #0
 8009012:	2300      	movs	r3, #0
 8009014:	4606      	mov	r6, r0
 8009016:	460f      	mov	r7, r1
 8009018:	f7f7 fd5e 	bl	8000ad8 <__aeabi_dcmpeq>
 800901c:	2800      	cmp	r0, #0
 800901e:	d09e      	beq.n	8008f5e <_dtoa_r+0x65e>
 8009020:	e7d0      	b.n	8008fc4 <_dtoa_r+0x6c4>
 8009022:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8009024:	2a00      	cmp	r2, #0
 8009026:	f000 80ca 	beq.w	80091be <_dtoa_r+0x8be>
 800902a:	9a07      	ldr	r2, [sp, #28]
 800902c:	2a01      	cmp	r2, #1
 800902e:	f300 80ad 	bgt.w	800918c <_dtoa_r+0x88c>
 8009032:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8009034:	2a00      	cmp	r2, #0
 8009036:	f000 80a5 	beq.w	8009184 <_dtoa_r+0x884>
 800903a:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800903e:	9e08      	ldr	r6, [sp, #32]
 8009040:	9d05      	ldr	r5, [sp, #20]
 8009042:	9a05      	ldr	r2, [sp, #20]
 8009044:	441a      	add	r2, r3
 8009046:	9205      	str	r2, [sp, #20]
 8009048:	9a06      	ldr	r2, [sp, #24]
 800904a:	2101      	movs	r1, #1
 800904c:	441a      	add	r2, r3
 800904e:	4620      	mov	r0, r4
 8009050:	9206      	str	r2, [sp, #24]
 8009052:	f000 fc87 	bl	8009964 <__i2b>
 8009056:	4607      	mov	r7, r0
 8009058:	b165      	cbz	r5, 8009074 <_dtoa_r+0x774>
 800905a:	9b06      	ldr	r3, [sp, #24]
 800905c:	2b00      	cmp	r3, #0
 800905e:	dd09      	ble.n	8009074 <_dtoa_r+0x774>
 8009060:	42ab      	cmp	r3, r5
 8009062:	9a05      	ldr	r2, [sp, #20]
 8009064:	bfa8      	it	ge
 8009066:	462b      	movge	r3, r5
 8009068:	1ad2      	subs	r2, r2, r3
 800906a:	9205      	str	r2, [sp, #20]
 800906c:	9a06      	ldr	r2, [sp, #24]
 800906e:	1aed      	subs	r5, r5, r3
 8009070:	1ad3      	subs	r3, r2, r3
 8009072:	9306      	str	r3, [sp, #24]
 8009074:	9b08      	ldr	r3, [sp, #32]
 8009076:	b1f3      	cbz	r3, 80090b6 <_dtoa_r+0x7b6>
 8009078:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800907a:	2b00      	cmp	r3, #0
 800907c:	f000 80a3 	beq.w	80091c6 <_dtoa_r+0x8c6>
 8009080:	2e00      	cmp	r6, #0
 8009082:	dd10      	ble.n	80090a6 <_dtoa_r+0x7a6>
 8009084:	4639      	mov	r1, r7
 8009086:	4632      	mov	r2, r6
 8009088:	4620      	mov	r0, r4
 800908a:	f000 fd2b 	bl	8009ae4 <__pow5mult>
 800908e:	4652      	mov	r2, sl
 8009090:	4601      	mov	r1, r0
 8009092:	4607      	mov	r7, r0
 8009094:	4620      	mov	r0, r4
 8009096:	f000 fc7b 	bl	8009990 <__multiply>
 800909a:	4651      	mov	r1, sl
 800909c:	4680      	mov	r8, r0
 800909e:	4620      	mov	r0, r4
 80090a0:	f000 fb60 	bl	8009764 <_Bfree>
 80090a4:	46c2      	mov	sl, r8
 80090a6:	9b08      	ldr	r3, [sp, #32]
 80090a8:	1b9a      	subs	r2, r3, r6
 80090aa:	d004      	beq.n	80090b6 <_dtoa_r+0x7b6>
 80090ac:	4651      	mov	r1, sl
 80090ae:	4620      	mov	r0, r4
 80090b0:	f000 fd18 	bl	8009ae4 <__pow5mult>
 80090b4:	4682      	mov	sl, r0
 80090b6:	2101      	movs	r1, #1
 80090b8:	4620      	mov	r0, r4
 80090ba:	f000 fc53 	bl	8009964 <__i2b>
 80090be:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80090c0:	2b00      	cmp	r3, #0
 80090c2:	4606      	mov	r6, r0
 80090c4:	f340 8081 	ble.w	80091ca <_dtoa_r+0x8ca>
 80090c8:	461a      	mov	r2, r3
 80090ca:	4601      	mov	r1, r0
 80090cc:	4620      	mov	r0, r4
 80090ce:	f000 fd09 	bl	8009ae4 <__pow5mult>
 80090d2:	9b07      	ldr	r3, [sp, #28]
 80090d4:	2b01      	cmp	r3, #1
 80090d6:	4606      	mov	r6, r0
 80090d8:	dd7a      	ble.n	80091d0 <_dtoa_r+0x8d0>
 80090da:	f04f 0800 	mov.w	r8, #0
 80090de:	6933      	ldr	r3, [r6, #16]
 80090e0:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 80090e4:	6918      	ldr	r0, [r3, #16]
 80090e6:	f000 fbef 	bl	80098c8 <__hi0bits>
 80090ea:	f1c0 0020 	rsb	r0, r0, #32
 80090ee:	9b06      	ldr	r3, [sp, #24]
 80090f0:	4418      	add	r0, r3
 80090f2:	f010 001f 	ands.w	r0, r0, #31
 80090f6:	f000 8094 	beq.w	8009222 <_dtoa_r+0x922>
 80090fa:	f1c0 0320 	rsb	r3, r0, #32
 80090fe:	2b04      	cmp	r3, #4
 8009100:	f340 8085 	ble.w	800920e <_dtoa_r+0x90e>
 8009104:	9b05      	ldr	r3, [sp, #20]
 8009106:	f1c0 001c 	rsb	r0, r0, #28
 800910a:	4403      	add	r3, r0
 800910c:	9305      	str	r3, [sp, #20]
 800910e:	9b06      	ldr	r3, [sp, #24]
 8009110:	4403      	add	r3, r0
 8009112:	4405      	add	r5, r0
 8009114:	9306      	str	r3, [sp, #24]
 8009116:	9b05      	ldr	r3, [sp, #20]
 8009118:	2b00      	cmp	r3, #0
 800911a:	dd05      	ble.n	8009128 <_dtoa_r+0x828>
 800911c:	4651      	mov	r1, sl
 800911e:	461a      	mov	r2, r3
 8009120:	4620      	mov	r0, r4
 8009122:	f000 fd39 	bl	8009b98 <__lshift>
 8009126:	4682      	mov	sl, r0
 8009128:	9b06      	ldr	r3, [sp, #24]
 800912a:	2b00      	cmp	r3, #0
 800912c:	dd05      	ble.n	800913a <_dtoa_r+0x83a>
 800912e:	4631      	mov	r1, r6
 8009130:	461a      	mov	r2, r3
 8009132:	4620      	mov	r0, r4
 8009134:	f000 fd30 	bl	8009b98 <__lshift>
 8009138:	4606      	mov	r6, r0
 800913a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800913c:	2b00      	cmp	r3, #0
 800913e:	d072      	beq.n	8009226 <_dtoa_r+0x926>
 8009140:	4631      	mov	r1, r6
 8009142:	4650      	mov	r0, sl
 8009144:	f000 fd94 	bl	8009c70 <__mcmp>
 8009148:	2800      	cmp	r0, #0
 800914a:	da6c      	bge.n	8009226 <_dtoa_r+0x926>
 800914c:	2300      	movs	r3, #0
 800914e:	4651      	mov	r1, sl
 8009150:	220a      	movs	r2, #10
 8009152:	4620      	mov	r0, r4
 8009154:	f000 fb28 	bl	80097a8 <__multadd>
 8009158:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800915a:	f10b 3bff 	add.w	fp, fp, #4294967295	; 0xffffffff
 800915e:	4682      	mov	sl, r0
 8009160:	2b00      	cmp	r3, #0
 8009162:	f000 81b0 	beq.w	80094c6 <_dtoa_r+0xbc6>
 8009166:	2300      	movs	r3, #0
 8009168:	4639      	mov	r1, r7
 800916a:	220a      	movs	r2, #10
 800916c:	4620      	mov	r0, r4
 800916e:	f000 fb1b 	bl	80097a8 <__multadd>
 8009172:	9b01      	ldr	r3, [sp, #4]
 8009174:	2b00      	cmp	r3, #0
 8009176:	4607      	mov	r7, r0
 8009178:	f300 8096 	bgt.w	80092a8 <_dtoa_r+0x9a8>
 800917c:	9b07      	ldr	r3, [sp, #28]
 800917e:	2b02      	cmp	r3, #2
 8009180:	dc59      	bgt.n	8009236 <_dtoa_r+0x936>
 8009182:	e091      	b.n	80092a8 <_dtoa_r+0x9a8>
 8009184:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8009186:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800918a:	e758      	b.n	800903e <_dtoa_r+0x73e>
 800918c:	9b04      	ldr	r3, [sp, #16]
 800918e:	1e5e      	subs	r6, r3, #1
 8009190:	9b08      	ldr	r3, [sp, #32]
 8009192:	42b3      	cmp	r3, r6
 8009194:	bfbf      	itttt	lt
 8009196:	9b08      	ldrlt	r3, [sp, #32]
 8009198:	9a0b      	ldrlt	r2, [sp, #44]	; 0x2c
 800919a:	9608      	strlt	r6, [sp, #32]
 800919c:	1af3      	sublt	r3, r6, r3
 800919e:	bfb4      	ite	lt
 80091a0:	18d2      	addlt	r2, r2, r3
 80091a2:	1b9e      	subge	r6, r3, r6
 80091a4:	9b04      	ldr	r3, [sp, #16]
 80091a6:	bfbc      	itt	lt
 80091a8:	920b      	strlt	r2, [sp, #44]	; 0x2c
 80091aa:	2600      	movlt	r6, #0
 80091ac:	2b00      	cmp	r3, #0
 80091ae:	bfb7      	itett	lt
 80091b0:	e9dd 2304 	ldrdlt	r2, r3, [sp, #16]
 80091b4:	e9dd 3504 	ldrdge	r3, r5, [sp, #16]
 80091b8:	1a9d      	sublt	r5, r3, r2
 80091ba:	2300      	movlt	r3, #0
 80091bc:	e741      	b.n	8009042 <_dtoa_r+0x742>
 80091be:	9e08      	ldr	r6, [sp, #32]
 80091c0:	9d05      	ldr	r5, [sp, #20]
 80091c2:	9f09      	ldr	r7, [sp, #36]	; 0x24
 80091c4:	e748      	b.n	8009058 <_dtoa_r+0x758>
 80091c6:	9a08      	ldr	r2, [sp, #32]
 80091c8:	e770      	b.n	80090ac <_dtoa_r+0x7ac>
 80091ca:	9b07      	ldr	r3, [sp, #28]
 80091cc:	2b01      	cmp	r3, #1
 80091ce:	dc19      	bgt.n	8009204 <_dtoa_r+0x904>
 80091d0:	9b02      	ldr	r3, [sp, #8]
 80091d2:	b9bb      	cbnz	r3, 8009204 <_dtoa_r+0x904>
 80091d4:	9b03      	ldr	r3, [sp, #12]
 80091d6:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80091da:	b99b      	cbnz	r3, 8009204 <_dtoa_r+0x904>
 80091dc:	9b03      	ldr	r3, [sp, #12]
 80091de:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80091e2:	0d1b      	lsrs	r3, r3, #20
 80091e4:	051b      	lsls	r3, r3, #20
 80091e6:	b183      	cbz	r3, 800920a <_dtoa_r+0x90a>
 80091e8:	9b05      	ldr	r3, [sp, #20]
 80091ea:	3301      	adds	r3, #1
 80091ec:	9305      	str	r3, [sp, #20]
 80091ee:	9b06      	ldr	r3, [sp, #24]
 80091f0:	3301      	adds	r3, #1
 80091f2:	9306      	str	r3, [sp, #24]
 80091f4:	f04f 0801 	mov.w	r8, #1
 80091f8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80091fa:	2b00      	cmp	r3, #0
 80091fc:	f47f af6f 	bne.w	80090de <_dtoa_r+0x7de>
 8009200:	2001      	movs	r0, #1
 8009202:	e774      	b.n	80090ee <_dtoa_r+0x7ee>
 8009204:	f04f 0800 	mov.w	r8, #0
 8009208:	e7f6      	b.n	80091f8 <_dtoa_r+0x8f8>
 800920a:	4698      	mov	r8, r3
 800920c:	e7f4      	b.n	80091f8 <_dtoa_r+0x8f8>
 800920e:	d082      	beq.n	8009116 <_dtoa_r+0x816>
 8009210:	9a05      	ldr	r2, [sp, #20]
 8009212:	331c      	adds	r3, #28
 8009214:	441a      	add	r2, r3
 8009216:	9205      	str	r2, [sp, #20]
 8009218:	9a06      	ldr	r2, [sp, #24]
 800921a:	441a      	add	r2, r3
 800921c:	441d      	add	r5, r3
 800921e:	9206      	str	r2, [sp, #24]
 8009220:	e779      	b.n	8009116 <_dtoa_r+0x816>
 8009222:	4603      	mov	r3, r0
 8009224:	e7f4      	b.n	8009210 <_dtoa_r+0x910>
 8009226:	9b04      	ldr	r3, [sp, #16]
 8009228:	2b00      	cmp	r3, #0
 800922a:	dc37      	bgt.n	800929c <_dtoa_r+0x99c>
 800922c:	9b07      	ldr	r3, [sp, #28]
 800922e:	2b02      	cmp	r3, #2
 8009230:	dd34      	ble.n	800929c <_dtoa_r+0x99c>
 8009232:	9b04      	ldr	r3, [sp, #16]
 8009234:	9301      	str	r3, [sp, #4]
 8009236:	9b01      	ldr	r3, [sp, #4]
 8009238:	b963      	cbnz	r3, 8009254 <_dtoa_r+0x954>
 800923a:	4631      	mov	r1, r6
 800923c:	2205      	movs	r2, #5
 800923e:	4620      	mov	r0, r4
 8009240:	f000 fab2 	bl	80097a8 <__multadd>
 8009244:	4601      	mov	r1, r0
 8009246:	4606      	mov	r6, r0
 8009248:	4650      	mov	r0, sl
 800924a:	f000 fd11 	bl	8009c70 <__mcmp>
 800924e:	2800      	cmp	r0, #0
 8009250:	f73f adbb 	bgt.w	8008dca <_dtoa_r+0x4ca>
 8009254:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009256:	9d00      	ldr	r5, [sp, #0]
 8009258:	ea6f 0b03 	mvn.w	fp, r3
 800925c:	f04f 0800 	mov.w	r8, #0
 8009260:	4631      	mov	r1, r6
 8009262:	4620      	mov	r0, r4
 8009264:	f000 fa7e 	bl	8009764 <_Bfree>
 8009268:	2f00      	cmp	r7, #0
 800926a:	f43f aeab 	beq.w	8008fc4 <_dtoa_r+0x6c4>
 800926e:	f1b8 0f00 	cmp.w	r8, #0
 8009272:	d005      	beq.n	8009280 <_dtoa_r+0x980>
 8009274:	45b8      	cmp	r8, r7
 8009276:	d003      	beq.n	8009280 <_dtoa_r+0x980>
 8009278:	4641      	mov	r1, r8
 800927a:	4620      	mov	r0, r4
 800927c:	f000 fa72 	bl	8009764 <_Bfree>
 8009280:	4639      	mov	r1, r7
 8009282:	4620      	mov	r0, r4
 8009284:	f000 fa6e 	bl	8009764 <_Bfree>
 8009288:	e69c      	b.n	8008fc4 <_dtoa_r+0x6c4>
 800928a:	2600      	movs	r6, #0
 800928c:	4637      	mov	r7, r6
 800928e:	e7e1      	b.n	8009254 <_dtoa_r+0x954>
 8009290:	46bb      	mov	fp, r7
 8009292:	4637      	mov	r7, r6
 8009294:	e599      	b.n	8008dca <_dtoa_r+0x4ca>
 8009296:	bf00      	nop
 8009298:	40240000 	.word	0x40240000
 800929c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800929e:	2b00      	cmp	r3, #0
 80092a0:	f000 80c8 	beq.w	8009434 <_dtoa_r+0xb34>
 80092a4:	9b04      	ldr	r3, [sp, #16]
 80092a6:	9301      	str	r3, [sp, #4]
 80092a8:	2d00      	cmp	r5, #0
 80092aa:	dd05      	ble.n	80092b8 <_dtoa_r+0x9b8>
 80092ac:	4639      	mov	r1, r7
 80092ae:	462a      	mov	r2, r5
 80092b0:	4620      	mov	r0, r4
 80092b2:	f000 fc71 	bl	8009b98 <__lshift>
 80092b6:	4607      	mov	r7, r0
 80092b8:	f1b8 0f00 	cmp.w	r8, #0
 80092bc:	d05b      	beq.n	8009376 <_dtoa_r+0xa76>
 80092be:	6879      	ldr	r1, [r7, #4]
 80092c0:	4620      	mov	r0, r4
 80092c2:	f000 fa0f 	bl	80096e4 <_Balloc>
 80092c6:	4605      	mov	r5, r0
 80092c8:	b928      	cbnz	r0, 80092d6 <_dtoa_r+0x9d6>
 80092ca:	4b83      	ldr	r3, [pc, #524]	; (80094d8 <_dtoa_r+0xbd8>)
 80092cc:	4602      	mov	r2, r0
 80092ce:	f240 21ef 	movw	r1, #751	; 0x2ef
 80092d2:	f7ff bb2e 	b.w	8008932 <_dtoa_r+0x32>
 80092d6:	693a      	ldr	r2, [r7, #16]
 80092d8:	3202      	adds	r2, #2
 80092da:	0092      	lsls	r2, r2, #2
 80092dc:	f107 010c 	add.w	r1, r7, #12
 80092e0:	300c      	adds	r0, #12
 80092e2:	f7ff fa6e 	bl	80087c2 <memcpy>
 80092e6:	2201      	movs	r2, #1
 80092e8:	4629      	mov	r1, r5
 80092ea:	4620      	mov	r0, r4
 80092ec:	f000 fc54 	bl	8009b98 <__lshift>
 80092f0:	9b00      	ldr	r3, [sp, #0]
 80092f2:	3301      	adds	r3, #1
 80092f4:	9304      	str	r3, [sp, #16]
 80092f6:	e9dd 2300 	ldrd	r2, r3, [sp]
 80092fa:	4413      	add	r3, r2
 80092fc:	9308      	str	r3, [sp, #32]
 80092fe:	9b02      	ldr	r3, [sp, #8]
 8009300:	f003 0301 	and.w	r3, r3, #1
 8009304:	46b8      	mov	r8, r7
 8009306:	9306      	str	r3, [sp, #24]
 8009308:	4607      	mov	r7, r0
 800930a:	9b04      	ldr	r3, [sp, #16]
 800930c:	4631      	mov	r1, r6
 800930e:	3b01      	subs	r3, #1
 8009310:	4650      	mov	r0, sl
 8009312:	9301      	str	r3, [sp, #4]
 8009314:	f7ff fa6a 	bl	80087ec <quorem>
 8009318:	4641      	mov	r1, r8
 800931a:	9002      	str	r0, [sp, #8]
 800931c:	f100 0930 	add.w	r9, r0, #48	; 0x30
 8009320:	4650      	mov	r0, sl
 8009322:	f000 fca5 	bl	8009c70 <__mcmp>
 8009326:	463a      	mov	r2, r7
 8009328:	9005      	str	r0, [sp, #20]
 800932a:	4631      	mov	r1, r6
 800932c:	4620      	mov	r0, r4
 800932e:	f000 fcbb 	bl	8009ca8 <__mdiff>
 8009332:	68c2      	ldr	r2, [r0, #12]
 8009334:	4605      	mov	r5, r0
 8009336:	bb02      	cbnz	r2, 800937a <_dtoa_r+0xa7a>
 8009338:	4601      	mov	r1, r0
 800933a:	4650      	mov	r0, sl
 800933c:	f000 fc98 	bl	8009c70 <__mcmp>
 8009340:	4602      	mov	r2, r0
 8009342:	4629      	mov	r1, r5
 8009344:	4620      	mov	r0, r4
 8009346:	9209      	str	r2, [sp, #36]	; 0x24
 8009348:	f000 fa0c 	bl	8009764 <_Bfree>
 800934c:	9b07      	ldr	r3, [sp, #28]
 800934e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8009350:	9d04      	ldr	r5, [sp, #16]
 8009352:	ea43 0102 	orr.w	r1, r3, r2
 8009356:	9b06      	ldr	r3, [sp, #24]
 8009358:	4319      	orrs	r1, r3
 800935a:	d110      	bne.n	800937e <_dtoa_r+0xa7e>
 800935c:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8009360:	d029      	beq.n	80093b6 <_dtoa_r+0xab6>
 8009362:	9b05      	ldr	r3, [sp, #20]
 8009364:	2b00      	cmp	r3, #0
 8009366:	dd02      	ble.n	800936e <_dtoa_r+0xa6e>
 8009368:	9b02      	ldr	r3, [sp, #8]
 800936a:	f103 0931 	add.w	r9, r3, #49	; 0x31
 800936e:	9b01      	ldr	r3, [sp, #4]
 8009370:	f883 9000 	strb.w	r9, [r3]
 8009374:	e774      	b.n	8009260 <_dtoa_r+0x960>
 8009376:	4638      	mov	r0, r7
 8009378:	e7ba      	b.n	80092f0 <_dtoa_r+0x9f0>
 800937a:	2201      	movs	r2, #1
 800937c:	e7e1      	b.n	8009342 <_dtoa_r+0xa42>
 800937e:	9b05      	ldr	r3, [sp, #20]
 8009380:	2b00      	cmp	r3, #0
 8009382:	db04      	blt.n	800938e <_dtoa_r+0xa8e>
 8009384:	9907      	ldr	r1, [sp, #28]
 8009386:	430b      	orrs	r3, r1
 8009388:	9906      	ldr	r1, [sp, #24]
 800938a:	430b      	orrs	r3, r1
 800938c:	d120      	bne.n	80093d0 <_dtoa_r+0xad0>
 800938e:	2a00      	cmp	r2, #0
 8009390:	dded      	ble.n	800936e <_dtoa_r+0xa6e>
 8009392:	4651      	mov	r1, sl
 8009394:	2201      	movs	r2, #1
 8009396:	4620      	mov	r0, r4
 8009398:	f000 fbfe 	bl	8009b98 <__lshift>
 800939c:	4631      	mov	r1, r6
 800939e:	4682      	mov	sl, r0
 80093a0:	f000 fc66 	bl	8009c70 <__mcmp>
 80093a4:	2800      	cmp	r0, #0
 80093a6:	dc03      	bgt.n	80093b0 <_dtoa_r+0xab0>
 80093a8:	d1e1      	bne.n	800936e <_dtoa_r+0xa6e>
 80093aa:	f019 0f01 	tst.w	r9, #1
 80093ae:	d0de      	beq.n	800936e <_dtoa_r+0xa6e>
 80093b0:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 80093b4:	d1d8      	bne.n	8009368 <_dtoa_r+0xa68>
 80093b6:	9a01      	ldr	r2, [sp, #4]
 80093b8:	2339      	movs	r3, #57	; 0x39
 80093ba:	7013      	strb	r3, [r2, #0]
 80093bc:	462b      	mov	r3, r5
 80093be:	461d      	mov	r5, r3
 80093c0:	3b01      	subs	r3, #1
 80093c2:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 80093c6:	2a39      	cmp	r2, #57	; 0x39
 80093c8:	d06c      	beq.n	80094a4 <_dtoa_r+0xba4>
 80093ca:	3201      	adds	r2, #1
 80093cc:	701a      	strb	r2, [r3, #0]
 80093ce:	e747      	b.n	8009260 <_dtoa_r+0x960>
 80093d0:	2a00      	cmp	r2, #0
 80093d2:	dd07      	ble.n	80093e4 <_dtoa_r+0xae4>
 80093d4:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 80093d8:	d0ed      	beq.n	80093b6 <_dtoa_r+0xab6>
 80093da:	9a01      	ldr	r2, [sp, #4]
 80093dc:	f109 0301 	add.w	r3, r9, #1
 80093e0:	7013      	strb	r3, [r2, #0]
 80093e2:	e73d      	b.n	8009260 <_dtoa_r+0x960>
 80093e4:	9b04      	ldr	r3, [sp, #16]
 80093e6:	9a08      	ldr	r2, [sp, #32]
 80093e8:	f803 9c01 	strb.w	r9, [r3, #-1]
 80093ec:	4293      	cmp	r3, r2
 80093ee:	d043      	beq.n	8009478 <_dtoa_r+0xb78>
 80093f0:	4651      	mov	r1, sl
 80093f2:	2300      	movs	r3, #0
 80093f4:	220a      	movs	r2, #10
 80093f6:	4620      	mov	r0, r4
 80093f8:	f000 f9d6 	bl	80097a8 <__multadd>
 80093fc:	45b8      	cmp	r8, r7
 80093fe:	4682      	mov	sl, r0
 8009400:	f04f 0300 	mov.w	r3, #0
 8009404:	f04f 020a 	mov.w	r2, #10
 8009408:	4641      	mov	r1, r8
 800940a:	4620      	mov	r0, r4
 800940c:	d107      	bne.n	800941e <_dtoa_r+0xb1e>
 800940e:	f000 f9cb 	bl	80097a8 <__multadd>
 8009412:	4680      	mov	r8, r0
 8009414:	4607      	mov	r7, r0
 8009416:	9b04      	ldr	r3, [sp, #16]
 8009418:	3301      	adds	r3, #1
 800941a:	9304      	str	r3, [sp, #16]
 800941c:	e775      	b.n	800930a <_dtoa_r+0xa0a>
 800941e:	f000 f9c3 	bl	80097a8 <__multadd>
 8009422:	4639      	mov	r1, r7
 8009424:	4680      	mov	r8, r0
 8009426:	2300      	movs	r3, #0
 8009428:	220a      	movs	r2, #10
 800942a:	4620      	mov	r0, r4
 800942c:	f000 f9bc 	bl	80097a8 <__multadd>
 8009430:	4607      	mov	r7, r0
 8009432:	e7f0      	b.n	8009416 <_dtoa_r+0xb16>
 8009434:	9b04      	ldr	r3, [sp, #16]
 8009436:	9301      	str	r3, [sp, #4]
 8009438:	9d00      	ldr	r5, [sp, #0]
 800943a:	4631      	mov	r1, r6
 800943c:	4650      	mov	r0, sl
 800943e:	f7ff f9d5 	bl	80087ec <quorem>
 8009442:	f100 0930 	add.w	r9, r0, #48	; 0x30
 8009446:	9b00      	ldr	r3, [sp, #0]
 8009448:	f805 9b01 	strb.w	r9, [r5], #1
 800944c:	1aea      	subs	r2, r5, r3
 800944e:	9b01      	ldr	r3, [sp, #4]
 8009450:	4293      	cmp	r3, r2
 8009452:	dd07      	ble.n	8009464 <_dtoa_r+0xb64>
 8009454:	4651      	mov	r1, sl
 8009456:	2300      	movs	r3, #0
 8009458:	220a      	movs	r2, #10
 800945a:	4620      	mov	r0, r4
 800945c:	f000 f9a4 	bl	80097a8 <__multadd>
 8009460:	4682      	mov	sl, r0
 8009462:	e7ea      	b.n	800943a <_dtoa_r+0xb3a>
 8009464:	9b01      	ldr	r3, [sp, #4]
 8009466:	2b00      	cmp	r3, #0
 8009468:	bfc8      	it	gt
 800946a:	461d      	movgt	r5, r3
 800946c:	9b00      	ldr	r3, [sp, #0]
 800946e:	bfd8      	it	le
 8009470:	2501      	movle	r5, #1
 8009472:	441d      	add	r5, r3
 8009474:	f04f 0800 	mov.w	r8, #0
 8009478:	4651      	mov	r1, sl
 800947a:	2201      	movs	r2, #1
 800947c:	4620      	mov	r0, r4
 800947e:	f000 fb8b 	bl	8009b98 <__lshift>
 8009482:	4631      	mov	r1, r6
 8009484:	4682      	mov	sl, r0
 8009486:	f000 fbf3 	bl	8009c70 <__mcmp>
 800948a:	2800      	cmp	r0, #0
 800948c:	dc96      	bgt.n	80093bc <_dtoa_r+0xabc>
 800948e:	d102      	bne.n	8009496 <_dtoa_r+0xb96>
 8009490:	f019 0f01 	tst.w	r9, #1
 8009494:	d192      	bne.n	80093bc <_dtoa_r+0xabc>
 8009496:	462b      	mov	r3, r5
 8009498:	461d      	mov	r5, r3
 800949a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800949e:	2a30      	cmp	r2, #48	; 0x30
 80094a0:	d0fa      	beq.n	8009498 <_dtoa_r+0xb98>
 80094a2:	e6dd      	b.n	8009260 <_dtoa_r+0x960>
 80094a4:	9a00      	ldr	r2, [sp, #0]
 80094a6:	429a      	cmp	r2, r3
 80094a8:	d189      	bne.n	80093be <_dtoa_r+0xabe>
 80094aa:	f10b 0b01 	add.w	fp, fp, #1
 80094ae:	2331      	movs	r3, #49	; 0x31
 80094b0:	e796      	b.n	80093e0 <_dtoa_r+0xae0>
 80094b2:	4b0a      	ldr	r3, [pc, #40]	; (80094dc <_dtoa_r+0xbdc>)
 80094b4:	f7ff ba99 	b.w	80089ea <_dtoa_r+0xea>
 80094b8:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80094ba:	2b00      	cmp	r3, #0
 80094bc:	f47f aa6d 	bne.w	800899a <_dtoa_r+0x9a>
 80094c0:	4b07      	ldr	r3, [pc, #28]	; (80094e0 <_dtoa_r+0xbe0>)
 80094c2:	f7ff ba92 	b.w	80089ea <_dtoa_r+0xea>
 80094c6:	9b01      	ldr	r3, [sp, #4]
 80094c8:	2b00      	cmp	r3, #0
 80094ca:	dcb5      	bgt.n	8009438 <_dtoa_r+0xb38>
 80094cc:	9b07      	ldr	r3, [sp, #28]
 80094ce:	2b02      	cmp	r3, #2
 80094d0:	f73f aeb1 	bgt.w	8009236 <_dtoa_r+0x936>
 80094d4:	e7b0      	b.n	8009438 <_dtoa_r+0xb38>
 80094d6:	bf00      	nop
 80094d8:	0800c74d 	.word	0x0800c74d
 80094dc:	0800c6a8 	.word	0x0800c6a8
 80094e0:	0800c6d1 	.word	0x0800c6d1

080094e4 <_free_r>:
 80094e4:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80094e6:	2900      	cmp	r1, #0
 80094e8:	d044      	beq.n	8009574 <_free_r+0x90>
 80094ea:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80094ee:	9001      	str	r0, [sp, #4]
 80094f0:	2b00      	cmp	r3, #0
 80094f2:	f1a1 0404 	sub.w	r4, r1, #4
 80094f6:	bfb8      	it	lt
 80094f8:	18e4      	addlt	r4, r4, r3
 80094fa:	f000 f8e7 	bl	80096cc <__malloc_lock>
 80094fe:	4a1e      	ldr	r2, [pc, #120]	; (8009578 <_free_r+0x94>)
 8009500:	9801      	ldr	r0, [sp, #4]
 8009502:	6813      	ldr	r3, [r2, #0]
 8009504:	b933      	cbnz	r3, 8009514 <_free_r+0x30>
 8009506:	6063      	str	r3, [r4, #4]
 8009508:	6014      	str	r4, [r2, #0]
 800950a:	b003      	add	sp, #12
 800950c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8009510:	f000 b8e2 	b.w	80096d8 <__malloc_unlock>
 8009514:	42a3      	cmp	r3, r4
 8009516:	d908      	bls.n	800952a <_free_r+0x46>
 8009518:	6825      	ldr	r5, [r4, #0]
 800951a:	1961      	adds	r1, r4, r5
 800951c:	428b      	cmp	r3, r1
 800951e:	bf01      	itttt	eq
 8009520:	6819      	ldreq	r1, [r3, #0]
 8009522:	685b      	ldreq	r3, [r3, #4]
 8009524:	1949      	addeq	r1, r1, r5
 8009526:	6021      	streq	r1, [r4, #0]
 8009528:	e7ed      	b.n	8009506 <_free_r+0x22>
 800952a:	461a      	mov	r2, r3
 800952c:	685b      	ldr	r3, [r3, #4]
 800952e:	b10b      	cbz	r3, 8009534 <_free_r+0x50>
 8009530:	42a3      	cmp	r3, r4
 8009532:	d9fa      	bls.n	800952a <_free_r+0x46>
 8009534:	6811      	ldr	r1, [r2, #0]
 8009536:	1855      	adds	r5, r2, r1
 8009538:	42a5      	cmp	r5, r4
 800953a:	d10b      	bne.n	8009554 <_free_r+0x70>
 800953c:	6824      	ldr	r4, [r4, #0]
 800953e:	4421      	add	r1, r4
 8009540:	1854      	adds	r4, r2, r1
 8009542:	42a3      	cmp	r3, r4
 8009544:	6011      	str	r1, [r2, #0]
 8009546:	d1e0      	bne.n	800950a <_free_r+0x26>
 8009548:	681c      	ldr	r4, [r3, #0]
 800954a:	685b      	ldr	r3, [r3, #4]
 800954c:	6053      	str	r3, [r2, #4]
 800954e:	440c      	add	r4, r1
 8009550:	6014      	str	r4, [r2, #0]
 8009552:	e7da      	b.n	800950a <_free_r+0x26>
 8009554:	d902      	bls.n	800955c <_free_r+0x78>
 8009556:	230c      	movs	r3, #12
 8009558:	6003      	str	r3, [r0, #0]
 800955a:	e7d6      	b.n	800950a <_free_r+0x26>
 800955c:	6825      	ldr	r5, [r4, #0]
 800955e:	1961      	adds	r1, r4, r5
 8009560:	428b      	cmp	r3, r1
 8009562:	bf04      	itt	eq
 8009564:	6819      	ldreq	r1, [r3, #0]
 8009566:	685b      	ldreq	r3, [r3, #4]
 8009568:	6063      	str	r3, [r4, #4]
 800956a:	bf04      	itt	eq
 800956c:	1949      	addeq	r1, r1, r5
 800956e:	6021      	streq	r1, [r4, #0]
 8009570:	6054      	str	r4, [r2, #4]
 8009572:	e7ca      	b.n	800950a <_free_r+0x26>
 8009574:	b003      	add	sp, #12
 8009576:	bd30      	pop	{r4, r5, pc}
 8009578:	20000794 	.word	0x20000794

0800957c <malloc>:
 800957c:	4b02      	ldr	r3, [pc, #8]	; (8009588 <malloc+0xc>)
 800957e:	4601      	mov	r1, r0
 8009580:	6818      	ldr	r0, [r3, #0]
 8009582:	f000 b823 	b.w	80095cc <_malloc_r>
 8009586:	bf00      	nop
 8009588:	2000007c 	.word	0x2000007c

0800958c <sbrk_aligned>:
 800958c:	b570      	push	{r4, r5, r6, lr}
 800958e:	4e0e      	ldr	r6, [pc, #56]	; (80095c8 <sbrk_aligned+0x3c>)
 8009590:	460c      	mov	r4, r1
 8009592:	6831      	ldr	r1, [r6, #0]
 8009594:	4605      	mov	r5, r0
 8009596:	b911      	cbnz	r1, 800959e <sbrk_aligned+0x12>
 8009598:	f001 fe1a 	bl	800b1d0 <_sbrk_r>
 800959c:	6030      	str	r0, [r6, #0]
 800959e:	4621      	mov	r1, r4
 80095a0:	4628      	mov	r0, r5
 80095a2:	f001 fe15 	bl	800b1d0 <_sbrk_r>
 80095a6:	1c43      	adds	r3, r0, #1
 80095a8:	d00a      	beq.n	80095c0 <sbrk_aligned+0x34>
 80095aa:	1cc4      	adds	r4, r0, #3
 80095ac:	f024 0403 	bic.w	r4, r4, #3
 80095b0:	42a0      	cmp	r0, r4
 80095b2:	d007      	beq.n	80095c4 <sbrk_aligned+0x38>
 80095b4:	1a21      	subs	r1, r4, r0
 80095b6:	4628      	mov	r0, r5
 80095b8:	f001 fe0a 	bl	800b1d0 <_sbrk_r>
 80095bc:	3001      	adds	r0, #1
 80095be:	d101      	bne.n	80095c4 <sbrk_aligned+0x38>
 80095c0:	f04f 34ff 	mov.w	r4, #4294967295	; 0xffffffff
 80095c4:	4620      	mov	r0, r4
 80095c6:	bd70      	pop	{r4, r5, r6, pc}
 80095c8:	20000798 	.word	0x20000798

080095cc <_malloc_r>:
 80095cc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80095d0:	1ccd      	adds	r5, r1, #3
 80095d2:	f025 0503 	bic.w	r5, r5, #3
 80095d6:	3508      	adds	r5, #8
 80095d8:	2d0c      	cmp	r5, #12
 80095da:	bf38      	it	cc
 80095dc:	250c      	movcc	r5, #12
 80095de:	2d00      	cmp	r5, #0
 80095e0:	4607      	mov	r7, r0
 80095e2:	db01      	blt.n	80095e8 <_malloc_r+0x1c>
 80095e4:	42a9      	cmp	r1, r5
 80095e6:	d905      	bls.n	80095f4 <_malloc_r+0x28>
 80095e8:	230c      	movs	r3, #12
 80095ea:	603b      	str	r3, [r7, #0]
 80095ec:	2600      	movs	r6, #0
 80095ee:	4630      	mov	r0, r6
 80095f0:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80095f4:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 80096c8 <_malloc_r+0xfc>
 80095f8:	f000 f868 	bl	80096cc <__malloc_lock>
 80095fc:	f8d8 3000 	ldr.w	r3, [r8]
 8009600:	461c      	mov	r4, r3
 8009602:	bb5c      	cbnz	r4, 800965c <_malloc_r+0x90>
 8009604:	4629      	mov	r1, r5
 8009606:	4638      	mov	r0, r7
 8009608:	f7ff ffc0 	bl	800958c <sbrk_aligned>
 800960c:	1c43      	adds	r3, r0, #1
 800960e:	4604      	mov	r4, r0
 8009610:	d155      	bne.n	80096be <_malloc_r+0xf2>
 8009612:	f8d8 4000 	ldr.w	r4, [r8]
 8009616:	4626      	mov	r6, r4
 8009618:	2e00      	cmp	r6, #0
 800961a:	d145      	bne.n	80096a8 <_malloc_r+0xdc>
 800961c:	2c00      	cmp	r4, #0
 800961e:	d048      	beq.n	80096b2 <_malloc_r+0xe6>
 8009620:	6823      	ldr	r3, [r4, #0]
 8009622:	4631      	mov	r1, r6
 8009624:	4638      	mov	r0, r7
 8009626:	eb04 0903 	add.w	r9, r4, r3
 800962a:	f001 fdd1 	bl	800b1d0 <_sbrk_r>
 800962e:	4581      	cmp	r9, r0
 8009630:	d13f      	bne.n	80096b2 <_malloc_r+0xe6>
 8009632:	6821      	ldr	r1, [r4, #0]
 8009634:	1a6d      	subs	r5, r5, r1
 8009636:	4629      	mov	r1, r5
 8009638:	4638      	mov	r0, r7
 800963a:	f7ff ffa7 	bl	800958c <sbrk_aligned>
 800963e:	3001      	adds	r0, #1
 8009640:	d037      	beq.n	80096b2 <_malloc_r+0xe6>
 8009642:	6823      	ldr	r3, [r4, #0]
 8009644:	442b      	add	r3, r5
 8009646:	6023      	str	r3, [r4, #0]
 8009648:	f8d8 3000 	ldr.w	r3, [r8]
 800964c:	2b00      	cmp	r3, #0
 800964e:	d038      	beq.n	80096c2 <_malloc_r+0xf6>
 8009650:	685a      	ldr	r2, [r3, #4]
 8009652:	42a2      	cmp	r2, r4
 8009654:	d12b      	bne.n	80096ae <_malloc_r+0xe2>
 8009656:	2200      	movs	r2, #0
 8009658:	605a      	str	r2, [r3, #4]
 800965a:	e00f      	b.n	800967c <_malloc_r+0xb0>
 800965c:	6822      	ldr	r2, [r4, #0]
 800965e:	1b52      	subs	r2, r2, r5
 8009660:	d41f      	bmi.n	80096a2 <_malloc_r+0xd6>
 8009662:	2a0b      	cmp	r2, #11
 8009664:	d917      	bls.n	8009696 <_malloc_r+0xca>
 8009666:	1961      	adds	r1, r4, r5
 8009668:	42a3      	cmp	r3, r4
 800966a:	6025      	str	r5, [r4, #0]
 800966c:	bf18      	it	ne
 800966e:	6059      	strne	r1, [r3, #4]
 8009670:	6863      	ldr	r3, [r4, #4]
 8009672:	bf08      	it	eq
 8009674:	f8c8 1000 	streq.w	r1, [r8]
 8009678:	5162      	str	r2, [r4, r5]
 800967a:	604b      	str	r3, [r1, #4]
 800967c:	4638      	mov	r0, r7
 800967e:	f104 060b 	add.w	r6, r4, #11
 8009682:	f000 f829 	bl	80096d8 <__malloc_unlock>
 8009686:	f026 0607 	bic.w	r6, r6, #7
 800968a:	1d23      	adds	r3, r4, #4
 800968c:	1af2      	subs	r2, r6, r3
 800968e:	d0ae      	beq.n	80095ee <_malloc_r+0x22>
 8009690:	1b9b      	subs	r3, r3, r6
 8009692:	50a3      	str	r3, [r4, r2]
 8009694:	e7ab      	b.n	80095ee <_malloc_r+0x22>
 8009696:	42a3      	cmp	r3, r4
 8009698:	6862      	ldr	r2, [r4, #4]
 800969a:	d1dd      	bne.n	8009658 <_malloc_r+0x8c>
 800969c:	f8c8 2000 	str.w	r2, [r8]
 80096a0:	e7ec      	b.n	800967c <_malloc_r+0xb0>
 80096a2:	4623      	mov	r3, r4
 80096a4:	6864      	ldr	r4, [r4, #4]
 80096a6:	e7ac      	b.n	8009602 <_malloc_r+0x36>
 80096a8:	4634      	mov	r4, r6
 80096aa:	6876      	ldr	r6, [r6, #4]
 80096ac:	e7b4      	b.n	8009618 <_malloc_r+0x4c>
 80096ae:	4613      	mov	r3, r2
 80096b0:	e7cc      	b.n	800964c <_malloc_r+0x80>
 80096b2:	230c      	movs	r3, #12
 80096b4:	603b      	str	r3, [r7, #0]
 80096b6:	4638      	mov	r0, r7
 80096b8:	f000 f80e 	bl	80096d8 <__malloc_unlock>
 80096bc:	e797      	b.n	80095ee <_malloc_r+0x22>
 80096be:	6025      	str	r5, [r4, #0]
 80096c0:	e7dc      	b.n	800967c <_malloc_r+0xb0>
 80096c2:	605b      	str	r3, [r3, #4]
 80096c4:	deff      	udf	#255	; 0xff
 80096c6:	bf00      	nop
 80096c8:	20000794 	.word	0x20000794

080096cc <__malloc_lock>:
 80096cc:	4801      	ldr	r0, [pc, #4]	; (80096d4 <__malloc_lock+0x8>)
 80096ce:	f7ff b876 	b.w	80087be <__retarget_lock_acquire_recursive>
 80096d2:	bf00      	nop
 80096d4:	20000790 	.word	0x20000790

080096d8 <__malloc_unlock>:
 80096d8:	4801      	ldr	r0, [pc, #4]	; (80096e0 <__malloc_unlock+0x8>)
 80096da:	f7ff b871 	b.w	80087c0 <__retarget_lock_release_recursive>
 80096de:	bf00      	nop
 80096e0:	20000790 	.word	0x20000790

080096e4 <_Balloc>:
 80096e4:	b570      	push	{r4, r5, r6, lr}
 80096e6:	69c6      	ldr	r6, [r0, #28]
 80096e8:	4604      	mov	r4, r0
 80096ea:	460d      	mov	r5, r1
 80096ec:	b976      	cbnz	r6, 800970c <_Balloc+0x28>
 80096ee:	2010      	movs	r0, #16
 80096f0:	f7ff ff44 	bl	800957c <malloc>
 80096f4:	4602      	mov	r2, r0
 80096f6:	61e0      	str	r0, [r4, #28]
 80096f8:	b920      	cbnz	r0, 8009704 <_Balloc+0x20>
 80096fa:	4b18      	ldr	r3, [pc, #96]	; (800975c <_Balloc+0x78>)
 80096fc:	4818      	ldr	r0, [pc, #96]	; (8009760 <_Balloc+0x7c>)
 80096fe:	216b      	movs	r1, #107	; 0x6b
 8009700:	f001 fd7e 	bl	800b200 <__assert_func>
 8009704:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8009708:	6006      	str	r6, [r0, #0]
 800970a:	60c6      	str	r6, [r0, #12]
 800970c:	69e6      	ldr	r6, [r4, #28]
 800970e:	68f3      	ldr	r3, [r6, #12]
 8009710:	b183      	cbz	r3, 8009734 <_Balloc+0x50>
 8009712:	69e3      	ldr	r3, [r4, #28]
 8009714:	68db      	ldr	r3, [r3, #12]
 8009716:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800971a:	b9b8      	cbnz	r0, 800974c <_Balloc+0x68>
 800971c:	2101      	movs	r1, #1
 800971e:	fa01 f605 	lsl.w	r6, r1, r5
 8009722:	1d72      	adds	r2, r6, #5
 8009724:	0092      	lsls	r2, r2, #2
 8009726:	4620      	mov	r0, r4
 8009728:	f001 fd88 	bl	800b23c <_calloc_r>
 800972c:	b160      	cbz	r0, 8009748 <_Balloc+0x64>
 800972e:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8009732:	e00e      	b.n	8009752 <_Balloc+0x6e>
 8009734:	2221      	movs	r2, #33	; 0x21
 8009736:	2104      	movs	r1, #4
 8009738:	4620      	mov	r0, r4
 800973a:	f001 fd7f 	bl	800b23c <_calloc_r>
 800973e:	69e3      	ldr	r3, [r4, #28]
 8009740:	60f0      	str	r0, [r6, #12]
 8009742:	68db      	ldr	r3, [r3, #12]
 8009744:	2b00      	cmp	r3, #0
 8009746:	d1e4      	bne.n	8009712 <_Balloc+0x2e>
 8009748:	2000      	movs	r0, #0
 800974a:	bd70      	pop	{r4, r5, r6, pc}
 800974c:	6802      	ldr	r2, [r0, #0]
 800974e:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8009752:	2300      	movs	r3, #0
 8009754:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8009758:	e7f7      	b.n	800974a <_Balloc+0x66>
 800975a:	bf00      	nop
 800975c:	0800c6de 	.word	0x0800c6de
 8009760:	0800c75e 	.word	0x0800c75e

08009764 <_Bfree>:
 8009764:	b570      	push	{r4, r5, r6, lr}
 8009766:	69c6      	ldr	r6, [r0, #28]
 8009768:	4605      	mov	r5, r0
 800976a:	460c      	mov	r4, r1
 800976c:	b976      	cbnz	r6, 800978c <_Bfree+0x28>
 800976e:	2010      	movs	r0, #16
 8009770:	f7ff ff04 	bl	800957c <malloc>
 8009774:	4602      	mov	r2, r0
 8009776:	61e8      	str	r0, [r5, #28]
 8009778:	b920      	cbnz	r0, 8009784 <_Bfree+0x20>
 800977a:	4b09      	ldr	r3, [pc, #36]	; (80097a0 <_Bfree+0x3c>)
 800977c:	4809      	ldr	r0, [pc, #36]	; (80097a4 <_Bfree+0x40>)
 800977e:	218f      	movs	r1, #143	; 0x8f
 8009780:	f001 fd3e 	bl	800b200 <__assert_func>
 8009784:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8009788:	6006      	str	r6, [r0, #0]
 800978a:	60c6      	str	r6, [r0, #12]
 800978c:	b13c      	cbz	r4, 800979e <_Bfree+0x3a>
 800978e:	69eb      	ldr	r3, [r5, #28]
 8009790:	6862      	ldr	r2, [r4, #4]
 8009792:	68db      	ldr	r3, [r3, #12]
 8009794:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8009798:	6021      	str	r1, [r4, #0]
 800979a:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800979e:	bd70      	pop	{r4, r5, r6, pc}
 80097a0:	0800c6de 	.word	0x0800c6de
 80097a4:	0800c75e 	.word	0x0800c75e

080097a8 <__multadd>:
 80097a8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80097ac:	690d      	ldr	r5, [r1, #16]
 80097ae:	4607      	mov	r7, r0
 80097b0:	460c      	mov	r4, r1
 80097b2:	461e      	mov	r6, r3
 80097b4:	f101 0c14 	add.w	ip, r1, #20
 80097b8:	2000      	movs	r0, #0
 80097ba:	f8dc 3000 	ldr.w	r3, [ip]
 80097be:	b299      	uxth	r1, r3
 80097c0:	fb02 6101 	mla	r1, r2, r1, r6
 80097c4:	0c1e      	lsrs	r6, r3, #16
 80097c6:	0c0b      	lsrs	r3, r1, #16
 80097c8:	fb02 3306 	mla	r3, r2, r6, r3
 80097cc:	b289      	uxth	r1, r1
 80097ce:	3001      	adds	r0, #1
 80097d0:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 80097d4:	4285      	cmp	r5, r0
 80097d6:	f84c 1b04 	str.w	r1, [ip], #4
 80097da:	ea4f 4613 	mov.w	r6, r3, lsr #16
 80097de:	dcec      	bgt.n	80097ba <__multadd+0x12>
 80097e0:	b30e      	cbz	r6, 8009826 <__multadd+0x7e>
 80097e2:	68a3      	ldr	r3, [r4, #8]
 80097e4:	42ab      	cmp	r3, r5
 80097e6:	dc19      	bgt.n	800981c <__multadd+0x74>
 80097e8:	6861      	ldr	r1, [r4, #4]
 80097ea:	4638      	mov	r0, r7
 80097ec:	3101      	adds	r1, #1
 80097ee:	f7ff ff79 	bl	80096e4 <_Balloc>
 80097f2:	4680      	mov	r8, r0
 80097f4:	b928      	cbnz	r0, 8009802 <__multadd+0x5a>
 80097f6:	4602      	mov	r2, r0
 80097f8:	4b0c      	ldr	r3, [pc, #48]	; (800982c <__multadd+0x84>)
 80097fa:	480d      	ldr	r0, [pc, #52]	; (8009830 <__multadd+0x88>)
 80097fc:	21ba      	movs	r1, #186	; 0xba
 80097fe:	f001 fcff 	bl	800b200 <__assert_func>
 8009802:	6922      	ldr	r2, [r4, #16]
 8009804:	3202      	adds	r2, #2
 8009806:	f104 010c 	add.w	r1, r4, #12
 800980a:	0092      	lsls	r2, r2, #2
 800980c:	300c      	adds	r0, #12
 800980e:	f7fe ffd8 	bl	80087c2 <memcpy>
 8009812:	4621      	mov	r1, r4
 8009814:	4638      	mov	r0, r7
 8009816:	f7ff ffa5 	bl	8009764 <_Bfree>
 800981a:	4644      	mov	r4, r8
 800981c:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8009820:	3501      	adds	r5, #1
 8009822:	615e      	str	r6, [r3, #20]
 8009824:	6125      	str	r5, [r4, #16]
 8009826:	4620      	mov	r0, r4
 8009828:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800982c:	0800c74d 	.word	0x0800c74d
 8009830:	0800c75e 	.word	0x0800c75e

08009834 <__s2b>:
 8009834:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009838:	460c      	mov	r4, r1
 800983a:	4615      	mov	r5, r2
 800983c:	461f      	mov	r7, r3
 800983e:	2209      	movs	r2, #9
 8009840:	3308      	adds	r3, #8
 8009842:	4606      	mov	r6, r0
 8009844:	fb93 f3f2 	sdiv	r3, r3, r2
 8009848:	2100      	movs	r1, #0
 800984a:	2201      	movs	r2, #1
 800984c:	429a      	cmp	r2, r3
 800984e:	db09      	blt.n	8009864 <__s2b+0x30>
 8009850:	4630      	mov	r0, r6
 8009852:	f7ff ff47 	bl	80096e4 <_Balloc>
 8009856:	b940      	cbnz	r0, 800986a <__s2b+0x36>
 8009858:	4602      	mov	r2, r0
 800985a:	4b19      	ldr	r3, [pc, #100]	; (80098c0 <__s2b+0x8c>)
 800985c:	4819      	ldr	r0, [pc, #100]	; (80098c4 <__s2b+0x90>)
 800985e:	21d3      	movs	r1, #211	; 0xd3
 8009860:	f001 fcce 	bl	800b200 <__assert_func>
 8009864:	0052      	lsls	r2, r2, #1
 8009866:	3101      	adds	r1, #1
 8009868:	e7f0      	b.n	800984c <__s2b+0x18>
 800986a:	9b08      	ldr	r3, [sp, #32]
 800986c:	6143      	str	r3, [r0, #20]
 800986e:	2d09      	cmp	r5, #9
 8009870:	f04f 0301 	mov.w	r3, #1
 8009874:	6103      	str	r3, [r0, #16]
 8009876:	dd16      	ble.n	80098a6 <__s2b+0x72>
 8009878:	f104 0909 	add.w	r9, r4, #9
 800987c:	46c8      	mov	r8, r9
 800987e:	442c      	add	r4, r5
 8009880:	f818 3b01 	ldrb.w	r3, [r8], #1
 8009884:	4601      	mov	r1, r0
 8009886:	3b30      	subs	r3, #48	; 0x30
 8009888:	220a      	movs	r2, #10
 800988a:	4630      	mov	r0, r6
 800988c:	f7ff ff8c 	bl	80097a8 <__multadd>
 8009890:	45a0      	cmp	r8, r4
 8009892:	d1f5      	bne.n	8009880 <__s2b+0x4c>
 8009894:	f1a5 0408 	sub.w	r4, r5, #8
 8009898:	444c      	add	r4, r9
 800989a:	1b2d      	subs	r5, r5, r4
 800989c:	1963      	adds	r3, r4, r5
 800989e:	42bb      	cmp	r3, r7
 80098a0:	db04      	blt.n	80098ac <__s2b+0x78>
 80098a2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80098a6:	340a      	adds	r4, #10
 80098a8:	2509      	movs	r5, #9
 80098aa:	e7f6      	b.n	800989a <__s2b+0x66>
 80098ac:	f814 3b01 	ldrb.w	r3, [r4], #1
 80098b0:	4601      	mov	r1, r0
 80098b2:	3b30      	subs	r3, #48	; 0x30
 80098b4:	220a      	movs	r2, #10
 80098b6:	4630      	mov	r0, r6
 80098b8:	f7ff ff76 	bl	80097a8 <__multadd>
 80098bc:	e7ee      	b.n	800989c <__s2b+0x68>
 80098be:	bf00      	nop
 80098c0:	0800c74d 	.word	0x0800c74d
 80098c4:	0800c75e 	.word	0x0800c75e

080098c8 <__hi0bits>:
 80098c8:	0c03      	lsrs	r3, r0, #16
 80098ca:	041b      	lsls	r3, r3, #16
 80098cc:	b9d3      	cbnz	r3, 8009904 <__hi0bits+0x3c>
 80098ce:	0400      	lsls	r0, r0, #16
 80098d0:	2310      	movs	r3, #16
 80098d2:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 80098d6:	bf04      	itt	eq
 80098d8:	0200      	lsleq	r0, r0, #8
 80098da:	3308      	addeq	r3, #8
 80098dc:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 80098e0:	bf04      	itt	eq
 80098e2:	0100      	lsleq	r0, r0, #4
 80098e4:	3304      	addeq	r3, #4
 80098e6:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 80098ea:	bf04      	itt	eq
 80098ec:	0080      	lsleq	r0, r0, #2
 80098ee:	3302      	addeq	r3, #2
 80098f0:	2800      	cmp	r0, #0
 80098f2:	db05      	blt.n	8009900 <__hi0bits+0x38>
 80098f4:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 80098f8:	f103 0301 	add.w	r3, r3, #1
 80098fc:	bf08      	it	eq
 80098fe:	2320      	moveq	r3, #32
 8009900:	4618      	mov	r0, r3
 8009902:	4770      	bx	lr
 8009904:	2300      	movs	r3, #0
 8009906:	e7e4      	b.n	80098d2 <__hi0bits+0xa>

08009908 <__lo0bits>:
 8009908:	6803      	ldr	r3, [r0, #0]
 800990a:	f013 0207 	ands.w	r2, r3, #7
 800990e:	d00c      	beq.n	800992a <__lo0bits+0x22>
 8009910:	07d9      	lsls	r1, r3, #31
 8009912:	d422      	bmi.n	800995a <__lo0bits+0x52>
 8009914:	079a      	lsls	r2, r3, #30
 8009916:	bf49      	itett	mi
 8009918:	085b      	lsrmi	r3, r3, #1
 800991a:	089b      	lsrpl	r3, r3, #2
 800991c:	6003      	strmi	r3, [r0, #0]
 800991e:	2201      	movmi	r2, #1
 8009920:	bf5c      	itt	pl
 8009922:	6003      	strpl	r3, [r0, #0]
 8009924:	2202      	movpl	r2, #2
 8009926:	4610      	mov	r0, r2
 8009928:	4770      	bx	lr
 800992a:	b299      	uxth	r1, r3
 800992c:	b909      	cbnz	r1, 8009932 <__lo0bits+0x2a>
 800992e:	0c1b      	lsrs	r3, r3, #16
 8009930:	2210      	movs	r2, #16
 8009932:	b2d9      	uxtb	r1, r3
 8009934:	b909      	cbnz	r1, 800993a <__lo0bits+0x32>
 8009936:	3208      	adds	r2, #8
 8009938:	0a1b      	lsrs	r3, r3, #8
 800993a:	0719      	lsls	r1, r3, #28
 800993c:	bf04      	itt	eq
 800993e:	091b      	lsreq	r3, r3, #4
 8009940:	3204      	addeq	r2, #4
 8009942:	0799      	lsls	r1, r3, #30
 8009944:	bf04      	itt	eq
 8009946:	089b      	lsreq	r3, r3, #2
 8009948:	3202      	addeq	r2, #2
 800994a:	07d9      	lsls	r1, r3, #31
 800994c:	d403      	bmi.n	8009956 <__lo0bits+0x4e>
 800994e:	085b      	lsrs	r3, r3, #1
 8009950:	f102 0201 	add.w	r2, r2, #1
 8009954:	d003      	beq.n	800995e <__lo0bits+0x56>
 8009956:	6003      	str	r3, [r0, #0]
 8009958:	e7e5      	b.n	8009926 <__lo0bits+0x1e>
 800995a:	2200      	movs	r2, #0
 800995c:	e7e3      	b.n	8009926 <__lo0bits+0x1e>
 800995e:	2220      	movs	r2, #32
 8009960:	e7e1      	b.n	8009926 <__lo0bits+0x1e>
	...

08009964 <__i2b>:
 8009964:	b510      	push	{r4, lr}
 8009966:	460c      	mov	r4, r1
 8009968:	2101      	movs	r1, #1
 800996a:	f7ff febb 	bl	80096e4 <_Balloc>
 800996e:	4602      	mov	r2, r0
 8009970:	b928      	cbnz	r0, 800997e <__i2b+0x1a>
 8009972:	4b05      	ldr	r3, [pc, #20]	; (8009988 <__i2b+0x24>)
 8009974:	4805      	ldr	r0, [pc, #20]	; (800998c <__i2b+0x28>)
 8009976:	f240 1145 	movw	r1, #325	; 0x145
 800997a:	f001 fc41 	bl	800b200 <__assert_func>
 800997e:	2301      	movs	r3, #1
 8009980:	6144      	str	r4, [r0, #20]
 8009982:	6103      	str	r3, [r0, #16]
 8009984:	bd10      	pop	{r4, pc}
 8009986:	bf00      	nop
 8009988:	0800c74d 	.word	0x0800c74d
 800998c:	0800c75e 	.word	0x0800c75e

08009990 <__multiply>:
 8009990:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009994:	4691      	mov	r9, r2
 8009996:	690a      	ldr	r2, [r1, #16]
 8009998:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800999c:	429a      	cmp	r2, r3
 800999e:	bfb8      	it	lt
 80099a0:	460b      	movlt	r3, r1
 80099a2:	460c      	mov	r4, r1
 80099a4:	bfbc      	itt	lt
 80099a6:	464c      	movlt	r4, r9
 80099a8:	4699      	movlt	r9, r3
 80099aa:	6927      	ldr	r7, [r4, #16]
 80099ac:	f8d9 a010 	ldr.w	sl, [r9, #16]
 80099b0:	68a3      	ldr	r3, [r4, #8]
 80099b2:	6861      	ldr	r1, [r4, #4]
 80099b4:	eb07 060a 	add.w	r6, r7, sl
 80099b8:	42b3      	cmp	r3, r6
 80099ba:	b085      	sub	sp, #20
 80099bc:	bfb8      	it	lt
 80099be:	3101      	addlt	r1, #1
 80099c0:	f7ff fe90 	bl	80096e4 <_Balloc>
 80099c4:	b930      	cbnz	r0, 80099d4 <__multiply+0x44>
 80099c6:	4602      	mov	r2, r0
 80099c8:	4b44      	ldr	r3, [pc, #272]	; (8009adc <__multiply+0x14c>)
 80099ca:	4845      	ldr	r0, [pc, #276]	; (8009ae0 <__multiply+0x150>)
 80099cc:	f44f 71b1 	mov.w	r1, #354	; 0x162
 80099d0:	f001 fc16 	bl	800b200 <__assert_func>
 80099d4:	f100 0514 	add.w	r5, r0, #20
 80099d8:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 80099dc:	462b      	mov	r3, r5
 80099de:	2200      	movs	r2, #0
 80099e0:	4543      	cmp	r3, r8
 80099e2:	d321      	bcc.n	8009a28 <__multiply+0x98>
 80099e4:	f104 0314 	add.w	r3, r4, #20
 80099e8:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 80099ec:	f109 0314 	add.w	r3, r9, #20
 80099f0:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 80099f4:	9202      	str	r2, [sp, #8]
 80099f6:	1b3a      	subs	r2, r7, r4
 80099f8:	3a15      	subs	r2, #21
 80099fa:	f022 0203 	bic.w	r2, r2, #3
 80099fe:	3204      	adds	r2, #4
 8009a00:	f104 0115 	add.w	r1, r4, #21
 8009a04:	428f      	cmp	r7, r1
 8009a06:	bf38      	it	cc
 8009a08:	2204      	movcc	r2, #4
 8009a0a:	9201      	str	r2, [sp, #4]
 8009a0c:	9a02      	ldr	r2, [sp, #8]
 8009a0e:	9303      	str	r3, [sp, #12]
 8009a10:	429a      	cmp	r2, r3
 8009a12:	d80c      	bhi.n	8009a2e <__multiply+0x9e>
 8009a14:	2e00      	cmp	r6, #0
 8009a16:	dd03      	ble.n	8009a20 <__multiply+0x90>
 8009a18:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8009a1c:	2b00      	cmp	r3, #0
 8009a1e:	d05b      	beq.n	8009ad8 <__multiply+0x148>
 8009a20:	6106      	str	r6, [r0, #16]
 8009a22:	b005      	add	sp, #20
 8009a24:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009a28:	f843 2b04 	str.w	r2, [r3], #4
 8009a2c:	e7d8      	b.n	80099e0 <__multiply+0x50>
 8009a2e:	f8b3 a000 	ldrh.w	sl, [r3]
 8009a32:	f1ba 0f00 	cmp.w	sl, #0
 8009a36:	d024      	beq.n	8009a82 <__multiply+0xf2>
 8009a38:	f104 0e14 	add.w	lr, r4, #20
 8009a3c:	46a9      	mov	r9, r5
 8009a3e:	f04f 0c00 	mov.w	ip, #0
 8009a42:	f85e 2b04 	ldr.w	r2, [lr], #4
 8009a46:	f8d9 1000 	ldr.w	r1, [r9]
 8009a4a:	fa1f fb82 	uxth.w	fp, r2
 8009a4e:	b289      	uxth	r1, r1
 8009a50:	fb0a 110b 	mla	r1, sl, fp, r1
 8009a54:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 8009a58:	f8d9 2000 	ldr.w	r2, [r9]
 8009a5c:	4461      	add	r1, ip
 8009a5e:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8009a62:	fb0a c20b 	mla	r2, sl, fp, ip
 8009a66:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 8009a6a:	b289      	uxth	r1, r1
 8009a6c:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8009a70:	4577      	cmp	r7, lr
 8009a72:	f849 1b04 	str.w	r1, [r9], #4
 8009a76:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8009a7a:	d8e2      	bhi.n	8009a42 <__multiply+0xb2>
 8009a7c:	9a01      	ldr	r2, [sp, #4]
 8009a7e:	f845 c002 	str.w	ip, [r5, r2]
 8009a82:	9a03      	ldr	r2, [sp, #12]
 8009a84:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 8009a88:	3304      	adds	r3, #4
 8009a8a:	f1b9 0f00 	cmp.w	r9, #0
 8009a8e:	d021      	beq.n	8009ad4 <__multiply+0x144>
 8009a90:	6829      	ldr	r1, [r5, #0]
 8009a92:	f104 0c14 	add.w	ip, r4, #20
 8009a96:	46ae      	mov	lr, r5
 8009a98:	f04f 0a00 	mov.w	sl, #0
 8009a9c:	f8bc b000 	ldrh.w	fp, [ip]
 8009aa0:	f8be 2002 	ldrh.w	r2, [lr, #2]
 8009aa4:	fb09 220b 	mla	r2, r9, fp, r2
 8009aa8:	4452      	add	r2, sl
 8009aaa:	b289      	uxth	r1, r1
 8009aac:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8009ab0:	f84e 1b04 	str.w	r1, [lr], #4
 8009ab4:	f85c 1b04 	ldr.w	r1, [ip], #4
 8009ab8:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 8009abc:	f8be 1000 	ldrh.w	r1, [lr]
 8009ac0:	fb09 110a 	mla	r1, r9, sl, r1
 8009ac4:	eb01 4112 	add.w	r1, r1, r2, lsr #16
 8009ac8:	4567      	cmp	r7, ip
 8009aca:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 8009ace:	d8e5      	bhi.n	8009a9c <__multiply+0x10c>
 8009ad0:	9a01      	ldr	r2, [sp, #4]
 8009ad2:	50a9      	str	r1, [r5, r2]
 8009ad4:	3504      	adds	r5, #4
 8009ad6:	e799      	b.n	8009a0c <__multiply+0x7c>
 8009ad8:	3e01      	subs	r6, #1
 8009ada:	e79b      	b.n	8009a14 <__multiply+0x84>
 8009adc:	0800c74d 	.word	0x0800c74d
 8009ae0:	0800c75e 	.word	0x0800c75e

08009ae4 <__pow5mult>:
 8009ae4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009ae8:	4615      	mov	r5, r2
 8009aea:	f012 0203 	ands.w	r2, r2, #3
 8009aee:	4606      	mov	r6, r0
 8009af0:	460f      	mov	r7, r1
 8009af2:	d007      	beq.n	8009b04 <__pow5mult+0x20>
 8009af4:	4c25      	ldr	r4, [pc, #148]	; (8009b8c <__pow5mult+0xa8>)
 8009af6:	3a01      	subs	r2, #1
 8009af8:	2300      	movs	r3, #0
 8009afa:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8009afe:	f7ff fe53 	bl	80097a8 <__multadd>
 8009b02:	4607      	mov	r7, r0
 8009b04:	10ad      	asrs	r5, r5, #2
 8009b06:	d03d      	beq.n	8009b84 <__pow5mult+0xa0>
 8009b08:	69f4      	ldr	r4, [r6, #28]
 8009b0a:	b97c      	cbnz	r4, 8009b2c <__pow5mult+0x48>
 8009b0c:	2010      	movs	r0, #16
 8009b0e:	f7ff fd35 	bl	800957c <malloc>
 8009b12:	4602      	mov	r2, r0
 8009b14:	61f0      	str	r0, [r6, #28]
 8009b16:	b928      	cbnz	r0, 8009b24 <__pow5mult+0x40>
 8009b18:	4b1d      	ldr	r3, [pc, #116]	; (8009b90 <__pow5mult+0xac>)
 8009b1a:	481e      	ldr	r0, [pc, #120]	; (8009b94 <__pow5mult+0xb0>)
 8009b1c:	f240 11b3 	movw	r1, #435	; 0x1b3
 8009b20:	f001 fb6e 	bl	800b200 <__assert_func>
 8009b24:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8009b28:	6004      	str	r4, [r0, #0]
 8009b2a:	60c4      	str	r4, [r0, #12]
 8009b2c:	f8d6 801c 	ldr.w	r8, [r6, #28]
 8009b30:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8009b34:	b94c      	cbnz	r4, 8009b4a <__pow5mult+0x66>
 8009b36:	f240 2171 	movw	r1, #625	; 0x271
 8009b3a:	4630      	mov	r0, r6
 8009b3c:	f7ff ff12 	bl	8009964 <__i2b>
 8009b40:	2300      	movs	r3, #0
 8009b42:	f8c8 0008 	str.w	r0, [r8, #8]
 8009b46:	4604      	mov	r4, r0
 8009b48:	6003      	str	r3, [r0, #0]
 8009b4a:	f04f 0900 	mov.w	r9, #0
 8009b4e:	07eb      	lsls	r3, r5, #31
 8009b50:	d50a      	bpl.n	8009b68 <__pow5mult+0x84>
 8009b52:	4639      	mov	r1, r7
 8009b54:	4622      	mov	r2, r4
 8009b56:	4630      	mov	r0, r6
 8009b58:	f7ff ff1a 	bl	8009990 <__multiply>
 8009b5c:	4639      	mov	r1, r7
 8009b5e:	4680      	mov	r8, r0
 8009b60:	4630      	mov	r0, r6
 8009b62:	f7ff fdff 	bl	8009764 <_Bfree>
 8009b66:	4647      	mov	r7, r8
 8009b68:	106d      	asrs	r5, r5, #1
 8009b6a:	d00b      	beq.n	8009b84 <__pow5mult+0xa0>
 8009b6c:	6820      	ldr	r0, [r4, #0]
 8009b6e:	b938      	cbnz	r0, 8009b80 <__pow5mult+0x9c>
 8009b70:	4622      	mov	r2, r4
 8009b72:	4621      	mov	r1, r4
 8009b74:	4630      	mov	r0, r6
 8009b76:	f7ff ff0b 	bl	8009990 <__multiply>
 8009b7a:	6020      	str	r0, [r4, #0]
 8009b7c:	f8c0 9000 	str.w	r9, [r0]
 8009b80:	4604      	mov	r4, r0
 8009b82:	e7e4      	b.n	8009b4e <__pow5mult+0x6a>
 8009b84:	4638      	mov	r0, r7
 8009b86:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009b8a:	bf00      	nop
 8009b8c:	0800c8a8 	.word	0x0800c8a8
 8009b90:	0800c6de 	.word	0x0800c6de
 8009b94:	0800c75e 	.word	0x0800c75e

08009b98 <__lshift>:
 8009b98:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009b9c:	460c      	mov	r4, r1
 8009b9e:	6849      	ldr	r1, [r1, #4]
 8009ba0:	6923      	ldr	r3, [r4, #16]
 8009ba2:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8009ba6:	68a3      	ldr	r3, [r4, #8]
 8009ba8:	4607      	mov	r7, r0
 8009baa:	4691      	mov	r9, r2
 8009bac:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8009bb0:	f108 0601 	add.w	r6, r8, #1
 8009bb4:	42b3      	cmp	r3, r6
 8009bb6:	db0b      	blt.n	8009bd0 <__lshift+0x38>
 8009bb8:	4638      	mov	r0, r7
 8009bba:	f7ff fd93 	bl	80096e4 <_Balloc>
 8009bbe:	4605      	mov	r5, r0
 8009bc0:	b948      	cbnz	r0, 8009bd6 <__lshift+0x3e>
 8009bc2:	4602      	mov	r2, r0
 8009bc4:	4b28      	ldr	r3, [pc, #160]	; (8009c68 <__lshift+0xd0>)
 8009bc6:	4829      	ldr	r0, [pc, #164]	; (8009c6c <__lshift+0xd4>)
 8009bc8:	f44f 71ef 	mov.w	r1, #478	; 0x1de
 8009bcc:	f001 fb18 	bl	800b200 <__assert_func>
 8009bd0:	3101      	adds	r1, #1
 8009bd2:	005b      	lsls	r3, r3, #1
 8009bd4:	e7ee      	b.n	8009bb4 <__lshift+0x1c>
 8009bd6:	2300      	movs	r3, #0
 8009bd8:	f100 0114 	add.w	r1, r0, #20
 8009bdc:	f100 0210 	add.w	r2, r0, #16
 8009be0:	4618      	mov	r0, r3
 8009be2:	4553      	cmp	r3, sl
 8009be4:	db33      	blt.n	8009c4e <__lshift+0xb6>
 8009be6:	6920      	ldr	r0, [r4, #16]
 8009be8:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8009bec:	f104 0314 	add.w	r3, r4, #20
 8009bf0:	f019 091f 	ands.w	r9, r9, #31
 8009bf4:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8009bf8:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8009bfc:	d02b      	beq.n	8009c56 <__lshift+0xbe>
 8009bfe:	f1c9 0e20 	rsb	lr, r9, #32
 8009c02:	468a      	mov	sl, r1
 8009c04:	2200      	movs	r2, #0
 8009c06:	6818      	ldr	r0, [r3, #0]
 8009c08:	fa00 f009 	lsl.w	r0, r0, r9
 8009c0c:	4310      	orrs	r0, r2
 8009c0e:	f84a 0b04 	str.w	r0, [sl], #4
 8009c12:	f853 2b04 	ldr.w	r2, [r3], #4
 8009c16:	459c      	cmp	ip, r3
 8009c18:	fa22 f20e 	lsr.w	r2, r2, lr
 8009c1c:	d8f3      	bhi.n	8009c06 <__lshift+0x6e>
 8009c1e:	ebac 0304 	sub.w	r3, ip, r4
 8009c22:	3b15      	subs	r3, #21
 8009c24:	f023 0303 	bic.w	r3, r3, #3
 8009c28:	3304      	adds	r3, #4
 8009c2a:	f104 0015 	add.w	r0, r4, #21
 8009c2e:	4584      	cmp	ip, r0
 8009c30:	bf38      	it	cc
 8009c32:	2304      	movcc	r3, #4
 8009c34:	50ca      	str	r2, [r1, r3]
 8009c36:	b10a      	cbz	r2, 8009c3c <__lshift+0xa4>
 8009c38:	f108 0602 	add.w	r6, r8, #2
 8009c3c:	3e01      	subs	r6, #1
 8009c3e:	4638      	mov	r0, r7
 8009c40:	612e      	str	r6, [r5, #16]
 8009c42:	4621      	mov	r1, r4
 8009c44:	f7ff fd8e 	bl	8009764 <_Bfree>
 8009c48:	4628      	mov	r0, r5
 8009c4a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009c4e:	f842 0f04 	str.w	r0, [r2, #4]!
 8009c52:	3301      	adds	r3, #1
 8009c54:	e7c5      	b.n	8009be2 <__lshift+0x4a>
 8009c56:	3904      	subs	r1, #4
 8009c58:	f853 2b04 	ldr.w	r2, [r3], #4
 8009c5c:	f841 2f04 	str.w	r2, [r1, #4]!
 8009c60:	459c      	cmp	ip, r3
 8009c62:	d8f9      	bhi.n	8009c58 <__lshift+0xc0>
 8009c64:	e7ea      	b.n	8009c3c <__lshift+0xa4>
 8009c66:	bf00      	nop
 8009c68:	0800c74d 	.word	0x0800c74d
 8009c6c:	0800c75e 	.word	0x0800c75e

08009c70 <__mcmp>:
 8009c70:	b530      	push	{r4, r5, lr}
 8009c72:	6902      	ldr	r2, [r0, #16]
 8009c74:	690c      	ldr	r4, [r1, #16]
 8009c76:	1b12      	subs	r2, r2, r4
 8009c78:	d10e      	bne.n	8009c98 <__mcmp+0x28>
 8009c7a:	f100 0314 	add.w	r3, r0, #20
 8009c7e:	3114      	adds	r1, #20
 8009c80:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 8009c84:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 8009c88:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 8009c8c:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 8009c90:	42a5      	cmp	r5, r4
 8009c92:	d003      	beq.n	8009c9c <__mcmp+0x2c>
 8009c94:	d305      	bcc.n	8009ca2 <__mcmp+0x32>
 8009c96:	2201      	movs	r2, #1
 8009c98:	4610      	mov	r0, r2
 8009c9a:	bd30      	pop	{r4, r5, pc}
 8009c9c:	4283      	cmp	r3, r0
 8009c9e:	d3f3      	bcc.n	8009c88 <__mcmp+0x18>
 8009ca0:	e7fa      	b.n	8009c98 <__mcmp+0x28>
 8009ca2:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8009ca6:	e7f7      	b.n	8009c98 <__mcmp+0x28>

08009ca8 <__mdiff>:
 8009ca8:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009cac:	460c      	mov	r4, r1
 8009cae:	4606      	mov	r6, r0
 8009cb0:	4611      	mov	r1, r2
 8009cb2:	4620      	mov	r0, r4
 8009cb4:	4690      	mov	r8, r2
 8009cb6:	f7ff ffdb 	bl	8009c70 <__mcmp>
 8009cba:	1e05      	subs	r5, r0, #0
 8009cbc:	d110      	bne.n	8009ce0 <__mdiff+0x38>
 8009cbe:	4629      	mov	r1, r5
 8009cc0:	4630      	mov	r0, r6
 8009cc2:	f7ff fd0f 	bl	80096e4 <_Balloc>
 8009cc6:	b930      	cbnz	r0, 8009cd6 <__mdiff+0x2e>
 8009cc8:	4b3a      	ldr	r3, [pc, #232]	; (8009db4 <__mdiff+0x10c>)
 8009cca:	4602      	mov	r2, r0
 8009ccc:	f240 2137 	movw	r1, #567	; 0x237
 8009cd0:	4839      	ldr	r0, [pc, #228]	; (8009db8 <__mdiff+0x110>)
 8009cd2:	f001 fa95 	bl	800b200 <__assert_func>
 8009cd6:	2301      	movs	r3, #1
 8009cd8:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8009cdc:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009ce0:	bfa4      	itt	ge
 8009ce2:	4643      	movge	r3, r8
 8009ce4:	46a0      	movge	r8, r4
 8009ce6:	4630      	mov	r0, r6
 8009ce8:	f8d8 1004 	ldr.w	r1, [r8, #4]
 8009cec:	bfa6      	itte	ge
 8009cee:	461c      	movge	r4, r3
 8009cf0:	2500      	movge	r5, #0
 8009cf2:	2501      	movlt	r5, #1
 8009cf4:	f7ff fcf6 	bl	80096e4 <_Balloc>
 8009cf8:	b920      	cbnz	r0, 8009d04 <__mdiff+0x5c>
 8009cfa:	4b2e      	ldr	r3, [pc, #184]	; (8009db4 <__mdiff+0x10c>)
 8009cfc:	4602      	mov	r2, r0
 8009cfe:	f240 2145 	movw	r1, #581	; 0x245
 8009d02:	e7e5      	b.n	8009cd0 <__mdiff+0x28>
 8009d04:	f8d8 7010 	ldr.w	r7, [r8, #16]
 8009d08:	6926      	ldr	r6, [r4, #16]
 8009d0a:	60c5      	str	r5, [r0, #12]
 8009d0c:	f104 0914 	add.w	r9, r4, #20
 8009d10:	f108 0514 	add.w	r5, r8, #20
 8009d14:	f100 0e14 	add.w	lr, r0, #20
 8009d18:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 8009d1c:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 8009d20:	f108 0210 	add.w	r2, r8, #16
 8009d24:	46f2      	mov	sl, lr
 8009d26:	2100      	movs	r1, #0
 8009d28:	f859 3b04 	ldr.w	r3, [r9], #4
 8009d2c:	f852 bf04 	ldr.w	fp, [r2, #4]!
 8009d30:	fa11 f88b 	uxtah	r8, r1, fp
 8009d34:	b299      	uxth	r1, r3
 8009d36:	0c1b      	lsrs	r3, r3, #16
 8009d38:	eba8 0801 	sub.w	r8, r8, r1
 8009d3c:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 8009d40:	eb03 4328 	add.w	r3, r3, r8, asr #16
 8009d44:	fa1f f888 	uxth.w	r8, r8
 8009d48:	1419      	asrs	r1, r3, #16
 8009d4a:	454e      	cmp	r6, r9
 8009d4c:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 8009d50:	f84a 3b04 	str.w	r3, [sl], #4
 8009d54:	d8e8      	bhi.n	8009d28 <__mdiff+0x80>
 8009d56:	1b33      	subs	r3, r6, r4
 8009d58:	3b15      	subs	r3, #21
 8009d5a:	f023 0303 	bic.w	r3, r3, #3
 8009d5e:	3304      	adds	r3, #4
 8009d60:	3415      	adds	r4, #21
 8009d62:	42a6      	cmp	r6, r4
 8009d64:	bf38      	it	cc
 8009d66:	2304      	movcc	r3, #4
 8009d68:	441d      	add	r5, r3
 8009d6a:	4473      	add	r3, lr
 8009d6c:	469e      	mov	lr, r3
 8009d6e:	462e      	mov	r6, r5
 8009d70:	4566      	cmp	r6, ip
 8009d72:	d30e      	bcc.n	8009d92 <__mdiff+0xea>
 8009d74:	f10c 0203 	add.w	r2, ip, #3
 8009d78:	1b52      	subs	r2, r2, r5
 8009d7a:	f022 0203 	bic.w	r2, r2, #3
 8009d7e:	3d03      	subs	r5, #3
 8009d80:	45ac      	cmp	ip, r5
 8009d82:	bf38      	it	cc
 8009d84:	2200      	movcc	r2, #0
 8009d86:	4413      	add	r3, r2
 8009d88:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 8009d8c:	b17a      	cbz	r2, 8009dae <__mdiff+0x106>
 8009d8e:	6107      	str	r7, [r0, #16]
 8009d90:	e7a4      	b.n	8009cdc <__mdiff+0x34>
 8009d92:	f856 8b04 	ldr.w	r8, [r6], #4
 8009d96:	fa11 f288 	uxtah	r2, r1, r8
 8009d9a:	1414      	asrs	r4, r2, #16
 8009d9c:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 8009da0:	b292      	uxth	r2, r2
 8009da2:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 8009da6:	f84e 2b04 	str.w	r2, [lr], #4
 8009daa:	1421      	asrs	r1, r4, #16
 8009dac:	e7e0      	b.n	8009d70 <__mdiff+0xc8>
 8009dae:	3f01      	subs	r7, #1
 8009db0:	e7ea      	b.n	8009d88 <__mdiff+0xe0>
 8009db2:	bf00      	nop
 8009db4:	0800c74d 	.word	0x0800c74d
 8009db8:	0800c75e 	.word	0x0800c75e

08009dbc <__ulp>:
 8009dbc:	b082      	sub	sp, #8
 8009dbe:	ed8d 0b00 	vstr	d0, [sp]
 8009dc2:	9a01      	ldr	r2, [sp, #4]
 8009dc4:	4b0f      	ldr	r3, [pc, #60]	; (8009e04 <__ulp+0x48>)
 8009dc6:	4013      	ands	r3, r2
 8009dc8:	f1a3 7350 	sub.w	r3, r3, #54525952	; 0x3400000
 8009dcc:	2b00      	cmp	r3, #0
 8009dce:	dc08      	bgt.n	8009de2 <__ulp+0x26>
 8009dd0:	425b      	negs	r3, r3
 8009dd2:	f1b3 7fa0 	cmp.w	r3, #20971520	; 0x1400000
 8009dd6:	ea4f 5223 	mov.w	r2, r3, asr #20
 8009dda:	da04      	bge.n	8009de6 <__ulp+0x2a>
 8009ddc:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8009de0:	4113      	asrs	r3, r2
 8009de2:	2200      	movs	r2, #0
 8009de4:	e008      	b.n	8009df8 <__ulp+0x3c>
 8009de6:	f1a2 0314 	sub.w	r3, r2, #20
 8009dea:	2b1e      	cmp	r3, #30
 8009dec:	bfda      	itte	le
 8009dee:	f04f 4200 	movle.w	r2, #2147483648	; 0x80000000
 8009df2:	40da      	lsrle	r2, r3
 8009df4:	2201      	movgt	r2, #1
 8009df6:	2300      	movs	r3, #0
 8009df8:	4619      	mov	r1, r3
 8009dfa:	4610      	mov	r0, r2
 8009dfc:	ec41 0b10 	vmov	d0, r0, r1
 8009e00:	b002      	add	sp, #8
 8009e02:	4770      	bx	lr
 8009e04:	7ff00000 	.word	0x7ff00000

08009e08 <__b2d>:
 8009e08:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009e0c:	6906      	ldr	r6, [r0, #16]
 8009e0e:	f100 0814 	add.w	r8, r0, #20
 8009e12:	eb08 0686 	add.w	r6, r8, r6, lsl #2
 8009e16:	1f37      	subs	r7, r6, #4
 8009e18:	f856 2c04 	ldr.w	r2, [r6, #-4]
 8009e1c:	4610      	mov	r0, r2
 8009e1e:	f7ff fd53 	bl	80098c8 <__hi0bits>
 8009e22:	f1c0 0320 	rsb	r3, r0, #32
 8009e26:	280a      	cmp	r0, #10
 8009e28:	600b      	str	r3, [r1, #0]
 8009e2a:	491b      	ldr	r1, [pc, #108]	; (8009e98 <__b2d+0x90>)
 8009e2c:	dc15      	bgt.n	8009e5a <__b2d+0x52>
 8009e2e:	f1c0 0c0b 	rsb	ip, r0, #11
 8009e32:	fa22 f30c 	lsr.w	r3, r2, ip
 8009e36:	45b8      	cmp	r8, r7
 8009e38:	ea43 0501 	orr.w	r5, r3, r1
 8009e3c:	bf34      	ite	cc
 8009e3e:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 8009e42:	2300      	movcs	r3, #0
 8009e44:	3015      	adds	r0, #21
 8009e46:	fa02 f000 	lsl.w	r0, r2, r0
 8009e4a:	fa23 f30c 	lsr.w	r3, r3, ip
 8009e4e:	4303      	orrs	r3, r0
 8009e50:	461c      	mov	r4, r3
 8009e52:	ec45 4b10 	vmov	d0, r4, r5
 8009e56:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009e5a:	45b8      	cmp	r8, r7
 8009e5c:	bf3a      	itte	cc
 8009e5e:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 8009e62:	f1a6 0708 	subcc.w	r7, r6, #8
 8009e66:	2300      	movcs	r3, #0
 8009e68:	380b      	subs	r0, #11
 8009e6a:	d012      	beq.n	8009e92 <__b2d+0x8a>
 8009e6c:	f1c0 0120 	rsb	r1, r0, #32
 8009e70:	fa23 f401 	lsr.w	r4, r3, r1
 8009e74:	4082      	lsls	r2, r0
 8009e76:	4322      	orrs	r2, r4
 8009e78:	4547      	cmp	r7, r8
 8009e7a:	f042 557f 	orr.w	r5, r2, #1069547520	; 0x3fc00000
 8009e7e:	bf8c      	ite	hi
 8009e80:	f857 2c04 	ldrhi.w	r2, [r7, #-4]
 8009e84:	2200      	movls	r2, #0
 8009e86:	4083      	lsls	r3, r0
 8009e88:	40ca      	lsrs	r2, r1
 8009e8a:	f445 1540 	orr.w	r5, r5, #3145728	; 0x300000
 8009e8e:	4313      	orrs	r3, r2
 8009e90:	e7de      	b.n	8009e50 <__b2d+0x48>
 8009e92:	ea42 0501 	orr.w	r5, r2, r1
 8009e96:	e7db      	b.n	8009e50 <__b2d+0x48>
 8009e98:	3ff00000 	.word	0x3ff00000

08009e9c <__d2b>:
 8009e9c:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8009ea0:	460f      	mov	r7, r1
 8009ea2:	2101      	movs	r1, #1
 8009ea4:	ec59 8b10 	vmov	r8, r9, d0
 8009ea8:	4616      	mov	r6, r2
 8009eaa:	f7ff fc1b 	bl	80096e4 <_Balloc>
 8009eae:	4604      	mov	r4, r0
 8009eb0:	b930      	cbnz	r0, 8009ec0 <__d2b+0x24>
 8009eb2:	4602      	mov	r2, r0
 8009eb4:	4b24      	ldr	r3, [pc, #144]	; (8009f48 <__d2b+0xac>)
 8009eb6:	4825      	ldr	r0, [pc, #148]	; (8009f4c <__d2b+0xb0>)
 8009eb8:	f240 310f 	movw	r1, #783	; 0x30f
 8009ebc:	f001 f9a0 	bl	800b200 <__assert_func>
 8009ec0:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8009ec4:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8009ec8:	bb2d      	cbnz	r5, 8009f16 <__d2b+0x7a>
 8009eca:	9301      	str	r3, [sp, #4]
 8009ecc:	f1b8 0300 	subs.w	r3, r8, #0
 8009ed0:	d026      	beq.n	8009f20 <__d2b+0x84>
 8009ed2:	4668      	mov	r0, sp
 8009ed4:	9300      	str	r3, [sp, #0]
 8009ed6:	f7ff fd17 	bl	8009908 <__lo0bits>
 8009eda:	e9dd 1200 	ldrd	r1, r2, [sp]
 8009ede:	b1e8      	cbz	r0, 8009f1c <__d2b+0x80>
 8009ee0:	f1c0 0320 	rsb	r3, r0, #32
 8009ee4:	fa02 f303 	lsl.w	r3, r2, r3
 8009ee8:	430b      	orrs	r3, r1
 8009eea:	40c2      	lsrs	r2, r0
 8009eec:	6163      	str	r3, [r4, #20]
 8009eee:	9201      	str	r2, [sp, #4]
 8009ef0:	9b01      	ldr	r3, [sp, #4]
 8009ef2:	61a3      	str	r3, [r4, #24]
 8009ef4:	2b00      	cmp	r3, #0
 8009ef6:	bf14      	ite	ne
 8009ef8:	2202      	movne	r2, #2
 8009efa:	2201      	moveq	r2, #1
 8009efc:	6122      	str	r2, [r4, #16]
 8009efe:	b1bd      	cbz	r5, 8009f30 <__d2b+0x94>
 8009f00:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 8009f04:	4405      	add	r5, r0
 8009f06:	603d      	str	r5, [r7, #0]
 8009f08:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8009f0c:	6030      	str	r0, [r6, #0]
 8009f0e:	4620      	mov	r0, r4
 8009f10:	b003      	add	sp, #12
 8009f12:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8009f16:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8009f1a:	e7d6      	b.n	8009eca <__d2b+0x2e>
 8009f1c:	6161      	str	r1, [r4, #20]
 8009f1e:	e7e7      	b.n	8009ef0 <__d2b+0x54>
 8009f20:	a801      	add	r0, sp, #4
 8009f22:	f7ff fcf1 	bl	8009908 <__lo0bits>
 8009f26:	9b01      	ldr	r3, [sp, #4]
 8009f28:	6163      	str	r3, [r4, #20]
 8009f2a:	3020      	adds	r0, #32
 8009f2c:	2201      	movs	r2, #1
 8009f2e:	e7e5      	b.n	8009efc <__d2b+0x60>
 8009f30:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8009f34:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8009f38:	6038      	str	r0, [r7, #0]
 8009f3a:	6918      	ldr	r0, [r3, #16]
 8009f3c:	f7ff fcc4 	bl	80098c8 <__hi0bits>
 8009f40:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8009f44:	e7e2      	b.n	8009f0c <__d2b+0x70>
 8009f46:	bf00      	nop
 8009f48:	0800c74d 	.word	0x0800c74d
 8009f4c:	0800c75e 	.word	0x0800c75e

08009f50 <__ratio>:
 8009f50:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009f54:	4688      	mov	r8, r1
 8009f56:	4669      	mov	r1, sp
 8009f58:	4681      	mov	r9, r0
 8009f5a:	f7ff ff55 	bl	8009e08 <__b2d>
 8009f5e:	a901      	add	r1, sp, #4
 8009f60:	4640      	mov	r0, r8
 8009f62:	ec55 4b10 	vmov	r4, r5, d0
 8009f66:	f7ff ff4f 	bl	8009e08 <__b2d>
 8009f6a:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8009f6e:	f8d8 2010 	ldr.w	r2, [r8, #16]
 8009f72:	eba3 0c02 	sub.w	ip, r3, r2
 8009f76:	e9dd 3200 	ldrd	r3, r2, [sp]
 8009f7a:	1a9b      	subs	r3, r3, r2
 8009f7c:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 8009f80:	ec51 0b10 	vmov	r0, r1, d0
 8009f84:	2b00      	cmp	r3, #0
 8009f86:	bfd6      	itet	le
 8009f88:	460a      	movle	r2, r1
 8009f8a:	462a      	movgt	r2, r5
 8009f8c:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 8009f90:	468b      	mov	fp, r1
 8009f92:	462f      	mov	r7, r5
 8009f94:	bfd4      	ite	le
 8009f96:	eb02 5b03 	addle.w	fp, r2, r3, lsl #20
 8009f9a:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 8009f9e:	4620      	mov	r0, r4
 8009fa0:	ee10 2a10 	vmov	r2, s0
 8009fa4:	465b      	mov	r3, fp
 8009fa6:	4639      	mov	r1, r7
 8009fa8:	f7f6 fc58 	bl	800085c <__aeabi_ddiv>
 8009fac:	ec41 0b10 	vmov	d0, r0, r1
 8009fb0:	b003      	add	sp, #12
 8009fb2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08009fb6 <__copybits>:
 8009fb6:	3901      	subs	r1, #1
 8009fb8:	b570      	push	{r4, r5, r6, lr}
 8009fba:	1149      	asrs	r1, r1, #5
 8009fbc:	6914      	ldr	r4, [r2, #16]
 8009fbe:	3101      	adds	r1, #1
 8009fc0:	f102 0314 	add.w	r3, r2, #20
 8009fc4:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 8009fc8:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 8009fcc:	1f05      	subs	r5, r0, #4
 8009fce:	42a3      	cmp	r3, r4
 8009fd0:	d30c      	bcc.n	8009fec <__copybits+0x36>
 8009fd2:	1aa3      	subs	r3, r4, r2
 8009fd4:	3b11      	subs	r3, #17
 8009fd6:	f023 0303 	bic.w	r3, r3, #3
 8009fda:	3211      	adds	r2, #17
 8009fdc:	42a2      	cmp	r2, r4
 8009fde:	bf88      	it	hi
 8009fe0:	2300      	movhi	r3, #0
 8009fe2:	4418      	add	r0, r3
 8009fe4:	2300      	movs	r3, #0
 8009fe6:	4288      	cmp	r0, r1
 8009fe8:	d305      	bcc.n	8009ff6 <__copybits+0x40>
 8009fea:	bd70      	pop	{r4, r5, r6, pc}
 8009fec:	f853 6b04 	ldr.w	r6, [r3], #4
 8009ff0:	f845 6f04 	str.w	r6, [r5, #4]!
 8009ff4:	e7eb      	b.n	8009fce <__copybits+0x18>
 8009ff6:	f840 3b04 	str.w	r3, [r0], #4
 8009ffa:	e7f4      	b.n	8009fe6 <__copybits+0x30>

08009ffc <__any_on>:
 8009ffc:	f100 0214 	add.w	r2, r0, #20
 800a000:	6900      	ldr	r0, [r0, #16]
 800a002:	114b      	asrs	r3, r1, #5
 800a004:	4298      	cmp	r0, r3
 800a006:	b510      	push	{r4, lr}
 800a008:	db11      	blt.n	800a02e <__any_on+0x32>
 800a00a:	dd0a      	ble.n	800a022 <__any_on+0x26>
 800a00c:	f011 011f 	ands.w	r1, r1, #31
 800a010:	d007      	beq.n	800a022 <__any_on+0x26>
 800a012:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 800a016:	fa24 f001 	lsr.w	r0, r4, r1
 800a01a:	fa00 f101 	lsl.w	r1, r0, r1
 800a01e:	428c      	cmp	r4, r1
 800a020:	d10b      	bne.n	800a03a <__any_on+0x3e>
 800a022:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800a026:	4293      	cmp	r3, r2
 800a028:	d803      	bhi.n	800a032 <__any_on+0x36>
 800a02a:	2000      	movs	r0, #0
 800a02c:	bd10      	pop	{r4, pc}
 800a02e:	4603      	mov	r3, r0
 800a030:	e7f7      	b.n	800a022 <__any_on+0x26>
 800a032:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800a036:	2900      	cmp	r1, #0
 800a038:	d0f5      	beq.n	800a026 <__any_on+0x2a>
 800a03a:	2001      	movs	r0, #1
 800a03c:	e7f6      	b.n	800a02c <__any_on+0x30>

0800a03e <sulp>:
 800a03e:	b570      	push	{r4, r5, r6, lr}
 800a040:	4604      	mov	r4, r0
 800a042:	460d      	mov	r5, r1
 800a044:	ec45 4b10 	vmov	d0, r4, r5
 800a048:	4616      	mov	r6, r2
 800a04a:	f7ff feb7 	bl	8009dbc <__ulp>
 800a04e:	ec51 0b10 	vmov	r0, r1, d0
 800a052:	b17e      	cbz	r6, 800a074 <sulp+0x36>
 800a054:	f3c5 530a 	ubfx	r3, r5, #20, #11
 800a058:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 800a05c:	2b00      	cmp	r3, #0
 800a05e:	dd09      	ble.n	800a074 <sulp+0x36>
 800a060:	051b      	lsls	r3, r3, #20
 800a062:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 800a066:	2400      	movs	r4, #0
 800a068:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 800a06c:	4622      	mov	r2, r4
 800a06e:	462b      	mov	r3, r5
 800a070:	f7f6 faca 	bl	8000608 <__aeabi_dmul>
 800a074:	bd70      	pop	{r4, r5, r6, pc}
	...

0800a078 <_strtod_l>:
 800a078:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a07c:	ed2d 8b02 	vpush	{d8}
 800a080:	b09b      	sub	sp, #108	; 0x6c
 800a082:	4604      	mov	r4, r0
 800a084:	9213      	str	r2, [sp, #76]	; 0x4c
 800a086:	2200      	movs	r2, #0
 800a088:	9216      	str	r2, [sp, #88]	; 0x58
 800a08a:	460d      	mov	r5, r1
 800a08c:	f04f 0800 	mov.w	r8, #0
 800a090:	f04f 0900 	mov.w	r9, #0
 800a094:	460a      	mov	r2, r1
 800a096:	9215      	str	r2, [sp, #84]	; 0x54
 800a098:	7811      	ldrb	r1, [r2, #0]
 800a09a:	292b      	cmp	r1, #43	; 0x2b
 800a09c:	d04c      	beq.n	800a138 <_strtod_l+0xc0>
 800a09e:	d83a      	bhi.n	800a116 <_strtod_l+0x9e>
 800a0a0:	290d      	cmp	r1, #13
 800a0a2:	d834      	bhi.n	800a10e <_strtod_l+0x96>
 800a0a4:	2908      	cmp	r1, #8
 800a0a6:	d834      	bhi.n	800a112 <_strtod_l+0x9a>
 800a0a8:	2900      	cmp	r1, #0
 800a0aa:	d03d      	beq.n	800a128 <_strtod_l+0xb0>
 800a0ac:	2200      	movs	r2, #0
 800a0ae:	920a      	str	r2, [sp, #40]	; 0x28
 800a0b0:	9e15      	ldr	r6, [sp, #84]	; 0x54
 800a0b2:	7832      	ldrb	r2, [r6, #0]
 800a0b4:	2a30      	cmp	r2, #48	; 0x30
 800a0b6:	f040 80b4 	bne.w	800a222 <_strtod_l+0x1aa>
 800a0ba:	7872      	ldrb	r2, [r6, #1]
 800a0bc:	f002 02df 	and.w	r2, r2, #223	; 0xdf
 800a0c0:	2a58      	cmp	r2, #88	; 0x58
 800a0c2:	d170      	bne.n	800a1a6 <_strtod_l+0x12e>
 800a0c4:	9302      	str	r3, [sp, #8]
 800a0c6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a0c8:	9301      	str	r3, [sp, #4]
 800a0ca:	ab16      	add	r3, sp, #88	; 0x58
 800a0cc:	9300      	str	r3, [sp, #0]
 800a0ce:	4a8e      	ldr	r2, [pc, #568]	; (800a308 <_strtod_l+0x290>)
 800a0d0:	ab17      	add	r3, sp, #92	; 0x5c
 800a0d2:	a915      	add	r1, sp, #84	; 0x54
 800a0d4:	4620      	mov	r0, r4
 800a0d6:	f001 f92f 	bl	800b338 <__gethex>
 800a0da:	f010 070f 	ands.w	r7, r0, #15
 800a0de:	4605      	mov	r5, r0
 800a0e0:	d005      	beq.n	800a0ee <_strtod_l+0x76>
 800a0e2:	2f06      	cmp	r7, #6
 800a0e4:	d12a      	bne.n	800a13c <_strtod_l+0xc4>
 800a0e6:	3601      	adds	r6, #1
 800a0e8:	2300      	movs	r3, #0
 800a0ea:	9615      	str	r6, [sp, #84]	; 0x54
 800a0ec:	930a      	str	r3, [sp, #40]	; 0x28
 800a0ee:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800a0f0:	2b00      	cmp	r3, #0
 800a0f2:	f040 857f 	bne.w	800abf4 <_strtod_l+0xb7c>
 800a0f6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a0f8:	b1db      	cbz	r3, 800a132 <_strtod_l+0xba>
 800a0fa:	4642      	mov	r2, r8
 800a0fc:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 800a100:	ec43 2b10 	vmov	d0, r2, r3
 800a104:	b01b      	add	sp, #108	; 0x6c
 800a106:	ecbd 8b02 	vpop	{d8}
 800a10a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a10e:	2920      	cmp	r1, #32
 800a110:	d1cc      	bne.n	800a0ac <_strtod_l+0x34>
 800a112:	3201      	adds	r2, #1
 800a114:	e7bf      	b.n	800a096 <_strtod_l+0x1e>
 800a116:	292d      	cmp	r1, #45	; 0x2d
 800a118:	d1c8      	bne.n	800a0ac <_strtod_l+0x34>
 800a11a:	2101      	movs	r1, #1
 800a11c:	910a      	str	r1, [sp, #40]	; 0x28
 800a11e:	1c51      	adds	r1, r2, #1
 800a120:	9115      	str	r1, [sp, #84]	; 0x54
 800a122:	7852      	ldrb	r2, [r2, #1]
 800a124:	2a00      	cmp	r2, #0
 800a126:	d1c3      	bne.n	800a0b0 <_strtod_l+0x38>
 800a128:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800a12a:	9515      	str	r5, [sp, #84]	; 0x54
 800a12c:	2b00      	cmp	r3, #0
 800a12e:	f040 855f 	bne.w	800abf0 <_strtod_l+0xb78>
 800a132:	4642      	mov	r2, r8
 800a134:	464b      	mov	r3, r9
 800a136:	e7e3      	b.n	800a100 <_strtod_l+0x88>
 800a138:	2100      	movs	r1, #0
 800a13a:	e7ef      	b.n	800a11c <_strtod_l+0xa4>
 800a13c:	9a16      	ldr	r2, [sp, #88]	; 0x58
 800a13e:	b13a      	cbz	r2, 800a150 <_strtod_l+0xd8>
 800a140:	2135      	movs	r1, #53	; 0x35
 800a142:	a818      	add	r0, sp, #96	; 0x60
 800a144:	f7ff ff37 	bl	8009fb6 <__copybits>
 800a148:	9916      	ldr	r1, [sp, #88]	; 0x58
 800a14a:	4620      	mov	r0, r4
 800a14c:	f7ff fb0a 	bl	8009764 <_Bfree>
 800a150:	3f01      	subs	r7, #1
 800a152:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 800a154:	2f04      	cmp	r7, #4
 800a156:	d806      	bhi.n	800a166 <_strtod_l+0xee>
 800a158:	e8df f007 	tbb	[pc, r7]
 800a15c:	201d0314 	.word	0x201d0314
 800a160:	14          	.byte	0x14
 800a161:	00          	.byte	0x00
 800a162:	e9dd 8918 	ldrd	r8, r9, [sp, #96]	; 0x60
 800a166:	05e9      	lsls	r1, r5, #23
 800a168:	bf48      	it	mi
 800a16a:	f049 4900 	orrmi.w	r9, r9, #2147483648	; 0x80000000
 800a16e:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800a172:	0d1b      	lsrs	r3, r3, #20
 800a174:	051b      	lsls	r3, r3, #20
 800a176:	2b00      	cmp	r3, #0
 800a178:	d1b9      	bne.n	800a0ee <_strtod_l+0x76>
 800a17a:	f7fe faf5 	bl	8008768 <__errno>
 800a17e:	2322      	movs	r3, #34	; 0x22
 800a180:	6003      	str	r3, [r0, #0]
 800a182:	e7b4      	b.n	800a0ee <_strtod_l+0x76>
 800a184:	e9dd 8318 	ldrd	r8, r3, [sp, #96]	; 0x60
 800a188:	f202 4233 	addw	r2, r2, #1075	; 0x433
 800a18c:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 800a190:	ea43 5902 	orr.w	r9, r3, r2, lsl #20
 800a194:	e7e7      	b.n	800a166 <_strtod_l+0xee>
 800a196:	f8df 9178 	ldr.w	r9, [pc, #376]	; 800a310 <_strtod_l+0x298>
 800a19a:	e7e4      	b.n	800a166 <_strtod_l+0xee>
 800a19c:	f06f 4900 	mvn.w	r9, #2147483648	; 0x80000000
 800a1a0:	f04f 38ff 	mov.w	r8, #4294967295	; 0xffffffff
 800a1a4:	e7df      	b.n	800a166 <_strtod_l+0xee>
 800a1a6:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800a1a8:	1c5a      	adds	r2, r3, #1
 800a1aa:	9215      	str	r2, [sp, #84]	; 0x54
 800a1ac:	785b      	ldrb	r3, [r3, #1]
 800a1ae:	2b30      	cmp	r3, #48	; 0x30
 800a1b0:	d0f9      	beq.n	800a1a6 <_strtod_l+0x12e>
 800a1b2:	2b00      	cmp	r3, #0
 800a1b4:	d09b      	beq.n	800a0ee <_strtod_l+0x76>
 800a1b6:	2301      	movs	r3, #1
 800a1b8:	f04f 0a00 	mov.w	sl, #0
 800a1bc:	9304      	str	r3, [sp, #16]
 800a1be:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800a1c0:	930b      	str	r3, [sp, #44]	; 0x2c
 800a1c2:	f8cd a024 	str.w	sl, [sp, #36]	; 0x24
 800a1c6:	46d3      	mov	fp, sl
 800a1c8:	220a      	movs	r2, #10
 800a1ca:	9815      	ldr	r0, [sp, #84]	; 0x54
 800a1cc:	7806      	ldrb	r6, [r0, #0]
 800a1ce:	f1a6 0330 	sub.w	r3, r6, #48	; 0x30
 800a1d2:	b2d9      	uxtb	r1, r3
 800a1d4:	2909      	cmp	r1, #9
 800a1d6:	d926      	bls.n	800a226 <_strtod_l+0x1ae>
 800a1d8:	494c      	ldr	r1, [pc, #304]	; (800a30c <_strtod_l+0x294>)
 800a1da:	2201      	movs	r2, #1
 800a1dc:	f000 ffe6 	bl	800b1ac <strncmp>
 800a1e0:	2800      	cmp	r0, #0
 800a1e2:	d030      	beq.n	800a246 <_strtod_l+0x1ce>
 800a1e4:	2000      	movs	r0, #0
 800a1e6:	4632      	mov	r2, r6
 800a1e8:	9005      	str	r0, [sp, #20]
 800a1ea:	465e      	mov	r6, fp
 800a1ec:	4603      	mov	r3, r0
 800a1ee:	2a65      	cmp	r2, #101	; 0x65
 800a1f0:	d001      	beq.n	800a1f6 <_strtod_l+0x17e>
 800a1f2:	2a45      	cmp	r2, #69	; 0x45
 800a1f4:	d113      	bne.n	800a21e <_strtod_l+0x1a6>
 800a1f6:	b91e      	cbnz	r6, 800a200 <_strtod_l+0x188>
 800a1f8:	9a04      	ldr	r2, [sp, #16]
 800a1fa:	4302      	orrs	r2, r0
 800a1fc:	d094      	beq.n	800a128 <_strtod_l+0xb0>
 800a1fe:	2600      	movs	r6, #0
 800a200:	9d15      	ldr	r5, [sp, #84]	; 0x54
 800a202:	1c6a      	adds	r2, r5, #1
 800a204:	9215      	str	r2, [sp, #84]	; 0x54
 800a206:	786a      	ldrb	r2, [r5, #1]
 800a208:	2a2b      	cmp	r2, #43	; 0x2b
 800a20a:	d074      	beq.n	800a2f6 <_strtod_l+0x27e>
 800a20c:	2a2d      	cmp	r2, #45	; 0x2d
 800a20e:	d078      	beq.n	800a302 <_strtod_l+0x28a>
 800a210:	f04f 0c00 	mov.w	ip, #0
 800a214:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
 800a218:	2909      	cmp	r1, #9
 800a21a:	d97f      	bls.n	800a31c <_strtod_l+0x2a4>
 800a21c:	9515      	str	r5, [sp, #84]	; 0x54
 800a21e:	2700      	movs	r7, #0
 800a220:	e09e      	b.n	800a360 <_strtod_l+0x2e8>
 800a222:	2300      	movs	r3, #0
 800a224:	e7c8      	b.n	800a1b8 <_strtod_l+0x140>
 800a226:	f1bb 0f08 	cmp.w	fp, #8
 800a22a:	bfd8      	it	le
 800a22c:	9909      	ldrle	r1, [sp, #36]	; 0x24
 800a22e:	f100 0001 	add.w	r0, r0, #1
 800a232:	bfda      	itte	le
 800a234:	fb02 3301 	mlale	r3, r2, r1, r3
 800a238:	9309      	strle	r3, [sp, #36]	; 0x24
 800a23a:	fb02 3a0a 	mlagt	sl, r2, sl, r3
 800a23e:	f10b 0b01 	add.w	fp, fp, #1
 800a242:	9015      	str	r0, [sp, #84]	; 0x54
 800a244:	e7c1      	b.n	800a1ca <_strtod_l+0x152>
 800a246:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800a248:	1c5a      	adds	r2, r3, #1
 800a24a:	9215      	str	r2, [sp, #84]	; 0x54
 800a24c:	785a      	ldrb	r2, [r3, #1]
 800a24e:	f1bb 0f00 	cmp.w	fp, #0
 800a252:	d037      	beq.n	800a2c4 <_strtod_l+0x24c>
 800a254:	9005      	str	r0, [sp, #20]
 800a256:	465e      	mov	r6, fp
 800a258:	f1a2 0330 	sub.w	r3, r2, #48	; 0x30
 800a25c:	2b09      	cmp	r3, #9
 800a25e:	d912      	bls.n	800a286 <_strtod_l+0x20e>
 800a260:	2301      	movs	r3, #1
 800a262:	e7c4      	b.n	800a1ee <_strtod_l+0x176>
 800a264:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800a266:	1c5a      	adds	r2, r3, #1
 800a268:	9215      	str	r2, [sp, #84]	; 0x54
 800a26a:	785a      	ldrb	r2, [r3, #1]
 800a26c:	3001      	adds	r0, #1
 800a26e:	2a30      	cmp	r2, #48	; 0x30
 800a270:	d0f8      	beq.n	800a264 <_strtod_l+0x1ec>
 800a272:	f1a2 0331 	sub.w	r3, r2, #49	; 0x31
 800a276:	2b08      	cmp	r3, #8
 800a278:	f200 84c1 	bhi.w	800abfe <_strtod_l+0xb86>
 800a27c:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800a27e:	9005      	str	r0, [sp, #20]
 800a280:	2000      	movs	r0, #0
 800a282:	930b      	str	r3, [sp, #44]	; 0x2c
 800a284:	4606      	mov	r6, r0
 800a286:	3a30      	subs	r2, #48	; 0x30
 800a288:	f100 0301 	add.w	r3, r0, #1
 800a28c:	d014      	beq.n	800a2b8 <_strtod_l+0x240>
 800a28e:	9905      	ldr	r1, [sp, #20]
 800a290:	4419      	add	r1, r3
 800a292:	9105      	str	r1, [sp, #20]
 800a294:	4633      	mov	r3, r6
 800a296:	eb00 0c06 	add.w	ip, r0, r6
 800a29a:	210a      	movs	r1, #10
 800a29c:	4563      	cmp	r3, ip
 800a29e:	d113      	bne.n	800a2c8 <_strtod_l+0x250>
 800a2a0:	1833      	adds	r3, r6, r0
 800a2a2:	2b08      	cmp	r3, #8
 800a2a4:	f106 0601 	add.w	r6, r6, #1
 800a2a8:	4406      	add	r6, r0
 800a2aa:	dc1a      	bgt.n	800a2e2 <_strtod_l+0x26a>
 800a2ac:	9909      	ldr	r1, [sp, #36]	; 0x24
 800a2ae:	230a      	movs	r3, #10
 800a2b0:	fb03 2301 	mla	r3, r3, r1, r2
 800a2b4:	9309      	str	r3, [sp, #36]	; 0x24
 800a2b6:	2300      	movs	r3, #0
 800a2b8:	9a15      	ldr	r2, [sp, #84]	; 0x54
 800a2ba:	1c51      	adds	r1, r2, #1
 800a2bc:	9115      	str	r1, [sp, #84]	; 0x54
 800a2be:	7852      	ldrb	r2, [r2, #1]
 800a2c0:	4618      	mov	r0, r3
 800a2c2:	e7c9      	b.n	800a258 <_strtod_l+0x1e0>
 800a2c4:	4658      	mov	r0, fp
 800a2c6:	e7d2      	b.n	800a26e <_strtod_l+0x1f6>
 800a2c8:	2b08      	cmp	r3, #8
 800a2ca:	f103 0301 	add.w	r3, r3, #1
 800a2ce:	dc03      	bgt.n	800a2d8 <_strtod_l+0x260>
 800a2d0:	9f09      	ldr	r7, [sp, #36]	; 0x24
 800a2d2:	434f      	muls	r7, r1
 800a2d4:	9709      	str	r7, [sp, #36]	; 0x24
 800a2d6:	e7e1      	b.n	800a29c <_strtod_l+0x224>
 800a2d8:	2b10      	cmp	r3, #16
 800a2da:	bfd8      	it	le
 800a2dc:	fb01 fa0a 	mulle.w	sl, r1, sl
 800a2e0:	e7dc      	b.n	800a29c <_strtod_l+0x224>
 800a2e2:	2e10      	cmp	r6, #16
 800a2e4:	bfdc      	itt	le
 800a2e6:	230a      	movle	r3, #10
 800a2e8:	fb03 2a0a 	mlale	sl, r3, sl, r2
 800a2ec:	e7e3      	b.n	800a2b6 <_strtod_l+0x23e>
 800a2ee:	2300      	movs	r3, #0
 800a2f0:	9305      	str	r3, [sp, #20]
 800a2f2:	2301      	movs	r3, #1
 800a2f4:	e780      	b.n	800a1f8 <_strtod_l+0x180>
 800a2f6:	f04f 0c00 	mov.w	ip, #0
 800a2fa:	1caa      	adds	r2, r5, #2
 800a2fc:	9215      	str	r2, [sp, #84]	; 0x54
 800a2fe:	78aa      	ldrb	r2, [r5, #2]
 800a300:	e788      	b.n	800a214 <_strtod_l+0x19c>
 800a302:	f04f 0c01 	mov.w	ip, #1
 800a306:	e7f8      	b.n	800a2fa <_strtod_l+0x282>
 800a308:	0800c8b8 	.word	0x0800c8b8
 800a30c:	0800c8b4 	.word	0x0800c8b4
 800a310:	7ff00000 	.word	0x7ff00000
 800a314:	9a15      	ldr	r2, [sp, #84]	; 0x54
 800a316:	1c51      	adds	r1, r2, #1
 800a318:	9115      	str	r1, [sp, #84]	; 0x54
 800a31a:	7852      	ldrb	r2, [r2, #1]
 800a31c:	2a30      	cmp	r2, #48	; 0x30
 800a31e:	d0f9      	beq.n	800a314 <_strtod_l+0x29c>
 800a320:	f1a2 0131 	sub.w	r1, r2, #49	; 0x31
 800a324:	2908      	cmp	r1, #8
 800a326:	f63f af7a 	bhi.w	800a21e <_strtod_l+0x1a6>
 800a32a:	3a30      	subs	r2, #48	; 0x30
 800a32c:	9208      	str	r2, [sp, #32]
 800a32e:	9a15      	ldr	r2, [sp, #84]	; 0x54
 800a330:	920c      	str	r2, [sp, #48]	; 0x30
 800a332:	9a15      	ldr	r2, [sp, #84]	; 0x54
 800a334:	1c57      	adds	r7, r2, #1
 800a336:	9715      	str	r7, [sp, #84]	; 0x54
 800a338:	7852      	ldrb	r2, [r2, #1]
 800a33a:	f1a2 0e30 	sub.w	lr, r2, #48	; 0x30
 800a33e:	f1be 0f09 	cmp.w	lr, #9
 800a342:	d938      	bls.n	800a3b6 <_strtod_l+0x33e>
 800a344:	990c      	ldr	r1, [sp, #48]	; 0x30
 800a346:	1a7f      	subs	r7, r7, r1
 800a348:	2f08      	cmp	r7, #8
 800a34a:	f644 671f 	movw	r7, #19999	; 0x4e1f
 800a34e:	dc03      	bgt.n	800a358 <_strtod_l+0x2e0>
 800a350:	9908      	ldr	r1, [sp, #32]
 800a352:	428f      	cmp	r7, r1
 800a354:	bfa8      	it	ge
 800a356:	460f      	movge	r7, r1
 800a358:	f1bc 0f00 	cmp.w	ip, #0
 800a35c:	d000      	beq.n	800a360 <_strtod_l+0x2e8>
 800a35e:	427f      	negs	r7, r7
 800a360:	2e00      	cmp	r6, #0
 800a362:	d14f      	bne.n	800a404 <_strtod_l+0x38c>
 800a364:	9904      	ldr	r1, [sp, #16]
 800a366:	4301      	orrs	r1, r0
 800a368:	f47f aec1 	bne.w	800a0ee <_strtod_l+0x76>
 800a36c:	2b00      	cmp	r3, #0
 800a36e:	f47f aedb 	bne.w	800a128 <_strtod_l+0xb0>
 800a372:	2a69      	cmp	r2, #105	; 0x69
 800a374:	d029      	beq.n	800a3ca <_strtod_l+0x352>
 800a376:	dc26      	bgt.n	800a3c6 <_strtod_l+0x34e>
 800a378:	2a49      	cmp	r2, #73	; 0x49
 800a37a:	d026      	beq.n	800a3ca <_strtod_l+0x352>
 800a37c:	2a4e      	cmp	r2, #78	; 0x4e
 800a37e:	f47f aed3 	bne.w	800a128 <_strtod_l+0xb0>
 800a382:	499b      	ldr	r1, [pc, #620]	; (800a5f0 <_strtod_l+0x578>)
 800a384:	a815      	add	r0, sp, #84	; 0x54
 800a386:	f001 fa17 	bl	800b7b8 <__match>
 800a38a:	2800      	cmp	r0, #0
 800a38c:	f43f aecc 	beq.w	800a128 <_strtod_l+0xb0>
 800a390:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800a392:	781b      	ldrb	r3, [r3, #0]
 800a394:	2b28      	cmp	r3, #40	; 0x28
 800a396:	d12f      	bne.n	800a3f8 <_strtod_l+0x380>
 800a398:	4996      	ldr	r1, [pc, #600]	; (800a5f4 <_strtod_l+0x57c>)
 800a39a:	aa18      	add	r2, sp, #96	; 0x60
 800a39c:	a815      	add	r0, sp, #84	; 0x54
 800a39e:	f001 fa1f 	bl	800b7e0 <__hexnan>
 800a3a2:	2805      	cmp	r0, #5
 800a3a4:	d128      	bne.n	800a3f8 <_strtod_l+0x380>
 800a3a6:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800a3a8:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 800a3ac:	f043 49ff 	orr.w	r9, r3, #2139095040	; 0x7f800000
 800a3b0:	f449 09e0 	orr.w	r9, r9, #7340032	; 0x700000
 800a3b4:	e69b      	b.n	800a0ee <_strtod_l+0x76>
 800a3b6:	9f08      	ldr	r7, [sp, #32]
 800a3b8:	210a      	movs	r1, #10
 800a3ba:	fb01 2107 	mla	r1, r1, r7, r2
 800a3be:	f1a1 0230 	sub.w	r2, r1, #48	; 0x30
 800a3c2:	9208      	str	r2, [sp, #32]
 800a3c4:	e7b5      	b.n	800a332 <_strtod_l+0x2ba>
 800a3c6:	2a6e      	cmp	r2, #110	; 0x6e
 800a3c8:	e7d9      	b.n	800a37e <_strtod_l+0x306>
 800a3ca:	498b      	ldr	r1, [pc, #556]	; (800a5f8 <_strtod_l+0x580>)
 800a3cc:	a815      	add	r0, sp, #84	; 0x54
 800a3ce:	f001 f9f3 	bl	800b7b8 <__match>
 800a3d2:	2800      	cmp	r0, #0
 800a3d4:	f43f aea8 	beq.w	800a128 <_strtod_l+0xb0>
 800a3d8:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800a3da:	4988      	ldr	r1, [pc, #544]	; (800a5fc <_strtod_l+0x584>)
 800a3dc:	3b01      	subs	r3, #1
 800a3de:	a815      	add	r0, sp, #84	; 0x54
 800a3e0:	9315      	str	r3, [sp, #84]	; 0x54
 800a3e2:	f001 f9e9 	bl	800b7b8 <__match>
 800a3e6:	b910      	cbnz	r0, 800a3ee <_strtod_l+0x376>
 800a3e8:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800a3ea:	3301      	adds	r3, #1
 800a3ec:	9315      	str	r3, [sp, #84]	; 0x54
 800a3ee:	f8df 921c 	ldr.w	r9, [pc, #540]	; 800a60c <_strtod_l+0x594>
 800a3f2:	f04f 0800 	mov.w	r8, #0
 800a3f6:	e67a      	b.n	800a0ee <_strtod_l+0x76>
 800a3f8:	4881      	ldr	r0, [pc, #516]	; (800a600 <_strtod_l+0x588>)
 800a3fa:	f000 fef9 	bl	800b1f0 <nan>
 800a3fe:	ec59 8b10 	vmov	r8, r9, d0
 800a402:	e674      	b.n	800a0ee <_strtod_l+0x76>
 800a404:	9b05      	ldr	r3, [sp, #20]
 800a406:	9809      	ldr	r0, [sp, #36]	; 0x24
 800a408:	1afb      	subs	r3, r7, r3
 800a40a:	f1bb 0f00 	cmp.w	fp, #0
 800a40e:	bf08      	it	eq
 800a410:	46b3      	moveq	fp, r6
 800a412:	2e10      	cmp	r6, #16
 800a414:	9308      	str	r3, [sp, #32]
 800a416:	4635      	mov	r5, r6
 800a418:	bfa8      	it	ge
 800a41a:	2510      	movge	r5, #16
 800a41c:	f7f6 f87a 	bl	8000514 <__aeabi_ui2d>
 800a420:	2e09      	cmp	r6, #9
 800a422:	4680      	mov	r8, r0
 800a424:	4689      	mov	r9, r1
 800a426:	dd13      	ble.n	800a450 <_strtod_l+0x3d8>
 800a428:	4b76      	ldr	r3, [pc, #472]	; (800a604 <_strtod_l+0x58c>)
 800a42a:	eb03 03c5 	add.w	r3, r3, r5, lsl #3
 800a42e:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 800a432:	f7f6 f8e9 	bl	8000608 <__aeabi_dmul>
 800a436:	4680      	mov	r8, r0
 800a438:	4650      	mov	r0, sl
 800a43a:	4689      	mov	r9, r1
 800a43c:	f7f6 f86a 	bl	8000514 <__aeabi_ui2d>
 800a440:	4602      	mov	r2, r0
 800a442:	460b      	mov	r3, r1
 800a444:	4640      	mov	r0, r8
 800a446:	4649      	mov	r1, r9
 800a448:	f7f5 ff28 	bl	800029c <__adddf3>
 800a44c:	4680      	mov	r8, r0
 800a44e:	4689      	mov	r9, r1
 800a450:	2e0f      	cmp	r6, #15
 800a452:	dc38      	bgt.n	800a4c6 <_strtod_l+0x44e>
 800a454:	9b08      	ldr	r3, [sp, #32]
 800a456:	2b00      	cmp	r3, #0
 800a458:	f43f ae49 	beq.w	800a0ee <_strtod_l+0x76>
 800a45c:	dd24      	ble.n	800a4a8 <_strtod_l+0x430>
 800a45e:	2b16      	cmp	r3, #22
 800a460:	dc0b      	bgt.n	800a47a <_strtod_l+0x402>
 800a462:	4968      	ldr	r1, [pc, #416]	; (800a604 <_strtod_l+0x58c>)
 800a464:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800a468:	e9d1 0100 	ldrd	r0, r1, [r1]
 800a46c:	4642      	mov	r2, r8
 800a46e:	464b      	mov	r3, r9
 800a470:	f7f6 f8ca 	bl	8000608 <__aeabi_dmul>
 800a474:	4680      	mov	r8, r0
 800a476:	4689      	mov	r9, r1
 800a478:	e639      	b.n	800a0ee <_strtod_l+0x76>
 800a47a:	9a08      	ldr	r2, [sp, #32]
 800a47c:	f1c6 0325 	rsb	r3, r6, #37	; 0x25
 800a480:	4293      	cmp	r3, r2
 800a482:	db20      	blt.n	800a4c6 <_strtod_l+0x44e>
 800a484:	4c5f      	ldr	r4, [pc, #380]	; (800a604 <_strtod_l+0x58c>)
 800a486:	f1c6 060f 	rsb	r6, r6, #15
 800a48a:	eb04 01c6 	add.w	r1, r4, r6, lsl #3
 800a48e:	4642      	mov	r2, r8
 800a490:	464b      	mov	r3, r9
 800a492:	e9d1 0100 	ldrd	r0, r1, [r1]
 800a496:	f7f6 f8b7 	bl	8000608 <__aeabi_dmul>
 800a49a:	9b08      	ldr	r3, [sp, #32]
 800a49c:	1b9e      	subs	r6, r3, r6
 800a49e:	eb04 04c6 	add.w	r4, r4, r6, lsl #3
 800a4a2:	e9d4 2300 	ldrd	r2, r3, [r4]
 800a4a6:	e7e3      	b.n	800a470 <_strtod_l+0x3f8>
 800a4a8:	9b08      	ldr	r3, [sp, #32]
 800a4aa:	3316      	adds	r3, #22
 800a4ac:	db0b      	blt.n	800a4c6 <_strtod_l+0x44e>
 800a4ae:	9b05      	ldr	r3, [sp, #20]
 800a4b0:	1bdf      	subs	r7, r3, r7
 800a4b2:	4b54      	ldr	r3, [pc, #336]	; (800a604 <_strtod_l+0x58c>)
 800a4b4:	eb03 07c7 	add.w	r7, r3, r7, lsl #3
 800a4b8:	e9d7 2300 	ldrd	r2, r3, [r7]
 800a4bc:	4640      	mov	r0, r8
 800a4be:	4649      	mov	r1, r9
 800a4c0:	f7f6 f9cc 	bl	800085c <__aeabi_ddiv>
 800a4c4:	e7d6      	b.n	800a474 <_strtod_l+0x3fc>
 800a4c6:	9b08      	ldr	r3, [sp, #32]
 800a4c8:	1b75      	subs	r5, r6, r5
 800a4ca:	441d      	add	r5, r3
 800a4cc:	2d00      	cmp	r5, #0
 800a4ce:	dd70      	ble.n	800a5b2 <_strtod_l+0x53a>
 800a4d0:	f015 030f 	ands.w	r3, r5, #15
 800a4d4:	d00a      	beq.n	800a4ec <_strtod_l+0x474>
 800a4d6:	494b      	ldr	r1, [pc, #300]	; (800a604 <_strtod_l+0x58c>)
 800a4d8:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800a4dc:	4642      	mov	r2, r8
 800a4de:	464b      	mov	r3, r9
 800a4e0:	e9d1 0100 	ldrd	r0, r1, [r1]
 800a4e4:	f7f6 f890 	bl	8000608 <__aeabi_dmul>
 800a4e8:	4680      	mov	r8, r0
 800a4ea:	4689      	mov	r9, r1
 800a4ec:	f035 050f 	bics.w	r5, r5, #15
 800a4f0:	d04d      	beq.n	800a58e <_strtod_l+0x516>
 800a4f2:	f5b5 7f9a 	cmp.w	r5, #308	; 0x134
 800a4f6:	dd22      	ble.n	800a53e <_strtod_l+0x4c6>
 800a4f8:	2500      	movs	r5, #0
 800a4fa:	46ab      	mov	fp, r5
 800a4fc:	9509      	str	r5, [sp, #36]	; 0x24
 800a4fe:	9505      	str	r5, [sp, #20]
 800a500:	2322      	movs	r3, #34	; 0x22
 800a502:	f8df 9108 	ldr.w	r9, [pc, #264]	; 800a60c <_strtod_l+0x594>
 800a506:	6023      	str	r3, [r4, #0]
 800a508:	f04f 0800 	mov.w	r8, #0
 800a50c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a50e:	2b00      	cmp	r3, #0
 800a510:	f43f aded 	beq.w	800a0ee <_strtod_l+0x76>
 800a514:	9916      	ldr	r1, [sp, #88]	; 0x58
 800a516:	4620      	mov	r0, r4
 800a518:	f7ff f924 	bl	8009764 <_Bfree>
 800a51c:	9905      	ldr	r1, [sp, #20]
 800a51e:	4620      	mov	r0, r4
 800a520:	f7ff f920 	bl	8009764 <_Bfree>
 800a524:	4659      	mov	r1, fp
 800a526:	4620      	mov	r0, r4
 800a528:	f7ff f91c 	bl	8009764 <_Bfree>
 800a52c:	9909      	ldr	r1, [sp, #36]	; 0x24
 800a52e:	4620      	mov	r0, r4
 800a530:	f7ff f918 	bl	8009764 <_Bfree>
 800a534:	4629      	mov	r1, r5
 800a536:	4620      	mov	r0, r4
 800a538:	f7ff f914 	bl	8009764 <_Bfree>
 800a53c:	e5d7      	b.n	800a0ee <_strtod_l+0x76>
 800a53e:	4b32      	ldr	r3, [pc, #200]	; (800a608 <_strtod_l+0x590>)
 800a540:	9304      	str	r3, [sp, #16]
 800a542:	2300      	movs	r3, #0
 800a544:	112d      	asrs	r5, r5, #4
 800a546:	4640      	mov	r0, r8
 800a548:	4649      	mov	r1, r9
 800a54a:	469a      	mov	sl, r3
 800a54c:	2d01      	cmp	r5, #1
 800a54e:	dc21      	bgt.n	800a594 <_strtod_l+0x51c>
 800a550:	b10b      	cbz	r3, 800a556 <_strtod_l+0x4de>
 800a552:	4680      	mov	r8, r0
 800a554:	4689      	mov	r9, r1
 800a556:	492c      	ldr	r1, [pc, #176]	; (800a608 <_strtod_l+0x590>)
 800a558:	f1a9 7954 	sub.w	r9, r9, #55574528	; 0x3500000
 800a55c:	eb01 01ca 	add.w	r1, r1, sl, lsl #3
 800a560:	4642      	mov	r2, r8
 800a562:	464b      	mov	r3, r9
 800a564:	e9d1 0100 	ldrd	r0, r1, [r1]
 800a568:	f7f6 f84e 	bl	8000608 <__aeabi_dmul>
 800a56c:	4b27      	ldr	r3, [pc, #156]	; (800a60c <_strtod_l+0x594>)
 800a56e:	460a      	mov	r2, r1
 800a570:	400b      	ands	r3, r1
 800a572:	4927      	ldr	r1, [pc, #156]	; (800a610 <_strtod_l+0x598>)
 800a574:	428b      	cmp	r3, r1
 800a576:	4680      	mov	r8, r0
 800a578:	d8be      	bhi.n	800a4f8 <_strtod_l+0x480>
 800a57a:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 800a57e:	428b      	cmp	r3, r1
 800a580:	bf86      	itte	hi
 800a582:	f8df 9090 	ldrhi.w	r9, [pc, #144]	; 800a614 <_strtod_l+0x59c>
 800a586:	f04f 38ff 	movhi.w	r8, #4294967295	; 0xffffffff
 800a58a:	f102 7954 	addls.w	r9, r2, #55574528	; 0x3500000
 800a58e:	2300      	movs	r3, #0
 800a590:	9304      	str	r3, [sp, #16]
 800a592:	e07b      	b.n	800a68c <_strtod_l+0x614>
 800a594:	07ea      	lsls	r2, r5, #31
 800a596:	d505      	bpl.n	800a5a4 <_strtod_l+0x52c>
 800a598:	9b04      	ldr	r3, [sp, #16]
 800a59a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a59e:	f7f6 f833 	bl	8000608 <__aeabi_dmul>
 800a5a2:	2301      	movs	r3, #1
 800a5a4:	9a04      	ldr	r2, [sp, #16]
 800a5a6:	3208      	adds	r2, #8
 800a5a8:	f10a 0a01 	add.w	sl, sl, #1
 800a5ac:	106d      	asrs	r5, r5, #1
 800a5ae:	9204      	str	r2, [sp, #16]
 800a5b0:	e7cc      	b.n	800a54c <_strtod_l+0x4d4>
 800a5b2:	d0ec      	beq.n	800a58e <_strtod_l+0x516>
 800a5b4:	426d      	negs	r5, r5
 800a5b6:	f015 020f 	ands.w	r2, r5, #15
 800a5ba:	d00a      	beq.n	800a5d2 <_strtod_l+0x55a>
 800a5bc:	4b11      	ldr	r3, [pc, #68]	; (800a604 <_strtod_l+0x58c>)
 800a5be:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800a5c2:	4640      	mov	r0, r8
 800a5c4:	4649      	mov	r1, r9
 800a5c6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a5ca:	f7f6 f947 	bl	800085c <__aeabi_ddiv>
 800a5ce:	4680      	mov	r8, r0
 800a5d0:	4689      	mov	r9, r1
 800a5d2:	112d      	asrs	r5, r5, #4
 800a5d4:	d0db      	beq.n	800a58e <_strtod_l+0x516>
 800a5d6:	2d1f      	cmp	r5, #31
 800a5d8:	dd1e      	ble.n	800a618 <_strtod_l+0x5a0>
 800a5da:	2500      	movs	r5, #0
 800a5dc:	46ab      	mov	fp, r5
 800a5de:	9509      	str	r5, [sp, #36]	; 0x24
 800a5e0:	9505      	str	r5, [sp, #20]
 800a5e2:	2322      	movs	r3, #34	; 0x22
 800a5e4:	f04f 0800 	mov.w	r8, #0
 800a5e8:	f04f 0900 	mov.w	r9, #0
 800a5ec:	6023      	str	r3, [r4, #0]
 800a5ee:	e78d      	b.n	800a50c <_strtod_l+0x494>
 800a5f0:	0800c6a5 	.word	0x0800c6a5
 800a5f4:	0800c8cc 	.word	0x0800c8cc
 800a5f8:	0800c69d 	.word	0x0800c69d
 800a5fc:	0800c6d4 	.word	0x0800c6d4
 800a600:	0800ca5d 	.word	0x0800ca5d
 800a604:	0800c7e0 	.word	0x0800c7e0
 800a608:	0800c7b8 	.word	0x0800c7b8
 800a60c:	7ff00000 	.word	0x7ff00000
 800a610:	7ca00000 	.word	0x7ca00000
 800a614:	7fefffff 	.word	0x7fefffff
 800a618:	f015 0310 	ands.w	r3, r5, #16
 800a61c:	bf18      	it	ne
 800a61e:	236a      	movne	r3, #106	; 0x6a
 800a620:	f8df a3a0 	ldr.w	sl, [pc, #928]	; 800a9c4 <_strtod_l+0x94c>
 800a624:	9304      	str	r3, [sp, #16]
 800a626:	4640      	mov	r0, r8
 800a628:	4649      	mov	r1, r9
 800a62a:	2300      	movs	r3, #0
 800a62c:	07ea      	lsls	r2, r5, #31
 800a62e:	d504      	bpl.n	800a63a <_strtod_l+0x5c2>
 800a630:	e9da 2300 	ldrd	r2, r3, [sl]
 800a634:	f7f5 ffe8 	bl	8000608 <__aeabi_dmul>
 800a638:	2301      	movs	r3, #1
 800a63a:	106d      	asrs	r5, r5, #1
 800a63c:	f10a 0a08 	add.w	sl, sl, #8
 800a640:	d1f4      	bne.n	800a62c <_strtod_l+0x5b4>
 800a642:	b10b      	cbz	r3, 800a648 <_strtod_l+0x5d0>
 800a644:	4680      	mov	r8, r0
 800a646:	4689      	mov	r9, r1
 800a648:	9b04      	ldr	r3, [sp, #16]
 800a64a:	b1bb      	cbz	r3, 800a67c <_strtod_l+0x604>
 800a64c:	f3c9 520a 	ubfx	r2, r9, #20, #11
 800a650:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 800a654:	2b00      	cmp	r3, #0
 800a656:	4649      	mov	r1, r9
 800a658:	dd10      	ble.n	800a67c <_strtod_l+0x604>
 800a65a:	2b1f      	cmp	r3, #31
 800a65c:	f340 811e 	ble.w	800a89c <_strtod_l+0x824>
 800a660:	2b34      	cmp	r3, #52	; 0x34
 800a662:	bfde      	ittt	le
 800a664:	f04f 33ff 	movle.w	r3, #4294967295	; 0xffffffff
 800a668:	f1c2 024b 	rsble	r2, r2, #75	; 0x4b
 800a66c:	4093      	lslle	r3, r2
 800a66e:	f04f 0800 	mov.w	r8, #0
 800a672:	bfcc      	ite	gt
 800a674:	f04f 795c 	movgt.w	r9, #57671680	; 0x3700000
 800a678:	ea03 0901 	andle.w	r9, r3, r1
 800a67c:	2200      	movs	r2, #0
 800a67e:	2300      	movs	r3, #0
 800a680:	4640      	mov	r0, r8
 800a682:	4649      	mov	r1, r9
 800a684:	f7f6 fa28 	bl	8000ad8 <__aeabi_dcmpeq>
 800a688:	2800      	cmp	r0, #0
 800a68a:	d1a6      	bne.n	800a5da <_strtod_l+0x562>
 800a68c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a68e:	9300      	str	r3, [sp, #0]
 800a690:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800a692:	4633      	mov	r3, r6
 800a694:	465a      	mov	r2, fp
 800a696:	4620      	mov	r0, r4
 800a698:	f7ff f8cc 	bl	8009834 <__s2b>
 800a69c:	9009      	str	r0, [sp, #36]	; 0x24
 800a69e:	2800      	cmp	r0, #0
 800a6a0:	f43f af2a 	beq.w	800a4f8 <_strtod_l+0x480>
 800a6a4:	9a08      	ldr	r2, [sp, #32]
 800a6a6:	9b05      	ldr	r3, [sp, #20]
 800a6a8:	2a00      	cmp	r2, #0
 800a6aa:	eba3 0307 	sub.w	r3, r3, r7
 800a6ae:	bfa8      	it	ge
 800a6b0:	2300      	movge	r3, #0
 800a6b2:	930c      	str	r3, [sp, #48]	; 0x30
 800a6b4:	2500      	movs	r5, #0
 800a6b6:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 800a6ba:	9312      	str	r3, [sp, #72]	; 0x48
 800a6bc:	46ab      	mov	fp, r5
 800a6be:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a6c0:	4620      	mov	r0, r4
 800a6c2:	6859      	ldr	r1, [r3, #4]
 800a6c4:	f7ff f80e 	bl	80096e4 <_Balloc>
 800a6c8:	9005      	str	r0, [sp, #20]
 800a6ca:	2800      	cmp	r0, #0
 800a6cc:	f43f af18 	beq.w	800a500 <_strtod_l+0x488>
 800a6d0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a6d2:	691a      	ldr	r2, [r3, #16]
 800a6d4:	3202      	adds	r2, #2
 800a6d6:	f103 010c 	add.w	r1, r3, #12
 800a6da:	0092      	lsls	r2, r2, #2
 800a6dc:	300c      	adds	r0, #12
 800a6de:	f7fe f870 	bl	80087c2 <memcpy>
 800a6e2:	ec49 8b10 	vmov	d0, r8, r9
 800a6e6:	aa18      	add	r2, sp, #96	; 0x60
 800a6e8:	a917      	add	r1, sp, #92	; 0x5c
 800a6ea:	4620      	mov	r0, r4
 800a6ec:	f7ff fbd6 	bl	8009e9c <__d2b>
 800a6f0:	ec49 8b18 	vmov	d8, r8, r9
 800a6f4:	9016      	str	r0, [sp, #88]	; 0x58
 800a6f6:	2800      	cmp	r0, #0
 800a6f8:	f43f af02 	beq.w	800a500 <_strtod_l+0x488>
 800a6fc:	2101      	movs	r1, #1
 800a6fe:	4620      	mov	r0, r4
 800a700:	f7ff f930 	bl	8009964 <__i2b>
 800a704:	4683      	mov	fp, r0
 800a706:	2800      	cmp	r0, #0
 800a708:	f43f aefa 	beq.w	800a500 <_strtod_l+0x488>
 800a70c:	9e17      	ldr	r6, [sp, #92]	; 0x5c
 800a70e:	9a18      	ldr	r2, [sp, #96]	; 0x60
 800a710:	2e00      	cmp	r6, #0
 800a712:	bfab      	itete	ge
 800a714:	9b0c      	ldrge	r3, [sp, #48]	; 0x30
 800a716:	9b12      	ldrlt	r3, [sp, #72]	; 0x48
 800a718:	9f12      	ldrge	r7, [sp, #72]	; 0x48
 800a71a:	f8dd a030 	ldrlt.w	sl, [sp, #48]	; 0x30
 800a71e:	bfac      	ite	ge
 800a720:	eb06 0a03 	addge.w	sl, r6, r3
 800a724:	1b9f      	sublt	r7, r3, r6
 800a726:	9b04      	ldr	r3, [sp, #16]
 800a728:	1af6      	subs	r6, r6, r3
 800a72a:	4416      	add	r6, r2
 800a72c:	4ba0      	ldr	r3, [pc, #640]	; (800a9b0 <_strtod_l+0x938>)
 800a72e:	3e01      	subs	r6, #1
 800a730:	429e      	cmp	r6, r3
 800a732:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 800a736:	f280 80c4 	bge.w	800a8c2 <_strtod_l+0x84a>
 800a73a:	1b9b      	subs	r3, r3, r6
 800a73c:	2b1f      	cmp	r3, #31
 800a73e:	eba2 0203 	sub.w	r2, r2, r3
 800a742:	f04f 0101 	mov.w	r1, #1
 800a746:	f300 80b0 	bgt.w	800a8aa <_strtod_l+0x832>
 800a74a:	fa01 f303 	lsl.w	r3, r1, r3
 800a74e:	930e      	str	r3, [sp, #56]	; 0x38
 800a750:	2300      	movs	r3, #0
 800a752:	930d      	str	r3, [sp, #52]	; 0x34
 800a754:	eb0a 0602 	add.w	r6, sl, r2
 800a758:	9b04      	ldr	r3, [sp, #16]
 800a75a:	45b2      	cmp	sl, r6
 800a75c:	4417      	add	r7, r2
 800a75e:	441f      	add	r7, r3
 800a760:	4653      	mov	r3, sl
 800a762:	bfa8      	it	ge
 800a764:	4633      	movge	r3, r6
 800a766:	42bb      	cmp	r3, r7
 800a768:	bfa8      	it	ge
 800a76a:	463b      	movge	r3, r7
 800a76c:	2b00      	cmp	r3, #0
 800a76e:	bfc2      	ittt	gt
 800a770:	1af6      	subgt	r6, r6, r3
 800a772:	1aff      	subgt	r7, r7, r3
 800a774:	ebaa 0a03 	subgt.w	sl, sl, r3
 800a778:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800a77a:	2b00      	cmp	r3, #0
 800a77c:	dd17      	ble.n	800a7ae <_strtod_l+0x736>
 800a77e:	4659      	mov	r1, fp
 800a780:	461a      	mov	r2, r3
 800a782:	4620      	mov	r0, r4
 800a784:	f7ff f9ae 	bl	8009ae4 <__pow5mult>
 800a788:	4683      	mov	fp, r0
 800a78a:	2800      	cmp	r0, #0
 800a78c:	f43f aeb8 	beq.w	800a500 <_strtod_l+0x488>
 800a790:	4601      	mov	r1, r0
 800a792:	9a16      	ldr	r2, [sp, #88]	; 0x58
 800a794:	4620      	mov	r0, r4
 800a796:	f7ff f8fb 	bl	8009990 <__multiply>
 800a79a:	900b      	str	r0, [sp, #44]	; 0x2c
 800a79c:	2800      	cmp	r0, #0
 800a79e:	f43f aeaf 	beq.w	800a500 <_strtod_l+0x488>
 800a7a2:	9916      	ldr	r1, [sp, #88]	; 0x58
 800a7a4:	4620      	mov	r0, r4
 800a7a6:	f7fe ffdd 	bl	8009764 <_Bfree>
 800a7aa:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800a7ac:	9316      	str	r3, [sp, #88]	; 0x58
 800a7ae:	2e00      	cmp	r6, #0
 800a7b0:	f300 808c 	bgt.w	800a8cc <_strtod_l+0x854>
 800a7b4:	9b08      	ldr	r3, [sp, #32]
 800a7b6:	2b00      	cmp	r3, #0
 800a7b8:	dd08      	ble.n	800a7cc <_strtod_l+0x754>
 800a7ba:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800a7bc:	9905      	ldr	r1, [sp, #20]
 800a7be:	4620      	mov	r0, r4
 800a7c0:	f7ff f990 	bl	8009ae4 <__pow5mult>
 800a7c4:	9005      	str	r0, [sp, #20]
 800a7c6:	2800      	cmp	r0, #0
 800a7c8:	f43f ae9a 	beq.w	800a500 <_strtod_l+0x488>
 800a7cc:	2f00      	cmp	r7, #0
 800a7ce:	dd08      	ble.n	800a7e2 <_strtod_l+0x76a>
 800a7d0:	9905      	ldr	r1, [sp, #20]
 800a7d2:	463a      	mov	r2, r7
 800a7d4:	4620      	mov	r0, r4
 800a7d6:	f7ff f9df 	bl	8009b98 <__lshift>
 800a7da:	9005      	str	r0, [sp, #20]
 800a7dc:	2800      	cmp	r0, #0
 800a7de:	f43f ae8f 	beq.w	800a500 <_strtod_l+0x488>
 800a7e2:	f1ba 0f00 	cmp.w	sl, #0
 800a7e6:	dd08      	ble.n	800a7fa <_strtod_l+0x782>
 800a7e8:	4659      	mov	r1, fp
 800a7ea:	4652      	mov	r2, sl
 800a7ec:	4620      	mov	r0, r4
 800a7ee:	f7ff f9d3 	bl	8009b98 <__lshift>
 800a7f2:	4683      	mov	fp, r0
 800a7f4:	2800      	cmp	r0, #0
 800a7f6:	f43f ae83 	beq.w	800a500 <_strtod_l+0x488>
 800a7fa:	9a05      	ldr	r2, [sp, #20]
 800a7fc:	9916      	ldr	r1, [sp, #88]	; 0x58
 800a7fe:	4620      	mov	r0, r4
 800a800:	f7ff fa52 	bl	8009ca8 <__mdiff>
 800a804:	4605      	mov	r5, r0
 800a806:	2800      	cmp	r0, #0
 800a808:	f43f ae7a 	beq.w	800a500 <_strtod_l+0x488>
 800a80c:	68c3      	ldr	r3, [r0, #12]
 800a80e:	930b      	str	r3, [sp, #44]	; 0x2c
 800a810:	2300      	movs	r3, #0
 800a812:	60c3      	str	r3, [r0, #12]
 800a814:	4659      	mov	r1, fp
 800a816:	f7ff fa2b 	bl	8009c70 <__mcmp>
 800a81a:	2800      	cmp	r0, #0
 800a81c:	da60      	bge.n	800a8e0 <_strtod_l+0x868>
 800a81e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800a820:	ea53 0308 	orrs.w	r3, r3, r8
 800a824:	f040 8084 	bne.w	800a930 <_strtod_l+0x8b8>
 800a828:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800a82c:	2b00      	cmp	r3, #0
 800a82e:	d17f      	bne.n	800a930 <_strtod_l+0x8b8>
 800a830:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800a834:	0d1b      	lsrs	r3, r3, #20
 800a836:	051b      	lsls	r3, r3, #20
 800a838:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 800a83c:	d978      	bls.n	800a930 <_strtod_l+0x8b8>
 800a83e:	696b      	ldr	r3, [r5, #20]
 800a840:	b913      	cbnz	r3, 800a848 <_strtod_l+0x7d0>
 800a842:	692b      	ldr	r3, [r5, #16]
 800a844:	2b01      	cmp	r3, #1
 800a846:	dd73      	ble.n	800a930 <_strtod_l+0x8b8>
 800a848:	4629      	mov	r1, r5
 800a84a:	2201      	movs	r2, #1
 800a84c:	4620      	mov	r0, r4
 800a84e:	f7ff f9a3 	bl	8009b98 <__lshift>
 800a852:	4659      	mov	r1, fp
 800a854:	4605      	mov	r5, r0
 800a856:	f7ff fa0b 	bl	8009c70 <__mcmp>
 800a85a:	2800      	cmp	r0, #0
 800a85c:	dd68      	ble.n	800a930 <_strtod_l+0x8b8>
 800a85e:	9904      	ldr	r1, [sp, #16]
 800a860:	4a54      	ldr	r2, [pc, #336]	; (800a9b4 <_strtod_l+0x93c>)
 800a862:	464b      	mov	r3, r9
 800a864:	2900      	cmp	r1, #0
 800a866:	f000 8084 	beq.w	800a972 <_strtod_l+0x8fa>
 800a86a:	ea02 0109 	and.w	r1, r2, r9
 800a86e:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 800a872:	dc7e      	bgt.n	800a972 <_strtod_l+0x8fa>
 800a874:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 800a878:	f77f aeb3 	ble.w	800a5e2 <_strtod_l+0x56a>
 800a87c:	4b4e      	ldr	r3, [pc, #312]	; (800a9b8 <_strtod_l+0x940>)
 800a87e:	4640      	mov	r0, r8
 800a880:	4649      	mov	r1, r9
 800a882:	2200      	movs	r2, #0
 800a884:	f7f5 fec0 	bl	8000608 <__aeabi_dmul>
 800a888:	4b4a      	ldr	r3, [pc, #296]	; (800a9b4 <_strtod_l+0x93c>)
 800a88a:	400b      	ands	r3, r1
 800a88c:	4680      	mov	r8, r0
 800a88e:	4689      	mov	r9, r1
 800a890:	2b00      	cmp	r3, #0
 800a892:	f47f ae3f 	bne.w	800a514 <_strtod_l+0x49c>
 800a896:	2322      	movs	r3, #34	; 0x22
 800a898:	6023      	str	r3, [r4, #0]
 800a89a:	e63b      	b.n	800a514 <_strtod_l+0x49c>
 800a89c:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800a8a0:	fa02 f303 	lsl.w	r3, r2, r3
 800a8a4:	ea03 0808 	and.w	r8, r3, r8
 800a8a8:	e6e8      	b.n	800a67c <_strtod_l+0x604>
 800a8aa:	f1c6 467f 	rsb	r6, r6, #4278190080	; 0xff000000
 800a8ae:	f506 067f 	add.w	r6, r6, #16711680	; 0xff0000
 800a8b2:	f506 467b 	add.w	r6, r6, #64256	; 0xfb00
 800a8b6:	36e2      	adds	r6, #226	; 0xe2
 800a8b8:	fa01 f306 	lsl.w	r3, r1, r6
 800a8bc:	e9cd 310d 	strd	r3, r1, [sp, #52]	; 0x34
 800a8c0:	e748      	b.n	800a754 <_strtod_l+0x6dc>
 800a8c2:	2100      	movs	r1, #0
 800a8c4:	2301      	movs	r3, #1
 800a8c6:	e9cd 130d 	strd	r1, r3, [sp, #52]	; 0x34
 800a8ca:	e743      	b.n	800a754 <_strtod_l+0x6dc>
 800a8cc:	9916      	ldr	r1, [sp, #88]	; 0x58
 800a8ce:	4632      	mov	r2, r6
 800a8d0:	4620      	mov	r0, r4
 800a8d2:	f7ff f961 	bl	8009b98 <__lshift>
 800a8d6:	9016      	str	r0, [sp, #88]	; 0x58
 800a8d8:	2800      	cmp	r0, #0
 800a8da:	f47f af6b 	bne.w	800a7b4 <_strtod_l+0x73c>
 800a8de:	e60f      	b.n	800a500 <_strtod_l+0x488>
 800a8e0:	46ca      	mov	sl, r9
 800a8e2:	d171      	bne.n	800a9c8 <_strtod_l+0x950>
 800a8e4:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800a8e6:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800a8ea:	b352      	cbz	r2, 800a942 <_strtod_l+0x8ca>
 800a8ec:	4a33      	ldr	r2, [pc, #204]	; (800a9bc <_strtod_l+0x944>)
 800a8ee:	4293      	cmp	r3, r2
 800a8f0:	d12a      	bne.n	800a948 <_strtod_l+0x8d0>
 800a8f2:	9b04      	ldr	r3, [sp, #16]
 800a8f4:	4641      	mov	r1, r8
 800a8f6:	b1fb      	cbz	r3, 800a938 <_strtod_l+0x8c0>
 800a8f8:	4b2e      	ldr	r3, [pc, #184]	; (800a9b4 <_strtod_l+0x93c>)
 800a8fa:	ea09 0303 	and.w	r3, r9, r3
 800a8fe:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 800a902:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800a906:	d81a      	bhi.n	800a93e <_strtod_l+0x8c6>
 800a908:	0d1b      	lsrs	r3, r3, #20
 800a90a:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 800a90e:	fa02 f303 	lsl.w	r3, r2, r3
 800a912:	4299      	cmp	r1, r3
 800a914:	d118      	bne.n	800a948 <_strtod_l+0x8d0>
 800a916:	4b2a      	ldr	r3, [pc, #168]	; (800a9c0 <_strtod_l+0x948>)
 800a918:	459a      	cmp	sl, r3
 800a91a:	d102      	bne.n	800a922 <_strtod_l+0x8aa>
 800a91c:	3101      	adds	r1, #1
 800a91e:	f43f adef 	beq.w	800a500 <_strtod_l+0x488>
 800a922:	4b24      	ldr	r3, [pc, #144]	; (800a9b4 <_strtod_l+0x93c>)
 800a924:	ea0a 0303 	and.w	r3, sl, r3
 800a928:	f503 1980 	add.w	r9, r3, #1048576	; 0x100000
 800a92c:	f04f 0800 	mov.w	r8, #0
 800a930:	9b04      	ldr	r3, [sp, #16]
 800a932:	2b00      	cmp	r3, #0
 800a934:	d1a2      	bne.n	800a87c <_strtod_l+0x804>
 800a936:	e5ed      	b.n	800a514 <_strtod_l+0x49c>
 800a938:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800a93c:	e7e9      	b.n	800a912 <_strtod_l+0x89a>
 800a93e:	4613      	mov	r3, r2
 800a940:	e7e7      	b.n	800a912 <_strtod_l+0x89a>
 800a942:	ea53 0308 	orrs.w	r3, r3, r8
 800a946:	d08a      	beq.n	800a85e <_strtod_l+0x7e6>
 800a948:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800a94a:	b1e3      	cbz	r3, 800a986 <_strtod_l+0x90e>
 800a94c:	ea13 0f0a 	tst.w	r3, sl
 800a950:	d0ee      	beq.n	800a930 <_strtod_l+0x8b8>
 800a952:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800a954:	9a04      	ldr	r2, [sp, #16]
 800a956:	4640      	mov	r0, r8
 800a958:	4649      	mov	r1, r9
 800a95a:	b1c3      	cbz	r3, 800a98e <_strtod_l+0x916>
 800a95c:	f7ff fb6f 	bl	800a03e <sulp>
 800a960:	4602      	mov	r2, r0
 800a962:	460b      	mov	r3, r1
 800a964:	ec51 0b18 	vmov	r0, r1, d8
 800a968:	f7f5 fc98 	bl	800029c <__adddf3>
 800a96c:	4680      	mov	r8, r0
 800a96e:	4689      	mov	r9, r1
 800a970:	e7de      	b.n	800a930 <_strtod_l+0x8b8>
 800a972:	4013      	ands	r3, r2
 800a974:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 800a978:	ea6f 5913 	mvn.w	r9, r3, lsr #20
 800a97c:	ea6f 5909 	mvn.w	r9, r9, lsl #20
 800a980:	f04f 38ff 	mov.w	r8, #4294967295	; 0xffffffff
 800a984:	e7d4      	b.n	800a930 <_strtod_l+0x8b8>
 800a986:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800a988:	ea13 0f08 	tst.w	r3, r8
 800a98c:	e7e0      	b.n	800a950 <_strtod_l+0x8d8>
 800a98e:	f7ff fb56 	bl	800a03e <sulp>
 800a992:	4602      	mov	r2, r0
 800a994:	460b      	mov	r3, r1
 800a996:	ec51 0b18 	vmov	r0, r1, d8
 800a99a:	f7f5 fc7d 	bl	8000298 <__aeabi_dsub>
 800a99e:	2200      	movs	r2, #0
 800a9a0:	2300      	movs	r3, #0
 800a9a2:	4680      	mov	r8, r0
 800a9a4:	4689      	mov	r9, r1
 800a9a6:	f7f6 f897 	bl	8000ad8 <__aeabi_dcmpeq>
 800a9aa:	2800      	cmp	r0, #0
 800a9ac:	d0c0      	beq.n	800a930 <_strtod_l+0x8b8>
 800a9ae:	e618      	b.n	800a5e2 <_strtod_l+0x56a>
 800a9b0:	fffffc02 	.word	0xfffffc02
 800a9b4:	7ff00000 	.word	0x7ff00000
 800a9b8:	39500000 	.word	0x39500000
 800a9bc:	000fffff 	.word	0x000fffff
 800a9c0:	7fefffff 	.word	0x7fefffff
 800a9c4:	0800c8e0 	.word	0x0800c8e0
 800a9c8:	4659      	mov	r1, fp
 800a9ca:	4628      	mov	r0, r5
 800a9cc:	f7ff fac0 	bl	8009f50 <__ratio>
 800a9d0:	ec57 6b10 	vmov	r6, r7, d0
 800a9d4:	ee10 0a10 	vmov	r0, s0
 800a9d8:	2200      	movs	r2, #0
 800a9da:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800a9de:	4639      	mov	r1, r7
 800a9e0:	f7f6 f88e 	bl	8000b00 <__aeabi_dcmple>
 800a9e4:	2800      	cmp	r0, #0
 800a9e6:	d071      	beq.n	800aacc <_strtod_l+0xa54>
 800a9e8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800a9ea:	2b00      	cmp	r3, #0
 800a9ec:	d17c      	bne.n	800aae8 <_strtod_l+0xa70>
 800a9ee:	f1b8 0f00 	cmp.w	r8, #0
 800a9f2:	d15a      	bne.n	800aaaa <_strtod_l+0xa32>
 800a9f4:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800a9f8:	2b00      	cmp	r3, #0
 800a9fa:	d15d      	bne.n	800aab8 <_strtod_l+0xa40>
 800a9fc:	4b90      	ldr	r3, [pc, #576]	; (800ac40 <_strtod_l+0xbc8>)
 800a9fe:	2200      	movs	r2, #0
 800aa00:	4630      	mov	r0, r6
 800aa02:	4639      	mov	r1, r7
 800aa04:	f7f6 f872 	bl	8000aec <__aeabi_dcmplt>
 800aa08:	2800      	cmp	r0, #0
 800aa0a:	d15c      	bne.n	800aac6 <_strtod_l+0xa4e>
 800aa0c:	4630      	mov	r0, r6
 800aa0e:	4639      	mov	r1, r7
 800aa10:	4b8c      	ldr	r3, [pc, #560]	; (800ac44 <_strtod_l+0xbcc>)
 800aa12:	2200      	movs	r2, #0
 800aa14:	f7f5 fdf8 	bl	8000608 <__aeabi_dmul>
 800aa18:	4606      	mov	r6, r0
 800aa1a:	460f      	mov	r7, r1
 800aa1c:	f107 4300 	add.w	r3, r7, #2147483648	; 0x80000000
 800aa20:	9606      	str	r6, [sp, #24]
 800aa22:	9307      	str	r3, [sp, #28]
 800aa24:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800aa28:	e9cd 230e 	strd	r2, r3, [sp, #56]	; 0x38
 800aa2c:	4b86      	ldr	r3, [pc, #536]	; (800ac48 <_strtod_l+0xbd0>)
 800aa2e:	ea0a 0303 	and.w	r3, sl, r3
 800aa32:	930d      	str	r3, [sp, #52]	; 0x34
 800aa34:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800aa36:	4b85      	ldr	r3, [pc, #532]	; (800ac4c <_strtod_l+0xbd4>)
 800aa38:	429a      	cmp	r2, r3
 800aa3a:	f040 8090 	bne.w	800ab5e <_strtod_l+0xae6>
 800aa3e:	f1aa 7954 	sub.w	r9, sl, #55574528	; 0x3500000
 800aa42:	ec49 8b10 	vmov	d0, r8, r9
 800aa46:	f7ff f9b9 	bl	8009dbc <__ulp>
 800aa4a:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800aa4e:	ec51 0b10 	vmov	r0, r1, d0
 800aa52:	f7f5 fdd9 	bl	8000608 <__aeabi_dmul>
 800aa56:	4642      	mov	r2, r8
 800aa58:	464b      	mov	r3, r9
 800aa5a:	f7f5 fc1f 	bl	800029c <__adddf3>
 800aa5e:	460b      	mov	r3, r1
 800aa60:	4979      	ldr	r1, [pc, #484]	; (800ac48 <_strtod_l+0xbd0>)
 800aa62:	4a7b      	ldr	r2, [pc, #492]	; (800ac50 <_strtod_l+0xbd8>)
 800aa64:	4019      	ands	r1, r3
 800aa66:	4291      	cmp	r1, r2
 800aa68:	4680      	mov	r8, r0
 800aa6a:	d944      	bls.n	800aaf6 <_strtod_l+0xa7e>
 800aa6c:	ee18 2a90 	vmov	r2, s17
 800aa70:	4b78      	ldr	r3, [pc, #480]	; (800ac54 <_strtod_l+0xbdc>)
 800aa72:	429a      	cmp	r2, r3
 800aa74:	d104      	bne.n	800aa80 <_strtod_l+0xa08>
 800aa76:	ee18 3a10 	vmov	r3, s16
 800aa7a:	3301      	adds	r3, #1
 800aa7c:	f43f ad40 	beq.w	800a500 <_strtod_l+0x488>
 800aa80:	f8df 91d0 	ldr.w	r9, [pc, #464]	; 800ac54 <_strtod_l+0xbdc>
 800aa84:	f04f 38ff 	mov.w	r8, #4294967295	; 0xffffffff
 800aa88:	9916      	ldr	r1, [sp, #88]	; 0x58
 800aa8a:	4620      	mov	r0, r4
 800aa8c:	f7fe fe6a 	bl	8009764 <_Bfree>
 800aa90:	9905      	ldr	r1, [sp, #20]
 800aa92:	4620      	mov	r0, r4
 800aa94:	f7fe fe66 	bl	8009764 <_Bfree>
 800aa98:	4659      	mov	r1, fp
 800aa9a:	4620      	mov	r0, r4
 800aa9c:	f7fe fe62 	bl	8009764 <_Bfree>
 800aaa0:	4629      	mov	r1, r5
 800aaa2:	4620      	mov	r0, r4
 800aaa4:	f7fe fe5e 	bl	8009764 <_Bfree>
 800aaa8:	e609      	b.n	800a6be <_strtod_l+0x646>
 800aaaa:	f1b8 0f01 	cmp.w	r8, #1
 800aaae:	d103      	bne.n	800aab8 <_strtod_l+0xa40>
 800aab0:	f1b9 0f00 	cmp.w	r9, #0
 800aab4:	f43f ad95 	beq.w	800a5e2 <_strtod_l+0x56a>
 800aab8:	ed9f 7b55 	vldr	d7, [pc, #340]	; 800ac10 <_strtod_l+0xb98>
 800aabc:	4f60      	ldr	r7, [pc, #384]	; (800ac40 <_strtod_l+0xbc8>)
 800aabe:	ed8d 7b06 	vstr	d7, [sp, #24]
 800aac2:	2600      	movs	r6, #0
 800aac4:	e7ae      	b.n	800aa24 <_strtod_l+0x9ac>
 800aac6:	4f5f      	ldr	r7, [pc, #380]	; (800ac44 <_strtod_l+0xbcc>)
 800aac8:	2600      	movs	r6, #0
 800aaca:	e7a7      	b.n	800aa1c <_strtod_l+0x9a4>
 800aacc:	4b5d      	ldr	r3, [pc, #372]	; (800ac44 <_strtod_l+0xbcc>)
 800aace:	4630      	mov	r0, r6
 800aad0:	4639      	mov	r1, r7
 800aad2:	2200      	movs	r2, #0
 800aad4:	f7f5 fd98 	bl	8000608 <__aeabi_dmul>
 800aad8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800aada:	4606      	mov	r6, r0
 800aadc:	460f      	mov	r7, r1
 800aade:	2b00      	cmp	r3, #0
 800aae0:	d09c      	beq.n	800aa1c <_strtod_l+0x9a4>
 800aae2:	e9cd 6706 	strd	r6, r7, [sp, #24]
 800aae6:	e79d      	b.n	800aa24 <_strtod_l+0x9ac>
 800aae8:	ed9f 7b4b 	vldr	d7, [pc, #300]	; 800ac18 <_strtod_l+0xba0>
 800aaec:	ed8d 7b06 	vstr	d7, [sp, #24]
 800aaf0:	ec57 6b17 	vmov	r6, r7, d7
 800aaf4:	e796      	b.n	800aa24 <_strtod_l+0x9ac>
 800aaf6:	f103 7954 	add.w	r9, r3, #55574528	; 0x3500000
 800aafa:	9b04      	ldr	r3, [sp, #16]
 800aafc:	46ca      	mov	sl, r9
 800aafe:	2b00      	cmp	r3, #0
 800ab00:	d1c2      	bne.n	800aa88 <_strtod_l+0xa10>
 800ab02:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800ab06:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800ab08:	0d1b      	lsrs	r3, r3, #20
 800ab0a:	051b      	lsls	r3, r3, #20
 800ab0c:	429a      	cmp	r2, r3
 800ab0e:	d1bb      	bne.n	800aa88 <_strtod_l+0xa10>
 800ab10:	4630      	mov	r0, r6
 800ab12:	4639      	mov	r1, r7
 800ab14:	f7f6 f8d8 	bl	8000cc8 <__aeabi_d2lz>
 800ab18:	f7f5 fd48 	bl	80005ac <__aeabi_l2d>
 800ab1c:	4602      	mov	r2, r0
 800ab1e:	460b      	mov	r3, r1
 800ab20:	4630      	mov	r0, r6
 800ab22:	4639      	mov	r1, r7
 800ab24:	f7f5 fbb8 	bl	8000298 <__aeabi_dsub>
 800ab28:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800ab2a:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800ab2e:	ea43 0308 	orr.w	r3, r3, r8
 800ab32:	4313      	orrs	r3, r2
 800ab34:	4606      	mov	r6, r0
 800ab36:	460f      	mov	r7, r1
 800ab38:	d054      	beq.n	800abe4 <_strtod_l+0xb6c>
 800ab3a:	a339      	add	r3, pc, #228	; (adr r3, 800ac20 <_strtod_l+0xba8>)
 800ab3c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ab40:	f7f5 ffd4 	bl	8000aec <__aeabi_dcmplt>
 800ab44:	2800      	cmp	r0, #0
 800ab46:	f47f ace5 	bne.w	800a514 <_strtod_l+0x49c>
 800ab4a:	a337      	add	r3, pc, #220	; (adr r3, 800ac28 <_strtod_l+0xbb0>)
 800ab4c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ab50:	4630      	mov	r0, r6
 800ab52:	4639      	mov	r1, r7
 800ab54:	f7f5 ffe8 	bl	8000b28 <__aeabi_dcmpgt>
 800ab58:	2800      	cmp	r0, #0
 800ab5a:	d095      	beq.n	800aa88 <_strtod_l+0xa10>
 800ab5c:	e4da      	b.n	800a514 <_strtod_l+0x49c>
 800ab5e:	9b04      	ldr	r3, [sp, #16]
 800ab60:	b333      	cbz	r3, 800abb0 <_strtod_l+0xb38>
 800ab62:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800ab64:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 800ab68:	d822      	bhi.n	800abb0 <_strtod_l+0xb38>
 800ab6a:	a331      	add	r3, pc, #196	; (adr r3, 800ac30 <_strtod_l+0xbb8>)
 800ab6c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ab70:	4630      	mov	r0, r6
 800ab72:	4639      	mov	r1, r7
 800ab74:	f7f5 ffc4 	bl	8000b00 <__aeabi_dcmple>
 800ab78:	b1a0      	cbz	r0, 800aba4 <_strtod_l+0xb2c>
 800ab7a:	4639      	mov	r1, r7
 800ab7c:	4630      	mov	r0, r6
 800ab7e:	f7f6 f81b 	bl	8000bb8 <__aeabi_d2uiz>
 800ab82:	2801      	cmp	r0, #1
 800ab84:	bf38      	it	cc
 800ab86:	2001      	movcc	r0, #1
 800ab88:	f7f5 fcc4 	bl	8000514 <__aeabi_ui2d>
 800ab8c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800ab8e:	4606      	mov	r6, r0
 800ab90:	460f      	mov	r7, r1
 800ab92:	bb23      	cbnz	r3, 800abde <_strtod_l+0xb66>
 800ab94:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800ab98:	9010      	str	r0, [sp, #64]	; 0x40
 800ab9a:	9311      	str	r3, [sp, #68]	; 0x44
 800ab9c:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800aba0:	e9cd 230e 	strd	r2, r3, [sp, #56]	; 0x38
 800aba4:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800aba6:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800aba8:	f103 63d6 	add.w	r3, r3, #112197632	; 0x6b00000
 800abac:	1a9b      	subs	r3, r3, r2
 800abae:	930f      	str	r3, [sp, #60]	; 0x3c
 800abb0:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 800abb4:	eeb0 0a48 	vmov.f32	s0, s16
 800abb8:	eef0 0a68 	vmov.f32	s1, s17
 800abbc:	e9cd 010e 	strd	r0, r1, [sp, #56]	; 0x38
 800abc0:	f7ff f8fc 	bl	8009dbc <__ulp>
 800abc4:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 800abc8:	ec53 2b10 	vmov	r2, r3, d0
 800abcc:	f7f5 fd1c 	bl	8000608 <__aeabi_dmul>
 800abd0:	ec53 2b18 	vmov	r2, r3, d8
 800abd4:	f7f5 fb62 	bl	800029c <__adddf3>
 800abd8:	4680      	mov	r8, r0
 800abda:	4689      	mov	r9, r1
 800abdc:	e78d      	b.n	800aafa <_strtod_l+0xa82>
 800abde:	e9cd 6710 	strd	r6, r7, [sp, #64]	; 0x40
 800abe2:	e7db      	b.n	800ab9c <_strtod_l+0xb24>
 800abe4:	a314      	add	r3, pc, #80	; (adr r3, 800ac38 <_strtod_l+0xbc0>)
 800abe6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800abea:	f7f5 ff7f 	bl	8000aec <__aeabi_dcmplt>
 800abee:	e7b3      	b.n	800ab58 <_strtod_l+0xae0>
 800abf0:	2300      	movs	r3, #0
 800abf2:	930a      	str	r3, [sp, #40]	; 0x28
 800abf4:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800abf6:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800abf8:	6013      	str	r3, [r2, #0]
 800abfa:	f7ff ba7c 	b.w	800a0f6 <_strtod_l+0x7e>
 800abfe:	2a65      	cmp	r2, #101	; 0x65
 800ac00:	f43f ab75 	beq.w	800a2ee <_strtod_l+0x276>
 800ac04:	2a45      	cmp	r2, #69	; 0x45
 800ac06:	f43f ab72 	beq.w	800a2ee <_strtod_l+0x276>
 800ac0a:	2301      	movs	r3, #1
 800ac0c:	f7ff bbaa 	b.w	800a364 <_strtod_l+0x2ec>
 800ac10:	00000000 	.word	0x00000000
 800ac14:	bff00000 	.word	0xbff00000
 800ac18:	00000000 	.word	0x00000000
 800ac1c:	3ff00000 	.word	0x3ff00000
 800ac20:	94a03595 	.word	0x94a03595
 800ac24:	3fdfffff 	.word	0x3fdfffff
 800ac28:	35afe535 	.word	0x35afe535
 800ac2c:	3fe00000 	.word	0x3fe00000
 800ac30:	ffc00000 	.word	0xffc00000
 800ac34:	41dfffff 	.word	0x41dfffff
 800ac38:	94a03595 	.word	0x94a03595
 800ac3c:	3fcfffff 	.word	0x3fcfffff
 800ac40:	3ff00000 	.word	0x3ff00000
 800ac44:	3fe00000 	.word	0x3fe00000
 800ac48:	7ff00000 	.word	0x7ff00000
 800ac4c:	7fe00000 	.word	0x7fe00000
 800ac50:	7c9fffff 	.word	0x7c9fffff
 800ac54:	7fefffff 	.word	0x7fefffff

0800ac58 <_strtod_r>:
 800ac58:	4b01      	ldr	r3, [pc, #4]	; (800ac60 <_strtod_r+0x8>)
 800ac5a:	f7ff ba0d 	b.w	800a078 <_strtod_l>
 800ac5e:	bf00      	nop
 800ac60:	20000080 	.word	0x20000080

0800ac64 <_strtol_l.constprop.0>:
 800ac64:	2b01      	cmp	r3, #1
 800ac66:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800ac6a:	d001      	beq.n	800ac70 <_strtol_l.constprop.0+0xc>
 800ac6c:	2b24      	cmp	r3, #36	; 0x24
 800ac6e:	d906      	bls.n	800ac7e <_strtol_l.constprop.0+0x1a>
 800ac70:	f7fd fd7a 	bl	8008768 <__errno>
 800ac74:	2316      	movs	r3, #22
 800ac76:	6003      	str	r3, [r0, #0]
 800ac78:	2000      	movs	r0, #0
 800ac7a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ac7e:	f8df c0e4 	ldr.w	ip, [pc, #228]	; 800ad64 <_strtol_l.constprop.0+0x100>
 800ac82:	460d      	mov	r5, r1
 800ac84:	462e      	mov	r6, r5
 800ac86:	f815 4b01 	ldrb.w	r4, [r5], #1
 800ac8a:	f81c 7004 	ldrb.w	r7, [ip, r4]
 800ac8e:	f017 0708 	ands.w	r7, r7, #8
 800ac92:	d1f7      	bne.n	800ac84 <_strtol_l.constprop.0+0x20>
 800ac94:	2c2d      	cmp	r4, #45	; 0x2d
 800ac96:	d132      	bne.n	800acfe <_strtol_l.constprop.0+0x9a>
 800ac98:	782c      	ldrb	r4, [r5, #0]
 800ac9a:	2701      	movs	r7, #1
 800ac9c:	1cb5      	adds	r5, r6, #2
 800ac9e:	2b00      	cmp	r3, #0
 800aca0:	d05b      	beq.n	800ad5a <_strtol_l.constprop.0+0xf6>
 800aca2:	2b10      	cmp	r3, #16
 800aca4:	d109      	bne.n	800acba <_strtol_l.constprop.0+0x56>
 800aca6:	2c30      	cmp	r4, #48	; 0x30
 800aca8:	d107      	bne.n	800acba <_strtol_l.constprop.0+0x56>
 800acaa:	782c      	ldrb	r4, [r5, #0]
 800acac:	f004 04df 	and.w	r4, r4, #223	; 0xdf
 800acb0:	2c58      	cmp	r4, #88	; 0x58
 800acb2:	d14d      	bne.n	800ad50 <_strtol_l.constprop.0+0xec>
 800acb4:	786c      	ldrb	r4, [r5, #1]
 800acb6:	2310      	movs	r3, #16
 800acb8:	3502      	adds	r5, #2
 800acba:	f107 4800 	add.w	r8, r7, #2147483648	; 0x80000000
 800acbe:	f108 38ff 	add.w	r8, r8, #4294967295	; 0xffffffff
 800acc2:	f04f 0e00 	mov.w	lr, #0
 800acc6:	fbb8 f9f3 	udiv	r9, r8, r3
 800acca:	4676      	mov	r6, lr
 800accc:	fb03 8a19 	mls	sl, r3, r9, r8
 800acd0:	f1a4 0c30 	sub.w	ip, r4, #48	; 0x30
 800acd4:	f1bc 0f09 	cmp.w	ip, #9
 800acd8:	d816      	bhi.n	800ad08 <_strtol_l.constprop.0+0xa4>
 800acda:	4664      	mov	r4, ip
 800acdc:	42a3      	cmp	r3, r4
 800acde:	dd24      	ble.n	800ad2a <_strtol_l.constprop.0+0xc6>
 800ace0:	f1be 3fff 	cmp.w	lr, #4294967295	; 0xffffffff
 800ace4:	d008      	beq.n	800acf8 <_strtol_l.constprop.0+0x94>
 800ace6:	45b1      	cmp	r9, r6
 800ace8:	d31c      	bcc.n	800ad24 <_strtol_l.constprop.0+0xc0>
 800acea:	d101      	bne.n	800acf0 <_strtol_l.constprop.0+0x8c>
 800acec:	45a2      	cmp	sl, r4
 800acee:	db19      	blt.n	800ad24 <_strtol_l.constprop.0+0xc0>
 800acf0:	fb06 4603 	mla	r6, r6, r3, r4
 800acf4:	f04f 0e01 	mov.w	lr, #1
 800acf8:	f815 4b01 	ldrb.w	r4, [r5], #1
 800acfc:	e7e8      	b.n	800acd0 <_strtol_l.constprop.0+0x6c>
 800acfe:	2c2b      	cmp	r4, #43	; 0x2b
 800ad00:	bf04      	itt	eq
 800ad02:	782c      	ldrbeq	r4, [r5, #0]
 800ad04:	1cb5      	addeq	r5, r6, #2
 800ad06:	e7ca      	b.n	800ac9e <_strtol_l.constprop.0+0x3a>
 800ad08:	f1a4 0c41 	sub.w	ip, r4, #65	; 0x41
 800ad0c:	f1bc 0f19 	cmp.w	ip, #25
 800ad10:	d801      	bhi.n	800ad16 <_strtol_l.constprop.0+0xb2>
 800ad12:	3c37      	subs	r4, #55	; 0x37
 800ad14:	e7e2      	b.n	800acdc <_strtol_l.constprop.0+0x78>
 800ad16:	f1a4 0c61 	sub.w	ip, r4, #97	; 0x61
 800ad1a:	f1bc 0f19 	cmp.w	ip, #25
 800ad1e:	d804      	bhi.n	800ad2a <_strtol_l.constprop.0+0xc6>
 800ad20:	3c57      	subs	r4, #87	; 0x57
 800ad22:	e7db      	b.n	800acdc <_strtol_l.constprop.0+0x78>
 800ad24:	f04f 3eff 	mov.w	lr, #4294967295	; 0xffffffff
 800ad28:	e7e6      	b.n	800acf8 <_strtol_l.constprop.0+0x94>
 800ad2a:	f1be 3fff 	cmp.w	lr, #4294967295	; 0xffffffff
 800ad2e:	d105      	bne.n	800ad3c <_strtol_l.constprop.0+0xd8>
 800ad30:	2322      	movs	r3, #34	; 0x22
 800ad32:	6003      	str	r3, [r0, #0]
 800ad34:	4646      	mov	r6, r8
 800ad36:	b942      	cbnz	r2, 800ad4a <_strtol_l.constprop.0+0xe6>
 800ad38:	4630      	mov	r0, r6
 800ad3a:	e79e      	b.n	800ac7a <_strtol_l.constprop.0+0x16>
 800ad3c:	b107      	cbz	r7, 800ad40 <_strtol_l.constprop.0+0xdc>
 800ad3e:	4276      	negs	r6, r6
 800ad40:	2a00      	cmp	r2, #0
 800ad42:	d0f9      	beq.n	800ad38 <_strtol_l.constprop.0+0xd4>
 800ad44:	f1be 0f00 	cmp.w	lr, #0
 800ad48:	d000      	beq.n	800ad4c <_strtol_l.constprop.0+0xe8>
 800ad4a:	1e69      	subs	r1, r5, #1
 800ad4c:	6011      	str	r1, [r2, #0]
 800ad4e:	e7f3      	b.n	800ad38 <_strtol_l.constprop.0+0xd4>
 800ad50:	2430      	movs	r4, #48	; 0x30
 800ad52:	2b00      	cmp	r3, #0
 800ad54:	d1b1      	bne.n	800acba <_strtol_l.constprop.0+0x56>
 800ad56:	2308      	movs	r3, #8
 800ad58:	e7af      	b.n	800acba <_strtol_l.constprop.0+0x56>
 800ad5a:	2c30      	cmp	r4, #48	; 0x30
 800ad5c:	d0a5      	beq.n	800acaa <_strtol_l.constprop.0+0x46>
 800ad5e:	230a      	movs	r3, #10
 800ad60:	e7ab      	b.n	800acba <_strtol_l.constprop.0+0x56>
 800ad62:	bf00      	nop
 800ad64:	0800c909 	.word	0x0800c909

0800ad68 <_strtol_r>:
 800ad68:	f7ff bf7c 	b.w	800ac64 <_strtol_l.constprop.0>

0800ad6c <__ssputs_r>:
 800ad6c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800ad70:	688e      	ldr	r6, [r1, #8]
 800ad72:	461f      	mov	r7, r3
 800ad74:	42be      	cmp	r6, r7
 800ad76:	680b      	ldr	r3, [r1, #0]
 800ad78:	4682      	mov	sl, r0
 800ad7a:	460c      	mov	r4, r1
 800ad7c:	4690      	mov	r8, r2
 800ad7e:	d82c      	bhi.n	800adda <__ssputs_r+0x6e>
 800ad80:	898a      	ldrh	r2, [r1, #12]
 800ad82:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800ad86:	d026      	beq.n	800add6 <__ssputs_r+0x6a>
 800ad88:	6965      	ldr	r5, [r4, #20]
 800ad8a:	6909      	ldr	r1, [r1, #16]
 800ad8c:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800ad90:	eba3 0901 	sub.w	r9, r3, r1
 800ad94:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800ad98:	1c7b      	adds	r3, r7, #1
 800ad9a:	444b      	add	r3, r9
 800ad9c:	106d      	asrs	r5, r5, #1
 800ad9e:	429d      	cmp	r5, r3
 800ada0:	bf38      	it	cc
 800ada2:	461d      	movcc	r5, r3
 800ada4:	0553      	lsls	r3, r2, #21
 800ada6:	d527      	bpl.n	800adf8 <__ssputs_r+0x8c>
 800ada8:	4629      	mov	r1, r5
 800adaa:	f7fe fc0f 	bl	80095cc <_malloc_r>
 800adae:	4606      	mov	r6, r0
 800adb0:	b360      	cbz	r0, 800ae0c <__ssputs_r+0xa0>
 800adb2:	6921      	ldr	r1, [r4, #16]
 800adb4:	464a      	mov	r2, r9
 800adb6:	f7fd fd04 	bl	80087c2 <memcpy>
 800adba:	89a3      	ldrh	r3, [r4, #12]
 800adbc:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800adc0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800adc4:	81a3      	strh	r3, [r4, #12]
 800adc6:	6126      	str	r6, [r4, #16]
 800adc8:	6165      	str	r5, [r4, #20]
 800adca:	444e      	add	r6, r9
 800adcc:	eba5 0509 	sub.w	r5, r5, r9
 800add0:	6026      	str	r6, [r4, #0]
 800add2:	60a5      	str	r5, [r4, #8]
 800add4:	463e      	mov	r6, r7
 800add6:	42be      	cmp	r6, r7
 800add8:	d900      	bls.n	800addc <__ssputs_r+0x70>
 800adda:	463e      	mov	r6, r7
 800addc:	6820      	ldr	r0, [r4, #0]
 800adde:	4632      	mov	r2, r6
 800ade0:	4641      	mov	r1, r8
 800ade2:	f000 f9c9 	bl	800b178 <memmove>
 800ade6:	68a3      	ldr	r3, [r4, #8]
 800ade8:	1b9b      	subs	r3, r3, r6
 800adea:	60a3      	str	r3, [r4, #8]
 800adec:	6823      	ldr	r3, [r4, #0]
 800adee:	4433      	add	r3, r6
 800adf0:	6023      	str	r3, [r4, #0]
 800adf2:	2000      	movs	r0, #0
 800adf4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800adf8:	462a      	mov	r2, r5
 800adfa:	f000 fd9e 	bl	800b93a <_realloc_r>
 800adfe:	4606      	mov	r6, r0
 800ae00:	2800      	cmp	r0, #0
 800ae02:	d1e0      	bne.n	800adc6 <__ssputs_r+0x5a>
 800ae04:	6921      	ldr	r1, [r4, #16]
 800ae06:	4650      	mov	r0, sl
 800ae08:	f7fe fb6c 	bl	80094e4 <_free_r>
 800ae0c:	230c      	movs	r3, #12
 800ae0e:	f8ca 3000 	str.w	r3, [sl]
 800ae12:	89a3      	ldrh	r3, [r4, #12]
 800ae14:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800ae18:	81a3      	strh	r3, [r4, #12]
 800ae1a:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800ae1e:	e7e9      	b.n	800adf4 <__ssputs_r+0x88>

0800ae20 <_svfiprintf_r>:
 800ae20:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ae24:	4698      	mov	r8, r3
 800ae26:	898b      	ldrh	r3, [r1, #12]
 800ae28:	061b      	lsls	r3, r3, #24
 800ae2a:	b09d      	sub	sp, #116	; 0x74
 800ae2c:	4607      	mov	r7, r0
 800ae2e:	460d      	mov	r5, r1
 800ae30:	4614      	mov	r4, r2
 800ae32:	d50e      	bpl.n	800ae52 <_svfiprintf_r+0x32>
 800ae34:	690b      	ldr	r3, [r1, #16]
 800ae36:	b963      	cbnz	r3, 800ae52 <_svfiprintf_r+0x32>
 800ae38:	2140      	movs	r1, #64	; 0x40
 800ae3a:	f7fe fbc7 	bl	80095cc <_malloc_r>
 800ae3e:	6028      	str	r0, [r5, #0]
 800ae40:	6128      	str	r0, [r5, #16]
 800ae42:	b920      	cbnz	r0, 800ae4e <_svfiprintf_r+0x2e>
 800ae44:	230c      	movs	r3, #12
 800ae46:	603b      	str	r3, [r7, #0]
 800ae48:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800ae4c:	e0d0      	b.n	800aff0 <_svfiprintf_r+0x1d0>
 800ae4e:	2340      	movs	r3, #64	; 0x40
 800ae50:	616b      	str	r3, [r5, #20]
 800ae52:	2300      	movs	r3, #0
 800ae54:	9309      	str	r3, [sp, #36]	; 0x24
 800ae56:	2320      	movs	r3, #32
 800ae58:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800ae5c:	f8cd 800c 	str.w	r8, [sp, #12]
 800ae60:	2330      	movs	r3, #48	; 0x30
 800ae62:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 800b008 <_svfiprintf_r+0x1e8>
 800ae66:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800ae6a:	f04f 0901 	mov.w	r9, #1
 800ae6e:	4623      	mov	r3, r4
 800ae70:	469a      	mov	sl, r3
 800ae72:	f813 2b01 	ldrb.w	r2, [r3], #1
 800ae76:	b10a      	cbz	r2, 800ae7c <_svfiprintf_r+0x5c>
 800ae78:	2a25      	cmp	r2, #37	; 0x25
 800ae7a:	d1f9      	bne.n	800ae70 <_svfiprintf_r+0x50>
 800ae7c:	ebba 0b04 	subs.w	fp, sl, r4
 800ae80:	d00b      	beq.n	800ae9a <_svfiprintf_r+0x7a>
 800ae82:	465b      	mov	r3, fp
 800ae84:	4622      	mov	r2, r4
 800ae86:	4629      	mov	r1, r5
 800ae88:	4638      	mov	r0, r7
 800ae8a:	f7ff ff6f 	bl	800ad6c <__ssputs_r>
 800ae8e:	3001      	adds	r0, #1
 800ae90:	f000 80a9 	beq.w	800afe6 <_svfiprintf_r+0x1c6>
 800ae94:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800ae96:	445a      	add	r2, fp
 800ae98:	9209      	str	r2, [sp, #36]	; 0x24
 800ae9a:	f89a 3000 	ldrb.w	r3, [sl]
 800ae9e:	2b00      	cmp	r3, #0
 800aea0:	f000 80a1 	beq.w	800afe6 <_svfiprintf_r+0x1c6>
 800aea4:	2300      	movs	r3, #0
 800aea6:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800aeaa:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800aeae:	f10a 0a01 	add.w	sl, sl, #1
 800aeb2:	9304      	str	r3, [sp, #16]
 800aeb4:	9307      	str	r3, [sp, #28]
 800aeb6:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800aeba:	931a      	str	r3, [sp, #104]	; 0x68
 800aebc:	4654      	mov	r4, sl
 800aebe:	2205      	movs	r2, #5
 800aec0:	f814 1b01 	ldrb.w	r1, [r4], #1
 800aec4:	4850      	ldr	r0, [pc, #320]	; (800b008 <_svfiprintf_r+0x1e8>)
 800aec6:	f7f5 f98b 	bl	80001e0 <memchr>
 800aeca:	9a04      	ldr	r2, [sp, #16]
 800aecc:	b9d8      	cbnz	r0, 800af06 <_svfiprintf_r+0xe6>
 800aece:	06d0      	lsls	r0, r2, #27
 800aed0:	bf44      	itt	mi
 800aed2:	2320      	movmi	r3, #32
 800aed4:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800aed8:	0711      	lsls	r1, r2, #28
 800aeda:	bf44      	itt	mi
 800aedc:	232b      	movmi	r3, #43	; 0x2b
 800aede:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800aee2:	f89a 3000 	ldrb.w	r3, [sl]
 800aee6:	2b2a      	cmp	r3, #42	; 0x2a
 800aee8:	d015      	beq.n	800af16 <_svfiprintf_r+0xf6>
 800aeea:	9a07      	ldr	r2, [sp, #28]
 800aeec:	4654      	mov	r4, sl
 800aeee:	2000      	movs	r0, #0
 800aef0:	f04f 0c0a 	mov.w	ip, #10
 800aef4:	4621      	mov	r1, r4
 800aef6:	f811 3b01 	ldrb.w	r3, [r1], #1
 800aefa:	3b30      	subs	r3, #48	; 0x30
 800aefc:	2b09      	cmp	r3, #9
 800aefe:	d94d      	bls.n	800af9c <_svfiprintf_r+0x17c>
 800af00:	b1b0      	cbz	r0, 800af30 <_svfiprintf_r+0x110>
 800af02:	9207      	str	r2, [sp, #28]
 800af04:	e014      	b.n	800af30 <_svfiprintf_r+0x110>
 800af06:	eba0 0308 	sub.w	r3, r0, r8
 800af0a:	fa09 f303 	lsl.w	r3, r9, r3
 800af0e:	4313      	orrs	r3, r2
 800af10:	9304      	str	r3, [sp, #16]
 800af12:	46a2      	mov	sl, r4
 800af14:	e7d2      	b.n	800aebc <_svfiprintf_r+0x9c>
 800af16:	9b03      	ldr	r3, [sp, #12]
 800af18:	1d19      	adds	r1, r3, #4
 800af1a:	681b      	ldr	r3, [r3, #0]
 800af1c:	9103      	str	r1, [sp, #12]
 800af1e:	2b00      	cmp	r3, #0
 800af20:	bfbb      	ittet	lt
 800af22:	425b      	neglt	r3, r3
 800af24:	f042 0202 	orrlt.w	r2, r2, #2
 800af28:	9307      	strge	r3, [sp, #28]
 800af2a:	9307      	strlt	r3, [sp, #28]
 800af2c:	bfb8      	it	lt
 800af2e:	9204      	strlt	r2, [sp, #16]
 800af30:	7823      	ldrb	r3, [r4, #0]
 800af32:	2b2e      	cmp	r3, #46	; 0x2e
 800af34:	d10c      	bne.n	800af50 <_svfiprintf_r+0x130>
 800af36:	7863      	ldrb	r3, [r4, #1]
 800af38:	2b2a      	cmp	r3, #42	; 0x2a
 800af3a:	d134      	bne.n	800afa6 <_svfiprintf_r+0x186>
 800af3c:	9b03      	ldr	r3, [sp, #12]
 800af3e:	1d1a      	adds	r2, r3, #4
 800af40:	681b      	ldr	r3, [r3, #0]
 800af42:	9203      	str	r2, [sp, #12]
 800af44:	2b00      	cmp	r3, #0
 800af46:	bfb8      	it	lt
 800af48:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 800af4c:	3402      	adds	r4, #2
 800af4e:	9305      	str	r3, [sp, #20]
 800af50:	f8df a0c4 	ldr.w	sl, [pc, #196]	; 800b018 <_svfiprintf_r+0x1f8>
 800af54:	7821      	ldrb	r1, [r4, #0]
 800af56:	2203      	movs	r2, #3
 800af58:	4650      	mov	r0, sl
 800af5a:	f7f5 f941 	bl	80001e0 <memchr>
 800af5e:	b138      	cbz	r0, 800af70 <_svfiprintf_r+0x150>
 800af60:	9b04      	ldr	r3, [sp, #16]
 800af62:	eba0 000a 	sub.w	r0, r0, sl
 800af66:	2240      	movs	r2, #64	; 0x40
 800af68:	4082      	lsls	r2, r0
 800af6a:	4313      	orrs	r3, r2
 800af6c:	3401      	adds	r4, #1
 800af6e:	9304      	str	r3, [sp, #16]
 800af70:	f814 1b01 	ldrb.w	r1, [r4], #1
 800af74:	4825      	ldr	r0, [pc, #148]	; (800b00c <_svfiprintf_r+0x1ec>)
 800af76:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800af7a:	2206      	movs	r2, #6
 800af7c:	f7f5 f930 	bl	80001e0 <memchr>
 800af80:	2800      	cmp	r0, #0
 800af82:	d038      	beq.n	800aff6 <_svfiprintf_r+0x1d6>
 800af84:	4b22      	ldr	r3, [pc, #136]	; (800b010 <_svfiprintf_r+0x1f0>)
 800af86:	bb1b      	cbnz	r3, 800afd0 <_svfiprintf_r+0x1b0>
 800af88:	9b03      	ldr	r3, [sp, #12]
 800af8a:	3307      	adds	r3, #7
 800af8c:	f023 0307 	bic.w	r3, r3, #7
 800af90:	3308      	adds	r3, #8
 800af92:	9303      	str	r3, [sp, #12]
 800af94:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800af96:	4433      	add	r3, r6
 800af98:	9309      	str	r3, [sp, #36]	; 0x24
 800af9a:	e768      	b.n	800ae6e <_svfiprintf_r+0x4e>
 800af9c:	fb0c 3202 	mla	r2, ip, r2, r3
 800afa0:	460c      	mov	r4, r1
 800afa2:	2001      	movs	r0, #1
 800afa4:	e7a6      	b.n	800aef4 <_svfiprintf_r+0xd4>
 800afa6:	2300      	movs	r3, #0
 800afa8:	3401      	adds	r4, #1
 800afaa:	9305      	str	r3, [sp, #20]
 800afac:	4619      	mov	r1, r3
 800afae:	f04f 0c0a 	mov.w	ip, #10
 800afb2:	4620      	mov	r0, r4
 800afb4:	f810 2b01 	ldrb.w	r2, [r0], #1
 800afb8:	3a30      	subs	r2, #48	; 0x30
 800afba:	2a09      	cmp	r2, #9
 800afbc:	d903      	bls.n	800afc6 <_svfiprintf_r+0x1a6>
 800afbe:	2b00      	cmp	r3, #0
 800afc0:	d0c6      	beq.n	800af50 <_svfiprintf_r+0x130>
 800afc2:	9105      	str	r1, [sp, #20]
 800afc4:	e7c4      	b.n	800af50 <_svfiprintf_r+0x130>
 800afc6:	fb0c 2101 	mla	r1, ip, r1, r2
 800afca:	4604      	mov	r4, r0
 800afcc:	2301      	movs	r3, #1
 800afce:	e7f0      	b.n	800afb2 <_svfiprintf_r+0x192>
 800afd0:	ab03      	add	r3, sp, #12
 800afd2:	9300      	str	r3, [sp, #0]
 800afd4:	462a      	mov	r2, r5
 800afd6:	4b0f      	ldr	r3, [pc, #60]	; (800b014 <_svfiprintf_r+0x1f4>)
 800afd8:	a904      	add	r1, sp, #16
 800afda:	4638      	mov	r0, r7
 800afdc:	f7fc fc42 	bl	8007864 <_printf_float>
 800afe0:	1c42      	adds	r2, r0, #1
 800afe2:	4606      	mov	r6, r0
 800afe4:	d1d6      	bne.n	800af94 <_svfiprintf_r+0x174>
 800afe6:	89ab      	ldrh	r3, [r5, #12]
 800afe8:	065b      	lsls	r3, r3, #25
 800afea:	f53f af2d 	bmi.w	800ae48 <_svfiprintf_r+0x28>
 800afee:	9809      	ldr	r0, [sp, #36]	; 0x24
 800aff0:	b01d      	add	sp, #116	; 0x74
 800aff2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800aff6:	ab03      	add	r3, sp, #12
 800aff8:	9300      	str	r3, [sp, #0]
 800affa:	462a      	mov	r2, r5
 800affc:	4b05      	ldr	r3, [pc, #20]	; (800b014 <_svfiprintf_r+0x1f4>)
 800affe:	a904      	add	r1, sp, #16
 800b000:	4638      	mov	r0, r7
 800b002:	f7fc fed3 	bl	8007dac <_printf_i>
 800b006:	e7eb      	b.n	800afe0 <_svfiprintf_r+0x1c0>
 800b008:	0800ca09 	.word	0x0800ca09
 800b00c:	0800ca13 	.word	0x0800ca13
 800b010:	08007865 	.word	0x08007865
 800b014:	0800ad6d 	.word	0x0800ad6d
 800b018:	0800ca0f 	.word	0x0800ca0f

0800b01c <__sflush_r>:
 800b01c:	898a      	ldrh	r2, [r1, #12]
 800b01e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b022:	4605      	mov	r5, r0
 800b024:	0710      	lsls	r0, r2, #28
 800b026:	460c      	mov	r4, r1
 800b028:	d458      	bmi.n	800b0dc <__sflush_r+0xc0>
 800b02a:	684b      	ldr	r3, [r1, #4]
 800b02c:	2b00      	cmp	r3, #0
 800b02e:	dc05      	bgt.n	800b03c <__sflush_r+0x20>
 800b030:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800b032:	2b00      	cmp	r3, #0
 800b034:	dc02      	bgt.n	800b03c <__sflush_r+0x20>
 800b036:	2000      	movs	r0, #0
 800b038:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b03c:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800b03e:	2e00      	cmp	r6, #0
 800b040:	d0f9      	beq.n	800b036 <__sflush_r+0x1a>
 800b042:	2300      	movs	r3, #0
 800b044:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800b048:	682f      	ldr	r7, [r5, #0]
 800b04a:	6a21      	ldr	r1, [r4, #32]
 800b04c:	602b      	str	r3, [r5, #0]
 800b04e:	d032      	beq.n	800b0b6 <__sflush_r+0x9a>
 800b050:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800b052:	89a3      	ldrh	r3, [r4, #12]
 800b054:	075a      	lsls	r2, r3, #29
 800b056:	d505      	bpl.n	800b064 <__sflush_r+0x48>
 800b058:	6863      	ldr	r3, [r4, #4]
 800b05a:	1ac0      	subs	r0, r0, r3
 800b05c:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800b05e:	b10b      	cbz	r3, 800b064 <__sflush_r+0x48>
 800b060:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800b062:	1ac0      	subs	r0, r0, r3
 800b064:	2300      	movs	r3, #0
 800b066:	4602      	mov	r2, r0
 800b068:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800b06a:	6a21      	ldr	r1, [r4, #32]
 800b06c:	4628      	mov	r0, r5
 800b06e:	47b0      	blx	r6
 800b070:	1c43      	adds	r3, r0, #1
 800b072:	89a3      	ldrh	r3, [r4, #12]
 800b074:	d106      	bne.n	800b084 <__sflush_r+0x68>
 800b076:	6829      	ldr	r1, [r5, #0]
 800b078:	291d      	cmp	r1, #29
 800b07a:	d82b      	bhi.n	800b0d4 <__sflush_r+0xb8>
 800b07c:	4a29      	ldr	r2, [pc, #164]	; (800b124 <__sflush_r+0x108>)
 800b07e:	410a      	asrs	r2, r1
 800b080:	07d6      	lsls	r6, r2, #31
 800b082:	d427      	bmi.n	800b0d4 <__sflush_r+0xb8>
 800b084:	2200      	movs	r2, #0
 800b086:	6062      	str	r2, [r4, #4]
 800b088:	04d9      	lsls	r1, r3, #19
 800b08a:	6922      	ldr	r2, [r4, #16]
 800b08c:	6022      	str	r2, [r4, #0]
 800b08e:	d504      	bpl.n	800b09a <__sflush_r+0x7e>
 800b090:	1c42      	adds	r2, r0, #1
 800b092:	d101      	bne.n	800b098 <__sflush_r+0x7c>
 800b094:	682b      	ldr	r3, [r5, #0]
 800b096:	b903      	cbnz	r3, 800b09a <__sflush_r+0x7e>
 800b098:	6560      	str	r0, [r4, #84]	; 0x54
 800b09a:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800b09c:	602f      	str	r7, [r5, #0]
 800b09e:	2900      	cmp	r1, #0
 800b0a0:	d0c9      	beq.n	800b036 <__sflush_r+0x1a>
 800b0a2:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800b0a6:	4299      	cmp	r1, r3
 800b0a8:	d002      	beq.n	800b0b0 <__sflush_r+0x94>
 800b0aa:	4628      	mov	r0, r5
 800b0ac:	f7fe fa1a 	bl	80094e4 <_free_r>
 800b0b0:	2000      	movs	r0, #0
 800b0b2:	6360      	str	r0, [r4, #52]	; 0x34
 800b0b4:	e7c0      	b.n	800b038 <__sflush_r+0x1c>
 800b0b6:	2301      	movs	r3, #1
 800b0b8:	4628      	mov	r0, r5
 800b0ba:	47b0      	blx	r6
 800b0bc:	1c41      	adds	r1, r0, #1
 800b0be:	d1c8      	bne.n	800b052 <__sflush_r+0x36>
 800b0c0:	682b      	ldr	r3, [r5, #0]
 800b0c2:	2b00      	cmp	r3, #0
 800b0c4:	d0c5      	beq.n	800b052 <__sflush_r+0x36>
 800b0c6:	2b1d      	cmp	r3, #29
 800b0c8:	d001      	beq.n	800b0ce <__sflush_r+0xb2>
 800b0ca:	2b16      	cmp	r3, #22
 800b0cc:	d101      	bne.n	800b0d2 <__sflush_r+0xb6>
 800b0ce:	602f      	str	r7, [r5, #0]
 800b0d0:	e7b1      	b.n	800b036 <__sflush_r+0x1a>
 800b0d2:	89a3      	ldrh	r3, [r4, #12]
 800b0d4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800b0d8:	81a3      	strh	r3, [r4, #12]
 800b0da:	e7ad      	b.n	800b038 <__sflush_r+0x1c>
 800b0dc:	690f      	ldr	r7, [r1, #16]
 800b0de:	2f00      	cmp	r7, #0
 800b0e0:	d0a9      	beq.n	800b036 <__sflush_r+0x1a>
 800b0e2:	0793      	lsls	r3, r2, #30
 800b0e4:	680e      	ldr	r6, [r1, #0]
 800b0e6:	bf08      	it	eq
 800b0e8:	694b      	ldreq	r3, [r1, #20]
 800b0ea:	600f      	str	r7, [r1, #0]
 800b0ec:	bf18      	it	ne
 800b0ee:	2300      	movne	r3, #0
 800b0f0:	eba6 0807 	sub.w	r8, r6, r7
 800b0f4:	608b      	str	r3, [r1, #8]
 800b0f6:	f1b8 0f00 	cmp.w	r8, #0
 800b0fa:	dd9c      	ble.n	800b036 <__sflush_r+0x1a>
 800b0fc:	6a21      	ldr	r1, [r4, #32]
 800b0fe:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800b100:	4643      	mov	r3, r8
 800b102:	463a      	mov	r2, r7
 800b104:	4628      	mov	r0, r5
 800b106:	47b0      	blx	r6
 800b108:	2800      	cmp	r0, #0
 800b10a:	dc06      	bgt.n	800b11a <__sflush_r+0xfe>
 800b10c:	89a3      	ldrh	r3, [r4, #12]
 800b10e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800b112:	81a3      	strh	r3, [r4, #12]
 800b114:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800b118:	e78e      	b.n	800b038 <__sflush_r+0x1c>
 800b11a:	4407      	add	r7, r0
 800b11c:	eba8 0800 	sub.w	r8, r8, r0
 800b120:	e7e9      	b.n	800b0f6 <__sflush_r+0xda>
 800b122:	bf00      	nop
 800b124:	dfbffffe 	.word	0xdfbffffe

0800b128 <_fflush_r>:
 800b128:	b538      	push	{r3, r4, r5, lr}
 800b12a:	690b      	ldr	r3, [r1, #16]
 800b12c:	4605      	mov	r5, r0
 800b12e:	460c      	mov	r4, r1
 800b130:	b913      	cbnz	r3, 800b138 <_fflush_r+0x10>
 800b132:	2500      	movs	r5, #0
 800b134:	4628      	mov	r0, r5
 800b136:	bd38      	pop	{r3, r4, r5, pc}
 800b138:	b118      	cbz	r0, 800b142 <_fflush_r+0x1a>
 800b13a:	6a03      	ldr	r3, [r0, #32]
 800b13c:	b90b      	cbnz	r3, 800b142 <_fflush_r+0x1a>
 800b13e:	f7fd f9f3 	bl	8008528 <__sinit>
 800b142:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b146:	2b00      	cmp	r3, #0
 800b148:	d0f3      	beq.n	800b132 <_fflush_r+0xa>
 800b14a:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800b14c:	07d0      	lsls	r0, r2, #31
 800b14e:	d404      	bmi.n	800b15a <_fflush_r+0x32>
 800b150:	0599      	lsls	r1, r3, #22
 800b152:	d402      	bmi.n	800b15a <_fflush_r+0x32>
 800b154:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800b156:	f7fd fb32 	bl	80087be <__retarget_lock_acquire_recursive>
 800b15a:	4628      	mov	r0, r5
 800b15c:	4621      	mov	r1, r4
 800b15e:	f7ff ff5d 	bl	800b01c <__sflush_r>
 800b162:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800b164:	07da      	lsls	r2, r3, #31
 800b166:	4605      	mov	r5, r0
 800b168:	d4e4      	bmi.n	800b134 <_fflush_r+0xc>
 800b16a:	89a3      	ldrh	r3, [r4, #12]
 800b16c:	059b      	lsls	r3, r3, #22
 800b16e:	d4e1      	bmi.n	800b134 <_fflush_r+0xc>
 800b170:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800b172:	f7fd fb25 	bl	80087c0 <__retarget_lock_release_recursive>
 800b176:	e7dd      	b.n	800b134 <_fflush_r+0xc>

0800b178 <memmove>:
 800b178:	4288      	cmp	r0, r1
 800b17a:	b510      	push	{r4, lr}
 800b17c:	eb01 0402 	add.w	r4, r1, r2
 800b180:	d902      	bls.n	800b188 <memmove+0x10>
 800b182:	4284      	cmp	r4, r0
 800b184:	4623      	mov	r3, r4
 800b186:	d807      	bhi.n	800b198 <memmove+0x20>
 800b188:	1e43      	subs	r3, r0, #1
 800b18a:	42a1      	cmp	r1, r4
 800b18c:	d008      	beq.n	800b1a0 <memmove+0x28>
 800b18e:	f811 2b01 	ldrb.w	r2, [r1], #1
 800b192:	f803 2f01 	strb.w	r2, [r3, #1]!
 800b196:	e7f8      	b.n	800b18a <memmove+0x12>
 800b198:	4402      	add	r2, r0
 800b19a:	4601      	mov	r1, r0
 800b19c:	428a      	cmp	r2, r1
 800b19e:	d100      	bne.n	800b1a2 <memmove+0x2a>
 800b1a0:	bd10      	pop	{r4, pc}
 800b1a2:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800b1a6:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800b1aa:	e7f7      	b.n	800b19c <memmove+0x24>

0800b1ac <strncmp>:
 800b1ac:	b510      	push	{r4, lr}
 800b1ae:	b16a      	cbz	r2, 800b1cc <strncmp+0x20>
 800b1b0:	3901      	subs	r1, #1
 800b1b2:	1884      	adds	r4, r0, r2
 800b1b4:	f810 2b01 	ldrb.w	r2, [r0], #1
 800b1b8:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 800b1bc:	429a      	cmp	r2, r3
 800b1be:	d103      	bne.n	800b1c8 <strncmp+0x1c>
 800b1c0:	42a0      	cmp	r0, r4
 800b1c2:	d001      	beq.n	800b1c8 <strncmp+0x1c>
 800b1c4:	2a00      	cmp	r2, #0
 800b1c6:	d1f5      	bne.n	800b1b4 <strncmp+0x8>
 800b1c8:	1ad0      	subs	r0, r2, r3
 800b1ca:	bd10      	pop	{r4, pc}
 800b1cc:	4610      	mov	r0, r2
 800b1ce:	e7fc      	b.n	800b1ca <strncmp+0x1e>

0800b1d0 <_sbrk_r>:
 800b1d0:	b538      	push	{r3, r4, r5, lr}
 800b1d2:	4d06      	ldr	r5, [pc, #24]	; (800b1ec <_sbrk_r+0x1c>)
 800b1d4:	2300      	movs	r3, #0
 800b1d6:	4604      	mov	r4, r0
 800b1d8:	4608      	mov	r0, r1
 800b1da:	602b      	str	r3, [r5, #0]
 800b1dc:	f7f7 f9ae 	bl	800253c <_sbrk>
 800b1e0:	1c43      	adds	r3, r0, #1
 800b1e2:	d102      	bne.n	800b1ea <_sbrk_r+0x1a>
 800b1e4:	682b      	ldr	r3, [r5, #0]
 800b1e6:	b103      	cbz	r3, 800b1ea <_sbrk_r+0x1a>
 800b1e8:	6023      	str	r3, [r4, #0]
 800b1ea:	bd38      	pop	{r3, r4, r5, pc}
 800b1ec:	2000078c 	.word	0x2000078c

0800b1f0 <nan>:
 800b1f0:	ed9f 0b01 	vldr	d0, [pc, #4]	; 800b1f8 <nan+0x8>
 800b1f4:	4770      	bx	lr
 800b1f6:	bf00      	nop
 800b1f8:	00000000 	.word	0x00000000
 800b1fc:	7ff80000 	.word	0x7ff80000

0800b200 <__assert_func>:
 800b200:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800b202:	4614      	mov	r4, r2
 800b204:	461a      	mov	r2, r3
 800b206:	4b09      	ldr	r3, [pc, #36]	; (800b22c <__assert_func+0x2c>)
 800b208:	681b      	ldr	r3, [r3, #0]
 800b20a:	4605      	mov	r5, r0
 800b20c:	68d8      	ldr	r0, [r3, #12]
 800b20e:	b14c      	cbz	r4, 800b224 <__assert_func+0x24>
 800b210:	4b07      	ldr	r3, [pc, #28]	; (800b230 <__assert_func+0x30>)
 800b212:	9100      	str	r1, [sp, #0]
 800b214:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800b218:	4906      	ldr	r1, [pc, #24]	; (800b234 <__assert_func+0x34>)
 800b21a:	462b      	mov	r3, r5
 800b21c:	f000 fbca 	bl	800b9b4 <fiprintf>
 800b220:	f000 fbda 	bl	800b9d8 <abort>
 800b224:	4b04      	ldr	r3, [pc, #16]	; (800b238 <__assert_func+0x38>)
 800b226:	461c      	mov	r4, r3
 800b228:	e7f3      	b.n	800b212 <__assert_func+0x12>
 800b22a:	bf00      	nop
 800b22c:	2000007c 	.word	0x2000007c
 800b230:	0800ca22 	.word	0x0800ca22
 800b234:	0800ca2f 	.word	0x0800ca2f
 800b238:	0800ca5d 	.word	0x0800ca5d

0800b23c <_calloc_r>:
 800b23c:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800b23e:	fba1 2402 	umull	r2, r4, r1, r2
 800b242:	b94c      	cbnz	r4, 800b258 <_calloc_r+0x1c>
 800b244:	4611      	mov	r1, r2
 800b246:	9201      	str	r2, [sp, #4]
 800b248:	f7fe f9c0 	bl	80095cc <_malloc_r>
 800b24c:	9a01      	ldr	r2, [sp, #4]
 800b24e:	4605      	mov	r5, r0
 800b250:	b930      	cbnz	r0, 800b260 <_calloc_r+0x24>
 800b252:	4628      	mov	r0, r5
 800b254:	b003      	add	sp, #12
 800b256:	bd30      	pop	{r4, r5, pc}
 800b258:	220c      	movs	r2, #12
 800b25a:	6002      	str	r2, [r0, #0]
 800b25c:	2500      	movs	r5, #0
 800b25e:	e7f8      	b.n	800b252 <_calloc_r+0x16>
 800b260:	4621      	mov	r1, r4
 800b262:	f7fd fa2e 	bl	80086c2 <memset>
 800b266:	e7f4      	b.n	800b252 <_calloc_r+0x16>

0800b268 <rshift>:
 800b268:	6903      	ldr	r3, [r0, #16]
 800b26a:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 800b26e:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800b272:	ea4f 1261 	mov.w	r2, r1, asr #5
 800b276:	f100 0414 	add.w	r4, r0, #20
 800b27a:	dd45      	ble.n	800b308 <rshift+0xa0>
 800b27c:	f011 011f 	ands.w	r1, r1, #31
 800b280:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 800b284:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 800b288:	d10c      	bne.n	800b2a4 <rshift+0x3c>
 800b28a:	f100 0710 	add.w	r7, r0, #16
 800b28e:	4629      	mov	r1, r5
 800b290:	42b1      	cmp	r1, r6
 800b292:	d334      	bcc.n	800b2fe <rshift+0x96>
 800b294:	1a9b      	subs	r3, r3, r2
 800b296:	009b      	lsls	r3, r3, #2
 800b298:	1eea      	subs	r2, r5, #3
 800b29a:	4296      	cmp	r6, r2
 800b29c:	bf38      	it	cc
 800b29e:	2300      	movcc	r3, #0
 800b2a0:	4423      	add	r3, r4
 800b2a2:	e015      	b.n	800b2d0 <rshift+0x68>
 800b2a4:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 800b2a8:	f1c1 0820 	rsb	r8, r1, #32
 800b2ac:	40cf      	lsrs	r7, r1
 800b2ae:	f105 0e04 	add.w	lr, r5, #4
 800b2b2:	46a1      	mov	r9, r4
 800b2b4:	4576      	cmp	r6, lr
 800b2b6:	46f4      	mov	ip, lr
 800b2b8:	d815      	bhi.n	800b2e6 <rshift+0x7e>
 800b2ba:	1a9a      	subs	r2, r3, r2
 800b2bc:	0092      	lsls	r2, r2, #2
 800b2be:	3a04      	subs	r2, #4
 800b2c0:	3501      	adds	r5, #1
 800b2c2:	42ae      	cmp	r6, r5
 800b2c4:	bf38      	it	cc
 800b2c6:	2200      	movcc	r2, #0
 800b2c8:	18a3      	adds	r3, r4, r2
 800b2ca:	50a7      	str	r7, [r4, r2]
 800b2cc:	b107      	cbz	r7, 800b2d0 <rshift+0x68>
 800b2ce:	3304      	adds	r3, #4
 800b2d0:	1b1a      	subs	r2, r3, r4
 800b2d2:	42a3      	cmp	r3, r4
 800b2d4:	ea4f 02a2 	mov.w	r2, r2, asr #2
 800b2d8:	bf08      	it	eq
 800b2da:	2300      	moveq	r3, #0
 800b2dc:	6102      	str	r2, [r0, #16]
 800b2de:	bf08      	it	eq
 800b2e0:	6143      	streq	r3, [r0, #20]
 800b2e2:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800b2e6:	f8dc c000 	ldr.w	ip, [ip]
 800b2ea:	fa0c fc08 	lsl.w	ip, ip, r8
 800b2ee:	ea4c 0707 	orr.w	r7, ip, r7
 800b2f2:	f849 7b04 	str.w	r7, [r9], #4
 800b2f6:	f85e 7b04 	ldr.w	r7, [lr], #4
 800b2fa:	40cf      	lsrs	r7, r1
 800b2fc:	e7da      	b.n	800b2b4 <rshift+0x4c>
 800b2fe:	f851 cb04 	ldr.w	ip, [r1], #4
 800b302:	f847 cf04 	str.w	ip, [r7, #4]!
 800b306:	e7c3      	b.n	800b290 <rshift+0x28>
 800b308:	4623      	mov	r3, r4
 800b30a:	e7e1      	b.n	800b2d0 <rshift+0x68>

0800b30c <__hexdig_fun>:
 800b30c:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 800b310:	2b09      	cmp	r3, #9
 800b312:	d802      	bhi.n	800b31a <__hexdig_fun+0xe>
 800b314:	3820      	subs	r0, #32
 800b316:	b2c0      	uxtb	r0, r0
 800b318:	4770      	bx	lr
 800b31a:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 800b31e:	2b05      	cmp	r3, #5
 800b320:	d801      	bhi.n	800b326 <__hexdig_fun+0x1a>
 800b322:	3847      	subs	r0, #71	; 0x47
 800b324:	e7f7      	b.n	800b316 <__hexdig_fun+0xa>
 800b326:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 800b32a:	2b05      	cmp	r3, #5
 800b32c:	d801      	bhi.n	800b332 <__hexdig_fun+0x26>
 800b32e:	3827      	subs	r0, #39	; 0x27
 800b330:	e7f1      	b.n	800b316 <__hexdig_fun+0xa>
 800b332:	2000      	movs	r0, #0
 800b334:	4770      	bx	lr
	...

0800b338 <__gethex>:
 800b338:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b33c:	4617      	mov	r7, r2
 800b33e:	680a      	ldr	r2, [r1, #0]
 800b340:	b085      	sub	sp, #20
 800b342:	f102 0b02 	add.w	fp, r2, #2
 800b346:	f1c2 22ff 	rsb	r2, r2, #4278255360	; 0xff00ff00
 800b34a:	f502 027f 	add.w	r2, r2, #16711680	; 0xff0000
 800b34e:	4681      	mov	r9, r0
 800b350:	468a      	mov	sl, r1
 800b352:	9302      	str	r3, [sp, #8]
 800b354:	32fe      	adds	r2, #254	; 0xfe
 800b356:	eb02 030b 	add.w	r3, r2, fp
 800b35a:	46d8      	mov	r8, fp
 800b35c:	f81b 0b01 	ldrb.w	r0, [fp], #1
 800b360:	9301      	str	r3, [sp, #4]
 800b362:	2830      	cmp	r0, #48	; 0x30
 800b364:	d0f7      	beq.n	800b356 <__gethex+0x1e>
 800b366:	f7ff ffd1 	bl	800b30c <__hexdig_fun>
 800b36a:	4604      	mov	r4, r0
 800b36c:	2800      	cmp	r0, #0
 800b36e:	d138      	bne.n	800b3e2 <__gethex+0xaa>
 800b370:	49a7      	ldr	r1, [pc, #668]	; (800b610 <__gethex+0x2d8>)
 800b372:	2201      	movs	r2, #1
 800b374:	4640      	mov	r0, r8
 800b376:	f7ff ff19 	bl	800b1ac <strncmp>
 800b37a:	4606      	mov	r6, r0
 800b37c:	2800      	cmp	r0, #0
 800b37e:	d169      	bne.n	800b454 <__gethex+0x11c>
 800b380:	f898 0001 	ldrb.w	r0, [r8, #1]
 800b384:	465d      	mov	r5, fp
 800b386:	f7ff ffc1 	bl	800b30c <__hexdig_fun>
 800b38a:	2800      	cmp	r0, #0
 800b38c:	d064      	beq.n	800b458 <__gethex+0x120>
 800b38e:	465a      	mov	r2, fp
 800b390:	7810      	ldrb	r0, [r2, #0]
 800b392:	2830      	cmp	r0, #48	; 0x30
 800b394:	4690      	mov	r8, r2
 800b396:	f102 0201 	add.w	r2, r2, #1
 800b39a:	d0f9      	beq.n	800b390 <__gethex+0x58>
 800b39c:	f7ff ffb6 	bl	800b30c <__hexdig_fun>
 800b3a0:	2301      	movs	r3, #1
 800b3a2:	fab0 f480 	clz	r4, r0
 800b3a6:	0964      	lsrs	r4, r4, #5
 800b3a8:	465e      	mov	r6, fp
 800b3aa:	9301      	str	r3, [sp, #4]
 800b3ac:	4642      	mov	r2, r8
 800b3ae:	4615      	mov	r5, r2
 800b3b0:	3201      	adds	r2, #1
 800b3b2:	7828      	ldrb	r0, [r5, #0]
 800b3b4:	f7ff ffaa 	bl	800b30c <__hexdig_fun>
 800b3b8:	2800      	cmp	r0, #0
 800b3ba:	d1f8      	bne.n	800b3ae <__gethex+0x76>
 800b3bc:	4994      	ldr	r1, [pc, #592]	; (800b610 <__gethex+0x2d8>)
 800b3be:	2201      	movs	r2, #1
 800b3c0:	4628      	mov	r0, r5
 800b3c2:	f7ff fef3 	bl	800b1ac <strncmp>
 800b3c6:	b978      	cbnz	r0, 800b3e8 <__gethex+0xb0>
 800b3c8:	b946      	cbnz	r6, 800b3dc <__gethex+0xa4>
 800b3ca:	1c6e      	adds	r6, r5, #1
 800b3cc:	4632      	mov	r2, r6
 800b3ce:	4615      	mov	r5, r2
 800b3d0:	3201      	adds	r2, #1
 800b3d2:	7828      	ldrb	r0, [r5, #0]
 800b3d4:	f7ff ff9a 	bl	800b30c <__hexdig_fun>
 800b3d8:	2800      	cmp	r0, #0
 800b3da:	d1f8      	bne.n	800b3ce <__gethex+0x96>
 800b3dc:	1b73      	subs	r3, r6, r5
 800b3de:	009e      	lsls	r6, r3, #2
 800b3e0:	e004      	b.n	800b3ec <__gethex+0xb4>
 800b3e2:	2400      	movs	r4, #0
 800b3e4:	4626      	mov	r6, r4
 800b3e6:	e7e1      	b.n	800b3ac <__gethex+0x74>
 800b3e8:	2e00      	cmp	r6, #0
 800b3ea:	d1f7      	bne.n	800b3dc <__gethex+0xa4>
 800b3ec:	782b      	ldrb	r3, [r5, #0]
 800b3ee:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 800b3f2:	2b50      	cmp	r3, #80	; 0x50
 800b3f4:	d13d      	bne.n	800b472 <__gethex+0x13a>
 800b3f6:	786b      	ldrb	r3, [r5, #1]
 800b3f8:	2b2b      	cmp	r3, #43	; 0x2b
 800b3fa:	d02f      	beq.n	800b45c <__gethex+0x124>
 800b3fc:	2b2d      	cmp	r3, #45	; 0x2d
 800b3fe:	d031      	beq.n	800b464 <__gethex+0x12c>
 800b400:	1c69      	adds	r1, r5, #1
 800b402:	f04f 0b00 	mov.w	fp, #0
 800b406:	7808      	ldrb	r0, [r1, #0]
 800b408:	f7ff ff80 	bl	800b30c <__hexdig_fun>
 800b40c:	1e42      	subs	r2, r0, #1
 800b40e:	b2d2      	uxtb	r2, r2
 800b410:	2a18      	cmp	r2, #24
 800b412:	d82e      	bhi.n	800b472 <__gethex+0x13a>
 800b414:	f1a0 0210 	sub.w	r2, r0, #16
 800b418:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 800b41c:	f7ff ff76 	bl	800b30c <__hexdig_fun>
 800b420:	f100 3cff 	add.w	ip, r0, #4294967295	; 0xffffffff
 800b424:	fa5f fc8c 	uxtb.w	ip, ip
 800b428:	f1bc 0f18 	cmp.w	ip, #24
 800b42c:	d91d      	bls.n	800b46a <__gethex+0x132>
 800b42e:	f1bb 0f00 	cmp.w	fp, #0
 800b432:	d000      	beq.n	800b436 <__gethex+0xfe>
 800b434:	4252      	negs	r2, r2
 800b436:	4416      	add	r6, r2
 800b438:	f8ca 1000 	str.w	r1, [sl]
 800b43c:	b1dc      	cbz	r4, 800b476 <__gethex+0x13e>
 800b43e:	9b01      	ldr	r3, [sp, #4]
 800b440:	2b00      	cmp	r3, #0
 800b442:	bf14      	ite	ne
 800b444:	f04f 0800 	movne.w	r8, #0
 800b448:	f04f 0806 	moveq.w	r8, #6
 800b44c:	4640      	mov	r0, r8
 800b44e:	b005      	add	sp, #20
 800b450:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b454:	4645      	mov	r5, r8
 800b456:	4626      	mov	r6, r4
 800b458:	2401      	movs	r4, #1
 800b45a:	e7c7      	b.n	800b3ec <__gethex+0xb4>
 800b45c:	f04f 0b00 	mov.w	fp, #0
 800b460:	1ca9      	adds	r1, r5, #2
 800b462:	e7d0      	b.n	800b406 <__gethex+0xce>
 800b464:	f04f 0b01 	mov.w	fp, #1
 800b468:	e7fa      	b.n	800b460 <__gethex+0x128>
 800b46a:	230a      	movs	r3, #10
 800b46c:	fb03 0002 	mla	r0, r3, r2, r0
 800b470:	e7d0      	b.n	800b414 <__gethex+0xdc>
 800b472:	4629      	mov	r1, r5
 800b474:	e7e0      	b.n	800b438 <__gethex+0x100>
 800b476:	eba5 0308 	sub.w	r3, r5, r8
 800b47a:	3b01      	subs	r3, #1
 800b47c:	4621      	mov	r1, r4
 800b47e:	2b07      	cmp	r3, #7
 800b480:	dc0a      	bgt.n	800b498 <__gethex+0x160>
 800b482:	4648      	mov	r0, r9
 800b484:	f7fe f92e 	bl	80096e4 <_Balloc>
 800b488:	4604      	mov	r4, r0
 800b48a:	b940      	cbnz	r0, 800b49e <__gethex+0x166>
 800b48c:	4b61      	ldr	r3, [pc, #388]	; (800b614 <__gethex+0x2dc>)
 800b48e:	4602      	mov	r2, r0
 800b490:	21e4      	movs	r1, #228	; 0xe4
 800b492:	4861      	ldr	r0, [pc, #388]	; (800b618 <__gethex+0x2e0>)
 800b494:	f7ff feb4 	bl	800b200 <__assert_func>
 800b498:	3101      	adds	r1, #1
 800b49a:	105b      	asrs	r3, r3, #1
 800b49c:	e7ef      	b.n	800b47e <__gethex+0x146>
 800b49e:	f100 0a14 	add.w	sl, r0, #20
 800b4a2:	2300      	movs	r3, #0
 800b4a4:	495a      	ldr	r1, [pc, #360]	; (800b610 <__gethex+0x2d8>)
 800b4a6:	f8cd a004 	str.w	sl, [sp, #4]
 800b4aa:	469b      	mov	fp, r3
 800b4ac:	45a8      	cmp	r8, r5
 800b4ae:	d342      	bcc.n	800b536 <__gethex+0x1fe>
 800b4b0:	9801      	ldr	r0, [sp, #4]
 800b4b2:	f840 bb04 	str.w	fp, [r0], #4
 800b4b6:	eba0 000a 	sub.w	r0, r0, sl
 800b4ba:	1080      	asrs	r0, r0, #2
 800b4bc:	6120      	str	r0, [r4, #16]
 800b4be:	ea4f 1840 	mov.w	r8, r0, lsl #5
 800b4c2:	4658      	mov	r0, fp
 800b4c4:	f7fe fa00 	bl	80098c8 <__hi0bits>
 800b4c8:	683d      	ldr	r5, [r7, #0]
 800b4ca:	eba8 0000 	sub.w	r0, r8, r0
 800b4ce:	42a8      	cmp	r0, r5
 800b4d0:	dd59      	ble.n	800b586 <__gethex+0x24e>
 800b4d2:	eba0 0805 	sub.w	r8, r0, r5
 800b4d6:	4641      	mov	r1, r8
 800b4d8:	4620      	mov	r0, r4
 800b4da:	f7fe fd8f 	bl	8009ffc <__any_on>
 800b4de:	4683      	mov	fp, r0
 800b4e0:	b1b8      	cbz	r0, 800b512 <__gethex+0x1da>
 800b4e2:	f108 33ff 	add.w	r3, r8, #4294967295	; 0xffffffff
 800b4e6:	1159      	asrs	r1, r3, #5
 800b4e8:	f003 021f 	and.w	r2, r3, #31
 800b4ec:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 800b4f0:	f04f 0b01 	mov.w	fp, #1
 800b4f4:	fa0b f202 	lsl.w	r2, fp, r2
 800b4f8:	420a      	tst	r2, r1
 800b4fa:	d00a      	beq.n	800b512 <__gethex+0x1da>
 800b4fc:	455b      	cmp	r3, fp
 800b4fe:	dd06      	ble.n	800b50e <__gethex+0x1d6>
 800b500:	f1a8 0102 	sub.w	r1, r8, #2
 800b504:	4620      	mov	r0, r4
 800b506:	f7fe fd79 	bl	8009ffc <__any_on>
 800b50a:	2800      	cmp	r0, #0
 800b50c:	d138      	bne.n	800b580 <__gethex+0x248>
 800b50e:	f04f 0b02 	mov.w	fp, #2
 800b512:	4641      	mov	r1, r8
 800b514:	4620      	mov	r0, r4
 800b516:	f7ff fea7 	bl	800b268 <rshift>
 800b51a:	4446      	add	r6, r8
 800b51c:	68bb      	ldr	r3, [r7, #8]
 800b51e:	42b3      	cmp	r3, r6
 800b520:	da41      	bge.n	800b5a6 <__gethex+0x26e>
 800b522:	4621      	mov	r1, r4
 800b524:	4648      	mov	r0, r9
 800b526:	f7fe f91d 	bl	8009764 <_Bfree>
 800b52a:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800b52c:	2300      	movs	r3, #0
 800b52e:	6013      	str	r3, [r2, #0]
 800b530:	f04f 08a3 	mov.w	r8, #163	; 0xa3
 800b534:	e78a      	b.n	800b44c <__gethex+0x114>
 800b536:	f815 2d01 	ldrb.w	r2, [r5, #-1]!
 800b53a:	2a2e      	cmp	r2, #46	; 0x2e
 800b53c:	d014      	beq.n	800b568 <__gethex+0x230>
 800b53e:	2b20      	cmp	r3, #32
 800b540:	d106      	bne.n	800b550 <__gethex+0x218>
 800b542:	9b01      	ldr	r3, [sp, #4]
 800b544:	f843 bb04 	str.w	fp, [r3], #4
 800b548:	f04f 0b00 	mov.w	fp, #0
 800b54c:	9301      	str	r3, [sp, #4]
 800b54e:	465b      	mov	r3, fp
 800b550:	7828      	ldrb	r0, [r5, #0]
 800b552:	9303      	str	r3, [sp, #12]
 800b554:	f7ff feda 	bl	800b30c <__hexdig_fun>
 800b558:	9b03      	ldr	r3, [sp, #12]
 800b55a:	f000 000f 	and.w	r0, r0, #15
 800b55e:	4098      	lsls	r0, r3
 800b560:	ea4b 0b00 	orr.w	fp, fp, r0
 800b564:	3304      	adds	r3, #4
 800b566:	e7a1      	b.n	800b4ac <__gethex+0x174>
 800b568:	45a8      	cmp	r8, r5
 800b56a:	d8e8      	bhi.n	800b53e <__gethex+0x206>
 800b56c:	2201      	movs	r2, #1
 800b56e:	4628      	mov	r0, r5
 800b570:	9303      	str	r3, [sp, #12]
 800b572:	f7ff fe1b 	bl	800b1ac <strncmp>
 800b576:	4926      	ldr	r1, [pc, #152]	; (800b610 <__gethex+0x2d8>)
 800b578:	9b03      	ldr	r3, [sp, #12]
 800b57a:	2800      	cmp	r0, #0
 800b57c:	d1df      	bne.n	800b53e <__gethex+0x206>
 800b57e:	e795      	b.n	800b4ac <__gethex+0x174>
 800b580:	f04f 0b03 	mov.w	fp, #3
 800b584:	e7c5      	b.n	800b512 <__gethex+0x1da>
 800b586:	da0b      	bge.n	800b5a0 <__gethex+0x268>
 800b588:	eba5 0800 	sub.w	r8, r5, r0
 800b58c:	4621      	mov	r1, r4
 800b58e:	4642      	mov	r2, r8
 800b590:	4648      	mov	r0, r9
 800b592:	f7fe fb01 	bl	8009b98 <__lshift>
 800b596:	eba6 0608 	sub.w	r6, r6, r8
 800b59a:	4604      	mov	r4, r0
 800b59c:	f100 0a14 	add.w	sl, r0, #20
 800b5a0:	f04f 0b00 	mov.w	fp, #0
 800b5a4:	e7ba      	b.n	800b51c <__gethex+0x1e4>
 800b5a6:	687b      	ldr	r3, [r7, #4]
 800b5a8:	42b3      	cmp	r3, r6
 800b5aa:	dd73      	ble.n	800b694 <__gethex+0x35c>
 800b5ac:	1b9e      	subs	r6, r3, r6
 800b5ae:	42b5      	cmp	r5, r6
 800b5b0:	dc34      	bgt.n	800b61c <__gethex+0x2e4>
 800b5b2:	68fb      	ldr	r3, [r7, #12]
 800b5b4:	2b02      	cmp	r3, #2
 800b5b6:	d023      	beq.n	800b600 <__gethex+0x2c8>
 800b5b8:	2b03      	cmp	r3, #3
 800b5ba:	d025      	beq.n	800b608 <__gethex+0x2d0>
 800b5bc:	2b01      	cmp	r3, #1
 800b5be:	d115      	bne.n	800b5ec <__gethex+0x2b4>
 800b5c0:	42b5      	cmp	r5, r6
 800b5c2:	d113      	bne.n	800b5ec <__gethex+0x2b4>
 800b5c4:	2d01      	cmp	r5, #1
 800b5c6:	d10b      	bne.n	800b5e0 <__gethex+0x2a8>
 800b5c8:	9a02      	ldr	r2, [sp, #8]
 800b5ca:	687b      	ldr	r3, [r7, #4]
 800b5cc:	6013      	str	r3, [r2, #0]
 800b5ce:	2301      	movs	r3, #1
 800b5d0:	6123      	str	r3, [r4, #16]
 800b5d2:	f8ca 3000 	str.w	r3, [sl]
 800b5d6:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800b5d8:	f04f 0862 	mov.w	r8, #98	; 0x62
 800b5dc:	601c      	str	r4, [r3, #0]
 800b5de:	e735      	b.n	800b44c <__gethex+0x114>
 800b5e0:	1e69      	subs	r1, r5, #1
 800b5e2:	4620      	mov	r0, r4
 800b5e4:	f7fe fd0a 	bl	8009ffc <__any_on>
 800b5e8:	2800      	cmp	r0, #0
 800b5ea:	d1ed      	bne.n	800b5c8 <__gethex+0x290>
 800b5ec:	4621      	mov	r1, r4
 800b5ee:	4648      	mov	r0, r9
 800b5f0:	f7fe f8b8 	bl	8009764 <_Bfree>
 800b5f4:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800b5f6:	2300      	movs	r3, #0
 800b5f8:	6013      	str	r3, [r2, #0]
 800b5fa:	f04f 0850 	mov.w	r8, #80	; 0x50
 800b5fe:	e725      	b.n	800b44c <__gethex+0x114>
 800b600:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800b602:	2b00      	cmp	r3, #0
 800b604:	d1f2      	bne.n	800b5ec <__gethex+0x2b4>
 800b606:	e7df      	b.n	800b5c8 <__gethex+0x290>
 800b608:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800b60a:	2b00      	cmp	r3, #0
 800b60c:	d1dc      	bne.n	800b5c8 <__gethex+0x290>
 800b60e:	e7ed      	b.n	800b5ec <__gethex+0x2b4>
 800b610:	0800c8b4 	.word	0x0800c8b4
 800b614:	0800c74d 	.word	0x0800c74d
 800b618:	0800ca5e 	.word	0x0800ca5e
 800b61c:	f106 38ff 	add.w	r8, r6, #4294967295	; 0xffffffff
 800b620:	f1bb 0f00 	cmp.w	fp, #0
 800b624:	d133      	bne.n	800b68e <__gethex+0x356>
 800b626:	f1b8 0f00 	cmp.w	r8, #0
 800b62a:	d004      	beq.n	800b636 <__gethex+0x2fe>
 800b62c:	4641      	mov	r1, r8
 800b62e:	4620      	mov	r0, r4
 800b630:	f7fe fce4 	bl	8009ffc <__any_on>
 800b634:	4683      	mov	fp, r0
 800b636:	ea4f 1268 	mov.w	r2, r8, asr #5
 800b63a:	2301      	movs	r3, #1
 800b63c:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 800b640:	f008 081f 	and.w	r8, r8, #31
 800b644:	fa03 f308 	lsl.w	r3, r3, r8
 800b648:	4213      	tst	r3, r2
 800b64a:	4631      	mov	r1, r6
 800b64c:	4620      	mov	r0, r4
 800b64e:	bf18      	it	ne
 800b650:	f04b 0b02 	orrne.w	fp, fp, #2
 800b654:	1bad      	subs	r5, r5, r6
 800b656:	f7ff fe07 	bl	800b268 <rshift>
 800b65a:	687e      	ldr	r6, [r7, #4]
 800b65c:	f04f 0802 	mov.w	r8, #2
 800b660:	f1bb 0f00 	cmp.w	fp, #0
 800b664:	d04a      	beq.n	800b6fc <__gethex+0x3c4>
 800b666:	68fb      	ldr	r3, [r7, #12]
 800b668:	2b02      	cmp	r3, #2
 800b66a:	d016      	beq.n	800b69a <__gethex+0x362>
 800b66c:	2b03      	cmp	r3, #3
 800b66e:	d018      	beq.n	800b6a2 <__gethex+0x36a>
 800b670:	2b01      	cmp	r3, #1
 800b672:	d109      	bne.n	800b688 <__gethex+0x350>
 800b674:	f01b 0f02 	tst.w	fp, #2
 800b678:	d006      	beq.n	800b688 <__gethex+0x350>
 800b67a:	f8da 3000 	ldr.w	r3, [sl]
 800b67e:	ea4b 0b03 	orr.w	fp, fp, r3
 800b682:	f01b 0f01 	tst.w	fp, #1
 800b686:	d10f      	bne.n	800b6a8 <__gethex+0x370>
 800b688:	f048 0810 	orr.w	r8, r8, #16
 800b68c:	e036      	b.n	800b6fc <__gethex+0x3c4>
 800b68e:	f04f 0b01 	mov.w	fp, #1
 800b692:	e7d0      	b.n	800b636 <__gethex+0x2fe>
 800b694:	f04f 0801 	mov.w	r8, #1
 800b698:	e7e2      	b.n	800b660 <__gethex+0x328>
 800b69a:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800b69c:	f1c3 0301 	rsb	r3, r3, #1
 800b6a0:	930f      	str	r3, [sp, #60]	; 0x3c
 800b6a2:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800b6a4:	2b00      	cmp	r3, #0
 800b6a6:	d0ef      	beq.n	800b688 <__gethex+0x350>
 800b6a8:	f8d4 b010 	ldr.w	fp, [r4, #16]
 800b6ac:	f104 0214 	add.w	r2, r4, #20
 800b6b0:	ea4f 038b 	mov.w	r3, fp, lsl #2
 800b6b4:	9301      	str	r3, [sp, #4]
 800b6b6:	eb02 008b 	add.w	r0, r2, fp, lsl #2
 800b6ba:	2300      	movs	r3, #0
 800b6bc:	4694      	mov	ip, r2
 800b6be:	f852 1b04 	ldr.w	r1, [r2], #4
 800b6c2:	f1b1 3fff 	cmp.w	r1, #4294967295	; 0xffffffff
 800b6c6:	d01e      	beq.n	800b706 <__gethex+0x3ce>
 800b6c8:	3101      	adds	r1, #1
 800b6ca:	f8cc 1000 	str.w	r1, [ip]
 800b6ce:	f1b8 0f02 	cmp.w	r8, #2
 800b6d2:	f104 0214 	add.w	r2, r4, #20
 800b6d6:	d13d      	bne.n	800b754 <__gethex+0x41c>
 800b6d8:	683b      	ldr	r3, [r7, #0]
 800b6da:	3b01      	subs	r3, #1
 800b6dc:	42ab      	cmp	r3, r5
 800b6de:	d10b      	bne.n	800b6f8 <__gethex+0x3c0>
 800b6e0:	1169      	asrs	r1, r5, #5
 800b6e2:	2301      	movs	r3, #1
 800b6e4:	f005 051f 	and.w	r5, r5, #31
 800b6e8:	fa03 f505 	lsl.w	r5, r3, r5
 800b6ec:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800b6f0:	421d      	tst	r5, r3
 800b6f2:	bf18      	it	ne
 800b6f4:	f04f 0801 	movne.w	r8, #1
 800b6f8:	f048 0820 	orr.w	r8, r8, #32
 800b6fc:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800b6fe:	601c      	str	r4, [r3, #0]
 800b700:	9b02      	ldr	r3, [sp, #8]
 800b702:	601e      	str	r6, [r3, #0]
 800b704:	e6a2      	b.n	800b44c <__gethex+0x114>
 800b706:	4290      	cmp	r0, r2
 800b708:	f842 3c04 	str.w	r3, [r2, #-4]
 800b70c:	d8d6      	bhi.n	800b6bc <__gethex+0x384>
 800b70e:	68a2      	ldr	r2, [r4, #8]
 800b710:	4593      	cmp	fp, r2
 800b712:	db17      	blt.n	800b744 <__gethex+0x40c>
 800b714:	6861      	ldr	r1, [r4, #4]
 800b716:	4648      	mov	r0, r9
 800b718:	3101      	adds	r1, #1
 800b71a:	f7fd ffe3 	bl	80096e4 <_Balloc>
 800b71e:	4682      	mov	sl, r0
 800b720:	b918      	cbnz	r0, 800b72a <__gethex+0x3f2>
 800b722:	4b1b      	ldr	r3, [pc, #108]	; (800b790 <__gethex+0x458>)
 800b724:	4602      	mov	r2, r0
 800b726:	2184      	movs	r1, #132	; 0x84
 800b728:	e6b3      	b.n	800b492 <__gethex+0x15a>
 800b72a:	6922      	ldr	r2, [r4, #16]
 800b72c:	3202      	adds	r2, #2
 800b72e:	f104 010c 	add.w	r1, r4, #12
 800b732:	0092      	lsls	r2, r2, #2
 800b734:	300c      	adds	r0, #12
 800b736:	f7fd f844 	bl	80087c2 <memcpy>
 800b73a:	4621      	mov	r1, r4
 800b73c:	4648      	mov	r0, r9
 800b73e:	f7fe f811 	bl	8009764 <_Bfree>
 800b742:	4654      	mov	r4, sl
 800b744:	6922      	ldr	r2, [r4, #16]
 800b746:	1c51      	adds	r1, r2, #1
 800b748:	eb04 0282 	add.w	r2, r4, r2, lsl #2
 800b74c:	6121      	str	r1, [r4, #16]
 800b74e:	2101      	movs	r1, #1
 800b750:	6151      	str	r1, [r2, #20]
 800b752:	e7bc      	b.n	800b6ce <__gethex+0x396>
 800b754:	6921      	ldr	r1, [r4, #16]
 800b756:	4559      	cmp	r1, fp
 800b758:	dd0b      	ble.n	800b772 <__gethex+0x43a>
 800b75a:	2101      	movs	r1, #1
 800b75c:	4620      	mov	r0, r4
 800b75e:	f7ff fd83 	bl	800b268 <rshift>
 800b762:	68bb      	ldr	r3, [r7, #8]
 800b764:	3601      	adds	r6, #1
 800b766:	42b3      	cmp	r3, r6
 800b768:	f6ff aedb 	blt.w	800b522 <__gethex+0x1ea>
 800b76c:	f04f 0801 	mov.w	r8, #1
 800b770:	e7c2      	b.n	800b6f8 <__gethex+0x3c0>
 800b772:	f015 051f 	ands.w	r5, r5, #31
 800b776:	d0f9      	beq.n	800b76c <__gethex+0x434>
 800b778:	9b01      	ldr	r3, [sp, #4]
 800b77a:	441a      	add	r2, r3
 800b77c:	f1c5 0520 	rsb	r5, r5, #32
 800b780:	f852 0c04 	ldr.w	r0, [r2, #-4]
 800b784:	f7fe f8a0 	bl	80098c8 <__hi0bits>
 800b788:	42a8      	cmp	r0, r5
 800b78a:	dbe6      	blt.n	800b75a <__gethex+0x422>
 800b78c:	e7ee      	b.n	800b76c <__gethex+0x434>
 800b78e:	bf00      	nop
 800b790:	0800c74d 	.word	0x0800c74d

0800b794 <L_shift>:
 800b794:	f1c2 0208 	rsb	r2, r2, #8
 800b798:	0092      	lsls	r2, r2, #2
 800b79a:	b570      	push	{r4, r5, r6, lr}
 800b79c:	f1c2 0620 	rsb	r6, r2, #32
 800b7a0:	6843      	ldr	r3, [r0, #4]
 800b7a2:	6804      	ldr	r4, [r0, #0]
 800b7a4:	fa03 f506 	lsl.w	r5, r3, r6
 800b7a8:	432c      	orrs	r4, r5
 800b7aa:	40d3      	lsrs	r3, r2
 800b7ac:	6004      	str	r4, [r0, #0]
 800b7ae:	f840 3f04 	str.w	r3, [r0, #4]!
 800b7b2:	4288      	cmp	r0, r1
 800b7b4:	d3f4      	bcc.n	800b7a0 <L_shift+0xc>
 800b7b6:	bd70      	pop	{r4, r5, r6, pc}

0800b7b8 <__match>:
 800b7b8:	b530      	push	{r4, r5, lr}
 800b7ba:	6803      	ldr	r3, [r0, #0]
 800b7bc:	3301      	adds	r3, #1
 800b7be:	f811 4b01 	ldrb.w	r4, [r1], #1
 800b7c2:	b914      	cbnz	r4, 800b7ca <__match+0x12>
 800b7c4:	6003      	str	r3, [r0, #0]
 800b7c6:	2001      	movs	r0, #1
 800b7c8:	bd30      	pop	{r4, r5, pc}
 800b7ca:	f813 2b01 	ldrb.w	r2, [r3], #1
 800b7ce:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 800b7d2:	2d19      	cmp	r5, #25
 800b7d4:	bf98      	it	ls
 800b7d6:	3220      	addls	r2, #32
 800b7d8:	42a2      	cmp	r2, r4
 800b7da:	d0f0      	beq.n	800b7be <__match+0x6>
 800b7dc:	2000      	movs	r0, #0
 800b7de:	e7f3      	b.n	800b7c8 <__match+0x10>

0800b7e0 <__hexnan>:
 800b7e0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b7e4:	680b      	ldr	r3, [r1, #0]
 800b7e6:	6801      	ldr	r1, [r0, #0]
 800b7e8:	115e      	asrs	r6, r3, #5
 800b7ea:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 800b7ee:	f013 031f 	ands.w	r3, r3, #31
 800b7f2:	b087      	sub	sp, #28
 800b7f4:	bf18      	it	ne
 800b7f6:	3604      	addne	r6, #4
 800b7f8:	2500      	movs	r5, #0
 800b7fa:	1f37      	subs	r7, r6, #4
 800b7fc:	4682      	mov	sl, r0
 800b7fe:	4690      	mov	r8, r2
 800b800:	9301      	str	r3, [sp, #4]
 800b802:	f846 5c04 	str.w	r5, [r6, #-4]
 800b806:	46b9      	mov	r9, r7
 800b808:	463c      	mov	r4, r7
 800b80a:	9502      	str	r5, [sp, #8]
 800b80c:	46ab      	mov	fp, r5
 800b80e:	784a      	ldrb	r2, [r1, #1]
 800b810:	1c4b      	adds	r3, r1, #1
 800b812:	9303      	str	r3, [sp, #12]
 800b814:	b342      	cbz	r2, 800b868 <__hexnan+0x88>
 800b816:	4610      	mov	r0, r2
 800b818:	9105      	str	r1, [sp, #20]
 800b81a:	9204      	str	r2, [sp, #16]
 800b81c:	f7ff fd76 	bl	800b30c <__hexdig_fun>
 800b820:	2800      	cmp	r0, #0
 800b822:	d14f      	bne.n	800b8c4 <__hexnan+0xe4>
 800b824:	9a04      	ldr	r2, [sp, #16]
 800b826:	9905      	ldr	r1, [sp, #20]
 800b828:	2a20      	cmp	r2, #32
 800b82a:	d818      	bhi.n	800b85e <__hexnan+0x7e>
 800b82c:	9b02      	ldr	r3, [sp, #8]
 800b82e:	459b      	cmp	fp, r3
 800b830:	dd13      	ble.n	800b85a <__hexnan+0x7a>
 800b832:	454c      	cmp	r4, r9
 800b834:	d206      	bcs.n	800b844 <__hexnan+0x64>
 800b836:	2d07      	cmp	r5, #7
 800b838:	dc04      	bgt.n	800b844 <__hexnan+0x64>
 800b83a:	462a      	mov	r2, r5
 800b83c:	4649      	mov	r1, r9
 800b83e:	4620      	mov	r0, r4
 800b840:	f7ff ffa8 	bl	800b794 <L_shift>
 800b844:	4544      	cmp	r4, r8
 800b846:	d950      	bls.n	800b8ea <__hexnan+0x10a>
 800b848:	2300      	movs	r3, #0
 800b84a:	f1a4 0904 	sub.w	r9, r4, #4
 800b84e:	f844 3c04 	str.w	r3, [r4, #-4]
 800b852:	f8cd b008 	str.w	fp, [sp, #8]
 800b856:	464c      	mov	r4, r9
 800b858:	461d      	mov	r5, r3
 800b85a:	9903      	ldr	r1, [sp, #12]
 800b85c:	e7d7      	b.n	800b80e <__hexnan+0x2e>
 800b85e:	2a29      	cmp	r2, #41	; 0x29
 800b860:	d155      	bne.n	800b90e <__hexnan+0x12e>
 800b862:	3102      	adds	r1, #2
 800b864:	f8ca 1000 	str.w	r1, [sl]
 800b868:	f1bb 0f00 	cmp.w	fp, #0
 800b86c:	d04f      	beq.n	800b90e <__hexnan+0x12e>
 800b86e:	454c      	cmp	r4, r9
 800b870:	d206      	bcs.n	800b880 <__hexnan+0xa0>
 800b872:	2d07      	cmp	r5, #7
 800b874:	dc04      	bgt.n	800b880 <__hexnan+0xa0>
 800b876:	462a      	mov	r2, r5
 800b878:	4649      	mov	r1, r9
 800b87a:	4620      	mov	r0, r4
 800b87c:	f7ff ff8a 	bl	800b794 <L_shift>
 800b880:	4544      	cmp	r4, r8
 800b882:	d934      	bls.n	800b8ee <__hexnan+0x10e>
 800b884:	f1a8 0204 	sub.w	r2, r8, #4
 800b888:	4623      	mov	r3, r4
 800b88a:	f853 1b04 	ldr.w	r1, [r3], #4
 800b88e:	f842 1f04 	str.w	r1, [r2, #4]!
 800b892:	429f      	cmp	r7, r3
 800b894:	d2f9      	bcs.n	800b88a <__hexnan+0xaa>
 800b896:	1b3b      	subs	r3, r7, r4
 800b898:	f023 0303 	bic.w	r3, r3, #3
 800b89c:	3304      	adds	r3, #4
 800b89e:	3e03      	subs	r6, #3
 800b8a0:	3401      	adds	r4, #1
 800b8a2:	42a6      	cmp	r6, r4
 800b8a4:	bf38      	it	cc
 800b8a6:	2304      	movcc	r3, #4
 800b8a8:	4443      	add	r3, r8
 800b8aa:	2200      	movs	r2, #0
 800b8ac:	f843 2b04 	str.w	r2, [r3], #4
 800b8b0:	429f      	cmp	r7, r3
 800b8b2:	d2fb      	bcs.n	800b8ac <__hexnan+0xcc>
 800b8b4:	683b      	ldr	r3, [r7, #0]
 800b8b6:	b91b      	cbnz	r3, 800b8c0 <__hexnan+0xe0>
 800b8b8:	4547      	cmp	r7, r8
 800b8ba:	d126      	bne.n	800b90a <__hexnan+0x12a>
 800b8bc:	2301      	movs	r3, #1
 800b8be:	603b      	str	r3, [r7, #0]
 800b8c0:	2005      	movs	r0, #5
 800b8c2:	e025      	b.n	800b910 <__hexnan+0x130>
 800b8c4:	3501      	adds	r5, #1
 800b8c6:	2d08      	cmp	r5, #8
 800b8c8:	f10b 0b01 	add.w	fp, fp, #1
 800b8cc:	dd06      	ble.n	800b8dc <__hexnan+0xfc>
 800b8ce:	4544      	cmp	r4, r8
 800b8d0:	d9c3      	bls.n	800b85a <__hexnan+0x7a>
 800b8d2:	2300      	movs	r3, #0
 800b8d4:	f844 3c04 	str.w	r3, [r4, #-4]
 800b8d8:	2501      	movs	r5, #1
 800b8da:	3c04      	subs	r4, #4
 800b8dc:	6822      	ldr	r2, [r4, #0]
 800b8de:	f000 000f 	and.w	r0, r0, #15
 800b8e2:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 800b8e6:	6020      	str	r0, [r4, #0]
 800b8e8:	e7b7      	b.n	800b85a <__hexnan+0x7a>
 800b8ea:	2508      	movs	r5, #8
 800b8ec:	e7b5      	b.n	800b85a <__hexnan+0x7a>
 800b8ee:	9b01      	ldr	r3, [sp, #4]
 800b8f0:	2b00      	cmp	r3, #0
 800b8f2:	d0df      	beq.n	800b8b4 <__hexnan+0xd4>
 800b8f4:	f1c3 0320 	rsb	r3, r3, #32
 800b8f8:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800b8fc:	40da      	lsrs	r2, r3
 800b8fe:	f856 3c04 	ldr.w	r3, [r6, #-4]
 800b902:	4013      	ands	r3, r2
 800b904:	f846 3c04 	str.w	r3, [r6, #-4]
 800b908:	e7d4      	b.n	800b8b4 <__hexnan+0xd4>
 800b90a:	3f04      	subs	r7, #4
 800b90c:	e7d2      	b.n	800b8b4 <__hexnan+0xd4>
 800b90e:	2004      	movs	r0, #4
 800b910:	b007      	add	sp, #28
 800b912:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800b916 <__ascii_mbtowc>:
 800b916:	b082      	sub	sp, #8
 800b918:	b901      	cbnz	r1, 800b91c <__ascii_mbtowc+0x6>
 800b91a:	a901      	add	r1, sp, #4
 800b91c:	b142      	cbz	r2, 800b930 <__ascii_mbtowc+0x1a>
 800b91e:	b14b      	cbz	r3, 800b934 <__ascii_mbtowc+0x1e>
 800b920:	7813      	ldrb	r3, [r2, #0]
 800b922:	600b      	str	r3, [r1, #0]
 800b924:	7812      	ldrb	r2, [r2, #0]
 800b926:	1e10      	subs	r0, r2, #0
 800b928:	bf18      	it	ne
 800b92a:	2001      	movne	r0, #1
 800b92c:	b002      	add	sp, #8
 800b92e:	4770      	bx	lr
 800b930:	4610      	mov	r0, r2
 800b932:	e7fb      	b.n	800b92c <__ascii_mbtowc+0x16>
 800b934:	f06f 0001 	mvn.w	r0, #1
 800b938:	e7f8      	b.n	800b92c <__ascii_mbtowc+0x16>

0800b93a <_realloc_r>:
 800b93a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b93e:	4680      	mov	r8, r0
 800b940:	4614      	mov	r4, r2
 800b942:	460e      	mov	r6, r1
 800b944:	b921      	cbnz	r1, 800b950 <_realloc_r+0x16>
 800b946:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800b94a:	4611      	mov	r1, r2
 800b94c:	f7fd be3e 	b.w	80095cc <_malloc_r>
 800b950:	b92a      	cbnz	r2, 800b95e <_realloc_r+0x24>
 800b952:	f7fd fdc7 	bl	80094e4 <_free_r>
 800b956:	4625      	mov	r5, r4
 800b958:	4628      	mov	r0, r5
 800b95a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b95e:	f000 f842 	bl	800b9e6 <_malloc_usable_size_r>
 800b962:	4284      	cmp	r4, r0
 800b964:	4607      	mov	r7, r0
 800b966:	d802      	bhi.n	800b96e <_realloc_r+0x34>
 800b968:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800b96c:	d812      	bhi.n	800b994 <_realloc_r+0x5a>
 800b96e:	4621      	mov	r1, r4
 800b970:	4640      	mov	r0, r8
 800b972:	f7fd fe2b 	bl	80095cc <_malloc_r>
 800b976:	4605      	mov	r5, r0
 800b978:	2800      	cmp	r0, #0
 800b97a:	d0ed      	beq.n	800b958 <_realloc_r+0x1e>
 800b97c:	42bc      	cmp	r4, r7
 800b97e:	4622      	mov	r2, r4
 800b980:	4631      	mov	r1, r6
 800b982:	bf28      	it	cs
 800b984:	463a      	movcs	r2, r7
 800b986:	f7fc ff1c 	bl	80087c2 <memcpy>
 800b98a:	4631      	mov	r1, r6
 800b98c:	4640      	mov	r0, r8
 800b98e:	f7fd fda9 	bl	80094e4 <_free_r>
 800b992:	e7e1      	b.n	800b958 <_realloc_r+0x1e>
 800b994:	4635      	mov	r5, r6
 800b996:	e7df      	b.n	800b958 <_realloc_r+0x1e>

0800b998 <__ascii_wctomb>:
 800b998:	b149      	cbz	r1, 800b9ae <__ascii_wctomb+0x16>
 800b99a:	2aff      	cmp	r2, #255	; 0xff
 800b99c:	bf85      	ittet	hi
 800b99e:	238a      	movhi	r3, #138	; 0x8a
 800b9a0:	6003      	strhi	r3, [r0, #0]
 800b9a2:	700a      	strbls	r2, [r1, #0]
 800b9a4:	f04f 30ff 	movhi.w	r0, #4294967295	; 0xffffffff
 800b9a8:	bf98      	it	ls
 800b9aa:	2001      	movls	r0, #1
 800b9ac:	4770      	bx	lr
 800b9ae:	4608      	mov	r0, r1
 800b9b0:	4770      	bx	lr
	...

0800b9b4 <fiprintf>:
 800b9b4:	b40e      	push	{r1, r2, r3}
 800b9b6:	b503      	push	{r0, r1, lr}
 800b9b8:	4601      	mov	r1, r0
 800b9ba:	ab03      	add	r3, sp, #12
 800b9bc:	4805      	ldr	r0, [pc, #20]	; (800b9d4 <fiprintf+0x20>)
 800b9be:	f853 2b04 	ldr.w	r2, [r3], #4
 800b9c2:	6800      	ldr	r0, [r0, #0]
 800b9c4:	9301      	str	r3, [sp, #4]
 800b9c6:	f000 f83f 	bl	800ba48 <_vfiprintf_r>
 800b9ca:	b002      	add	sp, #8
 800b9cc:	f85d eb04 	ldr.w	lr, [sp], #4
 800b9d0:	b003      	add	sp, #12
 800b9d2:	4770      	bx	lr
 800b9d4:	2000007c 	.word	0x2000007c

0800b9d8 <abort>:
 800b9d8:	b508      	push	{r3, lr}
 800b9da:	2006      	movs	r0, #6
 800b9dc:	f000 fa0c 	bl	800bdf8 <raise>
 800b9e0:	2001      	movs	r0, #1
 800b9e2:	f7f6 fd33 	bl	800244c <_exit>

0800b9e6 <_malloc_usable_size_r>:
 800b9e6:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800b9ea:	1f18      	subs	r0, r3, #4
 800b9ec:	2b00      	cmp	r3, #0
 800b9ee:	bfbc      	itt	lt
 800b9f0:	580b      	ldrlt	r3, [r1, r0]
 800b9f2:	18c0      	addlt	r0, r0, r3
 800b9f4:	4770      	bx	lr

0800b9f6 <__sfputc_r>:
 800b9f6:	6893      	ldr	r3, [r2, #8]
 800b9f8:	3b01      	subs	r3, #1
 800b9fa:	2b00      	cmp	r3, #0
 800b9fc:	b410      	push	{r4}
 800b9fe:	6093      	str	r3, [r2, #8]
 800ba00:	da08      	bge.n	800ba14 <__sfputc_r+0x1e>
 800ba02:	6994      	ldr	r4, [r2, #24]
 800ba04:	42a3      	cmp	r3, r4
 800ba06:	db01      	blt.n	800ba0c <__sfputc_r+0x16>
 800ba08:	290a      	cmp	r1, #10
 800ba0a:	d103      	bne.n	800ba14 <__sfputc_r+0x1e>
 800ba0c:	f85d 4b04 	ldr.w	r4, [sp], #4
 800ba10:	f000 b934 	b.w	800bc7c <__swbuf_r>
 800ba14:	6813      	ldr	r3, [r2, #0]
 800ba16:	1c58      	adds	r0, r3, #1
 800ba18:	6010      	str	r0, [r2, #0]
 800ba1a:	7019      	strb	r1, [r3, #0]
 800ba1c:	4608      	mov	r0, r1
 800ba1e:	f85d 4b04 	ldr.w	r4, [sp], #4
 800ba22:	4770      	bx	lr

0800ba24 <__sfputs_r>:
 800ba24:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ba26:	4606      	mov	r6, r0
 800ba28:	460f      	mov	r7, r1
 800ba2a:	4614      	mov	r4, r2
 800ba2c:	18d5      	adds	r5, r2, r3
 800ba2e:	42ac      	cmp	r4, r5
 800ba30:	d101      	bne.n	800ba36 <__sfputs_r+0x12>
 800ba32:	2000      	movs	r0, #0
 800ba34:	e007      	b.n	800ba46 <__sfputs_r+0x22>
 800ba36:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ba3a:	463a      	mov	r2, r7
 800ba3c:	4630      	mov	r0, r6
 800ba3e:	f7ff ffda 	bl	800b9f6 <__sfputc_r>
 800ba42:	1c43      	adds	r3, r0, #1
 800ba44:	d1f3      	bne.n	800ba2e <__sfputs_r+0xa>
 800ba46:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800ba48 <_vfiprintf_r>:
 800ba48:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ba4c:	460d      	mov	r5, r1
 800ba4e:	b09d      	sub	sp, #116	; 0x74
 800ba50:	4614      	mov	r4, r2
 800ba52:	4698      	mov	r8, r3
 800ba54:	4606      	mov	r6, r0
 800ba56:	b118      	cbz	r0, 800ba60 <_vfiprintf_r+0x18>
 800ba58:	6a03      	ldr	r3, [r0, #32]
 800ba5a:	b90b      	cbnz	r3, 800ba60 <_vfiprintf_r+0x18>
 800ba5c:	f7fc fd64 	bl	8008528 <__sinit>
 800ba60:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800ba62:	07d9      	lsls	r1, r3, #31
 800ba64:	d405      	bmi.n	800ba72 <_vfiprintf_r+0x2a>
 800ba66:	89ab      	ldrh	r3, [r5, #12]
 800ba68:	059a      	lsls	r2, r3, #22
 800ba6a:	d402      	bmi.n	800ba72 <_vfiprintf_r+0x2a>
 800ba6c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800ba6e:	f7fc fea6 	bl	80087be <__retarget_lock_acquire_recursive>
 800ba72:	89ab      	ldrh	r3, [r5, #12]
 800ba74:	071b      	lsls	r3, r3, #28
 800ba76:	d501      	bpl.n	800ba7c <_vfiprintf_r+0x34>
 800ba78:	692b      	ldr	r3, [r5, #16]
 800ba7a:	b99b      	cbnz	r3, 800baa4 <_vfiprintf_r+0x5c>
 800ba7c:	4629      	mov	r1, r5
 800ba7e:	4630      	mov	r0, r6
 800ba80:	f000 f93a 	bl	800bcf8 <__swsetup_r>
 800ba84:	b170      	cbz	r0, 800baa4 <_vfiprintf_r+0x5c>
 800ba86:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800ba88:	07dc      	lsls	r4, r3, #31
 800ba8a:	d504      	bpl.n	800ba96 <_vfiprintf_r+0x4e>
 800ba8c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800ba90:	b01d      	add	sp, #116	; 0x74
 800ba92:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ba96:	89ab      	ldrh	r3, [r5, #12]
 800ba98:	0598      	lsls	r0, r3, #22
 800ba9a:	d4f7      	bmi.n	800ba8c <_vfiprintf_r+0x44>
 800ba9c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800ba9e:	f7fc fe8f 	bl	80087c0 <__retarget_lock_release_recursive>
 800baa2:	e7f3      	b.n	800ba8c <_vfiprintf_r+0x44>
 800baa4:	2300      	movs	r3, #0
 800baa6:	9309      	str	r3, [sp, #36]	; 0x24
 800baa8:	2320      	movs	r3, #32
 800baaa:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800baae:	f8cd 800c 	str.w	r8, [sp, #12]
 800bab2:	2330      	movs	r3, #48	; 0x30
 800bab4:	f8df 81b0 	ldr.w	r8, [pc, #432]	; 800bc68 <_vfiprintf_r+0x220>
 800bab8:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800babc:	f04f 0901 	mov.w	r9, #1
 800bac0:	4623      	mov	r3, r4
 800bac2:	469a      	mov	sl, r3
 800bac4:	f813 2b01 	ldrb.w	r2, [r3], #1
 800bac8:	b10a      	cbz	r2, 800bace <_vfiprintf_r+0x86>
 800baca:	2a25      	cmp	r2, #37	; 0x25
 800bacc:	d1f9      	bne.n	800bac2 <_vfiprintf_r+0x7a>
 800bace:	ebba 0b04 	subs.w	fp, sl, r4
 800bad2:	d00b      	beq.n	800baec <_vfiprintf_r+0xa4>
 800bad4:	465b      	mov	r3, fp
 800bad6:	4622      	mov	r2, r4
 800bad8:	4629      	mov	r1, r5
 800bada:	4630      	mov	r0, r6
 800badc:	f7ff ffa2 	bl	800ba24 <__sfputs_r>
 800bae0:	3001      	adds	r0, #1
 800bae2:	f000 80a9 	beq.w	800bc38 <_vfiprintf_r+0x1f0>
 800bae6:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800bae8:	445a      	add	r2, fp
 800baea:	9209      	str	r2, [sp, #36]	; 0x24
 800baec:	f89a 3000 	ldrb.w	r3, [sl]
 800baf0:	2b00      	cmp	r3, #0
 800baf2:	f000 80a1 	beq.w	800bc38 <_vfiprintf_r+0x1f0>
 800baf6:	2300      	movs	r3, #0
 800baf8:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800bafc:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800bb00:	f10a 0a01 	add.w	sl, sl, #1
 800bb04:	9304      	str	r3, [sp, #16]
 800bb06:	9307      	str	r3, [sp, #28]
 800bb08:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800bb0c:	931a      	str	r3, [sp, #104]	; 0x68
 800bb0e:	4654      	mov	r4, sl
 800bb10:	2205      	movs	r2, #5
 800bb12:	f814 1b01 	ldrb.w	r1, [r4], #1
 800bb16:	4854      	ldr	r0, [pc, #336]	; (800bc68 <_vfiprintf_r+0x220>)
 800bb18:	f7f4 fb62 	bl	80001e0 <memchr>
 800bb1c:	9a04      	ldr	r2, [sp, #16]
 800bb1e:	b9d8      	cbnz	r0, 800bb58 <_vfiprintf_r+0x110>
 800bb20:	06d1      	lsls	r1, r2, #27
 800bb22:	bf44      	itt	mi
 800bb24:	2320      	movmi	r3, #32
 800bb26:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800bb2a:	0713      	lsls	r3, r2, #28
 800bb2c:	bf44      	itt	mi
 800bb2e:	232b      	movmi	r3, #43	; 0x2b
 800bb30:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800bb34:	f89a 3000 	ldrb.w	r3, [sl]
 800bb38:	2b2a      	cmp	r3, #42	; 0x2a
 800bb3a:	d015      	beq.n	800bb68 <_vfiprintf_r+0x120>
 800bb3c:	9a07      	ldr	r2, [sp, #28]
 800bb3e:	4654      	mov	r4, sl
 800bb40:	2000      	movs	r0, #0
 800bb42:	f04f 0c0a 	mov.w	ip, #10
 800bb46:	4621      	mov	r1, r4
 800bb48:	f811 3b01 	ldrb.w	r3, [r1], #1
 800bb4c:	3b30      	subs	r3, #48	; 0x30
 800bb4e:	2b09      	cmp	r3, #9
 800bb50:	d94d      	bls.n	800bbee <_vfiprintf_r+0x1a6>
 800bb52:	b1b0      	cbz	r0, 800bb82 <_vfiprintf_r+0x13a>
 800bb54:	9207      	str	r2, [sp, #28]
 800bb56:	e014      	b.n	800bb82 <_vfiprintf_r+0x13a>
 800bb58:	eba0 0308 	sub.w	r3, r0, r8
 800bb5c:	fa09 f303 	lsl.w	r3, r9, r3
 800bb60:	4313      	orrs	r3, r2
 800bb62:	9304      	str	r3, [sp, #16]
 800bb64:	46a2      	mov	sl, r4
 800bb66:	e7d2      	b.n	800bb0e <_vfiprintf_r+0xc6>
 800bb68:	9b03      	ldr	r3, [sp, #12]
 800bb6a:	1d19      	adds	r1, r3, #4
 800bb6c:	681b      	ldr	r3, [r3, #0]
 800bb6e:	9103      	str	r1, [sp, #12]
 800bb70:	2b00      	cmp	r3, #0
 800bb72:	bfbb      	ittet	lt
 800bb74:	425b      	neglt	r3, r3
 800bb76:	f042 0202 	orrlt.w	r2, r2, #2
 800bb7a:	9307      	strge	r3, [sp, #28]
 800bb7c:	9307      	strlt	r3, [sp, #28]
 800bb7e:	bfb8      	it	lt
 800bb80:	9204      	strlt	r2, [sp, #16]
 800bb82:	7823      	ldrb	r3, [r4, #0]
 800bb84:	2b2e      	cmp	r3, #46	; 0x2e
 800bb86:	d10c      	bne.n	800bba2 <_vfiprintf_r+0x15a>
 800bb88:	7863      	ldrb	r3, [r4, #1]
 800bb8a:	2b2a      	cmp	r3, #42	; 0x2a
 800bb8c:	d134      	bne.n	800bbf8 <_vfiprintf_r+0x1b0>
 800bb8e:	9b03      	ldr	r3, [sp, #12]
 800bb90:	1d1a      	adds	r2, r3, #4
 800bb92:	681b      	ldr	r3, [r3, #0]
 800bb94:	9203      	str	r2, [sp, #12]
 800bb96:	2b00      	cmp	r3, #0
 800bb98:	bfb8      	it	lt
 800bb9a:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 800bb9e:	3402      	adds	r4, #2
 800bba0:	9305      	str	r3, [sp, #20]
 800bba2:	f8df a0d4 	ldr.w	sl, [pc, #212]	; 800bc78 <_vfiprintf_r+0x230>
 800bba6:	7821      	ldrb	r1, [r4, #0]
 800bba8:	2203      	movs	r2, #3
 800bbaa:	4650      	mov	r0, sl
 800bbac:	f7f4 fb18 	bl	80001e0 <memchr>
 800bbb0:	b138      	cbz	r0, 800bbc2 <_vfiprintf_r+0x17a>
 800bbb2:	9b04      	ldr	r3, [sp, #16]
 800bbb4:	eba0 000a 	sub.w	r0, r0, sl
 800bbb8:	2240      	movs	r2, #64	; 0x40
 800bbba:	4082      	lsls	r2, r0
 800bbbc:	4313      	orrs	r3, r2
 800bbbe:	3401      	adds	r4, #1
 800bbc0:	9304      	str	r3, [sp, #16]
 800bbc2:	f814 1b01 	ldrb.w	r1, [r4], #1
 800bbc6:	4829      	ldr	r0, [pc, #164]	; (800bc6c <_vfiprintf_r+0x224>)
 800bbc8:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800bbcc:	2206      	movs	r2, #6
 800bbce:	f7f4 fb07 	bl	80001e0 <memchr>
 800bbd2:	2800      	cmp	r0, #0
 800bbd4:	d03f      	beq.n	800bc56 <_vfiprintf_r+0x20e>
 800bbd6:	4b26      	ldr	r3, [pc, #152]	; (800bc70 <_vfiprintf_r+0x228>)
 800bbd8:	bb1b      	cbnz	r3, 800bc22 <_vfiprintf_r+0x1da>
 800bbda:	9b03      	ldr	r3, [sp, #12]
 800bbdc:	3307      	adds	r3, #7
 800bbde:	f023 0307 	bic.w	r3, r3, #7
 800bbe2:	3308      	adds	r3, #8
 800bbe4:	9303      	str	r3, [sp, #12]
 800bbe6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800bbe8:	443b      	add	r3, r7
 800bbea:	9309      	str	r3, [sp, #36]	; 0x24
 800bbec:	e768      	b.n	800bac0 <_vfiprintf_r+0x78>
 800bbee:	fb0c 3202 	mla	r2, ip, r2, r3
 800bbf2:	460c      	mov	r4, r1
 800bbf4:	2001      	movs	r0, #1
 800bbf6:	e7a6      	b.n	800bb46 <_vfiprintf_r+0xfe>
 800bbf8:	2300      	movs	r3, #0
 800bbfa:	3401      	adds	r4, #1
 800bbfc:	9305      	str	r3, [sp, #20]
 800bbfe:	4619      	mov	r1, r3
 800bc00:	f04f 0c0a 	mov.w	ip, #10
 800bc04:	4620      	mov	r0, r4
 800bc06:	f810 2b01 	ldrb.w	r2, [r0], #1
 800bc0a:	3a30      	subs	r2, #48	; 0x30
 800bc0c:	2a09      	cmp	r2, #9
 800bc0e:	d903      	bls.n	800bc18 <_vfiprintf_r+0x1d0>
 800bc10:	2b00      	cmp	r3, #0
 800bc12:	d0c6      	beq.n	800bba2 <_vfiprintf_r+0x15a>
 800bc14:	9105      	str	r1, [sp, #20]
 800bc16:	e7c4      	b.n	800bba2 <_vfiprintf_r+0x15a>
 800bc18:	fb0c 2101 	mla	r1, ip, r1, r2
 800bc1c:	4604      	mov	r4, r0
 800bc1e:	2301      	movs	r3, #1
 800bc20:	e7f0      	b.n	800bc04 <_vfiprintf_r+0x1bc>
 800bc22:	ab03      	add	r3, sp, #12
 800bc24:	9300      	str	r3, [sp, #0]
 800bc26:	462a      	mov	r2, r5
 800bc28:	4b12      	ldr	r3, [pc, #72]	; (800bc74 <_vfiprintf_r+0x22c>)
 800bc2a:	a904      	add	r1, sp, #16
 800bc2c:	4630      	mov	r0, r6
 800bc2e:	f7fb fe19 	bl	8007864 <_printf_float>
 800bc32:	4607      	mov	r7, r0
 800bc34:	1c78      	adds	r0, r7, #1
 800bc36:	d1d6      	bne.n	800bbe6 <_vfiprintf_r+0x19e>
 800bc38:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800bc3a:	07d9      	lsls	r1, r3, #31
 800bc3c:	d405      	bmi.n	800bc4a <_vfiprintf_r+0x202>
 800bc3e:	89ab      	ldrh	r3, [r5, #12]
 800bc40:	059a      	lsls	r2, r3, #22
 800bc42:	d402      	bmi.n	800bc4a <_vfiprintf_r+0x202>
 800bc44:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800bc46:	f7fc fdbb 	bl	80087c0 <__retarget_lock_release_recursive>
 800bc4a:	89ab      	ldrh	r3, [r5, #12]
 800bc4c:	065b      	lsls	r3, r3, #25
 800bc4e:	f53f af1d 	bmi.w	800ba8c <_vfiprintf_r+0x44>
 800bc52:	9809      	ldr	r0, [sp, #36]	; 0x24
 800bc54:	e71c      	b.n	800ba90 <_vfiprintf_r+0x48>
 800bc56:	ab03      	add	r3, sp, #12
 800bc58:	9300      	str	r3, [sp, #0]
 800bc5a:	462a      	mov	r2, r5
 800bc5c:	4b05      	ldr	r3, [pc, #20]	; (800bc74 <_vfiprintf_r+0x22c>)
 800bc5e:	a904      	add	r1, sp, #16
 800bc60:	4630      	mov	r0, r6
 800bc62:	f7fc f8a3 	bl	8007dac <_printf_i>
 800bc66:	e7e4      	b.n	800bc32 <_vfiprintf_r+0x1ea>
 800bc68:	0800ca09 	.word	0x0800ca09
 800bc6c:	0800ca13 	.word	0x0800ca13
 800bc70:	08007865 	.word	0x08007865
 800bc74:	0800ba25 	.word	0x0800ba25
 800bc78:	0800ca0f 	.word	0x0800ca0f

0800bc7c <__swbuf_r>:
 800bc7c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800bc7e:	460e      	mov	r6, r1
 800bc80:	4614      	mov	r4, r2
 800bc82:	4605      	mov	r5, r0
 800bc84:	b118      	cbz	r0, 800bc8e <__swbuf_r+0x12>
 800bc86:	6a03      	ldr	r3, [r0, #32]
 800bc88:	b90b      	cbnz	r3, 800bc8e <__swbuf_r+0x12>
 800bc8a:	f7fc fc4d 	bl	8008528 <__sinit>
 800bc8e:	69a3      	ldr	r3, [r4, #24]
 800bc90:	60a3      	str	r3, [r4, #8]
 800bc92:	89a3      	ldrh	r3, [r4, #12]
 800bc94:	071a      	lsls	r2, r3, #28
 800bc96:	d525      	bpl.n	800bce4 <__swbuf_r+0x68>
 800bc98:	6923      	ldr	r3, [r4, #16]
 800bc9a:	b31b      	cbz	r3, 800bce4 <__swbuf_r+0x68>
 800bc9c:	6823      	ldr	r3, [r4, #0]
 800bc9e:	6922      	ldr	r2, [r4, #16]
 800bca0:	1a98      	subs	r0, r3, r2
 800bca2:	6963      	ldr	r3, [r4, #20]
 800bca4:	b2f6      	uxtb	r6, r6
 800bca6:	4283      	cmp	r3, r0
 800bca8:	4637      	mov	r7, r6
 800bcaa:	dc04      	bgt.n	800bcb6 <__swbuf_r+0x3a>
 800bcac:	4621      	mov	r1, r4
 800bcae:	4628      	mov	r0, r5
 800bcb0:	f7ff fa3a 	bl	800b128 <_fflush_r>
 800bcb4:	b9e0      	cbnz	r0, 800bcf0 <__swbuf_r+0x74>
 800bcb6:	68a3      	ldr	r3, [r4, #8]
 800bcb8:	3b01      	subs	r3, #1
 800bcba:	60a3      	str	r3, [r4, #8]
 800bcbc:	6823      	ldr	r3, [r4, #0]
 800bcbe:	1c5a      	adds	r2, r3, #1
 800bcc0:	6022      	str	r2, [r4, #0]
 800bcc2:	701e      	strb	r6, [r3, #0]
 800bcc4:	6962      	ldr	r2, [r4, #20]
 800bcc6:	1c43      	adds	r3, r0, #1
 800bcc8:	429a      	cmp	r2, r3
 800bcca:	d004      	beq.n	800bcd6 <__swbuf_r+0x5a>
 800bccc:	89a3      	ldrh	r3, [r4, #12]
 800bcce:	07db      	lsls	r3, r3, #31
 800bcd0:	d506      	bpl.n	800bce0 <__swbuf_r+0x64>
 800bcd2:	2e0a      	cmp	r6, #10
 800bcd4:	d104      	bne.n	800bce0 <__swbuf_r+0x64>
 800bcd6:	4621      	mov	r1, r4
 800bcd8:	4628      	mov	r0, r5
 800bcda:	f7ff fa25 	bl	800b128 <_fflush_r>
 800bcde:	b938      	cbnz	r0, 800bcf0 <__swbuf_r+0x74>
 800bce0:	4638      	mov	r0, r7
 800bce2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800bce4:	4621      	mov	r1, r4
 800bce6:	4628      	mov	r0, r5
 800bce8:	f000 f806 	bl	800bcf8 <__swsetup_r>
 800bcec:	2800      	cmp	r0, #0
 800bcee:	d0d5      	beq.n	800bc9c <__swbuf_r+0x20>
 800bcf0:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
 800bcf4:	e7f4      	b.n	800bce0 <__swbuf_r+0x64>
	...

0800bcf8 <__swsetup_r>:
 800bcf8:	b538      	push	{r3, r4, r5, lr}
 800bcfa:	4b2a      	ldr	r3, [pc, #168]	; (800bda4 <__swsetup_r+0xac>)
 800bcfc:	4605      	mov	r5, r0
 800bcfe:	6818      	ldr	r0, [r3, #0]
 800bd00:	460c      	mov	r4, r1
 800bd02:	b118      	cbz	r0, 800bd0c <__swsetup_r+0x14>
 800bd04:	6a03      	ldr	r3, [r0, #32]
 800bd06:	b90b      	cbnz	r3, 800bd0c <__swsetup_r+0x14>
 800bd08:	f7fc fc0e 	bl	8008528 <__sinit>
 800bd0c:	89a3      	ldrh	r3, [r4, #12]
 800bd0e:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800bd12:	0718      	lsls	r0, r3, #28
 800bd14:	d422      	bmi.n	800bd5c <__swsetup_r+0x64>
 800bd16:	06d9      	lsls	r1, r3, #27
 800bd18:	d407      	bmi.n	800bd2a <__swsetup_r+0x32>
 800bd1a:	2309      	movs	r3, #9
 800bd1c:	602b      	str	r3, [r5, #0]
 800bd1e:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800bd22:	81a3      	strh	r3, [r4, #12]
 800bd24:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800bd28:	e034      	b.n	800bd94 <__swsetup_r+0x9c>
 800bd2a:	0758      	lsls	r0, r3, #29
 800bd2c:	d512      	bpl.n	800bd54 <__swsetup_r+0x5c>
 800bd2e:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800bd30:	b141      	cbz	r1, 800bd44 <__swsetup_r+0x4c>
 800bd32:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800bd36:	4299      	cmp	r1, r3
 800bd38:	d002      	beq.n	800bd40 <__swsetup_r+0x48>
 800bd3a:	4628      	mov	r0, r5
 800bd3c:	f7fd fbd2 	bl	80094e4 <_free_r>
 800bd40:	2300      	movs	r3, #0
 800bd42:	6363      	str	r3, [r4, #52]	; 0x34
 800bd44:	89a3      	ldrh	r3, [r4, #12]
 800bd46:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800bd4a:	81a3      	strh	r3, [r4, #12]
 800bd4c:	2300      	movs	r3, #0
 800bd4e:	6063      	str	r3, [r4, #4]
 800bd50:	6923      	ldr	r3, [r4, #16]
 800bd52:	6023      	str	r3, [r4, #0]
 800bd54:	89a3      	ldrh	r3, [r4, #12]
 800bd56:	f043 0308 	orr.w	r3, r3, #8
 800bd5a:	81a3      	strh	r3, [r4, #12]
 800bd5c:	6923      	ldr	r3, [r4, #16]
 800bd5e:	b94b      	cbnz	r3, 800bd74 <__swsetup_r+0x7c>
 800bd60:	89a3      	ldrh	r3, [r4, #12]
 800bd62:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800bd66:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800bd6a:	d003      	beq.n	800bd74 <__swsetup_r+0x7c>
 800bd6c:	4621      	mov	r1, r4
 800bd6e:	4628      	mov	r0, r5
 800bd70:	f000 f884 	bl	800be7c <__smakebuf_r>
 800bd74:	89a0      	ldrh	r0, [r4, #12]
 800bd76:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800bd7a:	f010 0301 	ands.w	r3, r0, #1
 800bd7e:	d00a      	beq.n	800bd96 <__swsetup_r+0x9e>
 800bd80:	2300      	movs	r3, #0
 800bd82:	60a3      	str	r3, [r4, #8]
 800bd84:	6963      	ldr	r3, [r4, #20]
 800bd86:	425b      	negs	r3, r3
 800bd88:	61a3      	str	r3, [r4, #24]
 800bd8a:	6923      	ldr	r3, [r4, #16]
 800bd8c:	b943      	cbnz	r3, 800bda0 <__swsetup_r+0xa8>
 800bd8e:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800bd92:	d1c4      	bne.n	800bd1e <__swsetup_r+0x26>
 800bd94:	bd38      	pop	{r3, r4, r5, pc}
 800bd96:	0781      	lsls	r1, r0, #30
 800bd98:	bf58      	it	pl
 800bd9a:	6963      	ldrpl	r3, [r4, #20]
 800bd9c:	60a3      	str	r3, [r4, #8]
 800bd9e:	e7f4      	b.n	800bd8a <__swsetup_r+0x92>
 800bda0:	2000      	movs	r0, #0
 800bda2:	e7f7      	b.n	800bd94 <__swsetup_r+0x9c>
 800bda4:	2000007c 	.word	0x2000007c

0800bda8 <_raise_r>:
 800bda8:	291f      	cmp	r1, #31
 800bdaa:	b538      	push	{r3, r4, r5, lr}
 800bdac:	4604      	mov	r4, r0
 800bdae:	460d      	mov	r5, r1
 800bdb0:	d904      	bls.n	800bdbc <_raise_r+0x14>
 800bdb2:	2316      	movs	r3, #22
 800bdb4:	6003      	str	r3, [r0, #0]
 800bdb6:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800bdba:	bd38      	pop	{r3, r4, r5, pc}
 800bdbc:	6bc2      	ldr	r2, [r0, #60]	; 0x3c
 800bdbe:	b112      	cbz	r2, 800bdc6 <_raise_r+0x1e>
 800bdc0:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800bdc4:	b94b      	cbnz	r3, 800bdda <_raise_r+0x32>
 800bdc6:	4620      	mov	r0, r4
 800bdc8:	f000 f830 	bl	800be2c <_getpid_r>
 800bdcc:	462a      	mov	r2, r5
 800bdce:	4601      	mov	r1, r0
 800bdd0:	4620      	mov	r0, r4
 800bdd2:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800bdd6:	f000 b817 	b.w	800be08 <_kill_r>
 800bdda:	2b01      	cmp	r3, #1
 800bddc:	d00a      	beq.n	800bdf4 <_raise_r+0x4c>
 800bdde:	1c59      	adds	r1, r3, #1
 800bde0:	d103      	bne.n	800bdea <_raise_r+0x42>
 800bde2:	2316      	movs	r3, #22
 800bde4:	6003      	str	r3, [r0, #0]
 800bde6:	2001      	movs	r0, #1
 800bde8:	e7e7      	b.n	800bdba <_raise_r+0x12>
 800bdea:	2400      	movs	r4, #0
 800bdec:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800bdf0:	4628      	mov	r0, r5
 800bdf2:	4798      	blx	r3
 800bdf4:	2000      	movs	r0, #0
 800bdf6:	e7e0      	b.n	800bdba <_raise_r+0x12>

0800bdf8 <raise>:
 800bdf8:	4b02      	ldr	r3, [pc, #8]	; (800be04 <raise+0xc>)
 800bdfa:	4601      	mov	r1, r0
 800bdfc:	6818      	ldr	r0, [r3, #0]
 800bdfe:	f7ff bfd3 	b.w	800bda8 <_raise_r>
 800be02:	bf00      	nop
 800be04:	2000007c 	.word	0x2000007c

0800be08 <_kill_r>:
 800be08:	b538      	push	{r3, r4, r5, lr}
 800be0a:	4d07      	ldr	r5, [pc, #28]	; (800be28 <_kill_r+0x20>)
 800be0c:	2300      	movs	r3, #0
 800be0e:	4604      	mov	r4, r0
 800be10:	4608      	mov	r0, r1
 800be12:	4611      	mov	r1, r2
 800be14:	602b      	str	r3, [r5, #0]
 800be16:	f7f6 fb09 	bl	800242c <_kill>
 800be1a:	1c43      	adds	r3, r0, #1
 800be1c:	d102      	bne.n	800be24 <_kill_r+0x1c>
 800be1e:	682b      	ldr	r3, [r5, #0]
 800be20:	b103      	cbz	r3, 800be24 <_kill_r+0x1c>
 800be22:	6023      	str	r3, [r4, #0]
 800be24:	bd38      	pop	{r3, r4, r5, pc}
 800be26:	bf00      	nop
 800be28:	2000078c 	.word	0x2000078c

0800be2c <_getpid_r>:
 800be2c:	f7f6 baf6 	b.w	800241c <_getpid>

0800be30 <__swhatbuf_r>:
 800be30:	b570      	push	{r4, r5, r6, lr}
 800be32:	460c      	mov	r4, r1
 800be34:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800be38:	2900      	cmp	r1, #0
 800be3a:	b096      	sub	sp, #88	; 0x58
 800be3c:	4615      	mov	r5, r2
 800be3e:	461e      	mov	r6, r3
 800be40:	da0d      	bge.n	800be5e <__swhatbuf_r+0x2e>
 800be42:	89a3      	ldrh	r3, [r4, #12]
 800be44:	f013 0f80 	tst.w	r3, #128	; 0x80
 800be48:	f04f 0100 	mov.w	r1, #0
 800be4c:	bf0c      	ite	eq
 800be4e:	f44f 6380 	moveq.w	r3, #1024	; 0x400
 800be52:	2340      	movne	r3, #64	; 0x40
 800be54:	2000      	movs	r0, #0
 800be56:	6031      	str	r1, [r6, #0]
 800be58:	602b      	str	r3, [r5, #0]
 800be5a:	b016      	add	sp, #88	; 0x58
 800be5c:	bd70      	pop	{r4, r5, r6, pc}
 800be5e:	466a      	mov	r2, sp
 800be60:	f000 f848 	bl	800bef4 <_fstat_r>
 800be64:	2800      	cmp	r0, #0
 800be66:	dbec      	blt.n	800be42 <__swhatbuf_r+0x12>
 800be68:	9901      	ldr	r1, [sp, #4]
 800be6a:	f401 4170 	and.w	r1, r1, #61440	; 0xf000
 800be6e:	f5a1 5300 	sub.w	r3, r1, #8192	; 0x2000
 800be72:	4259      	negs	r1, r3
 800be74:	4159      	adcs	r1, r3
 800be76:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800be7a:	e7eb      	b.n	800be54 <__swhatbuf_r+0x24>

0800be7c <__smakebuf_r>:
 800be7c:	898b      	ldrh	r3, [r1, #12]
 800be7e:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800be80:	079d      	lsls	r5, r3, #30
 800be82:	4606      	mov	r6, r0
 800be84:	460c      	mov	r4, r1
 800be86:	d507      	bpl.n	800be98 <__smakebuf_r+0x1c>
 800be88:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800be8c:	6023      	str	r3, [r4, #0]
 800be8e:	6123      	str	r3, [r4, #16]
 800be90:	2301      	movs	r3, #1
 800be92:	6163      	str	r3, [r4, #20]
 800be94:	b002      	add	sp, #8
 800be96:	bd70      	pop	{r4, r5, r6, pc}
 800be98:	ab01      	add	r3, sp, #4
 800be9a:	466a      	mov	r2, sp
 800be9c:	f7ff ffc8 	bl	800be30 <__swhatbuf_r>
 800bea0:	9900      	ldr	r1, [sp, #0]
 800bea2:	4605      	mov	r5, r0
 800bea4:	4630      	mov	r0, r6
 800bea6:	f7fd fb91 	bl	80095cc <_malloc_r>
 800beaa:	b948      	cbnz	r0, 800bec0 <__smakebuf_r+0x44>
 800beac:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800beb0:	059a      	lsls	r2, r3, #22
 800beb2:	d4ef      	bmi.n	800be94 <__smakebuf_r+0x18>
 800beb4:	f023 0303 	bic.w	r3, r3, #3
 800beb8:	f043 0302 	orr.w	r3, r3, #2
 800bebc:	81a3      	strh	r3, [r4, #12]
 800bebe:	e7e3      	b.n	800be88 <__smakebuf_r+0xc>
 800bec0:	89a3      	ldrh	r3, [r4, #12]
 800bec2:	6020      	str	r0, [r4, #0]
 800bec4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800bec8:	81a3      	strh	r3, [r4, #12]
 800beca:	9b00      	ldr	r3, [sp, #0]
 800becc:	6163      	str	r3, [r4, #20]
 800bece:	9b01      	ldr	r3, [sp, #4]
 800bed0:	6120      	str	r0, [r4, #16]
 800bed2:	b15b      	cbz	r3, 800beec <__smakebuf_r+0x70>
 800bed4:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800bed8:	4630      	mov	r0, r6
 800beda:	f000 f81d 	bl	800bf18 <_isatty_r>
 800bede:	b128      	cbz	r0, 800beec <__smakebuf_r+0x70>
 800bee0:	89a3      	ldrh	r3, [r4, #12]
 800bee2:	f023 0303 	bic.w	r3, r3, #3
 800bee6:	f043 0301 	orr.w	r3, r3, #1
 800beea:	81a3      	strh	r3, [r4, #12]
 800beec:	89a3      	ldrh	r3, [r4, #12]
 800beee:	431d      	orrs	r5, r3
 800bef0:	81a5      	strh	r5, [r4, #12]
 800bef2:	e7cf      	b.n	800be94 <__smakebuf_r+0x18>

0800bef4 <_fstat_r>:
 800bef4:	b538      	push	{r3, r4, r5, lr}
 800bef6:	4d07      	ldr	r5, [pc, #28]	; (800bf14 <_fstat_r+0x20>)
 800bef8:	2300      	movs	r3, #0
 800befa:	4604      	mov	r4, r0
 800befc:	4608      	mov	r0, r1
 800befe:	4611      	mov	r1, r2
 800bf00:	602b      	str	r3, [r5, #0]
 800bf02:	f7f6 faf2 	bl	80024ea <_fstat>
 800bf06:	1c43      	adds	r3, r0, #1
 800bf08:	d102      	bne.n	800bf10 <_fstat_r+0x1c>
 800bf0a:	682b      	ldr	r3, [r5, #0]
 800bf0c:	b103      	cbz	r3, 800bf10 <_fstat_r+0x1c>
 800bf0e:	6023      	str	r3, [r4, #0]
 800bf10:	bd38      	pop	{r3, r4, r5, pc}
 800bf12:	bf00      	nop
 800bf14:	2000078c 	.word	0x2000078c

0800bf18 <_isatty_r>:
 800bf18:	b538      	push	{r3, r4, r5, lr}
 800bf1a:	4d06      	ldr	r5, [pc, #24]	; (800bf34 <_isatty_r+0x1c>)
 800bf1c:	2300      	movs	r3, #0
 800bf1e:	4604      	mov	r4, r0
 800bf20:	4608      	mov	r0, r1
 800bf22:	602b      	str	r3, [r5, #0]
 800bf24:	f7f6 faf1 	bl	800250a <_isatty>
 800bf28:	1c43      	adds	r3, r0, #1
 800bf2a:	d102      	bne.n	800bf32 <_isatty_r+0x1a>
 800bf2c:	682b      	ldr	r3, [r5, #0]
 800bf2e:	b103      	cbz	r3, 800bf32 <_isatty_r+0x1a>
 800bf30:	6023      	str	r3, [r4, #0]
 800bf32:	bd38      	pop	{r3, r4, r5, pc}
 800bf34:	2000078c 	.word	0x2000078c

0800bf38 <_init>:
 800bf38:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800bf3a:	bf00      	nop
 800bf3c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800bf3e:	bc08      	pop	{r3}
 800bf40:	469e      	mov	lr, r3
 800bf42:	4770      	bx	lr

0800bf44 <_fini>:
 800bf44:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800bf46:	bf00      	nop
 800bf48:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800bf4a:	bc08      	pop	{r3}
 800bf4c:	469e      	mov	lr, r3
 800bf4e:	4770      	bx	lr
