# reading modelsim.ini
# Loading project counter_parallel_port_tb
# Compile of DE1_SoC_top_level.vhd was successful.
# Compile of counter_parallel_port_tb.vhd was successful.
# Compile of counter_tb.vhd was successful.
# Compile of counter.vhd was successful.
# Compile of parallel_port.vhd was successful.
# Compile of parallel_port_tb.vhd was successful.
# 6 compiles, 0 failed with no errors.
vsim work.counter_tb
# vsim work.counter_tb 
# Start time: 18:29:19 on Mar 16,2020
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.counter_tb(counter_tb_logic)
# Loading work.counter(counter_logic)
quit -sim
# End time: 18:29:28 on Mar 16,2020, Elapsed time: 0:00:09
# Errors: 0, Warnings: 0
vsim work.parallel_port_tb
# vsim work.parallel_port_tb 
# Start time: 18:29:38 on Mar 16,2020
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.parallel_port_tb(parallel_port_tb_logic)
# Loading work.parallel_port(parallel_port_logic)
vsim work.parallel_port_tb -t ns
# End time: 18:29:47 on Mar 16,2020, Elapsed time: 0:00:09
# Errors: 0, Warnings: 0
# vsim work.parallel_port_tb -t ns 
# Start time: 18:29:47 on Mar 16,2020
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.parallel_port_tb(parallel_port_tb_logic)
# Loading work.parallel_port(parallel_port_logic)
add wave -position end  sim:/parallel_port_tb/parallel_port_instance/Clk
add wave -position end  sim:/parallel_port_tb/parallel_port_instance/Address
add wave -position end  sim:/parallel_port_tb/parallel_port_instance/Write
add wave -position end  sim:/parallel_port_tb/parallel_port_instance/WriteData
add wave -position end  sim:/parallel_port_tb/parallel_port_instance/iRegDir
add wave -position end  sim:/parallel_port_tb/parallel_port_instance/iRegPort
add wave -position end  sim:/parallel_port_tb/parallel_port_instance/iRegPin
add wave -position end  sim:/parallel_port_tb/parallel_port_instance/ParPort
run -all
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# ** Fatal: (vsim-3734) Index value 8 is out of range 7 downto 0.
#    Time: 0 ns  Iteration: 0  Process: /parallel_port_tb/parallel_port_instance/pPort File: /home/vm/CyclonV_RTES_dev/counter_parallel_port/hw/hdl/parallel_port.vhd
# Fatal error in ForLoop loop at /home/vm/CyclonV_RTES_dev/counter_parallel_port/hw/hdl/parallel_port.vhd line 34
# 
# HDL call sequence:
# Stopped at /home/vm/CyclonV_RTES_dev/counter_parallel_port/hw/hdl/parallel_port.vhd 34 ForLoop loop
# 
quit -sim
# End time: 18:31:15 on Mar 16,2020, Elapsed time: 0:01:28
# Errors: 2, Warnings: 1
# Compile of DE1_SoC_top_level.vhd was successful.
# Compile of counter_parallel_port_tb.vhd was successful.
# Compile of counter_tb.vhd was successful.
# Compile of counter.vhd was successful.
# Compile of parallel_port.vhd was successful.
# Compile of parallel_port_tb.vhd was successful.
# 6 compiles, 0 failed with no errors.
vsim -t ns work.parallel_port_tb
# vsim -t ns work.parallel_port_tb 
# Start time: 18:34:24 on Mar 16,2020
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.parallel_port_tb(parallel_port_tb_logic)
# Loading work.parallel_port(parallel_port_logic)
add wave -position end  sim:/parallel_port_tb/parallel_port_instance/Clk
add wave -position end  sim:/parallel_port_tb/parallel_port_instance/Address
add wave -position end  sim:/parallel_port_tb/parallel_port_instance/WriteData
add wave -position end  sim:/parallel_port_tb/parallel_port_instance/ParPort
add wave -position end  sim:/parallel_port_tb/parallel_port_instance/iRegDir
add wave -position end  sim:/parallel_port_tb/parallel_port_instance/iRegPort
add wave -position end  sim:/parallel_port_tb/parallel_port_instance/iRegPin
run -all
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# ** Error: Assertion violation.
#    Time: 1 us  Iteration: 0  Instance: /parallel_port_tb
# ** Failure: simulation finished
#    Time: 1 us  Iteration: 0  Process: /parallel_port_tb/stop_sim File: /home/vm/CyclonV_RTES_dev/counter_parallel_port/hw/modelsim/parallel_port_tb.vhd
# Break in Process stop_sim at /home/vm/CyclonV_RTES_dev/counter_parallel_port/hw/modelsim/parallel_port_tb.vhd line 74
add wave -position 0  sim:/parallel_port_tb/nReset
run -all
# ** Error: Assertion violation.
#    Time: 2 us  Iteration: 0  Instance: /parallel_port_tb
# ** Failure: simulation finished
#    Time: 2 us  Iteration: 0  Process: /parallel_port_tb/stop_sim File: /home/vm/CyclonV_RTES_dev/counter_parallel_port/hw/modelsim/parallel_port_tb.vhd
# Break in Process stop_sim at /home/vm/CyclonV_RTES_dev/counter_parallel_port/hw/modelsim/parallel_port_tb.vhd line 74
restart -f
run -all
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# ** Error: Assertion violation.
#    Time: 1 us  Iteration: 0  Instance: /parallel_port_tb
# ** Failure: simulation finished
#    Time: 1 us  Iteration: 0  Process: /parallel_port_tb/stop_sim File: /home/vm/CyclonV_RTES_dev/counter_parallel_port/hw/modelsim/parallel_port_tb.vhd
# Break in Process stop_sim at /home/vm/CyclonV_RTES_dev/counter_parallel_port/hw/modelsim/parallel_port_tb.vhd line 74
quit -sim
# End time: 18:38:09 on Mar 16,2020, Elapsed time: 0:03:45
# Errors: 3, Warnings: 2
# Compile of DE1_SoC_top_level.vhd was successful.
# Compile of counter_parallel_port_tb.vhd was successful.
# Compile of counter_tb.vhd was successful.
# Compile of counter.vhd was successful.
# Compile of parallel_port.vhd was successful.
# Compile of parallel_port_tb.vhd was successful.
# 6 compiles, 0 failed with no errors.
vsim -t ns work.parallel_port_tb
# vsim -t ns work.parallel_port_tb 
# Start time: 18:41:12 on Mar 16,2020
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.parallel_port_tb(parallel_port_tb_logic)
# Loading work.parallel_port(parallel_port_logic)
add wave -position end  sim:/parallel_port_tb/parallel_port_instance/Clk
add wave -position end  sim:/parallel_port_tb/parallel_port_instance/Address
add wave -position end  sim:/parallel_port_tb/parallel_port_instance/WriteData
add wave -position end  sim:/parallel_port_tb/parallel_port_instance/ParPort
add wave -position end  sim:/parallel_port_tb/parallel_port_instance/iRegDir
add wave -position end  sim:/parallel_port_tb/parallel_port_instance/iRegPort
add wave -position end  sim:/parallel_port_tb/parallel_port_instance/iRegPin
run -all
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# ** Error: Assertion violation.
#    Time: 1 us  Iteration: 0  Instance: /parallel_port_tb
# ** Failure: simulation finished
#    Time: 1 us  Iteration: 0  Process: /parallel_port_tb/stop_sim File: /home/vm/CyclonV_RTES_dev/counter_parallel_port/hw/modelsim/parallel_port_tb.vhd
# Break in Process stop_sim at /home/vm/CyclonV_RTES_dev/counter_parallel_port/hw/modelsim/parallel_port_tb.vhd line 71
add wave -position 3  sim:/parallel_port_tb/Write
restart -f
run -all
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# ** Error: Assertion violation.
#    Time: 1 us  Iteration: 0  Instance: /parallel_port_tb
# ** Failure: simulation finished
#    Time: 1 us  Iteration: 0  Process: /parallel_port_tb/stop_sim File: /home/vm/CyclonV_RTES_dev/counter_parallel_port/hw/modelsim/parallel_port_tb.vhd
# Break in Process stop_sim at /home/vm/CyclonV_RTES_dev/counter_parallel_port/hw/modelsim/parallel_port_tb.vhd line 71
quit -sim
# End time: 18:47:28 on Mar 16,2020, Elapsed time: 0:06:16
# Errors: 2, Warnings: 2
# Compile of DE1_SoC_top_level.vhd was successful.
# Compile of counter_parallel_port_tb.vhd was successful.
# Compile of counter_tb.vhd was successful.
# Compile of counter.vhd was successful.
# Compile of parallel_port.vhd was successful.
# Compile of parallel_port_tb.vhd was successful.
# 6 compiles, 0 failed with no errors.
vsim -t ns work.parallel_port_tb
# vsim -t ns work.parallel_port_tb 
# Start time: 18:52:33 on Mar 16,2020
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.parallel_port_tb(parallel_port_tb_logic)
# Loading work.parallel_port(parallel_port_logic)
add wave -position end  sim:/parallel_port_tb/parallel_port_instance/Clk
add wave -position end  sim:/parallel_port_tb/parallel_port_instance/Address
add wave -position 0  sim:/parallel_port_tb/parallel_port_instance/N
add wave -position end  sim:/parallel_port_tb/parallel_port_instance/Address
add wave -position end  sim:/parallel_port_tb/parallel_port_instance/ChipSelect
add wave -position end  sim:/parallel_port_tb/parallel_port_instance/Write
add wave -position end  sim:/parallel_port_tb/parallel_port_instance/WriteData
add wave -position end  sim:/parallel_port_tb/parallel_port_instance/Read
add wave -position end  sim:/parallel_port_tb/parallel_port_instance/ReadData
add wave -position end  sim:/parallel_port_tb/parallel_port_instance/ParPort
add wave -position end  sim:/parallel_port_tb/parallel_port_instance/iRegDir
add wave -position end  sim:/parallel_port_tb/parallel_port_instance/iRegPort
add wave -position end  sim:/parallel_port_tb/parallel_port_instance/iRegPin
run -all
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# ** Error: Assertion violation.
#    Time: 1 us  Iteration: 0  Instance: /parallel_port_tb
# ** Failure: simulation finished
#    Time: 1 us  Iteration: 0  Process: /parallel_port_tb/stop_sim File: /home/vm/CyclonV_RTES_dev/counter_parallel_port/hw/modelsim/parallel_port_tb.vhd
# Break in Process stop_sim at /home/vm/CyclonV_RTES_dev/counter_parallel_port/hw/modelsim/parallel_port_tb.vhd line 77
quit -sim
# End time: 18:58:14 on Mar 16,2020, Elapsed time: 0:05:41
# Errors: 1, Warnings: 1
# Compile of DE1_SoC_top_level.vhd was successful.
# Compile of counter_parallel_port_tb.vhd was successful.
# Compile of counter_tb.vhd was successful.
# Compile of counter.vhd was successful.
# Compile of parallel_port.vhd was successful.
# Compile of parallel_port_tb.vhd was successful.
# 6 compiles, 0 failed with no errors.
vsim -t ns work.parallel_port_tb
# vsim -t ns work.parallel_port_tb 
# Start time: 19:00:07 on Mar 16,2020
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.parallel_port_tb(parallel_port_tb_logic)
# Loading work.parallel_port(parallel_port_logic)
# Load canceled
run -all
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# ** Error: Assertion violation.
#    Time: 1 us  Iteration: 0  Instance: /parallel_port_tb
# ** Failure: simulation finished
#    Time: 1 us  Iteration: 0  Process: /parallel_port_tb/stop_sim File: /home/vm/CyclonV_RTES_dev/counter_parallel_port/hw/modelsim/parallel_port_tb.vhd
# Break in Process stop_sim at /home/vm/CyclonV_RTES_dev/counter_parallel_port/hw/modelsim/parallel_port_tb.vhd line 77
add wave -position end  sim:/parallel_port_tb/parallel_port_instance/Address
add wave -position end  sim:/parallel_port_tb/parallel_port_instance/ChipSelect
add wave -position end  sim:/parallel_port_tb/parallel_port_instance/Write
add wave -position end  sim:/parallel_port_tb/parallel_port_instance/WriteData
add wave -position end  sim:/parallel_port_tb/parallel_port_instance/Read
add wave -position end  sim:/parallel_port_tb/parallel_port_instance/ReadData
add wave -position end  sim:/parallel_port_tb/parallel_port_instance/ParPort
add wave -position end  sim:/parallel_port_tb/parallel_port_instance/iRegDir
add wave -position end  sim:/parallel_port_tb/parallel_port_instance/iRegPort
add wave -position end  sim:/parallel_port_tb/parallel_port_instance/iRegPin
run -all
# ** Error: Assertion violation.
#    Time: 2 us  Iteration: 0  Instance: /parallel_port_tb
# ** Failure: simulation finished
#    Time: 2 us  Iteration: 0  Process: /parallel_port_tb/stop_sim File: /home/vm/CyclonV_RTES_dev/counter_parallel_port/hw/modelsim/parallel_port_tb.vhd
# Break in Process stop_sim at /home/vm/CyclonV_RTES_dev/counter_parallel_port/hw/modelsim/parallel_port_tb.vhd line 77
restart -f
run -all
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# ** Error: Assertion violation.
#    Time: 1 us  Iteration: 0  Instance: /parallel_port_tb
# ** Failure: simulation finished
#    Time: 1 us  Iteration: 0  Process: /parallel_port_tb/stop_sim File: /home/vm/CyclonV_RTES_dev/counter_parallel_port/hw/modelsim/parallel_port_tb.vhd
# Break in Process stop_sim at /home/vm/CyclonV_RTES_dev/counter_parallel_port/hw/modelsim/parallel_port_tb.vhd line 77
add wave -position 0  sim:/parallel_port_tb/Clk
restart -f
run -all
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# ** Error: Assertion violation.
#    Time: 1 us  Iteration: 0  Instance: /parallel_port_tb
# ** Failure: simulation finished
#    Time: 1 us  Iteration: 0  Process: /parallel_port_tb/stop_sim File: /home/vm/CyclonV_RTES_dev/counter_parallel_port/hw/modelsim/parallel_port_tb.vhd
# Break in Process stop_sim at /home/vm/CyclonV_RTES_dev/counter_parallel_port/hw/modelsim/parallel_port_tb.vhd line 77
quit -sim
# End time: 19:09:17 on Mar 16,2020, Elapsed time: 0:09:10
# Errors: 5, Warnings: 3
# Compile of DE1_SoC_top_level.vhd was successful.
# Compile of counter_parallel_port_tb.vhd was successful.
# Compile of counter_tb.vhd was successful.
# Compile of counter.vhd was successful.
# Compile of parallel_port.vhd was successful.
# Compile of parallel_port_tb.vhd was successful.
# 6 compiles, 0 failed with no errors.
vsim -t ns work.parallel_port_tb
# vsim -t ns work.parallel_port_tb 
# Start time: 19:12:34 on Mar 16,2020
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.parallel_port_tb(parallel_port_tb_logic)
# Loading work.parallel_port(parallel_port_logic)
add wave -position end  sim:/parallel_port_tb/parallel_port_instance/Address
add wave -position end  sim:/parallel_port_tb/parallel_port_instance/ChipSelect
add wave -position end  sim:/parallel_port_tb/parallel_port_instance/Write
add wave -position end  sim:/parallel_port_tb/parallel_port_instance/WriteData
add wave -position end  sim:/parallel_port_tb/parallel_port_instance/Read
add wave -position end  sim:/parallel_port_tb/parallel_port_instance/ReadData
add wave -position end  sim:/parallel_port_tb/parallel_port_instance/ParPort
add wave -position end  sim:/parallel_port_tb/parallel_port_instance/iRegDir
add wave -position end  sim:/parallel_port_tb/parallel_port_instance/iRegPort
add wave -position end  sim:/parallel_port_tb/parallel_port_instance/iRegPin
add wave -position 0  sim:/parallel_port_tb/parallel_port_instance/Clk
run -all
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# ** Error: Assertion violation.
#    Time: 1 us  Iteration: 0  Instance: /parallel_port_tb
# ** Failure: simulation finished
#    Time: 1 us  Iteration: 0  Process: /parallel_port_tb/stop_sim File: /home/vm/CyclonV_RTES_dev/counter_parallel_port/hw/modelsim/parallel_port_tb.vhd
# Break in Process stop_sim at /home/vm/CyclonV_RTES_dev/counter_parallel_port/hw/modelsim/parallel_port_tb.vhd line 78
# End time: 20:05:04 on Mar 16,2020, Elapsed time: 0:52:30
# Errors: 1, Warnings: 1
