intTypesSeq8kB

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.000225                       # Number of seconds simulated
sim_ticks                                   225224000                       # Number of ticks simulated
final_tick                                  225224000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 250281                       # Simulator instruction rate (inst/s)
host_op_rate                                   250226                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                             4433892432                       # Simulator tick rate (ticks/s)
host_mem_usage                                6708372                       # Number of bytes of host memory used
host_seconds                                     0.05                       # Real time elapsed on the host
sim_insts                                       12708                       # Number of instructions simulated
sim_ops                                         12708                       # Number of ops (including micro ops) simulated



system.cache.pwrStateResidencyTicks::UNDEFINED    225224000                       # Cumulative time (in ticks) in various power states
system.cache.hits                               11131                       # Number of hits
system.cache.misses                              6103                       # Number of misses
system.cache.missLatency::samples                6103                       # Ticks for misses to the cache
system.cache.missLatency::mean           34079.960675                       # Ticks for misses to the cache
system.cache.missLatency::gmean          29851.001520                       # Ticks for misses to the cache
system.cache.missLatency::stdev          24601.401137                       # Ticks for misses to the cache
system.cache.missLatency::0-32767                4588     75.18%     75.18% # Ticks for misses to the cache
system.cache.missLatency::32768-65535            1122     18.38%     93.56% # Ticks for misses to the cache
system.cache.missLatency::65536-98303             315      5.16%     98.72% # Ticks for misses to the cache
system.cache.missLatency::98304-131071             24      0.39%     99.12% # Ticks for misses to the cache
system.cache.missLatency::131072-163839            27      0.44%     99.56% # Ticks for misses to the cache
system.cache.missLatency::163840-196607             6      0.10%     99.66% # Ticks for misses to the cache
system.cache.missLatency::196608-229375             1      0.02%     99.67% # Ticks for misses to the cache
system.cache.missLatency::229376-262143             5      0.08%     99.75% # Ticks for misses to the cache
system.cache.missLatency::262144-294911             4      0.07%     99.82% # Ticks for misses to the cache
system.cache.missLatency::294912-327679             8      0.13%     99.95% # Ticks for misses to the cache
system.cache.missLatency::327680-360447             3      0.05%    100.00% # Ticks for misses to the cache
system.cache.missLatency::360448-393215             0      0.00%    100.00% # Ticks for misses to the cache
system.cache.missLatency::393216-425983             0      0.00%    100.00% # Ticks for misses to the cache
system.cache.missLatency::425984-458751             0      0.00%    100.00% # Ticks for misses to the cache
system.cache.missLatency::458752-491519             0      0.00%    100.00% # Ticks for misses to the cache
system.cache.missLatency::491520-524287             0      0.00%    100.00% # Ticks for misses to the cache
system.cache.missLatency::total                  6103                       # Ticks for misses to the cache
system.cache.hitRatio                        0.645874                       # The ratio of hits to the total accesses to the cache
system.membus.pkt_count_system.cache.mem_side::system.mem_ctrl.port        18181                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cache.mem_side::system.mem_ctrl.port       772992                       # Cumulative packet size per connected master and slave (bytes)
