0.6
2019.2
Nov  6 2019
21:57:16
C:/Users/12565/Desktop/2019-2020-spring/computer architecture laborotary/lab_1/lab_1.sim/sim_1/behav/xsim/glbl.v,1573089660,verilog,,,,glbl,,,,,,,,
C:/Users/12565/Desktop/2019-2020-spring/computer architecture laborotary/lab_1/lab_1.srcs/sim_1/new/cpu_32bit_test.v,1591801813,verilog,,,,cpu_32bit_test,,,,,,,,
C:/Users/12565/Desktop/2019-2020-spring/computer architecture laborotary/lab_1/lab_1.srcs/sources_1/new/cpu_32bit.sv,1591801807,systemVerilog,,,,cpu_32bit,,,,,,,,
