---
title: "UTB MOSFET 소자 시뮬레이션 Contents 및 SW Manual"
date: "2019-07-17T22:40:32.169Z"
template: "post"
draft: false
slug: "/posts/9150"
category: "Nano Physics"
tags: 
 - "Ultra Thin Body (UTB)"
 - "Hamiltonian"
 - "Short Channel Effect (SCE)"
description: "EDISON 사이언스 앱 UTB MOSFET 소자 시뮬레이션 Contents 및 SW Manual"
---

##Table of Contents
####Ultra Thin Body (UTB)
- Ultra Thin Body (UTB)
- Single / Double Gate UTB-FET
####Discretized $\boldsymbol{k} \cdot \boldsymbol{p}$ Hamiltonian
- Real / k / Mode-space Hamiltonian
####Short Channel Effect (SCE)
####Gate Configuration Dependent $\mathrm{I}_{\mathrm{D}}-\mathrm{V}_{\mathrm{G}}$ Characteristics 
####UTB FET SW Manual
- Input Parameters
- Output Files

##Ultra Thin Body (UTB)
Ultra Thin Body (UTB)
- 2-D quantum well structure
- Basic structure of UTB Field Effect Transistor
![Aspect ratio](/media/POST/9150/0.jpg)

Two-types of Gate Configuration in UTB-FET § Single Gate UTB-FET
- Single Gate UTB-FET
![Aspect ratio](/media/POST/9150/1.jpg)

- Double Gate UTB-FET
![Aspect ratio](/media/POST/9150/2.jpg)

##Discretized $\boldsymbol{k} \cdot \boldsymbol{p}$ Hamiltonian
Real-space Hamiltonian
(See ‘Band Structure Calculation’ part of Nanowire FET Contents & Manual for the details)
![Aspect ratio](/media/POST/9150/3.jpg)

![Aspect ratio](/media/POST/9150/4.jpg)

k-space Hamiltonian
- The size of discretized k-space Hamiltonian can be much smaller than the size of its counterpart in the real space
- Real-Space H can be transformed to k-space via a unitary transformation
![Aspect ratio](/media/POST/9150/5.jpg)

- Details in : M.Shin, J. Appl. Phys. 106, 054505 (2009)

Mode Space Hamiltonian
- k-space Hamiltonian is still too big to handle $\rightarrow$ Mode-space Hamiltonian 
- "Mode" in the $\mathrm{i}^{\mathrm{th}}$ cross-sectional plane
$\left[H_{K}(i)+W_{K}+W_{K}^{\dagger}\right]\left|\psi_{m}(i)\right\rangle= E_{m}(i)\left|\psi_{m}(i)\right\rangle$, $m^{t h}$ eigenfunction $\left|\psi_{m}(i)\right\rangle$ represents the "$\mathrm{m}^{\mathrm{th}}$ mode"

##Short Channel Effect (SCE)
Drain-induced Barrier Lowering (DIBL)
- Reduction of thresold voltage at high drain bias
![Aspect ratio](/media/POST/9150/6.jpg)

- Channel length decreases $\rightarrow$ Barrier lowering by drain bias $\rightarrow$ More electrons surmount from source to drain $\rightarrow$ Lower threshold voltage

- 
$$
D I B L=\frac{V_{T H}^{D D}-V_{T H}^{l o w}}{V_{D D}-V_{D}^{L o w}}
$$
($V_{T H}^{D D} :$ measured $V_{T H}$, $V_{T H}^{\text { low }} :$ measured $V_{T H}$ at very low drain bias, $V_{D D} :$ supply voltage, $V_{D}^{l o w} : l o w d r a i n$ voltag)

Hot Carrier Effects 
- Transistor dimensions have been scaled down, but no scaling down in power supply
$\rightarrow$ Electric field increases $\rightarrow$ Electrons energy increases(Hot Electrons!) $\rightarrow$ Tunneling is available from the channel into the gate oxide $\rightarrow$ Oxide trapped charge occurs $\rightarrow$ Thresold voltage shift

![Aspect ratio](/media/POST/9150/7.jpg)

##Gate Configuraiton Dependent $\mathrm{I}_{\mathrm{D}}-\mathrm{V}_{\mathrm{G}}$ Characteristics 
![Aspect ratio](/media/POST/9150/8.jpg)

- Higher on-current$\left(\mathrm{I}_{\mathrm{ON}}\right)$ for double gate
- Lower off-current(IOFF) for double gate
$\Rightarrow$ Better gate controllability for double gate than single gate

##SW Manual
Input Parameters
1. DeviceType: MOSFET or Schottky Barrier MOSFET
2. Temperature: Temperature of Simulation, in unit of (K)
3. Channel Material: Material of channel (Si, Ge, GaAs, Manual) 
4. Oxide Material: Material of gate oxide (SiO2, HfO2, Manual)
5. Valley: Considered valley in the simulation (Gamma, Delta, Lambda)
6. Longitudinal effective mass: Longitudinal effective mass of channel material
7. Transverse effective mass: Transverse effective mass of channel material 
8. Channel Band gap: Band gap energy of channel material, in unit of (eV)
9. Channel dielectric constant: Dielectric constant of channel material

*Option 5,6,7,8,9 are vail only when option 3 is Manual

10. Band gap of oxide: Band gap of gate oxide material, in unit of (eV) 
11. Oxide dielectric constant: Dielectric constant of gate oxide material

* Option 10, 11 are valid only when option 4 is Manual

12. Source Schottky Barrier Height: Source Schottky barrier height, in unit of (eV) 
13. Drain Schottky Barrier Height: Drain Schottky barrier height, in unit of (eV)
14. Transport Direction: Transport Direction (100, 110, 111, Manual)
15 ~ 17 x, y, z: Transport direction vector in each direction
* Option 15,16,17 are valid only when option 14 is Manual
18. Source Doping Density: Source Doping Density, in unit of $\left(\mathrm{cm}^{-3}\right)$
19. Drain Doping Densiry: Drain Doping Density, in unit of $\left(\mathrm{cm}^{-3}\right)$
20. Channel Doping Type: Channel doping type (p (p-type), i (intrinsic), n (n-type)) 
21. Channel Doping Density: Channel doping density, in unit of (cm-3)
22. Source/Drain Length: Length of source and drain, in unit of (nm)
23. Channel Length: Length of channel, in unit of (nm)
24. Gate Length: Length of gate, in unit of (nm)
25. Mesh size transport direction: Mesh size in the transport direction, in unit of (nm)
26. Channel Thickness: Channel Thickness, in unit of (nm)
27. Oxide Thickness: Oxide Thickness, in unit of (nm)
28. Mesh size confinement direction: Mesh size in the confinement direction, in unit of (nm)
29. Number of Modes: Channel doping type (p (p-type), i (intrinsic), n (n-type))
30. Gate Configuration: Channel doping density, in unit of (cm-3) 
31. Sweep Voltage:

(1) Gate Bias: Gate bias → Sweep, Drain Bias → Fixed 

(2) Drain Bias: Gate bias → Fixed, Drain Bias → Sweep
32. Fixed Voltage:

(1) Fixed Drain bias voltage (in case of Option 31 is Gate Bias), in unit of (V)

(2) Fixed Gate bias voltage (in case of Option 31 is Drain Bias), in unit of (V)
33. Sweep From: Initial bias point of the sweep bias, in unit of (V)
34. Sweep To: Final bias point of the sweep bias, in unit of (V)
35. Sweep increment: Increment of the sweep bias, in unit of (V)
e.g. drain bias (1V), gate bias (-1V ~ 1V with 0.5V sweep increment) 

→ Opt.19: Gate Bias, Opt.20: 1.0, Opt.21:-1.0, Opt.22: 1.0, Opt.23: 0.5 

→ Simulator calculates the properties for 5 cases:
36. Number of CPU: Number of CPU to be used for parallel computing

##Output Files
List of Output Files
1. cb-Vd#-Vg#.oneD:
Conduction band (eV) – Position (nm)

at specific Vd and Vg
2. vb-Vd#-Vg#.oneD:
Valence band (eV) – Position (nm) 

at specific Vd and Vg
3. nq-Vd#-Vg#.oneD:
Total charge density $\left(m^{-1}\right)$ - Position (nm)

at specific Vd and Vg
4. Je-Vd#-Vg#.oneD:
Energy resolved current density (A/eV) - Energy (Ev)

at specific Vd and Vg
5. iv.oneD:
Current(A) - Voltage(V) (I-V Characteristics)
