// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2017.4
// Copyright (C) 1986-2017 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module Sobel_1280u_720u_s (
        ap_clk,
        ap_rst,
        ap_start,
        start_full_n,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        start_out,
        start_write,
        fifo2_dout,
        fifo2_empty_n,
        fifo2_read,
        fifo3_value_din,
        fifo3_value_full_n,
        fifo3_value_write,
        fifo3_grad_din,
        fifo3_grad_full_n,
        fifo3_grad_write
);

parameter    ap_ST_fsm_state1 = 4'd1;
parameter    ap_ST_fsm_state2 = 4'd2;
parameter    ap_ST_fsm_pp0_stage0 = 4'd4;
parameter    ap_ST_fsm_state31 = 4'd8;

input   ap_clk;
input   ap_rst;
input   ap_start;
input   start_full_n;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
output   start_out;
output   start_write;
input  [7:0] fifo2_dout;
input   fifo2_empty_n;
output   fifo2_read;
output  [7:0] fifo3_value_din;
input   fifo3_value_full_n;
output   fifo3_value_write;
output  [1:0] fifo3_grad_din;
input   fifo3_grad_full_n;
output   fifo3_grad_write;

reg ap_done;
reg ap_idle;
reg start_write;
reg fifo2_read;
reg[7:0] fifo3_value_din;
reg fifo3_value_write;
reg fifo3_grad_write;

reg    real_start;
reg    start_once_reg;
reg    ap_done_reg;
(* fsm_encoding = "none" *) reg   [3:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    internal_ap_ready;
reg    fifo2_blk_n;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter1;
wire    ap_block_pp0_stage0;
reg   [0:0] tmp_3_i_reg_973;
reg    fifo3_value_blk_n;
reg    ap_enable_reg_pp0_iter27;
reg   [0:0] or_cond3_i_reg_988;
reg   [0:0] ap_reg_pp0_iter26_or_cond3_i_reg_988;
reg    fifo3_grad_blk_n;
reg   [10:0] xi_i_reg_256;
wire   [0:0] tmp_i_fu_286_p2;
wire    ap_CS_fsm_state2;
wire   [9:0] yi_fu_292_p2;
reg   [9:0] yi_reg_963;
wire   [0:0] tmp3_fu_320_p2;
reg   [0:0] tmp3_reg_968;
wire   [0:0] tmp_3_i_fu_326_p2;
wire    ap_block_state3_pp0_stage0_iter0;
reg    ap_block_state4_pp0_stage0_iter1;
wire    ap_block_state5_pp0_stage0_iter2;
wire    ap_block_state6_pp0_stage0_iter3;
wire    ap_block_state7_pp0_stage0_iter4;
wire    ap_block_state8_pp0_stage0_iter5;
wire    ap_block_state9_pp0_stage0_iter6;
wire    ap_block_state10_pp0_stage0_iter7;
wire    ap_block_state11_pp0_stage0_iter8;
wire    ap_block_state12_pp0_stage0_iter9;
wire    ap_block_state13_pp0_stage0_iter10;
wire    ap_block_state14_pp0_stage0_iter11;
wire    ap_block_state15_pp0_stage0_iter12;
wire    ap_block_state16_pp0_stage0_iter13;
wire    ap_block_state17_pp0_stage0_iter14;
wire    ap_block_state18_pp0_stage0_iter15;
wire    ap_block_state19_pp0_stage0_iter16;
wire    ap_block_state20_pp0_stage0_iter17;
wire    ap_block_state21_pp0_stage0_iter18;
wire    ap_block_state22_pp0_stage0_iter19;
wire    ap_block_state23_pp0_stage0_iter20;
wire    ap_block_state24_pp0_stage0_iter21;
wire    ap_block_state25_pp0_stage0_iter22;
wire    ap_block_state26_pp0_stage0_iter23;
wire    ap_block_state27_pp0_stage0_iter24;
wire    ap_block_state28_pp0_stage0_iter25;
wire    ap_block_state29_pp0_stage0_iter26;
reg    ap_block_state30_pp0_stage0_iter27;
reg    ap_block_pp0_stage0_11001;
reg   [0:0] ap_reg_pp0_iter1_tmp_3_i_reg_973;
reg   [0:0] ap_reg_pp0_iter2_tmp_3_i_reg_973;
reg   [0:0] ap_reg_pp0_iter3_tmp_3_i_reg_973;
reg   [0:0] ap_reg_pp0_iter4_tmp_3_i_reg_973;
reg   [0:0] ap_reg_pp0_iter5_tmp_3_i_reg_973;
reg   [0:0] ap_reg_pp0_iter6_tmp_3_i_reg_973;
reg   [0:0] ap_reg_pp0_iter7_tmp_3_i_reg_973;
reg   [0:0] ap_reg_pp0_iter8_tmp_3_i_reg_973;
reg   [0:0] ap_reg_pp0_iter9_tmp_3_i_reg_973;
reg   [0:0] ap_reg_pp0_iter10_tmp_3_i_reg_973;
reg   [0:0] ap_reg_pp0_iter11_tmp_3_i_reg_973;
reg   [0:0] ap_reg_pp0_iter12_tmp_3_i_reg_973;
reg   [0:0] ap_reg_pp0_iter13_tmp_3_i_reg_973;
reg   [0:0] ap_reg_pp0_iter14_tmp_3_i_reg_973;
reg   [0:0] ap_reg_pp0_iter15_tmp_3_i_reg_973;
reg   [0:0] ap_reg_pp0_iter16_tmp_3_i_reg_973;
reg   [0:0] ap_reg_pp0_iter17_tmp_3_i_reg_973;
reg   [0:0] ap_reg_pp0_iter18_tmp_3_i_reg_973;
reg   [0:0] ap_reg_pp0_iter19_tmp_3_i_reg_973;
reg   [0:0] ap_reg_pp0_iter20_tmp_3_i_reg_973;
reg   [0:0] ap_reg_pp0_iter21_tmp_3_i_reg_973;
reg   [0:0] ap_reg_pp0_iter22_tmp_3_i_reg_973;
reg   [0:0] ap_reg_pp0_iter23_tmp_3_i_reg_973;
reg   [0:0] ap_reg_pp0_iter24_tmp_3_i_reg_973;
reg   [0:0] ap_reg_pp0_iter25_tmp_3_i_reg_973;
wire   [10:0] xi_fu_332_p2;
reg    ap_enable_reg_pp0_iter0;
reg   [10:0] line_buf_addr_reg_982;
wire   [0:0] or_cond3_i_fu_371_p2;
reg   [0:0] ap_reg_pp0_iter1_or_cond3_i_reg_988;
reg   [0:0] ap_reg_pp0_iter2_or_cond3_i_reg_988;
reg   [0:0] ap_reg_pp0_iter3_or_cond3_i_reg_988;
reg   [0:0] ap_reg_pp0_iter4_or_cond3_i_reg_988;
reg   [0:0] ap_reg_pp0_iter5_or_cond3_i_reg_988;
reg   [0:0] ap_reg_pp0_iter6_or_cond3_i_reg_988;
reg   [0:0] ap_reg_pp0_iter7_or_cond3_i_reg_988;
reg   [0:0] ap_reg_pp0_iter8_or_cond3_i_reg_988;
reg   [0:0] ap_reg_pp0_iter9_or_cond3_i_reg_988;
reg   [0:0] ap_reg_pp0_iter10_or_cond3_i_reg_988;
reg   [0:0] ap_reg_pp0_iter11_or_cond3_i_reg_988;
reg   [0:0] ap_reg_pp0_iter12_or_cond3_i_reg_988;
reg   [0:0] ap_reg_pp0_iter13_or_cond3_i_reg_988;
reg   [0:0] ap_reg_pp0_iter14_or_cond3_i_reg_988;
reg   [0:0] ap_reg_pp0_iter15_or_cond3_i_reg_988;
reg   [0:0] ap_reg_pp0_iter16_or_cond3_i_reg_988;
reg   [0:0] ap_reg_pp0_iter17_or_cond3_i_reg_988;
reg   [0:0] ap_reg_pp0_iter18_or_cond3_i_reg_988;
reg   [0:0] ap_reg_pp0_iter19_or_cond3_i_reg_988;
reg   [0:0] ap_reg_pp0_iter20_or_cond3_i_reg_988;
reg   [0:0] ap_reg_pp0_iter21_or_cond3_i_reg_988;
reg   [0:0] ap_reg_pp0_iter22_or_cond3_i_reg_988;
reg   [0:0] ap_reg_pp0_iter23_or_cond3_i_reg_988;
reg   [0:0] ap_reg_pp0_iter24_or_cond3_i_reg_988;
reg   [0:0] ap_reg_pp0_iter25_or_cond3_i_reg_988;
reg   [7:0] window_buf_2_1_2_reg_992;
reg   [7:0] window_buf_1_2_reg_998;
reg   [7:0] window_buf_2_2_reg_1003;
wire   [10:0] pix_h_sobel_2_1_1_i_fu_460_p2;
reg   [10:0] pix_h_sobel_2_1_1_i_reg_1008;
wire   [9:0] pix_v_sobel_2_1_2_i_fu_488_p2;
reg   [9:0] pix_v_sobel_2_1_2_i_reg_1013;
wire   [10:0] pix_h_sobel_2_2_2_i_fu_551_p2;
reg  signed [10:0] pix_h_sobel_2_2_2_i_reg_1018;
wire   [10:0] pix_v_sobel_2_2_2_i_fu_583_p2;
reg   [10:0] pix_v_sobel_2_2_2_i_reg_1024;
reg   [10:0] ap_reg_pp0_iter3_pix_v_sobel_2_2_2_i_reg_1024;
wire   [0:0] tmp_16_i_fu_589_p2;
reg   [0:0] tmp_16_i_reg_1030;
reg   [0:0] ap_reg_pp0_iter3_tmp_16_i_reg_1030;
reg   [0:0] ap_reg_pp0_iter4_tmp_16_i_reg_1030;
reg   [0:0] ap_reg_pp0_iter5_tmp_16_i_reg_1030;
reg   [0:0] ap_reg_pp0_iter6_tmp_16_i_reg_1030;
reg   [0:0] ap_reg_pp0_iter7_tmp_16_i_reg_1030;
reg   [0:0] ap_reg_pp0_iter8_tmp_16_i_reg_1030;
reg   [0:0] ap_reg_pp0_iter9_tmp_16_i_reg_1030;
reg   [0:0] ap_reg_pp0_iter10_tmp_16_i_reg_1030;
reg   [0:0] ap_reg_pp0_iter11_tmp_16_i_reg_1030;
reg   [0:0] ap_reg_pp0_iter12_tmp_16_i_reg_1030;
reg   [0:0] ap_reg_pp0_iter13_tmp_16_i_reg_1030;
reg   [0:0] ap_reg_pp0_iter14_tmp_16_i_reg_1030;
reg   [0:0] ap_reg_pp0_iter15_tmp_16_i_reg_1030;
reg   [0:0] ap_reg_pp0_iter16_tmp_16_i_reg_1030;
reg   [0:0] ap_reg_pp0_iter17_tmp_16_i_reg_1030;
reg   [0:0] ap_reg_pp0_iter18_tmp_16_i_reg_1030;
reg   [0:0] ap_reg_pp0_iter19_tmp_16_i_reg_1030;
reg   [0:0] ap_reg_pp0_iter20_tmp_16_i_reg_1030;
reg   [0:0] ap_reg_pp0_iter21_tmp_16_i_reg_1030;
reg   [0:0] ap_reg_pp0_iter22_tmp_16_i_reg_1030;
reg   [0:0] ap_reg_pp0_iter23_tmp_16_i_reg_1030;
reg   [0:0] ap_reg_pp0_iter24_tmp_16_i_reg_1030;
reg   [0:0] ap_reg_pp0_iter25_tmp_16_i_reg_1030;
wire  signed [21:0] tmp_10_i_fu_910_p2;
reg  signed [21:0] tmp_10_i_reg_1034;
wire  signed [21:0] grp_fu_916_p3;
reg  signed [21:0] tmp_12_i_reg_1049;
reg    ap_enable_reg_pp0_iter4;
wire   [31:0] grp_fu_278_p1;
reg   [31:0] x_assign_reg_1059;
wire   [31:0] grp_fu_281_p2;
reg   [31:0] x_assign_2_reg_1064;
reg   [0:0] p_Result_s_reg_1069;
wire   [31:0] p_Val2_3_fu_750_p3;
reg   [31:0] p_Val2_3_reg_1074;
wire   [7:0] tmp_28_i_fu_789_p3;
reg   [7:0] tmp_28_i_reg_1080;
reg   [7:0] ap_reg_pp0_iter25_tmp_28_i_reg_1080;
reg   [7:0] ap_reg_pp0_iter26_tmp_28_i_reg_1080;
wire  signed [31:0] t_int_fu_797_p1;
reg    ap_block_pp0_stage0_subdone;
reg    ap_enable_reg_pp0_iter2;
reg    ap_condition_pp0_exit_iter1_state4;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter5;
reg    ap_enable_reg_pp0_iter6;
reg    ap_enable_reg_pp0_iter7;
reg    ap_enable_reg_pp0_iter8;
reg    ap_enable_reg_pp0_iter9;
reg    ap_enable_reg_pp0_iter10;
reg    ap_enable_reg_pp0_iter11;
reg    ap_enable_reg_pp0_iter12;
reg    ap_enable_reg_pp0_iter13;
reg    ap_enable_reg_pp0_iter14;
reg    ap_enable_reg_pp0_iter15;
reg    ap_enable_reg_pp0_iter16;
reg    ap_enable_reg_pp0_iter17;
reg    ap_enable_reg_pp0_iter18;
reg    ap_enable_reg_pp0_iter19;
reg    ap_enable_reg_pp0_iter20;
reg    ap_enable_reg_pp0_iter21;
reg    ap_enable_reg_pp0_iter22;
reg    ap_enable_reg_pp0_iter23;
reg    ap_enable_reg_pp0_iter24;
reg    ap_enable_reg_pp0_iter25;
reg    ap_enable_reg_pp0_iter26;
wire   [10:0] line_buf_address0;
reg    line_buf_ce0;
wire   [23:0] line_buf_q0;
reg    line_buf_ce1;
reg    line_buf_we1;
wire   [23:0] line_buf_d1;
reg   [9:0] yi_i_reg_245;
reg    ap_block_state1;
wire    ap_CS_fsm_state31;
wire   [31:0] ap_phi_reg_pp0_iter0_t_int1_i_reg_267;
reg   [31:0] ap_phi_reg_pp0_iter1_t_int1_i_reg_267;
reg   [31:0] ap_phi_reg_pp0_iter2_t_int1_i_reg_267;
reg   [31:0] ap_phi_reg_pp0_iter3_t_int1_i_reg_267;
reg   [31:0] ap_phi_reg_pp0_iter4_t_int1_i_reg_267;
reg   [31:0] ap_phi_reg_pp0_iter5_t_int1_i_reg_267;
reg   [31:0] ap_phi_reg_pp0_iter6_t_int1_i_reg_267;
reg   [31:0] ap_phi_reg_pp0_iter7_t_int1_i_reg_267;
reg   [31:0] ap_phi_reg_pp0_iter8_t_int1_i_reg_267;
reg   [31:0] ap_phi_reg_pp0_iter9_t_int1_i_reg_267;
reg   [31:0] ap_phi_reg_pp0_iter10_t_int1_i_reg_267;
reg   [31:0] ap_phi_reg_pp0_iter11_t_int1_i_reg_267;
reg   [31:0] ap_phi_reg_pp0_iter12_t_int1_i_reg_267;
reg   [31:0] ap_phi_reg_pp0_iter13_t_int1_i_reg_267;
reg   [31:0] ap_phi_reg_pp0_iter14_t_int1_i_reg_267;
reg   [31:0] ap_phi_reg_pp0_iter15_t_int1_i_reg_267;
reg   [31:0] ap_phi_reg_pp0_iter16_t_int1_i_reg_267;
reg   [31:0] ap_phi_reg_pp0_iter17_t_int1_i_reg_267;
reg   [31:0] ap_phi_reg_pp0_iter18_t_int1_i_reg_267;
reg   [31:0] ap_phi_reg_pp0_iter19_t_int1_i_reg_267;
reg   [31:0] ap_phi_reg_pp0_iter20_t_int1_i_reg_267;
reg   [31:0] ap_phi_reg_pp0_iter21_t_int1_i_reg_267;
reg   [31:0] ap_phi_reg_pp0_iter22_t_int1_i_reg_267;
reg   [31:0] ap_phi_reg_pp0_iter23_t_int1_i_reg_267;
reg   [31:0] ap_phi_reg_pp0_iter24_t_int1_i_reg_267;
reg   [31:0] ap_phi_reg_pp0_iter25_t_int1_i_reg_267;
reg   [31:0] ap_phi_reg_pp0_iter26_t_int1_i_reg_267;
reg   [31:0] ap_phi_reg_pp0_iter27_t_int1_i_reg_267;
wire   [63:0] tmp_4_i_fu_338_p1;
reg    ap_block_pp0_stage0_01001;
reg   [7:0] window_buf_0_1_fu_182;
reg   [7:0] window_buf_0_1_1_fu_186;
wire   [7:0] window_buf_0_2_fu_391_p4;
reg   [7:0] window_buf_1_1_fu_190;
reg   [7:0] window_buf_1_1_1_fu_194;
reg   [7:0] window_buf_2_1_fu_198;
reg   [7:0] window_buf_2_1_1_fu_202;
wire  signed [31:0] grp_fu_278_p0;
wire   [7:0] tmp_2_fu_298_p4;
wire   [0:0] icmp_fu_308_p2;
wire   [0:0] tmp_2_i_fu_314_p2;
wire   [8:0] tmp_10_fu_343_p4;
wire   [0:0] icmp8_fu_353_p2;
wire   [0:0] tmp_26_i_fu_359_p2;
wire   [0:0] tmp2_fu_365_p2;
wire   [15:0] tmp_8_i_fu_411_p4;
wire   [8:0] tmp_23_0_cast10_i_ca_fu_430_p1;
wire   [8:0] tmp_23_0_2_cast9_i_c_fu_434_p1;
wire   [8:0] pix_h_sobel_2_0_2_i_fu_438_p2;
wire   [8:0] tmp_24_1_i_fu_448_p3;
wire   [10:0] tmp_24_1_cast_i_fu_456_p1;
wire  signed [10:0] pix_h_sobel_2_0_2_ca_fu_444_p1;
wire   [8:0] tmp_30_0_1_i_fu_466_p3;
wire   [8:0] tmp_fu_478_p2;
wire   [9:0] tmp_cast_fu_484_p1;
wire   [9:0] tmp_30_0_1_cast_i_fu_474_p1;
wire   [8:0] p_shl2_i_fu_522_p3;
wire   [10:0] p_shl2_cast_i_fu_529_p1;
wire   [10:0] pix_h_sobel_2_1_2_i_fu_533_p2;
wire   [10:0] tmp_23_2_cast_i_fu_538_p1;
wire   [10:0] pix_h_sobel_2_2_1_i_fu_542_p2;
wire   [10:0] tmp_23_2_2_cast_i_fu_548_p1;
wire   [10:0] pix_v_sobel_2_1_2_ca_fu_557_p1;
wire   [8:0] p_shl3_i_fu_566_p3;
wire   [10:0] pix_v_sobel_2_2_i_fu_560_p2;
wire   [10:0] p_shl3_cast_i_fu_573_p1;
wire   [10:0] pix_v_sobel_2_2_1_i_fu_577_p2;
wire   [18:0] tmp_25_tr_i_fu_602_p3;
wire  signed [19:0] grp_fu_616_p0;
wire   [31:0] p_Val2_1_fu_629_p1;
wire   [22:0] loc_V_1_fu_650_p1;
wire   [24:0] tmp_79_i_i_i_i_fu_654_p4;
wire   [7:0] loc_V_fu_640_p4;
wire   [8:0] tmp_i_i_i_i_cast_i_fu_668_p1;
wire   [8:0] sh_assign_fu_672_p2;
wire   [7:0] tmp_80_i_i_i_i_fu_686_p2;
wire   [0:0] isNeg_fu_678_p3;
wire  signed [8:0] tmp_80_i_i_i_cast_i_fu_692_p1;
wire   [8:0] sh_assign_1_fu_696_p3;
wire  signed [31:0] sh_assign_1_i_i_i_ca_fu_704_p1;
wire  signed [24:0] sh_assign_1_i_i_i_ca_1_fu_708_p1;
wire   [78:0] tmp_79_i_i_i_cast8_i_fu_664_p1;
wire   [78:0] tmp_81_i_i_i_i_fu_712_p1;
wire   [24:0] tmp_82_i_i_i_i_fu_716_p2;
wire   [0:0] tmp_8_fu_728_p3;
wire   [78:0] tmp_83_i_i_i_i_fu_722_p2;
wire   [31:0] tmp_4_fu_736_p1;
wire   [31:0] tmp_5_fu_740_p4;
wire   [31:0] p_Val2_6_i_i_i_i_fu_758_p2;
wire   [31:0] p_Val2_s_fu_763_p3;
wire   [23:0] tmp_9_fu_769_p4;
wire   [0:0] icmp5_fu_779_p2;
wire   [7:0] tmp_11_fu_785_p1;
wire   [19:0] grp_fu_616_p2;
wire   [0:0] tmp_19_i_fu_801_p2;
wire   [0:0] tmp_20_i_fu_807_p2;
wire   [0:0] tmp_23_i_fu_831_p2;
wire   [0:0] tmp_24_i_fu_837_p2;
wire   [0:0] or_cond9_i_fu_843_p2;
wire   [0:0] sel_tmp1_demorgan_fu_857_p2;
wire   [0:0] tmp_22_i_fu_825_p2;
wire   [0:0] sel_tmp1_fu_863_p2;
wire   [0:0] tmp1_fu_869_p2;
wire   [0:0] tmp_21_i_fu_819_p2;
wire   [0:0] sel_tmp2_fu_875_p2;
wire   [0:0] not_sel_tmp2_fu_881_p2;
wire   [0:0] or_cond_i_fu_813_p2;
wire   [0:0] tmp_1_fu_895_p2;
wire   [1:0] sel_tmp_cast_fu_887_p3;
wire   [1:0] grad_sobel_i_fu_849_p3;
wire  signed [10:0] tmp_10_i_fu_910_p0;
wire  signed [21:0] pix_h_sobel_2_2_2_ca_fu_599_p1;
wire  signed [10:0] tmp_10_i_fu_910_p1;
wire  signed [10:0] grp_fu_916_p0;
wire  signed [21:0] pix_v_sobel_2_2_2_ca_fu_622_p1;
wire  signed [10:0] grp_fu_916_p1;
reg    grp_fu_278_ce;
reg    grp_fu_281_ce;
reg    grp_fu_616_ce;
reg   [3:0] ap_NS_fsm;
reg    ap_idle_pp0;
wire    ap_enable_pp0;

// power-on initialization
initial begin
#0 start_once_reg = 1'b0;
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 4'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter27 = 1'b0;
#0 ap_enable_reg_pp0_iter0 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 ap_enable_reg_pp0_iter6 = 1'b0;
#0 ap_enable_reg_pp0_iter7 = 1'b0;
#0 ap_enable_reg_pp0_iter8 = 1'b0;
#0 ap_enable_reg_pp0_iter9 = 1'b0;
#0 ap_enable_reg_pp0_iter10 = 1'b0;
#0 ap_enable_reg_pp0_iter11 = 1'b0;
#0 ap_enable_reg_pp0_iter12 = 1'b0;
#0 ap_enable_reg_pp0_iter13 = 1'b0;
#0 ap_enable_reg_pp0_iter14 = 1'b0;
#0 ap_enable_reg_pp0_iter15 = 1'b0;
#0 ap_enable_reg_pp0_iter16 = 1'b0;
#0 ap_enable_reg_pp0_iter17 = 1'b0;
#0 ap_enable_reg_pp0_iter18 = 1'b0;
#0 ap_enable_reg_pp0_iter19 = 1'b0;
#0 ap_enable_reg_pp0_iter20 = 1'b0;
#0 ap_enable_reg_pp0_iter21 = 1'b0;
#0 ap_enable_reg_pp0_iter22 = 1'b0;
#0 ap_enable_reg_pp0_iter23 = 1'b0;
#0 ap_enable_reg_pp0_iter24 = 1'b0;
#0 ap_enable_reg_pp0_iter25 = 1'b0;
#0 ap_enable_reg_pp0_iter26 = 1'b0;
end

Sobel_1280u_720u_fYi #(
    .DataWidth( 24 ),
    .AddressRange( 1280 ),
    .AddressWidth( 11 ))
line_buf_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(line_buf_address0),
    .ce0(line_buf_ce0),
    .q0(line_buf_q0),
    .address1(line_buf_addr_reg_982),
    .ce1(line_buf_ce1),
    .we1(line_buf_we1),
    .d1(line_buf_d1)
);

canny_edge_detectg8j #(
    .ID( 1 ),
    .NUM_STAGE( 6 ),
    .din0_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
canny_edge_detectg8j_U18(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_278_p0),
    .ce(grp_fu_278_ce),
    .dout(grp_fu_278_p1)
);

canny_edge_detecthbi #(
    .ID( 1 ),
    .NUM_STAGE( 12 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
canny_edge_detecthbi_U19(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(32'd0),
    .din1(x_assign_reg_1059),
    .ce(grp_fu_281_ce),
    .dout(grp_fu_281_p2)
);

canny_edge_detectibs #(
    .ID( 1 ),
    .NUM_STAGE( 24 ),
    .din0_WIDTH( 20 ),
    .din1_WIDTH( 11 ),
    .dout_WIDTH( 20 ))
canny_edge_detectibs_U20(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_616_p0),
    .din1(pix_h_sobel_2_2_2_i_reg_1018),
    .ce(grp_fu_616_ce),
    .dout(grp_fu_616_p2)
);

canny_edge_detectjbC #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 11 ),
    .din1_WIDTH( 11 ),
    .dout_WIDTH( 22 ))
canny_edge_detectjbC_U21(
    .din0(tmp_10_i_fu_910_p0),
    .din1(tmp_10_i_fu_910_p1),
    .dout(tmp_10_i_fu_910_p2)
);

canny_edge_detectkbM #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 11 ),
    .din1_WIDTH( 11 ),
    .din2_WIDTH( 22 ),
    .dout_WIDTH( 22 ))
canny_edge_detectkbM_U22(
    .din0(grp_fu_916_p0),
    .din1(grp_fu_916_p1),
    .din2(tmp_10_i_reg_1034),
    .dout(grp_fu_916_p3)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((tmp_i_fu_286_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0 <= 1'b0;
    end else begin
        if (((tmp_3_i_fu_326_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter0 <= 1'b0;
        end else if (((tmp_i_fu_286_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
            ap_enable_reg_pp0_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter10 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter10 <= ap_enable_reg_pp0_iter9;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter11 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter11 <= ap_enable_reg_pp0_iter10;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter12 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter12 <= ap_enable_reg_pp0_iter11;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter13 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter13 <= ap_enable_reg_pp0_iter12;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter14 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter14 <= ap_enable_reg_pp0_iter13;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter15 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter15 <= ap_enable_reg_pp0_iter14;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter16 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter16 <= ap_enable_reg_pp0_iter15;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter17 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter17 <= ap_enable_reg_pp0_iter16;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter18 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter18 <= ap_enable_reg_pp0_iter17;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter19 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter19 <= ap_enable_reg_pp0_iter18;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            if ((1'b1 == ap_condition_pp0_exit_iter1_state4)) begin
                ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter0;
            end else if ((1'b1 == 1'b1)) begin
                ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter20 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter20 <= ap_enable_reg_pp0_iter19;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter21 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter21 <= ap_enable_reg_pp0_iter20;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter22 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter22 <= ap_enable_reg_pp0_iter21;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter23 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter23 <= ap_enable_reg_pp0_iter22;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter24 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter24 <= ap_enable_reg_pp0_iter23;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter25 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter25 <= ap_enable_reg_pp0_iter24;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter26 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter26 <= ap_enable_reg_pp0_iter25;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter27 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter27 <= ap_enable_reg_pp0_iter26;
        end else if (((tmp_i_fu_286_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
            ap_enable_reg_pp0_iter27 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter6 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter7 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter8 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter9 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter9 <= ap_enable_reg_pp0_iter8;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        start_once_reg <= 1'b0;
    end else begin
        if (((internal_ap_ready == 1'b0) & (real_start == 1'b1))) begin
            start_once_reg <= 1'b1;
        end else if ((internal_ap_ready == 1'b1)) begin
            start_once_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter26 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        if (((ap_reg_pp0_iter25_tmp_16_i_reg_1030 == 1'd0) & (ap_reg_pp0_iter25_tmp_3_i_reg_973 == 1'd0))) begin
            ap_phi_reg_pp0_iter27_t_int1_i_reg_267 <= t_int_fu_797_p1;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter27_t_int1_i_reg_267 <= ap_phi_reg_pp0_iter26_t_int1_i_reg_267;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        if (((tmp_16_i_fu_589_p2 == 1'd1) & (ap_reg_pp0_iter1_tmp_3_i_reg_973 == 1'd0))) begin
            ap_phi_reg_pp0_iter3_t_int1_i_reg_267 <= 32'd2147483647;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter3_t_int1_i_reg_267 <= ap_phi_reg_pp0_iter2_t_int1_i_reg_267;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_3_i_fu_326_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        xi_i_reg_256 <= xi_fu_332_p2;
    end else if (((tmp_i_fu_286_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        xi_i_reg_256 <= 11'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state31)) begin
        yi_i_reg_245 <= yi_reg_963;
    end else if ((~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        yi_i_reg_245 <= 10'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter10_t_int1_i_reg_267 <= ap_phi_reg_pp0_iter9_t_int1_i_reg_267;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter10 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter11_t_int1_i_reg_267 <= ap_phi_reg_pp0_iter10_t_int1_i_reg_267;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter11 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter12_t_int1_i_reg_267 <= ap_phi_reg_pp0_iter11_t_int1_i_reg_267;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter12 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter13_t_int1_i_reg_267 <= ap_phi_reg_pp0_iter12_t_int1_i_reg_267;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter13 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter14_t_int1_i_reg_267 <= ap_phi_reg_pp0_iter13_t_int1_i_reg_267;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter14 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter15_t_int1_i_reg_267 <= ap_phi_reg_pp0_iter14_t_int1_i_reg_267;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter15 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter16_t_int1_i_reg_267 <= ap_phi_reg_pp0_iter15_t_int1_i_reg_267;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter16 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter17_t_int1_i_reg_267 <= ap_phi_reg_pp0_iter16_t_int1_i_reg_267;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter17 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter18_t_int1_i_reg_267 <= ap_phi_reg_pp0_iter17_t_int1_i_reg_267;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter18 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter19_t_int1_i_reg_267 <= ap_phi_reg_pp0_iter18_t_int1_i_reg_267;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter1_t_int1_i_reg_267 <= ap_phi_reg_pp0_iter0_t_int1_i_reg_267;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter19 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter20_t_int1_i_reg_267 <= ap_phi_reg_pp0_iter19_t_int1_i_reg_267;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter20 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter21_t_int1_i_reg_267 <= ap_phi_reg_pp0_iter20_t_int1_i_reg_267;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter21 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter22_t_int1_i_reg_267 <= ap_phi_reg_pp0_iter21_t_int1_i_reg_267;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter22 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter23_t_int1_i_reg_267 <= ap_phi_reg_pp0_iter22_t_int1_i_reg_267;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter23 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter24_t_int1_i_reg_267 <= ap_phi_reg_pp0_iter23_t_int1_i_reg_267;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter24 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter25_t_int1_i_reg_267 <= ap_phi_reg_pp0_iter24_t_int1_i_reg_267;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter25 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter26_t_int1_i_reg_267 <= ap_phi_reg_pp0_iter25_t_int1_i_reg_267;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter2_t_int1_i_reg_267 <= ap_phi_reg_pp0_iter1_t_int1_i_reg_267;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter4_t_int1_i_reg_267 <= ap_phi_reg_pp0_iter3_t_int1_i_reg_267;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter5_t_int1_i_reg_267 <= ap_phi_reg_pp0_iter4_t_int1_i_reg_267;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter5 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter6_t_int1_i_reg_267 <= ap_phi_reg_pp0_iter5_t_int1_i_reg_267;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter6 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter7_t_int1_i_reg_267 <= ap_phi_reg_pp0_iter6_t_int1_i_reg_267;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter7 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter8_t_int1_i_reg_267 <= ap_phi_reg_pp0_iter7_t_int1_i_reg_267;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter8 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter9_t_int1_i_reg_267 <= ap_phi_reg_pp0_iter8_t_int1_i_reg_267;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        ap_reg_pp0_iter10_or_cond3_i_reg_988 <= ap_reg_pp0_iter9_or_cond3_i_reg_988;
        ap_reg_pp0_iter10_tmp_16_i_reg_1030 <= ap_reg_pp0_iter9_tmp_16_i_reg_1030;
        ap_reg_pp0_iter10_tmp_3_i_reg_973 <= ap_reg_pp0_iter9_tmp_3_i_reg_973;
        ap_reg_pp0_iter11_or_cond3_i_reg_988 <= ap_reg_pp0_iter10_or_cond3_i_reg_988;
        ap_reg_pp0_iter11_tmp_16_i_reg_1030 <= ap_reg_pp0_iter10_tmp_16_i_reg_1030;
        ap_reg_pp0_iter11_tmp_3_i_reg_973 <= ap_reg_pp0_iter10_tmp_3_i_reg_973;
        ap_reg_pp0_iter12_or_cond3_i_reg_988 <= ap_reg_pp0_iter11_or_cond3_i_reg_988;
        ap_reg_pp0_iter12_tmp_16_i_reg_1030 <= ap_reg_pp0_iter11_tmp_16_i_reg_1030;
        ap_reg_pp0_iter12_tmp_3_i_reg_973 <= ap_reg_pp0_iter11_tmp_3_i_reg_973;
        ap_reg_pp0_iter13_or_cond3_i_reg_988 <= ap_reg_pp0_iter12_or_cond3_i_reg_988;
        ap_reg_pp0_iter13_tmp_16_i_reg_1030 <= ap_reg_pp0_iter12_tmp_16_i_reg_1030;
        ap_reg_pp0_iter13_tmp_3_i_reg_973 <= ap_reg_pp0_iter12_tmp_3_i_reg_973;
        ap_reg_pp0_iter14_or_cond3_i_reg_988 <= ap_reg_pp0_iter13_or_cond3_i_reg_988;
        ap_reg_pp0_iter14_tmp_16_i_reg_1030 <= ap_reg_pp0_iter13_tmp_16_i_reg_1030;
        ap_reg_pp0_iter14_tmp_3_i_reg_973 <= ap_reg_pp0_iter13_tmp_3_i_reg_973;
        ap_reg_pp0_iter15_or_cond3_i_reg_988 <= ap_reg_pp0_iter14_or_cond3_i_reg_988;
        ap_reg_pp0_iter15_tmp_16_i_reg_1030 <= ap_reg_pp0_iter14_tmp_16_i_reg_1030;
        ap_reg_pp0_iter15_tmp_3_i_reg_973 <= ap_reg_pp0_iter14_tmp_3_i_reg_973;
        ap_reg_pp0_iter16_or_cond3_i_reg_988 <= ap_reg_pp0_iter15_or_cond3_i_reg_988;
        ap_reg_pp0_iter16_tmp_16_i_reg_1030 <= ap_reg_pp0_iter15_tmp_16_i_reg_1030;
        ap_reg_pp0_iter16_tmp_3_i_reg_973 <= ap_reg_pp0_iter15_tmp_3_i_reg_973;
        ap_reg_pp0_iter17_or_cond3_i_reg_988 <= ap_reg_pp0_iter16_or_cond3_i_reg_988;
        ap_reg_pp0_iter17_tmp_16_i_reg_1030 <= ap_reg_pp0_iter16_tmp_16_i_reg_1030;
        ap_reg_pp0_iter17_tmp_3_i_reg_973 <= ap_reg_pp0_iter16_tmp_3_i_reg_973;
        ap_reg_pp0_iter18_or_cond3_i_reg_988 <= ap_reg_pp0_iter17_or_cond3_i_reg_988;
        ap_reg_pp0_iter18_tmp_16_i_reg_1030 <= ap_reg_pp0_iter17_tmp_16_i_reg_1030;
        ap_reg_pp0_iter18_tmp_3_i_reg_973 <= ap_reg_pp0_iter17_tmp_3_i_reg_973;
        ap_reg_pp0_iter19_or_cond3_i_reg_988 <= ap_reg_pp0_iter18_or_cond3_i_reg_988;
        ap_reg_pp0_iter19_tmp_16_i_reg_1030 <= ap_reg_pp0_iter18_tmp_16_i_reg_1030;
        ap_reg_pp0_iter19_tmp_3_i_reg_973 <= ap_reg_pp0_iter18_tmp_3_i_reg_973;
        ap_reg_pp0_iter20_or_cond3_i_reg_988 <= ap_reg_pp0_iter19_or_cond3_i_reg_988;
        ap_reg_pp0_iter20_tmp_16_i_reg_1030 <= ap_reg_pp0_iter19_tmp_16_i_reg_1030;
        ap_reg_pp0_iter20_tmp_3_i_reg_973 <= ap_reg_pp0_iter19_tmp_3_i_reg_973;
        ap_reg_pp0_iter21_or_cond3_i_reg_988 <= ap_reg_pp0_iter20_or_cond3_i_reg_988;
        ap_reg_pp0_iter21_tmp_16_i_reg_1030 <= ap_reg_pp0_iter20_tmp_16_i_reg_1030;
        ap_reg_pp0_iter21_tmp_3_i_reg_973 <= ap_reg_pp0_iter20_tmp_3_i_reg_973;
        ap_reg_pp0_iter22_or_cond3_i_reg_988 <= ap_reg_pp0_iter21_or_cond3_i_reg_988;
        ap_reg_pp0_iter22_tmp_16_i_reg_1030 <= ap_reg_pp0_iter21_tmp_16_i_reg_1030;
        ap_reg_pp0_iter22_tmp_3_i_reg_973 <= ap_reg_pp0_iter21_tmp_3_i_reg_973;
        ap_reg_pp0_iter23_or_cond3_i_reg_988 <= ap_reg_pp0_iter22_or_cond3_i_reg_988;
        ap_reg_pp0_iter23_tmp_16_i_reg_1030 <= ap_reg_pp0_iter22_tmp_16_i_reg_1030;
        ap_reg_pp0_iter23_tmp_3_i_reg_973 <= ap_reg_pp0_iter22_tmp_3_i_reg_973;
        ap_reg_pp0_iter24_or_cond3_i_reg_988 <= ap_reg_pp0_iter23_or_cond3_i_reg_988;
        ap_reg_pp0_iter24_tmp_16_i_reg_1030 <= ap_reg_pp0_iter23_tmp_16_i_reg_1030;
        ap_reg_pp0_iter24_tmp_3_i_reg_973 <= ap_reg_pp0_iter23_tmp_3_i_reg_973;
        ap_reg_pp0_iter25_or_cond3_i_reg_988 <= ap_reg_pp0_iter24_or_cond3_i_reg_988;
        ap_reg_pp0_iter25_tmp_16_i_reg_1030 <= ap_reg_pp0_iter24_tmp_16_i_reg_1030;
        ap_reg_pp0_iter25_tmp_28_i_reg_1080 <= tmp_28_i_reg_1080;
        ap_reg_pp0_iter25_tmp_3_i_reg_973 <= ap_reg_pp0_iter24_tmp_3_i_reg_973;
        ap_reg_pp0_iter26_or_cond3_i_reg_988 <= ap_reg_pp0_iter25_or_cond3_i_reg_988;
        ap_reg_pp0_iter26_tmp_28_i_reg_1080 <= ap_reg_pp0_iter25_tmp_28_i_reg_1080;
        ap_reg_pp0_iter2_or_cond3_i_reg_988 <= ap_reg_pp0_iter1_or_cond3_i_reg_988;
        ap_reg_pp0_iter2_tmp_3_i_reg_973 <= ap_reg_pp0_iter1_tmp_3_i_reg_973;
        ap_reg_pp0_iter3_or_cond3_i_reg_988 <= ap_reg_pp0_iter2_or_cond3_i_reg_988;
        ap_reg_pp0_iter3_pix_v_sobel_2_2_2_i_reg_1024 <= pix_v_sobel_2_2_2_i_reg_1024;
        ap_reg_pp0_iter3_tmp_16_i_reg_1030 <= tmp_16_i_reg_1030;
        ap_reg_pp0_iter3_tmp_3_i_reg_973 <= ap_reg_pp0_iter2_tmp_3_i_reg_973;
        ap_reg_pp0_iter4_or_cond3_i_reg_988 <= ap_reg_pp0_iter3_or_cond3_i_reg_988;
        ap_reg_pp0_iter4_tmp_16_i_reg_1030 <= ap_reg_pp0_iter3_tmp_16_i_reg_1030;
        ap_reg_pp0_iter4_tmp_3_i_reg_973 <= ap_reg_pp0_iter3_tmp_3_i_reg_973;
        ap_reg_pp0_iter5_or_cond3_i_reg_988 <= ap_reg_pp0_iter4_or_cond3_i_reg_988;
        ap_reg_pp0_iter5_tmp_16_i_reg_1030 <= ap_reg_pp0_iter4_tmp_16_i_reg_1030;
        ap_reg_pp0_iter5_tmp_3_i_reg_973 <= ap_reg_pp0_iter4_tmp_3_i_reg_973;
        ap_reg_pp0_iter6_or_cond3_i_reg_988 <= ap_reg_pp0_iter5_or_cond3_i_reg_988;
        ap_reg_pp0_iter6_tmp_16_i_reg_1030 <= ap_reg_pp0_iter5_tmp_16_i_reg_1030;
        ap_reg_pp0_iter6_tmp_3_i_reg_973 <= ap_reg_pp0_iter5_tmp_3_i_reg_973;
        ap_reg_pp0_iter7_or_cond3_i_reg_988 <= ap_reg_pp0_iter6_or_cond3_i_reg_988;
        ap_reg_pp0_iter7_tmp_16_i_reg_1030 <= ap_reg_pp0_iter6_tmp_16_i_reg_1030;
        ap_reg_pp0_iter7_tmp_3_i_reg_973 <= ap_reg_pp0_iter6_tmp_3_i_reg_973;
        ap_reg_pp0_iter8_or_cond3_i_reg_988 <= ap_reg_pp0_iter7_or_cond3_i_reg_988;
        ap_reg_pp0_iter8_tmp_16_i_reg_1030 <= ap_reg_pp0_iter7_tmp_16_i_reg_1030;
        ap_reg_pp0_iter8_tmp_3_i_reg_973 <= ap_reg_pp0_iter7_tmp_3_i_reg_973;
        ap_reg_pp0_iter9_or_cond3_i_reg_988 <= ap_reg_pp0_iter8_or_cond3_i_reg_988;
        ap_reg_pp0_iter9_tmp_16_i_reg_1030 <= ap_reg_pp0_iter8_tmp_16_i_reg_1030;
        ap_reg_pp0_iter9_tmp_3_i_reg_973 <= ap_reg_pp0_iter8_tmp_3_i_reg_973;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_reg_pp0_iter1_or_cond3_i_reg_988 <= or_cond3_i_reg_988;
        ap_reg_pp0_iter1_tmp_3_i_reg_973 <= tmp_3_i_reg_973;
        tmp_3_i_reg_973 <= tmp_3_i_fu_326_p2;
        window_buf_2_1_2_reg_992 <= window_buf_2_1_1_fu_202;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_3_i_fu_326_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        line_buf_addr_reg_982 <= tmp_4_i_fu_338_p1;
        or_cond3_i_reg_988 <= or_cond3_i_fu_371_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_reg_pp0_iter22_tmp_3_i_reg_973 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        p_Result_s_reg_1069 <= p_Val2_1_fu_629_p1[32'd31];
        p_Val2_3_reg_1074 <= p_Val2_3_fu_750_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_3_i_reg_973 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        pix_h_sobel_2_1_1_i_reg_1008 <= pix_h_sobel_2_1_1_i_fu_460_p2;
        pix_v_sobel_2_1_2_i_reg_1013 <= pix_v_sobel_2_1_2_i_fu_488_p2;
        window_buf_1_2_reg_998 <= {{line_buf_q0[23:16]}};
        window_buf_2_2_reg_1003 <= fifo2_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_reg_pp0_iter1_tmp_3_i_reg_973 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        pix_h_sobel_2_2_2_i_reg_1018 <= pix_h_sobel_2_2_2_i_fu_551_p2;
        pix_v_sobel_2_2_2_i_reg_1024 <= pix_v_sobel_2_2_2_i_fu_583_p2;
        tmp_16_i_reg_1030 <= tmp_16_i_fu_589_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_i_fu_286_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        tmp3_reg_968 <= tmp3_fu_320_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_reg_pp0_iter2_tmp_3_i_reg_973 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_10_i_reg_1034 <= tmp_10_i_fu_910_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_reg_pp0_iter3_tmp_3_i_reg_973 == 1'd0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_12_i_reg_1049 <= grp_fu_916_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_reg_pp0_iter23_or_cond3_i_reg_988 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_28_i_reg_1080 <= tmp_28_i_fu_789_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_3_i_reg_973 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        window_buf_0_1_1_fu_186 <= {{line_buf_q0[15:8]}};
        window_buf_0_1_fu_182 <= window_buf_0_1_1_fu_186;
        window_buf_1_1_1_fu_194 <= {{line_buf_q0[23:16]}};
        window_buf_1_1_fu_190 <= window_buf_1_1_1_fu_194;
        window_buf_2_1_1_fu_202 <= fifo2_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_reg_pp0_iter1_tmp_3_i_reg_973 == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        window_buf_2_1_fu_198 <= window_buf_2_1_2_reg_992;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_reg_pp0_iter21_tmp_3_i_reg_973 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        x_assign_2_reg_1064 <= grp_fu_281_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_reg_pp0_iter9_tmp_3_i_reg_973 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        x_assign_reg_1059 <= grp_fu_278_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        yi_reg_963 <= yi_fu_292_p2;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_condition_pp0_exit_iter1_state4 = 1'b1;
    end else begin
        ap_condition_pp0_exit_iter1_state4 = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_i_fu_286_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((real_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter27 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter26 == 1'b0) & (ap_enable_reg_pp0_iter25 == 1'b0) & (ap_enable_reg_pp0_iter24 == 1'b0) & (ap_enable_reg_pp0_iter23 == 1'b0) & (ap_enable_reg_pp0_iter22 == 1'b0) & (ap_enable_reg_pp0_iter21 == 1'b0) & (ap_enable_reg_pp0_iter20 == 1'b0) & (ap_enable_reg_pp0_iter19 == 1'b0) & (ap_enable_reg_pp0_iter18 == 1'b0) & (ap_enable_reg_pp0_iter17 == 1'b0) & (ap_enable_reg_pp0_iter16 == 1'b0) & (ap_enable_reg_pp0_iter15 == 1'b0) & (ap_enable_reg_pp0_iter14 == 1'b0) & (ap_enable_reg_pp0_iter13 == 1'b0) & (ap_enable_reg_pp0_iter12 == 1'b0) & (ap_enable_reg_pp0_iter11 == 1'b0) & (ap_enable_reg_pp0_iter10 == 1'b0) & (ap_enable_reg_pp0_iter9 == 1'b0) & (ap_enable_reg_pp0_iter8 == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_3_i_reg_973 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        fifo2_blk_n = fifo2_empty_n;
    end else begin
        fifo2_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((tmp_3_i_reg_973 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        fifo2_read = 1'b1;
    end else begin
        fifo2_read = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_reg_pp0_iter26_or_cond3_i_reg_988 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter27 == 1'b1)) | ((ap_reg_pp0_iter26_or_cond3_i_reg_988 == 1'd1) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter27 == 1'b1)))) begin
        fifo3_grad_blk_n = fifo3_grad_full_n;
    end else begin
        fifo3_grad_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((((ap_reg_pp0_iter26_or_cond3_i_reg_988 == 1'd0) & (ap_enable_reg_pp0_iter27 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_reg_pp0_iter26_or_cond3_i_reg_988 == 1'd1) & (ap_enable_reg_pp0_iter27 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        fifo3_grad_write = 1'b1;
    end else begin
        fifo3_grad_write = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_reg_pp0_iter26_or_cond3_i_reg_988 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter27 == 1'b1)) | ((ap_reg_pp0_iter26_or_cond3_i_reg_988 == 1'd1) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter27 == 1'b1)))) begin
        fifo3_value_blk_n = fifo3_value_full_n;
    end else begin
        fifo3_value_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_01001) & (ap_enable_reg_pp0_iter27 == 1'b1))) begin
        if ((ap_reg_pp0_iter26_or_cond3_i_reg_988 == 1'd1)) begin
            fifo3_value_din = ap_reg_pp0_iter26_tmp_28_i_reg_1080;
        end else if ((ap_reg_pp0_iter26_or_cond3_i_reg_988 == 1'd0)) begin
            fifo3_value_din = 8'd0;
        end else begin
            fifo3_value_din = 'bx;
        end
    end else begin
        fifo3_value_din = 'bx;
    end
end

always @ (*) begin
    if ((((ap_reg_pp0_iter26_or_cond3_i_reg_988 == 1'd0) & (ap_enable_reg_pp0_iter27 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_reg_pp0_iter26_or_cond3_i_reg_988 == 1'd1) & (ap_enable_reg_pp0_iter27 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        fifo3_value_write = 1'b1;
    end else begin
        fifo3_value_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_278_ce = 1'b1;
    end else begin
        grp_fu_278_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_281_ce = 1'b1;
    end else begin
        grp_fu_281_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_616_ce = 1'b1;
    end else begin
        grp_fu_616_ce = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_i_fu_286_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        internal_ap_ready = 1'b1;
    end else begin
        internal_ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        line_buf_ce0 = 1'b1;
    end else begin
        line_buf_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        line_buf_ce1 = 1'b1;
    end else begin
        line_buf_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_3_i_reg_973 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        line_buf_we1 = 1'b1;
    end else begin
        line_buf_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((start_once_reg == 1'b0) & (start_full_n == 1'b0))) begin
        real_start = 1'b0;
    end else begin
        real_start = ap_start;
    end
end

always @ (*) begin
    if (((start_once_reg == 1'b0) & (real_start == 1'b1))) begin
        start_write = 1'b1;
    end else begin
        start_write = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if ((~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((tmp_i_fu_286_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_pp0_stage0 : begin
            if ((~((ap_enable_reg_pp0_iter2 == 1'b0) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b0)) & ~((ap_enable_reg_pp0_iter26 == 1'b0) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter27 == 1'b1)))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if ((((ap_enable_reg_pp0_iter26 == 1'b0) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter27 == 1'b1)) | ((ap_enable_reg_pp0_iter2 == 1'b0) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b0)))) begin
                ap_NS_fsm = ap_ST_fsm_state31;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_state31 : begin
            ap_NS_fsm = ap_ST_fsm_state2;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state31 = ap_CS_fsm[32'd3];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = (((ap_enable_reg_pp0_iter27 == 1'b1) & (((ap_reg_pp0_iter26_or_cond3_i_reg_988 == 1'd0) & (fifo3_grad_full_n == 1'b0)) | ((ap_reg_pp0_iter26_or_cond3_i_reg_988 == 1'd0) & (fifo3_value_full_n == 1'b0)) | ((ap_reg_pp0_iter26_or_cond3_i_reg_988 == 1'd1) & (fifo3_grad_full_n == 1'b0)) | ((ap_reg_pp0_iter26_or_cond3_i_reg_988 == 1'd1) & (fifo3_value_full_n == 1'b0)))) | ((tmp_3_i_reg_973 == 1'd0) & (fifo2_empty_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = (((ap_enable_reg_pp0_iter27 == 1'b1) & (((ap_reg_pp0_iter26_or_cond3_i_reg_988 == 1'd0) & (fifo3_grad_full_n == 1'b0)) | ((ap_reg_pp0_iter26_or_cond3_i_reg_988 == 1'd0) & (fifo3_value_full_n == 1'b0)) | ((ap_reg_pp0_iter26_or_cond3_i_reg_988 == 1'd1) & (fifo3_grad_full_n == 1'b0)) | ((ap_reg_pp0_iter26_or_cond3_i_reg_988 == 1'd1) & (fifo3_value_full_n == 1'b0)))) | ((tmp_3_i_reg_973 == 1'd0) & (fifo2_empty_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = (((ap_enable_reg_pp0_iter27 == 1'b1) & (((ap_reg_pp0_iter26_or_cond3_i_reg_988 == 1'd0) & (fifo3_grad_full_n == 1'b0)) | ((ap_reg_pp0_iter26_or_cond3_i_reg_988 == 1'd0) & (fifo3_value_full_n == 1'b0)) | ((ap_reg_pp0_iter26_or_cond3_i_reg_988 == 1'd1) & (fifo3_grad_full_n == 1'b0)) | ((ap_reg_pp0_iter26_or_cond3_i_reg_988 == 1'd1) & (fifo3_value_full_n == 1'b0)))) | ((tmp_3_i_reg_973 == 1'd0) & (fifo2_empty_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)));
end

always @ (*) begin
    ap_block_state1 = ((real_start == 1'b0) | (ap_done_reg == 1'b1));
end

assign ap_block_state10_pp0_stage0_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter8 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter9 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage0_iter10 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage0_iter11 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp0_stage0_iter12 = ~(1'b1 == 1'b1);

assign ap_block_state16_pp0_stage0_iter13 = ~(1'b1 == 1'b1);

assign ap_block_state17_pp0_stage0_iter14 = ~(1'b1 == 1'b1);

assign ap_block_state18_pp0_stage0_iter15 = ~(1'b1 == 1'b1);

assign ap_block_state19_pp0_stage0_iter16 = ~(1'b1 == 1'b1);

assign ap_block_state20_pp0_stage0_iter17 = ~(1'b1 == 1'b1);

assign ap_block_state21_pp0_stage0_iter18 = ~(1'b1 == 1'b1);

assign ap_block_state22_pp0_stage0_iter19 = ~(1'b1 == 1'b1);

assign ap_block_state23_pp0_stage0_iter20 = ~(1'b1 == 1'b1);

assign ap_block_state24_pp0_stage0_iter21 = ~(1'b1 == 1'b1);

assign ap_block_state25_pp0_stage0_iter22 = ~(1'b1 == 1'b1);

assign ap_block_state26_pp0_stage0_iter23 = ~(1'b1 == 1'b1);

assign ap_block_state27_pp0_stage0_iter24 = ~(1'b1 == 1'b1);

assign ap_block_state28_pp0_stage0_iter25 = ~(1'b1 == 1'b1);

assign ap_block_state29_pp0_stage0_iter26 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state30_pp0_stage0_iter27 = (((ap_reg_pp0_iter26_or_cond3_i_reg_988 == 1'd0) & (fifo3_grad_full_n == 1'b0)) | ((ap_reg_pp0_iter26_or_cond3_i_reg_988 == 1'd0) & (fifo3_value_full_n == 1'b0)) | ((ap_reg_pp0_iter26_or_cond3_i_reg_988 == 1'd1) & (fifo3_grad_full_n == 1'b0)) | ((ap_reg_pp0_iter26_or_cond3_i_reg_988 == 1'd1) & (fifo3_value_full_n == 1'b0)));
end

assign ap_block_state3_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state4_pp0_stage0_iter1 = ((tmp_3_i_reg_973 == 1'd0) & (fifo2_empty_n == 1'b0));
end

assign ap_block_state5_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter6 = ~(1'b1 == 1'b1);

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_phi_reg_pp0_iter0_t_int1_i_reg_267 = 'bx;

assign ap_ready = internal_ap_ready;

assign fifo3_grad_din = ((tmp_1_fu_895_p2[0:0] === 1'b1) ? sel_tmp_cast_fu_887_p3 : grad_sobel_i_fu_849_p3);

assign grad_sobel_i_fu_849_p3 = ((or_cond9_i_fu_843_p2[0:0] === 1'b1) ? 2'd1 : 2'd2);

assign grp_fu_278_p0 = tmp_12_i_reg_1049;

assign grp_fu_616_p0 = $signed(tmp_25_tr_i_fu_602_p3);

assign grp_fu_916_p0 = pix_v_sobel_2_2_2_ca_fu_622_p1;

assign grp_fu_916_p1 = pix_v_sobel_2_2_2_ca_fu_622_p1;

assign icmp5_fu_779_p2 = (($signed(tmp_9_fu_769_p4) > $signed(24'd0)) ? 1'b1 : 1'b0);

assign icmp8_fu_353_p2 = ((tmp_10_fu_343_p4 != 9'd0) ? 1'b1 : 1'b0);

assign icmp_fu_308_p2 = ((tmp_2_fu_298_p4 != 8'd0) ? 1'b1 : 1'b0);

assign isNeg_fu_678_p3 = sh_assign_fu_672_p2[32'd8];

assign line_buf_address0 = tmp_4_i_fu_338_p1;

assign line_buf_d1 = {{fifo2_dout}, {tmp_8_i_fu_411_p4}};

assign loc_V_1_fu_650_p1 = p_Val2_1_fu_629_p1[22:0];

assign loc_V_fu_640_p4 = {{p_Val2_1_fu_629_p1[30:23]}};

assign not_sel_tmp2_fu_881_p2 = (sel_tmp2_fu_875_p2 ^ 1'd1);

assign or_cond3_i_fu_371_p2 = (tmp3_reg_968 & tmp2_fu_365_p2);

assign or_cond9_i_fu_843_p2 = (tmp_24_i_fu_837_p2 & tmp_23_i_fu_831_p2);

assign or_cond_i_fu_813_p2 = (tmp_20_i_fu_807_p2 & tmp_19_i_fu_801_p2);

assign p_Val2_1_fu_629_p1 = x_assign_2_reg_1064;

assign p_Val2_3_fu_750_p3 = ((isNeg_fu_678_p3[0:0] === 1'b1) ? tmp_4_fu_736_p1 : tmp_5_fu_740_p4);

assign p_Val2_6_i_i_i_i_fu_758_p2 = (32'd0 - p_Val2_3_reg_1074);

assign p_Val2_s_fu_763_p3 = ((p_Result_s_reg_1069[0:0] === 1'b1) ? p_Val2_6_i_i_i_i_fu_758_p2 : p_Val2_3_reg_1074);

assign p_shl2_cast_i_fu_529_p1 = p_shl2_i_fu_522_p3;

assign p_shl2_i_fu_522_p3 = {{window_buf_1_2_reg_998}, {1'd0}};

assign p_shl3_cast_i_fu_573_p1 = p_shl3_i_fu_566_p3;

assign p_shl3_i_fu_566_p3 = {{window_buf_2_1_2_reg_992}, {1'd0}};

assign pix_h_sobel_2_0_2_ca_fu_444_p1 = $signed(pix_h_sobel_2_0_2_i_fu_438_p2);

assign pix_h_sobel_2_0_2_i_fu_438_p2 = (tmp_23_0_cast10_i_ca_fu_430_p1 - tmp_23_0_2_cast9_i_c_fu_434_p1);

assign pix_h_sobel_2_1_1_i_fu_460_p2 = ($signed(tmp_24_1_cast_i_fu_456_p1) + $signed(pix_h_sobel_2_0_2_ca_fu_444_p1));

assign pix_h_sobel_2_1_2_i_fu_533_p2 = (pix_h_sobel_2_1_1_i_reg_1008 - p_shl2_cast_i_fu_529_p1);

assign pix_h_sobel_2_2_1_i_fu_542_p2 = (pix_h_sobel_2_1_2_i_fu_533_p2 + tmp_23_2_cast_i_fu_538_p1);

assign pix_h_sobel_2_2_2_ca_fu_599_p1 = pix_h_sobel_2_2_2_i_reg_1018;

assign pix_h_sobel_2_2_2_i_fu_551_p2 = (pix_h_sobel_2_2_1_i_fu_542_p2 - tmp_23_2_2_cast_i_fu_548_p1);

assign pix_v_sobel_2_1_2_ca_fu_557_p1 = pix_v_sobel_2_1_2_i_reg_1013;

assign pix_v_sobel_2_1_2_i_fu_488_p2 = (tmp_cast_fu_484_p1 + tmp_30_0_1_cast_i_fu_474_p1);

assign pix_v_sobel_2_2_1_i_fu_577_p2 = (pix_v_sobel_2_2_i_fu_560_p2 - p_shl3_cast_i_fu_573_p1);

assign pix_v_sobel_2_2_2_ca_fu_622_p1 = $signed(ap_reg_pp0_iter3_pix_v_sobel_2_2_2_i_reg_1024);

assign pix_v_sobel_2_2_2_i_fu_583_p2 = (pix_v_sobel_2_2_1_i_fu_577_p2 - tmp_23_2_2_cast_i_fu_548_p1);

assign pix_v_sobel_2_2_i_fu_560_p2 = (pix_v_sobel_2_1_2_ca_fu_557_p1 - tmp_23_2_cast_i_fu_538_p1);

assign sel_tmp1_demorgan_fu_857_p2 = (tmp_20_i_fu_807_p2 & tmp_19_i_fu_801_p2);

assign sel_tmp1_fu_863_p2 = (sel_tmp1_demorgan_fu_857_p2 ^ 1'd1);

assign sel_tmp2_fu_875_p2 = (tmp_21_i_fu_819_p2 & tmp1_fu_869_p2);

assign sel_tmp_cast_fu_887_p3 = ((not_sel_tmp2_fu_881_p2[0:0] === 1'b1) ? 2'd3 : 2'd0);

assign sh_assign_1_fu_696_p3 = ((isNeg_fu_678_p3[0:0] === 1'b1) ? tmp_80_i_i_i_cast_i_fu_692_p1 : sh_assign_fu_672_p2);

assign sh_assign_1_i_i_i_ca_1_fu_708_p1 = $signed(sh_assign_1_fu_696_p3);

assign sh_assign_1_i_i_i_ca_fu_704_p1 = $signed(sh_assign_1_fu_696_p3);

assign sh_assign_fu_672_p2 = ($signed(9'd385) + $signed(tmp_i_i_i_i_cast_i_fu_668_p1));

assign start_out = real_start;

assign t_int_fu_797_p1 = $signed(grp_fu_616_p2);

assign tmp1_fu_869_p2 = (tmp_22_i_fu_825_p2 & sel_tmp1_fu_863_p2);

assign tmp2_fu_365_p2 = (tmp_26_i_fu_359_p2 & icmp8_fu_353_p2);

assign tmp3_fu_320_p2 = (tmp_2_i_fu_314_p2 & icmp_fu_308_p2);

assign tmp_10_fu_343_p4 = {{xi_i_reg_256[10:2]}};

assign tmp_10_i_fu_910_p0 = pix_h_sobel_2_2_2_ca_fu_599_p1;

assign tmp_10_i_fu_910_p1 = pix_h_sobel_2_2_2_ca_fu_599_p1;

assign tmp_11_fu_785_p1 = p_Val2_s_fu_763_p3[7:0];

assign tmp_16_i_fu_589_p2 = ((pix_h_sobel_2_2_1_i_fu_542_p2 == tmp_23_2_2_cast_i_fu_548_p1) ? 1'b1 : 1'b0);

assign tmp_19_i_fu_801_p2 = (($signed(ap_phi_reg_pp0_iter27_t_int1_i_reg_267) > $signed(32'd4294966678)) ? 1'b1 : 1'b0);

assign tmp_1_fu_895_p2 = (sel_tmp2_fu_875_p2 | or_cond_i_fu_813_p2);

assign tmp_20_i_fu_807_p2 = (($signed(ap_phi_reg_pp0_iter27_t_int1_i_reg_267) < $signed(32'd4294967191)) ? 1'b1 : 1'b0);

assign tmp_21_i_fu_819_p2 = (($signed(ap_phi_reg_pp0_iter27_t_int1_i_reg_267) > $signed(32'd4294967190)) ? 1'b1 : 1'b0);

assign tmp_22_i_fu_825_p2 = (($signed(ap_phi_reg_pp0_iter27_t_int1_i_reg_267) < $signed(32'd107)) ? 1'b1 : 1'b0);

assign tmp_23_0_2_cast9_i_c_fu_434_p1 = window_buf_0_2_fu_391_p4;

assign tmp_23_0_cast10_i_ca_fu_430_p1 = window_buf_0_1_fu_182;

assign tmp_23_2_2_cast_i_fu_548_p1 = window_buf_2_2_reg_1003;

assign tmp_23_2_cast_i_fu_538_p1 = window_buf_2_1_fu_198;

assign tmp_23_i_fu_831_p2 = (($signed(ap_phi_reg_pp0_iter27_t_int1_i_reg_267) > $signed(32'd106)) ? 1'b1 : 1'b0);

assign tmp_24_1_cast_i_fu_456_p1 = tmp_24_1_i_fu_448_p3;

assign tmp_24_1_i_fu_448_p3 = {{window_buf_1_1_fu_190}, {1'd0}};

assign tmp_24_i_fu_837_p2 = (($signed(ap_phi_reg_pp0_iter27_t_int1_i_reg_267) < $signed(32'd618)) ? 1'b1 : 1'b0);

assign tmp_25_tr_i_fu_602_p3 = {{pix_v_sobel_2_2_2_i_reg_1024}, {8'd0}};

assign tmp_26_i_fu_359_p2 = ((xi_i_reg_256 < 11'd1277) ? 1'b1 : 1'b0);

assign tmp_28_i_fu_789_p3 = ((icmp5_fu_779_p2[0:0] === 1'b1) ? 8'd255 : tmp_11_fu_785_p1);

assign tmp_2_fu_298_p4 = {{yi_i_reg_245[9:2]}};

assign tmp_2_i_fu_314_p2 = ((yi_i_reg_245 < 10'd717) ? 1'b1 : 1'b0);

assign tmp_30_0_1_cast_i_fu_474_p1 = tmp_30_0_1_i_fu_466_p3;

assign tmp_30_0_1_i_fu_466_p3 = {{window_buf_0_1_1_fu_186}, {1'd0}};

assign tmp_3_i_fu_326_p2 = ((xi_i_reg_256 == 11'd1280) ? 1'b1 : 1'b0);

assign tmp_4_fu_736_p1 = tmp_8_fu_728_p3;

assign tmp_4_i_fu_338_p1 = xi_i_reg_256;

assign tmp_5_fu_740_p4 = {{tmp_83_i_i_i_i_fu_722_p2[55:24]}};

assign tmp_79_i_i_i_cast8_i_fu_664_p1 = tmp_79_i_i_i_i_fu_654_p4;

assign tmp_79_i_i_i_i_fu_654_p4 = {{{{1'd1}, {loc_V_1_fu_650_p1}}}, {1'd0}};

assign tmp_80_i_i_i_cast_i_fu_692_p1 = $signed(tmp_80_i_i_i_i_fu_686_p2);

assign tmp_80_i_i_i_i_fu_686_p2 = (8'd127 - loc_V_fu_640_p4);

assign tmp_81_i_i_i_i_fu_712_p1 = $unsigned(sh_assign_1_i_i_i_ca_fu_704_p1);

assign tmp_82_i_i_i_i_fu_716_p2 = tmp_79_i_i_i_i_fu_654_p4 >> sh_assign_1_i_i_i_ca_1_fu_708_p1;

assign tmp_83_i_i_i_i_fu_722_p2 = tmp_79_i_i_i_cast8_i_fu_664_p1 << tmp_81_i_i_i_i_fu_712_p1;

assign tmp_8_fu_728_p3 = tmp_82_i_i_i_i_fu_716_p2[32'd24];

assign tmp_8_i_fu_411_p4 = {{line_buf_q0[23:8]}};

assign tmp_9_fu_769_p4 = {{p_Val2_s_fu_763_p3[31:8]}};

assign tmp_cast_fu_484_p1 = tmp_fu_478_p2;

assign tmp_fu_478_p2 = (tmp_23_0_cast10_i_ca_fu_430_p1 + tmp_23_0_2_cast9_i_c_fu_434_p1);

assign tmp_i_fu_286_p2 = ((yi_i_reg_245 == 10'd720) ? 1'b1 : 1'b0);

assign tmp_i_i_i_i_cast_i_fu_668_p1 = loc_V_fu_640_p4;

assign window_buf_0_2_fu_391_p4 = {{line_buf_q0[15:8]}};

assign xi_fu_332_p2 = (xi_i_reg_256 + 11'd1);

assign yi_fu_292_p2 = (yi_i_reg_245 + 10'd1);

endmodule //Sobel_1280u_720u_s
