ISim log file
Running: C:\Users\tuf22191\Projects\Github_Repos\Building_Microprocessor_Verilog\MicroP_for_legv8\TB_FSM_CONTROLLER_isim_beh.exe -intstyle ise -gui -tclbatch isim.cmd -wdb C:/Users/tuf22191/Projects/Github_Repos/Building_Microprocessor_Verilog/MicroP_for_legv8/TB_FSM_CONTROLLER_isim_beh.wdb 
ISim P.49d (signature 0x7708f090)
WARNING: A WEBPACK license was found.
WARNING: Please use Xilinx License Configuration Manager to check out a full ISim license.
WARNING: ISim will run in Lite mode. Please refer to the ISim documentation for more information on the differences between the Lite and the Full version.
This is a Lite version of ISim.
Time resolution is 1 ps
# onerror resume
# wave add /
# run 1000 ns
Simulator is doing circuit initialization process.
initialized in start
in fetch!  812 is opcode
in subtraction
next_state =  3
Finished circuit initialization process.
in fetch!  682 is opcode
next_state =  6
in fetch!  812 is opcode
in subtraction
next_state =  3
in fetch!  682 is opcode
next_state =  6
in fetch!  682 is opcode
next_state =  6
in fetch!  682 is opcode
next_state =  6
in fetch!  682 is opcode
next_state =  6
in fetch!  682 is opcode
next_state =  6
in fetch!  682 is opcode
next_state =  6
in fetch!  682 is opcode
next_state =  6
in fetch!  682 is opcode
next_state =  6
in fetch!  682 is opcode
next_state =  6
in fetch!  682 is opcode
next_state =  6
in fetch!  682 is opcode
next_state =  6
in fetch!  682 is opcode
next_state =  6
in fetch!  682 is opcode
next_state =  6
in fetch!  682 is opcode
next_state =  6
