Partition Merge report for commit
Tue May 18 16:09:57 2021
Quartus II 64-Bit Version 13.1.0 Build 162 10/23/2013 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Partition Merge Summary
  3. Partition Merge Netlist Types Used
  4. Connections to In-System Debugging Instance "auto_signaltap_0"
  5. Partition Merge Partition Statistics
  6. Partition Merge Partition Pin Processing
  7. Partition Merge Resource Usage Summary
  8. Partition Merge RAM Summary
  9. Partition Merge DSP Block Usage Summary
 10. Partition Merge Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------------------+
; Partition Merge Summary                                                         ;
+------------------------------------+--------------------------------------------+
; Partition Merge Status             ; Successful - Tue May 18 16:09:57 2021      ;
; Quartus II 64-Bit Version          ; 13.1.0 Build 162 10/23/2013 SJ Web Edition ;
; Revision Name                      ; commit                                     ;
; Top-level Entity Name              ; e203_test_top                              ;
; Family                             ; Cyclone IV E                               ;
; Total logic elements               ; 12,091                                     ;
;     Total combinational functions  ; 8,411                                      ;
;     Dedicated logic registers      ; 6,574                                      ;
; Total registers                    ; 6664                                       ;
; Total pins                         ; 120                                        ;
; Total virtual pins                 ; 0                                          ;
; Total memory bits                  ; 96,864                                     ;
; Embedded Multiplier 9-bit elements ; 112                                        ;
; Total PLLs                         ; 3                                          ;
+------------------------------------+--------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Partition Merge Netlist Types Used                                                                                            ;
+--------------------------------+----------------+-------------------+------------------------+--------------------------------+
; Partition Name                 ; Partition Type ; Netlist Type Used ; Netlist Type Requested ; Partition Contents             ;
+--------------------------------+----------------+-------------------+------------------------+--------------------------------+
; Top                            ; User-created   ; Source File       ; Source File            ;                                ;
; sld_hub:auto_hub               ; Auto-generated ; Post-Synthesis    ; Post-Synthesis         ; sld_hub:auto_hub               ;
; sld_signaltap:auto_signaltap_0 ; Auto-generated ; Post-Synthesis    ; Post-Synthesis         ; sld_signaltap:auto_signaltap_0 ;
; hard_block:auto_generated_inst ; Auto-generated ; Source File       ; Source File            ; hard_block:auto_generated_inst ;
+--------------------------------+----------------+-------------------+------------------------+--------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "auto_signaltap_0"                                                                                                                                                                          ;
+--------------------------------------------------+--------------+-----------+----------------+-------------------+------------------------------------------------------------------------------------------------------------+---------+
; Name                                             ; Type         ; Status    ; Partition Name ; Netlist Type Used ; Actual Connection                                                                                          ; Details ;
+--------------------------------------------------+--------------+-----------+----------------+-------------------+------------------------------------------------------------------------------------------------------------+---------+
; ad_busy                                          ; post-fitting ; connected ; Top            ; post-synthesis    ; ad_busy                                                                                                    ; N/A     ;
; ad_busy                                          ; post-fitting ; connected ; Top            ; post-synthesis    ; ad_busy                                                                                                    ; N/A     ;
; ad_data[0]                                       ; post-fitting ; connected ; Top            ; post-synthesis    ; ad_data[0]                                                                                                 ; N/A     ;
; ad_data[0]                                       ; post-fitting ; connected ; Top            ; post-synthesis    ; ad_data[0]                                                                                                 ; N/A     ;
; ad_data[10]                                      ; post-fitting ; connected ; Top            ; post-synthesis    ; ad_data[10]                                                                                                ; N/A     ;
; ad_data[10]                                      ; post-fitting ; connected ; Top            ; post-synthesis    ; ad_data[10]                                                                                                ; N/A     ;
; ad_data[11]                                      ; post-fitting ; connected ; Top            ; post-synthesis    ; ad_data[11]                                                                                                ; N/A     ;
; ad_data[11]                                      ; post-fitting ; connected ; Top            ; post-synthesis    ; ad_data[11]                                                                                                ; N/A     ;
; ad_data[12]                                      ; post-fitting ; connected ; Top            ; post-synthesis    ; ad_data[12]                                                                                                ; N/A     ;
; ad_data[12]                                      ; post-fitting ; connected ; Top            ; post-synthesis    ; ad_data[12]                                                                                                ; N/A     ;
; ad_data[13]                                      ; post-fitting ; connected ; Top            ; post-synthesis    ; ad_data[13]                                                                                                ; N/A     ;
; ad_data[13]                                      ; post-fitting ; connected ; Top            ; post-synthesis    ; ad_data[13]                                                                                                ; N/A     ;
; ad_data[14]                                      ; post-fitting ; connected ; Top            ; post-synthesis    ; ad_data[14]                                                                                                ; N/A     ;
; ad_data[14]                                      ; post-fitting ; connected ; Top            ; post-synthesis    ; ad_data[14]                                                                                                ; N/A     ;
; ad_data[15]                                      ; post-fitting ; connected ; Top            ; post-synthesis    ; ad_data[15]                                                                                                ; N/A     ;
; ad_data[15]                                      ; post-fitting ; connected ; Top            ; post-synthesis    ; ad_data[15]                                                                                                ; N/A     ;
; ad_data[1]                                       ; post-fitting ; connected ; Top            ; post-synthesis    ; ad_data[1]                                                                                                 ; N/A     ;
; ad_data[1]                                       ; post-fitting ; connected ; Top            ; post-synthesis    ; ad_data[1]                                                                                                 ; N/A     ;
; ad_data[2]                                       ; post-fitting ; connected ; Top            ; post-synthesis    ; ad_data[2]                                                                                                 ; N/A     ;
; ad_data[2]                                       ; post-fitting ; connected ; Top            ; post-synthesis    ; ad_data[2]                                                                                                 ; N/A     ;
; ad_data[3]                                       ; post-fitting ; connected ; Top            ; post-synthesis    ; ad_data[3]                                                                                                 ; N/A     ;
; ad_data[3]                                       ; post-fitting ; connected ; Top            ; post-synthesis    ; ad_data[3]                                                                                                 ; N/A     ;
; ad_data[4]                                       ; post-fitting ; connected ; Top            ; post-synthesis    ; ad_data[4]                                                                                                 ; N/A     ;
; ad_data[4]                                       ; post-fitting ; connected ; Top            ; post-synthesis    ; ad_data[4]                                                                                                 ; N/A     ;
; ad_data[5]                                       ; post-fitting ; connected ; Top            ; post-synthesis    ; ad_data[5]                                                                                                 ; N/A     ;
; ad_data[5]                                       ; post-fitting ; connected ; Top            ; post-synthesis    ; ad_data[5]                                                                                                 ; N/A     ;
; ad_data[6]                                       ; post-fitting ; connected ; Top            ; post-synthesis    ; ad_data[6]                                                                                                 ; N/A     ;
; ad_data[6]                                       ; post-fitting ; connected ; Top            ; post-synthesis    ; ad_data[6]                                                                                                 ; N/A     ;
; ad_data[7]                                       ; post-fitting ; connected ; Top            ; post-synthesis    ; ad_data[7]                                                                                                 ; N/A     ;
; ad_data[7]                                       ; post-fitting ; connected ; Top            ; post-synthesis    ; ad_data[7]                                                                                                 ; N/A     ;
; ad_data[8]                                       ; post-fitting ; connected ; Top            ; post-synthesis    ; ad_data[8]                                                                                                 ; N/A     ;
; ad_data[8]                                       ; post-fitting ; connected ; Top            ; post-synthesis    ; ad_data[8]                                                                                                 ; N/A     ;
; ad_data[9]                                       ; post-fitting ; connected ; Top            ; post-synthesis    ; ad_data[9]                                                                                                 ; N/A     ;
; ad_data[9]                                       ; post-fitting ; connected ; Top            ; post-synthesis    ; ad_data[9]                                                                                                 ; N/A     ;
; clk_150_0_s                                      ; post-fitting ; connected ; Top            ; post-synthesis    ; clk_manger:clk_manger1|pllip:pll1|altpll:altpll_component|pllip_altpll:auto_generated|wire_pll1_clk[0]     ; N/A     ;
; commit:commit1|men_top:men1|ad7606:ad1|data_flag ; post-fitting ; connected ; Top            ; post-synthesis    ; commit:commit1|men_top:men1|ad7606:ad1|data_flag                                                           ; N/A     ;
; commit:commit1|men_top:men1|ad7606:ad1|data_flag ; post-fitting ; connected ; Top            ; post-synthesis    ; commit:commit1|men_top:men1|ad7606:ad1|data_flag                                                           ; N/A     ;
; commit:commit1|men_top:men1|read_quit            ; post-fitting ; connected ; Top            ; post-synthesis    ; commit:commit1|men_top:men1|read_quit                                                                      ; N/A     ;
; commit:commit1|men_top:men1|read_quit            ; post-fitting ; connected ; Top            ; post-synthesis    ; commit:commit1|men_top:men1|read_quit                                                                      ; N/A     ;
; commit:commit1|req_ready                         ; post-fitting ; connected ; Top            ; post-synthesis    ; commit:commit1|req_ready                                                                                   ; N/A     ;
; commit:commit1|req_ready                         ; post-fitting ; connected ; Top            ; post-synthesis    ; commit:commit1|req_ready                                                                                   ; N/A     ;
; commit:commit1|rsp_vaild                         ; post-fitting ; connected ; Top            ; post-synthesis    ; commit:commit1|rsp_vaild                                                                                   ; N/A     ;
; commit:commit1|rsp_vaild                         ; post-fitting ; connected ; Top            ; post-synthesis    ; commit:commit1|rsp_vaild                                                                                   ; N/A     ;
; commit:commit1|state[0]                          ; post-fitting ; connected ; Top            ; post-synthesis    ; commit:commit1|state[0]                                                                                    ; N/A     ;
; commit:commit1|state[0]                          ; post-fitting ; connected ; Top            ; post-synthesis    ; commit:commit1|state[0]                                                                                    ; N/A     ;
; commit:commit1|state[1]                          ; post-fitting ; connected ; Top            ; post-synthesis    ; commit:commit1|state[1]                                                                                    ; N/A     ;
; commit:commit1|state[1]                          ; post-fitting ; connected ; Top            ; post-synthesis    ; commit:commit1|state[1]                                                                                    ; N/A     ;
; commit:commit1|state[2]                          ; post-fitting ; connected ; Top            ; post-synthesis    ; commit:commit1|state[2]                                                                                    ; N/A     ;
; commit:commit1|state[2]                          ; post-fitting ; connected ; Top            ; post-synthesis    ; commit:commit1|state[2]                                                                                    ; N/A     ;
; commit:commit1|state[3]                          ; post-fitting ; connected ; Top            ; post-synthesis    ; commit:commit1|state[3]                                                                                    ; N/A     ;
; commit:commit1|state[3]                          ; post-fitting ; connected ; Top            ; post-synthesis    ; commit:commit1|state[3]                                                                                    ; N/A     ;
; done_s                                           ; post-fitting ; connected ; Top            ; post-synthesis    ; clk_manger:clk_manger1|done~0                                                                              ; N/A     ;
; done_s                                           ; post-fitting ; connected ; Top            ; post-synthesis    ; clk_manger:clk_manger1|done~0                                                                              ; N/A     ;
; r_in_s[0]                                        ; post-fitting ; connected ; Top            ; post-synthesis    ; uart_r_ram:uart_r_ram1|ram_r:ram_r1|altsyncram:altsyncram_component|altsyncram_cdj1:auto_generated|q_b[0]  ; N/A     ;
; r_in_s[0]                                        ; post-fitting ; connected ; Top            ; post-synthesis    ; uart_r_ram:uart_r_ram1|ram_r:ram_r1|altsyncram:altsyncram_component|altsyncram_cdj1:auto_generated|q_b[0]  ; N/A     ;
; r_in_s[10]                                       ; post-fitting ; connected ; Top            ; post-synthesis    ; uart_r_ram:uart_r_ram1|ram_r:ram_r1|altsyncram:altsyncram_component|altsyncram_cdj1:auto_generated|q_b[10] ; N/A     ;
; r_in_s[10]                                       ; post-fitting ; connected ; Top            ; post-synthesis    ; uart_r_ram:uart_r_ram1|ram_r:ram_r1|altsyncram:altsyncram_component|altsyncram_cdj1:auto_generated|q_b[10] ; N/A     ;
; r_in_s[11]                                       ; post-fitting ; connected ; Top            ; post-synthesis    ; uart_r_ram:uart_r_ram1|ram_r:ram_r1|altsyncram:altsyncram_component|altsyncram_cdj1:auto_generated|q_b[11] ; N/A     ;
; r_in_s[11]                                       ; post-fitting ; connected ; Top            ; post-synthesis    ; uart_r_ram:uart_r_ram1|ram_r:ram_r1|altsyncram:altsyncram_component|altsyncram_cdj1:auto_generated|q_b[11] ; N/A     ;
; r_in_s[12]                                       ; post-fitting ; connected ; Top            ; post-synthesis    ; uart_r_ram:uart_r_ram1|ram_r:ram_r1|altsyncram:altsyncram_component|altsyncram_cdj1:auto_generated|q_b[12] ; N/A     ;
; r_in_s[12]                                       ; post-fitting ; connected ; Top            ; post-synthesis    ; uart_r_ram:uart_r_ram1|ram_r:ram_r1|altsyncram:altsyncram_component|altsyncram_cdj1:auto_generated|q_b[12] ; N/A     ;
; r_in_s[13]                                       ; post-fitting ; connected ; Top            ; post-synthesis    ; uart_r_ram:uart_r_ram1|ram_r:ram_r1|altsyncram:altsyncram_component|altsyncram_cdj1:auto_generated|q_b[13] ; N/A     ;
; r_in_s[13]                                       ; post-fitting ; connected ; Top            ; post-synthesis    ; uart_r_ram:uart_r_ram1|ram_r:ram_r1|altsyncram:altsyncram_component|altsyncram_cdj1:auto_generated|q_b[13] ; N/A     ;
; r_in_s[14]                                       ; post-fitting ; connected ; Top            ; post-synthesis    ; uart_r_ram:uart_r_ram1|ram_r:ram_r1|altsyncram:altsyncram_component|altsyncram_cdj1:auto_generated|q_b[14] ; N/A     ;
; r_in_s[14]                                       ; post-fitting ; connected ; Top            ; post-synthesis    ; uart_r_ram:uart_r_ram1|ram_r:ram_r1|altsyncram:altsyncram_component|altsyncram_cdj1:auto_generated|q_b[14] ; N/A     ;
; r_in_s[15]                                       ; post-fitting ; connected ; Top            ; post-synthesis    ; uart_r_ram:uart_r_ram1|ram_r:ram_r1|altsyncram:altsyncram_component|altsyncram_cdj1:auto_generated|q_b[15] ; N/A     ;
; r_in_s[15]                                       ; post-fitting ; connected ; Top            ; post-synthesis    ; uart_r_ram:uart_r_ram1|ram_r:ram_r1|altsyncram:altsyncram_component|altsyncram_cdj1:auto_generated|q_b[15] ; N/A     ;
; r_in_s[16]                                       ; post-fitting ; connected ; Top            ; post-synthesis    ; uart_r_ram:uart_r_ram1|ram_r:ram_r1|altsyncram:altsyncram_component|altsyncram_cdj1:auto_generated|q_b[16] ; N/A     ;
; r_in_s[16]                                       ; post-fitting ; connected ; Top            ; post-synthesis    ; uart_r_ram:uart_r_ram1|ram_r:ram_r1|altsyncram:altsyncram_component|altsyncram_cdj1:auto_generated|q_b[16] ; N/A     ;
; r_in_s[17]                                       ; post-fitting ; connected ; Top            ; post-synthesis    ; uart_r_ram:uart_r_ram1|ram_r:ram_r1|altsyncram:altsyncram_component|altsyncram_cdj1:auto_generated|q_b[17] ; N/A     ;
; r_in_s[17]                                       ; post-fitting ; connected ; Top            ; post-synthesis    ; uart_r_ram:uart_r_ram1|ram_r:ram_r1|altsyncram:altsyncram_component|altsyncram_cdj1:auto_generated|q_b[17] ; N/A     ;
; r_in_s[18]                                       ; post-fitting ; connected ; Top            ; post-synthesis    ; uart_r_ram:uart_r_ram1|ram_r:ram_r1|altsyncram:altsyncram_component|altsyncram_cdj1:auto_generated|q_b[18] ; N/A     ;
; r_in_s[18]                                       ; post-fitting ; connected ; Top            ; post-synthesis    ; uart_r_ram:uart_r_ram1|ram_r:ram_r1|altsyncram:altsyncram_component|altsyncram_cdj1:auto_generated|q_b[18] ; N/A     ;
; r_in_s[19]                                       ; post-fitting ; connected ; Top            ; post-synthesis    ; uart_r_ram:uart_r_ram1|ram_r:ram_r1|altsyncram:altsyncram_component|altsyncram_cdj1:auto_generated|q_b[19] ; N/A     ;
; r_in_s[19]                                       ; post-fitting ; connected ; Top            ; post-synthesis    ; uart_r_ram:uart_r_ram1|ram_r:ram_r1|altsyncram:altsyncram_component|altsyncram_cdj1:auto_generated|q_b[19] ; N/A     ;
; r_in_s[1]                                        ; post-fitting ; connected ; Top            ; post-synthesis    ; uart_r_ram:uart_r_ram1|ram_r:ram_r1|altsyncram:altsyncram_component|altsyncram_cdj1:auto_generated|q_b[1]  ; N/A     ;
; r_in_s[1]                                        ; post-fitting ; connected ; Top            ; post-synthesis    ; uart_r_ram:uart_r_ram1|ram_r:ram_r1|altsyncram:altsyncram_component|altsyncram_cdj1:auto_generated|q_b[1]  ; N/A     ;
; r_in_s[20]                                       ; post-fitting ; connected ; Top            ; post-synthesis    ; uart_r_ram:uart_r_ram1|ram_r:ram_r1|altsyncram:altsyncram_component|altsyncram_cdj1:auto_generated|q_b[20] ; N/A     ;
; r_in_s[20]                                       ; post-fitting ; connected ; Top            ; post-synthesis    ; uart_r_ram:uart_r_ram1|ram_r:ram_r1|altsyncram:altsyncram_component|altsyncram_cdj1:auto_generated|q_b[20] ; N/A     ;
; r_in_s[21]                                       ; post-fitting ; connected ; Top            ; post-synthesis    ; uart_r_ram:uart_r_ram1|ram_r:ram_r1|altsyncram:altsyncram_component|altsyncram_cdj1:auto_generated|q_b[21] ; N/A     ;
; r_in_s[21]                                       ; post-fitting ; connected ; Top            ; post-synthesis    ; uart_r_ram:uart_r_ram1|ram_r:ram_r1|altsyncram:altsyncram_component|altsyncram_cdj1:auto_generated|q_b[21] ; N/A     ;
; r_in_s[22]                                       ; post-fitting ; connected ; Top            ; post-synthesis    ; uart_r_ram:uart_r_ram1|ram_r:ram_r1|altsyncram:altsyncram_component|altsyncram_cdj1:auto_generated|q_b[22] ; N/A     ;
; r_in_s[22]                                       ; post-fitting ; connected ; Top            ; post-synthesis    ; uart_r_ram:uart_r_ram1|ram_r:ram_r1|altsyncram:altsyncram_component|altsyncram_cdj1:auto_generated|q_b[22] ; N/A     ;
; r_in_s[23]                                       ; post-fitting ; connected ; Top            ; post-synthesis    ; uart_r_ram:uart_r_ram1|ram_r:ram_r1|altsyncram:altsyncram_component|altsyncram_cdj1:auto_generated|q_b[23] ; N/A     ;
; r_in_s[23]                                       ; post-fitting ; connected ; Top            ; post-synthesis    ; uart_r_ram:uart_r_ram1|ram_r:ram_r1|altsyncram:altsyncram_component|altsyncram_cdj1:auto_generated|q_b[23] ; N/A     ;
; r_in_s[24]                                       ; post-fitting ; connected ; Top            ; post-synthesis    ; uart_r_ram:uart_r_ram1|ram_r:ram_r1|altsyncram:altsyncram_component|altsyncram_cdj1:auto_generated|q_b[24] ; N/A     ;
; r_in_s[24]                                       ; post-fitting ; connected ; Top            ; post-synthesis    ; uart_r_ram:uart_r_ram1|ram_r:ram_r1|altsyncram:altsyncram_component|altsyncram_cdj1:auto_generated|q_b[24] ; N/A     ;
; r_in_s[25]                                       ; post-fitting ; connected ; Top            ; post-synthesis    ; uart_r_ram:uart_r_ram1|ram_r:ram_r1|altsyncram:altsyncram_component|altsyncram_cdj1:auto_generated|q_b[25] ; N/A     ;
; r_in_s[25]                                       ; post-fitting ; connected ; Top            ; post-synthesis    ; uart_r_ram:uart_r_ram1|ram_r:ram_r1|altsyncram:altsyncram_component|altsyncram_cdj1:auto_generated|q_b[25] ; N/A     ;
; r_in_s[26]                                       ; post-fitting ; connected ; Top            ; post-synthesis    ; uart_r_ram:uart_r_ram1|ram_r:ram_r1|altsyncram:altsyncram_component|altsyncram_cdj1:auto_generated|q_b[26] ; N/A     ;
; r_in_s[26]                                       ; post-fitting ; connected ; Top            ; post-synthesis    ; uart_r_ram:uart_r_ram1|ram_r:ram_r1|altsyncram:altsyncram_component|altsyncram_cdj1:auto_generated|q_b[26] ; N/A     ;
; r_in_s[27]                                       ; post-fitting ; connected ; Top            ; post-synthesis    ; uart_r_ram:uart_r_ram1|ram_r:ram_r1|altsyncram:altsyncram_component|altsyncram_cdj1:auto_generated|q_b[27] ; N/A     ;
; r_in_s[27]                                       ; post-fitting ; connected ; Top            ; post-synthesis    ; uart_r_ram:uart_r_ram1|ram_r:ram_r1|altsyncram:altsyncram_component|altsyncram_cdj1:auto_generated|q_b[27] ; N/A     ;
; r_in_s[28]                                       ; post-fitting ; connected ; Top            ; post-synthesis    ; uart_r_ram:uart_r_ram1|ram_r:ram_r1|altsyncram:altsyncram_component|altsyncram_cdj1:auto_generated|q_b[28] ; N/A     ;
; r_in_s[28]                                       ; post-fitting ; connected ; Top            ; post-synthesis    ; uart_r_ram:uart_r_ram1|ram_r:ram_r1|altsyncram:altsyncram_component|altsyncram_cdj1:auto_generated|q_b[28] ; N/A     ;
; r_in_s[29]                                       ; post-fitting ; connected ; Top            ; post-synthesis    ; uart_r_ram:uart_r_ram1|ram_r:ram_r1|altsyncram:altsyncram_component|altsyncram_cdj1:auto_generated|q_b[29] ; N/A     ;
; r_in_s[29]                                       ; post-fitting ; connected ; Top            ; post-synthesis    ; uart_r_ram:uart_r_ram1|ram_r:ram_r1|altsyncram:altsyncram_component|altsyncram_cdj1:auto_generated|q_b[29] ; N/A     ;
; r_in_s[2]                                        ; post-fitting ; connected ; Top            ; post-synthesis    ; uart_r_ram:uart_r_ram1|ram_r:ram_r1|altsyncram:altsyncram_component|altsyncram_cdj1:auto_generated|q_b[2]  ; N/A     ;
; r_in_s[2]                                        ; post-fitting ; connected ; Top            ; post-synthesis    ; uart_r_ram:uart_r_ram1|ram_r:ram_r1|altsyncram:altsyncram_component|altsyncram_cdj1:auto_generated|q_b[2]  ; N/A     ;
; r_in_s[30]                                       ; post-fitting ; connected ; Top            ; post-synthesis    ; uart_r_ram:uart_r_ram1|ram_r:ram_r1|altsyncram:altsyncram_component|altsyncram_cdj1:auto_generated|q_b[30] ; N/A     ;
; r_in_s[30]                                       ; post-fitting ; connected ; Top            ; post-synthesis    ; uart_r_ram:uart_r_ram1|ram_r:ram_r1|altsyncram:altsyncram_component|altsyncram_cdj1:auto_generated|q_b[30] ; N/A     ;
; r_in_s[31]                                       ; post-fitting ; connected ; Top            ; post-synthesis    ; uart_r_ram:uart_r_ram1|ram_r:ram_r1|altsyncram:altsyncram_component|altsyncram_cdj1:auto_generated|q_b[31] ; N/A     ;
; r_in_s[31]                                       ; post-fitting ; connected ; Top            ; post-synthesis    ; uart_r_ram:uart_r_ram1|ram_r:ram_r1|altsyncram:altsyncram_component|altsyncram_cdj1:auto_generated|q_b[31] ; N/A     ;
; r_in_s[3]                                        ; post-fitting ; connected ; Top            ; post-synthesis    ; uart_r_ram:uart_r_ram1|ram_r:ram_r1|altsyncram:altsyncram_component|altsyncram_cdj1:auto_generated|q_b[3]  ; N/A     ;
; r_in_s[3]                                        ; post-fitting ; connected ; Top            ; post-synthesis    ; uart_r_ram:uart_r_ram1|ram_r:ram_r1|altsyncram:altsyncram_component|altsyncram_cdj1:auto_generated|q_b[3]  ; N/A     ;
; r_in_s[4]                                        ; post-fitting ; connected ; Top            ; post-synthesis    ; uart_r_ram:uart_r_ram1|ram_r:ram_r1|altsyncram:altsyncram_component|altsyncram_cdj1:auto_generated|q_b[4]  ; N/A     ;
; r_in_s[4]                                        ; post-fitting ; connected ; Top            ; post-synthesis    ; uart_r_ram:uart_r_ram1|ram_r:ram_r1|altsyncram:altsyncram_component|altsyncram_cdj1:auto_generated|q_b[4]  ; N/A     ;
; r_in_s[5]                                        ; post-fitting ; connected ; Top            ; post-synthesis    ; uart_r_ram:uart_r_ram1|ram_r:ram_r1|altsyncram:altsyncram_component|altsyncram_cdj1:auto_generated|q_b[5]  ; N/A     ;
; r_in_s[5]                                        ; post-fitting ; connected ; Top            ; post-synthesis    ; uart_r_ram:uart_r_ram1|ram_r:ram_r1|altsyncram:altsyncram_component|altsyncram_cdj1:auto_generated|q_b[5]  ; N/A     ;
; r_in_s[6]                                        ; post-fitting ; connected ; Top            ; post-synthesis    ; uart_r_ram:uart_r_ram1|ram_r:ram_r1|altsyncram:altsyncram_component|altsyncram_cdj1:auto_generated|q_b[6]  ; N/A     ;
; r_in_s[6]                                        ; post-fitting ; connected ; Top            ; post-synthesis    ; uart_r_ram:uart_r_ram1|ram_r:ram_r1|altsyncram:altsyncram_component|altsyncram_cdj1:auto_generated|q_b[6]  ; N/A     ;
; r_in_s[7]                                        ; post-fitting ; connected ; Top            ; post-synthesis    ; uart_r_ram:uart_r_ram1|ram_r:ram_r1|altsyncram:altsyncram_component|altsyncram_cdj1:auto_generated|q_b[7]  ; N/A     ;
; r_in_s[7]                                        ; post-fitting ; connected ; Top            ; post-synthesis    ; uart_r_ram:uart_r_ram1|ram_r:ram_r1|altsyncram:altsyncram_component|altsyncram_cdj1:auto_generated|q_b[7]  ; N/A     ;
; r_in_s[8]                                        ; post-fitting ; connected ; Top            ; post-synthesis    ; uart_r_ram:uart_r_ram1|ram_r:ram_r1|altsyncram:altsyncram_component|altsyncram_cdj1:auto_generated|q_b[8]  ; N/A     ;
; r_in_s[8]                                        ; post-fitting ; connected ; Top            ; post-synthesis    ; uart_r_ram:uart_r_ram1|ram_r:ram_r1|altsyncram:altsyncram_component|altsyncram_cdj1:auto_generated|q_b[8]  ; N/A     ;
; r_in_s[9]                                        ; post-fitting ; connected ; Top            ; post-synthesis    ; uart_r_ram:uart_r_ram1|ram_r:ram_r1|altsyncram:altsyncram_component|altsyncram_cdj1:auto_generated|q_b[9]  ; N/A     ;
; r_in_s[9]                                        ; post-fitting ; connected ; Top            ; post-synthesis    ; uart_r_ram:uart_r_ram1|ram_r:ram_r1|altsyncram:altsyncram_component|altsyncram_cdj1:auto_generated|q_b[9]  ; N/A     ;
; rdaddress[0]                                     ; post-fitting ; connected ; Top            ; post-synthesis    ; rdaddress[0]                                                                                               ; N/A     ;
; rdaddress[0]                                     ; post-fitting ; connected ; Top            ; post-synthesis    ; rdaddress[0]                                                                                               ; N/A     ;
; rdaddress[1]                                     ; post-fitting ; connected ; Top            ; post-synthesis    ; rdaddress[1]                                                                                               ; N/A     ;
; rdaddress[1]                                     ; post-fitting ; connected ; Top            ; post-synthesis    ; rdaddress[1]                                                                                               ; N/A     ;
; rdaddress[2]                                     ; post-fitting ; connected ; Top            ; post-synthesis    ; rdaddress[2]                                                                                               ; N/A     ;
; rdaddress[2]                                     ; post-fitting ; connected ; Top            ; post-synthesis    ; rdaddress[2]                                                                                               ; N/A     ;
; rdaddress[3]                                     ; post-fitting ; connected ; Top            ; post-synthesis    ; rdaddress[3]                                                                                               ; N/A     ;
; rdaddress[3]                                     ; post-fitting ; connected ; Top            ; post-synthesis    ; rdaddress[3]                                                                                               ; N/A     ;
; req_vaild                                        ; post-fitting ; connected ; Top            ; post-synthesis    ; req_vaild                                                                                                  ; N/A     ;
; req_vaild                                        ; post-fitting ; connected ; Top            ; post-synthesis    ; req_vaild                                                                                                  ; N/A     ;
; rsp_ready                                        ; post-fitting ; connected ; Top            ; post-synthesis    ; rsp_ready                                                                                                  ; N/A     ;
; rsp_ready                                        ; post-fitting ; connected ; Top            ; post-synthesis    ; rsp_ready                                                                                                  ; N/A     ;
; start_r                                          ; post-fitting ; connected ; Top            ; post-synthesis    ; start_r                                                                                                    ; N/A     ;
; start_r                                          ; post-fitting ; connected ; Top            ; post-synthesis    ; start_r                                                                                                    ; N/A     ;
; state_top_s[0]                                   ; post-fitting ; connected ; Top            ; post-synthesis    ; state_top_s~3                                                                                              ; N/A     ;
; state_top_s[0]                                   ; post-fitting ; connected ; Top            ; post-synthesis    ; state_top_s~3                                                                                              ; N/A     ;
; state_top_s[1]                                   ; post-fitting ; connected ; Top            ; post-synthesis    ; state_top_s~4                                                                                              ; N/A     ;
; state_top_s[1]                                   ; post-fitting ; connected ; Top            ; post-synthesis    ; state_top_s~4                                                                                              ; N/A     ;
; state_top_s[2]                                   ; post-fitting ; connected ; Top            ; post-synthesis    ; state_top.wait_svaild                                                                                      ; N/A     ;
; state_top_s[2]                                   ; post-fitting ; connected ; Top            ; post-synthesis    ; state_top.wait_svaild                                                                                      ; N/A     ;
; uart_r_ram:uart_r_ram1|uartrx:uartrx1|dataout[0] ; post-fitting ; connected ; Top            ; post-synthesis    ; uart_r_ram:uart_r_ram1|uartrx:uartrx1|dataout[0]                                                           ; N/A     ;
; uart_r_ram:uart_r_ram1|uartrx:uartrx1|dataout[0] ; post-fitting ; connected ; Top            ; post-synthesis    ; uart_r_ram:uart_r_ram1|uartrx:uartrx1|dataout[0]                                                           ; N/A     ;
; uart_r_ram:uart_r_ram1|uartrx:uartrx1|dataout[1] ; post-fitting ; connected ; Top            ; post-synthesis    ; uart_r_ram:uart_r_ram1|uartrx:uartrx1|dataout[1]                                                           ; N/A     ;
; uart_r_ram:uart_r_ram1|uartrx:uartrx1|dataout[1] ; post-fitting ; connected ; Top            ; post-synthesis    ; uart_r_ram:uart_r_ram1|uartrx:uartrx1|dataout[1]                                                           ; N/A     ;
; uart_r_ram:uart_r_ram1|uartrx:uartrx1|dataout[2] ; post-fitting ; connected ; Top            ; post-synthesis    ; uart_r_ram:uart_r_ram1|uartrx:uartrx1|dataout[2]                                                           ; N/A     ;
; uart_r_ram:uart_r_ram1|uartrx:uartrx1|dataout[2] ; post-fitting ; connected ; Top            ; post-synthesis    ; uart_r_ram:uart_r_ram1|uartrx:uartrx1|dataout[2]                                                           ; N/A     ;
; uart_r_ram:uart_r_ram1|uartrx:uartrx1|dataout[3] ; post-fitting ; connected ; Top            ; post-synthesis    ; uart_r_ram:uart_r_ram1|uartrx:uartrx1|dataout[3]                                                           ; N/A     ;
; uart_r_ram:uart_r_ram1|uartrx:uartrx1|dataout[3] ; post-fitting ; connected ; Top            ; post-synthesis    ; uart_r_ram:uart_r_ram1|uartrx:uartrx1|dataout[3]                                                           ; N/A     ;
; uart_r_ram:uart_r_ram1|uartrx:uartrx1|dataout[4] ; post-fitting ; connected ; Top            ; post-synthesis    ; uart_r_ram:uart_r_ram1|uartrx:uartrx1|dataout[4]                                                           ; N/A     ;
; uart_r_ram:uart_r_ram1|uartrx:uartrx1|dataout[4] ; post-fitting ; connected ; Top            ; post-synthesis    ; uart_r_ram:uart_r_ram1|uartrx:uartrx1|dataout[4]                                                           ; N/A     ;
; uart_r_ram:uart_r_ram1|uartrx:uartrx1|dataout[5] ; post-fitting ; connected ; Top            ; post-synthesis    ; uart_r_ram:uart_r_ram1|uartrx:uartrx1|dataout[5]                                                           ; N/A     ;
; uart_r_ram:uart_r_ram1|uartrx:uartrx1|dataout[5] ; post-fitting ; connected ; Top            ; post-synthesis    ; uart_r_ram:uart_r_ram1|uartrx:uartrx1|dataout[5]                                                           ; N/A     ;
; uart_r_ram:uart_r_ram1|uartrx:uartrx1|dataout[6] ; post-fitting ; connected ; Top            ; post-synthesis    ; uart_r_ram:uart_r_ram1|uartrx:uartrx1|dataout[6]                                                           ; N/A     ;
; uart_r_ram:uart_r_ram1|uartrx:uartrx1|dataout[6] ; post-fitting ; connected ; Top            ; post-synthesis    ; uart_r_ram:uart_r_ram1|uartrx:uartrx1|dataout[6]                                                           ; N/A     ;
; uart_r_ram:uart_r_ram1|uartrx:uartrx1|dataout[7] ; post-fitting ; connected ; Top            ; post-synthesis    ; uart_r_ram:uart_r_ram1|uartrx:uartrx1|dataout[7]                                                           ; N/A     ;
; uart_r_ram:uart_r_ram1|uartrx:uartrx1|dataout[7] ; post-fitting ; connected ; Top            ; post-synthesis    ; uart_r_ram:uart_r_ram1|uartrx:uartrx1|dataout[7]                                                           ; N/A     ;
+--------------------------------------------------+--------------+-----------+----------------+-------------------+------------------------------------------------------------------------------------------------------------+---------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Partition Merge Partition Statistics                                                                                                      ;
+----------------------------------------------+-------+------------------+--------------------------------+--------------------------------+
; Statistic                                    ; Top   ; sld_hub:auto_hub ; sld_signaltap:auto_signaltap_0 ; hard_block:auto_generated_inst ;
+----------------------------------------------+-------+------------------+--------------------------------+--------------------------------+
; Estimated Total logic elements               ; 10530 ; 150              ; 1411                           ; 3                              ;
;                                              ;       ;                  ;                                ;                                ;
; Total combinational functions                ; 7731  ; 124              ; 553                            ; 3                              ;
; Logic element usage by number of LUT inputs  ;       ;                  ;                                ;                                ;
;     -- 4 input functions                     ; 3442  ; 53               ; 274                            ; 0                              ;
;     -- 3 input functions                     ; 2947  ; 31               ; 162                            ; 0                              ;
;     -- <=2 input functions                   ; 1342  ; 40               ; 117                            ; 3                              ;
;                                              ;       ;                  ;                                ;                                ;
; Logic elements by mode                       ;       ;                  ;                                ;                                ;
;     -- normal mode                           ; 5464  ; 116              ; 480                            ; 3                              ;
;     -- arithmetic mode                       ; 2267  ; 8                ; 73                             ; 0                              ;
;                                              ;       ;                  ;                                ;                                ;
; Total registers                              ; 5368  ; 90               ; 1206                           ; 0                              ;
;     -- Dedicated logic registers             ; 5278  ; 90               ; 1206                           ; 0                              ;
;     -- I/O registers                         ; 180   ; 0                ; 0                              ; 0                              ;
;                                              ;       ;                  ;                                ;                                ;
; Virtual pins                                 ; 0     ; 0                ; 0                              ; 0                              ;
; I/O pins                                     ; 120   ; 0                ; 0                              ; 0                              ;
; Embedded Multiplier 9-bit elements           ; 112   ; 0                ; 0                              ; 0                              ;
; Total memory bits                            ; 77408 ; 0                ; 19456                          ; 0                              ;
; Total RAM block bits                         ; 0     ; 0                ; 0                              ; 0                              ;
; JTAG                                         ; 1     ; 0                ; 0                              ; 0                              ;
; PLL                                          ; 0     ; 0                ; 0                              ; 3                              ;
; Double Data Rate I/O Output Circuitry        ; 43    ; 0                ; 0                              ; 0                              ;
; Double Data Rate I/O Output Enable Circuitry ; 2     ; 0                ; 0                              ; 0                              ;
;                                              ;       ;                  ;                                ;                                ;
; Connections                                  ;       ;                  ;                                ;                                ;
;     -- Input Connections                     ; 4894  ; 133              ; 1720                           ; 9                              ;
;     -- Registered Input Connections          ; 4604  ; 101              ; 1379                           ; 0                              ;
;     -- Output Connections                    ; 872   ; 215              ; 1                              ; 5668                           ;
;     -- Registered Output Connections         ; 117   ; 214              ; 0                              ; 0                              ;
;                                              ;       ;                  ;                                ;                                ;
; Internal Connections                         ;       ;                  ;                                ;                                ;
;     -- Total Connections                     ; 51085 ; 889              ; 6879                           ; 5693                           ;
;     -- Registered Connections                ; 27484 ; 660              ; 5071                           ; 0                              ;
;                                              ;       ;                  ;                                ;                                ;
; External Connections                         ;       ;                  ;                                ;                                ;
;     -- Top                                   ; 40    ; 123              ; 721                            ; 4882                           ;
;     -- sld_hub:auto_hub                      ; 123   ; 20               ; 205                            ; 0                              ;
;     -- sld_signaltap:auto_signaltap_0        ; 721   ; 205              ; 0                              ; 795                            ;
;     -- hard_block:auto_generated_inst        ; 4882  ; 0                ; 795                            ; 0                              ;
;                                              ;       ;                  ;                                ;                                ;
; Partition Interface                          ;       ;                  ;                                ;                                ;
;     -- Input Ports                           ; 28    ; 21               ; 211                            ; 9                              ;
;     -- Output Ports                          ; 76    ; 39               ; 164                            ; 11                             ;
;     -- Bidir Ports                           ; 20    ; 0                ; 0                              ; 0                              ;
;                                              ;       ;                  ;                                ;                                ;
; Registered Ports                             ;       ;                  ;                                ;                                ;
;     -- Registered Input Ports                ; 0     ; 4                ; 157                            ; 0                              ;
;     -- Registered Output Ports               ; 0     ; 28               ; 153                            ; 0                              ;
;                                              ;       ;                  ;                                ;                                ;
; Port Connectivity                            ;       ;                  ;                                ;                                ;
;     -- Input Ports driven by GND             ; 0     ; 1                ; 0                              ; 0                              ;
;     -- Output Ports driven by GND            ; 0     ; 1                ; 0                              ; 0                              ;
;     -- Input Ports driven by VCC             ; 0     ; 0                ; 0                              ; 0                              ;
;     -- Output Ports driven by VCC            ; 0     ; 0                ; 0                              ; 0                              ;
;     -- Input Ports with no Source            ; 0     ; 1                ; 35                             ; 0                              ;
;     -- Output Ports with no Source           ; 0     ; 0                ; 0                              ; 0                              ;
;     -- Input Ports with no Fanout            ; 0     ; 2                ; 40                             ; 1                              ;
;     -- Output Ports with no Fanout           ; 0     ; 15               ; 153                            ; 0                              ;
+----------------------------------------------+-------+------------------+--------------------------------+--------------------------------+
Note: Resource usage numbers presented for Partitions containing post-synthesis logic are estimates.  For Partitions containing post-fit logic, resource usage numbers are accurate based on previous placement information.  Actual Fitter results may vary depending on current Fitter Preservation Level assignments.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Partition Merge Partition Pin Processing                                                                                                                                                                                                                                                                                                                                 ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------+---------------+----------+--------------------------------------------+
; Name                                                                                                                                                                                                                                                                                 ; Partition ; Type          ; Location ; Status                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------+---------------+----------+--------------------------------------------+
; ad_busy                                                                                                                                                                                                                                                                              ; Top       ; Input Port    ; n/a      ;                                            ;
;     -- ad_busy                                                                                                                                                                                                                                                                       ; Top       ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- ad_busy~input                                                                                                                                                                                                                                                                 ; Top       ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                      ;           ;               ;          ;                                            ;
; ad_convstab                                                                                                                                                                                                                                                                          ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- ad_convstab                                                                                                                                                                                                                                                                   ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- ad_convstab~output                                                                                                                                                                                                                                                            ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                      ;           ;               ;          ;                                            ;
; ad_cs                                                                                                                                                                                                                                                                                ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- ad_cs                                                                                                                                                                                                                                                                         ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- ad_cs~output                                                                                                                                                                                                                                                                  ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                      ;           ;               ;          ;                                            ;
; ad_data[0]                                                                                                                                                                                                                                                                           ; Top       ; Input Port    ; n/a      ;                                            ;
;     -- ad_data[0]                                                                                                                                                                                                                                                                    ; Top       ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- ad_data[0]~input                                                                                                                                                                                                                                                              ; Top       ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                      ;           ;               ;          ;                                            ;
; ad_data[10]                                                                                                                                                                                                                                                                          ; Top       ; Input Port    ; n/a      ;                                            ;
;     -- ad_data[10]                                                                                                                                                                                                                                                                   ; Top       ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- ad_data[10]~input                                                                                                                                                                                                                                                             ; Top       ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                      ;           ;               ;          ;                                            ;
; ad_data[11]                                                                                                                                                                                                                                                                          ; Top       ; Input Port    ; n/a      ;                                            ;
;     -- ad_data[11]                                                                                                                                                                                                                                                                   ; Top       ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- ad_data[11]~input                                                                                                                                                                                                                                                             ; Top       ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                      ;           ;               ;          ;                                            ;
; ad_data[12]                                                                                                                                                                                                                                                                          ; Top       ; Input Port    ; n/a      ;                                            ;
;     -- ad_data[12]                                                                                                                                                                                                                                                                   ; Top       ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- ad_data[12]~input                                                                                                                                                                                                                                                             ; Top       ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                      ;           ;               ;          ;                                            ;
; ad_data[13]                                                                                                                                                                                                                                                                          ; Top       ; Input Port    ; n/a      ;                                            ;
;     -- ad_data[13]                                                                                                                                                                                                                                                                   ; Top       ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- ad_data[13]~input                                                                                                                                                                                                                                                             ; Top       ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                      ;           ;               ;          ;                                            ;
; ad_data[14]                                                                                                                                                                                                                                                                          ; Top       ; Input Port    ; n/a      ;                                            ;
;     -- ad_data[14]                                                                                                                                                                                                                                                                   ; Top       ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- ad_data[14]~input                                                                                                                                                                                                                                                             ; Top       ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                      ;           ;               ;          ;                                            ;
; ad_data[15]                                                                                                                                                                                                                                                                          ; Top       ; Input Port    ; n/a      ;                                            ;
;     -- ad_data[15]                                                                                                                                                                                                                                                                   ; Top       ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- ad_data[15]~input                                                                                                                                                                                                                                                             ; Top       ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                      ;           ;               ;          ;                                            ;
; ad_data[1]                                                                                                                                                                                                                                                                           ; Top       ; Input Port    ; n/a      ;                                            ;
;     -- ad_data[1]                                                                                                                                                                                                                                                                    ; Top       ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- ad_data[1]~input                                                                                                                                                                                                                                                              ; Top       ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                      ;           ;               ;          ;                                            ;
; ad_data[2]                                                                                                                                                                                                                                                                           ; Top       ; Input Port    ; n/a      ;                                            ;
;     -- ad_data[2]                                                                                                                                                                                                                                                                    ; Top       ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- ad_data[2]~input                                                                                                                                                                                                                                                              ; Top       ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                      ;           ;               ;          ;                                            ;
; ad_data[3]                                                                                                                                                                                                                                                                           ; Top       ; Input Port    ; n/a      ;                                            ;
;     -- ad_data[3]                                                                                                                                                                                                                                                                    ; Top       ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- ad_data[3]~input                                                                                                                                                                                                                                                              ; Top       ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                      ;           ;               ;          ;                                            ;
; ad_data[4]                                                                                                                                                                                                                                                                           ; Top       ; Input Port    ; n/a      ;                                            ;
;     -- ad_data[4]                                                                                                                                                                                                                                                                    ; Top       ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- ad_data[4]~input                                                                                                                                                                                                                                                              ; Top       ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                      ;           ;               ;          ;                                            ;
; ad_data[5]                                                                                                                                                                                                                                                                           ; Top       ; Input Port    ; n/a      ;                                            ;
;     -- ad_data[5]                                                                                                                                                                                                                                                                    ; Top       ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- ad_data[5]~input                                                                                                                                                                                                                                                              ; Top       ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                      ;           ;               ;          ;                                            ;
; ad_data[6]                                                                                                                                                                                                                                                                           ; Top       ; Input Port    ; n/a      ;                                            ;
;     -- ad_data[6]                                                                                                                                                                                                                                                                    ; Top       ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- ad_data[6]~input                                                                                                                                                                                                                                                              ; Top       ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                      ;           ;               ;          ;                                            ;
; ad_data[7]                                                                                                                                                                                                                                                                           ; Top       ; Input Port    ; n/a      ;                                            ;
;     -- ad_data[7]                                                                                                                                                                                                                                                                    ; Top       ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- ad_data[7]~input                                                                                                                                                                                                                                                              ; Top       ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                      ;           ;               ;          ;                                            ;
; ad_data[8]                                                                                                                                                                                                                                                                           ; Top       ; Input Port    ; n/a      ;                                            ;
;     -- ad_data[8]                                                                                                                                                                                                                                                                    ; Top       ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- ad_data[8]~input                                                                                                                                                                                                                                                              ; Top       ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                      ;           ;               ;          ;                                            ;
; ad_data[9]                                                                                                                                                                                                                                                                           ; Top       ; Input Port    ; n/a      ;                                            ;
;     -- ad_data[9]                                                                                                                                                                                                                                                                    ; Top       ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- ad_data[9]~input                                                                                                                                                                                                                                                              ; Top       ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                      ;           ;               ;          ;                                            ;
; ad_os[0]                                                                                                                                                                                                                                                                             ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- ad_os[0]                                                                                                                                                                                                                                                                      ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- ad_os[0]~output                                                                                                                                                                                                                                                               ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                      ;           ;               ;          ;                                            ;
; ad_os[1]                                                                                                                                                                                                                                                                             ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- ad_os[1]                                                                                                                                                                                                                                                                      ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- ad_os[1]~output                                                                                                                                                                                                                                                               ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                      ;           ;               ;          ;                                            ;
; ad_os[2]                                                                                                                                                                                                                                                                             ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- ad_os[2]                                                                                                                                                                                                                                                                      ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- ad_os[2]~output                                                                                                                                                                                                                                                               ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                      ;           ;               ;          ;                                            ;
; ad_rd                                                                                                                                                                                                                                                                                ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- ad_rd                                                                                                                                                                                                                                                                         ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- ad_rd~output                                                                                                                                                                                                                                                                  ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                      ;           ;               ;          ;                                            ;
; ad_reset                                                                                                                                                                                                                                                                             ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- ad_reset                                                                                                                                                                                                                                                                      ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- ad_reset~output                                                                                                                                                                                                                                                               ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                      ;           ;               ;          ;                                            ;
; altera_reserved_tck                                                                                                                                                                                                                                                                  ; Top       ; Input Port    ; n/a      ;                                            ;
;     -- altera_reserved_tck                                                                                                                                                                                                                                                           ; Top       ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- altera_reserved_tck~input                                                                                                                                                                                                                                                     ; Top       ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                      ;           ;               ;          ;                                            ;
; altera_reserved_tdi                                                                                                                                                                                                                                                                  ; Top       ; Input Port    ; n/a      ;                                            ;
;     -- altera_reserved_tdi                                                                                                                                                                                                                                                           ; Top       ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- altera_reserved_tdi~input                                                                                                                                                                                                                                                     ; Top       ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                      ;           ;               ;          ;                                            ;
; altera_reserved_tdo                                                                                                                                                                                                                                                                  ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- altera_reserved_tdo                                                                                                                                                                                                                                                           ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- altera_reserved_tdo~output                                                                                                                                                                                                                                                    ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                      ;           ;               ;          ;                                            ;
; altera_reserved_tms                                                                                                                                                                                                                                                                  ; Top       ; Input Port    ; n/a      ;                                            ;
;     -- altera_reserved_tms                                                                                                                                                                                                                                                           ; Top       ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- altera_reserved_tms~input                                                                                                                                                                                                                                                     ; Top       ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                      ;           ;               ;          ;                                            ;
; botton                                                                                                                                                                                                                                                                               ; Top       ; Input Port    ; n/a      ;                                            ;
;     -- botton                                                                                                                                                                                                                                                                        ; Top       ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- botton~input                                                                                                                                                                                                                                                                  ; Top       ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                      ;           ;               ;          ;                                            ;
; botton_jc_reset                                                                                                                                                                                                                                                                      ; Top       ; Input Port    ; n/a      ;                                            ;
;     -- botton_jc_reset                                                                                                                                                                                                                                                               ; Top       ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- botton_jc_reset~input                                                                                                                                                                                                                                                         ; Top       ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                      ;           ;               ;          ;                                            ;
; button_start                                                                                                                                                                                                                                                                         ; Top       ; Input Port    ; n/a      ;                                            ;
;     -- button_start                                                                                                                                                                                                                                                                  ; Top       ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- button_start~input                                                                                                                                                                                                                                                            ; Top       ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                      ;           ;               ;          ;                                            ;
; clk                                                                                                                                                                                                                                                                                  ; Top       ; Input Port    ; n/a      ;                                            ;
;     -- clk                                                                                                                                                                                                                                                                           ; Top       ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- clk~input                                                                                                                                                                                                                                                                     ; Top       ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                      ;           ;               ;          ;                                            ;
; clk_150_0_s                                                                                                                                                                                                                                                                          ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- clk_150_0_s                                                                                                                                                                                                                                                                   ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- clk_150_0_s~output                                                                                                                                                                                                                                                            ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                      ;           ;               ;          ;                                            ;
; done_s                                                                                                                                                                                                                                                                               ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- done_s                                                                                                                                                                                                                                                                        ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- done_s~output                                                                                                                                                                                                                                                                 ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                      ;           ;               ;          ;                                            ;
; first_data                                                                                                                                                                                                                                                                           ; Top       ; Input Port    ; n/a      ;                                            ;
;     -- first_data                                                                                                                                                                                                                                                                    ; Top       ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- first_data~input                                                                                                                                                                                                                                                              ; Top       ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                      ;           ;               ;          ;                                            ;
; led1                                                                                                                                                                                                                                                                                 ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- led1                                                                                                                                                                                                                                                                          ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- led1~output                                                                                                                                                                                                                                                                   ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                      ;           ;               ;          ;                                            ;
; led2                                                                                                                                                                                                                                                                                 ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- led2                                                                                                                                                                                                                                                                          ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- led2~output                                                                                                                                                                                                                                                                   ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                      ;           ;               ;          ;                                            ;
; led3                                                                                                                                                                                                                                                                                 ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- led3                                                                                                                                                                                                                                                                          ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- led3~output                                                                                                                                                                                                                                                                   ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                      ;           ;               ;          ;                                            ;
; led4                                                                                                                                                                                                                                                                                 ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- led4                                                                                                                                                                                                                                                                          ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- led4~output                                                                                                                                                                                                                                                                   ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                      ;           ;               ;          ;                                            ;
; mem_addr[0]                                                                                                                                                                                                                                                                          ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- mem_addr[0]                                                                                                                                                                                                                                                                   ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- mem_addr[0]~output                                                                                                                                                                                                                                                            ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                      ;           ;               ;          ;                                            ;
; mem_addr[10]                                                                                                                                                                                                                                                                         ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- mem_addr[10]                                                                                                                                                                                                                                                                  ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- mem_addr[10]~output                                                                                                                                                                                                                                                           ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                      ;           ;               ;          ;                                            ;
; mem_addr[11]                                                                                                                                                                                                                                                                         ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- mem_addr[11]                                                                                                                                                                                                                                                                  ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- mem_addr[11]~output                                                                                                                                                                                                                                                           ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                      ;           ;               ;          ;                                            ;
; mem_addr[12]                                                                                                                                                                                                                                                                         ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- mem_addr[12]                                                                                                                                                                                                                                                                  ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- mem_addr[12]~output                                                                                                                                                                                                                                                           ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                      ;           ;               ;          ;                                            ;
; mem_addr[13]                                                                                                                                                                                                                                                                         ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- mem_addr[13]                                                                                                                                                                                                                                                                  ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- mem_addr[13]~output                                                                                                                                                                                                                                                           ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                      ;           ;               ;          ;                                            ;
; mem_addr[14]                                                                                                                                                                                                                                                                         ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- mem_addr[14]                                                                                                                                                                                                                                                                  ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- mem_addr[14]~output                                                                                                                                                                                                                                                           ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                      ;           ;               ;          ;                                            ;
; mem_addr[1]                                                                                                                                                                                                                                                                          ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- mem_addr[1]                                                                                                                                                                                                                                                                   ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- mem_addr[1]~output                                                                                                                                                                                                                                                            ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                      ;           ;               ;          ;                                            ;
; mem_addr[2]                                                                                                                                                                                                                                                                          ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- mem_addr[2]                                                                                                                                                                                                                                                                   ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- mem_addr[2]~output                                                                                                                                                                                                                                                            ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                      ;           ;               ;          ;                                            ;
; mem_addr[3]                                                                                                                                                                                                                                                                          ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- mem_addr[3]                                                                                                                                                                                                                                                                   ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- mem_addr[3]~output                                                                                                                                                                                                                                                            ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                      ;           ;               ;          ;                                            ;
; mem_addr[4]                                                                                                                                                                                                                                                                          ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- mem_addr[4]                                                                                                                                                                                                                                                                   ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- mem_addr[4]~output                                                                                                                                                                                                                                                            ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                      ;           ;               ;          ;                                            ;
; mem_addr[5]                                                                                                                                                                                                                                                                          ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- mem_addr[5]                                                                                                                                                                                                                                                                   ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- mem_addr[5]~output                                                                                                                                                                                                                                                            ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                      ;           ;               ;          ;                                            ;
; mem_addr[6]                                                                                                                                                                                                                                                                          ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- mem_addr[6]                                                                                                                                                                                                                                                                   ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- mem_addr[6]~output                                                                                                                                                                                                                                                            ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                      ;           ;               ;          ;                                            ;
; mem_addr[7]                                                                                                                                                                                                                                                                          ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- mem_addr[7]                                                                                                                                                                                                                                                                   ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- mem_addr[7]~output                                                                                                                                                                                                                                                            ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                      ;           ;               ;          ;                                            ;
; mem_addr[8]                                                                                                                                                                                                                                                                          ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- mem_addr[8]                                                                                                                                                                                                                                                                   ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- mem_addr[8]~output                                                                                                                                                                                                                                                            ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                      ;           ;               ;          ;                                            ;
; mem_addr[9]                                                                                                                                                                                                                                                                          ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- mem_addr[9]                                                                                                                                                                                                                                                                   ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- mem_addr[9]~output                                                                                                                                                                                                                                                            ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                      ;           ;               ;          ;                                            ;
; mem_ba[0]                                                                                                                                                                                                                                                                            ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- mem_ba[0]                                                                                                                                                                                                                                                                     ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- mem_ba[0]~output                                                                                                                                                                                                                                                              ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                      ;           ;               ;          ;                                            ;
; mem_ba[1]                                                                                                                                                                                                                                                                            ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- mem_ba[1]                                                                                                                                                                                                                                                                     ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- mem_ba[1]~output                                                                                                                                                                                                                                                              ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                      ;           ;               ;          ;                                            ;
; mem_ba[2]                                                                                                                                                                                                                                                                            ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- mem_ba[2]                                                                                                                                                                                                                                                                     ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- mem_ba[2]~output                                                                                                                                                                                                                                                              ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                      ;           ;               ;          ;                                            ;
; mem_cas_n                                                                                                                                                                                                                                                                            ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- mem_cas_n                                                                                                                                                                                                                                                                     ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- mem_cas_n~output                                                                                                                                                                                                                                                              ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                      ;           ;               ;          ;                                            ;
; mem_cke[0]                                                                                                                                                                                                                                                                           ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- mem_cke[0]                                                                                                                                                                                                                                                                    ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- mem_cke[0]~output                                                                                                                                                                                                                                                             ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                      ;           ;               ;          ;                                            ;
; mem_clk[0]                                                                                                                                                                                                                                                                           ; Top       ; Bidir Port    ; n/a      ;                                            ;
;     -- mem_clk[0]                                                                                                                                                                                                                                                                    ; Top       ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- mem_clk[0]~output                                                                                                                                                                                                                                                             ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                      ;           ;               ;          ;                                            ;
; mem_clk_n[0]                                                                                                                                                                                                                                                                         ; Top       ; Bidir Port    ; n/a      ;                                            ;
;     -- mem_clk_n[0]                                                                                                                                                                                                                                                                  ; Top       ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- mem_clk_n[0]~output                                                                                                                                                                                                                                                           ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                      ;           ;               ;          ;                                            ;
; mem_cs_n[0]                                                                                                                                                                                                                                                                          ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- mem_cs_n[0]                                                                                                                                                                                                                                                                   ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- mem_cs_n[0]~output                                                                                                                                                                                                                                                            ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                      ;           ;               ;          ;                                            ;
; mem_dm[0]                                                                                                                                                                                                                                                                            ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- mem_dm[0]                                                                                                                                                                                                                                                                     ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- commit:commit1|men_top:men1|ddr_addr_top:ddr1|ddr_test2:ddr_test211|ddr2ip:ddr_m0|ddr2ip_controller_phy:ddr2ip_controller_phy_inst|ddr2ip_phy:ddr2ip_phy_inst|ddr2ip_phy_alt_mem_phy:ddr2ip_phy_alt_mem_phy_inst|ddr2ip_phy_alt_mem_phy_dp_io:dpio|dm[0].dm_obuf              ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                      ;           ;               ;          ;                                            ;
; mem_dm[1]                                                                                                                                                                                                                                                                            ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- mem_dm[1]                                                                                                                                                                                                                                                                     ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- commit:commit1|men_top:men1|ddr_addr_top:ddr1|ddr_test2:ddr_test211|ddr2ip:ddr_m0|ddr2ip_controller_phy:ddr2ip_controller_phy_inst|ddr2ip_phy:ddr2ip_phy_inst|ddr2ip_phy_alt_mem_phy:ddr2ip_phy_alt_mem_phy_inst|ddr2ip_phy_alt_mem_phy_dp_io:dpio|dm[1].dm_obuf              ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                      ;           ;               ;          ;                                            ;
; mem_dq[0]                                                                                                                                                                                                                                                                            ; Top       ; Bidir Port    ; n/a      ;                                            ;
;     -- mem_dq[0]                                                                                                                                                                                                                                                                     ; Top       ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- commit:commit1|men_top:men1|ddr_addr_top:ddr1|ddr_test2:ddr_test211|ddr2ip:ddr_m0|ddr2ip_controller_phy:ddr2ip_controller_phy_inst|ddr2ip_phy:ddr2ip_phy_inst|ddr2ip_phy_alt_mem_phy:ddr2ip_phy_alt_mem_phy_inst|ddr2ip_phy_alt_mem_phy_dp_io:dpio|dqs_group[0].dq[0].dq_obuf ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                      ;           ;               ;          ;                                            ;
; mem_dq[10]                                                                                                                                                                                                                                                                           ; Top       ; Bidir Port    ; n/a      ;                                            ;
;     -- mem_dq[10]                                                                                                                                                                                                                                                                    ; Top       ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- commit:commit1|men_top:men1|ddr_addr_top:ddr1|ddr_test2:ddr_test211|ddr2ip:ddr_m0|ddr2ip_controller_phy:ddr2ip_controller_phy_inst|ddr2ip_phy:ddr2ip_phy_inst|ddr2ip_phy_alt_mem_phy:ddr2ip_phy_alt_mem_phy_inst|ddr2ip_phy_alt_mem_phy_dp_io:dpio|dqs_group[1].dq[2].dq_obuf ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                      ;           ;               ;          ;                                            ;
; mem_dq[11]                                                                                                                                                                                                                                                                           ; Top       ; Bidir Port    ; n/a      ;                                            ;
;     -- mem_dq[11]                                                                                                                                                                                                                                                                    ; Top       ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- commit:commit1|men_top:men1|ddr_addr_top:ddr1|ddr_test2:ddr_test211|ddr2ip:ddr_m0|ddr2ip_controller_phy:ddr2ip_controller_phy_inst|ddr2ip_phy:ddr2ip_phy_inst|ddr2ip_phy_alt_mem_phy:ddr2ip_phy_alt_mem_phy_inst|ddr2ip_phy_alt_mem_phy_dp_io:dpio|dqs_group[1].dq[3].dq_obuf ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                      ;           ;               ;          ;                                            ;
; mem_dq[12]                                                                                                                                                                                                                                                                           ; Top       ; Bidir Port    ; n/a      ;                                            ;
;     -- mem_dq[12]                                                                                                                                                                                                                                                                    ; Top       ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- commit:commit1|men_top:men1|ddr_addr_top:ddr1|ddr_test2:ddr_test211|ddr2ip:ddr_m0|ddr2ip_controller_phy:ddr2ip_controller_phy_inst|ddr2ip_phy:ddr2ip_phy_inst|ddr2ip_phy_alt_mem_phy:ddr2ip_phy_alt_mem_phy_inst|ddr2ip_phy_alt_mem_phy_dp_io:dpio|dqs_group[1].dq[4].dq_obuf ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                      ;           ;               ;          ;                                            ;
; mem_dq[13]                                                                                                                                                                                                                                                                           ; Top       ; Bidir Port    ; n/a      ;                                            ;
;     -- mem_dq[13]                                                                                                                                                                                                                                                                    ; Top       ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- commit:commit1|men_top:men1|ddr_addr_top:ddr1|ddr_test2:ddr_test211|ddr2ip:ddr_m0|ddr2ip_controller_phy:ddr2ip_controller_phy_inst|ddr2ip_phy:ddr2ip_phy_inst|ddr2ip_phy_alt_mem_phy:ddr2ip_phy_alt_mem_phy_inst|ddr2ip_phy_alt_mem_phy_dp_io:dpio|dqs_group[1].dq[5].dq_obuf ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                      ;           ;               ;          ;                                            ;
; mem_dq[14]                                                                                                                                                                                                                                                                           ; Top       ; Bidir Port    ; n/a      ;                                            ;
;     -- mem_dq[14]                                                                                                                                                                                                                                                                    ; Top       ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- commit:commit1|men_top:men1|ddr_addr_top:ddr1|ddr_test2:ddr_test211|ddr2ip:ddr_m0|ddr2ip_controller_phy:ddr2ip_controller_phy_inst|ddr2ip_phy:ddr2ip_phy_inst|ddr2ip_phy_alt_mem_phy:ddr2ip_phy_alt_mem_phy_inst|ddr2ip_phy_alt_mem_phy_dp_io:dpio|dqs_group[1].dq[6].dq_obuf ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                      ;           ;               ;          ;                                            ;
; mem_dq[15]                                                                                                                                                                                                                                                                           ; Top       ; Bidir Port    ; n/a      ;                                            ;
;     -- mem_dq[15]                                                                                                                                                                                                                                                                    ; Top       ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- commit:commit1|men_top:men1|ddr_addr_top:ddr1|ddr_test2:ddr_test211|ddr2ip:ddr_m0|ddr2ip_controller_phy:ddr2ip_controller_phy_inst|ddr2ip_phy:ddr2ip_phy_inst|ddr2ip_phy_alt_mem_phy:ddr2ip_phy_alt_mem_phy_inst|ddr2ip_phy_alt_mem_phy_dp_io:dpio|dqs_group[1].dq[7].dq_obuf ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                      ;           ;               ;          ;                                            ;
; mem_dq[1]                                                                                                                                                                                                                                                                            ; Top       ; Bidir Port    ; n/a      ;                                            ;
;     -- mem_dq[1]                                                                                                                                                                                                                                                                     ; Top       ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- commit:commit1|men_top:men1|ddr_addr_top:ddr1|ddr_test2:ddr_test211|ddr2ip:ddr_m0|ddr2ip_controller_phy:ddr2ip_controller_phy_inst|ddr2ip_phy:ddr2ip_phy_inst|ddr2ip_phy_alt_mem_phy:ddr2ip_phy_alt_mem_phy_inst|ddr2ip_phy_alt_mem_phy_dp_io:dpio|dqs_group[0].dq[1].dq_obuf ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                      ;           ;               ;          ;                                            ;
; mem_dq[2]                                                                                                                                                                                                                                                                            ; Top       ; Bidir Port    ; n/a      ;                                            ;
;     -- mem_dq[2]                                                                                                                                                                                                                                                                     ; Top       ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- commit:commit1|men_top:men1|ddr_addr_top:ddr1|ddr_test2:ddr_test211|ddr2ip:ddr_m0|ddr2ip_controller_phy:ddr2ip_controller_phy_inst|ddr2ip_phy:ddr2ip_phy_inst|ddr2ip_phy_alt_mem_phy:ddr2ip_phy_alt_mem_phy_inst|ddr2ip_phy_alt_mem_phy_dp_io:dpio|dqs_group[0].dq[2].dq_obuf ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                      ;           ;               ;          ;                                            ;
; mem_dq[3]                                                                                                                                                                                                                                                                            ; Top       ; Bidir Port    ; n/a      ;                                            ;
;     -- mem_dq[3]                                                                                                                                                                                                                                                                     ; Top       ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- commit:commit1|men_top:men1|ddr_addr_top:ddr1|ddr_test2:ddr_test211|ddr2ip:ddr_m0|ddr2ip_controller_phy:ddr2ip_controller_phy_inst|ddr2ip_phy:ddr2ip_phy_inst|ddr2ip_phy_alt_mem_phy:ddr2ip_phy_alt_mem_phy_inst|ddr2ip_phy_alt_mem_phy_dp_io:dpio|dqs_group[0].dq[3].dq_obuf ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                      ;           ;               ;          ;                                            ;
; mem_dq[4]                                                                                                                                                                                                                                                                            ; Top       ; Bidir Port    ; n/a      ;                                            ;
;     -- mem_dq[4]                                                                                                                                                                                                                                                                     ; Top       ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- commit:commit1|men_top:men1|ddr_addr_top:ddr1|ddr_test2:ddr_test211|ddr2ip:ddr_m0|ddr2ip_controller_phy:ddr2ip_controller_phy_inst|ddr2ip_phy:ddr2ip_phy_inst|ddr2ip_phy_alt_mem_phy:ddr2ip_phy_alt_mem_phy_inst|ddr2ip_phy_alt_mem_phy_dp_io:dpio|dqs_group[0].dq[4].dq_obuf ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                      ;           ;               ;          ;                                            ;
; mem_dq[5]                                                                                                                                                                                                                                                                            ; Top       ; Bidir Port    ; n/a      ;                                            ;
;     -- mem_dq[5]                                                                                                                                                                                                                                                                     ; Top       ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- commit:commit1|men_top:men1|ddr_addr_top:ddr1|ddr_test2:ddr_test211|ddr2ip:ddr_m0|ddr2ip_controller_phy:ddr2ip_controller_phy_inst|ddr2ip_phy:ddr2ip_phy_inst|ddr2ip_phy_alt_mem_phy:ddr2ip_phy_alt_mem_phy_inst|ddr2ip_phy_alt_mem_phy_dp_io:dpio|dqs_group[0].dq[5].dq_obuf ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                      ;           ;               ;          ;                                            ;
; mem_dq[6]                                                                                                                                                                                                                                                                            ; Top       ; Bidir Port    ; n/a      ;                                            ;
;     -- mem_dq[6]                                                                                                                                                                                                                                                                     ; Top       ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- commit:commit1|men_top:men1|ddr_addr_top:ddr1|ddr_test2:ddr_test211|ddr2ip:ddr_m0|ddr2ip_controller_phy:ddr2ip_controller_phy_inst|ddr2ip_phy:ddr2ip_phy_inst|ddr2ip_phy_alt_mem_phy:ddr2ip_phy_alt_mem_phy_inst|ddr2ip_phy_alt_mem_phy_dp_io:dpio|dqs_group[0].dq[6].dq_obuf ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                      ;           ;               ;          ;                                            ;
; mem_dq[7]                                                                                                                                                                                                                                                                            ; Top       ; Bidir Port    ; n/a      ;                                            ;
;     -- mem_dq[7]                                                                                                                                                                                                                                                                     ; Top       ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- commit:commit1|men_top:men1|ddr_addr_top:ddr1|ddr_test2:ddr_test211|ddr2ip:ddr_m0|ddr2ip_controller_phy:ddr2ip_controller_phy_inst|ddr2ip_phy:ddr2ip_phy_inst|ddr2ip_phy_alt_mem_phy:ddr2ip_phy_alt_mem_phy_inst|ddr2ip_phy_alt_mem_phy_dp_io:dpio|dqs_group[0].dq[7].dq_obuf ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                      ;           ;               ;          ;                                            ;
; mem_dq[8]                                                                                                                                                                                                                                                                            ; Top       ; Bidir Port    ; n/a      ;                                            ;
;     -- mem_dq[8]                                                                                                                                                                                                                                                                     ; Top       ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- commit:commit1|men_top:men1|ddr_addr_top:ddr1|ddr_test2:ddr_test211|ddr2ip:ddr_m0|ddr2ip_controller_phy:ddr2ip_controller_phy_inst|ddr2ip_phy:ddr2ip_phy_inst|ddr2ip_phy_alt_mem_phy:ddr2ip_phy_alt_mem_phy_inst|ddr2ip_phy_alt_mem_phy_dp_io:dpio|dqs_group[1].dq[0].dq_obuf ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                      ;           ;               ;          ;                                            ;
; mem_dq[9]                                                                                                                                                                                                                                                                            ; Top       ; Bidir Port    ; n/a      ;                                            ;
;     -- mem_dq[9]                                                                                                                                                                                                                                                                     ; Top       ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- commit:commit1|men_top:men1|ddr_addr_top:ddr1|ddr_test2:ddr_test211|ddr2ip:ddr_m0|ddr2ip_controller_phy:ddr2ip_controller_phy_inst|ddr2ip_phy:ddr2ip_phy_inst|ddr2ip_phy_alt_mem_phy:ddr2ip_phy_alt_mem_phy_inst|ddr2ip_phy_alt_mem_phy_dp_io:dpio|dqs_group[1].dq[1].dq_obuf ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                      ;           ;               ;          ;                                            ;
; mem_dqs[0]                                                                                                                                                                                                                                                                           ; Top       ; Bidir Port    ; n/a      ;                                            ;
;     -- mem_dqs[0]                                                                                                                                                                                                                                                                    ; Top       ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- commit:commit1|men_top:men1|ddr_addr_top:ddr1|ddr_test2:ddr_test211|ddr2ip:ddr_m0|ddr2ip_controller_phy:ddr2ip_controller_phy_inst|ddr2ip_phy:ddr2ip_phy_inst|ddr2ip_phy_alt_mem_phy:ddr2ip_phy_alt_mem_phy_inst|ddr2ip_phy_alt_mem_phy_dp_io:dpio|dqs[0].dqs_obuf            ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                      ;           ;               ;          ;                                            ;
; mem_dqs[1]                                                                                                                                                                                                                                                                           ; Top       ; Bidir Port    ; n/a      ;                                            ;
;     -- mem_dqs[1]                                                                                                                                                                                                                                                                    ; Top       ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- commit:commit1|men_top:men1|ddr_addr_top:ddr1|ddr_test2:ddr_test211|ddr2ip:ddr_m0|ddr2ip_controller_phy:ddr2ip_controller_phy_inst|ddr2ip_phy:ddr2ip_phy_inst|ddr2ip_phy_alt_mem_phy:ddr2ip_phy_alt_mem_phy_inst|ddr2ip_phy_alt_mem_phy_dp_io:dpio|dqs[1].dqs_obuf            ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                      ;           ;               ;          ;                                            ;
; mem_odt[0]                                                                                                                                                                                                                                                                           ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- mem_odt[0]                                                                                                                                                                                                                                                                    ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- mem_odt[0]~output                                                                                                                                                                                                                                                             ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                      ;           ;               ;          ;                                            ;
; mem_ras_n                                                                                                                                                                                                                                                                            ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- mem_ras_n                                                                                                                                                                                                                                                                     ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- mem_ras_n~output                                                                                                                                                                                                                                                              ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                      ;           ;               ;          ;                                            ;
; mem_we_n                                                                                                                                                                                                                                                                             ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- mem_we_n                                                                                                                                                                                                                                                                      ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- mem_we_n~output                                                                                                                                                                                                                                                               ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                      ;           ;               ;          ;                                            ;
; r_in_s[0]                                                                                                                                                                                                                                                                            ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- r_in_s[0]                                                                                                                                                                                                                                                                     ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- r_in_s[0]~output                                                                                                                                                                                                                                                              ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                      ;           ;               ;          ;                                            ;
; r_in_s[10]                                                                                                                                                                                                                                                                           ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- r_in_s[10]                                                                                                                                                                                                                                                                    ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- r_in_s[10]~output                                                                                                                                                                                                                                                             ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                      ;           ;               ;          ;                                            ;
; r_in_s[11]                                                                                                                                                                                                                                                                           ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- r_in_s[11]                                                                                                                                                                                                                                                                    ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- r_in_s[11]~output                                                                                                                                                                                                                                                             ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                      ;           ;               ;          ;                                            ;
; r_in_s[12]                                                                                                                                                                                                                                                                           ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- r_in_s[12]                                                                                                                                                                                                                                                                    ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- r_in_s[12]~output                                                                                                                                                                                                                                                             ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                      ;           ;               ;          ;                                            ;
; r_in_s[13]                                                                                                                                                                                                                                                                           ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- r_in_s[13]                                                                                                                                                                                                                                                                    ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- r_in_s[13]~output                                                                                                                                                                                                                                                             ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                      ;           ;               ;          ;                                            ;
; r_in_s[14]                                                                                                                                                                                                                                                                           ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- r_in_s[14]                                                                                                                                                                                                                                                                    ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- r_in_s[14]~output                                                                                                                                                                                                                                                             ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                      ;           ;               ;          ;                                            ;
; r_in_s[15]                                                                                                                                                                                                                                                                           ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- r_in_s[15]                                                                                                                                                                                                                                                                    ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- r_in_s[15]~output                                                                                                                                                                                                                                                             ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                      ;           ;               ;          ;                                            ;
; r_in_s[16]                                                                                                                                                                                                                                                                           ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- r_in_s[16]                                                                                                                                                                                                                                                                    ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- r_in_s[16]~output                                                                                                                                                                                                                                                             ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                      ;           ;               ;          ;                                            ;
; r_in_s[17]                                                                                                                                                                                                                                                                           ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- r_in_s[17]                                                                                                                                                                                                                                                                    ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- r_in_s[17]~output                                                                                                                                                                                                                                                             ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                      ;           ;               ;          ;                                            ;
; r_in_s[18]                                                                                                                                                                                                                                                                           ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- r_in_s[18]                                                                                                                                                                                                                                                                    ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- r_in_s[18]~output                                                                                                                                                                                                                                                             ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                      ;           ;               ;          ;                                            ;
; r_in_s[19]                                                                                                                                                                                                                                                                           ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- r_in_s[19]                                                                                                                                                                                                                                                                    ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- r_in_s[19]~output                                                                                                                                                                                                                                                             ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                      ;           ;               ;          ;                                            ;
; r_in_s[1]                                                                                                                                                                                                                                                                            ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- r_in_s[1]                                                                                                                                                                                                                                                                     ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- r_in_s[1]~output                                                                                                                                                                                                                                                              ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                      ;           ;               ;          ;                                            ;
; r_in_s[20]                                                                                                                                                                                                                                                                           ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- r_in_s[20]                                                                                                                                                                                                                                                                    ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- r_in_s[20]~output                                                                                                                                                                                                                                                             ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                      ;           ;               ;          ;                                            ;
; r_in_s[21]                                                                                                                                                                                                                                                                           ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- r_in_s[21]                                                                                                                                                                                                                                                                    ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- r_in_s[21]~output                                                                                                                                                                                                                                                             ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                      ;           ;               ;          ;                                            ;
; r_in_s[22]                                                                                                                                                                                                                                                                           ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- r_in_s[22]                                                                                                                                                                                                                                                                    ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- r_in_s[22]~output                                                                                                                                                                                                                                                             ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                      ;           ;               ;          ;                                            ;
; r_in_s[23]                                                                                                                                                                                                                                                                           ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- r_in_s[23]                                                                                                                                                                                                                                                                    ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- r_in_s[23]~output                                                                                                                                                                                                                                                             ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                      ;           ;               ;          ;                                            ;
; r_in_s[24]                                                                                                                                                                                                                                                                           ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- r_in_s[24]                                                                                                                                                                                                                                                                    ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- r_in_s[24]~output                                                                                                                                                                                                                                                             ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                      ;           ;               ;          ;                                            ;
; r_in_s[25]                                                                                                                                                                                                                                                                           ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- r_in_s[25]                                                                                                                                                                                                                                                                    ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- r_in_s[25]~output                                                                                                                                                                                                                                                             ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                      ;           ;               ;          ;                                            ;
; r_in_s[26]                                                                                                                                                                                                                                                                           ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- r_in_s[26]                                                                                                                                                                                                                                                                    ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- r_in_s[26]~output                                                                                                                                                                                                                                                             ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                      ;           ;               ;          ;                                            ;
; r_in_s[27]                                                                                                                                                                                                                                                                           ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- r_in_s[27]                                                                                                                                                                                                                                                                    ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- r_in_s[27]~output                                                                                                                                                                                                                                                             ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                      ;           ;               ;          ;                                            ;
; r_in_s[28]                                                                                                                                                                                                                                                                           ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- r_in_s[28]                                                                                                                                                                                                                                                                    ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- r_in_s[28]~output                                                                                                                                                                                                                                                             ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                      ;           ;               ;          ;                                            ;
; r_in_s[29]                                                                                                                                                                                                                                                                           ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- r_in_s[29]                                                                                                                                                                                                                                                                    ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- r_in_s[29]~output                                                                                                                                                                                                                                                             ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                      ;           ;               ;          ;                                            ;
; r_in_s[2]                                                                                                                                                                                                                                                                            ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- r_in_s[2]                                                                                                                                                                                                                                                                     ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- r_in_s[2]~output                                                                                                                                                                                                                                                              ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                      ;           ;               ;          ;                                            ;
; r_in_s[30]                                                                                                                                                                                                                                                                           ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- r_in_s[30]                                                                                                                                                                                                                                                                    ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- r_in_s[30]~output                                                                                                                                                                                                                                                             ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                      ;           ;               ;          ;                                            ;
; r_in_s[31]                                                                                                                                                                                                                                                                           ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- r_in_s[31]                                                                                                                                                                                                                                                                    ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- r_in_s[31]~output                                                                                                                                                                                                                                                             ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                      ;           ;               ;          ;                                            ;
; r_in_s[3]                                                                                                                                                                                                                                                                            ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- r_in_s[3]                                                                                                                                                                                                                                                                     ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- r_in_s[3]~output                                                                                                                                                                                                                                                              ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                      ;           ;               ;          ;                                            ;
; r_in_s[4]                                                                                                                                                                                                                                                                            ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- r_in_s[4]                                                                                                                                                                                                                                                                     ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- r_in_s[4]~output                                                                                                                                                                                                                                                              ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                      ;           ;               ;          ;                                            ;
; r_in_s[5]                                                                                                                                                                                                                                                                            ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- r_in_s[5]                                                                                                                                                                                                                                                                     ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- r_in_s[5]~output                                                                                                                                                                                                                                                              ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                      ;           ;               ;          ;                                            ;
; r_in_s[6]                                                                                                                                                                                                                                                                            ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- r_in_s[6]                                                                                                                                                                                                                                                                     ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- r_in_s[6]~output                                                                                                                                                                                                                                                              ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                      ;           ;               ;          ;                                            ;
; r_in_s[7]                                                                                                                                                                                                                                                                            ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- r_in_s[7]                                                                                                                                                                                                                                                                     ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- r_in_s[7]~output                                                                                                                                                                                                                                                              ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                      ;           ;               ;          ;                                            ;
; r_in_s[8]                                                                                                                                                                                                                                                                            ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- r_in_s[8]                                                                                                                                                                                                                                                                     ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- r_in_s[8]~output                                                                                                                                                                                                                                                              ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                      ;           ;               ;          ;                                            ;
; r_in_s[9]                                                                                                                                                                                                                                                                            ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- r_in_s[9]                                                                                                                                                                                                                                                                     ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- r_in_s[9]~output                                                                                                                                                                                                                                                              ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                      ;           ;               ;          ;                                            ;
; reset_in                                                                                                                                                                                                                                                                             ; Top       ; Input Port    ; n/a      ;                                            ;
;     -- reset_in                                                                                                                                                                                                                                                                      ; Top       ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- reset_in~input                                                                                                                                                                                                                                                                ; Top       ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                      ;           ;               ;          ;                                            ;
; rx                                                                                                                                                                                                                                                                                   ; Top       ; Input Port    ; n/a      ;                                            ;
;     -- rx                                                                                                                                                                                                                                                                            ; Top       ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- rx~input                                                                                                                                                                                                                                                                      ; Top       ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                      ;           ;               ;          ;                                            ;
; start_whole                                                                                                                                                                                                                                                                          ; Top       ; Input Port    ; n/a      ;                                            ;
;     -- start_whole                                                                                                                                                                                                                                                                   ; Top       ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- start_whole~input                                                                                                                                                                                                                                                             ; Top       ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                      ;           ;               ;          ;                                            ;
; state_top_s[0]                                                                                                                                                                                                                                                                       ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- state_top_s[0]                                                                                                                                                                                                                                                                ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- state_top_s[0]~output                                                                                                                                                                                                                                                         ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                      ;           ;               ;          ;                                            ;
; state_top_s[1]                                                                                                                                                                                                                                                                       ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- state_top_s[1]                                                                                                                                                                                                                                                                ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- state_top_s[1]~output                                                                                                                                                                                                                                                         ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                      ;           ;               ;          ;                                            ;
; state_top_s[2]                                                                                                                                                                                                                                                                       ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- state_top_s[2]                                                                                                                                                                                                                                                                ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- state_top_s[2]~output                                                                                                                                                                                                                                                         ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                      ;           ;               ;          ;                                            ;
; tx                                                                                                                                                                                                                                                                                   ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- tx                                                                                                                                                                                                                                                                            ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- tx~output                                                                                                                                                                                                                                                                     ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                      ;           ;               ;          ;                                            ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------+---------------+----------+--------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Partition Merge Resource Usage Summary                                                                                                                                                                                                                                                                                                                                                       ;
+---------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                                                                                                                                                                                                                                                                                          ;
+---------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Estimated Total logic elements              ; 12,091                                                                                                                                                                                                                                                                                                                                         ;
;                                             ;                                                                                                                                                                                                                                                                                                                                                ;
; Total combinational functions               ; 8411                                                                                                                                                                                                                                                                                                                                           ;
; Logic element usage by number of LUT inputs ;                                                                                                                                                                                                                                                                                                                                                ;
;     -- 4 input functions                    ; 3769                                                                                                                                                                                                                                                                                                                                           ;
;     -- 3 input functions                    ; 3140                                                                                                                                                                                                                                                                                                                                           ;
;     -- <=2 input functions                  ; 1502                                                                                                                                                                                                                                                                                                                                           ;
;                                             ;                                                                                                                                                                                                                                                                                                                                                ;
; Logic elements by mode                      ;                                                                                                                                                                                                                                                                                                                                                ;
;     -- normal mode                          ; 6063                                                                                                                                                                                                                                                                                                                                           ;
;     -- arithmetic mode                      ; 2348                                                                                                                                                                                                                                                                                                                                           ;
;                                             ;                                                                                                                                                                                                                                                                                                                                                ;
; Total registers                             ; 6664                                                                                                                                                                                                                                                                                                                                           ;
;     -- Dedicated logic registers            ; 6574                                                                                                                                                                                                                                                                                                                                           ;
;     -- I/O registers                        ; 180                                                                                                                                                                                                                                                                                                                                            ;
;                                             ;                                                                                                                                                                                                                                                                                                                                                ;
; I/O pins                                    ; 120                                                                                                                                                                                                                                                                                                                                            ;
; Total memory bits                           ; 96864                                                                                                                                                                                                                                                                                                                                          ;
; Embedded Multiplier 9-bit elements          ; 112                                                                                                                                                                                                                                                                                                                                            ;
; Total PLLs                                  ; 3                                                                                                                                                                                                                                                                                                                                              ;
;     -- PLLs                                 ; 3                                                                                                                                                                                                                                                                                                                                              ;
;                                             ;                                                                                                                                                                                                                                                                                                                                                ;
; Maximum fan-out node                        ; commit:commit1|men_top:men1|ddr_addr_top:ddr1|ddr_test2:ddr_test211|ddr2ip:ddr_m0|ddr2ip_controller_phy:ddr2ip_controller_phy_inst|ddr2ip_phy:ddr2ip_phy_inst|ddr2ip_phy_alt_mem_phy:ddr2ip_phy_alt_mem_phy_inst|ddr2ip_phy_alt_mem_phy_clk_reset:clk|ddr2ip_phy_alt_mem_phy_pll:pll|altpll:altpll_component|altpll_2il3:auto_generated|clk[0] ;
; Maximum fan-out                             ; 3070                                                                                                                                                                                                                                                                                                                                           ;
; Total fan-out                               ; 56020                                                                                                                                                                                                                                                                                                                                          ;
; Average fan-out                             ; 3.58                                                                                                                                                                                                                                                                                                                                           ;
+---------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Partition Merge RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+
; Name                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF  ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+
; commit:commit1|men_top:men1|ddr_addr_top:ddr1|ddr_test2:ddr_test211|ddr2ip:ddr_m0|ddr2ip_controller_phy:ddr2ip_controller_phy_inst|ddr2ip_alt_mem_ddrx_controller_top:ddr2ip_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_7pl1:auto_generated|ALTSYNCRAM                                                   ; AUTO ; Simple Dual Port ; 256          ; 33           ; 256          ; 33           ; 8448  ; None ;
; commit:commit1|men_top:men1|ddr_addr_top:ddr1|ddr_test2:ddr_test211|ddr2ip:ddr_m0|ddr2ip_controller_phy:ddr2ip_controller_phy_inst|ddr2ip_alt_mem_ddrx_controller_top:ddr2ip_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:gen_rdata_return_inorder.inordr_info_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_j941:auto_generated|a_dpfifo_sk31:dpfifo|altsyncram_fud1:FIFOram|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 16           ; 12           ; 16           ; 12           ; 192   ; None ;
; commit:commit1|men_top:men1|ddr_addr_top:ddr1|ddr_test2:ddr_test211|ddr2ip:ddr_m0|ddr2ip_controller_phy:ddr2ip_controller_phy_inst|ddr2ip_alt_mem_ddrx_controller_top:ddr2ip_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:pending_rd_fifo|scfifo:gen_fifo_instance.scfifo_component|scfifo_p941:auto_generated|a_dpfifo_2l31:dpfifo|altsyncram_rud1:FIFOram|ALTSYNCRAM                                ; AUTO ; Simple Dual Port ; 16           ; 45           ; 16           ; 45           ; 720   ; None ;
; commit:commit1|men_top:men1|ddr_addr_top:ddr1|ddr_test2:ddr_test211|ddr2ip:ddr_m0|ddr2ip_controller_phy:ddr2ip_controller_phy_inst|ddr2ip_alt_mem_ddrx_controller_top:ddr2ip_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[0].wdata_buffer_per_dqs_group[0].wdatap_buffer_be_inst|altsyncram:altsyncram_component|altsyncram_lil1:auto_generated|ALTSYNCRAM            ; AUTO ; Simple Dual Port ; 64           ; 2            ; 64           ; 2            ; 128   ; None ;
; commit:commit1|men_top:men1|ddr_addr_top:ddr1|ddr_test2:ddr_test211|ddr2ip:ddr_m0|ddr2ip_controller_phy:ddr2ip_controller_phy_inst|ddr2ip_alt_mem_ddrx_controller_top:ddr2ip_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[0].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_vll1:auto_generated|ALTSYNCRAM          ; AUTO ; Simple Dual Port ; 64           ; 16           ; 64           ; 16           ; 1024  ; None ;
; commit:commit1|men_top:men1|ddr_addr_top:ddr1|ddr_test2:ddr_test211|ddr2ip:ddr_m0|ddr2ip_controller_phy:ddr2ip_controller_phy_inst|ddr2ip_alt_mem_ddrx_controller_top:ddr2ip_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[1].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_vll1:auto_generated|ALTSYNCRAM          ; AUTO ; Simple Dual Port ; 64           ; 16           ; 64           ; 16           ; 1024  ; None ;
; commit:commit1|men_top:men1|ddr_addr_top:ddr1|ddr_test2:ddr_test211|ddr2ip:ddr_m0|ddr2ip_controller_phy:ddr2ip_controller_phy_inst|ddr2ip_phy:ddr2ip_phy_inst|ddr2ip_phy_alt_mem_phy:ddr2ip_phy_alt_mem_phy_inst|ddr2ip_phy_alt_mem_phy_rdata_valid:rdv_pipe|altsyncram:altsyncram_component|altsyncram_boi1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                     ; AUTO ; Simple Dual Port ; 32           ; 1            ; 32           ; 1            ; 32    ; None ;
; commit:commit1|men_top:men1|ddr_addr_top:ddr1|ddr_test2:ddr_test211|ddr2ip:ddr_m0|ddr2ip_controller_phy:ddr2ip_controller_phy_inst|ddr2ip_phy:ddr2ip_phy_inst|ddr2ip_phy_alt_mem_phy:ddr2ip_phy_alt_mem_phy_inst|ddr2ip_phy_alt_mem_phy_read_dp:rdp|altsyncram:full_rate_ram_gen.altsyncram_component|altsyncram_reh1:auto_generated|ALTSYNCRAM                                                                                                                                                                                            ; AUTO ; Simple Dual Port ; 16           ; 32           ; 16           ; 32           ; 512   ; None ;
; commit:commit1|men_top:men1|ddr_addr_top:ddr1|read_fifo:rfifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_52k1:auto_generated|altsyncram_fj31:fifo_ram|ALTSYNCRAM                                                                                                                                                                                                                                                                                                                                                            ; AUTO ; Simple Dual Port ; 4            ; 32           ; 8            ; 16           ; 128   ; None ;
; commit:commit1|men_top:men1|ddr_addr_top:ddr1|write_fifo:wfifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hqj1:auto_generated|altsyncram_gj31:fifo_ram|ALTSYNCRAM                                                                                                                                                                                                                                                                                                                                                            ; AUTO ; Simple Dual Port ; 8            ; 16           ; 4            ; 32           ; 128   ; None ;
; commit:commit1|men_top:men1|ramip:ram1|altsyncram:altsyncram_component|altsyncram_uon1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                                                                                                                                                                           ; AUTO ; Simple Dual Port ; 4096         ; 16           ; 4096         ; 16           ; 65536 ; None ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_tu14:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                                                                                      ; AUTO ; Simple Dual Port ; 256          ; 76           ; 256          ; 76           ; 19456 ; None ;
; uart_r_ram:uart_r_ram1|ram_r:ram_r1|altsyncram:altsyncram_component|altsyncram_cdj1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                                                                                                                                                                              ; AUTO ; Simple Dual Port ; 64           ; 8            ; 16           ; 32           ; 512   ; None ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+


+-----------------------------------------------------+
; Partition Merge DSP Block Usage Summary             ;
+---------------------------------------+-------------+
; Statistic                             ; Number Used ;
+---------------------------------------+-------------+
; Simple Multipliers (9-bit)            ; 0           ;
; Simple Multipliers (18-bit)           ; 56          ;
; Embedded Multiplier Blocks            ; --          ;
; Embedded Multiplier 9-bit elements    ; 112         ;
; Signed Embedded Multipliers           ; 56          ;
; Unsigned Embedded Multipliers         ; 0           ;
; Mixed Sign Embedded Multipliers       ; 0           ;
; Variable Sign Embedded Multipliers    ; 0           ;
; Dedicated Input Shift Register Chains ; 0           ;
+---------------------------------------+-------------+
Note: number of Embedded Multiplier Blocks used is only available after a successful fit.


+--------------------------+
; Partition Merge Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Partition Merge
    Info: Version 13.1.0 Build 162 10/23/2013 SJ Web Edition
    Info: Processing started: Tue May 18 16:09:54 2021
Info: Command: quartus_cdb --read_settings_files=off --write_settings_files=off commit -c commit --merge=on
Info (35007): Using synthesis netlist for partition "Top"
Info (35007): Using synthesis netlist for partition "sld_hub:auto_hub"
Info (35007): Using synthesis netlist for partition "sld_signaltap:auto_signaltap_0"
Info (35024): Succesfully connected in-system debug instance "auto_signaltap_0" to all 153 required data inputs, trigger inputs, acquisition clocks, and dynamic pins
Info (35002): Resolved and merged 3 partition(s)
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 9 node(s), including 0 DDIO, 3 PLL, 0 transceiver and 6 LCELL
Warning (15899): PLL "clk_manger:clk_manger1|pllip:pll1|altpll:altpll_component|pllip_altpll:auto_generated|pll1" has parameters clk2_multiply_by and clk2_divide_by specified but port CLK[2] is not connected
Warning (15899): PLL "commit:commit1|men_top:men1|ddr_addr_top:ddr1|ddr_test2:ddr_test211|ddr2ip:ddr_m0|ddr2ip_controller_phy:ddr2ip_controller_phy_inst|ddr2ip_phy:ddr2ip_phy_inst|ddr2ip_phy_alt_mem_phy:ddr2ip_phy_alt_mem_phy_inst|ddr2ip_phy_alt_mem_phy_clk_reset:clk|ddr2ip_phy_alt_mem_phy_pll:pll|altpll:altpll_component|altpll_2il3:auto_generated|pll1" has parameters clk0_multiply_by and clk0_divide_by specified but port CLK[0] is not connected
Warning (21074): Design contains 1 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "first_data"
Info (21057): Implemented 12929 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 28 input pins
    Info (21059): Implemented 76 output pins
    Info (21060): Implemented 20 bidirectional pins
    Info (21061): Implemented 12401 logic cells
    Info (21064): Implemented 243 RAM segments
    Info (21065): Implemented 3 PLLs
    Info (21062): Implemented 112 DSP elements
Info: Quartus II 64-Bit Partition Merge was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 4689 megabytes
    Info: Processing ended: Tue May 18 16:09:57 2021
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:04


