\hypertarget{structLPC__TIMER__T}{\section{L\-P\-C\-\_\-\-T\-I\-M\-E\-R\-\_\-\-T Struct Reference}
\label{structLPC__TIMER__T}\index{L\-P\-C\-\_\-\-T\-I\-M\-E\-R\-\_\-\-T@{L\-P\-C\-\_\-\-T\-I\-M\-E\-R\-\_\-\-T}}
}


32-\/bit Standard timer register block structure  




{\ttfamily \#include $<$timer\-\_\-17xx\-\_\-40xx.\-h$>$}

\subsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
\hyperlink{core__cm3_8h_aec43007d9998a0a0e01faede4133d6be}{\-\_\-\-\_\-\-I\-O} uint32\-\_\-t \hyperlink{structLPC__TIMER__T_a3db61fe5ab56aeea0c27c6199da63b1a}{I\-R}
\item 
\hyperlink{core__cm3_8h_aec43007d9998a0a0e01faede4133d6be}{\-\_\-\-\_\-\-I\-O} uint32\-\_\-t \hyperlink{structLPC__TIMER__T_ab6f7507a9fa9ac19e6ffb35f766027bb}{T\-C\-R}
\item 
\hyperlink{core__cm3_8h_aec43007d9998a0a0e01faede4133d6be}{\-\_\-\-\_\-\-I\-O} uint32\-\_\-t \hyperlink{structLPC__TIMER__T_ac92507831988bc15ddc0fbc30ab31bf9}{T\-C}
\item 
\hyperlink{core__cm3_8h_aec43007d9998a0a0e01faede4133d6be}{\-\_\-\-\_\-\-I\-O} uint32\-\_\-t \hyperlink{structLPC__TIMER__T_ab803475dcfb9c751b2b8d02f02cb9d95}{P\-R}
\item 
\hyperlink{core__cm3_8h_aec43007d9998a0a0e01faede4133d6be}{\-\_\-\-\_\-\-I\-O} uint32\-\_\-t \hyperlink{structLPC__TIMER__T_aff47df94f3c3f882c742af874983ffb9}{P\-C}
\item 
\hyperlink{core__cm3_8h_aec43007d9998a0a0e01faede4133d6be}{\-\_\-\-\_\-\-I\-O} uint32\-\_\-t \hyperlink{structLPC__TIMER__T_a7696d9896a932a78d6a6a60488332674}{M\-C\-R}
\item 
\hyperlink{core__cm3_8h_aec43007d9998a0a0e01faede4133d6be}{\-\_\-\-\_\-\-I\-O} uint32\-\_\-t \hyperlink{structLPC__TIMER__T_a26e8addd98189542175c5ecbcd8d3776}{M\-R} \mbox{[}4\mbox{]}
\item 
\hyperlink{core__cm3_8h_aec43007d9998a0a0e01faede4133d6be}{\-\_\-\-\_\-\-I\-O} uint32\-\_\-t \hyperlink{structLPC__TIMER__T_ae97a68e845ea92e8c617bbdf1d867e48}{C\-C\-R}
\item 
\hyperlink{core__cm3_8h_aec43007d9998a0a0e01faede4133d6be}{\-\_\-\-\_\-\-I\-O} uint32\-\_\-t \hyperlink{structLPC__TIMER__T_aa352dc65884c0a7b8888736a90a4bb7b}{C\-R} \mbox{[}4\mbox{]}
\item 
\hyperlink{core__cm3_8h_aec43007d9998a0a0e01faede4133d6be}{\-\_\-\-\_\-\-I\-O} uint32\-\_\-t \hyperlink{structLPC__TIMER__T_a92df4dc0b947774e8cf040b5c2c2ae30}{E\-M\-R}
\item 
\hyperlink{core__cm3_8h_af63697ed9952cc71e1225efe205f6cd3}{\-\_\-\-\_\-\-I} uint32\-\_\-t \hyperlink{structLPC__TIMER__T_ac55f208ad800371ff9db0ba9f49ec716}{R\-E\-S\-E\-R\-V\-E\-D0} \mbox{[}12\mbox{]}
\item 
\hyperlink{core__cm3_8h_aec43007d9998a0a0e01faede4133d6be}{\-\_\-\-\_\-\-I\-O} uint32\-\_\-t \hyperlink{structLPC__TIMER__T_a8bee15636f5bce5c6d3f3fcd4d8cf513}{C\-T\-C\-R}
\end{DoxyCompactItemize}


\subsection{Detailed Description}
32-\/bit Standard timer register block structure 

\subsection{Field Documentation}
\hypertarget{structLPC__TIMER__T_ae97a68e845ea92e8c617bbdf1d867e48}{\index{L\-P\-C\-\_\-\-T\-I\-M\-E\-R\-\_\-\-T@{L\-P\-C\-\_\-\-T\-I\-M\-E\-R\-\_\-\-T}!C\-C\-R@{C\-C\-R}}
\index{C\-C\-R@{C\-C\-R}!LPC_TIMER_T@{L\-P\-C\-\_\-\-T\-I\-M\-E\-R\-\_\-\-T}}
\subsubsection[{C\-C\-R}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I\-O} uint32\-\_\-t L\-P\-C\-\_\-\-T\-I\-M\-E\-R\-\_\-\-T\-::\-C\-C\-R}}\label{structLPC__TIMER__T_ae97a68e845ea92e8c617bbdf1d867e48}
Capture Control Register. The C\-C\-R controls which edges of the capture inputs are used to load the Capture Registers and whether or not an interrupt is generated when a capture takes place. \hypertarget{structLPC__TIMER__T_aa352dc65884c0a7b8888736a90a4bb7b}{\index{L\-P\-C\-\_\-\-T\-I\-M\-E\-R\-\_\-\-T@{L\-P\-C\-\_\-\-T\-I\-M\-E\-R\-\_\-\-T}!C\-R@{C\-R}}
\index{C\-R@{C\-R}!LPC_TIMER_T@{L\-P\-C\-\_\-\-T\-I\-M\-E\-R\-\_\-\-T}}
\subsubsection[{C\-R}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I\-O} uint32\-\_\-t L\-P\-C\-\_\-\-T\-I\-M\-E\-R\-\_\-\-T\-::\-C\-R\mbox{[}4\mbox{]}}}\label{structLPC__TIMER__T_aa352dc65884c0a7b8888736a90a4bb7b}
Capture Register. C\-R is loaded with the value of T\-C when there is an event on the C\-A\-Pn.\-0 input. \hypertarget{structLPC__TIMER__T_a8bee15636f5bce5c6d3f3fcd4d8cf513}{\index{L\-P\-C\-\_\-\-T\-I\-M\-E\-R\-\_\-\-T@{L\-P\-C\-\_\-\-T\-I\-M\-E\-R\-\_\-\-T}!C\-T\-C\-R@{C\-T\-C\-R}}
\index{C\-T\-C\-R@{C\-T\-C\-R}!LPC_TIMER_T@{L\-P\-C\-\_\-\-T\-I\-M\-E\-R\-\_\-\-T}}
\subsubsection[{C\-T\-C\-R}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I\-O} uint32\-\_\-t L\-P\-C\-\_\-\-T\-I\-M\-E\-R\-\_\-\-T\-::\-C\-T\-C\-R}}\label{structLPC__TIMER__T_a8bee15636f5bce5c6d3f3fcd4d8cf513}
Count Control Register. The C\-T\-C\-R selects between Timer and Counter mode, and in Counter mode selects the signal and edge(s) for counting. \hypertarget{structLPC__TIMER__T_a92df4dc0b947774e8cf040b5c2c2ae30}{\index{L\-P\-C\-\_\-\-T\-I\-M\-E\-R\-\_\-\-T@{L\-P\-C\-\_\-\-T\-I\-M\-E\-R\-\_\-\-T}!E\-M\-R@{E\-M\-R}}
\index{E\-M\-R@{E\-M\-R}!LPC_TIMER_T@{L\-P\-C\-\_\-\-T\-I\-M\-E\-R\-\_\-\-T}}
\subsubsection[{E\-M\-R}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I\-O} uint32\-\_\-t L\-P\-C\-\_\-\-T\-I\-M\-E\-R\-\_\-\-T\-::\-E\-M\-R}}\label{structLPC__TIMER__T_a92df4dc0b947774e8cf040b5c2c2ae30}
External Match Register. The E\-M\-R controls the external match pins M\-A\-Tn.\-0-\/3 (M\-A\-T0.\-0-\/3 and M\-A\-T1.\-0-\/3 respectively). \hypertarget{structLPC__TIMER__T_a3db61fe5ab56aeea0c27c6199da63b1a}{\index{L\-P\-C\-\_\-\-T\-I\-M\-E\-R\-\_\-\-T@{L\-P\-C\-\_\-\-T\-I\-M\-E\-R\-\_\-\-T}!I\-R@{I\-R}}
\index{I\-R@{I\-R}!LPC_TIMER_T@{L\-P\-C\-\_\-\-T\-I\-M\-E\-R\-\_\-\-T}}
\subsubsection[{I\-R}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I\-O} uint32\-\_\-t L\-P\-C\-\_\-\-T\-I\-M\-E\-R\-\_\-\-T\-::\-I\-R}}\label{structLPC__TIMER__T_a3db61fe5ab56aeea0c27c6199da63b1a}
$<$ T\-I\-M\-E\-Rn Structure Interrupt Register. The I\-R can be written to clear interrupts. The I\-R can be read to identify which of eight possible interrupt sources are pending. \hypertarget{structLPC__TIMER__T_a7696d9896a932a78d6a6a60488332674}{\index{L\-P\-C\-\_\-\-T\-I\-M\-E\-R\-\_\-\-T@{L\-P\-C\-\_\-\-T\-I\-M\-E\-R\-\_\-\-T}!M\-C\-R@{M\-C\-R}}
\index{M\-C\-R@{M\-C\-R}!LPC_TIMER_T@{L\-P\-C\-\_\-\-T\-I\-M\-E\-R\-\_\-\-T}}
\subsubsection[{M\-C\-R}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I\-O} uint32\-\_\-t L\-P\-C\-\_\-\-T\-I\-M\-E\-R\-\_\-\-T\-::\-M\-C\-R}}\label{structLPC__TIMER__T_a7696d9896a932a78d6a6a60488332674}
Match Control Register. The M\-C\-R is used to control if an interrupt is generated and if the T\-C is reset when a Match occurs. \hypertarget{structLPC__TIMER__T_a26e8addd98189542175c5ecbcd8d3776}{\index{L\-P\-C\-\_\-\-T\-I\-M\-E\-R\-\_\-\-T@{L\-P\-C\-\_\-\-T\-I\-M\-E\-R\-\_\-\-T}!M\-R@{M\-R}}
\index{M\-R@{M\-R}!LPC_TIMER_T@{L\-P\-C\-\_\-\-T\-I\-M\-E\-R\-\_\-\-T}}
\subsubsection[{M\-R}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I\-O} uint32\-\_\-t L\-P\-C\-\_\-\-T\-I\-M\-E\-R\-\_\-\-T\-::\-M\-R\mbox{[}4\mbox{]}}}\label{structLPC__TIMER__T_a26e8addd98189542175c5ecbcd8d3776}
Match Register. M\-R can be enabled through the M\-C\-R to reset the T\-C, stop both the T\-C and P\-C, and/or generate an interrupt every time M\-R matches the T\-C. \hypertarget{structLPC__TIMER__T_aff47df94f3c3f882c742af874983ffb9}{\index{L\-P\-C\-\_\-\-T\-I\-M\-E\-R\-\_\-\-T@{L\-P\-C\-\_\-\-T\-I\-M\-E\-R\-\_\-\-T}!P\-C@{P\-C}}
\index{P\-C@{P\-C}!LPC_TIMER_T@{L\-P\-C\-\_\-\-T\-I\-M\-E\-R\-\_\-\-T}}
\subsubsection[{P\-C}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I\-O} uint32\-\_\-t L\-P\-C\-\_\-\-T\-I\-M\-E\-R\-\_\-\-T\-::\-P\-C}}\label{structLPC__TIMER__T_aff47df94f3c3f882c742af874983ffb9}
Prescale Counter. The 32 bit P\-C is a counter which is incremented to the value stored in P\-R. When the value in P\-R is reached, the T\-C is incremented and the P\-C is cleared. The P\-C is observable and controllable through the bus interface. \hypertarget{structLPC__TIMER__T_ab803475dcfb9c751b2b8d02f02cb9d95}{\index{L\-P\-C\-\_\-\-T\-I\-M\-E\-R\-\_\-\-T@{L\-P\-C\-\_\-\-T\-I\-M\-E\-R\-\_\-\-T}!P\-R@{P\-R}}
\index{P\-R@{P\-R}!LPC_TIMER_T@{L\-P\-C\-\_\-\-T\-I\-M\-E\-R\-\_\-\-T}}
\subsubsection[{P\-R}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I\-O} uint32\-\_\-t L\-P\-C\-\_\-\-T\-I\-M\-E\-R\-\_\-\-T\-::\-P\-R}}\label{structLPC__TIMER__T_ab803475dcfb9c751b2b8d02f02cb9d95}
Prescale Register. The Prescale Counter (below) is equal to this value, the next clock increments the T\-C and clears the P\-C. \hypertarget{structLPC__TIMER__T_ac55f208ad800371ff9db0ba9f49ec716}{\index{L\-P\-C\-\_\-\-T\-I\-M\-E\-R\-\_\-\-T@{L\-P\-C\-\_\-\-T\-I\-M\-E\-R\-\_\-\-T}!R\-E\-S\-E\-R\-V\-E\-D0@{R\-E\-S\-E\-R\-V\-E\-D0}}
\index{R\-E\-S\-E\-R\-V\-E\-D0@{R\-E\-S\-E\-R\-V\-E\-D0}!LPC_TIMER_T@{L\-P\-C\-\_\-\-T\-I\-M\-E\-R\-\_\-\-T}}
\subsubsection[{R\-E\-S\-E\-R\-V\-E\-D0}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I} uint32\-\_\-t L\-P\-C\-\_\-\-T\-I\-M\-E\-R\-\_\-\-T\-::\-R\-E\-S\-E\-R\-V\-E\-D0\mbox{[}12\mbox{]}}}\label{structLPC__TIMER__T_ac55f208ad800371ff9db0ba9f49ec716}
\hypertarget{structLPC__TIMER__T_ac92507831988bc15ddc0fbc30ab31bf9}{\index{L\-P\-C\-\_\-\-T\-I\-M\-E\-R\-\_\-\-T@{L\-P\-C\-\_\-\-T\-I\-M\-E\-R\-\_\-\-T}!T\-C@{T\-C}}
\index{T\-C@{T\-C}!LPC_TIMER_T@{L\-P\-C\-\_\-\-T\-I\-M\-E\-R\-\_\-\-T}}
\subsubsection[{T\-C}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I\-O} uint32\-\_\-t L\-P\-C\-\_\-\-T\-I\-M\-E\-R\-\_\-\-T\-::\-T\-C}}\label{structLPC__TIMER__T_ac92507831988bc15ddc0fbc30ab31bf9}
Timer Counter. The 32 bit T\-C is incremented every P\-R+1 cycles of P\-C\-L\-K. The T\-C is controlled through the T\-C\-R. \hypertarget{structLPC__TIMER__T_ab6f7507a9fa9ac19e6ffb35f766027bb}{\index{L\-P\-C\-\_\-\-T\-I\-M\-E\-R\-\_\-\-T@{L\-P\-C\-\_\-\-T\-I\-M\-E\-R\-\_\-\-T}!T\-C\-R@{T\-C\-R}}
\index{T\-C\-R@{T\-C\-R}!LPC_TIMER_T@{L\-P\-C\-\_\-\-T\-I\-M\-E\-R\-\_\-\-T}}
\subsubsection[{T\-C\-R}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I\-O} uint32\-\_\-t L\-P\-C\-\_\-\-T\-I\-M\-E\-R\-\_\-\-T\-::\-T\-C\-R}}\label{structLPC__TIMER__T_ab6f7507a9fa9ac19e6ffb35f766027bb}
Timer Control Register. The T\-C\-R is used to control the Timer Counter functions. The Timer Counter can be disabled or reset through the T\-C\-R. 

The documentation for this struct was generated from the following file\-:\begin{DoxyCompactItemize}
\item 
/home/henrique/rep/open\-M\-M\-C/port/ucontroller/nxp/lpc17xx/lpcopen/inc/\hyperlink{timer__17xx__40xx_8h}{timer\-\_\-17xx\-\_\-40xx.\-h}\end{DoxyCompactItemize}
