SAM
.p 32
.i 5
.o 16
i0*i1*i2*i3*i4
i0*i1*i2*~i3*i4
i0*i1*~i2*i3*i4
i0*i1*~i2*~i3*i4
i0*~i1*i2*i3*i4
i0*~i1*i2*~i3*i4
i0*~i1*~i2*i3*i4
i0*~i1*~i2*~i3*i4
~i0*i1*i2*i3*i4
~i0*i1*i2*~i3*i4
~i0*i1*~i2*i3*i4
~i0*i1*~i2*~i3*i4
~i0*~i1*i2*i3*i4
~i0*~i1*i2*~i3*i4
~i0*~i1*~i2*i3*i4
~i0*~i1*~i2*~i3*i4
--------------------------
NUM TRANSISTORS: 132 INDIVIDUAL: 0 GENERATION: 0
NUM TRANSISTORS: 74 INDIVIDUAL: 0 GENERATION: 50000
NUM TRANSISTORS: 72 INDIVIDUAL: 3 GENERATION: 100000
NUM TRANSISTORS: 69 INDIVIDUAL: 0 GENERATION: 150000
NUM TRANSISTORS: 69 INDIVIDUAL: 0 GENERATION: 200000
NUM TRANSISTORS: 69 INDIVIDUAL: 0 GENERATION: 250000
NUM TRANSISTORS: 69 INDIVIDUAL: 0 GENERATION: 300000
NUM TRANSISTORS: 69 INDIVIDUAL: 4 GENERATION: 350000
NUM TRANSISTORS: 69 INDIVIDUAL: 0 GENERATION: 400000
NUM TRANSISTORS: 68 INDIVIDUAL: 4 GENERATION: 450000
NUM TRANSISTORS: 68 INDIVIDUAL: 0 GENERATION: 500000
NUM TRANSISTORS: 67 INDIVIDUAL: 0 GENERATION: 550000
NUM TRANSISTORS: 67 INDIVIDUAL: 0 GENERATION: 600000
NUM TRANSISTORS: 67 INDIVIDUAL: 0 GENERATION: 650000
NUM TRANSISTORS: 67 INDIVIDUAL: 3 GENERATION: 700000
NUM TRANSISTORS: 67 INDIVIDUAL: 0 GENERATION: 750000
NUM TRANSISTORS: 65 INDIVIDUAL: 0 GENERATION: 800000
NUM TRANSISTORS: 65 INDIVIDUAL: 0 GENERATION: 850000
NUM TRANSISTORS: 65 INDIVIDUAL: 0 GENERATION: 900000
NUM TRANSISTORS: 65 INDIVIDUAL: 0 GENERATION: 950000
NUM TRANSISTORS: 65 INDIVIDUAL: 2 GENERATION: 1000000
NUM TRANSISTORS: 63 INDIVIDUAL: 0 GENERATION: 1050000
NUM TRANSISTORS: 63 INDIVIDUAL: 0 GENERATION: 1100000
NUM TRANSISTORS: 63 INDIVIDUAL: 0 GENERATION: 1150000
NUM TRANSISTORS: 63 INDIVIDUAL: 0 GENERATION: 1200000
NUM TRANSISTORS: 63 INDIVIDUAL: 0 GENERATION: 1250000
NUM TRANSISTORS: 63 INDIVIDUAL: 0 GENERATION: 1300000
NUM TRANSISTORS: 63 INDIVIDUAL: 1 GENERATION: 1350000
NUM TRANSISTORS: 63 INDIVIDUAL: 4 GENERATION: 1400000
NUM TRANSISTORS: 63 INDIVIDUAL: 2 GENERATION: 1450000
NUM TRANSISTORS: 63 INDIVIDUAL: 0 GENERATION: 1500000
NUM TRANSISTORS: 63 INDIVIDUAL: 0 GENERATION: 1550000
NUM TRANSISTORS: 63 INDIVIDUAL: 0 GENERATION: 1600000
NUM TRANSISTORS: 63 INDIVIDUAL: 2 GENERATION: 1650000
NUM TRANSISTORS: 63 INDIVIDUAL: 0 GENERATION: 1700000
NUM TRANSISTORS: 63 INDIVIDUAL: 0 GENERATION: 1750000
NUM TRANSISTORS: 63 INDIVIDUAL: 0 GENERATION: 1800000
NUM TRANSISTORS: 63 INDIVIDUAL: 0 GENERATION: 1850000
NUM TRANSISTORS: 63 INDIVIDUAL: 0 GENERATION: 1900000
NUM TRANSISTORS: 63 INDIVIDUAL: 0 GENERATION: 1950000
NUM TRANSISTORS: 63 INDIVIDUAL: 0 GENERATION: 2000000
NUM TRANSISTORS: 63 INDIVIDUAL: 0 GENERATION: 2050000
NUM TRANSISTORS: 63 INDIVIDUAL: 0 GENERATION: 2100000
NUM TRANSISTORS: 63 INDIVIDUAL: 0 GENERATION: 2150000
NUM TRANSISTORS: 63 INDIVIDUAL: 4 GENERATION: 2200000
NUM TRANSISTORS: 63 INDIVIDUAL: 0 GENERATION: 2250000
NUM TRANSISTORS: 63 INDIVIDUAL: 0 GENERATION: 2300000
NUM TRANSISTORS: 63 INDIVIDUAL: 3 GENERATION: 2350000
NUM TRANSISTORS: 63 INDIVIDUAL: 0 GENERATION: 2400000
NUM TRANSISTORS: 63 INDIVIDUAL: 1 GENERATION: 2450000
NUM TRANSISTORS: 61 INDIVIDUAL: 0 GENERATION: 2500000
NUM TRANSISTORS: 61 INDIVIDUAL: 3 GENERATION: 2550000
NUM TRANSISTORS: 61 INDIVIDUAL: 0 GENERATION: 2600000
NUM TRANSISTORS: 61 INDIVIDUAL: 4 GENERATION: 2650000
NUM TRANSISTORS: 61 INDIVIDUAL: 0 GENERATION: 2700000
NUM TRANSISTORS: 61 INDIVIDUAL: 1 GENERATION: 2732129
Circuit max depth: 7
AND: 26
OR: 0
NOT: 2
NAND: 0
NOR: 7
XOR: 0
XNOR: 0
TOTAL GATES: 35
Num transistors: 61
((i4 AND (((NOT i2) AND ((i1 AND i0) AND i4)) NOR (NOT i3))) AND (i1 AND i0))

((((NOT i2) AND ((i1 AND i0) AND i4)) NOR i3) AND ((i1 AND i0) AND i4))

((NOT i3) NOR (((NOT i2) AND ((i1 AND i0) AND i4)) NOR (NOT i3)))

(i3 NOR (((NOT i2) AND ((i1 AND i0) AND i4)) NOR i3))

((i2 AND ((i1 NOR i0) NOR i1)) AND (i4 AND (((NOT i2) AND ((i1 AND i0) AND i4)) NOR (NOT i3))))

((i2 AND ((i1 NOR i0) NOR i1)) AND ((((NOT i2) AND ((i1 AND i0) AND i4)) NOR i3) AND i4))

(((NOT i2) AND ((i1 NOR i0) NOR i1)) AND (i4 AND (((NOT i2) AND ((i1 AND i0) AND i4)) NOR (NOT i3))))

(((NOT i2) AND ((i1 NOR i0) NOR i1)) AND ((((NOT i2) AND ((i1 AND i0) AND i4)) NOR i3) AND i4))

((i4 AND (((NOT i2) AND ((i1 AND i0) AND i4)) NOR (NOT i3))) AND (i2 AND (i0 NOR (i1 NOR i0))))

(((((NOT i2) AND ((i1 AND i0) AND i4)) NOR i3) AND i4) AND (i2 AND (i0 NOR (i1 NOR i0))))

((i4 AND (((NOT i2) AND ((i1 AND i0) AND i4)) NOR (NOT i3))) AND ((NOT i2) AND i1))

(((NOT i2) AND i1) AND ((((NOT i2) AND ((i1 AND i0) AND i4)) NOR i3) AND i4))

((i4 AND (((NOT i2) AND ((i1 AND i0) AND i4)) NOR (NOT i3))) AND (i2 AND (i4 AND (i1 NOR i0))))

((i2 AND (i4 AND (i1 NOR i0))) AND ((((NOT i2) AND ((i1 AND i0) AND i4)) NOR i3) AND i4))

(((NOT i2) AND (i4 AND (i1 NOR i0))) AND i3)

(((((NOT i2) AND ((i1 AND i0) AND i4)) NOR i3) AND i4) AND ((NOT i2) AND (i4 AND (i1 NOR i0))))

NUM TRANSISTORS: 61 INDIVIDUAL: 0 GENERATION: 2750000
NUM TRANSISTORS: 61 INDIVIDUAL: 0 GENERATION: 2800000
NUM TRANSISTORS: 61 INDIVIDUAL: 0 GENERATION: 2850000
NUM TRANSISTORS: 61 INDIVIDUAL: 0 GENERATION: 2900000
NUM TRANSISTORS: 61 INDIVIDUAL: 0 GENERATION: 2950000
NUM TRANSISTORS: 61 INDIVIDUAL: 0 GENERATION: 3000000
NUM TRANSISTORS: 61 INDIVIDUAL: 0 GENERATION: 3000000
--------------------------
Circuit max depth: 8
AND: 26
OR: 0
NOT: 1
NAND: 0
NOR: 8
XOR: 0
XNOR: 0
TOTAL GATES: 35
Num transistors: 61
((((NOT i2) AND ((i1 AND i0) AND i4)) NOR (i3 NOR i3)) AND ((i1 AND i0) AND i4))

((((NOT i2) AND ((i1 AND i0) AND i4)) NOR (((NOT i2) AND ((i1 AND i0) AND i4)) NOR (i3 NOR i3))) AND ((i1 AND i0) AND i4))

((i3 NOR i3) NOR (((NOT i2) AND ((i1 AND i0) AND i4)) NOR (i3 NOR i3)))

(i3 NOR (((NOT i2) AND ((i1 AND i0) AND i4)) NOR (((NOT i2) AND ((i1 AND i0) AND i4)) NOR (i3 NOR i3))))

((i2 AND ((i1 NOR i0) NOR i1)) AND (i4 AND (((NOT i2) AND ((i1 AND i0) AND i4)) NOR (i3 NOR i3))))

((i2 AND ((i1 NOR i0) NOR i1)) AND ((((NOT i2) AND ((i1 AND i0) AND i4)) NOR (((NOT i2) AND ((i1 AND i0) AND i4)) NOR (i3 NOR i3))) AND i4))

(((NOT i2) AND i0) AND (i4 AND (((NOT i2) AND ((i1 AND i0) AND i4)) NOR (i3 NOR i3))))

(((NOT i2) AND i0) AND ((((NOT i2) AND ((i1 AND i0) AND i4)) NOR (((NOT i2) AND ((i1 AND i0) AND i4)) NOR (i3 NOR i3))) AND i4))

((i4 AND (((NOT i2) AND ((i1 AND i0) AND i4)) NOR (i3 NOR i3))) AND (i2 AND ((i1 NOR i0) NOR i0)))

(((((NOT i2) AND ((i1 AND i0) AND i4)) NOR (((NOT i2) AND ((i1 AND i0) AND i4)) NOR (i3 NOR i3))) AND i4) AND (i2 AND ((i1 NOR i0) NOR i0)))

((i4 AND (((NOT i2) AND ((i1 AND i0) AND i4)) NOR (i3 NOR i3))) AND ((NOT i2) AND ((i1 NOR i0) NOR i0)))

(((NOT i2) AND ((i1 NOR i0) NOR i0)) AND ((((NOT i2) AND ((i1 AND i0) AND i4)) NOR (((NOT i2) AND ((i1 AND i0) AND i4)) NOR (i3 NOR i3))) AND i4))

((i4 AND (((NOT i2) AND ((i1 AND i0) AND i4)) NOR (i3 NOR i3))) AND (i2 AND (i4 AND (i1 NOR i0))))

((i2 AND (i4 AND (i1 NOR i0))) AND ((((NOT i2) AND ((i1 AND i0) AND i4)) NOR (((NOT i2) AND ((i1 AND i0) AND i4)) NOR (i3 NOR i3))) AND i4))

(((NOT i2) AND (i4 AND (i1 NOR i0))) AND (i4 AND (((NOT i2) AND ((i1 AND i0) AND i4)) NOR (i3 NOR i3))))

(((((NOT i2) AND ((i1 AND i0) AND i4)) NOR (((NOT i2) AND ((i1 AND i0) AND i4)) NOR (i3 NOR i3))) AND i4) AND ((NOT i2) AND (i4 AND (i1 NOR i0))))

TOTAL TIME: 333.760000 seconds
