FILE_TYPE = CONNECTIVITY;
{Allegro Design Entry HDL 16.6-p007 (v16-6-112F) 10/10/2012}
"PAGE_NUMBER" = 1;
0"NC";
1"CNTRL_RDY_MZ";
2"VCCIO_EN_O";
3"GPIO1";
4"GPIO3";
5"GPIO5";
6"VCC\G";
7"MZ_HAPPY";
8"CNTRL_REG_CHK_MZ";
9"EXT_TRIG<6>";
10"VCC\G";
11"TUBII_RT_OUT_MZ";
12"READ_CNTRL_REG_BIT_MZ";
13"SCALER6_MZ";
14"SCALER5_MZ";
15"JX2_GUIDE_PIN1";
16"VCC\G";
17"GND\G";
18"EXT_TRIG<2>";
19"EXT_TRIG<3>";
20"GND\G";
21"SCALER4_MZ";
22"GND\G";
23"LE<1>";
24"GND\G";
25"V3P3\G";
26"I2C_SDA";
27"SMELLIE_DELAY_MZ";
28"VCC_IO_EN";
29"LE0_MZ";
30"LE1_MZ";
31"LE2_MZ";
32"MUX_ENABLE_MZ";
33"GENERIC_DELAY_IN_MZ";
34"GND\G";
35"VCC\G";
36"GPIO2";
37"PWR_EN";
38"TELLIE_PRE_DELAY_MZ";
39"LE<0>";
40"LE<2>";
41"GENERIC_PULSE_MZ";
42"INIT#";
43"GPIO4";
44"VCC\G";
45"MUX_ENABLE";
46"GND\G";
47"V3P3\G";
48"SYNC24_MZ";
49"SYNC_MZ";
50"GT_MZ";
51"MTCA_MIMIC_TRIG2_MZ";
52"MTCA_MIMIC_DATA_RDY_MZ";
53"EXT_TRIG<8>";
54"EXT_TRIG<11>";
55"UNNUSED_MZ<5>";
56"VCCIO\G";
57"EXT_TRIG<13>";
58"EXT_TRIG<14>";
59"EXT_TRIG<9>";
60"EXT_TRIG<10>";
61"VCC\G";
62"TELLIE_PULSE_MZ";
63"TELLIE_DELAY_MZ";
64"EXT_TRIG<12>";
65"MTCA_MIMIC_TRIG1";
66"GND\G";
67"DATA_MZ";
68"CLK_MZ";
69"SPKR_MZ";
70"SMELLIE_PULSE_MZ";
71"UNNUSED_MZ<1>";
72"EXT_TRIG<5>";
73"EXT_TRIG<4>";
74"UNNUSED_MZ<14>";
75"UNNUSED_MZ<15>";
76"UNNUSED_MZ<13>";
77"UNNUSED_MZ<12>";
78"UNNUSED_MZ<11>";
79"UNNUSED_MZ<10>";
80"UNNUSED_MZ<9>";
81"UNNUSED_MZ<8>";
82"MTCA_MIMIC_TRIG1_MZ";
83"V3P3\G";
84"V3P3\G";
85"UNNUSED_MZ<7>";
86"JX1_GUIDE_PIN1";
87"EXT_TRIG<15>";
88"VCCIO\G";
89"SMELLIE_PRE_DELAY_MZ";
90"GPIO0";
91"I2C_SCL";
92"JX2_SE_1";
93"JTAG_TMS";
94"JTAG_TCK";
95"PWR_GOOD";
96"JX2_SE_0";
97"JX1_SE_0";
98"VBAT";
99"JTAG_TDO";
100"V3P3\G";
101"GND\G";
102"JX1_SE_1";
103"FPGA_DONE";
104"CARRIER_SRST#";
105"JTAG_TDI";
106"SYNC";
107"VCC\G";
108"UNNUSED_MZ<3>";
109"DATA";
110"MTCA_MIMIC_DATA_RDY";
111"CLK";
112"UNNUSED_MZ<6>";
113"UNNUSED_MZ<4>";
114"UNNUSED_MZ<2>";
115"GND\G";
116"SYNC24";
117"GT";
118"MTCA_MIMIC_TRIG2";
119"V3P3\G";
120"V3P3\G";
121"UNNUSED_MZ<0>";
122"SPKR";
123"GND\G";
124"GND\G";
125"GND\G";
126"JX1_GUIDE_PIN2";
127"CNTRL_REG_CHK";
128"TUBII_RT_OUT";
129"SCALER<6>";
130"READ_CNTRL_REG_BIT";
131"SCALER<5>";
132"SCALER<4>";
133"EXT_TRIG<0>";
134"V3P3\G";
135"EXT_TRIG<1>";
136"VCCIO\G";
137"V3P3\G";
138"UN$1$BSS138$I128$1";
139"V3P3\G";
140"GND\G";
141"V3P3";
142"VCC\G";
143"VCC\G";
144"JX2_GUIDE_PIN2";
145"VCCIO\G";
146"V3P3\G";
147"GND\G";
148"VCC\G";
149"VCC\G";
150"VCC\G";
151"UN$1$LEDL$I102$A";
152"SMELLIE_DELAY";
153"TELLIE_DELAY";
154"SMELLIE_PULSE";
155"TELLIE_PULSE";
156"CNTRL_RDY";
157"RESET_CLK";
158"CLOCKS_DATA_RDY";
159"GENERIC_DELAY_OUT";
160"GENERIC_PULSE";
161"CAEN_DATA_RDY";
162"V3P3\G";
163"GND\G";
164"TELLIE_PRE_DELAY";
165"SMELLIE_PRE_DELAY";
166"GENERIC_DELAY_IN";
167"GND\G";
168"EXT_TRIG<7>";
169"GND\G";
170"GND\G";
171"BCKP_CLK_IN_USE";
172"CAEN_DATA_RDY_MZ";
173"CLK100_IN";
174"RESET_CLK_MZ";
175"CLK100_IN_MZ";
176"BCKP_CLK_IN_USE_MZ";
177"GENERIC_DELAY_OUT_MZ";
178"CLOCKS_DATA_RDY_MZ";
%"FCI_61083-101400LF"
"1","(-1700,2500)","0","misc","I1";
;
$LOCATION"U5"
CDS_LMAN_SYM_OUTLINE"-125,1450,125,-1300"
CDS_LIB"misc"
CDS_LOCATION"U5"
$SEC"1"
CDS_SEC"1";
"102"
$PN"102"86;
"100"
$PN"100"0;
"96"
$PN"96"17;
"98"
$PN"98"0;
"94"
$PN"94"0;
"92"
$PN"92"0;
"90"
$PN"90"0;
"86"
$PN"86"17;
"88"
$PN"88"0;
"84"
$PN"84"85;
"82"
$PN"82"112;
"80"
$PN"80"56;
"76"
$PN"76"55;
"78"
$PN"78"56;
"74"
$PN"74"113;
"72"
$PN"72"17;
"70"
$PN"70"108;
"66"
$PN"66"17;
"68"
$PN"68"114;
"64"
$PN"64"71;
"62"
$PN"62"121;
"60"
$PN"60"107;
"58"
$PN"58"107;
"56"
$PN"56"0;
"52"
$PN"52"17;
"50"
$PN"50"63;
"54"
$PN"54"27;
"48"
$PN"48"70;
"46"
$PN"46"17;
"42"
$PN"42"69;
"40"
$PN"40"17;
"44"
$PN"44"62;
"38"
$PN"38"68;
"36"
$PN"36"67;
"34"
$PN"34"17;
"32"
$PN"32"52;
"30"
$PN"30"82;
"28"
$PN"28"17;
"26"
$PN"26"51;
"24"
$PN"24"50;
"22"
$PN"22"17;
"20"
$PN"20"49;
"18"
$PN"18"48;
"16"
$PN"16"17;
"14"
$PN"14"0;
"12"
$PN"12"0;
"10"
$PN"10"102;
"8"
$PN"8"103;
"6"
$PN"6"104;
"4"
$PN"4"105;
"2"
$PN"2"93;
"101"
$PN"101"126;
"99"
$PN"99"0;
"95"
$PN"95"17;
"97"
$PN"97"0;
"93"
$PN"93"0;
"91"
$PN"91"0;
"89"
$PN"89"0;
"85"
$PN"85"17;
"87"
$PN"87"0;
"83"
$PN"83"87;
"81"
$PN"81"64;
"79"
$PN"79"88;
"75"
$PN"75"57;
"77"
$PN"77"17;
"73"
$PN"73"58;
"71"
$PN"71"17;
"69"
$PN"69"54;
"65"
$PN"65"17;
"67"
$PN"67"53;
"63"
$PN"63"59;
"61"
$PN"61"60;
"59"
$PN"59"61;
"57"
$PN"57"61;
"55"
$PN"55"32;
"51"
$PN"51"17;
"49"
$PN"49"30;
"53"
$PN"53"31;
"47"
$PN"47"29;
"45"
$PN"45"17;
"41"
$PN"41"0;
"39"
$PN"39"17;
"43"
$PN"43"0;
"37"
$PN"37"0;
"35"
$PN"35"0;
"33"
$PN"33"17;
"31"
$PN"31"0;
"29"
$PN"29"0;
"27"
$PN"27"17;
"25"
$PN"25"0;
"23"
$PN"23"33;
"21"
$PN"21"17;
"19"
$PN"19"38;
"15"
$PN"15"17;
"17"
$PN"17"89;
"13"
$PN"13"0;
"9"
$PN"9"97;
"11"
$PN"11"0;
"5"
$PN"5"37;
"7"
$PN"7"98;
"3"
$PN"3"99;
"1"
$PN"1"94;
%"LED_L"
"1","(175,3450)","1","misc","I102";
;
$LOCATION"D15"
CDS_LIB"misc"
TITLE"LED"
ABBREV"LED"
NEEDS_NO_SIZE"TRUE"
CDS_LOCATION"D15"
$SEC"1"
CDS_SEC"1";
"A\NAC"
$PN"2"151;
"B\NAC"
$PN"1"20;
%"RSMD0805"
"1","(400,3450)","0","resistors","I103";
;
VALUE"100"
$LOCATION"R367"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
POWER"0.1"
MAX_TEMP"RTMAX"
TC2"RTMPO"
TC1"RTMPL"
SLOPE"RSMAX"
VOLTAGE"25V"
DIST"FLAT"
TOL_ON_OFF"ON"
IC"UNDEF"
NEGTOL"5%"
NEEDS_NO_SIZE"TRUE"
POSTOL"5%"
CDS_LIB"resistors"
TOL"1%"
PACKTYPE"0805"
CDS_LOCATION"R367"
$SEC"1"
CDS_SEC"1";
"A<0>"
$PN"1"151;
"B<0>"
$PN"2"7;
%"74LV07A"
"1","(-3550,2950)","0","ttl","I104";
;
$LOCATION"U76"
CDS_LIB"ttl"
CDS_LMAN_SYM_OUTLINE"-125,250,125,-150"
CDS_LOCATION"U76"
$SEC"1"
CDS_SEC"1";
"VCC"
$PN"14"83;
"GND"
$PN"7"115;
"Y6"
$PN"12"0;
"Y5"
$PN"10"51;
"Y4"
$PN"8"82;
"Y3"
$PN"6"50;
"Y2"
$PN"4"49;
"Y1"
$PN"2"48;
"A6"
$PN"13"118;
"A5"
$PN"11"118;
"A4"
$PN"9"65;
"A3"
$PN"5"117;
"A2"
$PN"3"106;
"A1"
$PN"1"116;
%"INPORT"
"1","(-4275,3075)","0","standard","I105";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"116;
%"INPORT"
"1","(-4275,3025)","0","standard","I106";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"106;
%"INPORT"
"1","(-4275,2975)","0","standard","I107";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"117;
%"INPORT"
"1","(-4275,2925)","0","standard","I108";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"65;
%"INPORT"
"1","(-4275,2875)","0","standard","I109";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"118;
%"RSMD0603"
"1","(-3275,3675)","1","resistors","I111";
;
VALUE"4K"
$LOCATION"R140"
PACKTYPE"0603"
TOL"0.1%"
POWER"0.1"
MAX_TEMP"RTMAX"
TC2"RTMPO"
TC1"RTMPL"
SLOPE"RSMAX"
VOLTAGE"25V"
DIST"FLAT"
TOL_ON_OFF"ON"
IC"UNDEF"
NEGTOL"1%"
NEEDS_NO_SIZE"TRUE"
POSTOL"1%"
CDS_LIB"resistors"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
CDS_LOCATION"R140"
$SEC"1"
CDS_SEC"1";
"A<0>"
$PN"1"48;
"B<0>"
$PN"2"84;
%"RSMD0603"
"1","(-3225,3675)","1","resistors","I112";
;
VALUE"4K"
$LOCATION"R141"
CDS_LIB"resistors"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
POSTOL"1%"
NEEDS_NO_SIZE"TRUE"
NEGTOL"1%"
IC"UNDEF"
TOL_ON_OFF"ON"
DIST"FLAT"
VOLTAGE"25V"
SLOPE"RSMAX"
TC1"RTMPL"
TC2"RTMPO"
MAX_TEMP"RTMAX"
POWER"0.1"
TOL"0.1%"
PACKTYPE"0603"
CDS_LOCATION"R141"
$SEC"1"
CDS_SEC"1";
"A<0>"
$PN"1"49;
"B<0>"
$PN"2"84;
%"RSMD0603"
"1","(-3100,3675)","1","resistors","I113";
;
VALUE"4K"
$LOCATION"R142"
CDS_LIB"resistors"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
POSTOL"1%"
NEEDS_NO_SIZE"TRUE"
NEGTOL"1%"
IC"UNDEF"
TOL_ON_OFF"ON"
DIST"FLAT"
VOLTAGE"25V"
SLOPE"RSMAX"
TC1"RTMPL"
TC2"RTMPO"
MAX_TEMP"RTMAX"
POWER"0.1"
TOL"0.1%"
PACKTYPE"0603"
CDS_LOCATION"R142"
$SEC"1"
CDS_SEC"1";
"A<0>"
$PN"1"50;
"B<0>"
$PN"2"84;
%"RSMD0603"
"1","(-3075,3675)","1","resistors","I114";
;
VALUE"4K"
$LOCATION"R143"
CDS_LIB"resistors"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
POSTOL"1%"
NEEDS_NO_SIZE"TRUE"
NEGTOL"1%"
IC"UNDEF"
TOL_ON_OFF"ON"
DIST"FLAT"
VOLTAGE"25V"
SLOPE"RSMAX"
TC1"RTMPL"
TC2"RTMPO"
MAX_TEMP"RTMAX"
POWER"0.1"
TOL"0.1%"
PACKTYPE"0603"
CDS_LOCATION"R143"
$SEC"1"
CDS_SEC"1";
"A<0>"
$PN"1"51;
"B<0>"
$PN"2"84;
%"RSMD0603"
"1","(-3050,3675)","1","resistors","I115";
;
VALUE"4K"
$LOCATION"R144"
CDS_LIB"resistors"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
POSTOL"1%"
NEEDS_NO_SIZE"TRUE"
NEGTOL"1%"
IC"UNDEF"
TOL_ON_OFF"ON"
DIST"FLAT"
VOLTAGE"25V"
SLOPE"RSMAX"
TC1"RTMPL"
TC2"RTMPO"
MAX_TEMP"RTMAX"
POWER"0.1"
TOL"0.1%"
PACKTYPE"0603"
CDS_LOCATION"R144"
$SEC"1"
CDS_SEC"1";
"A<0>"
$PN"1"82;
"B<0>"
$PN"2"84;
%"CSMD0603"
"1","(-3525,3425)","0","capacitors","I116";
;
VALUE"0.1UF"
PACKTYPE"0603"
VOLTAGE"50V"
PART_NAME"CSMD0603"
$LOCATION"C203"
TOL"10%"
POSTOL"10%"
NEEDS_NO_SIZE"TRUE"
NEGTOL"10%"
IC"UNDEF"
DIST"FLAT"
SLOPE"CSMAX"
KNEE"CBMAX"
MAX_TEMP"CTMAX"
TC"0"
CURRENT"CIMAX"
TOL_ON_OFF"ON"
CDS_LIB"capacitors"
CDS_LMAN_SYM_OUTLINE"-25,25,25,-25"
CDS_LOCATION"C203"
$SEC"1"
CDS_SEC"1";
"B<0>"
$PN"2"83;
"A<0>"
$PN"1"115;
%"74LV07A"
"1","(3250,2775)","2","ttl","I117";
;
$LOCATION"U161"
CDS_LMAN_SYM_OUTLINE"-125,250,125,-150"
CDS_LIB"ttl"
CDS_LOCATION"U161"
$SEC"1"
CDS_SEC"1";
"VCC"
$PN"14"141;
"GND"
$PN"7"125;
"Y6"
$PN"12"0;
"Y5"
$PN"10"0;
"Y4"
$PN"8"0;
"Y3"
$PN"6"0;
"Y2"
$PN"4"176;
"Y1"
$PN"2"175;
"A6"
$PN"13"170;
"A5"
$PN"11"170;
"A4"
$PN"9"170;
"A3"
$PN"5"170;
"A2"
$PN"3"173;
"A1"
$PN"1"171;
%"INPORT"
"1","(3025,2350)","0","standard","I118";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"171;
%"INPORT"
"1","(3025,2450)","0","standard","I119";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"173;
%"CSMD0603"
"1","(3250,3250)","0","capacitors","I120";
;
PACKTYPE"0603"
VOLTAGE"50V"
VALUE"0.1UF"
PART_NAME"CSMD0603"
$LOCATION"C206"
CDS_LMAN_SYM_OUTLINE"-25,25,25,-25"
CDS_LIB"capacitors"
TOL"10%"
POSTOL"10%"
NEEDS_NO_SIZE"TRUE"
NEGTOL"10%"
IC"UNDEF"
DIST"FLAT"
SLOPE"CSMAX"
KNEE"CBMAX"
MAX_TEMP"CTMAX"
TC"0"
CURRENT"CIMAX"
TOL_ON_OFF"ON"
CDS_LOCATION"C206"
$SEC"1"
CDS_SEC"1";
"B<0>"
$PN"2"125;
"A<0>"
$PN"1"141;
%"BSS138"
"1","(-1985,4510)","0","transistors","I128";
;
$LOCATION"U218"
CDS_LMAN_SYM_OUTLINE"-150,150,100,-100"
CDS_LIB"transistors"
CDS_LOCATION"U218"
$SEC"1"
CDS_SEC"1";
"1"
$PN"1"138;
"2"
$PN"2"101;
"3"
$PN"3"37;
%"RSMD0805"
"1","(-2225,4700)","0","resistors","I129";
;
VALUE"NS"
$LOCATION"R420"
CDS_LIB"resistors"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
POSTOL"5%"
NEEDS_NO_SIZE"TRUE"
NEGTOL"5%"
IC"UNDEF"
TOL_ON_OFF"ON"
DIST"FLAT"
VOLTAGE"25V"
SLOPE"RSMAX"
TC1"RTMPL"
TC2"RTMPO"
MAX_TEMP"RTMAX"
POWER"0.1"
TOL"1%"
PACKTYPE"0805"
CDS_LOCATION"R420"
$SEC"1"
CDS_SEC"1";
"A<0>"
$PN"1"100;
"B<0>"
$PN"2"37;
%"RSMD0805"
"1","(-2550,4500)","0","resistors","I130";
;
VALUE"1000"
$LOCATION"R418"
PACKTYPE"0805"
TOL"1%"
CDS_LIB"resistors"
POSTOL"5%"
NEEDS_NO_SIZE"TRUE"
NEGTOL"5%"
IC"UNDEF"
TOL_ON_OFF"ON"
DIST"FLAT"
VOLTAGE"25V"
SLOPE"RSMAX"
TC1"RTMPL"
TC2"RTMPO"
MAX_TEMP"RTMAX"
POWER"0.1"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
CDS_LOCATION"R418"
$SEC"1"
CDS_SEC"1";
"A<0>"
$PN"1"148;
"B<0>"
$PN"2"138;
%"RSMD0805"
"1","(-2375,4350)","1","resistors","I131";
;
VALUE"4K"
$LOCATION"R419"
CDS_LIB"resistors"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
PACKTYPE"0805"
TOL"1%"
POWER"0.1"
MAX_TEMP"RTMAX"
TC2"RTMPO"
TC1"RTMPL"
SLOPE"RSMAX"
VOLTAGE"25V"
DIST"FLAT"
TOL_ON_OFF"ON"
IC"UNDEF"
NEGTOL"5%"
NEEDS_NO_SIZE"TRUE"
POSTOL"5%"
CDS_LOCATION"R419"
$SEC"1"
CDS_SEC"1";
"A<0>"
$PN"1"101;
"B<0>"
$PN"2"138;
%"CSMD0805"
"1","(-2250,4350)","1","capacitors","I132";
;
VOLTAGE"50V"
PACKTYPE"0805"
VALUE"5PF"
$LOCATION"C217"
TOL"5%"
CDS_LIB"capacitors"
TOL_ON_OFF"ON"
CURRENT"CIMAX"
TC"0"
MAX_TEMP"CTMAX"
KNEE"CBMAX"
SLOPE"CSMAX"
DIST"FLAT"
IC"UNDEF"
NEGTOL"10%"
NEEDS_NO_SIZE"TRUE"
POSTOL"10%"
CDS_LMAN_SYM_OUTLINE"-25,25,25,-25"
CDS_LOCATION"C217"
$SEC"1"
CDS_SEC"1";
"B<0>"
$PN"2"138;
"A<0>"
$PN"1"101;
%"TESTPOINT_L"
"1","(875,4075)","0","misc","I133";
;
$LOCATION"TP53"
CDS_LIB"misc"
ABBREV"TP"
TITLE"TEST"
CDS_LOCATION"TP53"
$SEC"1"
CDS_SEC"1";
"A\NAC \B"
$PN"1"2;
%"TESTPOINT_L"
"1","(-1675,4675)","0","misc","I134";
;
$LOCATION"TP52"
CDS_LIB"misc"
ABBREV"TP"
TITLE"TEST"
CDS_LOCATION"TP52"
$SEC"1"
CDS_SEC"1";
"A\NAC \B"
$PN"1"37;
%"74LV07A"
"1","(-3550,2350)","2","ttl","I135";
;
$LOCATION"U221"
CDS_LMAN_SYM_OUTLINE"-125,250,125,-150"
CDS_LIB"ttl"
CDS_LOCATION"U221"
$SEC"1"
CDS_SEC"1";
"VCC"
$PN"14"119;
"GND"
$PN"7"66;
"Y6"
$PN"12"0;
"Y5"
$PN"10"0;
"Y4"
$PN"8"122;
"Y3"
$PN"6"111;
"Y2"
$PN"4"109;
"Y1"
$PN"2"110;
"A6"
$PN"13"124;
"A5"
$PN"11"124;
"A4"
$PN"9"69;
"A3"
$PN"5"68;
"A2"
$PN"3"67;
"A1"
$PN"1"52;
%"74LV07A"
"1","(-3550,1825)","2","ttl","I136";
;
$LOCATION"U222"
CDS_LMAN_SYM_OUTLINE"-125,250,125,-150"
CDS_LIB"ttl"
CDS_LOCATION"U222"
$SEC"1"
CDS_SEC"1";
"VCC"
$PN"14"120;
"GND"
$PN"7"123;
"Y6"
$PN"12"0;
"Y5"
$PN"10"0;
"Y4"
$PN"8"152;
"Y3"
$PN"6"153;
"Y2"
$PN"4"154;
"Y1"
$PN"2"155;
"A6"
$PN"13"163;
"A5"
$PN"11"163;
"A4"
$PN"9"27;
"A3"
$PN"5"63;
"A2"
$PN"3"70;
"A1"
$PN"1"62;
%"OUTPORT"
"1","(-4200,2475)","2","standard","I138";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"110;
%"OUTPORT"
"1","(-4200,2425)","2","standard","I139";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"109;
%"OUTPORT"
"1","(-4200,2375)","2","standard","I140";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"111;
%"OUTPORT"
"1","(-4200,2325)","2","standard","I141";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"122;
%"OUTPORT"
"1","(-4175,1975)","2","standard","I142";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"155;
%"OUTPORT"
"1","(-4175,1925)","2","standard","I143";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"154;
%"OUTPORT"
"1","(-4175,1875)","2","standard","I144";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"153;
%"OUTPORT"
"1","(-4175,1825)","2","standard","I145";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"152;
%"CSMD0603"
"1","(-3575,2750)","0","capacitors","I146";
;
VOLTAGE"50V"
PACKTYPE"0603"
PART_NAME"CSMD0603"
VALUE"0.1UF"
$LOCATION"C218"
TOL"10%"
POSTOL"10%"
NEEDS_NO_SIZE"TRUE"
NEGTOL"10%"
IC"UNDEF"
DIST"FLAT"
SLOPE"CSMAX"
KNEE"CBMAX"
MAX_TEMP"CTMAX"
TC"0"
CURRENT"CIMAX"
TOL_ON_OFF"ON"
CDS_LIB"capacitors"
CDS_LMAN_SYM_OUTLINE"-25,25,25,-25"
CDS_LOCATION"C218"
$SEC"1"
CDS_SEC"1";
"B<0>"
$PN"2"66;
"A<0>"
$PN"1"119;
%"CSMD0603"
"1","(-3550,2175)","0","capacitors","I147";
;
PACKTYPE"0603"
VOLTAGE"50V"
VALUE"0.1UF"
PART_NAME"CSMD0603"
$LOCATION"C219"
CDS_LIB"capacitors"
CDS_LMAN_SYM_OUTLINE"-25,25,25,-25"
TOL"10%"
POSTOL"10%"
NEEDS_NO_SIZE"TRUE"
NEGTOL"10%"
IC"UNDEF"
DIST"FLAT"
SLOPE"CSMAX"
KNEE"CBMAX"
MAX_TEMP"CTMAX"
TC"0"
CURRENT"CIMAX"
TOL_ON_OFF"ON"
CDS_LOCATION"C219"
$SEC"1"
CDS_SEC"1";
"B<0>"
$PN"2"123;
"A<0>"
$PN"1"120;
%"RSMD0805"
"1","(-3825,1650)","1","resistors","I149";
;
VALUE"4K"
$LOCATION"R431"
PACKTYPE"0805"
TOL"1%"
POWER"0.1"
MAX_TEMP"RTMAX"
TC2"RTMPO"
TC1"RTMPL"
SLOPE"RSMAX"
VOLTAGE"25V"
DIST"FLAT"
TOL_ON_OFF"ON"
IC"UNDEF"
NEGTOL"5%"
NEEDS_NO_SIZE"TRUE"
POSTOL"5%"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
CDS_LIB"resistors"
CDS_LOCATION"R431"
$SEC"1"
CDS_SEC"1";
"A<0>"
$PN"1"150;
"B<0>"
$PN"2"155;
%"RSMD0805"
"1","(-3875,1650)","1","resistors","I150";
;
VALUE"4K"
$LOCATION"R430"
PACKTYPE"0805"
TOL"1%"
POWER"0.1"
MAX_TEMP"RTMAX"
TC2"RTMPO"
TC1"RTMPL"
SLOPE"RSMAX"
VOLTAGE"25V"
DIST"FLAT"
TOL_ON_OFF"ON"
IC"UNDEF"
NEGTOL"5%"
NEEDS_NO_SIZE"TRUE"
POSTOL"5%"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
CDS_LIB"resistors"
CDS_LOCATION"R430"
$SEC"1"
CDS_SEC"1";
"A<0>"
$PN"1"150;
"B<0>"
$PN"2"154;
%"RSMD0805"
"1","(-3925,1650)","1","resistors","I151";
;
VALUE"4K"
$LOCATION"R428"
PACKTYPE"0805"
TOL"1%"
POWER"0.1"
MAX_TEMP"RTMAX"
TC2"RTMPO"
TC1"RTMPL"
SLOPE"RSMAX"
VOLTAGE"25V"
DIST"FLAT"
TOL_ON_OFF"ON"
IC"UNDEF"
NEGTOL"5%"
NEEDS_NO_SIZE"TRUE"
POSTOL"5%"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
CDS_LIB"resistors"
CDS_LOCATION"R428"
$SEC"1"
CDS_SEC"1";
"A<0>"
$PN"1"150;
"B<0>"
$PN"2"153;
%"RSMD0805"
"1","(-3975,1650)","1","resistors","I152";
;
VALUE"4K"
$LOCATION"R426"
PACKTYPE"0805"
TOL"1%"
POWER"0.1"
MAX_TEMP"RTMAX"
TC2"RTMPO"
TC1"RTMPL"
SLOPE"RSMAX"
VOLTAGE"25V"
DIST"FLAT"
TOL_ON_OFF"ON"
IC"UNDEF"
NEGTOL"5%"
NEEDS_NO_SIZE"TRUE"
POSTOL"5%"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
CDS_LIB"resistors"
CDS_LOCATION"R426"
$SEC"1"
CDS_SEC"1";
"A<0>"
$PN"1"150;
"B<0>"
$PN"2"152;
%"RSMD0805"
"1","(-3900,2200)","1","resistors","I153";
;
VALUE"4K"
$LOCATION"R429"
CDS_LIB"resistors"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
POSTOL"5%"
NEEDS_NO_SIZE"TRUE"
NEGTOL"5%"
IC"UNDEF"
TOL_ON_OFF"ON"
DIST"FLAT"
VOLTAGE"25V"
SLOPE"RSMAX"
TC1"RTMPL"
TC2"RTMPO"
MAX_TEMP"RTMAX"
POWER"0.1"
TOL"1%"
PACKTYPE"0805"
CDS_LOCATION"R429"
$SEC"1"
CDS_SEC"1";
"A<0>"
$PN"1"149;
"B<0>"
$PN"2"110;
%"RSMD0805"
"1","(-3950,2200)","1","resistors","I154";
;
VALUE"4K"
$LOCATION"R427"
PACKTYPE"0805"
TOL"1%"
POWER"0.1"
MAX_TEMP"RTMAX"
TC2"RTMPO"
TC1"RTMPL"
SLOPE"RSMAX"
VOLTAGE"25V"
DIST"FLAT"
TOL_ON_OFF"ON"
IC"UNDEF"
NEGTOL"5%"
NEEDS_NO_SIZE"TRUE"
POSTOL"5%"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
CDS_LIB"resistors"
CDS_LOCATION"R427"
$SEC"1"
CDS_SEC"1";
"A<0>"
$PN"1"149;
"B<0>"
$PN"2"109;
%"RSMD0805"
"1","(-4000,2200)","1","resistors","I155";
;
VALUE"4K"
$LOCATION"R425"
PACKTYPE"0805"
TOL"1%"
POWER"0.1"
MAX_TEMP"RTMAX"
TC2"RTMPO"
TC1"RTMPL"
SLOPE"RSMAX"
VOLTAGE"25V"
DIST"FLAT"
TOL_ON_OFF"ON"
IC"UNDEF"
NEGTOL"5%"
NEEDS_NO_SIZE"TRUE"
POSTOL"5%"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
CDS_LIB"resistors"
CDS_LOCATION"R425"
$SEC"1"
CDS_SEC"1";
"A<0>"
$PN"1"149;
"B<0>"
$PN"2"111;
%"RSMD0805"
"1","(-4050,2200)","1","resistors","I156";
;
VALUE"4K"
$LOCATION"R424"
PACKTYPE"0805"
TOL"1%"
POWER"0.1"
MAX_TEMP"RTMAX"
TC2"RTMPO"
TC1"RTMPL"
SLOPE"RSMAX"
VOLTAGE"25V"
DIST"FLAT"
TOL_ON_OFF"ON"
IC"UNDEF"
NEGTOL"5%"
NEEDS_NO_SIZE"TRUE"
POSTOL"5%"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
CDS_LIB"resistors"
CDS_LOCATION"R424"
$SEC"1"
CDS_SEC"1";
"A<0>"
$PN"1"149;
"B<0>"
$PN"2"122;
%"74LV07A"
"1","(2950,3775)","0","ttl","I157";
;
$LOCATION"U223"
CDS_LMAN_SYM_OUTLINE"-125,250,125,-150"
CDS_LIB"ttl"
CDS_LOCATION"U223"
$SEC"1"
CDS_SEC"1";
"VCC"
$PN"14"162;
"GND"
$PN"7"169;
"Y6"
$PN"12"0;
"Y5"
$PN"10"157;
"Y4"
$PN"8"158;
"Y3"
$PN"6"159;
"Y2"
$PN"4"160;
"Y1"
$PN"2"161;
"A6"
$PN"13"0;
"A5"
$PN"11"174;
"A4"
$PN"9"178;
"A3"
$PN"5"177;
"A2"
$PN"3"41;
"A1"
$PN"1"172;
%"OUTPORT"
"1","(3475,3900)","0","standard","I158";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"161;
%"OUTPORT"
"1","(3475,3850)","0","standard","I159";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"160;
%"OUTPORT"
"1","(3475,3800)","0","standard","I160";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"159;
%"OUTPORT"
"1","(3475,3750)","0","standard","I161";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"158;
%"OUTPORT"
"1","(3475,3700)","0","standard","I162";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"157;
%"CSMD0603"
"1","(2950,4275)","0","capacitors","I163";
;
VOLTAGE"50V"
PART_NAME"CSMD0603"
PACKTYPE"0603"
VALUE"0.1UF"
$LOCATION"C220"
TOL_ON_OFF"ON"
CURRENT"CIMAX"
TC"0"
MAX_TEMP"CTMAX"
KNEE"CBMAX"
SLOPE"CSMAX"
DIST"FLAT"
IC"UNDEF"
NEGTOL"10%"
NEEDS_NO_SIZE"TRUE"
POSTOL"10%"
TOL"10%"
CDS_LMAN_SYM_OUTLINE"-25,25,25,-25"
CDS_LIB"capacitors"
CDS_LOCATION"C220"
$SEC"1"
CDS_SEC"1";
"B<0>"
$PN"2"162;
"A<0>"
$PN"1"169;
%"RSMD0805"
"1","(3375,4125)","1","resistors","I164";
;
VALUE"4K"
$LOCATION"R436"
PACKTYPE"0805"
TOL"1%"
POWER"0.1"
MAX_TEMP"RTMAX"
TC2"RTMPO"
TC1"RTMPL"
SLOPE"RSMAX"
VOLTAGE"25V"
DIST"FLAT"
TOL_ON_OFF"ON"
IC"UNDEF"
NEGTOL"5%"
NEEDS_NO_SIZE"TRUE"
POSTOL"5%"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
CDS_LIB"resistors"
CDS_LOCATION"R436"
$SEC"1"
CDS_SEC"1";
"A<0>"
$PN"1"157;
"B<0>"
$PN"2"143;
%"RSMD0805"
"1","(3350,4125)","1","resistors","I165";
;
VALUE"4K"
$LOCATION"R435"
PACKTYPE"0805"
TOL"1%"
POWER"0.1"
MAX_TEMP"RTMAX"
TC2"RTMPO"
TC1"RTMPL"
SLOPE"RSMAX"
VOLTAGE"25V"
DIST"FLAT"
TOL_ON_OFF"ON"
IC"UNDEF"
NEGTOL"5%"
NEEDS_NO_SIZE"TRUE"
POSTOL"5%"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
CDS_LIB"resistors"
CDS_LOCATION"R435"
$SEC"1"
CDS_SEC"1";
"A<0>"
$PN"1"158;
"B<0>"
$PN"2"143;
%"RSMD0805"
"1","(3325,4125)","1","resistors","I166";
;
VALUE"4K"
$LOCATION"R434"
PACKTYPE"0805"
TOL"1%"
POWER"0.1"
MAX_TEMP"RTMAX"
TC2"RTMPO"
TC1"RTMPL"
SLOPE"RSMAX"
VOLTAGE"25V"
DIST"FLAT"
TOL_ON_OFF"ON"
IC"UNDEF"
NEGTOL"5%"
NEEDS_NO_SIZE"TRUE"
POSTOL"5%"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
CDS_LIB"resistors"
CDS_LOCATION"R434"
$SEC"1"
CDS_SEC"1";
"A<0>"
$PN"1"159;
"B<0>"
$PN"2"143;
%"RSMD0805"
"1","(3300,4125)","1","resistors","I167";
;
VALUE"4K"
$LOCATION"R433"
PACKTYPE"0805"
TOL"1%"
POWER"0.1"
MAX_TEMP"RTMAX"
TC2"RTMPO"
TC1"RTMPL"
SLOPE"RSMAX"
VOLTAGE"25V"
DIST"FLAT"
TOL_ON_OFF"ON"
IC"UNDEF"
NEGTOL"5%"
NEEDS_NO_SIZE"TRUE"
POSTOL"5%"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
CDS_LIB"resistors"
CDS_LOCATION"R433"
$SEC"1"
CDS_SEC"1";
"A<0>"
$PN"1"160;
"B<0>"
$PN"2"143;
%"RSMD0805"
"1","(3250,4125)","1","resistors","I168";
;
VALUE"4K"
$LOCATION"R432"
PACKTYPE"0805"
TOL"1%"
POWER"0.1"
MAX_TEMP"RTMAX"
TC2"RTMPO"
TC1"RTMPL"
SLOPE"RSMAX"
VOLTAGE"25V"
DIST"FLAT"
TOL_ON_OFF"ON"
IC"UNDEF"
NEGTOL"5%"
NEEDS_NO_SIZE"TRUE"
POSTOL"5%"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
CDS_LIB"resistors"
CDS_LOCATION"R432"
$SEC"1"
CDS_SEC"1";
"A<0>"
$PN"1"161;
"B<0>"
$PN"2"143;
%"74LV07A"
"1","(-1100,4400)","0","ttl","I169";
;
$LOCATION"U224"
CDS_LMAN_SYM_OUTLINE"-125,250,125,-150"
CDS_LIB"ttl"
CDS_LOCATION"U224"
$SEC"1"
CDS_SEC"1";
"VCC"
$PN"14"146;
"GND"
$PN"7"147;
"Y6"
$PN"12"0;
"Y5"
$PN"10"0;
"Y4"
$PN"8"0;
"Y3"
$PN"6"33;
"Y2"
$PN"4"38;
"Y1"
$PN"2"89;
"A6"
$PN"13"167;
"A5"
$PN"11"167;
"A4"
$PN"9"167;
"A3"
$PN"5"166;
"A2"
$PN"3"164;
"A1"
$PN"1"165;
%"CSMD0603"
"1","(-1075,4775)","0","capacitors","I170";
;
PACKTYPE"0603"
VOLTAGE"50V"
VALUE"0.1UF"
PART_NAME"CSMD0603"
$LOCATION"C221"
TOL"10%"
POSTOL"10%"
NEEDS_NO_SIZE"TRUE"
NEGTOL"10%"
IC"UNDEF"
DIST"FLAT"
SLOPE"CSMAX"
KNEE"CBMAX"
MAX_TEMP"CTMAX"
TC"0"
CURRENT"CIMAX"
TOL_ON_OFF"ON"
CDS_LIB"capacitors"
CDS_LMAN_SYM_OUTLINE"-25,25,25,-25"
CDS_LOCATION"C221"
$SEC"1"
CDS_SEC"1";
"B<0>"
$PN"2"146;
"A<0>"
$PN"1"147;
%"INPORT"
"1","(-1675,4525)","0","standard","I171";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"165;
%"INPORT"
"1","(-1675,4475)","0","standard","I172";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"164;
%"INPORT"
"1","(-1675,4425)","0","standard","I173";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"166;
%"74LV07A"
"1","(75,4450)","0","ttl","I174";
;
$LOCATION"U225"
CDS_LMAN_SYM_OUTLINE"-125,250,125,-150"
CDS_LIB"ttl"
CDS_LOCATION"U225"
$SEC"1"
CDS_SEC"1";
"VCC"
$PN"14"47;
"GND"
$PN"7"46;
"Y6"
$PN"12"0;
"Y5"
$PN"10"156;
"Y4"
$PN"8"45;
"Y3"
$PN"6"40;
"Y2"
$PN"4"23;
"Y1"
$PN"2"39;
"A6"
$PN"13"34;
"A5"
$PN"11"1;
"A4"
$PN"9"32;
"A3"
$PN"5"31;
"A2"
$PN"3"30;
"A1"
$PN"1"29;
%"OUTPORT"
"1","(600,4575)","0","standard","I175";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"39;
%"OUTPORT"
"1","(600,4525)","0","standard","I176";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"23;
%"OUTPORT"
"1","(600,4475)","0","standard","I177";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"40;
%"OUTPORT"
"1","(600,4425)","0","standard","I178";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"45;
%"RSMD0603"
"1","(-775,4300)","1","resistors","I179";
;
VALUE"4K"
$LOCATION"R437"
CDS_LIB"resistors"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
POSTOL"1%"
NEEDS_NO_SIZE"TRUE"
NEGTOL"1%"
IC"UNDEF"
TOL_ON_OFF"ON"
DIST"FLAT"
VOLTAGE"25V"
SLOPE"RSMAX"
TC1"RTMPL"
TC2"RTMPO"
MAX_TEMP"RTMAX"
POWER"0.1"
TOL"0.1%"
PACKTYPE"0603"
CDS_LOCATION"R437"
$SEC"1"
CDS_SEC"1";
"A<0>"
$PN"1"137;
"B<0>"
$PN"2"33;
%"RSMD0603"
"1","(-725,4300)","1","resistors","I180";
;
VALUE"4K"
$LOCATION"R438"
CDS_LIB"resistors"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
POSTOL"1%"
NEEDS_NO_SIZE"TRUE"
NEGTOL"1%"
IC"UNDEF"
TOL_ON_OFF"ON"
DIST"FLAT"
VOLTAGE"25V"
SLOPE"RSMAX"
TC1"RTMPL"
TC2"RTMPO"
MAX_TEMP"RTMAX"
POWER"0.1"
TOL"0.1%"
PACKTYPE"0603"
CDS_LOCATION"R438"
$SEC"1"
CDS_SEC"1";
"A<0>"
$PN"1"137;
"B<0>"
$PN"2"38;
%"RSMD0603"
"1","(-675,4300)","1","resistors","I181";
;
VALUE"4K"
$LOCATION"R439"
CDS_LIB"resistors"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
POSTOL"1%"
NEEDS_NO_SIZE"TRUE"
NEGTOL"1%"
IC"UNDEF"
TOL_ON_OFF"ON"
DIST"FLAT"
VOLTAGE"25V"
SLOPE"RSMAX"
TC1"RTMPL"
TC2"RTMPO"
MAX_TEMP"RTMAX"
POWER"0.1"
TOL"0.1%"
PACKTYPE"0603"
CDS_LOCATION"R439"
$SEC"1"
CDS_SEC"1";
"A<0>"
$PN"1"137;
"B<0>"
$PN"2"89;
%"RSMD0603"
"1","(525,4150)","1","resistors","I183";
;
VALUE"4K"
$LOCATION"R443"
CDS_SEC"1"
CDS_LOCATION"R443"
CDS_LIB"resistors"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
$SEC"1"
PACKTYPE"0603"
TOL"0.1%"
POWER"0.1"
MAX_TEMP"RTMAX"
TC2"RTMPO"
TC1"RTMPL"
SLOPE"RSMAX"
VOLTAGE"25V"
DIST"FLAT"
TOL_ON_OFF"ON"
IC"UNDEF"
NEGTOL"1%"
NEEDS_NO_SIZE"TRUE"
POSTOL"1%";
"A<0>"
$PN"1"35;
"B<0>"
$PN"2"39;
%"RSMD0603"
"1","(475,4175)","1","resistors","I184";
;
VALUE"4K"
$LOCATION"R442"
POSTOL"1%"
NEEDS_NO_SIZE"TRUE"
NEGTOL"1%"
IC"UNDEF"
TOL_ON_OFF"ON"
DIST"FLAT"
VOLTAGE"25V"
SLOPE"RSMAX"
TC1"RTMPL"
TC2"RTMPO"
MAX_TEMP"RTMAX"
POWER"0.1"
TOL"0.1%"
PACKTYPE"0603"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
CDS_LIB"resistors"
CDS_LOCATION"R442"
$SEC"1"
CDS_SEC"1";
"A<0>"
$PN"1"35;
"B<0>"
$PN"2"23;
%"RSMD0603"
"1","(375,4150)","1","resistors","I185";
;
VALUE"4K"
$LOCATION"R440"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
CDS_LIB"resistors"
POSTOL"1%"
NEEDS_NO_SIZE"TRUE"
NEGTOL"1%"
IC"UNDEF"
TOL_ON_OFF"ON"
DIST"FLAT"
VOLTAGE"25V"
SLOPE"RSMAX"
TC1"RTMPL"
TC2"RTMPO"
MAX_TEMP"RTMAX"
POWER"0.1"
TOL"0.1%"
PACKTYPE"0603"
CDS_LOCATION"R440"
$SEC"1"
CDS_SEC"1";
"A<0>"
$PN"1"35;
"B<0>"
$PN"2"45;
%"RSMD0603"
"1","(425,4150)","1","resistors","I186";
;
$LOCATION"R441"
VALUE"4K"
POSTOL"1%"
NEEDS_NO_SIZE"TRUE"
NEGTOL"1%"
IC"UNDEF"
TOL_ON_OFF"ON"
DIST"FLAT"
VOLTAGE"25V"
SLOPE"RSMAX"
TC1"RTMPL"
TC2"RTMPO"
MAX_TEMP"RTMAX"
POWER"0.1"
TOL"0.1%"
PACKTYPE"0603"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
CDS_LIB"resistors"
CDS_LOCATION"R441"
$SEC"1"
CDS_SEC"1";
"A<0>"
$PN"1"35;
"B<0>"
$PN"2"40;
%"CSMD0603"
"1","(100,4825)","0","capacitors","I187";
;
$LOCATION"C222"
VALUE"0.1UF"
VOLTAGE"50V"
PACKTYPE"0603"
PART_NAME"CSMD0603"
CDS_SEC"1"
CDS_LOCATION"C222"
CDS_LMAN_SYM_OUTLINE"-25,25,25,-25"
CDS_LIB"capacitors"
$SEC"1"
TOL"10%"
POSTOL"10%"
NEEDS_NO_SIZE"TRUE"
NEGTOL"10%"
IC"UNDEF"
DIST"FLAT"
SLOPE"CSMAX"
KNEE"CBMAX"
MAX_TEMP"CTMAX"
TC"0"
CURRENT"CIMAX"
TOL_ON_OFF"ON";
"B<0>"
$PN"2"47;
"A<0>"
$PN"1"46;
%"OUTPORT"
"1","(600,4375)","0","standard","I188";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"156;
%"RSMD0603"
"1","(325,4150)","1","resistors","I189";
;
VALUE"4K"
$LOCATION"R444"
POSTOL"1%"
NEEDS_NO_SIZE"TRUE"
NEGTOL"1%"
IC"UNDEF"
TOL_ON_OFF"ON"
DIST"FLAT"
VOLTAGE"25V"
SLOPE"RSMAX"
TC1"RTMPL"
TC2"RTMPO"
MAX_TEMP"RTMAX"
POWER"0.1"
TOL"0.1%"
PACKTYPE"0603"
CDS_LIB"resistors"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
CDS_LOCATION"R444"
$SEC"1"
CDS_SEC"1";
"A<0>"
$PN"1"35;
"B<0>"
$PN"2"156;
%"74LVC07A"
"1","(175,725)","0","ttl","I190";
;
$LOCATION"U226"
CDS_LIB"ttl"
CDS_LMAN_SYM_OUTLINE"-125,250,125,-150"
CDS_LOCATION"U226"
$SEC"1"
CDS_SEC"1";
"VCC"
$PN"14"139;
"GND"
$PN"7"140;
"Y6"
$PN"12"128;
"Y5"
$PN"10"8;
"Y4"
$PN"8"130;
"Y3"
$PN"6"131;
"Y2"
$PN"4"129;
"Y1"
$PN"2"132;
"A6"
$PN"13"11;
"A5"
$PN"11"127;
"A4"
$PN"9"12;
"A3"
$PN"5"13;
"A2"
$PN"3"14;
"A1"
$PN"1"21;
%"INPORT"
"1","(-650,650)","0","standard","I191";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"127;
%"OUTPORT"
"1","(1150,850)","0","standard","I192";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"132;
%"OUTPORT"
"1","(1150,750)","0","standard","I193";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"131;
%"OUTPORT"
"1","(1150,800)","0","standard","I194";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"129;
%"OUTPORT"
"1","(1150,700)","0","standard","I195";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"130;
%"OUTPORT"
"1","(1125,625)","0","standard","I196";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"128;
%"CSMD0603"
"1","(200,1075)","0","capacitors","I197";
;
VALUE"0.1UF"
PART_NAME"CSMD0603"
PACKTYPE"0603"
VOLTAGE"50V"
$LOCATION"C223"
TOL_ON_OFF"ON"
CURRENT"CIMAX"
TC"0"
MAX_TEMP"CTMAX"
KNEE"CBMAX"
SLOPE"CSMAX"
DIST"FLAT"
IC"UNDEF"
NEGTOL"10%"
NEEDS_NO_SIZE"TRUE"
POSTOL"10%"
TOL"10%"
CDS_LMAN_SYM_OUTLINE"-25,25,25,-25"
CDS_LIB"capacitors"
CDS_LOCATION"C223"
$SEC"1"
CDS_SEC"1";
"B<0>"
$PN"2"140;
"A<0>"
$PN"1"139;
%"RSMD0603"
"1","(-100,325)","1","resistors","I198";
;
VALUE"4K"
$LOCATION"R445"
PACKTYPE"0603"
TOL"0.1%"
POWER"0.1"
MAX_TEMP"RTMAX"
TC2"RTMPO"
TC1"RTMPL"
SLOPE"RSMAX"
VOLTAGE"25V"
DIST"FLAT"
TOL_ON_OFF"ON"
IC"UNDEF"
NEGTOL"1%"
NEEDS_NO_SIZE"TRUE"
POSTOL"1%"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
CDS_LIB"resistors"
CDS_LOCATION"R445"
$SEC"1"
CDS_SEC"1";
"A<0>"
$PN"1"134;
"B<0>"
$PN"2"8;
%"RSMD0603"
"1","(900,1075)","2","resistors","I200";
;
VALUE"4K"
$LOCATION"R448"
PACKTYPE"0603"
TOL"0.1%"
POWER"0.1"
MAX_TEMP"RTMAX"
TC2"RTMPO"
TC1"RTMPL"
SLOPE"RSMAX"
VOLTAGE"25V"
DIST"FLAT"
TOL_ON_OFF"ON"
IC"UNDEF"
NEGTOL"1%"
NEEDS_NO_SIZE"TRUE"
POSTOL"1%"
CDS_LIB"resistors"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
CDS_LOCATION"R448"
$SEC"1"
CDS_SEC"1";
"A<0>"
$PN"1"16;
"B<0>"
$PN"2"132;
%"RSMD0603"
"1","(1150,1050)","2","resistors","I201";
;
VALUE"4K"
$LOCATION"R450"
CDS_LIB"resistors"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
POSTOL"1%"
NEEDS_NO_SIZE"TRUE"
NEGTOL"1%"
IC"UNDEF"
TOL_ON_OFF"ON"
DIST"FLAT"
VOLTAGE"25V"
SLOPE"RSMAX"
TC1"RTMPL"
TC2"RTMPO"
MAX_TEMP"RTMAX"
POWER"0.1"
TOL"0.1%"
PACKTYPE"0603"
CDS_LOCATION"R450"
$SEC"1"
CDS_SEC"1";
"A<0>"
$PN"1"16;
"B<0>"
$PN"2"129;
%"RSMD0603"
"1","(775,1025)","2","resistors","I202";
;
VALUE"4K"
$LOCATION"R446"
CDS_LIB"resistors"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
POSTOL"1%"
NEEDS_NO_SIZE"TRUE"
NEGTOL"1%"
IC"UNDEF"
TOL_ON_OFF"ON"
DIST"FLAT"
VOLTAGE"25V"
SLOPE"RSMAX"
TC1"RTMPL"
TC2"RTMPO"
MAX_TEMP"RTMAX"
POWER"0.1"
TOL"0.1%"
PACKTYPE"0603"
CDS_LOCATION"R446"
$SEC"1"
CDS_SEC"1";
"A<0>"
$PN"1"16;
"B<0>"
$PN"2"131;
%"RSMD0603"
"1","(1050,1000)","2","resistors","I203";
;
VALUE"4K"
$LOCATION"R449"
CDS_LIB"resistors"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
POSTOL"1%"
NEEDS_NO_SIZE"TRUE"
NEGTOL"1%"
IC"UNDEF"
TOL_ON_OFF"ON"
DIST"FLAT"
VOLTAGE"25V"
SLOPE"RSMAX"
TC1"RTMPL"
TC2"RTMPO"
MAX_TEMP"RTMAX"
POWER"0.1"
TOL"0.1%"
PACKTYPE"0603"
CDS_LOCATION"R449"
$SEC"1"
CDS_SEC"1";
"A<0>"
$PN"1"16;
"B<0>"
$PN"2"130;
%"RSMD0603"
"1","(825,975)","2","resistors","I204";
;
VALUE"4K"
$LOCATION"R447"
CDS_LIB"resistors"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
POSTOL"1%"
NEEDS_NO_SIZE"TRUE"
NEGTOL"1%"
IC"UNDEF"
TOL_ON_OFF"ON"
DIST"FLAT"
VOLTAGE"25V"
SLOPE"RSMAX"
TC1"RTMPL"
TC2"RTMPO"
MAX_TEMP"RTMAX"
POWER"0.1"
TOL"0.1%"
PACKTYPE"0603"
CDS_LOCATION"R447"
$SEC"1"
CDS_SEC"1";
"A<0>"
$PN"1"16;
"B<0>"
$PN"2"128;
%"OUTPORT"
"1","(-2625,2350)","2","standard","I205";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"121;
%"OUTPORT"
"1","(-2625,2300)","2","standard","I206";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"71;
%"OUTPORT"
"1","(-2625,2200)","2","standard","I207";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"114;
%"OUTPORT"
"1","(-2625,2150)","2","standard","I208";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"108;
%"OUTPORT"
"1","(-2625,2050)","2","standard","I209";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"113;
%"OUTPORT"
"1","(-2625,2000)","2","standard","I210";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"55;
%"OUTPORT"
"1","(-2625,1850)","2","standard","I211";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"112;
%"OUTPORT"
"1","(-2625,1800)","2","standard","I212";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"85;
%"TESTPOINT_L"
"1","(-2850,3850)","2","misc","I214";
;
$LOCATION"TP54"
TITLE"TEST"
ABBREV"TP"
CDS_LIB"misc"
CDS_LOCATION"TP54"
$SEC"1"
CDS_SEC"1";
"A\NAC \B"
$PN"1"93;
%"TESTPOINT_L"
"1","(-2850,3800)","2","misc","I215";
;
$LOCATION"TP59"
TITLE"TEST"
ABBREV"TP"
CDS_LIB"misc"
CDS_LOCATION"TP59"
$SEC"1"
CDS_SEC"1";
"A\NAC \B"
$PN"1"105;
%"TESTPOINT_L"
"1","(-2850,3750)","2","misc","I216";
;
$LOCATION"TP60"
TITLE"TEST"
ABBREV"TP"
CDS_LIB"misc"
CDS_LOCATION"TP60"
$SEC"1"
CDS_SEC"1";
"A\NAC \B"
$PN"1"104;
%"TESTPOINT_L"
"1","(-2850,3700)","2","misc","I217";
;
$LOCATION"TP61"
TITLE"TEST"
ABBREV"TP"
CDS_LIB"misc"
CDS_LOCATION"TP61"
$SEC"1"
CDS_SEC"1";
"A\NAC \B"
$PN"1"103;
%"TESTPOINT_L"
"1","(-2850,3650)","2","misc","I218";
;
$LOCATION"TP62"
CDS_LIB"misc"
ABBREV"TP"
TITLE"TEST"
CDS_LOCATION"TP62"
$SEC"1"
CDS_SEC"1";
"A\NAC \B"
$PN"1"102;
%"TESTPOINT_L"
"1","(-600,3850)","0","misc","I219";
;
$LOCATION"TP63"
CDS_LIB"misc"
TITLE"TEST"
ABBREV"TP"
CDS_LOCATION"TP63"
$SEC"1"
CDS_SEC"1";
"A\NAC \B"
$PN"1"94;
%"TESTPOINT_L"
"1","(-600,3800)","0","misc","I220";
;
$LOCATION"TP64"
ABBREV"TP"
TITLE"TEST"
CDS_LIB"misc"
CDS_LOCATION"TP64"
$SEC"1"
CDS_SEC"1";
"A\NAC \B"
$PN"1"99;
%"TESTPOINT_L"
"1","(-600,3700)","0","misc","I221";
;
$LOCATION"TP65"
ABBREV"TP"
TITLE"TEST"
CDS_LIB"misc"
CDS_LOCATION"TP65"
$SEC"1"
CDS_SEC"1";
"A\NAC \B"
$PN"1"98;
%"TESTPOINT_L"
"1","(-600,3650)","0","misc","I222";
;
$LOCATION"TP66"
ABBREV"TP"
TITLE"TEST"
CDS_LIB"misc"
CDS_LOCATION"TP66"
$SEC"1"
CDS_SEC"1";
"A\NAC \B"
$PN"1"97;
%"TESTPOINT_L"
"1","(2550,3550)","0","misc","I223";
;
$LOCATION"TP72"
ABBREV"TP"
TITLE"TEST"
CDS_LIB"misc"
CDS_LOCATION"TP72"
$SEC"1"
CDS_SEC"1";
"A\NAC \B"
$PN"1"96;
%"TESTPOINT_L"
"1","(2550,3600)","0","misc","I224";
;
$LOCATION"TP71"
ABBREV"TP"
TITLE"TEST"
CDS_LIB"misc"
CDS_LOCATION"TP71"
$SEC"1"
CDS_SEC"1";
"A\NAC \B"
$PN"1"95;
%"TESTPOINT_L"
"1","(2550,3650)","0","misc","I225";
;
$LOCATION"TP70"
ABBREV"TP"
TITLE"TEST"
CDS_LIB"misc"
CDS_LOCATION"TP70"
$SEC"1"
CDS_SEC"1";
"A\NAC \B"
$PN"1"42;
%"TESTPOINT_L"
"1","(2550,3850)","0","misc","I226";
;
$LOCATION"TP69"
ABBREV"TP"
TITLE"TEST"
CDS_LIB"misc"
CDS_LOCATION"TP69"
$SEC"1"
CDS_SEC"1";
"A\NAC \B"
$PN"1"91;
%"TESTPOINT_L"
"1","(300,3850)","2","misc","I227";
;
$LOCATION"TP67"
TITLE"TEST"
ABBREV"TP"
CDS_LIB"misc"
CDS_LOCATION"TP67"
$SEC"1"
CDS_SEC"1";
"A\NAC \B"
$PN"1"26;
%"TESTPOINT_L"
"1","(300,3550)","2","misc","I228";
;
$LOCATION"TP68"
TITLE"TEST"
ABBREV"TP"
CDS_LIB"misc"
CDS_LOCATION"TP68"
$SEC"1"
CDS_SEC"1";
"A\NAC \B"
$PN"1"92;
%"OUTPORT"
"1","(2500,2350)","0","standard","I229";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"81;
%"FCI_61083-101400LF"
"1","(1450,2500)","0","misc","I23";
;
$LOCATION"U65"
CDS_LIB"misc"
CDS_LMAN_SYM_OUTLINE"-125,1450,125,-1300"
CDS_LOCATION"U65"
$SEC"1"
CDS_SEC"1";
"102"
$PN"102"15;
"100"
$PN"100"0;
"96"
$PN"96"20;
"98"
$PN"98"0;
"94"
$PN"94"0;
"92"
$PN"92"0;
"90"
$PN"90"0;
"86"
$PN"86"20;
"88"
$PN"88"0;
"84"
$PN"84"133;
"82"
$PN"82"135;
"80"
$PN"80"136;
"76"
$PN"76"18;
"78"
$PN"78"136;
"74"
$PN"74"19;
"72"
$PN"72"20;
"70"
$PN"70"73;
"66"
$PN"66"20;
"68"
$PN"68"72;
"64"
$PN"64"9;
"62"
$PN"62"168;
"60"
$PN"60"10;
"58"
$PN"58"10;
"56"
$PN"56"0;
"52"
$PN"52"20;
"50"
$PN"50"0;
"54"
$PN"54"0;
"48"
$PN"48"0;
"46"
$PN"46"20;
"42"
$PN"42"0;
"40"
$PN"40"20;
"44"
$PN"44"0;
"38"
$PN"38"1;
"36"
$PN"36"12;
"34"
$PN"34"20;
"32"
$PN"32"8;
"30"
$PN"30"13;
"28"
$PN"28"20;
"26"
$PN"26"14;
"24"
$PN"24"21;
"22"
$PN"22"20;
"20"
$PN"20"11;
"18"
$PN"18"7;
"16"
$PN"16"20;
"14"
$PN"14"92;
"12"
$PN"12"6;
"10"
$PN"10"2;
"8"
$PN"8"5;
"6"
$PN"6"4;
"4"
$PN"4"3;
"2"
$PN"2"26;
"101"
$PN"101"144;
"99"
$PN"99"0;
"95"
$PN"95"20;
"97"
$PN"97"0;
"93"
$PN"93"0;
"91"
$PN"91"0;
"89"
$PN"89"0;
"85"
$PN"85"20;
"87"
$PN"87"0;
"83"
$PN"83"75;
"81"
$PN"81"74;
"79"
$PN"79"145;
"75"
$PN"75"76;
"77"
$PN"77"20;
"73"
$PN"73"77;
"71"
$PN"71"20;
"69"
$PN"69"78;
"65"
$PN"65"20;
"67"
$PN"67"79;
"63"
$PN"63"80;
"61"
$PN"61"81;
"59"
$PN"59"142;
"57"
$PN"57"142;
"55"
$PN"55"0;
"51"
$PN"51"20;
"49"
$PN"49"0;
"53"
$PN"53"0;
"47"
$PN"47"174;
"45"
$PN"45"20;
"41"
$PN"41"176;
"39"
$PN"39"20;
"43"
$PN"43"175;
"37"
$PN"37"0;
"35"
$PN"35"0;
"33"
$PN"33"20;
"31"
$PN"31"0;
"29"
$PN"29"0;
"27"
$PN"27"20;
"25"
$PN"25"178;
"23"
$PN"23"177;
"21"
$PN"21"20;
"19"
$PN"19"41;
"15"
$PN"15"20;
"17"
$PN"17"172;
"13"
$PN"13"96;
"9"
$PN"9"42;
"11"
$PN"11"95;
"5"
$PN"5"36;
"7"
$PN"7"43;
"3"
$PN"3"90;
"1"
$PN"1"91;
%"OUTPORT"
"1","(2500,2300)","0","standard","I230";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"80;
%"OUTPORT"
"1","(2500,2200)","0","standard","I231";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"79;
%"OUTPORT"
"1","(2500,2150)","0","standard","I232";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"78;
%"OUTPORT"
"1","(2500,2050)","0","standard","I233";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"77;
%"OUTPORT"
"1","(2500,2000)","0","standard","I234";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"76;
%"OUTPORT"
"1","(2500,1850)","0","standard","I235";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"74;
%"OUTPORT"
"1","(2500,1800)","0","standard","I236";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"75;
%"74LV06A"
"1","(1425,4400)","0","ttl","I237";
;
CDS_LIB"ttl"
CDS_LMAN_SYM_OUTLINE"-125,250,125,-150";
"GND"24;
"VCC"25;
"Y6"0;
"Y5"0;
"Y4"0;
"Y3"0;
"Y2"0;
"Y1"28;
"A6"22;
"A5"22;
"A4"22;
"A3"22;
"A2"22;
"A1"2;
%"CSMD0603"
"1","(1450,4800)","0","capacitors","I238";
;
VALUE"0.1UF"
PACKTYPE"0603"
PART_NAME"CSMD0603"
VOLTAGE"50V"
TOL_ON_OFF"ON"
CURRENT"CIMAX"
TC"0"
MAX_TEMP"CTMAX"
KNEE"CBMAX"
SLOPE"CSMAX"
DIST"FLAT"
IC"UNDEF"
NEGTOL"10%"
NEEDS_NO_SIZE"TRUE"
POSTOL"10%"
TOL"10%"
CDS_LMAN_SYM_OUTLINE"-25,25,25,-25"
CDS_LIB"capacitors";
"B<0>"24;
"A<0>"25;
%"RSMD0603"
"1","(1975,4375)","1","resistors","I239";
;
$LOCATION"?"
VALUE"4K"
POSTOL"1%"
NEEDS_NO_SIZE"TRUE"
NEGTOL"1%"
IC"UNDEF"
TOL_ON_OFF"ON"
DIST"FLAT"
VOLTAGE"25V"
SLOPE"RSMAX"
TC1"RTMPL"
TC2"RTMPO"
MAX_TEMP"RTMAX"
POWER"0.1"
TOL"0.1%"
PACKTYPE"0603"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
CDS_LIB"resistors";
"A<0>"44;
"B<0>"28;
%"OUTPORT"
"1","(2175,4525)","0","standard","I240";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"28;
%"INPORT"
"1","(-650,2350)","2","standard","I40";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"60;
%"INPORT"
"1","(-650,2300)","2","standard","I41";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"59;
%"INPORT"
"1","(-650,2200)","2","standard","I42";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"53;
%"INPORT"
"1","(-650,2150)","2","standard","I43";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"54;
%"INPORT"
"1","(-650,2050)","2","standard","I44";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"58;
%"INPORT"
"1","(-650,2000)","2","standard","I45";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"57;
%"INPORT"
"1","(-650,1850)","2","standard","I46";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"64;
%"INPORT"
"1","(-650,1800)","2","standard","I47";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"87;
%"INPORT"
"1","(350,2350)","0","standard","I54";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"168;
%"INPORT"
"1","(350,2300)","0","standard","I55";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"9;
%"INPORT"
"1","(350,2200)","0","standard","I56";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"72;
%"INPORT"
"1","(350,2150)","0","standard","I57";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"73;
%"INPORT"
"1","(350,2050)","0","standard","I58";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"19;
%"INPORT"
"1","(350,2000)","0","standard","I59";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"18;
%"INPORT"
"1","(350,1850)","0","standard","I60";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"135;
%"INPORT"
"1","(350,1800)","0","standard","I61";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"133;
END.
