Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.4 (lin64) Build 1412921 Wed Nov 18 09:44:32 MST 2015
| Date         : Tue Mar 29 09:26:18 2016
| Host         : francis-Aspire-E1-570 running 64-bit unknown
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file FPU_Add_Subtract_Function_timing_summary_routed.rpt -rpx FPU_Add_Subtract_Function_timing_summary_routed.rpx
| Design       : FPU_Add_Subtract_Function
| Device       : 7a100t-csg324
| Speed File   : -3  PRODUCTION 1.14 2014-09-11
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 70 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 35 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.433        0.000                      0                 1323        0.151        0.000                      0                 1323        4.500        0.000                       0                   468  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 6.092        0.000                      0                  862        0.151        0.000                      0                  862        4.500        0.000                       0                   468  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk                clk                      5.433        0.000                      0                  461        0.551        0.000                      0                  461  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        6.092ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.151ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.092ns  (required time - arrival time)
  Source:                 FS_Module/FSM_sequential_state_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Fourth_Module/SgfShift/Q_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.875ns  (logic 0.535ns (13.805%)  route 3.340ns (86.195%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.385ns = ( 13.385 - 10.000 ) 
    Source Clock Delay      (SCD):    3.706ns
    Clock Pessimism Removal (CPR):    0.295ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.797     0.797 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.517     2.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.390 r  clk_IBUF_BUFG_inst/O
                         net (fo=467, routed)         1.317     3.706    FS_Module/CLK
    SLICE_X4Y91          FDCE                                         r  FS_Module/FSM_sequential_state_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y91          FDCE (Prop_fdce_C_Q)         0.341     4.047 f  FS_Module/FSM_sequential_state_reg_reg[0]/Q
                         net (fo=51, routed)          1.503     5.550    FS_Module/state_reg[0]
    SLICE_X10Y92         LUT6 (Prop_lut6_I1_O)        0.097     5.647 f  FS_Module/Q[26]_i_4/O
                         net (fo=26, routed)          1.837     7.485    FS_Module/Q_reg[1]_0
    SLICE_X7Y87          LUT6 (Prop_lut6_I4_O)        0.097     7.582 r  FS_Module/Q[3]_i_1__0/O
                         net (fo=1, routed)           0.000     7.582    Fourth_Module/SgfShift/D[2]
    SLICE_X7Y87          FDCE                                         r  Fourth_Module/SgfShift/Q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.666    10.666 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.435    12.101    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    12.173 r  clk_IBUF_BUFG_inst/O
                         net (fo=467, routed)         1.212    13.385    Fourth_Module/SgfShift/clk_IBUF_BUFG
    SLICE_X7Y87          FDCE                                         r  Fourth_Module/SgfShift/Q_reg[3]/C
                         clock pessimism              0.295    13.679    
                         clock uncertainty           -0.035    13.644    
    SLICE_X7Y87          FDCE (Setup_fdce_C_D)        0.030    13.674    Fourth_Module/SgfShift/Q_reg[3]
  -------------------------------------------------------------------
                         required time                         13.674    
                         arrival time                          -7.582    
  -------------------------------------------------------------------
                         slack                                  6.092    

Slack (MET) :             6.094ns  (required time - arrival time)
  Source:                 FS_Module/FSM_sequential_state_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Fourth_Module/SgfShift/Q_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.875ns  (logic 0.535ns (13.805%)  route 3.340ns (86.195%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.385ns = ( 13.385 - 10.000 ) 
    Source Clock Delay      (SCD):    3.706ns
    Clock Pessimism Removal (CPR):    0.295ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.797     0.797 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.517     2.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.390 r  clk_IBUF_BUFG_inst/O
                         net (fo=467, routed)         1.317     3.706    FS_Module/CLK
    SLICE_X4Y91          FDCE                                         r  FS_Module/FSM_sequential_state_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y91          FDCE (Prop_fdce_C_Q)         0.341     4.047 f  FS_Module/FSM_sequential_state_reg_reg[0]/Q
                         net (fo=51, routed)          1.503     5.550    FS_Module/state_reg[0]
    SLICE_X10Y92         LUT6 (Prop_lut6_I1_O)        0.097     5.647 f  FS_Module/Q[26]_i_4/O
                         net (fo=26, routed)          1.837     7.485    FS_Module/Q_reg[1]_0
    SLICE_X7Y87          LUT6 (Prop_lut6_I2_O)        0.097     7.582 r  FS_Module/Q[4]_i_1__0/O
                         net (fo=1, routed)           0.000     7.582    Fourth_Module/SgfShift/D[3]
    SLICE_X7Y87          FDCE                                         r  Fourth_Module/SgfShift/Q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.666    10.666 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.435    12.101    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    12.173 r  clk_IBUF_BUFG_inst/O
                         net (fo=467, routed)         1.212    13.385    Fourth_Module/SgfShift/clk_IBUF_BUFG
    SLICE_X7Y87          FDCE                                         r  Fourth_Module/SgfShift/Q_reg[4]/C
                         clock pessimism              0.295    13.679    
                         clock uncertainty           -0.035    13.644    
    SLICE_X7Y87          FDCE (Setup_fdce_C_D)        0.032    13.676    Fourth_Module/SgfShift/Q_reg[4]
  -------------------------------------------------------------------
                         required time                         13.676    
                         arrival time                          -7.582    
  -------------------------------------------------------------------
                         slack                                  6.094    

Slack (MET) :             6.248ns  (required time - arrival time)
  Source:                 Normalization_Smallest_Significand/ESRegister/Q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Normalization_Smallest_Significand/SGFmRegister/Q_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.699ns  (logic 0.684ns (18.491%)  route 3.015ns (81.509%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.383ns = ( 13.383 - 10.000 ) 
    Source Clock Delay      (SCD):    3.707ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.797     0.797 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.517     2.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.390 r  clk_IBUF_BUFG_inst/O
                         net (fo=467, routed)         1.317     3.707    Normalization_Smallest_Significand/ESRegister/clk_IBUF_BUFG
    SLICE_X2Y91          FDCE                                         r  Normalization_Smallest_Significand/ESRegister/Q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y91          FDCE (Prop_fdce_C_Q)         0.393     4.100 r  Normalization_Smallest_Significand/ESRegister/Q_reg[0]/Q
                         net (fo=35, routed)          1.411     5.512    Normalization_Smallest_Significand/ESRegister/Q[0]
    SLICE_X1Y88          LUT6 (Prop_lut6_I1_O)        0.097     5.609 r  Normalization_Smallest_Significand/ESRegister/Q[20]_i_3/O
                         net (fo=5, routed)           1.049     6.658    Normalization_Smallest_Significand/ESRegister/Q[20]_i_3_n_0
    SLICE_X6Y87          LUT5 (Prop_lut5_I4_O)        0.097     6.755 r  Normalization_Smallest_Significand/ESRegister/Q[12]_i_3/O
                         net (fo=1, routed)           0.555     7.309    Normalization_Smallest_Significand/ESRegister/Q[12]_i_3_n_0
    SLICE_X5Y85          LUT4 (Prop_lut4_I2_O)        0.097     7.406 r  Normalization_Smallest_Significand/ESRegister/Q[12]_i_1/O
                         net (fo=1, routed)           0.000     7.406    Normalization_Smallest_Significand/SGFmRegister/D[12]
    SLICE_X5Y85          FDCE                                         r  Normalization_Smallest_Significand/SGFmRegister/Q_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.666    10.666 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.435    12.101    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    12.173 r  clk_IBUF_BUFG_inst/O
                         net (fo=467, routed)         1.210    13.383    Normalization_Smallest_Significand/SGFmRegister/clk_IBUF_BUFG
    SLICE_X5Y85          FDCE                                         r  Normalization_Smallest_Significand/SGFmRegister/Q_reg[12]/C
                         clock pessimism              0.277    13.659    
                         clock uncertainty           -0.035    13.624    
    SLICE_X5Y85          FDCE (Setup_fdce_C_D)        0.030    13.654    Normalization_Smallest_Significand/SGFmRegister/Q_reg[12]
  -------------------------------------------------------------------
                         required time                         13.654    
                         arrival time                          -7.406    
  -------------------------------------------------------------------
                         slack                                  6.248    

Slack (MET) :             6.297ns  (required time - arrival time)
  Source:                 Normalization_Smallest_Significand/ESRegister/Q_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Normalization_Smallest_Significand/SGFmRegister/Q_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.684ns  (logic 0.684ns (18.565%)  route 3.000ns (81.435%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.385ns = ( 13.385 - 10.000 ) 
    Source Clock Delay      (SCD):    3.708ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.797     0.797 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.517     2.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.390 r  clk_IBUF_BUFG_inst/O
                         net (fo=467, routed)         1.319     3.708    Normalization_Smallest_Significand/ESRegister/clk_IBUF_BUFG
    SLICE_X2Y92          FDCE                                         r  Normalization_Smallest_Significand/ESRegister/Q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y92          FDCE (Prop_fdce_C_Q)         0.393     4.101 f  Normalization_Smallest_Significand/ESRegister/Q_reg[5]/Q
                         net (fo=28, routed)          1.245     5.346    Normalization_Smallest_Significand/ESRegister/Q_reg_n_0_[5]
    SLICE_X0Y88          LUT6 (Prop_lut6_I2_O)        0.097     5.443 r  Normalization_Smallest_Significand/ESRegister/Q[18]_i_3/O
                         net (fo=5, routed)           1.147     6.591    Normalization_Smallest_Significand/ESRegister/Q[18]_i_3_n_0
    SLICE_X5Y85          LUT6 (Prop_lut6_I0_O)        0.097     6.688 r  Normalization_Smallest_Significand/ESRegister/Q[12]_i_2/O
                         net (fo=2, routed)           0.608     7.296    Normalization_Smallest_Significand/ESRegister/Q[12]_i_2_n_0
    SLICE_X4Y87          LUT5 (Prop_lut5_I2_O)        0.097     7.393 r  Normalization_Smallest_Significand/ESRegister/Q[4]_i_1/O
                         net (fo=1, routed)           0.000     7.393    Normalization_Smallest_Significand/SGFmRegister/D[4]
    SLICE_X4Y87          FDCE                                         r  Normalization_Smallest_Significand/SGFmRegister/Q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.666    10.666 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.435    12.101    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    12.173 r  clk_IBUF_BUFG_inst/O
                         net (fo=467, routed)         1.212    13.385    Normalization_Smallest_Significand/SGFmRegister/clk_IBUF_BUFG
    SLICE_X4Y87          FDCE                                         r  Normalization_Smallest_Significand/SGFmRegister/Q_reg[4]/C
                         clock pessimism              0.277    13.661    
                         clock uncertainty           -0.035    13.626    
    SLICE_X4Y87          FDCE (Setup_fdce_C_D)        0.064    13.690    Normalization_Smallest_Significand/SGFmRegister/Q_reg[4]
  -------------------------------------------------------------------
                         required time                         13.690    
                         arrival time                          -7.393    
  -------------------------------------------------------------------
                         slack                                  6.297    

Slack (MET) :             6.307ns  (required time - arrival time)
  Source:                 Normalization_Smallest_Significand/ESRegister/Q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Normalization_Smallest_Significand/SGFmRegister/Q_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.641ns  (logic 0.684ns (18.788%)  route 2.957ns (81.212%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.384ns = ( 13.384 - 10.000 ) 
    Source Clock Delay      (SCD):    3.707ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.797     0.797 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.517     2.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.390 r  clk_IBUF_BUFG_inst/O
                         net (fo=467, routed)         1.317     3.707    Normalization_Smallest_Significand/ESRegister/clk_IBUF_BUFG
    SLICE_X2Y91          FDCE                                         r  Normalization_Smallest_Significand/ESRegister/Q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y91          FDCE (Prop_fdce_C_Q)         0.393     4.100 r  Normalization_Smallest_Significand/ESRegister/Q_reg[0]/Q
                         net (fo=35, routed)          1.682     5.783    Normalization_Smallest_Significand/ESRegister/Q[0]
    SLICE_X1Y85          LUT6 (Prop_lut6_I1_O)        0.097     5.880 r  Normalization_Smallest_Significand/ESRegister/Q[8]_i_3/O
                         net (fo=4, routed)           0.867     6.747    Normalization_Smallest_Significand/ESRegister/Q[8]_i_3_n_0
    SLICE_X4Y85          LUT6 (Prop_lut6_I0_O)        0.097     6.844 r  Normalization_Smallest_Significand/ESRegister/Q[2]_i_3/O
                         net (fo=1, routed)           0.407     7.251    Normalization_Smallest_Significand/ESRegister/Q[2]_i_3_n_0
    SLICE_X4Y86          LUT5 (Prop_lut5_I4_O)        0.097     7.348 r  Normalization_Smallest_Significand/ESRegister/Q[2]_i_1/O
                         net (fo=1, routed)           0.000     7.348    Normalization_Smallest_Significand/SGFmRegister/D[2]
    SLICE_X4Y86          FDCE                                         r  Normalization_Smallest_Significand/SGFmRegister/Q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.666    10.666 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.435    12.101    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    12.173 r  clk_IBUF_BUFG_inst/O
                         net (fo=467, routed)         1.211    13.384    Normalization_Smallest_Significand/SGFmRegister/clk_IBUF_BUFG
    SLICE_X4Y86          FDCE                                         r  Normalization_Smallest_Significand/SGFmRegister/Q_reg[2]/C
                         clock pessimism              0.277    13.660    
                         clock uncertainty           -0.035    13.625    
    SLICE_X4Y86          FDCE (Setup_fdce_C_D)        0.030    13.655    Normalization_Smallest_Significand/SGFmRegister/Q_reg[2]
  -------------------------------------------------------------------
                         required time                         13.655    
                         arrival time                          -7.348    
  -------------------------------------------------------------------
                         slack                                  6.307    

Slack (MET) :             6.320ns  (required time - arrival time)
  Source:                 Normalization_Smallest_Significand/ESRegister/Q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Normalization_Smallest_Significand/SGFmRegister/Q_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.669ns  (logic 0.684ns (18.641%)  route 2.985ns (81.359%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.387ns = ( 13.387 - 10.000 ) 
    Source Clock Delay      (SCD):    3.707ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.797     0.797 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.517     2.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.390 r  clk_IBUF_BUFG_inst/O
                         net (fo=467, routed)         1.317     3.707    Normalization_Smallest_Significand/ESRegister/clk_IBUF_BUFG
    SLICE_X2Y91          FDCE                                         r  Normalization_Smallest_Significand/ESRegister/Q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y91          FDCE (Prop_fdce_C_Q)         0.393     4.100 r  Normalization_Smallest_Significand/ESRegister/Q_reg[0]/Q
                         net (fo=35, routed)          1.411     5.512    Normalization_Smallest_Significand/ESRegister/Q[0]
    SLICE_X1Y88          LUT6 (Prop_lut6_I1_O)        0.097     5.609 r  Normalization_Smallest_Significand/ESRegister/Q[20]_i_3/O
                         net (fo=5, routed)           1.085     6.694    Normalization_Smallest_Significand/ESRegister/Q[20]_i_3_n_0
    SLICE_X6Y87          LUT6 (Prop_lut6_I1_O)        0.097     6.791 r  Normalization_Smallest_Significand/ESRegister/Q[16]_i_2/O
                         net (fo=3, routed)           0.489     7.280    Normalization_Smallest_Significand/ESRegister/Q[16]_i_2_n_0
    SLICE_X6Y90          LUT5 (Prop_lut5_I0_O)        0.097     7.377 r  Normalization_Smallest_Significand/ESRegister/Q[16]_i_1/O
                         net (fo=1, routed)           0.000     7.377    Normalization_Smallest_Significand/SGFmRegister/D[16]
    SLICE_X6Y90          FDCE                                         r  Normalization_Smallest_Significand/SGFmRegister/Q_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.666    10.666 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.435    12.101    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    12.173 r  clk_IBUF_BUFG_inst/O
                         net (fo=467, routed)         1.214    13.387    Normalization_Smallest_Significand/SGFmRegister/clk_IBUF_BUFG
    SLICE_X6Y90          FDCE                                         r  Normalization_Smallest_Significand/SGFmRegister/Q_reg[16]/C
                         clock pessimism              0.277    13.663    
                         clock uncertainty           -0.035    13.628    
    SLICE_X6Y90          FDCE (Setup_fdce_C_D)        0.069    13.697    Normalization_Smallest_Significand/SGFmRegister/Q_reg[16]
  -------------------------------------------------------------------
                         required time                         13.697    
                         arrival time                          -7.377    
  -------------------------------------------------------------------
                         slack                                  6.320    

Slack (MET) :             6.357ns  (required time - arrival time)
  Source:                 FS_Module/FSM_sequential_state_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Fourth_Module/SgfShift/Q_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.574ns  (logic 0.535ns (14.969%)  route 3.039ns (85.031%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.326ns = ( 13.326 - 10.000 ) 
    Source Clock Delay      (SCD):    3.706ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.797     0.797 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.517     2.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.390 r  clk_IBUF_BUFG_inst/O
                         net (fo=467, routed)         1.317     3.706    FS_Module/CLK
    SLICE_X4Y91          FDCE                                         r  FS_Module/FSM_sequential_state_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y91          FDCE (Prop_fdce_C_Q)         0.341     4.047 f  FS_Module/FSM_sequential_state_reg_reg[0]/Q
                         net (fo=51, routed)          1.503     5.550    FS_Module/state_reg[0]
    SLICE_X10Y92         LUT6 (Prop_lut6_I1_O)        0.097     5.647 f  FS_Module/Q[26]_i_4/O
                         net (fo=26, routed)          1.536     7.183    FS_Module/Q_reg[1]_0
    SLICE_X10Y87         LUT6 (Prop_lut6_I2_O)        0.097     7.280 r  FS_Module/Q[8]_i_1__0/O
                         net (fo=1, routed)           0.000     7.280    Fourth_Module/SgfShift/D[7]
    SLICE_X10Y87         FDCE                                         r  Fourth_Module/SgfShift/Q_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.666    10.666 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.435    12.101    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    12.173 r  clk_IBUF_BUFG_inst/O
                         net (fo=467, routed)         1.153    13.326    Fourth_Module/SgfShift/clk_IBUF_BUFG
    SLICE_X10Y87         FDCE                                         r  Fourth_Module/SgfShift/Q_reg[8]/C
                         clock pessimism              0.277    13.602    
                         clock uncertainty           -0.035    13.567    
    SLICE_X10Y87         FDCE (Setup_fdce_C_D)        0.070    13.637    Fourth_Module/SgfShift/Q_reg[8]
  -------------------------------------------------------------------
                         required time                         13.637    
                         arrival time                          -7.280    
  -------------------------------------------------------------------
                         slack                                  6.357    

Slack (MET) :             6.358ns  (required time - arrival time)
  Source:                 Normalization_Smallest_Significand/ESRegister/Q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Normalization_Smallest_Significand/SGFmRegister/Q_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.659ns  (logic 0.700ns (19.131%)  route 2.959ns (80.869%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.385ns = ( 13.385 - 10.000 ) 
    Source Clock Delay      (SCD):    3.707ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.797     0.797 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.517     2.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.390 r  clk_IBUF_BUFG_inst/O
                         net (fo=467, routed)         1.317     3.707    Normalization_Smallest_Significand/ESRegister/clk_IBUF_BUFG
    SLICE_X2Y91          FDCE                                         r  Normalization_Smallest_Significand/ESRegister/Q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y91          FDCE (Prop_fdce_C_Q)         0.393     4.100 r  Normalization_Smallest_Significand/ESRegister/Q_reg[0]/Q
                         net (fo=35, routed)          1.684     5.785    Normalization_Smallest_Significand/ESRegister/Q[0]
    SLICE_X1Y85          LUT6 (Prop_lut6_I1_O)        0.097     5.882 r  Normalization_Smallest_Significand/ESRegister/Q[9]_i_3/O
                         net (fo=4, routed)           0.602     6.483    Normalization_Smallest_Significand/ESRegister/Q[9]_i_3_n_0
    SLICE_X3Y85          LUT6 (Prop_lut6_I3_O)        0.097     6.580 r  Normalization_Smallest_Significand/ESRegister/Q[7]_i_2/O
                         net (fo=1, routed)           0.673     7.253    Normalization_Smallest_Significand/ESRegister/Q[7]_i_2_n_0
    SLICE_X6Y88          LUT5 (Prop_lut5_I4_O)        0.113     7.366 r  Normalization_Smallest_Significand/ESRegister/Q[7]_i_1__5/O
                         net (fo=1, routed)           0.000     7.366    Normalization_Smallest_Significand/SGFmRegister/D[7]
    SLICE_X6Y88          FDCE                                         r  Normalization_Smallest_Significand/SGFmRegister/Q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.666    10.666 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.435    12.101    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    12.173 r  clk_IBUF_BUFG_inst/O
                         net (fo=467, routed)         1.212    13.385    Normalization_Smallest_Significand/SGFmRegister/clk_IBUF_BUFG
    SLICE_X6Y88          FDCE                                         r  Normalization_Smallest_Significand/SGFmRegister/Q_reg[7]/C
                         clock pessimism              0.277    13.661    
                         clock uncertainty           -0.035    13.626    
    SLICE_X6Y88          FDCE (Setup_fdce_C_D)        0.098    13.724    Normalization_Smallest_Significand/SGFmRegister/Q_reg[7]
  -------------------------------------------------------------------
                         required time                         13.724    
                         arrival time                          -7.366    
  -------------------------------------------------------------------
                         slack                                  6.358    

Slack (MET) :             6.363ns  (required time - arrival time)
  Source:                 FS_Module/FSM_sequential_state_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Fourth_Module/SgfShift/Q_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.566ns  (logic 0.535ns (15.001%)  route 3.031ns (84.999%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.326ns = ( 13.326 - 10.000 ) 
    Source Clock Delay      (SCD):    3.706ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.797     0.797 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.517     2.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.390 r  clk_IBUF_BUFG_inst/O
                         net (fo=467, routed)         1.317     3.706    FS_Module/CLK
    SLICE_X4Y91          FDCE                                         r  FS_Module/FSM_sequential_state_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y91          FDCE (Prop_fdce_C_Q)         0.341     4.047 f  FS_Module/FSM_sequential_state_reg_reg[0]/Q
                         net (fo=51, routed)          1.503     5.550    FS_Module/state_reg[0]
    SLICE_X10Y92         LUT6 (Prop_lut6_I1_O)        0.097     5.647 f  FS_Module/Q[26]_i_4/O
                         net (fo=26, routed)          1.528     7.176    FS_Module/Q_reg[1]_0
    SLICE_X10Y87         LUT6 (Prop_lut6_I2_O)        0.097     7.273 r  FS_Module/Q[5]_i_1__0/O
                         net (fo=1, routed)           0.000     7.273    Fourth_Module/SgfShift/D[4]
    SLICE_X10Y87         FDCE                                         r  Fourth_Module/SgfShift/Q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.666    10.666 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.435    12.101    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    12.173 r  clk_IBUF_BUFG_inst/O
                         net (fo=467, routed)         1.153    13.326    Fourth_Module/SgfShift/clk_IBUF_BUFG
    SLICE_X10Y87         FDCE                                         r  Fourth_Module/SgfShift/Q_reg[5]/C
                         clock pessimism              0.277    13.602    
                         clock uncertainty           -0.035    13.567    
    SLICE_X10Y87         FDCE (Setup_fdce_C_D)        0.069    13.636    Fourth_Module/SgfShift/Q_reg[5]
  -------------------------------------------------------------------
                         required time                         13.636    
                         arrival time                          -7.273    
  -------------------------------------------------------------------
                         slack                                  6.363    

Slack (MET) :             6.364ns  (required time - arrival time)
  Source:                 FS_Module/FSM_sequential_state_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Fourth_Module/SgfShift/Q_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.568ns  (logic 0.535ns (14.993%)  route 3.033ns (85.007%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.326ns = ( 13.326 - 10.000 ) 
    Source Clock Delay      (SCD):    3.706ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.797     0.797 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.517     2.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.390 r  clk_IBUF_BUFG_inst/O
                         net (fo=467, routed)         1.317     3.706    FS_Module/CLK
    SLICE_X4Y91          FDCE                                         r  FS_Module/FSM_sequential_state_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y91          FDCE (Prop_fdce_C_Q)         0.341     4.047 f  FS_Module/FSM_sequential_state_reg_reg[0]/Q
                         net (fo=51, routed)          1.503     5.550    FS_Module/state_reg[0]
    SLICE_X10Y92         LUT6 (Prop_lut6_I1_O)        0.097     5.647 f  FS_Module/Q[26]_i_4/O
                         net (fo=26, routed)          1.530     7.178    FS_Module/Q_reg[1]_0
    SLICE_X10Y87         LUT6 (Prop_lut6_I4_O)        0.097     7.275 r  FS_Module/Q[6]_i_1__0/O
                         net (fo=1, routed)           0.000     7.275    Fourth_Module/SgfShift/D[5]
    SLICE_X10Y87         FDCE                                         r  Fourth_Module/SgfShift/Q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.666    10.666 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.435    12.101    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    12.173 r  clk_IBUF_BUFG_inst/O
                         net (fo=467, routed)         1.153    13.326    Fourth_Module/SgfShift/clk_IBUF_BUFG
    SLICE_X10Y87         FDCE                                         r  Fourth_Module/SgfShift/Q_reg[6]/C
                         clock pessimism              0.277    13.602    
                         clock uncertainty           -0.035    13.567    
    SLICE_X10Y87         FDCE (Setup_fdce_C_D)        0.072    13.639    Fourth_Module/SgfShift/Q_reg[6]
  -------------------------------------------------------------------
                         required time                         13.639    
                         arrival time                          -7.275    
  -------------------------------------------------------------------
                         slack                                  6.364    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 Update_Exponent_First_Time/Exp_F_ieee/Q_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Select_Final_Exponent/exp_u_register/Q_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.141ns (54.735%)  route 0.117ns (45.265%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.933ns
    Source Clock Delay      (SCD):    1.415ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=467, routed)         0.573     1.415    Update_Exponent_First_Time/Exp_F_ieee/clk_IBUF_BUFG
    SLICE_X9Y94          FDCE                                         r  Update_Exponent_First_Time/Exp_F_ieee/Q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y94          FDCE (Prop_fdce_C_Q)         0.141     1.556 r  Update_Exponent_First_Time/Exp_F_ieee/Q_reg[5]/Q
                         net (fo=1, routed)           0.117     1.673    Select_Final_Exponent/exp_u_register/Q_reg[7]_0[5]
    SLICE_X11Y94         FDCE                                         r  Select_Final_Exponent/exp_u_register/Q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=467, routed)         0.844     1.933    Select_Final_Exponent/exp_u_register/clk_IBUF_BUFG
    SLICE_X11Y94         FDCE                                         r  Select_Final_Exponent/exp_u_register/Q_reg[5]/C
                         clock pessimism             -0.480     1.452    
    SLICE_X11Y94         FDCE (Hold_fdce_C_D)         0.070     1.522    Select_Final_Exponent/exp_u_register/Q_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.522    
                         arrival time                           1.673    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 Select_Final_Significand/Sgf_ieee_Register/Q_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Tenth_Module/Cresult_Reg/Q_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.212ns  (logic 0.164ns (77.356%)  route 0.048ns (22.644%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.928ns
    Source Clock Delay      (SCD):    1.411ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=467, routed)         0.569     1.411    Select_Final_Significand/Sgf_ieee_Register/clk_IBUF_BUFG
    SLICE_X10Y86         FDCE                                         r  Select_Final_Significand/Sgf_ieee_Register/Q_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y86         FDCE (Prop_fdce_C_Q)         0.164     1.575 r  Select_Final_Significand/Sgf_ieee_Register/Q_reg[14]/Q
                         net (fo=1, routed)           0.048     1.623    Tenth_Module/Cresult_Reg/D[14]
    SLICE_X11Y86         FDCE                                         r  Tenth_Module/Cresult_Reg/Q_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=467, routed)         0.839     1.928    Tenth_Module/Cresult_Reg/clk_IBUF_BUFG
    SLICE_X11Y86         FDCE                                         r  Tenth_Module/Cresult_Reg/Q_reg[14]/C
                         clock pessimism             -0.503     1.424    
    SLICE_X11Y86         FDCE (Hold_fdce_C_D)         0.047     1.471    Tenth_Module/Cresult_Reg/Q_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.471    
                         arrival time                           1.623    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 Update_Exponent_First_Time/Exp_F_ieee/Q_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Select_Final_Exponent/exp_u_register/Q_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.141ns (54.735%)  route 0.117ns (45.265%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.933ns
    Source Clock Delay      (SCD):    1.415ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=467, routed)         0.573     1.415    Update_Exponent_First_Time/Exp_F_ieee/clk_IBUF_BUFG
    SLICE_X9Y94          FDCE                                         r  Update_Exponent_First_Time/Exp_F_ieee/Q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y94          FDCE (Prop_fdce_C_Q)         0.141     1.556 r  Update_Exponent_First_Time/Exp_F_ieee/Q_reg[6]/Q
                         net (fo=1, routed)           0.117     1.673    Select_Final_Exponent/exp_u_register/Q_reg[7]_0[6]
    SLICE_X10Y94         FDCE                                         r  Select_Final_Exponent/exp_u_register/Q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=467, routed)         0.844     1.933    Select_Final_Exponent/exp_u_register/clk_IBUF_BUFG
    SLICE_X10Y94         FDCE                                         r  Select_Final_Exponent/exp_u_register/Q_reg[6]/C
                         clock pessimism             -0.480     1.452    
    SLICE_X10Y94         FDCE (Hold_fdce_C_D)         0.063     1.515    Select_Final_Exponent/exp_u_register/Q_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.515    
                         arrival time                           1.673    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 Fourth_Module/SgfShift/Q_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Fourth_Module/SgfRegister_F/Q_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.223ns  (logic 0.164ns (73.587%)  route 0.059ns (26.413%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.932ns
    Source Clock Delay      (SCD):    1.414ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=467, routed)         0.572     1.414    Fourth_Module/SgfShift/clk_IBUF_BUFG
    SLICE_X8Y92          FDCE                                         r  Fourth_Module/SgfShift/Q_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y92          FDCE (Prop_fdce_C_Q)         0.164     1.578 r  Fourth_Module/SgfShift/Q_reg[20]/Q
                         net (fo=2, routed)           0.059     1.637    Fourth_Module/SgfRegister_F/Q_reg[25]_0[20]
    SLICE_X9Y92          FDCE                                         r  Fourth_Module/SgfRegister_F/Q_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=467, routed)         0.843     1.932    Fourth_Module/SgfRegister_F/clk_IBUF_BUFG
    SLICE_X9Y92          FDCE                                         r  Fourth_Module/SgfRegister_F/Q_reg[20]/C
                         clock pessimism             -0.504     1.427    
    SLICE_X9Y92          FDCE (Hold_fdce_C_D)         0.047     1.474    Fourth_Module/SgfRegister_F/Q_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.474    
                         arrival time                           1.637    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 Fourth_Module/SgfRegister_F/Q_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Round_Resultant_Significand/Round_Sgf_N/Q_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.250ns  (logic 0.141ns (56.321%)  route 0.109ns (43.679%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.933ns
    Source Clock Delay      (SCD):    1.414ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=467, routed)         0.572     1.414    Fourth_Module/SgfRegister_F/clk_IBUF_BUFG
    SLICE_X9Y92          FDCE                                         r  Fourth_Module/SgfRegister_F/Q_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y92          FDCE (Prop_fdce_C_Q)         0.141     1.555 r  Fourth_Module/SgfRegister_F/Q_reg[19]/Q
                         net (fo=1, routed)           0.109     1.665    Round_Resultant_Significand/Round_Sgf_N/D[17]
    SLICE_X9Y93          FDCE                                         r  Round_Resultant_Significand/Round_Sgf_N/Q_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=467, routed)         0.844     1.933    Round_Resultant_Significand/Round_Sgf_N/clk_IBUF_BUFG
    SLICE_X9Y93          FDCE                                         r  Round_Resultant_Significand/Round_Sgf_N/Q_reg[17]/C
                         clock pessimism             -0.501     1.431    
    SLICE_X9Y93          FDCE (Hold_fdce_C_D)         0.070     1.501    Round_Resultant_Significand/Round_Sgf_N/Q_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.501    
                         arrival time                           1.665    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 Fourth_Module/SgfRegister_F/Q_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Round_Resultant_Significand/Round_Sgf_N/Q_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.250ns  (logic 0.141ns (56.321%)  route 0.109ns (43.679%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.933ns
    Source Clock Delay      (SCD):    1.414ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=467, routed)         0.572     1.414    Fourth_Module/SgfRegister_F/clk_IBUF_BUFG
    SLICE_X9Y92          FDCE                                         r  Fourth_Module/SgfRegister_F/Q_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y92          FDCE (Prop_fdce_C_Q)         0.141     1.555 r  Fourth_Module/SgfRegister_F/Q_reg[21]/Q
                         net (fo=1, routed)           0.109     1.665    Round_Resultant_Significand/Round_Sgf_N/D[19]
    SLICE_X9Y93          FDCE                                         r  Round_Resultant_Significand/Round_Sgf_N/Q_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=467, routed)         0.844     1.933    Round_Resultant_Significand/Round_Sgf_N/clk_IBUF_BUFG
    SLICE_X9Y93          FDCE                                         r  Round_Resultant_Significand/Round_Sgf_N/Q_reg[19]/C
                         clock pessimism             -0.501     1.431    
    SLICE_X9Y93          FDCE (Hold_fdce_C_D)         0.070     1.501    Round_Resultant_Significand/Round_Sgf_N/Q_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.501    
                         arrival time                           1.665    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 Fourth_Module/SgfRegister_F/Q_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Round_Resultant_Significand/Round_Sgf_N/Q_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.250ns  (logic 0.141ns (56.321%)  route 0.109ns (43.679%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=467, routed)         0.597     1.439    Fourth_Module/SgfRegister_F/clk_IBUF_BUFG
    SLICE_X7Y84          FDCE                                         r  Fourth_Module/SgfRegister_F/Q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y84          FDCE (Prop_fdce_C_Q)         0.141     1.580 r  Fourth_Module/SgfRegister_F/Q_reg[2]/Q
                         net (fo=1, routed)           0.109     1.690    Round_Resultant_Significand/Round_Sgf_N/D[0]
    SLICE_X7Y85          FDCE                                         r  Round_Resultant_Significand/Round_Sgf_N/Q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=467, routed)         0.867     1.956    Round_Resultant_Significand/Round_Sgf_N/clk_IBUF_BUFG
    SLICE_X7Y85          FDCE                                         r  Round_Resultant_Significand/Round_Sgf_N/Q_reg[0]/C
                         clock pessimism             -0.501     1.454    
    SLICE_X7Y85          FDCE (Hold_fdce_C_D)         0.070     1.524    Round_Resultant_Significand/Round_Sgf_N/Q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.524    
                         arrival time                           1.690    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 Fourth_Module/SgfRegister_F/Q_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Round_Resultant_Significand/Round_Sgf_N/Q_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.250ns  (logic 0.141ns (56.321%)  route 0.109ns (43.679%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.933ns
    Source Clock Delay      (SCD):    1.414ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=467, routed)         0.572     1.414    Fourth_Module/SgfRegister_F/clk_IBUF_BUFG
    SLICE_X9Y92          FDCE                                         r  Fourth_Module/SgfRegister_F/Q_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y92          FDCE (Prop_fdce_C_Q)         0.141     1.555 r  Fourth_Module/SgfRegister_F/Q_reg[20]/Q
                         net (fo=1, routed)           0.109     1.665    Round_Resultant_Significand/Round_Sgf_N/D[18]
    SLICE_X9Y93          FDCE                                         r  Round_Resultant_Significand/Round_Sgf_N/Q_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=467, routed)         0.844     1.933    Round_Resultant_Significand/Round_Sgf_N/clk_IBUF_BUFG
    SLICE_X9Y93          FDCE                                         r  Round_Resultant_Significand/Round_Sgf_N/Q_reg[18]/C
                         clock pessimism             -0.501     1.431    
    SLICE_X9Y93          FDCE (Hold_fdce_C_D)         0.066     1.497    Round_Resultant_Significand/Round_Sgf_N/Q_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.497    
                         arrival time                           1.665    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 Round_Resultant_Significand/Sgf_Ready_Reg/Q_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Select_Final_Significand/Exp_na_Reg/Q_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.141ns (53.359%)  route 0.123ns (46.641%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.932ns
    Source Clock Delay      (SCD):    1.414ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=467, routed)         0.572     1.414    Round_Resultant_Significand/Sgf_Ready_Reg/clk_IBUF_BUFG
    SLICE_X9Y91          FDCE                                         r  Round_Resultant_Significand/Sgf_Ready_Reg/Q_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y91          FDCE (Prop_fdce_C_Q)         0.141     1.555 r  Round_Resultant_Significand/Sgf_Ready_Reg/Q_reg[24]/Q
                         net (fo=24, routed)          0.123     1.679    Select_Final_Significand/Exp_na_Reg/Q_reg[24][0]
    SLICE_X10Y90         FDCE                                         r  Select_Final_Significand/Exp_na_Reg/Q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=467, routed)         0.843     1.932    Select_Final_Significand/Exp_na_Reg/clk_IBUF_BUFG
    SLICE_X10Y90         FDCE                                         r  Select_Final_Significand/Exp_na_Reg/Q_reg[0]/C
                         clock pessimism             -0.480     1.451    
    SLICE_X10Y90         FDCE (Hold_fdce_C_D)         0.059     1.510    Select_Final_Significand/Exp_na_Reg/Q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.510    
                         arrival time                           1.679    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 Round_Resultant_Significand/Sgf_Ready_Reg/Q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Select_Final_Significand/Sgf_ieee_Register/Q_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.190ns (56.223%)  route 0.148ns (43.777%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.927ns
    Source Clock Delay      (SCD):    1.411ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=467, routed)         0.569     1.411    Round_Resultant_Significand/Sgf_Ready_Reg/clk_IBUF_BUFG
    SLICE_X9Y85          FDCE                                         r  Round_Resultant_Significand/Sgf_Ready_Reg/Q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y85          FDCE (Prop_fdce_C_Q)         0.141     1.552 r  Round_Resultant_Significand/Sgf_Ready_Reg/Q_reg[3]/Q
                         net (fo=2, routed)           0.148     1.700    Select_Final_Significand/Dir_Sgf_iee/Q_reg[24][3]
    SLICE_X10Y84         LUT3 (Prop_lut3_I1_O)        0.049     1.749 r  Select_Final_Significand/Dir_Sgf_iee/Q[3]_i_1/O
                         net (fo=1, routed)           0.000     1.749    Select_Final_Significand/Sgf_ieee_Register/D[3]
    SLICE_X10Y84         FDCE                                         r  Select_Final_Significand/Sgf_ieee_Register/Q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=467, routed)         0.838     1.927    Select_Final_Significand/Sgf_ieee_Register/clk_IBUF_BUFG
    SLICE_X10Y84         FDCE                                         r  Select_Final_Significand/Sgf_ieee_Register/Q_reg[3]/C
                         clock pessimism             -0.480     1.446    
    SLICE_X10Y84         FDCE (Hold_fdce_C_D)         0.131     1.577    Select_Final_Significand/Sgf_ieee_Register/Q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.749    
  -------------------------------------------------------------------
                         slack                                  0.172    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            1.592         10.000      8.408      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X5Y86    Add_Sub_Significands/R_Sgf/Q_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X5Y88    Add_Sub_Significands/R_Sgf/Q_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X5Y88    Add_Sub_Significands/R_Sgf/Q_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X5Y89    Add_Sub_Significands/R_Sgf/Q_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X5Y89    Add_Sub_Significands/R_Sgf/Q_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X5Y89    Add_Sub_Significands/R_Sgf/Q_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X5Y89    Add_Sub_Significands/R_Sgf/Q_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X5Y90    Add_Sub_Significands/R_Sgf/Q_reg[16]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X5Y90    Add_Sub_Significands/R_Sgf/Q_reg[17]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y81    Operands_Classification/XRegister/Q_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y81    Operands_Classification/XRegister/Q_reg[4]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y81    Operands_Classification/XRegister/Q_reg[5]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y81    Operands_Classification/XRegister/Q_reg[6]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y81    Operands_Classification/XRegister/Q_reg[7]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y81    Operands_Classification/XRegister/Q_reg[8]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y81    Operands_Classification/XRegister/Q_reg[15]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y81    Operands_Classification/XRegister/Q_reg[22]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y81    Operands_Classification/XRegister/Q_reg[23]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y81    Operands_Classification/XRegister/Q_reg[26]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y88    Add_Sub_Significands/R_Sgf/Q_reg[10]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y88    Add_Sub_Significands/R_Sgf/Q_reg[11]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y89    Add_Sub_Significands/R_Sgf/Q_reg[12]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y89    Add_Sub_Significands/R_Sgf/Q_reg[13]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y89    Add_Sub_Significands/R_Sgf/Q_reg[14]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y89    Add_Sub_Significands/R_Sgf/Q_reg[15]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y90    Add_Sub_Significands/R_Sgf/Q_reg[16]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y90    Add_Sub_Significands/R_Sgf/Q_reg[17]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y90    Add_Sub_Significands/R_Sgf/Q_reg[18]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y90    Add_Sub_Significands/R_Sgf/Q_reg[19]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        5.433ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.551ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.433ns  (required time - arrival time)
  Source:                 FS_Module/FSM_sequential_state_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Round_Resultant_Significand/Sgf_Ready_Reg/Q_reg[0]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.132ns  (logic 0.438ns (10.601%)  route 3.694ns (89.399%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.323ns = ( 13.323 - 10.000 ) 
    Source Clock Delay      (SCD):    3.706ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.797     0.797 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.517     2.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.390 r  clk_IBUF_BUFG_inst/O
                         net (fo=467, routed)         1.317     3.706    FS_Module/CLK
    SLICE_X4Y91          FDCE                                         r  FS_Module/FSM_sequential_state_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y91          FDCE (Prop_fdce_C_Q)         0.341     4.047 r  FS_Module/FSM_sequential_state_reg_reg[0]/Q
                         net (fo=51, routed)          1.691     5.739    FS_Module/state_reg[0]
    SLICE_X8Y94          LUT6 (Prop_lut6_I4_O)        0.097     5.836 f  FS_Module/Q[31]_i_3__0/O
                         net (fo=110, routed)         2.002     7.838    Round_Resultant_Significand/Sgf_Ready_Reg/FSM_sequential_state_reg_reg[4]_0[0]
    SLICE_X9Y85          FDCE                                         f  Round_Resultant_Significand/Sgf_Ready_Reg/Q_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.666    10.666 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.435    12.101    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    12.173 r  clk_IBUF_BUFG_inst/O
                         net (fo=467, routed)         1.150    13.323    Round_Resultant_Significand/Sgf_Ready_Reg/clk_IBUF_BUFG
    SLICE_X9Y85          FDCE                                         r  Round_Resultant_Significand/Sgf_Ready_Reg/Q_reg[0]/C
                         clock pessimism              0.277    13.599    
                         clock uncertainty           -0.035    13.564    
    SLICE_X9Y85          FDCE (Recov_fdce_C_CLR)     -0.293    13.271    Round_Resultant_Significand/Sgf_Ready_Reg/Q_reg[0]
  -------------------------------------------------------------------
                         required time                         13.271    
                         arrival time                          -7.838    
  -------------------------------------------------------------------
                         slack                                  5.433    

Slack (MET) :             5.433ns  (required time - arrival time)
  Source:                 FS_Module/FSM_sequential_state_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Round_Resultant_Significand/Sgf_Ready_Reg/Q_reg[1]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.132ns  (logic 0.438ns (10.601%)  route 3.694ns (89.399%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.323ns = ( 13.323 - 10.000 ) 
    Source Clock Delay      (SCD):    3.706ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.797     0.797 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.517     2.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.390 r  clk_IBUF_BUFG_inst/O
                         net (fo=467, routed)         1.317     3.706    FS_Module/CLK
    SLICE_X4Y91          FDCE                                         r  FS_Module/FSM_sequential_state_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y91          FDCE (Prop_fdce_C_Q)         0.341     4.047 r  FS_Module/FSM_sequential_state_reg_reg[0]/Q
                         net (fo=51, routed)          1.691     5.739    FS_Module/state_reg[0]
    SLICE_X8Y94          LUT6 (Prop_lut6_I4_O)        0.097     5.836 f  FS_Module/Q[31]_i_3__0/O
                         net (fo=110, routed)         2.002     7.838    Round_Resultant_Significand/Sgf_Ready_Reg/FSM_sequential_state_reg_reg[4]_0[0]
    SLICE_X9Y85          FDCE                                         f  Round_Resultant_Significand/Sgf_Ready_Reg/Q_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.666    10.666 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.435    12.101    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    12.173 r  clk_IBUF_BUFG_inst/O
                         net (fo=467, routed)         1.150    13.323    Round_Resultant_Significand/Sgf_Ready_Reg/clk_IBUF_BUFG
    SLICE_X9Y85          FDCE                                         r  Round_Resultant_Significand/Sgf_Ready_Reg/Q_reg[1]/C
                         clock pessimism              0.277    13.599    
                         clock uncertainty           -0.035    13.564    
    SLICE_X9Y85          FDCE (Recov_fdce_C_CLR)     -0.293    13.271    Round_Resultant_Significand/Sgf_Ready_Reg/Q_reg[1]
  -------------------------------------------------------------------
                         required time                         13.271    
                         arrival time                          -7.838    
  -------------------------------------------------------------------
                         slack                                  5.433    

Slack (MET) :             5.433ns  (required time - arrival time)
  Source:                 FS_Module/FSM_sequential_state_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Round_Resultant_Significand/Sgf_Ready_Reg/Q_reg[2]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.132ns  (logic 0.438ns (10.601%)  route 3.694ns (89.399%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.323ns = ( 13.323 - 10.000 ) 
    Source Clock Delay      (SCD):    3.706ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.797     0.797 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.517     2.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.390 r  clk_IBUF_BUFG_inst/O
                         net (fo=467, routed)         1.317     3.706    FS_Module/CLK
    SLICE_X4Y91          FDCE                                         r  FS_Module/FSM_sequential_state_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y91          FDCE (Prop_fdce_C_Q)         0.341     4.047 r  FS_Module/FSM_sequential_state_reg_reg[0]/Q
                         net (fo=51, routed)          1.691     5.739    FS_Module/state_reg[0]
    SLICE_X8Y94          LUT6 (Prop_lut6_I4_O)        0.097     5.836 f  FS_Module/Q[31]_i_3__0/O
                         net (fo=110, routed)         2.002     7.838    Round_Resultant_Significand/Sgf_Ready_Reg/FSM_sequential_state_reg_reg[4]_0[0]
    SLICE_X9Y85          FDCE                                         f  Round_Resultant_Significand/Sgf_Ready_Reg/Q_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.666    10.666 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.435    12.101    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    12.173 r  clk_IBUF_BUFG_inst/O
                         net (fo=467, routed)         1.150    13.323    Round_Resultant_Significand/Sgf_Ready_Reg/clk_IBUF_BUFG
    SLICE_X9Y85          FDCE                                         r  Round_Resultant_Significand/Sgf_Ready_Reg/Q_reg[2]/C
                         clock pessimism              0.277    13.599    
                         clock uncertainty           -0.035    13.564    
    SLICE_X9Y85          FDCE (Recov_fdce_C_CLR)     -0.293    13.271    Round_Resultant_Significand/Sgf_Ready_Reg/Q_reg[2]
  -------------------------------------------------------------------
                         required time                         13.271    
                         arrival time                          -7.838    
  -------------------------------------------------------------------
                         slack                                  5.433    

Slack (MET) :             5.433ns  (required time - arrival time)
  Source:                 FS_Module/FSM_sequential_state_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Round_Resultant_Significand/Sgf_Ready_Reg/Q_reg[3]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.132ns  (logic 0.438ns (10.601%)  route 3.694ns (89.399%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.323ns = ( 13.323 - 10.000 ) 
    Source Clock Delay      (SCD):    3.706ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.797     0.797 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.517     2.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.390 r  clk_IBUF_BUFG_inst/O
                         net (fo=467, routed)         1.317     3.706    FS_Module/CLK
    SLICE_X4Y91          FDCE                                         r  FS_Module/FSM_sequential_state_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y91          FDCE (Prop_fdce_C_Q)         0.341     4.047 r  FS_Module/FSM_sequential_state_reg_reg[0]/Q
                         net (fo=51, routed)          1.691     5.739    FS_Module/state_reg[0]
    SLICE_X8Y94          LUT6 (Prop_lut6_I4_O)        0.097     5.836 f  FS_Module/Q[31]_i_3__0/O
                         net (fo=110, routed)         2.002     7.838    Round_Resultant_Significand/Sgf_Ready_Reg/FSM_sequential_state_reg_reg[4]_0[0]
    SLICE_X9Y85          FDCE                                         f  Round_Resultant_Significand/Sgf_Ready_Reg/Q_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.666    10.666 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.435    12.101    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    12.173 r  clk_IBUF_BUFG_inst/O
                         net (fo=467, routed)         1.150    13.323    Round_Resultant_Significand/Sgf_Ready_Reg/clk_IBUF_BUFG
    SLICE_X9Y85          FDCE                                         r  Round_Resultant_Significand/Sgf_Ready_Reg/Q_reg[3]/C
                         clock pessimism              0.277    13.599    
                         clock uncertainty           -0.035    13.564    
    SLICE_X9Y85          FDCE (Recov_fdce_C_CLR)     -0.293    13.271    Round_Resultant_Significand/Sgf_Ready_Reg/Q_reg[3]
  -------------------------------------------------------------------
                         required time                         13.271    
                         arrival time                          -7.838    
  -------------------------------------------------------------------
                         slack                                  5.433    

Slack (MET) :             5.756ns  (required time - arrival time)
  Source:                 FS_Module/FSM_sequential_state_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Add_Sub_Significands/R_Sgf/Q_reg[1]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.953ns  (logic 0.438ns (11.081%)  route 3.515ns (88.919%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.383ns = ( 13.383 - 10.000 ) 
    Source Clock Delay      (SCD):    3.706ns
    Clock Pessimism Removal (CPR):    0.295ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.797     0.797 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.517     2.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.390 r  clk_IBUF_BUFG_inst/O
                         net (fo=467, routed)         1.317     3.706    FS_Module/CLK
    SLICE_X4Y91          FDCE                                         r  FS_Module/FSM_sequential_state_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y91          FDCE (Prop_fdce_C_Q)         0.341     4.047 r  FS_Module/FSM_sequential_state_reg_reg[0]/Q
                         net (fo=51, routed)          1.691     5.739    FS_Module/state_reg[0]
    SLICE_X8Y94          LUT6 (Prop_lut6_I4_O)        0.097     5.836 f  FS_Module/Q[31]_i_3__0/O
                         net (fo=110, routed)         1.823     7.659    Add_Sub_Significands/R_Sgf/AR[1]
    SLICE_X6Y85          FDCE                                         f  Add_Sub_Significands/R_Sgf/Q_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.666    10.666 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.435    12.101    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    12.173 r  clk_IBUF_BUFG_inst/O
                         net (fo=467, routed)         1.210    13.383    Add_Sub_Significands/R_Sgf/CLK
    SLICE_X6Y85          FDCE                                         r  Add_Sub_Significands/R_Sgf/Q_reg[1]/C
                         clock pessimism              0.295    13.677    
                         clock uncertainty           -0.035    13.642    
    SLICE_X6Y85          FDCE (Recov_fdce_C_CLR)     -0.227    13.415    Add_Sub_Significands/R_Sgf/Q_reg[1]
  -------------------------------------------------------------------
                         required time                         13.415    
                         arrival time                          -7.659    
  -------------------------------------------------------------------
                         slack                                  5.756    

Slack (MET) :             5.756ns  (required time - arrival time)
  Source:                 FS_Module/FSM_sequential_state_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Add_Sub_Significands/R_Sgf/Q_reg[2]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.953ns  (logic 0.438ns (11.081%)  route 3.515ns (88.919%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.383ns = ( 13.383 - 10.000 ) 
    Source Clock Delay      (SCD):    3.706ns
    Clock Pessimism Removal (CPR):    0.295ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.797     0.797 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.517     2.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.390 r  clk_IBUF_BUFG_inst/O
                         net (fo=467, routed)         1.317     3.706    FS_Module/CLK
    SLICE_X4Y91          FDCE                                         r  FS_Module/FSM_sequential_state_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y91          FDCE (Prop_fdce_C_Q)         0.341     4.047 r  FS_Module/FSM_sequential_state_reg_reg[0]/Q
                         net (fo=51, routed)          1.691     5.739    FS_Module/state_reg[0]
    SLICE_X8Y94          LUT6 (Prop_lut6_I4_O)        0.097     5.836 f  FS_Module/Q[31]_i_3__0/O
                         net (fo=110, routed)         1.823     7.659    Add_Sub_Significands/R_Sgf/AR[1]
    SLICE_X6Y85          FDCE                                         f  Add_Sub_Significands/R_Sgf/Q_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.666    10.666 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.435    12.101    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    12.173 r  clk_IBUF_BUFG_inst/O
                         net (fo=467, routed)         1.210    13.383    Add_Sub_Significands/R_Sgf/CLK
    SLICE_X6Y85          FDCE                                         r  Add_Sub_Significands/R_Sgf/Q_reg[2]/C
                         clock pessimism              0.295    13.677    
                         clock uncertainty           -0.035    13.642    
    SLICE_X6Y85          FDCE (Recov_fdce_C_CLR)     -0.227    13.415    Add_Sub_Significands/R_Sgf/Q_reg[2]
  -------------------------------------------------------------------
                         required time                         13.415    
                         arrival time                          -7.659    
  -------------------------------------------------------------------
                         slack                                  5.756    

Slack (MET) :             5.797ns  (required time - arrival time)
  Source:                 FS_Module/FSM_sequential_state_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Operands_Classification/DmC/Q_reg[7]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.866ns  (logic 0.438ns (11.329%)  route 3.428ns (88.671%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.386ns = ( 13.386 - 10.000 ) 
    Source Clock Delay      (SCD):    3.706ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.797     0.797 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.517     2.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.390 r  clk_IBUF_BUFG_inst/O
                         net (fo=467, routed)         1.317     3.706    FS_Module/CLK
    SLICE_X4Y91          FDCE                                         r  FS_Module/FSM_sequential_state_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y91          FDCE (Prop_fdce_C_Q)         0.341     4.047 r  FS_Module/FSM_sequential_state_reg_reg[0]/Q
                         net (fo=51, routed)          1.691     5.739    FS_Module/state_reg[0]
    SLICE_X8Y94          LUT6 (Prop_lut6_I4_O)        0.097     5.836 f  FS_Module/Q[31]_i_3__0/O
                         net (fo=110, routed)         1.737     7.573    Operands_Classification/DmC/FSM_sequential_state_reg_reg[4]_0[1]
    SLICE_X2Y85          FDCE                                         f  Operands_Classification/DmC/Q_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.666    10.666 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.435    12.101    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    12.173 r  clk_IBUF_BUFG_inst/O
                         net (fo=467, routed)         1.213    13.386    Operands_Classification/DmC/clk_IBUF_BUFG
    SLICE_X2Y85          FDCE                                         r  Operands_Classification/DmC/Q_reg[7]/C
                         clock pessimism              0.277    13.662    
                         clock uncertainty           -0.035    13.627    
    SLICE_X2Y85          FDCE (Recov_fdce_C_CLR)     -0.257    13.370    Operands_Classification/DmC/Q_reg[7]
  -------------------------------------------------------------------
                         required time                         13.370    
                         arrival time                          -7.573    
  -------------------------------------------------------------------
                         slack                                  5.797    

Slack (MET) :             5.827ns  (required time - arrival time)
  Source:                 FS_Module/FSM_sequential_state_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Operands_Classification/DmC/Q_reg[6]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.866ns  (logic 0.438ns (11.329%)  route 3.428ns (88.671%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.386ns = ( 13.386 - 10.000 ) 
    Source Clock Delay      (SCD):    3.706ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.797     0.797 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.517     2.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.390 r  clk_IBUF_BUFG_inst/O
                         net (fo=467, routed)         1.317     3.706    FS_Module/CLK
    SLICE_X4Y91          FDCE                                         r  FS_Module/FSM_sequential_state_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y91          FDCE (Prop_fdce_C_Q)         0.341     4.047 r  FS_Module/FSM_sequential_state_reg_reg[0]/Q
                         net (fo=51, routed)          1.691     5.739    FS_Module/state_reg[0]
    SLICE_X8Y94          LUT6 (Prop_lut6_I4_O)        0.097     5.836 f  FS_Module/Q[31]_i_3__0/O
                         net (fo=110, routed)         1.737     7.573    Operands_Classification/DmC/FSM_sequential_state_reg_reg[4]_0[1]
    SLICE_X2Y85          FDCE                                         f  Operands_Classification/DmC/Q_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.666    10.666 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.435    12.101    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    12.173 r  clk_IBUF_BUFG_inst/O
                         net (fo=467, routed)         1.213    13.386    Operands_Classification/DmC/clk_IBUF_BUFG
    SLICE_X2Y85          FDCE                                         r  Operands_Classification/DmC/Q_reg[6]/C
                         clock pessimism              0.277    13.662    
                         clock uncertainty           -0.035    13.627    
    SLICE_X2Y85          FDCE (Recov_fdce_C_CLR)     -0.227    13.400    Operands_Classification/DmC/Q_reg[6]
  -------------------------------------------------------------------
                         required time                         13.400    
                         arrival time                          -7.573    
  -------------------------------------------------------------------
                         slack                                  5.827    

Slack (MET) :             5.887ns  (required time - arrival time)
  Source:                 FS_Module/FSM_sequential_state_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Operands_Classification/DmC/Q_reg[0]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.739ns  (logic 0.438ns (11.714%)  route 3.301ns (88.286%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.385ns = ( 13.385 - 10.000 ) 
    Source Clock Delay      (SCD):    3.706ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.797     0.797 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.517     2.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.390 r  clk_IBUF_BUFG_inst/O
                         net (fo=467, routed)         1.317     3.706    FS_Module/CLK
    SLICE_X4Y91          FDCE                                         r  FS_Module/FSM_sequential_state_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y91          FDCE (Prop_fdce_C_Q)         0.341     4.047 r  FS_Module/FSM_sequential_state_reg_reg[0]/Q
                         net (fo=51, routed)          1.691     5.739    FS_Module/state_reg[0]
    SLICE_X8Y94          LUT6 (Prop_lut6_I4_O)        0.097     5.836 f  FS_Module/Q[31]_i_3__0/O
                         net (fo=110, routed)         1.610     7.446    Operands_Classification/DmC/FSM_sequential_state_reg_reg[4]_0[1]
    SLICE_X3Y84          FDCE                                         f  Operands_Classification/DmC/Q_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.666    10.666 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.435    12.101    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    12.173 r  clk_IBUF_BUFG_inst/O
                         net (fo=467, routed)         1.212    13.385    Operands_Classification/DmC/clk_IBUF_BUFG
    SLICE_X3Y84          FDCE                                         r  Operands_Classification/DmC/Q_reg[0]/C
                         clock pessimism              0.277    13.661    
                         clock uncertainty           -0.035    13.626    
    SLICE_X3Y84          FDCE (Recov_fdce_C_CLR)     -0.293    13.333    Operands_Classification/DmC/Q_reg[0]
  -------------------------------------------------------------------
                         required time                         13.333    
                         arrival time                          -7.446    
  -------------------------------------------------------------------
                         slack                                  5.887    

Slack (MET) :             5.887ns  (required time - arrival time)
  Source:                 FS_Module/FSM_sequential_state_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Operands_Classification/DmC/Q_reg[1]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.739ns  (logic 0.438ns (11.714%)  route 3.301ns (88.286%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.385ns = ( 13.385 - 10.000 ) 
    Source Clock Delay      (SCD):    3.706ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.797     0.797 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.517     2.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.390 r  clk_IBUF_BUFG_inst/O
                         net (fo=467, routed)         1.317     3.706    FS_Module/CLK
    SLICE_X4Y91          FDCE                                         r  FS_Module/FSM_sequential_state_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y91          FDCE (Prop_fdce_C_Q)         0.341     4.047 r  FS_Module/FSM_sequential_state_reg_reg[0]/Q
                         net (fo=51, routed)          1.691     5.739    FS_Module/state_reg[0]
    SLICE_X8Y94          LUT6 (Prop_lut6_I4_O)        0.097     5.836 f  FS_Module/Q[31]_i_3__0/O
                         net (fo=110, routed)         1.610     7.446    Operands_Classification/DmC/FSM_sequential_state_reg_reg[4]_0[1]
    SLICE_X3Y84          FDCE                                         f  Operands_Classification/DmC/Q_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.666    10.666 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.435    12.101    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    12.173 r  clk_IBUF_BUFG_inst/O
                         net (fo=467, routed)         1.212    13.385    Operands_Classification/DmC/clk_IBUF_BUFG
    SLICE_X3Y84          FDCE                                         r  Operands_Classification/DmC/Q_reg[1]/C
                         clock pessimism              0.277    13.661    
                         clock uncertainty           -0.035    13.626    
    SLICE_X3Y84          FDCE (Recov_fdce_C_CLR)     -0.293    13.333    Operands_Classification/DmC/Q_reg[1]
  -------------------------------------------------------------------
                         required time                         13.333    
                         arrival time                          -7.446    
  -------------------------------------------------------------------
                         slack                                  5.887    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.551ns  (arrival time - required time)
  Source:                 FS_Module/FSM_sequential_state_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Operands_Classification/YRegister/Q_reg[28]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.524ns  (logic 0.186ns (35.482%)  route 0.338ns (64.518%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=467, routed)         0.601     1.443    FS_Module/CLK
    SLICE_X4Y93          FDCE                                         r  FS_Module/FSM_sequential_state_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.141     1.584 r  FS_Module/FSM_sequential_state_reg_reg[5]/Q
                         net (fo=41, routed)          0.190     1.774    FS_Module/state_reg[5]
    SLICE_X2Y94          LUT6 (Prop_lut6_I5_O)        0.045     1.819 f  FS_Module/Q[31]_i_2/O
                         net (fo=99, routed)          0.148     1.968    Operands_Classification/YRegister/AR[0]
    SLICE_X2Y93          FDCE                                         f  Operands_Classification/YRegister/Q_reg[28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=467, routed)         0.875     1.964    Operands_Classification/YRegister/clk_IBUF_BUFG
    SLICE_X2Y93          FDCE                                         r  Operands_Classification/YRegister/Q_reg[28]/C
                         clock pessimism             -0.480     1.483    
    SLICE_X2Y93          FDCE (Remov_fdce_C_CLR)     -0.067     1.416    Operands_Classification/YRegister/Q_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.416    
                         arrival time                           1.968    
  -------------------------------------------------------------------
                         slack                                  0.551    

Slack (MET) :             0.551ns  (arrival time - required time)
  Source:                 FS_Module/FSM_sequential_state_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Operands_Classification/YRegister/Q_reg[29]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.524ns  (logic 0.186ns (35.482%)  route 0.338ns (64.518%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=467, routed)         0.601     1.443    FS_Module/CLK
    SLICE_X4Y93          FDCE                                         r  FS_Module/FSM_sequential_state_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.141     1.584 r  FS_Module/FSM_sequential_state_reg_reg[5]/Q
                         net (fo=41, routed)          0.190     1.774    FS_Module/state_reg[5]
    SLICE_X2Y94          LUT6 (Prop_lut6_I5_O)        0.045     1.819 f  FS_Module/Q[31]_i_2/O
                         net (fo=99, routed)          0.148     1.968    Operands_Classification/YRegister/AR[0]
    SLICE_X2Y93          FDCE                                         f  Operands_Classification/YRegister/Q_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=467, routed)         0.875     1.964    Operands_Classification/YRegister/clk_IBUF_BUFG
    SLICE_X2Y93          FDCE                                         r  Operands_Classification/YRegister/Q_reg[29]/C
                         clock pessimism             -0.480     1.483    
    SLICE_X2Y93          FDCE (Remov_fdce_C_CLR)     -0.067     1.416    Operands_Classification/YRegister/Q_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.416    
                         arrival time                           1.968    
  -------------------------------------------------------------------
                         slack                                  0.551    

Slack (MET) :             0.572ns  (arrival time - required time)
  Source:                 FS_Module/FSM_sequential_state_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Operands_Classification/YRegister/Q_reg[0]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.520ns  (logic 0.186ns (35.747%)  route 0.334ns (64.254%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=467, routed)         0.601     1.443    FS_Module/CLK
    SLICE_X4Y93          FDCE                                         r  FS_Module/FSM_sequential_state_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.141     1.584 r  FS_Module/FSM_sequential_state_reg_reg[5]/Q
                         net (fo=41, routed)          0.190     1.774    FS_Module/state_reg[5]
    SLICE_X2Y94          LUT6 (Prop_lut6_I5_O)        0.045     1.819 f  FS_Module/Q[31]_i_2/O
                         net (fo=99, routed)          0.144     1.964    Operands_Classification/YRegister/AR[0]
    SLICE_X1Y94          FDCE                                         f  Operands_Classification/YRegister/Q_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=467, routed)         0.875     1.964    Operands_Classification/YRegister/clk_IBUF_BUFG
    SLICE_X1Y94          FDCE                                         r  Operands_Classification/YRegister/Q_reg[0]/C
                         clock pessimism             -0.480     1.483    
    SLICE_X1Y94          FDCE (Remov_fdce_C_CLR)     -0.092     1.391    Operands_Classification/YRegister/Q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.391    
                         arrival time                           1.964    
  -------------------------------------------------------------------
                         slack                                  0.572    

Slack (MET) :             0.572ns  (arrival time - required time)
  Source:                 FS_Module/FSM_sequential_state_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Operands_Classification/YRegister/Q_reg[13]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.520ns  (logic 0.186ns (35.747%)  route 0.334ns (64.254%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=467, routed)         0.601     1.443    FS_Module/CLK
    SLICE_X4Y93          FDCE                                         r  FS_Module/FSM_sequential_state_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.141     1.584 r  FS_Module/FSM_sequential_state_reg_reg[5]/Q
                         net (fo=41, routed)          0.190     1.774    FS_Module/state_reg[5]
    SLICE_X2Y94          LUT6 (Prop_lut6_I5_O)        0.045     1.819 f  FS_Module/Q[31]_i_2/O
                         net (fo=99, routed)          0.144     1.964    Operands_Classification/YRegister/AR[0]
    SLICE_X1Y94          FDCE                                         f  Operands_Classification/YRegister/Q_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=467, routed)         0.875     1.964    Operands_Classification/YRegister/clk_IBUF_BUFG
    SLICE_X1Y94          FDCE                                         r  Operands_Classification/YRegister/Q_reg[13]/C
                         clock pessimism             -0.480     1.483    
    SLICE_X1Y94          FDCE (Remov_fdce_C_CLR)     -0.092     1.391    Operands_Classification/YRegister/Q_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.391    
                         arrival time                           1.964    
  -------------------------------------------------------------------
                         slack                                  0.572    

Slack (MET) :             0.572ns  (arrival time - required time)
  Source:                 FS_Module/FSM_sequential_state_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Operands_Classification/YRegister/Q_reg[25]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.520ns  (logic 0.186ns (35.747%)  route 0.334ns (64.254%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=467, routed)         0.601     1.443    FS_Module/CLK
    SLICE_X4Y93          FDCE                                         r  FS_Module/FSM_sequential_state_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.141     1.584 r  FS_Module/FSM_sequential_state_reg_reg[5]/Q
                         net (fo=41, routed)          0.190     1.774    FS_Module/state_reg[5]
    SLICE_X2Y94          LUT6 (Prop_lut6_I5_O)        0.045     1.819 f  FS_Module/Q[31]_i_2/O
                         net (fo=99, routed)          0.144     1.964    Operands_Classification/YRegister/AR[0]
    SLICE_X1Y94          FDCE                                         f  Operands_Classification/YRegister/Q_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=467, routed)         0.875     1.964    Operands_Classification/YRegister/clk_IBUF_BUFG
    SLICE_X1Y94          FDCE                                         r  Operands_Classification/YRegister/Q_reg[25]/C
                         clock pessimism             -0.480     1.483    
    SLICE_X1Y94          FDCE (Remov_fdce_C_CLR)     -0.092     1.391    Operands_Classification/YRegister/Q_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.391    
                         arrival time                           1.964    
  -------------------------------------------------------------------
                         slack                                  0.572    

Slack (MET) :             0.572ns  (arrival time - required time)
  Source:                 FS_Module/FSM_sequential_state_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Operands_Classification/YRegister/Q_reg[31]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.520ns  (logic 0.186ns (35.747%)  route 0.334ns (64.254%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=467, routed)         0.601     1.443    FS_Module/CLK
    SLICE_X4Y93          FDCE                                         r  FS_Module/FSM_sequential_state_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.141     1.584 r  FS_Module/FSM_sequential_state_reg_reg[5]/Q
                         net (fo=41, routed)          0.190     1.774    FS_Module/state_reg[5]
    SLICE_X2Y94          LUT6 (Prop_lut6_I5_O)        0.045     1.819 f  FS_Module/Q[31]_i_2/O
                         net (fo=99, routed)          0.144     1.964    Operands_Classification/YRegister/AR[0]
    SLICE_X1Y94          FDCE                                         f  Operands_Classification/YRegister/Q_reg[31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=467, routed)         0.875     1.964    Operands_Classification/YRegister/clk_IBUF_BUFG
    SLICE_X1Y94          FDCE                                         r  Operands_Classification/YRegister/Q_reg[31]/C
                         clock pessimism             -0.480     1.483    
    SLICE_X1Y94          FDCE (Remov_fdce_C_CLR)     -0.092     1.391    Operands_Classification/YRegister/Q_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.391    
                         arrival time                           1.964    
  -------------------------------------------------------------------
                         slack                                  0.572    

Slack (MET) :             0.576ns  (arrival time - required time)
  Source:                 FS_Module/FSM_sequential_state_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Operands_Classification/YRegister/Q_reg[16]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.524ns  (logic 0.186ns (35.524%)  route 0.338ns (64.476%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=467, routed)         0.601     1.443    FS_Module/CLK
    SLICE_X4Y93          FDCE                                         r  FS_Module/FSM_sequential_state_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.141     1.584 r  FS_Module/FSM_sequential_state_reg_reg[5]/Q
                         net (fo=41, routed)          0.190     1.774    FS_Module/state_reg[5]
    SLICE_X2Y94          LUT6 (Prop_lut6_I5_O)        0.045     1.819 f  FS_Module/Q[31]_i_2/O
                         net (fo=99, routed)          0.148     1.967    Operands_Classification/YRegister/AR[0]
    SLICE_X0Y94          FDCE                                         f  Operands_Classification/YRegister/Q_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=467, routed)         0.875     1.964    Operands_Classification/YRegister/clk_IBUF_BUFG
    SLICE_X0Y94          FDCE                                         r  Operands_Classification/YRegister/Q_reg[16]/C
                         clock pessimism             -0.480     1.483    
    SLICE_X0Y94          FDCE (Remov_fdce_C_CLR)     -0.092     1.391    Operands_Classification/YRegister/Q_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.391    
                         arrival time                           1.967    
  -------------------------------------------------------------------
                         slack                                  0.576    

Slack (MET) :             0.576ns  (arrival time - required time)
  Source:                 FS_Module/FSM_sequential_state_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Operands_Classification/YRegister/Q_reg[19]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.524ns  (logic 0.186ns (35.524%)  route 0.338ns (64.476%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=467, routed)         0.601     1.443    FS_Module/CLK
    SLICE_X4Y93          FDCE                                         r  FS_Module/FSM_sequential_state_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.141     1.584 r  FS_Module/FSM_sequential_state_reg_reg[5]/Q
                         net (fo=41, routed)          0.190     1.774    FS_Module/state_reg[5]
    SLICE_X2Y94          LUT6 (Prop_lut6_I5_O)        0.045     1.819 f  FS_Module/Q[31]_i_2/O
                         net (fo=99, routed)          0.148     1.967    Operands_Classification/YRegister/AR[0]
    SLICE_X0Y94          FDCE                                         f  Operands_Classification/YRegister/Q_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=467, routed)         0.875     1.964    Operands_Classification/YRegister/clk_IBUF_BUFG
    SLICE_X0Y94          FDCE                                         r  Operands_Classification/YRegister/Q_reg[19]/C
                         clock pessimism             -0.480     1.483    
    SLICE_X0Y94          FDCE (Remov_fdce_C_CLR)     -0.092     1.391    Operands_Classification/YRegister/Q_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.391    
                         arrival time                           1.967    
  -------------------------------------------------------------------
                         slack                                  0.576    

Slack (MET) :             0.576ns  (arrival time - required time)
  Source:                 FS_Module/FSM_sequential_state_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Operands_Classification/YRegister/Q_reg[23]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.524ns  (logic 0.186ns (35.524%)  route 0.338ns (64.476%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=467, routed)         0.601     1.443    FS_Module/CLK
    SLICE_X4Y93          FDCE                                         r  FS_Module/FSM_sequential_state_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.141     1.584 r  FS_Module/FSM_sequential_state_reg_reg[5]/Q
                         net (fo=41, routed)          0.190     1.774    FS_Module/state_reg[5]
    SLICE_X2Y94          LUT6 (Prop_lut6_I5_O)        0.045     1.819 f  FS_Module/Q[31]_i_2/O
                         net (fo=99, routed)          0.148     1.967    Operands_Classification/YRegister/AR[0]
    SLICE_X0Y94          FDCE                                         f  Operands_Classification/YRegister/Q_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=467, routed)         0.875     1.964    Operands_Classification/YRegister/clk_IBUF_BUFG
    SLICE_X0Y94          FDCE                                         r  Operands_Classification/YRegister/Q_reg[23]/C
                         clock pessimism             -0.480     1.483    
    SLICE_X0Y94          FDCE (Remov_fdce_C_CLR)     -0.092     1.391    Operands_Classification/YRegister/Q_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.391    
                         arrival time                           1.967    
  -------------------------------------------------------------------
                         slack                                  0.576    

Slack (MET) :             0.576ns  (arrival time - required time)
  Source:                 FS_Module/FSM_sequential_state_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Operands_Classification/YRegister/Q_reg[26]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.524ns  (logic 0.186ns (35.524%)  route 0.338ns (64.476%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=467, routed)         0.601     1.443    FS_Module/CLK
    SLICE_X4Y93          FDCE                                         r  FS_Module/FSM_sequential_state_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.141     1.584 r  FS_Module/FSM_sequential_state_reg_reg[5]/Q
                         net (fo=41, routed)          0.190     1.774    FS_Module/state_reg[5]
    SLICE_X2Y94          LUT6 (Prop_lut6_I5_O)        0.045     1.819 f  FS_Module/Q[31]_i_2/O
                         net (fo=99, routed)          0.148     1.967    Operands_Classification/YRegister/AR[0]
    SLICE_X0Y94          FDCE                                         f  Operands_Classification/YRegister/Q_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=467, routed)         0.875     1.964    Operands_Classification/YRegister/clk_IBUF_BUFG
    SLICE_X0Y94          FDCE                                         r  Operands_Classification/YRegister/Q_reg[26]/C
                         clock pessimism             -0.480     1.483    
    SLICE_X0Y94          FDCE (Remov_fdce_C_CLR)     -0.092     1.391    Operands_Classification/YRegister/Q_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.391    
                         arrival time                           1.967    
  -------------------------------------------------------------------
                         slack                                  0.576    





