// Seed: 1489114766
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  input wire id_2;
  inout wire id_1;
  wire id_4;
  ;
endmodule
module module_1 #(
    parameter id_16 = 32'd61,
    parameter id_6  = 32'd96,
    parameter id_7  = 32'd74,
    parameter id_8  = 32'd1
) (
    output supply1 id_0,
    output supply0 id_1,
    input wor id_2,
    output supply0 id_3,
    input tri0 id_4,
    input tri id_5,
    input supply0 _id_6,
    input supply0 _id_7,
    input tri0 _id_8,
    input wire id_9,
    input tri id_10,
    output wor id_11,
    input tri1 id_12,
    input uwire id_13,
    output tri0 id_14,
    input wand id_15,
    input wire _id_16
    , id_22,
    input wand id_17,
    input wire id_18,
    input tri0 id_19,
    output wor id_20
);
  wire [id_7 : id_8  >=  id_6] id_23, id_24;
  module_0 modCall_1 (
      id_24,
      id_24,
      id_24
  );
  assign id_14 = (id_22[{id_16, 1}]);
endmodule
