<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="http://llhd.io/" target="_blank">moore</a></h3>
<pre class="test-passed">
description: event or operator
rc: 0 (means success: 1)
tags: 9.4.2.1
incdirs: /tmpfs/src/github/sv-tests/tests/chapter-9
top_module: 
type: parsing
mode: parsing
files: <a href="../../../tests/chapter-9/9.4.2.1--event_or_op.sv.html" target="file-frame">tests/chapter-9/9.4.2.1--event_or_op.sv</a>
defines: 
time_elapsed: 0.006s
ram usage: 10592 KB
</pre>
<pre class="log">

moore -I /tmpfs/src/github/sv-tests/tests/chapter-9 -e block_tb <a href="../../../tests/chapter-9/9.4.2.1--event_or_op.sv.html" target="file-frame">tests/chapter-9/9.4.2.1--event_or_op.sv</a>
proc %block_tb.always.74.0 (i1$ %a, i1$ %b, i1$ %c, i1$ %d) -&gt; (i1$ %out) {
init:
    %a.prb = prb i1$ %a
    %b.prb = prb i1$ %b
    %c.prb = prb i1$ %c
    %d.prb = prb i1$ %d
    wait %check, %a, %b, %c, %d
check:
    %a.prb1 = prb i1$ %a
    %impledge = neq i1 %a.prb, %a.prb1
    %b.prb1 = prb i1$ %b
    %impledge1 = neq i1 %b.prb, %b.prb1
    %event_or = or i1 %impledge, %impledge1
    %c.prb1 = prb i1$ %c
    %impledge2 = neq i1 %c.prb, %c.prb1
    %event_or1 = or i1 %event_or, %impledge2
    %d.prb1 = prb i1$ %d
    %impledge3 = neq i1 %d.prb, %d.prb1
    %event_or2 = or i1 %event_or1, %impledge3
    br %event_or2, %init, %event
event:
    %0 = or i1 %a.prb1, %b.prb1
    %1 = or i1 %c.prb1, %d.prb1
    %2 = and i1 %0, %1
    %3 = const time 0s 1e
    drv i1$ %out, %2, %3
    br %init
}

entity @block_tb () -&gt; () {
    %0 = const i1 0
    %a = sig i1 %0
    %1 = const i32 0
    %2 = sig i32 %1
    %3 = const time 0s 1d
    drv i32$ %2, %1, %3
    con i1$ %a, %2
    %b = sig i1 %0
    %4 = sig i32 %1
    drv i32$ %4, %1, %3
    con i1$ %b, %4
    %c = sig i1 %0
    %5 = sig i32 %1
    drv i32$ %5, %1, %3
    con i1$ %c, %5
    %d = sig i1 %0
    %6 = sig i32 %1
    drv i32$ %6, %1, %3
    con i1$ %d, %6
    %out = sig i1 %0
    inst %block_tb.always.74.0 (i1$ %a, i1$ %b, i1$ %c, i1$ %d) -&gt; (i1$ %out)
}

</pre>
</body>