Xilinx Platform Studio (XPS)
Xilinx EDK 9.1.02 Build EDK_J_SP2.4

Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.

At Local date and time: Mon May 11 11:23:38 2009
 xbash -q -c "cd /cygdrive/c/Baseline_9_Working_Folder/k-rtos-base-profile-task/; /usr/bin/make -f system.make swclean; exit;" started...

/usr/bin/bash: igncr: unknown option name


rm -rf ppc405_i/lib/


rm -rf ppc405_ppcjtag_chain/lib/
rm -f libgen.log
rm -f EX1_OS/executable.elf 







Done!

At Local date and time: Mon May 11 11:23:47 2009
 xbash -q -c "cd /cygdrive/c/Baseline_9_Working_Folder/k-rtos-base-profile-task/; /usr/bin/make -f system.make libs; exit;" started...

*********************************************
Creating software libraries...
*********************************************
libgen -mhs system.mhs -p xc2vp100ff1704-6  system.mss


/usr/bin/bash: igncr: unknown option name


libgen
Xilinx EDK 9.1.02 Build EDK_J_SP2.4
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.

Command Line: libgen -mhs system.mhs -p xc2vp100ff1704-6 system.mss 



Output Directory (-od)		: C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\
Part (-p)			: virtex2p

Software Specification file	: system.mss


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/ppc405_v2_00_c/data/ppc405_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_v34_v1_02_a/data/plb_v34_v2_1_0.tcl
...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_bram_if_cntlr_v1_00_b/data/plb_bram_if
_cntlr_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb2opb_bridge_v1_01_a/data/plb2opb_bridge
_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/opb_intc_v1_00_c/data/opb_intc_v2_1_0.tcl
...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/jtagppc_cntlr_v2_00_a/data/jtagppc_cntlr_v
2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_emc_v2_00_a/data/plb_emc_v2_1_0.tcl
...

Overriding IP level properties ...


INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\modified_plb_ddr
   _controller_v1_00_c\data\modified_plb_ddr_controller_v2_1_0.mpd line 50 -
   plb_ddr_controller_i (modified_plb_ddr_controller) tool is overriding
   PARAMETER C_FAMILY value to virtex2p
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 41 - bram (bram_block) tool is overriding PARAMETER C_FAMILY
   value to virtex2p
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 38 - opb_intc_i (opb_intc) tool is overriding PARAMETER C_FAMILY
   value to virtex2p
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\ppc405_v2_00_c\data\ppc405_v2_1_0.mpd
   line 45 - ppc405_ppcjtag_chain (ppc405) tcl is overriding PARAMETER
   C_ISOCM_DCR_HIGHADDR value to 0b0000010011
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\ppc405_v2_00_c\data\ppc405_v2_1_0.mpd
   line 47 - ppc405_ppcjtag_chain (ppc405) tcl is overriding PARAMETER
   C_DSOCM_DCR_HIGHADDR value to 0b0000100011
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\jtagppc_cntlr_v2_00_a\data\jtagppc_cntl
   r_v2_1_0.mpd line 35 - jtagppc_0 (jtagppc_cntlr) tool is overriding PARAMETER
   C_DEVICE value to 2vp100
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpio_v2_1_0.m
   pd line 40 - opb_gpio_0 (opb_gpio) tool is overriding PARAMETER C_FAMILY
   value to virtex2p
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_timer_v1_00_b\data\opb_timer_v2_1_0
   .mpd line 34 - opb_timer_0 (opb_timer) tool is overriding PARAMETER C_FAMILY
   value to virtex2p

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/bram_if_cntlr_v1_00_b/data/bram_if_cntlr_v
2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/emc_common_v2_00_a/data/emc_common_v2_1_0.
tcl ...


Address Map for Processor ppc405_i
  (0b0000000000-0b0011111111) plb_bus	dcr_bus
  (0b0100000000-0b0111111111) plb2opb_bridge_i	dcr_bus
  (0b1000010000-0b1000010011) ppc405_i	
  (0b1000100000-0b1000100011) ppc405_i	
  (0000000000-0x1fffffff) plb_ddr_controller_i	plb_bus
  (0x29000000-0x29ffffff) opb_gpio_0	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4c000000-0x4c00ffff) RS232_1	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4d000000-0x4dffffff) opb_intc_i	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4f000000-0x4f00ffff) ms_rst_4regs_0	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4ff00000-0x4ff03fff) opb_slave1_0	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4fff0000-0x4fffffff) opb_timer_0	plb_bus->plb2opb_bridge_i->opb_bus
  (0x50000000-0x50ffffff) plb_emc_0	plb_bus
  (0xffff0000-0xffffffff) plb_bram_if_cntlr_i	plb_bus
Address Map for Processor ppc405_ppcjtag_chain
  (0b0000010000-0b0000010011) ppc405_ppcjtag_chain	
  (0b0000100000-0b0000100011) ppc405_ppcjtag_chain	

Check platform address map ...

Overriding system level properties ...
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 41 - plb_bus (plb_v34) tool is overriding PARAMETER C_PLB_NUM_MASTERS
   value to 3
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 43 - plb_bus (plb_v34) tool is overriding PARAMETER C_PLB_MID_WIDTH
   value to 2
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 44 - plb_bus (plb_v34) tool is overriding PARAMETER C_PLB_AWIDTH value
   to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 45 - plb_bus (plb_v34) tool is overriding PARAMETER C_PLB_DWIDTH value
   to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 49 - plb_bus (plb_v34) tool is overriding PARAMETER C_DCR_AWIDTH value
   to 10
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 50 - plb_bus (plb_v34) tool is overriding PARAMETER C_DCR_DWIDTH value
   to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\modified_plb_ddr
   _controller_v1_00_c\data\modified_plb_ddr_controller_v2_1_0.mpd line 53 -
   plb_ddr_controller_i (modified_plb_ddr_controller) tool is overriding
   PARAMETER C_PLB_NUM_MASTERS value to 3
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\modified_plb_ddr
   _controller_v1_00_c\data\modified_plb_ddr_controller_v2_1_0.mpd line 54 -
   plb_ddr_controller_i (modified_plb_ddr_controller) tool is overriding
   PARAMETER C_PLB_MID_WIDTH value to 2
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\modified_plb_ddr
   _controller_v1_00_c\data\modified_plb_ddr_controller_v2_1_0.mpd line 55 -
   plb_ddr_controller_i (modified_plb_ddr_controller) tool is overriding
   PARAMETER C_PLB_AWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\modified_plb_ddr
   _controller_v1_00_c\data\modified_plb_ddr_controller_v2_1_0.mpd line 56 -
   plb_ddr_controller_i (modified_plb_ddr_controller) tool is overriding
   PARAMETER C_PLB_DWIDTH value to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\data\plb_bram
   _if_cntlr_v2_1_0.mpd line 42 - plb_bram_if_cntlr_i (plb_bram_if_cntlr) tool
   is overriding PARAMETER c_num_masters value to 3
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\data\plb_bram
   _if_cntlr_v2_1_0.mpd line 46 - plb_bram_if_cntlr_i (plb_bram_if_cntlr) tool
   is overriding PARAMETER c_plb_dwidth value to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\data\plb_bram
   _if_cntlr_v2_1_0.mpd line 47 - plb_bram_if_cntlr_i (plb_bram_if_cntlr) tool
   is overriding PARAMETER c_plb_awidth value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\data\plb_bram
   _if_cntlr_v2_1_0.mpd line 49 - plb_bram_if_cntlr_i (plb_bram_if_cntlr) tool
   is overriding PARAMETER c_plb_mid_width value to 2


INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 38 - bram (bram_block) tool is overriding PARAMETER C_PORT_DWIDTH
   value to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 39 - bram (bram_block) tool is overriding PARAMETER C_PORT_AWIDTH
   value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 40 - bram (bram_block) tool is overriding PARAMETER C_NUM_WE
   value to 8
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 48 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_PLB_AWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 49 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_PLB_DWIDTH value to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 50 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_PLB_NUM_MASTERS value to 3
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 51 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_PLB_MID_WIDTH value to 2
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 52 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 53 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 56 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_DCR_AWIDTH value to 10
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 57 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_DCR_DWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 36 - opb_bus (opb_v20) tool is overriding PARAMETER C_OPB_AWIDTH value
   to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 37 - opb_bus (opb_v20) tool is overriding PARAMETER C_OPB_DWIDTH value
   to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 38 - opb_bus (opb_v20) tool is overriding PARAMETER C_NUM_MASTERS value
   to 2
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 39 - opb_bus (opb_v20) tool is overriding PARAMETER C_NUM_SLAVES value
   to 7
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 42 - opb_intc_i (opb_intc) tool is overriding PARAMETER C_OPB_AWIDTH
   value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 43 - opb_intc_i (opb_intc) tool is overriding PARAMETER C_OPB_DWIDTH
   value to 32
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core_v2_1_0.tc
l ...
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 46 - opb_intc_i (opb_intc) tcl is overriding PARAMETER
   C_NUM_INTR_INPUTS value to 21
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core_v2_1_0.tc
l ...
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 47 - opb_intc_i (opb_intc) tcl is overriding PARAMETER C_KIND_OF_INTR
   value to 0b00000000000000000000000001000000
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core_v2_1_0.tc
l ...


INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 48 - opb_intc_i (opb_intc) tcl is overriding PARAMETER C_KIND_OF_EDGE
   value to 0b00000000000000000000000001000000
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core_v2_1_0.tc
l ...
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 49 - opb_intc_i (opb_intc) tcl is overriding PARAMETER C_KIND_OF_LVL
   value to 0b00000000000000000000000000000001
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_uartlite_v1_00_b\data\opb_uartlite_
   v2_1_0.mpd line 37 - RS232_1 (opb_uartlite) tool is overriding PARAMETER
   C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_uartlite_v1_00_b\data\opb_uartlite_
   v2_1_0.mpd line 38 - RS232_1 (opb_uartlite) tool is overriding PARAMETER
   C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\opbslave_ext_bri
   dge_v3_10_a\data\opbslave_ext_bridge_v2_1_0.mpd line 20 -
   opbslave_ext_bridge_i (opbslave_ext_bridge) tool is overriding PARAMETER
   C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\opbslave_ext_bri
   dge_v3_10_a\data\opbslave_ext_bridge_v2_1_0.mpd line 21 -
   opbslave_ext_bridge_i (opbslave_ext_bridge) tool is overriding PARAMETER
   C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\plb_psb_bridge_v
   1_00_a\data\plb_psb_bridge_v2_1_0.mpd line 87 - plb_psb_bridge_i
   (plb_psb_bridge) tool is overriding PARAMETER C_PLB_NUM_MASTERS value to 3
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\plb_psb_bridge_v
   1_00_a\data\plb_psb_bridge_v2_1_0.mpd line 88 - plb_psb_bridge_i
   (plb_psb_bridge) tool is overriding PARAMETER C_PLB_MID_WIDTH value to 2
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\plb_psb_bridge_v
   1_00_a\data\plb_psb_bridge_v2_1_0.mpd line 93 - plb_psb_bridge_i
   (plb_psb_bridge) tool is overriding PARAMETER C_PLB_AWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\plb_psb_bridge_v
   1_00_a\data\plb_psb_bridge_v2_1_0.mpd line 94 - plb_psb_bridge_i
   (plb_psb_bridge) tool is overriding PARAMETER C_PLB_DWIDTH value to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\dcr_v29_v1_00_a\data\dcr_v29_v2_1_0.mpd
   line 38 - dcr_bus (dcr_v29) tool is overriding PARAMETER C_DCR_NUM_SLAVES
   value to 2
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\dcr_v29_v1_00_a\data\dcr_v29_v2_1_0.mpd
   line 39 - dcr_bus (dcr_v29) tool is overriding PARAMETER C_DCR_AWIDTH value
   to 10
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\dcr_v29_v1_00_a\data\dcr_v29_v2_1_0.mpd
   line 40 - dcr_bus (dcr_v29) tool is overriding PARAMETER C_DCR_DWIDTH value
   to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\ms_rst_4regs_v1_
   00_a\data\ms_rst_4regs_v2_1_0.mpd line 31 - ms_rst_4regs_0 (ms_rst_4regs)
   tool is overriding PARAMETER C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\ms_rst_4regs_v1_
   00_a\data\ms_rst_4regs_v2_1_0.mpd line 32 - ms_rst_4regs_0 (ms_rst_4regs)
   tool is overriding PARAMETER C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\opb_slave1_v1_00
   _a\data\opb_slave1_v2_1_0.mpd line 31 - opb_slave1_0 (opb_slave1) tool is
   overriding PARAMETER C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\opb_slave1_v1_00
   _a\data\opb_slave1_v2_1_0.mpd line 32 - opb_slave1_0 (opb_slave1) tool is
   overriding PARAMETER C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_emc_v2_00_a\data\plb_emc_v2_1_0.mpd
   line 38 - plb_emc_0 (plb_emc) tool is overriding PARAMETER C_NUM_MASTERS
   value to 3
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_emc_v2_00_a\data\plb_emc_v2_1_0.mpd
   line 92 - plb_emc_0 (plb_emc) tool is overriding PARAMETER C_PLB_DWIDTH value
   to 64


INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_emc_v2_00_a\data\plb_emc_v2_1_0.mpd
   line 93 - plb_emc_0 (plb_emc) tool is overriding PARAMETER C_PLB_AWIDTH value
   to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_emc_v2_00_a\data\plb_emc_v2_1_0.mpd
   line 96 - plb_emc_0 (plb_emc) tool is overriding PARAMETER C_PLB_MID_WIDTH
   value to 2
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpio_v2_1_0.m
   pd line 38 - opb_gpio_0 (opb_gpio) tool is overriding PARAMETER C_OPB_AWIDTH
   value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpio_v2_1_0.m
   pd line 39 - opb_gpio_0 (opb_gpio) tool is overriding PARAMETER C_OPB_DWIDTH
   value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_timer_v1_00_b\data\opb_timer_v2_1_0
   .mpd line 41 - opb_timer_0 (opb_timer) tool is overriding PARAMETER
   C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_timer_v1_00_b\data\opb_timer_v2_1_0
   .mpd line 42 - opb_timer_0 (opb_timer) tool is overriding PARAMETER
   C_OPB_DWIDTH value to 32

Running system level Update ...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core_v2_1_0.tc
l ...

Check platform configuration ...
INFO:MDT - IPNAME:modified_plb_ddr_controller INSTANCE:plb_ddr_controller_i -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs line 143 -
   An example UCF for this core is available and must be modified for use in the
   system. Please refer to the EDK Getting Started guide for the location of
   this file.
IPNAME:plb_v34 INSTANCE:plb_bus -
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs line 129 - 3
master(s) : 5 slave(s)
IPNAME:opb_v20 INSTANCE:opb_bus -
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs line 205 - 2
master(s) : 7 slave(s)
IPNAME:dcr_v29 INSTANCE:dcr_bus -
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs line 338 - 1
master(s) : 2 slave(s)

Check port drivers...



Performing Clock DRCs...

WARNING:MDT - No Top-level Input clock for the design. 


INFO:MDT - The following PARAMETERs of os uCOS-II are ignored as their category
   selection PARAMETER uC-Probe is set to "false" in MSS 
WARNING:MDT - C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mss
   line 20 - Ignoring PARAMETER uC-Probe  ...
WARNING:MDT - C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mss
   line 53 - PARAMETER use_dcr is deprecated !. The parameter USE_DCR for the
   intc driver has been deprecated.  Any reference to this parameter in the MSS
   file will be ignored..
   To avoid seeing this Warning again, please remove PARAMETER use_dcr.
INFO:MDT - List of peripherals addressable from processor instance ppc405_i : 
  - plb_bus
  - plb2opb_bridge_i
  - plb_ddr_controller_i
WARNING:MDT - C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs
   line 143 - No Driver Found for instance plb_ddr_controller_i. To avoid seeing
   this warning, assign the appropriate driver or driver "generic 1.00.a " to
   instance plb_ddr_controller_i

  - plb_bram_if_cntlr_i
WARNING:MDT - C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs
   line 169 - No Driver Found for instance plb_bram_if_cntlr_i. To avoid seeing
   this warning, assign the appropriate driver or driver "generic 1.00.a " to
   instance plb_bram_if_cntlr_i

  - opb_bus
  - opb_gpio_0
  - opb_intc_i
  - RS232_1
  - ms_rst_4regs_0
  - opb_slave1_0
  - opb_timer_0
  - plb_psb_bridge_i
WARNING:MDT - C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs
   line 306 - No Driver Found for instance plb_psb_bridge_i. To avoid seeing
   this warning, assign the appropriate driver or driver "generic 1.00.a " to
   instance plb_psb_bridge_i

  - plb_emc_0
INFO:MDT - List of peripherals addressable from processor instance
   ppc405_ppcjtag_chain : 

Building Directory Structure for ppc405_i



Generating platform libraries and device drivers ...

Running CopyFiles ...

Copying files for os uCOS-II_v2_86_a from
C:\edk_user_repository\Micrium\bsp\uCOS-II_v2_86_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\uCOS-II_v2
_86_a\ ...



Copying files for driver plbarb_v1_01_a from
C:\EDK\sw\XilinxProcessorIPLib\drivers\plbarb_v1_01_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\plbarb_v1_
01_a\ ...



Copying files for driver plb2opb_v1_00_a from
C:\EDK\sw\XilinxProcessorIPLib\drivers\plb2opb_v1_00_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\plb2opb_v1
_00_a\ ...



Copying files for driver opbarb_v1_02_a from
C:\EDK\sw\XilinxProcessorIPLib\drivers\opbarb_v1_02_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\opbarb_v1_
02_a\ ...



Copying files for driver gpio_v2_01_a from
C:\EDK\sw\XilinxProcessorIPLib\drivers\gpio_v2_01_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\gpio_v2_01
_a\ ...



Copying files for driver intc_v1_00_c from
C:\EDK\sw\XilinxProcessorIPLib\drivers\intc_v1_00_c\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\intc_v1_00
_c\ ...



Copying files for driver uartlite_v1_01_a from
C:\EDK\sw\XilinxProcessorIPLib\drivers\uartlite_v1_01_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\uartlite_v
1_01_a\ ...



Copying files for driver ms_rst_4regs_v1_00_a from
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\drivers\ms_rst_4regs_v1_00
_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\ms_rst_4re
gs_v1_00_a\ ...



Copying files for driver opb_slave1_v1_00_a from
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\drivers\opb_slave1_v1_00_a
\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\opb_slave1
_v1_00_a\ ...



Copying files for driver tmrctr_v1_00_b from
C:\EDK\sw\XilinxProcessorIPLib\drivers\tmrctr_v1_00_b\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\tmrctr_v1_
00_b\ ...



Copying files for driver cpu_ppc405_v1_00_a from
C:\EDK\sw\XilinxProcessorIPLib\drivers\cpu_ppc405_v1_00_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\cpu_ppc405
_v1_00_a\ ...



Running DRCs for OSes, Drivers and Libraries ... 
uC/OS-II DRC ...



Running generate for OS'es, Drivers and Libraries ... 



Running post_generate for OS'es, Drivers and Libraries ... 

Running make for Drivers and Libraries ... 

Configuring make for target include using:

make -s include "COMPILER=powerpc-eabi-gcc" "ARCHIVER=powerpc-eabi-ar"
"COMPILER_FLAGS= -O2 -c" "EXTRA_COMPILER_FLAGS=-g" 



Configuring make for target libs using:

make -s libs "COMPILER=powerpc-eabi-gcc" "ARCHIVER=powerpc-eabi-ar"
"COMPILER_FLAGS= -O2 -c" "EXTRA_COMPILER_FLAGS=-g" 
Compiling common


powerpc-eabi-ar: creating ../../../lib/libxil.a


Compiling ipif


Compiling bsp


os_core.c: In function 'OSInit':
os_core.c:559: error: 'test' undeclared (first use in this function)
os_core.c:559: error: (Each undeclared identifier is reported only once
os_core.c:559: error: for each function it appears in.)
os_core.c: In function 'OS_InitHW':
os_core.c:1450: error: 'PrioHRdy' undeclared (first use in this function)


Compiling plb_arbiter


make[1]: *** [standalone_libs] Error 1


Compiling plb_to_opb


Compiling opbarb


Compiling gpio


Compiling intc


Compiling uartlite


Compiling ms_rst_4regs


Compiling opb_slave1


Compiling tmrctr


Compiling cpu_ppc405


ERROR:MDT -  make failed for target "libs" 
ERROR:MDT - Error while running "make" for processor ppc405_i...


make: *** [ppc405_i/lib/libxil.a] Error 2




Done!

At Local date and time: Mon May 11 11:26:34 2009
 xbash -q -c "cd /cygdrive/c/Baseline_9_Working_Folder/k-rtos-base-profile-task/; /usr/bin/make -f system.make swclean; exit;" started...

rm -rf ppc405_i/lib/
rm -rf ppc405_ppcjtag_chain/lib/


/usr/bin/bash: igncr: unknown option name


rm -f libgen.log
rm -f EX1_OS/executable.elf 





Done!

At Local date and time: Mon May 11 11:26:41 2009
 xbash -q -c "cd /cygdrive/c/Baseline_9_Working_Folder/k-rtos-base-profile-task/; /usr/bin/make -f system.make libs; exit;" started...

*********************************************
Creating software libraries...
*********************************************
libgen -mhs system.mhs -p xc2vp100ff1704-6  system.mss


/usr/bin/bash: igncr: unknown option name


libgen
Xilinx EDK 9.1.02 Build EDK_J_SP2.4
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.

Command Line: libgen -mhs system.mhs -p xc2vp100ff1704-6 system.mss 



Output Directory (-od)		: C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\
Part (-p)			: virtex2p

Software Specification file	: system.mss


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/ppc405_v2_00_c/data/ppc405_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_v34_v1_02_a/data/plb_v34_v2_1_0.tcl
...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_bram_if_cntlr_v1_00_b/data/plb_bram_if
_cntlr_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb2opb_bridge_v1_01_a/data/plb2opb_bridge
_v2_1_0.tcl ...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/opb_intc_v1_00_c/data/opb_intc_v2_1_0.tcl
...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/jtagppc_cntlr_v2_00_a/data/jtagppc_cntlr_v
2_1_0.tcl ...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_emc_v2_00_a/data/plb_emc_v2_1_0.tcl
...

Overriding IP level properties ...
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\modified_plb_ddr
   _controller_v1_00_c\data\modified_plb_ddr_controller_v2_1_0.mpd line 50 -
   plb_ddr_controller_i (modified_plb_ddr_controller) tool is overriding
   PARAMETER C_FAMILY value to virtex2p
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 41 - bram (bram_block) tool is overriding PARAMETER C_FAMILY
   value to virtex2p
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 38 - opb_intc_i (opb_intc) tool is overriding PARAMETER C_FAMILY
   value to virtex2p


INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\ppc405_v2_00_c\data\ppc405_v2_1_0.mpd
   line 45 - ppc405_ppcjtag_chain (ppc405) tcl is overriding PARAMETER
   C_ISOCM_DCR_HIGHADDR value to 0b0000010011
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\ppc405_v2_00_c\data\ppc405_v2_1_0.mpd
   line 47 - ppc405_ppcjtag_chain (ppc405) tcl is overriding PARAMETER
   C_DSOCM_DCR_HIGHADDR value to 0b0000100011
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\jtagppc_cntlr_v2_00_a\data\jtagppc_cntl
   r_v2_1_0.mpd line 35 - jtagppc_0 (jtagppc_cntlr) tool is overriding PARAMETER
   C_DEVICE value to 2vp100
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpio_v2_1_0.m
   pd line 40 - opb_gpio_0 (opb_gpio) tool is overriding PARAMETER C_FAMILY
   value to virtex2p
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_timer_v1_00_b\data\opb_timer_v2_1_0
   .mpd line 34 - opb_timer_0 (opb_timer) tool is overriding PARAMETER C_FAMILY
   value to virtex2p

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/bram_if_cntlr_v1_00_b/data/bram_if_cntlr_v
2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/emc_common_v2_00_a/data/emc_common_v2_1_0.
tcl ...


Address Map for Processor ppc405_i
  (0b0000000000-0b0011111111) plb_bus	dcr_bus
  (0b0100000000-0b0111111111) plb2opb_bridge_i	dcr_bus
  (0b1000010000-0b1000010011) ppc405_i	
  (0b1000100000-0b1000100011) ppc405_i	
  (0000000000-0x1fffffff) plb_ddr_controller_i	plb_bus
  (0x29000000-0x29ffffff) opb_gpio_0	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4c000000-0x4c00ffff) RS232_1	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4d000000-0x4dffffff) opb_intc_i	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4f000000-0x4f00ffff) ms_rst_4regs_0	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4ff00000-0x4ff03fff) opb_slave1_0	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4fff0000-0x4fffffff) opb_timer_0	plb_bus->plb2opb_bridge_i->opb_bus
  (0x50000000-0x50ffffff) plb_emc_0	plb_bus
  (0xffff0000-0xffffffff) plb_bram_if_cntlr_i	plb_bus
Address Map for Processor ppc405_ppcjtag_chain
  (0b0000010000-0b0000010011) ppc405_ppcjtag_chain	
  (0b0000100000-0b0000100011) ppc405_ppcjtag_chain	

Check platform address map ...

Overriding system level properties ...
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 41 - plb_bus (plb_v34) tool is overriding PARAMETER C_PLB_NUM_MASTERS
   value to 3
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 43 - plb_bus (plb_v34) tool is overriding PARAMETER C_PLB_MID_WIDTH
   value to 2
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 44 - plb_bus (plb_v34) tool is overriding PARAMETER C_PLB_AWIDTH value
   to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 45 - plb_bus (plb_v34) tool is overriding PARAMETER C_PLB_DWIDTH value
   to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 49 - plb_bus (plb_v34) tool is overriding PARAMETER C_DCR_AWIDTH value
   to 10
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 50 - plb_bus (plb_v34) tool is overriding PARAMETER C_DCR_DWIDTH value
   to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\modified_plb_ddr
   _controller_v1_00_c\data\modified_plb_ddr_controller_v2_1_0.mpd line 53 -
   plb_ddr_controller_i (modified_plb_ddr_controller) tool is overriding
   PARAMETER C_PLB_NUM_MASTERS value to 3
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\modified_plb_ddr
   _controller_v1_00_c\data\modified_plb_ddr_controller_v2_1_0.mpd line 54 -
   plb_ddr_controller_i (modified_plb_ddr_controller) tool is overriding
   PARAMETER C_PLB_MID_WIDTH value to 2
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\modified_plb_ddr
   _controller_v1_00_c\data\modified_plb_ddr_controller_v2_1_0.mpd line 55 -
   plb_ddr_controller_i (modified_plb_ddr_controller) tool is overriding
   PARAMETER C_PLB_AWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\modified_plb_ddr
   _controller_v1_00_c\data\modified_plb_ddr_controller_v2_1_0.mpd line 56 -
   plb_ddr_controller_i (modified_plb_ddr_controller) tool is overriding
   PARAMETER C_PLB_DWIDTH value to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\data\plb_bram
   _if_cntlr_v2_1_0.mpd line 42 - plb_bram_if_cntlr_i (plb_bram_if_cntlr) tool
   is overriding PARAMETER c_num_masters value to 3
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\data\plb_bram
   _if_cntlr_v2_1_0.mpd line 46 - plb_bram_if_cntlr_i (plb_bram_if_cntlr) tool
   is overriding PARAMETER c_plb_dwidth value to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\data\plb_bram
   _if_cntlr_v2_1_0.mpd line 47 - plb_bram_if_cntlr_i (plb_bram_if_cntlr) tool
   is overriding PARAMETER c_plb_awidth value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\data\plb_bram
   _if_cntlr_v2_1_0.mpd line 49 - plb_bram_if_cntlr_i (plb_bram_if_cntlr) tool
   is overriding PARAMETER c_plb_mid_width value to 2


INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 38 - bram (bram_block) tool is overriding PARAMETER C_PORT_DWIDTH
   value to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 39 - bram (bram_block) tool is overriding PARAMETER C_PORT_AWIDTH
   value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 40 - bram (bram_block) tool is overriding PARAMETER C_NUM_WE
   value to 8
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 48 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_PLB_AWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 49 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_PLB_DWIDTH value to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 50 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_PLB_NUM_MASTERS value to 3
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 51 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_PLB_MID_WIDTH value to 2
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 52 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 53 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 56 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_DCR_AWIDTH value to 10
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 57 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_DCR_DWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 36 - opb_bus (opb_v20) tool is overriding PARAMETER C_OPB_AWIDTH value
   to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 37 - opb_bus (opb_v20) tool is overriding PARAMETER C_OPB_DWIDTH value
   to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 38 - opb_bus (opb_v20) tool is overriding PARAMETER C_NUM_MASTERS value
   to 2
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 39 - opb_bus (opb_v20) tool is overriding PARAMETER C_NUM_SLAVES value
   to 7
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 42 - opb_intc_i (opb_intc) tool is overriding PARAMETER C_OPB_AWIDTH
   value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 43 - opb_intc_i (opb_intc) tool is overriding PARAMETER C_OPB_DWIDTH
   value to 32
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core_v2_1_0.tc
l ...
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 46 - opb_intc_i (opb_intc) tcl is overriding PARAMETER
   C_NUM_INTR_INPUTS value to 21
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core_v2_1_0.tc
l ...
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 47 - opb_intc_i (opb_intc) tcl is overriding PARAMETER C_KIND_OF_INTR
   value to 0b00000000000000000000000001000000
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core_v2_1_0.tc
l ...


INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 48 - opb_intc_i (opb_intc) tcl is overriding PARAMETER C_KIND_OF_EDGE
   value to 0b00000000000000000000000001000000
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core_v2_1_0.tc
l ...
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 49 - opb_intc_i (opb_intc) tcl is overriding PARAMETER C_KIND_OF_LVL
   value to 0b00000000000000000000000000000001
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_uartlite_v1_00_b\data\opb_uartlite_
   v2_1_0.mpd line 37 - RS232_1 (opb_uartlite) tool is overriding PARAMETER
   C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_uartlite_v1_00_b\data\opb_uartlite_
   v2_1_0.mpd line 38 - RS232_1 (opb_uartlite) tool is overriding PARAMETER
   C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\opbslave_ext_bri
   dge_v3_10_a\data\opbslave_ext_bridge_v2_1_0.mpd line 20 -
   opbslave_ext_bridge_i (opbslave_ext_bridge) tool is overriding PARAMETER
   C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\opbslave_ext_bri
   dge_v3_10_a\data\opbslave_ext_bridge_v2_1_0.mpd line 21 -
   opbslave_ext_bridge_i (opbslave_ext_bridge) tool is overriding PARAMETER
   C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\plb_psb_bridge_v
   1_00_a\data\plb_psb_bridge_v2_1_0.mpd line 87 - plb_psb_bridge_i
   (plb_psb_bridge) tool is overriding PARAMETER C_PLB_NUM_MASTERS value to 3
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\plb_psb_bridge_v
   1_00_a\data\plb_psb_bridge_v2_1_0.mpd line 88 - plb_psb_bridge_i
   (plb_psb_bridge) tool is overriding PARAMETER C_PLB_MID_WIDTH value to 2
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\plb_psb_bridge_v
   1_00_a\data\plb_psb_bridge_v2_1_0.mpd line 93 - plb_psb_bridge_i
   (plb_psb_bridge) tool is overriding PARAMETER C_PLB_AWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\plb_psb_bridge_v
   1_00_a\data\plb_psb_bridge_v2_1_0.mpd line 94 - plb_psb_bridge_i
   (plb_psb_bridge) tool is overriding PARAMETER C_PLB_DWIDTH value to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\dcr_v29_v1_00_a\data\dcr_v29_v2_1_0.mpd
   line 38 - dcr_bus (dcr_v29) tool is overriding PARAMETER C_DCR_NUM_SLAVES
   value to 2
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\dcr_v29_v1_00_a\data\dcr_v29_v2_1_0.mpd
   line 39 - dcr_bus (dcr_v29) tool is overriding PARAMETER C_DCR_AWIDTH value
   to 10
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\dcr_v29_v1_00_a\data\dcr_v29_v2_1_0.mpd
   line 40 - dcr_bus (dcr_v29) tool is overriding PARAMETER C_DCR_DWIDTH value
   to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\ms_rst_4regs_v1_
   00_a\data\ms_rst_4regs_v2_1_0.mpd line 31 - ms_rst_4regs_0 (ms_rst_4regs)
   tool is overriding PARAMETER C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\ms_rst_4regs_v1_
   00_a\data\ms_rst_4regs_v2_1_0.mpd line 32 - ms_rst_4regs_0 (ms_rst_4regs)
   tool is overriding PARAMETER C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\opb_slave1_v1_00
   _a\data\opb_slave1_v2_1_0.mpd line 31 - opb_slave1_0 (opb_slave1) tool is
   overriding PARAMETER C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\opb_slave1_v1_00
   _a\data\opb_slave1_v2_1_0.mpd line 32 - opb_slave1_0 (opb_slave1) tool is
   overriding PARAMETER C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_emc_v2_00_a\data\plb_emc_v2_1_0.mpd
   line 38 - plb_emc_0 (plb_emc) tool is overriding PARAMETER C_NUM_MASTERS
   value to 3
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_emc_v2_00_a\data\plb_emc_v2_1_0.mpd
   line 92 - plb_emc_0 (plb_emc) tool is overriding PARAMETER C_PLB_DWIDTH value
   to 64


INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_emc_v2_00_a\data\plb_emc_v2_1_0.mpd
   line 93 - plb_emc_0 (plb_emc) tool is overriding PARAMETER C_PLB_AWIDTH value
   to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_emc_v2_00_a\data\plb_emc_v2_1_0.mpd
   line 96 - plb_emc_0 (plb_emc) tool is overriding PARAMETER C_PLB_MID_WIDTH
   value to 2
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpio_v2_1_0.m
   pd line 38 - opb_gpio_0 (opb_gpio) tool is overriding PARAMETER C_OPB_AWIDTH
   value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpio_v2_1_0.m
   pd line 39 - opb_gpio_0 (opb_gpio) tool is overriding PARAMETER C_OPB_DWIDTH
   value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_timer_v1_00_b\data\opb_timer_v2_1_0
   .mpd line 41 - opb_timer_0 (opb_timer) tool is overriding PARAMETER
   C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_timer_v1_00_b\data\opb_timer_v2_1_0
   .mpd line 42 - opb_timer_0 (opb_timer) tool is overriding PARAMETER
   C_OPB_DWIDTH value to 32

Running system level Update ...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core_v2_1_0.tc
l ...

Check platform configuration ...
INFO:MDT - IPNAME:modified_plb_ddr_controller INSTANCE:plb_ddr_controller_i -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs line 143 -
   An example UCF for this core is available and must be modified for use in the
   system. Please refer to the EDK Getting Started guide for the location of
   this file.
IPNAME:plb_v34 INSTANCE:plb_bus -
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs line 129 - 3
master(s) : 5 slave(s)
IPNAME:opb_v20 INSTANCE:opb_bus -
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs line 205 - 2
master(s) : 7 slave(s)
IPNAME:dcr_v29 INSTANCE:dcr_bus -
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs line 338 - 1
master(s) : 2 slave(s)

Check port drivers...



Performing Clock DRCs...

WARNING:MDT - No Top-level Input clock for the design. 


INFO:MDT - The following PARAMETERs of os uCOS-II are ignored as their category
   selection PARAMETER uC-Probe is set to "false" in MSS 
WARNING:MDT - C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mss
   line 20 - Ignoring PARAMETER uC-Probe  ...
WARNING:MDT - C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mss
   line 53 - PARAMETER use_dcr is deprecated !. The parameter USE_DCR for the
   intc driver has been deprecated.  Any reference to this parameter in the MSS
   file will be ignored..
   To avoid seeing this Warning again, please remove PARAMETER use_dcr.
INFO:MDT - List of peripherals addressable from processor instance ppc405_i : 
  - plb_bus
  - plb2opb_bridge_i
  - plb_ddr_controller_i
WARNING:MDT - C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs
   line 143 - No Driver Found for instance plb_ddr_controller_i. To avoid seeing
   this warning, assign the appropriate driver or driver "generic 1.00.a " to
   instance plb_ddr_controller_i

  - plb_bram_if_cntlr_i
WARNING:MDT - C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs
   line 169 - No Driver Found for instance plb_bram_if_cntlr_i. To avoid seeing
   this warning, assign the appropriate driver or driver "generic 1.00.a " to
   instance plb_bram_if_cntlr_i

  - opb_bus
  - opb_gpio_0
  - opb_intc_i
  - RS232_1
  - ms_rst_4regs_0
  - opb_slave1_0
  - opb_timer_0
  - plb_psb_bridge_i
WARNING:MDT - C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs
   line 306 - No Driver Found for instance plb_psb_bridge_i. To avoid seeing
   this warning, assign the appropriate driver or driver "generic 1.00.a " to
   instance plb_psb_bridge_i

  - plb_emc_0
INFO:MDT - List of peripherals addressable from processor instance
   ppc405_ppcjtag_chain : 

Building Directory Structure for ppc405_i



Generating platform libraries and device drivers ...

Running CopyFiles ...

Copying files for os uCOS-II_v2_86_a from
C:\edk_user_repository\Micrium\bsp\uCOS-II_v2_86_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\uCOS-II_v2
_86_a\ ...



Copying files for driver plbarb_v1_01_a from
C:\EDK\sw\XilinxProcessorIPLib\drivers\plbarb_v1_01_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\plbarb_v1_
01_a\ ...



Copying files for driver plb2opb_v1_00_a from
C:\EDK\sw\XilinxProcessorIPLib\drivers\plb2opb_v1_00_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\plb2opb_v1
_00_a\ ...



Copying files for driver opbarb_v1_02_a from
C:\EDK\sw\XilinxProcessorIPLib\drivers\opbarb_v1_02_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\opbarb_v1_
02_a\ ...



Copying files for driver gpio_v2_01_a from
C:\EDK\sw\XilinxProcessorIPLib\drivers\gpio_v2_01_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\gpio_v2_01
_a\ ...



Copying files for driver intc_v1_00_c from
C:\EDK\sw\XilinxProcessorIPLib\drivers\intc_v1_00_c\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\intc_v1_00
_c\ ...



Copying files for driver uartlite_v1_01_a from
C:\EDK\sw\XilinxProcessorIPLib\drivers\uartlite_v1_01_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\uartlite_v
1_01_a\ ...



Copying files for driver ms_rst_4regs_v1_00_a from
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\drivers\ms_rst_4regs_v1_00
_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\ms_rst_4re
gs_v1_00_a\ ...



Copying files for driver opb_slave1_v1_00_a from
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\drivers\opb_slave1_v1_00_a
\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\opb_slave1
_v1_00_a\ ...



Copying files for driver tmrctr_v1_00_b from
C:\EDK\sw\XilinxProcessorIPLib\drivers\tmrctr_v1_00_b\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\tmrctr_v1_
00_b\ ...



Copying files for driver cpu_ppc405_v1_00_a from
C:\EDK\sw\XilinxProcessorIPLib\drivers\cpu_ppc405_v1_00_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\cpu_ppc405
_v1_00_a\ ...



Running DRCs for OSes, Drivers and Libraries ... 


uC/OS-II DRC ...

Running generate for OS'es, Drivers and Libraries ... 



Running post_generate for OS'es, Drivers and Libraries ... 

Running make for Drivers and Libraries ... 

Configuring make for target include using:

make -s include "COMPILER=powerpc-eabi-gcc" "ARCHIVER=powerpc-eabi-ar"
"COMPILER_FLAGS= -O2 -c" "EXTRA_COMPILER_FLAGS=-g" 



Configuring make for target libs using:

make -s libs "COMPILER=powerpc-eabi-gcc" "ARCHIVER=powerpc-eabi-ar"
"COMPILER_FLAGS= -O2 -c" "EXTRA_COMPILER_FLAGS=-g" 
Compiling common


powerpc-eabi-ar: creating ../../../lib/libxil.a


Compiling ipif


Compiling bsp


Compiling plb_arbiter


Compiling plb_to_opb


Compiling opbarb


Compiling gpio


Compiling intc


Compiling uartlite


Compiling ms_rst_4regs


Compiling opb_slave1


Compiling tmrctr


Compiling cpu_ppc405



Libraries generated in
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\lib\ directory

Running execs_generate for OS'es, Drivers and Libraries ... 

Building Directory Structure for ppc405_ppcjtag_chain



Generating platform libraries and device drivers ...

Running CopyFiles ...

Copying files for os standalone_v1_00_a from
C:\EDK\sw\lib\bsp\standalone_v1_00_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_ppcjtag_chain\libsr
c\standalone_v1_00_a\ ...



Copying files for driver cpu_ppc405_v1_00_a from
C:\EDK\sw\XilinxProcessorIPLib\drivers\cpu_ppc405_v1_00_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_ppcjtag_chain\libsr
c\cpu_ppc405_v1_00_a\ ...



Running DRCs for OSes, Drivers and Libraries ... 



Running generate for OS'es, Drivers and Libraries ... 

Running post_generate for OS'es, Drivers and Libraries ... 

Running make for Drivers and Libraries ... 

Configuring make for target include using:

make -s include "COMPILER=powerpc-eabi-gcc" "ARCHIVER=powerpc-eabi-ar"
"COMPILER_FLAGS= -O2 -c" "EXTRA_COMPILER_FLAGS=-g" 



Configuring make for target libs using:

make -s libs "COMPILER=powerpc-eabi-gcc" "ARCHIVER=powerpc-eabi-ar"
"COMPILER_FLAGS= -O2 -c" "EXTRA_COMPILER_FLAGS=-g" 
Compiling common


powerpc-eabi-ar: creating ../../../lib/libxil.a


Compiling bsp


Compiling cpu_ppc405



Libraries generated in
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_ppcjtag_chain\lib\
directory

Running execs_generate for OS'es, Drivers and Libraries ... 

LibGen Done. 




Done!

At Local date and time: Mon May 11 11:27:12 2009
 xbash -q -c "cd /cygdrive/c/Baseline_9_Working_Folder/k-rtos-base-profile-task/; /usr/bin/make -f system.make program; exit;" started...

powerpc-eabi-gcc -O2 C:/Micrium/SOFTWARE/EvalBoards/Amirix/AP1000/GNU/EX1_OS/app.c  -o EX1_OS/executable.elf \
      -g    -I./ppc405_i/include/  -L./ppc405_i/lib/  \
  


/usr/bin/bash: igncr: unknown option name


powerpc-eabi-size EX1_OS/executable.elf 
   text	   data	    bss	    dec	    hex	filename
  35806	    508	  11992	  48306	   bcb2	EX1_OS/executable.elf





Done!

At Local date and time: Mon May 11 11:27:21 2009
 xbash -q -c "cd /cygdrive/c/Baseline_9_Working_Folder/k-rtos-base-profile-task/; /usr/bin/make -f system.make hwclean; exit;" started...

rm -f implementation/system.ngc
rm -f platgen.log
rm -f implementation/system.bmm
rm -f implementation/system.bit
rm -f implementation/system.ncd
rm -f implementation/system_bd.bmm 
rm -rf implementation synthesis xst hdl


/usr/bin/bash: igncr: unknown option name


rm -rf xst.srp system.srp




Done!

At Local date and time: Mon May 11 11:27:28 2009
 xbash -q -c "cd /cygdrive/c/Baseline_9_Working_Folder/k-rtos-base-profile-task/; /usr/bin/make -f system.make bits; exit;" started...

/usr/bin/bash: igncr: unknown option name


****************************************************
Creating system netlist for hardware specification..
****************************************************
platgen -p xc2vp100ff1704-6 -lang vhdl   system.mhs



Release Xilinx EDK 9.1.02 - platgen EDK_J_SP2.4
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.




Command Line: platgen -p xc2vp100ff1704-6 -lang vhdl system.mhs 

Parse system.mhs ...

Read MPD definitions ...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/ppc405_v2_00_c/data/ppc405_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_v34_v1_02_a/data/plb_v34_v2_1_0.tcl
...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_bram_if_cntlr_v1_00_b/data/plb_bram_if
_cntlr_v2_1_0.tcl ...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb2opb_bridge_v1_01_a/data/plb2opb_bridge
_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/opb_intc_v1_00_c/data/opb_intc_v2_1_0.tcl
...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/jtagppc_cntlr_v2_00_a/data/jtagppc_cntlr_v
2_1_0.tcl ...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_emc_v2_00_a/data/plb_emc_v2_1_0.tcl
...

Overriding IP level properties ...
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\modified_plb_ddr
   _controller_v1_00_c\data\modified_plb_ddr_controller_v2_1_0.mpd line 50 -
   plb_ddr_controller_i (modified_plb_ddr_controller) tool is overriding
   PARAMETER C_FAMILY value to virtex2p
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 41 - bram (bram_block) tool is overriding PARAMETER C_FAMILY
   value to virtex2p
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 38 - opb_intc_i (opb_intc) tool is overriding PARAMETER C_FAMILY
   value to virtex2p


INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\ppc405_v2_00_c\data\ppc405_v2_1_0.mpd
   line 45 - ppc405_ppcjtag_chain (ppc405) tcl is overriding PARAMETER
   C_ISOCM_DCR_HIGHADDR value to 0b0000010011
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\ppc405_v2_00_c\data\ppc405_v2_1_0.mpd
   line 47 - ppc405_ppcjtag_chain (ppc405) tcl is overriding PARAMETER
   C_DSOCM_DCR_HIGHADDR value to 0b0000100011
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\jtagppc_cntlr_v2_00_a\data\jtagppc_cntl
   r_v2_1_0.mpd line 35 - jtagppc_0 (jtagppc_cntlr) tool is overriding PARAMETER
   C_DEVICE value to 2vp100
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpio_v2_1_0.m
   pd line 40 - opb_gpio_0 (opb_gpio) tool is overriding PARAMETER C_FAMILY
   value to virtex2p
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_timer_v1_00_b\data\opb_timer_v2_1_0
   .mpd line 34 - opb_timer_0 (opb_timer) tool is overriding PARAMETER C_FAMILY
   value to virtex2p

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/bram_if_cntlr_v1_00_b/data/bram_if_cntlr_v
2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/emc_common_v2_00_a/data/emc_common_v2_1_0.
tcl ...


Address Map for Processor ppc405_i
  (0b0000000000-0b0011111111) plb_bus	dcr_bus
  (0b0100000000-0b0111111111) plb2opb_bridge_i	dcr_bus
  (0b1000010000-0b1000010011) ppc405_i	
  (0b1000100000-0b1000100011) ppc405_i	
  (0000000000-0x1fffffff) plb_ddr_controller_i	plb_bus
  (0x29000000-0x29ffffff) opb_gpio_0	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4c000000-0x4c00ffff) RS232_1	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4d000000-0x4dffffff) opb_intc_i	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4f000000-0x4f00ffff) ms_rst_4regs_0	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4ff00000-0x4ff03fff) opb_slave1_0	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4fff0000-0x4fffffff) opb_timer_0	plb_bus->plb2opb_bridge_i->opb_bus
  (0x50000000-0x50ffffff) plb_emc_0	plb_bus
  (0xffff0000-0xffffffff) plb_bram_if_cntlr_i	plb_bus
Address Map for Processor ppc405_ppcjtag_chain
  (0b0000010000-0b0000010011) ppc405_ppcjtag_chain	
  (0b0000100000-0b0000100011) ppc405_ppcjtag_chain	

Check platform address map ...

Overriding system level properties ...
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 41 - plb_bus (plb_v34) tool is overriding PARAMETER C_PLB_NUM_MASTERS
   value to 3
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 43 - plb_bus (plb_v34) tool is overriding PARAMETER C_PLB_MID_WIDTH
   value to 2
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 44 - plb_bus (plb_v34) tool is overriding PARAMETER C_PLB_AWIDTH value
   to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 45 - plb_bus (plb_v34) tool is overriding PARAMETER C_PLB_DWIDTH value
   to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 49 - plb_bus (plb_v34) tool is overriding PARAMETER C_DCR_AWIDTH value
   to 10
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 50 - plb_bus (plb_v34) tool is overriding PARAMETER C_DCR_DWIDTH value
   to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\modified_plb_ddr
   _controller_v1_00_c\data\modified_plb_ddr_controller_v2_1_0.mpd line 53 -
   plb_ddr_controller_i (modified_plb_ddr_controller) tool is overriding
   PARAMETER C_PLB_NUM_MASTERS value to 3
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\modified_plb_ddr
   _controller_v1_00_c\data\modified_plb_ddr_controller_v2_1_0.mpd line 54 -
   plb_ddr_controller_i (modified_plb_ddr_controller) tool is overriding
   PARAMETER C_PLB_MID_WIDTH value to 2
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\modified_plb_ddr
   _controller_v1_00_c\data\modified_plb_ddr_controller_v2_1_0.mpd line 55 -
   plb_ddr_controller_i (modified_plb_ddr_controller) tool is overriding
   PARAMETER C_PLB_AWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\modified_plb_ddr
   _controller_v1_00_c\data\modified_plb_ddr_controller_v2_1_0.mpd line 56 -
   plb_ddr_controller_i (modified_plb_ddr_controller) tool is overriding
   PARAMETER C_PLB_DWIDTH value to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\data\plb_bram
   _if_cntlr_v2_1_0.mpd line 42 - plb_bram_if_cntlr_i (plb_bram_if_cntlr) tool
   is overriding PARAMETER c_num_masters value to 3
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\data\plb_bram
   _if_cntlr_v2_1_0.mpd line 46 - plb_bram_if_cntlr_i (plb_bram_if_cntlr) tool
   is overriding PARAMETER c_plb_dwidth value to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\data\plb_bram
   _if_cntlr_v2_1_0.mpd line 47 - plb_bram_if_cntlr_i (plb_bram_if_cntlr) tool
   is overriding PARAMETER c_plb_awidth value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\data\plb_bram
   _if_cntlr_v2_1_0.mpd line 49 - plb_bram_if_cntlr_i (plb_bram_if_cntlr) tool
   is overriding PARAMETER c_plb_mid_width value to 2


INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 38 - bram (bram_block) tool is overriding PARAMETER C_PORT_DWIDTH
   value to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 39 - bram (bram_block) tool is overriding PARAMETER C_PORT_AWIDTH
   value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 40 - bram (bram_block) tool is overriding PARAMETER C_NUM_WE
   value to 8
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 48 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_PLB_AWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 49 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_PLB_DWIDTH value to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 50 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_PLB_NUM_MASTERS value to 3
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 51 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_PLB_MID_WIDTH value to 2
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 52 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 53 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 56 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_DCR_AWIDTH value to 10
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 57 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_DCR_DWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 36 - opb_bus (opb_v20) tool is overriding PARAMETER C_OPB_AWIDTH value
   to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 37 - opb_bus (opb_v20) tool is overriding PARAMETER C_OPB_DWIDTH value
   to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 38 - opb_bus (opb_v20) tool is overriding PARAMETER C_NUM_MASTERS value
   to 2
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 39 - opb_bus (opb_v20) tool is overriding PARAMETER C_NUM_SLAVES value
   to 7
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 42 - opb_intc_i (opb_intc) tool is overriding PARAMETER C_OPB_AWIDTH
   value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 43 - opb_intc_i (opb_intc) tool is overriding PARAMETER C_OPB_DWIDTH
   value to 32
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core_v2_1_0.tc
l ...
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 46 - opb_intc_i (opb_intc) tcl is overriding PARAMETER
   C_NUM_INTR_INPUTS value to 21
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core_v2_1_0.tc
l ...
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 47 - opb_intc_i (opb_intc) tcl is overriding PARAMETER C_KIND_OF_INTR
   value to 0b00000000000000000000000001000000
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core_v2_1_0.tc
l ...


INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 48 - opb_intc_i (opb_intc) tcl is overriding PARAMETER C_KIND_OF_EDGE
   value to 0b00000000000000000000000001000000
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core_v2_1_0.tc
l ...
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 49 - opb_intc_i (opb_intc) tcl is overriding PARAMETER C_KIND_OF_LVL
   value to 0b00000000000000000000000000000001
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_uartlite_v1_00_b\data\opb_uartlite_
   v2_1_0.mpd line 37 - RS232_1 (opb_uartlite) tool is overriding PARAMETER
   C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_uartlite_v1_00_b\data\opb_uartlite_
   v2_1_0.mpd line 38 - RS232_1 (opb_uartlite) tool is overriding PARAMETER
   C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\opbslave_ext_bri
   dge_v3_10_a\data\opbslave_ext_bridge_v2_1_0.mpd line 20 -
   opbslave_ext_bridge_i (opbslave_ext_bridge) tool is overriding PARAMETER
   C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\opbslave_ext_bri
   dge_v3_10_a\data\opbslave_ext_bridge_v2_1_0.mpd line 21 -
   opbslave_ext_bridge_i (opbslave_ext_bridge) tool is overriding PARAMETER
   C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\plb_psb_bridge_v
   1_00_a\data\plb_psb_bridge_v2_1_0.mpd line 87 - plb_psb_bridge_i
   (plb_psb_bridge) tool is overriding PARAMETER C_PLB_NUM_MASTERS value to 3
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\plb_psb_bridge_v
   1_00_a\data\plb_psb_bridge_v2_1_0.mpd line 88 - plb_psb_bridge_i
   (plb_psb_bridge) tool is overriding PARAMETER C_PLB_MID_WIDTH value to 2
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\plb_psb_bridge_v
   1_00_a\data\plb_psb_bridge_v2_1_0.mpd line 93 - plb_psb_bridge_i
   (plb_psb_bridge) tool is overriding PARAMETER C_PLB_AWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\plb_psb_bridge_v
   1_00_a\data\plb_psb_bridge_v2_1_0.mpd line 94 - plb_psb_bridge_i
   (plb_psb_bridge) tool is overriding PARAMETER C_PLB_DWIDTH value to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\dcr_v29_v1_00_a\data\dcr_v29_v2_1_0.mpd
   line 38 - dcr_bus (dcr_v29) tool is overriding PARAMETER C_DCR_NUM_SLAVES
   value to 2
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\dcr_v29_v1_00_a\data\dcr_v29_v2_1_0.mpd
   line 39 - dcr_bus (dcr_v29) tool is overriding PARAMETER C_DCR_AWIDTH value
   to 10
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\dcr_v29_v1_00_a\data\dcr_v29_v2_1_0.mpd
   line 40 - dcr_bus (dcr_v29) tool is overriding PARAMETER C_DCR_DWIDTH value
   to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\ms_rst_4regs_v1_
   00_a\data\ms_rst_4regs_v2_1_0.mpd line 31 - ms_rst_4regs_0 (ms_rst_4regs)
   tool is overriding PARAMETER C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\ms_rst_4regs_v1_
   00_a\data\ms_rst_4regs_v2_1_0.mpd line 32 - ms_rst_4regs_0 (ms_rst_4regs)
   tool is overriding PARAMETER C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\opb_slave1_v1_00
   _a\data\opb_slave1_v2_1_0.mpd line 31 - opb_slave1_0 (opb_slave1) tool is
   overriding PARAMETER C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\opb_slave1_v1_00
   _a\data\opb_slave1_v2_1_0.mpd line 32 - opb_slave1_0 (opb_slave1) tool is
   overriding PARAMETER C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_emc_v2_00_a\data\plb_emc_v2_1_0.mpd
   line 38 - plb_emc_0 (plb_emc) tool is overriding PARAMETER C_NUM_MASTERS
   value to 3
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_emc_v2_00_a\data\plb_emc_v2_1_0.mpd
   line 92 - plb_emc_0 (plb_emc) tool is overriding PARAMETER C_PLB_DWIDTH value
   to 64


INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_emc_v2_00_a\data\plb_emc_v2_1_0.mpd
   line 93 - plb_emc_0 (plb_emc) tool is overriding PARAMETER C_PLB_AWIDTH value
   to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_emc_v2_00_a\data\plb_emc_v2_1_0.mpd
   line 96 - plb_emc_0 (plb_emc) tool is overriding PARAMETER C_PLB_MID_WIDTH
   value to 2
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpio_v2_1_0.m
   pd line 38 - opb_gpio_0 (opb_gpio) tool is overriding PARAMETER C_OPB_AWIDTH
   value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpio_v2_1_0.m
   pd line 39 - opb_gpio_0 (opb_gpio) tool is overriding PARAMETER C_OPB_DWIDTH
   value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_timer_v1_00_b\data\opb_timer_v2_1_0
   .mpd line 41 - opb_timer_0 (opb_timer) tool is overriding PARAMETER
   C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_timer_v1_00_b\data\opb_timer_v2_1_0
   .mpd line 42 - opb_timer_0 (opb_timer) tool is overriding PARAMETER
   C_OPB_DWIDTH value to 32

Running system level Update ...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core_v2_1_0.tc
l ...

Check platform configuration ...
INFO:MDT - IPNAME:modified_plb_ddr_controller INSTANCE:plb_ddr_controller_i -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs line 143 -
   An example UCF for this core is available and must be modified for use in the
   system. Please refer to the EDK Getting Started guide for the location of
   this file.
IPNAME:plb_v34 INSTANCE:plb_bus -
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs line 129 - 3
master(s) : 5 slave(s)
IPNAME:opb_v20 INSTANCE:opb_bus -
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs line 205 - 2
master(s) : 7 slave(s)
IPNAME:dcr_v29 INSTANCE:dcr_bus -
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs line 338 - 1
master(s) : 2 slave(s)

Check port drivers...



Performing Clock DRCs...

WARNING:MDT - No Top-level Input clock for the design. 

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The opb_intc_i core has constraints automatically generated by XPS in implementation/opb_intc_i_wrapper/opb_intc_i_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...



Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...

Elaborating instances ...
IPNAME:bram_block INSTANCE:bram -
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs line 178 -
elaborating IP



Writing HDL for elaborated instances ...

Inserting wrapper level ...


Completion time: 8.00 seconds

Constructing platform-level connectivity ...


Completion time: 1.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...



Running XST synthesis ...
INFO:MDT - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized.
IPNAME:clock_reset_block_wrapper INSTANCE:clock_reset_block -
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs line 77 -
Running XST synthesis


IPNAME:ppc405_i_wrapper INSTANCE:ppc405_i -
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs line 94 -
Running XST synthesis


IPNAME:plb_bus_wrapper INSTANCE:plb_bus -
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs line 129 -
Running XST synthesis


IPNAME:plb_ddr_controller_i_wrapper INSTANCE:plb_ddr_controller_i -
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs line 143 -
Running XST synthesis


IPNAME:plb_bram_if_cntlr_i_wrapper INSTANCE:plb_bram_if_cntlr_i -
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs line 169 -
Running XST synthesis


IPNAME:bram_wrapper INSTANCE:bram -
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs line 178 -
Running XST synthesis


IPNAME:plb2opb_bridge_i_wrapper INSTANCE:plb2opb_bridge_i -
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs line 185 -
Running XST synthesis


IPNAME:opb_bus_wrapper INSTANCE:opb_bus -
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs line 205 -
Running XST synthesis


IPNAME:ap1000_interrupt_interface_i_wrapper
INSTANCE:ap1000_interrupt_interface_i -
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs line 215 -
Running XST synthesis


IPNAME:opb_intc_i_wrapper INSTANCE:opb_intc_i -
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs line 251 -
Running XST synthesis


IPNAME:rs232_1_wrapper INSTANCE:rs232_1 -
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs line 262 -
Running XST synthesis


IPNAME:opbslave_ext_bridge_i_wrapper INSTANCE:opbslave_ext_bridge_i -
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs line 278 -
Running XST synthesis


IPNAME:plb_psb_bridge_i_wrapper INSTANCE:plb_psb_bridge_i -
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs line 306 -
Running XST synthesis


IPNAME:dcr_bus_wrapper INSTANCE:dcr_bus -
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs line 338 -
Running XST synthesis


IPNAME:ppc405_ppcjtag_chain_wrapper INSTANCE:ppc405_ppcjtag_chain -
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs line 343 -
Running XST synthesis


IPNAME:jtagppc_0_wrapper INSTANCE:jtagppc_0 -
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs line 349 -
Running XST synthesis


IPNAME:ms_rst_4regs_0_wrapper INSTANCE:ms_rst_4regs_0 -
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs line 356 -
Running XST synthesis


IPNAME:opb_slave1_0_wrapper INSTANCE:opb_slave1_0 -
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs line 365 -
Running XST synthesis


IPNAME:plb_emc_0_wrapper INSTANCE:plb_emc_0 -
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs line 374 -
Running XST synthesis


IPNAME:opb_gpio_0_wrapper INSTANCE:opb_gpio_0 -
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs line 385 -
Running XST synthesis


IPNAME:opb_timer_0_wrapper INSTANCE:opb_timer_0 -
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs line 395 -
Running XST synthesis



Running NGCBUILD ...
IPNAME:plb_ddr_controller_i_wrapper INSTANCE:plb_ddr_controller_i -
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs line 143 -
Running NGCBUILD



Command Line: ngcbuild -p xc2vp100ff1704-6 -intstyle silent -sd ..
plb_ddr_controller_i_wrapper.ngc ../plb_ddr_controller_i_wrapper.ngc

Reading NGO file
"C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/implementation/plb_ddr_co
ntroller_i_wrapper/plb_ddr_controller_i_wrapper.ngc" ...


Executing edif2ngd -noa
"C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\implementation\plb_ddr_co
ntroller_i_wrapper_async_fifo_v4_0.edn"
"plb_ddr_controller_i_wrapper_async_fifo_v4_0.ngo"


Release 9.1.02i - edif2ngd J.33
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.
INFO:NgdBuild - Release 9.1.02i edif2ngd J.33
INFO:NgdBuild - Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.
Writing module to "plb_ddr_controller_i_wrapper_async_fifo_v4_0.ngo"...
Loading design module
"C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\implementation\plb_ddr_co
ntroller_i_wrapper\plb_ddr_controller_i_wrapper_async_fifo_v4_0.ngo"...



Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../plb_ddr_controller_i_wrapper.ngc" ...

Writing NGCBUILD log file "../plb_ddr_controller_i_wrapper.blc"...

NGCBUILD done.
IPNAME:opb_intc_i_wrapper INSTANCE:opb_intc_i -
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs line 251 -
Running NGCBUILD



Command Line: ngcbuild -p xc2vp100ff1704-6 -intstyle silent -uc
opb_intc_i_wrapper.ucf -sd .. opb_intc_i_wrapper.ngc ../opb_intc_i_wrapper.ngc

Reading NGO file
"C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/implementation/opb_intc_i
_wrapper/opb_intc_i_wrapper.ngc" ...



Applying constraints in "opb_intc_i_wrapper.ucf" to the design...



Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../opb_intc_i_wrapper.ngc" ...

Writing NGCBUILD log file "../opb_intc_i_wrapper.blc"...

NGCBUILD done.

Rebuilding cache ...



Total run time: 483.00 seconds


Running synthesis...
bash -c "cd synthesis; ./synthesis.sh"


Release 9.1.02i - xst J.33
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.
--> 


TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
     9.1) Device utilization summary
     9.2) Partition Resource Summary
     9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input Format                       : MIXED
Input File Name                    : "system_xst.prj"
Verilog Include Directory          : {"C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\" "C:\EDK\hw\XilinxProcessorIPLib\pcores\" "C:\EDK\hw\XilinxReferenceDesigns\pcores\" }

---- Target Parameters
Target Device                      : xc2vp100ff1704-6
Output File Name                   : "../implementation/system.ngc"

---- Source Options
Top Module Name                    : system

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 10000

---- General Options
Optimization Goal                  : speed
Optimization Effort                : 1
Hierarchy Separator                : /

---- Other Options
Cores Search Directories           : {../implementation}

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" in Library work.


Entity <system> compiled.
Entity <system> (Architecture <STRUCTURE>) compiled.



=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <system> in library <work> (architecture <STRUCTURE>).




=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <system> in library <work> (Architecture <STRUCTURE>).


WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 2603: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 2611: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 2619: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 2627: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 2635: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 2643: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 2651: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 2659: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 2667: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 2675: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 2683: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 2691: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 2699: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 2707: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 2715: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 2723: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 2731: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 2739: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 2747: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 2755: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 2763: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 2771: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 2779: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 2787: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 2795: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 2803: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 2811: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 2819: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 2827: Instantiating black box module <IOBUF>.


WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 2835: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 2843: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 2851: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 2859: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 2867: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 2875: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 2883: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 2891: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 2899: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 2907: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 2915: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 2923: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 2931: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 2939: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 2947: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 2955: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 2963: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 2971: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 2979: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 2987: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 2995: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 3003: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 3011: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 3019: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 3027: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 3035: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 3043: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 3051: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 3059: Instantiating black box module <IOBUF>.


WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 3067: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 3075: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 3083: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 3091: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 3099: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 3107: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 3115: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 3123: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 3131: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 3139: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 3147: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 3155: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 3163: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 3171: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 3179: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 3187: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 3195: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 3203: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 3211: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 3219: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 3227: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 3235: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 3243: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 3251: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 3259: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 3267: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 3275: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 3283: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 3291: Instantiating black box module <IOBUF>.


WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 3299: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 3307: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 3315: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 3323: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 3331: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 3339: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 3347: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 3355: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 3363: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 3371: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 3379: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 3387: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 3395: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 3403: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 3411: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 3419: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 3427: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 3435: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 3443: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 3451: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 3459: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 3467: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 3475: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 3483: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 3491: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 3499: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 3507: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 3515: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 3523: Instantiating black box module <IOBUF>.


WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 3531: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 3539: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 3547: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 3555: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 3563: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 3571: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 3579: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 3587: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 3595: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 3603: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 3611: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 3619: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 3627: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 3635: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 3643: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 3651: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 3659: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 3667: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 3675: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 3683: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 3691: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 3699: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 3707: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 3715: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 3723: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 3731: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 3739: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 3747: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 3755: Instantiating black box module <IOBUF>.


WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 3763: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 3771: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 3779: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 3787: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 3795: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 3803: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 3811: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 3819: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 3827: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 3835: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 3843: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 3851: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 3859: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 3867: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 3875: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 3883: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 3891: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 3899: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 3907: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 3915: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 3923: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 3931: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 3939: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 3947: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 3955: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 3963: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 3971: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 3979: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 3987: Instantiating black box module <IOBUF>.


WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 3995: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 4003: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 4011: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 4019: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 4027: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 4035: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 4043: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 4051: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 4059: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 4067: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 4075: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 4083: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 4091: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 4099: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 4107: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 4115: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 4123: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 4131: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 4139: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 4147: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 4155: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 4163: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 4171: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 4179: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 4187: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 4195: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 4203: Instantiating black box module <IOBUF>.


Entity <system> analyzed. Unit <system> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================



Performing bidirectional port resolution...



Synthesizing Unit <system>.
    Related source file is "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd".
WARNING:Xst:646 - Signal <plb_bus_PLB_SMBusy<2>> is assigned but never used.
WARNING:Xst:646 - Signal <plb_bus_PLB_SMErr<2>> is assigned but never used.
Unit <system> synthesized.




=========================================================================
HDL Synthesis Report

Found no macro
=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================



Reading core <../implementation/clock_reset_block_wrapper.ngc>.


Reading core <../implementation/ppc405_i_wrapper.ngc>.


Reading core <../implementation/plb_bus_wrapper.ngc>.


Reading core <../implementation/plb_ddr_controller_i_wrapper.ngc>.


Reading core <../implementation/plb_bram_if_cntlr_i_wrapper.ngc>.


Reading core <../implementation/bram_wrapper.ngc>.


Reading core <../implementation/plb2opb_bridge_i_wrapper.ngc>.


Reading core <../implementation/opb_bus_wrapper.ngc>.


Reading core <../implementation/ap1000_interrupt_interface_i_wrapper.ngc>.
Reading core <../implementation/opb_intc_i_wrapper.ngc>.


Reading core <../implementation/rs232_1_wrapper.ngc>.
Reading core <../implementation/opbslave_ext_bridge_i_wrapper.ngc>.


Reading core <../implementation/plb_psb_bridge_i_wrapper.ngc>.


Reading core <../implementation/dcr_bus_wrapper.ngc>.


Reading core <../implementation/ppc405_ppcjtag_chain_wrapper.ngc>.


Reading core <../implementation/jtagppc_0_wrapper.ngc>.
Reading core <../implementation/ms_rst_4regs_0_wrapper.ngc>.


Reading core <../implementation/opb_slave1_0_wrapper.ngc>.
Reading core <../implementation/plb_emc_0_wrapper.ngc>.


Reading core <../implementation/opb_gpio_0_wrapper.ngc>.


Reading core <../implementation/opb_timer_0_wrapper.ngc>.


Loading core <clock_reset_block_wrapper> for timing and area information for instance <clock_reset_block>.
Loading core <ppc405_i_wrapper> for timing and area information for instance <ppc405_i>.
Loading core <plb_bus_wrapper> for timing and area information for instance <plb_bus>.


Loading core <plb_ddr_controller_i_wrapper> for timing and area information for instance <plb_ddr_controller_i>.


Loading core <plb_bram_if_cntlr_i_wrapper> for timing and area information for instance <plb_bram_if_cntlr_i>.
Loading core <bram_wrapper> for timing and area information for instance <bram>.
Loading core <plb2opb_bridge_i_wrapper> for timing and area information for instance <plb2opb_bridge_i>.
Loading core <opb_bus_wrapper> for timing and area information for instance <opb_bus>.
Loading core <ap1000_interrupt_interface_i_wrapper> for timing and area information for instance <ap1000_interrupt_interface_i>.
Loading core <opb_intc_i_wrapper> for timing and area information for instance <opb_intc_i>.


Loading core <rs232_1_wrapper> for timing and area information for instance <rs232_1>.
Loading core <opbslave_ext_bridge_i_wrapper> for timing and area information for instance <opbslave_ext_bridge_i>.
Loading core <plb_psb_bridge_i_wrapper> for timing and area information for instance <plb_psb_bridge_i>.


Loading core <dcr_bus_wrapper> for timing and area information for instance <dcr_bus>.
Loading core <ppc405_ppcjtag_chain_wrapper> for timing and area information for instance <ppc405_ppcjtag_chain>.
Loading core <jtagppc_0_wrapper> for timing and area information for instance <jtagppc_0>.
Loading core <ms_rst_4regs_0_wrapper> for timing and area information for instance <ms_rst_4regs_0>.


Loading core <opb_slave1_0_wrapper> for timing and area information for instance <opb_slave1_0>.
Loading core <plb_emc_0_wrapper> for timing and area information for instance <plb_emc_0>.
Loading core <opb_gpio_0_wrapper> for timing and area information for instance <opb_gpio_0>.
Loading core <opb_timer_0_wrapper> for timing and area information for instance <opb_timer_0>.


Loading device for application Rf_Device from file '2vp100.nph' in environment C:\Xilinx91i.



=========================================================================
Advanced HDL Synthesis Report

Found no macro
=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================



Optimizing unit <system> ...



Mapping all equations...


Building and optimizing final netlist ...


INFO:Xst:2260 - The FF/Latch <plb_bus/I_PLB_ARBITER_LOGIC/I_PRIORITY_ENCODER/I_ARBADDRSEL/arbAddrSelReg_i_2> in Unit <plb_bus> is equivalent to the following FF/Latch : <plb_bus/I_PLB_ARBITER_LOGIC/I_PRIORITY_ENCODER/I_ARBADDRSEL/arbAddrSelReg_i_2_1> 
INFO:Xst:2260 - The FF/Latch <plb_bus/I_PLB_ARBITER_LOGIC/I_PRIORITY_ENCODER/I_ARBADDRSEL/arbAddrSelReg_i_0> in Unit <plb_bus> is equivalent to the following FF/Latch : <plb_bus/I_PLB_ARBITER_LOGIC/I_PRIORITY_ENCODER/I_ARBADDRSEL/arbAddrSelReg_i_0_1> 
INFO:Xst:2260 - The FF/Latch <plb_bus/I_PLB_ARBITER_LOGIC/I_PRIORITY_ENCODER/I_ARBADDRSEL/arbAddrSelReg_i_1> in Unit <plb_bus> is equivalent to the following FF/Latch : <plb_bus/I_PLB_ARBITER_LOGIC/I_PRIORITY_ENCODER/I_ARBADDRSEL/arbAddrSelReg_i_1_1> 
INFO:Xst:2260 - The FF/Latch <plb_ddr_controller_i/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[3].DQS_OE_REG_I> in Unit <plb_ddr_controller_i> is equivalent to the following 3 FFs/Latches : <plb_ddr_controller_i/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[2].DQS_OE_REG_I> <plb_ddr_controller_i/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[1].DQS_OE_REG_I> <plb_ddr_controller_i/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[0].DQS_OE_REG_I> 
INFO:Xst:2260 - The FF/Latch <plb_ddr_controller_i/DDR_CTRL_I/DATASM_I/WRITE_DQS_EN_GEN[3].WR_DQS_REG> in Unit <plb_ddr_controller_i> is equivalent to the following 3 FFs/Latches : <plb_ddr_controller_i/DDR_CTRL_I/DATASM_I/WRITE_DQS_EN_GEN[2].WR_DQS_REG> <plb_ddr_controller_i/DDR_CTRL_I/DATASM_I/WRITE_DQS_EN_GEN[1].WR_DQS_REG> <plb_ddr_controller_i/DDR_CTRL_I/DATASM_I/WRITE_DQS_EN_GEN[0].WR_DQS_REG> 
INFO:Xst:2260 - The FF/Latch <plb_ddr_controller_i/PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_STEER_ADDRESS_COUNTER/GEN_S_H_SIZE_REG[3].I_SIZE_S_H_REG> in Unit <plb_ddr_controller_i> is equivalent to the following FF/Latch : <plb_ddr_controller_i/PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_BUS_ADDRESS_COUNTER/GEN_S_H_SIZE_REG[3].I_SIZE_S_H_REG> 
INFO:Xst:2260 - The FF/Latch <plb_ddr_controller_i/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[3].DQS_RST_I> in Unit <plb_ddr_controller_i> is equivalent to the following 3 FFs/Latches : <plb_ddr_controller_i/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[2].DQS_RST_I> <plb_ddr_controller_i/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[1].DQS_RST_I> <plb_ddr_controller_i/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[0].DQS_RST_I> 
INFO:Xst:2260 - The FF/Latch <plb_ddr_controller_i/PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_STEER_ADDRESS_COUNTER/GEN_S_H_SIZE_REG[2].I_SIZE_S_H_REG> in Unit <plb_ddr_controller_i> is equivalent to the following FF/Latch : <plb_ddr_controller_i/PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_BUS_ADDRESS_COUNTER/GEN_S_H_SIZE_REG[2].I_SIZE_S_H_REG> 
INFO:Xst:2260 - The FF/Latch <plb_ddr_controller_i/PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_STEER_ADDRESS_COUNTER/I_CACHLN_S_H_REG> in Unit <plb_ddr_controller_i> is equivalent to the following FF/Latch : <plb_ddr_controller_i/PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_BUS_ADDRESS_COUNTER/I_CACHLN_S_H_REG> 
INFO:Xst:2260 - The FF/Latch <plb_ddr_controller_i/PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_STEER_ADDRESS_COUNTER/I_SNGL_S_H_REG> in Unit <plb_ddr_controller_i> is equivalent to the following FF/Latch : <plb_ddr_controller_i/PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_BUS_ADDRESS_COUNTER/I_SNGL_S_H_REG> 
INFO:Xst:2260 - The FF/Latch <plb_ddr_controller_i/PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_STEER_ADDRESS_COUNTER/I_BURST_S_H_REG> in Unit <plb_ddr_controller_i> is equivalent to the following FF/Latch : <plb_ddr_controller_i/PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_BUS_ADDRESS_COUNTER/I_BURST_S_H_REG> 
INFO:Xst:2260 - The FF/Latch <opb_intc_i/INTC_CORE_I/REGS_I/OPT_REGS_I/IPR_GEN.IPR_REG_GEN[17].IPR_REG_BIT_I> in Unit <opb_intc_i> is equivalent to the following FF/Latch : <opb_intc_i/INTC_CORE_I/IRQ_GEN_I/MASKED_INTS_REG_GEN[17].MASKED_INTS_REG_BIT_I> 


INFO:Xst:2260 - The FF/Latch <opb_intc_i/INTC_CORE_I/REGS_I/OPT_REGS_I/IPR_GEN.IPR_REG_GEN[15].IPR_REG_BIT_I> in Unit <opb_intc_i> is equivalent to the following FF/Latch : <opb_intc_i/INTC_CORE_I/IRQ_GEN_I/MASKED_INTS_REG_GEN[15].MASKED_INTS_REG_BIT_I> 
INFO:Xst:2260 - The FF/Latch <opb_intc_i/INTC_CORE_I/REGS_I/OPT_REGS_I/IPR_GEN.IPR_REG_GEN[12].IPR_REG_BIT_I> in Unit <opb_intc_i> is equivalent to the following FF/Latch : <opb_intc_i/INTC_CORE_I/IRQ_GEN_I/MASKED_INTS_REG_GEN[12].MASKED_INTS_REG_BIT_I> 
INFO:Xst:2260 - The FF/Latch <opb_intc_i/INTC_CORE_I/REGS_I/OPT_REGS_I/IVR_GEN.IVR_REG_GEN[5].IVR_REG_BIT_I> in Unit <opb_intc_i> is equivalent to the following 15 FFs/Latches : <opb_intc_i/INTC_CORE_I/REGS_I/OPT_REGS_I/IVR_GEN.IVR_REG_GEN[6].IVR_REG_BIT_I> <opb_intc_i/INTC_CORE_I/REGS_I/OPT_REGS_I/IVR_GEN.IVR_REG_GEN[7].IVR_REG_BIT_I> <opb_intc_i/INTC_CORE_I/REGS_I/OPT_REGS_I/IVR_GEN.IVR_REG_GEN[8].IVR_REG_BIT_I> <opb_intc_i/INTC_CORE_I/REGS_I/OPT_REGS_I/IVR_GEN.IVR_REG_GEN[9].IVR_REG_BIT_I> <opb_intc_i/INTC_CORE_I/REGS_I/OPT_REGS_I/IVR_GEN.IVR_REG_GEN[10].IVR_REG_BIT_I> <opb_intc_i/INTC_CORE_I/REGS_I/OPT_REGS_I/IVR_GEN.IVR_REG_GEN[11].IVR_REG_BIT_I> <opb_intc_i/INTC_CORE_I/REGS_I/OPT_REGS_I/IVR_GEN.IVR_REG_GEN[12].IVR_REG_BIT_I> <opb_intc_i/INTC_CORE_I/REGS_I/OPT_REGS_I/IVR_GEN.IVR_REG_GEN[13].IVR_REG_BIT_I> <opb_intc_i/INTC_CORE_I/REGS_I/OPT_REGS_I/IVR_GEN.IVR_REG_GEN[14].IVR_REG_BIT_I> <opb_intc_i/INTC_CORE_I/REGS_I/OPT_REGS_I/IVR_GEN.IVR_REG_GEN[15].IVR_REG_BIT_I>
   <opb_intc_i/INTC_CORE_I/REGS_I/OPT_REGS_I/IVR_GEN.IVR_REG_GEN[16].IVR_REG_BIT_I> <opb_intc_i/INTC_CORE_I/REGS_I/OPT_REGS_I/IVR_GEN.IVR_REG_GEN[17].IVR_REG_BIT_I> <opb_intc_i/INTC_CORE_I/REGS_I/OPT_REGS_I/IVR_GEN.IVR_REG_GEN[18].IVR_REG_BIT_I> <opb_intc_i/INTC_CORE_I/REGS_I/OPT_REGS_I/IVR_GEN.IVR_REG_GEN[19].IVR_REG_BIT_I> <opb_intc_i/INTC_CORE_I/REGS_I/OPT_REGS_I/IVR_GEN.IVR_REG_GEN[20].IVR_REG_BIT_I> 
INFO:Xst:2260 - The FF/Latch <opb_intc_i/INTC_CORE_I/REGS_I/OPT_REGS_I/IPR_GEN.IPR_REG_GEN[13].IPR_REG_BIT_I> in Unit <opb_intc_i> is equivalent to the following FF/Latch : <opb_intc_i/INTC_CORE_I/IRQ_GEN_I/MASKED_INTS_REG_GEN[13].MASKED_INTS_REG_BIT_I> 
INFO:Xst:2260 - The FF/Latch <opb_intc_i/INTC_CORE_I/REGS_I/OPT_REGS_I/IPR_GEN.IPR_REG_GEN[10].IPR_REG_BIT_I> in Unit <opb_intc_i> is equivalent to the following FF/Latch : <opb_intc_i/INTC_CORE_I/IRQ_GEN_I/MASKED_INTS_REG_GEN[10].MASKED_INTS_REG_BIT_I> 
INFO:Xst:2260 - The FF/Latch <opb_intc_i/INTC_CORE_I/REGS_I/OPT_REGS_I/IPR_GEN.IPR_REG_GEN[14].IPR_REG_BIT_I> in Unit <opb_intc_i> is equivalent to the following FF/Latch : <opb_intc_i/INTC_CORE_I/IRQ_GEN_I/MASKED_INTS_REG_GEN[14].MASKED_INTS_REG_BIT_I> 
INFO:Xst:2260 - The FF/Latch <opb_intc_i/INTC_CORE_I/REGS_I/OPT_REGS_I/IPR_GEN.IPR_REG_GEN[8].IPR_REG_BIT_I> in Unit <opb_intc_i> is equivalent to the following FF/Latch : <opb_intc_i/INTC_CORE_I/IRQ_GEN_I/MASKED_INTS_REG_GEN[8].MASKED_INTS_REG_BIT_I> 
INFO:Xst:2260 - The FF/Latch <opb_intc_i/INTC_CORE_I/REGS_I/OPT_REGS_I/IPR_GEN.IPR_REG_GEN[1].IPR_REG_BIT_I> in Unit <opb_intc_i> is equivalent to the following FF/Latch : <opb_intc_i/INTC_CORE_I/IRQ_GEN_I/MASKED_INTS_REG_GEN[1].MASKED_INTS_REG_BIT_I> 
INFO:Xst:2260 - The FF/Latch <opb_intc_i/INTC_CORE_I/REGS_I/OPT_REGS_I/IPR_GEN.IPR_REG_GEN[3].IPR_REG_BIT_I> in Unit <opb_intc_i> is equivalent to the following FF/Latch : <opb_intc_i/INTC_CORE_I/IRQ_GEN_I/MASKED_INTS_REG_GEN[3].MASKED_INTS_REG_BIT_I> 
INFO:Xst:2260 - The FF/Latch <opb_intc_i/INTC_CORE_I/REGS_I/OPT_REGS_I/IPR_GEN.IPR_REG_GEN[20].IPR_REG_BIT_I> in Unit <opb_intc_i> is equivalent to the following FF/Latch : <opb_intc_i/INTC_CORE_I/IRQ_GEN_I/MASKED_INTS_REG_GEN[20].MASKED_INTS_REG_BIT_I> 
INFO:Xst:2260 - The FF/Latch <opb_intc_i/INTC_CORE_I/REGS_I/OPT_REGS_I/IPR_GEN.IPR_REG_GEN[4].IPR_REG_BIT_I> in Unit <opb_intc_i> is equivalent to the following FF/Latch : <opb_intc_i/INTC_CORE_I/IRQ_GEN_I/MASKED_INTS_REG_GEN[4].MASKED_INTS_REG_BIT_I> 
INFO:Xst:2260 - The FF/Latch <opb_intc_i/OPB_INTFC_I/INTC_DBUS_REG_GEN[10].INTC_DBUS_BIT_I> in Unit <opb_intc_i> is equivalent to the following 10 FFs/Latches : <opb_intc_i/OPB_INTFC_I/INTC_DBUS_REG_GEN[9].INTC_DBUS_BIT_I> <opb_intc_i/OPB_INTFC_I/INTC_DBUS_REG_GEN[8].INTC_DBUS_BIT_I> <opb_intc_i/OPB_INTFC_I/INTC_DBUS_REG_GEN[7].INTC_DBUS_BIT_I> <opb_intc_i/OPB_INTFC_I/INTC_DBUS_REG_GEN[6].INTC_DBUS_BIT_I> <opb_intc_i/OPB_INTFC_I/INTC_DBUS_REG_GEN[5].INTC_DBUS_BIT_I> <opb_intc_i/OPB_INTFC_I/INTC_DBUS_REG_GEN[4].INTC_DBUS_BIT_I> <opb_intc_i/OPB_INTFC_I/INTC_DBUS_REG_GEN[3].INTC_DBUS_BIT_I> <opb_intc_i/OPB_INTFC_I/INTC_DBUS_REG_GEN[2].INTC_DBUS_BIT_I> <opb_intc_i/OPB_INTFC_I/INTC_DBUS_REG_GEN[1].INTC_DBUS_BIT_I> <opb_intc_i/OPB_INTFC_I/INTC_DBUS_REG_GEN[0].INTC_DBUS_BIT_I> 


INFO:Xst:2260 - The FF/Latch <opb_intc_i/INTC_CORE_I/REGS_I/OPT_REGS_I/IPR_GEN.IPR_REG_GEN[5].IPR_REG_BIT_I> in Unit <opb_intc_i> is equivalent to the following FF/Latch : <opb_intc_i/INTC_CORE_I/IRQ_GEN_I/MASKED_INTS_REG_GEN[5].MASKED_INTS_REG_BIT_I> 
INFO:Xst:2260 - The FF/Latch <opb_intc_i/INTC_CORE_I/REGS_I/OPT_REGS_I/IPR_GEN.IPR_REG_GEN[7].IPR_REG_BIT_I> in Unit <opb_intc_i> is equivalent to the following FF/Latch : <opb_intc_i/INTC_CORE_I/IRQ_GEN_I/MASKED_INTS_REG_GEN[7].MASKED_INTS_REG_BIT_I> 
INFO:Xst:2260 - The FF/Latch <opb_intc_i/INTC_CORE_I/REGS_I/OPT_REGS_I/IPR_GEN.IPR_REG_GEN[9].IPR_REG_BIT_I> in Unit <opb_intc_i> is equivalent to the following FF/Latch : <opb_intc_i/INTC_CORE_I/IRQ_GEN_I/MASKED_INTS_REG_GEN[9].MASKED_INTS_REG_BIT_I> 
INFO:Xst:2260 - The FF/Latch <opb_intc_i/INTC_CORE_I/REGS_I/OPT_REGS_I/IPR_GEN.IPR_REG_GEN[19].IPR_REG_BIT_I> in Unit <opb_intc_i> is equivalent to the following FF/Latch : <opb_intc_i/INTC_CORE_I/IRQ_GEN_I/MASKED_INTS_REG_GEN[19].MASKED_INTS_REG_BIT_I> 
INFO:Xst:2260 - The FF/Latch <opb_intc_i/INTC_CORE_I/REGS_I/OPT_REGS_I/IPR_GEN.IPR_REG_GEN[2].IPR_REG_BIT_I> in Unit <opb_intc_i> is equivalent to the following FF/Latch : <opb_intc_i/INTC_CORE_I/IRQ_GEN_I/MASKED_INTS_REG_GEN[2].MASKED_INTS_REG_BIT_I> 
INFO:Xst:2260 - The FF/Latch <opb_intc_i/INTC_CORE_I/REGS_I/OPT_REGS_I/IPR_GEN.IPR_REG_GEN[18].IPR_REG_BIT_I> in Unit <opb_intc_i> is equivalent to the following FF/Latch : <opb_intc_i/INTC_CORE_I/IRQ_GEN_I/MASKED_INTS_REG_GEN[18].MASKED_INTS_REG_BIT_I> 
INFO:Xst:2260 - The FF/Latch <opb_intc_i/INTC_CORE_I/REGS_I/OPT_REGS_I/IPR_GEN.IPR_REG_GEN[11].IPR_REG_BIT_I> in Unit <opb_intc_i> is equivalent to the following FF/Latch : <opb_intc_i/INTC_CORE_I/IRQ_GEN_I/MASKED_INTS_REG_GEN[11].MASKED_INTS_REG_BIT_I> 
INFO:Xst:2260 - The FF/Latch <opb_intc_i/INTC_CORE_I/REGS_I/OPT_REGS_I/IPR_GEN.IPR_REG_GEN[16].IPR_REG_BIT_I> in Unit <opb_intc_i> is equivalent to the following FF/Latch : <opb_intc_i/INTC_CORE_I/IRQ_GEN_I/MASKED_INTS_REG_GEN[16].MASKED_INTS_REG_BIT_I> 
INFO:Xst:2260 - The FF/Latch <opb_intc_i/INTC_CORE_I/REGS_I/OPT_REGS_I/IPR_GEN.IPR_REG_GEN[0].IPR_REG_BIT_I> in Unit <opb_intc_i> is equivalent to the following FF/Latch : <opb_intc_i/INTC_CORE_I/IRQ_GEN_I/MASKED_INTS_REG_GEN[0].MASKED_INTS_REG_BIT_I> 
INFO:Xst:2260 - The FF/Latch <opb_intc_i/INTC_CORE_I/REGS_I/OPT_REGS_I/IPR_GEN.IPR_REG_GEN[6].IPR_REG_BIT_I> in Unit <opb_intc_i> is equivalent to the following FF/Latch : <opb_intc_i/INTC_CORE_I/IRQ_GEN_I/MASKED_INTS_REG_GEN[6].MASKED_INTS_REG_BIT_I> 
INFO:Xst:2260 - The FF/Latch <opbslave_ext_bridge_i/bridge/flash_cs_n> in Unit <opbslave_ext_bridge_i> is equivalent to the following FF/Latch : <opbslave_ext_bridge_i/bridge/flash_cs_n_1> 
INFO:Xst:2260 - The FF/Latch <opbslave_ext_bridge_i/bridge/current_ext_access_0> in Unit <opbslave_ext_bridge_i> is equivalent to the following 2 FFs/Latches : <opbslave_ext_bridge_i/bridge/current_ext_access_0_1> <opbslave_ext_bridge_i/bridge/current_ext_access_0_2> 
INFO:Xst:2260 - The FF/Latch <plb_psb_bridge_i/plb2psb_bridge/plb2psb_psbside/PSBma_br_n> in Unit <plb_psb_bridge_i> is equivalent to the following FF/Latch : <plb_psb_bridge_i/plb2psb_bridge/plb2psb_psbside/PSBma_br_n_int> 
INFO:Xst:2260 - The FF/Latch <plb_psb_bridge_i/plb2psb_bridge/plb2psb_plbside/pa1_full> in Unit <plb_psb_bridge_i> is equivalent to the following FF/Latch : <plb_psb_bridge_i/plb2psb_bridge/plb2psb_plbside/pa1_full_1> 
INFO:Xst:2260 - The FF/Latch <plb_psb_bridge_i/plb2psb_bridge/plb2psb_psbside/PSBma_abb_n_o_reg> in Unit <plb_psb_bridge_i> is equivalent to the following 42 FFs/Latches : <plb_psb_bridge_i/PSB_tt_T_0> <plb_psb_bridge_i/PSB_tt_T_1> <plb_psb_bridge_i/PSB_tt_T_2> <plb_psb_bridge_i/PSB_tt_T_3> <plb_psb_bridge_i/PSB_tt_T_4> <plb_psb_bridge_i/PSB_tsiz_T_0> <plb_psb_bridge_i/PSB_tsiz_T_1> <plb_psb_bridge_i/PSB_tsiz_T_2> <plb_psb_bridge_i/PSB_tsiz_T_3> <plb_psb_bridge_i/PSB_tbst_n_T> <plb_psb_bridge_i/PSB_a_T_0> <plb_psb_bridge_i/PSB_a_T_1> <plb_psb_bridge_i/PSB_a_T_2> <plb_psb_bridge_i/PSB_a_T_3> <plb_psb_bridge_i/PSB_a_T_4> <plb_psb_bridge_i/PSB_a_T_5> <plb_psb_bridge_i/PSB_a_T_6> <plb_psb_bridge_i/PSB_a_T_7> <plb_psb_bridge_i/PSB_a_T_8> <plb_psb_bridge_i/PSB_a_T_9> <plb_psb_bridge_i/PSB_a_T_10> <plb_psb_bridge_i/PSB_a_T_11> <plb_psb_bridge_i/PSB_a_T_12> <plb_psb_bridge_i/PSB_a_T_13> <plb_psb_bridge_i/PSB_a_T_14> <plb_psb_bridge_i/PSB_a_T_15> <plb_psb_bridge_i/PSB_a_T_16> <plb_psb_bridge_i/PSB_a_T_17>
   <plb_psb

_bridge_i/PSB_a_T_18> <plb_psb_bridge_i/PSB_a_T_19> <plb_psb_bridge_i/PSB_a_T_20> <plb_psb_bridge_i/PSB_a_T_21> <plb_psb_bridge_i/PSB_a_T_22> <plb_psb_bridge_i/PSB_a_T_23> <plb_psb_bridge_i/PSB_a_T_24> <plb_psb_bridge_i/PSB_a_T_25> <plb_psb_bridge_i/PSB_a_T_26> <plb_psb_bridge_i/PSB_a_T_27> <plb_psb_bridge_i/PSB_a_T_28> <plb_psb_bridge_i/PSB_a_T_29> <plb_psb_bridge_i/PSB_a_T_30> <plb_psb_bridge_i/PSB_a_T_31> 
INFO:Xst:2260 - The FF/Latch <plb_psb_bridge_i/PSB_d_T_0> in Unit <plb_psb_bridge_i> is equivalent to the following 63 FFs/Latches : <plb_psb_bridge_i/PSB_d_T_1> <plb_psb_bridge_i/PSB_d_T_2> <plb_psb_bridge_i/PSB_d_T_3> <plb_psb_bridge_i/PSB_d_T_4> <plb_psb_bridge_i/PSB_d_T_5> <plb_psb_bridge_i/PSB_d_T_6> <plb_psb_bridge_i/PSB_d_T_7> <plb_psb_bridge_i/PSB_d_T_8> <plb_psb_bridge_i/PSB_d_T_9> <plb_psb_bridge_i/PSB_d_T_10> <plb_psb_bridge_i/PSB_d_T_11> <plb_psb_bridge_i/PSB_d_T_12> <plb_psb_bridge_i/PSB_d_T_13> <plb_psb_bridge_i/PSB_d_T_14> <plb_psb_bridge_i/PSB_d_T_15> <plb_psb_bridge_i/PSB_d_T_16> <plb_psb_bridge_i/PSB_d_T_17> <plb_psb_bridge_i/PSB_d_T_18> <plb_psb_bridge_i/PSB_d_T_19> <plb_psb_bridge_i/PSB_d_T_20> <plb_psb_bridge_i/PSB_d_T_21> <plb_psb_bridge_i/PSB_d_T_22> <plb_psb_bridge_i/PSB_d_T_23> <plb_psb_bridge_i/PSB_d_T_24> <plb_psb_bridge_i/PSB_d_T_25> <plb_psb_bridge_i/PSB_d_T_26> <plb_psb_bridge_i/PSB_d_T_27> <plb_psb_bridge_i/PSB_d_T_28> <plb_psb_bridge_i/PSB_d_T_29> <plb_psb_bridge_i/PSB_d_T_30>
   <plb_psb_bridge_i/PSB_d_T_31> <plb_psb_bridge_i/PSB_d_T_32> <plb_psb_bridge_i/PSB_d_T_33> <plb_psb_bridge_i/PSB_d_T_34> <plb_psb_bridge_i/PSB_d_T_35> <plb_psb_bridge_i/PSB_d_T_36> <plb_psb_bridge_i/PSB_d_T_37> <plb_psb_bridge_i/PSB_d_T_38> <plb_psb_bridge_i/PSB_d_T_39> <plb_psb_bridge_i/PSB_d_T_40> <plb_psb_bridge_i/PSB_d_T_41> <plb_psb_bridge_i/PSB_d_T_42> <plb_psb_bridge_i/PSB_d_T_43> <plb_psb_bridge_i/PSB_d_T_44> <plb_psb_bridge_i/PSB_d_T_45> <plb_psb_bridge_i/PSB_d_T_46> <plb_psb_bridge_i/PSB_d_T_47> <plb_psb_bridge_i/PSB_d_T_48> <plb_psb_bridge_i/PSB_d_T_49> <plb_psb_bridge_i/PSB_d_T_50> <plb_psb_bridge_i/PSB_d_T_51> <plb_psb_bridge_i/PSB_d_T_52> <plb_psb_bridge_i/PSB_d_T_53> <plb_psb_bridge_i/PSB_d_T_54> <plb_psb_bridge_i/PSB_d_T_55> <plb_psb_bridge_i/PSB_d_T_56> <plb_psb_bridge_i/PSB_d_T_57> <plb_psb_bridge_i/PSB_d_T_58> <plb_psb_bridge_i/PSB_d_T_59> <plb_psb_bridge_i/PSB_d_T_60> <plb_psb_bridge_i/PSB_d_T_61> <plb_psb_bridge_i/PSB_d_T_62> <plb_psb_bridge_i/PSB_d_T_63> 
INFO:Xst:2260 - The FF/Latch <plb_psb_bridge_i/plb2psb_bridge/plb2psb_plbside/pa1_full_s> in Unit <plb_psb_bridge_i> is equivalent to the following FF/Latch : <plb_psb_bridge_i/plb2psb_bridge/plb2psb_plbside/pa1_full_s_1> 
INFO:Xst:2260 - The FF/Latch <ms_rst_4regs_0/USER_LOGIC_I/slv_reg0_21> in Unit <ms_rst_4regs_0> is equivalent to the following 2 FFs/Latches : <ms_rst_4regs_0/USER_LOGIC_I/slv_reg0_21_1> <ms_rst_4regs_0/USER_LOGIC_I/slv_reg0_21_2> 
INFO:Xst:2260 - The FF/Latch <ms_rst_4regs_0/USER_LOGIC_I/slv_reg0_23> in Unit <ms_rst_4regs_0> is equivalent to the following 2 FFs/Latches : <ms_rst_4regs_0/USER_LOGIC_I/slv_reg0_23_1> <ms_rst_4regs_0/USER_LOGIC_I/slv_reg0_23_2> 
INFO:Xst:2260 - The FF/Latch <ms_rst_4regs_0/USER_LOGIC_I/slv_reg0_20> in Unit <ms_rst_4regs_0> is equivalent to the following FF/Latch : <ms_rst_4regs_0/USER_LOGIC_I/slv_reg0_20_1> 
INFO:Xst:2260 - The FF/Latch <ms_rst_4regs_0/USER_LOGIC_I/slv_reg0_22> in Unit <ms_rst_4regs_0> is equivalent to the following 2 FFs/Latches : <ms_rst_4regs_0/USER_LOGIC_I/slv_reg0_22_1> <ms_rst_4regs_0/USER_LOGIC_I/slv_reg0_22_2> 
INFO:Xst:2260 - The FF/Latch <opb_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[21].TCSR0_FF_I> in Unit <opb_timer_0> is equivalent to the following FF/Latch : <opb_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[21].TCSR1_FF_I> 
INFO:Xst:2260 - The FF/Latch <plb_bus/I_PLB_ARBITER_LOGIC/I_PRIORITY_ENCODER/I_ARBADDRSEL/arbAddrSelReg_i_2> in Unit <plb_bus> is equivalent to the following FF/Latch : <plb_bus/I_PLB_ARBITER_LOGIC/I_PRIORITY_ENCODER/I_ARBADDRSEL/arbAddrSelReg_i_2_1> 
INFO:Xst:2260 - The FF/Latch <plb_bus/I_PLB_ARBITER_LOGIC/I_PRIORITY_ENCODER/I_ARBADDRSEL/arbAddrSelReg_i_0> in Unit <plb_bus> is equivalent to the following FF/Latch : <plb_bus/I_PLB_ARBITER_LOGIC/I_PRIORITY_ENCODER/I_ARBADDRSEL/arbAddrSelReg_i_0_1> 


INFO:Xst:2260 - The FF/Latch <plb_bus/I_PLB_ARBITER_LOGIC/I_PRIORITY_ENCODER/I_ARBADDRSEL/arbAddrSelReg_i_1> in Unit <plb_bus> is equivalent to the following FF/Latch : <plb_bus/I_PLB_ARBITER_LOGIC/I_PRIORITY_ENCODER/I_ARBADDRSEL/arbAddrSelReg_i_1_1> 
INFO:Xst:2260 - The FF/Latch <plb_ddr_controller_i/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[3].DQS_OE_REG_I> in Unit <plb_ddr_controller_i> is equivalent to the following 3 FFs/Latches : <plb_ddr_controller_i/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[2].DQS_OE_REG_I> <plb_ddr_controller_i/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[1].DQS_OE_REG_I> <plb_ddr_controller_i/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[0].DQS_OE_REG_I> 
INFO:Xst:2260 - The FF/Latch <plb_ddr_controller_i/DDR_CTRL_I/DATASM_I/WRITE_DQS_EN_GEN[3].WR_DQS_REG> in Unit <plb_ddr_controller_i> is equivalent to the following 3 FFs/Latches : <plb_ddr_controller_i/DDR_CTRL_I/DATASM_I/WRITE_DQS_EN_GEN[2].WR_DQS_REG> <plb_ddr_controller_i/DDR_CTRL_I/DATASM_I/WRITE_DQS_EN_GEN[1].WR_DQS_REG> <plb_ddr_controller_i/DDR_CTRL_I/DATASM_I/WRITE_DQS_EN_GEN[0].WR_DQS_REG> 
INFO:Xst:2260 - The FF/Latch <plb_ddr_controller_i/PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_STEER_ADDRESS_COUNTER/GEN_S_H_SIZE_REG[3].I_SIZE_S_H_REG> in Unit <plb_ddr_controller_i> is equivalent to the following FF/Latch : <plb_ddr_controller_i/PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_BUS_ADDRESS_COUNTER/GEN_S_H_SIZE_REG[3].I_SIZE_S_H_REG> 
INFO:Xst:2260 - The FF/Latch <plb_ddr_controller_i/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[3].DQS_RST_I> in Unit <plb_ddr_controller_i> is equivalent to the following 3 FFs/Latches : <plb_ddr_controller_i/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[2].DQS_RST_I> <plb_ddr_controller_i/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[1].DQS_RST_I> <plb_ddr_controller_i/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[0].DQS_RST_I> 
INFO:Xst:2260 - The FF/Latch <plb_ddr_controller_i/PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_STEER_ADDRESS_COUNTER/GEN_S_H_SIZE_REG[2].I_SIZE_S_H_REG> in Unit <plb_ddr_controller_i> is equivalent to the following FF/Latch : <plb_ddr_controller_i/PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_BUS_ADDRESS_COUNTER/GEN_S_H_SIZE_REG[2].I_SIZE_S_H_REG> 
INFO:Xst:2260 - The FF/Latch <plb_ddr_controller_i/PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_STEER_ADDRESS_COUNTER/I_CACHLN_S_H_REG> in Unit <plb_ddr_controller_i> is equivalent to the following FF/Latch : <plb_ddr_controller_i/PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_BUS_ADDRESS_COUNTER/I_CACHLN_S_H_REG> 
INFO:Xst:2260 - The FF/Latch <plb_ddr_controller_i/PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_STEER_ADDRESS_COUNTER/I_SNGL_S_H_REG> in Unit <plb_ddr_controller_i> is equivalent to the following FF/Latch : <plb_ddr_controller_i/PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_BUS_ADDRESS_COUNTER/I_SNGL_S_H_REG> 
INFO:Xst:2260 - The FF/Latch <plb_ddr_controller_i/PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_STEER_ADDRESS_COUNTER/I_BURST_S_H_REG> in Unit <plb_ddr_controller_i> is equivalent to the following FF/Latch : <plb_ddr_controller_i/PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_BUS_ADDRESS_COUNTER/I_BURST_S_H_REG> 
INFO:Xst:2260 - The FF/Latch <opb_intc_i/INTC_CORE_I/REGS_I/OPT_REGS_I/IPR_GEN.IPR_REG_GEN[18].IPR_REG_BIT_I> in Unit <opb_intc_i> is equivalent to the following FF/Latch : <opb_intc_i/INTC_CORE_I/IRQ_GEN_I/MASKED_INTS_REG_GEN[18].MASKED_INTS_REG_BIT_I> 
INFO:Xst:2260 - The FF/Latch <opb_intc_i/INTC_CORE_I/REGS_I/OPT_REGS_I/IPR_GEN.IPR_REG_GEN[10].IPR_REG_BIT_I> in Unit <opb_intc_i> is equivalent to the following FF/Latch : <opb_intc_i/INTC_CORE_I/IRQ_GEN_I/MASKED_INTS_REG_GEN[10].MASKED_INTS_REG_BIT_I> 
INFO:Xst:2260 - The FF/Latch <opb_intc_i/INTC_CORE_I/REGS_I/OPT_REGS_I/IPR_GEN.IPR_REG_GEN[6].IPR_REG_BIT_I> in Unit <opb_intc_i> is equivalent to the following FF/Latch : <opb_intc_i/INTC_CORE_I/IRQ_GEN_I/MASKED_INTS_REG_GEN[6].MASKED_INTS_REG_BIT_I> 


INFO:Xst:2260 - The FF/Latch <opb_intc_i/INTC_CORE_I/REGS_I/OPT_REGS_I/IPR_GEN.IPR_REG_GEN[3].IPR_REG_BIT_I> in Unit <opb_intc_i> is equivalent to the following FF/Latch : <opb_intc_i/INTC_CORE_I/IRQ_GEN_I/MASKED_INTS_REG_GEN[3].MASKED_INTS_REG_BIT_I> 
INFO:Xst:2260 - The FF/Latch <opb_intc_i/INTC_CORE_I/REGS_I/OPT_REGS_I/IPR_GEN.IPR_REG_GEN[2].IPR_REG_BIT_I> in Unit <opb_intc_i> is equivalent to the following FF/Latch : <opb_intc_i/INTC_CORE_I/IRQ_GEN_I/MASKED_INTS_REG_GEN[2].MASKED_INTS_REG_BIT_I> 
INFO:Xst:2260 - The FF/Latch <opb_intc_i/INTC_CORE_I/REGS_I/OPT_REGS_I/IPR_GEN.IPR_REG_GEN[12].IPR_REG_BIT_I> in Unit <opb_intc_i> is equivalent to the following FF/Latch : <opb_intc_i/INTC_CORE_I/IRQ_GEN_I/MASKED_INTS_REG_GEN[12].MASKED_INTS_REG_BIT_I> 
INFO:Xst:2260 - The FF/Latch <opb_intc_i/INTC_CORE_I/REGS_I/OPT_REGS_I/IPR_GEN.IPR_REG_GEN[9].IPR_REG_BIT_I> in Unit <opb_intc_i> is equivalent to the following FF/Latch : <opb_intc_i/INTC_CORE_I/IRQ_GEN_I/MASKED_INTS_REG_GEN[9].MASKED_INTS_REG_BIT_I> 
INFO:Xst:2260 - The FF/Latch <opb_intc_i/INTC_CORE_I/REGS_I/OPT_REGS_I/IPR_GEN.IPR_REG_GEN[4].IPR_REG_BIT_I> in Unit <opb_intc_i> is equivalent to the following FF/Latch : <opb_intc_i/INTC_CORE_I/IRQ_GEN_I/MASKED_INTS_REG_GEN[4].MASKED_INTS_REG_BIT_I> 
INFO:Xst:2260 - The FF/Latch <opb_intc_i/INTC_CORE_I/REGS_I/OPT_REGS_I/IPR_GEN.IPR_REG_GEN[16].IPR_REG_BIT_I> in Unit <opb_intc_i> is equivalent to the following FF/Latch : <opb_intc_i/INTC_CORE_I/IRQ_GEN_I/MASKED_INTS_REG_GEN[16].MASKED_INTS_REG_BIT_I> 
INFO:Xst:2260 - The FF/Latch <opb_intc_i/INTC_CORE_I/REGS_I/OPT_REGS_I/IPR_GEN.IPR_REG_GEN[7].IPR_REG_BIT_I> in Unit <opb_intc_i> is equivalent to the following FF/Latch : <opb_intc_i/INTC_CORE_I/IRQ_GEN_I/MASKED_INTS_REG_GEN[7].MASKED_INTS_REG_BIT_I> 
INFO:Xst:2260 - The FF/Latch <opb_intc_i/INTC_CORE_I/REGS_I/OPT_REGS_I/IPR_GEN.IPR_REG_GEN[1].IPR_REG_BIT_I> in Unit <opb_intc_i> is equivalent to the following FF/Latch : <opb_intc_i/INTC_CORE_I/IRQ_GEN_I/MASKED_INTS_REG_GEN[1].MASKED_INTS_REG_BIT_I> 
INFO:Xst:2260 - The FF/Latch <opb_intc_i/INTC_CORE_I/REGS_I/OPT_REGS_I/IPR_GEN.IPR_REG_GEN[11].IPR_REG_BIT_I> in Unit <opb_intc_i> is equivalent to the following FF/Latch : <opb_intc_i/INTC_CORE_I/IRQ_GEN_I/MASKED_INTS_REG_GEN[11].MASKED_INTS_REG_BIT_I> 
INFO:Xst:2260 - The FF/Latch <opb_intc_i/INTC_CORE_I/REGS_I/OPT_REGS_I/IPR_GEN.IPR_REG_GEN[5].IPR_REG_BIT_I> in Unit <opb_intc_i> is equivalent to the following FF/Latch : <opb_intc_i/INTC_CORE_I/IRQ_GEN_I/MASKED_INTS_REG_GEN[5].MASKED_INTS_REG_BIT_I> 
INFO:Xst:2260 - The FF/Latch <opb_intc_i/INTC_CORE_I/REGS_I/OPT_REGS_I/IPR_GEN.IPR_REG_GEN[20].IPR_REG_BIT_I> in Unit <opb_intc_i> is equivalent to the following FF/Latch : <opb_intc_i/INTC_CORE_I/IRQ_GEN_I/MASKED_INTS_REG_GEN[20].MASKED_INTS_REG_BIT_I> 
INFO:Xst:2260 - The FF/Latch <opb_intc_i/INTC_CORE_I/REGS_I/OPT_REGS_I/IPR_GEN.IPR_REG_GEN[17].IPR_REG_BIT_I> in Unit <opb_intc_i> is equivalent to the following FF/Latch : <opb_intc_i/INTC_CORE_I/IRQ_GEN_I/MASKED_INTS_REG_GEN[17].MASKED_INTS_REG_BIT_I> 
INFO:Xst:2260 - The FF/Latch <opb_intc_i/INTC_CORE_I/REGS_I/OPT_REGS_I/IPR_GEN.IPR_REG_GEN[19].IPR_REG_BIT_I> in Unit <opb_intc_i> is equivalent to the following FF/Latch : <opb_intc_i/INTC_CORE_I/IRQ_GEN_I/MASKED_INTS_REG_GEN[19].MASKED_INTS_REG_BIT_I> 
INFO:Xst:2260 - The FF/Latch <opb_intc_i/OPB_INTFC_I/INTC_DBUS_REG_GEN[10].INTC_DBUS_BIT_I> in Unit <opb_intc_i> is equivalent to the following 10 FFs/Latches : <opb_intc_i/OPB_INTFC_I/INTC_DBUS_REG_GEN[9].INTC_DBUS_BIT_I> <opb_intc_i/OPB_INTFC_I/INTC_DBUS_REG_GEN[8].INTC_DBUS_BIT_I> <opb_intc_i/OPB_INTFC_I/INTC_DBUS_REG_GEN[7].INTC_DBUS_BIT_I> <opb_intc_i/OPB_INTFC_I/INTC_DBUS_REG_GEN[6].INTC_DBUS_BIT_I> <opb_intc_i/OPB_INTFC_I/INTC_DBUS_REG_GEN[5].INTC_DBUS_BIT_I> <opb_intc_i/OPB_INTFC_I/INTC_DBUS_REG_GEN[4].INTC_DBUS_BIT_I> <opb_intc_i/OPB_INTFC_I/INTC_DBUS_REG_GEN[3].INTC_DBUS_BIT_I> <opb_intc_i/OPB_INTFC_I/INTC_DBUS_REG_GEN[2].INTC_DBUS_BIT_I> <opb_intc_i/OPB_INTFC_I/INTC_DBUS_REG_GEN[1].INTC_DBUS_BIT_I> <opb_intc_i/OPB_INTFC_I/INTC_DBUS_REG_GEN[0].INTC_DBUS_BIT_I> 


INFO:Xst:2260 - The FF/Latch <opb_intc_i/INTC_CORE_I/REGS_I/OPT_REGS_I/IPR_GEN.IPR_REG_GEN[8].IPR_REG_BIT_I> in Unit <opb_intc_i> is equivalent to the following FF/Latch : <opb_intc_i/INTC_CORE_I/IRQ_GEN_I/MASKED_INTS_REG_GEN[8].MASKED_INTS_REG_BIT_I> 
INFO:Xst:2260 - The FF/Latch <opb_intc_i/INTC_CORE_I/REGS_I/OPT_REGS_I/IPR_GEN.IPR_REG_GEN[13].IPR_REG_BIT_I> in Unit <opb_intc_i> is equivalent to the following FF/Latch : <opb_intc_i/INTC_CORE_I/IRQ_GEN_I/MASKED_INTS_REG_GEN[13].MASKED_INTS_REG_BIT_I> 
INFO:Xst:2260 - The FF/Latch <opb_intc_i/INTC_CORE_I/REGS_I/OPT_REGS_I/IPR_GEN.IPR_REG_GEN[0].IPR_REG_BIT_I> in Unit <opb_intc_i> is equivalent to the following FF/Latch : <opb_intc_i/INTC_CORE_I/IRQ_GEN_I/MASKED_INTS_REG_GEN[0].MASKED_INTS_REG_BIT_I> 
INFO:Xst:2260 - The FF/Latch <opb_intc_i/INTC_CORE_I/REGS_I/OPT_REGS_I/IPR_GEN.IPR_REG_GEN[15].IPR_REG_BIT_I> in Unit <opb_intc_i> is equivalent to the following FF/Latch : <opb_intc_i/INTC_CORE_I/IRQ_GEN_I/MASKED_INTS_REG_GEN[15].MASKED_INTS_REG_BIT_I> 
INFO:Xst:2260 - The FF/Latch <opb_intc_i/INTC_CORE_I/REGS_I/OPT_REGS_I/IPR_GEN.IPR_REG_GEN[14].IPR_REG_BIT_I> in Unit <opb_intc_i> is equivalent to the following FF/Latch : <opb_intc_i/INTC_CORE_I/IRQ_GEN_I/MASKED_INTS_REG_GEN[14].MASKED_INTS_REG_BIT_I> 
INFO:Xst:2260 - The FF/Latch <opb_intc_i/INTC_CORE_I/REGS_I/OPT_REGS_I/IVR_GEN.IVR_REG_GEN[5].IVR_REG_BIT_I> in Unit <opb_intc_i> is equivalent to the following 15 FFs/Latches : <opb_intc_i/INTC_CORE_I/REGS_I/OPT_REGS_I/IVR_GEN.IVR_REG_GEN[6].IVR_REG_BIT_I> <opb_intc_i/INTC_CORE_I/REGS_I/OPT_REGS_I/IVR_GEN.IVR_REG_GEN[7].IVR_REG_BIT_I> <opb_intc_i/INTC_CORE_I/REGS_I/OPT_REGS_I/IVR_GEN.IVR_REG_GEN[8].IVR_REG_BIT_I> <opb_intc_i/INTC_CORE_I/REGS_I/OPT_REGS_I/IVR_GEN.IVR_REG_GEN[9].IVR_REG_BIT_I> <opb_intc_i/INTC_CORE_I/REGS_I/OPT_REGS_I/IVR_GEN.IVR_REG_GEN[10].IVR_REG_BIT_I> <opb_intc_i/INTC_CORE_I/REGS_I/OPT_REGS_I/IVR_GEN.IVR_REG_GEN[11].IVR_REG_BIT_I> <opb_intc_i/INTC_CORE_I/REGS_I/OPT_REGS_I/IVR_GEN.IVR_REG_GEN[12].IVR_REG_BIT_I> <opb_intc_i/INTC_CORE_I/REGS_I/OPT_REGS_I/IVR_GEN.IVR_REG_GEN[13].IVR_REG_BIT_I> <opb_intc_i/INTC_CORE_I/REGS_I/OPT_REGS_I/IVR_GEN.IVR_REG_GEN[14].IVR_REG_BIT_I> <opb_intc_i/INTC_CORE_I/REGS_I/OPT_REGS_I/IVR_GEN.IVR_REG_GEN[15].IVR_REG_BIT_I>
   <opb_intc_i/INTC_CORE_I/REGS_I/OPT_REGS_I/IVR_GEN.IVR_REG_GEN[16].IVR_REG_BIT_I> <opb_intc_i/INTC_CORE_I/REGS_I/OPT_REGS_I/IVR_GEN.IVR_REG_GEN[17].IVR_REG_BIT_I> <opb_intc_i/INTC_CORE_I/REGS_I/OPT_REGS_I/IVR_GEN.IVR_REG_GEN[18].IVR_REG_BIT_I> <opb_intc_i/INTC_CORE_I/REGS_I/OPT_REGS_I/IVR_GEN.IVR_REG_GEN[19].IVR_REG_BIT_I> <opb_intc_i/INTC_CORE_I/REGS_I/OPT_REGS_I/IVR_GEN.IVR_REG_GEN[20].IVR_REG_BIT_I> 
INFO:Xst:2260 - The FF/Latch <opbslave_ext_bridge_i/bridge/flash_cs_n> in Unit <opbslave_ext_bridge_i> is equivalent to the following FF/Latch : <opbslave_ext_bridge_i/bridge/flash_cs_n_1> 
INFO:Xst:2260 - The FF/Latch <opbslave_ext_bridge_i/bridge/current_ext_access_0> in Unit <opbslave_ext_bridge_i> is equivalent to the following 2 FFs/Latches : <opbslave_ext_bridge_i/bridge/current_ext_access_0_1> <opbslave_ext_bridge_i/bridge/current_ext_access_0_2> 
INFO:Xst:2260 - The FF/Latch <plb_psb_bridge_i/plb2psb_bridge/plb2psb_psbside/PSBma_br_n> in Unit <plb_psb_bridge_i> is equivalent to the following FF/Latch : <plb_psb_bridge_i/plb2psb_bridge/plb2psb_psbside/PSBma_br_n_int> 
INFO:Xst:2260 - The FF/Latch <plb_psb_bridge_i/plb2psb_bridge/plb2psb_plbside/pa1_full> in Unit <plb_psb_bridge_i> is equivalent to the following FF/Latch : <plb_psb_bridge_i/plb2psb_bridge/plb2psb_plbside/pa1_full_1> 
INFO:Xst:2260 - The FF/Latch <plb_psb_bridge_i/plb2psb_bridge/plb2psb_psbside/PSBma_abb_n_o_reg> in Unit <plb_psb_bridge_i> is equivalent to the following 42 FFs/Latches : <plb_psb_bridge_i/PSB_tt_T_0> <plb_psb_bridge_i/PSB_tt_T_1> <plb_psb_bridge_i/PSB_tt_T_2> <plb_psb_bridge_i/PSB_tt_T_3> <plb_psb_bridge_i/PSB_tt_T_4> <plb_psb_bridge_i/PSB_tsiz_T_0> <plb_psb_bridge_i/PSB_tsiz_T_1> <plb_psb_bridge_i/PSB_tsiz_T_2> <plb_psb_bridge_i/PSB_tsiz_T_3> <plb_psb_bridge_i/PSB_tbst_n_T> <plb_psb_bridge_i/PSB_a_T_0> <plb_psb_bridge_i/PSB_a_T_1> <plb_psb_bridge_i/PSB_a_T_2> <plb_psb_bridge_i/PSB_a_T_3> <plb_psb_bridge_i/PSB_a_T_4> <plb_psb_bridge_i/PSB_a_T_5> <plb_psb_bridge_i/PSB_a_T_6> <plb_psb_bridge_i/PSB_a_T_7> <plb_psb_bridge_i/PSB_a_T_8> <plb_psb_bridge_i/PSB_a_T_9> <plb_psb_bridge_i/PSB_a_T_10> <plb_psb_bridge_i/PSB_a_T_11> <plb_psb_bridge_i/PSB_a_T_12> <plb_psb_bridge_i/PSB_a_T_13> <plb_psb_bridge_i/PSB_a_T_14> <plb_psb_bridge_i/PSB_a_T_15> <plb_psb_bridge_i/PSB_a_T_16> <plb_psb_bridge_i/PSB_a_T_17>
   <plb_psb

_bridge_i/PSB_a_T_18> <plb_psb_bridge_i/PSB_a_T_19> <plb_psb_bridge_i/PSB_a_T_20> <plb_psb_bridge_i/PSB_a_T_21> <plb_psb_bridge_i/PSB_a_T_22> <plb_psb_bridge_i/PSB_a_T_23> <plb_psb_bridge_i/PSB_a_T_24> <plb_psb_bridge_i/PSB_a_T_25> <plb_psb_bridge_i/PSB_a_T_26> <plb_psb_bridge_i/PSB_a_T_27> <plb_psb_bridge_i/PSB_a_T_28> <plb_psb_bridge_i/PSB_a_T_29> <plb_psb_bridge_i/PSB_a_T_30> <plb_psb_bridge_i/PSB_a_T_31> 
INFO:Xst:2260 - The FF/Latch <plb_psb_bridge_i/PSB_d_T_0> in Unit <plb_psb_bridge_i> is equivalent to the following 63 FFs/Latches : <plb_psb_bridge_i/PSB_d_T_1> <plb_psb_bridge_i/PSB_d_T_2> <plb_psb_bridge_i/PSB_d_T_3> <plb_psb_bridge_i/PSB_d_T_4> <plb_psb_bridge_i/PSB_d_T_5> <plb_psb_bridge_i/PSB_d_T_6> <plb_psb_bridge_i/PSB_d_T_7> <plb_psb_bridge_i/PSB_d_T_8> <plb_psb_bridge_i/PSB_d_T_9> <plb_psb_bridge_i/PSB_d_T_10> <plb_psb_bridge_i/PSB_d_T_11> <plb_psb_bridge_i/PSB_d_T_12> <plb_psb_bridge_i/PSB_d_T_13> <plb_psb_bridge_i/PSB_d_T_14> <plb_psb_bridge_i/PSB_d_T_15> <plb_psb_bridge_i/PSB_d_T_16> <plb_psb_bridge_i/PSB_d_T_17> <plb_psb_bridge_i/PSB_d_T_18> <plb_psb_bridge_i/PSB_d_T_19> <plb_psb_bridge_i/PSB_d_T_20> <plb_psb_bridge_i/PSB_d_T_21> <plb_psb_bridge_i/PSB_d_T_22> <plb_psb_bridge_i/PSB_d_T_23> <plb_psb_bridge_i/PSB_d_T_24> <plb_psb_bridge_i/PSB_d_T_25> <plb_psb_bridge_i/PSB_d_T_26> <plb_psb_bridge_i/PSB_d_T_27> <plb_psb_bridge_i/PSB_d_T_28> <plb_psb_bridge_i/PSB_d_T_29> <plb_psb_bridge_i/PSB_d_T_30>
   <plb_psb_bridge_i/PSB_d_T_31> <plb_psb_bridge_i/PSB_d_T_32> <plb_psb_bridge_i/PSB_d_T_33> <plb_psb_bridge_i/PSB_d_T_34> <plb_psb_bridge_i/PSB_d_T_35> <plb_psb_bridge_i/PSB_d_T_36> <plb_psb_bridge_i/PSB_d_T_37> <plb_psb_bridge_i/PSB_d_T_38> <plb_psb_bridge_i/PSB_d_T_39> <plb_psb_bridge_i/PSB_d_T_40> <plb_psb_bridge_i/PSB_d_T_41> <plb_psb_bridge_i/PSB_d_T_42> <plb_psb_bridge_i/PSB_d_T_43> <plb_psb_bridge_i/PSB_d_T_44> <plb_psb_bridge_i/PSB_d_T_45> <plb_psb_bridge_i/PSB_d_T_46> <plb_psb_bridge_i/PSB_d_T_47> <plb_psb_bridge_i/PSB_d_T_48> <plb_psb_bridge_i/PSB_d_T_49> <plb_psb_bridge_i/PSB_d_T_50> <plb_psb_bridge_i/PSB_d_T_51> <plb_psb_bridge_i/PSB_d_T_52> <plb_psb_bridge_i/PSB_d_T_53> <plb_psb_bridge_i/PSB_d_T_54> <plb_psb_bridge_i/PSB_d_T_55> <plb_psb_bridge_i/PSB_d_T_56> <plb_psb_bridge_i/PSB_d_T_57> <plb_psb_bridge_i/PSB_d_T_58> <plb_psb_bridge_i/PSB_d_T_59> <plb_psb_bridge_i/PSB_d_T_60> <plb_psb_bridge_i/PSB_d_T_61> <plb_psb_bridge_i/PSB_d_T_62> <plb_psb_bridge_i/PSB_d_T_63> 
INFO:Xst:2260 - The FF/Latch <plb_psb_bridge_i/plb2psb_bridge/plb2psb_plbside/pa1_full_s> in Unit <plb_psb_bridge_i> is equivalent to the following FF/Latch : <plb_psb_bridge_i/plb2psb_bridge/plb2psb_plbside/pa1_full_s_1> 
INFO:Xst:2260 - The FF/Latch <ms_rst_4regs_0/USER_LOGIC_I/slv_reg0_23> in Unit <ms_rst_4regs_0> is equivalent to the following 2 FFs/Latches : <ms_rst_4regs_0/USER_LOGIC_I/slv_reg0_23_1> <ms_rst_4regs_0/USER_LOGIC_I/slv_reg0_23_2> 
INFO:Xst:2260 - The FF/Latch <ms_rst_4regs_0/USER_LOGIC_I/slv_reg0_20> in Unit <ms_rst_4regs_0> is equivalent to the following FF/Latch : <ms_rst_4regs_0/USER_LOGIC_I/slv_reg0_20_1> 
INFO:Xst:2260 - The FF/Latch <ms_rst_4regs_0/USER_LOGIC_I/slv_reg0_21> in Unit <ms_rst_4regs_0> is equivalent to the following 2 FFs/Latches : <ms_rst_4regs_0/USER_LOGIC_I/slv_reg0_21_1> <ms_rst_4regs_0/USER_LOGIC_I/slv_reg0_21_2> 
INFO:Xst:2260 - The FF/Latch <ms_rst_4regs_0/USER_LOGIC_I/slv_reg0_22> in Unit <ms_rst_4regs_0> is equivalent to the following 2 FFs/Latches : <ms_rst_4regs_0/USER_LOGIC_I/slv_reg0_22_1> <ms_rst_4regs_0/USER_LOGIC_I/slv_reg0_22_2> 
INFO:Xst:2260 - The FF/Latch <opb_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[21].TCSR0_FF_I> in Unit <opb_timer_0> is equivalent to the following FF/Latch : <opb_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[21].TCSR1_FF_I> 



Final Macro Processing ...



=========================================================================
Final Register Report

Found no macro
=========================================================================



=========================================================================
*                          Partition Report                             *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
Top Level Output File Name         : ../implementation/system.ngc
Output Format                      : ngc
Optimization Goal                  : speed
Keep Hierarchy                     : no

Design Statistics
# IOs                              : 262

Cell Usage :
# BELS                             : 13201
#      BUF                         : 1
#      GND                         : 22
#      INV                         : 168
#      LUT1                        : 113
#      LUT2                        : 881
#      LUT2_D                      : 30
#      LUT2_L                      : 20
#      LUT3                        : 1940
#      LUT3_D                      : 99
#      LUT3_L                      : 43
#      LUT4                        : 6567
#      LUT4_D                      : 142
#      LUT4_L                      : 369
#      MULT_AND                    : 62
#      MUXCY                       : 1093
#      MUXCY_D                     : 8
#      MUXCY_L                     : 156
#      MUXF5                       : 722
#      MUXF6                       : 144
#      MUXF7                       : 16
#      VCC                         : 23
#      XORCY                       : 582
# FlipFlops/Latches                : 7536
#      FD                          : 238
#      FD_1                        : 5
#      FDC                         : 598
#      FDCE                        : 1350
#      FDCPE                       : 4
#      FDDRRSE                     : 42
#      FDE                         : 1509
#      FDP                         : 165
#      FDPE                        : 68
#      FDR                         : 1587
#      FDR_1                       : 4
#      FDRE                        : 1550
#      FDRS                        : 142
#      FDRS_1                      : 1
#      FDRSE                       : 118
#      FDS                         : 117
#      FDS_1                       : 8
#      FDSE                        : 30
# RAMS                             : 207
#      RAM16X1D                    : 174
#      RAMB16_S2_S2                : 32
#      RAMB16_S4                   : 1
# Shift Registers                  : 164
#      SRL16                       : 43
#      SRL16E                      : 121
# Clock Buffers                    : 5
#      BUFG                        : 5
# IO Buffers                       : 262
#      IBUF                        : 25
#      IBUFG                       : 3
#      IOBUF                       : 201
#      OBUF                        : 33
# DCMs                             : 3
#      DCM                         : 3
# Others                           : 3
#      JTAGPPC                     : 1
#      PPC405                      : 2
=========================================================================



Device utilization summary:
---------------------------

Selected Device : 2vp100ff1704-6 

 Number of Slices:                    7257  out of  44096    16%  
 Number of Slice Flip Flops:          7310  out of  88192     8%  
 Number of 4 input LUTs:             10884  out of  88192    12%  
    Number used as logic:            10372
    Number used as Shift registers:    164
    Number used as RAMs:               348
 Number of IOs:                        262
 Number of bonded IOBs:                259  out of   1040    24%  
    IOB Flip Flops:                    226
 Number of BRAMs:                       33  out of    444     7%  
 Number of GCLKs:                        5  out of     16    31%  
 Number of PPC405s:                      2  out of      2   100%  
 Number of DCMs:                         3  out of     12    25%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------




=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+
Clock Signal                                                                                                                                                 | Clock buffer(FF name)                                                                                                                                                                   | Load  |
-------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+
fpga_plb_clk                                                                                                                                                 | clock_reset_block/ap1000_bp_clock_generation/plb_dcm:CLK0                                                                                                                               | 4293  |
fpga_opb_clk                                                                                                                                                 | clock_reset_block/ap1000_bp_clock_generation/opb_dcm:CLK0                                                                                                                               | 3376  |
fpga_plb_clk                                                                                                                                                 | clock_reset_block/ap1000_bp_clock_generation/plb_dcm:CLKFX                                                                                                                              | 1     |
fpga_plb_clk                                                                                                                                                 | clock_reset_block/ap1000_bp_clock_generation/plb_dcm:CLK90                                                                                                                              | 16    |
ddr1_clk_fb                                                                                                                                                  | clock_reset_block/ap1000_bp_clock_generation/ddrfb_dcm:CLK0                                                                                                                             | 254   |
plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[3].V2_ASYNCH_FIFO_I/N0                                                           | NONE(plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[3].V2_ASYNCH_FIFO_I/BU280)                                                                             | 2     |
plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[2].V2_ASYNCH_FIFO_I/N0                                                           | NONE(plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[2].V2_ASYNCH_FIFO_I/BU173)                                                                             | 2     |
plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[1].V2_ASYNCH_FIFO_I/N0                                                           | NONE(plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[1].V2_ASYNCH_FIFO_I/BU280)                                                                             | 2     |


plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[0].V2_ASYNCH_FIFO_I/N0                                                           | NONE(plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[0].V2_ASYNCH_FIFO_I/BU173)                                                                             | 2     |
ExternalPort_0_OBUF                                                                                                                                          | NONE(bram/bram/ramb16_s2_s2_17)                                                                                                                                                         | 33    |
opb_intc_i/opb_intc_i/INTC_CORE_I/MANY_INTR_DET_GEN.INTR_DET_I/interrupts<6>(opb_intc_i/opb_intc_i/INTC_CORE_I/MANY_INTR_DET_GEN.INTR_DET_I/interrupts<6>1:O)| NONE(*)(opb_intc_i/opb_intc_i/INTC_CORE_I/MANY_INTR_DET_GEN.INTR_DET_I/DETECT_INTR_I/INTR_DETECT_GEN[6].EDGE_DETECT_GEN.EDGE_DET_BIT_I/KIND_OF_EDGE_I/RISING_EDGE_GEN.RISING_EDGE_DET_I)| 1     |
-------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+
(*) This 1 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+
Control Signal                                                                                                                                                                                           | Buffer(FF name)                                                                                                                                                                      | Load  |
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+
plb_bus/PLB_Rst(plb_bus/plb_bus/POR_FF2_I:Q)                                                                                                                                                             | NONE(plb_psb_bridge_i/plb_psb_bridge_i/PSBslma_d_i_5)                                                                                                                                | 1782  |
plb2opb_bridge_i/plb2opb_bridge_i/PLB_abort_regd_clear(plb2opb_bridge_i/plb2opb_bridge_i/I_PLB_abort_regd_clear:O)                                                                                       | NONE(plb2opb_bridge_i/plb2opb_bridge_i/I_PLB_abort_Reg)                                                                                                                              | 1     |
plb2opb_bridge_i/BGO_SSize<0>(plb2opb_bridge_i/XST_GND:G)                                                                                                                                                | NONE(plb2opb_bridge_i/plb2opb_bridge_i/I_PLB_abort_Reg)                                                                                                                              | 4     |


plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/fifo_rst(plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/fifo_rst:Q)                                               | NONE(plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[2].V2_ASYNCH_FIFO_I/BU185)                                                                          | 120   |
plb2opb_bridge_i/plb2opb_bridge_i/OPBside_reset_Read_inprog_negedge_regd(plb2opb_bridge_i/plb2opb_bridge_i/I_OPBside_reset_Read_inprog_negedge_regd:O)                                                   | NONE(plb2opb_bridge_i/plb2opb_bridge_i/I_Read_inprog_negedge_Reg)                                                                                                                    | 1     |
clock_reset_block/clock_reset_block/plb_dcm_rst(clock_reset_block/clock_reset_block/ap1000_bp_reset_generation/async_fpga_rst_n_inv11_INV_0:O)                                                           | NONE(clock_reset_block/clock_reset_block/ap1000_bp_reset_generation/FPGA_rst_n)                                                                                                      | 3     |
opb_bus/OPB_Rst(opb_bus/opb_bus/POR_FF_I:Q)                                                                                                                                                              | NONE(opbslave_ext_bridge_i/opbslave_ext_bridge_i/bridge/sl_dbus_19)                                                                                                                  | 261   |
rs232_1/rs232_1/OPB_UARTLITE_Core_I/reset_RX_FIFO(rs232_1/rs232_1/OPB_UARTLITE_Core_I/reset_RX_FIFO:Q)                                                                                                   | NONE(rs232_1/rs232_1/OPB_UARTLITE_Core_I/OPB_UARTLITE_RX_I/SRL_FIFO_I/data_Exists_I)                                                                                                 | 1     |
rs232_1/rs232_1/OPB_UARTLITE_Core_I/reset_TX_FIFO(rs232_1/rs232_1/OPB_UARTLITE_Core_I/reset_TX_FIFO:Q)                                                                                                   | NONE(rs232_1/rs232_1/OPB_UARTLITE_Core_I/OPB_UARTLITE_TX_I/SRL_FIFO_I/data_Exists_I)                                                                                                 | 1     |
plb2opb_bridge_i/plb2opb_bridge_i/PLBside_reset_OPB_timeout_onRd(plb2opb_bridge_i/plb2opb_bridge_i/I_OPB_timeout_side_Reg_CLR:O)                                                                         | NONE(plb2opb_bridge_i/plb2opb_bridge_i/I_OPB_timeout_Reg)                                                                                                                            | 1     |
plb2opb_bridge_i/plb2opb_bridge_i/PLBside_reset_OPB_retry_onRd(plb2opb_bridge_i/plb2opb_bridge_i/I_B_side_Reg_CLR:O)                                                                                     | NONE(plb2opb_bridge_i/plb2opb_bridge_i/I_A_side_Reg)                                                                                                                                 | 1     |
plb_ddr_controller_i/Sl_rdWdAddr<3>(plb_ddr_controller_i/XST_GND:G)                                                                                                                                      | NONE(plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/IO_REG_I/INPUT_DQS_REG_GEN[0].RDDQS_REG)                                                                                   | 4     |
plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[3].V2_ASYNCH_FIFO_I/N0(plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[3].V2_ASYNCH_FIFO_I/GND:G)| NONE(plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[3].V2_ASYNCH_FIFO_I/BU280)                                                                          | 2     |
plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[2].V2_ASYNCH_FIFO_I/N0(plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[2].V2_ASYNCH_FIFO_I/GND:G)| NONE(plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[2].V2_ASYNCH_FIFO_I/BU173)                                                                          | 2     |


plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[1].V2_ASYNCH_FIFO_I/N0(plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[1].V2_ASYNCH_FIFO_I/GND:G)| NONE(plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[1].V2_ASYNCH_FIFO_I/BU280)                                                                          | 2     |
plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[0].V2_ASYNCH_FIFO_I/N0(plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[0].V2_ASYNCH_FIFO_I/GND:G)| NONE(plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[0].V2_ASYNCH_FIFO_I/BU173)                                                                          | 2     |
opb_intc_i/opb_intc_i/INTC_CORE_I/MANY_INTR_DET_GEN.INTR_DET_I/clear<6>(opb_intc_i/opb_intc_i/INTC_CORE_I/MANY_INTR_DET_GEN.INTR_DET_I/clear<6>1:O)                                                      | NONE(opb_intc_i/opb_intc_i/INTC_CORE_I/MANY_INTR_DET_GEN.INTR_DET_I/DETECT_INTR_I/INTR_DETECT_GEN[6].EDGE_DETECT_GEN.EDGE_DET_BIT_I/KIND_OF_EDGE_I/RISING_EDGE_GEN.RISING_EDGE_DET_I)| 1     |
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+

Timing Summary:
---------------
Speed Grade: -6

   Minimum period: 23.981ns (Maximum Frequency: 41.700MHz)
   Minimum input arrival time before clock: 5.920ns
   Maximum output required time after clock: 4.706ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'fpga_plb_clk'
  Clock period: 23.981ns (frequency: 41.700MHz)
  Total number of paths / destination ports: 161611 / 9704
-------------------------------------------------------------------------
Delay:               5.995ns (Levels of Logic = 9)
  Source:            plb_bus/plb_bus/I_PLB_ARBITER_LOGIC/DCR_GEN.I_DCR/dcr_write_d1 (FF)
  Destination:       ppc405_i/ppc405_i/PPC405_i (CPU)
  Source Clock:      fpga_plb_clk rising
  Destination Clock: fpga_plb_clk rising 4.0X

  Data Path: plb_bus/plb_bus/I_PLB_ARBITER_LOGIC/DCR_GEN.I_DCR/dcr_write_d1 to ppc405_i/ppc405_i/PPC405_i
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              11   0.374   0.729  plb_bus/I_PLB_ARBITER_LOGIC/DCR_GEN.I_DCR/dcr_write_d1 (plb_bus/I_PLB_ARBITER_LOGIC/DCR_GEN.I_DCR/dcr_write_d1)
     LUT2:I1->O            1   0.313   0.390  plb_bus/I_PLB_ARBITER_LOGIC/DCR_GEN.I_DCR/dcr_address_valid1 (plb_bus/I_PLB_ARBITER_LOGIC/DCR_GEN.I_DCR/dcr_address_valid)
     MUXCY:CI->O           3   0.751   0.495  plb_bus/I_PLB_ARBITER_LOGIC/DCR_GEN.I_DCR/MULTI_DEVADDR_BITS_GEN.DCR_BASEADDR_DECODE_I/XST_WA.GEN_DECODE[0].MUXCY_I (plb_bus/I_PLB_ARBITER_LOGIC/DCR_GEN.I_DCR/dcr_plb_access)
     LUT3:I2->O           32   0.313   0.933  plb_bus/I_PLB_ARBITER_LOGIC/DCR_GEN.I_DCR/PLB_dcrDBus_and00001 (plb_bus/I_PLB_ARBITER_LOGIC/DCR_GEN.I_DCR/PLB_dcrDBus_and0000)
     LUT3:I0->O            2   0.313   0.473  plb_bus/I_PLB_ARBITER_LOGIC/DCR_GEN.I_DCR/PLB_dcrDBus<14>1 (PLB_dcrDBus<14>)
     end scope: 'plb_bus'
     begin scope: 'dcr_bus'
     end scope: 'dcr_bus'
     begin scope: 'plb2opb_bridge_i'
     LUT3:I2->O            0   0.313   0.000  plb2opb_bridge_i/INCLUDE_DCR_GEN.BEAR_BESR_I/BGO_dcrDBus<14>1 (BGO_dcrDBus<14>)
     end scope: 'plb2opb_bridge_i'
     begin scope: 'dcr_bus'
     end scope: 'dcr_bus'
     begin scope: 'ppc405_i'
     PPC405:DCRC405DBUSIN14        0.599          ppc405_i/PPC405_i


    ----------------------------------------
    Total                      5.995ns (2.975ns logic, 3.020ns route)
                                       (49.6% logic, 50.4% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'fpga_opb_clk'
  Clock period: 10.365ns (frequency: 96.476MHz)
  Total number of paths / destination ports: 2694131 / 7273
-------------------------------------------------------------------------
Delay:               10.365ns (Levels of Logic = 11)
  Source:            ms_rst_4regs_0/ms_rst_4regs_0/USER_LOGIC_I/slv_reg0_21_1 (FF)
  Destination:       ms_rst_4regs_0/ms_rst_4regs_0/USER_LOGIC_I/ecb<2>.oseventgrp_6 (FF)
  Source Clock:      fpga_opb_clk rising
  Destination Clock: fpga_opb_clk rising

  Data Path: ms_rst_4regs_0/ms_rst_4regs_0/USER_LOGIC_I/slv_reg0_21_1 to ms_rst_4regs_0/ms_rst_4regs_0/USER_LOGIC_I/ecb<2>.oseventgrp_6
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q            11   0.374   0.756  ms_rst_4regs_0/USER_LOGIC_I/slv_reg0_21_1 (ms_rst_4regs_0/USER_LOGIC_I/slv_reg0_21_1)
     LUT3_D:I0->O        127   0.313   0.999  ms_rst_4regs_0/USER_LOGIC_I/mux0005_cmp_eq000611 (ms_rst_4regs_0/USER_LOGIC_I/N3041)
     LUT4:I3->O            1   0.313   0.418  ms_rst_4regs_0/USER_LOGIC_I/mux0007_6_mux0000<7>86 (ms_rst_4regs_0/USER_LOGIC_I/mux0007_6_mux0000<7>_map26)
     LUT4:I2->O            1   0.313   0.418  ms_rst_4regs_0/USER_LOGIC_I/mux0007_6_mux0000<7>95 (ms_rst_4regs_0/USER_LOGIC_I/mux0007_6_mux0000<7>_map29)
     LUT4:I2->O            2   0.313   0.561  ms_rst_4regs_0/USER_LOGIC_I/mux0007_6_mux0000<7>119 (ms_rst_4regs_0/USER_LOGIC_I/mux0007_6_mux0000<7>)
     LUT3:I1->O            1   0.313   0.000  ms_rst_4regs_0/USER_LOGIC_I/Mmux__varindex0003_4 (ms_rst_4regs_0/USER_LOGIC_I/N220)
     MUXF5:I1->O           1   0.340   0.000  ms_rst_4regs_0/USER_LOGIC_I/Mmux__varindex0003_3_f5 (ms_rst_4regs_0/USER_LOGIC_I/Mmux__varindex0003_3_f5)
     MUXF6:I1->O         123   0.319   0.970  ms_rst_4regs_0/USER_LOGIC_I/Mmux__varindex0003_2_f6 (ms_rst_4regs_0/USER_LOGIC_I/_varindex0003<0>)
     LUT3:I2->O            1   0.313   0.506  ms_rst_4regs_0/USER_LOGIC_I/ecb<9>_oseventgrp_0_cmp_eq000018 (ms_rst_4regs_0/USER_LOGIC_I/ecb<9>_oseventgrp_0_cmp_eq0000_map8)
     LUT3:I1->O            9   0.313   0.587  ms_rst_4regs_0/USER_LOGIC_I/ecb<9>_oseventgrp_0_cmp_eq000043 (ms_rst_4regs_0/USER_LOGIC_I/ecb<9>_oseventgrp_0_cmp_eq0000)
     MUXF5:S->O           15   0.619   0.761  ms_rst_4regs_0/USER_LOGIC_I/ecb<10>_oseventgrp_6_mux00002 (ms_rst_4regs_0/USER_LOGIC_I/N1941)
     LUT4:I2->O            1   0.313   0.000  ms_rst_4regs_0/USER_LOGIC_I/ecb<9>_oseventgrp_6_mux00001 (ms_rst_4regs_0/USER_LOGIC_I/ecb<9>_oseventgrp_6_mux0000)
     FDE:D                     0.234          ms_rst_4regs_0/USER_LOGIC_I/ecb<9>.oseventgrp_6
    ----------------------------------------
    Total                     10.365ns (4.390ns logic, 5.975ns route)
                                       (42.4% logic, 57.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'ddr1_clk_fb'
  Clock period: 3.383ns (frequency: 295.552MHz)
  Total number of paths / destination ports: 1204 / 628
-------------------------------------------------------------------------
Delay:               3.383ns (Levels of Logic = 6)
  Source:            plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[3].V2_ASYNCH_FIFO_I/BU237 (FF)
  Destination:       plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[3].V2_ASYNCH_FIFO_I/BU292 (FF)
  Source Clock:      ddr1_clk_fb rising
  Destination Clock: ddr1_clk_fb rising

  Data Path: plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[3].V2_ASYNCH_FIFO_I/BU237 to plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[3].V2_ASYNCH_FIFO_I/BU292


                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             3   0.374   0.610  BU237 (N812)
     LUT4:I0->O            1   0.313   0.000  BU278 (N1797)
     MUXCY:S->O            1   0.377   0.000  BU279 (N1801)
     MUXCY:CI->O           1   0.041   0.000  BU282 (N1800)
     MUXCY:CI->O           1   0.041   0.000  BU285 (N1799)
     MUXCY_D:CI->LO        0   0.525   0.000  BU288 (N1798)
     XORCY:CI->O           1   0.868   0.000  BU291 (N1804)
     FDPE:D                    0.234          BU292
    ----------------------------------------
    Total                      3.383ns (2.773ns logic, 0.610ns route)
                                       (82.0% logic, 18.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'ddr1_clk_fb'
  Total number of paths / destination ports: 68 / 68
-------------------------------------------------------------------------
Offset:              1.598ns (Levels of Logic = 2)
  Source:            ddr1_dq<0> (PAD)
  Destination:       plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/IO_REG_I/INPUT_DDR_REGS_GEN[31].RDDATA_LOREG (FF)
  Destination Clock: ddr1_clk_fb falling

  Data Path: ddr1_dq<0> to plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/IO_REG_I/INPUT_DDR_REGS_GEN[31].RDDATA_LOREG
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IOBUF:IO->O           2   0.919   0.445  iobuf_87 (ddr1_dq_I<0>)
     begin scope: 'plb_ddr_controller_i'
     FDCE:D                    0.234          plb_ddr_controller_i/DDR_CTRL_I/IO_REG_I/INPUT_DDR_REGS_GEN[31].RDDATA_LOREG
    ----------------------------------------
    Total                      1.598ns (1.153ns logic, 0.445ns route)
                                       (72.2% logic, 27.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'fpga_opb_clk'
  Total number of paths / destination ports: 54 / 54
-------------------------------------------------------------------------
Offset:              2.873ns (Levels of Logic = 4)
  Source:            fpga_test_switch_0 (PAD)
  Destination:       opbslave_ext_bridge_i/opbslave_ext_bridge_i/bridge/opb_out_read_data_23 (FF)
  Destination Clock: fpga_opb_clk rising

  Data Path: fpga_test_switch_0 to opbslave_ext_bridge_i/opbslave_ext_bridge_i/bridge/opb_out_read_data_23
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             2   0.919   0.588  fpga_test_switch_0_IBUF (fpga_test_switch_0_IBUF)
     begin scope: 'opbslave_ext_bridge_i'
     LUT4:I0->O            1   0.313   0.506  opbslave_ext_bridge_i/bridge/opb_out_read_data_23_mux00007 (opbslave_ext_bridge_i/bridge/opb_out_read_data_23_mux0000_map3)
     LUT4:I1->O            1   0.313   0.000  opbslave_ext_bridge_i/bridge/opb_out_read_data_23_mux000018 (opbslave_ext_bridge_i/bridge/opb_out_read_data_23_mux0000)
     FDC:D                     0.234          opbslave_ext_bridge_i/bridge/opb_out_read_data_23
    ----------------------------------------
    Total                      2.873ns (1.779ns logic, 1.094ns route)
                                       (61.9% logic, 38.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'fpga_plb_clk'
  Total number of paths / destination ports: 1293 / 404
-------------------------------------------------------------------------
Offset:              5.920ns (Levels of Logic = 7)
  Source:            psb_ta_n (PAD)
  Destination:       plb_psb_bridge_i/plb_psb_bridge_i/plb2psb_bridge/plb2psb_psbside/PSBma_ta_unreg_cnt_0 (FF)


  Destination Clock: fpga_plb_clk rising

  Data Path: psb_ta_n to plb_psb_bridge_i/plb_psb_bridge_i/plb2psb_bridge/plb2psb_psbside/PSBma_ta_unreg_cnt_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IOBUF:IO->O         259   0.919   1.285  iobuf_126 (psb_ta_n_I)
     begin scope: 'plb_psb_bridge_i'
     LUT2:I1->O            1   0.313   0.418  plb_psb_bridge_i/plb2psb_bridge/plb2psb_psbside/deassert_dbb_no_error_or0000_SW0 (N7346)
     LUT4:I2->O            3   0.313   0.495  plb_psb_bridge_i/plb2psb_bridge/plb2psb_psbside/deassert_dbb_no_error_or0000 (debug_bus<3>)
     LUT3_D:I2->O          5   0.313   0.531  plb_psb_bridge_i/plb2psb_bridge/plb2psb_psbside/PSBma_dbb_n_en_or00001 (plb_psb_bridge_i/plb2psb_bridge/plb2psb_psbside/PSBma_dbb_n_en_or0000)
     LUT3:I2->O            2   0.313   0.473  plb_psb_bridge_i/plb2psb_bridge/plb2psb_psbside/PSBma_dbb_n_o1 (debug_bus<4>)
     LUT3:I2->O            1   0.313   0.000  plb_psb_bridge_i/plb2psb_bridge/plb2psb_psbside/Mcount_PSBma_ta_unreg_cnt_eqn_11 (plb_psb_bridge_i/plb2psb_bridge/plb2psb_psbside/Mcount_PSBma_ta_unreg_cnt_eqn_1)
     FDCE:D                    0.234          plb_psb_bridge_i/plb2psb_bridge/plb2psb_psbside/PSBma_ta_unreg_cnt_0
    ----------------------------------------
    Total                      5.920ns (2.718ns logic, 3.202ns route)
                                       (45.9% logic, 54.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'fpga_plb_clk'
  Total number of paths / destination ports: 320 / 175
-------------------------------------------------------------------------
Offset:              3.615ns (Levels of Logic = 2)
  Source:            plb_psb_bridge_i/plb_psb_bridge_i/PSB_abb_n_O (FF)
  Destination:       psb_abb_n (PAD)
  Source Clock:      fpga_plb_clk rising

  Data Path: plb_psb_bridge_i/plb_psb_bridge_i/PSB_abb_n_O to psb_abb_n
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDP:C->Q              1   0.374   0.390  plb_psb_bridge_i/PSB_abb_n_O (PSB_abb_n_O)
     end scope: 'plb_psb_bridge_i'
     IOBUF:I->IO               2.851          iobuf_120 (psb_abb_n)
    ----------------------------------------
    Total                      3.615ns (3.225ns logic, 0.390ns route)
                                       (89.2% logic, 10.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'fpga_opb_clk'
  Total number of paths / destination ports: 109 / 57
-------------------------------------------------------------------------
Offset:              4.706ns (Levels of Logic = 3)
  Source:            opbslave_ext_bridge_i/opbslave_ext_bridge_i/bridge/opb_master_en (FF)
  Destination:       lbus_oe_n (PAD)
  Source Clock:      fpga_opb_clk rising

  Data Path: opbslave_ext_bridge_i/opbslave_ext_bridge_i/bridge/opb_master_en to lbus_oe_n
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.374   0.445  opbslave_ext_bridge_i/bridge/opb_master_en (opbslave_ext_bridge_i/bridge/opb_master_en)
     INV:I->O             27   0.313   0.781  opbslave_ext_bridge_i/bridge/EXTt_oe_n1_INV_0 (opb_ext_bridge_debug_bus<25>)
     end scope: 'opbslave_ext_bridge_i'
     IOBUF:T->IO               2.793          iobuf_8 (lbus_addr<0>)
    ----------------------------------------
    Total                      4.706ns (3.480ns logic, 1.226ns route)
                                       (73.9% logic, 26.1% route)

=========================================================================


CPU : 81.28 / 81.34 s | Elapsed : 82.00 / 82.00 s
 
--> 

Total memory usage is 336628 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  203 (   0 filtered)
Number of infos    :   93 (   0 filtered)



*********************************************
Running Xilinx Implementation tools..
*********************************************
xflow -wd implementation -p xc2vp100ff1704-6 -implement xflow.opt system.ngc


Release 9.1.02i - Xflow J.33
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc2vp100ff1704-6 -implement xflow.opt system.ngc
 
.... Copying flowfile C:/Xilinx91i/xilinx/data/fpga.flw into working directory
C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/implementation 

Using Flow File:
C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/implementation/fpga.flw 
Using Option File(s): 
 C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc2vp100ff1704-6 -nt timestamp -bm system.bmm
"C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/implementation/system.ngc
" -uc system.ucf system.ngd 
#----------------------------------------------#


Release 9.1.02i - ngdbuild J.33
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.

Command Line: ngdbuild -p xc2vp100ff1704-6 -nt timestamp -bm system.bmm
C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/implementation/system.ngc
-uc system.ucf system.ngd

Reading NGO file
"C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/implementation/system.ngc
" ...
Loading design module
"C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/implementation/clock_rese
t_block_wrapper.ngc"...
Loading design module
"C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/implementation/ppc405_i_w
rapper.ngc"...


Loading design module
"C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/implementation/plb_bus_wr
apper.ngc"...
Loading design module
"C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/implementation/plb_ddr_co
ntroller_i_wrapper.ngc"...
Loading design module
"C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/implementation/plb_bram_i
f_cntlr_i_wrapper.ngc"...
Loading design module
"C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/implementation/bram_wrapp
er.ngc"...
Loading design module
"C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/implementation/plb2opb_br
idge_i_wrapper.ngc"...
Loading design module
"C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/implementation/opb_bus_wr
apper.ngc"...
Loading design module
"C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/implementation/ap1000_int
errupt_interface_i_wrapper.ngc"...
Loading design module
"C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/implementation/opb_intc_i
_wrapper.ngc"...
Loading design module
"C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/implementation/rs232_1_wr
apper.ngc"...
Loading design module
"C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/implementation/opbslave_e
xt_bridge_i_wrapper.ngc"...
Loading design module
"C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/implementation/plb_psb_br
idge_i_wrapper.ngc"...


Loading design module
"C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/implementation/dcr_bus_wr
apper.ngc"...
Loading design module
"C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/implementation/ppc405_ppc
jtag_chain_wrapper.ngc"...
Loading design module
"C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/implementation/jtagppc_0_
wrapper.ngc"...
Loading design module
"C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/implementation/ms_rst_4re
gs_0_wrapper.ngc"...
Loading design module
"C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/implementation/opb_slave1
_0_wrapper.ngc"...
Loading design module
"C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/implementation/plb_emc_0_
wrapper.ngc"...
Loading design module
"C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/implementation/opb_gpio_0
_wrapper.ngc"...
Loading design module
"C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/implementation/opb_timer_
0_wrapper.ngc"...

Applying constraints in "system.ucf" to the design...



Checking timing specifications ...


INFO:XdmHelpers:851 - TNM "fpga_plb_clk", used in period specification
   "TS_fpga_plb_clk", was traced into DCM instance
   "clock_reset_block/clock_reset_block/ap1000_bp_clock_generation/plb_dcm". The
   following new TNM groups and period specifications were generated at the DCM
   output(s):
   CLK0:
TS_clock_reset_block_clock_reset_block_ap1000_bp_clock_generation_clkplb_i=PERIO
D clock_reset_block_clock_reset_block_ap1000_bp_clock_generation_clkplb_i
TS_fpga_plb_clk*1 HIGH 50%
   CLK90:
TS_clock_reset_block_clock_reset_block_ap1000_bp_clock_generation_ddr_clkplb_90_
i=PERIOD
clock_reset_block_clock_reset_block_ap1000_bp_clock_generation_ddr_clkplb_90_i
TS_fpga_plb_clk*1 PHASE + 3.125 nS HIGH 50%
   CLKFX:
TS_clock_reset_block_clock_reset_block_ap1000_bp_clock_generation_clkcpu_i=PERIO
D clock_reset_block_clock_reset_block_ap1000_bp_clock_generation_clkcpu_i
TS_fpga_plb_clk/3 HIGH 50%
INFO:XdmHelpers:851 - TNM "ddr1_clk_fb", used in period specification
   "TS_ddr1_clk_fb", was traced into DCM instance
   "clock_reset_block/clock_reset_block/ap1000_bp_clock_generation/ddrfb_dcm".
   The following new TNM groups and period specifications were generated at the
   DCM output(s):
   CLK0:
TS_clock_reset_block_clock_reset_block_ap1000_bp_clock_generation_ddr_clk_fb_i=P
ERIOD
clock_reset_block_clock_reset_block_ap1000_bp_clock_generation_ddr_clk_fb_i
TS_ddr1_clk_fb*1 PHASE - 1.562 nS HIGH 50%
INFO:XdmHelpers:851 - TNM "fpga_opb_clk", used in period specification
   "TS_fpga_opb_clk", was traced into DCM instance
   "clock_reset_block/clock_reset_block/ap1000_bp_clock_generation/opb_dcm". The
   following new TNM groups and period specifications were generated at the DCM
   output(s):
   CLK0:
TS_clock_reset_block_clock_reset_block_ap1000_bp_clock_generation_clkopb_i=PERIO
D clock_reset_block_clock_reset_block_ap1000_bp_clock_generation_clkopb_i
TS_fpga_opb_clk*1 HIGH 50%

Processing BMM file ...

Checking expanded design ...
WARNING:NgdBuild:443 - SFF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/COMMAND_STATEMACHINE_I/
   DQS_OE_SETRST_GEN[3].DQS_SETRST_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/COMMAND_STATEMACHINE_I/
   DQS_OE_SETRST_GEN[2].DQS_SETRST_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/COMMAND_STATEMACHINE_I/
   DQS_OE_SETRST_GEN[1].DQS_SETRST_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/COMMAND_STATEMACHINE_I/
   DQS_OE_SETRST_GEN[0].DQS_SETRST_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/DATASM_I/READCNTR_I/CAR
   RY_OUT_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_
   FAST_MODE_BURSTXFER.I_BURST_SUPPORT/CONTROL_DBEAT_CNTR_I/I_UP_DWN_COUNTER/I_C
   ARRY_OUT' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_
   FAST_MODE_BURSTXFER.I_BURST_SUPPORT/RESPONSE_DBEAT_CNTR_I/I_UP_DWN_COUNTER/I_
   CARRY_OUT' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_
   FAST_MODE_BURSTXFER.I_STEER_ADDRESS_COUNTER/GEN_S_H_SIZE_REG[0].I_SIZE_S_H_RE
   G' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_
   FAST_MODE_BURSTXFER.I_STEER_ADDRESS_COUNTER/GEN_S_H_SIZE_REG[1].I_SIZE_S_H_RE
   G' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_
   FAST_MODE_BURSTXFER.I_BUS_ADDRESS_COUNTER/GEN_S_H_SIZE_REG[0].I_SIZE_S_H_REG'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_ddr_controller_i/plb_ddr_contro

ller_i/PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_
   FAST_MODE_BURSTXFER.I_BUS_ADDRESS_COUNTER/GEN_S_H_SIZE_REG[1].I_SIZE_S_H_REG'
   has unconnected output pin


WARNING:NgdBuild:443 - SFF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_
   FAST_MODE_BURSTXFER.I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/LDMUX_FDRSE_4to7[7
   ].I_FDRSE_BE4to7' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_
   FAST_MODE_BURSTXFER.I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/LDMUX_FDRSE_4to7[6
   ].I_FDRSE_BE4to7' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_
   FAST_MODE_BURSTXFER.I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/LDMUX_FDRSE_4to7[5
   ].I_FDRSE_BE4to7' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_
   FAST_MODE_BURSTXFER.I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/LDMUX_FDRSE_4to7[4
   ].I_FDRSE_BE4to7' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_
   FAST_MODE_BURSTXFER.I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/LDMUX_FDRSE_0to3[3
   ].I_FDRSE_BE0to3' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_
   FAST_MODE_BURSTXFER.I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/LDMUX_FDRSE_0to3[2
   ].I_FDRSE_BE0to3' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_
   FAST_MODE_BURSTXFER.I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/LDMUX_FDRSE_0to3[1
   ].I_FDRSE_BE0to3' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_
   FAST_MODE_BURSTXFER.I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/LDMUX_FDRSE_0to3[0
   ].I_FDRSE_BE0to3' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/PLB_IPIF_I/I_SLAVE_ATTACHMENT/I_DE
   CODER/GEN_S_H_ADDR_REG[0].I_ADDR_S_H_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/PLB_IPIF_I/I_SLAVE_ATTACHMENT/I_DE
   CODER/GEN_S_H_ADDR_REG[1].I_ADDR_S_H_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/PLB_IPIF_I/I_SLAVE_ATTACHMENT/I_DE
   CODER/GEN_S_H_ADDR_REG[2].I_ADDR_S_H_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/PLB_IPIF_I/I_SLAVE_ATTACHMENT/I_DE
   CODER/GEN_BKEND_CE_REGISTERS[0].I_BKEND_CE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/PLB_IPIF_I/I_SLAVE_ATTACHMENT/I_DE
   CODER/GEN_BKEND_CE_REGISTERS[0].I_BKEND_RDCE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/PLB_IPIF_I/I_SLAVE_ATTACHMENT/I_DE
   CODER/GEN_BKEND_CE_REGISTERS[0].I_BKEND_WRCE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/PLB_IPIF_I/I_SLAVE_ATTACHMENT/I_DE
   CODER/I_CS_SIZE_REG0' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/PLB_IPIF_I/I_SLAVE_ATTACHMENT/I_DE
   CODER/I_CS_SIZE_REG1' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/PLB_IPIF_I/I_SLAVE_ATTACHMENT/I_DE
   CODER/I_CS_SIZE_REG2' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[
   3].V2_ASYNCH_FIFO_I/BU11' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[
   3].V2_ASYNCH_FIFO_I/BU16' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PA

TH_I/FIFO_GEN[
   3].V2_ASYNCH_FIFO_I/BU21' has unconnected output pin


WARNING:NgdBuild:440 - FF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[
   3].V2_ASYNCH_FIFO_I/BU26' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[
   3].V2_ASYNCH_FIFO_I/BU31' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[
   3].V2_ASYNCH_FIFO_I/BU36' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[
   3].V2_ASYNCH_FIFO_I/BU41' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[
   3].V2_ASYNCH_FIFO_I/BU46' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[
   3].V2_ASYNCH_FIFO_I/BU51' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[
   3].V2_ASYNCH_FIFO_I/BU56' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[
   3].V2_ASYNCH_FIFO_I/BU61' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[
   3].V2_ASYNCH_FIFO_I/BU66' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[
   3].V2_ASYNCH_FIFO_I/BU71' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[
   3].V2_ASYNCH_FIFO_I/BU76' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[
   3].V2_ASYNCH_FIFO_I/BU81' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[
   3].V2_ASYNCH_FIFO_I/BU86' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[
   3].V2_ASYNCH_FIFO_I/BU173' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[
   3].V2_ASYNCH_FIFO_I/BU280' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[
   2].V2_ASYNCH_FIFO_I/BU11' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[
   2].V2_ASYNCH_FIFO_I/BU16' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[
   2].V2_ASYNCH_FIFO_I/BU21' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[
   2].V2_ASYNCH_FIFO_I/BU26' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[
   2].V2_ASYNCH_FIFO_I/BU31' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[
   2].V2_ASYNCH_FIFO_I/BU36' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[
   2].V2_ASYNCH_FIFO_I/BU41' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[
   2].V2_ASYNCH_FIFO_I/BU46' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN

[
   2].V2_ASYNCH_FIFO_I/BU51' has unconnected output pin


WARNING:NgdBuild:440 - FF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[
   2].V2_ASYNCH_FIFO_I/BU56' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[
   2].V2_ASYNCH_FIFO_I/BU61' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[
   2].V2_ASYNCH_FIFO_I/BU66' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[
   2].V2_ASYNCH_FIFO_I/BU71' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[
   2].V2_ASYNCH_FIFO_I/BU76' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[
   2].V2_ASYNCH_FIFO_I/BU81' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[
   2].V2_ASYNCH_FIFO_I/BU86' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[
   2].V2_ASYNCH_FIFO_I/BU173' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[
   2].V2_ASYNCH_FIFO_I/BU280' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[
   1].V2_ASYNCH_FIFO_I/BU11' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[
   1].V2_ASYNCH_FIFO_I/BU16' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[
   1].V2_ASYNCH_FIFO_I/BU21' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[
   1].V2_ASYNCH_FIFO_I/BU26' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[
   1].V2_ASYNCH_FIFO_I/BU31' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[
   1].V2_ASYNCH_FIFO_I/BU36' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[
   1].V2_ASYNCH_FIFO_I/BU41' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[
   1].V2_ASYNCH_FIFO_I/BU46' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[
   1].V2_ASYNCH_FIFO_I/BU51' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[
   1].V2_ASYNCH_FIFO_I/BU56' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[
   1].V2_ASYNCH_FIFO_I/BU61' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[
   1].V2_ASYNCH_FIFO_I/BU66' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[
   1].V2_ASYNCH_FIFO_I/BU71' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[
   1].V2_ASYNCH_FIFO_I/BU76' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN

[
   1].V2_ASYNCH_FIFO_I/BU81' has unconnected output pin


WARNING:NgdBuild:440 - FF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[
   1].V2_ASYNCH_FIFO_I/BU86' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[
   1].V2_ASYNCH_FIFO_I/BU173' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[
   1].V2_ASYNCH_FIFO_I/BU280' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[
   0].V2_ASYNCH_FIFO_I/BU11' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[
   0].V2_ASYNCH_FIFO_I/BU16' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[
   0].V2_ASYNCH_FIFO_I/BU21' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[
   0].V2_ASYNCH_FIFO_I/BU26' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[
   0].V2_ASYNCH_FIFO_I/BU31' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[
   0].V2_ASYNCH_FIFO_I/BU36' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[
   0].V2_ASYNCH_FIFO_I/BU41' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[
   0].V2_ASYNCH_FIFO_I/BU46' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[
   0].V2_ASYNCH_FIFO_I/BU51' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[
   0].V2_ASYNCH_FIFO_I/BU56' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[
   0].V2_ASYNCH_FIFO_I/BU61' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[
   0].V2_ASYNCH_FIFO_I/BU66' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[
   0].V2_ASYNCH_FIFO_I/BU71' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[
   0].V2_ASYNCH_FIFO_I/BU76' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[
   0].V2_ASYNCH_FIFO_I/BU81' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[
   0].V2_ASYNCH_FIFO_I/BU86' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[
   0].V2_ASYNCH_FIFO_I/BU173' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[
   0].V2_ASYNCH_FIFO_I/BU280' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_i/plb_bram_if_cntlr_i/I_PLB_IPIF/I_SLAVE_ATTACHMENT/GEN_SL
   OW_MODE_BURSTXFER.I_ADDRESS_COUNTER/GEN_S_H_SIZE_REG[0].I_SIZE_S_H_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_i/plb_bram_if_cntlr_i/I_PLB_IPIF/I_SLAVE_ATTACHMENT/GEN_SL
   OW_MODE_BURSTXFER.I_ADDRESS_COUNTER/GEN_S_H_SIZE_REG[1].I_SIZE_S_H_REG' has
   unconnected output pin


WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_i/plb_bram_if_cntlr_i/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/GEN_S_H_ADDR_REG[0].I_ADDR_S_H_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_i/plb_bram_if_cntlr_i/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/GEN_S_H_ADDR_REG[1].I_ADDR_S_H_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_i/plb_bram_if_cntlr_i/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/GEN_S_H_ADDR_REG[2].I_ADDR_S_H_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_i/plb_bram_if_cntlr_i/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/GEN_BKEND_CE_REGISTERS[0].I_BKEND_CE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_i/plb_bram_if_cntlr_i/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/GEN_BKEND_CE_REGISTERS[0].I_BKEND_RDCE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_i/plb_bram_if_cntlr_i/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/GEN_BKEND_CE_REGISTERS[0].I_BKEND_WRCE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_i/plb_bram_if_cntlr_i/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/I_CS_SIZE_REG0' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_i/plb_bram_if_cntlr_i/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/I_CS_SIZE_REG1' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_i/plb_bram_if_cntlr_i/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/I_CS_SIZE_REG2' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_i/opb_intc_i/OPB_INTFC_I/OPB_DBUS_REG_GEN[10].OPB_DBUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_i/opb_intc_i/OPB_INTFC_I/OPB_DBUS_REG_GEN[9].OPB_DBUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_i/opb_intc_i/OPB_INTFC_I/OPB_DBUS_REG_GEN[8].OPB_DBUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_i/opb_intc_i/OPB_INTFC_I/OPB_DBUS_REG_GEN[7].OPB_DBUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_i/opb_intc_i/OPB_INTFC_I/OPB_DBUS_REG_GEN[6].OPB_DBUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_i/opb_intc_i/OPB_INTFC_I/OPB_DBUS_REG_GEN[5].OPB_DBUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_i/opb_intc_i/OPB_INTFC_I/OPB_DBUS_REG_GEN[4].OPB_DBUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_i/opb_intc_i/OPB_INTFC_I/OPB_DBUS_REG_GEN[3].OPB_DBUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_i/opb_intc_i/OPB_INTFC_I/OPB_DBUS_REG_GEN[2].OPB_DBUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_i/opb_intc_i/OPB_INTFC_I/OPB_DBUS_REG_GEN[1].OPB_DBUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_i/opb_intc_i/OPB_INTFC_I/OPB_DBUS_REG_GEN[0].OPB_DBUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_i/opb_intc_i/OPB_INTFC_I/OPB_ABUS_REG_GEN[31].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_i/opb_intc_i/OPB_INTFC_I/OPB_ABUS_REG_GEN[30].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_i/opb_intc_i/OPB_INTFC_I/OPB_ABUS_REG_GEN[26].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_i/opb_intc_i/OPB_INTFC_I/OPB_ABUS_REG_GEN[25].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_i/opb_intc_i/OPB_INTFC_I/OPB_ABUS_REG_GEN[24].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_i/opb_intc_i/OPB_INTFC_I/OPB_ABUS_REG_GEN[23].OPB_ABUS_REG_BIT_I'


   has unconnected output pin


WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_i/opb_intc_i/OPB_INTFC_I/OPB_ABUS_REG_GEN[22].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_i/opb_intc_i/OPB_INTFC_I/OPB_ABUS_REG_GEN[21].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_i/opb_intc_i/OPB_INTFC_I/OPB_ABUS_REG_GEN[20].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_i/opb_intc_i/OPB_INTFC_I/OPB_ABUS_REG_GEN[19].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_i/opb_intc_i/OPB_INTFC_I/OPB_ABUS_REG_GEN[18].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_i/opb_intc_i/OPB_INTFC_I/OPB_ABUS_REG_GEN[17].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_i/opb_intc_i/OPB_INTFC_I/OPB_ABUS_REG_GEN[16].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_i/opb_intc_i/OPB_INTFC_I/OPB_ABUS_REG_GEN[15].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_i/opb_intc_i/OPB_INTFC_I/OPB_ABUS_REG_GEN[14].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_i/opb_intc_i/OPB_INTFC_I/OPB_ABUS_REG_GEN[13].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_i/opb_intc_i/OPB_INTFC_I/OPB_ABUS_REG_GEN[12].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_i/opb_intc_i/OPB_INTFC_I/OPB_ABUS_REG_GEN[11].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_i/opb_intc_i/OPB_INTFC_I/OPB_ABUS_REG_GEN[10].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_i/opb_intc_i/OPB_INTFC_I/OPB_ABUS_REG_GEN[9].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_i/opb_intc_i/OPB_INTFC_I/OPB_ABUS_REG_GEN[8].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_i/opb_intc_i/OPB_INTFC_I/OPB_ABUS_REG_GEN[7].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_i/opb_intc_i/OPB_INTFC_I/OPB_ABUS_REG_GEN[6].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_i/opb_intc_i/OPB_INTFC_I/OPB_ABUS_REG_GEN[5].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_i/opb_intc_i/OPB_INTFC_I/OPB_ABUS_REG_GEN[4].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_i/opb_intc_i/OPB_INTFC_I/OPB_ABUS_REG_GEN[3].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_i/opb_intc_i/OPB_INTFC_I/OPB_ABUS_REG_GEN[2].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_i/opb_intc_i/OPB_INTFC_I/OPB_ABUS_REG_GEN[1].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_i/opb_intc_i/OPB_INTFC_I/OPB_ABUS_REG_GEN[0].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ms_rst_4regs_0/ms_rst_4regs_0/OPB_IPIF_I/INCLUDE_MASTER.I_MASTER_ATTACHMENT/
   INCLUDE_MN_ABUS_SHADOW.MN_ABUS_SHADOW_GEN[31].FDE_I' has unconnected output
   pin
WARNING:NgdBuild:440 - FF primitive
   'ms_rst_4regs_0/ms_rst_4regs_0/OPB_IPIF_I/INCLUDE_MASTER.I_MASTER_ATTACHMENT/
   INCLUDE_MN_ABUS_SHADOW.MN_ABUS_SHADOW_GEN[30].FDE_I' has unconnected output
   pin
WARNING:NgdBuild:443 - SFF primitive
   'ms_rst_4regs_0/ms_rst_4regs_0/OPB_IPIF_I/I_ADDRESS_DECODER/REGISTER_OUTPUTS.
   REGCE_GEN[8].REGCE_FF_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'ms_rst_4regs_0/ms_rst_4regs_0/OPB_IPIF_I/I_ADDRESS_DECODER/REGISTER_OUTPUTS.
   REGCE_GEN[7].REGCE_FF_I' has unconnected output 

pin


WARNING:NgdBuild:443 - SFF primitive
   'ms_rst_4regs_0/ms_rst_4regs_0/OPB_IPIF_I/I_ADDRESS_DECODER/REGISTER_OUTPUTS.
   REGCE_GEN[6].REGCE_FF_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'ms_rst_4regs_0/ms_rst_4regs_0/OPB_IPIF_I/I_ADDRESS_DECODER/REGISTER_OUTPUTS.
   REGCE_GEN[5].REGCE_FF_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'ms_rst_4regs_0/ms_rst_4regs_0/OPB_IPIF_I/I_ADDRESS_DECODER/REGISTER_OUTPUTS.
   REGCE_GEN[4].REGCE_FF_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'ms_rst_4regs_0/ms_rst_4regs_0/OPB_IPIF_I/I_ADDRESS_DECODER/REGISTER_OUTPUTS.
   REGCE_GEN[3].REGCE_FF_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'ms_rst_4regs_0/ms_rst_4regs_0/OPB_IPIF_I/I_ADDRESS_DECODER/REGISTER_OUTPUTS.
   REGCE_GEN[2].REGCE_FF_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'ms_rst_4regs_0/ms_rst_4regs_0/OPB_IPIF_I/I_ADDRESS_DECODER/REGISTER_OUTPUTS.
   REGCE_GEN[1].REGCE_FF_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'ms_rst_4regs_0/ms_rst_4regs_0/OPB_IPIF_I/I_ADDRESS_DECODER/REGISTER_OUTPUTS.
   REGCE_GEN[0].REGCE_FF_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'ms_rst_4regs_0/ms_rst_4regs_0/OPB_IPIF_I/I_ADDRESS_DECODER/REGISTER_OUTPUTS.
   REGCS_SIZE_GEN[2].REGCS_SIZE_FF_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'ms_rst_4regs_0/ms_rst_4regs_0/OPB_IPIF_I/I_ADDRESS_DECODER/REGISTER_OUTPUTS.
   REGCS_SIZE_GEN[1].REGCS_SIZE_FF_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'ms_rst_4regs_0/ms_rst_4regs_0/OPB_IPIF_I/I_ADDRESS_DECODER/REGISTER_OUTPUTS.
   REGCS_SIZE_GEN[0].REGCS_SIZE_FF_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'ms_rst_4regs_0/ms_rst_4regs_0/OPB_IPIF_I/I_ADDRESS_DECODER/REGISTER_OUTPUTS.
   REGCS_GEN[2].REGCS_FF_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'ms_rst_4regs_0/ms_rst_4regs_0/OPB_IPIF_I/I_ADDRESS_DECODER/REGISTER_OUTPUTS.
   REGCS_GEN[1].REGCS_FF_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'ms_rst_4regs_0/ms_rst_4regs_0/OPB_IPIF_I/I_ADDRESS_DECODER/REGISTER_OUTPUTS.
   REGCS_GEN[0].REGCS_FF_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_emc_0/plb_emc_0/I_PLB_IPIF/I_SLAVE_ATTACHMENT/GEN_SLOW_MODE_BURSTXFER.I_
   ADDRESS_COUNTER/GEN_S_H_SIZE_REG[0].I_SIZE_S_H_REG' has unconnected output
   pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_emc_0/plb_emc_0/I_PLB_IPIF/I_SLAVE_ATTACHMENT/GEN_SLOW_MODE_BURSTXFER.I_
   ADDRESS_COUNTER/GEN_S_H_SIZE_REG[1].I_SIZE_S_H_REG' has unconnected output
   pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_emc_0/plb_emc_0/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/GEN_S_H_ADDR_REG
   [0].I_ADDR_S_H_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_emc_0/plb_emc_0/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/GEN_S_H_ADDR_REG
   [1].I_ADDR_S_H_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_emc_0/plb_emc_0/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/GEN_S_H_ADDR_REG
   [2].I_ADDR_S_H_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_emc_0/plb_emc_0/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[1
   ].I_BKEND_CS_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_emc_0/plb_emc_0/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[2
   ].I_BKEND_CS_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_emc_0/plb_emc_0/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[3
   ].I_BKEND_CS_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_emc_0/plb_emc_0/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REG
   ISTERS[0].I_BKEND_CE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_emc_0/plb_emc_0/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REG
   ISTERS[0].I_BKEND_RDCE_REG' has unconnected output pin


WARNING:NgdBuild:443 - SFF primitive
   'plb_emc_0/plb_emc_0/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REG
   ISTERS[0].I_BKEND_WRCE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_emc_0/plb_emc_0/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REG
   ISTERS[1].I_BKEND_CE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_emc_0/plb_emc_0/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REG
   ISTERS[1].I_BKEND_RDCE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_emc_0/plb_emc_0/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REG
   ISTERS[1].I_BKEND_WRCE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_emc_0/plb_emc_0/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REG
   ISTERS[2].I_BKEND_CE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_emc_0/plb_emc_0/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REG
   ISTERS[2].I_BKEND_RDCE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_emc_0/plb_emc_0/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REG
   ISTERS[2].I_BKEND_WRCE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_emc_0/plb_emc_0/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REG
   ISTERS[3].I_BKEND_CE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_emc_0/plb_emc_0/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REG
   ISTERS[3].I_BKEND_RDCE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_emc_0/plb_emc_0/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REG
   ISTERS[3].I_BKEND_WRCE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_emc_0/plb_emc_0/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/I_CS_SIZE_REG0'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_emc_0/plb_emc_0/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/I_CS_SIZE_REG1'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_emc_0/plb_emc_0/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/I_CS_SIZE_REG2'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_timer_0/opb_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[0].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_timer_0/opb_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[1].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_timer_0/opb_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[2].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_timer_0/opb_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[3].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_timer_0/opb_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[4].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_timer_0/opb_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[5].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_timer_0/opb_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[6].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_timer_0/opb_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[7].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_timer_0/opb_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[8].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_timer_0/opb_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[9].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_timer_0/opb_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[10].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_timer_0/opb_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[11].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_timer_0/opb_timer_0/TC_CORE_I/

TIMER_CONTROL_I/TCSR0_GENERATE[12].TCSR0_F
   F_I' has unconnected output pin


WARNING:NgdBuild:443 - SFF primitive
   'opb_timer_0/opb_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[13].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_timer_0/opb_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[14].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_timer_0/opb_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[15].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_timer_0/opb_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[16].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_timer_0/opb_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[17].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_timer_0/opb_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[18].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_timer_0/opb_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[19].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_timer_0/opb_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[20].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_timer_0/opb_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[0].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_timer_0/opb_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[1].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_timer_0/opb_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[2].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_timer_0/opb_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[3].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_timer_0/opb_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[4].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_timer_0/opb_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[5].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_timer_0/opb_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[6].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_timer_0/opb_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[7].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_timer_0/opb_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[8].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_timer_0/opb_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[9].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_timer_0/opb_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[10].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_timer_0/opb_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[11].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_timer_0/opb_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[12].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_timer_0/opb_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[13].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_timer_0/opb_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[14].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_timer_0/opb_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[15].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_timer_0/opb_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[16].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_timer_0/opb_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[17].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_timer_0/opb_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[18].TCSR1_F
   F_I' ha

s unconnected output pin


WARNING:NgdBuild:443 - SFF primitive
   'opb_timer_0/opb_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[19].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_timer_0/opb_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[20].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive 'opb_timer_0/opb_timer_0/SEQADDR_FF_I' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_timer_0/opb_timer_0/ABUS_FF_GENERATE[31].ABUS_FF_I' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_timer_0/opb_timer_0/ABUS_FF_GENERATE[30].ABUS_FF_I' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_timer_0/opb_timer_0/ABUS_FF_GENERATE[25].ABUS_FF_I' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_timer_0/opb_timer_0/ABUS_FF_GENERATE[24].ABUS_FF_I' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_timer_0/opb_timer_0/ABUS_FF_GENERATE[23].ABUS_FF_I' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_timer_0/opb_timer_0/ABUS_FF_GENERATE[22].ABUS_FF_I' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_timer_0/opb_timer_0/ABUS_FF_GENERATE[21].ABUS_FF_I' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_timer_0/opb_timer_0/ABUS_FF_GENERATE[20].ABUS_FF_I' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_timer_0/opb_timer_0/ABUS_FF_GENERATE[19].ABUS_FF_I' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_timer_0/opb_timer_0/ABUS_FF_GENERATE[18].ABUS_FF_I' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_timer_0/opb_timer_0/ABUS_FF_GENERATE[17].ABUS_FF_I' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_timer_0/opb_timer_0/ABUS_FF_GENERATE[16].ABUS_FF_I' has unconnected
   output pin
WARNING:NgdBuild:486 - Attribute "DRIVE" is not allowed on symbol "fpga_plb_clk"
   of type "IPAD".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "SLEW" is not allowed on symbol "fpga_plb_clk"
   of type "IPAD".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "DRIVE" is not allowed on symbol "fpga_opb_clk"
   of type "IPAD".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "SLEW" is not allowed on symbol "fpga_opb_clk"
   of type "IPAD".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "DRIVE" is not allowed on symbol "psb_bg_n" of
   type "IPAD".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "SLEW" is not allowed on symbol "psb_bg_n" of
   type "IPAD".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "DRIVE" is not allowed on symbol "pmc_inta_n"
   of type "IPAD".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "SLEW" is not allowed on symbol "pmc_inta_n" of
   type "IPAD".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "DRIVE" is not allowed on symbol "ps2_int0_n"
   of type "IPAD".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "SLEW" is not allowed on symbol "ps2_int0_n" of
   type "IPAD".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "DRIVE" is not allowed on symbol "fpga_rst_n"
   of type "IPAD".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "SLEW" is not allowed on symbol "fpga_rst_n" of
   type "IPAD".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "DRIVE" is not allowed on symbol "pmc_intb_n"
   of type "IPAD".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "SLEW" is not allowed on symbol "pmc_intb_n" of
   type "IPAD".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "DRIVE" is not allowed on symbol "ps2_int1_n"
   of type "IPAD".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "SLEW" is not allowed on symbol "ps2_int1_n" of
   type "IPAD".  This attribute will be ignored.


WARNING:NgdBuild:486 - Attribute "DRIVE" is not allowed on symbol "psb_dbg_n" of
   type "IPAD".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "SLEW" is not allowed on symbol "psb_dbg_n" of
   type "IPAD".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "DRIVE" is not allowed on symbol "uart1_sin" of
   type "IPAD".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "SLEW" is not allowed on symbol "uart1_sin" of
   type "IPAD".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "DRIVE" is not allowed on symbol "pmc_intc_n"
   of type "IPAD".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "SLEW" is not allowed on symbol "pmc_intc_n" of
   type "IPAD".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "DRIVE" is not allowed on symbol "ps2_int2_n"
   of type "IPAD".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "SLEW" is not allowed on symbol "ps2_int2_n" of
   type "IPAD".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "DRIVE" is not allowed on symbol
   "fpga_test_switch_0" of type "IPAD".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "SLEW" is not allowed on symbol
   "fpga_test_switch_0" of type "IPAD".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "DRIVE" is not allowed on symbol
   "fpga_test_switch_1" of type "IPAD".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "SLEW" is not allowed on symbol
   "fpga_test_switch_1" of type "IPAD".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "DRIVE" is not allowed on symbol
   "fpga_test_switch_2" of type "IPAD".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "SLEW" is not allowed on symbol
   "fpga_test_switch_2" of type "IPAD".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "DRIVE" is not allowed on symbol
   "fpga_test_switch_3" of type "IPAD".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "SLEW" is not allowed on symbol
   "fpga_test_switch_3" of type "IPAD".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "DRIVE" is not allowed on symbol
   "fpga_test_switch_4" of type "IPAD".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "SLEW" is not allowed on symbol
   "fpga_test_switch_4" of type "IPAD".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "DRIVE" is not allowed on symbol "pmc_intd_n"
   of type "IPAD".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "SLEW" is not allowed on symbol "pmc_intd_n" of
   type "IPAD".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "DRIVE" is not allowed on symbol
   "fpga_test_switch_5" of type "IPAD".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "SLEW" is not allowed on symbol
   "fpga_test_switch_5" of type "IPAD".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "DRIVE" is not allowed on symbol
   "fpga_test_switch_6" of type "IPAD".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "SLEW" is not allowed on symbol
   "fpga_test_switch_6" of type "IPAD".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "DRIVE" is not allowed on symbol
   "fpga_test_switch_7" of type "IPAD".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "SLEW" is not allowed on symbol
   "fpga_test_switch_7" of type "IPAD".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "DRIVE" is not allowed on symbol "ps2_int3_n"
   of type "IPAD".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "SLEW" is not allowed on symbol "ps2_int3_n" of
   type "IPAD".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "DRIVE" is not allowed on symbol "sysace_irq"
   of type "IPAD".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "SLEW" is not allowed on symbol "sysace_irq" of
   type "IPAD".  This attribute will be ignored.


WARNING:NgdBuild:486 - Attribute "DRIVE" is not allowed on symbol "cpld_br_n" of
   type "IPAD".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "SLEW" is not allowed on symbol "cpld_br_n" of
   type "IPAD".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "DRIVE" is not allowed on symbol "ps2_int4_n"
   of type "IPAD".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "SLEW" is not allowed on symbol "ps2_int4_n" of
   type "IPAD".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "DRIVE" is not allowed on symbol "ps2_int5_n"
   of type "IPAD".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "SLEW" is not allowed on symbol "ps2_int5_n" of
   type "IPAD".  This attribute will be ignored.

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings: 298

Writing NGD file "system.ngd" ...

Writing NGDBUILD log file "system.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o system_map.ncd -pr b system.ngd system.pcf 
#----------------------------------------------#


Release 9.1.02i - Map J.33
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.
Using target part "2vp100ff1704-6".


Mapping design into LUTs...


Writing file system_map.ngm...


Running directed packing...
Running delay-based LUT packing...
Running related packing...


Writing design file "system_map.ncd"...



Design Summary:
Number of errors:      0
Number of warnings:   27
Logic Utilization:
  Number of Slice Flip Flops:       6,039 out of  88,192    6%
  Number of 4 input LUTs:           9,408 out of  88,192   10%
Logic Distribution:
  Number of occupied Slices:        7,013 out of  44,096   15%
  Number of Slices containing only related logic:   7,013 out of   7,013  100%
  Number of Slices containing unrelated logic:          0 out of   7,013    0%
        *See NOTES below for an explanation of the effects of unrelated logic
Total Number of 4 input LUTs:         10,131 out of  88,192   11%
  Number used as logic:             9,408
  Number used as a route-thru:        213
  Number used for Dual Port RAMs:     346
    (Two LUTs used per Dual Port RAM)
  Number used as Shift registers:     164

  Number of bonded IOBs:              262 out of   1,040   25%
    IOB Flip Flops:                   492
    IOB Dual-Data Rate Flops:          42
  Number of PPC405s:                   2 out of       2  100%
  Number of JTAGPPCs:                  1 out of       1  100%
  Number of Block RAMs:                33 out of     444    7%
  Number of GCLKs:                      5 out of      16   31%
  Number of DCMs:                       3 out of      12   25%
  Number of GTs:                        0 out of      20    0%
  Number of GT10s:                      0 out of       0    0%

Total equivalent gate count for design:  2,355,661
Additional JTAG gate count for IOBs:  12,576
Peak Memory Usage:  372 MB
Total REAL time to MAP completion:  34 secs 
Total CPU time to MAP completion:   32 secs 

NOTES:

   Related logic is defined as being logic that shares connectivity - e.g. two
   LUTs are "related" if they share common inputs.  When assembling slices,
   Map gives priority to combine logic that is related.  Doing so results in
   the best timing performance.

   Unrelated logic shares no connectivity.  Map will only begin packing
   unrelated logic into a slice once 99% of the slices are occupied through
   related logic packing.

   Note that once logic distribution reaches the 99% level through related
   logic packing, this does not mean the device is completely utilized.
   Unrelated logic packing will then begin, continuing until all usable LUTs
   and FFs are occupied.  Depending on your timing budget, increased levels of
   unrelated logic packing may adversely affect the overall timing performance
   of your design.

Mapping completed.
See MAP report file "system_map.mrp" for details.



#----------------------------------------------#
# Starting program par
# par -w -ol high system_map.ncd system.ncd system.pcf 
#----------------------------------------------#


Release 9.1.02i - par J.33
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.



Constraints file: system.pcf.
Loading device for application Rf_Device from file '2vp100.nph' in environment C:\Xilinx91i.


   "system" is an NCD, version 3.1, device xc2vp100, package ff1704, speed -6



Initializing temperature to 85.000 Celsius. (default - Range: -40.000 to 100.000 Celsius)
Initializing voltage to 1.400 Volts. (default - Range: 1.400 to 1.600 Volts)




Device speed data version:  "PRODUCTION 1.93 2007-02-23".


Device Utilization Summary:

   Number of BUFGMUXs                        5 out of 16     31%
      Number of LOCed BUFGMUXs               5 out of 5     100%

   Number of DCMs                            3 out of 12     25%
   Number of External IOBs                 262 out of 1040   25%
      Number of LOCed IOBs                 261 out of 262    99%

   Number of JTAGPPCs                        1 out of 1     100%
   Number of PPC405s                         2 out of 2     100%
   Number of RAMB16s                        33 out of 444     7%
   Number of SLICEs                       7013 out of 44096  15%


Overall effort level (-ol):   High 
Placer effort level (-pl):    High 
Placer cost table entry (-t): 1
Router effort level (-rl):    High 

Starting initial Timing Analysis.  REAL time: 22 secs 
Finished initial Timing Analysis.  REAL time: 23 secs 




Starting Placer



Phase 1.1


Phase 1.1 (Checksum:9aa9d3) REAL time: 42 secs 

Phase 2.7
INFO:Place:834 - Only a subset of IOs are locked. Out of 262 IOs, 261 are locked and 1 are not locked. If you would like
   to print the names of these IOs, please set the environment variable XIL_PAR_DESIGN_CHECK_VERBOSE to 1. 
Phase 2.7 (Checksum:1312cfe) REAL time: 42 secs 

Phase 3.31
WARNING:Place:479 - Use of the left PPC405 has been detected. The left processor requires specialdesign considerations
   when operating above 350 MHz in the -7 speed grade part.Please see Xilinx Application Note XAPP755 for details.
Phase 3.31 (Checksum:1c9c37d) REAL time: 42 secs 

Phase 4.2


......
Phase 4.2 (Checksum:990f33) REAL time: 49 secs 

Phase 5.30
Phase 5.30 (Checksum:2faf07b) REAL time: 49 secs 

Phase 6.3


Phase 6.3 (Checksum:39386fa) REAL time: 54 secs 

Phase 7.5
Phase 7.5 (Checksum:42c1d79) REAL time: 54 secs 

Phase 8.8


.....................

............................

......


.........


..........

.....

..

.......

.......

.......

.......

.......

......


..

..

.....

.....


.

...

....

....


..


Phase 8.8 (Checksum:24c1c70) REAL time: 2 mins 25 secs 

Phase 9.5


Phase 9.5 (Checksum:55d4a77) REAL time: 2 mins 25 secs 

Phase 10.18


Phase 10.18 (Checksum:5f5e0f6) REAL time: 3 mins 57 secs 

Phase 11.5


Phase 11.5 (Checksum:68e7775) REAL time: 3 mins 57 secs 

Phase 12.27


Phase 12.27 (Checksum:7270df4) REAL time: 4 mins 6 secs 

Phase 13.24
Phase 13.24 (Checksum:7bfa473) REAL time: 4 mins 6 secs 



REAL time consumed by placer: 4 mins 11 secs 
CPU  time consumed by placer: 4 mins 10 secs 
Writing design to file system.ncd




Total REAL time to Placer completion: 4 mins 14 secs 
Total CPU time to Placer completion: 4 mins 12 secs 

Starting Router



Phase 1: 55268 unrouted;       REAL time: 4 mins 54 secs 



Phase 2: 49418 unrouted;       REAL time: 5 mins 11 secs 



Phase 3: 13478 unrouted;       REAL time: 5 mins 22 secs 



Phase 4: 13478 unrouted; (1222654)      REAL time: 5 mins 24 secs 



Phase 5: 14645 unrouted; (85021)      REAL time: 7 mins 51 secs 



Phase 6: 14683 unrouted; (82069)      REAL time: 7 mins 55 secs 



Phase 7: 14683 unrouted; (82069)      REAL time: 10 mins 38 secs 



Phase 8: 0 unrouted; (73716)      REAL time: 12 mins 26 secs 



Phase 9: 0 unrouted; (73716)      REAL time: 12 mins 35 secs 



Updating file: system.ncd with current fully routed design.



Phase 10: 0 unrouted; (73716)      REAL time: 22 mins 16 secs 



Phase 11: 0 unrouted; (73089)      REAL time: 23 mins 5 secs 



Phase 12: 0 unrouted; (71801)      REAL time: 23 mins 31 secs 



Phase 13: 0 unrouted; (71801)      REAL time: 25 mins 27 secs 



Phase 14: 0 unrouted; (71801)      REAL time: 25 mins 40 secs 


Total REAL time to Router completion: 25 mins 40 secs 
Total CPU time to Router completion: 25 mins 37 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.



**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|              CLKPLB |     BUFGMUX3S|Yes   | 2384 |  1.180     |  2.659      |
+---------------------+--------------+------+------+------------+-------------+
|              CLKOPB |     BUFGMUX1S|Yes   | 2022 |  1.140     |  2.631      |
+---------------------+--------------+------+------+------------+-------------+
|       DDR1_CLKFB_90 |     BUFGMUX0S|Yes   |  167 |  0.386     |  2.418      |
+---------------------+--------------+------+------+------------+-------------+
|       DDR_CLKPLB_90 |     BUFGMUX2P|Yes   |   12 |  0.267     |  2.399      |
+---------------------+--------------+------+------+------------+-------------+
|              CLKCPU |     BUFGMUX5S|Yes   |    1 |  0.000     |  2.135      |
+---------------------+--------------+------+------+------------+-------------+
|opb_intc_i/opb_intc_ |              |      |      |            |             |
|i/INTC_CORE_I/MANY_I |              |      |      |            |             |
|NTR_DET_GEN.INTR_DET |              |      |      |            |             |
|    _I/interrupts<6> |         Local|      |    1 |  0.000     |  1.081      |
+---------------------+--------------+------+------+------------+-------------+
| jtagppc0_JTGC405TCK |         Local|      |    2 |  4.838     |  9.831      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.



Timing Score: 71801

WARNING:Par:62 - Your design did not meet timing.  The following are some suggestions to assist you to meet timing in
   your design.

      Review the timing report using Timing Analyzer (In ISE select "Post-Place &
      Route Static Timing Report").  Go to the failing constraint(s) and select
      the "Timing Improvement Wizard" link for suggestions to correct each problem.

   Rerun Map with "-timing" (ISE process "Perform Timing -Driven
   Packing and Placement"

   Run Multi-Pass Place and Route in PAR using at least 5 "PAR Iterations"
   (ISE process "Multi Pass Place & Route").

   Use the Xilinx "xplorer" script to try special combinations of
   options known to produce very good results.
   See http://www.xilinx.com/ise/implementation/Xplorer.htm for details.

   Visit the Xilinx technical support web at http://support.xilinx.com and go to
   either "Troubleshoot->Tech Tips->Timing & Constraints" or "
   TechXclusives->Timing Closure" for tips and suggestions for meeting timing
   in your design.



Number of Timing Constraints that were not applied: 6

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

------------------------------------------------------------------------------------------------------
  Constraint                                |  Check  | Worst Case |  Best Case | Timing |   Timing   
                                            |         |    Slack   | Achievable | Errors |    Score   
------------------------------------------------------------------------------------------------------
* TS_clock_reset_block_clock_reset_block_ap | SETUP   |    -1.785ns|    14.285ns|      72|       63762
  1000_bp_clock_generation_clkplb_i =       | HOLD    |     0.222ns|            |       0|           0
     PERIOD TIMEGRP         "clock_reset_bl |         |            |            |        |            
  ock_clock_reset_block_ap1000_bp_clock_gen |         |            |            |        |            
  eration_clkplb_i"         TS_fpga_plb_clk |         |            |            |        |            
   HIGH 50%                                 |         |            |            |        |            
------------------------------------------------------------------------------------------------------
* COMP "psb_ta_n" OFFSET = IN 7.3 ns BEFORE | SETUP   |    -1.404ns|     8.704ns|       6|        4102
   COMP "fpga_plb_clk"                      |         |            |            |        |            
------------------------------------------------------------------------------------------------------
* COMP "psb_tea_n" OFFSET = IN 7.3 ns BEFOR | SETUP   |    -1.375ns|     8.675ns|       5|        3937
  E COMP "fpga_plb_clk"                     |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  COMP "psb_abb_n" OFFSET = IN 7.3 ns BEFOR | SETUP   |     0.015ns|     7.285ns|       0|           0
  E COMP "fpga_plb_clk"                     |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  COMP "psb_dbb_n" OFFSET = IN 7.3 ns BEFOR | SETUP   |     0.038ns|     7.262ns|       0|           0
  E COMP "fpga_plb_clk"                     |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  COMP "psb_dbg_n" OFFSET = IN 7.3 ns BEFOR | SETUP   |     0.069ns|     7.231ns|       0|           0
  E COMP "fpga_plb_clk"                     |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  TS_DCR2 = MAXDELAY FROM TIMEGRP "CPUS" TH | SETUP   |     0.077ns|     7.923ns|       0|           0
  RU TIMEGRP "DCR_DATA_GRP" TO TIMEGRP      |         |            |            |        |            
      "CPUS" 8 ns                           |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  COMP "psb_aack_n" OFFSET = IN 7.3 ns BEFO | SETUP   |     0.098ns|     7.202ns|       0|           0
  RE COMP "fpga_plb_clk"                    |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  TS_DCR1 = MAXDELAY FROM TIMEGRP "FFS" THR | SETUP   |     0.103ns|     7.897ns|       0|           0
  U TIMEGRP "DCR_DATA_GRP" TO TIMEGRP       |         |            |            |        |            
     "CPUS" 8 ns                            |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  COMP "psb_bg_n" OFFSET = IN 7.3 ns BEFORE | SETUP   |     0.150ns|     7.150ns|       0|           0


   COMP "fpga_plb_clk"                      |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  COMP "psb_artry_n" OFFSET = IN 7.3 ns BEF | SETUP   |     0.174ns|     7.126ns|       0|           0
  ORE COMP "fpga_plb_clk"                   |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  TSCLK2CLK90 = MAXDELAY FROM TIMEGRP "clkp | SETUP   |     0.202ns|     2.673ns|       0|           0
  lb" TO TIMEGRP "ddr_clkplb_90" 2.875      |         |            |            |        |            
      ns                                    |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  TS_clock_reset_block_clock_reset_block_ap | SETUP   |     0.562ns|     3.604ns|       0|           0
  1000_bp_clock_generation_clkcpu_i =       | HOLD    |     1.644ns|            |       0|           0
     PERIOD TIMEGRP         "clock_reset_bl |         |            |            |        |            
  ock_clock_reset_block_ap1000_bp_clock_gen |         |            |            |        |            
  eration_clkcpu_i"         TS_fpga_plb_clk |         |            |            |        |            
   / 3 HIGH 50%                             |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  COMP "lbus_data<2>" OFFSET = OUT 9 ns AFT | MAXDELAY|     1.431ns|     7.569ns|       0|           0
  ER COMP "fpga_opb_clk"                    |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  COMP "lbus_data<1>" OFFSET = OUT 9 ns AFT | MAXDELAY|     1.431ns|     7.569ns|       0|           0
  ER COMP "fpga_opb_clk"                    |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  COMP "lbus_data<0>" OFFSET = OUT 9 ns AFT | MAXDELAY|     1.431ns|     7.569ns|       0|           0
  ER COMP "fpga_opb_clk"                    |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  COMP "lbus_data<3>" OFFSET = OUT 9 ns AFT | MAXDELAY|     1.431ns|     7.569ns|       0|           0
  ER COMP "fpga_opb_clk"                    |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  TS_DCR3 = MAXDELAY FROM TIMEGRP "CPUS" TH | SETUP   |     1.613ns|     6.387ns|       0|           0
  RU TIMEGRP "DCR_DATA_GRP" TO TIMEGRP      |         |            |            |        |            
      "FFS" 8 ns                            |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  COMP "lbus_data<6>" OFFSET = OUT 9 ns AFT | MAXDELAY|     1.899ns|     7.101ns|       0|           0
  ER COMP "fpga_opb_clk"                    |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  COMP "lbus_data<5>" OFFSET = OUT 9 ns AFT | MAXDELAY|     1.910ns|     7.090ns|       0|           0
  ER COMP "fpga_opb_clk"                    |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  COMP "lbus_data<4>" OFFSET = OUT 9 ns AFT | MAXDELAY|     1.910ns|     7.090ns|       0|           0
  ER COMP "fpga_opb_clk"                    |         |            |           

 |        |            


------------------------------------------------------------------------------------------------------
  COMP "lbus_data<7>" OFFSET = OUT 9 ns AFT | MAXDELAY|     1.917ns|     7.083ns|       0|           0
  ER COMP "fpga_opb_clk"                    |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  COMP "flash_cs_n" OFFSET = OUT 9 ns AFTER | MAXDELAY|     2.044ns|     6.956ns|       0|           0
   COMP "fpga_opb_clk"                      |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  TS_clock_reset_block_clock_reset_block_ap | SETUP   |     2.195ns|     5.685ns|       0|           0
  1000_bp_clock_generation_ddr_clk_fb_i     | HOLD    |     0.536ns|            |       0|           0
       = PERIOD TIMEGRP         "clock_rese |         |            |            |        |            
  t_block_clock_reset_block_ap1000_bp_clock |         |            |            |        |            
  _generation_ddr_clk_fb_i"         TS_ddr1 |         |            |            |        |            
  _clk_fb PHASE -1.562 ns HIGH 50%          |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  TS_clock_reset_block_clock_reset_block_ap | SETUP   |     2.299ns|    22.701ns|       0|           0
  1000_bp_clock_generation_clkopb_i =       | HOLD    |     0.353ns|            |       0|           0
     PERIOD TIMEGRP         "clock_reset_bl |         |            |            |        |            
  ock_clock_reset_block_ap1000_bp_clock_gen |         |            |            |        |            
  eration_clkopb_i"         TS_fpga_opb_clk |         |            |            |        |            
   HIGH 50%                                 |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  COMP "lbus_data<8>" OFFSET = OUT 9 ns AFT | MAXDELAY|     2.695ns|     6.305ns|       0|           0
  ER COMP "fpga_opb_clk"                    |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  COMP "lbus_we_n" OFFSET = OUT 9 ns AFTER  | MAXDELAY|     2.708ns|     6.292ns|       0|           0
  COMP "fpga_opb_clk"                       |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  COMP "lbus_oe_n" OFFSET = OUT 9 ns AFTER  | MAXDELAY|     2.708ns|     6.292ns|       0|           0
  COMP "fpga_opb_clk"                       |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  COMP "lbus_data<9>" OFFSET = OUT 9 ns AFT | MAXDELAY|     2.724ns|     6.276ns|       0|           0
  ER COMP "fpga_opb_clk"                    |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  COMP "lbus_data<12>" OFFSET = OUT 9 ns AF | MAXDELAY|     2.790ns|     6.210ns|       0|           0
  TER COMP "fpga_opb_clk"                   |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  COMP "lbus_data<14>" OFFSET = OUT 9 ns AF | MAXDELAY|     2.921ns|     6.079ns|       0|           0
  TER COMP "fpga_opb_clk"                   |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  COMP "lbus_data<13>" OFFSET = OUT 9 ns AF | MAXDELAY|     2.941ns|     6.059n

s|       0|           0


  TER COMP "fpga_opb_clk"                   |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  COMP "lbus_data<15>" OFFSET = OUT 9 ns AF | MAXDELAY|     2.978ns|     6.022ns|       0|           0
  TER COMP "fpga_opb_clk"                   |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  COMP "lbus_data<11>" OFFSET = OUT 9 ns AF | MAXDELAY|     3.026ns|     5.974ns|       0|           0
  TER COMP "fpga_opb_clk"                   |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  COMP "lbus_addr<0>" OFFSET = OUT 9 ns AFT | MAXDELAY|     3.051ns|     5.949ns|       0|           0
  ER COMP "fpga_opb_clk"                    |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  COMP "lbus_addr<1>" OFFSET = OUT 9 ns AFT | MAXDELAY|     3.051ns|     5.949ns|       0|           0
  ER COMP "fpga_opb_clk"                    |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  COMP "sysace_cs_n" OFFSET = OUT 9 ns AFTE | MAXDELAY|     3.175ns|     5.825ns|       0|           0
  R COMP "fpga_opb_clk"                     |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  COMP "lbus_data<10>" OFFSET = OUT 9 ns AF | MAXDELAY|     3.302ns|     5.698ns|       0|           0
  TER COMP "fpga_opb_clk"                   |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  COMP "lbus_addr<2>" OFFSET = OUT 9 ns AFT | MAXDELAY|     3.353ns|     5.647ns|       0|           0
  ER COMP "fpga_opb_clk"                    |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  COMP "lbus_addr<3>" OFFSET = OUT 9 ns AFT | MAXDELAY|     3.353ns|     5.647ns|       0|           0
  ER COMP "fpga_opb_clk"                    |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  COMP "lbus_addr<4>" OFFSET = OUT 9 ns AFT | MAXDELAY|     3.353ns|     5.647ns|       0|           0
  ER COMP "fpga_opb_clk"                    |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  COMP "lbus_addr<5>" OFFSET = OUT 9 ns AFT | MAXDELAY|     3.353ns|     5.647ns|       0|           0
  ER COMP "fpga_opb_clk"                    |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  COMP "fpga_config_flash_cs_n" OFFSET = OU | MAXDELAY|     3.395ns|     5.605ns|       0|           0
  T 9 ns AFTER COMP "fpga_opb_clk"          |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  COMP "lbus_addr<23>" OFFSET = OUT 9 ns AF | MAXDELAY|     3.434ns|     5.566ns|       0|           0
  TER COMP "fpga_opb_clk"                   |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  COMP "lbus_addr<24>" OFFSET = OUT 9 ns AF | MAXDELAY|     3.434ns|     5.566ns|       0|           0
  TER COMP "fpga_opb_clk"                   |         |            |           

 |        |            


------------------------------------------------------------------------------------------------------
  COMP "lbus_addr<16>" OFFSET = OUT 9 ns AF | MAXDELAY|     3.627ns|     5.373ns|       0|           0
  TER COMP "fpga_opb_clk"                   |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  COMP "lbus_addr<22>" OFFSET = OUT 9 ns AF | MAXDELAY|     3.659ns|     5.341ns|       0|           0
  TER COMP "fpga_opb_clk"                   |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  COMP "lbus_addr<21>" OFFSET = OUT 9 ns AF | MAXDELAY|     3.659ns|     5.341ns|       0|           0
  TER COMP "fpga_opb_clk"                   |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  COMP "lbus_addr<20>" OFFSET = OUT 9 ns AF | MAXDELAY|     3.659ns|     5.341ns|       0|           0
  TER COMP "fpga_opb_clk"                   |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  COMP "lbus_addr<19>" OFFSET = OUT 9 ns AF | MAXDELAY|     3.659ns|     5.341ns|       0|           0
  TER COMP "fpga_opb_clk"                   |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  COMP "lbus_addr<15>" OFFSET = OUT 9 ns AF | MAXDELAY|     3.700ns|     5.300ns|       0|           0
  TER COMP "fpga_opb_clk"                   |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  COMP "lbus_addr<17>" OFFSET = OUT 9 ns AF | MAXDELAY|     3.700ns|     5.300ns|       0|           0
  TER COMP "fpga_opb_clk"                   |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  COMP "lbus_addr<18>" OFFSET = OUT 9 ns AF | MAXDELAY|     3.700ns|     5.300ns|       0|           0
  TER COMP "fpga_opb_clk"                   |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  COMP "cpld_cs_n" OFFSET = OUT 9 ns AFTER  | MAXDELAY|     3.885ns|     5.115ns|       0|           0
  COMP "fpga_opb_clk"                       |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  COMP "lbus_addr<10>" OFFSET = OUT 9 ns AF | MAXDELAY|     3.911ns|     5.089ns|       0|           0
  TER COMP "fpga_opb_clk"                   |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  COMP "lbus_addr<7>" OFFSET = OUT 9 ns AFT | MAXDELAY|     3.997ns|     5.003ns|       0|           0
  ER COMP "fpga_opb_clk"                    |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  COMP "lbus_addr<6>" OFFSET = OUT 9 ns AFT | MAXDELAY|     4.061ns|     4.939ns|       0|           0
  ER COMP "fpga_opb_clk"                    |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  COMP "lbus_addr<12>" OFFSET = OUT 9 ns AF | MAXDELAY|     4.098ns|     4.902ns|       0|           0
  TER COMP "fpga_opb_clk"                   |         |            |            |        |            
-------------------------------------------------------------------------------

-----------------------


  COMP "lbus_addr<13>" OFFSET = OUT 9 ns AF | MAXDELAY|     4.098ns|     4.902ns|       0|           0
  TER COMP "fpga_opb_clk"                   |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  COMP "lbus_addr<14>" OFFSET = OUT 9 ns AF | MAXDELAY|     4.098ns|     4.902ns|       0|           0
  TER COMP "fpga_opb_clk"                   |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  COMP "lbus_addr<9>" OFFSET = OUT 9 ns AFT | MAXDELAY|     4.103ns|     4.897ns|       0|           0
  ER COMP "fpga_opb_clk"                    |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  COMP "lbus_addr<8>" OFFSET = OUT 9 ns AFT | MAXDELAY|     4.103ns|     4.897ns|       0|           0
  ER COMP "fpga_opb_clk"                    |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  COMP "lbus_addr<11>" OFFSET = OUT 9 ns AF | MAXDELAY|     4.195ns|     4.805ns|       0|           0
  TER COMP "fpga_opb_clk"                   |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  COMP "cpld_bg_n" OFFSET = OUT 9 ns AFTER  | MAXDELAY|     6.161ns|     2.839ns|       0|           0
  COMP "fpga_opb_clk"                       |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  TS_CPU_2_PLB_ARB_DCR = MAXDELAY FROM TIME | SETUP   |    20.143ns|     4.857ns|       0|           0
  GRP "CPUS" TO TIMEGRP         "PLB_ARBITE |         |            |            |        |            
  R_DCR" 25 ns                              |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  TS_clock_reset_block_clock_reset_block_ap | N/A     |         N/A|         N/A|     N/A|         N/A
  1000_bp_clock_generation_ddr_clkplb_90_i  |         |            |            |        |            
          = PERIOD TIMEGRP         "clock_r |         |            |            |        |            
  eset_block_clock_reset_block_ap1000_bp_cl |         |            |            |        |            
  ock_generation_ddr_clkplb_90_i"         T |         |            |            |        |            
  S_fpga_plb_clk PHASE 3.125 ns HIGH 50%    |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  TS_fpga_opb_clk = PERIOD TIMEGRP "fpga_op | N/A     |         N/A|         N/A|     N/A|         N/A
  b_clk" 25 ns HIGH 50%                     |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  TS_ddr1_clk_fb = PERIOD TIMEGRP "ddr1_clk | N/A     |         N/A|         N/A|     N/A|         N/A
  _fb" 12.5 ns HIGH 50%                     |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  TS_CLK90 = PERIOD TIMEGRP "ddr_clkplb_90" | N/A     |         N/A|         N/A|     N/A|         N/A
   12.5 ns HIGH 50%                         |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  TS_plb_clk = PERIOD TIMEGRP "clkplb" 12.5 | N/A     |         N/A|         N/A|     N/A|         N/A
   ns HIGH 50%                              |         |            |           

 |        |            


------------------------------------------------------------------------------------------------------
  TS_fpga_plb_clk = PERIOD TIMEGRP "fpga_pl | N/A     |         N/A|         N/A|     N/A|         N/A
  b_clk" 12.5 ns HIGH 50%                   |         |            |            |        |            
------------------------------------------------------------------------------------------------------


3 constraints not met.
INFO:Timing:2761 - N/A entries in the Constraints list may indicate that the 
   constraint does not cover any paths or that it has no requested value.


Generating Pad Report.



All signals are completely routed.

Total REAL time to PAR completion: 26 mins 2 secs 
Total CPU time to PAR completion: 25 mins 48 secs 

Peak Memory Usage:  763 MB

Placement: Completed - No errors found.
Routing: Completed - No errors found.
Timing: Completed - 83 errors found.

Number of error messages: 0
Number of warning messages: 2
Number of info messages: 1

Writing design to file system.ncd







PAR done!



#----------------------------------------------#
# Starting program post_par_trce
# trce -e 3 -xml system.twx system.ncd system.pcf 
#----------------------------------------------#


Release 9.1.02i - Trace 
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.


Loading device for application Rf_Device from file '2vp100.nph' in environment
C:\Xilinx91i.


   "system" is an NCD, version 3.1, device xc2vp100, package ff1704, speed -6


--------------------------------------------------------------------------------
Release 9.1.02i Trace 
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.

trce -e 3 -xml system.twx system.ncd system.pcf


Design file:              system.ncd
Physical constraint file: system.pcf
Device,speed:             xc2vp100,-6 (PRODUCTION 1.93 2007-02-23)
Report level:             error report
--------------------------------------------------------------------------------

INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths
   option. All paths that are not constrained will be reported in the
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a
   50 Ohm transmission line loading model.  For the details of this model, and
   for more information on accounting for different loading conditions, please
   see the device datasheet.




Timing summary:
---------------

Timing errors: 83  Score: 71801

Constraints cover 2783816 paths, 0 nets, and 54254 connections

Design statistics:
   Minimum period:  22.701ns (Maximum frequency:  44.051MHz)
   Maximum path delay from/to any node:   7.923ns
   Minimum input required time before clock:   8.704ns
   Minimum output required time after clock:   7.569ns


Analysis completed Mon May 11 12:04:41 2009
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Number of info messages: 2
Total time: 28 secs 


xflow done!
*********************************************
Running Bitgen..
*********************************************
cd implementation; bitgen -w -f bitgen.ut system


Release 9.1.02i - Bitgen J.33
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.


Loading device for application Rf_Device from file '2vp100.nph' in environment
C:\Xilinx91i.


   "system" is an NCD, version 3.1, device xc2vp100, package ff1704, speed -6


Opened constraints file system.pcf.

Mon May 11 12:04:50 2009



Running DRC.


WARNING:PhysDesignRules:372 - Gated clock. Clock net
   opb_intc_i/opb_intc_i/INTC_CORE_I/MANY_INTR_DET_GEN.INTR_DET_I/interrupts<6>
   is sourced by a combinatorial pin. This is not good design practice. Use the
   CE pin to control the loading of data into the flip-flop.
INFO:PhysDesignRules:772 - To achieve optimal frequency synthesis performance
   with the CLKFX and CLKFX180 outputs of the DCM comp
   clock_reset_block/clock_reset_block/ap1000_bp_clock_generation/plb_dcm/clock_
   reset_block/clock_reset_block/ap1000_bp_clock_generation/plb_dcm, consult the
   device Interactive Data Sheet.
WARNING:PhysDesignRules:1009 - Blockcheck: The clock pin CPMC405CLOCK for the
   comp ppc405_ppcjtag_chain/ppc405_ppcjtag_chain/PPC405_i is not connected to
   the output of a DCM driven clock buffer.
WARNING:PhysDesignRules:1009 - Blockcheck: The clock pin PLBCLK for the comp
   ppc405_ppcjtag_chain/ppc405_ppcjtag_chain/PPC405_i is not connected to the
   output of a DCM driven clock buffer.
WARNING:PhysDesignRules:1009 - Blockcheck: The clock pin BRAMISOCMCLK for the
   comp ppc405_ppcjtag_chain/ppc405_ppcjtag_chain/PPC405_i is not connected to
   the output of a DCM driven clock buffer.
WARNING:PhysDesignRules:1009 - Blockcheck: The clock pin BRAMDSOCMCLK for the
   comp ppc405_ppcjtag_chain/ppc405_ppcjtag_chain/PPC405_i is not connected to
   the output of a DCM driven clock buffer.
WARNING:PhysDesignRules:1009 - Blockcheck: The clock pin BRAMISOCMCLK for the
   comp ppc405_i/ppc405_i/PPC405_i is not connected to the output of a DCM
   driven clock buffer.
WARNING:PhysDesignRules:1009 - Blockcheck: The clock pin BRAMDSOCMCLK for the
   comp ppc405_i/ppc405_i/PPC405_i is not connected to the output of a DCM
   driven clock buffer.
DRC detected 0 errors and 7 warnings.


Creating bit map...


Saving bit stream in "system.bit".


Creating bit mask...


Saving mask bit stream in "system.msk".


Bitstream generation is complete.




Done!

At Local date and time: Mon May 11 12:09:17 2009
 xbash -q -c "cd /cygdrive/c/Baseline_9_Working_Folder/k-rtos-base-profile-task/; /usr/bin/make -f system.make init_bram; exit;" started...

/usr/bin/bash: igncr: unknown option name


*********************************************
Initializing BRAM contents of the bitstream
*********************************************
bitinit system.mhs  -pe ppc405_i EX1_OS/executable.elf  \
-bt implementation/system.bit -o implementation/download.bit



bitinit version Xilinx EDK 9.1.02 Build EDK_J_SP2.4
Copyright (c) Xilinx Inc. 2002.

Parsing MHS File system.mhs...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/ppc405_v2_00_c/data/ppc405_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_v34_v1_02_a/data/plb_v34_v2_1_0.tcl
...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_bram_if_cntlr_v1_00_b/data/plb_bram_if
_cntlr_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb2opb_bridge_v1_01_a/data/plb2opb_bridge
_v2_1_0.tcl ...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/opb_intc_v1_00_c/data/opb_intc_v2_1_0.tcl
...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/jtagppc_cntlr_v2_00_a/data/jtagppc_cntlr_v
2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_emc_v2_00_a/data/plb_emc_v2_1_0.tcl
...



Overriding IP level properties ...
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\modified_plb_ddr
   _controller_v1_00_c\data\modified_plb_ddr_controller_v2_1_0.mpd line 50 -
   plb_ddr_controller_i (modified_plb_ddr_controller) tool is overriding
   PARAMETER C_FAMILY value to 
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 41 - bram (bram_block) tool is overriding PARAMETER C_FAMILY
   value to 
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 38 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_FAMILY value to 
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 38 - opb_intc_i (opb_intc) tool is overriding PARAMETER C_FAMILY
   value to 
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\plb_psb_bridge_v
   1_00_a\data\plb_psb_bridge_v2_1_0.mpd line 97 - plb_psb_bridge_i
   (plb_psb_bridge) tool is overriding PARAMETER C_FAMILY value to 
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\ppc405_v2_00_c\data\ppc405_v2_1_0.mpd
   line 45 - ppc405_ppcjtag_chain (ppc405) tcl is overriding PARAMETER
   C_ISOCM_DCR_HIGHADDR value to 0b0000010011
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\ppc405_v2_00_c\data\ppc405_v2_1_0.mpd
   line 47 - ppc405_ppcjtag_chain (ppc405) tcl is overriding PARAMETER
   C_DSOCM_DCR_HIGHADDR value to 0b0000100011
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\jtagppc_cntlr_v2_00_a\data\jtagppc_cntl
   r_v2_1_0.mpd line 35 - jtagppc_0 (jtagppc_cntlr) tool is overriding PARAMETER
   C_DEVICE value to 
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\ms_rst_4regs_v1_
   00_a\data\ms_rst_4regs_v2_1_0.mpd line 34 - ms_rst_4regs_0 (ms_rst_4regs)
   tool is overriding PARAMETER C_FAMILY value to 
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\opb_slave1_v1_00
   _a\data\opb_slave1_v2_1_0.mpd line 34 - opb_slave1_0 (opb_slave1) tool is
   overriding PARAMETER C_FAMILY value to 
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpio_v2_1_0.m
   pd line 40 - opb_gpio_0 (opb_gpio) tool is overriding PARAMETER C_FAMILY
   value to 
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_timer_v1_00_b\data\opb_timer_v2_1_0
   .mpd line 34 - opb_timer_0 (opb_timer) tool is overriding PARAMETER C_FAMILY
   value to 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/bram_if_cntlr_v1_00_b/data/bram_if_cntlr_v
2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/emc_common_v2_00_a/data/emc_common_v2_1_0.
tcl ...


Address Map for Processor ppc405_i
  (0b0000000000-0b0011111111) plb_bus	dcr_bus
  (0b0100000000-0b0111111111) plb2opb_bridge_i	dcr_bus
  (0b1000010000-0b1000010011) ppc405_i	
  (0b1000100000-0b1000100011) ppc405_i	
  (0000000000-0x1fffffff) plb_ddr_controller_i	plb_bus
  (0x29000000-0x29ffffff) opb_gpio_0	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4c000000-0x4c00ffff) RS232_1	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4d000000-0x4dffffff) opb_intc_i	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4f000000-0x4f00ffff) ms_rst_4regs_0	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4ff00000-0x4ff03fff) opb_slave1_0	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4fff0000-0x4fffffff) opb_timer_0	plb_bus->plb2opb_bridge_i->opb_bus
  (0x50000000-0x50ffffff) plb_emc_0	plb_bus
  (0xffff0000-0xffffffff) plb_bram_if_cntlr_i	plb_bus
Address Map for Processor ppc405_ppcjtag_chain
  (0b0000010000-0b0000010011) ppc405_ppcjtag_chain	
  (0b0000100000-0b0000100011) ppc405_ppcjtag_chain	

Initializing Memory...
Checking ELFs associated with PPC405 instance ppc405_i for overlap...


Analyzing file EX1_OS/executable.elf...
Running Data2Mem with the following command:
data2mem -bm "implementation/system_bd" -bt "implementation/system.bit"  -bd
"EX1_OS/executable.elf" tag ppc405_i  -o b implementation/download.bit 


Memory Initialization completed successfully.





Done!

At Local date and time: Mon May 11 13:22:52 2009
 xbash -q -c "cd /cygdrive/c/Baseline_9_Working_Folder/k-rtos-base-profile-task/; /usr/bin/make -f system.make swclean; exit;" started...

/usr/bin/bash: igncr: unknown option name


rm -rf ppc405_i/lib/
rm -rf ppc405_ppcjtag_chain/lib/
rm -f libgen.log
rm -f EX1_OS/executable.elf 





Done!

At Local date and time: Mon May 11 13:22:57 2009
 xbash -q -c "cd /cygdrive/c/Baseline_9_Working_Folder/k-rtos-base-profile-task/; /usr/bin/make -f system.make libs; exit;" started...

*********************************************
Creating software libraries...


/usr/bin/bash: igncr: unknown option name


*********************************************
libgen -mhs system.mhs -p xc2vp100ff1704-6  system.mss


libgen
Xilinx EDK 9.1.02 Build EDK_J_SP2.4
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.

Command Line: libgen -mhs system.mhs -p xc2vp100ff1704-6 system.mss 



Output Directory (-od)		: C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\
Part (-p)			: virtex2p

Software Specification file	: system.mss


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/ppc405_v2_00_c/data/ppc405_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_v34_v1_02_a/data/plb_v34_v2_1_0.tcl
...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_bram_if_cntlr_v1_00_b/data/plb_bram_if
_cntlr_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb2opb_bridge_v1_01_a/data/plb2opb_bridge
_v2_1_0.tcl ...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/opb_intc_v1_00_c/data/opb_intc_v2_1_0.tcl
...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/jtagppc_cntlr_v2_00_a/data/jtagppc_cntlr_v
2_1_0.tcl ...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_emc_v2_00_a/data/plb_emc_v2_1_0.tcl
...

Overriding IP level properties ...
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\modified_plb_ddr
   _controller_v1_00_c\data\modified_plb_ddr_controller_v2_1_0.mpd line 50 -
   plb_ddr_controller_i (modified_plb_ddr_controller) tool is overriding
   PARAMETER C_FAMILY value to virtex2p
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 41 - bram (bram_block) tool is overriding PARAMETER C_FAMILY
   value to virtex2p
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 38 - opb_intc_i (opb_intc) tool is overriding PARAMETER C_FAMILY
   value to virtex2p
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\ppc405_v2_00_c\data\ppc405_v2_1_0.mpd
   line 45 - ppc405_ppcjtag_chain (ppc405) tcl is overriding PARAMETER
   C_ISOCM_DCR_HIGHADDR value to 0b0000010011
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\ppc405_v2_00_c\data\ppc405_v2_1_0.mpd
   line 47 - ppc405_ppcjtag_chain (ppc405) tcl is overriding PARAMETER
   C_DSOCM_DCR_HIGHADDR value to 0b0000100011


INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\jtagppc_cntlr_v2_00_a\data\jtagppc_cntl
   r_v2_1_0.mpd line 35 - jtagppc_0 (jtagppc_cntlr) tool is overriding PARAMETER
   C_DEVICE value to 2vp100
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpio_v2_1_0.m
   pd line 40 - opb_gpio_0 (opb_gpio) tool is overriding PARAMETER C_FAMILY
   value to virtex2p
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_timer_v1_00_b\data\opb_timer_v2_1_0
   .mpd line 34 - opb_timer_0 (opb_timer) tool is overriding PARAMETER C_FAMILY
   value to virtex2p

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/bram_if_cntlr_v1_00_b/data/bram_if_cntlr_v
2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/emc_common_v2_00_a/data/emc_common_v2_1_0.
tcl ...


Address Map for Processor ppc405_i
  (0b0000000000-0b0011111111) plb_bus	dcr_bus
  (0b0100000000-0b0111111111) plb2opb_bridge_i	dcr_bus
  (0b1000010000-0b1000010011) ppc405_i	
  (0b1000100000-0b1000100011) ppc405_i	
  (0000000000-0x1fffffff) plb_ddr_controller_i	plb_bus
  (0x29000000-0x29ffffff) opb_gpio_0	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4c000000-0x4c00ffff) RS232_1	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4d000000-0x4dffffff) opb_intc_i	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4f000000-0x4f00ffff) ms_rst_4regs_0	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4ff00000-0x4ff03fff) opb_slave1_0	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4fff0000-0x4fffffff) opb_timer_0	plb_bus->plb2opb_bridge_i->opb_bus
  (0x50000000-0x50ffffff) plb_emc_0	plb_bus
  (0xffff0000-0xffffffff) plb_bram_if_cntlr_i	plb_bus
Address Map for Processor ppc405_ppcjtag_chain
  (0b0000010000-0b0000010011) ppc405_ppcjtag_chain	
  (0b0000100000-0b0000100011) ppc405_ppcjtag_chain	

Check platform address map ...

Overriding system level properties ...
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 41 - plb_bus (plb_v34) tool is overriding PARAMETER C_PLB_NUM_MASTERS
   value to 3
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 43 - plb_bus (plb_v34) tool is overriding PARAMETER C_PLB_MID_WIDTH
   value to 2
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 44 - plb_bus (plb_v34) tool is overriding PARAMETER C_PLB_AWIDTH value
   to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 45 - plb_bus (plb_v34) tool is overriding PARAMETER C_PLB_DWIDTH value
   to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 49 - plb_bus (plb_v34) tool is overriding PARAMETER C_DCR_AWIDTH value
   to 10
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 50 - plb_bus (plb_v34) tool is overriding PARAMETER C_DCR_DWIDTH value
   to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\modified_plb_ddr
   _controller_v1_00_c\data\modified_plb_ddr_controller_v2_1_0.mpd line 53 -
   plb_ddr_controller_i (modified_plb_ddr_controller) tool is overriding
   PARAMETER C_PLB_NUM_MASTERS value to 3
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\modified_plb_ddr
   _controller_v1_00_c\data\modified_plb_ddr_controller_v2_1_0.mpd line 54 -
   plb_ddr_controller_i (modified_plb_ddr_controller) tool is overriding
   PARAMETER C_PLB_MID_WIDTH value to 2
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\modified_plb_ddr
   _controller_v1_00_c\data\modified_plb_ddr_controller_v2_1_0.mpd line 55 -
   plb_ddr_controller_i (modified_plb_ddr_controller) tool is overriding
   PARAMETER C_PLB_AWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\modified_plb_ddr
   _controller_v1_00_c\data\modified_plb_ddr_controller_v2_1_0.mpd line 56 -
   plb_ddr_controller_i (modified_plb_ddr_controller) tool is overriding
   PARAMETER C_PLB_DWIDTH value to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\data\plb_bram
   _if_cntlr_v2_1_0.mpd line 42 - plb_bram_if_cntlr_i (plb_bram_if_cntlr) tool
   is overriding PARAMETER c_num_masters value to 3
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\data\plb_bram
   _if_cntlr_v2_1_0.mpd line 46 - plb_bram_if_cntlr_i (plb_bram_if_cntlr) tool
   is overriding PARAMETER c_plb_dwidth value to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\data\plb_bram
   _if_cntlr_v2_1_0.mpd line 47 - plb_bram_if_cntlr_i (plb_bram_if_cntlr) tool
   is overriding PARAMETER c_plb_awidth value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\data\plb_bram
   _if_cntlr_v2_1_0.mpd line 49 - plb_bram_if_cntlr_i (plb_bram_if_cntlr) tool
   is overriding PARAMETER c_plb_mid_width value to 2


INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 38 - bram (bram_block) tool is overriding PARAMETER C_PORT_DWIDTH
   value to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 39 - bram (bram_block) tool is overriding PARAMETER C_PORT_AWIDTH
   value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 40 - bram (bram_block) tool is overriding PARAMETER C_NUM_WE
   value to 8
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 48 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_PLB_AWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 49 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_PLB_DWIDTH value to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 50 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_PLB_NUM_MASTERS value to 3
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 51 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_PLB_MID_WIDTH value to 2
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 52 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 53 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 56 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_DCR_AWIDTH value to 10
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 57 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_DCR_DWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 36 - opb_bus (opb_v20) tool is overriding PARAMETER C_OPB_AWIDTH value
   to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 37 - opb_bus (opb_v20) tool is overriding PARAMETER C_OPB_DWIDTH value
   to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 38 - opb_bus (opb_v20) tool is overriding PARAMETER C_NUM_MASTERS value
   to 2
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 39 - opb_bus (opb_v20) tool is overriding PARAMETER C_NUM_SLAVES value
   to 7
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 42 - opb_intc_i (opb_intc) tool is overriding PARAMETER C_OPB_AWIDTH
   value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 43 - opb_intc_i (opb_intc) tool is overriding PARAMETER C_OPB_DWIDTH
   value to 32
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core_v2_1_0.tc
l ...
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 46 - opb_intc_i (opb_intc) tcl is overriding PARAMETER
   C_NUM_INTR_INPUTS value to 21
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core_v2_1_0.tc
l ...
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 47 - opb_intc_i (opb_intc) tcl is overriding PARAMETER C_KIND_OF_INTR
   value to 0b00000000000000000000000001000000
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core_v2_1_0.tc
l ...


INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 48 - opb_intc_i (opb_intc) tcl is overriding PARAMETER C_KIND_OF_EDGE
   value to 0b00000000000000000000000001000000
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core_v2_1_0.tc
l ...
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 49 - opb_intc_i (opb_intc) tcl is overriding PARAMETER C_KIND_OF_LVL
   value to 0b00000000000000000000000000000001
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_uartlite_v1_00_b\data\opb_uartlite_
   v2_1_0.mpd line 37 - RS232_1 (opb_uartlite) tool is overriding PARAMETER
   C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_uartlite_v1_00_b\data\opb_uartlite_
   v2_1_0.mpd line 38 - RS232_1 (opb_uartlite) tool is overriding PARAMETER
   C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\opbslave_ext_bri
   dge_v3_10_a\data\opbslave_ext_bridge_v2_1_0.mpd line 20 -
   opbslave_ext_bridge_i (opbslave_ext_bridge) tool is overriding PARAMETER
   C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\opbslave_ext_bri
   dge_v3_10_a\data\opbslave_ext_bridge_v2_1_0.mpd line 21 -
   opbslave_ext_bridge_i (opbslave_ext_bridge) tool is overriding PARAMETER
   C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\plb_psb_bridge_v
   1_00_a\data\plb_psb_bridge_v2_1_0.mpd line 87 - plb_psb_bridge_i
   (plb_psb_bridge) tool is overriding PARAMETER C_PLB_NUM_MASTERS value to 3
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\plb_psb_bridge_v
   1_00_a\data\plb_psb_bridge_v2_1_0.mpd line 88 - plb_psb_bridge_i
   (plb_psb_bridge) tool is overriding PARAMETER C_PLB_MID_WIDTH value to 2
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\plb_psb_bridge_v
   1_00_a\data\plb_psb_bridge_v2_1_0.mpd line 93 - plb_psb_bridge_i
   (plb_psb_bridge) tool is overriding PARAMETER C_PLB_AWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\plb_psb_bridge_v
   1_00_a\data\plb_psb_bridge_v2_1_0.mpd line 94 - plb_psb_bridge_i
   (plb_psb_bridge) tool is overriding PARAMETER C_PLB_DWIDTH value to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\dcr_v29_v1_00_a\data\dcr_v29_v2_1_0.mpd
   line 38 - dcr_bus (dcr_v29) tool is overriding PARAMETER C_DCR_NUM_SLAVES
   value to 2
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\dcr_v29_v1_00_a\data\dcr_v29_v2_1_0.mpd
   line 39 - dcr_bus (dcr_v29) tool is overriding PARAMETER C_DCR_AWIDTH value
   to 10
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\dcr_v29_v1_00_a\data\dcr_v29_v2_1_0.mpd
   line 40 - dcr_bus (dcr_v29) tool is overriding PARAMETER C_DCR_DWIDTH value
   to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\ms_rst_4regs_v1_
   00_a\data\ms_rst_4regs_v2_1_0.mpd line 31 - ms_rst_4regs_0 (ms_rst_4regs)
   tool is overriding PARAMETER C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\ms_rst_4regs_v1_
   00_a\data\ms_rst_4regs_v2_1_0.mpd line 32 - ms_rst_4regs_0 (ms_rst_4regs)
   tool is overriding PARAMETER C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\opb_slave1_v1_00
   _a\data\opb_slave1_v2_1_0.mpd line 31 - opb_slave1_0 (opb_slave1) tool is
   overriding PARAMETER C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\opb_slave1_v1_00
   _a\data\opb_slave1_v2_1_0.mpd line 32 - opb_slave1_0 (opb_slave1) tool is
   overriding PARAMETER C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_emc_v2_00_a\data\plb_emc_v2_1_0.mpd
   line 38 - plb_emc_0 (plb_emc) tool is overriding PARAMETER C_NUM_MASTERS
   value to 3
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_emc_v2_00_a\data\plb_emc_v2_1_0.mpd
   line 92 - plb_emc_0 (plb_emc) tool is overriding PARAMETER C_PLB_DWIDTH value
   to 64


INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_emc_v2_00_a\data\plb_emc_v2_1_0.mpd
   line 93 - plb_emc_0 (plb_emc) tool is overriding PARAMETER C_PLB_AWIDTH value
   to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_emc_v2_00_a\data\plb_emc_v2_1_0.mpd
   line 96 - plb_emc_0 (plb_emc) tool is overriding PARAMETER C_PLB_MID_WIDTH
   value to 2
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpio_v2_1_0.m
   pd line 38 - opb_gpio_0 (opb_gpio) tool is overriding PARAMETER C_OPB_AWIDTH
   value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpio_v2_1_0.m
   pd line 39 - opb_gpio_0 (opb_gpio) tool is overriding PARAMETER C_OPB_DWIDTH
   value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_timer_v1_00_b\data\opb_timer_v2_1_0
   .mpd line 41 - opb_timer_0 (opb_timer) tool is overriding PARAMETER
   C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_timer_v1_00_b\data\opb_timer_v2_1_0
   .mpd line 42 - opb_timer_0 (opb_timer) tool is overriding PARAMETER
   C_OPB_DWIDTH value to 32

Running system level Update ...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core_v2_1_0.tc
l ...

Check platform configuration ...
INFO:MDT - IPNAME:modified_plb_ddr_controller INSTANCE:plb_ddr_controller_i -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs line 143 -
   An example UCF for this core is available and must be modified for use in the
   system. Please refer to the EDK Getting Started guide for the location of
   this file.
IPNAME:plb_v34 INSTANCE:plb_bus -
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs line 129 - 3
master(s) : 5 slave(s)
IPNAME:opb_v20 INSTANCE:opb_bus -
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs line 205 - 2
master(s) : 7 slave(s)
IPNAME:dcr_v29 INSTANCE:dcr_bus -
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs line 338 - 1
master(s) : 2 slave(s)

Check port drivers...



Performing Clock DRCs...

WARNING:MDT - No Top-level Input clock for the design. 


INFO:MDT - The following PARAMETERs of os uCOS-II are ignored as their category
   selection PARAMETER uC-Probe is set to "false" in MSS 
WARNING:MDT - C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mss
   line 20 - Ignoring PARAMETER uC-Probe  ...
WARNING:MDT - C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mss
   line 53 - PARAMETER use_dcr is deprecated !. The parameter USE_DCR for the
   intc driver has been deprecated.  Any reference to this parameter in the MSS
   file will be ignored..
   To avoid seeing this Warning again, please remove PARAMETER use_dcr.
INFO:MDT - List of peripherals addressable from processor instance ppc405_i : 
  - plb_bus
  - plb2opb_bridge_i
  - plb_ddr_controller_i
WARNING:MDT - C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs
   line 143 - No Driver Found for instance plb_ddr_controller_i. To avoid seeing
   this warning, assign the appropriate driver or driver "generic 1.00.a " to
   instance plb_ddr_controller_i

  - plb_bram_if_cntlr_i
WARNING:MDT - C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs
   line 169 - No Driver Found for instance plb_bram_if_cntlr_i. To avoid seeing
   this warning, assign the appropriate driver or driver "generic 1.00.a " to
   instance plb_bram_if_cntlr_i

  - opb_bus
  - opb_gpio_0
  - opb_intc_i
  - RS232_1
  - ms_rst_4regs_0
  - opb_slave1_0
  - opb_timer_0
  - plb_psb_bridge_i
WARNING:MDT - C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs
   line 306 - No Driver Found for instance plb_psb_bridge_i. To avoid seeing
   this warning, assign the appropriate driver or driver "generic 1.00.a " to
   instance plb_psb_bridge_i

  - plb_emc_0
INFO:MDT - List of peripherals addressable from processor instance
   ppc405_ppcjtag_chain : 

Building Directory Structure for ppc405_i



Generating platform libraries and device drivers ...

Running CopyFiles ...

Copying files for os uCOS-II_v2_86_a from
C:\edk_user_repository\Micrium\bsp\uCOS-II_v2_86_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\uCOS-II_v2
_86_a\ ...



Copying files for driver plbarb_v1_01_a from
C:\EDK\sw\XilinxProcessorIPLib\drivers\plbarb_v1_01_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\plbarb_v1_
01_a\ ...



Copying files for driver plb2opb_v1_00_a from
C:\EDK\sw\XilinxProcessorIPLib\drivers\plb2opb_v1_00_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\plb2opb_v1
_00_a\ ...



Copying files for driver opbarb_v1_02_a from
C:\EDK\sw\XilinxProcessorIPLib\drivers\opbarb_v1_02_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\opbarb_v1_
02_a\ ...



Copying files for driver gpio_v2_01_a from
C:\EDK\sw\XilinxProcessorIPLib\drivers\gpio_v2_01_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\gpio_v2_01
_a\ ...



Copying files for driver intc_v1_00_c from
C:\EDK\sw\XilinxProcessorIPLib\drivers\intc_v1_00_c\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\intc_v1_00
_c\ ...



Copying files for driver uartlite_v1_01_a from
C:\EDK\sw\XilinxProcessorIPLib\drivers\uartlite_v1_01_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\uartlite_v
1_01_a\ ...



Copying files for driver ms_rst_4regs_v1_00_a from
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\drivers\ms_rst_4regs_v1_00
_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\ms_rst_4re
gs_v1_00_a\ ...



Copying files for driver opb_slave1_v1_00_a from
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\drivers\opb_slave1_v1_00_a
\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\opb_slave1
_v1_00_a\ ...



Copying files for driver tmrctr_v1_00_b from
C:\EDK\sw\XilinxProcessorIPLib\drivers\tmrctr_v1_00_b\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\tmrctr_v1_
00_b\ ...



Copying files for driver cpu_ppc405_v1_00_a from
C:\EDK\sw\XilinxProcessorIPLib\drivers\cpu_ppc405_v1_00_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\cpu_ppc405
_v1_00_a\ ...



Running DRCs for OSes, Drivers and Libraries ... 
uC/OS-II DRC ...

Running generate for OS'es, Drivers and Libraries ... 



Running post_generate for OS'es, Drivers and Libraries ... 

Running make for Drivers and Libraries ... 

Configuring make for target include using:

make -s include "COMPILER=powerpc-eabi-gcc" "ARCHIVER=powerpc-eabi-ar"
"COMPILER_FLAGS= -O2 -c" "EXTRA_COMPILER_FLAGS=-g" 



Configuring make for target libs using:

make -s libs "COMPILER=powerpc-eabi-gcc" "ARCHIVER=powerpc-eabi-ar"
"COMPILER_FLAGS= -O2 -c" "EXTRA_COMPILER_FLAGS=-g" 
Compiling common


powerpc-eabi-ar: creating ../../../lib/libxil.a


Compiling ipif


Compiling bsp


Compiling plb_arbiter


Compiling plb_to_opb


Compiling opbarb


Compiling gpio


Compiling intc


Compiling uartlite


Compiling ms_rst_4regs


Compiling opb_slave1


Compiling tmrctr


Compiling cpu_ppc405



Libraries generated in
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\lib\ directory

Running execs_generate for OS'es, Drivers and Libraries ... 

Building Directory Structure for ppc405_ppcjtag_chain



Generating platform libraries and device drivers ...

Running CopyFiles ...

Copying files for os standalone_v1_00_a from
C:\EDK\sw\lib\bsp\standalone_v1_00_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_ppcjtag_chain\libsr
c\standalone_v1_00_a\ ...



Copying files for driver cpu_ppc405_v1_00_a from
C:\EDK\sw\XilinxProcessorIPLib\drivers\cpu_ppc405_v1_00_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_ppcjtag_chain\libsr
c\cpu_ppc405_v1_00_a\ ...



Running DRCs for OSes, Drivers and Libraries ... 

Running generate for OS'es, Drivers and Libraries ... 



Running post_generate for OS'es, Drivers and Libraries ... 

Running make for Drivers and Libraries ... 

Configuring make for target include using:

make -s include "COMPILER=powerpc-eabi-gcc" "ARCHIVER=powerpc-eabi-ar"
"COMPILER_FLAGS= -O2 -c" "EXTRA_COMPILER_FLAGS=-g" 



Configuring make for target libs using:

make -s libs "COMPILER=powerpc-eabi-gcc" "ARCHIVER=powerpc-eabi-ar"
"COMPILER_FLAGS= -O2 -c" "EXTRA_COMPILER_FLAGS=-g" 


Compiling common


powerpc-eabi-ar: creating ../../../lib/libxil.a


Compiling bsp


Compiling cpu_ppc405



Libraries generated in
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_ppcjtag_chain\lib\
directory

Running execs_generate for OS'es, Drivers and Libraries ... 

LibGen Done. 




Done!

At Local date and time: Mon May 11 13:23:52 2009
 xbash -q -c "cd /cygdrive/c/Baseline_9_Working_Folder/k-rtos-base-profile-task/; /usr/bin/make -f system.make program; exit;" started...

/usr/bin/bash: igncr: unknown option name


powerpc-eabi-gcc -O2 C:/Micrium/SOFTWARE/EvalBoards/Amirix/AP1000/GNU/EX1_OS/app.c  -o EX1_OS/executable.elf \
      -g    -I./ppc405_i/include/  -L./ppc405_i/lib/  \
  


powerpc-eabi-size EX1_OS/executable.elf 
   text	   data	    bss	    dec	    hex	filename
  35898	    508	  11996	  48402	   bd12	EX1_OS/executable.elf





Done!

At Local date and time: Mon May 11 13:24:03 2009
 xbash -q -c "cd /cygdrive/c/Baseline_9_Working_Folder/k-rtos-base-profile-task/; /usr/bin/make -f system.make init_bram; exit;" started...

/usr/bin/bash: igncr: unknown option name


*********************************************
Initializing BRAM contents of the bitstream
*********************************************
bitinit system.mhs  -pe ppc405_i EX1_OS/executable.elf  \
-bt implementation/system.bit -o implementation/download.bit



bitinit version Xilinx EDK 9.1.02 Build EDK_J_SP2.4
Copyright (c) Xilinx Inc. 2002.

Parsing MHS File system.mhs...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/ppc405_v2_00_c/data/ppc405_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_v34_v1_02_a/data/plb_v34_v2_1_0.tcl
...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_bram_if_cntlr_v1_00_b/data/plb_bram_if
_cntlr_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb2opb_bridge_v1_01_a/data/plb2opb_bridge
_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/opb_intc_v1_00_c/data/opb_intc_v2_1_0.tcl
...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/jtagppc_cntlr_v2_00_a/data/jtagppc_cntlr_v
2_1_0.tcl ...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_emc_v2_00_a/data/plb_emc_v2_1_0.tcl
...

Overriding IP level properties ...
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\modified_plb_ddr
   _controller_v1_00_c\data\modified_plb_ddr_controller_v2_1_0.mpd line 50 -
   plb_ddr_controller_i (modified_plb_ddr_controller) tool is overriding
   PARAMETER C_FAMILY value to 
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 41 - bram (bram_block) tool is overriding PARAMETER C_FAMILY
   value to 
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 38 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_FAMILY value to 
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 38 - opb_intc_i (opb_intc) tool is overriding PARAMETER C_FAMILY
   value to 
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\plb_psb_bridge_v
   1_00_a\data\plb_psb_bridge_v2_1_0.mpd line 97 - plb_psb_bridge_i
   (plb_psb_bridge) tool is overriding PARAMETER C_FAMILY value to 
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\ppc405_v2_00_c\data\ppc405_v2_1_0.mpd
   line 45 - ppc405_ppcjtag_chain (ppc405) tcl is overriding PARAMETER
   C_ISOCM_DCR_HIGHADDR value to 0b0000010011
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\ppc405_v2_00_c\data\ppc405_v2_1_0.mpd
   line 47 - ppc405_ppcjtag_chain (ppc405) tcl is overriding PARAMETER
   C_DSOCM_DCR_HIGHADDR value to 0b0000100011
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\jtagppc_cntlr_v2_00_a\data\jtagppc_cntl
   r_v2_1_0.mpd line 35 - jtagppc_0 (jtagppc_cntlr) tool is overriding PARAMETER
   C_DEVICE value to 
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\ms_rst_4regs_v1_
   00_a\data\ms_rst_4regs_v2_1_0.mpd line 34 - ms_rst_4regs_0 (ms_rst_4regs)
   tool is overriding PARAMETER C_FAMILY value to 
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\opb_slave1_v1_00
   _a\data\opb_slave1_v2_1_0.mpd line 34 - opb_slave1_0 (opb_slave1) tool is
   overriding PARAMETER C_FAMILY value to 
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpio_v2_1_0.m
   pd line 40 - opb_gpio_0 (opb_gpio) tool is overriding PARAMETER C_FAMILY
   value to 
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_timer_v1_00_b\data\opb_timer_v2_1_0
   .mpd line 34 - opb_timer_0 (opb_timer) tool is overriding PARAMETER C_FAMILY
   value to 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/bram_if_cntlr_v1_00_b/data/bram_if_cntlr_v
2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/emc_common_v2_00_a/data/emc_common_v2_1_0.
tcl ...


Address Map for Processor ppc405_i
  (0b0000000000-0b0011111111) plb_bus	dcr_bus
  (0b0100000000-0b0111111111) plb2opb_bridge_i	dcr_bus
  (0b1000010000-0b1000010011) ppc405_i	
  (0b1000100000-0b1000100011) ppc405_i	
  (0000000000-0x1fffffff) plb_ddr_controller_i	plb_bus
  (0x29000000-0x29ffffff) opb_gpio_0	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4c000000-0x4c00ffff) RS232_1	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4d000000-0x4dffffff) opb_intc_i	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4f000000-0x4f00ffff) ms_rst_4regs_0	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4ff00000-0x4ff03fff) opb_slave1_0	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4fff0000-0x4fffffff) opb_timer_0	plb_bus->plb2opb_bridge_i->opb_bus
  (0x50000000-0x50ffffff) plb_emc_0	plb_bus
  (0xffff0000-0xffffffff) plb_bram_if_cntlr_i	plb_bus
Address Map for Processor ppc405_ppcjtag_chain
  (0b0000010000-0b0000010011) ppc405_ppcjtag_chain	
  (0b0000100000-0b0000100011) ppc405_ppcjtag_chain	

Initializing Memory...
Checking ELFs associated with PPC405 instance ppc405_i for overlap...


Analyzing file EX1_OS/executable.elf...
Running Data2Mem with the following command:
data2mem -bm "implementation/system_bd" -bt "implementation/system.bit"  -bd
"EX1_OS/executable.elf" tag ppc405_i  -o b implementation/download.bit 


Memory Initialization completed successfully.





Done!

At Local date and time: Mon May 11 13:42:31 2009
 xbash -q -c "cd /cygdrive/c/Baseline_9_Working_Folder/k-rtos-base-profile-task/; /usr/bin/make -f system.make swclean; exit;" started...

/usr/bin/bash: igncr: unknown option name


rm -rf ppc405_i/lib/
rm -rf ppc405_ppcjtag_chain/lib/
rm -f libgen.log
rm -f EX1_OS/executable.elf 





Done!

At Local date and time: Mon May 11 13:42:38 2009
 xbash -q -c "cd /cygdrive/c/Baseline_9_Working_Folder/k-rtos-base-profile-task/; /usr/bin/make -f system.make libs; exit;" started...

*********************************************
Creating software libraries...
*********************************************
libgen -mhs system.mhs -p xc2vp100ff1704-6  system.mss


/usr/bin/bash: igncr: unknown option name


libgen
Xilinx EDK 9.1.02 Build EDK_J_SP2.4
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.



Command Line: libgen -mhs system.mhs -p xc2vp100ff1704-6 system.mss 



Output Directory (-od)		: C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\
Part (-p)			: virtex2p

Software Specification file	: system.mss


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/ppc405_v2_00_c/data/ppc405_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_v34_v1_02_a/data/plb_v34_v2_1_0.tcl
...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_bram_if_cntlr_v1_00_b/data/plb_bram_if
_cntlr_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb2opb_bridge_v1_01_a/data/plb2opb_bridge
_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/opb_intc_v1_00_c/data/opb_intc_v2_1_0.tcl
...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/jtagppc_cntlr_v2_00_a/data/jtagppc_cntlr_v
2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_emc_v2_00_a/data/plb_emc_v2_1_0.tcl
...



Overriding IP level properties ...
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\modified_plb_ddr
   _controller_v1_00_c\data\modified_plb_ddr_controller_v2_1_0.mpd line 50 -
   plb_ddr_controller_i (modified_plb_ddr_controller) tool is overriding
   PARAMETER C_FAMILY value to virtex2p
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 41 - bram (bram_block) tool is overriding PARAMETER C_FAMILY
   value to virtex2p
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 38 - opb_intc_i (opb_intc) tool is overriding PARAMETER C_FAMILY
   value to virtex2p
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\ppc405_v2_00_c\data\ppc405_v2_1_0.mpd
   line 45 - ppc405_ppcjtag_chain (ppc405) tcl is overriding PARAMETER
   C_ISOCM_DCR_HIGHADDR value to 0b0000010011
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\ppc405_v2_00_c\data\ppc405_v2_1_0.mpd
   line 47 - ppc405_ppcjtag_chain (ppc405) tcl is overriding PARAMETER
   C_DSOCM_DCR_HIGHADDR value to 0b0000100011
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\jtagppc_cntlr_v2_00_a\data\jtagppc_cntl
   r_v2_1_0.mpd line 35 - jtagppc_0 (jtagppc_cntlr) tool is overriding PARAMETER
   C_DEVICE value to 2vp100
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpio_v2_1_0.m
   pd line 40 - opb_gpio_0 (opb_gpio) tool is overriding PARAMETER C_FAMILY
   value to virtex2p
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_timer_v1_00_b\data\opb_timer_v2_1_0
   .mpd line 34 - opb_timer_0 (opb_timer) tool is overriding PARAMETER C_FAMILY
   value to virtex2p

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/bram_if_cntlr_v1_00_b/data/bram_if_cntlr_v
2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/emc_common_v2_00_a/data/emc_common_v2_1_0.
tcl ...


Address Map for Processor ppc405_i
  (0b0000000000-0b0011111111) plb_bus	dcr_bus
  (0b0100000000-0b0111111111) plb2opb_bridge_i	dcr_bus
  (0b1000010000-0b1000010011) ppc405_i	
  (0b1000100000-0b1000100011) ppc405_i	
  (0000000000-0x1fffffff) plb_ddr_controller_i	plb_bus
  (0x29000000-0x29ffffff) opb_gpio_0	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4c000000-0x4c00ffff) RS232_1	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4d000000-0x4dffffff) opb_intc_i	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4f000000-0x4f00ffff) ms_rst_4regs_0	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4ff00000-0x4ff03fff) opb_slave1_0	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4fff0000-0x4fffffff) opb_timer_0	plb_bus->plb2opb_bridge_i->opb_bus
  (0x50000000-0x50ffffff) plb_emc_0	plb_bus
  (0xffff0000-0xffffffff) plb_bram_if_cntlr_i	plb_bus
Address Map for Processor ppc405_ppcjtag_chain
  (0b0000010000-0b0000010011) ppc405_ppcjtag_chain	
  (0b0000100000-0b0000100011) ppc405_ppcjtag_chain	

Check platform address map ...

Overriding system level properties ...
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 41 - plb_bus (plb_v34) tool is overriding PARAMETER C_PLB_NUM_MASTERS
   value to 3
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 43 - plb_bus (plb_v34) tool is overriding PARAMETER C_PLB_MID_WIDTH
   value to 2
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 44 - plb_bus (plb_v34) tool is overriding PARAMETER C_PLB_AWIDTH value
   to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 45 - plb_bus (plb_v34) tool is overriding PARAMETER C_PLB_DWIDTH value
   to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 49 - plb_bus (plb_v34) tool is overriding PARAMETER C_DCR_AWIDTH value
   to 10
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 50 - plb_bus (plb_v34) tool is overriding PARAMETER C_DCR_DWIDTH value
   to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\modified_plb_ddr
   _controller_v1_00_c\data\modified_plb_ddr_controller_v2_1_0.mpd line 53 -
   plb_ddr_controller_i (modified_plb_ddr_controller) tool is overriding
   PARAMETER C_PLB_NUM_MASTERS value to 3
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\modified_plb_ddr
   _controller_v1_00_c\data\modified_plb_ddr_controller_v2_1_0.mpd line 54 -
   plb_ddr_controller_i (modified_plb_ddr_controller) tool is overriding
   PARAMETER C_PLB_MID_WIDTH value to 2
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\modified_plb_ddr
   _controller_v1_00_c\data\modified_plb_ddr_controller_v2_1_0.mpd line 55 -
   plb_ddr_controller_i (modified_plb_ddr_controller) tool is overriding
   PARAMETER C_PLB_AWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\modified_plb_ddr
   _controller_v1_00_c\data\modified_plb_ddr_controller_v2_1_0.mpd line 56 -
   plb_ddr_controller_i (modified_plb_ddr_controller) tool is overriding
   PARAMETER C_PLB_DWIDTH value to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\data\plb_bram
   _if_cntlr_v2_1_0.mpd line 42 - plb_bram_if_cntlr_i (plb_bram_if_cntlr) tool
   is overriding PARAMETER c_num_masters value to 3
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\data\plb_bram
   _if_cntlr_v2_1_0.mpd line 46 - plb_bram_if_cntlr_i (plb_bram_if_cntlr) tool
   is overriding PARAMETER c_plb_dwidth value to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\data\plb_bram
   _if_cntlr_v2_1_0.mpd line 47 - plb_bram_if_cntlr_i (plb_bram_if_cntlr) tool
   is overriding PARAMETER c_plb_awidth value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\data\plb_bram
   _if_cntlr_v2_1_0.mpd line 49 - plb_bram_if_cntlr_i (plb_bram_if_cntlr) tool
   is overriding PARAMETER c_plb_mid_width value to 2


INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 38 - bram (bram_block) tool is overriding PARAMETER C_PORT_DWIDTH
   value to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 39 - bram (bram_block) tool is overriding PARAMETER C_PORT_AWIDTH
   value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 40 - bram (bram_block) tool is overriding PARAMETER C_NUM_WE
   value to 8
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 48 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_PLB_AWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 49 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_PLB_DWIDTH value to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 50 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_PLB_NUM_MASTERS value to 3
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 51 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_PLB_MID_WIDTH value to 2
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 52 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 53 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 56 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_DCR_AWIDTH value to 10
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 57 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_DCR_DWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 36 - opb_bus (opb_v20) tool is overriding PARAMETER C_OPB_AWIDTH value
   to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 37 - opb_bus (opb_v20) tool is overriding PARAMETER C_OPB_DWIDTH value
   to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 38 - opb_bus (opb_v20) tool is overriding PARAMETER C_NUM_MASTERS value
   to 2
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 39 - opb_bus (opb_v20) tool is overriding PARAMETER C_NUM_SLAVES value
   to 7
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 42 - opb_intc_i (opb_intc) tool is overriding PARAMETER C_OPB_AWIDTH
   value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 43 - opb_intc_i (opb_intc) tool is overriding PARAMETER C_OPB_DWIDTH
   value to 32
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core_v2_1_0.tc
l ...
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 46 - opb_intc_i (opb_intc) tcl is overriding PARAMETER
   C_NUM_INTR_INPUTS value to 21
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core_v2_1_0.tc
l ...
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 47 - opb_intc_i (opb_intc) tcl is overriding PARAMETER C_KIND_OF_INTR
   value to 0b00000000000000000000000001000000
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core_v2_1_0.tc
l ...


INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 48 - opb_intc_i (opb_intc) tcl is overriding PARAMETER C_KIND_OF_EDGE
   value to 0b00000000000000000000000001000000
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core_v2_1_0.tc
l ...
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 49 - opb_intc_i (opb_intc) tcl is overriding PARAMETER C_KIND_OF_LVL
   value to 0b00000000000000000000000000000001
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_uartlite_v1_00_b\data\opb_uartlite_
   v2_1_0.mpd line 37 - RS232_1 (opb_uartlite) tool is overriding PARAMETER
   C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_uartlite_v1_00_b\data\opb_uartlite_
   v2_1_0.mpd line 38 - RS232_1 (opb_uartlite) tool is overriding PARAMETER
   C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\opbslave_ext_bri
   dge_v3_10_a\data\opbslave_ext_bridge_v2_1_0.mpd line 20 -
   opbslave_ext_bridge_i (opbslave_ext_bridge) tool is overriding PARAMETER
   C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\opbslave_ext_bri
   dge_v3_10_a\data\opbslave_ext_bridge_v2_1_0.mpd line 21 -
   opbslave_ext_bridge_i (opbslave_ext_bridge) tool is overriding PARAMETER
   C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\plb_psb_bridge_v
   1_00_a\data\plb_psb_bridge_v2_1_0.mpd line 87 - plb_psb_bridge_i
   (plb_psb_bridge) tool is overriding PARAMETER C_PLB_NUM_MASTERS value to 3
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\plb_psb_bridge_v
   1_00_a\data\plb_psb_bridge_v2_1_0.mpd line 88 - plb_psb_bridge_i
   (plb_psb_bridge) tool is overriding PARAMETER C_PLB_MID_WIDTH value to 2
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\plb_psb_bridge_v
   1_00_a\data\plb_psb_bridge_v2_1_0.mpd line 93 - plb_psb_bridge_i
   (plb_psb_bridge) tool is overriding PARAMETER C_PLB_AWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\plb_psb_bridge_v
   1_00_a\data\plb_psb_bridge_v2_1_0.mpd line 94 - plb_psb_bridge_i
   (plb_psb_bridge) tool is overriding PARAMETER C_PLB_DWIDTH value to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\dcr_v29_v1_00_a\data\dcr_v29_v2_1_0.mpd
   line 38 - dcr_bus (dcr_v29) tool is overriding PARAMETER C_DCR_NUM_SLAVES
   value to 2
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\dcr_v29_v1_00_a\data\dcr_v29_v2_1_0.mpd
   line 39 - dcr_bus (dcr_v29) tool is overriding PARAMETER C_DCR_AWIDTH value
   to 10
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\dcr_v29_v1_00_a\data\dcr_v29_v2_1_0.mpd
   line 40 - dcr_bus (dcr_v29) tool is overriding PARAMETER C_DCR_DWIDTH value
   to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\ms_rst_4regs_v1_
   00_a\data\ms_rst_4regs_v2_1_0.mpd line 31 - ms_rst_4regs_0 (ms_rst_4regs)
   tool is overriding PARAMETER C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\ms_rst_4regs_v1_
   00_a\data\ms_rst_4regs_v2_1_0.mpd line 32 - ms_rst_4regs_0 (ms_rst_4regs)
   tool is overriding PARAMETER C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\opb_slave1_v1_00
   _a\data\opb_slave1_v2_1_0.mpd line 31 - opb_slave1_0 (opb_slave1) tool is
   overriding PARAMETER C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\opb_slave1_v1_00
   _a\data\opb_slave1_v2_1_0.mpd line 32 - opb_slave1_0 (opb_slave1) tool is
   overriding PARAMETER C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_emc_v2_00_a\data\plb_emc_v2_1_0.mpd
   line 38 - plb_emc_0 (plb_emc) tool is overriding PARAMETER C_NUM_MASTERS
   value to 3
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_emc_v2_00_a\data\plb_emc_v2_1_0.mpd
   line 92 - plb_emc_0 (plb_emc) tool is overriding PARAMETER C_PLB_DWIDTH value
   to 64


INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_emc_v2_00_a\data\plb_emc_v2_1_0.mpd
   line 93 - plb_emc_0 (plb_emc) tool is overriding PARAMETER C_PLB_AWIDTH value
   to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_emc_v2_00_a\data\plb_emc_v2_1_0.mpd
   line 96 - plb_emc_0 (plb_emc) tool is overriding PARAMETER C_PLB_MID_WIDTH
   value to 2
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpio_v2_1_0.m
   pd line 38 - opb_gpio_0 (opb_gpio) tool is overriding PARAMETER C_OPB_AWIDTH
   value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpio_v2_1_0.m
   pd line 39 - opb_gpio_0 (opb_gpio) tool is overriding PARAMETER C_OPB_DWIDTH
   value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_timer_v1_00_b\data\opb_timer_v2_1_0
   .mpd line 41 - opb_timer_0 (opb_timer) tool is overriding PARAMETER
   C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_timer_v1_00_b\data\opb_timer_v2_1_0
   .mpd line 42 - opb_timer_0 (opb_timer) tool is overriding PARAMETER
   C_OPB_DWIDTH value to 32

Running system level Update ...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core_v2_1_0.tc
l ...

Check platform configuration ...
INFO:MDT - IPNAME:modified_plb_ddr_controller INSTANCE:plb_ddr_controller_i -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs line 143 -
   An example UCF for this core is available and must be modified for use in the
   system. Please refer to the EDK Getting Started guide for the location of
   this file.
IPNAME:plb_v34 INSTANCE:plb_bus -
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs line 129 - 3
master(s) : 5 slave(s)
IPNAME:opb_v20 INSTANCE:opb_bus -
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs line 205 - 2
master(s) : 7 slave(s)
IPNAME:dcr_v29 INSTANCE:dcr_bus -
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs line 338 - 1
master(s) : 2 slave(s)

Check port drivers...



Performing Clock DRCs...

WARNING:MDT - No Top-level Input clock for the design. 


INFO:MDT - The following PARAMETERs of os uCOS-II are ignored as their category
   selection PARAMETER uC-Probe is set to "false" in MSS 
WARNING:MDT - C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mss
   line 20 - Ignoring PARAMETER uC-Probe  ...
WARNING:MDT - C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mss
   line 53 - PARAMETER use_dcr is deprecated !. The parameter USE_DCR for the
   intc driver has been deprecated.  Any reference to this parameter in the MSS
   file will be ignored..
   To avoid seeing this Warning again, please remove PARAMETER use_dcr.
INFO:MDT - List of peripherals addressable from processor instance ppc405_i : 
  - plb_bus
  - plb2opb_bridge_i
  - plb_ddr_controller_i
WARNING:MDT - C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs
   line 143 - No Driver Found for instance plb_ddr_controller_i. To avoid seeing
   this warning, assign the appropriate driver or driver "generic 1.00.a " to
   instance plb_ddr_controller_i

  - plb_bram_if_cntlr_i
WARNING:MDT - C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs
   line 169 - No Driver Found for instance plb_bram_if_cntlr_i. To avoid seeing
   this warning, assign the appropriate driver or driver "generic 1.00.a " to
   instance plb_bram_if_cntlr_i

  - opb_bus
  - opb_gpio_0
  - opb_intc_i
  - RS232_1
  - ms_rst_4regs_0
  - opb_slave1_0
  - opb_timer_0
  - plb_psb_bridge_i
WARNING:MDT - C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs
   line 306 - No Driver Found for instance plb_psb_bridge_i. To avoid seeing
   this warning, assign the appropriate driver or driver "generic 1.00.a " to
   instance plb_psb_bridge_i

  - plb_emc_0
INFO:MDT - List of peripherals addressable from processor instance
   ppc405_ppcjtag_chain : 

Building Directory Structure for ppc405_i



Generating platform libraries and device drivers ...

Running CopyFiles ...

Copying files for os uCOS-II_v2_86_a from
C:\edk_user_repository\Micrium\bsp\uCOS-II_v2_86_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\uCOS-II_v2
_86_a\ ...



Copying files for driver plbarb_v1_01_a from
C:\EDK\sw\XilinxProcessorIPLib\drivers\plbarb_v1_01_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\plbarb_v1_
01_a\ ...



Copying files for driver plb2opb_v1_00_a from
C:\EDK\sw\XilinxProcessorIPLib\drivers\plb2opb_v1_00_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\plb2opb_v1
_00_a\ ...



Copying files for driver opbarb_v1_02_a from
C:\EDK\sw\XilinxProcessorIPLib\drivers\opbarb_v1_02_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\opbarb_v1_
02_a\ ...



Copying files for driver gpio_v2_01_a from
C:\EDK\sw\XilinxProcessorIPLib\drivers\gpio_v2_01_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\gpio_v2_01
_a\ ...



Copying files for driver intc_v1_00_c from
C:\EDK\sw\XilinxProcessorIPLib\drivers\intc_v1_00_c\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\intc_v1_00
_c\ ...



Copying files for driver uartlite_v1_01_a from
C:\EDK\sw\XilinxProcessorIPLib\drivers\uartlite_v1_01_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\uartlite_v
1_01_a\ ...



Copying files for driver ms_rst_4regs_v1_00_a from
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\drivers\ms_rst_4regs_v1_00
_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\ms_rst_4re
gs_v1_00_a\ ...



Copying files for driver opb_slave1_v1_00_a from
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\drivers\opb_slave1_v1_00_a
\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\opb_slave1
_v1_00_a\ ...



Copying files for driver tmrctr_v1_00_b from
C:\EDK\sw\XilinxProcessorIPLib\drivers\tmrctr_v1_00_b\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\tmrctr_v1_
00_b\ ...



Copying files for driver cpu_ppc405_v1_00_a from
C:\EDK\sw\XilinxProcessorIPLib\drivers\cpu_ppc405_v1_00_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\cpu_ppc405
_v1_00_a\ ...



Running DRCs for OSes, Drivers and Libraries ... 
uC/OS-II DRC ...

Running generate for OS'es, Drivers and Libraries ... 



Running post_generate for OS'es, Drivers and Libraries ... 

Running make for Drivers and Libraries ... 

Configuring make for target include using:

make -s include "COMPILER=powerpc-eabi-gcc" "ARCHIVER=powerpc-eabi-ar"
"COMPILER_FLAGS= -O2 -c" "EXTRA_COMPILER_FLAGS=-g" 



Configuring make for target libs using:

make -s libs "COMPILER=powerpc-eabi-gcc" "ARCHIVER=powerpc-eabi-ar"
"COMPILER_FLAGS= -O2 -c" "EXTRA_COMPILER_FLAGS=-g" 
Compiling common


powerpc-eabi-ar: creating ../../../lib/libxil.a


Compiling ipif


Compiling bsp


os_core.c: In function 'OS_TaskIdle':
os_core.c:2032: error: 'test' undeclared (first use in this function)
os_core.c:2032: error: (Each undeclared identifier is reported only once
os_core.c:2032: error: for each function it appears in.)


Compiling plb_arbiter


make[1]: *** [standalone_libs] Error 1


Compiling plb_to_opb


Compiling opbarb


Compiling gpio


Compiling intc


Compiling uartlite


Compiling ms_rst_4regs


Compiling opb_slave1


Compiling tmrctr


Compiling cpu_ppc405


ERROR:MDT -  make failed for target "libs" 
ERROR:MDT - Error while running "make" for processor ppc405_i...


make: *** [ppc405_i/lib/libxil.a] Error 2




Done!

At Local date and time: Mon May 11 13:43:49 2009
 xbash -q -c "cd /cygdrive/c/Baseline_9_Working_Folder/k-rtos-base-profile-task/; /usr/bin/make -f system.make swclean; exit;" started...

/usr/bin/bash: igncr: unknown option name


rm -rf ppc405_i/lib/
rm -rf ppc405_ppcjtag_chain/lib/
rm -f libgen.log
rm -f EX1_OS/executable.elf 





Done!

At Local date and time: Mon May 11 13:43:56 2009
 xbash -q -c "cd /cygdrive/c/Baseline_9_Working_Folder/k-rtos-base-profile-task/; /usr/bin/make -f system.make libs; exit;" started...

*********************************************
Creating software libraries...
*********************************************
libgen -mhs system.mhs -p xc2vp100ff1704-6  system.mss


/usr/bin/bash: igncr: unknown option name


libgen
Xilinx EDK 9.1.02 Build EDK_J_SP2.4
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.



Command Line: libgen -mhs system.mhs -p xc2vp100ff1704-6 system.mss 



Output Directory (-od)		: C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\
Part (-p)			: virtex2p

Software Specification file	: system.mss


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/ppc405_v2_00_c/data/ppc405_v2_1_0.tcl ...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_v34_v1_02_a/data/plb_v34_v2_1_0.tcl
...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_bram_if_cntlr_v1_00_b/data/plb_bram_if
_cntlr_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb2opb_bridge_v1_01_a/data/plb2opb_bridge
_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/opb_intc_v1_00_c/data/opb_intc_v2_1_0.tcl
...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/jtagppc_cntlr_v2_00_a/data/jtagppc_cntlr_v
2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_emc_v2_00_a/data/plb_emc_v2_1_0.tcl
...

Overriding IP level properties ...


INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\modified_plb_ddr
   _controller_v1_00_c\data\modified_plb_ddr_controller_v2_1_0.mpd line 50 -
   plb_ddr_controller_i (modified_plb_ddr_controller) tool is overriding
   PARAMETER C_FAMILY value to virtex2p
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 41 - bram (bram_block) tool is overriding PARAMETER C_FAMILY
   value to virtex2p
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 38 - opb_intc_i (opb_intc) tool is overriding PARAMETER C_FAMILY
   value to virtex2p
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\ppc405_v2_00_c\data\ppc405_v2_1_0.mpd
   line 45 - ppc405_ppcjtag_chain (ppc405) tcl is overriding PARAMETER
   C_ISOCM_DCR_HIGHADDR value to 0b0000010011
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\ppc405_v2_00_c\data\ppc405_v2_1_0.mpd
   line 47 - ppc405_ppcjtag_chain (ppc405) tcl is overriding PARAMETER
   C_DSOCM_DCR_HIGHADDR value to 0b0000100011
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\jtagppc_cntlr_v2_00_a\data\jtagppc_cntl
   r_v2_1_0.mpd line 35 - jtagppc_0 (jtagppc_cntlr) tool is overriding PARAMETER
   C_DEVICE value to 2vp100
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpio_v2_1_0.m
   pd line 40 - opb_gpio_0 (opb_gpio) tool is overriding PARAMETER C_FAMILY
   value to virtex2p
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_timer_v1_00_b\data\opb_timer_v2_1_0
   .mpd line 34 - opb_timer_0 (opb_timer) tool is overriding PARAMETER C_FAMILY
   value to virtex2p

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/bram_if_cntlr_v1_00_b/data/bram_if_cntlr_v
2_1_0.tcl ...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/emc_common_v2_00_a/data/emc_common_v2_1_0.
tcl ...
Address Map for Processor ppc405_i
  (0b0000000000-0b0011111111) plb_bus	dcr_bus
  (0b0100000000-0b0111111111) plb2opb_bridge_i	dcr_bus
  (0b1000010000-0b1000010011) ppc405_i	


  (0b1000100000-0b1000100011) ppc405_i	
  (0000000000-0x1fffffff) plb_ddr_controller_i	plb_bus
  (0x29000000-0x29ffffff) opb_gpio_0	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4c000000-0x4c00ffff) RS232_1	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4d000000-0x4dffffff) opb_intc_i	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4f000000-0x4f00ffff) ms_rst_4regs_0	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4ff00000-0x4ff03fff) opb_slave1_0	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4fff0000-0x4fffffff) opb_timer_0	plb_bus->plb2opb_bridge_i->opb_bus
  (0x50000000-0x50ffffff) plb_emc_0	plb_bus
  (0xffff0000-0xffffffff) plb_bram_if_cntlr_i	plb_bus
Address Map for Processor ppc405_ppcjtag_chain
  (0b0000010000-0b0000010011) ppc405_ppcjtag_chain	
  (0b0000100000-0b0000100011) ppc405_ppcjtag_chain	

Check platform address map ...

Overriding system level properties ...
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 41 - plb_bus (plb_v34) tool is overriding PARAMETER C_PLB_NUM_MASTERS
   value to 3
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 43 - plb_bus (plb_v34) tool is overriding PARAMETER C_PLB_MID_WIDTH
   value to 2
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 44 - plb_bus (plb_v34) tool is overriding PARAMETER C_PLB_AWIDTH value
   to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 45 - plb_bus (plb_v34) tool is overriding PARAMETER C_PLB_DWIDTH value
   to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 49 - plb_bus (plb_v34) tool is overriding PARAMETER C_DCR_AWIDTH value
   to 10
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 50 - plb_bus (plb_v34) tool is overriding PARAMETER C_DCR_DWIDTH value
   to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\modified_plb_ddr
   _controller_v1_00_c\data\modified_plb_ddr_controller_v2_1_0.mpd line 53 -
   plb_ddr_controller_i (modified_plb_ddr_controller) tool is overriding
   PARAMETER C_PLB_NUM_MASTERS value to 3
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\modified_plb_ddr
   _controller_v1_00_c\data\modified_plb_ddr_controller_v2_1_0.mpd line 54 -
   plb_ddr_controller_i (modified_plb_ddr_controller) tool is overriding
   PARAMETER C_PLB_MID_WIDTH value to 2
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\modified_plb_ddr
   _controller_v1_00_c\data\modified_plb_ddr_controller_v2_1_0.mpd line 55 -
   plb_ddr_controller_i (modified_plb_ddr_controller) tool is overriding
   PARAMETER C_PLB_AWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\modified_plb_ddr
   _controller_v1_00_c\data\modified_plb_ddr_controller_v2_1_0.mpd line 56 -
   plb_ddr_controller_i (modified_plb_ddr_controller) tool is overriding
   PARAMETER C_PLB_DWIDTH value to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\data\plb_bram
   _if_cntlr_v2_1_0.mpd line 42 - plb_bram_if_cntlr_i (plb_bram_if_cntlr) tool
   is overriding PARAMETER c_num_masters value to 3
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\data\plb_bram
   _if_cntlr_v2_1_0.mpd line 46 - plb_bram_if_cntlr_i (plb_bram_if_cntlr) tool
   is overriding PARAMETER c_plb_dwidth value to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\data\plb_bram
   _if_cntlr_v2_1_0.mpd line 47 - plb_bram_if_cntlr_i (plb_bram_if_cntlr) tool
   is overriding PARAMETER c_plb_awidth value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\data\plb_bram
   _if_cntlr_v2_1_0.mpd line 49 - plb_bram_if_cntlr_i (plb_bram_if_cntlr) tool
   is overriding PARAMETER c_plb_mid_width value to 2
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 38 - bram (bram_block) tool is overriding PARAMETER C_PORT_DWIDTH
   value to 64


INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 39 - bram (bram_block) tool is overriding PARAMETER C_PORT_AWIDTH
   value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 40 - bram (bram_block) tool is overriding PARAMETER C_NUM_WE
   value to 8
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 48 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_PLB_AWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 49 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_PLB_DWIDTH value to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 50 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_PLB_NUM_MASTERS value to 3
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 51 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_PLB_MID_WIDTH value to 2
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 52 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 53 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 56 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_DCR_AWIDTH value to 10
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 57 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_DCR_DWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 36 - opb_bus (opb_v20) tool is overriding PARAMETER C_OPB_AWIDTH value
   to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 37 - opb_bus (opb_v20) tool is overriding PARAMETER C_OPB_DWIDTH value
   to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 38 - opb_bus (opb_v20) tool is overriding PARAMETER C_NUM_MASTERS value
   to 2
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 39 - opb_bus (opb_v20) tool is overriding PARAMETER C_NUM_SLAVES value
   to 7
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 42 - opb_intc_i (opb_intc) tool is overriding PARAMETER C_OPB_AWIDTH
   value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 43 - opb_intc_i (opb_intc) tool is overriding PARAMETER C_OPB_DWIDTH
   value to 32
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core_v2_1_0.tc
l ...
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 46 - opb_intc_i (opb_intc) tcl is overriding PARAMETER
   C_NUM_INTR_INPUTS value to 21
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core_v2_1_0.tc
l ...
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 47 - opb_intc_i (opb_intc) tcl is overriding PARAMETER C_KIND_OF_INTR
   value to 0b00000000000000000000000001000000
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core_v2_1_0.tc
l ...
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 48 - opb_intc_i (opb_intc) tcl is overriding PARAMETER C_KIND_OF_EDGE
   value to 0b00000000000000000000000001000000


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core_v2_1_0.tc
l ...
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 49 - opb_intc_i (opb_intc) tcl is overriding PARAMETER C_KIND_OF_LVL
   value to 0b00000000000000000000000000000001
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_uartlite_v1_00_b\data\opb_uartlite_
   v2_1_0.mpd line 37 - RS232_1 (opb_uartlite) tool is overriding PARAMETER
   C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_uartlite_v1_00_b\data\opb_uartlite_
   v2_1_0.mpd line 38 - RS232_1 (opb_uartlite) tool is overriding PARAMETER
   C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\opbslave_ext_bri
   dge_v3_10_a\data\opbslave_ext_bridge_v2_1_0.mpd line 20 -
   opbslave_ext_bridge_i (opbslave_ext_bridge) tool is overriding PARAMETER
   C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\opbslave_ext_bri
   dge_v3_10_a\data\opbslave_ext_bridge_v2_1_0.mpd line 21 -
   opbslave_ext_bridge_i (opbslave_ext_bridge) tool is overriding PARAMETER
   C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\plb_psb_bridge_v
   1_00_a\data\plb_psb_bridge_v2_1_0.mpd line 87 - plb_psb_bridge_i
   (plb_psb_bridge) tool is overriding PARAMETER C_PLB_NUM_MASTERS value to 3
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\plb_psb_bridge_v
   1_00_a\data\plb_psb_bridge_v2_1_0.mpd line 88 - plb_psb_bridge_i
   (plb_psb_bridge) tool is overriding PARAMETER C_PLB_MID_WIDTH value to 2
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\plb_psb_bridge_v
   1_00_a\data\plb_psb_bridge_v2_1_0.mpd line 93 - plb_psb_bridge_i
   (plb_psb_bridge) tool is overriding PARAMETER C_PLB_AWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\plb_psb_bridge_v
   1_00_a\data\plb_psb_bridge_v2_1_0.mpd line 94 - plb_psb_bridge_i
   (plb_psb_bridge) tool is overriding PARAMETER C_PLB_DWIDTH value to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\dcr_v29_v1_00_a\data\dcr_v29_v2_1_0.mpd
   line 38 - dcr_bus (dcr_v29) tool is overriding PARAMETER C_DCR_NUM_SLAVES
   value to 2
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\dcr_v29_v1_00_a\data\dcr_v29_v2_1_0.mpd
   line 39 - dcr_bus (dcr_v29) tool is overriding PARAMETER C_DCR_AWIDTH value
   to 10
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\dcr_v29_v1_00_a\data\dcr_v29_v2_1_0.mpd
   line 40 - dcr_bus (dcr_v29) tool is overriding PARAMETER C_DCR_DWIDTH value
   to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\ms_rst_4regs_v1_
   00_a\data\ms_rst_4regs_v2_1_0.mpd line 31 - ms_rst_4regs_0 (ms_rst_4regs)
   tool is overriding PARAMETER C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\ms_rst_4regs_v1_
   00_a\data\ms_rst_4regs_v2_1_0.mpd line 32 - ms_rst_4regs_0 (ms_rst_4regs)
   tool is overriding PARAMETER C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\opb_slave1_v1_00
   _a\data\opb_slave1_v2_1_0.mpd line 31 - opb_slave1_0 (opb_slave1) tool is
   overriding PARAMETER C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\opb_slave1_v1_00
   _a\data\opb_slave1_v2_1_0.mpd line 32 - opb_slave1_0 (opb_slave1) tool is
   overriding PARAMETER C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_emc_v2_00_a\data\plb_emc_v2_1_0.mpd
   line 38 - plb_emc_0 (plb_emc) tool is overriding PARAMETER C_NUM_MASTERS
   value to 3
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_emc_v2_00_a\data\plb_emc_v2_1_0.mpd
   line 92 - plb_emc_0 (plb_emc) tool is overriding PARAMETER C_PLB_DWIDTH value
   to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_emc_v2_00_a\data\plb_emc_v2_1_0.mpd
   line 93 - plb_emc_0 (plb_emc) tool is overriding PARAMETER C_PLB_AWIDTH value
   to 32


INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_emc_v2_00_a\data\plb_emc_v2_1_0.mpd
   line 96 - plb_emc_0 (plb_emc) tool is overriding PARAMETER C_PLB_MID_WIDTH
   value to 2
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpio_v2_1_0.m
   pd line 38 - opb_gpio_0 (opb_gpio) tool is overriding PARAMETER C_OPB_AWIDTH
   value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpio_v2_1_0.m
   pd line 39 - opb_gpio_0 (opb_gpio) tool is overriding PARAMETER C_OPB_DWIDTH
   value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_timer_v1_00_b\data\opb_timer_v2_1_0
   .mpd line 41 - opb_timer_0 (opb_timer) tool is overriding PARAMETER
   C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_timer_v1_00_b\data\opb_timer_v2_1_0
   .mpd line 42 - opb_timer_0 (opb_timer) tool is overriding PARAMETER
   C_OPB_DWIDTH value to 32

Running system level Update ...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core_v2_1_0.tc
l ...

Check platform configuration ...
INFO:MDT - IPNAME:modified_plb_ddr_controller INSTANCE:plb_ddr_controller_i -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs line 143 -
   An example UCF for this core is available and must be modified for use in the
   system. Please refer to the EDK Getting Started guide for the location of
   this file.
IPNAME:plb_v34 INSTANCE:plb_bus -
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs line 129 - 3
master(s) : 5 slave(s)
IPNAME:opb_v20 INSTANCE:opb_bus -
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs line 205 - 2
master(s) : 7 slave(s)
IPNAME:dcr_v29 INSTANCE:dcr_bus -
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs line 338 - 1
master(s) : 2 slave(s)

Check port drivers...



Performing Clock DRCs...

WARNING:MDT - No Top-level Input clock for the design. 


INFO:MDT - The following PARAMETERs of os uCOS-II are ignored as their category
   selection PARAMETER uC-Probe is set to "false" in MSS 
WARNING:MDT - C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mss
   line 20 - Ignoring PARAMETER uC-Probe  ...
WARNING:MDT - C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mss
   line 53 - PARAMETER use_dcr is deprecated !. The parameter USE_DCR for the
   intc driver has been deprecated.  Any reference to this parameter in the MSS
   file will be ignored..
   To avoid seeing this Warning again, please remove PARAMETER use_dcr.
INFO:MDT - List of peripherals addressable from processor instance ppc405_i : 
  - plb_bus
  - plb2opb_bridge_i
  - plb_ddr_controller_i
WARNING:MDT - C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs
   line 143 - No Driver Found for instance plb_ddr_controller_i. To avoid seeing
   this warning, assign the appropriate driver or driver "generic 1.00.a " to
   instance plb_ddr_controller_i

  - plb_bram_if_cntlr_i
WARNING:MDT - C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs
   line 169 - No Driver Found for instance plb_bram_if_cntlr_i. To avoid seeing
   this warning, assign the appropriate driver or driver "generic 1.00.a " to
   instance plb_bram_if_cntlr_i

  - opb_bus
  - opb_gpio_0
  - opb_intc_i
  - RS232_1
  - ms_rst_4regs_0
  - opb_slave1_0
  - opb_timer_0
  - plb_psb_bridge_i
WARNING:MDT - C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs
   line 306 - No Driver Found for instance plb_psb_bridge_i. To avoid seeing
   this warning, assign the appropriate driver or driver "generic 1.00.a " to
   instance plb_psb_bridge_i

  - plb_emc_0
INFO:MDT - List of peripherals addressable from processor instance
   ppc405_ppcjtag_chain : 

Building Directory Structure for ppc405_i



Generating platform libraries and device drivers ...

Running CopyFiles ...

Copying files for os uCOS-II_v2_86_a from
C:\edk_user_repository\Micrium\bsp\uCOS-II_v2_86_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\uCOS-II_v2
_86_a\ ...



Copying files for driver plbarb_v1_01_a from
C:\EDK\sw\XilinxProcessorIPLib\drivers\plbarb_v1_01_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\plbarb_v1_
01_a\ ...



Copying files for driver plb2opb_v1_00_a from
C:\EDK\sw\XilinxProcessorIPLib\drivers\plb2opb_v1_00_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\plb2opb_v1
_00_a\ ...



Copying files for driver opbarb_v1_02_a from
C:\EDK\sw\XilinxProcessorIPLib\drivers\opbarb_v1_02_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\opbarb_v1_
02_a\ ...



Copying files for driver gpio_v2_01_a from
C:\EDK\sw\XilinxProcessorIPLib\drivers\gpio_v2_01_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\gpio_v2_01
_a\ ...



Copying files for driver intc_v1_00_c from
C:\EDK\sw\XilinxProcessorIPLib\drivers\intc_v1_00_c\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\intc_v1_00
_c\ ...



Copying files for driver uartlite_v1_01_a from
C:\EDK\sw\XilinxProcessorIPLib\drivers\uartlite_v1_01_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\uartlite_v
1_01_a\ ...



Copying files for driver ms_rst_4regs_v1_00_a from
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\drivers\ms_rst_4regs_v1_00
_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\ms_rst_4re
gs_v1_00_a\ ...



Copying files for driver opb_slave1_v1_00_a from
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\drivers\opb_slave1_v1_00_a
\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\opb_slave1
_v1_00_a\ ...



Copying files for driver tmrctr_v1_00_b from
C:\EDK\sw\XilinxProcessorIPLib\drivers\tmrctr_v1_00_b\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\tmrctr_v1_
00_b\ ...



Copying files for driver cpu_ppc405_v1_00_a from
C:\EDK\sw\XilinxProcessorIPLib\drivers\cpu_ppc405_v1_00_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\cpu_ppc405
_v1_00_a\ ...



Running DRCs for OSes, Drivers and Libraries ... 
uC/OS-II DRC ...

Running generate for OS'es, Drivers and Libraries ... 



Running post_generate for OS'es, Drivers and Libraries ... 

Running make for Drivers and Libraries ... 

Configuring make for target include using:

make -s include "COMPILER=powerpc-eabi-gcc" "ARCHIVER=powerpc-eabi-ar"
"COMPILER_FLAGS= -O2 -c" "EXTRA_COMPILER_FLAGS=-g" 



Configuring make for target libs using:

make -s libs "COMPILER=powerpc-eabi-gcc" "ARCHIVER=powerpc-eabi-ar"
"COMPILER_FLAGS= -O2 -c" "EXTRA_COMPILER_FLAGS=-g" 
Compiling common


powerpc-eabi-ar: creating ../../../lib/libxil.a


Compiling ipif


Compiling bsp


Compiling plb_arbiter


Compiling plb_to_opb


Compiling opbarb


Compiling gpio


Compiling intc


Compiling uartlite


Compiling ms_rst_4regs


Compiling opb_slave1


Compiling tmrctr


Compiling cpu_ppc405



Libraries generated in
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\lib\ directory

Running execs_generate for OS'es, Drivers and Libraries ... 

Building Directory Structure for ppc405_ppcjtag_chain



Generating platform libraries and device drivers ...

Running CopyFiles ...



Copying files for os standalone_v1_00_a from
C:\EDK\sw\lib\bsp\standalone_v1_00_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_ppcjtag_chain\libsr
c\standalone_v1_00_a\ ...



Copying files for driver cpu_ppc405_v1_00_a from
C:\EDK\sw\XilinxProcessorIPLib\drivers\cpu_ppc405_v1_00_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_ppcjtag_chain\libsr
c\cpu_ppc405_v1_00_a\ ...



Running DRCs for OSes, Drivers and Libraries ... 

Running generate for OS'es, Drivers and Libraries ... 

Running post_generate for OS'es, Drivers and Libraries ... 

Running make for Drivers and Libraries ... 

Configuring make for target include using:

make -s include "COMPILER=powerpc-eabi-gcc" "ARCHIVER=powerpc-eabi-ar"
"COMPILER_FLAGS= -O2 -c" "EXTRA_COMPILER_FLAGS=-g" 



Configuring make for target libs using:

make -s libs "COMPILER=powerpc-eabi-gcc" "ARCHIVER=powerpc-eabi-ar"
"COMPILER_FLAGS= -O2 -c" "EXTRA_COMPILER_FLAGS=-g" 


Compiling common


powerpc-eabi-ar: creating ../../../lib/libxil.a


Compiling bsp


Compiling cpu_ppc405



Libraries generated in
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_ppcjtag_chain\lib\
directory

Running execs_generate for OS'es, Drivers and Libraries ... 

LibGen Done. 




Done!

At Local date and time: Mon May 11 13:44:39 2009
 xbash -q -c "cd /cygdrive/c/Baseline_9_Working_Folder/k-rtos-base-profile-task/; /usr/bin/make -f system.make program; exit;" started...

/usr/bin/bash: igncr: unknown option name


powerpc-eabi-gcc -O2 C:/Micrium/SOFTWARE/EvalBoards/Amirix/AP1000/GNU/EX1_OS/app.c  -o EX1_OS/executable.elf \
      -g    -I./ppc405_i/include/  -L./ppc405_i/lib/  \
  


powerpc-eabi-size EX1_OS/executable.elf 
   text	   data	    bss	    dec	    hex	filename
  35994	    508	  11996	  48498	   bd72	EX1_OS/executable.elf





Done!

At Local date and time: Mon May 11 13:44:44 2009
 xbash -q -c "cd /cygdrive/c/Baseline_9_Working_Folder/k-rtos-base-profile-task/; /usr/bin/make -f system.make init_bram; exit;" started...

/usr/bin/bash: igncr: unknown option name


*********************************************
Initializing BRAM contents of the bitstream
*********************************************
bitinit system.mhs  -pe ppc405_i EX1_OS/executable.elf  \
-bt implementation/system.bit -o implementation/download.bit

bitinit version Xilinx EDK 9.1.02 Build EDK_J_SP2.4
Copyright (c) Xilinx Inc. 2002.

Parsing MHS File system.mhs...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/ppc405_v2_00_c/data/ppc405_v2_1_0.tcl ...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_v34_v1_02_a/data/plb_v34_v2_1_0.tcl
...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_bram_if_cntlr_v1_00_b/data/plb_bram_if
_cntlr_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb2opb_bridge_v1_01_a/data/plb2opb_bridge
_v2_1_0.tcl ...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/opb_intc_v1_00_c/data/opb_intc_v2_1_0.tcl
...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/jtagppc_cntlr_v2_00_a/data/jtagppc_cntlr_v
2_1_0.tcl ...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_emc_v2_00_a/data/plb_emc_v2_1_0.tcl
...

Overriding IP level properties ...
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\modified_plb_ddr
   _controller_v1_00_c\data\modified_plb_ddr_controller_v2_1_0.mpd line 50 -
   plb_ddr_controller_i (modified_plb_ddr_controller) tool is overriding
   PARAMETER C_FAMILY value to 
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 41 - bram (bram_block) tool is overriding PARAMETER C_FAMILY
   value to 
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 38 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_FAMILY value to 
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 38 - opb_intc_i (opb_intc) tool is overriding PARAMETER C_FAMILY
   value to 
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\plb_psb_bridge_v
   1_00_a\data\plb_psb_bridge_v2_1_0.mpd line 97 - plb_psb_bridge_i
   (plb_psb_bridge) tool is overriding PARAMETER C_FAMILY value to 
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\ppc405_v2_00_c\data\ppc405_v2_1_0.mpd
   line 45 - ppc405_ppcjtag_chain (ppc405) tcl is overriding PARAMETER
   C_ISOCM_DCR_HIGHADDR value to 0b0000010011
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\ppc405_v2_00_c\data\ppc405_v2_1_0.mpd
   line 47 - ppc405_ppcjtag_chain (ppc405) tcl is overriding PARAMETER
   C_DSOCM_DCR_HIGHADDR value to 0b0000100011
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\jtagppc_cntlr_v2_00_a\data\jtagppc_cntl
   r_v2_1_0.mpd line 35 - jtagppc_0 (jtagppc_cntlr) tool is overriding PARAMETER
   C_DEVICE value to 
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\ms_rst_4regs_v1_
   00_a\data\ms_rst_4regs_v2_1_0.mpd line 34 - ms_rst_4regs_0 (ms_rst_4regs)
   tool is overriding PARAMETER C_FAMILY value to 
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\opb_slave1_v1_00
   _a\data\opb_slave1_v2_1_0.mpd line 34 - opb_slave1_0 (opb_slave1) tool is
   overriding PARAMETER C_FAMILY value to 
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpio_v2_1_0.m
   pd line 40 - opb_gpio_0 (opb_gpio) tool is overriding PARAMETER C_FAMILY
   value to 
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_timer_v1_00_b\data\opb_timer_v2_1_0
   .mpd line 34 - opb_timer_0 (opb_timer) tool is overriding PARAMETER C_FAMILY
   value to 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/bram_if_cntlr_v1_00_b/data/bram_if_cntlr_v
2_1_0.tcl ...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/emc_common_v2_00_a/data/emc_common_v2_1_0.
tcl ...
Address Map for Processor ppc405_i
  (0b0000000000-0b0011111111) plb_bus	dcr_bus
  (0b0100000000-0b0111111111) plb2opb_bridge_i	dcr_bus
  (0b1000010000-0b1000010011) ppc405_i	
  (0b1000100000-0b1000100011) ppc405_i	
  (0000000000-0x1fffffff) plb_ddr_controller_i	plb_bus
  (0x29000000-0x29ffffff) opb_gpio_0	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4c000000-0x4c00ffff) RS232_1	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4d000000-0x4dffffff) opb_intc_i	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4f000000-0x4f00ffff) ms_rst_4regs_0	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4ff00000-0x4ff03fff) opb_slave1_0	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4fff0000-0x4fffffff) opb_timer_0	plb_bus->plb2opb_bridge_i->opb_bus
  (0x50000000-0x50ffffff) plb_emc_0	plb_bus
  (0xffff0000-0xffffffff) plb_bram_if_cntlr_i	plb_bus
Address Map for Processor ppc405_ppcjtag_chain
  (0b0000010000-0b0000010011) ppc405_ppcjtag_chain	
  (0b0000100000-0b0000100011) ppc405_ppcjtag_chain	

Initializing Memory...
Checking ELFs associated with PPC405 instance ppc405_i for overlap...


Analyzing file EX1_OS/executable.elf...
Running Data2Mem with the following command:
data2mem -bm "implementation/system_bd" -bt "implementation/system.bit"  -bd
"EX1_OS/executable.elf" tag ppc405_i  -o b implementation/download.bit 


Memory Initialization completed successfully.





Done!

At Local date and time: Mon May 11 14:24:26 2009
 xbash -q -c "cd /cygdrive/c/Baseline_9_Working_Folder/k-rtos-base-profile-task/; /usr/bin/make -f system.make swclean; exit;" started...

rm -rf ppc405_i/lib/
rm -rf ppc405_ppcjtag_chain/lib/
rm -f libgen.log
rm -f EX1_OS/executable.elf 



/usr/bin/bash: igncr: unknown option name




Done!

At Local date and time: Mon May 11 14:24:32 2009
 xbash -q -c "cd /cygdrive/c/Baseline_9_Working_Folder/k-rtos-base-profile-task/; /usr/bin/make -f system.make libs; exit;" started...

*********************************************
Creating software libraries...
*********************************************
libgen -mhs system.mhs -p xc2vp100ff1704-6  system.mss


/usr/bin/bash: igncr: unknown option name


libgen
Xilinx EDK 9.1.02 Build EDK_J_SP2.4
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.



Command Line: libgen -mhs system.mhs -p xc2vp100ff1704-6 system.mss 



Output Directory (-od)		: C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\
Part (-p)			: virtex2p

Software Specification file	: system.mss


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/ppc405_v2_00_c/data/ppc405_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_v34_v1_02_a/data/plb_v34_v2_1_0.tcl
...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_bram_if_cntlr_v1_00_b/data/plb_bram_if
_cntlr_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb2opb_bridge_v1_01_a/data/plb2opb_bridge
_v2_1_0.tcl ...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/opb_intc_v1_00_c/data/opb_intc_v2_1_0.tcl
...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/jtagppc_cntlr_v2_00_a/data/jtagppc_cntlr_v
2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_emc_v2_00_a/data/plb_emc_v2_1_0.tcl
...



Overriding IP level properties ...
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\modified_plb_ddr
   _controller_v1_00_c\data\modified_plb_ddr_controller_v2_1_0.mpd line 50 -
   plb_ddr_controller_i (modified_plb_ddr_controller) tool is overriding
   PARAMETER C_FAMILY value to virtex2p
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 41 - bram (bram_block) tool is overriding PARAMETER C_FAMILY
   value to virtex2p
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 38 - opb_intc_i (opb_intc) tool is overriding PARAMETER C_FAMILY
   value to virtex2p
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\ppc405_v2_00_c\data\ppc405_v2_1_0.mpd
   line 45 - ppc405_ppcjtag_chain (ppc405) tcl is overriding PARAMETER
   C_ISOCM_DCR_HIGHADDR value to 0b0000010011
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\ppc405_v2_00_c\data\ppc405_v2_1_0.mpd
   line 47 - ppc405_ppcjtag_chain (ppc405) tcl is overriding PARAMETER
   C_DSOCM_DCR_HIGHADDR value to 0b0000100011
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\jtagppc_cntlr_v2_00_a\data\jtagppc_cntl
   r_v2_1_0.mpd line 35 - jtagppc_0 (jtagppc_cntlr) tool is overriding PARAMETER
   C_DEVICE value to 2vp100


INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpio_v2_1_0.m
   pd line 40 - opb_gpio_0 (opb_gpio) tool is overriding PARAMETER C_FAMILY
   value to virtex2p
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_timer_v1_00_b\data\opb_timer_v2_1_0
   .mpd line 34 - opb_timer_0 (opb_timer) tool is overriding PARAMETER C_FAMILY
   value to virtex2p

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/bram_if_cntlr_v1_00_b/data/bram_if_cntlr_v
2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/emc_common_v2_00_a/data/emc_common_v2_1_0.
tcl ...


Address Map for Processor ppc405_i
  (0b0000000000-0b0011111111) plb_bus	dcr_bus
  (0b0100000000-0b0111111111) plb2opb_bridge_i	dcr_bus
  (0b1000010000-0b1000010011) ppc405_i	
  (0b1000100000-0b1000100011) ppc405_i	
  (0000000000-0x1fffffff) plb_ddr_controller_i	plb_bus
  (0x29000000-0x29ffffff) opb_gpio_0	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4c000000-0x4c00ffff) RS232_1	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4d000000-0x4dffffff) opb_intc_i	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4f000000-0x4f00ffff) ms_rst_4regs_0	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4ff00000-0x4ff03fff) opb_slave1_0	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4fff0000-0x4fffffff) opb_timer_0	plb_bus->plb2opb_bridge_i->opb_bus
  (0x50000000-0x50ffffff) plb_emc_0	plb_bus
  (0xffff0000-0xffffffff) plb_bram_if_cntlr_i	plb_bus
Address Map for Processor ppc405_ppcjtag_chain
  (0b0000010000-0b0000010011) ppc405_ppcjtag_chain	
  (0b0000100000-0b0000100011) ppc405_ppcjtag_chain	

Check platform address map ...

Overriding system level properties ...
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 41 - plb_bus (plb_v34) tool is overriding PARAMETER C_PLB_NUM_MASTERS
   value to 3
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 43 - plb_bus (plb_v34) tool is overriding PARAMETER C_PLB_MID_WIDTH
   value to 2
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 44 - plb_bus (plb_v34) tool is overriding PARAMETER C_PLB_AWIDTH value
   to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 45 - plb_bus (plb_v34) tool is overriding PARAMETER C_PLB_DWIDTH value
   to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 49 - plb_bus (plb_v34) tool is overriding PARAMETER C_DCR_AWIDTH value
   to 10
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 50 - plb_bus (plb_v34) tool is overriding PARAMETER C_DCR_DWIDTH value
   to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\modified_plb_ddr
   _controller_v1_00_c\data\modified_plb_ddr_controller_v2_1_0.mpd line 53 -
   plb_ddr_controller_i (modified_plb_ddr_controller) tool is overriding
   PARAMETER C_PLB_NUM_MASTERS value to 3
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\modified_plb_ddr
   _controller_v1_00_c\data\modified_plb_ddr_controller_v2_1_0.mpd line 54 -
   plb_ddr_controller_i (modified_plb_ddr_controller) tool is overriding
   PARAMETER C_PLB_MID_WIDTH value to 2
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\modified_plb_ddr
   _controller_v1_00_c\data\modified_plb_ddr_controller_v2_1_0.mpd line 55 -
   plb_ddr_controller_i (modified_plb_ddr_controller) tool is overriding
   PARAMETER C_PLB_AWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\modified_plb_ddr
   _controller_v1_00_c\data\modified_plb_ddr_controller_v2_1_0.mpd line 56 -
   plb_ddr_controller_i (modified_plb_ddr_controller) tool is overriding
   PARAMETER C_PLB_DWIDTH value to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\data\plb_bram
   _if_cntlr_v2_1_0.mpd line 42 - plb_bram_if_cntlr_i (plb_bram_if_cntlr) tool
   is overriding PARAMETER c_num_masters value to 3
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\data\plb_bram
   _if_cntlr_v2_1_0.mpd line 46 - plb_bram_if_cntlr_i (plb_bram_if_cntlr) tool
   is overriding PARAMETER c_plb_dwidth value to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\data\plb_bram
   _if_cntlr_v2_1_0.mpd line 47 - plb_bram_if_cntlr_i (plb_bram_if_cntlr) tool
   is overriding PARAMETER c_plb_awidth value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\data\plb_bram
   _if_cntlr_v2_1_0.mpd line 49 - plb_bram_if_cntlr_i (plb_bram_if_cntlr) tool
   is overriding PARAMETER c_plb_mid_width value to 2


INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 38 - bram (bram_block) tool is overriding PARAMETER C_PORT_DWIDTH
   value to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 39 - bram (bram_block) tool is overriding PARAMETER C_PORT_AWIDTH
   value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 40 - bram (bram_block) tool is overriding PARAMETER C_NUM_WE
   value to 8
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 48 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_PLB_AWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 49 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_PLB_DWIDTH value to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 50 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_PLB_NUM_MASTERS value to 3
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 51 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_PLB_MID_WIDTH value to 2
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 52 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 53 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 56 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_DCR_AWIDTH value to 10
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 57 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_DCR_DWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 36 - opb_bus (opb_v20) tool is overriding PARAMETER C_OPB_AWIDTH value
   to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 37 - opb_bus (opb_v20) tool is overriding PARAMETER C_OPB_DWIDTH value
   to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 38 - opb_bus (opb_v20) tool is overriding PARAMETER C_NUM_MASTERS value
   to 2
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 39 - opb_bus (opb_v20) tool is overriding PARAMETER C_NUM_SLAVES value
   to 7
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 42 - opb_intc_i (opb_intc) tool is overriding PARAMETER C_OPB_AWIDTH
   value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 43 - opb_intc_i (opb_intc) tool is overriding PARAMETER C_OPB_DWIDTH
   value to 32
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core_v2_1_0.tc
l ...
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 46 - opb_intc_i (opb_intc) tcl is overriding PARAMETER
   C_NUM_INTR_INPUTS value to 21
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core_v2_1_0.tc
l ...
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 47 - opb_intc_i (opb_intc) tcl is overriding PARAMETER C_KIND_OF_INTR
   value to 0b00000000000000000000000001000000
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core_v2_1_0.tc
l ...


INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 48 - opb_intc_i (opb_intc) tcl is overriding PARAMETER C_KIND_OF_EDGE
   value to 0b00000000000000000000000001000000
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core_v2_1_0.tc
l ...
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 49 - opb_intc_i (opb_intc) tcl is overriding PARAMETER C_KIND_OF_LVL
   value to 0b00000000000000000000000000000001
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_uartlite_v1_00_b\data\opb_uartlite_
   v2_1_0.mpd line 37 - RS232_1 (opb_uartlite) tool is overriding PARAMETER
   C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_uartlite_v1_00_b\data\opb_uartlite_
   v2_1_0.mpd line 38 - RS232_1 (opb_uartlite) tool is overriding PARAMETER
   C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\opbslave_ext_bri
   dge_v3_10_a\data\opbslave_ext_bridge_v2_1_0.mpd line 20 -
   opbslave_ext_bridge_i (opbslave_ext_bridge) tool is overriding PARAMETER
   C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\opbslave_ext_bri
   dge_v3_10_a\data\opbslave_ext_bridge_v2_1_0.mpd line 21 -
   opbslave_ext_bridge_i (opbslave_ext_bridge) tool is overriding PARAMETER
   C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\plb_psb_bridge_v
   1_00_a\data\plb_psb_bridge_v2_1_0.mpd line 87 - plb_psb_bridge_i
   (plb_psb_bridge) tool is overriding PARAMETER C_PLB_NUM_MASTERS value to 3
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\plb_psb_bridge_v
   1_00_a\data\plb_psb_bridge_v2_1_0.mpd line 88 - plb_psb_bridge_i
   (plb_psb_bridge) tool is overriding PARAMETER C_PLB_MID_WIDTH value to 2
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\plb_psb_bridge_v
   1_00_a\data\plb_psb_bridge_v2_1_0.mpd line 93 - plb_psb_bridge_i
   (plb_psb_bridge) tool is overriding PARAMETER C_PLB_AWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\plb_psb_bridge_v
   1_00_a\data\plb_psb_bridge_v2_1_0.mpd line 94 - plb_psb_bridge_i
   (plb_psb_bridge) tool is overriding PARAMETER C_PLB_DWIDTH value to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\dcr_v29_v1_00_a\data\dcr_v29_v2_1_0.mpd
   line 38 - dcr_bus (dcr_v29) tool is overriding PARAMETER C_DCR_NUM_SLAVES
   value to 2
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\dcr_v29_v1_00_a\data\dcr_v29_v2_1_0.mpd
   line 39 - dcr_bus (dcr_v29) tool is overriding PARAMETER C_DCR_AWIDTH value
   to 10
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\dcr_v29_v1_00_a\data\dcr_v29_v2_1_0.mpd
   line 40 - dcr_bus (dcr_v29) tool is overriding PARAMETER C_DCR_DWIDTH value
   to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\ms_rst_4regs_v1_
   00_a\data\ms_rst_4regs_v2_1_0.mpd line 31 - ms_rst_4regs_0 (ms_rst_4regs)
   tool is overriding PARAMETER C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\ms_rst_4regs_v1_
   00_a\data\ms_rst_4regs_v2_1_0.mpd line 32 - ms_rst_4regs_0 (ms_rst_4regs)
   tool is overriding PARAMETER C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\opb_slave1_v1_00
   _a\data\opb_slave1_v2_1_0.mpd line 31 - opb_slave1_0 (opb_slave1) tool is
   overriding PARAMETER C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\opb_slave1_v1_00
   _a\data\opb_slave1_v2_1_0.mpd line 32 - opb_slave1_0 (opb_slave1) tool is
   overriding PARAMETER C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_emc_v2_00_a\data\plb_emc_v2_1_0.mpd
   line 38 - plb_emc_0 (plb_emc) tool is overriding PARAMETER C_NUM_MASTERS
   value to 3
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_emc_v2_00_a\data\plb_emc_v2_1_0.mpd
   line 92 - plb_emc_0 (plb_emc) tool is overriding PARAMETER C_PLB_DWIDTH value
   to 64


INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_emc_v2_00_a\data\plb_emc_v2_1_0.mpd
   line 93 - plb_emc_0 (plb_emc) tool is overriding PARAMETER C_PLB_AWIDTH value
   to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_emc_v2_00_a\data\plb_emc_v2_1_0.mpd
   line 96 - plb_emc_0 (plb_emc) tool is overriding PARAMETER C_PLB_MID_WIDTH
   value to 2
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpio_v2_1_0.m
   pd line 38 - opb_gpio_0 (opb_gpio) tool is overriding PARAMETER C_OPB_AWIDTH
   value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpio_v2_1_0.m
   pd line 39 - opb_gpio_0 (opb_gpio) tool is overriding PARAMETER C_OPB_DWIDTH
   value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_timer_v1_00_b\data\opb_timer_v2_1_0
   .mpd line 41 - opb_timer_0 (opb_timer) tool is overriding PARAMETER
   C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_timer_v1_00_b\data\opb_timer_v2_1_0
   .mpd line 42 - opb_timer_0 (opb_timer) tool is overriding PARAMETER
   C_OPB_DWIDTH value to 32

Running system level Update ...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core_v2_1_0.tc
l ...

Check platform configuration ...
INFO:MDT - IPNAME:modified_plb_ddr_controller INSTANCE:plb_ddr_controller_i -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs line 143 -
   An example UCF for this core is available and must be modified for use in the
   system. Please refer to the EDK Getting Started guide for the location of
   this file.
IPNAME:plb_v34 INSTANCE:plb_bus -
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs line 129 - 3
master(s) : 5 slave(s)
IPNAME:opb_v20 INSTANCE:opb_bus -
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs line 205 - 2
master(s) : 7 slave(s)
IPNAME:dcr_v29 INSTANCE:dcr_bus -
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs line 338 - 1
master(s) : 2 slave(s)

Check port drivers...



Performing Clock DRCs...

WARNING:MDT - No Top-level Input clock for the design. 


INFO:MDT - The following PARAMETERs of os uCOS-II are ignored as their category
   selection PARAMETER uC-Probe is set to "false" in MSS 
WARNING:MDT - C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mss
   line 20 - Ignoring PARAMETER uC-Probe  ...
WARNING:MDT - C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mss
   line 53 - PARAMETER use_dcr is deprecated !. The parameter USE_DCR for the
   intc driver has been deprecated.  Any reference to this parameter in the MSS
   file will be ignored..
   To avoid seeing this Warning again, please remove PARAMETER use_dcr.
INFO:MDT - List of peripherals addressable from processor instance ppc405_i : 
  - plb_bus
  - plb2opb_bridge_i
  - plb_ddr_controller_i
WARNING:MDT - C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs
   line 143 - No Driver Found for instance plb_ddr_controller_i. To avoid seeing
   this warning, assign the appropriate driver or driver "generic 1.00.a " to
   instance plb_ddr_controller_i

  - plb_bram_if_cntlr_i
WARNING:MDT - C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs
   line 169 - No Driver Found for instance plb_bram_if_cntlr_i. To avoid seeing
   this warning, assign the appropriate driver or driver "generic 1.00.a " to
   instance plb_bram_if_cntlr_i

  - opb_bus
  - opb_gpio_0
  - opb_intc_i
  - RS232_1
  - ms_rst_4regs_0
  - opb_slave1_0
  - opb_timer_0
  - plb_psb_bridge_i
WARNING:MDT - C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs
   line 306 - No Driver Found for instance plb_psb_bridge_i. To avoid seeing
   this warning, assign the appropriate driver or driver "generic 1.00.a " to
   instance plb_psb_bridge_i

  - plb_emc_0
INFO:MDT - List of peripherals addressable from processor instance
   ppc405_ppcjtag_chain : 

Building Directory Structure for ppc405_i



Generating platform libraries and device drivers ...

Running CopyFiles ...

Copying files for os uCOS-II_v2_86_a from
C:\edk_user_repository\Micrium\bsp\uCOS-II_v2_86_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\uCOS-II_v2
_86_a\ ...



Copying files for driver plbarb_v1_01_a from
C:\EDK\sw\XilinxProcessorIPLib\drivers\plbarb_v1_01_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\plbarb_v1_
01_a\ ...



Copying files for driver plb2opb_v1_00_a from
C:\EDK\sw\XilinxProcessorIPLib\drivers\plb2opb_v1_00_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\plb2opb_v1
_00_a\ ...



Copying files for driver opbarb_v1_02_a from
C:\EDK\sw\XilinxProcessorIPLib\drivers\opbarb_v1_02_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\opbarb_v1_
02_a\ ...



Copying files for driver gpio_v2_01_a from
C:\EDK\sw\XilinxProcessorIPLib\drivers\gpio_v2_01_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\gpio_v2_01
_a\ ...



Copying files for driver intc_v1_00_c from
C:\EDK\sw\XilinxProcessorIPLib\drivers\intc_v1_00_c\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\intc_v1_00
_c\ ...



Copying files for driver uartlite_v1_01_a from
C:\EDK\sw\XilinxProcessorIPLib\drivers\uartlite_v1_01_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\uartlite_v
1_01_a\ ...



Copying files for driver ms_rst_4regs_v1_00_a from
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\drivers\ms_rst_4regs_v1_00
_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\ms_rst_4re
gs_v1_00_a\ ...



Copying files for driver opb_slave1_v1_00_a from
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\drivers\opb_slave1_v1_00_a
\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\opb_slave1
_v1_00_a\ ...



Copying files for driver tmrctr_v1_00_b from
C:\EDK\sw\XilinxProcessorIPLib\drivers\tmrctr_v1_00_b\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\tmrctr_v1_
00_b\ ...



Copying files for driver cpu_ppc405_v1_00_a from
C:\EDK\sw\XilinxProcessorIPLib\drivers\cpu_ppc405_v1_00_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\cpu_ppc405
_v1_00_a\ ...



Running DRCs for OSes, Drivers and Libraries ... 


uC/OS-II DRC ...

Running generate for OS'es, Drivers and Libraries ... 



Running post_generate for OS'es, Drivers and Libraries ... 

Running make for Drivers and Libraries ... 

Configuring make for target include using:

make -s include "COMPILER=powerpc-eabi-gcc" "ARCHIVER=powerpc-eabi-ar"
"COMPILER_FLAGS= -O2 -c" "EXTRA_COMPILER_FLAGS=-g" 



Configuring make for target libs using:

make -s libs "COMPILER=powerpc-eabi-gcc" "ARCHIVER=powerpc-eabi-ar"
"COMPILER_FLAGS= -O2 -c" "EXTRA_COMPILER_FLAGS=-g" 
Compiling common


powerpc-eabi-ar: creating ../../../lib/libxil.a


Compiling ipif


Compiling bsp


Compiling plb_arbiter


Compiling plb_to_opb


Compiling opbarb


Compiling gpio


Compiling intc


Compiling uartlite


Compiling ms_rst_4regs


Compiling opb_slave1


Compiling tmrctr


Compiling cpu_ppc405



Libraries generated in
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\lib\ directory

Running execs_generate for OS'es, Drivers and Libraries ... 

Building Directory Structure for ppc405_ppcjtag_chain



Generating platform libraries and device drivers ...

Running CopyFiles ...

Copying files for os standalone_v1_00_a from
C:\EDK\sw\lib\bsp\standalone_v1_00_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_ppcjtag_chain\libsr
c\standalone_v1_00_a\ ...



Copying files for driver cpu_ppc405_v1_00_a from
C:\EDK\sw\XilinxProcessorIPLib\drivers\cpu_ppc405_v1_00_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_ppcjtag_chain\libsr
c\cpu_ppc405_v1_00_a\ ...



Running DRCs for OSes, Drivers and Libraries ... 

Running generate for OS'es, Drivers and Libraries ... 

Running post_generate for OS'es, Drivers and Libraries ... 

Running make for Drivers and Libraries ... 

Configuring make for target include using:

make -s include "COMPILER=powerpc-eabi-gcc" "ARCHIVER=powerpc-eabi-ar"
"COMPILER_FLAGS= -O2 -c" "EXTRA_COMPILER_FLAGS=-g" 



Configuring make for target libs using:

make -s libs "COMPILER=powerpc-eabi-gcc" "ARCHIVER=powerpc-eabi-ar"
"COMPILER_FLAGS= -O2 -c" "EXTRA_COMPILER_FLAGS=-g" 
Compiling common


Compiling bsp


powerpc-eabi-ar: creating ../../../lib/libxil.a


Compiling cpu_ppc405



Libraries generated in
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_ppcjtag_chain\lib\
directory

Running execs_generate for OS'es, Drivers and Libraries ... 

LibGen Done. 




Done!

At Local date and time: Mon May 11 14:25:49 2009
 xbash -q -c "cd /cygdrive/c/Baseline_9_Working_Folder/k-rtos-base-profile-task/; /usr/bin/make -f system.make program; exit;" started...

powerpc-eabi-gcc -O2 C:/Micrium/SOFTWARE/EvalBoards/Amirix/AP1000/GNU/EX1_OS/app.c  -o EX1_OS/executable.elf \
      -g    -I./ppc405_i/include/  -L./ppc405_i/lib/  \
  


/usr/bin/bash: igncr: unknown option name


powerpc-eabi-size EX1_OS/executable.elf 
   text	   data	    bss	    dec	    hex	filename
  36402	    508	  11988	  48898	   bf02	EX1_OS/executable.elf





Done!

At Local date and time: Mon May 11 14:25:54 2009
 xbash -q -c "cd /cygdrive/c/Baseline_9_Working_Folder/k-rtos-base-profile-task/; /usr/bin/make -f system.make init_bram; exit;" started...

*********************************************
Initializing BRAM contents of the bitstream
*********************************************
bitinit system.mhs  -pe ppc405_i EX1_OS/executable.elf  \
-bt implementation/system.bit -o implementation/download.bit


/usr/bin/bash: igncr: unknown option name



bitinit version Xilinx EDK 9.1.02 Build EDK_J_SP2.4
Copyright (c) Xilinx Inc. 2002.

Parsing MHS File system.mhs...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/ppc405_v2_00_c/data/ppc405_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_v34_v1_02_a/data/plb_v34_v2_1_0.tcl
...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_bram_if_cntlr_v1_00_b/data/plb_bram_if
_cntlr_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb2opb_bridge_v1_01_a/data/plb2opb_bridge
_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/opb_intc_v1_00_c/data/opb_intc_v2_1_0.tcl
...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/jtagppc_cntlr_v2_00_a/data/jtagppc_cntlr_v
2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_emc_v2_00_a/data/plb_emc_v2_1_0.tcl
...

Overriding IP level properties ...
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\modified_plb_ddr
   _controller_v1_00_c\data\modified_plb_ddr_controller_v2_1_0.mpd line 50 -
   plb_ddr_controller_i (modified_plb_ddr_controller) tool is overriding
   PARAMETER C_FAMILY value to 
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 41 - bram (bram_block) tool is overriding PARAMETER C_FAMILY
   value to 
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 38 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_FAMILY value to 
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 38 - opb_intc_i (opb_intc) tool is overriding PARAMETER C_FAMILY
   value to 
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\plb_psb_bridge_v
   1_00_a\data\plb_psb_bridge_v2_1_0.mpd line 97 - plb_psb_bridge_i
   (plb_psb_bridge) tool is overriding PARAMETER C_FAMILY value to 
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\ppc405_v2_00_c\data\ppc405_v2_1_0.mpd
   line 45 - ppc405_ppcjtag_chain (ppc405) tcl is overriding PARAMETER
   C_ISOCM_DCR_HIGHADDR value to 0b0000010011
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\ppc405_v2_00_c\data\ppc405_v2_1_0.mpd
   line 47 - ppc405_ppcjtag_chain (ppc405) tcl is overriding PARAMETER
   C_DSOCM_DCR_HIGHADDR value to 0b0000100011
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\jtagppc_cntlr_v2_00_a\data\jtagppc_cntl
   r_v2_1_0.mpd line 35 - jtagppc_0 (jtagppc_cntlr) tool is overriding PARAMETER
   C_DEVICE value to 
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\ms_rst_4regs_v1_
   00_a\data\ms_rst_4regs_v2_1_0.mpd line 34 - ms_rst_4regs_0 (ms_rst_4regs)
   tool is overriding PARAMETER C_FAMILY value to 
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\opb_slave1_v1_00
   _a\data\opb_slave1_v2_1_0.mpd line 34 - opb_slave1_0 (opb_slave1) tool is
   overriding PARAMETER C_FAMILY value to 
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpio_v2_1_0.m
   pd line 40 - opb_gpio_0 (opb_gpio) tool is overriding PARAMETER C_FAMILY
   value to 
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_timer_v1_00_b\data\opb_timer_v2_1_0
   .mpd line 34 - opb_timer_0 (opb_timer) tool is overriding PARAMETER C_FAMILY
   value to 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/bram_if_cntlr_v1_00_b/data/bram_if_cntlr_v
2_1_0.tcl ...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/emc_common_v2_00_a/data/emc_common_v2_1_0.
tcl ...


Address Map for Processor ppc405_i
  (0b0000000000-0b0011111111) plb_bus	dcr_bus
  (0b0100000000-0b0111111111) plb2opb_bridge_i	dcr_bus
  (0b1000010000-0b1000010011) ppc405_i	
  (0b1000100000-0b1000100011) ppc405_i	
  (0000000000-0x1fffffff) plb_ddr_controller_i	plb_bus
  (0x29000000-0x29ffffff) opb_gpio_0	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4c000000-0x4c00ffff) RS232_1	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4d000000-0x4dffffff) opb_intc_i	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4f000000-0x4f00ffff) ms_rst_4regs_0	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4ff00000-0x4ff03fff) opb_slave1_0	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4fff0000-0x4fffffff) opb_timer_0	plb_bus->plb2opb_bridge_i->opb_bus
  (0x50000000-0x50ffffff) plb_emc_0	plb_bus
  (0xffff0000-0xffffffff) plb_bram_if_cntlr_i	plb_bus
Address Map for Processor ppc405_ppcjtag_chain
  (0b0000010000-0b0000010011) ppc405_ppcjtag_chain	
  (0b0000100000-0b0000100011) ppc405_ppcjtag_chain	

Initializing Memory...
Checking ELFs associated with PPC405 instance ppc405_i for overlap...


Analyzing file EX1_OS/executable.elf...
Running Data2Mem with the following command:
data2mem -bm "implementation/system_bd" -bt "implementation/system.bit"  -bd
"EX1_OS/executable.elf" tag ppc405_i  -o b implementation/download.bit 


Memory Initialization completed successfully.





Done!

Xilinx Platform Studio (XPS)
Xilinx EDK 9.1.02 Build EDK_J_SP2.4

Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.

At Local date and time: Mon May 11 15:57:53 2009
 xbash -q -c "cd /cygdrive/c/Baseline_9_Working_Folder/k-rtos-base-profile-task/; /usr/bin/make -f system.make swclean; exit;" started...

rm -rf ppc405_i/lib/


/usr/bin/bash: igncr: unknown option name


rm -rf ppc405_ppcjtag_chain/lib/
rm -f libgen.log
rm -f EX1_OS/executable.elf 







Done!

At Local date and time: Mon May 11 15:58:03 2009
 xbash -q -c "cd /cygdrive/c/Baseline_9_Working_Folder/k-rtos-base-profile-task/; /usr/bin/make -f system.make libs; exit;" started...

*********************************************
Creating software libraries...
*********************************************
libgen -mhs system.mhs -p xc2vp100ff1704-6  system.mss


/usr/bin/bash: igncr: unknown option name


libgen
Xilinx EDK 9.1.02 Build EDK_J_SP2.4
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.

Command Line: libgen -mhs system.mhs -p xc2vp100ff1704-6 system.mss 



Output Directory (-od)		: C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\
Part (-p)			: virtex2p

Software Specification file	: system.mss


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/ppc405_v2_00_c/data/ppc405_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_v34_v1_02_a/data/plb_v34_v2_1_0.tcl
...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_bram_if_cntlr_v1_00_b/data/plb_bram_if
_cntlr_v2_1_0.tcl ...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb2opb_bridge_v1_01_a/data/plb2opb_bridge
_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/opb_intc_v1_00_c/data/opb_intc_v2_1_0.tcl
...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/jtagppc_cntlr_v2_00_a/data/jtagppc_cntlr_v
2_1_0.tcl ...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_emc_v2_00_a/data/plb_emc_v2_1_0.tcl
...

Overriding IP level properties ...
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\modified_plb_ddr
   _controller_v1_00_c\data\modified_plb_ddr_controller_v2_1_0.mpd line 50 -
   plb_ddr_controller_i (modified_plb_ddr_controller) tool is overriding
   PARAMETER C_FAMILY value to virtex2p
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 41 - bram (bram_block) tool is overriding PARAMETER C_FAMILY
   value to virtex2p


INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 38 - opb_intc_i (opb_intc) tool is overriding PARAMETER C_FAMILY
   value to virtex2p
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\ppc405_v2_00_c\data\ppc405_v2_1_0.mpd
   line 45 - ppc405_ppcjtag_chain (ppc405) tcl is overriding PARAMETER
   C_ISOCM_DCR_HIGHADDR value to 0b0000010011
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\ppc405_v2_00_c\data\ppc405_v2_1_0.mpd
   line 47 - ppc405_ppcjtag_chain (ppc405) tcl is overriding PARAMETER
   C_DSOCM_DCR_HIGHADDR value to 0b0000100011
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\jtagppc_cntlr_v2_00_a\data\jtagppc_cntl
   r_v2_1_0.mpd line 35 - jtagppc_0 (jtagppc_cntlr) tool is overriding PARAMETER
   C_DEVICE value to 2vp100
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpio_v2_1_0.m
   pd line 40 - opb_gpio_0 (opb_gpio) tool is overriding PARAMETER C_FAMILY
   value to virtex2p
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_timer_v1_00_b\data\opb_timer_v2_1_0
   .mpd line 34 - opb_timer_0 (opb_timer) tool is overriding PARAMETER C_FAMILY
   value to virtex2p

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/bram_if_cntlr_v1_00_b/data/bram_if_cntlr_v
2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/emc_common_v2_00_a/data/emc_common_v2_1_0.
tcl ...


Address Map for Processor ppc405_i
  (0b0000000000-0b0011111111) plb_bus	dcr_bus
  (0b0100000000-0b0111111111) plb2opb_bridge_i	dcr_bus
  (0b1000010000-0b1000010011) ppc405_i	
  (0b1000100000-0b1000100011) ppc405_i	
  (0000000000-0x1fffffff) plb_ddr_controller_i	plb_bus
  (0x29000000-0x29ffffff) opb_gpio_0	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4c000000-0x4c00ffff) RS232_1	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4d000000-0x4dffffff) opb_intc_i	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4f000000-0x4f00ffff) ms_rst_4regs_0	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4ff00000-0x4ff03fff) opb_slave1_0	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4fff0000-0x4fffffff) opb_timer_0	plb_bus->plb2opb_bridge_i->opb_bus
  (0x50000000-0x50ffffff) plb_emc_0	plb_bus
  (0xffff0000-0xffffffff) plb_bram_if_cntlr_i	plb_bus
Address Map for Processor ppc405_ppcjtag_chain
  (0b0000010000-0b0000010011) ppc405_ppcjtag_chain	
  (0b0000100000-0b0000100011) ppc405_ppcjtag_chain	

Check platform address map ...

Overriding system level properties ...
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 41 - plb_bus (plb_v34) tool is overriding PARAMETER C_PLB_NUM_MASTERS
   value to 3
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 43 - plb_bus (plb_v34) tool is overriding PARAMETER C_PLB_MID_WIDTH
   value to 2
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 44 - plb_bus (plb_v34) tool is overriding PARAMETER C_PLB_AWIDTH value
   to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 45 - plb_bus (plb_v34) tool is overriding PARAMETER C_PLB_DWIDTH value
   to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 49 - plb_bus (plb_v34) tool is overriding PARAMETER C_DCR_AWIDTH value
   to 10
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 50 - plb_bus (plb_v34) tool is overriding PARAMETER C_DCR_DWIDTH value
   to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\modified_plb_ddr
   _controller_v1_00_c\data\modified_plb_ddr_controller_v2_1_0.mpd line 53 -
   plb_ddr_controller_i (modified_plb_ddr_controller) tool is overriding
   PARAMETER C_PLB_NUM_MASTERS value to 3
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\modified_plb_ddr
   _controller_v1_00_c\data\modified_plb_ddr_controller_v2_1_0.mpd line 54 -
   plb_ddr_controller_i (modified_plb_ddr_controller) tool is overriding
   PARAMETER C_PLB_MID_WIDTH value to 2
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\modified_plb_ddr
   _controller_v1_00_c\data\modified_plb_ddr_controller_v2_1_0.mpd line 55 -
   plb_ddr_controller_i (modified_plb_ddr_controller) tool is overriding
   PARAMETER C_PLB_AWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\modified_plb_ddr
   _controller_v1_00_c\data\modified_plb_ddr_controller_v2_1_0.mpd line 56 -
   plb_ddr_controller_i (modified_plb_ddr_controller) tool is overriding
   PARAMETER C_PLB_DWIDTH value to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\data\plb_bram
   _if_cntlr_v2_1_0.mpd line 42 - plb_bram_if_cntlr_i (plb_bram_if_cntlr) tool
   is overriding PARAMETER c_num_masters value to 3
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\data\plb_bram
   _if_cntlr_v2_1_0.mpd line 46 - plb_bram_if_cntlr_i (plb_bram_if_cntlr) tool
   is overriding PARAMETER c_plb_dwidth value to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\data\plb_bram
   _if_cntlr_v2_1_0.mpd line 47 - plb_bram_if_cntlr_i (plb_bram_if_cntlr) tool
   is overriding PARAMETER c_plb_awidth value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\data\plb_bram
   _if_cntlr_v2_1_0.mpd line 49 - plb_bram_if_cntlr_i (plb_bram_if_cntlr) tool
   is overriding PARAMETER c_plb_mid_width value to 2


INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 38 - bram (bram_block) tool is overriding PARAMETER C_PORT_DWIDTH
   value to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 39 - bram (bram_block) tool is overriding PARAMETER C_PORT_AWIDTH
   value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 40 - bram (bram_block) tool is overriding PARAMETER C_NUM_WE
   value to 8
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 48 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_PLB_AWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 49 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_PLB_DWIDTH value to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 50 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_PLB_NUM_MASTERS value to 3
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 51 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_PLB_MID_WIDTH value to 2
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 52 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 53 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 56 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_DCR_AWIDTH value to 10
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 57 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_DCR_DWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 36 - opb_bus (opb_v20) tool is overriding PARAMETER C_OPB_AWIDTH value
   to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 37 - opb_bus (opb_v20) tool is overriding PARAMETER C_OPB_DWIDTH value
   to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 38 - opb_bus (opb_v20) tool is overriding PARAMETER C_NUM_MASTERS value
   to 2
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 39 - opb_bus (opb_v20) tool is overriding PARAMETER C_NUM_SLAVES value
   to 7
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 42 - opb_intc_i (opb_intc) tool is overriding PARAMETER C_OPB_AWIDTH
   value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 43 - opb_intc_i (opb_intc) tool is overriding PARAMETER C_OPB_DWIDTH
   value to 32
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core_v2_1_0.tc
l ...
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 46 - opb_intc_i (opb_intc) tcl is overriding PARAMETER
   C_NUM_INTR_INPUTS value to 21
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core_v2_1_0.tc
l ...
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 47 - opb_intc_i (opb_intc) tcl is overriding PARAMETER C_KIND_OF_INTR
   value to 0b00000000000000000000000001000000
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core_v2_1_0.tc
l ...


INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 48 - opb_intc_i (opb_intc) tcl is overriding PARAMETER C_KIND_OF_EDGE
   value to 0b00000000000000000000000001000000
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core_v2_1_0.tc
l ...
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 49 - opb_intc_i (opb_intc) tcl is overriding PARAMETER C_KIND_OF_LVL
   value to 0b00000000000000000000000000000001
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_uartlite_v1_00_b\data\opb_uartlite_
   v2_1_0.mpd line 37 - RS232_1 (opb_uartlite) tool is overriding PARAMETER
   C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_uartlite_v1_00_b\data\opb_uartlite_
   v2_1_0.mpd line 38 - RS232_1 (opb_uartlite) tool is overriding PARAMETER
   C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\opbslave_ext_bri
   dge_v3_10_a\data\opbslave_ext_bridge_v2_1_0.mpd line 20 -
   opbslave_ext_bridge_i (opbslave_ext_bridge) tool is overriding PARAMETER
   C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\opbslave_ext_bri
   dge_v3_10_a\data\opbslave_ext_bridge_v2_1_0.mpd line 21 -
   opbslave_ext_bridge_i (opbslave_ext_bridge) tool is overriding PARAMETER
   C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\plb_psb_bridge_v
   1_00_a\data\plb_psb_bridge_v2_1_0.mpd line 87 - plb_psb_bridge_i
   (plb_psb_bridge) tool is overriding PARAMETER C_PLB_NUM_MASTERS value to 3
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\plb_psb_bridge_v
   1_00_a\data\plb_psb_bridge_v2_1_0.mpd line 88 - plb_psb_bridge_i
   (plb_psb_bridge) tool is overriding PARAMETER C_PLB_MID_WIDTH value to 2
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\plb_psb_bridge_v
   1_00_a\data\plb_psb_bridge_v2_1_0.mpd line 93 - plb_psb_bridge_i
   (plb_psb_bridge) tool is overriding PARAMETER C_PLB_AWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\plb_psb_bridge_v
   1_00_a\data\plb_psb_bridge_v2_1_0.mpd line 94 - plb_psb_bridge_i
   (plb_psb_bridge) tool is overriding PARAMETER C_PLB_DWIDTH value to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\dcr_v29_v1_00_a\data\dcr_v29_v2_1_0.mpd
   line 38 - dcr_bus (dcr_v29) tool is overriding PARAMETER C_DCR_NUM_SLAVES
   value to 2
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\dcr_v29_v1_00_a\data\dcr_v29_v2_1_0.mpd
   line 39 - dcr_bus (dcr_v29) tool is overriding PARAMETER C_DCR_AWIDTH value
   to 10
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\dcr_v29_v1_00_a\data\dcr_v29_v2_1_0.mpd
   line 40 - dcr_bus (dcr_v29) tool is overriding PARAMETER C_DCR_DWIDTH value
   to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\ms_rst_4regs_v1_
   00_a\data\ms_rst_4regs_v2_1_0.mpd line 31 - ms_rst_4regs_0 (ms_rst_4regs)
   tool is overriding PARAMETER C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\ms_rst_4regs_v1_
   00_a\data\ms_rst_4regs_v2_1_0.mpd line 32 - ms_rst_4regs_0 (ms_rst_4regs)
   tool is overriding PARAMETER C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\opb_slave1_v1_00
   _a\data\opb_slave1_v2_1_0.mpd line 31 - opb_slave1_0 (opb_slave1) tool is
   overriding PARAMETER C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\opb_slave1_v1_00
   _a\data\opb_slave1_v2_1_0.mpd line 32 - opb_slave1_0 (opb_slave1) tool is
   overriding PARAMETER C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_emc_v2_00_a\data\plb_emc_v2_1_0.mpd
   line 38 - plb_emc_0 (plb_emc) tool is overriding PARAMETER C_NUM_MASTERS
   value to 3
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_emc_v2_00_a\data\plb_emc_v2_1_0.mpd
   line 92 - plb_emc_0 (plb_emc) tool is overriding PARAMETER C_PLB_DWIDTH value
   to 64


INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_emc_v2_00_a\data\plb_emc_v2_1_0.mpd
   line 93 - plb_emc_0 (plb_emc) tool is overriding PARAMETER C_PLB_AWIDTH value
   to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_emc_v2_00_a\data\plb_emc_v2_1_0.mpd
   line 96 - plb_emc_0 (plb_emc) tool is overriding PARAMETER C_PLB_MID_WIDTH
   value to 2
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpio_v2_1_0.m
   pd line 38 - opb_gpio_0 (opb_gpio) tool is overriding PARAMETER C_OPB_AWIDTH
   value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpio_v2_1_0.m
   pd line 39 - opb_gpio_0 (opb_gpio) tool is overriding PARAMETER C_OPB_DWIDTH
   value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_timer_v1_00_b\data\opb_timer_v2_1_0
   .mpd line 41 - opb_timer_0 (opb_timer) tool is overriding PARAMETER
   C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_timer_v1_00_b\data\opb_timer_v2_1_0
   .mpd line 42 - opb_timer_0 (opb_timer) tool is overriding PARAMETER
   C_OPB_DWIDTH value to 32

Running system level Update ...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core_v2_1_0.tc
l ...

Check platform configuration ...
INFO:MDT - IPNAME:modified_plb_ddr_controller INSTANCE:plb_ddr_controller_i -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs line 143 -
   An example UCF for this core is available and must be modified for use in the
   system. Please refer to the EDK Getting Started guide for the location of
   this file.
IPNAME:plb_v34 INSTANCE:plb_bus -
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs line 129 - 3
master(s) : 5 slave(s)
IPNAME:opb_v20 INSTANCE:opb_bus -
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs line 205 - 2
master(s) : 7 slave(s)
IPNAME:dcr_v29 INSTANCE:dcr_bus -
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs line 338 - 1
master(s) : 2 slave(s)

Check port drivers...



Performing Clock DRCs...

WARNING:MDT - No Top-level Input clock for the design. 


INFO:MDT - The following PARAMETERs of os uCOS-II are ignored as their category
   selection PARAMETER uC-Probe is set to "false" in MSS 
WARNING:MDT - C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mss
   line 20 - Ignoring PARAMETER uC-Probe  ...
WARNING:MDT - C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mss
   line 53 - PARAMETER use_dcr is deprecated !. The parameter USE_DCR for the
   intc driver has been deprecated.  Any reference to this parameter in the MSS
   file will be ignored..
   To avoid seeing this Warning again, please remove PARAMETER use_dcr.
INFO:MDT - List of peripherals addressable from processor instance ppc405_i : 
  - plb_bus
  - plb2opb_bridge_i
  - plb_ddr_controller_i
WARNING:MDT - C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs
   line 143 - No Driver Found for instance plb_ddr_controller_i. To avoid seeing
   this warning, assign the appropriate driver or driver "generic 1.00.a " to
   instance plb_ddr_controller_i

  - plb_bram_if_cntlr_i
WARNING:MDT - C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs
   line 169 - No Driver Found for instance plb_bram_if_cntlr_i. To avoid seeing
   this warning, assign the appropriate driver or driver "generic 1.00.a " to
   instance plb_bram_if_cntlr_i

  - opb_bus
  - opb_gpio_0
  - opb_intc_i
  - RS232_1
  - ms_rst_4regs_0
  - opb_slave1_0
  - opb_timer_0
  - plb_psb_bridge_i
WARNING:MDT - C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs
   line 306 - No Driver Found for instance plb_psb_bridge_i. To avoid seeing
   this warning, assign the appropriate driver or driver "generic 1.00.a " to
   instance plb_psb_bridge_i

  - plb_emc_0
INFO:MDT - List of peripherals addressable from processor instance
   ppc405_ppcjtag_chain : 



Building Directory Structure for ppc405_i



Generating platform libraries and device drivers ...

Running CopyFiles ...



Copying files for os uCOS-II_v2_86_a from
C:\edk_user_repository\Micrium\bsp\uCOS-II_v2_86_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\uCOS-II_v2
_86_a\ ...



Copying files for driver plbarb_v1_01_a from
C:\EDK\sw\XilinxProcessorIPLib\drivers\plbarb_v1_01_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\plbarb_v1_
01_a\ ...



Copying files for driver plb2opb_v1_00_a from
C:\EDK\sw\XilinxProcessorIPLib\drivers\plb2opb_v1_00_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\plb2opb_v1
_00_a\ ...



Copying files for driver opbarb_v1_02_a from
C:\EDK\sw\XilinxProcessorIPLib\drivers\opbarb_v1_02_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\opbarb_v1_
02_a\ ...



Copying files for driver gpio_v2_01_a from
C:\EDK\sw\XilinxProcessorIPLib\drivers\gpio_v2_01_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\gpio_v2_01
_a\ ...



Copying files for driver intc_v1_00_c from
C:\EDK\sw\XilinxProcessorIPLib\drivers\intc_v1_00_c\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\intc_v1_00
_c\ ...



Copying files for driver uartlite_v1_01_a from
C:\EDK\sw\XilinxProcessorIPLib\drivers\uartlite_v1_01_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\uartlite_v
1_01_a\ ...



Copying files for driver ms_rst_4regs_v1_00_a from
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\drivers\ms_rst_4regs_v1_00
_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\ms_rst_4re
gs_v1_00_a\ ...



Copying files for driver opb_slave1_v1_00_a from
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\drivers\opb_slave1_v1_00_a
\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\opb_slave1
_v1_00_a\ ...



Copying files for driver tmrctr_v1_00_b from
C:\EDK\sw\XilinxProcessorIPLib\drivers\tmrctr_v1_00_b\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\tmrctr_v1_
00_b\ ...



Copying files for driver cpu_ppc405_v1_00_a from
C:\EDK\sw\XilinxProcessorIPLib\drivers\cpu_ppc405_v1_00_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\cpu_ppc405
_v1_00_a\ ...



Running DRCs for OSes, Drivers and Libraries ... 
uC/OS-II DRC ...



Running generate for OS'es, Drivers and Libraries ... 



Running post_generate for OS'es, Drivers and Libraries ... 

Running make for Drivers and Libraries ... 

Configuring make for target include using:

make -s include "COMPILER=powerpc-eabi-gcc" "ARCHIVER=powerpc-eabi-ar"
"COMPILER_FLAGS= -O2 -c" "EXTRA_COMPILER_FLAGS=-g" 



Configuring make for target libs using:

make -s libs "COMPILER=powerpc-eabi-gcc" "ARCHIVER=powerpc-eabi-ar"
"COMPILER_FLAGS= -O2 -c" "EXTRA_COMPILER_FLAGS=-g" 
Compiling common


powerpc-eabi-ar: creating ../../../lib/libxil.a


Compiling ipif


Compiling bsp


Compiling plb_arbiter


Compiling plb_to_opb


Compiling opbarb


Compiling gpio


Compiling intc


Compiling uartlite


Compiling ms_rst_4regs


Compiling opb_slave1


Compiling tmrctr


Compiling cpu_ppc405



Libraries generated in
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\lib\ directory

Running execs_generate for OS'es, Drivers and Libraries ... 

Building Directory Structure for ppc405_ppcjtag_chain



Generating platform libraries and device drivers ...

Running CopyFiles ...

Copying files for os standalone_v1_00_a from
C:\EDK\sw\lib\bsp\standalone_v1_00_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_ppcjtag_chain\libsr
c\standalone_v1_00_a\ ...



Copying files for driver cpu_ppc405_v1_00_a from
C:\EDK\sw\XilinxProcessorIPLib\drivers\cpu_ppc405_v1_00_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_ppcjtag_chain\libsr
c\cpu_ppc405_v1_00_a\ ...



Running DRCs for OSes, Drivers and Libraries ... 

Running generate for OS'es, Drivers and Libraries ... 



Running post_generate for OS'es, Drivers and Libraries ... 

Running make for Drivers and Libraries ... 

Configuring make for target include using:

make -s include "COMPILER=powerpc-eabi-gcc" "ARCHIVER=powerpc-eabi-ar"
"COMPILER_FLAGS= -O2 -c" "EXTRA_COMPILER_FLAGS=-g" 



Configuring make for target libs using:

make -s libs "COMPILER=powerpc-eabi-gcc" "ARCHIVER=powerpc-eabi-ar"
"COMPILER_FLAGS= -O2 -c" "EXTRA_COMPILER_FLAGS=-g" 


Compiling common


Compiling bsp


powerpc-eabi-ar: creating ../../../lib/libxil.a


Compiling cpu_ppc405



Libraries generated in
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_ppcjtag_chain\lib\
directory

Running execs_generate for OS'es, Drivers and Libraries ... 

LibGen Done. 




Done!

At Local date and time: Mon May 11 15:58:34 2009
 xbash -q -c "cd /cygdrive/c/Baseline_9_Working_Folder/k-rtos-base-profile-task/; /usr/bin/make -f system.make program; exit;" started...

powerpc-eabi-gcc -O2 C:/Micrium/SOFTWARE/EvalBoards/Amirix/AP1000/GNU/EX1_OS/app.c  -o EX1_OS/executable.elf \
      -g    -I./ppc405_i/include/  -L./ppc405_i/lib/  \
  


/usr/bin/bash: igncr: unknown option name


powerpc-eabi-size EX1_OS/executable.elf 


   text	   data	    bss	    dec	    hex	filename
  36402	    508	  11988	  48898	   bf02	EX1_OS/executable.elf





Done!

At Local date and time: Mon May 11 15:58:40 2009
 xbash -q -c "cd /cygdrive/c/Baseline_9_Working_Folder/k-rtos-base-profile-task/; /usr/bin/make -f system.make init_bram; exit;" started...

/usr/bin/bash: igncr: unknown option name


*********************************************
Initializing BRAM contents of the bitstream
*********************************************
bitinit system.mhs  -pe ppc405_i EX1_OS/executable.elf  \
-bt implementation/system.bit -o implementation/download.bit



bitinit version Xilinx EDK 9.1.02 Build EDK_J_SP2.4
Copyright (c) Xilinx Inc. 2002.

Parsing MHS File system.mhs...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/ppc405_v2_00_c/data/ppc405_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_v34_v1_02_a/data/plb_v34_v2_1_0.tcl
...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_bram_if_cntlr_v1_00_b/data/plb_bram_if
_cntlr_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb2opb_bridge_v1_01_a/data/plb2opb_bridge
_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/opb_intc_v1_00_c/data/opb_intc_v2_1_0.tcl
...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/jtagppc_cntlr_v2_00_a/data/jtagppc_cntlr_v
2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_emc_v2_00_a/data/plb_emc_v2_1_0.tcl
...

Overriding IP level properties ...
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\modified_plb_ddr
   _controller_v1_00_c\data\modified_plb_ddr_controller_v2_1_0.mpd line 50 -
   plb_ddr_controller_i (modified_plb_ddr_controller) tool is overriding
   PARAMETER C_FAMILY value to 
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 41 - bram (bram_block) tool is overriding PARAMETER C_FAMILY
   value to 
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 38 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_FAMILY value to 
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 38 - opb_intc_i (opb_intc) tool is overriding PARAMETER C_FAMILY
   value to 
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\plb_psb_bridge_v
   1_00_a\data\plb_psb_bridge_v2_1_0.mpd line 97 - plb_psb_bridge_i
   (plb_psb_bridge) tool is overriding PARAMETER C_FAMILY value to 
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\ppc405_v2_00_c\data\ppc405_v2_1_0.mpd
   line 45 - ppc405_ppcjtag_chain (ppc405) tcl is overriding PARAMETER
   C_ISOCM_DCR_HIGHADDR value to 0b0000010011
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\ppc405_v2_00_c\data\ppc405_v2_1_0.mpd
   line 47 - ppc405_ppcjtag_chain (ppc405) tcl is overriding PARAMETER
   C_DSOCM_DCR_HIGHADDR value to 0b0000100011
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\jtagppc_cntlr_v2_00_a\data\jtagppc_cntl
   r_v2_1_0.mpd line 35 - jtagppc_0 (jtagppc_cntlr) tool is overriding PARAMETER
   C_DEVICE value to 
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\ms_rst_4regs_v1_
   00_a\data\ms_rst_4regs_v2_1_0.mpd line 34 - ms_rst_4regs_0 (ms_rst_4regs)
   tool is overriding PARAMETER C_FAMILY value to 
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\opb_slave1_v1_00
   _a\data\opb_slave1_v2_1_0.mpd line 34 - opb_slave1_0 (opb_slave1) tool is
   overriding PARAMETER C_FAMILY value to 
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpio_v2_1_0.m
   pd line 40 - opb_gpio_0 (opb_gpio) tool is overriding PARAMETER C_FAMILY
   value to 
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_timer_v1_00_b\data\opb_timer_v2_1_0
   .mpd line 34 - opb_timer_0 (opb_timer) tool is overriding PARAMETER C_FAMILY
   value to 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/bram_if_cntlr_v1_00_b/data/bram_if_cntlr_v
2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/emc_common_v2_00_a/data/emc_common_v2_1_0.
tcl ...


Address Map for Processor ppc405_i
  (0b0000000000-0b0011111111) plb_bus	dcr_bus
  (0b0100000000-0b0111111111) plb2opb_bridge_i	dcr_bus
  (0b1000010000-0b1000010011) ppc405_i	
  (0b1000100000-0b1000100011) ppc405_i	
  (0000000000-0x1fffffff) plb_ddr_controller_i	plb_bus
  (0x29000000-0x29ffffff) opb_gpio_0	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4c000000-0x4c00ffff) RS232_1	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4d000000-0x4dffffff) opb_intc_i	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4f000000-0x4f00ffff) ms_rst_4regs_0	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4ff00000-0x4ff03fff) opb_slave1_0	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4fff0000-0x4fffffff) opb_timer_0	plb_bus->plb2opb_bridge_i->opb_bus
  (0x50000000-0x50ffffff) plb_emc_0	plb_bus
  (0xffff0000-0xffffffff) plb_bram_if_cntlr_i	plb_bus
Address Map for Processor ppc405_ppcjtag_chain
  (0b0000010000-0b0000010011) ppc405_ppcjtag_chain	
  (0b0000100000-0b0000100011) ppc405_ppcjtag_chain	

Initializing Memory...
Checking ELFs associated with PPC405 instance ppc405_i for overlap...


Analyzing file EX1_OS/executable.elf...
Running Data2Mem with the following command:
data2mem -bm "implementation/system_bd" -bt "implementation/system.bit"  -bd
"EX1_OS/executable.elf" tag ppc405_i  -o b implementation/download.bit 


Memory Initialization completed successfully.





Done!

At Local date and time: Mon May 11 16:17:57 2009
 xbash -q -c "cd /cygdrive/c/Baseline_9_Working_Folder/k-rtos-base-profile-task/; /usr/bin/make -f system.make swclean; exit;" started...

rm -rf ppc405_i/lib/
rm -rf ppc405_ppcjtag_chain/lib/
rm -f libgen.log
rm -f EX1_OS/executable.elf 



/usr/bin/bash: igncr: unknown option name




Done!

At Local date and time: Mon May 11 16:18:05 2009
 xbash -q -c "cd /cygdrive/c/Baseline_9_Working_Folder/k-rtos-base-profile-task/; /usr/bin/make -f system.make libs; exit;" started...

*********************************************
Creating software libraries...
*********************************************
libgen -mhs system.mhs -p xc2vp100ff1704-6  system.mss


/usr/bin/bash: igncr: unknown option name


libgen
Xilinx EDK 9.1.02 Build EDK_J_SP2.4
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.



Command Line: libgen -mhs system.mhs -p xc2vp100ff1704-6 system.mss 



Output Directory (-od)		: C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\
Part (-p)			: virtex2p

Software Specification file	: system.mss


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/ppc405_v2_00_c/data/ppc405_v2_1_0.tcl ...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_v34_v1_02_a/data/plb_v34_v2_1_0.tcl
...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_bram_if_cntlr_v1_00_b/data/plb_bram_if
_cntlr_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb2opb_bridge_v1_01_a/data/plb2opb_bridge
_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/opb_intc_v1_00_c/data/opb_intc_v2_1_0.tcl
...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/jtagppc_cntlr_v2_00_a/data/jtagppc_cntlr_v
2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_emc_v2_00_a/data/plb_emc_v2_1_0.tcl
...

Overriding IP level properties ...


INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\modified_plb_ddr
   _controller_v1_00_c\data\modified_plb_ddr_controller_v2_1_0.mpd line 50 -
   plb_ddr_controller_i (modified_plb_ddr_controller) tool is overriding
   PARAMETER C_FAMILY value to virtex2p
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 41 - bram (bram_block) tool is overriding PARAMETER C_FAMILY
   value to virtex2p
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 38 - opb_intc_i (opb_intc) tool is overriding PARAMETER C_FAMILY
   value to virtex2p
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\ppc405_v2_00_c\data\ppc405_v2_1_0.mpd
   line 45 - ppc405_ppcjtag_chain (ppc405) tcl is overriding PARAMETER
   C_ISOCM_DCR_HIGHADDR value to 0b0000010011
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\ppc405_v2_00_c\data\ppc405_v2_1_0.mpd
   line 47 - ppc405_ppcjtag_chain (ppc405) tcl is overriding PARAMETER
   C_DSOCM_DCR_HIGHADDR value to 0b0000100011
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\jtagppc_cntlr_v2_00_a\data\jtagppc_cntl
   r_v2_1_0.mpd line 35 - jtagppc_0 (jtagppc_cntlr) tool is overriding PARAMETER
   C_DEVICE value to 2vp100
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpio_v2_1_0.m
   pd line 40 - opb_gpio_0 (opb_gpio) tool is overriding PARAMETER C_FAMILY
   value to virtex2p
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_timer_v1_00_b\data\opb_timer_v2_1_0
   .mpd line 34 - opb_timer_0 (opb_timer) tool is overriding PARAMETER C_FAMILY
   value to virtex2p

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/bram_if_cntlr_v1_00_b/data/bram_if_cntlr_v
2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/emc_common_v2_00_a/data/emc_common_v2_1_0.
tcl ...


Address Map for Processor ppc405_i
  (0b0000000000-0b0011111111) plb_bus	dcr_bus
  (0b0100000000-0b0111111111) plb2opb_bridge_i	dcr_bus
  (0b1000010000-0b1000010011) ppc405_i	
  (0b1000100000-0b1000100011) ppc405_i	
  (0000000000-0x1fffffff) plb_ddr_controller_i	plb_bus
  (0x29000000-0x29ffffff) opb_gpio_0	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4c000000-0x4c00ffff) RS232_1	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4d000000-0x4dffffff) opb_intc_i	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4f000000-0x4f00ffff) ms_rst_4regs_0	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4ff00000-0x4ff03fff) opb_slave1_0	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4fff0000-0x4fffffff) opb_timer_0	plb_bus->plb2opb_bridge_i->opb_bus
  (0x50000000-0x50ffffff) plb_emc_0	plb_bus
  (0xffff0000-0xffffffff) plb_bram_if_cntlr_i	plb_bus
Address Map for Processor ppc405_ppcjtag_chain
  (0b0000010000-0b0000010011) ppc405_ppcjtag_chain	
  (0b0000100000-0b0000100011) ppc405_ppcjtag_chain	

Check platform address map ...

Overriding system level properties ...
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 41 - plb_bus (plb_v34) tool is overriding PARAMETER C_PLB_NUM_MASTERS
   value to 3
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 43 - plb_bus (plb_v34) tool is overriding PARAMETER C_PLB_MID_WIDTH
   value to 2
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 44 - plb_bus (plb_v34) tool is overriding PARAMETER C_PLB_AWIDTH value
   to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 45 - plb_bus (plb_v34) tool is overriding PARAMETER C_PLB_DWIDTH value
   to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 49 - plb_bus (plb_v34) tool is overriding PARAMETER C_DCR_AWIDTH value
   to 10
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 50 - plb_bus (plb_v34) tool is overriding PARAMETER C_DCR_DWIDTH value
   to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\modified_plb_ddr
   _controller_v1_00_c\data\modified_plb_ddr_controller_v2_1_0.mpd line 53 -
   plb_ddr_controller_i (modified_plb_ddr_controller) tool is overriding
   PARAMETER C_PLB_NUM_MASTERS value to 3
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\modified_plb_ddr
   _controller_v1_00_c\data\modified_plb_ddr_controller_v2_1_0.mpd line 54 -
   plb_ddr_controller_i (modified_plb_ddr_controller) tool is overriding
   PARAMETER C_PLB_MID_WIDTH value to 2
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\modified_plb_ddr
   _controller_v1_00_c\data\modified_plb_ddr_controller_v2_1_0.mpd line 55 -
   plb_ddr_controller_i (modified_plb_ddr_controller) tool is overriding
   PARAMETER C_PLB_AWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\modified_plb_ddr
   _controller_v1_00_c\data\modified_plb_ddr_controller_v2_1_0.mpd line 56 -
   plb_ddr_controller_i (modified_plb_ddr_controller) tool is overriding
   PARAMETER C_PLB_DWIDTH value to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\data\plb_bram
   _if_cntlr_v2_1_0.mpd line 42 - plb_bram_if_cntlr_i (plb_bram_if_cntlr) tool
   is overriding PARAMETER c_num_masters value to 3
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\data\plb_bram
   _if_cntlr_v2_1_0.mpd line 46 - plb_bram_if_cntlr_i (plb_bram_if_cntlr) tool
   is overriding PARAMETER c_plb_dwidth value to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\data\plb_bram
   _if_cntlr_v2_1_0.mpd line 47 - plb_bram_if_cntlr_i (plb_bram_if_cntlr) tool
   is overriding PARAMETER c_plb_awidth value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\data\plb_bram
   _if_cntlr_v2_1_0.mpd line 49 - plb_bram_if_cntlr_i (plb_bram_if_cntlr) tool
   is overriding PARAMETER c_plb_mid_width value to 2


INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 38 - bram (bram_block) tool is overriding PARAMETER C_PORT_DWIDTH
   value to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 39 - bram (bram_block) tool is overriding PARAMETER C_PORT_AWIDTH
   value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 40 - bram (bram_block) tool is overriding PARAMETER C_NUM_WE
   value to 8
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 48 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_PLB_AWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 49 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_PLB_DWIDTH value to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 50 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_PLB_NUM_MASTERS value to 3
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 51 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_PLB_MID_WIDTH value to 2
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 52 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 53 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 56 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_DCR_AWIDTH value to 10
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 57 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_DCR_DWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 36 - opb_bus (opb_v20) tool is overriding PARAMETER C_OPB_AWIDTH value
   to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 37 - opb_bus (opb_v20) tool is overriding PARAMETER C_OPB_DWIDTH value
   to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 38 - opb_bus (opb_v20) tool is overriding PARAMETER C_NUM_MASTERS value
   to 2
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 39 - opb_bus (opb_v20) tool is overriding PARAMETER C_NUM_SLAVES value
   to 7
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 42 - opb_intc_i (opb_intc) tool is overriding PARAMETER C_OPB_AWIDTH
   value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 43 - opb_intc_i (opb_intc) tool is overriding PARAMETER C_OPB_DWIDTH
   value to 32
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core_v2_1_0.tc
l ...
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 46 - opb_intc_i (opb_intc) tcl is overriding PARAMETER
   C_NUM_INTR_INPUTS value to 21
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core_v2_1_0.tc
l ...
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 47 - opb_intc_i (opb_intc) tcl is overriding PARAMETER C_KIND_OF_INTR
   value to 0b00000000000000000000000001000000
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core_v2_1_0.tc
l ...


INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 48 - opb_intc_i (opb_intc) tcl is overriding PARAMETER C_KIND_OF_EDGE
   value to 0b00000000000000000000000001000000
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core_v2_1_0.tc
l ...
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 49 - opb_intc_i (opb_intc) tcl is overriding PARAMETER C_KIND_OF_LVL
   value to 0b00000000000000000000000000000001
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_uartlite_v1_00_b\data\opb_uartlite_
   v2_1_0.mpd line 37 - RS232_1 (opb_uartlite) tool is overriding PARAMETER
   C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_uartlite_v1_00_b\data\opb_uartlite_
   v2_1_0.mpd line 38 - RS232_1 (opb_uartlite) tool is overriding PARAMETER
   C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\opbslave_ext_bri
   dge_v3_10_a\data\opbslave_ext_bridge_v2_1_0.mpd line 20 -
   opbslave_ext_bridge_i (opbslave_ext_bridge) tool is overriding PARAMETER
   C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\opbslave_ext_bri
   dge_v3_10_a\data\opbslave_ext_bridge_v2_1_0.mpd line 21 -
   opbslave_ext_bridge_i (opbslave_ext_bridge) tool is overriding PARAMETER
   C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\plb_psb_bridge_v
   1_00_a\data\plb_psb_bridge_v2_1_0.mpd line 87 - plb_psb_bridge_i
   (plb_psb_bridge) tool is overriding PARAMETER C_PLB_NUM_MASTERS value to 3
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\plb_psb_bridge_v
   1_00_a\data\plb_psb_bridge_v2_1_0.mpd line 88 - plb_psb_bridge_i
   (plb_psb_bridge) tool is overriding PARAMETER C_PLB_MID_WIDTH value to 2
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\plb_psb_bridge_v
   1_00_a\data\plb_psb_bridge_v2_1_0.mpd line 93 - plb_psb_bridge_i
   (plb_psb_bridge) tool is overriding PARAMETER C_PLB_AWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\plb_psb_bridge_v
   1_00_a\data\plb_psb_bridge_v2_1_0.mpd line 94 - plb_psb_bridge_i
   (plb_psb_bridge) tool is overriding PARAMETER C_PLB_DWIDTH value to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\dcr_v29_v1_00_a\data\dcr_v29_v2_1_0.mpd
   line 38 - dcr_bus (dcr_v29) tool is overriding PARAMETER C_DCR_NUM_SLAVES
   value to 2
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\dcr_v29_v1_00_a\data\dcr_v29_v2_1_0.mpd
   line 39 - dcr_bus (dcr_v29) tool is overriding PARAMETER C_DCR_AWIDTH value
   to 10
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\dcr_v29_v1_00_a\data\dcr_v29_v2_1_0.mpd
   line 40 - dcr_bus (dcr_v29) tool is overriding PARAMETER C_DCR_DWIDTH value
   to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\ms_rst_4regs_v1_
   00_a\data\ms_rst_4regs_v2_1_0.mpd line 31 - ms_rst_4regs_0 (ms_rst_4regs)
   tool is overriding PARAMETER C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\ms_rst_4regs_v1_
   00_a\data\ms_rst_4regs_v2_1_0.mpd line 32 - ms_rst_4regs_0 (ms_rst_4regs)
   tool is overriding PARAMETER C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\opb_slave1_v1_00
   _a\data\opb_slave1_v2_1_0.mpd line 31 - opb_slave1_0 (opb_slave1) tool is
   overriding PARAMETER C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\opb_slave1_v1_00
   _a\data\opb_slave1_v2_1_0.mpd line 32 - opb_slave1_0 (opb_slave1) tool is
   overriding PARAMETER C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_emc_v2_00_a\data\plb_emc_v2_1_0.mpd
   line 38 - plb_emc_0 (plb_emc) tool is overriding PARAMETER C_NUM_MASTERS
   value to 3
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_emc_v2_00_a\data\plb_emc_v2_1_0.mpd
   line 92 - plb_emc_0 (plb_emc) tool is overriding PARAMETER C_PLB_DWIDTH value
   to 64


INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_emc_v2_00_a\data\plb_emc_v2_1_0.mpd
   line 93 - plb_emc_0 (plb_emc) tool is overriding PARAMETER C_PLB_AWIDTH value
   to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_emc_v2_00_a\data\plb_emc_v2_1_0.mpd
   line 96 - plb_emc_0 (plb_emc) tool is overriding PARAMETER C_PLB_MID_WIDTH
   value to 2
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpio_v2_1_0.m
   pd line 38 - opb_gpio_0 (opb_gpio) tool is overriding PARAMETER C_OPB_AWIDTH
   value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpio_v2_1_0.m
   pd line 39 - opb_gpio_0 (opb_gpio) tool is overriding PARAMETER C_OPB_DWIDTH
   value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_timer_v1_00_b\data\opb_timer_v2_1_0
   .mpd line 41 - opb_timer_0 (opb_timer) tool is overriding PARAMETER
   C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_timer_v1_00_b\data\opb_timer_v2_1_0
   .mpd line 42 - opb_timer_0 (opb_timer) tool is overriding PARAMETER
   C_OPB_DWIDTH value to 32

Running system level Update ...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core_v2_1_0.tc
l ...

Check platform configuration ...
INFO:MDT - IPNAME:modified_plb_ddr_controller INSTANCE:plb_ddr_controller_i -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs line 143 -
   An example UCF for this core is available and must be modified for use in the
   system. Please refer to the EDK Getting Started guide for the location of
   this file.
IPNAME:plb_v34 INSTANCE:plb_bus -
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs line 129 - 3
master(s) : 5 slave(s)
IPNAME:opb_v20 INSTANCE:opb_bus -
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs line 205 - 2
master(s) : 7 slave(s)
IPNAME:dcr_v29 INSTANCE:dcr_bus -
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs line 338 - 1
master(s) : 2 slave(s)

Check port drivers...



Performing Clock DRCs...

WARNING:MDT - No Top-level Input clock for the design. 


INFO:MDT - The following PARAMETERs of os uCOS-II are ignored as their category
   selection PARAMETER uC-Probe is set to "false" in MSS 
WARNING:MDT - C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mss
   line 20 - Ignoring PARAMETER uC-Probe  ...
WARNING:MDT - C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mss
   line 53 - PARAMETER use_dcr is deprecated !. The parameter USE_DCR for the
   intc driver has been deprecated.  Any reference to this parameter in the MSS
   file will be ignored..
   To avoid seeing this Warning again, please remove PARAMETER use_dcr.
INFO:MDT - List of peripherals addressable from processor instance ppc405_i : 
  - plb_bus
  - plb2opb_bridge_i
  - plb_ddr_controller_i
WARNING:MDT - C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs
   line 143 - No Driver Found for instance plb_ddr_controller_i. To avoid seeing
   this warning, assign the appropriate driver or driver "generic 1.00.a " to
   instance plb_ddr_controller_i

  - plb_bram_if_cntlr_i
WARNING:MDT - C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs
   line 169 - No Driver Found for instance plb_bram_if_cntlr_i. To avoid seeing
   this warning, assign the appropriate driver or driver "generic 1.00.a " to
   instance plb_bram_if_cntlr_i

  - opb_bus
  - opb_gpio_0
  - opb_intc_i
  - RS232_1
  - ms_rst_4regs_0
  - opb_slave1_0
  - opb_timer_0
  - plb_psb_bridge_i
WARNING:MDT - C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs
   line 306 - No Driver Found for instance plb_psb_bridge_i. To avoid seeing
   this warning, assign the appropriate driver or driver "generic 1.00.a " to
   instance plb_psb_bridge_i

  - plb_emc_0
INFO:MDT - List of peripherals addressable from processor instance
   ppc405_ppcjtag_chain : 

Building Directory Structure for ppc405_i



Generating platform libraries and device drivers ...

Running CopyFiles ...

Copying files for os uCOS-II_v2_86_a from
C:\edk_user_repository\Micrium\bsp\uCOS-II_v2_86_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\uCOS-II_v2
_86_a\ ...



Copying files for driver plbarb_v1_01_a from
C:\EDK\sw\XilinxProcessorIPLib\drivers\plbarb_v1_01_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\plbarb_v1_
01_a\ ...



Copying files for driver plb2opb_v1_00_a from
C:\EDK\sw\XilinxProcessorIPLib\drivers\plb2opb_v1_00_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\plb2opb_v1
_00_a\ ...



Copying files for driver opbarb_v1_02_a from
C:\EDK\sw\XilinxProcessorIPLib\drivers\opbarb_v1_02_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\opbarb_v1_
02_a\ ...



Copying files for driver gpio_v2_01_a from
C:\EDK\sw\XilinxProcessorIPLib\drivers\gpio_v2_01_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\gpio_v2_01
_a\ ...



Copying files for driver intc_v1_00_c from
C:\EDK\sw\XilinxProcessorIPLib\drivers\intc_v1_00_c\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\intc_v1_00
_c\ ...



Copying files for driver uartlite_v1_01_a from
C:\EDK\sw\XilinxProcessorIPLib\drivers\uartlite_v1_01_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\uartlite_v
1_01_a\ ...



Copying files for driver ms_rst_4regs_v1_00_a from
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\drivers\ms_rst_4regs_v1_00
_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\ms_rst_4re
gs_v1_00_a\ ...



Copying files for driver opb_slave1_v1_00_a from
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\drivers\opb_slave1_v1_00_a
\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\opb_slave1
_v1_00_a\ ...



Copying files for driver tmrctr_v1_00_b from
C:\EDK\sw\XilinxProcessorIPLib\drivers\tmrctr_v1_00_b\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\tmrctr_v1_
00_b\ ...



Copying files for driver cpu_ppc405_v1_00_a from
C:\EDK\sw\XilinxProcessorIPLib\drivers\cpu_ppc405_v1_00_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\cpu_ppc405
_v1_00_a\ ...



Running DRCs for OSes, Drivers and Libraries ... 
uC/OS-II DRC ...

Running generate for OS'es, Drivers and Libraries ... 



Running post_generate for OS'es, Drivers and Libraries ... 

Running make for Drivers and Libraries ... 

Configuring make for target include using:

make -s include "COMPILER=powerpc-eabi-gcc" "ARCHIVER=powerpc-eabi-ar"
"COMPILER_FLAGS= -O2 -c" "EXTRA_COMPILER_FLAGS=-g" 



Configuring make for target libs using:

make -s libs "COMPILER=powerpc-eabi-gcc" "ARCHIVER=powerpc-eabi-ar"
"COMPILER_FLAGS= -O2 -c" "EXTRA_COMPILER_FLAGS=-g" 
Compiling common


powerpc-eabi-ar: creating ../../../lib/libxil.a


Compiling ipif


Compiling bsp


Compiling plb_arbiter


Compiling plb_to_opb


Compiling opbarb


Compiling gpio


Compiling intc


Compiling uartlite


Compiling ms_rst_4regs


Compiling opb_slave1


Compiling tmrctr


Compiling cpu_ppc405



Libraries generated in
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\lib\ directory

Running execs_generate for OS'es, Drivers and Libraries ... 

Building Directory Structure for ppc405_ppcjtag_chain



Generating platform libraries and device drivers ...

Running CopyFiles ...

Copying files for os standalone_v1_00_a from
C:\EDK\sw\lib\bsp\standalone_v1_00_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_ppcjtag_chain\libsr
c\standalone_v1_00_a\ ...



Copying files for driver cpu_ppc405_v1_00_a from
C:\EDK\sw\XilinxProcessorIPLib\drivers\cpu_ppc405_v1_00_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_ppcjtag_chain\libsr
c\cpu_ppc405_v1_00_a\ ...



Running DRCs for OSes, Drivers and Libraries ... 

Running generate for OS'es, Drivers and Libraries ... 



Running post_generate for OS'es, Drivers and Libraries ... 

Running make for Drivers and Libraries ... 

Configuring make for target include using:

make -s include "COMPILER=powerpc-eabi-gcc" "ARCHIVER=powerpc-eabi-ar"
"COMPILER_FLAGS= -O2 -c" "EXTRA_COMPILER_FLAGS=-g" 



Configuring make for target libs using:

make -s libs "COMPILER=powerpc-eabi-gcc" "ARCHIVER=powerpc-eabi-ar"
"COMPILER_FLAGS= -O2 -c" "EXTRA_COMPILER_FLAGS=-g" 
Compiling common


powerpc-eabi-ar: creating ../../../lib/libxil.a


Compiling bsp


Compiling cpu_ppc405



Libraries generated in
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_ppcjtag_chain\lib\
directory

Running execs_generate for OS'es, Drivers and Libraries ... 

LibGen Done. 




Done!

At Local date and time: Mon May 11 16:18:38 2009
 xbash -q -c "cd /cygdrive/c/Baseline_9_Working_Folder/k-rtos-base-profile-task/; /usr/bin/make -f system.make program; exit;" started...

powerpc-eabi-gcc -O2 C:/Micrium/SOFTWARE/EvalBoards/Amirix/AP1000/GNU/EX1_OS/app.c  -o EX1_OS/executable.elf \
      -g    -I./ppc405_i/include/  -L./ppc405_i/lib/  \
  


/usr/bin/bash: igncr: unknown option name


powerpc-eabi-size EX1_OS/executable.elf 
   text	   data	    bss	    dec	    hex	filename
  36402	    508	  11988	  48898	   bf02	EX1_OS/executable.elf





Done!

At Local date and time: Mon May 11 16:18:46 2009
 xbash -q -c "cd /cygdrive/c/Baseline_9_Working_Folder/k-rtos-base-profile-task/; /usr/bin/make -f system.make hwclean; exit;" started...

rm -f implementation/system.ngc
rm -f platgen.log
rm -f implementation/system.bmm


/usr/bin/bash: igncr: unknown option name


rm -f implementation/system.bit
rm -f implementation/system.ncd
rm -f implementation/system_bd.bmm 
rm -rf implementation synthesis xst hdl


rm -rf xst.srp system.srp




Done!

At Local date and time: Mon May 11 16:18:53 2009
 xbash -q -c "cd /cygdrive/c/Baseline_9_Working_Folder/k-rtos-base-profile-task/; /usr/bin/make -f system.make bits; exit;" started...

****************************************************
Creating system netlist for hardware specification..
****************************************************
platgen -p xc2vp100ff1704-6 -lang vhdl   system.mhs


/usr/bin/bash: igncr: unknown option name



Release Xilinx EDK 9.1.02 - platgen EDK_J_SP2.4
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.




Command Line: platgen -p xc2vp100ff1704-6 -lang vhdl system.mhs 

Parse system.mhs ...

Read MPD definitions ...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/ppc405_v2_00_c/data/ppc405_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_v34_v1_02_a/data/plb_v34_v2_1_0.tcl
...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_bram_if_cntlr_v1_00_b/data/plb_bram_if
_cntlr_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb2opb_bridge_v1_01_a/data/plb2opb_bridge
_v2_1_0.tcl ...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/opb_intc_v1_00_c/data/opb_intc_v2_1_0.tcl
...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/jtagppc_cntlr_v2_00_a/data/jtagppc_cntlr_v
2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_emc_v2_00_a/data/plb_emc_v2_1_0.tcl
...



Overriding IP level properties ...
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\modified_plb_ddr
   _controller_v1_00_c\data\modified_plb_ddr_controller_v2_1_0.mpd line 50 -
   plb_ddr_controller_i (modified_plb_ddr_controller) tool is overriding
   PARAMETER C_FAMILY value to virtex2p
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 41 - bram (bram_block) tool is overriding PARAMETER C_FAMILY
   value to virtex2p
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 38 - opb_intc_i (opb_intc) tool is overriding PARAMETER C_FAMILY
   value to virtex2p
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\ppc405_v2_00_c\data\ppc405_v2_1_0.mpd
   line 45 - ppc405_ppcjtag_chain (ppc405) tcl is overriding PARAMETER
   C_ISOCM_DCR_HIGHADDR value to 0b0000010011
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\ppc405_v2_00_c\data\ppc405_v2_1_0.mpd
   line 47 - ppc405_ppcjtag_chain (ppc405) tcl is overriding PARAMETER
   C_DSOCM_DCR_HIGHADDR value to 0b0000100011


INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\jtagppc_cntlr_v2_00_a\data\jtagppc_cntl
   r_v2_1_0.mpd line 35 - jtagppc_0 (jtagppc_cntlr) tool is overriding PARAMETER
   C_DEVICE value to 2vp100
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpio_v2_1_0.m
   pd line 40 - opb_gpio_0 (opb_gpio) tool is overriding PARAMETER C_FAMILY
   value to virtex2p
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_timer_v1_00_b\data\opb_timer_v2_1_0
   .mpd line 34 - opb_timer_0 (opb_timer) tool is overriding PARAMETER C_FAMILY
   value to virtex2p

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/bram_if_cntlr_v1_00_b/data/bram_if_cntlr_v
2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/emc_common_v2_00_a/data/emc_common_v2_1_0.
tcl ...


Address Map for Processor ppc405_i
  (0b0000000000-0b0011111111) plb_bus	dcr_bus
  (0b0100000000-0b0111111111) plb2opb_bridge_i	dcr_bus
  (0b1000010000-0b1000010011) ppc405_i	
  (0b1000100000-0b1000100011) ppc405_i	
  (0000000000-0x1fffffff) plb_ddr_controller_i	plb_bus
  (0x29000000-0x29ffffff) opb_gpio_0	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4c000000-0x4c00ffff) RS232_1	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4d000000-0x4dffffff) opb_intc_i	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4f000000-0x4f00ffff) ms_rst_4regs_0	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4ff00000-0x4ff03fff) opb_slave1_0	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4fff0000-0x4fffffff) opb_timer_0	plb_bus->plb2opb_bridge_i->opb_bus
  (0x50000000-0x50ffffff) plb_emc_0	plb_bus
  (0xffff0000-0xffffffff) plb_bram_if_cntlr_i	plb_bus
Address Map for Processor ppc405_ppcjtag_chain
  (0b0000010000-0b0000010011) ppc405_ppcjtag_chain	
  (0b0000100000-0b0000100011) ppc405_ppcjtag_chain	

Check platform address map ...

Overriding system level properties ...
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 41 - plb_bus (plb_v34) tool is overriding PARAMETER C_PLB_NUM_MASTERS
   value to 3
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 43 - plb_bus (plb_v34) tool is overriding PARAMETER C_PLB_MID_WIDTH
   value to 2
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 44 - plb_bus (plb_v34) tool is overriding PARAMETER C_PLB_AWIDTH value
   to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 45 - plb_bus (plb_v34) tool is overriding PARAMETER C_PLB_DWIDTH value
   to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 49 - plb_bus (plb_v34) tool is overriding PARAMETER C_DCR_AWIDTH value
   to 10
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 50 - plb_bus (plb_v34) tool is overriding PARAMETER C_DCR_DWIDTH value
   to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\modified_plb_ddr
   _controller_v1_00_c\data\modified_plb_ddr_controller_v2_1_0.mpd line 53 -
   plb_ddr_controller_i (modified_plb_ddr_controller) tool is overriding
   PARAMETER C_PLB_NUM_MASTERS value to 3
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\modified_plb_ddr
   _controller_v1_00_c\data\modified_plb_ddr_controller_v2_1_0.mpd line 54 -
   plb_ddr_controller_i (modified_plb_ddr_controller) tool is overriding
   PARAMETER C_PLB_MID_WIDTH value to 2
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\modified_plb_ddr
   _controller_v1_00_c\data\modified_plb_ddr_controller_v2_1_0.mpd line 55 -
   plb_ddr_controller_i (modified_plb_ddr_controller) tool is overriding
   PARAMETER C_PLB_AWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\modified_plb_ddr
   _controller_v1_00_c\data\modified_plb_ddr_controller_v2_1_0.mpd line 56 -
   plb_ddr_controller_i (modified_plb_ddr_controller) tool is overriding
   PARAMETER C_PLB_DWIDTH value to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\data\plb_bram
   _if_cntlr_v2_1_0.mpd line 42 - plb_bram_if_cntlr_i (plb_bram_if_cntlr) tool
   is overriding PARAMETER c_num_masters value to 3
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\data\plb_bram
   _if_cntlr_v2_1_0.mpd line 46 - plb_bram_if_cntlr_i (plb_bram_if_cntlr) tool
   is overriding PARAMETER c_plb_dwidth value to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\data\plb_bram
   _if_cntlr_v2_1_0.mpd line 47 - plb_bram_if_cntlr_i (plb_bram_if_cntlr) tool
   is overriding PARAMETER c_plb_awidth value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\data\plb_bram
   _if_cntlr_v2_1_0.mpd line 49 - plb_bram_if_cntlr_i (plb_bram_if_cntlr) tool
   is overriding PARAMETER c_plb_mid_width value to 2


INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 38 - bram (bram_block) tool is overriding PARAMETER C_PORT_DWIDTH
   value to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 39 - bram (bram_block) tool is overriding PARAMETER C_PORT_AWIDTH
   value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 40 - bram (bram_block) tool is overriding PARAMETER C_NUM_WE
   value to 8
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 48 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_PLB_AWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 49 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_PLB_DWIDTH value to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 50 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_PLB_NUM_MASTERS value to 3
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 51 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_PLB_MID_WIDTH value to 2
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 52 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 53 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 56 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_DCR_AWIDTH value to 10
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 57 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_DCR_DWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 36 - opb_bus (opb_v20) tool is overriding PARAMETER C_OPB_AWIDTH value
   to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 37 - opb_bus (opb_v20) tool is overriding PARAMETER C_OPB_DWIDTH value
   to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 38 - opb_bus (opb_v20) tool is overriding PARAMETER C_NUM_MASTERS value
   to 2
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 39 - opb_bus (opb_v20) tool is overriding PARAMETER C_NUM_SLAVES value
   to 7
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 42 - opb_intc_i (opb_intc) tool is overriding PARAMETER C_OPB_AWIDTH
   value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 43 - opb_intc_i (opb_intc) tool is overriding PARAMETER C_OPB_DWIDTH
   value to 32
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core_v2_1_0.tc
l ...
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 46 - opb_intc_i (opb_intc) tcl is overriding PARAMETER
   C_NUM_INTR_INPUTS value to 21
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core_v2_1_0.tc
l ...
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 47 - opb_intc_i (opb_intc) tcl is overriding PARAMETER C_KIND_OF_INTR
   value to 0b00000000000000000000000001000000
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core_v2_1_0.tc
l ...


INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 48 - opb_intc_i (opb_intc) tcl is overriding PARAMETER C_KIND_OF_EDGE
   value to 0b00000000000000000000000001000000
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core_v2_1_0.tc
l ...
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 49 - opb_intc_i (opb_intc) tcl is overriding PARAMETER C_KIND_OF_LVL
   value to 0b00000000000000000000000000000001
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_uartlite_v1_00_b\data\opb_uartlite_
   v2_1_0.mpd line 37 - RS232_1 (opb_uartlite) tool is overriding PARAMETER
   C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_uartlite_v1_00_b\data\opb_uartlite_
   v2_1_0.mpd line 38 - RS232_1 (opb_uartlite) tool is overriding PARAMETER
   C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\opbslave_ext_bri
   dge_v3_10_a\data\opbslave_ext_bridge_v2_1_0.mpd line 20 -
   opbslave_ext_bridge_i (opbslave_ext_bridge) tool is overriding PARAMETER
   C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\opbslave_ext_bri
   dge_v3_10_a\data\opbslave_ext_bridge_v2_1_0.mpd line 21 -
   opbslave_ext_bridge_i (opbslave_ext_bridge) tool is overriding PARAMETER
   C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\plb_psb_bridge_v
   1_00_a\data\plb_psb_bridge_v2_1_0.mpd line 87 - plb_psb_bridge_i
   (plb_psb_bridge) tool is overriding PARAMETER C_PLB_NUM_MASTERS value to 3
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\plb_psb_bridge_v
   1_00_a\data\plb_psb_bridge_v2_1_0.mpd line 88 - plb_psb_bridge_i
   (plb_psb_bridge) tool is overriding PARAMETER C_PLB_MID_WIDTH value to 2
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\plb_psb_bridge_v
   1_00_a\data\plb_psb_bridge_v2_1_0.mpd line 93 - plb_psb_bridge_i
   (plb_psb_bridge) tool is overriding PARAMETER C_PLB_AWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\plb_psb_bridge_v
   1_00_a\data\plb_psb_bridge_v2_1_0.mpd line 94 - plb_psb_bridge_i
   (plb_psb_bridge) tool is overriding PARAMETER C_PLB_DWIDTH value to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\dcr_v29_v1_00_a\data\dcr_v29_v2_1_0.mpd
   line 38 - dcr_bus (dcr_v29) tool is overriding PARAMETER C_DCR_NUM_SLAVES
   value to 2
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\dcr_v29_v1_00_a\data\dcr_v29_v2_1_0.mpd
   line 39 - dcr_bus (dcr_v29) tool is overriding PARAMETER C_DCR_AWIDTH value
   to 10
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\dcr_v29_v1_00_a\data\dcr_v29_v2_1_0.mpd
   line 40 - dcr_bus (dcr_v29) tool is overriding PARAMETER C_DCR_DWIDTH value
   to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\ms_rst_4regs_v1_
   00_a\data\ms_rst_4regs_v2_1_0.mpd line 31 - ms_rst_4regs_0 (ms_rst_4regs)
   tool is overriding PARAMETER C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\ms_rst_4regs_v1_
   00_a\data\ms_rst_4regs_v2_1_0.mpd line 32 - ms_rst_4regs_0 (ms_rst_4regs)
   tool is overriding PARAMETER C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\opb_slave1_v1_00
   _a\data\opb_slave1_v2_1_0.mpd line 31 - opb_slave1_0 (opb_slave1) tool is
   overriding PARAMETER C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\opb_slave1_v1_00
   _a\data\opb_slave1_v2_1_0.mpd line 32 - opb_slave1_0 (opb_slave1) tool is
   overriding PARAMETER C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_emc_v2_00_a\data\plb_emc_v2_1_0.mpd
   line 38 - plb_emc_0 (plb_emc) tool is overriding PARAMETER C_NUM_MASTERS
   value to 3
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_emc_v2_00_a\data\plb_emc_v2_1_0.mpd
   line 92 - plb_emc_0 (plb_emc) tool is overriding PARAMETER C_PLB_DWIDTH value
   to 64


INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_emc_v2_00_a\data\plb_emc_v2_1_0.mpd
   line 93 - plb_emc_0 (plb_emc) tool is overriding PARAMETER C_PLB_AWIDTH value
   to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_emc_v2_00_a\data\plb_emc_v2_1_0.mpd
   line 96 - plb_emc_0 (plb_emc) tool is overriding PARAMETER C_PLB_MID_WIDTH
   value to 2
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpio_v2_1_0.m
   pd line 38 - opb_gpio_0 (opb_gpio) tool is overriding PARAMETER C_OPB_AWIDTH
   value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpio_v2_1_0.m
   pd line 39 - opb_gpio_0 (opb_gpio) tool is overriding PARAMETER C_OPB_DWIDTH
   value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_timer_v1_00_b\data\opb_timer_v2_1_0
   .mpd line 41 - opb_timer_0 (opb_timer) tool is overriding PARAMETER
   C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_timer_v1_00_b\data\opb_timer_v2_1_0
   .mpd line 42 - opb_timer_0 (opb_timer) tool is overriding PARAMETER
   C_OPB_DWIDTH value to 32

Running system level Update ...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core_v2_1_0.tc
l ...

Check platform configuration ...
INFO:MDT - IPNAME:modified_plb_ddr_controller INSTANCE:plb_ddr_controller_i -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs line 143 -
   An example UCF for this core is available and must be modified for use in the
   system. Please refer to the EDK Getting Started guide for the location of
   this file.
IPNAME:plb_v34 INSTANCE:plb_bus -
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs line 129 - 3
master(s) : 5 slave(s)
IPNAME:opb_v20 INSTANCE:opb_bus -
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs line 205 - 2
master(s) : 7 slave(s)
IPNAME:dcr_v29 INSTANCE:dcr_bus -
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs line 338 - 1
master(s) : 2 slave(s)

Check port drivers...



Performing Clock DRCs...

WARNING:MDT - No Top-level Input clock for the design. 

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The opb_intc_i core has constraints automatically generated by XPS in implementation/opb_intc_i_wrapper/opb_intc_i_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...



Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...



Managing hardware (BBD-specified) netlist files ...

Managing cache ...

Elaborating instances ...
IPNAME:bram_block INSTANCE:bram -
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs line 178 -
elaborating IP



Writing HDL for elaborated instances ...

Inserting wrapper level ...


Completion time: 7.00 seconds

Constructing platform-level connectivity ...


Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...



Running XST synthesis ...
INFO:MDT - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized.
IPNAME:clock_reset_block_wrapper INSTANCE:clock_reset_block -
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs line 77 -
Running XST synthesis


IPNAME:ppc405_i_wrapper INSTANCE:ppc405_i -
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs line 94 -
Running XST synthesis


IPNAME:plb_bus_wrapper INSTANCE:plb_bus -
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs line 129 -
Running XST synthesis


IPNAME:plb_ddr_controller_i_wrapper INSTANCE:plb_ddr_controller_i -
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs line 143 -
Running XST synthesis


IPNAME:plb_bram_if_cntlr_i_wrapper INSTANCE:plb_bram_if_cntlr_i -
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs line 169 -
Running XST synthesis


IPNAME:bram_wrapper INSTANCE:bram -
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs line 178 -
Running XST synthesis


IPNAME:plb2opb_bridge_i_wrapper INSTANCE:plb2opb_bridge_i -
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs line 185 -
Running XST synthesis


IPNAME:opb_bus_wrapper INSTANCE:opb_bus -
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs line 205 -
Running XST synthesis


IPNAME:ap1000_interrupt_interface_i_wrapper
INSTANCE:ap1000_interrupt_interface_i -
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs line 215 -
Running XST synthesis


IPNAME:opb_intc_i_wrapper INSTANCE:opb_intc_i -
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs line 251 -
Running XST synthesis


IPNAME:rs232_1_wrapper INSTANCE:rs232_1 -
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs line 262 -
Running XST synthesis


IPNAME:opbslave_ext_bridge_i_wrapper INSTANCE:opbslave_ext_bridge_i -
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs line 278 -
Running XST synthesis


IPNAME:plb_psb_bridge_i_wrapper INSTANCE:plb_psb_bridge_i -
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs line 306 -
Running XST synthesis


IPNAME:dcr_bus_wrapper INSTANCE:dcr_bus -
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs line 338 -
Running XST synthesis


IPNAME:ppc405_ppcjtag_chain_wrapper INSTANCE:ppc405_ppcjtag_chain -
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs line 343 -
Running XST synthesis


IPNAME:jtagppc_0_wrapper INSTANCE:jtagppc_0 -
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs line 349 -
Running XST synthesis


IPNAME:ms_rst_4regs_0_wrapper INSTANCE:ms_rst_4regs_0 -
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs line 356 -
Running XST synthesis


ERROR:Portability:3 - This Xilinx application has run out of memory or has encountered a memory conflict.  Current memory usage is 3139512 kb.  Memory problems may require a simple increase in available system memory, or possibly a fix to the software or a special workaround.  To troubleshoot or remedy the problem, first:  Try increasing your system's RAM.  Alternatively, you may try increasing your system's virtual memory or swap space.  If this does not fix the problem, please try the following:  Search the Answers Database at support.xilinx.com to locate information on this error message.  If neither of the above resources produces an available solution, please use Web Support to open a case with Xilinx Technical Support off of support.xilinx.com.  As it is likely that this may be an unforeseen problem, please be prepared to submit relevant design files if necessary. 


ERROR:MDT - Aborting XST flow execution... 


INFO:MDT - Refer to
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\synthesis\ms_rst_4regs_
   0_wrapper_xst.srp for details


ERROR:MDT - platgen failed with errors!


make: *** [implementation/system.bmm] Error 2




Done!

Xilinx Platform Studio (XPS)
Xilinx EDK 9.1.02 Build EDK_J_SP2.4

Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.

At Local date and time: Mon May 11 16:34:47 2009
 xbash -q -c "cd /cygdrive/c/Baseline_9_Working_Folder/k-rtos-base-profile-task/; /usr/bin/make -f system.make swclean; exit;" started...

/usr/bin/bash: igncr: unknown option name


rm -rf ppc405_i/lib/


rm -rf ppc405_ppcjtag_chain/lib/
rm -f libgen.log
rm -f EX1_OS/executable.elf 







Done!

At Local date and time: Mon May 11 16:34:52 2009
 xbash -q -c "cd /cygdrive/c/Baseline_9_Working_Folder/k-rtos-base-profile-task/; /usr/bin/make -f system.make libs; exit;" started...

*********************************************
Creating software libraries...
*********************************************
libgen -mhs system.mhs -p xc2vp100ff1704-6  system.mss


/usr/bin/bash: igncr: unknown option name


libgen
Xilinx EDK 9.1.02 Build EDK_J_SP2.4
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.

Command Line: libgen -mhs system.mhs -p xc2vp100ff1704-6 system.mss 



Output Directory (-od)		: C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\
Part (-p)			: virtex2p

Software Specification file	: system.mss


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/ppc405_v2_00_c/data/ppc405_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_v34_v1_02_a/data/plb_v34_v2_1_0.tcl
...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_bram_if_cntlr_v1_00_b/data/plb_bram_if
_cntlr_v2_1_0.tcl ...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb2opb_bridge_v1_01_a/data/plb2opb_bridge
_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/opb_intc_v1_00_c/data/opb_intc_v2_1_0.tcl
...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/jtagppc_cntlr_v2_00_a/data/jtagppc_cntlr_v
2_1_0.tcl ...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_emc_v2_00_a/data/plb_emc_v2_1_0.tcl
...

Overriding IP level properties ...
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\modified_plb_ddr
   _controller_v1_00_c\data\modified_plb_ddr_controller_v2_1_0.mpd line 50 -
   plb_ddr_controller_i (modified_plb_ddr_controller) tool is overriding
   PARAMETER C_FAMILY value to virtex2p
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 41 - bram (bram_block) tool is overriding PARAMETER C_FAMILY
   value to virtex2p


INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 38 - opb_intc_i (opb_intc) tool is overriding PARAMETER C_FAMILY
   value to virtex2p
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\ppc405_v2_00_c\data\ppc405_v2_1_0.mpd
   line 45 - ppc405_ppcjtag_chain (ppc405) tcl is overriding PARAMETER
   C_ISOCM_DCR_HIGHADDR value to 0b0000010011
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\ppc405_v2_00_c\data\ppc405_v2_1_0.mpd
   line 47 - ppc405_ppcjtag_chain (ppc405) tcl is overriding PARAMETER
   C_DSOCM_DCR_HIGHADDR value to 0b0000100011
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\jtagppc_cntlr_v2_00_a\data\jtagppc_cntl
   r_v2_1_0.mpd line 35 - jtagppc_0 (jtagppc_cntlr) tool is overriding PARAMETER
   C_DEVICE value to 2vp100
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpio_v2_1_0.m
   pd line 40 - opb_gpio_0 (opb_gpio) tool is overriding PARAMETER C_FAMILY
   value to virtex2p
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_timer_v1_00_b\data\opb_timer_v2_1_0
   .mpd line 34 - opb_timer_0 (opb_timer) tool is overriding PARAMETER C_FAMILY
   value to virtex2p

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/bram_if_cntlr_v1_00_b/data/bram_if_cntlr_v
2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/emc_common_v2_00_a/data/emc_common_v2_1_0.
tcl ...


Address Map for Processor ppc405_i
  (0b0000000000-0b0011111111) plb_bus	dcr_bus
  (0b0100000000-0b0111111111) plb2opb_bridge_i	dcr_bus
  (0b1000010000-0b1000010011) ppc405_i	
  (0b1000100000-0b1000100011) ppc405_i	
  (0000000000-0x1fffffff) plb_ddr_controller_i	plb_bus
  (0x29000000-0x29ffffff) opb_gpio_0	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4c000000-0x4c00ffff) RS232_1	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4d000000-0x4dffffff) opb_intc_i	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4f000000-0x4f00ffff) ms_rst_4regs_0	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4ff00000-0x4ff03fff) opb_slave1_0	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4fff0000-0x4fffffff) opb_timer_0	plb_bus->plb2opb_bridge_i->opb_bus
  (0x50000000-0x50ffffff) plb_emc_0	plb_bus
  (0xffff0000-0xffffffff) plb_bram_if_cntlr_i	plb_bus
Address Map for Processor ppc405_ppcjtag_chain
  (0b0000010000-0b0000010011) ppc405_ppcjtag_chain	
  (0b0000100000-0b0000100011) ppc405_ppcjtag_chain	

Check platform address map ...

Overriding system level properties ...
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 41 - plb_bus (plb_v34) tool is overriding PARAMETER C_PLB_NUM_MASTERS
   value to 3
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 43 - plb_bus (plb_v34) tool is overriding PARAMETER C_PLB_MID_WIDTH
   value to 2
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 44 - plb_bus (plb_v34) tool is overriding PARAMETER C_PLB_AWIDTH value
   to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 45 - plb_bus (plb_v34) tool is overriding PARAMETER C_PLB_DWIDTH value
   to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 49 - plb_bus (plb_v34) tool is overriding PARAMETER C_DCR_AWIDTH value
   to 10
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 50 - plb_bus (plb_v34) tool is overriding PARAMETER C_DCR_DWIDTH value
   to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\modified_plb_ddr
   _controller_v1_00_c\data\modified_plb_ddr_controller_v2_1_0.mpd line 53 -
   plb_ddr_controller_i (modified_plb_ddr_controller) tool is overriding
   PARAMETER C_PLB_NUM_MASTERS value to 3
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\modified_plb_ddr
   _controller_v1_00_c\data\modified_plb_ddr_controller_v2_1_0.mpd line 54 -
   plb_ddr_controller_i (modified_plb_ddr_controller) tool is overriding
   PARAMETER C_PLB_MID_WIDTH value to 2
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\modified_plb_ddr
   _controller_v1_00_c\data\modified_plb_ddr_controller_v2_1_0.mpd line 55 -
   plb_ddr_controller_i (modified_plb_ddr_controller) tool is overriding
   PARAMETER C_PLB_AWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\modified_plb_ddr
   _controller_v1_00_c\data\modified_plb_ddr_controller_v2_1_0.mpd line 56 -
   plb_ddr_controller_i (modified_plb_ddr_controller) tool is overriding
   PARAMETER C_PLB_DWIDTH value to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\data\plb_bram
   _if_cntlr_v2_1_0.mpd line 42 - plb_bram_if_cntlr_i (plb_bram_if_cntlr) tool
   is overriding PARAMETER c_num_masters value to 3
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\data\plb_bram
   _if_cntlr_v2_1_0.mpd line 46 - plb_bram_if_cntlr_i (plb_bram_if_cntlr) tool
   is overriding PARAMETER c_plb_dwidth value to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\data\plb_bram
   _if_cntlr_v2_1_0.mpd line 47 - plb_bram_if_cntlr_i (plb_bram_if_cntlr) tool
   is overriding PARAMETER c_plb_awidth value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\data\plb_bram
   _if_cntlr_v2_1_0.mpd line 49 - plb_bram_if_cntlr_i (plb_bram_if_cntlr) tool
   is overriding PARAMETER c_plb_mid_width value to 2


INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 38 - bram (bram_block) tool is overriding PARAMETER C_PORT_DWIDTH
   value to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 39 - bram (bram_block) tool is overriding PARAMETER C_PORT_AWIDTH
   value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 40 - bram (bram_block) tool is overriding PARAMETER C_NUM_WE
   value to 8
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 48 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_PLB_AWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 49 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_PLB_DWIDTH value to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 50 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_PLB_NUM_MASTERS value to 3
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 51 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_PLB_MID_WIDTH value to 2
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 52 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 53 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 56 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_DCR_AWIDTH value to 10
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 57 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_DCR_DWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 36 - opb_bus (opb_v20) tool is overriding PARAMETER C_OPB_AWIDTH value
   to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 37 - opb_bus (opb_v20) tool is overriding PARAMETER C_OPB_DWIDTH value
   to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 38 - opb_bus (opb_v20) tool is overriding PARAMETER C_NUM_MASTERS value
   to 2
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 39 - opb_bus (opb_v20) tool is overriding PARAMETER C_NUM_SLAVES value
   to 7
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 42 - opb_intc_i (opb_intc) tool is overriding PARAMETER C_OPB_AWIDTH
   value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 43 - opb_intc_i (opb_intc) tool is overriding PARAMETER C_OPB_DWIDTH
   value to 32
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core_v2_1_0.tc
l ...
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 46 - opb_intc_i (opb_intc) tcl is overriding PARAMETER
   C_NUM_INTR_INPUTS value to 21
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core_v2_1_0.tc
l ...
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 47 - opb_intc_i (opb_intc) tcl is overriding PARAMETER C_KIND_OF_INTR
   value to 0b00000000000000000000000001000000
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core_v2_1_0.tc
l ...


INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 48 - opb_intc_i (opb_intc) tcl is overriding PARAMETER C_KIND_OF_EDGE
   value to 0b00000000000000000000000001000000
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core_v2_1_0.tc
l ...
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 49 - opb_intc_i (opb_intc) tcl is overriding PARAMETER C_KIND_OF_LVL
   value to 0b00000000000000000000000000000001
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_uartlite_v1_00_b\data\opb_uartlite_
   v2_1_0.mpd line 37 - RS232_1 (opb_uartlite) tool is overriding PARAMETER
   C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_uartlite_v1_00_b\data\opb_uartlite_
   v2_1_0.mpd line 38 - RS232_1 (opb_uartlite) tool is overriding PARAMETER
   C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\opbslave_ext_bri
   dge_v3_10_a\data\opbslave_ext_bridge_v2_1_0.mpd line 20 -
   opbslave_ext_bridge_i (opbslave_ext_bridge) tool is overriding PARAMETER
   C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\opbslave_ext_bri
   dge_v3_10_a\data\opbslave_ext_bridge_v2_1_0.mpd line 21 -
   opbslave_ext_bridge_i (opbslave_ext_bridge) tool is overriding PARAMETER
   C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\plb_psb_bridge_v
   1_00_a\data\plb_psb_bridge_v2_1_0.mpd line 87 - plb_psb_bridge_i
   (plb_psb_bridge) tool is overriding PARAMETER C_PLB_NUM_MASTERS value to 3
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\plb_psb_bridge_v
   1_00_a\data\plb_psb_bridge_v2_1_0.mpd line 88 - plb_psb_bridge_i
   (plb_psb_bridge) tool is overriding PARAMETER C_PLB_MID_WIDTH value to 2
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\plb_psb_bridge_v
   1_00_a\data\plb_psb_bridge_v2_1_0.mpd line 93 - plb_psb_bridge_i
   (plb_psb_bridge) tool is overriding PARAMETER C_PLB_AWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\plb_psb_bridge_v
   1_00_a\data\plb_psb_bridge_v2_1_0.mpd line 94 - plb_psb_bridge_i
   (plb_psb_bridge) tool is overriding PARAMETER C_PLB_DWIDTH value to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\dcr_v29_v1_00_a\data\dcr_v29_v2_1_0.mpd
   line 38 - dcr_bus (dcr_v29) tool is overriding PARAMETER C_DCR_NUM_SLAVES
   value to 2
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\dcr_v29_v1_00_a\data\dcr_v29_v2_1_0.mpd
   line 39 - dcr_bus (dcr_v29) tool is overriding PARAMETER C_DCR_AWIDTH value
   to 10
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\dcr_v29_v1_00_a\data\dcr_v29_v2_1_0.mpd
   line 40 - dcr_bus (dcr_v29) tool is overriding PARAMETER C_DCR_DWIDTH value
   to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\ms_rst_4regs_v1_
   00_a\data\ms_rst_4regs_v2_1_0.mpd line 31 - ms_rst_4regs_0 (ms_rst_4regs)
   tool is overriding PARAMETER C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\ms_rst_4regs_v1_
   00_a\data\ms_rst_4regs_v2_1_0.mpd line 32 - ms_rst_4regs_0 (ms_rst_4regs)
   tool is overriding PARAMETER C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\opb_slave1_v1_00
   _a\data\opb_slave1_v2_1_0.mpd line 31 - opb_slave1_0 (opb_slave1) tool is
   overriding PARAMETER C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\opb_slave1_v1_00
   _a\data\opb_slave1_v2_1_0.mpd line 32 - opb_slave1_0 (opb_slave1) tool is
   overriding PARAMETER C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_emc_v2_00_a\data\plb_emc_v2_1_0.mpd
   line 38 - plb_emc_0 (plb_emc) tool is overriding PARAMETER C_NUM_MASTERS
   value to 3
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_emc_v2_00_a\data\plb_emc_v2_1_0.mpd
   line 92 - plb_emc_0 (plb_emc) tool is overriding PARAMETER C_PLB_DWIDTH value
   to 64


INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_emc_v2_00_a\data\plb_emc_v2_1_0.mpd
   line 93 - plb_emc_0 (plb_emc) tool is overriding PARAMETER C_PLB_AWIDTH value
   to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_emc_v2_00_a\data\plb_emc_v2_1_0.mpd
   line 96 - plb_emc_0 (plb_emc) tool is overriding PARAMETER C_PLB_MID_WIDTH
   value to 2
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpio_v2_1_0.m
   pd line 38 - opb_gpio_0 (opb_gpio) tool is overriding PARAMETER C_OPB_AWIDTH
   value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpio_v2_1_0.m
   pd line 39 - opb_gpio_0 (opb_gpio) tool is overriding PARAMETER C_OPB_DWIDTH
   value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_timer_v1_00_b\data\opb_timer_v2_1_0
   .mpd line 41 - opb_timer_0 (opb_timer) tool is overriding PARAMETER
   C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_timer_v1_00_b\data\opb_timer_v2_1_0
   .mpd line 42 - opb_timer_0 (opb_timer) tool is overriding PARAMETER
   C_OPB_DWIDTH value to 32

Running system level Update ...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core_v2_1_0.tc
l ...

Check platform configuration ...
INFO:MDT - IPNAME:modified_plb_ddr_controller INSTANCE:plb_ddr_controller_i -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs line 143 -
   An example UCF for this core is available and must be modified for use in the
   system. Please refer to the EDK Getting Started guide for the location of
   this file.
IPNAME:plb_v34 INSTANCE:plb_bus -
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs line 129 - 3
master(s) : 5 slave(s)
IPNAME:opb_v20 INSTANCE:opb_bus -
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs line 205 - 2
master(s) : 7 slave(s)
IPNAME:dcr_v29 INSTANCE:dcr_bus -
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs line 338 - 1
master(s) : 2 slave(s)

Check port drivers...



Performing Clock DRCs...

WARNING:MDT - No Top-level Input clock for the design. 


INFO:MDT - The following PARAMETERs of os uCOS-II are ignored as their category
   selection PARAMETER uC-Probe is set to "false" in MSS 
WARNING:MDT - C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mss
   line 20 - Ignoring PARAMETER uC-Probe  ...
WARNING:MDT - C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mss
   line 53 - PARAMETER use_dcr is deprecated !. The parameter USE_DCR for the
   intc driver has been deprecated.  Any reference to this parameter in the MSS
   file will be ignored..
   To avoid seeing this Warning again, please remove PARAMETER use_dcr.
INFO:MDT - List of peripherals addressable from processor instance ppc405_i : 
  - plb_bus
  - plb2opb_bridge_i
  - plb_ddr_controller_i
WARNING:MDT - C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs
   line 143 - No Driver Found for instance plb_ddr_controller_i. To avoid seeing
   this warning, assign the appropriate driver or driver "generic 1.00.a " to
   instance plb_ddr_controller_i

  - plb_bram_if_cntlr_i
WARNING:MDT - C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs
   line 169 - No Driver Found for instance plb_bram_if_cntlr_i. To avoid seeing
   this warning, assign the appropriate driver or driver "generic 1.00.a " to
   instance plb_bram_if_cntlr_i

  - opb_bus
  - opb_gpio_0
  - opb_intc_i
  - RS232_1
  - ms_rst_4regs_0
  - opb_slave1_0
  - opb_timer_0
  - plb_psb_bridge_i
WARNING:MDT - C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs
   line 306 - No Driver Found for instance plb_psb_bridge_i. To avoid seeing
   this warning, assign the appropriate driver or driver "generic 1.00.a " to
   instance plb_psb_bridge_i

  - plb_emc_0
INFO:MDT - List of peripherals addressable from processor instance
   ppc405_ppcjtag_chain : 



Building Directory Structure for ppc405_i



Generating platform libraries and device drivers ...

Running CopyFiles ...

Copying files for os uCOS-II_v2_86_a from
C:\edk_user_repository\Micrium\bsp\uCOS-II_v2_86_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\uCOS-II_v2
_86_a\ ...



Copying files for driver plbarb_v1_01_a from
C:\EDK\sw\XilinxProcessorIPLib\drivers\plbarb_v1_01_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\plbarb_v1_
01_a\ ...



Copying files for driver plb2opb_v1_00_a from
C:\EDK\sw\XilinxProcessorIPLib\drivers\plb2opb_v1_00_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\plb2opb_v1
_00_a\ ...



Copying files for driver opbarb_v1_02_a from
C:\EDK\sw\XilinxProcessorIPLib\drivers\opbarb_v1_02_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\opbarb_v1_
02_a\ ...



Copying files for driver gpio_v2_01_a from
C:\EDK\sw\XilinxProcessorIPLib\drivers\gpio_v2_01_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\gpio_v2_01
_a\ ...



Copying files for driver intc_v1_00_c from
C:\EDK\sw\XilinxProcessorIPLib\drivers\intc_v1_00_c\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\intc_v1_00
_c\ ...



Copying files for driver uartlite_v1_01_a from
C:\EDK\sw\XilinxProcessorIPLib\drivers\uartlite_v1_01_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\uartlite_v
1_01_a\ ...



Copying files for driver ms_rst_4regs_v1_00_a from
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\drivers\ms_rst_4regs_v1_00
_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\ms_rst_4re
gs_v1_00_a\ ...



Copying files for driver opb_slave1_v1_00_a from
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\drivers\opb_slave1_v1_00_a
\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\opb_slave1
_v1_00_a\ ...



Copying files for driver tmrctr_v1_00_b from
C:\EDK\sw\XilinxProcessorIPLib\drivers\tmrctr_v1_00_b\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\tmrctr_v1_
00_b\ ...



Copying files for driver cpu_ppc405_v1_00_a from
C:\EDK\sw\XilinxProcessorIPLib\drivers\cpu_ppc405_v1_00_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\cpu_ppc405
_v1_00_a\ ...



Running DRCs for OSes, Drivers and Libraries ... 


uC/OS-II DRC ...



Running generate for OS'es, Drivers and Libraries ... 



Running post_generate for OS'es, Drivers and Libraries ... 

Running make for Drivers and Libraries ... 

Configuring make for target include using:

make -s include "COMPILER=powerpc-eabi-gcc" "ARCHIVER=powerpc-eabi-ar"
"COMPILER_FLAGS= -O2 -c" "EXTRA_COMPILER_FLAGS=-g" 



Configuring make for target libs using:

make -s libs "COMPILER=powerpc-eabi-gcc" "ARCHIVER=powerpc-eabi-ar"
"COMPILER_FLAGS= -O2 -c" "EXTRA_COMPILER_FLAGS=-g" 
Compiling common


powerpc-eabi-ar: creating ../../../lib/libxil.a


Compiling ipif


Compiling bsp


Compiling plb_arbiter


Compiling plb_to_opb


Compiling opbarb


Compiling gpio


Compiling intc


Compiling uartlite


Compiling ms_rst_4regs


Compiling opb_slave1


Compiling tmrctr


Compiling cpu_ppc405



Libraries generated in
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\lib\ directory

Running execs_generate for OS'es, Drivers and Libraries ... 

Building Directory Structure for ppc405_ppcjtag_chain



Generating platform libraries and device drivers ...

Running CopyFiles ...



Copying files for os standalone_v1_00_a from
C:\EDK\sw\lib\bsp\standalone_v1_00_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_ppcjtag_chain\libsr
c\standalone_v1_00_a\ ...



Copying files for driver cpu_ppc405_v1_00_a from
C:\EDK\sw\XilinxProcessorIPLib\drivers\cpu_ppc405_v1_00_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_ppcjtag_chain\libsr
c\cpu_ppc405_v1_00_a\ ...



Running DRCs for OSes, Drivers and Libraries ... 

Running generate for OS'es, Drivers and Libraries ... 

Running post_generate for OS'es, Drivers and Libraries ... 

Running make for Drivers and Libraries ... 

Configuring make for target include using:

make -s include "COMPILER=powerpc-eabi-gcc" "ARCHIVER=powerpc-eabi-ar"
"COMPILER_FLAGS= -O2 -c" "EXTRA_COMPILER_FLAGS=-g" 



Configuring make for target libs using:

make -s libs "COMPILER=powerpc-eabi-gcc" "ARCHIVER=powerpc-eabi-ar"
"COMPILER_FLAGS= -O2 -c" "EXTRA_COMPILER_FLAGS=-g" 
Compiling common


Compiling bsp


powerpc-eabi-ar: creating ../../../lib/libxil.a


Compiling cpu_ppc405



Libraries generated in
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_ppcjtag_chain\lib\
directory

Running execs_generate for OS'es, Drivers and Libraries ... 

LibGen Done. 




Done!

At Local date and time: Mon May 11 16:35:29 2009
 xbash -q -c "cd /cygdrive/c/Baseline_9_Working_Folder/k-rtos-base-profile-task/; /usr/bin/make -f system.make program; exit;" started...

powerpc-eabi-gcc -O2 C:/Micrium/SOFTWARE/EvalBoards/Amirix/AP1000/GNU/EX1_OS/app.c  -o EX1_OS/executable.elf \
      -g    -I./ppc405_i/include/  -L./ppc405_i/lib/  \
  


/usr/bin/bash: igncr: unknown option name


powerpc-eabi-size EX1_OS/executable.elf 


   text	   data	    bss	    dec	    hex	filename
  36402	    508	  11988	  48898	   bf02	EX1_OS/executable.elf





Done!

At Local date and time: Mon May 11 16:35:37 2009
 xbash -q -c "cd /cygdrive/c/Baseline_9_Working_Folder/k-rtos-base-profile-task/; /usr/bin/make -f system.make hwclean; exit;" started...

rm -f implementation/system.ngc
rm -f platgen.log


/usr/bin/bash: igncr: unknown option name


rm -f implementation/system.bmm
rm -f implementation/system.bit
rm -f implementation/system.ncd
rm -f implementation/system_bd.bmm 
rm -rf implementation synthesis xst hdl


rm -rf xst.srp system.srp




Done!

At Local date and time: Mon May 11 16:35:42 2009
 xbash -q -c "cd /cygdrive/c/Baseline_9_Working_Folder/k-rtos-base-profile-task/; /usr/bin/make -f system.make bits; exit;" started...

/usr/bin/bash: igncr: unknown option name


****************************************************
Creating system netlist for hardware specification..
****************************************************
platgen -p xc2vp100ff1704-6 -lang vhdl   system.mhs



Release Xilinx EDK 9.1.02 - platgen EDK_J_SP2.4
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.




Command Line: platgen -p xc2vp100ff1704-6 -lang vhdl system.mhs 

Parse system.mhs ...

Read MPD definitions ...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/ppc405_v2_00_c/data/ppc405_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_v34_v1_02_a/data/plb_v34_v2_1_0.tcl
...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_bram_if_cntlr_v1_00_b/data/plb_bram_if
_cntlr_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb2opb_bridge_v1_01_a/data/plb2opb_bridge
_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/opb_intc_v1_00_c/data/opb_intc_v2_1_0.tcl
...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/jtagppc_cntlr_v2_00_a/data/jtagppc_cntlr_v
2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_emc_v2_00_a/data/plb_emc_v2_1_0.tcl
...

Overriding IP level properties ...
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\modified_plb_ddr
   _controller_v1_00_c\data\modified_plb_ddr_controller_v2_1_0.mpd line 50 -
   plb_ddr_controller_i (modified_plb_ddr_controller) tool is overriding
   PARAMETER C_FAMILY value to virtex2p


INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 41 - bram (bram_block) tool is overriding PARAMETER C_FAMILY
   value to virtex2p
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 38 - opb_intc_i (opb_intc) tool is overriding PARAMETER C_FAMILY
   value to virtex2p
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\ppc405_v2_00_c\data\ppc405_v2_1_0.mpd
   line 45 - ppc405_ppcjtag_chain (ppc405) tcl is overriding PARAMETER
   C_ISOCM_DCR_HIGHADDR value to 0b0000010011
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\ppc405_v2_00_c\data\ppc405_v2_1_0.mpd
   line 47 - ppc405_ppcjtag_chain (ppc405) tcl is overriding PARAMETER
   C_DSOCM_DCR_HIGHADDR value to 0b0000100011
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\jtagppc_cntlr_v2_00_a\data\jtagppc_cntl
   r_v2_1_0.mpd line 35 - jtagppc_0 (jtagppc_cntlr) tool is overriding PARAMETER
   C_DEVICE value to 2vp100
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpio_v2_1_0.m
   pd line 40 - opb_gpio_0 (opb_gpio) tool is overriding PARAMETER C_FAMILY
   value to virtex2p
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_timer_v1_00_b\data\opb_timer_v2_1_0
   .mpd line 34 - opb_timer_0 (opb_timer) tool is overriding PARAMETER C_FAMILY
   value to virtex2p

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/bram_if_cntlr_v1_00_b/data/bram_if_cntlr_v
2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/emc_common_v2_00_a/data/emc_common_v2_1_0.
tcl ...


Address Map for Processor ppc405_i
  (0b0000000000-0b0011111111) plb_bus	dcr_bus
  (0b0100000000-0b0111111111) plb2opb_bridge_i	dcr_bus
  (0b1000010000-0b1000010011) ppc405_i	
  (0b1000100000-0b1000100011) ppc405_i	
  (0000000000-0x1fffffff) plb_ddr_controller_i	plb_bus
  (0x29000000-0x29ffffff) opb_gpio_0	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4c000000-0x4c00ffff) RS232_1	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4d000000-0x4dffffff) opb_intc_i	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4f000000-0x4f00ffff) ms_rst_4regs_0	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4ff00000-0x4ff03fff) opb_slave1_0	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4fff0000-0x4fffffff) opb_timer_0	plb_bus->plb2opb_bridge_i->opb_bus
  (0x50000000-0x50ffffff) plb_emc_0	plb_bus
  (0xffff0000-0xffffffff) plb_bram_if_cntlr_i	plb_bus
Address Map for Processor ppc405_ppcjtag_chain
  (0b0000010000-0b0000010011) ppc405_ppcjtag_chain	
  (0b0000100000-0b0000100011) ppc405_ppcjtag_chain	

Check platform address map ...

Overriding system level properties ...
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 41 - plb_bus (plb_v34) tool is overriding PARAMETER C_PLB_NUM_MASTERS
   value to 3
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 43 - plb_bus (plb_v34) tool is overriding PARAMETER C_PLB_MID_WIDTH
   value to 2
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 44 - plb_bus (plb_v34) tool is overriding PARAMETER C_PLB_AWIDTH value
   to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 45 - plb_bus (plb_v34) tool is overriding PARAMETER C_PLB_DWIDTH value
   to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 49 - plb_bus (plb_v34) tool is overriding PARAMETER C_DCR_AWIDTH value
   to 10
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 50 - plb_bus (plb_v34) tool is overriding PARAMETER C_DCR_DWIDTH value
   to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\modified_plb_ddr
   _controller_v1_00_c\data\modified_plb_ddr_controller_v2_1_0.mpd line 53 -
   plb_ddr_controller_i (modified_plb_ddr_controller) tool is overriding
   PARAMETER C_PLB_NUM_MASTERS value to 3
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\modified_plb_ddr
   _controller_v1_00_c\data\modified_plb_ddr_controller_v2_1_0.mpd line 54 -
   plb_ddr_controller_i (modified_plb_ddr_controller) tool is overriding
   PARAMETER C_PLB_MID_WIDTH value to 2
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\modified_plb_ddr
   _controller_v1_00_c\data\modified_plb_ddr_controller_v2_1_0.mpd line 55 -
   plb_ddr_controller_i (modified_plb_ddr_controller) tool is overriding
   PARAMETER C_PLB_AWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\modified_plb_ddr
   _controller_v1_00_c\data\modified_plb_ddr_controller_v2_1_0.mpd line 56 -
   plb_ddr_controller_i (modified_plb_ddr_controller) tool is overriding
   PARAMETER C_PLB_DWIDTH value to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\data\plb_bram
   _if_cntlr_v2_1_0.mpd line 42 - plb_bram_if_cntlr_i (plb_bram_if_cntlr) tool
   is overriding PARAMETER c_num_masters value to 3
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\data\plb_bram
   _if_cntlr_v2_1_0.mpd line 46 - plb_bram_if_cntlr_i (plb_bram_if_cntlr) tool
   is overriding PARAMETER c_plb_dwidth value to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\data\plb_bram
   _if_cntlr_v2_1_0.mpd line 47 - plb_bram_if_cntlr_i (plb_bram_if_cntlr) tool
   is overriding PARAMETER c_plb_awidth value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\data\plb_bram
   _if_cntlr_v2_1_0.mpd line 49 - plb_bram_if_cntlr_i (plb_bram_if_cntlr) tool
   is overriding PARAMETER c_plb_mid_width value to 2


INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 38 - bram (bram_block) tool is overriding PARAMETER C_PORT_DWIDTH
   value to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 39 - bram (bram_block) tool is overriding PARAMETER C_PORT_AWIDTH
   value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 40 - bram (bram_block) tool is overriding PARAMETER C_NUM_WE
   value to 8
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 48 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_PLB_AWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 49 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_PLB_DWIDTH value to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 50 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_PLB_NUM_MASTERS value to 3
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 51 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_PLB_MID_WIDTH value to 2
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 52 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 53 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 56 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_DCR_AWIDTH value to 10
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 57 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_DCR_DWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 36 - opb_bus (opb_v20) tool is overriding PARAMETER C_OPB_AWIDTH value
   to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 37 - opb_bus (opb_v20) tool is overriding PARAMETER C_OPB_DWIDTH value
   to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 38 - opb_bus (opb_v20) tool is overriding PARAMETER C_NUM_MASTERS value
   to 2
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 39 - opb_bus (opb_v20) tool is overriding PARAMETER C_NUM_SLAVES value
   to 7
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 42 - opb_intc_i (opb_intc) tool is overriding PARAMETER C_OPB_AWIDTH
   value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 43 - opb_intc_i (opb_intc) tool is overriding PARAMETER C_OPB_DWIDTH
   value to 32
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core_v2_1_0.tc
l ...
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 46 - opb_intc_i (opb_intc) tcl is overriding PARAMETER
   C_NUM_INTR_INPUTS value to 21
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core_v2_1_0.tc
l ...
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 47 - opb_intc_i (opb_intc) tcl is overriding PARAMETER C_KIND_OF_INTR
   value to 0b00000000000000000000000001000000
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core_v2_1_0.tc
l ...


INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 48 - opb_intc_i (opb_intc) tcl is overriding PARAMETER C_KIND_OF_EDGE
   value to 0b00000000000000000000000001000000
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core_v2_1_0.tc
l ...
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 49 - opb_intc_i (opb_intc) tcl is overriding PARAMETER C_KIND_OF_LVL
   value to 0b00000000000000000000000000000001
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_uartlite_v1_00_b\data\opb_uartlite_
   v2_1_0.mpd line 37 - RS232_1 (opb_uartlite) tool is overriding PARAMETER
   C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_uartlite_v1_00_b\data\opb_uartlite_
   v2_1_0.mpd line 38 - RS232_1 (opb_uartlite) tool is overriding PARAMETER
   C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\opbslave_ext_bri
   dge_v3_10_a\data\opbslave_ext_bridge_v2_1_0.mpd line 20 -
   opbslave_ext_bridge_i (opbslave_ext_bridge) tool is overriding PARAMETER
   C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\opbslave_ext_bri
   dge_v3_10_a\data\opbslave_ext_bridge_v2_1_0.mpd line 21 -
   opbslave_ext_bridge_i (opbslave_ext_bridge) tool is overriding PARAMETER
   C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\plb_psb_bridge_v
   1_00_a\data\plb_psb_bridge_v2_1_0.mpd line 87 - plb_psb_bridge_i
   (plb_psb_bridge) tool is overriding PARAMETER C_PLB_NUM_MASTERS value to 3
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\plb_psb_bridge_v
   1_00_a\data\plb_psb_bridge_v2_1_0.mpd line 88 - plb_psb_bridge_i
   (plb_psb_bridge) tool is overriding PARAMETER C_PLB_MID_WIDTH value to 2
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\plb_psb_bridge_v
   1_00_a\data\plb_psb_bridge_v2_1_0.mpd line 93 - plb_psb_bridge_i
   (plb_psb_bridge) tool is overriding PARAMETER C_PLB_AWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\plb_psb_bridge_v
   1_00_a\data\plb_psb_bridge_v2_1_0.mpd line 94 - plb_psb_bridge_i
   (plb_psb_bridge) tool is overriding PARAMETER C_PLB_DWIDTH value to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\dcr_v29_v1_00_a\data\dcr_v29_v2_1_0.mpd
   line 38 - dcr_bus (dcr_v29) tool is overriding PARAMETER C_DCR_NUM_SLAVES
   value to 2
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\dcr_v29_v1_00_a\data\dcr_v29_v2_1_0.mpd
   line 39 - dcr_bus (dcr_v29) tool is overriding PARAMETER C_DCR_AWIDTH value
   to 10
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\dcr_v29_v1_00_a\data\dcr_v29_v2_1_0.mpd
   line 40 - dcr_bus (dcr_v29) tool is overriding PARAMETER C_DCR_DWIDTH value
   to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\ms_rst_4regs_v1_
   00_a\data\ms_rst_4regs_v2_1_0.mpd line 31 - ms_rst_4regs_0 (ms_rst_4regs)
   tool is overriding PARAMETER C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\ms_rst_4regs_v1_
   00_a\data\ms_rst_4regs_v2_1_0.mpd line 32 - ms_rst_4regs_0 (ms_rst_4regs)
   tool is overriding PARAMETER C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\opb_slave1_v1_00
   _a\data\opb_slave1_v2_1_0.mpd line 31 - opb_slave1_0 (opb_slave1) tool is
   overriding PARAMETER C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\opb_slave1_v1_00
   _a\data\opb_slave1_v2_1_0.mpd line 32 - opb_slave1_0 (opb_slave1) tool is
   overriding PARAMETER C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_emc_v2_00_a\data\plb_emc_v2_1_0.mpd
   line 38 - plb_emc_0 (plb_emc) tool is overriding PARAMETER C_NUM_MASTERS
   value to 3
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_emc_v2_00_a\data\plb_emc_v2_1_0.mpd
   line 92 - plb_emc_0 (plb_emc) tool is overriding PARAMETER C_PLB_DWIDTH value
   to 64


INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_emc_v2_00_a\data\plb_emc_v2_1_0.mpd
   line 93 - plb_emc_0 (plb_emc) tool is overriding PARAMETER C_PLB_AWIDTH value
   to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_emc_v2_00_a\data\plb_emc_v2_1_0.mpd
   line 96 - plb_emc_0 (plb_emc) tool is overriding PARAMETER C_PLB_MID_WIDTH
   value to 2
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpio_v2_1_0.m
   pd line 38 - opb_gpio_0 (opb_gpio) tool is overriding PARAMETER C_OPB_AWIDTH
   value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpio_v2_1_0.m
   pd line 39 - opb_gpio_0 (opb_gpio) tool is overriding PARAMETER C_OPB_DWIDTH
   value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_timer_v1_00_b\data\opb_timer_v2_1_0
   .mpd line 41 - opb_timer_0 (opb_timer) tool is overriding PARAMETER
   C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_timer_v1_00_b\data\opb_timer_v2_1_0
   .mpd line 42 - opb_timer_0 (opb_timer) tool is overriding PARAMETER
   C_OPB_DWIDTH value to 32

Running system level Update ...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core_v2_1_0.tc
l ...

Check platform configuration ...
INFO:MDT - IPNAME:modified_plb_ddr_controller INSTANCE:plb_ddr_controller_i -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs line 143 -
   An example UCF for this core is available and must be modified for use in the
   system. Please refer to the EDK Getting Started guide for the location of
   this file.
IPNAME:plb_v34 INSTANCE:plb_bus -
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs line 129 - 3
master(s) : 5 slave(s)
IPNAME:opb_v20 INSTANCE:opb_bus -
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs line 205 - 2
master(s) : 7 slave(s)
IPNAME:dcr_v29 INSTANCE:dcr_bus -
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs line 338 - 1
master(s) : 2 slave(s)

Check port drivers...



Performing Clock DRCs...

WARNING:MDT - No Top-level Input clock for the design. 

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The opb_intc_i core has constraints automatically generated by XPS in implementation/opb_intc_i_wrapper/opb_intc_i_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...



Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...

Elaborating instances ...
IPNAME:bram_block INSTANCE:bram -
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs line 178 -
elaborating IP



Writing HDL for elaborated instances ...

Inserting wrapper level ...


Completion time: 7.00 seconds

Constructing platform-level connectivity ...


Completion time: 1.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...



Running XST synthesis ...
INFO:MDT - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized.
IPNAME:clock_reset_block_wrapper INSTANCE:clock_reset_block -
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs line 77 -
Running XST synthesis


IPNAME:ppc405_i_wrapper INSTANCE:ppc405_i -
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs line 94 -
Running XST synthesis


IPNAME:plb_bus_wrapper INSTANCE:plb_bus -
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs line 129 -
Running XST synthesis


IPNAME:plb_ddr_controller_i_wrapper INSTANCE:plb_ddr_controller_i -
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs line 143 -
Running XST synthesis


IPNAME:plb_bram_if_cntlr_i_wrapper INSTANCE:plb_bram_if_cntlr_i -
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs line 169 -
Running XST synthesis


IPNAME:bram_wrapper INSTANCE:bram -
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs line 178 -
Running XST synthesis


IPNAME:plb2opb_bridge_i_wrapper INSTANCE:plb2opb_bridge_i -
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs line 185 -
Running XST synthesis


IPNAME:opb_bus_wrapper INSTANCE:opb_bus -
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs line 205 -
Running XST synthesis


IPNAME:ap1000_interrupt_interface_i_wrapper
INSTANCE:ap1000_interrupt_interface_i -
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs line 215 -
Running XST synthesis


IPNAME:opb_intc_i_wrapper INSTANCE:opb_intc_i -
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs line 251 -
Running XST synthesis


IPNAME:rs232_1_wrapper INSTANCE:rs232_1 -
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs line 262 -
Running XST synthesis


IPNAME:opbslave_ext_bridge_i_wrapper INSTANCE:opbslave_ext_bridge_i -
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs line 278 -
Running XST synthesis


IPNAME:plb_psb_bridge_i_wrapper INSTANCE:plb_psb_bridge_i -
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs line 306 -
Running XST synthesis


IPNAME:dcr_bus_wrapper INSTANCE:dcr_bus -
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs line 338 -
Running XST synthesis


IPNAME:ppc405_ppcjtag_chain_wrapper INSTANCE:ppc405_ppcjtag_chain -
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs line 343 -
Running XST synthesis


IPNAME:jtagppc_0_wrapper INSTANCE:jtagppc_0 -
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs line 349 -
Running XST synthesis


IPNAME:ms_rst_4regs_0_wrapper INSTANCE:ms_rst_4regs_0 -
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs line 356 -
Running XST synthesis


ERROR:Portability:3 - This Xilinx application has run out of memory or has encountered a memory conflict.  Current memory usage is 3139512 kb.  Memory problems may require a simple increase in available system memory, or possibly a fix to the software or a special workaround.  To troubleshoot or remedy the problem, first:  Try increasing your system's RAM.  Alternatively, you may try increasing your system's virtual memory or swap space.  If this does not fix the problem, please try the following:  Search the Answers Database at support.xilinx.com to locate information on this error message.  If neither of the above resources produces an available solution, please use Web Support to open a case with Xilinx Technical Support off of support.xilinx.com.  As it is likely that this may be an unforeseen problem, please be prepared to submit relevant design files if necessary. 


ERROR:MDT - Aborting XST flow execution... 
INFO:MDT - Refer to
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\synthesis\ms_rst_4regs_
   0_wrapper_xst.srp for details


ERROR:MDT - platgen failed with errors!


make: *** [implementation/system.bmm] Error 2




Done!

Xilinx Platform Studio (XPS)
Xilinx EDK 9.1.02 Build EDK_J_SP2.4

Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.

At Local date and time: Mon May 11 16:52:10 2009
 xbash -q -c "cd /cygdrive/c/Baseline_9_Working_Folder/k-rtos-base-profile-task/; /usr/bin/make -f system.make hwclean; exit;" started...

rm -f implementation/system.ngc


/usr/bin/bash: igncr: unknown option name


rm -f platgen.log
rm -f implementation/system.bmm
rm -f implementation/system.bit
rm -f implementation/system.ncd


rm -f implementation/system_bd.bmm 
rm -rf implementation synthesis xst hdl


rm -rf xst.srp system.srp




Done!

At Local date and time: Mon May 11 16:52:17 2009
 xbash -q -c "cd /cygdrive/c/Baseline_9_Working_Folder/k-rtos-base-profile-task/; /usr/bin/make -f system.make bits; exit;" started...

/usr/bin/bash: igncr: unknown option name


****************************************************
Creating system netlist for hardware specification..


****************************************************
platgen -p xc2vp100ff1704-6 -lang vhdl   system.mhs



Release Xilinx EDK 9.1.02 - platgen EDK_J_SP2.4
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.




Command Line: platgen -p xc2vp100ff1704-6 -lang vhdl system.mhs 



Parse system.mhs ...

Read MPD definitions ...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/ppc405_v2_00_c/data/ppc405_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_v34_v1_02_a/data/plb_v34_v2_1_0.tcl
...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_bram_if_cntlr_v1_00_b/data/plb_bram_if
_cntlr_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb2opb_bridge_v1_01_a/data/plb2opb_bridge
_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/opb_intc_v1_00_c/data/opb_intc_v2_1_0.tcl
...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/jtagppc_cntlr_v2_00_a/data/jtagppc_cntlr_v
2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_emc_v2_00_a/data/plb_emc_v2_1_0.tcl
...

Overriding IP level properties ...


INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\modified_plb_ddr
   _controller_v1_00_c\data\modified_plb_ddr_controller_v2_1_0.mpd line 50 -
   plb_ddr_controller_i (modified_plb_ddr_controller) tool is overriding
   PARAMETER C_FAMILY value to virtex2p
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 41 - bram (bram_block) tool is overriding PARAMETER C_FAMILY
   value to virtex2p
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 38 - opb_intc_i (opb_intc) tool is overriding PARAMETER C_FAMILY
   value to virtex2p
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\ppc405_v2_00_c\data\ppc405_v2_1_0.mpd
   line 45 - ppc405_ppcjtag_chain (ppc405) tcl is overriding PARAMETER
   C_ISOCM_DCR_HIGHADDR value to 0b0000010011
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\ppc405_v2_00_c\data\ppc405_v2_1_0.mpd
   line 47 - ppc405_ppcjtag_chain (ppc405) tcl is overriding PARAMETER
   C_DSOCM_DCR_HIGHADDR value to 0b0000100011
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\jtagppc_cntlr_v2_00_a\data\jtagppc_cntl
   r_v2_1_0.mpd line 35 - jtagppc_0 (jtagppc_cntlr) tool is overriding PARAMETER
   C_DEVICE value to 2vp100
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpio_v2_1_0.m
   pd line 40 - opb_gpio_0 (opb_gpio) tool is overriding PARAMETER C_FAMILY
   value to virtex2p
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_timer_v1_00_b\data\opb_timer_v2_1_0
   .mpd line 34 - opb_timer_0 (opb_timer) tool is overriding PARAMETER C_FAMILY
   value to virtex2p

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/bram_if_cntlr_v1_00_b/data/bram_if_cntlr_v
2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/emc_common_v2_00_a/data/emc_common_v2_1_0.
tcl ...


Address Map for Processor ppc405_i
  (0b0000000000-0b0011111111) plb_bus	dcr_bus
  (0b0100000000-0b0111111111) plb2opb_bridge_i	dcr_bus
  (0b1000010000-0b1000010011) ppc405_i	
  (0b1000100000-0b1000100011) ppc405_i	
  (0000000000-0x1fffffff) plb_ddr_controller_i	plb_bus
  (0x29000000-0x29ffffff) opb_gpio_0	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4c000000-0x4c00ffff) RS232_1	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4d000000-0x4dffffff) opb_intc_i	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4f000000-0x4f00ffff) ms_rst_4regs_0	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4ff00000-0x4ff03fff) opb_slave1_0	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4fff0000-0x4fffffff) opb_timer_0	plb_bus->plb2opb_bridge_i->opb_bus
  (0x50000000-0x50ffffff) plb_emc_0	plb_bus
  (0xffff0000-0xffffffff) plb_bram_if_cntlr_i	plb_bus
Address Map for Processor ppc405_ppcjtag_chain
  (0b0000010000-0b0000010011) ppc405_ppcjtag_chain	
  (0b0000100000-0b0000100011) ppc405_ppcjtag_chain	

Check platform address map ...

Overriding system level properties ...
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 41 - plb_bus (plb_v34) tool is overriding PARAMETER C_PLB_NUM_MASTERS
   value to 3
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 43 - plb_bus (plb_v34) tool is overriding PARAMETER C_PLB_MID_WIDTH
   value to 2
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 44 - plb_bus (plb_v34) tool is overriding PARAMETER C_PLB_AWIDTH value
   to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 45 - plb_bus (plb_v34) tool is overriding PARAMETER C_PLB_DWIDTH value
   to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 49 - plb_bus (plb_v34) tool is overriding PARAMETER C_DCR_AWIDTH value
   to 10
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 50 - plb_bus (plb_v34) tool is overriding PARAMETER C_DCR_DWIDTH value
   to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\modified_plb_ddr
   _controller_v1_00_c\data\modified_plb_ddr_controller_v2_1_0.mpd line 53 -
   plb_ddr_controller_i (modified_plb_ddr_controller) tool is overriding
   PARAMETER C_PLB_NUM_MASTERS value to 3
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\modified_plb_ddr
   _controller_v1_00_c\data\modified_plb_ddr_controller_v2_1_0.mpd line 54 -
   plb_ddr_controller_i (modified_plb_ddr_controller) tool is overriding
   PARAMETER C_PLB_MID_WIDTH value to 2
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\modified_plb_ddr
   _controller_v1_00_c\data\modified_plb_ddr_controller_v2_1_0.mpd line 55 -
   plb_ddr_controller_i (modified_plb_ddr_controller) tool is overriding
   PARAMETER C_PLB_AWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\modified_plb_ddr
   _controller_v1_00_c\data\modified_plb_ddr_controller_v2_1_0.mpd line 56 -
   plb_ddr_controller_i (modified_plb_ddr_controller) tool is overriding
   PARAMETER C_PLB_DWIDTH value to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\data\plb_bram
   _if_cntlr_v2_1_0.mpd line 42 - plb_bram_if_cntlr_i (plb_bram_if_cntlr) tool
   is overriding PARAMETER c_num_masters value to 3
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\data\plb_bram
   _if_cntlr_v2_1_0.mpd line 46 - plb_bram_if_cntlr_i (plb_bram_if_cntlr) tool
   is overriding PARAMETER c_plb_dwidth value to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\data\plb_bram
   _if_cntlr_v2_1_0.mpd line 47 - plb_bram_if_cntlr_i (plb_bram_if_cntlr) tool
   is overriding PARAMETER c_plb_awidth value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\data\plb_bram
   _if_cntlr_v2_1_0.mpd line 49 - plb_bram_if_cntlr_i (plb_bram_if_cntlr) tool
   is overriding PARAMETER c_plb_mid_width value to 2


INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 38 - bram (bram_block) tool is overriding PARAMETER C_PORT_DWIDTH
   value to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 39 - bram (bram_block) tool is overriding PARAMETER C_PORT_AWIDTH
   value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 40 - bram (bram_block) tool is overriding PARAMETER C_NUM_WE
   value to 8
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 48 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_PLB_AWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 49 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_PLB_DWIDTH value to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 50 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_PLB_NUM_MASTERS value to 3
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 51 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_PLB_MID_WIDTH value to 2
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 52 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 53 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 56 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_DCR_AWIDTH value to 10
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 57 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_DCR_DWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 36 - opb_bus (opb_v20) tool is overriding PARAMETER C_OPB_AWIDTH value
   to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 37 - opb_bus (opb_v20) tool is overriding PARAMETER C_OPB_DWIDTH value
   to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 38 - opb_bus (opb_v20) tool is overriding PARAMETER C_NUM_MASTERS value
   to 2
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 39 - opb_bus (opb_v20) tool is overriding PARAMETER C_NUM_SLAVES value
   to 7
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 42 - opb_intc_i (opb_intc) tool is overriding PARAMETER C_OPB_AWIDTH
   value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 43 - opb_intc_i (opb_intc) tool is overriding PARAMETER C_OPB_DWIDTH
   value to 32
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core_v2_1_0.tc
l ...
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 46 - opb_intc_i (opb_intc) tcl is overriding PARAMETER
   C_NUM_INTR_INPUTS value to 21
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core_v2_1_0.tc
l ...
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 47 - opb_intc_i (opb_intc) tcl is overriding PARAMETER C_KIND_OF_INTR
   value to 0b00000000000000000000000001000000
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core_v2_1_0.tc
l ...


INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 48 - opb_intc_i (opb_intc) tcl is overriding PARAMETER C_KIND_OF_EDGE
   value to 0b00000000000000000000000001000000
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core_v2_1_0.tc
l ...
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 49 - opb_intc_i (opb_intc) tcl is overriding PARAMETER C_KIND_OF_LVL
   value to 0b00000000000000000000000000000001
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_uartlite_v1_00_b\data\opb_uartlite_
   v2_1_0.mpd line 37 - RS232_1 (opb_uartlite) tool is overriding PARAMETER
   C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_uartlite_v1_00_b\data\opb_uartlite_
   v2_1_0.mpd line 38 - RS232_1 (opb_uartlite) tool is overriding PARAMETER
   C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\opbslave_ext_bri
   dge_v3_10_a\data\opbslave_ext_bridge_v2_1_0.mpd line 20 -
   opbslave_ext_bridge_i (opbslave_ext_bridge) tool is overriding PARAMETER
   C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\opbslave_ext_bri
   dge_v3_10_a\data\opbslave_ext_bridge_v2_1_0.mpd line 21 -
   opbslave_ext_bridge_i (opbslave_ext_bridge) tool is overriding PARAMETER
   C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\plb_psb_bridge_v
   1_00_a\data\plb_psb_bridge_v2_1_0.mpd line 87 - plb_psb_bridge_i
   (plb_psb_bridge) tool is overriding PARAMETER C_PLB_NUM_MASTERS value to 3
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\plb_psb_bridge_v
   1_00_a\data\plb_psb_bridge_v2_1_0.mpd line 88 - plb_psb_bridge_i
   (plb_psb_bridge) tool is overriding PARAMETER C_PLB_MID_WIDTH value to 2
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\plb_psb_bridge_v
   1_00_a\data\plb_psb_bridge_v2_1_0.mpd line 93 - plb_psb_bridge_i
   (plb_psb_bridge) tool is overriding PARAMETER C_PLB_AWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\plb_psb_bridge_v
   1_00_a\data\plb_psb_bridge_v2_1_0.mpd line 94 - plb_psb_bridge_i
   (plb_psb_bridge) tool is overriding PARAMETER C_PLB_DWIDTH value to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\dcr_v29_v1_00_a\data\dcr_v29_v2_1_0.mpd
   line 38 - dcr_bus (dcr_v29) tool is overriding PARAMETER C_DCR_NUM_SLAVES
   value to 2
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\dcr_v29_v1_00_a\data\dcr_v29_v2_1_0.mpd
   line 39 - dcr_bus (dcr_v29) tool is overriding PARAMETER C_DCR_AWIDTH value
   to 10
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\dcr_v29_v1_00_a\data\dcr_v29_v2_1_0.mpd
   line 40 - dcr_bus (dcr_v29) tool is overriding PARAMETER C_DCR_DWIDTH value
   to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\ms_rst_4regs_v1_
   00_a\data\ms_rst_4regs_v2_1_0.mpd line 31 - ms_rst_4regs_0 (ms_rst_4regs)
   tool is overriding PARAMETER C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\ms_rst_4regs_v1_
   00_a\data\ms_rst_4regs_v2_1_0.mpd line 32 - ms_rst_4regs_0 (ms_rst_4regs)
   tool is overriding PARAMETER C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\opb_slave1_v1_00
   _a\data\opb_slave1_v2_1_0.mpd line 31 - opb_slave1_0 (opb_slave1) tool is
   overriding PARAMETER C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\opb_slave1_v1_00
   _a\data\opb_slave1_v2_1_0.mpd line 32 - opb_slave1_0 (opb_slave1) tool is
   overriding PARAMETER C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_emc_v2_00_a\data\plb_emc_v2_1_0.mpd
   line 38 - plb_emc_0 (plb_emc) tool is overriding PARAMETER C_NUM_MASTERS
   value to 3
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_emc_v2_00_a\data\plb_emc_v2_1_0.mpd
   line 92 - plb_emc_0 (plb_emc) tool is overriding PARAMETER C_PLB_DWIDTH value
   to 64


INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_emc_v2_00_a\data\plb_emc_v2_1_0.mpd
   line 93 - plb_emc_0 (plb_emc) tool is overriding PARAMETER C_PLB_AWIDTH value
   to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_emc_v2_00_a\data\plb_emc_v2_1_0.mpd
   line 96 - plb_emc_0 (plb_emc) tool is overriding PARAMETER C_PLB_MID_WIDTH
   value to 2
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpio_v2_1_0.m
   pd line 38 - opb_gpio_0 (opb_gpio) tool is overriding PARAMETER C_OPB_AWIDTH
   value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpio_v2_1_0.m
   pd line 39 - opb_gpio_0 (opb_gpio) tool is overriding PARAMETER C_OPB_DWIDTH
   value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_timer_v1_00_b\data\opb_timer_v2_1_0
   .mpd line 41 - opb_timer_0 (opb_timer) tool is overriding PARAMETER
   C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_timer_v1_00_b\data\opb_timer_v2_1_0
   .mpd line 42 - opb_timer_0 (opb_timer) tool is overriding PARAMETER
   C_OPB_DWIDTH value to 32

Running system level Update ...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core_v2_1_0.tc
l ...

Check platform configuration ...
INFO:MDT - IPNAME:modified_plb_ddr_controller INSTANCE:plb_ddr_controller_i -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs line 143 -
   An example UCF for this core is available and must be modified for use in the
   system. Please refer to the EDK Getting Started guide for the location of
   this file.
IPNAME:plb_v34 INSTANCE:plb_bus -
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs line 129 - 3
master(s) : 5 slave(s)
IPNAME:opb_v20 INSTANCE:opb_bus -
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs line 205 - 2
master(s) : 7 slave(s)
IPNAME:dcr_v29 INSTANCE:dcr_bus -
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs line 338 - 1
master(s) : 2 slave(s)

Check port drivers...



Performing Clock DRCs...

WARNING:MDT - No Top-level Input clock for the design. 

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The opb_intc_i core has constraints automatically generated by XPS in implementation/opb_intc_i_wrapper/opb_intc_i_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...



Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...



Elaborating instances ...
IPNAME:bram_block INSTANCE:bram -
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs line 178 -
elaborating IP



Writing HDL for elaborated instances ...

Inserting wrapper level ...


Completion time: 7.00 seconds

Constructing platform-level connectivity ...


Completion time: 0.00 seconds

Writing (top-level) BMM ...



Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...



Running XST synthesis ...
INFO:MDT - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized.
IPNAME:clock_reset_block_wrapper INSTANCE:clock_reset_block -
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs line 77 -
Running XST synthesis


IPNAME:ppc405_i_wrapper INSTANCE:ppc405_i -
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs line 94 -
Running XST synthesis


IPNAME:plb_bus_wrapper INSTANCE:plb_bus -
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs line 129 -
Running XST synthesis


IPNAME:plb_ddr_controller_i_wrapper INSTANCE:plb_ddr_controller_i -
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs line 143 -
Running XST synthesis


IPNAME:plb_bram_if_cntlr_i_wrapper INSTANCE:plb_bram_if_cntlr_i -
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs line 169 -
Running XST synthesis


IPNAME:bram_wrapper INSTANCE:bram -
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs line 178 -
Running XST synthesis


IPNAME:plb2opb_bridge_i_wrapper INSTANCE:plb2opb_bridge_i -
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs line 185 -
Running XST synthesis


IPNAME:opb_bus_wrapper INSTANCE:opb_bus -
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs line 205 -
Running XST synthesis


IPNAME:ap1000_interrupt_interface_i_wrapper
INSTANCE:ap1000_interrupt_interface_i -
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs line 215 -
Running XST synthesis


IPNAME:opb_intc_i_wrapper INSTANCE:opb_intc_i -
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs line 251 -
Running XST synthesis


IPNAME:rs232_1_wrapper INSTANCE:rs232_1 -
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs line 262 -
Running XST synthesis


IPNAME:opbslave_ext_bridge_i_wrapper INSTANCE:opbslave_ext_bridge_i -
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs line 278 -
Running XST synthesis


IPNAME:plb_psb_bridge_i_wrapper INSTANCE:plb_psb_bridge_i -
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs line 306 -
Running XST synthesis


IPNAME:dcr_bus_wrapper INSTANCE:dcr_bus -
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs line 338 -
Running XST synthesis


IPNAME:ppc405_ppcjtag_chain_wrapper INSTANCE:ppc405_ppcjtag_chain -
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs line 343 -
Running XST synthesis


IPNAME:jtagppc_0_wrapper INSTANCE:jtagppc_0 -
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs line 349 -
Running XST synthesis


IPNAME:ms_rst_4regs_0_wrapper INSTANCE:ms_rst_4regs_0 -
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs line 356 -
Running XST synthesis


ERROR:Portability:3 - This Xilinx application has run out of memory or has encountered a memory conflict.  Current memory usage is 3139512 kb.  Memory problems may require a simple increase in available system memory, or possibly a fix to the software or a special workaround.  To troubleshoot or remedy the problem, first:  Try increasing your system's RAM.  Alternatively, you may try increasing your system's virtual memory or swap space.  If this does not fix the problem, please try the following:  Search the Answers Database at support.xilinx.com to locate information on this error message.  If neither of the above resources produces an available solution, please use Web Support to open a case with Xilinx Technical Support off of support.xilinx.com.  As it is likely that this may be an unforeseen problem, please be prepared to submit relevant design files if necessary. 


ERROR:MDT - Aborting XST flow execution... 
INFO:MDT - Refer to
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\synthesis\ms_rst_4regs_
   0_wrapper_xst.srp for details
ERROR:MDT - platgen failed with errors!


make: *** [implementation/system.bmm] Error 2




Done!

Xilinx Platform Studio (XPS)
Xilinx EDK 9.1.02 Build EDK_J_SP2.4

Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.

At Local date and time: Mon May 11 17:07:41 2009
 xbash -q -c "cd /cygdrive/c/Baseline_9_Working_Folder/k-rtos-base-profile-task/; /usr/bin/make -f system.make hwclean; exit;" started...

rm -f implementation/system.ngc


/usr/bin/bash: igncr: unknown option name


rm -f platgen.log
rm -f implementation/system.bmm


rm -f implementation/system.bit
rm -f implementation/system.ncd
rm -f implementation/system_bd.bmm 
rm -rf implementation synthesis xst hdl


rm -rf xst.srp system.srp




Done!

At Local date and time: Mon May 11 17:07:47 2009
 xbash -q -c "cd /cygdrive/c/Baseline_9_Working_Folder/k-rtos-base-profile-task/; /usr/bin/make -f system.make bits; exit;" started...

/usr/bin/bash: igncr: unknown option name


****************************************************
Creating system netlist for hardware specification..
****************************************************
platgen -p xc2vp100ff1704-6 -lang vhdl   system.mhs



Release Xilinx EDK 9.1.02 - platgen EDK_J_SP2.4
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.




Command Line: platgen -p xc2vp100ff1704-6 -lang vhdl system.mhs 

Parse system.mhs ...

Read MPD definitions ...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/ppc405_v2_00_c/data/ppc405_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_v34_v1_02_a/data/plb_v34_v2_1_0.tcl
...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_bram_if_cntlr_v1_00_b/data/plb_bram_if
_cntlr_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb2opb_bridge_v1_01_a/data/plb2opb_bridge
_v2_1_0.tcl ...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/opb_intc_v1_00_c/data/opb_intc_v2_1_0.tcl
...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/jtagppc_cntlr_v2_00_a/data/jtagppc_cntlr_v
2_1_0.tcl ...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_emc_v2_00_a/data/plb_emc_v2_1_0.tcl
...

Overriding IP level properties ...
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\modified_plb_ddr
   _controller_v1_00_c\data\modified_plb_ddr_controller_v2_1_0.mpd line 50 -
   plb_ddr_controller_i (modified_plb_ddr_controller) tool is overriding
   PARAMETER C_FAMILY value to virtex2p
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 41 - bram (bram_block) tool is overriding PARAMETER C_FAMILY
   value to virtex2p
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 38 - opb_intc_i (opb_intc) tool is overriding PARAMETER C_FAMILY
   value to virtex2p


INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\ppc405_v2_00_c\data\ppc405_v2_1_0.mpd
   line 45 - ppc405_ppcjtag_chain (ppc405) tcl is overriding PARAMETER
   C_ISOCM_DCR_HIGHADDR value to 0b0000010011
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\ppc405_v2_00_c\data\ppc405_v2_1_0.mpd
   line 47 - ppc405_ppcjtag_chain (ppc405) tcl is overriding PARAMETER
   C_DSOCM_DCR_HIGHADDR value to 0b0000100011
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\jtagppc_cntlr_v2_00_a\data\jtagppc_cntl
   r_v2_1_0.mpd line 35 - jtagppc_0 (jtagppc_cntlr) tool is overriding PARAMETER
   C_DEVICE value to 2vp100
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpio_v2_1_0.m
   pd line 40 - opb_gpio_0 (opb_gpio) tool is overriding PARAMETER C_FAMILY
   value to virtex2p
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_timer_v1_00_b\data\opb_timer_v2_1_0
   .mpd line 34 - opb_timer_0 (opb_timer) tool is overriding PARAMETER C_FAMILY
   value to virtex2p

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/bram_if_cntlr_v1_00_b/data/bram_if_cntlr_v
2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/emc_common_v2_00_a/data/emc_common_v2_1_0.
tcl ...


Address Map for Processor ppc405_i
  (0b0000000000-0b0011111111) plb_bus	dcr_bus
  (0b0100000000-0b0111111111) plb2opb_bridge_i	dcr_bus
  (0b1000010000-0b1000010011) ppc405_i	
  (0b1000100000-0b1000100011) ppc405_i	
  (0000000000-0x1fffffff) plb_ddr_controller_i	plb_bus
  (0x29000000-0x29ffffff) opb_gpio_0	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4c000000-0x4c00ffff) RS232_1	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4d000000-0x4dffffff) opb_intc_i	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4f000000-0x4f00ffff) ms_rst_4regs_0	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4ff00000-0x4ff03fff) opb_slave1_0	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4fff0000-0x4fffffff) opb_timer_0	plb_bus->plb2opb_bridge_i->opb_bus
  (0x50000000-0x50ffffff) plb_emc_0	plb_bus
  (0xffff0000-0xffffffff) plb_bram_if_cntlr_i	plb_bus
Address Map for Processor ppc405_ppcjtag_chain
  (0b0000010000-0b0000010011) ppc405_ppcjtag_chain	
  (0b0000100000-0b0000100011) ppc405_ppcjtag_chain	

Check platform address map ...

Overriding system level properties ...
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 41 - plb_bus (plb_v34) tool is overriding PARAMETER C_PLB_NUM_MASTERS
   value to 3
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 43 - plb_bus (plb_v34) tool is overriding PARAMETER C_PLB_MID_WIDTH
   value to 2
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 44 - plb_bus (plb_v34) tool is overriding PARAMETER C_PLB_AWIDTH value
   to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 45 - plb_bus (plb_v34) tool is overriding PARAMETER C_PLB_DWIDTH value
   to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 49 - plb_bus (plb_v34) tool is overriding PARAMETER C_DCR_AWIDTH value
   to 10
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 50 - plb_bus (plb_v34) tool is overriding PARAMETER C_DCR_DWIDTH value
   to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\modified_plb_ddr
   _controller_v1_00_c\data\modified_plb_ddr_controller_v2_1_0.mpd line 53 -
   plb_ddr_controller_i (modified_plb_ddr_controller) tool is overriding
   PARAMETER C_PLB_NUM_MASTERS value to 3
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\modified_plb_ddr
   _controller_v1_00_c\data\modified_plb_ddr_controller_v2_1_0.mpd line 54 -
   plb_ddr_controller_i (modified_plb_ddr_controller) tool is overriding
   PARAMETER C_PLB_MID_WIDTH value to 2
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\modified_plb_ddr
   _controller_v1_00_c\data\modified_plb_ddr_controller_v2_1_0.mpd line 55 -
   plb_ddr_controller_i (modified_plb_ddr_controller) tool is overriding
   PARAMETER C_PLB_AWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\modified_plb_ddr
   _controller_v1_00_c\data\modified_plb_ddr_controller_v2_1_0.mpd line 56 -
   plb_ddr_controller_i (modified_plb_ddr_controller) tool is overriding
   PARAMETER C_PLB_DWIDTH value to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\data\plb_bram
   _if_cntlr_v2_1_0.mpd line 42 - plb_bram_if_cntlr_i (plb_bram_if_cntlr) tool
   is overriding PARAMETER c_num_masters value to 3
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\data\plb_bram
   _if_cntlr_v2_1_0.mpd line 46 - plb_bram_if_cntlr_i (plb_bram_if_cntlr) tool
   is overriding PARAMETER c_plb_dwidth value to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\data\plb_bram
   _if_cntlr_v2_1_0.mpd line 47 - plb_bram_if_cntlr_i (plb_bram_if_cntlr) tool
   is overriding PARAMETER c_plb_awidth value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\data\plb_bram
   _if_cntlr_v2_1_0.mpd line 49 - plb_bram_if_cntlr_i (plb_bram_if_cntlr) tool
   is overriding PARAMETER c_plb_mid_width value to 2


INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 38 - bram (bram_block) tool is overriding PARAMETER C_PORT_DWIDTH
   value to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 39 - bram (bram_block) tool is overriding PARAMETER C_PORT_AWIDTH
   value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 40 - bram (bram_block) tool is overriding PARAMETER C_NUM_WE
   value to 8
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 48 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_PLB_AWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 49 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_PLB_DWIDTH value to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 50 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_PLB_NUM_MASTERS value to 3
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 51 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_PLB_MID_WIDTH value to 2
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 52 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 53 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 56 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_DCR_AWIDTH value to 10
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 57 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_DCR_DWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 36 - opb_bus (opb_v20) tool is overriding PARAMETER C_OPB_AWIDTH value
   to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 37 - opb_bus (opb_v20) tool is overriding PARAMETER C_OPB_DWIDTH value
   to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 38 - opb_bus (opb_v20) tool is overriding PARAMETER C_NUM_MASTERS value
   to 2
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 39 - opb_bus (opb_v20) tool is overriding PARAMETER C_NUM_SLAVES value
   to 7
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 42 - opb_intc_i (opb_intc) tool is overriding PARAMETER C_OPB_AWIDTH
   value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 43 - opb_intc_i (opb_intc) tool is overriding PARAMETER C_OPB_DWIDTH
   value to 32
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core_v2_1_0.tc
l ...
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 46 - opb_intc_i (opb_intc) tcl is overriding PARAMETER
   C_NUM_INTR_INPUTS value to 21
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core_v2_1_0.tc
l ...
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 47 - opb_intc_i (opb_intc) tcl is overriding PARAMETER C_KIND_OF_INTR
   value to 0b00000000000000000000000001000000
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core_v2_1_0.tc
l ...


INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 48 - opb_intc_i (opb_intc) tcl is overriding PARAMETER C_KIND_OF_EDGE
   value to 0b00000000000000000000000001000000
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core_v2_1_0.tc
l ...
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 49 - opb_intc_i (opb_intc) tcl is overriding PARAMETER C_KIND_OF_LVL
   value to 0b00000000000000000000000000000001
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_uartlite_v1_00_b\data\opb_uartlite_
   v2_1_0.mpd line 37 - RS232_1 (opb_uartlite) tool is overriding PARAMETER
   C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_uartlite_v1_00_b\data\opb_uartlite_
   v2_1_0.mpd line 38 - RS232_1 (opb_uartlite) tool is overriding PARAMETER
   C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\opbslave_ext_bri
   dge_v3_10_a\data\opbslave_ext_bridge_v2_1_0.mpd line 20 -
   opbslave_ext_bridge_i (opbslave_ext_bridge) tool is overriding PARAMETER
   C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\opbslave_ext_bri
   dge_v3_10_a\data\opbslave_ext_bridge_v2_1_0.mpd line 21 -
   opbslave_ext_bridge_i (opbslave_ext_bridge) tool is overriding PARAMETER
   C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\plb_psb_bridge_v
   1_00_a\data\plb_psb_bridge_v2_1_0.mpd line 87 - plb_psb_bridge_i
   (plb_psb_bridge) tool is overriding PARAMETER C_PLB_NUM_MASTERS value to 3
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\plb_psb_bridge_v
   1_00_a\data\plb_psb_bridge_v2_1_0.mpd line 88 - plb_psb_bridge_i
   (plb_psb_bridge) tool is overriding PARAMETER C_PLB_MID_WIDTH value to 2
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\plb_psb_bridge_v
   1_00_a\data\plb_psb_bridge_v2_1_0.mpd line 93 - plb_psb_bridge_i
   (plb_psb_bridge) tool is overriding PARAMETER C_PLB_AWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\plb_psb_bridge_v
   1_00_a\data\plb_psb_bridge_v2_1_0.mpd line 94 - plb_psb_bridge_i
   (plb_psb_bridge) tool is overriding PARAMETER C_PLB_DWIDTH value to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\dcr_v29_v1_00_a\data\dcr_v29_v2_1_0.mpd
   line 38 - dcr_bus (dcr_v29) tool is overriding PARAMETER C_DCR_NUM_SLAVES
   value to 2
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\dcr_v29_v1_00_a\data\dcr_v29_v2_1_0.mpd
   line 39 - dcr_bus (dcr_v29) tool is overriding PARAMETER C_DCR_AWIDTH value
   to 10
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\dcr_v29_v1_00_a\data\dcr_v29_v2_1_0.mpd
   line 40 - dcr_bus (dcr_v29) tool is overriding PARAMETER C_DCR_DWIDTH value
   to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\ms_rst_4regs_v1_
   00_a\data\ms_rst_4regs_v2_1_0.mpd line 31 - ms_rst_4regs_0 (ms_rst_4regs)
   tool is overriding PARAMETER C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\ms_rst_4regs_v1_
   00_a\data\ms_rst_4regs_v2_1_0.mpd line 32 - ms_rst_4regs_0 (ms_rst_4regs)
   tool is overriding PARAMETER C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\opb_slave1_v1_00
   _a\data\opb_slave1_v2_1_0.mpd line 31 - opb_slave1_0 (opb_slave1) tool is
   overriding PARAMETER C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\opb_slave1_v1_00
   _a\data\opb_slave1_v2_1_0.mpd line 32 - opb_slave1_0 (opb_slave1) tool is
   overriding PARAMETER C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_emc_v2_00_a\data\plb_emc_v2_1_0.mpd
   line 38 - plb_emc_0 (plb_emc) tool is overriding PARAMETER C_NUM_MASTERS
   value to 3
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_emc_v2_00_a\data\plb_emc_v2_1_0.mpd
   line 92 - plb_emc_0 (plb_emc) tool is overriding PARAMETER C_PLB_DWIDTH value
   to 64


INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_emc_v2_00_a\data\plb_emc_v2_1_0.mpd
   line 93 - plb_emc_0 (plb_emc) tool is overriding PARAMETER C_PLB_AWIDTH value
   to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_emc_v2_00_a\data\plb_emc_v2_1_0.mpd
   line 96 - plb_emc_0 (plb_emc) tool is overriding PARAMETER C_PLB_MID_WIDTH
   value to 2
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpio_v2_1_0.m
   pd line 38 - opb_gpio_0 (opb_gpio) tool is overriding PARAMETER C_OPB_AWIDTH
   value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpio_v2_1_0.m
   pd line 39 - opb_gpio_0 (opb_gpio) tool is overriding PARAMETER C_OPB_DWIDTH
   value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_timer_v1_00_b\data\opb_timer_v2_1_0
   .mpd line 41 - opb_timer_0 (opb_timer) tool is overriding PARAMETER
   C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_timer_v1_00_b\data\opb_timer_v2_1_0
   .mpd line 42 - opb_timer_0 (opb_timer) tool is overriding PARAMETER
   C_OPB_DWIDTH value to 32

Running system level Update ...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core_v2_1_0.tc
l ...

Check platform configuration ...
INFO:MDT - IPNAME:modified_plb_ddr_controller INSTANCE:plb_ddr_controller_i -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs line 143 -
   An example UCF for this core is available and must be modified for use in the
   system. Please refer to the EDK Getting Started guide for the location of
   this file.
IPNAME:plb_v34 INSTANCE:plb_bus -
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs line 129 - 3
master(s) : 5 slave(s)
IPNAME:opb_v20 INSTANCE:opb_bus -
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs line 205 - 2
master(s) : 7 slave(s)
IPNAME:dcr_v29 INSTANCE:dcr_bus -
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs line 338 - 1
master(s) : 2 slave(s)

Check port drivers...



Performing Clock DRCs...

WARNING:MDT - No Top-level Input clock for the design. 

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The opb_intc_i core has constraints automatically generated by XPS in implementation/opb_intc_i_wrapper/opb_intc_i_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...



Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...

Elaborating instances ...
IPNAME:bram_block INSTANCE:bram -
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs line 178 -
elaborating IP



Writing HDL for elaborated instances ...

Inserting wrapper level ...


Completion time: 7.00 seconds

Constructing platform-level connectivity ...


Completion time: 1.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...



Generating synthesis project file ...



Running XST synthesis ...
INFO:MDT - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized.
IPNAME:clock_reset_block_wrapper INSTANCE:clock_reset_block -
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs line 77 -
Running XST synthesis


IPNAME:ppc405_i_wrapper INSTANCE:ppc405_i -
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs line 94 -
Running XST synthesis


IPNAME:plb_bus_wrapper INSTANCE:plb_bus -
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs line 129 -
Running XST synthesis


IPNAME:plb_ddr_controller_i_wrapper INSTANCE:plb_ddr_controller_i -
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs line 143 -
Running XST synthesis


IPNAME:plb_bram_if_cntlr_i_wrapper INSTANCE:plb_bram_if_cntlr_i -
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs line 169 -
Running XST synthesis


IPNAME:bram_wrapper INSTANCE:bram -
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs line 178 -
Running XST synthesis


IPNAME:plb2opb_bridge_i_wrapper INSTANCE:plb2opb_bridge_i -
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs line 185 -
Running XST synthesis


IPNAME:opb_bus_wrapper INSTANCE:opb_bus -
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs line 205 -
Running XST synthesis


IPNAME:ap1000_interrupt_interface_i_wrapper
INSTANCE:ap1000_interrupt_interface_i -
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs line 215 -
Running XST synthesis


IPNAME:opb_intc_i_wrapper INSTANCE:opb_intc_i -
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs line 251 -
Running XST synthesis


IPNAME:rs232_1_wrapper INSTANCE:rs232_1 -
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs line 262 -
Running XST synthesis


IPNAME:opbslave_ext_bridge_i_wrapper INSTANCE:opbslave_ext_bridge_i -
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs line 278 -
Running XST synthesis


IPNAME:plb_psb_bridge_i_wrapper INSTANCE:plb_psb_bridge_i -
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs line 306 -
Running XST synthesis


IPNAME:dcr_bus_wrapper INSTANCE:dcr_bus -
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs line 338 -
Running XST synthesis


IPNAME:ppc405_ppcjtag_chain_wrapper INSTANCE:ppc405_ppcjtag_chain -
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs line 343 -
Running XST synthesis


IPNAME:jtagppc_0_wrapper INSTANCE:jtagppc_0 -
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs line 349 -
Running XST synthesis


IPNAME:ms_rst_4regs_0_wrapper INSTANCE:ms_rst_4regs_0 -
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs line 356 -
Running XST synthesis


ERROR:Portability:3 - This Xilinx application has run out of memory or has encountered a memory conflict.  Current memory usage is 3139512 kb.  Memory problems may require a simple increase in available system memory, or possibly a fix to the software or a special workaround.  To troubleshoot or remedy the problem, first:  Try increasing your system's RAM.  Alternatively, you may try increasing your system's virtual memory or swap space.  If this does not fix the problem, please try the following:  Search the Answers Database at support.xilinx.com to locate information on this error message.  If neither of the above resources produces an available solution, please use Web Support to open a case with Xilinx Technical Support off of support.xilinx.com.  As it is likely that this may be an unforeseen problem, please be prepared to submit relevant design files if necessary. 


ERROR:MDT - Aborting XST flow execution... 
INFO:MDT - Refer to
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\synthesis\ms_rst_4regs_
   0_wrapper_xst.srp for details
ERROR:MDT - platgen failed with errors!


make: *** [implementation/system.bmm] Error 2




Done!

At Local date and time: Mon May 11 17:37:25 2009
 xbash -q -c "cd /cygdrive/c/Baseline_9_Working_Folder/k-rtos-base-profile-task/; /usr/bin/make -f system.make swclean; exit;" started...

/usr/bin/bash: igncr: unknown option name


rm -rf ppc405_i/lib/


rm -rf ppc405_ppcjtag_chain/lib/


rm -f libgen.log
rm -f EX1_OS/executable.elf 







Done!

At Local date and time: Mon May 11 17:37:31 2009
 xbash -q -c "cd /cygdrive/c/Baseline_9_Working_Folder/k-rtos-base-profile-task/; /usr/bin/make -f system.make libs; exit;" started...

/usr/bin/bash: igncr: unknown option name


*********************************************
Creating software libraries...
*********************************************
libgen -mhs system.mhs -p xc2vp100ff1704-6  system.mss


libgen
Xilinx EDK 9.1.02 Build EDK_J_SP2.4
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.



Command Line: libgen -mhs system.mhs -p xc2vp100ff1704-6 system.mss 



Output Directory (-od)		: C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\
Part (-p)			: virtex2p

Software Specification file	: system.mss


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/ppc405_v2_00_c/data/ppc405_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_v34_v1_02_a/data/plb_v34_v2_1_0.tcl
...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_bram_if_cntlr_v1_00_b/data/plb_bram_if
_cntlr_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb2opb_bridge_v1_01_a/data/plb2opb_bridge
_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/opb_intc_v1_00_c/data/opb_intc_v2_1_0.tcl
...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/jtagppc_cntlr_v2_00_a/data/jtagppc_cntlr_v
2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_emc_v2_00_a/data/plb_emc_v2_1_0.tcl
...



Overriding IP level properties ...
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\modified_plb_ddr
   _controller_v1_00_c\data\modified_plb_ddr_controller_v2_1_0.mpd line 50 -
   plb_ddr_controller_i (modified_plb_ddr_controller) tool is overriding
   PARAMETER C_FAMILY value to virtex2p
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 41 - bram (bram_block) tool is overriding PARAMETER C_FAMILY
   value to virtex2p
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 38 - opb_intc_i (opb_intc) tool is overriding PARAMETER C_FAMILY
   value to virtex2p
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\ppc405_v2_00_c\data\ppc405_v2_1_0.mpd
   line 45 - ppc405_ppcjtag_chain (ppc405) tcl is overriding PARAMETER
   C_ISOCM_DCR_HIGHADDR value to 0b0000010011
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\ppc405_v2_00_c\data\ppc405_v2_1_0.mpd
   line 47 - ppc405_ppcjtag_chain (ppc405) tcl is overriding PARAMETER
   C_DSOCM_DCR_HIGHADDR value to 0b0000100011
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\jtagppc_cntlr_v2_00_a\data\jtagppc_cntl
   r_v2_1_0.mpd line 35 - jtagppc_0 (jtagppc_cntlr) tool is overriding PARAMETER
   C_DEVICE value to 2vp100
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpio_v2_1_0.m
   pd line 40 - opb_gpio_0 (opb_gpio) tool is overriding PARAMETER C_FAMILY
   value to virtex2p
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_timer_v1_00_b\data\opb_timer_v2_1_0
   .mpd line 34 - opb_timer_0 (opb_timer) tool is overriding PARAMETER C_FAMILY
   value to virtex2p

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/bram_if_cntlr_v1_00_b/data/bram_if_cntlr_v
2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/emc_common_v2_00_a/data/emc_common_v2_1_0.
tcl ...


Address Map for Processor ppc405_i
  (0b0000000000-0b0011111111) plb_bus	dcr_bus
  (0b0100000000-0b0111111111) plb2opb_bridge_i	dcr_bus
  (0b1000010000-0b1000010011) ppc405_i	
  (0b1000100000-0b1000100011) ppc405_i	
  (0000000000-0x1fffffff) plb_ddr_controller_i	plb_bus
  (0x29000000-0x29ffffff) opb_gpio_0	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4c000000-0x4c00ffff) RS232_1	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4d000000-0x4dffffff) opb_intc_i	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4f000000-0x4f00ffff) ms_rst_4regs_0	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4ff00000-0x4ff03fff) opb_slave1_0	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4fff0000-0x4fffffff) opb_timer_0	plb_bus->plb2opb_bridge_i->opb_bus
  (0x50000000-0x50ffffff) plb_emc_0	plb_bus
  (0xffff0000-0xffffffff) plb_bram_if_cntlr_i	plb_bus
Address Map for Processor ppc405_ppcjtag_chain
  (0b0000010000-0b0000010011) ppc405_ppcjtag_chain	
  (0b0000100000-0b0000100011) ppc405_ppcjtag_chain	

Check platform address map ...

Overriding system level properties ...
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 41 - plb_bus (plb_v34) tool is overriding PARAMETER C_PLB_NUM_MASTERS
   value to 3
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 43 - plb_bus (plb_v34) tool is overriding PARAMETER C_PLB_MID_WIDTH
   value to 2
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 44 - plb_bus (plb_v34) tool is overriding PARAMETER C_PLB_AWIDTH value
   to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 45 - plb_bus (plb_v34) tool is overriding PARAMETER C_PLB_DWIDTH value
   to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 49 - plb_bus (plb_v34) tool is overriding PARAMETER C_DCR_AWIDTH value
   to 10
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 50 - plb_bus (plb_v34) tool is overriding PARAMETER C_DCR_DWIDTH value
   to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\modified_plb_ddr
   _controller_v1_00_c\data\modified_plb_ddr_controller_v2_1_0.mpd line 53 -
   plb_ddr_controller_i (modified_plb_ddr_controller) tool is overriding
   PARAMETER C_PLB_NUM_MASTERS value to 3
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\modified_plb_ddr
   _controller_v1_00_c\data\modified_plb_ddr_controller_v2_1_0.mpd line 54 -
   plb_ddr_controller_i (modified_plb_ddr_controller) tool is overriding
   PARAMETER C_PLB_MID_WIDTH value to 2
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\modified_plb_ddr
   _controller_v1_00_c\data\modified_plb_ddr_controller_v2_1_0.mpd line 55 -
   plb_ddr_controller_i (modified_plb_ddr_controller) tool is overriding
   PARAMETER C_PLB_AWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\modified_plb_ddr
   _controller_v1_00_c\data\modified_plb_ddr_controller_v2_1_0.mpd line 56 -
   plb_ddr_controller_i (modified_plb_ddr_controller) tool is overriding
   PARAMETER C_PLB_DWIDTH value to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\data\plb_bram
   _if_cntlr_v2_1_0.mpd line 42 - plb_bram_if_cntlr_i (plb_bram_if_cntlr) tool
   is overriding PARAMETER c_num_masters value to 3
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\data\plb_bram
   _if_cntlr_v2_1_0.mpd line 46 - plb_bram_if_cntlr_i (plb_bram_if_cntlr) tool
   is overriding PARAMETER c_plb_dwidth value to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\data\plb_bram
   _if_cntlr_v2_1_0.mpd line 47 - plb_bram_if_cntlr_i (plb_bram_if_cntlr) tool
   is overriding PARAMETER c_plb_awidth value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\data\plb_bram
   _if_cntlr_v2_1_0.mpd line 49 - plb_bram_if_cntlr_i (plb_bram_if_cntlr) tool
   is overriding PARAMETER c_plb_mid_width value to 2


INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 38 - bram (bram_block) tool is overriding PARAMETER C_PORT_DWIDTH
   value to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 39 - bram (bram_block) tool is overriding PARAMETER C_PORT_AWIDTH
   value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 40 - bram (bram_block) tool is overriding PARAMETER C_NUM_WE
   value to 8
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 48 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_PLB_AWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 49 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_PLB_DWIDTH value to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 50 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_PLB_NUM_MASTERS value to 3
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 51 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_PLB_MID_WIDTH value to 2
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 52 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 53 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 56 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_DCR_AWIDTH value to 10
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 57 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_DCR_DWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 36 - opb_bus (opb_v20) tool is overriding PARAMETER C_OPB_AWIDTH value
   to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 37 - opb_bus (opb_v20) tool is overriding PARAMETER C_OPB_DWIDTH value
   to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 38 - opb_bus (opb_v20) tool is overriding PARAMETER C_NUM_MASTERS value
   to 2
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 39 - opb_bus (opb_v20) tool is overriding PARAMETER C_NUM_SLAVES value
   to 7
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 42 - opb_intc_i (opb_intc) tool is overriding PARAMETER C_OPB_AWIDTH
   value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 43 - opb_intc_i (opb_intc) tool is overriding PARAMETER C_OPB_DWIDTH
   value to 32
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core_v2_1_0.tc
l ...
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 46 - opb_intc_i (opb_intc) tcl is overriding PARAMETER
   C_NUM_INTR_INPUTS value to 21
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core_v2_1_0.tc
l ...
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 47 - opb_intc_i (opb_intc) tcl is overriding PARAMETER C_KIND_OF_INTR
   value to 0b00000000000000000000000001000000
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core_v2_1_0.tc
l ...


INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 48 - opb_intc_i (opb_intc) tcl is overriding PARAMETER C_KIND_OF_EDGE
   value to 0b00000000000000000000000001000000
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core_v2_1_0.tc
l ...
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 49 - opb_intc_i (opb_intc) tcl is overriding PARAMETER C_KIND_OF_LVL
   value to 0b00000000000000000000000000000001
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_uartlite_v1_00_b\data\opb_uartlite_
   v2_1_0.mpd line 37 - RS232_1 (opb_uartlite) tool is overriding PARAMETER
   C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_uartlite_v1_00_b\data\opb_uartlite_
   v2_1_0.mpd line 38 - RS232_1 (opb_uartlite) tool is overriding PARAMETER
   C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\opbslave_ext_bri
   dge_v3_10_a\data\opbslave_ext_bridge_v2_1_0.mpd line 20 -
   opbslave_ext_bridge_i (opbslave_ext_bridge) tool is overriding PARAMETER
   C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\opbslave_ext_bri
   dge_v3_10_a\data\opbslave_ext_bridge_v2_1_0.mpd line 21 -
   opbslave_ext_bridge_i (opbslave_ext_bridge) tool is overriding PARAMETER
   C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\plb_psb_bridge_v
   1_00_a\data\plb_psb_bridge_v2_1_0.mpd line 87 - plb_psb_bridge_i
   (plb_psb_bridge) tool is overriding PARAMETER C_PLB_NUM_MASTERS value to 3
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\plb_psb_bridge_v
   1_00_a\data\plb_psb_bridge_v2_1_0.mpd line 88 - plb_psb_bridge_i
   (plb_psb_bridge) tool is overriding PARAMETER C_PLB_MID_WIDTH value to 2
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\plb_psb_bridge_v
   1_00_a\data\plb_psb_bridge_v2_1_0.mpd line 93 - plb_psb_bridge_i
   (plb_psb_bridge) tool is overriding PARAMETER C_PLB_AWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\plb_psb_bridge_v
   1_00_a\data\plb_psb_bridge_v2_1_0.mpd line 94 - plb_psb_bridge_i
   (plb_psb_bridge) tool is overriding PARAMETER C_PLB_DWIDTH value to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\dcr_v29_v1_00_a\data\dcr_v29_v2_1_0.mpd
   line 38 - dcr_bus (dcr_v29) tool is overriding PARAMETER C_DCR_NUM_SLAVES
   value to 2
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\dcr_v29_v1_00_a\data\dcr_v29_v2_1_0.mpd
   line 39 - dcr_bus (dcr_v29) tool is overriding PARAMETER C_DCR_AWIDTH value
   to 10
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\dcr_v29_v1_00_a\data\dcr_v29_v2_1_0.mpd
   line 40 - dcr_bus (dcr_v29) tool is overriding PARAMETER C_DCR_DWIDTH value
   to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\ms_rst_4regs_v1_
   00_a\data\ms_rst_4regs_v2_1_0.mpd line 31 - ms_rst_4regs_0 (ms_rst_4regs)
   tool is overriding PARAMETER C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\ms_rst_4regs_v1_
   00_a\data\ms_rst_4regs_v2_1_0.mpd line 32 - ms_rst_4regs_0 (ms_rst_4regs)
   tool is overriding PARAMETER C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\opb_slave1_v1_00
   _a\data\opb_slave1_v2_1_0.mpd line 31 - opb_slave1_0 (opb_slave1) tool is
   overriding PARAMETER C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\opb_slave1_v1_00
   _a\data\opb_slave1_v2_1_0.mpd line 32 - opb_slave1_0 (opb_slave1) tool is
   overriding PARAMETER C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_emc_v2_00_a\data\plb_emc_v2_1_0.mpd
   line 38 - plb_emc_0 (plb_emc) tool is overriding PARAMETER C_NUM_MASTERS
   value to 3
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_emc_v2_00_a\data\plb_emc_v2_1_0.mpd
   line 92 - plb_emc_0 (plb_emc) tool is overriding PARAMETER C_PLB_DWIDTH value
   to 64


INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_emc_v2_00_a\data\plb_emc_v2_1_0.mpd
   line 93 - plb_emc_0 (plb_emc) tool is overriding PARAMETER C_PLB_AWIDTH value
   to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_emc_v2_00_a\data\plb_emc_v2_1_0.mpd
   line 96 - plb_emc_0 (plb_emc) tool is overriding PARAMETER C_PLB_MID_WIDTH
   value to 2
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpio_v2_1_0.m
   pd line 38 - opb_gpio_0 (opb_gpio) tool is overriding PARAMETER C_OPB_AWIDTH
   value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpio_v2_1_0.m
   pd line 39 - opb_gpio_0 (opb_gpio) tool is overriding PARAMETER C_OPB_DWIDTH
   value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_timer_v1_00_b\data\opb_timer_v2_1_0
   .mpd line 41 - opb_timer_0 (opb_timer) tool is overriding PARAMETER
   C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_timer_v1_00_b\data\opb_timer_v2_1_0
   .mpd line 42 - opb_timer_0 (opb_timer) tool is overriding PARAMETER
   C_OPB_DWIDTH value to 32

Running system level Update ...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core_v2_1_0.tc
l ...

Check platform configuration ...
INFO:MDT - IPNAME:modified_plb_ddr_controller INSTANCE:plb_ddr_controller_i -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs line 143 -
   An example UCF for this core is available and must be modified for use in the
   system. Please refer to the EDK Getting Started guide for the location of
   this file.
IPNAME:plb_v34 INSTANCE:plb_bus -
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs line 129 - 3
master(s) : 5 slave(s)
IPNAME:opb_v20 INSTANCE:opb_bus -
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs line 205 - 2
master(s) : 7 slave(s)
IPNAME:dcr_v29 INSTANCE:dcr_bus -
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs line 338 - 1
master(s) : 2 slave(s)

Check port drivers...



Performing Clock DRCs...

WARNING:MDT - No Top-level Input clock for the design. 


INFO:MDT - The following PARAMETERs of os uCOS-II are ignored as their category
   selection PARAMETER uC-Probe is set to "false" in MSS 
WARNING:MDT - C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mss
   line 20 - Ignoring PARAMETER uC-Probe  ...
WARNING:MDT - C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mss
   line 53 - PARAMETER use_dcr is deprecated !. The parameter USE_DCR for the
   intc driver has been deprecated.  Any reference to this parameter in the MSS
   file will be ignored..
   To avoid seeing this Warning again, please remove PARAMETER use_dcr.
INFO:MDT - List of peripherals addressable from processor instance ppc405_i : 
  - plb_bus
  - plb2opb_bridge_i
  - plb_ddr_controller_i
WARNING:MDT - C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs
   line 143 - No Driver Found for instance plb_ddr_controller_i. To avoid seeing
   this warning, assign the appropriate driver or driver "generic 1.00.a " to
   instance plb_ddr_controller_i

  - plb_bram_if_cntlr_i
WARNING:MDT - C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs
   line 169 - No Driver Found for instance plb_bram_if_cntlr_i. To avoid seeing
   this warning, assign the appropriate driver or driver "generic 1.00.a " to
   instance plb_bram_if_cntlr_i

  - opb_bus
  - opb_gpio_0
  - opb_intc_i
  - RS232_1
  - ms_rst_4regs_0
  - opb_slave1_0
  - opb_timer_0
  - plb_psb_bridge_i
WARNING:MDT - C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs
   line 306 - No Driver Found for instance plb_psb_bridge_i. To avoid seeing
   this warning, assign the appropriate driver or driver "generic 1.00.a " to
   instance plb_psb_bridge_i

  - plb_emc_0
INFO:MDT - List of peripherals addressable from processor instance
   ppc405_ppcjtag_chain : 

Building Directory Structure for ppc405_i



Generating platform libraries and device drivers ...

Running CopyFiles ...

Copying files for os uCOS-II_v2_86_a from
C:\edk_user_repository\Micrium\bsp\uCOS-II_v2_86_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\uCOS-II_v2
_86_a\ ...



Copying files for driver plbarb_v1_01_a from
C:\EDK\sw\XilinxProcessorIPLib\drivers\plbarb_v1_01_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\plbarb_v1_
01_a\ ...



Copying files for driver plb2opb_v1_00_a from
C:\EDK\sw\XilinxProcessorIPLib\drivers\plb2opb_v1_00_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\plb2opb_v1
_00_a\ ...



Copying files for driver opbarb_v1_02_a from
C:\EDK\sw\XilinxProcessorIPLib\drivers\opbarb_v1_02_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\opbarb_v1_
02_a\ ...



Copying files for driver gpio_v2_01_a from
C:\EDK\sw\XilinxProcessorIPLib\drivers\gpio_v2_01_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\gpio_v2_01
_a\ ...



Copying files for driver intc_v1_00_c from
C:\EDK\sw\XilinxProcessorIPLib\drivers\intc_v1_00_c\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\intc_v1_00
_c\ ...



Copying files for driver uartlite_v1_01_a from
C:\EDK\sw\XilinxProcessorIPLib\drivers\uartlite_v1_01_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\uartlite_v
1_01_a\ ...



Copying files for driver ms_rst_4regs_v1_00_a from
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\drivers\ms_rst_4regs_v1_00
_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\ms_rst_4re
gs_v1_00_a\ ...



Copying files for driver opb_slave1_v1_00_a from
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\drivers\opb_slave1_v1_00_a
\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\opb_slave1
_v1_00_a\ ...



Copying files for driver tmrctr_v1_00_b from
C:\EDK\sw\XilinxProcessorIPLib\drivers\tmrctr_v1_00_b\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\tmrctr_v1_
00_b\ ...



Copying files for driver cpu_ppc405_v1_00_a from
C:\EDK\sw\XilinxProcessorIPLib\drivers\cpu_ppc405_v1_00_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\cpu_ppc405
_v1_00_a\ ...



Running DRCs for OSes, Drivers and Libraries ... 
uC/OS-II DRC ...



Running generate for OS'es, Drivers and Libraries ... 



Running post_generate for OS'es, Drivers and Libraries ... 



Running make for Drivers and Libraries ... 

Configuring make for target include using:

make -s include "COMPILER=powerpc-eabi-gcc" "ARCHIVER=powerpc-eabi-ar"
"COMPILER_FLAGS= -O2 -c" "EXTRA_COMPILER_FLAGS=-g" 



Configuring make for target libs using:

make -s libs "COMPILER=powerpc-eabi-gcc" "ARCHIVER=powerpc-eabi-ar"
"COMPILER_FLAGS= -O2 -c" "EXTRA_COMPILER_FLAGS=-g" 
Compiling common


powerpc-eabi-ar: creating ../../../lib/libxil.a


Compiling ipif


Compiling bsp


Compiling plb_arbiter


Compiling plb_to_opb


Compiling opbarb


Compiling gpio


Compiling intc


Compiling uartlite


Compiling ms_rst_4regs


Compiling opb_slave1


Compiling tmrctr


Compiling cpu_ppc405



Libraries generated in
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\lib\ directory

Running execs_generate for OS'es, Drivers and Libraries ... 

Building Directory Structure for ppc405_ppcjtag_chain



Generating platform libraries and device drivers ...

Running CopyFiles ...

Copying files for os standalone_v1_00_a from
C:\EDK\sw\lib\bsp\standalone_v1_00_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_ppcjtag_chain\libsr
c\standalone_v1_00_a\ ...



Copying files for driver cpu_ppc405_v1_00_a from
C:\EDK\sw\XilinxProcessorIPLib\drivers\cpu_ppc405_v1_00_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_ppcjtag_chain\libsr
c\cpu_ppc405_v1_00_a\ ...



Running DRCs for OSes, Drivers and Libraries ... 

Running generate for OS'es, Drivers and Libraries ... 



Running post_generate for OS'es, Drivers and Libraries ... 

Running make for Drivers and Libraries ... 

Configuring make for target include using:

make -s include "COMPILER=powerpc-eabi-gcc" "ARCHIVER=powerpc-eabi-ar"
"COMPILER_FLAGS= -O2 -c" "EXTRA_COMPILER_FLAGS=-g" 



Configuring make for target libs using:

make -s libs "COMPILER=powerpc-eabi-gcc" "ARCHIVER=powerpc-eabi-ar"
"COMPILER_FLAGS= -O2 -c" "EXTRA_COMPILER_FLAGS=-g" 


Compiling common


powerpc-eabi-ar: creating ../../../lib/libxil.a


Compiling bsp


Compiling cpu_ppc405



Libraries generated in
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_ppcjtag_chain\lib\
directory

Running execs_generate for OS'es, Drivers and Libraries ... 

LibGen Done. 




Done!

At Local date and time: Mon May 11 17:38:02 2009
 xbash -q -c "cd /cygdrive/c/Baseline_9_Working_Folder/k-rtos-base-profile-task/; /usr/bin/make -f system.make program; exit;" started...

/usr/bin/bash: igncr: unknown option name


powerpc-eabi-gcc -O2 C:/Micrium/SOFTWARE/EvalBoards/Amirix/AP1000/GNU/EX1_OS/app.c  -o EX1_OS/executable.elf \
      -g    -I./ppc405_i/include/  -L./ppc405_i/lib/  \
  


powerpc-eabi-size EX1_OS/executable.elf 


   text	   data	    bss	    dec	    hex	filename
  35750	    508	  12000	  48258	   bc82	EX1_OS/executable.elf





Done!

At Local date and time: Mon May 11 17:38:10 2009
 xbash -q -c "cd /cygdrive/c/Baseline_9_Working_Folder/k-rtos-base-profile-task/; /usr/bin/make -f system.make hwclean; exit;" started...

/usr/bin/bash: igncr: unknown option name


rm -f implementation/system.ngc
rm -f platgen.log
rm -f implementation/system.bmm
rm -f implementation/system.bit
rm -f implementation/system.ncd
rm -f implementation/system_bd.bmm 
rm -rf implementation synthesis xst hdl


rm -rf xst.srp system.srp




Done!

At Local date and time: Mon May 11 17:38:16 2009
 xbash -q -c "cd /cygdrive/c/Baseline_9_Working_Folder/k-rtos-base-profile-task/; /usr/bin/make -f system.make bits; exit;" started...

/usr/bin/bash: igncr: unknown option name


****************************************************
Creating system netlist for hardware specification..
****************************************************
platgen -p xc2vp100ff1704-6 -lang vhdl   system.mhs



Release Xilinx EDK 9.1.02 - platgen EDK_J_SP2.4
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.




Command Line: platgen -p xc2vp100ff1704-6 -lang vhdl system.mhs 



Parse system.mhs ...

Read MPD definitions ...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/ppc405_v2_00_c/data/ppc405_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_v34_v1_02_a/data/plb_v34_v2_1_0.tcl
...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_bram_if_cntlr_v1_00_b/data/plb_bram_if
_cntlr_v2_1_0.tcl ...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb2opb_bridge_v1_01_a/data/plb2opb_bridge
_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/opb_intc_v1_00_c/data/opb_intc_v2_1_0.tcl
...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/jtagppc_cntlr_v2_00_a/data/jtagppc_cntlr_v
2_1_0.tcl ...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_emc_v2_00_a/data/plb_emc_v2_1_0.tcl
...

Overriding IP level properties ...
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\modified_plb_ddr
   _controller_v1_00_c\data\modified_plb_ddr_controller_v2_1_0.mpd line 50 -
   plb_ddr_controller_i (modified_plb_ddr_controller) tool is overriding
   PARAMETER C_FAMILY value to virtex2p
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 41 - bram (bram_block) tool is overriding PARAMETER C_FAMILY
   value to virtex2p


INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 38 - opb_intc_i (opb_intc) tool is overriding PARAMETER C_FAMILY
   value to virtex2p
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\ppc405_v2_00_c\data\ppc405_v2_1_0.mpd
   line 45 - ppc405_ppcjtag_chain (ppc405) tcl is overriding PARAMETER
   C_ISOCM_DCR_HIGHADDR value to 0b0000010011
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\ppc405_v2_00_c\data\ppc405_v2_1_0.mpd
   line 47 - ppc405_ppcjtag_chain (ppc405) tcl is overriding PARAMETER
   C_DSOCM_DCR_HIGHADDR value to 0b0000100011
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\jtagppc_cntlr_v2_00_a\data\jtagppc_cntl
   r_v2_1_0.mpd line 35 - jtagppc_0 (jtagppc_cntlr) tool is overriding PARAMETER
   C_DEVICE value to 2vp100
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpio_v2_1_0.m
   pd line 40 - opb_gpio_0 (opb_gpio) tool is overriding PARAMETER C_FAMILY
   value to virtex2p
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_timer_v1_00_b\data\opb_timer_v2_1_0
   .mpd line 34 - opb_timer_0 (opb_timer) tool is overriding PARAMETER C_FAMILY
   value to virtex2p

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/bram_if_cntlr_v1_00_b/data/bram_if_cntlr_v
2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/emc_common_v2_00_a/data/emc_common_v2_1_0.
tcl ...


Address Map for Processor ppc405_i
  (0b0000000000-0b0011111111) plb_bus	dcr_bus
  (0b0100000000-0b0111111111) plb2opb_bridge_i	dcr_bus
  (0b1000010000-0b1000010011) ppc405_i	
  (0b1000100000-0b1000100011) ppc405_i	
  (0000000000-0x1fffffff) plb_ddr_controller_i	plb_bus
  (0x29000000-0x29ffffff) opb_gpio_0	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4c000000-0x4c00ffff) RS232_1	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4d000000-0x4dffffff) opb_intc_i	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4f000000-0x4f00ffff) ms_rst_4regs_0	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4ff00000-0x4ff03fff) opb_slave1_0	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4fff0000-0x4fffffff) opb_timer_0	plb_bus->plb2opb_bridge_i->opb_bus
  (0x50000000-0x50ffffff) plb_emc_0	plb_bus
  (0xffff0000-0xffffffff) plb_bram_if_cntlr_i	plb_bus
Address Map for Processor ppc405_ppcjtag_chain
  (0b0000010000-0b0000010011) ppc405_ppcjtag_chain	
  (0b0000100000-0b0000100011) ppc405_ppcjtag_chain	

Check platform address map ...

Overriding system level properties ...
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 41 - plb_bus (plb_v34) tool is overriding PARAMETER C_PLB_NUM_MASTERS
   value to 3
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 43 - plb_bus (plb_v34) tool is overriding PARAMETER C_PLB_MID_WIDTH
   value to 2
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 44 - plb_bus (plb_v34) tool is overriding PARAMETER C_PLB_AWIDTH value
   to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 45 - plb_bus (plb_v34) tool is overriding PARAMETER C_PLB_DWIDTH value
   to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 49 - plb_bus (plb_v34) tool is overriding PARAMETER C_DCR_AWIDTH value
   to 10
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 50 - plb_bus (plb_v34) tool is overriding PARAMETER C_DCR_DWIDTH value
   to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\modified_plb_ddr
   _controller_v1_00_c\data\modified_plb_ddr_controller_v2_1_0.mpd line 53 -
   plb_ddr_controller_i (modified_plb_ddr_controller) tool is overriding
   PARAMETER C_PLB_NUM_MASTERS value to 3
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\modified_plb_ddr
   _controller_v1_00_c\data\modified_plb_ddr_controller_v2_1_0.mpd line 54 -
   plb_ddr_controller_i (modified_plb_ddr_controller) tool is overriding
   PARAMETER C_PLB_MID_WIDTH value to 2
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\modified_plb_ddr
   _controller_v1_00_c\data\modified_plb_ddr_controller_v2_1_0.mpd line 55 -
   plb_ddr_controller_i (modified_plb_ddr_controller) tool is overriding
   PARAMETER C_PLB_AWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\modified_plb_ddr
   _controller_v1_00_c\data\modified_plb_ddr_controller_v2_1_0.mpd line 56 -
   plb_ddr_controller_i (modified_plb_ddr_controller) tool is overriding
   PARAMETER C_PLB_DWIDTH value to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\data\plb_bram
   _if_cntlr_v2_1_0.mpd line 42 - plb_bram_if_cntlr_i (plb_bram_if_cntlr) tool
   is overriding PARAMETER c_num_masters value to 3
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\data\plb_bram
   _if_cntlr_v2_1_0.mpd line 46 - plb_bram_if_cntlr_i (plb_bram_if_cntlr) tool
   is overriding PARAMETER c_plb_dwidth value to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\data\plb_bram
   _if_cntlr_v2_1_0.mpd line 47 - plb_bram_if_cntlr_i (plb_bram_if_cntlr) tool
   is overriding PARAMETER c_plb_awidth value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\data\plb_bram
   _if_cntlr_v2_1_0.mpd line 49 - plb_bram_if_cntlr_i (plb_bram_if_cntlr) tool
   is overriding PARAMETER c_plb_mid_width value to 2


INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 38 - bram (bram_block) tool is overriding PARAMETER C_PORT_DWIDTH
   value to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 39 - bram (bram_block) tool is overriding PARAMETER C_PORT_AWIDTH
   value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 40 - bram (bram_block) tool is overriding PARAMETER C_NUM_WE
   value to 8
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 48 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_PLB_AWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 49 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_PLB_DWIDTH value to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 50 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_PLB_NUM_MASTERS value to 3
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 51 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_PLB_MID_WIDTH value to 2
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 52 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 53 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 56 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_DCR_AWIDTH value to 10
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 57 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_DCR_DWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 36 - opb_bus (opb_v20) tool is overriding PARAMETER C_OPB_AWIDTH value
   to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 37 - opb_bus (opb_v20) tool is overriding PARAMETER C_OPB_DWIDTH value
   to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 38 - opb_bus (opb_v20) tool is overriding PARAMETER C_NUM_MASTERS value
   to 2
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 39 - opb_bus (opb_v20) tool is overriding PARAMETER C_NUM_SLAVES value
   to 7
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 42 - opb_intc_i (opb_intc) tool is overriding PARAMETER C_OPB_AWIDTH
   value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 43 - opb_intc_i (opb_intc) tool is overriding PARAMETER C_OPB_DWIDTH
   value to 32
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core_v2_1_0.tc
l ...
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 46 - opb_intc_i (opb_intc) tcl is overriding PARAMETER
   C_NUM_INTR_INPUTS value to 21
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core_v2_1_0.tc
l ...
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 47 - opb_intc_i (opb_intc) tcl is overriding PARAMETER C_KIND_OF_INTR
   value to 0b00000000000000000000000001000000
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core_v2_1_0.tc
l ...


INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 48 - opb_intc_i (opb_intc) tcl is overriding PARAMETER C_KIND_OF_EDGE
   value to 0b00000000000000000000000001000000
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core_v2_1_0.tc
l ...
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 49 - opb_intc_i (opb_intc) tcl is overriding PARAMETER C_KIND_OF_LVL
   value to 0b00000000000000000000000000000001
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_uartlite_v1_00_b\data\opb_uartlite_
   v2_1_0.mpd line 37 - RS232_1 (opb_uartlite) tool is overriding PARAMETER
   C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_uartlite_v1_00_b\data\opb_uartlite_
   v2_1_0.mpd line 38 - RS232_1 (opb_uartlite) tool is overriding PARAMETER
   C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\opbslave_ext_bri
   dge_v3_10_a\data\opbslave_ext_bridge_v2_1_0.mpd line 20 -
   opbslave_ext_bridge_i (opbslave_ext_bridge) tool is overriding PARAMETER
   C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\opbslave_ext_bri
   dge_v3_10_a\data\opbslave_ext_bridge_v2_1_0.mpd line 21 -
   opbslave_ext_bridge_i (opbslave_ext_bridge) tool is overriding PARAMETER
   C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\plb_psb_bridge_v
   1_00_a\data\plb_psb_bridge_v2_1_0.mpd line 87 - plb_psb_bridge_i
   (plb_psb_bridge) tool is overriding PARAMETER C_PLB_NUM_MASTERS value to 3
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\plb_psb_bridge_v
   1_00_a\data\plb_psb_bridge_v2_1_0.mpd line 88 - plb_psb_bridge_i
   (plb_psb_bridge) tool is overriding PARAMETER C_PLB_MID_WIDTH value to 2
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\plb_psb_bridge_v
   1_00_a\data\plb_psb_bridge_v2_1_0.mpd line 93 - plb_psb_bridge_i
   (plb_psb_bridge) tool is overriding PARAMETER C_PLB_AWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\plb_psb_bridge_v
   1_00_a\data\plb_psb_bridge_v2_1_0.mpd line 94 - plb_psb_bridge_i
   (plb_psb_bridge) tool is overriding PARAMETER C_PLB_DWIDTH value to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\dcr_v29_v1_00_a\data\dcr_v29_v2_1_0.mpd
   line 38 - dcr_bus (dcr_v29) tool is overriding PARAMETER C_DCR_NUM_SLAVES
   value to 2
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\dcr_v29_v1_00_a\data\dcr_v29_v2_1_0.mpd
   line 39 - dcr_bus (dcr_v29) tool is overriding PARAMETER C_DCR_AWIDTH value
   to 10
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\dcr_v29_v1_00_a\data\dcr_v29_v2_1_0.mpd
   line 40 - dcr_bus (dcr_v29) tool is overriding PARAMETER C_DCR_DWIDTH value
   to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\ms_rst_4regs_v1_
   00_a\data\ms_rst_4regs_v2_1_0.mpd line 31 - ms_rst_4regs_0 (ms_rst_4regs)
   tool is overriding PARAMETER C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\ms_rst_4regs_v1_
   00_a\data\ms_rst_4regs_v2_1_0.mpd line 32 - ms_rst_4regs_0 (ms_rst_4regs)
   tool is overriding PARAMETER C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\opb_slave1_v1_00
   _a\data\opb_slave1_v2_1_0.mpd line 31 - opb_slave1_0 (opb_slave1) tool is
   overriding PARAMETER C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\opb_slave1_v1_00
   _a\data\opb_slave1_v2_1_0.mpd line 32 - opb_slave1_0 (opb_slave1) tool is
   overriding PARAMETER C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_emc_v2_00_a\data\plb_emc_v2_1_0.mpd
   line 38 - plb_emc_0 (plb_emc) tool is overriding PARAMETER C_NUM_MASTERS
   value to 3
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_emc_v2_00_a\data\plb_emc_v2_1_0.mpd
   line 92 - plb_emc_0 (plb_emc) tool is overriding PARAMETER C_PLB_DWIDTH value
   to 64


INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_emc_v2_00_a\data\plb_emc_v2_1_0.mpd
   line 93 - plb_emc_0 (plb_emc) tool is overriding PARAMETER C_PLB_AWIDTH value
   to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_emc_v2_00_a\data\plb_emc_v2_1_0.mpd
   line 96 - plb_emc_0 (plb_emc) tool is overriding PARAMETER C_PLB_MID_WIDTH
   value to 2
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpio_v2_1_0.m
   pd line 38 - opb_gpio_0 (opb_gpio) tool is overriding PARAMETER C_OPB_AWIDTH
   value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpio_v2_1_0.m
   pd line 39 - opb_gpio_0 (opb_gpio) tool is overriding PARAMETER C_OPB_DWIDTH
   value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_timer_v1_00_b\data\opb_timer_v2_1_0
   .mpd line 41 - opb_timer_0 (opb_timer) tool is overriding PARAMETER
   C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_timer_v1_00_b\data\opb_timer_v2_1_0
   .mpd line 42 - opb_timer_0 (opb_timer) tool is overriding PARAMETER
   C_OPB_DWIDTH value to 32

Running system level Update ...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core_v2_1_0.tc
l ...

Check platform configuration ...
INFO:MDT - IPNAME:modified_plb_ddr_controller INSTANCE:plb_ddr_controller_i -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs line 143 -
   An example UCF for this core is available and must be modified for use in the
   system. Please refer to the EDK Getting Started guide for the location of
   this file.
IPNAME:plb_v34 INSTANCE:plb_bus -
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs line 129 - 3
master(s) : 5 slave(s)
IPNAME:opb_v20 INSTANCE:opb_bus -
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs line 205 - 2
master(s) : 7 slave(s)
IPNAME:dcr_v29 INSTANCE:dcr_bus -
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs line 338 - 1
master(s) : 2 slave(s)

Check port drivers...



Performing Clock DRCs...

WARNING:MDT - No Top-level Input clock for the design. 

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The opb_intc_i core has constraints automatically generated by XPS in implementation/opb_intc_i_wrapper/opb_intc_i_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...



Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...

Elaborating instances ...
IPNAME:bram_block INSTANCE:bram -
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs line 178 -
elaborating IP



Writing HDL for elaborated instances ...

Inserting wrapper level ...


Completion time: 7.00 seconds

Constructing platform-level connectivity ...


Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...



Generating synthesis project file ...



Running XST synthesis ...
INFO:MDT - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized.
IPNAME:clock_reset_block_wrapper INSTANCE:clock_reset_block -
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs line 77 -
Running XST synthesis


IPNAME:ppc405_i_wrapper INSTANCE:ppc405_i -
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs line 94 -
Running XST synthesis


IPNAME:plb_bus_wrapper INSTANCE:plb_bus -
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs line 129 -
Running XST synthesis


IPNAME:plb_ddr_controller_i_wrapper INSTANCE:plb_ddr_controller_i -
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs line 143 -
Running XST synthesis


IPNAME:plb_bram_if_cntlr_i_wrapper INSTANCE:plb_bram_if_cntlr_i -
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs line 169 -
Running XST synthesis


IPNAME:bram_wrapper INSTANCE:bram -
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs line 178 -
Running XST synthesis


IPNAME:plb2opb_bridge_i_wrapper INSTANCE:plb2opb_bridge_i -
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs line 185 -
Running XST synthesis


IPNAME:opb_bus_wrapper INSTANCE:opb_bus -
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs line 205 -
Running XST synthesis


IPNAME:ap1000_interrupt_interface_i_wrapper
INSTANCE:ap1000_interrupt_interface_i -
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs line 215 -
Running XST synthesis


IPNAME:opb_intc_i_wrapper INSTANCE:opb_intc_i -
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs line 251 -
Running XST synthesis


IPNAME:rs232_1_wrapper INSTANCE:rs232_1 -
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs line 262 -
Running XST synthesis


IPNAME:opbslave_ext_bridge_i_wrapper INSTANCE:opbslave_ext_bridge_i -
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs line 278 -
Running XST synthesis


IPNAME:plb_psb_bridge_i_wrapper INSTANCE:plb_psb_bridge_i -
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs line 306 -
Running XST synthesis


IPNAME:dcr_bus_wrapper INSTANCE:dcr_bus -
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs line 338 -
Running XST synthesis


IPNAME:ppc405_ppcjtag_chain_wrapper INSTANCE:ppc405_ppcjtag_chain -
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs line 343 -
Running XST synthesis


IPNAME:jtagppc_0_wrapper INSTANCE:jtagppc_0 -
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs line 349 -
Running XST synthesis


IPNAME:ms_rst_4regs_0_wrapper INSTANCE:ms_rst_4regs_0 -
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs line 356 -
Running XST synthesis


ERROR:Portability:3 - This Xilinx application has run out of memory or has encountered a memory conflict.  Current memory usage is 3139512 kb.  Memory problems may require a simple increase in available system memory, or possibly a fix to the software or a special workaround.  To troubleshoot or remedy the problem, first:  Try increasing your system's RAM.  Alternatively, you may try increasing your system's virtual memory or swap space.  If this does not fix the problem, please try the following:  Search the Answers Database at support.xilinx.com to locate information on this error message.  If neither of the above resources produces an available solution, please use Web Support to open a case with Xilinx Technical Support off of support.xilinx.com.  As it is likely that this may be an unforeseen problem, please be prepared to submit relevant design files if necessary. 


ERROR:MDT - Aborting XST flow execution... 
INFO:MDT - Refer to
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\synthesis\ms_rst_4regs_
   0_wrapper_xst.srp for details


ERROR:MDT - platgen failed with errors!


make: *** [implementation/system.bmm] Error 2




Done!

Xilinx Platform Studio (XPS)
Xilinx EDK 9.1.02 Build EDK_J_SP2.4

Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.

At Local date and time: Tue May 12 10:00:54 2009
 xbash -q -c "cd /cygdrive/c/Baseline_9_Working_Folder/k-rtos-base-profile-task/; /usr/bin/make -f system.make swclean; exit;" started...

rm -rf ppc405_i/lib/


/usr/bin/bash: igncr: unknown option name


rm -rf ppc405_ppcjtag_chain/lib/
rm -f libgen.log


rm -f EX1_OS/executable.elf 





Done!

At Local date and time: Tue May 12 10:01:06 2009
 xbash -q -c "cd /cygdrive/c/Baseline_9_Working_Folder/k-rtos-base-profile-task/; /usr/bin/make -f system.make libs; exit;" started...

*********************************************
Creating software libraries...
*********************************************
libgen -mhs system.mhs -p xc2vp100ff1704-6  system.mss


/usr/bin/bash: igncr: unknown option name


libgen
Xilinx EDK 9.1.02 Build EDK_J_SP2.4
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.

Command Line: libgen -mhs system.mhs -p xc2vp100ff1704-6 system.mss 



Output Directory (-od)		: C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\
Part (-p)			: virtex2p

Software Specification file	: system.mss


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/ppc405_v2_00_c/data/ppc405_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_v34_v1_02_a/data/plb_v34_v2_1_0.tcl
...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_bram_if_cntlr_v1_00_b/data/plb_bram_if
_cntlr_v2_1_0.tcl ...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb2opb_bridge_v1_01_a/data/plb2opb_bridge
_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/opb_intc_v1_00_c/data/opb_intc_v2_1_0.tcl
...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/jtagppc_cntlr_v2_00_a/data/jtagppc_cntlr_v
2_1_0.tcl ...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_emc_v2_00_a/data/plb_emc_v2_1_0.tcl
...

Overriding IP level properties ...
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\modified_plb_ddr
   _controller_v1_00_c\data\modified_plb_ddr_controller_v2_1_0.mpd line 50 -
   plb_ddr_controller_i (modified_plb_ddr_controller) tool is overriding
   PARAMETER C_FAMILY value to virtex2p
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 41 - bram (bram_block) tool is overriding PARAMETER C_FAMILY
   value to virtex2p
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 38 - opb_intc_i (opb_intc) tool is overriding PARAMETER C_FAMILY
   value to virtex2p


INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\ppc405_v2_00_c\data\ppc405_v2_1_0.mpd
   line 45 - ppc405_ppcjtag_chain (ppc405) tcl is overriding PARAMETER
   C_ISOCM_DCR_HIGHADDR value to 0b0000010011
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\ppc405_v2_00_c\data\ppc405_v2_1_0.mpd
   line 47 - ppc405_ppcjtag_chain (ppc405) tcl is overriding PARAMETER
   C_DSOCM_DCR_HIGHADDR value to 0b0000100011
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\jtagppc_cntlr_v2_00_a\data\jtagppc_cntl
   r_v2_1_0.mpd line 35 - jtagppc_0 (jtagppc_cntlr) tool is overriding PARAMETER
   C_DEVICE value to 2vp100
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpio_v2_1_0.m
   pd line 40 - opb_gpio_0 (opb_gpio) tool is overriding PARAMETER C_FAMILY
   value to virtex2p
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_timer_v1_00_b\data\opb_timer_v2_1_0
   .mpd line 34 - opb_timer_0 (opb_timer) tool is overriding PARAMETER C_FAMILY
   value to virtex2p

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/bram_if_cntlr_v1_00_b/data/bram_if_cntlr_v
2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/emc_common_v2_00_a/data/emc_common_v2_1_0.
tcl ...


Address Map for Processor ppc405_i
  (0b0000000000-0b0011111111) plb_bus	dcr_bus
  (0b0100000000-0b0111111111) plb2opb_bridge_i	dcr_bus
  (0b1000010000-0b1000010011) ppc405_i	
  (0b1000100000-0b1000100011) ppc405_i	
  (0000000000-0x1fffffff) plb_ddr_controller_i	plb_bus
  (0x29000000-0x29ffffff) opb_gpio_0	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4c000000-0x4c00ffff) RS232_1	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4d000000-0x4dffffff) opb_intc_i	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4f000000-0x4f00ffff) ms_rst_4regs_0	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4ff00000-0x4ff03fff) opb_slave1_0	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4fff0000-0x4fffffff) opb_timer_0	plb_bus->plb2opb_bridge_i->opb_bus
  (0x50000000-0x50ffffff) plb_emc_0	plb_bus
  (0xffff0000-0xffffffff) plb_bram_if_cntlr_i	plb_bus
Address Map for Processor ppc405_ppcjtag_chain
  (0b0000010000-0b0000010011) ppc405_ppcjtag_chain	
  (0b0000100000-0b0000100011) ppc405_ppcjtag_chain	

Check platform address map ...

Overriding system level properties ...
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 41 - plb_bus (plb_v34) tool is overriding PARAMETER C_PLB_NUM_MASTERS
   value to 3
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 43 - plb_bus (plb_v34) tool is overriding PARAMETER C_PLB_MID_WIDTH
   value to 2
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 44 - plb_bus (plb_v34) tool is overriding PARAMETER C_PLB_AWIDTH value
   to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 45 - plb_bus (plb_v34) tool is overriding PARAMETER C_PLB_DWIDTH value
   to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 49 - plb_bus (plb_v34) tool is overriding PARAMETER C_DCR_AWIDTH value
   to 10
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 50 - plb_bus (plb_v34) tool is overriding PARAMETER C_DCR_DWIDTH value
   to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\modified_plb_ddr
   _controller_v1_00_c\data\modified_plb_ddr_controller_v2_1_0.mpd line 53 -
   plb_ddr_controller_i (modified_plb_ddr_controller) tool is overriding
   PARAMETER C_PLB_NUM_MASTERS value to 3
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\modified_plb_ddr
   _controller_v1_00_c\data\modified_plb_ddr_controller_v2_1_0.mpd line 54 -
   plb_ddr_controller_i (modified_plb_ddr_controller) tool is overriding
   PARAMETER C_PLB_MID_WIDTH value to 2
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\modified_plb_ddr
   _controller_v1_00_c\data\modified_plb_ddr_controller_v2_1_0.mpd line 55 -
   plb_ddr_controller_i (modified_plb_ddr_controller) tool is overriding
   PARAMETER C_PLB_AWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\modified_plb_ddr
   _controller_v1_00_c\data\modified_plb_ddr_controller_v2_1_0.mpd line 56 -
   plb_ddr_controller_i (modified_plb_ddr_controller) tool is overriding
   PARAMETER C_PLB_DWIDTH value to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\data\plb_bram
   _if_cntlr_v2_1_0.mpd line 42 - plb_bram_if_cntlr_i (plb_bram_if_cntlr) tool
   is overriding PARAMETER c_num_masters value to 3
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\data\plb_bram
   _if_cntlr_v2_1_0.mpd line 46 - plb_bram_if_cntlr_i (plb_bram_if_cntlr) tool
   is overriding PARAMETER c_plb_dwidth value to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\data\plb_bram
   _if_cntlr_v2_1_0.mpd line 47 - plb_bram_if_cntlr_i (plb_bram_if_cntlr) tool
   is overriding PARAMETER c_plb_awidth value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\data\plb_bram
   _if_cntlr_v2_1_0.mpd line 49 - plb_bram_if_cntlr_i (plb_bram_if_cntlr) tool
   is overriding PARAMETER c_plb_mid_width value to 2


INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 38 - bram (bram_block) tool is overriding PARAMETER C_PORT_DWIDTH
   value to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 39 - bram (bram_block) tool is overriding PARAMETER C_PORT_AWIDTH
   value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 40 - bram (bram_block) tool is overriding PARAMETER C_NUM_WE
   value to 8
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 48 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_PLB_AWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 49 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_PLB_DWIDTH value to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 50 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_PLB_NUM_MASTERS value to 3
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 51 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_PLB_MID_WIDTH value to 2
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 52 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 53 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 56 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_DCR_AWIDTH value to 10
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 57 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_DCR_DWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 36 - opb_bus (opb_v20) tool is overriding PARAMETER C_OPB_AWIDTH value
   to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 37 - opb_bus (opb_v20) tool is overriding PARAMETER C_OPB_DWIDTH value
   to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 38 - opb_bus (opb_v20) tool is overriding PARAMETER C_NUM_MASTERS value
   to 2
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 39 - opb_bus (opb_v20) tool is overriding PARAMETER C_NUM_SLAVES value
   to 7
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 42 - opb_intc_i (opb_intc) tool is overriding PARAMETER C_OPB_AWIDTH
   value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 43 - opb_intc_i (opb_intc) tool is overriding PARAMETER C_OPB_DWIDTH
   value to 32
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core_v2_1_0.tc
l ...
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 46 - opb_intc_i (opb_intc) tcl is overriding PARAMETER
   C_NUM_INTR_INPUTS value to 21
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core_v2_1_0.tc
l ...
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 47 - opb_intc_i (opb_intc) tcl is overriding PARAMETER C_KIND_OF_INTR
   value to 0b00000000000000000000000001000000
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core_v2_1_0.tc
l ...


INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 48 - opb_intc_i (opb_intc) tcl is overriding PARAMETER C_KIND_OF_EDGE
   value to 0b00000000000000000000000001000000
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core_v2_1_0.tc
l ...
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 49 - opb_intc_i (opb_intc) tcl is overriding PARAMETER C_KIND_OF_LVL
   value to 0b00000000000000000000000000000001
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_uartlite_v1_00_b\data\opb_uartlite_
   v2_1_0.mpd line 37 - RS232_1 (opb_uartlite) tool is overriding PARAMETER
   C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_uartlite_v1_00_b\data\opb_uartlite_
   v2_1_0.mpd line 38 - RS232_1 (opb_uartlite) tool is overriding PARAMETER
   C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\opbslave_ext_bri
   dge_v3_10_a\data\opbslave_ext_bridge_v2_1_0.mpd line 20 -
   opbslave_ext_bridge_i (opbslave_ext_bridge) tool is overriding PARAMETER
   C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\opbslave_ext_bri
   dge_v3_10_a\data\opbslave_ext_bridge_v2_1_0.mpd line 21 -
   opbslave_ext_bridge_i (opbslave_ext_bridge) tool is overriding PARAMETER
   C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\plb_psb_bridge_v
   1_00_a\data\plb_psb_bridge_v2_1_0.mpd line 87 - plb_psb_bridge_i
   (plb_psb_bridge) tool is overriding PARAMETER C_PLB_NUM_MASTERS value to 3
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\plb_psb_bridge_v
   1_00_a\data\plb_psb_bridge_v2_1_0.mpd line 88 - plb_psb_bridge_i
   (plb_psb_bridge) tool is overriding PARAMETER C_PLB_MID_WIDTH value to 2
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\plb_psb_bridge_v
   1_00_a\data\plb_psb_bridge_v2_1_0.mpd line 93 - plb_psb_bridge_i
   (plb_psb_bridge) tool is overriding PARAMETER C_PLB_AWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\plb_psb_bridge_v
   1_00_a\data\plb_psb_bridge_v2_1_0.mpd line 94 - plb_psb_bridge_i
   (plb_psb_bridge) tool is overriding PARAMETER C_PLB_DWIDTH value to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\dcr_v29_v1_00_a\data\dcr_v29_v2_1_0.mpd
   line 38 - dcr_bus (dcr_v29) tool is overriding PARAMETER C_DCR_NUM_SLAVES
   value to 2
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\dcr_v29_v1_00_a\data\dcr_v29_v2_1_0.mpd
   line 39 - dcr_bus (dcr_v29) tool is overriding PARAMETER C_DCR_AWIDTH value
   to 10
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\dcr_v29_v1_00_a\data\dcr_v29_v2_1_0.mpd
   line 40 - dcr_bus (dcr_v29) tool is overriding PARAMETER C_DCR_DWIDTH value
   to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\ms_rst_4regs_v1_
   00_a\data\ms_rst_4regs_v2_1_0.mpd line 31 - ms_rst_4regs_0 (ms_rst_4regs)
   tool is overriding PARAMETER C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\ms_rst_4regs_v1_
   00_a\data\ms_rst_4regs_v2_1_0.mpd line 32 - ms_rst_4regs_0 (ms_rst_4regs)
   tool is overriding PARAMETER C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\opb_slave1_v1_00
   _a\data\opb_slave1_v2_1_0.mpd line 31 - opb_slave1_0 (opb_slave1) tool is
   overriding PARAMETER C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\opb_slave1_v1_00
   _a\data\opb_slave1_v2_1_0.mpd line 32 - opb_slave1_0 (opb_slave1) tool is
   overriding PARAMETER C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_emc_v2_00_a\data\plb_emc_v2_1_0.mpd
   line 38 - plb_emc_0 (plb_emc) tool is overriding PARAMETER C_NUM_MASTERS
   value to 3
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_emc_v2_00_a\data\plb_emc_v2_1_0.mpd
   line 92 - plb_emc_0 (plb_emc) tool is overriding PARAMETER C_PLB_DWIDTH value
   to 64


INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_emc_v2_00_a\data\plb_emc_v2_1_0.mpd
   line 93 - plb_emc_0 (plb_emc) tool is overriding PARAMETER C_PLB_AWIDTH value
   to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_emc_v2_00_a\data\plb_emc_v2_1_0.mpd
   line 96 - plb_emc_0 (plb_emc) tool is overriding PARAMETER C_PLB_MID_WIDTH
   value to 2
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpio_v2_1_0.m
   pd line 38 - opb_gpio_0 (opb_gpio) tool is overriding PARAMETER C_OPB_AWIDTH
   value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpio_v2_1_0.m
   pd line 39 - opb_gpio_0 (opb_gpio) tool is overriding PARAMETER C_OPB_DWIDTH
   value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_timer_v1_00_b\data\opb_timer_v2_1_0
   .mpd line 41 - opb_timer_0 (opb_timer) tool is overriding PARAMETER
   C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_timer_v1_00_b\data\opb_timer_v2_1_0
   .mpd line 42 - opb_timer_0 (opb_timer) tool is overriding PARAMETER
   C_OPB_DWIDTH value to 32

Running system level Update ...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core_v2_1_0.tc
l ...

Check platform configuration ...
INFO:MDT - IPNAME:modified_plb_ddr_controller INSTANCE:plb_ddr_controller_i -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs line 143 -
   An example UCF for this core is available and must be modified for use in the
   system. Please refer to the EDK Getting Started guide for the location of
   this file.
IPNAME:plb_v34 INSTANCE:plb_bus -
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs line 129 - 3
master(s) : 5 slave(s)
IPNAME:opb_v20 INSTANCE:opb_bus -
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs line 205 - 2
master(s) : 7 slave(s)
IPNAME:dcr_v29 INSTANCE:dcr_bus -
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs line 338 - 1
master(s) : 2 slave(s)

Check port drivers...



Performing Clock DRCs...

WARNING:MDT - No Top-level Input clock for the design. 


INFO:MDT - The following PARAMETERs of os uCOS-II are ignored as their category
   selection PARAMETER uC-Probe is set to "false" in MSS 
WARNING:MDT - C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mss
   line 20 - Ignoring PARAMETER uC-Probe  ...
WARNING:MDT - C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mss
   line 53 - PARAMETER use_dcr is deprecated !. The parameter USE_DCR for the
   intc driver has been deprecated.  Any reference to this parameter in the MSS
   file will be ignored..
   To avoid seeing this Warning again, please remove PARAMETER use_dcr.
INFO:MDT - List of peripherals addressable from processor instance ppc405_i : 
  - plb_bus
  - plb2opb_bridge_i
  - plb_ddr_controller_i
WARNING:MDT - C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs
   line 143 - No Driver Found for instance plb_ddr_controller_i. To avoid seeing
   this warning, assign the appropriate driver or driver "generic 1.00.a " to
   instance plb_ddr_controller_i

  - plb_bram_if_cntlr_i
WARNING:MDT - C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs
   line 169 - No Driver Found for instance plb_bram_if_cntlr_i. To avoid seeing
   this warning, assign the appropriate driver or driver "generic 1.00.a " to
   instance plb_bram_if_cntlr_i

  - opb_bus
  - opb_gpio_0
  - opb_intc_i
  - RS232_1
  - ms_rst_4regs_0
  - opb_slave1_0
  - opb_timer_0
  - plb_psb_bridge_i
WARNING:MDT - C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs
   line 306 - No Driver Found for instance plb_psb_bridge_i. To avoid seeing
   this warning, assign the appropriate driver or driver "generic 1.00.a " to
   instance plb_psb_bridge_i

  - plb_emc_0
INFO:MDT - List of peripherals addressable from processor instance
   ppc405_ppcjtag_chain : 

Building Directory Structure for ppc405_i



Generating platform libraries and device drivers ...

Running CopyFiles ...

Copying files for os uCOS-II_v2_86_a from
C:\edk_user_repository\Micrium\bsp\uCOS-II_v2_86_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\uCOS-II_v2
_86_a\ ...



Copying files for driver plbarb_v1_01_a from
C:\EDK\sw\XilinxProcessorIPLib\drivers\plbarb_v1_01_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\plbarb_v1_
01_a\ ...



Copying files for driver plb2opb_v1_00_a from
C:\EDK\sw\XilinxProcessorIPLib\drivers\plb2opb_v1_00_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\plb2opb_v1
_00_a\ ...



Copying files for driver opbarb_v1_02_a from
C:\EDK\sw\XilinxProcessorIPLib\drivers\opbarb_v1_02_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\opbarb_v1_
02_a\ ...



Copying files for driver gpio_v2_01_a from
C:\EDK\sw\XilinxProcessorIPLib\drivers\gpio_v2_01_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\gpio_v2_01
_a\ ...



Copying files for driver intc_v1_00_c from
C:\EDK\sw\XilinxProcessorIPLib\drivers\intc_v1_00_c\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\intc_v1_00
_c\ ...



Copying files for driver uartlite_v1_01_a from
C:\EDK\sw\XilinxProcessorIPLib\drivers\uartlite_v1_01_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\uartlite_v
1_01_a\ ...



Copying files for driver ms_rst_4regs_v1_00_a from
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\drivers\ms_rst_4regs_v1_00
_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\ms_rst_4re
gs_v1_00_a\ ...



Copying files for driver opb_slave1_v1_00_a from
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\drivers\opb_slave1_v1_00_a
\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\opb_slave1
_v1_00_a\ ...



Copying files for driver tmrctr_v1_00_b from
C:\EDK\sw\XilinxProcessorIPLib\drivers\tmrctr_v1_00_b\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\tmrctr_v1_
00_b\ ...



Copying files for driver cpu_ppc405_v1_00_a from
C:\EDK\sw\XilinxProcessorIPLib\drivers\cpu_ppc405_v1_00_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\cpu_ppc405
_v1_00_a\ ...



Running DRCs for OSes, Drivers and Libraries ... 
uC/OS-II DRC ...

Running generate for OS'es, Drivers and Libraries ... 



Running post_generate for OS'es, Drivers and Libraries ... 



Running make for Drivers and Libraries ... 

Configuring make for target include using:

make -s include "COMPILER=powerpc-eabi-gcc" "ARCHIVER=powerpc-eabi-ar"
"COMPILER_FLAGS= -O2 -c" "EXTRA_COMPILER_FLAGS=-g" 



Configuring make for target libs using:

make -s libs "COMPILER=powerpc-eabi-gcc" "ARCHIVER=powerpc-eabi-ar"
"COMPILER_FLAGS= -O2 -c" "EXTRA_COMPILER_FLAGS=-g" 
Compiling common


powerpc-eabi-ar: creating ../../../lib/libxil.a


Compiling ipif


Compiling bsp


Compiling plb_arbiter


Compiling plb_to_opb


Compiling opbarb


Compiling gpio


Compiling intc


Compiling uartlite


Compiling ms_rst_4regs


Compiling opb_slave1


Compiling tmrctr


Compiling cpu_ppc405



Libraries generated in
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\lib\ directory

Running execs_generate for OS'es, Drivers and Libraries ... 

Building Directory Structure for ppc405_ppcjtag_chain



Generating platform libraries and device drivers ...

Running CopyFiles ...

Copying files for os standalone_v1_00_a from
C:\EDK\sw\lib\bsp\standalone_v1_00_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_ppcjtag_chain\libsr
c\standalone_v1_00_a\ ...



Copying files for driver cpu_ppc405_v1_00_a from
C:\EDK\sw\XilinxProcessorIPLib\drivers\cpu_ppc405_v1_00_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_ppcjtag_chain\libsr
c\cpu_ppc405_v1_00_a\ ...



Running DRCs for OSes, Drivers and Libraries ... 

Running generate for OS'es, Drivers and Libraries ... 



Running post_generate for OS'es, Drivers and Libraries ... 

Running make for Drivers and Libraries ... 

Configuring make for target include using:

make -s include "COMPILER=powerpc-eabi-gcc" "ARCHIVER=powerpc-eabi-ar"
"COMPILER_FLAGS= -O2 -c" "EXTRA_COMPILER_FLAGS=-g" 



Configuring make for target libs using:

make -s libs "COMPILER=powerpc-eabi-gcc" "ARCHIVER=powerpc-eabi-ar"
"COMPILER_FLAGS= -O2 -c" "EXTRA_COMPILER_FLAGS=-g" 
Compiling common


powerpc-eabi-ar: creating ../../../lib/libxil.a


Compiling bsp


Compiling cpu_ppc405



Libraries generated in
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_ppcjtag_chain\lib\
directory

Running execs_generate for OS'es, Drivers and Libraries ... 

LibGen Done. 




Done!

At Local date and time: Tue May 12 10:01:39 2009
 xbash -q -c "cd /cygdrive/c/Baseline_9_Working_Folder/k-rtos-base-profile-task/; /usr/bin/make -f system.make program; exit;" started...

powerpc-eabi-gcc -O2 C:/Micrium/SOFTWARE/EvalBoards/Amirix/AP1000/GNU/EX1_OS/app.c  -o EX1_OS/executable.elf \
      -g    -I./ppc405_i/include/  -L./ppc405_i/lib/  \
  


/usr/bin/bash: igncr: unknown option name


powerpc-eabi-size EX1_OS/executable.elf 


   text	   data	    bss	    dec	    hex	filename
  35750	    508	  12000	  48258	   bc82	EX1_OS/executable.elf





Done!

At Local date and time: Tue May 12 10:01:46 2009
 xbash -q -c "cd /cygdrive/c/Baseline_9_Working_Folder/k-rtos-base-profile-task/; /usr/bin/make -f system.make hwclean; exit;" started...

rm -f implementation/system.ngc
rm -f platgen.log
rm -f implementation/system.bmm
rm -f implementation/system.bit
rm -f implementation/system.ncd
rm -f implementation/system_bd.bmm 
rm -rf implementation synthesis xst hdl
rm -rf xst.srp system.srp


/usr/bin/bash: igncr: unknown option name




Done!

At Local date and time: Tue May 12 10:01:52 2009
 xbash -q -c "cd /cygdrive/c/Baseline_9_Working_Folder/k-rtos-base-profile-task/; /usr/bin/make -f system.make bits; exit;" started...

****************************************************
Creating system netlist for hardware specification..
****************************************************
platgen -p xc2vp100ff1704-6 -lang vhdl   system.mhs


/usr/bin/bash: igncr: unknown option name



Release Xilinx EDK 9.1.02 - platgen EDK_J_SP2.4
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.




Command Line: platgen -p xc2vp100ff1704-6 -lang vhdl system.mhs 

Parse system.mhs ...

Read MPD definitions ...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/ppc405_v2_00_c/data/ppc405_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_v34_v1_02_a/data/plb_v34_v2_1_0.tcl
...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_bram_if_cntlr_v1_00_b/data/plb_bram_if
_cntlr_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb2opb_bridge_v1_01_a/data/plb2opb_bridge
_v2_1_0.tcl ...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/opb_intc_v1_00_c/data/opb_intc_v2_1_0.tcl
...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/jtagppc_cntlr_v2_00_a/data/jtagppc_cntlr_v
2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_emc_v2_00_a/data/plb_emc_v2_1_0.tcl
...



Overriding IP level properties ...
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\modified_plb_ddr
   _controller_v1_00_c\data\modified_plb_ddr_controller_v2_1_0.mpd line 50 -
   plb_ddr_controller_i (modified_plb_ddr_controller) tool is overriding
   PARAMETER C_FAMILY value to virtex2p
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 41 - bram (bram_block) tool is overriding PARAMETER C_FAMILY
   value to virtex2p
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 38 - opb_intc_i (opb_intc) tool is overriding PARAMETER C_FAMILY
   value to virtex2p
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\ppc405_v2_00_c\data\ppc405_v2_1_0.mpd
   line 45 - ppc405_ppcjtag_chain (ppc405) tcl is overriding PARAMETER
   C_ISOCM_DCR_HIGHADDR value to 0b0000010011
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\ppc405_v2_00_c\data\ppc405_v2_1_0.mpd
   line 47 - ppc405_ppcjtag_chain (ppc405) tcl is overriding PARAMETER
   C_DSOCM_DCR_HIGHADDR value to 0b0000100011


INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\jtagppc_cntlr_v2_00_a\data\jtagppc_cntl
   r_v2_1_0.mpd line 35 - jtagppc_0 (jtagppc_cntlr) tool is overriding PARAMETER
   C_DEVICE value to 2vp100
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpio_v2_1_0.m
   pd line 40 - opb_gpio_0 (opb_gpio) tool is overriding PARAMETER C_FAMILY
   value to virtex2p
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_timer_v1_00_b\data\opb_timer_v2_1_0
   .mpd line 34 - opb_timer_0 (opb_timer) tool is overriding PARAMETER C_FAMILY
   value to virtex2p

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/bram_if_cntlr_v1_00_b/data/bram_if_cntlr_v
2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/emc_common_v2_00_a/data/emc_common_v2_1_0.
tcl ...


Address Map for Processor ppc405_i
  (0b0000000000-0b0011111111) plb_bus	dcr_bus
  (0b0100000000-0b0111111111) plb2opb_bridge_i	dcr_bus
  (0b1000010000-0b1000010011) ppc405_i	
  (0b1000100000-0b1000100011) ppc405_i	
  (0000000000-0x1fffffff) plb_ddr_controller_i	plb_bus
  (0x29000000-0x29ffffff) opb_gpio_0	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4c000000-0x4c00ffff) RS232_1	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4d000000-0x4dffffff) opb_intc_i	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4f000000-0x4f00ffff) ms_rst_4regs_0	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4ff00000-0x4ff03fff) opb_slave1_0	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4fff0000-0x4fffffff) opb_timer_0	plb_bus->plb2opb_bridge_i->opb_bus
  (0x50000000-0x50ffffff) plb_emc_0	plb_bus
  (0xffff0000-0xffffffff) plb_bram_if_cntlr_i	plb_bus
Address Map for Processor ppc405_ppcjtag_chain
  (0b0000010000-0b0000010011) ppc405_ppcjtag_chain	
  (0b0000100000-0b0000100011) ppc405_ppcjtag_chain	

Check platform address map ...

Overriding system level properties ...
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 41 - plb_bus (plb_v34) tool is overriding PARAMETER C_PLB_NUM_MASTERS
   value to 3
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 43 - plb_bus (plb_v34) tool is overriding PARAMETER C_PLB_MID_WIDTH
   value to 2
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 44 - plb_bus (plb_v34) tool is overriding PARAMETER C_PLB_AWIDTH value
   to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 45 - plb_bus (plb_v34) tool is overriding PARAMETER C_PLB_DWIDTH value
   to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 49 - plb_bus (plb_v34) tool is overriding PARAMETER C_DCR_AWIDTH value
   to 10
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 50 - plb_bus (plb_v34) tool is overriding PARAMETER C_DCR_DWIDTH value
   to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\modified_plb_ddr
   _controller_v1_00_c\data\modified_plb_ddr_controller_v2_1_0.mpd line 53 -
   plb_ddr_controller_i (modified_plb_ddr_controller) tool is overriding
   PARAMETER C_PLB_NUM_MASTERS value to 3
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\modified_plb_ddr
   _controller_v1_00_c\data\modified_plb_ddr_controller_v2_1_0.mpd line 54 -
   plb_ddr_controller_i (modified_plb_ddr_controller) tool is overriding
   PARAMETER C_PLB_MID_WIDTH value to 2
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\modified_plb_ddr
   _controller_v1_00_c\data\modified_plb_ddr_controller_v2_1_0.mpd line 55 -
   plb_ddr_controller_i (modified_plb_ddr_controller) tool is overriding
   PARAMETER C_PLB_AWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\modified_plb_ddr
   _controller_v1_00_c\data\modified_plb_ddr_controller_v2_1_0.mpd line 56 -
   plb_ddr_controller_i (modified_plb_ddr_controller) tool is overriding
   PARAMETER C_PLB_DWIDTH value to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\data\plb_bram
   _if_cntlr_v2_1_0.mpd line 42 - plb_bram_if_cntlr_i (plb_bram_if_cntlr) tool
   is overriding PARAMETER c_num_masters value to 3
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\data\plb_bram
   _if_cntlr_v2_1_0.mpd line 46 - plb_bram_if_cntlr_i (plb_bram_if_cntlr) tool
   is overriding PARAMETER c_plb_dwidth value to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\data\plb_bram
   _if_cntlr_v2_1_0.mpd line 47 - plb_bram_if_cntlr_i (plb_bram_if_cntlr) tool
   is overriding PARAMETER c_plb_awidth value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\data\plb_bram
   _if_cntlr_v2_1_0.mpd line 49 - plb_bram_if_cntlr_i (plb_bram_if_cntlr) tool
   is overriding PARAMETER c_plb_mid_width value to 2


INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 38 - bram (bram_block) tool is overriding PARAMETER C_PORT_DWIDTH
   value to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 39 - bram (bram_block) tool is overriding PARAMETER C_PORT_AWIDTH
   value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 40 - bram (bram_block) tool is overriding PARAMETER C_NUM_WE
   value to 8
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 48 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_PLB_AWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 49 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_PLB_DWIDTH value to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 50 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_PLB_NUM_MASTERS value to 3
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 51 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_PLB_MID_WIDTH value to 2
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 52 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 53 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 56 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_DCR_AWIDTH value to 10
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 57 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_DCR_DWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 36 - opb_bus (opb_v20) tool is overriding PARAMETER C_OPB_AWIDTH value
   to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 37 - opb_bus (opb_v20) tool is overriding PARAMETER C_OPB_DWIDTH value
   to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 38 - opb_bus (opb_v20) tool is overriding PARAMETER C_NUM_MASTERS value
   to 2
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 39 - opb_bus (opb_v20) tool is overriding PARAMETER C_NUM_SLAVES value
   to 7
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 42 - opb_intc_i (opb_intc) tool is overriding PARAMETER C_OPB_AWIDTH
   value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 43 - opb_intc_i (opb_intc) tool is overriding PARAMETER C_OPB_DWIDTH
   value to 32
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core_v2_1_0.tc
l ...
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 46 - opb_intc_i (opb_intc) tcl is overriding PARAMETER
   C_NUM_INTR_INPUTS value to 21
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core_v2_1_0.tc
l ...
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 47 - opb_intc_i (opb_intc) tcl is overriding PARAMETER C_KIND_OF_INTR
   value to 0b00000000000000000000000001000000
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core_v2_1_0.tc
l ...


INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 48 - opb_intc_i (opb_intc) tcl is overriding PARAMETER C_KIND_OF_EDGE
   value to 0b00000000000000000000000001000000
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core_v2_1_0.tc
l ...
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 49 - opb_intc_i (opb_intc) tcl is overriding PARAMETER C_KIND_OF_LVL
   value to 0b00000000000000000000000000000001
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_uartlite_v1_00_b\data\opb_uartlite_
   v2_1_0.mpd line 37 - RS232_1 (opb_uartlite) tool is overriding PARAMETER
   C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_uartlite_v1_00_b\data\opb_uartlite_
   v2_1_0.mpd line 38 - RS232_1 (opb_uartlite) tool is overriding PARAMETER
   C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\opbslave_ext_bri
   dge_v3_10_a\data\opbslave_ext_bridge_v2_1_0.mpd line 20 -
   opbslave_ext_bridge_i (opbslave_ext_bridge) tool is overriding PARAMETER
   C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\opbslave_ext_bri
   dge_v3_10_a\data\opbslave_ext_bridge_v2_1_0.mpd line 21 -
   opbslave_ext_bridge_i (opbslave_ext_bridge) tool is overriding PARAMETER
   C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\plb_psb_bridge_v
   1_00_a\data\plb_psb_bridge_v2_1_0.mpd line 87 - plb_psb_bridge_i
   (plb_psb_bridge) tool is overriding PARAMETER C_PLB_NUM_MASTERS value to 3
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\plb_psb_bridge_v
   1_00_a\data\plb_psb_bridge_v2_1_0.mpd line 88 - plb_psb_bridge_i
   (plb_psb_bridge) tool is overriding PARAMETER C_PLB_MID_WIDTH value to 2
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\plb_psb_bridge_v
   1_00_a\data\plb_psb_bridge_v2_1_0.mpd line 93 - plb_psb_bridge_i
   (plb_psb_bridge) tool is overriding PARAMETER C_PLB_AWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\plb_psb_bridge_v
   1_00_a\data\plb_psb_bridge_v2_1_0.mpd line 94 - plb_psb_bridge_i
   (plb_psb_bridge) tool is overriding PARAMETER C_PLB_DWIDTH value to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\dcr_v29_v1_00_a\data\dcr_v29_v2_1_0.mpd
   line 38 - dcr_bus (dcr_v29) tool is overriding PARAMETER C_DCR_NUM_SLAVES
   value to 2
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\dcr_v29_v1_00_a\data\dcr_v29_v2_1_0.mpd
   line 39 - dcr_bus (dcr_v29) tool is overriding PARAMETER C_DCR_AWIDTH value
   to 10
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\dcr_v29_v1_00_a\data\dcr_v29_v2_1_0.mpd
   line 40 - dcr_bus (dcr_v29) tool is overriding PARAMETER C_DCR_DWIDTH value
   to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\ms_rst_4regs_v1_
   00_a\data\ms_rst_4regs_v2_1_0.mpd line 31 - ms_rst_4regs_0 (ms_rst_4regs)
   tool is overriding PARAMETER C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\ms_rst_4regs_v1_
   00_a\data\ms_rst_4regs_v2_1_0.mpd line 32 - ms_rst_4regs_0 (ms_rst_4regs)
   tool is overriding PARAMETER C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\opb_slave1_v1_00
   _a\data\opb_slave1_v2_1_0.mpd line 31 - opb_slave1_0 (opb_slave1) tool is
   overriding PARAMETER C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\opb_slave1_v1_00
   _a\data\opb_slave1_v2_1_0.mpd line 32 - opb_slave1_0 (opb_slave1) tool is
   overriding PARAMETER C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_emc_v2_00_a\data\plb_emc_v2_1_0.mpd
   line 38 - plb_emc_0 (plb_emc) tool is overriding PARAMETER C_NUM_MASTERS
   value to 3
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_emc_v2_00_a\data\plb_emc_v2_1_0.mpd
   line 92 - plb_emc_0 (plb_emc) tool is overriding PARAMETER C_PLB_DWIDTH value
   to 64


INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_emc_v2_00_a\data\plb_emc_v2_1_0.mpd
   line 93 - plb_emc_0 (plb_emc) tool is overriding PARAMETER C_PLB_AWIDTH value
   to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_emc_v2_00_a\data\plb_emc_v2_1_0.mpd
   line 96 - plb_emc_0 (plb_emc) tool is overriding PARAMETER C_PLB_MID_WIDTH
   value to 2
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpio_v2_1_0.m
   pd line 38 - opb_gpio_0 (opb_gpio) tool is overriding PARAMETER C_OPB_AWIDTH
   value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpio_v2_1_0.m
   pd line 39 - opb_gpio_0 (opb_gpio) tool is overriding PARAMETER C_OPB_DWIDTH
   value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_timer_v1_00_b\data\opb_timer_v2_1_0
   .mpd line 41 - opb_timer_0 (opb_timer) tool is overriding PARAMETER
   C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_timer_v1_00_b\data\opb_timer_v2_1_0
   .mpd line 42 - opb_timer_0 (opb_timer) tool is overriding PARAMETER
   C_OPB_DWIDTH value to 32

Running system level Update ...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core_v2_1_0.tc
l ...

Check platform configuration ...
INFO:MDT - IPNAME:modified_plb_ddr_controller INSTANCE:plb_ddr_controller_i -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs line 143 -
   An example UCF for this core is available and must be modified for use in the
   system. Please refer to the EDK Getting Started guide for the location of
   this file.
IPNAME:plb_v34 INSTANCE:plb_bus -
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs line 129 - 3
master(s) : 5 slave(s)
IPNAME:opb_v20 INSTANCE:opb_bus -
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs line 205 - 2
master(s) : 7 slave(s)
IPNAME:dcr_v29 INSTANCE:dcr_bus -
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs line 338 - 1
master(s) : 2 slave(s)

Check port drivers...



Performing Clock DRCs...

WARNING:MDT - No Top-level Input clock for the design. 

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The opb_intc_i core has constraints automatically generated by XPS in implementation/opb_intc_i_wrapper/opb_intc_i_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...



Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...

Elaborating instances ...
IPNAME:bram_block INSTANCE:bram -
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs line 178 -
elaborating IP



Writing HDL for elaborated instances ...

Inserting wrapper level ...


Completion time: 8.00 seconds

Constructing platform-level connectivity ...


Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...



Generating synthesis project file ...



Running XST synthesis ...
INFO:MDT - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized.
IPNAME:clock_reset_block_wrapper INSTANCE:clock_reset_block -
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs line 77 -
Running XST synthesis


IPNAME:ppc405_i_wrapper INSTANCE:ppc405_i -
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs line 94 -
Running XST synthesis


IPNAME:plb_bus_wrapper INSTANCE:plb_bus -
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs line 129 -
Running XST synthesis


IPNAME:plb_ddr_controller_i_wrapper INSTANCE:plb_ddr_controller_i -
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs line 143 -
Running XST synthesis


IPNAME:plb_bram_if_cntlr_i_wrapper INSTANCE:plb_bram_if_cntlr_i -
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs line 169 -
Running XST synthesis


IPNAME:bram_wrapper INSTANCE:bram -
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs line 178 -
Running XST synthesis


IPNAME:plb2opb_bridge_i_wrapper INSTANCE:plb2opb_bridge_i -
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs line 185 -
Running XST synthesis


IPNAME:opb_bus_wrapper INSTANCE:opb_bus -
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs line 205 -
Running XST synthesis


IPNAME:ap1000_interrupt_interface_i_wrapper
INSTANCE:ap1000_interrupt_interface_i -
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs line 215 -
Running XST synthesis


IPNAME:opb_intc_i_wrapper INSTANCE:opb_intc_i -
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs line 251 -
Running XST synthesis


IPNAME:rs232_1_wrapper INSTANCE:rs232_1 -
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs line 262 -
Running XST synthesis


IPNAME:opbslave_ext_bridge_i_wrapper INSTANCE:opbslave_ext_bridge_i -
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs line 278 -
Running XST synthesis


IPNAME:plb_psb_bridge_i_wrapper INSTANCE:plb_psb_bridge_i -
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs line 306 -
Running XST synthesis


IPNAME:dcr_bus_wrapper INSTANCE:dcr_bus -
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs line 338 -
Running XST synthesis


IPNAME:ppc405_ppcjtag_chain_wrapper INSTANCE:ppc405_ppcjtag_chain -
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs line 343 -
Running XST synthesis


IPNAME:jtagppc_0_wrapper INSTANCE:jtagppc_0 -
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs line 349 -
Running XST synthesis


IPNAME:ms_rst_4regs_0_wrapper INSTANCE:ms_rst_4regs_0 -
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs line 356 -
Running XST synthesis


IPNAME:opb_slave1_0_wrapper INSTANCE:opb_slave1_0 -
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs line 365 -
Running XST synthesis


IPNAME:plb_emc_0_wrapper INSTANCE:plb_emc_0 -
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs line 374 -
Running XST synthesis


IPNAME:opb_gpio_0_wrapper INSTANCE:opb_gpio_0 -
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs line 385 -
Running XST synthesis


IPNAME:opb_timer_0_wrapper INSTANCE:opb_timer_0 -
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs line 395 -
Running XST synthesis



Running NGCBUILD ...
IPNAME:plb_ddr_controller_i_wrapper INSTANCE:plb_ddr_controller_i -
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs line 143 -
Running NGCBUILD



Command Line: ngcbuild -p xc2vp100ff1704-6 -intstyle silent -sd ..
plb_ddr_controller_i_wrapper.ngc ../plb_ddr_controller_i_wrapper.ngc

Reading NGO file
"C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/implementation/plb_ddr_co
ntroller_i_wrapper/plb_ddr_controller_i_wrapper.ngc" ...


Executing edif2ngd -noa
"C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\implementation\plb_ddr_co
ntroller_i_wrapper_async_fifo_v4_0.edn"
"plb_ddr_controller_i_wrapper_async_fifo_v4_0.ngo"


Release 9.1.02i - edif2ngd J.33
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.
INFO:NgdBuild - Release 9.1.02i edif2ngd J.33
INFO:NgdBuild - Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.
Writing module to "plb_ddr_controller_i_wrapper_async_fifo_v4_0.ngo"...
Loading design module
"C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\implementation\plb_ddr_co
ntroller_i_wrapper\plb_ddr_controller_i_wrapper_async_fifo_v4_0.ngo"...



Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../plb_ddr_controller_i_wrapper.ngc" ...



Writing NGCBUILD log file "../plb_ddr_controller_i_wrapper.blc"...

NGCBUILD done.
IPNAME:opb_intc_i_wrapper INSTANCE:opb_intc_i -
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs line 251 -
Running NGCBUILD



Command Line: ngcbuild -p xc2vp100ff1704-6 -intstyle silent -uc
opb_intc_i_wrapper.ucf -sd .. opb_intc_i_wrapper.ngc ../opb_intc_i_wrapper.ngc

Reading NGO file
"C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/implementation/opb_intc_i
_wrapper/opb_intc_i_wrapper.ngc" ...



Applying constraints in "opb_intc_i_wrapper.ucf" to the design...



Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../opb_intc_i_wrapper.ngc" ...

Writing NGCBUILD log file "../opb_intc_i_wrapper.blc"...

NGCBUILD done.

Rebuilding cache ...

Total run time: 486.00 seconds


Running synthesis...
bash -c "cd synthesis; ./synthesis.sh"


Release 9.1.02i - xst J.33
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.
--> 
TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
     9.1) Device utilization summary
     9.2) Partition Resource Summary
     9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input Format                       : MIXED
Input File Name                    : "system_xst.prj"
Verilog Include Directory          : {"C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\" "C:\EDK\hw\XilinxProcessorIPLib\pcores\" "C:\EDK\hw\XilinxReferenceDesigns\pcores\" }

---- Target Parameters
Target Device                      : xc2vp100ff1704-6
Output File Name                   : "../implementation/system.ngc"

---- Source Options
Top Module Name                    : system

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 10000

---- General Options
Optimization Goal                  : speed
Optimization Effort                : 1
Hierarchy Separator                : /

---- Other Options
Cores Search Directories           : {../implementation}

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================


Compiling vhdl file "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" in Library work.


Entity <system> compiled.
Entity <system> (Architecture <STRUCTURE>) compiled.



=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <system> in library <work> (architecture <STRUCTURE>).




=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <system> in library <work> (Architecture <STRUCTURE>).


WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 2603: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 2611: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 2619: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 2627: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 2635: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 2643: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 2651: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 2659: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 2667: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 2675: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 2683: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 2691: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 2699: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 2707: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 2715: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 2723: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 2731: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 2739: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 2747: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 2755: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 2763: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 2771: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 2779: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 2787: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 2795: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 2803: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 2811: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 2819: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 2827: Instantiating black box module <IOBUF>.


WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 2835: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 2843: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 2851: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 2859: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 2867: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 2875: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 2883: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 2891: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 2899: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 2907: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 2915: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 2923: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 2931: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 2939: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 2947: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 2955: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 2963: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 2971: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 2979: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 2987: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 2995: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 3003: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 3011: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 3019: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 3027: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 3035: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 3043: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 3051: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 3059: Instantiating black box module <IOBUF>.


WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 3067: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 3075: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 3083: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 3091: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 3099: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 3107: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 3115: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 3123: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 3131: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 3139: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 3147: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 3155: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 3163: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 3171: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 3179: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 3187: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 3195: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 3203: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 3211: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 3219: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 3227: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 3235: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 3243: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 3251: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 3259: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 3267: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 3275: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 3283: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 3291: Instantiating black box module <IOBUF>.


WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 3299: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 3307: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 3315: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 3323: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 3331: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 3339: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 3347: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 3355: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 3363: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 3371: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 3379: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 3387: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 3395: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 3403: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 3411: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 3419: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 3427: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 3435: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 3443: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 3451: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 3459: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 3467: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 3475: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 3483: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 3491: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 3499: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 3507: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 3515: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 3523: Instantiating black box module <IOBUF>.


WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 3531: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 3539: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 3547: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 3555: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 3563: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 3571: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 3579: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 3587: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 3595: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 3603: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 3611: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 3619: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 3627: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 3635: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 3643: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 3651: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 3659: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 3667: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 3675: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 3683: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 3691: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 3699: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 3707: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 3715: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 3723: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 3731: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 3739: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 3747: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 3755: Instantiating black box module <IOBUF>.


WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 3763: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 3771: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 3779: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 3787: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 3795: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 3803: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 3811: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 3819: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 3827: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 3835: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 3843: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 3851: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 3859: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 3867: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 3875: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 3883: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 3891: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 3899: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 3907: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 3915: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 3923: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 3931: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 3939: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 3947: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 3955: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 3963: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 3971: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 3979: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 3987: Instantiating black box module <IOBUF>.


WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 3995: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 4003: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 4011: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 4019: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 4027: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 4035: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 4043: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 4051: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 4059: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 4067: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 4075: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 4083: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 4091: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 4099: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 4107: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 4115: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 4123: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 4131: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 4139: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 4147: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 4155: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 4163: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 4171: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 4179: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 4187: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 4195: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 4203: Instantiating black box module <IOBUF>.


Entity <system> analyzed. Unit <system> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================



Performing bidirectional port resolution...



Synthesizing Unit <system>.
    Related source file is "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd".
WARNING:Xst:646 - Signal <plb_bus_PLB_SMBusy<2>> is assigned but never used.
WARNING:Xst:646 - Signal <plb_bus_PLB_SMErr<2>> is assigned but never used.
Unit <system> synthesized.




=========================================================================
HDL Synthesis Report

Found no macro
=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================



Reading core <../implementation/clock_reset_block_wrapper.ngc>.


Reading core <../implementation/ppc405_i_wrapper.ngc>.


Reading core <../implementation/plb_bus_wrapper.ngc>.


Reading core <../implementation/plb_ddr_controller_i_wrapper.ngc>.


Reading core <../implementation/plb_bram_if_cntlr_i_wrapper.ngc>.


Reading core <../implementation/bram_wrapper.ngc>.


Reading core <../implementation/plb2opb_bridge_i_wrapper.ngc>.


Reading core <../implementation/opb_bus_wrapper.ngc>.


Reading core <../implementation/ap1000_interrupt_interface_i_wrapper.ngc>.
Reading core <../implementation/opb_intc_i_wrapper.ngc>.


Reading core <../implementation/rs232_1_wrapper.ngc>.
Reading core <../implementation/opbslave_ext_bridge_i_wrapper.ngc>.


Reading core <../implementation/plb_psb_bridge_i_wrapper.ngc>.


Reading core <../implementation/dcr_bus_wrapper.ngc>.
Reading core <../implementation/ppc405_ppcjtag_chain_wrapper.ngc>.


Reading core <../implementation/jtagppc_0_wrapper.ngc>.
Reading core <../implementation/ms_rst_4regs_0_wrapper.ngc>.


Reading core <../implementation/opb_slave1_0_wrapper.ngc>.
Reading core <../implementation/plb_emc_0_wrapper.ngc>.


Reading core <../implementation/opb_gpio_0_wrapper.ngc>.


Reading core <../implementation/opb_timer_0_wrapper.ngc>.


Loading core <clock_reset_block_wrapper> for timing and area information for instance <clock_reset_block>.
Loading core <ppc405_i_wrapper> for timing and area information for instance <ppc405_i>.
Loading core <plb_bus_wrapper> for timing and area information for instance <plb_bus>.


Loading core <plb_ddr_controller_i_wrapper> for timing and area information for instance <plb_ddr_controller_i>.
Loading core <plb_bram_if_cntlr_i_wrapper> for timing and area information for instance <plb_bram_if_cntlr_i>.


Loading core <bram_wrapper> for timing and area information for instance <bram>.
Loading core <plb2opb_bridge_i_wrapper> for timing and area information for instance <plb2opb_bridge_i>.
Loading core <opb_bus_wrapper> for timing and area information for instance <opb_bus>.
Loading core <ap1000_interrupt_interface_i_wrapper> for timing and area information for instance <ap1000_interrupt_interface_i>.
Loading core <opb_intc_i_wrapper> for timing and area information for instance <opb_intc_i>.
Loading core <rs232_1_wrapper> for timing and area information for instance <rs232_1>.
Loading core <opbslave_ext_bridge_i_wrapper> for timing and area information for instance <opbslave_ext_bridge_i>.


Loading core <plb_psb_bridge_i_wrapper> for timing and area information for instance <plb_psb_bridge_i>.


Loading core <dcr_bus_wrapper> for timing and area information for instance <dcr_bus>.
Loading core <ppc405_ppcjtag_chain_wrapper> for timing and area information for instance <ppc405_ppcjtag_chain>.
Loading core <jtagppc_0_wrapper> for timing and area information for instance <jtagppc_0>.
Loading core <ms_rst_4regs_0_wrapper> for timing and area information for instance <ms_rst_4regs_0>.


Loading core <opb_slave1_0_wrapper> for timing and area information for instance <opb_slave1_0>.
Loading core <plb_emc_0_wrapper> for timing and area information for instance <plb_emc_0>.
Loading core <opb_gpio_0_wrapper> for timing and area information for instance <opb_gpio_0>.
Loading core <opb_timer_0_wrapper> for timing and area information for instance <opb_timer_0>.


Loading device for application Rf_Device from file '2vp100.nph' in environment C:\Xilinx91i.



=========================================================================
Advanced HDL Synthesis Report

Found no macro
=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================



Optimizing unit <system> ...



Mapping all equations...


Building and optimizing final netlist ...


INFO:Xst:2260 - The FF/Latch <plb_bus/I_PLB_ARBITER_LOGIC/I_PRIORITY_ENCODER/I_ARBADDRSEL/arbAddrSelReg_i_2> in Unit <plb_bus> is equivalent to the following FF/Latch : <plb_bus/I_PLB_ARBITER_LOGIC/I_PRIORITY_ENCODER/I_ARBADDRSEL/arbAddrSelReg_i_2_1> 
INFO:Xst:2260 - The FF/Latch <plb_bus/I_PLB_ARBITER_LOGIC/I_PRIORITY_ENCODER/I_ARBADDRSEL/arbAddrSelReg_i_0> in Unit <plb_bus> is equivalent to the following FF/Latch : <plb_bus/I_PLB_ARBITER_LOGIC/I_PRIORITY_ENCODER/I_ARBADDRSEL/arbAddrSelReg_i_0_1> 
INFO:Xst:2260 - The FF/Latch <plb_bus/I_PLB_ARBITER_LOGIC/I_PRIORITY_ENCODER/I_ARBADDRSEL/arbAddrSelReg_i_1> in Unit <plb_bus> is equivalent to the following FF/Latch : <plb_bus/I_PLB_ARBITER_LOGIC/I_PRIORITY_ENCODER/I_ARBADDRSEL/arbAddrSelReg_i_1_1> 
INFO:Xst:2260 - The FF/Latch <plb_ddr_controller_i/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[3].DQS_OE_REG_I> in Unit <plb_ddr_controller_i> is equivalent to the following 3 FFs/Latches : <plb_ddr_controller_i/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[2].DQS_OE_REG_I> <plb_ddr_controller_i/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[1].DQS_OE_REG_I> <plb_ddr_controller_i/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[0].DQS_OE_REG_I> 
INFO:Xst:2260 - The FF/Latch <plb_ddr_controller_i/DDR_CTRL_I/DATASM_I/WRITE_DQS_EN_GEN[3].WR_DQS_REG> in Unit <plb_ddr_controller_i> is equivalent to the following 3 FFs/Latches : <plb_ddr_controller_i/DDR_CTRL_I/DATASM_I/WRITE_DQS_EN_GEN[2].WR_DQS_REG> <plb_ddr_controller_i/DDR_CTRL_I/DATASM_I/WRITE_DQS_EN_GEN[1].WR_DQS_REG> <plb_ddr_controller_i/DDR_CTRL_I/DATASM_I/WRITE_DQS_EN_GEN[0].WR_DQS_REG> 
INFO:Xst:2260 - The FF/Latch <plb_ddr_controller_i/PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_STEER_ADDRESS_COUNTER/GEN_S_H_SIZE_REG[3].I_SIZE_S_H_REG> in Unit <plb_ddr_controller_i> is equivalent to the following FF/Latch : <plb_ddr_controller_i/PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_BUS_ADDRESS_COUNTER/GEN_S_H_SIZE_REG[3].I_SIZE_S_H_REG> 
INFO:Xst:2260 - The FF/Latch <plb_ddr_controller_i/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[3].DQS_RST_I> in Unit <plb_ddr_controller_i> is equivalent to the following 3 FFs/Latches : <plb_ddr_controller_i/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[2].DQS_RST_I> <plb_ddr_controller_i/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[1].DQS_RST_I> <plb_ddr_controller_i/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[0].DQS_RST_I> 
INFO:Xst:2260 - The FF/Latch <plb_ddr_controller_i/PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_STEER_ADDRESS_COUNTER/GEN_S_H_SIZE_REG[2].I_SIZE_S_H_REG> in Unit <plb_ddr_controller_i> is equivalent to the following FF/Latch : <plb_ddr_controller_i/PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_BUS_ADDRESS_COUNTER/GEN_S_H_SIZE_REG[2].I_SIZE_S_H_REG> 
INFO:Xst:2260 - The FF/Latch <plb_ddr_controller_i/PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_STEER_ADDRESS_COUNTER/I_CACHLN_S_H_REG> in Unit <plb_ddr_controller_i> is equivalent to the following FF/Latch : <plb_ddr_controller_i/PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_BUS_ADDRESS_COUNTER/I_CACHLN_S_H_REG> 
INFO:Xst:2260 - The FF/Latch <plb_ddr_controller_i/PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_STEER_ADDRESS_COUNTER/I_SNGL_S_H_REG> in Unit <plb_ddr_controller_i> is equivalent to the following FF/Latch : <plb_ddr_controller_i/PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_BUS_ADDRESS_COUNTER/I_SNGL_S_H_REG> 
INFO:Xst:2260 - The FF/Latch <plb_ddr_controller_i/PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_STEER_ADDRESS_COUNTER/I_BURST_S_H_REG> in Unit <plb_ddr_controller_i> is equivalent to the following FF/Latch : <plb_ddr_controller_i/PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_BUS_ADDRESS_COUNTER/I_BURST_S_H_REG> 
INFO:Xst:2260 - The FF/Latch <opb_intc_i/INTC_CORE_I/REGS_I/OPT_REGS_I/IPR_GEN.IPR_REG_GEN[17].IPR_REG_BIT_I> in Unit <opb_intc_i> is equivalent to the following FF/Latch : <opb_intc_i/INTC_CORE_I/IRQ_GEN_I/MASKED_INTS_REG_GEN[17].MASKED_INTS_REG_BIT_I> 


INFO:Xst:2260 - The FF/Latch <opb_intc_i/INTC_CORE_I/REGS_I/OPT_REGS_I/IPR_GEN.IPR_REG_GEN[15].IPR_REG_BIT_I> in Unit <opb_intc_i> is equivalent to the following FF/Latch : <opb_intc_i/INTC_CORE_I/IRQ_GEN_I/MASKED_INTS_REG_GEN[15].MASKED_INTS_REG_BIT_I> 
INFO:Xst:2260 - The FF/Latch <opb_intc_i/INTC_CORE_I/REGS_I/OPT_REGS_I/IPR_GEN.IPR_REG_GEN[12].IPR_REG_BIT_I> in Unit <opb_intc_i> is equivalent to the following FF/Latch : <opb_intc_i/INTC_CORE_I/IRQ_GEN_I/MASKED_INTS_REG_GEN[12].MASKED_INTS_REG_BIT_I> 
INFO:Xst:2260 - The FF/Latch <opb_intc_i/INTC_CORE_I/REGS_I/OPT_REGS_I/IVR_GEN.IVR_REG_GEN[5].IVR_REG_BIT_I> in Unit <opb_intc_i> is equivalent to the following 15 FFs/Latches : <opb_intc_i/INTC_CORE_I/REGS_I/OPT_REGS_I/IVR_GEN.IVR_REG_GEN[6].IVR_REG_BIT_I> <opb_intc_i/INTC_CORE_I/REGS_I/OPT_REGS_I/IVR_GEN.IVR_REG_GEN[7].IVR_REG_BIT_I> <opb_intc_i/INTC_CORE_I/REGS_I/OPT_REGS_I/IVR_GEN.IVR_REG_GEN[8].IVR_REG_BIT_I> <opb_intc_i/INTC_CORE_I/REGS_I/OPT_REGS_I/IVR_GEN.IVR_REG_GEN[9].IVR_REG_BIT_I> <opb_intc_i/INTC_CORE_I/REGS_I/OPT_REGS_I/IVR_GEN.IVR_REG_GEN[10].IVR_REG_BIT_I> <opb_intc_i/INTC_CORE_I/REGS_I/OPT_REGS_I/IVR_GEN.IVR_REG_GEN[11].IVR_REG_BIT_I> <opb_intc_i/INTC_CORE_I/REGS_I/OPT_REGS_I/IVR_GEN.IVR_REG_GEN[12].IVR_REG_BIT_I> <opb_intc_i/INTC_CORE_I/REGS_I/OPT_REGS_I/IVR_GEN.IVR_REG_GEN[13].IVR_REG_BIT_I> <opb_intc_i/INTC_CORE_I/REGS_I/OPT_REGS_I/IVR_GEN.IVR_REG_GEN[14].IVR_REG_BIT_I> <opb_intc_i/INTC_CORE_I/REGS_I/OPT_REGS_I/IVR_GEN.IVR_REG_GEN[15].IVR_REG_BIT_I>
   <opb_intc_i/INTC_CORE_I/REGS_I/OPT_REGS_I/IVR_GEN.IVR_REG_GEN[16].IVR_REG_BIT_I> <opb_intc_i/INTC_CORE_I/REGS_I/OPT_REGS_I/IVR_GEN.IVR_REG_GEN[17].IVR_REG_BIT_I> <opb_intc_i/INTC_CORE_I/REGS_I/OPT_REGS_I/IVR_GEN.IVR_REG_GEN[18].IVR_REG_BIT_I> <opb_intc_i/INTC_CORE_I/REGS_I/OPT_REGS_I/IVR_GEN.IVR_REG_GEN[19].IVR_REG_BIT_I> <opb_intc_i/INTC_CORE_I/REGS_I/OPT_REGS_I/IVR_GEN.IVR_REG_GEN[20].IVR_REG_BIT_I> 
INFO:Xst:2260 - The FF/Latch <opb_intc_i/INTC_CORE_I/REGS_I/OPT_REGS_I/IPR_GEN.IPR_REG_GEN[13].IPR_REG_BIT_I> in Unit <opb_intc_i> is equivalent to the following FF/Latch : <opb_intc_i/INTC_CORE_I/IRQ_GEN_I/MASKED_INTS_REG_GEN[13].MASKED_INTS_REG_BIT_I> 
INFO:Xst:2260 - The FF/Latch <opb_intc_i/INTC_CORE_I/REGS_I/OPT_REGS_I/IPR_GEN.IPR_REG_GEN[10].IPR_REG_BIT_I> in Unit <opb_intc_i> is equivalent to the following FF/Latch : <opb_intc_i/INTC_CORE_I/IRQ_GEN_I/MASKED_INTS_REG_GEN[10].MASKED_INTS_REG_BIT_I> 
INFO:Xst:2260 - The FF/Latch <opb_intc_i/INTC_CORE_I/REGS_I/OPT_REGS_I/IPR_GEN.IPR_REG_GEN[14].IPR_REG_BIT_I> in Unit <opb_intc_i> is equivalent to the following FF/Latch : <opb_intc_i/INTC_CORE_I/IRQ_GEN_I/MASKED_INTS_REG_GEN[14].MASKED_INTS_REG_BIT_I> 
INFO:Xst:2260 - The FF/Latch <opb_intc_i/INTC_CORE_I/REGS_I/OPT_REGS_I/IPR_GEN.IPR_REG_GEN[8].IPR_REG_BIT_I> in Unit <opb_intc_i> is equivalent to the following FF/Latch : <opb_intc_i/INTC_CORE_I/IRQ_GEN_I/MASKED_INTS_REG_GEN[8].MASKED_INTS_REG_BIT_I> 
INFO:Xst:2260 - The FF/Latch <opb_intc_i/INTC_CORE_I/REGS_I/OPT_REGS_I/IPR_GEN.IPR_REG_GEN[1].IPR_REG_BIT_I> in Unit <opb_intc_i> is equivalent to the following FF/Latch : <opb_intc_i/INTC_CORE_I/IRQ_GEN_I/MASKED_INTS_REG_GEN[1].MASKED_INTS_REG_BIT_I> 
INFO:Xst:2260 - The FF/Latch <opb_intc_i/INTC_CORE_I/REGS_I/OPT_REGS_I/IPR_GEN.IPR_REG_GEN[3].IPR_REG_BIT_I> in Unit <opb_intc_i> is equivalent to the following FF/Latch : <opb_intc_i/INTC_CORE_I/IRQ_GEN_I/MASKED_INTS_REG_GEN[3].MASKED_INTS_REG_BIT_I> 
INFO:Xst:2260 - The FF/Latch <opb_intc_i/INTC_CORE_I/REGS_I/OPT_REGS_I/IPR_GEN.IPR_REG_GEN[20].IPR_REG_BIT_I> in Unit <opb_intc_i> is equivalent to the following FF/Latch : <opb_intc_i/INTC_CORE_I/IRQ_GEN_I/MASKED_INTS_REG_GEN[20].MASKED_INTS_REG_BIT_I> 
INFO:Xst:2260 - The FF/Latch <opb_intc_i/INTC_CORE_I/REGS_I/OPT_REGS_I/IPR_GEN.IPR_REG_GEN[4].IPR_REG_BIT_I> in Unit <opb_intc_i> is equivalent to the following FF/Latch : <opb_intc_i/INTC_CORE_I/IRQ_GEN_I/MASKED_INTS_REG_GEN[4].MASKED_INTS_REG_BIT_I> 
INFO:Xst:2260 - The FF/Latch <opb_intc_i/OPB_INTFC_I/INTC_DBUS_REG_GEN[10].INTC_DBUS_BIT_I> in Unit <opb_intc_i> is equivalent to the following 10 FFs/Latches : <opb_intc_i/OPB_INTFC_I/INTC_DBUS_REG_GEN[9].INTC_DBUS_BIT_I> <opb_intc_i/OPB_INTFC_I/INTC_DBUS_REG_GEN[8].INTC_DBUS_BIT_I> <opb_intc_i/OPB_INTFC_I/INTC_DBUS_REG_GEN[7].INTC_DBUS_BIT_I> <opb_intc_i/OPB_INTFC_I/INTC_DBUS_REG_GEN[6].INTC_DBUS_BIT_I> <opb_intc_i/OPB_INTFC_I/INTC_DBUS_REG_GEN[5].INTC_DBUS_BIT_I> <opb_intc_i/OPB_INTFC_I/INTC_DBUS_REG_GEN[4].INTC_DBUS_BIT_I> <opb_intc_i/OPB_INTFC_I/INTC_DBUS_REG_GEN[3].INTC_DBUS_BIT_I> <opb_intc_i/OPB_INTFC_I/INTC_DBUS_REG_GEN[2].INTC_DBUS_BIT_I> <opb_intc_i/OPB_INTFC_I/INTC_DBUS_REG_GEN[1].INTC_DBUS_BIT_I> <opb_intc_i/OPB_INTFC_I/INTC_DBUS_REG_GEN[0].INTC_DBUS_BIT_I> 


INFO:Xst:2260 - The FF/Latch <opb_intc_i/INTC_CORE_I/REGS_I/OPT_REGS_I/IPR_GEN.IPR_REG_GEN[5].IPR_REG_BIT_I> in Unit <opb_intc_i> is equivalent to the following FF/Latch : <opb_intc_i/INTC_CORE_I/IRQ_GEN_I/MASKED_INTS_REG_GEN[5].MASKED_INTS_REG_BIT_I> 
INFO:Xst:2260 - The FF/Latch <opb_intc_i/INTC_CORE_I/REGS_I/OPT_REGS_I/IPR_GEN.IPR_REG_GEN[7].IPR_REG_BIT_I> in Unit <opb_intc_i> is equivalent to the following FF/Latch : <opb_intc_i/INTC_CORE_I/IRQ_GEN_I/MASKED_INTS_REG_GEN[7].MASKED_INTS_REG_BIT_I> 
INFO:Xst:2260 - The FF/Latch <opb_intc_i/INTC_CORE_I/REGS_I/OPT_REGS_I/IPR_GEN.IPR_REG_GEN[9].IPR_REG_BIT_I> in Unit <opb_intc_i> is equivalent to the following FF/Latch : <opb_intc_i/INTC_CORE_I/IRQ_GEN_I/MASKED_INTS_REG_GEN[9].MASKED_INTS_REG_BIT_I> 
INFO:Xst:2260 - The FF/Latch <opb_intc_i/INTC_CORE_I/REGS_I/OPT_REGS_I/IPR_GEN.IPR_REG_GEN[19].IPR_REG_BIT_I> in Unit <opb_intc_i> is equivalent to the following FF/Latch : <opb_intc_i/INTC_CORE_I/IRQ_GEN_I/MASKED_INTS_REG_GEN[19].MASKED_INTS_REG_BIT_I> 
INFO:Xst:2260 - The FF/Latch <opb_intc_i/INTC_CORE_I/REGS_I/OPT_REGS_I/IPR_GEN.IPR_REG_GEN[2].IPR_REG_BIT_I> in Unit <opb_intc_i> is equivalent to the following FF/Latch : <opb_intc_i/INTC_CORE_I/IRQ_GEN_I/MASKED_INTS_REG_GEN[2].MASKED_INTS_REG_BIT_I> 
INFO:Xst:2260 - The FF/Latch <opb_intc_i/INTC_CORE_I/REGS_I/OPT_REGS_I/IPR_GEN.IPR_REG_GEN[18].IPR_REG_BIT_I> in Unit <opb_intc_i> is equivalent to the following FF/Latch : <opb_intc_i/INTC_CORE_I/IRQ_GEN_I/MASKED_INTS_REG_GEN[18].MASKED_INTS_REG_BIT_I> 
INFO:Xst:2260 - The FF/Latch <opb_intc_i/INTC_CORE_I/REGS_I/OPT_REGS_I/IPR_GEN.IPR_REG_GEN[11].IPR_REG_BIT_I> in Unit <opb_intc_i> is equivalent to the following FF/Latch : <opb_intc_i/INTC_CORE_I/IRQ_GEN_I/MASKED_INTS_REG_GEN[11].MASKED_INTS_REG_BIT_I> 
INFO:Xst:2260 - The FF/Latch <opb_intc_i/INTC_CORE_I/REGS_I/OPT_REGS_I/IPR_GEN.IPR_REG_GEN[16].IPR_REG_BIT_I> in Unit <opb_intc_i> is equivalent to the following FF/Latch : <opb_intc_i/INTC_CORE_I/IRQ_GEN_I/MASKED_INTS_REG_GEN[16].MASKED_INTS_REG_BIT_I> 
INFO:Xst:2260 - The FF/Latch <opb_intc_i/INTC_CORE_I/REGS_I/OPT_REGS_I/IPR_GEN.IPR_REG_GEN[0].IPR_REG_BIT_I> in Unit <opb_intc_i> is equivalent to the following FF/Latch : <opb_intc_i/INTC_CORE_I/IRQ_GEN_I/MASKED_INTS_REG_GEN[0].MASKED_INTS_REG_BIT_I> 
INFO:Xst:2260 - The FF/Latch <opb_intc_i/INTC_CORE_I/REGS_I/OPT_REGS_I/IPR_GEN.IPR_REG_GEN[6].IPR_REG_BIT_I> in Unit <opb_intc_i> is equivalent to the following FF/Latch : <opb_intc_i/INTC_CORE_I/IRQ_GEN_I/MASKED_INTS_REG_GEN[6].MASKED_INTS_REG_BIT_I> 
INFO:Xst:2260 - The FF/Latch <opbslave_ext_bridge_i/bridge/flash_cs_n> in Unit <opbslave_ext_bridge_i> is equivalent to the following FF/Latch : <opbslave_ext_bridge_i/bridge/flash_cs_n_1> 
INFO:Xst:2260 - The FF/Latch <opbslave_ext_bridge_i/bridge/current_ext_access_0> in Unit <opbslave_ext_bridge_i> is equivalent to the following 2 FFs/Latches : <opbslave_ext_bridge_i/bridge/current_ext_access_0_1> <opbslave_ext_bridge_i/bridge/current_ext_access_0_2> 
INFO:Xst:2260 - The FF/Latch <plb_psb_bridge_i/plb2psb_bridge/plb2psb_psbside/PSBma_br_n> in Unit <plb_psb_bridge_i> is equivalent to the following FF/Latch : <plb_psb_bridge_i/plb2psb_bridge/plb2psb_psbside/PSBma_br_n_int> 
INFO:Xst:2260 - The FF/Latch <plb_psb_bridge_i/plb2psb_bridge/plb2psb_plbside/pa1_full> in Unit <plb_psb_bridge_i> is equivalent to the following FF/Latch : <plb_psb_bridge_i/plb2psb_bridge/plb2psb_plbside/pa1_full_1> 
INFO:Xst:2260 - The FF/Latch <plb_psb_bridge_i/plb2psb_bridge/plb2psb_psbside/PSBma_abb_n_o_reg> in Unit <plb_psb_bridge_i> is equivalent to the following 42 FFs/Latches : <plb_psb_bridge_i/PSB_tt_T_0> <plb_psb_bridge_i/PSB_tt_T_1> <plb_psb_bridge_i/PSB_tt_T_2> <plb_psb_bridge_i/PSB_tt_T_3> <plb_psb_bridge_i/PSB_tt_T_4> <plb_psb_bridge_i/PSB_tsiz_T_0> <plb_psb_bridge_i/PSB_tsiz_T_1> <plb_psb_bridge_i/PSB_tsiz_T_2> <plb_psb_bridge_i/PSB_tsiz_T_3> <plb_psb_bridge_i/PSB_tbst_n_T> <plb_psb_bridge_i/PSB_a_T_0> <plb_psb_bridge_i/PSB_a_T_1> <plb_psb_bridge_i/PSB_a_T_2> <plb_psb_bridge_i/PSB_a_T_3> <plb_psb_bridge_i/PSB_a_T_4> <plb_psb_bridge_i/PSB_a_T_5> <plb_psb_bridge_i/PSB_a_T_6> <plb_psb_bridge_i/PSB_a_T_7> <plb_psb_bridge_i/PSB_a_T_8> <plb_psb_bridge_i/PSB_a_T_9> <plb_psb_bridge_i/PSB_a_T_10> <plb_psb_bridge_i/PSB_a_T_11> <plb_psb_bridge_i/PSB_a_T_12> <plb_psb_bridge_i/PSB_a_T_13> <plb_psb_bridge_i/PSB_a_T_14> <plb_psb_bridge_i/PSB_a_T_15> <plb_psb_bridge_i/PSB_a_T_16> <plb_psb_bridge_i/PSB_a_T_17>
   <plb_psb

_bridge_i/PSB_a_T_18> <plb_psb_bridge_i/PSB_a_T_19> <plb_psb_bridge_i/PSB_a_T_20> <plb_psb_bridge_i/PSB_a_T_21> <plb_psb_bridge_i/PSB_a_T_22> <plb_psb_bridge_i/PSB_a_T_23> <plb_psb_bridge_i/PSB_a_T_24> <plb_psb_bridge_i/PSB_a_T_25> <plb_psb_bridge_i/PSB_a_T_26> <plb_psb_bridge_i/PSB_a_T_27> <plb_psb_bridge_i/PSB_a_T_28> <plb_psb_bridge_i/PSB_a_T_29> <plb_psb_bridge_i/PSB_a_T_30> <plb_psb_bridge_i/PSB_a_T_31> 
INFO:Xst:2260 - The FF/Latch <plb_psb_bridge_i/PSB_d_T_0> in Unit <plb_psb_bridge_i> is equivalent to the following 63 FFs/Latches : <plb_psb_bridge_i/PSB_d_T_1> <plb_psb_bridge_i/PSB_d_T_2> <plb_psb_bridge_i/PSB_d_T_3> <plb_psb_bridge_i/PSB_d_T_4> <plb_psb_bridge_i/PSB_d_T_5> <plb_psb_bridge_i/PSB_d_T_6> <plb_psb_bridge_i/PSB_d_T_7> <plb_psb_bridge_i/PSB_d_T_8> <plb_psb_bridge_i/PSB_d_T_9> <plb_psb_bridge_i/PSB_d_T_10> <plb_psb_bridge_i/PSB_d_T_11> <plb_psb_bridge_i/PSB_d_T_12> <plb_psb_bridge_i/PSB_d_T_13> <plb_psb_bridge_i/PSB_d_T_14> <plb_psb_bridge_i/PSB_d_T_15> <plb_psb_bridge_i/PSB_d_T_16> <plb_psb_bridge_i/PSB_d_T_17> <plb_psb_bridge_i/PSB_d_T_18> <plb_psb_bridge_i/PSB_d_T_19> <plb_psb_bridge_i/PSB_d_T_20> <plb_psb_bridge_i/PSB_d_T_21> <plb_psb_bridge_i/PSB_d_T_22> <plb_psb_bridge_i/PSB_d_T_23> <plb_psb_bridge_i/PSB_d_T_24> <plb_psb_bridge_i/PSB_d_T_25> <plb_psb_bridge_i/PSB_d_T_26> <plb_psb_bridge_i/PSB_d_T_27> <plb_psb_bridge_i/PSB_d_T_28> <plb_psb_bridge_i/PSB_d_T_29> <plb_psb_bridge_i/PSB_d_T_30>
   <plb_psb_bridge_i/PSB_d_T_31> <plb_psb_bridge_i/PSB_d_T_32> <plb_psb_bridge_i/PSB_d_T_33> <plb_psb_bridge_i/PSB_d_T_34> <plb_psb_bridge_i/PSB_d_T_35> <plb_psb_bridge_i/PSB_d_T_36> <plb_psb_bridge_i/PSB_d_T_37> <plb_psb_bridge_i/PSB_d_T_38> <plb_psb_bridge_i/PSB_d_T_39> <plb_psb_bridge_i/PSB_d_T_40> <plb_psb_bridge_i/PSB_d_T_41> <plb_psb_bridge_i/PSB_d_T_42> <plb_psb_bridge_i/PSB_d_T_43> <plb_psb_bridge_i/PSB_d_T_44> <plb_psb_bridge_i/PSB_d_T_45> <plb_psb_bridge_i/PSB_d_T_46> <plb_psb_bridge_i/PSB_d_T_47> <plb_psb_bridge_i/PSB_d_T_48> <plb_psb_bridge_i/PSB_d_T_49> <plb_psb_bridge_i/PSB_d_T_50> <plb_psb_bridge_i/PSB_d_T_51> <plb_psb_bridge_i/PSB_d_T_52> <plb_psb_bridge_i/PSB_d_T_53> <plb_psb_bridge_i/PSB_d_T_54> <plb_psb_bridge_i/PSB_d_T_55> <plb_psb_bridge_i/PSB_d_T_56> <plb_psb_bridge_i/PSB_d_T_57> <plb_psb_bridge_i/PSB_d_T_58> <plb_psb_bridge_i/PSB_d_T_59> <plb_psb_bridge_i/PSB_d_T_60> <plb_psb_bridge_i/PSB_d_T_61> <plb_psb_bridge_i/PSB_d_T_62> <plb_psb_bridge_i/PSB_d_T_63> 
INFO:Xst:2260 - The FF/Latch <plb_psb_bridge_i/plb2psb_bridge/plb2psb_plbside/pa1_full_s> in Unit <plb_psb_bridge_i> is equivalent to the following FF/Latch : <plb_psb_bridge_i/plb2psb_bridge/plb2psb_plbside/pa1_full_s_1> 
INFO:Xst:2260 - The FF/Latch <ms_rst_4regs_0/USER_LOGIC_I/slv_reg0_20> in Unit <ms_rst_4regs_0> is equivalent to the following FF/Latch : <ms_rst_4regs_0/USER_LOGIC_I/slv_reg0_20_1> 
INFO:Xst:2260 - The FF/Latch <ms_rst_4regs_0/USER_LOGIC_I/slv_reg0_22> in Unit <ms_rst_4regs_0> is equivalent to the following 2 FFs/Latches : <ms_rst_4regs_0/USER_LOGIC_I/slv_reg0_22_1> <ms_rst_4regs_0/USER_LOGIC_I/slv_reg0_22_2> 
INFO:Xst:2260 - The FF/Latch <ms_rst_4regs_0/USER_LOGIC_I/slv_reg0_19> in Unit <ms_rst_4regs_0> is equivalent to the following FF/Latch : <ms_rst_4regs_0/USER_LOGIC_I/slv_reg0_19_1> 
INFO:Xst:2260 - The FF/Latch <ms_rst_4regs_0/USER_LOGIC_I/slv_reg0_21> in Unit <ms_rst_4regs_0> is equivalent to the following FF/Latch : <ms_rst_4regs_0/USER_LOGIC_I/slv_reg0_21_1> 
INFO:Xst:2260 - The FF/Latch <ms_rst_4regs_0/USER_LOGIC_I/slv_reg0_23> in Unit <ms_rst_4regs_0> is equivalent to the following 2 FFs/Latches : <ms_rst_4regs_0/USER_LOGIC_I/slv_reg0_23_1> <ms_rst_4regs_0/USER_LOGIC_I/slv_reg0_23_2> 
INFO:Xst:2260 - The FF/Latch <opb_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[21].TCSR0_FF_I> in Unit <opb_timer_0> is equivalent to the following FF/Latch : <opb_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[21].TCSR1_FF_I> 
INFO:Xst:2260 - The FF/Latch <plb_bus/I_PLB_ARBITER_LOGIC/I_PRIORITY_ENCODER/I_ARBADDRSEL/arbAddrSelReg_i_2> in Unit <plb_bus> is equivalent to the following FF/Latch : <plb_bus/I_PLB_ARBITER_LOGIC/I_PRIORITY_ENCODER/I_ARBADDRSEL/arbAddrSelReg_i_2_1> 


INFO:Xst:2260 - The FF/Latch <plb_bus/I_PLB_ARBITER_LOGIC/I_PRIORITY_ENCODER/I_ARBADDRSEL/arbAddrSelReg_i_0> in Unit <plb_bus> is equivalent to the following FF/Latch : <plb_bus/I_PLB_ARBITER_LOGIC/I_PRIORITY_ENCODER/I_ARBADDRSEL/arbAddrSelReg_i_0_1> 
INFO:Xst:2260 - The FF/Latch <plb_bus/I_PLB_ARBITER_LOGIC/I_PRIORITY_ENCODER/I_ARBADDRSEL/arbAddrSelReg_i_1> in Unit <plb_bus> is equivalent to the following FF/Latch : <plb_bus/I_PLB_ARBITER_LOGIC/I_PRIORITY_ENCODER/I_ARBADDRSEL/arbAddrSelReg_i_1_1> 
INFO:Xst:2260 - The FF/Latch <plb_ddr_controller_i/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[3].DQS_OE_REG_I> in Unit <plb_ddr_controller_i> is equivalent to the following 3 FFs/Latches : <plb_ddr_controller_i/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[2].DQS_OE_REG_I> <plb_ddr_controller_i/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[1].DQS_OE_REG_I> <plb_ddr_controller_i/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[0].DQS_OE_REG_I> 
INFO:Xst:2260 - The FF/Latch <plb_ddr_controller_i/DDR_CTRL_I/DATASM_I/WRITE_DQS_EN_GEN[3].WR_DQS_REG> in Unit <plb_ddr_controller_i> is equivalent to the following 3 FFs/Latches : <plb_ddr_controller_i/DDR_CTRL_I/DATASM_I/WRITE_DQS_EN_GEN[2].WR_DQS_REG> <plb_ddr_controller_i/DDR_CTRL_I/DATASM_I/WRITE_DQS_EN_GEN[1].WR_DQS_REG> <plb_ddr_controller_i/DDR_CTRL_I/DATASM_I/WRITE_DQS_EN_GEN[0].WR_DQS_REG> 
INFO:Xst:2260 - The FF/Latch <plb_ddr_controller_i/PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_STEER_ADDRESS_COUNTER/GEN_S_H_SIZE_REG[3].I_SIZE_S_H_REG> in Unit <plb_ddr_controller_i> is equivalent to the following FF/Latch : <plb_ddr_controller_i/PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_BUS_ADDRESS_COUNTER/GEN_S_H_SIZE_REG[3].I_SIZE_S_H_REG> 
INFO:Xst:2260 - The FF/Latch <plb_ddr_controller_i/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[3].DQS_RST_I> in Unit <plb_ddr_controller_i> is equivalent to the following 3 FFs/Latches : <plb_ddr_controller_i/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[2].DQS_RST_I> <plb_ddr_controller_i/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[1].DQS_RST_I> <plb_ddr_controller_i/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[0].DQS_RST_I> 
INFO:Xst:2260 - The FF/Latch <plb_ddr_controller_i/PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_STEER_ADDRESS_COUNTER/GEN_S_H_SIZE_REG[2].I_SIZE_S_H_REG> in Unit <plb_ddr_controller_i> is equivalent to the following FF/Latch : <plb_ddr_controller_i/PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_BUS_ADDRESS_COUNTER/GEN_S_H_SIZE_REG[2].I_SIZE_S_H_REG> 
INFO:Xst:2260 - The FF/Latch <plb_ddr_controller_i/PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_STEER_ADDRESS_COUNTER/I_CACHLN_S_H_REG> in Unit <plb_ddr_controller_i> is equivalent to the following FF/Latch : <plb_ddr_controller_i/PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_BUS_ADDRESS_COUNTER/I_CACHLN_S_H_REG> 
INFO:Xst:2260 - The FF/Latch <plb_ddr_controller_i/PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_STEER_ADDRESS_COUNTER/I_SNGL_S_H_REG> in Unit <plb_ddr_controller_i> is equivalent to the following FF/Latch : <plb_ddr_controller_i/PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_BUS_ADDRESS_COUNTER/I_SNGL_S_H_REG> 
INFO:Xst:2260 - The FF/Latch <plb_ddr_controller_i/PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_STEER_ADDRESS_COUNTER/I_BURST_S_H_REG> in Unit <plb_ddr_controller_i> is equivalent to the following FF/Latch : <plb_ddr_controller_i/PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_BUS_ADDRESS_COUNTER/I_BURST_S_H_REG> 
INFO:Xst:2260 - The FF/Latch <opb_intc_i/INTC_CORE_I/REGS_I/OPT_REGS_I/IPR_GEN.IPR_REG_GEN[18].IPR_REG_BIT_I> in Unit <opb_intc_i> is equivalent to the following FF/Latch : <opb_intc_i/INTC_CORE_I/IRQ_GEN_I/MASKED_INTS_REG_GEN[18].MASKED_INTS_REG_BIT_I> 
INFO:Xst:2260 - The FF/Latch <opb_intc_i/INTC_CORE_I/REGS_I/OPT_REGS_I/IPR_GEN.IPR_REG_GEN[10].IPR_REG_BIT_I> in Unit <opb_intc_i> is equivalent to the following FF/Latch : <opb_intc_i/INTC_CORE_I/IRQ_GEN_I/MASKED_INTS_REG_GEN[10].MASKED_INTS_REG_BIT_I> 


INFO:Xst:2260 - The FF/Latch <opb_intc_i/INTC_CORE_I/REGS_I/OPT_REGS_I/IPR_GEN.IPR_REG_GEN[6].IPR_REG_BIT_I> in Unit <opb_intc_i> is equivalent to the following FF/Latch : <opb_intc_i/INTC_CORE_I/IRQ_GEN_I/MASKED_INTS_REG_GEN[6].MASKED_INTS_REG_BIT_I> 
INFO:Xst:2260 - The FF/Latch <opb_intc_i/INTC_CORE_I/REGS_I/OPT_REGS_I/IPR_GEN.IPR_REG_GEN[3].IPR_REG_BIT_I> in Unit <opb_intc_i> is equivalent to the following FF/Latch : <opb_intc_i/INTC_CORE_I/IRQ_GEN_I/MASKED_INTS_REG_GEN[3].MASKED_INTS_REG_BIT_I> 
INFO:Xst:2260 - The FF/Latch <opb_intc_i/INTC_CORE_I/REGS_I/OPT_REGS_I/IPR_GEN.IPR_REG_GEN[2].IPR_REG_BIT_I> in Unit <opb_intc_i> is equivalent to the following FF/Latch : <opb_intc_i/INTC_CORE_I/IRQ_GEN_I/MASKED_INTS_REG_GEN[2].MASKED_INTS_REG_BIT_I> 
INFO:Xst:2260 - The FF/Latch <opb_intc_i/INTC_CORE_I/REGS_I/OPT_REGS_I/IPR_GEN.IPR_REG_GEN[12].IPR_REG_BIT_I> in Unit <opb_intc_i> is equivalent to the following FF/Latch : <opb_intc_i/INTC_CORE_I/IRQ_GEN_I/MASKED_INTS_REG_GEN[12].MASKED_INTS_REG_BIT_I> 
INFO:Xst:2260 - The FF/Latch <opb_intc_i/INTC_CORE_I/REGS_I/OPT_REGS_I/IPR_GEN.IPR_REG_GEN[9].IPR_REG_BIT_I> in Unit <opb_intc_i> is equivalent to the following FF/Latch : <opb_intc_i/INTC_CORE_I/IRQ_GEN_I/MASKED_INTS_REG_GEN[9].MASKED_INTS_REG_BIT_I> 
INFO:Xst:2260 - The FF/Latch <opb_intc_i/INTC_CORE_I/REGS_I/OPT_REGS_I/IPR_GEN.IPR_REG_GEN[4].IPR_REG_BIT_I> in Unit <opb_intc_i> is equivalent to the following FF/Latch : <opb_intc_i/INTC_CORE_I/IRQ_GEN_I/MASKED_INTS_REG_GEN[4].MASKED_INTS_REG_BIT_I> 
INFO:Xst:2260 - The FF/Latch <opb_intc_i/INTC_CORE_I/REGS_I/OPT_REGS_I/IPR_GEN.IPR_REG_GEN[16].IPR_REG_BIT_I> in Unit <opb_intc_i> is equivalent to the following FF/Latch : <opb_intc_i/INTC_CORE_I/IRQ_GEN_I/MASKED_INTS_REG_GEN[16].MASKED_INTS_REG_BIT_I> 
INFO:Xst:2260 - The FF/Latch <opb_intc_i/INTC_CORE_I/REGS_I/OPT_REGS_I/IPR_GEN.IPR_REG_GEN[7].IPR_REG_BIT_I> in Unit <opb_intc_i> is equivalent to the following FF/Latch : <opb_intc_i/INTC_CORE_I/IRQ_GEN_I/MASKED_INTS_REG_GEN[7].MASKED_INTS_REG_BIT_I> 
INFO:Xst:2260 - The FF/Latch <opb_intc_i/INTC_CORE_I/REGS_I/OPT_REGS_I/IPR_GEN.IPR_REG_GEN[1].IPR_REG_BIT_I> in Unit <opb_intc_i> is equivalent to the following FF/Latch : <opb_intc_i/INTC_CORE_I/IRQ_GEN_I/MASKED_INTS_REG_GEN[1].MASKED_INTS_REG_BIT_I> 
INFO:Xst:2260 - The FF/Latch <opb_intc_i/INTC_CORE_I/REGS_I/OPT_REGS_I/IPR_GEN.IPR_REG_GEN[11].IPR_REG_BIT_I> in Unit <opb_intc_i> is equivalent to the following FF/Latch : <opb_intc_i/INTC_CORE_I/IRQ_GEN_I/MASKED_INTS_REG_GEN[11].MASKED_INTS_REG_BIT_I> 
INFO:Xst:2260 - The FF/Latch <opb_intc_i/INTC_CORE_I/REGS_I/OPT_REGS_I/IPR_GEN.IPR_REG_GEN[5].IPR_REG_BIT_I> in Unit <opb_intc_i> is equivalent to the following FF/Latch : <opb_intc_i/INTC_CORE_I/IRQ_GEN_I/MASKED_INTS_REG_GEN[5].MASKED_INTS_REG_BIT_I> 
INFO:Xst:2260 - The FF/Latch <opb_intc_i/INTC_CORE_I/REGS_I/OPT_REGS_I/IPR_GEN.IPR_REG_GEN[20].IPR_REG_BIT_I> in Unit <opb_intc_i> is equivalent to the following FF/Latch : <opb_intc_i/INTC_CORE_I/IRQ_GEN_I/MASKED_INTS_REG_GEN[20].MASKED_INTS_REG_BIT_I> 
INFO:Xst:2260 - The FF/Latch <opb_intc_i/INTC_CORE_I/REGS_I/OPT_REGS_I/IPR_GEN.IPR_REG_GEN[17].IPR_REG_BIT_I> in Unit <opb_intc_i> is equivalent to the following FF/Latch : <opb_intc_i/INTC_CORE_I/IRQ_GEN_I/MASKED_INTS_REG_GEN[17].MASKED_INTS_REG_BIT_I> 
INFO:Xst:2260 - The FF/Latch <opb_intc_i/INTC_CORE_I/REGS_I/OPT_REGS_I/IPR_GEN.IPR_REG_GEN[19].IPR_REG_BIT_I> in Unit <opb_intc_i> is equivalent to the following FF/Latch : <opb_intc_i/INTC_CORE_I/IRQ_GEN_I/MASKED_INTS_REG_GEN[19].MASKED_INTS_REG_BIT_I> 
INFO:Xst:2260 - The FF/Latch <opb_intc_i/OPB_INTFC_I/INTC_DBUS_REG_GEN[10].INTC_DBUS_BIT_I> in Unit <opb_intc_i> is equivalent to the following 10 FFs/Latches : <opb_intc_i/OPB_INTFC_I/INTC_DBUS_REG_GEN[9].INTC_DBUS_BIT_I> <opb_intc_i/OPB_INTFC_I/INTC_DBUS_REG_GEN[8].INTC_DBUS_BIT_I> <opb_intc_i/OPB_INTFC_I/INTC_DBUS_REG_GEN[7].INTC_DBUS_BIT_I> <opb_intc_i/OPB_INTFC_I/INTC_DBUS_REG_GEN[6].INTC_DBUS_BIT_I> <opb_intc_i/OPB_INTFC_I/INTC_DBUS_REG_GEN[5].INTC_DBUS_BIT_I> <opb_intc_i/OPB_INTFC_I/INTC_DBUS_REG_GEN[4].INTC_DBUS_BIT_I> <opb_intc_i/OPB_INTFC_I/INTC_DBUS_REG_GEN[3].INTC_DBUS_BIT_I> <opb_intc_i/OPB_INTFC_I/INTC_DBUS_REG_GEN[2].INTC_DBUS_BIT_I> <opb_intc_i/OPB_INTFC_I/INTC_DBUS_REG_GEN[1].INTC_DBUS_BIT_I> <opb_intc_i/OPB_INTFC_I/INTC_DBUS_REG_GEN[0].INTC_DBUS_BIT_I> 


INFO:Xst:2260 - The FF/Latch <opb_intc_i/INTC_CORE_I/REGS_I/OPT_REGS_I/IPR_GEN.IPR_REG_GEN[8].IPR_REG_BIT_I> in Unit <opb_intc_i> is equivalent to the following FF/Latch : <opb_intc_i/INTC_CORE_I/IRQ_GEN_I/MASKED_INTS_REG_GEN[8].MASKED_INTS_REG_BIT_I> 
INFO:Xst:2260 - The FF/Latch <opb_intc_i/INTC_CORE_I/REGS_I/OPT_REGS_I/IPR_GEN.IPR_REG_GEN[13].IPR_REG_BIT_I> in Unit <opb_intc_i> is equivalent to the following FF/Latch : <opb_intc_i/INTC_CORE_I/IRQ_GEN_I/MASKED_INTS_REG_GEN[13].MASKED_INTS_REG_BIT_I> 
INFO:Xst:2260 - The FF/Latch <opb_intc_i/INTC_CORE_I/REGS_I/OPT_REGS_I/IPR_GEN.IPR_REG_GEN[0].IPR_REG_BIT_I> in Unit <opb_intc_i> is equivalent to the following FF/Latch : <opb_intc_i/INTC_CORE_I/IRQ_GEN_I/MASKED_INTS_REG_GEN[0].MASKED_INTS_REG_BIT_I> 
INFO:Xst:2260 - The FF/Latch <opb_intc_i/INTC_CORE_I/REGS_I/OPT_REGS_I/IPR_GEN.IPR_REG_GEN[15].IPR_REG_BIT_I> in Unit <opb_intc_i> is equivalent to the following FF/Latch : <opb_intc_i/INTC_CORE_I/IRQ_GEN_I/MASKED_INTS_REG_GEN[15].MASKED_INTS_REG_BIT_I> 
INFO:Xst:2260 - The FF/Latch <opb_intc_i/INTC_CORE_I/REGS_I/OPT_REGS_I/IPR_GEN.IPR_REG_GEN[14].IPR_REG_BIT_I> in Unit <opb_intc_i> is equivalent to the following FF/Latch : <opb_intc_i/INTC_CORE_I/IRQ_GEN_I/MASKED_INTS_REG_GEN[14].MASKED_INTS_REG_BIT_I> 
INFO:Xst:2260 - The FF/Latch <opb_intc_i/INTC_CORE_I/REGS_I/OPT_REGS_I/IVR_GEN.IVR_REG_GEN[5].IVR_REG_BIT_I> in Unit <opb_intc_i> is equivalent to the following 15 FFs/Latches : <opb_intc_i/INTC_CORE_I/REGS_I/OPT_REGS_I/IVR_GEN.IVR_REG_GEN[6].IVR_REG_BIT_I> <opb_intc_i/INTC_CORE_I/REGS_I/OPT_REGS_I/IVR_GEN.IVR_REG_GEN[7].IVR_REG_BIT_I> <opb_intc_i/INTC_CORE_I/REGS_I/OPT_REGS_I/IVR_GEN.IVR_REG_GEN[8].IVR_REG_BIT_I> <opb_intc_i/INTC_CORE_I/REGS_I/OPT_REGS_I/IVR_GEN.IVR_REG_GEN[9].IVR_REG_BIT_I> <opb_intc_i/INTC_CORE_I/REGS_I/OPT_REGS_I/IVR_GEN.IVR_REG_GEN[10].IVR_REG_BIT_I> <opb_intc_i/INTC_CORE_I/REGS_I/OPT_REGS_I/IVR_GEN.IVR_REG_GEN[11].IVR_REG_BIT_I> <opb_intc_i/INTC_CORE_I/REGS_I/OPT_REGS_I/IVR_GEN.IVR_REG_GEN[12].IVR_REG_BIT_I> <opb_intc_i/INTC_CORE_I/REGS_I/OPT_REGS_I/IVR_GEN.IVR_REG_GEN[13].IVR_REG_BIT_I> <opb_intc_i/INTC_CORE_I/REGS_I/OPT_REGS_I/IVR_GEN.IVR_REG_GEN[14].IVR_REG_BIT_I> <opb_intc_i/INTC_CORE_I/REGS_I/OPT_REGS_I/IVR_GEN.IVR_REG_GEN[15].IVR_REG_BIT_I>
   <opb_intc_i/INTC_CORE_I/REGS_I/OPT_REGS_I/IVR_GEN.IVR_REG_GEN[16].IVR_REG_BIT_I> <opb_intc_i/INTC_CORE_I/REGS_I/OPT_REGS_I/IVR_GEN.IVR_REG_GEN[17].IVR_REG_BIT_I> <opb_intc_i/INTC_CORE_I/REGS_I/OPT_REGS_I/IVR_GEN.IVR_REG_GEN[18].IVR_REG_BIT_I> <opb_intc_i/INTC_CORE_I/REGS_I/OPT_REGS_I/IVR_GEN.IVR_REG_GEN[19].IVR_REG_BIT_I> <opb_intc_i/INTC_CORE_I/REGS_I/OPT_REGS_I/IVR_GEN.IVR_REG_GEN[20].IVR_REG_BIT_I> 
INFO:Xst:2260 - The FF/Latch <opbslave_ext_bridge_i/bridge/flash_cs_n> in Unit <opbslave_ext_bridge_i> is equivalent to the following FF/Latch : <opbslave_ext_bridge_i/bridge/flash_cs_n_1> 
INFO:Xst:2260 - The FF/Latch <opbslave_ext_bridge_i/bridge/current_ext_access_0> in Unit <opbslave_ext_bridge_i> is equivalent to the following 2 FFs/Latches : <opbslave_ext_bridge_i/bridge/current_ext_access_0_1> <opbslave_ext_bridge_i/bridge/current_ext_access_0_2> 
INFO:Xst:2260 - The FF/Latch <plb_psb_bridge_i/plb2psb_bridge/plb2psb_psbside/PSBma_br_n> in Unit <plb_psb_bridge_i> is equivalent to the following FF/Latch : <plb_psb_bridge_i/plb2psb_bridge/plb2psb_psbside/PSBma_br_n_int> 
INFO:Xst:2260 - The FF/Latch <plb_psb_bridge_i/plb2psb_bridge/plb2psb_plbside/pa1_full> in Unit <plb_psb_bridge_i> is equivalent to the following FF/Latch : <plb_psb_bridge_i/plb2psb_bridge/plb2psb_plbside/pa1_full_1> 
INFO:Xst:2260 - The FF/Latch <plb_psb_bridge_i/plb2psb_bridge/plb2psb_psbside/PSBma_abb_n_o_reg> in Unit <plb_psb_bridge_i> is equivalent to the following 42 FFs/Latches : <plb_psb_bridge_i/PSB_tt_T_0> <plb_psb_bridge_i/PSB_tt_T_1> <plb_psb_bridge_i/PSB_tt_T_2> <plb_psb_bridge_i/PSB_tt_T_3> <plb_psb_bridge_i/PSB_tt_T_4> <plb_psb_bridge_i/PSB_tsiz_T_0> <plb_psb_bridge_i/PSB_tsiz_T_1> <plb_psb_bridge_i/PSB_tsiz_T_2> <plb_psb_bridge_i/PSB_tsiz_T_3> <plb_psb_bridge_i/PSB_tbst_n_T> <plb_psb_bridge_i/PSB_a_T_0> <plb_psb_bridge_i/PSB_a_T_1> <plb_psb_bridge_i/PSB_a_T_2> <plb_psb_bridge_i/PSB_a_T_3> <plb_psb_bridge_i/PSB_a_T_4> <plb_psb_bridge_i/PSB_a_T_5> <plb_psb_bridge_i/PSB_a_T_6> <plb_psb_bridge_i/PSB_a_T_7> <plb_psb_bridge_i/PSB_a_T_8> <plb_psb_bridge_i/PSB_a_T_9> <plb_psb_bridge_i/PSB_a_T_10> <plb_psb_bridge_i/PSB_a_T_11> <plb_psb_bridge_i/PSB_a_T_12> <plb_psb_bridge_i/PSB_a_T_13> <plb_psb_bridge_i/PSB_a_T_14> <plb_psb_bridge_i/PSB_a_T_15> <plb_psb_bridge_i/PSB_a_T_16> <plb_psb_bridge_i/PSB_a_T_17>
   <plb_psb

_bridge_i/PSB_a_T_18> <plb_psb_bridge_i/PSB_a_T_19> <plb_psb_bridge_i/PSB_a_T_20> <plb_psb_bridge_i/PSB_a_T_21> <plb_psb_bridge_i/PSB_a_T_22> <plb_psb_bridge_i/PSB_a_T_23> <plb_psb_bridge_i/PSB_a_T_24> <plb_psb_bridge_i/PSB_a_T_25> <plb_psb_bridge_i/PSB_a_T_26> <plb_psb_bridge_i/PSB_a_T_27> <plb_psb_bridge_i/PSB_a_T_28> <plb_psb_bridge_i/PSB_a_T_29> <plb_psb_bridge_i/PSB_a_T_30> <plb_psb_bridge_i/PSB_a_T_31> 
INFO:Xst:2260 - The FF/Latch <plb_psb_bridge_i/PSB_d_T_0> in Unit <plb_psb_bridge_i> is equivalent to the following 63 FFs/Latches : <plb_psb_bridge_i/PSB_d_T_1> <plb_psb_bridge_i/PSB_d_T_2> <plb_psb_bridge_i/PSB_d_T_3> <plb_psb_bridge_i/PSB_d_T_4> <plb_psb_bridge_i/PSB_d_T_5> <plb_psb_bridge_i/PSB_d_T_6> <plb_psb_bridge_i/PSB_d_T_7> <plb_psb_bridge_i/PSB_d_T_8> <plb_psb_bridge_i/PSB_d_T_9> <plb_psb_bridge_i/PSB_d_T_10> <plb_psb_bridge_i/PSB_d_T_11> <plb_psb_bridge_i/PSB_d_T_12> <plb_psb_bridge_i/PSB_d_T_13> <plb_psb_bridge_i/PSB_d_T_14> <plb_psb_bridge_i/PSB_d_T_15> <plb_psb_bridge_i/PSB_d_T_16> <plb_psb_bridge_i/PSB_d_T_17> <plb_psb_bridge_i/PSB_d_T_18> <plb_psb_bridge_i/PSB_d_T_19> <plb_psb_bridge_i/PSB_d_T_20> <plb_psb_bridge_i/PSB_d_T_21> <plb_psb_bridge_i/PSB_d_T_22> <plb_psb_bridge_i/PSB_d_T_23> <plb_psb_bridge_i/PSB_d_T_24> <plb_psb_bridge_i/PSB_d_T_25> <plb_psb_bridge_i/PSB_d_T_26> <plb_psb_bridge_i/PSB_d_T_27> <plb_psb_bridge_i/PSB_d_T_28> <plb_psb_bridge_i/PSB_d_T_29> <plb_psb_bridge_i/PSB_d_T_30>
   <plb_psb_bridge_i/PSB_d_T_31> <plb_psb_bridge_i/PSB_d_T_32> <plb_psb_bridge_i/PSB_d_T_33> <plb_psb_bridge_i/PSB_d_T_34> <plb_psb_bridge_i/PSB_d_T_35> <plb_psb_bridge_i/PSB_d_T_36> <plb_psb_bridge_i/PSB_d_T_37> <plb_psb_bridge_i/PSB_d_T_38> <plb_psb_bridge_i/PSB_d_T_39> <plb_psb_bridge_i/PSB_d_T_40> <plb_psb_bridge_i/PSB_d_T_41> <plb_psb_bridge_i/PSB_d_T_42> <plb_psb_bridge_i/PSB_d_T_43> <plb_psb_bridge_i/PSB_d_T_44> <plb_psb_bridge_i/PSB_d_T_45> <plb_psb_bridge_i/PSB_d_T_46> <plb_psb_bridge_i/PSB_d_T_47> <plb_psb_bridge_i/PSB_d_T_48> <plb_psb_bridge_i/PSB_d_T_49> <plb_psb_bridge_i/PSB_d_T_50> <plb_psb_bridge_i/PSB_d_T_51> <plb_psb_bridge_i/PSB_d_T_52> <plb_psb_bridge_i/PSB_d_T_53> <plb_psb_bridge_i/PSB_d_T_54> <plb_psb_bridge_i/PSB_d_T_55> <plb_psb_bridge_i/PSB_d_T_56> <plb_psb_bridge_i/PSB_d_T_57> <plb_psb_bridge_i/PSB_d_T_58> <plb_psb_bridge_i/PSB_d_T_59> <plb_psb_bridge_i/PSB_d_T_60> <plb_psb_bridge_i/PSB_d_T_61> <plb_psb_bridge_i/PSB_d_T_62> <plb_psb_bridge_i/PSB_d_T_63> 
INFO:Xst:2260 - The FF/Latch <plb_psb_bridge_i/plb2psb_bridge/plb2psb_plbside/pa1_full_s> in Unit <plb_psb_bridge_i> is equivalent to the following FF/Latch : <plb_psb_bridge_i/plb2psb_bridge/plb2psb_plbside/pa1_full_s_1> 
INFO:Xst:2260 - The FF/Latch <ms_rst_4regs_0/USER_LOGIC_I/slv_reg0_20> in Unit <ms_rst_4regs_0> is equivalent to the following FF/Latch : <ms_rst_4regs_0/USER_LOGIC_I/slv_reg0_20_1> 
INFO:Xst:2260 - The FF/Latch <ms_rst_4regs_0/USER_LOGIC_I/slv_reg0_22> in Unit <ms_rst_4regs_0> is equivalent to the following 2 FFs/Latches : <ms_rst_4regs_0/USER_LOGIC_I/slv_reg0_22_1> <ms_rst_4regs_0/USER_LOGIC_I/slv_reg0_22_2> 
INFO:Xst:2260 - The FF/Latch <ms_rst_4regs_0/USER_LOGIC_I/slv_reg0_19> in Unit <ms_rst_4regs_0> is equivalent to the following FF/Latch : <ms_rst_4regs_0/USER_LOGIC_I/slv_reg0_19_1> 
INFO:Xst:2260 - The FF/Latch <ms_rst_4regs_0/USER_LOGIC_I/slv_reg0_21> in Unit <ms_rst_4regs_0> is equivalent to the following FF/Latch : <ms_rst_4regs_0/USER_LOGIC_I/slv_reg0_21_1> 
INFO:Xst:2260 - The FF/Latch <ms_rst_4regs_0/USER_LOGIC_I/slv_reg0_23> in Unit <ms_rst_4regs_0> is equivalent to the following 2 FFs/Latches : <ms_rst_4regs_0/USER_LOGIC_I/slv_reg0_23_1> <ms_rst_4regs_0/USER_LOGIC_I/slv_reg0_23_2> 
INFO:Xst:2260 - The FF/Latch <opb_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[21].TCSR0_FF_I> in Unit <opb_timer_0> is equivalent to the following FF/Latch : <opb_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[21].TCSR1_FF_I> 



Final Macro Processing ...

=========================================================================


Final Register Report

Found no macro
=========================================================================



=========================================================================
*                          Partition Report                             *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
Top Level Output File Name         : ../implementation/system.ngc
Output Format                      : ngc
Optimization Goal                  : speed
Keep Hierarchy                     : no

Design Statistics
# IOs                              : 262

Cell Usage :
# BELS                             : 13919
#      BUF                         : 1
#      GND                         : 22
#      INV                         : 168
#      LUT1                        : 113
#      LUT2                        : 818
#      LUT2_D                      : 33
#      LUT2_L                      : 20
#      LUT3                        : 2144
#      LUT3_D                      : 91
#      LUT3_L                      : 48
#      LUT4                        : 6548
#      LUT4_D                      : 147
#      LUT4_L                      : 227
#      MULT_AND                    : 62
#      MUXCY                       : 1669
#      MUXCY_D                     : 8
#      MUXCY_L                     : 156
#      MUXF5                       : 807
#      MUXF6                       : 190
#      MUXF7                       : 42
#      VCC                         : 23
#      XORCY                       : 582
# FlipFlops/Latches                : 7795
#      FD                          : 238
#      FD_1                        : 5
#      FDC                         : 598
#      FDCE                        : 1350
#      FDCPE                       : 4
#      FDDRRSE                     : 42
#      FDE                         : 1768
#      FDP                         : 165
#      FDPE                        : 68
#      FDR                         : 1589
#      FDR_1                       : 4
#      FDRE                        : 1550
#      FDRS                        : 140
#      FDRS_1                      : 1
#      FDRSE                       : 118
#      FDS                         : 117
#      FDS_1                       : 8
#      FDSE                        : 30
# RAMS                             : 223
#      RAM16X1D                    : 182
#      RAM16X1S                    : 8
#      RAMB16_S2_S2                : 32
#      RAMB16_S4                   : 1
# Shift Registers                  : 164
#      SRL16                       : 43
#      SRL16E                      : 121
# Clock Buffers                    : 5
#      BUFG                        : 5
# IO Buffers                       : 262
#      IBUF                        : 25
#      IBUFG                       : 3
#      IOBUF                       : 201
#      OBUF                        : 33
# DCMs                             : 3
#      DCM                         : 3
# Others                           : 3
#      JTAGPPC                     : 1
#      PPC405                      : 2
=========================================================================



Device utilization summary:
---------------------------

Selected Device : 2vp100ff1704-6 

 Number of Slices:                    7268  out of  44096    16%  
 Number of Slice Flip Flops:          7569  out of  88192     8%  
 Number of 4 input LUTs:             10893  out of  88192    12%  
    Number used as logic:            10357
    Number used as Shift registers:    164
    Number used as RAMs:               372
 Number of IOs:                        262
 Number of bonded IOBs:                259  out of   1040    24%  
    IOB Flip Flops:                    226
 Number of BRAMs:                       33  out of    444     7%  
 Number of GCLKs:                        5  out of     16    31%  
 Number of PPC405s:                      2  out of      2   100%  
 Number of DCMs:                         3  out of     12    25%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------




=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+
Clock Signal                                                                                                                                                 | Clock buffer(FF name)                                                                                                                                                                   | Load  |
-------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+
fpga_plb_clk                                                                                                                                                 | clock_reset_block/ap1000_bp_clock_generation/plb_dcm:CLK0                                                                                                                               | 4293  |
fpga_opb_clk                                                                                                                                                 | clock_reset_block/ap1000_bp_clock_generation/opb_dcm:CLK0                                                                                                                               | 3651  |
fpga_plb_clk                                                                                                                                                 | clock_reset_block/ap1000_bp_clock_generation/plb_dcm:CLKFX                                                                                                                              | 1     |
fpga_plb_clk                                                                                                                                                 | clock_reset_block/ap1000_bp_clock_generation/plb_dcm:CLK90                                                                                                                              | 16    |
ddr1_clk_fb                                                                                                                                                  | clock_reset_block/ap1000_bp_clock_generation/ddrfb_dcm:CLK0                                                                                                                             | 254   |
plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[3].V2_ASYNCH_FIFO_I/N0                                                           | NONE(plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[3].V2_ASYNCH_FIFO_I/BU280)                                                                             | 2     |
plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[2].V2_ASYNCH_FIFO_I/N0                                                           | NONE(plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[2].V2_ASYNCH_FIFO_I/BU173)                                                                             | 2     |
plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[1].V2_ASYNCH_FIFO_I/N0                                                           | NONE(plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[1].V2_ASYNCH_FIFO_I/BU280)                                                                             | 2     |


plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[0].V2_ASYNCH_FIFO_I/N0                                                           | NONE(plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[0].V2_ASYNCH_FIFO_I/BU173)                                                                             | 2     |
ExternalPort_0_OBUF                                                                                                                                          | NONE(bram/bram/ramb16_s2_s2_17)                                                                                                                                                         | 33    |
opb_intc_i/opb_intc_i/INTC_CORE_I/MANY_INTR_DET_GEN.INTR_DET_I/interrupts<6>(opb_intc_i/opb_intc_i/INTC_CORE_I/MANY_INTR_DET_GEN.INTR_DET_I/interrupts<6>1:O)| NONE(*)(opb_intc_i/opb_intc_i/INTC_CORE_I/MANY_INTR_DET_GEN.INTR_DET_I/DETECT_INTR_I/INTR_DETECT_GEN[6].EDGE_DETECT_GEN.EDGE_DET_BIT_I/KIND_OF_EDGE_I/RISING_EDGE_GEN.RISING_EDGE_DET_I)| 1     |
-------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+
(*) This 1 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+
Control Signal                                                                                                                                                                                           | Buffer(FF name)                                                                                                                                                                      | Load  |
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+
plb_bus/PLB_Rst(plb_bus/plb_bus/POR_FF2_I:Q)                                                                                                                                                             | NONE(plb_psb_bridge_i/plb_psb_bridge_i/PSBslma_d_i_5)                                                                                                                                | 1782  |
plb2opb_bridge_i/plb2opb_bridge_i/PLB_abort_regd_clear(plb2opb_bridge_i/plb2opb_bridge_i/I_PLB_abort_regd_clear:O)                                                                                       | NONE(plb2opb_bridge_i/plb2opb_bridge_i/I_PLB_abort_Reg)                                                                                                                              | 1     |
plb2opb_bridge_i/BGO_SSize<0>(plb2opb_bridge_i/XST_GND:G)                                                                                                                                                | NONE(plb2opb_bridge_i/plb2opb_bridge_i/I_PLB_abort_Reg)                                                                                                                              | 4     |


plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/fifo_rst(plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/fifo_rst:Q)                                               | NONE(plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[2].V2_ASYNCH_FIFO_I/BU185)                                                                          | 120   |
plb2opb_bridge_i/plb2opb_bridge_i/OPBside_reset_Read_inprog_negedge_regd(plb2opb_bridge_i/plb2opb_bridge_i/I_OPBside_reset_Read_inprog_negedge_regd:O)                                                   | NONE(plb2opb_bridge_i/plb2opb_bridge_i/I_Read_inprog_negedge_Reg)                                                                                                                    | 1     |
clock_reset_block/clock_reset_block/plb_dcm_rst(clock_reset_block/clock_reset_block/ap1000_bp_reset_generation/async_fpga_rst_n_inv11_INV_0:O)                                                           | NONE(clock_reset_block/clock_reset_block/ap1000_bp_reset_generation/FPGA_rst_n)                                                                                                      | 3     |
opb_bus/OPB_Rst(opb_bus/opb_bus/POR_FF_I:Q)                                                                                                                                                              | NONE(opbslave_ext_bridge_i/opbslave_ext_bridge_i/bridge/sl_dbus_19)                                                                                                                  | 261   |
rs232_1/rs232_1/OPB_UARTLITE_Core_I/reset_RX_FIFO(rs232_1/rs232_1/OPB_UARTLITE_Core_I/reset_RX_FIFO:Q)                                                                                                   | NONE(rs232_1/rs232_1/OPB_UARTLITE_Core_I/OPB_UARTLITE_RX_I/SRL_FIFO_I/data_Exists_I)                                                                                                 | 1     |
rs232_1/rs232_1/OPB_UARTLITE_Core_I/reset_TX_FIFO(rs232_1/rs232_1/OPB_UARTLITE_Core_I/reset_TX_FIFO:Q)                                                                                                   | NONE(rs232_1/rs232_1/OPB_UARTLITE_Core_I/OPB_UARTLITE_TX_I/SRL_FIFO_I/data_Exists_I)                                                                                                 | 1     |
plb2opb_bridge_i/plb2opb_bridge_i/PLBside_reset_OPB_timeout_onRd(plb2opb_bridge_i/plb2opb_bridge_i/I_OPB_timeout_side_Reg_CLR:O)                                                                         | NONE(plb2opb_bridge_i/plb2opb_bridge_i/I_OPB_timeout_Reg)                                                                                                                            | 1     |
plb2opb_bridge_i/plb2opb_bridge_i/PLBside_reset_OPB_retry_onRd(plb2opb_bridge_i/plb2opb_bridge_i/I_B_side_Reg_CLR:O)                                                                                     | NONE(plb2opb_bridge_i/plb2opb_bridge_i/I_A_side_Reg)                                                                                                                                 | 1     |
plb_ddr_controller_i/Sl_rdWdAddr<3>(plb_ddr_controller_i/XST_GND:G)                                                                                                                                      | NONE(plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/IO_REG_I/INPUT_DQS_REG_GEN[0].RDDQS_REG)                                                                                   | 4     |
plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[3].V2_ASYNCH_FIFO_I/N0(plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[3].V2_ASYNCH_FIFO_I/GND:G)| NONE(plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[3].V2_ASYNCH_FIFO_I/BU280)                                                                          | 2     |
plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[2].V2_ASYNCH_FIFO_I/N0(plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[2].V2_ASYNCH_FIFO_I/GND:G)| NONE(plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[2].V2_ASYNCH_FIFO_I/BU173)                                                                          | 2     |


plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[1].V2_ASYNCH_FIFO_I/N0(plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[1].V2_ASYNCH_FIFO_I/GND:G)| NONE(plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[1].V2_ASYNCH_FIFO_I/BU280)                                                                          | 2     |
plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[0].V2_ASYNCH_FIFO_I/N0(plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[0].V2_ASYNCH_FIFO_I/GND:G)| NONE(plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[0].V2_ASYNCH_FIFO_I/BU173)                                                                          | 2     |
opb_intc_i/opb_intc_i/INTC_CORE_I/MANY_INTR_DET_GEN.INTR_DET_I/clear<6>(opb_intc_i/opb_intc_i/INTC_CORE_I/MANY_INTR_DET_GEN.INTR_DET_I/clear<6>1:O)                                                      | NONE(opb_intc_i/opb_intc_i/INTC_CORE_I/MANY_INTR_DET_GEN.INTR_DET_I/DETECT_INTR_I/INTR_DETECT_GEN[6].EDGE_DETECT_GEN.EDGE_DET_BIT_I/KIND_OF_EDGE_I/RISING_EDGE_GEN.RISING_EDGE_DET_I)| 1     |
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+

Timing Summary:
---------------
Speed Grade: -6

   Minimum period: 23.981ns (Maximum Frequency: 41.700MHz)
   Minimum input arrival time before clock: 5.920ns
   Maximum output required time after clock: 4.706ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'fpga_plb_clk'
  Clock period: 23.981ns (frequency: 41.700MHz)
  Total number of paths / destination ports: 161611 / 9704
-------------------------------------------------------------------------
Delay:               5.995ns (Levels of Logic = 9)
  Source:            plb_bus/plb_bus/I_PLB_ARBITER_LOGIC/DCR_GEN.I_DCR/dcr_write_d1 (FF)
  Destination:       ppc405_i/ppc405_i/PPC405_i (CPU)
  Source Clock:      fpga_plb_clk rising
  Destination Clock: fpga_plb_clk rising 4.0X

  Data Path: plb_bus/plb_bus/I_PLB_ARBITER_LOGIC/DCR_GEN.I_DCR/dcr_write_d1 to ppc405_i/ppc405_i/PPC405_i
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              11   0.374   0.729  plb_bus/I_PLB_ARBITER_LOGIC/DCR_GEN.I_DCR/dcr_write_d1 (plb_bus/I_PLB_ARBITER_LOGIC/DCR_GEN.I_DCR/dcr_write_d1)
     LUT2:I1->O            1   0.313   0.390  plb_bus/I_PLB_ARBITER_LOGIC/DCR_GEN.I_DCR/dcr_address_valid1 (plb_bus/I_PLB_ARBITER_LOGIC/DCR_GEN.I_DCR/dcr_address_valid)
     MUXCY:CI->O           3   0.751   0.495  plb_bus/I_PLB_ARBITER_LOGIC/DCR_GEN.I_DCR/MULTI_DEVADDR_BITS_GEN.DCR_BASEADDR_DECODE_I/XST_WA.GEN_DECODE[0].MUXCY_I (plb_bus/I_PLB_ARBITER_LOGIC/DCR_GEN.I_DCR/dcr_plb_access)
     LUT3:I2->O           32   0.313   0.933  plb_bus/I_PLB_ARBITER_LOGIC/DCR_GEN.I_DCR/PLB_dcrDBus_and00001 (plb_bus/I_PLB_ARBITER_LOGIC/DCR_GEN.I_DCR/PLB_dcrDBus_and0000)
     LUT3:I0->O            2   0.313   0.473  plb_bus/I_PLB_ARBITER_LOGIC/DCR_GEN.I_DCR/PLB_dcrDBus<14>1 (PLB_dcrDBus<14>)
     end scope: 'plb_bus'
     begin scope: 'dcr_bus'
     end scope: 'dcr_bus'
     begin scope: 'plb2opb_bridge_i'
     LUT3:I2->O            0   0.313   0.000  plb2opb_bridge_i/INCLUDE_DCR_GEN.BEAR_BESR_I/BGO_dcrDBus<14>1 (BGO_dcrDBus<14>)
     end scope: 'plb2opb_bridge_i'
     begin scope: 'dcr_bus'
     end scope: 'dcr_bus'
     begin scope: 'ppc405_i'
     PPC405:DCRC405DBUSIN14        0.599          ppc405_i/PPC405_i


    ----------------------------------------
    Total                      5.995ns (2.975ns logic, 3.020ns route)
                                       (49.6% logic, 50.4% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'fpga_opb_clk'
  Clock period: 10.981ns (frequency: 91.067MHz)
  Total number of paths / destination ports: 3850654 / 7869
-------------------------------------------------------------------------
Delay:               10.981ns (Levels of Logic = 20)
  Source:            ms_rst_4regs_0/ms_rst_4regs_0/USER_LOGIC_I/slv_reg0_22_1 (FF)
  Destination:       ms_rst_4regs_0/ms_rst_4regs_0/USER_LOGIC_I/slv_reg1_22 (FF)
  Source Clock:      fpga_opb_clk rising
  Destination Clock: fpga_opb_clk rising

  Data Path: ms_rst_4regs_0/ms_rst_4regs_0/USER_LOGIC_I/slv_reg0_22_1 to ms_rst_4regs_0/ms_rst_4regs_0/USER_LOGIC_I/slv_reg1_22
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             2   0.374   0.588  ms_rst_4regs_0/USER_LOGIC_I/slv_reg0_22_1 (ms_rst_4regs_0/USER_LOGIC_I/slv_reg0_22_1)
     LUT2_D:I0->O          9   0.313   0.615  ms_rst_4regs_0/USER_LOGIC_I/ecb<10>_oseventtbl_0_cmp_eq0000111 (ms_rst_4regs_0/USER_LOGIC_I/N3341)
     LUT4:I2->O            8   0.313   0.590  ms_rst_4regs_0/USER_LOGIC_I/mux0005_cmp_eq00101_1 (ms_rst_4regs_0/USER_LOGIC_I/mux0005_cmp_eq00101)
     LUT4:I2->O            1   0.313   0.000  ms_rst_4regs_0/USER_LOGIC_I/_mux0005<0>_wg_lut<0> (N5)
     MUXCY:S->O            1   0.377   0.000  ms_rst_4regs_0/USER_LOGIC_I/_mux0005<0>_wg_cy<0> (ms_rst_4regs_0/USER_LOGIC_I/_mux0005<0>_wg_cy<0>)
     MUXCY:CI->O           1   0.042   0.000  ms_rst_4regs_0/USER_LOGIC_I/_mux0005<0>_wg_cy<1> (ms_rst_4regs_0/USER_LOGIC_I/_mux0005<0>_wg_cy<1>)
     MUXCY:CI->O           1   0.042   0.000  ms_rst_4regs_0/USER_LOGIC_I/_mux0005<0>_wg_cy<2> (ms_rst_4regs_0/USER_LOGIC_I/_mux0005<0>_wg_cy<2>)
     MUXCY:CI->O           1   0.042   0.000  ms_rst_4regs_0/USER_LOGIC_I/_mux0005<0>_wg_cy<3> (ms_rst_4regs_0/USER_LOGIC_I/_mux0005<0>_wg_cy<3>)
     MUXCY:CI->O           1   0.042   0.000  ms_rst_4regs_0/USER_LOGIC_I/_mux0005<0>_wg_cy<4> (ms_rst_4regs_0/USER_LOGIC_I/_mux0005<0>_wg_cy<4>)
     MUXCY:CI->O           1   0.042   0.000  ms_rst_4regs_0/USER_LOGIC_I/_mux0005<0>_wg_cy<5> (ms_rst_4regs_0/USER_LOGIC_I/_mux0005<0>_wg_cy<5>)
     MUXCY:CI->O           1   0.042   0.000  ms_rst_4regs_0/USER_LOGIC_I/_mux0005<0>_wg_cy<6> (ms_rst_4regs_0/USER_LOGIC_I/_mux0005<0>_wg_cy<6>)
     MUXCY:CI->O           8   0.524   0.705  ms_rst_4regs_0/USER_LOGIC_I/_mux0005<0>_wg_cy<7> (ms_rst_4regs_0/USER_LOGIC_I/_mux0005<0>_wg_cy<7>)
     LUT4:I0->O            1   0.313   0.506  ms_rst_4regs_0/USER_LOGIC_I/Mrom_temp_y_std_rom000111117 (ms_rst_4regs_0/USER_LOGIC_I/Mrom_temp_y_std_rom0001111_map8)
     LUT4:I1->O           33   0.313   0.819  ms_rst_4regs_0/USER_LOGIC_I/Mrom_temp_y_std_rom000111165 (ms_rst_4regs_0/USER_LOGIC_I/N2)
     LUT3:I2->O            1   0.313   0.000  ms_rst_4regs_0/USER_LOGIC_I/Mmux__varindex0001_46 (ms_rst_4regs_0/USER_LOGIC_I/N262)
     MUXF5:I1->O           1   0.340   0.000  ms_rst_4regs_0/USER_LOGIC_I/Mmux__varindex0001_3_f5_5 (ms_rst_4regs_0/USER_LOGIC_I/Mmux__varindex0001_3_f56)
     MUXF6:I1->O           3   0.319   0.610  ms_rst_4regs_0/USER_LOGIC_I/Mmux__varindex0001_2_f6_5 (ms_rst_4regs_0/USER_LOGIC_I/_varindex0001<6>)
     LUT4:I0->O            1   0.313   0.440  ms_rst_4regs_0/USER_LOGIC_I/slv_reg1_mux0002<9>82 (ms_rst_4regs_0/USER_LOGIC_I/slv_reg1_mux0002<9>_map26)
     LUT4:I3->O            1   0.313   0.533  ms_rst_4regs_0/USER_LOGIC_I/slv_reg1_mux0002<9>110 (ms_rst_4regs_0/USER_LOGIC_I/slv_reg1_mux0002<9>_map33)
     LUT4:I0->O            1   0.313   0.000  ms_rst_4regs_0/USER_LOGIC_I/slv_reg1_mux0002<9>157_F (N6657)
     MUXF5:I0->O           1   0.340   0.000  ms_rst_4regs_0/USER_LOGIC_I/slv_reg1_mux0002<9>157 (ms_rst_4regs_0/USER_LOGIC_I/slv_reg1_mux0002<9>)


     FDR:D                     0.234          ms_rst_4regs_0/USER_LOGIC_I/slv_reg1_22
    ----------------------------------------
    Total                     10.981ns (5.575ns logic, 5.406ns route)
                                       (50.8% logic, 49.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'ddr1_clk_fb'
  Clock period: 3.383ns (frequency: 295.552MHz)
  Total number of paths / destination ports: 1204 / 628
-------------------------------------------------------------------------
Delay:               3.383ns (Levels of Logic = 6)
  Source:            plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[3].V2_ASYNCH_FIFO_I/BU237 (FF)
  Destination:       plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[3].V2_ASYNCH_FIFO_I/BU292 (FF)
  Source Clock:      ddr1_clk_fb rising
  Destination Clock: ddr1_clk_fb rising

  Data Path: plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[3].V2_ASYNCH_FIFO_I/BU237 to plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[3].V2_ASYNCH_FIFO_I/BU292
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             3   0.374   0.610  BU237 (N812)
     LUT4:I0->O            1   0.313   0.000  BU278 (N1797)
     MUXCY:S->O            1   0.377   0.000  BU279 (N1801)
     MUXCY:CI->O           1   0.041   0.000  BU282 (N1800)
     MUXCY:CI->O           1   0.041   0.000  BU285 (N1799)
     MUXCY_D:CI->LO        0   0.525   0.000  BU288 (N1798)
     XORCY:CI->O           1   0.868   0.000  BU291 (N1804)
     FDPE:D                    0.234          BU292
    ----------------------------------------
    Total                      3.383ns (2.773ns logic, 0.610ns route)
                                       (82.0% logic, 18.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'ddr1_clk_fb'
  Total number of paths / destination ports: 68 / 68
-------------------------------------------------------------------------
Offset:              1.598ns (Levels of Logic = 2)
  Source:            ddr1_dq<0> (PAD)
  Destination:       plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/IO_REG_I/INPUT_DDR_REGS_GEN[31].RDDATA_LOREG (FF)
  Destination Clock: ddr1_clk_fb falling

  Data Path: ddr1_dq<0> to plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/IO_REG_I/INPUT_DDR_REGS_GEN[31].RDDATA_LOREG
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IOBUF:IO->O           2   0.919   0.445  iobuf_87 (ddr1_dq_I<0>)
     begin scope: 'plb_ddr_controller_i'
     FDCE:D                    0.234          plb_ddr_controller_i/DDR_CTRL_I/IO_REG_I/INPUT_DDR_REGS_GEN[31].RDDATA_LOREG
    ----------------------------------------
    Total                      1.598ns (1.153ns logic, 0.445ns route)
                                       (72.2% logic, 27.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'fpga_opb_clk'
  Total number of paths / destination ports: 54 / 54
-------------------------------------------------------------------------
Offset:              2.873ns (Levels of Logic = 4)
  Source:            fpga_test_switch_0 (PAD)
  Destination:       opbslave_ext_bridge_i/opbslave_ext_bridge_i/bridge/opb_out_read_data_23 (FF)
  Destination Clock: fpga_opb_clk rising

  Data Path: fpga_test_switch_0 to opbslave_ext_bridge_i/opbslave_ext_bridge_i/bridge/opb_out_read_data_23
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------


     IBUF:I->O             2   0.919   0.588  fpga_test_switch_0_IBUF (fpga_test_switch_0_IBUF)
     begin scope: 'opbslave_ext_bridge_i'
     LUT4:I0->O            1   0.313   0.506  opbslave_ext_bridge_i/bridge/opb_out_read_data_23_mux00007 (opbslave_ext_bridge_i/bridge/opb_out_read_data_23_mux0000_map3)
     LUT4:I1->O            1   0.313   0.000  opbslave_ext_bridge_i/bridge/opb_out_read_data_23_mux000018 (opbslave_ext_bridge_i/bridge/opb_out_read_data_23_mux0000)
     FDC:D                     0.234          opbslave_ext_bridge_i/bridge/opb_out_read_data_23
    ----------------------------------------
    Total                      2.873ns (1.779ns logic, 1.094ns route)
                                       (61.9% logic, 38.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'fpga_plb_clk'
  Total number of paths / destination ports: 1293 / 404
-------------------------------------------------------------------------
Offset:              5.920ns (Levels of Logic = 7)
  Source:            psb_ta_n (PAD)
  Destination:       plb_psb_bridge_i/plb_psb_bridge_i/plb2psb_bridge/plb2psb_psbside/PSBma_ta_unreg_cnt_0 (FF)
  Destination Clock: fpga_plb_clk rising

  Data Path: psb_ta_n to plb_psb_bridge_i/plb_psb_bridge_i/plb2psb_bridge/plb2psb_psbside/PSBma_ta_unreg_cnt_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IOBUF:IO->O         259   0.919   1.285  iobuf_126 (psb_ta_n_I)
     begin scope: 'plb_psb_bridge_i'
     LUT2:I1->O            1   0.313   0.418  plb_psb_bridge_i/plb2psb_bridge/plb2psb_psbside/deassert_dbb_no_error_or0000_SW0 (N7346)
     LUT4:I2->O            3   0.313   0.495  plb_psb_bridge_i/plb2psb_bridge/plb2psb_psbside/deassert_dbb_no_error_or0000 (debug_bus<3>)
     LUT3_D:I2->O          5   0.313   0.531  plb_psb_bridge_i/plb2psb_bridge/plb2psb_psbside/PSBma_dbb_n_en_or00001 (plb_psb_bridge_i/plb2psb_bridge/plb2psb_psbside/PSBma_dbb_n_en_or0000)
     LUT3:I2->O            2   0.313   0.473  plb_psb_bridge_i/plb2psb_bridge/plb2psb_psbside/PSBma_dbb_n_o1 (debug_bus<4>)
     LUT3:I2->O            1   0.313   0.000  plb_psb_bridge_i/plb2psb_bridge/plb2psb_psbside/Mcount_PSBma_ta_unreg_cnt_eqn_11 (plb_psb_bridge_i/plb2psb_bridge/plb2psb_psbside/Mcount_PSBma_ta_unreg_cnt_eqn_1)
     FDCE:D                    0.234          plb_psb_bridge_i/plb2psb_bridge/plb2psb_psbside/PSBma_ta_unreg_cnt_0
    ----------------------------------------
    Total                      5.920ns (2.718ns logic, 3.202ns route)
                                       (45.9% logic, 54.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'fpga_plb_clk'
  Total number of paths / destination ports: 320 / 175
-------------------------------------------------------------------------
Offset:              3.615ns (Levels of Logic = 2)
  Source:            plb_psb_bridge_i/plb_psb_bridge_i/PSB_abb_n_O (FF)
  Destination:       psb_abb_n (PAD)
  Source Clock:      fpga_plb_clk rising

  Data Path: plb_psb_bridge_i/plb_psb_bridge_i/PSB_abb_n_O to psb_abb_n
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDP:C->Q              1   0.374   0.390  plb_psb_bridge_i/PSB_abb_n_O (PSB_abb_n_O)
     end scope: 'plb_psb_bridge_i'
     IOBUF:I->IO               2.851          iobuf_120 (psb_abb_n)
    ----------------------------------------
    Total                      3.615ns (3.225ns logic, 0.390ns route)
                                       (89.2% logic, 10.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'fpga_opb_clk'
  Total number of paths / destination ports: 109 / 57


-------------------------------------------------------------------------
Offset:              4.706ns (Levels of Logic = 3)
  Source:            opbslave_ext_bridge_i/opbslave_ext_bridge_i/bridge/opb_master_en (FF)
  Destination:       lbus_oe_n (PAD)
  Source Clock:      fpga_opb_clk rising

  Data Path: opbslave_ext_bridge_i/opbslave_ext_bridge_i/bridge/opb_master_en to lbus_oe_n
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.374   0.445  opbslave_ext_bridge_i/bridge/opb_master_en (opbslave_ext_bridge_i/bridge/opb_master_en)
     INV:I->O             27   0.313   0.781  opbslave_ext_bridge_i/bridge/EXTt_oe_n1_INV_0 (opb_ext_bridge_debug_bus<25>)
     end scope: 'opbslave_ext_bridge_i'
     IOBUF:T->IO               2.793          iobuf_8 (lbus_addr<0>)
    ----------------------------------------
    Total                      4.706ns (3.480ns logic, 1.226ns route)
                                       (73.9% logic, 26.1% route)

=========================================================================


CPU : 83.14 / 83.20 s | Elapsed : 83.00 / 83.00 s
 
--> 

Total memory usage is 338676 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  203 (   0 filtered)
Number of infos    :   95 (   0 filtered)



*********************************************
Running Xilinx Implementation tools..
*********************************************


xflow -wd implementation -p xc2vp100ff1704-6 -implement xflow.opt system.ngc


Release 9.1.02i - Xflow J.33
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc2vp100ff1704-6 -implement xflow.opt system.ngc
 
.... Copying flowfile C:/Xilinx91i/xilinx/data/fpga.flw into working directory
C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/implementation 

Using Flow File:
C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/implementation/fpga.flw 
Using Option File(s): 
 C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc2vp100ff1704-6 -nt timestamp -bm system.bmm
"C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/implementation/system.ngc
" -uc system.ucf system.ngd 
#----------------------------------------------#


Release 9.1.02i - ngdbuild J.33
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.

Command Line: ngdbuild -p xc2vp100ff1704-6 -nt timestamp -bm system.bmm
C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/implementation/system.ngc
-uc system.ucf system.ngd

Reading NGO file
"C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/implementation/system.ngc
" ...
Loading design module
"C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/implementation/clock_rese
t_block_wrapper.ngc"...
Loading design module
"C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/implementation/ppc405_i_w
rapper.ngc"...
Loading design module
"C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/implementation/plb_bus_wr
apper.ngc"...


Loading design module
"C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/implementation/plb_ddr_co
ntroller_i_wrapper.ngc"...
Loading design module
"C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/implementation/plb_bram_i
f_cntlr_i_wrapper.ngc"...
Loading design module
"C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/implementation/bram_wrapp
er.ngc"...
Loading design module
"C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/implementation/plb2opb_br
idge_i_wrapper.ngc"...
Loading design module
"C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/implementation/opb_bus_wr
apper.ngc"...
Loading design module
"C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/implementation/ap1000_int
errupt_interface_i_wrapper.ngc"...
Loading design module
"C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/implementation/opb_intc_i
_wrapper.ngc"...
Loading design module
"C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/implementation/rs232_1_wr
apper.ngc"...
Loading design module
"C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/implementation/opbslave_e
xt_bridge_i_wrapper.ngc"...
Loading design module
"C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/implementation/plb_psb_br
idge_i_wrapper.ngc"...
Loading design module
"C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/implementation/dcr_bus_wr
apper.ngc"...
Loading design module
"C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/implementation/ppc405_ppc
jtag_chain_wrapper.ngc"...


Loading design module
"C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/implementation/jtagppc_0_
wrapper.ngc"...
Loading design module
"C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/implementation/ms_rst_4re
gs_0_wrapper.ngc"...
Loading design module
"C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/implementation/opb_slave1
_0_wrapper.ngc"...
Loading design module
"C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/implementation/plb_emc_0_
wrapper.ngc"...
Loading design module
"C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/implementation/opb_gpio_0
_wrapper.ngc"...
Loading design module
"C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/implementation/opb_timer_
0_wrapper.ngc"...

Applying constraints in "system.ucf" to the design...



Checking timing specifications ...


INFO:XdmHelpers:851 - TNM "fpga_plb_clk", used in period specification
   "TS_fpga_plb_clk", was traced into DCM instance
   "clock_reset_block/clock_reset_block/ap1000_bp_clock_generation/plb_dcm". The
   following new TNM groups and period specifications were generated at the DCM
   output(s):
   CLK0:
TS_clock_reset_block_clock_reset_block_ap1000_bp_clock_generation_clkplb_i=PERIO
D clock_reset_block_clock_reset_block_ap1000_bp_clock_generation_clkplb_i
TS_fpga_plb_clk*1 HIGH 50%
   CLK90:
TS_clock_reset_block_clock_reset_block_ap1000_bp_clock_generation_ddr_clkplb_90_
i=PERIOD
clock_reset_block_clock_reset_block_ap1000_bp_clock_generation_ddr_clkplb_90_i
TS_fpga_plb_clk*1 PHASE + 3.125 nS HIGH 50%
   CLKFX:
TS_clock_reset_block_clock_reset_block_ap1000_bp_clock_generation_clkcpu_i=PERIO
D clock_reset_block_clock_reset_block_ap1000_bp_clock_generation_clkcpu_i
TS_fpga_plb_clk/3 HIGH 50%
INFO:XdmHelpers:851 - TNM "ddr1_clk_fb", used in period specification
   "TS_ddr1_clk_fb", was traced into DCM instance
   "clock_reset_block/clock_reset_block/ap1000_bp_clock_generation/ddrfb_dcm".
   The following new TNM groups and period specifications were generated at the
   DCM output(s):
   CLK0:
TS_clock_reset_block_clock_reset_block_ap1000_bp_clock_generation_ddr_clk_fb_i=P
ERIOD
clock_reset_block_clock_reset_block_ap1000_bp_clock_generation_ddr_clk_fb_i
TS_ddr1_clk_fb*1 PHASE - 1.562 nS HIGH 50%
INFO:XdmHelpers:851 - TNM "fpga_opb_clk", used in period specification
   "TS_fpga_opb_clk", was traced into DCM instance
   "clock_reset_block/clock_reset_block/ap1000_bp_clock_generation/opb_dcm". The
   following new TNM groups and period specifications were generated at the DCM
   output(s):
   CLK0:
TS_clock_reset_block_clock_reset_block_ap1000_bp_clock_generation_clkopb_i=PERIO
D clock_reset_block_clock_reset_block_ap1000_bp_clock_generation_clkopb_i
TS_fpga_opb_clk*1 HIGH 50%

Processing BMM file ...

Checking expanded design ...
WARNING:NgdBuild:443 - SFF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/COMMAND_STATEMACHINE_I/
   DQS_OE_SETRST_GEN[3].DQS_SETRST_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/COMMAND_STATEMACHINE_I/
   DQS_OE_SETRST_GEN[2].DQS_SETRST_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/COMMAND_STATEMACHINE_I/
   DQS_OE_SETRST_GEN[1].DQS_SETRST_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/COMMAND_STATEMACHINE_I/
   DQS_OE_SETRST_GEN[0].DQS_SETRST_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/DATASM_I/READCNTR_I/CAR
   RY_OUT_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_
   FAST_MODE_BURSTXFER.I_BURST_SUPPORT/CONTROL_DBEAT_CNTR_I/I_UP_DWN_COUNTER/I_C
   ARRY_OUT' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_
   FAST_MODE_BURSTXFER.I_BURST_SUPPORT/RESPONSE_DBEAT_CNTR_I/I_UP_DWN_COUNTER/I_
   CARRY_OUT' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_
   FAST_MODE_BURSTXFER.I_STEER_ADDRESS_COUNTER/GEN_S_H_SIZE_REG[0].I_SIZE_S_H_RE
   G' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_
   FAST_MODE_BURSTXFER.I_STEER_ADDRESS_COUNTER/GEN_S_H_SIZE_REG[1].I_SIZE_S_H_RE
   G' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_
   FAST_MODE_BURSTXFER.I_BUS_ADDRESS_COUNTER/GEN_S_H_SIZE_REG[0].I_SIZE_S_H_REG'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_ddr_controller_i/plb_ddr_contro

ller_i/PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_
   FAST_MODE_BURSTXFER.I_BUS_ADDRESS_COUNTER/GEN_S_H_SIZE_REG[1].I_SIZE_S_H_REG'
   has unconnected output pin


WARNING:NgdBuild:443 - SFF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_
   FAST_MODE_BURSTXFER.I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/LDMUX_FDRSE_4to7[7
   ].I_FDRSE_BE4to7' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_
   FAST_MODE_BURSTXFER.I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/LDMUX_FDRSE_4to7[6
   ].I_FDRSE_BE4to7' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_
   FAST_MODE_BURSTXFER.I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/LDMUX_FDRSE_4to7[5
   ].I_FDRSE_BE4to7' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_
   FAST_MODE_BURSTXFER.I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/LDMUX_FDRSE_4to7[4
   ].I_FDRSE_BE4to7' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_
   FAST_MODE_BURSTXFER.I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/LDMUX_FDRSE_0to3[3
   ].I_FDRSE_BE0to3' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_
   FAST_MODE_BURSTXFER.I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/LDMUX_FDRSE_0to3[2
   ].I_FDRSE_BE0to3' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_
   FAST_MODE_BURSTXFER.I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/LDMUX_FDRSE_0to3[1
   ].I_FDRSE_BE0to3' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_
   FAST_MODE_BURSTXFER.I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/LDMUX_FDRSE_0to3[0
   ].I_FDRSE_BE0to3' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/PLB_IPIF_I/I_SLAVE_ATTACHMENT/I_DE
   CODER/GEN_S_H_ADDR_REG[0].I_ADDR_S_H_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/PLB_IPIF_I/I_SLAVE_ATTACHMENT/I_DE
   CODER/GEN_S_H_ADDR_REG[1].I_ADDR_S_H_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/PLB_IPIF_I/I_SLAVE_ATTACHMENT/I_DE
   CODER/GEN_S_H_ADDR_REG[2].I_ADDR_S_H_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/PLB_IPIF_I/I_SLAVE_ATTACHMENT/I_DE
   CODER/GEN_BKEND_CE_REGISTERS[0].I_BKEND_CE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/PLB_IPIF_I/I_SLAVE_ATTACHMENT/I_DE
   CODER/GEN_BKEND_CE_REGISTERS[0].I_BKEND_RDCE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/PLB_IPIF_I/I_SLAVE_ATTACHMENT/I_DE
   CODER/GEN_BKEND_CE_REGISTERS[0].I_BKEND_WRCE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/PLB_IPIF_I/I_SLAVE_ATTACHMENT/I_DE
   CODER/I_CS_SIZE_REG0' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/PLB_IPIF_I/I_SLAVE_ATTACHMENT/I_DE
   CODER/I_CS_SIZE_REG1' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/PLB_IPIF_I/I_SLAVE_ATTACHMENT/I_DE
   CODER/I_CS_SIZE_REG2' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[
   3].V2_ASYNCH_FIFO_I/BU11' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[
   3].V2_ASYNCH_FIFO_I/BU16' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PA

TH_I/FIFO_GEN[
   3].V2_ASYNCH_FIFO_I/BU21' has unconnected output pin


WARNING:NgdBuild:440 - FF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[
   3].V2_ASYNCH_FIFO_I/BU26' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[
   3].V2_ASYNCH_FIFO_I/BU31' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[
   3].V2_ASYNCH_FIFO_I/BU36' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[
   3].V2_ASYNCH_FIFO_I/BU41' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[
   3].V2_ASYNCH_FIFO_I/BU46' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[
   3].V2_ASYNCH_FIFO_I/BU51' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[
   3].V2_ASYNCH_FIFO_I/BU56' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[
   3].V2_ASYNCH_FIFO_I/BU61' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[
   3].V2_ASYNCH_FIFO_I/BU66' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[
   3].V2_ASYNCH_FIFO_I/BU71' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[
   3].V2_ASYNCH_FIFO_I/BU76' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[
   3].V2_ASYNCH_FIFO_I/BU81' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[
   3].V2_ASYNCH_FIFO_I/BU86' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[
   3].V2_ASYNCH_FIFO_I/BU173' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[
   3].V2_ASYNCH_FIFO_I/BU280' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[
   2].V2_ASYNCH_FIFO_I/BU11' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[
   2].V2_ASYNCH_FIFO_I/BU16' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[
   2].V2_ASYNCH_FIFO_I/BU21' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[
   2].V2_ASYNCH_FIFO_I/BU26' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[
   2].V2_ASYNCH_FIFO_I/BU31' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[
   2].V2_ASYNCH_FIFO_I/BU36' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[
   2].V2_ASYNCH_FIFO_I/BU41' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[
   2].V2_ASYNCH_FIFO_I/BU46' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN

[
   2].V2_ASYNCH_FIFO_I/BU51' has unconnected output pin


WARNING:NgdBuild:440 - FF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[
   2].V2_ASYNCH_FIFO_I/BU56' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[
   2].V2_ASYNCH_FIFO_I/BU61' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[
   2].V2_ASYNCH_FIFO_I/BU66' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[
   2].V2_ASYNCH_FIFO_I/BU71' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[
   2].V2_ASYNCH_FIFO_I/BU76' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[
   2].V2_ASYNCH_FIFO_I/BU81' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[
   2].V2_ASYNCH_FIFO_I/BU86' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[
   2].V2_ASYNCH_FIFO_I/BU173' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[
   2].V2_ASYNCH_FIFO_I/BU280' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[
   1].V2_ASYNCH_FIFO_I/BU11' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[
   1].V2_ASYNCH_FIFO_I/BU16' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[
   1].V2_ASYNCH_FIFO_I/BU21' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[
   1].V2_ASYNCH_FIFO_I/BU26' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[
   1].V2_ASYNCH_FIFO_I/BU31' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[
   1].V2_ASYNCH_FIFO_I/BU36' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[
   1].V2_ASYNCH_FIFO_I/BU41' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[
   1].V2_ASYNCH_FIFO_I/BU46' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[
   1].V2_ASYNCH_FIFO_I/BU51' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[
   1].V2_ASYNCH_FIFO_I/BU56' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[
   1].V2_ASYNCH_FIFO_I/BU61' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[
   1].V2_ASYNCH_FIFO_I/BU66' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[
   1].V2_ASYNCH_FIFO_I/BU71' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[
   1].V2_ASYNCH_FIFO_I/BU76' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN

[
   1].V2_ASYNCH_FIFO_I/BU81' has unconnected output pin


WARNING:NgdBuild:440 - FF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[
   1].V2_ASYNCH_FIFO_I/BU86' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[
   1].V2_ASYNCH_FIFO_I/BU173' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[
   1].V2_ASYNCH_FIFO_I/BU280' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[
   0].V2_ASYNCH_FIFO_I/BU11' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[
   0].V2_ASYNCH_FIFO_I/BU16' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[
   0].V2_ASYNCH_FIFO_I/BU21' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[
   0].V2_ASYNCH_FIFO_I/BU26' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[
   0].V2_ASYNCH_FIFO_I/BU31' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[
   0].V2_ASYNCH_FIFO_I/BU36' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[
   0].V2_ASYNCH_FIFO_I/BU41' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[
   0].V2_ASYNCH_FIFO_I/BU46' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[
   0].V2_ASYNCH_FIFO_I/BU51' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[
   0].V2_ASYNCH_FIFO_I/BU56' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[
   0].V2_ASYNCH_FIFO_I/BU61' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[
   0].V2_ASYNCH_FIFO_I/BU66' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[
   0].V2_ASYNCH_FIFO_I/BU71' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[
   0].V2_ASYNCH_FIFO_I/BU76' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[
   0].V2_ASYNCH_FIFO_I/BU81' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[
   0].V2_ASYNCH_FIFO_I/BU86' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[
   0].V2_ASYNCH_FIFO_I/BU173' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[
   0].V2_ASYNCH_FIFO_I/BU280' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_i/plb_bram_if_cntlr_i/I_PLB_IPIF/I_SLAVE_ATTACHMENT/GEN_SL
   OW_MODE_BURSTXFER.I_ADDRESS_COUNTER/GEN_S_H_SIZE_REG[0].I_SIZE_S_H_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_i/plb_bram_if_cntlr_i/I_PLB_IPIF/I_SLAVE_ATTACHMENT/GEN_SL
   OW_MODE_BURSTXFER.I_ADDRESS_COUNTER/GEN_S_H_SIZE_REG[1].I_SIZE_S_H_REG' has
   unconnected output pin


WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_i/plb_bram_if_cntlr_i/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/GEN_S_H_ADDR_REG[0].I_ADDR_S_H_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_i/plb_bram_if_cntlr_i/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/GEN_S_H_ADDR_REG[1].I_ADDR_S_H_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_i/plb_bram_if_cntlr_i/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/GEN_S_H_ADDR_REG[2].I_ADDR_S_H_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_i/plb_bram_if_cntlr_i/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/GEN_BKEND_CE_REGISTERS[0].I_BKEND_CE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_i/plb_bram_if_cntlr_i/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/GEN_BKEND_CE_REGISTERS[0].I_BKEND_RDCE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_i/plb_bram_if_cntlr_i/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/GEN_BKEND_CE_REGISTERS[0].I_BKEND_WRCE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_i/plb_bram_if_cntlr_i/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/I_CS_SIZE_REG0' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_i/plb_bram_if_cntlr_i/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/I_CS_SIZE_REG1' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_i/plb_bram_if_cntlr_i/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/I_CS_SIZE_REG2' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_i/opb_intc_i/OPB_INTFC_I/OPB_DBUS_REG_GEN[10].OPB_DBUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_i/opb_intc_i/OPB_INTFC_I/OPB_DBUS_REG_GEN[9].OPB_DBUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_i/opb_intc_i/OPB_INTFC_I/OPB_DBUS_REG_GEN[8].OPB_DBUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_i/opb_intc_i/OPB_INTFC_I/OPB_DBUS_REG_GEN[7].OPB_DBUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_i/opb_intc_i/OPB_INTFC_I/OPB_DBUS_REG_GEN[6].OPB_DBUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_i/opb_intc_i/OPB_INTFC_I/OPB_DBUS_REG_GEN[5].OPB_DBUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_i/opb_intc_i/OPB_INTFC_I/OPB_DBUS_REG_GEN[4].OPB_DBUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_i/opb_intc_i/OPB_INTFC_I/OPB_DBUS_REG_GEN[3].OPB_DBUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_i/opb_intc_i/OPB_INTFC_I/OPB_DBUS_REG_GEN[2].OPB_DBUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_i/opb_intc_i/OPB_INTFC_I/OPB_DBUS_REG_GEN[1].OPB_DBUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_i/opb_intc_i/OPB_INTFC_I/OPB_DBUS_REG_GEN[0].OPB_DBUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_i/opb_intc_i/OPB_INTFC_I/OPB_ABUS_REG_GEN[31].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_i/opb_intc_i/OPB_INTFC_I/OPB_ABUS_REG_GEN[30].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_i/opb_intc_i/OPB_INTFC_I/OPB_ABUS_REG_GEN[26].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_i/opb_intc_i/OPB_INTFC_I/OPB_ABUS_REG_GEN[25].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_i/opb_intc_i/OPB_INTFC_I/OPB_ABUS_REG_GEN[24].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_i/opb_intc_i/OPB_INTFC_I/OPB_ABUS_REG_GEN[23].OPB_ABUS_REG_BIT_I'


   has unconnected output pin


WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_i/opb_intc_i/OPB_INTFC_I/OPB_ABUS_REG_GEN[22].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_i/opb_intc_i/OPB_INTFC_I/OPB_ABUS_REG_GEN[21].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_i/opb_intc_i/OPB_INTFC_I/OPB_ABUS_REG_GEN[20].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_i/opb_intc_i/OPB_INTFC_I/OPB_ABUS_REG_GEN[19].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_i/opb_intc_i/OPB_INTFC_I/OPB_ABUS_REG_GEN[18].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_i/opb_intc_i/OPB_INTFC_I/OPB_ABUS_REG_GEN[17].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_i/opb_intc_i/OPB_INTFC_I/OPB_ABUS_REG_GEN[16].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_i/opb_intc_i/OPB_INTFC_I/OPB_ABUS_REG_GEN[15].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_i/opb_intc_i/OPB_INTFC_I/OPB_ABUS_REG_GEN[14].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_i/opb_intc_i/OPB_INTFC_I/OPB_ABUS_REG_GEN[13].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_i/opb_intc_i/OPB_INTFC_I/OPB_ABUS_REG_GEN[12].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_i/opb_intc_i/OPB_INTFC_I/OPB_ABUS_REG_GEN[11].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_i/opb_intc_i/OPB_INTFC_I/OPB_ABUS_REG_GEN[10].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_i/opb_intc_i/OPB_INTFC_I/OPB_ABUS_REG_GEN[9].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_i/opb_intc_i/OPB_INTFC_I/OPB_ABUS_REG_GEN[8].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_i/opb_intc_i/OPB_INTFC_I/OPB_ABUS_REG_GEN[7].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_i/opb_intc_i/OPB_INTFC_I/OPB_ABUS_REG_GEN[6].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_i/opb_intc_i/OPB_INTFC_I/OPB_ABUS_REG_GEN[5].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_i/opb_intc_i/OPB_INTFC_I/OPB_ABUS_REG_GEN[4].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_i/opb_intc_i/OPB_INTFC_I/OPB_ABUS_REG_GEN[3].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_i/opb_intc_i/OPB_INTFC_I/OPB_ABUS_REG_GEN[2].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_i/opb_intc_i/OPB_INTFC_I/OPB_ABUS_REG_GEN[1].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_i/opb_intc_i/OPB_INTFC_I/OPB_ABUS_REG_GEN[0].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ms_rst_4regs_0/ms_rst_4regs_0/OPB_IPIF_I/INCLUDE_MASTER.I_MASTER_ATTACHMENT/
   INCLUDE_MN_ABUS_SHADOW.MN_ABUS_SHADOW_GEN[31].FDE_I' has unconnected output
   pin
WARNING:NgdBuild:440 - FF primitive
   'ms_rst_4regs_0/ms_rst_4regs_0/OPB_IPIF_I/INCLUDE_MASTER.I_MASTER_ATTACHMENT/
   INCLUDE_MN_ABUS_SHADOW.MN_ABUS_SHADOW_GEN[30].FDE_I' has unconnected output
   pin
WARNING:NgdBuild:443 - SFF primitive
   'ms_rst_4regs_0/ms_rst_4regs_0/OPB_IPIF_I/I_ADDRESS_DECODER/REGISTER_OUTPUTS.
   REGCE_GEN[8].REGCE_FF_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'ms_rst_4regs_0/ms_rst_4regs_0/OPB_IPIF_I/I_ADDRESS_DECODER/REGISTER_OUTPUTS.
   REGCE_GEN[7].REGCE_FF_I' has unconnected output 

pin


WARNING:NgdBuild:443 - SFF primitive
   'ms_rst_4regs_0/ms_rst_4regs_0/OPB_IPIF_I/I_ADDRESS_DECODER/REGISTER_OUTPUTS.
   REGCE_GEN[6].REGCE_FF_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'ms_rst_4regs_0/ms_rst_4regs_0/OPB_IPIF_I/I_ADDRESS_DECODER/REGISTER_OUTPUTS.
   REGCE_GEN[5].REGCE_FF_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'ms_rst_4regs_0/ms_rst_4regs_0/OPB_IPIF_I/I_ADDRESS_DECODER/REGISTER_OUTPUTS.
   REGCE_GEN[4].REGCE_FF_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'ms_rst_4regs_0/ms_rst_4regs_0/OPB_IPIF_I/I_ADDRESS_DECODER/REGISTER_OUTPUTS.
   REGCE_GEN[3].REGCE_FF_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'ms_rst_4regs_0/ms_rst_4regs_0/OPB_IPIF_I/I_ADDRESS_DECODER/REGISTER_OUTPUTS.
   REGCE_GEN[2].REGCE_FF_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'ms_rst_4regs_0/ms_rst_4regs_0/OPB_IPIF_I/I_ADDRESS_DECODER/REGISTER_OUTPUTS.
   REGCE_GEN[1].REGCE_FF_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'ms_rst_4regs_0/ms_rst_4regs_0/OPB_IPIF_I/I_ADDRESS_DECODER/REGISTER_OUTPUTS.
   REGCE_GEN[0].REGCE_FF_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'ms_rst_4regs_0/ms_rst_4regs_0/OPB_IPIF_I/I_ADDRESS_DECODER/REGISTER_OUTPUTS.
   REGCS_SIZE_GEN[2].REGCS_SIZE_FF_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'ms_rst_4regs_0/ms_rst_4regs_0/OPB_IPIF_I/I_ADDRESS_DECODER/REGISTER_OUTPUTS.
   REGCS_SIZE_GEN[1].REGCS_SIZE_FF_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'ms_rst_4regs_0/ms_rst_4regs_0/OPB_IPIF_I/I_ADDRESS_DECODER/REGISTER_OUTPUTS.
   REGCS_SIZE_GEN[0].REGCS_SIZE_FF_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'ms_rst_4regs_0/ms_rst_4regs_0/OPB_IPIF_I/I_ADDRESS_DECODER/REGISTER_OUTPUTS.
   REGCS_GEN[2].REGCS_FF_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'ms_rst_4regs_0/ms_rst_4regs_0/OPB_IPIF_I/I_ADDRESS_DECODER/REGISTER_OUTPUTS.
   REGCS_GEN[1].REGCS_FF_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'ms_rst_4regs_0/ms_rst_4regs_0/OPB_IPIF_I/I_ADDRESS_DECODER/REGISTER_OUTPUTS.
   REGCS_GEN[0].REGCS_FF_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_emc_0/plb_emc_0/I_PLB_IPIF/I_SLAVE_ATTACHMENT/GEN_SLOW_MODE_BURSTXFER.I_
   ADDRESS_COUNTER/GEN_S_H_SIZE_REG[0].I_SIZE_S_H_REG' has unconnected output
   pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_emc_0/plb_emc_0/I_PLB_IPIF/I_SLAVE_ATTACHMENT/GEN_SLOW_MODE_BURSTXFER.I_
   ADDRESS_COUNTER/GEN_S_H_SIZE_REG[1].I_SIZE_S_H_REG' has unconnected output
   pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_emc_0/plb_emc_0/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/GEN_S_H_ADDR_REG
   [0].I_ADDR_S_H_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_emc_0/plb_emc_0/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/GEN_S_H_ADDR_REG
   [1].I_ADDR_S_H_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_emc_0/plb_emc_0/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/GEN_S_H_ADDR_REG
   [2].I_ADDR_S_H_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_emc_0/plb_emc_0/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[1
   ].I_BKEND_CS_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_emc_0/plb_emc_0/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[2
   ].I_BKEND_CS_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_emc_0/plb_emc_0/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[3
   ].I_BKEND_CS_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_emc_0/plb_emc_0/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REG
   ISTERS[0].I_BKEND_CE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_emc_0/plb_emc_0/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REG
   ISTERS[0].I_BKEND_RDCE_REG' has unconnected output pin


WARNING:NgdBuild:443 - SFF primitive
   'plb_emc_0/plb_emc_0/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REG
   ISTERS[0].I_BKEND_WRCE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_emc_0/plb_emc_0/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REG
   ISTERS[1].I_BKEND_CE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_emc_0/plb_emc_0/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REG
   ISTERS[1].I_BKEND_RDCE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_emc_0/plb_emc_0/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REG
   ISTERS[1].I_BKEND_WRCE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_emc_0/plb_emc_0/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REG
   ISTERS[2].I_BKEND_CE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_emc_0/plb_emc_0/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REG
   ISTERS[2].I_BKEND_RDCE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_emc_0/plb_emc_0/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REG
   ISTERS[2].I_BKEND_WRCE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_emc_0/plb_emc_0/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REG
   ISTERS[3].I_BKEND_CE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_emc_0/plb_emc_0/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REG
   ISTERS[3].I_BKEND_RDCE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_emc_0/plb_emc_0/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REG
   ISTERS[3].I_BKEND_WRCE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_emc_0/plb_emc_0/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/I_CS_SIZE_REG0'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_emc_0/plb_emc_0/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/I_CS_SIZE_REG1'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_emc_0/plb_emc_0/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/I_CS_SIZE_REG2'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_timer_0/opb_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[0].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_timer_0/opb_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[1].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_timer_0/opb_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[2].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_timer_0/opb_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[3].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_timer_0/opb_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[4].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_timer_0/opb_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[5].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_timer_0/opb_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[6].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_timer_0/opb_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[7].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_timer_0/opb_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[8].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_timer_0/opb_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[9].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_timer_0/opb_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[10].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_timer_0/opb_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[11].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_timer_0/opb_timer_0/TC_CORE_I/

TIMER_CONTROL_I/TCSR0_GENERATE[12].TCSR0_F
   F_I' has unconnected output pin


WARNING:NgdBuild:443 - SFF primitive
   'opb_timer_0/opb_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[13].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_timer_0/opb_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[14].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_timer_0/opb_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[15].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_timer_0/opb_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[16].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_timer_0/opb_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[17].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_timer_0/opb_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[18].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_timer_0/opb_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[19].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_timer_0/opb_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[20].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_timer_0/opb_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[0].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_timer_0/opb_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[1].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_timer_0/opb_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[2].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_timer_0/opb_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[3].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_timer_0/opb_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[4].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_timer_0/opb_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[5].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_timer_0/opb_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[6].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_timer_0/opb_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[7].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_timer_0/opb_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[8].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_timer_0/opb_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[9].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_timer_0/opb_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[10].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_timer_0/opb_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[11].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_timer_0/opb_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[12].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_timer_0/opb_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[13].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_timer_0/opb_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[14].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_timer_0/opb_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[15].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_timer_0/opb_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[16].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_timer_0/opb_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[17].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_timer_0/opb_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[18].TCSR1_F
   F_I' ha

s unconnected output pin


WARNING:NgdBuild:443 - SFF primitive
   'opb_timer_0/opb_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[19].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_timer_0/opb_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[20].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive 'opb_timer_0/opb_timer_0/SEQADDR_FF_I' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_timer_0/opb_timer_0/ABUS_FF_GENERATE[31].ABUS_FF_I' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_timer_0/opb_timer_0/ABUS_FF_GENERATE[30].ABUS_FF_I' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_timer_0/opb_timer_0/ABUS_FF_GENERATE[25].ABUS_FF_I' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_timer_0/opb_timer_0/ABUS_FF_GENERATE[24].ABUS_FF_I' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_timer_0/opb_timer_0/ABUS_FF_GENERATE[23].ABUS_FF_I' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_timer_0/opb_timer_0/ABUS_FF_GENERATE[22].ABUS_FF_I' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_timer_0/opb_timer_0/ABUS_FF_GENERATE[21].ABUS_FF_I' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_timer_0/opb_timer_0/ABUS_FF_GENERATE[20].ABUS_FF_I' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_timer_0/opb_timer_0/ABUS_FF_GENERATE[19].ABUS_FF_I' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_timer_0/opb_timer_0/ABUS_FF_GENERATE[18].ABUS_FF_I' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_timer_0/opb_timer_0/ABUS_FF_GENERATE[17].ABUS_FF_I' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_timer_0/opb_timer_0/ABUS_FF_GENERATE[16].ABUS_FF_I' has unconnected
   output pin
WARNING:NgdBuild:486 - Attribute "DRIVE" is not allowed on symbol "fpga_plb_clk"
   of type "IPAD".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "SLEW" is not allowed on symbol "fpga_plb_clk"
   of type "IPAD".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "DRIVE" is not allowed on symbol "fpga_opb_clk"
   of type "IPAD".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "SLEW" is not allowed on symbol "fpga_opb_clk"
   of type "IPAD".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "DRIVE" is not allowed on symbol "psb_bg_n" of
   type "IPAD".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "SLEW" is not allowed on symbol "psb_bg_n" of
   type "IPAD".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "DRIVE" is not allowed on symbol "pmc_inta_n"
   of type "IPAD".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "SLEW" is not allowed on symbol "pmc_inta_n" of
   type "IPAD".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "DRIVE" is not allowed on symbol "ps2_int0_n"
   of type "IPAD".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "SLEW" is not allowed on symbol "ps2_int0_n" of
   type "IPAD".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "DRIVE" is not allowed on symbol "fpga_rst_n"
   of type "IPAD".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "SLEW" is not allowed on symbol "fpga_rst_n" of
   type "IPAD".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "DRIVE" is not allowed on symbol "pmc_intb_n"
   of type "IPAD".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "SLEW" is not allowed on symbol "pmc_intb_n" of
   type "IPAD".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "DRIVE" is not allowed on symbol "ps2_int1_n"
   of type "IPAD".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "SLEW" is not allowed on symbol "ps2_int1_n" of
   type "IPAD".  This attribute will be ignored.


WARNING:NgdBuild:486 - Attribute "DRIVE" is not allowed on symbol "psb_dbg_n" of
   type "IPAD".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "SLEW" is not allowed on symbol "psb_dbg_n" of
   type "IPAD".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "DRIVE" is not allowed on symbol "uart1_sin" of
   type "IPAD".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "SLEW" is not allowed on symbol "uart1_sin" of
   type "IPAD".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "DRIVE" is not allowed on symbol "pmc_intc_n"
   of type "IPAD".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "SLEW" is not allowed on symbol "pmc_intc_n" of
   type "IPAD".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "DRIVE" is not allowed on symbol "ps2_int2_n"
   of type "IPAD".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "SLEW" is not allowed on symbol "ps2_int2_n" of
   type "IPAD".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "DRIVE" is not allowed on symbol
   "fpga_test_switch_0" of type "IPAD".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "SLEW" is not allowed on symbol
   "fpga_test_switch_0" of type "IPAD".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "DRIVE" is not allowed on symbol
   "fpga_test_switch_1" of type "IPAD".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "SLEW" is not allowed on symbol
   "fpga_test_switch_1" of type "IPAD".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "DRIVE" is not allowed on symbol
   "fpga_test_switch_2" of type "IPAD".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "SLEW" is not allowed on symbol
   "fpga_test_switch_2" of type "IPAD".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "DRIVE" is not allowed on symbol
   "fpga_test_switch_3" of type "IPAD".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "SLEW" is not allowed on symbol
   "fpga_test_switch_3" of type "IPAD".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "DRIVE" is not allowed on symbol
   "fpga_test_switch_4" of type "IPAD".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "SLEW" is not allowed on symbol
   "fpga_test_switch_4" of type "IPAD".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "DRIVE" is not allowed on symbol "pmc_intd_n"
   of type "IPAD".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "SLEW" is not allowed on symbol "pmc_intd_n" of
   type "IPAD".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "DRIVE" is not allowed on symbol
   "fpga_test_switch_5" of type "IPAD".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "SLEW" is not allowed on symbol
   "fpga_test_switch_5" of type "IPAD".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "DRIVE" is not allowed on symbol
   "fpga_test_switch_6" of type "IPAD".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "SLEW" is not allowed on symbol
   "fpga_test_switch_6" of type "IPAD".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "DRIVE" is not allowed on symbol
   "fpga_test_switch_7" of type "IPAD".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "SLEW" is not allowed on symbol
   "fpga_test_switch_7" of type "IPAD".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "DRIVE" is not allowed on symbol "ps2_int3_n"
   of type "IPAD".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "SLEW" is not allowed on symbol "ps2_int3_n" of
   type "IPAD".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "DRIVE" is not allowed on symbol "sysace_irq"
   of type "IPAD".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "SLEW" is not allowed on symbol "sysace_irq" of
   type "IPAD".  This attribute will be ignored.


WARNING:NgdBuild:486 - Attribute "DRIVE" is not allowed on symbol "cpld_br_n" of
   type "IPAD".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "SLEW" is not allowed on symbol "cpld_br_n" of
   type "IPAD".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "DRIVE" is not allowed on symbol "ps2_int4_n"
   of type "IPAD".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "SLEW" is not allowed on symbol "ps2_int4_n" of
   type "IPAD".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "DRIVE" is not allowed on symbol "ps2_int5_n"
   of type "IPAD".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "SLEW" is not allowed on symbol "ps2_int5_n" of
   type "IPAD".  This attribute will be ignored.

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings: 298

Writing NGD file "system.ngd" ...

Writing NGDBUILD log file "system.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o system_map.ncd -pr b system.ngd system.pcf 
#----------------------------------------------#


Release 9.1.02i - Map J.33
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.
Using target part "2vp100ff1704-6".


Mapping design into LUTs...


Writing file system_map.ngm...


Running directed packing...


Running delay-based LUT packing...
Running related packing...


Writing design file "system_map.ncd"...



Design Summary:
Number of errors:      0
Number of warnings:   27
Logic Utilization:
  Number of Slice Flip Flops:       6,298 out of  88,192    7%
  Number of 4 input LUTs:           9,393 out of  88,192   10%
Logic Distribution:
  Number of occupied Slices:        6,920 out of  44,096   15%
  Number of Slices containing only related logic:   6,920 out of   6,920  100%
  Number of Slices containing unrelated logic:          0 out of   6,920    0%
        *See NOTES below for an explanation of the effects of unrelated logic
Total Number of 4 input LUTs:         10,140 out of  88,192   11%
  Number used as logic:             9,393
  Number used as a route-thru:        213
  Number used for Dual Port RAMs:     362
    (Two LUTs used per Dual Port RAM)
  Number used as 16x1 RAMs:             8
  Number used as Shift registers:     164

  Number of bonded IOBs:              262 out of   1,040   25%
    IOB Flip Flops:                   492
    IOB Dual-Data Rate Flops:          42
  Number of PPC405s:                   2 out of       2  100%
  Number of JTAGPPCs:                  1 out of       1  100%
  Number of Block RAMs:                33 out of     444    7%
  Number of GCLKs:                      5 out of      16   31%
  Number of DCMs:                       3 out of      12   25%
  Number of GTs:                        0 out of      20    0%
  Number of GT10s:                      0 out of       0    0%

Total equivalent gate count for design:  2,362,914
Additional JTAG gate count for IOBs:  12,576
Peak Memory Usage:  374 MB
Total REAL time to MAP completion:  36 secs 
Total CPU time to MAP completion:   33 secs 

NOTES:

   Related logic is defined as being logic that shares connectivity - e.g. two
   LUTs are "related" if they share common inputs.  When assembling slices,
   Map gives priority to combine logic that is related.  Doing so results in
   the best timing performance.

   Unrelated logic shares no connectivity.  Map will only begin packing
   unrelated logic into a slice once 99% of the slices are occupied through
   related logic packing.

   Note that once logic distribution reaches the 99% level through related
   logic packing, this does not mean the device is completely utilized.
   Unrelated logic packing will then begin, continuing until all usable LUTs
   and FFs are occupied.  Depending on your timing budget, increased levels of
   unrelated logic packing may adversely affect the overall timing performance
   of your design.

Mapping completed.
See MAP report file "system_map.mrp" for details.



#----------------------------------------------#
# Starting program par
# par -w -ol high system_map.ncd system.ncd system.pcf 
#----------------------------------------------#


Release 9.1.02i - par J.33
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.



Constraints file: system.pcf.
Loading device for application Rf_Device from file '2vp100.nph' in environment C:\Xilinx91i.


   "system" is an NCD, version 3.1, device xc2vp100, package ff1704, speed -6



Initializing temperature to 85.000 Celsius. (default - Range: -40.000 to 100.000 Celsius)
Initializing voltage to 1.400 Volts. (default - Range: 1.400 to 1.600 Volts)




Device speed data version:  "PRODUCTION 1.93 2007-02-23".


Device Utilization Summary:

   Number of BUFGMUXs                        5 out of 16     31%
      Number of LOCed BUFGMUXs               5 out of 5     100%

   Number of DCMs                            3 out of 12     25%
   Number of External IOBs                 262 out of 1040   25%
      Number of LOCed IOBs                 261 out of 262    99%

   Number of JTAGPPCs                        1 out of 1     100%
   Number of PPC405s                         2 out of 2     100%
   Number of RAMB16s                        33 out of 444     7%
   Number of SLICEs                       6920 out of 44096  15%


Overall effort level (-ol):   High 
Placer effort level (-pl):    High 
Placer cost table entry (-t): 1
Router effort level (-rl):    High 

Starting initial Timing Analysis.  REAL time: 22 secs 


Finished initial Timing Analysis.  REAL time: 23 secs 


Starting Placer



Phase 1.1


Phase 1.1 (Checksum:9a8f7f) REAL time: 41 secs 

Phase 2.7
INFO:Place:834 - Only a subset of IOs are locked. Out of 262 IOs, 261 are locked and 1 are not locked. If you would like
   to print the names of these IOs, please set the environment variable XIL_PAR_DESIGN_CHECK_VERBOSE to 1. 
Phase 2.7 (Checksum:1312cfe) REAL time: 41 secs 

Phase 3.31
WARNING:Place:479 - Use of the left PPC405 has been detected. The left processor requires specialdesign considerations
   when operating above 350 MHz in the -7 speed grade part.Please see Xilinx Application Note XAPP755 for details.
Phase 3.31 (Checksum:1c9c37d) REAL time: 41 secs 

Phase 4.2


......


Phase 4.2 (Checksum:990f33) REAL time: 48 secs 

Phase 5.30
Phase 5.30 (Checksum:2faf07b) REAL time: 48 secs 

Phase 6.3


Phase 6.3 (Checksum:39386fa) REAL time: 52 secs 

Phase 7.5
Phase 7.5 (Checksum:42c1d79) REAL time: 53 secs 

Phase 8.8


............

.............................

...........


.....


...........

.......

.......

.......

....

...

..


.....


.....


...


Phase 8.8 (Checksum:23d9b48) REAL time: 2 mins 15 secs 

Phase 9.5


Phase 9.5 (Checksum:55d4a77) REAL time: 2 mins 16 secs 

Phase 10.18


Phase 10.18 (Checksum:5f5e0f6) REAL time: 3 mins 42 secs 

Phase 11.5
Phase 11.5 (Checksum:68e7775) REAL time: 3 mins 43 secs 

Phase 12.27


Phase 12.27 (Checksum:7270df4) REAL time: 3 mins 51 secs 

Phase 13.24
Phase 13.24 (Checksum:7bfa473) REAL time: 3 mins 51 secs 



REAL time consumed by placer: 3 mins 57 secs 
CPU  time consumed by placer: 3 mins 56 secs 
Writing design to file system.ncd




Total REAL time to Placer completion: 4 mins 
Total CPU time to Placer completion: 3 mins 59 secs 

Starting Router



Phase 1: 56069 unrouted;       REAL time: 4 mins 39 secs 



Phase 2: 50132 unrouted;       REAL time: 4 mins 46 secs 



Phase 3: 14243 unrouted;       REAL time: 4 mins 58 secs 



Phase 4: 14243 unrouted; (1272711)      REAL time: 5 mins 1 secs 



Phase 5: 15587 unrouted; (50080)      REAL time: 9 mins 14 secs 



Phase 6: 15685 unrouted; (48804)      REAL time: 9 mins 18 secs 



Phase 7: 15685 unrouted; (48804)      REAL time: 12 mins 34 secs 



Phase 8: 0 unrouted; (52742)      REAL time: 15 mins 17 secs 



Phase 9: 0 unrouted; (52742)      REAL time: 15 mins 27 secs 



Updating file: system.ncd with current fully routed design.



Phase 10: 0 unrouted; (52742)      REAL time: 28 mins 53 secs 



Phase 11: 0 unrouted; (52742)      REAL time: 32 mins 41 secs 



Phase 12: 0 unrouted; (52742)      REAL time: 33 mins 2 secs 


Total REAL time to Router completion: 33 mins 3 secs 
Total CPU time to Router completion: 33 mins 1 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.



**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|              CLKPLB |     BUFGMUX3S|Yes   | 2387 |  1.180     |  2.659      |
+---------------------+--------------+------+------+------------+-------------+
|              CLKOPB |     BUFGMUX1S|Yes   | 2067 |  1.152     |  2.641      |
+---------------------+--------------+------+------+------------+-------------+
|       DDR1_CLKFB_90 |     BUFGMUX0S|Yes   |  167 |  0.390     |  2.418      |
+---------------------+--------------+------+------+------------+-------------+
|       DDR_CLKPLB_90 |     BUFGMUX2P|Yes   |   12 |  0.267     |  2.399      |
+---------------------+--------------+------+------+------------+-------------+
|              CLKCPU |     BUFGMUX5S|Yes   |    1 |  0.000     |  2.135      |
+---------------------+--------------+------+------+------------+-------------+
|opb_intc_i/opb_intc_ |              |      |      |            |             |
|i/INTC_CORE_I/MANY_I |              |      |      |            |             |
|NTR_DET_GEN.INTR_DET |              |      |      |            |             |
|    _I/interrupts<6> |         Local|      |    1 |  0.000     |  1.080      |
+---------------------+--------------+------+------+------------+-------------+
| jtagppc0_JTGC405TCK |         Local|      |    2 |  4.839     |  9.657      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.



Timing Score: 52742

WARNING:Par:62 - Your design did not meet timing.  The following are some suggestions to assist you to meet timing in
   your design.

      Review the timing report using Timing Analyzer (In ISE select "Post-Place &
      Route Static Timing Report").  Go to the failing constraint(s) and select
      the "Timing Improvement Wizard" link for suggestions to correct each problem.

   Rerun Map with "-timing" (ISE process "Perform Timing -Driven
   Packing and Placement"

   Run Multi-Pass Place and Route in PAR using at least 5 "PAR Iterations"
   (ISE process "Multi Pass Place & Route").

   Use the Xilinx "xplorer" script to try special combinations of
   options known to produce very good results.
   See http://www.xilinx.com/ise/implementation/Xplorer.htm for details.

   Visit the Xilinx technical support web at http://support.xilinx.com and go to
   either "Troubleshoot->Tech Tips->Timing & Constraints" or "
   TechXclusives->Timing Closure" for tips and suggestions for meeting timing
   in your design.



Number of Timing Constraints that were not applied: 6

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

------------------------------------------------------------------------------------------------------
  Constraint                                |  Check  | Worst Case |  Best Case | Timing |   Timing   
                                            |         |    Slack   | Achievable | Errors |    Score   
------------------------------------------------------------------------------------------------------
* COMP "psb_ta_n" OFFSET = IN 7.3 ns BEFORE | SETUP   |    -1.884ns|     9.184ns|       6|        4845
   COMP "fpga_plb_clk"                      |         |            |            |        |            
------------------------------------------------------------------------------------------------------
* COMP "psb_tea_n" OFFSET = IN 7.3 ns BEFOR | SETUP   |    -1.855ns|     9.155ns|       6|        4671
  E COMP "fpga_plb_clk"                     |         |            |            |        |            
------------------------------------------------------------------------------------------------------
* TS_clock_reset_block_clock_reset_block_ap | SETUP   |    -1.076ns|    13.576ns|      75|       40009
  1000_bp_clock_generation_clkplb_i =       | HOLD    |     0.213ns|            |       0|           0
     PERIOD TIMEGRP         "clock_reset_bl |         |            |            |        |            
  ock_clock_reset_block_ap1000_bp_clock_gen |         |            |            |        |            
  eration_clkplb_i"         TS_fpga_plb_clk |         |            |            |        |            
   HIGH 50%                                 |         |            |            |        |            
------------------------------------------------------------------------------------------------------
* COMP "psb_abb_n" OFFSET = IN 7.3 ns BEFOR | SETUP   |    -0.978ns|     8.278ns|       1|         978
  E COMP "fpga_plb_clk"                     |         |            |            |        |            
------------------------------------------------------------------------------------------------------
* COMP "psb_artry_n" OFFSET = IN 7.3 ns BEF | SETUP   |    -0.893ns|     8.193ns|       1|         893
  ORE COMP "fpga_plb_clk"                   |         |            |            |        |            
------------------------------------------------------------------------------------------------------
* COMP "psb_bg_n" OFFSET = IN 7.3 ns BEFORE | SETUP   |    -0.892ns|     8.192ns|       1|         892
   COMP "fpga_plb_clk"                      |         |            |            |        |            
------------------------------------------------------------------------------------------------------
* COMP "psb_aack_n" OFFSET = IN 7.3 ns BEFO | SETUP   |    -0.420ns|     7.720ns|       1|         420
  RE COMP "fpga_plb_clk"                    |         |            |            |        |            
------------------------------------------------------------------------------------------------------
* TS_clock_reset_block_clock_reset_block_ap | SETUP   |    -0.034ns|     4.200ns|       1|          34
  1000_bp_clock_generation_clkcpu_i =       | HOLD    |     2.459ns|            |       0|           0
     PERIOD TIMEGRP         "clock_reset_bl |         |            |            |        |            
  ock_clock_reset_block_ap1000_bp_clock_gen |         |            |            |        |            
  eration_clkcpu_i"         TS_fpga_plb_clk |         |            |            |        |            
   / 3 HIGH 50%                             |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  TS_DCR2 = MAXDELAY FROM TIMEGRP "CPUS" TH | SETUP   |     0.026ns|     7.974ns|       0|           0
  RU TIMEGRP "DCR_DATA_GRP" TO TIMEGRP      |         |            |            |        |            


      "CPUS" 8 ns                           |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  TS_DCR1 = MAXDELAY FROM TIMEGRP "FFS" THR | SETUP   |     0.042ns|     7.958ns|       0|           0
  U TIMEGRP "DCR_DATA_GRP" TO TIMEGRP       |         |            |            |        |            
     "CPUS" 8 ns                            |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  TSCLK2CLK90 = MAXDELAY FROM TIMEGRP "clkp | SETUP   |     0.110ns|     2.765ns|       0|           0
  lb" TO TIMEGRP "ddr_clkplb_90" 2.875      |         |            |            |        |            
      ns                                    |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  COMP "psb_dbg_n" OFFSET = IN 7.3 ns BEFOR | SETUP   |     0.163ns|     7.137ns|       0|           0
  E COMP "fpga_plb_clk"                     |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  COMP "psb_dbb_n" OFFSET = IN 7.3 ns BEFOR | SETUP   |     0.370ns|     6.930ns|       0|           0
  E COMP "fpga_plb_clk"                     |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  TS_clock_reset_block_clock_reset_block_ap | SETUP   |     1.269ns|     5.721ns|       0|           0
  1000_bp_clock_generation_ddr_clk_fb_i     | HOLD    |     0.534ns|            |       0|           0
       = PERIOD TIMEGRP         "clock_rese |         |            |            |        |            
  t_block_clock_reset_block_ap1000_bp_clock |         |            |            |        |            
  _generation_ddr_clk_fb_i"         TS_ddr1 |         |            |            |        |            
  _clk_fb PHASE -1.562 ns HIGH 50%          |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  COMP "lbus_data<3>" OFFSET = OUT 9 ns AFT | MAXDELAY|     1.600ns|     7.400ns|       0|           0
  ER COMP "fpga_opb_clk"                    |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  COMP "lbus_data<2>" OFFSET = OUT 9 ns AFT | MAXDELAY|     1.611ns|     7.389ns|       0|           0
  ER COMP "fpga_opb_clk"                    |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  COMP "lbus_data<1>" OFFSET = OUT 9 ns AFT | MAXDELAY|     1.628ns|     7.372ns|       0|           0
  ER COMP "fpga_opb_clk"                    |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  COMP "lbus_data<0>" OFFSET = OUT 9 ns AFT | MAXDELAY|     1.628ns|     7.372ns|       0|           0
  ER COMP "fpga_opb_clk"                    |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  COMP "lbus_data<6>" OFFSET = OUT 9 ns AFT | MAXDELAY|     1.733ns|     7.267ns|       0|           0
  ER COMP "fpga_opb_clk"                    |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  COMP "lbus_data<7>" OFFSET = OUT 9 ns AFT | MAXDELAY|     1.733ns|     7.267ns|       0|           0
  ER COMP "fpga_opb_clk"                    |         |            |           

 |        |            


------------------------------------------------------------------------------------------------------
  COMP "lbus_data<5>" OFFSET = OUT 9 ns AFT | MAXDELAY|     1.783ns|     7.217ns|       0|           0
  ER COMP "fpga_opb_clk"                    |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  COMP "lbus_data<4>" OFFSET = OUT 9 ns AFT | MAXDELAY|     1.783ns|     7.217ns|       0|           0
  ER COMP "fpga_opb_clk"                    |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  TS_DCR3 = MAXDELAY FROM TIMEGRP "CPUS" TH | SETUP   |     2.181ns|     5.819ns|       0|           0
  RU TIMEGRP "DCR_DATA_GRP" TO TIMEGRP      |         |            |            |        |            
      "FFS" 8 ns                            |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  COMP "lbus_data<15>" OFFSET = OUT 9 ns AF | MAXDELAY|     2.274ns|     6.726ns|       0|           0
  TER COMP "fpga_opb_clk"                   |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  COMP "lbus_we_n" OFFSET = OUT 9 ns AFTER  | MAXDELAY|     2.706ns|     6.294ns|       0|           0
  COMP "fpga_opb_clk"                       |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  COMP "lbus_oe_n" OFFSET = OUT 9 ns AFTER  | MAXDELAY|     2.706ns|     6.294ns|       0|           0
  COMP "fpga_opb_clk"                       |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  COMP "lbus_data<11>" OFFSET = OUT 9 ns AF | MAXDELAY|     2.737ns|     6.263ns|       0|           0
  TER COMP "fpga_opb_clk"                   |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  COMP "lbus_data<9>" OFFSET = OUT 9 ns AFT | MAXDELAY|     2.778ns|     6.222ns|       0|           0
  ER COMP "fpga_opb_clk"                    |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  COMP "lbus_data<13>" OFFSET = OUT 9 ns AF | MAXDELAY|     2.829ns|     6.171ns|       0|           0
  TER COMP "fpga_opb_clk"                   |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  COMP "lbus_data<12>" OFFSET = OUT 9 ns AF | MAXDELAY|     2.961ns|     6.039ns|       0|           0
  TER COMP "fpga_opb_clk"                   |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  COMP "lbus_data<10>" OFFSET = OUT 9 ns AF | MAXDELAY|     2.963ns|     6.037ns|       0|           0
  TER COMP "fpga_opb_clk"                   |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  COMP "lbus_addr<0>" OFFSET = OUT 9 ns AFT | MAXDELAY|     3.049ns|     5.951ns|       0|           0
  ER COMP "fpga_opb_clk"                    |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  COMP "lbus_addr<1>" OFFSET = OUT 9 ns AFT | MAXDELAY|     3.049ns|     5.951ns|       0|           0
  ER COMP "fpga_opb_clk"                    |         |            |           

 |        |            


------------------------------------------------------------------------------------------------------
  COMP "lbus_data<8>" OFFSET = OUT 9 ns AFT | MAXDELAY|     3.050ns|     5.950ns|       0|           0
  ER COMP "fpga_opb_clk"                    |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  COMP "flash_cs_n" OFFSET = OUT 9 ns AFTER | MAXDELAY|     3.247ns|     5.753ns|       0|           0
   COMP "fpga_opb_clk"                      |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  COMP "lbus_addr<2>" OFFSET = OUT 9 ns AFT | MAXDELAY|     3.351ns|     5.649ns|       0|           0
  ER COMP "fpga_opb_clk"                    |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  COMP "lbus_addr<3>" OFFSET = OUT 9 ns AFT | MAXDELAY|     3.351ns|     5.649ns|       0|           0
  ER COMP "fpga_opb_clk"                    |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  COMP "lbus_addr<4>" OFFSET = OUT 9 ns AFT | MAXDELAY|     3.351ns|     5.649ns|       0|           0
  ER COMP "fpga_opb_clk"                    |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  COMP "lbus_addr<5>" OFFSET = OUT 9 ns AFT | MAXDELAY|     3.351ns|     5.649ns|       0|           0
  ER COMP "fpga_opb_clk"                    |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  COMP "lbus_addr<23>" OFFSET = OUT 9 ns AF | MAXDELAY|     3.432ns|     5.568ns|       0|           0
  TER COMP "fpga_opb_clk"                   |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  COMP "lbus_addr<24>" OFFSET = OUT 9 ns AF | MAXDELAY|     3.432ns|     5.568ns|       0|           0
  TER COMP "fpga_opb_clk"                   |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  COMP "lbus_data<14>" OFFSET = OUT 9 ns AF | MAXDELAY|     3.442ns|     5.558ns|       0|           0
  TER COMP "fpga_opb_clk"                   |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  COMP "lbus_addr<19>" OFFSET = OUT 9 ns AF | MAXDELAY|     3.657ns|     5.343ns|       0|           0
  TER COMP "fpga_opb_clk"                   |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  COMP "lbus_addr<20>" OFFSET = OUT 9 ns AF | MAXDELAY|     3.657ns|     5.343ns|       0|           0
  TER COMP "fpga_opb_clk"                   |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  COMP "lbus_addr<21>" OFFSET = OUT 9 ns AF | MAXDELAY|     3.657ns|     5.343ns|       0|           0
  TER COMP "fpga_opb_clk"                   |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  COMP "lbus_addr<22>" OFFSET = OUT 9 ns AF | MAXDELAY|     3.657ns|     5.343ns|       0|           0
  TER COMP "fpga_opb_clk"                   |         |            |            |        |            
-------------------------------------------------------------------------------

-----------------------


  COMP "lbus_addr<18>" OFFSET = OUT 9 ns AF | MAXDELAY|     3.699ns|     5.301ns|       0|           0
  TER COMP "fpga_opb_clk"                   |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  COMP "lbus_addr<15>" OFFSET = OUT 9 ns AF | MAXDELAY|     3.699ns|     5.301ns|       0|           0
  TER COMP "fpga_opb_clk"                   |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  COMP "lbus_addr<16>" OFFSET = OUT 9 ns AF | MAXDELAY|     3.699ns|     5.301ns|       0|           0
  TER COMP "fpga_opb_clk"                   |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  COMP "lbus_addr<17>" OFFSET = OUT 9 ns AF | MAXDELAY|     3.699ns|     5.301ns|       0|           0
  TER COMP "fpga_opb_clk"                   |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  TS_clock_reset_block_clock_reset_block_ap | SETUP   |     3.759ns|    21.241ns|       0|           0
  1000_bp_clock_generation_clkopb_i =       | HOLD    |     0.474ns|            |       0|           0
     PERIOD TIMEGRP         "clock_reset_bl |         |            |            |        |            
  ock_clock_reset_block_ap1000_bp_clock_gen |         |            |            |        |            
  eration_clkopb_i"         TS_fpga_opb_clk |         |            |            |        |            
   HIGH 50%                                 |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  COMP "fpga_config_flash_cs_n" OFFSET = OU | MAXDELAY|     3.767ns|     5.233ns|       0|           0
  T 9 ns AFTER COMP "fpga_opb_clk"          |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  COMP "sysace_cs_n" OFFSET = OUT 9 ns AFTE | MAXDELAY|     3.788ns|     5.212ns|       0|           0
  R COMP "fpga_opb_clk"                     |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  COMP "lbus_addr<12>" OFFSET = OUT 9 ns AF | MAXDELAY|     3.974ns|     5.026ns|       0|           0
  TER COMP "fpga_opb_clk"                   |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  COMP "lbus_addr<11>" OFFSET = OUT 9 ns AF | MAXDELAY|     4.004ns|     4.996ns|       0|           0
  TER COMP "fpga_opb_clk"                   |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  COMP "lbus_addr<14>" OFFSET = OUT 9 ns AF | MAXDELAY|     4.056ns|     4.944ns|       0|           0
  TER COMP "fpga_opb_clk"                   |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  COMP "lbus_addr<10>" OFFSET = OUT 9 ns AF | MAXDELAY|     4.060ns|     4.940ns|       0|           0
  TER COMP "fpga_opb_clk"                   |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  COMP "lbus_addr<8>" OFFSET = OUT 9 ns AFT | MAXDELAY|     4.087ns|     4.913ns|       0|           0
  ER COMP "fpga_opb_clk"                    |         |            |            |        |            
-------------------------------------------------------------------------------

-----------------------


  COMP "lbus_addr<6>" OFFSET = OUT 9 ns AFT | MAXDELAY|     4.090ns|     4.910ns|       0|           0
  ER COMP "fpga_opb_clk"                    |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  COMP "lbus_addr<13>" OFFSET = OUT 9 ns AF | MAXDELAY|     4.096ns|     4.904ns|       0|           0
  TER COMP "fpga_opb_clk"                   |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  COMP "lbus_addr<9>" OFFSET = OUT 9 ns AFT | MAXDELAY|     4.101ns|     4.899ns|       0|           0
  ER COMP "fpga_opb_clk"                    |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  COMP "lbus_addr<7>" OFFSET = OUT 9 ns AFT | MAXDELAY|     4.101ns|     4.899ns|       0|           0
  ER COMP "fpga_opb_clk"                    |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  COMP "cpld_cs_n" OFFSET = OUT 9 ns AFTER  | MAXDELAY|     4.302ns|     4.698ns|       0|           0
  COMP "fpga_opb_clk"                       |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  COMP "cpld_bg_n" OFFSET = OUT 9 ns AFTER  | MAXDELAY|     6.161ns|     2.839ns|       0|           0
  COMP "fpga_opb_clk"                       |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  TS_CPU_2_PLB_ARB_DCR = MAXDELAY FROM TIME | SETUP   |    20.893ns|     4.107ns|       0|           0
  GRP "CPUS" TO TIMEGRP         "PLB_ARBITE |         |            |            |        |            
  R_DCR" 25 ns                              |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  TS_clock_reset_block_clock_reset_block_ap | N/A     |         N/A|         N/A|     N/A|         N/A
  1000_bp_clock_generation_ddr_clkplb_90_i  |         |            |            |        |            
          = PERIOD TIMEGRP         "clock_r |         |            |            |        |            
  eset_block_clock_reset_block_ap1000_bp_cl |         |            |            |        |            
  ock_generation_ddr_clkplb_90_i"         T |         |            |            |        |            
  S_fpga_plb_clk PHASE 3.125 ns HIGH 50%    |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  TS_fpga_opb_clk = PERIOD TIMEGRP "fpga_op | N/A     |         N/A|         N/A|     N/A|         N/A
  b_clk" 25 ns HIGH 50%                     |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  TS_ddr1_clk_fb = PERIOD TIMEGRP "ddr1_clk | N/A     |         N/A|         N/A|     N/A|         N/A
  _fb" 12.5 ns HIGH 50%                     |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  TS_CLK90 = PERIOD TIMEGRP "ddr_clkplb_90" | N/A     |         N/A|         N/A|     N/A|         N/A
   12.5 ns HIGH 50%                         |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  TS_plb_clk = PERIOD TIMEGRP "clkplb" 12.5 | N/A     |         N/A|         N/A|     N/A|         N/A
   ns HIGH 50%                              |         |            |           

 |        |            


------------------------------------------------------------------------------------------------------
  TS_fpga_plb_clk = PERIOD TIMEGRP "fpga_pl | N/A     |         N/A|         N/A|     N/A|         N/A
  b_clk" 12.5 ns HIGH 50%                   |         |            |            |        |            
------------------------------------------------------------------------------------------------------


8 constraints not met.
INFO:Timing:2761 - N/A entries in the Constraints list may indicate that the 
   constraint does not cover any paths or that it has no requested value.


Generating Pad Report.



All signals are completely routed.

Total REAL time to PAR completion: 33 mins 26 secs 
Total CPU time to PAR completion: 33 mins 12 secs 

Peak Memory Usage:  763 MB

Placement: Completed - No errors found.
Routing: Completed - No errors found.
Timing: Completed - 92 errors found.

Number of error messages: 0
Number of warning messages: 2
Number of info messages: 1

Writing design to file system.ncd





PAR done!



#----------------------------------------------#
# Starting program post_par_trce
# trce -e 3 -xml system.twx system.ncd system.pcf 
#----------------------------------------------#


Release 9.1.02i - Trace 
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.


Loading device for application Rf_Device from file '2vp100.nph' in environment
C:\Xilinx91i.


   "system" is an NCD, version 3.1, device xc2vp100, package ff1704, speed -6


--------------------------------------------------------------------------------
Release 9.1.02i Trace 
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.

trce -e 3 -xml system.twx system.ncd system.pcf


Design file:              system.ncd
Physical constraint file: system.pcf
Device,speed:             xc2vp100,-6 (PRODUCTION 1.93 2007-02-23)
Report level:             error report
--------------------------------------------------------------------------------

INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths
   option. All paths that are not constrained will be reported in the
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a
   50 Ohm transmission line loading model.  For the details of this model, and
   for more information on accounting for different loading conditions, please
   see the device datasheet.




Timing summary:
---------------

Timing errors: 92  Score: 52742

Constraints cover 3946414 paths, 0 nets, and 55153 connections

Design statistics:
   Minimum period:  21.241ns (Maximum frequency:  47.079MHz)
   Maximum path delay from/to any node:   7.974ns
   Minimum input required time before clock:   9.184ns
   Minimum output required time after clock:   7.400ns


Analysis completed Tue May 12 10:46:37 2009
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Number of info messages: 2
Total time: 28 secs 


xflow done!
*********************************************


Running Bitgen..
*********************************************
cd implementation; bitgen -w -f bitgen.ut system


Release 9.1.02i - Bitgen J.33
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.


Loading device for application Rf_Device from file '2vp100.nph' in environment
C:\Xilinx91i.


   "system" is an NCD, version 3.1, device xc2vp100, package ff1704, speed -6


Opened constraints file system.pcf.

Tue May 12 10:46:46 2009



Running DRC.


WARNING:PhysDesignRules:372 - Gated clock. Clock net
   opb_intc_i/opb_intc_i/INTC_CORE_I/MANY_INTR_DET_GEN.INTR_DET_I/interrupts<6>
   is sourced by a combinatorial pin. This is not good design practice. Use the
   CE pin to control the loading of data into the flip-flop.
INFO:PhysDesignRules:772 - To achieve optimal frequency synthesis performance
   with the CLKFX and CLKFX180 outputs of the DCM comp
   clock_reset_block/clock_reset_block/ap1000_bp_clock_generation/plb_dcm/clock_
   reset_block/clock_reset_block/ap1000_bp_clock_generation/plb_dcm, consult the
   device Interactive Data Sheet.
WARNING:PhysDesignRules:1009 - Blockcheck: The clock pin CPMC405CLOCK for the
   comp ppc405_ppcjtag_chain/ppc405_ppcjtag_chain/PPC405_i is not connected to
   the output of a DCM driven clock buffer.
WARNING:PhysDesignRules:1009 - Blockcheck: The clock pin PLBCLK for the comp
   ppc405_ppcjtag_chain/ppc405_ppcjtag_chain/PPC405_i is not connected to the
   output of a DCM driven clock buffer.
WARNING:PhysDesignRules:1009 - Blockcheck: The clock pin BRAMISOCMCLK for the
   comp ppc405_ppcjtag_chain/ppc405_ppcjtag_chain/PPC405_i is not connected to
   the output of a DCM driven clock buffer.
WARNING:PhysDesignRules:1009 - Blockcheck: The clock pin BRAMDSOCMCLK for the
   comp ppc405_ppcjtag_chain/ppc405_ppcjtag_chain/PPC405_i is not connected to
   the output of a DCM driven clock buffer.
WARNING:PhysDesignRules:1009 - Blockcheck: The clock pin BRAMISOCMCLK for the
   comp ppc405_i/ppc405_i/PPC405_i is not connected to the output of a DCM
   driven clock buffer.
WARNING:PhysDesignRules:1009 - Blockcheck: The clock pin BRAMDSOCMCLK for the
   comp ppc405_i/ppc405_i/PPC405_i is not connected to the output of a DCM
   driven clock buffer.
DRC detected 0 errors and 7 warnings.


Creating bit map...


Saving bit stream in "system.bit".


Creating bit mask...


Saving mask bit stream in "system.msk".


Bitstream generation is complete.




Done!

At Local date and time: Tue May 12 10:58:47 2009
 xbash -q -c "cd /cygdrive/c/Baseline_9_Working_Folder/k-rtos-base-profile-task/; /usr/bin/make -f system.make init_bram; exit;" started...

*********************************************
Initializing BRAM contents of the bitstream
*********************************************
bitinit system.mhs  -pe ppc405_i EX1_OS/executable.elf  \
-bt implementation/system.bit -o implementation/download.bit


/usr/bin/bash: igncr: unknown option name



bitinit version Xilinx EDK 9.1.02 Build EDK_J_SP2.4
Copyright (c) Xilinx Inc. 2002.

Parsing MHS File system.mhs...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/ppc405_v2_00_c/data/ppc405_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_v34_v1_02_a/data/plb_v34_v2_1_0.tcl
...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_bram_if_cntlr_v1_00_b/data/plb_bram_if
_cntlr_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb2opb_bridge_v1_01_a/data/plb2opb_bridge
_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/opb_intc_v1_00_c/data/opb_intc_v2_1_0.tcl
...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/jtagppc_cntlr_v2_00_a/data/jtagppc_cntlr_v
2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_emc_v2_00_a/data/plb_emc_v2_1_0.tcl
...



Overriding IP level properties ...
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\modified_plb_ddr
   _controller_v1_00_c\data\modified_plb_ddr_controller_v2_1_0.mpd line 50 -
   plb_ddr_controller_i (modified_plb_ddr_controller) tool is overriding
   PARAMETER C_FAMILY value to 
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 41 - bram (bram_block) tool is overriding PARAMETER C_FAMILY
   value to 
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 38 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_FAMILY value to 
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 38 - opb_intc_i (opb_intc) tool is overriding PARAMETER C_FAMILY
   value to 
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\plb_psb_bridge_v
   1_00_a\data\plb_psb_bridge_v2_1_0.mpd line 97 - plb_psb_bridge_i
   (plb_psb_bridge) tool is overriding PARAMETER C_FAMILY value to 
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\ppc405_v2_00_c\data\ppc405_v2_1_0.mpd
   line 45 - ppc405_ppcjtag_chain (ppc405) tcl is overriding PARAMETER
   C_ISOCM_DCR_HIGHADDR value to 0b0000010011
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\ppc405_v2_00_c\data\ppc405_v2_1_0.mpd
   line 47 - ppc405_ppcjtag_chain (ppc405) tcl is overriding PARAMETER
   C_DSOCM_DCR_HIGHADDR value to 0b0000100011
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\jtagppc_cntlr_v2_00_a\data\jtagppc_cntl
   r_v2_1_0.mpd line 35 - jtagppc_0 (jtagppc_cntlr) tool is overriding PARAMETER
   C_DEVICE value to 
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\ms_rst_4regs_v1_
   00_a\data\ms_rst_4regs_v2_1_0.mpd line 34 - ms_rst_4regs_0 (ms_rst_4regs)
   tool is overriding PARAMETER C_FAMILY value to 
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\opb_slave1_v1_00
   _a\data\opb_slave1_v2_1_0.mpd line 34 - opb_slave1_0 (opb_slave1) tool is
   overriding PARAMETER C_FAMILY value to 
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpio_v2_1_0.m
   pd line 40 - opb_gpio_0 (opb_gpio) tool is overriding PARAMETER C_FAMILY
   value to 
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_timer_v1_00_b\data\opb_timer_v2_1_0
   .mpd line 34 - opb_timer_0 (opb_timer) tool is overriding PARAMETER C_FAMILY
   value to 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/bram_if_cntlr_v1_00_b/data/bram_if_cntlr_v
2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/emc_common_v2_00_a/data/emc_common_v2_1_0.
tcl ...


Address Map for Processor ppc405_i
  (0b0000000000-0b0011111111) plb_bus	dcr_bus
  (0b0100000000-0b0111111111) plb2opb_bridge_i	dcr_bus
  (0b1000010000-0b1000010011) ppc405_i	
  (0b1000100000-0b1000100011) ppc405_i	
  (0000000000-0x1fffffff) plb_ddr_controller_i	plb_bus
  (0x29000000-0x29ffffff) opb_gpio_0	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4c000000-0x4c00ffff) RS232_1	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4d000000-0x4dffffff) opb_intc_i	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4f000000-0x4f00ffff) ms_rst_4regs_0	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4ff00000-0x4ff03fff) opb_slave1_0	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4fff0000-0x4fffffff) opb_timer_0	plb_bus->plb2opb_bridge_i->opb_bus
  (0x50000000-0x50ffffff) plb_emc_0	plb_bus
  (0xffff0000-0xffffffff) plb_bram_if_cntlr_i	plb_bus
Address Map for Processor ppc405_ppcjtag_chain
  (0b0000010000-0b0000010011) ppc405_ppcjtag_chain	
  (0b0000100000-0b0000100011) ppc405_ppcjtag_chain	

Initializing Memory...
Checking ELFs associated with PPC405 instance ppc405_i for overlap...


Analyzing file EX1_OS/executable.elf...
Running Data2Mem with the following command:
data2mem -bm "implementation/system_bd" -bt "implementation/system.bit"  -bd
"EX1_OS/executable.elf" tag ppc405_i  -o b implementation/download.bit 


Memory Initialization completed successfully.





Done!

At Local date and time: Tue May 12 11:26:43 2009
 xbash -q -c "cd /cygdrive/c/Baseline_9_Working_Folder/k-rtos-base-profile-task/; /usr/bin/make -f system.make swclean; exit;" started...

rm -rf ppc405_i/lib/
rm -rf ppc405_ppcjtag_chain/lib/
rm -f libgen.log
rm -f EX1_OS/executable.elf 



/usr/bin/bash: igncr: unknown option name




Done!

At Local date and time: Tue May 12 11:26:50 2009
 xbash -q -c "cd /cygdrive/c/Baseline_9_Working_Folder/k-rtos-base-profile-task/; /usr/bin/make -f system.make libs; exit;" started...

*********************************************


/usr/bin/bash: igncr: unknown option name


Creating software libraries...
*********************************************
libgen -mhs system.mhs -p xc2vp100ff1704-6  system.mss


libgen
Xilinx EDK 9.1.02 Build EDK_J_SP2.4
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.

Command Line: libgen -mhs system.mhs -p xc2vp100ff1704-6 system.mss 



Output Directory (-od)		: C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\
Part (-p)			: virtex2p

Software Specification file	: system.mss


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/ppc405_v2_00_c/data/ppc405_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_v34_v1_02_a/data/plb_v34_v2_1_0.tcl
...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_bram_if_cntlr_v1_00_b/data/plb_bram_if
_cntlr_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb2opb_bridge_v1_01_a/data/plb2opb_bridge
_v2_1_0.tcl ...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/opb_intc_v1_00_c/data/opb_intc_v2_1_0.tcl
...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/jtagppc_cntlr_v2_00_a/data/jtagppc_cntlr_v
2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_emc_v2_00_a/data/plb_emc_v2_1_0.tcl
...



Overriding IP level properties ...
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\modified_plb_ddr
   _controller_v1_00_c\data\modified_plb_ddr_controller_v2_1_0.mpd line 50 -
   plb_ddr_controller_i (modified_plb_ddr_controller) tool is overriding
   PARAMETER C_FAMILY value to virtex2p
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 41 - bram (bram_block) tool is overriding PARAMETER C_FAMILY
   value to virtex2p
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 38 - opb_intc_i (opb_intc) tool is overriding PARAMETER C_FAMILY
   value to virtex2p
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\ppc405_v2_00_c\data\ppc405_v2_1_0.mpd
   line 45 - ppc405_ppcjtag_chain (ppc405) tcl is overriding PARAMETER
   C_ISOCM_DCR_HIGHADDR value to 0b0000010011
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\ppc405_v2_00_c\data\ppc405_v2_1_0.mpd
   line 47 - ppc405_ppcjtag_chain (ppc405) tcl is overriding PARAMETER
   C_DSOCM_DCR_HIGHADDR value to 0b0000100011
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\jtagppc_cntlr_v2_00_a\data\jtagppc_cntl
   r_v2_1_0.mpd line 35 - jtagppc_0 (jtagppc_cntlr) tool is overriding PARAMETER
   C_DEVICE value to 2vp100


INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpio_v2_1_0.m
   pd line 40 - opb_gpio_0 (opb_gpio) tool is overriding PARAMETER C_FAMILY
   value to virtex2p
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_timer_v1_00_b\data\opb_timer_v2_1_0
   .mpd line 34 - opb_timer_0 (opb_timer) tool is overriding PARAMETER C_FAMILY
   value to virtex2p

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/bram_if_cntlr_v1_00_b/data/bram_if_cntlr_v
2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/emc_common_v2_00_a/data/emc_common_v2_1_0.
tcl ...


Address Map for Processor ppc405_i
  (0b0000000000-0b0011111111) plb_bus	dcr_bus
  (0b0100000000-0b0111111111) plb2opb_bridge_i	dcr_bus
  (0b1000010000-0b1000010011) ppc405_i	
  (0b1000100000-0b1000100011) ppc405_i	
  (0000000000-0x1fffffff) plb_ddr_controller_i	plb_bus
  (0x29000000-0x29ffffff) opb_gpio_0	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4c000000-0x4c00ffff) RS232_1	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4d000000-0x4dffffff) opb_intc_i	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4f000000-0x4f00ffff) ms_rst_4regs_0	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4ff00000-0x4ff03fff) opb_slave1_0	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4fff0000-0x4fffffff) opb_timer_0	plb_bus->plb2opb_bridge_i->opb_bus
  (0x50000000-0x50ffffff) plb_emc_0	plb_bus
  (0xffff0000-0xffffffff) plb_bram_if_cntlr_i	plb_bus
Address Map for Processor ppc405_ppcjtag_chain
  (0b0000010000-0b0000010011) ppc405_ppcjtag_chain	
  (0b0000100000-0b0000100011) ppc405_ppcjtag_chain	

Check platform address map ...

Overriding system level properties ...
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 41 - plb_bus (plb_v34) tool is overriding PARAMETER C_PLB_NUM_MASTERS
   value to 3
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 43 - plb_bus (plb_v34) tool is overriding PARAMETER C_PLB_MID_WIDTH
   value to 2
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 44 - plb_bus (plb_v34) tool is overriding PARAMETER C_PLB_AWIDTH value
   to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 45 - plb_bus (plb_v34) tool is overriding PARAMETER C_PLB_DWIDTH value
   to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 49 - plb_bus (plb_v34) tool is overriding PARAMETER C_DCR_AWIDTH value
   to 10
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 50 - plb_bus (plb_v34) tool is overriding PARAMETER C_DCR_DWIDTH value
   to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\modified_plb_ddr
   _controller_v1_00_c\data\modified_plb_ddr_controller_v2_1_0.mpd line 53 -
   plb_ddr_controller_i (modified_plb_ddr_controller) tool is overriding
   PARAMETER C_PLB_NUM_MASTERS value to 3
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\modified_plb_ddr
   _controller_v1_00_c\data\modified_plb_ddr_controller_v2_1_0.mpd line 54 -
   plb_ddr_controller_i (modified_plb_ddr_controller) tool is overriding
   PARAMETER C_PLB_MID_WIDTH value to 2
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\modified_plb_ddr
   _controller_v1_00_c\data\modified_plb_ddr_controller_v2_1_0.mpd line 55 -
   plb_ddr_controller_i (modified_plb_ddr_controller) tool is overriding
   PARAMETER C_PLB_AWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\modified_plb_ddr
   _controller_v1_00_c\data\modified_plb_ddr_controller_v2_1_0.mpd line 56 -
   plb_ddr_controller_i (modified_plb_ddr_controller) tool is overriding
   PARAMETER C_PLB_DWIDTH value to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\data\plb_bram
   _if_cntlr_v2_1_0.mpd line 42 - plb_bram_if_cntlr_i (plb_bram_if_cntlr) tool
   is overriding PARAMETER c_num_masters value to 3
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\data\plb_bram
   _if_cntlr_v2_1_0.mpd line 46 - plb_bram_if_cntlr_i (plb_bram_if_cntlr) tool
   is overriding PARAMETER c_plb_dwidth value to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\data\plb_bram
   _if_cntlr_v2_1_0.mpd line 47 - plb_bram_if_cntlr_i (plb_bram_if_cntlr) tool
   is overriding PARAMETER c_plb_awidth value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\data\plb_bram
   _if_cntlr_v2_1_0.mpd line 49 - plb_bram_if_cntlr_i (plb_bram_if_cntlr) tool
   is overriding PARAMETER c_plb_mid_width value to 2


INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 38 - bram (bram_block) tool is overriding PARAMETER C_PORT_DWIDTH
   value to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 39 - bram (bram_block) tool is overriding PARAMETER C_PORT_AWIDTH
   value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 40 - bram (bram_block) tool is overriding PARAMETER C_NUM_WE
   value to 8
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 48 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_PLB_AWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 49 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_PLB_DWIDTH value to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 50 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_PLB_NUM_MASTERS value to 3
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 51 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_PLB_MID_WIDTH value to 2
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 52 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 53 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 56 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_DCR_AWIDTH value to 10
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 57 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_DCR_DWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 36 - opb_bus (opb_v20) tool is overriding PARAMETER C_OPB_AWIDTH value
   to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 37 - opb_bus (opb_v20) tool is overriding PARAMETER C_OPB_DWIDTH value
   to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 38 - opb_bus (opb_v20) tool is overriding PARAMETER C_NUM_MASTERS value
   to 2
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 39 - opb_bus (opb_v20) tool is overriding PARAMETER C_NUM_SLAVES value
   to 7
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 42 - opb_intc_i (opb_intc) tool is overriding PARAMETER C_OPB_AWIDTH
   value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 43 - opb_intc_i (opb_intc) tool is overriding PARAMETER C_OPB_DWIDTH
   value to 32
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core_v2_1_0.tc
l ...
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 46 - opb_intc_i (opb_intc) tcl is overriding PARAMETER
   C_NUM_INTR_INPUTS value to 21
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core_v2_1_0.tc
l ...
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 47 - opb_intc_i (opb_intc) tcl is overriding PARAMETER C_KIND_OF_INTR
   value to 0b00000000000000000000000001000000
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core_v2_1_0.tc
l ...


INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 48 - opb_intc_i (opb_intc) tcl is overriding PARAMETER C_KIND_OF_EDGE
   value to 0b00000000000000000000000001000000
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core_v2_1_0.tc
l ...
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 49 - opb_intc_i (opb_intc) tcl is overriding PARAMETER C_KIND_OF_LVL
   value to 0b00000000000000000000000000000001
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_uartlite_v1_00_b\data\opb_uartlite_
   v2_1_0.mpd line 37 - RS232_1 (opb_uartlite) tool is overriding PARAMETER
   C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_uartlite_v1_00_b\data\opb_uartlite_
   v2_1_0.mpd line 38 - RS232_1 (opb_uartlite) tool is overriding PARAMETER
   C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\opbslave_ext_bri
   dge_v3_10_a\data\opbslave_ext_bridge_v2_1_0.mpd line 20 -
   opbslave_ext_bridge_i (opbslave_ext_bridge) tool is overriding PARAMETER
   C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\opbslave_ext_bri
   dge_v3_10_a\data\opbslave_ext_bridge_v2_1_0.mpd line 21 -
   opbslave_ext_bridge_i (opbslave_ext_bridge) tool is overriding PARAMETER
   C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\plb_psb_bridge_v
   1_00_a\data\plb_psb_bridge_v2_1_0.mpd line 87 - plb_psb_bridge_i
   (plb_psb_bridge) tool is overriding PARAMETER C_PLB_NUM_MASTERS value to 3
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\plb_psb_bridge_v
   1_00_a\data\plb_psb_bridge_v2_1_0.mpd line 88 - plb_psb_bridge_i
   (plb_psb_bridge) tool is overriding PARAMETER C_PLB_MID_WIDTH value to 2
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\plb_psb_bridge_v
   1_00_a\data\plb_psb_bridge_v2_1_0.mpd line 93 - plb_psb_bridge_i
   (plb_psb_bridge) tool is overriding PARAMETER C_PLB_AWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\plb_psb_bridge_v
   1_00_a\data\plb_psb_bridge_v2_1_0.mpd line 94 - plb_psb_bridge_i
   (plb_psb_bridge) tool is overriding PARAMETER C_PLB_DWIDTH value to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\dcr_v29_v1_00_a\data\dcr_v29_v2_1_0.mpd
   line 38 - dcr_bus (dcr_v29) tool is overriding PARAMETER C_DCR_NUM_SLAVES
   value to 2
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\dcr_v29_v1_00_a\data\dcr_v29_v2_1_0.mpd
   line 39 - dcr_bus (dcr_v29) tool is overriding PARAMETER C_DCR_AWIDTH value
   to 10
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\dcr_v29_v1_00_a\data\dcr_v29_v2_1_0.mpd
   line 40 - dcr_bus (dcr_v29) tool is overriding PARAMETER C_DCR_DWIDTH value
   to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\ms_rst_4regs_v1_
   00_a\data\ms_rst_4regs_v2_1_0.mpd line 31 - ms_rst_4regs_0 (ms_rst_4regs)
   tool is overriding PARAMETER C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\ms_rst_4regs_v1_
   00_a\data\ms_rst_4regs_v2_1_0.mpd line 32 - ms_rst_4regs_0 (ms_rst_4regs)
   tool is overriding PARAMETER C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\opb_slave1_v1_00
   _a\data\opb_slave1_v2_1_0.mpd line 31 - opb_slave1_0 (opb_slave1) tool is
   overriding PARAMETER C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\opb_slave1_v1_00
   _a\data\opb_slave1_v2_1_0.mpd line 32 - opb_slave1_0 (opb_slave1) tool is
   overriding PARAMETER C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_emc_v2_00_a\data\plb_emc_v2_1_0.mpd
   line 38 - plb_emc_0 (plb_emc) tool is overriding PARAMETER C_NUM_MASTERS
   value to 3
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_emc_v2_00_a\data\plb_emc_v2_1_0.mpd
   line 92 - plb_emc_0 (plb_emc) tool is overriding PARAMETER C_PLB_DWIDTH value
   to 64


INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_emc_v2_00_a\data\plb_emc_v2_1_0.mpd
   line 93 - plb_emc_0 (plb_emc) tool is overriding PARAMETER C_PLB_AWIDTH value
   to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_emc_v2_00_a\data\plb_emc_v2_1_0.mpd
   line 96 - plb_emc_0 (plb_emc) tool is overriding PARAMETER C_PLB_MID_WIDTH
   value to 2
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpio_v2_1_0.m
   pd line 38 - opb_gpio_0 (opb_gpio) tool is overriding PARAMETER C_OPB_AWIDTH
   value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpio_v2_1_0.m
   pd line 39 - opb_gpio_0 (opb_gpio) tool is overriding PARAMETER C_OPB_DWIDTH
   value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_timer_v1_00_b\data\opb_timer_v2_1_0
   .mpd line 41 - opb_timer_0 (opb_timer) tool is overriding PARAMETER
   C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_timer_v1_00_b\data\opb_timer_v2_1_0
   .mpd line 42 - opb_timer_0 (opb_timer) tool is overriding PARAMETER
   C_OPB_DWIDTH value to 32

Running system level Update ...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core_v2_1_0.tc
l ...

Check platform configuration ...
INFO:MDT - IPNAME:modified_plb_ddr_controller INSTANCE:plb_ddr_controller_i -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs line 143 -
   An example UCF for this core is available and must be modified for use in the
   system. Please refer to the EDK Getting Started guide for the location of
   this file.
IPNAME:plb_v34 INSTANCE:plb_bus -
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs line 129 - 3
master(s) : 5 slave(s)
IPNAME:opb_v20 INSTANCE:opb_bus -
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs line 205 - 2
master(s) : 7 slave(s)
IPNAME:dcr_v29 INSTANCE:dcr_bus -
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs line 338 - 1
master(s) : 2 slave(s)

Check port drivers...



Performing Clock DRCs...

WARNING:MDT - No Top-level Input clock for the design. 


INFO:MDT - The following PARAMETERs of os uCOS-II are ignored as their category
   selection PARAMETER uC-Probe is set to "false" in MSS 
WARNING:MDT - C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mss
   line 20 - Ignoring PARAMETER uC-Probe  ...
WARNING:MDT - C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mss
   line 53 - PARAMETER use_dcr is deprecated !. The parameter USE_DCR for the
   intc driver has been deprecated.  Any reference to this parameter in the MSS
   file will be ignored..
   To avoid seeing this Warning again, please remove PARAMETER use_dcr.
INFO:MDT - List of peripherals addressable from processor instance ppc405_i : 
  - plb_bus
  - plb2opb_bridge_i
  - plb_ddr_controller_i
WARNING:MDT - C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs
   line 143 - No Driver Found for instance plb_ddr_controller_i. To avoid seeing
   this warning, assign the appropriate driver or driver "generic 1.00.a " to
   instance plb_ddr_controller_i

  - plb_bram_if_cntlr_i
WARNING:MDT - C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs
   line 169 - No Driver Found for instance plb_bram_if_cntlr_i. To avoid seeing
   this warning, assign the appropriate driver or driver "generic 1.00.a " to
   instance plb_bram_if_cntlr_i

  - opb_bus
  - opb_gpio_0
  - opb_intc_i
  - RS232_1
  - ms_rst_4regs_0
  - opb_slave1_0
  - opb_timer_0
  - plb_psb_bridge_i
WARNING:MDT - C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs
   line 306 - No Driver Found for instance plb_psb_bridge_i. To avoid seeing
   this warning, assign the appropriate driver or driver "generic 1.00.a " to
   instance plb_psb_bridge_i

  - plb_emc_0
INFO:MDT - List of peripherals addressable from processor instance
   ppc405_ppcjtag_chain : 

Building Directory Structure for ppc405_i



Generating platform libraries and device drivers ...

Running CopyFiles ...

Copying files for os uCOS-II_v2_86_a from
C:\edk_user_repository\Micrium\bsp\uCOS-II_v2_86_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\uCOS-II_v2
_86_a\ ...



Copying files for driver plbarb_v1_01_a from
C:\EDK\sw\XilinxProcessorIPLib\drivers\plbarb_v1_01_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\plbarb_v1_
01_a\ ...



Copying files for driver plb2opb_v1_00_a from
C:\EDK\sw\XilinxProcessorIPLib\drivers\plb2opb_v1_00_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\plb2opb_v1
_00_a\ ...



Copying files for driver opbarb_v1_02_a from
C:\EDK\sw\XilinxProcessorIPLib\drivers\opbarb_v1_02_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\opbarb_v1_
02_a\ ...



Copying files for driver gpio_v2_01_a from
C:\EDK\sw\XilinxProcessorIPLib\drivers\gpio_v2_01_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\gpio_v2_01
_a\ ...



Copying files for driver intc_v1_00_c from
C:\EDK\sw\XilinxProcessorIPLib\drivers\intc_v1_00_c\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\intc_v1_00
_c\ ...



Copying files for driver uartlite_v1_01_a from
C:\EDK\sw\XilinxProcessorIPLib\drivers\uartlite_v1_01_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\uartlite_v
1_01_a\ ...



Copying files for driver ms_rst_4regs_v1_00_a from
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\drivers\ms_rst_4regs_v1_00
_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\ms_rst_4re
gs_v1_00_a\ ...



Copying files for driver opb_slave1_v1_00_a from
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\drivers\opb_slave1_v1_00_a
\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\opb_slave1
_v1_00_a\ ...



Copying files for driver tmrctr_v1_00_b from
C:\EDK\sw\XilinxProcessorIPLib\drivers\tmrctr_v1_00_b\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\tmrctr_v1_
00_b\ ...



Copying files for driver cpu_ppc405_v1_00_a from
C:\EDK\sw\XilinxProcessorIPLib\drivers\cpu_ppc405_v1_00_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\cpu_ppc405
_v1_00_a\ ...



Running DRCs for OSes, Drivers and Libraries ... 
uC/OS-II DRC ...



Running generate for OS'es, Drivers and Libraries ... 



Running post_generate for OS'es, Drivers and Libraries ... 

Running make for Drivers and Libraries ... 

Configuring make for target include using:

make -s include "COMPILER=powerpc-eabi-gcc" "ARCHIVER=powerpc-eabi-ar"
"COMPILER_FLAGS= -O2 -c" "EXTRA_COMPILER_FLAGS=-g" 



Configuring make for target libs using:

make -s libs "COMPILER=powerpc-eabi-gcc" "ARCHIVER=powerpc-eabi-ar"
"COMPILER_FLAGS= -O2 -c" "EXTRA_COMPILER_FLAGS=-g" 
Compiling common


powerpc-eabi-ar: creating ../../../lib/libxil.a


Compiling ipif


Compiling bsp


Compiling plb_arbiter


Compiling plb_to_opb


Compiling opbarb


Compiling gpio


Compiling intc


Compiling uartlite


Compiling ms_rst_4regs


Compiling opb_slave1


Compiling tmrctr


Compiling cpu_ppc405



Libraries generated in
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\lib\ directory

Running execs_generate for OS'es, Drivers and Libraries ... 

Building Directory Structure for ppc405_ppcjtag_chain



Generating platform libraries and device drivers ...

Running CopyFiles ...

Copying files for os standalone_v1_00_a from
C:\EDK\sw\lib\bsp\standalone_v1_00_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_ppcjtag_chain\libsr
c\standalone_v1_00_a\ ...



Copying files for driver cpu_ppc405_v1_00_a from
C:\EDK\sw\XilinxProcessorIPLib\drivers\cpu_ppc405_v1_00_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_ppcjtag_chain\libsr
c\cpu_ppc405_v1_00_a\ ...



Running DRCs for OSes, Drivers and Libraries ... 

Running generate for OS'es, Drivers and Libraries ... 



Running post_generate for OS'es, Drivers and Libraries ... 

Running make for Drivers and Libraries ... 

Configuring make for target include using:

make -s include "COMPILER=powerpc-eabi-gcc" "ARCHIVER=powerpc-eabi-ar"
"COMPILER_FLAGS= -O2 -c" "EXTRA_COMPILER_FLAGS=-g" 



Configuring make for target libs using:

make -s libs "COMPILER=powerpc-eabi-gcc" "ARCHIVER=powerpc-eabi-ar"
"COMPILER_FLAGS= -O2 -c" "EXTRA_COMPILER_FLAGS=-g" 
Compiling common


powerpc-eabi-ar: creating ../../../lib/libxil.a


Compiling bsp


Compiling cpu_ppc405



Libraries generated in
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_ppcjtag_chain\lib\
directory

Running execs_generate for OS'es, Drivers and Libraries ... 

LibGen Done. 




Done!

At Local date and time: Tue May 12 11:27:21 2009
 xbash -q -c "cd /cygdrive/c/Baseline_9_Working_Folder/k-rtos-base-profile-task/; /usr/bin/make -f system.make program; exit;" started...

/usr/bin/bash: igncr: unknown option name


powerpc-eabi-gcc -O2 C:/Micrium/SOFTWARE/EvalBoards/Amirix/AP1000/GNU/EX1_OS/app.c  -o EX1_OS/executable.elf \
      -g    -I./ppc405_i/include/  -L./ppc405_i/lib/  \
  


powerpc-eabi-size EX1_OS/executable.elf 
   text	   data	    bss	    dec	    hex	filename
  29238	    508	  12000	  41746	   a312	EX1_OS/executable.elf





Done!

At Local date and time: Tue May 12 11:27:27 2009
 xbash -q -c "cd /cygdrive/c/Baseline_9_Working_Folder/k-rtos-base-profile-task/; /usr/bin/make -f system.make init_bram; exit;" started...

*********************************************
Initializing BRAM contents of the bitstream
*********************************************
bitinit system.mhs  -pe ppc405_i EX1_OS/executable.elf  \
-bt implementation/system.bit -o implementation/download.bit


/usr/bin/bash: igncr: unknown option name



bitinit version Xilinx EDK 9.1.02 Build EDK_J_SP2.4
Copyright (c) Xilinx Inc. 2002.

Parsing MHS File system.mhs...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/ppc405_v2_00_c/data/ppc405_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_v34_v1_02_a/data/plb_v34_v2_1_0.tcl
...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_bram_if_cntlr_v1_00_b/data/plb_bram_if
_cntlr_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb2opb_bridge_v1_01_a/data/plb2opb_bridge
_v2_1_0.tcl ...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/opb_intc_v1_00_c/data/opb_intc_v2_1_0.tcl
...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/jtagppc_cntlr_v2_00_a/data/jtagppc_cntlr_v
2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_emc_v2_00_a/data/plb_emc_v2_1_0.tcl
...



Overriding IP level properties ...
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\modified_plb_ddr
   _controller_v1_00_c\data\modified_plb_ddr_controller_v2_1_0.mpd line 50 -
   plb_ddr_controller_i (modified_plb_ddr_controller) tool is overriding
   PARAMETER C_FAMILY value to 
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 41 - bram (bram_block) tool is overriding PARAMETER C_FAMILY
   value to 
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 38 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_FAMILY value to 
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 38 - opb_intc_i (opb_intc) tool is overriding PARAMETER C_FAMILY
   value to 
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\plb_psb_bridge_v
   1_00_a\data\plb_psb_bridge_v2_1_0.mpd line 97 - plb_psb_bridge_i
   (plb_psb_bridge) tool is overriding PARAMETER C_FAMILY value to 
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\ppc405_v2_00_c\data\ppc405_v2_1_0.mpd
   line 45 - ppc405_ppcjtag_chain (ppc405) tcl is overriding PARAMETER
   C_ISOCM_DCR_HIGHADDR value to 0b0000010011
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\ppc405_v2_00_c\data\ppc405_v2_1_0.mpd
   line 47 - ppc405_ppcjtag_chain (ppc405) tcl is overriding PARAMETER
   C_DSOCM_DCR_HIGHADDR value to 0b0000100011
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\jtagppc_cntlr_v2_00_a\data\jtagppc_cntl
   r_v2_1_0.mpd line 35 - jtagppc_0 (jtagppc_cntlr) tool is overriding PARAMETER
   C_DEVICE value to 
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\ms_rst_4regs_v1_
   00_a\data\ms_rst_4regs_v2_1_0.mpd line 34 - ms_rst_4regs_0 (ms_rst_4regs)
   tool is overriding PARAMETER C_FAMILY value to 
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\opb_slave1_v1_00
   _a\data\opb_slave1_v2_1_0.mpd line 34 - opb_slave1_0 (opb_slave1) tool is
   overriding PARAMETER C_FAMILY value to 
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpio_v2_1_0.m
   pd line 40 - opb_gpio_0 (opb_gpio) tool is overriding PARAMETER C_FAMILY
   value to 
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_timer_v1_00_b\data\opb_timer_v2_1_0
   .mpd line 34 - opb_timer_0 (opb_timer) tool is overriding PARAMETER C_FAMILY
   value to 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/bram_if_cntlr_v1_00_b/data/bram_if_cntlr_v
2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/emc_common_v2_00_a/data/emc_common_v2_1_0.
tcl ...


Address Map for Processor ppc405_i
  (0b0000000000-0b0011111111) plb_bus	dcr_bus
  (0b0100000000-0b0111111111) plb2opb_bridge_i	dcr_bus
  (0b1000010000-0b1000010011) ppc405_i	
  (0b1000100000-0b1000100011) ppc405_i	
  (0000000000-0x1fffffff) plb_ddr_controller_i	plb_bus
  (0x29000000-0x29ffffff) opb_gpio_0	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4c000000-0x4c00ffff) RS232_1	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4d000000-0x4dffffff) opb_intc_i	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4f000000-0x4f00ffff) ms_rst_4regs_0	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4ff00000-0x4ff03fff) opb_slave1_0	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4fff0000-0x4fffffff) opb_timer_0	plb_bus->plb2opb_bridge_i->opb_bus
  (0x50000000-0x50ffffff) plb_emc_0	plb_bus
  (0xffff0000-0xffffffff) plb_bram_if_cntlr_i	plb_bus
Address Map for Processor ppc405_ppcjtag_chain
  (0b0000010000-0b0000010011) ppc405_ppcjtag_chain	
  (0b0000100000-0b0000100011) ppc405_ppcjtag_chain	

Initializing Memory...
Checking ELFs associated with PPC405 instance ppc405_i for overlap...


Analyzing file EX1_OS/executable.elf...
Running Data2Mem with the following command:
data2mem -bm "implementation/system_bd" -bt "implementation/system.bit"  -bd
"EX1_OS/executable.elf" tag ppc405_i  -o b implementation/download.bit 


Memory Initialization completed successfully.





Done!

At Local date and time: Tue May 12 11:30:03 2009
 xbash -q -c "cd /cygdrive/c/Baseline_9_Working_Folder/k-rtos-base-profile-task/; /usr/bin/make -f system.make swclean; exit;" started...

rm -rf ppc405_i/lib/
rm -rf ppc405_ppcjtag_chain/lib/
rm -f libgen.log
rm -f EX1_OS/executable.elf 



/usr/bin/bash: igncr: unknown option name




Done!

At Local date and time: Tue May 12 11:30:11 2009
 xbash -q -c "cd /cygdrive/c/Baseline_9_Working_Folder/k-rtos-base-profile-task/; /usr/bin/make -f system.make libs; exit;" started...

/usr/bin/bash: igncr: unknown option name


*********************************************
Creating software libraries...
*********************************************
libgen -mhs system.mhs -p xc2vp100ff1704-6  system.mss


libgen
Xilinx EDK 9.1.02 Build EDK_J_SP2.4
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.

Command Line: libgen -mhs system.mhs -p xc2vp100ff1704-6 system.mss 



Output Directory (-od)		: C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\
Part (-p)			: virtex2p

Software Specification file	: system.mss


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/ppc405_v2_00_c/data/ppc405_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_v34_v1_02_a/data/plb_v34_v2_1_0.tcl
...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_bram_if_cntlr_v1_00_b/data/plb_bram_if
_cntlr_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb2opb_bridge_v1_01_a/data/plb2opb_bridge
_v2_1_0.tcl ...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/opb_intc_v1_00_c/data/opb_intc_v2_1_0.tcl
...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/jtagppc_cntlr_v2_00_a/data/jtagppc_cntlr_v
2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_emc_v2_00_a/data/plb_emc_v2_1_0.tcl
...



Overriding IP level properties ...
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\modified_plb_ddr
   _controller_v1_00_c\data\modified_plb_ddr_controller_v2_1_0.mpd line 50 -
   plb_ddr_controller_i (modified_plb_ddr_controller) tool is overriding
   PARAMETER C_FAMILY value to virtex2p
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 41 - bram (bram_block) tool is overriding PARAMETER C_FAMILY
   value to virtex2p
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 38 - opb_intc_i (opb_intc) tool is overriding PARAMETER C_FAMILY
   value to virtex2p
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\ppc405_v2_00_c\data\ppc405_v2_1_0.mpd
   line 45 - ppc405_ppcjtag_chain (ppc405) tcl is overriding PARAMETER
   C_ISOCM_DCR_HIGHADDR value to 0b0000010011
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\ppc405_v2_00_c\data\ppc405_v2_1_0.mpd
   line 47 - ppc405_ppcjtag_chain (ppc405) tcl is overriding PARAMETER
   C_DSOCM_DCR_HIGHADDR value to 0b0000100011
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\jtagppc_cntlr_v2_00_a\data\jtagppc_cntl
   r_v2_1_0.mpd line 35 - jtagppc_0 (jtagppc_cntlr) tool is overriding PARAMETER
   C_DEVICE value to 2vp100


INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpio_v2_1_0.m
   pd line 40 - opb_gpio_0 (opb_gpio) tool is overriding PARAMETER C_FAMILY
   value to virtex2p
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_timer_v1_00_b\data\opb_timer_v2_1_0
   .mpd line 34 - opb_timer_0 (opb_timer) tool is overriding PARAMETER C_FAMILY
   value to virtex2p

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/bram_if_cntlr_v1_00_b/data/bram_if_cntlr_v
2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/emc_common_v2_00_a/data/emc_common_v2_1_0.
tcl ...


Address Map for Processor ppc405_i
  (0b0000000000-0b0011111111) plb_bus	dcr_bus
  (0b0100000000-0b0111111111) plb2opb_bridge_i	dcr_bus
  (0b1000010000-0b1000010011) ppc405_i	
  (0b1000100000-0b1000100011) ppc405_i	
  (0000000000-0x1fffffff) plb_ddr_controller_i	plb_bus
  (0x29000000-0x29ffffff) opb_gpio_0	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4c000000-0x4c00ffff) RS232_1	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4d000000-0x4dffffff) opb_intc_i	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4f000000-0x4f00ffff) ms_rst_4regs_0	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4ff00000-0x4ff03fff) opb_slave1_0	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4fff0000-0x4fffffff) opb_timer_0	plb_bus->plb2opb_bridge_i->opb_bus
  (0x50000000-0x50ffffff) plb_emc_0	plb_bus
  (0xffff0000-0xffffffff) plb_bram_if_cntlr_i	plb_bus
Address Map for Processor ppc405_ppcjtag_chain
  (0b0000010000-0b0000010011) ppc405_ppcjtag_chain	
  (0b0000100000-0b0000100011) ppc405_ppcjtag_chain	

Check platform address map ...

Overriding system level properties ...
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 41 - plb_bus (plb_v34) tool is overriding PARAMETER C_PLB_NUM_MASTERS
   value to 3
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 43 - plb_bus (plb_v34) tool is overriding PARAMETER C_PLB_MID_WIDTH
   value to 2
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 44 - plb_bus (plb_v34) tool is overriding PARAMETER C_PLB_AWIDTH value
   to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 45 - plb_bus (plb_v34) tool is overriding PARAMETER C_PLB_DWIDTH value
   to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 49 - plb_bus (plb_v34) tool is overriding PARAMETER C_DCR_AWIDTH value
   to 10
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 50 - plb_bus (plb_v34) tool is overriding PARAMETER C_DCR_DWIDTH value
   to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\modified_plb_ddr
   _controller_v1_00_c\data\modified_plb_ddr_controller_v2_1_0.mpd line 53 -
   plb_ddr_controller_i (modified_plb_ddr_controller) tool is overriding
   PARAMETER C_PLB_NUM_MASTERS value to 3
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\modified_plb_ddr
   _controller_v1_00_c\data\modified_plb_ddr_controller_v2_1_0.mpd line 54 -
   plb_ddr_controller_i (modified_plb_ddr_controller) tool is overriding
   PARAMETER C_PLB_MID_WIDTH value to 2
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\modified_plb_ddr
   _controller_v1_00_c\data\modified_plb_ddr_controller_v2_1_0.mpd line 55 -
   plb_ddr_controller_i (modified_plb_ddr_controller) tool is overriding
   PARAMETER C_PLB_AWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\modified_plb_ddr
   _controller_v1_00_c\data\modified_plb_ddr_controller_v2_1_0.mpd line 56 -
   plb_ddr_controller_i (modified_plb_ddr_controller) tool is overriding
   PARAMETER C_PLB_DWIDTH value to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\data\plb_bram
   _if_cntlr_v2_1_0.mpd line 42 - plb_bram_if_cntlr_i (plb_bram_if_cntlr) tool
   is overriding PARAMETER c_num_masters value to 3
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\data\plb_bram
   _if_cntlr_v2_1_0.mpd line 46 - plb_bram_if_cntlr_i (plb_bram_if_cntlr) tool
   is overriding PARAMETER c_plb_dwidth value to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\data\plb_bram
   _if_cntlr_v2_1_0.mpd line 47 - plb_bram_if_cntlr_i (plb_bram_if_cntlr) tool
   is overriding PARAMETER c_plb_awidth value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\data\plb_bram
   _if_cntlr_v2_1_0.mpd line 49 - plb_bram_if_cntlr_i (plb_bram_if_cntlr) tool
   is overriding PARAMETER c_plb_mid_width value to 2


INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 38 - bram (bram_block) tool is overriding PARAMETER C_PORT_DWIDTH
   value to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 39 - bram (bram_block) tool is overriding PARAMETER C_PORT_AWIDTH
   value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 40 - bram (bram_block) tool is overriding PARAMETER C_NUM_WE
   value to 8
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 48 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_PLB_AWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 49 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_PLB_DWIDTH value to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 50 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_PLB_NUM_MASTERS value to 3
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 51 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_PLB_MID_WIDTH value to 2
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 52 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 53 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 56 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_DCR_AWIDTH value to 10
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 57 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_DCR_DWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 36 - opb_bus (opb_v20) tool is overriding PARAMETER C_OPB_AWIDTH value
   to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 37 - opb_bus (opb_v20) tool is overriding PARAMETER C_OPB_DWIDTH value
   to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 38 - opb_bus (opb_v20) tool is overriding PARAMETER C_NUM_MASTERS value
   to 2
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 39 - opb_bus (opb_v20) tool is overriding PARAMETER C_NUM_SLAVES value
   to 7
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 42 - opb_intc_i (opb_intc) tool is overriding PARAMETER C_OPB_AWIDTH
   value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 43 - opb_intc_i (opb_intc) tool is overriding PARAMETER C_OPB_DWIDTH
   value to 32
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core_v2_1_0.tc
l ...
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 46 - opb_intc_i (opb_intc) tcl is overriding PARAMETER
   C_NUM_INTR_INPUTS value to 21
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core_v2_1_0.tc
l ...
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 47 - opb_intc_i (opb_intc) tcl is overriding PARAMETER C_KIND_OF_INTR
   value to 0b00000000000000000000000001000000
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core_v2_1_0.tc
l ...


INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 48 - opb_intc_i (opb_intc) tcl is overriding PARAMETER C_KIND_OF_EDGE
   value to 0b00000000000000000000000001000000
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core_v2_1_0.tc
l ...
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 49 - opb_intc_i (opb_intc) tcl is overriding PARAMETER C_KIND_OF_LVL
   value to 0b00000000000000000000000000000001
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_uartlite_v1_00_b\data\opb_uartlite_
   v2_1_0.mpd line 37 - RS232_1 (opb_uartlite) tool is overriding PARAMETER
   C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_uartlite_v1_00_b\data\opb_uartlite_
   v2_1_0.mpd line 38 - RS232_1 (opb_uartlite) tool is overriding PARAMETER
   C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\opbslave_ext_bri
   dge_v3_10_a\data\opbslave_ext_bridge_v2_1_0.mpd line 20 -
   opbslave_ext_bridge_i (opbslave_ext_bridge) tool is overriding PARAMETER
   C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\opbslave_ext_bri
   dge_v3_10_a\data\opbslave_ext_bridge_v2_1_0.mpd line 21 -
   opbslave_ext_bridge_i (opbslave_ext_bridge) tool is overriding PARAMETER
   C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\plb_psb_bridge_v
   1_00_a\data\plb_psb_bridge_v2_1_0.mpd line 87 - plb_psb_bridge_i
   (plb_psb_bridge) tool is overriding PARAMETER C_PLB_NUM_MASTERS value to 3
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\plb_psb_bridge_v
   1_00_a\data\plb_psb_bridge_v2_1_0.mpd line 88 - plb_psb_bridge_i
   (plb_psb_bridge) tool is overriding PARAMETER C_PLB_MID_WIDTH value to 2
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\plb_psb_bridge_v
   1_00_a\data\plb_psb_bridge_v2_1_0.mpd line 93 - plb_psb_bridge_i
   (plb_psb_bridge) tool is overriding PARAMETER C_PLB_AWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\plb_psb_bridge_v
   1_00_a\data\plb_psb_bridge_v2_1_0.mpd line 94 - plb_psb_bridge_i
   (plb_psb_bridge) tool is overriding PARAMETER C_PLB_DWIDTH value to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\dcr_v29_v1_00_a\data\dcr_v29_v2_1_0.mpd
   line 38 - dcr_bus (dcr_v29) tool is overriding PARAMETER C_DCR_NUM_SLAVES
   value to 2
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\dcr_v29_v1_00_a\data\dcr_v29_v2_1_0.mpd
   line 39 - dcr_bus (dcr_v29) tool is overriding PARAMETER C_DCR_AWIDTH value
   to 10
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\dcr_v29_v1_00_a\data\dcr_v29_v2_1_0.mpd
   line 40 - dcr_bus (dcr_v29) tool is overriding PARAMETER C_DCR_DWIDTH value
   to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\ms_rst_4regs_v1_
   00_a\data\ms_rst_4regs_v2_1_0.mpd line 31 - ms_rst_4regs_0 (ms_rst_4regs)
   tool is overriding PARAMETER C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\ms_rst_4regs_v1_
   00_a\data\ms_rst_4regs_v2_1_0.mpd line 32 - ms_rst_4regs_0 (ms_rst_4regs)
   tool is overriding PARAMETER C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\opb_slave1_v1_00
   _a\data\opb_slave1_v2_1_0.mpd line 31 - opb_slave1_0 (opb_slave1) tool is
   overriding PARAMETER C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\opb_slave1_v1_00
   _a\data\opb_slave1_v2_1_0.mpd line 32 - opb_slave1_0 (opb_slave1) tool is
   overriding PARAMETER C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_emc_v2_00_a\data\plb_emc_v2_1_0.mpd
   line 38 - plb_emc_0 (plb_emc) tool is overriding PARAMETER C_NUM_MASTERS
   value to 3
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_emc_v2_00_a\data\plb_emc_v2_1_0.mpd
   line 92 - plb_emc_0 (plb_emc) tool is overriding PARAMETER C_PLB_DWIDTH value
   to 64


INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_emc_v2_00_a\data\plb_emc_v2_1_0.mpd
   line 93 - plb_emc_0 (plb_emc) tool is overriding PARAMETER C_PLB_AWIDTH value
   to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_emc_v2_00_a\data\plb_emc_v2_1_0.mpd
   line 96 - plb_emc_0 (plb_emc) tool is overriding PARAMETER C_PLB_MID_WIDTH
   value to 2
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpio_v2_1_0.m
   pd line 38 - opb_gpio_0 (opb_gpio) tool is overriding PARAMETER C_OPB_AWIDTH
   value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpio_v2_1_0.m
   pd line 39 - opb_gpio_0 (opb_gpio) tool is overriding PARAMETER C_OPB_DWIDTH
   value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_timer_v1_00_b\data\opb_timer_v2_1_0
   .mpd line 41 - opb_timer_0 (opb_timer) tool is overriding PARAMETER
   C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_timer_v1_00_b\data\opb_timer_v2_1_0
   .mpd line 42 - opb_timer_0 (opb_timer) tool is overriding PARAMETER
   C_OPB_DWIDTH value to 32

Running system level Update ...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core_v2_1_0.tc
l ...

Check platform configuration ...
INFO:MDT - IPNAME:modified_plb_ddr_controller INSTANCE:plb_ddr_controller_i -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs line 143 -
   An example UCF for this core is available and must be modified for use in the
   system. Please refer to the EDK Getting Started guide for the location of
   this file.
IPNAME:plb_v34 INSTANCE:plb_bus -
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs line 129 - 3
master(s) : 5 slave(s)
IPNAME:opb_v20 INSTANCE:opb_bus -
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs line 205 - 2
master(s) : 7 slave(s)
IPNAME:dcr_v29 INSTANCE:dcr_bus -
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs line 338 - 1
master(s) : 2 slave(s)

Check port drivers...



Performing Clock DRCs...

WARNING:MDT - No Top-level Input clock for the design. 
INFO:MDT - The following PARAMETERs of os uCOS-II are ignored as their category
   selection PARAMETER uC-Probe is set to "false" in MSS 
WARNING:MDT - C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mss
   line 20 - Ignoring PARAMETER uC-Probe  ...
WARNING:MDT - C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mss
   line 53 - PARAMETER use_dcr is deprecated !. The parameter USE_DCR for the
   intc driver has been deprecated.  Any reference to this parameter in the MSS
   file will be ignored..
   To avoid seeing this Warning again, please remove PARAMETER use_dcr.
INFO:MDT - List of peripherals addressable from processor instance ppc405_i : 
  - plb_bus
  - plb2opb_bridge_i
  - plb_ddr_controller_i
WARNING:MDT - C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs
   line 143 - No Driver Found for instance plb_ddr_controller_i. To avoid seeing
   this warning, assign the appropriate driver or driver "generic 1.00.a " to
   instance plb_ddr_controller_i

  - plb_bram_if_cntlr_i
WARNING:MDT - C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs
   line 169 - No Driver Found for instance plb_bram_if_cntlr_i. To avoid seeing
   this warning, assign the appropriate driver or driver "generic 1.00.a " to
   instance plb_bram_if_cntlr_i

  - opb_bus
  - opb_gpio_0
  - opb_intc_i
  - RS232_1
  - ms_rst_4regs_0
  - opb_slave1_0
  - opb_timer_0
  - plb_psb_bridge_i
WARNING:MDT - C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs
   line 306 - No Driver Found for instance plb_psb_bridge_i. To avoid seeing
   this warning, assign the appropriate driver or driver "generic 1.00.a " to
   instance plb_psb_bridge_i

  - plb_emc_0
INFO:MDT - List of peripherals addressable from processor instance
   ppc405_ppcjtag_chain : 

Building Directory Structure for ppc405_i



Generating platform libraries and device drivers ...

Running CopyFiles ...



Copying files for os uCOS-II_v2_86_a from
C:\edk_user_repository\Micrium\bsp\uCOS-II_v2_86_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\uCOS-II_v2
_86_a\ ...



Copying files for driver plbarb_v1_01_a from
C:\EDK\sw\XilinxProcessorIPLib\drivers\plbarb_v1_01_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\plbarb_v1_
01_a\ ...



Copying files for driver plb2opb_v1_00_a from
C:\EDK\sw\XilinxProcessorIPLib\drivers\plb2opb_v1_00_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\plb2opb_v1
_00_a\ ...



Copying files for driver opbarb_v1_02_a from
C:\EDK\sw\XilinxProcessorIPLib\drivers\opbarb_v1_02_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\opbarb_v1_
02_a\ ...



Copying files for driver gpio_v2_01_a from
C:\EDK\sw\XilinxProcessorIPLib\drivers\gpio_v2_01_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\gpio_v2_01
_a\ ...



Copying files for driver intc_v1_00_c from
C:\EDK\sw\XilinxProcessorIPLib\drivers\intc_v1_00_c\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\intc_v1_00
_c\ ...



Copying files for driver uartlite_v1_01_a from
C:\EDK\sw\XilinxProcessorIPLib\drivers\uartlite_v1_01_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\uartlite_v
1_01_a\ ...



Copying files for driver ms_rst_4regs_v1_00_a from
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\drivers\ms_rst_4regs_v1_00
_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\ms_rst_4re
gs_v1_00_a\ ...



Copying files for driver opb_slave1_v1_00_a from
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\drivers\opb_slave1_v1_00_a
\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\opb_slave1
_v1_00_a\ ...



Copying files for driver tmrctr_v1_00_b from
C:\EDK\sw\XilinxProcessorIPLib\drivers\tmrctr_v1_00_b\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\tmrctr_v1_
00_b\ ...



Copying files for driver cpu_ppc405_v1_00_a from
C:\EDK\sw\XilinxProcessorIPLib\drivers\cpu_ppc405_v1_00_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\cpu_ppc405
_v1_00_a\ ...



Running DRCs for OSes, Drivers and Libraries ... 
uC/OS-II DRC ...

Running generate for OS'es, Drivers and Libraries ... 



Running post_generate for OS'es, Drivers and Libraries ... 

Running make for Drivers and Libraries ... 

Configuring make for target include using:

make -s include "COMPILER=powerpc-eabi-gcc" "ARCHIVER=powerpc-eabi-ar"
"COMPILER_FLAGS= -O2 -c" "EXTRA_COMPILER_FLAGS=-g" 



Configuring make for target libs using:

make -s libs "COMPILER=powerpc-eabi-gcc" "ARCHIVER=powerpc-eabi-ar"
"COMPILER_FLAGS= -O2 -c" "EXTRA_COMPILER_FLAGS=-g" 
Compiling common


powerpc-eabi-ar: creating ../../../lib/libxil.a


Compiling ipif


Compiling bsp


Compiling plb_arbiter


Compiling plb_to_opb


Compiling opbarb


Compiling gpio


Compiling intc


Compiling uartlite


Compiling ms_rst_4regs


Compiling opb_slave1


Compiling tmrctr


Compiling cpu_ppc405



Libraries generated in
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\lib\ directory

Running execs_generate for OS'es, Drivers and Libraries ... 



Building Directory Structure for ppc405_ppcjtag_chain



Generating platform libraries and device drivers ...

Running CopyFiles ...

Copying files for os standalone_v1_00_a from
C:\EDK\sw\lib\bsp\standalone_v1_00_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_ppcjtag_chain\libsr
c\standalone_v1_00_a\ ...



Copying files for driver cpu_ppc405_v1_00_a from
C:\EDK\sw\XilinxProcessorIPLib\drivers\cpu_ppc405_v1_00_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_ppcjtag_chain\libsr
c\cpu_ppc405_v1_00_a\ ...



Running DRCs for OSes, Drivers and Libraries ... 

Running generate for OS'es, Drivers and Libraries ... 

Running post_generate for OS'es, Drivers and Libraries ... 

Running make for Drivers and Libraries ... 

Configuring make for target include using:

make -s include "COMPILER=powerpc-eabi-gcc" "ARCHIVER=powerpc-eabi-ar"
"COMPILER_FLAGS= -O2 -c" "EXTRA_COMPILER_FLAGS=-g" 



Configuring make for target libs using:

make -s libs "COMPILER=powerpc-eabi-gcc" "ARCHIVER=powerpc-eabi-ar"
"COMPILER_FLAGS= -O2 -c" "EXTRA_COMPILER_FLAGS=-g" 
Compiling common


Compiling bsp


powerpc-eabi-ar: creating ../../../lib/libxil.a


Compiling cpu_ppc405



Libraries generated in
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_ppcjtag_chain\lib\
directory

Running execs_generate for OS'es, Drivers and Libraries ... 

LibGen Done. 




Done!

At Local date and time: Tue May 12 11:30:38 2009
 xbash -q -c "cd /cygdrive/c/Baseline_9_Working_Folder/k-rtos-base-profile-task/; /usr/bin/make -f system.make program; exit;" started...

/usr/bin/bash: igncr: unknown option name


powerpc-eabi-gcc -O2 C:/Micrium/SOFTWARE/EvalBoards/Amirix/AP1000/GNU/EX1_OS/app.c  -o EX1_OS/executable.elf \
      -g    -I./ppc405_i/include/  -L./ppc405_i/lib/  \
  


powerpc-eabi-size EX1_OS/executable.elf 
   text	   data	    bss	    dec	    hex	filename
  29682	    508	  11988	  42178	   a4c2	EX1_OS/executable.elf





Done!

At Local date and time: Tue May 12 11:30:43 2009
 xbash -q -c "cd /cygdrive/c/Baseline_9_Working_Folder/k-rtos-base-profile-task/; /usr/bin/make -f system.make init_bram; exit;" started...

/usr/bin/bash: igncr: unknown option name


*********************************************
Initializing BRAM contents of the bitstream
*********************************************
bitinit system.mhs  -pe ppc405_i EX1_OS/executable.elf  \
-bt implementation/system.bit -o implementation/download.bit



bitinit version Xilinx EDK 9.1.02 Build EDK_J_SP2.4
Copyright (c) Xilinx Inc. 2002.

Parsing MHS File system.mhs...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/ppc405_v2_00_c/data/ppc405_v2_1_0.tcl ...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_v34_v1_02_a/data/plb_v34_v2_1_0.tcl
...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_bram_if_cntlr_v1_00_b/data/plb_bram_if
_cntlr_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb2opb_bridge_v1_01_a/data/plb2opb_bridge
_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/opb_intc_v1_00_c/data/opb_intc_v2_1_0.tcl
...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/jtagppc_cntlr_v2_00_a/data/jtagppc_cntlr_v
2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_emc_v2_00_a/data/plb_emc_v2_1_0.tcl
...



Overriding IP level properties ...
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\modified_plb_ddr
   _controller_v1_00_c\data\modified_plb_ddr_controller_v2_1_0.mpd line 50 -
   plb_ddr_controller_i (modified_plb_ddr_controller) tool is overriding
   PARAMETER C_FAMILY value to 
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 41 - bram (bram_block) tool is overriding PARAMETER C_FAMILY
   value to 
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 38 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_FAMILY value to 
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 38 - opb_intc_i (opb_intc) tool is overriding PARAMETER C_FAMILY
   value to 
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\plb_psb_bridge_v
   1_00_a\data\plb_psb_bridge_v2_1_0.mpd line 97 - plb_psb_bridge_i
   (plb_psb_bridge) tool is overriding PARAMETER C_FAMILY value to 
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\ppc405_v2_00_c\data\ppc405_v2_1_0.mpd
   line 45 - ppc405_ppcjtag_chain (ppc405) tcl is overriding PARAMETER
   C_ISOCM_DCR_HIGHADDR value to 0b0000010011
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\ppc405_v2_00_c\data\ppc405_v2_1_0.mpd
   line 47 - ppc405_ppcjtag_chain (ppc405) tcl is overriding PARAMETER
   C_DSOCM_DCR_HIGHADDR value to 0b0000100011
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\jtagppc_cntlr_v2_00_a\data\jtagppc_cntl
   r_v2_1_0.mpd line 35 - jtagppc_0 (jtagppc_cntlr) tool is overriding PARAMETER
   C_DEVICE value to 
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\ms_rst_4regs_v1_
   00_a\data\ms_rst_4regs_v2_1_0.mpd line 34 - ms_rst_4regs_0 (ms_rst_4regs)
   tool is overriding PARAMETER C_FAMILY value to 
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\opb_slave1_v1_00
   _a\data\opb_slave1_v2_1_0.mpd line 34 - opb_slave1_0 (opb_slave1) tool is
   overriding PARAMETER C_FAMILY value to 
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpio_v2_1_0.m
   pd line 40 - opb_gpio_0 (opb_gpio) tool is overriding PARAMETER C_FAMILY
   value to 
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_timer_v1_00_b\data\opb_timer_v2_1_0
   .mpd line 34 - opb_timer_0 (opb_timer) tool is overriding PARAMETER C_FAMILY
   value to 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/bram_if_cntlr_v1_00_b/data/bram_if_cntlr_v
2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/emc_common_v2_00_a/data/emc_common_v2_1_0.
tcl ...


Address Map for Processor ppc405_i
  (0b0000000000-0b0011111111) plb_bus	dcr_bus
  (0b0100000000-0b0111111111) plb2opb_bridge_i	dcr_bus
  (0b1000010000-0b1000010011) ppc405_i	
  (0b1000100000-0b1000100011) ppc405_i	
  (0000000000-0x1fffffff) plb_ddr_controller_i	plb_bus
  (0x29000000-0x29ffffff) opb_gpio_0	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4c000000-0x4c00ffff) RS232_1	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4d000000-0x4dffffff) opb_intc_i	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4f000000-0x4f00ffff) ms_rst_4regs_0	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4ff00000-0x4ff03fff) opb_slave1_0	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4fff0000-0x4fffffff) opb_timer_0	plb_bus->plb2opb_bridge_i->opb_bus
  (0x50000000-0x50ffffff) plb_emc_0	plb_bus
  (0xffff0000-0xffffffff) plb_bram_if_cntlr_i	plb_bus
Address Map for Processor ppc405_ppcjtag_chain
  (0b0000010000-0b0000010011) ppc405_ppcjtag_chain	
  (0b0000100000-0b0000100011) ppc405_ppcjtag_chain	

Initializing Memory...
Checking ELFs associated with PPC405 instance ppc405_i for overlap...


Analyzing file EX1_OS/executable.elf...
Running Data2Mem with the following command:
data2mem -bm "implementation/system_bd" -bt "implementation/system.bit"  -bd
"EX1_OS/executable.elf" tag ppc405_i  -o b implementation/download.bit 


Memory Initialization completed successfully.





Done!

At Local date and time: Tue May 12 11:34:03 2009
 xbash -q -c "cd /cygdrive/c/Baseline_9_Working_Folder/k-rtos-base-profile-task/; /usr/bin/make -f system.make swclean; exit;" started...

/usr/bin/bash: igncr: unknown option name


rm -rf ppc405_i/lib/
rm -rf ppc405_ppcjtag_chain/lib/
rm -f libgen.log
rm -f EX1_OS/executable.elf 





Done!

At Local date and time: Tue May 12 11:34:08 2009
 xbash -q -c "cd /cygdrive/c/Baseline_9_Working_Folder/k-rtos-base-profile-task/; /usr/bin/make -f system.make libs; exit;" started...

/usr/bin/bash: igncr: unknown option name


*********************************************
Creating software libraries...
*********************************************
libgen -mhs system.mhs -p xc2vp100ff1704-6  system.mss


libgen
Xilinx EDK 9.1.02 Build EDK_J_SP2.4
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.

Command Line: libgen -mhs system.mhs -p xc2vp100ff1704-6 system.mss 



Output Directory (-od)		: C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\
Part (-p)			: virtex2p

Software Specification file	: system.mss


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/ppc405_v2_00_c/data/ppc405_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_v34_v1_02_a/data/plb_v34_v2_1_0.tcl
...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_bram_if_cntlr_v1_00_b/data/plb_bram_if
_cntlr_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb2opb_bridge_v1_01_a/data/plb2opb_bridge
_v2_1_0.tcl ...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/opb_intc_v1_00_c/data/opb_intc_v2_1_0.tcl
...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/jtagppc_cntlr_v2_00_a/data/jtagppc_cntlr_v
2_1_0.tcl ...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_emc_v2_00_a/data/plb_emc_v2_1_0.tcl
...

Overriding IP level properties ...
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\modified_plb_ddr
   _controller_v1_00_c\data\modified_plb_ddr_controller_v2_1_0.mpd line 50 -
   plb_ddr_controller_i (modified_plb_ddr_controller) tool is overriding
   PARAMETER C_FAMILY value to virtex2p
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 41 - bram (bram_block) tool is overriding PARAMETER C_FAMILY
   value to virtex2p
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 38 - opb_intc_i (opb_intc) tool is overriding PARAMETER C_FAMILY
   value to virtex2p


INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\ppc405_v2_00_c\data\ppc405_v2_1_0.mpd
   line 45 - ppc405_ppcjtag_chain (ppc405) tcl is overriding PARAMETER
   C_ISOCM_DCR_HIGHADDR value to 0b0000010011
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\ppc405_v2_00_c\data\ppc405_v2_1_0.mpd
   line 47 - ppc405_ppcjtag_chain (ppc405) tcl is overriding PARAMETER
   C_DSOCM_DCR_HIGHADDR value to 0b0000100011
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\jtagppc_cntlr_v2_00_a\data\jtagppc_cntl
   r_v2_1_0.mpd line 35 - jtagppc_0 (jtagppc_cntlr) tool is overriding PARAMETER
   C_DEVICE value to 2vp100
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpio_v2_1_0.m
   pd line 40 - opb_gpio_0 (opb_gpio) tool is overriding PARAMETER C_FAMILY
   value to virtex2p
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_timer_v1_00_b\data\opb_timer_v2_1_0
   .mpd line 34 - opb_timer_0 (opb_timer) tool is overriding PARAMETER C_FAMILY
   value to virtex2p

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/bram_if_cntlr_v1_00_b/data/bram_if_cntlr_v
2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/emc_common_v2_00_a/data/emc_common_v2_1_0.
tcl ...


Address Map for Processor ppc405_i
  (0b0000000000-0b0011111111) plb_bus	dcr_bus
  (0b0100000000-0b0111111111) plb2opb_bridge_i	dcr_bus
  (0b1000010000-0b1000010011) ppc405_i	
  (0b1000100000-0b1000100011) ppc405_i	
  (0000000000-0x1fffffff) plb_ddr_controller_i	plb_bus
  (0x29000000-0x29ffffff) opb_gpio_0	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4c000000-0x4c00ffff) RS232_1	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4d000000-0x4dffffff) opb_intc_i	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4f000000-0x4f00ffff) ms_rst_4regs_0	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4ff00000-0x4ff03fff) opb_slave1_0	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4fff0000-0x4fffffff) opb_timer_0	plb_bus->plb2opb_bridge_i->opb_bus
  (0x50000000-0x50ffffff) plb_emc_0	plb_bus
  (0xffff0000-0xffffffff) plb_bram_if_cntlr_i	plb_bus
Address Map for Processor ppc405_ppcjtag_chain
  (0b0000010000-0b0000010011) ppc405_ppcjtag_chain	
  (0b0000100000-0b0000100011) ppc405_ppcjtag_chain	

Check platform address map ...

Overriding system level properties ...
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 41 - plb_bus (plb_v34) tool is overriding PARAMETER C_PLB_NUM_MASTERS
   value to 3
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 43 - plb_bus (plb_v34) tool is overriding PARAMETER C_PLB_MID_WIDTH
   value to 2
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 44 - plb_bus (plb_v34) tool is overriding PARAMETER C_PLB_AWIDTH value
   to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 45 - plb_bus (plb_v34) tool is overriding PARAMETER C_PLB_DWIDTH value
   to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 49 - plb_bus (plb_v34) tool is overriding PARAMETER C_DCR_AWIDTH value
   to 10
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 50 - plb_bus (plb_v34) tool is overriding PARAMETER C_DCR_DWIDTH value
   to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\modified_plb_ddr
   _controller_v1_00_c\data\modified_plb_ddr_controller_v2_1_0.mpd line 53 -
   plb_ddr_controller_i (modified_plb_ddr_controller) tool is overriding
   PARAMETER C_PLB_NUM_MASTERS value to 3
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\modified_plb_ddr
   _controller_v1_00_c\data\modified_plb_ddr_controller_v2_1_0.mpd line 54 -
   plb_ddr_controller_i (modified_plb_ddr_controller) tool is overriding
   PARAMETER C_PLB_MID_WIDTH value to 2
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\modified_plb_ddr
   _controller_v1_00_c\data\modified_plb_ddr_controller_v2_1_0.mpd line 55 -
   plb_ddr_controller_i (modified_plb_ddr_controller) tool is overriding
   PARAMETER C_PLB_AWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\modified_plb_ddr
   _controller_v1_00_c\data\modified_plb_ddr_controller_v2_1_0.mpd line 56 -
   plb_ddr_controller_i (modified_plb_ddr_controller) tool is overriding
   PARAMETER C_PLB_DWIDTH value to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\data\plb_bram
   _if_cntlr_v2_1_0.mpd line 42 - plb_bram_if_cntlr_i (plb_bram_if_cntlr) tool
   is overriding PARAMETER c_num_masters value to 3
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\data\plb_bram
   _if_cntlr_v2_1_0.mpd line 46 - plb_bram_if_cntlr_i (plb_bram_if_cntlr) tool
   is overriding PARAMETER c_plb_dwidth value to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\data\plb_bram
   _if_cntlr_v2_1_0.mpd line 47 - plb_bram_if_cntlr_i (plb_bram_if_cntlr) tool
   is overriding PARAMETER c_plb_awidth value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\data\plb_bram
   _if_cntlr_v2_1_0.mpd line 49 - plb_bram_if_cntlr_i (plb_bram_if_cntlr) tool
   is overriding PARAMETER c_plb_mid_width value to 2


INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 38 - bram (bram_block) tool is overriding PARAMETER C_PORT_DWIDTH
   value to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 39 - bram (bram_block) tool is overriding PARAMETER C_PORT_AWIDTH
   value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 40 - bram (bram_block) tool is overriding PARAMETER C_NUM_WE
   value to 8
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 48 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_PLB_AWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 49 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_PLB_DWIDTH value to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 50 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_PLB_NUM_MASTERS value to 3
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 51 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_PLB_MID_WIDTH value to 2
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 52 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 53 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 56 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_DCR_AWIDTH value to 10
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 57 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_DCR_DWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 36 - opb_bus (opb_v20) tool is overriding PARAMETER C_OPB_AWIDTH value
   to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 37 - opb_bus (opb_v20) tool is overriding PARAMETER C_OPB_DWIDTH value
   to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 38 - opb_bus (opb_v20) tool is overriding PARAMETER C_NUM_MASTERS value
   to 2
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 39 - opb_bus (opb_v20) tool is overriding PARAMETER C_NUM_SLAVES value
   to 7
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 42 - opb_intc_i (opb_intc) tool is overriding PARAMETER C_OPB_AWIDTH
   value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 43 - opb_intc_i (opb_intc) tool is overriding PARAMETER C_OPB_DWIDTH
   value to 32
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core_v2_1_0.tc
l ...
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 46 - opb_intc_i (opb_intc) tcl is overriding PARAMETER
   C_NUM_INTR_INPUTS value to 21
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core_v2_1_0.tc
l ...
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 47 - opb_intc_i (opb_intc) tcl is overriding PARAMETER C_KIND_OF_INTR
   value to 0b00000000000000000000000001000000
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core_v2_1_0.tc
l ...


INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 48 - opb_intc_i (opb_intc) tcl is overriding PARAMETER C_KIND_OF_EDGE
   value to 0b00000000000000000000000001000000
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core_v2_1_0.tc
l ...
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 49 - opb_intc_i (opb_intc) tcl is overriding PARAMETER C_KIND_OF_LVL
   value to 0b00000000000000000000000000000001
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_uartlite_v1_00_b\data\opb_uartlite_
   v2_1_0.mpd line 37 - RS232_1 (opb_uartlite) tool is overriding PARAMETER
   C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_uartlite_v1_00_b\data\opb_uartlite_
   v2_1_0.mpd line 38 - RS232_1 (opb_uartlite) tool is overriding PARAMETER
   C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\opbslave_ext_bri
   dge_v3_10_a\data\opbslave_ext_bridge_v2_1_0.mpd line 20 -
   opbslave_ext_bridge_i (opbslave_ext_bridge) tool is overriding PARAMETER
   C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\opbslave_ext_bri
   dge_v3_10_a\data\opbslave_ext_bridge_v2_1_0.mpd line 21 -
   opbslave_ext_bridge_i (opbslave_ext_bridge) tool is overriding PARAMETER
   C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\plb_psb_bridge_v
   1_00_a\data\plb_psb_bridge_v2_1_0.mpd line 87 - plb_psb_bridge_i
   (plb_psb_bridge) tool is overriding PARAMETER C_PLB_NUM_MASTERS value to 3
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\plb_psb_bridge_v
   1_00_a\data\plb_psb_bridge_v2_1_0.mpd line 88 - plb_psb_bridge_i
   (plb_psb_bridge) tool is overriding PARAMETER C_PLB_MID_WIDTH value to 2
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\plb_psb_bridge_v
   1_00_a\data\plb_psb_bridge_v2_1_0.mpd line 93 - plb_psb_bridge_i
   (plb_psb_bridge) tool is overriding PARAMETER C_PLB_AWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\plb_psb_bridge_v
   1_00_a\data\plb_psb_bridge_v2_1_0.mpd line 94 - plb_psb_bridge_i
   (plb_psb_bridge) tool is overriding PARAMETER C_PLB_DWIDTH value to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\dcr_v29_v1_00_a\data\dcr_v29_v2_1_0.mpd
   line 38 - dcr_bus (dcr_v29) tool is overriding PARAMETER C_DCR_NUM_SLAVES
   value to 2
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\dcr_v29_v1_00_a\data\dcr_v29_v2_1_0.mpd
   line 39 - dcr_bus (dcr_v29) tool is overriding PARAMETER C_DCR_AWIDTH value
   to 10
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\dcr_v29_v1_00_a\data\dcr_v29_v2_1_0.mpd
   line 40 - dcr_bus (dcr_v29) tool is overriding PARAMETER C_DCR_DWIDTH value
   to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\ms_rst_4regs_v1_
   00_a\data\ms_rst_4regs_v2_1_0.mpd line 31 - ms_rst_4regs_0 (ms_rst_4regs)
   tool is overriding PARAMETER C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\ms_rst_4regs_v1_
   00_a\data\ms_rst_4regs_v2_1_0.mpd line 32 - ms_rst_4regs_0 (ms_rst_4regs)
   tool is overriding PARAMETER C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\opb_slave1_v1_00
   _a\data\opb_slave1_v2_1_0.mpd line 31 - opb_slave1_0 (opb_slave1) tool is
   overriding PARAMETER C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\opb_slave1_v1_00
   _a\data\opb_slave1_v2_1_0.mpd line 32 - opb_slave1_0 (opb_slave1) tool is
   overriding PARAMETER C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_emc_v2_00_a\data\plb_emc_v2_1_0.mpd
   line 38 - plb_emc_0 (plb_emc) tool is overriding PARAMETER C_NUM_MASTERS
   value to 3
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_emc_v2_00_a\data\plb_emc_v2_1_0.mpd
   line 92 - plb_emc_0 (plb_emc) tool is overriding PARAMETER C_PLB_DWIDTH value
   to 64


INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_emc_v2_00_a\data\plb_emc_v2_1_0.mpd
   line 93 - plb_emc_0 (plb_emc) tool is overriding PARAMETER C_PLB_AWIDTH value
   to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_emc_v2_00_a\data\plb_emc_v2_1_0.mpd
   line 96 - plb_emc_0 (plb_emc) tool is overriding PARAMETER C_PLB_MID_WIDTH
   value to 2
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpio_v2_1_0.m
   pd line 38 - opb_gpio_0 (opb_gpio) tool is overriding PARAMETER C_OPB_AWIDTH
   value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpio_v2_1_0.m
   pd line 39 - opb_gpio_0 (opb_gpio) tool is overriding PARAMETER C_OPB_DWIDTH
   value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_timer_v1_00_b\data\opb_timer_v2_1_0
   .mpd line 41 - opb_timer_0 (opb_timer) tool is overriding PARAMETER
   C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_timer_v1_00_b\data\opb_timer_v2_1_0
   .mpd line 42 - opb_timer_0 (opb_timer) tool is overriding PARAMETER
   C_OPB_DWIDTH value to 32

Running system level Update ...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core_v2_1_0.tc
l ...

Check platform configuration ...
INFO:MDT - IPNAME:modified_plb_ddr_controller INSTANCE:plb_ddr_controller_i -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs line 143 -
   An example UCF for this core is available and must be modified for use in the
   system. Please refer to the EDK Getting Started guide for the location of
   this file.
IPNAME:plb_v34 INSTANCE:plb_bus -
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs line 129 - 3
master(s) : 5 slave(s)
IPNAME:opb_v20 INSTANCE:opb_bus -
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs line 205 - 2
master(s) : 7 slave(s)
IPNAME:dcr_v29 INSTANCE:dcr_bus -
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs line 338 - 1
master(s) : 2 slave(s)

Check port drivers...



Performing Clock DRCs...

WARNING:MDT - No Top-level Input clock for the design. 


INFO:MDT - The following PARAMETERs of os uCOS-II are ignored as their category
   selection PARAMETER uC-Probe is set to "false" in MSS 
WARNING:MDT - C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mss
   line 20 - Ignoring PARAMETER uC-Probe  ...
WARNING:MDT - C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mss
   line 53 - PARAMETER use_dcr is deprecated !. The parameter USE_DCR for the
   intc driver has been deprecated.  Any reference to this parameter in the MSS
   file will be ignored..
   To avoid seeing this Warning again, please remove PARAMETER use_dcr.
INFO:MDT - List of peripherals addressable from processor instance ppc405_i : 
  - plb_bus
  - plb2opb_bridge_i
  - plb_ddr_controller_i
WARNING:MDT - C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs
   line 143 - No Driver Found for instance plb_ddr_controller_i. To avoid seeing
   this warning, assign the appropriate driver or driver "generic 1.00.a " to
   instance plb_ddr_controller_i

  - plb_bram_if_cntlr_i
WARNING:MDT - C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs
   line 169 - No Driver Found for instance plb_bram_if_cntlr_i. To avoid seeing
   this warning, assign the appropriate driver or driver "generic 1.00.a " to
   instance plb_bram_if_cntlr_i

  - opb_bus
  - opb_gpio_0
  - opb_intc_i
  - RS232_1
  - ms_rst_4regs_0
  - opb_slave1_0
  - opb_timer_0
  - plb_psb_bridge_i
WARNING:MDT - C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs
   line 306 - No Driver Found for instance plb_psb_bridge_i. To avoid seeing
   this warning, assign the appropriate driver or driver "generic 1.00.a " to
   instance plb_psb_bridge_i

  - plb_emc_0
INFO:MDT - List of peripherals addressable from processor instance
   ppc405_ppcjtag_chain : 

Building Directory Structure for ppc405_i



Generating platform libraries and device drivers ...

Running CopyFiles ...



Copying files for os uCOS-II_v2_86_a from
C:\edk_user_repository\Micrium\bsp\uCOS-II_v2_86_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\uCOS-II_v2
_86_a\ ...



Copying files for driver plbarb_v1_01_a from
C:\EDK\sw\XilinxProcessorIPLib\drivers\plbarb_v1_01_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\plbarb_v1_
01_a\ ...



Copying files for driver plb2opb_v1_00_a from
C:\EDK\sw\XilinxProcessorIPLib\drivers\plb2opb_v1_00_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\plb2opb_v1
_00_a\ ...



Copying files for driver opbarb_v1_02_a from
C:\EDK\sw\XilinxProcessorIPLib\drivers\opbarb_v1_02_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\opbarb_v1_
02_a\ ...



Copying files for driver gpio_v2_01_a from
C:\EDK\sw\XilinxProcessorIPLib\drivers\gpio_v2_01_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\gpio_v2_01
_a\ ...



Copying files for driver intc_v1_00_c from
C:\EDK\sw\XilinxProcessorIPLib\drivers\intc_v1_00_c\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\intc_v1_00
_c\ ...



Copying files for driver uartlite_v1_01_a from
C:\EDK\sw\XilinxProcessorIPLib\drivers\uartlite_v1_01_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\uartlite_v
1_01_a\ ...



Copying files for driver ms_rst_4regs_v1_00_a from
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\drivers\ms_rst_4regs_v1_00
_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\ms_rst_4re
gs_v1_00_a\ ...



Copying files for driver opb_slave1_v1_00_a from
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\drivers\opb_slave1_v1_00_a
\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\opb_slave1
_v1_00_a\ ...



Copying files for driver tmrctr_v1_00_b from
C:\EDK\sw\XilinxProcessorIPLib\drivers\tmrctr_v1_00_b\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\tmrctr_v1_
00_b\ ...



Copying files for driver cpu_ppc405_v1_00_a from
C:\EDK\sw\XilinxProcessorIPLib\drivers\cpu_ppc405_v1_00_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\cpu_ppc405
_v1_00_a\ ...



Running DRCs for OSes, Drivers and Libraries ... 
uC/OS-II DRC ...

Running generate for OS'es, Drivers and Libraries ... 



Running post_generate for OS'es, Drivers and Libraries ... 

Running make for Drivers and Libraries ... 

Configuring make for target include using:

make -s include "COMPILER=powerpc-eabi-gcc" "ARCHIVER=powerpc-eabi-ar"
"COMPILER_FLAGS= -O2 -c" "EXTRA_COMPILER_FLAGS=-g" 



Configuring make for target libs using:

make -s libs "COMPILER=powerpc-eabi-gcc" "ARCHIVER=powerpc-eabi-ar"
"COMPILER_FLAGS= -O2 -c" "EXTRA_COMPILER_FLAGS=-g" 
Compiling common


Compiling ipif


powerpc-eabi-ar: creating ../../../lib/libxil.a


Compiling bsp


Compiling plb_arbiter


Compiling plb_to_opb


Compiling opbarb


Compiling gpio


Compiling intc


Compiling uartlite


Compiling ms_rst_4regs


Compiling opb_slave1


Compiling tmrctr


Compiling cpu_ppc405



Libraries generated in
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\lib\ directory

Running execs_generate for OS'es, Drivers and Libraries ... 

Building Directory Structure for ppc405_ppcjtag_chain



Generating platform libraries and device drivers ...

Running CopyFiles ...

Copying files for os standalone_v1_00_a from
C:\EDK\sw\lib\bsp\standalone_v1_00_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_ppcjtag_chain\libsr
c\standalone_v1_00_a\ ...



Copying files for driver cpu_ppc405_v1_00_a from
C:\EDK\sw\XilinxProcessorIPLib\drivers\cpu_ppc405_v1_00_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_ppcjtag_chain\libsr
c\cpu_ppc405_v1_00_a\ ...



Running DRCs for OSes, Drivers and Libraries ... 

Running generate for OS'es, Drivers and Libraries ... 

Running post_generate for OS'es, Drivers and Libraries ... 

Running make for Drivers and Libraries ... 

Configuring make for target include using:

make -s include "COMPILER=powerpc-eabi-gcc" "ARCHIVER=powerpc-eabi-ar"
"COMPILER_FLAGS= -O2 -c" "EXTRA_COMPILER_FLAGS=-g" 



Configuring make for target libs using:

make -s libs "COMPILER=powerpc-eabi-gcc" "ARCHIVER=powerpc-eabi-ar"
"COMPILER_FLAGS= -O2 -c" "EXTRA_COMPILER_FLAGS=-g" 
Compiling common


Compiling bsp


powerpc-eabi-ar: creating ../../../lib/libxil.a


Compiling cpu_ppc405



Libraries generated in
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_ppcjtag_chain\lib\
directory

Running execs_generate for OS'es, Drivers and Libraries ... 

LibGen Done. 




Done!

At Local date and time: Tue May 12 11:34:35 2009
 xbash -q -c "cd /cygdrive/c/Baseline_9_Working_Folder/k-rtos-base-profile-task/; /usr/bin/make -f system.make program; exit;" started...

/usr/bin/bash: igncr: unknown option name


powerpc-eabi-gcc -O2 C:/Micrium/SOFTWARE/EvalBoards/Amirix/AP1000/GNU/EX1_OS/app.c  -o EX1_OS/executable.elf \
      -g    -I./ppc405_i/include/  -L./ppc405_i/lib/  \
  


powerpc-eabi-size EX1_OS/executable.elf 
   text	   data	    bss	    dec	    hex	filename
  30142	    508	  11992	  42642	   a692	EX1_OS/executable.elf





Done!

At Local date and time: Tue May 12 11:34:40 2009
 xbash -q -c "cd /cygdrive/c/Baseline_9_Working_Folder/k-rtos-base-profile-task/; /usr/bin/make -f system.make init_bram; exit;" started...

*********************************************
Initializing BRAM contents of the bitstream
*********************************************
bitinit system.mhs  -pe ppc405_i EX1_OS/executable.elf  \
-bt implementation/system.bit -o implementation/download.bit


/usr/bin/bash: igncr: unknown option name



bitinit version Xilinx EDK 9.1.02 Build EDK_J_SP2.4
Copyright (c) Xilinx Inc. 2002.

Parsing MHS File system.mhs...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/ppc405_v2_00_c/data/ppc405_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_v34_v1_02_a/data/plb_v34_v2_1_0.tcl
...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_bram_if_cntlr_v1_00_b/data/plb_bram_if
_cntlr_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb2opb_bridge_v1_01_a/data/plb2opb_bridge
_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/opb_intc_v1_00_c/data/opb_intc_v2_1_0.tcl
...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/jtagppc_cntlr_v2_00_a/data/jtagppc_cntlr_v
2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_emc_v2_00_a/data/plb_emc_v2_1_0.tcl
...

Overriding IP level properties ...
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\modified_plb_ddr
   _controller_v1_00_c\data\modified_plb_ddr_controller_v2_1_0.mpd line 50 -
   plb_ddr_controller_i (modified_plb_ddr_controller) tool is overriding
   PARAMETER C_FAMILY value to 
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 41 - bram (bram_block) tool is overriding PARAMETER C_FAMILY
   value to 
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 38 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_FAMILY value to 
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 38 - opb_intc_i (opb_intc) tool is overriding PARAMETER C_FAMILY
   value to 
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\plb_psb_bridge_v
   1_00_a\data\plb_psb_bridge_v2_1_0.mpd line 97 - plb_psb_bridge_i
   (plb_psb_bridge) tool is overriding PARAMETER C_FAMILY value to 
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\ppc405_v2_00_c\data\ppc405_v2_1_0.mpd
   line 45 - ppc405_ppcjtag_chain (ppc405) tcl is overriding PARAMETER
   C_ISOCM_DCR_HIGHADDR value to 0b0000010011
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\ppc405_v2_00_c\data\ppc405_v2_1_0.mpd
   line 47 - ppc405_ppcjtag_chain (ppc405) tcl is overriding PARAMETER
   C_DSOCM_DCR_HIGHADDR value to 0b0000100011
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\jtagppc_cntlr_v2_00_a\data\jtagppc_cntl
   r_v2_1_0.mpd line 35 - jtagppc_0 (jtagppc_cntlr) tool is overriding PARAMETER
   C_DEVICE value to 
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\ms_rst_4regs_v1_
   00_a\data\ms_rst_4regs_v2_1_0.mpd line 34 - ms_rst_4regs_0 (ms_rst_4regs)
   tool is overriding PARAMETER C_FAMILY value to 
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\opb_slave1_v1_00
   _a\data\opb_slave1_v2_1_0.mpd line 34 - opb_slave1_0 (opb_slave1) tool is
   overriding PARAMETER C_FAMILY value to 
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpio_v2_1_0.m
   pd line 40 - opb_gpio_0 (opb_gpio) tool is overriding PARAMETER C_FAMILY
   value to 
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_timer_v1_00_b\data\opb_timer_v2_1_0
   .mpd line 34 - opb_timer_0 (opb_timer) tool is overriding PARAMETER C_FAMILY
   value to 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/bram_if_cntlr_v1_00_b/data/bram_if_cntlr_v
2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/emc_common_v2_00_a/data/emc_common_v2_1_0.
tcl ...


Address Map for Processor ppc405_i
  (0b0000000000-0b0011111111) plb_bus	dcr_bus
  (0b0100000000-0b0111111111) plb2opb_bridge_i	dcr_bus
  (0b1000010000-0b1000010011) ppc405_i	
  (0b1000100000-0b1000100011) ppc405_i	
  (0000000000-0x1fffffff) plb_ddr_controller_i	plb_bus
  (0x29000000-0x29ffffff) opb_gpio_0	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4c000000-0x4c00ffff) RS232_1	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4d000000-0x4dffffff) opb_intc_i	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4f000000-0x4f00ffff) ms_rst_4regs_0	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4ff00000-0x4ff03fff) opb_slave1_0	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4fff0000-0x4fffffff) opb_timer_0	plb_bus->plb2opb_bridge_i->opb_bus
  (0x50000000-0x50ffffff) plb_emc_0	plb_bus
  (0xffff0000-0xffffffff) plb_bram_if_cntlr_i	plb_bus
Address Map for Processor ppc405_ppcjtag_chain
  (0b0000010000-0b0000010011) ppc405_ppcjtag_chain	
  (0b0000100000-0b0000100011) ppc405_ppcjtag_chain	

Initializing Memory...
Checking ELFs associated with PPC405 instance ppc405_i for overlap...


Analyzing file EX1_OS/executable.elf...
Running Data2Mem with the following command:
data2mem -bm "implementation/system_bd" -bt "implementation/system.bit"  -bd
"EX1_OS/executable.elf" tag ppc405_i  -o b implementation/download.bit 


Memory Initialization completed successfully.





Done!

At Local date and time: Tue May 12 11:38:29 2009
 xbash -q -c "cd /cygdrive/c/Baseline_9_Working_Folder/k-rtos-base-profile-task/; /usr/bin/make -f system.make swclean; exit;" started...

rm -rf ppc405_i/lib/
rm -rf ppc405_ppcjtag_chain/lib/
rm -f libgen.log
rm -f EX1_OS/executable.elf 



/usr/bin/bash: igncr: unknown option name




Done!

At Local date and time: Tue May 12 11:38:35 2009
 xbash -q -c "cd /cygdrive/c/Baseline_9_Working_Folder/k-rtos-base-profile-task/; /usr/bin/make -f system.make libs; exit;" started...

/usr/bin/bash: igncr: unknown option name


*********************************************
Creating software libraries...
*********************************************
libgen -mhs system.mhs -p xc2vp100ff1704-6  system.mss


libgen
Xilinx EDK 9.1.02 Build EDK_J_SP2.4
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.

Command Line: libgen -mhs system.mhs -p xc2vp100ff1704-6 system.mss 



Output Directory (-od)		: C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\
Part (-p)			: virtex2p

Software Specification file	: system.mss


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/ppc405_v2_00_c/data/ppc405_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_v34_v1_02_a/data/plb_v34_v2_1_0.tcl
...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_bram_if_cntlr_v1_00_b/data/plb_bram_if
_cntlr_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb2opb_bridge_v1_01_a/data/plb2opb_bridge
_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/opb_intc_v1_00_c/data/opb_intc_v2_1_0.tcl
...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/jtagppc_cntlr_v2_00_a/data/jtagppc_cntlr_v
2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_emc_v2_00_a/data/plb_emc_v2_1_0.tcl
...

Overriding IP level properties ...


INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\modified_plb_ddr
   _controller_v1_00_c\data\modified_plb_ddr_controller_v2_1_0.mpd line 50 -
   plb_ddr_controller_i (modified_plb_ddr_controller) tool is overriding
   PARAMETER C_FAMILY value to virtex2p
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 41 - bram (bram_block) tool is overriding PARAMETER C_FAMILY
   value to virtex2p
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 38 - opb_intc_i (opb_intc) tool is overriding PARAMETER C_FAMILY
   value to virtex2p
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\ppc405_v2_00_c\data\ppc405_v2_1_0.mpd
   line 45 - ppc405_ppcjtag_chain (ppc405) tcl is overriding PARAMETER
   C_ISOCM_DCR_HIGHADDR value to 0b0000010011
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\ppc405_v2_00_c\data\ppc405_v2_1_0.mpd
   line 47 - ppc405_ppcjtag_chain (ppc405) tcl is overriding PARAMETER
   C_DSOCM_DCR_HIGHADDR value to 0b0000100011
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\jtagppc_cntlr_v2_00_a\data\jtagppc_cntl
   r_v2_1_0.mpd line 35 - jtagppc_0 (jtagppc_cntlr) tool is overriding PARAMETER
   C_DEVICE value to 2vp100
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpio_v2_1_0.m
   pd line 40 - opb_gpio_0 (opb_gpio) tool is overriding PARAMETER C_FAMILY
   value to virtex2p
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_timer_v1_00_b\data\opb_timer_v2_1_0
   .mpd line 34 - opb_timer_0 (opb_timer) tool is overriding PARAMETER C_FAMILY
   value to virtex2p

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/bram_if_cntlr_v1_00_b/data/bram_if_cntlr_v
2_1_0.tcl ...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/emc_common_v2_00_a/data/emc_common_v2_1_0.
tcl ...
Address Map for Processor ppc405_i
  (0b0000000000-0b0011111111) plb_bus	dcr_bus
  (0b0100000000-0b0111111111) plb2opb_bridge_i	dcr_bus
  (0b1000010000-0b1000010011) ppc405_i	
  (0b1000100000-0b1000100011) ppc405_i	
  (0000000000-0x1fffffff) plb_ddr_controller_i	plb_bus
  (0x29000000-0x29ffffff) opb_gpio_0	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4c000000-0x4c00ffff) RS232_1	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4d000000-0x4dffffff) opb_intc_i	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4f000000-0x4f00ffff) ms_rst_4regs_0	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4ff00000-0x4ff03fff) opb_slave1_0	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4fff0000-0x4fffffff) opb_timer_0	plb_bus->plb2opb_bridge_i->opb_bus
  (0x50000000-0x50ffffff) plb_emc_0	plb_bus
  (0xffff0000-0xffffffff) plb_bram_if_cntlr_i	plb_bus
Address Map for Processor ppc405_ppcjtag_chain
  (0b0000010000-0b0000010011) ppc405_ppcjtag_chain	
  (0b0000100000-0b0000100011) ppc405_ppcjtag_chain	



Check platform address map ...

Overriding system level properties ...
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 41 - plb_bus (plb_v34) tool is overriding PARAMETER C_PLB_NUM_MASTERS
   value to 3
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 43 - plb_bus (plb_v34) tool is overriding PARAMETER C_PLB_MID_WIDTH
   value to 2
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 44 - plb_bus (plb_v34) tool is overriding PARAMETER C_PLB_AWIDTH value
   to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 45 - plb_bus (plb_v34) tool is overriding PARAMETER C_PLB_DWIDTH value
   to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 49 - plb_bus (plb_v34) tool is overriding PARAMETER C_DCR_AWIDTH value
   to 10
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 50 - plb_bus (plb_v34) tool is overriding PARAMETER C_DCR_DWIDTH value
   to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\modified_plb_ddr
   _controller_v1_00_c\data\modified_plb_ddr_controller_v2_1_0.mpd line 53 -
   plb_ddr_controller_i (modified_plb_ddr_controller) tool is overriding
   PARAMETER C_PLB_NUM_MASTERS value to 3
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\modified_plb_ddr
   _controller_v1_00_c\data\modified_plb_ddr_controller_v2_1_0.mpd line 54 -
   plb_ddr_controller_i (modified_plb_ddr_controller) tool is overriding
   PARAMETER C_PLB_MID_WIDTH value to 2
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\modified_plb_ddr
   _controller_v1_00_c\data\modified_plb_ddr_controller_v2_1_0.mpd line 55 -
   plb_ddr_controller_i (modified_plb_ddr_controller) tool is overriding
   PARAMETER C_PLB_AWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\modified_plb_ddr
   _controller_v1_00_c\data\modified_plb_ddr_controller_v2_1_0.mpd line 56 -
   plb_ddr_controller_i (modified_plb_ddr_controller) tool is overriding
   PARAMETER C_PLB_DWIDTH value to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\data\plb_bram
   _if_cntlr_v2_1_0.mpd line 42 - plb_bram_if_cntlr_i (plb_bram_if_cntlr) tool
   is overriding PARAMETER c_num_masters value to 3
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\data\plb_bram
   _if_cntlr_v2_1_0.mpd line 46 - plb_bram_if_cntlr_i (plb_bram_if_cntlr) tool
   is overriding PARAMETER c_plb_dwidth value to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\data\plb_bram
   _if_cntlr_v2_1_0.mpd line 47 - plb_bram_if_cntlr_i (plb_bram_if_cntlr) tool
   is overriding PARAMETER c_plb_awidth value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\data\plb_bram
   _if_cntlr_v2_1_0.mpd line 49 - plb_bram_if_cntlr_i (plb_bram_if_cntlr) tool
   is overriding PARAMETER c_plb_mid_width value to 2
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 38 - bram (bram_block) tool is overriding PARAMETER C_PORT_DWIDTH
   value to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 39 - bram (bram_block) tool is overriding PARAMETER C_PORT_AWIDTH
   value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 40 - bram (bram_block) tool is overriding PARAMETER C_NUM_WE
   value to 8
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 48 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_PLB_AWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 49 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_PLB_DWIDTH value to 64


INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 50 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_PLB_NUM_MASTERS value to 3
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 51 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_PLB_MID_WIDTH value to 2
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 52 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 53 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 56 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_DCR_AWIDTH value to 10
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 57 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_DCR_DWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 36 - opb_bus (opb_v20) tool is overriding PARAMETER C_OPB_AWIDTH value
   to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 37 - opb_bus (opb_v20) tool is overriding PARAMETER C_OPB_DWIDTH value
   to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 38 - opb_bus (opb_v20) tool is overriding PARAMETER C_NUM_MASTERS value
   to 2
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 39 - opb_bus (opb_v20) tool is overriding PARAMETER C_NUM_SLAVES value
   to 7
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 42 - opb_intc_i (opb_intc) tool is overriding PARAMETER C_OPB_AWIDTH
   value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 43 - opb_intc_i (opb_intc) tool is overriding PARAMETER C_OPB_DWIDTH
   value to 32
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core_v2_1_0.tc
l ...
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 46 - opb_intc_i (opb_intc) tcl is overriding PARAMETER
   C_NUM_INTR_INPUTS value to 21
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core_v2_1_0.tc
l ...
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 47 - opb_intc_i (opb_intc) tcl is overriding PARAMETER C_KIND_OF_INTR
   value to 0b00000000000000000000000001000000
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core_v2_1_0.tc
l ...
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 48 - opb_intc_i (opb_intc) tcl is overriding PARAMETER C_KIND_OF_EDGE
   value to 0b00000000000000000000000001000000
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core_v2_1_0.tc
l ...
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 49 - opb_intc_i (opb_intc) tcl is overriding PARAMETER C_KIND_OF_LVL
   value to 0b00000000000000000000000000000001
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_uartlite_v1_00_b\data\opb_uartlite_
   v2_1_0.mpd line 37 - RS232_1 (opb_uartlite) tool is overriding PARAMETER
   C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_uartlite_v1_00_b\data\opb_uartlite_
   v2_1_0.mpd line 38 - RS232_1 (opb_uartlite) tool is overriding PARAMETER
   C_OPB_AWIDTH value to 32


INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\opbslave_ext_bri
   dge_v3_10_a\data\opbslave_ext_bridge_v2_1_0.mpd line 20 -
   opbslave_ext_bridge_i (opbslave_ext_bridge) tool is overriding PARAMETER
   C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\opbslave_ext_bri
   dge_v3_10_a\data\opbslave_ext_bridge_v2_1_0.mpd line 21 -
   opbslave_ext_bridge_i (opbslave_ext_bridge) tool is overriding PARAMETER
   C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\plb_psb_bridge_v
   1_00_a\data\plb_psb_bridge_v2_1_0.mpd line 87 - plb_psb_bridge_i
   (plb_psb_bridge) tool is overriding PARAMETER C_PLB_NUM_MASTERS value to 3
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\plb_psb_bridge_v
   1_00_a\data\plb_psb_bridge_v2_1_0.mpd line 88 - plb_psb_bridge_i
   (plb_psb_bridge) tool is overriding PARAMETER C_PLB_MID_WIDTH value to 2
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\plb_psb_bridge_v
   1_00_a\data\plb_psb_bridge_v2_1_0.mpd line 93 - plb_psb_bridge_i
   (plb_psb_bridge) tool is overriding PARAMETER C_PLB_AWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\plb_psb_bridge_v
   1_00_a\data\plb_psb_bridge_v2_1_0.mpd line 94 - plb_psb_bridge_i
   (plb_psb_bridge) tool is overriding PARAMETER C_PLB_DWIDTH value to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\dcr_v29_v1_00_a\data\dcr_v29_v2_1_0.mpd
   line 38 - dcr_bus (dcr_v29) tool is overriding PARAMETER C_DCR_NUM_SLAVES
   value to 2
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\dcr_v29_v1_00_a\data\dcr_v29_v2_1_0.mpd
   line 39 - dcr_bus (dcr_v29) tool is overriding PARAMETER C_DCR_AWIDTH value
   to 10
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\dcr_v29_v1_00_a\data\dcr_v29_v2_1_0.mpd
   line 40 - dcr_bus (dcr_v29) tool is overriding PARAMETER C_DCR_DWIDTH value
   to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\ms_rst_4regs_v1_
   00_a\data\ms_rst_4regs_v2_1_0.mpd line 31 - ms_rst_4regs_0 (ms_rst_4regs)
   tool is overriding PARAMETER C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\ms_rst_4regs_v1_
   00_a\data\ms_rst_4regs_v2_1_0.mpd line 32 - ms_rst_4regs_0 (ms_rst_4regs)
   tool is overriding PARAMETER C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\opb_slave1_v1_00
   _a\data\opb_slave1_v2_1_0.mpd line 31 - opb_slave1_0 (opb_slave1) tool is
   overriding PARAMETER C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\opb_slave1_v1_00
   _a\data\opb_slave1_v2_1_0.mpd line 32 - opb_slave1_0 (opb_slave1) tool is
   overriding PARAMETER C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_emc_v2_00_a\data\plb_emc_v2_1_0.mpd
   line 38 - plb_emc_0 (plb_emc) tool is overriding PARAMETER C_NUM_MASTERS
   value to 3
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_emc_v2_00_a\data\plb_emc_v2_1_0.mpd
   line 92 - plb_emc_0 (plb_emc) tool is overriding PARAMETER C_PLB_DWIDTH value
   to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_emc_v2_00_a\data\plb_emc_v2_1_0.mpd
   line 93 - plb_emc_0 (plb_emc) tool is overriding PARAMETER C_PLB_AWIDTH value
   to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_emc_v2_00_a\data\plb_emc_v2_1_0.mpd
   line 96 - plb_emc_0 (plb_emc) tool is overriding PARAMETER C_PLB_MID_WIDTH
   value to 2
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpio_v2_1_0.m
   pd line 38 - opb_gpio_0 (opb_gpio) tool is overriding PARAMETER C_OPB_AWIDTH
   value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpio_v2_1_0.m
   pd line 39 - opb_gpio_0 (opb_gpio) tool is overriding PARAMETER C_OPB_DWIDTH
   value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_timer_v1_00_b\data\opb_timer_v2_1_0
   .mpd line 41 - opb_timer_0 (opb_timer) tool is overriding PARAMETER
   C_OPB_AWIDTH value to 32


INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_timer_v1_00_b\data\opb_timer_v2_1_0
   .mpd line 42 - opb_timer_0 (opb_timer) tool is overriding PARAMETER
   C_OPB_DWIDTH value to 32

Running system level Update ...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core_v2_1_0.tc
l ...

Check platform configuration ...
INFO:MDT - IPNAME:modified_plb_ddr_controller INSTANCE:plb_ddr_controller_i -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs line 143 -
   An example UCF for this core is available and must be modified for use in the
   system. Please refer to the EDK Getting Started guide for the location of
   this file.
IPNAME:plb_v34 INSTANCE:plb_bus -
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs line 129 - 3
master(s) : 5 slave(s)
IPNAME:opb_v20 INSTANCE:opb_bus -
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs line 205 - 2
master(s) : 7 slave(s)
IPNAME:dcr_v29 INSTANCE:dcr_bus -
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs line 338 - 1
master(s) : 2 slave(s)

Check port drivers...



Performing Clock DRCs...

WARNING:MDT - No Top-level Input clock for the design. 


INFO:MDT - The following PARAMETERs of os uCOS-II are ignored as their category
   selection PARAMETER uC-Probe is set to "false" in MSS 
WARNING:MDT - C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mss
   line 20 - Ignoring PARAMETER uC-Probe  ...
WARNING:MDT - C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mss
   line 53 - PARAMETER use_dcr is deprecated !. The parameter USE_DCR for the
   intc driver has been deprecated.  Any reference to this parameter in the MSS
   file will be ignored..
   To avoid seeing this Warning again, please remove PARAMETER use_dcr.
INFO:MDT - List of peripherals addressable from processor instance ppc405_i : 
  - plb_bus
  - plb2opb_bridge_i
  - plb_ddr_controller_i
WARNING:MDT - C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs
   line 143 - No Driver Found for instance plb_ddr_controller_i. To avoid seeing
   this warning, assign the appropriate driver or driver "generic 1.00.a " to
   instance plb_ddr_controller_i

  - plb_bram_if_cntlr_i
WARNING:MDT - C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs
   line 169 - No Driver Found for instance plb_bram_if_cntlr_i. To avoid seeing
   this warning, assign the appropriate driver or driver "generic 1.00.a " to
   instance plb_bram_if_cntlr_i

  - opb_bus
  - opb_gpio_0
  - opb_intc_i
  - RS232_1
  - ms_rst_4regs_0
  - opb_slave1_0
  - opb_timer_0
  - plb_psb_bridge_i
WARNING:MDT - C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs
   line 306 - No Driver Found for instance plb_psb_bridge_i. To avoid seeing
   this warning, assign the appropriate driver or driver "generic 1.00.a " to
   instance plb_psb_bridge_i

  - plb_emc_0
INFO:MDT - List of peripherals addressable from processor instance
   ppc405_ppcjtag_chain : 

Building Directory Structure for ppc405_i



Generating platform libraries and device drivers ...

Running CopyFiles ...



Copying files for os uCOS-II_v2_86_a from
C:\edk_user_repository\Micrium\bsp\uCOS-II_v2_86_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\uCOS-II_v2
_86_a\ ...



Copying files for driver plbarb_v1_01_a from
C:\EDK\sw\XilinxProcessorIPLib\drivers\plbarb_v1_01_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\plbarb_v1_
01_a\ ...



Copying files for driver plb2opb_v1_00_a from
C:\EDK\sw\XilinxProcessorIPLib\drivers\plb2opb_v1_00_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\plb2opb_v1
_00_a\ ...



Copying files for driver opbarb_v1_02_a from
C:\EDK\sw\XilinxProcessorIPLib\drivers\opbarb_v1_02_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\opbarb_v1_
02_a\ ...



Copying files for driver gpio_v2_01_a from
C:\EDK\sw\XilinxProcessorIPLib\drivers\gpio_v2_01_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\gpio_v2_01
_a\ ...



Copying files for driver intc_v1_00_c from
C:\EDK\sw\XilinxProcessorIPLib\drivers\intc_v1_00_c\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\intc_v1_00
_c\ ...



Copying files for driver uartlite_v1_01_a from
C:\EDK\sw\XilinxProcessorIPLib\drivers\uartlite_v1_01_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\uartlite_v
1_01_a\ ...



Copying files for driver ms_rst_4regs_v1_00_a from
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\drivers\ms_rst_4regs_v1_00
_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\ms_rst_4re
gs_v1_00_a\ ...



Copying files for driver opb_slave1_v1_00_a from
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\drivers\opb_slave1_v1_00_a
\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\opb_slave1
_v1_00_a\ ...



Copying files for driver tmrctr_v1_00_b from
C:\EDK\sw\XilinxProcessorIPLib\drivers\tmrctr_v1_00_b\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\tmrctr_v1_
00_b\ ...



Copying files for driver cpu_ppc405_v1_00_a from
C:\EDK\sw\XilinxProcessorIPLib\drivers\cpu_ppc405_v1_00_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\cpu_ppc405
_v1_00_a\ ...



Running DRCs for OSes, Drivers and Libraries ... 
uC/OS-II DRC ...

Running generate for OS'es, Drivers and Libraries ... 



Running post_generate for OS'es, Drivers and Libraries ... 

Running make for Drivers and Libraries ... 

Configuring make for target include using:

make -s include "COMPILER=powerpc-eabi-gcc" "ARCHIVER=powerpc-eabi-ar"
"COMPILER_FLAGS= -O2 -c" "EXTRA_COMPILER_FLAGS=-g" 



Configuring make for target libs using:

make -s libs "COMPILER=powerpc-eabi-gcc" "ARCHIVER=powerpc-eabi-ar"
"COMPILER_FLAGS= -O2 -c" "EXTRA_COMPILER_FLAGS=-g" 
Compiling common


Compiling ipif


powerpc-eabi-ar: creating ../../../lib/libxil.a


Compiling bsp


Compiling plb_arbiter


Compiling plb_to_opb


Compiling opbarb


Compiling gpio


Compiling intc


Compiling uartlite


Compiling ms_rst_4regs


Compiling opb_slave1


Compiling tmrctr


Compiling cpu_ppc405



Libraries generated in
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\lib\ directory

Running execs_generate for OS'es, Drivers and Libraries ... 

Building Directory Structure for ppc405_ppcjtag_chain



Generating platform libraries and device drivers ...

Running CopyFiles ...

Copying files for os standalone_v1_00_a from
C:\EDK\sw\lib\bsp\standalone_v1_00_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_ppcjtag_chain\libsr
c\standalone_v1_00_a\ ...



Copying files for driver cpu_ppc405_v1_00_a from
C:\EDK\sw\XilinxProcessorIPLib\drivers\cpu_ppc405_v1_00_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_ppcjtag_chain\libsr
c\cpu_ppc405_v1_00_a\ ...



Running DRCs for OSes, Drivers and Libraries ... 

Running generate for OS'es, Drivers and Libraries ... 



Running post_generate for OS'es, Drivers and Libraries ... 

Running make for Drivers and Libraries ... 

Configuring make for target include using:

make -s include "COMPILER=powerpc-eabi-gcc" "ARCHIVER=powerpc-eabi-ar"
"COMPILER_FLAGS= -O2 -c" "EXTRA_COMPILER_FLAGS=-g" 



Configuring make for target libs using:

make -s libs "COMPILER=powerpc-eabi-gcc" "ARCHIVER=powerpc-eabi-ar"
"COMPILER_FLAGS= -O2 -c" "EXTRA_COMPILER_FLAGS=-g" 
Compiling common


Compiling bsp


powerpc-eabi-ar: creating ../../../lib/libxil.a


Compiling cpu_ppc405



Libraries generated in
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_ppcjtag_chain\lib\
directory

Running execs_generate for OS'es, Drivers and Libraries ... 

LibGen Done. 




Done!

At Local date and time: Tue May 12 11:39:02 2009
 xbash -q -c "cd /cygdrive/c/Baseline_9_Working_Folder/k-rtos-base-profile-task/; /usr/bin/make -f system.make program; exit;" started...

/usr/bin/bash: igncr: unknown option name


powerpc-eabi-gcc -O2 C:/Micrium/SOFTWARE/EvalBoards/Amirix/AP1000/GNU/EX1_OS/app.c  -o EX1_OS/executable.elf \
      -g    -I./ppc405_i/include/  -L./ppc405_i/lib/  \
  


powerpc-eabi-size EX1_OS/executable.elf 
   text	   data	    bss	    dec	    hex	filename
  30246	    508	  12000	  42754	   a702	EX1_OS/executable.elf





Done!

At Local date and time: Tue May 12 11:39:08 2009
 xbash -q -c "cd /cygdrive/c/Baseline_9_Working_Folder/k-rtos-base-profile-task/; /usr/bin/make -f system.make init_bram; exit;" started...

/usr/bin/bash: igncr: unknown option name


*********************************************
Initializing BRAM contents of the bitstream
*********************************************
bitinit system.mhs  -pe ppc405_i EX1_OS/executable.elf  \
-bt implementation/system.bit -o implementation/download.bit



bitinit version Xilinx EDK 9.1.02 Build EDK_J_SP2.4
Copyright (c) Xilinx Inc. 2002.

Parsing MHS File system.mhs...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/ppc405_v2_00_c/data/ppc405_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_v34_v1_02_a/data/plb_v34_v2_1_0.tcl
...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_bram_if_cntlr_v1_00_b/data/plb_bram_if
_cntlr_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb2opb_bridge_v1_01_a/data/plb2opb_bridge
_v2_1_0.tcl ...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/opb_intc_v1_00_c/data/opb_intc_v2_1_0.tcl
...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/jtagppc_cntlr_v2_00_a/data/jtagppc_cntlr_v
2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_emc_v2_00_a/data/plb_emc_v2_1_0.tcl
...



Overriding IP level properties ...
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\modified_plb_ddr
   _controller_v1_00_c\data\modified_plb_ddr_controller_v2_1_0.mpd line 50 -
   plb_ddr_controller_i (modified_plb_ddr_controller) tool is overriding
   PARAMETER C_FAMILY value to 
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 41 - bram (bram_block) tool is overriding PARAMETER C_FAMILY
   value to 
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 38 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_FAMILY value to 
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 38 - opb_intc_i (opb_intc) tool is overriding PARAMETER C_FAMILY
   value to 
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\plb_psb_bridge_v
   1_00_a\data\plb_psb_bridge_v2_1_0.mpd line 97 - plb_psb_bridge_i
   (plb_psb_bridge) tool is overriding PARAMETER C_FAMILY value to 
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\ppc405_v2_00_c\data\ppc405_v2_1_0.mpd
   line 45 - ppc405_ppcjtag_chain (ppc405) tcl is overriding PARAMETER
   C_ISOCM_DCR_HIGHADDR value to 0b0000010011
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\ppc405_v2_00_c\data\ppc405_v2_1_0.mpd
   line 47 - ppc405_ppcjtag_chain (ppc405) tcl is overriding PARAMETER
   C_DSOCM_DCR_HIGHADDR value to 0b0000100011
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\jtagppc_cntlr_v2_00_a\data\jtagppc_cntl
   r_v2_1_0.mpd line 35 - jtagppc_0 (jtagppc_cntlr) tool is overriding PARAMETER
   C_DEVICE value to 
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\ms_rst_4regs_v1_
   00_a\data\ms_rst_4regs_v2_1_0.mpd line 34 - ms_rst_4regs_0 (ms_rst_4regs)
   tool is overriding PARAMETER C_FAMILY value to 
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\opb_slave1_v1_00
   _a\data\opb_slave1_v2_1_0.mpd line 34 - opb_slave1_0 (opb_slave1) tool is
   overriding PARAMETER C_FAMILY value to 
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpio_v2_1_0.m
   pd line 40 - opb_gpio_0 (opb_gpio) tool is overriding PARAMETER C_FAMILY
   value to 
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_timer_v1_00_b\data\opb_timer_v2_1_0
   .mpd line 34 - opb_timer_0 (opb_timer) tool is overriding PARAMETER C_FAMILY
   value to 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/bram_if_cntlr_v1_00_b/data/bram_if_cntlr_v
2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/emc_common_v2_00_a/data/emc_common_v2_1_0.
tcl ...


Address Map for Processor ppc405_i
  (0b0000000000-0b0011111111) plb_bus	dcr_bus
  (0b0100000000-0b0111111111) plb2opb_bridge_i	dcr_bus
  (0b1000010000-0b1000010011) ppc405_i	
  (0b1000100000-0b1000100011) ppc405_i	
  (0000000000-0x1fffffff) plb_ddr_controller_i	plb_bus
  (0x29000000-0x29ffffff) opb_gpio_0	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4c000000-0x4c00ffff) RS232_1	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4d000000-0x4dffffff) opb_intc_i	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4f000000-0x4f00ffff) ms_rst_4regs_0	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4ff00000-0x4ff03fff) opb_slave1_0	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4fff0000-0x4fffffff) opb_timer_0	plb_bus->plb2opb_bridge_i->opb_bus
  (0x50000000-0x50ffffff) plb_emc_0	plb_bus
  (0xffff0000-0xffffffff) plb_bram_if_cntlr_i	plb_bus
Address Map for Processor ppc405_ppcjtag_chain
  (0b0000010000-0b0000010011) ppc405_ppcjtag_chain	
  (0b0000100000-0b0000100011) ppc405_ppcjtag_chain	

Initializing Memory...
Checking ELFs associated with PPC405 instance ppc405_i for overlap...


Analyzing file EX1_OS/executable.elf...
Running Data2Mem with the following command:
data2mem -bm "implementation/system_bd" -bt "implementation/system.bit"  -bd
"EX1_OS/executable.elf" tag ppc405_i  -o b implementation/download.bit 


Memory Initialization completed successfully.





Done!

At Local date and time: Tue May 12 11:44:13 2009
 xbash -q -c "cd /cygdrive/c/Baseline_9_Working_Folder/k-rtos-base-profile-task/; /usr/bin/make -f system.make swclean; exit;" started...

rm -rf ppc405_i/lib/


/usr/bin/bash: igncr: unknown option name


rm -rf ppc405_ppcjtag_chain/lib/
rm -f libgen.log
rm -f EX1_OS/executable.elf 





Done!

At Local date and time: Tue May 12 11:44:20 2009
 xbash -q -c "cd /cygdrive/c/Baseline_9_Working_Folder/k-rtos-base-profile-task/; /usr/bin/make -f system.make libs; exit;" started...

/usr/bin/bash: igncr: unknown option name


*********************************************
Creating software libraries...
*********************************************
libgen -mhs system.mhs -p xc2vp100ff1704-6  system.mss


libgen
Xilinx EDK 9.1.02 Build EDK_J_SP2.4
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.

Command Line: libgen -mhs system.mhs -p xc2vp100ff1704-6 system.mss 



Output Directory (-od)		: C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\
Part (-p)			: virtex2p

Software Specification file	: system.mss


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/ppc405_v2_00_c/data/ppc405_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_v34_v1_02_a/data/plb_v34_v2_1_0.tcl
...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_bram_if_cntlr_v1_00_b/data/plb_bram_if
_cntlr_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb2opb_bridge_v1_01_a/data/plb2opb_bridge
_v2_1_0.tcl ...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/opb_intc_v1_00_c/data/opb_intc_v2_1_0.tcl
...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/jtagppc_cntlr_v2_00_a/data/jtagppc_cntlr_v
2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_emc_v2_00_a/data/plb_emc_v2_1_0.tcl
...



Overriding IP level properties ...
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\modified_plb_ddr
   _controller_v1_00_c\data\modified_plb_ddr_controller_v2_1_0.mpd line 50 -
   plb_ddr_controller_i (modified_plb_ddr_controller) tool is overriding
   PARAMETER C_FAMILY value to virtex2p
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 41 - bram (bram_block) tool is overriding PARAMETER C_FAMILY
   value to virtex2p
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 38 - opb_intc_i (opb_intc) tool is overriding PARAMETER C_FAMILY
   value to virtex2p
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\ppc405_v2_00_c\data\ppc405_v2_1_0.mpd
   line 45 - ppc405_ppcjtag_chain (ppc405) tcl is overriding PARAMETER
   C_ISOCM_DCR_HIGHADDR value to 0b0000010011
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\ppc405_v2_00_c\data\ppc405_v2_1_0.mpd
   line 47 - ppc405_ppcjtag_chain (ppc405) tcl is overriding PARAMETER
   C_DSOCM_DCR_HIGHADDR value to 0b0000100011


INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\jtagppc_cntlr_v2_00_a\data\jtagppc_cntl
   r_v2_1_0.mpd line 35 - jtagppc_0 (jtagppc_cntlr) tool is overriding PARAMETER
   C_DEVICE value to 2vp100
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpio_v2_1_0.m
   pd line 40 - opb_gpio_0 (opb_gpio) tool is overriding PARAMETER C_FAMILY
   value to virtex2p
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_timer_v1_00_b\data\opb_timer_v2_1_0
   .mpd line 34 - opb_timer_0 (opb_timer) tool is overriding PARAMETER C_FAMILY
   value to virtex2p

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/bram_if_cntlr_v1_00_b/data/bram_if_cntlr_v
2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/emc_common_v2_00_a/data/emc_common_v2_1_0.
tcl ...


Address Map for Processor ppc405_i
  (0b0000000000-0b0011111111) plb_bus	dcr_bus
  (0b0100000000-0b0111111111) plb2opb_bridge_i	dcr_bus
  (0b1000010000-0b1000010011) ppc405_i	
  (0b1000100000-0b1000100011) ppc405_i	
  (0000000000-0x1fffffff) plb_ddr_controller_i	plb_bus
  (0x29000000-0x29ffffff) opb_gpio_0	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4c000000-0x4c00ffff) RS232_1	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4d000000-0x4dffffff) opb_intc_i	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4f000000-0x4f00ffff) ms_rst_4regs_0	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4ff00000-0x4ff03fff) opb_slave1_0	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4fff0000-0x4fffffff) opb_timer_0	plb_bus->plb2opb_bridge_i->opb_bus
  (0x50000000-0x50ffffff) plb_emc_0	plb_bus
  (0xffff0000-0xffffffff) plb_bram_if_cntlr_i	plb_bus
Address Map for Processor ppc405_ppcjtag_chain
  (0b0000010000-0b0000010011) ppc405_ppcjtag_chain	
  (0b0000100000-0b0000100011) ppc405_ppcjtag_chain	

Check platform address map ...

Overriding system level properties ...
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 41 - plb_bus (plb_v34) tool is overriding PARAMETER C_PLB_NUM_MASTERS
   value to 3
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 43 - plb_bus (plb_v34) tool is overriding PARAMETER C_PLB_MID_WIDTH
   value to 2
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 44 - plb_bus (plb_v34) tool is overriding PARAMETER C_PLB_AWIDTH value
   to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 45 - plb_bus (plb_v34) tool is overriding PARAMETER C_PLB_DWIDTH value
   to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 49 - plb_bus (plb_v34) tool is overriding PARAMETER C_DCR_AWIDTH value
   to 10
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 50 - plb_bus (plb_v34) tool is overriding PARAMETER C_DCR_DWIDTH value
   to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\modified_plb_ddr
   _controller_v1_00_c\data\modified_plb_ddr_controller_v2_1_0.mpd line 53 -
   plb_ddr_controller_i (modified_plb_ddr_controller) tool is overriding
   PARAMETER C_PLB_NUM_MASTERS value to 3
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\modified_plb_ddr
   _controller_v1_00_c\data\modified_plb_ddr_controller_v2_1_0.mpd line 54 -
   plb_ddr_controller_i (modified_plb_ddr_controller) tool is overriding
   PARAMETER C_PLB_MID_WIDTH value to 2
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\modified_plb_ddr
   _controller_v1_00_c\data\modified_plb_ddr_controller_v2_1_0.mpd line 55 -
   plb_ddr_controller_i (modified_plb_ddr_controller) tool is overriding
   PARAMETER C_PLB_AWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\modified_plb_ddr
   _controller_v1_00_c\data\modified_plb_ddr_controller_v2_1_0.mpd line 56 -
   plb_ddr_controller_i (modified_plb_ddr_controller) tool is overriding
   PARAMETER C_PLB_DWIDTH value to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\data\plb_bram
   _if_cntlr_v2_1_0.mpd line 42 - plb_bram_if_cntlr_i (plb_bram_if_cntlr) tool
   is overriding PARAMETER c_num_masters value to 3
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\data\plb_bram
   _if_cntlr_v2_1_0.mpd line 46 - plb_bram_if_cntlr_i (plb_bram_if_cntlr) tool
   is overriding PARAMETER c_plb_dwidth value to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\data\plb_bram
   _if_cntlr_v2_1_0.mpd line 47 - plb_bram_if_cntlr_i (plb_bram_if_cntlr) tool
   is overriding PARAMETER c_plb_awidth value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\data\plb_bram
   _if_cntlr_v2_1_0.mpd line 49 - plb_bram_if_cntlr_i (plb_bram_if_cntlr) tool
   is overriding PARAMETER c_plb_mid_width value to 2


INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 38 - bram (bram_block) tool is overriding PARAMETER C_PORT_DWIDTH
   value to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 39 - bram (bram_block) tool is overriding PARAMETER C_PORT_AWIDTH
   value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 40 - bram (bram_block) tool is overriding PARAMETER C_NUM_WE
   value to 8
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 48 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_PLB_AWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 49 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_PLB_DWIDTH value to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 50 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_PLB_NUM_MASTERS value to 3
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 51 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_PLB_MID_WIDTH value to 2
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 52 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 53 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 56 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_DCR_AWIDTH value to 10
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 57 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_DCR_DWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 36 - opb_bus (opb_v20) tool is overriding PARAMETER C_OPB_AWIDTH value
   to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 37 - opb_bus (opb_v20) tool is overriding PARAMETER C_OPB_DWIDTH value
   to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 38 - opb_bus (opb_v20) tool is overriding PARAMETER C_NUM_MASTERS value
   to 2
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 39 - opb_bus (opb_v20) tool is overriding PARAMETER C_NUM_SLAVES value
   to 7
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 42 - opb_intc_i (opb_intc) tool is overriding PARAMETER C_OPB_AWIDTH
   value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 43 - opb_intc_i (opb_intc) tool is overriding PARAMETER C_OPB_DWIDTH
   value to 32
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core_v2_1_0.tc
l ...
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 46 - opb_intc_i (opb_intc) tcl is overriding PARAMETER
   C_NUM_INTR_INPUTS value to 21
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core_v2_1_0.tc
l ...
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 47 - opb_intc_i (opb_intc) tcl is overriding PARAMETER C_KIND_OF_INTR
   value to 0b00000000000000000000000001000000
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core_v2_1_0.tc
l ...


INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 48 - opb_intc_i (opb_intc) tcl is overriding PARAMETER C_KIND_OF_EDGE
   value to 0b00000000000000000000000001000000
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core_v2_1_0.tc
l ...
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 49 - opb_intc_i (opb_intc) tcl is overriding PARAMETER C_KIND_OF_LVL
   value to 0b00000000000000000000000000000001
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_uartlite_v1_00_b\data\opb_uartlite_
   v2_1_0.mpd line 37 - RS232_1 (opb_uartlite) tool is overriding PARAMETER
   C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_uartlite_v1_00_b\data\opb_uartlite_
   v2_1_0.mpd line 38 - RS232_1 (opb_uartlite) tool is overriding PARAMETER
   C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\opbslave_ext_bri
   dge_v3_10_a\data\opbslave_ext_bridge_v2_1_0.mpd line 20 -
   opbslave_ext_bridge_i (opbslave_ext_bridge) tool is overriding PARAMETER
   C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\opbslave_ext_bri
   dge_v3_10_a\data\opbslave_ext_bridge_v2_1_0.mpd line 21 -
   opbslave_ext_bridge_i (opbslave_ext_bridge) tool is overriding PARAMETER
   C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\plb_psb_bridge_v
   1_00_a\data\plb_psb_bridge_v2_1_0.mpd line 87 - plb_psb_bridge_i
   (plb_psb_bridge) tool is overriding PARAMETER C_PLB_NUM_MASTERS value to 3
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\plb_psb_bridge_v
   1_00_a\data\plb_psb_bridge_v2_1_0.mpd line 88 - plb_psb_bridge_i
   (plb_psb_bridge) tool is overriding PARAMETER C_PLB_MID_WIDTH value to 2
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\plb_psb_bridge_v
   1_00_a\data\plb_psb_bridge_v2_1_0.mpd line 93 - plb_psb_bridge_i
   (plb_psb_bridge) tool is overriding PARAMETER C_PLB_AWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\plb_psb_bridge_v
   1_00_a\data\plb_psb_bridge_v2_1_0.mpd line 94 - plb_psb_bridge_i
   (plb_psb_bridge) tool is overriding PARAMETER C_PLB_DWIDTH value to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\dcr_v29_v1_00_a\data\dcr_v29_v2_1_0.mpd
   line 38 - dcr_bus (dcr_v29) tool is overriding PARAMETER C_DCR_NUM_SLAVES
   value to 2
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\dcr_v29_v1_00_a\data\dcr_v29_v2_1_0.mpd
   line 39 - dcr_bus (dcr_v29) tool is overriding PARAMETER C_DCR_AWIDTH value
   to 10
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\dcr_v29_v1_00_a\data\dcr_v29_v2_1_0.mpd
   line 40 - dcr_bus (dcr_v29) tool is overriding PARAMETER C_DCR_DWIDTH value
   to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\ms_rst_4regs_v1_
   00_a\data\ms_rst_4regs_v2_1_0.mpd line 31 - ms_rst_4regs_0 (ms_rst_4regs)
   tool is overriding PARAMETER C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\ms_rst_4regs_v1_
   00_a\data\ms_rst_4regs_v2_1_0.mpd line 32 - ms_rst_4regs_0 (ms_rst_4regs)
   tool is overriding PARAMETER C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\opb_slave1_v1_00
   _a\data\opb_slave1_v2_1_0.mpd line 31 - opb_slave1_0 (opb_slave1) tool is
   overriding PARAMETER C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\opb_slave1_v1_00
   _a\data\opb_slave1_v2_1_0.mpd line 32 - opb_slave1_0 (opb_slave1) tool is
   overriding PARAMETER C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_emc_v2_00_a\data\plb_emc_v2_1_0.mpd
   line 38 - plb_emc_0 (plb_emc) tool is overriding PARAMETER C_NUM_MASTERS
   value to 3
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_emc_v2_00_a\data\plb_emc_v2_1_0.mpd
   line 92 - plb_emc_0 (plb_emc) tool is overriding PARAMETER C_PLB_DWIDTH value
   to 64


INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_emc_v2_00_a\data\plb_emc_v2_1_0.mpd
   line 93 - plb_emc_0 (plb_emc) tool is overriding PARAMETER C_PLB_AWIDTH value
   to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_emc_v2_00_a\data\plb_emc_v2_1_0.mpd
   line 96 - plb_emc_0 (plb_emc) tool is overriding PARAMETER C_PLB_MID_WIDTH
   value to 2
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpio_v2_1_0.m
   pd line 38 - opb_gpio_0 (opb_gpio) tool is overriding PARAMETER C_OPB_AWIDTH
   value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpio_v2_1_0.m
   pd line 39 - opb_gpio_0 (opb_gpio) tool is overriding PARAMETER C_OPB_DWIDTH
   value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_timer_v1_00_b\data\opb_timer_v2_1_0
   .mpd line 41 - opb_timer_0 (opb_timer) tool is overriding PARAMETER
   C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_timer_v1_00_b\data\opb_timer_v2_1_0
   .mpd line 42 - opb_timer_0 (opb_timer) tool is overriding PARAMETER
   C_OPB_DWIDTH value to 32

Running system level Update ...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core_v2_1_0.tc
l ...

Check platform configuration ...
INFO:MDT - IPNAME:modified_plb_ddr_controller INSTANCE:plb_ddr_controller_i -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs line 143 -
   An example UCF for this core is available and must be modified for use in the
   system. Please refer to the EDK Getting Started guide for the location of
   this file.
IPNAME:plb_v34 INSTANCE:plb_bus -
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs line 129 - 3
master(s) : 5 slave(s)
IPNAME:opb_v20 INSTANCE:opb_bus -
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs line 205 - 2
master(s) : 7 slave(s)
IPNAME:dcr_v29 INSTANCE:dcr_bus -
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs line 338 - 1
master(s) : 2 slave(s)

Check port drivers...



Performing Clock DRCs...

WARNING:MDT - No Top-level Input clock for the design. 


INFO:MDT - The following PARAMETERs of os uCOS-II are ignored as their category
   selection PARAMETER uC-Probe is set to "false" in MSS 
WARNING:MDT - C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mss
   line 20 - Ignoring PARAMETER uC-Probe  ...
WARNING:MDT - C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mss
   line 53 - PARAMETER use_dcr is deprecated !. The parameter USE_DCR for the
   intc driver has been deprecated.  Any reference to this parameter in the MSS
   file will be ignored..
   To avoid seeing this Warning again, please remove PARAMETER use_dcr.
INFO:MDT - List of peripherals addressable from processor instance ppc405_i : 
  - plb_bus
  - plb2opb_bridge_i
  - plb_ddr_controller_i
WARNING:MDT - C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs
   line 143 - No Driver Found for instance plb_ddr_controller_i. To avoid seeing
   this warning, assign the appropriate driver or driver "generic 1.00.a " to
   instance plb_ddr_controller_i

  - plb_bram_if_cntlr_i
WARNING:MDT - C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs
   line 169 - No Driver Found for instance plb_bram_if_cntlr_i. To avoid seeing
   this warning, assign the appropriate driver or driver "generic 1.00.a " to
   instance plb_bram_if_cntlr_i

  - opb_bus
  - opb_gpio_0
  - opb_intc_i
  - RS232_1
  - ms_rst_4regs_0
  - opb_slave1_0
  - opb_timer_0
  - plb_psb_bridge_i
WARNING:MDT - C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs
   line 306 - No Driver Found for instance plb_psb_bridge_i. To avoid seeing
   this warning, assign the appropriate driver or driver "generic 1.00.a " to
   instance plb_psb_bridge_i

  - plb_emc_0
INFO:MDT - List of peripherals addressable from processor instance
   ppc405_ppcjtag_chain : 

Building Directory Structure for ppc405_i



Generating platform libraries and device drivers ...

Running CopyFiles ...

Copying files for os uCOS-II_v2_86_a from
C:\edk_user_repository\Micrium\bsp\uCOS-II_v2_86_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\uCOS-II_v2
_86_a\ ...



Copying files for driver plbarb_v1_01_a from
C:\EDK\sw\XilinxProcessorIPLib\drivers\plbarb_v1_01_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\plbarb_v1_
01_a\ ...



Copying files for driver plb2opb_v1_00_a from
C:\EDK\sw\XilinxProcessorIPLib\drivers\plb2opb_v1_00_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\plb2opb_v1
_00_a\ ...



Copying files for driver opbarb_v1_02_a from
C:\EDK\sw\XilinxProcessorIPLib\drivers\opbarb_v1_02_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\opbarb_v1_
02_a\ ...



Copying files for driver gpio_v2_01_a from
C:\EDK\sw\XilinxProcessorIPLib\drivers\gpio_v2_01_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\gpio_v2_01
_a\ ...



Copying files for driver intc_v1_00_c from
C:\EDK\sw\XilinxProcessorIPLib\drivers\intc_v1_00_c\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\intc_v1_00
_c\ ...



Copying files for driver uartlite_v1_01_a from
C:\EDK\sw\XilinxProcessorIPLib\drivers\uartlite_v1_01_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\uartlite_v
1_01_a\ ...



Copying files for driver ms_rst_4regs_v1_00_a from
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\drivers\ms_rst_4regs_v1_00
_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\ms_rst_4re
gs_v1_00_a\ ...



Copying files for driver opb_slave1_v1_00_a from
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\drivers\opb_slave1_v1_00_a
\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\opb_slave1
_v1_00_a\ ...



Copying files for driver tmrctr_v1_00_b from
C:\EDK\sw\XilinxProcessorIPLib\drivers\tmrctr_v1_00_b\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\tmrctr_v1_
00_b\ ...



Copying files for driver cpu_ppc405_v1_00_a from
C:\EDK\sw\XilinxProcessorIPLib\drivers\cpu_ppc405_v1_00_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\cpu_ppc405
_v1_00_a\ ...



Running DRCs for OSes, Drivers and Libraries ... 
uC/OS-II DRC ...

Running generate for OS'es, Drivers and Libraries ... 



Running post_generate for OS'es, Drivers and Libraries ... 

Running make for Drivers and Libraries ... 

Configuring make for target include using:

make -s include "COMPILER=powerpc-eabi-gcc" "ARCHIVER=powerpc-eabi-ar"
"COMPILER_FLAGS= -O2 -c" "EXTRA_COMPILER_FLAGS=-g" 



Configuring make for target libs using:

make -s libs "COMPILER=powerpc-eabi-gcc" "ARCHIVER=powerpc-eabi-ar"
"COMPILER_FLAGS= -O2 -c" "EXTRA_COMPILER_FLAGS=-g" 
Compiling common


powerpc-eabi-ar: creating ../../../lib/libxil.a


Compiling ipif


Compiling bsp


Compiling plb_arbiter


Compiling plb_to_opb


Compiling opbarb


Compiling gpio


Compiling intc


Compiling uartlite


Compiling ms_rst_4regs


Compiling opb_slave1


Compiling tmrctr


Compiling cpu_ppc405



Libraries generated in
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\lib\ directory

Running execs_generate for OS'es, Drivers and Libraries ... 

Building Directory Structure for ppc405_ppcjtag_chain



Generating platform libraries and device drivers ...

Running CopyFiles ...

Copying files for os standalone_v1_00_a from
C:\EDK\sw\lib\bsp\standalone_v1_00_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_ppcjtag_chain\libsr
c\standalone_v1_00_a\ ...



Copying files for driver cpu_ppc405_v1_00_a from
C:\EDK\sw\XilinxProcessorIPLib\drivers\cpu_ppc405_v1_00_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_ppcjtag_chain\libsr
c\cpu_ppc405_v1_00_a\ ...



Running DRCs for OSes, Drivers and Libraries ... 

Running generate for OS'es, Drivers and Libraries ... 

Running post_generate for OS'es, Drivers and Libraries ... 

Running make for Drivers and Libraries ... 

Configuring make for target include using:

make -s include "COMPILER=powerpc-eabi-gcc" "ARCHIVER=powerpc-eabi-ar"
"COMPILER_FLAGS= -O2 -c" "EXTRA_COMPILER_FLAGS=-g" 



Configuring make for target libs using:

make -s libs "COMPILER=powerpc-eabi-gcc" "ARCHIVER=powerpc-eabi-ar"
"COMPILER_FLAGS= -O2 -c" "EXTRA_COMPILER_FLAGS=-g" 
Compiling common


Compiling bsp


powerpc-eabi-ar: creating ../../../lib/libxil.a


Compiling cpu_ppc405



Libraries generated in
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_ppcjtag_chain\lib\
directory

Running execs_generate for OS'es, Drivers and Libraries ... 

LibGen Done. 




Done!

At Local date and time: Tue May 12 11:44:47 2009
 xbash -q -c "cd /cygdrive/c/Baseline_9_Working_Folder/k-rtos-base-profile-task/; /usr/bin/make -f system.make program; exit;" started...

/usr/bin/bash: igncr: unknown option name


powerpc-eabi-gcc -O2 C:/Micrium/SOFTWARE/EvalBoards/Amirix/AP1000/GNU/EX1_OS/app.c  -o EX1_OS/executable.elf \
      -g    -I./ppc405_i/include/  -L./ppc405_i/lib/  \
  


powerpc-eabi-size EX1_OS/executable.elf 
   text	   data	    bss	    dec	    hex	filename
  30682	    508	  11996	  43186	   a8b2	EX1_OS/executable.elf





Done!

At Local date and time: Tue May 12 11:44:54 2009
 xbash -q -c "cd /cygdrive/c/Baseline_9_Working_Folder/k-rtos-base-profile-task/; /usr/bin/make -f system.make init_bram; exit;" started...

/usr/bin/bash: igncr: unknown option name


*********************************************
Initializing BRAM contents of the bitstream
*********************************************
bitinit system.mhs  -pe ppc405_i EX1_OS/executable.elf  \
-bt implementation/system.bit -o implementation/download.bit



bitinit version Xilinx EDK 9.1.02 Build EDK_J_SP2.4
Copyright (c) Xilinx Inc. 2002.

Parsing MHS File system.mhs...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/ppc405_v2_00_c/data/ppc405_v2_1_0.tcl ...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_v34_v1_02_a/data/plb_v34_v2_1_0.tcl
...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_bram_if_cntlr_v1_00_b/data/plb_bram_if
_cntlr_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb2opb_bridge_v1_01_a/data/plb2opb_bridge
_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/opb_intc_v1_00_c/data/opb_intc_v2_1_0.tcl
...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/jtagppc_cntlr_v2_00_a/data/jtagppc_cntlr_v
2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_emc_v2_00_a/data/plb_emc_v2_1_0.tcl
...

Overriding IP level properties ...


INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\modified_plb_ddr
   _controller_v1_00_c\data\modified_plb_ddr_controller_v2_1_0.mpd line 50 -
   plb_ddr_controller_i (modified_plb_ddr_controller) tool is overriding
   PARAMETER C_FAMILY value to 
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 41 - bram (bram_block) tool is overriding PARAMETER C_FAMILY
   value to 
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 38 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_FAMILY value to 
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 38 - opb_intc_i (opb_intc) tool is overriding PARAMETER C_FAMILY
   value to 
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\plb_psb_bridge_v
   1_00_a\data\plb_psb_bridge_v2_1_0.mpd line 97 - plb_psb_bridge_i
   (plb_psb_bridge) tool is overriding PARAMETER C_FAMILY value to 
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\ppc405_v2_00_c\data\ppc405_v2_1_0.mpd
   line 45 - ppc405_ppcjtag_chain (ppc405) tcl is overriding PARAMETER
   C_ISOCM_DCR_HIGHADDR value to 0b0000010011
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\ppc405_v2_00_c\data\ppc405_v2_1_0.mpd
   line 47 - ppc405_ppcjtag_chain (ppc405) tcl is overriding PARAMETER
   C_DSOCM_DCR_HIGHADDR value to 0b0000100011
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\jtagppc_cntlr_v2_00_a\data\jtagppc_cntl
   r_v2_1_0.mpd line 35 - jtagppc_0 (jtagppc_cntlr) tool is overriding PARAMETER
   C_DEVICE value to 
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\ms_rst_4regs_v1_
   00_a\data\ms_rst_4regs_v2_1_0.mpd line 34 - ms_rst_4regs_0 (ms_rst_4regs)
   tool is overriding PARAMETER C_FAMILY value to 
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\opb_slave1_v1_00
   _a\data\opb_slave1_v2_1_0.mpd line 34 - opb_slave1_0 (opb_slave1) tool is
   overriding PARAMETER C_FAMILY value to 
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpio_v2_1_0.m
   pd line 40 - opb_gpio_0 (opb_gpio) tool is overriding PARAMETER C_FAMILY
   value to 
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_timer_v1_00_b\data\opb_timer_v2_1_0
   .mpd line 34 - opb_timer_0 (opb_timer) tool is overriding PARAMETER C_FAMILY
   value to 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/bram_if_cntlr_v1_00_b/data/bram_if_cntlr_v
2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/emc_common_v2_00_a/data/emc_common_v2_1_0.
tcl ...


Address Map for Processor ppc405_i
  (0b0000000000-0b0011111111) plb_bus	dcr_bus
  (0b0100000000-0b0111111111) plb2opb_bridge_i	dcr_bus
  (0b1000010000-0b1000010011) ppc405_i	
  (0b1000100000-0b1000100011) ppc405_i	
  (0000000000-0x1fffffff) plb_ddr_controller_i	plb_bus
  (0x29000000-0x29ffffff) opb_gpio_0	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4c000000-0x4c00ffff) RS232_1	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4d000000-0x4dffffff) opb_intc_i	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4f000000-0x4f00ffff) ms_rst_4regs_0	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4ff00000-0x4ff03fff) opb_slave1_0	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4fff0000-0x4fffffff) opb_timer_0	plb_bus->plb2opb_bridge_i->opb_bus
  (0x50000000-0x50ffffff) plb_emc_0	plb_bus
  (0xffff0000-0xffffffff) plb_bram_if_cntlr_i	plb_bus
Address Map for Processor ppc405_ppcjtag_chain
  (0b0000010000-0b0000010011) ppc405_ppcjtag_chain	
  (0b0000100000-0b0000100011) ppc405_ppcjtag_chain	

Initializing Memory...
Checking ELFs associated with PPC405 instance ppc405_i for overlap...


Analyzing file EX1_OS/executable.elf...
Running Data2Mem with the following command:
data2mem -bm "implementation/system_bd" -bt "implementation/system.bit"  -bd
"EX1_OS/executable.elf" tag ppc405_i  -o b implementation/download.bit 


Memory Initialization completed successfully.





Done!

At Local date and time: Tue May 12 12:02:13 2009
 xbash -q -c "cd /cygdrive/c/Baseline_9_Working_Folder/k-rtos-base-profile-task/; /usr/bin/make -f system.make swclean; exit;" started...

/usr/bin/bash: igncr: unknown option name


rm -rf ppc405_i/lib/
rm -rf ppc405_ppcjtag_chain/lib/
rm -f libgen.log
rm -f EX1_OS/executable.elf 





Done!

At Local date and time: Tue May 12 12:02:18 2009
 xbash -q -c "cd /cygdrive/c/Baseline_9_Working_Folder/k-rtos-base-profile-task/; /usr/bin/make -f system.make libs; exit;" started...

*********************************************
Creating software libraries...
*********************************************
libgen -mhs system.mhs -p xc2vp100ff1704-6  system.mss


/usr/bin/bash: igncr: unknown option name


libgen
Xilinx EDK 9.1.02 Build EDK_J_SP2.4
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.



Command Line: libgen -mhs system.mhs -p xc2vp100ff1704-6 system.mss 



Output Directory (-od)		: C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\
Part (-p)			: virtex2p

Software Specification file	: system.mss


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/ppc405_v2_00_c/data/ppc405_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_v34_v1_02_a/data/plb_v34_v2_1_0.tcl
...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_bram_if_cntlr_v1_00_b/data/plb_bram_if
_cntlr_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb2opb_bridge_v1_01_a/data/plb2opb_bridge
_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/opb_intc_v1_00_c/data/opb_intc_v2_1_0.tcl
...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/jtagppc_cntlr_v2_00_a/data/jtagppc_cntlr_v
2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_emc_v2_00_a/data/plb_emc_v2_1_0.tcl
...



Overriding IP level properties ...
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\modified_plb_ddr
   _controller_v1_00_c\data\modified_plb_ddr_controller_v2_1_0.mpd line 50 -
   plb_ddr_controller_i (modified_plb_ddr_controller) tool is overriding
   PARAMETER C_FAMILY value to virtex2p
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 41 - bram (bram_block) tool is overriding PARAMETER C_FAMILY
   value to virtex2p
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 38 - opb_intc_i (opb_intc) tool is overriding PARAMETER C_FAMILY
   value to virtex2p
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\ppc405_v2_00_c\data\ppc405_v2_1_0.mpd
   line 45 - ppc405_ppcjtag_chain (ppc405) tcl is overriding PARAMETER
   C_ISOCM_DCR_HIGHADDR value to 0b0000010011
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\ppc405_v2_00_c\data\ppc405_v2_1_0.mpd
   line 47 - ppc405_ppcjtag_chain (ppc405) tcl is overriding PARAMETER
   C_DSOCM_DCR_HIGHADDR value to 0b0000100011
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\jtagppc_cntlr_v2_00_a\data\jtagppc_cntl
   r_v2_1_0.mpd line 35 - jtagppc_0 (jtagppc_cntlr) tool is overriding PARAMETER
   C_DEVICE value to 2vp100
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpio_v2_1_0.m
   pd line 40 - opb_gpio_0 (opb_gpio) tool is overriding PARAMETER C_FAMILY
   value to virtex2p
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_timer_v1_00_b\data\opb_timer_v2_1_0
   .mpd line 34 - opb_timer_0 (opb_timer) tool is overriding PARAMETER C_FAMILY
   value to virtex2p

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/bram_if_cntlr_v1_00_b/data/bram_if_cntlr_v
2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/emc_common_v2_00_a/data/emc_common_v2_1_0.
tcl ...


Address Map for Processor ppc405_i
  (0b0000000000-0b0011111111) plb_bus	dcr_bus
  (0b0100000000-0b0111111111) plb2opb_bridge_i	dcr_bus
  (0b1000010000-0b1000010011) ppc405_i	
  (0b1000100000-0b1000100011) ppc405_i	
  (0000000000-0x1fffffff) plb_ddr_controller_i	plb_bus
  (0x29000000-0x29ffffff) opb_gpio_0	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4c000000-0x4c00ffff) RS232_1	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4d000000-0x4dffffff) opb_intc_i	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4f000000-0x4f00ffff) ms_rst_4regs_0	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4ff00000-0x4ff03fff) opb_slave1_0	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4fff0000-0x4fffffff) opb_timer_0	plb_bus->plb2opb_bridge_i->opb_bus
  (0x50000000-0x50ffffff) plb_emc_0	plb_bus
  (0xffff0000-0xffffffff) plb_bram_if_cntlr_i	plb_bus
Address Map for Processor ppc405_ppcjtag_chain
  (0b0000010000-0b0000010011) ppc405_ppcjtag_chain	
  (0b0000100000-0b0000100011) ppc405_ppcjtag_chain	

Check platform address map ...

Overriding system level properties ...
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 41 - plb_bus (plb_v34) tool is overriding PARAMETER C_PLB_NUM_MASTERS
   value to 3
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 43 - plb_bus (plb_v34) tool is overriding PARAMETER C_PLB_MID_WIDTH
   value to 2
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 44 - plb_bus (plb_v34) tool is overriding PARAMETER C_PLB_AWIDTH value
   to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 45 - plb_bus (plb_v34) tool is overriding PARAMETER C_PLB_DWIDTH value
   to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 49 - plb_bus (plb_v34) tool is overriding PARAMETER C_DCR_AWIDTH value
   to 10
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 50 - plb_bus (plb_v34) tool is overriding PARAMETER C_DCR_DWIDTH value
   to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\modified_plb_ddr
   _controller_v1_00_c\data\modified_plb_ddr_controller_v2_1_0.mpd line 53 -
   plb_ddr_controller_i (modified_plb_ddr_controller) tool is overriding
   PARAMETER C_PLB_NUM_MASTERS value to 3
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\modified_plb_ddr
   _controller_v1_00_c\data\modified_plb_ddr_controller_v2_1_0.mpd line 54 -
   plb_ddr_controller_i (modified_plb_ddr_controller) tool is overriding
   PARAMETER C_PLB_MID_WIDTH value to 2
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\modified_plb_ddr
   _controller_v1_00_c\data\modified_plb_ddr_controller_v2_1_0.mpd line 55 -
   plb_ddr_controller_i (modified_plb_ddr_controller) tool is overriding
   PARAMETER C_PLB_AWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\modified_plb_ddr
   _controller_v1_00_c\data\modified_plb_ddr_controller_v2_1_0.mpd line 56 -
   plb_ddr_controller_i (modified_plb_ddr_controller) tool is overriding
   PARAMETER C_PLB_DWIDTH value to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\data\plb_bram
   _if_cntlr_v2_1_0.mpd line 42 - plb_bram_if_cntlr_i (plb_bram_if_cntlr) tool
   is overriding PARAMETER c_num_masters value to 3
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\data\plb_bram
   _if_cntlr_v2_1_0.mpd line 46 - plb_bram_if_cntlr_i (plb_bram_if_cntlr) tool
   is overriding PARAMETER c_plb_dwidth value to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\data\plb_bram
   _if_cntlr_v2_1_0.mpd line 47 - plb_bram_if_cntlr_i (plb_bram_if_cntlr) tool
   is overriding PARAMETER c_plb_awidth value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\data\plb_bram
   _if_cntlr_v2_1_0.mpd line 49 - plb_bram_if_cntlr_i (plb_bram_if_cntlr) tool
   is overriding PARAMETER c_plb_mid_width value to 2


INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 38 - bram (bram_block) tool is overriding PARAMETER C_PORT_DWIDTH
   value to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 39 - bram (bram_block) tool is overriding PARAMETER C_PORT_AWIDTH
   value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 40 - bram (bram_block) tool is overriding PARAMETER C_NUM_WE
   value to 8
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 48 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_PLB_AWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 49 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_PLB_DWIDTH value to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 50 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_PLB_NUM_MASTERS value to 3
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 51 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_PLB_MID_WIDTH value to 2
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 52 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 53 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 56 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_DCR_AWIDTH value to 10
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 57 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_DCR_DWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 36 - opb_bus (opb_v20) tool is overriding PARAMETER C_OPB_AWIDTH value
   to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 37 - opb_bus (opb_v20) tool is overriding PARAMETER C_OPB_DWIDTH value
   to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 38 - opb_bus (opb_v20) tool is overriding PARAMETER C_NUM_MASTERS value
   to 2
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 39 - opb_bus (opb_v20) tool is overriding PARAMETER C_NUM_SLAVES value
   to 7
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 42 - opb_intc_i (opb_intc) tool is overriding PARAMETER C_OPB_AWIDTH
   value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 43 - opb_intc_i (opb_intc) tool is overriding PARAMETER C_OPB_DWIDTH
   value to 32
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core_v2_1_0.tc
l ...
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 46 - opb_intc_i (opb_intc) tcl is overriding PARAMETER
   C_NUM_INTR_INPUTS value to 21
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core_v2_1_0.tc
l ...
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 47 - opb_intc_i (opb_intc) tcl is overriding PARAMETER C_KIND_OF_INTR
   value to 0b00000000000000000000000001000000
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core_v2_1_0.tc
l ...


INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 48 - opb_intc_i (opb_intc) tcl is overriding PARAMETER C_KIND_OF_EDGE
   value to 0b00000000000000000000000001000000
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core_v2_1_0.tc
l ...
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 49 - opb_intc_i (opb_intc) tcl is overriding PARAMETER C_KIND_OF_LVL
   value to 0b00000000000000000000000000000001
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_uartlite_v1_00_b\data\opb_uartlite_
   v2_1_0.mpd line 37 - RS232_1 (opb_uartlite) tool is overriding PARAMETER
   C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_uartlite_v1_00_b\data\opb_uartlite_
   v2_1_0.mpd line 38 - RS232_1 (opb_uartlite) tool is overriding PARAMETER
   C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\opbslave_ext_bri
   dge_v3_10_a\data\opbslave_ext_bridge_v2_1_0.mpd line 20 -
   opbslave_ext_bridge_i (opbslave_ext_bridge) tool is overriding PARAMETER
   C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\opbslave_ext_bri
   dge_v3_10_a\data\opbslave_ext_bridge_v2_1_0.mpd line 21 -
   opbslave_ext_bridge_i (opbslave_ext_bridge) tool is overriding PARAMETER
   C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\plb_psb_bridge_v
   1_00_a\data\plb_psb_bridge_v2_1_0.mpd line 87 - plb_psb_bridge_i
   (plb_psb_bridge) tool is overriding PARAMETER C_PLB_NUM_MASTERS value to 3
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\plb_psb_bridge_v
   1_00_a\data\plb_psb_bridge_v2_1_0.mpd line 88 - plb_psb_bridge_i
   (plb_psb_bridge) tool is overriding PARAMETER C_PLB_MID_WIDTH value to 2
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\plb_psb_bridge_v
   1_00_a\data\plb_psb_bridge_v2_1_0.mpd line 93 - plb_psb_bridge_i
   (plb_psb_bridge) tool is overriding PARAMETER C_PLB_AWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\plb_psb_bridge_v
   1_00_a\data\plb_psb_bridge_v2_1_0.mpd line 94 - plb_psb_bridge_i
   (plb_psb_bridge) tool is overriding PARAMETER C_PLB_DWIDTH value to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\dcr_v29_v1_00_a\data\dcr_v29_v2_1_0.mpd
   line 38 - dcr_bus (dcr_v29) tool is overriding PARAMETER C_DCR_NUM_SLAVES
   value to 2
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\dcr_v29_v1_00_a\data\dcr_v29_v2_1_0.mpd
   line 39 - dcr_bus (dcr_v29) tool is overriding PARAMETER C_DCR_AWIDTH value
   to 10
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\dcr_v29_v1_00_a\data\dcr_v29_v2_1_0.mpd
   line 40 - dcr_bus (dcr_v29) tool is overriding PARAMETER C_DCR_DWIDTH value
   to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\ms_rst_4regs_v1_
   00_a\data\ms_rst_4regs_v2_1_0.mpd line 31 - ms_rst_4regs_0 (ms_rst_4regs)
   tool is overriding PARAMETER C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\ms_rst_4regs_v1_
   00_a\data\ms_rst_4regs_v2_1_0.mpd line 32 - ms_rst_4regs_0 (ms_rst_4regs)
   tool is overriding PARAMETER C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\opb_slave1_v1_00
   _a\data\opb_slave1_v2_1_0.mpd line 31 - opb_slave1_0 (opb_slave1) tool is
   overriding PARAMETER C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\opb_slave1_v1_00
   _a\data\opb_slave1_v2_1_0.mpd line 32 - opb_slave1_0 (opb_slave1) tool is
   overriding PARAMETER C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_emc_v2_00_a\data\plb_emc_v2_1_0.mpd
   line 38 - plb_emc_0 (plb_emc) tool is overriding PARAMETER C_NUM_MASTERS
   value to 3
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_emc_v2_00_a\data\plb_emc_v2_1_0.mpd
   line 92 - plb_emc_0 (plb_emc) tool is overriding PARAMETER C_PLB_DWIDTH value
   to 64


INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_emc_v2_00_a\data\plb_emc_v2_1_0.mpd
   line 93 - plb_emc_0 (plb_emc) tool is overriding PARAMETER C_PLB_AWIDTH value
   to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_emc_v2_00_a\data\plb_emc_v2_1_0.mpd
   line 96 - plb_emc_0 (plb_emc) tool is overriding PARAMETER C_PLB_MID_WIDTH
   value to 2
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpio_v2_1_0.m
   pd line 38 - opb_gpio_0 (opb_gpio) tool is overriding PARAMETER C_OPB_AWIDTH
   value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpio_v2_1_0.m
   pd line 39 - opb_gpio_0 (opb_gpio) tool is overriding PARAMETER C_OPB_DWIDTH
   value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_timer_v1_00_b\data\opb_timer_v2_1_0
   .mpd line 41 - opb_timer_0 (opb_timer) tool is overriding PARAMETER
   C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_timer_v1_00_b\data\opb_timer_v2_1_0
   .mpd line 42 - opb_timer_0 (opb_timer) tool is overriding PARAMETER
   C_OPB_DWIDTH value to 32

Running system level Update ...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core_v2_1_0.tc
l ...

Check platform configuration ...
INFO:MDT - IPNAME:modified_plb_ddr_controller INSTANCE:plb_ddr_controller_i -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs line 143 -
   An example UCF for this core is available and must be modified for use in the
   system. Please refer to the EDK Getting Started guide for the location of
   this file.
IPNAME:plb_v34 INSTANCE:plb_bus -
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs line 129 - 3
master(s) : 5 slave(s)
IPNAME:opb_v20 INSTANCE:opb_bus -
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs line 205 - 2
master(s) : 7 slave(s)
IPNAME:dcr_v29 INSTANCE:dcr_bus -
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs line 338 - 1
master(s) : 2 slave(s)

Check port drivers...



Performing Clock DRCs...

WARNING:MDT - No Top-level Input clock for the design. 


INFO:MDT - The following PARAMETERs of os uCOS-II are ignored as their category
   selection PARAMETER uC-Probe is set to "false" in MSS 
WARNING:MDT - C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mss
   line 20 - Ignoring PARAMETER uC-Probe  ...
WARNING:MDT - C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mss
   line 53 - PARAMETER use_dcr is deprecated !. The parameter USE_DCR for the
   intc driver has been deprecated.  Any reference to this parameter in the MSS
   file will be ignored..
   To avoid seeing this Warning again, please remove PARAMETER use_dcr.
INFO:MDT - List of peripherals addressable from processor instance ppc405_i : 
  - plb_bus
  - plb2opb_bridge_i
  - plb_ddr_controller_i
WARNING:MDT - C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs
   line 143 - No Driver Found for instance plb_ddr_controller_i. To avoid seeing
   this warning, assign the appropriate driver or driver "generic 1.00.a " to
   instance plb_ddr_controller_i

  - plb_bram_if_cntlr_i
WARNING:MDT - C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs
   line 169 - No Driver Found for instance plb_bram_if_cntlr_i. To avoid seeing
   this warning, assign the appropriate driver or driver "generic 1.00.a " to
   instance plb_bram_if_cntlr_i

  - opb_bus
  - opb_gpio_0
  - opb_intc_i
  - RS232_1
  - ms_rst_4regs_0
  - opb_slave1_0
  - opb_timer_0
  - plb_psb_bridge_i
WARNING:MDT - C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs
   line 306 - No Driver Found for instance plb_psb_bridge_i. To avoid seeing
   this warning, assign the appropriate driver or driver "generic 1.00.a " to
   instance plb_psb_bridge_i

  - plb_emc_0
INFO:MDT - List of peripherals addressable from processor instance
   ppc405_ppcjtag_chain : 

Building Directory Structure for ppc405_i



Generating platform libraries and device drivers ...

Running CopyFiles ...



Copying files for os uCOS-II_v2_86_a from
C:\edk_user_repository\Micrium\bsp\uCOS-II_v2_86_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\uCOS-II_v2
_86_a\ ...



Copying files for driver plbarb_v1_01_a from
C:\EDK\sw\XilinxProcessorIPLib\drivers\plbarb_v1_01_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\plbarb_v1_
01_a\ ...



Copying files for driver plb2opb_v1_00_a from
C:\EDK\sw\XilinxProcessorIPLib\drivers\plb2opb_v1_00_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\plb2opb_v1
_00_a\ ...



Copying files for driver opbarb_v1_02_a from
C:\EDK\sw\XilinxProcessorIPLib\drivers\opbarb_v1_02_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\opbarb_v1_
02_a\ ...



Copying files for driver gpio_v2_01_a from
C:\EDK\sw\XilinxProcessorIPLib\drivers\gpio_v2_01_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\gpio_v2_01
_a\ ...



Copying files for driver intc_v1_00_c from
C:\EDK\sw\XilinxProcessorIPLib\drivers\intc_v1_00_c\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\intc_v1_00
_c\ ...



Copying files for driver uartlite_v1_01_a from
C:\EDK\sw\XilinxProcessorIPLib\drivers\uartlite_v1_01_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\uartlite_v
1_01_a\ ...



Copying files for driver ms_rst_4regs_v1_00_a from
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\drivers\ms_rst_4regs_v1_00
_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\ms_rst_4re
gs_v1_00_a\ ...



Copying files for driver opb_slave1_v1_00_a from
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\drivers\opb_slave1_v1_00_a
\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\opb_slave1
_v1_00_a\ ...



Copying files for driver tmrctr_v1_00_b from
C:\EDK\sw\XilinxProcessorIPLib\drivers\tmrctr_v1_00_b\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\tmrctr_v1_
00_b\ ...



Copying files for driver cpu_ppc405_v1_00_a from
C:\EDK\sw\XilinxProcessorIPLib\drivers\cpu_ppc405_v1_00_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\cpu_ppc405
_v1_00_a\ ...



Running DRCs for OSes, Drivers and Libraries ... 
uC/OS-II DRC ...

Running generate for OS'es, Drivers and Libraries ... 



Running post_generate for OS'es, Drivers and Libraries ... 

Running make for Drivers and Libraries ... 

Configuring make for target include using:

make -s include "COMPILER=powerpc-eabi-gcc" "ARCHIVER=powerpc-eabi-ar"
"COMPILER_FLAGS= -O2 -c" "EXTRA_COMPILER_FLAGS=-g" 



Configuring make for target libs using:

make -s libs "COMPILER=powerpc-eabi-gcc" "ARCHIVER=powerpc-eabi-ar"
"COMPILER_FLAGS= -O2 -c" "EXTRA_COMPILER_FLAGS=-g" 
Compiling common


Compiling ipif


powerpc-eabi-ar: creating ../../../lib/libxil.a


Compiling bsp


Compiling plb_arbiter


Compiling plb_to_opb


Compiling opbarb


Compiling gpio


Compiling intc


Compiling uartlite


Compiling ms_rst_4regs


Compiling opb_slave1


Compiling tmrctr


Compiling cpu_ppc405



Libraries generated in
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\lib\ directory

Running execs_generate for OS'es, Drivers and Libraries ... 

Building Directory Structure for ppc405_ppcjtag_chain



Generating platform libraries and device drivers ...

Running CopyFiles ...



Copying files for os standalone_v1_00_a from
C:\EDK\sw\lib\bsp\standalone_v1_00_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_ppcjtag_chain\libsr
c\standalone_v1_00_a\ ...



Copying files for driver cpu_ppc405_v1_00_a from
C:\EDK\sw\XilinxProcessorIPLib\drivers\cpu_ppc405_v1_00_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_ppcjtag_chain\libsr
c\cpu_ppc405_v1_00_a\ ...



Running DRCs for OSes, Drivers and Libraries ... 

Running generate for OS'es, Drivers and Libraries ... 

Running post_generate for OS'es, Drivers and Libraries ... 

Running make for Drivers and Libraries ... 

Configuring make for target include using:

make -s include "COMPILER=powerpc-eabi-gcc" "ARCHIVER=powerpc-eabi-ar"
"COMPILER_FLAGS= -O2 -c" "EXTRA_COMPILER_FLAGS=-g" 



Configuring make for target libs using:

make -s libs "COMPILER=powerpc-eabi-gcc" "ARCHIVER=powerpc-eabi-ar"
"COMPILER_FLAGS= -O2 -c" "EXTRA_COMPILER_FLAGS=-g" 


Compiling common


powerpc-eabi-ar: creating ../../../lib/libxil.a


Compiling bsp


Compiling cpu_ppc405



Libraries generated in
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_ppcjtag_chain\lib\
directory

Running execs_generate for OS'es, Drivers and Libraries ... 



LibGen Done. 




Done!

At Local date and time: Tue May 12 12:02:45 2009
 xbash -q -c "cd /cygdrive/c/Baseline_9_Working_Folder/k-rtos-base-profile-task/; /usr/bin/make -f system.make program; exit;" started...

powerpc-eabi-gcc -O2 C:/Micrium/SOFTWARE/EvalBoards/Amirix/AP1000/GNU/EX1_OS/app.c  -o EX1_OS/executable.elf \
      -g    -I./ppc405_i/include/  -L./ppc405_i/lib/  \
  


/usr/bin/bash: igncr: unknown option name


powerpc-eabi-size EX1_OS/executable.elf 
   text	   data	    bss	    dec	    hex	filename
  30718	    508	  11992	  43218	   a8d2	EX1_OS/executable.elf







Done!

At Local date and time: Tue May 12 12:03:31 2009
 xbash -q -c "cd /cygdrive/c/Baseline_9_Working_Folder/k-rtos-base-profile-task/; /usr/bin/make -f system.make init_bram; exit;" started...

/usr/bin/bash: igncr: unknown option name


*********************************************
Initializing BRAM contents of the bitstream
*********************************************
bitinit system.mhs  -pe ppc405_i EX1_OS/executable.elf  \
-bt implementation/system.bit -o implementation/download.bit



bitinit version Xilinx EDK 9.1.02 Build EDK_J_SP2.4
Copyright (c) Xilinx Inc. 2002.

Parsing MHS File system.mhs...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/ppc405_v2_00_c/data/ppc405_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_v34_v1_02_a/data/plb_v34_v2_1_0.tcl
...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_bram_if_cntlr_v1_00_b/data/plb_bram_if
_cntlr_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb2opb_bridge_v1_01_a/data/plb2opb_bridge
_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/opb_intc_v1_00_c/data/opb_intc_v2_1_0.tcl
...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/jtagppc_cntlr_v2_00_a/data/jtagppc_cntlr_v
2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_emc_v2_00_a/data/plb_emc_v2_1_0.tcl
...



Overriding IP level properties ...
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\modified_plb_ddr
   _controller_v1_00_c\data\modified_plb_ddr_controller_v2_1_0.mpd line 50 -
   plb_ddr_controller_i (modified_plb_ddr_controller) tool is overriding
   PARAMETER C_FAMILY value to 
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 41 - bram (bram_block) tool is overriding PARAMETER C_FAMILY
   value to 
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 38 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_FAMILY value to 
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 38 - opb_intc_i (opb_intc) tool is overriding PARAMETER C_FAMILY
   value to 
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\plb_psb_bridge_v
   1_00_a\data\plb_psb_bridge_v2_1_0.mpd line 97 - plb_psb_bridge_i
   (plb_psb_bridge) tool is overriding PARAMETER C_FAMILY value to 
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\ppc405_v2_00_c\data\ppc405_v2_1_0.mpd
   line 45 - ppc405_ppcjtag_chain (ppc405) tcl is overriding PARAMETER
   C_ISOCM_DCR_HIGHADDR value to 0b0000010011
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\ppc405_v2_00_c\data\ppc405_v2_1_0.mpd
   line 47 - ppc405_ppcjtag_chain (ppc405) tcl is overriding PARAMETER
   C_DSOCM_DCR_HIGHADDR value to 0b0000100011
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\jtagppc_cntlr_v2_00_a\data\jtagppc_cntl
   r_v2_1_0.mpd line 35 - jtagppc_0 (jtagppc_cntlr) tool is overriding PARAMETER
   C_DEVICE value to 
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\ms_rst_4regs_v1_
   00_a\data\ms_rst_4regs_v2_1_0.mpd line 34 - ms_rst_4regs_0 (ms_rst_4regs)
   tool is overriding PARAMETER C_FAMILY value to 
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\opb_slave1_v1_00
   _a\data\opb_slave1_v2_1_0.mpd line 34 - opb_slave1_0 (opb_slave1) tool is
   overriding PARAMETER C_FAMILY value to 
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpio_v2_1_0.m
   pd line 40 - opb_gpio_0 (opb_gpio) tool is overriding PARAMETER C_FAMILY
   value to 
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_timer_v1_00_b\data\opb_timer_v2_1_0
   .mpd line 34 - opb_timer_0 (opb_timer) tool is overriding PARAMETER C_FAMILY
   value to 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/bram_if_cntlr_v1_00_b/data/bram_if_cntlr_v
2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/emc_common_v2_00_a/data/emc_common_v2_1_0.
tcl ...


Address Map for Processor ppc405_i
  (0b0000000000-0b0011111111) plb_bus	dcr_bus
  (0b0100000000-0b0111111111) plb2opb_bridge_i	dcr_bus
  (0b1000010000-0b1000010011) ppc405_i	
  (0b1000100000-0b1000100011) ppc405_i	
  (0000000000-0x1fffffff) plb_ddr_controller_i	plb_bus
  (0x29000000-0x29ffffff) opb_gpio_0	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4c000000-0x4c00ffff) RS232_1	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4d000000-0x4dffffff) opb_intc_i	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4f000000-0x4f00ffff) ms_rst_4regs_0	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4ff00000-0x4ff03fff) opb_slave1_0	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4fff0000-0x4fffffff) opb_timer_0	plb_bus->plb2opb_bridge_i->opb_bus
  (0x50000000-0x50ffffff) plb_emc_0	plb_bus
  (0xffff0000-0xffffffff) plb_bram_if_cntlr_i	plb_bus
Address Map for Processor ppc405_ppcjtag_chain
  (0b0000010000-0b0000010011) ppc405_ppcjtag_chain	
  (0b0000100000-0b0000100011) ppc405_ppcjtag_chain	

Initializing Memory...
Checking ELFs associated with PPC405 instance ppc405_i for overlap...


Analyzing file EX1_OS/executable.elf...
Running Data2Mem with the following command:
data2mem -bm "implementation/system_bd" -bt "implementation/system.bit"  -bd
"EX1_OS/executable.elf" tag ppc405_i  -o b implementation/download.bit 


Memory Initialization completed successfully.





Done!

At Local date and time: Tue May 12 12:07:27 2009
 xbash -q -c "cd /cygdrive/c/Baseline_9_Working_Folder/k-rtos-base-profile-task/; /usr/bin/make -f system.make swclean; exit;" started...

/usr/bin/bash: igncr: unknown option name


rm -rf ppc405_i/lib/
rm -rf ppc405_ppcjtag_chain/lib/
rm -f libgen.log
rm -f EX1_OS/executable.elf 





Done!

At Local date and time: Tue May 12 12:07:35 2009
 xbash -q -c "cd /cygdrive/c/Baseline_9_Working_Folder/k-rtos-base-profile-task/; /usr/bin/make -f system.make libs; exit;" started...

*********************************************
Creating software libraries...
*********************************************
libgen -mhs system.mhs -p xc2vp100ff1704-6  system.mss


/usr/bin/bash: igncr: unknown option name


libgen
Xilinx EDK 9.1.02 Build EDK_J_SP2.4
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.



Command Line: libgen -mhs system.mhs -p xc2vp100ff1704-6 system.mss 



Output Directory (-od)		: C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\
Part (-p)			: virtex2p

Software Specification file	: system.mss


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/ppc405_v2_00_c/data/ppc405_v2_1_0.tcl ...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_v34_v1_02_a/data/plb_v34_v2_1_0.tcl
...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_bram_if_cntlr_v1_00_b/data/plb_bram_if
_cntlr_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb2opb_bridge_v1_01_a/data/plb2opb_bridge
_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/opb_intc_v1_00_c/data/opb_intc_v2_1_0.tcl
...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/jtagppc_cntlr_v2_00_a/data/jtagppc_cntlr_v
2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_emc_v2_00_a/data/plb_emc_v2_1_0.tcl
...

Overriding IP level properties ...


INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\modified_plb_ddr
   _controller_v1_00_c\data\modified_plb_ddr_controller_v2_1_0.mpd line 50 -
   plb_ddr_controller_i (modified_plb_ddr_controller) tool is overriding
   PARAMETER C_FAMILY value to virtex2p
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 41 - bram (bram_block) tool is overriding PARAMETER C_FAMILY
   value to virtex2p
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 38 - opb_intc_i (opb_intc) tool is overriding PARAMETER C_FAMILY
   value to virtex2p
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\ppc405_v2_00_c\data\ppc405_v2_1_0.mpd
   line 45 - ppc405_ppcjtag_chain (ppc405) tcl is overriding PARAMETER
   C_ISOCM_DCR_HIGHADDR value to 0b0000010011
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\ppc405_v2_00_c\data\ppc405_v2_1_0.mpd
   line 47 - ppc405_ppcjtag_chain (ppc405) tcl is overriding PARAMETER
   C_DSOCM_DCR_HIGHADDR value to 0b0000100011
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\jtagppc_cntlr_v2_00_a\data\jtagppc_cntl
   r_v2_1_0.mpd line 35 - jtagppc_0 (jtagppc_cntlr) tool is overriding PARAMETER
   C_DEVICE value to 2vp100
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpio_v2_1_0.m
   pd line 40 - opb_gpio_0 (opb_gpio) tool is overriding PARAMETER C_FAMILY
   value to virtex2p
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_timer_v1_00_b\data\opb_timer_v2_1_0
   .mpd line 34 - opb_timer_0 (opb_timer) tool is overriding PARAMETER C_FAMILY
   value to virtex2p

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/bram_if_cntlr_v1_00_b/data/bram_if_cntlr_v
2_1_0.tcl ...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/emc_common_v2_00_a/data/emc_common_v2_1_0.
tcl ...


Address Map for Processor ppc405_i
  (0b0000000000-0b0011111111) plb_bus	dcr_bus
  (0b0100000000-0b0111111111) plb2opb_bridge_i	dcr_bus
  (0b1000010000-0b1000010011) ppc405_i	
  (0b1000100000-0b1000100011) ppc405_i	
  (0000000000-0x1fffffff) plb_ddr_controller_i	plb_bus
  (0x29000000-0x29ffffff) opb_gpio_0	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4c000000-0x4c00ffff) RS232_1	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4d000000-0x4dffffff) opb_intc_i	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4f000000-0x4f00ffff) ms_rst_4regs_0	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4ff00000-0x4ff03fff) opb_slave1_0	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4fff0000-0x4fffffff) opb_timer_0	plb_bus->plb2opb_bridge_i->opb_bus
  (0x50000000-0x50ffffff) plb_emc_0	plb_bus
  (0xffff0000-0xffffffff) plb_bram_if_cntlr_i	plb_bus
Address Map for Processor ppc405_ppcjtag_chain
  (0b0000010000-0b0000010011) ppc405_ppcjtag_chain	
  (0b0000100000-0b0000100011) ppc405_ppcjtag_chain	

Check platform address map ...

Overriding system level properties ...
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 41 - plb_bus (plb_v34) tool is overriding PARAMETER C_PLB_NUM_MASTERS
   value to 3
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 43 - plb_bus (plb_v34) tool is overriding PARAMETER C_PLB_MID_WIDTH
   value to 2
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 44 - plb_bus (plb_v34) tool is overriding PARAMETER C_PLB_AWIDTH value
   to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 45 - plb_bus (plb_v34) tool is overriding PARAMETER C_PLB_DWIDTH value
   to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 49 - plb_bus (plb_v34) tool is overriding PARAMETER C_DCR_AWIDTH value
   to 10
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 50 - plb_bus (plb_v34) tool is overriding PARAMETER C_DCR_DWIDTH value
   to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\modified_plb_ddr
   _controller_v1_00_c\data\modified_plb_ddr_controller_v2_1_0.mpd line 53 -
   plb_ddr_controller_i (modified_plb_ddr_controller) tool is overriding
   PARAMETER C_PLB_NUM_MASTERS value to 3
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\modified_plb_ddr
   _controller_v1_00_c\data\modified_plb_ddr_controller_v2_1_0.mpd line 54 -
   plb_ddr_controller_i (modified_plb_ddr_controller) tool is overriding
   PARAMETER C_PLB_MID_WIDTH value to 2
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\modified_plb_ddr
   _controller_v1_00_c\data\modified_plb_ddr_controller_v2_1_0.mpd line 55 -
   plb_ddr_controller_i (modified_plb_ddr_controller) tool is overriding
   PARAMETER C_PLB_AWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\modified_plb_ddr
   _controller_v1_00_c\data\modified_plb_ddr_controller_v2_1_0.mpd line 56 -
   plb_ddr_controller_i (modified_plb_ddr_controller) tool is overriding
   PARAMETER C_PLB_DWIDTH value to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\data\plb_bram
   _if_cntlr_v2_1_0.mpd line 42 - plb_bram_if_cntlr_i (plb_bram_if_cntlr) tool
   is overriding PARAMETER c_num_masters value to 3
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\data\plb_bram
   _if_cntlr_v2_1_0.mpd line 46 - plb_bram_if_cntlr_i (plb_bram_if_cntlr) tool
   is overriding PARAMETER c_plb_dwidth value to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\data\plb_bram
   _if_cntlr_v2_1_0.mpd line 47 - plb_bram_if_cntlr_i (plb_bram_if_cntlr) tool
   is overriding PARAMETER c_plb_awidth value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\data\plb_bram
   _if_cntlr_v2_1_0.mpd line 49 - plb_bram_if_cntlr_i (plb_bram_if_cntlr) tool
   is overriding PARAMETER c_plb_mid_width value to 2


INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 38 - bram (bram_block) tool is overriding PARAMETER C_PORT_DWIDTH
   value to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 39 - bram (bram_block) tool is overriding PARAMETER C_PORT_AWIDTH
   value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 40 - bram (bram_block) tool is overriding PARAMETER C_NUM_WE
   value to 8
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 48 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_PLB_AWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 49 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_PLB_DWIDTH value to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 50 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_PLB_NUM_MASTERS value to 3
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 51 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_PLB_MID_WIDTH value to 2
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 52 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 53 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 56 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_DCR_AWIDTH value to 10
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 57 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_DCR_DWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 36 - opb_bus (opb_v20) tool is overriding PARAMETER C_OPB_AWIDTH value
   to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 37 - opb_bus (opb_v20) tool is overriding PARAMETER C_OPB_DWIDTH value
   to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 38 - opb_bus (opb_v20) tool is overriding PARAMETER C_NUM_MASTERS value
   to 2
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 39 - opb_bus (opb_v20) tool is overriding PARAMETER C_NUM_SLAVES value
   to 7
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 42 - opb_intc_i (opb_intc) tool is overriding PARAMETER C_OPB_AWIDTH
   value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 43 - opb_intc_i (opb_intc) tool is overriding PARAMETER C_OPB_DWIDTH
   value to 32
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core_v2_1_0.tc
l ...
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 46 - opb_intc_i (opb_intc) tcl is overriding PARAMETER
   C_NUM_INTR_INPUTS value to 21
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core_v2_1_0.tc
l ...
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 47 - opb_intc_i (opb_intc) tcl is overriding PARAMETER C_KIND_OF_INTR
   value to 0b00000000000000000000000001000000
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core_v2_1_0.tc
l ...


INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 48 - opb_intc_i (opb_intc) tcl is overriding PARAMETER C_KIND_OF_EDGE
   value to 0b00000000000000000000000001000000
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core_v2_1_0.tc
l ...
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 49 - opb_intc_i (opb_intc) tcl is overriding PARAMETER C_KIND_OF_LVL
   value to 0b00000000000000000000000000000001
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_uartlite_v1_00_b\data\opb_uartlite_
   v2_1_0.mpd line 37 - RS232_1 (opb_uartlite) tool is overriding PARAMETER
   C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_uartlite_v1_00_b\data\opb_uartlite_
   v2_1_0.mpd line 38 - RS232_1 (opb_uartlite) tool is overriding PARAMETER
   C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\opbslave_ext_bri
   dge_v3_10_a\data\opbslave_ext_bridge_v2_1_0.mpd line 20 -
   opbslave_ext_bridge_i (opbslave_ext_bridge) tool is overriding PARAMETER
   C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\opbslave_ext_bri
   dge_v3_10_a\data\opbslave_ext_bridge_v2_1_0.mpd line 21 -
   opbslave_ext_bridge_i (opbslave_ext_bridge) tool is overriding PARAMETER
   C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\plb_psb_bridge_v
   1_00_a\data\plb_psb_bridge_v2_1_0.mpd line 87 - plb_psb_bridge_i
   (plb_psb_bridge) tool is overriding PARAMETER C_PLB_NUM_MASTERS value to 3
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\plb_psb_bridge_v
   1_00_a\data\plb_psb_bridge_v2_1_0.mpd line 88 - plb_psb_bridge_i
   (plb_psb_bridge) tool is overriding PARAMETER C_PLB_MID_WIDTH value to 2
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\plb_psb_bridge_v
   1_00_a\data\plb_psb_bridge_v2_1_0.mpd line 93 - plb_psb_bridge_i
   (plb_psb_bridge) tool is overriding PARAMETER C_PLB_AWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\plb_psb_bridge_v
   1_00_a\data\plb_psb_bridge_v2_1_0.mpd line 94 - plb_psb_bridge_i
   (plb_psb_bridge) tool is overriding PARAMETER C_PLB_DWIDTH value to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\dcr_v29_v1_00_a\data\dcr_v29_v2_1_0.mpd
   line 38 - dcr_bus (dcr_v29) tool is overriding PARAMETER C_DCR_NUM_SLAVES
   value to 2
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\dcr_v29_v1_00_a\data\dcr_v29_v2_1_0.mpd
   line 39 - dcr_bus (dcr_v29) tool is overriding PARAMETER C_DCR_AWIDTH value
   to 10
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\dcr_v29_v1_00_a\data\dcr_v29_v2_1_0.mpd
   line 40 - dcr_bus (dcr_v29) tool is overriding PARAMETER C_DCR_DWIDTH value
   to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\ms_rst_4regs_v1_
   00_a\data\ms_rst_4regs_v2_1_0.mpd line 31 - ms_rst_4regs_0 (ms_rst_4regs)
   tool is overriding PARAMETER C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\ms_rst_4regs_v1_
   00_a\data\ms_rst_4regs_v2_1_0.mpd line 32 - ms_rst_4regs_0 (ms_rst_4regs)
   tool is overriding PARAMETER C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\opb_slave1_v1_00
   _a\data\opb_slave1_v2_1_0.mpd line 31 - opb_slave1_0 (opb_slave1) tool is
   overriding PARAMETER C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\opb_slave1_v1_00
   _a\data\opb_slave1_v2_1_0.mpd line 32 - opb_slave1_0 (opb_slave1) tool is
   overriding PARAMETER C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_emc_v2_00_a\data\plb_emc_v2_1_0.mpd
   line 38 - plb_emc_0 (plb_emc) tool is overriding PARAMETER C_NUM_MASTERS
   value to 3
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_emc_v2_00_a\data\plb_emc_v2_1_0.mpd
   line 92 - plb_emc_0 (plb_emc) tool is overriding PARAMETER C_PLB_DWIDTH value
   to 64


INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_emc_v2_00_a\data\plb_emc_v2_1_0.mpd
   line 93 - plb_emc_0 (plb_emc) tool is overriding PARAMETER C_PLB_AWIDTH value
   to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_emc_v2_00_a\data\plb_emc_v2_1_0.mpd
   line 96 - plb_emc_0 (plb_emc) tool is overriding PARAMETER C_PLB_MID_WIDTH
   value to 2
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpio_v2_1_0.m
   pd line 38 - opb_gpio_0 (opb_gpio) tool is overriding PARAMETER C_OPB_AWIDTH
   value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpio_v2_1_0.m
   pd line 39 - opb_gpio_0 (opb_gpio) tool is overriding PARAMETER C_OPB_DWIDTH
   value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_timer_v1_00_b\data\opb_timer_v2_1_0
   .mpd line 41 - opb_timer_0 (opb_timer) tool is overriding PARAMETER
   C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_timer_v1_00_b\data\opb_timer_v2_1_0
   .mpd line 42 - opb_timer_0 (opb_timer) tool is overriding PARAMETER
   C_OPB_DWIDTH value to 32

Running system level Update ...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core_v2_1_0.tc
l ...

Check platform configuration ...
INFO:MDT - IPNAME:modified_plb_ddr_controller INSTANCE:plb_ddr_controller_i -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs line 143 -
   An example UCF for this core is available and must be modified for use in the
   system. Please refer to the EDK Getting Started guide for the location of
   this file.
IPNAME:plb_v34 INSTANCE:plb_bus -
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs line 129 - 3
master(s) : 5 slave(s)
IPNAME:opb_v20 INSTANCE:opb_bus -
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs line 205 - 2
master(s) : 7 slave(s)
IPNAME:dcr_v29 INSTANCE:dcr_bus -
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs line 338 - 1
master(s) : 2 slave(s)

Check port drivers...



Performing Clock DRCs...

WARNING:MDT - No Top-level Input clock for the design. 


INFO:MDT - The following PARAMETERs of os uCOS-II are ignored as their category
   selection PARAMETER uC-Probe is set to "false" in MSS 
WARNING:MDT - C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mss
   line 20 - Ignoring PARAMETER uC-Probe  ...
WARNING:MDT - C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mss
   line 53 - PARAMETER use_dcr is deprecated !. The parameter USE_DCR for the
   intc driver has been deprecated.  Any reference to this parameter in the MSS
   file will be ignored..
   To avoid seeing this Warning again, please remove PARAMETER use_dcr.
INFO:MDT - List of peripherals addressable from processor instance ppc405_i : 
  - plb_bus
  - plb2opb_bridge_i
  - plb_ddr_controller_i
WARNING:MDT - C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs
   line 143 - No Driver Found for instance plb_ddr_controller_i. To avoid seeing
   this warning, assign the appropriate driver or driver "generic 1.00.a " to
   instance plb_ddr_controller_i

  - plb_bram_if_cntlr_i
WARNING:MDT - C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs
   line 169 - No Driver Found for instance plb_bram_if_cntlr_i. To avoid seeing
   this warning, assign the appropriate driver or driver "generic 1.00.a " to
   instance plb_bram_if_cntlr_i

  - opb_bus
  - opb_gpio_0
  - opb_intc_i
  - RS232_1
  - ms_rst_4regs_0
  - opb_slave1_0
  - opb_timer_0
  - plb_psb_bridge_i
WARNING:MDT - C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs
   line 306 - No Driver Found for instance plb_psb_bridge_i. To avoid seeing
   this warning, assign the appropriate driver or driver "generic 1.00.a " to
   instance plb_psb_bridge_i

  - plb_emc_0
INFO:MDT - List of peripherals addressable from processor instance
   ppc405_ppcjtag_chain : 

Building Directory Structure for ppc405_i



Generating platform libraries and device drivers ...

Running CopyFiles ...

Copying files for os uCOS-II_v2_86_a from
C:\edk_user_repository\Micrium\bsp\uCOS-II_v2_86_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\uCOS-II_v2
_86_a\ ...



Copying files for driver plbarb_v1_01_a from
C:\EDK\sw\XilinxProcessorIPLib\drivers\plbarb_v1_01_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\plbarb_v1_
01_a\ ...



Copying files for driver plb2opb_v1_00_a from
C:\EDK\sw\XilinxProcessorIPLib\drivers\plb2opb_v1_00_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\plb2opb_v1
_00_a\ ...



Copying files for driver opbarb_v1_02_a from
C:\EDK\sw\XilinxProcessorIPLib\drivers\opbarb_v1_02_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\opbarb_v1_
02_a\ ...



Copying files for driver gpio_v2_01_a from
C:\EDK\sw\XilinxProcessorIPLib\drivers\gpio_v2_01_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\gpio_v2_01
_a\ ...



Copying files for driver intc_v1_00_c from
C:\EDK\sw\XilinxProcessorIPLib\drivers\intc_v1_00_c\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\intc_v1_00
_c\ ...



Copying files for driver uartlite_v1_01_a from
C:\EDK\sw\XilinxProcessorIPLib\drivers\uartlite_v1_01_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\uartlite_v
1_01_a\ ...



Copying files for driver ms_rst_4regs_v1_00_a from
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\drivers\ms_rst_4regs_v1_00
_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\ms_rst_4re
gs_v1_00_a\ ...



Copying files for driver opb_slave1_v1_00_a from
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\drivers\opb_slave1_v1_00_a
\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\opb_slave1
_v1_00_a\ ...



Copying files for driver tmrctr_v1_00_b from
C:\EDK\sw\XilinxProcessorIPLib\drivers\tmrctr_v1_00_b\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\tmrctr_v1_
00_b\ ...



Copying files for driver cpu_ppc405_v1_00_a from
C:\EDK\sw\XilinxProcessorIPLib\drivers\cpu_ppc405_v1_00_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\cpu_ppc405
_v1_00_a\ ...



Running DRCs for OSes, Drivers and Libraries ... 
uC/OS-II DRC ...

Running generate for OS'es, Drivers and Libraries ... 



Running post_generate for OS'es, Drivers and Libraries ... 

Running make for Drivers and Libraries ... 

Configuring make for target include using:

make -s include "COMPILER=powerpc-eabi-gcc" "ARCHIVER=powerpc-eabi-ar"
"COMPILER_FLAGS= -O2 -c" "EXTRA_COMPILER_FLAGS=-g" 



Configuring make for target libs using:

make -s libs "COMPILER=powerpc-eabi-gcc" "ARCHIVER=powerpc-eabi-ar"
"COMPILER_FLAGS= -O2 -c" "EXTRA_COMPILER_FLAGS=-g" 
Compiling common


powerpc-eabi-ar: creating ../../../lib/libxil.a


Compiling ipif


Compiling bsp


Compiling plb_arbiter


Compiling plb_to_opb


Compiling opbarb


Compiling gpio


Compiling intc


Compiling uartlite


Compiling ms_rst_4regs


Compiling opb_slave1


Compiling tmrctr


Compiling cpu_ppc405



Libraries generated in
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\lib\ directory

Running execs_generate for OS'es, Drivers and Libraries ... 

Building Directory Structure for ppc405_ppcjtag_chain



Generating platform libraries and device drivers ...

Running CopyFiles ...



Copying files for os standalone_v1_00_a from
C:\EDK\sw\lib\bsp\standalone_v1_00_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_ppcjtag_chain\libsr
c\standalone_v1_00_a\ ...



Copying files for driver cpu_ppc405_v1_00_a from
C:\EDK\sw\XilinxProcessorIPLib\drivers\cpu_ppc405_v1_00_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_ppcjtag_chain\libsr
c\cpu_ppc405_v1_00_a\ ...



Running DRCs for OSes, Drivers and Libraries ... 

Running generate for OS'es, Drivers and Libraries ... 

Running post_generate for OS'es, Drivers and Libraries ... 

Running make for Drivers and Libraries ... 

Configuring make for target include using:

make -s include "COMPILER=powerpc-eabi-gcc" "ARCHIVER=powerpc-eabi-ar"
"COMPILER_FLAGS= -O2 -c" "EXTRA_COMPILER_FLAGS=-g" 



Configuring make for target libs using:

make -s libs "COMPILER=powerpc-eabi-gcc" "ARCHIVER=powerpc-eabi-ar"
"COMPILER_FLAGS= -O2 -c" "EXTRA_COMPILER_FLAGS=-g" 
Compiling common


powerpc-eabi-ar: creating ../../../lib/libxil.a


Compiling bsp


Compiling cpu_ppc405



Libraries generated in
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_ppcjtag_chain\lib\
directory

Running execs_generate for OS'es, Drivers and Libraries ... 

LibGen Done. 




Done!

At Local date and time: Tue May 12 12:09:04 2009
 xbash -q -c "cd /cygdrive/c/Baseline_9_Working_Folder/k-rtos-base-profile-task/; /usr/bin/make -f system.make program; exit;" started...

powerpc-eabi-gcc -O2 C:/Micrium/SOFTWARE/EvalBoards/Amirix/AP1000/GNU/EX1_OS/app.c  -o EX1_OS/executable.elf \
      -g    -I./ppc405_i/include/  -L./ppc405_i/lib/  \
  


/usr/bin/bash: igncr: unknown option name


powerpc-eabi-size EX1_OS/executable.elf 
   text	   data	    bss	    dec	    hex	filename
  30878	    508	  11992	  43378	   a972	EX1_OS/executable.elf





Done!

At Local date and time: Tue May 12 12:09:09 2009
 xbash -q -c "cd /cygdrive/c/Baseline_9_Working_Folder/k-rtos-base-profile-task/; /usr/bin/make -f system.make init_bram; exit;" started...

*********************************************
Initializing BRAM contents of the bitstream
*********************************************
bitinit system.mhs  -pe ppc405_i EX1_OS/executable.elf  \
-bt implementation/system.bit -o implementation/download.bit

bitinit version Xilinx EDK 9.1.02 Build EDK_J_SP2.4
Copyright (c) Xilinx Inc. 2002.

Parsing MHS File system.mhs...


/usr/bin/bash: igncr: unknown option name


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/ppc405_v2_00_c/data/ppc405_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_v34_v1_02_a/data/plb_v34_v2_1_0.tcl
...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_bram_if_cntlr_v1_00_b/data/plb_bram_if
_cntlr_v2_1_0.tcl ...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb2opb_bridge_v1_01_a/data/plb2opb_bridge
_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/opb_intc_v1_00_c/data/opb_intc_v2_1_0.tcl
...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/jtagppc_cntlr_v2_00_a/data/jtagppc_cntlr_v
2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_emc_v2_00_a/data/plb_emc_v2_1_0.tcl
...

Overriding IP level properties ...
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\modified_plb_ddr
   _controller_v1_00_c\data\modified_plb_ddr_controller_v2_1_0.mpd line 50 -
   plb_ddr_controller_i (modified_plb_ddr_controller) tool is overriding
   PARAMETER C_FAMILY value to 
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 41 - bram (bram_block) tool is overriding PARAMETER C_FAMILY
   value to 
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 38 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_FAMILY value to 
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 38 - opb_intc_i (opb_intc) tool is overriding PARAMETER C_FAMILY
   value to 
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\plb_psb_bridge_v
   1_00_a\data\plb_psb_bridge_v2_1_0.mpd line 97 - plb_psb_bridge_i
   (plb_psb_bridge) tool is overriding PARAMETER C_FAMILY value to 
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\ppc405_v2_00_c\data\ppc405_v2_1_0.mpd
   line 45 - ppc405_ppcjtag_chain (ppc405) tcl is overriding PARAMETER
   C_ISOCM_DCR_HIGHADDR value to 0b0000010011
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\ppc405_v2_00_c\data\ppc405_v2_1_0.mpd
   line 47 - ppc405_ppcjtag_chain (ppc405) tcl is overriding PARAMETER
   C_DSOCM_DCR_HIGHADDR value to 0b0000100011
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\jtagppc_cntlr_v2_00_a\data\jtagppc_cntl
   r_v2_1_0.mpd line 35 - jtagppc_0 (jtagppc_cntlr) tool is overriding PARAMETER
   C_DEVICE value to 
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\ms_rst_4regs_v1_
   00_a\data\ms_rst_4regs_v2_1_0.mpd line 34 - ms_rst_4regs_0 (ms_rst_4regs)
   tool is overriding PARAMETER C_FAMILY value to 
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\opb_slave1_v1_00
   _a\data\opb_slave1_v2_1_0.mpd line 34 - opb_slave1_0 (opb_slave1) tool is
   overriding PARAMETER C_FAMILY value to 
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpio_v2_1_0.m
   pd line 40 - opb_gpio_0 (opb_gpio) tool is overriding PARAMETER C_FAMILY
   value to 
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_timer_v1_00_b\data\opb_timer_v2_1_0
   .mpd line 34 - opb_timer_0 (opb_timer) tool is overriding PARAMETER C_FAMILY
   value to 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/bram_if_cntlr_v1_00_b/data/bram_if_cntlr_v
2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/emc_common_v2_00_a/data/emc_common_v2_1_0.
tcl ...


Address Map for Processor ppc405_i
  (0b0000000000-0b0011111111) plb_bus	dcr_bus
  (0b0100000000-0b0111111111) plb2opb_bridge_i	dcr_bus
  (0b1000010000-0b1000010011) ppc405_i	
  (0b1000100000-0b1000100011) ppc405_i	
  (0000000000-0x1fffffff) plb_ddr_controller_i	plb_bus
  (0x29000000-0x29ffffff) opb_gpio_0	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4c000000-0x4c00ffff) RS232_1	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4d000000-0x4dffffff) opb_intc_i	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4f000000-0x4f00ffff) ms_rst_4regs_0	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4ff00000-0x4ff03fff) opb_slave1_0	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4fff0000-0x4fffffff) opb_timer_0	plb_bus->plb2opb_bridge_i->opb_bus
  (0x50000000-0x50ffffff) plb_emc_0	plb_bus
  (0xffff0000-0xffffffff) plb_bram_if_cntlr_i	plb_bus
Address Map for Processor ppc405_ppcjtag_chain
  (0b0000010000-0b0000010011) ppc405_ppcjtag_chain	
  (0b0000100000-0b0000100011) ppc405_ppcjtag_chain	

Initializing Memory...
Checking ELFs associated with PPC405 instance ppc405_i for overlap...


Analyzing file EX1_OS/executable.elf...
Running Data2Mem with the following command:
data2mem -bm "implementation/system_bd" -bt "implementation/system.bit"  -bd
"EX1_OS/executable.elf" tag ppc405_i  -o b implementation/download.bit 


Memory Initialization completed successfully.





Done!

At Local date and time: Tue May 12 12:15:56 2009
 xbash -q -c "cd /cygdrive/c/Baseline_9_Working_Folder/k-rtos-base-profile-task/; /usr/bin/make -f system.make swclean; exit;" started...

/usr/bin/bash: igncr: unknown option name


rm -rf ppc405_i/lib/
rm -rf ppc405_ppcjtag_chain/lib/
rm -f libgen.log
rm -f EX1_OS/executable.elf 





Done!

At Local date and time: Tue May 12 12:18:05 2009
 xbash -q -c "cd /cygdrive/c/Baseline_9_Working_Folder/k-rtos-base-profile-task/; /usr/bin/make -f system.make swclean; exit;" started...

rm -rf ppc405_i/lib/


/usr/bin/bash: igncr: unknown option name


rm -rf ppc405_ppcjtag_chain/lib/
rm -f libgen.log
rm -f EX1_OS/executable.elf 





Done!

At Local date and time: Tue May 12 12:18:11 2009
 xbash -q -c "cd /cygdrive/c/Baseline_9_Working_Folder/k-rtos-base-profile-task/; /usr/bin/make -f system.make libs; exit;" started...

*********************************************
Creating software libraries...
*********************************************
libgen -mhs system.mhs -p xc2vp100ff1704-6  system.mss


/usr/bin/bash: igncr: unknown option name


libgen
Xilinx EDK 9.1.02 Build EDK_J_SP2.4
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.



Command Line: libgen -mhs system.mhs -p xc2vp100ff1704-6 system.mss 



Output Directory (-od)		: C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\
Part (-p)			: virtex2p

Software Specification file	: system.mss


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/ppc405_v2_00_c/data/ppc405_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_v34_v1_02_a/data/plb_v34_v2_1_0.tcl
...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_bram_if_cntlr_v1_00_b/data/plb_bram_if
_cntlr_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb2opb_bridge_v1_01_a/data/plb2opb_bridge
_v2_1_0.tcl ...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/opb_intc_v1_00_c/data/opb_intc_v2_1_0.tcl
...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/jtagppc_cntlr_v2_00_a/data/jtagppc_cntlr_v
2_1_0.tcl ...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_emc_v2_00_a/data/plb_emc_v2_1_0.tcl
...

Overriding IP level properties ...
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\modified_plb_ddr
   _controller_v1_00_c\data\modified_plb_ddr_controller_v2_1_0.mpd line 50 -
   plb_ddr_controller_i (modified_plb_ddr_controller) tool is overriding
   PARAMETER C_FAMILY value to virtex2p
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 41 - bram (bram_block) tool is overriding PARAMETER C_FAMILY
   value to virtex2p
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 38 - opb_intc_i (opb_intc) tool is overriding PARAMETER C_FAMILY
   value to virtex2p
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\ppc405_v2_00_c\data\ppc405_v2_1_0.mpd
   line 45 - ppc405_ppcjtag_chain (ppc405) tcl is overriding PARAMETER
   C_ISOCM_DCR_HIGHADDR value to 0b0000010011
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\ppc405_v2_00_c\data\ppc405_v2_1_0.mpd
   line 47 - ppc405_ppcjtag_chain (ppc405) tcl is overriding PARAMETER
   C_DSOCM_DCR_HIGHADDR value to 0b0000100011


INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\jtagppc_cntlr_v2_00_a\data\jtagppc_cntl
   r_v2_1_0.mpd line 35 - jtagppc_0 (jtagppc_cntlr) tool is overriding PARAMETER
   C_DEVICE value to 2vp100
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpio_v2_1_0.m
   pd line 40 - opb_gpio_0 (opb_gpio) tool is overriding PARAMETER C_FAMILY
   value to virtex2p
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_timer_v1_00_b\data\opb_timer_v2_1_0
   .mpd line 34 - opb_timer_0 (opb_timer) tool is overriding PARAMETER C_FAMILY
   value to virtex2p

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/bram_if_cntlr_v1_00_b/data/bram_if_cntlr_v
2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/emc_common_v2_00_a/data/emc_common_v2_1_0.
tcl ...


Address Map for Processor ppc405_i
  (0b0000000000-0b0011111111) plb_bus	dcr_bus
  (0b0100000000-0b0111111111) plb2opb_bridge_i	dcr_bus
  (0b1000010000-0b1000010011) ppc405_i	
  (0b1000100000-0b1000100011) ppc405_i	
  (0000000000-0x1fffffff) plb_ddr_controller_i	plb_bus
  (0x29000000-0x29ffffff) opb_gpio_0	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4c000000-0x4c00ffff) RS232_1	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4d000000-0x4dffffff) opb_intc_i	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4f000000-0x4f00ffff) ms_rst_4regs_0	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4ff00000-0x4ff03fff) opb_slave1_0	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4fff0000-0x4fffffff) opb_timer_0	plb_bus->plb2opb_bridge_i->opb_bus
  (0x50000000-0x50ffffff) plb_emc_0	plb_bus
  (0xffff0000-0xffffffff) plb_bram_if_cntlr_i	plb_bus
Address Map for Processor ppc405_ppcjtag_chain
  (0b0000010000-0b0000010011) ppc405_ppcjtag_chain	
  (0b0000100000-0b0000100011) ppc405_ppcjtag_chain	

Check platform address map ...

Overriding system level properties ...
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 41 - plb_bus (plb_v34) tool is overriding PARAMETER C_PLB_NUM_MASTERS
   value to 3
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 43 - plb_bus (plb_v34) tool is overriding PARAMETER C_PLB_MID_WIDTH
   value to 2
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 44 - plb_bus (plb_v34) tool is overriding PARAMETER C_PLB_AWIDTH value
   to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 45 - plb_bus (plb_v34) tool is overriding PARAMETER C_PLB_DWIDTH value
   to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 49 - plb_bus (plb_v34) tool is overriding PARAMETER C_DCR_AWIDTH value
   to 10
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 50 - plb_bus (plb_v34) tool is overriding PARAMETER C_DCR_DWIDTH value
   to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\modified_plb_ddr
   _controller_v1_00_c\data\modified_plb_ddr_controller_v2_1_0.mpd line 53 -
   plb_ddr_controller_i (modified_plb_ddr_controller) tool is overriding
   PARAMETER C_PLB_NUM_MASTERS value to 3
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\modified_plb_ddr
   _controller_v1_00_c\data\modified_plb_ddr_controller_v2_1_0.mpd line 54 -
   plb_ddr_controller_i (modified_plb_ddr_controller) tool is overriding
   PARAMETER C_PLB_MID_WIDTH value to 2
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\modified_plb_ddr
   _controller_v1_00_c\data\modified_plb_ddr_controller_v2_1_0.mpd line 55 -
   plb_ddr_controller_i (modified_plb_ddr_controller) tool is overriding
   PARAMETER C_PLB_AWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\modified_plb_ddr
   _controller_v1_00_c\data\modified_plb_ddr_controller_v2_1_0.mpd line 56 -
   plb_ddr_controller_i (modified_plb_ddr_controller) tool is overriding
   PARAMETER C_PLB_DWIDTH value to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\data\plb_bram
   _if_cntlr_v2_1_0.mpd line 42 - plb_bram_if_cntlr_i (plb_bram_if_cntlr) tool
   is overriding PARAMETER c_num_masters value to 3
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\data\plb_bram
   _if_cntlr_v2_1_0.mpd line 46 - plb_bram_if_cntlr_i (plb_bram_if_cntlr) tool
   is overriding PARAMETER c_plb_dwidth value to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\data\plb_bram
   _if_cntlr_v2_1_0.mpd line 47 - plb_bram_if_cntlr_i (plb_bram_if_cntlr) tool
   is overriding PARAMETER c_plb_awidth value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\data\plb_bram
   _if_cntlr_v2_1_0.mpd line 49 - plb_bram_if_cntlr_i (plb_bram_if_cntlr) tool
   is overriding PARAMETER c_plb_mid_width value to 2


INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 38 - bram (bram_block) tool is overriding PARAMETER C_PORT_DWIDTH
   value to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 39 - bram (bram_block) tool is overriding PARAMETER C_PORT_AWIDTH
   value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 40 - bram (bram_block) tool is overriding PARAMETER C_NUM_WE
   value to 8
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 48 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_PLB_AWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 49 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_PLB_DWIDTH value to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 50 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_PLB_NUM_MASTERS value to 3
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 51 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_PLB_MID_WIDTH value to 2
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 52 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 53 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 56 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_DCR_AWIDTH value to 10
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 57 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_DCR_DWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 36 - opb_bus (opb_v20) tool is overriding PARAMETER C_OPB_AWIDTH value
   to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 37 - opb_bus (opb_v20) tool is overriding PARAMETER C_OPB_DWIDTH value
   to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 38 - opb_bus (opb_v20) tool is overriding PARAMETER C_NUM_MASTERS value
   to 2
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 39 - opb_bus (opb_v20) tool is overriding PARAMETER C_NUM_SLAVES value
   to 7
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 42 - opb_intc_i (opb_intc) tool is overriding PARAMETER C_OPB_AWIDTH
   value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 43 - opb_intc_i (opb_intc) tool is overriding PARAMETER C_OPB_DWIDTH
   value to 32
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core_v2_1_0.tc
l ...
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 46 - opb_intc_i (opb_intc) tcl is overriding PARAMETER
   C_NUM_INTR_INPUTS value to 21
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core_v2_1_0.tc
l ...
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 47 - opb_intc_i (opb_intc) tcl is overriding PARAMETER C_KIND_OF_INTR
   value to 0b00000000000000000000000001000000
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core_v2_1_0.tc
l ...


INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 48 - opb_intc_i (opb_intc) tcl is overriding PARAMETER C_KIND_OF_EDGE
   value to 0b00000000000000000000000001000000
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core_v2_1_0.tc
l ...
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 49 - opb_intc_i (opb_intc) tcl is overriding PARAMETER C_KIND_OF_LVL
   value to 0b00000000000000000000000000000001
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_uartlite_v1_00_b\data\opb_uartlite_
   v2_1_0.mpd line 37 - RS232_1 (opb_uartlite) tool is overriding PARAMETER
   C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_uartlite_v1_00_b\data\opb_uartlite_
   v2_1_0.mpd line 38 - RS232_1 (opb_uartlite) tool is overriding PARAMETER
   C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\opbslave_ext_bri
   dge_v3_10_a\data\opbslave_ext_bridge_v2_1_0.mpd line 20 -
   opbslave_ext_bridge_i (opbslave_ext_bridge) tool is overriding PARAMETER
   C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\opbslave_ext_bri
   dge_v3_10_a\data\opbslave_ext_bridge_v2_1_0.mpd line 21 -
   opbslave_ext_bridge_i (opbslave_ext_bridge) tool is overriding PARAMETER
   C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\plb_psb_bridge_v
   1_00_a\data\plb_psb_bridge_v2_1_0.mpd line 87 - plb_psb_bridge_i
   (plb_psb_bridge) tool is overriding PARAMETER C_PLB_NUM_MASTERS value to 3
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\plb_psb_bridge_v
   1_00_a\data\plb_psb_bridge_v2_1_0.mpd line 88 - plb_psb_bridge_i
   (plb_psb_bridge) tool is overriding PARAMETER C_PLB_MID_WIDTH value to 2
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\plb_psb_bridge_v
   1_00_a\data\plb_psb_bridge_v2_1_0.mpd line 93 - plb_psb_bridge_i
   (plb_psb_bridge) tool is overriding PARAMETER C_PLB_AWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\plb_psb_bridge_v
   1_00_a\data\plb_psb_bridge_v2_1_0.mpd line 94 - plb_psb_bridge_i
   (plb_psb_bridge) tool is overriding PARAMETER C_PLB_DWIDTH value to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\dcr_v29_v1_00_a\data\dcr_v29_v2_1_0.mpd
   line 38 - dcr_bus (dcr_v29) tool is overriding PARAMETER C_DCR_NUM_SLAVES
   value to 2
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\dcr_v29_v1_00_a\data\dcr_v29_v2_1_0.mpd
   line 39 - dcr_bus (dcr_v29) tool is overriding PARAMETER C_DCR_AWIDTH value
   to 10
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\dcr_v29_v1_00_a\data\dcr_v29_v2_1_0.mpd
   line 40 - dcr_bus (dcr_v29) tool is overriding PARAMETER C_DCR_DWIDTH value
   to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\ms_rst_4regs_v1_
   00_a\data\ms_rst_4regs_v2_1_0.mpd line 31 - ms_rst_4regs_0 (ms_rst_4regs)
   tool is overriding PARAMETER C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\ms_rst_4regs_v1_
   00_a\data\ms_rst_4regs_v2_1_0.mpd line 32 - ms_rst_4regs_0 (ms_rst_4regs)
   tool is overriding PARAMETER C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\opb_slave1_v1_00
   _a\data\opb_slave1_v2_1_0.mpd line 31 - opb_slave1_0 (opb_slave1) tool is
   overriding PARAMETER C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\opb_slave1_v1_00
   _a\data\opb_slave1_v2_1_0.mpd line 32 - opb_slave1_0 (opb_slave1) tool is
   overriding PARAMETER C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_emc_v2_00_a\data\plb_emc_v2_1_0.mpd
   line 38 - plb_emc_0 (plb_emc) tool is overriding PARAMETER C_NUM_MASTERS
   value to 3
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_emc_v2_00_a\data\plb_emc_v2_1_0.mpd
   line 92 - plb_emc_0 (plb_emc) tool is overriding PARAMETER C_PLB_DWIDTH value
   to 64


INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_emc_v2_00_a\data\plb_emc_v2_1_0.mpd
   line 93 - plb_emc_0 (plb_emc) tool is overriding PARAMETER C_PLB_AWIDTH value
   to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_emc_v2_00_a\data\plb_emc_v2_1_0.mpd
   line 96 - plb_emc_0 (plb_emc) tool is overriding PARAMETER C_PLB_MID_WIDTH
   value to 2
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpio_v2_1_0.m
   pd line 38 - opb_gpio_0 (opb_gpio) tool is overriding PARAMETER C_OPB_AWIDTH
   value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpio_v2_1_0.m
   pd line 39 - opb_gpio_0 (opb_gpio) tool is overriding PARAMETER C_OPB_DWIDTH
   value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_timer_v1_00_b\data\opb_timer_v2_1_0
   .mpd line 41 - opb_timer_0 (opb_timer) tool is overriding PARAMETER
   C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_timer_v1_00_b\data\opb_timer_v2_1_0
   .mpd line 42 - opb_timer_0 (opb_timer) tool is overriding PARAMETER
   C_OPB_DWIDTH value to 32

Running system level Update ...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core_v2_1_0.tc
l ...

Check platform configuration ...
INFO:MDT - IPNAME:modified_plb_ddr_controller INSTANCE:plb_ddr_controller_i -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs line 143 -
   An example UCF for this core is available and must be modified for use in the
   system. Please refer to the EDK Getting Started guide for the location of
   this file.
IPNAME:plb_v34 INSTANCE:plb_bus -
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs line 129 - 3
master(s) : 5 slave(s)
IPNAME:opb_v20 INSTANCE:opb_bus -
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs line 205 - 2
master(s) : 7 slave(s)
IPNAME:dcr_v29 INSTANCE:dcr_bus -
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs line 338 - 1
master(s) : 2 slave(s)

Check port drivers...



Performing Clock DRCs...

WARNING:MDT - No Top-level Input clock for the design. 


INFO:MDT - The following PARAMETERs of os uCOS-II are ignored as their category
   selection PARAMETER uC-Probe is set to "false" in MSS 
WARNING:MDT - C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mss
   line 20 - Ignoring PARAMETER uC-Probe  ...
WARNING:MDT - C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mss
   line 53 - PARAMETER use_dcr is deprecated !. The parameter USE_DCR for the
   intc driver has been deprecated.  Any reference to this parameter in the MSS
   file will be ignored..
   To avoid seeing this Warning again, please remove PARAMETER use_dcr.
INFO:MDT - List of peripherals addressable from processor instance ppc405_i : 
  - plb_bus
  - plb2opb_bridge_i
  - plb_ddr_controller_i
WARNING:MDT - C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs
   line 143 - No Driver Found for instance plb_ddr_controller_i. To avoid seeing
   this warning, assign the appropriate driver or driver "generic 1.00.a " to
   instance plb_ddr_controller_i

  - plb_bram_if_cntlr_i
WARNING:MDT - C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs
   line 169 - No Driver Found for instance plb_bram_if_cntlr_i. To avoid seeing
   this warning, assign the appropriate driver or driver "generic 1.00.a " to
   instance plb_bram_if_cntlr_i

  - opb_bus
  - opb_gpio_0
  - opb_intc_i
  - RS232_1
  - ms_rst_4regs_0
  - opb_slave1_0
  - opb_timer_0
  - plb_psb_bridge_i
WARNING:MDT - C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs
   line 306 - No Driver Found for instance plb_psb_bridge_i. To avoid seeing
   this warning, assign the appropriate driver or driver "generic 1.00.a " to
   instance plb_psb_bridge_i

  - plb_emc_0
INFO:MDT - List of peripherals addressable from processor instance
   ppc405_ppcjtag_chain : 

Building Directory Structure for ppc405_i



Generating platform libraries and device drivers ...

Running CopyFiles ...



Copying files for os uCOS-II_v2_86_a from
C:\edk_user_repository\Micrium\bsp\uCOS-II_v2_86_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\uCOS-II_v2
_86_a\ ...



Copying files for driver plbarb_v1_01_a from
C:\EDK\sw\XilinxProcessorIPLib\drivers\plbarb_v1_01_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\plbarb_v1_
01_a\ ...



Copying files for driver plb2opb_v1_00_a from
C:\EDK\sw\XilinxProcessorIPLib\drivers\plb2opb_v1_00_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\plb2opb_v1
_00_a\ ...



Copying files for driver opbarb_v1_02_a from
C:\EDK\sw\XilinxProcessorIPLib\drivers\opbarb_v1_02_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\opbarb_v1_
02_a\ ...



Copying files for driver gpio_v2_01_a from
C:\EDK\sw\XilinxProcessorIPLib\drivers\gpio_v2_01_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\gpio_v2_01
_a\ ...



Copying files for driver intc_v1_00_c from
C:\EDK\sw\XilinxProcessorIPLib\drivers\intc_v1_00_c\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\intc_v1_00
_c\ ...



Copying files for driver uartlite_v1_01_a from
C:\EDK\sw\XilinxProcessorIPLib\drivers\uartlite_v1_01_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\uartlite_v
1_01_a\ ...



Copying files for driver ms_rst_4regs_v1_00_a from
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\drivers\ms_rst_4regs_v1_00
_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\ms_rst_4re
gs_v1_00_a\ ...



Copying files for driver opb_slave1_v1_00_a from
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\drivers\opb_slave1_v1_00_a
\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\opb_slave1
_v1_00_a\ ...



Copying files for driver tmrctr_v1_00_b from
C:\EDK\sw\XilinxProcessorIPLib\drivers\tmrctr_v1_00_b\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\tmrctr_v1_
00_b\ ...



Copying files for driver cpu_ppc405_v1_00_a from
C:\EDK\sw\XilinxProcessorIPLib\drivers\cpu_ppc405_v1_00_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\cpu_ppc405
_v1_00_a\ ...



Running DRCs for OSes, Drivers and Libraries ... 
uC/OS-II DRC ...

Running generate for OS'es, Drivers and Libraries ... 



Running post_generate for OS'es, Drivers and Libraries ... 

Running make for Drivers and Libraries ... 

Configuring make for target include using:

make -s include "COMPILER=powerpc-eabi-gcc" "ARCHIVER=powerpc-eabi-ar"
"COMPILER_FLAGS= -O2 -c" "EXTRA_COMPILER_FLAGS=-g" 



Configuring make for target libs using:

make -s libs "COMPILER=powerpc-eabi-gcc" "ARCHIVER=powerpc-eabi-ar"
"COMPILER_FLAGS= -O2 -c" "EXTRA_COMPILER_FLAGS=-g" 
Compiling common


Compiling ipif


powerpc-eabi-ar: creating ../../../lib/libxil.a


Compiling bsp


Compiling plb_arbiter


Compiling plb_to_opb


Compiling opbarb


Compiling gpio


Compiling intc


Compiling uartlite


Compiling ms_rst_4regs


Compiling opb_slave1


Compiling tmrctr


Compiling cpu_ppc405



Libraries generated in
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\lib\ directory

Running execs_generate for OS'es, Drivers and Libraries ... 



Building Directory Structure for ppc405_ppcjtag_chain



Generating platform libraries and device drivers ...

Running CopyFiles ...

Copying files for os standalone_v1_00_a from
C:\EDK\sw\lib\bsp\standalone_v1_00_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_ppcjtag_chain\libsr
c\standalone_v1_00_a\ ...



Copying files for driver cpu_ppc405_v1_00_a from
C:\EDK\sw\XilinxProcessorIPLib\drivers\cpu_ppc405_v1_00_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_ppcjtag_chain\libsr
c\cpu_ppc405_v1_00_a\ ...



Running DRCs for OSes, Drivers and Libraries ... 

Running generate for OS'es, Drivers and Libraries ... 



Running post_generate for OS'es, Drivers and Libraries ... 

Running make for Drivers and Libraries ... 

Configuring make for target include using:

make -s include "COMPILER=powerpc-eabi-gcc" "ARCHIVER=powerpc-eabi-ar"
"COMPILER_FLAGS= -O2 -c" "EXTRA_COMPILER_FLAGS=-g" 



Configuring make for target libs using:

make -s libs "COMPILER=powerpc-eabi-gcc" "ARCHIVER=powerpc-eabi-ar"
"COMPILER_FLAGS= -O2 -c" "EXTRA_COMPILER_FLAGS=-g" 
Compiling common


powerpc-eabi-ar: creating ../../../lib/libxil.a


Compiling bsp


Compiling cpu_ppc405



Libraries generated in
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_ppcjtag_chain\lib\
directory

Running execs_generate for OS'es, Drivers and Libraries ... 

LibGen Done. 




Done!

At Local date and time: Tue May 12 12:19:01 2009
 xbash -q -c "cd /cygdrive/c/Baseline_9_Working_Folder/k-rtos-base-profile-task/; /usr/bin/make -f system.make program; exit;" started...

powerpc-eabi-gcc -O2 C:/Micrium/SOFTWARE/EvalBoards/Amirix/AP1000/GNU/EX1_OS/app.c  -o EX1_OS/executable.elf \
      -g    -I./ppc405_i/include/  -L./ppc405_i/lib/  \
  


/usr/bin/bash: igncr: unknown option name


powerpc-eabi-size EX1_OS/executable.elf 
   text	   data	    bss	    dec	    hex	filename
  30890	    508	  11996	  43394	   a982	EX1_OS/executable.elf





Done!

At Local date and time: Tue May 12 12:19:06 2009
 xbash -q -c "cd /cygdrive/c/Baseline_9_Working_Folder/k-rtos-base-profile-task/; /usr/bin/make -f system.make init_bram; exit;" started...

/usr/bin/bash: igncr: unknown option name


*********************************************
Initializing BRAM contents of the bitstream
*********************************************
bitinit system.mhs  -pe ppc405_i EX1_OS/executable.elf  \
-bt implementation/system.bit -o implementation/download.bit



bitinit version Xilinx EDK 9.1.02 Build EDK_J_SP2.4
Copyright (c) Xilinx Inc. 2002.

Parsing MHS File system.mhs...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/ppc405_v2_00_c/data/ppc405_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_v34_v1_02_a/data/plb_v34_v2_1_0.tcl
...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_bram_if_cntlr_v1_00_b/data/plb_bram_if
_cntlr_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb2opb_bridge_v1_01_a/data/plb2opb_bridge
_v2_1_0.tcl ...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/opb_intc_v1_00_c/data/opb_intc_v2_1_0.tcl
...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/jtagppc_cntlr_v2_00_a/data/jtagppc_cntlr_v
2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_emc_v2_00_a/data/plb_emc_v2_1_0.tcl
...



Overriding IP level properties ...
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\modified_plb_ddr
   _controller_v1_00_c\data\modified_plb_ddr_controller_v2_1_0.mpd line 50 -
   plb_ddr_controller_i (modified_plb_ddr_controller) tool is overriding
   PARAMETER C_FAMILY value to 
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 41 - bram (bram_block) tool is overriding PARAMETER C_FAMILY
   value to 
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 38 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_FAMILY value to 
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 38 - opb_intc_i (opb_intc) tool is overriding PARAMETER C_FAMILY
   value to 
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\plb_psb_bridge_v
   1_00_a\data\plb_psb_bridge_v2_1_0.mpd line 97 - plb_psb_bridge_i
   (plb_psb_bridge) tool is overriding PARAMETER C_FAMILY value to 
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\ppc405_v2_00_c\data\ppc405_v2_1_0.mpd
   line 45 - ppc405_ppcjtag_chain (ppc405) tcl is overriding PARAMETER
   C_ISOCM_DCR_HIGHADDR value to 0b0000010011
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\ppc405_v2_00_c\data\ppc405_v2_1_0.mpd
   line 47 - ppc405_ppcjtag_chain (ppc405) tcl is overriding PARAMETER
   C_DSOCM_DCR_HIGHADDR value to 0b0000100011
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\jtagppc_cntlr_v2_00_a\data\jtagppc_cntl
   r_v2_1_0.mpd line 35 - jtagppc_0 (jtagppc_cntlr) tool is overriding PARAMETER
   C_DEVICE value to 
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\ms_rst_4regs_v1_
   00_a\data\ms_rst_4regs_v2_1_0.mpd line 34 - ms_rst_4regs_0 (ms_rst_4regs)
   tool is overriding PARAMETER C_FAMILY value to 
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\opb_slave1_v1_00
   _a\data\opb_slave1_v2_1_0.mpd line 34 - opb_slave1_0 (opb_slave1) tool is
   overriding PARAMETER C_FAMILY value to 
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpio_v2_1_0.m
   pd line 40 - opb_gpio_0 (opb_gpio) tool is overriding PARAMETER C_FAMILY
   value to 
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_timer_v1_00_b\data\opb_timer_v2_1_0
   .mpd line 34 - opb_timer_0 (opb_timer) tool is overriding PARAMETER C_FAMILY
   value to 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/bram_if_cntlr_v1_00_b/data/bram_if_cntlr_v
2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/emc_common_v2_00_a/data/emc_common_v2_1_0.
tcl ...


Address Map for Processor ppc405_i
  (0b0000000000-0b0011111111) plb_bus	dcr_bus
  (0b0100000000-0b0111111111) plb2opb_bridge_i	dcr_bus
  (0b1000010000-0b1000010011) ppc405_i	
  (0b1000100000-0b1000100011) ppc405_i	
  (0000000000-0x1fffffff) plb_ddr_controller_i	plb_bus
  (0x29000000-0x29ffffff) opb_gpio_0	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4c000000-0x4c00ffff) RS232_1	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4d000000-0x4dffffff) opb_intc_i	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4f000000-0x4f00ffff) ms_rst_4regs_0	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4ff00000-0x4ff03fff) opb_slave1_0	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4fff0000-0x4fffffff) opb_timer_0	plb_bus->plb2opb_bridge_i->opb_bus
  (0x50000000-0x50ffffff) plb_emc_0	plb_bus
  (0xffff0000-0xffffffff) plb_bram_if_cntlr_i	plb_bus
Address Map for Processor ppc405_ppcjtag_chain
  (0b0000010000-0b0000010011) ppc405_ppcjtag_chain	
  (0b0000100000-0b0000100011) ppc405_ppcjtag_chain	

Initializing Memory...
Checking ELFs associated with PPC405 instance ppc405_i for overlap...


Analyzing file EX1_OS/executable.elf...
Running Data2Mem with the following command:
data2mem -bm "implementation/system_bd" -bt "implementation/system.bit"  -bd
"EX1_OS/executable.elf" tag ppc405_i  -o b implementation/download.bit 


Memory Initialization completed successfully.





Done!

At Local date and time: Tue May 12 12:34:09 2009
 xbash -q -c "cd /cygdrive/c/Baseline_9_Working_Folder/k-rtos-base-profile-task/; /usr/bin/make -f system.make swclean; exit;" started...

rm -rf ppc405_i/lib/


/usr/bin/bash: igncr: unknown option name


rm -rf ppc405_ppcjtag_chain/lib/
rm -f libgen.log
rm -f EX1_OS/executable.elf 





Done!

At Local date and time: Tue May 12 12:34:14 2009
 xbash -q -c "cd /cygdrive/c/Baseline_9_Working_Folder/k-rtos-base-profile-task/; /usr/bin/make -f system.make libs; exit;" started...

*********************************************
Creating software libraries...
*********************************************
libgen -mhs system.mhs -p xc2vp100ff1704-6  system.mss


/usr/bin/bash: igncr: unknown option name


libgen
Xilinx EDK 9.1.02 Build EDK_J_SP2.4
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.



Command Line: libgen -mhs system.mhs -p xc2vp100ff1704-6 system.mss 



Output Directory (-od)		: C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\
Part (-p)			: virtex2p

Software Specification file	: system.mss


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/ppc405_v2_00_c/data/ppc405_v2_1_0.tcl ...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_v34_v1_02_a/data/plb_v34_v2_1_0.tcl
...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_bram_if_cntlr_v1_00_b/data/plb_bram_if
_cntlr_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb2opb_bridge_v1_01_a/data/plb2opb_bridge
_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/opb_intc_v1_00_c/data/opb_intc_v2_1_0.tcl
...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/jtagppc_cntlr_v2_00_a/data/jtagppc_cntlr_v
2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_emc_v2_00_a/data/plb_emc_v2_1_0.tcl
...

Overriding IP level properties ...


INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\modified_plb_ddr
   _controller_v1_00_c\data\modified_plb_ddr_controller_v2_1_0.mpd line 50 -
   plb_ddr_controller_i (modified_plb_ddr_controller) tool is overriding
   PARAMETER C_FAMILY value to virtex2p
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 41 - bram (bram_block) tool is overriding PARAMETER C_FAMILY
   value to virtex2p
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 38 - opb_intc_i (opb_intc) tool is overriding PARAMETER C_FAMILY
   value to virtex2p
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\ppc405_v2_00_c\data\ppc405_v2_1_0.mpd
   line 45 - ppc405_ppcjtag_chain (ppc405) tcl is overriding PARAMETER
   C_ISOCM_DCR_HIGHADDR value to 0b0000010011
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\ppc405_v2_00_c\data\ppc405_v2_1_0.mpd
   line 47 - ppc405_ppcjtag_chain (ppc405) tcl is overriding PARAMETER
   C_DSOCM_DCR_HIGHADDR value to 0b0000100011
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\jtagppc_cntlr_v2_00_a\data\jtagppc_cntl
   r_v2_1_0.mpd line 35 - jtagppc_0 (jtagppc_cntlr) tool is overriding PARAMETER
   C_DEVICE value to 2vp100
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpio_v2_1_0.m
   pd line 40 - opb_gpio_0 (opb_gpio) tool is overriding PARAMETER C_FAMILY
   value to virtex2p
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_timer_v1_00_b\data\opb_timer_v2_1_0
   .mpd line 34 - opb_timer_0 (opb_timer) tool is overriding PARAMETER C_FAMILY
   value to virtex2p

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/bram_if_cntlr_v1_00_b/data/bram_if_cntlr_v
2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/emc_common_v2_00_a/data/emc_common_v2_1_0.
tcl ...


Address Map for Processor ppc405_i
  (0b0000000000-0b0011111111) plb_bus	dcr_bus
  (0b0100000000-0b0111111111) plb2opb_bridge_i	dcr_bus
  (0b1000010000-0b1000010011) ppc405_i	
  (0b1000100000-0b1000100011) ppc405_i	
  (0000000000-0x1fffffff) plb_ddr_controller_i	plb_bus
  (0x29000000-0x29ffffff) opb_gpio_0	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4c000000-0x4c00ffff) RS232_1	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4d000000-0x4dffffff) opb_intc_i	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4f000000-0x4f00ffff) ms_rst_4regs_0	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4ff00000-0x4ff03fff) opb_slave1_0	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4fff0000-0x4fffffff) opb_timer_0	plb_bus->plb2opb_bridge_i->opb_bus
  (0x50000000-0x50ffffff) plb_emc_0	plb_bus
  (0xffff0000-0xffffffff) plb_bram_if_cntlr_i	plb_bus
Address Map for Processor ppc405_ppcjtag_chain
  (0b0000010000-0b0000010011) ppc405_ppcjtag_chain	
  (0b0000100000-0b0000100011) ppc405_ppcjtag_chain	

Check platform address map ...

Overriding system level properties ...
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 41 - plb_bus (plb_v34) tool is overriding PARAMETER C_PLB_NUM_MASTERS
   value to 3
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 43 - plb_bus (plb_v34) tool is overriding PARAMETER C_PLB_MID_WIDTH
   value to 2
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 44 - plb_bus (plb_v34) tool is overriding PARAMETER C_PLB_AWIDTH value
   to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 45 - plb_bus (plb_v34) tool is overriding PARAMETER C_PLB_DWIDTH value
   to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 49 - plb_bus (plb_v34) tool is overriding PARAMETER C_DCR_AWIDTH value
   to 10
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 50 - plb_bus (plb_v34) tool is overriding PARAMETER C_DCR_DWIDTH value
   to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\modified_plb_ddr
   _controller_v1_00_c\data\modified_plb_ddr_controller_v2_1_0.mpd line 53 -
   plb_ddr_controller_i (modified_plb_ddr_controller) tool is overriding
   PARAMETER C_PLB_NUM_MASTERS value to 3
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\modified_plb_ddr
   _controller_v1_00_c\data\modified_plb_ddr_controller_v2_1_0.mpd line 54 -
   plb_ddr_controller_i (modified_plb_ddr_controller) tool is overriding
   PARAMETER C_PLB_MID_WIDTH value to 2
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\modified_plb_ddr
   _controller_v1_00_c\data\modified_plb_ddr_controller_v2_1_0.mpd line 55 -
   plb_ddr_controller_i (modified_plb_ddr_controller) tool is overriding
   PARAMETER C_PLB_AWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\modified_plb_ddr
   _controller_v1_00_c\data\modified_plb_ddr_controller_v2_1_0.mpd line 56 -
   plb_ddr_controller_i (modified_plb_ddr_controller) tool is overriding
   PARAMETER C_PLB_DWIDTH value to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\data\plb_bram
   _if_cntlr_v2_1_0.mpd line 42 - plb_bram_if_cntlr_i (plb_bram_if_cntlr) tool
   is overriding PARAMETER c_num_masters value to 3
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\data\plb_bram
   _if_cntlr_v2_1_0.mpd line 46 - plb_bram_if_cntlr_i (plb_bram_if_cntlr) tool
   is overriding PARAMETER c_plb_dwidth value to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\data\plb_bram
   _if_cntlr_v2_1_0.mpd line 47 - plb_bram_if_cntlr_i (plb_bram_if_cntlr) tool
   is overriding PARAMETER c_plb_awidth value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\data\plb_bram
   _if_cntlr_v2_1_0.mpd line 49 - plb_bram_if_cntlr_i (plb_bram_if_cntlr) tool
   is overriding PARAMETER c_plb_mid_width value to 2


INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 38 - bram (bram_block) tool is overriding PARAMETER C_PORT_DWIDTH
   value to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 39 - bram (bram_block) tool is overriding PARAMETER C_PORT_AWIDTH
   value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 40 - bram (bram_block) tool is overriding PARAMETER C_NUM_WE
   value to 8
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 48 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_PLB_AWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 49 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_PLB_DWIDTH value to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 50 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_PLB_NUM_MASTERS value to 3
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 51 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_PLB_MID_WIDTH value to 2
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 52 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 53 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 56 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_DCR_AWIDTH value to 10
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 57 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_DCR_DWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 36 - opb_bus (opb_v20) tool is overriding PARAMETER C_OPB_AWIDTH value
   to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 37 - opb_bus (opb_v20) tool is overriding PARAMETER C_OPB_DWIDTH value
   to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 38 - opb_bus (opb_v20) tool is overriding PARAMETER C_NUM_MASTERS value
   to 2
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 39 - opb_bus (opb_v20) tool is overriding PARAMETER C_NUM_SLAVES value
   to 7
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 42 - opb_intc_i (opb_intc) tool is overriding PARAMETER C_OPB_AWIDTH
   value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 43 - opb_intc_i (opb_intc) tool is overriding PARAMETER C_OPB_DWIDTH
   value to 32
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core_v2_1_0.tc
l ...
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 46 - opb_intc_i (opb_intc) tcl is overriding PARAMETER
   C_NUM_INTR_INPUTS value to 21
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core_v2_1_0.tc
l ...
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 47 - opb_intc_i (opb_intc) tcl is overriding PARAMETER C_KIND_OF_INTR
   value to 0b00000000000000000000000001000000
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core_v2_1_0.tc
l ...


INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 48 - opb_intc_i (opb_intc) tcl is overriding PARAMETER C_KIND_OF_EDGE
   value to 0b00000000000000000000000001000000
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core_v2_1_0.tc
l ...
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 49 - opb_intc_i (opb_intc) tcl is overriding PARAMETER C_KIND_OF_LVL
   value to 0b00000000000000000000000000000001
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_uartlite_v1_00_b\data\opb_uartlite_
   v2_1_0.mpd line 37 - RS232_1 (opb_uartlite) tool is overriding PARAMETER
   C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_uartlite_v1_00_b\data\opb_uartlite_
   v2_1_0.mpd line 38 - RS232_1 (opb_uartlite) tool is overriding PARAMETER
   C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\opbslave_ext_bri
   dge_v3_10_a\data\opbslave_ext_bridge_v2_1_0.mpd line 20 -
   opbslave_ext_bridge_i (opbslave_ext_bridge) tool is overriding PARAMETER
   C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\opbslave_ext_bri
   dge_v3_10_a\data\opbslave_ext_bridge_v2_1_0.mpd line 21 -
   opbslave_ext_bridge_i (opbslave_ext_bridge) tool is overriding PARAMETER
   C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\plb_psb_bridge_v
   1_00_a\data\plb_psb_bridge_v2_1_0.mpd line 87 - plb_psb_bridge_i
   (plb_psb_bridge) tool is overriding PARAMETER C_PLB_NUM_MASTERS value to 3
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\plb_psb_bridge_v
   1_00_a\data\plb_psb_bridge_v2_1_0.mpd line 88 - plb_psb_bridge_i
   (plb_psb_bridge) tool is overriding PARAMETER C_PLB_MID_WIDTH value to 2
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\plb_psb_bridge_v
   1_00_a\data\plb_psb_bridge_v2_1_0.mpd line 93 - plb_psb_bridge_i
   (plb_psb_bridge) tool is overriding PARAMETER C_PLB_AWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\plb_psb_bridge_v
   1_00_a\data\plb_psb_bridge_v2_1_0.mpd line 94 - plb_psb_bridge_i
   (plb_psb_bridge) tool is overriding PARAMETER C_PLB_DWIDTH value to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\dcr_v29_v1_00_a\data\dcr_v29_v2_1_0.mpd
   line 38 - dcr_bus (dcr_v29) tool is overriding PARAMETER C_DCR_NUM_SLAVES
   value to 2
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\dcr_v29_v1_00_a\data\dcr_v29_v2_1_0.mpd
   line 39 - dcr_bus (dcr_v29) tool is overriding PARAMETER C_DCR_AWIDTH value
   to 10
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\dcr_v29_v1_00_a\data\dcr_v29_v2_1_0.mpd
   line 40 - dcr_bus (dcr_v29) tool is overriding PARAMETER C_DCR_DWIDTH value
   to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\ms_rst_4regs_v1_
   00_a\data\ms_rst_4regs_v2_1_0.mpd line 31 - ms_rst_4regs_0 (ms_rst_4regs)
   tool is overriding PARAMETER C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\ms_rst_4regs_v1_
   00_a\data\ms_rst_4regs_v2_1_0.mpd line 32 - ms_rst_4regs_0 (ms_rst_4regs)
   tool is overriding PARAMETER C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\opb_slave1_v1_00
   _a\data\opb_slave1_v2_1_0.mpd line 31 - opb_slave1_0 (opb_slave1) tool is
   overriding PARAMETER C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\opb_slave1_v1_00
   _a\data\opb_slave1_v2_1_0.mpd line 32 - opb_slave1_0 (opb_slave1) tool is
   overriding PARAMETER C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_emc_v2_00_a\data\plb_emc_v2_1_0.mpd
   line 38 - plb_emc_0 (plb_emc) tool is overriding PARAMETER C_NUM_MASTERS
   value to 3
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_emc_v2_00_a\data\plb_emc_v2_1_0.mpd
   line 92 - plb_emc_0 (plb_emc) tool is overriding PARAMETER C_PLB_DWIDTH value
   to 64


INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_emc_v2_00_a\data\plb_emc_v2_1_0.mpd
   line 93 - plb_emc_0 (plb_emc) tool is overriding PARAMETER C_PLB_AWIDTH value
   to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_emc_v2_00_a\data\plb_emc_v2_1_0.mpd
   line 96 - plb_emc_0 (plb_emc) tool is overriding PARAMETER C_PLB_MID_WIDTH
   value to 2
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpio_v2_1_0.m
   pd line 38 - opb_gpio_0 (opb_gpio) tool is overriding PARAMETER C_OPB_AWIDTH
   value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpio_v2_1_0.m
   pd line 39 - opb_gpio_0 (opb_gpio) tool is overriding PARAMETER C_OPB_DWIDTH
   value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_timer_v1_00_b\data\opb_timer_v2_1_0
   .mpd line 41 - opb_timer_0 (opb_timer) tool is overriding PARAMETER
   C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_timer_v1_00_b\data\opb_timer_v2_1_0
   .mpd line 42 - opb_timer_0 (opb_timer) tool is overriding PARAMETER
   C_OPB_DWIDTH value to 32

Running system level Update ...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core_v2_1_0.tc
l ...

Check platform configuration ...
INFO:MDT - IPNAME:modified_plb_ddr_controller INSTANCE:plb_ddr_controller_i -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs line 143 -
   An example UCF for this core is available and must be modified for use in the
   system. Please refer to the EDK Getting Started guide for the location of
   this file.
IPNAME:plb_v34 INSTANCE:plb_bus -
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs line 129 - 3
master(s) : 5 slave(s)
IPNAME:opb_v20 INSTANCE:opb_bus -
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs line 205 - 2
master(s) : 7 slave(s)
IPNAME:dcr_v29 INSTANCE:dcr_bus -
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs line 338 - 1
master(s) : 2 slave(s)

Check port drivers...



Performing Clock DRCs...

WARNING:MDT - No Top-level Input clock for the design. 


INFO:MDT - The following PARAMETERs of os uCOS-II are ignored as their category
   selection PARAMETER uC-Probe is set to "false" in MSS 
WARNING:MDT - C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mss
   line 20 - Ignoring PARAMETER uC-Probe  ...
WARNING:MDT - C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mss
   line 53 - PARAMETER use_dcr is deprecated !. The parameter USE_DCR for the
   intc driver has been deprecated.  Any reference to this parameter in the MSS
   file will be ignored..
   To avoid seeing this Warning again, please remove PARAMETER use_dcr.
INFO:MDT - List of peripherals addressable from processor instance ppc405_i : 
  - plb_bus
  - plb2opb_bridge_i
  - plb_ddr_controller_i
WARNING:MDT - C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs
   line 143 - No Driver Found for instance plb_ddr_controller_i. To avoid seeing
   this warning, assign the appropriate driver or driver "generic 1.00.a " to
   instance plb_ddr_controller_i

  - plb_bram_if_cntlr_i
WARNING:MDT - C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs
   line 169 - No Driver Found for instance plb_bram_if_cntlr_i. To avoid seeing
   this warning, assign the appropriate driver or driver "generic 1.00.a " to
   instance plb_bram_if_cntlr_i

  - opb_bus
  - opb_gpio_0
  - opb_intc_i
  - RS232_1
  - ms_rst_4regs_0
  - opb_slave1_0
  - opb_timer_0
  - plb_psb_bridge_i
WARNING:MDT - C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs
   line 306 - No Driver Found for instance plb_psb_bridge_i. To avoid seeing
   this warning, assign the appropriate driver or driver "generic 1.00.a " to
   instance plb_psb_bridge_i

  - plb_emc_0
INFO:MDT - List of peripherals addressable from processor instance
   ppc405_ppcjtag_chain : 

Building Directory Structure for ppc405_i



Generating platform libraries and device drivers ...

Running CopyFiles ...

Copying files for os uCOS-II_v2_86_a from
C:\edk_user_repository\Micrium\bsp\uCOS-II_v2_86_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\uCOS-II_v2
_86_a\ ...



Copying files for driver plbarb_v1_01_a from
C:\EDK\sw\XilinxProcessorIPLib\drivers\plbarb_v1_01_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\plbarb_v1_
01_a\ ...



Copying files for driver plb2opb_v1_00_a from
C:\EDK\sw\XilinxProcessorIPLib\drivers\plb2opb_v1_00_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\plb2opb_v1
_00_a\ ...



Copying files for driver opbarb_v1_02_a from
C:\EDK\sw\XilinxProcessorIPLib\drivers\opbarb_v1_02_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\opbarb_v1_
02_a\ ...



Copying files for driver gpio_v2_01_a from
C:\EDK\sw\XilinxProcessorIPLib\drivers\gpio_v2_01_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\gpio_v2_01
_a\ ...



Copying files for driver intc_v1_00_c from
C:\EDK\sw\XilinxProcessorIPLib\drivers\intc_v1_00_c\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\intc_v1_00
_c\ ...



Copying files for driver uartlite_v1_01_a from
C:\EDK\sw\XilinxProcessorIPLib\drivers\uartlite_v1_01_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\uartlite_v
1_01_a\ ...



Copying files for driver ms_rst_4regs_v1_00_a from
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\drivers\ms_rst_4regs_v1_00
_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\ms_rst_4re
gs_v1_00_a\ ...



Copying files for driver opb_slave1_v1_00_a from
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\drivers\opb_slave1_v1_00_a
\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\opb_slave1
_v1_00_a\ ...



Copying files for driver tmrctr_v1_00_b from
C:\EDK\sw\XilinxProcessorIPLib\drivers\tmrctr_v1_00_b\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\tmrctr_v1_
00_b\ ...



Copying files for driver cpu_ppc405_v1_00_a from
C:\EDK\sw\XilinxProcessorIPLib\drivers\cpu_ppc405_v1_00_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\cpu_ppc405
_v1_00_a\ ...



Running DRCs for OSes, Drivers and Libraries ... 
uC/OS-II DRC ...



Running generate for OS'es, Drivers and Libraries ... 



Running post_generate for OS'es, Drivers and Libraries ... 

Running make for Drivers and Libraries ... 

Configuring make for target include using:

make -s include "COMPILER=powerpc-eabi-gcc" "ARCHIVER=powerpc-eabi-ar"
"COMPILER_FLAGS= -O2 -c" "EXTRA_COMPILER_FLAGS=-g" 



Configuring make for target libs using:

make -s libs "COMPILER=powerpc-eabi-gcc" "ARCHIVER=powerpc-eabi-ar"
"COMPILER_FLAGS= -O2 -c" "EXTRA_COMPILER_FLAGS=-g" 
Compiling common


Compiling ipif


powerpc-eabi-ar: creating ../../../lib/libxil.a


Compiling bsp


Compiling plb_arbiter


Compiling plb_to_opb


Compiling opbarb


Compiling gpio


Compiling intc


Compiling uartlite


Compiling ms_rst_4regs


Compiling opb_slave1


Compiling tmrctr


Compiling cpu_ppc405



Libraries generated in
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\lib\ directory

Running execs_generate for OS'es, Drivers and Libraries ... 

Building Directory Structure for ppc405_ppcjtag_chain



Generating platform libraries and device drivers ...

Running CopyFiles ...

Copying files for os standalone_v1_00_a from
C:\EDK\sw\lib\bsp\standalone_v1_00_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_ppcjtag_chain\libsr
c\standalone_v1_00_a\ ...



Copying files for driver cpu_ppc405_v1_00_a from
C:\EDK\sw\XilinxProcessorIPLib\drivers\cpu_ppc405_v1_00_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_ppcjtag_chain\libsr
c\cpu_ppc405_v1_00_a\ ...



Running DRCs for OSes, Drivers and Libraries ... 

Running generate for OS'es, Drivers and Libraries ... 

Running post_generate for OS'es, Drivers and Libraries ... 

Running make for Drivers and Libraries ... 

Configuring make for target include using:

make -s include "COMPILER=powerpc-eabi-gcc" "ARCHIVER=powerpc-eabi-ar"
"COMPILER_FLAGS= -O2 -c" "EXTRA_COMPILER_FLAGS=-g" 



Configuring make for target libs using:

make -s libs "COMPILER=powerpc-eabi-gcc" "ARCHIVER=powerpc-eabi-ar"
"COMPILER_FLAGS= -O2 -c" "EXTRA_COMPILER_FLAGS=-g" 
Compiling common


Compiling bsp


powerpc-eabi-ar: creating ../../../lib/libxil.a


Compiling cpu_ppc405



Libraries generated in
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_ppcjtag_chain\lib\
directory

Running execs_generate for OS'es, Drivers and Libraries ... 

LibGen Done. 




Done!

At Local date and time: Tue May 12 12:35:30 2009
 xbash -q -c "cd /cygdrive/c/Baseline_9_Working_Folder/k-rtos-base-profile-task/; /usr/bin/make -f system.make program; exit;" started...

powerpc-eabi-gcc -O2 C:/Micrium/SOFTWARE/EvalBoards/Amirix/AP1000/GNU/EX1_OS/app.c  -o EX1_OS/executable.elf \
      -g    -I./ppc405_i/include/  -L./ppc405_i/lib/  \
  
powerpc-eabi-size EX1_OS/executable.elf 
   text	   data	    bss	    dec	    hex	filename
  29542	    508	  12000	  42050	   a442	EX1_OS/executable.elf


/usr/bin/bash: igncr: unknown option name







Done!

At Local date and time: Tue May 12 12:37:04 2009
 xbash -q -c "cd /cygdrive/c/Baseline_9_Working_Folder/k-rtos-base-profile-task/; /usr/bin/make -f system.make init_bram; exit;" started...

*********************************************
Initializing BRAM contents of the bitstream
*********************************************
bitinit system.mhs  -pe ppc405_i EX1_OS/executable.elf  \
-bt implementation/system.bit -o implementation/download.bit


/usr/bin/bash: igncr: unknown option name



bitinit version Xilinx EDK 9.1.02 Build EDK_J_SP2.4
Copyright (c) Xilinx Inc. 2002.

Parsing MHS File system.mhs...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/ppc405_v2_00_c/data/ppc405_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_v34_v1_02_a/data/plb_v34_v2_1_0.tcl
...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_bram_if_cntlr_v1_00_b/data/plb_bram_if
_cntlr_v2_1_0.tcl ...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb2opb_bridge_v1_01_a/data/plb2opb_bridge
_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/opb_intc_v1_00_c/data/opb_intc_v2_1_0.tcl
...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/jtagppc_cntlr_v2_00_a/data/jtagppc_cntlr_v
2_1_0.tcl ...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_emc_v2_00_a/data/plb_emc_v2_1_0.tcl
...

Overriding IP level properties ...
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\modified_plb_ddr
   _controller_v1_00_c\data\modified_plb_ddr_controller_v2_1_0.mpd line 50 -
   plb_ddr_controller_i (modified_plb_ddr_controller) tool is overriding
   PARAMETER C_FAMILY value to 
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 41 - bram (bram_block) tool is overriding PARAMETER C_FAMILY
   value to 
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 38 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_FAMILY value to 
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 38 - opb_intc_i (opb_intc) tool is overriding PARAMETER C_FAMILY
   value to 
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\plb_psb_bridge_v
   1_00_a\data\plb_psb_bridge_v2_1_0.mpd line 97 - plb_psb_bridge_i
   (plb_psb_bridge) tool is overriding PARAMETER C_FAMILY value to 
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\ppc405_v2_00_c\data\ppc405_v2_1_0.mpd
   line 45 - ppc405_ppcjtag_chain (ppc405) tcl is overriding PARAMETER
   C_ISOCM_DCR_HIGHADDR value to 0b0000010011
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\ppc405_v2_00_c\data\ppc405_v2_1_0.mpd
   line 47 - ppc405_ppcjtag_chain (ppc405) tcl is overriding PARAMETER
   C_DSOCM_DCR_HIGHADDR value to 0b0000100011
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\jtagppc_cntlr_v2_00_a\data\jtagppc_cntl
   r_v2_1_0.mpd line 35 - jtagppc_0 (jtagppc_cntlr) tool is overriding PARAMETER
   C_DEVICE value to 
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\ms_rst_4regs_v1_
   00_a\data\ms_rst_4regs_v2_1_0.mpd line 34 - ms_rst_4regs_0 (ms_rst_4regs)
   tool is overriding PARAMETER C_FAMILY value to 
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\opb_slave1_v1_00
   _a\data\opb_slave1_v2_1_0.mpd line 34 - opb_slave1_0 (opb_slave1) tool is
   overriding PARAMETER C_FAMILY value to 
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpio_v2_1_0.m
   pd line 40 - opb_gpio_0 (opb_gpio) tool is overriding PARAMETER C_FAMILY
   value to 
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_timer_v1_00_b\data\opb_timer_v2_1_0
   .mpd line 34 - opb_timer_0 (opb_timer) tool is overriding PARAMETER C_FAMILY
   value to 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/bram_if_cntlr_v1_00_b/data/bram_if_cntlr_v
2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/emc_common_v2_00_a/data/emc_common_v2_1_0.
tcl ...


Address Map for Processor ppc405_i
  (0b0000000000-0b0011111111) plb_bus	dcr_bus
  (0b0100000000-0b0111111111) plb2opb_bridge_i	dcr_bus
  (0b1000010000-0b1000010011) ppc405_i	
  (0b1000100000-0b1000100011) ppc405_i	
  (0000000000-0x1fffffff) plb_ddr_controller_i	plb_bus
  (0x29000000-0x29ffffff) opb_gpio_0	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4c000000-0x4c00ffff) RS232_1	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4d000000-0x4dffffff) opb_intc_i	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4f000000-0x4f00ffff) ms_rst_4regs_0	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4ff00000-0x4ff03fff) opb_slave1_0	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4fff0000-0x4fffffff) opb_timer_0	plb_bus->plb2opb_bridge_i->opb_bus
  (0x50000000-0x50ffffff) plb_emc_0	plb_bus
  (0xffff0000-0xffffffff) plb_bram_if_cntlr_i	plb_bus
Address Map for Processor ppc405_ppcjtag_chain
  (0b0000010000-0b0000010011) ppc405_ppcjtag_chain	
  (0b0000100000-0b0000100011) ppc405_ppcjtag_chain	

Initializing Memory...
Checking ELFs associated with PPC405 instance ppc405_i for overlap...


Analyzing file EX1_OS/executable.elf...
Running Data2Mem with the following command:
data2mem -bm "implementation/system_bd" -bt "implementation/system.bit"  -bd
"EX1_OS/executable.elf" tag ppc405_i  -o b implementation/download.bit 


Memory Initialization completed successfully.





Done!

At Local date and time: Tue May 12 13:05:47 2009
 xbash -q -c "cd /cygdrive/c/Baseline_9_Working_Folder/k-rtos-base-profile-task/; /usr/bin/make -f system.make swclean; exit;" started...

/usr/bin/bash: igncr: unknown option name


rm -rf ppc405_i/lib/
rm -rf ppc405_ppcjtag_chain/lib/
rm -f libgen.log
rm -f EX1_OS/executable.elf 





Done!

At Local date and time: Tue May 12 13:05:52 2009
 xbash -q -c "cd /cygdrive/c/Baseline_9_Working_Folder/k-rtos-base-profile-task/; /usr/bin/make -f system.make libs; exit;" started...

/usr/bin/bash: igncr: unknown option name


*********************************************
Creating software libraries...
*********************************************
libgen -mhs system.mhs -p xc2vp100ff1704-6  system.mss


libgen
Xilinx EDK 9.1.02 Build EDK_J_SP2.4
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.

Command Line: libgen -mhs system.mhs -p xc2vp100ff1704-6 system.mss 



Output Directory (-od)		: C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\
Part (-p)			: virtex2p

Software Specification file	: system.mss


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/ppc405_v2_00_c/data/ppc405_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_v34_v1_02_a/data/plb_v34_v2_1_0.tcl
...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_bram_if_cntlr_v1_00_b/data/plb_bram_if
_cntlr_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb2opb_bridge_v1_01_a/data/plb2opb_bridge
_v2_1_0.tcl ...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/opb_intc_v1_00_c/data/opb_intc_v2_1_0.tcl
...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/jtagppc_cntlr_v2_00_a/data/jtagppc_cntlr_v
2_1_0.tcl ...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_emc_v2_00_a/data/plb_emc_v2_1_0.tcl
...

Overriding IP level properties ...
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\modified_plb_ddr
   _controller_v1_00_c\data\modified_plb_ddr_controller_v2_1_0.mpd line 50 -
   plb_ddr_controller_i (modified_plb_ddr_controller) tool is overriding
   PARAMETER C_FAMILY value to virtex2p
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 41 - bram (bram_block) tool is overriding PARAMETER C_FAMILY
   value to virtex2p
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 38 - opb_intc_i (opb_intc) tool is overriding PARAMETER C_FAMILY
   value to virtex2p


INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\ppc405_v2_00_c\data\ppc405_v2_1_0.mpd
   line 45 - ppc405_ppcjtag_chain (ppc405) tcl is overriding PARAMETER
   C_ISOCM_DCR_HIGHADDR value to 0b0000010011
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\ppc405_v2_00_c\data\ppc405_v2_1_0.mpd
   line 47 - ppc405_ppcjtag_chain (ppc405) tcl is overriding PARAMETER
   C_DSOCM_DCR_HIGHADDR value to 0b0000100011
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\jtagppc_cntlr_v2_00_a\data\jtagppc_cntl
   r_v2_1_0.mpd line 35 - jtagppc_0 (jtagppc_cntlr) tool is overriding PARAMETER
   C_DEVICE value to 2vp100
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpio_v2_1_0.m
   pd line 40 - opb_gpio_0 (opb_gpio) tool is overriding PARAMETER C_FAMILY
   value to virtex2p
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_timer_v1_00_b\data\opb_timer_v2_1_0
   .mpd line 34 - opb_timer_0 (opb_timer) tool is overriding PARAMETER C_FAMILY
   value to virtex2p

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/bram_if_cntlr_v1_00_b/data/bram_if_cntlr_v
2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/emc_common_v2_00_a/data/emc_common_v2_1_0.
tcl ...


Address Map for Processor ppc405_i
  (0b0000000000-0b0011111111) plb_bus	dcr_bus
  (0b0100000000-0b0111111111) plb2opb_bridge_i	dcr_bus
  (0b1000010000-0b1000010011) ppc405_i	
  (0b1000100000-0b1000100011) ppc405_i	
  (0000000000-0x1fffffff) plb_ddr_controller_i	plb_bus
  (0x29000000-0x29ffffff) opb_gpio_0	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4c000000-0x4c00ffff) RS232_1	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4d000000-0x4dffffff) opb_intc_i	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4f000000-0x4f00ffff) ms_rst_4regs_0	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4ff00000-0x4ff03fff) opb_slave1_0	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4fff0000-0x4fffffff) opb_timer_0	plb_bus->plb2opb_bridge_i->opb_bus
  (0x50000000-0x50ffffff) plb_emc_0	plb_bus
  (0xffff0000-0xffffffff) plb_bram_if_cntlr_i	plb_bus
Address Map for Processor ppc405_ppcjtag_chain
  (0b0000010000-0b0000010011) ppc405_ppcjtag_chain	
  (0b0000100000-0b0000100011) ppc405_ppcjtag_chain	

Check platform address map ...

Overriding system level properties ...
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 41 - plb_bus (plb_v34) tool is overriding PARAMETER C_PLB_NUM_MASTERS
   value to 3
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 43 - plb_bus (plb_v34) tool is overriding PARAMETER C_PLB_MID_WIDTH
   value to 2
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 44 - plb_bus (plb_v34) tool is overriding PARAMETER C_PLB_AWIDTH value
   to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 45 - plb_bus (plb_v34) tool is overriding PARAMETER C_PLB_DWIDTH value
   to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 49 - plb_bus (plb_v34) tool is overriding PARAMETER C_DCR_AWIDTH value
   to 10
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 50 - plb_bus (plb_v34) tool is overriding PARAMETER C_DCR_DWIDTH value
   to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\modified_plb_ddr
   _controller_v1_00_c\data\modified_plb_ddr_controller_v2_1_0.mpd line 53 -
   plb_ddr_controller_i (modified_plb_ddr_controller) tool is overriding
   PARAMETER C_PLB_NUM_MASTERS value to 3
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\modified_plb_ddr
   _controller_v1_00_c\data\modified_plb_ddr_controller_v2_1_0.mpd line 54 -
   plb_ddr_controller_i (modified_plb_ddr_controller) tool is overriding
   PARAMETER C_PLB_MID_WIDTH value to 2
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\modified_plb_ddr
   _controller_v1_00_c\data\modified_plb_ddr_controller_v2_1_0.mpd line 55 -
   plb_ddr_controller_i (modified_plb_ddr_controller) tool is overriding
   PARAMETER C_PLB_AWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\modified_plb_ddr
   _controller_v1_00_c\data\modified_plb_ddr_controller_v2_1_0.mpd line 56 -
   plb_ddr_controller_i (modified_plb_ddr_controller) tool is overriding
   PARAMETER C_PLB_DWIDTH value to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\data\plb_bram
   _if_cntlr_v2_1_0.mpd line 42 - plb_bram_if_cntlr_i (plb_bram_if_cntlr) tool
   is overriding PARAMETER c_num_masters value to 3
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\data\plb_bram
   _if_cntlr_v2_1_0.mpd line 46 - plb_bram_if_cntlr_i (plb_bram_if_cntlr) tool
   is overriding PARAMETER c_plb_dwidth value to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\data\plb_bram
   _if_cntlr_v2_1_0.mpd line 47 - plb_bram_if_cntlr_i (plb_bram_if_cntlr) tool
   is overriding PARAMETER c_plb_awidth value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\data\plb_bram
   _if_cntlr_v2_1_0.mpd line 49 - plb_bram_if_cntlr_i (plb_bram_if_cntlr) tool
   is overriding PARAMETER c_plb_mid_width value to 2


INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 38 - bram (bram_block) tool is overriding PARAMETER C_PORT_DWIDTH
   value to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 39 - bram (bram_block) tool is overriding PARAMETER C_PORT_AWIDTH
   value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 40 - bram (bram_block) tool is overriding PARAMETER C_NUM_WE
   value to 8
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 48 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_PLB_AWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 49 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_PLB_DWIDTH value to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 50 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_PLB_NUM_MASTERS value to 3
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 51 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_PLB_MID_WIDTH value to 2
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 52 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 53 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 56 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_DCR_AWIDTH value to 10
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 57 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_DCR_DWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 36 - opb_bus (opb_v20) tool is overriding PARAMETER C_OPB_AWIDTH value
   to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 37 - opb_bus (opb_v20) tool is overriding PARAMETER C_OPB_DWIDTH value
   to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 38 - opb_bus (opb_v20) tool is overriding PARAMETER C_NUM_MASTERS value
   to 2
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 39 - opb_bus (opb_v20) tool is overriding PARAMETER C_NUM_SLAVES value
   to 7
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 42 - opb_intc_i (opb_intc) tool is overriding PARAMETER C_OPB_AWIDTH
   value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 43 - opb_intc_i (opb_intc) tool is overriding PARAMETER C_OPB_DWIDTH
   value to 32
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core_v2_1_0.tc
l ...
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 46 - opb_intc_i (opb_intc) tcl is overriding PARAMETER
   C_NUM_INTR_INPUTS value to 21
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core_v2_1_0.tc
l ...
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 47 - opb_intc_i (opb_intc) tcl is overriding PARAMETER C_KIND_OF_INTR
   value to 0b00000000000000000000000001000000
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core_v2_1_0.tc
l ...


INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 48 - opb_intc_i (opb_intc) tcl is overriding PARAMETER C_KIND_OF_EDGE
   value to 0b00000000000000000000000001000000
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core_v2_1_0.tc
l ...
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 49 - opb_intc_i (opb_intc) tcl is overriding PARAMETER C_KIND_OF_LVL
   value to 0b00000000000000000000000000000001
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_uartlite_v1_00_b\data\opb_uartlite_
   v2_1_0.mpd line 37 - RS232_1 (opb_uartlite) tool is overriding PARAMETER
   C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_uartlite_v1_00_b\data\opb_uartlite_
   v2_1_0.mpd line 38 - RS232_1 (opb_uartlite) tool is overriding PARAMETER
   C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\opbslave_ext_bri
   dge_v3_10_a\data\opbslave_ext_bridge_v2_1_0.mpd line 20 -
   opbslave_ext_bridge_i (opbslave_ext_bridge) tool is overriding PARAMETER
   C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\opbslave_ext_bri
   dge_v3_10_a\data\opbslave_ext_bridge_v2_1_0.mpd line 21 -
   opbslave_ext_bridge_i (opbslave_ext_bridge) tool is overriding PARAMETER
   C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\plb_psb_bridge_v
   1_00_a\data\plb_psb_bridge_v2_1_0.mpd line 87 - plb_psb_bridge_i
   (plb_psb_bridge) tool is overriding PARAMETER C_PLB_NUM_MASTERS value to 3
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\plb_psb_bridge_v
   1_00_a\data\plb_psb_bridge_v2_1_0.mpd line 88 - plb_psb_bridge_i
   (plb_psb_bridge) tool is overriding PARAMETER C_PLB_MID_WIDTH value to 2
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\plb_psb_bridge_v
   1_00_a\data\plb_psb_bridge_v2_1_0.mpd line 93 - plb_psb_bridge_i
   (plb_psb_bridge) tool is overriding PARAMETER C_PLB_AWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\plb_psb_bridge_v
   1_00_a\data\plb_psb_bridge_v2_1_0.mpd line 94 - plb_psb_bridge_i
   (plb_psb_bridge) tool is overriding PARAMETER C_PLB_DWIDTH value to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\dcr_v29_v1_00_a\data\dcr_v29_v2_1_0.mpd
   line 38 - dcr_bus (dcr_v29) tool is overriding PARAMETER C_DCR_NUM_SLAVES
   value to 2
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\dcr_v29_v1_00_a\data\dcr_v29_v2_1_0.mpd
   line 39 - dcr_bus (dcr_v29) tool is overriding PARAMETER C_DCR_AWIDTH value
   to 10
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\dcr_v29_v1_00_a\data\dcr_v29_v2_1_0.mpd
   line 40 - dcr_bus (dcr_v29) tool is overriding PARAMETER C_DCR_DWIDTH value
   to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\ms_rst_4regs_v1_
   00_a\data\ms_rst_4regs_v2_1_0.mpd line 31 - ms_rst_4regs_0 (ms_rst_4regs)
   tool is overriding PARAMETER C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\ms_rst_4regs_v1_
   00_a\data\ms_rst_4regs_v2_1_0.mpd line 32 - ms_rst_4regs_0 (ms_rst_4regs)
   tool is overriding PARAMETER C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\opb_slave1_v1_00
   _a\data\opb_slave1_v2_1_0.mpd line 31 - opb_slave1_0 (opb_slave1) tool is
   overriding PARAMETER C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\opb_slave1_v1_00
   _a\data\opb_slave1_v2_1_0.mpd line 32 - opb_slave1_0 (opb_slave1) tool is
   overriding PARAMETER C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_emc_v2_00_a\data\plb_emc_v2_1_0.mpd
   line 38 - plb_emc_0 (plb_emc) tool is overriding PARAMETER C_NUM_MASTERS
   value to 3
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_emc_v2_00_a\data\plb_emc_v2_1_0.mpd
   line 92 - plb_emc_0 (plb_emc) tool is overriding PARAMETER C_PLB_DWIDTH value
   to 64


INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_emc_v2_00_a\data\plb_emc_v2_1_0.mpd
   line 93 - plb_emc_0 (plb_emc) tool is overriding PARAMETER C_PLB_AWIDTH value
   to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_emc_v2_00_a\data\plb_emc_v2_1_0.mpd
   line 96 - plb_emc_0 (plb_emc) tool is overriding PARAMETER C_PLB_MID_WIDTH
   value to 2
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpio_v2_1_0.m
   pd line 38 - opb_gpio_0 (opb_gpio) tool is overriding PARAMETER C_OPB_AWIDTH
   value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpio_v2_1_0.m
   pd line 39 - opb_gpio_0 (opb_gpio) tool is overriding PARAMETER C_OPB_DWIDTH
   value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_timer_v1_00_b\data\opb_timer_v2_1_0
   .mpd line 41 - opb_timer_0 (opb_timer) tool is overriding PARAMETER
   C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_timer_v1_00_b\data\opb_timer_v2_1_0
   .mpd line 42 - opb_timer_0 (opb_timer) tool is overriding PARAMETER
   C_OPB_DWIDTH value to 32

Running system level Update ...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core_v2_1_0.tc
l ...

Check platform configuration ...
INFO:MDT - IPNAME:modified_plb_ddr_controller INSTANCE:plb_ddr_controller_i -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs line 143 -
   An example UCF for this core is available and must be modified for use in the
   system. Please refer to the EDK Getting Started guide for the location of
   this file.
IPNAME:plb_v34 INSTANCE:plb_bus -
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs line 129 - 3
master(s) : 5 slave(s)
IPNAME:opb_v20 INSTANCE:opb_bus -
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs line 205 - 2
master(s) : 7 slave(s)
IPNAME:dcr_v29 INSTANCE:dcr_bus -
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs line 338 - 1
master(s) : 2 slave(s)

Check port drivers...



Performing Clock DRCs...

WARNING:MDT - No Top-level Input clock for the design. 


INFO:MDT - The following PARAMETERs of os uCOS-II are ignored as their category
   selection PARAMETER uC-Probe is set to "false" in MSS 
WARNING:MDT - C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mss
   line 20 - Ignoring PARAMETER uC-Probe  ...
WARNING:MDT - C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mss
   line 53 - PARAMETER use_dcr is deprecated !. The parameter USE_DCR for the
   intc driver has been deprecated.  Any reference to this parameter in the MSS
   file will be ignored..
   To avoid seeing this Warning again, please remove PARAMETER use_dcr.
INFO:MDT - List of peripherals addressable from processor instance ppc405_i : 
  - plb_bus
  - plb2opb_bridge_i
  - plb_ddr_controller_i
WARNING:MDT - C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs
   line 143 - No Driver Found for instance plb_ddr_controller_i. To avoid seeing
   this warning, assign the appropriate driver or driver "generic 1.00.a " to
   instance plb_ddr_controller_i

  - plb_bram_if_cntlr_i
WARNING:MDT - C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs
   line 169 - No Driver Found for instance plb_bram_if_cntlr_i. To avoid seeing
   this warning, assign the appropriate driver or driver "generic 1.00.a " to
   instance plb_bram_if_cntlr_i

  - opb_bus
  - opb_gpio_0
  - opb_intc_i
  - RS232_1
  - ms_rst_4regs_0
  - opb_slave1_0
  - opb_timer_0
  - plb_psb_bridge_i
WARNING:MDT - C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs
   line 306 - No Driver Found for instance plb_psb_bridge_i. To avoid seeing
   this warning, assign the appropriate driver or driver "generic 1.00.a " to
   instance plb_psb_bridge_i

  - plb_emc_0
INFO:MDT - List of peripherals addressable from processor instance
   ppc405_ppcjtag_chain : 

Building Directory Structure for ppc405_i



Generating platform libraries and device drivers ...

Running CopyFiles ...

Copying files for os uCOS-II_v2_86_a from
C:\edk_user_repository\Micrium\bsp\uCOS-II_v2_86_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\uCOS-II_v2
_86_a\ ...



Copying files for driver plbarb_v1_01_a from
C:\EDK\sw\XilinxProcessorIPLib\drivers\plbarb_v1_01_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\plbarb_v1_
01_a\ ...



Copying files for driver plb2opb_v1_00_a from
C:\EDK\sw\XilinxProcessorIPLib\drivers\plb2opb_v1_00_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\plb2opb_v1
_00_a\ ...



Copying files for driver opbarb_v1_02_a from
C:\EDK\sw\XilinxProcessorIPLib\drivers\opbarb_v1_02_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\opbarb_v1_
02_a\ ...



Copying files for driver gpio_v2_01_a from
C:\EDK\sw\XilinxProcessorIPLib\drivers\gpio_v2_01_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\gpio_v2_01
_a\ ...



Copying files for driver intc_v1_00_c from
C:\EDK\sw\XilinxProcessorIPLib\drivers\intc_v1_00_c\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\intc_v1_00
_c\ ...



Copying files for driver uartlite_v1_01_a from
C:\EDK\sw\XilinxProcessorIPLib\drivers\uartlite_v1_01_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\uartlite_v
1_01_a\ ...



Copying files for driver ms_rst_4regs_v1_00_a from
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\drivers\ms_rst_4regs_v1_00
_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\ms_rst_4re
gs_v1_00_a\ ...



Copying files for driver opb_slave1_v1_00_a from
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\drivers\opb_slave1_v1_00_a
\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\opb_slave1
_v1_00_a\ ...



Copying files for driver tmrctr_v1_00_b from
C:\EDK\sw\XilinxProcessorIPLib\drivers\tmrctr_v1_00_b\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\tmrctr_v1_
00_b\ ...



Copying files for driver cpu_ppc405_v1_00_a from
C:\EDK\sw\XilinxProcessorIPLib\drivers\cpu_ppc405_v1_00_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\cpu_ppc405
_v1_00_a\ ...



Running DRCs for OSes, Drivers and Libraries ... 
uC/OS-II DRC ...

Running generate for OS'es, Drivers and Libraries ... 



Running post_generate for OS'es, Drivers and Libraries ... 

Running make for Drivers and Libraries ... 

Configuring make for target include using:

make -s include "COMPILER=powerpc-eabi-gcc" "ARCHIVER=powerpc-eabi-ar"
"COMPILER_FLAGS= -O2 -c" "EXTRA_COMPILER_FLAGS=-g" 



Configuring make for target libs using:

make -s libs "COMPILER=powerpc-eabi-gcc" "ARCHIVER=powerpc-eabi-ar"
"COMPILER_FLAGS= -O2 -c" "EXTRA_COMPILER_FLAGS=-g" 
Compiling common


Compiling ipif


powerpc-eabi-ar: creating ../../../lib/libxil.a


Compiling bsp


Compiling plb_arbiter


Compiling plb_to_opb


Compiling opbarb


Compiling gpio


Compiling intc


Compiling uartlite


Compiling ms_rst_4regs


Compiling opb_slave1


Compiling tmrctr


Compiling cpu_ppc405



Libraries generated in
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\lib\ directory

Running execs_generate for OS'es, Drivers and Libraries ... 

Building Directory Structure for ppc405_ppcjtag_chain



Generating platform libraries and device drivers ...

Running CopyFiles ...



Copying files for os standalone_v1_00_a from
C:\EDK\sw\lib\bsp\standalone_v1_00_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_ppcjtag_chain\libsr
c\standalone_v1_00_a\ ...



Copying files for driver cpu_ppc405_v1_00_a from
C:\EDK\sw\XilinxProcessorIPLib\drivers\cpu_ppc405_v1_00_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_ppcjtag_chain\libsr
c\cpu_ppc405_v1_00_a\ ...



Running DRCs for OSes, Drivers and Libraries ... 

Running generate for OS'es, Drivers and Libraries ... 

Running post_generate for OS'es, Drivers and Libraries ... 

Running make for Drivers and Libraries ... 

Configuring make for target include using:

make -s include "COMPILER=powerpc-eabi-gcc" "ARCHIVER=powerpc-eabi-ar"
"COMPILER_FLAGS= -O2 -c" "EXTRA_COMPILER_FLAGS=-g" 



Configuring make for target libs using:

make -s libs "COMPILER=powerpc-eabi-gcc" "ARCHIVER=powerpc-eabi-ar"
"COMPILER_FLAGS= -O2 -c" "EXTRA_COMPILER_FLAGS=-g" 
Compiling common


powerpc-eabi-ar: creating ../../../lib/libxil.a


Compiling bsp


Compiling cpu_ppc405



Libraries generated in
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_ppcjtag_chain\lib\
directory

Running execs_generate for OS'es, Drivers and Libraries ... 

LibGen Done. 




Done!

At Local date and time: Tue May 12 13:06:18 2009
 xbash -q -c "cd /cygdrive/c/Baseline_9_Working_Folder/k-rtos-base-profile-task/; /usr/bin/make -f system.make program; exit;" started...

/usr/bin/bash: igncr: unknown option name


powerpc-eabi-gcc -O2 C:/Micrium/SOFTWARE/EvalBoards/Amirix/AP1000/GNU/EX1_OS/app.c  -o EX1_OS/executable.elf \
      -g    -I./ppc405_i/include/  -L./ppc405_i/lib/  \
  


powerpc-eabi-size EX1_OS/executable.elf 
   text	   data	    bss	    dec	    hex	filename
  29746	    508	  11988	  42242	   a502	EX1_OS/executable.elf





Done!

At Local date and time: Tue May 12 13:06:25 2009
 xbash -q -c "cd /cygdrive/c/Baseline_9_Working_Folder/k-rtos-base-profile-task/; /usr/bin/make -f system.make init_bram; exit;" started...

/usr/bin/bash: igncr: unknown option name


*********************************************
Initializing BRAM contents of the bitstream
*********************************************
bitinit system.mhs  -pe ppc405_i EX1_OS/executable.elf  \
-bt implementation/system.bit -o implementation/download.bit



bitinit version Xilinx EDK 9.1.02 Build EDK_J_SP2.4
Copyright (c) Xilinx Inc. 2002.

Parsing MHS File system.mhs...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/ppc405_v2_00_c/data/ppc405_v2_1_0.tcl ...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_v34_v1_02_a/data/plb_v34_v2_1_0.tcl
...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_bram_if_cntlr_v1_00_b/data/plb_bram_if
_cntlr_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb2opb_bridge_v1_01_a/data/plb2opb_bridge
_v2_1_0.tcl ...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/opb_intc_v1_00_c/data/opb_intc_v2_1_0.tcl
...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/jtagppc_cntlr_v2_00_a/data/jtagppc_cntlr_v
2_1_0.tcl ...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_emc_v2_00_a/data/plb_emc_v2_1_0.tcl
...

Overriding IP level properties ...
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\modified_plb_ddr
   _controller_v1_00_c\data\modified_plb_ddr_controller_v2_1_0.mpd line 50 -
   plb_ddr_controller_i (modified_plb_ddr_controller) tool is overriding
   PARAMETER C_FAMILY value to 
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 41 - bram (bram_block) tool is overriding PARAMETER C_FAMILY
   value to 
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 38 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_FAMILY value to 
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 38 - opb_intc_i (opb_intc) tool is overriding PARAMETER C_FAMILY
   value to 
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\plb_psb_bridge_v
   1_00_a\data\plb_psb_bridge_v2_1_0.mpd line 97 - plb_psb_bridge_i
   (plb_psb_bridge) tool is overriding PARAMETER C_FAMILY value to 
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\ppc405_v2_00_c\data\ppc405_v2_1_0.mpd
   line 45 - ppc405_ppcjtag_chain (ppc405) tcl is overriding PARAMETER
   C_ISOCM_DCR_HIGHADDR value to 0b0000010011
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\ppc405_v2_00_c\data\ppc405_v2_1_0.mpd
   line 47 - ppc405_ppcjtag_chain (ppc405) tcl is overriding PARAMETER
   C_DSOCM_DCR_HIGHADDR value to 0b0000100011
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\jtagppc_cntlr_v2_00_a\data\jtagppc_cntl
   r_v2_1_0.mpd line 35 - jtagppc_0 (jtagppc_cntlr) tool is overriding PARAMETER
   C_DEVICE value to 
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\ms_rst_4regs_v1_
   00_a\data\ms_rst_4regs_v2_1_0.mpd line 34 - ms_rst_4regs_0 (ms_rst_4regs)
   tool is overriding PARAMETER C_FAMILY value to 
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\opb_slave1_v1_00
   _a\data\opb_slave1_v2_1_0.mpd line 34 - opb_slave1_0 (opb_slave1) tool is
   overriding PARAMETER C_FAMILY value to 
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpio_v2_1_0.m
   pd line 40 - opb_gpio_0 (opb_gpio) tool is overriding PARAMETER C_FAMILY
   value to 
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_timer_v1_00_b\data\opb_timer_v2_1_0
   .mpd line 34 - opb_timer_0 (opb_timer) tool is overriding PARAMETER C_FAMILY
   value to 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/bram_if_cntlr_v1_00_b/data/bram_if_cntlr_v
2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/emc_common_v2_00_a/data/emc_common_v2_1_0.
tcl ...


Address Map for Processor ppc405_i
  (0b0000000000-0b0011111111) plb_bus	dcr_bus
  (0b0100000000-0b0111111111) plb2opb_bridge_i	dcr_bus
  (0b1000010000-0b1000010011) ppc405_i	
  (0b1000100000-0b1000100011) ppc405_i	
  (0000000000-0x1fffffff) plb_ddr_controller_i	plb_bus
  (0x29000000-0x29ffffff) opb_gpio_0	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4c000000-0x4c00ffff) RS232_1	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4d000000-0x4dffffff) opb_intc_i	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4f000000-0x4f00ffff) ms_rst_4regs_0	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4ff00000-0x4ff03fff) opb_slave1_0	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4fff0000-0x4fffffff) opb_timer_0	plb_bus->plb2opb_bridge_i->opb_bus
  (0x50000000-0x50ffffff) plb_emc_0	plb_bus
  (0xffff0000-0xffffffff) plb_bram_if_cntlr_i	plb_bus
Address Map for Processor ppc405_ppcjtag_chain
  (0b0000010000-0b0000010011) ppc405_ppcjtag_chain	
  (0b0000100000-0b0000100011) ppc405_ppcjtag_chain	

Initializing Memory...
Checking ELFs associated with PPC405 instance ppc405_i for overlap...


Analyzing file EX1_OS/executable.elf...
Running Data2Mem with the following command:
data2mem -bm "implementation/system_bd" -bt "implementation/system.bit"  -bd
"EX1_OS/executable.elf" tag ppc405_i  -o b implementation/download.bit 


Memory Initialization completed successfully.





Done!

At Local date and time: Tue May 12 13:09:38 2009
 xbash -q -c "cd /cygdrive/c/Baseline_9_Working_Folder/k-rtos-base-profile-task/; /usr/bin/make -f system.make swclean; exit;" started...

/usr/bin/bash: igncr: unknown option name


rm -rf ppc405_i/lib/
rm -rf ppc405_ppcjtag_chain/lib/
rm -f libgen.log
rm -f EX1_OS/executable.elf 





Done!

At Local date and time: Tue May 12 13:09:43 2009
 xbash -q -c "cd /cygdrive/c/Baseline_9_Working_Folder/k-rtos-base-profile-task/; /usr/bin/make -f system.make libs; exit;" started...

/usr/bin/bash: igncr: unknown option name


*********************************************
Creating software libraries...
*********************************************
libgen -mhs system.mhs -p xc2vp100ff1704-6  system.mss


libgen
Xilinx EDK 9.1.02 Build EDK_J_SP2.4
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.

Command Line: libgen -mhs system.mhs -p xc2vp100ff1704-6 system.mss 



Output Directory (-od)		: C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\
Part (-p)			: virtex2p

Software Specification file	: system.mss


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/ppc405_v2_00_c/data/ppc405_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_v34_v1_02_a/data/plb_v34_v2_1_0.tcl
...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_bram_if_cntlr_v1_00_b/data/plb_bram_if
_cntlr_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb2opb_bridge_v1_01_a/data/plb2opb_bridge
_v2_1_0.tcl ...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/opb_intc_v1_00_c/data/opb_intc_v2_1_0.tcl
...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/jtagppc_cntlr_v2_00_a/data/jtagppc_cntlr_v
2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_emc_v2_00_a/data/plb_emc_v2_1_0.tcl
...



Overriding IP level properties ...
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\modified_plb_ddr
   _controller_v1_00_c\data\modified_plb_ddr_controller_v2_1_0.mpd line 50 -
   plb_ddr_controller_i (modified_plb_ddr_controller) tool is overriding
   PARAMETER C_FAMILY value to virtex2p
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 41 - bram (bram_block) tool is overriding PARAMETER C_FAMILY
   value to virtex2p
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 38 - opb_intc_i (opb_intc) tool is overriding PARAMETER C_FAMILY
   value to virtex2p
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\ppc405_v2_00_c\data\ppc405_v2_1_0.mpd
   line 45 - ppc405_ppcjtag_chain (ppc405) tcl is overriding PARAMETER
   C_ISOCM_DCR_HIGHADDR value to 0b0000010011
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\ppc405_v2_00_c\data\ppc405_v2_1_0.mpd
   line 47 - ppc405_ppcjtag_chain (ppc405) tcl is overriding PARAMETER
   C_DSOCM_DCR_HIGHADDR value to 0b0000100011


INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\jtagppc_cntlr_v2_00_a\data\jtagppc_cntl
   r_v2_1_0.mpd line 35 - jtagppc_0 (jtagppc_cntlr) tool is overriding PARAMETER
   C_DEVICE value to 2vp100
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpio_v2_1_0.m
   pd line 40 - opb_gpio_0 (opb_gpio) tool is overriding PARAMETER C_FAMILY
   value to virtex2p
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_timer_v1_00_b\data\opb_timer_v2_1_0
   .mpd line 34 - opb_timer_0 (opb_timer) tool is overriding PARAMETER C_FAMILY
   value to virtex2p

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/bram_if_cntlr_v1_00_b/data/bram_if_cntlr_v
2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/emc_common_v2_00_a/data/emc_common_v2_1_0.
tcl ...


Address Map for Processor ppc405_i
  (0b0000000000-0b0011111111) plb_bus	dcr_bus
  (0b0100000000-0b0111111111) plb2opb_bridge_i	dcr_bus
  (0b1000010000-0b1000010011) ppc405_i	
  (0b1000100000-0b1000100011) ppc405_i	
  (0000000000-0x1fffffff) plb_ddr_controller_i	plb_bus
  (0x29000000-0x29ffffff) opb_gpio_0	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4c000000-0x4c00ffff) RS232_1	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4d000000-0x4dffffff) opb_intc_i	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4f000000-0x4f00ffff) ms_rst_4regs_0	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4ff00000-0x4ff03fff) opb_slave1_0	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4fff0000-0x4fffffff) opb_timer_0	plb_bus->plb2opb_bridge_i->opb_bus
  (0x50000000-0x50ffffff) plb_emc_0	plb_bus
  (0xffff0000-0xffffffff) plb_bram_if_cntlr_i	plb_bus
Address Map for Processor ppc405_ppcjtag_chain
  (0b0000010000-0b0000010011) ppc405_ppcjtag_chain	
  (0b0000100000-0b0000100011) ppc405_ppcjtag_chain	

Check platform address map ...

Overriding system level properties ...
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 41 - plb_bus (plb_v34) tool is overriding PARAMETER C_PLB_NUM_MASTERS
   value to 3
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 43 - plb_bus (plb_v34) tool is overriding PARAMETER C_PLB_MID_WIDTH
   value to 2
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 44 - plb_bus (plb_v34) tool is overriding PARAMETER C_PLB_AWIDTH value
   to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 45 - plb_bus (plb_v34) tool is overriding PARAMETER C_PLB_DWIDTH value
   to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 49 - plb_bus (plb_v34) tool is overriding PARAMETER C_DCR_AWIDTH value
   to 10
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 50 - plb_bus (plb_v34) tool is overriding PARAMETER C_DCR_DWIDTH value
   to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\modified_plb_ddr
   _controller_v1_00_c\data\modified_plb_ddr_controller_v2_1_0.mpd line 53 -
   plb_ddr_controller_i (modified_plb_ddr_controller) tool is overriding
   PARAMETER C_PLB_NUM_MASTERS value to 3
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\modified_plb_ddr
   _controller_v1_00_c\data\modified_plb_ddr_controller_v2_1_0.mpd line 54 -
   plb_ddr_controller_i (modified_plb_ddr_controller) tool is overriding
   PARAMETER C_PLB_MID_WIDTH value to 2
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\modified_plb_ddr
   _controller_v1_00_c\data\modified_plb_ddr_controller_v2_1_0.mpd line 55 -
   plb_ddr_controller_i (modified_plb_ddr_controller) tool is overriding
   PARAMETER C_PLB_AWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\modified_plb_ddr
   _controller_v1_00_c\data\modified_plb_ddr_controller_v2_1_0.mpd line 56 -
   plb_ddr_controller_i (modified_plb_ddr_controller) tool is overriding
   PARAMETER C_PLB_DWIDTH value to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\data\plb_bram
   _if_cntlr_v2_1_0.mpd line 42 - plb_bram_if_cntlr_i (plb_bram_if_cntlr) tool
   is overriding PARAMETER c_num_masters value to 3
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\data\plb_bram
   _if_cntlr_v2_1_0.mpd line 46 - plb_bram_if_cntlr_i (plb_bram_if_cntlr) tool
   is overriding PARAMETER c_plb_dwidth value to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\data\plb_bram
   _if_cntlr_v2_1_0.mpd line 47 - plb_bram_if_cntlr_i (plb_bram_if_cntlr) tool
   is overriding PARAMETER c_plb_awidth value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\data\plb_bram
   _if_cntlr_v2_1_0.mpd line 49 - plb_bram_if_cntlr_i (plb_bram_if_cntlr) tool
   is overriding PARAMETER c_plb_mid_width value to 2


INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 38 - bram (bram_block) tool is overriding PARAMETER C_PORT_DWIDTH
   value to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 39 - bram (bram_block) tool is overriding PARAMETER C_PORT_AWIDTH
   value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 40 - bram (bram_block) tool is overriding PARAMETER C_NUM_WE
   value to 8
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 48 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_PLB_AWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 49 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_PLB_DWIDTH value to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 50 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_PLB_NUM_MASTERS value to 3
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 51 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_PLB_MID_WIDTH value to 2
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 52 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 53 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 56 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_DCR_AWIDTH value to 10
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 57 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_DCR_DWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 36 - opb_bus (opb_v20) tool is overriding PARAMETER C_OPB_AWIDTH value
   to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 37 - opb_bus (opb_v20) tool is overriding PARAMETER C_OPB_DWIDTH value
   to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 38 - opb_bus (opb_v20) tool is overriding PARAMETER C_NUM_MASTERS value
   to 2
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 39 - opb_bus (opb_v20) tool is overriding PARAMETER C_NUM_SLAVES value
   to 7
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 42 - opb_intc_i (opb_intc) tool is overriding PARAMETER C_OPB_AWIDTH
   value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 43 - opb_intc_i (opb_intc) tool is overriding PARAMETER C_OPB_DWIDTH
   value to 32
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core_v2_1_0.tc
l ...
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 46 - opb_intc_i (opb_intc) tcl is overriding PARAMETER
   C_NUM_INTR_INPUTS value to 21
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core_v2_1_0.tc
l ...
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 47 - opb_intc_i (opb_intc) tcl is overriding PARAMETER C_KIND_OF_INTR
   value to 0b00000000000000000000000001000000
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core_v2_1_0.tc
l ...


INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 48 - opb_intc_i (opb_intc) tcl is overriding PARAMETER C_KIND_OF_EDGE
   value to 0b00000000000000000000000001000000
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core_v2_1_0.tc
l ...
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 49 - opb_intc_i (opb_intc) tcl is overriding PARAMETER C_KIND_OF_LVL
   value to 0b00000000000000000000000000000001
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_uartlite_v1_00_b\data\opb_uartlite_
   v2_1_0.mpd line 37 - RS232_1 (opb_uartlite) tool is overriding PARAMETER
   C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_uartlite_v1_00_b\data\opb_uartlite_
   v2_1_0.mpd line 38 - RS232_1 (opb_uartlite) tool is overriding PARAMETER
   C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\opbslave_ext_bri
   dge_v3_10_a\data\opbslave_ext_bridge_v2_1_0.mpd line 20 -
   opbslave_ext_bridge_i (opbslave_ext_bridge) tool is overriding PARAMETER
   C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\opbslave_ext_bri
   dge_v3_10_a\data\opbslave_ext_bridge_v2_1_0.mpd line 21 -
   opbslave_ext_bridge_i (opbslave_ext_bridge) tool is overriding PARAMETER
   C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\plb_psb_bridge_v
   1_00_a\data\plb_psb_bridge_v2_1_0.mpd line 87 - plb_psb_bridge_i
   (plb_psb_bridge) tool is overriding PARAMETER C_PLB_NUM_MASTERS value to 3
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\plb_psb_bridge_v
   1_00_a\data\plb_psb_bridge_v2_1_0.mpd line 88 - plb_psb_bridge_i
   (plb_psb_bridge) tool is overriding PARAMETER C_PLB_MID_WIDTH value to 2
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\plb_psb_bridge_v
   1_00_a\data\plb_psb_bridge_v2_1_0.mpd line 93 - plb_psb_bridge_i
   (plb_psb_bridge) tool is overriding PARAMETER C_PLB_AWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\plb_psb_bridge_v
   1_00_a\data\plb_psb_bridge_v2_1_0.mpd line 94 - plb_psb_bridge_i
   (plb_psb_bridge) tool is overriding PARAMETER C_PLB_DWIDTH value to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\dcr_v29_v1_00_a\data\dcr_v29_v2_1_0.mpd
   line 38 - dcr_bus (dcr_v29) tool is overriding PARAMETER C_DCR_NUM_SLAVES
   value to 2
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\dcr_v29_v1_00_a\data\dcr_v29_v2_1_0.mpd
   line 39 - dcr_bus (dcr_v29) tool is overriding PARAMETER C_DCR_AWIDTH value
   to 10
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\dcr_v29_v1_00_a\data\dcr_v29_v2_1_0.mpd
   line 40 - dcr_bus (dcr_v29) tool is overriding PARAMETER C_DCR_DWIDTH value
   to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\ms_rst_4regs_v1_
   00_a\data\ms_rst_4regs_v2_1_0.mpd line 31 - ms_rst_4regs_0 (ms_rst_4regs)
   tool is overriding PARAMETER C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\ms_rst_4regs_v1_
   00_a\data\ms_rst_4regs_v2_1_0.mpd line 32 - ms_rst_4regs_0 (ms_rst_4regs)
   tool is overriding PARAMETER C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\opb_slave1_v1_00
   _a\data\opb_slave1_v2_1_0.mpd line 31 - opb_slave1_0 (opb_slave1) tool is
   overriding PARAMETER C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\opb_slave1_v1_00
   _a\data\opb_slave1_v2_1_0.mpd line 32 - opb_slave1_0 (opb_slave1) tool is
   overriding PARAMETER C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_emc_v2_00_a\data\plb_emc_v2_1_0.mpd
   line 38 - plb_emc_0 (plb_emc) tool is overriding PARAMETER C_NUM_MASTERS
   value to 3
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_emc_v2_00_a\data\plb_emc_v2_1_0.mpd
   line 92 - plb_emc_0 (plb_emc) tool is overriding PARAMETER C_PLB_DWIDTH value
   to 64


INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_emc_v2_00_a\data\plb_emc_v2_1_0.mpd
   line 93 - plb_emc_0 (plb_emc) tool is overriding PARAMETER C_PLB_AWIDTH value
   to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_emc_v2_00_a\data\plb_emc_v2_1_0.mpd
   line 96 - plb_emc_0 (plb_emc) tool is overriding PARAMETER C_PLB_MID_WIDTH
   value to 2
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpio_v2_1_0.m
   pd line 38 - opb_gpio_0 (opb_gpio) tool is overriding PARAMETER C_OPB_AWIDTH
   value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpio_v2_1_0.m
   pd line 39 - opb_gpio_0 (opb_gpio) tool is overriding PARAMETER C_OPB_DWIDTH
   value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_timer_v1_00_b\data\opb_timer_v2_1_0
   .mpd line 41 - opb_timer_0 (opb_timer) tool is overriding PARAMETER
   C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_timer_v1_00_b\data\opb_timer_v2_1_0
   .mpd line 42 - opb_timer_0 (opb_timer) tool is overriding PARAMETER
   C_OPB_DWIDTH value to 32

Running system level Update ...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core_v2_1_0.tc
l ...

Check platform configuration ...
INFO:MDT - IPNAME:modified_plb_ddr_controller INSTANCE:plb_ddr_controller_i -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs line 143 -
   An example UCF for this core is available and must be modified for use in the
   system. Please refer to the EDK Getting Started guide for the location of
   this file.
IPNAME:plb_v34 INSTANCE:plb_bus -
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs line 129 - 3
master(s) : 5 slave(s)
IPNAME:opb_v20 INSTANCE:opb_bus -
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs line 205 - 2
master(s) : 7 slave(s)
IPNAME:dcr_v29 INSTANCE:dcr_bus -
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs line 338 - 1
master(s) : 2 slave(s)

Check port drivers...



Performing Clock DRCs...

WARNING:MDT - No Top-level Input clock for the design. 


INFO:MDT - The following PARAMETERs of os uCOS-II are ignored as their category
   selection PARAMETER uC-Probe is set to "false" in MSS 
WARNING:MDT - C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mss
   line 20 - Ignoring PARAMETER uC-Probe  ...
WARNING:MDT - C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mss
   line 53 - PARAMETER use_dcr is deprecated !. The parameter USE_DCR for the
   intc driver has been deprecated.  Any reference to this parameter in the MSS
   file will be ignored..
   To avoid seeing this Warning again, please remove PARAMETER use_dcr.
INFO:MDT - List of peripherals addressable from processor instance ppc405_i : 
  - plb_bus
  - plb2opb_bridge_i
  - plb_ddr_controller_i
WARNING:MDT - C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs
   line 143 - No Driver Found for instance plb_ddr_controller_i. To avoid seeing
   this warning, assign the appropriate driver or driver "generic 1.00.a " to
   instance plb_ddr_controller_i

  - plb_bram_if_cntlr_i
WARNING:MDT - C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs
   line 169 - No Driver Found for instance plb_bram_if_cntlr_i. To avoid seeing
   this warning, assign the appropriate driver or driver "generic 1.00.a " to
   instance plb_bram_if_cntlr_i

  - opb_bus
  - opb_gpio_0
  - opb_intc_i
  - RS232_1
  - ms_rst_4regs_0
  - opb_slave1_0
  - opb_timer_0
  - plb_psb_bridge_i
WARNING:MDT - C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs
   line 306 - No Driver Found for instance plb_psb_bridge_i. To avoid seeing
   this warning, assign the appropriate driver or driver "generic 1.00.a " to
   instance plb_psb_bridge_i

  - plb_emc_0
INFO:MDT - List of peripherals addressable from processor instance
   ppc405_ppcjtag_chain : 

Building Directory Structure for ppc405_i



Generating platform libraries and device drivers ...

Running CopyFiles ...

Copying files for os uCOS-II_v2_86_a from
C:\edk_user_repository\Micrium\bsp\uCOS-II_v2_86_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\uCOS-II_v2
_86_a\ ...



Copying files for driver plbarb_v1_01_a from
C:\EDK\sw\XilinxProcessorIPLib\drivers\plbarb_v1_01_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\plbarb_v1_
01_a\ ...



Copying files for driver plb2opb_v1_00_a from
C:\EDK\sw\XilinxProcessorIPLib\drivers\plb2opb_v1_00_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\plb2opb_v1
_00_a\ ...



Copying files for driver opbarb_v1_02_a from
C:\EDK\sw\XilinxProcessorIPLib\drivers\opbarb_v1_02_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\opbarb_v1_
02_a\ ...



Copying files for driver gpio_v2_01_a from
C:\EDK\sw\XilinxProcessorIPLib\drivers\gpio_v2_01_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\gpio_v2_01
_a\ ...



Copying files for driver intc_v1_00_c from
C:\EDK\sw\XilinxProcessorIPLib\drivers\intc_v1_00_c\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\intc_v1_00
_c\ ...



Copying files for driver uartlite_v1_01_a from
C:\EDK\sw\XilinxProcessorIPLib\drivers\uartlite_v1_01_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\uartlite_v
1_01_a\ ...



Copying files for driver ms_rst_4regs_v1_00_a from
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\drivers\ms_rst_4regs_v1_00
_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\ms_rst_4re
gs_v1_00_a\ ...



Copying files for driver opb_slave1_v1_00_a from
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\drivers\opb_slave1_v1_00_a
\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\opb_slave1
_v1_00_a\ ...



Copying files for driver tmrctr_v1_00_b from
C:\EDK\sw\XilinxProcessorIPLib\drivers\tmrctr_v1_00_b\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\tmrctr_v1_
00_b\ ...



Copying files for driver cpu_ppc405_v1_00_a from
C:\EDK\sw\XilinxProcessorIPLib\drivers\cpu_ppc405_v1_00_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\cpu_ppc405
_v1_00_a\ ...



Running DRCs for OSes, Drivers and Libraries ... 
uC/OS-II DRC ...

Running generate for OS'es, Drivers and Libraries ... 



Running post_generate for OS'es, Drivers and Libraries ... 



Running make for Drivers and Libraries ... 

Configuring make for target include using:

make -s include "COMPILER=powerpc-eabi-gcc" "ARCHIVER=powerpc-eabi-ar"
"COMPILER_FLAGS= -O2 -c" "EXTRA_COMPILER_FLAGS=-g" 



Configuring make for target libs using:

make -s libs "COMPILER=powerpc-eabi-gcc" "ARCHIVER=powerpc-eabi-ar"
"COMPILER_FLAGS= -O2 -c" "EXTRA_COMPILER_FLAGS=-g" 
Compiling common


Compiling ipif


powerpc-eabi-ar: creating ../../../lib/libxil.a


Compiling bsp


Compiling plb_arbiter


Compiling plb_to_opb


Compiling opbarb


Compiling gpio


Compiling intc


Compiling uartlite


Compiling ms_rst_4regs


Compiling opb_slave1


Compiling tmrctr


Compiling cpu_ppc405



Libraries generated in
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\lib\ directory

Running execs_generate for OS'es, Drivers and Libraries ... 



Building Directory Structure for ppc405_ppcjtag_chain



Generating platform libraries and device drivers ...

Running CopyFiles ...

Copying files for os standalone_v1_00_a from
C:\EDK\sw\lib\bsp\standalone_v1_00_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_ppcjtag_chain\libsr
c\standalone_v1_00_a\ ...



Copying files for driver cpu_ppc405_v1_00_a from
C:\EDK\sw\XilinxProcessorIPLib\drivers\cpu_ppc405_v1_00_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_ppcjtag_chain\libsr
c\cpu_ppc405_v1_00_a\ ...



Running DRCs for OSes, Drivers and Libraries ... 

Running generate for OS'es, Drivers and Libraries ... 



Running post_generate for OS'es, Drivers and Libraries ... 

Running make for Drivers and Libraries ... 

Configuring make for target include using:

make -s include "COMPILER=powerpc-eabi-gcc" "ARCHIVER=powerpc-eabi-ar"
"COMPILER_FLAGS= -O2 -c" "EXTRA_COMPILER_FLAGS=-g" 



Configuring make for target libs using:

make -s libs "COMPILER=powerpc-eabi-gcc" "ARCHIVER=powerpc-eabi-ar"
"COMPILER_FLAGS= -O2 -c" "EXTRA_COMPILER_FLAGS=-g" 
Compiling common


Compiling bsp


powerpc-eabi-ar: creating ../../../lib/libxil.a


Compiling cpu_ppc405



Libraries generated in
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_ppcjtag_chain\lib\
directory

Running execs_generate for OS'es, Drivers and Libraries ... 

LibGen Done. 




Done!

At Local date and time: Tue May 12 13:10:10 2009
 xbash -q -c "cd /cygdrive/c/Baseline_9_Working_Folder/k-rtos-base-profile-task/; /usr/bin/make -f system.make program; exit;" started...

powerpc-eabi-gcc -O2 C:/Micrium/SOFTWARE/EvalBoards/Amirix/AP1000/GNU/EX1_OS/app.c  -o EX1_OS/executable.elf \
      -g    -I./ppc405_i/include/  -L./ppc405_i/lib/  \
  


/usr/bin/bash: igncr: unknown option name


powerpc-eabi-size EX1_OS/executable.elf 
   text	   data	    bss	    dec	    hex	filename
  29730	    508	  11988	  42226	   a4f2	EX1_OS/executable.elf





Done!

At Local date and time: Tue May 12 13:10:15 2009
 xbash -q -c "cd /cygdrive/c/Baseline_9_Working_Folder/k-rtos-base-profile-task/; /usr/bin/make -f system.make init_bram; exit;" started...

*********************************************
Initializing BRAM contents of the bitstream
*********************************************
bitinit system.mhs  -pe ppc405_i EX1_OS/executable.elf  \
-bt implementation/system.bit -o implementation/download.bit


/usr/bin/bash: igncr: unknown option name



bitinit version Xilinx EDK 9.1.02 Build EDK_J_SP2.4
Copyright (c) Xilinx Inc. 2002.

Parsing MHS File system.mhs...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/ppc405_v2_00_c/data/ppc405_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_v34_v1_02_a/data/plb_v34_v2_1_0.tcl
...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_bram_if_cntlr_v1_00_b/data/plb_bram_if
_cntlr_v2_1_0.tcl ...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb2opb_bridge_v1_01_a/data/plb2opb_bridge
_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/opb_intc_v1_00_c/data/opb_intc_v2_1_0.tcl
...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/jtagppc_cntlr_v2_00_a/data/jtagppc_cntlr_v
2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_emc_v2_00_a/data/plb_emc_v2_1_0.tcl
...

Overriding IP level properties ...
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\modified_plb_ddr
   _controller_v1_00_c\data\modified_plb_ddr_controller_v2_1_0.mpd line 50 -
   plb_ddr_controller_i (modified_plb_ddr_controller) tool is overriding
   PARAMETER C_FAMILY value to 
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 41 - bram (bram_block) tool is overriding PARAMETER C_FAMILY
   value to 
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 38 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_FAMILY value to 
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 38 - opb_intc_i (opb_intc) tool is overriding PARAMETER C_FAMILY
   value to 
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\plb_psb_bridge_v
   1_00_a\data\plb_psb_bridge_v2_1_0.mpd line 97 - plb_psb_bridge_i
   (plb_psb_bridge) tool is overriding PARAMETER C_FAMILY value to 
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\ppc405_v2_00_c\data\ppc405_v2_1_0.mpd
   line 45 - ppc405_ppcjtag_chain (ppc405) tcl is overriding PARAMETER
   C_ISOCM_DCR_HIGHADDR value to 0b0000010011
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\ppc405_v2_00_c\data\ppc405_v2_1_0.mpd
   line 47 - ppc405_ppcjtag_chain (ppc405) tcl is overriding PARAMETER
   C_DSOCM_DCR_HIGHADDR value to 0b0000100011
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\jtagppc_cntlr_v2_00_a\data\jtagppc_cntl
   r_v2_1_0.mpd line 35 - jtagppc_0 (jtagppc_cntlr) tool is overriding PARAMETER
   C_DEVICE value to 
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\ms_rst_4regs_v1_
   00_a\data\ms_rst_4regs_v2_1_0.mpd line 34 - ms_rst_4regs_0 (ms_rst_4regs)
   tool is overriding PARAMETER C_FAMILY value to 
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\opb_slave1_v1_00
   _a\data\opb_slave1_v2_1_0.mpd line 34 - opb_slave1_0 (opb_slave1) tool is
   overriding PARAMETER C_FAMILY value to 
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpio_v2_1_0.m
   pd line 40 - opb_gpio_0 (opb_gpio) tool is overriding PARAMETER C_FAMILY
   value to 
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_timer_v1_00_b\data\opb_timer_v2_1_0
   .mpd line 34 - opb_timer_0 (opb_timer) tool is overriding PARAMETER C_FAMILY
   value to 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/bram_if_cntlr_v1_00_b/data/bram_if_cntlr_v
2_1_0.tcl ...




Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/emc_common_v2_00_a/data/emc_common_v2_1_0.
tcl ...
Address Map for Processor ppc405_i
  (0b0000000000-0b0011111111) plb_bus	dcr_bus
  (0b0100000000-0b0111111111) plb2opb_bridge_i	dcr_bus
  (0b1000010000-0b1000010011) ppc405_i	
  (0b1000100000-0b1000100011) ppc405_i	
  (0000000000-0x1fffffff) plb_ddr_controller_i	plb_bus
  (0x29000000-0x29ffffff) opb_gpio_0	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4c000000-0x4c00ffff) RS232_1	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4d000000-0x4dffffff) opb_intc_i	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4f000000-0x4f00ffff) ms_rst_4regs_0	plb_bus->plb2opb_bridge_i->opb_bus


  (0x4ff00000-0x4ff03fff) opb_slave1_0	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4fff0000-0x4fffffff) opb_timer_0	plb_bus->plb2opb_bridge_i->opb_bus
  (0x50000000-0x50ffffff) plb_emc_0	plb_bus
  (0xffff0000-0xffffffff) plb_bram_if_cntlr_i	plb_bus
Address Map for Processor ppc405_ppcjtag_chain
  (0b0000010000-0b0000010011) ppc405_ppcjtag_chain	
  (0b0000100000-0b0000100011) ppc405_ppcjtag_chain	

Initializing Memory...
Checking ELFs associated with PPC405 instance ppc405_i for overlap...


Analyzing file EX1_OS/executable.elf...
Running Data2Mem with the following command:
data2mem -bm "implementation/system_bd" -bt "implementation/system.bit"  -bd
"EX1_OS/executable.elf" tag ppc405_i  -o b implementation/download.bit 


Memory Initialization completed successfully.





Done!

At Local date and time: Tue May 12 13:31:28 2009
 xbash -q -c "cd /cygdrive/c/Baseline_9_Working_Folder/k-rtos-base-profile-task/; /usr/bin/make -f system.make swclean; exit;" started...

/usr/bin/bash: igncr: unknown option name


rm -rf ppc405_i/lib/
rm -rf ppc405_ppcjtag_chain/lib/
rm -f libgen.log
rm -f EX1_OS/executable.elf 





Done!

At Local date and time: Tue May 12 13:31:33 2009
 xbash -q -c "cd /cygdrive/c/Baseline_9_Working_Folder/k-rtos-base-profile-task/; /usr/bin/make -f system.make libs; exit;" started...

/usr/bin/bash: igncr: unknown option name


*********************************************
Creating software libraries...
*********************************************
libgen -mhs system.mhs -p xc2vp100ff1704-6  system.mss


libgen
Xilinx EDK 9.1.02 Build EDK_J_SP2.4
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.

Command Line: libgen -mhs system.mhs -p xc2vp100ff1704-6 system.mss 



Output Directory (-od)		: C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\
Part (-p)			: virtex2p

Software Specification file	: system.mss


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/ppc405_v2_00_c/data/ppc405_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_v34_v1_02_a/data/plb_v34_v2_1_0.tcl
...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_bram_if_cntlr_v1_00_b/data/plb_bram_if
_cntlr_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb2opb_bridge_v1_01_a/data/plb2opb_bridge
_v2_1_0.tcl ...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/opb_intc_v1_00_c/data/opb_intc_v2_1_0.tcl
...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/jtagppc_cntlr_v2_00_a/data/jtagppc_cntlr_v
2_1_0.tcl ...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_emc_v2_00_a/data/plb_emc_v2_1_0.tcl
...

Overriding IP level properties ...
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\modified_plb_ddr
   _controller_v1_00_c\data\modified_plb_ddr_controller_v2_1_0.mpd line 50 -
   plb_ddr_controller_i (modified_plb_ddr_controller) tool is overriding
   PARAMETER C_FAMILY value to virtex2p
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 41 - bram (bram_block) tool is overriding PARAMETER C_FAMILY
   value to virtex2p
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 38 - opb_intc_i (opb_intc) tool is overriding PARAMETER C_FAMILY
   value to virtex2p
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\ppc405_v2_00_c\data\ppc405_v2_1_0.mpd
   line 45 - ppc405_ppcjtag_chain (ppc405) tcl is overriding PARAMETER
   C_ISOCM_DCR_HIGHADDR value to 0b0000010011
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\ppc405_v2_00_c\data\ppc405_v2_1_0.mpd
   line 47 - ppc405_ppcjtag_chain (ppc405) tcl is overriding PARAMETER
   C_DSOCM_DCR_HIGHADDR value to 0b0000100011


INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\jtagppc_cntlr_v2_00_a\data\jtagppc_cntl
   r_v2_1_0.mpd line 35 - jtagppc_0 (jtagppc_cntlr) tool is overriding PARAMETER
   C_DEVICE value to 2vp100
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpio_v2_1_0.m
   pd line 40 - opb_gpio_0 (opb_gpio) tool is overriding PARAMETER C_FAMILY
   value to virtex2p
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_timer_v1_00_b\data\opb_timer_v2_1_0
   .mpd line 34 - opb_timer_0 (opb_timer) tool is overriding PARAMETER C_FAMILY
   value to virtex2p

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/bram_if_cntlr_v1_00_b/data/bram_if_cntlr_v
2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/emc_common_v2_00_a/data/emc_common_v2_1_0.
tcl ...


Address Map for Processor ppc405_i
  (0b0000000000-0b0011111111) plb_bus	dcr_bus
  (0b0100000000-0b0111111111) plb2opb_bridge_i	dcr_bus
  (0b1000010000-0b1000010011) ppc405_i	
  (0b1000100000-0b1000100011) ppc405_i	
  (0000000000-0x1fffffff) plb_ddr_controller_i	plb_bus
  (0x29000000-0x29ffffff) opb_gpio_0	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4c000000-0x4c00ffff) RS232_1	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4d000000-0x4dffffff) opb_intc_i	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4f000000-0x4f00ffff) ms_rst_4regs_0	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4ff00000-0x4ff03fff) opb_slave1_0	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4fff0000-0x4fffffff) opb_timer_0	plb_bus->plb2opb_bridge_i->opb_bus
  (0x50000000-0x50ffffff) plb_emc_0	plb_bus
  (0xffff0000-0xffffffff) plb_bram_if_cntlr_i	plb_bus
Address Map for Processor ppc405_ppcjtag_chain
  (0b0000010000-0b0000010011) ppc405_ppcjtag_chain	
  (0b0000100000-0b0000100011) ppc405_ppcjtag_chain	

Check platform address map ...

Overriding system level properties ...
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 41 - plb_bus (plb_v34) tool is overriding PARAMETER C_PLB_NUM_MASTERS
   value to 3
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 43 - plb_bus (plb_v34) tool is overriding PARAMETER C_PLB_MID_WIDTH
   value to 2
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 44 - plb_bus (plb_v34) tool is overriding PARAMETER C_PLB_AWIDTH value
   to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 45 - plb_bus (plb_v34) tool is overriding PARAMETER C_PLB_DWIDTH value
   to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 49 - plb_bus (plb_v34) tool is overriding PARAMETER C_DCR_AWIDTH value
   to 10
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 50 - plb_bus (plb_v34) tool is overriding PARAMETER C_DCR_DWIDTH value
   to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\modified_plb_ddr
   _controller_v1_00_c\data\modified_plb_ddr_controller_v2_1_0.mpd line 53 -
   plb_ddr_controller_i (modified_plb_ddr_controller) tool is overriding
   PARAMETER C_PLB_NUM_MASTERS value to 3
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\modified_plb_ddr
   _controller_v1_00_c\data\modified_plb_ddr_controller_v2_1_0.mpd line 54 -
   plb_ddr_controller_i (modified_plb_ddr_controller) tool is overriding
   PARAMETER C_PLB_MID_WIDTH value to 2
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\modified_plb_ddr
   _controller_v1_00_c\data\modified_plb_ddr_controller_v2_1_0.mpd line 55 -
   plb_ddr_controller_i (modified_plb_ddr_controller) tool is overriding
   PARAMETER C_PLB_AWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\modified_plb_ddr
   _controller_v1_00_c\data\modified_plb_ddr_controller_v2_1_0.mpd line 56 -
   plb_ddr_controller_i (modified_plb_ddr_controller) tool is overriding
   PARAMETER C_PLB_DWIDTH value to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\data\plb_bram
   _if_cntlr_v2_1_0.mpd line 42 - plb_bram_if_cntlr_i (plb_bram_if_cntlr) tool
   is overriding PARAMETER c_num_masters value to 3
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\data\plb_bram
   _if_cntlr_v2_1_0.mpd line 46 - plb_bram_if_cntlr_i (plb_bram_if_cntlr) tool
   is overriding PARAMETER c_plb_dwidth value to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\data\plb_bram
   _if_cntlr_v2_1_0.mpd line 47 - plb_bram_if_cntlr_i (plb_bram_if_cntlr) tool
   is overriding PARAMETER c_plb_awidth value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\data\plb_bram
   _if_cntlr_v2_1_0.mpd line 49 - plb_bram_if_cntlr_i (plb_bram_if_cntlr) tool
   is overriding PARAMETER c_plb_mid_width value to 2


INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 38 - bram (bram_block) tool is overriding PARAMETER C_PORT_DWIDTH
   value to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 39 - bram (bram_block) tool is overriding PARAMETER C_PORT_AWIDTH
   value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 40 - bram (bram_block) tool is overriding PARAMETER C_NUM_WE
   value to 8
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 48 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_PLB_AWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 49 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_PLB_DWIDTH value to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 50 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_PLB_NUM_MASTERS value to 3
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 51 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_PLB_MID_WIDTH value to 2
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 52 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 53 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 56 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_DCR_AWIDTH value to 10
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 57 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_DCR_DWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 36 - opb_bus (opb_v20) tool is overriding PARAMETER C_OPB_AWIDTH value
   to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 37 - opb_bus (opb_v20) tool is overriding PARAMETER C_OPB_DWIDTH value
   to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 38 - opb_bus (opb_v20) tool is overriding PARAMETER C_NUM_MASTERS value
   to 2
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 39 - opb_bus (opb_v20) tool is overriding PARAMETER C_NUM_SLAVES value
   to 7
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 42 - opb_intc_i (opb_intc) tool is overriding PARAMETER C_OPB_AWIDTH
   value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 43 - opb_intc_i (opb_intc) tool is overriding PARAMETER C_OPB_DWIDTH
   value to 32
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core_v2_1_0.tc
l ...
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 46 - opb_intc_i (opb_intc) tcl is overriding PARAMETER
   C_NUM_INTR_INPUTS value to 21
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core_v2_1_0.tc
l ...
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 47 - opb_intc_i (opb_intc) tcl is overriding PARAMETER C_KIND_OF_INTR
   value to 0b00000000000000000000000001000000
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core_v2_1_0.tc
l ...


INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 48 - opb_intc_i (opb_intc) tcl is overriding PARAMETER C_KIND_OF_EDGE
   value to 0b00000000000000000000000001000000
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core_v2_1_0.tc
l ...
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 49 - opb_intc_i (opb_intc) tcl is overriding PARAMETER C_KIND_OF_LVL
   value to 0b00000000000000000000000000000001
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_uartlite_v1_00_b\data\opb_uartlite_
   v2_1_0.mpd line 37 - RS232_1 (opb_uartlite) tool is overriding PARAMETER
   C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_uartlite_v1_00_b\data\opb_uartlite_
   v2_1_0.mpd line 38 - RS232_1 (opb_uartlite) tool is overriding PARAMETER
   C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\opbslave_ext_bri
   dge_v3_10_a\data\opbslave_ext_bridge_v2_1_0.mpd line 20 -
   opbslave_ext_bridge_i (opbslave_ext_bridge) tool is overriding PARAMETER
   C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\opbslave_ext_bri
   dge_v3_10_a\data\opbslave_ext_bridge_v2_1_0.mpd line 21 -
   opbslave_ext_bridge_i (opbslave_ext_bridge) tool is overriding PARAMETER
   C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\plb_psb_bridge_v
   1_00_a\data\plb_psb_bridge_v2_1_0.mpd line 87 - plb_psb_bridge_i
   (plb_psb_bridge) tool is overriding PARAMETER C_PLB_NUM_MASTERS value to 3
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\plb_psb_bridge_v
   1_00_a\data\plb_psb_bridge_v2_1_0.mpd line 88 - plb_psb_bridge_i
   (plb_psb_bridge) tool is overriding PARAMETER C_PLB_MID_WIDTH value to 2
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\plb_psb_bridge_v
   1_00_a\data\plb_psb_bridge_v2_1_0.mpd line 93 - plb_psb_bridge_i
   (plb_psb_bridge) tool is overriding PARAMETER C_PLB_AWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\plb_psb_bridge_v
   1_00_a\data\plb_psb_bridge_v2_1_0.mpd line 94 - plb_psb_bridge_i
   (plb_psb_bridge) tool is overriding PARAMETER C_PLB_DWIDTH value to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\dcr_v29_v1_00_a\data\dcr_v29_v2_1_0.mpd
   line 38 - dcr_bus (dcr_v29) tool is overriding PARAMETER C_DCR_NUM_SLAVES
   value to 2
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\dcr_v29_v1_00_a\data\dcr_v29_v2_1_0.mpd
   line 39 - dcr_bus (dcr_v29) tool is overriding PARAMETER C_DCR_AWIDTH value
   to 10
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\dcr_v29_v1_00_a\data\dcr_v29_v2_1_0.mpd
   line 40 - dcr_bus (dcr_v29) tool is overriding PARAMETER C_DCR_DWIDTH value
   to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\ms_rst_4regs_v1_
   00_a\data\ms_rst_4regs_v2_1_0.mpd line 31 - ms_rst_4regs_0 (ms_rst_4regs)
   tool is overriding PARAMETER C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\ms_rst_4regs_v1_
   00_a\data\ms_rst_4regs_v2_1_0.mpd line 32 - ms_rst_4regs_0 (ms_rst_4regs)
   tool is overriding PARAMETER C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\opb_slave1_v1_00
   _a\data\opb_slave1_v2_1_0.mpd line 31 - opb_slave1_0 (opb_slave1) tool is
   overriding PARAMETER C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\opb_slave1_v1_00
   _a\data\opb_slave1_v2_1_0.mpd line 32 - opb_slave1_0 (opb_slave1) tool is
   overriding PARAMETER C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_emc_v2_00_a\data\plb_emc_v2_1_0.mpd
   line 38 - plb_emc_0 (plb_emc) tool is overriding PARAMETER C_NUM_MASTERS
   value to 3
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_emc_v2_00_a\data\plb_emc_v2_1_0.mpd
   line 92 - plb_emc_0 (plb_emc) tool is overriding PARAMETER C_PLB_DWIDTH value
   to 64


INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_emc_v2_00_a\data\plb_emc_v2_1_0.mpd
   line 93 - plb_emc_0 (plb_emc) tool is overriding PARAMETER C_PLB_AWIDTH value
   to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_emc_v2_00_a\data\plb_emc_v2_1_0.mpd
   line 96 - plb_emc_0 (plb_emc) tool is overriding PARAMETER C_PLB_MID_WIDTH
   value to 2
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpio_v2_1_0.m
   pd line 38 - opb_gpio_0 (opb_gpio) tool is overriding PARAMETER C_OPB_AWIDTH
   value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpio_v2_1_0.m
   pd line 39 - opb_gpio_0 (opb_gpio) tool is overriding PARAMETER C_OPB_DWIDTH
   value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_timer_v1_00_b\data\opb_timer_v2_1_0
   .mpd line 41 - opb_timer_0 (opb_timer) tool is overriding PARAMETER
   C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_timer_v1_00_b\data\opb_timer_v2_1_0
   .mpd line 42 - opb_timer_0 (opb_timer) tool is overriding PARAMETER
   C_OPB_DWIDTH value to 32

Running system level Update ...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core_v2_1_0.tc
l ...

Check platform configuration ...
INFO:MDT - IPNAME:modified_plb_ddr_controller INSTANCE:plb_ddr_controller_i -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs line 143 -
   An example UCF for this core is available and must be modified for use in the
   system. Please refer to the EDK Getting Started guide for the location of
   this file.
IPNAME:plb_v34 INSTANCE:plb_bus -
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs line 129 - 3
master(s) : 5 slave(s)
IPNAME:opb_v20 INSTANCE:opb_bus -
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs line 205 - 2
master(s) : 7 slave(s)
IPNAME:dcr_v29 INSTANCE:dcr_bus -
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs line 338 - 1
master(s) : 2 slave(s)

Check port drivers...



Performing Clock DRCs...

WARNING:MDT - No Top-level Input clock for the design. 


INFO:MDT - The following PARAMETERs of os uCOS-II are ignored as their category
   selection PARAMETER uC-Probe is set to "false" in MSS 
WARNING:MDT - C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mss
   line 20 - Ignoring PARAMETER uC-Probe  ...
WARNING:MDT - C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mss
   line 53 - PARAMETER use_dcr is deprecated !. The parameter USE_DCR for the
   intc driver has been deprecated.  Any reference to this parameter in the MSS
   file will be ignored..
   To avoid seeing this Warning again, please remove PARAMETER use_dcr.
INFO:MDT - List of peripherals addressable from processor instance ppc405_i : 
  - plb_bus
  - plb2opb_bridge_i
  - plb_ddr_controller_i
WARNING:MDT - C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs
   line 143 - No Driver Found for instance plb_ddr_controller_i. To avoid seeing
   this warning, assign the appropriate driver or driver "generic 1.00.a " to
   instance plb_ddr_controller_i

  - plb_bram_if_cntlr_i
WARNING:MDT - C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs
   line 169 - No Driver Found for instance plb_bram_if_cntlr_i. To avoid seeing
   this warning, assign the appropriate driver or driver "generic 1.00.a " to
   instance plb_bram_if_cntlr_i

  - opb_bus
  - opb_gpio_0
  - opb_intc_i
  - RS232_1
  - ms_rst_4regs_0
  - opb_slave1_0
  - opb_timer_0
  - plb_psb_bridge_i
WARNING:MDT - C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs
   line 306 - No Driver Found for instance plb_psb_bridge_i. To avoid seeing
   this warning, assign the appropriate driver or driver "generic 1.00.a " to
   instance plb_psb_bridge_i

  - plb_emc_0
INFO:MDT - List of peripherals addressable from processor instance
   ppc405_ppcjtag_chain : 

Building Directory Structure for ppc405_i



Generating platform libraries and device drivers ...

Running CopyFiles ...

Copying files for os uCOS-II_v2_86_a from
C:\edk_user_repository\Micrium\bsp\uCOS-II_v2_86_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\uCOS-II_v2
_86_a\ ...



Copying files for driver plbarb_v1_01_a from
C:\EDK\sw\XilinxProcessorIPLib\drivers\plbarb_v1_01_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\plbarb_v1_
01_a\ ...



Copying files for driver plb2opb_v1_00_a from
C:\EDK\sw\XilinxProcessorIPLib\drivers\plb2opb_v1_00_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\plb2opb_v1
_00_a\ ...



Copying files for driver opbarb_v1_02_a from
C:\EDK\sw\XilinxProcessorIPLib\drivers\opbarb_v1_02_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\opbarb_v1_
02_a\ ...



Copying files for driver gpio_v2_01_a from
C:\EDK\sw\XilinxProcessorIPLib\drivers\gpio_v2_01_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\gpio_v2_01
_a\ ...



Copying files for driver intc_v1_00_c from
C:\EDK\sw\XilinxProcessorIPLib\drivers\intc_v1_00_c\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\intc_v1_00
_c\ ...



Copying files for driver uartlite_v1_01_a from
C:\EDK\sw\XilinxProcessorIPLib\drivers\uartlite_v1_01_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\uartlite_v
1_01_a\ ...



Copying files for driver ms_rst_4regs_v1_00_a from
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\drivers\ms_rst_4regs_v1_00
_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\ms_rst_4re
gs_v1_00_a\ ...



Copying files for driver opb_slave1_v1_00_a from
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\drivers\opb_slave1_v1_00_a
\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\opb_slave1
_v1_00_a\ ...



Copying files for driver tmrctr_v1_00_b from
C:\EDK\sw\XilinxProcessorIPLib\drivers\tmrctr_v1_00_b\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\tmrctr_v1_
00_b\ ...



Copying files for driver cpu_ppc405_v1_00_a from
C:\EDK\sw\XilinxProcessorIPLib\drivers\cpu_ppc405_v1_00_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\cpu_ppc405
_v1_00_a\ ...



Running DRCs for OSes, Drivers and Libraries ... 
uC/OS-II DRC ...

Running generate for OS'es, Drivers and Libraries ... 



Running post_generate for OS'es, Drivers and Libraries ... 

Running make for Drivers and Libraries ... 

Configuring make for target include using:

make -s include "COMPILER=powerpc-eabi-gcc" "ARCHIVER=powerpc-eabi-ar"
"COMPILER_FLAGS= -O2 -c" "EXTRA_COMPILER_FLAGS=-g" 



Configuring make for target libs using:

make -s libs "COMPILER=powerpc-eabi-gcc" "ARCHIVER=powerpc-eabi-ar"
"COMPILER_FLAGS= -O2 -c" "EXTRA_COMPILER_FLAGS=-g" 
Compiling common


powerpc-eabi-ar: creating ../../../lib/libxil.a


Compiling ipif


Compiling bsp


Compiling plb_arbiter


Compiling plb_to_opb


Compiling opbarb


Compiling gpio


Compiling intc


Compiling uartlite


Compiling ms_rst_4regs


Compiling opb_slave1


Compiling tmrctr


Compiling cpu_ppc405



Libraries generated in
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\lib\ directory

Running execs_generate for OS'es, Drivers and Libraries ... 

Building Directory Structure for ppc405_ppcjtag_chain



Generating platform libraries and device drivers ...

Running CopyFiles ...

Copying files for os standalone_v1_00_a from
C:\EDK\sw\lib\bsp\standalone_v1_00_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_ppcjtag_chain\libsr
c\standalone_v1_00_a\ ...



Copying files for driver cpu_ppc405_v1_00_a from
C:\EDK\sw\XilinxProcessorIPLib\drivers\cpu_ppc405_v1_00_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_ppcjtag_chain\libsr
c\cpu_ppc405_v1_00_a\ ...



Running DRCs for OSes, Drivers and Libraries ... 

Running generate for OS'es, Drivers and Libraries ... 

Running post_generate for OS'es, Drivers and Libraries ... 

Running make for Drivers and Libraries ... 

Configuring make for target include using:

make -s include "COMPILER=powerpc-eabi-gcc" "ARCHIVER=powerpc-eabi-ar"
"COMPILER_FLAGS= -O2 -c" "EXTRA_COMPILER_FLAGS=-g" 



Configuring make for target libs using:

make -s libs "COMPILER=powerpc-eabi-gcc" "ARCHIVER=powerpc-eabi-ar"
"COMPILER_FLAGS= -O2 -c" "EXTRA_COMPILER_FLAGS=-g" 


Compiling common


powerpc-eabi-ar: creating ../../../lib/libxil.a


Compiling bsp


Compiling cpu_ppc405



Libraries generated in
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_ppcjtag_chain\lib\
directory

Running execs_generate for OS'es, Drivers and Libraries ... 

LibGen Done. 




Done!

At Local date and time: Tue May 12 13:32:04 2009
 xbash -q -c "cd /cygdrive/c/Baseline_9_Working_Folder/k-rtos-base-profile-task/; /usr/bin/make -f system.make program; exit;" started...

/usr/bin/bash: igncr: unknown option name


powerpc-eabi-gcc -O2 C:/Micrium/SOFTWARE/EvalBoards/Amirix/AP1000/GNU/EX1_OS/app.c  -o EX1_OS/executable.elf \
      -g    -I./ppc405_i/include/  -L./ppc405_i/lib/  \
  


powerpc-eabi-size EX1_OS/executable.elf 
   text	   data	    bss	    dec	    hex	filename
  29834	    508	  11996	  42338	   a562	EX1_OS/executable.elf





Done!

At Local date and time: Tue May 12 13:32:09 2009
 xbash -q -c "cd /cygdrive/c/Baseline_9_Working_Folder/k-rtos-base-profile-task/; /usr/bin/make -f system.make init_bram; exit;" started...

/usr/bin/bash: igncr: unknown option name


*********************************************
Initializing BRAM contents of the bitstream
*********************************************
bitinit system.mhs  -pe ppc405_i EX1_OS/executable.elf  \
-bt implementation/system.bit -o implementation/download.bit



bitinit version Xilinx EDK 9.1.02 Build EDK_J_SP2.4
Copyright (c) Xilinx Inc. 2002.

Parsing MHS File system.mhs...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/ppc405_v2_00_c/data/ppc405_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_v34_v1_02_a/data/plb_v34_v2_1_0.tcl
...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_bram_if_cntlr_v1_00_b/data/plb_bram_if
_cntlr_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb2opb_bridge_v1_01_a/data/plb2opb_bridge
_v2_1_0.tcl ...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/opb_intc_v1_00_c/data/opb_intc_v2_1_0.tcl
...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/jtagppc_cntlr_v2_00_a/data/jtagppc_cntlr_v
2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_emc_v2_00_a/data/plb_emc_v2_1_0.tcl
...



Overriding IP level properties ...
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\modified_plb_ddr
   _controller_v1_00_c\data\modified_plb_ddr_controller_v2_1_0.mpd line 50 -
   plb_ddr_controller_i (modified_plb_ddr_controller) tool is overriding
   PARAMETER C_FAMILY value to 
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 41 - bram (bram_block) tool is overriding PARAMETER C_FAMILY
   value to 
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 38 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_FAMILY value to 
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 38 - opb_intc_i (opb_intc) tool is overriding PARAMETER C_FAMILY
   value to 
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\plb_psb_bridge_v
   1_00_a\data\plb_psb_bridge_v2_1_0.mpd line 97 - plb_psb_bridge_i
   (plb_psb_bridge) tool is overriding PARAMETER C_FAMILY value to 
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\ppc405_v2_00_c\data\ppc405_v2_1_0.mpd
   line 45 - ppc405_ppcjtag_chain (ppc405) tcl is overriding PARAMETER
   C_ISOCM_DCR_HIGHADDR value to 0b0000010011
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\ppc405_v2_00_c\data\ppc405_v2_1_0.mpd
   line 47 - ppc405_ppcjtag_chain (ppc405) tcl is overriding PARAMETER
   C_DSOCM_DCR_HIGHADDR value to 0b0000100011
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\jtagppc_cntlr_v2_00_a\data\jtagppc_cntl
   r_v2_1_0.mpd line 35 - jtagppc_0 (jtagppc_cntlr) tool is overriding PARAMETER
   C_DEVICE value to 
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\ms_rst_4regs_v1_
   00_a\data\ms_rst_4regs_v2_1_0.mpd line 34 - ms_rst_4regs_0 (ms_rst_4regs)
   tool is overriding PARAMETER C_FAMILY value to 
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\opb_slave1_v1_00
   _a\data\opb_slave1_v2_1_0.mpd line 34 - opb_slave1_0 (opb_slave1) tool is
   overriding PARAMETER C_FAMILY value to 
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpio_v2_1_0.m
   pd line 40 - opb_gpio_0 (opb_gpio) tool is overriding PARAMETER C_FAMILY
   value to 
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_timer_v1_00_b\data\opb_timer_v2_1_0
   .mpd line 34 - opb_timer_0 (opb_timer) tool is overriding PARAMETER C_FAMILY
   value to 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/bram_if_cntlr_v1_00_b/data/bram_if_cntlr_v
2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/emc_common_v2_00_a/data/emc_common_v2_1_0.
tcl ...


Address Map for Processor ppc405_i
  (0b0000000000-0b0011111111) plb_bus	dcr_bus
  (0b0100000000-0b0111111111) plb2opb_bridge_i	dcr_bus
  (0b1000010000-0b1000010011) ppc405_i	
  (0b1000100000-0b1000100011) ppc405_i	
  (0000000000-0x1fffffff) plb_ddr_controller_i	plb_bus
  (0x29000000-0x29ffffff) opb_gpio_0	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4c000000-0x4c00ffff) RS232_1	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4d000000-0x4dffffff) opb_intc_i	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4f000000-0x4f00ffff) ms_rst_4regs_0	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4ff00000-0x4ff03fff) opb_slave1_0	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4fff0000-0x4fffffff) opb_timer_0	plb_bus->plb2opb_bridge_i->opb_bus
  (0x50000000-0x50ffffff) plb_emc_0	plb_bus
  (0xffff0000-0xffffffff) plb_bram_if_cntlr_i	plb_bus
Address Map for Processor ppc405_ppcjtag_chain
  (0b0000010000-0b0000010011) ppc405_ppcjtag_chain	
  (0b0000100000-0b0000100011) ppc405_ppcjtag_chain	

Initializing Memory...
Checking ELFs associated with PPC405 instance ppc405_i for overlap...


Analyzing file EX1_OS/executable.elf...
Running Data2Mem with the following command:
data2mem -bm "implementation/system_bd" -bt "implementation/system.bit"  -bd
"EX1_OS/executable.elf" tag ppc405_i  -o b implementation/download.bit 


Memory Initialization completed successfully.





Done!

At Local date and time: Tue May 12 13:32:21 2009
 xbash -q -c "cd /cygdrive/c/Baseline_9_Working_Folder/k-rtos-base-profile-task/; /usr/bin/make -f system.make program; exit;" started...

make: Nothing to be done for `program'.


/usr/bin/bash: igncr: unknown option name




Done!

At Local date and time: Tue May 12 13:32:26 2009
 xbash -q -c "cd /cygdrive/c/Baseline_9_Working_Folder/k-rtos-base-profile-task/; /usr/bin/make -f system.make init_bram; exit;" started...

make: Nothing to be done for `init_bram'.


/usr/bin/bash: igncr: unknown option name




Done!

At Local date and time: Tue May 12 13:35:16 2009
 xbash -q -c "cd /cygdrive/c/Baseline_9_Working_Folder/k-rtos-base-profile-task/; /usr/bin/make -f system.make swclean; exit;" started...

rm -rf ppc405_i/lib/


/usr/bin/bash: igncr: unknown option name


rm -rf ppc405_ppcjtag_chain/lib/
rm -f libgen.log
rm -f EX1_OS/executable.elf 





Done!

At Local date and time: Tue May 12 13:35:22 2009
 xbash -q -c "cd /cygdrive/c/Baseline_9_Working_Folder/k-rtos-base-profile-task/; /usr/bin/make -f system.make libs; exit;" started...

*********************************************
Creating software libraries...
*********************************************
libgen -mhs system.mhs -p xc2vp100ff1704-6  system.mss


/usr/bin/bash: igncr: unknown option name


libgen
Xilinx EDK 9.1.02 Build EDK_J_SP2.4
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.



Command Line: libgen -mhs system.mhs -p xc2vp100ff1704-6 system.mss 



Output Directory (-od)		: C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\
Part (-p)			: virtex2p

Software Specification file	: system.mss


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/ppc405_v2_00_c/data/ppc405_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_v34_v1_02_a/data/plb_v34_v2_1_0.tcl
...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_bram_if_cntlr_v1_00_b/data/plb_bram_if
_cntlr_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb2opb_bridge_v1_01_a/data/plb2opb_bridge
_v2_1_0.tcl ...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/opb_intc_v1_00_c/data/opb_intc_v2_1_0.tcl
...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/jtagppc_cntlr_v2_00_a/data/jtagppc_cntlr_v
2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_emc_v2_00_a/data/plb_emc_v2_1_0.tcl
...



Overriding IP level properties ...
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\modified_plb_ddr
   _controller_v1_00_c\data\modified_plb_ddr_controller_v2_1_0.mpd line 50 -
   plb_ddr_controller_i (modified_plb_ddr_controller) tool is overriding
   PARAMETER C_FAMILY value to virtex2p
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 41 - bram (bram_block) tool is overriding PARAMETER C_FAMILY
   value to virtex2p
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 38 - opb_intc_i (opb_intc) tool is overriding PARAMETER C_FAMILY
   value to virtex2p
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\ppc405_v2_00_c\data\ppc405_v2_1_0.mpd
   line 45 - ppc405_ppcjtag_chain (ppc405) tcl is overriding PARAMETER
   C_ISOCM_DCR_HIGHADDR value to 0b0000010011
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\ppc405_v2_00_c\data\ppc405_v2_1_0.mpd
   line 47 - ppc405_ppcjtag_chain (ppc405) tcl is overriding PARAMETER
   C_DSOCM_DCR_HIGHADDR value to 0b0000100011


INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\jtagppc_cntlr_v2_00_a\data\jtagppc_cntl
   r_v2_1_0.mpd line 35 - jtagppc_0 (jtagppc_cntlr) tool is overriding PARAMETER
   C_DEVICE value to 2vp100
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpio_v2_1_0.m
   pd line 40 - opb_gpio_0 (opb_gpio) tool is overriding PARAMETER C_FAMILY
   value to virtex2p
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_timer_v1_00_b\data\opb_timer_v2_1_0
   .mpd line 34 - opb_timer_0 (opb_timer) tool is overriding PARAMETER C_FAMILY
   value to virtex2p

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/bram_if_cntlr_v1_00_b/data/bram_if_cntlr_v
2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/emc_common_v2_00_a/data/emc_common_v2_1_0.
tcl ...


Address Map for Processor ppc405_i
  (0b0000000000-0b0011111111) plb_bus	dcr_bus
  (0b0100000000-0b0111111111) plb2opb_bridge_i	dcr_bus
  (0b1000010000-0b1000010011) ppc405_i	
  (0b1000100000-0b1000100011) ppc405_i	
  (0000000000-0x1fffffff) plb_ddr_controller_i	plb_bus
  (0x29000000-0x29ffffff) opb_gpio_0	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4c000000-0x4c00ffff) RS232_1	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4d000000-0x4dffffff) opb_intc_i	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4f000000-0x4f00ffff) ms_rst_4regs_0	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4ff00000-0x4ff03fff) opb_slave1_0	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4fff0000-0x4fffffff) opb_timer_0	plb_bus->plb2opb_bridge_i->opb_bus
  (0x50000000-0x50ffffff) plb_emc_0	plb_bus
  (0xffff0000-0xffffffff) plb_bram_if_cntlr_i	plb_bus
Address Map for Processor ppc405_ppcjtag_chain
  (0b0000010000-0b0000010011) ppc405_ppcjtag_chain	
  (0b0000100000-0b0000100011) ppc405_ppcjtag_chain	

Check platform address map ...

Overriding system level properties ...
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 41 - plb_bus (plb_v34) tool is overriding PARAMETER C_PLB_NUM_MASTERS
   value to 3
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 43 - plb_bus (plb_v34) tool is overriding PARAMETER C_PLB_MID_WIDTH
   value to 2
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 44 - plb_bus (plb_v34) tool is overriding PARAMETER C_PLB_AWIDTH value
   to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 45 - plb_bus (plb_v34) tool is overriding PARAMETER C_PLB_DWIDTH value
   to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 49 - plb_bus (plb_v34) tool is overriding PARAMETER C_DCR_AWIDTH value
   to 10
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 50 - plb_bus (plb_v34) tool is overriding PARAMETER C_DCR_DWIDTH value
   to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\modified_plb_ddr
   _controller_v1_00_c\data\modified_plb_ddr_controller_v2_1_0.mpd line 53 -
   plb_ddr_controller_i (modified_plb_ddr_controller) tool is overriding
   PARAMETER C_PLB_NUM_MASTERS value to 3
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\modified_plb_ddr
   _controller_v1_00_c\data\modified_plb_ddr_controller_v2_1_0.mpd line 54 -
   plb_ddr_controller_i (modified_plb_ddr_controller) tool is overriding
   PARAMETER C_PLB_MID_WIDTH value to 2
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\modified_plb_ddr
   _controller_v1_00_c\data\modified_plb_ddr_controller_v2_1_0.mpd line 55 -
   plb_ddr_controller_i (modified_plb_ddr_controller) tool is overriding
   PARAMETER C_PLB_AWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\modified_plb_ddr
   _controller_v1_00_c\data\modified_plb_ddr_controller_v2_1_0.mpd line 56 -
   plb_ddr_controller_i (modified_plb_ddr_controller) tool is overriding
   PARAMETER C_PLB_DWIDTH value to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\data\plb_bram
   _if_cntlr_v2_1_0.mpd line 42 - plb_bram_if_cntlr_i (plb_bram_if_cntlr) tool
   is overriding PARAMETER c_num_masters value to 3
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\data\plb_bram
   _if_cntlr_v2_1_0.mpd line 46 - plb_bram_if_cntlr_i (plb_bram_if_cntlr) tool
   is overriding PARAMETER c_plb_dwidth value to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\data\plb_bram
   _if_cntlr_v2_1_0.mpd line 47 - plb_bram_if_cntlr_i (plb_bram_if_cntlr) tool
   is overriding PARAMETER c_plb_awidth value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\data\plb_bram
   _if_cntlr_v2_1_0.mpd line 49 - plb_bram_if_cntlr_i (plb_bram_if_cntlr) tool
   is overriding PARAMETER c_plb_mid_width value to 2


INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 38 - bram (bram_block) tool is overriding PARAMETER C_PORT_DWIDTH
   value to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 39 - bram (bram_block) tool is overriding PARAMETER C_PORT_AWIDTH
   value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 40 - bram (bram_block) tool is overriding PARAMETER C_NUM_WE
   value to 8
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 48 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_PLB_AWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 49 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_PLB_DWIDTH value to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 50 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_PLB_NUM_MASTERS value to 3
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 51 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_PLB_MID_WIDTH value to 2
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 52 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 53 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 56 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_DCR_AWIDTH value to 10
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 57 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_DCR_DWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 36 - opb_bus (opb_v20) tool is overriding PARAMETER C_OPB_AWIDTH value
   to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 37 - opb_bus (opb_v20) tool is overriding PARAMETER C_OPB_DWIDTH value
   to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 38 - opb_bus (opb_v20) tool is overriding PARAMETER C_NUM_MASTERS value
   to 2
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 39 - opb_bus (opb_v20) tool is overriding PARAMETER C_NUM_SLAVES value
   to 7
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 42 - opb_intc_i (opb_intc) tool is overriding PARAMETER C_OPB_AWIDTH
   value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 43 - opb_intc_i (opb_intc) tool is overriding PARAMETER C_OPB_DWIDTH
   value to 32
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core_v2_1_0.tc
l ...
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 46 - opb_intc_i (opb_intc) tcl is overriding PARAMETER
   C_NUM_INTR_INPUTS value to 21
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core_v2_1_0.tc
l ...
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 47 - opb_intc_i (opb_intc) tcl is overriding PARAMETER C_KIND_OF_INTR
   value to 0b00000000000000000000000001000000
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core_v2_1_0.tc
l ...


INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 48 - opb_intc_i (opb_intc) tcl is overriding PARAMETER C_KIND_OF_EDGE
   value to 0b00000000000000000000000001000000
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core_v2_1_0.tc
l ...
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 49 - opb_intc_i (opb_intc) tcl is overriding PARAMETER C_KIND_OF_LVL
   value to 0b00000000000000000000000000000001
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_uartlite_v1_00_b\data\opb_uartlite_
   v2_1_0.mpd line 37 - RS232_1 (opb_uartlite) tool is overriding PARAMETER
   C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_uartlite_v1_00_b\data\opb_uartlite_
   v2_1_0.mpd line 38 - RS232_1 (opb_uartlite) tool is overriding PARAMETER
   C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\opbslave_ext_bri
   dge_v3_10_a\data\opbslave_ext_bridge_v2_1_0.mpd line 20 -
   opbslave_ext_bridge_i (opbslave_ext_bridge) tool is overriding PARAMETER
   C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\opbslave_ext_bri
   dge_v3_10_a\data\opbslave_ext_bridge_v2_1_0.mpd line 21 -
   opbslave_ext_bridge_i (opbslave_ext_bridge) tool is overriding PARAMETER
   C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\plb_psb_bridge_v
   1_00_a\data\plb_psb_bridge_v2_1_0.mpd line 87 - plb_psb_bridge_i
   (plb_psb_bridge) tool is overriding PARAMETER C_PLB_NUM_MASTERS value to 3
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\plb_psb_bridge_v
   1_00_a\data\plb_psb_bridge_v2_1_0.mpd line 88 - plb_psb_bridge_i
   (plb_psb_bridge) tool is overriding PARAMETER C_PLB_MID_WIDTH value to 2
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\plb_psb_bridge_v
   1_00_a\data\plb_psb_bridge_v2_1_0.mpd line 93 - plb_psb_bridge_i
   (plb_psb_bridge) tool is overriding PARAMETER C_PLB_AWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\plb_psb_bridge_v
   1_00_a\data\plb_psb_bridge_v2_1_0.mpd line 94 - plb_psb_bridge_i
   (plb_psb_bridge) tool is overriding PARAMETER C_PLB_DWIDTH value to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\dcr_v29_v1_00_a\data\dcr_v29_v2_1_0.mpd
   line 38 - dcr_bus (dcr_v29) tool is overriding PARAMETER C_DCR_NUM_SLAVES
   value to 2
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\dcr_v29_v1_00_a\data\dcr_v29_v2_1_0.mpd
   line 39 - dcr_bus (dcr_v29) tool is overriding PARAMETER C_DCR_AWIDTH value
   to 10
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\dcr_v29_v1_00_a\data\dcr_v29_v2_1_0.mpd
   line 40 - dcr_bus (dcr_v29) tool is overriding PARAMETER C_DCR_DWIDTH value
   to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\ms_rst_4regs_v1_
   00_a\data\ms_rst_4regs_v2_1_0.mpd line 31 - ms_rst_4regs_0 (ms_rst_4regs)
   tool is overriding PARAMETER C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\ms_rst_4regs_v1_
   00_a\data\ms_rst_4regs_v2_1_0.mpd line 32 - ms_rst_4regs_0 (ms_rst_4regs)
   tool is overriding PARAMETER C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\opb_slave1_v1_00
   _a\data\opb_slave1_v2_1_0.mpd line 31 - opb_slave1_0 (opb_slave1) tool is
   overriding PARAMETER C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\opb_slave1_v1_00
   _a\data\opb_slave1_v2_1_0.mpd line 32 - opb_slave1_0 (opb_slave1) tool is
   overriding PARAMETER C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_emc_v2_00_a\data\plb_emc_v2_1_0.mpd
   line 38 - plb_emc_0 (plb_emc) tool is overriding PARAMETER C_NUM_MASTERS
   value to 3
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_emc_v2_00_a\data\plb_emc_v2_1_0.mpd
   line 92 - plb_emc_0 (plb_emc) tool is overriding PARAMETER C_PLB_DWIDTH value
   to 64


INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_emc_v2_00_a\data\plb_emc_v2_1_0.mpd
   line 93 - plb_emc_0 (plb_emc) tool is overriding PARAMETER C_PLB_AWIDTH value
   to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_emc_v2_00_a\data\plb_emc_v2_1_0.mpd
   line 96 - plb_emc_0 (plb_emc) tool is overriding PARAMETER C_PLB_MID_WIDTH
   value to 2
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpio_v2_1_0.m
   pd line 38 - opb_gpio_0 (opb_gpio) tool is overriding PARAMETER C_OPB_AWIDTH
   value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpio_v2_1_0.m
   pd line 39 - opb_gpio_0 (opb_gpio) tool is overriding PARAMETER C_OPB_DWIDTH
   value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_timer_v1_00_b\data\opb_timer_v2_1_0
   .mpd line 41 - opb_timer_0 (opb_timer) tool is overriding PARAMETER
   C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_timer_v1_00_b\data\opb_timer_v2_1_0
   .mpd line 42 - opb_timer_0 (opb_timer) tool is overriding PARAMETER
   C_OPB_DWIDTH value to 32

Running system level Update ...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core_v2_1_0.tc
l ...

Check platform configuration ...
INFO:MDT - IPNAME:modified_plb_ddr_controller INSTANCE:plb_ddr_controller_i -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs line 143 -
   An example UCF for this core is available and must be modified for use in the
   system. Please refer to the EDK Getting Started guide for the location of
   this file.
IPNAME:plb_v34 INSTANCE:plb_bus -
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs line 129 - 3
master(s) : 5 slave(s)
IPNAME:opb_v20 INSTANCE:opb_bus -
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs line 205 - 2
master(s) : 7 slave(s)
IPNAME:dcr_v29 INSTANCE:dcr_bus -
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs line 338 - 1
master(s) : 2 slave(s)

Check port drivers...



Performing Clock DRCs...

WARNING:MDT - No Top-level Input clock for the design. 


INFO:MDT - The following PARAMETERs of os uCOS-II are ignored as their category
   selection PARAMETER uC-Probe is set to "false" in MSS 
WARNING:MDT - C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mss
   line 20 - Ignoring PARAMETER uC-Probe  ...
WARNING:MDT - C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mss
   line 53 - PARAMETER use_dcr is deprecated !. The parameter USE_DCR for the
   intc driver has been deprecated.  Any reference to this parameter in the MSS
   file will be ignored..
   To avoid seeing this Warning again, please remove PARAMETER use_dcr.
INFO:MDT - List of peripherals addressable from processor instance ppc405_i : 
  - plb_bus
  - plb2opb_bridge_i
  - plb_ddr_controller_i
WARNING:MDT - C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs
   line 143 - No Driver Found for instance plb_ddr_controller_i. To avoid seeing
   this warning, assign the appropriate driver or driver "generic 1.00.a " to
   instance plb_ddr_controller_i

  - plb_bram_if_cntlr_i
WARNING:MDT - C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs
   line 169 - No Driver Found for instance plb_bram_if_cntlr_i. To avoid seeing
   this warning, assign the appropriate driver or driver "generic 1.00.a " to
   instance plb_bram_if_cntlr_i

  - opb_bus
  - opb_gpio_0
  - opb_intc_i
  - RS232_1
  - ms_rst_4regs_0
  - opb_slave1_0
  - opb_timer_0
  - plb_psb_bridge_i
WARNING:MDT - C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs
   line 306 - No Driver Found for instance plb_psb_bridge_i. To avoid seeing
   this warning, assign the appropriate driver or driver "generic 1.00.a " to
   instance plb_psb_bridge_i

  - plb_emc_0
INFO:MDT - List of peripherals addressable from processor instance
   ppc405_ppcjtag_chain : 

Building Directory Structure for ppc405_i



Generating platform libraries and device drivers ...

Running CopyFiles ...

Copying files for os uCOS-II_v2_86_a from
C:\edk_user_repository\Micrium\bsp\uCOS-II_v2_86_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\uCOS-II_v2
_86_a\ ...



Copying files for driver plbarb_v1_01_a from
C:\EDK\sw\XilinxProcessorIPLib\drivers\plbarb_v1_01_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\plbarb_v1_
01_a\ ...



Copying files for driver plb2opb_v1_00_a from
C:\EDK\sw\XilinxProcessorIPLib\drivers\plb2opb_v1_00_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\plb2opb_v1
_00_a\ ...



Copying files for driver opbarb_v1_02_a from
C:\EDK\sw\XilinxProcessorIPLib\drivers\opbarb_v1_02_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\opbarb_v1_
02_a\ ...



Copying files for driver gpio_v2_01_a from
C:\EDK\sw\XilinxProcessorIPLib\drivers\gpio_v2_01_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\gpio_v2_01
_a\ ...



Copying files for driver intc_v1_00_c from
C:\EDK\sw\XilinxProcessorIPLib\drivers\intc_v1_00_c\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\intc_v1_00
_c\ ...



Copying files for driver uartlite_v1_01_a from
C:\EDK\sw\XilinxProcessorIPLib\drivers\uartlite_v1_01_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\uartlite_v
1_01_a\ ...



Copying files for driver ms_rst_4regs_v1_00_a from
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\drivers\ms_rst_4regs_v1_00
_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\ms_rst_4re
gs_v1_00_a\ ...



Copying files for driver opb_slave1_v1_00_a from
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\drivers\opb_slave1_v1_00_a
\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\opb_slave1
_v1_00_a\ ...



Copying files for driver tmrctr_v1_00_b from
C:\EDK\sw\XilinxProcessorIPLib\drivers\tmrctr_v1_00_b\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\tmrctr_v1_
00_b\ ...



Copying files for driver cpu_ppc405_v1_00_a from
C:\EDK\sw\XilinxProcessorIPLib\drivers\cpu_ppc405_v1_00_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\cpu_ppc405
_v1_00_a\ ...



Running DRCs for OSes, Drivers and Libraries ... 
uC/OS-II DRC ...

Running generate for OS'es, Drivers and Libraries ... 



Running post_generate for OS'es, Drivers and Libraries ... 

Running make for Drivers and Libraries ... 

Configuring make for target include using:

make -s include "COMPILER=powerpc-eabi-gcc" "ARCHIVER=powerpc-eabi-ar"
"COMPILER_FLAGS= -O2 -c" "EXTRA_COMPILER_FLAGS=-g" 



Configuring make for target libs using:

make -s libs "COMPILER=powerpc-eabi-gcc" "ARCHIVER=powerpc-eabi-ar"
"COMPILER_FLAGS= -O2 -c" "EXTRA_COMPILER_FLAGS=-g" 
Compiling common


powerpc-eabi-ar: creating ../../../lib/libxil.a


Compiling ipif


Compiling bsp


Compiling plb_arbiter


Compiling plb_to_opb


Compiling opbarb


Compiling gpio


Compiling intc


Compiling uartlite


Compiling ms_rst_4regs


Compiling opb_slave1


Compiling tmrctr


Compiling cpu_ppc405



Libraries generated in
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\lib\ directory

Running execs_generate for OS'es, Drivers and Libraries ... 



Building Directory Structure for ppc405_ppcjtag_chain



Generating platform libraries and device drivers ...

Running CopyFiles ...

Copying files for os standalone_v1_00_a from
C:\EDK\sw\lib\bsp\standalone_v1_00_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_ppcjtag_chain\libsr
c\standalone_v1_00_a\ ...



Copying files for driver cpu_ppc405_v1_00_a from
C:\EDK\sw\XilinxProcessorIPLib\drivers\cpu_ppc405_v1_00_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_ppcjtag_chain\libsr
c\cpu_ppc405_v1_00_a\ ...



Running DRCs for OSes, Drivers and Libraries ... 

Running generate for OS'es, Drivers and Libraries ... 



Running post_generate for OS'es, Drivers and Libraries ... 

Running make for Drivers and Libraries ... 

Configuring make for target include using:

make -s include "COMPILER=powerpc-eabi-gcc" "ARCHIVER=powerpc-eabi-ar"
"COMPILER_FLAGS= -O2 -c" "EXTRA_COMPILER_FLAGS=-g" 



Configuring make for target libs using:

make -s libs "COMPILER=powerpc-eabi-gcc" "ARCHIVER=powerpc-eabi-ar"
"COMPILER_FLAGS= -O2 -c" "EXTRA_COMPILER_FLAGS=-g" 
Compiling common


powerpc-eabi-ar: creating ../../../lib/libxil.a


Compiling bsp


Compiling cpu_ppc405



Libraries generated in
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_ppcjtag_chain\lib\
directory

Running execs_generate for OS'es, Drivers and Libraries ... 

LibGen Done. 




Done!

At Local date and time: Tue May 12 13:36:13 2009
 xbash -q -c "cd /cygdrive/c/Baseline_9_Working_Folder/k-rtos-base-profile-task/; /usr/bin/make -f system.make program; exit;" started...

powerpc-eabi-gcc -O2 C:/Micrium/SOFTWARE/EvalBoards/Amirix/AP1000/GNU/EX1_OS/app.c  -o EX1_OS/executable.elf \
      -g    -I./ppc405_i/include/  -L./ppc405_i/lib/  \
  


/usr/bin/bash: igncr: unknown option name


powerpc-eabi-size EX1_OS/executable.elf 
   text	   data	    bss	    dec	    hex	filename
  29834	    508	  11996	  42338	   a562	EX1_OS/executable.elf





Done!

At Local date and time: Tue May 12 13:36:19 2009
 xbash -q -c "cd /cygdrive/c/Baseline_9_Working_Folder/k-rtos-base-profile-task/; /usr/bin/make -f system.make init_bram; exit;" started...

/usr/bin/bash: igncr: unknown option name


*********************************************
Initializing BRAM contents of the bitstream
*********************************************
bitinit system.mhs  -pe ppc405_i EX1_OS/executable.elf  \
-bt implementation/system.bit -o implementation/download.bit



bitinit version Xilinx EDK 9.1.02 Build EDK_J_SP2.4
Copyright (c) Xilinx Inc. 2002.

Parsing MHS File system.mhs...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/ppc405_v2_00_c/data/ppc405_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_v34_v1_02_a/data/plb_v34_v2_1_0.tcl
...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_bram_if_cntlr_v1_00_b/data/plb_bram_if
_cntlr_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb2opb_bridge_v1_01_a/data/plb2opb_bridge
_v2_1_0.tcl ...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/opb_intc_v1_00_c/data/opb_intc_v2_1_0.tcl
...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/jtagppc_cntlr_v2_00_a/data/jtagppc_cntlr_v
2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_emc_v2_00_a/data/plb_emc_v2_1_0.tcl
...



Overriding IP level properties ...
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\modified_plb_ddr
   _controller_v1_00_c\data\modified_plb_ddr_controller_v2_1_0.mpd line 50 -
   plb_ddr_controller_i (modified_plb_ddr_controller) tool is overriding
   PARAMETER C_FAMILY value to 
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 41 - bram (bram_block) tool is overriding PARAMETER C_FAMILY
   value to 
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 38 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_FAMILY value to 
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 38 - opb_intc_i (opb_intc) tool is overriding PARAMETER C_FAMILY
   value to 
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\plb_psb_bridge_v
   1_00_a\data\plb_psb_bridge_v2_1_0.mpd line 97 - plb_psb_bridge_i
   (plb_psb_bridge) tool is overriding PARAMETER C_FAMILY value to 
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\ppc405_v2_00_c\data\ppc405_v2_1_0.mpd
   line 45 - ppc405_ppcjtag_chain (ppc405) tcl is overriding PARAMETER
   C_ISOCM_DCR_HIGHADDR value to 0b0000010011
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\ppc405_v2_00_c\data\ppc405_v2_1_0.mpd
   line 47 - ppc405_ppcjtag_chain (ppc405) tcl is overriding PARAMETER
   C_DSOCM_DCR_HIGHADDR value to 0b0000100011
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\jtagppc_cntlr_v2_00_a\data\jtagppc_cntl
   r_v2_1_0.mpd line 35 - jtagppc_0 (jtagppc_cntlr) tool is overriding PARAMETER
   C_DEVICE value to 
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\ms_rst_4regs_v1_
   00_a\data\ms_rst_4regs_v2_1_0.mpd line 34 - ms_rst_4regs_0 (ms_rst_4regs)
   tool is overriding PARAMETER C_FAMILY value to 
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\opb_slave1_v1_00
   _a\data\opb_slave1_v2_1_0.mpd line 34 - opb_slave1_0 (opb_slave1) tool is
   overriding PARAMETER C_FAMILY value to 
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpio_v2_1_0.m
   pd line 40 - opb_gpio_0 (opb_gpio) tool is overriding PARAMETER C_FAMILY
   value to 
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_timer_v1_00_b\data\opb_timer_v2_1_0
   .mpd line 34 - opb_timer_0 (opb_timer) tool is overriding PARAMETER C_FAMILY
   value to 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/bram_if_cntlr_v1_00_b/data/bram_if_cntlr_v
2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/emc_common_v2_00_a/data/emc_common_v2_1_0.
tcl ...


Address Map for Processor ppc405_i
  (0b0000000000-0b0011111111) plb_bus	dcr_bus
  (0b0100000000-0b0111111111) plb2opb_bridge_i	dcr_bus
  (0b1000010000-0b1000010011) ppc405_i	
  (0b1000100000-0b1000100011) ppc405_i	
  (0000000000-0x1fffffff) plb_ddr_controller_i	plb_bus
  (0x29000000-0x29ffffff) opb_gpio_0	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4c000000-0x4c00ffff) RS232_1	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4d000000-0x4dffffff) opb_intc_i	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4f000000-0x4f00ffff) ms_rst_4regs_0	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4ff00000-0x4ff03fff) opb_slave1_0	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4fff0000-0x4fffffff) opb_timer_0	plb_bus->plb2opb_bridge_i->opb_bus
  (0x50000000-0x50ffffff) plb_emc_0	plb_bus
  (0xffff0000-0xffffffff) plb_bram_if_cntlr_i	plb_bus
Address Map for Processor ppc405_ppcjtag_chain
  (0b0000010000-0b0000010011) ppc405_ppcjtag_chain	
  (0b0000100000-0b0000100011) ppc405_ppcjtag_chain	

Initializing Memory...
Checking ELFs associated with PPC405 instance ppc405_i for overlap...


Analyzing file EX1_OS/executable.elf...
Running Data2Mem with the following command:
data2mem -bm "implementation/system_bd" -bt "implementation/system.bit"  -bd
"EX1_OS/executable.elf" tag ppc405_i  -o b implementation/download.bit 


Memory Initialization completed successfully.





Done!

At Local date and time: Tue May 12 13:40:38 2009
 xbash -q -c "cd /cygdrive/c/Baseline_9_Working_Folder/k-rtos-base-profile-task/; /usr/bin/make -f system.make swclean; exit;" started...

/usr/bin/bash: igncr: unknown option name


rm -rf ppc405_i/lib/
rm -rf ppc405_ppcjtag_chain/lib/
rm -f libgen.log
rm -f EX1_OS/executable.elf 





Done!

At Local date and time: Tue May 12 13:40:43 2009
 xbash -q -c "cd /cygdrive/c/Baseline_9_Working_Folder/k-rtos-base-profile-task/; /usr/bin/make -f system.make libs; exit;" started...

*********************************************


/usr/bin/bash: igncr: unknown option name


Creating software libraries...
*********************************************
libgen -mhs system.mhs -p xc2vp100ff1704-6  system.mss


libgen
Xilinx EDK 9.1.02 Build EDK_J_SP2.4
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.

Command Line: libgen -mhs system.mhs -p xc2vp100ff1704-6 system.mss 



Output Directory (-od)		: C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\
Part (-p)			: virtex2p

Software Specification file	: system.mss


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/ppc405_v2_00_c/data/ppc405_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_v34_v1_02_a/data/plb_v34_v2_1_0.tcl
...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_bram_if_cntlr_v1_00_b/data/plb_bram_if
_cntlr_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb2opb_bridge_v1_01_a/data/plb2opb_bridge
_v2_1_0.tcl ...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/opb_intc_v1_00_c/data/opb_intc_v2_1_0.tcl
...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/jtagppc_cntlr_v2_00_a/data/jtagppc_cntlr_v
2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_emc_v2_00_a/data/plb_emc_v2_1_0.tcl
...



Overriding IP level properties ...
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\modified_plb_ddr
   _controller_v1_00_c\data\modified_plb_ddr_controller_v2_1_0.mpd line 50 -
   plb_ddr_controller_i (modified_plb_ddr_controller) tool is overriding
   PARAMETER C_FAMILY value to virtex2p
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 41 - bram (bram_block) tool is overriding PARAMETER C_FAMILY
   value to virtex2p
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 38 - opb_intc_i (opb_intc) tool is overriding PARAMETER C_FAMILY
   value to virtex2p
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\ppc405_v2_00_c\data\ppc405_v2_1_0.mpd
   line 45 - ppc405_ppcjtag_chain (ppc405) tcl is overriding PARAMETER
   C_ISOCM_DCR_HIGHADDR value to 0b0000010011
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\ppc405_v2_00_c\data\ppc405_v2_1_0.mpd
   line 47 - ppc405_ppcjtag_chain (ppc405) tcl is overriding PARAMETER
   C_DSOCM_DCR_HIGHADDR value to 0b0000100011
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\jtagppc_cntlr_v2_00_a\data\jtagppc_cntl
   r_v2_1_0.mpd line 35 - jtagppc_0 (jtagppc_cntlr) tool is overriding PARAMETER
   C_DEVICE value to 2vp100


INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpio_v2_1_0.m
   pd line 40 - opb_gpio_0 (opb_gpio) tool is overriding PARAMETER C_FAMILY
   value to virtex2p
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_timer_v1_00_b\data\opb_timer_v2_1_0
   .mpd line 34 - opb_timer_0 (opb_timer) tool is overriding PARAMETER C_FAMILY
   value to virtex2p

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/bram_if_cntlr_v1_00_b/data/bram_if_cntlr_v
2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/emc_common_v2_00_a/data/emc_common_v2_1_0.
tcl ...


Address Map for Processor ppc405_i
  (0b0000000000-0b0011111111) plb_bus	dcr_bus
  (0b0100000000-0b0111111111) plb2opb_bridge_i	dcr_bus
  (0b1000010000-0b1000010011) ppc405_i	
  (0b1000100000-0b1000100011) ppc405_i	
  (0000000000-0x1fffffff) plb_ddr_controller_i	plb_bus
  (0x29000000-0x29ffffff) opb_gpio_0	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4c000000-0x4c00ffff) RS232_1	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4d000000-0x4dffffff) opb_intc_i	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4f000000-0x4f00ffff) ms_rst_4regs_0	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4ff00000-0x4ff03fff) opb_slave1_0	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4fff0000-0x4fffffff) opb_timer_0	plb_bus->plb2opb_bridge_i->opb_bus
  (0x50000000-0x50ffffff) plb_emc_0	plb_bus
  (0xffff0000-0xffffffff) plb_bram_if_cntlr_i	plb_bus
Address Map for Processor ppc405_ppcjtag_chain
  (0b0000010000-0b0000010011) ppc405_ppcjtag_chain	
  (0b0000100000-0b0000100011) ppc405_ppcjtag_chain	

Check platform address map ...

Overriding system level properties ...
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 41 - plb_bus (plb_v34) tool is overriding PARAMETER C_PLB_NUM_MASTERS
   value to 3
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 43 - plb_bus (plb_v34) tool is overriding PARAMETER C_PLB_MID_WIDTH
   value to 2
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 44 - plb_bus (plb_v34) tool is overriding PARAMETER C_PLB_AWIDTH value
   to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 45 - plb_bus (plb_v34) tool is overriding PARAMETER C_PLB_DWIDTH value
   to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 49 - plb_bus (plb_v34) tool is overriding PARAMETER C_DCR_AWIDTH value
   to 10
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 50 - plb_bus (plb_v34) tool is overriding PARAMETER C_DCR_DWIDTH value
   to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\modified_plb_ddr
   _controller_v1_00_c\data\modified_plb_ddr_controller_v2_1_0.mpd line 53 -
   plb_ddr_controller_i (modified_plb_ddr_controller) tool is overriding
   PARAMETER C_PLB_NUM_MASTERS value to 3
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\modified_plb_ddr
   _controller_v1_00_c\data\modified_plb_ddr_controller_v2_1_0.mpd line 54 -
   plb_ddr_controller_i (modified_plb_ddr_controller) tool is overriding
   PARAMETER C_PLB_MID_WIDTH value to 2
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\modified_plb_ddr
   _controller_v1_00_c\data\modified_plb_ddr_controller_v2_1_0.mpd line 55 -
   plb_ddr_controller_i (modified_plb_ddr_controller) tool is overriding
   PARAMETER C_PLB_AWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\modified_plb_ddr
   _controller_v1_00_c\data\modified_plb_ddr_controller_v2_1_0.mpd line 56 -
   plb_ddr_controller_i (modified_plb_ddr_controller) tool is overriding
   PARAMETER C_PLB_DWIDTH value to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\data\plb_bram
   _if_cntlr_v2_1_0.mpd line 42 - plb_bram_if_cntlr_i (plb_bram_if_cntlr) tool
   is overriding PARAMETER c_num_masters value to 3
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\data\plb_bram
   _if_cntlr_v2_1_0.mpd line 46 - plb_bram_if_cntlr_i (plb_bram_if_cntlr) tool
   is overriding PARAMETER c_plb_dwidth value to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\data\plb_bram
   _if_cntlr_v2_1_0.mpd line 47 - plb_bram_if_cntlr_i (plb_bram_if_cntlr) tool
   is overriding PARAMETER c_plb_awidth value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\data\plb_bram
   _if_cntlr_v2_1_0.mpd line 49 - plb_bram_if_cntlr_i (plb_bram_if_cntlr) tool
   is overriding PARAMETER c_plb_mid_width value to 2


INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 38 - bram (bram_block) tool is overriding PARAMETER C_PORT_DWIDTH
   value to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 39 - bram (bram_block) tool is overriding PARAMETER C_PORT_AWIDTH
   value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 40 - bram (bram_block) tool is overriding PARAMETER C_NUM_WE
   value to 8
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 48 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_PLB_AWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 49 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_PLB_DWIDTH value to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 50 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_PLB_NUM_MASTERS value to 3
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 51 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_PLB_MID_WIDTH value to 2
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 52 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 53 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 56 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_DCR_AWIDTH value to 10
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 57 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_DCR_DWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 36 - opb_bus (opb_v20) tool is overriding PARAMETER C_OPB_AWIDTH value
   to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 37 - opb_bus (opb_v20) tool is overriding PARAMETER C_OPB_DWIDTH value
   to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 38 - opb_bus (opb_v20) tool is overriding PARAMETER C_NUM_MASTERS value
   to 2
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 39 - opb_bus (opb_v20) tool is overriding PARAMETER C_NUM_SLAVES value
   to 7
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 42 - opb_intc_i (opb_intc) tool is overriding PARAMETER C_OPB_AWIDTH
   value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 43 - opb_intc_i (opb_intc) tool is overriding PARAMETER C_OPB_DWIDTH
   value to 32
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core_v2_1_0.tc
l ...
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 46 - opb_intc_i (opb_intc) tcl is overriding PARAMETER
   C_NUM_INTR_INPUTS value to 21
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core_v2_1_0.tc
l ...
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 47 - opb_intc_i (opb_intc) tcl is overriding PARAMETER C_KIND_OF_INTR
   value to 0b00000000000000000000000001000000
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core_v2_1_0.tc
l ...


INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 48 - opb_intc_i (opb_intc) tcl is overriding PARAMETER C_KIND_OF_EDGE
   value to 0b00000000000000000000000001000000
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core_v2_1_0.tc
l ...
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 49 - opb_intc_i (opb_intc) tcl is overriding PARAMETER C_KIND_OF_LVL
   value to 0b00000000000000000000000000000001
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_uartlite_v1_00_b\data\opb_uartlite_
   v2_1_0.mpd line 37 - RS232_1 (opb_uartlite) tool is overriding PARAMETER
   C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_uartlite_v1_00_b\data\opb_uartlite_
   v2_1_0.mpd line 38 - RS232_1 (opb_uartlite) tool is overriding PARAMETER
   C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\opbslave_ext_bri
   dge_v3_10_a\data\opbslave_ext_bridge_v2_1_0.mpd line 20 -
   opbslave_ext_bridge_i (opbslave_ext_bridge) tool is overriding PARAMETER
   C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\opbslave_ext_bri
   dge_v3_10_a\data\opbslave_ext_bridge_v2_1_0.mpd line 21 -
   opbslave_ext_bridge_i (opbslave_ext_bridge) tool is overriding PARAMETER
   C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\plb_psb_bridge_v
   1_00_a\data\plb_psb_bridge_v2_1_0.mpd line 87 - plb_psb_bridge_i
   (plb_psb_bridge) tool is overriding PARAMETER C_PLB_NUM_MASTERS value to 3
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\plb_psb_bridge_v
   1_00_a\data\plb_psb_bridge_v2_1_0.mpd line 88 - plb_psb_bridge_i
   (plb_psb_bridge) tool is overriding PARAMETER C_PLB_MID_WIDTH value to 2
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\plb_psb_bridge_v
   1_00_a\data\plb_psb_bridge_v2_1_0.mpd line 93 - plb_psb_bridge_i
   (plb_psb_bridge) tool is overriding PARAMETER C_PLB_AWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\plb_psb_bridge_v
   1_00_a\data\plb_psb_bridge_v2_1_0.mpd line 94 - plb_psb_bridge_i
   (plb_psb_bridge) tool is overriding PARAMETER C_PLB_DWIDTH value to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\dcr_v29_v1_00_a\data\dcr_v29_v2_1_0.mpd
   line 38 - dcr_bus (dcr_v29) tool is overriding PARAMETER C_DCR_NUM_SLAVES
   value to 2
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\dcr_v29_v1_00_a\data\dcr_v29_v2_1_0.mpd
   line 39 - dcr_bus (dcr_v29) tool is overriding PARAMETER C_DCR_AWIDTH value
   to 10
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\dcr_v29_v1_00_a\data\dcr_v29_v2_1_0.mpd
   line 40 - dcr_bus (dcr_v29) tool is overriding PARAMETER C_DCR_DWIDTH value
   to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\ms_rst_4regs_v1_
   00_a\data\ms_rst_4regs_v2_1_0.mpd line 31 - ms_rst_4regs_0 (ms_rst_4regs)
   tool is overriding PARAMETER C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\ms_rst_4regs_v1_
   00_a\data\ms_rst_4regs_v2_1_0.mpd line 32 - ms_rst_4regs_0 (ms_rst_4regs)
   tool is overriding PARAMETER C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\opb_slave1_v1_00
   _a\data\opb_slave1_v2_1_0.mpd line 31 - opb_slave1_0 (opb_slave1) tool is
   overriding PARAMETER C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\opb_slave1_v1_00
   _a\data\opb_slave1_v2_1_0.mpd line 32 - opb_slave1_0 (opb_slave1) tool is
   overriding PARAMETER C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_emc_v2_00_a\data\plb_emc_v2_1_0.mpd
   line 38 - plb_emc_0 (plb_emc) tool is overriding PARAMETER C_NUM_MASTERS
   value to 3
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_emc_v2_00_a\data\plb_emc_v2_1_0.mpd
   line 92 - plb_emc_0 (plb_emc) tool is overriding PARAMETER C_PLB_DWIDTH value
   to 64


INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_emc_v2_00_a\data\plb_emc_v2_1_0.mpd
   line 93 - plb_emc_0 (plb_emc) tool is overriding PARAMETER C_PLB_AWIDTH value
   to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_emc_v2_00_a\data\plb_emc_v2_1_0.mpd
   line 96 - plb_emc_0 (plb_emc) tool is overriding PARAMETER C_PLB_MID_WIDTH
   value to 2
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpio_v2_1_0.m
   pd line 38 - opb_gpio_0 (opb_gpio) tool is overriding PARAMETER C_OPB_AWIDTH
   value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpio_v2_1_0.m
   pd line 39 - opb_gpio_0 (opb_gpio) tool is overriding PARAMETER C_OPB_DWIDTH
   value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_timer_v1_00_b\data\opb_timer_v2_1_0
   .mpd line 41 - opb_timer_0 (opb_timer) tool is overriding PARAMETER
   C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_timer_v1_00_b\data\opb_timer_v2_1_0
   .mpd line 42 - opb_timer_0 (opb_timer) tool is overriding PARAMETER
   C_OPB_DWIDTH value to 32

Running system level Update ...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core_v2_1_0.tc
l ...

Check platform configuration ...
INFO:MDT - IPNAME:modified_plb_ddr_controller INSTANCE:plb_ddr_controller_i -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs line 143 -
   An example UCF for this core is available and must be modified for use in the
   system. Please refer to the EDK Getting Started guide for the location of
   this file.
IPNAME:plb_v34 INSTANCE:plb_bus -
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs line 129 - 3
master(s) : 5 slave(s)
IPNAME:opb_v20 INSTANCE:opb_bus -
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs line 205 - 2
master(s) : 7 slave(s)
IPNAME:dcr_v29 INSTANCE:dcr_bus -
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs line 338 - 1
master(s) : 2 slave(s)

Check port drivers...



Performing Clock DRCs...

WARNING:MDT - No Top-level Input clock for the design. 


INFO:MDT - The following PARAMETERs of os uCOS-II are ignored as their category
   selection PARAMETER uC-Probe is set to "false" in MSS 
WARNING:MDT - C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mss
   line 20 - Ignoring PARAMETER uC-Probe  ...
WARNING:MDT - C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mss
   line 53 - PARAMETER use_dcr is deprecated !. The parameter USE_DCR for the
   intc driver has been deprecated.  Any reference to this parameter in the MSS
   file will be ignored..
   To avoid seeing this Warning again, please remove PARAMETER use_dcr.
INFO:MDT - List of peripherals addressable from processor instance ppc405_i : 
  - plb_bus
  - plb2opb_bridge_i
  - plb_ddr_controller_i
WARNING:MDT - C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs
   line 143 - No Driver Found for instance plb_ddr_controller_i. To avoid seeing
   this warning, assign the appropriate driver or driver "generic 1.00.a " to
   instance plb_ddr_controller_i

  - plb_bram_if_cntlr_i
WARNING:MDT - C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs
   line 169 - No Driver Found for instance plb_bram_if_cntlr_i. To avoid seeing
   this warning, assign the appropriate driver or driver "generic 1.00.a " to
   instance plb_bram_if_cntlr_i

  - opb_bus
  - opb_gpio_0
  - opb_intc_i
  - RS232_1
  - ms_rst_4regs_0
  - opb_slave1_0
  - opb_timer_0
  - plb_psb_bridge_i
WARNING:MDT - C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs
   line 306 - No Driver Found for instance plb_psb_bridge_i. To avoid seeing
   this warning, assign the appropriate driver or driver "generic 1.00.a " to
   instance plb_psb_bridge_i

  - plb_emc_0
INFO:MDT - List of peripherals addressable from processor instance
   ppc405_ppcjtag_chain : 

Building Directory Structure for ppc405_i



Generating platform libraries and device drivers ...

Running CopyFiles ...

Copying files for os uCOS-II_v2_86_a from
C:\edk_user_repository\Micrium\bsp\uCOS-II_v2_86_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\uCOS-II_v2
_86_a\ ...



Copying files for driver plbarb_v1_01_a from
C:\EDK\sw\XilinxProcessorIPLib\drivers\plbarb_v1_01_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\plbarb_v1_
01_a\ ...



Copying files for driver plb2opb_v1_00_a from
C:\EDK\sw\XilinxProcessorIPLib\drivers\plb2opb_v1_00_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\plb2opb_v1
_00_a\ ...



Copying files for driver opbarb_v1_02_a from
C:\EDK\sw\XilinxProcessorIPLib\drivers\opbarb_v1_02_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\opbarb_v1_
02_a\ ...



Copying files for driver gpio_v2_01_a from
C:\EDK\sw\XilinxProcessorIPLib\drivers\gpio_v2_01_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\gpio_v2_01
_a\ ...



Copying files for driver intc_v1_00_c from
C:\EDK\sw\XilinxProcessorIPLib\drivers\intc_v1_00_c\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\intc_v1_00
_c\ ...



Copying files for driver uartlite_v1_01_a from
C:\EDK\sw\XilinxProcessorIPLib\drivers\uartlite_v1_01_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\uartlite_v
1_01_a\ ...



Copying files for driver ms_rst_4regs_v1_00_a from
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\drivers\ms_rst_4regs_v1_00
_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\ms_rst_4re
gs_v1_00_a\ ...



Copying files for driver opb_slave1_v1_00_a from
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\drivers\opb_slave1_v1_00_a
\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\opb_slave1
_v1_00_a\ ...



Copying files for driver tmrctr_v1_00_b from
C:\EDK\sw\XilinxProcessorIPLib\drivers\tmrctr_v1_00_b\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\tmrctr_v1_
00_b\ ...



Copying files for driver cpu_ppc405_v1_00_a from
C:\EDK\sw\XilinxProcessorIPLib\drivers\cpu_ppc405_v1_00_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\cpu_ppc405
_v1_00_a\ ...



Running DRCs for OSes, Drivers and Libraries ... 
uC/OS-II DRC ...

Running generate for OS'es, Drivers and Libraries ... 



Running post_generate for OS'es, Drivers and Libraries ... 

Running make for Drivers and Libraries ... 

Configuring make for target include using:

make -s include "COMPILER=powerpc-eabi-gcc" "ARCHIVER=powerpc-eabi-ar"
"COMPILER_FLAGS= -O2 -c" "EXTRA_COMPILER_FLAGS=-g" 



Configuring make for target libs using:

make -s libs "COMPILER=powerpc-eabi-gcc" "ARCHIVER=powerpc-eabi-ar"
"COMPILER_FLAGS= -O2 -c" "EXTRA_COMPILER_FLAGS=-g" 
Compiling common


powerpc-eabi-ar: creating ../../../lib/libxil.a


Compiling ipif


Compiling bsp


Compiling plb_arbiter


Compiling plb_to_opb


Compiling opbarb


Compiling gpio


Compiling intc


Compiling uartlite


Compiling ms_rst_4regs


Compiling opb_slave1


Compiling tmrctr


Compiling cpu_ppc405



Libraries generated in
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\lib\ directory

Running execs_generate for OS'es, Drivers and Libraries ... 

Building Directory Structure for ppc405_ppcjtag_chain



Generating platform libraries and device drivers ...

Running CopyFiles ...

Copying files for os standalone_v1_00_a from
C:\EDK\sw\lib\bsp\standalone_v1_00_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_ppcjtag_chain\libsr
c\standalone_v1_00_a\ ...



Copying files for driver cpu_ppc405_v1_00_a from
C:\EDK\sw\XilinxProcessorIPLib\drivers\cpu_ppc405_v1_00_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_ppcjtag_chain\libsr
c\cpu_ppc405_v1_00_a\ ...



Running DRCs for OSes, Drivers and Libraries ... 

Running generate for OS'es, Drivers and Libraries ... 

Running post_generate for OS'es, Drivers and Libraries ... 

Running make for Drivers and Libraries ... 

Configuring make for target include using:

make -s include "COMPILER=powerpc-eabi-gcc" "ARCHIVER=powerpc-eabi-ar"
"COMPILER_FLAGS= -O2 -c" "EXTRA_COMPILER_FLAGS=-g" 



Configuring make for target libs using:

make -s libs "COMPILER=powerpc-eabi-gcc" "ARCHIVER=powerpc-eabi-ar"
"COMPILER_FLAGS= -O2 -c" "EXTRA_COMPILER_FLAGS=-g" 
Compiling common


Compiling bsp


powerpc-eabi-ar: creating ../../../lib/libxil.a


Compiling cpu_ppc405



Libraries generated in
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_ppcjtag_chain\lib\
directory

Running execs_generate for OS'es, Drivers and Libraries ... 

LibGen Done. 




Done!

At Local date and time: Tue May 12 13:41:13 2009
 xbash -q -c "cd /cygdrive/c/Baseline_9_Working_Folder/k-rtos-base-profile-task/; /usr/bin/make -f system.make program; exit;" started...

/usr/bin/bash: igncr: unknown option name


powerpc-eabi-gcc -O2 C:/Micrium/SOFTWARE/EvalBoards/Amirix/AP1000/GNU/EX1_OS/app.c  -o EX1_OS/executable.elf \
      -g    -I./ppc405_i/include/  -L./ppc405_i/lib/  \
  


powerpc-eabi-size EX1_OS/executable.elf 
   text	   data	    bss	    dec	    hex	filename
  29734	    508	  12000	  42242	   a502	EX1_OS/executable.elf





Done!

At Local date and time: Tue May 12 13:41:24 2009
 xbash -q -c "cd /cygdrive/c/Baseline_9_Working_Folder/k-rtos-base-profile-task/; /usr/bin/make -f system.make init_bram; exit;" started...

*********************************************
Initializing BRAM contents of the bitstream
*********************************************
bitinit system.mhs  -pe ppc405_i EX1_OS/executable.elf  \
-bt implementation/system.bit -o implementation/download.bit


/usr/bin/bash: igncr: unknown option name



bitinit version Xilinx EDK 9.1.02 Build EDK_J_SP2.4
Copyright (c) Xilinx Inc. 2002.

Parsing MHS File system.mhs...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/ppc405_v2_00_c/data/ppc405_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_v34_v1_02_a/data/plb_v34_v2_1_0.tcl
...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_bram_if_cntlr_v1_00_b/data/plb_bram_if
_cntlr_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb2opb_bridge_v1_01_a/data/plb2opb_bridge
_v2_1_0.tcl ...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/opb_intc_v1_00_c/data/opb_intc_v2_1_0.tcl
...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/jtagppc_cntlr_v2_00_a/data/jtagppc_cntlr_v
2_1_0.tcl ...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_emc_v2_00_a/data/plb_emc_v2_1_0.tcl
...

Overriding IP level properties ...
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\modified_plb_ddr
   _controller_v1_00_c\data\modified_plb_ddr_controller_v2_1_0.mpd line 50 -
   plb_ddr_controller_i (modified_plb_ddr_controller) tool is overriding
   PARAMETER C_FAMILY value to 
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 41 - bram (bram_block) tool is overriding PARAMETER C_FAMILY
   value to 
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 38 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_FAMILY value to 
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 38 - opb_intc_i (opb_intc) tool is overriding PARAMETER C_FAMILY
   value to 
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\plb_psb_bridge_v
   1_00_a\data\plb_psb_bridge_v2_1_0.mpd line 97 - plb_psb_bridge_i
   (plb_psb_bridge) tool is overriding PARAMETER C_FAMILY value to 
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\ppc405_v2_00_c\data\ppc405_v2_1_0.mpd
   line 45 - ppc405_ppcjtag_chain (ppc405) tcl is overriding PARAMETER
   C_ISOCM_DCR_HIGHADDR value to 0b0000010011
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\ppc405_v2_00_c\data\ppc405_v2_1_0.mpd
   line 47 - ppc405_ppcjtag_chain (ppc405) tcl is overriding PARAMETER
   C_DSOCM_DCR_HIGHADDR value to 0b0000100011
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\jtagppc_cntlr_v2_00_a\data\jtagppc_cntl
   r_v2_1_0.mpd line 35 - jtagppc_0 (jtagppc_cntlr) tool is overriding PARAMETER
   C_DEVICE value to 
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\ms_rst_4regs_v1_
   00_a\data\ms_rst_4regs_v2_1_0.mpd line 34 - ms_rst_4regs_0 (ms_rst_4regs)
   tool is overriding PARAMETER C_FAMILY value to 
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\opb_slave1_v1_00
   _a\data\opb_slave1_v2_1_0.mpd line 34 - opb_slave1_0 (opb_slave1) tool is
   overriding PARAMETER C_FAMILY value to 
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpio_v2_1_0.m
   pd line 40 - opb_gpio_0 (opb_gpio) tool is overriding PARAMETER C_FAMILY
   value to 
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_timer_v1_00_b\data\opb_timer_v2_1_0
   .mpd line 34 - opb_timer_0 (opb_timer) tool is overriding PARAMETER C_FAMILY
   value to 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/bram_if_cntlr_v1_00_b/data/bram_if_cntlr_v
2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/emc_common_v2_00_a/data/emc_common_v2_1_0.
tcl ...


Address Map for Processor ppc405_i
  (0b0000000000-0b0011111111) plb_bus	dcr_bus
  (0b0100000000-0b0111111111) plb2opb_bridge_i	dcr_bus
  (0b1000010000-0b1000010011) ppc405_i	
  (0b1000100000-0b1000100011) ppc405_i	
  (0000000000-0x1fffffff) plb_ddr_controller_i	plb_bus
  (0x29000000-0x29ffffff) opb_gpio_0	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4c000000-0x4c00ffff) RS232_1	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4d000000-0x4dffffff) opb_intc_i	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4f000000-0x4f00ffff) ms_rst_4regs_0	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4ff00000-0x4ff03fff) opb_slave1_0	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4fff0000-0x4fffffff) opb_timer_0	plb_bus->plb2opb_bridge_i->opb_bus
  (0x50000000-0x50ffffff) plb_emc_0	plb_bus
  (0xffff0000-0xffffffff) plb_bram_if_cntlr_i	plb_bus
Address Map for Processor ppc405_ppcjtag_chain
  (0b0000010000-0b0000010011) ppc405_ppcjtag_chain	
  (0b0000100000-0b0000100011) ppc405_ppcjtag_chain	

Initializing Memory...
Checking ELFs associated with PPC405 instance ppc405_i for overlap...


Analyzing file EX1_OS/executable.elf...
Running Data2Mem with the following command:
data2mem -bm "implementation/system_bd" -bt "implementation/system.bit"  -bd
"EX1_OS/executable.elf" tag ppc405_i  -o b implementation/download.bit 


Memory Initialization completed successfully.





Done!

At Local date and time: Tue May 12 13:49:28 2009
 xbash -q -c "cd /cygdrive/c/Baseline_9_Working_Folder/k-rtos-base-profile-task/; /usr/bin/make -f system.make swclean; exit;" started...

/usr/bin/bash: igncr: unknown option name


rm -rf ppc405_i/lib/
rm -rf ppc405_ppcjtag_chain/lib/
rm -f libgen.log
rm -f EX1_OS/executable.elf 





Done!

At Local date and time: Tue May 12 13:49:34 2009
 xbash -q -c "cd /cygdrive/c/Baseline_9_Working_Folder/k-rtos-base-profile-task/; /usr/bin/make -f system.make libs; exit;" started...

/usr/bin/bash: igncr: unknown option name


*********************************************
Creating software libraries...
*********************************************
libgen -mhs system.mhs -p xc2vp100ff1704-6  system.mss


libgen
Xilinx EDK 9.1.02 Build EDK_J_SP2.4
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.

Command Line: libgen -mhs system.mhs -p xc2vp100ff1704-6 system.mss 



Output Directory (-od)		: C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\
Part (-p)			: virtex2p

Software Specification file	: system.mss


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/ppc405_v2_00_c/data/ppc405_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_v34_v1_02_a/data/plb_v34_v2_1_0.tcl
...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_bram_if_cntlr_v1_00_b/data/plb_bram_if
_cntlr_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb2opb_bridge_v1_01_a/data/plb2opb_bridge
_v2_1_0.tcl ...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/opb_intc_v1_00_c/data/opb_intc_v2_1_0.tcl
...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/jtagppc_cntlr_v2_00_a/data/jtagppc_cntlr_v
2_1_0.tcl ...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_emc_v2_00_a/data/plb_emc_v2_1_0.tcl
...

Overriding IP level properties ...
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\modified_plb_ddr
   _controller_v1_00_c\data\modified_plb_ddr_controller_v2_1_0.mpd line 50 -
   plb_ddr_controller_i (modified_plb_ddr_controller) tool is overriding
   PARAMETER C_FAMILY value to virtex2p
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 41 - bram (bram_block) tool is overriding PARAMETER C_FAMILY
   value to virtex2p
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 38 - opb_intc_i (opb_intc) tool is overriding PARAMETER C_FAMILY
   value to virtex2p


INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\ppc405_v2_00_c\data\ppc405_v2_1_0.mpd
   line 45 - ppc405_ppcjtag_chain (ppc405) tcl is overriding PARAMETER
   C_ISOCM_DCR_HIGHADDR value to 0b0000010011
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\ppc405_v2_00_c\data\ppc405_v2_1_0.mpd
   line 47 - ppc405_ppcjtag_chain (ppc405) tcl is overriding PARAMETER
   C_DSOCM_DCR_HIGHADDR value to 0b0000100011
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\jtagppc_cntlr_v2_00_a\data\jtagppc_cntl
   r_v2_1_0.mpd line 35 - jtagppc_0 (jtagppc_cntlr) tool is overriding PARAMETER
   C_DEVICE value to 2vp100
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpio_v2_1_0.m
   pd line 40 - opb_gpio_0 (opb_gpio) tool is overriding PARAMETER C_FAMILY
   value to virtex2p
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_timer_v1_00_b\data\opb_timer_v2_1_0
   .mpd line 34 - opb_timer_0 (opb_timer) tool is overriding PARAMETER C_FAMILY
   value to virtex2p

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/bram_if_cntlr_v1_00_b/data/bram_if_cntlr_v
2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/emc_common_v2_00_a/data/emc_common_v2_1_0.
tcl ...


Address Map for Processor ppc405_i
  (0b0000000000-0b0011111111) plb_bus	dcr_bus
  (0b0100000000-0b0111111111) plb2opb_bridge_i	dcr_bus
  (0b1000010000-0b1000010011) ppc405_i	
  (0b1000100000-0b1000100011) ppc405_i	
  (0000000000-0x1fffffff) plb_ddr_controller_i	plb_bus
  (0x29000000-0x29ffffff) opb_gpio_0	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4c000000-0x4c00ffff) RS232_1	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4d000000-0x4dffffff) opb_intc_i	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4f000000-0x4f00ffff) ms_rst_4regs_0	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4ff00000-0x4ff03fff) opb_slave1_0	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4fff0000-0x4fffffff) opb_timer_0	plb_bus->plb2opb_bridge_i->opb_bus
  (0x50000000-0x50ffffff) plb_emc_0	plb_bus
  (0xffff0000-0xffffffff) plb_bram_if_cntlr_i	plb_bus
Address Map for Processor ppc405_ppcjtag_chain
  (0b0000010000-0b0000010011) ppc405_ppcjtag_chain	
  (0b0000100000-0b0000100011) ppc405_ppcjtag_chain	

Check platform address map ...

Overriding system level properties ...
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 41 - plb_bus (plb_v34) tool is overriding PARAMETER C_PLB_NUM_MASTERS
   value to 3
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 43 - plb_bus (plb_v34) tool is overriding PARAMETER C_PLB_MID_WIDTH
   value to 2
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 44 - plb_bus (plb_v34) tool is overriding PARAMETER C_PLB_AWIDTH value
   to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 45 - plb_bus (plb_v34) tool is overriding PARAMETER C_PLB_DWIDTH value
   to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 49 - plb_bus (plb_v34) tool is overriding PARAMETER C_DCR_AWIDTH value
   to 10
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 50 - plb_bus (plb_v34) tool is overriding PARAMETER C_DCR_DWIDTH value
   to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\modified_plb_ddr
   _controller_v1_00_c\data\modified_plb_ddr_controller_v2_1_0.mpd line 53 -
   plb_ddr_controller_i (modified_plb_ddr_controller) tool is overriding
   PARAMETER C_PLB_NUM_MASTERS value to 3
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\modified_plb_ddr
   _controller_v1_00_c\data\modified_plb_ddr_controller_v2_1_0.mpd line 54 -
   plb_ddr_controller_i (modified_plb_ddr_controller) tool is overriding
   PARAMETER C_PLB_MID_WIDTH value to 2
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\modified_plb_ddr
   _controller_v1_00_c\data\modified_plb_ddr_controller_v2_1_0.mpd line 55 -
   plb_ddr_controller_i (modified_plb_ddr_controller) tool is overriding
   PARAMETER C_PLB_AWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\modified_plb_ddr
   _controller_v1_00_c\data\modified_plb_ddr_controller_v2_1_0.mpd line 56 -
   plb_ddr_controller_i (modified_plb_ddr_controller) tool is overriding
   PARAMETER C_PLB_DWIDTH value to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\data\plb_bram
   _if_cntlr_v2_1_0.mpd line 42 - plb_bram_if_cntlr_i (plb_bram_if_cntlr) tool
   is overriding PARAMETER c_num_masters value to 3
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\data\plb_bram
   _if_cntlr_v2_1_0.mpd line 46 - plb_bram_if_cntlr_i (plb_bram_if_cntlr) tool
   is overriding PARAMETER c_plb_dwidth value to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\data\plb_bram
   _if_cntlr_v2_1_0.mpd line 47 - plb_bram_if_cntlr_i (plb_bram_if_cntlr) tool
   is overriding PARAMETER c_plb_awidth value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\data\plb_bram
   _if_cntlr_v2_1_0.mpd line 49 - plb_bram_if_cntlr_i (plb_bram_if_cntlr) tool
   is overriding PARAMETER c_plb_mid_width value to 2


INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 38 - bram (bram_block) tool is overriding PARAMETER C_PORT_DWIDTH
   value to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 39 - bram (bram_block) tool is overriding PARAMETER C_PORT_AWIDTH
   value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 40 - bram (bram_block) tool is overriding PARAMETER C_NUM_WE
   value to 8
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 48 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_PLB_AWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 49 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_PLB_DWIDTH value to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 50 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_PLB_NUM_MASTERS value to 3
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 51 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_PLB_MID_WIDTH value to 2
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 52 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 53 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 56 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_DCR_AWIDTH value to 10
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 57 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_DCR_DWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 36 - opb_bus (opb_v20) tool is overriding PARAMETER C_OPB_AWIDTH value
   to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 37 - opb_bus (opb_v20) tool is overriding PARAMETER C_OPB_DWIDTH value
   to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 38 - opb_bus (opb_v20) tool is overriding PARAMETER C_NUM_MASTERS value
   to 2
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 39 - opb_bus (opb_v20) tool is overriding PARAMETER C_NUM_SLAVES value
   to 7
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 42 - opb_intc_i (opb_intc) tool is overriding PARAMETER C_OPB_AWIDTH
   value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 43 - opb_intc_i (opb_intc) tool is overriding PARAMETER C_OPB_DWIDTH
   value to 32
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core_v2_1_0.tc
l ...
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 46 - opb_intc_i (opb_intc) tcl is overriding PARAMETER
   C_NUM_INTR_INPUTS value to 21
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core_v2_1_0.tc
l ...
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 47 - opb_intc_i (opb_intc) tcl is overriding PARAMETER C_KIND_OF_INTR
   value to 0b00000000000000000000000001000000
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core_v2_1_0.tc
l ...


INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 48 - opb_intc_i (opb_intc) tcl is overriding PARAMETER C_KIND_OF_EDGE
   value to 0b00000000000000000000000001000000
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core_v2_1_0.tc
l ...
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 49 - opb_intc_i (opb_intc) tcl is overriding PARAMETER C_KIND_OF_LVL
   value to 0b00000000000000000000000000000001
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_uartlite_v1_00_b\data\opb_uartlite_
   v2_1_0.mpd line 37 - RS232_1 (opb_uartlite) tool is overriding PARAMETER
   C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_uartlite_v1_00_b\data\opb_uartlite_
   v2_1_0.mpd line 38 - RS232_1 (opb_uartlite) tool is overriding PARAMETER
   C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\opbslave_ext_bri
   dge_v3_10_a\data\opbslave_ext_bridge_v2_1_0.mpd line 20 -
   opbslave_ext_bridge_i (opbslave_ext_bridge) tool is overriding PARAMETER
   C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\opbslave_ext_bri
   dge_v3_10_a\data\opbslave_ext_bridge_v2_1_0.mpd line 21 -
   opbslave_ext_bridge_i (opbslave_ext_bridge) tool is overriding PARAMETER
   C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\plb_psb_bridge_v
   1_00_a\data\plb_psb_bridge_v2_1_0.mpd line 87 - plb_psb_bridge_i
   (plb_psb_bridge) tool is overriding PARAMETER C_PLB_NUM_MASTERS value to 3
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\plb_psb_bridge_v
   1_00_a\data\plb_psb_bridge_v2_1_0.mpd line 88 - plb_psb_bridge_i
   (plb_psb_bridge) tool is overriding PARAMETER C_PLB_MID_WIDTH value to 2
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\plb_psb_bridge_v
   1_00_a\data\plb_psb_bridge_v2_1_0.mpd line 93 - plb_psb_bridge_i
   (plb_psb_bridge) tool is overriding PARAMETER C_PLB_AWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\plb_psb_bridge_v
   1_00_a\data\plb_psb_bridge_v2_1_0.mpd line 94 - plb_psb_bridge_i
   (plb_psb_bridge) tool is overriding PARAMETER C_PLB_DWIDTH value to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\dcr_v29_v1_00_a\data\dcr_v29_v2_1_0.mpd
   line 38 - dcr_bus (dcr_v29) tool is overriding PARAMETER C_DCR_NUM_SLAVES
   value to 2
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\dcr_v29_v1_00_a\data\dcr_v29_v2_1_0.mpd
   line 39 - dcr_bus (dcr_v29) tool is overriding PARAMETER C_DCR_AWIDTH value
   to 10
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\dcr_v29_v1_00_a\data\dcr_v29_v2_1_0.mpd
   line 40 - dcr_bus (dcr_v29) tool is overriding PARAMETER C_DCR_DWIDTH value
   to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\ms_rst_4regs_v1_
   00_a\data\ms_rst_4regs_v2_1_0.mpd line 31 - ms_rst_4regs_0 (ms_rst_4regs)
   tool is overriding PARAMETER C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\ms_rst_4regs_v1_
   00_a\data\ms_rst_4regs_v2_1_0.mpd line 32 - ms_rst_4regs_0 (ms_rst_4regs)
   tool is overriding PARAMETER C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\opb_slave1_v1_00
   _a\data\opb_slave1_v2_1_0.mpd line 31 - opb_slave1_0 (opb_slave1) tool is
   overriding PARAMETER C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\opb_slave1_v1_00
   _a\data\opb_slave1_v2_1_0.mpd line 32 - opb_slave1_0 (opb_slave1) tool is
   overriding PARAMETER C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_emc_v2_00_a\data\plb_emc_v2_1_0.mpd
   line 38 - plb_emc_0 (plb_emc) tool is overriding PARAMETER C_NUM_MASTERS
   value to 3
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_emc_v2_00_a\data\plb_emc_v2_1_0.mpd
   line 92 - plb_emc_0 (plb_emc) tool is overriding PARAMETER C_PLB_DWIDTH value
   to 64


INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_emc_v2_00_a\data\plb_emc_v2_1_0.mpd
   line 93 - plb_emc_0 (plb_emc) tool is overriding PARAMETER C_PLB_AWIDTH value
   to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_emc_v2_00_a\data\plb_emc_v2_1_0.mpd
   line 96 - plb_emc_0 (plb_emc) tool is overriding PARAMETER C_PLB_MID_WIDTH
   value to 2
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpio_v2_1_0.m
   pd line 38 - opb_gpio_0 (opb_gpio) tool is overriding PARAMETER C_OPB_AWIDTH
   value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpio_v2_1_0.m
   pd line 39 - opb_gpio_0 (opb_gpio) tool is overriding PARAMETER C_OPB_DWIDTH
   value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_timer_v1_00_b\data\opb_timer_v2_1_0
   .mpd line 41 - opb_timer_0 (opb_timer) tool is overriding PARAMETER
   C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_timer_v1_00_b\data\opb_timer_v2_1_0
   .mpd line 42 - opb_timer_0 (opb_timer) tool is overriding PARAMETER
   C_OPB_DWIDTH value to 32

Running system level Update ...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core_v2_1_0.tc
l ...

Check platform configuration ...
INFO:MDT - IPNAME:modified_plb_ddr_controller INSTANCE:plb_ddr_controller_i -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs line 143 -
   An example UCF for this core is available and must be modified for use in the
   system. Please refer to the EDK Getting Started guide for the location of
   this file.
IPNAME:plb_v34 INSTANCE:plb_bus -
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs line 129 - 3
master(s) : 5 slave(s)
IPNAME:opb_v20 INSTANCE:opb_bus -
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs line 205 - 2
master(s) : 7 slave(s)
IPNAME:dcr_v29 INSTANCE:dcr_bus -
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs line 338 - 1
master(s) : 2 slave(s)

Check port drivers...



Performing Clock DRCs...

WARNING:MDT - No Top-level Input clock for the design. 


INFO:MDT - The following PARAMETERs of os uCOS-II are ignored as their category
   selection PARAMETER uC-Probe is set to "false" in MSS 
WARNING:MDT - C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mss
   line 20 - Ignoring PARAMETER uC-Probe  ...
WARNING:MDT - C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mss
   line 53 - PARAMETER use_dcr is deprecated !. The parameter USE_DCR for the
   intc driver has been deprecated.  Any reference to this parameter in the MSS
   file will be ignored..
   To avoid seeing this Warning again, please remove PARAMETER use_dcr.
INFO:MDT - List of peripherals addressable from processor instance ppc405_i : 
  - plb_bus
  - plb2opb_bridge_i
  - plb_ddr_controller_i
WARNING:MDT - C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs
   line 143 - No Driver Found for instance plb_ddr_controller_i. To avoid seeing
   this warning, assign the appropriate driver or driver "generic 1.00.a " to
   instance plb_ddr_controller_i

  - plb_bram_if_cntlr_i
WARNING:MDT - C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs
   line 169 - No Driver Found for instance plb_bram_if_cntlr_i. To avoid seeing
   this warning, assign the appropriate driver or driver "generic 1.00.a " to
   instance plb_bram_if_cntlr_i

  - opb_bus
  - opb_gpio_0
  - opb_intc_i
  - RS232_1
  - ms_rst_4regs_0
  - opb_slave1_0
  - opb_timer_0
  - plb_psb_bridge_i
WARNING:MDT - C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs
   line 306 - No Driver Found for instance plb_psb_bridge_i. To avoid seeing
   this warning, assign the appropriate driver or driver "generic 1.00.a " to
   instance plb_psb_bridge_i

  - plb_emc_0
INFO:MDT - List of peripherals addressable from processor instance
   ppc405_ppcjtag_chain : 

Building Directory Structure for ppc405_i



Generating platform libraries and device drivers ...

Running CopyFiles ...

Copying files for os uCOS-II_v2_86_a from
C:\edk_user_repository\Micrium\bsp\uCOS-II_v2_86_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\uCOS-II_v2
_86_a\ ...



Copying files for driver plbarb_v1_01_a from
C:\EDK\sw\XilinxProcessorIPLib\drivers\plbarb_v1_01_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\plbarb_v1_
01_a\ ...



Copying files for driver plb2opb_v1_00_a from
C:\EDK\sw\XilinxProcessorIPLib\drivers\plb2opb_v1_00_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\plb2opb_v1
_00_a\ ...



Copying files for driver opbarb_v1_02_a from
C:\EDK\sw\XilinxProcessorIPLib\drivers\opbarb_v1_02_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\opbarb_v1_
02_a\ ...



Copying files for driver gpio_v2_01_a from
C:\EDK\sw\XilinxProcessorIPLib\drivers\gpio_v2_01_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\gpio_v2_01
_a\ ...



Copying files for driver intc_v1_00_c from
C:\EDK\sw\XilinxProcessorIPLib\drivers\intc_v1_00_c\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\intc_v1_00
_c\ ...



Copying files for driver uartlite_v1_01_a from
C:\EDK\sw\XilinxProcessorIPLib\drivers\uartlite_v1_01_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\uartlite_v
1_01_a\ ...



Copying files for driver ms_rst_4regs_v1_00_a from
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\drivers\ms_rst_4regs_v1_00
_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\ms_rst_4re
gs_v1_00_a\ ...



Copying files for driver opb_slave1_v1_00_a from
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\drivers\opb_slave1_v1_00_a
\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\opb_slave1
_v1_00_a\ ...



Copying files for driver tmrctr_v1_00_b from
C:\EDK\sw\XilinxProcessorIPLib\drivers\tmrctr_v1_00_b\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\tmrctr_v1_
00_b\ ...



Copying files for driver cpu_ppc405_v1_00_a from
C:\EDK\sw\XilinxProcessorIPLib\drivers\cpu_ppc405_v1_00_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\cpu_ppc405
_v1_00_a\ ...



Running DRCs for OSes, Drivers and Libraries ... 
uC/OS-II DRC ...

Running generate for OS'es, Drivers and Libraries ... 



Running post_generate for OS'es, Drivers and Libraries ... 

Running make for Drivers and Libraries ... 

Configuring make for target include using:

make -s include "COMPILER=powerpc-eabi-gcc" "ARCHIVER=powerpc-eabi-ar"
"COMPILER_FLAGS= -O2 -c" "EXTRA_COMPILER_FLAGS=-g" 



Configuring make for target libs using:

make -s libs "COMPILER=powerpc-eabi-gcc" "ARCHIVER=powerpc-eabi-ar"
"COMPILER_FLAGS= -O2 -c" "EXTRA_COMPILER_FLAGS=-g" 
Compiling common


powerpc-eabi-ar: creating ../../../lib/libxil.a


Compiling ipif


Compiling bsp


Compiling plb_arbiter


Compiling plb_to_opb


Compiling opbarb


Compiling gpio


Compiling intc


Compiling uartlite


Compiling ms_rst_4regs


Compiling opb_slave1


Compiling tmrctr


Compiling cpu_ppc405



Libraries generated in
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\lib\ directory

Running execs_generate for OS'es, Drivers and Libraries ... 

Building Directory Structure for ppc405_ppcjtag_chain



Generating platform libraries and device drivers ...

Running CopyFiles ...

Copying files for os standalone_v1_00_a from
C:\EDK\sw\lib\bsp\standalone_v1_00_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_ppcjtag_chain\libsr
c\standalone_v1_00_a\ ...



Copying files for driver cpu_ppc405_v1_00_a from
C:\EDK\sw\XilinxProcessorIPLib\drivers\cpu_ppc405_v1_00_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_ppcjtag_chain\libsr
c\cpu_ppc405_v1_00_a\ ...



Running DRCs for OSes, Drivers and Libraries ... 

Running generate for OS'es, Drivers and Libraries ... 



Running post_generate for OS'es, Drivers and Libraries ... 

Running make for Drivers and Libraries ... 

Configuring make for target include using:

make -s include "COMPILER=powerpc-eabi-gcc" "ARCHIVER=powerpc-eabi-ar"
"COMPILER_FLAGS= -O2 -c" "EXTRA_COMPILER_FLAGS=-g" 



Configuring make for target libs using:

make -s libs "COMPILER=powerpc-eabi-gcc" "ARCHIVER=powerpc-eabi-ar"
"COMPILER_FLAGS= -O2 -c" "EXTRA_COMPILER_FLAGS=-g" 


Compiling common


powerpc-eabi-ar: creating ../../../lib/libxil.a


Compiling bsp


Compiling cpu_ppc405



Libraries generated in
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_ppcjtag_chain\lib\
directory

Running execs_generate for OS'es, Drivers and Libraries ... 

LibGen Done. 




Done!

At Local date and time: Tue May 12 13:50:00 2009
 xbash -q -c "cd /cygdrive/c/Baseline_9_Working_Folder/k-rtos-base-profile-task/; /usr/bin/make -f system.make program; exit;" started...

/usr/bin/bash: igncr: unknown option name


powerpc-eabi-gcc -O2 C:/Micrium/SOFTWARE/EvalBoards/Amirix/AP1000/GNU/EX1_OS/app.c  -o EX1_OS/executable.elf \
      -g    -I./ppc405_i/include/  -L./ppc405_i/lib/  \
  


powerpc-eabi-size EX1_OS/executable.elf 
   text	   data	    bss	    dec	    hex	filename
  29438	    508	  11992	  41938	   a3d2	EX1_OS/executable.elf





Done!

At Local date and time: Tue May 12 13:50:05 2009
 xbash -q -c "cd /cygdrive/c/Baseline_9_Working_Folder/k-rtos-base-profile-task/; /usr/bin/make -f system.make init_bram; exit;" started...

/usr/bin/bash: igncr: unknown option name


*********************************************
Initializing BRAM contents of the bitstream
*********************************************
bitinit system.mhs  -pe ppc405_i EX1_OS/executable.elf  \
-bt implementation/system.bit -o implementation/download.bit



bitinit version Xilinx EDK 9.1.02 Build EDK_J_SP2.4
Copyright (c) Xilinx Inc. 2002.

Parsing MHS File system.mhs...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/ppc405_v2_00_c/data/ppc405_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_v34_v1_02_a/data/plb_v34_v2_1_0.tcl
...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_bram_if_cntlr_v1_00_b/data/plb_bram_if
_cntlr_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb2opb_bridge_v1_01_a/data/plb2opb_bridge
_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/opb_intc_v1_00_c/data/opb_intc_v2_1_0.tcl
...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/jtagppc_cntlr_v2_00_a/data/jtagppc_cntlr_v
2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_emc_v2_00_a/data/plb_emc_v2_1_0.tcl
...



Overriding IP level properties ...
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\modified_plb_ddr
   _controller_v1_00_c\data\modified_plb_ddr_controller_v2_1_0.mpd line 50 -
   plb_ddr_controller_i (modified_plb_ddr_controller) tool is overriding
   PARAMETER C_FAMILY value to 
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 41 - bram (bram_block) tool is overriding PARAMETER C_FAMILY
   value to 
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 38 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_FAMILY value to 
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 38 - opb_intc_i (opb_intc) tool is overriding PARAMETER C_FAMILY
   value to 
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\plb_psb_bridge_v
   1_00_a\data\plb_psb_bridge_v2_1_0.mpd line 97 - plb_psb_bridge_i
   (plb_psb_bridge) tool is overriding PARAMETER C_FAMILY value to 
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\ppc405_v2_00_c\data\ppc405_v2_1_0.mpd
   line 45 - ppc405_ppcjtag_chain (ppc405) tcl is overriding PARAMETER
   C_ISOCM_DCR_HIGHADDR value to 0b0000010011
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\ppc405_v2_00_c\data\ppc405_v2_1_0.mpd
   line 47 - ppc405_ppcjtag_chain (ppc405) tcl is overriding PARAMETER
   C_DSOCM_DCR_HIGHADDR value to 0b0000100011
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\jtagppc_cntlr_v2_00_a\data\jtagppc_cntl
   r_v2_1_0.mpd line 35 - jtagppc_0 (jtagppc_cntlr) tool is overriding PARAMETER
   C_DEVICE value to 
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\ms_rst_4regs_v1_
   00_a\data\ms_rst_4regs_v2_1_0.mpd line 34 - ms_rst_4regs_0 (ms_rst_4regs)
   tool is overriding PARAMETER C_FAMILY value to 
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\opb_slave1_v1_00
   _a\data\opb_slave1_v2_1_0.mpd line 34 - opb_slave1_0 (opb_slave1) tool is
   overriding PARAMETER C_FAMILY value to 
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpio_v2_1_0.m
   pd line 40 - opb_gpio_0 (opb_gpio) tool is overriding PARAMETER C_FAMILY
   value to 
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_timer_v1_00_b\data\opb_timer_v2_1_0
   .mpd line 34 - opb_timer_0 (opb_timer) tool is overriding PARAMETER C_FAMILY
   value to 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/bram_if_cntlr_v1_00_b/data/bram_if_cntlr_v
2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/emc_common_v2_00_a/data/emc_common_v2_1_0.
tcl ...


Address Map for Processor ppc405_i
  (0b0000000000-0b0011111111) plb_bus	dcr_bus
  (0b0100000000-0b0111111111) plb2opb_bridge_i	dcr_bus
  (0b1000010000-0b1000010011) ppc405_i	
  (0b1000100000-0b1000100011) ppc405_i	
  (0000000000-0x1fffffff) plb_ddr_controller_i	plb_bus
  (0x29000000-0x29ffffff) opb_gpio_0	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4c000000-0x4c00ffff) RS232_1	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4d000000-0x4dffffff) opb_intc_i	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4f000000-0x4f00ffff) ms_rst_4regs_0	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4ff00000-0x4ff03fff) opb_slave1_0	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4fff0000-0x4fffffff) opb_timer_0	plb_bus->plb2opb_bridge_i->opb_bus
  (0x50000000-0x50ffffff) plb_emc_0	plb_bus
  (0xffff0000-0xffffffff) plb_bram_if_cntlr_i	plb_bus
Address Map for Processor ppc405_ppcjtag_chain
  (0b0000010000-0b0000010011) ppc405_ppcjtag_chain	
  (0b0000100000-0b0000100011) ppc405_ppcjtag_chain	

Initializing Memory...
Checking ELFs associated with PPC405 instance ppc405_i for overlap...


Analyzing file EX1_OS/executable.elf...
Running Data2Mem with the following command:
data2mem -bm "implementation/system_bd" -bt "implementation/system.bit"  -bd
"EX1_OS/executable.elf" tag ppc405_i  -o b implementation/download.bit 


Memory Initialization completed successfully.





Done!

At Local date and time: Tue May 12 13:51:52 2009
 xbash -q -c "cd /cygdrive/c/Baseline_9_Working_Folder/k-rtos-base-profile-task/; /usr/bin/make -f system.make swclean; exit;" started...

/usr/bin/bash: igncr: unknown option name


rm -rf ppc405_i/lib/
rm -rf ppc405_ppcjtag_chain/lib/
rm -f libgen.log
rm -f EX1_OS/executable.elf 





Done!

At Local date and time: Tue May 12 13:51:56 2009
 xbash -q -c "cd /cygdrive/c/Baseline_9_Working_Folder/k-rtos-base-profile-task/; /usr/bin/make -f system.make libs; exit;" started...

*********************************************


/usr/bin/bash: igncr: unknown option name


Creating software libraries...
*********************************************
libgen -mhs system.mhs -p xc2vp100ff1704-6  system.mss


libgen
Xilinx EDK 9.1.02 Build EDK_J_SP2.4
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.

Command Line: libgen -mhs system.mhs -p xc2vp100ff1704-6 system.mss 



Output Directory (-od)		: C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\
Part (-p)			: virtex2p

Software Specification file	: system.mss


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/ppc405_v2_00_c/data/ppc405_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_v34_v1_02_a/data/plb_v34_v2_1_0.tcl
...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_bram_if_cntlr_v1_00_b/data/plb_bram_if
_cntlr_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb2opb_bridge_v1_01_a/data/plb2opb_bridge
_v2_1_0.tcl ...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/opb_intc_v1_00_c/data/opb_intc_v2_1_0.tcl
...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/jtagppc_cntlr_v2_00_a/data/jtagppc_cntlr_v
2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_emc_v2_00_a/data/plb_emc_v2_1_0.tcl
...



Overriding IP level properties ...
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\modified_plb_ddr
   _controller_v1_00_c\data\modified_plb_ddr_controller_v2_1_0.mpd line 50 -
   plb_ddr_controller_i (modified_plb_ddr_controller) tool is overriding
   PARAMETER C_FAMILY value to virtex2p
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 41 - bram (bram_block) tool is overriding PARAMETER C_FAMILY
   value to virtex2p
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 38 - opb_intc_i (opb_intc) tool is overriding PARAMETER C_FAMILY
   value to virtex2p
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\ppc405_v2_00_c\data\ppc405_v2_1_0.mpd
   line 45 - ppc405_ppcjtag_chain (ppc405) tcl is overriding PARAMETER
   C_ISOCM_DCR_HIGHADDR value to 0b0000010011
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\ppc405_v2_00_c\data\ppc405_v2_1_0.mpd
   line 47 - ppc405_ppcjtag_chain (ppc405) tcl is overriding PARAMETER
   C_DSOCM_DCR_HIGHADDR value to 0b0000100011
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\jtagppc_cntlr_v2_00_a\data\jtagppc_cntl
   r_v2_1_0.mpd line 35 - jtagppc_0 (jtagppc_cntlr) tool is overriding PARAMETER
   C_DEVICE value to 2vp100


INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpio_v2_1_0.m
   pd line 40 - opb_gpio_0 (opb_gpio) tool is overriding PARAMETER C_FAMILY
   value to virtex2p
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_timer_v1_00_b\data\opb_timer_v2_1_0
   .mpd line 34 - opb_timer_0 (opb_timer) tool is overriding PARAMETER C_FAMILY
   value to virtex2p

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/bram_if_cntlr_v1_00_b/data/bram_if_cntlr_v
2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/emc_common_v2_00_a/data/emc_common_v2_1_0.
tcl ...


Address Map for Processor ppc405_i
  (0b0000000000-0b0011111111) plb_bus	dcr_bus
  (0b0100000000-0b0111111111) plb2opb_bridge_i	dcr_bus
  (0b1000010000-0b1000010011) ppc405_i	
  (0b1000100000-0b1000100011) ppc405_i	
  (0000000000-0x1fffffff) plb_ddr_controller_i	plb_bus
  (0x29000000-0x29ffffff) opb_gpio_0	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4c000000-0x4c00ffff) RS232_1	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4d000000-0x4dffffff) opb_intc_i	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4f000000-0x4f00ffff) ms_rst_4regs_0	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4ff00000-0x4ff03fff) opb_slave1_0	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4fff0000-0x4fffffff) opb_timer_0	plb_bus->plb2opb_bridge_i->opb_bus
  (0x50000000-0x50ffffff) plb_emc_0	plb_bus
  (0xffff0000-0xffffffff) plb_bram_if_cntlr_i	plb_bus
Address Map for Processor ppc405_ppcjtag_chain
  (0b0000010000-0b0000010011) ppc405_ppcjtag_chain	
  (0b0000100000-0b0000100011) ppc405_ppcjtag_chain	

Check platform address map ...

Overriding system level properties ...
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 41 - plb_bus (plb_v34) tool is overriding PARAMETER C_PLB_NUM_MASTERS
   value to 3
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 43 - plb_bus (plb_v34) tool is overriding PARAMETER C_PLB_MID_WIDTH
   value to 2
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 44 - plb_bus (plb_v34) tool is overriding PARAMETER C_PLB_AWIDTH value
   to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 45 - plb_bus (plb_v34) tool is overriding PARAMETER C_PLB_DWIDTH value
   to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 49 - plb_bus (plb_v34) tool is overriding PARAMETER C_DCR_AWIDTH value
   to 10
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 50 - plb_bus (plb_v34) tool is overriding PARAMETER C_DCR_DWIDTH value
   to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\modified_plb_ddr
   _controller_v1_00_c\data\modified_plb_ddr_controller_v2_1_0.mpd line 53 -
   plb_ddr_controller_i (modified_plb_ddr_controller) tool is overriding
   PARAMETER C_PLB_NUM_MASTERS value to 3
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\modified_plb_ddr
   _controller_v1_00_c\data\modified_plb_ddr_controller_v2_1_0.mpd line 54 -
   plb_ddr_controller_i (modified_plb_ddr_controller) tool is overriding
   PARAMETER C_PLB_MID_WIDTH value to 2
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\modified_plb_ddr
   _controller_v1_00_c\data\modified_plb_ddr_controller_v2_1_0.mpd line 55 -
   plb_ddr_controller_i (modified_plb_ddr_controller) tool is overriding
   PARAMETER C_PLB_AWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\modified_plb_ddr
   _controller_v1_00_c\data\modified_plb_ddr_controller_v2_1_0.mpd line 56 -
   plb_ddr_controller_i (modified_plb_ddr_controller) tool is overriding
   PARAMETER C_PLB_DWIDTH value to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\data\plb_bram
   _if_cntlr_v2_1_0.mpd line 42 - plb_bram_if_cntlr_i (plb_bram_if_cntlr) tool
   is overriding PARAMETER c_num_masters value to 3
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\data\plb_bram
   _if_cntlr_v2_1_0.mpd line 46 - plb_bram_if_cntlr_i (plb_bram_if_cntlr) tool
   is overriding PARAMETER c_plb_dwidth value to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\data\plb_bram
   _if_cntlr_v2_1_0.mpd line 47 - plb_bram_if_cntlr_i (plb_bram_if_cntlr) tool
   is overriding PARAMETER c_plb_awidth value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\data\plb_bram
   _if_cntlr_v2_1_0.mpd line 49 - plb_bram_if_cntlr_i (plb_bram_if_cntlr) tool
   is overriding PARAMETER c_plb_mid_width value to 2


INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 38 - bram (bram_block) tool is overriding PARAMETER C_PORT_DWIDTH
   value to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 39 - bram (bram_block) tool is overriding PARAMETER C_PORT_AWIDTH
   value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 40 - bram (bram_block) tool is overriding PARAMETER C_NUM_WE
   value to 8
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 48 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_PLB_AWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 49 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_PLB_DWIDTH value to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 50 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_PLB_NUM_MASTERS value to 3
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 51 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_PLB_MID_WIDTH value to 2
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 52 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 53 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 56 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_DCR_AWIDTH value to 10
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 57 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_DCR_DWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 36 - opb_bus (opb_v20) tool is overriding PARAMETER C_OPB_AWIDTH value
   to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 37 - opb_bus (opb_v20) tool is overriding PARAMETER C_OPB_DWIDTH value
   to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 38 - opb_bus (opb_v20) tool is overriding PARAMETER C_NUM_MASTERS value
   to 2
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 39 - opb_bus (opb_v20) tool is overriding PARAMETER C_NUM_SLAVES value
   to 7
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 42 - opb_intc_i (opb_intc) tool is overriding PARAMETER C_OPB_AWIDTH
   value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 43 - opb_intc_i (opb_intc) tool is overriding PARAMETER C_OPB_DWIDTH
   value to 32
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core_v2_1_0.tc
l ...
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 46 - opb_intc_i (opb_intc) tcl is overriding PARAMETER
   C_NUM_INTR_INPUTS value to 21
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core_v2_1_0.tc
l ...
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 47 - opb_intc_i (opb_intc) tcl is overriding PARAMETER C_KIND_OF_INTR
   value to 0b00000000000000000000000001000000
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core_v2_1_0.tc
l ...


INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 48 - opb_intc_i (opb_intc) tcl is overriding PARAMETER C_KIND_OF_EDGE
   value to 0b00000000000000000000000001000000
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core_v2_1_0.tc
l ...
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 49 - opb_intc_i (opb_intc) tcl is overriding PARAMETER C_KIND_OF_LVL
   value to 0b00000000000000000000000000000001
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_uartlite_v1_00_b\data\opb_uartlite_
   v2_1_0.mpd line 37 - RS232_1 (opb_uartlite) tool is overriding PARAMETER
   C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_uartlite_v1_00_b\data\opb_uartlite_
   v2_1_0.mpd line 38 - RS232_1 (opb_uartlite) tool is overriding PARAMETER
   C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\opbslave_ext_bri
   dge_v3_10_a\data\opbslave_ext_bridge_v2_1_0.mpd line 20 -
   opbslave_ext_bridge_i (opbslave_ext_bridge) tool is overriding PARAMETER
   C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\opbslave_ext_bri
   dge_v3_10_a\data\opbslave_ext_bridge_v2_1_0.mpd line 21 -
   opbslave_ext_bridge_i (opbslave_ext_bridge) tool is overriding PARAMETER
   C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\plb_psb_bridge_v
   1_00_a\data\plb_psb_bridge_v2_1_0.mpd line 87 - plb_psb_bridge_i
   (plb_psb_bridge) tool is overriding PARAMETER C_PLB_NUM_MASTERS value to 3
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\plb_psb_bridge_v
   1_00_a\data\plb_psb_bridge_v2_1_0.mpd line 88 - plb_psb_bridge_i
   (plb_psb_bridge) tool is overriding PARAMETER C_PLB_MID_WIDTH value to 2
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\plb_psb_bridge_v
   1_00_a\data\plb_psb_bridge_v2_1_0.mpd line 93 - plb_psb_bridge_i
   (plb_psb_bridge) tool is overriding PARAMETER C_PLB_AWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\plb_psb_bridge_v
   1_00_a\data\plb_psb_bridge_v2_1_0.mpd line 94 - plb_psb_bridge_i
   (plb_psb_bridge) tool is overriding PARAMETER C_PLB_DWIDTH value to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\dcr_v29_v1_00_a\data\dcr_v29_v2_1_0.mpd
   line 38 - dcr_bus (dcr_v29) tool is overriding PARAMETER C_DCR_NUM_SLAVES
   value to 2
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\dcr_v29_v1_00_a\data\dcr_v29_v2_1_0.mpd
   line 39 - dcr_bus (dcr_v29) tool is overriding PARAMETER C_DCR_AWIDTH value
   to 10
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\dcr_v29_v1_00_a\data\dcr_v29_v2_1_0.mpd
   line 40 - dcr_bus (dcr_v29) tool is overriding PARAMETER C_DCR_DWIDTH value
   to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\ms_rst_4regs_v1_
   00_a\data\ms_rst_4regs_v2_1_0.mpd line 31 - ms_rst_4regs_0 (ms_rst_4regs)
   tool is overriding PARAMETER C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\ms_rst_4regs_v1_
   00_a\data\ms_rst_4regs_v2_1_0.mpd line 32 - ms_rst_4regs_0 (ms_rst_4regs)
   tool is overriding PARAMETER C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\opb_slave1_v1_00
   _a\data\opb_slave1_v2_1_0.mpd line 31 - opb_slave1_0 (opb_slave1) tool is
   overriding PARAMETER C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\opb_slave1_v1_00
   _a\data\opb_slave1_v2_1_0.mpd line 32 - opb_slave1_0 (opb_slave1) tool is
   overriding PARAMETER C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_emc_v2_00_a\data\plb_emc_v2_1_0.mpd
   line 38 - plb_emc_0 (plb_emc) tool is overriding PARAMETER C_NUM_MASTERS
   value to 3
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_emc_v2_00_a\data\plb_emc_v2_1_0.mpd
   line 92 - plb_emc_0 (plb_emc) tool is overriding PARAMETER C_PLB_DWIDTH value
   to 64


INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_emc_v2_00_a\data\plb_emc_v2_1_0.mpd
   line 93 - plb_emc_0 (plb_emc) tool is overriding PARAMETER C_PLB_AWIDTH value
   to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_emc_v2_00_a\data\plb_emc_v2_1_0.mpd
   line 96 - plb_emc_0 (plb_emc) tool is overriding PARAMETER C_PLB_MID_WIDTH
   value to 2
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpio_v2_1_0.m
   pd line 38 - opb_gpio_0 (opb_gpio) tool is overriding PARAMETER C_OPB_AWIDTH
   value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpio_v2_1_0.m
   pd line 39 - opb_gpio_0 (opb_gpio) tool is overriding PARAMETER C_OPB_DWIDTH
   value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_timer_v1_00_b\data\opb_timer_v2_1_0
   .mpd line 41 - opb_timer_0 (opb_timer) tool is overriding PARAMETER
   C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_timer_v1_00_b\data\opb_timer_v2_1_0
   .mpd line 42 - opb_timer_0 (opb_timer) tool is overriding PARAMETER
   C_OPB_DWIDTH value to 32

Running system level Update ...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core_v2_1_0.tc
l ...

Check platform configuration ...
INFO:MDT - IPNAME:modified_plb_ddr_controller INSTANCE:plb_ddr_controller_i -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs line 143 -
   An example UCF for this core is available and must be modified for use in the
   system. Please refer to the EDK Getting Started guide for the location of
   this file.
IPNAME:plb_v34 INSTANCE:plb_bus -
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs line 129 - 3
master(s) : 5 slave(s)
IPNAME:opb_v20 INSTANCE:opb_bus -
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs line 205 - 2
master(s) : 7 slave(s)
IPNAME:dcr_v29 INSTANCE:dcr_bus -
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs line 338 - 1
master(s) : 2 slave(s)

Check port drivers...



Performing Clock DRCs...

WARNING:MDT - No Top-level Input clock for the design. 


INFO:MDT - The following PARAMETERs of os uCOS-II are ignored as their category
   selection PARAMETER uC-Probe is set to "false" in MSS 
WARNING:MDT - C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mss
   line 20 - Ignoring PARAMETER uC-Probe  ...
WARNING:MDT - C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mss
   line 53 - PARAMETER use_dcr is deprecated !. The parameter USE_DCR for the
   intc driver has been deprecated.  Any reference to this parameter in the MSS
   file will be ignored..
   To avoid seeing this Warning again, please remove PARAMETER use_dcr.
INFO:MDT - List of peripherals addressable from processor instance ppc405_i : 
  - plb_bus
  - plb2opb_bridge_i
  - plb_ddr_controller_i
WARNING:MDT - C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs
   line 143 - No Driver Found for instance plb_ddr_controller_i. To avoid seeing
   this warning, assign the appropriate driver or driver "generic 1.00.a " to
   instance plb_ddr_controller_i

  - plb_bram_if_cntlr_i
WARNING:MDT - C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs
   line 169 - No Driver Found for instance plb_bram_if_cntlr_i. To avoid seeing
   this warning, assign the appropriate driver or driver "generic 1.00.a " to
   instance plb_bram_if_cntlr_i

  - opb_bus
  - opb_gpio_0
  - opb_intc_i
  - RS232_1
  - ms_rst_4regs_0
  - opb_slave1_0
  - opb_timer_0
  - plb_psb_bridge_i
WARNING:MDT - C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs
   line 306 - No Driver Found for instance plb_psb_bridge_i. To avoid seeing
   this warning, assign the appropriate driver or driver "generic 1.00.a " to
   instance plb_psb_bridge_i

  - plb_emc_0
INFO:MDT - List of peripherals addressable from processor instance
   ppc405_ppcjtag_chain : 

Building Directory Structure for ppc405_i



Generating platform libraries and device drivers ...

Running CopyFiles ...

Copying files for os uCOS-II_v2_86_a from
C:\edk_user_repository\Micrium\bsp\uCOS-II_v2_86_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\uCOS-II_v2
_86_a\ ...



Copying files for driver plbarb_v1_01_a from
C:\EDK\sw\XilinxProcessorIPLib\drivers\plbarb_v1_01_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\plbarb_v1_
01_a\ ...



Copying files for driver plb2opb_v1_00_a from
C:\EDK\sw\XilinxProcessorIPLib\drivers\plb2opb_v1_00_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\plb2opb_v1
_00_a\ ...



Copying files for driver opbarb_v1_02_a from
C:\EDK\sw\XilinxProcessorIPLib\drivers\opbarb_v1_02_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\opbarb_v1_
02_a\ ...



Copying files for driver gpio_v2_01_a from
C:\EDK\sw\XilinxProcessorIPLib\drivers\gpio_v2_01_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\gpio_v2_01
_a\ ...



Copying files for driver intc_v1_00_c from
C:\EDK\sw\XilinxProcessorIPLib\drivers\intc_v1_00_c\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\intc_v1_00
_c\ ...



Copying files for driver uartlite_v1_01_a from
C:\EDK\sw\XilinxProcessorIPLib\drivers\uartlite_v1_01_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\uartlite_v
1_01_a\ ...



Copying files for driver ms_rst_4regs_v1_00_a from
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\drivers\ms_rst_4regs_v1_00
_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\ms_rst_4re
gs_v1_00_a\ ...



Copying files for driver opb_slave1_v1_00_a from
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\drivers\opb_slave1_v1_00_a
\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\opb_slave1
_v1_00_a\ ...



Copying files for driver tmrctr_v1_00_b from
C:\EDK\sw\XilinxProcessorIPLib\drivers\tmrctr_v1_00_b\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\tmrctr_v1_
00_b\ ...



Copying files for driver cpu_ppc405_v1_00_a from
C:\EDK\sw\XilinxProcessorIPLib\drivers\cpu_ppc405_v1_00_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\cpu_ppc405
_v1_00_a\ ...



Running DRCs for OSes, Drivers and Libraries ... 
uC/OS-II DRC ...

Running generate for OS'es, Drivers and Libraries ... 



Running post_generate for OS'es, Drivers and Libraries ... 

Running make for Drivers and Libraries ... 

Configuring make for target include using:

make -s include "COMPILER=powerpc-eabi-gcc" "ARCHIVER=powerpc-eabi-ar"
"COMPILER_FLAGS= -O2 -c" "EXTRA_COMPILER_FLAGS=-g" 



Configuring make for target libs using:

make -s libs "COMPILER=powerpc-eabi-gcc" "ARCHIVER=powerpc-eabi-ar"
"COMPILER_FLAGS= -O2 -c" "EXTRA_COMPILER_FLAGS=-g" 
Compiling common


powerpc-eabi-ar: creating ../../../lib/libxil.a


Compiling ipif


Compiling bsp


Compiling plb_arbiter


Compiling plb_to_opb


Compiling opbarb


Compiling gpio


Compiling intc


Compiling uartlite


Compiling ms_rst_4regs


Compiling opb_slave1


Compiling tmrctr


Compiling cpu_ppc405



Libraries generated in
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\lib\ directory

Running execs_generate for OS'es, Drivers and Libraries ... 

Building Directory Structure for ppc405_ppcjtag_chain



Generating platform libraries and device drivers ...

Running CopyFiles ...



Copying files for os standalone_v1_00_a from
C:\EDK\sw\lib\bsp\standalone_v1_00_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_ppcjtag_chain\libsr
c\standalone_v1_00_a\ ...



Copying files for driver cpu_ppc405_v1_00_a from
C:\EDK\sw\XilinxProcessorIPLib\drivers\cpu_ppc405_v1_00_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_ppcjtag_chain\libsr
c\cpu_ppc405_v1_00_a\ ...



Running DRCs for OSes, Drivers and Libraries ... 



Running generate for OS'es, Drivers and Libraries ... 

Running post_generate for OS'es, Drivers and Libraries ... 

Running make for Drivers and Libraries ... 

Configuring make for target include using:

make -s include "COMPILER=powerpc-eabi-gcc" "ARCHIVER=powerpc-eabi-ar"
"COMPILER_FLAGS= -O2 -c" "EXTRA_COMPILER_FLAGS=-g" 



Configuring make for target libs using:

make -s libs "COMPILER=powerpc-eabi-gcc" "ARCHIVER=powerpc-eabi-ar"
"COMPILER_FLAGS= -O2 -c" "EXTRA_COMPILER_FLAGS=-g" 
Compiling common


powerpc-eabi-ar: creating ../../../lib/libxil.a


Compiling bsp


Compiling cpu_ppc405



Libraries generated in
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_ppcjtag_chain\lib\
directory

Running execs_generate for OS'es, Drivers and Libraries ... 

LibGen Done. 




Done!

At Local date and time: Tue May 12 13:52:23 2009
 xbash -q -c "cd /cygdrive/c/Baseline_9_Working_Folder/k-rtos-base-profile-task/; /usr/bin/make -f system.make program; exit;" started...

powerpc-eabi-gcc -O2 C:/Micrium/SOFTWARE/EvalBoards/Amirix/AP1000/GNU/EX1_OS/app.c  -o EX1_OS/executable.elf \
      -g    -I./ppc405_i/include/  -L./ppc405_i/lib/  \
  


/usr/bin/bash: igncr: unknown option name


C:/Micrium/SOFTWARE/EvalBoards/Amirix/AP1000/GNU/EX1_OS/app.c: In function 'main':
C:/Micrium/SOFTWARE/EvalBoards/Amirix/AP1000/GNU/EX1_OS/app.c:61: error: 'event_cnt' undeclared (first use in this function)
C:/Micrium/SOFTWARE/EvalBoards/Amirix/AP1000/GNU/EX1_OS/app.c:61: error: (Each undeclared identifier is reported only once
C:/Micrium/SOFTWARE/EvalBoards/Amirix/AP1000/GNU/EX1_OS/app.c:61: error: for each function it appears in.)
make: *** [EX1_OS/executable.elf] Error 1




Done!

At Local date and time: Tue May 12 13:53:03 2009
 xbash -q -c "cd /cygdrive/c/Baseline_9_Working_Folder/k-rtos-base-profile-task/; /usr/bin/make -f system.make swclean; exit;" started...

rm -rf ppc405_i/lib/
rm -rf ppc405_ppcjtag_chain/lib/
rm -f libgen.log
rm -f EX1_OS/executable.elf 



/usr/bin/bash: igncr: unknown option name




Done!

At Local date and time: Tue May 12 13:53:09 2009
 xbash -q -c "cd /cygdrive/c/Baseline_9_Working_Folder/k-rtos-base-profile-task/; /usr/bin/make -f system.make libs; exit;" started...

/usr/bin/bash: igncr: unknown option name


*********************************************
Creating software libraries...
*********************************************
libgen -mhs system.mhs -p xc2vp100ff1704-6  system.mss
libgen
Xilinx EDK 9.1.02 Build EDK_J_SP2.4
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.



Command Line: libgen -mhs system.mhs -p xc2vp100ff1704-6 system.mss 



Output Directory (-od)		: C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\
Part (-p)			: virtex2p

Software Specification file	: system.mss


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/ppc405_v2_00_c/data/ppc405_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_v34_v1_02_a/data/plb_v34_v2_1_0.tcl
...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_bram_if_cntlr_v1_00_b/data/plb_bram_if
_cntlr_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb2opb_bridge_v1_01_a/data/plb2opb_bridge
_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/opb_intc_v1_00_c/data/opb_intc_v2_1_0.tcl
...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/jtagppc_cntlr_v2_00_a/data/jtagppc_cntlr_v
2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_emc_v2_00_a/data/plb_emc_v2_1_0.tcl
...



Overriding IP level properties ...
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\modified_plb_ddr
   _controller_v1_00_c\data\modified_plb_ddr_controller_v2_1_0.mpd line 50 -
   plb_ddr_controller_i (modified_plb_ddr_controller) tool is overriding
   PARAMETER C_FAMILY value to virtex2p
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 41 - bram (bram_block) tool is overriding PARAMETER C_FAMILY
   value to virtex2p
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 38 - opb_intc_i (opb_intc) tool is overriding PARAMETER C_FAMILY
   value to virtex2p
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\ppc405_v2_00_c\data\ppc405_v2_1_0.mpd
   line 45 - ppc405_ppcjtag_chain (ppc405) tcl is overriding PARAMETER
   C_ISOCM_DCR_HIGHADDR value to 0b0000010011
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\ppc405_v2_00_c\data\ppc405_v2_1_0.mpd
   line 47 - ppc405_ppcjtag_chain (ppc405) tcl is overriding PARAMETER
   C_DSOCM_DCR_HIGHADDR value to 0b0000100011
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\jtagppc_cntlr_v2_00_a\data\jtagppc_cntl
   r_v2_1_0.mpd line 35 - jtagppc_0 (jtagppc_cntlr) tool is overriding PARAMETER
   C_DEVICE value to 2vp100


INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpio_v2_1_0.m
   pd line 40 - opb_gpio_0 (opb_gpio) tool is overriding PARAMETER C_FAMILY
   value to virtex2p
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_timer_v1_00_b\data\opb_timer_v2_1_0
   .mpd line 34 - opb_timer_0 (opb_timer) tool is overriding PARAMETER C_FAMILY
   value to virtex2p

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/bram_if_cntlr_v1_00_b/data/bram_if_cntlr_v
2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/emc_common_v2_00_a/data/emc_common_v2_1_0.
tcl ...


Address Map for Processor ppc405_i
  (0b0000000000-0b0011111111) plb_bus	dcr_bus
  (0b0100000000-0b0111111111) plb2opb_bridge_i	dcr_bus
  (0b1000010000-0b1000010011) ppc405_i	
  (0b1000100000-0b1000100011) ppc405_i	
  (0000000000-0x1fffffff) plb_ddr_controller_i	plb_bus
  (0x29000000-0x29ffffff) opb_gpio_0	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4c000000-0x4c00ffff) RS232_1	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4d000000-0x4dffffff) opb_intc_i	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4f000000-0x4f00ffff) ms_rst_4regs_0	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4ff00000-0x4ff03fff) opb_slave1_0	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4fff0000-0x4fffffff) opb_timer_0	plb_bus->plb2opb_bridge_i->opb_bus
  (0x50000000-0x50ffffff) plb_emc_0	plb_bus
  (0xffff0000-0xffffffff) plb_bram_if_cntlr_i	plb_bus
Address Map for Processor ppc405_ppcjtag_chain
  (0b0000010000-0b0000010011) ppc405_ppcjtag_chain	
  (0b0000100000-0b0000100011) ppc405_ppcjtag_chain	

Check platform address map ...

Overriding system level properties ...
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 41 - plb_bus (plb_v34) tool is overriding PARAMETER C_PLB_NUM_MASTERS
   value to 3
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 43 - plb_bus (plb_v34) tool is overriding PARAMETER C_PLB_MID_WIDTH
   value to 2
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 44 - plb_bus (plb_v34) tool is overriding PARAMETER C_PLB_AWIDTH value
   to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 45 - plb_bus (plb_v34) tool is overriding PARAMETER C_PLB_DWIDTH value
   to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 49 - plb_bus (plb_v34) tool is overriding PARAMETER C_DCR_AWIDTH value
   to 10
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 50 - plb_bus (plb_v34) tool is overriding PARAMETER C_DCR_DWIDTH value
   to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\modified_plb_ddr
   _controller_v1_00_c\data\modified_plb_ddr_controller_v2_1_0.mpd line 53 -
   plb_ddr_controller_i (modified_plb_ddr_controller) tool is overriding
   PARAMETER C_PLB_NUM_MASTERS value to 3
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\modified_plb_ddr
   _controller_v1_00_c\data\modified_plb_ddr_controller_v2_1_0.mpd line 54 -
   plb_ddr_controller_i (modified_plb_ddr_controller) tool is overriding
   PARAMETER C_PLB_MID_WIDTH value to 2
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\modified_plb_ddr
   _controller_v1_00_c\data\modified_plb_ddr_controller_v2_1_0.mpd line 55 -
   plb_ddr_controller_i (modified_plb_ddr_controller) tool is overriding
   PARAMETER C_PLB_AWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\modified_plb_ddr
   _controller_v1_00_c\data\modified_plb_ddr_controller_v2_1_0.mpd line 56 -
   plb_ddr_controller_i (modified_plb_ddr_controller) tool is overriding
   PARAMETER C_PLB_DWIDTH value to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\data\plb_bram
   _if_cntlr_v2_1_0.mpd line 42 - plb_bram_if_cntlr_i (plb_bram_if_cntlr) tool
   is overriding PARAMETER c_num_masters value to 3
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\data\plb_bram
   _if_cntlr_v2_1_0.mpd line 46 - plb_bram_if_cntlr_i (plb_bram_if_cntlr) tool
   is overriding PARAMETER c_plb_dwidth value to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\data\plb_bram
   _if_cntlr_v2_1_0.mpd line 47 - plb_bram_if_cntlr_i (plb_bram_if_cntlr) tool
   is overriding PARAMETER c_plb_awidth value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\data\plb_bram
   _if_cntlr_v2_1_0.mpd line 49 - plb_bram_if_cntlr_i (plb_bram_if_cntlr) tool
   is overriding PARAMETER c_plb_mid_width value to 2


INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 38 - bram (bram_block) tool is overriding PARAMETER C_PORT_DWIDTH
   value to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 39 - bram (bram_block) tool is overriding PARAMETER C_PORT_AWIDTH
   value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 40 - bram (bram_block) tool is overriding PARAMETER C_NUM_WE
   value to 8
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 48 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_PLB_AWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 49 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_PLB_DWIDTH value to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 50 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_PLB_NUM_MASTERS value to 3
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 51 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_PLB_MID_WIDTH value to 2
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 52 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 53 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 56 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_DCR_AWIDTH value to 10
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 57 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_DCR_DWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 36 - opb_bus (opb_v20) tool is overriding PARAMETER C_OPB_AWIDTH value
   to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 37 - opb_bus (opb_v20) tool is overriding PARAMETER C_OPB_DWIDTH value
   to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 38 - opb_bus (opb_v20) tool is overriding PARAMETER C_NUM_MASTERS value
   to 2
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 39 - opb_bus (opb_v20) tool is overriding PARAMETER C_NUM_SLAVES value
   to 7
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 42 - opb_intc_i (opb_intc) tool is overriding PARAMETER C_OPB_AWIDTH
   value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 43 - opb_intc_i (opb_intc) tool is overriding PARAMETER C_OPB_DWIDTH
   value to 32
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core_v2_1_0.tc
l ...
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 46 - opb_intc_i (opb_intc) tcl is overriding PARAMETER
   C_NUM_INTR_INPUTS value to 21
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core_v2_1_0.tc
l ...
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 47 - opb_intc_i (opb_intc) tcl is overriding PARAMETER C_KIND_OF_INTR
   value to 0b00000000000000000000000001000000
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core_v2_1_0.tc
l ...


INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 48 - opb_intc_i (opb_intc) tcl is overriding PARAMETER C_KIND_OF_EDGE
   value to 0b00000000000000000000000001000000
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core_v2_1_0.tc
l ...
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 49 - opb_intc_i (opb_intc) tcl is overriding PARAMETER C_KIND_OF_LVL
   value to 0b00000000000000000000000000000001
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_uartlite_v1_00_b\data\opb_uartlite_
   v2_1_0.mpd line 37 - RS232_1 (opb_uartlite) tool is overriding PARAMETER
   C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_uartlite_v1_00_b\data\opb_uartlite_
   v2_1_0.mpd line 38 - RS232_1 (opb_uartlite) tool is overriding PARAMETER
   C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\opbslave_ext_bri
   dge_v3_10_a\data\opbslave_ext_bridge_v2_1_0.mpd line 20 -
   opbslave_ext_bridge_i (opbslave_ext_bridge) tool is overriding PARAMETER
   C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\opbslave_ext_bri
   dge_v3_10_a\data\opbslave_ext_bridge_v2_1_0.mpd line 21 -
   opbslave_ext_bridge_i (opbslave_ext_bridge) tool is overriding PARAMETER
   C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\plb_psb_bridge_v
   1_00_a\data\plb_psb_bridge_v2_1_0.mpd line 87 - plb_psb_bridge_i
   (plb_psb_bridge) tool is overriding PARAMETER C_PLB_NUM_MASTERS value to 3
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\plb_psb_bridge_v
   1_00_a\data\plb_psb_bridge_v2_1_0.mpd line 88 - plb_psb_bridge_i
   (plb_psb_bridge) tool is overriding PARAMETER C_PLB_MID_WIDTH value to 2
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\plb_psb_bridge_v
   1_00_a\data\plb_psb_bridge_v2_1_0.mpd line 93 - plb_psb_bridge_i
   (plb_psb_bridge) tool is overriding PARAMETER C_PLB_AWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\plb_psb_bridge_v
   1_00_a\data\plb_psb_bridge_v2_1_0.mpd line 94 - plb_psb_bridge_i
   (plb_psb_bridge) tool is overriding PARAMETER C_PLB_DWIDTH value to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\dcr_v29_v1_00_a\data\dcr_v29_v2_1_0.mpd
   line 38 - dcr_bus (dcr_v29) tool is overriding PARAMETER C_DCR_NUM_SLAVES
   value to 2
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\dcr_v29_v1_00_a\data\dcr_v29_v2_1_0.mpd
   line 39 - dcr_bus (dcr_v29) tool is overriding PARAMETER C_DCR_AWIDTH value
   to 10
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\dcr_v29_v1_00_a\data\dcr_v29_v2_1_0.mpd
   line 40 - dcr_bus (dcr_v29) tool is overriding PARAMETER C_DCR_DWIDTH value
   to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\ms_rst_4regs_v1_
   00_a\data\ms_rst_4regs_v2_1_0.mpd line 31 - ms_rst_4regs_0 (ms_rst_4regs)
   tool is overriding PARAMETER C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\ms_rst_4regs_v1_
   00_a\data\ms_rst_4regs_v2_1_0.mpd line 32 - ms_rst_4regs_0 (ms_rst_4regs)
   tool is overriding PARAMETER C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\opb_slave1_v1_00
   _a\data\opb_slave1_v2_1_0.mpd line 31 - opb_slave1_0 (opb_slave1) tool is
   overriding PARAMETER C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\opb_slave1_v1_00
   _a\data\opb_slave1_v2_1_0.mpd line 32 - opb_slave1_0 (opb_slave1) tool is
   overriding PARAMETER C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_emc_v2_00_a\data\plb_emc_v2_1_0.mpd
   line 38 - plb_emc_0 (plb_emc) tool is overriding PARAMETER C_NUM_MASTERS
   value to 3
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_emc_v2_00_a\data\plb_emc_v2_1_0.mpd
   line 92 - plb_emc_0 (plb_emc) tool is overriding PARAMETER C_PLB_DWIDTH value
   to 64


INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_emc_v2_00_a\data\plb_emc_v2_1_0.mpd
   line 93 - plb_emc_0 (plb_emc) tool is overriding PARAMETER C_PLB_AWIDTH value
   to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_emc_v2_00_a\data\plb_emc_v2_1_0.mpd
   line 96 - plb_emc_0 (plb_emc) tool is overriding PARAMETER C_PLB_MID_WIDTH
   value to 2
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpio_v2_1_0.m
   pd line 38 - opb_gpio_0 (opb_gpio) tool is overriding PARAMETER C_OPB_AWIDTH
   value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpio_v2_1_0.m
   pd line 39 - opb_gpio_0 (opb_gpio) tool is overriding PARAMETER C_OPB_DWIDTH
   value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_timer_v1_00_b\data\opb_timer_v2_1_0
   .mpd line 41 - opb_timer_0 (opb_timer) tool is overriding PARAMETER
   C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_timer_v1_00_b\data\opb_timer_v2_1_0
   .mpd line 42 - opb_timer_0 (opb_timer) tool is overriding PARAMETER
   C_OPB_DWIDTH value to 32

Running system level Update ...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core_v2_1_0.tc
l ...

Check platform configuration ...
INFO:MDT - IPNAME:modified_plb_ddr_controller INSTANCE:plb_ddr_controller_i -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs line 143 -
   An example UCF for this core is available and must be modified for use in the
   system. Please refer to the EDK Getting Started guide for the location of
   this file.
IPNAME:plb_v34 INSTANCE:plb_bus -
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs line 129 - 3
master(s) : 5 slave(s)
IPNAME:opb_v20 INSTANCE:opb_bus -
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs line 205 - 2
master(s) : 7 slave(s)
IPNAME:dcr_v29 INSTANCE:dcr_bus -
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs line 338 - 1
master(s) : 2 slave(s)

Check port drivers...



Performing Clock DRCs...

WARNING:MDT - No Top-level Input clock for the design. 


INFO:MDT - The following PARAMETERs of os uCOS-II are ignored as their category
   selection PARAMETER uC-Probe is set to "false" in MSS 
WARNING:MDT - C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mss
   line 20 - Ignoring PARAMETER uC-Probe  ...
WARNING:MDT - C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mss
   line 53 - PARAMETER use_dcr is deprecated !. The parameter USE_DCR for the
   intc driver has been deprecated.  Any reference to this parameter in the MSS
   file will be ignored..
   To avoid seeing this Warning again, please remove PARAMETER use_dcr.
INFO:MDT - List of peripherals addressable from processor instance ppc405_i : 
  - plb_bus
  - plb2opb_bridge_i
  - plb_ddr_controller_i
WARNING:MDT - C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs
   line 143 - No Driver Found for instance plb_ddr_controller_i. To avoid seeing
   this warning, assign the appropriate driver or driver "generic 1.00.a " to
   instance plb_ddr_controller_i

  - plb_bram_if_cntlr_i
WARNING:MDT - C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs
   line 169 - No Driver Found for instance plb_bram_if_cntlr_i. To avoid seeing
   this warning, assign the appropriate driver or driver "generic 1.00.a " to
   instance plb_bram_if_cntlr_i

  - opb_bus
  - opb_gpio_0
  - opb_intc_i
  - RS232_1
  - ms_rst_4regs_0
  - opb_slave1_0
  - opb_timer_0
  - plb_psb_bridge_i
WARNING:MDT - C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs
   line 306 - No Driver Found for instance plb_psb_bridge_i. To avoid seeing
   this warning, assign the appropriate driver or driver "generic 1.00.a " to
   instance plb_psb_bridge_i

  - plb_emc_0
INFO:MDT - List of peripherals addressable from processor instance
   ppc405_ppcjtag_chain : 

Building Directory Structure for ppc405_i



Generating platform libraries and device drivers ...

Running CopyFiles ...

Copying files for os uCOS-II_v2_86_a from
C:\edk_user_repository\Micrium\bsp\uCOS-II_v2_86_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\uCOS-II_v2
_86_a\ ...



Copying files for driver plbarb_v1_01_a from
C:\EDK\sw\XilinxProcessorIPLib\drivers\plbarb_v1_01_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\plbarb_v1_
01_a\ ...



Copying files for driver plb2opb_v1_00_a from
C:\EDK\sw\XilinxProcessorIPLib\drivers\plb2opb_v1_00_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\plb2opb_v1
_00_a\ ...



Copying files for driver opbarb_v1_02_a from
C:\EDK\sw\XilinxProcessorIPLib\drivers\opbarb_v1_02_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\opbarb_v1_
02_a\ ...



Copying files for driver gpio_v2_01_a from
C:\EDK\sw\XilinxProcessorIPLib\drivers\gpio_v2_01_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\gpio_v2_01
_a\ ...



Copying files for driver intc_v1_00_c from
C:\EDK\sw\XilinxProcessorIPLib\drivers\intc_v1_00_c\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\intc_v1_00
_c\ ...



Copying files for driver uartlite_v1_01_a from
C:\EDK\sw\XilinxProcessorIPLib\drivers\uartlite_v1_01_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\uartlite_v
1_01_a\ ...



Copying files for driver ms_rst_4regs_v1_00_a from
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\drivers\ms_rst_4regs_v1_00
_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\ms_rst_4re
gs_v1_00_a\ ...



Copying files for driver opb_slave1_v1_00_a from
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\drivers\opb_slave1_v1_00_a
\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\opb_slave1
_v1_00_a\ ...



Copying files for driver tmrctr_v1_00_b from
C:\EDK\sw\XilinxProcessorIPLib\drivers\tmrctr_v1_00_b\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\tmrctr_v1_
00_b\ ...



Copying files for driver cpu_ppc405_v1_00_a from
C:\EDK\sw\XilinxProcessorIPLib\drivers\cpu_ppc405_v1_00_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\cpu_ppc405
_v1_00_a\ ...



Running DRCs for OSes, Drivers and Libraries ... 
uC/OS-II DRC ...

Running generate for OS'es, Drivers and Libraries ... 



Running post_generate for OS'es, Drivers and Libraries ... 

Running make for Drivers and Libraries ... 

Configuring make for target include using:

make -s include "COMPILER=powerpc-eabi-gcc" "ARCHIVER=powerpc-eabi-ar"
"COMPILER_FLAGS= -O2 -c" "EXTRA_COMPILER_FLAGS=-g" 



Configuring make for target libs using:

make -s libs "COMPILER=powerpc-eabi-gcc" "ARCHIVER=powerpc-eabi-ar"
"COMPILER_FLAGS= -O2 -c" "EXTRA_COMPILER_FLAGS=-g" 
Compiling common


Compiling ipif


powerpc-eabi-ar: creating ../../../lib/libxil.a


Compiling bsp


Compiling plb_arbiter


Compiling plb_to_opb


Compiling opbarb


Compiling gpio


Compiling intc


Compiling uartlite


Compiling ms_rst_4regs


Compiling opb_slave1


Compiling tmrctr


Compiling cpu_ppc405



Libraries generated in
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\lib\ directory

Running execs_generate for OS'es, Drivers and Libraries ... 

Building Directory Structure for ppc405_ppcjtag_chain



Generating platform libraries and device drivers ...

Running CopyFiles ...

Copying files for os standalone_v1_00_a from
C:\EDK\sw\lib\bsp\standalone_v1_00_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_ppcjtag_chain\libsr
c\standalone_v1_00_a\ ...



Copying files for driver cpu_ppc405_v1_00_a from
C:\EDK\sw\XilinxProcessorIPLib\drivers\cpu_ppc405_v1_00_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_ppcjtag_chain\libsr
c\cpu_ppc405_v1_00_a\ ...



Running DRCs for OSes, Drivers and Libraries ... 

Running generate for OS'es, Drivers and Libraries ... 



Running post_generate for OS'es, Drivers and Libraries ... 

Running make for Drivers and Libraries ... 

Configuring make for target include using:

make -s include "COMPILER=powerpc-eabi-gcc" "ARCHIVER=powerpc-eabi-ar"
"COMPILER_FLAGS= -O2 -c" "EXTRA_COMPILER_FLAGS=-g" 



Configuring make for target libs using:

make -s libs "COMPILER=powerpc-eabi-gcc" "ARCHIVER=powerpc-eabi-ar"
"COMPILER_FLAGS= -O2 -c" "EXTRA_COMPILER_FLAGS=-g" 
Compiling common


powerpc-eabi-ar: creating ../../../lib/libxil.a


Compiling bsp


Compiling cpu_ppc405



Libraries generated in
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_ppcjtag_chain\lib\
directory

Running execs_generate for OS'es, Drivers and Libraries ... 

LibGen Done. 




Done!

At Local date and time: Tue May 12 13:53:37 2009
 xbash -q -c "cd /cygdrive/c/Baseline_9_Working_Folder/k-rtos-base-profile-task/; /usr/bin/make -f system.make program; exit;" started...

powerpc-eabi-gcc -O2 C:/Micrium/SOFTWARE/EvalBoards/Amirix/AP1000/GNU/EX1_OS/app.c  -o EX1_OS/executable.elf \
      -g    -I./ppc405_i/include/  -L./ppc405_i/lib/  \
  


/usr/bin/bash: igncr: unknown option name


C:/Micrium/SOFTWARE/EvalBoards/Amirix/AP1000/GNU/EX1_OS/app.c: In function 'main':
C:/Micrium/SOFTWARE/EvalBoards/Amirix/AP1000/GNU/EX1_OS/app.c:61: error: 'event_cnt' undeclared (first use in this function)
C:/Micrium/SOFTWARE/EvalBoards/Amirix/AP1000/GNU/EX1_OS/app.c:61: error: (Each undeclared identifier is reported only once
C:/Micrium/SOFTWARE/EvalBoards/Amirix/AP1000/GNU/EX1_OS/app.c:61: error: for each function it appears in.)
make: *** [EX1_OS/executable.elf] Error 1




Done!

At Local date and time: Tue May 12 13:54:16 2009
 xbash -q -c "cd /cygdrive/c/Baseline_9_Working_Folder/k-rtos-base-profile-task/; /usr/bin/make -f system.make swclean; exit;" started...

rm -rf ppc405_i/lib/
rm -rf ppc405_ppcjtag_chain/lib/
rm -f libgen.log
rm -f EX1_OS/executable.elf 


/usr/bin/bash: igncr: unknown option name







Done!

At Local date and time: Tue May 12 13:54:27 2009
 xbash -q -c "cd /cygdrive/c/Baseline_9_Working_Folder/k-rtos-base-profile-task/; /usr/bin/make -f system.make libs; exit;" started...

*********************************************


/usr/bin/bash: igncr: unknown option name


Creating software libraries...
*********************************************
libgen -mhs system.mhs -p xc2vp100ff1704-6  system.mss
libgen
Xilinx EDK 9.1.02 Build EDK_J_SP2.4
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.



Command Line: libgen -mhs system.mhs -p xc2vp100ff1704-6 system.mss 



Output Directory (-od)		: C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\
Part (-p)			: virtex2p

Software Specification file	: system.mss


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/ppc405_v2_00_c/data/ppc405_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_v34_v1_02_a/data/plb_v34_v2_1_0.tcl
...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_bram_if_cntlr_v1_00_b/data/plb_bram_if
_cntlr_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb2opb_bridge_v1_01_a/data/plb2opb_bridge
_v2_1_0.tcl ...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/opb_intc_v1_00_c/data/opb_intc_v2_1_0.tcl
...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/jtagppc_cntlr_v2_00_a/data/jtagppc_cntlr_v
2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_emc_v2_00_a/data/plb_emc_v2_1_0.tcl
...



Overriding IP level properties ...
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\modified_plb_ddr
   _controller_v1_00_c\data\modified_plb_ddr_controller_v2_1_0.mpd line 50 -
   plb_ddr_controller_i (modified_plb_ddr_controller) tool is overriding
   PARAMETER C_FAMILY value to virtex2p
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 41 - bram (bram_block) tool is overriding PARAMETER C_FAMILY
   value to virtex2p
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 38 - opb_intc_i (opb_intc) tool is overriding PARAMETER C_FAMILY
   value to virtex2p
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\ppc405_v2_00_c\data\ppc405_v2_1_0.mpd
   line 45 - ppc405_ppcjtag_chain (ppc405) tcl is overriding PARAMETER
   C_ISOCM_DCR_HIGHADDR value to 0b0000010011
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\ppc405_v2_00_c\data\ppc405_v2_1_0.mpd
   line 47 - ppc405_ppcjtag_chain (ppc405) tcl is overriding PARAMETER
   C_DSOCM_DCR_HIGHADDR value to 0b0000100011
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\jtagppc_cntlr_v2_00_a\data\jtagppc_cntl
   r_v2_1_0.mpd line 35 - jtagppc_0 (jtagppc_cntlr) tool is overriding PARAMETER
   C_DEVICE value to 2vp100


INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpio_v2_1_0.m
   pd line 40 - opb_gpio_0 (opb_gpio) tool is overriding PARAMETER C_FAMILY
   value to virtex2p
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_timer_v1_00_b\data\opb_timer_v2_1_0
   .mpd line 34 - opb_timer_0 (opb_timer) tool is overriding PARAMETER C_FAMILY
   value to virtex2p

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/bram_if_cntlr_v1_00_b/data/bram_if_cntlr_v
2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/emc_common_v2_00_a/data/emc_common_v2_1_0.
tcl ...


Address Map for Processor ppc405_i
  (0b0000000000-0b0011111111) plb_bus	dcr_bus
  (0b0100000000-0b0111111111) plb2opb_bridge_i	dcr_bus
  (0b1000010000-0b1000010011) ppc405_i	
  (0b1000100000-0b1000100011) ppc405_i	
  (0000000000-0x1fffffff) plb_ddr_controller_i	plb_bus
  (0x29000000-0x29ffffff) opb_gpio_0	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4c000000-0x4c00ffff) RS232_1	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4d000000-0x4dffffff) opb_intc_i	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4f000000-0x4f00ffff) ms_rst_4regs_0	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4ff00000-0x4ff03fff) opb_slave1_0	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4fff0000-0x4fffffff) opb_timer_0	plb_bus->plb2opb_bridge_i->opb_bus
  (0x50000000-0x50ffffff) plb_emc_0	plb_bus
  (0xffff0000-0xffffffff) plb_bram_if_cntlr_i	plb_bus
Address Map for Processor ppc405_ppcjtag_chain
  (0b0000010000-0b0000010011) ppc405_ppcjtag_chain	
  (0b0000100000-0b0000100011) ppc405_ppcjtag_chain	

Check platform address map ...

Overriding system level properties ...
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 41 - plb_bus (plb_v34) tool is overriding PARAMETER C_PLB_NUM_MASTERS
   value to 3
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 43 - plb_bus (plb_v34) tool is overriding PARAMETER C_PLB_MID_WIDTH
   value to 2
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 44 - plb_bus (plb_v34) tool is overriding PARAMETER C_PLB_AWIDTH value
   to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 45 - plb_bus (plb_v34) tool is overriding PARAMETER C_PLB_DWIDTH value
   to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 49 - plb_bus (plb_v34) tool is overriding PARAMETER C_DCR_AWIDTH value
   to 10
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 50 - plb_bus (plb_v34) tool is overriding PARAMETER C_DCR_DWIDTH value
   to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\modified_plb_ddr
   _controller_v1_00_c\data\modified_plb_ddr_controller_v2_1_0.mpd line 53 -
   plb_ddr_controller_i (modified_plb_ddr_controller) tool is overriding
   PARAMETER C_PLB_NUM_MASTERS value to 3
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\modified_plb_ddr
   _controller_v1_00_c\data\modified_plb_ddr_controller_v2_1_0.mpd line 54 -
   plb_ddr_controller_i (modified_plb_ddr_controller) tool is overriding
   PARAMETER C_PLB_MID_WIDTH value to 2
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\modified_plb_ddr
   _controller_v1_00_c\data\modified_plb_ddr_controller_v2_1_0.mpd line 55 -
   plb_ddr_controller_i (modified_plb_ddr_controller) tool is overriding
   PARAMETER C_PLB_AWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\modified_plb_ddr
   _controller_v1_00_c\data\modified_plb_ddr_controller_v2_1_0.mpd line 56 -
   plb_ddr_controller_i (modified_plb_ddr_controller) tool is overriding
   PARAMETER C_PLB_DWIDTH value to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\data\plb_bram
   _if_cntlr_v2_1_0.mpd line 42 - plb_bram_if_cntlr_i (plb_bram_if_cntlr) tool
   is overriding PARAMETER c_num_masters value to 3
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\data\plb_bram
   _if_cntlr_v2_1_0.mpd line 46 - plb_bram_if_cntlr_i (plb_bram_if_cntlr) tool
   is overriding PARAMETER c_plb_dwidth value to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\data\plb_bram
   _if_cntlr_v2_1_0.mpd line 47 - plb_bram_if_cntlr_i (plb_bram_if_cntlr) tool
   is overriding PARAMETER c_plb_awidth value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\data\plb_bram
   _if_cntlr_v2_1_0.mpd line 49 - plb_bram_if_cntlr_i (plb_bram_if_cntlr) tool
   is overriding PARAMETER c_plb_mid_width value to 2


INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 38 - bram (bram_block) tool is overriding PARAMETER C_PORT_DWIDTH
   value to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 39 - bram (bram_block) tool is overriding PARAMETER C_PORT_AWIDTH
   value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 40 - bram (bram_block) tool is overriding PARAMETER C_NUM_WE
   value to 8
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 48 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_PLB_AWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 49 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_PLB_DWIDTH value to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 50 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_PLB_NUM_MASTERS value to 3
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 51 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_PLB_MID_WIDTH value to 2
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 52 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 53 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 56 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_DCR_AWIDTH value to 10
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 57 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_DCR_DWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 36 - opb_bus (opb_v20) tool is overriding PARAMETER C_OPB_AWIDTH value
   to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 37 - opb_bus (opb_v20) tool is overriding PARAMETER C_OPB_DWIDTH value
   to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 38 - opb_bus (opb_v20) tool is overriding PARAMETER C_NUM_MASTERS value
   to 2
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 39 - opb_bus (opb_v20) tool is overriding PARAMETER C_NUM_SLAVES value
   to 7
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 42 - opb_intc_i (opb_intc) tool is overriding PARAMETER C_OPB_AWIDTH
   value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 43 - opb_intc_i (opb_intc) tool is overriding PARAMETER C_OPB_DWIDTH
   value to 32
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core_v2_1_0.tc
l ...
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 46 - opb_intc_i (opb_intc) tcl is overriding PARAMETER
   C_NUM_INTR_INPUTS value to 21
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core_v2_1_0.tc
l ...
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 47 - opb_intc_i (opb_intc) tcl is overriding PARAMETER C_KIND_OF_INTR
   value to 0b00000000000000000000000001000000
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core_v2_1_0.tc
l ...


INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 48 - opb_intc_i (opb_intc) tcl is overriding PARAMETER C_KIND_OF_EDGE
   value to 0b00000000000000000000000001000000
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core_v2_1_0.tc
l ...
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 49 - opb_intc_i (opb_intc) tcl is overriding PARAMETER C_KIND_OF_LVL
   value to 0b00000000000000000000000000000001
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_uartlite_v1_00_b\data\opb_uartlite_
   v2_1_0.mpd line 37 - RS232_1 (opb_uartlite) tool is overriding PARAMETER
   C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_uartlite_v1_00_b\data\opb_uartlite_
   v2_1_0.mpd line 38 - RS232_1 (opb_uartlite) tool is overriding PARAMETER
   C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\opbslave_ext_bri
   dge_v3_10_a\data\opbslave_ext_bridge_v2_1_0.mpd line 20 -
   opbslave_ext_bridge_i (opbslave_ext_bridge) tool is overriding PARAMETER
   C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\opbslave_ext_bri
   dge_v3_10_a\data\opbslave_ext_bridge_v2_1_0.mpd line 21 -
   opbslave_ext_bridge_i (opbslave_ext_bridge) tool is overriding PARAMETER
   C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\plb_psb_bridge_v
   1_00_a\data\plb_psb_bridge_v2_1_0.mpd line 87 - plb_psb_bridge_i
   (plb_psb_bridge) tool is overriding PARAMETER C_PLB_NUM_MASTERS value to 3
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\plb_psb_bridge_v
   1_00_a\data\plb_psb_bridge_v2_1_0.mpd line 88 - plb_psb_bridge_i
   (plb_psb_bridge) tool is overriding PARAMETER C_PLB_MID_WIDTH value to 2
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\plb_psb_bridge_v
   1_00_a\data\plb_psb_bridge_v2_1_0.mpd line 93 - plb_psb_bridge_i
   (plb_psb_bridge) tool is overriding PARAMETER C_PLB_AWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\plb_psb_bridge_v
   1_00_a\data\plb_psb_bridge_v2_1_0.mpd line 94 - plb_psb_bridge_i
   (plb_psb_bridge) tool is overriding PARAMETER C_PLB_DWIDTH value to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\dcr_v29_v1_00_a\data\dcr_v29_v2_1_0.mpd
   line 38 - dcr_bus (dcr_v29) tool is overriding PARAMETER C_DCR_NUM_SLAVES
   value to 2
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\dcr_v29_v1_00_a\data\dcr_v29_v2_1_0.mpd
   line 39 - dcr_bus (dcr_v29) tool is overriding PARAMETER C_DCR_AWIDTH value
   to 10
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\dcr_v29_v1_00_a\data\dcr_v29_v2_1_0.mpd
   line 40 - dcr_bus (dcr_v29) tool is overriding PARAMETER C_DCR_DWIDTH value
   to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\ms_rst_4regs_v1_
   00_a\data\ms_rst_4regs_v2_1_0.mpd line 31 - ms_rst_4regs_0 (ms_rst_4regs)
   tool is overriding PARAMETER C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\ms_rst_4regs_v1_
   00_a\data\ms_rst_4regs_v2_1_0.mpd line 32 - ms_rst_4regs_0 (ms_rst_4regs)
   tool is overriding PARAMETER C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\opb_slave1_v1_00
   _a\data\opb_slave1_v2_1_0.mpd line 31 - opb_slave1_0 (opb_slave1) tool is
   overriding PARAMETER C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\opb_slave1_v1_00
   _a\data\opb_slave1_v2_1_0.mpd line 32 - opb_slave1_0 (opb_slave1) tool is
   overriding PARAMETER C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_emc_v2_00_a\data\plb_emc_v2_1_0.mpd
   line 38 - plb_emc_0 (plb_emc) tool is overriding PARAMETER C_NUM_MASTERS
   value to 3
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_emc_v2_00_a\data\plb_emc_v2_1_0.mpd
   line 92 - plb_emc_0 (plb_emc) tool is overriding PARAMETER C_PLB_DWIDTH value
   to 64


INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_emc_v2_00_a\data\plb_emc_v2_1_0.mpd
   line 93 - plb_emc_0 (plb_emc) tool is overriding PARAMETER C_PLB_AWIDTH value
   to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_emc_v2_00_a\data\plb_emc_v2_1_0.mpd
   line 96 - plb_emc_0 (plb_emc) tool is overriding PARAMETER C_PLB_MID_WIDTH
   value to 2
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpio_v2_1_0.m
   pd line 38 - opb_gpio_0 (opb_gpio) tool is overriding PARAMETER C_OPB_AWIDTH
   value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpio_v2_1_0.m
   pd line 39 - opb_gpio_0 (opb_gpio) tool is overriding PARAMETER C_OPB_DWIDTH
   value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_timer_v1_00_b\data\opb_timer_v2_1_0
   .mpd line 41 - opb_timer_0 (opb_timer) tool is overriding PARAMETER
   C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_timer_v1_00_b\data\opb_timer_v2_1_0
   .mpd line 42 - opb_timer_0 (opb_timer) tool is overriding PARAMETER
   C_OPB_DWIDTH value to 32

Running system level Update ...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core_v2_1_0.tc
l ...

Check platform configuration ...
INFO:MDT - IPNAME:modified_plb_ddr_controller INSTANCE:plb_ddr_controller_i -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs line 143 -
   An example UCF for this core is available and must be modified for use in the
   system. Please refer to the EDK Getting Started guide for the location of
   this file.
IPNAME:plb_v34 INSTANCE:plb_bus -
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs line 129 - 3
master(s) : 5 slave(s)
IPNAME:opb_v20 INSTANCE:opb_bus -
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs line 205 - 2
master(s) : 7 slave(s)
IPNAME:dcr_v29 INSTANCE:dcr_bus -
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs line 338 - 1
master(s) : 2 slave(s)

Check port drivers...



Performing Clock DRCs...

WARNING:MDT - No Top-level Input clock for the design. 


INFO:MDT - The following PARAMETERs of os uCOS-II are ignored as their category
   selection PARAMETER uC-Probe is set to "false" in MSS 
WARNING:MDT - C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mss
   line 20 - Ignoring PARAMETER uC-Probe  ...
WARNING:MDT - C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mss
   line 53 - PARAMETER use_dcr is deprecated !. The parameter USE_DCR for the
   intc driver has been deprecated.  Any reference to this parameter in the MSS
   file will be ignored..
   To avoid seeing this Warning again, please remove PARAMETER use_dcr.
INFO:MDT - List of peripherals addressable from processor instance ppc405_i : 
  - plb_bus
  - plb2opb_bridge_i
  - plb_ddr_controller_i
WARNING:MDT - C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs
   line 143 - No Driver Found for instance plb_ddr_controller_i. To avoid seeing
   this warning, assign the appropriate driver or driver "generic 1.00.a " to
   instance plb_ddr_controller_i

  - plb_bram_if_cntlr_i
WARNING:MDT - C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs
   line 169 - No Driver Found for instance plb_bram_if_cntlr_i. To avoid seeing
   this warning, assign the appropriate driver or driver "generic 1.00.a " to
   instance plb_bram_if_cntlr_i

  - opb_bus
  - opb_gpio_0
  - opb_intc_i
  - RS232_1
  - ms_rst_4regs_0
  - opb_slave1_0
  - opb_timer_0
  - plb_psb_bridge_i
WARNING:MDT - C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs
   line 306 - No Driver Found for instance plb_psb_bridge_i. To avoid seeing
   this warning, assign the appropriate driver or driver "generic 1.00.a " to
   instance plb_psb_bridge_i

  - plb_emc_0
INFO:MDT - List of peripherals addressable from processor instance
   ppc405_ppcjtag_chain : 

Building Directory Structure for ppc405_i



Generating platform libraries and device drivers ...

Running CopyFiles ...



Copying files for os uCOS-II_v2_86_a from
C:\edk_user_repository\Micrium\bsp\uCOS-II_v2_86_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\uCOS-II_v2
_86_a\ ...



Copying files for driver plbarb_v1_01_a from
C:\EDK\sw\XilinxProcessorIPLib\drivers\plbarb_v1_01_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\plbarb_v1_
01_a\ ...



Copying files for driver plb2opb_v1_00_a from
C:\EDK\sw\XilinxProcessorIPLib\drivers\plb2opb_v1_00_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\plb2opb_v1
_00_a\ ...



Copying files for driver opbarb_v1_02_a from
C:\EDK\sw\XilinxProcessorIPLib\drivers\opbarb_v1_02_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\opbarb_v1_
02_a\ ...



Copying files for driver gpio_v2_01_a from
C:\EDK\sw\XilinxProcessorIPLib\drivers\gpio_v2_01_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\gpio_v2_01
_a\ ...



Copying files for driver intc_v1_00_c from
C:\EDK\sw\XilinxProcessorIPLib\drivers\intc_v1_00_c\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\intc_v1_00
_c\ ...



Copying files for driver uartlite_v1_01_a from
C:\EDK\sw\XilinxProcessorIPLib\drivers\uartlite_v1_01_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\uartlite_v
1_01_a\ ...



Copying files for driver ms_rst_4regs_v1_00_a from
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\drivers\ms_rst_4regs_v1_00
_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\ms_rst_4re
gs_v1_00_a\ ...



Copying files for driver opb_slave1_v1_00_a from
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\drivers\opb_slave1_v1_00_a
\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\opb_slave1
_v1_00_a\ ...



Copying files for driver tmrctr_v1_00_b from
C:\EDK\sw\XilinxProcessorIPLib\drivers\tmrctr_v1_00_b\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\tmrctr_v1_
00_b\ ...



Copying files for driver cpu_ppc405_v1_00_a from
C:\EDK\sw\XilinxProcessorIPLib\drivers\cpu_ppc405_v1_00_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\cpu_ppc405
_v1_00_a\ ...



Running DRCs for OSes, Drivers and Libraries ... 
uC/OS-II DRC ...

Running generate for OS'es, Drivers and Libraries ... 



Running post_generate for OS'es, Drivers and Libraries ... 



Running make for Drivers and Libraries ... 

Configuring make for target include using:

make -s include "COMPILER=powerpc-eabi-gcc" "ARCHIVER=powerpc-eabi-ar"
"COMPILER_FLAGS= -O2 -c" "EXTRA_COMPILER_FLAGS=-g" 



Configuring make for target libs using:

make -s libs "COMPILER=powerpc-eabi-gcc" "ARCHIVER=powerpc-eabi-ar"
"COMPILER_FLAGS= -O2 -c" "EXTRA_COMPILER_FLAGS=-g" 
Compiling common


Compiling ipif


powerpc-eabi-ar: creating ../../../lib/libxil.a


Compiling bsp


Compiling plb_arbiter


Compiling plb_to_opb


Compiling opbarb


Compiling gpio


Compiling intc


Compiling uartlite


Compiling ms_rst_4regs


Compiling opb_slave1


Compiling tmrctr


Compiling cpu_ppc405



Libraries generated in
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\lib\ directory

Running execs_generate for OS'es, Drivers and Libraries ... 

Building Directory Structure for ppc405_ppcjtag_chain



Generating platform libraries and device drivers ...

Running CopyFiles ...



Copying files for os standalone_v1_00_a from
C:\EDK\sw\lib\bsp\standalone_v1_00_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_ppcjtag_chain\libsr
c\standalone_v1_00_a\ ...



Copying files for driver cpu_ppc405_v1_00_a from
C:\EDK\sw\XilinxProcessorIPLib\drivers\cpu_ppc405_v1_00_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_ppcjtag_chain\libsr
c\cpu_ppc405_v1_00_a\ ...



Running DRCs for OSes, Drivers and Libraries ... 

Running generate for OS'es, Drivers and Libraries ... 



Running post_generate for OS'es, Drivers and Libraries ... 

Running make for Drivers and Libraries ... 

Configuring make for target include using:

make -s include "COMPILER=powerpc-eabi-gcc" "ARCHIVER=powerpc-eabi-ar"
"COMPILER_FLAGS= -O2 -c" "EXTRA_COMPILER_FLAGS=-g" 



Configuring make for target libs using:

make -s libs "COMPILER=powerpc-eabi-gcc" "ARCHIVER=powerpc-eabi-ar"
"COMPILER_FLAGS= -O2 -c" "EXTRA_COMPILER_FLAGS=-g" 


Compiling common


powerpc-eabi-ar: creating ../../../lib/libxil.a


Compiling bsp


Compiling cpu_ppc405



Libraries generated in
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_ppcjtag_chain\lib\
directory

Running execs_generate for OS'es, Drivers and Libraries ... 

LibGen Done. 




Done!

At Local date and time: Tue May 12 13:54:54 2009
 xbash -q -c "cd /cygdrive/c/Baseline_9_Working_Folder/k-rtos-base-profile-task/; /usr/bin/make -f system.make program; exit;" started...

powerpc-eabi-gcc -O2 C:/Micrium/SOFTWARE/EvalBoards/Amirix/AP1000/GNU/EX1_OS/app.c  -o EX1_OS/executable.elf \
      -g    -I./ppc405_i/include/  -L./ppc405_i/lib/  \
  


/usr/bin/bash: igncr: unknown option name


powerpc-eabi-size EX1_OS/executable.elf 
   text	   data	    bss	    dec	    hex	filename
  29710	    508	  11992	  42210	   a4e2	EX1_OS/executable.elf





Done!

At Local date and time: Tue May 12 13:55:00 2009
 xbash -q -c "cd /cygdrive/c/Baseline_9_Working_Folder/k-rtos-base-profile-task/; /usr/bin/make -f system.make init_bram; exit;" started...

/usr/bin/bash: igncr: unknown option name


*********************************************
Initializing BRAM contents of the bitstream
*********************************************
bitinit system.mhs  -pe ppc405_i EX1_OS/executable.elf  \
-bt implementation/system.bit -o implementation/download.bit



bitinit version Xilinx EDK 9.1.02 Build EDK_J_SP2.4
Copyright (c) Xilinx Inc. 2002.

Parsing MHS File system.mhs...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/ppc405_v2_00_c/data/ppc405_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_v34_v1_02_a/data/plb_v34_v2_1_0.tcl
...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_bram_if_cntlr_v1_00_b/data/plb_bram_if
_cntlr_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb2opb_bridge_v1_01_a/data/plb2opb_bridge
_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/opb_intc_v1_00_c/data/opb_intc_v2_1_0.tcl
...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/jtagppc_cntlr_v2_00_a/data/jtagppc_cntlr_v
2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_emc_v2_00_a/data/plb_emc_v2_1_0.tcl
...



Overriding IP level properties ...
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\modified_plb_ddr
   _controller_v1_00_c\data\modified_plb_ddr_controller_v2_1_0.mpd line 50 -
   plb_ddr_controller_i (modified_plb_ddr_controller) tool is overriding
   PARAMETER C_FAMILY value to 
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 41 - bram (bram_block) tool is overriding PARAMETER C_FAMILY
   value to 
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 38 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_FAMILY value to 
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 38 - opb_intc_i (opb_intc) tool is overriding PARAMETER C_FAMILY
   value to 
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\plb_psb_bridge_v
   1_00_a\data\plb_psb_bridge_v2_1_0.mpd line 97 - plb_psb_bridge_i
   (plb_psb_bridge) tool is overriding PARAMETER C_FAMILY value to 
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\ppc405_v2_00_c\data\ppc405_v2_1_0.mpd
   line 45 - ppc405_ppcjtag_chain (ppc405) tcl is overriding PARAMETER
   C_ISOCM_DCR_HIGHADDR value to 0b0000010011
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\ppc405_v2_00_c\data\ppc405_v2_1_0.mpd
   line 47 - ppc405_ppcjtag_chain (ppc405) tcl is overriding PARAMETER
   C_DSOCM_DCR_HIGHADDR value to 0b0000100011
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\jtagppc_cntlr_v2_00_a\data\jtagppc_cntl
   r_v2_1_0.mpd line 35 - jtagppc_0 (jtagppc_cntlr) tool is overriding PARAMETER
   C_DEVICE value to 
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\ms_rst_4regs_v1_
   00_a\data\ms_rst_4regs_v2_1_0.mpd line 34 - ms_rst_4regs_0 (ms_rst_4regs)
   tool is overriding PARAMETER C_FAMILY value to 
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\opb_slave1_v1_00
   _a\data\opb_slave1_v2_1_0.mpd line 34 - opb_slave1_0 (opb_slave1) tool is
   overriding PARAMETER C_FAMILY value to 
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpio_v2_1_0.m
   pd line 40 - opb_gpio_0 (opb_gpio) tool is overriding PARAMETER C_FAMILY
   value to 
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_timer_v1_00_b\data\opb_timer_v2_1_0
   .mpd line 34 - opb_timer_0 (opb_timer) tool is overriding PARAMETER C_FAMILY
   value to 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/bram_if_cntlr_v1_00_b/data/bram_if_cntlr_v
2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/emc_common_v2_00_a/data/emc_common_v2_1_0.
tcl ...


Address Map for Processor ppc405_i
  (0b0000000000-0b0011111111) plb_bus	dcr_bus
  (0b0100000000-0b0111111111) plb2opb_bridge_i	dcr_bus
  (0b1000010000-0b1000010011) ppc405_i	
  (0b1000100000-0b1000100011) ppc405_i	
  (0000000000-0x1fffffff) plb_ddr_controller_i	plb_bus
  (0x29000000-0x29ffffff) opb_gpio_0	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4c000000-0x4c00ffff) RS232_1	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4d000000-0x4dffffff) opb_intc_i	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4f000000-0x4f00ffff) ms_rst_4regs_0	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4ff00000-0x4ff03fff) opb_slave1_0	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4fff0000-0x4fffffff) opb_timer_0	plb_bus->plb2opb_bridge_i->opb_bus
  (0x50000000-0x50ffffff) plb_emc_0	plb_bus
  (0xffff0000-0xffffffff) plb_bram_if_cntlr_i	plb_bus
Address Map for Processor ppc405_ppcjtag_chain
  (0b0000010000-0b0000010011) ppc405_ppcjtag_chain	
  (0b0000100000-0b0000100011) ppc405_ppcjtag_chain	

Initializing Memory...
Checking ELFs associated with PPC405 instance ppc405_i for overlap...


Analyzing file EX1_OS/executable.elf...
Running Data2Mem with the following command:
data2mem -bm "implementation/system_bd" -bt "implementation/system.bit"  -bd
"EX1_OS/executable.elf" tag ppc405_i  -o b implementation/download.bit 


Memory Initialization completed successfully.





Done!

At Local date and time: Tue May 12 13:59:48 2009
 xbash -q -c "cd /cygdrive/c/Baseline_9_Working_Folder/k-rtos-base-profile-task/; /usr/bin/make -f system.make swclean; exit;" started...

/usr/bin/bash: igncr: unknown option name


rm -rf ppc405_i/lib/
rm -rf ppc405_ppcjtag_chain/lib/
rm -f libgen.log
rm -f EX1_OS/executable.elf 





Done!

At Local date and time: Tue May 12 13:59:53 2009
 xbash -q -c "cd /cygdrive/c/Baseline_9_Working_Folder/k-rtos-base-profile-task/; /usr/bin/make -f system.make libs; exit;" started...

/usr/bin/bash: igncr: unknown option name


*********************************************
Creating software libraries...
*********************************************
libgen -mhs system.mhs -p xc2vp100ff1704-6  system.mss


libgen
Xilinx EDK 9.1.02 Build EDK_J_SP2.4
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.

Command Line: libgen -mhs system.mhs -p xc2vp100ff1704-6 system.mss 



Output Directory (-od)		: C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\
Part (-p)			: virtex2p

Software Specification file	: system.mss


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/ppc405_v2_00_c/data/ppc405_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_v34_v1_02_a/data/plb_v34_v2_1_0.tcl
...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_bram_if_cntlr_v1_00_b/data/plb_bram_if
_cntlr_v2_1_0.tcl ...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb2opb_bridge_v1_01_a/data/plb2opb_bridge
_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/opb_intc_v1_00_c/data/opb_intc_v2_1_0.tcl
...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/jtagppc_cntlr_v2_00_a/data/jtagppc_cntlr_v
2_1_0.tcl ...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_emc_v2_00_a/data/plb_emc_v2_1_0.tcl
...

Overriding IP level properties ...
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\modified_plb_ddr
   _controller_v1_00_c\data\modified_plb_ddr_controller_v2_1_0.mpd line 50 -
   plb_ddr_controller_i (modified_plb_ddr_controller) tool is overriding
   PARAMETER C_FAMILY value to virtex2p
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 41 - bram (bram_block) tool is overriding PARAMETER C_FAMILY
   value to virtex2p
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 38 - opb_intc_i (opb_intc) tool is overriding PARAMETER C_FAMILY
   value to virtex2p


INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\ppc405_v2_00_c\data\ppc405_v2_1_0.mpd
   line 45 - ppc405_ppcjtag_chain (ppc405) tcl is overriding PARAMETER
   C_ISOCM_DCR_HIGHADDR value to 0b0000010011
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\ppc405_v2_00_c\data\ppc405_v2_1_0.mpd
   line 47 - ppc405_ppcjtag_chain (ppc405) tcl is overriding PARAMETER
   C_DSOCM_DCR_HIGHADDR value to 0b0000100011
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\jtagppc_cntlr_v2_00_a\data\jtagppc_cntl
   r_v2_1_0.mpd line 35 - jtagppc_0 (jtagppc_cntlr) tool is overriding PARAMETER
   C_DEVICE value to 2vp100
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpio_v2_1_0.m
   pd line 40 - opb_gpio_0 (opb_gpio) tool is overriding PARAMETER C_FAMILY
   value to virtex2p
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_timer_v1_00_b\data\opb_timer_v2_1_0
   .mpd line 34 - opb_timer_0 (opb_timer) tool is overriding PARAMETER C_FAMILY
   value to virtex2p

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/bram_if_cntlr_v1_00_b/data/bram_if_cntlr_v
2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/emc_common_v2_00_a/data/emc_common_v2_1_0.
tcl ...


Address Map for Processor ppc405_i
  (0b0000000000-0b0011111111) plb_bus	dcr_bus
  (0b0100000000-0b0111111111) plb2opb_bridge_i	dcr_bus
  (0b1000010000-0b1000010011) ppc405_i	
  (0b1000100000-0b1000100011) ppc405_i	
  (0000000000-0x1fffffff) plb_ddr_controller_i	plb_bus
  (0x29000000-0x29ffffff) opb_gpio_0	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4c000000-0x4c00ffff) RS232_1	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4d000000-0x4dffffff) opb_intc_i	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4f000000-0x4f00ffff) ms_rst_4regs_0	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4ff00000-0x4ff03fff) opb_slave1_0	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4fff0000-0x4fffffff) opb_timer_0	plb_bus->plb2opb_bridge_i->opb_bus
  (0x50000000-0x50ffffff) plb_emc_0	plb_bus
  (0xffff0000-0xffffffff) plb_bram_if_cntlr_i	plb_bus
Address Map for Processor ppc405_ppcjtag_chain
  (0b0000010000-0b0000010011) ppc405_ppcjtag_chain	
  (0b0000100000-0b0000100011) ppc405_ppcjtag_chain	

Check platform address map ...

Overriding system level properties ...
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 41 - plb_bus (plb_v34) tool is overriding PARAMETER C_PLB_NUM_MASTERS
   value to 3
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 43 - plb_bus (plb_v34) tool is overriding PARAMETER C_PLB_MID_WIDTH
   value to 2
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 44 - plb_bus (plb_v34) tool is overriding PARAMETER C_PLB_AWIDTH value
   to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 45 - plb_bus (plb_v34) tool is overriding PARAMETER C_PLB_DWIDTH value
   to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 49 - plb_bus (plb_v34) tool is overriding PARAMETER C_DCR_AWIDTH value
   to 10
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 50 - plb_bus (plb_v34) tool is overriding PARAMETER C_DCR_DWIDTH value
   to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\modified_plb_ddr
   _controller_v1_00_c\data\modified_plb_ddr_controller_v2_1_0.mpd line 53 -
   plb_ddr_controller_i (modified_plb_ddr_controller) tool is overriding
   PARAMETER C_PLB_NUM_MASTERS value to 3
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\modified_plb_ddr
   _controller_v1_00_c\data\modified_plb_ddr_controller_v2_1_0.mpd line 54 -
   plb_ddr_controller_i (modified_plb_ddr_controller) tool is overriding
   PARAMETER C_PLB_MID_WIDTH value to 2
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\modified_plb_ddr
   _controller_v1_00_c\data\modified_plb_ddr_controller_v2_1_0.mpd line 55 -
   plb_ddr_controller_i (modified_plb_ddr_controller) tool is overriding
   PARAMETER C_PLB_AWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\modified_plb_ddr
   _controller_v1_00_c\data\modified_plb_ddr_controller_v2_1_0.mpd line 56 -
   plb_ddr_controller_i (modified_plb_ddr_controller) tool is overriding
   PARAMETER C_PLB_DWIDTH value to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\data\plb_bram
   _if_cntlr_v2_1_0.mpd line 42 - plb_bram_if_cntlr_i (plb_bram_if_cntlr) tool
   is overriding PARAMETER c_num_masters value to 3
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\data\plb_bram
   _if_cntlr_v2_1_0.mpd line 46 - plb_bram_if_cntlr_i (plb_bram_if_cntlr) tool
   is overriding PARAMETER c_plb_dwidth value to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\data\plb_bram
   _if_cntlr_v2_1_0.mpd line 47 - plb_bram_if_cntlr_i (plb_bram_if_cntlr) tool
   is overriding PARAMETER c_plb_awidth value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\data\plb_bram
   _if_cntlr_v2_1_0.mpd line 49 - plb_bram_if_cntlr_i (plb_bram_if_cntlr) tool
   is overriding PARAMETER c_plb_mid_width value to 2


INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 38 - bram (bram_block) tool is overriding PARAMETER C_PORT_DWIDTH
   value to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 39 - bram (bram_block) tool is overriding PARAMETER C_PORT_AWIDTH
   value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 40 - bram (bram_block) tool is overriding PARAMETER C_NUM_WE
   value to 8
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 48 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_PLB_AWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 49 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_PLB_DWIDTH value to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 50 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_PLB_NUM_MASTERS value to 3
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 51 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_PLB_MID_WIDTH value to 2
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 52 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 53 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 56 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_DCR_AWIDTH value to 10
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 57 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_DCR_DWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 36 - opb_bus (opb_v20) tool is overriding PARAMETER C_OPB_AWIDTH value
   to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 37 - opb_bus (opb_v20) tool is overriding PARAMETER C_OPB_DWIDTH value
   to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 38 - opb_bus (opb_v20) tool is overriding PARAMETER C_NUM_MASTERS value
   to 2
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 39 - opb_bus (opb_v20) tool is overriding PARAMETER C_NUM_SLAVES value
   to 7
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 42 - opb_intc_i (opb_intc) tool is overriding PARAMETER C_OPB_AWIDTH
   value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 43 - opb_intc_i (opb_intc) tool is overriding PARAMETER C_OPB_DWIDTH
   value to 32
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core_v2_1_0.tc
l ...
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 46 - opb_intc_i (opb_intc) tcl is overriding PARAMETER
   C_NUM_INTR_INPUTS value to 21
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core_v2_1_0.tc
l ...
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 47 - opb_intc_i (opb_intc) tcl is overriding PARAMETER C_KIND_OF_INTR
   value to 0b00000000000000000000000001000000
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core_v2_1_0.tc
l ...


INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 48 - opb_intc_i (opb_intc) tcl is overriding PARAMETER C_KIND_OF_EDGE
   value to 0b00000000000000000000000001000000
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core_v2_1_0.tc
l ...
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 49 - opb_intc_i (opb_intc) tcl is overriding PARAMETER C_KIND_OF_LVL
   value to 0b00000000000000000000000000000001
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_uartlite_v1_00_b\data\opb_uartlite_
   v2_1_0.mpd line 37 - RS232_1 (opb_uartlite) tool is overriding PARAMETER
   C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_uartlite_v1_00_b\data\opb_uartlite_
   v2_1_0.mpd line 38 - RS232_1 (opb_uartlite) tool is overriding PARAMETER
   C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\opbslave_ext_bri
   dge_v3_10_a\data\opbslave_ext_bridge_v2_1_0.mpd line 20 -
   opbslave_ext_bridge_i (opbslave_ext_bridge) tool is overriding PARAMETER
   C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\opbslave_ext_bri
   dge_v3_10_a\data\opbslave_ext_bridge_v2_1_0.mpd line 21 -
   opbslave_ext_bridge_i (opbslave_ext_bridge) tool is overriding PARAMETER
   C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\plb_psb_bridge_v
   1_00_a\data\plb_psb_bridge_v2_1_0.mpd line 87 - plb_psb_bridge_i
   (plb_psb_bridge) tool is overriding PARAMETER C_PLB_NUM_MASTERS value to 3
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\plb_psb_bridge_v
   1_00_a\data\plb_psb_bridge_v2_1_0.mpd line 88 - plb_psb_bridge_i
   (plb_psb_bridge) tool is overriding PARAMETER C_PLB_MID_WIDTH value to 2
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\plb_psb_bridge_v
   1_00_a\data\plb_psb_bridge_v2_1_0.mpd line 93 - plb_psb_bridge_i
   (plb_psb_bridge) tool is overriding PARAMETER C_PLB_AWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\plb_psb_bridge_v
   1_00_a\data\plb_psb_bridge_v2_1_0.mpd line 94 - plb_psb_bridge_i
   (plb_psb_bridge) tool is overriding PARAMETER C_PLB_DWIDTH value to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\dcr_v29_v1_00_a\data\dcr_v29_v2_1_0.mpd
   line 38 - dcr_bus (dcr_v29) tool is overriding PARAMETER C_DCR_NUM_SLAVES
   value to 2
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\dcr_v29_v1_00_a\data\dcr_v29_v2_1_0.mpd
   line 39 - dcr_bus (dcr_v29) tool is overriding PARAMETER C_DCR_AWIDTH value
   to 10
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\dcr_v29_v1_00_a\data\dcr_v29_v2_1_0.mpd
   line 40 - dcr_bus (dcr_v29) tool is overriding PARAMETER C_DCR_DWIDTH value
   to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\ms_rst_4regs_v1_
   00_a\data\ms_rst_4regs_v2_1_0.mpd line 31 - ms_rst_4regs_0 (ms_rst_4regs)
   tool is overriding PARAMETER C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\ms_rst_4regs_v1_
   00_a\data\ms_rst_4regs_v2_1_0.mpd line 32 - ms_rst_4regs_0 (ms_rst_4regs)
   tool is overriding PARAMETER C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\opb_slave1_v1_00
   _a\data\opb_slave1_v2_1_0.mpd line 31 - opb_slave1_0 (opb_slave1) tool is
   overriding PARAMETER C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\opb_slave1_v1_00
   _a\data\opb_slave1_v2_1_0.mpd line 32 - opb_slave1_0 (opb_slave1) tool is
   overriding PARAMETER C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_emc_v2_00_a\data\plb_emc_v2_1_0.mpd
   line 38 - plb_emc_0 (plb_emc) tool is overriding PARAMETER C_NUM_MASTERS
   value to 3
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_emc_v2_00_a\data\plb_emc_v2_1_0.mpd
   line 92 - plb_emc_0 (plb_emc) tool is overriding PARAMETER C_PLB_DWIDTH value
   to 64


INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_emc_v2_00_a\data\plb_emc_v2_1_0.mpd
   line 93 - plb_emc_0 (plb_emc) tool is overriding PARAMETER C_PLB_AWIDTH value
   to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_emc_v2_00_a\data\plb_emc_v2_1_0.mpd
   line 96 - plb_emc_0 (plb_emc) tool is overriding PARAMETER C_PLB_MID_WIDTH
   value to 2
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpio_v2_1_0.m
   pd line 38 - opb_gpio_0 (opb_gpio) tool is overriding PARAMETER C_OPB_AWIDTH
   value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpio_v2_1_0.m
   pd line 39 - opb_gpio_0 (opb_gpio) tool is overriding PARAMETER C_OPB_DWIDTH
   value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_timer_v1_00_b\data\opb_timer_v2_1_0
   .mpd line 41 - opb_timer_0 (opb_timer) tool is overriding PARAMETER
   C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_timer_v1_00_b\data\opb_timer_v2_1_0
   .mpd line 42 - opb_timer_0 (opb_timer) tool is overriding PARAMETER
   C_OPB_DWIDTH value to 32

Running system level Update ...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core_v2_1_0.tc
l ...

Check platform configuration ...
INFO:MDT - IPNAME:modified_plb_ddr_controller INSTANCE:plb_ddr_controller_i -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs line 143 -
   An example UCF for this core is available and must be modified for use in the
   system. Please refer to the EDK Getting Started guide for the location of
   this file.
IPNAME:plb_v34 INSTANCE:plb_bus -
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs line 129 - 3
master(s) : 5 slave(s)
IPNAME:opb_v20 INSTANCE:opb_bus -
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs line 205 - 2
master(s) : 7 slave(s)
IPNAME:dcr_v29 INSTANCE:dcr_bus -
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs line 338 - 1
master(s) : 2 slave(s)

Check port drivers...

Performing Clock DRCs...

WARNING:MDT - No Top-level Input clock for the design. 
INFO:MDT - The following PARAMETERs of os uCOS-II are ignored as their category
   selection PARAMETER uC-Probe is set to "false" in MSS 
WARNING:MDT - C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mss
   line 20 - Ignoring PARAMETER uC-Probe  ...
WARNING:MDT - C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mss
   line 53 - PARAMETER use_dcr is deprecated !. The parameter USE_DCR for the
   intc driver has been deprecated.  Any reference to this parameter in the MSS
   file will be ignored..
   To avoid seeing this Warning again, please remove PARAMETER use_dcr.
INFO:MDT - List of peripherals addressable from processor instance ppc405_i : 
  - plb_bus
  - plb2opb_bridge_i
  - plb_ddr_controller_i
WARNING:MDT - C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs
   line 143 - No Driver Found for instance plb_ddr_controller_i. To avoid seeing
   this warning, assign the appropriate driver or driver "generic 1.00.a " to
   instance plb_ddr_controller_i

  - plb_bram_if_cntlr_i
WARNING:MDT - C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs
   line 169 - No Driver Found for instance plb_bram_if_cntlr_i. To avoid seeing
   this warning, assign the appropriate driver or driver "generic 1.00.a " to
   instance plb_bram_if_cntlr_i

  - opb_bus
  - opb_gpio_0
  - opb_intc_i
  - RS232_1
  - ms_rst_4regs_0
  - opb_slave1_0
  - opb_timer_0
  - plb_psb_bridge_i
WARNING:MDT - C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs
   line 306 - No Driver Found for instance plb_psb_bridge_i. To avoid seeing
   this warning, assign the appropriate driver or driver "generic 1.00.a " to
   instance plb_psb_bridge_i

  - plb_emc_0


INFO:MDT - List of peripherals addressable from processor instance
   ppc405_ppcjtag_chain : 

Building Directory Structure for ppc405_i



Generating platform libraries and device drivers ...

Running CopyFiles ...

Copying files for os uCOS-II_v2_86_a from
C:\edk_user_repository\Micrium\bsp\uCOS-II_v2_86_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\uCOS-II_v2
_86_a\ ...



Copying files for driver plbarb_v1_01_a from
C:\EDK\sw\XilinxProcessorIPLib\drivers\plbarb_v1_01_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\plbarb_v1_
01_a\ ...



Copying files for driver plb2opb_v1_00_a from
C:\EDK\sw\XilinxProcessorIPLib\drivers\plb2opb_v1_00_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\plb2opb_v1
_00_a\ ...



Copying files for driver opbarb_v1_02_a from
C:\EDK\sw\XilinxProcessorIPLib\drivers\opbarb_v1_02_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\opbarb_v1_
02_a\ ...



Copying files for driver gpio_v2_01_a from
C:\EDK\sw\XilinxProcessorIPLib\drivers\gpio_v2_01_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\gpio_v2_01
_a\ ...



Copying files for driver intc_v1_00_c from
C:\EDK\sw\XilinxProcessorIPLib\drivers\intc_v1_00_c\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\intc_v1_00
_c\ ...



Copying files for driver uartlite_v1_01_a from
C:\EDK\sw\XilinxProcessorIPLib\drivers\uartlite_v1_01_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\uartlite_v
1_01_a\ ...



Copying files for driver ms_rst_4regs_v1_00_a from
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\drivers\ms_rst_4regs_v1_00
_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\ms_rst_4re
gs_v1_00_a\ ...



Copying files for driver opb_slave1_v1_00_a from
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\drivers\opb_slave1_v1_00_a
\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\opb_slave1
_v1_00_a\ ...



Copying files for driver tmrctr_v1_00_b from
C:\EDK\sw\XilinxProcessorIPLib\drivers\tmrctr_v1_00_b\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\tmrctr_v1_
00_b\ ...



Copying files for driver cpu_ppc405_v1_00_a from
C:\EDK\sw\XilinxProcessorIPLib\drivers\cpu_ppc405_v1_00_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\cpu_ppc405
_v1_00_a\ ...



Running DRCs for OSes, Drivers and Libraries ... 
uC/OS-II DRC ...

Running generate for OS'es, Drivers and Libraries ... 



Running post_generate for OS'es, Drivers and Libraries ... 

Running make for Drivers and Libraries ... 

Configuring make for target include using:

make -s include "COMPILER=powerpc-eabi-gcc" "ARCHIVER=powerpc-eabi-ar"
"COMPILER_FLAGS= -O2 -c" "EXTRA_COMPILER_FLAGS=-g" 



Configuring make for target libs using:

make -s libs "COMPILER=powerpc-eabi-gcc" "ARCHIVER=powerpc-eabi-ar"
"COMPILER_FLAGS= -O2 -c" "EXTRA_COMPILER_FLAGS=-g" 


Compiling common


Compiling ipif


powerpc-eabi-ar: creating ../../../lib/libxil.a


Compiling bsp


Compiling plb_arbiter


Compiling plb_to_opb


Compiling opbarb


Compiling gpio


Compiling intc


Compiling uartlite


Compiling ms_rst_4regs


Compiling opb_slave1


Compiling tmrctr


Compiling cpu_ppc405



Libraries generated in
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\lib\ directory

Running execs_generate for OS'es, Drivers and Libraries ... 

Building Directory Structure for ppc405_ppcjtag_chain



Generating platform libraries and device drivers ...

Running CopyFiles ...



Copying files for os standalone_v1_00_a from
C:\EDK\sw\lib\bsp\standalone_v1_00_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_ppcjtag_chain\libsr
c\standalone_v1_00_a\ ...



Copying files for driver cpu_ppc405_v1_00_a from
C:\EDK\sw\XilinxProcessorIPLib\drivers\cpu_ppc405_v1_00_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_ppcjtag_chain\libsr
c\cpu_ppc405_v1_00_a\ ...



Running DRCs for OSes, Drivers and Libraries ... 

Running generate for OS'es, Drivers and Libraries ... 

Running post_generate for OS'es, Drivers and Libraries ... 

Running make for Drivers and Libraries ... 

Configuring make for target include using:

make -s include "COMPILER=powerpc-eabi-gcc" "ARCHIVER=powerpc-eabi-ar"
"COMPILER_FLAGS= -O2 -c" "EXTRA_COMPILER_FLAGS=-g" 



Configuring make for target libs using:

make -s libs "COMPILER=powerpc-eabi-gcc" "ARCHIVER=powerpc-eabi-ar"
"COMPILER_FLAGS= -O2 -c" "EXTRA_COMPILER_FLAGS=-g" 
Compiling common


powerpc-eabi-ar: creating ../../../lib/libxil.a


Compiling bsp


Compiling cpu_ppc405



Libraries generated in
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_ppcjtag_chain\lib\
directory

Running execs_generate for OS'es, Drivers and Libraries ... 

LibGen Done. 




Done!

At Local date and time: Tue May 12 14:00:24 2009
 xbash -q -c "cd /cygdrive/c/Baseline_9_Working_Folder/k-rtos-base-profile-task/; /usr/bin/make -f system.make program; exit;" started...

powerpc-eabi-gcc -O2 C:/Micrium/SOFTWARE/EvalBoards/Amirix/AP1000/GNU/EX1_OS/app.c  -o EX1_OS/executable.elf \
      -g    -I./ppc405_i/include/  -L./ppc405_i/lib/  \
  


/usr/bin/bash: igncr: unknown option name


powerpc-eabi-size EX1_OS/executable.elf 
   text	   data	    bss	    dec	    hex	filename
  29438	    508	  11992	  41938	   a3d2	EX1_OS/executable.elf







Done!

At Local date and time: Tue May 12 14:00:30 2009
 xbash -q -c "cd /cygdrive/c/Baseline_9_Working_Folder/k-rtos-base-profile-task/; /usr/bin/make -f system.make init_bram; exit;" started...

/usr/bin/bash: igncr: unknown option name


*********************************************
Initializing BRAM contents of the bitstream
*********************************************
bitinit system.mhs  -pe ppc405_i EX1_OS/executable.elf  \
-bt implementation/system.bit -o implementation/download.bit



bitinit version Xilinx EDK 9.1.02 Build EDK_J_SP2.4
Copyright (c) Xilinx Inc. 2002.

Parsing MHS File system.mhs...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/ppc405_v2_00_c/data/ppc405_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_v34_v1_02_a/data/plb_v34_v2_1_0.tcl
...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_bram_if_cntlr_v1_00_b/data/plb_bram_if
_cntlr_v2_1_0.tcl ...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb2opb_bridge_v1_01_a/data/plb2opb_bridge
_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/opb_intc_v1_00_c/data/opb_intc_v2_1_0.tcl
...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/jtagppc_cntlr_v2_00_a/data/jtagppc_cntlr_v
2_1_0.tcl ...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_emc_v2_00_a/data/plb_emc_v2_1_0.tcl
...

Overriding IP level properties ...
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\modified_plb_ddr
   _controller_v1_00_c\data\modified_plb_ddr_controller_v2_1_0.mpd line 50 -
   plb_ddr_controller_i (modified_plb_ddr_controller) tool is overriding
   PARAMETER C_FAMILY value to 
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 41 - bram (bram_block) tool is overriding PARAMETER C_FAMILY
   value to 
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 38 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_FAMILY value to 
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 38 - opb_intc_i (opb_intc) tool is overriding PARAMETER C_FAMILY
   value to 
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\plb_psb_bridge_v
   1_00_a\data\plb_psb_bridge_v2_1_0.mpd line 97 - plb_psb_bridge_i
   (plb_psb_bridge) tool is overriding PARAMETER C_FAMILY value to 
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\ppc405_v2_00_c\data\ppc405_v2_1_0.mpd
   line 45 - ppc405_ppcjtag_chain (ppc405) tcl is overriding PARAMETER
   C_ISOCM_DCR_HIGHADDR value to 0b0000010011
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\ppc405_v2_00_c\data\ppc405_v2_1_0.mpd
   line 47 - ppc405_ppcjtag_chain (ppc405) tcl is overriding PARAMETER
   C_DSOCM_DCR_HIGHADDR value to 0b0000100011
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\jtagppc_cntlr_v2_00_a\data\jtagppc_cntl
   r_v2_1_0.mpd line 35 - jtagppc_0 (jtagppc_cntlr) tool is overriding PARAMETER
   C_DEVICE value to 
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\ms_rst_4regs_v1_
   00_a\data\ms_rst_4regs_v2_1_0.mpd line 34 - ms_rst_4regs_0 (ms_rst_4regs)
   tool is overriding PARAMETER C_FAMILY value to 
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\opb_slave1_v1_00
   _a\data\opb_slave1_v2_1_0.mpd line 34 - opb_slave1_0 (opb_slave1) tool is
   overriding PARAMETER C_FAMILY value to 
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpio_v2_1_0.m
   pd line 40 - opb_gpio_0 (opb_gpio) tool is overriding PARAMETER C_FAMILY
   value to 
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_timer_v1_00_b\data\opb_timer_v2_1_0
   .mpd line 34 - opb_timer_0 (opb_timer) tool is overriding PARAMETER C_FAMILY
   value to 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/bram_if_cntlr_v1_00_b/data/bram_if_cntlr_v
2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/emc_common_v2_00_a/data/emc_common_v2_1_0.
tcl ...


Address Map for Processor ppc405_i
  (0b0000000000-0b0011111111) plb_bus	dcr_bus
  (0b0100000000-0b0111111111) plb2opb_bridge_i	dcr_bus
  (0b1000010000-0b1000010011) ppc405_i	
  (0b1000100000-0b1000100011) ppc405_i	
  (0000000000-0x1fffffff) plb_ddr_controller_i	plb_bus
  (0x29000000-0x29ffffff) opb_gpio_0	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4c000000-0x4c00ffff) RS232_1	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4d000000-0x4dffffff) opb_intc_i	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4f000000-0x4f00ffff) ms_rst_4regs_0	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4ff00000-0x4ff03fff) opb_slave1_0	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4fff0000-0x4fffffff) opb_timer_0	plb_bus->plb2opb_bridge_i->opb_bus
  (0x50000000-0x50ffffff) plb_emc_0	plb_bus
  (0xffff0000-0xffffffff) plb_bram_if_cntlr_i	plb_bus
Address Map for Processor ppc405_ppcjtag_chain
  (0b0000010000-0b0000010011) ppc405_ppcjtag_chain	
  (0b0000100000-0b0000100011) ppc405_ppcjtag_chain	

Initializing Memory...
Checking ELFs associated with PPC405 instance ppc405_i for overlap...


Analyzing file EX1_OS/executable.elf...
Running Data2Mem with the following command:
data2mem -bm "implementation/system_bd" -bt "implementation/system.bit"  -bd
"EX1_OS/executable.elf" tag ppc405_i  -o b implementation/download.bit 


Memory Initialization completed successfully.





Done!

At Local date and time: Tue May 12 14:03:01 2009
 xbash -q -c "cd /cygdrive/c/Baseline_9_Working_Folder/k-rtos-base-profile-task/; /usr/bin/make -f system.make swclean; exit;" started...

/usr/bin/bash: igncr: unknown option name


rm -rf ppc405_i/lib/
rm -rf ppc405_ppcjtag_chain/lib/
rm -f libgen.log
rm -f EX1_OS/executable.elf 





Done!

At Local date and time: Tue May 12 14:03:07 2009
 xbash -q -c "cd /cygdrive/c/Baseline_9_Working_Folder/k-rtos-base-profile-task/; /usr/bin/make -f system.make libs; exit;" started...

*********************************************
Creating software libraries...
*********************************************
libgen -mhs system.mhs -p xc2vp100ff1704-6  system.mss


/usr/bin/bash: igncr: unknown option name


libgen
Xilinx EDK 9.1.02 Build EDK_J_SP2.4
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.



Command Line: libgen -mhs system.mhs -p xc2vp100ff1704-6 system.mss 



Output Directory (-od)		: C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\
Part (-p)			: virtex2p

Software Specification file	: system.mss


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/ppc405_v2_00_c/data/ppc405_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_v34_v1_02_a/data/plb_v34_v2_1_0.tcl
...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_bram_if_cntlr_v1_00_b/data/plb_bram_if
_cntlr_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb2opb_bridge_v1_01_a/data/plb2opb_bridge
_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/opb_intc_v1_00_c/data/opb_intc_v2_1_0.tcl
...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/jtagppc_cntlr_v2_00_a/data/jtagppc_cntlr_v
2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_emc_v2_00_a/data/plb_emc_v2_1_0.tcl
...

Overriding IP level properties ...


INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\modified_plb_ddr
   _controller_v1_00_c\data\modified_plb_ddr_controller_v2_1_0.mpd line 50 -
   plb_ddr_controller_i (modified_plb_ddr_controller) tool is overriding
   PARAMETER C_FAMILY value to virtex2p
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 41 - bram (bram_block) tool is overriding PARAMETER C_FAMILY
   value to virtex2p
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 38 - opb_intc_i (opb_intc) tool is overriding PARAMETER C_FAMILY
   value to virtex2p
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\ppc405_v2_00_c\data\ppc405_v2_1_0.mpd
   line 45 - ppc405_ppcjtag_chain (ppc405) tcl is overriding PARAMETER
   C_ISOCM_DCR_HIGHADDR value to 0b0000010011
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\ppc405_v2_00_c\data\ppc405_v2_1_0.mpd
   line 47 - ppc405_ppcjtag_chain (ppc405) tcl is overriding PARAMETER
   C_DSOCM_DCR_HIGHADDR value to 0b0000100011
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\jtagppc_cntlr_v2_00_a\data\jtagppc_cntl
   r_v2_1_0.mpd line 35 - jtagppc_0 (jtagppc_cntlr) tool is overriding PARAMETER
   C_DEVICE value to 2vp100
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpio_v2_1_0.m
   pd line 40 - opb_gpio_0 (opb_gpio) tool is overriding PARAMETER C_FAMILY
   value to virtex2p
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_timer_v1_00_b\data\opb_timer_v2_1_0
   .mpd line 34 - opb_timer_0 (opb_timer) tool is overriding PARAMETER C_FAMILY
   value to virtex2p

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/bram_if_cntlr_v1_00_b/data/bram_if_cntlr_v
2_1_0.tcl ...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/emc_common_v2_00_a/data/emc_common_v2_1_0.
tcl ...
Address Map for Processor ppc405_i
  (0b0000000000-0b0011111111) plb_bus	dcr_bus
  (0b0100000000-0b0111111111) plb2opb_bridge_i	dcr_bus
  (0b1000010000-0b1000010011) ppc405_i	
  (0b1000100000-0b1000100011) ppc405_i	
  (0000000000-0x1fffffff) plb_ddr_controller_i	plb_bus
  (0x29000000-0x29ffffff) opb_gpio_0	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4c000000-0x4c00ffff) RS232_1	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4d000000-0x4dffffff) opb_intc_i	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4f000000-0x4f00ffff) ms_rst_4regs_0	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4ff00000-0x4ff03fff) opb_slave1_0	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4fff0000-0x4fffffff) opb_timer_0	plb_bus->plb2opb_bridge_i->opb_bus
  (0x50000000-0x50ffffff) plb_emc_0	plb_bus
  (0xffff0000-0xffffffff) plb_bram_if_cntlr_i	plb_bus
Address Map for Processor ppc405_ppcjtag_chain
  (0b0000010000-0b0000010011) ppc405_ppcjtag_chain	
  (0b0000100000-0b0000100011) ppc405_ppcjtag_chain	



Check platform address map ...

Overriding system level properties ...
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 41 - plb_bus (plb_v34) tool is overriding PARAMETER C_PLB_NUM_MASTERS
   value to 3
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 43 - plb_bus (plb_v34) tool is overriding PARAMETER C_PLB_MID_WIDTH
   value to 2
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 44 - plb_bus (plb_v34) tool is overriding PARAMETER C_PLB_AWIDTH value
   to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 45 - plb_bus (plb_v34) tool is overriding PARAMETER C_PLB_DWIDTH value
   to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 49 - plb_bus (plb_v34) tool is overriding PARAMETER C_DCR_AWIDTH value
   to 10
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 50 - plb_bus (plb_v34) tool is overriding PARAMETER C_DCR_DWIDTH value
   to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\modified_plb_ddr
   _controller_v1_00_c\data\modified_plb_ddr_controller_v2_1_0.mpd line 53 -
   plb_ddr_controller_i (modified_plb_ddr_controller) tool is overriding
   PARAMETER C_PLB_NUM_MASTERS value to 3
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\modified_plb_ddr
   _controller_v1_00_c\data\modified_plb_ddr_controller_v2_1_0.mpd line 54 -
   plb_ddr_controller_i (modified_plb_ddr_controller) tool is overriding
   PARAMETER C_PLB_MID_WIDTH value to 2
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\modified_plb_ddr
   _controller_v1_00_c\data\modified_plb_ddr_controller_v2_1_0.mpd line 55 -
   plb_ddr_controller_i (modified_plb_ddr_controller) tool is overriding
   PARAMETER C_PLB_AWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\modified_plb_ddr
   _controller_v1_00_c\data\modified_plb_ddr_controller_v2_1_0.mpd line 56 -
   plb_ddr_controller_i (modified_plb_ddr_controller) tool is overriding
   PARAMETER C_PLB_DWIDTH value to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\data\plb_bram
   _if_cntlr_v2_1_0.mpd line 42 - plb_bram_if_cntlr_i (plb_bram_if_cntlr) tool
   is overriding PARAMETER c_num_masters value to 3
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\data\plb_bram
   _if_cntlr_v2_1_0.mpd line 46 - plb_bram_if_cntlr_i (plb_bram_if_cntlr) tool
   is overriding PARAMETER c_plb_dwidth value to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\data\plb_bram
   _if_cntlr_v2_1_0.mpd line 47 - plb_bram_if_cntlr_i (plb_bram_if_cntlr) tool
   is overriding PARAMETER c_plb_awidth value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\data\plb_bram
   _if_cntlr_v2_1_0.mpd line 49 - plb_bram_if_cntlr_i (plb_bram_if_cntlr) tool
   is overriding PARAMETER c_plb_mid_width value to 2
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 38 - bram (bram_block) tool is overriding PARAMETER C_PORT_DWIDTH
   value to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 39 - bram (bram_block) tool is overriding PARAMETER C_PORT_AWIDTH
   value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 40 - bram (bram_block) tool is overriding PARAMETER C_NUM_WE
   value to 8
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 48 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_PLB_AWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 49 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_PLB_DWIDTH value to 64


INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 50 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_PLB_NUM_MASTERS value to 3
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 51 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_PLB_MID_WIDTH value to 2
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 52 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 53 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 56 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_DCR_AWIDTH value to 10
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 57 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_DCR_DWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 36 - opb_bus (opb_v20) tool is overriding PARAMETER C_OPB_AWIDTH value
   to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 37 - opb_bus (opb_v20) tool is overriding PARAMETER C_OPB_DWIDTH value
   to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 38 - opb_bus (opb_v20) tool is overriding PARAMETER C_NUM_MASTERS value
   to 2
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 39 - opb_bus (opb_v20) tool is overriding PARAMETER C_NUM_SLAVES value
   to 7
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 42 - opb_intc_i (opb_intc) tool is overriding PARAMETER C_OPB_AWIDTH
   value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 43 - opb_intc_i (opb_intc) tool is overriding PARAMETER C_OPB_DWIDTH
   value to 32
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core_v2_1_0.tc
l ...
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 46 - opb_intc_i (opb_intc) tcl is overriding PARAMETER
   C_NUM_INTR_INPUTS value to 21
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core_v2_1_0.tc
l ...
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 47 - opb_intc_i (opb_intc) tcl is overriding PARAMETER C_KIND_OF_INTR
   value to 0b00000000000000000000000001000000
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core_v2_1_0.tc
l ...
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 48 - opb_intc_i (opb_intc) tcl is overriding PARAMETER C_KIND_OF_EDGE
   value to 0b00000000000000000000000001000000
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core_v2_1_0.tc
l ...
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 49 - opb_intc_i (opb_intc) tcl is overriding PARAMETER C_KIND_OF_LVL
   value to 0b00000000000000000000000000000001
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_uartlite_v1_00_b\data\opb_uartlite_
   v2_1_0.mpd line 37 - RS232_1 (opb_uartlite) tool is overriding PARAMETER
   C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_uartlite_v1_00_b\data\opb_uartlite_
   v2_1_0.mpd line 38 - RS232_1 (opb_uartlite) tool is overriding PARAMETER
   C_OPB_AWIDTH value to 32


INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\opbslave_ext_bri
   dge_v3_10_a\data\opbslave_ext_bridge_v2_1_0.mpd line 20 -
   opbslave_ext_bridge_i (opbslave_ext_bridge) tool is overriding PARAMETER
   C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\opbslave_ext_bri
   dge_v3_10_a\data\opbslave_ext_bridge_v2_1_0.mpd line 21 -
   opbslave_ext_bridge_i (opbslave_ext_bridge) tool is overriding PARAMETER
   C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\plb_psb_bridge_v
   1_00_a\data\plb_psb_bridge_v2_1_0.mpd line 87 - plb_psb_bridge_i
   (plb_psb_bridge) tool is overriding PARAMETER C_PLB_NUM_MASTERS value to 3
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\plb_psb_bridge_v
   1_00_a\data\plb_psb_bridge_v2_1_0.mpd line 88 - plb_psb_bridge_i
   (plb_psb_bridge) tool is overriding PARAMETER C_PLB_MID_WIDTH value to 2
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\plb_psb_bridge_v
   1_00_a\data\plb_psb_bridge_v2_1_0.mpd line 93 - plb_psb_bridge_i
   (plb_psb_bridge) tool is overriding PARAMETER C_PLB_AWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\plb_psb_bridge_v
   1_00_a\data\plb_psb_bridge_v2_1_0.mpd line 94 - plb_psb_bridge_i
   (plb_psb_bridge) tool is overriding PARAMETER C_PLB_DWIDTH value to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\dcr_v29_v1_00_a\data\dcr_v29_v2_1_0.mpd
   line 38 - dcr_bus (dcr_v29) tool is overriding PARAMETER C_DCR_NUM_SLAVES
   value to 2
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\dcr_v29_v1_00_a\data\dcr_v29_v2_1_0.mpd
   line 39 - dcr_bus (dcr_v29) tool is overriding PARAMETER C_DCR_AWIDTH value
   to 10
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\dcr_v29_v1_00_a\data\dcr_v29_v2_1_0.mpd
   line 40 - dcr_bus (dcr_v29) tool is overriding PARAMETER C_DCR_DWIDTH value
   to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\ms_rst_4regs_v1_
   00_a\data\ms_rst_4regs_v2_1_0.mpd line 31 - ms_rst_4regs_0 (ms_rst_4regs)
   tool is overriding PARAMETER C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\ms_rst_4regs_v1_
   00_a\data\ms_rst_4regs_v2_1_0.mpd line 32 - ms_rst_4regs_0 (ms_rst_4regs)
   tool is overriding PARAMETER C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\opb_slave1_v1_00
   _a\data\opb_slave1_v2_1_0.mpd line 31 - opb_slave1_0 (opb_slave1) tool is
   overriding PARAMETER C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\opb_slave1_v1_00
   _a\data\opb_slave1_v2_1_0.mpd line 32 - opb_slave1_0 (opb_slave1) tool is
   overriding PARAMETER C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_emc_v2_00_a\data\plb_emc_v2_1_0.mpd
   line 38 - plb_emc_0 (plb_emc) tool is overriding PARAMETER C_NUM_MASTERS
   value to 3
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_emc_v2_00_a\data\plb_emc_v2_1_0.mpd
   line 92 - plb_emc_0 (plb_emc) tool is overriding PARAMETER C_PLB_DWIDTH value
   to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_emc_v2_00_a\data\plb_emc_v2_1_0.mpd
   line 93 - plb_emc_0 (plb_emc) tool is overriding PARAMETER C_PLB_AWIDTH value
   to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_emc_v2_00_a\data\plb_emc_v2_1_0.mpd
   line 96 - plb_emc_0 (plb_emc) tool is overriding PARAMETER C_PLB_MID_WIDTH
   value to 2
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpio_v2_1_0.m
   pd line 38 - opb_gpio_0 (opb_gpio) tool is overriding PARAMETER C_OPB_AWIDTH
   value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpio_v2_1_0.m
   pd line 39 - opb_gpio_0 (opb_gpio) tool is overriding PARAMETER C_OPB_DWIDTH
   value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_timer_v1_00_b\data\opb_timer_v2_1_0
   .mpd line 41 - opb_timer_0 (opb_timer) tool is overriding PARAMETER
   C_OPB_AWIDTH value to 32


INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_timer_v1_00_b\data\opb_timer_v2_1_0
   .mpd line 42 - opb_timer_0 (opb_timer) tool is overriding PARAMETER
   C_OPB_DWIDTH value to 32

Running system level Update ...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core_v2_1_0.tc
l ...

Check platform configuration ...
INFO:MDT - IPNAME:modified_plb_ddr_controller INSTANCE:plb_ddr_controller_i -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs line 143 -
   An example UCF for this core is available and must be modified for use in the
   system. Please refer to the EDK Getting Started guide for the location of
   this file.
IPNAME:plb_v34 INSTANCE:plb_bus -
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs line 129 - 3
master(s) : 5 slave(s)
IPNAME:opb_v20 INSTANCE:opb_bus -
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs line 205 - 2
master(s) : 7 slave(s)
IPNAME:dcr_v29 INSTANCE:dcr_bus -
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs line 338 - 1
master(s) : 2 slave(s)

Check port drivers...



Performing Clock DRCs...

WARNING:MDT - No Top-level Input clock for the design. 


INFO:MDT - The following PARAMETERs of os uCOS-II are ignored as their category
   selection PARAMETER uC-Probe is set to "false" in MSS 
WARNING:MDT - C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mss
   line 20 - Ignoring PARAMETER uC-Probe  ...
WARNING:MDT - C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mss
   line 53 - PARAMETER use_dcr is deprecated !. The parameter USE_DCR for the
   intc driver has been deprecated.  Any reference to this parameter in the MSS
   file will be ignored..
   To avoid seeing this Warning again, please remove PARAMETER use_dcr.
INFO:MDT - List of peripherals addressable from processor instance ppc405_i : 
  - plb_bus
  - plb2opb_bridge_i
  - plb_ddr_controller_i
WARNING:MDT - C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs
   line 143 - No Driver Found for instance plb_ddr_controller_i. To avoid seeing
   this warning, assign the appropriate driver or driver "generic 1.00.a " to
   instance plb_ddr_controller_i

  - plb_bram_if_cntlr_i
WARNING:MDT - C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs
   line 169 - No Driver Found for instance plb_bram_if_cntlr_i. To avoid seeing
   this warning, assign the appropriate driver or driver "generic 1.00.a " to
   instance plb_bram_if_cntlr_i

  - opb_bus
  - opb_gpio_0
  - opb_intc_i
  - RS232_1
  - ms_rst_4regs_0
  - opb_slave1_0
  - opb_timer_0
  - plb_psb_bridge_i
WARNING:MDT - C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs
   line 306 - No Driver Found for instance plb_psb_bridge_i. To avoid seeing
   this warning, assign the appropriate driver or driver "generic 1.00.a " to
   instance plb_psb_bridge_i

  - plb_emc_0
INFO:MDT - List of peripherals addressable from processor instance
   ppc405_ppcjtag_chain : 

Building Directory Structure for ppc405_i



Generating platform libraries and device drivers ...

Running CopyFiles ...

Copying files for os uCOS-II_v2_86_a from
C:\edk_user_repository\Micrium\bsp\uCOS-II_v2_86_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\uCOS-II_v2
_86_a\ ...



Copying files for driver plbarb_v1_01_a from
C:\EDK\sw\XilinxProcessorIPLib\drivers\plbarb_v1_01_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\plbarb_v1_
01_a\ ...



Copying files for driver plb2opb_v1_00_a from
C:\EDK\sw\XilinxProcessorIPLib\drivers\plb2opb_v1_00_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\plb2opb_v1
_00_a\ ...



Copying files for driver opbarb_v1_02_a from
C:\EDK\sw\XilinxProcessorIPLib\drivers\opbarb_v1_02_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\opbarb_v1_
02_a\ ...



Copying files for driver gpio_v2_01_a from
C:\EDK\sw\XilinxProcessorIPLib\drivers\gpio_v2_01_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\gpio_v2_01
_a\ ...



Copying files for driver intc_v1_00_c from
C:\EDK\sw\XilinxProcessorIPLib\drivers\intc_v1_00_c\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\intc_v1_00
_c\ ...



Copying files for driver uartlite_v1_01_a from
C:\EDK\sw\XilinxProcessorIPLib\drivers\uartlite_v1_01_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\uartlite_v
1_01_a\ ...



Copying files for driver ms_rst_4regs_v1_00_a from
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\drivers\ms_rst_4regs_v1_00
_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\ms_rst_4re
gs_v1_00_a\ ...



Copying files for driver opb_slave1_v1_00_a from
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\drivers\opb_slave1_v1_00_a
\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\opb_slave1
_v1_00_a\ ...



Copying files for driver tmrctr_v1_00_b from
C:\EDK\sw\XilinxProcessorIPLib\drivers\tmrctr_v1_00_b\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\tmrctr_v1_
00_b\ ...



Copying files for driver cpu_ppc405_v1_00_a from
C:\EDK\sw\XilinxProcessorIPLib\drivers\cpu_ppc405_v1_00_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\cpu_ppc405
_v1_00_a\ ...



Running DRCs for OSes, Drivers and Libraries ... 
uC/OS-II DRC ...

Running generate for OS'es, Drivers and Libraries ... 



Running post_generate for OS'es, Drivers and Libraries ... 

Running make for Drivers and Libraries ... 

Configuring make for target include using:

make -s include "COMPILER=powerpc-eabi-gcc" "ARCHIVER=powerpc-eabi-ar"
"COMPILER_FLAGS= -O2 -c" "EXTRA_COMPILER_FLAGS=-g" 



Configuring make for target libs using:

make -s libs "COMPILER=powerpc-eabi-gcc" "ARCHIVER=powerpc-eabi-ar"
"COMPILER_FLAGS= -O2 -c" "EXTRA_COMPILER_FLAGS=-g" 
Compiling common


powerpc-eabi-ar: creating ../../../lib/libxil.a


Compiling ipif


Compiling bsp


Compiling plb_arbiter


Compiling plb_to_opb


Compiling opbarb


Compiling gpio


Compiling intc


Compiling uartlite


Compiling ms_rst_4regs


Compiling opb_slave1


Compiling tmrctr


Compiling cpu_ppc405



Libraries generated in
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\lib\ directory

Running execs_generate for OS'es, Drivers and Libraries ... 

Building Directory Structure for ppc405_ppcjtag_chain



Generating platform libraries and device drivers ...

Running CopyFiles ...

Copying files for os standalone_v1_00_a from
C:\EDK\sw\lib\bsp\standalone_v1_00_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_ppcjtag_chain\libsr
c\standalone_v1_00_a\ ...



Copying files for driver cpu_ppc405_v1_00_a from
C:\EDK\sw\XilinxProcessorIPLib\drivers\cpu_ppc405_v1_00_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_ppcjtag_chain\libsr
c\cpu_ppc405_v1_00_a\ ...



Running DRCs for OSes, Drivers and Libraries ... 

Running generate for OS'es, Drivers and Libraries ... 

Running post_generate for OS'es, Drivers and Libraries ... 

Running make for Drivers and Libraries ... 

Configuring make for target include using:

make -s include "COMPILER=powerpc-eabi-gcc" "ARCHIVER=powerpc-eabi-ar"
"COMPILER_FLAGS= -O2 -c" "EXTRA_COMPILER_FLAGS=-g" 



Configuring make for target libs using:

make -s libs "COMPILER=powerpc-eabi-gcc" "ARCHIVER=powerpc-eabi-ar"
"COMPILER_FLAGS= -O2 -c" "EXTRA_COMPILER_FLAGS=-g" 


Compiling common


powerpc-eabi-ar: creating ../../../lib/libxil.a


Compiling bsp


Compiling cpu_ppc405



Libraries generated in
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_ppcjtag_chain\lib\
directory

Running execs_generate for OS'es, Drivers and Libraries ... 

LibGen Done. 




Done!

At Local date and time: Tue May 12 14:03:33 2009
 xbash -q -c "cd /cygdrive/c/Baseline_9_Working_Folder/k-rtos-base-profile-task/; /usr/bin/make -f system.make program; exit;" started...

powerpc-eabi-gcc -O2 C:/Micrium/SOFTWARE/EvalBoards/Amirix/AP1000/GNU/EX1_OS/app.c  -o EX1_OS/executable.elf \
      -g    -I./ppc405_i/include/  -L./ppc405_i/lib/  \
  


/usr/bin/bash: igncr: unknown option name


powerpc-eabi-size EX1_OS/executable.elf 
   text	   data	    bss	    dec	    hex	filename
  29710	    508	  11992	  42210	   a4e2	EX1_OS/executable.elf





Done!

At Local date and time: Tue May 12 14:03:38 2009
 xbash -q -c "cd /cygdrive/c/Baseline_9_Working_Folder/k-rtos-base-profile-task/; /usr/bin/make -f system.make init_bram; exit;" started...

*********************************************
Initializing BRAM contents of the bitstream
*********************************************
bitinit system.mhs  -pe ppc405_i EX1_OS/executable.elf  \
-bt implementation/system.bit -o implementation/download.bit


/usr/bin/bash: igncr: unknown option name



bitinit version Xilinx EDK 9.1.02 Build EDK_J_SP2.4
Copyright (c) Xilinx Inc. 2002.

Parsing MHS File system.mhs...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/ppc405_v2_00_c/data/ppc405_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_v34_v1_02_a/data/plb_v34_v2_1_0.tcl
...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_bram_if_cntlr_v1_00_b/data/plb_bram_if
_cntlr_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb2opb_bridge_v1_01_a/data/plb2opb_bridge
_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/opb_intc_v1_00_c/data/opb_intc_v2_1_0.tcl
...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/jtagppc_cntlr_v2_00_a/data/jtagppc_cntlr_v
2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_emc_v2_00_a/data/plb_emc_v2_1_0.tcl
...

Overriding IP level properties ...
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\modified_plb_ddr
   _controller_v1_00_c\data\modified_plb_ddr_controller_v2_1_0.mpd line 50 -
   plb_ddr_controller_i (modified_plb_ddr_controller) tool is overriding
   PARAMETER C_FAMILY value to 
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 41 - bram (bram_block) tool is overriding PARAMETER C_FAMILY
   value to 
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 38 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_FAMILY value to 
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 38 - opb_intc_i (opb_intc) tool is overriding PARAMETER C_FAMILY
   value to 
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\plb_psb_bridge_v
   1_00_a\data\plb_psb_bridge_v2_1_0.mpd line 97 - plb_psb_bridge_i
   (plb_psb_bridge) tool is overriding PARAMETER C_FAMILY value to 
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\ppc405_v2_00_c\data\ppc405_v2_1_0.mpd
   line 45 - ppc405_ppcjtag_chain (ppc405) tcl is overriding PARAMETER
   C_ISOCM_DCR_HIGHADDR value to 0b0000010011
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\ppc405_v2_00_c\data\ppc405_v2_1_0.mpd
   line 47 - ppc405_ppcjtag_chain (ppc405) tcl is overriding PARAMETER
   C_DSOCM_DCR_HIGHADDR value to 0b0000100011
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\jtagppc_cntlr_v2_00_a\data\jtagppc_cntl
   r_v2_1_0.mpd line 35 - jtagppc_0 (jtagppc_cntlr) tool is overriding PARAMETER
   C_DEVICE value to 
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\ms_rst_4regs_v1_
   00_a\data\ms_rst_4regs_v2_1_0.mpd line 34 - ms_rst_4regs_0 (ms_rst_4regs)
   tool is overriding PARAMETER C_FAMILY value to 
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\opb_slave1_v1_00
   _a\data\opb_slave1_v2_1_0.mpd line 34 - opb_slave1_0 (opb_slave1) tool is
   overriding PARAMETER C_FAMILY value to 
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpio_v2_1_0.m
   pd line 40 - opb_gpio_0 (opb_gpio) tool is overriding PARAMETER C_FAMILY
   value to 
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_timer_v1_00_b\data\opb_timer_v2_1_0
   .mpd line 34 - opb_timer_0 (opb_timer) tool is overriding PARAMETER C_FAMILY
   value to 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/bram_if_cntlr_v1_00_b/data/bram_if_cntlr_v
2_1_0.tcl ...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/emc_common_v2_00_a/data/emc_common_v2_1_0.
tcl ...
Address Map for Processor ppc405_i
  (0b0000000000-0b0011111111) plb_bus	dcr_bus
  (0b0100000000-0b0111111111) plb2opb_bridge_i	dcr_bus
  (0b1000010000-0b1000010011) ppc405_i	
  (0b1000100000-0b1000100011) ppc405_i	
  (0000000000-0x1fffffff) plb_ddr_controller_i	plb_bus
  (0x29000000-0x29ffffff) opb_gpio_0	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4c000000-0x4c00ffff) RS232_1	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4d000000-0x4dffffff) opb_intc_i	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4f000000-0x4f00ffff) ms_rst_4regs_0	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4ff00000-0x4ff03fff) opb_slave1_0	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4fff0000-0x4fffffff) opb_timer_0	plb_bus->plb2opb_bridge_i->opb_bus
  (0x50000000-0x50ffffff) plb_emc_0	plb_bus
  (0xffff0000-0xffffffff) plb_bram_if_cntlr_i	plb_bus
Address Map for Processor ppc405_ppcjtag_chain
  (0b0000010000-0b0000010011) ppc405_ppcjtag_chain	
  (0b0000100000-0b0000100011) ppc405_ppcjtag_chain	

Initializing Memory...
Checking ELFs associated with PPC405 instance ppc405_i for overlap...


Analyzing file EX1_OS/executable.elf...
Running Data2Mem with the following command:
data2mem -bm "implementation/system_bd" -bt "implementation/system.bit"  -bd
"EX1_OS/executable.elf" tag ppc405_i  -o b implementation/download.bit 


Memory Initialization completed successfully.





Done!

At Local date and time: Tue May 12 14:05:14 2009
 xbash -q -c "cd /cygdrive/c/Baseline_9_Working_Folder/k-rtos-base-profile-task/; /usr/bin/make -f system.make swclean; exit;" started...

/usr/bin/bash: igncr: unknown option name


rm -rf ppc405_i/lib/
rm -rf ppc405_ppcjtag_chain/lib/
rm -f libgen.log
rm -f EX1_OS/executable.elf 





Done!

At Local date and time: Tue May 12 14:05:19 2009
 xbash -q -c "cd /cygdrive/c/Baseline_9_Working_Folder/k-rtos-base-profile-task/; /usr/bin/make -f system.make libs; exit;" started...

/usr/bin/bash: igncr: unknown option name


*********************************************
Creating software libraries...
*********************************************
libgen -mhs system.mhs -p xc2vp100ff1704-6  system.mss


libgen
Xilinx EDK 9.1.02 Build EDK_J_SP2.4
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.

Command Line: libgen -mhs system.mhs -p xc2vp100ff1704-6 system.mss 



Output Directory (-od)		: C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\
Part (-p)			: virtex2p

Software Specification file	: system.mss


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/ppc405_v2_00_c/data/ppc405_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_v34_v1_02_a/data/plb_v34_v2_1_0.tcl
...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_bram_if_cntlr_v1_00_b/data/plb_bram_if
_cntlr_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb2opb_bridge_v1_01_a/data/plb2opb_bridge
_v2_1_0.tcl ...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/opb_intc_v1_00_c/data/opb_intc_v2_1_0.tcl
...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/jtagppc_cntlr_v2_00_a/data/jtagppc_cntlr_v
2_1_0.tcl ...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_emc_v2_00_a/data/plb_emc_v2_1_0.tcl
...

Overriding IP level properties ...
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\modified_plb_ddr
   _controller_v1_00_c\data\modified_plb_ddr_controller_v2_1_0.mpd line 50 -
   plb_ddr_controller_i (modified_plb_ddr_controller) tool is overriding
   PARAMETER C_FAMILY value to virtex2p
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 41 - bram (bram_block) tool is overriding PARAMETER C_FAMILY
   value to virtex2p
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 38 - opb_intc_i (opb_intc) tool is overriding PARAMETER C_FAMILY
   value to virtex2p
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\ppc405_v2_00_c\data\ppc405_v2_1_0.mpd
   line 45 - ppc405_ppcjtag_chain (ppc405) tcl is overriding PARAMETER
   C_ISOCM_DCR_HIGHADDR value to 0b0000010011
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\ppc405_v2_00_c\data\ppc405_v2_1_0.mpd
   line 47 - ppc405_ppcjtag_chain (ppc405) tcl is overriding PARAMETER
   C_DSOCM_DCR_HIGHADDR value to 0b0000100011


INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\jtagppc_cntlr_v2_00_a\data\jtagppc_cntl
   r_v2_1_0.mpd line 35 - jtagppc_0 (jtagppc_cntlr) tool is overriding PARAMETER
   C_DEVICE value to 2vp100
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpio_v2_1_0.m
   pd line 40 - opb_gpio_0 (opb_gpio) tool is overriding PARAMETER C_FAMILY
   value to virtex2p
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_timer_v1_00_b\data\opb_timer_v2_1_0
   .mpd line 34 - opb_timer_0 (opb_timer) tool is overriding PARAMETER C_FAMILY
   value to virtex2p

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/bram_if_cntlr_v1_00_b/data/bram_if_cntlr_v
2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/emc_common_v2_00_a/data/emc_common_v2_1_0.
tcl ...


Address Map for Processor ppc405_i
  (0b0000000000-0b0011111111) plb_bus	dcr_bus
  (0b0100000000-0b0111111111) plb2opb_bridge_i	dcr_bus
  (0b1000010000-0b1000010011) ppc405_i	
  (0b1000100000-0b1000100011) ppc405_i	
  (0000000000-0x1fffffff) plb_ddr_controller_i	plb_bus
  (0x29000000-0x29ffffff) opb_gpio_0	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4c000000-0x4c00ffff) RS232_1	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4d000000-0x4dffffff) opb_intc_i	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4f000000-0x4f00ffff) ms_rst_4regs_0	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4ff00000-0x4ff03fff) opb_slave1_0	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4fff0000-0x4fffffff) opb_timer_0	plb_bus->plb2opb_bridge_i->opb_bus
  (0x50000000-0x50ffffff) plb_emc_0	plb_bus
  (0xffff0000-0xffffffff) plb_bram_if_cntlr_i	plb_bus
Address Map for Processor ppc405_ppcjtag_chain
  (0b0000010000-0b0000010011) ppc405_ppcjtag_chain	
  (0b0000100000-0b0000100011) ppc405_ppcjtag_chain	

Check platform address map ...

Overriding system level properties ...
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 41 - plb_bus (plb_v34) tool is overriding PARAMETER C_PLB_NUM_MASTERS
   value to 3
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 43 - plb_bus (plb_v34) tool is overriding PARAMETER C_PLB_MID_WIDTH
   value to 2
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 44 - plb_bus (plb_v34) tool is overriding PARAMETER C_PLB_AWIDTH value
   to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 45 - plb_bus (plb_v34) tool is overriding PARAMETER C_PLB_DWIDTH value
   to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 49 - plb_bus (plb_v34) tool is overriding PARAMETER C_DCR_AWIDTH value
   to 10
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 50 - plb_bus (plb_v34) tool is overriding PARAMETER C_DCR_DWIDTH value
   to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\modified_plb_ddr
   _controller_v1_00_c\data\modified_plb_ddr_controller_v2_1_0.mpd line 53 -
   plb_ddr_controller_i (modified_plb_ddr_controller) tool is overriding
   PARAMETER C_PLB_NUM_MASTERS value to 3
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\modified_plb_ddr
   _controller_v1_00_c\data\modified_plb_ddr_controller_v2_1_0.mpd line 54 -
   plb_ddr_controller_i (modified_plb_ddr_controller) tool is overriding
   PARAMETER C_PLB_MID_WIDTH value to 2
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\modified_plb_ddr
   _controller_v1_00_c\data\modified_plb_ddr_controller_v2_1_0.mpd line 55 -
   plb_ddr_controller_i (modified_plb_ddr_controller) tool is overriding
   PARAMETER C_PLB_AWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\modified_plb_ddr
   _controller_v1_00_c\data\modified_plb_ddr_controller_v2_1_0.mpd line 56 -
   plb_ddr_controller_i (modified_plb_ddr_controller) tool is overriding
   PARAMETER C_PLB_DWIDTH value to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\data\plb_bram
   _if_cntlr_v2_1_0.mpd line 42 - plb_bram_if_cntlr_i (plb_bram_if_cntlr) tool
   is overriding PARAMETER c_num_masters value to 3
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\data\plb_bram
   _if_cntlr_v2_1_0.mpd line 46 - plb_bram_if_cntlr_i (plb_bram_if_cntlr) tool
   is overriding PARAMETER c_plb_dwidth value to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\data\plb_bram
   _if_cntlr_v2_1_0.mpd line 47 - plb_bram_if_cntlr_i (plb_bram_if_cntlr) tool
   is overriding PARAMETER c_plb_awidth value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\data\plb_bram
   _if_cntlr_v2_1_0.mpd line 49 - plb_bram_if_cntlr_i (plb_bram_if_cntlr) tool
   is overriding PARAMETER c_plb_mid_width value to 2


INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 38 - bram (bram_block) tool is overriding PARAMETER C_PORT_DWIDTH
   value to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 39 - bram (bram_block) tool is overriding PARAMETER C_PORT_AWIDTH
   value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 40 - bram (bram_block) tool is overriding PARAMETER C_NUM_WE
   value to 8
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 48 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_PLB_AWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 49 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_PLB_DWIDTH value to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 50 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_PLB_NUM_MASTERS value to 3
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 51 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_PLB_MID_WIDTH value to 2
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 52 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 53 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 56 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_DCR_AWIDTH value to 10
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 57 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_DCR_DWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 36 - opb_bus (opb_v20) tool is overriding PARAMETER C_OPB_AWIDTH value
   to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 37 - opb_bus (opb_v20) tool is overriding PARAMETER C_OPB_DWIDTH value
   to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 38 - opb_bus (opb_v20) tool is overriding PARAMETER C_NUM_MASTERS value
   to 2
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 39 - opb_bus (opb_v20) tool is overriding PARAMETER C_NUM_SLAVES value
   to 7
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 42 - opb_intc_i (opb_intc) tool is overriding PARAMETER C_OPB_AWIDTH
   value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 43 - opb_intc_i (opb_intc) tool is overriding PARAMETER C_OPB_DWIDTH
   value to 32
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core_v2_1_0.tc
l ...
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 46 - opb_intc_i (opb_intc) tcl is overriding PARAMETER
   C_NUM_INTR_INPUTS value to 21
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core_v2_1_0.tc
l ...
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 47 - opb_intc_i (opb_intc) tcl is overriding PARAMETER C_KIND_OF_INTR
   value to 0b00000000000000000000000001000000
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core_v2_1_0.tc
l ...


INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 48 - opb_intc_i (opb_intc) tcl is overriding PARAMETER C_KIND_OF_EDGE
   value to 0b00000000000000000000000001000000
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core_v2_1_0.tc
l ...
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 49 - opb_intc_i (opb_intc) tcl is overriding PARAMETER C_KIND_OF_LVL
   value to 0b00000000000000000000000000000001
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_uartlite_v1_00_b\data\opb_uartlite_
   v2_1_0.mpd line 37 - RS232_1 (opb_uartlite) tool is overriding PARAMETER
   C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_uartlite_v1_00_b\data\opb_uartlite_
   v2_1_0.mpd line 38 - RS232_1 (opb_uartlite) tool is overriding PARAMETER
   C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\opbslave_ext_bri
   dge_v3_10_a\data\opbslave_ext_bridge_v2_1_0.mpd line 20 -
   opbslave_ext_bridge_i (opbslave_ext_bridge) tool is overriding PARAMETER
   C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\opbslave_ext_bri
   dge_v3_10_a\data\opbslave_ext_bridge_v2_1_0.mpd line 21 -
   opbslave_ext_bridge_i (opbslave_ext_bridge) tool is overriding PARAMETER
   C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\plb_psb_bridge_v
   1_00_a\data\plb_psb_bridge_v2_1_0.mpd line 87 - plb_psb_bridge_i
   (plb_psb_bridge) tool is overriding PARAMETER C_PLB_NUM_MASTERS value to 3
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\plb_psb_bridge_v
   1_00_a\data\plb_psb_bridge_v2_1_0.mpd line 88 - plb_psb_bridge_i
   (plb_psb_bridge) tool is overriding PARAMETER C_PLB_MID_WIDTH value to 2
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\plb_psb_bridge_v
   1_00_a\data\plb_psb_bridge_v2_1_0.mpd line 93 - plb_psb_bridge_i
   (plb_psb_bridge) tool is overriding PARAMETER C_PLB_AWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\plb_psb_bridge_v
   1_00_a\data\plb_psb_bridge_v2_1_0.mpd line 94 - plb_psb_bridge_i
   (plb_psb_bridge) tool is overriding PARAMETER C_PLB_DWIDTH value to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\dcr_v29_v1_00_a\data\dcr_v29_v2_1_0.mpd
   line 38 - dcr_bus (dcr_v29) tool is overriding PARAMETER C_DCR_NUM_SLAVES
   value to 2
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\dcr_v29_v1_00_a\data\dcr_v29_v2_1_0.mpd
   line 39 - dcr_bus (dcr_v29) tool is overriding PARAMETER C_DCR_AWIDTH value
   to 10
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\dcr_v29_v1_00_a\data\dcr_v29_v2_1_0.mpd
   line 40 - dcr_bus (dcr_v29) tool is overriding PARAMETER C_DCR_DWIDTH value
   to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\ms_rst_4regs_v1_
   00_a\data\ms_rst_4regs_v2_1_0.mpd line 31 - ms_rst_4regs_0 (ms_rst_4regs)
   tool is overriding PARAMETER C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\ms_rst_4regs_v1_
   00_a\data\ms_rst_4regs_v2_1_0.mpd line 32 - ms_rst_4regs_0 (ms_rst_4regs)
   tool is overriding PARAMETER C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\opb_slave1_v1_00
   _a\data\opb_slave1_v2_1_0.mpd line 31 - opb_slave1_0 (opb_slave1) tool is
   overriding PARAMETER C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\opb_slave1_v1_00
   _a\data\opb_slave1_v2_1_0.mpd line 32 - opb_slave1_0 (opb_slave1) tool is
   overriding PARAMETER C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_emc_v2_00_a\data\plb_emc_v2_1_0.mpd
   line 38 - plb_emc_0 (plb_emc) tool is overriding PARAMETER C_NUM_MASTERS
   value to 3
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_emc_v2_00_a\data\plb_emc_v2_1_0.mpd
   line 92 - plb_emc_0 (plb_emc) tool is overriding PARAMETER C_PLB_DWIDTH value
   to 64


INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_emc_v2_00_a\data\plb_emc_v2_1_0.mpd
   line 93 - plb_emc_0 (plb_emc) tool is overriding PARAMETER C_PLB_AWIDTH value
   to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_emc_v2_00_a\data\plb_emc_v2_1_0.mpd
   line 96 - plb_emc_0 (plb_emc) tool is overriding PARAMETER C_PLB_MID_WIDTH
   value to 2
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpio_v2_1_0.m
   pd line 38 - opb_gpio_0 (opb_gpio) tool is overriding PARAMETER C_OPB_AWIDTH
   value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpio_v2_1_0.m
   pd line 39 - opb_gpio_0 (opb_gpio) tool is overriding PARAMETER C_OPB_DWIDTH
   value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_timer_v1_00_b\data\opb_timer_v2_1_0
   .mpd line 41 - opb_timer_0 (opb_timer) tool is overriding PARAMETER
   C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_timer_v1_00_b\data\opb_timer_v2_1_0
   .mpd line 42 - opb_timer_0 (opb_timer) tool is overriding PARAMETER
   C_OPB_DWIDTH value to 32

Running system level Update ...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core_v2_1_0.tc
l ...

Check platform configuration ...
INFO:MDT - IPNAME:modified_plb_ddr_controller INSTANCE:plb_ddr_controller_i -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs line 143 -
   An example UCF for this core is available and must be modified for use in the
   system. Please refer to the EDK Getting Started guide for the location of
   this file.
IPNAME:plb_v34 INSTANCE:plb_bus -
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs line 129 - 3
master(s) : 5 slave(s)
IPNAME:opb_v20 INSTANCE:opb_bus -
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs line 205 - 2
master(s) : 7 slave(s)
IPNAME:dcr_v29 INSTANCE:dcr_bus -
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs line 338 - 1
master(s) : 2 slave(s)

Check port drivers...



Performing Clock DRCs...

WARNING:MDT - No Top-level Input clock for the design. 


INFO:MDT - The following PARAMETERs of os uCOS-II are ignored as their category
   selection PARAMETER uC-Probe is set to "false" in MSS 
WARNING:MDT - C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mss
   line 20 - Ignoring PARAMETER uC-Probe  ...
WARNING:MDT - C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mss
   line 53 - PARAMETER use_dcr is deprecated !. The parameter USE_DCR for the
   intc driver has been deprecated.  Any reference to this parameter in the MSS
   file will be ignored..
   To avoid seeing this Warning again, please remove PARAMETER use_dcr.
INFO:MDT - List of peripherals addressable from processor instance ppc405_i : 
  - plb_bus
  - plb2opb_bridge_i
  - plb_ddr_controller_i
WARNING:MDT - C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs
   line 143 - No Driver Found for instance plb_ddr_controller_i. To avoid seeing
   this warning, assign the appropriate driver or driver "generic 1.00.a " to
   instance plb_ddr_controller_i

  - plb_bram_if_cntlr_i
WARNING:MDT - C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs
   line 169 - No Driver Found for instance plb_bram_if_cntlr_i. To avoid seeing
   this warning, assign the appropriate driver or driver "generic 1.00.a " to
   instance plb_bram_if_cntlr_i

  - opb_bus
  - opb_gpio_0
  - opb_intc_i
  - RS232_1
  - ms_rst_4regs_0
  - opb_slave1_0
  - opb_timer_0
  - plb_psb_bridge_i
WARNING:MDT - C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs
   line 306 - No Driver Found for instance plb_psb_bridge_i. To avoid seeing
   this warning, assign the appropriate driver or driver "generic 1.00.a " to
   instance plb_psb_bridge_i

  - plb_emc_0
INFO:MDT - List of peripherals addressable from processor instance
   ppc405_ppcjtag_chain : 

Building Directory Structure for ppc405_i



Generating platform libraries and device drivers ...

Running CopyFiles ...



Copying files for os uCOS-II_v2_86_a from
C:\edk_user_repository\Micrium\bsp\uCOS-II_v2_86_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\uCOS-II_v2
_86_a\ ...



Copying files for driver plbarb_v1_01_a from
C:\EDK\sw\XilinxProcessorIPLib\drivers\plbarb_v1_01_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\plbarb_v1_
01_a\ ...



Copying files for driver plb2opb_v1_00_a from
C:\EDK\sw\XilinxProcessorIPLib\drivers\plb2opb_v1_00_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\plb2opb_v1
_00_a\ ...



Copying files for driver opbarb_v1_02_a from
C:\EDK\sw\XilinxProcessorIPLib\drivers\opbarb_v1_02_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\opbarb_v1_
02_a\ ...



Copying files for driver gpio_v2_01_a from
C:\EDK\sw\XilinxProcessorIPLib\drivers\gpio_v2_01_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\gpio_v2_01
_a\ ...



Copying files for driver intc_v1_00_c from
C:\EDK\sw\XilinxProcessorIPLib\drivers\intc_v1_00_c\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\intc_v1_00
_c\ ...



Copying files for driver uartlite_v1_01_a from
C:\EDK\sw\XilinxProcessorIPLib\drivers\uartlite_v1_01_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\uartlite_v
1_01_a\ ...



Copying files for driver ms_rst_4regs_v1_00_a from
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\drivers\ms_rst_4regs_v1_00
_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\ms_rst_4re
gs_v1_00_a\ ...



Copying files for driver opb_slave1_v1_00_a from
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\drivers\opb_slave1_v1_00_a
\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\opb_slave1
_v1_00_a\ ...



Copying files for driver tmrctr_v1_00_b from
C:\EDK\sw\XilinxProcessorIPLib\drivers\tmrctr_v1_00_b\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\tmrctr_v1_
00_b\ ...



Copying files for driver cpu_ppc405_v1_00_a from
C:\EDK\sw\XilinxProcessorIPLib\drivers\cpu_ppc405_v1_00_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\cpu_ppc405
_v1_00_a\ ...



Running DRCs for OSes, Drivers and Libraries ... 
uC/OS-II DRC ...

Running generate for OS'es, Drivers and Libraries ... 



Running post_generate for OS'es, Drivers and Libraries ... 

Running make for Drivers and Libraries ... 

Configuring make for target include using:

make -s include "COMPILER=powerpc-eabi-gcc" "ARCHIVER=powerpc-eabi-ar"
"COMPILER_FLAGS= -O2 -c" "EXTRA_COMPILER_FLAGS=-g" 



Configuring make for target libs using:

make -s libs "COMPILER=powerpc-eabi-gcc" "ARCHIVER=powerpc-eabi-ar"
"COMPILER_FLAGS= -O2 -c" "EXTRA_COMPILER_FLAGS=-g" 
Compiling common


Compiling ipif


powerpc-eabi-ar: creating ../../../lib/libxil.a


Compiling bsp


Compiling plb_arbiter


Compiling plb_to_opb


Compiling opbarb


Compiling gpio


Compiling intc


Compiling uartlite


Compiling ms_rst_4regs


Compiling opb_slave1


Compiling tmrctr


Compiling cpu_ppc405



Libraries generated in
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\lib\ directory

Running execs_generate for OS'es, Drivers and Libraries ... 

Building Directory Structure for ppc405_ppcjtag_chain



Generating platform libraries and device drivers ...

Running CopyFiles ...

Copying files for os standalone_v1_00_a from
C:\EDK\sw\lib\bsp\standalone_v1_00_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_ppcjtag_chain\libsr
c\standalone_v1_00_a\ ...



Copying files for driver cpu_ppc405_v1_00_a from
C:\EDK\sw\XilinxProcessorIPLib\drivers\cpu_ppc405_v1_00_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_ppcjtag_chain\libsr
c\cpu_ppc405_v1_00_a\ ...



Running DRCs for OSes, Drivers and Libraries ... 

Running generate for OS'es, Drivers and Libraries ... 



Running post_generate for OS'es, Drivers and Libraries ... 

Running make for Drivers and Libraries ... 

Configuring make for target include using:

make -s include "COMPILER=powerpc-eabi-gcc" "ARCHIVER=powerpc-eabi-ar"
"COMPILER_FLAGS= -O2 -c" "EXTRA_COMPILER_FLAGS=-g" 



Configuring make for target libs using:

make -s libs "COMPILER=powerpc-eabi-gcc" "ARCHIVER=powerpc-eabi-ar"
"COMPILER_FLAGS= -O2 -c" "EXTRA_COMPILER_FLAGS=-g" 
Compiling common


Compiling bsp


powerpc-eabi-ar: creating ../../../lib/libxil.a


Compiling cpu_ppc405



Libraries generated in
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_ppcjtag_chain\lib\
directory

Running execs_generate for OS'es, Drivers and Libraries ... 

LibGen Done. 




Done!

At Local date and time: Tue May 12 14:05:46 2009
 xbash -q -c "cd /cygdrive/c/Baseline_9_Working_Folder/k-rtos-base-profile-task/; /usr/bin/make -f system.make program; exit;" started...

powerpc-eabi-gcc -O2 C:/Micrium/SOFTWARE/EvalBoards/Amirix/AP1000/GNU/EX1_OS/app.c  -o EX1_OS/executable.elf \
      -g    -I./ppc405_i/include/  -L./ppc405_i/lib/  \
  


/usr/bin/bash: igncr: unknown option name


powerpc-eabi-size EX1_OS/executable.elf 
   text	   data	    bss	    dec	    hex	filename
  29438	    508	  11992	  41938	   a3d2	EX1_OS/executable.elf





Done!

At Local date and time: Tue May 12 14:05:51 2009
 xbash -q -c "cd /cygdrive/c/Baseline_9_Working_Folder/k-rtos-base-profile-task/; /usr/bin/make -f system.make init_bram; exit;" started...

/usr/bin/bash: igncr: unknown option name


*********************************************
Initializing BRAM contents of the bitstream
*********************************************
bitinit system.mhs  -pe ppc405_i EX1_OS/executable.elf  \
-bt implementation/system.bit -o implementation/download.bit



bitinit version Xilinx EDK 9.1.02 Build EDK_J_SP2.4
Copyright (c) Xilinx Inc. 2002.

Parsing MHS File system.mhs...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/ppc405_v2_00_c/data/ppc405_v2_1_0.tcl ...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_v34_v1_02_a/data/plb_v34_v2_1_0.tcl
...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_bram_if_cntlr_v1_00_b/data/plb_bram_if
_cntlr_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb2opb_bridge_v1_01_a/data/plb2opb_bridge
_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/opb_intc_v1_00_c/data/opb_intc_v2_1_0.tcl
...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/jtagppc_cntlr_v2_00_a/data/jtagppc_cntlr_v
2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_emc_v2_00_a/data/plb_emc_v2_1_0.tcl
...

Overriding IP level properties ...
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\modified_plb_ddr
   _controller_v1_00_c\data\modified_plb_ddr_controller_v2_1_0.mpd line 50 -
   plb_ddr_controller_i (modified_plb_ddr_controller) tool is overriding
   PARAMETER C_FAMILY value to 
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 41 - bram (bram_block) tool is overriding PARAMETER C_FAMILY
   value to 
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 38 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_FAMILY value to 
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 38 - opb_intc_i (opb_intc) tool is overriding PARAMETER C_FAMILY
   value to 
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\plb_psb_bridge_v
   1_00_a\data\plb_psb_bridge_v2_1_0.mpd line 97 - plb_psb_bridge_i
   (plb_psb_bridge) tool is overriding PARAMETER C_FAMILY value to 
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\ppc405_v2_00_c\data\ppc405_v2_1_0.mpd
   line 45 - ppc405_ppcjtag_chain (ppc405) tcl is overriding PARAMETER
   C_ISOCM_DCR_HIGHADDR value to 0b0000010011
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\ppc405_v2_00_c\data\ppc405_v2_1_0.mpd
   line 47 - ppc405_ppcjtag_chain (ppc405) tcl is overriding PARAMETER
   C_DSOCM_DCR_HIGHADDR value to 0b0000100011
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\jtagppc_cntlr_v2_00_a\data\jtagppc_cntl
   r_v2_1_0.mpd line 35 - jtagppc_0 (jtagppc_cntlr) tool is overriding PARAMETER
   C_DEVICE value to 
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\ms_rst_4regs_v1_
   00_a\data\ms_rst_4regs_v2_1_0.mpd line 34 - ms_rst_4regs_0 (ms_rst_4regs)
   tool is overriding PARAMETER C_FAMILY value to 
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\opb_slave1_v1_00
   _a\data\opb_slave1_v2_1_0.mpd line 34 - opb_slave1_0 (opb_slave1) tool is
   overriding PARAMETER C_FAMILY value to 
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpio_v2_1_0.m
   pd line 40 - opb_gpio_0 (opb_gpio) tool is overriding PARAMETER C_FAMILY
   value to 
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_timer_v1_00_b\data\opb_timer_v2_1_0
   .mpd line 34 - opb_timer_0 (opb_timer) tool is overriding PARAMETER C_FAMILY
   value to 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/bram_if_cntlr_v1_00_b/data/bram_if_cntlr_v
2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/emc_common_v2_00_a/data/emc_common_v2_1_0.
tcl ...


Address Map for Processor ppc405_i
  (0b0000000000-0b0011111111) plb_bus	dcr_bus
  (0b0100000000-0b0111111111) plb2opb_bridge_i	dcr_bus
  (0b1000010000-0b1000010011) ppc405_i	
  (0b1000100000-0b1000100011) ppc405_i	
  (0000000000-0x1fffffff) plb_ddr_controller_i	plb_bus
  (0x29000000-0x29ffffff) opb_gpio_0	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4c000000-0x4c00ffff) RS232_1	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4d000000-0x4dffffff) opb_intc_i	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4f000000-0x4f00ffff) ms_rst_4regs_0	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4ff00000-0x4ff03fff) opb_slave1_0	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4fff0000-0x4fffffff) opb_timer_0	plb_bus->plb2opb_bridge_i->opb_bus
  (0x50000000-0x50ffffff) plb_emc_0	plb_bus
  (0xffff0000-0xffffffff) plb_bram_if_cntlr_i	plb_bus
Address Map for Processor ppc405_ppcjtag_chain
  (0b0000010000-0b0000010011) ppc405_ppcjtag_chain	
  (0b0000100000-0b0000100011) ppc405_ppcjtag_chain	

Initializing Memory...
Checking ELFs associated with PPC405 instance ppc405_i for overlap...


Analyzing file EX1_OS/executable.elf...
Running Data2Mem with the following command:
data2mem -bm "implementation/system_bd" -bt "implementation/system.bit"  -bd
"EX1_OS/executable.elf" tag ppc405_i  -o b implementation/download.bit 


Memory Initialization completed successfully.





Done!

At Local date and time: Tue May 12 14:07:14 2009
 xbash -q -c "cd /cygdrive/c/Baseline_9_Working_Folder/k-rtos-base-profile-task/; /usr/bin/make -f system.make swclean; exit;" started...

/usr/bin/bash: igncr: unknown option name


rm -rf ppc405_i/lib/
rm -rf ppc405_ppcjtag_chain/lib/
rm -f libgen.log
rm -f EX1_OS/executable.elf 





Done!

At Local date and time: Tue May 12 14:07:20 2009
 xbash -q -c "cd /cygdrive/c/Baseline_9_Working_Folder/k-rtos-base-profile-task/; /usr/bin/make -f system.make libs; exit;" started...

/usr/bin/bash: igncr: unknown option name


*********************************************
Creating software libraries...
*********************************************
libgen -mhs system.mhs -p xc2vp100ff1704-6  system.mss


libgen
Xilinx EDK 9.1.02 Build EDK_J_SP2.4
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.

Command Line: libgen -mhs system.mhs -p xc2vp100ff1704-6 system.mss 



Output Directory (-od)		: C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\
Part (-p)			: virtex2p

Software Specification file	: system.mss


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/ppc405_v2_00_c/data/ppc405_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_v34_v1_02_a/data/plb_v34_v2_1_0.tcl
...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_bram_if_cntlr_v1_00_b/data/plb_bram_if
_cntlr_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb2opb_bridge_v1_01_a/data/plb2opb_bridge
_v2_1_0.tcl ...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/opb_intc_v1_00_c/data/opb_intc_v2_1_0.tcl
...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/jtagppc_cntlr_v2_00_a/data/jtagppc_cntlr_v
2_1_0.tcl ...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_emc_v2_00_a/data/plb_emc_v2_1_0.tcl
...

Overriding IP level properties ...
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\modified_plb_ddr
   _controller_v1_00_c\data\modified_plb_ddr_controller_v2_1_0.mpd line 50 -
   plb_ddr_controller_i (modified_plb_ddr_controller) tool is overriding
   PARAMETER C_FAMILY value to virtex2p
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 41 - bram (bram_block) tool is overriding PARAMETER C_FAMILY
   value to virtex2p
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 38 - opb_intc_i (opb_intc) tool is overriding PARAMETER C_FAMILY
   value to virtex2p


INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\ppc405_v2_00_c\data\ppc405_v2_1_0.mpd
   line 45 - ppc405_ppcjtag_chain (ppc405) tcl is overriding PARAMETER
   C_ISOCM_DCR_HIGHADDR value to 0b0000010011
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\ppc405_v2_00_c\data\ppc405_v2_1_0.mpd
   line 47 - ppc405_ppcjtag_chain (ppc405) tcl is overriding PARAMETER
   C_DSOCM_DCR_HIGHADDR value to 0b0000100011
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\jtagppc_cntlr_v2_00_a\data\jtagppc_cntl
   r_v2_1_0.mpd line 35 - jtagppc_0 (jtagppc_cntlr) tool is overriding PARAMETER
   C_DEVICE value to 2vp100
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpio_v2_1_0.m
   pd line 40 - opb_gpio_0 (opb_gpio) tool is overriding PARAMETER C_FAMILY
   value to virtex2p
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_timer_v1_00_b\data\opb_timer_v2_1_0
   .mpd line 34 - opb_timer_0 (opb_timer) tool is overriding PARAMETER C_FAMILY
   value to virtex2p

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/bram_if_cntlr_v1_00_b/data/bram_if_cntlr_v
2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/emc_common_v2_00_a/data/emc_common_v2_1_0.
tcl ...


Address Map for Processor ppc405_i
  (0b0000000000-0b0011111111) plb_bus	dcr_bus
  (0b0100000000-0b0111111111) plb2opb_bridge_i	dcr_bus
  (0b1000010000-0b1000010011) ppc405_i	
  (0b1000100000-0b1000100011) ppc405_i	
  (0000000000-0x1fffffff) plb_ddr_controller_i	plb_bus
  (0x29000000-0x29ffffff) opb_gpio_0	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4c000000-0x4c00ffff) RS232_1	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4d000000-0x4dffffff) opb_intc_i	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4f000000-0x4f00ffff) ms_rst_4regs_0	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4ff00000-0x4ff03fff) opb_slave1_0	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4fff0000-0x4fffffff) opb_timer_0	plb_bus->plb2opb_bridge_i->opb_bus
  (0x50000000-0x50ffffff) plb_emc_0	plb_bus
  (0xffff0000-0xffffffff) plb_bram_if_cntlr_i	plb_bus
Address Map for Processor ppc405_ppcjtag_chain
  (0b0000010000-0b0000010011) ppc405_ppcjtag_chain	
  (0b0000100000-0b0000100011) ppc405_ppcjtag_chain	

Check platform address map ...

Overriding system level properties ...
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 41 - plb_bus (plb_v34) tool is overriding PARAMETER C_PLB_NUM_MASTERS
   value to 3
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 43 - plb_bus (plb_v34) tool is overriding PARAMETER C_PLB_MID_WIDTH
   value to 2
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 44 - plb_bus (plb_v34) tool is overriding PARAMETER C_PLB_AWIDTH value
   to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 45 - plb_bus (plb_v34) tool is overriding PARAMETER C_PLB_DWIDTH value
   to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 49 - plb_bus (plb_v34) tool is overriding PARAMETER C_DCR_AWIDTH value
   to 10
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 50 - plb_bus (plb_v34) tool is overriding PARAMETER C_DCR_DWIDTH value
   to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\modified_plb_ddr
   _controller_v1_00_c\data\modified_plb_ddr_controller_v2_1_0.mpd line 53 -
   plb_ddr_controller_i (modified_plb_ddr_controller) tool is overriding
   PARAMETER C_PLB_NUM_MASTERS value to 3
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\modified_plb_ddr
   _controller_v1_00_c\data\modified_plb_ddr_controller_v2_1_0.mpd line 54 -
   plb_ddr_controller_i (modified_plb_ddr_controller) tool is overriding
   PARAMETER C_PLB_MID_WIDTH value to 2
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\modified_plb_ddr
   _controller_v1_00_c\data\modified_plb_ddr_controller_v2_1_0.mpd line 55 -
   plb_ddr_controller_i (modified_plb_ddr_controller) tool is overriding
   PARAMETER C_PLB_AWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\modified_plb_ddr
   _controller_v1_00_c\data\modified_plb_ddr_controller_v2_1_0.mpd line 56 -
   plb_ddr_controller_i (modified_plb_ddr_controller) tool is overriding
   PARAMETER C_PLB_DWIDTH value to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\data\plb_bram
   _if_cntlr_v2_1_0.mpd line 42 - plb_bram_if_cntlr_i (plb_bram_if_cntlr) tool
   is overriding PARAMETER c_num_masters value to 3
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\data\plb_bram
   _if_cntlr_v2_1_0.mpd line 46 - plb_bram_if_cntlr_i (plb_bram_if_cntlr) tool
   is overriding PARAMETER c_plb_dwidth value to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\data\plb_bram
   _if_cntlr_v2_1_0.mpd line 47 - plb_bram_if_cntlr_i (plb_bram_if_cntlr) tool
   is overriding PARAMETER c_plb_awidth value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\data\plb_bram
   _if_cntlr_v2_1_0.mpd line 49 - plb_bram_if_cntlr_i (plb_bram_if_cntlr) tool
   is overriding PARAMETER c_plb_mid_width value to 2


INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 38 - bram (bram_block) tool is overriding PARAMETER C_PORT_DWIDTH
   value to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 39 - bram (bram_block) tool is overriding PARAMETER C_PORT_AWIDTH
   value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 40 - bram (bram_block) tool is overriding PARAMETER C_NUM_WE
   value to 8
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 48 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_PLB_AWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 49 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_PLB_DWIDTH value to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 50 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_PLB_NUM_MASTERS value to 3
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 51 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_PLB_MID_WIDTH value to 2
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 52 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 53 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 56 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_DCR_AWIDTH value to 10
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 57 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_DCR_DWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 36 - opb_bus (opb_v20) tool is overriding PARAMETER C_OPB_AWIDTH value
   to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 37 - opb_bus (opb_v20) tool is overriding PARAMETER C_OPB_DWIDTH value
   to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 38 - opb_bus (opb_v20) tool is overriding PARAMETER C_NUM_MASTERS value
   to 2
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 39 - opb_bus (opb_v20) tool is overriding PARAMETER C_NUM_SLAVES value
   to 7
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 42 - opb_intc_i (opb_intc) tool is overriding PARAMETER C_OPB_AWIDTH
   value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 43 - opb_intc_i (opb_intc) tool is overriding PARAMETER C_OPB_DWIDTH
   value to 32
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core_v2_1_0.tc
l ...
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 46 - opb_intc_i (opb_intc) tcl is overriding PARAMETER
   C_NUM_INTR_INPUTS value to 21
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core_v2_1_0.tc
l ...
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 47 - opb_intc_i (opb_intc) tcl is overriding PARAMETER C_KIND_OF_INTR
   value to 0b00000000000000000000000001000000
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core_v2_1_0.tc
l ...


INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 48 - opb_intc_i (opb_intc) tcl is overriding PARAMETER C_KIND_OF_EDGE
   value to 0b00000000000000000000000001000000
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core_v2_1_0.tc
l ...
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 49 - opb_intc_i (opb_intc) tcl is overriding PARAMETER C_KIND_OF_LVL
   value to 0b00000000000000000000000000000001
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_uartlite_v1_00_b\data\opb_uartlite_
   v2_1_0.mpd line 37 - RS232_1 (opb_uartlite) tool is overriding PARAMETER
   C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_uartlite_v1_00_b\data\opb_uartlite_
   v2_1_0.mpd line 38 - RS232_1 (opb_uartlite) tool is overriding PARAMETER
   C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\opbslave_ext_bri
   dge_v3_10_a\data\opbslave_ext_bridge_v2_1_0.mpd line 20 -
   opbslave_ext_bridge_i (opbslave_ext_bridge) tool is overriding PARAMETER
   C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\opbslave_ext_bri
   dge_v3_10_a\data\opbslave_ext_bridge_v2_1_0.mpd line 21 -
   opbslave_ext_bridge_i (opbslave_ext_bridge) tool is overriding PARAMETER
   C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\plb_psb_bridge_v
   1_00_a\data\plb_psb_bridge_v2_1_0.mpd line 87 - plb_psb_bridge_i
   (plb_psb_bridge) tool is overriding PARAMETER C_PLB_NUM_MASTERS value to 3
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\plb_psb_bridge_v
   1_00_a\data\plb_psb_bridge_v2_1_0.mpd line 88 - plb_psb_bridge_i
   (plb_psb_bridge) tool is overriding PARAMETER C_PLB_MID_WIDTH value to 2
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\plb_psb_bridge_v
   1_00_a\data\plb_psb_bridge_v2_1_0.mpd line 93 - plb_psb_bridge_i
   (plb_psb_bridge) tool is overriding PARAMETER C_PLB_AWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\plb_psb_bridge_v
   1_00_a\data\plb_psb_bridge_v2_1_0.mpd line 94 - plb_psb_bridge_i
   (plb_psb_bridge) tool is overriding PARAMETER C_PLB_DWIDTH value to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\dcr_v29_v1_00_a\data\dcr_v29_v2_1_0.mpd
   line 38 - dcr_bus (dcr_v29) tool is overriding PARAMETER C_DCR_NUM_SLAVES
   value to 2
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\dcr_v29_v1_00_a\data\dcr_v29_v2_1_0.mpd
   line 39 - dcr_bus (dcr_v29) tool is overriding PARAMETER C_DCR_AWIDTH value
   to 10
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\dcr_v29_v1_00_a\data\dcr_v29_v2_1_0.mpd
   line 40 - dcr_bus (dcr_v29) tool is overriding PARAMETER C_DCR_DWIDTH value
   to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\ms_rst_4regs_v1_
   00_a\data\ms_rst_4regs_v2_1_0.mpd line 31 - ms_rst_4regs_0 (ms_rst_4regs)
   tool is overriding PARAMETER C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\ms_rst_4regs_v1_
   00_a\data\ms_rst_4regs_v2_1_0.mpd line 32 - ms_rst_4regs_0 (ms_rst_4regs)
   tool is overriding PARAMETER C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\opb_slave1_v1_00
   _a\data\opb_slave1_v2_1_0.mpd line 31 - opb_slave1_0 (opb_slave1) tool is
   overriding PARAMETER C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\opb_slave1_v1_00
   _a\data\opb_slave1_v2_1_0.mpd line 32 - opb_slave1_0 (opb_slave1) tool is
   overriding PARAMETER C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_emc_v2_00_a\data\plb_emc_v2_1_0.mpd
   line 38 - plb_emc_0 (plb_emc) tool is overriding PARAMETER C_NUM_MASTERS
   value to 3
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_emc_v2_00_a\data\plb_emc_v2_1_0.mpd
   line 92 - plb_emc_0 (plb_emc) tool is overriding PARAMETER C_PLB_DWIDTH value
   to 64


INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_emc_v2_00_a\data\plb_emc_v2_1_0.mpd
   line 93 - plb_emc_0 (plb_emc) tool is overriding PARAMETER C_PLB_AWIDTH value
   to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_emc_v2_00_a\data\plb_emc_v2_1_0.mpd
   line 96 - plb_emc_0 (plb_emc) tool is overriding PARAMETER C_PLB_MID_WIDTH
   value to 2
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpio_v2_1_0.m
   pd line 38 - opb_gpio_0 (opb_gpio) tool is overriding PARAMETER C_OPB_AWIDTH
   value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpio_v2_1_0.m
   pd line 39 - opb_gpio_0 (opb_gpio) tool is overriding PARAMETER C_OPB_DWIDTH
   value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_timer_v1_00_b\data\opb_timer_v2_1_0
   .mpd line 41 - opb_timer_0 (opb_timer) tool is overriding PARAMETER
   C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_timer_v1_00_b\data\opb_timer_v2_1_0
   .mpd line 42 - opb_timer_0 (opb_timer) tool is overriding PARAMETER
   C_OPB_DWIDTH value to 32

Running system level Update ...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core_v2_1_0.tc
l ...

Check platform configuration ...
INFO:MDT - IPNAME:modified_plb_ddr_controller INSTANCE:plb_ddr_controller_i -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs line 143 -
   An example UCF for this core is available and must be modified for use in the
   system. Please refer to the EDK Getting Started guide for the location of
   this file.
IPNAME:plb_v34 INSTANCE:plb_bus -
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs line 129 - 3
master(s) : 5 slave(s)
IPNAME:opb_v20 INSTANCE:opb_bus -
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs line 205 - 2
master(s) : 7 slave(s)
IPNAME:dcr_v29 INSTANCE:dcr_bus -
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs line 338 - 1
master(s) : 2 slave(s)

Check port drivers...



Performing Clock DRCs...

WARNING:MDT - No Top-level Input clock for the design. 


INFO:MDT - The following PARAMETERs of os uCOS-II are ignored as their category
   selection PARAMETER uC-Probe is set to "false" in MSS 
WARNING:MDT - C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mss
   line 20 - Ignoring PARAMETER uC-Probe  ...
WARNING:MDT - C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mss
   line 53 - PARAMETER use_dcr is deprecated !. The parameter USE_DCR for the
   intc driver has been deprecated.  Any reference to this parameter in the MSS
   file will be ignored..
   To avoid seeing this Warning again, please remove PARAMETER use_dcr.
INFO:MDT - List of peripherals addressable from processor instance ppc405_i : 
  - plb_bus
  - plb2opb_bridge_i
  - plb_ddr_controller_i
WARNING:MDT - C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs
   line 143 - No Driver Found for instance plb_ddr_controller_i. To avoid seeing
   this warning, assign the appropriate driver or driver "generic 1.00.a " to
   instance plb_ddr_controller_i

  - plb_bram_if_cntlr_i
WARNING:MDT - C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs
   line 169 - No Driver Found for instance plb_bram_if_cntlr_i. To avoid seeing
   this warning, assign the appropriate driver or driver "generic 1.00.a " to
   instance plb_bram_if_cntlr_i

  - opb_bus
  - opb_gpio_0
  - opb_intc_i
  - RS232_1
  - ms_rst_4regs_0
  - opb_slave1_0
  - opb_timer_0
  - plb_psb_bridge_i
WARNING:MDT - C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs
   line 306 - No Driver Found for instance plb_psb_bridge_i. To avoid seeing
   this warning, assign the appropriate driver or driver "generic 1.00.a " to
   instance plb_psb_bridge_i

  - plb_emc_0
INFO:MDT - List of peripherals addressable from processor instance
   ppc405_ppcjtag_chain : 

Building Directory Structure for ppc405_i



Generating platform libraries and device drivers ...

Running CopyFiles ...

Copying files for os uCOS-II_v2_86_a from
C:\edk_user_repository\Micrium\bsp\uCOS-II_v2_86_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\uCOS-II_v2
_86_a\ ...



Copying files for driver plbarb_v1_01_a from
C:\EDK\sw\XilinxProcessorIPLib\drivers\plbarb_v1_01_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\plbarb_v1_
01_a\ ...



Copying files for driver plb2opb_v1_00_a from
C:\EDK\sw\XilinxProcessorIPLib\drivers\plb2opb_v1_00_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\plb2opb_v1
_00_a\ ...



Copying files for driver opbarb_v1_02_a from
C:\EDK\sw\XilinxProcessorIPLib\drivers\opbarb_v1_02_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\opbarb_v1_
02_a\ ...



Copying files for driver gpio_v2_01_a from
C:\EDK\sw\XilinxProcessorIPLib\drivers\gpio_v2_01_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\gpio_v2_01
_a\ ...



Copying files for driver intc_v1_00_c from
C:\EDK\sw\XilinxProcessorIPLib\drivers\intc_v1_00_c\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\intc_v1_00
_c\ ...



Copying files for driver uartlite_v1_01_a from
C:\EDK\sw\XilinxProcessorIPLib\drivers\uartlite_v1_01_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\uartlite_v
1_01_a\ ...



Copying files for driver ms_rst_4regs_v1_00_a from
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\drivers\ms_rst_4regs_v1_00
_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\ms_rst_4re
gs_v1_00_a\ ...



Copying files for driver opb_slave1_v1_00_a from
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\drivers\opb_slave1_v1_00_a
\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\opb_slave1
_v1_00_a\ ...



Copying files for driver tmrctr_v1_00_b from
C:\EDK\sw\XilinxProcessorIPLib\drivers\tmrctr_v1_00_b\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\tmrctr_v1_
00_b\ ...



Copying files for driver cpu_ppc405_v1_00_a from
C:\EDK\sw\XilinxProcessorIPLib\drivers\cpu_ppc405_v1_00_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\cpu_ppc405
_v1_00_a\ ...



Running DRCs for OSes, Drivers and Libraries ... 
uC/OS-II DRC ...

Running generate for OS'es, Drivers and Libraries ... 



Running post_generate for OS'es, Drivers and Libraries ... 

Running make for Drivers and Libraries ... 

Configuring make for target include using:

make -s include "COMPILER=powerpc-eabi-gcc" "ARCHIVER=powerpc-eabi-ar"
"COMPILER_FLAGS= -O2 -c" "EXTRA_COMPILER_FLAGS=-g" 



Configuring make for target libs using:

make -s libs "COMPILER=powerpc-eabi-gcc" "ARCHIVER=powerpc-eabi-ar"
"COMPILER_FLAGS= -O2 -c" "EXTRA_COMPILER_FLAGS=-g" 
Compiling common


powerpc-eabi-ar: creating ../../../lib/libxil.a


Compiling ipif


Compiling bsp


Compiling plb_arbiter


Compiling plb_to_opb


Compiling opbarb


Compiling gpio


Compiling intc


Compiling uartlite


Compiling ms_rst_4regs


Compiling opb_slave1


Compiling tmrctr


Compiling cpu_ppc405



Libraries generated in
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\lib\ directory

Running execs_generate for OS'es, Drivers and Libraries ... 

Building Directory Structure for ppc405_ppcjtag_chain



Generating platform libraries and device drivers ...

Running CopyFiles ...

Copying files for os standalone_v1_00_a from
C:\EDK\sw\lib\bsp\standalone_v1_00_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_ppcjtag_chain\libsr
c\standalone_v1_00_a\ ...



Copying files for driver cpu_ppc405_v1_00_a from
C:\EDK\sw\XilinxProcessorIPLib\drivers\cpu_ppc405_v1_00_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_ppcjtag_chain\libsr
c\cpu_ppc405_v1_00_a\ ...



Running DRCs for OSes, Drivers and Libraries ... 

Running generate for OS'es, Drivers and Libraries ... 

Running post_generate for OS'es, Drivers and Libraries ... 

Running make for Drivers and Libraries ... 

Configuring make for target include using:

make -s include "COMPILER=powerpc-eabi-gcc" "ARCHIVER=powerpc-eabi-ar"
"COMPILER_FLAGS= -O2 -c" "EXTRA_COMPILER_FLAGS=-g" 



Configuring make for target libs using:

make -s libs "COMPILER=powerpc-eabi-gcc" "ARCHIVER=powerpc-eabi-ar"
"COMPILER_FLAGS= -O2 -c" "EXTRA_COMPILER_FLAGS=-g" 
Compiling common


Compiling bsp


powerpc-eabi-ar: creating ../../../lib/libxil.a


Compiling cpu_ppc405



Libraries generated in
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_ppcjtag_chain\lib\
directory

Running execs_generate for OS'es, Drivers and Libraries ... 

LibGen Done. 




Done!

At Local date and time: Tue May 12 14:07:46 2009
 xbash -q -c "cd /cygdrive/c/Baseline_9_Working_Folder/k-rtos-base-profile-task/; /usr/bin/make -f system.make program; exit;" started...

powerpc-eabi-gcc -O2 C:/Micrium/SOFTWARE/EvalBoards/Amirix/AP1000/GNU/EX1_OS/app.c  -o EX1_OS/executable.elf \
      -g    -I./ppc405_i/include/  -L./ppc405_i/lib/  \
  


/usr/bin/bash: igncr: unknown option name


powerpc-eabi-size EX1_OS/executable.elf 
   text	   data	    bss	    dec	    hex	filename
  29462	    508	  12000	  41970	   a3f2	EX1_OS/executable.elf





Done!

At Local date and time: Tue May 12 14:07:51 2009
 xbash -q -c "cd /cygdrive/c/Baseline_9_Working_Folder/k-rtos-base-profile-task/; /usr/bin/make -f system.make init_bram; exit;" started...

*********************************************
Initializing BRAM contents of the bitstream
*********************************************
bitinit system.mhs  -pe ppc405_i EX1_OS/executable.elf  \
-bt implementation/system.bit -o implementation/download.bit


/usr/bin/bash: igncr: unknown option name



bitinit version Xilinx EDK 9.1.02 Build EDK_J_SP2.4
Copyright (c) Xilinx Inc. 2002.

Parsing MHS File system.mhs...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/ppc405_v2_00_c/data/ppc405_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_v34_v1_02_a/data/plb_v34_v2_1_0.tcl
...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_bram_if_cntlr_v1_00_b/data/plb_bram_if
_cntlr_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb2opb_bridge_v1_01_a/data/plb2opb_bridge
_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/opb_intc_v1_00_c/data/opb_intc_v2_1_0.tcl
...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/jtagppc_cntlr_v2_00_a/data/jtagppc_cntlr_v
2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_emc_v2_00_a/data/plb_emc_v2_1_0.tcl
...



Overriding IP level properties ...
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\modified_plb_ddr
   _controller_v1_00_c\data\modified_plb_ddr_controller_v2_1_0.mpd line 50 -
   plb_ddr_controller_i (modified_plb_ddr_controller) tool is overriding
   PARAMETER C_FAMILY value to 
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 41 - bram (bram_block) tool is overriding PARAMETER C_FAMILY
   value to 
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 38 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_FAMILY value to 
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 38 - opb_intc_i (opb_intc) tool is overriding PARAMETER C_FAMILY
   value to 
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\plb_psb_bridge_v
   1_00_a\data\plb_psb_bridge_v2_1_0.mpd line 97 - plb_psb_bridge_i
   (plb_psb_bridge) tool is overriding PARAMETER C_FAMILY value to 
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\ppc405_v2_00_c\data\ppc405_v2_1_0.mpd
   line 45 - ppc405_ppcjtag_chain (ppc405) tcl is overriding PARAMETER
   C_ISOCM_DCR_HIGHADDR value to 0b0000010011
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\ppc405_v2_00_c\data\ppc405_v2_1_0.mpd
   line 47 - ppc405_ppcjtag_chain (ppc405) tcl is overriding PARAMETER
   C_DSOCM_DCR_HIGHADDR value to 0b0000100011
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\jtagppc_cntlr_v2_00_a\data\jtagppc_cntl
   r_v2_1_0.mpd line 35 - jtagppc_0 (jtagppc_cntlr) tool is overriding PARAMETER
   C_DEVICE value to 
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\ms_rst_4regs_v1_
   00_a\data\ms_rst_4regs_v2_1_0.mpd line 34 - ms_rst_4regs_0 (ms_rst_4regs)
   tool is overriding PARAMETER C_FAMILY value to 
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\opb_slave1_v1_00
   _a\data\opb_slave1_v2_1_0.mpd line 34 - opb_slave1_0 (opb_slave1) tool is
   overriding PARAMETER C_FAMILY value to 
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpio_v2_1_0.m
   pd line 40 - opb_gpio_0 (opb_gpio) tool is overriding PARAMETER C_FAMILY
   value to 
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_timer_v1_00_b\data\opb_timer_v2_1_0
   .mpd line 34 - opb_timer_0 (opb_timer) tool is overriding PARAMETER C_FAMILY
   value to 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/bram_if_cntlr_v1_00_b/data/bram_if_cntlr_v
2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/emc_common_v2_00_a/data/emc_common_v2_1_0.
tcl ...


Address Map for Processor ppc405_i
  (0b0000000000-0b0011111111) plb_bus	dcr_bus
  (0b0100000000-0b0111111111) plb2opb_bridge_i	dcr_bus
  (0b1000010000-0b1000010011) ppc405_i	
  (0b1000100000-0b1000100011) ppc405_i	
  (0000000000-0x1fffffff) plb_ddr_controller_i	plb_bus
  (0x29000000-0x29ffffff) opb_gpio_0	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4c000000-0x4c00ffff) RS232_1	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4d000000-0x4dffffff) opb_intc_i	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4f000000-0x4f00ffff) ms_rst_4regs_0	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4ff00000-0x4ff03fff) opb_slave1_0	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4fff0000-0x4fffffff) opb_timer_0	plb_bus->plb2opb_bridge_i->opb_bus
  (0x50000000-0x50ffffff) plb_emc_0	plb_bus
  (0xffff0000-0xffffffff) plb_bram_if_cntlr_i	plb_bus
Address Map for Processor ppc405_ppcjtag_chain
  (0b0000010000-0b0000010011) ppc405_ppcjtag_chain	
  (0b0000100000-0b0000100011) ppc405_ppcjtag_chain	

Initializing Memory...
Checking ELFs associated with PPC405 instance ppc405_i for overlap...


Analyzing file EX1_OS/executable.elf...
Running Data2Mem with the following command:
data2mem -bm "implementation/system_bd" -bt "implementation/system.bit"  -bd
"EX1_OS/executable.elf" tag ppc405_i  -o b implementation/download.bit 


Memory Initialization completed successfully.





Done!

At Local date and time: Tue May 12 14:27:55 2009
 xbash -q -c "cd /cygdrive/c/Baseline_9_Working_Folder/k-rtos-base-profile-task/; /usr/bin/make -f system.make swclean; exit;" started...

rm -rf ppc405_i/lib/
rm -rf ppc405_ppcjtag_chain/lib/
rm -f libgen.log
rm -f EX1_OS/executable.elf 



/usr/bin/bash: igncr: unknown option name




Done!

At Local date and time: Tue May 12 14:28:02 2009
 xbash -q -c "cd /cygdrive/c/Baseline_9_Working_Folder/k-rtos-base-profile-task/; /usr/bin/make -f system.make libs; exit;" started...

*********************************************
Creating software libraries...
*********************************************
libgen -mhs system.mhs -p xc2vp100ff1704-6  system.mss


/usr/bin/bash: igncr: unknown option name


libgen
Xilinx EDK 9.1.02 Build EDK_J_SP2.4
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.



Command Line: libgen -mhs system.mhs -p xc2vp100ff1704-6 system.mss 



Output Directory (-od)		: C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\
Part (-p)			: virtex2p

Software Specification file	: system.mss


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/ppc405_v2_00_c/data/ppc405_v2_1_0.tcl ...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_v34_v1_02_a/data/plb_v34_v2_1_0.tcl
...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_bram_if_cntlr_v1_00_b/data/plb_bram_if
_cntlr_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb2opb_bridge_v1_01_a/data/plb2opb_bridge
_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/opb_intc_v1_00_c/data/opb_intc_v2_1_0.tcl
...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/jtagppc_cntlr_v2_00_a/data/jtagppc_cntlr_v
2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_emc_v2_00_a/data/plb_emc_v2_1_0.tcl
...

Overriding IP level properties ...


INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\modified_plb_ddr
   _controller_v1_00_c\data\modified_plb_ddr_controller_v2_1_0.mpd line 50 -
   plb_ddr_controller_i (modified_plb_ddr_controller) tool is overriding
   PARAMETER C_FAMILY value to virtex2p
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 41 - bram (bram_block) tool is overriding PARAMETER C_FAMILY
   value to virtex2p
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 38 - opb_intc_i (opb_intc) tool is overriding PARAMETER C_FAMILY
   value to virtex2p
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\ppc405_v2_00_c\data\ppc405_v2_1_0.mpd
   line 45 - ppc405_ppcjtag_chain (ppc405) tcl is overriding PARAMETER
   C_ISOCM_DCR_HIGHADDR value to 0b0000010011
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\ppc405_v2_00_c\data\ppc405_v2_1_0.mpd
   line 47 - ppc405_ppcjtag_chain (ppc405) tcl is overriding PARAMETER
   C_DSOCM_DCR_HIGHADDR value to 0b0000100011
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\jtagppc_cntlr_v2_00_a\data\jtagppc_cntl
   r_v2_1_0.mpd line 35 - jtagppc_0 (jtagppc_cntlr) tool is overriding PARAMETER
   C_DEVICE value to 2vp100
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpio_v2_1_0.m
   pd line 40 - opb_gpio_0 (opb_gpio) tool is overriding PARAMETER C_FAMILY
   value to virtex2p
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_timer_v1_00_b\data\opb_timer_v2_1_0
   .mpd line 34 - opb_timer_0 (opb_timer) tool is overriding PARAMETER C_FAMILY
   value to virtex2p

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/bram_if_cntlr_v1_00_b/data/bram_if_cntlr_v
2_1_0.tcl ...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/emc_common_v2_00_a/data/emc_common_v2_1_0.
tcl ...


Address Map for Processor ppc405_i
  (0b0000000000-0b0011111111) plb_bus	dcr_bus
  (0b0100000000-0b0111111111) plb2opb_bridge_i	dcr_bus
  (0b1000010000-0b1000010011) ppc405_i	
  (0b1000100000-0b1000100011) ppc405_i	
  (0000000000-0x1fffffff) plb_ddr_controller_i	plb_bus
  (0x29000000-0x29ffffff) opb_gpio_0	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4c000000-0x4c00ffff) RS232_1	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4d000000-0x4dffffff) opb_intc_i	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4f000000-0x4f00ffff) ms_rst_4regs_0	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4ff00000-0x4ff03fff) opb_slave1_0	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4fff0000-0x4fffffff) opb_timer_0	plb_bus->plb2opb_bridge_i->opb_bus
  (0x50000000-0x50ffffff) plb_emc_0	plb_bus
  (0xffff0000-0xffffffff) plb_bram_if_cntlr_i	plb_bus
Address Map for Processor ppc405_ppcjtag_chain
  (0b0000010000-0b0000010011) ppc405_ppcjtag_chain	
  (0b0000100000-0b0000100011) ppc405_ppcjtag_chain	

Check platform address map ...

Overriding system level properties ...
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 41 - plb_bus (plb_v34) tool is overriding PARAMETER C_PLB_NUM_MASTERS
   value to 3
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 43 - plb_bus (plb_v34) tool is overriding PARAMETER C_PLB_MID_WIDTH
   value to 2
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 44 - plb_bus (plb_v34) tool is overriding PARAMETER C_PLB_AWIDTH value
   to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 45 - plb_bus (plb_v34) tool is overriding PARAMETER C_PLB_DWIDTH value
   to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 49 - plb_bus (plb_v34) tool is overriding PARAMETER C_DCR_AWIDTH value
   to 10
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 50 - plb_bus (plb_v34) tool is overriding PARAMETER C_DCR_DWIDTH value
   to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\modified_plb_ddr
   _controller_v1_00_c\data\modified_plb_ddr_controller_v2_1_0.mpd line 53 -
   plb_ddr_controller_i (modified_plb_ddr_controller) tool is overriding
   PARAMETER C_PLB_NUM_MASTERS value to 3
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\modified_plb_ddr
   _controller_v1_00_c\data\modified_plb_ddr_controller_v2_1_0.mpd line 54 -
   plb_ddr_controller_i (modified_plb_ddr_controller) tool is overriding
   PARAMETER C_PLB_MID_WIDTH value to 2
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\modified_plb_ddr
   _controller_v1_00_c\data\modified_plb_ddr_controller_v2_1_0.mpd line 55 -
   plb_ddr_controller_i (modified_plb_ddr_controller) tool is overriding
   PARAMETER C_PLB_AWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\modified_plb_ddr
   _controller_v1_00_c\data\modified_plb_ddr_controller_v2_1_0.mpd line 56 -
   plb_ddr_controller_i (modified_plb_ddr_controller) tool is overriding
   PARAMETER C_PLB_DWIDTH value to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\data\plb_bram
   _if_cntlr_v2_1_0.mpd line 42 - plb_bram_if_cntlr_i (plb_bram_if_cntlr) tool
   is overriding PARAMETER c_num_masters value to 3
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\data\plb_bram
   _if_cntlr_v2_1_0.mpd line 46 - plb_bram_if_cntlr_i (plb_bram_if_cntlr) tool
   is overriding PARAMETER c_plb_dwidth value to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\data\plb_bram
   _if_cntlr_v2_1_0.mpd line 47 - plb_bram_if_cntlr_i (plb_bram_if_cntlr) tool
   is overriding PARAMETER c_plb_awidth value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\data\plb_bram
   _if_cntlr_v2_1_0.mpd line 49 - plb_bram_if_cntlr_i (plb_bram_if_cntlr) tool
   is overriding PARAMETER c_plb_mid_width value to 2


INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 38 - bram (bram_block) tool is overriding PARAMETER C_PORT_DWIDTH
   value to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 39 - bram (bram_block) tool is overriding PARAMETER C_PORT_AWIDTH
   value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 40 - bram (bram_block) tool is overriding PARAMETER C_NUM_WE
   value to 8
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 48 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_PLB_AWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 49 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_PLB_DWIDTH value to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 50 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_PLB_NUM_MASTERS value to 3
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 51 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_PLB_MID_WIDTH value to 2
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 52 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 53 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 56 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_DCR_AWIDTH value to 10
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 57 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_DCR_DWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 36 - opb_bus (opb_v20) tool is overriding PARAMETER C_OPB_AWIDTH value
   to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 37 - opb_bus (opb_v20) tool is overriding PARAMETER C_OPB_DWIDTH value
   to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 38 - opb_bus (opb_v20) tool is overriding PARAMETER C_NUM_MASTERS value
   to 2
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 39 - opb_bus (opb_v20) tool is overriding PARAMETER C_NUM_SLAVES value
   to 7
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 42 - opb_intc_i (opb_intc) tool is overriding PARAMETER C_OPB_AWIDTH
   value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 43 - opb_intc_i (opb_intc) tool is overriding PARAMETER C_OPB_DWIDTH
   value to 32
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core_v2_1_0.tc
l ...
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 46 - opb_intc_i (opb_intc) tcl is overriding PARAMETER
   C_NUM_INTR_INPUTS value to 21
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core_v2_1_0.tc
l ...
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 47 - opb_intc_i (opb_intc) tcl is overriding PARAMETER C_KIND_OF_INTR
   value to 0b00000000000000000000000001000000
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core_v2_1_0.tc
l ...


INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 48 - opb_intc_i (opb_intc) tcl is overriding PARAMETER C_KIND_OF_EDGE
   value to 0b00000000000000000000000001000000
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core_v2_1_0.tc
l ...
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 49 - opb_intc_i (opb_intc) tcl is overriding PARAMETER C_KIND_OF_LVL
   value to 0b00000000000000000000000000000001
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_uartlite_v1_00_b\data\opb_uartlite_
   v2_1_0.mpd line 37 - RS232_1 (opb_uartlite) tool is overriding PARAMETER
   C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_uartlite_v1_00_b\data\opb_uartlite_
   v2_1_0.mpd line 38 - RS232_1 (opb_uartlite) tool is overriding PARAMETER
   C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\opbslave_ext_bri
   dge_v3_10_a\data\opbslave_ext_bridge_v2_1_0.mpd line 20 -
   opbslave_ext_bridge_i (opbslave_ext_bridge) tool is overriding PARAMETER
   C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\opbslave_ext_bri
   dge_v3_10_a\data\opbslave_ext_bridge_v2_1_0.mpd line 21 -
   opbslave_ext_bridge_i (opbslave_ext_bridge) tool is overriding PARAMETER
   C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\plb_psb_bridge_v
   1_00_a\data\plb_psb_bridge_v2_1_0.mpd line 87 - plb_psb_bridge_i
   (plb_psb_bridge) tool is overriding PARAMETER C_PLB_NUM_MASTERS value to 3
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\plb_psb_bridge_v
   1_00_a\data\plb_psb_bridge_v2_1_0.mpd line 88 - plb_psb_bridge_i
   (plb_psb_bridge) tool is overriding PARAMETER C_PLB_MID_WIDTH value to 2
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\plb_psb_bridge_v
   1_00_a\data\plb_psb_bridge_v2_1_0.mpd line 93 - plb_psb_bridge_i
   (plb_psb_bridge) tool is overriding PARAMETER C_PLB_AWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\plb_psb_bridge_v
   1_00_a\data\plb_psb_bridge_v2_1_0.mpd line 94 - plb_psb_bridge_i
   (plb_psb_bridge) tool is overriding PARAMETER C_PLB_DWIDTH value to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\dcr_v29_v1_00_a\data\dcr_v29_v2_1_0.mpd
   line 38 - dcr_bus (dcr_v29) tool is overriding PARAMETER C_DCR_NUM_SLAVES
   value to 2
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\dcr_v29_v1_00_a\data\dcr_v29_v2_1_0.mpd
   line 39 - dcr_bus (dcr_v29) tool is overriding PARAMETER C_DCR_AWIDTH value
   to 10
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\dcr_v29_v1_00_a\data\dcr_v29_v2_1_0.mpd
   line 40 - dcr_bus (dcr_v29) tool is overriding PARAMETER C_DCR_DWIDTH value
   to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\ms_rst_4regs_v1_
   00_a\data\ms_rst_4regs_v2_1_0.mpd line 31 - ms_rst_4regs_0 (ms_rst_4regs)
   tool is overriding PARAMETER C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\ms_rst_4regs_v1_
   00_a\data\ms_rst_4regs_v2_1_0.mpd line 32 - ms_rst_4regs_0 (ms_rst_4regs)
   tool is overriding PARAMETER C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\opb_slave1_v1_00
   _a\data\opb_slave1_v2_1_0.mpd line 31 - opb_slave1_0 (opb_slave1) tool is
   overriding PARAMETER C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\opb_slave1_v1_00
   _a\data\opb_slave1_v2_1_0.mpd line 32 - opb_slave1_0 (opb_slave1) tool is
   overriding PARAMETER C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_emc_v2_00_a\data\plb_emc_v2_1_0.mpd
   line 38 - plb_emc_0 (plb_emc) tool is overriding PARAMETER C_NUM_MASTERS
   value to 3
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_emc_v2_00_a\data\plb_emc_v2_1_0.mpd
   line 92 - plb_emc_0 (plb_emc) tool is overriding PARAMETER C_PLB_DWIDTH value
   to 64


INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_emc_v2_00_a\data\plb_emc_v2_1_0.mpd
   line 93 - plb_emc_0 (plb_emc) tool is overriding PARAMETER C_PLB_AWIDTH value
   to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_emc_v2_00_a\data\plb_emc_v2_1_0.mpd
   line 96 - plb_emc_0 (plb_emc) tool is overriding PARAMETER C_PLB_MID_WIDTH
   value to 2
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpio_v2_1_0.m
   pd line 38 - opb_gpio_0 (opb_gpio) tool is overriding PARAMETER C_OPB_AWIDTH
   value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpio_v2_1_0.m
   pd line 39 - opb_gpio_0 (opb_gpio) tool is overriding PARAMETER C_OPB_DWIDTH
   value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_timer_v1_00_b\data\opb_timer_v2_1_0
   .mpd line 41 - opb_timer_0 (opb_timer) tool is overriding PARAMETER
   C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_timer_v1_00_b\data\opb_timer_v2_1_0
   .mpd line 42 - opb_timer_0 (opb_timer) tool is overriding PARAMETER
   C_OPB_DWIDTH value to 32

Running system level Update ...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core_v2_1_0.tc
l ...

Check platform configuration ...
INFO:MDT - IPNAME:modified_plb_ddr_controller INSTANCE:plb_ddr_controller_i -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs line 143 -
   An example UCF for this core is available and must be modified for use in the
   system. Please refer to the EDK Getting Started guide for the location of
   this file.
IPNAME:plb_v34 INSTANCE:plb_bus -
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs line 129 - 3
master(s) : 5 slave(s)
IPNAME:opb_v20 INSTANCE:opb_bus -
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs line 205 - 2
master(s) : 7 slave(s)
IPNAME:dcr_v29 INSTANCE:dcr_bus -
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs line 338 - 1
master(s) : 2 slave(s)

Check port drivers...



Performing Clock DRCs...

WARNING:MDT - No Top-level Input clock for the design. 


INFO:MDT - The following PARAMETERs of os uCOS-II are ignored as their category
   selection PARAMETER uC-Probe is set to "false" in MSS 
WARNING:MDT - C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mss
   line 20 - Ignoring PARAMETER uC-Probe  ...
WARNING:MDT - C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mss
   line 53 - PARAMETER use_dcr is deprecated !. The parameter USE_DCR for the
   intc driver has been deprecated.  Any reference to this parameter in the MSS
   file will be ignored..
   To avoid seeing this Warning again, please remove PARAMETER use_dcr.
INFO:MDT - List of peripherals addressable from processor instance ppc405_i : 
  - plb_bus
  - plb2opb_bridge_i
  - plb_ddr_controller_i
WARNING:MDT - C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs
   line 143 - No Driver Found for instance plb_ddr_controller_i. To avoid seeing
   this warning, assign the appropriate driver or driver "generic 1.00.a " to
   instance plb_ddr_controller_i

  - plb_bram_if_cntlr_i
WARNING:MDT - C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs
   line 169 - No Driver Found for instance plb_bram_if_cntlr_i. To avoid seeing
   this warning, assign the appropriate driver or driver "generic 1.00.a " to
   instance plb_bram_if_cntlr_i

  - opb_bus
  - opb_gpio_0
  - opb_intc_i
  - RS232_1
  - ms_rst_4regs_0
  - opb_slave1_0
  - opb_timer_0
  - plb_psb_bridge_i
WARNING:MDT - C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs
   line 306 - No Driver Found for instance plb_psb_bridge_i. To avoid seeing
   this warning, assign the appropriate driver or driver "generic 1.00.a " to
   instance plb_psb_bridge_i

  - plb_emc_0
INFO:MDT - List of peripherals addressable from processor instance
   ppc405_ppcjtag_chain : 

Building Directory Structure for ppc405_i



Generating platform libraries and device drivers ...

Running CopyFiles ...

Copying files for os uCOS-II_v2_86_a from
C:\edk_user_repository\Micrium\bsp\uCOS-II_v2_86_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\uCOS-II_v2
_86_a\ ...



Copying files for driver plbarb_v1_01_a from
C:\EDK\sw\XilinxProcessorIPLib\drivers\plbarb_v1_01_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\plbarb_v1_
01_a\ ...



Copying files for driver plb2opb_v1_00_a from
C:\EDK\sw\XilinxProcessorIPLib\drivers\plb2opb_v1_00_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\plb2opb_v1
_00_a\ ...



Copying files for driver opbarb_v1_02_a from
C:\EDK\sw\XilinxProcessorIPLib\drivers\opbarb_v1_02_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\opbarb_v1_
02_a\ ...



Copying files for driver gpio_v2_01_a from
C:\EDK\sw\XilinxProcessorIPLib\drivers\gpio_v2_01_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\gpio_v2_01
_a\ ...



Copying files for driver intc_v1_00_c from
C:\EDK\sw\XilinxProcessorIPLib\drivers\intc_v1_00_c\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\intc_v1_00
_c\ ...



Copying files for driver uartlite_v1_01_a from
C:\EDK\sw\XilinxProcessorIPLib\drivers\uartlite_v1_01_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\uartlite_v
1_01_a\ ...



Copying files for driver ms_rst_4regs_v1_00_a from
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\drivers\ms_rst_4regs_v1_00
_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\ms_rst_4re
gs_v1_00_a\ ...



Copying files for driver opb_slave1_v1_00_a from
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\drivers\opb_slave1_v1_00_a
\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\opb_slave1
_v1_00_a\ ...



Copying files for driver tmrctr_v1_00_b from
C:\EDK\sw\XilinxProcessorIPLib\drivers\tmrctr_v1_00_b\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\tmrctr_v1_
00_b\ ...



Copying files for driver cpu_ppc405_v1_00_a from
C:\EDK\sw\XilinxProcessorIPLib\drivers\cpu_ppc405_v1_00_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\cpu_ppc405
_v1_00_a\ ...



Running DRCs for OSes, Drivers and Libraries ... 
uC/OS-II DRC ...

Running generate for OS'es, Drivers and Libraries ... 



Running post_generate for OS'es, Drivers and Libraries ... 

Running make for Drivers and Libraries ... 

Configuring make for target include using:

make -s include "COMPILER=powerpc-eabi-gcc" "ARCHIVER=powerpc-eabi-ar"
"COMPILER_FLAGS= -O2 -c" "EXTRA_COMPILER_FLAGS=-g" 



Configuring make for target libs using:

make -s libs "COMPILER=powerpc-eabi-gcc" "ARCHIVER=powerpc-eabi-ar"
"COMPILER_FLAGS= -O2 -c" "EXTRA_COMPILER_FLAGS=-g" 
Compiling common


powerpc-eabi-ar: creating ../../../lib/libxil.a


Compiling ipif


Compiling bsp


Compiling plb_arbiter


Compiling plb_to_opb


Compiling opbarb


Compiling gpio


Compiling intc


Compiling uartlite


Compiling ms_rst_4regs


Compiling opb_slave1


Compiling tmrctr


Compiling cpu_ppc405



Libraries generated in
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\lib\ directory

Running execs_generate for OS'es, Drivers and Libraries ... 

Building Directory Structure for ppc405_ppcjtag_chain



Generating platform libraries and device drivers ...

Running CopyFiles ...



Copying files for os standalone_v1_00_a from
C:\EDK\sw\lib\bsp\standalone_v1_00_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_ppcjtag_chain\libsr
c\standalone_v1_00_a\ ...



Copying files for driver cpu_ppc405_v1_00_a from
C:\EDK\sw\XilinxProcessorIPLib\drivers\cpu_ppc405_v1_00_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_ppcjtag_chain\libsr
c\cpu_ppc405_v1_00_a\ ...



Running DRCs for OSes, Drivers and Libraries ... 



Running generate for OS'es, Drivers and Libraries ... 

Running post_generate for OS'es, Drivers and Libraries ... 

Running make for Drivers and Libraries ... 

Configuring make for target include using:

make -s include "COMPILER=powerpc-eabi-gcc" "ARCHIVER=powerpc-eabi-ar"
"COMPILER_FLAGS= -O2 -c" "EXTRA_COMPILER_FLAGS=-g" 



Configuring make for target libs using:

make -s libs "COMPILER=powerpc-eabi-gcc" "ARCHIVER=powerpc-eabi-ar"
"COMPILER_FLAGS= -O2 -c" "EXTRA_COMPILER_FLAGS=-g" 


Compiling common


powerpc-eabi-ar: creating ../../../lib/libxil.a


Compiling bsp


Compiling cpu_ppc405



Libraries generated in
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_ppcjtag_chain\lib\
directory

Running execs_generate for OS'es, Drivers and Libraries ... 

LibGen Done. 




Done!

At Local date and time: Tue May 12 14:28:30 2009
 xbash -q -c "cd /cygdrive/c/Baseline_9_Working_Folder/k-rtos-base-profile-task/; /usr/bin/make -f system.make program; exit;" started...

powerpc-eabi-gcc -O2 C:/Micrium/SOFTWARE/EvalBoards/Amirix/AP1000/GNU/EX1_OS/app.c  -o EX1_OS/executable.elf \
      -g    -I./ppc405_i/include/  -L./ppc405_i/lib/  \
  


/usr/bin/bash: igncr: unknown option name


powerpc-eabi-size EX1_OS/executable.elf 
   text	   data	    bss	    dec	    hex	filename
  29442	    508	  11988	  41938	   a3d2	EX1_OS/executable.elf





Done!

At Local date and time: Tue May 12 14:28:39 2009
 xbash -q -c "cd /cygdrive/c/Baseline_9_Working_Folder/k-rtos-base-profile-task/; /usr/bin/make -f system.make init_bram; exit;" started...

*********************************************
Initializing BRAM contents of the bitstream
*********************************************
bitinit system.mhs  -pe ppc405_i EX1_OS/executable.elf  \
-bt implementation/system.bit -o implementation/download.bit

bitinit version Xilinx EDK 9.1.02 Build EDK_J_SP2.4
Copyright (c) Xilinx Inc. 2002.

Parsing MHS File system.mhs...


/usr/bin/bash: igncr: unknown option name


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/ppc405_v2_00_c/data/ppc405_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_v34_v1_02_a/data/plb_v34_v2_1_0.tcl
...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_bram_if_cntlr_v1_00_b/data/plb_bram_if
_cntlr_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb2opb_bridge_v1_01_a/data/plb2opb_bridge
_v2_1_0.tcl ...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/opb_intc_v1_00_c/data/opb_intc_v2_1_0.tcl
...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/jtagppc_cntlr_v2_00_a/data/jtagppc_cntlr_v
2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_emc_v2_00_a/data/plb_emc_v2_1_0.tcl
...



Overriding IP level properties ...
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\modified_plb_ddr
   _controller_v1_00_c\data\modified_plb_ddr_controller_v2_1_0.mpd line 50 -
   plb_ddr_controller_i (modified_plb_ddr_controller) tool is overriding
   PARAMETER C_FAMILY value to 
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 41 - bram (bram_block) tool is overriding PARAMETER C_FAMILY
   value to 
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 38 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_FAMILY value to 
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 38 - opb_intc_i (opb_intc) tool is overriding PARAMETER C_FAMILY
   value to 
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\plb_psb_bridge_v
   1_00_a\data\plb_psb_bridge_v2_1_0.mpd line 97 - plb_psb_bridge_i
   (plb_psb_bridge) tool is overriding PARAMETER C_FAMILY value to 
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\ppc405_v2_00_c\data\ppc405_v2_1_0.mpd
   line 45 - ppc405_ppcjtag_chain (ppc405) tcl is overriding PARAMETER
   C_ISOCM_DCR_HIGHADDR value to 0b0000010011
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\ppc405_v2_00_c\data\ppc405_v2_1_0.mpd
   line 47 - ppc405_ppcjtag_chain (ppc405) tcl is overriding PARAMETER
   C_DSOCM_DCR_HIGHADDR value to 0b0000100011
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\jtagppc_cntlr_v2_00_a\data\jtagppc_cntl
   r_v2_1_0.mpd line 35 - jtagppc_0 (jtagppc_cntlr) tool is overriding PARAMETER
   C_DEVICE value to 
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\ms_rst_4regs_v1_
   00_a\data\ms_rst_4regs_v2_1_0.mpd line 34 - ms_rst_4regs_0 (ms_rst_4regs)
   tool is overriding PARAMETER C_FAMILY value to 
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\opb_slave1_v1_00
   _a\data\opb_slave1_v2_1_0.mpd line 34 - opb_slave1_0 (opb_slave1) tool is
   overriding PARAMETER C_FAMILY value to 
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpio_v2_1_0.m
   pd line 40 - opb_gpio_0 (opb_gpio) tool is overriding PARAMETER C_FAMILY
   value to 
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_timer_v1_00_b\data\opb_timer_v2_1_0
   .mpd line 34 - opb_timer_0 (opb_timer) tool is overriding PARAMETER C_FAMILY
   value to 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/bram_if_cntlr_v1_00_b/data/bram_if_cntlr_v
2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/emc_common_v2_00_a/data/emc_common_v2_1_0.
tcl ...


Address Map for Processor ppc405_i
  (0b0000000000-0b0011111111) plb_bus	dcr_bus
  (0b0100000000-0b0111111111) plb2opb_bridge_i	dcr_bus
  (0b1000010000-0b1000010011) ppc405_i	
  (0b1000100000-0b1000100011) ppc405_i	
  (0000000000-0x1fffffff) plb_ddr_controller_i	plb_bus
  (0x29000000-0x29ffffff) opb_gpio_0	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4c000000-0x4c00ffff) RS232_1	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4d000000-0x4dffffff) opb_intc_i	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4f000000-0x4f00ffff) ms_rst_4regs_0	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4ff00000-0x4ff03fff) opb_slave1_0	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4fff0000-0x4fffffff) opb_timer_0	plb_bus->plb2opb_bridge_i->opb_bus
  (0x50000000-0x50ffffff) plb_emc_0	plb_bus
  (0xffff0000-0xffffffff) plb_bram_if_cntlr_i	plb_bus
Address Map for Processor ppc405_ppcjtag_chain
  (0b0000010000-0b0000010011) ppc405_ppcjtag_chain	
  (0b0000100000-0b0000100011) ppc405_ppcjtag_chain	

Initializing Memory...
Checking ELFs associated with PPC405 instance ppc405_i for overlap...


Analyzing file EX1_OS/executable.elf...
Running Data2Mem with the following command:
data2mem -bm "implementation/system_bd" -bt "implementation/system.bit"  -bd
"EX1_OS/executable.elf" tag ppc405_i  -o b implementation/download.bit 


Memory Initialization completed successfully.





Done!

At Local date and time: Tue May 12 14:31:38 2009
 xbash -q -c "cd /cygdrive/c/Baseline_9_Working_Folder/k-rtos-base-profile-task/; /usr/bin/make -f system.make swclean; exit;" started...

/usr/bin/bash: igncr: unknown option name


rm -rf ppc405_i/lib/
rm -rf ppc405_ppcjtag_chain/lib/
rm -f libgen.log
rm -f EX1_OS/executable.elf 





Done!

At Local date and time: Tue May 12 14:31:44 2009
 xbash -q -c "cd /cygdrive/c/Baseline_9_Working_Folder/k-rtos-base-profile-task/; /usr/bin/make -f system.make libs; exit;" started...

*********************************************
Creating software libraries...
*********************************************
libgen -mhs system.mhs -p xc2vp100ff1704-6  system.mss


/usr/bin/bash: igncr: unknown option name


libgen
Xilinx EDK 9.1.02 Build EDK_J_SP2.4
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.



Command Line: libgen -mhs system.mhs -p xc2vp100ff1704-6 system.mss 



Output Directory (-od)		: C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\
Part (-p)			: virtex2p

Software Specification file	: system.mss


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/ppc405_v2_00_c/data/ppc405_v2_1_0.tcl ...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_v34_v1_02_a/data/plb_v34_v2_1_0.tcl
...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_bram_if_cntlr_v1_00_b/data/plb_bram_if
_cntlr_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb2opb_bridge_v1_01_a/data/plb2opb_bridge
_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/opb_intc_v1_00_c/data/opb_intc_v2_1_0.tcl
...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/jtagppc_cntlr_v2_00_a/data/jtagppc_cntlr_v
2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_emc_v2_00_a/data/plb_emc_v2_1_0.tcl
...

Overriding IP level properties ...


INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\modified_plb_ddr
   _controller_v1_00_c\data\modified_plb_ddr_controller_v2_1_0.mpd line 50 -
   plb_ddr_controller_i (modified_plb_ddr_controller) tool is overriding
   PARAMETER C_FAMILY value to virtex2p
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 41 - bram (bram_block) tool is overriding PARAMETER C_FAMILY
   value to virtex2p
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 38 - opb_intc_i (opb_intc) tool is overriding PARAMETER C_FAMILY
   value to virtex2p
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\ppc405_v2_00_c\data\ppc405_v2_1_0.mpd
   line 45 - ppc405_ppcjtag_chain (ppc405) tcl is overriding PARAMETER
   C_ISOCM_DCR_HIGHADDR value to 0b0000010011
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\ppc405_v2_00_c\data\ppc405_v2_1_0.mpd
   line 47 - ppc405_ppcjtag_chain (ppc405) tcl is overriding PARAMETER
   C_DSOCM_DCR_HIGHADDR value to 0b0000100011
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\jtagppc_cntlr_v2_00_a\data\jtagppc_cntl
   r_v2_1_0.mpd line 35 - jtagppc_0 (jtagppc_cntlr) tool is overriding PARAMETER
   C_DEVICE value to 2vp100
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpio_v2_1_0.m
   pd line 40 - opb_gpio_0 (opb_gpio) tool is overriding PARAMETER C_FAMILY
   value to virtex2p
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_timer_v1_00_b\data\opb_timer_v2_1_0
   .mpd line 34 - opb_timer_0 (opb_timer) tool is overriding PARAMETER C_FAMILY
   value to virtex2p

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/bram_if_cntlr_v1_00_b/data/bram_if_cntlr_v
2_1_0.tcl ...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/emc_common_v2_00_a/data/emc_common_v2_1_0.
tcl ...


Address Map for Processor ppc405_i
  (0b0000000000-0b0011111111) plb_bus	dcr_bus
  (0b0100000000-0b0111111111) plb2opb_bridge_i	dcr_bus
  (0b1000010000-0b1000010011) ppc405_i	
  (0b1000100000-0b1000100011) ppc405_i	
  (0000000000-0x1fffffff) plb_ddr_controller_i	plb_bus
  (0x29000000-0x29ffffff) opb_gpio_0	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4c000000-0x4c00ffff) RS232_1	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4d000000-0x4dffffff) opb_intc_i	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4f000000-0x4f00ffff) ms_rst_4regs_0	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4ff00000-0x4ff03fff) opb_slave1_0	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4fff0000-0x4fffffff) opb_timer_0	plb_bus->plb2opb_bridge_i->opb_bus
  (0x50000000-0x50ffffff) plb_emc_0	plb_bus
  (0xffff0000-0xffffffff) plb_bram_if_cntlr_i	plb_bus
Address Map for Processor ppc405_ppcjtag_chain
  (0b0000010000-0b0000010011) ppc405_ppcjtag_chain	
  (0b0000100000-0b0000100011) ppc405_ppcjtag_chain	

Check platform address map ...

Overriding system level properties ...
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 41 - plb_bus (plb_v34) tool is overriding PARAMETER C_PLB_NUM_MASTERS
   value to 3
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 43 - plb_bus (plb_v34) tool is overriding PARAMETER C_PLB_MID_WIDTH
   value to 2
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 44 - plb_bus (plb_v34) tool is overriding PARAMETER C_PLB_AWIDTH value
   to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 45 - plb_bus (plb_v34) tool is overriding PARAMETER C_PLB_DWIDTH value
   to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 49 - plb_bus (plb_v34) tool is overriding PARAMETER C_DCR_AWIDTH value
   to 10
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 50 - plb_bus (plb_v34) tool is overriding PARAMETER C_DCR_DWIDTH value
   to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\modified_plb_ddr
   _controller_v1_00_c\data\modified_plb_ddr_controller_v2_1_0.mpd line 53 -
   plb_ddr_controller_i (modified_plb_ddr_controller) tool is overriding
   PARAMETER C_PLB_NUM_MASTERS value to 3
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\modified_plb_ddr
   _controller_v1_00_c\data\modified_plb_ddr_controller_v2_1_0.mpd line 54 -
   plb_ddr_controller_i (modified_plb_ddr_controller) tool is overriding
   PARAMETER C_PLB_MID_WIDTH value to 2
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\modified_plb_ddr
   _controller_v1_00_c\data\modified_plb_ddr_controller_v2_1_0.mpd line 55 -
   plb_ddr_controller_i (modified_plb_ddr_controller) tool is overriding
   PARAMETER C_PLB_AWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\modified_plb_ddr
   _controller_v1_00_c\data\modified_plb_ddr_controller_v2_1_0.mpd line 56 -
   plb_ddr_controller_i (modified_plb_ddr_controller) tool is overriding
   PARAMETER C_PLB_DWIDTH value to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\data\plb_bram
   _if_cntlr_v2_1_0.mpd line 42 - plb_bram_if_cntlr_i (plb_bram_if_cntlr) tool
   is overriding PARAMETER c_num_masters value to 3
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\data\plb_bram
   _if_cntlr_v2_1_0.mpd line 46 - plb_bram_if_cntlr_i (plb_bram_if_cntlr) tool
   is overriding PARAMETER c_plb_dwidth value to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\data\plb_bram
   _if_cntlr_v2_1_0.mpd line 47 - plb_bram_if_cntlr_i (plb_bram_if_cntlr) tool
   is overriding PARAMETER c_plb_awidth value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\data\plb_bram
   _if_cntlr_v2_1_0.mpd line 49 - plb_bram_if_cntlr_i (plb_bram_if_cntlr) tool
   is overriding PARAMETER c_plb_mid_width value to 2


INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 38 - bram (bram_block) tool is overriding PARAMETER C_PORT_DWIDTH
   value to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 39 - bram (bram_block) tool is overriding PARAMETER C_PORT_AWIDTH
   value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 40 - bram (bram_block) tool is overriding PARAMETER C_NUM_WE
   value to 8
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 48 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_PLB_AWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 49 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_PLB_DWIDTH value to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 50 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_PLB_NUM_MASTERS value to 3
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 51 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_PLB_MID_WIDTH value to 2
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 52 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 53 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 56 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_DCR_AWIDTH value to 10
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 57 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_DCR_DWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 36 - opb_bus (opb_v20) tool is overriding PARAMETER C_OPB_AWIDTH value
   to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 37 - opb_bus (opb_v20) tool is overriding PARAMETER C_OPB_DWIDTH value
   to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 38 - opb_bus (opb_v20) tool is overriding PARAMETER C_NUM_MASTERS value
   to 2
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 39 - opb_bus (opb_v20) tool is overriding PARAMETER C_NUM_SLAVES value
   to 7
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 42 - opb_intc_i (opb_intc) tool is overriding PARAMETER C_OPB_AWIDTH
   value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 43 - opb_intc_i (opb_intc) tool is overriding PARAMETER C_OPB_DWIDTH
   value to 32
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core_v2_1_0.tc
l ...
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 46 - opb_intc_i (opb_intc) tcl is overriding PARAMETER
   C_NUM_INTR_INPUTS value to 21
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core_v2_1_0.tc
l ...
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 47 - opb_intc_i (opb_intc) tcl is overriding PARAMETER C_KIND_OF_INTR
   value to 0b00000000000000000000000001000000
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core_v2_1_0.tc
l ...


INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 48 - opb_intc_i (opb_intc) tcl is overriding PARAMETER C_KIND_OF_EDGE
   value to 0b00000000000000000000000001000000
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core_v2_1_0.tc
l ...
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 49 - opb_intc_i (opb_intc) tcl is overriding PARAMETER C_KIND_OF_LVL
   value to 0b00000000000000000000000000000001
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_uartlite_v1_00_b\data\opb_uartlite_
   v2_1_0.mpd line 37 - RS232_1 (opb_uartlite) tool is overriding PARAMETER
   C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_uartlite_v1_00_b\data\opb_uartlite_
   v2_1_0.mpd line 38 - RS232_1 (opb_uartlite) tool is overriding PARAMETER
   C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\opbslave_ext_bri
   dge_v3_10_a\data\opbslave_ext_bridge_v2_1_0.mpd line 20 -
   opbslave_ext_bridge_i (opbslave_ext_bridge) tool is overriding PARAMETER
   C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\opbslave_ext_bri
   dge_v3_10_a\data\opbslave_ext_bridge_v2_1_0.mpd line 21 -
   opbslave_ext_bridge_i (opbslave_ext_bridge) tool is overriding PARAMETER
   C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\plb_psb_bridge_v
   1_00_a\data\plb_psb_bridge_v2_1_0.mpd line 87 - plb_psb_bridge_i
   (plb_psb_bridge) tool is overriding PARAMETER C_PLB_NUM_MASTERS value to 3
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\plb_psb_bridge_v
   1_00_a\data\plb_psb_bridge_v2_1_0.mpd line 88 - plb_psb_bridge_i
   (plb_psb_bridge) tool is overriding PARAMETER C_PLB_MID_WIDTH value to 2
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\plb_psb_bridge_v
   1_00_a\data\plb_psb_bridge_v2_1_0.mpd line 93 - plb_psb_bridge_i
   (plb_psb_bridge) tool is overriding PARAMETER C_PLB_AWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\plb_psb_bridge_v
   1_00_a\data\plb_psb_bridge_v2_1_0.mpd line 94 - plb_psb_bridge_i
   (plb_psb_bridge) tool is overriding PARAMETER C_PLB_DWIDTH value to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\dcr_v29_v1_00_a\data\dcr_v29_v2_1_0.mpd
   line 38 - dcr_bus (dcr_v29) tool is overriding PARAMETER C_DCR_NUM_SLAVES
   value to 2
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\dcr_v29_v1_00_a\data\dcr_v29_v2_1_0.mpd
   line 39 - dcr_bus (dcr_v29) tool is overriding PARAMETER C_DCR_AWIDTH value
   to 10
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\dcr_v29_v1_00_a\data\dcr_v29_v2_1_0.mpd
   line 40 - dcr_bus (dcr_v29) tool is overriding PARAMETER C_DCR_DWIDTH value
   to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\ms_rst_4regs_v1_
   00_a\data\ms_rst_4regs_v2_1_0.mpd line 31 - ms_rst_4regs_0 (ms_rst_4regs)
   tool is overriding PARAMETER C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\ms_rst_4regs_v1_
   00_a\data\ms_rst_4regs_v2_1_0.mpd line 32 - ms_rst_4regs_0 (ms_rst_4regs)
   tool is overriding PARAMETER C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\opb_slave1_v1_00
   _a\data\opb_slave1_v2_1_0.mpd line 31 - opb_slave1_0 (opb_slave1) tool is
   overriding PARAMETER C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\opb_slave1_v1_00
   _a\data\opb_slave1_v2_1_0.mpd line 32 - opb_slave1_0 (opb_slave1) tool is
   overriding PARAMETER C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_emc_v2_00_a\data\plb_emc_v2_1_0.mpd
   line 38 - plb_emc_0 (plb_emc) tool is overriding PARAMETER C_NUM_MASTERS
   value to 3
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_emc_v2_00_a\data\plb_emc_v2_1_0.mpd
   line 92 - plb_emc_0 (plb_emc) tool is overriding PARAMETER C_PLB_DWIDTH value
   to 64


INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_emc_v2_00_a\data\plb_emc_v2_1_0.mpd
   line 93 - plb_emc_0 (plb_emc) tool is overriding PARAMETER C_PLB_AWIDTH value
   to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_emc_v2_00_a\data\plb_emc_v2_1_0.mpd
   line 96 - plb_emc_0 (plb_emc) tool is overriding PARAMETER C_PLB_MID_WIDTH
   value to 2
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpio_v2_1_0.m
   pd line 38 - opb_gpio_0 (opb_gpio) tool is overriding PARAMETER C_OPB_AWIDTH
   value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpio_v2_1_0.m
   pd line 39 - opb_gpio_0 (opb_gpio) tool is overriding PARAMETER C_OPB_DWIDTH
   value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_timer_v1_00_b\data\opb_timer_v2_1_0
   .mpd line 41 - opb_timer_0 (opb_timer) tool is overriding PARAMETER
   C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_timer_v1_00_b\data\opb_timer_v2_1_0
   .mpd line 42 - opb_timer_0 (opb_timer) tool is overriding PARAMETER
   C_OPB_DWIDTH value to 32

Running system level Update ...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core_v2_1_0.tc
l ...

Check platform configuration ...
INFO:MDT - IPNAME:modified_plb_ddr_controller INSTANCE:plb_ddr_controller_i -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs line 143 -
   An example UCF for this core is available and must be modified for use in the
   system. Please refer to the EDK Getting Started guide for the location of
   this file.
IPNAME:plb_v34 INSTANCE:plb_bus -
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs line 129 - 3
master(s) : 5 slave(s)
IPNAME:opb_v20 INSTANCE:opb_bus -
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs line 205 - 2
master(s) : 7 slave(s)
IPNAME:dcr_v29 INSTANCE:dcr_bus -
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs line 338 - 1
master(s) : 2 slave(s)

Check port drivers...



Performing Clock DRCs...

WARNING:MDT - No Top-level Input clock for the design. 


INFO:MDT - The following PARAMETERs of os uCOS-II are ignored as their category
   selection PARAMETER uC-Probe is set to "false" in MSS 
WARNING:MDT - C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mss
   line 20 - Ignoring PARAMETER uC-Probe  ...
WARNING:MDT - C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mss
   line 53 - PARAMETER use_dcr is deprecated !. The parameter USE_DCR for the
   intc driver has been deprecated.  Any reference to this parameter in the MSS
   file will be ignored..
   To avoid seeing this Warning again, please remove PARAMETER use_dcr.
INFO:MDT - List of peripherals addressable from processor instance ppc405_i : 
  - plb_bus
  - plb2opb_bridge_i
  - plb_ddr_controller_i
WARNING:MDT - C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs
   line 143 - No Driver Found for instance plb_ddr_controller_i. To avoid seeing
   this warning, assign the appropriate driver or driver "generic 1.00.a " to
   instance plb_ddr_controller_i

  - plb_bram_if_cntlr_i
WARNING:MDT - C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs
   line 169 - No Driver Found for instance plb_bram_if_cntlr_i. To avoid seeing
   this warning, assign the appropriate driver or driver "generic 1.00.a " to
   instance plb_bram_if_cntlr_i

  - opb_bus
  - opb_gpio_0
  - opb_intc_i
  - RS232_1
  - ms_rst_4regs_0
  - opb_slave1_0
  - opb_timer_0
  - plb_psb_bridge_i
WARNING:MDT - C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs
   line 306 - No Driver Found for instance plb_psb_bridge_i. To avoid seeing
   this warning, assign the appropriate driver or driver "generic 1.00.a " to
   instance plb_psb_bridge_i

  - plb_emc_0
INFO:MDT - List of peripherals addressable from processor instance
   ppc405_ppcjtag_chain : 

Building Directory Structure for ppc405_i



Generating platform libraries and device drivers ...

Running CopyFiles ...

Copying files for os uCOS-II_v2_86_a from
C:\edk_user_repository\Micrium\bsp\uCOS-II_v2_86_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\uCOS-II_v2
_86_a\ ...



Copying files for driver plbarb_v1_01_a from
C:\EDK\sw\XilinxProcessorIPLib\drivers\plbarb_v1_01_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\plbarb_v1_
01_a\ ...



Copying files for driver plb2opb_v1_00_a from
C:\EDK\sw\XilinxProcessorIPLib\drivers\plb2opb_v1_00_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\plb2opb_v1
_00_a\ ...



Copying files for driver opbarb_v1_02_a from
C:\EDK\sw\XilinxProcessorIPLib\drivers\opbarb_v1_02_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\opbarb_v1_
02_a\ ...



Copying files for driver gpio_v2_01_a from
C:\EDK\sw\XilinxProcessorIPLib\drivers\gpio_v2_01_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\gpio_v2_01
_a\ ...



Copying files for driver intc_v1_00_c from
C:\EDK\sw\XilinxProcessorIPLib\drivers\intc_v1_00_c\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\intc_v1_00
_c\ ...



Copying files for driver uartlite_v1_01_a from
C:\EDK\sw\XilinxProcessorIPLib\drivers\uartlite_v1_01_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\uartlite_v
1_01_a\ ...



Copying files for driver ms_rst_4regs_v1_00_a from
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\drivers\ms_rst_4regs_v1_00
_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\ms_rst_4re
gs_v1_00_a\ ...



Copying files for driver opb_slave1_v1_00_a from
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\drivers\opb_slave1_v1_00_a
\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\opb_slave1
_v1_00_a\ ...



Copying files for driver tmrctr_v1_00_b from
C:\EDK\sw\XilinxProcessorIPLib\drivers\tmrctr_v1_00_b\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\tmrctr_v1_
00_b\ ...



Copying files for driver cpu_ppc405_v1_00_a from
C:\EDK\sw\XilinxProcessorIPLib\drivers\cpu_ppc405_v1_00_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\cpu_ppc405
_v1_00_a\ ...



Running DRCs for OSes, Drivers and Libraries ... 
uC/OS-II DRC ...

Running generate for OS'es, Drivers and Libraries ... 



Running post_generate for OS'es, Drivers and Libraries ... 

Running make for Drivers and Libraries ... 

Configuring make for target include using:

make -s include "COMPILER=powerpc-eabi-gcc" "ARCHIVER=powerpc-eabi-ar"
"COMPILER_FLAGS= -O2 -c" "EXTRA_COMPILER_FLAGS=-g" 



Configuring make for target libs using:

make -s libs "COMPILER=powerpc-eabi-gcc" "ARCHIVER=powerpc-eabi-ar"
"COMPILER_FLAGS= -O2 -c" "EXTRA_COMPILER_FLAGS=-g" 
Compiling common


Compiling ipif


powerpc-eabi-ar: creating ../../../lib/libxil.a


Compiling bsp


Compiling plb_arbiter


Compiling plb_to_opb


Compiling opbarb


Compiling gpio


Compiling intc


Compiling uartlite


Compiling ms_rst_4regs


Compiling opb_slave1


Compiling tmrctr


Compiling cpu_ppc405



Libraries generated in
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\lib\ directory

Running execs_generate for OS'es, Drivers and Libraries ... 

Building Directory Structure for ppc405_ppcjtag_chain



Generating platform libraries and device drivers ...

Running CopyFiles ...

Copying files for os standalone_v1_00_a from
C:\EDK\sw\lib\bsp\standalone_v1_00_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_ppcjtag_chain\libsr
c\standalone_v1_00_a\ ...



Copying files for driver cpu_ppc405_v1_00_a from
C:\EDK\sw\XilinxProcessorIPLib\drivers\cpu_ppc405_v1_00_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_ppcjtag_chain\libsr
c\cpu_ppc405_v1_00_a\ ...



Running DRCs for OSes, Drivers and Libraries ... 

Running generate for OS'es, Drivers and Libraries ... 



Running post_generate for OS'es, Drivers and Libraries ... 

Running make for Drivers and Libraries ... 

Configuring make for target include using:

make -s include "COMPILER=powerpc-eabi-gcc" "ARCHIVER=powerpc-eabi-ar"
"COMPILER_FLAGS= -O2 -c" "EXTRA_COMPILER_FLAGS=-g" 



Configuring make for target libs using:

make -s libs "COMPILER=powerpc-eabi-gcc" "ARCHIVER=powerpc-eabi-ar"
"COMPILER_FLAGS= -O2 -c" "EXTRA_COMPILER_FLAGS=-g" 
Compiling common


powerpc-eabi-ar: creating ../../../lib/libxil.a


Compiling bsp


Compiling cpu_ppc405



Libraries generated in
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_ppcjtag_chain\lib\
directory

Running execs_generate for OS'es, Drivers and Libraries ... 

LibGen Done. 




Done!

At Local date and time: Tue May 12 14:33:01 2009
 xbash -q -c "cd /cygdrive/c/Baseline_9_Working_Folder/k-rtos-base-profile-task/; /usr/bin/make -f system.make swclean; exit;" started...

rm -rf ppc405_i/lib/
rm -rf ppc405_ppcjtag_chain/lib/
rm -f libgen.log
rm -f EX1_OS/executable.elf 


/usr/bin/bash: igncr: unknown option name







Done!

At Local date and time: Tue May 12 14:33:08 2009
 xbash -q -c "cd /cygdrive/c/Baseline_9_Working_Folder/k-rtos-base-profile-task/; /usr/bin/make -f system.make libs; exit;" started...

*********************************************
Creating software libraries...
*********************************************
libgen -mhs system.mhs -p xc2vp100ff1704-6  system.mss


/usr/bin/bash: igncr: unknown option name


libgen
Xilinx EDK 9.1.02 Build EDK_J_SP2.4
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.

Command Line: libgen -mhs system.mhs -p xc2vp100ff1704-6 system.mss 



Output Directory (-od)		: C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\
Part (-p)			: virtex2p

Software Specification file	: system.mss


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/ppc405_v2_00_c/data/ppc405_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_v34_v1_02_a/data/plb_v34_v2_1_0.tcl
...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_bram_if_cntlr_v1_00_b/data/plb_bram_if
_cntlr_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb2opb_bridge_v1_01_a/data/plb2opb_bridge
_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/opb_intc_v1_00_c/data/opb_intc_v2_1_0.tcl
...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/jtagppc_cntlr_v2_00_a/data/jtagppc_cntlr_v
2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_emc_v2_00_a/data/plb_emc_v2_1_0.tcl
...

Overriding IP level properties ...
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\modified_plb_ddr
   _controller_v1_00_c\data\modified_plb_ddr_controller_v2_1_0.mpd line 50 -
   plb_ddr_controller_i (modified_plb_ddr_controller) tool is overriding
   PARAMETER C_FAMILY value to virtex2p
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 41 - bram (bram_block) tool is overriding PARAMETER C_FAMILY
   value to virtex2p


INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 38 - opb_intc_i (opb_intc) tool is overriding PARAMETER C_FAMILY
   value to virtex2p
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\ppc405_v2_00_c\data\ppc405_v2_1_0.mpd
   line 45 - ppc405_ppcjtag_chain (ppc405) tcl is overriding PARAMETER
   C_ISOCM_DCR_HIGHADDR value to 0b0000010011
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\ppc405_v2_00_c\data\ppc405_v2_1_0.mpd
   line 47 - ppc405_ppcjtag_chain (ppc405) tcl is overriding PARAMETER
   C_DSOCM_DCR_HIGHADDR value to 0b0000100011
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\jtagppc_cntlr_v2_00_a\data\jtagppc_cntl
   r_v2_1_0.mpd line 35 - jtagppc_0 (jtagppc_cntlr) tool is overriding PARAMETER
   C_DEVICE value to 2vp100
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpio_v2_1_0.m
   pd line 40 - opb_gpio_0 (opb_gpio) tool is overriding PARAMETER C_FAMILY
   value to virtex2p
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_timer_v1_00_b\data\opb_timer_v2_1_0
   .mpd line 34 - opb_timer_0 (opb_timer) tool is overriding PARAMETER C_FAMILY
   value to virtex2p

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/bram_if_cntlr_v1_00_b/data/bram_if_cntlr_v
2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/emc_common_v2_00_a/data/emc_common_v2_1_0.
tcl ...


Address Map for Processor ppc405_i
  (0b0000000000-0b0011111111) plb_bus	dcr_bus
  (0b0100000000-0b0111111111) plb2opb_bridge_i	dcr_bus
  (0b1000010000-0b1000010011) ppc405_i	
  (0b1000100000-0b1000100011) ppc405_i	
  (0000000000-0x1fffffff) plb_ddr_controller_i	plb_bus
  (0x29000000-0x29ffffff) opb_gpio_0	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4c000000-0x4c00ffff) RS232_1	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4d000000-0x4dffffff) opb_intc_i	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4f000000-0x4f00ffff) ms_rst_4regs_0	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4ff00000-0x4ff03fff) opb_slave1_0	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4fff0000-0x4fffffff) opb_timer_0	plb_bus->plb2opb_bridge_i->opb_bus
  (0x50000000-0x50ffffff) plb_emc_0	plb_bus
  (0xffff0000-0xffffffff) plb_bram_if_cntlr_i	plb_bus
Address Map for Processor ppc405_ppcjtag_chain
  (0b0000010000-0b0000010011) ppc405_ppcjtag_chain	
  (0b0000100000-0b0000100011) ppc405_ppcjtag_chain	

Check platform address map ...

Overriding system level properties ...
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 41 - plb_bus (plb_v34) tool is overriding PARAMETER C_PLB_NUM_MASTERS
   value to 3
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 43 - plb_bus (plb_v34) tool is overriding PARAMETER C_PLB_MID_WIDTH
   value to 2
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 44 - plb_bus (plb_v34) tool is overriding PARAMETER C_PLB_AWIDTH value
   to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 45 - plb_bus (plb_v34) tool is overriding PARAMETER C_PLB_DWIDTH value
   to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 49 - plb_bus (plb_v34) tool is overriding PARAMETER C_DCR_AWIDTH value
   to 10
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 50 - plb_bus (plb_v34) tool is overriding PARAMETER C_DCR_DWIDTH value
   to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\modified_plb_ddr
   _controller_v1_00_c\data\modified_plb_ddr_controller_v2_1_0.mpd line 53 -
   plb_ddr_controller_i (modified_plb_ddr_controller) tool is overriding
   PARAMETER C_PLB_NUM_MASTERS value to 3
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\modified_plb_ddr
   _controller_v1_00_c\data\modified_plb_ddr_controller_v2_1_0.mpd line 54 -
   plb_ddr_controller_i (modified_plb_ddr_controller) tool is overriding
   PARAMETER C_PLB_MID_WIDTH value to 2
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\modified_plb_ddr
   _controller_v1_00_c\data\modified_plb_ddr_controller_v2_1_0.mpd line 55 -
   plb_ddr_controller_i (modified_plb_ddr_controller) tool is overriding
   PARAMETER C_PLB_AWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\modified_plb_ddr
   _controller_v1_00_c\data\modified_plb_ddr_controller_v2_1_0.mpd line 56 -
   plb_ddr_controller_i (modified_plb_ddr_controller) tool is overriding
   PARAMETER C_PLB_DWIDTH value to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\data\plb_bram
   _if_cntlr_v2_1_0.mpd line 42 - plb_bram_if_cntlr_i (plb_bram_if_cntlr) tool
   is overriding PARAMETER c_num_masters value to 3
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\data\plb_bram
   _if_cntlr_v2_1_0.mpd line 46 - plb_bram_if_cntlr_i (plb_bram_if_cntlr) tool
   is overriding PARAMETER c_plb_dwidth value to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\data\plb_bram
   _if_cntlr_v2_1_0.mpd line 47 - plb_bram_if_cntlr_i (plb_bram_if_cntlr) tool
   is overriding PARAMETER c_plb_awidth value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\data\plb_bram
   _if_cntlr_v2_1_0.mpd line 49 - plb_bram_if_cntlr_i (plb_bram_if_cntlr) tool
   is overriding PARAMETER c_plb_mid_width value to 2


INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 38 - bram (bram_block) tool is overriding PARAMETER C_PORT_DWIDTH
   value to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 39 - bram (bram_block) tool is overriding PARAMETER C_PORT_AWIDTH
   value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 40 - bram (bram_block) tool is overriding PARAMETER C_NUM_WE
   value to 8
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 48 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_PLB_AWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 49 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_PLB_DWIDTH value to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 50 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_PLB_NUM_MASTERS value to 3
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 51 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_PLB_MID_WIDTH value to 2
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 52 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 53 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 56 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_DCR_AWIDTH value to 10
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 57 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_DCR_DWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 36 - opb_bus (opb_v20) tool is overriding PARAMETER C_OPB_AWIDTH value
   to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 37 - opb_bus (opb_v20) tool is overriding PARAMETER C_OPB_DWIDTH value
   to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 38 - opb_bus (opb_v20) tool is overriding PARAMETER C_NUM_MASTERS value
   to 2
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 39 - opb_bus (opb_v20) tool is overriding PARAMETER C_NUM_SLAVES value
   to 7
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 42 - opb_intc_i (opb_intc) tool is overriding PARAMETER C_OPB_AWIDTH
   value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 43 - opb_intc_i (opb_intc) tool is overriding PARAMETER C_OPB_DWIDTH
   value to 32
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core_v2_1_0.tc
l ...
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 46 - opb_intc_i (opb_intc) tcl is overriding PARAMETER
   C_NUM_INTR_INPUTS value to 21
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core_v2_1_0.tc
l ...
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 47 - opb_intc_i (opb_intc) tcl is overriding PARAMETER C_KIND_OF_INTR
   value to 0b00000000000000000000000001000000
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core_v2_1_0.tc
l ...


INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 48 - opb_intc_i (opb_intc) tcl is overriding PARAMETER C_KIND_OF_EDGE
   value to 0b00000000000000000000000001000000
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core_v2_1_0.tc
l ...
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 49 - opb_intc_i (opb_intc) tcl is overriding PARAMETER C_KIND_OF_LVL
   value to 0b00000000000000000000000000000001
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_uartlite_v1_00_b\data\opb_uartlite_
   v2_1_0.mpd line 37 - RS232_1 (opb_uartlite) tool is overriding PARAMETER
   C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_uartlite_v1_00_b\data\opb_uartlite_
   v2_1_0.mpd line 38 - RS232_1 (opb_uartlite) tool is overriding PARAMETER
   C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\opbslave_ext_bri
   dge_v3_10_a\data\opbslave_ext_bridge_v2_1_0.mpd line 20 -
   opbslave_ext_bridge_i (opbslave_ext_bridge) tool is overriding PARAMETER
   C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\opbslave_ext_bri
   dge_v3_10_a\data\opbslave_ext_bridge_v2_1_0.mpd line 21 -
   opbslave_ext_bridge_i (opbslave_ext_bridge) tool is overriding PARAMETER
   C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\plb_psb_bridge_v
   1_00_a\data\plb_psb_bridge_v2_1_0.mpd line 87 - plb_psb_bridge_i
   (plb_psb_bridge) tool is overriding PARAMETER C_PLB_NUM_MASTERS value to 3
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\plb_psb_bridge_v
   1_00_a\data\plb_psb_bridge_v2_1_0.mpd line 88 - plb_psb_bridge_i
   (plb_psb_bridge) tool is overriding PARAMETER C_PLB_MID_WIDTH value to 2
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\plb_psb_bridge_v
   1_00_a\data\plb_psb_bridge_v2_1_0.mpd line 93 - plb_psb_bridge_i
   (plb_psb_bridge) tool is overriding PARAMETER C_PLB_AWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\plb_psb_bridge_v
   1_00_a\data\plb_psb_bridge_v2_1_0.mpd line 94 - plb_psb_bridge_i
   (plb_psb_bridge) tool is overriding PARAMETER C_PLB_DWIDTH value to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\dcr_v29_v1_00_a\data\dcr_v29_v2_1_0.mpd
   line 38 - dcr_bus (dcr_v29) tool is overriding PARAMETER C_DCR_NUM_SLAVES
   value to 2
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\dcr_v29_v1_00_a\data\dcr_v29_v2_1_0.mpd
   line 39 - dcr_bus (dcr_v29) tool is overriding PARAMETER C_DCR_AWIDTH value
   to 10
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\dcr_v29_v1_00_a\data\dcr_v29_v2_1_0.mpd
   line 40 - dcr_bus (dcr_v29) tool is overriding PARAMETER C_DCR_DWIDTH value
   to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\ms_rst_4regs_v1_
   00_a\data\ms_rst_4regs_v2_1_0.mpd line 31 - ms_rst_4regs_0 (ms_rst_4regs)
   tool is overriding PARAMETER C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\ms_rst_4regs_v1_
   00_a\data\ms_rst_4regs_v2_1_0.mpd line 32 - ms_rst_4regs_0 (ms_rst_4regs)
   tool is overriding PARAMETER C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\opb_slave1_v1_00
   _a\data\opb_slave1_v2_1_0.mpd line 31 - opb_slave1_0 (opb_slave1) tool is
   overriding PARAMETER C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\opb_slave1_v1_00
   _a\data\opb_slave1_v2_1_0.mpd line 32 - opb_slave1_0 (opb_slave1) tool is
   overriding PARAMETER C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_emc_v2_00_a\data\plb_emc_v2_1_0.mpd
   line 38 - plb_emc_0 (plb_emc) tool is overriding PARAMETER C_NUM_MASTERS
   value to 3
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_emc_v2_00_a\data\plb_emc_v2_1_0.mpd
   line 92 - plb_emc_0 (plb_emc) tool is overriding PARAMETER C_PLB_DWIDTH value
   to 64


INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_emc_v2_00_a\data\plb_emc_v2_1_0.mpd
   line 93 - plb_emc_0 (plb_emc) tool is overriding PARAMETER C_PLB_AWIDTH value
   to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_emc_v2_00_a\data\plb_emc_v2_1_0.mpd
   line 96 - plb_emc_0 (plb_emc) tool is overriding PARAMETER C_PLB_MID_WIDTH
   value to 2
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpio_v2_1_0.m
   pd line 38 - opb_gpio_0 (opb_gpio) tool is overriding PARAMETER C_OPB_AWIDTH
   value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpio_v2_1_0.m
   pd line 39 - opb_gpio_0 (opb_gpio) tool is overriding PARAMETER C_OPB_DWIDTH
   value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_timer_v1_00_b\data\opb_timer_v2_1_0
   .mpd line 41 - opb_timer_0 (opb_timer) tool is overriding PARAMETER
   C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_timer_v1_00_b\data\opb_timer_v2_1_0
   .mpd line 42 - opb_timer_0 (opb_timer) tool is overriding PARAMETER
   C_OPB_DWIDTH value to 32

Running system level Update ...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core_v2_1_0.tc
l ...

Check platform configuration ...
INFO:MDT - IPNAME:modified_plb_ddr_controller INSTANCE:plb_ddr_controller_i -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs line 143 -
   An example UCF for this core is available and must be modified for use in the
   system. Please refer to the EDK Getting Started guide for the location of
   this file.
IPNAME:plb_v34 INSTANCE:plb_bus -
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs line 129 - 3
master(s) : 5 slave(s)
IPNAME:opb_v20 INSTANCE:opb_bus -
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs line 205 - 2
master(s) : 7 slave(s)
IPNAME:dcr_v29 INSTANCE:dcr_bus -
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs line 338 - 1
master(s) : 2 slave(s)

Check port drivers...



Performing Clock DRCs...

WARNING:MDT - No Top-level Input clock for the design. 


INFO:MDT - The following PARAMETERs of os uCOS-II are ignored as their category
   selection PARAMETER uC-Probe is set to "false" in MSS 
WARNING:MDT - C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mss
   line 20 - Ignoring PARAMETER uC-Probe  ...
WARNING:MDT - C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mss
   line 53 - PARAMETER use_dcr is deprecated !. The parameter USE_DCR for the
   intc driver has been deprecated.  Any reference to this parameter in the MSS
   file will be ignored..
   To avoid seeing this Warning again, please remove PARAMETER use_dcr.
INFO:MDT - List of peripherals addressable from processor instance ppc405_i : 
  - plb_bus
  - plb2opb_bridge_i
  - plb_ddr_controller_i
WARNING:MDT - C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs
   line 143 - No Driver Found for instance plb_ddr_controller_i. To avoid seeing
   this warning, assign the appropriate driver or driver "generic 1.00.a " to
   instance plb_ddr_controller_i

  - plb_bram_if_cntlr_i
WARNING:MDT - C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs
   line 169 - No Driver Found for instance plb_bram_if_cntlr_i. To avoid seeing
   this warning, assign the appropriate driver or driver "generic 1.00.a " to
   instance plb_bram_if_cntlr_i

  - opb_bus
  - opb_gpio_0
  - opb_intc_i
  - RS232_1
  - ms_rst_4regs_0
  - opb_slave1_0
  - opb_timer_0
  - plb_psb_bridge_i
WARNING:MDT - C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs
   line 306 - No Driver Found for instance plb_psb_bridge_i. To avoid seeing
   this warning, assign the appropriate driver or driver "generic 1.00.a " to
   instance plb_psb_bridge_i

  - plb_emc_0
INFO:MDT - List of peripherals addressable from processor instance
   ppc405_ppcjtag_chain : 

Building Directory Structure for ppc405_i



Generating platform libraries and device drivers ...

Running CopyFiles ...

Copying files for os uCOS-II_v2_86_a from
C:\edk_user_repository\Micrium\bsp\uCOS-II_v2_86_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\uCOS-II_v2
_86_a\ ...



Copying files for driver plbarb_v1_01_a from
C:\EDK\sw\XilinxProcessorIPLib\drivers\plbarb_v1_01_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\plbarb_v1_
01_a\ ...



Copying files for driver plb2opb_v1_00_a from
C:\EDK\sw\XilinxProcessorIPLib\drivers\plb2opb_v1_00_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\plb2opb_v1
_00_a\ ...



Copying files for driver opbarb_v1_02_a from
C:\EDK\sw\XilinxProcessorIPLib\drivers\opbarb_v1_02_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\opbarb_v1_
02_a\ ...



Copying files for driver gpio_v2_01_a from
C:\EDK\sw\XilinxProcessorIPLib\drivers\gpio_v2_01_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\gpio_v2_01
_a\ ...



Copying files for driver intc_v1_00_c from
C:\EDK\sw\XilinxProcessorIPLib\drivers\intc_v1_00_c\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\intc_v1_00
_c\ ...



Copying files for driver uartlite_v1_01_a from
C:\EDK\sw\XilinxProcessorIPLib\drivers\uartlite_v1_01_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\uartlite_v
1_01_a\ ...



Copying files for driver ms_rst_4regs_v1_00_a from
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\drivers\ms_rst_4regs_v1_00
_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\ms_rst_4re
gs_v1_00_a\ ...



Copying files for driver opb_slave1_v1_00_a from
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\drivers\opb_slave1_v1_00_a
\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\opb_slave1
_v1_00_a\ ...



Copying files for driver tmrctr_v1_00_b from
C:\EDK\sw\XilinxProcessorIPLib\drivers\tmrctr_v1_00_b\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\tmrctr_v1_
00_b\ ...



Copying files for driver cpu_ppc405_v1_00_a from
C:\EDK\sw\XilinxProcessorIPLib\drivers\cpu_ppc405_v1_00_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\cpu_ppc405
_v1_00_a\ ...



Running DRCs for OSes, Drivers and Libraries ... 
uC/OS-II DRC ...

Running generate for OS'es, Drivers and Libraries ... 



Running post_generate for OS'es, Drivers and Libraries ... 

Running make for Drivers and Libraries ... 

Configuring make for target include using:

make -s include "COMPILER=powerpc-eabi-gcc" "ARCHIVER=powerpc-eabi-ar"
"COMPILER_FLAGS= -O2 -c" "EXTRA_COMPILER_FLAGS=-g" 



Configuring make for target libs using:

make -s libs "COMPILER=powerpc-eabi-gcc" "ARCHIVER=powerpc-eabi-ar"
"COMPILER_FLAGS= -O2 -c" "EXTRA_COMPILER_FLAGS=-g" 
Compiling common


Compiling ipif


powerpc-eabi-ar: creating ../../../lib/libxil.a


Compiling bsp


Compiling plb_arbiter


Compiling plb_to_opb


Compiling opbarb


Compiling gpio


Compiling intc


Compiling uartlite


Compiling ms_rst_4regs


Compiling opb_slave1


Compiling tmrctr


Compiling cpu_ppc405



Libraries generated in
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\lib\ directory

Running execs_generate for OS'es, Drivers and Libraries ... 

Building Directory Structure for ppc405_ppcjtag_chain



Generating platform libraries and device drivers ...

Running CopyFiles ...

Copying files for os standalone_v1_00_a from
C:\EDK\sw\lib\bsp\standalone_v1_00_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_ppcjtag_chain\libsr
c\standalone_v1_00_a\ ...



Copying files for driver cpu_ppc405_v1_00_a from
C:\EDK\sw\XilinxProcessorIPLib\drivers\cpu_ppc405_v1_00_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_ppcjtag_chain\libsr
c\cpu_ppc405_v1_00_a\ ...



Running DRCs for OSes, Drivers and Libraries ... 

Running generate for OS'es, Drivers and Libraries ... 



Running post_generate for OS'es, Drivers and Libraries ... 

Running make for Drivers and Libraries ... 

Configuring make for target include using:

make -s include "COMPILER=powerpc-eabi-gcc" "ARCHIVER=powerpc-eabi-ar"
"COMPILER_FLAGS= -O2 -c" "EXTRA_COMPILER_FLAGS=-g" 



Configuring make for target libs using:

make -s libs "COMPILER=powerpc-eabi-gcc" "ARCHIVER=powerpc-eabi-ar"
"COMPILER_FLAGS= -O2 -c" "EXTRA_COMPILER_FLAGS=-g" 


Compiling common


powerpc-eabi-ar: creating ../../../lib/libxil.a


Compiling bsp


Compiling cpu_ppc405



Libraries generated in
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_ppcjtag_chain\lib\
directory

Running execs_generate for OS'es, Drivers and Libraries ... 

LibGen Done. 




Done!

At Local date and time: Tue May 12 14:33:38 2009
 xbash -q -c "cd /cygdrive/c/Baseline_9_Working_Folder/k-rtos-base-profile-task/; /usr/bin/make -f system.make program; exit;" started...

powerpc-eabi-gcc -O2 C:/Micrium/SOFTWARE/EvalBoards/Amirix/AP1000/GNU/EX1_OS/app.c  -o EX1_OS/executable.elf \
      -g    -I./ppc405_i/include/  -L./ppc405_i/lib/  \
  


/usr/bin/bash: igncr: unknown option name


powerpc-eabi-size EX1_OS/executable.elf 
   text	   data	    bss	    dec	    hex	filename
  29390	    508	  11992	  41890	   a3a2	EX1_OS/executable.elf





Done!

At Local date and time: Tue May 12 14:33:43 2009
 xbash -q -c "cd /cygdrive/c/Baseline_9_Working_Folder/k-rtos-base-profile-task/; /usr/bin/make -f system.make init_bram; exit;" started...

/usr/bin/bash: igncr: unknown option name


*********************************************
Initializing BRAM contents of the bitstream
*********************************************
bitinit system.mhs  -pe ppc405_i EX1_OS/executable.elf  \
-bt implementation/system.bit -o implementation/download.bit



bitinit version Xilinx EDK 9.1.02 Build EDK_J_SP2.4
Copyright (c) Xilinx Inc. 2002.

Parsing MHS File system.mhs...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/ppc405_v2_00_c/data/ppc405_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_v34_v1_02_a/data/plb_v34_v2_1_0.tcl
...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_bram_if_cntlr_v1_00_b/data/plb_bram_if
_cntlr_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb2opb_bridge_v1_01_a/data/plb2opb_bridge
_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/opb_intc_v1_00_c/data/opb_intc_v2_1_0.tcl
...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/jtagppc_cntlr_v2_00_a/data/jtagppc_cntlr_v
2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_emc_v2_00_a/data/plb_emc_v2_1_0.tcl
...



Overriding IP level properties ...
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\modified_plb_ddr
   _controller_v1_00_c\data\modified_plb_ddr_controller_v2_1_0.mpd line 50 -
   plb_ddr_controller_i (modified_plb_ddr_controller) tool is overriding
   PARAMETER C_FAMILY value to 
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 41 - bram (bram_block) tool is overriding PARAMETER C_FAMILY
   value to 
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 38 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_FAMILY value to 
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 38 - opb_intc_i (opb_intc) tool is overriding PARAMETER C_FAMILY
   value to 
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\plb_psb_bridge_v
   1_00_a\data\plb_psb_bridge_v2_1_0.mpd line 97 - plb_psb_bridge_i
   (plb_psb_bridge) tool is overriding PARAMETER C_FAMILY value to 
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\ppc405_v2_00_c\data\ppc405_v2_1_0.mpd
   line 45 - ppc405_ppcjtag_chain (ppc405) tcl is overriding PARAMETER
   C_ISOCM_DCR_HIGHADDR value to 0b0000010011
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\ppc405_v2_00_c\data\ppc405_v2_1_0.mpd
   line 47 - ppc405_ppcjtag_chain (ppc405) tcl is overriding PARAMETER
   C_DSOCM_DCR_HIGHADDR value to 0b0000100011
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\jtagppc_cntlr_v2_00_a\data\jtagppc_cntl
   r_v2_1_0.mpd line 35 - jtagppc_0 (jtagppc_cntlr) tool is overriding PARAMETER
   C_DEVICE value to 
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\ms_rst_4regs_v1_
   00_a\data\ms_rst_4regs_v2_1_0.mpd line 34 - ms_rst_4regs_0 (ms_rst_4regs)
   tool is overriding PARAMETER C_FAMILY value to 
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\opb_slave1_v1_00
   _a\data\opb_slave1_v2_1_0.mpd line 34 - opb_slave1_0 (opb_slave1) tool is
   overriding PARAMETER C_FAMILY value to 
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpio_v2_1_0.m
   pd line 40 - opb_gpio_0 (opb_gpio) tool is overriding PARAMETER C_FAMILY
   value to 
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_timer_v1_00_b\data\opb_timer_v2_1_0
   .mpd line 34 - opb_timer_0 (opb_timer) tool is overriding PARAMETER C_FAMILY
   value to 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/bram_if_cntlr_v1_00_b/data/bram_if_cntlr_v
2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/emc_common_v2_00_a/data/emc_common_v2_1_0.
tcl ...


Address Map for Processor ppc405_i
  (0b0000000000-0b0011111111) plb_bus	dcr_bus
  (0b0100000000-0b0111111111) plb2opb_bridge_i	dcr_bus
  (0b1000010000-0b1000010011) ppc405_i	
  (0b1000100000-0b1000100011) ppc405_i	
  (0000000000-0x1fffffff) plb_ddr_controller_i	plb_bus
  (0x29000000-0x29ffffff) opb_gpio_0	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4c000000-0x4c00ffff) RS232_1	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4d000000-0x4dffffff) opb_intc_i	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4f000000-0x4f00ffff) ms_rst_4regs_0	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4ff00000-0x4ff03fff) opb_slave1_0	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4fff0000-0x4fffffff) opb_timer_0	plb_bus->plb2opb_bridge_i->opb_bus
  (0x50000000-0x50ffffff) plb_emc_0	plb_bus
  (0xffff0000-0xffffffff) plb_bram_if_cntlr_i	plb_bus
Address Map for Processor ppc405_ppcjtag_chain
  (0b0000010000-0b0000010011) ppc405_ppcjtag_chain	
  (0b0000100000-0b0000100011) ppc405_ppcjtag_chain	

Initializing Memory...
Checking ELFs associated with PPC405 instance ppc405_i for overlap...


Analyzing file EX1_OS/executable.elf...
Running Data2Mem with the following command:
data2mem -bm "implementation/system_bd" -bt "implementation/system.bit"  -bd
"EX1_OS/executable.elf" tag ppc405_i  -o b implementation/download.bit 


Memory Initialization completed successfully.





Done!

At Local date and time: Tue May 12 14:37:20 2009
 xbash -q -c "cd /cygdrive/c/Baseline_9_Working_Folder/k-rtos-base-profile-task/; /usr/bin/make -f system.make swclean; exit;" started...

/usr/bin/bash: igncr: unknown option name


rm -rf ppc405_i/lib/
rm -rf ppc405_ppcjtag_chain/lib/
rm -f libgen.log
rm -f EX1_OS/executable.elf 





Done!

At Local date and time: Tue May 12 14:37:25 2009
 xbash -q -c "cd /cygdrive/c/Baseline_9_Working_Folder/k-rtos-base-profile-task/; /usr/bin/make -f system.make libs; exit;" started...

/usr/bin/bash: igncr: unknown option name


*********************************************
Creating software libraries...
*********************************************
libgen -mhs system.mhs -p xc2vp100ff1704-6  system.mss


libgen
Xilinx EDK 9.1.02 Build EDK_J_SP2.4
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.

Command Line: libgen -mhs system.mhs -p xc2vp100ff1704-6 system.mss 



Output Directory (-od)		: C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\
Part (-p)			: virtex2p

Software Specification file	: system.mss


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/ppc405_v2_00_c/data/ppc405_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_v34_v1_02_a/data/plb_v34_v2_1_0.tcl
...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_bram_if_cntlr_v1_00_b/data/plb_bram_if
_cntlr_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb2opb_bridge_v1_01_a/data/plb2opb_bridge
_v2_1_0.tcl ...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/opb_intc_v1_00_c/data/opb_intc_v2_1_0.tcl
...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/jtagppc_cntlr_v2_00_a/data/jtagppc_cntlr_v
2_1_0.tcl ...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_emc_v2_00_a/data/plb_emc_v2_1_0.tcl
...

Overriding IP level properties ...
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\modified_plb_ddr
   _controller_v1_00_c\data\modified_plb_ddr_controller_v2_1_0.mpd line 50 -
   plb_ddr_controller_i (modified_plb_ddr_controller) tool is overriding
   PARAMETER C_FAMILY value to virtex2p
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 41 - bram (bram_block) tool is overriding PARAMETER C_FAMILY
   value to virtex2p
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 38 - opb_intc_i (opb_intc) tool is overriding PARAMETER C_FAMILY
   value to virtex2p


INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\ppc405_v2_00_c\data\ppc405_v2_1_0.mpd
   line 45 - ppc405_ppcjtag_chain (ppc405) tcl is overriding PARAMETER
   C_ISOCM_DCR_HIGHADDR value to 0b0000010011
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\ppc405_v2_00_c\data\ppc405_v2_1_0.mpd
   line 47 - ppc405_ppcjtag_chain (ppc405) tcl is overriding PARAMETER
   C_DSOCM_DCR_HIGHADDR value to 0b0000100011
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\jtagppc_cntlr_v2_00_a\data\jtagppc_cntl
   r_v2_1_0.mpd line 35 - jtagppc_0 (jtagppc_cntlr) tool is overriding PARAMETER
   C_DEVICE value to 2vp100
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpio_v2_1_0.m
   pd line 40 - opb_gpio_0 (opb_gpio) tool is overriding PARAMETER C_FAMILY
   value to virtex2p
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_timer_v1_00_b\data\opb_timer_v2_1_0
   .mpd line 34 - opb_timer_0 (opb_timer) tool is overriding PARAMETER C_FAMILY
   value to virtex2p

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/bram_if_cntlr_v1_00_b/data/bram_if_cntlr_v
2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/emc_common_v2_00_a/data/emc_common_v2_1_0.
tcl ...


Address Map for Processor ppc405_i
  (0b0000000000-0b0011111111) plb_bus	dcr_bus
  (0b0100000000-0b0111111111) plb2opb_bridge_i	dcr_bus
  (0b1000010000-0b1000010011) ppc405_i	
  (0b1000100000-0b1000100011) ppc405_i	
  (0000000000-0x1fffffff) plb_ddr_controller_i	plb_bus
  (0x29000000-0x29ffffff) opb_gpio_0	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4c000000-0x4c00ffff) RS232_1	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4d000000-0x4dffffff) opb_intc_i	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4f000000-0x4f00ffff) ms_rst_4regs_0	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4ff00000-0x4ff03fff) opb_slave1_0	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4fff0000-0x4fffffff) opb_timer_0	plb_bus->plb2opb_bridge_i->opb_bus
  (0x50000000-0x50ffffff) plb_emc_0	plb_bus
  (0xffff0000-0xffffffff) plb_bram_if_cntlr_i	plb_bus
Address Map for Processor ppc405_ppcjtag_chain
  (0b0000010000-0b0000010011) ppc405_ppcjtag_chain	
  (0b0000100000-0b0000100011) ppc405_ppcjtag_chain	

Check platform address map ...

Overriding system level properties ...
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 41 - plb_bus (plb_v34) tool is overriding PARAMETER C_PLB_NUM_MASTERS
   value to 3
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 43 - plb_bus (plb_v34) tool is overriding PARAMETER C_PLB_MID_WIDTH
   value to 2
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 44 - plb_bus (plb_v34) tool is overriding PARAMETER C_PLB_AWIDTH value
   to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 45 - plb_bus (plb_v34) tool is overriding PARAMETER C_PLB_DWIDTH value
   to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 49 - plb_bus (plb_v34) tool is overriding PARAMETER C_DCR_AWIDTH value
   to 10
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 50 - plb_bus (plb_v34) tool is overriding PARAMETER C_DCR_DWIDTH value
   to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\modified_plb_ddr
   _controller_v1_00_c\data\modified_plb_ddr_controller_v2_1_0.mpd line 53 -
   plb_ddr_controller_i (modified_plb_ddr_controller) tool is overriding
   PARAMETER C_PLB_NUM_MASTERS value to 3
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\modified_plb_ddr
   _controller_v1_00_c\data\modified_plb_ddr_controller_v2_1_0.mpd line 54 -
   plb_ddr_controller_i (modified_plb_ddr_controller) tool is overriding
   PARAMETER C_PLB_MID_WIDTH value to 2
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\modified_plb_ddr
   _controller_v1_00_c\data\modified_plb_ddr_controller_v2_1_0.mpd line 55 -
   plb_ddr_controller_i (modified_plb_ddr_controller) tool is overriding
   PARAMETER C_PLB_AWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\modified_plb_ddr
   _controller_v1_00_c\data\modified_plb_ddr_controller_v2_1_0.mpd line 56 -
   plb_ddr_controller_i (modified_plb_ddr_controller) tool is overriding
   PARAMETER C_PLB_DWIDTH value to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\data\plb_bram
   _if_cntlr_v2_1_0.mpd line 42 - plb_bram_if_cntlr_i (plb_bram_if_cntlr) tool
   is overriding PARAMETER c_num_masters value to 3
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\data\plb_bram
   _if_cntlr_v2_1_0.mpd line 46 - plb_bram_if_cntlr_i (plb_bram_if_cntlr) tool
   is overriding PARAMETER c_plb_dwidth value to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\data\plb_bram
   _if_cntlr_v2_1_0.mpd line 47 - plb_bram_if_cntlr_i (plb_bram_if_cntlr) tool
   is overriding PARAMETER c_plb_awidth value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\data\plb_bram
   _if_cntlr_v2_1_0.mpd line 49 - plb_bram_if_cntlr_i (plb_bram_if_cntlr) tool
   is overriding PARAMETER c_plb_mid_width value to 2


INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 38 - bram (bram_block) tool is overriding PARAMETER C_PORT_DWIDTH
   value to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 39 - bram (bram_block) tool is overriding PARAMETER C_PORT_AWIDTH
   value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 40 - bram (bram_block) tool is overriding PARAMETER C_NUM_WE
   value to 8
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 48 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_PLB_AWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 49 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_PLB_DWIDTH value to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 50 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_PLB_NUM_MASTERS value to 3
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 51 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_PLB_MID_WIDTH value to 2
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 52 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 53 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 56 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_DCR_AWIDTH value to 10
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 57 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_DCR_DWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 36 - opb_bus (opb_v20) tool is overriding PARAMETER C_OPB_AWIDTH value
   to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 37 - opb_bus (opb_v20) tool is overriding PARAMETER C_OPB_DWIDTH value
   to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 38 - opb_bus (opb_v20) tool is overriding PARAMETER C_NUM_MASTERS value
   to 2
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 39 - opb_bus (opb_v20) tool is overriding PARAMETER C_NUM_SLAVES value
   to 7
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 42 - opb_intc_i (opb_intc) tool is overriding PARAMETER C_OPB_AWIDTH
   value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 43 - opb_intc_i (opb_intc) tool is overriding PARAMETER C_OPB_DWIDTH
   value to 32
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core_v2_1_0.tc
l ...
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 46 - opb_intc_i (opb_intc) tcl is overriding PARAMETER
   C_NUM_INTR_INPUTS value to 21
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core_v2_1_0.tc
l ...
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 47 - opb_intc_i (opb_intc) tcl is overriding PARAMETER C_KIND_OF_INTR
   value to 0b00000000000000000000000001000000
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core_v2_1_0.tc
l ...


INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 48 - opb_intc_i (opb_intc) tcl is overriding PARAMETER C_KIND_OF_EDGE
   value to 0b00000000000000000000000001000000
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core_v2_1_0.tc
l ...
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 49 - opb_intc_i (opb_intc) tcl is overriding PARAMETER C_KIND_OF_LVL
   value to 0b00000000000000000000000000000001
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_uartlite_v1_00_b\data\opb_uartlite_
   v2_1_0.mpd line 37 - RS232_1 (opb_uartlite) tool is overriding PARAMETER
   C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_uartlite_v1_00_b\data\opb_uartlite_
   v2_1_0.mpd line 38 - RS232_1 (opb_uartlite) tool is overriding PARAMETER
   C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\opbslave_ext_bri
   dge_v3_10_a\data\opbslave_ext_bridge_v2_1_0.mpd line 20 -
   opbslave_ext_bridge_i (opbslave_ext_bridge) tool is overriding PARAMETER
   C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\opbslave_ext_bri
   dge_v3_10_a\data\opbslave_ext_bridge_v2_1_0.mpd line 21 -
   opbslave_ext_bridge_i (opbslave_ext_bridge) tool is overriding PARAMETER
   C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\plb_psb_bridge_v
   1_00_a\data\plb_psb_bridge_v2_1_0.mpd line 87 - plb_psb_bridge_i
   (plb_psb_bridge) tool is overriding PARAMETER C_PLB_NUM_MASTERS value to 3
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\plb_psb_bridge_v
   1_00_a\data\plb_psb_bridge_v2_1_0.mpd line 88 - plb_psb_bridge_i
   (plb_psb_bridge) tool is overriding PARAMETER C_PLB_MID_WIDTH value to 2
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\plb_psb_bridge_v
   1_00_a\data\plb_psb_bridge_v2_1_0.mpd line 93 - plb_psb_bridge_i
   (plb_psb_bridge) tool is overriding PARAMETER C_PLB_AWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\plb_psb_bridge_v
   1_00_a\data\plb_psb_bridge_v2_1_0.mpd line 94 - plb_psb_bridge_i
   (plb_psb_bridge) tool is overriding PARAMETER C_PLB_DWIDTH value to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\dcr_v29_v1_00_a\data\dcr_v29_v2_1_0.mpd
   line 38 - dcr_bus (dcr_v29) tool is overriding PARAMETER C_DCR_NUM_SLAVES
   value to 2
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\dcr_v29_v1_00_a\data\dcr_v29_v2_1_0.mpd
   line 39 - dcr_bus (dcr_v29) tool is overriding PARAMETER C_DCR_AWIDTH value
   to 10
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\dcr_v29_v1_00_a\data\dcr_v29_v2_1_0.mpd
   line 40 - dcr_bus (dcr_v29) tool is overriding PARAMETER C_DCR_DWIDTH value
   to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\ms_rst_4regs_v1_
   00_a\data\ms_rst_4regs_v2_1_0.mpd line 31 - ms_rst_4regs_0 (ms_rst_4regs)
   tool is overriding PARAMETER C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\ms_rst_4regs_v1_
   00_a\data\ms_rst_4regs_v2_1_0.mpd line 32 - ms_rst_4regs_0 (ms_rst_4regs)
   tool is overriding PARAMETER C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\opb_slave1_v1_00
   _a\data\opb_slave1_v2_1_0.mpd line 31 - opb_slave1_0 (opb_slave1) tool is
   overriding PARAMETER C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\opb_slave1_v1_00
   _a\data\opb_slave1_v2_1_0.mpd line 32 - opb_slave1_0 (opb_slave1) tool is
   overriding PARAMETER C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_emc_v2_00_a\data\plb_emc_v2_1_0.mpd
   line 38 - plb_emc_0 (plb_emc) tool is overriding PARAMETER C_NUM_MASTERS
   value to 3
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_emc_v2_00_a\data\plb_emc_v2_1_0.mpd
   line 92 - plb_emc_0 (plb_emc) tool is overriding PARAMETER C_PLB_DWIDTH value
   to 64


INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_emc_v2_00_a\data\plb_emc_v2_1_0.mpd
   line 93 - plb_emc_0 (plb_emc) tool is overriding PARAMETER C_PLB_AWIDTH value
   to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_emc_v2_00_a\data\plb_emc_v2_1_0.mpd
   line 96 - plb_emc_0 (plb_emc) tool is overriding PARAMETER C_PLB_MID_WIDTH
   value to 2
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpio_v2_1_0.m
   pd line 38 - opb_gpio_0 (opb_gpio) tool is overriding PARAMETER C_OPB_AWIDTH
   value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpio_v2_1_0.m
   pd line 39 - opb_gpio_0 (opb_gpio) tool is overriding PARAMETER C_OPB_DWIDTH
   value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_timer_v1_00_b\data\opb_timer_v2_1_0
   .mpd line 41 - opb_timer_0 (opb_timer) tool is overriding PARAMETER
   C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_timer_v1_00_b\data\opb_timer_v2_1_0
   .mpd line 42 - opb_timer_0 (opb_timer) tool is overriding PARAMETER
   C_OPB_DWIDTH value to 32

Running system level Update ...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core_v2_1_0.tc
l ...

Check platform configuration ...
INFO:MDT - IPNAME:modified_plb_ddr_controller INSTANCE:plb_ddr_controller_i -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs line 143 -
   An example UCF for this core is available and must be modified for use in the
   system. Please refer to the EDK Getting Started guide for the location of
   this file.
IPNAME:plb_v34 INSTANCE:plb_bus -
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs line 129 - 3
master(s) : 5 slave(s)
IPNAME:opb_v20 INSTANCE:opb_bus -
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs line 205 - 2
master(s) : 7 slave(s)
IPNAME:dcr_v29 INSTANCE:dcr_bus -
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs line 338 - 1
master(s) : 2 slave(s)

Check port drivers...



Performing Clock DRCs...

WARNING:MDT - No Top-level Input clock for the design. 


INFO:MDT - The following PARAMETERs of os uCOS-II are ignored as their category
   selection PARAMETER uC-Probe is set to "false" in MSS 
WARNING:MDT - C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mss
   line 20 - Ignoring PARAMETER uC-Probe  ...
WARNING:MDT - C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mss
   line 53 - PARAMETER use_dcr is deprecated !. The parameter USE_DCR for the
   intc driver has been deprecated.  Any reference to this parameter in the MSS
   file will be ignored..
   To avoid seeing this Warning again, please remove PARAMETER use_dcr.
INFO:MDT - List of peripherals addressable from processor instance ppc405_i : 
  - plb_bus
  - plb2opb_bridge_i
  - plb_ddr_controller_i
WARNING:MDT - C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs
   line 143 - No Driver Found for instance plb_ddr_controller_i. To avoid seeing
   this warning, assign the appropriate driver or driver "generic 1.00.a " to
   instance plb_ddr_controller_i

  - plb_bram_if_cntlr_i
WARNING:MDT - C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs
   line 169 - No Driver Found for instance plb_bram_if_cntlr_i. To avoid seeing
   this warning, assign the appropriate driver or driver "generic 1.00.a " to
   instance plb_bram_if_cntlr_i

  - opb_bus
  - opb_gpio_0
  - opb_intc_i
  - RS232_1
  - ms_rst_4regs_0
  - opb_slave1_0
  - opb_timer_0
  - plb_psb_bridge_i
WARNING:MDT - C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs
   line 306 - No Driver Found for instance plb_psb_bridge_i. To avoid seeing
   this warning, assign the appropriate driver or driver "generic 1.00.a " to
   instance plb_psb_bridge_i

  - plb_emc_0
INFO:MDT - List of peripherals addressable from processor instance
   ppc405_ppcjtag_chain : 

Building Directory Structure for ppc405_i



Generating platform libraries and device drivers ...

Running CopyFiles ...

Copying files for os uCOS-II_v2_86_a from
C:\edk_user_repository\Micrium\bsp\uCOS-II_v2_86_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\uCOS-II_v2
_86_a\ ...



Copying files for driver plbarb_v1_01_a from
C:\EDK\sw\XilinxProcessorIPLib\drivers\plbarb_v1_01_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\plbarb_v1_
01_a\ ...



Copying files for driver plb2opb_v1_00_a from
C:\EDK\sw\XilinxProcessorIPLib\drivers\plb2opb_v1_00_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\plb2opb_v1
_00_a\ ...



Copying files for driver opbarb_v1_02_a from
C:\EDK\sw\XilinxProcessorIPLib\drivers\opbarb_v1_02_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\opbarb_v1_
02_a\ ...



Copying files for driver gpio_v2_01_a from
C:\EDK\sw\XilinxProcessorIPLib\drivers\gpio_v2_01_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\gpio_v2_01
_a\ ...



Copying files for driver intc_v1_00_c from
C:\EDK\sw\XilinxProcessorIPLib\drivers\intc_v1_00_c\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\intc_v1_00
_c\ ...



Copying files for driver uartlite_v1_01_a from
C:\EDK\sw\XilinxProcessorIPLib\drivers\uartlite_v1_01_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\uartlite_v
1_01_a\ ...



Copying files for driver ms_rst_4regs_v1_00_a from
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\drivers\ms_rst_4regs_v1_00
_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\ms_rst_4re
gs_v1_00_a\ ...



Copying files for driver opb_slave1_v1_00_a from
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\drivers\opb_slave1_v1_00_a
\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\opb_slave1
_v1_00_a\ ...



Copying files for driver tmrctr_v1_00_b from
C:\EDK\sw\XilinxProcessorIPLib\drivers\tmrctr_v1_00_b\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\tmrctr_v1_
00_b\ ...



Copying files for driver cpu_ppc405_v1_00_a from
C:\EDK\sw\XilinxProcessorIPLib\drivers\cpu_ppc405_v1_00_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\cpu_ppc405
_v1_00_a\ ...



Running DRCs for OSes, Drivers and Libraries ... 
uC/OS-II DRC ...

Running generate for OS'es, Drivers and Libraries ... 



Running post_generate for OS'es, Drivers and Libraries ... 

Running make for Drivers and Libraries ... 

Configuring make for target include using:

make -s include "COMPILER=powerpc-eabi-gcc" "ARCHIVER=powerpc-eabi-ar"
"COMPILER_FLAGS= -O2 -c" "EXTRA_COMPILER_FLAGS=-g" 



Configuring make for target libs using:

make -s libs "COMPILER=powerpc-eabi-gcc" "ARCHIVER=powerpc-eabi-ar"
"COMPILER_FLAGS= -O2 -c" "EXTRA_COMPILER_FLAGS=-g" 
Compiling common


powerpc-eabi-ar: creating ../../../lib/libxil.a


Compiling ipif


Compiling bsp


Compiling plb_arbiter


Compiling plb_to_opb


Compiling opbarb


Compiling gpio


Compiling intc


Compiling uartlite


Compiling ms_rst_4regs


Compiling opb_slave1


Compiling tmrctr


Compiling cpu_ppc405



Libraries generated in
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\lib\ directory

Running execs_generate for OS'es, Drivers and Libraries ... 

Building Directory Structure for ppc405_ppcjtag_chain



Generating platform libraries and device drivers ...

Running CopyFiles ...

Copying files for os standalone_v1_00_a from
C:\EDK\sw\lib\bsp\standalone_v1_00_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_ppcjtag_chain\libsr
c\standalone_v1_00_a\ ...



Copying files for driver cpu_ppc405_v1_00_a from
C:\EDK\sw\XilinxProcessorIPLib\drivers\cpu_ppc405_v1_00_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_ppcjtag_chain\libsr
c\cpu_ppc405_v1_00_a\ ...



Running DRCs for OSes, Drivers and Libraries ... 

Running generate for OS'es, Drivers and Libraries ... 

Running post_generate for OS'es, Drivers and Libraries ... 

Running make for Drivers and Libraries ... 

Configuring make for target include using:

make -s include "COMPILER=powerpc-eabi-gcc" "ARCHIVER=powerpc-eabi-ar"
"COMPILER_FLAGS= -O2 -c" "EXTRA_COMPILER_FLAGS=-g" 



Configuring make for target libs using:

make -s libs "COMPILER=powerpc-eabi-gcc" "ARCHIVER=powerpc-eabi-ar"
"COMPILER_FLAGS= -O2 -c" "EXTRA_COMPILER_FLAGS=-g" 
Compiling common


Compiling bsp


powerpc-eabi-ar: creating ../../../lib/libxil.a


Compiling cpu_ppc405



Libraries generated in
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_ppcjtag_chain\lib\
directory

Running execs_generate for OS'es, Drivers and Libraries ... 

LibGen Done. 




Done!

At Local date and time: Tue May 12 14:37:54 2009
 xbash -q -c "cd /cygdrive/c/Baseline_9_Working_Folder/k-rtos-base-profile-task/; /usr/bin/make -f system.make program; exit;" started...

/usr/bin/bash: igncr: unknown option name


powerpc-eabi-gcc -O2 C:/Micrium/SOFTWARE/EvalBoards/Amirix/AP1000/GNU/EX1_OS/app.c  -o EX1_OS/executable.elf \
      -g    -I./ppc405_i/include/  -L./ppc405_i/lib/  \
  


powerpc-eabi-size EX1_OS/executable.elf 
   text	   data	    bss	    dec	    hex	filename
  29674	    508	  11996	  42178	   a4c2	EX1_OS/executable.elf





Done!

At Local date and time: Tue May 12 14:38:00 2009
 xbash -q -c "cd /cygdrive/c/Baseline_9_Working_Folder/k-rtos-base-profile-task/; /usr/bin/make -f system.make init_bram; exit;" started...

/usr/bin/bash: igncr: unknown option name


*********************************************
Initializing BRAM contents of the bitstream
*********************************************
bitinit system.mhs  -pe ppc405_i EX1_OS/executable.elf  \
-bt implementation/system.bit -o implementation/download.bit



bitinit version Xilinx EDK 9.1.02 Build EDK_J_SP2.4
Copyright (c) Xilinx Inc. 2002.

Parsing MHS File system.mhs...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/ppc405_v2_00_c/data/ppc405_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_v34_v1_02_a/data/plb_v34_v2_1_0.tcl
...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_bram_if_cntlr_v1_00_b/data/plb_bram_if
_cntlr_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb2opb_bridge_v1_01_a/data/plb2opb_bridge
_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/opb_intc_v1_00_c/data/opb_intc_v2_1_0.tcl
...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/jtagppc_cntlr_v2_00_a/data/jtagppc_cntlr_v
2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_emc_v2_00_a/data/plb_emc_v2_1_0.tcl
...

Overriding IP level properties ...
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\modified_plb_ddr
   _controller_v1_00_c\data\modified_plb_ddr_controller_v2_1_0.mpd line 50 -
   plb_ddr_controller_i (modified_plb_ddr_controller) tool is overriding
   PARAMETER C_FAMILY value to 
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 41 - bram (bram_block) tool is overriding PARAMETER C_FAMILY
   value to 
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 38 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_FAMILY value to 
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 38 - opb_intc_i (opb_intc) tool is overriding PARAMETER C_FAMILY
   value to 
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\plb_psb_bridge_v
   1_00_a\data\plb_psb_bridge_v2_1_0.mpd line 97 - plb_psb_bridge_i
   (plb_psb_bridge) tool is overriding PARAMETER C_FAMILY value to 
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\ppc405_v2_00_c\data\ppc405_v2_1_0.mpd
   line 45 - ppc405_ppcjtag_chain (ppc405) tcl is overriding PARAMETER
   C_ISOCM_DCR_HIGHADDR value to 0b0000010011
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\ppc405_v2_00_c\data\ppc405_v2_1_0.mpd
   line 47 - ppc405_ppcjtag_chain (ppc405) tcl is overriding PARAMETER
   C_DSOCM_DCR_HIGHADDR value to 0b0000100011
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\jtagppc_cntlr_v2_00_a\data\jtagppc_cntl
   r_v2_1_0.mpd line 35 - jtagppc_0 (jtagppc_cntlr) tool is overriding PARAMETER
   C_DEVICE value to 
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\ms_rst_4regs_v1_
   00_a\data\ms_rst_4regs_v2_1_0.mpd line 34 - ms_rst_4regs_0 (ms_rst_4regs)
   tool is overriding PARAMETER C_FAMILY value to 
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\opb_slave1_v1_00
   _a\data\opb_slave1_v2_1_0.mpd line 34 - opb_slave1_0 (opb_slave1) tool is
   overriding PARAMETER C_FAMILY value to 
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpio_v2_1_0.m
   pd line 40 - opb_gpio_0 (opb_gpio) tool is overriding PARAMETER C_FAMILY
   value to 
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_timer_v1_00_b\data\opb_timer_v2_1_0
   .mpd line 34 - opb_timer_0 (opb_timer) tool is overriding PARAMETER C_FAMILY
   value to 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/bram_if_cntlr_v1_00_b/data/bram_if_cntlr_v
2_1_0.tcl ...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/emc_common_v2_00_a/data/emc_common_v2_1_0.
tcl ...


Address Map for Processor ppc405_i
  (0b0000000000-0b0011111111) plb_bus	dcr_bus
  (0b0100000000-0b0111111111) plb2opb_bridge_i	dcr_bus
  (0b1000010000-0b1000010011) ppc405_i	
  (0b1000100000-0b1000100011) ppc405_i	
  (0000000000-0x1fffffff) plb_ddr_controller_i	plb_bus
  (0x29000000-0x29ffffff) opb_gpio_0	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4c000000-0x4c00ffff) RS232_1	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4d000000-0x4dffffff) opb_intc_i	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4f000000-0x4f00ffff) ms_rst_4regs_0	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4ff00000-0x4ff03fff) opb_slave1_0	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4fff0000-0x4fffffff) opb_timer_0	plb_bus->plb2opb_bridge_i->opb_bus
  (0x50000000-0x50ffffff) plb_emc_0	plb_bus
  (0xffff0000-0xffffffff) plb_bram_if_cntlr_i	plb_bus
Address Map for Processor ppc405_ppcjtag_chain
  (0b0000010000-0b0000010011) ppc405_ppcjtag_chain	
  (0b0000100000-0b0000100011) ppc405_ppcjtag_chain	

Initializing Memory...
Checking ELFs associated with PPC405 instance ppc405_i for overlap...


Analyzing file EX1_OS/executable.elf...
Running Data2Mem with the following command:
data2mem -bm "implementation/system_bd" -bt "implementation/system.bit"  -bd
"EX1_OS/executable.elf" tag ppc405_i  -o b implementation/download.bit 


Memory Initialization completed successfully.





Done!

At Local date and time: Tue May 12 14:41:42 2009
 xbash -q -c "cd /cygdrive/c/Baseline_9_Working_Folder/k-rtos-base-profile-task/; /usr/bin/make -f system.make swclean; exit;" started...

/usr/bin/bash: igncr: unknown option name


rm -rf ppc405_i/lib/
rm -rf ppc405_ppcjtag_chain/lib/
rm -f libgen.log
rm -f EX1_OS/executable.elf 





Done!

At Local date and time: Tue May 12 14:41:51 2009
 xbash -q -c "cd /cygdrive/c/Baseline_9_Working_Folder/k-rtos-base-profile-task/; /usr/bin/make -f system.make libs; exit;" started...

*********************************************
Creating software libraries...
*********************************************
libgen -mhs system.mhs -p xc2vp100ff1704-6  system.mss


/usr/bin/bash: igncr: unknown option name


libgen
Xilinx EDK 9.1.02 Build EDK_J_SP2.4
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.



Command Line: libgen -mhs system.mhs -p xc2vp100ff1704-6 system.mss 



Output Directory (-od)		: C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\
Part (-p)			: virtex2p

Software Specification file	: system.mss


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/ppc405_v2_00_c/data/ppc405_v2_1_0.tcl ...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_v34_v1_02_a/data/plb_v34_v2_1_0.tcl
...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_bram_if_cntlr_v1_00_b/data/plb_bram_if
_cntlr_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb2opb_bridge_v1_01_a/data/plb2opb_bridge
_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/opb_intc_v1_00_c/data/opb_intc_v2_1_0.tcl
...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/jtagppc_cntlr_v2_00_a/data/jtagppc_cntlr_v
2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_emc_v2_00_a/data/plb_emc_v2_1_0.tcl
...

Overriding IP level properties ...


INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\modified_plb_ddr
   _controller_v1_00_c\data\modified_plb_ddr_controller_v2_1_0.mpd line 50 -
   plb_ddr_controller_i (modified_plb_ddr_controller) tool is overriding
   PARAMETER C_FAMILY value to virtex2p
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 41 - bram (bram_block) tool is overriding PARAMETER C_FAMILY
   value to virtex2p
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 38 - opb_intc_i (opb_intc) tool is overriding PARAMETER C_FAMILY
   value to virtex2p
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\ppc405_v2_00_c\data\ppc405_v2_1_0.mpd
   line 45 - ppc405_ppcjtag_chain (ppc405) tcl is overriding PARAMETER
   C_ISOCM_DCR_HIGHADDR value to 0b0000010011
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\ppc405_v2_00_c\data\ppc405_v2_1_0.mpd
   line 47 - ppc405_ppcjtag_chain (ppc405) tcl is overriding PARAMETER
   C_DSOCM_DCR_HIGHADDR value to 0b0000100011
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\jtagppc_cntlr_v2_00_a\data\jtagppc_cntl
   r_v2_1_0.mpd line 35 - jtagppc_0 (jtagppc_cntlr) tool is overriding PARAMETER
   C_DEVICE value to 2vp100
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpio_v2_1_0.m
   pd line 40 - opb_gpio_0 (opb_gpio) tool is overriding PARAMETER C_FAMILY
   value to virtex2p
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_timer_v1_00_b\data\opb_timer_v2_1_0
   .mpd line 34 - opb_timer_0 (opb_timer) tool is overriding PARAMETER C_FAMILY
   value to virtex2p

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/bram_if_cntlr_v1_00_b/data/bram_if_cntlr_v
2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/emc_common_v2_00_a/data/emc_common_v2_1_0.
tcl ...


Address Map for Processor ppc405_i
  (0b0000000000-0b0011111111) plb_bus	dcr_bus
  (0b0100000000-0b0111111111) plb2opb_bridge_i	dcr_bus
  (0b1000010000-0b1000010011) ppc405_i	
  (0b1000100000-0b1000100011) ppc405_i	
  (0000000000-0x1fffffff) plb_ddr_controller_i	plb_bus
  (0x29000000-0x29ffffff) opb_gpio_0	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4c000000-0x4c00ffff) RS232_1	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4d000000-0x4dffffff) opb_intc_i	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4f000000-0x4f00ffff) ms_rst_4regs_0	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4ff00000-0x4ff03fff) opb_slave1_0	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4fff0000-0x4fffffff) opb_timer_0	plb_bus->plb2opb_bridge_i->opb_bus
  (0x50000000-0x50ffffff) plb_emc_0	plb_bus
  (0xffff0000-0xffffffff) plb_bram_if_cntlr_i	plb_bus
Address Map for Processor ppc405_ppcjtag_chain
  (0b0000010000-0b0000010011) ppc405_ppcjtag_chain	
  (0b0000100000-0b0000100011) ppc405_ppcjtag_chain	

Check platform address map ...

Overriding system level properties ...
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 41 - plb_bus (plb_v34) tool is overriding PARAMETER C_PLB_NUM_MASTERS
   value to 3
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 43 - plb_bus (plb_v34) tool is overriding PARAMETER C_PLB_MID_WIDTH
   value to 2
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 44 - plb_bus (plb_v34) tool is overriding PARAMETER C_PLB_AWIDTH value
   to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 45 - plb_bus (plb_v34) tool is overriding PARAMETER C_PLB_DWIDTH value
   to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 49 - plb_bus (plb_v34) tool is overriding PARAMETER C_DCR_AWIDTH value
   to 10
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 50 - plb_bus (plb_v34) tool is overriding PARAMETER C_DCR_DWIDTH value
   to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\modified_plb_ddr
   _controller_v1_00_c\data\modified_plb_ddr_controller_v2_1_0.mpd line 53 -
   plb_ddr_controller_i (modified_plb_ddr_controller) tool is overriding
   PARAMETER C_PLB_NUM_MASTERS value to 3
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\modified_plb_ddr
   _controller_v1_00_c\data\modified_plb_ddr_controller_v2_1_0.mpd line 54 -
   plb_ddr_controller_i (modified_plb_ddr_controller) tool is overriding
   PARAMETER C_PLB_MID_WIDTH value to 2
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\modified_plb_ddr
   _controller_v1_00_c\data\modified_plb_ddr_controller_v2_1_0.mpd line 55 -
   plb_ddr_controller_i (modified_plb_ddr_controller) tool is overriding
   PARAMETER C_PLB_AWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\modified_plb_ddr
   _controller_v1_00_c\data\modified_plb_ddr_controller_v2_1_0.mpd line 56 -
   plb_ddr_controller_i (modified_plb_ddr_controller) tool is overriding
   PARAMETER C_PLB_DWIDTH value to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\data\plb_bram
   _if_cntlr_v2_1_0.mpd line 42 - plb_bram_if_cntlr_i (plb_bram_if_cntlr) tool
   is overriding PARAMETER c_num_masters value to 3
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\data\plb_bram
   _if_cntlr_v2_1_0.mpd line 46 - plb_bram_if_cntlr_i (plb_bram_if_cntlr) tool
   is overriding PARAMETER c_plb_dwidth value to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\data\plb_bram
   _if_cntlr_v2_1_0.mpd line 47 - plb_bram_if_cntlr_i (plb_bram_if_cntlr) tool
   is overriding PARAMETER c_plb_awidth value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\data\plb_bram
   _if_cntlr_v2_1_0.mpd line 49 - plb_bram_if_cntlr_i (plb_bram_if_cntlr) tool
   is overriding PARAMETER c_plb_mid_width value to 2


INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 38 - bram (bram_block) tool is overriding PARAMETER C_PORT_DWIDTH
   value to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 39 - bram (bram_block) tool is overriding PARAMETER C_PORT_AWIDTH
   value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 40 - bram (bram_block) tool is overriding PARAMETER C_NUM_WE
   value to 8
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 48 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_PLB_AWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 49 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_PLB_DWIDTH value to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 50 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_PLB_NUM_MASTERS value to 3
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 51 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_PLB_MID_WIDTH value to 2
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 52 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 53 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 56 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_DCR_AWIDTH value to 10
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 57 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_DCR_DWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 36 - opb_bus (opb_v20) tool is overriding PARAMETER C_OPB_AWIDTH value
   to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 37 - opb_bus (opb_v20) tool is overriding PARAMETER C_OPB_DWIDTH value
   to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 38 - opb_bus (opb_v20) tool is overriding PARAMETER C_NUM_MASTERS value
   to 2
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 39 - opb_bus (opb_v20) tool is overriding PARAMETER C_NUM_SLAVES value
   to 7
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 42 - opb_intc_i (opb_intc) tool is overriding PARAMETER C_OPB_AWIDTH
   value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 43 - opb_intc_i (opb_intc) tool is overriding PARAMETER C_OPB_DWIDTH
   value to 32
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core_v2_1_0.tc
l ...
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 46 - opb_intc_i (opb_intc) tcl is overriding PARAMETER
   C_NUM_INTR_INPUTS value to 21
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core_v2_1_0.tc
l ...
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 47 - opb_intc_i (opb_intc) tcl is overriding PARAMETER C_KIND_OF_INTR
   value to 0b00000000000000000000000001000000
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core_v2_1_0.tc
l ...


INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 48 - opb_intc_i (opb_intc) tcl is overriding PARAMETER C_KIND_OF_EDGE
   value to 0b00000000000000000000000001000000
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core_v2_1_0.tc
l ...
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 49 - opb_intc_i (opb_intc) tcl is overriding PARAMETER C_KIND_OF_LVL
   value to 0b00000000000000000000000000000001
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_uartlite_v1_00_b\data\opb_uartlite_
   v2_1_0.mpd line 37 - RS232_1 (opb_uartlite) tool is overriding PARAMETER
   C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_uartlite_v1_00_b\data\opb_uartlite_
   v2_1_0.mpd line 38 - RS232_1 (opb_uartlite) tool is overriding PARAMETER
   C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\opbslave_ext_bri
   dge_v3_10_a\data\opbslave_ext_bridge_v2_1_0.mpd line 20 -
   opbslave_ext_bridge_i (opbslave_ext_bridge) tool is overriding PARAMETER
   C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\opbslave_ext_bri
   dge_v3_10_a\data\opbslave_ext_bridge_v2_1_0.mpd line 21 -
   opbslave_ext_bridge_i (opbslave_ext_bridge) tool is overriding PARAMETER
   C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\plb_psb_bridge_v
   1_00_a\data\plb_psb_bridge_v2_1_0.mpd line 87 - plb_psb_bridge_i
   (plb_psb_bridge) tool is overriding PARAMETER C_PLB_NUM_MASTERS value to 3
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\plb_psb_bridge_v
   1_00_a\data\plb_psb_bridge_v2_1_0.mpd line 88 - plb_psb_bridge_i
   (plb_psb_bridge) tool is overriding PARAMETER C_PLB_MID_WIDTH value to 2
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\plb_psb_bridge_v
   1_00_a\data\plb_psb_bridge_v2_1_0.mpd line 93 - plb_psb_bridge_i
   (plb_psb_bridge) tool is overriding PARAMETER C_PLB_AWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\plb_psb_bridge_v
   1_00_a\data\plb_psb_bridge_v2_1_0.mpd line 94 - plb_psb_bridge_i
   (plb_psb_bridge) tool is overriding PARAMETER C_PLB_DWIDTH value to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\dcr_v29_v1_00_a\data\dcr_v29_v2_1_0.mpd
   line 38 - dcr_bus (dcr_v29) tool is overriding PARAMETER C_DCR_NUM_SLAVES
   value to 2
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\dcr_v29_v1_00_a\data\dcr_v29_v2_1_0.mpd
   line 39 - dcr_bus (dcr_v29) tool is overriding PARAMETER C_DCR_AWIDTH value
   to 10
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\dcr_v29_v1_00_a\data\dcr_v29_v2_1_0.mpd
   line 40 - dcr_bus (dcr_v29) tool is overriding PARAMETER C_DCR_DWIDTH value
   to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\ms_rst_4regs_v1_
   00_a\data\ms_rst_4regs_v2_1_0.mpd line 31 - ms_rst_4regs_0 (ms_rst_4regs)
   tool is overriding PARAMETER C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\ms_rst_4regs_v1_
   00_a\data\ms_rst_4regs_v2_1_0.mpd line 32 - ms_rst_4regs_0 (ms_rst_4regs)
   tool is overriding PARAMETER C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\opb_slave1_v1_00
   _a\data\opb_slave1_v2_1_0.mpd line 31 - opb_slave1_0 (opb_slave1) tool is
   overriding PARAMETER C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\opb_slave1_v1_00
   _a\data\opb_slave1_v2_1_0.mpd line 32 - opb_slave1_0 (opb_slave1) tool is
   overriding PARAMETER C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_emc_v2_00_a\data\plb_emc_v2_1_0.mpd
   line 38 - plb_emc_0 (plb_emc) tool is overriding PARAMETER C_NUM_MASTERS
   value to 3
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_emc_v2_00_a\data\plb_emc_v2_1_0.mpd
   line 92 - plb_emc_0 (plb_emc) tool is overriding PARAMETER C_PLB_DWIDTH value
   to 64


INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_emc_v2_00_a\data\plb_emc_v2_1_0.mpd
   line 93 - plb_emc_0 (plb_emc) tool is overriding PARAMETER C_PLB_AWIDTH value
   to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_emc_v2_00_a\data\plb_emc_v2_1_0.mpd
   line 96 - plb_emc_0 (plb_emc) tool is overriding PARAMETER C_PLB_MID_WIDTH
   value to 2
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpio_v2_1_0.m
   pd line 38 - opb_gpio_0 (opb_gpio) tool is overriding PARAMETER C_OPB_AWIDTH
   value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpio_v2_1_0.m
   pd line 39 - opb_gpio_0 (opb_gpio) tool is overriding PARAMETER C_OPB_DWIDTH
   value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_timer_v1_00_b\data\opb_timer_v2_1_0
   .mpd line 41 - opb_timer_0 (opb_timer) tool is overriding PARAMETER
   C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_timer_v1_00_b\data\opb_timer_v2_1_0
   .mpd line 42 - opb_timer_0 (opb_timer) tool is overriding PARAMETER
   C_OPB_DWIDTH value to 32

Running system level Update ...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core_v2_1_0.tc
l ...

Check platform configuration ...
INFO:MDT - IPNAME:modified_plb_ddr_controller INSTANCE:plb_ddr_controller_i -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs line 143 -
   An example UCF for this core is available and must be modified for use in the
   system. Please refer to the EDK Getting Started guide for the location of
   this file.
IPNAME:plb_v34 INSTANCE:plb_bus -
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs line 129 - 3
master(s) : 5 slave(s)
IPNAME:opb_v20 INSTANCE:opb_bus -
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs line 205 - 2
master(s) : 7 slave(s)
IPNAME:dcr_v29 INSTANCE:dcr_bus -
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs line 338 - 1
master(s) : 2 slave(s)

Check port drivers...



Performing Clock DRCs...

WARNING:MDT - No Top-level Input clock for the design. 


INFO:MDT - The following PARAMETERs of os uCOS-II are ignored as their category
   selection PARAMETER uC-Probe is set to "false" in MSS 
WARNING:MDT - C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mss
   line 20 - Ignoring PARAMETER uC-Probe  ...
WARNING:MDT - C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mss
   line 53 - PARAMETER use_dcr is deprecated !. The parameter USE_DCR for the
   intc driver has been deprecated.  Any reference to this parameter in the MSS
   file will be ignored..
   To avoid seeing this Warning again, please remove PARAMETER use_dcr.
INFO:MDT - List of peripherals addressable from processor instance ppc405_i : 
  - plb_bus
  - plb2opb_bridge_i
  - plb_ddr_controller_i
WARNING:MDT - C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs
   line 143 - No Driver Found for instance plb_ddr_controller_i. To avoid seeing
   this warning, assign the appropriate driver or driver "generic 1.00.a " to
   instance plb_ddr_controller_i

  - plb_bram_if_cntlr_i
WARNING:MDT - C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs
   line 169 - No Driver Found for instance plb_bram_if_cntlr_i. To avoid seeing
   this warning, assign the appropriate driver or driver "generic 1.00.a " to
   instance plb_bram_if_cntlr_i

  - opb_bus
  - opb_gpio_0
  - opb_intc_i
  - RS232_1
  - ms_rst_4regs_0
  - opb_slave1_0
  - opb_timer_0
  - plb_psb_bridge_i
WARNING:MDT - C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs
   line 306 - No Driver Found for instance plb_psb_bridge_i. To avoid seeing
   this warning, assign the appropriate driver or driver "generic 1.00.a " to
   instance plb_psb_bridge_i

  - plb_emc_0
INFO:MDT - List of peripherals addressable from processor instance
   ppc405_ppcjtag_chain : 

Building Directory Structure for ppc405_i



Generating platform libraries and device drivers ...

Running CopyFiles ...

Copying files for os uCOS-II_v2_86_a from
C:\edk_user_repository\Micrium\bsp\uCOS-II_v2_86_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\uCOS-II_v2
_86_a\ ...



Copying files for driver plbarb_v1_01_a from
C:\EDK\sw\XilinxProcessorIPLib\drivers\plbarb_v1_01_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\plbarb_v1_
01_a\ ...



Copying files for driver plb2opb_v1_00_a from
C:\EDK\sw\XilinxProcessorIPLib\drivers\plb2opb_v1_00_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\plb2opb_v1
_00_a\ ...



Copying files for driver opbarb_v1_02_a from
C:\EDK\sw\XilinxProcessorIPLib\drivers\opbarb_v1_02_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\opbarb_v1_
02_a\ ...



Copying files for driver gpio_v2_01_a from
C:\EDK\sw\XilinxProcessorIPLib\drivers\gpio_v2_01_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\gpio_v2_01
_a\ ...



Copying files for driver intc_v1_00_c from
C:\EDK\sw\XilinxProcessorIPLib\drivers\intc_v1_00_c\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\intc_v1_00
_c\ ...



Copying files for driver uartlite_v1_01_a from
C:\EDK\sw\XilinxProcessorIPLib\drivers\uartlite_v1_01_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\uartlite_v
1_01_a\ ...



Copying files for driver ms_rst_4regs_v1_00_a from
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\drivers\ms_rst_4regs_v1_00
_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\ms_rst_4re
gs_v1_00_a\ ...



Copying files for driver opb_slave1_v1_00_a from
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\drivers\opb_slave1_v1_00_a
\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\opb_slave1
_v1_00_a\ ...



Copying files for driver tmrctr_v1_00_b from
C:\EDK\sw\XilinxProcessorIPLib\drivers\tmrctr_v1_00_b\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\tmrctr_v1_
00_b\ ...



Copying files for driver cpu_ppc405_v1_00_a from
C:\EDK\sw\XilinxProcessorIPLib\drivers\cpu_ppc405_v1_00_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\cpu_ppc405
_v1_00_a\ ...



Running DRCs for OSes, Drivers and Libraries ... 
uC/OS-II DRC ...



Running generate for OS'es, Drivers and Libraries ... 



Running post_generate for OS'es, Drivers and Libraries ... 

Running make for Drivers and Libraries ... 

Configuring make for target include using:

make -s include "COMPILER=powerpc-eabi-gcc" "ARCHIVER=powerpc-eabi-ar"
"COMPILER_FLAGS= -O2 -c" "EXTRA_COMPILER_FLAGS=-g" 



Configuring make for target libs using:

make -s libs "COMPILER=powerpc-eabi-gcc" "ARCHIVER=powerpc-eabi-ar"
"COMPILER_FLAGS= -O2 -c" "EXTRA_COMPILER_FLAGS=-g" 


Compiling common


powerpc-eabi-ar: creating ../../../lib/libxil.a


Compiling ipif


Compiling bsp


Compiling plb_arbiter


Compiling plb_to_opb


Compiling opbarb


Compiling gpio


Compiling intc


Compiling uartlite


Compiling ms_rst_4regs


Compiling opb_slave1


Compiling tmrctr


Compiling cpu_ppc405



Libraries generated in
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\lib\ directory

Running execs_generate for OS'es, Drivers and Libraries ... 

Building Directory Structure for ppc405_ppcjtag_chain



Generating platform libraries and device drivers ...

Running CopyFiles ...

Copying files for os standalone_v1_00_a from
C:\EDK\sw\lib\bsp\standalone_v1_00_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_ppcjtag_chain\libsr
c\standalone_v1_00_a\ ...



Copying files for driver cpu_ppc405_v1_00_a from
C:\EDK\sw\XilinxProcessorIPLib\drivers\cpu_ppc405_v1_00_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_ppcjtag_chain\libsr
c\cpu_ppc405_v1_00_a\ ...



Running DRCs for OSes, Drivers and Libraries ... 

Running generate for OS'es, Drivers and Libraries ... 

Running post_generate for OS'es, Drivers and Libraries ... 



Running make for Drivers and Libraries ... 

Configuring make for target include using:

make -s include "COMPILER=powerpc-eabi-gcc" "ARCHIVER=powerpc-eabi-ar"
"COMPILER_FLAGS= -O2 -c" "EXTRA_COMPILER_FLAGS=-g" 



Configuring make for target libs using:

make -s libs "COMPILER=powerpc-eabi-gcc" "ARCHIVER=powerpc-eabi-ar"
"COMPILER_FLAGS= -O2 -c" "EXTRA_COMPILER_FLAGS=-g" 
Compiling common


Compiling bsp


powerpc-eabi-ar: creating ../../../lib/libxil.a


Compiling cpu_ppc405



Libraries generated in
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_ppcjtag_chain\lib\
directory

Running execs_generate for OS'es, Drivers and Libraries ... 

LibGen Done. 




Done!

At Local date and time: Tue May 12 14:42:18 2009
 xbash -q -c "cd /cygdrive/c/Baseline_9_Working_Folder/k-rtos-base-profile-task/; /usr/bin/make -f system.make program; exit;" started...

powerpc-eabi-gcc -O2 C:/Micrium/SOFTWARE/EvalBoards/Amirix/AP1000/GNU/EX1_OS/app.c  -o EX1_OS/executable.elf \
      -g    -I./ppc405_i/include/  -L./ppc405_i/lib/  \
  


/usr/bin/bash: igncr: unknown option name


powerpc-eabi-size EX1_OS/executable.elf 
   text	   data	    bss	    dec	    hex	filename
  29626	    508	  11996	  42130	   a492	EX1_OS/executable.elf





Done!

At Local date and time: Tue May 12 14:42:23 2009
 xbash -q -c "cd /cygdrive/c/Baseline_9_Working_Folder/k-rtos-base-profile-task/; /usr/bin/make -f system.make init_bram; exit;" started...

*********************************************
Initializing BRAM contents of the bitstream
*********************************************
bitinit system.mhs  -pe ppc405_i EX1_OS/executable.elf  \
-bt implementation/system.bit -o implementation/download.bit


/usr/bin/bash: igncr: unknown option name



bitinit version Xilinx EDK 9.1.02 Build EDK_J_SP2.4
Copyright (c) Xilinx Inc. 2002.

Parsing MHS File system.mhs...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/ppc405_v2_00_c/data/ppc405_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_v34_v1_02_a/data/plb_v34_v2_1_0.tcl
...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_bram_if_cntlr_v1_00_b/data/plb_bram_if
_cntlr_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb2opb_bridge_v1_01_a/data/plb2opb_bridge
_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/opb_intc_v1_00_c/data/opb_intc_v2_1_0.tcl
...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/jtagppc_cntlr_v2_00_a/data/jtagppc_cntlr_v
2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_emc_v2_00_a/data/plb_emc_v2_1_0.tcl
...



Overriding IP level properties ...
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\modified_plb_ddr
   _controller_v1_00_c\data\modified_plb_ddr_controller_v2_1_0.mpd line 50 -
   plb_ddr_controller_i (modified_plb_ddr_controller) tool is overriding
   PARAMETER C_FAMILY value to 
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 41 - bram (bram_block) tool is overriding PARAMETER C_FAMILY
   value to 
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 38 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_FAMILY value to 
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 38 - opb_intc_i (opb_intc) tool is overriding PARAMETER C_FAMILY
   value to 
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\plb_psb_bridge_v
   1_00_a\data\plb_psb_bridge_v2_1_0.mpd line 97 - plb_psb_bridge_i
   (plb_psb_bridge) tool is overriding PARAMETER C_FAMILY value to 
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\ppc405_v2_00_c\data\ppc405_v2_1_0.mpd
   line 45 - ppc405_ppcjtag_chain (ppc405) tcl is overriding PARAMETER
   C_ISOCM_DCR_HIGHADDR value to 0b0000010011
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\ppc405_v2_00_c\data\ppc405_v2_1_0.mpd
   line 47 - ppc405_ppcjtag_chain (ppc405) tcl is overriding PARAMETER
   C_DSOCM_DCR_HIGHADDR value to 0b0000100011
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\jtagppc_cntlr_v2_00_a\data\jtagppc_cntl
   r_v2_1_0.mpd line 35 - jtagppc_0 (jtagppc_cntlr) tool is overriding PARAMETER
   C_DEVICE value to 
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\ms_rst_4regs_v1_
   00_a\data\ms_rst_4regs_v2_1_0.mpd line 34 - ms_rst_4regs_0 (ms_rst_4regs)
   tool is overriding PARAMETER C_FAMILY value to 
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\opb_slave1_v1_00
   _a\data\opb_slave1_v2_1_0.mpd line 34 - opb_slave1_0 (opb_slave1) tool is
   overriding PARAMETER C_FAMILY value to 
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpio_v2_1_0.m
   pd line 40 - opb_gpio_0 (opb_gpio) tool is overriding PARAMETER C_FAMILY
   value to 
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_timer_v1_00_b\data\opb_timer_v2_1_0
   .mpd line 34 - opb_timer_0 (opb_timer) tool is overriding PARAMETER C_FAMILY
   value to 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/bram_if_cntlr_v1_00_b/data/bram_if_cntlr_v
2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/emc_common_v2_00_a/data/emc_common_v2_1_0.
tcl ...


Address Map for Processor ppc405_i
  (0b0000000000-0b0011111111) plb_bus	dcr_bus
  (0b0100000000-0b0111111111) plb2opb_bridge_i	dcr_bus
  (0b1000010000-0b1000010011) ppc405_i	
  (0b1000100000-0b1000100011) ppc405_i	
  (0000000000-0x1fffffff) plb_ddr_controller_i	plb_bus
  (0x29000000-0x29ffffff) opb_gpio_0	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4c000000-0x4c00ffff) RS232_1	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4d000000-0x4dffffff) opb_intc_i	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4f000000-0x4f00ffff) ms_rst_4regs_0	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4ff00000-0x4ff03fff) opb_slave1_0	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4fff0000-0x4fffffff) opb_timer_0	plb_bus->plb2opb_bridge_i->opb_bus
  (0x50000000-0x50ffffff) plb_emc_0	plb_bus
  (0xffff0000-0xffffffff) plb_bram_if_cntlr_i	plb_bus
Address Map for Processor ppc405_ppcjtag_chain
  (0b0000010000-0b0000010011) ppc405_ppcjtag_chain	
  (0b0000100000-0b0000100011) ppc405_ppcjtag_chain	

Initializing Memory...
Checking ELFs associated with PPC405 instance ppc405_i for overlap...


Analyzing file EX1_OS/executable.elf...
Running Data2Mem with the following command:
data2mem -bm "implementation/system_bd" -bt "implementation/system.bit"  -bd
"EX1_OS/executable.elf" tag ppc405_i  -o b implementation/download.bit 


Memory Initialization completed successfully.





Done!

At Local date and time: Tue May 12 14:48:56 2009
 xbash -q -c "cd /cygdrive/c/Baseline_9_Working_Folder/k-rtos-base-profile-task/; /usr/bin/make -f system.make swclean; exit;" started...

/usr/bin/bash: igncr: unknown option name


rm -rf ppc405_i/lib/
rm -rf ppc405_ppcjtag_chain/lib/
rm -f libgen.log
rm -f EX1_OS/executable.elf 





Done!

At Local date and time: Tue May 12 14:49:01 2009
 xbash -q -c "cd /cygdrive/c/Baseline_9_Working_Folder/k-rtos-base-profile-task/; /usr/bin/make -f system.make libs; exit;" started...

/usr/bin/bash: igncr: unknown option name


*********************************************
Creating software libraries...
*********************************************
libgen -mhs system.mhs -p xc2vp100ff1704-6  system.mss


libgen
Xilinx EDK 9.1.02 Build EDK_J_SP2.4
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.

Command Line: libgen -mhs system.mhs -p xc2vp100ff1704-6 system.mss 



Output Directory (-od)		: C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\
Part (-p)			: virtex2p

Software Specification file	: system.mss


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/ppc405_v2_00_c/data/ppc405_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_v34_v1_02_a/data/plb_v34_v2_1_0.tcl
...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_bram_if_cntlr_v1_00_b/data/plb_bram_if
_cntlr_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb2opb_bridge_v1_01_a/data/plb2opb_bridge
_v2_1_0.tcl ...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/opb_intc_v1_00_c/data/opb_intc_v2_1_0.tcl
...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/jtagppc_cntlr_v2_00_a/data/jtagppc_cntlr_v
2_1_0.tcl ...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_emc_v2_00_a/data/plb_emc_v2_1_0.tcl
...

Overriding IP level properties ...
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\modified_plb_ddr
   _controller_v1_00_c\data\modified_plb_ddr_controller_v2_1_0.mpd line 50 -
   plb_ddr_controller_i (modified_plb_ddr_controller) tool is overriding
   PARAMETER C_FAMILY value to virtex2p
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 41 - bram (bram_block) tool is overriding PARAMETER C_FAMILY
   value to virtex2p
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 38 - opb_intc_i (opb_intc) tool is overriding PARAMETER C_FAMILY
   value to virtex2p


INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\ppc405_v2_00_c\data\ppc405_v2_1_0.mpd
   line 45 - ppc405_ppcjtag_chain (ppc405) tcl is overriding PARAMETER
   C_ISOCM_DCR_HIGHADDR value to 0b0000010011
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\ppc405_v2_00_c\data\ppc405_v2_1_0.mpd
   line 47 - ppc405_ppcjtag_chain (ppc405) tcl is overriding PARAMETER
   C_DSOCM_DCR_HIGHADDR value to 0b0000100011
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\jtagppc_cntlr_v2_00_a\data\jtagppc_cntl
   r_v2_1_0.mpd line 35 - jtagppc_0 (jtagppc_cntlr) tool is overriding PARAMETER
   C_DEVICE value to 2vp100
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpio_v2_1_0.m
   pd line 40 - opb_gpio_0 (opb_gpio) tool is overriding PARAMETER C_FAMILY
   value to virtex2p
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_timer_v1_00_b\data\opb_timer_v2_1_0
   .mpd line 34 - opb_timer_0 (opb_timer) tool is overriding PARAMETER C_FAMILY
   value to virtex2p

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/bram_if_cntlr_v1_00_b/data/bram_if_cntlr_v
2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/emc_common_v2_00_a/data/emc_common_v2_1_0.
tcl ...


Address Map for Processor ppc405_i
  (0b0000000000-0b0011111111) plb_bus	dcr_bus
  (0b0100000000-0b0111111111) plb2opb_bridge_i	dcr_bus
  (0b1000010000-0b1000010011) ppc405_i	
  (0b1000100000-0b1000100011) ppc405_i	
  (0000000000-0x1fffffff) plb_ddr_controller_i	plb_bus
  (0x29000000-0x29ffffff) opb_gpio_0	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4c000000-0x4c00ffff) RS232_1	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4d000000-0x4dffffff) opb_intc_i	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4f000000-0x4f00ffff) ms_rst_4regs_0	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4ff00000-0x4ff03fff) opb_slave1_0	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4fff0000-0x4fffffff) opb_timer_0	plb_bus->plb2opb_bridge_i->opb_bus
  (0x50000000-0x50ffffff) plb_emc_0	plb_bus
  (0xffff0000-0xffffffff) plb_bram_if_cntlr_i	plb_bus
Address Map for Processor ppc405_ppcjtag_chain
  (0b0000010000-0b0000010011) ppc405_ppcjtag_chain	
  (0b0000100000-0b0000100011) ppc405_ppcjtag_chain	

Check platform address map ...

Overriding system level properties ...
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 41 - plb_bus (plb_v34) tool is overriding PARAMETER C_PLB_NUM_MASTERS
   value to 3
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 43 - plb_bus (plb_v34) tool is overriding PARAMETER C_PLB_MID_WIDTH
   value to 2
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 44 - plb_bus (plb_v34) tool is overriding PARAMETER C_PLB_AWIDTH value
   to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 45 - plb_bus (plb_v34) tool is overriding PARAMETER C_PLB_DWIDTH value
   to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 49 - plb_bus (plb_v34) tool is overriding PARAMETER C_DCR_AWIDTH value
   to 10
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 50 - plb_bus (plb_v34) tool is overriding PARAMETER C_DCR_DWIDTH value
   to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\modified_plb_ddr
   _controller_v1_00_c\data\modified_plb_ddr_controller_v2_1_0.mpd line 53 -
   plb_ddr_controller_i (modified_plb_ddr_controller) tool is overriding
   PARAMETER C_PLB_NUM_MASTERS value to 3
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\modified_plb_ddr
   _controller_v1_00_c\data\modified_plb_ddr_controller_v2_1_0.mpd line 54 -
   plb_ddr_controller_i (modified_plb_ddr_controller) tool is overriding
   PARAMETER C_PLB_MID_WIDTH value to 2
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\modified_plb_ddr
   _controller_v1_00_c\data\modified_plb_ddr_controller_v2_1_0.mpd line 55 -
   plb_ddr_controller_i (modified_plb_ddr_controller) tool is overriding
   PARAMETER C_PLB_AWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\modified_plb_ddr
   _controller_v1_00_c\data\modified_plb_ddr_controller_v2_1_0.mpd line 56 -
   plb_ddr_controller_i (modified_plb_ddr_controller) tool is overriding
   PARAMETER C_PLB_DWIDTH value to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\data\plb_bram
   _if_cntlr_v2_1_0.mpd line 42 - plb_bram_if_cntlr_i (plb_bram_if_cntlr) tool
   is overriding PARAMETER c_num_masters value to 3
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\data\plb_bram
   _if_cntlr_v2_1_0.mpd line 46 - plb_bram_if_cntlr_i (plb_bram_if_cntlr) tool
   is overriding PARAMETER c_plb_dwidth value to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\data\plb_bram
   _if_cntlr_v2_1_0.mpd line 47 - plb_bram_if_cntlr_i (plb_bram_if_cntlr) tool
   is overriding PARAMETER c_plb_awidth value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\data\plb_bram
   _if_cntlr_v2_1_0.mpd line 49 - plb_bram_if_cntlr_i (plb_bram_if_cntlr) tool
   is overriding PARAMETER c_plb_mid_width value to 2


INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 38 - bram (bram_block) tool is overriding PARAMETER C_PORT_DWIDTH
   value to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 39 - bram (bram_block) tool is overriding PARAMETER C_PORT_AWIDTH
   value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 40 - bram (bram_block) tool is overriding PARAMETER C_NUM_WE
   value to 8
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 48 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_PLB_AWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 49 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_PLB_DWIDTH value to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 50 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_PLB_NUM_MASTERS value to 3
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 51 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_PLB_MID_WIDTH value to 2
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 52 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 53 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 56 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_DCR_AWIDTH value to 10
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 57 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_DCR_DWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 36 - opb_bus (opb_v20) tool is overriding PARAMETER C_OPB_AWIDTH value
   to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 37 - opb_bus (opb_v20) tool is overriding PARAMETER C_OPB_DWIDTH value
   to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 38 - opb_bus (opb_v20) tool is overriding PARAMETER C_NUM_MASTERS value
   to 2
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 39 - opb_bus (opb_v20) tool is overriding PARAMETER C_NUM_SLAVES value
   to 7
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 42 - opb_intc_i (opb_intc) tool is overriding PARAMETER C_OPB_AWIDTH
   value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 43 - opb_intc_i (opb_intc) tool is overriding PARAMETER C_OPB_DWIDTH
   value to 32
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core_v2_1_0.tc
l ...
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 46 - opb_intc_i (opb_intc) tcl is overriding PARAMETER
   C_NUM_INTR_INPUTS value to 21
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core_v2_1_0.tc
l ...
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 47 - opb_intc_i (opb_intc) tcl is overriding PARAMETER C_KIND_OF_INTR
   value to 0b00000000000000000000000001000000
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core_v2_1_0.tc
l ...


INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 48 - opb_intc_i (opb_intc) tcl is overriding PARAMETER C_KIND_OF_EDGE
   value to 0b00000000000000000000000001000000
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core_v2_1_0.tc
l ...
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 49 - opb_intc_i (opb_intc) tcl is overriding PARAMETER C_KIND_OF_LVL
   value to 0b00000000000000000000000000000001
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_uartlite_v1_00_b\data\opb_uartlite_
   v2_1_0.mpd line 37 - RS232_1 (opb_uartlite) tool is overriding PARAMETER
   C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_uartlite_v1_00_b\data\opb_uartlite_
   v2_1_0.mpd line 38 - RS232_1 (opb_uartlite) tool is overriding PARAMETER
   C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\opbslave_ext_bri
   dge_v3_10_a\data\opbslave_ext_bridge_v2_1_0.mpd line 20 -
   opbslave_ext_bridge_i (opbslave_ext_bridge) tool is overriding PARAMETER
   C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\opbslave_ext_bri
   dge_v3_10_a\data\opbslave_ext_bridge_v2_1_0.mpd line 21 -
   opbslave_ext_bridge_i (opbslave_ext_bridge) tool is overriding PARAMETER
   C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\plb_psb_bridge_v
   1_00_a\data\plb_psb_bridge_v2_1_0.mpd line 87 - plb_psb_bridge_i
   (plb_psb_bridge) tool is overriding PARAMETER C_PLB_NUM_MASTERS value to 3
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\plb_psb_bridge_v
   1_00_a\data\plb_psb_bridge_v2_1_0.mpd line 88 - plb_psb_bridge_i
   (plb_psb_bridge) tool is overriding PARAMETER C_PLB_MID_WIDTH value to 2
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\plb_psb_bridge_v
   1_00_a\data\plb_psb_bridge_v2_1_0.mpd line 93 - plb_psb_bridge_i
   (plb_psb_bridge) tool is overriding PARAMETER C_PLB_AWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\plb_psb_bridge_v
   1_00_a\data\plb_psb_bridge_v2_1_0.mpd line 94 - plb_psb_bridge_i
   (plb_psb_bridge) tool is overriding PARAMETER C_PLB_DWIDTH value to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\dcr_v29_v1_00_a\data\dcr_v29_v2_1_0.mpd
   line 38 - dcr_bus (dcr_v29) tool is overriding PARAMETER C_DCR_NUM_SLAVES
   value to 2
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\dcr_v29_v1_00_a\data\dcr_v29_v2_1_0.mpd
   line 39 - dcr_bus (dcr_v29) tool is overriding PARAMETER C_DCR_AWIDTH value
   to 10
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\dcr_v29_v1_00_a\data\dcr_v29_v2_1_0.mpd
   line 40 - dcr_bus (dcr_v29) tool is overriding PARAMETER C_DCR_DWIDTH value
   to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\ms_rst_4regs_v1_
   00_a\data\ms_rst_4regs_v2_1_0.mpd line 31 - ms_rst_4regs_0 (ms_rst_4regs)
   tool is overriding PARAMETER C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\ms_rst_4regs_v1_
   00_a\data\ms_rst_4regs_v2_1_0.mpd line 32 - ms_rst_4regs_0 (ms_rst_4regs)
   tool is overriding PARAMETER C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\opb_slave1_v1_00
   _a\data\opb_slave1_v2_1_0.mpd line 31 - opb_slave1_0 (opb_slave1) tool is
   overriding PARAMETER C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\opb_slave1_v1_00
   _a\data\opb_slave1_v2_1_0.mpd line 32 - opb_slave1_0 (opb_slave1) tool is
   overriding PARAMETER C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_emc_v2_00_a\data\plb_emc_v2_1_0.mpd
   line 38 - plb_emc_0 (plb_emc) tool is overriding PARAMETER C_NUM_MASTERS
   value to 3
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_emc_v2_00_a\data\plb_emc_v2_1_0.mpd
   line 92 - plb_emc_0 (plb_emc) tool is overriding PARAMETER C_PLB_DWIDTH value
   to 64


INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_emc_v2_00_a\data\plb_emc_v2_1_0.mpd
   line 93 - plb_emc_0 (plb_emc) tool is overriding PARAMETER C_PLB_AWIDTH value
   to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_emc_v2_00_a\data\plb_emc_v2_1_0.mpd
   line 96 - plb_emc_0 (plb_emc) tool is overriding PARAMETER C_PLB_MID_WIDTH
   value to 2
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpio_v2_1_0.m
   pd line 38 - opb_gpio_0 (opb_gpio) tool is overriding PARAMETER C_OPB_AWIDTH
   value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpio_v2_1_0.m
   pd line 39 - opb_gpio_0 (opb_gpio) tool is overriding PARAMETER C_OPB_DWIDTH
   value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_timer_v1_00_b\data\opb_timer_v2_1_0
   .mpd line 41 - opb_timer_0 (opb_timer) tool is overriding PARAMETER
   C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_timer_v1_00_b\data\opb_timer_v2_1_0
   .mpd line 42 - opb_timer_0 (opb_timer) tool is overriding PARAMETER
   C_OPB_DWIDTH value to 32

Running system level Update ...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core_v2_1_0.tc
l ...

Check platform configuration ...
INFO:MDT - IPNAME:modified_plb_ddr_controller INSTANCE:plb_ddr_controller_i -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs line 143 -
   An example UCF for this core is available and must be modified for use in the
   system. Please refer to the EDK Getting Started guide for the location of
   this file.
IPNAME:plb_v34 INSTANCE:plb_bus -
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs line 129 - 3
master(s) : 5 slave(s)
IPNAME:opb_v20 INSTANCE:opb_bus -
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs line 205 - 2
master(s) : 7 slave(s)
IPNAME:dcr_v29 INSTANCE:dcr_bus -
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs line 338 - 1
master(s) : 2 slave(s)

Check port drivers...



Performing Clock DRCs...

WARNING:MDT - No Top-level Input clock for the design. 


INFO:MDT - The following PARAMETERs of os uCOS-II are ignored as their category
   selection PARAMETER uC-Probe is set to "false" in MSS 
WARNING:MDT - C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mss
   line 20 - Ignoring PARAMETER uC-Probe  ...
WARNING:MDT - C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mss
   line 53 - PARAMETER use_dcr is deprecated !. The parameter USE_DCR for the
   intc driver has been deprecated.  Any reference to this parameter in the MSS
   file will be ignored..
   To avoid seeing this Warning again, please remove PARAMETER use_dcr.
INFO:MDT - List of peripherals addressable from processor instance ppc405_i : 
  - plb_bus
  - plb2opb_bridge_i
  - plb_ddr_controller_i
WARNING:MDT - C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs
   line 143 - No Driver Found for instance plb_ddr_controller_i. To avoid seeing
   this warning, assign the appropriate driver or driver "generic 1.00.a " to
   instance plb_ddr_controller_i

  - plb_bram_if_cntlr_i
WARNING:MDT - C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs
   line 169 - No Driver Found for instance plb_bram_if_cntlr_i. To avoid seeing
   this warning, assign the appropriate driver or driver "generic 1.00.a " to
   instance plb_bram_if_cntlr_i

  - opb_bus
  - opb_gpio_0
  - opb_intc_i
  - RS232_1
  - ms_rst_4regs_0
  - opb_slave1_0
  - opb_timer_0
  - plb_psb_bridge_i
WARNING:MDT - C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs
   line 306 - No Driver Found for instance plb_psb_bridge_i. To avoid seeing
   this warning, assign the appropriate driver or driver "generic 1.00.a " to
   instance plb_psb_bridge_i

  - plb_emc_0
INFO:MDT - List of peripherals addressable from processor instance
   ppc405_ppcjtag_chain : 

Building Directory Structure for ppc405_i



Generating platform libraries and device drivers ...

Running CopyFiles ...

Copying files for os uCOS-II_v2_86_a from
C:\edk_user_repository\Micrium\bsp\uCOS-II_v2_86_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\uCOS-II_v2
_86_a\ ...



Copying files for driver plbarb_v1_01_a from
C:\EDK\sw\XilinxProcessorIPLib\drivers\plbarb_v1_01_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\plbarb_v1_
01_a\ ...



Copying files for driver plb2opb_v1_00_a from
C:\EDK\sw\XilinxProcessorIPLib\drivers\plb2opb_v1_00_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\plb2opb_v1
_00_a\ ...



Copying files for driver opbarb_v1_02_a from
C:\EDK\sw\XilinxProcessorIPLib\drivers\opbarb_v1_02_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\opbarb_v1_
02_a\ ...



Copying files for driver gpio_v2_01_a from
C:\EDK\sw\XilinxProcessorIPLib\drivers\gpio_v2_01_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\gpio_v2_01
_a\ ...



Copying files for driver intc_v1_00_c from
C:\EDK\sw\XilinxProcessorIPLib\drivers\intc_v1_00_c\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\intc_v1_00
_c\ ...



Copying files for driver uartlite_v1_01_a from
C:\EDK\sw\XilinxProcessorIPLib\drivers\uartlite_v1_01_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\uartlite_v
1_01_a\ ...



Copying files for driver ms_rst_4regs_v1_00_a from
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\drivers\ms_rst_4regs_v1_00
_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\ms_rst_4re
gs_v1_00_a\ ...



Copying files for driver opb_slave1_v1_00_a from
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\drivers\opb_slave1_v1_00_a
\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\opb_slave1
_v1_00_a\ ...



Copying files for driver tmrctr_v1_00_b from
C:\EDK\sw\XilinxProcessorIPLib\drivers\tmrctr_v1_00_b\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\tmrctr_v1_
00_b\ ...



Copying files for driver cpu_ppc405_v1_00_a from
C:\EDK\sw\XilinxProcessorIPLib\drivers\cpu_ppc405_v1_00_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\cpu_ppc405
_v1_00_a\ ...



Running DRCs for OSes, Drivers and Libraries ... 
uC/OS-II DRC ...

Running generate for OS'es, Drivers and Libraries ... 



Running post_generate for OS'es, Drivers and Libraries ... 

Running make for Drivers and Libraries ... 

Configuring make for target include using:

make -s include "COMPILER=powerpc-eabi-gcc" "ARCHIVER=powerpc-eabi-ar"
"COMPILER_FLAGS= -O2 -c" "EXTRA_COMPILER_FLAGS=-g" 



Configuring make for target libs using:

make -s libs "COMPILER=powerpc-eabi-gcc" "ARCHIVER=powerpc-eabi-ar"
"COMPILER_FLAGS= -O2 -c" "EXTRA_COMPILER_FLAGS=-g" 


Compiling common


powerpc-eabi-ar: creating ../../../lib/libxil.a


Compiling ipif


Compiling bsp


Compiling plb_arbiter


Compiling plb_to_opb


Compiling opbarb


Compiling gpio


Compiling intc


Compiling uartlite


Compiling ms_rst_4regs


Compiling opb_slave1


Compiling tmrctr


Compiling cpu_ppc405



Libraries generated in
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\lib\ directory

Running execs_generate for OS'es, Drivers and Libraries ... 



Building Directory Structure for ppc405_ppcjtag_chain



Generating platform libraries and device drivers ...

Running CopyFiles ...

Copying files for os standalone_v1_00_a from
C:\EDK\sw\lib\bsp\standalone_v1_00_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_ppcjtag_chain\libsr
c\standalone_v1_00_a\ ...



Copying files for driver cpu_ppc405_v1_00_a from
C:\EDK\sw\XilinxProcessorIPLib\drivers\cpu_ppc405_v1_00_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_ppcjtag_chain\libsr
c\cpu_ppc405_v1_00_a\ ...



Running DRCs for OSes, Drivers and Libraries ... 

Running generate for OS'es, Drivers and Libraries ... 



Running post_generate for OS'es, Drivers and Libraries ... 

Running make for Drivers and Libraries ... 

Configuring make for target include using:

make -s include "COMPILER=powerpc-eabi-gcc" "ARCHIVER=powerpc-eabi-ar"
"COMPILER_FLAGS= -O2 -c" "EXTRA_COMPILER_FLAGS=-g" 



Configuring make for target libs using:

make -s libs "COMPILER=powerpc-eabi-gcc" "ARCHIVER=powerpc-eabi-ar"
"COMPILER_FLAGS= -O2 -c" "EXTRA_COMPILER_FLAGS=-g" 
Compiling common


powerpc-eabi-ar: creating ../../../lib/libxil.a


Compiling bsp


Compiling cpu_ppc405



Libraries generated in
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_ppcjtag_chain\lib\
directory

Running execs_generate for OS'es, Drivers and Libraries ... 

LibGen Done. 




Done!

At Local date and time: Tue May 12 14:49:29 2009
 xbash -q -c "cd /cygdrive/c/Baseline_9_Working_Folder/k-rtos-base-profile-task/; /usr/bin/make -f system.make program; exit;" started...

/usr/bin/bash: igncr: unknown option name


powerpc-eabi-gcc -O2 C:/Micrium/SOFTWARE/EvalBoards/Amirix/AP1000/GNU/EX1_OS/app.c  -o EX1_OS/executable.elf \
      -g    -I./ppc405_i/include/  -L./ppc405_i/lib/  \
  


powerpc-eabi-size EX1_OS/executable.elf 
   text	   data	    bss	    dec	    hex	filename
  29226	    508	  11996	  41730	   a302	EX1_OS/executable.elf





Done!

At Local date and time: Tue May 12 14:49:34 2009
 xbash -q -c "cd /cygdrive/c/Baseline_9_Working_Folder/k-rtos-base-profile-task/; /usr/bin/make -f system.make init_bram; exit;" started...

/usr/bin/bash: igncr: unknown option name


*********************************************
Initializing BRAM contents of the bitstream
*********************************************
bitinit system.mhs  -pe ppc405_i EX1_OS/executable.elf  \
-bt implementation/system.bit -o implementation/download.bit



bitinit version Xilinx EDK 9.1.02 Build EDK_J_SP2.4
Copyright (c) Xilinx Inc. 2002.

Parsing MHS File system.mhs...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/ppc405_v2_00_c/data/ppc405_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_v34_v1_02_a/data/plb_v34_v2_1_0.tcl
...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_bram_if_cntlr_v1_00_b/data/plb_bram_if
_cntlr_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb2opb_bridge_v1_01_a/data/plb2opb_bridge
_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/opb_intc_v1_00_c/data/opb_intc_v2_1_0.tcl
...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/jtagppc_cntlr_v2_00_a/data/jtagppc_cntlr_v
2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_emc_v2_00_a/data/plb_emc_v2_1_0.tcl
...



Overriding IP level properties ...
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\modified_plb_ddr
   _controller_v1_00_c\data\modified_plb_ddr_controller_v2_1_0.mpd line 50 -
   plb_ddr_controller_i (modified_plb_ddr_controller) tool is overriding
   PARAMETER C_FAMILY value to 
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 41 - bram (bram_block) tool is overriding PARAMETER C_FAMILY
   value to 
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 38 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_FAMILY value to 
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 38 - opb_intc_i (opb_intc) tool is overriding PARAMETER C_FAMILY
   value to 
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\plb_psb_bridge_v
   1_00_a\data\plb_psb_bridge_v2_1_0.mpd line 97 - plb_psb_bridge_i
   (plb_psb_bridge) tool is overriding PARAMETER C_FAMILY value to 
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\ppc405_v2_00_c\data\ppc405_v2_1_0.mpd
   line 45 - ppc405_ppcjtag_chain (ppc405) tcl is overriding PARAMETER
   C_ISOCM_DCR_HIGHADDR value to 0b0000010011
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\ppc405_v2_00_c\data\ppc405_v2_1_0.mpd
   line 47 - ppc405_ppcjtag_chain (ppc405) tcl is overriding PARAMETER
   C_DSOCM_DCR_HIGHADDR value to 0b0000100011
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\jtagppc_cntlr_v2_00_a\data\jtagppc_cntl
   r_v2_1_0.mpd line 35 - jtagppc_0 (jtagppc_cntlr) tool is overriding PARAMETER
   C_DEVICE value to 
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\ms_rst_4regs_v1_
   00_a\data\ms_rst_4regs_v2_1_0.mpd line 34 - ms_rst_4regs_0 (ms_rst_4regs)
   tool is overriding PARAMETER C_FAMILY value to 
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\opb_slave1_v1_00
   _a\data\opb_slave1_v2_1_0.mpd line 34 - opb_slave1_0 (opb_slave1) tool is
   overriding PARAMETER C_FAMILY value to 
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpio_v2_1_0.m
   pd line 40 - opb_gpio_0 (opb_gpio) tool is overriding PARAMETER C_FAMILY
   value to 
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_timer_v1_00_b\data\opb_timer_v2_1_0
   .mpd line 34 - opb_timer_0 (opb_timer) tool is overriding PARAMETER C_FAMILY
   value to 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/bram_if_cntlr_v1_00_b/data/bram_if_cntlr_v
2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/emc_common_v2_00_a/data/emc_common_v2_1_0.
tcl ...


Address Map for Processor ppc405_i
  (0b0000000000-0b0011111111) plb_bus	dcr_bus
  (0b0100000000-0b0111111111) plb2opb_bridge_i	dcr_bus
  (0b1000010000-0b1000010011) ppc405_i	
  (0b1000100000-0b1000100011) ppc405_i	
  (0000000000-0x1fffffff) plb_ddr_controller_i	plb_bus
  (0x29000000-0x29ffffff) opb_gpio_0	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4c000000-0x4c00ffff) RS232_1	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4d000000-0x4dffffff) opb_intc_i	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4f000000-0x4f00ffff) ms_rst_4regs_0	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4ff00000-0x4ff03fff) opb_slave1_0	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4fff0000-0x4fffffff) opb_timer_0	plb_bus->plb2opb_bridge_i->opb_bus
  (0x50000000-0x50ffffff) plb_emc_0	plb_bus
  (0xffff0000-0xffffffff) plb_bram_if_cntlr_i	plb_bus
Address Map for Processor ppc405_ppcjtag_chain
  (0b0000010000-0b0000010011) ppc405_ppcjtag_chain	
  (0b0000100000-0b0000100011) ppc405_ppcjtag_chain	

Initializing Memory...
Checking ELFs associated with PPC405 instance ppc405_i for overlap...


Analyzing file EX1_OS/executable.elf...
Running Data2Mem with the following command:
data2mem -bm "implementation/system_bd" -bt "implementation/system.bit"  -bd
"EX1_OS/executable.elf" tag ppc405_i  -o b implementation/download.bit 


Memory Initialization completed successfully.





Done!

At Local date and time: Tue May 12 14:56:45 2009
 xbash -q -c "cd /cygdrive/c/Baseline_9_Working_Folder/k-rtos-base-profile-task/; /usr/bin/make -f system.make swclean; exit;" started...

/usr/bin/bash: igncr: unknown option name


rm -rf ppc405_i/lib/
rm -rf ppc405_ppcjtag_chain/lib/
rm -f libgen.log
rm -f EX1_OS/executable.elf 





Done!

At Local date and time: Tue May 12 14:56:51 2009
 xbash -q -c "cd /cygdrive/c/Baseline_9_Working_Folder/k-rtos-base-profile-task/; /usr/bin/make -f system.make libs; exit;" started...

*********************************************


/usr/bin/bash: igncr: unknown option name


Creating software libraries...
*********************************************
libgen -mhs system.mhs -p xc2vp100ff1704-6  system.mss


libgen
Xilinx EDK 9.1.02 Build EDK_J_SP2.4
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.

Command Line: libgen -mhs system.mhs -p xc2vp100ff1704-6 system.mss 



Output Directory (-od)		: C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\
Part (-p)			: virtex2p

Software Specification file	: system.mss


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/ppc405_v2_00_c/data/ppc405_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_v34_v1_02_a/data/plb_v34_v2_1_0.tcl
...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_bram_if_cntlr_v1_00_b/data/plb_bram_if
_cntlr_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb2opb_bridge_v1_01_a/data/plb2opb_bridge
_v2_1_0.tcl ...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/opb_intc_v1_00_c/data/opb_intc_v2_1_0.tcl
...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/jtagppc_cntlr_v2_00_a/data/jtagppc_cntlr_v
2_1_0.tcl ...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_emc_v2_00_a/data/plb_emc_v2_1_0.tcl
...

Overriding IP level properties ...
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\modified_plb_ddr
   _controller_v1_00_c\data\modified_plb_ddr_controller_v2_1_0.mpd line 50 -
   plb_ddr_controller_i (modified_plb_ddr_controller) tool is overriding
   PARAMETER C_FAMILY value to virtex2p
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 41 - bram (bram_block) tool is overriding PARAMETER C_FAMILY
   value to virtex2p
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 38 - opb_intc_i (opb_intc) tool is overriding PARAMETER C_FAMILY
   value to virtex2p


INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\ppc405_v2_00_c\data\ppc405_v2_1_0.mpd
   line 45 - ppc405_ppcjtag_chain (ppc405) tcl is overriding PARAMETER
   C_ISOCM_DCR_HIGHADDR value to 0b0000010011
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\ppc405_v2_00_c\data\ppc405_v2_1_0.mpd
   line 47 - ppc405_ppcjtag_chain (ppc405) tcl is overriding PARAMETER
   C_DSOCM_DCR_HIGHADDR value to 0b0000100011
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\jtagppc_cntlr_v2_00_a\data\jtagppc_cntl
   r_v2_1_0.mpd line 35 - jtagppc_0 (jtagppc_cntlr) tool is overriding PARAMETER
   C_DEVICE value to 2vp100
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpio_v2_1_0.m
   pd line 40 - opb_gpio_0 (opb_gpio) tool is overriding PARAMETER C_FAMILY
   value to virtex2p
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_timer_v1_00_b\data\opb_timer_v2_1_0
   .mpd line 34 - opb_timer_0 (opb_timer) tool is overriding PARAMETER C_FAMILY
   value to virtex2p

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/bram_if_cntlr_v1_00_b/data/bram_if_cntlr_v
2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/emc_common_v2_00_a/data/emc_common_v2_1_0.
tcl ...


Address Map for Processor ppc405_i
  (0b0000000000-0b0011111111) plb_bus	dcr_bus
  (0b0100000000-0b0111111111) plb2opb_bridge_i	dcr_bus
  (0b1000010000-0b1000010011) ppc405_i	
  (0b1000100000-0b1000100011) ppc405_i	
  (0000000000-0x1fffffff) plb_ddr_controller_i	plb_bus
  (0x29000000-0x29ffffff) opb_gpio_0	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4c000000-0x4c00ffff) RS232_1	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4d000000-0x4dffffff) opb_intc_i	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4f000000-0x4f00ffff) ms_rst_4regs_0	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4ff00000-0x4ff03fff) opb_slave1_0	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4fff0000-0x4fffffff) opb_timer_0	plb_bus->plb2opb_bridge_i->opb_bus
  (0x50000000-0x50ffffff) plb_emc_0	plb_bus
  (0xffff0000-0xffffffff) plb_bram_if_cntlr_i	plb_bus
Address Map for Processor ppc405_ppcjtag_chain
  (0b0000010000-0b0000010011) ppc405_ppcjtag_chain	
  (0b0000100000-0b0000100011) ppc405_ppcjtag_chain	

Check platform address map ...

Overriding system level properties ...
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 41 - plb_bus (plb_v34) tool is overriding PARAMETER C_PLB_NUM_MASTERS
   value to 3
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 43 - plb_bus (plb_v34) tool is overriding PARAMETER C_PLB_MID_WIDTH
   value to 2
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 44 - plb_bus (plb_v34) tool is overriding PARAMETER C_PLB_AWIDTH value
   to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 45 - plb_bus (plb_v34) tool is overriding PARAMETER C_PLB_DWIDTH value
   to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 49 - plb_bus (plb_v34) tool is overriding PARAMETER C_DCR_AWIDTH value
   to 10
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 50 - plb_bus (plb_v34) tool is overriding PARAMETER C_DCR_DWIDTH value
   to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\modified_plb_ddr
   _controller_v1_00_c\data\modified_plb_ddr_controller_v2_1_0.mpd line 53 -
   plb_ddr_controller_i (modified_plb_ddr_controller) tool is overriding
   PARAMETER C_PLB_NUM_MASTERS value to 3
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\modified_plb_ddr
   _controller_v1_00_c\data\modified_plb_ddr_controller_v2_1_0.mpd line 54 -
   plb_ddr_controller_i (modified_plb_ddr_controller) tool is overriding
   PARAMETER C_PLB_MID_WIDTH value to 2
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\modified_plb_ddr
   _controller_v1_00_c\data\modified_plb_ddr_controller_v2_1_0.mpd line 55 -
   plb_ddr_controller_i (modified_plb_ddr_controller) tool is overriding
   PARAMETER C_PLB_AWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\modified_plb_ddr
   _controller_v1_00_c\data\modified_plb_ddr_controller_v2_1_0.mpd line 56 -
   plb_ddr_controller_i (modified_plb_ddr_controller) tool is overriding
   PARAMETER C_PLB_DWIDTH value to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\data\plb_bram
   _if_cntlr_v2_1_0.mpd line 42 - plb_bram_if_cntlr_i (plb_bram_if_cntlr) tool
   is overriding PARAMETER c_num_masters value to 3
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\data\plb_bram
   _if_cntlr_v2_1_0.mpd line 46 - plb_bram_if_cntlr_i (plb_bram_if_cntlr) tool
   is overriding PARAMETER c_plb_dwidth value to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\data\plb_bram
   _if_cntlr_v2_1_0.mpd line 47 - plb_bram_if_cntlr_i (plb_bram_if_cntlr) tool
   is overriding PARAMETER c_plb_awidth value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\data\plb_bram
   _if_cntlr_v2_1_0.mpd line 49 - plb_bram_if_cntlr_i (plb_bram_if_cntlr) tool
   is overriding PARAMETER c_plb_mid_width value to 2


INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 38 - bram (bram_block) tool is overriding PARAMETER C_PORT_DWIDTH
   value to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 39 - bram (bram_block) tool is overriding PARAMETER C_PORT_AWIDTH
   value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 40 - bram (bram_block) tool is overriding PARAMETER C_NUM_WE
   value to 8
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 48 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_PLB_AWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 49 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_PLB_DWIDTH value to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 50 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_PLB_NUM_MASTERS value to 3
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 51 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_PLB_MID_WIDTH value to 2
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 52 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 53 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 56 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_DCR_AWIDTH value to 10
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 57 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_DCR_DWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 36 - opb_bus (opb_v20) tool is overriding PARAMETER C_OPB_AWIDTH value
   to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 37 - opb_bus (opb_v20) tool is overriding PARAMETER C_OPB_DWIDTH value
   to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 38 - opb_bus (opb_v20) tool is overriding PARAMETER C_NUM_MASTERS value
   to 2
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 39 - opb_bus (opb_v20) tool is overriding PARAMETER C_NUM_SLAVES value
   to 7
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 42 - opb_intc_i (opb_intc) tool is overriding PARAMETER C_OPB_AWIDTH
   value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 43 - opb_intc_i (opb_intc) tool is overriding PARAMETER C_OPB_DWIDTH
   value to 32
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core_v2_1_0.tc
l ...
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 46 - opb_intc_i (opb_intc) tcl is overriding PARAMETER
   C_NUM_INTR_INPUTS value to 21
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core_v2_1_0.tc
l ...
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 47 - opb_intc_i (opb_intc) tcl is overriding PARAMETER C_KIND_OF_INTR
   value to 0b00000000000000000000000001000000
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core_v2_1_0.tc
l ...


INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 48 - opb_intc_i (opb_intc) tcl is overriding PARAMETER C_KIND_OF_EDGE
   value to 0b00000000000000000000000001000000
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core_v2_1_0.tc
l ...
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 49 - opb_intc_i (opb_intc) tcl is overriding PARAMETER C_KIND_OF_LVL
   value to 0b00000000000000000000000000000001
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_uartlite_v1_00_b\data\opb_uartlite_
   v2_1_0.mpd line 37 - RS232_1 (opb_uartlite) tool is overriding PARAMETER
   C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_uartlite_v1_00_b\data\opb_uartlite_
   v2_1_0.mpd line 38 - RS232_1 (opb_uartlite) tool is overriding PARAMETER
   C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\opbslave_ext_bri
   dge_v3_10_a\data\opbslave_ext_bridge_v2_1_0.mpd line 20 -
   opbslave_ext_bridge_i (opbslave_ext_bridge) tool is overriding PARAMETER
   C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\opbslave_ext_bri
   dge_v3_10_a\data\opbslave_ext_bridge_v2_1_0.mpd line 21 -
   opbslave_ext_bridge_i (opbslave_ext_bridge) tool is overriding PARAMETER
   C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\plb_psb_bridge_v
   1_00_a\data\plb_psb_bridge_v2_1_0.mpd line 87 - plb_psb_bridge_i
   (plb_psb_bridge) tool is overriding PARAMETER C_PLB_NUM_MASTERS value to 3
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\plb_psb_bridge_v
   1_00_a\data\plb_psb_bridge_v2_1_0.mpd line 88 - plb_psb_bridge_i
   (plb_psb_bridge) tool is overriding PARAMETER C_PLB_MID_WIDTH value to 2
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\plb_psb_bridge_v
   1_00_a\data\plb_psb_bridge_v2_1_0.mpd line 93 - plb_psb_bridge_i
   (plb_psb_bridge) tool is overriding PARAMETER C_PLB_AWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\plb_psb_bridge_v
   1_00_a\data\plb_psb_bridge_v2_1_0.mpd line 94 - plb_psb_bridge_i
   (plb_psb_bridge) tool is overriding PARAMETER C_PLB_DWIDTH value to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\dcr_v29_v1_00_a\data\dcr_v29_v2_1_0.mpd
   line 38 - dcr_bus (dcr_v29) tool is overriding PARAMETER C_DCR_NUM_SLAVES
   value to 2
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\dcr_v29_v1_00_a\data\dcr_v29_v2_1_0.mpd
   line 39 - dcr_bus (dcr_v29) tool is overriding PARAMETER C_DCR_AWIDTH value
   to 10
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\dcr_v29_v1_00_a\data\dcr_v29_v2_1_0.mpd
   line 40 - dcr_bus (dcr_v29) tool is overriding PARAMETER C_DCR_DWIDTH value
   to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\ms_rst_4regs_v1_
   00_a\data\ms_rst_4regs_v2_1_0.mpd line 31 - ms_rst_4regs_0 (ms_rst_4regs)
   tool is overriding PARAMETER C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\ms_rst_4regs_v1_
   00_a\data\ms_rst_4regs_v2_1_0.mpd line 32 - ms_rst_4regs_0 (ms_rst_4regs)
   tool is overriding PARAMETER C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\opb_slave1_v1_00
   _a\data\opb_slave1_v2_1_0.mpd line 31 - opb_slave1_0 (opb_slave1) tool is
   overriding PARAMETER C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\opb_slave1_v1_00
   _a\data\opb_slave1_v2_1_0.mpd line 32 - opb_slave1_0 (opb_slave1) tool is
   overriding PARAMETER C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_emc_v2_00_a\data\plb_emc_v2_1_0.mpd
   line 38 - plb_emc_0 (plb_emc) tool is overriding PARAMETER C_NUM_MASTERS
   value to 3
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_emc_v2_00_a\data\plb_emc_v2_1_0.mpd
   line 92 - plb_emc_0 (plb_emc) tool is overriding PARAMETER C_PLB_DWIDTH value
   to 64


INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_emc_v2_00_a\data\plb_emc_v2_1_0.mpd
   line 93 - plb_emc_0 (plb_emc) tool is overriding PARAMETER C_PLB_AWIDTH value
   to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_emc_v2_00_a\data\plb_emc_v2_1_0.mpd
   line 96 - plb_emc_0 (plb_emc) tool is overriding PARAMETER C_PLB_MID_WIDTH
   value to 2
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpio_v2_1_0.m
   pd line 38 - opb_gpio_0 (opb_gpio) tool is overriding PARAMETER C_OPB_AWIDTH
   value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpio_v2_1_0.m
   pd line 39 - opb_gpio_0 (opb_gpio) tool is overriding PARAMETER C_OPB_DWIDTH
   value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_timer_v1_00_b\data\opb_timer_v2_1_0
   .mpd line 41 - opb_timer_0 (opb_timer) tool is overriding PARAMETER
   C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_timer_v1_00_b\data\opb_timer_v2_1_0
   .mpd line 42 - opb_timer_0 (opb_timer) tool is overriding PARAMETER
   C_OPB_DWIDTH value to 32

Running system level Update ...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core_v2_1_0.tc
l ...

Check platform configuration ...
INFO:MDT - IPNAME:modified_plb_ddr_controller INSTANCE:plb_ddr_controller_i -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs line 143 -
   An example UCF for this core is available and must be modified for use in the
   system. Please refer to the EDK Getting Started guide for the location of
   this file.
IPNAME:plb_v34 INSTANCE:plb_bus -
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs line 129 - 3
master(s) : 5 slave(s)
IPNAME:opb_v20 INSTANCE:opb_bus -
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs line 205 - 2
master(s) : 7 slave(s)
IPNAME:dcr_v29 INSTANCE:dcr_bus -
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs line 338 - 1
master(s) : 2 slave(s)

Check port drivers...



Performing Clock DRCs...

WARNING:MDT - No Top-level Input clock for the design. 


INFO:MDT - The following PARAMETERs of os uCOS-II are ignored as their category
   selection PARAMETER uC-Probe is set to "false" in MSS 
WARNING:MDT - C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mss
   line 20 - Ignoring PARAMETER uC-Probe  ...
WARNING:MDT - C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mss
   line 53 - PARAMETER use_dcr is deprecated !. The parameter USE_DCR for the
   intc driver has been deprecated.  Any reference to this parameter in the MSS
   file will be ignored..
   To avoid seeing this Warning again, please remove PARAMETER use_dcr.
INFO:MDT - List of peripherals addressable from processor instance ppc405_i : 
  - plb_bus
  - plb2opb_bridge_i
  - plb_ddr_controller_i
WARNING:MDT - C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs
   line 143 - No Driver Found for instance plb_ddr_controller_i. To avoid seeing
   this warning, assign the appropriate driver or driver "generic 1.00.a " to
   instance plb_ddr_controller_i

  - plb_bram_if_cntlr_i
WARNING:MDT - C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs
   line 169 - No Driver Found for instance plb_bram_if_cntlr_i. To avoid seeing
   this warning, assign the appropriate driver or driver "generic 1.00.a " to
   instance plb_bram_if_cntlr_i

  - opb_bus
  - opb_gpio_0
  - opb_intc_i
  - RS232_1
  - ms_rst_4regs_0
  - opb_slave1_0
  - opb_timer_0
  - plb_psb_bridge_i
WARNING:MDT - C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs
   line 306 - No Driver Found for instance plb_psb_bridge_i. To avoid seeing
   this warning, assign the appropriate driver or driver "generic 1.00.a " to
   instance plb_psb_bridge_i

  - plb_emc_0
INFO:MDT - List of peripherals addressable from processor instance
   ppc405_ppcjtag_chain : 

Building Directory Structure for ppc405_i



Generating platform libraries and device drivers ...

Running CopyFiles ...

Copying files for os uCOS-II_v2_86_a from
C:\edk_user_repository\Micrium\bsp\uCOS-II_v2_86_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\uCOS-II_v2
_86_a\ ...



Copying files for driver plbarb_v1_01_a from
C:\EDK\sw\XilinxProcessorIPLib\drivers\plbarb_v1_01_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\plbarb_v1_
01_a\ ...



Copying files for driver plb2opb_v1_00_a from
C:\EDK\sw\XilinxProcessorIPLib\drivers\plb2opb_v1_00_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\plb2opb_v1
_00_a\ ...



Copying files for driver opbarb_v1_02_a from
C:\EDK\sw\XilinxProcessorIPLib\drivers\opbarb_v1_02_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\opbarb_v1_
02_a\ ...



Copying files for driver gpio_v2_01_a from
C:\EDK\sw\XilinxProcessorIPLib\drivers\gpio_v2_01_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\gpio_v2_01
_a\ ...



Copying files for driver intc_v1_00_c from
C:\EDK\sw\XilinxProcessorIPLib\drivers\intc_v1_00_c\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\intc_v1_00
_c\ ...



Copying files for driver uartlite_v1_01_a from
C:\EDK\sw\XilinxProcessorIPLib\drivers\uartlite_v1_01_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\uartlite_v
1_01_a\ ...



Copying files for driver ms_rst_4regs_v1_00_a from
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\drivers\ms_rst_4regs_v1_00
_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\ms_rst_4re
gs_v1_00_a\ ...



Copying files for driver opb_slave1_v1_00_a from
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\drivers\opb_slave1_v1_00_a
\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\opb_slave1
_v1_00_a\ ...



Copying files for driver tmrctr_v1_00_b from
C:\EDK\sw\XilinxProcessorIPLib\drivers\tmrctr_v1_00_b\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\tmrctr_v1_
00_b\ ...



Copying files for driver cpu_ppc405_v1_00_a from
C:\EDK\sw\XilinxProcessorIPLib\drivers\cpu_ppc405_v1_00_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\cpu_ppc405
_v1_00_a\ ...



Running DRCs for OSes, Drivers and Libraries ... 
uC/OS-II DRC ...



Running generate for OS'es, Drivers and Libraries ... 



Running post_generate for OS'es, Drivers and Libraries ... 

Running make for Drivers and Libraries ... 

Configuring make for target include using:

make -s include "COMPILER=powerpc-eabi-gcc" "ARCHIVER=powerpc-eabi-ar"
"COMPILER_FLAGS= -O2 -c" "EXTRA_COMPILER_FLAGS=-g" 



Configuring make for target libs using:

make -s libs "COMPILER=powerpc-eabi-gcc" "ARCHIVER=powerpc-eabi-ar"
"COMPILER_FLAGS= -O2 -c" "EXTRA_COMPILER_FLAGS=-g" 
Compiling common


powerpc-eabi-ar: creating ../../../lib/libxil.a


Compiling ipif


Compiling bsp


Compiling plb_arbiter


Compiling plb_to_opb


Compiling opbarb


Compiling gpio


Compiling intc


Compiling uartlite


Compiling ms_rst_4regs


Compiling opb_slave1


Compiling tmrctr


Compiling cpu_ppc405



Libraries generated in
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\lib\ directory

Running execs_generate for OS'es, Drivers and Libraries ... 

Building Directory Structure for ppc405_ppcjtag_chain



Generating platform libraries and device drivers ...

Running CopyFiles ...

Copying files for os standalone_v1_00_a from
C:\EDK\sw\lib\bsp\standalone_v1_00_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_ppcjtag_chain\libsr
c\standalone_v1_00_a\ ...



Copying files for driver cpu_ppc405_v1_00_a from
C:\EDK\sw\XilinxProcessorIPLib\drivers\cpu_ppc405_v1_00_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_ppcjtag_chain\libsr
c\cpu_ppc405_v1_00_a\ ...



Running DRCs for OSes, Drivers and Libraries ... 

Running generate for OS'es, Drivers and Libraries ... 



Running post_generate for OS'es, Drivers and Libraries ... 

Running make for Drivers and Libraries ... 

Configuring make for target include using:

make -s include "COMPILER=powerpc-eabi-gcc" "ARCHIVER=powerpc-eabi-ar"
"COMPILER_FLAGS= -O2 -c" "EXTRA_COMPILER_FLAGS=-g" 



Configuring make for target libs using:

make -s libs "COMPILER=powerpc-eabi-gcc" "ARCHIVER=powerpc-eabi-ar"
"COMPILER_FLAGS= -O2 -c" "EXTRA_COMPILER_FLAGS=-g" 


Compiling common


powerpc-eabi-ar: creating ../../../lib/libxil.a


Compiling bsp


Compiling cpu_ppc405



Libraries generated in
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_ppcjtag_chain\lib\
directory

Running execs_generate for OS'es, Drivers and Libraries ... 

LibGen Done. 




Done!

At Local date and time: Tue May 12 14:57:18 2009
 xbash -q -c "cd /cygdrive/c/Baseline_9_Working_Folder/k-rtos-base-profile-task/; /usr/bin/make -f system.make program; exit;" started...

powerpc-eabi-gcc -O2 C:/Micrium/SOFTWARE/EvalBoards/Amirix/AP1000/GNU/EX1_OS/app.c  -o EX1_OS/executable.elf \
      -g    -I./ppc405_i/include/  -L./ppc405_i/lib/  \
  


/usr/bin/bash: igncr: unknown option name


powerpc-eabi-size EX1_OS/executable.elf 
   text	   data	    bss	    dec	    hex	filename
  29626	    508	  11996	  42130	   a492	EX1_OS/executable.elf





Done!

At Local date and time: Tue May 12 14:57:23 2009
 xbash -q -c "cd /cygdrive/c/Baseline_9_Working_Folder/k-rtos-base-profile-task/; /usr/bin/make -f system.make init_bram; exit;" started...

/usr/bin/bash: igncr: unknown option name


*********************************************
Initializing BRAM contents of the bitstream
*********************************************
bitinit system.mhs  -pe ppc405_i EX1_OS/executable.elf  \
-bt implementation/system.bit -o implementation/download.bit



bitinit version Xilinx EDK 9.1.02 Build EDK_J_SP2.4
Copyright (c) Xilinx Inc. 2002.

Parsing MHS File system.mhs...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/ppc405_v2_00_c/data/ppc405_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_v34_v1_02_a/data/plb_v34_v2_1_0.tcl
...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_bram_if_cntlr_v1_00_b/data/plb_bram_if
_cntlr_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb2opb_bridge_v1_01_a/data/plb2opb_bridge
_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/opb_intc_v1_00_c/data/opb_intc_v2_1_0.tcl
...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/jtagppc_cntlr_v2_00_a/data/jtagppc_cntlr_v
2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_emc_v2_00_a/data/plb_emc_v2_1_0.tcl
...

Overriding IP level properties ...
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\modified_plb_ddr
   _controller_v1_00_c\data\modified_plb_ddr_controller_v2_1_0.mpd line 50 -
   plb_ddr_controller_i (modified_plb_ddr_controller) tool is overriding
   PARAMETER C_FAMILY value to 
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 41 - bram (bram_block) tool is overriding PARAMETER C_FAMILY
   value to 
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 38 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_FAMILY value to 
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 38 - opb_intc_i (opb_intc) tool is overriding PARAMETER C_FAMILY
   value to 
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\plb_psb_bridge_v
   1_00_a\data\plb_psb_bridge_v2_1_0.mpd line 97 - plb_psb_bridge_i
   (plb_psb_bridge) tool is overriding PARAMETER C_FAMILY value to 
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\ppc405_v2_00_c\data\ppc405_v2_1_0.mpd
   line 45 - ppc405_ppcjtag_chain (ppc405) tcl is overriding PARAMETER
   C_ISOCM_DCR_HIGHADDR value to 0b0000010011
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\ppc405_v2_00_c\data\ppc405_v2_1_0.mpd
   line 47 - ppc405_ppcjtag_chain (ppc405) tcl is overriding PARAMETER
   C_DSOCM_DCR_HIGHADDR value to 0b0000100011
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\jtagppc_cntlr_v2_00_a\data\jtagppc_cntl
   r_v2_1_0.mpd line 35 - jtagppc_0 (jtagppc_cntlr) tool is overriding PARAMETER
   C_DEVICE value to 
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\ms_rst_4regs_v1_
   00_a\data\ms_rst_4regs_v2_1_0.mpd line 34 - ms_rst_4regs_0 (ms_rst_4regs)
   tool is overriding PARAMETER C_FAMILY value to 
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\opb_slave1_v1_00
   _a\data\opb_slave1_v2_1_0.mpd line 34 - opb_slave1_0 (opb_slave1) tool is
   overriding PARAMETER C_FAMILY value to 
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpio_v2_1_0.m
   pd line 40 - opb_gpio_0 (opb_gpio) tool is overriding PARAMETER C_FAMILY
   value to 
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_timer_v1_00_b\data\opb_timer_v2_1_0
   .mpd line 34 - opb_timer_0 (opb_timer) tool is overriding PARAMETER C_FAMILY
   value to 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/bram_if_cntlr_v1_00_b/data/bram_if_cntlr_v
2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/emc_common_v2_00_a/data/emc_common_v2_1_0.
tcl ...


Address Map for Processor ppc405_i
  (0b0000000000-0b0011111111) plb_bus	dcr_bus
  (0b0100000000-0b0111111111) plb2opb_bridge_i	dcr_bus
  (0b1000010000-0b1000010011) ppc405_i	
  (0b1000100000-0b1000100011) ppc405_i	
  (0000000000-0x1fffffff) plb_ddr_controller_i	plb_bus
  (0x29000000-0x29ffffff) opb_gpio_0	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4c000000-0x4c00ffff) RS232_1	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4d000000-0x4dffffff) opb_intc_i	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4f000000-0x4f00ffff) ms_rst_4regs_0	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4ff00000-0x4ff03fff) opb_slave1_0	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4fff0000-0x4fffffff) opb_timer_0	plb_bus->plb2opb_bridge_i->opb_bus
  (0x50000000-0x50ffffff) plb_emc_0	plb_bus
  (0xffff0000-0xffffffff) plb_bram_if_cntlr_i	plb_bus
Address Map for Processor ppc405_ppcjtag_chain
  (0b0000010000-0b0000010011) ppc405_ppcjtag_chain	
  (0b0000100000-0b0000100011) ppc405_ppcjtag_chain	

Initializing Memory...
Checking ELFs associated with PPC405 instance ppc405_i for overlap...


Analyzing file EX1_OS/executable.elf...
Running Data2Mem with the following command:
data2mem -bm "implementation/system_bd" -bt "implementation/system.bit"  -bd
"EX1_OS/executable.elf" tag ppc405_i  -o b implementation/download.bit 


Memory Initialization completed successfully.





Done!

At Local date and time: Tue May 12 14:59:41 2009
 xbash -q -c "cd /cygdrive/c/Baseline_9_Working_Folder/k-rtos-base-profile-task/; /usr/bin/make -f system.make program; exit;" started...

make: Nothing to be done for `program'.


/usr/bin/bash: igncr: unknown option name




Done!

At Local date and time: Tue May 12 15:00:07 2009
 xbash -q -c "cd /cygdrive/c/Baseline_9_Working_Folder/k-rtos-base-profile-task/; /usr/bin/make -f system.make swclean; exit;" started...

rm -rf ppc405_i/lib/
rm -rf ppc405_ppcjtag_chain/lib/
rm -f libgen.log
rm -f EX1_OS/executable.elf 


/usr/bin/bash: igncr: unknown option name







Done!

At Local date and time: Tue May 12 15:00:12 2009
 xbash -q -c "cd /cygdrive/c/Baseline_9_Working_Folder/k-rtos-base-profile-task/; /usr/bin/make -f system.make libs; exit;" started...

/usr/bin/bash: igncr: unknown option name


*********************************************
Creating software libraries...
*********************************************
libgen -mhs system.mhs -p xc2vp100ff1704-6  system.mss


libgen
Xilinx EDK 9.1.02 Build EDK_J_SP2.4
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.

Command Line: libgen -mhs system.mhs -p xc2vp100ff1704-6 system.mss 



Output Directory (-od)		: C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\
Part (-p)			: virtex2p

Software Specification file	: system.mss


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/ppc405_v2_00_c/data/ppc405_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_v34_v1_02_a/data/plb_v34_v2_1_0.tcl
...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_bram_if_cntlr_v1_00_b/data/plb_bram_if
_cntlr_v2_1_0.tcl ...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb2opb_bridge_v1_01_a/data/plb2opb_bridge
_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/opb_intc_v1_00_c/data/opb_intc_v2_1_0.tcl
...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/jtagppc_cntlr_v2_00_a/data/jtagppc_cntlr_v
2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_emc_v2_00_a/data/plb_emc_v2_1_0.tcl
...

Overriding IP level properties ...
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\modified_plb_ddr
   _controller_v1_00_c\data\modified_plb_ddr_controller_v2_1_0.mpd line 50 -
   plb_ddr_controller_i (modified_plb_ddr_controller) tool is overriding
   PARAMETER C_FAMILY value to virtex2p
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 41 - bram (bram_block) tool is overriding PARAMETER C_FAMILY
   value to virtex2p


INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 38 - opb_intc_i (opb_intc) tool is overriding PARAMETER C_FAMILY
   value to virtex2p
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\ppc405_v2_00_c\data\ppc405_v2_1_0.mpd
   line 45 - ppc405_ppcjtag_chain (ppc405) tcl is overriding PARAMETER
   C_ISOCM_DCR_HIGHADDR value to 0b0000010011
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\ppc405_v2_00_c\data\ppc405_v2_1_0.mpd
   line 47 - ppc405_ppcjtag_chain (ppc405) tcl is overriding PARAMETER
   C_DSOCM_DCR_HIGHADDR value to 0b0000100011
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\jtagppc_cntlr_v2_00_a\data\jtagppc_cntl
   r_v2_1_0.mpd line 35 - jtagppc_0 (jtagppc_cntlr) tool is overriding PARAMETER
   C_DEVICE value to 2vp100
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpio_v2_1_0.m
   pd line 40 - opb_gpio_0 (opb_gpio) tool is overriding PARAMETER C_FAMILY
   value to virtex2p
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_timer_v1_00_b\data\opb_timer_v2_1_0
   .mpd line 34 - opb_timer_0 (opb_timer) tool is overriding PARAMETER C_FAMILY
   value to virtex2p

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/bram_if_cntlr_v1_00_b/data/bram_if_cntlr_v
2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/emc_common_v2_00_a/data/emc_common_v2_1_0.
tcl ...


Address Map for Processor ppc405_i
  (0b0000000000-0b0011111111) plb_bus	dcr_bus
  (0b0100000000-0b0111111111) plb2opb_bridge_i	dcr_bus
  (0b1000010000-0b1000010011) ppc405_i	
  (0b1000100000-0b1000100011) ppc405_i	
  (0000000000-0x1fffffff) plb_ddr_controller_i	plb_bus
  (0x29000000-0x29ffffff) opb_gpio_0	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4c000000-0x4c00ffff) RS232_1	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4d000000-0x4dffffff) opb_intc_i	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4f000000-0x4f00ffff) ms_rst_4regs_0	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4ff00000-0x4ff03fff) opb_slave1_0	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4fff0000-0x4fffffff) opb_timer_0	plb_bus->plb2opb_bridge_i->opb_bus
  (0x50000000-0x50ffffff) plb_emc_0	plb_bus
  (0xffff0000-0xffffffff) plb_bram_if_cntlr_i	plb_bus
Address Map for Processor ppc405_ppcjtag_chain
  (0b0000010000-0b0000010011) ppc405_ppcjtag_chain	
  (0b0000100000-0b0000100011) ppc405_ppcjtag_chain	

Check platform address map ...

Overriding system level properties ...
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 41 - plb_bus (plb_v34) tool is overriding PARAMETER C_PLB_NUM_MASTERS
   value to 3
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 43 - plb_bus (plb_v34) tool is overriding PARAMETER C_PLB_MID_WIDTH
   value to 2
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 44 - plb_bus (plb_v34) tool is overriding PARAMETER C_PLB_AWIDTH value
   to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 45 - plb_bus (plb_v34) tool is overriding PARAMETER C_PLB_DWIDTH value
   to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 49 - plb_bus (plb_v34) tool is overriding PARAMETER C_DCR_AWIDTH value
   to 10
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 50 - plb_bus (plb_v34) tool is overriding PARAMETER C_DCR_DWIDTH value
   to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\modified_plb_ddr
   _controller_v1_00_c\data\modified_plb_ddr_controller_v2_1_0.mpd line 53 -
   plb_ddr_controller_i (modified_plb_ddr_controller) tool is overriding
   PARAMETER C_PLB_NUM_MASTERS value to 3
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\modified_plb_ddr
   _controller_v1_00_c\data\modified_plb_ddr_controller_v2_1_0.mpd line 54 -
   plb_ddr_controller_i (modified_plb_ddr_controller) tool is overriding
   PARAMETER C_PLB_MID_WIDTH value to 2
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\modified_plb_ddr
   _controller_v1_00_c\data\modified_plb_ddr_controller_v2_1_0.mpd line 55 -
   plb_ddr_controller_i (modified_plb_ddr_controller) tool is overriding
   PARAMETER C_PLB_AWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\modified_plb_ddr
   _controller_v1_00_c\data\modified_plb_ddr_controller_v2_1_0.mpd line 56 -
   plb_ddr_controller_i (modified_plb_ddr_controller) tool is overriding
   PARAMETER C_PLB_DWIDTH value to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\data\plb_bram
   _if_cntlr_v2_1_0.mpd line 42 - plb_bram_if_cntlr_i (plb_bram_if_cntlr) tool
   is overriding PARAMETER c_num_masters value to 3
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\data\plb_bram
   _if_cntlr_v2_1_0.mpd line 46 - plb_bram_if_cntlr_i (plb_bram_if_cntlr) tool
   is overriding PARAMETER c_plb_dwidth value to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\data\plb_bram
   _if_cntlr_v2_1_0.mpd line 47 - plb_bram_if_cntlr_i (plb_bram_if_cntlr) tool
   is overriding PARAMETER c_plb_awidth value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\data\plb_bram
   _if_cntlr_v2_1_0.mpd line 49 - plb_bram_if_cntlr_i (plb_bram_if_cntlr) tool
   is overriding PARAMETER c_plb_mid_width value to 2


INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 38 - bram (bram_block) tool is overriding PARAMETER C_PORT_DWIDTH
   value to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 39 - bram (bram_block) tool is overriding PARAMETER C_PORT_AWIDTH
   value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 40 - bram (bram_block) tool is overriding PARAMETER C_NUM_WE
   value to 8
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 48 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_PLB_AWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 49 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_PLB_DWIDTH value to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 50 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_PLB_NUM_MASTERS value to 3
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 51 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_PLB_MID_WIDTH value to 2
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 52 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 53 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 56 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_DCR_AWIDTH value to 10
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 57 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_DCR_DWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 36 - opb_bus (opb_v20) tool is overriding PARAMETER C_OPB_AWIDTH value
   to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 37 - opb_bus (opb_v20) tool is overriding PARAMETER C_OPB_DWIDTH value
   to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 38 - opb_bus (opb_v20) tool is overriding PARAMETER C_NUM_MASTERS value
   to 2
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 39 - opb_bus (opb_v20) tool is overriding PARAMETER C_NUM_SLAVES value
   to 7
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 42 - opb_intc_i (opb_intc) tool is overriding PARAMETER C_OPB_AWIDTH
   value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 43 - opb_intc_i (opb_intc) tool is overriding PARAMETER C_OPB_DWIDTH
   value to 32
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core_v2_1_0.tc
l ...
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 46 - opb_intc_i (opb_intc) tcl is overriding PARAMETER
   C_NUM_INTR_INPUTS value to 21
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core_v2_1_0.tc
l ...
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 47 - opb_intc_i (opb_intc) tcl is overriding PARAMETER C_KIND_OF_INTR
   value to 0b00000000000000000000000001000000
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core_v2_1_0.tc
l ...


INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 48 - opb_intc_i (opb_intc) tcl is overriding PARAMETER C_KIND_OF_EDGE
   value to 0b00000000000000000000000001000000
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core_v2_1_0.tc
l ...
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 49 - opb_intc_i (opb_intc) tcl is overriding PARAMETER C_KIND_OF_LVL
   value to 0b00000000000000000000000000000001
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_uartlite_v1_00_b\data\opb_uartlite_
   v2_1_0.mpd line 37 - RS232_1 (opb_uartlite) tool is overriding PARAMETER
   C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_uartlite_v1_00_b\data\opb_uartlite_
   v2_1_0.mpd line 38 - RS232_1 (opb_uartlite) tool is overriding PARAMETER
   C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\opbslave_ext_bri
   dge_v3_10_a\data\opbslave_ext_bridge_v2_1_0.mpd line 20 -
   opbslave_ext_bridge_i (opbslave_ext_bridge) tool is overriding PARAMETER
   C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\opbslave_ext_bri
   dge_v3_10_a\data\opbslave_ext_bridge_v2_1_0.mpd line 21 -
   opbslave_ext_bridge_i (opbslave_ext_bridge) tool is overriding PARAMETER
   C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\plb_psb_bridge_v
   1_00_a\data\plb_psb_bridge_v2_1_0.mpd line 87 - plb_psb_bridge_i
   (plb_psb_bridge) tool is overriding PARAMETER C_PLB_NUM_MASTERS value to 3
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\plb_psb_bridge_v
   1_00_a\data\plb_psb_bridge_v2_1_0.mpd line 88 - plb_psb_bridge_i
   (plb_psb_bridge) tool is overriding PARAMETER C_PLB_MID_WIDTH value to 2
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\plb_psb_bridge_v
   1_00_a\data\plb_psb_bridge_v2_1_0.mpd line 93 - plb_psb_bridge_i
   (plb_psb_bridge) tool is overriding PARAMETER C_PLB_AWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\plb_psb_bridge_v
   1_00_a\data\plb_psb_bridge_v2_1_0.mpd line 94 - plb_psb_bridge_i
   (plb_psb_bridge) tool is overriding PARAMETER C_PLB_DWIDTH value to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\dcr_v29_v1_00_a\data\dcr_v29_v2_1_0.mpd
   line 38 - dcr_bus (dcr_v29) tool is overriding PARAMETER C_DCR_NUM_SLAVES
   value to 2
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\dcr_v29_v1_00_a\data\dcr_v29_v2_1_0.mpd
   line 39 - dcr_bus (dcr_v29) tool is overriding PARAMETER C_DCR_AWIDTH value
   to 10
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\dcr_v29_v1_00_a\data\dcr_v29_v2_1_0.mpd
   line 40 - dcr_bus (dcr_v29) tool is overriding PARAMETER C_DCR_DWIDTH value
   to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\ms_rst_4regs_v1_
   00_a\data\ms_rst_4regs_v2_1_0.mpd line 31 - ms_rst_4regs_0 (ms_rst_4regs)
   tool is overriding PARAMETER C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\ms_rst_4regs_v1_
   00_a\data\ms_rst_4regs_v2_1_0.mpd line 32 - ms_rst_4regs_0 (ms_rst_4regs)
   tool is overriding PARAMETER C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\opb_slave1_v1_00
   _a\data\opb_slave1_v2_1_0.mpd line 31 - opb_slave1_0 (opb_slave1) tool is
   overriding PARAMETER C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\opb_slave1_v1_00
   _a\data\opb_slave1_v2_1_0.mpd line 32 - opb_slave1_0 (opb_slave1) tool is
   overriding PARAMETER C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_emc_v2_00_a\data\plb_emc_v2_1_0.mpd
   line 38 - plb_emc_0 (plb_emc) tool is overriding PARAMETER C_NUM_MASTERS
   value to 3
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_emc_v2_00_a\data\plb_emc_v2_1_0.mpd
   line 92 - plb_emc_0 (plb_emc) tool is overriding PARAMETER C_PLB_DWIDTH value
   to 64


INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_emc_v2_00_a\data\plb_emc_v2_1_0.mpd
   line 93 - plb_emc_0 (plb_emc) tool is overriding PARAMETER C_PLB_AWIDTH value
   to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_emc_v2_00_a\data\plb_emc_v2_1_0.mpd
   line 96 - plb_emc_0 (plb_emc) tool is overriding PARAMETER C_PLB_MID_WIDTH
   value to 2
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpio_v2_1_0.m
   pd line 38 - opb_gpio_0 (opb_gpio) tool is overriding PARAMETER C_OPB_AWIDTH
   value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpio_v2_1_0.m
   pd line 39 - opb_gpio_0 (opb_gpio) tool is overriding PARAMETER C_OPB_DWIDTH
   value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_timer_v1_00_b\data\opb_timer_v2_1_0
   .mpd line 41 - opb_timer_0 (opb_timer) tool is overriding PARAMETER
   C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_timer_v1_00_b\data\opb_timer_v2_1_0
   .mpd line 42 - opb_timer_0 (opb_timer) tool is overriding PARAMETER
   C_OPB_DWIDTH value to 32

Running system level Update ...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core_v2_1_0.tc
l ...

Check platform configuration ...
INFO:MDT - IPNAME:modified_plb_ddr_controller INSTANCE:plb_ddr_controller_i -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs line 143 -
   An example UCF for this core is available and must be modified for use in the
   system. Please refer to the EDK Getting Started guide for the location of
   this file.
IPNAME:plb_v34 INSTANCE:plb_bus -
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs line 129 - 3
master(s) : 5 slave(s)
IPNAME:opb_v20 INSTANCE:opb_bus -
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs line 205 - 2
master(s) : 7 slave(s)
IPNAME:dcr_v29 INSTANCE:dcr_bus -
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs line 338 - 1
master(s) : 2 slave(s)

Check port drivers...



Performing Clock DRCs...

WARNING:MDT - No Top-level Input clock for the design. 


INFO:MDT - The following PARAMETERs of os uCOS-II are ignored as their category
   selection PARAMETER uC-Probe is set to "false" in MSS 
WARNING:MDT - C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mss
   line 20 - Ignoring PARAMETER uC-Probe  ...
WARNING:MDT - C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mss
   line 53 - PARAMETER use_dcr is deprecated !. The parameter USE_DCR for the
   intc driver has been deprecated.  Any reference to this parameter in the MSS
   file will be ignored..
   To avoid seeing this Warning again, please remove PARAMETER use_dcr.
INFO:MDT - List of peripherals addressable from processor instance ppc405_i : 
  - plb_bus
  - plb2opb_bridge_i
  - plb_ddr_controller_i
WARNING:MDT - C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs
   line 143 - No Driver Found for instance plb_ddr_controller_i. To avoid seeing
   this warning, assign the appropriate driver or driver "generic 1.00.a " to
   instance plb_ddr_controller_i

  - plb_bram_if_cntlr_i
WARNING:MDT - C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs
   line 169 - No Driver Found for instance plb_bram_if_cntlr_i. To avoid seeing
   this warning, assign the appropriate driver or driver "generic 1.00.a " to
   instance plb_bram_if_cntlr_i

  - opb_bus
  - opb_gpio_0
  - opb_intc_i
  - RS232_1
  - ms_rst_4regs_0
  - opb_slave1_0
  - opb_timer_0
  - plb_psb_bridge_i
WARNING:MDT - C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs
   line 306 - No Driver Found for instance plb_psb_bridge_i. To avoid seeing
   this warning, assign the appropriate driver or driver "generic 1.00.a " to
   instance plb_psb_bridge_i

  - plb_emc_0
INFO:MDT - List of peripherals addressable from processor instance
   ppc405_ppcjtag_chain : 

Building Directory Structure for ppc405_i



Generating platform libraries and device drivers ...

Running CopyFiles ...

Copying files for os uCOS-II_v2_86_a from
C:\edk_user_repository\Micrium\bsp\uCOS-II_v2_86_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\uCOS-II_v2
_86_a\ ...



Copying files for driver plbarb_v1_01_a from
C:\EDK\sw\XilinxProcessorIPLib\drivers\plbarb_v1_01_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\plbarb_v1_
01_a\ ...



Copying files for driver plb2opb_v1_00_a from
C:\EDK\sw\XilinxProcessorIPLib\drivers\plb2opb_v1_00_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\plb2opb_v1
_00_a\ ...



Copying files for driver opbarb_v1_02_a from
C:\EDK\sw\XilinxProcessorIPLib\drivers\opbarb_v1_02_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\opbarb_v1_
02_a\ ...



Copying files for driver gpio_v2_01_a from
C:\EDK\sw\XilinxProcessorIPLib\drivers\gpio_v2_01_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\gpio_v2_01
_a\ ...



Copying files for driver intc_v1_00_c from
C:\EDK\sw\XilinxProcessorIPLib\drivers\intc_v1_00_c\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\intc_v1_00
_c\ ...



Copying files for driver uartlite_v1_01_a from
C:\EDK\sw\XilinxProcessorIPLib\drivers\uartlite_v1_01_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\uartlite_v
1_01_a\ ...



Copying files for driver ms_rst_4regs_v1_00_a from
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\drivers\ms_rst_4regs_v1_00
_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\ms_rst_4re
gs_v1_00_a\ ...



Copying files for driver opb_slave1_v1_00_a from
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\drivers\opb_slave1_v1_00_a
\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\opb_slave1
_v1_00_a\ ...



Copying files for driver tmrctr_v1_00_b from
C:\EDK\sw\XilinxProcessorIPLib\drivers\tmrctr_v1_00_b\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\tmrctr_v1_
00_b\ ...



Copying files for driver cpu_ppc405_v1_00_a from
C:\EDK\sw\XilinxProcessorIPLib\drivers\cpu_ppc405_v1_00_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\cpu_ppc405
_v1_00_a\ ...



Running DRCs for OSes, Drivers and Libraries ... 
uC/OS-II DRC ...

Running generate for OS'es, Drivers and Libraries ... 



Running post_generate for OS'es, Drivers and Libraries ... 

Running make for Drivers and Libraries ... 

Configuring make for target include using:

make -s include "COMPILER=powerpc-eabi-gcc" "ARCHIVER=powerpc-eabi-ar"
"COMPILER_FLAGS= -O2 -c" "EXTRA_COMPILER_FLAGS=-g" 



Configuring make for target libs using:

make -s libs "COMPILER=powerpc-eabi-gcc" "ARCHIVER=powerpc-eabi-ar"
"COMPILER_FLAGS= -O2 -c" "EXTRA_COMPILER_FLAGS=-g" 


Compiling common


Compiling ipif


powerpc-eabi-ar: creating ../../../lib/libxil.a


Compiling bsp


Compiling plb_arbiter


Compiling plb_to_opb


Compiling opbarb


Compiling gpio


Compiling intc


Compiling uartlite


Compiling ms_rst_4regs


Compiling opb_slave1


Compiling tmrctr


Compiling cpu_ppc405



Libraries generated in
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\lib\ directory

Running execs_generate for OS'es, Drivers and Libraries ... 

Building Directory Structure for ppc405_ppcjtag_chain



Generating platform libraries and device drivers ...

Running CopyFiles ...

Copying files for os standalone_v1_00_a from
C:\EDK\sw\lib\bsp\standalone_v1_00_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_ppcjtag_chain\libsr
c\standalone_v1_00_a\ ...



Copying files for driver cpu_ppc405_v1_00_a from
C:\EDK\sw\XilinxProcessorIPLib\drivers\cpu_ppc405_v1_00_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_ppcjtag_chain\libsr
c\cpu_ppc405_v1_00_a\ ...



Running DRCs for OSes, Drivers and Libraries ... 

Running generate for OS'es, Drivers and Libraries ... 



Running post_generate for OS'es, Drivers and Libraries ... 

Running make for Drivers and Libraries ... 

Configuring make for target include using:

make -s include "COMPILER=powerpc-eabi-gcc" "ARCHIVER=powerpc-eabi-ar"
"COMPILER_FLAGS= -O2 -c" "EXTRA_COMPILER_FLAGS=-g" 



Configuring make for target libs using:

make -s libs "COMPILER=powerpc-eabi-gcc" "ARCHIVER=powerpc-eabi-ar"
"COMPILER_FLAGS= -O2 -c" "EXTRA_COMPILER_FLAGS=-g" 
Compiling common


powerpc-eabi-ar: creating ../../../lib/libxil.a


Compiling bsp


Compiling cpu_ppc405



Libraries generated in
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_ppcjtag_chain\lib\
directory

Running execs_generate for OS'es, Drivers and Libraries ... 

LibGen Done. 




Done!

At Local date and time: Tue May 12 15:00:40 2009
 xbash -q -c "cd /cygdrive/c/Baseline_9_Working_Folder/k-rtos-base-profile-task/; /usr/bin/make -f system.make program; exit;" started...

powerpc-eabi-gcc -O2 C:/Micrium/SOFTWARE/EvalBoards/Amirix/AP1000/GNU/EX1_OS/app.c  -o EX1_OS/executable.elf \
      -g    -I./ppc405_i/include/  -L./ppc405_i/lib/  \
  


/usr/bin/bash: igncr: unknown option name


powerpc-eabi-size EX1_OS/executable.elf 
   text	   data	    bss	    dec	    hex	filename
  29574	    508	  12000	  42082	   a462	EX1_OS/executable.elf





Done!

At Local date and time: Tue May 12 15:00:46 2009
 xbash -q -c "cd /cygdrive/c/Baseline_9_Working_Folder/k-rtos-base-profile-task/; /usr/bin/make -f system.make init_bram; exit;" started...

*********************************************
Initializing BRAM contents of the bitstream
*********************************************
bitinit system.mhs  -pe ppc405_i EX1_OS/executable.elf  \
-bt implementation/system.bit -o implementation/download.bit

bitinit version Xilinx EDK 9.1.02 Build EDK_J_SP2.4
Copyright (c) Xilinx Inc. 2002.

Parsing MHS File system.mhs...


/usr/bin/bash: igncr: unknown option name


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/ppc405_v2_00_c/data/ppc405_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_v34_v1_02_a/data/plb_v34_v2_1_0.tcl
...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_bram_if_cntlr_v1_00_b/data/plb_bram_if
_cntlr_v2_1_0.tcl ...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb2opb_bridge_v1_01_a/data/plb2opb_bridge
_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/opb_intc_v1_00_c/data/opb_intc_v2_1_0.tcl
...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/jtagppc_cntlr_v2_00_a/data/jtagppc_cntlr_v
2_1_0.tcl ...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_emc_v2_00_a/data/plb_emc_v2_1_0.tcl
...

Overriding IP level properties ...
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\modified_plb_ddr
   _controller_v1_00_c\data\modified_plb_ddr_controller_v2_1_0.mpd line 50 -
   plb_ddr_controller_i (modified_plb_ddr_controller) tool is overriding
   PARAMETER C_FAMILY value to 
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 41 - bram (bram_block) tool is overriding PARAMETER C_FAMILY
   value to 
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 38 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_FAMILY value to 
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 38 - opb_intc_i (opb_intc) tool is overriding PARAMETER C_FAMILY
   value to 
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\plb_psb_bridge_v
   1_00_a\data\plb_psb_bridge_v2_1_0.mpd line 97 - plb_psb_bridge_i
   (plb_psb_bridge) tool is overriding PARAMETER C_FAMILY value to 
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\ppc405_v2_00_c\data\ppc405_v2_1_0.mpd
   line 45 - ppc405_ppcjtag_chain (ppc405) tcl is overriding PARAMETER
   C_ISOCM_DCR_HIGHADDR value to 0b0000010011
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\ppc405_v2_00_c\data\ppc405_v2_1_0.mpd
   line 47 - ppc405_ppcjtag_chain (ppc405) tcl is overriding PARAMETER
   C_DSOCM_DCR_HIGHADDR value to 0b0000100011
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\jtagppc_cntlr_v2_00_a\data\jtagppc_cntl
   r_v2_1_0.mpd line 35 - jtagppc_0 (jtagppc_cntlr) tool is overriding PARAMETER
   C_DEVICE value to 
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\ms_rst_4regs_v1_
   00_a\data\ms_rst_4regs_v2_1_0.mpd line 34 - ms_rst_4regs_0 (ms_rst_4regs)
   tool is overriding PARAMETER C_FAMILY value to 
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\opb_slave1_v1_00
   _a\data\opb_slave1_v2_1_0.mpd line 34 - opb_slave1_0 (opb_slave1) tool is
   overriding PARAMETER C_FAMILY value to 
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpio_v2_1_0.m
   pd line 40 - opb_gpio_0 (opb_gpio) tool is overriding PARAMETER C_FAMILY
   value to 
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_timer_v1_00_b\data\opb_timer_v2_1_0
   .mpd line 34 - opb_timer_0 (opb_timer) tool is overriding PARAMETER C_FAMILY
   value to 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/bram_if_cntlr_v1_00_b/data/bram_if_cntlr_v
2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/emc_common_v2_00_a/data/emc_common_v2_1_0.
tcl ...


Address Map for Processor ppc405_i
  (0b0000000000-0b0011111111) plb_bus	dcr_bus
  (0b0100000000-0b0111111111) plb2opb_bridge_i	dcr_bus
  (0b1000010000-0b1000010011) ppc405_i	
  (0b1000100000-0b1000100011) ppc405_i	
  (0000000000-0x1fffffff) plb_ddr_controller_i	plb_bus
  (0x29000000-0x29ffffff) opb_gpio_0	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4c000000-0x4c00ffff) RS232_1	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4d000000-0x4dffffff) opb_intc_i	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4f000000-0x4f00ffff) ms_rst_4regs_0	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4ff00000-0x4ff03fff) opb_slave1_0	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4fff0000-0x4fffffff) opb_timer_0	plb_bus->plb2opb_bridge_i->opb_bus
  (0x50000000-0x50ffffff) plb_emc_0	plb_bus
  (0xffff0000-0xffffffff) plb_bram_if_cntlr_i	plb_bus
Address Map for Processor ppc405_ppcjtag_chain
  (0b0000010000-0b0000010011) ppc405_ppcjtag_chain	
  (0b0000100000-0b0000100011) ppc405_ppcjtag_chain	

Initializing Memory...
Checking ELFs associated with PPC405 instance ppc405_i for overlap...


Analyzing file EX1_OS/executable.elf...
Running Data2Mem with the following command:
data2mem -bm "implementation/system_bd" -bt "implementation/system.bit"  -bd
"EX1_OS/executable.elf" tag ppc405_i  -o b implementation/download.bit 


Memory Initialization completed successfully.





Done!

At Local date and time: Tue May 12 15:02:35 2009
 xbash -q -c "cd /cygdrive/c/Baseline_9_Working_Folder/k-rtos-base-profile-task/; /usr/bin/make -f system.make swclean; exit;" started...

/usr/bin/bash: igncr: unknown option name


rm -rf ppc405_i/lib/
rm -rf ppc405_ppcjtag_chain/lib/
rm -f libgen.log
rm -f EX1_OS/executable.elf 





Done!

At Local date and time: Tue May 12 15:02:40 2009
 xbash -q -c "cd /cygdrive/c/Baseline_9_Working_Folder/k-rtos-base-profile-task/; /usr/bin/make -f system.make libs; exit;" started...

/usr/bin/bash: igncr: unknown option name


*********************************************
Creating software libraries...
*********************************************
libgen -mhs system.mhs -p xc2vp100ff1704-6  system.mss


libgen
Xilinx EDK 9.1.02 Build EDK_J_SP2.4
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.

Command Line: libgen -mhs system.mhs -p xc2vp100ff1704-6 system.mss 



Output Directory (-od)		: C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\
Part (-p)			: virtex2p

Software Specification file	: system.mss


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/ppc405_v2_00_c/data/ppc405_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_v34_v1_02_a/data/plb_v34_v2_1_0.tcl
...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_bram_if_cntlr_v1_00_b/data/plb_bram_if
_cntlr_v2_1_0.tcl ...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb2opb_bridge_v1_01_a/data/plb2opb_bridge
_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/opb_intc_v1_00_c/data/opb_intc_v2_1_0.tcl
...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/jtagppc_cntlr_v2_00_a/data/jtagppc_cntlr_v
2_1_0.tcl ...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_emc_v2_00_a/data/plb_emc_v2_1_0.tcl
...

Overriding IP level properties ...
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\modified_plb_ddr
   _controller_v1_00_c\data\modified_plb_ddr_controller_v2_1_0.mpd line 50 -
   plb_ddr_controller_i (modified_plb_ddr_controller) tool is overriding
   PARAMETER C_FAMILY value to virtex2p
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 41 - bram (bram_block) tool is overriding PARAMETER C_FAMILY
   value to virtex2p
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 38 - opb_intc_i (opb_intc) tool is overriding PARAMETER C_FAMILY
   value to virtex2p


INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\ppc405_v2_00_c\data\ppc405_v2_1_0.mpd
   line 45 - ppc405_ppcjtag_chain (ppc405) tcl is overriding PARAMETER
   C_ISOCM_DCR_HIGHADDR value to 0b0000010011
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\ppc405_v2_00_c\data\ppc405_v2_1_0.mpd
   line 47 - ppc405_ppcjtag_chain (ppc405) tcl is overriding PARAMETER
   C_DSOCM_DCR_HIGHADDR value to 0b0000100011
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\jtagppc_cntlr_v2_00_a\data\jtagppc_cntl
   r_v2_1_0.mpd line 35 - jtagppc_0 (jtagppc_cntlr) tool is overriding PARAMETER
   C_DEVICE value to 2vp100
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpio_v2_1_0.m
   pd line 40 - opb_gpio_0 (opb_gpio) tool is overriding PARAMETER C_FAMILY
   value to virtex2p
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_timer_v1_00_b\data\opb_timer_v2_1_0
   .mpd line 34 - opb_timer_0 (opb_timer) tool is overriding PARAMETER C_FAMILY
   value to virtex2p

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/bram_if_cntlr_v1_00_b/data/bram_if_cntlr_v
2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/emc_common_v2_00_a/data/emc_common_v2_1_0.
tcl ...


Address Map for Processor ppc405_i
  (0b0000000000-0b0011111111) plb_bus	dcr_bus
  (0b0100000000-0b0111111111) plb2opb_bridge_i	dcr_bus
  (0b1000010000-0b1000010011) ppc405_i	
  (0b1000100000-0b1000100011) ppc405_i	
  (0000000000-0x1fffffff) plb_ddr_controller_i	plb_bus
  (0x29000000-0x29ffffff) opb_gpio_0	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4c000000-0x4c00ffff) RS232_1	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4d000000-0x4dffffff) opb_intc_i	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4f000000-0x4f00ffff) ms_rst_4regs_0	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4ff00000-0x4ff03fff) opb_slave1_0	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4fff0000-0x4fffffff) opb_timer_0	plb_bus->plb2opb_bridge_i->opb_bus
  (0x50000000-0x50ffffff) plb_emc_0	plb_bus
  (0xffff0000-0xffffffff) plb_bram_if_cntlr_i	plb_bus
Address Map for Processor ppc405_ppcjtag_chain
  (0b0000010000-0b0000010011) ppc405_ppcjtag_chain	
  (0b0000100000-0b0000100011) ppc405_ppcjtag_chain	

Check platform address map ...

Overriding system level properties ...
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 41 - plb_bus (plb_v34) tool is overriding PARAMETER C_PLB_NUM_MASTERS
   value to 3
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 43 - plb_bus (plb_v34) tool is overriding PARAMETER C_PLB_MID_WIDTH
   value to 2
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 44 - plb_bus (plb_v34) tool is overriding PARAMETER C_PLB_AWIDTH value
   to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 45 - plb_bus (plb_v34) tool is overriding PARAMETER C_PLB_DWIDTH value
   to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 49 - plb_bus (plb_v34) tool is overriding PARAMETER C_DCR_AWIDTH value
   to 10
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 50 - plb_bus (plb_v34) tool is overriding PARAMETER C_DCR_DWIDTH value
   to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\modified_plb_ddr
   _controller_v1_00_c\data\modified_plb_ddr_controller_v2_1_0.mpd line 53 -
   plb_ddr_controller_i (modified_plb_ddr_controller) tool is overriding
   PARAMETER C_PLB_NUM_MASTERS value to 3
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\modified_plb_ddr
   _controller_v1_00_c\data\modified_plb_ddr_controller_v2_1_0.mpd line 54 -
   plb_ddr_controller_i (modified_plb_ddr_controller) tool is overriding
   PARAMETER C_PLB_MID_WIDTH value to 2
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\modified_plb_ddr
   _controller_v1_00_c\data\modified_plb_ddr_controller_v2_1_0.mpd line 55 -
   plb_ddr_controller_i (modified_plb_ddr_controller) tool is overriding
   PARAMETER C_PLB_AWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\modified_plb_ddr
   _controller_v1_00_c\data\modified_plb_ddr_controller_v2_1_0.mpd line 56 -
   plb_ddr_controller_i (modified_plb_ddr_controller) tool is overriding
   PARAMETER C_PLB_DWIDTH value to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\data\plb_bram
   _if_cntlr_v2_1_0.mpd line 42 - plb_bram_if_cntlr_i (plb_bram_if_cntlr) tool
   is overriding PARAMETER c_num_masters value to 3
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\data\plb_bram
   _if_cntlr_v2_1_0.mpd line 46 - plb_bram_if_cntlr_i (plb_bram_if_cntlr) tool
   is overriding PARAMETER c_plb_dwidth value to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\data\plb_bram
   _if_cntlr_v2_1_0.mpd line 47 - plb_bram_if_cntlr_i (plb_bram_if_cntlr) tool
   is overriding PARAMETER c_plb_awidth value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\data\plb_bram
   _if_cntlr_v2_1_0.mpd line 49 - plb_bram_if_cntlr_i (plb_bram_if_cntlr) tool
   is overriding PARAMETER c_plb_mid_width value to 2


INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 38 - bram (bram_block) tool is overriding PARAMETER C_PORT_DWIDTH
   value to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 39 - bram (bram_block) tool is overriding PARAMETER C_PORT_AWIDTH
   value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 40 - bram (bram_block) tool is overriding PARAMETER C_NUM_WE
   value to 8
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 48 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_PLB_AWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 49 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_PLB_DWIDTH value to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 50 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_PLB_NUM_MASTERS value to 3
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 51 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_PLB_MID_WIDTH value to 2
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 52 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 53 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 56 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_DCR_AWIDTH value to 10
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 57 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_DCR_DWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 36 - opb_bus (opb_v20) tool is overriding PARAMETER C_OPB_AWIDTH value
   to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 37 - opb_bus (opb_v20) tool is overriding PARAMETER C_OPB_DWIDTH value
   to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 38 - opb_bus (opb_v20) tool is overriding PARAMETER C_NUM_MASTERS value
   to 2
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 39 - opb_bus (opb_v20) tool is overriding PARAMETER C_NUM_SLAVES value
   to 7
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 42 - opb_intc_i (opb_intc) tool is overriding PARAMETER C_OPB_AWIDTH
   value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 43 - opb_intc_i (opb_intc) tool is overriding PARAMETER C_OPB_DWIDTH
   value to 32
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core_v2_1_0.tc
l ...
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 46 - opb_intc_i (opb_intc) tcl is overriding PARAMETER
   C_NUM_INTR_INPUTS value to 21
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core_v2_1_0.tc
l ...
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 47 - opb_intc_i (opb_intc) tcl is overriding PARAMETER C_KIND_OF_INTR
   value to 0b00000000000000000000000001000000
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core_v2_1_0.tc
l ...


INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 48 - opb_intc_i (opb_intc) tcl is overriding PARAMETER C_KIND_OF_EDGE
   value to 0b00000000000000000000000001000000
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core_v2_1_0.tc
l ...
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 49 - opb_intc_i (opb_intc) tcl is overriding PARAMETER C_KIND_OF_LVL
   value to 0b00000000000000000000000000000001
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_uartlite_v1_00_b\data\opb_uartlite_
   v2_1_0.mpd line 37 - RS232_1 (opb_uartlite) tool is overriding PARAMETER
   C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_uartlite_v1_00_b\data\opb_uartlite_
   v2_1_0.mpd line 38 - RS232_1 (opb_uartlite) tool is overriding PARAMETER
   C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\opbslave_ext_bri
   dge_v3_10_a\data\opbslave_ext_bridge_v2_1_0.mpd line 20 -
   opbslave_ext_bridge_i (opbslave_ext_bridge) tool is overriding PARAMETER
   C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\opbslave_ext_bri
   dge_v3_10_a\data\opbslave_ext_bridge_v2_1_0.mpd line 21 -
   opbslave_ext_bridge_i (opbslave_ext_bridge) tool is overriding PARAMETER
   C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\plb_psb_bridge_v
   1_00_a\data\plb_psb_bridge_v2_1_0.mpd line 87 - plb_psb_bridge_i
   (plb_psb_bridge) tool is overriding PARAMETER C_PLB_NUM_MASTERS value to 3
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\plb_psb_bridge_v
   1_00_a\data\plb_psb_bridge_v2_1_0.mpd line 88 - plb_psb_bridge_i
   (plb_psb_bridge) tool is overriding PARAMETER C_PLB_MID_WIDTH value to 2
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\plb_psb_bridge_v
   1_00_a\data\plb_psb_bridge_v2_1_0.mpd line 93 - plb_psb_bridge_i
   (plb_psb_bridge) tool is overriding PARAMETER C_PLB_AWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\plb_psb_bridge_v
   1_00_a\data\plb_psb_bridge_v2_1_0.mpd line 94 - plb_psb_bridge_i
   (plb_psb_bridge) tool is overriding PARAMETER C_PLB_DWIDTH value to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\dcr_v29_v1_00_a\data\dcr_v29_v2_1_0.mpd
   line 38 - dcr_bus (dcr_v29) tool is overriding PARAMETER C_DCR_NUM_SLAVES
   value to 2
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\dcr_v29_v1_00_a\data\dcr_v29_v2_1_0.mpd
   line 39 - dcr_bus (dcr_v29) tool is overriding PARAMETER C_DCR_AWIDTH value
   to 10
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\dcr_v29_v1_00_a\data\dcr_v29_v2_1_0.mpd
   line 40 - dcr_bus (dcr_v29) tool is overriding PARAMETER C_DCR_DWIDTH value
   to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\ms_rst_4regs_v1_
   00_a\data\ms_rst_4regs_v2_1_0.mpd line 31 - ms_rst_4regs_0 (ms_rst_4regs)
   tool is overriding PARAMETER C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\ms_rst_4regs_v1_
   00_a\data\ms_rst_4regs_v2_1_0.mpd line 32 - ms_rst_4regs_0 (ms_rst_4regs)
   tool is overriding PARAMETER C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\opb_slave1_v1_00
   _a\data\opb_slave1_v2_1_0.mpd line 31 - opb_slave1_0 (opb_slave1) tool is
   overriding PARAMETER C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\opb_slave1_v1_00
   _a\data\opb_slave1_v2_1_0.mpd line 32 - opb_slave1_0 (opb_slave1) tool is
   overriding PARAMETER C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_emc_v2_00_a\data\plb_emc_v2_1_0.mpd
   line 38 - plb_emc_0 (plb_emc) tool is overriding PARAMETER C_NUM_MASTERS
   value to 3
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_emc_v2_00_a\data\plb_emc_v2_1_0.mpd
   line 92 - plb_emc_0 (plb_emc) tool is overriding PARAMETER C_PLB_DWIDTH value
   to 64


INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_emc_v2_00_a\data\plb_emc_v2_1_0.mpd
   line 93 - plb_emc_0 (plb_emc) tool is overriding PARAMETER C_PLB_AWIDTH value
   to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_emc_v2_00_a\data\plb_emc_v2_1_0.mpd
   line 96 - plb_emc_0 (plb_emc) tool is overriding PARAMETER C_PLB_MID_WIDTH
   value to 2
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpio_v2_1_0.m
   pd line 38 - opb_gpio_0 (opb_gpio) tool is overriding PARAMETER C_OPB_AWIDTH
   value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpio_v2_1_0.m
   pd line 39 - opb_gpio_0 (opb_gpio) tool is overriding PARAMETER C_OPB_DWIDTH
   value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_timer_v1_00_b\data\opb_timer_v2_1_0
   .mpd line 41 - opb_timer_0 (opb_timer) tool is overriding PARAMETER
   C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_timer_v1_00_b\data\opb_timer_v2_1_0
   .mpd line 42 - opb_timer_0 (opb_timer) tool is overriding PARAMETER
   C_OPB_DWIDTH value to 32

Running system level Update ...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core_v2_1_0.tc
l ...

Check platform configuration ...
INFO:MDT - IPNAME:modified_plb_ddr_controller INSTANCE:plb_ddr_controller_i -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs line 143 -
   An example UCF for this core is available and must be modified for use in the
   system. Please refer to the EDK Getting Started guide for the location of
   this file.
IPNAME:plb_v34 INSTANCE:plb_bus -
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs line 129 - 3
master(s) : 5 slave(s)
IPNAME:opb_v20 INSTANCE:opb_bus -
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs line 205 - 2
master(s) : 7 slave(s)
IPNAME:dcr_v29 INSTANCE:dcr_bus -
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs line 338 - 1
master(s) : 2 slave(s)

Check port drivers...



Performing Clock DRCs...

WARNING:MDT - No Top-level Input clock for the design. 


INFO:MDT - The following PARAMETERs of os uCOS-II are ignored as their category
   selection PARAMETER uC-Probe is set to "false" in MSS 
WARNING:MDT - C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mss
   line 20 - Ignoring PARAMETER uC-Probe  ...
WARNING:MDT - C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mss
   line 53 - PARAMETER use_dcr is deprecated !. The parameter USE_DCR for the
   intc driver has been deprecated.  Any reference to this parameter in the MSS
   file will be ignored..
   To avoid seeing this Warning again, please remove PARAMETER use_dcr.
INFO:MDT - List of peripherals addressable from processor instance ppc405_i : 
  - plb_bus
  - plb2opb_bridge_i
  - plb_ddr_controller_i
WARNING:MDT - C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs
   line 143 - No Driver Found for instance plb_ddr_controller_i. To avoid seeing
   this warning, assign the appropriate driver or driver "generic 1.00.a " to
   instance plb_ddr_controller_i

  - plb_bram_if_cntlr_i
WARNING:MDT - C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs
   line 169 - No Driver Found for instance plb_bram_if_cntlr_i. To avoid seeing
   this warning, assign the appropriate driver or driver "generic 1.00.a " to
   instance plb_bram_if_cntlr_i

  - opb_bus
  - opb_gpio_0
  - opb_intc_i
  - RS232_1
  - ms_rst_4regs_0
  - opb_slave1_0
  - opb_timer_0
  - plb_psb_bridge_i
WARNING:MDT - C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs
   line 306 - No Driver Found for instance plb_psb_bridge_i. To avoid seeing
   this warning, assign the appropriate driver or driver "generic 1.00.a " to
   instance plb_psb_bridge_i

  - plb_emc_0
INFO:MDT - List of peripherals addressable from processor instance
   ppc405_ppcjtag_chain : 

Building Directory Structure for ppc405_i



Generating platform libraries and device drivers ...

Running CopyFiles ...

Copying files for os uCOS-II_v2_86_a from
C:\edk_user_repository\Micrium\bsp\uCOS-II_v2_86_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\uCOS-II_v2
_86_a\ ...



Copying files for driver plbarb_v1_01_a from
C:\EDK\sw\XilinxProcessorIPLib\drivers\plbarb_v1_01_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\plbarb_v1_
01_a\ ...



Copying files for driver plb2opb_v1_00_a from
C:\EDK\sw\XilinxProcessorIPLib\drivers\plb2opb_v1_00_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\plb2opb_v1
_00_a\ ...



Copying files for driver opbarb_v1_02_a from
C:\EDK\sw\XilinxProcessorIPLib\drivers\opbarb_v1_02_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\opbarb_v1_
02_a\ ...



Copying files for driver gpio_v2_01_a from
C:\EDK\sw\XilinxProcessorIPLib\drivers\gpio_v2_01_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\gpio_v2_01
_a\ ...



Copying files for driver intc_v1_00_c from
C:\EDK\sw\XilinxProcessorIPLib\drivers\intc_v1_00_c\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\intc_v1_00
_c\ ...



Copying files for driver uartlite_v1_01_a from
C:\EDK\sw\XilinxProcessorIPLib\drivers\uartlite_v1_01_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\uartlite_v
1_01_a\ ...



Copying files for driver ms_rst_4regs_v1_00_a from
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\drivers\ms_rst_4regs_v1_00
_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\ms_rst_4re
gs_v1_00_a\ ...



Copying files for driver opb_slave1_v1_00_a from
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\drivers\opb_slave1_v1_00_a
\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\opb_slave1
_v1_00_a\ ...



Copying files for driver tmrctr_v1_00_b from
C:\EDK\sw\XilinxProcessorIPLib\drivers\tmrctr_v1_00_b\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\tmrctr_v1_
00_b\ ...



Copying files for driver cpu_ppc405_v1_00_a from
C:\EDK\sw\XilinxProcessorIPLib\drivers\cpu_ppc405_v1_00_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\cpu_ppc405
_v1_00_a\ ...



Running DRCs for OSes, Drivers and Libraries ... 
uC/OS-II DRC ...

Running generate for OS'es, Drivers and Libraries ... 



Running post_generate for OS'es, Drivers and Libraries ... 

Running make for Drivers and Libraries ... 

Configuring make for target include using:

make -s include "COMPILER=powerpc-eabi-gcc" "ARCHIVER=powerpc-eabi-ar"
"COMPILER_FLAGS= -O2 -c" "EXTRA_COMPILER_FLAGS=-g" 



Configuring make for target libs using:

make -s libs "COMPILER=powerpc-eabi-gcc" "ARCHIVER=powerpc-eabi-ar"
"COMPILER_FLAGS= -O2 -c" "EXTRA_COMPILER_FLAGS=-g" 
Compiling common


powerpc-eabi-ar: creating ../../../lib/libxil.a


Compiling ipif


Compiling bsp


Compiling plb_arbiter


Compiling plb_to_opb


Compiling opbarb


Compiling gpio


Compiling intc


Compiling uartlite


Compiling ms_rst_4regs


Compiling opb_slave1


Compiling tmrctr


Compiling cpu_ppc405



Libraries generated in
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\lib\ directory

Running execs_generate for OS'es, Drivers and Libraries ... 

Building Directory Structure for ppc405_ppcjtag_chain



Generating platform libraries and device drivers ...

Running CopyFiles ...



Copying files for os standalone_v1_00_a from
C:\EDK\sw\lib\bsp\standalone_v1_00_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_ppcjtag_chain\libsr
c\standalone_v1_00_a\ ...



Copying files for driver cpu_ppc405_v1_00_a from
C:\EDK\sw\XilinxProcessorIPLib\drivers\cpu_ppc405_v1_00_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_ppcjtag_chain\libsr
c\cpu_ppc405_v1_00_a\ ...



Running DRCs for OSes, Drivers and Libraries ... 

Running generate for OS'es, Drivers and Libraries ... 



Running post_generate for OS'es, Drivers and Libraries ... 

Running make for Drivers and Libraries ... 

Configuring make for target include using:

make -s include "COMPILER=powerpc-eabi-gcc" "ARCHIVER=powerpc-eabi-ar"
"COMPILER_FLAGS= -O2 -c" "EXTRA_COMPILER_FLAGS=-g" 



Configuring make for target libs using:

make -s libs "COMPILER=powerpc-eabi-gcc" "ARCHIVER=powerpc-eabi-ar"
"COMPILER_FLAGS= -O2 -c" "EXTRA_COMPILER_FLAGS=-g" 


Compiling common


powerpc-eabi-ar: creating ../../../lib/libxil.a


Compiling bsp


Compiling cpu_ppc405



Libraries generated in
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_ppcjtag_chain\lib\
directory

Running execs_generate for OS'es, Drivers and Libraries ... 

LibGen Done. 




Done!

At Local date and time: Tue May 12 15:03:09 2009
 xbash -q -c "cd /cygdrive/c/Baseline_9_Working_Folder/k-rtos-base-profile-task/; /usr/bin/make -f system.make program; exit;" started...

powerpc-eabi-gcc -O2 C:/Micrium/SOFTWARE/EvalBoards/Amirix/AP1000/GNU/EX1_OS/app.c  -o EX1_OS/executable.elf \
      -g    -I./ppc405_i/include/  -L./ppc405_i/lib/  \
  


/usr/bin/bash: igncr: unknown option name


powerpc-eabi-size EX1_OS/executable.elf 
   text	   data	    bss	    dec	    hex	filename
  29526	    508	  12000	  42034	   a432	EX1_OS/executable.elf







Done!

At Local date and time: Tue May 12 15:03:15 2009
 xbash -q -c "cd /cygdrive/c/Baseline_9_Working_Folder/k-rtos-base-profile-task/; /usr/bin/make -f system.make init_bram; exit;" started...

*********************************************
Initializing BRAM contents of the bitstream
*********************************************
bitinit system.mhs  -pe ppc405_i EX1_OS/executable.elf  \
-bt implementation/system.bit -o implementation/download.bit


/usr/bin/bash: igncr: unknown option name



bitinit version Xilinx EDK 9.1.02 Build EDK_J_SP2.4
Copyright (c) Xilinx Inc. 2002.

Parsing MHS File system.mhs...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/ppc405_v2_00_c/data/ppc405_v2_1_0.tcl ...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_v34_v1_02_a/data/plb_v34_v2_1_0.tcl
...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_bram_if_cntlr_v1_00_b/data/plb_bram_if
_cntlr_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb2opb_bridge_v1_01_a/data/plb2opb_bridge
_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/opb_intc_v1_00_c/data/opb_intc_v2_1_0.tcl
...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/jtagppc_cntlr_v2_00_a/data/jtagppc_cntlr_v
2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_emc_v2_00_a/data/plb_emc_v2_1_0.tcl
...

Overriding IP level properties ...
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\modified_plb_ddr
   _controller_v1_00_c\data\modified_plb_ddr_controller_v2_1_0.mpd line 50 -
   plb_ddr_controller_i (modified_plb_ddr_controller) tool is overriding
   PARAMETER C_FAMILY value to 
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 41 - bram (bram_block) tool is overriding PARAMETER C_FAMILY
   value to 
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 38 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_FAMILY value to 
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 38 - opb_intc_i (opb_intc) tool is overriding PARAMETER C_FAMILY
   value to 
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\plb_psb_bridge_v
   1_00_a\data\plb_psb_bridge_v2_1_0.mpd line 97 - plb_psb_bridge_i
   (plb_psb_bridge) tool is overriding PARAMETER C_FAMILY value to 
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\ppc405_v2_00_c\data\ppc405_v2_1_0.mpd
   line 45 - ppc405_ppcjtag_chain (ppc405) tcl is overriding PARAMETER
   C_ISOCM_DCR_HIGHADDR value to 0b0000010011
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\ppc405_v2_00_c\data\ppc405_v2_1_0.mpd
   line 47 - ppc405_ppcjtag_chain (ppc405) tcl is overriding PARAMETER
   C_DSOCM_DCR_HIGHADDR value to 0b0000100011
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\jtagppc_cntlr_v2_00_a\data\jtagppc_cntl
   r_v2_1_0.mpd line 35 - jtagppc_0 (jtagppc_cntlr) tool is overriding PARAMETER
   C_DEVICE value to 
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\ms_rst_4regs_v1_
   00_a\data\ms_rst_4regs_v2_1_0.mpd line 34 - ms_rst_4regs_0 (ms_rst_4regs)
   tool is overriding PARAMETER C_FAMILY value to 
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\opb_slave1_v1_00
   _a\data\opb_slave1_v2_1_0.mpd line 34 - opb_slave1_0 (opb_slave1) tool is
   overriding PARAMETER C_FAMILY value to 
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpio_v2_1_0.m
   pd line 40 - opb_gpio_0 (opb_gpio) tool is overriding PARAMETER C_FAMILY
   value to 
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_timer_v1_00_b\data\opb_timer_v2_1_0
   .mpd line 34 - opb_timer_0 (opb_timer) tool is overriding PARAMETER C_FAMILY
   value to 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/bram_if_cntlr_v1_00_b/data/bram_if_cntlr_v
2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/emc_common_v2_00_a/data/emc_common_v2_1_0.
tcl ...


Address Map for Processor ppc405_i
  (0b0000000000-0b0011111111) plb_bus	dcr_bus
  (0b0100000000-0b0111111111) plb2opb_bridge_i	dcr_bus
  (0b1000010000-0b1000010011) ppc405_i	
  (0b1000100000-0b1000100011) ppc405_i	
  (0000000000-0x1fffffff) plb_ddr_controller_i	plb_bus
  (0x29000000-0x29ffffff) opb_gpio_0	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4c000000-0x4c00ffff) RS232_1	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4d000000-0x4dffffff) opb_intc_i	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4f000000-0x4f00ffff) ms_rst_4regs_0	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4ff00000-0x4ff03fff) opb_slave1_0	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4fff0000-0x4fffffff) opb_timer_0	plb_bus->plb2opb_bridge_i->opb_bus
  (0x50000000-0x50ffffff) plb_emc_0	plb_bus
  (0xffff0000-0xffffffff) plb_bram_if_cntlr_i	plb_bus
Address Map for Processor ppc405_ppcjtag_chain
  (0b0000010000-0b0000010011) ppc405_ppcjtag_chain	
  (0b0000100000-0b0000100011) ppc405_ppcjtag_chain	

Initializing Memory...
Checking ELFs associated with PPC405 instance ppc405_i for overlap...


Analyzing file EX1_OS/executable.elf...
Running Data2Mem with the following command:
data2mem -bm "implementation/system_bd" -bt "implementation/system.bit"  -bd
"EX1_OS/executable.elf" tag ppc405_i  -o b implementation/download.bit 


Memory Initialization completed successfully.





Done!

At Local date and time: Tue May 12 15:04:29 2009
 xbash -q -c "cd /cygdrive/c/Baseline_9_Working_Folder/k-rtos-base-profile-task/; /usr/bin/make -f system.make swclean; exit;" started...

rm -rf ppc405_i/lib/
rm -rf ppc405_ppcjtag_chain/lib/
rm -f libgen.log
rm -f EX1_OS/executable.elf 



/usr/bin/bash: igncr: unknown option name




Done!

At Local date and time: Tue May 12 15:04:36 2009
 xbash -q -c "cd /cygdrive/c/Baseline_9_Working_Folder/k-rtos-base-profile-task/; /usr/bin/make -f system.make libs; exit;" started...

/usr/bin/bash: igncr: unknown option name


*********************************************
Creating software libraries...
*********************************************
libgen -mhs system.mhs -p xc2vp100ff1704-6  system.mss


libgen
Xilinx EDK 9.1.02 Build EDK_J_SP2.4
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.

Command Line: libgen -mhs system.mhs -p xc2vp100ff1704-6 system.mss 



Output Directory (-od)		: C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\
Part (-p)			: virtex2p

Software Specification file	: system.mss


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/ppc405_v2_00_c/data/ppc405_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_v34_v1_02_a/data/plb_v34_v2_1_0.tcl
...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_bram_if_cntlr_v1_00_b/data/plb_bram_if
_cntlr_v2_1_0.tcl ...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb2opb_bridge_v1_01_a/data/plb2opb_bridge
_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/opb_intc_v1_00_c/data/opb_intc_v2_1_0.tcl
...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/jtagppc_cntlr_v2_00_a/data/jtagppc_cntlr_v
2_1_0.tcl ...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_emc_v2_00_a/data/plb_emc_v2_1_0.tcl
...

Overriding IP level properties ...
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\modified_plb_ddr
   _controller_v1_00_c\data\modified_plb_ddr_controller_v2_1_0.mpd line 50 -
   plb_ddr_controller_i (modified_plb_ddr_controller) tool is overriding
   PARAMETER C_FAMILY value to virtex2p
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 41 - bram (bram_block) tool is overriding PARAMETER C_FAMILY
   value to virtex2p


INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 38 - opb_intc_i (opb_intc) tool is overriding PARAMETER C_FAMILY
   value to virtex2p
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\ppc405_v2_00_c\data\ppc405_v2_1_0.mpd
   line 45 - ppc405_ppcjtag_chain (ppc405) tcl is overriding PARAMETER
   C_ISOCM_DCR_HIGHADDR value to 0b0000010011
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\ppc405_v2_00_c\data\ppc405_v2_1_0.mpd
   line 47 - ppc405_ppcjtag_chain (ppc405) tcl is overriding PARAMETER
   C_DSOCM_DCR_HIGHADDR value to 0b0000100011
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\jtagppc_cntlr_v2_00_a\data\jtagppc_cntl
   r_v2_1_0.mpd line 35 - jtagppc_0 (jtagppc_cntlr) tool is overriding PARAMETER
   C_DEVICE value to 2vp100
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpio_v2_1_0.m
   pd line 40 - opb_gpio_0 (opb_gpio) tool is overriding PARAMETER C_FAMILY
   value to virtex2p
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_timer_v1_00_b\data\opb_timer_v2_1_0
   .mpd line 34 - opb_timer_0 (opb_timer) tool is overriding PARAMETER C_FAMILY
   value to virtex2p

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/bram_if_cntlr_v1_00_b/data/bram_if_cntlr_v
2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/emc_common_v2_00_a/data/emc_common_v2_1_0.
tcl ...
Address Map for Processor ppc405_i
  (0b0000000000-0b0011111111) plb_bus	dcr_bus
  (0b0100000000-0b0111111111) plb2opb_bridge_i	dcr_bus
  (0b1000010000-0b1000010011) ppc405_i	
  (0b1000100000-0b1000100011) ppc405_i	
  (0000000000-0x1fffffff) plb_ddr_controller_i	plb_bus
  (0x29000000-0x29ffffff) opb_gpio_0	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4c000000-0x4c00ffff) RS232_1	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4d000000-0x4dffffff) opb_intc_i	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4f000000-0x4f00ffff) ms_rst_4regs_0	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4ff00000-0x4ff03fff) opb_slave1_0	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4fff0000-0x4fffffff) opb_timer_0	plb_bus->plb2opb_bridge_i->opb_bus
  (0x50000000-0x50ffffff) plb_emc_0	plb_bus
  (0xffff0000-0xffffffff) plb_bram_if_cntlr_i	plb_bus
Address Map for Processor ppc405_ppcjtag_chain
  (0b0000010000-0b0000010011) ppc405_ppcjtag_chain	
  (0b0000100000-0b0000100011) ppc405_ppcjtag_chain	

Check platform address map ...

Overriding system level properties ...
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 41 - plb_bus (plb_v34) tool is overriding PARAMETER C_PLB_NUM_MASTERS
   value to 3
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 43 - plb_bus (plb_v34) tool is overriding PARAMETER C_PLB_MID_WIDTH
   value to 2
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 44 - plb_bus (plb_v34) tool is overriding PARAMETER C_PLB_AWIDTH value
   to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 45 - plb_bus (plb_v34) tool is overriding PARAMETER C_PLB_DWIDTH value
   to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 49 - plb_bus (plb_v34) tool is overriding PARAMETER C_DCR_AWIDTH value
   to 10
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 50 - plb_bus (plb_v34) tool is overriding PARAMETER C_DCR_DWIDTH value
   to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\modified_plb_ddr
   _controller_v1_00_c\data\modified_plb_ddr_controller_v2_1_0.mpd line 53 -
   plb_ddr_controller_i (modified_plb_ddr_controller) tool is overriding
   PARAMETER C_PLB_NUM_MASTERS value to 3
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\modified_plb_ddr
   _controller_v1_00_c\data\modified_plb_ddr_controller_v2_1_0.mpd line 54 -
   plb_ddr_controller_i (modified_plb_ddr_controller) tool is overriding
   PARAMETER C_PLB_MID_WIDTH value to 2


INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\modified_plb_ddr
   _controller_v1_00_c\data\modified_plb_ddr_controller_v2_1_0.mpd line 55 -
   plb_ddr_controller_i (modified_plb_ddr_controller) tool is overriding
   PARAMETER C_PLB_AWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\modified_plb_ddr
   _controller_v1_00_c\data\modified_plb_ddr_controller_v2_1_0.mpd line 56 -
   plb_ddr_controller_i (modified_plb_ddr_controller) tool is overriding
   PARAMETER C_PLB_DWIDTH value to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\data\plb_bram
   _if_cntlr_v2_1_0.mpd line 42 - plb_bram_if_cntlr_i (plb_bram_if_cntlr) tool
   is overriding PARAMETER c_num_masters value to 3
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\data\plb_bram
   _if_cntlr_v2_1_0.mpd line 46 - plb_bram_if_cntlr_i (plb_bram_if_cntlr) tool
   is overriding PARAMETER c_plb_dwidth value to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\data\plb_bram
   _if_cntlr_v2_1_0.mpd line 47 - plb_bram_if_cntlr_i (plb_bram_if_cntlr) tool
   is overriding PARAMETER c_plb_awidth value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\data\plb_bram
   _if_cntlr_v2_1_0.mpd line 49 - plb_bram_if_cntlr_i (plb_bram_if_cntlr) tool
   is overriding PARAMETER c_plb_mid_width value to 2
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 38 - bram (bram_block) tool is overriding PARAMETER C_PORT_DWIDTH
   value to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 39 - bram (bram_block) tool is overriding PARAMETER C_PORT_AWIDTH
   value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 40 - bram (bram_block) tool is overriding PARAMETER C_NUM_WE
   value to 8
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 48 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_PLB_AWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 49 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_PLB_DWIDTH value to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 50 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_PLB_NUM_MASTERS value to 3
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 51 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_PLB_MID_WIDTH value to 2
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 52 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 53 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 56 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_DCR_AWIDTH value to 10
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 57 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_DCR_DWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 36 - opb_bus (opb_v20) tool is overriding PARAMETER C_OPB_AWIDTH value
   to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 37 - opb_bus (opb_v20) tool is overriding PARAMETER C_OPB_DWIDTH value
   to 32


INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 38 - opb_bus (opb_v20) tool is overriding PARAMETER C_NUM_MASTERS value
   to 2
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 39 - opb_bus (opb_v20) tool is overriding PARAMETER C_NUM_SLAVES value
   to 7
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 42 - opb_intc_i (opb_intc) tool is overriding PARAMETER C_OPB_AWIDTH
   value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 43 - opb_intc_i (opb_intc) tool is overriding PARAMETER C_OPB_DWIDTH
   value to 32
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core_v2_1_0.tc
l ...
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 46 - opb_intc_i (opb_intc) tcl is overriding PARAMETER
   C_NUM_INTR_INPUTS value to 21
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core_v2_1_0.tc
l ...
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 47 - opb_intc_i (opb_intc) tcl is overriding PARAMETER C_KIND_OF_INTR
   value to 0b00000000000000000000000001000000
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core_v2_1_0.tc
l ...
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 48 - opb_intc_i (opb_intc) tcl is overriding PARAMETER C_KIND_OF_EDGE
   value to 0b00000000000000000000000001000000
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core_v2_1_0.tc
l ...
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 49 - opb_intc_i (opb_intc) tcl is overriding PARAMETER C_KIND_OF_LVL
   value to 0b00000000000000000000000000000001
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_uartlite_v1_00_b\data\opb_uartlite_
   v2_1_0.mpd line 37 - RS232_1 (opb_uartlite) tool is overriding PARAMETER
   C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_uartlite_v1_00_b\data\opb_uartlite_
   v2_1_0.mpd line 38 - RS232_1 (opb_uartlite) tool is overriding PARAMETER
   C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\opbslave_ext_bri
   dge_v3_10_a\data\opbslave_ext_bridge_v2_1_0.mpd line 20 -
   opbslave_ext_bridge_i (opbslave_ext_bridge) tool is overriding PARAMETER
   C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\opbslave_ext_bri
   dge_v3_10_a\data\opbslave_ext_bridge_v2_1_0.mpd line 21 -
   opbslave_ext_bridge_i (opbslave_ext_bridge) tool is overriding PARAMETER
   C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\plb_psb_bridge_v
   1_00_a\data\plb_psb_bridge_v2_1_0.mpd line 87 - plb_psb_bridge_i
   (plb_psb_bridge) tool is overriding PARAMETER C_PLB_NUM_MASTERS value to 3
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\plb_psb_bridge_v
   1_00_a\data\plb_psb_bridge_v2_1_0.mpd line 88 - plb_psb_bridge_i
   (plb_psb_bridge) tool is overriding PARAMETER C_PLB_MID_WIDTH value to 2
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\plb_psb_bridge_v
   1_00_a\data\plb_psb_bridge_v2_1_0.mpd line 93 - plb_psb_bridge_i
   (plb_psb_bridge) tool is overriding PARAMETER C_PLB_AWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\plb_psb_bridge_v
   1_00_a\data\plb_psb_bridge_v2_1_0.mpd line 94 - plb_psb_bridge_i
   (plb_psb_bridge) tool is overriding PARAMETER C_PLB_DWIDTH value to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\dcr_v29_v1_00_a\data\dcr_v29_v2_1_0.mpd
   line 38 - dcr_bus (dcr_v29) tool is overriding PARAMETER C_DCR_NUM_SLAVES
   value to 2


INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\dcr_v29_v1_00_a\data\dcr_v29_v2_1_0.mpd
   line 39 - dcr_bus (dcr_v29) tool is overriding PARAMETER C_DCR_AWIDTH value
   to 10
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\dcr_v29_v1_00_a\data\dcr_v29_v2_1_0.mpd
   line 40 - dcr_bus (dcr_v29) tool is overriding PARAMETER C_DCR_DWIDTH value
   to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\ms_rst_4regs_v1_
   00_a\data\ms_rst_4regs_v2_1_0.mpd line 31 - ms_rst_4regs_0 (ms_rst_4regs)
   tool is overriding PARAMETER C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\ms_rst_4regs_v1_
   00_a\data\ms_rst_4regs_v2_1_0.mpd line 32 - ms_rst_4regs_0 (ms_rst_4regs)
   tool is overriding PARAMETER C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\opb_slave1_v1_00
   _a\data\opb_slave1_v2_1_0.mpd line 31 - opb_slave1_0 (opb_slave1) tool is
   overriding PARAMETER C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\opb_slave1_v1_00
   _a\data\opb_slave1_v2_1_0.mpd line 32 - opb_slave1_0 (opb_slave1) tool is
   overriding PARAMETER C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_emc_v2_00_a\data\plb_emc_v2_1_0.mpd
   line 38 - plb_emc_0 (plb_emc) tool is overriding PARAMETER C_NUM_MASTERS
   value to 3
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_emc_v2_00_a\data\plb_emc_v2_1_0.mpd
   line 92 - plb_emc_0 (plb_emc) tool is overriding PARAMETER C_PLB_DWIDTH value
   to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_emc_v2_00_a\data\plb_emc_v2_1_0.mpd
   line 93 - plb_emc_0 (plb_emc) tool is overriding PARAMETER C_PLB_AWIDTH value
   to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_emc_v2_00_a\data\plb_emc_v2_1_0.mpd
   line 96 - plb_emc_0 (plb_emc) tool is overriding PARAMETER C_PLB_MID_WIDTH
   value to 2
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpio_v2_1_0.m
   pd line 38 - opb_gpio_0 (opb_gpio) tool is overriding PARAMETER C_OPB_AWIDTH
   value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpio_v2_1_0.m
   pd line 39 - opb_gpio_0 (opb_gpio) tool is overriding PARAMETER C_OPB_DWIDTH
   value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_timer_v1_00_b\data\opb_timer_v2_1_0
   .mpd line 41 - opb_timer_0 (opb_timer) tool is overriding PARAMETER
   C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_timer_v1_00_b\data\opb_timer_v2_1_0
   .mpd line 42 - opb_timer_0 (opb_timer) tool is overriding PARAMETER
   C_OPB_DWIDTH value to 32

Running system level Update ...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core_v2_1_0.tc
l ...

Check platform configuration ...
INFO:MDT - IPNAME:modified_plb_ddr_controller INSTANCE:plb_ddr_controller_i -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs line 143 -
   An example UCF for this core is available and must be modified for use in the
   system. Please refer to the EDK Getting Started guide for the location of
   this file.
IPNAME:plb_v34 INSTANCE:plb_bus -
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs line 129 - 3
master(s) : 5 slave(s)
IPNAME:opb_v20 INSTANCE:opb_bus -
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs line 205 - 2
master(s) : 7 slave(s)
IPNAME:dcr_v29 INSTANCE:dcr_bus -
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs line 338 - 1
master(s) : 2 slave(s)

Check port drivers...



Performing Clock DRCs...

WARNING:MDT - No Top-level Input clock for the design. 
INFO:MDT - The following PARAMETERs of os uCOS-II are ignored as their category
   selection PARAMETER uC-Probe is set to "false" in MSS 
WARNING:MDT - C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mss
   line 20 - Ignoring PARAMETER uC-Probe  ...
WARNING:MDT - C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mss
   line 53 - PARAMETER use_dcr is deprecated !. The parameter USE_DCR for the
   intc driver has been deprecated.  Any reference to this parameter in the MSS
   file will be ignored..
   To avoid seeing this Warning again, please remove PARAMETER use_dcr.
INFO:MDT - List of peripherals addressable from processor instance ppc405_i : 
  - plb_bus
  - plb2opb_bridge_i
  - plb_ddr_controller_i
WARNING:MDT - C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs
   line 143 - No Driver Found for instance plb_ddr_controller_i. To avoid seeing
   this warning, assign the appropriate driver or driver "generic 1.00.a " to
   instance plb_ddr_controller_i

  - plb_bram_if_cntlr_i
WARNING:MDT - C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs
   line 169 - No Driver Found for instance plb_bram_if_cntlr_i. To avoid seeing
   this warning, assign the appropriate driver or driver "generic 1.00.a " to
   instance plb_bram_if_cntlr_i

  - opb_bus
  - opb_gpio_0
  - opb_intc_i
  - RS232_1
  - ms_rst_4regs_0
  - opb_slave1_0
  - opb_timer_0
  - plb_psb_bridge_i
WARNING:MDT - C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs
   line 306 - No Driver Found for instance plb_psb_bridge_i. To avoid seeing
   this warning, assign the appropriate driver or driver "generic 1.00.a " to
   instance plb_psb_bridge_i

  - plb_emc_0
INFO:MDT - List of peripherals addressable from processor instance
   ppc405_ppcjtag_chain : 

Building Directory Structure for ppc405_i



Generating platform libraries and device drivers ...

Running CopyFiles ...

Copying files for os uCOS-II_v2_86_a from
C:\edk_user_repository\Micrium\bsp\uCOS-II_v2_86_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\uCOS-II_v2
_86_a\ ...



Copying files for driver plbarb_v1_01_a from
C:\EDK\sw\XilinxProcessorIPLib\drivers\plbarb_v1_01_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\plbarb_v1_
01_a\ ...



Copying files for driver plb2opb_v1_00_a from
C:\EDK\sw\XilinxProcessorIPLib\drivers\plb2opb_v1_00_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\plb2opb_v1
_00_a\ ...



Copying files for driver opbarb_v1_02_a from
C:\EDK\sw\XilinxProcessorIPLib\drivers\opbarb_v1_02_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\opbarb_v1_
02_a\ ...



Copying files for driver gpio_v2_01_a from
C:\EDK\sw\XilinxProcessorIPLib\drivers\gpio_v2_01_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\gpio_v2_01
_a\ ...



Copying files for driver intc_v1_00_c from
C:\EDK\sw\XilinxProcessorIPLib\drivers\intc_v1_00_c\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\intc_v1_00
_c\ ...



Copying files for driver uartlite_v1_01_a from
C:\EDK\sw\XilinxProcessorIPLib\drivers\uartlite_v1_01_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\uartlite_v
1_01_a\ ...



Copying files for driver ms_rst_4regs_v1_00_a from
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\drivers\ms_rst_4regs_v1_00
_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\ms_rst_4re
gs_v1_00_a\ ...



Copying files for driver opb_slave1_v1_00_a from
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\drivers\opb_slave1_v1_00_a
\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\opb_slave1
_v1_00_a\ ...



Copying files for driver tmrctr_v1_00_b from
C:\EDK\sw\XilinxProcessorIPLib\drivers\tmrctr_v1_00_b\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\tmrctr_v1_
00_b\ ...



Copying files for driver cpu_ppc405_v1_00_a from
C:\EDK\sw\XilinxProcessorIPLib\drivers\cpu_ppc405_v1_00_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\cpu_ppc405
_v1_00_a\ ...



Running DRCs for OSes, Drivers and Libraries ... 
uC/OS-II DRC ...



Running generate for OS'es, Drivers and Libraries ... 



Running post_generate for OS'es, Drivers and Libraries ... 

Running make for Drivers and Libraries ... 

Configuring make for target include using:

make -s include "COMPILER=powerpc-eabi-gcc" "ARCHIVER=powerpc-eabi-ar"
"COMPILER_FLAGS= -O2 -c" "EXTRA_COMPILER_FLAGS=-g" 



Configuring make for target libs using:

make -s libs "COMPILER=powerpc-eabi-gcc" "ARCHIVER=powerpc-eabi-ar"
"COMPILER_FLAGS= -O2 -c" "EXTRA_COMPILER_FLAGS=-g" 
Compiling common


powerpc-eabi-ar: creating ../../../lib/libxil.a


Compiling ipif


Compiling bsp


Compiling plb_arbiter


Compiling plb_to_opb


Compiling opbarb


Compiling gpio


Compiling intc


Compiling uartlite


Compiling ms_rst_4regs


Compiling opb_slave1


Compiling tmrctr


Compiling cpu_ppc405



Libraries generated in
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\lib\ directory

Running execs_generate for OS'es, Drivers and Libraries ... 

Building Directory Structure for ppc405_ppcjtag_chain



Generating platform libraries and device drivers ...

Running CopyFiles ...



Copying files for os standalone_v1_00_a from
C:\EDK\sw\lib\bsp\standalone_v1_00_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_ppcjtag_chain\libsr
c\standalone_v1_00_a\ ...



Copying files for driver cpu_ppc405_v1_00_a from
C:\EDK\sw\XilinxProcessorIPLib\drivers\cpu_ppc405_v1_00_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_ppcjtag_chain\libsr
c\cpu_ppc405_v1_00_a\ ...



Running DRCs for OSes, Drivers and Libraries ... 

Running generate for OS'es, Drivers and Libraries ... 

Running post_generate for OS'es, Drivers and Libraries ... 

Running make for Drivers and Libraries ... 

Configuring make for target include using:

make -s include "COMPILER=powerpc-eabi-gcc" "ARCHIVER=powerpc-eabi-ar"
"COMPILER_FLAGS= -O2 -c" "EXTRA_COMPILER_FLAGS=-g" 



Configuring make for target libs using:

make -s libs "COMPILER=powerpc-eabi-gcc" "ARCHIVER=powerpc-eabi-ar"
"COMPILER_FLAGS= -O2 -c" "EXTRA_COMPILER_FLAGS=-g" 
Compiling common


Compiling bsp


powerpc-eabi-ar: creating ../../../lib/libxil.a


Compiling cpu_ppc405



Libraries generated in
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_ppcjtag_chain\lib\
directory

Running execs_generate for OS'es, Drivers and Libraries ... 

LibGen Done. 




Done!

At Local date and time: Tue May 12 15:05:04 2009
 xbash -q -c "cd /cygdrive/c/Baseline_9_Working_Folder/k-rtos-base-profile-task/; /usr/bin/make -f system.make program; exit;" started...

powerpc-eabi-gcc -O2 C:/Micrium/SOFTWARE/EvalBoards/Amirix/AP1000/GNU/EX1_OS/app.c  -o EX1_OS/executable.elf \
      -g    -I./ppc405_i/include/  -L./ppc405_i/lib/  \
  


/usr/bin/bash: igncr: unknown option name


powerpc-eabi-size EX1_OS/executable.elf 
   text	   data	    bss	    dec	    hex	filename
  29466	    508	  11996	  41970	   a3f2	EX1_OS/executable.elf





Done!

At Local date and time: Tue May 12 15:05:09 2009
 xbash -q -c "cd /cygdrive/c/Baseline_9_Working_Folder/k-rtos-base-profile-task/; /usr/bin/make -f system.make init_bram; exit;" started...

/usr/bin/bash: igncr: unknown option name


*********************************************
Initializing BRAM contents of the bitstream
*********************************************
bitinit system.mhs  -pe ppc405_i EX1_OS/executable.elf  \
-bt implementation/system.bit -o implementation/download.bit

bitinit version Xilinx EDK 9.1.02 Build EDK_J_SP2.4
Copyright (c) Xilinx Inc. 2002.



Parsing MHS File system.mhs...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/ppc405_v2_00_c/data/ppc405_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_v34_v1_02_a/data/plb_v34_v2_1_0.tcl
...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_bram_if_cntlr_v1_00_b/data/plb_bram_if
_cntlr_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb2opb_bridge_v1_01_a/data/plb2opb_bridge
_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/opb_intc_v1_00_c/data/opb_intc_v2_1_0.tcl
...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/jtagppc_cntlr_v2_00_a/data/jtagppc_cntlr_v
2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_emc_v2_00_a/data/plb_emc_v2_1_0.tcl
...

Overriding IP level properties ...
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\modified_plb_ddr
   _controller_v1_00_c\data\modified_plb_ddr_controller_v2_1_0.mpd line 50 -
   plb_ddr_controller_i (modified_plb_ddr_controller) tool is overriding
   PARAMETER C_FAMILY value to 
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 41 - bram (bram_block) tool is overriding PARAMETER C_FAMILY
   value to 
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 38 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_FAMILY value to 
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 38 - opb_intc_i (opb_intc) tool is overriding PARAMETER C_FAMILY
   value to 
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\plb_psb_bridge_v
   1_00_a\data\plb_psb_bridge_v2_1_0.mpd line 97 - plb_psb_bridge_i
   (plb_psb_bridge) tool is overriding PARAMETER C_FAMILY value to 
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\ppc405_v2_00_c\data\ppc405_v2_1_0.mpd
   line 45 - ppc405_ppcjtag_chain (ppc405) tcl is overriding PARAMETER
   C_ISOCM_DCR_HIGHADDR value to 0b0000010011
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\ppc405_v2_00_c\data\ppc405_v2_1_0.mpd
   line 47 - ppc405_ppcjtag_chain (ppc405) tcl is overriding PARAMETER
   C_DSOCM_DCR_HIGHADDR value to 0b0000100011
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\jtagppc_cntlr_v2_00_a\data\jtagppc_cntl
   r_v2_1_0.mpd line 35 - jtagppc_0 (jtagppc_cntlr) tool is overriding PARAMETER
   C_DEVICE value to 
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\ms_rst_4regs_v1_
   00_a\data\ms_rst_4regs_v2_1_0.mpd line 34 - ms_rst_4regs_0 (ms_rst_4regs)
   tool is overriding PARAMETER C_FAMILY value to 
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\opb_slave1_v1_00
   _a\data\opb_slave1_v2_1_0.mpd line 34 - opb_slave1_0 (opb_slave1) tool is
   overriding PARAMETER C_FAMILY value to 
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpio_v2_1_0.m
   pd line 40 - opb_gpio_0 (opb_gpio) tool is overriding PARAMETER C_FAMILY
   value to 
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_timer_v1_00_b\data\opb_timer_v2_1_0
   .mpd line 34 - opb_timer_0 (opb_timer) tool is overriding PARAMETER C_FAMILY
   value to 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/bram_if_cntlr_v1_00_b/data/bram_if_cntlr_v
2_1_0.tcl ...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/emc_common_v2_00_a/data/emc_common_v2_1_0.
tcl ...


Address Map for Processor ppc405_i
  (0b0000000000-0b0011111111) plb_bus	dcr_bus
  (0b0100000000-0b0111111111) plb2opb_bridge_i	dcr_bus
  (0b1000010000-0b1000010011) ppc405_i	
  (0b1000100000-0b1000100011) ppc405_i	
  (0000000000-0x1fffffff) plb_ddr_controller_i	plb_bus
  (0x29000000-0x29ffffff) opb_gpio_0	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4c000000-0x4c00ffff) RS232_1	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4d000000-0x4dffffff) opb_intc_i	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4f000000-0x4f00ffff) ms_rst_4regs_0	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4ff00000-0x4ff03fff) opb_slave1_0	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4fff0000-0x4fffffff) opb_timer_0	plb_bus->plb2opb_bridge_i->opb_bus
  (0x50000000-0x50ffffff) plb_emc_0	plb_bus
  (0xffff0000-0xffffffff) plb_bram_if_cntlr_i	plb_bus
Address Map for Processor ppc405_ppcjtag_chain
  (0b0000010000-0b0000010011) ppc405_ppcjtag_chain	
  (0b0000100000-0b0000100011) ppc405_ppcjtag_chain	

Initializing Memory...
Checking ELFs associated with PPC405 instance ppc405_i for overlap...


Analyzing file EX1_OS/executable.elf...
Running Data2Mem with the following command:
data2mem -bm "implementation/system_bd" -bt "implementation/system.bit"  -bd
"EX1_OS/executable.elf" tag ppc405_i  -o b implementation/download.bit 


Memory Initialization completed successfully.





Done!

At Local date and time: Tue May 12 15:08:26 2009
 xbash -q -c "cd /cygdrive/c/Baseline_9_Working_Folder/k-rtos-base-profile-task/; /usr/bin/make -f system.make swclean; exit;" started...

/usr/bin/bash: igncr: unknown option name


rm -rf ppc405_i/lib/
rm -rf ppc405_ppcjtag_chain/lib/
rm -f libgen.log
rm -f EX1_OS/executable.elf 





Done!

At Local date and time: Tue May 12 15:08:33 2009
 xbash -q -c "cd /cygdrive/c/Baseline_9_Working_Folder/k-rtos-base-profile-task/; /usr/bin/make -f system.make libs; exit;" started...

*********************************************
Creating software libraries...
*********************************************
libgen -mhs system.mhs -p xc2vp100ff1704-6  system.mss


/usr/bin/bash: igncr: unknown option name


libgen
Xilinx EDK 9.1.02 Build EDK_J_SP2.4
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.



Command Line: libgen -mhs system.mhs -p xc2vp100ff1704-6 system.mss 



Output Directory (-od)		: C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\
Part (-p)			: virtex2p

Software Specification file	: system.mss


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/ppc405_v2_00_c/data/ppc405_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_v34_v1_02_a/data/plb_v34_v2_1_0.tcl
...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_bram_if_cntlr_v1_00_b/data/plb_bram_if
_cntlr_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb2opb_bridge_v1_01_a/data/plb2opb_bridge
_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/opb_intc_v1_00_c/data/opb_intc_v2_1_0.tcl
...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/jtagppc_cntlr_v2_00_a/data/jtagppc_cntlr_v
2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_emc_v2_00_a/data/plb_emc_v2_1_0.tcl
...



Overriding IP level properties ...
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\modified_plb_ddr
   _controller_v1_00_c\data\modified_plb_ddr_controller_v2_1_0.mpd line 50 -
   plb_ddr_controller_i (modified_plb_ddr_controller) tool is overriding
   PARAMETER C_FAMILY value to virtex2p
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 41 - bram (bram_block) tool is overriding PARAMETER C_FAMILY
   value to virtex2p
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 38 - opb_intc_i (opb_intc) tool is overriding PARAMETER C_FAMILY
   value to virtex2p
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\ppc405_v2_00_c\data\ppc405_v2_1_0.mpd
   line 45 - ppc405_ppcjtag_chain (ppc405) tcl is overriding PARAMETER
   C_ISOCM_DCR_HIGHADDR value to 0b0000010011
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\ppc405_v2_00_c\data\ppc405_v2_1_0.mpd
   line 47 - ppc405_ppcjtag_chain (ppc405) tcl is overriding PARAMETER
   C_DSOCM_DCR_HIGHADDR value to 0b0000100011
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\jtagppc_cntlr_v2_00_a\data\jtagppc_cntl
   r_v2_1_0.mpd line 35 - jtagppc_0 (jtagppc_cntlr) tool is overriding PARAMETER
   C_DEVICE value to 2vp100
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpio_v2_1_0.m
   pd line 40 - opb_gpio_0 (opb_gpio) tool is overriding PARAMETER C_FAMILY
   value to virtex2p
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_timer_v1_00_b\data\opb_timer_v2_1_0
   .mpd line 34 - opb_timer_0 (opb_timer) tool is overriding PARAMETER C_FAMILY
   value to virtex2p

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/bram_if_cntlr_v1_00_b/data/bram_if_cntlr_v
2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/emc_common_v2_00_a/data/emc_common_v2_1_0.
tcl ...


Address Map for Processor ppc405_i
  (0b0000000000-0b0011111111) plb_bus	dcr_bus
  (0b0100000000-0b0111111111) plb2opb_bridge_i	dcr_bus
  (0b1000010000-0b1000010011) ppc405_i	
  (0b1000100000-0b1000100011) ppc405_i	
  (0000000000-0x1fffffff) plb_ddr_controller_i	plb_bus
  (0x29000000-0x29ffffff) opb_gpio_0	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4c000000-0x4c00ffff) RS232_1	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4d000000-0x4dffffff) opb_intc_i	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4f000000-0x4f00ffff) ms_rst_4regs_0	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4ff00000-0x4ff03fff) opb_slave1_0	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4fff0000-0x4fffffff) opb_timer_0	plb_bus->plb2opb_bridge_i->opb_bus
  (0x50000000-0x50ffffff) plb_emc_0	plb_bus
  (0xffff0000-0xffffffff) plb_bram_if_cntlr_i	plb_bus
Address Map for Processor ppc405_ppcjtag_chain
  (0b0000010000-0b0000010011) ppc405_ppcjtag_chain	
  (0b0000100000-0b0000100011) ppc405_ppcjtag_chain	

Check platform address map ...

Overriding system level properties ...
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 41 - plb_bus (plb_v34) tool is overriding PARAMETER C_PLB_NUM_MASTERS
   value to 3
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 43 - plb_bus (plb_v34) tool is overriding PARAMETER C_PLB_MID_WIDTH
   value to 2
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 44 - plb_bus (plb_v34) tool is overriding PARAMETER C_PLB_AWIDTH value
   to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 45 - plb_bus (plb_v34) tool is overriding PARAMETER C_PLB_DWIDTH value
   to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 49 - plb_bus (plb_v34) tool is overriding PARAMETER C_DCR_AWIDTH value
   to 10
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 50 - plb_bus (plb_v34) tool is overriding PARAMETER C_DCR_DWIDTH value
   to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\modified_plb_ddr
   _controller_v1_00_c\data\modified_plb_ddr_controller_v2_1_0.mpd line 53 -
   plb_ddr_controller_i (modified_plb_ddr_controller) tool is overriding
   PARAMETER C_PLB_NUM_MASTERS value to 3
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\modified_plb_ddr
   _controller_v1_00_c\data\modified_plb_ddr_controller_v2_1_0.mpd line 54 -
   plb_ddr_controller_i (modified_plb_ddr_controller) tool is overriding
   PARAMETER C_PLB_MID_WIDTH value to 2
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\modified_plb_ddr
   _controller_v1_00_c\data\modified_plb_ddr_controller_v2_1_0.mpd line 55 -
   plb_ddr_controller_i (modified_plb_ddr_controller) tool is overriding
   PARAMETER C_PLB_AWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\modified_plb_ddr
   _controller_v1_00_c\data\modified_plb_ddr_controller_v2_1_0.mpd line 56 -
   plb_ddr_controller_i (modified_plb_ddr_controller) tool is overriding
   PARAMETER C_PLB_DWIDTH value to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\data\plb_bram
   _if_cntlr_v2_1_0.mpd line 42 - plb_bram_if_cntlr_i (plb_bram_if_cntlr) tool
   is overriding PARAMETER c_num_masters value to 3
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\data\plb_bram
   _if_cntlr_v2_1_0.mpd line 46 - plb_bram_if_cntlr_i (plb_bram_if_cntlr) tool
   is overriding PARAMETER c_plb_dwidth value to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\data\plb_bram
   _if_cntlr_v2_1_0.mpd line 47 - plb_bram_if_cntlr_i (plb_bram_if_cntlr) tool
   is overriding PARAMETER c_plb_awidth value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\data\plb_bram
   _if_cntlr_v2_1_0.mpd line 49 - plb_bram_if_cntlr_i (plb_bram_if_cntlr) tool
   is overriding PARAMETER c_plb_mid_width value to 2


INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 38 - bram (bram_block) tool is overriding PARAMETER C_PORT_DWIDTH
   value to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 39 - bram (bram_block) tool is overriding PARAMETER C_PORT_AWIDTH
   value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 40 - bram (bram_block) tool is overriding PARAMETER C_NUM_WE
   value to 8
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 48 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_PLB_AWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 49 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_PLB_DWIDTH value to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 50 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_PLB_NUM_MASTERS value to 3
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 51 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_PLB_MID_WIDTH value to 2
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 52 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 53 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 56 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_DCR_AWIDTH value to 10
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 57 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_DCR_DWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 36 - opb_bus (opb_v20) tool is overriding PARAMETER C_OPB_AWIDTH value
   to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 37 - opb_bus (opb_v20) tool is overriding PARAMETER C_OPB_DWIDTH value
   to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 38 - opb_bus (opb_v20) tool is overriding PARAMETER C_NUM_MASTERS value
   to 2
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 39 - opb_bus (opb_v20) tool is overriding PARAMETER C_NUM_SLAVES value
   to 7
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 42 - opb_intc_i (opb_intc) tool is overriding PARAMETER C_OPB_AWIDTH
   value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 43 - opb_intc_i (opb_intc) tool is overriding PARAMETER C_OPB_DWIDTH
   value to 32
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core_v2_1_0.tc
l ...
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 46 - opb_intc_i (opb_intc) tcl is overriding PARAMETER
   C_NUM_INTR_INPUTS value to 21
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core_v2_1_0.tc
l ...
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 47 - opb_intc_i (opb_intc) tcl is overriding PARAMETER C_KIND_OF_INTR
   value to 0b00000000000000000000000001000000
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core_v2_1_0.tc
l ...


INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 48 - opb_intc_i (opb_intc) tcl is overriding PARAMETER C_KIND_OF_EDGE
   value to 0b00000000000000000000000001000000
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core_v2_1_0.tc
l ...
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 49 - opb_intc_i (opb_intc) tcl is overriding PARAMETER C_KIND_OF_LVL
   value to 0b00000000000000000000000000000001
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_uartlite_v1_00_b\data\opb_uartlite_
   v2_1_0.mpd line 37 - RS232_1 (opb_uartlite) tool is overriding PARAMETER
   C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_uartlite_v1_00_b\data\opb_uartlite_
   v2_1_0.mpd line 38 - RS232_1 (opb_uartlite) tool is overriding PARAMETER
   C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\opbslave_ext_bri
   dge_v3_10_a\data\opbslave_ext_bridge_v2_1_0.mpd line 20 -
   opbslave_ext_bridge_i (opbslave_ext_bridge) tool is overriding PARAMETER
   C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\opbslave_ext_bri
   dge_v3_10_a\data\opbslave_ext_bridge_v2_1_0.mpd line 21 -
   opbslave_ext_bridge_i (opbslave_ext_bridge) tool is overriding PARAMETER
   C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\plb_psb_bridge_v
   1_00_a\data\plb_psb_bridge_v2_1_0.mpd line 87 - plb_psb_bridge_i
   (plb_psb_bridge) tool is overriding PARAMETER C_PLB_NUM_MASTERS value to 3
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\plb_psb_bridge_v
   1_00_a\data\plb_psb_bridge_v2_1_0.mpd line 88 - plb_psb_bridge_i
   (plb_psb_bridge) tool is overriding PARAMETER C_PLB_MID_WIDTH value to 2
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\plb_psb_bridge_v
   1_00_a\data\plb_psb_bridge_v2_1_0.mpd line 93 - plb_psb_bridge_i
   (plb_psb_bridge) tool is overriding PARAMETER C_PLB_AWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\plb_psb_bridge_v
   1_00_a\data\plb_psb_bridge_v2_1_0.mpd line 94 - plb_psb_bridge_i
   (plb_psb_bridge) tool is overriding PARAMETER C_PLB_DWIDTH value to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\dcr_v29_v1_00_a\data\dcr_v29_v2_1_0.mpd
   line 38 - dcr_bus (dcr_v29) tool is overriding PARAMETER C_DCR_NUM_SLAVES
   value to 2
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\dcr_v29_v1_00_a\data\dcr_v29_v2_1_0.mpd
   line 39 - dcr_bus (dcr_v29) tool is overriding PARAMETER C_DCR_AWIDTH value
   to 10
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\dcr_v29_v1_00_a\data\dcr_v29_v2_1_0.mpd
   line 40 - dcr_bus (dcr_v29) tool is overriding PARAMETER C_DCR_DWIDTH value
   to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\ms_rst_4regs_v1_
   00_a\data\ms_rst_4regs_v2_1_0.mpd line 31 - ms_rst_4regs_0 (ms_rst_4regs)
   tool is overriding PARAMETER C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\ms_rst_4regs_v1_
   00_a\data\ms_rst_4regs_v2_1_0.mpd line 32 - ms_rst_4regs_0 (ms_rst_4regs)
   tool is overriding PARAMETER C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\opb_slave1_v1_00
   _a\data\opb_slave1_v2_1_0.mpd line 31 - opb_slave1_0 (opb_slave1) tool is
   overriding PARAMETER C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\opb_slave1_v1_00
   _a\data\opb_slave1_v2_1_0.mpd line 32 - opb_slave1_0 (opb_slave1) tool is
   overriding PARAMETER C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_emc_v2_00_a\data\plb_emc_v2_1_0.mpd
   line 38 - plb_emc_0 (plb_emc) tool is overriding PARAMETER C_NUM_MASTERS
   value to 3
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_emc_v2_00_a\data\plb_emc_v2_1_0.mpd
   line 92 - plb_emc_0 (plb_emc) tool is overriding PARAMETER C_PLB_DWIDTH value
   to 64


INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_emc_v2_00_a\data\plb_emc_v2_1_0.mpd
   line 93 - plb_emc_0 (plb_emc) tool is overriding PARAMETER C_PLB_AWIDTH value
   to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_emc_v2_00_a\data\plb_emc_v2_1_0.mpd
   line 96 - plb_emc_0 (plb_emc) tool is overriding PARAMETER C_PLB_MID_WIDTH
   value to 2
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpio_v2_1_0.m
   pd line 38 - opb_gpio_0 (opb_gpio) tool is overriding PARAMETER C_OPB_AWIDTH
   value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpio_v2_1_0.m
   pd line 39 - opb_gpio_0 (opb_gpio) tool is overriding PARAMETER C_OPB_DWIDTH
   value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_timer_v1_00_b\data\opb_timer_v2_1_0
   .mpd line 41 - opb_timer_0 (opb_timer) tool is overriding PARAMETER
   C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_timer_v1_00_b\data\opb_timer_v2_1_0
   .mpd line 42 - opb_timer_0 (opb_timer) tool is overriding PARAMETER
   C_OPB_DWIDTH value to 32

Running system level Update ...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core_v2_1_0.tc
l ...

Check platform configuration ...
INFO:MDT - IPNAME:modified_plb_ddr_controller INSTANCE:plb_ddr_controller_i -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs line 143 -
   An example UCF for this core is available and must be modified for use in the
   system. Please refer to the EDK Getting Started guide for the location of
   this file.
IPNAME:plb_v34 INSTANCE:plb_bus -
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs line 129 - 3
master(s) : 5 slave(s)
IPNAME:opb_v20 INSTANCE:opb_bus -
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs line 205 - 2
master(s) : 7 slave(s)
IPNAME:dcr_v29 INSTANCE:dcr_bus -
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs line 338 - 1
master(s) : 2 slave(s)

Check port drivers...



Performing Clock DRCs...

WARNING:MDT - No Top-level Input clock for the design. 


INFO:MDT - The following PARAMETERs of os uCOS-II are ignored as their category
   selection PARAMETER uC-Probe is set to "false" in MSS 
WARNING:MDT - C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mss
   line 20 - Ignoring PARAMETER uC-Probe  ...
WARNING:MDT - C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mss
   line 53 - PARAMETER use_dcr is deprecated !. The parameter USE_DCR for the
   intc driver has been deprecated.  Any reference to this parameter in the MSS
   file will be ignored..
   To avoid seeing this Warning again, please remove PARAMETER use_dcr.
INFO:MDT - List of peripherals addressable from processor instance ppc405_i : 
  - plb_bus
  - plb2opb_bridge_i
  - plb_ddr_controller_i
WARNING:MDT - C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs
   line 143 - No Driver Found for instance plb_ddr_controller_i. To avoid seeing
   this warning, assign the appropriate driver or driver "generic 1.00.a " to
   instance plb_ddr_controller_i

  - plb_bram_if_cntlr_i
WARNING:MDT - C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs
   line 169 - No Driver Found for instance plb_bram_if_cntlr_i. To avoid seeing
   this warning, assign the appropriate driver or driver "generic 1.00.a " to
   instance plb_bram_if_cntlr_i

  - opb_bus
  - opb_gpio_0
  - opb_intc_i
  - RS232_1
  - ms_rst_4regs_0
  - opb_slave1_0
  - opb_timer_0
  - plb_psb_bridge_i
WARNING:MDT - C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs
   line 306 - No Driver Found for instance plb_psb_bridge_i. To avoid seeing
   this warning, assign the appropriate driver or driver "generic 1.00.a " to
   instance plb_psb_bridge_i

  - plb_emc_0
INFO:MDT - List of peripherals addressable from processor instance
   ppc405_ppcjtag_chain : 

Building Directory Structure for ppc405_i



Generating platform libraries and device drivers ...

Running CopyFiles ...

Copying files for os uCOS-II_v2_86_a from
C:\edk_user_repository\Micrium\bsp\uCOS-II_v2_86_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\uCOS-II_v2
_86_a\ ...



Copying files for driver plbarb_v1_01_a from
C:\EDK\sw\XilinxProcessorIPLib\drivers\plbarb_v1_01_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\plbarb_v1_
01_a\ ...



Copying files for driver plb2opb_v1_00_a from
C:\EDK\sw\XilinxProcessorIPLib\drivers\plb2opb_v1_00_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\plb2opb_v1
_00_a\ ...



Copying files for driver opbarb_v1_02_a from
C:\EDK\sw\XilinxProcessorIPLib\drivers\opbarb_v1_02_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\opbarb_v1_
02_a\ ...



Copying files for driver gpio_v2_01_a from
C:\EDK\sw\XilinxProcessorIPLib\drivers\gpio_v2_01_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\gpio_v2_01
_a\ ...



Copying files for driver intc_v1_00_c from
C:\EDK\sw\XilinxProcessorIPLib\drivers\intc_v1_00_c\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\intc_v1_00
_c\ ...



Copying files for driver uartlite_v1_01_a from
C:\EDK\sw\XilinxProcessorIPLib\drivers\uartlite_v1_01_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\uartlite_v
1_01_a\ ...



Copying files for driver ms_rst_4regs_v1_00_a from
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\drivers\ms_rst_4regs_v1_00
_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\ms_rst_4re
gs_v1_00_a\ ...



Copying files for driver opb_slave1_v1_00_a from
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\drivers\opb_slave1_v1_00_a
\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\opb_slave1
_v1_00_a\ ...



Copying files for driver tmrctr_v1_00_b from
C:\EDK\sw\XilinxProcessorIPLib\drivers\tmrctr_v1_00_b\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\tmrctr_v1_
00_b\ ...



Copying files for driver cpu_ppc405_v1_00_a from
C:\EDK\sw\XilinxProcessorIPLib\drivers\cpu_ppc405_v1_00_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\cpu_ppc405
_v1_00_a\ ...



Running DRCs for OSes, Drivers and Libraries ... 
uC/OS-II DRC ...



Running generate for OS'es, Drivers and Libraries ... 



Running post_generate for OS'es, Drivers and Libraries ... 

Running make for Drivers and Libraries ... 

Configuring make for target include using:

make -s include "COMPILER=powerpc-eabi-gcc" "ARCHIVER=powerpc-eabi-ar"
"COMPILER_FLAGS= -O2 -c" "EXTRA_COMPILER_FLAGS=-g" 



Configuring make for target libs using:

make -s libs "COMPILER=powerpc-eabi-gcc" "ARCHIVER=powerpc-eabi-ar"
"COMPILER_FLAGS= -O2 -c" "EXTRA_COMPILER_FLAGS=-g" 
Compiling common


powerpc-eabi-ar: creating ../../../lib/libxil.a


Compiling ipif


Compiling bsp


Compiling plb_arbiter


Compiling plb_to_opb


Compiling opbarb


Compiling gpio


Compiling intc


Compiling uartlite


Compiling ms_rst_4regs


Compiling opb_slave1


Compiling tmrctr


Compiling cpu_ppc405



Libraries generated in
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\lib\ directory

Running execs_generate for OS'es, Drivers and Libraries ... 

Building Directory Structure for ppc405_ppcjtag_chain



Generating platform libraries and device drivers ...

Running CopyFiles ...

Copying files for os standalone_v1_00_a from
C:\EDK\sw\lib\bsp\standalone_v1_00_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_ppcjtag_chain\libsr
c\standalone_v1_00_a\ ...



Copying files for driver cpu_ppc405_v1_00_a from
C:\EDK\sw\XilinxProcessorIPLib\drivers\cpu_ppc405_v1_00_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_ppcjtag_chain\libsr
c\cpu_ppc405_v1_00_a\ ...



Running DRCs for OSes, Drivers and Libraries ... 

Running generate for OS'es, Drivers and Libraries ... 



Running post_generate for OS'es, Drivers and Libraries ... 

Running make for Drivers and Libraries ... 

Configuring make for target include using:

make -s include "COMPILER=powerpc-eabi-gcc" "ARCHIVER=powerpc-eabi-ar"
"COMPILER_FLAGS= -O2 -c" "EXTRA_COMPILER_FLAGS=-g" 



Configuring make for target libs using:

make -s libs "COMPILER=powerpc-eabi-gcc" "ARCHIVER=powerpc-eabi-ar"
"COMPILER_FLAGS= -O2 -c" "EXTRA_COMPILER_FLAGS=-g" 
Compiling common


Compiling bsp


powerpc-eabi-ar: creating ../../../lib/libxil.a


Compiling cpu_ppc405



Libraries generated in
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_ppcjtag_chain\lib\
directory

Running execs_generate for OS'es, Drivers and Libraries ... 

LibGen Done. 




Done!

At Local date and time: Tue May 12 15:09:03 2009
 xbash -q -c "cd /cygdrive/c/Baseline_9_Working_Folder/k-rtos-base-profile-task/; /usr/bin/make -f system.make program; exit;" started...

powerpc-eabi-gcc -O2 C:/Micrium/SOFTWARE/EvalBoards/Amirix/AP1000/GNU/EX1_OS/app.c  -o EX1_OS/executable.elf \
      -g    -I./ppc405_i/include/  -L./ppc405_i/lib/  \
  


/usr/bin/bash: igncr: unknown option name


powerpc-eabi-size EX1_OS/executable.elf 
   text	   data	    bss	    dec	    hex	filename
  29354	    508	  11996	  41858	   a382	EX1_OS/executable.elf





Done!

At Local date and time: Tue May 12 15:09:08 2009
 xbash -q -c "cd /cygdrive/c/Baseline_9_Working_Folder/k-rtos-base-profile-task/; /usr/bin/make -f system.make init_bram; exit;" started...

*********************************************
Initializing BRAM contents of the bitstream
*********************************************
bitinit system.mhs  -pe ppc405_i EX1_OS/executable.elf  \
-bt implementation/system.bit -o implementation/download.bit


/usr/bin/bash: igncr: unknown option name



bitinit version Xilinx EDK 9.1.02 Build EDK_J_SP2.4
Copyright (c) Xilinx Inc. 2002.

Parsing MHS File system.mhs...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/ppc405_v2_00_c/data/ppc405_v2_1_0.tcl ...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_v34_v1_02_a/data/plb_v34_v2_1_0.tcl
...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_bram_if_cntlr_v1_00_b/data/plb_bram_if
_cntlr_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb2opb_bridge_v1_01_a/data/plb2opb_bridge
_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/opb_intc_v1_00_c/data/opb_intc_v2_1_0.tcl
...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/jtagppc_cntlr_v2_00_a/data/jtagppc_cntlr_v
2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_emc_v2_00_a/data/plb_emc_v2_1_0.tcl
...

Overriding IP level properties ...


INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\modified_plb_ddr
   _controller_v1_00_c\data\modified_plb_ddr_controller_v2_1_0.mpd line 50 -
   plb_ddr_controller_i (modified_plb_ddr_controller) tool is overriding
   PARAMETER C_FAMILY value to 
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 41 - bram (bram_block) tool is overriding PARAMETER C_FAMILY
   value to 
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 38 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_FAMILY value to 
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 38 - opb_intc_i (opb_intc) tool is overriding PARAMETER C_FAMILY
   value to 
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\plb_psb_bridge_v
   1_00_a\data\plb_psb_bridge_v2_1_0.mpd line 97 - plb_psb_bridge_i
   (plb_psb_bridge) tool is overriding PARAMETER C_FAMILY value to 
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\ppc405_v2_00_c\data\ppc405_v2_1_0.mpd
   line 45 - ppc405_ppcjtag_chain (ppc405) tcl is overriding PARAMETER
   C_ISOCM_DCR_HIGHADDR value to 0b0000010011
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\ppc405_v2_00_c\data\ppc405_v2_1_0.mpd
   line 47 - ppc405_ppcjtag_chain (ppc405) tcl is overriding PARAMETER
   C_DSOCM_DCR_HIGHADDR value to 0b0000100011
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\jtagppc_cntlr_v2_00_a\data\jtagppc_cntl
   r_v2_1_0.mpd line 35 - jtagppc_0 (jtagppc_cntlr) tool is overriding PARAMETER
   C_DEVICE value to 
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\ms_rst_4regs_v1_
   00_a\data\ms_rst_4regs_v2_1_0.mpd line 34 - ms_rst_4regs_0 (ms_rst_4regs)
   tool is overriding PARAMETER C_FAMILY value to 
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\opb_slave1_v1_00
   _a\data\opb_slave1_v2_1_0.mpd line 34 - opb_slave1_0 (opb_slave1) tool is
   overriding PARAMETER C_FAMILY value to 
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpio_v2_1_0.m
   pd line 40 - opb_gpio_0 (opb_gpio) tool is overriding PARAMETER C_FAMILY
   value to 
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_timer_v1_00_b\data\opb_timer_v2_1_0
   .mpd line 34 - opb_timer_0 (opb_timer) tool is overriding PARAMETER C_FAMILY
   value to 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/bram_if_cntlr_v1_00_b/data/bram_if_cntlr_v
2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/emc_common_v2_00_a/data/emc_common_v2_1_0.
tcl ...


Address Map for Processor ppc405_i
  (0b0000000000-0b0011111111) plb_bus	dcr_bus
  (0b0100000000-0b0111111111) plb2opb_bridge_i	dcr_bus
  (0b1000010000-0b1000010011) ppc405_i	
  (0b1000100000-0b1000100011) ppc405_i	
  (0000000000-0x1fffffff) plb_ddr_controller_i	plb_bus
  (0x29000000-0x29ffffff) opb_gpio_0	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4c000000-0x4c00ffff) RS232_1	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4d000000-0x4dffffff) opb_intc_i	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4f000000-0x4f00ffff) ms_rst_4regs_0	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4ff00000-0x4ff03fff) opb_slave1_0	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4fff0000-0x4fffffff) opb_timer_0	plb_bus->plb2opb_bridge_i->opb_bus
  (0x50000000-0x50ffffff) plb_emc_0	plb_bus
  (0xffff0000-0xffffffff) plb_bram_if_cntlr_i	plb_bus
Address Map for Processor ppc405_ppcjtag_chain
  (0b0000010000-0b0000010011) ppc405_ppcjtag_chain	
  (0b0000100000-0b0000100011) ppc405_ppcjtag_chain	

Initializing Memory...
Checking ELFs associated with PPC405 instance ppc405_i for overlap...


Analyzing file EX1_OS/executable.elf...
Running Data2Mem with the following command:
data2mem -bm "implementation/system_bd" -bt "implementation/system.bit"  -bd
"EX1_OS/executable.elf" tag ppc405_i  -o b implementation/download.bit 


Memory Initialization completed successfully.





Done!

At Local date and time: Tue May 12 15:11:22 2009
 xbash -q -c "cd /cygdrive/c/Baseline_9_Working_Folder/k-rtos-base-profile-task/; /usr/bin/make -f system.make swclean; exit;" started...

rm -rf ppc405_i/lib/


/usr/bin/bash: igncr: unknown option name


rm -rf ppc405_ppcjtag_chain/lib/
rm -f libgen.log
rm -f EX1_OS/executable.elf 





Done!

At Local date and time: Tue May 12 15:11:27 2009
 xbash -q -c "cd /cygdrive/c/Baseline_9_Working_Folder/k-rtos-base-profile-task/; /usr/bin/make -f system.make libs; exit;" started...

/usr/bin/bash: igncr: unknown option name


*********************************************
Creating software libraries...
*********************************************
libgen -mhs system.mhs -p xc2vp100ff1704-6  system.mss


libgen
Xilinx EDK 9.1.02 Build EDK_J_SP2.4
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.

Command Line: libgen -mhs system.mhs -p xc2vp100ff1704-6 system.mss 



Output Directory (-od)		: C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\
Part (-p)			: virtex2p

Software Specification file	: system.mss


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/ppc405_v2_00_c/data/ppc405_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_v34_v1_02_a/data/plb_v34_v2_1_0.tcl
...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_bram_if_cntlr_v1_00_b/data/plb_bram_if
_cntlr_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb2opb_bridge_v1_01_a/data/plb2opb_bridge
_v2_1_0.tcl ...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/opb_intc_v1_00_c/data/opb_intc_v2_1_0.tcl
...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/jtagppc_cntlr_v2_00_a/data/jtagppc_cntlr_v
2_1_0.tcl ...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_emc_v2_00_a/data/plb_emc_v2_1_0.tcl
...

Overriding IP level properties ...
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\modified_plb_ddr
   _controller_v1_00_c\data\modified_plb_ddr_controller_v2_1_0.mpd line 50 -
   plb_ddr_controller_i (modified_plb_ddr_controller) tool is overriding
   PARAMETER C_FAMILY value to virtex2p
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 41 - bram (bram_block) tool is overriding PARAMETER C_FAMILY
   value to virtex2p
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 38 - opb_intc_i (opb_intc) tool is overriding PARAMETER C_FAMILY
   value to virtex2p


INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\ppc405_v2_00_c\data\ppc405_v2_1_0.mpd
   line 45 - ppc405_ppcjtag_chain (ppc405) tcl is overriding PARAMETER
   C_ISOCM_DCR_HIGHADDR value to 0b0000010011
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\ppc405_v2_00_c\data\ppc405_v2_1_0.mpd
   line 47 - ppc405_ppcjtag_chain (ppc405) tcl is overriding PARAMETER
   C_DSOCM_DCR_HIGHADDR value to 0b0000100011
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\jtagppc_cntlr_v2_00_a\data\jtagppc_cntl
   r_v2_1_0.mpd line 35 - jtagppc_0 (jtagppc_cntlr) tool is overriding PARAMETER
   C_DEVICE value to 2vp100
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpio_v2_1_0.m
   pd line 40 - opb_gpio_0 (opb_gpio) tool is overriding PARAMETER C_FAMILY
   value to virtex2p
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_timer_v1_00_b\data\opb_timer_v2_1_0
   .mpd line 34 - opb_timer_0 (opb_timer) tool is overriding PARAMETER C_FAMILY
   value to virtex2p

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/bram_if_cntlr_v1_00_b/data/bram_if_cntlr_v
2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/emc_common_v2_00_a/data/emc_common_v2_1_0.
tcl ...


Address Map for Processor ppc405_i
  (0b0000000000-0b0011111111) plb_bus	dcr_bus
  (0b0100000000-0b0111111111) plb2opb_bridge_i	dcr_bus
  (0b1000010000-0b1000010011) ppc405_i	
  (0b1000100000-0b1000100011) ppc405_i	
  (0000000000-0x1fffffff) plb_ddr_controller_i	plb_bus
  (0x29000000-0x29ffffff) opb_gpio_0	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4c000000-0x4c00ffff) RS232_1	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4d000000-0x4dffffff) opb_intc_i	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4f000000-0x4f00ffff) ms_rst_4regs_0	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4ff00000-0x4ff03fff) opb_slave1_0	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4fff0000-0x4fffffff) opb_timer_0	plb_bus->plb2opb_bridge_i->opb_bus
  (0x50000000-0x50ffffff) plb_emc_0	plb_bus
  (0xffff0000-0xffffffff) plb_bram_if_cntlr_i	plb_bus
Address Map for Processor ppc405_ppcjtag_chain
  (0b0000010000-0b0000010011) ppc405_ppcjtag_chain	
  (0b0000100000-0b0000100011) ppc405_ppcjtag_chain	

Check platform address map ...

Overriding system level properties ...
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 41 - plb_bus (plb_v34) tool is overriding PARAMETER C_PLB_NUM_MASTERS
   value to 3
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 43 - plb_bus (plb_v34) tool is overriding PARAMETER C_PLB_MID_WIDTH
   value to 2
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 44 - plb_bus (plb_v34) tool is overriding PARAMETER C_PLB_AWIDTH value
   to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 45 - plb_bus (plb_v34) tool is overriding PARAMETER C_PLB_DWIDTH value
   to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 49 - plb_bus (plb_v34) tool is overriding PARAMETER C_DCR_AWIDTH value
   to 10
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 50 - plb_bus (plb_v34) tool is overriding PARAMETER C_DCR_DWIDTH value
   to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\modified_plb_ddr
   _controller_v1_00_c\data\modified_plb_ddr_controller_v2_1_0.mpd line 53 -
   plb_ddr_controller_i (modified_plb_ddr_controller) tool is overriding
   PARAMETER C_PLB_NUM_MASTERS value to 3
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\modified_plb_ddr
   _controller_v1_00_c\data\modified_plb_ddr_controller_v2_1_0.mpd line 54 -
   plb_ddr_controller_i (modified_plb_ddr_controller) tool is overriding
   PARAMETER C_PLB_MID_WIDTH value to 2
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\modified_plb_ddr
   _controller_v1_00_c\data\modified_plb_ddr_controller_v2_1_0.mpd line 55 -
   plb_ddr_controller_i (modified_plb_ddr_controller) tool is overriding
   PARAMETER C_PLB_AWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\modified_plb_ddr
   _controller_v1_00_c\data\modified_plb_ddr_controller_v2_1_0.mpd line 56 -
   plb_ddr_controller_i (modified_plb_ddr_controller) tool is overriding
   PARAMETER C_PLB_DWIDTH value to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\data\plb_bram
   _if_cntlr_v2_1_0.mpd line 42 - plb_bram_if_cntlr_i (plb_bram_if_cntlr) tool
   is overriding PARAMETER c_num_masters value to 3
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\data\plb_bram
   _if_cntlr_v2_1_0.mpd line 46 - plb_bram_if_cntlr_i (plb_bram_if_cntlr) tool
   is overriding PARAMETER c_plb_dwidth value to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\data\plb_bram
   _if_cntlr_v2_1_0.mpd line 47 - plb_bram_if_cntlr_i (plb_bram_if_cntlr) tool
   is overriding PARAMETER c_plb_awidth value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\data\plb_bram
   _if_cntlr_v2_1_0.mpd line 49 - plb_bram_if_cntlr_i (plb_bram_if_cntlr) tool
   is overriding PARAMETER c_plb_mid_width value to 2


INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 38 - bram (bram_block) tool is overriding PARAMETER C_PORT_DWIDTH
   value to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 39 - bram (bram_block) tool is overriding PARAMETER C_PORT_AWIDTH
   value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 40 - bram (bram_block) tool is overriding PARAMETER C_NUM_WE
   value to 8
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 48 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_PLB_AWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 49 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_PLB_DWIDTH value to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 50 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_PLB_NUM_MASTERS value to 3
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 51 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_PLB_MID_WIDTH value to 2
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 52 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 53 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 56 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_DCR_AWIDTH value to 10
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 57 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_DCR_DWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 36 - opb_bus (opb_v20) tool is overriding PARAMETER C_OPB_AWIDTH value
   to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 37 - opb_bus (opb_v20) tool is overriding PARAMETER C_OPB_DWIDTH value
   to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 38 - opb_bus (opb_v20) tool is overriding PARAMETER C_NUM_MASTERS value
   to 2
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 39 - opb_bus (opb_v20) tool is overriding PARAMETER C_NUM_SLAVES value
   to 7
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 42 - opb_intc_i (opb_intc) tool is overriding PARAMETER C_OPB_AWIDTH
   value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 43 - opb_intc_i (opb_intc) tool is overriding PARAMETER C_OPB_DWIDTH
   value to 32
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core_v2_1_0.tc
l ...
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 46 - opb_intc_i (opb_intc) tcl is overriding PARAMETER
   C_NUM_INTR_INPUTS value to 21
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core_v2_1_0.tc
l ...
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 47 - opb_intc_i (opb_intc) tcl is overriding PARAMETER C_KIND_OF_INTR
   value to 0b00000000000000000000000001000000
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core_v2_1_0.tc
l ...


INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 48 - opb_intc_i (opb_intc) tcl is overriding PARAMETER C_KIND_OF_EDGE
   value to 0b00000000000000000000000001000000
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core_v2_1_0.tc
l ...
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 49 - opb_intc_i (opb_intc) tcl is overriding PARAMETER C_KIND_OF_LVL
   value to 0b00000000000000000000000000000001
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_uartlite_v1_00_b\data\opb_uartlite_
   v2_1_0.mpd line 37 - RS232_1 (opb_uartlite) tool is overriding PARAMETER
   C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_uartlite_v1_00_b\data\opb_uartlite_
   v2_1_0.mpd line 38 - RS232_1 (opb_uartlite) tool is overriding PARAMETER
   C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\opbslave_ext_bri
   dge_v3_10_a\data\opbslave_ext_bridge_v2_1_0.mpd line 20 -
   opbslave_ext_bridge_i (opbslave_ext_bridge) tool is overriding PARAMETER
   C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\opbslave_ext_bri
   dge_v3_10_a\data\opbslave_ext_bridge_v2_1_0.mpd line 21 -
   opbslave_ext_bridge_i (opbslave_ext_bridge) tool is overriding PARAMETER
   C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\plb_psb_bridge_v
   1_00_a\data\plb_psb_bridge_v2_1_0.mpd line 87 - plb_psb_bridge_i
   (plb_psb_bridge) tool is overriding PARAMETER C_PLB_NUM_MASTERS value to 3
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\plb_psb_bridge_v
   1_00_a\data\plb_psb_bridge_v2_1_0.mpd line 88 - plb_psb_bridge_i
   (plb_psb_bridge) tool is overriding PARAMETER C_PLB_MID_WIDTH value to 2
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\plb_psb_bridge_v
   1_00_a\data\plb_psb_bridge_v2_1_0.mpd line 93 - plb_psb_bridge_i
   (plb_psb_bridge) tool is overriding PARAMETER C_PLB_AWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\plb_psb_bridge_v
   1_00_a\data\plb_psb_bridge_v2_1_0.mpd line 94 - plb_psb_bridge_i
   (plb_psb_bridge) tool is overriding PARAMETER C_PLB_DWIDTH value to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\dcr_v29_v1_00_a\data\dcr_v29_v2_1_0.mpd
   line 38 - dcr_bus (dcr_v29) tool is overriding PARAMETER C_DCR_NUM_SLAVES
   value to 2
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\dcr_v29_v1_00_a\data\dcr_v29_v2_1_0.mpd
   line 39 - dcr_bus (dcr_v29) tool is overriding PARAMETER C_DCR_AWIDTH value
   to 10
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\dcr_v29_v1_00_a\data\dcr_v29_v2_1_0.mpd
   line 40 - dcr_bus (dcr_v29) tool is overriding PARAMETER C_DCR_DWIDTH value
   to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\ms_rst_4regs_v1_
   00_a\data\ms_rst_4regs_v2_1_0.mpd line 31 - ms_rst_4regs_0 (ms_rst_4regs)
   tool is overriding PARAMETER C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\ms_rst_4regs_v1_
   00_a\data\ms_rst_4regs_v2_1_0.mpd line 32 - ms_rst_4regs_0 (ms_rst_4regs)
   tool is overriding PARAMETER C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\opb_slave1_v1_00
   _a\data\opb_slave1_v2_1_0.mpd line 31 - opb_slave1_0 (opb_slave1) tool is
   overriding PARAMETER C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\opb_slave1_v1_00
   _a\data\opb_slave1_v2_1_0.mpd line 32 - opb_slave1_0 (opb_slave1) tool is
   overriding PARAMETER C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_emc_v2_00_a\data\plb_emc_v2_1_0.mpd
   line 38 - plb_emc_0 (plb_emc) tool is overriding PARAMETER C_NUM_MASTERS
   value to 3
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_emc_v2_00_a\data\plb_emc_v2_1_0.mpd
   line 92 - plb_emc_0 (plb_emc) tool is overriding PARAMETER C_PLB_DWIDTH value
   to 64


INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_emc_v2_00_a\data\plb_emc_v2_1_0.mpd
   line 93 - plb_emc_0 (plb_emc) tool is overriding PARAMETER C_PLB_AWIDTH value
   to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_emc_v2_00_a\data\plb_emc_v2_1_0.mpd
   line 96 - plb_emc_0 (plb_emc) tool is overriding PARAMETER C_PLB_MID_WIDTH
   value to 2
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpio_v2_1_0.m
   pd line 38 - opb_gpio_0 (opb_gpio) tool is overriding PARAMETER C_OPB_AWIDTH
   value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpio_v2_1_0.m
   pd line 39 - opb_gpio_0 (opb_gpio) tool is overriding PARAMETER C_OPB_DWIDTH
   value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_timer_v1_00_b\data\opb_timer_v2_1_0
   .mpd line 41 - opb_timer_0 (opb_timer) tool is overriding PARAMETER
   C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_timer_v1_00_b\data\opb_timer_v2_1_0
   .mpd line 42 - opb_timer_0 (opb_timer) tool is overriding PARAMETER
   C_OPB_DWIDTH value to 32

Running system level Update ...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core_v2_1_0.tc
l ...

Check platform configuration ...
INFO:MDT - IPNAME:modified_plb_ddr_controller INSTANCE:plb_ddr_controller_i -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs line 143 -
   An example UCF for this core is available and must be modified for use in the
   system. Please refer to the EDK Getting Started guide for the location of
   this file.
IPNAME:plb_v34 INSTANCE:plb_bus -
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs line 129 - 3
master(s) : 5 slave(s)
IPNAME:opb_v20 INSTANCE:opb_bus -
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs line 205 - 2
master(s) : 7 slave(s)
IPNAME:dcr_v29 INSTANCE:dcr_bus -
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs line 338 - 1
master(s) : 2 slave(s)

Check port drivers...



Performing Clock DRCs...

WARNING:MDT - No Top-level Input clock for the design. 


INFO:MDT - The following PARAMETERs of os uCOS-II are ignored as their category
   selection PARAMETER uC-Probe is set to "false" in MSS 
WARNING:MDT - C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mss
   line 20 - Ignoring PARAMETER uC-Probe  ...
WARNING:MDT - C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mss
   line 53 - PARAMETER use_dcr is deprecated !. The parameter USE_DCR for the
   intc driver has been deprecated.  Any reference to this parameter in the MSS
   file will be ignored..
   To avoid seeing this Warning again, please remove PARAMETER use_dcr.
INFO:MDT - List of peripherals addressable from processor instance ppc405_i : 
  - plb_bus
  - plb2opb_bridge_i
  - plb_ddr_controller_i
WARNING:MDT - C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs
   line 143 - No Driver Found for instance plb_ddr_controller_i. To avoid seeing
   this warning, assign the appropriate driver or driver "generic 1.00.a " to
   instance plb_ddr_controller_i

  - plb_bram_if_cntlr_i
WARNING:MDT - C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs
   line 169 - No Driver Found for instance plb_bram_if_cntlr_i. To avoid seeing
   this warning, assign the appropriate driver or driver "generic 1.00.a " to
   instance plb_bram_if_cntlr_i

  - opb_bus
  - opb_gpio_0
  - opb_intc_i
  - RS232_1
  - ms_rst_4regs_0
  - opb_slave1_0
  - opb_timer_0
  - plb_psb_bridge_i
WARNING:MDT - C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs
   line 306 - No Driver Found for instance plb_psb_bridge_i. To avoid seeing
   this warning, assign the appropriate driver or driver "generic 1.00.a " to
   instance plb_psb_bridge_i

  - plb_emc_0
INFO:MDT - List of peripherals addressable from processor instance
   ppc405_ppcjtag_chain : 

Building Directory Structure for ppc405_i



Generating platform libraries and device drivers ...

Running CopyFiles ...

Copying files for os uCOS-II_v2_86_a from
C:\edk_user_repository\Micrium\bsp\uCOS-II_v2_86_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\uCOS-II_v2
_86_a\ ...



Copying files for driver plbarb_v1_01_a from
C:\EDK\sw\XilinxProcessorIPLib\drivers\plbarb_v1_01_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\plbarb_v1_
01_a\ ...



Copying files for driver plb2opb_v1_00_a from
C:\EDK\sw\XilinxProcessorIPLib\drivers\plb2opb_v1_00_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\plb2opb_v1
_00_a\ ...



Copying files for driver opbarb_v1_02_a from
C:\EDK\sw\XilinxProcessorIPLib\drivers\opbarb_v1_02_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\opbarb_v1_
02_a\ ...



Copying files for driver gpio_v2_01_a from
C:\EDK\sw\XilinxProcessorIPLib\drivers\gpio_v2_01_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\gpio_v2_01
_a\ ...



Copying files for driver intc_v1_00_c from
C:\EDK\sw\XilinxProcessorIPLib\drivers\intc_v1_00_c\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\intc_v1_00
_c\ ...



Copying files for driver uartlite_v1_01_a from
C:\EDK\sw\XilinxProcessorIPLib\drivers\uartlite_v1_01_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\uartlite_v
1_01_a\ ...



Copying files for driver ms_rst_4regs_v1_00_a from
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\drivers\ms_rst_4regs_v1_00
_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\ms_rst_4re
gs_v1_00_a\ ...



Copying files for driver opb_slave1_v1_00_a from
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\drivers\opb_slave1_v1_00_a
\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\opb_slave1
_v1_00_a\ ...



Copying files for driver tmrctr_v1_00_b from
C:\EDK\sw\XilinxProcessorIPLib\drivers\tmrctr_v1_00_b\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\tmrctr_v1_
00_b\ ...



Copying files for driver cpu_ppc405_v1_00_a from
C:\EDK\sw\XilinxProcessorIPLib\drivers\cpu_ppc405_v1_00_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\cpu_ppc405
_v1_00_a\ ...



Running DRCs for OSes, Drivers and Libraries ... 
uC/OS-II DRC ...

Running generate for OS'es, Drivers and Libraries ... 



Running post_generate for OS'es, Drivers and Libraries ... 

Running make for Drivers and Libraries ... 

Configuring make for target include using:

make -s include "COMPILER=powerpc-eabi-gcc" "ARCHIVER=powerpc-eabi-ar"
"COMPILER_FLAGS= -O2 -c" "EXTRA_COMPILER_FLAGS=-g" 



Configuring make for target libs using:

make -s libs "COMPILER=powerpc-eabi-gcc" "ARCHIVER=powerpc-eabi-ar"
"COMPILER_FLAGS= -O2 -c" "EXTRA_COMPILER_FLAGS=-g" 


Compiling common


powerpc-eabi-ar: creating ../../../lib/libxil.a


Compiling ipif


Compiling bsp


Compiling plb_arbiter


Compiling plb_to_opb


Compiling opbarb


Compiling gpio


Compiling intc


Compiling uartlite


Compiling ms_rst_4regs


Compiling opb_slave1


Compiling tmrctr


Compiling cpu_ppc405



Libraries generated in
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\lib\ directory

Running execs_generate for OS'es, Drivers and Libraries ... 

Building Directory Structure for ppc405_ppcjtag_chain



Generating platform libraries and device drivers ...

Running CopyFiles ...



Copying files for os standalone_v1_00_a from
C:\EDK\sw\lib\bsp\standalone_v1_00_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_ppcjtag_chain\libsr
c\standalone_v1_00_a\ ...



Copying files for driver cpu_ppc405_v1_00_a from
C:\EDK\sw\XilinxProcessorIPLib\drivers\cpu_ppc405_v1_00_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_ppcjtag_chain\libsr
c\cpu_ppc405_v1_00_a\ ...



Running DRCs for OSes, Drivers and Libraries ... 

Running generate for OS'es, Drivers and Libraries ... 

Running post_generate for OS'es, Drivers and Libraries ... 

Running make for Drivers and Libraries ... 

Configuring make for target include using:

make -s include "COMPILER=powerpc-eabi-gcc" "ARCHIVER=powerpc-eabi-ar"
"COMPILER_FLAGS= -O2 -c" "EXTRA_COMPILER_FLAGS=-g" 



Configuring make for target libs using:

make -s libs "COMPILER=powerpc-eabi-gcc" "ARCHIVER=powerpc-eabi-ar"
"COMPILER_FLAGS= -O2 -c" "EXTRA_COMPILER_FLAGS=-g" 
Compiling common


powerpc-eabi-ar: creating ../../../lib/libxil.a


Compiling bsp


Compiling cpu_ppc405



Libraries generated in
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_ppcjtag_chain\lib\
directory

Running execs_generate for OS'es, Drivers and Libraries ... 

LibGen Done. 




Done!

At Local date and time: Tue May 12 15:11:55 2009
 xbash -q -c "cd /cygdrive/c/Baseline_9_Working_Folder/k-rtos-base-profile-task/; /usr/bin/make -f system.make program; exit;" started...

powerpc-eabi-gcc -O2 C:/Micrium/SOFTWARE/EvalBoards/Amirix/AP1000/GNU/EX1_OS/app.c  -o EX1_OS/executable.elf \
      -g    -I./ppc405_i/include/  -L./ppc405_i/lib/  \
  


/usr/bin/bash: igncr: unknown option name


powerpc-eabi-size EX1_OS/executable.elf 
   text	   data	    bss	    dec	    hex	filename
  29226	    508	  11996	  41730	   a302	EX1_OS/executable.elf





Done!

At Local date and time: Tue May 12 15:12:00 2009
 xbash -q -c "cd /cygdrive/c/Baseline_9_Working_Folder/k-rtos-base-profile-task/; /usr/bin/make -f system.make init_bram; exit;" started...

*********************************************
Initializing BRAM contents of the bitstream
*********************************************
bitinit system.mhs  -pe ppc405_i EX1_OS/executable.elf  \
-bt implementation/system.bit -o implementation/download.bit


/usr/bin/bash: igncr: unknown option name



bitinit version Xilinx EDK 9.1.02 Build EDK_J_SP2.4
Copyright (c) Xilinx Inc. 2002.

Parsing MHS File system.mhs...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/ppc405_v2_00_c/data/ppc405_v2_1_0.tcl ...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_v34_v1_02_a/data/plb_v34_v2_1_0.tcl
...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_bram_if_cntlr_v1_00_b/data/plb_bram_if
_cntlr_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb2opb_bridge_v1_01_a/data/plb2opb_bridge
_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/opb_intc_v1_00_c/data/opb_intc_v2_1_0.tcl
...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/jtagppc_cntlr_v2_00_a/data/jtagppc_cntlr_v
2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_emc_v2_00_a/data/plb_emc_v2_1_0.tcl
...

Overriding IP level properties ...
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\modified_plb_ddr
   _controller_v1_00_c\data\modified_plb_ddr_controller_v2_1_0.mpd line 50 -
   plb_ddr_controller_i (modified_plb_ddr_controller) tool is overriding
   PARAMETER C_FAMILY value to 
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 41 - bram (bram_block) tool is overriding PARAMETER C_FAMILY
   value to 
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 38 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_FAMILY value to 
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 38 - opb_intc_i (opb_intc) tool is overriding PARAMETER C_FAMILY
   value to 
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\plb_psb_bridge_v
   1_00_a\data\plb_psb_bridge_v2_1_0.mpd line 97 - plb_psb_bridge_i
   (plb_psb_bridge) tool is overriding PARAMETER C_FAMILY value to 
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\ppc405_v2_00_c\data\ppc405_v2_1_0.mpd
   line 45 - ppc405_ppcjtag_chain (ppc405) tcl is overriding PARAMETER
   C_ISOCM_DCR_HIGHADDR value to 0b0000010011
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\ppc405_v2_00_c\data\ppc405_v2_1_0.mpd
   line 47 - ppc405_ppcjtag_chain (ppc405) tcl is overriding PARAMETER
   C_DSOCM_DCR_HIGHADDR value to 0b0000100011
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\jtagppc_cntlr_v2_00_a\data\jtagppc_cntl
   r_v2_1_0.mpd line 35 - jtagppc_0 (jtagppc_cntlr) tool is overriding PARAMETER
   C_DEVICE value to 
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\ms_rst_4regs_v1_
   00_a\data\ms_rst_4regs_v2_1_0.mpd line 34 - ms_rst_4regs_0 (ms_rst_4regs)
   tool is overriding PARAMETER C_FAMILY value to 
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\opb_slave1_v1_00
   _a\data\opb_slave1_v2_1_0.mpd line 34 - opb_slave1_0 (opb_slave1) tool is
   overriding PARAMETER C_FAMILY value to 
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpio_v2_1_0.m
   pd line 40 - opb_gpio_0 (opb_gpio) tool is overriding PARAMETER C_FAMILY
   value to 
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_timer_v1_00_b\data\opb_timer_v2_1_0
   .mpd line 34 - opb_timer_0 (opb_timer) tool is overriding PARAMETER C_FAMILY
   value to 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/bram_if_cntlr_v1_00_b/data/bram_if_cntlr_v
2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/emc_common_v2_00_a/data/emc_common_v2_1_0.
tcl ...


Address Map for Processor ppc405_i
  (0b0000000000-0b0011111111) plb_bus	dcr_bus
  (0b0100000000-0b0111111111) plb2opb_bridge_i	dcr_bus
  (0b1000010000-0b1000010011) ppc405_i	
  (0b1000100000-0b1000100011) ppc405_i	
  (0000000000-0x1fffffff) plb_ddr_controller_i	plb_bus
  (0x29000000-0x29ffffff) opb_gpio_0	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4c000000-0x4c00ffff) RS232_1	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4d000000-0x4dffffff) opb_intc_i	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4f000000-0x4f00ffff) ms_rst_4regs_0	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4ff00000-0x4ff03fff) opb_slave1_0	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4fff0000-0x4fffffff) opb_timer_0	plb_bus->plb2opb_bridge_i->opb_bus
  (0x50000000-0x50ffffff) plb_emc_0	plb_bus
  (0xffff0000-0xffffffff) plb_bram_if_cntlr_i	plb_bus
Address Map for Processor ppc405_ppcjtag_chain
  (0b0000010000-0b0000010011) ppc405_ppcjtag_chain	
  (0b0000100000-0b0000100011) ppc405_ppcjtag_chain	

Initializing Memory...
Checking ELFs associated with PPC405 instance ppc405_i for overlap...


Analyzing file EX1_OS/executable.elf...
Running Data2Mem with the following command:
data2mem -bm "implementation/system_bd" -bt "implementation/system.bit"  -bd
"EX1_OS/executable.elf" tag ppc405_i  -o b implementation/download.bit 


Memory Initialization completed successfully.





Done!

At Local date and time: Tue May 12 15:16:21 2009
 xbash -q -c "cd /cygdrive/c/Baseline_9_Working_Folder/k-rtos-base-profile-task/; /usr/bin/make -f system.make swclean; exit;" started...

/usr/bin/bash: igncr: unknown option name


rm -rf ppc405_i/lib/
rm -rf ppc405_ppcjtag_chain/lib/
rm -f libgen.log
rm -f EX1_OS/executable.elf 





Done!

At Local date and time: Tue May 12 15:16:27 2009
 xbash -q -c "cd /cygdrive/c/Baseline_9_Working_Folder/k-rtos-base-profile-task/; /usr/bin/make -f system.make libs; exit;" started...

*********************************************
Creating software libraries...
*********************************************
libgen -mhs system.mhs -p xc2vp100ff1704-6  system.mss


/usr/bin/bash: igncr: unknown option name


libgen
Xilinx EDK 9.1.02 Build EDK_J_SP2.4
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.



Command Line: libgen -mhs system.mhs -p xc2vp100ff1704-6 system.mss 



Output Directory (-od)		: C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\
Part (-p)			: virtex2p

Software Specification file	: system.mss


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/ppc405_v2_00_c/data/ppc405_v2_1_0.tcl ...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_v34_v1_02_a/data/plb_v34_v2_1_0.tcl
...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_bram_if_cntlr_v1_00_b/data/plb_bram_if
_cntlr_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb2opb_bridge_v1_01_a/data/plb2opb_bridge
_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/opb_intc_v1_00_c/data/opb_intc_v2_1_0.tcl
...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/jtagppc_cntlr_v2_00_a/data/jtagppc_cntlr_v
2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_emc_v2_00_a/data/plb_emc_v2_1_0.tcl
...

Overriding IP level properties ...


INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\modified_plb_ddr
   _controller_v1_00_c\data\modified_plb_ddr_controller_v2_1_0.mpd line 50 -
   plb_ddr_controller_i (modified_plb_ddr_controller) tool is overriding
   PARAMETER C_FAMILY value to virtex2p
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 41 - bram (bram_block) tool is overriding PARAMETER C_FAMILY
   value to virtex2p
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 38 - opb_intc_i (opb_intc) tool is overriding PARAMETER C_FAMILY
   value to virtex2p
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\ppc405_v2_00_c\data\ppc405_v2_1_0.mpd
   line 45 - ppc405_ppcjtag_chain (ppc405) tcl is overriding PARAMETER
   C_ISOCM_DCR_HIGHADDR value to 0b0000010011
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\ppc405_v2_00_c\data\ppc405_v2_1_0.mpd
   line 47 - ppc405_ppcjtag_chain (ppc405) tcl is overriding PARAMETER
   C_DSOCM_DCR_HIGHADDR value to 0b0000100011
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\jtagppc_cntlr_v2_00_a\data\jtagppc_cntl
   r_v2_1_0.mpd line 35 - jtagppc_0 (jtagppc_cntlr) tool is overriding PARAMETER
   C_DEVICE value to 2vp100
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpio_v2_1_0.m
   pd line 40 - opb_gpio_0 (opb_gpio) tool is overriding PARAMETER C_FAMILY
   value to virtex2p
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_timer_v1_00_b\data\opb_timer_v2_1_0
   .mpd line 34 - opb_timer_0 (opb_timer) tool is overriding PARAMETER C_FAMILY
   value to virtex2p

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/bram_if_cntlr_v1_00_b/data/bram_if_cntlr_v
2_1_0.tcl ...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/emc_common_v2_00_a/data/emc_common_v2_1_0.
tcl ...


Address Map for Processor ppc405_i
  (0b0000000000-0b0011111111) plb_bus	dcr_bus
  (0b0100000000-0b0111111111) plb2opb_bridge_i	dcr_bus
  (0b1000010000-0b1000010011) ppc405_i	
  (0b1000100000-0b1000100011) ppc405_i	
  (0000000000-0x1fffffff) plb_ddr_controller_i	plb_bus
  (0x29000000-0x29ffffff) opb_gpio_0	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4c000000-0x4c00ffff) RS232_1	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4d000000-0x4dffffff) opb_intc_i	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4f000000-0x4f00ffff) ms_rst_4regs_0	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4ff00000-0x4ff03fff) opb_slave1_0	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4fff0000-0x4fffffff) opb_timer_0	plb_bus->plb2opb_bridge_i->opb_bus
  (0x50000000-0x50ffffff) plb_emc_0	plb_bus
  (0xffff0000-0xffffffff) plb_bram_if_cntlr_i	plb_bus
Address Map for Processor ppc405_ppcjtag_chain
  (0b0000010000-0b0000010011) ppc405_ppcjtag_chain	
  (0b0000100000-0b0000100011) ppc405_ppcjtag_chain	

Check platform address map ...

Overriding system level properties ...
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 41 - plb_bus (plb_v34) tool is overriding PARAMETER C_PLB_NUM_MASTERS
   value to 3
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 43 - plb_bus (plb_v34) tool is overriding PARAMETER C_PLB_MID_WIDTH
   value to 2
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 44 - plb_bus (plb_v34) tool is overriding PARAMETER C_PLB_AWIDTH value
   to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 45 - plb_bus (plb_v34) tool is overriding PARAMETER C_PLB_DWIDTH value
   to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 49 - plb_bus (plb_v34) tool is overriding PARAMETER C_DCR_AWIDTH value
   to 10
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 50 - plb_bus (plb_v34) tool is overriding PARAMETER C_DCR_DWIDTH value
   to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\modified_plb_ddr
   _controller_v1_00_c\data\modified_plb_ddr_controller_v2_1_0.mpd line 53 -
   plb_ddr_controller_i (modified_plb_ddr_controller) tool is overriding
   PARAMETER C_PLB_NUM_MASTERS value to 3
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\modified_plb_ddr
   _controller_v1_00_c\data\modified_plb_ddr_controller_v2_1_0.mpd line 54 -
   plb_ddr_controller_i (modified_plb_ddr_controller) tool is overriding
   PARAMETER C_PLB_MID_WIDTH value to 2
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\modified_plb_ddr
   _controller_v1_00_c\data\modified_plb_ddr_controller_v2_1_0.mpd line 55 -
   plb_ddr_controller_i (modified_plb_ddr_controller) tool is overriding
   PARAMETER C_PLB_AWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\modified_plb_ddr
   _controller_v1_00_c\data\modified_plb_ddr_controller_v2_1_0.mpd line 56 -
   plb_ddr_controller_i (modified_plb_ddr_controller) tool is overriding
   PARAMETER C_PLB_DWIDTH value to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\data\plb_bram
   _if_cntlr_v2_1_0.mpd line 42 - plb_bram_if_cntlr_i (plb_bram_if_cntlr) tool
   is overriding PARAMETER c_num_masters value to 3
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\data\plb_bram
   _if_cntlr_v2_1_0.mpd line 46 - plb_bram_if_cntlr_i (plb_bram_if_cntlr) tool
   is overriding PARAMETER c_plb_dwidth value to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\data\plb_bram
   _if_cntlr_v2_1_0.mpd line 47 - plb_bram_if_cntlr_i (plb_bram_if_cntlr) tool
   is overriding PARAMETER c_plb_awidth value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\data\plb_bram
   _if_cntlr_v2_1_0.mpd line 49 - plb_bram_if_cntlr_i (plb_bram_if_cntlr) tool
   is overriding PARAMETER c_plb_mid_width value to 2


INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 38 - bram (bram_block) tool is overriding PARAMETER C_PORT_DWIDTH
   value to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 39 - bram (bram_block) tool is overriding PARAMETER C_PORT_AWIDTH
   value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 40 - bram (bram_block) tool is overriding PARAMETER C_NUM_WE
   value to 8
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 48 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_PLB_AWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 49 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_PLB_DWIDTH value to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 50 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_PLB_NUM_MASTERS value to 3
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 51 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_PLB_MID_WIDTH value to 2
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 52 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 53 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 56 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_DCR_AWIDTH value to 10
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 57 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_DCR_DWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 36 - opb_bus (opb_v20) tool is overriding PARAMETER C_OPB_AWIDTH value
   to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 37 - opb_bus (opb_v20) tool is overriding PARAMETER C_OPB_DWIDTH value
   to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 38 - opb_bus (opb_v20) tool is overriding PARAMETER C_NUM_MASTERS value
   to 2
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 39 - opb_bus (opb_v20) tool is overriding PARAMETER C_NUM_SLAVES value
   to 7
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 42 - opb_intc_i (opb_intc) tool is overriding PARAMETER C_OPB_AWIDTH
   value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 43 - opb_intc_i (opb_intc) tool is overriding PARAMETER C_OPB_DWIDTH
   value to 32
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core_v2_1_0.tc
l ...
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 46 - opb_intc_i (opb_intc) tcl is overriding PARAMETER
   C_NUM_INTR_INPUTS value to 21
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core_v2_1_0.tc
l ...
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 47 - opb_intc_i (opb_intc) tcl is overriding PARAMETER C_KIND_OF_INTR
   value to 0b00000000000000000000000001000000
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core_v2_1_0.tc
l ...


INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 48 - opb_intc_i (opb_intc) tcl is overriding PARAMETER C_KIND_OF_EDGE
   value to 0b00000000000000000000000001000000
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core_v2_1_0.tc
l ...
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 49 - opb_intc_i (opb_intc) tcl is overriding PARAMETER C_KIND_OF_LVL
   value to 0b00000000000000000000000000000001
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_uartlite_v1_00_b\data\opb_uartlite_
   v2_1_0.mpd line 37 - RS232_1 (opb_uartlite) tool is overriding PARAMETER
   C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_uartlite_v1_00_b\data\opb_uartlite_
   v2_1_0.mpd line 38 - RS232_1 (opb_uartlite) tool is overriding PARAMETER
   C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\opbslave_ext_bri
   dge_v3_10_a\data\opbslave_ext_bridge_v2_1_0.mpd line 20 -
   opbslave_ext_bridge_i (opbslave_ext_bridge) tool is overriding PARAMETER
   C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\opbslave_ext_bri
   dge_v3_10_a\data\opbslave_ext_bridge_v2_1_0.mpd line 21 -
   opbslave_ext_bridge_i (opbslave_ext_bridge) tool is overriding PARAMETER
   C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\plb_psb_bridge_v
   1_00_a\data\plb_psb_bridge_v2_1_0.mpd line 87 - plb_psb_bridge_i
   (plb_psb_bridge) tool is overriding PARAMETER C_PLB_NUM_MASTERS value to 3
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\plb_psb_bridge_v
   1_00_a\data\plb_psb_bridge_v2_1_0.mpd line 88 - plb_psb_bridge_i
   (plb_psb_bridge) tool is overriding PARAMETER C_PLB_MID_WIDTH value to 2
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\plb_psb_bridge_v
   1_00_a\data\plb_psb_bridge_v2_1_0.mpd line 93 - plb_psb_bridge_i
   (plb_psb_bridge) tool is overriding PARAMETER C_PLB_AWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\plb_psb_bridge_v
   1_00_a\data\plb_psb_bridge_v2_1_0.mpd line 94 - plb_psb_bridge_i
   (plb_psb_bridge) tool is overriding PARAMETER C_PLB_DWIDTH value to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\dcr_v29_v1_00_a\data\dcr_v29_v2_1_0.mpd
   line 38 - dcr_bus (dcr_v29) tool is overriding PARAMETER C_DCR_NUM_SLAVES
   value to 2
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\dcr_v29_v1_00_a\data\dcr_v29_v2_1_0.mpd
   line 39 - dcr_bus (dcr_v29) tool is overriding PARAMETER C_DCR_AWIDTH value
   to 10
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\dcr_v29_v1_00_a\data\dcr_v29_v2_1_0.mpd
   line 40 - dcr_bus (dcr_v29) tool is overriding PARAMETER C_DCR_DWIDTH value
   to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\ms_rst_4regs_v1_
   00_a\data\ms_rst_4regs_v2_1_0.mpd line 31 - ms_rst_4regs_0 (ms_rst_4regs)
   tool is overriding PARAMETER C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\ms_rst_4regs_v1_
   00_a\data\ms_rst_4regs_v2_1_0.mpd line 32 - ms_rst_4regs_0 (ms_rst_4regs)
   tool is overriding PARAMETER C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\opb_slave1_v1_00
   _a\data\opb_slave1_v2_1_0.mpd line 31 - opb_slave1_0 (opb_slave1) tool is
   overriding PARAMETER C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\opb_slave1_v1_00
   _a\data\opb_slave1_v2_1_0.mpd line 32 - opb_slave1_0 (opb_slave1) tool is
   overriding PARAMETER C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_emc_v2_00_a\data\plb_emc_v2_1_0.mpd
   line 38 - plb_emc_0 (plb_emc) tool is overriding PARAMETER C_NUM_MASTERS
   value to 3
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_emc_v2_00_a\data\plb_emc_v2_1_0.mpd
   line 92 - plb_emc_0 (plb_emc) tool is overriding PARAMETER C_PLB_DWIDTH value
   to 64


INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_emc_v2_00_a\data\plb_emc_v2_1_0.mpd
   line 93 - plb_emc_0 (plb_emc) tool is overriding PARAMETER C_PLB_AWIDTH value
   to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_emc_v2_00_a\data\plb_emc_v2_1_0.mpd
   line 96 - plb_emc_0 (plb_emc) tool is overriding PARAMETER C_PLB_MID_WIDTH
   value to 2
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpio_v2_1_0.m
   pd line 38 - opb_gpio_0 (opb_gpio) tool is overriding PARAMETER C_OPB_AWIDTH
   value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpio_v2_1_0.m
   pd line 39 - opb_gpio_0 (opb_gpio) tool is overriding PARAMETER C_OPB_DWIDTH
   value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_timer_v1_00_b\data\opb_timer_v2_1_0
   .mpd line 41 - opb_timer_0 (opb_timer) tool is overriding PARAMETER
   C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_timer_v1_00_b\data\opb_timer_v2_1_0
   .mpd line 42 - opb_timer_0 (opb_timer) tool is overriding PARAMETER
   C_OPB_DWIDTH value to 32

Running system level Update ...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core_v2_1_0.tc
l ...

Check platform configuration ...
INFO:MDT - IPNAME:modified_plb_ddr_controller INSTANCE:plb_ddr_controller_i -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs line 143 -
   An example UCF for this core is available and must be modified for use in the
   system. Please refer to the EDK Getting Started guide for the location of
   this file.
IPNAME:plb_v34 INSTANCE:plb_bus -
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs line 129 - 3
master(s) : 5 slave(s)
IPNAME:opb_v20 INSTANCE:opb_bus -
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs line 205 - 2
master(s) : 7 slave(s)
IPNAME:dcr_v29 INSTANCE:dcr_bus -
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs line 338 - 1
master(s) : 2 slave(s)

Check port drivers...



Performing Clock DRCs...

WARNING:MDT - No Top-level Input clock for the design. 


INFO:MDT - The following PARAMETERs of os uCOS-II are ignored as their category
   selection PARAMETER uC-Probe is set to "false" in MSS 
WARNING:MDT - C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mss
   line 20 - Ignoring PARAMETER uC-Probe  ...
WARNING:MDT - C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mss
   line 53 - PARAMETER use_dcr is deprecated !. The parameter USE_DCR for the
   intc driver has been deprecated.  Any reference to this parameter in the MSS
   file will be ignored..
   To avoid seeing this Warning again, please remove PARAMETER use_dcr.
INFO:MDT - List of peripherals addressable from processor instance ppc405_i : 
  - plb_bus
  - plb2opb_bridge_i
  - plb_ddr_controller_i
WARNING:MDT - C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs
   line 143 - No Driver Found for instance plb_ddr_controller_i. To avoid seeing
   this warning, assign the appropriate driver or driver "generic 1.00.a " to
   instance plb_ddr_controller_i

  - plb_bram_if_cntlr_i
WARNING:MDT - C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs
   line 169 - No Driver Found for instance plb_bram_if_cntlr_i. To avoid seeing
   this warning, assign the appropriate driver or driver "generic 1.00.a " to
   instance plb_bram_if_cntlr_i

  - opb_bus
  - opb_gpio_0
  - opb_intc_i
  - RS232_1
  - ms_rst_4regs_0
  - opb_slave1_0
  - opb_timer_0
  - plb_psb_bridge_i
WARNING:MDT - C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs
   line 306 - No Driver Found for instance plb_psb_bridge_i. To avoid seeing
   this warning, assign the appropriate driver or driver "generic 1.00.a " to
   instance plb_psb_bridge_i

  - plb_emc_0
INFO:MDT - List of peripherals addressable from processor instance
   ppc405_ppcjtag_chain : 

Building Directory Structure for ppc405_i



Generating platform libraries and device drivers ...

Running CopyFiles ...

Copying files for os uCOS-II_v2_86_a from
C:\edk_user_repository\Micrium\bsp\uCOS-II_v2_86_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\uCOS-II_v2
_86_a\ ...



Copying files for driver plbarb_v1_01_a from
C:\EDK\sw\XilinxProcessorIPLib\drivers\plbarb_v1_01_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\plbarb_v1_
01_a\ ...



Copying files for driver plb2opb_v1_00_a from
C:\EDK\sw\XilinxProcessorIPLib\drivers\plb2opb_v1_00_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\plb2opb_v1
_00_a\ ...



Copying files for driver opbarb_v1_02_a from
C:\EDK\sw\XilinxProcessorIPLib\drivers\opbarb_v1_02_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\opbarb_v1_
02_a\ ...



Copying files for driver gpio_v2_01_a from
C:\EDK\sw\XilinxProcessorIPLib\drivers\gpio_v2_01_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\gpio_v2_01
_a\ ...



Copying files for driver intc_v1_00_c from
C:\EDK\sw\XilinxProcessorIPLib\drivers\intc_v1_00_c\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\intc_v1_00
_c\ ...



Copying files for driver uartlite_v1_01_a from
C:\EDK\sw\XilinxProcessorIPLib\drivers\uartlite_v1_01_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\uartlite_v
1_01_a\ ...



Copying files for driver ms_rst_4regs_v1_00_a from
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\drivers\ms_rst_4regs_v1_00
_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\ms_rst_4re
gs_v1_00_a\ ...



Copying files for driver opb_slave1_v1_00_a from
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\drivers\opb_slave1_v1_00_a
\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\opb_slave1
_v1_00_a\ ...



Copying files for driver tmrctr_v1_00_b from
C:\EDK\sw\XilinxProcessorIPLib\drivers\tmrctr_v1_00_b\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\tmrctr_v1_
00_b\ ...



Copying files for driver cpu_ppc405_v1_00_a from
C:\EDK\sw\XilinxProcessorIPLib\drivers\cpu_ppc405_v1_00_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\cpu_ppc405
_v1_00_a\ ...



Running DRCs for OSes, Drivers and Libraries ... 
uC/OS-II DRC ...

Running generate for OS'es, Drivers and Libraries ... 



Running post_generate for OS'es, Drivers and Libraries ... 

Running make for Drivers and Libraries ... 

Configuring make for target include using:

make -s include "COMPILER=powerpc-eabi-gcc" "ARCHIVER=powerpc-eabi-ar"
"COMPILER_FLAGS= -O2 -c" "EXTRA_COMPILER_FLAGS=-g" 



Configuring make for target libs using:

make -s libs "COMPILER=powerpc-eabi-gcc" "ARCHIVER=powerpc-eabi-ar"
"COMPILER_FLAGS= -O2 -c" "EXTRA_COMPILER_FLAGS=-g" 
Compiling common


powerpc-eabi-ar: creating ../../../lib/libxil.a


Compiling ipif


Compiling bsp


Compiling plb_arbiter


Compiling plb_to_opb


Compiling opbarb


Compiling gpio


Compiling intc


Compiling uartlite


Compiling ms_rst_4regs


Compiling opb_slave1


Compiling tmrctr


Compiling cpu_ppc405



Libraries generated in
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\lib\ directory

Running execs_generate for OS'es, Drivers and Libraries ... 

Building Directory Structure for ppc405_ppcjtag_chain



Generating platform libraries and device drivers ...

Running CopyFiles ...

Copying files for os standalone_v1_00_a from
C:\EDK\sw\lib\bsp\standalone_v1_00_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_ppcjtag_chain\libsr
c\standalone_v1_00_a\ ...



Copying files for driver cpu_ppc405_v1_00_a from
C:\EDK\sw\XilinxProcessorIPLib\drivers\cpu_ppc405_v1_00_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_ppcjtag_chain\libsr
c\cpu_ppc405_v1_00_a\ ...



Running DRCs for OSes, Drivers and Libraries ... 

Running generate for OS'es, Drivers and Libraries ... 



Running post_generate for OS'es, Drivers and Libraries ... 

Running make for Drivers and Libraries ... 

Configuring make for target include using:

make -s include "COMPILER=powerpc-eabi-gcc" "ARCHIVER=powerpc-eabi-ar"
"COMPILER_FLAGS= -O2 -c" "EXTRA_COMPILER_FLAGS=-g" 



Configuring make for target libs using:

make -s libs "COMPILER=powerpc-eabi-gcc" "ARCHIVER=powerpc-eabi-ar"
"COMPILER_FLAGS= -O2 -c" "EXTRA_COMPILER_FLAGS=-g" 


Compiling common


powerpc-eabi-ar: creating ../../../lib/libxil.a


Compiling bsp


Compiling cpu_ppc405



Libraries generated in
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_ppcjtag_chain\lib\
directory

Running execs_generate for OS'es, Drivers and Libraries ... 

LibGen Done. 




Done!

At Local date and time: Tue May 12 15:16:53 2009
 xbash -q -c "cd /cygdrive/c/Baseline_9_Working_Folder/k-rtos-base-profile-task/; /usr/bin/make -f system.make program; exit;" started...

/usr/bin/bash: igncr: unknown option name


powerpc-eabi-gcc -O2 C:/Micrium/SOFTWARE/EvalBoards/Amirix/AP1000/GNU/EX1_OS/app.c  -o EX1_OS/executable.elf \
      -g    -I./ppc405_i/include/  -L./ppc405_i/lib/  \
  


powerpc-eabi-size EX1_OS/executable.elf 
   text	   data	    bss	    dec	    hex	filename
  29114	    508	  11996	  41618	   a292	EX1_OS/executable.elf





Done!

At Local date and time: Tue May 12 15:16:58 2009
 xbash -q -c "cd /cygdrive/c/Baseline_9_Working_Folder/k-rtos-base-profile-task/; /usr/bin/make -f system.make init_bram; exit;" started...

*********************************************
Initializing BRAM contents of the bitstream
*********************************************
bitinit system.mhs  -pe ppc405_i EX1_OS/executable.elf  \
-bt implementation/system.bit -o implementation/download.bit


/usr/bin/bash: igncr: unknown option name



bitinit version Xilinx EDK 9.1.02 Build EDK_J_SP2.4
Copyright (c) Xilinx Inc. 2002.

Parsing MHS File system.mhs...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/ppc405_v2_00_c/data/ppc405_v2_1_0.tcl ...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_v34_v1_02_a/data/plb_v34_v2_1_0.tcl
...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_bram_if_cntlr_v1_00_b/data/plb_bram_if
_cntlr_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb2opb_bridge_v1_01_a/data/plb2opb_bridge
_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/opb_intc_v1_00_c/data/opb_intc_v2_1_0.tcl
...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/jtagppc_cntlr_v2_00_a/data/jtagppc_cntlr_v
2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_emc_v2_00_a/data/plb_emc_v2_1_0.tcl
...

Overriding IP level properties ...
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\modified_plb_ddr
   _controller_v1_00_c\data\modified_plb_ddr_controller_v2_1_0.mpd line 50 -
   plb_ddr_controller_i (modified_plb_ddr_controller) tool is overriding
   PARAMETER C_FAMILY value to 
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 41 - bram (bram_block) tool is overriding PARAMETER C_FAMILY
   value to 
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 38 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_FAMILY value to 
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 38 - opb_intc_i (opb_intc) tool is overriding PARAMETER C_FAMILY
   value to 
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\plb_psb_bridge_v
   1_00_a\data\plb_psb_bridge_v2_1_0.mpd line 97 - plb_psb_bridge_i
   (plb_psb_bridge) tool is overriding PARAMETER C_FAMILY value to 
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\ppc405_v2_00_c\data\ppc405_v2_1_0.mpd
   line 45 - ppc405_ppcjtag_chain (ppc405) tcl is overriding PARAMETER
   C_ISOCM_DCR_HIGHADDR value to 0b0000010011
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\ppc405_v2_00_c\data\ppc405_v2_1_0.mpd
   line 47 - ppc405_ppcjtag_chain (ppc405) tcl is overriding PARAMETER
   C_DSOCM_DCR_HIGHADDR value to 0b0000100011
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\jtagppc_cntlr_v2_00_a\data\jtagppc_cntl
   r_v2_1_0.mpd line 35 - jtagppc_0 (jtagppc_cntlr) tool is overriding PARAMETER
   C_DEVICE value to 
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\ms_rst_4regs_v1_
   00_a\data\ms_rst_4regs_v2_1_0.mpd line 34 - ms_rst_4regs_0 (ms_rst_4regs)
   tool is overriding PARAMETER C_FAMILY value to 
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\opb_slave1_v1_00
   _a\data\opb_slave1_v2_1_0.mpd line 34 - opb_slave1_0 (opb_slave1) tool is
   overriding PARAMETER C_FAMILY value to 
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpio_v2_1_0.m
   pd line 40 - opb_gpio_0 (opb_gpio) tool is overriding PARAMETER C_FAMILY
   value to 
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_timer_v1_00_b\data\opb_timer_v2_1_0
   .mpd line 34 - opb_timer_0 (opb_timer) tool is overriding PARAMETER C_FAMILY
   value to 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/bram_if_cntlr_v1_00_b/data/bram_if_cntlr_v
2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/emc_common_v2_00_a/data/emc_common_v2_1_0.
tcl ...


Address Map for Processor ppc405_i
  (0b0000000000-0b0011111111) plb_bus	dcr_bus
  (0b0100000000-0b0111111111) plb2opb_bridge_i	dcr_bus
  (0b1000010000-0b1000010011) ppc405_i	
  (0b1000100000-0b1000100011) ppc405_i	
  (0000000000-0x1fffffff) plb_ddr_controller_i	plb_bus
  (0x29000000-0x29ffffff) opb_gpio_0	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4c000000-0x4c00ffff) RS232_1	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4d000000-0x4dffffff) opb_intc_i	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4f000000-0x4f00ffff) ms_rst_4regs_0	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4ff00000-0x4ff03fff) opb_slave1_0	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4fff0000-0x4fffffff) opb_timer_0	plb_bus->plb2opb_bridge_i->opb_bus
  (0x50000000-0x50ffffff) plb_emc_0	plb_bus
  (0xffff0000-0xffffffff) plb_bram_if_cntlr_i	plb_bus
Address Map for Processor ppc405_ppcjtag_chain
  (0b0000010000-0b0000010011) ppc405_ppcjtag_chain	
  (0b0000100000-0b0000100011) ppc405_ppcjtag_chain	

Initializing Memory...
Checking ELFs associated with PPC405 instance ppc405_i for overlap...


Analyzing file EX1_OS/executable.elf...
Running Data2Mem with the following command:
data2mem -bm "implementation/system_bd" -bt "implementation/system.bit"  -bd
"EX1_OS/executable.elf" tag ppc405_i  -o b implementation/download.bit 


Memory Initialization completed successfully.





Done!

At Local date and time: Tue May 12 15:23:42 2009
 xbash -q -c "cd /cygdrive/c/Baseline_9_Working_Folder/k-rtos-base-profile-task/; /usr/bin/make -f system.make swclean; exit;" started...

/usr/bin/bash: igncr: unknown option name


rm -rf ppc405_i/lib/
rm -rf ppc405_ppcjtag_chain/lib/
rm -f libgen.log
rm -f EX1_OS/executable.elf 





Done!

At Local date and time: Tue May 12 15:23:47 2009
 xbash -q -c "cd /cygdrive/c/Baseline_9_Working_Folder/k-rtos-base-profile-task/; /usr/bin/make -f system.make libs; exit;" started...

/usr/bin/bash: igncr: unknown option name


*********************************************
Creating software libraries...
*********************************************
libgen -mhs system.mhs -p xc2vp100ff1704-6  system.mss


libgen
Xilinx EDK 9.1.02 Build EDK_J_SP2.4
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.

Command Line: libgen -mhs system.mhs -p xc2vp100ff1704-6 system.mss 



Output Directory (-od)		: C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\
Part (-p)			: virtex2p

Software Specification file	: system.mss


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/ppc405_v2_00_c/data/ppc405_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_v34_v1_02_a/data/plb_v34_v2_1_0.tcl
...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_bram_if_cntlr_v1_00_b/data/plb_bram_if
_cntlr_v2_1_0.tcl ...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb2opb_bridge_v1_01_a/data/plb2opb_bridge
_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/opb_intc_v1_00_c/data/opb_intc_v2_1_0.tcl
...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/jtagppc_cntlr_v2_00_a/data/jtagppc_cntlr_v
2_1_0.tcl ...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_emc_v2_00_a/data/plb_emc_v2_1_0.tcl
...

Overriding IP level properties ...
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\modified_plb_ddr
   _controller_v1_00_c\data\modified_plb_ddr_controller_v2_1_0.mpd line 50 -
   plb_ddr_controller_i (modified_plb_ddr_controller) tool is overriding
   PARAMETER C_FAMILY value to virtex2p
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 41 - bram (bram_block) tool is overriding PARAMETER C_FAMILY
   value to virtex2p
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 38 - opb_intc_i (opb_intc) tool is overriding PARAMETER C_FAMILY
   value to virtex2p


INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\ppc405_v2_00_c\data\ppc405_v2_1_0.mpd
   line 45 - ppc405_ppcjtag_chain (ppc405) tcl is overriding PARAMETER
   C_ISOCM_DCR_HIGHADDR value to 0b0000010011
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\ppc405_v2_00_c\data\ppc405_v2_1_0.mpd
   line 47 - ppc405_ppcjtag_chain (ppc405) tcl is overriding PARAMETER
   C_DSOCM_DCR_HIGHADDR value to 0b0000100011
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\jtagppc_cntlr_v2_00_a\data\jtagppc_cntl
   r_v2_1_0.mpd line 35 - jtagppc_0 (jtagppc_cntlr) tool is overriding PARAMETER
   C_DEVICE value to 2vp100
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpio_v2_1_0.m
   pd line 40 - opb_gpio_0 (opb_gpio) tool is overriding PARAMETER C_FAMILY
   value to virtex2p
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_timer_v1_00_b\data\opb_timer_v2_1_0
   .mpd line 34 - opb_timer_0 (opb_timer) tool is overriding PARAMETER C_FAMILY
   value to virtex2p

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/bram_if_cntlr_v1_00_b/data/bram_if_cntlr_v
2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/emc_common_v2_00_a/data/emc_common_v2_1_0.
tcl ...


Address Map for Processor ppc405_i
  (0b0000000000-0b0011111111) plb_bus	dcr_bus
  (0b0100000000-0b0111111111) plb2opb_bridge_i	dcr_bus
  (0b1000010000-0b1000010011) ppc405_i	
  (0b1000100000-0b1000100011) ppc405_i	
  (0000000000-0x1fffffff) plb_ddr_controller_i	plb_bus
  (0x29000000-0x29ffffff) opb_gpio_0	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4c000000-0x4c00ffff) RS232_1	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4d000000-0x4dffffff) opb_intc_i	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4f000000-0x4f00ffff) ms_rst_4regs_0	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4ff00000-0x4ff03fff) opb_slave1_0	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4fff0000-0x4fffffff) opb_timer_0	plb_bus->plb2opb_bridge_i->opb_bus
  (0x50000000-0x50ffffff) plb_emc_0	plb_bus
  (0xffff0000-0xffffffff) plb_bram_if_cntlr_i	plb_bus
Address Map for Processor ppc405_ppcjtag_chain
  (0b0000010000-0b0000010011) ppc405_ppcjtag_chain	
  (0b0000100000-0b0000100011) ppc405_ppcjtag_chain	

Check platform address map ...

Overriding system level properties ...
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 41 - plb_bus (plb_v34) tool is overriding PARAMETER C_PLB_NUM_MASTERS
   value to 3
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 43 - plb_bus (plb_v34) tool is overriding PARAMETER C_PLB_MID_WIDTH
   value to 2
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 44 - plb_bus (plb_v34) tool is overriding PARAMETER C_PLB_AWIDTH value
   to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 45 - plb_bus (plb_v34) tool is overriding PARAMETER C_PLB_DWIDTH value
   to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 49 - plb_bus (plb_v34) tool is overriding PARAMETER C_DCR_AWIDTH value
   to 10
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 50 - plb_bus (plb_v34) tool is overriding PARAMETER C_DCR_DWIDTH value
   to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\modified_plb_ddr
   _controller_v1_00_c\data\modified_plb_ddr_controller_v2_1_0.mpd line 53 -
   plb_ddr_controller_i (modified_plb_ddr_controller) tool is overriding
   PARAMETER C_PLB_NUM_MASTERS value to 3
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\modified_plb_ddr
   _controller_v1_00_c\data\modified_plb_ddr_controller_v2_1_0.mpd line 54 -
   plb_ddr_controller_i (modified_plb_ddr_controller) tool is overriding
   PARAMETER C_PLB_MID_WIDTH value to 2
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\modified_plb_ddr
   _controller_v1_00_c\data\modified_plb_ddr_controller_v2_1_0.mpd line 55 -
   plb_ddr_controller_i (modified_plb_ddr_controller) tool is overriding
   PARAMETER C_PLB_AWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\modified_plb_ddr
   _controller_v1_00_c\data\modified_plb_ddr_controller_v2_1_0.mpd line 56 -
   plb_ddr_controller_i (modified_plb_ddr_controller) tool is overriding
   PARAMETER C_PLB_DWIDTH value to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\data\plb_bram
   _if_cntlr_v2_1_0.mpd line 42 - plb_bram_if_cntlr_i (plb_bram_if_cntlr) tool
   is overriding PARAMETER c_num_masters value to 3
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\data\plb_bram
   _if_cntlr_v2_1_0.mpd line 46 - plb_bram_if_cntlr_i (plb_bram_if_cntlr) tool
   is overriding PARAMETER c_plb_dwidth value to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\data\plb_bram
   _if_cntlr_v2_1_0.mpd line 47 - plb_bram_if_cntlr_i (plb_bram_if_cntlr) tool
   is overriding PARAMETER c_plb_awidth value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\data\plb_bram
   _if_cntlr_v2_1_0.mpd line 49 - plb_bram_if_cntlr_i (plb_bram_if_cntlr) tool
   is overriding PARAMETER c_plb_mid_width value to 2


INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 38 - bram (bram_block) tool is overriding PARAMETER C_PORT_DWIDTH
   value to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 39 - bram (bram_block) tool is overriding PARAMETER C_PORT_AWIDTH
   value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 40 - bram (bram_block) tool is overriding PARAMETER C_NUM_WE
   value to 8
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 48 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_PLB_AWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 49 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_PLB_DWIDTH value to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 50 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_PLB_NUM_MASTERS value to 3
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 51 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_PLB_MID_WIDTH value to 2
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 52 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 53 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 56 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_DCR_AWIDTH value to 10
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 57 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_DCR_DWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 36 - opb_bus (opb_v20) tool is overriding PARAMETER C_OPB_AWIDTH value
   to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 37 - opb_bus (opb_v20) tool is overriding PARAMETER C_OPB_DWIDTH value
   to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 38 - opb_bus (opb_v20) tool is overriding PARAMETER C_NUM_MASTERS value
   to 2
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 39 - opb_bus (opb_v20) tool is overriding PARAMETER C_NUM_SLAVES value
   to 7
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 42 - opb_intc_i (opb_intc) tool is overriding PARAMETER C_OPB_AWIDTH
   value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 43 - opb_intc_i (opb_intc) tool is overriding PARAMETER C_OPB_DWIDTH
   value to 32
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core_v2_1_0.tc
l ...
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 46 - opb_intc_i (opb_intc) tcl is overriding PARAMETER
   C_NUM_INTR_INPUTS value to 21
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core_v2_1_0.tc
l ...
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 47 - opb_intc_i (opb_intc) tcl is overriding PARAMETER C_KIND_OF_INTR
   value to 0b00000000000000000000000001000000
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core_v2_1_0.tc
l ...


INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 48 - opb_intc_i (opb_intc) tcl is overriding PARAMETER C_KIND_OF_EDGE
   value to 0b00000000000000000000000001000000
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core_v2_1_0.tc
l ...
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 49 - opb_intc_i (opb_intc) tcl is overriding PARAMETER C_KIND_OF_LVL
   value to 0b00000000000000000000000000000001
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_uartlite_v1_00_b\data\opb_uartlite_
   v2_1_0.mpd line 37 - RS232_1 (opb_uartlite) tool is overriding PARAMETER
   C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_uartlite_v1_00_b\data\opb_uartlite_
   v2_1_0.mpd line 38 - RS232_1 (opb_uartlite) tool is overriding PARAMETER
   C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\opbslave_ext_bri
   dge_v3_10_a\data\opbslave_ext_bridge_v2_1_0.mpd line 20 -
   opbslave_ext_bridge_i (opbslave_ext_bridge) tool is overriding PARAMETER
   C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\opbslave_ext_bri
   dge_v3_10_a\data\opbslave_ext_bridge_v2_1_0.mpd line 21 -
   opbslave_ext_bridge_i (opbslave_ext_bridge) tool is overriding PARAMETER
   C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\plb_psb_bridge_v
   1_00_a\data\plb_psb_bridge_v2_1_0.mpd line 87 - plb_psb_bridge_i
   (plb_psb_bridge) tool is overriding PARAMETER C_PLB_NUM_MASTERS value to 3
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\plb_psb_bridge_v
   1_00_a\data\plb_psb_bridge_v2_1_0.mpd line 88 - plb_psb_bridge_i
   (plb_psb_bridge) tool is overriding PARAMETER C_PLB_MID_WIDTH value to 2
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\plb_psb_bridge_v
   1_00_a\data\plb_psb_bridge_v2_1_0.mpd line 93 - plb_psb_bridge_i
   (plb_psb_bridge) tool is overriding PARAMETER C_PLB_AWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\plb_psb_bridge_v
   1_00_a\data\plb_psb_bridge_v2_1_0.mpd line 94 - plb_psb_bridge_i
   (plb_psb_bridge) tool is overriding PARAMETER C_PLB_DWIDTH value to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\dcr_v29_v1_00_a\data\dcr_v29_v2_1_0.mpd
   line 38 - dcr_bus (dcr_v29) tool is overriding PARAMETER C_DCR_NUM_SLAVES
   value to 2
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\dcr_v29_v1_00_a\data\dcr_v29_v2_1_0.mpd
   line 39 - dcr_bus (dcr_v29) tool is overriding PARAMETER C_DCR_AWIDTH value
   to 10
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\dcr_v29_v1_00_a\data\dcr_v29_v2_1_0.mpd
   line 40 - dcr_bus (dcr_v29) tool is overriding PARAMETER C_DCR_DWIDTH value
   to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\ms_rst_4regs_v1_
   00_a\data\ms_rst_4regs_v2_1_0.mpd line 31 - ms_rst_4regs_0 (ms_rst_4regs)
   tool is overriding PARAMETER C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\ms_rst_4regs_v1_
   00_a\data\ms_rst_4regs_v2_1_0.mpd line 32 - ms_rst_4regs_0 (ms_rst_4regs)
   tool is overriding PARAMETER C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\opb_slave1_v1_00
   _a\data\opb_slave1_v2_1_0.mpd line 31 - opb_slave1_0 (opb_slave1) tool is
   overriding PARAMETER C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\opb_slave1_v1_00
   _a\data\opb_slave1_v2_1_0.mpd line 32 - opb_slave1_0 (opb_slave1) tool is
   overriding PARAMETER C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_emc_v2_00_a\data\plb_emc_v2_1_0.mpd
   line 38 - plb_emc_0 (plb_emc) tool is overriding PARAMETER C_NUM_MASTERS
   value to 3
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_emc_v2_00_a\data\plb_emc_v2_1_0.mpd
   line 92 - plb_emc_0 (plb_emc) tool is overriding PARAMETER C_PLB_DWIDTH value
   to 64


INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_emc_v2_00_a\data\plb_emc_v2_1_0.mpd
   line 93 - plb_emc_0 (plb_emc) tool is overriding PARAMETER C_PLB_AWIDTH value
   to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_emc_v2_00_a\data\plb_emc_v2_1_0.mpd
   line 96 - plb_emc_0 (plb_emc) tool is overriding PARAMETER C_PLB_MID_WIDTH
   value to 2
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpio_v2_1_0.m
   pd line 38 - opb_gpio_0 (opb_gpio) tool is overriding PARAMETER C_OPB_AWIDTH
   value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpio_v2_1_0.m
   pd line 39 - opb_gpio_0 (opb_gpio) tool is overriding PARAMETER C_OPB_DWIDTH
   value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_timer_v1_00_b\data\opb_timer_v2_1_0
   .mpd line 41 - opb_timer_0 (opb_timer) tool is overriding PARAMETER
   C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_timer_v1_00_b\data\opb_timer_v2_1_0
   .mpd line 42 - opb_timer_0 (opb_timer) tool is overriding PARAMETER
   C_OPB_DWIDTH value to 32

Running system level Update ...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core_v2_1_0.tc
l ...

Check platform configuration ...
INFO:MDT - IPNAME:modified_plb_ddr_controller INSTANCE:plb_ddr_controller_i -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs line 143 -
   An example UCF for this core is available and must be modified for use in the
   system. Please refer to the EDK Getting Started guide for the location of
   this file.
IPNAME:plb_v34 INSTANCE:plb_bus -
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs line 129 - 3
master(s) : 5 slave(s)
IPNAME:opb_v20 INSTANCE:opb_bus -
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs line 205 - 2
master(s) : 7 slave(s)
IPNAME:dcr_v29 INSTANCE:dcr_bus -
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs line 338 - 1
master(s) : 2 slave(s)

Check port drivers...



Performing Clock DRCs...

WARNING:MDT - No Top-level Input clock for the design. 


INFO:MDT - The following PARAMETERs of os uCOS-II are ignored as their category
   selection PARAMETER uC-Probe is set to "false" in MSS 
WARNING:MDT - C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mss
   line 20 - Ignoring PARAMETER uC-Probe  ...
WARNING:MDT - C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mss
   line 53 - PARAMETER use_dcr is deprecated !. The parameter USE_DCR for the
   intc driver has been deprecated.  Any reference to this parameter in the MSS
   file will be ignored..
   To avoid seeing this Warning again, please remove PARAMETER use_dcr.
INFO:MDT - List of peripherals addressable from processor instance ppc405_i : 
  - plb_bus
  - plb2opb_bridge_i
  - plb_ddr_controller_i
WARNING:MDT - C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs
   line 143 - No Driver Found for instance plb_ddr_controller_i. To avoid seeing
   this warning, assign the appropriate driver or driver "generic 1.00.a " to
   instance plb_ddr_controller_i

  - plb_bram_if_cntlr_i
WARNING:MDT - C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs
   line 169 - No Driver Found for instance plb_bram_if_cntlr_i. To avoid seeing
   this warning, assign the appropriate driver or driver "generic 1.00.a " to
   instance plb_bram_if_cntlr_i

  - opb_bus
  - opb_gpio_0
  - opb_intc_i
  - RS232_1
  - ms_rst_4regs_0
  - opb_slave1_0
  - opb_timer_0
  - plb_psb_bridge_i
WARNING:MDT - C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs
   line 306 - No Driver Found for instance plb_psb_bridge_i. To avoid seeing
   this warning, assign the appropriate driver or driver "generic 1.00.a " to
   instance plb_psb_bridge_i

  - plb_emc_0
INFO:MDT - List of peripherals addressable from processor instance
   ppc405_ppcjtag_chain : 

Building Directory Structure for ppc405_i



Generating platform libraries and device drivers ...

Running CopyFiles ...

Copying files for os uCOS-II_v2_86_a from
C:\edk_user_repository\Micrium\bsp\uCOS-II_v2_86_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\uCOS-II_v2
_86_a\ ...



Copying files for driver plbarb_v1_01_a from
C:\EDK\sw\XilinxProcessorIPLib\drivers\plbarb_v1_01_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\plbarb_v1_
01_a\ ...



Copying files for driver plb2opb_v1_00_a from
C:\EDK\sw\XilinxProcessorIPLib\drivers\plb2opb_v1_00_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\plb2opb_v1
_00_a\ ...



Copying files for driver opbarb_v1_02_a from
C:\EDK\sw\XilinxProcessorIPLib\drivers\opbarb_v1_02_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\opbarb_v1_
02_a\ ...



Copying files for driver gpio_v2_01_a from
C:\EDK\sw\XilinxProcessorIPLib\drivers\gpio_v2_01_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\gpio_v2_01
_a\ ...



Copying files for driver intc_v1_00_c from
C:\EDK\sw\XilinxProcessorIPLib\drivers\intc_v1_00_c\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\intc_v1_00
_c\ ...



Copying files for driver uartlite_v1_01_a from
C:\EDK\sw\XilinxProcessorIPLib\drivers\uartlite_v1_01_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\uartlite_v
1_01_a\ ...



Copying files for driver ms_rst_4regs_v1_00_a from
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\drivers\ms_rst_4regs_v1_00
_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\ms_rst_4re
gs_v1_00_a\ ...



Copying files for driver opb_slave1_v1_00_a from
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\drivers\opb_slave1_v1_00_a
\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\opb_slave1
_v1_00_a\ ...



Copying files for driver tmrctr_v1_00_b from
C:\EDK\sw\XilinxProcessorIPLib\drivers\tmrctr_v1_00_b\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\tmrctr_v1_
00_b\ ...



Copying files for driver cpu_ppc405_v1_00_a from
C:\EDK\sw\XilinxProcessorIPLib\drivers\cpu_ppc405_v1_00_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\cpu_ppc405
_v1_00_a\ ...



Running DRCs for OSes, Drivers and Libraries ... 
uC/OS-II DRC ...

Running generate for OS'es, Drivers and Libraries ... 



Running post_generate for OS'es, Drivers and Libraries ... 

Running make for Drivers and Libraries ... 

Configuring make for target include using:

make -s include "COMPILER=powerpc-eabi-gcc" "ARCHIVER=powerpc-eabi-ar"
"COMPILER_FLAGS= -O2 -c" "EXTRA_COMPILER_FLAGS=-g" 



Configuring make for target libs using:

make -s libs "COMPILER=powerpc-eabi-gcc" "ARCHIVER=powerpc-eabi-ar"
"COMPILER_FLAGS= -O2 -c" "EXTRA_COMPILER_FLAGS=-g" 
Compiling common


Compiling ipif


powerpc-eabi-ar: creating ../../../lib/libxil.a


Compiling bsp


Compiling plb_arbiter


Compiling plb_to_opb


Compiling opbarb


Compiling gpio


Compiling intc


Compiling uartlite


Compiling ms_rst_4regs


Compiling opb_slave1


Compiling tmrctr


Compiling cpu_ppc405



Libraries generated in
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\lib\ directory

Running execs_generate for OS'es, Drivers and Libraries ... 

Building Directory Structure for ppc405_ppcjtag_chain



Generating platform libraries and device drivers ...

Running CopyFiles ...

Copying files for os standalone_v1_00_a from
C:\EDK\sw\lib\bsp\standalone_v1_00_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_ppcjtag_chain\libsr
c\standalone_v1_00_a\ ...



Copying files for driver cpu_ppc405_v1_00_a from
C:\EDK\sw\XilinxProcessorIPLib\drivers\cpu_ppc405_v1_00_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_ppcjtag_chain\libsr
c\cpu_ppc405_v1_00_a\ ...



Running DRCs for OSes, Drivers and Libraries ... 

Running generate for OS'es, Drivers and Libraries ... 

Running post_generate for OS'es, Drivers and Libraries ... 

Running make for Drivers and Libraries ... 

Configuring make for target include using:

make -s include "COMPILER=powerpc-eabi-gcc" "ARCHIVER=powerpc-eabi-ar"
"COMPILER_FLAGS= -O2 -c" "EXTRA_COMPILER_FLAGS=-g" 



Configuring make for target libs using:

make -s libs "COMPILER=powerpc-eabi-gcc" "ARCHIVER=powerpc-eabi-ar"
"COMPILER_FLAGS= -O2 -c" "EXTRA_COMPILER_FLAGS=-g" 
Compiling common


powerpc-eabi-ar: creating ../../../lib/libxil.a


Compiling bsp


Compiling cpu_ppc405



Libraries generated in
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_ppcjtag_chain\lib\
directory

Running execs_generate for OS'es, Drivers and Libraries ... 

LibGen Done. 




Done!

At Local date and time: Tue May 12 15:24:16 2009
 xbash -q -c "cd /cygdrive/c/Baseline_9_Working_Folder/k-rtos-base-profile-task/; /usr/bin/make -f system.make program; exit;" started...

powerpc-eabi-gcc -O2 C:/Micrium/SOFTWARE/EvalBoards/Amirix/AP1000/GNU/EX1_OS/app.c  -o EX1_OS/executable.elf \
      -g    -I./ppc405_i/include/  -L./ppc405_i/lib/  \
  


/usr/bin/bash: igncr: unknown option name


powerpc-eabi-size EX1_OS/executable.elf 
   text	   data	    bss	    dec	    hex	filename
  29114	    508	  11996	  41618	   a292	EX1_OS/executable.elf





Done!

At Local date and time: Tue May 12 15:24:21 2009
 xbash -q -c "cd /cygdrive/c/Baseline_9_Working_Folder/k-rtos-base-profile-task/; /usr/bin/make -f system.make init_bram; exit;" started...

*********************************************
Initializing BRAM contents of the bitstream
*********************************************
bitinit system.mhs  -pe ppc405_i EX1_OS/executable.elf  \
-bt implementation/system.bit -o implementation/download.bit


/usr/bin/bash: igncr: unknown option name



bitinit version Xilinx EDK 9.1.02 Build EDK_J_SP2.4
Copyright (c) Xilinx Inc. 2002.

Parsing MHS File system.mhs...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/ppc405_v2_00_c/data/ppc405_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_v34_v1_02_a/data/plb_v34_v2_1_0.tcl
...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_bram_if_cntlr_v1_00_b/data/plb_bram_if
_cntlr_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb2opb_bridge_v1_01_a/data/plb2opb_bridge
_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/opb_intc_v1_00_c/data/opb_intc_v2_1_0.tcl
...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/jtagppc_cntlr_v2_00_a/data/jtagppc_cntlr_v
2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_emc_v2_00_a/data/plb_emc_v2_1_0.tcl
...

Overriding IP level properties ...
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\modified_plb_ddr
   _controller_v1_00_c\data\modified_plb_ddr_controller_v2_1_0.mpd line 50 -
   plb_ddr_controller_i (modified_plb_ddr_controller) tool is overriding
   PARAMETER C_FAMILY value to 
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 41 - bram (bram_block) tool is overriding PARAMETER C_FAMILY
   value to 
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 38 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_FAMILY value to 
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 38 - opb_intc_i (opb_intc) tool is overriding PARAMETER C_FAMILY
   value to 
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\plb_psb_bridge_v
   1_00_a\data\plb_psb_bridge_v2_1_0.mpd line 97 - plb_psb_bridge_i
   (plb_psb_bridge) tool is overriding PARAMETER C_FAMILY value to 
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\ppc405_v2_00_c\data\ppc405_v2_1_0.mpd
   line 45 - ppc405_ppcjtag_chain (ppc405) tcl is overriding PARAMETER
   C_ISOCM_DCR_HIGHADDR value to 0b0000010011
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\ppc405_v2_00_c\data\ppc405_v2_1_0.mpd
   line 47 - ppc405_ppcjtag_chain (ppc405) tcl is overriding PARAMETER
   C_DSOCM_DCR_HIGHADDR value to 0b0000100011
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\jtagppc_cntlr_v2_00_a\data\jtagppc_cntl
   r_v2_1_0.mpd line 35 - jtagppc_0 (jtagppc_cntlr) tool is overriding PARAMETER
   C_DEVICE value to 
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\ms_rst_4regs_v1_
   00_a\data\ms_rst_4regs_v2_1_0.mpd line 34 - ms_rst_4regs_0 (ms_rst_4regs)
   tool is overriding PARAMETER C_FAMILY value to 
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\opb_slave1_v1_00
   _a\data\opb_slave1_v2_1_0.mpd line 34 - opb_slave1_0 (opb_slave1) tool is
   overriding PARAMETER C_FAMILY value to 
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpio_v2_1_0.m
   pd line 40 - opb_gpio_0 (opb_gpio) tool is overriding PARAMETER C_FAMILY
   value to 
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_timer_v1_00_b\data\opb_timer_v2_1_0
   .mpd line 34 - opb_timer_0 (opb_timer) tool is overriding PARAMETER C_FAMILY
   value to 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/bram_if_cntlr_v1_00_b/data/bram_if_cntlr_v
2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/emc_common_v2_00_a/data/emc_common_v2_1_0.
tcl ...


Address Map for Processor ppc405_i
  (0b0000000000-0b0011111111) plb_bus	dcr_bus
  (0b0100000000-0b0111111111) plb2opb_bridge_i	dcr_bus
  (0b1000010000-0b1000010011) ppc405_i	
  (0b1000100000-0b1000100011) ppc405_i	
  (0000000000-0x1fffffff) plb_ddr_controller_i	plb_bus
  (0x29000000-0x29ffffff) opb_gpio_0	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4c000000-0x4c00ffff) RS232_1	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4d000000-0x4dffffff) opb_intc_i	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4f000000-0x4f00ffff) ms_rst_4regs_0	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4ff00000-0x4ff03fff) opb_slave1_0	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4fff0000-0x4fffffff) opb_timer_0	plb_bus->plb2opb_bridge_i->opb_bus
  (0x50000000-0x50ffffff) plb_emc_0	plb_bus
  (0xffff0000-0xffffffff) plb_bram_if_cntlr_i	plb_bus
Address Map for Processor ppc405_ppcjtag_chain
  (0b0000010000-0b0000010011) ppc405_ppcjtag_chain	
  (0b0000100000-0b0000100011) ppc405_ppcjtag_chain	

Initializing Memory...
Checking ELFs associated with PPC405 instance ppc405_i for overlap...


Analyzing file EX1_OS/executable.elf...
Running Data2Mem with the following command:
data2mem -bm "implementation/system_bd" -bt "implementation/system.bit"  -bd
"EX1_OS/executable.elf" tag ppc405_i  -o b implementation/download.bit 


Memory Initialization completed successfully.





Done!

At Local date and time: Tue May 12 15:26:01 2009
 xbash -q -c "cd /cygdrive/c/Baseline_9_Working_Folder/k-rtos-base-profile-task/; /usr/bin/make -f system.make swclean; exit;" started...

rm -rf ppc405_i/lib/


/usr/bin/bash: igncr: unknown option name


rm -rf ppc405_ppcjtag_chain/lib/
rm -f libgen.log
rm -f EX1_OS/executable.elf 





Done!

At Local date and time: Tue May 12 15:26:08 2009
 xbash -q -c "cd /cygdrive/c/Baseline_9_Working_Folder/k-rtos-base-profile-task/; /usr/bin/make -f system.make libs; exit;" started...

*********************************************
Creating software libraries...
*********************************************
libgen -mhs system.mhs -p xc2vp100ff1704-6  system.mss


/usr/bin/bash: igncr: unknown option name


libgen
Xilinx EDK 9.1.02 Build EDK_J_SP2.4
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.



Command Line: libgen -mhs system.mhs -p xc2vp100ff1704-6 system.mss 



Output Directory (-od)		: C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\
Part (-p)			: virtex2p

Software Specification file	: system.mss


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/ppc405_v2_00_c/data/ppc405_v2_1_0.tcl ...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_v34_v1_02_a/data/plb_v34_v2_1_0.tcl
...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_bram_if_cntlr_v1_00_b/data/plb_bram_if
_cntlr_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb2opb_bridge_v1_01_a/data/plb2opb_bridge
_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/opb_intc_v1_00_c/data/opb_intc_v2_1_0.tcl
...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/jtagppc_cntlr_v2_00_a/data/jtagppc_cntlr_v
2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_emc_v2_00_a/data/plb_emc_v2_1_0.tcl
...

Overriding IP level properties ...


INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\modified_plb_ddr
   _controller_v1_00_c\data\modified_plb_ddr_controller_v2_1_0.mpd line 50 -
   plb_ddr_controller_i (modified_plb_ddr_controller) tool is overriding
   PARAMETER C_FAMILY value to virtex2p
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 41 - bram (bram_block) tool is overriding PARAMETER C_FAMILY
   value to virtex2p
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 38 - opb_intc_i (opb_intc) tool is overriding PARAMETER C_FAMILY
   value to virtex2p
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\ppc405_v2_00_c\data\ppc405_v2_1_0.mpd
   line 45 - ppc405_ppcjtag_chain (ppc405) tcl is overriding PARAMETER
   C_ISOCM_DCR_HIGHADDR value to 0b0000010011
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\ppc405_v2_00_c\data\ppc405_v2_1_0.mpd
   line 47 - ppc405_ppcjtag_chain (ppc405) tcl is overriding PARAMETER
   C_DSOCM_DCR_HIGHADDR value to 0b0000100011
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\jtagppc_cntlr_v2_00_a\data\jtagppc_cntl
   r_v2_1_0.mpd line 35 - jtagppc_0 (jtagppc_cntlr) tool is overriding PARAMETER
   C_DEVICE value to 2vp100
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpio_v2_1_0.m
   pd line 40 - opb_gpio_0 (opb_gpio) tool is overriding PARAMETER C_FAMILY
   value to virtex2p
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_timer_v1_00_b\data\opb_timer_v2_1_0
   .mpd line 34 - opb_timer_0 (opb_timer) tool is overriding PARAMETER C_FAMILY
   value to virtex2p

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/bram_if_cntlr_v1_00_b/data/bram_if_cntlr_v
2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/emc_common_v2_00_a/data/emc_common_v2_1_0.
tcl ...


Address Map for Processor ppc405_i
  (0b0000000000-0b0011111111) plb_bus	dcr_bus
  (0b0100000000-0b0111111111) plb2opb_bridge_i	dcr_bus
  (0b1000010000-0b1000010011) ppc405_i	
  (0b1000100000-0b1000100011) ppc405_i	
  (0000000000-0x1fffffff) plb_ddr_controller_i	plb_bus
  (0x29000000-0x29ffffff) opb_gpio_0	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4c000000-0x4c00ffff) RS232_1	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4d000000-0x4dffffff) opb_intc_i	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4f000000-0x4f00ffff) ms_rst_4regs_0	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4ff00000-0x4ff03fff) opb_slave1_0	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4fff0000-0x4fffffff) opb_timer_0	plb_bus->plb2opb_bridge_i->opb_bus
  (0x50000000-0x50ffffff) plb_emc_0	plb_bus
  (0xffff0000-0xffffffff) plb_bram_if_cntlr_i	plb_bus
Address Map for Processor ppc405_ppcjtag_chain
  (0b0000010000-0b0000010011) ppc405_ppcjtag_chain	
  (0b0000100000-0b0000100011) ppc405_ppcjtag_chain	

Check platform address map ...

Overriding system level properties ...
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 41 - plb_bus (plb_v34) tool is overriding PARAMETER C_PLB_NUM_MASTERS
   value to 3
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 43 - plb_bus (plb_v34) tool is overriding PARAMETER C_PLB_MID_WIDTH
   value to 2
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 44 - plb_bus (plb_v34) tool is overriding PARAMETER C_PLB_AWIDTH value
   to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 45 - plb_bus (plb_v34) tool is overriding PARAMETER C_PLB_DWIDTH value
   to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 49 - plb_bus (plb_v34) tool is overriding PARAMETER C_DCR_AWIDTH value
   to 10
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 50 - plb_bus (plb_v34) tool is overriding PARAMETER C_DCR_DWIDTH value
   to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\modified_plb_ddr
   _controller_v1_00_c\data\modified_plb_ddr_controller_v2_1_0.mpd line 53 -
   plb_ddr_controller_i (modified_plb_ddr_controller) tool is overriding
   PARAMETER C_PLB_NUM_MASTERS value to 3
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\modified_plb_ddr
   _controller_v1_00_c\data\modified_plb_ddr_controller_v2_1_0.mpd line 54 -
   plb_ddr_controller_i (modified_plb_ddr_controller) tool is overriding
   PARAMETER C_PLB_MID_WIDTH value to 2
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\modified_plb_ddr
   _controller_v1_00_c\data\modified_plb_ddr_controller_v2_1_0.mpd line 55 -
   plb_ddr_controller_i (modified_plb_ddr_controller) tool is overriding
   PARAMETER C_PLB_AWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\modified_plb_ddr
   _controller_v1_00_c\data\modified_plb_ddr_controller_v2_1_0.mpd line 56 -
   plb_ddr_controller_i (modified_plb_ddr_controller) tool is overriding
   PARAMETER C_PLB_DWIDTH value to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\data\plb_bram
   _if_cntlr_v2_1_0.mpd line 42 - plb_bram_if_cntlr_i (plb_bram_if_cntlr) tool
   is overriding PARAMETER c_num_masters value to 3
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\data\plb_bram
   _if_cntlr_v2_1_0.mpd line 46 - plb_bram_if_cntlr_i (plb_bram_if_cntlr) tool
   is overriding PARAMETER c_plb_dwidth value to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\data\plb_bram
   _if_cntlr_v2_1_0.mpd line 47 - plb_bram_if_cntlr_i (plb_bram_if_cntlr) tool
   is overriding PARAMETER c_plb_awidth value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\data\plb_bram
   _if_cntlr_v2_1_0.mpd line 49 - plb_bram_if_cntlr_i (plb_bram_if_cntlr) tool
   is overriding PARAMETER c_plb_mid_width value to 2


INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 38 - bram (bram_block) tool is overriding PARAMETER C_PORT_DWIDTH
   value to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 39 - bram (bram_block) tool is overriding PARAMETER C_PORT_AWIDTH
   value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 40 - bram (bram_block) tool is overriding PARAMETER C_NUM_WE
   value to 8
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 48 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_PLB_AWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 49 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_PLB_DWIDTH value to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 50 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_PLB_NUM_MASTERS value to 3
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 51 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_PLB_MID_WIDTH value to 2
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 52 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 53 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 56 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_DCR_AWIDTH value to 10
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 57 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_DCR_DWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 36 - opb_bus (opb_v20) tool is overriding PARAMETER C_OPB_AWIDTH value
   to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 37 - opb_bus (opb_v20) tool is overriding PARAMETER C_OPB_DWIDTH value
   to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 38 - opb_bus (opb_v20) tool is overriding PARAMETER C_NUM_MASTERS value
   to 2
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 39 - opb_bus (opb_v20) tool is overriding PARAMETER C_NUM_SLAVES value
   to 7
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 42 - opb_intc_i (opb_intc) tool is overriding PARAMETER C_OPB_AWIDTH
   value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 43 - opb_intc_i (opb_intc) tool is overriding PARAMETER C_OPB_DWIDTH
   value to 32
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core_v2_1_0.tc
l ...
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 46 - opb_intc_i (opb_intc) tcl is overriding PARAMETER
   C_NUM_INTR_INPUTS value to 21
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core_v2_1_0.tc
l ...
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 47 - opb_intc_i (opb_intc) tcl is overriding PARAMETER C_KIND_OF_INTR
   value to 0b00000000000000000000000001000000
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core_v2_1_0.tc
l ...


INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 48 - opb_intc_i (opb_intc) tcl is overriding PARAMETER C_KIND_OF_EDGE
   value to 0b00000000000000000000000001000000
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core_v2_1_0.tc
l ...
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 49 - opb_intc_i (opb_intc) tcl is overriding PARAMETER C_KIND_OF_LVL
   value to 0b00000000000000000000000000000001
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_uartlite_v1_00_b\data\opb_uartlite_
   v2_1_0.mpd line 37 - RS232_1 (opb_uartlite) tool is overriding PARAMETER
   C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_uartlite_v1_00_b\data\opb_uartlite_
   v2_1_0.mpd line 38 - RS232_1 (opb_uartlite) tool is overriding PARAMETER
   C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\opbslave_ext_bri
   dge_v3_10_a\data\opbslave_ext_bridge_v2_1_0.mpd line 20 -
   opbslave_ext_bridge_i (opbslave_ext_bridge) tool is overriding PARAMETER
   C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\opbslave_ext_bri
   dge_v3_10_a\data\opbslave_ext_bridge_v2_1_0.mpd line 21 -
   opbslave_ext_bridge_i (opbslave_ext_bridge) tool is overriding PARAMETER
   C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\plb_psb_bridge_v
   1_00_a\data\plb_psb_bridge_v2_1_0.mpd line 87 - plb_psb_bridge_i
   (plb_psb_bridge) tool is overriding PARAMETER C_PLB_NUM_MASTERS value to 3
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\plb_psb_bridge_v
   1_00_a\data\plb_psb_bridge_v2_1_0.mpd line 88 - plb_psb_bridge_i
   (plb_psb_bridge) tool is overriding PARAMETER C_PLB_MID_WIDTH value to 2
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\plb_psb_bridge_v
   1_00_a\data\plb_psb_bridge_v2_1_0.mpd line 93 - plb_psb_bridge_i
   (plb_psb_bridge) tool is overriding PARAMETER C_PLB_AWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\plb_psb_bridge_v
   1_00_a\data\plb_psb_bridge_v2_1_0.mpd line 94 - plb_psb_bridge_i
   (plb_psb_bridge) tool is overriding PARAMETER C_PLB_DWIDTH value to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\dcr_v29_v1_00_a\data\dcr_v29_v2_1_0.mpd
   line 38 - dcr_bus (dcr_v29) tool is overriding PARAMETER C_DCR_NUM_SLAVES
   value to 2
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\dcr_v29_v1_00_a\data\dcr_v29_v2_1_0.mpd
   line 39 - dcr_bus (dcr_v29) tool is overriding PARAMETER C_DCR_AWIDTH value
   to 10
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\dcr_v29_v1_00_a\data\dcr_v29_v2_1_0.mpd
   line 40 - dcr_bus (dcr_v29) tool is overriding PARAMETER C_DCR_DWIDTH value
   to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\ms_rst_4regs_v1_
   00_a\data\ms_rst_4regs_v2_1_0.mpd line 31 - ms_rst_4regs_0 (ms_rst_4regs)
   tool is overriding PARAMETER C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\ms_rst_4regs_v1_
   00_a\data\ms_rst_4regs_v2_1_0.mpd line 32 - ms_rst_4regs_0 (ms_rst_4regs)
   tool is overriding PARAMETER C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\opb_slave1_v1_00
   _a\data\opb_slave1_v2_1_0.mpd line 31 - opb_slave1_0 (opb_slave1) tool is
   overriding PARAMETER C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\opb_slave1_v1_00
   _a\data\opb_slave1_v2_1_0.mpd line 32 - opb_slave1_0 (opb_slave1) tool is
   overriding PARAMETER C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_emc_v2_00_a\data\plb_emc_v2_1_0.mpd
   line 38 - plb_emc_0 (plb_emc) tool is overriding PARAMETER C_NUM_MASTERS
   value to 3
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_emc_v2_00_a\data\plb_emc_v2_1_0.mpd
   line 92 - plb_emc_0 (plb_emc) tool is overriding PARAMETER C_PLB_DWIDTH value
   to 64


INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_emc_v2_00_a\data\plb_emc_v2_1_0.mpd
   line 93 - plb_emc_0 (plb_emc) tool is overriding PARAMETER C_PLB_AWIDTH value
   to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_emc_v2_00_a\data\plb_emc_v2_1_0.mpd
   line 96 - plb_emc_0 (plb_emc) tool is overriding PARAMETER C_PLB_MID_WIDTH
   value to 2
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpio_v2_1_0.m
   pd line 38 - opb_gpio_0 (opb_gpio) tool is overriding PARAMETER C_OPB_AWIDTH
   value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpio_v2_1_0.m
   pd line 39 - opb_gpio_0 (opb_gpio) tool is overriding PARAMETER C_OPB_DWIDTH
   value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_timer_v1_00_b\data\opb_timer_v2_1_0
   .mpd line 41 - opb_timer_0 (opb_timer) tool is overriding PARAMETER
   C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_timer_v1_00_b\data\opb_timer_v2_1_0
   .mpd line 42 - opb_timer_0 (opb_timer) tool is overriding PARAMETER
   C_OPB_DWIDTH value to 32

Running system level Update ...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core_v2_1_0.tc
l ...

Check platform configuration ...
INFO:MDT - IPNAME:modified_plb_ddr_controller INSTANCE:plb_ddr_controller_i -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs line 143 -
   An example UCF for this core is available and must be modified for use in the
   system. Please refer to the EDK Getting Started guide for the location of
   this file.
IPNAME:plb_v34 INSTANCE:plb_bus -
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs line 129 - 3
master(s) : 5 slave(s)
IPNAME:opb_v20 INSTANCE:opb_bus -
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs line 205 - 2
master(s) : 7 slave(s)
IPNAME:dcr_v29 INSTANCE:dcr_bus -
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs line 338 - 1
master(s) : 2 slave(s)

Check port drivers...



Performing Clock DRCs...

WARNING:MDT - No Top-level Input clock for the design. 


INFO:MDT - The following PARAMETERs of os uCOS-II are ignored as their category
   selection PARAMETER uC-Probe is set to "false" in MSS 
WARNING:MDT - C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mss
   line 20 - Ignoring PARAMETER uC-Probe  ...
WARNING:MDT - C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mss
   line 53 - PARAMETER use_dcr is deprecated !. The parameter USE_DCR for the
   intc driver has been deprecated.  Any reference to this parameter in the MSS
   file will be ignored..
   To avoid seeing this Warning again, please remove PARAMETER use_dcr.
INFO:MDT - List of peripherals addressable from processor instance ppc405_i : 
  - plb_bus
  - plb2opb_bridge_i
  - plb_ddr_controller_i
WARNING:MDT - C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs
   line 143 - No Driver Found for instance plb_ddr_controller_i. To avoid seeing
   this warning, assign the appropriate driver or driver "generic 1.00.a " to
   instance plb_ddr_controller_i

  - plb_bram_if_cntlr_i
WARNING:MDT - C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs
   line 169 - No Driver Found for instance plb_bram_if_cntlr_i. To avoid seeing
   this warning, assign the appropriate driver or driver "generic 1.00.a " to
   instance plb_bram_if_cntlr_i

  - opb_bus
  - opb_gpio_0
  - opb_intc_i
  - RS232_1
  - ms_rst_4regs_0
  - opb_slave1_0
  - opb_timer_0
  - plb_psb_bridge_i
WARNING:MDT - C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs
   line 306 - No Driver Found for instance plb_psb_bridge_i. To avoid seeing
   this warning, assign the appropriate driver or driver "generic 1.00.a " to
   instance plb_psb_bridge_i

  - plb_emc_0
INFO:MDT - List of peripherals addressable from processor instance
   ppc405_ppcjtag_chain : 

Building Directory Structure for ppc405_i



Generating platform libraries and device drivers ...

Running CopyFiles ...

Copying files for os uCOS-II_v2_86_a from
C:\edk_user_repository\Micrium\bsp\uCOS-II_v2_86_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\uCOS-II_v2
_86_a\ ...



Copying files for driver plbarb_v1_01_a from
C:\EDK\sw\XilinxProcessorIPLib\drivers\plbarb_v1_01_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\plbarb_v1_
01_a\ ...



Copying files for driver plb2opb_v1_00_a from
C:\EDK\sw\XilinxProcessorIPLib\drivers\plb2opb_v1_00_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\plb2opb_v1
_00_a\ ...



Copying files for driver opbarb_v1_02_a from
C:\EDK\sw\XilinxProcessorIPLib\drivers\opbarb_v1_02_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\opbarb_v1_
02_a\ ...



Copying files for driver gpio_v2_01_a from
C:\EDK\sw\XilinxProcessorIPLib\drivers\gpio_v2_01_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\gpio_v2_01
_a\ ...



Copying files for driver intc_v1_00_c from
C:\EDK\sw\XilinxProcessorIPLib\drivers\intc_v1_00_c\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\intc_v1_00
_c\ ...



Copying files for driver uartlite_v1_01_a from
C:\EDK\sw\XilinxProcessorIPLib\drivers\uartlite_v1_01_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\uartlite_v
1_01_a\ ...



Copying files for driver ms_rst_4regs_v1_00_a from
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\drivers\ms_rst_4regs_v1_00
_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\ms_rst_4re
gs_v1_00_a\ ...



Copying files for driver opb_slave1_v1_00_a from
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\drivers\opb_slave1_v1_00_a
\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\opb_slave1
_v1_00_a\ ...



Copying files for driver tmrctr_v1_00_b from
C:\EDK\sw\XilinxProcessorIPLib\drivers\tmrctr_v1_00_b\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\tmrctr_v1_
00_b\ ...



Copying files for driver cpu_ppc405_v1_00_a from
C:\EDK\sw\XilinxProcessorIPLib\drivers\cpu_ppc405_v1_00_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\cpu_ppc405
_v1_00_a\ ...



Running DRCs for OSes, Drivers and Libraries ... 
uC/OS-II DRC ...

Running generate for OS'es, Drivers and Libraries ... 



Running post_generate for OS'es, Drivers and Libraries ... 

Running make for Drivers and Libraries ... 

Configuring make for target include using:

make -s include "COMPILER=powerpc-eabi-gcc" "ARCHIVER=powerpc-eabi-ar"
"COMPILER_FLAGS= -O2 -c" "EXTRA_COMPILER_FLAGS=-g" 



Configuring make for target libs using:

make -s libs "COMPILER=powerpc-eabi-gcc" "ARCHIVER=powerpc-eabi-ar"
"COMPILER_FLAGS= -O2 -c" "EXTRA_COMPILER_FLAGS=-g" 
Compiling common


powerpc-eabi-ar: creating ../../../lib/libxil.a


Compiling ipif


Compiling bsp


Compiling plb_arbiter


Compiling plb_to_opb


Compiling opbarb


Compiling gpio


Compiling intc


Compiling uartlite


Compiling ms_rst_4regs


Compiling opb_slave1


Compiling tmrctr


Compiling cpu_ppc405



Libraries generated in
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\lib\ directory

Running execs_generate for OS'es, Drivers and Libraries ... 

Building Directory Structure for ppc405_ppcjtag_chain



Generating platform libraries and device drivers ...

Running CopyFiles ...

Copying files for os standalone_v1_00_a from
C:\EDK\sw\lib\bsp\standalone_v1_00_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_ppcjtag_chain\libsr
c\standalone_v1_00_a\ ...



Copying files for driver cpu_ppc405_v1_00_a from
C:\EDK\sw\XilinxProcessorIPLib\drivers\cpu_ppc405_v1_00_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_ppcjtag_chain\libsr
c\cpu_ppc405_v1_00_a\ ...



Running DRCs for OSes, Drivers and Libraries ... 

Running generate for OS'es, Drivers and Libraries ... 

Running post_generate for OS'es, Drivers and Libraries ... 

Running make for Drivers and Libraries ... 

Configuring make for target include using:

make -s include "COMPILER=powerpc-eabi-gcc" "ARCHIVER=powerpc-eabi-ar"
"COMPILER_FLAGS= -O2 -c" "EXTRA_COMPILER_FLAGS=-g" 



Configuring make for target libs using:

make -s libs "COMPILER=powerpc-eabi-gcc" "ARCHIVER=powerpc-eabi-ar"
"COMPILER_FLAGS= -O2 -c" "EXTRA_COMPILER_FLAGS=-g" 
Compiling common


Compiling bsp


powerpc-eabi-ar: creating ../../../lib/libxil.a


Compiling cpu_ppc405



Libraries generated in
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_ppcjtag_chain\lib\
directory

Running execs_generate for OS'es, Drivers and Libraries ... 

LibGen Done. 




Done!

At Local date and time: Tue May 12 15:26:50 2009
 xbash -q -c "cd /cygdrive/c/Baseline_9_Working_Folder/k-rtos-base-profile-task/; /usr/bin/make -f system.make program; exit;" started...

powerpc-eabi-gcc -O2 C:/Micrium/SOFTWARE/EvalBoards/Amirix/AP1000/GNU/EX1_OS/app.c  -o EX1_OS/executable.elf \
      -g    -I./ppc405_i/include/  -L./ppc405_i/lib/  \
  


/usr/bin/bash: igncr: unknown option name


powerpc-eabi-size EX1_OS/executable.elf 
   text	   data	    bss	    dec	    hex	filename
  29114	    508	  11996	  41618	   a292	EX1_OS/executable.elf





Done!

At Local date and time: Tue May 12 15:26:55 2009
 xbash -q -c "cd /cygdrive/c/Baseline_9_Working_Folder/k-rtos-base-profile-task/; /usr/bin/make -f system.make init_bram; exit;" started...

/usr/bin/bash: igncr: unknown option name


*********************************************
Initializing BRAM contents of the bitstream
*********************************************
bitinit system.mhs  -pe ppc405_i EX1_OS/executable.elf  \
-bt implementation/system.bit -o implementation/download.bit



bitinit version Xilinx EDK 9.1.02 Build EDK_J_SP2.4
Copyright (c) Xilinx Inc. 2002.

Parsing MHS File system.mhs...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/ppc405_v2_00_c/data/ppc405_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_v34_v1_02_a/data/plb_v34_v2_1_0.tcl
...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_bram_if_cntlr_v1_00_b/data/plb_bram_if
_cntlr_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb2opb_bridge_v1_01_a/data/plb2opb_bridge
_v2_1_0.tcl ...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/opb_intc_v1_00_c/data/opb_intc_v2_1_0.tcl
...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/jtagppc_cntlr_v2_00_a/data/jtagppc_cntlr_v
2_1_0.tcl ...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_emc_v2_00_a/data/plb_emc_v2_1_0.tcl
...

Overriding IP level properties ...
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\modified_plb_ddr
   _controller_v1_00_c\data\modified_plb_ddr_controller_v2_1_0.mpd line 50 -
   plb_ddr_controller_i (modified_plb_ddr_controller) tool is overriding
   PARAMETER C_FAMILY value to 
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 41 - bram (bram_block) tool is overriding PARAMETER C_FAMILY
   value to 
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 38 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_FAMILY value to 
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 38 - opb_intc_i (opb_intc) tool is overriding PARAMETER C_FAMILY
   value to 
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\plb_psb_bridge_v
   1_00_a\data\plb_psb_bridge_v2_1_0.mpd line 97 - plb_psb_bridge_i
   (plb_psb_bridge) tool is overriding PARAMETER C_FAMILY value to 
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\ppc405_v2_00_c\data\ppc405_v2_1_0.mpd
   line 45 - ppc405_ppcjtag_chain (ppc405) tcl is overriding PARAMETER
   C_ISOCM_DCR_HIGHADDR value to 0b0000010011
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\ppc405_v2_00_c\data\ppc405_v2_1_0.mpd
   line 47 - ppc405_ppcjtag_chain (ppc405) tcl is overriding PARAMETER
   C_DSOCM_DCR_HIGHADDR value to 0b0000100011
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\jtagppc_cntlr_v2_00_a\data\jtagppc_cntl
   r_v2_1_0.mpd line 35 - jtagppc_0 (jtagppc_cntlr) tool is overriding PARAMETER
   C_DEVICE value to 
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\ms_rst_4regs_v1_
   00_a\data\ms_rst_4regs_v2_1_0.mpd line 34 - ms_rst_4regs_0 (ms_rst_4regs)
   tool is overriding PARAMETER C_FAMILY value to 
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\opb_slave1_v1_00
   _a\data\opb_slave1_v2_1_0.mpd line 34 - opb_slave1_0 (opb_slave1) tool is
   overriding PARAMETER C_FAMILY value to 
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpio_v2_1_0.m
   pd line 40 - opb_gpio_0 (opb_gpio) tool is overriding PARAMETER C_FAMILY
   value to 
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_timer_v1_00_b\data\opb_timer_v2_1_0
   .mpd line 34 - opb_timer_0 (opb_timer) tool is overriding PARAMETER C_FAMILY
   value to 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/bram_if_cntlr_v1_00_b/data/bram_if_cntlr_v
2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/emc_common_v2_00_a/data/emc_common_v2_1_0.
tcl ...


Address Map for Processor ppc405_i
  (0b0000000000-0b0011111111) plb_bus	dcr_bus
  (0b0100000000-0b0111111111) plb2opb_bridge_i	dcr_bus
  (0b1000010000-0b1000010011) ppc405_i	
  (0b1000100000-0b1000100011) ppc405_i	
  (0000000000-0x1fffffff) plb_ddr_controller_i	plb_bus
  (0x29000000-0x29ffffff) opb_gpio_0	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4c000000-0x4c00ffff) RS232_1	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4d000000-0x4dffffff) opb_intc_i	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4f000000-0x4f00ffff) ms_rst_4regs_0	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4ff00000-0x4ff03fff) opb_slave1_0	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4fff0000-0x4fffffff) opb_timer_0	plb_bus->plb2opb_bridge_i->opb_bus
  (0x50000000-0x50ffffff) plb_emc_0	plb_bus
  (0xffff0000-0xffffffff) plb_bram_if_cntlr_i	plb_bus
Address Map for Processor ppc405_ppcjtag_chain
  (0b0000010000-0b0000010011) ppc405_ppcjtag_chain	
  (0b0000100000-0b0000100011) ppc405_ppcjtag_chain	

Initializing Memory...
Checking ELFs associated with PPC405 instance ppc405_i for overlap...


Analyzing file EX1_OS/executable.elf...
Running Data2Mem with the following command:
data2mem -bm "implementation/system_bd" -bt "implementation/system.bit"  -bd
"EX1_OS/executable.elf" tag ppc405_i  -o b implementation/download.bit 


Memory Initialization completed successfully.





Done!

At Local date and time: Tue May 12 15:30:50 2009
 xbash -q -c "cd /cygdrive/c/Baseline_9_Working_Folder/k-rtos-base-profile-task/; /usr/bin/make -f system.make swclean; exit;" started...

/usr/bin/bash: igncr: unknown option name


rm -rf ppc405_i/lib/
rm -rf ppc405_ppcjtag_chain/lib/
rm -f libgen.log
rm -f EX1_OS/executable.elf 





Done!

At Local date and time: Tue May 12 15:30:55 2009
 xbash -q -c "cd /cygdrive/c/Baseline_9_Working_Folder/k-rtos-base-profile-task/; /usr/bin/make -f system.make libs; exit;" started...

*********************************************
Creating software libraries...
*********************************************
libgen -mhs system.mhs -p xc2vp100ff1704-6  system.mss


/usr/bin/bash: igncr: unknown option name


libgen
Xilinx EDK 9.1.02 Build EDK_J_SP2.4
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.

Command Line: libgen -mhs system.mhs -p xc2vp100ff1704-6 system.mss 



Output Directory (-od)		: C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\
Part (-p)			: virtex2p

Software Specification file	: system.mss


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/ppc405_v2_00_c/data/ppc405_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_v34_v1_02_a/data/plb_v34_v2_1_0.tcl
...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_bram_if_cntlr_v1_00_b/data/plb_bram_if
_cntlr_v2_1_0.tcl ...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb2opb_bridge_v1_01_a/data/plb2opb_bridge
_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/opb_intc_v1_00_c/data/opb_intc_v2_1_0.tcl
...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/jtagppc_cntlr_v2_00_a/data/jtagppc_cntlr_v
2_1_0.tcl ...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_emc_v2_00_a/data/plb_emc_v2_1_0.tcl
...

Overriding IP level properties ...
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\modified_plb_ddr
   _controller_v1_00_c\data\modified_plb_ddr_controller_v2_1_0.mpd line 50 -
   plb_ddr_controller_i (modified_plb_ddr_controller) tool is overriding
   PARAMETER C_FAMILY value to virtex2p
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 41 - bram (bram_block) tool is overriding PARAMETER C_FAMILY
   value to virtex2p
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 38 - opb_intc_i (opb_intc) tool is overriding PARAMETER C_FAMILY
   value to virtex2p


INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\ppc405_v2_00_c\data\ppc405_v2_1_0.mpd
   line 45 - ppc405_ppcjtag_chain (ppc405) tcl is overriding PARAMETER
   C_ISOCM_DCR_HIGHADDR value to 0b0000010011
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\ppc405_v2_00_c\data\ppc405_v2_1_0.mpd
   line 47 - ppc405_ppcjtag_chain (ppc405) tcl is overriding PARAMETER
   C_DSOCM_DCR_HIGHADDR value to 0b0000100011
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\jtagppc_cntlr_v2_00_a\data\jtagppc_cntl
   r_v2_1_0.mpd line 35 - jtagppc_0 (jtagppc_cntlr) tool is overriding PARAMETER
   C_DEVICE value to 2vp100
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpio_v2_1_0.m
   pd line 40 - opb_gpio_0 (opb_gpio) tool is overriding PARAMETER C_FAMILY
   value to virtex2p
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_timer_v1_00_b\data\opb_timer_v2_1_0
   .mpd line 34 - opb_timer_0 (opb_timer) tool is overriding PARAMETER C_FAMILY
   value to virtex2p

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/bram_if_cntlr_v1_00_b/data/bram_if_cntlr_v
2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/emc_common_v2_00_a/data/emc_common_v2_1_0.
tcl ...


Address Map for Processor ppc405_i
  (0b0000000000-0b0011111111) plb_bus	dcr_bus
  (0b0100000000-0b0111111111) plb2opb_bridge_i	dcr_bus
  (0b1000010000-0b1000010011) ppc405_i	
  (0b1000100000-0b1000100011) ppc405_i	
  (0000000000-0x1fffffff) plb_ddr_controller_i	plb_bus
  (0x29000000-0x29ffffff) opb_gpio_0	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4c000000-0x4c00ffff) RS232_1	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4d000000-0x4dffffff) opb_intc_i	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4f000000-0x4f00ffff) ms_rst_4regs_0	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4ff00000-0x4ff03fff) opb_slave1_0	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4fff0000-0x4fffffff) opb_timer_0	plb_bus->plb2opb_bridge_i->opb_bus
  (0x50000000-0x50ffffff) plb_emc_0	plb_bus
  (0xffff0000-0xffffffff) plb_bram_if_cntlr_i	plb_bus
Address Map for Processor ppc405_ppcjtag_chain
  (0b0000010000-0b0000010011) ppc405_ppcjtag_chain	
  (0b0000100000-0b0000100011) ppc405_ppcjtag_chain	

Check platform address map ...

Overriding system level properties ...
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 41 - plb_bus (plb_v34) tool is overriding PARAMETER C_PLB_NUM_MASTERS
   value to 3
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 43 - plb_bus (plb_v34) tool is overriding PARAMETER C_PLB_MID_WIDTH
   value to 2
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 44 - plb_bus (plb_v34) tool is overriding PARAMETER C_PLB_AWIDTH value
   to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 45 - plb_bus (plb_v34) tool is overriding PARAMETER C_PLB_DWIDTH value
   to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 49 - plb_bus (plb_v34) tool is overriding PARAMETER C_DCR_AWIDTH value
   to 10
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 50 - plb_bus (plb_v34) tool is overriding PARAMETER C_DCR_DWIDTH value
   to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\modified_plb_ddr
   _controller_v1_00_c\data\modified_plb_ddr_controller_v2_1_0.mpd line 53 -
   plb_ddr_controller_i (modified_plb_ddr_controller) tool is overriding
   PARAMETER C_PLB_NUM_MASTERS value to 3
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\modified_plb_ddr
   _controller_v1_00_c\data\modified_plb_ddr_controller_v2_1_0.mpd line 54 -
   plb_ddr_controller_i (modified_plb_ddr_controller) tool is overriding
   PARAMETER C_PLB_MID_WIDTH value to 2
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\modified_plb_ddr
   _controller_v1_00_c\data\modified_plb_ddr_controller_v2_1_0.mpd line 55 -
   plb_ddr_controller_i (modified_plb_ddr_controller) tool is overriding
   PARAMETER C_PLB_AWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\modified_plb_ddr
   _controller_v1_00_c\data\modified_plb_ddr_controller_v2_1_0.mpd line 56 -
   plb_ddr_controller_i (modified_plb_ddr_controller) tool is overriding
   PARAMETER C_PLB_DWIDTH value to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\data\plb_bram
   _if_cntlr_v2_1_0.mpd line 42 - plb_bram_if_cntlr_i (plb_bram_if_cntlr) tool
   is overriding PARAMETER c_num_masters value to 3
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\data\plb_bram
   _if_cntlr_v2_1_0.mpd line 46 - plb_bram_if_cntlr_i (plb_bram_if_cntlr) tool
   is overriding PARAMETER c_plb_dwidth value to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\data\plb_bram
   _if_cntlr_v2_1_0.mpd line 47 - plb_bram_if_cntlr_i (plb_bram_if_cntlr) tool
   is overriding PARAMETER c_plb_awidth value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\data\plb_bram
   _if_cntlr_v2_1_0.mpd line 49 - plb_bram_if_cntlr_i (plb_bram_if_cntlr) tool
   is overriding PARAMETER c_plb_mid_width value to 2


INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 38 - bram (bram_block) tool is overriding PARAMETER C_PORT_DWIDTH
   value to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 39 - bram (bram_block) tool is overriding PARAMETER C_PORT_AWIDTH
   value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 40 - bram (bram_block) tool is overriding PARAMETER C_NUM_WE
   value to 8
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 48 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_PLB_AWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 49 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_PLB_DWIDTH value to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 50 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_PLB_NUM_MASTERS value to 3
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 51 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_PLB_MID_WIDTH value to 2
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 52 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 53 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 56 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_DCR_AWIDTH value to 10
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 57 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_DCR_DWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 36 - opb_bus (opb_v20) tool is overriding PARAMETER C_OPB_AWIDTH value
   to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 37 - opb_bus (opb_v20) tool is overriding PARAMETER C_OPB_DWIDTH value
   to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 38 - opb_bus (opb_v20) tool is overriding PARAMETER C_NUM_MASTERS value
   to 2
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 39 - opb_bus (opb_v20) tool is overriding PARAMETER C_NUM_SLAVES value
   to 7
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 42 - opb_intc_i (opb_intc) tool is overriding PARAMETER C_OPB_AWIDTH
   value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 43 - opb_intc_i (opb_intc) tool is overriding PARAMETER C_OPB_DWIDTH
   value to 32
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core_v2_1_0.tc
l ...
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 46 - opb_intc_i (opb_intc) tcl is overriding PARAMETER
   C_NUM_INTR_INPUTS value to 21
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core_v2_1_0.tc
l ...
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 47 - opb_intc_i (opb_intc) tcl is overriding PARAMETER C_KIND_OF_INTR
   value to 0b00000000000000000000000001000000
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core_v2_1_0.tc
l ...


INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 48 - opb_intc_i (opb_intc) tcl is overriding PARAMETER C_KIND_OF_EDGE
   value to 0b00000000000000000000000001000000
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core_v2_1_0.tc
l ...
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 49 - opb_intc_i (opb_intc) tcl is overriding PARAMETER C_KIND_OF_LVL
   value to 0b00000000000000000000000000000001
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_uartlite_v1_00_b\data\opb_uartlite_
   v2_1_0.mpd line 37 - RS232_1 (opb_uartlite) tool is overriding PARAMETER
   C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_uartlite_v1_00_b\data\opb_uartlite_
   v2_1_0.mpd line 38 - RS232_1 (opb_uartlite) tool is overriding PARAMETER
   C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\opbslave_ext_bri
   dge_v3_10_a\data\opbslave_ext_bridge_v2_1_0.mpd line 20 -
   opbslave_ext_bridge_i (opbslave_ext_bridge) tool is overriding PARAMETER
   C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\opbslave_ext_bri
   dge_v3_10_a\data\opbslave_ext_bridge_v2_1_0.mpd line 21 -
   opbslave_ext_bridge_i (opbslave_ext_bridge) tool is overriding PARAMETER
   C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\plb_psb_bridge_v
   1_00_a\data\plb_psb_bridge_v2_1_0.mpd line 87 - plb_psb_bridge_i
   (plb_psb_bridge) tool is overriding PARAMETER C_PLB_NUM_MASTERS value to 3
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\plb_psb_bridge_v
   1_00_a\data\plb_psb_bridge_v2_1_0.mpd line 88 - plb_psb_bridge_i
   (plb_psb_bridge) tool is overriding PARAMETER C_PLB_MID_WIDTH value to 2
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\plb_psb_bridge_v
   1_00_a\data\plb_psb_bridge_v2_1_0.mpd line 93 - plb_psb_bridge_i
   (plb_psb_bridge) tool is overriding PARAMETER C_PLB_AWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\plb_psb_bridge_v
   1_00_a\data\plb_psb_bridge_v2_1_0.mpd line 94 - plb_psb_bridge_i
   (plb_psb_bridge) tool is overriding PARAMETER C_PLB_DWIDTH value to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\dcr_v29_v1_00_a\data\dcr_v29_v2_1_0.mpd
   line 38 - dcr_bus (dcr_v29) tool is overriding PARAMETER C_DCR_NUM_SLAVES
   value to 2
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\dcr_v29_v1_00_a\data\dcr_v29_v2_1_0.mpd
   line 39 - dcr_bus (dcr_v29) tool is overriding PARAMETER C_DCR_AWIDTH value
   to 10
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\dcr_v29_v1_00_a\data\dcr_v29_v2_1_0.mpd
   line 40 - dcr_bus (dcr_v29) tool is overriding PARAMETER C_DCR_DWIDTH value
   to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\ms_rst_4regs_v1_
   00_a\data\ms_rst_4regs_v2_1_0.mpd line 31 - ms_rst_4regs_0 (ms_rst_4regs)
   tool is overriding PARAMETER C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\ms_rst_4regs_v1_
   00_a\data\ms_rst_4regs_v2_1_0.mpd line 32 - ms_rst_4regs_0 (ms_rst_4regs)
   tool is overriding PARAMETER C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\opb_slave1_v1_00
   _a\data\opb_slave1_v2_1_0.mpd line 31 - opb_slave1_0 (opb_slave1) tool is
   overriding PARAMETER C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\opb_slave1_v1_00
   _a\data\opb_slave1_v2_1_0.mpd line 32 - opb_slave1_0 (opb_slave1) tool is
   overriding PARAMETER C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_emc_v2_00_a\data\plb_emc_v2_1_0.mpd
   line 38 - plb_emc_0 (plb_emc) tool is overriding PARAMETER C_NUM_MASTERS
   value to 3
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_emc_v2_00_a\data\plb_emc_v2_1_0.mpd
   line 92 - plb_emc_0 (plb_emc) tool is overriding PARAMETER C_PLB_DWIDTH value
   to 64


INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_emc_v2_00_a\data\plb_emc_v2_1_0.mpd
   line 93 - plb_emc_0 (plb_emc) tool is overriding PARAMETER C_PLB_AWIDTH value
   to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_emc_v2_00_a\data\plb_emc_v2_1_0.mpd
   line 96 - plb_emc_0 (plb_emc) tool is overriding PARAMETER C_PLB_MID_WIDTH
   value to 2
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpio_v2_1_0.m
   pd line 38 - opb_gpio_0 (opb_gpio) tool is overriding PARAMETER C_OPB_AWIDTH
   value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpio_v2_1_0.m
   pd line 39 - opb_gpio_0 (opb_gpio) tool is overriding PARAMETER C_OPB_DWIDTH
   value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_timer_v1_00_b\data\opb_timer_v2_1_0
   .mpd line 41 - opb_timer_0 (opb_timer) tool is overriding PARAMETER
   C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_timer_v1_00_b\data\opb_timer_v2_1_0
   .mpd line 42 - opb_timer_0 (opb_timer) tool is overriding PARAMETER
   C_OPB_DWIDTH value to 32

Running system level Update ...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core_v2_1_0.tc
l ...

Check platform configuration ...
INFO:MDT - IPNAME:modified_plb_ddr_controller INSTANCE:plb_ddr_controller_i -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs line 143 -
   An example UCF for this core is available and must be modified for use in the
   system. Please refer to the EDK Getting Started guide for the location of
   this file.
IPNAME:plb_v34 INSTANCE:plb_bus -
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs line 129 - 3
master(s) : 5 slave(s)
IPNAME:opb_v20 INSTANCE:opb_bus -
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs line 205 - 2
master(s) : 7 slave(s)
IPNAME:dcr_v29 INSTANCE:dcr_bus -
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs line 338 - 1
master(s) : 2 slave(s)

Check port drivers...



Performing Clock DRCs...

WARNING:MDT - No Top-level Input clock for the design. 


INFO:MDT - The following PARAMETERs of os uCOS-II are ignored as their category
   selection PARAMETER uC-Probe is set to "false" in MSS 
WARNING:MDT - C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mss
   line 20 - Ignoring PARAMETER uC-Probe  ...
WARNING:MDT - C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mss
   line 53 - PARAMETER use_dcr is deprecated !. The parameter USE_DCR for the
   intc driver has been deprecated.  Any reference to this parameter in the MSS
   file will be ignored..
   To avoid seeing this Warning again, please remove PARAMETER use_dcr.
INFO:MDT - List of peripherals addressable from processor instance ppc405_i : 
  - plb_bus
  - plb2opb_bridge_i
  - plb_ddr_controller_i
WARNING:MDT - C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs
   line 143 - No Driver Found for instance plb_ddr_controller_i. To avoid seeing
   this warning, assign the appropriate driver or driver "generic 1.00.a " to
   instance plb_ddr_controller_i

  - plb_bram_if_cntlr_i
WARNING:MDT - C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs
   line 169 - No Driver Found for instance plb_bram_if_cntlr_i. To avoid seeing
   this warning, assign the appropriate driver or driver "generic 1.00.a " to
   instance plb_bram_if_cntlr_i

  - opb_bus
  - opb_gpio_0
  - opb_intc_i
  - RS232_1
  - ms_rst_4regs_0
  - opb_slave1_0
  - opb_timer_0
  - plb_psb_bridge_i
WARNING:MDT - C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs
   line 306 - No Driver Found for instance plb_psb_bridge_i. To avoid seeing
   this warning, assign the appropriate driver or driver "generic 1.00.a " to
   instance plb_psb_bridge_i

  - plb_emc_0
INFO:MDT - List of peripherals addressable from processor instance
   ppc405_ppcjtag_chain : 

Building Directory Structure for ppc405_i



Generating platform libraries and device drivers ...

Running CopyFiles ...

Copying files for os uCOS-II_v2_86_a from
C:\edk_user_repository\Micrium\bsp\uCOS-II_v2_86_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\uCOS-II_v2
_86_a\ ...



Copying files for driver plbarb_v1_01_a from
C:\EDK\sw\XilinxProcessorIPLib\drivers\plbarb_v1_01_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\plbarb_v1_
01_a\ ...



Copying files for driver plb2opb_v1_00_a from
C:\EDK\sw\XilinxProcessorIPLib\drivers\plb2opb_v1_00_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\plb2opb_v1
_00_a\ ...



Copying files for driver opbarb_v1_02_a from
C:\EDK\sw\XilinxProcessorIPLib\drivers\opbarb_v1_02_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\opbarb_v1_
02_a\ ...



Copying files for driver gpio_v2_01_a from
C:\EDK\sw\XilinxProcessorIPLib\drivers\gpio_v2_01_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\gpio_v2_01
_a\ ...



Copying files for driver intc_v1_00_c from
C:\EDK\sw\XilinxProcessorIPLib\drivers\intc_v1_00_c\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\intc_v1_00
_c\ ...



Copying files for driver uartlite_v1_01_a from
C:\EDK\sw\XilinxProcessorIPLib\drivers\uartlite_v1_01_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\uartlite_v
1_01_a\ ...



Copying files for driver ms_rst_4regs_v1_00_a from
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\drivers\ms_rst_4regs_v1_00
_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\ms_rst_4re
gs_v1_00_a\ ...



Copying files for driver opb_slave1_v1_00_a from
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\drivers\opb_slave1_v1_00_a
\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\opb_slave1
_v1_00_a\ ...



Copying files for driver tmrctr_v1_00_b from
C:\EDK\sw\XilinxProcessorIPLib\drivers\tmrctr_v1_00_b\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\tmrctr_v1_
00_b\ ...



Copying files for driver cpu_ppc405_v1_00_a from
C:\EDK\sw\XilinxProcessorIPLib\drivers\cpu_ppc405_v1_00_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\cpu_ppc405
_v1_00_a\ ...



Running DRCs for OSes, Drivers and Libraries ... 
uC/OS-II DRC ...

Running generate for OS'es, Drivers and Libraries ... 



Running post_generate for OS'es, Drivers and Libraries ... 

Running make for Drivers and Libraries ... 

Configuring make for target include using:

make -s include "COMPILER=powerpc-eabi-gcc" "ARCHIVER=powerpc-eabi-ar"
"COMPILER_FLAGS= -O2 -c" "EXTRA_COMPILER_FLAGS=-g" 



Configuring make for target libs using:

make -s libs "COMPILER=powerpc-eabi-gcc" "ARCHIVER=powerpc-eabi-ar"
"COMPILER_FLAGS= -O2 -c" "EXTRA_COMPILER_FLAGS=-g" 
Compiling common


Compiling ipif


powerpc-eabi-ar: creating ../../../lib/libxil.a


Compiling bsp


Compiling plb_arbiter


Compiling plb_to_opb


Compiling opbarb


Compiling gpio


Compiling intc


Compiling uartlite


Compiling ms_rst_4regs


Compiling opb_slave1


Compiling tmrctr


Compiling cpu_ppc405



Libraries generated in
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\lib\ directory

Running execs_generate for OS'es, Drivers and Libraries ... 

Building Directory Structure for ppc405_ppcjtag_chain



Generating platform libraries and device drivers ...

Running CopyFiles ...



Copying files for os standalone_v1_00_a from
C:\EDK\sw\lib\bsp\standalone_v1_00_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_ppcjtag_chain\libsr
c\standalone_v1_00_a\ ...



Copying files for driver cpu_ppc405_v1_00_a from
C:\EDK\sw\XilinxProcessorIPLib\drivers\cpu_ppc405_v1_00_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_ppcjtag_chain\libsr
c\cpu_ppc405_v1_00_a\ ...



Running DRCs for OSes, Drivers and Libraries ... 

Running generate for OS'es, Drivers and Libraries ... 

Running post_generate for OS'es, Drivers and Libraries ... 

Running make for Drivers and Libraries ... 

Configuring make for target include using:

make -s include "COMPILER=powerpc-eabi-gcc" "ARCHIVER=powerpc-eabi-ar"
"COMPILER_FLAGS= -O2 -c" "EXTRA_COMPILER_FLAGS=-g" 



Configuring make for target libs using:

make -s libs "COMPILER=powerpc-eabi-gcc" "ARCHIVER=powerpc-eabi-ar"
"COMPILER_FLAGS= -O2 -c" "EXTRA_COMPILER_FLAGS=-g" 
Compiling common


Compiling bsp


powerpc-eabi-ar: creating ../../../lib/libxil.a


Compiling cpu_ppc405



Libraries generated in
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_ppcjtag_chain\lib\
directory

Running execs_generate for OS'es, Drivers and Libraries ... 

LibGen Done. 




Done!

At Local date and time: Tue May 12 15:31:24 2009
 xbash -q -c "cd /cygdrive/c/Baseline_9_Working_Folder/k-rtos-base-profile-task/; /usr/bin/make -f system.make program; exit;" started...

/usr/bin/bash: igncr: unknown option name


powerpc-eabi-gcc -O2 C:/Micrium/SOFTWARE/EvalBoards/Amirix/AP1000/GNU/EX1_OS/app.c  -o EX1_OS/executable.elf \
      -g    -I./ppc405_i/include/  -L./ppc405_i/lib/  \
  


powerpc-eabi-size EX1_OS/executable.elf 
   text	   data	    bss	    dec	    hex	filename
  29114	    508	  11996	  41618	   a292	EX1_OS/executable.elf





Done!

At Local date and time: Tue May 12 15:31:29 2009
 xbash -q -c "cd /cygdrive/c/Baseline_9_Working_Folder/k-rtos-base-profile-task/; /usr/bin/make -f system.make init_bram; exit;" started...

*********************************************
Initializing BRAM contents of the bitstream
*********************************************
bitinit system.mhs  -pe ppc405_i EX1_OS/executable.elf  \
-bt implementation/system.bit -o implementation/download.bit


/usr/bin/bash: igncr: unknown option name



bitinit version Xilinx EDK 9.1.02 Build EDK_J_SP2.4
Copyright (c) Xilinx Inc. 2002.

Parsing MHS File system.mhs...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/ppc405_v2_00_c/data/ppc405_v2_1_0.tcl ...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_v34_v1_02_a/data/plb_v34_v2_1_0.tcl
...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_bram_if_cntlr_v1_00_b/data/plb_bram_if
_cntlr_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb2opb_bridge_v1_01_a/data/plb2opb_bridge
_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/opb_intc_v1_00_c/data/opb_intc_v2_1_0.tcl
...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/jtagppc_cntlr_v2_00_a/data/jtagppc_cntlr_v
2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_emc_v2_00_a/data/plb_emc_v2_1_0.tcl
...



Overriding IP level properties ...
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\modified_plb_ddr
   _controller_v1_00_c\data\modified_plb_ddr_controller_v2_1_0.mpd line 50 -
   plb_ddr_controller_i (modified_plb_ddr_controller) tool is overriding
   PARAMETER C_FAMILY value to 
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 41 - bram (bram_block) tool is overriding PARAMETER C_FAMILY
   value to 
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 38 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_FAMILY value to 
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 38 - opb_intc_i (opb_intc) tool is overriding PARAMETER C_FAMILY
   value to 
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\plb_psb_bridge_v
   1_00_a\data\plb_psb_bridge_v2_1_0.mpd line 97 - plb_psb_bridge_i
   (plb_psb_bridge) tool is overriding PARAMETER C_FAMILY value to 
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\ppc405_v2_00_c\data\ppc405_v2_1_0.mpd
   line 45 - ppc405_ppcjtag_chain (ppc405) tcl is overriding PARAMETER
   C_ISOCM_DCR_HIGHADDR value to 0b0000010011
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\ppc405_v2_00_c\data\ppc405_v2_1_0.mpd
   line 47 - ppc405_ppcjtag_chain (ppc405) tcl is overriding PARAMETER
   C_DSOCM_DCR_HIGHADDR value to 0b0000100011
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\jtagppc_cntlr_v2_00_a\data\jtagppc_cntl
   r_v2_1_0.mpd line 35 - jtagppc_0 (jtagppc_cntlr) tool is overriding PARAMETER
   C_DEVICE value to 
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\ms_rst_4regs_v1_
   00_a\data\ms_rst_4regs_v2_1_0.mpd line 34 - ms_rst_4regs_0 (ms_rst_4regs)
   tool is overriding PARAMETER C_FAMILY value to 
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\opb_slave1_v1_00
   _a\data\opb_slave1_v2_1_0.mpd line 34 - opb_slave1_0 (opb_slave1) tool is
   overriding PARAMETER C_FAMILY value to 
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpio_v2_1_0.m
   pd line 40 - opb_gpio_0 (opb_gpio) tool is overriding PARAMETER C_FAMILY
   value to 
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_timer_v1_00_b\data\opb_timer_v2_1_0
   .mpd line 34 - opb_timer_0 (opb_timer) tool is overriding PARAMETER C_FAMILY
   value to 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/bram_if_cntlr_v1_00_b/data/bram_if_cntlr_v
2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/emc_common_v2_00_a/data/emc_common_v2_1_0.
tcl ...


Address Map for Processor ppc405_i
  (0b0000000000-0b0011111111) plb_bus	dcr_bus
  (0b0100000000-0b0111111111) plb2opb_bridge_i	dcr_bus
  (0b1000010000-0b1000010011) ppc405_i	
  (0b1000100000-0b1000100011) ppc405_i	
  (0000000000-0x1fffffff) plb_ddr_controller_i	plb_bus
  (0x29000000-0x29ffffff) opb_gpio_0	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4c000000-0x4c00ffff) RS232_1	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4d000000-0x4dffffff) opb_intc_i	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4f000000-0x4f00ffff) ms_rst_4regs_0	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4ff00000-0x4ff03fff) opb_slave1_0	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4fff0000-0x4fffffff) opb_timer_0	plb_bus->plb2opb_bridge_i->opb_bus
  (0x50000000-0x50ffffff) plb_emc_0	plb_bus
  (0xffff0000-0xffffffff) plb_bram_if_cntlr_i	plb_bus
Address Map for Processor ppc405_ppcjtag_chain
  (0b0000010000-0b0000010011) ppc405_ppcjtag_chain	
  (0b0000100000-0b0000100011) ppc405_ppcjtag_chain	

Initializing Memory...
Checking ELFs associated with PPC405 instance ppc405_i for overlap...


Analyzing file EX1_OS/executable.elf...
Running Data2Mem with the following command:
data2mem -bm "implementation/system_bd" -bt "implementation/system.bit"  -bd
"EX1_OS/executable.elf" tag ppc405_i  -o b implementation/download.bit 


Memory Initialization completed successfully.





Done!

At Local date and time: Tue May 12 15:34:28 2009
 xbash -q -c "cd /cygdrive/c/Baseline_9_Working_Folder/k-rtos-base-profile-task/; /usr/bin/make -f system.make swclean; exit;" started...

/usr/bin/bash: igncr: unknown option name


rm -rf ppc405_i/lib/
rm -rf ppc405_ppcjtag_chain/lib/
rm -f libgen.log
rm -f EX1_OS/executable.elf 





Done!

At Local date and time: Tue May 12 15:34:33 2009
 xbash -q -c "cd /cygdrive/c/Baseline_9_Working_Folder/k-rtos-base-profile-task/; /usr/bin/make -f system.make libs; exit;" started...

*********************************************
Creating software libraries...
*********************************************
libgen -mhs system.mhs -p xc2vp100ff1704-6  system.mss


/usr/bin/bash: igncr: unknown option name


libgen
Xilinx EDK 9.1.02 Build EDK_J_SP2.4
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.



Command Line: libgen -mhs system.mhs -p xc2vp100ff1704-6 system.mss 



Output Directory (-od)		: C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\
Part (-p)			: virtex2p

Software Specification file	: system.mss


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/ppc405_v2_00_c/data/ppc405_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_v34_v1_02_a/data/plb_v34_v2_1_0.tcl
...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_bram_if_cntlr_v1_00_b/data/plb_bram_if
_cntlr_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb2opb_bridge_v1_01_a/data/plb2opb_bridge
_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/opb_intc_v1_00_c/data/opb_intc_v2_1_0.tcl
...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/jtagppc_cntlr_v2_00_a/data/jtagppc_cntlr_v
2_1_0.tcl ...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_emc_v2_00_a/data/plb_emc_v2_1_0.tcl
...

Overriding IP level properties ...
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\modified_plb_ddr
   _controller_v1_00_c\data\modified_plb_ddr_controller_v2_1_0.mpd line 50 -
   plb_ddr_controller_i (modified_plb_ddr_controller) tool is overriding
   PARAMETER C_FAMILY value to virtex2p
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 41 - bram (bram_block) tool is overriding PARAMETER C_FAMILY
   value to virtex2p


INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 38 - opb_intc_i (opb_intc) tool is overriding PARAMETER C_FAMILY
   value to virtex2p
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\ppc405_v2_00_c\data\ppc405_v2_1_0.mpd
   line 45 - ppc405_ppcjtag_chain (ppc405) tcl is overriding PARAMETER
   C_ISOCM_DCR_HIGHADDR value to 0b0000010011
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\ppc405_v2_00_c\data\ppc405_v2_1_0.mpd
   line 47 - ppc405_ppcjtag_chain (ppc405) tcl is overriding PARAMETER
   C_DSOCM_DCR_HIGHADDR value to 0b0000100011
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\jtagppc_cntlr_v2_00_a\data\jtagppc_cntl
   r_v2_1_0.mpd line 35 - jtagppc_0 (jtagppc_cntlr) tool is overriding PARAMETER
   C_DEVICE value to 2vp100
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpio_v2_1_0.m
   pd line 40 - opb_gpio_0 (opb_gpio) tool is overriding PARAMETER C_FAMILY
   value to virtex2p
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_timer_v1_00_b\data\opb_timer_v2_1_0
   .mpd line 34 - opb_timer_0 (opb_timer) tool is overriding PARAMETER C_FAMILY
   value to virtex2p

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/bram_if_cntlr_v1_00_b/data/bram_if_cntlr_v
2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/emc_common_v2_00_a/data/emc_common_v2_1_0.
tcl ...


Address Map for Processor ppc405_i
  (0b0000000000-0b0011111111) plb_bus	dcr_bus
  (0b0100000000-0b0111111111) plb2opb_bridge_i	dcr_bus
  (0b1000010000-0b1000010011) ppc405_i	
  (0b1000100000-0b1000100011) ppc405_i	
  (0000000000-0x1fffffff) plb_ddr_controller_i	plb_bus
  (0x29000000-0x29ffffff) opb_gpio_0	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4c000000-0x4c00ffff) RS232_1	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4d000000-0x4dffffff) opb_intc_i	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4f000000-0x4f00ffff) ms_rst_4regs_0	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4ff00000-0x4ff03fff) opb_slave1_0	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4fff0000-0x4fffffff) opb_timer_0	plb_bus->plb2opb_bridge_i->opb_bus
  (0x50000000-0x50ffffff) plb_emc_0	plb_bus
  (0xffff0000-0xffffffff) plb_bram_if_cntlr_i	plb_bus
Address Map for Processor ppc405_ppcjtag_chain
  (0b0000010000-0b0000010011) ppc405_ppcjtag_chain	
  (0b0000100000-0b0000100011) ppc405_ppcjtag_chain	

Check platform address map ...

Overriding system level properties ...
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 41 - plb_bus (plb_v34) tool is overriding PARAMETER C_PLB_NUM_MASTERS
   value to 3
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 43 - plb_bus (plb_v34) tool is overriding PARAMETER C_PLB_MID_WIDTH
   value to 2
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 44 - plb_bus (plb_v34) tool is overriding PARAMETER C_PLB_AWIDTH value
   to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 45 - plb_bus (plb_v34) tool is overriding PARAMETER C_PLB_DWIDTH value
   to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 49 - plb_bus (plb_v34) tool is overriding PARAMETER C_DCR_AWIDTH value
   to 10
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 50 - plb_bus (plb_v34) tool is overriding PARAMETER C_DCR_DWIDTH value
   to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\modified_plb_ddr
   _controller_v1_00_c\data\modified_plb_ddr_controller_v2_1_0.mpd line 53 -
   plb_ddr_controller_i (modified_plb_ddr_controller) tool is overriding
   PARAMETER C_PLB_NUM_MASTERS value to 3
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\modified_plb_ddr
   _controller_v1_00_c\data\modified_plb_ddr_controller_v2_1_0.mpd line 54 -
   plb_ddr_controller_i (modified_plb_ddr_controller) tool is overriding
   PARAMETER C_PLB_MID_WIDTH value to 2
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\modified_plb_ddr
   _controller_v1_00_c\data\modified_plb_ddr_controller_v2_1_0.mpd line 55 -
   plb_ddr_controller_i (modified_plb_ddr_controller) tool is overriding
   PARAMETER C_PLB_AWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\modified_plb_ddr
   _controller_v1_00_c\data\modified_plb_ddr_controller_v2_1_0.mpd line 56 -
   plb_ddr_controller_i (modified_plb_ddr_controller) tool is overriding
   PARAMETER C_PLB_DWIDTH value to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\data\plb_bram
   _if_cntlr_v2_1_0.mpd line 42 - plb_bram_if_cntlr_i (plb_bram_if_cntlr) tool
   is overriding PARAMETER c_num_masters value to 3
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\data\plb_bram
   _if_cntlr_v2_1_0.mpd line 46 - plb_bram_if_cntlr_i (plb_bram_if_cntlr) tool
   is overriding PARAMETER c_plb_dwidth value to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\data\plb_bram
   _if_cntlr_v2_1_0.mpd line 47 - plb_bram_if_cntlr_i (plb_bram_if_cntlr) tool
   is overriding PARAMETER c_plb_awidth value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\data\plb_bram
   _if_cntlr_v2_1_0.mpd line 49 - plb_bram_if_cntlr_i (plb_bram_if_cntlr) tool
   is overriding PARAMETER c_plb_mid_width value to 2


INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 38 - bram (bram_block) tool is overriding PARAMETER C_PORT_DWIDTH
   value to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 39 - bram (bram_block) tool is overriding PARAMETER C_PORT_AWIDTH
   value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 40 - bram (bram_block) tool is overriding PARAMETER C_NUM_WE
   value to 8
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 48 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_PLB_AWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 49 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_PLB_DWIDTH value to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 50 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_PLB_NUM_MASTERS value to 3
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 51 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_PLB_MID_WIDTH value to 2
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 52 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 53 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 56 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_DCR_AWIDTH value to 10
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 57 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_DCR_DWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 36 - opb_bus (opb_v20) tool is overriding PARAMETER C_OPB_AWIDTH value
   to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 37 - opb_bus (opb_v20) tool is overriding PARAMETER C_OPB_DWIDTH value
   to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 38 - opb_bus (opb_v20) tool is overriding PARAMETER C_NUM_MASTERS value
   to 2
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 39 - opb_bus (opb_v20) tool is overriding PARAMETER C_NUM_SLAVES value
   to 7
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 42 - opb_intc_i (opb_intc) tool is overriding PARAMETER C_OPB_AWIDTH
   value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 43 - opb_intc_i (opb_intc) tool is overriding PARAMETER C_OPB_DWIDTH
   value to 32
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core_v2_1_0.tc
l ...
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 46 - opb_intc_i (opb_intc) tcl is overriding PARAMETER
   C_NUM_INTR_INPUTS value to 21
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core_v2_1_0.tc
l ...
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 47 - opb_intc_i (opb_intc) tcl is overriding PARAMETER C_KIND_OF_INTR
   value to 0b00000000000000000000000001000000
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core_v2_1_0.tc
l ...


INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 48 - opb_intc_i (opb_intc) tcl is overriding PARAMETER C_KIND_OF_EDGE
   value to 0b00000000000000000000000001000000
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core_v2_1_0.tc
l ...
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 49 - opb_intc_i (opb_intc) tcl is overriding PARAMETER C_KIND_OF_LVL
   value to 0b00000000000000000000000000000001
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_uartlite_v1_00_b\data\opb_uartlite_
   v2_1_0.mpd line 37 - RS232_1 (opb_uartlite) tool is overriding PARAMETER
   C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_uartlite_v1_00_b\data\opb_uartlite_
   v2_1_0.mpd line 38 - RS232_1 (opb_uartlite) tool is overriding PARAMETER
   C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\opbslave_ext_bri
   dge_v3_10_a\data\opbslave_ext_bridge_v2_1_0.mpd line 20 -
   opbslave_ext_bridge_i (opbslave_ext_bridge) tool is overriding PARAMETER
   C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\opbslave_ext_bri
   dge_v3_10_a\data\opbslave_ext_bridge_v2_1_0.mpd line 21 -
   opbslave_ext_bridge_i (opbslave_ext_bridge) tool is overriding PARAMETER
   C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\plb_psb_bridge_v
   1_00_a\data\plb_psb_bridge_v2_1_0.mpd line 87 - plb_psb_bridge_i
   (plb_psb_bridge) tool is overriding PARAMETER C_PLB_NUM_MASTERS value to 3
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\plb_psb_bridge_v
   1_00_a\data\plb_psb_bridge_v2_1_0.mpd line 88 - plb_psb_bridge_i
   (plb_psb_bridge) tool is overriding PARAMETER C_PLB_MID_WIDTH value to 2
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\plb_psb_bridge_v
   1_00_a\data\plb_psb_bridge_v2_1_0.mpd line 93 - plb_psb_bridge_i
   (plb_psb_bridge) tool is overriding PARAMETER C_PLB_AWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\plb_psb_bridge_v
   1_00_a\data\plb_psb_bridge_v2_1_0.mpd line 94 - plb_psb_bridge_i
   (plb_psb_bridge) tool is overriding PARAMETER C_PLB_DWIDTH value to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\dcr_v29_v1_00_a\data\dcr_v29_v2_1_0.mpd
   line 38 - dcr_bus (dcr_v29) tool is overriding PARAMETER C_DCR_NUM_SLAVES
   value to 2
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\dcr_v29_v1_00_a\data\dcr_v29_v2_1_0.mpd
   line 39 - dcr_bus (dcr_v29) tool is overriding PARAMETER C_DCR_AWIDTH value
   to 10
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\dcr_v29_v1_00_a\data\dcr_v29_v2_1_0.mpd
   line 40 - dcr_bus (dcr_v29) tool is overriding PARAMETER C_DCR_DWIDTH value
   to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\ms_rst_4regs_v1_
   00_a\data\ms_rst_4regs_v2_1_0.mpd line 31 - ms_rst_4regs_0 (ms_rst_4regs)
   tool is overriding PARAMETER C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\ms_rst_4regs_v1_
   00_a\data\ms_rst_4regs_v2_1_0.mpd line 32 - ms_rst_4regs_0 (ms_rst_4regs)
   tool is overriding PARAMETER C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\opb_slave1_v1_00
   _a\data\opb_slave1_v2_1_0.mpd line 31 - opb_slave1_0 (opb_slave1) tool is
   overriding PARAMETER C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\opb_slave1_v1_00
   _a\data\opb_slave1_v2_1_0.mpd line 32 - opb_slave1_0 (opb_slave1) tool is
   overriding PARAMETER C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_emc_v2_00_a\data\plb_emc_v2_1_0.mpd
   line 38 - plb_emc_0 (plb_emc) tool is overriding PARAMETER C_NUM_MASTERS
   value to 3
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_emc_v2_00_a\data\plb_emc_v2_1_0.mpd
   line 92 - plb_emc_0 (plb_emc) tool is overriding PARAMETER C_PLB_DWIDTH value
   to 64


INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_emc_v2_00_a\data\plb_emc_v2_1_0.mpd
   line 93 - plb_emc_0 (plb_emc) tool is overriding PARAMETER C_PLB_AWIDTH value
   to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_emc_v2_00_a\data\plb_emc_v2_1_0.mpd
   line 96 - plb_emc_0 (plb_emc) tool is overriding PARAMETER C_PLB_MID_WIDTH
   value to 2
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpio_v2_1_0.m
   pd line 38 - opb_gpio_0 (opb_gpio) tool is overriding PARAMETER C_OPB_AWIDTH
   value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpio_v2_1_0.m
   pd line 39 - opb_gpio_0 (opb_gpio) tool is overriding PARAMETER C_OPB_DWIDTH
   value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_timer_v1_00_b\data\opb_timer_v2_1_0
   .mpd line 41 - opb_timer_0 (opb_timer) tool is overriding PARAMETER
   C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_timer_v1_00_b\data\opb_timer_v2_1_0
   .mpd line 42 - opb_timer_0 (opb_timer) tool is overriding PARAMETER
   C_OPB_DWIDTH value to 32

Running system level Update ...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core_v2_1_0.tc
l ...

Check platform configuration ...
INFO:MDT - IPNAME:modified_plb_ddr_controller INSTANCE:plb_ddr_controller_i -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs line 143 -
   An example UCF for this core is available and must be modified for use in the
   system. Please refer to the EDK Getting Started guide for the location of
   this file.
IPNAME:plb_v34 INSTANCE:plb_bus -
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs line 129 - 3
master(s) : 5 slave(s)
IPNAME:opb_v20 INSTANCE:opb_bus -
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs line 205 - 2
master(s) : 7 slave(s)
IPNAME:dcr_v29 INSTANCE:dcr_bus -
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs line 338 - 1
master(s) : 2 slave(s)

Check port drivers...



Performing Clock DRCs...

WARNING:MDT - No Top-level Input clock for the design. 


INFO:MDT - The following PARAMETERs of os uCOS-II are ignored as their category
   selection PARAMETER uC-Probe is set to "false" in MSS 
WARNING:MDT - C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mss
   line 20 - Ignoring PARAMETER uC-Probe  ...
WARNING:MDT - C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mss
   line 53 - PARAMETER use_dcr is deprecated !. The parameter USE_DCR for the
   intc driver has been deprecated.  Any reference to this parameter in the MSS
   file will be ignored..
   To avoid seeing this Warning again, please remove PARAMETER use_dcr.
INFO:MDT - List of peripherals addressable from processor instance ppc405_i : 
  - plb_bus
  - plb2opb_bridge_i
  - plb_ddr_controller_i
WARNING:MDT - C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs
   line 143 - No Driver Found for instance plb_ddr_controller_i. To avoid seeing
   this warning, assign the appropriate driver or driver "generic 1.00.a " to
   instance plb_ddr_controller_i

  - plb_bram_if_cntlr_i
WARNING:MDT - C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs
   line 169 - No Driver Found for instance plb_bram_if_cntlr_i. To avoid seeing
   this warning, assign the appropriate driver or driver "generic 1.00.a " to
   instance plb_bram_if_cntlr_i

  - opb_bus
  - opb_gpio_0
  - opb_intc_i
  - RS232_1
  - ms_rst_4regs_0
  - opb_slave1_0
  - opb_timer_0
  - plb_psb_bridge_i
WARNING:MDT - C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs
   line 306 - No Driver Found for instance plb_psb_bridge_i. To avoid seeing
   this warning, assign the appropriate driver or driver "generic 1.00.a " to
   instance plb_psb_bridge_i

  - plb_emc_0
INFO:MDT - List of peripherals addressable from processor instance
   ppc405_ppcjtag_chain : 

Building Directory Structure for ppc405_i



Generating platform libraries and device drivers ...

Running CopyFiles ...

Copying files for os uCOS-II_v2_86_a from
C:\edk_user_repository\Micrium\bsp\uCOS-II_v2_86_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\uCOS-II_v2
_86_a\ ...



Copying files for driver plbarb_v1_01_a from
C:\EDK\sw\XilinxProcessorIPLib\drivers\plbarb_v1_01_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\plbarb_v1_
01_a\ ...



Copying files for driver plb2opb_v1_00_a from
C:\EDK\sw\XilinxProcessorIPLib\drivers\plb2opb_v1_00_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\plb2opb_v1
_00_a\ ...



Copying files for driver opbarb_v1_02_a from
C:\EDK\sw\XilinxProcessorIPLib\drivers\opbarb_v1_02_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\opbarb_v1_
02_a\ ...



Copying files for driver gpio_v2_01_a from
C:\EDK\sw\XilinxProcessorIPLib\drivers\gpio_v2_01_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\gpio_v2_01
_a\ ...



Copying files for driver intc_v1_00_c from
C:\EDK\sw\XilinxProcessorIPLib\drivers\intc_v1_00_c\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\intc_v1_00
_c\ ...



Copying files for driver uartlite_v1_01_a from
C:\EDK\sw\XilinxProcessorIPLib\drivers\uartlite_v1_01_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\uartlite_v
1_01_a\ ...



Copying files for driver ms_rst_4regs_v1_00_a from
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\drivers\ms_rst_4regs_v1_00
_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\ms_rst_4re
gs_v1_00_a\ ...



Copying files for driver opb_slave1_v1_00_a from
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\drivers\opb_slave1_v1_00_a
\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\opb_slave1
_v1_00_a\ ...



Copying files for driver tmrctr_v1_00_b from
C:\EDK\sw\XilinxProcessorIPLib\drivers\tmrctr_v1_00_b\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\tmrctr_v1_
00_b\ ...



Copying files for driver cpu_ppc405_v1_00_a from
C:\EDK\sw\XilinxProcessorIPLib\drivers\cpu_ppc405_v1_00_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\cpu_ppc405
_v1_00_a\ ...



Running DRCs for OSes, Drivers and Libraries ... 
uC/OS-II DRC ...

Running generate for OS'es, Drivers and Libraries ... 



Running post_generate for OS'es, Drivers and Libraries ... 

Running make for Drivers and Libraries ... 

Configuring make for target include using:

make -s include "COMPILER=powerpc-eabi-gcc" "ARCHIVER=powerpc-eabi-ar"
"COMPILER_FLAGS= -O2 -c" "EXTRA_COMPILER_FLAGS=-g" 



Configuring make for target libs using:

make -s libs "COMPILER=powerpc-eabi-gcc" "ARCHIVER=powerpc-eabi-ar"
"COMPILER_FLAGS= -O2 -c" "EXTRA_COMPILER_FLAGS=-g" 
Compiling common


Compiling ipif


powerpc-eabi-ar: creating ../../../lib/libxil.a


Compiling bsp


Compiling plb_arbiter


Compiling plb_to_opb


Compiling opbarb


Compiling gpio


Compiling intc


Compiling uartlite


Compiling ms_rst_4regs


Compiling opb_slave1


Compiling tmrctr


Compiling cpu_ppc405



Libraries generated in
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\lib\ directory

Running execs_generate for OS'es, Drivers and Libraries ... 

Building Directory Structure for ppc405_ppcjtag_chain



Generating platform libraries and device drivers ...

Running CopyFiles ...



Copying files for os standalone_v1_00_a from
C:\EDK\sw\lib\bsp\standalone_v1_00_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_ppcjtag_chain\libsr
c\standalone_v1_00_a\ ...



Copying files for driver cpu_ppc405_v1_00_a from
C:\EDK\sw\XilinxProcessorIPLib\drivers\cpu_ppc405_v1_00_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_ppcjtag_chain\libsr
c\cpu_ppc405_v1_00_a\ ...



Running DRCs for OSes, Drivers and Libraries ... 



Running generate for OS'es, Drivers and Libraries ... 

Running post_generate for OS'es, Drivers and Libraries ... 

Running make for Drivers and Libraries ... 

Configuring make for target include using:

make -s include "COMPILER=powerpc-eabi-gcc" "ARCHIVER=powerpc-eabi-ar"
"COMPILER_FLAGS= -O2 -c" "EXTRA_COMPILER_FLAGS=-g" 



Configuring make for target libs using:

make -s libs "COMPILER=powerpc-eabi-gcc" "ARCHIVER=powerpc-eabi-ar"
"COMPILER_FLAGS= -O2 -c" "EXTRA_COMPILER_FLAGS=-g" 


Compiling common


powerpc-eabi-ar: creating ../../../lib/libxil.a


Compiling bsp


Compiling cpu_ppc405



Libraries generated in
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_ppcjtag_chain\lib\
directory

Running execs_generate for OS'es, Drivers and Libraries ... 

LibGen Done. 




Done!

At Local date and time: Tue May 12 15:35:01 2009
 xbash -q -c "cd /cygdrive/c/Baseline_9_Working_Folder/k-rtos-base-profile-task/; /usr/bin/make -f system.make program; exit;" started...

/usr/bin/bash: igncr: unknown option name


powerpc-eabi-gcc -O2 C:/Micrium/SOFTWARE/EvalBoards/Amirix/AP1000/GNU/EX1_OS/app.c  -o EX1_OS/executable.elf \
      -g    -I./ppc405_i/include/  -L./ppc405_i/lib/  \
  


powerpc-eabi-size EX1_OS/executable.elf 
   text	   data	    bss	    dec	    hex	filename
  29114	    508	  11996	  41618	   a292	EX1_OS/executable.elf





Done!

At Local date and time: Tue May 12 15:35:06 2009
 xbash -q -c "cd /cygdrive/c/Baseline_9_Working_Folder/k-rtos-base-profile-task/; /usr/bin/make -f system.make init_bram; exit;" started...

*********************************************
Initializing BRAM contents of the bitstream
*********************************************
bitinit system.mhs  -pe ppc405_i EX1_OS/executable.elf  \
-bt implementation/system.bit -o implementation/download.bit


/usr/bin/bash: igncr: unknown option name



bitinit version Xilinx EDK 9.1.02 Build EDK_J_SP2.4
Copyright (c) Xilinx Inc. 2002.

Parsing MHS File system.mhs...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/ppc405_v2_00_c/data/ppc405_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_v34_v1_02_a/data/plb_v34_v2_1_0.tcl
...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_bram_if_cntlr_v1_00_b/data/plb_bram_if
_cntlr_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb2opb_bridge_v1_01_a/data/plb2opb_bridge
_v2_1_0.tcl ...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/opb_intc_v1_00_c/data/opb_intc_v2_1_0.tcl
...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/jtagppc_cntlr_v2_00_a/data/jtagppc_cntlr_v
2_1_0.tcl ...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_emc_v2_00_a/data/plb_emc_v2_1_0.tcl
...

Overriding IP level properties ...
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\modified_plb_ddr
   _controller_v1_00_c\data\modified_plb_ddr_controller_v2_1_0.mpd line 50 -
   plb_ddr_controller_i (modified_plb_ddr_controller) tool is overriding
   PARAMETER C_FAMILY value to 
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 41 - bram (bram_block) tool is overriding PARAMETER C_FAMILY
   value to 
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 38 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_FAMILY value to 
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 38 - opb_intc_i (opb_intc) tool is overriding PARAMETER C_FAMILY
   value to 
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\plb_psb_bridge_v
   1_00_a\data\plb_psb_bridge_v2_1_0.mpd line 97 - plb_psb_bridge_i
   (plb_psb_bridge) tool is overriding PARAMETER C_FAMILY value to 
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\ppc405_v2_00_c\data\ppc405_v2_1_0.mpd
   line 45 - ppc405_ppcjtag_chain (ppc405) tcl is overriding PARAMETER
   C_ISOCM_DCR_HIGHADDR value to 0b0000010011
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\ppc405_v2_00_c\data\ppc405_v2_1_0.mpd
   line 47 - ppc405_ppcjtag_chain (ppc405) tcl is overriding PARAMETER
   C_DSOCM_DCR_HIGHADDR value to 0b0000100011
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\jtagppc_cntlr_v2_00_a\data\jtagppc_cntl
   r_v2_1_0.mpd line 35 - jtagppc_0 (jtagppc_cntlr) tool is overriding PARAMETER
   C_DEVICE value to 
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\ms_rst_4regs_v1_
   00_a\data\ms_rst_4regs_v2_1_0.mpd line 34 - ms_rst_4regs_0 (ms_rst_4regs)
   tool is overriding PARAMETER C_FAMILY value to 
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\opb_slave1_v1_00
   _a\data\opb_slave1_v2_1_0.mpd line 34 - opb_slave1_0 (opb_slave1) tool is
   overriding PARAMETER C_FAMILY value to 
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpio_v2_1_0.m
   pd line 40 - opb_gpio_0 (opb_gpio) tool is overriding PARAMETER C_FAMILY
   value to 
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_timer_v1_00_b\data\opb_timer_v2_1_0
   .mpd line 34 - opb_timer_0 (opb_timer) tool is overriding PARAMETER C_FAMILY
   value to 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/bram_if_cntlr_v1_00_b/data/bram_if_cntlr_v
2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/emc_common_v2_00_a/data/emc_common_v2_1_0.
tcl ...


Address Map for Processor ppc405_i
  (0b0000000000-0b0011111111) plb_bus	dcr_bus
  (0b0100000000-0b0111111111) plb2opb_bridge_i	dcr_bus
  (0b1000010000-0b1000010011) ppc405_i	
  (0b1000100000-0b1000100011) ppc405_i	
  (0000000000-0x1fffffff) plb_ddr_controller_i	plb_bus
  (0x29000000-0x29ffffff) opb_gpio_0	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4c000000-0x4c00ffff) RS232_1	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4d000000-0x4dffffff) opb_intc_i	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4f000000-0x4f00ffff) ms_rst_4regs_0	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4ff00000-0x4ff03fff) opb_slave1_0	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4fff0000-0x4fffffff) opb_timer_0	plb_bus->plb2opb_bridge_i->opb_bus
  (0x50000000-0x50ffffff) plb_emc_0	plb_bus
  (0xffff0000-0xffffffff) plb_bram_if_cntlr_i	plb_bus
Address Map for Processor ppc405_ppcjtag_chain
  (0b0000010000-0b0000010011) ppc405_ppcjtag_chain	
  (0b0000100000-0b0000100011) ppc405_ppcjtag_chain	

Initializing Memory...
Checking ELFs associated with PPC405 instance ppc405_i for overlap...


Analyzing file EX1_OS/executable.elf...
Running Data2Mem with the following command:
data2mem -bm "implementation/system_bd" -bt "implementation/system.bit"  -bd
"EX1_OS/executable.elf" tag ppc405_i  -o b implementation/download.bit 


Memory Initialization completed successfully.





Done!

At Local date and time: Tue May 12 15:38:47 2009
 xbash -q -c "cd /cygdrive/c/Baseline_9_Working_Folder/k-rtos-base-profile-task/; /usr/bin/make -f system.make swclean; exit;" started...

/usr/bin/bash: igncr: unknown option name


rm -rf ppc405_i/lib/
rm -rf ppc405_ppcjtag_chain/lib/
rm -f libgen.log
rm -f EX1_OS/executable.elf 





Done!

At Local date and time: Tue May 12 15:38:53 2009
 xbash -q -c "cd /cygdrive/c/Baseline_9_Working_Folder/k-rtos-base-profile-task/; /usr/bin/make -f system.make libs; exit;" started...

*********************************************
Creating software libraries...
*********************************************
libgen -mhs system.mhs -p xc2vp100ff1704-6  system.mss


/usr/bin/bash: igncr: unknown option name


libgen
Xilinx EDK 9.1.02 Build EDK_J_SP2.4
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.



Command Line: libgen -mhs system.mhs -p xc2vp100ff1704-6 system.mss 



Output Directory (-od)		: C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\
Part (-p)			: virtex2p

Software Specification file	: system.mss


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/ppc405_v2_00_c/data/ppc405_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_v34_v1_02_a/data/plb_v34_v2_1_0.tcl
...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_bram_if_cntlr_v1_00_b/data/plb_bram_if
_cntlr_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb2opb_bridge_v1_01_a/data/plb2opb_bridge
_v2_1_0.tcl ...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/opb_intc_v1_00_c/data/opb_intc_v2_1_0.tcl
...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/jtagppc_cntlr_v2_00_a/data/jtagppc_cntlr_v
2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_emc_v2_00_a/data/plb_emc_v2_1_0.tcl
...



Overriding IP level properties ...
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\modified_plb_ddr
   _controller_v1_00_c\data\modified_plb_ddr_controller_v2_1_0.mpd line 50 -
   plb_ddr_controller_i (modified_plb_ddr_controller) tool is overriding
   PARAMETER C_FAMILY value to virtex2p
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 41 - bram (bram_block) tool is overriding PARAMETER C_FAMILY
   value to virtex2p
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 38 - opb_intc_i (opb_intc) tool is overriding PARAMETER C_FAMILY
   value to virtex2p
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\ppc405_v2_00_c\data\ppc405_v2_1_0.mpd
   line 45 - ppc405_ppcjtag_chain (ppc405) tcl is overriding PARAMETER
   C_ISOCM_DCR_HIGHADDR value to 0b0000010011
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\ppc405_v2_00_c\data\ppc405_v2_1_0.mpd
   line 47 - ppc405_ppcjtag_chain (ppc405) tcl is overriding PARAMETER
   C_DSOCM_DCR_HIGHADDR value to 0b0000100011
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\jtagppc_cntlr_v2_00_a\data\jtagppc_cntl
   r_v2_1_0.mpd line 35 - jtagppc_0 (jtagppc_cntlr) tool is overriding PARAMETER
   C_DEVICE value to 2vp100


INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpio_v2_1_0.m
   pd line 40 - opb_gpio_0 (opb_gpio) tool is overriding PARAMETER C_FAMILY
   value to virtex2p
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_timer_v1_00_b\data\opb_timer_v2_1_0
   .mpd line 34 - opb_timer_0 (opb_timer) tool is overriding PARAMETER C_FAMILY
   value to virtex2p

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/bram_if_cntlr_v1_00_b/data/bram_if_cntlr_v
2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/emc_common_v2_00_a/data/emc_common_v2_1_0.
tcl ...


Address Map for Processor ppc405_i
  (0b0000000000-0b0011111111) plb_bus	dcr_bus
  (0b0100000000-0b0111111111) plb2opb_bridge_i	dcr_bus
  (0b1000010000-0b1000010011) ppc405_i	
  (0b1000100000-0b1000100011) ppc405_i	
  (0000000000-0x1fffffff) plb_ddr_controller_i	plb_bus
  (0x29000000-0x29ffffff) opb_gpio_0	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4c000000-0x4c00ffff) RS232_1	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4d000000-0x4dffffff) opb_intc_i	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4f000000-0x4f00ffff) ms_rst_4regs_0	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4ff00000-0x4ff03fff) opb_slave1_0	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4fff0000-0x4fffffff) opb_timer_0	plb_bus->plb2opb_bridge_i->opb_bus
  (0x50000000-0x50ffffff) plb_emc_0	plb_bus
  (0xffff0000-0xffffffff) plb_bram_if_cntlr_i	plb_bus
Address Map for Processor ppc405_ppcjtag_chain
  (0b0000010000-0b0000010011) ppc405_ppcjtag_chain	
  (0b0000100000-0b0000100011) ppc405_ppcjtag_chain	

Check platform address map ...

Overriding system level properties ...
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 41 - plb_bus (plb_v34) tool is overriding PARAMETER C_PLB_NUM_MASTERS
   value to 3
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 43 - plb_bus (plb_v34) tool is overriding PARAMETER C_PLB_MID_WIDTH
   value to 2
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 44 - plb_bus (plb_v34) tool is overriding PARAMETER C_PLB_AWIDTH value
   to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 45 - plb_bus (plb_v34) tool is overriding PARAMETER C_PLB_DWIDTH value
   to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 49 - plb_bus (plb_v34) tool is overriding PARAMETER C_DCR_AWIDTH value
   to 10
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 50 - plb_bus (plb_v34) tool is overriding PARAMETER C_DCR_DWIDTH value
   to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\modified_plb_ddr
   _controller_v1_00_c\data\modified_plb_ddr_controller_v2_1_0.mpd line 53 -
   plb_ddr_controller_i (modified_plb_ddr_controller) tool is overriding
   PARAMETER C_PLB_NUM_MASTERS value to 3
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\modified_plb_ddr
   _controller_v1_00_c\data\modified_plb_ddr_controller_v2_1_0.mpd line 54 -
   plb_ddr_controller_i (modified_plb_ddr_controller) tool is overriding
   PARAMETER C_PLB_MID_WIDTH value to 2
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\modified_plb_ddr
   _controller_v1_00_c\data\modified_plb_ddr_controller_v2_1_0.mpd line 55 -
   plb_ddr_controller_i (modified_plb_ddr_controller) tool is overriding
   PARAMETER C_PLB_AWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\modified_plb_ddr
   _controller_v1_00_c\data\modified_plb_ddr_controller_v2_1_0.mpd line 56 -
   plb_ddr_controller_i (modified_plb_ddr_controller) tool is overriding
   PARAMETER C_PLB_DWIDTH value to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\data\plb_bram
   _if_cntlr_v2_1_0.mpd line 42 - plb_bram_if_cntlr_i (plb_bram_if_cntlr) tool
   is overriding PARAMETER c_num_masters value to 3
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\data\plb_bram
   _if_cntlr_v2_1_0.mpd line 46 - plb_bram_if_cntlr_i (plb_bram_if_cntlr) tool
   is overriding PARAMETER c_plb_dwidth value to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\data\plb_bram
   _if_cntlr_v2_1_0.mpd line 47 - plb_bram_if_cntlr_i (plb_bram_if_cntlr) tool
   is overriding PARAMETER c_plb_awidth value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\data\plb_bram
   _if_cntlr_v2_1_0.mpd line 49 - plb_bram_if_cntlr_i (plb_bram_if_cntlr) tool
   is overriding PARAMETER c_plb_mid_width value to 2


INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 38 - bram (bram_block) tool is overriding PARAMETER C_PORT_DWIDTH
   value to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 39 - bram (bram_block) tool is overriding PARAMETER C_PORT_AWIDTH
   value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 40 - bram (bram_block) tool is overriding PARAMETER C_NUM_WE
   value to 8
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 48 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_PLB_AWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 49 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_PLB_DWIDTH value to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 50 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_PLB_NUM_MASTERS value to 3
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 51 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_PLB_MID_WIDTH value to 2
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 52 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 53 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 56 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_DCR_AWIDTH value to 10
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 57 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_DCR_DWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 36 - opb_bus (opb_v20) tool is overriding PARAMETER C_OPB_AWIDTH value
   to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 37 - opb_bus (opb_v20) tool is overriding PARAMETER C_OPB_DWIDTH value
   to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 38 - opb_bus (opb_v20) tool is overriding PARAMETER C_NUM_MASTERS value
   to 2
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 39 - opb_bus (opb_v20) tool is overriding PARAMETER C_NUM_SLAVES value
   to 7
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 42 - opb_intc_i (opb_intc) tool is overriding PARAMETER C_OPB_AWIDTH
   value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 43 - opb_intc_i (opb_intc) tool is overriding PARAMETER C_OPB_DWIDTH
   value to 32
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core_v2_1_0.tc
l ...
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 46 - opb_intc_i (opb_intc) tcl is overriding PARAMETER
   C_NUM_INTR_INPUTS value to 21
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core_v2_1_0.tc
l ...
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 47 - opb_intc_i (opb_intc) tcl is overriding PARAMETER C_KIND_OF_INTR
   value to 0b00000000000000000000000001000000
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core_v2_1_0.tc
l ...


INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 48 - opb_intc_i (opb_intc) tcl is overriding PARAMETER C_KIND_OF_EDGE
   value to 0b00000000000000000000000001000000
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core_v2_1_0.tc
l ...
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 49 - opb_intc_i (opb_intc) tcl is overriding PARAMETER C_KIND_OF_LVL
   value to 0b00000000000000000000000000000001
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_uartlite_v1_00_b\data\opb_uartlite_
   v2_1_0.mpd line 37 - RS232_1 (opb_uartlite) tool is overriding PARAMETER
   C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_uartlite_v1_00_b\data\opb_uartlite_
   v2_1_0.mpd line 38 - RS232_1 (opb_uartlite) tool is overriding PARAMETER
   C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\opbslave_ext_bri
   dge_v3_10_a\data\opbslave_ext_bridge_v2_1_0.mpd line 20 -
   opbslave_ext_bridge_i (opbslave_ext_bridge) tool is overriding PARAMETER
   C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\opbslave_ext_bri
   dge_v3_10_a\data\opbslave_ext_bridge_v2_1_0.mpd line 21 -
   opbslave_ext_bridge_i (opbslave_ext_bridge) tool is overriding PARAMETER
   C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\plb_psb_bridge_v
   1_00_a\data\plb_psb_bridge_v2_1_0.mpd line 87 - plb_psb_bridge_i
   (plb_psb_bridge) tool is overriding PARAMETER C_PLB_NUM_MASTERS value to 3
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\plb_psb_bridge_v
   1_00_a\data\plb_psb_bridge_v2_1_0.mpd line 88 - plb_psb_bridge_i
   (plb_psb_bridge) tool is overriding PARAMETER C_PLB_MID_WIDTH value to 2
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\plb_psb_bridge_v
   1_00_a\data\plb_psb_bridge_v2_1_0.mpd line 93 - plb_psb_bridge_i
   (plb_psb_bridge) tool is overriding PARAMETER C_PLB_AWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\plb_psb_bridge_v
   1_00_a\data\plb_psb_bridge_v2_1_0.mpd line 94 - plb_psb_bridge_i
   (plb_psb_bridge) tool is overriding PARAMETER C_PLB_DWIDTH value to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\dcr_v29_v1_00_a\data\dcr_v29_v2_1_0.mpd
   line 38 - dcr_bus (dcr_v29) tool is overriding PARAMETER C_DCR_NUM_SLAVES
   value to 2
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\dcr_v29_v1_00_a\data\dcr_v29_v2_1_0.mpd
   line 39 - dcr_bus (dcr_v29) tool is overriding PARAMETER C_DCR_AWIDTH value
   to 10
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\dcr_v29_v1_00_a\data\dcr_v29_v2_1_0.mpd
   line 40 - dcr_bus (dcr_v29) tool is overriding PARAMETER C_DCR_DWIDTH value
   to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\ms_rst_4regs_v1_
   00_a\data\ms_rst_4regs_v2_1_0.mpd line 31 - ms_rst_4regs_0 (ms_rst_4regs)
   tool is overriding PARAMETER C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\ms_rst_4regs_v1_
   00_a\data\ms_rst_4regs_v2_1_0.mpd line 32 - ms_rst_4regs_0 (ms_rst_4regs)
   tool is overriding PARAMETER C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\opb_slave1_v1_00
   _a\data\opb_slave1_v2_1_0.mpd line 31 - opb_slave1_0 (opb_slave1) tool is
   overriding PARAMETER C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\opb_slave1_v1_00
   _a\data\opb_slave1_v2_1_0.mpd line 32 - opb_slave1_0 (opb_slave1) tool is
   overriding PARAMETER C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_emc_v2_00_a\data\plb_emc_v2_1_0.mpd
   line 38 - plb_emc_0 (plb_emc) tool is overriding PARAMETER C_NUM_MASTERS
   value to 3
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_emc_v2_00_a\data\plb_emc_v2_1_0.mpd
   line 92 - plb_emc_0 (plb_emc) tool is overriding PARAMETER C_PLB_DWIDTH value
   to 64


INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_emc_v2_00_a\data\plb_emc_v2_1_0.mpd
   line 93 - plb_emc_0 (plb_emc) tool is overriding PARAMETER C_PLB_AWIDTH value
   to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_emc_v2_00_a\data\plb_emc_v2_1_0.mpd
   line 96 - plb_emc_0 (plb_emc) tool is overriding PARAMETER C_PLB_MID_WIDTH
   value to 2
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpio_v2_1_0.m
   pd line 38 - opb_gpio_0 (opb_gpio) tool is overriding PARAMETER C_OPB_AWIDTH
   value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpio_v2_1_0.m
   pd line 39 - opb_gpio_0 (opb_gpio) tool is overriding PARAMETER C_OPB_DWIDTH
   value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_timer_v1_00_b\data\opb_timer_v2_1_0
   .mpd line 41 - opb_timer_0 (opb_timer) tool is overriding PARAMETER
   C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_timer_v1_00_b\data\opb_timer_v2_1_0
   .mpd line 42 - opb_timer_0 (opb_timer) tool is overriding PARAMETER
   C_OPB_DWIDTH value to 32

Running system level Update ...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core_v2_1_0.tc
l ...

Check platform configuration ...
INFO:MDT - IPNAME:modified_plb_ddr_controller INSTANCE:plb_ddr_controller_i -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs line 143 -
   An example UCF for this core is available and must be modified for use in the
   system. Please refer to the EDK Getting Started guide for the location of
   this file.
IPNAME:plb_v34 INSTANCE:plb_bus -
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs line 129 - 3
master(s) : 5 slave(s)
IPNAME:opb_v20 INSTANCE:opb_bus -
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs line 205 - 2
master(s) : 7 slave(s)
IPNAME:dcr_v29 INSTANCE:dcr_bus -
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs line 338 - 1
master(s) : 2 slave(s)

Check port drivers...



Performing Clock DRCs...

WARNING:MDT - No Top-level Input clock for the design. 


INFO:MDT - The following PARAMETERs of os uCOS-II are ignored as their category
   selection PARAMETER uC-Probe is set to "false" in MSS 
WARNING:MDT - C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mss
   line 20 - Ignoring PARAMETER uC-Probe  ...
WARNING:MDT - C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mss
   line 53 - PARAMETER use_dcr is deprecated !. The parameter USE_DCR for the
   intc driver has been deprecated.  Any reference to this parameter in the MSS
   file will be ignored..
   To avoid seeing this Warning again, please remove PARAMETER use_dcr.
INFO:MDT - List of peripherals addressable from processor instance ppc405_i : 
  - plb_bus
  - plb2opb_bridge_i
  - plb_ddr_controller_i
WARNING:MDT - C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs
   line 143 - No Driver Found for instance plb_ddr_controller_i. To avoid seeing
   this warning, assign the appropriate driver or driver "generic 1.00.a " to
   instance plb_ddr_controller_i

  - plb_bram_if_cntlr_i
WARNING:MDT - C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs
   line 169 - No Driver Found for instance plb_bram_if_cntlr_i. To avoid seeing
   this warning, assign the appropriate driver or driver "generic 1.00.a " to
   instance plb_bram_if_cntlr_i

  - opb_bus
  - opb_gpio_0
  - opb_intc_i
  - RS232_1
  - ms_rst_4regs_0
  - opb_slave1_0
  - opb_timer_0
  - plb_psb_bridge_i
WARNING:MDT - C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs
   line 306 - No Driver Found for instance plb_psb_bridge_i. To avoid seeing
   this warning, assign the appropriate driver or driver "generic 1.00.a " to
   instance plb_psb_bridge_i

  - plb_emc_0
INFO:MDT - List of peripherals addressable from processor instance
   ppc405_ppcjtag_chain : 

Building Directory Structure for ppc405_i



Generating platform libraries and device drivers ...

Running CopyFiles ...

Copying files for os uCOS-II_v2_86_a from
C:\edk_user_repository\Micrium\bsp\uCOS-II_v2_86_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\uCOS-II_v2
_86_a\ ...



Copying files for driver plbarb_v1_01_a from
C:\EDK\sw\XilinxProcessorIPLib\drivers\plbarb_v1_01_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\plbarb_v1_
01_a\ ...



Copying files for driver plb2opb_v1_00_a from
C:\EDK\sw\XilinxProcessorIPLib\drivers\plb2opb_v1_00_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\plb2opb_v1
_00_a\ ...



Copying files for driver opbarb_v1_02_a from
C:\EDK\sw\XilinxProcessorIPLib\drivers\opbarb_v1_02_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\opbarb_v1_
02_a\ ...



Copying files for driver gpio_v2_01_a from
C:\EDK\sw\XilinxProcessorIPLib\drivers\gpio_v2_01_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\gpio_v2_01
_a\ ...



Copying files for driver intc_v1_00_c from
C:\EDK\sw\XilinxProcessorIPLib\drivers\intc_v1_00_c\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\intc_v1_00
_c\ ...



Copying files for driver uartlite_v1_01_a from
C:\EDK\sw\XilinxProcessorIPLib\drivers\uartlite_v1_01_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\uartlite_v
1_01_a\ ...



Copying files for driver ms_rst_4regs_v1_00_a from
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\drivers\ms_rst_4regs_v1_00
_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\ms_rst_4re
gs_v1_00_a\ ...



Copying files for driver opb_slave1_v1_00_a from
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\drivers\opb_slave1_v1_00_a
\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\opb_slave1
_v1_00_a\ ...



Copying files for driver tmrctr_v1_00_b from
C:\EDK\sw\XilinxProcessorIPLib\drivers\tmrctr_v1_00_b\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\tmrctr_v1_
00_b\ ...



Copying files for driver cpu_ppc405_v1_00_a from
C:\EDK\sw\XilinxProcessorIPLib\drivers\cpu_ppc405_v1_00_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\cpu_ppc405
_v1_00_a\ ...



Running DRCs for OSes, Drivers and Libraries ... 
uC/OS-II DRC ...

Running generate for OS'es, Drivers and Libraries ... 



Running post_generate for OS'es, Drivers and Libraries ... 

Running make for Drivers and Libraries ... 

Configuring make for target include using:

make -s include "COMPILER=powerpc-eabi-gcc" "ARCHIVER=powerpc-eabi-ar"
"COMPILER_FLAGS= -O2 -c" "EXTRA_COMPILER_FLAGS=-g" 



Configuring make for target libs using:

make -s libs "COMPILER=powerpc-eabi-gcc" "ARCHIVER=powerpc-eabi-ar"
"COMPILER_FLAGS= -O2 -c" "EXTRA_COMPILER_FLAGS=-g" 


Compiling common


Compiling ipif


powerpc-eabi-ar: creating ../../../lib/libxil.a


Compiling bsp


Compiling plb_arbiter


Compiling plb_to_opb


Compiling opbarb


Compiling gpio


Compiling intc


Compiling uartlite


Compiling ms_rst_4regs


Compiling opb_slave1


Compiling tmrctr


Compiling cpu_ppc405



Libraries generated in
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\lib\ directory

Running execs_generate for OS'es, Drivers and Libraries ... 

Building Directory Structure for ppc405_ppcjtag_chain



Generating platform libraries and device drivers ...

Running CopyFiles ...

Copying files for os standalone_v1_00_a from
C:\EDK\sw\lib\bsp\standalone_v1_00_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_ppcjtag_chain\libsr
c\standalone_v1_00_a\ ...



Copying files for driver cpu_ppc405_v1_00_a from
C:\EDK\sw\XilinxProcessorIPLib\drivers\cpu_ppc405_v1_00_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_ppcjtag_chain\libsr
c\cpu_ppc405_v1_00_a\ ...



Running DRCs for OSes, Drivers and Libraries ... 

Running generate for OS'es, Drivers and Libraries ... 



Running post_generate for OS'es, Drivers and Libraries ... 

Running make for Drivers and Libraries ... 

Configuring make for target include using:

make -s include "COMPILER=powerpc-eabi-gcc" "ARCHIVER=powerpc-eabi-ar"
"COMPILER_FLAGS= -O2 -c" "EXTRA_COMPILER_FLAGS=-g" 



Configuring make for target libs using:

make -s libs "COMPILER=powerpc-eabi-gcc" "ARCHIVER=powerpc-eabi-ar"
"COMPILER_FLAGS= -O2 -c" "EXTRA_COMPILER_FLAGS=-g" 
Compiling common


powerpc-eabi-ar: creating ../../../lib/libxil.a


Compiling bsp


Compiling cpu_ppc405



Libraries generated in
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_ppcjtag_chain\lib\
directory

Running execs_generate for OS'es, Drivers and Libraries ... 

LibGen Done. 




Done!

At Local date and time: Tue May 12 15:39:24 2009
 xbash -q -c "cd /cygdrive/c/Baseline_9_Working_Folder/k-rtos-base-profile-task/; /usr/bin/make -f system.make program; exit;" started...

powerpc-eabi-gcc -O2 C:/Micrium/SOFTWARE/EvalBoards/Amirix/AP1000/GNU/EX1_OS/app.c  -o EX1_OS/executable.elf \
      -g    -I./ppc405_i/include/  -L./ppc405_i/lib/  \
  


/usr/bin/bash: igncr: unknown option name


powerpc-eabi-size EX1_OS/executable.elf 
   text	   data	    bss	    dec	    hex	filename
  29002	    508	  11996	  41506	   a222	EX1_OS/executable.elf





Done!

At Local date and time: Tue May 12 15:39:30 2009
 xbash -q -c "cd /cygdrive/c/Baseline_9_Working_Folder/k-rtos-base-profile-task/; /usr/bin/make -f system.make init_bram; exit;" started...

*********************************************
Initializing BRAM contents of the bitstream
*********************************************
bitinit system.mhs  -pe ppc405_i EX1_OS/executable.elf  \
-bt implementation/system.bit -o implementation/download.bit


/usr/bin/bash: igncr: unknown option name



bitinit version Xilinx EDK 9.1.02 Build EDK_J_SP2.4
Copyright (c) Xilinx Inc. 2002.

Parsing MHS File system.mhs...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/ppc405_v2_00_c/data/ppc405_v2_1_0.tcl ...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_v34_v1_02_a/data/plb_v34_v2_1_0.tcl
...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_bram_if_cntlr_v1_00_b/data/plb_bram_if
_cntlr_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb2opb_bridge_v1_01_a/data/plb2opb_bridge
_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/opb_intc_v1_00_c/data/opb_intc_v2_1_0.tcl
...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/jtagppc_cntlr_v2_00_a/data/jtagppc_cntlr_v
2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_emc_v2_00_a/data/plb_emc_v2_1_0.tcl
...

Overriding IP level properties ...
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\modified_plb_ddr
   _controller_v1_00_c\data\modified_plb_ddr_controller_v2_1_0.mpd line 50 -
   plb_ddr_controller_i (modified_plb_ddr_controller) tool is overriding
   PARAMETER C_FAMILY value to 
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 41 - bram (bram_block) tool is overriding PARAMETER C_FAMILY
   value to 
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 38 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_FAMILY value to 
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 38 - opb_intc_i (opb_intc) tool is overriding PARAMETER C_FAMILY
   value to 
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\plb_psb_bridge_v
   1_00_a\data\plb_psb_bridge_v2_1_0.mpd line 97 - plb_psb_bridge_i
   (plb_psb_bridge) tool is overriding PARAMETER C_FAMILY value to 
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\ppc405_v2_00_c\data\ppc405_v2_1_0.mpd
   line 45 - ppc405_ppcjtag_chain (ppc405) tcl is overriding PARAMETER
   C_ISOCM_DCR_HIGHADDR value to 0b0000010011
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\ppc405_v2_00_c\data\ppc405_v2_1_0.mpd
   line 47 - ppc405_ppcjtag_chain (ppc405) tcl is overriding PARAMETER
   C_DSOCM_DCR_HIGHADDR value to 0b0000100011
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\jtagppc_cntlr_v2_00_a\data\jtagppc_cntl
   r_v2_1_0.mpd line 35 - jtagppc_0 (jtagppc_cntlr) tool is overriding PARAMETER
   C_DEVICE value to 
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\ms_rst_4regs_v1_
   00_a\data\ms_rst_4regs_v2_1_0.mpd line 34 - ms_rst_4regs_0 (ms_rst_4regs)
   tool is overriding PARAMETER C_FAMILY value to 
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\opb_slave1_v1_00
   _a\data\opb_slave1_v2_1_0.mpd line 34 - opb_slave1_0 (opb_slave1) tool is
   overriding PARAMETER C_FAMILY value to 
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpio_v2_1_0.m
   pd line 40 - opb_gpio_0 (opb_gpio) tool is overriding PARAMETER C_FAMILY
   value to 
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_timer_v1_00_b\data\opb_timer_v2_1_0
   .mpd line 34 - opb_timer_0 (opb_timer) tool is overriding PARAMETER C_FAMILY
   value to 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/bram_if_cntlr_v1_00_b/data/bram_if_cntlr_v
2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/emc_common_v2_00_a/data/emc_common_v2_1_0.
tcl ...


Address Map for Processor ppc405_i
  (0b0000000000-0b0011111111) plb_bus	dcr_bus
  (0b0100000000-0b0111111111) plb2opb_bridge_i	dcr_bus
  (0b1000010000-0b1000010011) ppc405_i	
  (0b1000100000-0b1000100011) ppc405_i	
  (0000000000-0x1fffffff) plb_ddr_controller_i	plb_bus
  (0x29000000-0x29ffffff) opb_gpio_0	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4c000000-0x4c00ffff) RS232_1	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4d000000-0x4dffffff) opb_intc_i	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4f000000-0x4f00ffff) ms_rst_4regs_0	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4ff00000-0x4ff03fff) opb_slave1_0	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4fff0000-0x4fffffff) opb_timer_0	plb_bus->plb2opb_bridge_i->opb_bus
  (0x50000000-0x50ffffff) plb_emc_0	plb_bus
  (0xffff0000-0xffffffff) plb_bram_if_cntlr_i	plb_bus
Address Map for Processor ppc405_ppcjtag_chain
  (0b0000010000-0b0000010011) ppc405_ppcjtag_chain	
  (0b0000100000-0b0000100011) ppc405_ppcjtag_chain	

Initializing Memory...
Checking ELFs associated with PPC405 instance ppc405_i for overlap...


Analyzing file EX1_OS/executable.elf...
Running Data2Mem with the following command:
data2mem -bm "implementation/system_bd" -bt "implementation/system.bit"  -bd
"EX1_OS/executable.elf" tag ppc405_i  -o b implementation/download.bit 


Memory Initialization completed successfully.





Done!

At Local date and time: Tue May 12 15:40:41 2009
 xbash -q -c "cd /cygdrive/c/Baseline_9_Working_Folder/k-rtos-base-profile-task/; /usr/bin/make -f system.make swclean; exit;" started...

rm -rf ppc405_i/lib/
rm -rf ppc405_ppcjtag_chain/lib/
rm -f libgen.log
rm -f EX1_OS/executable.elf 



/usr/bin/bash: igncr: unknown option name




Done!

At Local date and time: Tue May 12 15:40:47 2009
 xbash -q -c "cd /cygdrive/c/Baseline_9_Working_Folder/k-rtos-base-profile-task/; /usr/bin/make -f system.make libs; exit;" started...

/usr/bin/bash: igncr: unknown option name


*********************************************
Creating software libraries...
*********************************************
libgen -mhs system.mhs -p xc2vp100ff1704-6  system.mss
libgen
Xilinx EDK 9.1.02 Build EDK_J_SP2.4
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.



Command Line: libgen -mhs system.mhs -p xc2vp100ff1704-6 system.mss 



Output Directory (-od)		: C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\
Part (-p)			: virtex2p

Software Specification file	: system.mss


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/ppc405_v2_00_c/data/ppc405_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_v34_v1_02_a/data/plb_v34_v2_1_0.tcl
...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_bram_if_cntlr_v1_00_b/data/plb_bram_if
_cntlr_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb2opb_bridge_v1_01_a/data/plb2opb_bridge
_v2_1_0.tcl ...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/opb_intc_v1_00_c/data/opb_intc_v2_1_0.tcl
...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/jtagppc_cntlr_v2_00_a/data/jtagppc_cntlr_v
2_1_0.tcl ...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_emc_v2_00_a/data/plb_emc_v2_1_0.tcl
...

Overriding IP level properties ...
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\modified_plb_ddr
   _controller_v1_00_c\data\modified_plb_ddr_controller_v2_1_0.mpd line 50 -
   plb_ddr_controller_i (modified_plb_ddr_controller) tool is overriding
   PARAMETER C_FAMILY value to virtex2p
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 41 - bram (bram_block) tool is overriding PARAMETER C_FAMILY
   value to virtex2p
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 38 - opb_intc_i (opb_intc) tool is overriding PARAMETER C_FAMILY
   value to virtex2p


INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\ppc405_v2_00_c\data\ppc405_v2_1_0.mpd
   line 45 - ppc405_ppcjtag_chain (ppc405) tcl is overriding PARAMETER
   C_ISOCM_DCR_HIGHADDR value to 0b0000010011
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\ppc405_v2_00_c\data\ppc405_v2_1_0.mpd
   line 47 - ppc405_ppcjtag_chain (ppc405) tcl is overriding PARAMETER
   C_DSOCM_DCR_HIGHADDR value to 0b0000100011
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\jtagppc_cntlr_v2_00_a\data\jtagppc_cntl
   r_v2_1_0.mpd line 35 - jtagppc_0 (jtagppc_cntlr) tool is overriding PARAMETER
   C_DEVICE value to 2vp100
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpio_v2_1_0.m
   pd line 40 - opb_gpio_0 (opb_gpio) tool is overriding PARAMETER C_FAMILY
   value to virtex2p
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_timer_v1_00_b\data\opb_timer_v2_1_0
   .mpd line 34 - opb_timer_0 (opb_timer) tool is overriding PARAMETER C_FAMILY
   value to virtex2p

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/bram_if_cntlr_v1_00_b/data/bram_if_cntlr_v
2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/emc_common_v2_00_a/data/emc_common_v2_1_0.
tcl ...


Address Map for Processor ppc405_i
  (0b0000000000-0b0011111111) plb_bus	dcr_bus
  (0b0100000000-0b0111111111) plb2opb_bridge_i	dcr_bus
  (0b1000010000-0b1000010011) ppc405_i	
  (0b1000100000-0b1000100011) ppc405_i	
  (0000000000-0x1fffffff) plb_ddr_controller_i	plb_bus
  (0x29000000-0x29ffffff) opb_gpio_0	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4c000000-0x4c00ffff) RS232_1	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4d000000-0x4dffffff) opb_intc_i	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4f000000-0x4f00ffff) ms_rst_4regs_0	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4ff00000-0x4ff03fff) opb_slave1_0	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4fff0000-0x4fffffff) opb_timer_0	plb_bus->plb2opb_bridge_i->opb_bus
  (0x50000000-0x50ffffff) plb_emc_0	plb_bus
  (0xffff0000-0xffffffff) plb_bram_if_cntlr_i	plb_bus
Address Map for Processor ppc405_ppcjtag_chain
  (0b0000010000-0b0000010011) ppc405_ppcjtag_chain	
  (0b0000100000-0b0000100011) ppc405_ppcjtag_chain	

Check platform address map ...

Overriding system level properties ...
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 41 - plb_bus (plb_v34) tool is overriding PARAMETER C_PLB_NUM_MASTERS
   value to 3
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 43 - plb_bus (plb_v34) tool is overriding PARAMETER C_PLB_MID_WIDTH
   value to 2
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 44 - plb_bus (plb_v34) tool is overriding PARAMETER C_PLB_AWIDTH value
   to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 45 - plb_bus (plb_v34) tool is overriding PARAMETER C_PLB_DWIDTH value
   to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 49 - plb_bus (plb_v34) tool is overriding PARAMETER C_DCR_AWIDTH value
   to 10
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 50 - plb_bus (plb_v34) tool is overriding PARAMETER C_DCR_DWIDTH value
   to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\modified_plb_ddr
   _controller_v1_00_c\data\modified_plb_ddr_controller_v2_1_0.mpd line 53 -
   plb_ddr_controller_i (modified_plb_ddr_controller) tool is overriding
   PARAMETER C_PLB_NUM_MASTERS value to 3
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\modified_plb_ddr
   _controller_v1_00_c\data\modified_plb_ddr_controller_v2_1_0.mpd line 54 -
   plb_ddr_controller_i (modified_plb_ddr_controller) tool is overriding
   PARAMETER C_PLB_MID_WIDTH value to 2
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\modified_plb_ddr
   _controller_v1_00_c\data\modified_plb_ddr_controller_v2_1_0.mpd line 55 -
   plb_ddr_controller_i (modified_plb_ddr_controller) tool is overriding
   PARAMETER C_PLB_AWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\modified_plb_ddr
   _controller_v1_00_c\data\modified_plb_ddr_controller_v2_1_0.mpd line 56 -
   plb_ddr_controller_i (modified_plb_ddr_controller) tool is overriding
   PARAMETER C_PLB_DWIDTH value to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\data\plb_bram
   _if_cntlr_v2_1_0.mpd line 42 - plb_bram_if_cntlr_i (plb_bram_if_cntlr) tool
   is overriding PARAMETER c_num_masters value to 3
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\data\plb_bram
   _if_cntlr_v2_1_0.mpd line 46 - plb_bram_if_cntlr_i (plb_bram_if_cntlr) tool
   is overriding PARAMETER c_plb_dwidth value to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\data\plb_bram
   _if_cntlr_v2_1_0.mpd line 47 - plb_bram_if_cntlr_i (plb_bram_if_cntlr) tool
   is overriding PARAMETER c_plb_awidth value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\data\plb_bram
   _if_cntlr_v2_1_0.mpd line 49 - plb_bram_if_cntlr_i (plb_bram_if_cntlr) tool
   is overriding PARAMETER c_plb_mid_width value to 2


INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 38 - bram (bram_block) tool is overriding PARAMETER C_PORT_DWIDTH
   value to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 39 - bram (bram_block) tool is overriding PARAMETER C_PORT_AWIDTH
   value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 40 - bram (bram_block) tool is overriding PARAMETER C_NUM_WE
   value to 8
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 48 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_PLB_AWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 49 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_PLB_DWIDTH value to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 50 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_PLB_NUM_MASTERS value to 3
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 51 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_PLB_MID_WIDTH value to 2
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 52 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 53 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 56 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_DCR_AWIDTH value to 10
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 57 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_DCR_DWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 36 - opb_bus (opb_v20) tool is overriding PARAMETER C_OPB_AWIDTH value
   to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 37 - opb_bus (opb_v20) tool is overriding PARAMETER C_OPB_DWIDTH value
   to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 38 - opb_bus (opb_v20) tool is overriding PARAMETER C_NUM_MASTERS value
   to 2
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 39 - opb_bus (opb_v20) tool is overriding PARAMETER C_NUM_SLAVES value
   to 7
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 42 - opb_intc_i (opb_intc) tool is overriding PARAMETER C_OPB_AWIDTH
   value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 43 - opb_intc_i (opb_intc) tool is overriding PARAMETER C_OPB_DWIDTH
   value to 32
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core_v2_1_0.tc
l ...
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 46 - opb_intc_i (opb_intc) tcl is overriding PARAMETER
   C_NUM_INTR_INPUTS value to 21
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core_v2_1_0.tc
l ...
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 47 - opb_intc_i (opb_intc) tcl is overriding PARAMETER C_KIND_OF_INTR
   value to 0b00000000000000000000000001000000
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core_v2_1_0.tc
l ...


INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 48 - opb_intc_i (opb_intc) tcl is overriding PARAMETER C_KIND_OF_EDGE
   value to 0b00000000000000000000000001000000
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core_v2_1_0.tc
l ...
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 49 - opb_intc_i (opb_intc) tcl is overriding PARAMETER C_KIND_OF_LVL
   value to 0b00000000000000000000000000000001
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_uartlite_v1_00_b\data\opb_uartlite_
   v2_1_0.mpd line 37 - RS232_1 (opb_uartlite) tool is overriding PARAMETER
   C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_uartlite_v1_00_b\data\opb_uartlite_
   v2_1_0.mpd line 38 - RS232_1 (opb_uartlite) tool is overriding PARAMETER
   C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\opbslave_ext_bri
   dge_v3_10_a\data\opbslave_ext_bridge_v2_1_0.mpd line 20 -
   opbslave_ext_bridge_i (opbslave_ext_bridge) tool is overriding PARAMETER
   C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\opbslave_ext_bri
   dge_v3_10_a\data\opbslave_ext_bridge_v2_1_0.mpd line 21 -
   opbslave_ext_bridge_i (opbslave_ext_bridge) tool is overriding PARAMETER
   C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\plb_psb_bridge_v
   1_00_a\data\plb_psb_bridge_v2_1_0.mpd line 87 - plb_psb_bridge_i
   (plb_psb_bridge) tool is overriding PARAMETER C_PLB_NUM_MASTERS value to 3
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\plb_psb_bridge_v
   1_00_a\data\plb_psb_bridge_v2_1_0.mpd line 88 - plb_psb_bridge_i
   (plb_psb_bridge) tool is overriding PARAMETER C_PLB_MID_WIDTH value to 2
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\plb_psb_bridge_v
   1_00_a\data\plb_psb_bridge_v2_1_0.mpd line 93 - plb_psb_bridge_i
   (plb_psb_bridge) tool is overriding PARAMETER C_PLB_AWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\plb_psb_bridge_v
   1_00_a\data\plb_psb_bridge_v2_1_0.mpd line 94 - plb_psb_bridge_i
   (plb_psb_bridge) tool is overriding PARAMETER C_PLB_DWIDTH value to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\dcr_v29_v1_00_a\data\dcr_v29_v2_1_0.mpd
   line 38 - dcr_bus (dcr_v29) tool is overriding PARAMETER C_DCR_NUM_SLAVES
   value to 2
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\dcr_v29_v1_00_a\data\dcr_v29_v2_1_0.mpd
   line 39 - dcr_bus (dcr_v29) tool is overriding PARAMETER C_DCR_AWIDTH value
   to 10
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\dcr_v29_v1_00_a\data\dcr_v29_v2_1_0.mpd
   line 40 - dcr_bus (dcr_v29) tool is overriding PARAMETER C_DCR_DWIDTH value
   to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\ms_rst_4regs_v1_
   00_a\data\ms_rst_4regs_v2_1_0.mpd line 31 - ms_rst_4regs_0 (ms_rst_4regs)
   tool is overriding PARAMETER C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\ms_rst_4regs_v1_
   00_a\data\ms_rst_4regs_v2_1_0.mpd line 32 - ms_rst_4regs_0 (ms_rst_4regs)
   tool is overriding PARAMETER C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\opb_slave1_v1_00
   _a\data\opb_slave1_v2_1_0.mpd line 31 - opb_slave1_0 (opb_slave1) tool is
   overriding PARAMETER C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\opb_slave1_v1_00
   _a\data\opb_slave1_v2_1_0.mpd line 32 - opb_slave1_0 (opb_slave1) tool is
   overriding PARAMETER C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_emc_v2_00_a\data\plb_emc_v2_1_0.mpd
   line 38 - plb_emc_0 (plb_emc) tool is overriding PARAMETER C_NUM_MASTERS
   value to 3
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_emc_v2_00_a\data\plb_emc_v2_1_0.mpd
   line 92 - plb_emc_0 (plb_emc) tool is overriding PARAMETER C_PLB_DWIDTH value
   to 64


INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_emc_v2_00_a\data\plb_emc_v2_1_0.mpd
   line 93 - plb_emc_0 (plb_emc) tool is overriding PARAMETER C_PLB_AWIDTH value
   to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_emc_v2_00_a\data\plb_emc_v2_1_0.mpd
   line 96 - plb_emc_0 (plb_emc) tool is overriding PARAMETER C_PLB_MID_WIDTH
   value to 2
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpio_v2_1_0.m
   pd line 38 - opb_gpio_0 (opb_gpio) tool is overriding PARAMETER C_OPB_AWIDTH
   value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpio_v2_1_0.m
   pd line 39 - opb_gpio_0 (opb_gpio) tool is overriding PARAMETER C_OPB_DWIDTH
   value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_timer_v1_00_b\data\opb_timer_v2_1_0
   .mpd line 41 - opb_timer_0 (opb_timer) tool is overriding PARAMETER
   C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_timer_v1_00_b\data\opb_timer_v2_1_0
   .mpd line 42 - opb_timer_0 (opb_timer) tool is overriding PARAMETER
   C_OPB_DWIDTH value to 32

Running system level Update ...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core_v2_1_0.tc
l ...

Check platform configuration ...
INFO:MDT - IPNAME:modified_plb_ddr_controller INSTANCE:plb_ddr_controller_i -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs line 143 -
   An example UCF for this core is available and must be modified for use in the
   system. Please refer to the EDK Getting Started guide for the location of
   this file.
IPNAME:plb_v34 INSTANCE:plb_bus -
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs line 129 - 3
master(s) : 5 slave(s)
IPNAME:opb_v20 INSTANCE:opb_bus -
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs line 205 - 2
master(s) : 7 slave(s)
IPNAME:dcr_v29 INSTANCE:dcr_bus -
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs line 338 - 1
master(s) : 2 slave(s)

Check port drivers...



Performing Clock DRCs...

WARNING:MDT - No Top-level Input clock for the design. 


INFO:MDT - The following PARAMETERs of os uCOS-II are ignored as their category
   selection PARAMETER uC-Probe is set to "false" in MSS 
WARNING:MDT - C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mss
   line 20 - Ignoring PARAMETER uC-Probe  ...
WARNING:MDT - C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mss
   line 53 - PARAMETER use_dcr is deprecated !. The parameter USE_DCR for the
   intc driver has been deprecated.  Any reference to this parameter in the MSS
   file will be ignored..
   To avoid seeing this Warning again, please remove PARAMETER use_dcr.
INFO:MDT - List of peripherals addressable from processor instance ppc405_i : 
  - plb_bus
  - plb2opb_bridge_i
  - plb_ddr_controller_i
WARNING:MDT - C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs
   line 143 - No Driver Found for instance plb_ddr_controller_i. To avoid seeing
   this warning, assign the appropriate driver or driver "generic 1.00.a " to
   instance plb_ddr_controller_i

  - plb_bram_if_cntlr_i
WARNING:MDT - C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs
   line 169 - No Driver Found for instance plb_bram_if_cntlr_i. To avoid seeing
   this warning, assign the appropriate driver or driver "generic 1.00.a " to
   instance plb_bram_if_cntlr_i

  - opb_bus
  - opb_gpio_0
  - opb_intc_i
  - RS232_1
  - ms_rst_4regs_0
  - opb_slave1_0
  - opb_timer_0
  - plb_psb_bridge_i
WARNING:MDT - C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs
   line 306 - No Driver Found for instance plb_psb_bridge_i. To avoid seeing
   this warning, assign the appropriate driver or driver "generic 1.00.a " to
   instance plb_psb_bridge_i

  - plb_emc_0
INFO:MDT - List of peripherals addressable from processor instance
   ppc405_ppcjtag_chain : 

Building Directory Structure for ppc405_i



Generating platform libraries and device drivers ...

Running CopyFiles ...

Copying files for os uCOS-II_v2_86_a from
C:\edk_user_repository\Micrium\bsp\uCOS-II_v2_86_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\uCOS-II_v2
_86_a\ ...



Copying files for driver plbarb_v1_01_a from
C:\EDK\sw\XilinxProcessorIPLib\drivers\plbarb_v1_01_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\plbarb_v1_
01_a\ ...



Copying files for driver plb2opb_v1_00_a from
C:\EDK\sw\XilinxProcessorIPLib\drivers\plb2opb_v1_00_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\plb2opb_v1
_00_a\ ...



Copying files for driver opbarb_v1_02_a from
C:\EDK\sw\XilinxProcessorIPLib\drivers\opbarb_v1_02_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\opbarb_v1_
02_a\ ...



Copying files for driver gpio_v2_01_a from
C:\EDK\sw\XilinxProcessorIPLib\drivers\gpio_v2_01_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\gpio_v2_01
_a\ ...



Copying files for driver intc_v1_00_c from
C:\EDK\sw\XilinxProcessorIPLib\drivers\intc_v1_00_c\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\intc_v1_00
_c\ ...



Copying files for driver uartlite_v1_01_a from
C:\EDK\sw\XilinxProcessorIPLib\drivers\uartlite_v1_01_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\uartlite_v
1_01_a\ ...



Copying files for driver ms_rst_4regs_v1_00_a from
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\drivers\ms_rst_4regs_v1_00
_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\ms_rst_4re
gs_v1_00_a\ ...



Copying files for driver opb_slave1_v1_00_a from
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\drivers\opb_slave1_v1_00_a
\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\opb_slave1
_v1_00_a\ ...



Copying files for driver tmrctr_v1_00_b from
C:\EDK\sw\XilinxProcessorIPLib\drivers\tmrctr_v1_00_b\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\tmrctr_v1_
00_b\ ...



Copying files for driver cpu_ppc405_v1_00_a from
C:\EDK\sw\XilinxProcessorIPLib\drivers\cpu_ppc405_v1_00_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\cpu_ppc405
_v1_00_a\ ...



Running DRCs for OSes, Drivers and Libraries ... 
uC/OS-II DRC ...

Running generate for OS'es, Drivers and Libraries ... 



Running post_generate for OS'es, Drivers and Libraries ... 

Running make for Drivers and Libraries ... 

Configuring make for target include using:

make -s include "COMPILER=powerpc-eabi-gcc" "ARCHIVER=powerpc-eabi-ar"
"COMPILER_FLAGS= -O2 -c" "EXTRA_COMPILER_FLAGS=-g" 



Configuring make for target libs using:

make -s libs "COMPILER=powerpc-eabi-gcc" "ARCHIVER=powerpc-eabi-ar"
"COMPILER_FLAGS= -O2 -c" "EXTRA_COMPILER_FLAGS=-g" 
Compiling common


powerpc-eabi-ar: creating ../../../lib/libxil.a


Compiling ipif


Compiling bsp


Compiling plb_arbiter


Compiling plb_to_opb


Compiling opbarb


Compiling gpio


Compiling intc


Compiling uartlite


Compiling ms_rst_4regs


Compiling opb_slave1


Compiling tmrctr


Compiling cpu_ppc405



Libraries generated in
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\lib\ directory

Running execs_generate for OS'es, Drivers and Libraries ... 

Building Directory Structure for ppc405_ppcjtag_chain



Generating platform libraries and device drivers ...

Running CopyFiles ...

Copying files for os standalone_v1_00_a from
C:\EDK\sw\lib\bsp\standalone_v1_00_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_ppcjtag_chain\libsr
c\standalone_v1_00_a\ ...



Copying files for driver cpu_ppc405_v1_00_a from
C:\EDK\sw\XilinxProcessorIPLib\drivers\cpu_ppc405_v1_00_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_ppcjtag_chain\libsr
c\cpu_ppc405_v1_00_a\ ...



Running DRCs for OSes, Drivers and Libraries ... 

Running generate for OS'es, Drivers and Libraries ... 



Running post_generate for OS'es, Drivers and Libraries ... 

Running make for Drivers and Libraries ... 

Configuring make for target include using:

make -s include "COMPILER=powerpc-eabi-gcc" "ARCHIVER=powerpc-eabi-ar"
"COMPILER_FLAGS= -O2 -c" "EXTRA_COMPILER_FLAGS=-g" 



Configuring make for target libs using:

make -s libs "COMPILER=powerpc-eabi-gcc" "ARCHIVER=powerpc-eabi-ar"
"COMPILER_FLAGS= -O2 -c" "EXTRA_COMPILER_FLAGS=-g" 
Compiling common


Compiling bsp


powerpc-eabi-ar: creating ../../../lib/libxil.a


Compiling cpu_ppc405



Libraries generated in
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_ppcjtag_chain\lib\
directory

Running execs_generate for OS'es, Drivers and Libraries ... 

LibGen Done. 




Done!

At Local date and time: Tue May 12 15:41:15 2009
 xbash -q -c "cd /cygdrive/c/Baseline_9_Working_Folder/k-rtos-base-profile-task/; /usr/bin/make -f system.make program; exit;" started...

powerpc-eabi-gcc -O2 C:/Micrium/SOFTWARE/EvalBoards/Amirix/AP1000/GNU/EX1_OS/app.c  -o EX1_OS/executable.elf \
      -g    -I./ppc405_i/include/  -L./ppc405_i/lib/  \
  


/usr/bin/bash: igncr: unknown option name


powerpc-eabi-size EX1_OS/executable.elf 
   text	   data	    bss	    dec	    hex	filename
  29002	    508	  11996	  41506	   a222	EX1_OS/executable.elf





Done!

At Local date and time: Tue May 12 15:41:20 2009
 xbash -q -c "cd /cygdrive/c/Baseline_9_Working_Folder/k-rtos-base-profile-task/; /usr/bin/make -f system.make init_bram; exit;" started...

/usr/bin/bash: igncr: unknown option name


*********************************************
Initializing BRAM contents of the bitstream
*********************************************
bitinit system.mhs  -pe ppc405_i EX1_OS/executable.elf  \
-bt implementation/system.bit -o implementation/download.bit



bitinit version Xilinx EDK 9.1.02 Build EDK_J_SP2.4
Copyright (c) Xilinx Inc. 2002.

Parsing MHS File system.mhs...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/ppc405_v2_00_c/data/ppc405_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_v34_v1_02_a/data/plb_v34_v2_1_0.tcl
...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_bram_if_cntlr_v1_00_b/data/plb_bram_if
_cntlr_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb2opb_bridge_v1_01_a/data/plb2opb_bridge
_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/opb_intc_v1_00_c/data/opb_intc_v2_1_0.tcl
...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/jtagppc_cntlr_v2_00_a/data/jtagppc_cntlr_v
2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_emc_v2_00_a/data/plb_emc_v2_1_0.tcl
...

Overriding IP level properties ...
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\modified_plb_ddr
   _controller_v1_00_c\data\modified_plb_ddr_controller_v2_1_0.mpd line 50 -
   plb_ddr_controller_i (modified_plb_ddr_controller) tool is overriding
   PARAMETER C_FAMILY value to 
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 41 - bram (bram_block) tool is overriding PARAMETER C_FAMILY
   value to 
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 38 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_FAMILY value to 
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 38 - opb_intc_i (opb_intc) tool is overriding PARAMETER C_FAMILY
   value to 
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\plb_psb_bridge_v
   1_00_a\data\plb_psb_bridge_v2_1_0.mpd line 97 - plb_psb_bridge_i
   (plb_psb_bridge) tool is overriding PARAMETER C_FAMILY value to 
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\ppc405_v2_00_c\data\ppc405_v2_1_0.mpd
   line 45 - ppc405_ppcjtag_chain (ppc405) tcl is overriding PARAMETER
   C_ISOCM_DCR_HIGHADDR value to 0b0000010011
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\ppc405_v2_00_c\data\ppc405_v2_1_0.mpd
   line 47 - ppc405_ppcjtag_chain (ppc405) tcl is overriding PARAMETER
   C_DSOCM_DCR_HIGHADDR value to 0b0000100011
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\jtagppc_cntlr_v2_00_a\data\jtagppc_cntl
   r_v2_1_0.mpd line 35 - jtagppc_0 (jtagppc_cntlr) tool is overriding PARAMETER
   C_DEVICE value to 
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\ms_rst_4regs_v1_
   00_a\data\ms_rst_4regs_v2_1_0.mpd line 34 - ms_rst_4regs_0 (ms_rst_4regs)
   tool is overriding PARAMETER C_FAMILY value to 
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\opb_slave1_v1_00
   _a\data\opb_slave1_v2_1_0.mpd line 34 - opb_slave1_0 (opb_slave1) tool is
   overriding PARAMETER C_FAMILY value to 
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpio_v2_1_0.m
   pd line 40 - opb_gpio_0 (opb_gpio) tool is overriding PARAMETER C_FAMILY
   value to 
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_timer_v1_00_b\data\opb_timer_v2_1_0
   .mpd line 34 - opb_timer_0 (opb_timer) tool is overriding PARAMETER C_FAMILY
   value to 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/bram_if_cntlr_v1_00_b/data/bram_if_cntlr_v
2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/emc_common_v2_00_a/data/emc_common_v2_1_0.
tcl ...


Address Map for Processor ppc405_i
  (0b0000000000-0b0011111111) plb_bus	dcr_bus
  (0b0100000000-0b0111111111) plb2opb_bridge_i	dcr_bus
  (0b1000010000-0b1000010011) ppc405_i	
  (0b1000100000-0b1000100011) ppc405_i	
  (0000000000-0x1fffffff) plb_ddr_controller_i	plb_bus
  (0x29000000-0x29ffffff) opb_gpio_0	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4c000000-0x4c00ffff) RS232_1	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4d000000-0x4dffffff) opb_intc_i	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4f000000-0x4f00ffff) ms_rst_4regs_0	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4ff00000-0x4ff03fff) opb_slave1_0	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4fff0000-0x4fffffff) opb_timer_0	plb_bus->plb2opb_bridge_i->opb_bus
  (0x50000000-0x50ffffff) plb_emc_0	plb_bus
  (0xffff0000-0xffffffff) plb_bram_if_cntlr_i	plb_bus
Address Map for Processor ppc405_ppcjtag_chain
  (0b0000010000-0b0000010011) ppc405_ppcjtag_chain	
  (0b0000100000-0b0000100011) ppc405_ppcjtag_chain	

Initializing Memory...
Checking ELFs associated with PPC405 instance ppc405_i for overlap...


Analyzing file EX1_OS/executable.elf...
Running Data2Mem with the following command:
data2mem -bm "implementation/system_bd" -bt "implementation/system.bit"  -bd
"EX1_OS/executable.elf" tag ppc405_i  -o b implementation/download.bit 


Memory Initialization completed successfully.





Done!

At Local date and time: Tue May 12 15:45:08 2009
 xbash -q -c "cd /cygdrive/c/Baseline_9_Working_Folder/k-rtos-base-profile-task/; /usr/bin/make -f system.make swclean; exit;" started...

/usr/bin/bash: igncr: unknown option name


rm -rf ppc405_i/lib/
rm -rf ppc405_ppcjtag_chain/lib/
rm -f libgen.log
rm -f EX1_OS/executable.elf 





Done!

At Local date and time: Tue May 12 15:45:14 2009
 xbash -q -c "cd /cygdrive/c/Baseline_9_Working_Folder/k-rtos-base-profile-task/; /usr/bin/make -f system.make libs; exit;" started...

/usr/bin/bash: igncr: unknown option name


*********************************************
Creating software libraries...
*********************************************
libgen -mhs system.mhs -p xc2vp100ff1704-6  system.mss


libgen
Xilinx EDK 9.1.02 Build EDK_J_SP2.4
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.

Command Line: libgen -mhs system.mhs -p xc2vp100ff1704-6 system.mss 



Output Directory (-od)		: C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\
Part (-p)			: virtex2p

Software Specification file	: system.mss


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/ppc405_v2_00_c/data/ppc405_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_v34_v1_02_a/data/plb_v34_v2_1_0.tcl
...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_bram_if_cntlr_v1_00_b/data/plb_bram_if
_cntlr_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb2opb_bridge_v1_01_a/data/plb2opb_bridge
_v2_1_0.tcl ...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/opb_intc_v1_00_c/data/opb_intc_v2_1_0.tcl
...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/jtagppc_cntlr_v2_00_a/data/jtagppc_cntlr_v
2_1_0.tcl ...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_emc_v2_00_a/data/plb_emc_v2_1_0.tcl
...

Overriding IP level properties ...
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\modified_plb_ddr
   _controller_v1_00_c\data\modified_plb_ddr_controller_v2_1_0.mpd line 50 -
   plb_ddr_controller_i (modified_plb_ddr_controller) tool is overriding
   PARAMETER C_FAMILY value to virtex2p
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 41 - bram (bram_block) tool is overriding PARAMETER C_FAMILY
   value to virtex2p
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 38 - opb_intc_i (opb_intc) tool is overriding PARAMETER C_FAMILY
   value to virtex2p


INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\ppc405_v2_00_c\data\ppc405_v2_1_0.mpd
   line 45 - ppc405_ppcjtag_chain (ppc405) tcl is overriding PARAMETER
   C_ISOCM_DCR_HIGHADDR value to 0b0000010011
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\ppc405_v2_00_c\data\ppc405_v2_1_0.mpd
   line 47 - ppc405_ppcjtag_chain (ppc405) tcl is overriding PARAMETER
   C_DSOCM_DCR_HIGHADDR value to 0b0000100011
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\jtagppc_cntlr_v2_00_a\data\jtagppc_cntl
   r_v2_1_0.mpd line 35 - jtagppc_0 (jtagppc_cntlr) tool is overriding PARAMETER
   C_DEVICE value to 2vp100
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpio_v2_1_0.m
   pd line 40 - opb_gpio_0 (opb_gpio) tool is overriding PARAMETER C_FAMILY
   value to virtex2p
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_timer_v1_00_b\data\opb_timer_v2_1_0
   .mpd line 34 - opb_timer_0 (opb_timer) tool is overriding PARAMETER C_FAMILY
   value to virtex2p

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/bram_if_cntlr_v1_00_b/data/bram_if_cntlr_v
2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/emc_common_v2_00_a/data/emc_common_v2_1_0.
tcl ...


Address Map for Processor ppc405_i
  (0b0000000000-0b0011111111) plb_bus	dcr_bus
  (0b0100000000-0b0111111111) plb2opb_bridge_i	dcr_bus
  (0b1000010000-0b1000010011) ppc405_i	
  (0b1000100000-0b1000100011) ppc405_i	
  (0000000000-0x1fffffff) plb_ddr_controller_i	plb_bus
  (0x29000000-0x29ffffff) opb_gpio_0	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4c000000-0x4c00ffff) RS232_1	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4d000000-0x4dffffff) opb_intc_i	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4f000000-0x4f00ffff) ms_rst_4regs_0	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4ff00000-0x4ff03fff) opb_slave1_0	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4fff0000-0x4fffffff) opb_timer_0	plb_bus->plb2opb_bridge_i->opb_bus
  (0x50000000-0x50ffffff) plb_emc_0	plb_bus
  (0xffff0000-0xffffffff) plb_bram_if_cntlr_i	plb_bus
Address Map for Processor ppc405_ppcjtag_chain
  (0b0000010000-0b0000010011) ppc405_ppcjtag_chain	
  (0b0000100000-0b0000100011) ppc405_ppcjtag_chain	

Check platform address map ...

Overriding system level properties ...
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 41 - plb_bus (plb_v34) tool is overriding PARAMETER C_PLB_NUM_MASTERS
   value to 3
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 43 - plb_bus (plb_v34) tool is overriding PARAMETER C_PLB_MID_WIDTH
   value to 2
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 44 - plb_bus (plb_v34) tool is overriding PARAMETER C_PLB_AWIDTH value
   to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 45 - plb_bus (plb_v34) tool is overriding PARAMETER C_PLB_DWIDTH value
   to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 49 - plb_bus (plb_v34) tool is overriding PARAMETER C_DCR_AWIDTH value
   to 10
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 50 - plb_bus (plb_v34) tool is overriding PARAMETER C_DCR_DWIDTH value
   to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\modified_plb_ddr
   _controller_v1_00_c\data\modified_plb_ddr_controller_v2_1_0.mpd line 53 -
   plb_ddr_controller_i (modified_plb_ddr_controller) tool is overriding
   PARAMETER C_PLB_NUM_MASTERS value to 3
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\modified_plb_ddr
   _controller_v1_00_c\data\modified_plb_ddr_controller_v2_1_0.mpd line 54 -
   plb_ddr_controller_i (modified_plb_ddr_controller) tool is overriding
   PARAMETER C_PLB_MID_WIDTH value to 2
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\modified_plb_ddr
   _controller_v1_00_c\data\modified_plb_ddr_controller_v2_1_0.mpd line 55 -
   plb_ddr_controller_i (modified_plb_ddr_controller) tool is overriding
   PARAMETER C_PLB_AWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\modified_plb_ddr
   _controller_v1_00_c\data\modified_plb_ddr_controller_v2_1_0.mpd line 56 -
   plb_ddr_controller_i (modified_plb_ddr_controller) tool is overriding
   PARAMETER C_PLB_DWIDTH value to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\data\plb_bram
   _if_cntlr_v2_1_0.mpd line 42 - plb_bram_if_cntlr_i (plb_bram_if_cntlr) tool
   is overriding PARAMETER c_num_masters value to 3
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\data\plb_bram
   _if_cntlr_v2_1_0.mpd line 46 - plb_bram_if_cntlr_i (plb_bram_if_cntlr) tool
   is overriding PARAMETER c_plb_dwidth value to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\data\plb_bram
   _if_cntlr_v2_1_0.mpd line 47 - plb_bram_if_cntlr_i (plb_bram_if_cntlr) tool
   is overriding PARAMETER c_plb_awidth value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\data\plb_bram
   _if_cntlr_v2_1_0.mpd line 49 - plb_bram_if_cntlr_i (plb_bram_if_cntlr) tool
   is overriding PARAMETER c_plb_mid_width value to 2


INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 38 - bram (bram_block) tool is overriding PARAMETER C_PORT_DWIDTH
   value to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 39 - bram (bram_block) tool is overriding PARAMETER C_PORT_AWIDTH
   value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 40 - bram (bram_block) tool is overriding PARAMETER C_NUM_WE
   value to 8
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 48 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_PLB_AWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 49 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_PLB_DWIDTH value to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 50 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_PLB_NUM_MASTERS value to 3
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 51 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_PLB_MID_WIDTH value to 2
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 52 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 53 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 56 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_DCR_AWIDTH value to 10
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 57 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_DCR_DWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 36 - opb_bus (opb_v20) tool is overriding PARAMETER C_OPB_AWIDTH value
   to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 37 - opb_bus (opb_v20) tool is overriding PARAMETER C_OPB_DWIDTH value
   to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 38 - opb_bus (opb_v20) tool is overriding PARAMETER C_NUM_MASTERS value
   to 2
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 39 - opb_bus (opb_v20) tool is overriding PARAMETER C_NUM_SLAVES value
   to 7
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 42 - opb_intc_i (opb_intc) tool is overriding PARAMETER C_OPB_AWIDTH
   value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 43 - opb_intc_i (opb_intc) tool is overriding PARAMETER C_OPB_DWIDTH
   value to 32
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core_v2_1_0.tc
l ...
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 46 - opb_intc_i (opb_intc) tcl is overriding PARAMETER
   C_NUM_INTR_INPUTS value to 21
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core_v2_1_0.tc
l ...
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 47 - opb_intc_i (opb_intc) tcl is overriding PARAMETER C_KIND_OF_INTR
   value to 0b00000000000000000000000001000000
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core_v2_1_0.tc
l ...


INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 48 - opb_intc_i (opb_intc) tcl is overriding PARAMETER C_KIND_OF_EDGE
   value to 0b00000000000000000000000001000000
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core_v2_1_0.tc
l ...
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 49 - opb_intc_i (opb_intc) tcl is overriding PARAMETER C_KIND_OF_LVL
   value to 0b00000000000000000000000000000001
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_uartlite_v1_00_b\data\opb_uartlite_
   v2_1_0.mpd line 37 - RS232_1 (opb_uartlite) tool is overriding PARAMETER
   C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_uartlite_v1_00_b\data\opb_uartlite_
   v2_1_0.mpd line 38 - RS232_1 (opb_uartlite) tool is overriding PARAMETER
   C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\opbslave_ext_bri
   dge_v3_10_a\data\opbslave_ext_bridge_v2_1_0.mpd line 20 -
   opbslave_ext_bridge_i (opbslave_ext_bridge) tool is overriding PARAMETER
   C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\opbslave_ext_bri
   dge_v3_10_a\data\opbslave_ext_bridge_v2_1_0.mpd line 21 -
   opbslave_ext_bridge_i (opbslave_ext_bridge) tool is overriding PARAMETER
   C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\plb_psb_bridge_v
   1_00_a\data\plb_psb_bridge_v2_1_0.mpd line 87 - plb_psb_bridge_i
   (plb_psb_bridge) tool is overriding PARAMETER C_PLB_NUM_MASTERS value to 3
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\plb_psb_bridge_v
   1_00_a\data\plb_psb_bridge_v2_1_0.mpd line 88 - plb_psb_bridge_i
   (plb_psb_bridge) tool is overriding PARAMETER C_PLB_MID_WIDTH value to 2
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\plb_psb_bridge_v
   1_00_a\data\plb_psb_bridge_v2_1_0.mpd line 93 - plb_psb_bridge_i
   (plb_psb_bridge) tool is overriding PARAMETER C_PLB_AWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\plb_psb_bridge_v
   1_00_a\data\plb_psb_bridge_v2_1_0.mpd line 94 - plb_psb_bridge_i
   (plb_psb_bridge) tool is overriding PARAMETER C_PLB_DWIDTH value to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\dcr_v29_v1_00_a\data\dcr_v29_v2_1_0.mpd
   line 38 - dcr_bus (dcr_v29) tool is overriding PARAMETER C_DCR_NUM_SLAVES
   value to 2
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\dcr_v29_v1_00_a\data\dcr_v29_v2_1_0.mpd
   line 39 - dcr_bus (dcr_v29) tool is overriding PARAMETER C_DCR_AWIDTH value
   to 10
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\dcr_v29_v1_00_a\data\dcr_v29_v2_1_0.mpd
   line 40 - dcr_bus (dcr_v29) tool is overriding PARAMETER C_DCR_DWIDTH value
   to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\ms_rst_4regs_v1_
   00_a\data\ms_rst_4regs_v2_1_0.mpd line 31 - ms_rst_4regs_0 (ms_rst_4regs)
   tool is overriding PARAMETER C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\ms_rst_4regs_v1_
   00_a\data\ms_rst_4regs_v2_1_0.mpd line 32 - ms_rst_4regs_0 (ms_rst_4regs)
   tool is overriding PARAMETER C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\opb_slave1_v1_00
   _a\data\opb_slave1_v2_1_0.mpd line 31 - opb_slave1_0 (opb_slave1) tool is
   overriding PARAMETER C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\opb_slave1_v1_00
   _a\data\opb_slave1_v2_1_0.mpd line 32 - opb_slave1_0 (opb_slave1) tool is
   overriding PARAMETER C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_emc_v2_00_a\data\plb_emc_v2_1_0.mpd
   line 38 - plb_emc_0 (plb_emc) tool is overriding PARAMETER C_NUM_MASTERS
   value to 3
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_emc_v2_00_a\data\plb_emc_v2_1_0.mpd
   line 92 - plb_emc_0 (plb_emc) tool is overriding PARAMETER C_PLB_DWIDTH value
   to 64


INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_emc_v2_00_a\data\plb_emc_v2_1_0.mpd
   line 93 - plb_emc_0 (plb_emc) tool is overriding PARAMETER C_PLB_AWIDTH value
   to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_emc_v2_00_a\data\plb_emc_v2_1_0.mpd
   line 96 - plb_emc_0 (plb_emc) tool is overriding PARAMETER C_PLB_MID_WIDTH
   value to 2
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpio_v2_1_0.m
   pd line 38 - opb_gpio_0 (opb_gpio) tool is overriding PARAMETER C_OPB_AWIDTH
   value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpio_v2_1_0.m
   pd line 39 - opb_gpio_0 (opb_gpio) tool is overriding PARAMETER C_OPB_DWIDTH
   value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_timer_v1_00_b\data\opb_timer_v2_1_0
   .mpd line 41 - opb_timer_0 (opb_timer) tool is overriding PARAMETER
   C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_timer_v1_00_b\data\opb_timer_v2_1_0
   .mpd line 42 - opb_timer_0 (opb_timer) tool is overriding PARAMETER
   C_OPB_DWIDTH value to 32

Running system level Update ...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core_v2_1_0.tc
l ...

Check platform configuration ...
INFO:MDT - IPNAME:modified_plb_ddr_controller INSTANCE:plb_ddr_controller_i -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs line 143 -
   An example UCF for this core is available and must be modified for use in the
   system. Please refer to the EDK Getting Started guide for the location of
   this file.
IPNAME:plb_v34 INSTANCE:plb_bus -
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs line 129 - 3
master(s) : 5 slave(s)
IPNAME:opb_v20 INSTANCE:opb_bus -
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs line 205 - 2
master(s) : 7 slave(s)
IPNAME:dcr_v29 INSTANCE:dcr_bus -
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs line 338 - 1
master(s) : 2 slave(s)

Check port drivers...



Performing Clock DRCs...

WARNING:MDT - No Top-level Input clock for the design. 


INFO:MDT - The following PARAMETERs of os uCOS-II are ignored as their category
   selection PARAMETER uC-Probe is set to "false" in MSS 
WARNING:MDT - C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mss
   line 20 - Ignoring PARAMETER uC-Probe  ...
WARNING:MDT - C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mss
   line 53 - PARAMETER use_dcr is deprecated !. The parameter USE_DCR for the
   intc driver has been deprecated.  Any reference to this parameter in the MSS
   file will be ignored..
   To avoid seeing this Warning again, please remove PARAMETER use_dcr.
INFO:MDT - List of peripherals addressable from processor instance ppc405_i : 
  - plb_bus
  - plb2opb_bridge_i
  - plb_ddr_controller_i
WARNING:MDT - C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs
   line 143 - No Driver Found for instance plb_ddr_controller_i. To avoid seeing
   this warning, assign the appropriate driver or driver "generic 1.00.a " to
   instance plb_ddr_controller_i

  - plb_bram_if_cntlr_i
WARNING:MDT - C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs
   line 169 - No Driver Found for instance plb_bram_if_cntlr_i. To avoid seeing
   this warning, assign the appropriate driver or driver "generic 1.00.a " to
   instance plb_bram_if_cntlr_i

  - opb_bus
  - opb_gpio_0
  - opb_intc_i
  - RS232_1
  - ms_rst_4regs_0
  - opb_slave1_0
  - opb_timer_0
  - plb_psb_bridge_i
WARNING:MDT - C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs
   line 306 - No Driver Found for instance plb_psb_bridge_i. To avoid seeing
   this warning, assign the appropriate driver or driver "generic 1.00.a " to
   instance plb_psb_bridge_i

  - plb_emc_0
INFO:MDT - List of peripherals addressable from processor instance
   ppc405_ppcjtag_chain : 

Building Directory Structure for ppc405_i



Generating platform libraries and device drivers ...

Running CopyFiles ...

Copying files for os uCOS-II_v2_86_a from
C:\edk_user_repository\Micrium\bsp\uCOS-II_v2_86_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\uCOS-II_v2
_86_a\ ...



Copying files for driver plbarb_v1_01_a from
C:\EDK\sw\XilinxProcessorIPLib\drivers\plbarb_v1_01_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\plbarb_v1_
01_a\ ...



Copying files for driver plb2opb_v1_00_a from
C:\EDK\sw\XilinxProcessorIPLib\drivers\plb2opb_v1_00_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\plb2opb_v1
_00_a\ ...



Copying files for driver opbarb_v1_02_a from
C:\EDK\sw\XilinxProcessorIPLib\drivers\opbarb_v1_02_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\opbarb_v1_
02_a\ ...



Copying files for driver gpio_v2_01_a from
C:\EDK\sw\XilinxProcessorIPLib\drivers\gpio_v2_01_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\gpio_v2_01
_a\ ...



Copying files for driver intc_v1_00_c from
C:\EDK\sw\XilinxProcessorIPLib\drivers\intc_v1_00_c\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\intc_v1_00
_c\ ...



Copying files for driver uartlite_v1_01_a from
C:\EDK\sw\XilinxProcessorIPLib\drivers\uartlite_v1_01_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\uartlite_v
1_01_a\ ...



Copying files for driver ms_rst_4regs_v1_00_a from
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\drivers\ms_rst_4regs_v1_00
_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\ms_rst_4re
gs_v1_00_a\ ...



Copying files for driver opb_slave1_v1_00_a from
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\drivers\opb_slave1_v1_00_a
\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\opb_slave1
_v1_00_a\ ...



Copying files for driver tmrctr_v1_00_b from
C:\EDK\sw\XilinxProcessorIPLib\drivers\tmrctr_v1_00_b\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\tmrctr_v1_
00_b\ ...



Copying files for driver cpu_ppc405_v1_00_a from
C:\EDK\sw\XilinxProcessorIPLib\drivers\cpu_ppc405_v1_00_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\cpu_ppc405
_v1_00_a\ ...



Running DRCs for OSes, Drivers and Libraries ... 
uC/OS-II DRC ...



Running generate for OS'es, Drivers and Libraries ... 



Running post_generate for OS'es, Drivers and Libraries ... 

Running make for Drivers and Libraries ... 

Configuring make for target include using:

make -s include "COMPILER=powerpc-eabi-gcc" "ARCHIVER=powerpc-eabi-ar"
"COMPILER_FLAGS= -O2 -c" "EXTRA_COMPILER_FLAGS=-g" 



Configuring make for target libs using:

make -s libs "COMPILER=powerpc-eabi-gcc" "ARCHIVER=powerpc-eabi-ar"
"COMPILER_FLAGS= -O2 -c" "EXTRA_COMPILER_FLAGS=-g" 


Compiling common


Compiling ipif


powerpc-eabi-ar: creating ../../../lib/libxil.a


Compiling bsp


Compiling plb_arbiter


Compiling plb_to_opb


Compiling opbarb


Compiling gpio


Compiling intc


Compiling uartlite


Compiling ms_rst_4regs


Compiling opb_slave1


Compiling tmrctr


Compiling cpu_ppc405



Libraries generated in
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\lib\ directory

Running execs_generate for OS'es, Drivers and Libraries ... 

Building Directory Structure for ppc405_ppcjtag_chain



Generating platform libraries and device drivers ...

Running CopyFiles ...

Copying files for os standalone_v1_00_a from
C:\EDK\sw\lib\bsp\standalone_v1_00_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_ppcjtag_chain\libsr
c\standalone_v1_00_a\ ...



Copying files for driver cpu_ppc405_v1_00_a from
C:\EDK\sw\XilinxProcessorIPLib\drivers\cpu_ppc405_v1_00_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_ppcjtag_chain\libsr
c\cpu_ppc405_v1_00_a\ ...



Running DRCs for OSes, Drivers and Libraries ... 

Running generate for OS'es, Drivers and Libraries ... 

Running post_generate for OS'es, Drivers and Libraries ... 

Running make for Drivers and Libraries ... 

Configuring make for target include using:

make -s include "COMPILER=powerpc-eabi-gcc" "ARCHIVER=powerpc-eabi-ar"
"COMPILER_FLAGS= -O2 -c" "EXTRA_COMPILER_FLAGS=-g" 



Configuring make for target libs using:

make -s libs "COMPILER=powerpc-eabi-gcc" "ARCHIVER=powerpc-eabi-ar"
"COMPILER_FLAGS= -O2 -c" "EXTRA_COMPILER_FLAGS=-g" 
Compiling common


Compiling bsp


powerpc-eabi-ar: creating ../../../lib/libxil.a


Compiling cpu_ppc405



Libraries generated in
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_ppcjtag_chain\lib\
directory

Running execs_generate for OS'es, Drivers and Libraries ... 

LibGen Done. 




Done!

At Local date and time: Tue May 12 15:45:41 2009
 xbash -q -c "cd /cygdrive/c/Baseline_9_Working_Folder/k-rtos-base-profile-task/; /usr/bin/make -f system.make program; exit;" started...

powerpc-eabi-gcc -O2 C:/Micrium/SOFTWARE/EvalBoards/Amirix/AP1000/GNU/EX1_OS/app.c  -o EX1_OS/executable.elf \
      -g    -I./ppc405_i/include/  -L./ppc405_i/lib/  \
  


/usr/bin/bash: igncr: unknown option name


powerpc-eabi-size EX1_OS/executable.elf 
   text	   data	    bss	    dec	    hex	filename
  28962	    508	  11988	  41458	   a1f2	EX1_OS/executable.elf







Done!

At Local date and time: Tue May 12 15:45:46 2009
 xbash -q -c "cd /cygdrive/c/Baseline_9_Working_Folder/k-rtos-base-profile-task/; /usr/bin/make -f system.make init_bram; exit;" started...

*********************************************
Initializing BRAM contents of the bitstream
*********************************************
bitinit system.mhs  -pe ppc405_i EX1_OS/executable.elf  \
-bt implementation/system.bit -o implementation/download.bit


/usr/bin/bash: igncr: unknown option name



bitinit version Xilinx EDK 9.1.02 Build EDK_J_SP2.4
Copyright (c) Xilinx Inc. 2002.

Parsing MHS File system.mhs...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/ppc405_v2_00_c/data/ppc405_v2_1_0.tcl ...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_v34_v1_02_a/data/plb_v34_v2_1_0.tcl
...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_bram_if_cntlr_v1_00_b/data/plb_bram_if
_cntlr_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb2opb_bridge_v1_01_a/data/plb2opb_bridge
_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/opb_intc_v1_00_c/data/opb_intc_v2_1_0.tcl
...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/jtagppc_cntlr_v2_00_a/data/jtagppc_cntlr_v
2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_emc_v2_00_a/data/plb_emc_v2_1_0.tcl
...

Overriding IP level properties ...


INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\modified_plb_ddr
   _controller_v1_00_c\data\modified_plb_ddr_controller_v2_1_0.mpd line 50 -
   plb_ddr_controller_i (modified_plb_ddr_controller) tool is overriding
   PARAMETER C_FAMILY value to 
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 41 - bram (bram_block) tool is overriding PARAMETER C_FAMILY
   value to 
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 38 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_FAMILY value to 
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 38 - opb_intc_i (opb_intc) tool is overriding PARAMETER C_FAMILY
   value to 
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\plb_psb_bridge_v
   1_00_a\data\plb_psb_bridge_v2_1_0.mpd line 97 - plb_psb_bridge_i
   (plb_psb_bridge) tool is overriding PARAMETER C_FAMILY value to 
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\ppc405_v2_00_c\data\ppc405_v2_1_0.mpd
   line 45 - ppc405_ppcjtag_chain (ppc405) tcl is overriding PARAMETER
   C_ISOCM_DCR_HIGHADDR value to 0b0000010011
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\ppc405_v2_00_c\data\ppc405_v2_1_0.mpd
   line 47 - ppc405_ppcjtag_chain (ppc405) tcl is overriding PARAMETER
   C_DSOCM_DCR_HIGHADDR value to 0b0000100011
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\jtagppc_cntlr_v2_00_a\data\jtagppc_cntl
   r_v2_1_0.mpd line 35 - jtagppc_0 (jtagppc_cntlr) tool is overriding PARAMETER
   C_DEVICE value to 
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\ms_rst_4regs_v1_
   00_a\data\ms_rst_4regs_v2_1_0.mpd line 34 - ms_rst_4regs_0 (ms_rst_4regs)
   tool is overriding PARAMETER C_FAMILY value to 
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\opb_slave1_v1_00
   _a\data\opb_slave1_v2_1_0.mpd line 34 - opb_slave1_0 (opb_slave1) tool is
   overriding PARAMETER C_FAMILY value to 
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpio_v2_1_0.m
   pd line 40 - opb_gpio_0 (opb_gpio) tool is overriding PARAMETER C_FAMILY
   value to 
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_timer_v1_00_b\data\opb_timer_v2_1_0
   .mpd line 34 - opb_timer_0 (opb_timer) tool is overriding PARAMETER C_FAMILY
   value to 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/bram_if_cntlr_v1_00_b/data/bram_if_cntlr_v
2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/emc_common_v2_00_a/data/emc_common_v2_1_0.
tcl ...


Address Map for Processor ppc405_i
  (0b0000000000-0b0011111111) plb_bus	dcr_bus
  (0b0100000000-0b0111111111) plb2opb_bridge_i	dcr_bus
  (0b1000010000-0b1000010011) ppc405_i	
  (0b1000100000-0b1000100011) ppc405_i	
  (0000000000-0x1fffffff) plb_ddr_controller_i	plb_bus
  (0x29000000-0x29ffffff) opb_gpio_0	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4c000000-0x4c00ffff) RS232_1	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4d000000-0x4dffffff) opb_intc_i	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4f000000-0x4f00ffff) ms_rst_4regs_0	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4ff00000-0x4ff03fff) opb_slave1_0	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4fff0000-0x4fffffff) opb_timer_0	plb_bus->plb2opb_bridge_i->opb_bus
  (0x50000000-0x50ffffff) plb_emc_0	plb_bus
  (0xffff0000-0xffffffff) plb_bram_if_cntlr_i	plb_bus
Address Map for Processor ppc405_ppcjtag_chain
  (0b0000010000-0b0000010011) ppc405_ppcjtag_chain	
  (0b0000100000-0b0000100011) ppc405_ppcjtag_chain	

Initializing Memory...
Checking ELFs associated with PPC405 instance ppc405_i for overlap...


Analyzing file EX1_OS/executable.elf...
Running Data2Mem with the following command:
data2mem -bm "implementation/system_bd" -bt "implementation/system.bit"  -bd
"EX1_OS/executable.elf" tag ppc405_i  -o b implementation/download.bit 


Memory Initialization completed successfully.





Done!

At Local date and time: Tue May 12 15:49:49 2009
 xbash -q -c "cd /cygdrive/c/Baseline_9_Working_Folder/k-rtos-base-profile-task/; /usr/bin/make -f system.make swclean; exit;" started...

/usr/bin/bash: igncr: unknown option name


rm -rf ppc405_i/lib/
rm -rf ppc405_ppcjtag_chain/lib/
rm -f libgen.log
rm -f EX1_OS/executable.elf 





Done!

At Local date and time: Tue May 12 15:49:55 2009
 xbash -q -c "cd /cygdrive/c/Baseline_9_Working_Folder/k-rtos-base-profile-task/; /usr/bin/make -f system.make libs; exit;" started...

*********************************************
Creating software libraries...
*********************************************
libgen -mhs system.mhs -p xc2vp100ff1704-6  system.mss


/usr/bin/bash: igncr: unknown option name


libgen
Xilinx EDK 9.1.02 Build EDK_J_SP2.4
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.

Command Line: libgen -mhs system.mhs -p xc2vp100ff1704-6 system.mss 



Output Directory (-od)		: C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\
Part (-p)			: virtex2p

Software Specification file	: system.mss


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/ppc405_v2_00_c/data/ppc405_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_v34_v1_02_a/data/plb_v34_v2_1_0.tcl
...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_bram_if_cntlr_v1_00_b/data/plb_bram_if
_cntlr_v2_1_0.tcl ...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb2opb_bridge_v1_01_a/data/plb2opb_bridge
_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/opb_intc_v1_00_c/data/opb_intc_v2_1_0.tcl
...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/jtagppc_cntlr_v2_00_a/data/jtagppc_cntlr_v
2_1_0.tcl ...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_emc_v2_00_a/data/plb_emc_v2_1_0.tcl
...

Overriding IP level properties ...
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\modified_plb_ddr
   _controller_v1_00_c\data\modified_plb_ddr_controller_v2_1_0.mpd line 50 -
   plb_ddr_controller_i (modified_plb_ddr_controller) tool is overriding
   PARAMETER C_FAMILY value to virtex2p
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 41 - bram (bram_block) tool is overriding PARAMETER C_FAMILY
   value to virtex2p
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 38 - opb_intc_i (opb_intc) tool is overriding PARAMETER C_FAMILY
   value to virtex2p


INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\ppc405_v2_00_c\data\ppc405_v2_1_0.mpd
   line 45 - ppc405_ppcjtag_chain (ppc405) tcl is overriding PARAMETER
   C_ISOCM_DCR_HIGHADDR value to 0b0000010011
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\ppc405_v2_00_c\data\ppc405_v2_1_0.mpd
   line 47 - ppc405_ppcjtag_chain (ppc405) tcl is overriding PARAMETER
   C_DSOCM_DCR_HIGHADDR value to 0b0000100011
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\jtagppc_cntlr_v2_00_a\data\jtagppc_cntl
   r_v2_1_0.mpd line 35 - jtagppc_0 (jtagppc_cntlr) tool is overriding PARAMETER
   C_DEVICE value to 2vp100
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpio_v2_1_0.m
   pd line 40 - opb_gpio_0 (opb_gpio) tool is overriding PARAMETER C_FAMILY
   value to virtex2p
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_timer_v1_00_b\data\opb_timer_v2_1_0
   .mpd line 34 - opb_timer_0 (opb_timer) tool is overriding PARAMETER C_FAMILY
   value to virtex2p

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/bram_if_cntlr_v1_00_b/data/bram_if_cntlr_v
2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/emc_common_v2_00_a/data/emc_common_v2_1_0.
tcl ...


Address Map for Processor ppc405_i
  (0b0000000000-0b0011111111) plb_bus	dcr_bus
  (0b0100000000-0b0111111111) plb2opb_bridge_i	dcr_bus
  (0b1000010000-0b1000010011) ppc405_i	
  (0b1000100000-0b1000100011) ppc405_i	
  (0000000000-0x1fffffff) plb_ddr_controller_i	plb_bus
  (0x29000000-0x29ffffff) opb_gpio_0	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4c000000-0x4c00ffff) RS232_1	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4d000000-0x4dffffff) opb_intc_i	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4f000000-0x4f00ffff) ms_rst_4regs_0	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4ff00000-0x4ff03fff) opb_slave1_0	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4fff0000-0x4fffffff) opb_timer_0	plb_bus->plb2opb_bridge_i->opb_bus
  (0x50000000-0x50ffffff) plb_emc_0	plb_bus
  (0xffff0000-0xffffffff) plb_bram_if_cntlr_i	plb_bus
Address Map for Processor ppc405_ppcjtag_chain
  (0b0000010000-0b0000010011) ppc405_ppcjtag_chain	
  (0b0000100000-0b0000100011) ppc405_ppcjtag_chain	

Check platform address map ...

Overriding system level properties ...
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 41 - plb_bus (plb_v34) tool is overriding PARAMETER C_PLB_NUM_MASTERS
   value to 3
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 43 - plb_bus (plb_v34) tool is overriding PARAMETER C_PLB_MID_WIDTH
   value to 2
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 44 - plb_bus (plb_v34) tool is overriding PARAMETER C_PLB_AWIDTH value
   to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 45 - plb_bus (plb_v34) tool is overriding PARAMETER C_PLB_DWIDTH value
   to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 49 - plb_bus (plb_v34) tool is overriding PARAMETER C_DCR_AWIDTH value
   to 10
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 50 - plb_bus (plb_v34) tool is overriding PARAMETER C_DCR_DWIDTH value
   to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\modified_plb_ddr
   _controller_v1_00_c\data\modified_plb_ddr_controller_v2_1_0.mpd line 53 -
   plb_ddr_controller_i (modified_plb_ddr_controller) tool is overriding
   PARAMETER C_PLB_NUM_MASTERS value to 3
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\modified_plb_ddr
   _controller_v1_00_c\data\modified_plb_ddr_controller_v2_1_0.mpd line 54 -
   plb_ddr_controller_i (modified_plb_ddr_controller) tool is overriding
   PARAMETER C_PLB_MID_WIDTH value to 2
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\modified_plb_ddr
   _controller_v1_00_c\data\modified_plb_ddr_controller_v2_1_0.mpd line 55 -
   plb_ddr_controller_i (modified_plb_ddr_controller) tool is overriding
   PARAMETER C_PLB_AWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\modified_plb_ddr
   _controller_v1_00_c\data\modified_plb_ddr_controller_v2_1_0.mpd line 56 -
   plb_ddr_controller_i (modified_plb_ddr_controller) tool is overriding
   PARAMETER C_PLB_DWIDTH value to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\data\plb_bram
   _if_cntlr_v2_1_0.mpd line 42 - plb_bram_if_cntlr_i (plb_bram_if_cntlr) tool
   is overriding PARAMETER c_num_masters value to 3
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\data\plb_bram
   _if_cntlr_v2_1_0.mpd line 46 - plb_bram_if_cntlr_i (plb_bram_if_cntlr) tool
   is overriding PARAMETER c_plb_dwidth value to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\data\plb_bram
   _if_cntlr_v2_1_0.mpd line 47 - plb_bram_if_cntlr_i (plb_bram_if_cntlr) tool
   is overriding PARAMETER c_plb_awidth value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\data\plb_bram
   _if_cntlr_v2_1_0.mpd line 49 - plb_bram_if_cntlr_i (plb_bram_if_cntlr) tool
   is overriding PARAMETER c_plb_mid_width value to 2


INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 38 - bram (bram_block) tool is overriding PARAMETER C_PORT_DWIDTH
   value to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 39 - bram (bram_block) tool is overriding PARAMETER C_PORT_AWIDTH
   value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 40 - bram (bram_block) tool is overriding PARAMETER C_NUM_WE
   value to 8
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 48 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_PLB_AWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 49 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_PLB_DWIDTH value to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 50 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_PLB_NUM_MASTERS value to 3
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 51 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_PLB_MID_WIDTH value to 2
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 52 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 53 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 56 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_DCR_AWIDTH value to 10
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 57 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_DCR_DWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 36 - opb_bus (opb_v20) tool is overriding PARAMETER C_OPB_AWIDTH value
   to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 37 - opb_bus (opb_v20) tool is overriding PARAMETER C_OPB_DWIDTH value
   to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 38 - opb_bus (opb_v20) tool is overriding PARAMETER C_NUM_MASTERS value
   to 2
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 39 - opb_bus (opb_v20) tool is overriding PARAMETER C_NUM_SLAVES value
   to 7
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 42 - opb_intc_i (opb_intc) tool is overriding PARAMETER C_OPB_AWIDTH
   value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 43 - opb_intc_i (opb_intc) tool is overriding PARAMETER C_OPB_DWIDTH
   value to 32
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core_v2_1_0.tc
l ...
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 46 - opb_intc_i (opb_intc) tcl is overriding PARAMETER
   C_NUM_INTR_INPUTS value to 21
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core_v2_1_0.tc
l ...
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 47 - opb_intc_i (opb_intc) tcl is overriding PARAMETER C_KIND_OF_INTR
   value to 0b00000000000000000000000001000000
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core_v2_1_0.tc
l ...


INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 48 - opb_intc_i (opb_intc) tcl is overriding PARAMETER C_KIND_OF_EDGE
   value to 0b00000000000000000000000001000000
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core_v2_1_0.tc
l ...
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 49 - opb_intc_i (opb_intc) tcl is overriding PARAMETER C_KIND_OF_LVL
   value to 0b00000000000000000000000000000001
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_uartlite_v1_00_b\data\opb_uartlite_
   v2_1_0.mpd line 37 - RS232_1 (opb_uartlite) tool is overriding PARAMETER
   C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_uartlite_v1_00_b\data\opb_uartlite_
   v2_1_0.mpd line 38 - RS232_1 (opb_uartlite) tool is overriding PARAMETER
   C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\opbslave_ext_bri
   dge_v3_10_a\data\opbslave_ext_bridge_v2_1_0.mpd line 20 -
   opbslave_ext_bridge_i (opbslave_ext_bridge) tool is overriding PARAMETER
   C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\opbslave_ext_bri
   dge_v3_10_a\data\opbslave_ext_bridge_v2_1_0.mpd line 21 -
   opbslave_ext_bridge_i (opbslave_ext_bridge) tool is overriding PARAMETER
   C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\plb_psb_bridge_v
   1_00_a\data\plb_psb_bridge_v2_1_0.mpd line 87 - plb_psb_bridge_i
   (plb_psb_bridge) tool is overriding PARAMETER C_PLB_NUM_MASTERS value to 3
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\plb_psb_bridge_v
   1_00_a\data\plb_psb_bridge_v2_1_0.mpd line 88 - plb_psb_bridge_i
   (plb_psb_bridge) tool is overriding PARAMETER C_PLB_MID_WIDTH value to 2
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\plb_psb_bridge_v
   1_00_a\data\plb_psb_bridge_v2_1_0.mpd line 93 - plb_psb_bridge_i
   (plb_psb_bridge) tool is overriding PARAMETER C_PLB_AWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\plb_psb_bridge_v
   1_00_a\data\plb_psb_bridge_v2_1_0.mpd line 94 - plb_psb_bridge_i
   (plb_psb_bridge) tool is overriding PARAMETER C_PLB_DWIDTH value to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\dcr_v29_v1_00_a\data\dcr_v29_v2_1_0.mpd
   line 38 - dcr_bus (dcr_v29) tool is overriding PARAMETER C_DCR_NUM_SLAVES
   value to 2
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\dcr_v29_v1_00_a\data\dcr_v29_v2_1_0.mpd
   line 39 - dcr_bus (dcr_v29) tool is overriding PARAMETER C_DCR_AWIDTH value
   to 10
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\dcr_v29_v1_00_a\data\dcr_v29_v2_1_0.mpd
   line 40 - dcr_bus (dcr_v29) tool is overriding PARAMETER C_DCR_DWIDTH value
   to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\ms_rst_4regs_v1_
   00_a\data\ms_rst_4regs_v2_1_0.mpd line 31 - ms_rst_4regs_0 (ms_rst_4regs)
   tool is overriding PARAMETER C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\ms_rst_4regs_v1_
   00_a\data\ms_rst_4regs_v2_1_0.mpd line 32 - ms_rst_4regs_0 (ms_rst_4regs)
   tool is overriding PARAMETER C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\opb_slave1_v1_00
   _a\data\opb_slave1_v2_1_0.mpd line 31 - opb_slave1_0 (opb_slave1) tool is
   overriding PARAMETER C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\opb_slave1_v1_00
   _a\data\opb_slave1_v2_1_0.mpd line 32 - opb_slave1_0 (opb_slave1) tool is
   overriding PARAMETER C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_emc_v2_00_a\data\plb_emc_v2_1_0.mpd
   line 38 - plb_emc_0 (plb_emc) tool is overriding PARAMETER C_NUM_MASTERS
   value to 3
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_emc_v2_00_a\data\plb_emc_v2_1_0.mpd
   line 92 - plb_emc_0 (plb_emc) tool is overriding PARAMETER C_PLB_DWIDTH value
   to 64


INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_emc_v2_00_a\data\plb_emc_v2_1_0.mpd
   line 93 - plb_emc_0 (plb_emc) tool is overriding PARAMETER C_PLB_AWIDTH value
   to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_emc_v2_00_a\data\plb_emc_v2_1_0.mpd
   line 96 - plb_emc_0 (plb_emc) tool is overriding PARAMETER C_PLB_MID_WIDTH
   value to 2
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpio_v2_1_0.m
   pd line 38 - opb_gpio_0 (opb_gpio) tool is overriding PARAMETER C_OPB_AWIDTH
   value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpio_v2_1_0.m
   pd line 39 - opb_gpio_0 (opb_gpio) tool is overriding PARAMETER C_OPB_DWIDTH
   value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_timer_v1_00_b\data\opb_timer_v2_1_0
   .mpd line 41 - opb_timer_0 (opb_timer) tool is overriding PARAMETER
   C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_timer_v1_00_b\data\opb_timer_v2_1_0
   .mpd line 42 - opb_timer_0 (opb_timer) tool is overriding PARAMETER
   C_OPB_DWIDTH value to 32

Running system level Update ...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core_v2_1_0.tc
l ...

Check platform configuration ...
INFO:MDT - IPNAME:modified_plb_ddr_controller INSTANCE:plb_ddr_controller_i -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs line 143 -
   An example UCF for this core is available and must be modified for use in the
   system. Please refer to the EDK Getting Started guide for the location of
   this file.
IPNAME:plb_v34 INSTANCE:plb_bus -
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs line 129 - 3
master(s) : 5 slave(s)
IPNAME:opb_v20 INSTANCE:opb_bus -
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs line 205 - 2
master(s) : 7 slave(s)
IPNAME:dcr_v29 INSTANCE:dcr_bus -
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs line 338 - 1
master(s) : 2 slave(s)

Check port drivers...



Performing Clock DRCs...

WARNING:MDT - No Top-level Input clock for the design. 


INFO:MDT - The following PARAMETERs of os uCOS-II are ignored as their category
   selection PARAMETER uC-Probe is set to "false" in MSS 
WARNING:MDT - C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mss
   line 20 - Ignoring PARAMETER uC-Probe  ...
WARNING:MDT - C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mss
   line 53 - PARAMETER use_dcr is deprecated !. The parameter USE_DCR for the
   intc driver has been deprecated.  Any reference to this parameter in the MSS
   file will be ignored..
   To avoid seeing this Warning again, please remove PARAMETER use_dcr.
INFO:MDT - List of peripherals addressable from processor instance ppc405_i : 
  - plb_bus
  - plb2opb_bridge_i
  - plb_ddr_controller_i
WARNING:MDT - C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs
   line 143 - No Driver Found for instance plb_ddr_controller_i. To avoid seeing
   this warning, assign the appropriate driver or driver "generic 1.00.a " to
   instance plb_ddr_controller_i

  - plb_bram_if_cntlr_i
WARNING:MDT - C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs
   line 169 - No Driver Found for instance plb_bram_if_cntlr_i. To avoid seeing
   this warning, assign the appropriate driver or driver "generic 1.00.a " to
   instance plb_bram_if_cntlr_i

  - opb_bus
  - opb_gpio_0
  - opb_intc_i
  - RS232_1
  - ms_rst_4regs_0
  - opb_slave1_0
  - opb_timer_0
  - plb_psb_bridge_i
WARNING:MDT - C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs
   line 306 - No Driver Found for instance plb_psb_bridge_i. To avoid seeing
   this warning, assign the appropriate driver or driver "generic 1.00.a " to
   instance plb_psb_bridge_i

  - plb_emc_0
INFO:MDT - List of peripherals addressable from processor instance
   ppc405_ppcjtag_chain : 

Building Directory Structure for ppc405_i



Generating platform libraries and device drivers ...

Running CopyFiles ...

Copying files for os uCOS-II_v2_86_a from
C:\edk_user_repository\Micrium\bsp\uCOS-II_v2_86_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\uCOS-II_v2
_86_a\ ...



Copying files for driver plbarb_v1_01_a from
C:\EDK\sw\XilinxProcessorIPLib\drivers\plbarb_v1_01_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\plbarb_v1_
01_a\ ...



Copying files for driver plb2opb_v1_00_a from
C:\EDK\sw\XilinxProcessorIPLib\drivers\plb2opb_v1_00_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\plb2opb_v1
_00_a\ ...



Copying files for driver opbarb_v1_02_a from
C:\EDK\sw\XilinxProcessorIPLib\drivers\opbarb_v1_02_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\opbarb_v1_
02_a\ ...



Copying files for driver gpio_v2_01_a from
C:\EDK\sw\XilinxProcessorIPLib\drivers\gpio_v2_01_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\gpio_v2_01
_a\ ...



Copying files for driver intc_v1_00_c from
C:\EDK\sw\XilinxProcessorIPLib\drivers\intc_v1_00_c\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\intc_v1_00
_c\ ...



Copying files for driver uartlite_v1_01_a from
C:\EDK\sw\XilinxProcessorIPLib\drivers\uartlite_v1_01_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\uartlite_v
1_01_a\ ...



Copying files for driver ms_rst_4regs_v1_00_a from
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\drivers\ms_rst_4regs_v1_00
_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\ms_rst_4re
gs_v1_00_a\ ...



Copying files for driver opb_slave1_v1_00_a from
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\drivers\opb_slave1_v1_00_a
\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\opb_slave1
_v1_00_a\ ...



Copying files for driver tmrctr_v1_00_b from
C:\EDK\sw\XilinxProcessorIPLib\drivers\tmrctr_v1_00_b\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\tmrctr_v1_
00_b\ ...



Copying files for driver cpu_ppc405_v1_00_a from
C:\EDK\sw\XilinxProcessorIPLib\drivers\cpu_ppc405_v1_00_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\cpu_ppc405
_v1_00_a\ ...



Running DRCs for OSes, Drivers and Libraries ... 
uC/OS-II DRC ...

Running generate for OS'es, Drivers and Libraries ... 



Running post_generate for OS'es, Drivers and Libraries ... 

Running make for Drivers and Libraries ... 

Configuring make for target include using:

make -s include "COMPILER=powerpc-eabi-gcc" "ARCHIVER=powerpc-eabi-ar"
"COMPILER_FLAGS= -O2 -c" "EXTRA_COMPILER_FLAGS=-g" 



Configuring make for target libs using:

make -s libs "COMPILER=powerpc-eabi-gcc" "ARCHIVER=powerpc-eabi-ar"
"COMPILER_FLAGS= -O2 -c" "EXTRA_COMPILER_FLAGS=-g" 
Compiling common


Compiling ipif


powerpc-eabi-ar: creating ../../../lib/libxil.a


Compiling bsp


Compiling plb_arbiter


Compiling plb_to_opb


Compiling opbarb


Compiling gpio


Compiling intc


Compiling uartlite


Compiling ms_rst_4regs


Compiling opb_slave1


Compiling tmrctr


Compiling cpu_ppc405



Libraries generated in
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\lib\ directory

Running execs_generate for OS'es, Drivers and Libraries ... 

Building Directory Structure for ppc405_ppcjtag_chain



Generating platform libraries and device drivers ...

Running CopyFiles ...



Copying files for os standalone_v1_00_a from
C:\EDK\sw\lib\bsp\standalone_v1_00_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_ppcjtag_chain\libsr
c\standalone_v1_00_a\ ...



Copying files for driver cpu_ppc405_v1_00_a from
C:\EDK\sw\XilinxProcessorIPLib\drivers\cpu_ppc405_v1_00_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_ppcjtag_chain\libsr
c\cpu_ppc405_v1_00_a\ ...



Running DRCs for OSes, Drivers and Libraries ... 

Running generate for OS'es, Drivers and Libraries ... 

Running post_generate for OS'es, Drivers and Libraries ... 

Running make for Drivers and Libraries ... 

Configuring make for target include using:

make -s include "COMPILER=powerpc-eabi-gcc" "ARCHIVER=powerpc-eabi-ar"
"COMPILER_FLAGS= -O2 -c" "EXTRA_COMPILER_FLAGS=-g" 



Configuring make for target libs using:

make -s libs "COMPILER=powerpc-eabi-gcc" "ARCHIVER=powerpc-eabi-ar"
"COMPILER_FLAGS= -O2 -c" "EXTRA_COMPILER_FLAGS=-g" 


Compiling common


powerpc-eabi-ar: creating ../../../lib/libxil.a


Compiling bsp


Compiling cpu_ppc405



Libraries generated in
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_ppcjtag_chain\lib\
directory

Running execs_generate for OS'es, Drivers and Libraries ... 

LibGen Done. 




Done!

At Local date and time: Tue May 12 15:50:50 2009
 xbash -q -c "cd /cygdrive/c/Baseline_9_Working_Folder/k-rtos-base-profile-task/; /usr/bin/make -f system.make program; exit;" started...

powerpc-eabi-gcc -O2 C:/Micrium/SOFTWARE/EvalBoards/Amirix/AP1000/GNU/EX1_OS/app.c  -o EX1_OS/executable.elf \
      -g    -I./ppc405_i/include/  -L./ppc405_i/lib/  \
  
powerpc-eabi-size EX1_OS/executable.elf 


/usr/bin/bash: igncr: unknown option name


   text	   data	    bss	    dec	    hex	filename
  28994	    508	  11988	  41490	   a212	EX1_OS/executable.elf





Done!

At Local date and time: Tue May 12 15:51:28 2009
 xbash -q -c "cd /cygdrive/c/Baseline_9_Working_Folder/k-rtos-base-profile-task/; /usr/bin/make -f system.make init_bram; exit;" started...

*********************************************
Initializing BRAM contents of the bitstream
*********************************************
bitinit system.mhs  -pe ppc405_i EX1_OS/executable.elf  \
-bt implementation/system.bit -o implementation/download.bit


/usr/bin/bash: igncr: unknown option name



bitinit version Xilinx EDK 9.1.02 Build EDK_J_SP2.4
Copyright (c) Xilinx Inc. 2002.

Parsing MHS File system.mhs...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/ppc405_v2_00_c/data/ppc405_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_v34_v1_02_a/data/plb_v34_v2_1_0.tcl
...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_bram_if_cntlr_v1_00_b/data/plb_bram_if
_cntlr_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb2opb_bridge_v1_01_a/data/plb2opb_bridge
_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/opb_intc_v1_00_c/data/opb_intc_v2_1_0.tcl
...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/jtagppc_cntlr_v2_00_a/data/jtagppc_cntlr_v
2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_emc_v2_00_a/data/plb_emc_v2_1_0.tcl
...

Overriding IP level properties ...
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\modified_plb_ddr
   _controller_v1_00_c\data\modified_plb_ddr_controller_v2_1_0.mpd line 50 -
   plb_ddr_controller_i (modified_plb_ddr_controller) tool is overriding
   PARAMETER C_FAMILY value to 
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 41 - bram (bram_block) tool is overriding PARAMETER C_FAMILY
   value to 
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 38 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_FAMILY value to 
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 38 - opb_intc_i (opb_intc) tool is overriding PARAMETER C_FAMILY
   value to 
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\plb_psb_bridge_v
   1_00_a\data\plb_psb_bridge_v2_1_0.mpd line 97 - plb_psb_bridge_i
   (plb_psb_bridge) tool is overriding PARAMETER C_FAMILY value to 
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\ppc405_v2_00_c\data\ppc405_v2_1_0.mpd
   line 45 - ppc405_ppcjtag_chain (ppc405) tcl is overriding PARAMETER
   C_ISOCM_DCR_HIGHADDR value to 0b0000010011
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\ppc405_v2_00_c\data\ppc405_v2_1_0.mpd
   line 47 - ppc405_ppcjtag_chain (ppc405) tcl is overriding PARAMETER
   C_DSOCM_DCR_HIGHADDR value to 0b0000100011
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\jtagppc_cntlr_v2_00_a\data\jtagppc_cntl
   r_v2_1_0.mpd line 35 - jtagppc_0 (jtagppc_cntlr) tool is overriding PARAMETER
   C_DEVICE value to 
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\ms_rst_4regs_v1_
   00_a\data\ms_rst_4regs_v2_1_0.mpd line 34 - ms_rst_4regs_0 (ms_rst_4regs)
   tool is overriding PARAMETER C_FAMILY value to 
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\opb_slave1_v1_00
   _a\data\opb_slave1_v2_1_0.mpd line 34 - opb_slave1_0 (opb_slave1) tool is
   overriding PARAMETER C_FAMILY value to 
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpio_v2_1_0.m
   pd line 40 - opb_gpio_0 (opb_gpio) tool is overriding PARAMETER C_FAMILY
   value to 
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_timer_v1_00_b\data\opb_timer_v2_1_0
   .mpd line 34 - opb_timer_0 (opb_timer) tool is overriding PARAMETER C_FAMILY
   value to 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/bram_if_cntlr_v1_00_b/data/bram_if_cntlr_v
2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/emc_common_v2_00_a/data/emc_common_v2_1_0.
tcl ...


Address Map for Processor ppc405_i
  (0b0000000000-0b0011111111) plb_bus	dcr_bus
  (0b0100000000-0b0111111111) plb2opb_bridge_i	dcr_bus
  (0b1000010000-0b1000010011) ppc405_i	
  (0b1000100000-0b1000100011) ppc405_i	
  (0000000000-0x1fffffff) plb_ddr_controller_i	plb_bus
  (0x29000000-0x29ffffff) opb_gpio_0	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4c000000-0x4c00ffff) RS232_1	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4d000000-0x4dffffff) opb_intc_i	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4f000000-0x4f00ffff) ms_rst_4regs_0	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4ff00000-0x4ff03fff) opb_slave1_0	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4fff0000-0x4fffffff) opb_timer_0	plb_bus->plb2opb_bridge_i->opb_bus
  (0x50000000-0x50ffffff) plb_emc_0	plb_bus
  (0xffff0000-0xffffffff) plb_bram_if_cntlr_i	plb_bus
Address Map for Processor ppc405_ppcjtag_chain
  (0b0000010000-0b0000010011) ppc405_ppcjtag_chain	
  (0b0000100000-0b0000100011) ppc405_ppcjtag_chain	

Initializing Memory...
Checking ELFs associated with PPC405 instance ppc405_i for overlap...


Analyzing file EX1_OS/executable.elf...
Running Data2Mem with the following command:
data2mem -bm "implementation/system_bd" -bt "implementation/system.bit"  -bd
"EX1_OS/executable.elf" tag ppc405_i  -o b implementation/download.bit 


Memory Initialization completed successfully.





Done!

At Local date and time: Tue May 12 15:52:51 2009
 xbash -q -c "cd /cygdrive/c/Baseline_9_Working_Folder/k-rtos-base-profile-task/; /usr/bin/make -f system.make swclean; exit;" started...

/usr/bin/bash: igncr: unknown option name


rm -rf ppc405_i/lib/
rm -rf ppc405_ppcjtag_chain/lib/
rm -f libgen.log
rm -f EX1_OS/executable.elf 





Done!

At Local date and time: Tue May 12 15:52:57 2009
 xbash -q -c "cd /cygdrive/c/Baseline_9_Working_Folder/k-rtos-base-profile-task/; /usr/bin/make -f system.make libs; exit;" started...

*********************************************
Creating software libraries...
*********************************************
libgen -mhs system.mhs -p xc2vp100ff1704-6  system.mss


/usr/bin/bash: igncr: unknown option name


libgen
Xilinx EDK 9.1.02 Build EDK_J_SP2.4
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.

Command Line: libgen -mhs system.mhs -p xc2vp100ff1704-6 system.mss 



Output Directory (-od)		: C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\
Part (-p)			: virtex2p

Software Specification file	: system.mss


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/ppc405_v2_00_c/data/ppc405_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_v34_v1_02_a/data/plb_v34_v2_1_0.tcl
...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_bram_if_cntlr_v1_00_b/data/plb_bram_if
_cntlr_v2_1_0.tcl ...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb2opb_bridge_v1_01_a/data/plb2opb_bridge
_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/opb_intc_v1_00_c/data/opb_intc_v2_1_0.tcl
...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/jtagppc_cntlr_v2_00_a/data/jtagppc_cntlr_v
2_1_0.tcl ...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_emc_v2_00_a/data/plb_emc_v2_1_0.tcl
...

Overriding IP level properties ...
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\modified_plb_ddr
   _controller_v1_00_c\data\modified_plb_ddr_controller_v2_1_0.mpd line 50 -
   plb_ddr_controller_i (modified_plb_ddr_controller) tool is overriding
   PARAMETER C_FAMILY value to virtex2p
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 41 - bram (bram_block) tool is overriding PARAMETER C_FAMILY
   value to virtex2p
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 38 - opb_intc_i (opb_intc) tool is overriding PARAMETER C_FAMILY
   value to virtex2p


INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\ppc405_v2_00_c\data\ppc405_v2_1_0.mpd
   line 45 - ppc405_ppcjtag_chain (ppc405) tcl is overriding PARAMETER
   C_ISOCM_DCR_HIGHADDR value to 0b0000010011
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\ppc405_v2_00_c\data\ppc405_v2_1_0.mpd
   line 47 - ppc405_ppcjtag_chain (ppc405) tcl is overriding PARAMETER
   C_DSOCM_DCR_HIGHADDR value to 0b0000100011
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\jtagppc_cntlr_v2_00_a\data\jtagppc_cntl
   r_v2_1_0.mpd line 35 - jtagppc_0 (jtagppc_cntlr) tool is overriding PARAMETER
   C_DEVICE value to 2vp100
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpio_v2_1_0.m
   pd line 40 - opb_gpio_0 (opb_gpio) tool is overriding PARAMETER C_FAMILY
   value to virtex2p
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_timer_v1_00_b\data\opb_timer_v2_1_0
   .mpd line 34 - opb_timer_0 (opb_timer) tool is overriding PARAMETER C_FAMILY
   value to virtex2p

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/bram_if_cntlr_v1_00_b/data/bram_if_cntlr_v
2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/emc_common_v2_00_a/data/emc_common_v2_1_0.
tcl ...


Address Map for Processor ppc405_i
  (0b0000000000-0b0011111111) plb_bus	dcr_bus
  (0b0100000000-0b0111111111) plb2opb_bridge_i	dcr_bus
  (0b1000010000-0b1000010011) ppc405_i	
  (0b1000100000-0b1000100011) ppc405_i	
  (0000000000-0x1fffffff) plb_ddr_controller_i	plb_bus
  (0x29000000-0x29ffffff) opb_gpio_0	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4c000000-0x4c00ffff) RS232_1	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4d000000-0x4dffffff) opb_intc_i	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4f000000-0x4f00ffff) ms_rst_4regs_0	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4ff00000-0x4ff03fff) opb_slave1_0	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4fff0000-0x4fffffff) opb_timer_0	plb_bus->plb2opb_bridge_i->opb_bus
  (0x50000000-0x50ffffff) plb_emc_0	plb_bus
  (0xffff0000-0xffffffff) plb_bram_if_cntlr_i	plb_bus
Address Map for Processor ppc405_ppcjtag_chain
  (0b0000010000-0b0000010011) ppc405_ppcjtag_chain	
  (0b0000100000-0b0000100011) ppc405_ppcjtag_chain	

Check platform address map ...

Overriding system level properties ...
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 41 - plb_bus (plb_v34) tool is overriding PARAMETER C_PLB_NUM_MASTERS
   value to 3
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 43 - plb_bus (plb_v34) tool is overriding PARAMETER C_PLB_MID_WIDTH
   value to 2
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 44 - plb_bus (plb_v34) tool is overriding PARAMETER C_PLB_AWIDTH value
   to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 45 - plb_bus (plb_v34) tool is overriding PARAMETER C_PLB_DWIDTH value
   to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 49 - plb_bus (plb_v34) tool is overriding PARAMETER C_DCR_AWIDTH value
   to 10
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 50 - plb_bus (plb_v34) tool is overriding PARAMETER C_DCR_DWIDTH value
   to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\modified_plb_ddr
   _controller_v1_00_c\data\modified_plb_ddr_controller_v2_1_0.mpd line 53 -
   plb_ddr_controller_i (modified_plb_ddr_controller) tool is overriding
   PARAMETER C_PLB_NUM_MASTERS value to 3
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\modified_plb_ddr
   _controller_v1_00_c\data\modified_plb_ddr_controller_v2_1_0.mpd line 54 -
   plb_ddr_controller_i (modified_plb_ddr_controller) tool is overriding
   PARAMETER C_PLB_MID_WIDTH value to 2
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\modified_plb_ddr
   _controller_v1_00_c\data\modified_plb_ddr_controller_v2_1_0.mpd line 55 -
   plb_ddr_controller_i (modified_plb_ddr_controller) tool is overriding
   PARAMETER C_PLB_AWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\modified_plb_ddr
   _controller_v1_00_c\data\modified_plb_ddr_controller_v2_1_0.mpd line 56 -
   plb_ddr_controller_i (modified_plb_ddr_controller) tool is overriding
   PARAMETER C_PLB_DWIDTH value to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\data\plb_bram
   _if_cntlr_v2_1_0.mpd line 42 - plb_bram_if_cntlr_i (plb_bram_if_cntlr) tool
   is overriding PARAMETER c_num_masters value to 3
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\data\plb_bram
   _if_cntlr_v2_1_0.mpd line 46 - plb_bram_if_cntlr_i (plb_bram_if_cntlr) tool
   is overriding PARAMETER c_plb_dwidth value to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\data\plb_bram
   _if_cntlr_v2_1_0.mpd line 47 - plb_bram_if_cntlr_i (plb_bram_if_cntlr) tool
   is overriding PARAMETER c_plb_awidth value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\data\plb_bram
   _if_cntlr_v2_1_0.mpd line 49 - plb_bram_if_cntlr_i (plb_bram_if_cntlr) tool
   is overriding PARAMETER c_plb_mid_width value to 2


INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 38 - bram (bram_block) tool is overriding PARAMETER C_PORT_DWIDTH
   value to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 39 - bram (bram_block) tool is overriding PARAMETER C_PORT_AWIDTH
   value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 40 - bram (bram_block) tool is overriding PARAMETER C_NUM_WE
   value to 8
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 48 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_PLB_AWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 49 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_PLB_DWIDTH value to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 50 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_PLB_NUM_MASTERS value to 3
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 51 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_PLB_MID_WIDTH value to 2
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 52 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 53 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 56 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_DCR_AWIDTH value to 10
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 57 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_DCR_DWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 36 - opb_bus (opb_v20) tool is overriding PARAMETER C_OPB_AWIDTH value
   to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 37 - opb_bus (opb_v20) tool is overriding PARAMETER C_OPB_DWIDTH value
   to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 38 - opb_bus (opb_v20) tool is overriding PARAMETER C_NUM_MASTERS value
   to 2
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 39 - opb_bus (opb_v20) tool is overriding PARAMETER C_NUM_SLAVES value
   to 7
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 42 - opb_intc_i (opb_intc) tool is overriding PARAMETER C_OPB_AWIDTH
   value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 43 - opb_intc_i (opb_intc) tool is overriding PARAMETER C_OPB_DWIDTH
   value to 32
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core_v2_1_0.tc
l ...
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 46 - opb_intc_i (opb_intc) tcl is overriding PARAMETER
   C_NUM_INTR_INPUTS value to 21
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core_v2_1_0.tc
l ...
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 47 - opb_intc_i (opb_intc) tcl is overriding PARAMETER C_KIND_OF_INTR
   value to 0b00000000000000000000000001000000
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core_v2_1_0.tc
l ...


INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 48 - opb_intc_i (opb_intc) tcl is overriding PARAMETER C_KIND_OF_EDGE
   value to 0b00000000000000000000000001000000
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core_v2_1_0.tc
l ...
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 49 - opb_intc_i (opb_intc) tcl is overriding PARAMETER C_KIND_OF_LVL
   value to 0b00000000000000000000000000000001
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_uartlite_v1_00_b\data\opb_uartlite_
   v2_1_0.mpd line 37 - RS232_1 (opb_uartlite) tool is overriding PARAMETER
   C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_uartlite_v1_00_b\data\opb_uartlite_
   v2_1_0.mpd line 38 - RS232_1 (opb_uartlite) tool is overriding PARAMETER
   C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\opbslave_ext_bri
   dge_v3_10_a\data\opbslave_ext_bridge_v2_1_0.mpd line 20 -
   opbslave_ext_bridge_i (opbslave_ext_bridge) tool is overriding PARAMETER
   C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\opbslave_ext_bri
   dge_v3_10_a\data\opbslave_ext_bridge_v2_1_0.mpd line 21 -
   opbslave_ext_bridge_i (opbslave_ext_bridge) tool is overriding PARAMETER
   C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\plb_psb_bridge_v
   1_00_a\data\plb_psb_bridge_v2_1_0.mpd line 87 - plb_psb_bridge_i
   (plb_psb_bridge) tool is overriding PARAMETER C_PLB_NUM_MASTERS value to 3
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\plb_psb_bridge_v
   1_00_a\data\plb_psb_bridge_v2_1_0.mpd line 88 - plb_psb_bridge_i
   (plb_psb_bridge) tool is overriding PARAMETER C_PLB_MID_WIDTH value to 2
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\plb_psb_bridge_v
   1_00_a\data\plb_psb_bridge_v2_1_0.mpd line 93 - plb_psb_bridge_i
   (plb_psb_bridge) tool is overriding PARAMETER C_PLB_AWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\plb_psb_bridge_v
   1_00_a\data\plb_psb_bridge_v2_1_0.mpd line 94 - plb_psb_bridge_i
   (plb_psb_bridge) tool is overriding PARAMETER C_PLB_DWIDTH value to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\dcr_v29_v1_00_a\data\dcr_v29_v2_1_0.mpd
   line 38 - dcr_bus (dcr_v29) tool is overriding PARAMETER C_DCR_NUM_SLAVES
   value to 2
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\dcr_v29_v1_00_a\data\dcr_v29_v2_1_0.mpd
   line 39 - dcr_bus (dcr_v29) tool is overriding PARAMETER C_DCR_AWIDTH value
   to 10
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\dcr_v29_v1_00_a\data\dcr_v29_v2_1_0.mpd
   line 40 - dcr_bus (dcr_v29) tool is overriding PARAMETER C_DCR_DWIDTH value
   to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\ms_rst_4regs_v1_
   00_a\data\ms_rst_4regs_v2_1_0.mpd line 31 - ms_rst_4regs_0 (ms_rst_4regs)
   tool is overriding PARAMETER C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\ms_rst_4regs_v1_
   00_a\data\ms_rst_4regs_v2_1_0.mpd line 32 - ms_rst_4regs_0 (ms_rst_4regs)
   tool is overriding PARAMETER C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\opb_slave1_v1_00
   _a\data\opb_slave1_v2_1_0.mpd line 31 - opb_slave1_0 (opb_slave1) tool is
   overriding PARAMETER C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\opb_slave1_v1_00
   _a\data\opb_slave1_v2_1_0.mpd line 32 - opb_slave1_0 (opb_slave1) tool is
   overriding PARAMETER C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_emc_v2_00_a\data\plb_emc_v2_1_0.mpd
   line 38 - plb_emc_0 (plb_emc) tool is overriding PARAMETER C_NUM_MASTERS
   value to 3
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_emc_v2_00_a\data\plb_emc_v2_1_0.mpd
   line 92 - plb_emc_0 (plb_emc) tool is overriding PARAMETER C_PLB_DWIDTH value
   to 64


INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_emc_v2_00_a\data\plb_emc_v2_1_0.mpd
   line 93 - plb_emc_0 (plb_emc) tool is overriding PARAMETER C_PLB_AWIDTH value
   to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_emc_v2_00_a\data\plb_emc_v2_1_0.mpd
   line 96 - plb_emc_0 (plb_emc) tool is overriding PARAMETER C_PLB_MID_WIDTH
   value to 2
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpio_v2_1_0.m
   pd line 38 - opb_gpio_0 (opb_gpio) tool is overriding PARAMETER C_OPB_AWIDTH
   value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpio_v2_1_0.m
   pd line 39 - opb_gpio_0 (opb_gpio) tool is overriding PARAMETER C_OPB_DWIDTH
   value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_timer_v1_00_b\data\opb_timer_v2_1_0
   .mpd line 41 - opb_timer_0 (opb_timer) tool is overriding PARAMETER
   C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_timer_v1_00_b\data\opb_timer_v2_1_0
   .mpd line 42 - opb_timer_0 (opb_timer) tool is overriding PARAMETER
   C_OPB_DWIDTH value to 32

Running system level Update ...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core_v2_1_0.tc
l ...

Check platform configuration ...
INFO:MDT - IPNAME:modified_plb_ddr_controller INSTANCE:plb_ddr_controller_i -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs line 143 -
   An example UCF for this core is available and must be modified for use in the
   system. Please refer to the EDK Getting Started guide for the location of
   this file.
IPNAME:plb_v34 INSTANCE:plb_bus -
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs line 129 - 3
master(s) : 5 slave(s)
IPNAME:opb_v20 INSTANCE:opb_bus -
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs line 205 - 2
master(s) : 7 slave(s)
IPNAME:dcr_v29 INSTANCE:dcr_bus -
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs line 338 - 1
master(s) : 2 slave(s)

Check port drivers...



Performing Clock DRCs...

WARNING:MDT - No Top-level Input clock for the design. 


INFO:MDT - The following PARAMETERs of os uCOS-II are ignored as their category
   selection PARAMETER uC-Probe is set to "false" in MSS 
WARNING:MDT - C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mss
   line 20 - Ignoring PARAMETER uC-Probe  ...
WARNING:MDT - C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mss
   line 53 - PARAMETER use_dcr is deprecated !. The parameter USE_DCR for the
   intc driver has been deprecated.  Any reference to this parameter in the MSS
   file will be ignored..
   To avoid seeing this Warning again, please remove PARAMETER use_dcr.
INFO:MDT - List of peripherals addressable from processor instance ppc405_i : 
  - plb_bus
  - plb2opb_bridge_i
  - plb_ddr_controller_i
WARNING:MDT - C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs
   line 143 - No Driver Found for instance plb_ddr_controller_i. To avoid seeing
   this warning, assign the appropriate driver or driver "generic 1.00.a " to
   instance plb_ddr_controller_i

  - plb_bram_if_cntlr_i
WARNING:MDT - C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs
   line 169 - No Driver Found for instance plb_bram_if_cntlr_i. To avoid seeing
   this warning, assign the appropriate driver or driver "generic 1.00.a " to
   instance plb_bram_if_cntlr_i

  - opb_bus
  - opb_gpio_0
  - opb_intc_i
  - RS232_1
  - ms_rst_4regs_0
  - opb_slave1_0
  - opb_timer_0
  - plb_psb_bridge_i
WARNING:MDT - C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs
   line 306 - No Driver Found for instance plb_psb_bridge_i. To avoid seeing
   this warning, assign the appropriate driver or driver "generic 1.00.a " to
   instance plb_psb_bridge_i

  - plb_emc_0
INFO:MDT - List of peripherals addressable from processor instance
   ppc405_ppcjtag_chain : 

Building Directory Structure for ppc405_i



Generating platform libraries and device drivers ...

Running CopyFiles ...

Copying files for os uCOS-II_v2_86_a from
C:\edk_user_repository\Micrium\bsp\uCOS-II_v2_86_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\uCOS-II_v2
_86_a\ ...



Copying files for driver plbarb_v1_01_a from
C:\EDK\sw\XilinxProcessorIPLib\drivers\plbarb_v1_01_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\plbarb_v1_
01_a\ ...



Copying files for driver plb2opb_v1_00_a from
C:\EDK\sw\XilinxProcessorIPLib\drivers\plb2opb_v1_00_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\plb2opb_v1
_00_a\ ...



Copying files for driver opbarb_v1_02_a from
C:\EDK\sw\XilinxProcessorIPLib\drivers\opbarb_v1_02_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\opbarb_v1_
02_a\ ...



Copying files for driver gpio_v2_01_a from
C:\EDK\sw\XilinxProcessorIPLib\drivers\gpio_v2_01_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\gpio_v2_01
_a\ ...



Copying files for driver intc_v1_00_c from
C:\EDK\sw\XilinxProcessorIPLib\drivers\intc_v1_00_c\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\intc_v1_00
_c\ ...



Copying files for driver uartlite_v1_01_a from
C:\EDK\sw\XilinxProcessorIPLib\drivers\uartlite_v1_01_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\uartlite_v
1_01_a\ ...



Copying files for driver ms_rst_4regs_v1_00_a from
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\drivers\ms_rst_4regs_v1_00
_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\ms_rst_4re
gs_v1_00_a\ ...



Copying files for driver opb_slave1_v1_00_a from
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\drivers\opb_slave1_v1_00_a
\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\opb_slave1
_v1_00_a\ ...



Copying files for driver tmrctr_v1_00_b from
C:\EDK\sw\XilinxProcessorIPLib\drivers\tmrctr_v1_00_b\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\tmrctr_v1_
00_b\ ...



Copying files for driver cpu_ppc405_v1_00_a from
C:\EDK\sw\XilinxProcessorIPLib\drivers\cpu_ppc405_v1_00_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\cpu_ppc405
_v1_00_a\ ...



Running DRCs for OSes, Drivers and Libraries ... 
uC/OS-II DRC ...

Running generate for OS'es, Drivers and Libraries ... 



Running post_generate for OS'es, Drivers and Libraries ... 

Running make for Drivers and Libraries ... 

Configuring make for target include using:

make -s include "COMPILER=powerpc-eabi-gcc" "ARCHIVER=powerpc-eabi-ar"
"COMPILER_FLAGS= -O2 -c" "EXTRA_COMPILER_FLAGS=-g" 



Configuring make for target libs using:

make -s libs "COMPILER=powerpc-eabi-gcc" "ARCHIVER=powerpc-eabi-ar"
"COMPILER_FLAGS= -O2 -c" "EXTRA_COMPILER_FLAGS=-g" 
Compiling common


powerpc-eabi-ar: creating ../../../lib/libxil.a


Compiling ipif


Compiling bsp


Compiling plb_arbiter


Compiling plb_to_opb


Compiling opbarb


Compiling gpio


Compiling intc


Compiling uartlite


Compiling ms_rst_4regs


Compiling opb_slave1


Compiling tmrctr


Compiling cpu_ppc405



Libraries generated in
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\lib\ directory

Running execs_generate for OS'es, Drivers and Libraries ... 



Building Directory Structure for ppc405_ppcjtag_chain



Generating platform libraries and device drivers ...

Running CopyFiles ...

Copying files for os standalone_v1_00_a from
C:\EDK\sw\lib\bsp\standalone_v1_00_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_ppcjtag_chain\libsr
c\standalone_v1_00_a\ ...



Copying files for driver cpu_ppc405_v1_00_a from
C:\EDK\sw\XilinxProcessorIPLib\drivers\cpu_ppc405_v1_00_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_ppcjtag_chain\libsr
c\cpu_ppc405_v1_00_a\ ...



Running DRCs for OSes, Drivers and Libraries ... 

Running generate for OS'es, Drivers and Libraries ... 



Running post_generate for OS'es, Drivers and Libraries ... 

Running make for Drivers and Libraries ... 

Configuring make for target include using:

make -s include "COMPILER=powerpc-eabi-gcc" "ARCHIVER=powerpc-eabi-ar"
"COMPILER_FLAGS= -O2 -c" "EXTRA_COMPILER_FLAGS=-g" 



Configuring make for target libs using:

make -s libs "COMPILER=powerpc-eabi-gcc" "ARCHIVER=powerpc-eabi-ar"
"COMPILER_FLAGS= -O2 -c" "EXTRA_COMPILER_FLAGS=-g" 


Compiling common


powerpc-eabi-ar: creating ../../../lib/libxil.a


Compiling bsp


Compiling cpu_ppc405



Libraries generated in
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_ppcjtag_chain\lib\
directory

Running execs_generate for OS'es, Drivers and Libraries ... 



LibGen Done. 




Done!

At Local date and time: Tue May 12 15:55:00 2009
 xbash -q -c "cd /cygdrive/c/Baseline_9_Working_Folder/k-rtos-base-profile-task/; /usr/bin/make -f system.make program; exit;" started...

/usr/bin/bash: igncr: unknown option name


powerpc-eabi-gcc -O2 C:/Micrium/SOFTWARE/EvalBoards/Amirix/AP1000/GNU/EX1_OS/app.c  -o EX1_OS/executable.elf \
      -g    -I./ppc405_i/include/  -L./ppc405_i/lib/  \
  


powerpc-eabi-size EX1_OS/executable.elf 
   text	   data	    bss	    dec	    hex	filename
  29038	    508	  11992	  41538	   a242	EX1_OS/executable.elf





Done!

At Local date and time: Tue May 12 15:55:06 2009
 xbash -q -c "cd /cygdrive/c/Baseline_9_Working_Folder/k-rtos-base-profile-task/; /usr/bin/make -f system.make init_bram; exit;" started...

*********************************************
Initializing BRAM contents of the bitstream
*********************************************
bitinit system.mhs  -pe ppc405_i EX1_OS/executable.elf  \
-bt implementation/system.bit -o implementation/download.bit


/usr/bin/bash: igncr: unknown option name



bitinit version Xilinx EDK 9.1.02 Build EDK_J_SP2.4
Copyright (c) Xilinx Inc. 2002.

Parsing MHS File system.mhs...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/ppc405_v2_00_c/data/ppc405_v2_1_0.tcl ...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_v34_v1_02_a/data/plb_v34_v2_1_0.tcl
...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_bram_if_cntlr_v1_00_b/data/plb_bram_if
_cntlr_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb2opb_bridge_v1_01_a/data/plb2opb_bridge
_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/opb_intc_v1_00_c/data/opb_intc_v2_1_0.tcl
...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/jtagppc_cntlr_v2_00_a/data/jtagppc_cntlr_v
2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_emc_v2_00_a/data/plb_emc_v2_1_0.tcl
...



Overriding IP level properties ...
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\modified_plb_ddr
   _controller_v1_00_c\data\modified_plb_ddr_controller_v2_1_0.mpd line 50 -
   plb_ddr_controller_i (modified_plb_ddr_controller) tool is overriding
   PARAMETER C_FAMILY value to 
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 41 - bram (bram_block) tool is overriding PARAMETER C_FAMILY
   value to 
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 38 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_FAMILY value to 
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 38 - opb_intc_i (opb_intc) tool is overriding PARAMETER C_FAMILY
   value to 
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\plb_psb_bridge_v
   1_00_a\data\plb_psb_bridge_v2_1_0.mpd line 97 - plb_psb_bridge_i
   (plb_psb_bridge) tool is overriding PARAMETER C_FAMILY value to 
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\ppc405_v2_00_c\data\ppc405_v2_1_0.mpd
   line 45 - ppc405_ppcjtag_chain (ppc405) tcl is overriding PARAMETER
   C_ISOCM_DCR_HIGHADDR value to 0b0000010011
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\ppc405_v2_00_c\data\ppc405_v2_1_0.mpd
   line 47 - ppc405_ppcjtag_chain (ppc405) tcl is overriding PARAMETER
   C_DSOCM_DCR_HIGHADDR value to 0b0000100011
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\jtagppc_cntlr_v2_00_a\data\jtagppc_cntl
   r_v2_1_0.mpd line 35 - jtagppc_0 (jtagppc_cntlr) tool is overriding PARAMETER
   C_DEVICE value to 
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\ms_rst_4regs_v1_
   00_a\data\ms_rst_4regs_v2_1_0.mpd line 34 - ms_rst_4regs_0 (ms_rst_4regs)
   tool is overriding PARAMETER C_FAMILY value to 
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\opb_slave1_v1_00
   _a\data\opb_slave1_v2_1_0.mpd line 34 - opb_slave1_0 (opb_slave1) tool is
   overriding PARAMETER C_FAMILY value to 
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpio_v2_1_0.m
   pd line 40 - opb_gpio_0 (opb_gpio) tool is overriding PARAMETER C_FAMILY
   value to 
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_timer_v1_00_b\data\opb_timer_v2_1_0
   .mpd line 34 - opb_timer_0 (opb_timer) tool is overriding PARAMETER C_FAMILY
   value to 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/bram_if_cntlr_v1_00_b/data/bram_if_cntlr_v
2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/emc_common_v2_00_a/data/emc_common_v2_1_0.
tcl ...


Address Map for Processor ppc405_i
  (0b0000000000-0b0011111111) plb_bus	dcr_bus
  (0b0100000000-0b0111111111) plb2opb_bridge_i	dcr_bus
  (0b1000010000-0b1000010011) ppc405_i	
  (0b1000100000-0b1000100011) ppc405_i	
  (0000000000-0x1fffffff) plb_ddr_controller_i	plb_bus
  (0x29000000-0x29ffffff) opb_gpio_0	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4c000000-0x4c00ffff) RS232_1	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4d000000-0x4dffffff) opb_intc_i	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4f000000-0x4f00ffff) ms_rst_4regs_0	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4ff00000-0x4ff03fff) opb_slave1_0	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4fff0000-0x4fffffff) opb_timer_0	plb_bus->plb2opb_bridge_i->opb_bus
  (0x50000000-0x50ffffff) plb_emc_0	plb_bus
  (0xffff0000-0xffffffff) plb_bram_if_cntlr_i	plb_bus
Address Map for Processor ppc405_ppcjtag_chain
  (0b0000010000-0b0000010011) ppc405_ppcjtag_chain	
  (0b0000100000-0b0000100011) ppc405_ppcjtag_chain	

Initializing Memory...
Checking ELFs associated with PPC405 instance ppc405_i for overlap...


Analyzing file EX1_OS/executable.elf...
Running Data2Mem with the following command:
data2mem -bm "implementation/system_bd" -bt "implementation/system.bit"  -bd
"EX1_OS/executable.elf" tag ppc405_i  -o b implementation/download.bit 


Memory Initialization completed successfully.





Done!

At Local date and time: Tue May 12 15:56:33 2009
 xbash -q -c "cd /cygdrive/c/Baseline_9_Working_Folder/k-rtos-base-profile-task/; /usr/bin/make -f system.make swclean; exit;" started...

rm -rf ppc405_i/lib/
rm -rf ppc405_ppcjtag_chain/lib/
rm -f libgen.log
rm -f EX1_OS/executable.elf 



/usr/bin/bash: igncr: unknown option name




Done!

At Local date and time: Tue May 12 15:56:39 2009
 xbash -q -c "cd /cygdrive/c/Baseline_9_Working_Folder/k-rtos-base-profile-task/; /usr/bin/make -f system.make libs; exit;" started...

/usr/bin/bash: igncr: unknown option name


*********************************************
Creating software libraries...
*********************************************
libgen -mhs system.mhs -p xc2vp100ff1704-6  system.mss


libgen
Xilinx EDK 9.1.02 Build EDK_J_SP2.4
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.

Command Line: libgen -mhs system.mhs -p xc2vp100ff1704-6 system.mss 



Output Directory (-od)		: C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\
Part (-p)			: virtex2p

Software Specification file	: system.mss


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/ppc405_v2_00_c/data/ppc405_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_v34_v1_02_a/data/plb_v34_v2_1_0.tcl
...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_bram_if_cntlr_v1_00_b/data/plb_bram_if
_cntlr_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb2opb_bridge_v1_01_a/data/plb2opb_bridge
_v2_1_0.tcl ...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/opb_intc_v1_00_c/data/opb_intc_v2_1_0.tcl
...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/jtagppc_cntlr_v2_00_a/data/jtagppc_cntlr_v
2_1_0.tcl ...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_emc_v2_00_a/data/plb_emc_v2_1_0.tcl
...

Overriding IP level properties ...
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\modified_plb_ddr
   _controller_v1_00_c\data\modified_plb_ddr_controller_v2_1_0.mpd line 50 -
   plb_ddr_controller_i (modified_plb_ddr_controller) tool is overriding
   PARAMETER C_FAMILY value to virtex2p
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 41 - bram (bram_block) tool is overriding PARAMETER C_FAMILY
   value to virtex2p
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 38 - opb_intc_i (opb_intc) tool is overriding PARAMETER C_FAMILY
   value to virtex2p


INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\ppc405_v2_00_c\data\ppc405_v2_1_0.mpd
   line 45 - ppc405_ppcjtag_chain (ppc405) tcl is overriding PARAMETER
   C_ISOCM_DCR_HIGHADDR value to 0b0000010011
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\ppc405_v2_00_c\data\ppc405_v2_1_0.mpd
   line 47 - ppc405_ppcjtag_chain (ppc405) tcl is overriding PARAMETER
   C_DSOCM_DCR_HIGHADDR value to 0b0000100011
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\jtagppc_cntlr_v2_00_a\data\jtagppc_cntl
   r_v2_1_0.mpd line 35 - jtagppc_0 (jtagppc_cntlr) tool is overriding PARAMETER
   C_DEVICE value to 2vp100
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpio_v2_1_0.m
   pd line 40 - opb_gpio_0 (opb_gpio) tool is overriding PARAMETER C_FAMILY
   value to virtex2p
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_timer_v1_00_b\data\opb_timer_v2_1_0
   .mpd line 34 - opb_timer_0 (opb_timer) tool is overriding PARAMETER C_FAMILY
   value to virtex2p

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/bram_if_cntlr_v1_00_b/data/bram_if_cntlr_v
2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/emc_common_v2_00_a/data/emc_common_v2_1_0.
tcl ...


Address Map for Processor ppc405_i
  (0b0000000000-0b0011111111) plb_bus	dcr_bus
  (0b0100000000-0b0111111111) plb2opb_bridge_i	dcr_bus
  (0b1000010000-0b1000010011) ppc405_i	
  (0b1000100000-0b1000100011) ppc405_i	
  (0000000000-0x1fffffff) plb_ddr_controller_i	plb_bus
  (0x29000000-0x29ffffff) opb_gpio_0	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4c000000-0x4c00ffff) RS232_1	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4d000000-0x4dffffff) opb_intc_i	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4f000000-0x4f00ffff) ms_rst_4regs_0	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4ff00000-0x4ff03fff) opb_slave1_0	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4fff0000-0x4fffffff) opb_timer_0	plb_bus->plb2opb_bridge_i->opb_bus
  (0x50000000-0x50ffffff) plb_emc_0	plb_bus
  (0xffff0000-0xffffffff) plb_bram_if_cntlr_i	plb_bus
Address Map for Processor ppc405_ppcjtag_chain
  (0b0000010000-0b0000010011) ppc405_ppcjtag_chain	
  (0b0000100000-0b0000100011) ppc405_ppcjtag_chain	

Check platform address map ...

Overriding system level properties ...
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 41 - plb_bus (plb_v34) tool is overriding PARAMETER C_PLB_NUM_MASTERS
   value to 3
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 43 - plb_bus (plb_v34) tool is overriding PARAMETER C_PLB_MID_WIDTH
   value to 2
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 44 - plb_bus (plb_v34) tool is overriding PARAMETER C_PLB_AWIDTH value
   to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 45 - plb_bus (plb_v34) tool is overriding PARAMETER C_PLB_DWIDTH value
   to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 49 - plb_bus (plb_v34) tool is overriding PARAMETER C_DCR_AWIDTH value
   to 10
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 50 - plb_bus (plb_v34) tool is overriding PARAMETER C_DCR_DWIDTH value
   to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\modified_plb_ddr
   _controller_v1_00_c\data\modified_plb_ddr_controller_v2_1_0.mpd line 53 -
   plb_ddr_controller_i (modified_plb_ddr_controller) tool is overriding
   PARAMETER C_PLB_NUM_MASTERS value to 3
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\modified_plb_ddr
   _controller_v1_00_c\data\modified_plb_ddr_controller_v2_1_0.mpd line 54 -
   plb_ddr_controller_i (modified_plb_ddr_controller) tool is overriding
   PARAMETER C_PLB_MID_WIDTH value to 2
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\modified_plb_ddr
   _controller_v1_00_c\data\modified_plb_ddr_controller_v2_1_0.mpd line 55 -
   plb_ddr_controller_i (modified_plb_ddr_controller) tool is overriding
   PARAMETER C_PLB_AWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\modified_plb_ddr
   _controller_v1_00_c\data\modified_plb_ddr_controller_v2_1_0.mpd line 56 -
   plb_ddr_controller_i (modified_plb_ddr_controller) tool is overriding
   PARAMETER C_PLB_DWIDTH value to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\data\plb_bram
   _if_cntlr_v2_1_0.mpd line 42 - plb_bram_if_cntlr_i (plb_bram_if_cntlr) tool
   is overriding PARAMETER c_num_masters value to 3
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\data\plb_bram
   _if_cntlr_v2_1_0.mpd line 46 - plb_bram_if_cntlr_i (plb_bram_if_cntlr) tool
   is overriding PARAMETER c_plb_dwidth value to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\data\plb_bram
   _if_cntlr_v2_1_0.mpd line 47 - plb_bram_if_cntlr_i (plb_bram_if_cntlr) tool
   is overriding PARAMETER c_plb_awidth value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\data\plb_bram
   _if_cntlr_v2_1_0.mpd line 49 - plb_bram_if_cntlr_i (plb_bram_if_cntlr) tool
   is overriding PARAMETER c_plb_mid_width value to 2


INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 38 - bram (bram_block) tool is overriding PARAMETER C_PORT_DWIDTH
   value to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 39 - bram (bram_block) tool is overriding PARAMETER C_PORT_AWIDTH
   value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 40 - bram (bram_block) tool is overriding PARAMETER C_NUM_WE
   value to 8
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 48 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_PLB_AWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 49 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_PLB_DWIDTH value to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 50 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_PLB_NUM_MASTERS value to 3
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 51 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_PLB_MID_WIDTH value to 2
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 52 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 53 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 56 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_DCR_AWIDTH value to 10
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 57 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_DCR_DWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 36 - opb_bus (opb_v20) tool is overriding PARAMETER C_OPB_AWIDTH value
   to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 37 - opb_bus (opb_v20) tool is overriding PARAMETER C_OPB_DWIDTH value
   to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 38 - opb_bus (opb_v20) tool is overriding PARAMETER C_NUM_MASTERS value
   to 2
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 39 - opb_bus (opb_v20) tool is overriding PARAMETER C_NUM_SLAVES value
   to 7
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 42 - opb_intc_i (opb_intc) tool is overriding PARAMETER C_OPB_AWIDTH
   value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 43 - opb_intc_i (opb_intc) tool is overriding PARAMETER C_OPB_DWIDTH
   value to 32
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core_v2_1_0.tc
l ...
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 46 - opb_intc_i (opb_intc) tcl is overriding PARAMETER
   C_NUM_INTR_INPUTS value to 21
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core_v2_1_0.tc
l ...
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 47 - opb_intc_i (opb_intc) tcl is overriding PARAMETER C_KIND_OF_INTR
   value to 0b00000000000000000000000001000000
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core_v2_1_0.tc
l ...


INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 48 - opb_intc_i (opb_intc) tcl is overriding PARAMETER C_KIND_OF_EDGE
   value to 0b00000000000000000000000001000000
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core_v2_1_0.tc
l ...
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 49 - opb_intc_i (opb_intc) tcl is overriding PARAMETER C_KIND_OF_LVL
   value to 0b00000000000000000000000000000001
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_uartlite_v1_00_b\data\opb_uartlite_
   v2_1_0.mpd line 37 - RS232_1 (opb_uartlite) tool is overriding PARAMETER
   C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_uartlite_v1_00_b\data\opb_uartlite_
   v2_1_0.mpd line 38 - RS232_1 (opb_uartlite) tool is overriding PARAMETER
   C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\opbslave_ext_bri
   dge_v3_10_a\data\opbslave_ext_bridge_v2_1_0.mpd line 20 -
   opbslave_ext_bridge_i (opbslave_ext_bridge) tool is overriding PARAMETER
   C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\opbslave_ext_bri
   dge_v3_10_a\data\opbslave_ext_bridge_v2_1_0.mpd line 21 -
   opbslave_ext_bridge_i (opbslave_ext_bridge) tool is overriding PARAMETER
   C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\plb_psb_bridge_v
   1_00_a\data\plb_psb_bridge_v2_1_0.mpd line 87 - plb_psb_bridge_i
   (plb_psb_bridge) tool is overriding PARAMETER C_PLB_NUM_MASTERS value to 3
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\plb_psb_bridge_v
   1_00_a\data\plb_psb_bridge_v2_1_0.mpd line 88 - plb_psb_bridge_i
   (plb_psb_bridge) tool is overriding PARAMETER C_PLB_MID_WIDTH value to 2
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\plb_psb_bridge_v
   1_00_a\data\plb_psb_bridge_v2_1_0.mpd line 93 - plb_psb_bridge_i
   (plb_psb_bridge) tool is overriding PARAMETER C_PLB_AWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\plb_psb_bridge_v
   1_00_a\data\plb_psb_bridge_v2_1_0.mpd line 94 - plb_psb_bridge_i
   (plb_psb_bridge) tool is overriding PARAMETER C_PLB_DWIDTH value to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\dcr_v29_v1_00_a\data\dcr_v29_v2_1_0.mpd
   line 38 - dcr_bus (dcr_v29) tool is overriding PARAMETER C_DCR_NUM_SLAVES
   value to 2
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\dcr_v29_v1_00_a\data\dcr_v29_v2_1_0.mpd
   line 39 - dcr_bus (dcr_v29) tool is overriding PARAMETER C_DCR_AWIDTH value
   to 10
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\dcr_v29_v1_00_a\data\dcr_v29_v2_1_0.mpd
   line 40 - dcr_bus (dcr_v29) tool is overriding PARAMETER C_DCR_DWIDTH value
   to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\ms_rst_4regs_v1_
   00_a\data\ms_rst_4regs_v2_1_0.mpd line 31 - ms_rst_4regs_0 (ms_rst_4regs)
   tool is overriding PARAMETER C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\ms_rst_4regs_v1_
   00_a\data\ms_rst_4regs_v2_1_0.mpd line 32 - ms_rst_4regs_0 (ms_rst_4regs)
   tool is overriding PARAMETER C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\opb_slave1_v1_00
   _a\data\opb_slave1_v2_1_0.mpd line 31 - opb_slave1_0 (opb_slave1) tool is
   overriding PARAMETER C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\opb_slave1_v1_00
   _a\data\opb_slave1_v2_1_0.mpd line 32 - opb_slave1_0 (opb_slave1) tool is
   overriding PARAMETER C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_emc_v2_00_a\data\plb_emc_v2_1_0.mpd
   line 38 - plb_emc_0 (plb_emc) tool is overriding PARAMETER C_NUM_MASTERS
   value to 3
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_emc_v2_00_a\data\plb_emc_v2_1_0.mpd
   line 92 - plb_emc_0 (plb_emc) tool is overriding PARAMETER C_PLB_DWIDTH value
   to 64


INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_emc_v2_00_a\data\plb_emc_v2_1_0.mpd
   line 93 - plb_emc_0 (plb_emc) tool is overriding PARAMETER C_PLB_AWIDTH value
   to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_emc_v2_00_a\data\plb_emc_v2_1_0.mpd
   line 96 - plb_emc_0 (plb_emc) tool is overriding PARAMETER C_PLB_MID_WIDTH
   value to 2
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpio_v2_1_0.m
   pd line 38 - opb_gpio_0 (opb_gpio) tool is overriding PARAMETER C_OPB_AWIDTH
   value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpio_v2_1_0.m
   pd line 39 - opb_gpio_0 (opb_gpio) tool is overriding PARAMETER C_OPB_DWIDTH
   value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_timer_v1_00_b\data\opb_timer_v2_1_0
   .mpd line 41 - opb_timer_0 (opb_timer) tool is overriding PARAMETER
   C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_timer_v1_00_b\data\opb_timer_v2_1_0
   .mpd line 42 - opb_timer_0 (opb_timer) tool is overriding PARAMETER
   C_OPB_DWIDTH value to 32

Running system level Update ...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core_v2_1_0.tc
l ...

Check platform configuration ...
INFO:MDT - IPNAME:modified_plb_ddr_controller INSTANCE:plb_ddr_controller_i -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs line 143 -
   An example UCF for this core is available and must be modified for use in the
   system. Please refer to the EDK Getting Started guide for the location of
   this file.
IPNAME:plb_v34 INSTANCE:plb_bus -
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs line 129 - 3
master(s) : 5 slave(s)
IPNAME:opb_v20 INSTANCE:opb_bus -
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs line 205 - 2
master(s) : 7 slave(s)
IPNAME:dcr_v29 INSTANCE:dcr_bus -
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs line 338 - 1
master(s) : 2 slave(s)

Check port drivers...



Performing Clock DRCs...

WARNING:MDT - No Top-level Input clock for the design. 


INFO:MDT - The following PARAMETERs of os uCOS-II are ignored as their category
   selection PARAMETER uC-Probe is set to "false" in MSS 
WARNING:MDT - C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mss
   line 20 - Ignoring PARAMETER uC-Probe  ...
WARNING:MDT - C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mss
   line 53 - PARAMETER use_dcr is deprecated !. The parameter USE_DCR for the
   intc driver has been deprecated.  Any reference to this parameter in the MSS
   file will be ignored..
   To avoid seeing this Warning again, please remove PARAMETER use_dcr.
INFO:MDT - List of peripherals addressable from processor instance ppc405_i : 
  - plb_bus
  - plb2opb_bridge_i
  - plb_ddr_controller_i
WARNING:MDT - C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs
   line 143 - No Driver Found for instance plb_ddr_controller_i. To avoid seeing
   this warning, assign the appropriate driver or driver "generic 1.00.a " to
   instance plb_ddr_controller_i

  - plb_bram_if_cntlr_i
WARNING:MDT - C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs
   line 169 - No Driver Found for instance plb_bram_if_cntlr_i. To avoid seeing
   this warning, assign the appropriate driver or driver "generic 1.00.a " to
   instance plb_bram_if_cntlr_i

  - opb_bus
  - opb_gpio_0
  - opb_intc_i
  - RS232_1
  - ms_rst_4regs_0
  - opb_slave1_0
  - opb_timer_0
  - plb_psb_bridge_i
WARNING:MDT - C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs
   line 306 - No Driver Found for instance plb_psb_bridge_i. To avoid seeing
   this warning, assign the appropriate driver or driver "generic 1.00.a " to
   instance plb_psb_bridge_i

  - plb_emc_0
INFO:MDT - List of peripherals addressable from processor instance
   ppc405_ppcjtag_chain : 

Building Directory Structure for ppc405_i



Generating platform libraries and device drivers ...

Running CopyFiles ...

Copying files for os uCOS-II_v2_86_a from
C:\edk_user_repository\Micrium\bsp\uCOS-II_v2_86_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\uCOS-II_v2
_86_a\ ...



Copying files for driver plbarb_v1_01_a from
C:\EDK\sw\XilinxProcessorIPLib\drivers\plbarb_v1_01_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\plbarb_v1_
01_a\ ...



Copying files for driver plb2opb_v1_00_a from
C:\EDK\sw\XilinxProcessorIPLib\drivers\plb2opb_v1_00_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\plb2opb_v1
_00_a\ ...



Copying files for driver opbarb_v1_02_a from
C:\EDK\sw\XilinxProcessorIPLib\drivers\opbarb_v1_02_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\opbarb_v1_
02_a\ ...



Copying files for driver gpio_v2_01_a from
C:\EDK\sw\XilinxProcessorIPLib\drivers\gpio_v2_01_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\gpio_v2_01
_a\ ...



Copying files for driver intc_v1_00_c from
C:\EDK\sw\XilinxProcessorIPLib\drivers\intc_v1_00_c\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\intc_v1_00
_c\ ...



Copying files for driver uartlite_v1_01_a from
C:\EDK\sw\XilinxProcessorIPLib\drivers\uartlite_v1_01_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\uartlite_v
1_01_a\ ...



Copying files for driver ms_rst_4regs_v1_00_a from
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\drivers\ms_rst_4regs_v1_00
_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\ms_rst_4re
gs_v1_00_a\ ...



Copying files for driver opb_slave1_v1_00_a from
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\drivers\opb_slave1_v1_00_a
\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\opb_slave1
_v1_00_a\ ...



Copying files for driver tmrctr_v1_00_b from
C:\EDK\sw\XilinxProcessorIPLib\drivers\tmrctr_v1_00_b\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\tmrctr_v1_
00_b\ ...



Copying files for driver cpu_ppc405_v1_00_a from
C:\EDK\sw\XilinxProcessorIPLib\drivers\cpu_ppc405_v1_00_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\cpu_ppc405
_v1_00_a\ ...



Running DRCs for OSes, Drivers and Libraries ... 
uC/OS-II DRC ...

Running generate for OS'es, Drivers and Libraries ... 



Running post_generate for OS'es, Drivers and Libraries ... 

Running make for Drivers and Libraries ... 

Configuring make for target include using:

make -s include "COMPILER=powerpc-eabi-gcc" "ARCHIVER=powerpc-eabi-ar"
"COMPILER_FLAGS= -O2 -c" "EXTRA_COMPILER_FLAGS=-g" 



Configuring make for target libs using:

make -s libs "COMPILER=powerpc-eabi-gcc" "ARCHIVER=powerpc-eabi-ar"
"COMPILER_FLAGS= -O2 -c" "EXTRA_COMPILER_FLAGS=-g" 
Compiling common


powerpc-eabi-ar: creating ../../../lib/libxil.a


Compiling ipif


Compiling bsp


Compiling plb_arbiter


Compiling plb_to_opb


Compiling opbarb


Compiling gpio


Compiling intc


Compiling uartlite


Compiling ms_rst_4regs


Compiling opb_slave1


Compiling tmrctr


Compiling cpu_ppc405



Libraries generated in
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\lib\ directory

Running execs_generate for OS'es, Drivers and Libraries ... 

Building Directory Structure for ppc405_ppcjtag_chain



Generating platform libraries and device drivers ...

Running CopyFiles ...

Copying files for os standalone_v1_00_a from
C:\EDK\sw\lib\bsp\standalone_v1_00_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_ppcjtag_chain\libsr
c\standalone_v1_00_a\ ...



Copying files for driver cpu_ppc405_v1_00_a from
C:\EDK\sw\XilinxProcessorIPLib\drivers\cpu_ppc405_v1_00_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_ppcjtag_chain\libsr
c\cpu_ppc405_v1_00_a\ ...



Running DRCs for OSes, Drivers and Libraries ... 

Running generate for OS'es, Drivers and Libraries ... 



Running post_generate for OS'es, Drivers and Libraries ... 

Running make for Drivers and Libraries ... 

Configuring make for target include using:

make -s include "COMPILER=powerpc-eabi-gcc" "ARCHIVER=powerpc-eabi-ar"
"COMPILER_FLAGS= -O2 -c" "EXTRA_COMPILER_FLAGS=-g" 



Configuring make for target libs using:

make -s libs "COMPILER=powerpc-eabi-gcc" "ARCHIVER=powerpc-eabi-ar"
"COMPILER_FLAGS= -O2 -c" "EXTRA_COMPILER_FLAGS=-g" 


Compiling common


powerpc-eabi-ar: creating ../../../lib/libxil.a


Compiling bsp


Compiling cpu_ppc405



Libraries generated in
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_ppcjtag_chain\lib\
directory

Running execs_generate for OS'es, Drivers and Libraries ... 

LibGen Done. 




Done!

At Local date and time: Tue May 12 15:57:07 2009
 xbash -q -c "cd /cygdrive/c/Baseline_9_Working_Folder/k-rtos-base-profile-task/; /usr/bin/make -f system.make program; exit;" started...

powerpc-eabi-gcc -O2 C:/Micrium/SOFTWARE/EvalBoards/Amirix/AP1000/GNU/EX1_OS/app.c  -o EX1_OS/executable.elf \
      -g    -I./ppc405_i/include/  -L./ppc405_i/lib/  \
  


/usr/bin/bash: igncr: unknown option name


powerpc-eabi-size EX1_OS/executable.elf 
   text	   data	    bss	    dec	    hex	filename
  29002	    508	  11996	  41506	   a222	EX1_OS/executable.elf





Done!

At Local date and time: Tue May 12 15:57:15 2009
 xbash -q -c "cd /cygdrive/c/Baseline_9_Working_Folder/k-rtos-base-profile-task/; /usr/bin/make -f system.make init_bram; exit;" started...

*********************************************
Initializing BRAM contents of the bitstream
*********************************************
bitinit system.mhs  -pe ppc405_i EX1_OS/executable.elf  \
-bt implementation/system.bit -o implementation/download.bit


/usr/bin/bash: igncr: unknown option name



bitinit version Xilinx EDK 9.1.02 Build EDK_J_SP2.4
Copyright (c) Xilinx Inc. 2002.

Parsing MHS File system.mhs...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/ppc405_v2_00_c/data/ppc405_v2_1_0.tcl ...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_v34_v1_02_a/data/plb_v34_v2_1_0.tcl
...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_bram_if_cntlr_v1_00_b/data/plb_bram_if
_cntlr_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb2opb_bridge_v1_01_a/data/plb2opb_bridge
_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/opb_intc_v1_00_c/data/opb_intc_v2_1_0.tcl
...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/jtagppc_cntlr_v2_00_a/data/jtagppc_cntlr_v
2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_emc_v2_00_a/data/plb_emc_v2_1_0.tcl
...



Overriding IP level properties ...
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\modified_plb_ddr
   _controller_v1_00_c\data\modified_plb_ddr_controller_v2_1_0.mpd line 50 -
   plb_ddr_controller_i (modified_plb_ddr_controller) tool is overriding
   PARAMETER C_FAMILY value to 
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 41 - bram (bram_block) tool is overriding PARAMETER C_FAMILY
   value to 
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 38 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_FAMILY value to 
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 38 - opb_intc_i (opb_intc) tool is overriding PARAMETER C_FAMILY
   value to 
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\plb_psb_bridge_v
   1_00_a\data\plb_psb_bridge_v2_1_0.mpd line 97 - plb_psb_bridge_i
   (plb_psb_bridge) tool is overriding PARAMETER C_FAMILY value to 
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\ppc405_v2_00_c\data\ppc405_v2_1_0.mpd
   line 45 - ppc405_ppcjtag_chain (ppc405) tcl is overriding PARAMETER
   C_ISOCM_DCR_HIGHADDR value to 0b0000010011
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\ppc405_v2_00_c\data\ppc405_v2_1_0.mpd
   line 47 - ppc405_ppcjtag_chain (ppc405) tcl is overriding PARAMETER
   C_DSOCM_DCR_HIGHADDR value to 0b0000100011
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\jtagppc_cntlr_v2_00_a\data\jtagppc_cntl
   r_v2_1_0.mpd line 35 - jtagppc_0 (jtagppc_cntlr) tool is overriding PARAMETER
   C_DEVICE value to 
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\ms_rst_4regs_v1_
   00_a\data\ms_rst_4regs_v2_1_0.mpd line 34 - ms_rst_4regs_0 (ms_rst_4regs)
   tool is overriding PARAMETER C_FAMILY value to 
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\opb_slave1_v1_00
   _a\data\opb_slave1_v2_1_0.mpd line 34 - opb_slave1_0 (opb_slave1) tool is
   overriding PARAMETER C_FAMILY value to 
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpio_v2_1_0.m
   pd line 40 - opb_gpio_0 (opb_gpio) tool is overriding PARAMETER C_FAMILY
   value to 
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_timer_v1_00_b\data\opb_timer_v2_1_0
   .mpd line 34 - opb_timer_0 (opb_timer) tool is overriding PARAMETER C_FAMILY
   value to 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/bram_if_cntlr_v1_00_b/data/bram_if_cntlr_v
2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/emc_common_v2_00_a/data/emc_common_v2_1_0.
tcl ...


Address Map for Processor ppc405_i
  (0b0000000000-0b0011111111) plb_bus	dcr_bus
  (0b0100000000-0b0111111111) plb2opb_bridge_i	dcr_bus
  (0b1000010000-0b1000010011) ppc405_i	
  (0b1000100000-0b1000100011) ppc405_i	
  (0000000000-0x1fffffff) plb_ddr_controller_i	plb_bus
  (0x29000000-0x29ffffff) opb_gpio_0	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4c000000-0x4c00ffff) RS232_1	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4d000000-0x4dffffff) opb_intc_i	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4f000000-0x4f00ffff) ms_rst_4regs_0	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4ff00000-0x4ff03fff) opb_slave1_0	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4fff0000-0x4fffffff) opb_timer_0	plb_bus->plb2opb_bridge_i->opb_bus
  (0x50000000-0x50ffffff) plb_emc_0	plb_bus
  (0xffff0000-0xffffffff) plb_bram_if_cntlr_i	plb_bus
Address Map for Processor ppc405_ppcjtag_chain
  (0b0000010000-0b0000010011) ppc405_ppcjtag_chain	
  (0b0000100000-0b0000100011) ppc405_ppcjtag_chain	

Initializing Memory...
Checking ELFs associated with PPC405 instance ppc405_i for overlap...


Analyzing file EX1_OS/executable.elf...
Running Data2Mem with the following command:
data2mem -bm "implementation/system_bd" -bt "implementation/system.bit"  -bd
"EX1_OS/executable.elf" tag ppc405_i  -o b implementation/download.bit 


Memory Initialization completed successfully.





Done!

At Local date and time: Tue May 12 16:05:53 2009
 xbash -q -c "cd /cygdrive/c/Baseline_9_Working_Folder/k-rtos-base-profile-task/; /usr/bin/make -f system.make swclean; exit;" started...

/usr/bin/bash: igncr: unknown option name


rm -rf ppc405_i/lib/
rm -rf ppc405_ppcjtag_chain/lib/
rm -f libgen.log
rm -f EX1_OS/executable.elf 





Done!

At Local date and time: Tue May 12 16:05:58 2009
 xbash -q -c "cd /cygdrive/c/Baseline_9_Working_Folder/k-rtos-base-profile-task/; /usr/bin/make -f system.make libs; exit;" started...

*********************************************
Creating software libraries...
*********************************************
libgen -mhs system.mhs -p xc2vp100ff1704-6  system.mss


/usr/bin/bash: igncr: unknown option name


libgen
Xilinx EDK 9.1.02 Build EDK_J_SP2.4
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.



Command Line: libgen -mhs system.mhs -p xc2vp100ff1704-6 system.mss 



Output Directory (-od)		: C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\
Part (-p)			: virtex2p

Software Specification file	: system.mss


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/ppc405_v2_00_c/data/ppc405_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_v34_v1_02_a/data/plb_v34_v2_1_0.tcl
...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_bram_if_cntlr_v1_00_b/data/plb_bram_if
_cntlr_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb2opb_bridge_v1_01_a/data/plb2opb_bridge
_v2_1_0.tcl ...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/opb_intc_v1_00_c/data/opb_intc_v2_1_0.tcl
...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/jtagppc_cntlr_v2_00_a/data/jtagppc_cntlr_v
2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_emc_v2_00_a/data/plb_emc_v2_1_0.tcl
...



Overriding IP level properties ...
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\modified_plb_ddr
   _controller_v1_00_c\data\modified_plb_ddr_controller_v2_1_0.mpd line 50 -
   plb_ddr_controller_i (modified_plb_ddr_controller) tool is overriding
   PARAMETER C_FAMILY value to virtex2p
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 41 - bram (bram_block) tool is overriding PARAMETER C_FAMILY
   value to virtex2p
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 38 - opb_intc_i (opb_intc) tool is overriding PARAMETER C_FAMILY
   value to virtex2p
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\ppc405_v2_00_c\data\ppc405_v2_1_0.mpd
   line 45 - ppc405_ppcjtag_chain (ppc405) tcl is overriding PARAMETER
   C_ISOCM_DCR_HIGHADDR value to 0b0000010011
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\ppc405_v2_00_c\data\ppc405_v2_1_0.mpd
   line 47 - ppc405_ppcjtag_chain (ppc405) tcl is overriding PARAMETER
   C_DSOCM_DCR_HIGHADDR value to 0b0000100011
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\jtagppc_cntlr_v2_00_a\data\jtagppc_cntl
   r_v2_1_0.mpd line 35 - jtagppc_0 (jtagppc_cntlr) tool is overriding PARAMETER
   C_DEVICE value to 2vp100


INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpio_v2_1_0.m
   pd line 40 - opb_gpio_0 (opb_gpio) tool is overriding PARAMETER C_FAMILY
   value to virtex2p
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_timer_v1_00_b\data\opb_timer_v2_1_0
   .mpd line 34 - opb_timer_0 (opb_timer) tool is overriding PARAMETER C_FAMILY
   value to virtex2p

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/bram_if_cntlr_v1_00_b/data/bram_if_cntlr_v
2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/emc_common_v2_00_a/data/emc_common_v2_1_0.
tcl ...


Address Map for Processor ppc405_i
  (0b0000000000-0b0011111111) plb_bus	dcr_bus
  (0b0100000000-0b0111111111) plb2opb_bridge_i	dcr_bus
  (0b1000010000-0b1000010011) ppc405_i	
  (0b1000100000-0b1000100011) ppc405_i	
  (0000000000-0x1fffffff) plb_ddr_controller_i	plb_bus
  (0x29000000-0x29ffffff) opb_gpio_0	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4c000000-0x4c00ffff) RS232_1	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4d000000-0x4dffffff) opb_intc_i	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4f000000-0x4f00ffff) ms_rst_4regs_0	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4ff00000-0x4ff03fff) opb_slave1_0	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4fff0000-0x4fffffff) opb_timer_0	plb_bus->plb2opb_bridge_i->opb_bus
  (0x50000000-0x50ffffff) plb_emc_0	plb_bus
  (0xffff0000-0xffffffff) plb_bram_if_cntlr_i	plb_bus
Address Map for Processor ppc405_ppcjtag_chain
  (0b0000010000-0b0000010011) ppc405_ppcjtag_chain	
  (0b0000100000-0b0000100011) ppc405_ppcjtag_chain	

Check platform address map ...

Overriding system level properties ...
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 41 - plb_bus (plb_v34) tool is overriding PARAMETER C_PLB_NUM_MASTERS
   value to 3
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 43 - plb_bus (plb_v34) tool is overriding PARAMETER C_PLB_MID_WIDTH
   value to 2
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 44 - plb_bus (plb_v34) tool is overriding PARAMETER C_PLB_AWIDTH value
   to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 45 - plb_bus (plb_v34) tool is overriding PARAMETER C_PLB_DWIDTH value
   to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 49 - plb_bus (plb_v34) tool is overriding PARAMETER C_DCR_AWIDTH value
   to 10
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 50 - plb_bus (plb_v34) tool is overriding PARAMETER C_DCR_DWIDTH value
   to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\modified_plb_ddr
   _controller_v1_00_c\data\modified_plb_ddr_controller_v2_1_0.mpd line 53 -
   plb_ddr_controller_i (modified_plb_ddr_controller) tool is overriding
   PARAMETER C_PLB_NUM_MASTERS value to 3
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\modified_plb_ddr
   _controller_v1_00_c\data\modified_plb_ddr_controller_v2_1_0.mpd line 54 -
   plb_ddr_controller_i (modified_plb_ddr_controller) tool is overriding
   PARAMETER C_PLB_MID_WIDTH value to 2
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\modified_plb_ddr
   _controller_v1_00_c\data\modified_plb_ddr_controller_v2_1_0.mpd line 55 -
   plb_ddr_controller_i (modified_plb_ddr_controller) tool is overriding
   PARAMETER C_PLB_AWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\modified_plb_ddr
   _controller_v1_00_c\data\modified_plb_ddr_controller_v2_1_0.mpd line 56 -
   plb_ddr_controller_i (modified_plb_ddr_controller) tool is overriding
   PARAMETER C_PLB_DWIDTH value to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\data\plb_bram
   _if_cntlr_v2_1_0.mpd line 42 - plb_bram_if_cntlr_i (plb_bram_if_cntlr) tool
   is overriding PARAMETER c_num_masters value to 3
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\data\plb_bram
   _if_cntlr_v2_1_0.mpd line 46 - plb_bram_if_cntlr_i (plb_bram_if_cntlr) tool
   is overriding PARAMETER c_plb_dwidth value to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\data\plb_bram
   _if_cntlr_v2_1_0.mpd line 47 - plb_bram_if_cntlr_i (plb_bram_if_cntlr) tool
   is overriding PARAMETER c_plb_awidth value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\data\plb_bram
   _if_cntlr_v2_1_0.mpd line 49 - plb_bram_if_cntlr_i (plb_bram_if_cntlr) tool
   is overriding PARAMETER c_plb_mid_width value to 2


INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 38 - bram (bram_block) tool is overriding PARAMETER C_PORT_DWIDTH
   value to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 39 - bram (bram_block) tool is overriding PARAMETER C_PORT_AWIDTH
   value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 40 - bram (bram_block) tool is overriding PARAMETER C_NUM_WE
   value to 8
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 48 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_PLB_AWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 49 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_PLB_DWIDTH value to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 50 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_PLB_NUM_MASTERS value to 3
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 51 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_PLB_MID_WIDTH value to 2
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 52 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 53 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 56 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_DCR_AWIDTH value to 10
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 57 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_DCR_DWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 36 - opb_bus (opb_v20) tool is overriding PARAMETER C_OPB_AWIDTH value
   to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 37 - opb_bus (opb_v20) tool is overriding PARAMETER C_OPB_DWIDTH value
   to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 38 - opb_bus (opb_v20) tool is overriding PARAMETER C_NUM_MASTERS value
   to 2
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 39 - opb_bus (opb_v20) tool is overriding PARAMETER C_NUM_SLAVES value
   to 7
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 42 - opb_intc_i (opb_intc) tool is overriding PARAMETER C_OPB_AWIDTH
   value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 43 - opb_intc_i (opb_intc) tool is overriding PARAMETER C_OPB_DWIDTH
   value to 32
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core_v2_1_0.tc
l ...
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 46 - opb_intc_i (opb_intc) tcl is overriding PARAMETER
   C_NUM_INTR_INPUTS value to 21
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core_v2_1_0.tc
l ...
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 47 - opb_intc_i (opb_intc) tcl is overriding PARAMETER C_KIND_OF_INTR
   value to 0b00000000000000000000000001000000
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core_v2_1_0.tc
l ...


INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 48 - opb_intc_i (opb_intc) tcl is overriding PARAMETER C_KIND_OF_EDGE
   value to 0b00000000000000000000000001000000
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core_v2_1_0.tc
l ...
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 49 - opb_intc_i (opb_intc) tcl is overriding PARAMETER C_KIND_OF_LVL
   value to 0b00000000000000000000000000000001
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_uartlite_v1_00_b\data\opb_uartlite_
   v2_1_0.mpd line 37 - RS232_1 (opb_uartlite) tool is overriding PARAMETER
   C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_uartlite_v1_00_b\data\opb_uartlite_
   v2_1_0.mpd line 38 - RS232_1 (opb_uartlite) tool is overriding PARAMETER
   C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\opbslave_ext_bri
   dge_v3_10_a\data\opbslave_ext_bridge_v2_1_0.mpd line 20 -
   opbslave_ext_bridge_i (opbslave_ext_bridge) tool is overriding PARAMETER
   C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\opbslave_ext_bri
   dge_v3_10_a\data\opbslave_ext_bridge_v2_1_0.mpd line 21 -
   opbslave_ext_bridge_i (opbslave_ext_bridge) tool is overriding PARAMETER
   C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\plb_psb_bridge_v
   1_00_a\data\plb_psb_bridge_v2_1_0.mpd line 87 - plb_psb_bridge_i
   (plb_psb_bridge) tool is overriding PARAMETER C_PLB_NUM_MASTERS value to 3
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\plb_psb_bridge_v
   1_00_a\data\plb_psb_bridge_v2_1_0.mpd line 88 - plb_psb_bridge_i
   (plb_psb_bridge) tool is overriding PARAMETER C_PLB_MID_WIDTH value to 2
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\plb_psb_bridge_v
   1_00_a\data\plb_psb_bridge_v2_1_0.mpd line 93 - plb_psb_bridge_i
   (plb_psb_bridge) tool is overriding PARAMETER C_PLB_AWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\plb_psb_bridge_v
   1_00_a\data\plb_psb_bridge_v2_1_0.mpd line 94 - plb_psb_bridge_i
   (plb_psb_bridge) tool is overriding PARAMETER C_PLB_DWIDTH value to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\dcr_v29_v1_00_a\data\dcr_v29_v2_1_0.mpd
   line 38 - dcr_bus (dcr_v29) tool is overriding PARAMETER C_DCR_NUM_SLAVES
   value to 2
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\dcr_v29_v1_00_a\data\dcr_v29_v2_1_0.mpd
   line 39 - dcr_bus (dcr_v29) tool is overriding PARAMETER C_DCR_AWIDTH value
   to 10
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\dcr_v29_v1_00_a\data\dcr_v29_v2_1_0.mpd
   line 40 - dcr_bus (dcr_v29) tool is overriding PARAMETER C_DCR_DWIDTH value
   to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\ms_rst_4regs_v1_
   00_a\data\ms_rst_4regs_v2_1_0.mpd line 31 - ms_rst_4regs_0 (ms_rst_4regs)
   tool is overriding PARAMETER C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\ms_rst_4regs_v1_
   00_a\data\ms_rst_4regs_v2_1_0.mpd line 32 - ms_rst_4regs_0 (ms_rst_4regs)
   tool is overriding PARAMETER C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\opb_slave1_v1_00
   _a\data\opb_slave1_v2_1_0.mpd line 31 - opb_slave1_0 (opb_slave1) tool is
   overriding PARAMETER C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\opb_slave1_v1_00
   _a\data\opb_slave1_v2_1_0.mpd line 32 - opb_slave1_0 (opb_slave1) tool is
   overriding PARAMETER C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_emc_v2_00_a\data\plb_emc_v2_1_0.mpd
   line 38 - plb_emc_0 (plb_emc) tool is overriding PARAMETER C_NUM_MASTERS
   value to 3
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_emc_v2_00_a\data\plb_emc_v2_1_0.mpd
   line 92 - plb_emc_0 (plb_emc) tool is overriding PARAMETER C_PLB_DWIDTH value
   to 64


INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_emc_v2_00_a\data\plb_emc_v2_1_0.mpd
   line 93 - plb_emc_0 (plb_emc) tool is overriding PARAMETER C_PLB_AWIDTH value
   to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_emc_v2_00_a\data\plb_emc_v2_1_0.mpd
   line 96 - plb_emc_0 (plb_emc) tool is overriding PARAMETER C_PLB_MID_WIDTH
   value to 2
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpio_v2_1_0.m
   pd line 38 - opb_gpio_0 (opb_gpio) tool is overriding PARAMETER C_OPB_AWIDTH
   value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpio_v2_1_0.m
   pd line 39 - opb_gpio_0 (opb_gpio) tool is overriding PARAMETER C_OPB_DWIDTH
   value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_timer_v1_00_b\data\opb_timer_v2_1_0
   .mpd line 41 - opb_timer_0 (opb_timer) tool is overriding PARAMETER
   C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_timer_v1_00_b\data\opb_timer_v2_1_0
   .mpd line 42 - opb_timer_0 (opb_timer) tool is overriding PARAMETER
   C_OPB_DWIDTH value to 32

Running system level Update ...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core_v2_1_0.tc
l ...

Check platform configuration ...
INFO:MDT - IPNAME:modified_plb_ddr_controller INSTANCE:plb_ddr_controller_i -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs line 143 -
   An example UCF for this core is available and must be modified for use in the
   system. Please refer to the EDK Getting Started guide for the location of
   this file.
IPNAME:plb_v34 INSTANCE:plb_bus -
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs line 129 - 3
master(s) : 5 slave(s)
IPNAME:opb_v20 INSTANCE:opb_bus -
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs line 205 - 2
master(s) : 7 slave(s)
IPNAME:dcr_v29 INSTANCE:dcr_bus -
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs line 338 - 1
master(s) : 2 slave(s)

Check port drivers...



Performing Clock DRCs...

WARNING:MDT - No Top-level Input clock for the design. 


INFO:MDT - The following PARAMETERs of os uCOS-II are ignored as their category
   selection PARAMETER uC-Probe is set to "false" in MSS 
WARNING:MDT - C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mss
   line 20 - Ignoring PARAMETER uC-Probe  ...
WARNING:MDT - C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mss
   line 53 - PARAMETER use_dcr is deprecated !. The parameter USE_DCR for the
   intc driver has been deprecated.  Any reference to this parameter in the MSS
   file will be ignored..
   To avoid seeing this Warning again, please remove PARAMETER use_dcr.
INFO:MDT - List of peripherals addressable from processor instance ppc405_i : 
  - plb_bus
  - plb2opb_bridge_i
  - plb_ddr_controller_i
WARNING:MDT - C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs
   line 143 - No Driver Found for instance plb_ddr_controller_i. To avoid seeing
   this warning, assign the appropriate driver or driver "generic 1.00.a " to
   instance plb_ddr_controller_i

  - plb_bram_if_cntlr_i
WARNING:MDT - C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs
   line 169 - No Driver Found for instance plb_bram_if_cntlr_i. To avoid seeing
   this warning, assign the appropriate driver or driver "generic 1.00.a " to
   instance plb_bram_if_cntlr_i

  - opb_bus
  - opb_gpio_0
  - opb_intc_i
  - RS232_1
  - ms_rst_4regs_0
  - opb_slave1_0
  - opb_timer_0
  - plb_psb_bridge_i
WARNING:MDT - C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs
   line 306 - No Driver Found for instance plb_psb_bridge_i. To avoid seeing
   this warning, assign the appropriate driver or driver "generic 1.00.a " to
   instance plb_psb_bridge_i

  - plb_emc_0
INFO:MDT - List of peripherals addressable from processor instance
   ppc405_ppcjtag_chain : 

Building Directory Structure for ppc405_i



Generating platform libraries and device drivers ...

Running CopyFiles ...

Copying files for os uCOS-II_v2_86_a from
C:\edk_user_repository\Micrium\bsp\uCOS-II_v2_86_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\uCOS-II_v2
_86_a\ ...



Copying files for driver plbarb_v1_01_a from
C:\EDK\sw\XilinxProcessorIPLib\drivers\plbarb_v1_01_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\plbarb_v1_
01_a\ ...



Copying files for driver plb2opb_v1_00_a from
C:\EDK\sw\XilinxProcessorIPLib\drivers\plb2opb_v1_00_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\plb2opb_v1
_00_a\ ...



Copying files for driver opbarb_v1_02_a from
C:\EDK\sw\XilinxProcessorIPLib\drivers\opbarb_v1_02_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\opbarb_v1_
02_a\ ...



Copying files for driver gpio_v2_01_a from
C:\EDK\sw\XilinxProcessorIPLib\drivers\gpio_v2_01_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\gpio_v2_01
_a\ ...



Copying files for driver intc_v1_00_c from
C:\EDK\sw\XilinxProcessorIPLib\drivers\intc_v1_00_c\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\intc_v1_00
_c\ ...



Copying files for driver uartlite_v1_01_a from
C:\EDK\sw\XilinxProcessorIPLib\drivers\uartlite_v1_01_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\uartlite_v
1_01_a\ ...



Copying files for driver ms_rst_4regs_v1_00_a from
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\drivers\ms_rst_4regs_v1_00
_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\ms_rst_4re
gs_v1_00_a\ ...



Copying files for driver opb_slave1_v1_00_a from
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\drivers\opb_slave1_v1_00_a
\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\opb_slave1
_v1_00_a\ ...



Copying files for driver tmrctr_v1_00_b from
C:\EDK\sw\XilinxProcessorIPLib\drivers\tmrctr_v1_00_b\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\tmrctr_v1_
00_b\ ...



Copying files for driver cpu_ppc405_v1_00_a from
C:\EDK\sw\XilinxProcessorIPLib\drivers\cpu_ppc405_v1_00_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\cpu_ppc405
_v1_00_a\ ...



Running DRCs for OSes, Drivers and Libraries ... 
uC/OS-II DRC ...

Running generate for OS'es, Drivers and Libraries ... 



Running post_generate for OS'es, Drivers and Libraries ... 

Running make for Drivers and Libraries ... 

Configuring make for target include using:

make -s include "COMPILER=powerpc-eabi-gcc" "ARCHIVER=powerpc-eabi-ar"
"COMPILER_FLAGS= -O2 -c" "EXTRA_COMPILER_FLAGS=-g" 



Configuring make for target libs using:

make -s libs "COMPILER=powerpc-eabi-gcc" "ARCHIVER=powerpc-eabi-ar"
"COMPILER_FLAGS= -O2 -c" "EXTRA_COMPILER_FLAGS=-g" 
Compiling common


powerpc-eabi-ar: creating ../../../lib/libxil.a


Compiling ipif


Compiling bsp


Compiling plb_arbiter


Compiling plb_to_opb


Compiling opbarb


Compiling gpio


Compiling intc


Compiling uartlite


Compiling ms_rst_4regs


Compiling opb_slave1


Compiling tmrctr


Compiling cpu_ppc405



Libraries generated in
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\lib\ directory

Running execs_generate for OS'es, Drivers and Libraries ... 

Building Directory Structure for ppc405_ppcjtag_chain



Generating platform libraries and device drivers ...

Running CopyFiles ...

Copying files for os standalone_v1_00_a from
C:\EDK\sw\lib\bsp\standalone_v1_00_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_ppcjtag_chain\libsr
c\standalone_v1_00_a\ ...



Copying files for driver cpu_ppc405_v1_00_a from
C:\EDK\sw\XilinxProcessorIPLib\drivers\cpu_ppc405_v1_00_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_ppcjtag_chain\libsr
c\cpu_ppc405_v1_00_a\ ...



Running DRCs for OSes, Drivers and Libraries ... 

Running generate for OS'es, Drivers and Libraries ... 

Running post_generate for OS'es, Drivers and Libraries ... 

Running make for Drivers and Libraries ... 

Configuring make for target include using:

make -s include "COMPILER=powerpc-eabi-gcc" "ARCHIVER=powerpc-eabi-ar"
"COMPILER_FLAGS= -O2 -c" "EXTRA_COMPILER_FLAGS=-g" 



Configuring make for target libs using:

make -s libs "COMPILER=powerpc-eabi-gcc" "ARCHIVER=powerpc-eabi-ar"
"COMPILER_FLAGS= -O2 -c" "EXTRA_COMPILER_FLAGS=-g" 
Compiling common


powerpc-eabi-ar: creating ../../../lib/libxil.a


Compiling bsp


Compiling cpu_ppc405



Libraries generated in
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_ppcjtag_chain\lib\
directory

Running execs_generate for OS'es, Drivers and Libraries ... 

LibGen Done. 




Done!

At Local date and time: Tue May 12 16:10:46 2009
 xbash -q -c "cd /cygdrive/c/Baseline_9_Working_Folder/k-rtos-base-profile-task/; /usr/bin/make -f system.make program; exit;" started...

/usr/bin/bash: igncr: unknown option name


powerpc-eabi-gcc -O2 C:/Micrium/SOFTWARE/EvalBoards/Amirix/AP1000/GNU/EX1_OS/app.c  -o EX1_OS/executable.elf \
      -g    -I./ppc405_i/include/  -L./ppc405_i/lib/  \
  


powerpc-eabi-size EX1_OS/executable.elf 
   text	   data	    bss	    dec	    hex	filename
  29102	    508	  11992	  41602	   a282	EX1_OS/executable.elf





Done!

At Local date and time: Tue May 12 16:10:51 2009
 xbash -q -c "cd /cygdrive/c/Baseline_9_Working_Folder/k-rtos-base-profile-task/; /usr/bin/make -f system.make init_bram; exit;" started...

/usr/bin/bash: igncr: unknown option name


*********************************************
Initializing BRAM contents of the bitstream
*********************************************
bitinit system.mhs  -pe ppc405_i EX1_OS/executable.elf  \
-bt implementation/system.bit -o implementation/download.bit



bitinit version Xilinx EDK 9.1.02 Build EDK_J_SP2.4
Copyright (c) Xilinx Inc. 2002.

Parsing MHS File system.mhs...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/ppc405_v2_00_c/data/ppc405_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_v34_v1_02_a/data/plb_v34_v2_1_0.tcl
...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_bram_if_cntlr_v1_00_b/data/plb_bram_if
_cntlr_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb2opb_bridge_v1_01_a/data/plb2opb_bridge
_v2_1_0.tcl ...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/opb_intc_v1_00_c/data/opb_intc_v2_1_0.tcl
...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/jtagppc_cntlr_v2_00_a/data/jtagppc_cntlr_v
2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_emc_v2_00_a/data/plb_emc_v2_1_0.tcl
...



Overriding IP level properties ...
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\modified_plb_ddr
   _controller_v1_00_c\data\modified_plb_ddr_controller_v2_1_0.mpd line 50 -
   plb_ddr_controller_i (modified_plb_ddr_controller) tool is overriding
   PARAMETER C_FAMILY value to 
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 41 - bram (bram_block) tool is overriding PARAMETER C_FAMILY
   value to 
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 38 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_FAMILY value to 
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 38 - opb_intc_i (opb_intc) tool is overriding PARAMETER C_FAMILY
   value to 
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\plb_psb_bridge_v
   1_00_a\data\plb_psb_bridge_v2_1_0.mpd line 97 - plb_psb_bridge_i
   (plb_psb_bridge) tool is overriding PARAMETER C_FAMILY value to 
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\ppc405_v2_00_c\data\ppc405_v2_1_0.mpd
   line 45 - ppc405_ppcjtag_chain (ppc405) tcl is overriding PARAMETER
   C_ISOCM_DCR_HIGHADDR value to 0b0000010011
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\ppc405_v2_00_c\data\ppc405_v2_1_0.mpd
   line 47 - ppc405_ppcjtag_chain (ppc405) tcl is overriding PARAMETER
   C_DSOCM_DCR_HIGHADDR value to 0b0000100011
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\jtagppc_cntlr_v2_00_a\data\jtagppc_cntl
   r_v2_1_0.mpd line 35 - jtagppc_0 (jtagppc_cntlr) tool is overriding PARAMETER
   C_DEVICE value to 
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\ms_rst_4regs_v1_
   00_a\data\ms_rst_4regs_v2_1_0.mpd line 34 - ms_rst_4regs_0 (ms_rst_4regs)
   tool is overriding PARAMETER C_FAMILY value to 
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\opb_slave1_v1_00
   _a\data\opb_slave1_v2_1_0.mpd line 34 - opb_slave1_0 (opb_slave1) tool is
   overriding PARAMETER C_FAMILY value to 
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpio_v2_1_0.m
   pd line 40 - opb_gpio_0 (opb_gpio) tool is overriding PARAMETER C_FAMILY
   value to 
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_timer_v1_00_b\data\opb_timer_v2_1_0
   .mpd line 34 - opb_timer_0 (opb_timer) tool is overriding PARAMETER C_FAMILY
   value to 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/bram_if_cntlr_v1_00_b/data/bram_if_cntlr_v
2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/emc_common_v2_00_a/data/emc_common_v2_1_0.
tcl ...


Address Map for Processor ppc405_i
  (0b0000000000-0b0011111111) plb_bus	dcr_bus
  (0b0100000000-0b0111111111) plb2opb_bridge_i	dcr_bus
  (0b1000010000-0b1000010011) ppc405_i	
  (0b1000100000-0b1000100011) ppc405_i	
  (0000000000-0x1fffffff) plb_ddr_controller_i	plb_bus
  (0x29000000-0x29ffffff) opb_gpio_0	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4c000000-0x4c00ffff) RS232_1	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4d000000-0x4dffffff) opb_intc_i	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4f000000-0x4f00ffff) ms_rst_4regs_0	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4ff00000-0x4ff03fff) opb_slave1_0	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4fff0000-0x4fffffff) opb_timer_0	plb_bus->plb2opb_bridge_i->opb_bus
  (0x50000000-0x50ffffff) plb_emc_0	plb_bus
  (0xffff0000-0xffffffff) plb_bram_if_cntlr_i	plb_bus
Address Map for Processor ppc405_ppcjtag_chain
  (0b0000010000-0b0000010011) ppc405_ppcjtag_chain	
  (0b0000100000-0b0000100011) ppc405_ppcjtag_chain	

Initializing Memory...
Checking ELFs associated with PPC405 instance ppc405_i for overlap...


Analyzing file EX1_OS/executable.elf...
Running Data2Mem with the following command:
data2mem -bm "implementation/system_bd" -bt "implementation/system.bit"  -bd
"EX1_OS/executable.elf" tag ppc405_i  -o b implementation/download.bit 


Memory Initialization completed successfully.





Done!

At Local date and time: Tue May 12 16:17:39 2009
 xbash -q -c "cd /cygdrive/c/Baseline_9_Working_Folder/k-rtos-base-profile-task/; /usr/bin/make -f system.make swclean; exit;" started...

rm -rf ppc405_i/lib/


/usr/bin/bash: igncr: unknown option name


rm -rf ppc405_ppcjtag_chain/lib/
rm -f libgen.log
rm -f EX1_OS/executable.elf 





Done!

At Local date and time: Tue May 12 16:17:44 2009
 xbash -q -c "cd /cygdrive/c/Baseline_9_Working_Folder/k-rtos-base-profile-task/; /usr/bin/make -f system.make libs; exit;" started...

*********************************************
Creating software libraries...
*********************************************
libgen -mhs system.mhs -p xc2vp100ff1704-6  system.mss


/usr/bin/bash: igncr: unknown option name


libgen
Xilinx EDK 9.1.02 Build EDK_J_SP2.4
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.

Command Line: libgen -mhs system.mhs -p xc2vp100ff1704-6 system.mss 



Output Directory (-od)		: C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\
Part (-p)			: virtex2p

Software Specification file	: system.mss


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/ppc405_v2_00_c/data/ppc405_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_v34_v1_02_a/data/plb_v34_v2_1_0.tcl
...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_bram_if_cntlr_v1_00_b/data/plb_bram_if
_cntlr_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb2opb_bridge_v1_01_a/data/plb2opb_bridge
_v2_1_0.tcl ...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/opb_intc_v1_00_c/data/opb_intc_v2_1_0.tcl
...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/jtagppc_cntlr_v2_00_a/data/jtagppc_cntlr_v
2_1_0.tcl ...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_emc_v2_00_a/data/plb_emc_v2_1_0.tcl
...

Overriding IP level properties ...
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\modified_plb_ddr
   _controller_v1_00_c\data\modified_plb_ddr_controller_v2_1_0.mpd line 50 -
   plb_ddr_controller_i (modified_plb_ddr_controller) tool is overriding
   PARAMETER C_FAMILY value to virtex2p
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 41 - bram (bram_block) tool is overriding PARAMETER C_FAMILY
   value to virtex2p
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 38 - opb_intc_i (opb_intc) tool is overriding PARAMETER C_FAMILY
   value to virtex2p


INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\ppc405_v2_00_c\data\ppc405_v2_1_0.mpd
   line 45 - ppc405_ppcjtag_chain (ppc405) tcl is overriding PARAMETER
   C_ISOCM_DCR_HIGHADDR value to 0b0000010011
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\ppc405_v2_00_c\data\ppc405_v2_1_0.mpd
   line 47 - ppc405_ppcjtag_chain (ppc405) tcl is overriding PARAMETER
   C_DSOCM_DCR_HIGHADDR value to 0b0000100011
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\jtagppc_cntlr_v2_00_a\data\jtagppc_cntl
   r_v2_1_0.mpd line 35 - jtagppc_0 (jtagppc_cntlr) tool is overriding PARAMETER
   C_DEVICE value to 2vp100
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpio_v2_1_0.m
   pd line 40 - opb_gpio_0 (opb_gpio) tool is overriding PARAMETER C_FAMILY
   value to virtex2p
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_timer_v1_00_b\data\opb_timer_v2_1_0
   .mpd line 34 - opb_timer_0 (opb_timer) tool is overriding PARAMETER C_FAMILY
   value to virtex2p

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/bram_if_cntlr_v1_00_b/data/bram_if_cntlr_v
2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/emc_common_v2_00_a/data/emc_common_v2_1_0.
tcl ...


Address Map for Processor ppc405_i
  (0b0000000000-0b0011111111) plb_bus	dcr_bus
  (0b0100000000-0b0111111111) plb2opb_bridge_i	dcr_bus
  (0b1000010000-0b1000010011) ppc405_i	
  (0b1000100000-0b1000100011) ppc405_i	
  (0000000000-0x1fffffff) plb_ddr_controller_i	plb_bus
  (0x29000000-0x29ffffff) opb_gpio_0	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4c000000-0x4c00ffff) RS232_1	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4d000000-0x4dffffff) opb_intc_i	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4f000000-0x4f00ffff) ms_rst_4regs_0	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4ff00000-0x4ff03fff) opb_slave1_0	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4fff0000-0x4fffffff) opb_timer_0	plb_bus->plb2opb_bridge_i->opb_bus
  (0x50000000-0x50ffffff) plb_emc_0	plb_bus
  (0xffff0000-0xffffffff) plb_bram_if_cntlr_i	plb_bus
Address Map for Processor ppc405_ppcjtag_chain
  (0b0000010000-0b0000010011) ppc405_ppcjtag_chain	
  (0b0000100000-0b0000100011) ppc405_ppcjtag_chain	

Check platform address map ...

Overriding system level properties ...
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 41 - plb_bus (plb_v34) tool is overriding PARAMETER C_PLB_NUM_MASTERS
   value to 3
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 43 - plb_bus (plb_v34) tool is overriding PARAMETER C_PLB_MID_WIDTH
   value to 2
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 44 - plb_bus (plb_v34) tool is overriding PARAMETER C_PLB_AWIDTH value
   to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 45 - plb_bus (plb_v34) tool is overriding PARAMETER C_PLB_DWIDTH value
   to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 49 - plb_bus (plb_v34) tool is overriding PARAMETER C_DCR_AWIDTH value
   to 10
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 50 - plb_bus (plb_v34) tool is overriding PARAMETER C_DCR_DWIDTH value
   to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\modified_plb_ddr
   _controller_v1_00_c\data\modified_plb_ddr_controller_v2_1_0.mpd line 53 -
   plb_ddr_controller_i (modified_plb_ddr_controller) tool is overriding
   PARAMETER C_PLB_NUM_MASTERS value to 3
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\modified_plb_ddr
   _controller_v1_00_c\data\modified_plb_ddr_controller_v2_1_0.mpd line 54 -
   plb_ddr_controller_i (modified_plb_ddr_controller) tool is overriding
   PARAMETER C_PLB_MID_WIDTH value to 2
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\modified_plb_ddr
   _controller_v1_00_c\data\modified_plb_ddr_controller_v2_1_0.mpd line 55 -
   plb_ddr_controller_i (modified_plb_ddr_controller) tool is overriding
   PARAMETER C_PLB_AWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\modified_plb_ddr
   _controller_v1_00_c\data\modified_plb_ddr_controller_v2_1_0.mpd line 56 -
   plb_ddr_controller_i (modified_plb_ddr_controller) tool is overriding
   PARAMETER C_PLB_DWIDTH value to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\data\plb_bram
   _if_cntlr_v2_1_0.mpd line 42 - plb_bram_if_cntlr_i (plb_bram_if_cntlr) tool
   is overriding PARAMETER c_num_masters value to 3
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\data\plb_bram
   _if_cntlr_v2_1_0.mpd line 46 - plb_bram_if_cntlr_i (plb_bram_if_cntlr) tool
   is overriding PARAMETER c_plb_dwidth value to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\data\plb_bram
   _if_cntlr_v2_1_0.mpd line 47 - plb_bram_if_cntlr_i (plb_bram_if_cntlr) tool
   is overriding PARAMETER c_plb_awidth value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\data\plb_bram
   _if_cntlr_v2_1_0.mpd line 49 - plb_bram_if_cntlr_i (plb_bram_if_cntlr) tool
   is overriding PARAMETER c_plb_mid_width value to 2


INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 38 - bram (bram_block) tool is overriding PARAMETER C_PORT_DWIDTH
   value to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 39 - bram (bram_block) tool is overriding PARAMETER C_PORT_AWIDTH
   value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 40 - bram (bram_block) tool is overriding PARAMETER C_NUM_WE
   value to 8
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 48 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_PLB_AWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 49 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_PLB_DWIDTH value to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 50 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_PLB_NUM_MASTERS value to 3
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 51 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_PLB_MID_WIDTH value to 2
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 52 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 53 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 56 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_DCR_AWIDTH value to 10
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 57 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_DCR_DWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 36 - opb_bus (opb_v20) tool is overriding PARAMETER C_OPB_AWIDTH value
   to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 37 - opb_bus (opb_v20) tool is overriding PARAMETER C_OPB_DWIDTH value
   to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 38 - opb_bus (opb_v20) tool is overriding PARAMETER C_NUM_MASTERS value
   to 2
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 39 - opb_bus (opb_v20) tool is overriding PARAMETER C_NUM_SLAVES value
   to 7
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 42 - opb_intc_i (opb_intc) tool is overriding PARAMETER C_OPB_AWIDTH
   value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 43 - opb_intc_i (opb_intc) tool is overriding PARAMETER C_OPB_DWIDTH
   value to 32
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core_v2_1_0.tc
l ...
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 46 - opb_intc_i (opb_intc) tcl is overriding PARAMETER
   C_NUM_INTR_INPUTS value to 21
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core_v2_1_0.tc
l ...
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 47 - opb_intc_i (opb_intc) tcl is overriding PARAMETER C_KIND_OF_INTR
   value to 0b00000000000000000000000001000000
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core_v2_1_0.tc
l ...


INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 48 - opb_intc_i (opb_intc) tcl is overriding PARAMETER C_KIND_OF_EDGE
   value to 0b00000000000000000000000001000000
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core_v2_1_0.tc
l ...
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 49 - opb_intc_i (opb_intc) tcl is overriding PARAMETER C_KIND_OF_LVL
   value to 0b00000000000000000000000000000001
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_uartlite_v1_00_b\data\opb_uartlite_
   v2_1_0.mpd line 37 - RS232_1 (opb_uartlite) tool is overriding PARAMETER
   C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_uartlite_v1_00_b\data\opb_uartlite_
   v2_1_0.mpd line 38 - RS232_1 (opb_uartlite) tool is overriding PARAMETER
   C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\opbslave_ext_bri
   dge_v3_10_a\data\opbslave_ext_bridge_v2_1_0.mpd line 20 -
   opbslave_ext_bridge_i (opbslave_ext_bridge) tool is overriding PARAMETER
   C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\opbslave_ext_bri
   dge_v3_10_a\data\opbslave_ext_bridge_v2_1_0.mpd line 21 -
   opbslave_ext_bridge_i (opbslave_ext_bridge) tool is overriding PARAMETER
   C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\plb_psb_bridge_v
   1_00_a\data\plb_psb_bridge_v2_1_0.mpd line 87 - plb_psb_bridge_i
   (plb_psb_bridge) tool is overriding PARAMETER C_PLB_NUM_MASTERS value to 3
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\plb_psb_bridge_v
   1_00_a\data\plb_psb_bridge_v2_1_0.mpd line 88 - plb_psb_bridge_i
   (plb_psb_bridge) tool is overriding PARAMETER C_PLB_MID_WIDTH value to 2
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\plb_psb_bridge_v
   1_00_a\data\plb_psb_bridge_v2_1_0.mpd line 93 - plb_psb_bridge_i
   (plb_psb_bridge) tool is overriding PARAMETER C_PLB_AWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\plb_psb_bridge_v
   1_00_a\data\plb_psb_bridge_v2_1_0.mpd line 94 - plb_psb_bridge_i
   (plb_psb_bridge) tool is overriding PARAMETER C_PLB_DWIDTH value to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\dcr_v29_v1_00_a\data\dcr_v29_v2_1_0.mpd
   line 38 - dcr_bus (dcr_v29) tool is overriding PARAMETER C_DCR_NUM_SLAVES
   value to 2
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\dcr_v29_v1_00_a\data\dcr_v29_v2_1_0.mpd
   line 39 - dcr_bus (dcr_v29) tool is overriding PARAMETER C_DCR_AWIDTH value
   to 10
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\dcr_v29_v1_00_a\data\dcr_v29_v2_1_0.mpd
   line 40 - dcr_bus (dcr_v29) tool is overriding PARAMETER C_DCR_DWIDTH value
   to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\ms_rst_4regs_v1_
   00_a\data\ms_rst_4regs_v2_1_0.mpd line 31 - ms_rst_4regs_0 (ms_rst_4regs)
   tool is overriding PARAMETER C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\ms_rst_4regs_v1_
   00_a\data\ms_rst_4regs_v2_1_0.mpd line 32 - ms_rst_4regs_0 (ms_rst_4regs)
   tool is overriding PARAMETER C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\opb_slave1_v1_00
   _a\data\opb_slave1_v2_1_0.mpd line 31 - opb_slave1_0 (opb_slave1) tool is
   overriding PARAMETER C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\opb_slave1_v1_00
   _a\data\opb_slave1_v2_1_0.mpd line 32 - opb_slave1_0 (opb_slave1) tool is
   overriding PARAMETER C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_emc_v2_00_a\data\plb_emc_v2_1_0.mpd
   line 38 - plb_emc_0 (plb_emc) tool is overriding PARAMETER C_NUM_MASTERS
   value to 3
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_emc_v2_00_a\data\plb_emc_v2_1_0.mpd
   line 92 - plb_emc_0 (plb_emc) tool is overriding PARAMETER C_PLB_DWIDTH value
   to 64


INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_emc_v2_00_a\data\plb_emc_v2_1_0.mpd
   line 93 - plb_emc_0 (plb_emc) tool is overriding PARAMETER C_PLB_AWIDTH value
   to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_emc_v2_00_a\data\plb_emc_v2_1_0.mpd
   line 96 - plb_emc_0 (plb_emc) tool is overriding PARAMETER C_PLB_MID_WIDTH
   value to 2
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpio_v2_1_0.m
   pd line 38 - opb_gpio_0 (opb_gpio) tool is overriding PARAMETER C_OPB_AWIDTH
   value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpio_v2_1_0.m
   pd line 39 - opb_gpio_0 (opb_gpio) tool is overriding PARAMETER C_OPB_DWIDTH
   value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_timer_v1_00_b\data\opb_timer_v2_1_0
   .mpd line 41 - opb_timer_0 (opb_timer) tool is overriding PARAMETER
   C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_timer_v1_00_b\data\opb_timer_v2_1_0
   .mpd line 42 - opb_timer_0 (opb_timer) tool is overriding PARAMETER
   C_OPB_DWIDTH value to 32

Running system level Update ...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core_v2_1_0.tc
l ...

Check platform configuration ...
INFO:MDT - IPNAME:modified_plb_ddr_controller INSTANCE:plb_ddr_controller_i -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs line 143 -
   An example UCF for this core is available and must be modified for use in the
   system. Please refer to the EDK Getting Started guide for the location of
   this file.
IPNAME:plb_v34 INSTANCE:plb_bus -
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs line 129 - 3
master(s) : 5 slave(s)
IPNAME:opb_v20 INSTANCE:opb_bus -
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs line 205 - 2
master(s) : 7 slave(s)
IPNAME:dcr_v29 INSTANCE:dcr_bus -
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs line 338 - 1
master(s) : 2 slave(s)

Check port drivers...



Performing Clock DRCs...

WARNING:MDT - No Top-level Input clock for the design. 


INFO:MDT - The following PARAMETERs of os uCOS-II are ignored as their category
   selection PARAMETER uC-Probe is set to "false" in MSS 
WARNING:MDT - C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mss
   line 20 - Ignoring PARAMETER uC-Probe  ...
WARNING:MDT - C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mss
   line 53 - PARAMETER use_dcr is deprecated !. The parameter USE_DCR for the
   intc driver has been deprecated.  Any reference to this parameter in the MSS
   file will be ignored..
   To avoid seeing this Warning again, please remove PARAMETER use_dcr.
INFO:MDT - List of peripherals addressable from processor instance ppc405_i : 
  - plb_bus
  - plb2opb_bridge_i
  - plb_ddr_controller_i
WARNING:MDT - C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs
   line 143 - No Driver Found for instance plb_ddr_controller_i. To avoid seeing
   this warning, assign the appropriate driver or driver "generic 1.00.a " to
   instance plb_ddr_controller_i

  - plb_bram_if_cntlr_i
WARNING:MDT - C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs
   line 169 - No Driver Found for instance plb_bram_if_cntlr_i. To avoid seeing
   this warning, assign the appropriate driver or driver "generic 1.00.a " to
   instance plb_bram_if_cntlr_i

  - opb_bus
  - opb_gpio_0
  - opb_intc_i
  - RS232_1
  - ms_rst_4regs_0
  - opb_slave1_0
  - opb_timer_0
  - plb_psb_bridge_i
WARNING:MDT - C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs
   line 306 - No Driver Found for instance plb_psb_bridge_i. To avoid seeing
   this warning, assign the appropriate driver or driver "generic 1.00.a " to
   instance plb_psb_bridge_i

  - plb_emc_0
INFO:MDT - List of peripherals addressable from processor instance
   ppc405_ppcjtag_chain : 

Building Directory Structure for ppc405_i



Generating platform libraries and device drivers ...

Running CopyFiles ...

Copying files for os uCOS-II_v2_86_a from
C:\edk_user_repository\Micrium\bsp\uCOS-II_v2_86_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\uCOS-II_v2
_86_a\ ...



Copying files for driver plbarb_v1_01_a from
C:\EDK\sw\XilinxProcessorIPLib\drivers\plbarb_v1_01_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\plbarb_v1_
01_a\ ...



Copying files for driver plb2opb_v1_00_a from
C:\EDK\sw\XilinxProcessorIPLib\drivers\plb2opb_v1_00_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\plb2opb_v1
_00_a\ ...



Copying files for driver opbarb_v1_02_a from
C:\EDK\sw\XilinxProcessorIPLib\drivers\opbarb_v1_02_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\opbarb_v1_
02_a\ ...



Copying files for driver gpio_v2_01_a from
C:\EDK\sw\XilinxProcessorIPLib\drivers\gpio_v2_01_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\gpio_v2_01
_a\ ...



Copying files for driver intc_v1_00_c from
C:\EDK\sw\XilinxProcessorIPLib\drivers\intc_v1_00_c\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\intc_v1_00
_c\ ...



Copying files for driver uartlite_v1_01_a from
C:\EDK\sw\XilinxProcessorIPLib\drivers\uartlite_v1_01_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\uartlite_v
1_01_a\ ...



Copying files for driver ms_rst_4regs_v1_00_a from
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\drivers\ms_rst_4regs_v1_00
_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\ms_rst_4re
gs_v1_00_a\ ...



Copying files for driver opb_slave1_v1_00_a from
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\drivers\opb_slave1_v1_00_a
\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\opb_slave1
_v1_00_a\ ...



Copying files for driver tmrctr_v1_00_b from
C:\EDK\sw\XilinxProcessorIPLib\drivers\tmrctr_v1_00_b\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\tmrctr_v1_
00_b\ ...



Copying files for driver cpu_ppc405_v1_00_a from
C:\EDK\sw\XilinxProcessorIPLib\drivers\cpu_ppc405_v1_00_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\cpu_ppc405
_v1_00_a\ ...



Running DRCs for OSes, Drivers and Libraries ... 
uC/OS-II DRC ...

Running generate for OS'es, Drivers and Libraries ... 



Running post_generate for OS'es, Drivers and Libraries ... 

Running make for Drivers and Libraries ... 

Configuring make for target include using:

make -s include "COMPILER=powerpc-eabi-gcc" "ARCHIVER=powerpc-eabi-ar"
"COMPILER_FLAGS= -O2 -c" "EXTRA_COMPILER_FLAGS=-g" 



Configuring make for target libs using:

make -s libs "COMPILER=powerpc-eabi-gcc" "ARCHIVER=powerpc-eabi-ar"
"COMPILER_FLAGS= -O2 -c" "EXTRA_COMPILER_FLAGS=-g" 
Compiling common


powerpc-eabi-ar: creating ../../../lib/libxil.a


Compiling ipif


Compiling bsp


Compiling plb_arbiter


Compiling plb_to_opb


Compiling opbarb


Compiling gpio


Compiling intc


Compiling uartlite


Compiling ms_rst_4regs


Compiling opb_slave1


Compiling tmrctr


Compiling cpu_ppc405



Libraries generated in
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\lib\ directory

Running execs_generate for OS'es, Drivers and Libraries ... 

Building Directory Structure for ppc405_ppcjtag_chain



Generating platform libraries and device drivers ...

Running CopyFiles ...

Copying files for os standalone_v1_00_a from
C:\EDK\sw\lib\bsp\standalone_v1_00_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_ppcjtag_chain\libsr
c\standalone_v1_00_a\ ...



Copying files for driver cpu_ppc405_v1_00_a from
C:\EDK\sw\XilinxProcessorIPLib\drivers\cpu_ppc405_v1_00_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_ppcjtag_chain\libsr
c\cpu_ppc405_v1_00_a\ ...



Running DRCs for OSes, Drivers and Libraries ... 

Running generate for OS'es, Drivers and Libraries ... 

Running post_generate for OS'es, Drivers and Libraries ... 

Running make for Drivers and Libraries ... 

Configuring make for target include using:

make -s include "COMPILER=powerpc-eabi-gcc" "ARCHIVER=powerpc-eabi-ar"
"COMPILER_FLAGS= -O2 -c" "EXTRA_COMPILER_FLAGS=-g" 



Configuring make for target libs using:

make -s libs "COMPILER=powerpc-eabi-gcc" "ARCHIVER=powerpc-eabi-ar"
"COMPILER_FLAGS= -O2 -c" "EXTRA_COMPILER_FLAGS=-g" 
Compiling common


powerpc-eabi-ar: creating ../../../lib/libxil.a


Compiling bsp


Compiling cpu_ppc405



Libraries generated in
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_ppcjtag_chain\lib\
directory

Running execs_generate for OS'es, Drivers and Libraries ... 

LibGen Done. 




Done!

At Local date and time: Tue May 12 16:18:33 2009
 xbash -q -c "cd /cygdrive/c/Baseline_9_Working_Folder/k-rtos-base-profile-task/; /usr/bin/make -f system.make program; exit;" started...

/usr/bin/bash: igncr: unknown option name


powerpc-eabi-gcc -O2 C:/Micrium/SOFTWARE/EvalBoards/Amirix/AP1000/GNU/EX1_OS/app.c  -o EX1_OS/executable.elf \
      -g    -I./ppc405_i/include/  -L./ppc405_i/lib/  \
  


powerpc-eabi-size EX1_OS/executable.elf 
   text	   data	    bss	    dec	    hex	filename
  29190	    508	  12000	  41698	   a2e2	EX1_OS/executable.elf





Done!

At Local date and time: Tue May 12 16:18:38 2009
 xbash -q -c "cd /cygdrive/c/Baseline_9_Working_Folder/k-rtos-base-profile-task/; /usr/bin/make -f system.make init_bram; exit;" started...

*********************************************
Initializing BRAM contents of the bitstream
*********************************************
bitinit system.mhs  -pe ppc405_i EX1_OS/executable.elf  \
-bt implementation/system.bit -o implementation/download.bit


/usr/bin/bash: igncr: unknown option name



bitinit version Xilinx EDK 9.1.02 Build EDK_J_SP2.4
Copyright (c) Xilinx Inc. 2002.

Parsing MHS File system.mhs...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/ppc405_v2_00_c/data/ppc405_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_v34_v1_02_a/data/plb_v34_v2_1_0.tcl
...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_bram_if_cntlr_v1_00_b/data/plb_bram_if
_cntlr_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb2opb_bridge_v1_01_a/data/plb2opb_bridge
_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/opb_intc_v1_00_c/data/opb_intc_v2_1_0.tcl
...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/jtagppc_cntlr_v2_00_a/data/jtagppc_cntlr_v
2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_emc_v2_00_a/data/plb_emc_v2_1_0.tcl
...

Overriding IP level properties ...
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\modified_plb_ddr
   _controller_v1_00_c\data\modified_plb_ddr_controller_v2_1_0.mpd line 50 -
   plb_ddr_controller_i (modified_plb_ddr_controller) tool is overriding
   PARAMETER C_FAMILY value to 
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 41 - bram (bram_block) tool is overriding PARAMETER C_FAMILY
   value to 
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 38 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_FAMILY value to 
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 38 - opb_intc_i (opb_intc) tool is overriding PARAMETER C_FAMILY
   value to 
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\plb_psb_bridge_v
   1_00_a\data\plb_psb_bridge_v2_1_0.mpd line 97 - plb_psb_bridge_i
   (plb_psb_bridge) tool is overriding PARAMETER C_FAMILY value to 
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\ppc405_v2_00_c\data\ppc405_v2_1_0.mpd
   line 45 - ppc405_ppcjtag_chain (ppc405) tcl is overriding PARAMETER
   C_ISOCM_DCR_HIGHADDR value to 0b0000010011
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\ppc405_v2_00_c\data\ppc405_v2_1_0.mpd
   line 47 - ppc405_ppcjtag_chain (ppc405) tcl is overriding PARAMETER
   C_DSOCM_DCR_HIGHADDR value to 0b0000100011
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\jtagppc_cntlr_v2_00_a\data\jtagppc_cntl
   r_v2_1_0.mpd line 35 - jtagppc_0 (jtagppc_cntlr) tool is overriding PARAMETER
   C_DEVICE value to 
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\ms_rst_4regs_v1_
   00_a\data\ms_rst_4regs_v2_1_0.mpd line 34 - ms_rst_4regs_0 (ms_rst_4regs)
   tool is overriding PARAMETER C_FAMILY value to 
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\opb_slave1_v1_00
   _a\data\opb_slave1_v2_1_0.mpd line 34 - opb_slave1_0 (opb_slave1) tool is
   overriding PARAMETER C_FAMILY value to 
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpio_v2_1_0.m
   pd line 40 - opb_gpio_0 (opb_gpio) tool is overriding PARAMETER C_FAMILY
   value to 
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_timer_v1_00_b\data\opb_timer_v2_1_0
   .mpd line 34 - opb_timer_0 (opb_timer) tool is overriding PARAMETER C_FAMILY
   value to 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/bram_if_cntlr_v1_00_b/data/bram_if_cntlr_v
2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/emc_common_v2_00_a/data/emc_common_v2_1_0.
tcl ...


Address Map for Processor ppc405_i
  (0b0000000000-0b0011111111) plb_bus	dcr_bus
  (0b0100000000-0b0111111111) plb2opb_bridge_i	dcr_bus
  (0b1000010000-0b1000010011) ppc405_i	
  (0b1000100000-0b1000100011) ppc405_i	
  (0000000000-0x1fffffff) plb_ddr_controller_i	plb_bus
  (0x29000000-0x29ffffff) opb_gpio_0	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4c000000-0x4c00ffff) RS232_1	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4d000000-0x4dffffff) opb_intc_i	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4f000000-0x4f00ffff) ms_rst_4regs_0	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4ff00000-0x4ff03fff) opb_slave1_0	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4fff0000-0x4fffffff) opb_timer_0	plb_bus->plb2opb_bridge_i->opb_bus
  (0x50000000-0x50ffffff) plb_emc_0	plb_bus
  (0xffff0000-0xffffffff) plb_bram_if_cntlr_i	plb_bus
Address Map for Processor ppc405_ppcjtag_chain
  (0b0000010000-0b0000010011) ppc405_ppcjtag_chain	
  (0b0000100000-0b0000100011) ppc405_ppcjtag_chain	

Initializing Memory...
Checking ELFs associated with PPC405 instance ppc405_i for overlap...


Analyzing file EX1_OS/executable.elf...
Running Data2Mem with the following command:
data2mem -bm "implementation/system_bd" -bt "implementation/system.bit"  -bd
"EX1_OS/executable.elf" tag ppc405_i  -o b implementation/download.bit 


Memory Initialization completed successfully.





Done!

At Local date and time: Tue May 12 16:54:00 2009
 xbash -q -c "cd /cygdrive/c/Baseline_9_Working_Folder/k-rtos-base-profile-task/; /usr/bin/make -f system.make swclean; exit;" started...

/usr/bin/bash: igncr: unknown option name


rm -rf ppc405_i/lib/
rm -rf ppc405_ppcjtag_chain/lib/
rm -f libgen.log
rm -f EX1_OS/executable.elf 





Done!

At Local date and time: Tue May 12 16:54:06 2009
 xbash -q -c "cd /cygdrive/c/Baseline_9_Working_Folder/k-rtos-base-profile-task/; /usr/bin/make -f system.make libs; exit;" started...

*********************************************


/usr/bin/bash: igncr: unknown option name


Creating software libraries...
*********************************************
libgen -mhs system.mhs -p xc2vp100ff1704-6  system.mss


libgen
Xilinx EDK 9.1.02 Build EDK_J_SP2.4
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.

Command Line: libgen -mhs system.mhs -p xc2vp100ff1704-6 system.mss 



Output Directory (-od)		: C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\
Part (-p)			: virtex2p

Software Specification file	: system.mss


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/ppc405_v2_00_c/data/ppc405_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_v34_v1_02_a/data/plb_v34_v2_1_0.tcl
...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_bram_if_cntlr_v1_00_b/data/plb_bram_if
_cntlr_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb2opb_bridge_v1_01_a/data/plb2opb_bridge
_v2_1_0.tcl ...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/opb_intc_v1_00_c/data/opb_intc_v2_1_0.tcl
...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/jtagppc_cntlr_v2_00_a/data/jtagppc_cntlr_v
2_1_0.tcl ...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_emc_v2_00_a/data/plb_emc_v2_1_0.tcl
...

Overriding IP level properties ...
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\modified_plb_ddr
   _controller_v1_00_c\data\modified_plb_ddr_controller_v2_1_0.mpd line 50 -
   plb_ddr_controller_i (modified_plb_ddr_controller) tool is overriding
   PARAMETER C_FAMILY value to virtex2p
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 41 - bram (bram_block) tool is overriding PARAMETER C_FAMILY
   value to virtex2p
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 38 - opb_intc_i (opb_intc) tool is overriding PARAMETER C_FAMILY
   value to virtex2p


INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\ppc405_v2_00_c\data\ppc405_v2_1_0.mpd
   line 45 - ppc405_ppcjtag_chain (ppc405) tcl is overriding PARAMETER
   C_ISOCM_DCR_HIGHADDR value to 0b0000010011
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\ppc405_v2_00_c\data\ppc405_v2_1_0.mpd
   line 47 - ppc405_ppcjtag_chain (ppc405) tcl is overriding PARAMETER
   C_DSOCM_DCR_HIGHADDR value to 0b0000100011
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\jtagppc_cntlr_v2_00_a\data\jtagppc_cntl
   r_v2_1_0.mpd line 35 - jtagppc_0 (jtagppc_cntlr) tool is overriding PARAMETER
   C_DEVICE value to 2vp100
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpio_v2_1_0.m
   pd line 40 - opb_gpio_0 (opb_gpio) tool is overriding PARAMETER C_FAMILY
   value to virtex2p
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_timer_v1_00_b\data\opb_timer_v2_1_0
   .mpd line 34 - opb_timer_0 (opb_timer) tool is overriding PARAMETER C_FAMILY
   value to virtex2p

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/bram_if_cntlr_v1_00_b/data/bram_if_cntlr_v
2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/emc_common_v2_00_a/data/emc_common_v2_1_0.
tcl ...


Address Map for Processor ppc405_i
  (0b0000000000-0b0011111111) plb_bus	dcr_bus
  (0b0100000000-0b0111111111) plb2opb_bridge_i	dcr_bus
  (0b1000010000-0b1000010011) ppc405_i	
  (0b1000100000-0b1000100011) ppc405_i	
  (0000000000-0x1fffffff) plb_ddr_controller_i	plb_bus
  (0x29000000-0x29ffffff) opb_gpio_0	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4c000000-0x4c00ffff) RS232_1	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4d000000-0x4dffffff) opb_intc_i	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4f000000-0x4f00ffff) ms_rst_4regs_0	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4ff00000-0x4ff03fff) opb_slave1_0	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4fff0000-0x4fffffff) opb_timer_0	plb_bus->plb2opb_bridge_i->opb_bus
  (0x50000000-0x50ffffff) plb_emc_0	plb_bus
  (0xffff0000-0xffffffff) plb_bram_if_cntlr_i	plb_bus
Address Map for Processor ppc405_ppcjtag_chain
  (0b0000010000-0b0000010011) ppc405_ppcjtag_chain	
  (0b0000100000-0b0000100011) ppc405_ppcjtag_chain	

Check platform address map ...

Overriding system level properties ...
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 41 - plb_bus (plb_v34) tool is overriding PARAMETER C_PLB_NUM_MASTERS
   value to 3
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 43 - plb_bus (plb_v34) tool is overriding PARAMETER C_PLB_MID_WIDTH
   value to 2
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 44 - plb_bus (plb_v34) tool is overriding PARAMETER C_PLB_AWIDTH value
   to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 45 - plb_bus (plb_v34) tool is overriding PARAMETER C_PLB_DWIDTH value
   to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 49 - plb_bus (plb_v34) tool is overriding PARAMETER C_DCR_AWIDTH value
   to 10
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 50 - plb_bus (plb_v34) tool is overriding PARAMETER C_DCR_DWIDTH value
   to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\modified_plb_ddr
   _controller_v1_00_c\data\modified_plb_ddr_controller_v2_1_0.mpd line 53 -
   plb_ddr_controller_i (modified_plb_ddr_controller) tool is overriding
   PARAMETER C_PLB_NUM_MASTERS value to 3
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\modified_plb_ddr
   _controller_v1_00_c\data\modified_plb_ddr_controller_v2_1_0.mpd line 54 -
   plb_ddr_controller_i (modified_plb_ddr_controller) tool is overriding
   PARAMETER C_PLB_MID_WIDTH value to 2
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\modified_plb_ddr
   _controller_v1_00_c\data\modified_plb_ddr_controller_v2_1_0.mpd line 55 -
   plb_ddr_controller_i (modified_plb_ddr_controller) tool is overriding
   PARAMETER C_PLB_AWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\modified_plb_ddr
   _controller_v1_00_c\data\modified_plb_ddr_controller_v2_1_0.mpd line 56 -
   plb_ddr_controller_i (modified_plb_ddr_controller) tool is overriding
   PARAMETER C_PLB_DWIDTH value to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\data\plb_bram
   _if_cntlr_v2_1_0.mpd line 42 - plb_bram_if_cntlr_i (plb_bram_if_cntlr) tool
   is overriding PARAMETER c_num_masters value to 3
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\data\plb_bram
   _if_cntlr_v2_1_0.mpd line 46 - plb_bram_if_cntlr_i (plb_bram_if_cntlr) tool
   is overriding PARAMETER c_plb_dwidth value to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\data\plb_bram
   _if_cntlr_v2_1_0.mpd line 47 - plb_bram_if_cntlr_i (plb_bram_if_cntlr) tool
   is overriding PARAMETER c_plb_awidth value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\data\plb_bram
   _if_cntlr_v2_1_0.mpd line 49 - plb_bram_if_cntlr_i (plb_bram_if_cntlr) tool
   is overriding PARAMETER c_plb_mid_width value to 2


INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 38 - bram (bram_block) tool is overriding PARAMETER C_PORT_DWIDTH
   value to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 39 - bram (bram_block) tool is overriding PARAMETER C_PORT_AWIDTH
   value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 40 - bram (bram_block) tool is overriding PARAMETER C_NUM_WE
   value to 8
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 48 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_PLB_AWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 49 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_PLB_DWIDTH value to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 50 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_PLB_NUM_MASTERS value to 3
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 51 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_PLB_MID_WIDTH value to 2
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 52 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 53 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 56 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_DCR_AWIDTH value to 10
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 57 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_DCR_DWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 36 - opb_bus (opb_v20) tool is overriding PARAMETER C_OPB_AWIDTH value
   to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 37 - opb_bus (opb_v20) tool is overriding PARAMETER C_OPB_DWIDTH value
   to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 38 - opb_bus (opb_v20) tool is overriding PARAMETER C_NUM_MASTERS value
   to 2
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 39 - opb_bus (opb_v20) tool is overriding PARAMETER C_NUM_SLAVES value
   to 7
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 42 - opb_intc_i (opb_intc) tool is overriding PARAMETER C_OPB_AWIDTH
   value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 43 - opb_intc_i (opb_intc) tool is overriding PARAMETER C_OPB_DWIDTH
   value to 32
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core_v2_1_0.tc
l ...
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 46 - opb_intc_i (opb_intc) tcl is overriding PARAMETER
   C_NUM_INTR_INPUTS value to 21
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core_v2_1_0.tc
l ...
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 47 - opb_intc_i (opb_intc) tcl is overriding PARAMETER C_KIND_OF_INTR
   value to 0b00000000000000000000000001000000
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core_v2_1_0.tc
l ...


INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 48 - opb_intc_i (opb_intc) tcl is overriding PARAMETER C_KIND_OF_EDGE
   value to 0b00000000000000000000000001000000
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core_v2_1_0.tc
l ...
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 49 - opb_intc_i (opb_intc) tcl is overriding PARAMETER C_KIND_OF_LVL
   value to 0b00000000000000000000000000000001
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_uartlite_v1_00_b\data\opb_uartlite_
   v2_1_0.mpd line 37 - RS232_1 (opb_uartlite) tool is overriding PARAMETER
   C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_uartlite_v1_00_b\data\opb_uartlite_
   v2_1_0.mpd line 38 - RS232_1 (opb_uartlite) tool is overriding PARAMETER
   C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\opbslave_ext_bri
   dge_v3_10_a\data\opbslave_ext_bridge_v2_1_0.mpd line 20 -
   opbslave_ext_bridge_i (opbslave_ext_bridge) tool is overriding PARAMETER
   C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\opbslave_ext_bri
   dge_v3_10_a\data\opbslave_ext_bridge_v2_1_0.mpd line 21 -
   opbslave_ext_bridge_i (opbslave_ext_bridge) tool is overriding PARAMETER
   C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\plb_psb_bridge_v
   1_00_a\data\plb_psb_bridge_v2_1_0.mpd line 87 - plb_psb_bridge_i
   (plb_psb_bridge) tool is overriding PARAMETER C_PLB_NUM_MASTERS value to 3
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\plb_psb_bridge_v
   1_00_a\data\plb_psb_bridge_v2_1_0.mpd line 88 - plb_psb_bridge_i
   (plb_psb_bridge) tool is overriding PARAMETER C_PLB_MID_WIDTH value to 2
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\plb_psb_bridge_v
   1_00_a\data\plb_psb_bridge_v2_1_0.mpd line 93 - plb_psb_bridge_i
   (plb_psb_bridge) tool is overriding PARAMETER C_PLB_AWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\plb_psb_bridge_v
   1_00_a\data\plb_psb_bridge_v2_1_0.mpd line 94 - plb_psb_bridge_i
   (plb_psb_bridge) tool is overriding PARAMETER C_PLB_DWIDTH value to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\dcr_v29_v1_00_a\data\dcr_v29_v2_1_0.mpd
   line 38 - dcr_bus (dcr_v29) tool is overriding PARAMETER C_DCR_NUM_SLAVES
   value to 2
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\dcr_v29_v1_00_a\data\dcr_v29_v2_1_0.mpd
   line 39 - dcr_bus (dcr_v29) tool is overriding PARAMETER C_DCR_AWIDTH value
   to 10
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\dcr_v29_v1_00_a\data\dcr_v29_v2_1_0.mpd
   line 40 - dcr_bus (dcr_v29) tool is overriding PARAMETER C_DCR_DWIDTH value
   to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\ms_rst_4regs_v1_
   00_a\data\ms_rst_4regs_v2_1_0.mpd line 31 - ms_rst_4regs_0 (ms_rst_4regs)
   tool is overriding PARAMETER C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\ms_rst_4regs_v1_
   00_a\data\ms_rst_4regs_v2_1_0.mpd line 32 - ms_rst_4regs_0 (ms_rst_4regs)
   tool is overriding PARAMETER C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\opb_slave1_v1_00
   _a\data\opb_slave1_v2_1_0.mpd line 31 - opb_slave1_0 (opb_slave1) tool is
   overriding PARAMETER C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\opb_slave1_v1_00
   _a\data\opb_slave1_v2_1_0.mpd line 32 - opb_slave1_0 (opb_slave1) tool is
   overriding PARAMETER C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_emc_v2_00_a\data\plb_emc_v2_1_0.mpd
   line 38 - plb_emc_0 (plb_emc) tool is overriding PARAMETER C_NUM_MASTERS
   value to 3
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_emc_v2_00_a\data\plb_emc_v2_1_0.mpd
   line 92 - plb_emc_0 (plb_emc) tool is overriding PARAMETER C_PLB_DWIDTH value
   to 64


INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_emc_v2_00_a\data\plb_emc_v2_1_0.mpd
   line 93 - plb_emc_0 (plb_emc) tool is overriding PARAMETER C_PLB_AWIDTH value
   to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_emc_v2_00_a\data\plb_emc_v2_1_0.mpd
   line 96 - plb_emc_0 (plb_emc) tool is overriding PARAMETER C_PLB_MID_WIDTH
   value to 2
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpio_v2_1_0.m
   pd line 38 - opb_gpio_0 (opb_gpio) tool is overriding PARAMETER C_OPB_AWIDTH
   value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpio_v2_1_0.m
   pd line 39 - opb_gpio_0 (opb_gpio) tool is overriding PARAMETER C_OPB_DWIDTH
   value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_timer_v1_00_b\data\opb_timer_v2_1_0
   .mpd line 41 - opb_timer_0 (opb_timer) tool is overriding PARAMETER
   C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_timer_v1_00_b\data\opb_timer_v2_1_0
   .mpd line 42 - opb_timer_0 (opb_timer) tool is overriding PARAMETER
   C_OPB_DWIDTH value to 32

Running system level Update ...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core_v2_1_0.tc
l ...

Check platform configuration ...
INFO:MDT - IPNAME:modified_plb_ddr_controller INSTANCE:plb_ddr_controller_i -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs line 143 -
   An example UCF for this core is available and must be modified for use in the
   system. Please refer to the EDK Getting Started guide for the location of
   this file.
IPNAME:plb_v34 INSTANCE:plb_bus -
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs line 129 - 3
master(s) : 5 slave(s)
IPNAME:opb_v20 INSTANCE:opb_bus -
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs line 205 - 2
master(s) : 7 slave(s)
IPNAME:dcr_v29 INSTANCE:dcr_bus -
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs line 338 - 1
master(s) : 2 slave(s)

Check port drivers...



Performing Clock DRCs...

WARNING:MDT - No Top-level Input clock for the design. 


INFO:MDT - The following PARAMETERs of os uCOS-II are ignored as their category
   selection PARAMETER uC-Probe is set to "false" in MSS 
WARNING:MDT - C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mss
   line 20 - Ignoring PARAMETER uC-Probe  ...
WARNING:MDT - C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mss
   line 53 - PARAMETER use_dcr is deprecated !. The parameter USE_DCR for the
   intc driver has been deprecated.  Any reference to this parameter in the MSS
   file will be ignored..
   To avoid seeing this Warning again, please remove PARAMETER use_dcr.
INFO:MDT - List of peripherals addressable from processor instance ppc405_i : 
  - plb_bus
  - plb2opb_bridge_i
  - plb_ddr_controller_i
WARNING:MDT - C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs
   line 143 - No Driver Found for instance plb_ddr_controller_i. To avoid seeing
   this warning, assign the appropriate driver or driver "generic 1.00.a " to
   instance plb_ddr_controller_i

  - plb_bram_if_cntlr_i
WARNING:MDT - C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs
   line 169 - No Driver Found for instance plb_bram_if_cntlr_i. To avoid seeing
   this warning, assign the appropriate driver or driver "generic 1.00.a " to
   instance plb_bram_if_cntlr_i

  - opb_bus
  - opb_gpio_0
  - opb_intc_i
  - RS232_1
  - ms_rst_4regs_0
  - opb_slave1_0
  - opb_timer_0
  - plb_psb_bridge_i
WARNING:MDT - C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs
   line 306 - No Driver Found for instance plb_psb_bridge_i. To avoid seeing
   this warning, assign the appropriate driver or driver "generic 1.00.a " to
   instance plb_psb_bridge_i

  - plb_emc_0
INFO:MDT - List of peripherals addressable from processor instance
   ppc405_ppcjtag_chain : 

Building Directory Structure for ppc405_i



Generating platform libraries and device drivers ...

Running CopyFiles ...

Copying files for os uCOS-II_v2_86_a from
C:\edk_user_repository\Micrium\bsp\uCOS-II_v2_86_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\uCOS-II_v2
_86_a\ ...



Copying files for driver plbarb_v1_01_a from
C:\EDK\sw\XilinxProcessorIPLib\drivers\plbarb_v1_01_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\plbarb_v1_
01_a\ ...



Copying files for driver plb2opb_v1_00_a from
C:\EDK\sw\XilinxProcessorIPLib\drivers\plb2opb_v1_00_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\plb2opb_v1
_00_a\ ...



Copying files for driver opbarb_v1_02_a from
C:\EDK\sw\XilinxProcessorIPLib\drivers\opbarb_v1_02_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\opbarb_v1_
02_a\ ...



Copying files for driver gpio_v2_01_a from
C:\EDK\sw\XilinxProcessorIPLib\drivers\gpio_v2_01_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\gpio_v2_01
_a\ ...



Copying files for driver intc_v1_00_c from
C:\EDK\sw\XilinxProcessorIPLib\drivers\intc_v1_00_c\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\intc_v1_00
_c\ ...



Copying files for driver uartlite_v1_01_a from
C:\EDK\sw\XilinxProcessorIPLib\drivers\uartlite_v1_01_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\uartlite_v
1_01_a\ ...



Copying files for driver ms_rst_4regs_v1_00_a from
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\drivers\ms_rst_4regs_v1_00
_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\ms_rst_4re
gs_v1_00_a\ ...



Copying files for driver opb_slave1_v1_00_a from
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\drivers\opb_slave1_v1_00_a
\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\opb_slave1
_v1_00_a\ ...



Copying files for driver tmrctr_v1_00_b from
C:\EDK\sw\XilinxProcessorIPLib\drivers\tmrctr_v1_00_b\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\tmrctr_v1_
00_b\ ...



Copying files for driver cpu_ppc405_v1_00_a from
C:\EDK\sw\XilinxProcessorIPLib\drivers\cpu_ppc405_v1_00_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\cpu_ppc405
_v1_00_a\ ...



Running DRCs for OSes, Drivers and Libraries ... 
uC/OS-II DRC ...

Running generate for OS'es, Drivers and Libraries ... 



Running post_generate for OS'es, Drivers and Libraries ... 



Running make for Drivers and Libraries ... 

Configuring make for target include using:

make -s include "COMPILER=powerpc-eabi-gcc" "ARCHIVER=powerpc-eabi-ar"
"COMPILER_FLAGS= -O2 -c" "EXTRA_COMPILER_FLAGS=-g" 



Configuring make for target libs using:

make -s libs "COMPILER=powerpc-eabi-gcc" "ARCHIVER=powerpc-eabi-ar"
"COMPILER_FLAGS= -O2 -c" "EXTRA_COMPILER_FLAGS=-g" 
Compiling common


powerpc-eabi-ar: creating ../../../lib/libxil.a


Compiling ipif


Compiling bsp


Compiling plb_arbiter


Compiling plb_to_opb


Compiling opbarb


Compiling gpio


Compiling intc


Compiling uartlite


Compiling ms_rst_4regs


Compiling opb_slave1


Compiling tmrctr


Compiling cpu_ppc405



Libraries generated in
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\lib\ directory

Running execs_generate for OS'es, Drivers and Libraries ... 

Building Directory Structure for ppc405_ppcjtag_chain



Generating platform libraries and device drivers ...

Running CopyFiles ...



Copying files for os standalone_v1_00_a from
C:\EDK\sw\lib\bsp\standalone_v1_00_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_ppcjtag_chain\libsr
c\standalone_v1_00_a\ ...



Copying files for driver cpu_ppc405_v1_00_a from
C:\EDK\sw\XilinxProcessorIPLib\drivers\cpu_ppc405_v1_00_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_ppcjtag_chain\libsr
c\cpu_ppc405_v1_00_a\ ...



Running DRCs for OSes, Drivers and Libraries ... 

Running generate for OS'es, Drivers and Libraries ... 

Running post_generate for OS'es, Drivers and Libraries ... 

Running make for Drivers and Libraries ... 

Configuring make for target include using:

make -s include "COMPILER=powerpc-eabi-gcc" "ARCHIVER=powerpc-eabi-ar"
"COMPILER_FLAGS= -O2 -c" "EXTRA_COMPILER_FLAGS=-g" 



Configuring make for target libs using:

make -s libs "COMPILER=powerpc-eabi-gcc" "ARCHIVER=powerpc-eabi-ar"
"COMPILER_FLAGS= -O2 -c" "EXTRA_COMPILER_FLAGS=-g" 
Compiling common


powerpc-eabi-ar: creating ../../../lib/libxil.a


Compiling bsp


Compiling cpu_ppc405



Libraries generated in
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_ppcjtag_chain\lib\
directory

Running execs_generate for OS'es, Drivers and Libraries ... 

LibGen Done. 




Done!

At Local date and time: Tue May 12 16:54:40 2009
 xbash -q -c "cd /cygdrive/c/Baseline_9_Working_Folder/k-rtos-base-profile-task/; /usr/bin/make -f system.make program; exit;" started...

/usr/bin/bash: igncr: unknown option name


powerpc-eabi-gcc -O2 C:/Micrium/SOFTWARE/EvalBoards/Amirix/AP1000/GNU/EX1_OS/app.c  -o EX1_OS/executable.elf \
      -g    -I./ppc405_i/include/  -L./ppc405_i/lib/  \
  


powerpc-eabi-size EX1_OS/executable.elf 
   text	   data	    bss	    dec	    hex	filename
  29238	    508	  12000	  41746	   a312	EX1_OS/executable.elf





Done!

At Local date and time: Tue May 12 16:54:53 2009
 xbash -q -c "cd /cygdrive/c/Baseline_9_Working_Folder/k-rtos-base-profile-task/; /usr/bin/make -f system.make init_bram; exit;" started...

*********************************************
Initializing BRAM contents of the bitstream
*********************************************
bitinit system.mhs  -pe ppc405_i EX1_OS/executable.elf  \
-bt implementation/system.bit -o implementation/download.bit


/usr/bin/bash: igncr: unknown option name



bitinit version Xilinx EDK 9.1.02 Build EDK_J_SP2.4
Copyright (c) Xilinx Inc. 2002.

Parsing MHS File system.mhs...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/ppc405_v2_00_c/data/ppc405_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_v34_v1_02_a/data/plb_v34_v2_1_0.tcl
...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_bram_if_cntlr_v1_00_b/data/plb_bram_if
_cntlr_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb2opb_bridge_v1_01_a/data/plb2opb_bridge
_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/opb_intc_v1_00_c/data/opb_intc_v2_1_0.tcl
...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/jtagppc_cntlr_v2_00_a/data/jtagppc_cntlr_v
2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_emc_v2_00_a/data/plb_emc_v2_1_0.tcl
...

Overriding IP level properties ...
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\modified_plb_ddr
   _controller_v1_00_c\data\modified_plb_ddr_controller_v2_1_0.mpd line 50 -
   plb_ddr_controller_i (modified_plb_ddr_controller) tool is overriding
   PARAMETER C_FAMILY value to 
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 41 - bram (bram_block) tool is overriding PARAMETER C_FAMILY
   value to 
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 38 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_FAMILY value to 
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 38 - opb_intc_i (opb_intc) tool is overriding PARAMETER C_FAMILY
   value to 
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\plb_psb_bridge_v
   1_00_a\data\plb_psb_bridge_v2_1_0.mpd line 97 - plb_psb_bridge_i
   (plb_psb_bridge) tool is overriding PARAMETER C_FAMILY value to 
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\ppc405_v2_00_c\data\ppc405_v2_1_0.mpd
   line 45 - ppc405_ppcjtag_chain (ppc405) tcl is overriding PARAMETER
   C_ISOCM_DCR_HIGHADDR value to 0b0000010011
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\ppc405_v2_00_c\data\ppc405_v2_1_0.mpd
   line 47 - ppc405_ppcjtag_chain (ppc405) tcl is overriding PARAMETER
   C_DSOCM_DCR_HIGHADDR value to 0b0000100011
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\jtagppc_cntlr_v2_00_a\data\jtagppc_cntl
   r_v2_1_0.mpd line 35 - jtagppc_0 (jtagppc_cntlr) tool is overriding PARAMETER
   C_DEVICE value to 
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\ms_rst_4regs_v1_
   00_a\data\ms_rst_4regs_v2_1_0.mpd line 34 - ms_rst_4regs_0 (ms_rst_4regs)
   tool is overriding PARAMETER C_FAMILY value to 
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\opb_slave1_v1_00
   _a\data\opb_slave1_v2_1_0.mpd line 34 - opb_slave1_0 (opb_slave1) tool is
   overriding PARAMETER C_FAMILY value to 
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpio_v2_1_0.m
   pd line 40 - opb_gpio_0 (opb_gpio) tool is overriding PARAMETER C_FAMILY
   value to 
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_timer_v1_00_b\data\opb_timer_v2_1_0
   .mpd line 34 - opb_timer_0 (opb_timer) tool is overriding PARAMETER C_FAMILY
   value to 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/bram_if_cntlr_v1_00_b/data/bram_if_cntlr_v
2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/emc_common_v2_00_a/data/emc_common_v2_1_0.
tcl ...


Address Map for Processor ppc405_i
  (0b0000000000-0b0011111111) plb_bus	dcr_bus
  (0b0100000000-0b0111111111) plb2opb_bridge_i	dcr_bus
  (0b1000010000-0b1000010011) ppc405_i	
  (0b1000100000-0b1000100011) ppc405_i	
  (0000000000-0x1fffffff) plb_ddr_controller_i	plb_bus
  (0x29000000-0x29ffffff) opb_gpio_0	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4c000000-0x4c00ffff) RS232_1	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4d000000-0x4dffffff) opb_intc_i	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4f000000-0x4f00ffff) ms_rst_4regs_0	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4ff00000-0x4ff03fff) opb_slave1_0	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4fff0000-0x4fffffff) opb_timer_0	plb_bus->plb2opb_bridge_i->opb_bus
  (0x50000000-0x50ffffff) plb_emc_0	plb_bus
  (0xffff0000-0xffffffff) plb_bram_if_cntlr_i	plb_bus
Address Map for Processor ppc405_ppcjtag_chain
  (0b0000010000-0b0000010011) ppc405_ppcjtag_chain	
  (0b0000100000-0b0000100011) ppc405_ppcjtag_chain	

Initializing Memory...
Checking ELFs associated with PPC405 instance ppc405_i for overlap...


Analyzing file EX1_OS/executable.elf...
Running Data2Mem with the following command:
data2mem -bm "implementation/system_bd" -bt "implementation/system.bit"  -bd
"EX1_OS/executable.elf" tag ppc405_i  -o b implementation/download.bit 


Memory Initialization completed successfully.





Done!

At Local date and time: Tue May 12 17:03:57 2009
 xbash -q -c "cd /cygdrive/c/Baseline_9_Working_Folder/k-rtos-base-profile-task/; /usr/bin/make -f system.make swclean; exit;" started...

rm -rf ppc405_i/lib/
rm -rf ppc405_ppcjtag_chain/lib/
rm -f libgen.log
rm -f EX1_OS/executable.elf 



/usr/bin/bash: igncr: unknown option name




Done!

At Local date and time: Tue May 12 17:04:04 2009
 xbash -q -c "cd /cygdrive/c/Baseline_9_Working_Folder/k-rtos-base-profile-task/; /usr/bin/make -f system.make libs; exit;" started...

/usr/bin/bash: igncr: unknown option name


*********************************************
Creating software libraries...
*********************************************
libgen -mhs system.mhs -p xc2vp100ff1704-6  system.mss


libgen
Xilinx EDK 9.1.02 Build EDK_J_SP2.4
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.

Command Line: libgen -mhs system.mhs -p xc2vp100ff1704-6 system.mss 



Output Directory (-od)		: C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\
Part (-p)			: virtex2p

Software Specification file	: system.mss


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/ppc405_v2_00_c/data/ppc405_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_v34_v1_02_a/data/plb_v34_v2_1_0.tcl
...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_bram_if_cntlr_v1_00_b/data/plb_bram_if
_cntlr_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb2opb_bridge_v1_01_a/data/plb2opb_bridge
_v2_1_0.tcl ...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/opb_intc_v1_00_c/data/opb_intc_v2_1_0.tcl
...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/jtagppc_cntlr_v2_00_a/data/jtagppc_cntlr_v
2_1_0.tcl ...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_emc_v2_00_a/data/plb_emc_v2_1_0.tcl
...

Overriding IP level properties ...
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\modified_plb_ddr
   _controller_v1_00_c\data\modified_plb_ddr_controller_v2_1_0.mpd line 50 -
   plb_ddr_controller_i (modified_plb_ddr_controller) tool is overriding
   PARAMETER C_FAMILY value to virtex2p
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 41 - bram (bram_block) tool is overriding PARAMETER C_FAMILY
   value to virtex2p
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 38 - opb_intc_i (opb_intc) tool is overriding PARAMETER C_FAMILY
   value to virtex2p


INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\ppc405_v2_00_c\data\ppc405_v2_1_0.mpd
   line 45 - ppc405_ppcjtag_chain (ppc405) tcl is overriding PARAMETER
   C_ISOCM_DCR_HIGHADDR value to 0b0000010011
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\ppc405_v2_00_c\data\ppc405_v2_1_0.mpd
   line 47 - ppc405_ppcjtag_chain (ppc405) tcl is overriding PARAMETER
   C_DSOCM_DCR_HIGHADDR value to 0b0000100011
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\jtagppc_cntlr_v2_00_a\data\jtagppc_cntl
   r_v2_1_0.mpd line 35 - jtagppc_0 (jtagppc_cntlr) tool is overriding PARAMETER
   C_DEVICE value to 2vp100
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpio_v2_1_0.m
   pd line 40 - opb_gpio_0 (opb_gpio) tool is overriding PARAMETER C_FAMILY
   value to virtex2p
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_timer_v1_00_b\data\opb_timer_v2_1_0
   .mpd line 34 - opb_timer_0 (opb_timer) tool is overriding PARAMETER C_FAMILY
   value to virtex2p

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/bram_if_cntlr_v1_00_b/data/bram_if_cntlr_v
2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/emc_common_v2_00_a/data/emc_common_v2_1_0.
tcl ...


Address Map for Processor ppc405_i
  (0b0000000000-0b0011111111) plb_bus	dcr_bus
  (0b0100000000-0b0111111111) plb2opb_bridge_i	dcr_bus
  (0b1000010000-0b1000010011) ppc405_i	
  (0b1000100000-0b1000100011) ppc405_i	
  (0000000000-0x1fffffff) plb_ddr_controller_i	plb_bus
  (0x29000000-0x29ffffff) opb_gpio_0	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4c000000-0x4c00ffff) RS232_1	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4d000000-0x4dffffff) opb_intc_i	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4f000000-0x4f00ffff) ms_rst_4regs_0	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4ff00000-0x4ff03fff) opb_slave1_0	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4fff0000-0x4fffffff) opb_timer_0	plb_bus->plb2opb_bridge_i->opb_bus
  (0x50000000-0x50ffffff) plb_emc_0	plb_bus
  (0xffff0000-0xffffffff) plb_bram_if_cntlr_i	plb_bus
Address Map for Processor ppc405_ppcjtag_chain
  (0b0000010000-0b0000010011) ppc405_ppcjtag_chain	
  (0b0000100000-0b0000100011) ppc405_ppcjtag_chain	

Check platform address map ...

Overriding system level properties ...
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 41 - plb_bus (plb_v34) tool is overriding PARAMETER C_PLB_NUM_MASTERS
   value to 3
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 43 - plb_bus (plb_v34) tool is overriding PARAMETER C_PLB_MID_WIDTH
   value to 2
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 44 - plb_bus (plb_v34) tool is overriding PARAMETER C_PLB_AWIDTH value
   to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 45 - plb_bus (plb_v34) tool is overriding PARAMETER C_PLB_DWIDTH value
   to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 49 - plb_bus (plb_v34) tool is overriding PARAMETER C_DCR_AWIDTH value
   to 10
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 50 - plb_bus (plb_v34) tool is overriding PARAMETER C_DCR_DWIDTH value
   to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\modified_plb_ddr
   _controller_v1_00_c\data\modified_plb_ddr_controller_v2_1_0.mpd line 53 -
   plb_ddr_controller_i (modified_plb_ddr_controller) tool is overriding
   PARAMETER C_PLB_NUM_MASTERS value to 3
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\modified_plb_ddr
   _controller_v1_00_c\data\modified_plb_ddr_controller_v2_1_0.mpd line 54 -
   plb_ddr_controller_i (modified_plb_ddr_controller) tool is overriding
   PARAMETER C_PLB_MID_WIDTH value to 2
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\modified_plb_ddr
   _controller_v1_00_c\data\modified_plb_ddr_controller_v2_1_0.mpd line 55 -
   plb_ddr_controller_i (modified_plb_ddr_controller) tool is overriding
   PARAMETER C_PLB_AWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\modified_plb_ddr
   _controller_v1_00_c\data\modified_plb_ddr_controller_v2_1_0.mpd line 56 -
   plb_ddr_controller_i (modified_plb_ddr_controller) tool is overriding
   PARAMETER C_PLB_DWIDTH value to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\data\plb_bram
   _if_cntlr_v2_1_0.mpd line 42 - plb_bram_if_cntlr_i (plb_bram_if_cntlr) tool
   is overriding PARAMETER c_num_masters value to 3
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\data\plb_bram
   _if_cntlr_v2_1_0.mpd line 46 - plb_bram_if_cntlr_i (plb_bram_if_cntlr) tool
   is overriding PARAMETER c_plb_dwidth value to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\data\plb_bram
   _if_cntlr_v2_1_0.mpd line 47 - plb_bram_if_cntlr_i (plb_bram_if_cntlr) tool
   is overriding PARAMETER c_plb_awidth value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\data\plb_bram
   _if_cntlr_v2_1_0.mpd line 49 - plb_bram_if_cntlr_i (plb_bram_if_cntlr) tool
   is overriding PARAMETER c_plb_mid_width value to 2


INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 38 - bram (bram_block) tool is overriding PARAMETER C_PORT_DWIDTH
   value to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 39 - bram (bram_block) tool is overriding PARAMETER C_PORT_AWIDTH
   value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 40 - bram (bram_block) tool is overriding PARAMETER C_NUM_WE
   value to 8
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 48 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_PLB_AWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 49 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_PLB_DWIDTH value to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 50 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_PLB_NUM_MASTERS value to 3
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 51 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_PLB_MID_WIDTH value to 2
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 52 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 53 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 56 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_DCR_AWIDTH value to 10
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 57 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_DCR_DWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 36 - opb_bus (opb_v20) tool is overriding PARAMETER C_OPB_AWIDTH value
   to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 37 - opb_bus (opb_v20) tool is overriding PARAMETER C_OPB_DWIDTH value
   to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 38 - opb_bus (opb_v20) tool is overriding PARAMETER C_NUM_MASTERS value
   to 2
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 39 - opb_bus (opb_v20) tool is overriding PARAMETER C_NUM_SLAVES value
   to 7
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 42 - opb_intc_i (opb_intc) tool is overriding PARAMETER C_OPB_AWIDTH
   value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 43 - opb_intc_i (opb_intc) tool is overriding PARAMETER C_OPB_DWIDTH
   value to 32
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core_v2_1_0.tc
l ...
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 46 - opb_intc_i (opb_intc) tcl is overriding PARAMETER
   C_NUM_INTR_INPUTS value to 21
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core_v2_1_0.tc
l ...
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 47 - opb_intc_i (opb_intc) tcl is overriding PARAMETER C_KIND_OF_INTR
   value to 0b00000000000000000000000001000000
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core_v2_1_0.tc
l ...


INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 48 - opb_intc_i (opb_intc) tcl is overriding PARAMETER C_KIND_OF_EDGE
   value to 0b00000000000000000000000001000000
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core_v2_1_0.tc
l ...
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 49 - opb_intc_i (opb_intc) tcl is overriding PARAMETER C_KIND_OF_LVL
   value to 0b00000000000000000000000000000001
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_uartlite_v1_00_b\data\opb_uartlite_
   v2_1_0.mpd line 37 - RS232_1 (opb_uartlite) tool is overriding PARAMETER
   C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_uartlite_v1_00_b\data\opb_uartlite_
   v2_1_0.mpd line 38 - RS232_1 (opb_uartlite) tool is overriding PARAMETER
   C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\opbslave_ext_bri
   dge_v3_10_a\data\opbslave_ext_bridge_v2_1_0.mpd line 20 -
   opbslave_ext_bridge_i (opbslave_ext_bridge) tool is overriding PARAMETER
   C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\opbslave_ext_bri
   dge_v3_10_a\data\opbslave_ext_bridge_v2_1_0.mpd line 21 -
   opbslave_ext_bridge_i (opbslave_ext_bridge) tool is overriding PARAMETER
   C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\plb_psb_bridge_v
   1_00_a\data\plb_psb_bridge_v2_1_0.mpd line 87 - plb_psb_bridge_i
   (plb_psb_bridge) tool is overriding PARAMETER C_PLB_NUM_MASTERS value to 3
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\plb_psb_bridge_v
   1_00_a\data\plb_psb_bridge_v2_1_0.mpd line 88 - plb_psb_bridge_i
   (plb_psb_bridge) tool is overriding PARAMETER C_PLB_MID_WIDTH value to 2
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\plb_psb_bridge_v
   1_00_a\data\plb_psb_bridge_v2_1_0.mpd line 93 - plb_psb_bridge_i
   (plb_psb_bridge) tool is overriding PARAMETER C_PLB_AWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\plb_psb_bridge_v
   1_00_a\data\plb_psb_bridge_v2_1_0.mpd line 94 - plb_psb_bridge_i
   (plb_psb_bridge) tool is overriding PARAMETER C_PLB_DWIDTH value to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\dcr_v29_v1_00_a\data\dcr_v29_v2_1_0.mpd
   line 38 - dcr_bus (dcr_v29) tool is overriding PARAMETER C_DCR_NUM_SLAVES
   value to 2
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\dcr_v29_v1_00_a\data\dcr_v29_v2_1_0.mpd
   line 39 - dcr_bus (dcr_v29) tool is overriding PARAMETER C_DCR_AWIDTH value
   to 10
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\dcr_v29_v1_00_a\data\dcr_v29_v2_1_0.mpd
   line 40 - dcr_bus (dcr_v29) tool is overriding PARAMETER C_DCR_DWIDTH value
   to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\ms_rst_4regs_v1_
   00_a\data\ms_rst_4regs_v2_1_0.mpd line 31 - ms_rst_4regs_0 (ms_rst_4regs)
   tool is overriding PARAMETER C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\ms_rst_4regs_v1_
   00_a\data\ms_rst_4regs_v2_1_0.mpd line 32 - ms_rst_4regs_0 (ms_rst_4regs)
   tool is overriding PARAMETER C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\opb_slave1_v1_00
   _a\data\opb_slave1_v2_1_0.mpd line 31 - opb_slave1_0 (opb_slave1) tool is
   overriding PARAMETER C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\opb_slave1_v1_00
   _a\data\opb_slave1_v2_1_0.mpd line 32 - opb_slave1_0 (opb_slave1) tool is
   overriding PARAMETER C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_emc_v2_00_a\data\plb_emc_v2_1_0.mpd
   line 38 - plb_emc_0 (plb_emc) tool is overriding PARAMETER C_NUM_MASTERS
   value to 3
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_emc_v2_00_a\data\plb_emc_v2_1_0.mpd
   line 92 - plb_emc_0 (plb_emc) tool is overriding PARAMETER C_PLB_DWIDTH value
   to 64


INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_emc_v2_00_a\data\plb_emc_v2_1_0.mpd
   line 93 - plb_emc_0 (plb_emc) tool is overriding PARAMETER C_PLB_AWIDTH value
   to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_emc_v2_00_a\data\plb_emc_v2_1_0.mpd
   line 96 - plb_emc_0 (plb_emc) tool is overriding PARAMETER C_PLB_MID_WIDTH
   value to 2
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpio_v2_1_0.m
   pd line 38 - opb_gpio_0 (opb_gpio) tool is overriding PARAMETER C_OPB_AWIDTH
   value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpio_v2_1_0.m
   pd line 39 - opb_gpio_0 (opb_gpio) tool is overriding PARAMETER C_OPB_DWIDTH
   value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_timer_v1_00_b\data\opb_timer_v2_1_0
   .mpd line 41 - opb_timer_0 (opb_timer) tool is overriding PARAMETER
   C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_timer_v1_00_b\data\opb_timer_v2_1_0
   .mpd line 42 - opb_timer_0 (opb_timer) tool is overriding PARAMETER
   C_OPB_DWIDTH value to 32

Running system level Update ...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core_v2_1_0.tc
l ...

Check platform configuration ...
INFO:MDT - IPNAME:modified_plb_ddr_controller INSTANCE:plb_ddr_controller_i -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs line 143 -
   An example UCF for this core is available and must be modified for use in the
   system. Please refer to the EDK Getting Started guide for the location of
   this file.
IPNAME:plb_v34 INSTANCE:plb_bus -
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs line 129 - 3
master(s) : 5 slave(s)
IPNAME:opb_v20 INSTANCE:opb_bus -
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs line 205 - 2
master(s) : 7 slave(s)
IPNAME:dcr_v29 INSTANCE:dcr_bus -
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs line 338 - 1
master(s) : 2 slave(s)

Check port drivers...



Performing Clock DRCs...

WARNING:MDT - No Top-level Input clock for the design. 


INFO:MDT - The following PARAMETERs of os uCOS-II are ignored as their category
   selection PARAMETER uC-Probe is set to "false" in MSS 
WARNING:MDT - C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mss
   line 20 - Ignoring PARAMETER uC-Probe  ...
WARNING:MDT - C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mss
   line 53 - PARAMETER use_dcr is deprecated !. The parameter USE_DCR for the
   intc driver has been deprecated.  Any reference to this parameter in the MSS
   file will be ignored..
   To avoid seeing this Warning again, please remove PARAMETER use_dcr.
INFO:MDT - List of peripherals addressable from processor instance ppc405_i : 
  - plb_bus
  - plb2opb_bridge_i
  - plb_ddr_controller_i
WARNING:MDT - C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs
   line 143 - No Driver Found for instance plb_ddr_controller_i. To avoid seeing
   this warning, assign the appropriate driver or driver "generic 1.00.a " to
   instance plb_ddr_controller_i

  - plb_bram_if_cntlr_i
WARNING:MDT - C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs
   line 169 - No Driver Found for instance plb_bram_if_cntlr_i. To avoid seeing
   this warning, assign the appropriate driver or driver "generic 1.00.a " to
   instance plb_bram_if_cntlr_i

  - opb_bus
  - opb_gpio_0
  - opb_intc_i
  - RS232_1
  - ms_rst_4regs_0
  - opb_slave1_0
  - opb_timer_0
  - plb_psb_bridge_i
WARNING:MDT - C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs
   line 306 - No Driver Found for instance plb_psb_bridge_i. To avoid seeing
   this warning, assign the appropriate driver or driver "generic 1.00.a " to
   instance plb_psb_bridge_i

  - plb_emc_0
INFO:MDT - List of peripherals addressable from processor instance
   ppc405_ppcjtag_chain : 

Building Directory Structure for ppc405_i



Generating platform libraries and device drivers ...

Running CopyFiles ...

Copying files for os uCOS-II_v2_86_a from
C:\edk_user_repository\Micrium\bsp\uCOS-II_v2_86_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\uCOS-II_v2
_86_a\ ...



Copying files for driver plbarb_v1_01_a from
C:\EDK\sw\XilinxProcessorIPLib\drivers\plbarb_v1_01_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\plbarb_v1_
01_a\ ...



Copying files for driver plb2opb_v1_00_a from
C:\EDK\sw\XilinxProcessorIPLib\drivers\plb2opb_v1_00_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\plb2opb_v1
_00_a\ ...



Copying files for driver opbarb_v1_02_a from
C:\EDK\sw\XilinxProcessorIPLib\drivers\opbarb_v1_02_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\opbarb_v1_
02_a\ ...



Copying files for driver gpio_v2_01_a from
C:\EDK\sw\XilinxProcessorIPLib\drivers\gpio_v2_01_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\gpio_v2_01
_a\ ...



Copying files for driver intc_v1_00_c from
C:\EDK\sw\XilinxProcessorIPLib\drivers\intc_v1_00_c\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\intc_v1_00
_c\ ...



Copying files for driver uartlite_v1_01_a from
C:\EDK\sw\XilinxProcessorIPLib\drivers\uartlite_v1_01_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\uartlite_v
1_01_a\ ...



Copying files for driver ms_rst_4regs_v1_00_a from
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\drivers\ms_rst_4regs_v1_00
_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\ms_rst_4re
gs_v1_00_a\ ...



Copying files for driver opb_slave1_v1_00_a from
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\drivers\opb_slave1_v1_00_a
\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\opb_slave1
_v1_00_a\ ...



Copying files for driver tmrctr_v1_00_b from
C:\EDK\sw\XilinxProcessorIPLib\drivers\tmrctr_v1_00_b\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\tmrctr_v1_
00_b\ ...



Copying files for driver cpu_ppc405_v1_00_a from
C:\EDK\sw\XilinxProcessorIPLib\drivers\cpu_ppc405_v1_00_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\cpu_ppc405
_v1_00_a\ ...



Running DRCs for OSes, Drivers and Libraries ... 
uC/OS-II DRC ...

Running generate for OS'es, Drivers and Libraries ... 



Running post_generate for OS'es, Drivers and Libraries ... 

Running make for Drivers and Libraries ... 

Configuring make for target include using:

make -s include "COMPILER=powerpc-eabi-gcc" "ARCHIVER=powerpc-eabi-ar"
"COMPILER_FLAGS= -O2 -c" "EXTRA_COMPILER_FLAGS=-g" 



Configuring make for target libs using:

make -s libs "COMPILER=powerpc-eabi-gcc" "ARCHIVER=powerpc-eabi-ar"
"COMPILER_FLAGS= -O2 -c" "EXTRA_COMPILER_FLAGS=-g" 
Compiling common


powerpc-eabi-ar: creating ../../../lib/libxil.a


Compiling ipif


Compiling bsp


Compiling plb_arbiter


Compiling plb_to_opb


Compiling opbarb


Compiling gpio


Compiling intc


Compiling uartlite


Compiling ms_rst_4regs


Compiling opb_slave1


Compiling tmrctr


Compiling cpu_ppc405



Libraries generated in
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\lib\ directory

Running execs_generate for OS'es, Drivers and Libraries ... 

Building Directory Structure for ppc405_ppcjtag_chain



Generating platform libraries and device drivers ...

Running CopyFiles ...

Copying files for os standalone_v1_00_a from
C:\EDK\sw\lib\bsp\standalone_v1_00_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_ppcjtag_chain\libsr
c\standalone_v1_00_a\ ...



Copying files for driver cpu_ppc405_v1_00_a from
C:\EDK\sw\XilinxProcessorIPLib\drivers\cpu_ppc405_v1_00_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_ppcjtag_chain\libsr
c\cpu_ppc405_v1_00_a\ ...



Running DRCs for OSes, Drivers and Libraries ... 

Running generate for OS'es, Drivers and Libraries ... 

Running post_generate for OS'es, Drivers and Libraries ... 

Running make for Drivers and Libraries ... 

Configuring make for target include using:

make -s include "COMPILER=powerpc-eabi-gcc" "ARCHIVER=powerpc-eabi-ar"
"COMPILER_FLAGS= -O2 -c" "EXTRA_COMPILER_FLAGS=-g" 



Configuring make for target libs using:

make -s libs "COMPILER=powerpc-eabi-gcc" "ARCHIVER=powerpc-eabi-ar"
"COMPILER_FLAGS= -O2 -c" "EXTRA_COMPILER_FLAGS=-g" 
Compiling common


Compiling bsp


powerpc-eabi-ar: creating ../../../lib/libxil.a


Compiling cpu_ppc405



Libraries generated in
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_ppcjtag_chain\lib\
directory

Running execs_generate for OS'es, Drivers and Libraries ... 

LibGen Done. 




Done!

At Local date and time: Tue May 12 17:05:03 2009
 xbash -q -c "cd /cygdrive/c/Baseline_9_Working_Folder/k-rtos-base-profile-task/; /usr/bin/make -f system.make program; exit;" started...

/usr/bin/bash: igncr: unknown option name


powerpc-eabi-gcc -O2 C:/Micrium/SOFTWARE/EvalBoards/Amirix/AP1000/GNU/EX1_OS/app.c  -o EX1_OS/executable.elf \
      -g    -I./ppc405_i/include/  -L./ppc405_i/lib/  \
  


powerpc-eabi-size EX1_OS/executable.elf 
   text	   data	    bss	    dec	    hex	filename
  29486	    508	  11992	  41986	   a402	EX1_OS/executable.elf





Done!

At Local date and time: Tue May 12 17:05:09 2009
 xbash -q -c "cd /cygdrive/c/Baseline_9_Working_Folder/k-rtos-base-profile-task/; /usr/bin/make -f system.make init_bram; exit;" started...

*********************************************
Initializing BRAM contents of the bitstream
*********************************************
bitinit system.mhs  -pe ppc405_i EX1_OS/executable.elf  \
-bt implementation/system.bit -o implementation/download.bit


/usr/bin/bash: igncr: unknown option name



bitinit version Xilinx EDK 9.1.02 Build EDK_J_SP2.4
Copyright (c) Xilinx Inc. 2002.

Parsing MHS File system.mhs...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/ppc405_v2_00_c/data/ppc405_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_v34_v1_02_a/data/plb_v34_v2_1_0.tcl
...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_bram_if_cntlr_v1_00_b/data/plb_bram_if
_cntlr_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb2opb_bridge_v1_01_a/data/plb2opb_bridge
_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/opb_intc_v1_00_c/data/opb_intc_v2_1_0.tcl
...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/jtagppc_cntlr_v2_00_a/data/jtagppc_cntlr_v
2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_emc_v2_00_a/data/plb_emc_v2_1_0.tcl
...

Overriding IP level properties ...
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\modified_plb_ddr
   _controller_v1_00_c\data\modified_plb_ddr_controller_v2_1_0.mpd line 50 -
   plb_ddr_controller_i (modified_plb_ddr_controller) tool is overriding
   PARAMETER C_FAMILY value to 
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 41 - bram (bram_block) tool is overriding PARAMETER C_FAMILY
   value to 
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 38 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_FAMILY value to 
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 38 - opb_intc_i (opb_intc) tool is overriding PARAMETER C_FAMILY
   value to 
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\plb_psb_bridge_v
   1_00_a\data\plb_psb_bridge_v2_1_0.mpd line 97 - plb_psb_bridge_i
   (plb_psb_bridge) tool is overriding PARAMETER C_FAMILY value to 
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\ppc405_v2_00_c\data\ppc405_v2_1_0.mpd
   line 45 - ppc405_ppcjtag_chain (ppc405) tcl is overriding PARAMETER
   C_ISOCM_DCR_HIGHADDR value to 0b0000010011
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\ppc405_v2_00_c\data\ppc405_v2_1_0.mpd
   line 47 - ppc405_ppcjtag_chain (ppc405) tcl is overriding PARAMETER
   C_DSOCM_DCR_HIGHADDR value to 0b0000100011
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\jtagppc_cntlr_v2_00_a\data\jtagppc_cntl
   r_v2_1_0.mpd line 35 - jtagppc_0 (jtagppc_cntlr) tool is overriding PARAMETER
   C_DEVICE value to 
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\ms_rst_4regs_v1_
   00_a\data\ms_rst_4regs_v2_1_0.mpd line 34 - ms_rst_4regs_0 (ms_rst_4regs)
   tool is overriding PARAMETER C_FAMILY value to 
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\opb_slave1_v1_00
   _a\data\opb_slave1_v2_1_0.mpd line 34 - opb_slave1_0 (opb_slave1) tool is
   overriding PARAMETER C_FAMILY value to 
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpio_v2_1_0.m
   pd line 40 - opb_gpio_0 (opb_gpio) tool is overriding PARAMETER C_FAMILY
   value to 
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_timer_v1_00_b\data\opb_timer_v2_1_0
   .mpd line 34 - opb_timer_0 (opb_timer) tool is overriding PARAMETER C_FAMILY
   value to 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/bram_if_cntlr_v1_00_b/data/bram_if_cntlr_v
2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/emc_common_v2_00_a/data/emc_common_v2_1_0.
tcl ...


Address Map for Processor ppc405_i
  (0b0000000000-0b0011111111) plb_bus	dcr_bus
  (0b0100000000-0b0111111111) plb2opb_bridge_i	dcr_bus
  (0b1000010000-0b1000010011) ppc405_i	
  (0b1000100000-0b1000100011) ppc405_i	
  (0000000000-0x1fffffff) plb_ddr_controller_i	plb_bus
  (0x29000000-0x29ffffff) opb_gpio_0	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4c000000-0x4c00ffff) RS232_1	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4d000000-0x4dffffff) opb_intc_i	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4f000000-0x4f00ffff) ms_rst_4regs_0	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4ff00000-0x4ff03fff) opb_slave1_0	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4fff0000-0x4fffffff) opb_timer_0	plb_bus->plb2opb_bridge_i->opb_bus
  (0x50000000-0x50ffffff) plb_emc_0	plb_bus
  (0xffff0000-0xffffffff) plb_bram_if_cntlr_i	plb_bus
Address Map for Processor ppc405_ppcjtag_chain
  (0b0000010000-0b0000010011) ppc405_ppcjtag_chain	
  (0b0000100000-0b0000100011) ppc405_ppcjtag_chain	

Initializing Memory...
Checking ELFs associated with PPC405 instance ppc405_i for overlap...


Analyzing file EX1_OS/executable.elf...
Running Data2Mem with the following command:
data2mem -bm "implementation/system_bd" -bt "implementation/system.bit"  -bd
"EX1_OS/executable.elf" tag ppc405_i  -o b implementation/download.bit 


Memory Initialization completed successfully.





Done!

At Local date and time: Tue May 12 17:16:00 2009
 xbash -q -c "cd /cygdrive/c/Baseline_9_Working_Folder/k-rtos-base-profile-task/; /usr/bin/make -f system.make swclean; exit;" started...

rm -rf ppc405_i/lib/


/usr/bin/bash: igncr: unknown option name


rm -rf ppc405_ppcjtag_chain/lib/
rm -f libgen.log
rm -f EX1_OS/executable.elf 





Done!

At Local date and time: Tue May 12 17:16:06 2009
 xbash -q -c "cd /cygdrive/c/Baseline_9_Working_Folder/k-rtos-base-profile-task/; /usr/bin/make -f system.make libs; exit;" started...

/usr/bin/bash: igncr: unknown option name


*********************************************
Creating software libraries...
*********************************************
libgen -mhs system.mhs -p xc2vp100ff1704-6  system.mss


libgen
Xilinx EDK 9.1.02 Build EDK_J_SP2.4
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.

Command Line: libgen -mhs system.mhs -p xc2vp100ff1704-6 system.mss 



Output Directory (-od)		: C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\
Part (-p)			: virtex2p

Software Specification file	: system.mss


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/ppc405_v2_00_c/data/ppc405_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_v34_v1_02_a/data/plb_v34_v2_1_0.tcl
...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_bram_if_cntlr_v1_00_b/data/plb_bram_if
_cntlr_v2_1_0.tcl ...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb2opb_bridge_v1_01_a/data/plb2opb_bridge
_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/opb_intc_v1_00_c/data/opb_intc_v2_1_0.tcl
...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/jtagppc_cntlr_v2_00_a/data/jtagppc_cntlr_v
2_1_0.tcl ...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_emc_v2_00_a/data/plb_emc_v2_1_0.tcl
...

Overriding IP level properties ...
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\modified_plb_ddr
   _controller_v1_00_c\data\modified_plb_ddr_controller_v2_1_0.mpd line 50 -
   plb_ddr_controller_i (modified_plb_ddr_controller) tool is overriding
   PARAMETER C_FAMILY value to virtex2p
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 41 - bram (bram_block) tool is overriding PARAMETER C_FAMILY
   value to virtex2p
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 38 - opb_intc_i (opb_intc) tool is overriding PARAMETER C_FAMILY
   value to virtex2p


INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\ppc405_v2_00_c\data\ppc405_v2_1_0.mpd
   line 45 - ppc405_ppcjtag_chain (ppc405) tcl is overriding PARAMETER
   C_ISOCM_DCR_HIGHADDR value to 0b0000010011
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\ppc405_v2_00_c\data\ppc405_v2_1_0.mpd
   line 47 - ppc405_ppcjtag_chain (ppc405) tcl is overriding PARAMETER
   C_DSOCM_DCR_HIGHADDR value to 0b0000100011
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\jtagppc_cntlr_v2_00_a\data\jtagppc_cntl
   r_v2_1_0.mpd line 35 - jtagppc_0 (jtagppc_cntlr) tool is overriding PARAMETER
   C_DEVICE value to 2vp100
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpio_v2_1_0.m
   pd line 40 - opb_gpio_0 (opb_gpio) tool is overriding PARAMETER C_FAMILY
   value to virtex2p
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_timer_v1_00_b\data\opb_timer_v2_1_0
   .mpd line 34 - opb_timer_0 (opb_timer) tool is overriding PARAMETER C_FAMILY
   value to virtex2p

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/bram_if_cntlr_v1_00_b/data/bram_if_cntlr_v
2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/emc_common_v2_00_a/data/emc_common_v2_1_0.
tcl ...


Address Map for Processor ppc405_i
  (0b0000000000-0b0011111111) plb_bus	dcr_bus
  (0b0100000000-0b0111111111) plb2opb_bridge_i	dcr_bus
  (0b1000010000-0b1000010011) ppc405_i	
  (0b1000100000-0b1000100011) ppc405_i	
  (0000000000-0x1fffffff) plb_ddr_controller_i	plb_bus
  (0x29000000-0x29ffffff) opb_gpio_0	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4c000000-0x4c00ffff) RS232_1	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4d000000-0x4dffffff) opb_intc_i	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4f000000-0x4f00ffff) ms_rst_4regs_0	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4ff00000-0x4ff03fff) opb_slave1_0	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4fff0000-0x4fffffff) opb_timer_0	plb_bus->plb2opb_bridge_i->opb_bus
  (0x50000000-0x50ffffff) plb_emc_0	plb_bus
  (0xffff0000-0xffffffff) plb_bram_if_cntlr_i	plb_bus
Address Map for Processor ppc405_ppcjtag_chain
  (0b0000010000-0b0000010011) ppc405_ppcjtag_chain	
  (0b0000100000-0b0000100011) ppc405_ppcjtag_chain	

Check platform address map ...

Overriding system level properties ...
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 41 - plb_bus (plb_v34) tool is overriding PARAMETER C_PLB_NUM_MASTERS
   value to 3
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 43 - plb_bus (plb_v34) tool is overriding PARAMETER C_PLB_MID_WIDTH
   value to 2
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 44 - plb_bus (plb_v34) tool is overriding PARAMETER C_PLB_AWIDTH value
   to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 45 - plb_bus (plb_v34) tool is overriding PARAMETER C_PLB_DWIDTH value
   to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 49 - plb_bus (plb_v34) tool is overriding PARAMETER C_DCR_AWIDTH value
   to 10
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 50 - plb_bus (plb_v34) tool is overriding PARAMETER C_DCR_DWIDTH value
   to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\modified_plb_ddr
   _controller_v1_00_c\data\modified_plb_ddr_controller_v2_1_0.mpd line 53 -
   plb_ddr_controller_i (modified_plb_ddr_controller) tool is overriding
   PARAMETER C_PLB_NUM_MASTERS value to 3
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\modified_plb_ddr
   _controller_v1_00_c\data\modified_plb_ddr_controller_v2_1_0.mpd line 54 -
   plb_ddr_controller_i (modified_plb_ddr_controller) tool is overriding
   PARAMETER C_PLB_MID_WIDTH value to 2
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\modified_plb_ddr
   _controller_v1_00_c\data\modified_plb_ddr_controller_v2_1_0.mpd line 55 -
   plb_ddr_controller_i (modified_plb_ddr_controller) tool is overriding
   PARAMETER C_PLB_AWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\modified_plb_ddr
   _controller_v1_00_c\data\modified_plb_ddr_controller_v2_1_0.mpd line 56 -
   plb_ddr_controller_i (modified_plb_ddr_controller) tool is overriding
   PARAMETER C_PLB_DWIDTH value to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\data\plb_bram
   _if_cntlr_v2_1_0.mpd line 42 - plb_bram_if_cntlr_i (plb_bram_if_cntlr) tool
   is overriding PARAMETER c_num_masters value to 3
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\data\plb_bram
   _if_cntlr_v2_1_0.mpd line 46 - plb_bram_if_cntlr_i (plb_bram_if_cntlr) tool
   is overriding PARAMETER c_plb_dwidth value to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\data\plb_bram
   _if_cntlr_v2_1_0.mpd line 47 - plb_bram_if_cntlr_i (plb_bram_if_cntlr) tool
   is overriding PARAMETER c_plb_awidth value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\data\plb_bram
   _if_cntlr_v2_1_0.mpd line 49 - plb_bram_if_cntlr_i (plb_bram_if_cntlr) tool
   is overriding PARAMETER c_plb_mid_width value to 2


INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 38 - bram (bram_block) tool is overriding PARAMETER C_PORT_DWIDTH
   value to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 39 - bram (bram_block) tool is overriding PARAMETER C_PORT_AWIDTH
   value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 40 - bram (bram_block) tool is overriding PARAMETER C_NUM_WE
   value to 8
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 48 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_PLB_AWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 49 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_PLB_DWIDTH value to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 50 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_PLB_NUM_MASTERS value to 3
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 51 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_PLB_MID_WIDTH value to 2
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 52 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 53 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 56 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_DCR_AWIDTH value to 10
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 57 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_DCR_DWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 36 - opb_bus (opb_v20) tool is overriding PARAMETER C_OPB_AWIDTH value
   to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 37 - opb_bus (opb_v20) tool is overriding PARAMETER C_OPB_DWIDTH value
   to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 38 - opb_bus (opb_v20) tool is overriding PARAMETER C_NUM_MASTERS value
   to 2
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 39 - opb_bus (opb_v20) tool is overriding PARAMETER C_NUM_SLAVES value
   to 7
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 42 - opb_intc_i (opb_intc) tool is overriding PARAMETER C_OPB_AWIDTH
   value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 43 - opb_intc_i (opb_intc) tool is overriding PARAMETER C_OPB_DWIDTH
   value to 32
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core_v2_1_0.tc
l ...
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 46 - opb_intc_i (opb_intc) tcl is overriding PARAMETER
   C_NUM_INTR_INPUTS value to 21
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core_v2_1_0.tc
l ...
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 47 - opb_intc_i (opb_intc) tcl is overriding PARAMETER C_KIND_OF_INTR
   value to 0b00000000000000000000000001000000
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core_v2_1_0.tc
l ...


INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 48 - opb_intc_i (opb_intc) tcl is overriding PARAMETER C_KIND_OF_EDGE
   value to 0b00000000000000000000000001000000
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core_v2_1_0.tc
l ...
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 49 - opb_intc_i (opb_intc) tcl is overriding PARAMETER C_KIND_OF_LVL
   value to 0b00000000000000000000000000000001
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_uartlite_v1_00_b\data\opb_uartlite_
   v2_1_0.mpd line 37 - RS232_1 (opb_uartlite) tool is overriding PARAMETER
   C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_uartlite_v1_00_b\data\opb_uartlite_
   v2_1_0.mpd line 38 - RS232_1 (opb_uartlite) tool is overriding PARAMETER
   C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\opbslave_ext_bri
   dge_v3_10_a\data\opbslave_ext_bridge_v2_1_0.mpd line 20 -
   opbslave_ext_bridge_i (opbslave_ext_bridge) tool is overriding PARAMETER
   C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\opbslave_ext_bri
   dge_v3_10_a\data\opbslave_ext_bridge_v2_1_0.mpd line 21 -
   opbslave_ext_bridge_i (opbslave_ext_bridge) tool is overriding PARAMETER
   C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\plb_psb_bridge_v
   1_00_a\data\plb_psb_bridge_v2_1_0.mpd line 87 - plb_psb_bridge_i
   (plb_psb_bridge) tool is overriding PARAMETER C_PLB_NUM_MASTERS value to 3
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\plb_psb_bridge_v
   1_00_a\data\plb_psb_bridge_v2_1_0.mpd line 88 - plb_psb_bridge_i
   (plb_psb_bridge) tool is overriding PARAMETER C_PLB_MID_WIDTH value to 2
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\plb_psb_bridge_v
   1_00_a\data\plb_psb_bridge_v2_1_0.mpd line 93 - plb_psb_bridge_i
   (plb_psb_bridge) tool is overriding PARAMETER C_PLB_AWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\plb_psb_bridge_v
   1_00_a\data\plb_psb_bridge_v2_1_0.mpd line 94 - plb_psb_bridge_i
   (plb_psb_bridge) tool is overriding PARAMETER C_PLB_DWIDTH value to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\dcr_v29_v1_00_a\data\dcr_v29_v2_1_0.mpd
   line 38 - dcr_bus (dcr_v29) tool is overriding PARAMETER C_DCR_NUM_SLAVES
   value to 2
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\dcr_v29_v1_00_a\data\dcr_v29_v2_1_0.mpd
   line 39 - dcr_bus (dcr_v29) tool is overriding PARAMETER C_DCR_AWIDTH value
   to 10
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\dcr_v29_v1_00_a\data\dcr_v29_v2_1_0.mpd
   line 40 - dcr_bus (dcr_v29) tool is overriding PARAMETER C_DCR_DWIDTH value
   to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\ms_rst_4regs_v1_
   00_a\data\ms_rst_4regs_v2_1_0.mpd line 31 - ms_rst_4regs_0 (ms_rst_4regs)
   tool is overriding PARAMETER C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\ms_rst_4regs_v1_
   00_a\data\ms_rst_4regs_v2_1_0.mpd line 32 - ms_rst_4regs_0 (ms_rst_4regs)
   tool is overriding PARAMETER C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\opb_slave1_v1_00
   _a\data\opb_slave1_v2_1_0.mpd line 31 - opb_slave1_0 (opb_slave1) tool is
   overriding PARAMETER C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\opb_slave1_v1_00
   _a\data\opb_slave1_v2_1_0.mpd line 32 - opb_slave1_0 (opb_slave1) tool is
   overriding PARAMETER C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_emc_v2_00_a\data\plb_emc_v2_1_0.mpd
   line 38 - plb_emc_0 (plb_emc) tool is overriding PARAMETER C_NUM_MASTERS
   value to 3
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_emc_v2_00_a\data\plb_emc_v2_1_0.mpd
   line 92 - plb_emc_0 (plb_emc) tool is overriding PARAMETER C_PLB_DWIDTH value
   to 64


INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_emc_v2_00_a\data\plb_emc_v2_1_0.mpd
   line 93 - plb_emc_0 (plb_emc) tool is overriding PARAMETER C_PLB_AWIDTH value
   to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_emc_v2_00_a\data\plb_emc_v2_1_0.mpd
   line 96 - plb_emc_0 (plb_emc) tool is overriding PARAMETER C_PLB_MID_WIDTH
   value to 2
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpio_v2_1_0.m
   pd line 38 - opb_gpio_0 (opb_gpio) tool is overriding PARAMETER C_OPB_AWIDTH
   value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpio_v2_1_0.m
   pd line 39 - opb_gpio_0 (opb_gpio) tool is overriding PARAMETER C_OPB_DWIDTH
   value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_timer_v1_00_b\data\opb_timer_v2_1_0
   .mpd line 41 - opb_timer_0 (opb_timer) tool is overriding PARAMETER
   C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_timer_v1_00_b\data\opb_timer_v2_1_0
   .mpd line 42 - opb_timer_0 (opb_timer) tool is overriding PARAMETER
   C_OPB_DWIDTH value to 32

Running system level Update ...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core_v2_1_0.tc
l ...

Check platform configuration ...
INFO:MDT - IPNAME:modified_plb_ddr_controller INSTANCE:plb_ddr_controller_i -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs line 143 -
   An example UCF for this core is available and must be modified for use in the
   system. Please refer to the EDK Getting Started guide for the location of
   this file.
IPNAME:plb_v34 INSTANCE:plb_bus -
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs line 129 - 3
master(s) : 5 slave(s)
IPNAME:opb_v20 INSTANCE:opb_bus -
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs line 205 - 2
master(s) : 7 slave(s)
IPNAME:dcr_v29 INSTANCE:dcr_bus -
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs line 338 - 1
master(s) : 2 slave(s)

Check port drivers...



Performing Clock DRCs...

WARNING:MDT - No Top-level Input clock for the design. 


INFO:MDT - The following PARAMETERs of os uCOS-II are ignored as their category
   selection PARAMETER uC-Probe is set to "false" in MSS 
WARNING:MDT - C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mss
   line 20 - Ignoring PARAMETER uC-Probe  ...
WARNING:MDT - C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mss
   line 53 - PARAMETER use_dcr is deprecated !. The parameter USE_DCR for the
   intc driver has been deprecated.  Any reference to this parameter in the MSS
   file will be ignored..
   To avoid seeing this Warning again, please remove PARAMETER use_dcr.
INFO:MDT - List of peripherals addressable from processor instance ppc405_i : 
  - plb_bus
  - plb2opb_bridge_i
  - plb_ddr_controller_i
WARNING:MDT - C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs
   line 143 - No Driver Found for instance plb_ddr_controller_i. To avoid seeing
   this warning, assign the appropriate driver or driver "generic 1.00.a " to
   instance plb_ddr_controller_i

  - plb_bram_if_cntlr_i
WARNING:MDT - C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs
   line 169 - No Driver Found for instance plb_bram_if_cntlr_i. To avoid seeing
   this warning, assign the appropriate driver or driver "generic 1.00.a " to
   instance plb_bram_if_cntlr_i

  - opb_bus
  - opb_gpio_0
  - opb_intc_i
  - RS232_1
  - ms_rst_4regs_0
  - opb_slave1_0
  - opb_timer_0
  - plb_psb_bridge_i
WARNING:MDT - C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs
   line 306 - No Driver Found for instance plb_psb_bridge_i. To avoid seeing
   this warning, assign the appropriate driver or driver "generic 1.00.a " to
   instance plb_psb_bridge_i

  - plb_emc_0
INFO:MDT - List of peripherals addressable from processor instance
   ppc405_ppcjtag_chain : 

Building Directory Structure for ppc405_i



Generating platform libraries and device drivers ...

Running CopyFiles ...

Copying files for os uCOS-II_v2_86_a from
C:\edk_user_repository\Micrium\bsp\uCOS-II_v2_86_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\uCOS-II_v2
_86_a\ ...



Copying files for driver plbarb_v1_01_a from
C:\EDK\sw\XilinxProcessorIPLib\drivers\plbarb_v1_01_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\plbarb_v1_
01_a\ ...



Copying files for driver plb2opb_v1_00_a from
C:\EDK\sw\XilinxProcessorIPLib\drivers\plb2opb_v1_00_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\plb2opb_v1
_00_a\ ...



Copying files for driver opbarb_v1_02_a from
C:\EDK\sw\XilinxProcessorIPLib\drivers\opbarb_v1_02_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\opbarb_v1_
02_a\ ...



Copying files for driver gpio_v2_01_a from
C:\EDK\sw\XilinxProcessorIPLib\drivers\gpio_v2_01_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\gpio_v2_01
_a\ ...



Copying files for driver intc_v1_00_c from
C:\EDK\sw\XilinxProcessorIPLib\drivers\intc_v1_00_c\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\intc_v1_00
_c\ ...



Copying files for driver uartlite_v1_01_a from
C:\EDK\sw\XilinxProcessorIPLib\drivers\uartlite_v1_01_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\uartlite_v
1_01_a\ ...



Copying files for driver ms_rst_4regs_v1_00_a from
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\drivers\ms_rst_4regs_v1_00
_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\ms_rst_4re
gs_v1_00_a\ ...



Copying files for driver opb_slave1_v1_00_a from
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\drivers\opb_slave1_v1_00_a
\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\opb_slave1
_v1_00_a\ ...



Copying files for driver tmrctr_v1_00_b from
C:\EDK\sw\XilinxProcessorIPLib\drivers\tmrctr_v1_00_b\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\tmrctr_v1_
00_b\ ...



Copying files for driver cpu_ppc405_v1_00_a from
C:\EDK\sw\XilinxProcessorIPLib\drivers\cpu_ppc405_v1_00_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\cpu_ppc405
_v1_00_a\ ...



Running DRCs for OSes, Drivers and Libraries ... 
uC/OS-II DRC ...

Running generate for OS'es, Drivers and Libraries ... 



Running post_generate for OS'es, Drivers and Libraries ... 

Running make for Drivers and Libraries ... 

Configuring make for target include using:

make -s include "COMPILER=powerpc-eabi-gcc" "ARCHIVER=powerpc-eabi-ar"
"COMPILER_FLAGS= -O2 -c" "EXTRA_COMPILER_FLAGS=-g" 



Configuring make for target libs using:

make -s libs "COMPILER=powerpc-eabi-gcc" "ARCHIVER=powerpc-eabi-ar"
"COMPILER_FLAGS= -O2 -c" "EXTRA_COMPILER_FLAGS=-g" 
Compiling common


powerpc-eabi-ar: creating ../../../lib/libxil.a


Compiling ipif


Compiling bsp


Compiling plb_arbiter


Compiling plb_to_opb


Compiling opbarb


Compiling gpio


Compiling intc


Compiling uartlite


Compiling ms_rst_4regs


Compiling opb_slave1


Compiling tmrctr


Compiling cpu_ppc405



Libraries generated in
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\lib\ directory

Running execs_generate for OS'es, Drivers and Libraries ... 

Building Directory Structure for ppc405_ppcjtag_chain



Generating platform libraries and device drivers ...

Running CopyFiles ...

Copying files for os standalone_v1_00_a from
C:\EDK\sw\lib\bsp\standalone_v1_00_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_ppcjtag_chain\libsr
c\standalone_v1_00_a\ ...



Copying files for driver cpu_ppc405_v1_00_a from
C:\EDK\sw\XilinxProcessorIPLib\drivers\cpu_ppc405_v1_00_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_ppcjtag_chain\libsr
c\cpu_ppc405_v1_00_a\ ...



Running DRCs for OSes, Drivers and Libraries ... 

Running generate for OS'es, Drivers and Libraries ... 



Running post_generate for OS'es, Drivers and Libraries ... 

Running make for Drivers and Libraries ... 

Configuring make for target include using:

make -s include "COMPILER=powerpc-eabi-gcc" "ARCHIVER=powerpc-eabi-ar"
"COMPILER_FLAGS= -O2 -c" "EXTRA_COMPILER_FLAGS=-g" 



Configuring make for target libs using:

make -s libs "COMPILER=powerpc-eabi-gcc" "ARCHIVER=powerpc-eabi-ar"
"COMPILER_FLAGS= -O2 -c" "EXTRA_COMPILER_FLAGS=-g" 


Compiling common


powerpc-eabi-ar: creating ../../../lib/libxil.a


Compiling bsp


Compiling cpu_ppc405



Libraries generated in
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_ppcjtag_chain\lib\
directory

Running execs_generate for OS'es, Drivers and Libraries ... 



LibGen Done. 




Done!

At Local date and time: Tue May 12 17:16:34 2009
 xbash -q -c "cd /cygdrive/c/Baseline_9_Working_Folder/k-rtos-base-profile-task/; /usr/bin/make -f system.make program; exit;" started...

powerpc-eabi-gcc -O2 C:/Micrium/SOFTWARE/EvalBoards/Amirix/AP1000/GNU/EX1_OS/app.c  -o EX1_OS/executable.elf \
      -g    -I./ppc405_i/include/  -L./ppc405_i/lib/  \
  


/usr/bin/bash: igncr: unknown option name


powerpc-eabi-size EX1_OS/executable.elf 
   text	   data	    bss	    dec	    hex	filename
  29490	    508	  11988	  41986	   a402	EX1_OS/executable.elf





Done!

At Local date and time: Tue May 12 17:16:39 2009
 xbash -q -c "cd /cygdrive/c/Baseline_9_Working_Folder/k-rtos-base-profile-task/; /usr/bin/make -f system.make init_bram; exit;" started...

/usr/bin/bash: igncr: unknown option name


*********************************************
Initializing BRAM contents of the bitstream
*********************************************
bitinit system.mhs  -pe ppc405_i EX1_OS/executable.elf  \
-bt implementation/system.bit -o implementation/download.bit



bitinit version Xilinx EDK 9.1.02 Build EDK_J_SP2.4
Copyright (c) Xilinx Inc. 2002.

Parsing MHS File system.mhs...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/ppc405_v2_00_c/data/ppc405_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_v34_v1_02_a/data/plb_v34_v2_1_0.tcl
...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_bram_if_cntlr_v1_00_b/data/plb_bram_if
_cntlr_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb2opb_bridge_v1_01_a/data/plb2opb_bridge
_v2_1_0.tcl ...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/opb_intc_v1_00_c/data/opb_intc_v2_1_0.tcl
...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/jtagppc_cntlr_v2_00_a/data/jtagppc_cntlr_v
2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_emc_v2_00_a/data/plb_emc_v2_1_0.tcl
...



Overriding IP level properties ...
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\modified_plb_ddr
   _controller_v1_00_c\data\modified_plb_ddr_controller_v2_1_0.mpd line 50 -
   plb_ddr_controller_i (modified_plb_ddr_controller) tool is overriding
   PARAMETER C_FAMILY value to 
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 41 - bram (bram_block) tool is overriding PARAMETER C_FAMILY
   value to 
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 38 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_FAMILY value to 
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 38 - opb_intc_i (opb_intc) tool is overriding PARAMETER C_FAMILY
   value to 
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\plb_psb_bridge_v
   1_00_a\data\plb_psb_bridge_v2_1_0.mpd line 97 - plb_psb_bridge_i
   (plb_psb_bridge) tool is overriding PARAMETER C_FAMILY value to 
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\ppc405_v2_00_c\data\ppc405_v2_1_0.mpd
   line 45 - ppc405_ppcjtag_chain (ppc405) tcl is overriding PARAMETER
   C_ISOCM_DCR_HIGHADDR value to 0b0000010011
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\ppc405_v2_00_c\data\ppc405_v2_1_0.mpd
   line 47 - ppc405_ppcjtag_chain (ppc405) tcl is overriding PARAMETER
   C_DSOCM_DCR_HIGHADDR value to 0b0000100011
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\jtagppc_cntlr_v2_00_a\data\jtagppc_cntl
   r_v2_1_0.mpd line 35 - jtagppc_0 (jtagppc_cntlr) tool is overriding PARAMETER
   C_DEVICE value to 
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\ms_rst_4regs_v1_
   00_a\data\ms_rst_4regs_v2_1_0.mpd line 34 - ms_rst_4regs_0 (ms_rst_4regs)
   tool is overriding PARAMETER C_FAMILY value to 
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\opb_slave1_v1_00
   _a\data\opb_slave1_v2_1_0.mpd line 34 - opb_slave1_0 (opb_slave1) tool is
   overriding PARAMETER C_FAMILY value to 
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpio_v2_1_0.m
   pd line 40 - opb_gpio_0 (opb_gpio) tool is overriding PARAMETER C_FAMILY
   value to 
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_timer_v1_00_b\data\opb_timer_v2_1_0
   .mpd line 34 - opb_timer_0 (opb_timer) tool is overriding PARAMETER C_FAMILY
   value to 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/bram_if_cntlr_v1_00_b/data/bram_if_cntlr_v
2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/emc_common_v2_00_a/data/emc_common_v2_1_0.
tcl ...


Address Map for Processor ppc405_i
  (0b0000000000-0b0011111111) plb_bus	dcr_bus
  (0b0100000000-0b0111111111) plb2opb_bridge_i	dcr_bus
  (0b1000010000-0b1000010011) ppc405_i	
  (0b1000100000-0b1000100011) ppc405_i	
  (0000000000-0x1fffffff) plb_ddr_controller_i	plb_bus
  (0x29000000-0x29ffffff) opb_gpio_0	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4c000000-0x4c00ffff) RS232_1	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4d000000-0x4dffffff) opb_intc_i	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4f000000-0x4f00ffff) ms_rst_4regs_0	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4ff00000-0x4ff03fff) opb_slave1_0	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4fff0000-0x4fffffff) opb_timer_0	plb_bus->plb2opb_bridge_i->opb_bus
  (0x50000000-0x50ffffff) plb_emc_0	plb_bus
  (0xffff0000-0xffffffff) plb_bram_if_cntlr_i	plb_bus
Address Map for Processor ppc405_ppcjtag_chain
  (0b0000010000-0b0000010011) ppc405_ppcjtag_chain	
  (0b0000100000-0b0000100011) ppc405_ppcjtag_chain	

Initializing Memory...
Checking ELFs associated with PPC405 instance ppc405_i for overlap...


Analyzing file EX1_OS/executable.elf...
Running Data2Mem with the following command:
data2mem -bm "implementation/system_bd" -bt "implementation/system.bit"  -bd
"EX1_OS/executable.elf" tag ppc405_i  -o b implementation/download.bit 


Memory Initialization completed successfully.





Done!

At Local date and time: Tue May 12 17:21:06 2009
 xbash -q -c "cd /cygdrive/c/Baseline_9_Working_Folder/k-rtos-base-profile-task/; /usr/bin/make -f system.make swclean; exit;" started...

/usr/bin/bash: igncr: unknown option name


rm -rf ppc405_i/lib/
rm -rf ppc405_ppcjtag_chain/lib/
rm -f libgen.log
rm -f EX1_OS/executable.elf 





Done!

At Local date and time: Tue May 12 17:21:11 2009
 xbash -q -c "cd /cygdrive/c/Baseline_9_Working_Folder/k-rtos-base-profile-task/; /usr/bin/make -f system.make libs; exit;" started...

*********************************************
Creating software libraries...
*********************************************
libgen -mhs system.mhs -p xc2vp100ff1704-6  system.mss


/usr/bin/bash: igncr: unknown option name


libgen
Xilinx EDK 9.1.02 Build EDK_J_SP2.4
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.

Command Line: libgen -mhs system.mhs -p xc2vp100ff1704-6 system.mss 



Output Directory (-od)		: C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\
Part (-p)			: virtex2p

Software Specification file	: system.mss


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/ppc405_v2_00_c/data/ppc405_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_v34_v1_02_a/data/plb_v34_v2_1_0.tcl
...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_bram_if_cntlr_v1_00_b/data/plb_bram_if
_cntlr_v2_1_0.tcl ...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb2opb_bridge_v1_01_a/data/plb2opb_bridge
_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/opb_intc_v1_00_c/data/opb_intc_v2_1_0.tcl
...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/jtagppc_cntlr_v2_00_a/data/jtagppc_cntlr_v
2_1_0.tcl ...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_emc_v2_00_a/data/plb_emc_v2_1_0.tcl
...

Overriding IP level properties ...
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\modified_plb_ddr
   _controller_v1_00_c\data\modified_plb_ddr_controller_v2_1_0.mpd line 50 -
   plb_ddr_controller_i (modified_plb_ddr_controller) tool is overriding
   PARAMETER C_FAMILY value to virtex2p
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 41 - bram (bram_block) tool is overriding PARAMETER C_FAMILY
   value to virtex2p
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 38 - opb_intc_i (opb_intc) tool is overriding PARAMETER C_FAMILY
   value to virtex2p


INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\ppc405_v2_00_c\data\ppc405_v2_1_0.mpd
   line 45 - ppc405_ppcjtag_chain (ppc405) tcl is overriding PARAMETER
   C_ISOCM_DCR_HIGHADDR value to 0b0000010011
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\ppc405_v2_00_c\data\ppc405_v2_1_0.mpd
   line 47 - ppc405_ppcjtag_chain (ppc405) tcl is overriding PARAMETER
   C_DSOCM_DCR_HIGHADDR value to 0b0000100011
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\jtagppc_cntlr_v2_00_a\data\jtagppc_cntl
   r_v2_1_0.mpd line 35 - jtagppc_0 (jtagppc_cntlr) tool is overriding PARAMETER
   C_DEVICE value to 2vp100
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpio_v2_1_0.m
   pd line 40 - opb_gpio_0 (opb_gpio) tool is overriding PARAMETER C_FAMILY
   value to virtex2p
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_timer_v1_00_b\data\opb_timer_v2_1_0
   .mpd line 34 - opb_timer_0 (opb_timer) tool is overriding PARAMETER C_FAMILY
   value to virtex2p

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/bram_if_cntlr_v1_00_b/data/bram_if_cntlr_v
2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/emc_common_v2_00_a/data/emc_common_v2_1_0.
tcl ...


Address Map for Processor ppc405_i
  (0b0000000000-0b0011111111) plb_bus	dcr_bus
  (0b0100000000-0b0111111111) plb2opb_bridge_i	dcr_bus
  (0b1000010000-0b1000010011) ppc405_i	
  (0b1000100000-0b1000100011) ppc405_i	
  (0000000000-0x1fffffff) plb_ddr_controller_i	plb_bus
  (0x29000000-0x29ffffff) opb_gpio_0	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4c000000-0x4c00ffff) RS232_1	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4d000000-0x4dffffff) opb_intc_i	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4f000000-0x4f00ffff) ms_rst_4regs_0	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4ff00000-0x4ff03fff) opb_slave1_0	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4fff0000-0x4fffffff) opb_timer_0	plb_bus->plb2opb_bridge_i->opb_bus
  (0x50000000-0x50ffffff) plb_emc_0	plb_bus
  (0xffff0000-0xffffffff) plb_bram_if_cntlr_i	plb_bus
Address Map for Processor ppc405_ppcjtag_chain
  (0b0000010000-0b0000010011) ppc405_ppcjtag_chain	
  (0b0000100000-0b0000100011) ppc405_ppcjtag_chain	

Check platform address map ...

Overriding system level properties ...
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 41 - plb_bus (plb_v34) tool is overriding PARAMETER C_PLB_NUM_MASTERS
   value to 3
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 43 - plb_bus (plb_v34) tool is overriding PARAMETER C_PLB_MID_WIDTH
   value to 2
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 44 - plb_bus (plb_v34) tool is overriding PARAMETER C_PLB_AWIDTH value
   to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 45 - plb_bus (plb_v34) tool is overriding PARAMETER C_PLB_DWIDTH value
   to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 49 - plb_bus (plb_v34) tool is overriding PARAMETER C_DCR_AWIDTH value
   to 10
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 50 - plb_bus (plb_v34) tool is overriding PARAMETER C_DCR_DWIDTH value
   to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\modified_plb_ddr
   _controller_v1_00_c\data\modified_plb_ddr_controller_v2_1_0.mpd line 53 -
   plb_ddr_controller_i (modified_plb_ddr_controller) tool is overriding
   PARAMETER C_PLB_NUM_MASTERS value to 3
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\modified_plb_ddr
   _controller_v1_00_c\data\modified_plb_ddr_controller_v2_1_0.mpd line 54 -
   plb_ddr_controller_i (modified_plb_ddr_controller) tool is overriding
   PARAMETER C_PLB_MID_WIDTH value to 2
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\modified_plb_ddr
   _controller_v1_00_c\data\modified_plb_ddr_controller_v2_1_0.mpd line 55 -
   plb_ddr_controller_i (modified_plb_ddr_controller) tool is overriding
   PARAMETER C_PLB_AWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\modified_plb_ddr
   _controller_v1_00_c\data\modified_plb_ddr_controller_v2_1_0.mpd line 56 -
   plb_ddr_controller_i (modified_plb_ddr_controller) tool is overriding
   PARAMETER C_PLB_DWIDTH value to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\data\plb_bram
   _if_cntlr_v2_1_0.mpd line 42 - plb_bram_if_cntlr_i (plb_bram_if_cntlr) tool
   is overriding PARAMETER c_num_masters value to 3
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\data\plb_bram
   _if_cntlr_v2_1_0.mpd line 46 - plb_bram_if_cntlr_i (plb_bram_if_cntlr) tool
   is overriding PARAMETER c_plb_dwidth value to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\data\plb_bram
   _if_cntlr_v2_1_0.mpd line 47 - plb_bram_if_cntlr_i (plb_bram_if_cntlr) tool
   is overriding PARAMETER c_plb_awidth value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\data\plb_bram
   _if_cntlr_v2_1_0.mpd line 49 - plb_bram_if_cntlr_i (plb_bram_if_cntlr) tool
   is overriding PARAMETER c_plb_mid_width value to 2


INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 38 - bram (bram_block) tool is overriding PARAMETER C_PORT_DWIDTH
   value to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 39 - bram (bram_block) tool is overriding PARAMETER C_PORT_AWIDTH
   value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 40 - bram (bram_block) tool is overriding PARAMETER C_NUM_WE
   value to 8
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 48 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_PLB_AWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 49 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_PLB_DWIDTH value to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 50 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_PLB_NUM_MASTERS value to 3
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 51 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_PLB_MID_WIDTH value to 2
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 52 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 53 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 56 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_DCR_AWIDTH value to 10
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 57 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_DCR_DWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 36 - opb_bus (opb_v20) tool is overriding PARAMETER C_OPB_AWIDTH value
   to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 37 - opb_bus (opb_v20) tool is overriding PARAMETER C_OPB_DWIDTH value
   to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 38 - opb_bus (opb_v20) tool is overriding PARAMETER C_NUM_MASTERS value
   to 2
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 39 - opb_bus (opb_v20) tool is overriding PARAMETER C_NUM_SLAVES value
   to 7
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 42 - opb_intc_i (opb_intc) tool is overriding PARAMETER C_OPB_AWIDTH
   value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 43 - opb_intc_i (opb_intc) tool is overriding PARAMETER C_OPB_DWIDTH
   value to 32
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core_v2_1_0.tc
l ...
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 46 - opb_intc_i (opb_intc) tcl is overriding PARAMETER
   C_NUM_INTR_INPUTS value to 21
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core_v2_1_0.tc
l ...
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 47 - opb_intc_i (opb_intc) tcl is overriding PARAMETER C_KIND_OF_INTR
   value to 0b00000000000000000000000001000000
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core_v2_1_0.tc
l ...


INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 48 - opb_intc_i (opb_intc) tcl is overriding PARAMETER C_KIND_OF_EDGE
   value to 0b00000000000000000000000001000000
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core_v2_1_0.tc
l ...
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 49 - opb_intc_i (opb_intc) tcl is overriding PARAMETER C_KIND_OF_LVL
   value to 0b00000000000000000000000000000001
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_uartlite_v1_00_b\data\opb_uartlite_
   v2_1_0.mpd line 37 - RS232_1 (opb_uartlite) tool is overriding PARAMETER
   C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_uartlite_v1_00_b\data\opb_uartlite_
   v2_1_0.mpd line 38 - RS232_1 (opb_uartlite) tool is overriding PARAMETER
   C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\opbslave_ext_bri
   dge_v3_10_a\data\opbslave_ext_bridge_v2_1_0.mpd line 20 -
   opbslave_ext_bridge_i (opbslave_ext_bridge) tool is overriding PARAMETER
   C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\opbslave_ext_bri
   dge_v3_10_a\data\opbslave_ext_bridge_v2_1_0.mpd line 21 -
   opbslave_ext_bridge_i (opbslave_ext_bridge) tool is overriding PARAMETER
   C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\plb_psb_bridge_v
   1_00_a\data\plb_psb_bridge_v2_1_0.mpd line 87 - plb_psb_bridge_i
   (plb_psb_bridge) tool is overriding PARAMETER C_PLB_NUM_MASTERS value to 3
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\plb_psb_bridge_v
   1_00_a\data\plb_psb_bridge_v2_1_0.mpd line 88 - plb_psb_bridge_i
   (plb_psb_bridge) tool is overriding PARAMETER C_PLB_MID_WIDTH value to 2
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\plb_psb_bridge_v
   1_00_a\data\plb_psb_bridge_v2_1_0.mpd line 93 - plb_psb_bridge_i
   (plb_psb_bridge) tool is overriding PARAMETER C_PLB_AWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\plb_psb_bridge_v
   1_00_a\data\plb_psb_bridge_v2_1_0.mpd line 94 - plb_psb_bridge_i
   (plb_psb_bridge) tool is overriding PARAMETER C_PLB_DWIDTH value to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\dcr_v29_v1_00_a\data\dcr_v29_v2_1_0.mpd
   line 38 - dcr_bus (dcr_v29) tool is overriding PARAMETER C_DCR_NUM_SLAVES
   value to 2
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\dcr_v29_v1_00_a\data\dcr_v29_v2_1_0.mpd
   line 39 - dcr_bus (dcr_v29) tool is overriding PARAMETER C_DCR_AWIDTH value
   to 10
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\dcr_v29_v1_00_a\data\dcr_v29_v2_1_0.mpd
   line 40 - dcr_bus (dcr_v29) tool is overriding PARAMETER C_DCR_DWIDTH value
   to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\ms_rst_4regs_v1_
   00_a\data\ms_rst_4regs_v2_1_0.mpd line 31 - ms_rst_4regs_0 (ms_rst_4regs)
   tool is overriding PARAMETER C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\ms_rst_4regs_v1_
   00_a\data\ms_rst_4regs_v2_1_0.mpd line 32 - ms_rst_4regs_0 (ms_rst_4regs)
   tool is overriding PARAMETER C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\opb_slave1_v1_00
   _a\data\opb_slave1_v2_1_0.mpd line 31 - opb_slave1_0 (opb_slave1) tool is
   overriding PARAMETER C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\opb_slave1_v1_00
   _a\data\opb_slave1_v2_1_0.mpd line 32 - opb_slave1_0 (opb_slave1) tool is
   overriding PARAMETER C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_emc_v2_00_a\data\plb_emc_v2_1_0.mpd
   line 38 - plb_emc_0 (plb_emc) tool is overriding PARAMETER C_NUM_MASTERS
   value to 3
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_emc_v2_00_a\data\plb_emc_v2_1_0.mpd
   line 92 - plb_emc_0 (plb_emc) tool is overriding PARAMETER C_PLB_DWIDTH value
   to 64


INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_emc_v2_00_a\data\plb_emc_v2_1_0.mpd
   line 93 - plb_emc_0 (plb_emc) tool is overriding PARAMETER C_PLB_AWIDTH value
   to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_emc_v2_00_a\data\plb_emc_v2_1_0.mpd
   line 96 - plb_emc_0 (plb_emc) tool is overriding PARAMETER C_PLB_MID_WIDTH
   value to 2
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpio_v2_1_0.m
   pd line 38 - opb_gpio_0 (opb_gpio) tool is overriding PARAMETER C_OPB_AWIDTH
   value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpio_v2_1_0.m
   pd line 39 - opb_gpio_0 (opb_gpio) tool is overriding PARAMETER C_OPB_DWIDTH
   value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_timer_v1_00_b\data\opb_timer_v2_1_0
   .mpd line 41 - opb_timer_0 (opb_timer) tool is overriding PARAMETER
   C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_timer_v1_00_b\data\opb_timer_v2_1_0
   .mpd line 42 - opb_timer_0 (opb_timer) tool is overriding PARAMETER
   C_OPB_DWIDTH value to 32

Running system level Update ...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core_v2_1_0.tc
l ...

Check platform configuration ...
INFO:MDT - IPNAME:modified_plb_ddr_controller INSTANCE:plb_ddr_controller_i -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs line 143 -
   An example UCF for this core is available and must be modified for use in the
   system. Please refer to the EDK Getting Started guide for the location of
   this file.
IPNAME:plb_v34 INSTANCE:plb_bus -
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs line 129 - 3
master(s) : 5 slave(s)
IPNAME:opb_v20 INSTANCE:opb_bus -
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs line 205 - 2
master(s) : 7 slave(s)
IPNAME:dcr_v29 INSTANCE:dcr_bus -
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs line 338 - 1
master(s) : 2 slave(s)

Check port drivers...



Performing Clock DRCs...

WARNING:MDT - No Top-level Input clock for the design. 


INFO:MDT - The following PARAMETERs of os uCOS-II are ignored as their category
   selection PARAMETER uC-Probe is set to "false" in MSS 
WARNING:MDT - C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mss
   line 20 - Ignoring PARAMETER uC-Probe  ...
WARNING:MDT - C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mss
   line 53 - PARAMETER use_dcr is deprecated !. The parameter USE_DCR for the
   intc driver has been deprecated.  Any reference to this parameter in the MSS
   file will be ignored..
   To avoid seeing this Warning again, please remove PARAMETER use_dcr.
INFO:MDT - List of peripherals addressable from processor instance ppc405_i : 
  - plb_bus
  - plb2opb_bridge_i
  - plb_ddr_controller_i
WARNING:MDT - C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs
   line 143 - No Driver Found for instance plb_ddr_controller_i. To avoid seeing
   this warning, assign the appropriate driver or driver "generic 1.00.a " to
   instance plb_ddr_controller_i

  - plb_bram_if_cntlr_i
WARNING:MDT - C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs
   line 169 - No Driver Found for instance plb_bram_if_cntlr_i. To avoid seeing
   this warning, assign the appropriate driver or driver "generic 1.00.a " to
   instance plb_bram_if_cntlr_i

  - opb_bus
  - opb_gpio_0
  - opb_intc_i
  - RS232_1
  - ms_rst_4regs_0
  - opb_slave1_0
  - opb_timer_0
  - plb_psb_bridge_i
WARNING:MDT - C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs
   line 306 - No Driver Found for instance plb_psb_bridge_i. To avoid seeing
   this warning, assign the appropriate driver or driver "generic 1.00.a " to
   instance plb_psb_bridge_i

  - plb_emc_0
INFO:MDT - List of peripherals addressable from processor instance
   ppc405_ppcjtag_chain : 

Building Directory Structure for ppc405_i



Generating platform libraries and device drivers ...

Running CopyFiles ...

Copying files for os uCOS-II_v2_86_a from
C:\edk_user_repository\Micrium\bsp\uCOS-II_v2_86_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\uCOS-II_v2
_86_a\ ...



Copying files for driver plbarb_v1_01_a from
C:\EDK\sw\XilinxProcessorIPLib\drivers\plbarb_v1_01_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\plbarb_v1_
01_a\ ...



Copying files for driver plb2opb_v1_00_a from
C:\EDK\sw\XilinxProcessorIPLib\drivers\plb2opb_v1_00_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\plb2opb_v1
_00_a\ ...



Copying files for driver opbarb_v1_02_a from
C:\EDK\sw\XilinxProcessorIPLib\drivers\opbarb_v1_02_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\opbarb_v1_
02_a\ ...



Copying files for driver gpio_v2_01_a from
C:\EDK\sw\XilinxProcessorIPLib\drivers\gpio_v2_01_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\gpio_v2_01
_a\ ...



Copying files for driver intc_v1_00_c from
C:\EDK\sw\XilinxProcessorIPLib\drivers\intc_v1_00_c\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\intc_v1_00
_c\ ...



Copying files for driver uartlite_v1_01_a from
C:\EDK\sw\XilinxProcessorIPLib\drivers\uartlite_v1_01_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\uartlite_v
1_01_a\ ...



Copying files for driver ms_rst_4regs_v1_00_a from
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\drivers\ms_rst_4regs_v1_00
_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\ms_rst_4re
gs_v1_00_a\ ...



Copying files for driver opb_slave1_v1_00_a from
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\drivers\opb_slave1_v1_00_a
\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\opb_slave1
_v1_00_a\ ...



Copying files for driver tmrctr_v1_00_b from
C:\EDK\sw\XilinxProcessorIPLib\drivers\tmrctr_v1_00_b\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\tmrctr_v1_
00_b\ ...



Copying files for driver cpu_ppc405_v1_00_a from
C:\EDK\sw\XilinxProcessorIPLib\drivers\cpu_ppc405_v1_00_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\cpu_ppc405
_v1_00_a\ ...



Running DRCs for OSes, Drivers and Libraries ... 
uC/OS-II DRC ...

Running generate for OS'es, Drivers and Libraries ... 



Running post_generate for OS'es, Drivers and Libraries ... 

Running make for Drivers and Libraries ... 

Configuring make for target include using:

make -s include "COMPILER=powerpc-eabi-gcc" "ARCHIVER=powerpc-eabi-ar"
"COMPILER_FLAGS= -O2 -c" "EXTRA_COMPILER_FLAGS=-g" 



Configuring make for target libs using:

make -s libs "COMPILER=powerpc-eabi-gcc" "ARCHIVER=powerpc-eabi-ar"
"COMPILER_FLAGS= -O2 -c" "EXTRA_COMPILER_FLAGS=-g" 
Compiling common


powerpc-eabi-ar: creating ../../../lib/libxil.a


Compiling ipif


Compiling bsp


Compiling plb_arbiter


Compiling plb_to_opb


Compiling opbarb


Compiling gpio


Compiling intc


Compiling uartlite


Compiling ms_rst_4regs


Compiling opb_slave1


Compiling tmrctr


Compiling cpu_ppc405



Libraries generated in
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\lib\ directory

Running execs_generate for OS'es, Drivers and Libraries ... 

Building Directory Structure for ppc405_ppcjtag_chain



Generating platform libraries and device drivers ...

Running CopyFiles ...



Copying files for os standalone_v1_00_a from
C:\EDK\sw\lib\bsp\standalone_v1_00_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_ppcjtag_chain\libsr
c\standalone_v1_00_a\ ...



Copying files for driver cpu_ppc405_v1_00_a from
C:\EDK\sw\XilinxProcessorIPLib\drivers\cpu_ppc405_v1_00_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_ppcjtag_chain\libsr
c\cpu_ppc405_v1_00_a\ ...



Running DRCs for OSes, Drivers and Libraries ... 

Running generate for OS'es, Drivers and Libraries ... 

Running post_generate for OS'es, Drivers and Libraries ... 

Running make for Drivers and Libraries ... 

Configuring make for target include using:

make -s include "COMPILER=powerpc-eabi-gcc" "ARCHIVER=powerpc-eabi-ar"
"COMPILER_FLAGS= -O2 -c" "EXTRA_COMPILER_FLAGS=-g" 



Configuring make for target libs using:

make -s libs "COMPILER=powerpc-eabi-gcc" "ARCHIVER=powerpc-eabi-ar"
"COMPILER_FLAGS= -O2 -c" "EXTRA_COMPILER_FLAGS=-g" 
Compiling common


powerpc-eabi-ar: creating ../../../lib/libxil.a


Compiling bsp


Compiling cpu_ppc405



Libraries generated in
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_ppcjtag_chain\lib\
directory

Running execs_generate for OS'es, Drivers and Libraries ... 

LibGen Done. 




Done!

At Local date and time: Tue May 12 17:22:05 2009
 xbash -q -c "cd /cygdrive/c/Baseline_9_Working_Folder/k-rtos-base-profile-task/; /usr/bin/make -f system.make program; exit;" started...

powerpc-eabi-gcc -O2 C:/Micrium/SOFTWARE/EvalBoards/Amirix/AP1000/GNU/EX1_OS/app.c  -o EX1_OS/executable.elf \
      -g    -I./ppc405_i/include/  -L./ppc405_i/lib/  \
  


/usr/bin/bash: igncr: unknown option name


powerpc-eabi-size EX1_OS/executable.elf 
   text	   data	    bss	    dec	    hex	filename
  29518	    508	  11992	  42018	   a422	EX1_OS/executable.elf





Done!

At Local date and time: Tue May 12 17:22:10 2009
 xbash -q -c "cd /cygdrive/c/Baseline_9_Working_Folder/k-rtos-base-profile-task/; /usr/bin/make -f system.make init_bram; exit;" started...

*********************************************
Initializing BRAM contents of the bitstream
*********************************************
bitinit system.mhs  -pe ppc405_i EX1_OS/executable.elf  \
-bt implementation/system.bit -o implementation/download.bit


/usr/bin/bash: igncr: unknown option name



bitinit version Xilinx EDK 9.1.02 Build EDK_J_SP2.4
Copyright (c) Xilinx Inc. 2002.

Parsing MHS File system.mhs...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/ppc405_v2_00_c/data/ppc405_v2_1_0.tcl ...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_v34_v1_02_a/data/plb_v34_v2_1_0.tcl
...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_bram_if_cntlr_v1_00_b/data/plb_bram_if
_cntlr_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb2opb_bridge_v1_01_a/data/plb2opb_bridge
_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/opb_intc_v1_00_c/data/opb_intc_v2_1_0.tcl
...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/jtagppc_cntlr_v2_00_a/data/jtagppc_cntlr_v
2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_emc_v2_00_a/data/plb_emc_v2_1_0.tcl
...

Overriding IP level properties ...
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\modified_plb_ddr
   _controller_v1_00_c\data\modified_plb_ddr_controller_v2_1_0.mpd line 50 -
   plb_ddr_controller_i (modified_plb_ddr_controller) tool is overriding
   PARAMETER C_FAMILY value to 
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 41 - bram (bram_block) tool is overriding PARAMETER C_FAMILY
   value to 
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 38 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_FAMILY value to 
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 38 - opb_intc_i (opb_intc) tool is overriding PARAMETER C_FAMILY
   value to 
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\plb_psb_bridge_v
   1_00_a\data\plb_psb_bridge_v2_1_0.mpd line 97 - plb_psb_bridge_i
   (plb_psb_bridge) tool is overriding PARAMETER C_FAMILY value to 
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\ppc405_v2_00_c\data\ppc405_v2_1_0.mpd
   line 45 - ppc405_ppcjtag_chain (ppc405) tcl is overriding PARAMETER
   C_ISOCM_DCR_HIGHADDR value to 0b0000010011
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\ppc405_v2_00_c\data\ppc405_v2_1_0.mpd
   line 47 - ppc405_ppcjtag_chain (ppc405) tcl is overriding PARAMETER
   C_DSOCM_DCR_HIGHADDR value to 0b0000100011
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\jtagppc_cntlr_v2_00_a\data\jtagppc_cntl
   r_v2_1_0.mpd line 35 - jtagppc_0 (jtagppc_cntlr) tool is overriding PARAMETER
   C_DEVICE value to 
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\ms_rst_4regs_v1_
   00_a\data\ms_rst_4regs_v2_1_0.mpd line 34 - ms_rst_4regs_0 (ms_rst_4regs)
   tool is overriding PARAMETER C_FAMILY value to 
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\opb_slave1_v1_00
   _a\data\opb_slave1_v2_1_0.mpd line 34 - opb_slave1_0 (opb_slave1) tool is
   overriding PARAMETER C_FAMILY value to 
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpio_v2_1_0.m
   pd line 40 - opb_gpio_0 (opb_gpio) tool is overriding PARAMETER C_FAMILY
   value to 
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_timer_v1_00_b\data\opb_timer_v2_1_0
   .mpd line 34 - opb_timer_0 (opb_timer) tool is overriding PARAMETER C_FAMILY
   value to 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/bram_if_cntlr_v1_00_b/data/bram_if_cntlr_v
2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/emc_common_v2_00_a/data/emc_common_v2_1_0.
tcl ...


Address Map for Processor ppc405_i
  (0b0000000000-0b0011111111) plb_bus	dcr_bus
  (0b0100000000-0b0111111111) plb2opb_bridge_i	dcr_bus
  (0b1000010000-0b1000010011) ppc405_i	
  (0b1000100000-0b1000100011) ppc405_i	
  (0000000000-0x1fffffff) plb_ddr_controller_i	plb_bus
  (0x29000000-0x29ffffff) opb_gpio_0	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4c000000-0x4c00ffff) RS232_1	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4d000000-0x4dffffff) opb_intc_i	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4f000000-0x4f00ffff) ms_rst_4regs_0	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4ff00000-0x4ff03fff) opb_slave1_0	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4fff0000-0x4fffffff) opb_timer_0	plb_bus->plb2opb_bridge_i->opb_bus
  (0x50000000-0x50ffffff) plb_emc_0	plb_bus
  (0xffff0000-0xffffffff) plb_bram_if_cntlr_i	plb_bus
Address Map for Processor ppc405_ppcjtag_chain
  (0b0000010000-0b0000010011) ppc405_ppcjtag_chain	
  (0b0000100000-0b0000100011) ppc405_ppcjtag_chain	

Initializing Memory...
Checking ELFs associated with PPC405 instance ppc405_i for overlap...


Analyzing file EX1_OS/executable.elf...
Running Data2Mem with the following command:
data2mem -bm "implementation/system_bd" -bt "implementation/system.bit"  -bd
"EX1_OS/executable.elf" tag ppc405_i  -o b implementation/download.bit 


Memory Initialization completed successfully.





Done!

At Local date and time: Tue May 12 17:44:04 2009
 xbash -q -c "cd /cygdrive/c/Baseline_9_Working_Folder/k-rtos-base-profile-task/; /usr/bin/make -f system.make swclean; exit;" started...

rm -rf ppc405_i/lib/
rm -rf ppc405_ppcjtag_chain/lib/
rm -f libgen.log
rm -f EX1_OS/executable.elf 



/usr/bin/bash: igncr: unknown option name




Done!

At Local date and time: Tue May 12 17:44:15 2009
 xbash -q -c "cd /cygdrive/c/Baseline_9_Working_Folder/k-rtos-base-profile-task/; /usr/bin/make -f system.make libs; exit;" started...

*********************************************
Creating software libraries...
*********************************************
libgen -mhs system.mhs -p xc2vp100ff1704-6  system.mss


/usr/bin/bash: igncr: unknown option name


libgen
Xilinx EDK 9.1.02 Build EDK_J_SP2.4
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.



Command Line: libgen -mhs system.mhs -p xc2vp100ff1704-6 system.mss 



Output Directory (-od)		: C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\
Part (-p)			: virtex2p

Software Specification file	: system.mss


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/ppc405_v2_00_c/data/ppc405_v2_1_0.tcl ...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_v34_v1_02_a/data/plb_v34_v2_1_0.tcl
...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_bram_if_cntlr_v1_00_b/data/plb_bram_if
_cntlr_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb2opb_bridge_v1_01_a/data/plb2opb_bridge
_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/opb_intc_v1_00_c/data/opb_intc_v2_1_0.tcl
...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/jtagppc_cntlr_v2_00_a/data/jtagppc_cntlr_v
2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_emc_v2_00_a/data/plb_emc_v2_1_0.tcl
...

Overriding IP level properties ...


INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\modified_plb_ddr
   _controller_v1_00_c\data\modified_plb_ddr_controller_v2_1_0.mpd line 50 -
   plb_ddr_controller_i (modified_plb_ddr_controller) tool is overriding
   PARAMETER C_FAMILY value to virtex2p
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 41 - bram (bram_block) tool is overriding PARAMETER C_FAMILY
   value to virtex2p
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 38 - opb_intc_i (opb_intc) tool is overriding PARAMETER C_FAMILY
   value to virtex2p
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\ppc405_v2_00_c\data\ppc405_v2_1_0.mpd
   line 45 - ppc405_ppcjtag_chain (ppc405) tcl is overriding PARAMETER
   C_ISOCM_DCR_HIGHADDR value to 0b0000010011
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\ppc405_v2_00_c\data\ppc405_v2_1_0.mpd
   line 47 - ppc405_ppcjtag_chain (ppc405) tcl is overriding PARAMETER
   C_DSOCM_DCR_HIGHADDR value to 0b0000100011
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\jtagppc_cntlr_v2_00_a\data\jtagppc_cntl
   r_v2_1_0.mpd line 35 - jtagppc_0 (jtagppc_cntlr) tool is overriding PARAMETER
   C_DEVICE value to 2vp100
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpio_v2_1_0.m
   pd line 40 - opb_gpio_0 (opb_gpio) tool is overriding PARAMETER C_FAMILY
   value to virtex2p
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_timer_v1_00_b\data\opb_timer_v2_1_0
   .mpd line 34 - opb_timer_0 (opb_timer) tool is overriding PARAMETER C_FAMILY
   value to virtex2p

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/bram_if_cntlr_v1_00_b/data/bram_if_cntlr_v
2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/emc_common_v2_00_a/data/emc_common_v2_1_0.
tcl ...


Address Map for Processor ppc405_i
  (0b0000000000-0b0011111111) plb_bus	dcr_bus
  (0b0100000000-0b0111111111) plb2opb_bridge_i	dcr_bus
  (0b1000010000-0b1000010011) ppc405_i	
  (0b1000100000-0b1000100011) ppc405_i	
  (0000000000-0x1fffffff) plb_ddr_controller_i	plb_bus
  (0x29000000-0x29ffffff) opb_gpio_0	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4c000000-0x4c00ffff) RS232_1	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4d000000-0x4dffffff) opb_intc_i	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4f000000-0x4f00ffff) ms_rst_4regs_0	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4ff00000-0x4ff03fff) opb_slave1_0	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4fff0000-0x4fffffff) opb_timer_0	plb_bus->plb2opb_bridge_i->opb_bus
  (0x50000000-0x50ffffff) plb_emc_0	plb_bus
  (0xffff0000-0xffffffff) plb_bram_if_cntlr_i	plb_bus
Address Map for Processor ppc405_ppcjtag_chain
  (0b0000010000-0b0000010011) ppc405_ppcjtag_chain	
  (0b0000100000-0b0000100011) ppc405_ppcjtag_chain	

Check platform address map ...

Overriding system level properties ...
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 41 - plb_bus (plb_v34) tool is overriding PARAMETER C_PLB_NUM_MASTERS
   value to 3
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 43 - plb_bus (plb_v34) tool is overriding PARAMETER C_PLB_MID_WIDTH
   value to 2
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 44 - plb_bus (plb_v34) tool is overriding PARAMETER C_PLB_AWIDTH value
   to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 45 - plb_bus (plb_v34) tool is overriding PARAMETER C_PLB_DWIDTH value
   to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 49 - plb_bus (plb_v34) tool is overriding PARAMETER C_DCR_AWIDTH value
   to 10
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 50 - plb_bus (plb_v34) tool is overriding PARAMETER C_DCR_DWIDTH value
   to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\modified_plb_ddr
   _controller_v1_00_c\data\modified_plb_ddr_controller_v2_1_0.mpd line 53 -
   plb_ddr_controller_i (modified_plb_ddr_controller) tool is overriding
   PARAMETER C_PLB_NUM_MASTERS value to 3
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\modified_plb_ddr
   _controller_v1_00_c\data\modified_plb_ddr_controller_v2_1_0.mpd line 54 -
   plb_ddr_controller_i (modified_plb_ddr_controller) tool is overriding
   PARAMETER C_PLB_MID_WIDTH value to 2
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\modified_plb_ddr
   _controller_v1_00_c\data\modified_plb_ddr_controller_v2_1_0.mpd line 55 -
   plb_ddr_controller_i (modified_plb_ddr_controller) tool is overriding
   PARAMETER C_PLB_AWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\modified_plb_ddr
   _controller_v1_00_c\data\modified_plb_ddr_controller_v2_1_0.mpd line 56 -
   plb_ddr_controller_i (modified_plb_ddr_controller) tool is overriding
   PARAMETER C_PLB_DWIDTH value to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\data\plb_bram
   _if_cntlr_v2_1_0.mpd line 42 - plb_bram_if_cntlr_i (plb_bram_if_cntlr) tool
   is overriding PARAMETER c_num_masters value to 3
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\data\plb_bram
   _if_cntlr_v2_1_0.mpd line 46 - plb_bram_if_cntlr_i (plb_bram_if_cntlr) tool
   is overriding PARAMETER c_plb_dwidth value to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\data\plb_bram
   _if_cntlr_v2_1_0.mpd line 47 - plb_bram_if_cntlr_i (plb_bram_if_cntlr) tool
   is overriding PARAMETER c_plb_awidth value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\data\plb_bram
   _if_cntlr_v2_1_0.mpd line 49 - plb_bram_if_cntlr_i (plb_bram_if_cntlr) tool
   is overriding PARAMETER c_plb_mid_width value to 2


INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 38 - bram (bram_block) tool is overriding PARAMETER C_PORT_DWIDTH
   value to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 39 - bram (bram_block) tool is overriding PARAMETER C_PORT_AWIDTH
   value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 40 - bram (bram_block) tool is overriding PARAMETER C_NUM_WE
   value to 8
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 48 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_PLB_AWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 49 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_PLB_DWIDTH value to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 50 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_PLB_NUM_MASTERS value to 3
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 51 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_PLB_MID_WIDTH value to 2
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 52 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 53 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 56 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_DCR_AWIDTH value to 10
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 57 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_DCR_DWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 36 - opb_bus (opb_v20) tool is overriding PARAMETER C_OPB_AWIDTH value
   to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 37 - opb_bus (opb_v20) tool is overriding PARAMETER C_OPB_DWIDTH value
   to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 38 - opb_bus (opb_v20) tool is overriding PARAMETER C_NUM_MASTERS value
   to 2
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 39 - opb_bus (opb_v20) tool is overriding PARAMETER C_NUM_SLAVES value
   to 7
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 42 - opb_intc_i (opb_intc) tool is overriding PARAMETER C_OPB_AWIDTH
   value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 43 - opb_intc_i (opb_intc) tool is overriding PARAMETER C_OPB_DWIDTH
   value to 32
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core_v2_1_0.tc
l ...
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 46 - opb_intc_i (opb_intc) tcl is overriding PARAMETER
   C_NUM_INTR_INPUTS value to 21
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core_v2_1_0.tc
l ...
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 47 - opb_intc_i (opb_intc) tcl is overriding PARAMETER C_KIND_OF_INTR
   value to 0b00000000000000000000000001000000
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core_v2_1_0.tc
l ...


INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 48 - opb_intc_i (opb_intc) tcl is overriding PARAMETER C_KIND_OF_EDGE
   value to 0b00000000000000000000000001000000
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core_v2_1_0.tc
l ...
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 49 - opb_intc_i (opb_intc) tcl is overriding PARAMETER C_KIND_OF_LVL
   value to 0b00000000000000000000000000000001
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_uartlite_v1_00_b\data\opb_uartlite_
   v2_1_0.mpd line 37 - RS232_1 (opb_uartlite) tool is overriding PARAMETER
   C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_uartlite_v1_00_b\data\opb_uartlite_
   v2_1_0.mpd line 38 - RS232_1 (opb_uartlite) tool is overriding PARAMETER
   C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\opbslave_ext_bri
   dge_v3_10_a\data\opbslave_ext_bridge_v2_1_0.mpd line 20 -
   opbslave_ext_bridge_i (opbslave_ext_bridge) tool is overriding PARAMETER
   C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\opbslave_ext_bri
   dge_v3_10_a\data\opbslave_ext_bridge_v2_1_0.mpd line 21 -
   opbslave_ext_bridge_i (opbslave_ext_bridge) tool is overriding PARAMETER
   C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\plb_psb_bridge_v
   1_00_a\data\plb_psb_bridge_v2_1_0.mpd line 87 - plb_psb_bridge_i
   (plb_psb_bridge) tool is overriding PARAMETER C_PLB_NUM_MASTERS value to 3
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\plb_psb_bridge_v
   1_00_a\data\plb_psb_bridge_v2_1_0.mpd line 88 - plb_psb_bridge_i
   (plb_psb_bridge) tool is overriding PARAMETER C_PLB_MID_WIDTH value to 2
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\plb_psb_bridge_v
   1_00_a\data\plb_psb_bridge_v2_1_0.mpd line 93 - plb_psb_bridge_i
   (plb_psb_bridge) tool is overriding PARAMETER C_PLB_AWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\plb_psb_bridge_v
   1_00_a\data\plb_psb_bridge_v2_1_0.mpd line 94 - plb_psb_bridge_i
   (plb_psb_bridge) tool is overriding PARAMETER C_PLB_DWIDTH value to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\dcr_v29_v1_00_a\data\dcr_v29_v2_1_0.mpd
   line 38 - dcr_bus (dcr_v29) tool is overriding PARAMETER C_DCR_NUM_SLAVES
   value to 2
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\dcr_v29_v1_00_a\data\dcr_v29_v2_1_0.mpd
   line 39 - dcr_bus (dcr_v29) tool is overriding PARAMETER C_DCR_AWIDTH value
   to 10
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\dcr_v29_v1_00_a\data\dcr_v29_v2_1_0.mpd
   line 40 - dcr_bus (dcr_v29) tool is overriding PARAMETER C_DCR_DWIDTH value
   to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\ms_rst_4regs_v1_
   00_a\data\ms_rst_4regs_v2_1_0.mpd line 31 - ms_rst_4regs_0 (ms_rst_4regs)
   tool is overriding PARAMETER C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\ms_rst_4regs_v1_
   00_a\data\ms_rst_4regs_v2_1_0.mpd line 32 - ms_rst_4regs_0 (ms_rst_4regs)
   tool is overriding PARAMETER C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\opb_slave1_v1_00
   _a\data\opb_slave1_v2_1_0.mpd line 31 - opb_slave1_0 (opb_slave1) tool is
   overriding PARAMETER C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\opb_slave1_v1_00
   _a\data\opb_slave1_v2_1_0.mpd line 32 - opb_slave1_0 (opb_slave1) tool is
   overriding PARAMETER C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_emc_v2_00_a\data\plb_emc_v2_1_0.mpd
   line 38 - plb_emc_0 (plb_emc) tool is overriding PARAMETER C_NUM_MASTERS
   value to 3
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_emc_v2_00_a\data\plb_emc_v2_1_0.mpd
   line 92 - plb_emc_0 (plb_emc) tool is overriding PARAMETER C_PLB_DWIDTH value
   to 64


INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_emc_v2_00_a\data\plb_emc_v2_1_0.mpd
   line 93 - plb_emc_0 (plb_emc) tool is overriding PARAMETER C_PLB_AWIDTH value
   to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_emc_v2_00_a\data\plb_emc_v2_1_0.mpd
   line 96 - plb_emc_0 (plb_emc) tool is overriding PARAMETER C_PLB_MID_WIDTH
   value to 2
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpio_v2_1_0.m
   pd line 38 - opb_gpio_0 (opb_gpio) tool is overriding PARAMETER C_OPB_AWIDTH
   value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpio_v2_1_0.m
   pd line 39 - opb_gpio_0 (opb_gpio) tool is overriding PARAMETER C_OPB_DWIDTH
   value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_timer_v1_00_b\data\opb_timer_v2_1_0
   .mpd line 41 - opb_timer_0 (opb_timer) tool is overriding PARAMETER
   C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_timer_v1_00_b\data\opb_timer_v2_1_0
   .mpd line 42 - opb_timer_0 (opb_timer) tool is overriding PARAMETER
   C_OPB_DWIDTH value to 32

Running system level Update ...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core_v2_1_0.tc
l ...

Check platform configuration ...
INFO:MDT - IPNAME:modified_plb_ddr_controller INSTANCE:plb_ddr_controller_i -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs line 143 -
   An example UCF for this core is available and must be modified for use in the
   system. Please refer to the EDK Getting Started guide for the location of
   this file.
IPNAME:plb_v34 INSTANCE:plb_bus -
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs line 129 - 3
master(s) : 5 slave(s)
IPNAME:opb_v20 INSTANCE:opb_bus -
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs line 205 - 2
master(s) : 7 slave(s)
IPNAME:dcr_v29 INSTANCE:dcr_bus -
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs line 338 - 1
master(s) : 2 slave(s)

Check port drivers...



Performing Clock DRCs...

WARNING:MDT - No Top-level Input clock for the design. 


INFO:MDT - The following PARAMETERs of os uCOS-II are ignored as their category
   selection PARAMETER uC-Probe is set to "false" in MSS 
WARNING:MDT - C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mss
   line 20 - Ignoring PARAMETER uC-Probe  ...
WARNING:MDT - C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mss
   line 53 - PARAMETER use_dcr is deprecated !. The parameter USE_DCR for the
   intc driver has been deprecated.  Any reference to this parameter in the MSS
   file will be ignored..
   To avoid seeing this Warning again, please remove PARAMETER use_dcr.
INFO:MDT - List of peripherals addressable from processor instance ppc405_i : 
  - plb_bus
  - plb2opb_bridge_i
  - plb_ddr_controller_i
WARNING:MDT - C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs
   line 143 - No Driver Found for instance plb_ddr_controller_i. To avoid seeing
   this warning, assign the appropriate driver or driver "generic 1.00.a " to
   instance plb_ddr_controller_i

  - plb_bram_if_cntlr_i
WARNING:MDT - C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs
   line 169 - No Driver Found for instance plb_bram_if_cntlr_i. To avoid seeing
   this warning, assign the appropriate driver or driver "generic 1.00.a " to
   instance plb_bram_if_cntlr_i

  - opb_bus
  - opb_gpio_0
  - opb_intc_i
  - RS232_1
  - ms_rst_4regs_0
  - opb_slave1_0
  - opb_timer_0
  - plb_psb_bridge_i
WARNING:MDT - C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs
   line 306 - No Driver Found for instance plb_psb_bridge_i. To avoid seeing
   this warning, assign the appropriate driver or driver "generic 1.00.a " to
   instance plb_psb_bridge_i

  - plb_emc_0
INFO:MDT - List of peripherals addressable from processor instance
   ppc405_ppcjtag_chain : 

Building Directory Structure for ppc405_i



Generating platform libraries and device drivers ...

Running CopyFiles ...

Copying files for os uCOS-II_v2_86_a from
C:\edk_user_repository\Micrium\bsp\uCOS-II_v2_86_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\uCOS-II_v2
_86_a\ ...



Copying files for driver plbarb_v1_01_a from
C:\EDK\sw\XilinxProcessorIPLib\drivers\plbarb_v1_01_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\plbarb_v1_
01_a\ ...



Copying files for driver plb2opb_v1_00_a from
C:\EDK\sw\XilinxProcessorIPLib\drivers\plb2opb_v1_00_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\plb2opb_v1
_00_a\ ...



Copying files for driver opbarb_v1_02_a from
C:\EDK\sw\XilinxProcessorIPLib\drivers\opbarb_v1_02_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\opbarb_v1_
02_a\ ...



Copying files for driver gpio_v2_01_a from
C:\EDK\sw\XilinxProcessorIPLib\drivers\gpio_v2_01_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\gpio_v2_01
_a\ ...



Copying files for driver intc_v1_00_c from
C:\EDK\sw\XilinxProcessorIPLib\drivers\intc_v1_00_c\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\intc_v1_00
_c\ ...



Copying files for driver uartlite_v1_01_a from
C:\EDK\sw\XilinxProcessorIPLib\drivers\uartlite_v1_01_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\uartlite_v
1_01_a\ ...



Copying files for driver ms_rst_4regs_v1_00_a from
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\drivers\ms_rst_4regs_v1_00
_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\ms_rst_4re
gs_v1_00_a\ ...



Copying files for driver opb_slave1_v1_00_a from
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\drivers\opb_slave1_v1_00_a
\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\opb_slave1
_v1_00_a\ ...



Copying files for driver tmrctr_v1_00_b from
C:\EDK\sw\XilinxProcessorIPLib\drivers\tmrctr_v1_00_b\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\tmrctr_v1_
00_b\ ...



Copying files for driver cpu_ppc405_v1_00_a from
C:\EDK\sw\XilinxProcessorIPLib\drivers\cpu_ppc405_v1_00_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\cpu_ppc405
_v1_00_a\ ...



Running DRCs for OSes, Drivers and Libraries ... 
uC/OS-II DRC ...

Running generate for OS'es, Drivers and Libraries ... 



Running post_generate for OS'es, Drivers and Libraries ... 

Running make for Drivers and Libraries ... 

Configuring make for target include using:

make -s include "COMPILER=powerpc-eabi-gcc" "ARCHIVER=powerpc-eabi-ar"
"COMPILER_FLAGS= -O2 -c" "EXTRA_COMPILER_FLAGS=-g" 



Configuring make for target libs using:

make -s libs "COMPILER=powerpc-eabi-gcc" "ARCHIVER=powerpc-eabi-ar"
"COMPILER_FLAGS= -O2 -c" "EXTRA_COMPILER_FLAGS=-g" 
Compiling common


powerpc-eabi-ar: creating ../../../lib/libxil.a


Compiling ipif


Compiling bsp


Compiling plb_arbiter


Compiling plb_to_opb


Compiling opbarb


Compiling gpio


Compiling intc


Compiling uartlite


Compiling ms_rst_4regs


Compiling opb_slave1


Compiling tmrctr


Compiling cpu_ppc405



Libraries generated in
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\lib\ directory

Running execs_generate for OS'es, Drivers and Libraries ... 

Building Directory Structure for ppc405_ppcjtag_chain



Generating platform libraries and device drivers ...

Running CopyFiles ...

Copying files for os standalone_v1_00_a from
C:\EDK\sw\lib\bsp\standalone_v1_00_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_ppcjtag_chain\libsr
c\standalone_v1_00_a\ ...



Copying files for driver cpu_ppc405_v1_00_a from
C:\EDK\sw\XilinxProcessorIPLib\drivers\cpu_ppc405_v1_00_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_ppcjtag_chain\libsr
c\cpu_ppc405_v1_00_a\ ...



Running DRCs for OSes, Drivers and Libraries ... 

Running generate for OS'es, Drivers and Libraries ... 

Running post_generate for OS'es, Drivers and Libraries ... 



Running make for Drivers and Libraries ... 

Configuring make for target include using:

make -s include "COMPILER=powerpc-eabi-gcc" "ARCHIVER=powerpc-eabi-ar"
"COMPILER_FLAGS= -O2 -c" "EXTRA_COMPILER_FLAGS=-g" 



Configuring make for target libs using:

make -s libs "COMPILER=powerpc-eabi-gcc" "ARCHIVER=powerpc-eabi-ar"
"COMPILER_FLAGS= -O2 -c" "EXTRA_COMPILER_FLAGS=-g" 
Compiling common


Compiling bsp


powerpc-eabi-ar: creating ../../../lib/libxil.a


Compiling cpu_ppc405



Libraries generated in
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_ppcjtag_chain\lib\
directory

Running execs_generate for OS'es, Drivers and Libraries ... 

LibGen Done. 




Done!

At Local date and time: Tue May 12 17:44:43 2009
 xbash -q -c "cd /cygdrive/c/Baseline_9_Working_Folder/k-rtos-base-profile-task/; /usr/bin/make -f system.make program; exit;" started...

powerpc-eabi-gcc -O2 C:/Micrium/SOFTWARE/EvalBoards/Amirix/AP1000/GNU/EX1_OS/app.c  -o EX1_OS/executable.elf \
      -g    -I./ppc405_i/include/  -L./ppc405_i/lib/  \
  


/usr/bin/bash: igncr: unknown option name


powerpc-eabi-size EX1_OS/executable.elf 
   text	   data	    bss	    dec	    hex	filename
  29530	    508	  11996	  42034	   a432	EX1_OS/executable.elf







Done!

At Local date and time: Tue May 12 17:45:45 2009
 xbash -q -c "cd /cygdrive/c/Baseline_9_Working_Folder/k-rtos-base-profile-task/; /usr/bin/make -f system.make hwclean; exit;" started...

rm -f implementation/system.ngc
rm -f platgen.log
rm -f implementation/system.bmm
rm -f implementation/system.bit
rm -f implementation/system.ncd
rm -f implementation/system_bd.bmm 


/usr/bin/bash: igncr: unknown option name


rm -rf implementation synthesis xst hdl
rm -rf xst.srp system.srp




Done!

At Local date and time: Tue May 12 17:45:50 2009
 xbash -q -c "cd /cygdrive/c/Baseline_9_Working_Folder/k-rtos-base-profile-task/; /usr/bin/make -f system.make bits; exit;" started...

/usr/bin/bash: igncr: unknown option name


****************************************************
Creating system netlist for hardware specification..
****************************************************
platgen -p xc2vp100ff1704-6 -lang vhdl   system.mhs



Release Xilinx EDK 9.1.02 - platgen EDK_J_SP2.4
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.




Command Line: platgen -p xc2vp100ff1704-6 -lang vhdl system.mhs 

Parse system.mhs ...

Read MPD definitions ...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/ppc405_v2_00_c/data/ppc405_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_v34_v1_02_a/data/plb_v34_v2_1_0.tcl
...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_bram_if_cntlr_v1_00_b/data/plb_bram_if
_cntlr_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb2opb_bridge_v1_01_a/data/plb2opb_bridge
_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/opb_intc_v1_00_c/data/opb_intc_v2_1_0.tcl
...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/jtagppc_cntlr_v2_00_a/data/jtagppc_cntlr_v
2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_emc_v2_00_a/data/plb_emc_v2_1_0.tcl
...

Overriding IP level properties ...


INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\modified_plb_ddr
   _controller_v1_00_c\data\modified_plb_ddr_controller_v2_1_0.mpd line 50 -
   plb_ddr_controller_i (modified_plb_ddr_controller) tool is overriding
   PARAMETER C_FAMILY value to virtex2p
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 41 - bram (bram_block) tool is overriding PARAMETER C_FAMILY
   value to virtex2p
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 38 - opb_intc_i (opb_intc) tool is overriding PARAMETER C_FAMILY
   value to virtex2p
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\ppc405_v2_00_c\data\ppc405_v2_1_0.mpd
   line 45 - ppc405_ppcjtag_chain (ppc405) tcl is overriding PARAMETER
   C_ISOCM_DCR_HIGHADDR value to 0b0000010011
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\ppc405_v2_00_c\data\ppc405_v2_1_0.mpd
   line 47 - ppc405_ppcjtag_chain (ppc405) tcl is overriding PARAMETER
   C_DSOCM_DCR_HIGHADDR value to 0b0000100011
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\jtagppc_cntlr_v2_00_a\data\jtagppc_cntl
   r_v2_1_0.mpd line 35 - jtagppc_0 (jtagppc_cntlr) tool is overriding PARAMETER
   C_DEVICE value to 2vp100
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpio_v2_1_0.m
   pd line 40 - opb_gpio_0 (opb_gpio) tool is overriding PARAMETER C_FAMILY
   value to virtex2p
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_timer_v1_00_b\data\opb_timer_v2_1_0
   .mpd line 34 - opb_timer_0 (opb_timer) tool is overriding PARAMETER C_FAMILY
   value to virtex2p

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/bram_if_cntlr_v1_00_b/data/bram_if_cntlr_v
2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/emc_common_v2_00_a/data/emc_common_v2_1_0.
tcl ...


Address Map for Processor ppc405_i
  (0b0000000000-0b0011111111) plb_bus	dcr_bus
  (0b0100000000-0b0111111111) plb2opb_bridge_i	dcr_bus
  (0b1000010000-0b1000010011) ppc405_i	
  (0b1000100000-0b1000100011) ppc405_i	
  (0000000000-0x1fffffff) plb_ddr_controller_i	plb_bus
  (0x29000000-0x29ffffff) opb_gpio_0	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4c000000-0x4c00ffff) RS232_1	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4d000000-0x4dffffff) opb_intc_i	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4f000000-0x4f00ffff) ms_rst_4regs_0	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4ff00000-0x4ff03fff) opb_slave1_0	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4fff0000-0x4fffffff) opb_timer_0	plb_bus->plb2opb_bridge_i->opb_bus
  (0x50000000-0x50ffffff) plb_emc_0	plb_bus
  (0xffff0000-0xffffffff) plb_bram_if_cntlr_i	plb_bus
Address Map for Processor ppc405_ppcjtag_chain
  (0b0000010000-0b0000010011) ppc405_ppcjtag_chain	
  (0b0000100000-0b0000100011) ppc405_ppcjtag_chain	

Check platform address map ...

Overriding system level properties ...
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 41 - plb_bus (plb_v34) tool is overriding PARAMETER C_PLB_NUM_MASTERS
   value to 3
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 43 - plb_bus (plb_v34) tool is overriding PARAMETER C_PLB_MID_WIDTH
   value to 2
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 44 - plb_bus (plb_v34) tool is overriding PARAMETER C_PLB_AWIDTH value
   to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 45 - plb_bus (plb_v34) tool is overriding PARAMETER C_PLB_DWIDTH value
   to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 49 - plb_bus (plb_v34) tool is overriding PARAMETER C_DCR_AWIDTH value
   to 10
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 50 - plb_bus (plb_v34) tool is overriding PARAMETER C_DCR_DWIDTH value
   to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\modified_plb_ddr
   _controller_v1_00_c\data\modified_plb_ddr_controller_v2_1_0.mpd line 53 -
   plb_ddr_controller_i (modified_plb_ddr_controller) tool is overriding
   PARAMETER C_PLB_NUM_MASTERS value to 3
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\modified_plb_ddr
   _controller_v1_00_c\data\modified_plb_ddr_controller_v2_1_0.mpd line 54 -
   plb_ddr_controller_i (modified_plb_ddr_controller) tool is overriding
   PARAMETER C_PLB_MID_WIDTH value to 2
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\modified_plb_ddr
   _controller_v1_00_c\data\modified_plb_ddr_controller_v2_1_0.mpd line 55 -
   plb_ddr_controller_i (modified_plb_ddr_controller) tool is overriding
   PARAMETER C_PLB_AWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\modified_plb_ddr
   _controller_v1_00_c\data\modified_plb_ddr_controller_v2_1_0.mpd line 56 -
   plb_ddr_controller_i (modified_plb_ddr_controller) tool is overriding
   PARAMETER C_PLB_DWIDTH value to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\data\plb_bram
   _if_cntlr_v2_1_0.mpd line 42 - plb_bram_if_cntlr_i (plb_bram_if_cntlr) tool
   is overriding PARAMETER c_num_masters value to 3
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\data\plb_bram
   _if_cntlr_v2_1_0.mpd line 46 - plb_bram_if_cntlr_i (plb_bram_if_cntlr) tool
   is overriding PARAMETER c_plb_dwidth value to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\data\plb_bram
   _if_cntlr_v2_1_0.mpd line 47 - plb_bram_if_cntlr_i (plb_bram_if_cntlr) tool
   is overriding PARAMETER c_plb_awidth value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\data\plb_bram
   _if_cntlr_v2_1_0.mpd line 49 - plb_bram_if_cntlr_i (plb_bram_if_cntlr) tool
   is overriding PARAMETER c_plb_mid_width value to 2


INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 38 - bram (bram_block) tool is overriding PARAMETER C_PORT_DWIDTH
   value to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 39 - bram (bram_block) tool is overriding PARAMETER C_PORT_AWIDTH
   value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 40 - bram (bram_block) tool is overriding PARAMETER C_NUM_WE
   value to 8
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 48 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_PLB_AWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 49 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_PLB_DWIDTH value to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 50 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_PLB_NUM_MASTERS value to 3
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 51 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_PLB_MID_WIDTH value to 2
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 52 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 53 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 56 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_DCR_AWIDTH value to 10
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 57 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_DCR_DWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 36 - opb_bus (opb_v20) tool is overriding PARAMETER C_OPB_AWIDTH value
   to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 37 - opb_bus (opb_v20) tool is overriding PARAMETER C_OPB_DWIDTH value
   to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 38 - opb_bus (opb_v20) tool is overriding PARAMETER C_NUM_MASTERS value
   to 2
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 39 - opb_bus (opb_v20) tool is overriding PARAMETER C_NUM_SLAVES value
   to 7
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 42 - opb_intc_i (opb_intc) tool is overriding PARAMETER C_OPB_AWIDTH
   value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 43 - opb_intc_i (opb_intc) tool is overriding PARAMETER C_OPB_DWIDTH
   value to 32
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core_v2_1_0.tc
l ...
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 46 - opb_intc_i (opb_intc) tcl is overriding PARAMETER
   C_NUM_INTR_INPUTS value to 21
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core_v2_1_0.tc
l ...
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 47 - opb_intc_i (opb_intc) tcl is overriding PARAMETER C_KIND_OF_INTR
   value to 0b00000000000000000000000001000000
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core_v2_1_0.tc
l ...


INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 48 - opb_intc_i (opb_intc) tcl is overriding PARAMETER C_KIND_OF_EDGE
   value to 0b00000000000000000000000001000000
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core_v2_1_0.tc
l ...
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 49 - opb_intc_i (opb_intc) tcl is overriding PARAMETER C_KIND_OF_LVL
   value to 0b00000000000000000000000000000001
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_uartlite_v1_00_b\data\opb_uartlite_
   v2_1_0.mpd line 37 - RS232_1 (opb_uartlite) tool is overriding PARAMETER
   C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_uartlite_v1_00_b\data\opb_uartlite_
   v2_1_0.mpd line 38 - RS232_1 (opb_uartlite) tool is overriding PARAMETER
   C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\opbslave_ext_bri
   dge_v3_10_a\data\opbslave_ext_bridge_v2_1_0.mpd line 20 -
   opbslave_ext_bridge_i (opbslave_ext_bridge) tool is overriding PARAMETER
   C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\opbslave_ext_bri
   dge_v3_10_a\data\opbslave_ext_bridge_v2_1_0.mpd line 21 -
   opbslave_ext_bridge_i (opbslave_ext_bridge) tool is overriding PARAMETER
   C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\plb_psb_bridge_v
   1_00_a\data\plb_psb_bridge_v2_1_0.mpd line 87 - plb_psb_bridge_i
   (plb_psb_bridge) tool is overriding PARAMETER C_PLB_NUM_MASTERS value to 3
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\plb_psb_bridge_v
   1_00_a\data\plb_psb_bridge_v2_1_0.mpd line 88 - plb_psb_bridge_i
   (plb_psb_bridge) tool is overriding PARAMETER C_PLB_MID_WIDTH value to 2
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\plb_psb_bridge_v
   1_00_a\data\plb_psb_bridge_v2_1_0.mpd line 93 - plb_psb_bridge_i
   (plb_psb_bridge) tool is overriding PARAMETER C_PLB_AWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\plb_psb_bridge_v
   1_00_a\data\plb_psb_bridge_v2_1_0.mpd line 94 - plb_psb_bridge_i
   (plb_psb_bridge) tool is overriding PARAMETER C_PLB_DWIDTH value to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\dcr_v29_v1_00_a\data\dcr_v29_v2_1_0.mpd
   line 38 - dcr_bus (dcr_v29) tool is overriding PARAMETER C_DCR_NUM_SLAVES
   value to 2
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\dcr_v29_v1_00_a\data\dcr_v29_v2_1_0.mpd
   line 39 - dcr_bus (dcr_v29) tool is overriding PARAMETER C_DCR_AWIDTH value
   to 10
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\dcr_v29_v1_00_a\data\dcr_v29_v2_1_0.mpd
   line 40 - dcr_bus (dcr_v29) tool is overriding PARAMETER C_DCR_DWIDTH value
   to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\ms_rst_4regs_v1_
   00_a\data\ms_rst_4regs_v2_1_0.mpd line 31 - ms_rst_4regs_0 (ms_rst_4regs)
   tool is overriding PARAMETER C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\ms_rst_4regs_v1_
   00_a\data\ms_rst_4regs_v2_1_0.mpd line 32 - ms_rst_4regs_0 (ms_rst_4regs)
   tool is overriding PARAMETER C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\opb_slave1_v1_00
   _a\data\opb_slave1_v2_1_0.mpd line 31 - opb_slave1_0 (opb_slave1) tool is
   overriding PARAMETER C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\opb_slave1_v1_00
   _a\data\opb_slave1_v2_1_0.mpd line 32 - opb_slave1_0 (opb_slave1) tool is
   overriding PARAMETER C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_emc_v2_00_a\data\plb_emc_v2_1_0.mpd
   line 38 - plb_emc_0 (plb_emc) tool is overriding PARAMETER C_NUM_MASTERS
   value to 3
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_emc_v2_00_a\data\plb_emc_v2_1_0.mpd
   line 92 - plb_emc_0 (plb_emc) tool is overriding PARAMETER C_PLB_DWIDTH value
   to 64


INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_emc_v2_00_a\data\plb_emc_v2_1_0.mpd
   line 93 - plb_emc_0 (plb_emc) tool is overriding PARAMETER C_PLB_AWIDTH value
   to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_emc_v2_00_a\data\plb_emc_v2_1_0.mpd
   line 96 - plb_emc_0 (plb_emc) tool is overriding PARAMETER C_PLB_MID_WIDTH
   value to 2
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpio_v2_1_0.m
   pd line 38 - opb_gpio_0 (opb_gpio) tool is overriding PARAMETER C_OPB_AWIDTH
   value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpio_v2_1_0.m
   pd line 39 - opb_gpio_0 (opb_gpio) tool is overriding PARAMETER C_OPB_DWIDTH
   value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_timer_v1_00_b\data\opb_timer_v2_1_0
   .mpd line 41 - opb_timer_0 (opb_timer) tool is overriding PARAMETER
   C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_timer_v1_00_b\data\opb_timer_v2_1_0
   .mpd line 42 - opb_timer_0 (opb_timer) tool is overriding PARAMETER
   C_OPB_DWIDTH value to 32

Running system level Update ...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core_v2_1_0.tc
l ...

Check platform configuration ...
INFO:MDT - IPNAME:modified_plb_ddr_controller INSTANCE:plb_ddr_controller_i -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs line 143 -
   An example UCF for this core is available and must be modified for use in the
   system. Please refer to the EDK Getting Started guide for the location of
   this file.
IPNAME:plb_v34 INSTANCE:plb_bus -
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs line 129 - 3
master(s) : 5 slave(s)
IPNAME:opb_v20 INSTANCE:opb_bus -
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs line 205 - 2
master(s) : 7 slave(s)
IPNAME:dcr_v29 INSTANCE:dcr_bus -
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs line 338 - 1
master(s) : 2 slave(s)

Check port drivers...



Performing Clock DRCs...

WARNING:MDT - No Top-level Input clock for the design. 

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The opb_intc_i core has constraints automatically generated by XPS in implementation/opb_intc_i_wrapper/opb_intc_i_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...



Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...

Elaborating instances ...
IPNAME:bram_block INSTANCE:bram -
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs line 178 -
elaborating IP



Writing HDL for elaborated instances ...

Inserting wrapper level ...


Completion time: 7.00 seconds

Constructing platform-level connectivity ...


Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...



Running XST synthesis ...
INFO:MDT - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized.
IPNAME:clock_reset_block_wrapper INSTANCE:clock_reset_block -
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs line 77 -
Running XST synthesis


IPNAME:ppc405_i_wrapper INSTANCE:ppc405_i -
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs line 94 -
Running XST synthesis


IPNAME:plb_bus_wrapper INSTANCE:plb_bus -
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs line 129 -
Running XST synthesis


IPNAME:plb_ddr_controller_i_wrapper INSTANCE:plb_ddr_controller_i -
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs line 143 -
Running XST synthesis


IPNAME:plb_bram_if_cntlr_i_wrapper INSTANCE:plb_bram_if_cntlr_i -
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs line 169 -
Running XST synthesis


IPNAME:bram_wrapper INSTANCE:bram -
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs line 178 -
Running XST synthesis


IPNAME:plb2opb_bridge_i_wrapper INSTANCE:plb2opb_bridge_i -
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs line 185 -
Running XST synthesis


IPNAME:opb_bus_wrapper INSTANCE:opb_bus -
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs line 205 -
Running XST synthesis


IPNAME:ap1000_interrupt_interface_i_wrapper
INSTANCE:ap1000_interrupt_interface_i -
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs line 215 -
Running XST synthesis


IPNAME:opb_intc_i_wrapper INSTANCE:opb_intc_i -
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs line 251 -
Running XST synthesis


IPNAME:rs232_1_wrapper INSTANCE:rs232_1 -
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs line 262 -
Running XST synthesis


IPNAME:opbslave_ext_bridge_i_wrapper INSTANCE:opbslave_ext_bridge_i -
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs line 278 -
Running XST synthesis


IPNAME:plb_psb_bridge_i_wrapper INSTANCE:plb_psb_bridge_i -
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs line 306 -
Running XST synthesis


IPNAME:dcr_bus_wrapper INSTANCE:dcr_bus -
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs line 338 -
Running XST synthesis


IPNAME:ppc405_ppcjtag_chain_wrapper INSTANCE:ppc405_ppcjtag_chain -
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs line 343 -
Running XST synthesis


IPNAME:jtagppc_0_wrapper INSTANCE:jtagppc_0 -
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs line 349 -
Running XST synthesis


IPNAME:ms_rst_4regs_0_wrapper INSTANCE:ms_rst_4regs_0 -
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs line 356 -
Running XST synthesis


IPNAME:opb_slave1_0_wrapper INSTANCE:opb_slave1_0 -
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs line 365 -
Running XST synthesis


IPNAME:plb_emc_0_wrapper INSTANCE:plb_emc_0 -
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs line 374 -
Running XST synthesis


IPNAME:opb_gpio_0_wrapper INSTANCE:opb_gpio_0 -
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs line 385 -
Running XST synthesis


IPNAME:opb_timer_0_wrapper INSTANCE:opb_timer_0 -
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs line 395 -
Running XST synthesis



Running NGCBUILD ...
IPNAME:plb_ddr_controller_i_wrapper INSTANCE:plb_ddr_controller_i -
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs line 143 -
Running NGCBUILD



Command Line: ngcbuild -p xc2vp100ff1704-6 -intstyle silent -sd ..
plb_ddr_controller_i_wrapper.ngc ../plb_ddr_controller_i_wrapper.ngc

Reading NGO file
"C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/implementation/plb_ddr_co
ntroller_i_wrapper/plb_ddr_controller_i_wrapper.ngc" ...


Executing edif2ngd -noa
"C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\implementation\plb_ddr_co
ntroller_i_wrapper_async_fifo_v4_0.edn"
"plb_ddr_controller_i_wrapper_async_fifo_v4_0.ngo"


Release 9.1.02i - edif2ngd J.33
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.
INFO:NgdBuild - Release 9.1.02i edif2ngd J.33
INFO:NgdBuild - Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.
Writing module to "plb_ddr_controller_i_wrapper_async_fifo_v4_0.ngo"...
Loading design module
"C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\implementation\plb_ddr_co
ntroller_i_wrapper\plb_ddr_controller_i_wrapper_async_fifo_v4_0.ngo"...



Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../plb_ddr_controller_i_wrapper.ngc" ...

Writing NGCBUILD log file "../plb_ddr_controller_i_wrapper.blc"...

NGCBUILD done.
IPNAME:opb_intc_i_wrapper INSTANCE:opb_intc_i -
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs line 251 -
Running NGCBUILD



Command Line: ngcbuild -p xc2vp100ff1704-6 -intstyle silent -uc
opb_intc_i_wrapper.ucf -sd .. opb_intc_i_wrapper.ngc ../opb_intc_i_wrapper.ngc

Reading NGO file
"C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/implementation/opb_intc_i
_wrapper/opb_intc_i_wrapper.ngc" ...



Applying constraints in "opb_intc_i_wrapper.ucf" to the design...



Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../opb_intc_i_wrapper.ngc" ...

Writing NGCBUILD log file "../opb_intc_i_wrapper.blc"...

NGCBUILD done.



Rebuilding cache ...

Total run time: 489.00 seconds
Running synthesis...
bash -c "cd synthesis; ./synthesis.sh"
Release 9.1.02i - xst J.33
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.
--> 
TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
     9.1) Device utilization summary
     9.2) Partition Resource Summary
     9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input Format                       : MIXED
Input File Name                    : "system_xst.prj"
Verilog Include Directory          : {"C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\" "C:\EDK\hw\XilinxProcessorIPLib\pcores\" "C:\EDK\hw\XilinxReferenceDesigns\pcores\" }

---- Target Parameters
Target Device                      : xc2vp100ff1704-6
Output File Name                   : "../implementation/system.ngc"

---- Source Options
Top Module Name                    : system

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 10000

---- General Options
Optimization Goal                  : speed
Optimization Effort                : 1
Hierarchy Separator                : /

---- Other Options
Cores Search Directories           : {../implementation}

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================


Compiling vhdl file "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" in Library work.


Entity <system> compiled.
Entity <system> (Architecture <STRUCTURE>) compiled.



=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <system> in library <work> (architecture <STRUCTURE>).




=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <system> in library <work> (Architecture <STRUCTURE>).


WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 2603: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 2611: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 2619: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 2627: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 2635: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 2643: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 2651: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 2659: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 2667: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 2675: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 2683: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 2691: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 2699: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 2707: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 2715: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 2723: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 2731: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 2739: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 2747: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 2755: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 2763: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 2771: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 2779: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 2787: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 2795: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 2803: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 2811: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 2819: Instantiating black box module <IOBUF>.


WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 2827: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 2835: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 2843: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 2851: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 2859: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 2867: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 2875: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 2883: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 2891: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 2899: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 2907: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 2915: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 2923: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 2931: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 2939: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 2947: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 2955: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 2963: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 2971: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 2979: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 2987: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 2995: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 3003: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 3011: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 3019: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 3027: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 3035: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 3043: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 3051: Instantiating black box module <IOBUF>.


WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 3059: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 3067: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 3075: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 3083: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 3091: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 3099: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 3107: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 3115: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 3123: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 3131: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 3139: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 3147: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 3155: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 3163: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 3171: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 3179: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 3187: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 3195: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 3203: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 3211: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 3219: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 3227: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 3235: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 3243: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 3251: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 3259: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 3267: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 3275: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 3283: Instantiating black box module <IOBUF>.


WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 3291: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 3299: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 3307: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 3315: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 3323: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 3331: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 3339: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 3347: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 3355: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 3363: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 3371: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 3379: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 3387: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 3395: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 3403: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 3411: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 3419: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 3427: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 3435: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 3443: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 3451: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 3459: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 3467: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 3475: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 3483: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 3491: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 3499: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 3507: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 3515: Instantiating black box module <IOBUF>.


WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 3523: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 3531: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 3539: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 3547: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 3555: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 3563: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 3571: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 3579: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 3587: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 3595: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 3603: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 3611: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 3619: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 3627: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 3635: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 3643: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 3651: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 3659: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 3667: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 3675: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 3683: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 3691: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 3699: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 3707: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 3715: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 3723: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 3731: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 3739: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 3747: Instantiating black box module <IOBUF>.


WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 3755: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 3763: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 3771: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 3779: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 3787: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 3795: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 3803: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 3811: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 3819: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 3827: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 3835: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 3843: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 3851: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 3859: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 3867: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 3875: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 3883: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 3891: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 3899: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 3907: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 3915: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 3923: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 3931: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 3939: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 3947: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 3955: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 3963: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 3971: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 3979: Instantiating black box module <IOBUF>.


WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 3987: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 3995: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 4003: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 4011: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 4019: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 4027: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 4035: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 4043: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 4051: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 4059: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 4067: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 4075: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 4083: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 4091: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 4099: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 4107: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 4115: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 4123: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 4131: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 4139: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 4147: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 4155: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 4163: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 4171: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 4179: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 4187: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 4195: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 4203: Instantiating black box module <IOBUF>.


Entity <system> analyzed. Unit <system> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================



Performing bidirectional port resolution...



Synthesizing Unit <system>.
    Related source file is "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd".
WARNING:Xst:646 - Signal <plb_bus_PLB_SMBusy<2>> is assigned but never used.
WARNING:Xst:646 - Signal <plb_bus_PLB_SMErr<2>> is assigned but never used.
Unit <system> synthesized.




=========================================================================
HDL Synthesis Report

Found no macro
=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================



Reading core <../implementation/clock_reset_block_wrapper.ngc>.


Reading core <../implementation/ppc405_i_wrapper.ngc>.


Reading core <../implementation/plb_bus_wrapper.ngc>.


Reading core <../implementation/plb_ddr_controller_i_wrapper.ngc>.


Reading core <../implementation/plb_bram_if_cntlr_i_wrapper.ngc>.


Reading core <../implementation/bram_wrapper.ngc>.


Reading core <../implementation/plb2opb_bridge_i_wrapper.ngc>.


Reading core <../implementation/opb_bus_wrapper.ngc>.


Reading core <../implementation/ap1000_interrupt_interface_i_wrapper.ngc>.
Reading core <../implementation/opb_intc_i_wrapper.ngc>.


Reading core <../implementation/rs232_1_wrapper.ngc>.
Reading core <../implementation/opbslave_ext_bridge_i_wrapper.ngc>.


Reading core <../implementation/plb_psb_bridge_i_wrapper.ngc>.


Reading core <../implementation/dcr_bus_wrapper.ngc>.
Reading core <../implementation/ppc405_ppcjtag_chain_wrapper.ngc>.


Reading core <../implementation/jtagppc_0_wrapper.ngc>.
Reading core <../implementation/ms_rst_4regs_0_wrapper.ngc>.


Reading core <../implementation/opb_slave1_0_wrapper.ngc>.
Reading core <../implementation/plb_emc_0_wrapper.ngc>.


Reading core <../implementation/opb_gpio_0_wrapper.ngc>.


Reading core <../implementation/opb_timer_0_wrapper.ngc>.


Loading core <clock_reset_block_wrapper> for timing and area information for instance <clock_reset_block>.
Loading core <ppc405_i_wrapper> for timing and area information for instance <ppc405_i>.
Loading core <plb_bus_wrapper> for timing and area information for instance <plb_bus>.


Loading core <plb_ddr_controller_i_wrapper> for timing and area information for instance <plb_ddr_controller_i>.
Loading core <plb_bram_if_cntlr_i_wrapper> for timing and area information for instance <plb_bram_if_cntlr_i>.


Loading core <bram_wrapper> for timing and area information for instance <bram>.
Loading core <plb2opb_bridge_i_wrapper> for timing and area information for instance <plb2opb_bridge_i>.
Loading core <opb_bus_wrapper> for timing and area information for instance <opb_bus>.
Loading core <ap1000_interrupt_interface_i_wrapper> for timing and area information for instance <ap1000_interrupt_interface_i>.
Loading core <opb_intc_i_wrapper> for timing and area information for instance <opb_intc_i>.


Loading core <rs232_1_wrapper> for timing and area information for instance <rs232_1>.
Loading core <opbslave_ext_bridge_i_wrapper> for timing and area information for instance <opbslave_ext_bridge_i>.
Loading core <plb_psb_bridge_i_wrapper> for timing and area information for instance <plb_psb_bridge_i>.


Loading core <dcr_bus_wrapper> for timing and area information for instance <dcr_bus>.
Loading core <ppc405_ppcjtag_chain_wrapper> for timing and area information for instance <ppc405_ppcjtag_chain>.
Loading core <jtagppc_0_wrapper> for timing and area information for instance <jtagppc_0>.
Loading core <ms_rst_4regs_0_wrapper> for timing and area information for instance <ms_rst_4regs_0>.


Loading core <opb_slave1_0_wrapper> for timing and area information for instance <opb_slave1_0>.
Loading core <plb_emc_0_wrapper> for timing and area information for instance <plb_emc_0>.
Loading core <opb_gpio_0_wrapper> for timing and area information for instance <opb_gpio_0>.
Loading core <opb_timer_0_wrapper> for timing and area information for instance <opb_timer_0>.


Loading device for application Rf_Device from file '2vp100.nph' in environment C:\Xilinx91i.



=========================================================================
Advanced HDL Synthesis Report

Found no macro
=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================



Optimizing unit <system> ...



Mapping all equations...


Building and optimizing final netlist ...


INFO:Xst:2260 - The FF/Latch <plb_bus/I_PLB_ARBITER_LOGIC/I_PRIORITY_ENCODER/I_ARBADDRSEL/arbAddrSelReg_i_2> in Unit <plb_bus> is equivalent to the following FF/Latch : <plb_bus/I_PLB_ARBITER_LOGIC/I_PRIORITY_ENCODER/I_ARBADDRSEL/arbAddrSelReg_i_2_1> 
INFO:Xst:2260 - The FF/Latch <plb_bus/I_PLB_ARBITER_LOGIC/I_PRIORITY_ENCODER/I_ARBADDRSEL/arbAddrSelReg_i_0> in Unit <plb_bus> is equivalent to the following FF/Latch : <plb_bus/I_PLB_ARBITER_LOGIC/I_PRIORITY_ENCODER/I_ARBADDRSEL/arbAddrSelReg_i_0_1> 
INFO:Xst:2260 - The FF/Latch <plb_bus/I_PLB_ARBITER_LOGIC/I_PRIORITY_ENCODER/I_ARBADDRSEL/arbAddrSelReg_i_1> in Unit <plb_bus> is equivalent to the following FF/Latch : <plb_bus/I_PLB_ARBITER_LOGIC/I_PRIORITY_ENCODER/I_ARBADDRSEL/arbAddrSelReg_i_1_1> 
INFO:Xst:2260 - The FF/Latch <plb_ddr_controller_i/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[3].DQS_OE_REG_I> in Unit <plb_ddr_controller_i> is equivalent to the following 3 FFs/Latches : <plb_ddr_controller_i/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[2].DQS_OE_REG_I> <plb_ddr_controller_i/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[1].DQS_OE_REG_I> <plb_ddr_controller_i/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[0].DQS_OE_REG_I> 
INFO:Xst:2260 - The FF/Latch <plb_ddr_controller_i/DDR_CTRL_I/DATASM_I/WRITE_DQS_EN_GEN[3].WR_DQS_REG> in Unit <plb_ddr_controller_i> is equivalent to the following 3 FFs/Latches : <plb_ddr_controller_i/DDR_CTRL_I/DATASM_I/WRITE_DQS_EN_GEN[2].WR_DQS_REG> <plb_ddr_controller_i/DDR_CTRL_I/DATASM_I/WRITE_DQS_EN_GEN[1].WR_DQS_REG> <plb_ddr_controller_i/DDR_CTRL_I/DATASM_I/WRITE_DQS_EN_GEN[0].WR_DQS_REG> 
INFO:Xst:2260 - The FF/Latch <plb_ddr_controller_i/PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_STEER_ADDRESS_COUNTER/GEN_S_H_SIZE_REG[3].I_SIZE_S_H_REG> in Unit <plb_ddr_controller_i> is equivalent to the following FF/Latch : <plb_ddr_controller_i/PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_BUS_ADDRESS_COUNTER/GEN_S_H_SIZE_REG[3].I_SIZE_S_H_REG> 
INFO:Xst:2260 - The FF/Latch <plb_ddr_controller_i/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[3].DQS_RST_I> in Unit <plb_ddr_controller_i> is equivalent to the following 3 FFs/Latches : <plb_ddr_controller_i/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[2].DQS_RST_I> <plb_ddr_controller_i/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[1].DQS_RST_I> <plb_ddr_controller_i/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[0].DQS_RST_I> 
INFO:Xst:2260 - The FF/Latch <plb_ddr_controller_i/PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_STEER_ADDRESS_COUNTER/GEN_S_H_SIZE_REG[2].I_SIZE_S_H_REG> in Unit <plb_ddr_controller_i> is equivalent to the following FF/Latch : <plb_ddr_controller_i/PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_BUS_ADDRESS_COUNTER/GEN_S_H_SIZE_REG[2].I_SIZE_S_H_REG> 
INFO:Xst:2260 - The FF/Latch <plb_ddr_controller_i/PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_STEER_ADDRESS_COUNTER/I_CACHLN_S_H_REG> in Unit <plb_ddr_controller_i> is equivalent to the following FF/Latch : <plb_ddr_controller_i/PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_BUS_ADDRESS_COUNTER/I_CACHLN_S_H_REG> 
INFO:Xst:2260 - The FF/Latch <plb_ddr_controller_i/PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_STEER_ADDRESS_COUNTER/I_SNGL_S_H_REG> in Unit <plb_ddr_controller_i> is equivalent to the following FF/Latch : <plb_ddr_controller_i/PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_BUS_ADDRESS_COUNTER/I_SNGL_S_H_REG> 
INFO:Xst:2260 - The FF/Latch <plb_ddr_controller_i/PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_STEER_ADDRESS_COUNTER/I_BURST_S_H_REG> in Unit <plb_ddr_controller_i> is equivalent to the following FF/Latch : <plb_ddr_controller_i/PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_BUS_ADDRESS_COUNTER/I_BURST_S_H_REG> 


INFO:Xst:2260 - The FF/Latch <opb_intc_i/INTC_CORE_I/REGS_I/OPT_REGS_I/IPR_GEN.IPR_REG_GEN[17].IPR_REG_BIT_I> in Unit <opb_intc_i> is equivalent to the following FF/Latch : <opb_intc_i/INTC_CORE_I/IRQ_GEN_I/MASKED_INTS_REG_GEN[17].MASKED_INTS_REG_BIT_I> 
INFO:Xst:2260 - The FF/Latch <opb_intc_i/INTC_CORE_I/REGS_I/OPT_REGS_I/IPR_GEN.IPR_REG_GEN[15].IPR_REG_BIT_I> in Unit <opb_intc_i> is equivalent to the following FF/Latch : <opb_intc_i/INTC_CORE_I/IRQ_GEN_I/MASKED_INTS_REG_GEN[15].MASKED_INTS_REG_BIT_I> 
INFO:Xst:2260 - The FF/Latch <opb_intc_i/INTC_CORE_I/REGS_I/OPT_REGS_I/IPR_GEN.IPR_REG_GEN[12].IPR_REG_BIT_I> in Unit <opb_intc_i> is equivalent to the following FF/Latch : <opb_intc_i/INTC_CORE_I/IRQ_GEN_I/MASKED_INTS_REG_GEN[12].MASKED_INTS_REG_BIT_I> 
INFO:Xst:2260 - The FF/Latch <opb_intc_i/INTC_CORE_I/REGS_I/OPT_REGS_I/IVR_GEN.IVR_REG_GEN[5].IVR_REG_BIT_I> in Unit <opb_intc_i> is equivalent to the following 15 FFs/Latches : <opb_intc_i/INTC_CORE_I/REGS_I/OPT_REGS_I/IVR_GEN.IVR_REG_GEN[6].IVR_REG_BIT_I> <opb_intc_i/INTC_CORE_I/REGS_I/OPT_REGS_I/IVR_GEN.IVR_REG_GEN[7].IVR_REG_BIT_I> <opb_intc_i/INTC_CORE_I/REGS_I/OPT_REGS_I/IVR_GEN.IVR_REG_GEN[8].IVR_REG_BIT_I> <opb_intc_i/INTC_CORE_I/REGS_I/OPT_REGS_I/IVR_GEN.IVR_REG_GEN[9].IVR_REG_BIT_I> <opb_intc_i/INTC_CORE_I/REGS_I/OPT_REGS_I/IVR_GEN.IVR_REG_GEN[10].IVR_REG_BIT_I> <opb_intc_i/INTC_CORE_I/REGS_I/OPT_REGS_I/IVR_GEN.IVR_REG_GEN[11].IVR_REG_BIT_I> <opb_intc_i/INTC_CORE_I/REGS_I/OPT_REGS_I/IVR_GEN.IVR_REG_GEN[12].IVR_REG_BIT_I> <opb_intc_i/INTC_CORE_I/REGS_I/OPT_REGS_I/IVR_GEN.IVR_REG_GEN[13].IVR_REG_BIT_I> <opb_intc_i/INTC_CORE_I/REGS_I/OPT_REGS_I/IVR_GEN.IVR_REG_GEN[14].IVR_REG_BIT_I> <opb_intc_i/INTC_CORE_I/REGS_I/OPT_REGS_I/IVR_GEN.IVR_REG_GEN[15].IVR_REG_BIT_I>
   <opb_intc_i/INTC_CORE_I/REGS_I/OPT_REGS_I/IVR_GEN.IVR_REG_GEN[16].IVR_REG_BIT_I> <opb_intc_i/INTC_CORE_I/REGS_I/OPT_REGS_I/IVR_GEN.IVR_REG_GEN[17].IVR_REG_BIT_I> <opb_intc_i/INTC_CORE_I/REGS_I/OPT_REGS_I/IVR_GEN.IVR_REG_GEN[18].IVR_REG_BIT_I> <opb_intc_i/INTC_CORE_I/REGS_I/OPT_REGS_I/IVR_GEN.IVR_REG_GEN[19].IVR_REG_BIT_I> <opb_intc_i/INTC_CORE_I/REGS_I/OPT_REGS_I/IVR_GEN.IVR_REG_GEN[20].IVR_REG_BIT_I> 
INFO:Xst:2260 - The FF/Latch <opb_intc_i/INTC_CORE_I/REGS_I/OPT_REGS_I/IPR_GEN.IPR_REG_GEN[13].IPR_REG_BIT_I> in Unit <opb_intc_i> is equivalent to the following FF/Latch : <opb_intc_i/INTC_CORE_I/IRQ_GEN_I/MASKED_INTS_REG_GEN[13].MASKED_INTS_REG_BIT_I> 
INFO:Xst:2260 - The FF/Latch <opb_intc_i/INTC_CORE_I/REGS_I/OPT_REGS_I/IPR_GEN.IPR_REG_GEN[10].IPR_REG_BIT_I> in Unit <opb_intc_i> is equivalent to the following FF/Latch : <opb_intc_i/INTC_CORE_I/IRQ_GEN_I/MASKED_INTS_REG_GEN[10].MASKED_INTS_REG_BIT_I> 
INFO:Xst:2260 - The FF/Latch <opb_intc_i/INTC_CORE_I/REGS_I/OPT_REGS_I/IPR_GEN.IPR_REG_GEN[14].IPR_REG_BIT_I> in Unit <opb_intc_i> is equivalent to the following FF/Latch : <opb_intc_i/INTC_CORE_I/IRQ_GEN_I/MASKED_INTS_REG_GEN[14].MASKED_INTS_REG_BIT_I> 
INFO:Xst:2260 - The FF/Latch <opb_intc_i/INTC_CORE_I/REGS_I/OPT_REGS_I/IPR_GEN.IPR_REG_GEN[8].IPR_REG_BIT_I> in Unit <opb_intc_i> is equivalent to the following FF/Latch : <opb_intc_i/INTC_CORE_I/IRQ_GEN_I/MASKED_INTS_REG_GEN[8].MASKED_INTS_REG_BIT_I> 
INFO:Xst:2260 - The FF/Latch <opb_intc_i/INTC_CORE_I/REGS_I/OPT_REGS_I/IPR_GEN.IPR_REG_GEN[1].IPR_REG_BIT_I> in Unit <opb_intc_i> is equivalent to the following FF/Latch : <opb_intc_i/INTC_CORE_I/IRQ_GEN_I/MASKED_INTS_REG_GEN[1].MASKED_INTS_REG_BIT_I> 
INFO:Xst:2260 - The FF/Latch <opb_intc_i/INTC_CORE_I/REGS_I/OPT_REGS_I/IPR_GEN.IPR_REG_GEN[3].IPR_REG_BIT_I> in Unit <opb_intc_i> is equivalent to the following FF/Latch : <opb_intc_i/INTC_CORE_I/IRQ_GEN_I/MASKED_INTS_REG_GEN[3].MASKED_INTS_REG_BIT_I> 
INFO:Xst:2260 - The FF/Latch <opb_intc_i/INTC_CORE_I/REGS_I/OPT_REGS_I/IPR_GEN.IPR_REG_GEN[20].IPR_REG_BIT_I> in Unit <opb_intc_i> is equivalent to the following FF/Latch : <opb_intc_i/INTC_CORE_I/IRQ_GEN_I/MASKED_INTS_REG_GEN[20].MASKED_INTS_REG_BIT_I> 
INFO:Xst:2260 - The FF/Latch <opb_intc_i/INTC_CORE_I/REGS_I/OPT_REGS_I/IPR_GEN.IPR_REG_GEN[4].IPR_REG_BIT_I> in Unit <opb_intc_i> is equivalent to the following FF/Latch : <opb_intc_i/INTC_CORE_I/IRQ_GEN_I/MASKED_INTS_REG_GEN[4].MASKED_INTS_REG_BIT_I> 


INFO:Xst:2260 - The FF/Latch <opb_intc_i/OPB_INTFC_I/INTC_DBUS_REG_GEN[10].INTC_DBUS_BIT_I> in Unit <opb_intc_i> is equivalent to the following 10 FFs/Latches : <opb_intc_i/OPB_INTFC_I/INTC_DBUS_REG_GEN[9].INTC_DBUS_BIT_I> <opb_intc_i/OPB_INTFC_I/INTC_DBUS_REG_GEN[8].INTC_DBUS_BIT_I> <opb_intc_i/OPB_INTFC_I/INTC_DBUS_REG_GEN[7].INTC_DBUS_BIT_I> <opb_intc_i/OPB_INTFC_I/INTC_DBUS_REG_GEN[6].INTC_DBUS_BIT_I> <opb_intc_i/OPB_INTFC_I/INTC_DBUS_REG_GEN[5].INTC_DBUS_BIT_I> <opb_intc_i/OPB_INTFC_I/INTC_DBUS_REG_GEN[4].INTC_DBUS_BIT_I> <opb_intc_i/OPB_INTFC_I/INTC_DBUS_REG_GEN[3].INTC_DBUS_BIT_I> <opb_intc_i/OPB_INTFC_I/INTC_DBUS_REG_GEN[2].INTC_DBUS_BIT_I> <opb_intc_i/OPB_INTFC_I/INTC_DBUS_REG_GEN[1].INTC_DBUS_BIT_I> <opb_intc_i/OPB_INTFC_I/INTC_DBUS_REG_GEN[0].INTC_DBUS_BIT_I> 
INFO:Xst:2260 - The FF/Latch <opb_intc_i/INTC_CORE_I/REGS_I/OPT_REGS_I/IPR_GEN.IPR_REG_GEN[5].IPR_REG_BIT_I> in Unit <opb_intc_i> is equivalent to the following FF/Latch : <opb_intc_i/INTC_CORE_I/IRQ_GEN_I/MASKED_INTS_REG_GEN[5].MASKED_INTS_REG_BIT_I> 
INFO:Xst:2260 - The FF/Latch <opb_intc_i/INTC_CORE_I/REGS_I/OPT_REGS_I/IPR_GEN.IPR_REG_GEN[7].IPR_REG_BIT_I> in Unit <opb_intc_i> is equivalent to the following FF/Latch : <opb_intc_i/INTC_CORE_I/IRQ_GEN_I/MASKED_INTS_REG_GEN[7].MASKED_INTS_REG_BIT_I> 
INFO:Xst:2260 - The FF/Latch <opb_intc_i/INTC_CORE_I/REGS_I/OPT_REGS_I/IPR_GEN.IPR_REG_GEN[9].IPR_REG_BIT_I> in Unit <opb_intc_i> is equivalent to the following FF/Latch : <opb_intc_i/INTC_CORE_I/IRQ_GEN_I/MASKED_INTS_REG_GEN[9].MASKED_INTS_REG_BIT_I> 
INFO:Xst:2260 - The FF/Latch <opb_intc_i/INTC_CORE_I/REGS_I/OPT_REGS_I/IPR_GEN.IPR_REG_GEN[19].IPR_REG_BIT_I> in Unit <opb_intc_i> is equivalent to the following FF/Latch : <opb_intc_i/INTC_CORE_I/IRQ_GEN_I/MASKED_INTS_REG_GEN[19].MASKED_INTS_REG_BIT_I> 
INFO:Xst:2260 - The FF/Latch <opb_intc_i/INTC_CORE_I/REGS_I/OPT_REGS_I/IPR_GEN.IPR_REG_GEN[2].IPR_REG_BIT_I> in Unit <opb_intc_i> is equivalent to the following FF/Latch : <opb_intc_i/INTC_CORE_I/IRQ_GEN_I/MASKED_INTS_REG_GEN[2].MASKED_INTS_REG_BIT_I> 
INFO:Xst:2260 - The FF/Latch <opb_intc_i/INTC_CORE_I/REGS_I/OPT_REGS_I/IPR_GEN.IPR_REG_GEN[18].IPR_REG_BIT_I> in Unit <opb_intc_i> is equivalent to the following FF/Latch : <opb_intc_i/INTC_CORE_I/IRQ_GEN_I/MASKED_INTS_REG_GEN[18].MASKED_INTS_REG_BIT_I> 
INFO:Xst:2260 - The FF/Latch <opb_intc_i/INTC_CORE_I/REGS_I/OPT_REGS_I/IPR_GEN.IPR_REG_GEN[11].IPR_REG_BIT_I> in Unit <opb_intc_i> is equivalent to the following FF/Latch : <opb_intc_i/INTC_CORE_I/IRQ_GEN_I/MASKED_INTS_REG_GEN[11].MASKED_INTS_REG_BIT_I> 
INFO:Xst:2260 - The FF/Latch <opb_intc_i/INTC_CORE_I/REGS_I/OPT_REGS_I/IPR_GEN.IPR_REG_GEN[16].IPR_REG_BIT_I> in Unit <opb_intc_i> is equivalent to the following FF/Latch : <opb_intc_i/INTC_CORE_I/IRQ_GEN_I/MASKED_INTS_REG_GEN[16].MASKED_INTS_REG_BIT_I> 
INFO:Xst:2260 - The FF/Latch <opb_intc_i/INTC_CORE_I/REGS_I/OPT_REGS_I/IPR_GEN.IPR_REG_GEN[0].IPR_REG_BIT_I> in Unit <opb_intc_i> is equivalent to the following FF/Latch : <opb_intc_i/INTC_CORE_I/IRQ_GEN_I/MASKED_INTS_REG_GEN[0].MASKED_INTS_REG_BIT_I> 
INFO:Xst:2260 - The FF/Latch <opb_intc_i/INTC_CORE_I/REGS_I/OPT_REGS_I/IPR_GEN.IPR_REG_GEN[6].IPR_REG_BIT_I> in Unit <opb_intc_i> is equivalent to the following FF/Latch : <opb_intc_i/INTC_CORE_I/IRQ_GEN_I/MASKED_INTS_REG_GEN[6].MASKED_INTS_REG_BIT_I> 
INFO:Xst:2260 - The FF/Latch <opbslave_ext_bridge_i/bridge/flash_cs_n> in Unit <opbslave_ext_bridge_i> is equivalent to the following FF/Latch : <opbslave_ext_bridge_i/bridge/flash_cs_n_1> 
INFO:Xst:2260 - The FF/Latch <opbslave_ext_bridge_i/bridge/current_ext_access_0> in Unit <opbslave_ext_bridge_i> is equivalent to the following 2 FFs/Latches : <opbslave_ext_bridge_i/bridge/current_ext_access_0_1> <opbslave_ext_bridge_i/bridge/current_ext_access_0_2> 
INFO:Xst:2260 - The FF/Latch <plb_psb_bridge_i/plb2psb_bridge/plb2psb_psbside/PSBma_br_n> in Unit <plb_psb_bridge_i> is equivalent to the following FF/Latch : <plb_psb_bridge_i/plb2psb_bridge/plb2psb_psbside/PSBma_br_n_int> 
INFO:Xst:2260 - The FF/Latch <plb_psb_bridge_i/plb2psb_bridge/plb2psb_plbside/pa1_full> in Unit <plb_psb_bridge_i> is equivalent to the following FF/Latch : <plb_psb_bridge_i/plb2psb_bridge/plb2psb_plbside/pa1_full_1> 


INFO:Xst:2260 - The FF/Latch <plb_psb_bridge_i/plb2psb_bridge/plb2psb_psbside/PSBma_abb_n_o_reg> in Unit <plb_psb_bridge_i> is equivalent to the following 42 FFs/Latches : <plb_psb_bridge_i/PSB_tt_T_0> <plb_psb_bridge_i/PSB_tt_T_1> <plb_psb_bridge_i/PSB_tt_T_2> <plb_psb_bridge_i/PSB_tt_T_3> <plb_psb_bridge_i/PSB_tt_T_4> <plb_psb_bridge_i/PSB_tsiz_T_0> <plb_psb_bridge_i/PSB_tsiz_T_1> <plb_psb_bridge_i/PSB_tsiz_T_2> <plb_psb_bridge_i/PSB_tsiz_T_3> <plb_psb_bridge_i/PSB_tbst_n_T> <plb_psb_bridge_i/PSB_a_T_0> <plb_psb_bridge_i/PSB_a_T_1> <plb_psb_bridge_i/PSB_a_T_2> <plb_psb_bridge_i/PSB_a_T_3> <plb_psb_bridge_i/PSB_a_T_4> <plb_psb_bridge_i/PSB_a_T_5> <plb_psb_bridge_i/PSB_a_T_6> <plb_psb_bridge_i/PSB_a_T_7> <plb_psb_bridge_i/PSB_a_T_8> <plb_psb_bridge_i/PSB_a_T_9> <plb_psb_bridge_i/PSB_a_T_10> <plb_psb_bridge_i/PSB_a_T_11> <plb_psb_bridge_i/PSB_a_T_12> <plb_psb_bridge_i/PSB_a_T_13> <plb_psb_bridge_i/PSB_a_T_14> <plb_psb_bridge_i/PSB_a_T_15> <plb_psb_bridge_i/PSB_a_T_16> <plb_psb_bridge_i/PSB_a_T_17>
   <plb_psb_bridge_i/PSB_a_T_18> <plb_psb_bridge_i/PSB_a_T_19> <plb_psb_bridge_i/PSB_a_T_20> <plb_psb_bridge_i/PSB_a_T_21> <plb_psb_bridge_i/PSB_a_T_22> <plb_psb_bridge_i/PSB_a_T_23> <plb_psb_bridge_i/PSB_a_T_24> <plb_psb_bridge_i/PSB_a_T_25> <plb_psb_bridge_i/PSB_a_T_26> <plb_psb_bridge_i/PSB_a_T_27> <plb_psb_bridge_i/PSB_a_T_28> <plb_psb_bridge_i/PSB_a_T_29> <plb_psb_bridge_i/PSB_a_T_30> <plb_psb_bridge_i/PSB_a_T_31> 
INFO:Xst:2260 - The FF/Latch <plb_psb_bridge_i/PSB_d_T_0> in Unit <plb_psb_bridge_i> is equivalent to the following 63 FFs/Latches : <plb_psb_bridge_i/PSB_d_T_1> <plb_psb_bridge_i/PSB_d_T_2> <plb_psb_bridge_i/PSB_d_T_3> <plb_psb_bridge_i/PSB_d_T_4> <plb_psb_bridge_i/PSB_d_T_5> <plb_psb_bridge_i/PSB_d_T_6> <plb_psb_bridge_i/PSB_d_T_7> <plb_psb_bridge_i/PSB_d_T_8> <plb_psb_bridge_i/PSB_d_T_9> <plb_psb_bridge_i/PSB_d_T_10> <plb_psb_bridge_i/PSB_d_T_11> <plb_psb_bridge_i/PSB_d_T_12> <plb_psb_bridge_i/PSB_d_T_13> <plb_psb_bridge_i/PSB_d_T_14> <plb_psb_bridge_i/PSB_d_T_15> <plb_psb_bridge_i/PSB_d_T_16> <plb_psb_bridge_i/PSB_d_T_17> <plb_psb_bridge_i/PSB_d_T_18> <plb_psb_bridge_i/PSB_d_T_19> <plb_psb_bridge_i/PSB_d_T_20> <plb_psb_bridge_i/PSB_d_T_21> <plb_psb_bridge_i/PSB_d_T_22> <plb_psb_bridge_i/PSB_d_T_23> <plb_psb_bridge_i/PSB_d_T_24> <plb_psb_bridge_i/PSB_d_T_25> <plb_psb_bridge_i/PSB_d_T_26> <plb_psb_bridge_i/PSB_d_T_27> <plb_psb_bridge_i/PSB_d_T_28> <plb_psb_bridge_i/PSB_d_T_29> <plb_psb_bridge_i/PSB_d_T_30>
   <plb_psb_bridge_i/PSB_d_T_31> <plb_psb_bridge_i/PSB_d_T_32> <plb_psb_bridge_i/PSB_d_T_33> <plb_psb_bridge_i/PSB_d_T_34> <plb_psb_bridge_i/PSB_d_T_35> <plb_psb_bridge_i/PSB_d_T_36> <plb_psb_bridge_i/PSB_d_T_37> <plb_psb_bridge_i/PSB_d_T_38> <plb_psb_bridge_i/PSB_d_T_39> <plb_psb_bridge_i/PSB_d_T_40> <plb_psb_bridge_i/PSB_d_T_41> <plb_psb_bridge_i/PSB_d_T_42> <plb_psb_bridge_i/PSB_d_T_43> <plb_psb_bridge_i/PSB_d_T_44> <plb_psb_bridge_i/PSB_d_T_45> <plb_psb_bridge_i/PSB_d_T_46> <plb_psb_bridge_i/PSB_d_T_47> <plb_psb_bridge_i/PSB_d_T_48> <plb_psb_bridge_i/PSB_d_T_49> <plb_psb_bridge_i/PSB_d_T_50> <plb_psb_bridge_i/PSB_d_T_51> <plb_psb_bridge_i/PSB_d_T_52> <plb_psb_bridge_i/PSB_d_T_53> <plb_psb_bridge_i/PSB_d_T_54> <plb_psb_bridge_i/PSB_d_T_55> <plb_psb_bridge_i/PSB_d_T_56> <plb_psb_bridge_i/PSB_d_T_57> <plb_psb_bridge_i/PSB_d_T_58> <plb_psb_bridge_i/PSB_d_T_59> <plb_psb_bridge_i/PSB_d_T_60> <plb_psb_bridge_i/PSB_d_T_61> <plb_psb_bridge_i/PSB_d_T_62> <plb_psb_bridge_i/PSB_d_T_63> 
INFO:Xst:2260 - The FF/Latch <plb_psb_bridge_i/plb2psb_bridge/plb2psb_plbside/pa1_full_s> in Unit <plb_psb_bridge_i> is equivalent to the following FF/Latch : <plb_psb_bridge_i/plb2psb_bridge/plb2psb_plbside/pa1_full_s_1> 
INFO:Xst:2260 - The FF/Latch <ms_rst_4regs_0/USER_LOGIC_I/slv_reg0_22> in Unit <ms_rst_4regs_0> is equivalent to the following 3 FFs/Latches : <ms_rst_4regs_0/USER_LOGIC_I/slv_reg0_22_1> <ms_rst_4regs_0/USER_LOGIC_I/slv_reg0_22_2> <ms_rst_4regs_0/USER_LOGIC_I/slv_reg0_22_3> 
INFO:Xst:2260 - The FF/Latch <ms_rst_4regs_0/USER_LOGIC_I/slv_reg0_21> in Unit <ms_rst_4regs_0> is equivalent to the following 7 FFs/Latches : <ms_rst_4regs_0/USER_LOGIC_I/slv_reg0_21_1> <ms_rst_4regs_0/USER_LOGIC_I/slv_reg0_21_2> <ms_rst_4regs_0/USER_LOGIC_I/slv_reg0_21_3> <ms_rst_4regs_0/USER_LOGIC_I/slv_reg0_21_4> <ms_rst_4regs_0/USER_LOGIC_I/slv_reg0_21_5> <ms_rst_4regs_0/USER_LOGIC_I/slv_reg0_21_6> <ms_rst_4regs_0/USER_LOGIC_I/slv_reg0_21_7> 


INFO:Xst:2260 - The FF/Latch <ms_rst_4regs_0/USER_LOGIC_I/slv_reg0_19> in Unit <ms_rst_4regs_0> is equivalent to the following 2 FFs/Latches : <ms_rst_4regs_0/USER_LOGIC_I/slv_reg0_19_1> <ms_rst_4regs_0/USER_LOGIC_I/slv_reg0_19_2> 
INFO:Xst:2260 - The FF/Latch <ms_rst_4regs_0/USER_LOGIC_I/slv_reg0_23> in Unit <ms_rst_4regs_0> is equivalent to the following 18 FFs/Latches : <ms_rst_4regs_0/USER_LOGIC_I/slv_reg0_23_1> <ms_rst_4regs_0/USER_LOGIC_I/slv_reg0_23_2> <ms_rst_4regs_0/USER_LOGIC_I/slv_reg0_23_3> <ms_rst_4regs_0/USER_LOGIC_I/slv_reg0_23_4> <ms_rst_4regs_0/USER_LOGIC_I/slv_reg0_23_5> <ms_rst_4regs_0/USER_LOGIC_I/slv_reg0_23_6> <ms_rst_4regs_0/USER_LOGIC_I/slv_reg0_23_7> <ms_rst_4regs_0/USER_LOGIC_I/slv_reg0_23_8> <ms_rst_4regs_0/USER_LOGIC_I/slv_reg0_23_9> <ms_rst_4regs_0/USER_LOGIC_I/slv_reg0_23_10> <ms_rst_4regs_0/USER_LOGIC_I/slv_reg0_23_11> <ms_rst_4regs_0/USER_LOGIC_I/slv_reg0_23_12> <ms_rst_4regs_0/USER_LOGIC_I/slv_reg0_23_13> <ms_rst_4regs_0/USER_LOGIC_I/slv_reg0_23_14> <ms_rst_4regs_0/USER_LOGIC_I/slv_reg0_23_15> <ms_rst_4regs_0/USER_LOGIC_I/slv_reg0_23_16> <ms_rst_4regs_0/USER_LOGIC_I/slv_reg0_23_17> <ms_rst_4regs_0/USER_LOGIC_I/slv_reg0_23_18> 
INFO:Xst:2260 - The FF/Latch <ms_rst_4regs_0/USER_LOGIC_I/slv_reg0_20> in Unit <ms_rst_4regs_0> is equivalent to the following FF/Latch : <ms_rst_4regs_0/USER_LOGIC_I/slv_reg0_20_1> 
INFO:Xst:2260 - The FF/Latch <opb_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[21].TCSR0_FF_I> in Unit <opb_timer_0> is equivalent to the following FF/Latch : <opb_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[21].TCSR1_FF_I> 
INFO:Xst:2260 - The FF/Latch <plb_bus/I_PLB_ARBITER_LOGIC/I_PRIORITY_ENCODER/I_ARBADDRSEL/arbAddrSelReg_i_2> in Unit <plb_bus> is equivalent to the following FF/Latch : <plb_bus/I_PLB_ARBITER_LOGIC/I_PRIORITY_ENCODER/I_ARBADDRSEL/arbAddrSelReg_i_2_1> 
INFO:Xst:2260 - The FF/Latch <plb_bus/I_PLB_ARBITER_LOGIC/I_PRIORITY_ENCODER/I_ARBADDRSEL/arbAddrSelReg_i_0> in Unit <plb_bus> is equivalent to the following FF/Latch : <plb_bus/I_PLB_ARBITER_LOGIC/I_PRIORITY_ENCODER/I_ARBADDRSEL/arbAddrSelReg_i_0_1> 
INFO:Xst:2260 - The FF/Latch <plb_bus/I_PLB_ARBITER_LOGIC/I_PRIORITY_ENCODER/I_ARBADDRSEL/arbAddrSelReg_i_1> in Unit <plb_bus> is equivalent to the following FF/Latch : <plb_bus/I_PLB_ARBITER_LOGIC/I_PRIORITY_ENCODER/I_ARBADDRSEL/arbAddrSelReg_i_1_1> 
INFO:Xst:2260 - The FF/Latch <plb_ddr_controller_i/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[3].DQS_OE_REG_I> in Unit <plb_ddr_controller_i> is equivalent to the following 3 FFs/Latches : <plb_ddr_controller_i/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[2].DQS_OE_REG_I> <plb_ddr_controller_i/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[1].DQS_OE_REG_I> <plb_ddr_controller_i/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[0].DQS_OE_REG_I> 
INFO:Xst:2260 - The FF/Latch <plb_ddr_controller_i/DDR_CTRL_I/DATASM_I/WRITE_DQS_EN_GEN[3].WR_DQS_REG> in Unit <plb_ddr_controller_i> is equivalent to the following 3 FFs/Latches : <plb_ddr_controller_i/DDR_CTRL_I/DATASM_I/WRITE_DQS_EN_GEN[2].WR_DQS_REG> <plb_ddr_controller_i/DDR_CTRL_I/DATASM_I/WRITE_DQS_EN_GEN[1].WR_DQS_REG> <plb_ddr_controller_i/DDR_CTRL_I/DATASM_I/WRITE_DQS_EN_GEN[0].WR_DQS_REG> 
INFO:Xst:2260 - The FF/Latch <plb_ddr_controller_i/PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_STEER_ADDRESS_COUNTER/GEN_S_H_SIZE_REG[3].I_SIZE_S_H_REG> in Unit <plb_ddr_controller_i> is equivalent to the following FF/Latch : <plb_ddr_controller_i/PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_BUS_ADDRESS_COUNTER/GEN_S_H_SIZE_REG[3].I_SIZE_S_H_REG> 
INFO:Xst:2260 - The FF/Latch <plb_ddr_controller_i/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[3].DQS_RST_I> in Unit <plb_ddr_controller_i> is equivalent to the following 3 FFs/Latches : <plb_ddr_controller_i/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[2].DQS_RST_I> <plb_ddr_controller_i/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[1].DQS_RST_I> <plb_ddr_controller_i/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[0].DQS_RST_I> 
INFO:Xst:2260 - The FF/Latch <plb_ddr_controller_i/PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_STEER_ADDRESS_COUNTER/GEN_S_H_SIZE_REG[2].I_SIZE_S_H_REG> in Unit <plb_ddr_controller_i> is equivalent to the following FF/Latch : <plb_ddr_controller_i/PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_BUS_ADDRESS_COUNTER/GEN_S_H_SIZE_REG[2].I_SIZE_S_H_REG> 


INFO:Xst:2260 - The FF/Latch <plb_ddr_controller_i/PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_STEER_ADDRESS_COUNTER/I_CACHLN_S_H_REG> in Unit <plb_ddr_controller_i> is equivalent to the following FF/Latch : <plb_ddr_controller_i/PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_BUS_ADDRESS_COUNTER/I_CACHLN_S_H_REG> 
INFO:Xst:2260 - The FF/Latch <plb_ddr_controller_i/PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_STEER_ADDRESS_COUNTER/I_SNGL_S_H_REG> in Unit <plb_ddr_controller_i> is equivalent to the following FF/Latch : <plb_ddr_controller_i/PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_BUS_ADDRESS_COUNTER/I_SNGL_S_H_REG> 
INFO:Xst:2260 - The FF/Latch <plb_ddr_controller_i/PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_STEER_ADDRESS_COUNTER/I_BURST_S_H_REG> in Unit <plb_ddr_controller_i> is equivalent to the following FF/Latch : <plb_ddr_controller_i/PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_BUS_ADDRESS_COUNTER/I_BURST_S_H_REG> 
INFO:Xst:2260 - The FF/Latch <opb_intc_i/INTC_CORE_I/REGS_I/OPT_REGS_I/IPR_GEN.IPR_REG_GEN[18].IPR_REG_BIT_I> in Unit <opb_intc_i> is equivalent to the following FF/Latch : <opb_intc_i/INTC_CORE_I/IRQ_GEN_I/MASKED_INTS_REG_GEN[18].MASKED_INTS_REG_BIT_I> 
INFO:Xst:2260 - The FF/Latch <opb_intc_i/INTC_CORE_I/REGS_I/OPT_REGS_I/IPR_GEN.IPR_REG_GEN[10].IPR_REG_BIT_I> in Unit <opb_intc_i> is equivalent to the following FF/Latch : <opb_intc_i/INTC_CORE_I/IRQ_GEN_I/MASKED_INTS_REG_GEN[10].MASKED_INTS_REG_BIT_I> 
INFO:Xst:2260 - The FF/Latch <opb_intc_i/INTC_CORE_I/REGS_I/OPT_REGS_I/IPR_GEN.IPR_REG_GEN[6].IPR_REG_BIT_I> in Unit <opb_intc_i> is equivalent to the following FF/Latch : <opb_intc_i/INTC_CORE_I/IRQ_GEN_I/MASKED_INTS_REG_GEN[6].MASKED_INTS_REG_BIT_I> 
INFO:Xst:2260 - The FF/Latch <opb_intc_i/INTC_CORE_I/REGS_I/OPT_REGS_I/IPR_GEN.IPR_REG_GEN[3].IPR_REG_BIT_I> in Unit <opb_intc_i> is equivalent to the following FF/Latch : <opb_intc_i/INTC_CORE_I/IRQ_GEN_I/MASKED_INTS_REG_GEN[3].MASKED_INTS_REG_BIT_I> 
INFO:Xst:2260 - The FF/Latch <opb_intc_i/INTC_CORE_I/REGS_I/OPT_REGS_I/IPR_GEN.IPR_REG_GEN[2].IPR_REG_BIT_I> in Unit <opb_intc_i> is equivalent to the following FF/Latch : <opb_intc_i/INTC_CORE_I/IRQ_GEN_I/MASKED_INTS_REG_GEN[2].MASKED_INTS_REG_BIT_I> 
INFO:Xst:2260 - The FF/Latch <opb_intc_i/INTC_CORE_I/REGS_I/OPT_REGS_I/IPR_GEN.IPR_REG_GEN[12].IPR_REG_BIT_I> in Unit <opb_intc_i> is equivalent to the following FF/Latch : <opb_intc_i/INTC_CORE_I/IRQ_GEN_I/MASKED_INTS_REG_GEN[12].MASKED_INTS_REG_BIT_I> 
INFO:Xst:2260 - The FF/Latch <opb_intc_i/INTC_CORE_I/REGS_I/OPT_REGS_I/IPR_GEN.IPR_REG_GEN[9].IPR_REG_BIT_I> in Unit <opb_intc_i> is equivalent to the following FF/Latch : <opb_intc_i/INTC_CORE_I/IRQ_GEN_I/MASKED_INTS_REG_GEN[9].MASKED_INTS_REG_BIT_I> 
INFO:Xst:2260 - The FF/Latch <opb_intc_i/INTC_CORE_I/REGS_I/OPT_REGS_I/IPR_GEN.IPR_REG_GEN[4].IPR_REG_BIT_I> in Unit <opb_intc_i> is equivalent to the following FF/Latch : <opb_intc_i/INTC_CORE_I/IRQ_GEN_I/MASKED_INTS_REG_GEN[4].MASKED_INTS_REG_BIT_I> 
INFO:Xst:2260 - The FF/Latch <opb_intc_i/INTC_CORE_I/REGS_I/OPT_REGS_I/IPR_GEN.IPR_REG_GEN[16].IPR_REG_BIT_I> in Unit <opb_intc_i> is equivalent to the following FF/Latch : <opb_intc_i/INTC_CORE_I/IRQ_GEN_I/MASKED_INTS_REG_GEN[16].MASKED_INTS_REG_BIT_I> 
INFO:Xst:2260 - The FF/Latch <opb_intc_i/INTC_CORE_I/REGS_I/OPT_REGS_I/IPR_GEN.IPR_REG_GEN[7].IPR_REG_BIT_I> in Unit <opb_intc_i> is equivalent to the following FF/Latch : <opb_intc_i/INTC_CORE_I/IRQ_GEN_I/MASKED_INTS_REG_GEN[7].MASKED_INTS_REG_BIT_I> 
INFO:Xst:2260 - The FF/Latch <opb_intc_i/INTC_CORE_I/REGS_I/OPT_REGS_I/IPR_GEN.IPR_REG_GEN[1].IPR_REG_BIT_I> in Unit <opb_intc_i> is equivalent to the following FF/Latch : <opb_intc_i/INTC_CORE_I/IRQ_GEN_I/MASKED_INTS_REG_GEN[1].MASKED_INTS_REG_BIT_I> 
INFO:Xst:2260 - The FF/Latch <opb_intc_i/INTC_CORE_I/REGS_I/OPT_REGS_I/IPR_GEN.IPR_REG_GEN[11].IPR_REG_BIT_I> in Unit <opb_intc_i> is equivalent to the following FF/Latch : <opb_intc_i/INTC_CORE_I/IRQ_GEN_I/MASKED_INTS_REG_GEN[11].MASKED_INTS_REG_BIT_I> 
INFO:Xst:2260 - The FF/Latch <opb_intc_i/INTC_CORE_I/REGS_I/OPT_REGS_I/IPR_GEN.IPR_REG_GEN[5].IPR_REG_BIT_I> in Unit <opb_intc_i> is equivalent to the following FF/Latch : <opb_intc_i/INTC_CORE_I/IRQ_GEN_I/MASKED_INTS_REG_GEN[5].MASKED_INTS_REG_BIT_I> 


INFO:Xst:2260 - The FF/Latch <opb_intc_i/INTC_CORE_I/REGS_I/OPT_REGS_I/IPR_GEN.IPR_REG_GEN[20].IPR_REG_BIT_I> in Unit <opb_intc_i> is equivalent to the following FF/Latch : <opb_intc_i/INTC_CORE_I/IRQ_GEN_I/MASKED_INTS_REG_GEN[20].MASKED_INTS_REG_BIT_I> 
INFO:Xst:2260 - The FF/Latch <opb_intc_i/INTC_CORE_I/REGS_I/OPT_REGS_I/IPR_GEN.IPR_REG_GEN[17].IPR_REG_BIT_I> in Unit <opb_intc_i> is equivalent to the following FF/Latch : <opb_intc_i/INTC_CORE_I/IRQ_GEN_I/MASKED_INTS_REG_GEN[17].MASKED_INTS_REG_BIT_I> 
INFO:Xst:2260 - The FF/Latch <opb_intc_i/INTC_CORE_I/REGS_I/OPT_REGS_I/IPR_GEN.IPR_REG_GEN[19].IPR_REG_BIT_I> in Unit <opb_intc_i> is equivalent to the following FF/Latch : <opb_intc_i/INTC_CORE_I/IRQ_GEN_I/MASKED_INTS_REG_GEN[19].MASKED_INTS_REG_BIT_I> 
INFO:Xst:2260 - The FF/Latch <opb_intc_i/OPB_INTFC_I/INTC_DBUS_REG_GEN[10].INTC_DBUS_BIT_I> in Unit <opb_intc_i> is equivalent to the following 10 FFs/Latches : <opb_intc_i/OPB_INTFC_I/INTC_DBUS_REG_GEN[9].INTC_DBUS_BIT_I> <opb_intc_i/OPB_INTFC_I/INTC_DBUS_REG_GEN[8].INTC_DBUS_BIT_I> <opb_intc_i/OPB_INTFC_I/INTC_DBUS_REG_GEN[7].INTC_DBUS_BIT_I> <opb_intc_i/OPB_INTFC_I/INTC_DBUS_REG_GEN[6].INTC_DBUS_BIT_I> <opb_intc_i/OPB_INTFC_I/INTC_DBUS_REG_GEN[5].INTC_DBUS_BIT_I> <opb_intc_i/OPB_INTFC_I/INTC_DBUS_REG_GEN[4].INTC_DBUS_BIT_I> <opb_intc_i/OPB_INTFC_I/INTC_DBUS_REG_GEN[3].INTC_DBUS_BIT_I> <opb_intc_i/OPB_INTFC_I/INTC_DBUS_REG_GEN[2].INTC_DBUS_BIT_I> <opb_intc_i/OPB_INTFC_I/INTC_DBUS_REG_GEN[1].INTC_DBUS_BIT_I> <opb_intc_i/OPB_INTFC_I/INTC_DBUS_REG_GEN[0].INTC_DBUS_BIT_I> 
INFO:Xst:2260 - The FF/Latch <opb_intc_i/INTC_CORE_I/REGS_I/OPT_REGS_I/IPR_GEN.IPR_REG_GEN[8].IPR_REG_BIT_I> in Unit <opb_intc_i> is equivalent to the following FF/Latch : <opb_intc_i/INTC_CORE_I/IRQ_GEN_I/MASKED_INTS_REG_GEN[8].MASKED_INTS_REG_BIT_I> 
INFO:Xst:2260 - The FF/Latch <opb_intc_i/INTC_CORE_I/REGS_I/OPT_REGS_I/IPR_GEN.IPR_REG_GEN[13].IPR_REG_BIT_I> in Unit <opb_intc_i> is equivalent to the following FF/Latch : <opb_intc_i/INTC_CORE_I/IRQ_GEN_I/MASKED_INTS_REG_GEN[13].MASKED_INTS_REG_BIT_I> 
INFO:Xst:2260 - The FF/Latch <opb_intc_i/INTC_CORE_I/REGS_I/OPT_REGS_I/IPR_GEN.IPR_REG_GEN[0].IPR_REG_BIT_I> in Unit <opb_intc_i> is equivalent to the following FF/Latch : <opb_intc_i/INTC_CORE_I/IRQ_GEN_I/MASKED_INTS_REG_GEN[0].MASKED_INTS_REG_BIT_I> 
INFO:Xst:2260 - The FF/Latch <opb_intc_i/INTC_CORE_I/REGS_I/OPT_REGS_I/IPR_GEN.IPR_REG_GEN[15].IPR_REG_BIT_I> in Unit <opb_intc_i> is equivalent to the following FF/Latch : <opb_intc_i/INTC_CORE_I/IRQ_GEN_I/MASKED_INTS_REG_GEN[15].MASKED_INTS_REG_BIT_I> 
INFO:Xst:2260 - The FF/Latch <opb_intc_i/INTC_CORE_I/REGS_I/OPT_REGS_I/IPR_GEN.IPR_REG_GEN[14].IPR_REG_BIT_I> in Unit <opb_intc_i> is equivalent to the following FF/Latch : <opb_intc_i/INTC_CORE_I/IRQ_GEN_I/MASKED_INTS_REG_GEN[14].MASKED_INTS_REG_BIT_I> 
INFO:Xst:2260 - The FF/Latch <opb_intc_i/INTC_CORE_I/REGS_I/OPT_REGS_I/IVR_GEN.IVR_REG_GEN[5].IVR_REG_BIT_I> in Unit <opb_intc_i> is equivalent to the following 15 FFs/Latches : <opb_intc_i/INTC_CORE_I/REGS_I/OPT_REGS_I/IVR_GEN.IVR_REG_GEN[6].IVR_REG_BIT_I> <opb_intc_i/INTC_CORE_I/REGS_I/OPT_REGS_I/IVR_GEN.IVR_REG_GEN[7].IVR_REG_BIT_I> <opb_intc_i/INTC_CORE_I/REGS_I/OPT_REGS_I/IVR_GEN.IVR_REG_GEN[8].IVR_REG_BIT_I> <opb_intc_i/INTC_CORE_I/REGS_I/OPT_REGS_I/IVR_GEN.IVR_REG_GEN[9].IVR_REG_BIT_I> <opb_intc_i/INTC_CORE_I/REGS_I/OPT_REGS_I/IVR_GEN.IVR_REG_GEN[10].IVR_REG_BIT_I> <opb_intc_i/INTC_CORE_I/REGS_I/OPT_REGS_I/IVR_GEN.IVR_REG_GEN[11].IVR_REG_BIT_I> <opb_intc_i/INTC_CORE_I/REGS_I/OPT_REGS_I/IVR_GEN.IVR_REG_GEN[12].IVR_REG_BIT_I> <opb_intc_i/INTC_CORE_I/REGS_I/OPT_REGS_I/IVR_GEN.IVR_REG_GEN[13].IVR_REG_BIT_I> <opb_intc_i/INTC_CORE_I/REGS_I/OPT_REGS_I/IVR_GEN.IVR_REG_GEN[14].IVR_REG_BIT_I> <opb_intc_i/INTC_CORE_I/REGS_I/OPT_REGS_I/IVR_GEN.IVR_REG_GEN[15].IVR_REG_BIT_I>
   <opb_intc_i/INTC_CORE_I/REGS_I/OPT_REGS_I/IVR_GEN.IVR_REG_GEN[16].IVR_REG_BIT_I> <opb_intc_i/INTC_CORE_I/REGS_I/OPT_REGS_I/IVR_GEN.IVR_REG_GEN[17].IVR_REG_BIT_I> <opb_intc_i/INTC_CORE_I/REGS_I/OPT_REGS_I/IVR_GEN.IVR_REG_GEN[18].IVR_REG_BIT_I> <opb_intc_i/INTC_CORE_I/REGS_I/OPT_REGS_I/IVR_GEN.IVR_REG_GEN[19].IVR_REG_BIT_I> <opb_intc_i/INTC_CORE_I/REGS_I/OPT_REGS_I/IVR_GEN.IVR_REG_GEN[20].IVR_REG_BIT_I> 


INFO:Xst:2260 - The FF/Latch <opbslave_ext_bridge_i/bridge/flash_cs_n> in Unit <opbslave_ext_bridge_i> is equivalent to the following FF/Latch : <opbslave_ext_bridge_i/bridge/flash_cs_n_1> 
INFO:Xst:2260 - The FF/Latch <opbslave_ext_bridge_i/bridge/current_ext_access_0> in Unit <opbslave_ext_bridge_i> is equivalent to the following 2 FFs/Latches : <opbslave_ext_bridge_i/bridge/current_ext_access_0_1> <opbslave_ext_bridge_i/bridge/current_ext_access_0_2> 
INFO:Xst:2260 - The FF/Latch <plb_psb_bridge_i/plb2psb_bridge/plb2psb_psbside/PSBma_br_n> in Unit <plb_psb_bridge_i> is equivalent to the following FF/Latch : <plb_psb_bridge_i/plb2psb_bridge/plb2psb_psbside/PSBma_br_n_int> 
INFO:Xst:2260 - The FF/Latch <plb_psb_bridge_i/plb2psb_bridge/plb2psb_plbside/pa1_full> in Unit <plb_psb_bridge_i> is equivalent to the following FF/Latch : <plb_psb_bridge_i/plb2psb_bridge/plb2psb_plbside/pa1_full_1> 
INFO:Xst:2260 - The FF/Latch <plb_psb_bridge_i/plb2psb_bridge/plb2psb_psbside/PSBma_abb_n_o_reg> in Unit <plb_psb_bridge_i> is equivalent to the following 42 FFs/Latches : <plb_psb_bridge_i/PSB_tt_T_0> <plb_psb_bridge_i/PSB_tt_T_1> <plb_psb_bridge_i/PSB_tt_T_2> <plb_psb_bridge_i/PSB_tt_T_3> <plb_psb_bridge_i/PSB_tt_T_4> <plb_psb_bridge_i/PSB_tsiz_T_0> <plb_psb_bridge_i/PSB_tsiz_T_1> <plb_psb_bridge_i/PSB_tsiz_T_2> <plb_psb_bridge_i/PSB_tsiz_T_3> <plb_psb_bridge_i/PSB_tbst_n_T> <plb_psb_bridge_i/PSB_a_T_0> <plb_psb_bridge_i/PSB_a_T_1> <plb_psb_bridge_i/PSB_a_T_2> <plb_psb_bridge_i/PSB_a_T_3> <plb_psb_bridge_i/PSB_a_T_4> <plb_psb_bridge_i/PSB_a_T_5> <plb_psb_bridge_i/PSB_a_T_6> <plb_psb_bridge_i/PSB_a_T_7> <plb_psb_bridge_i/PSB_a_T_8> <plb_psb_bridge_i/PSB_a_T_9> <plb_psb_bridge_i/PSB_a_T_10> <plb_psb_bridge_i/PSB_a_T_11> <plb_psb_bridge_i/PSB_a_T_12> <plb_psb_bridge_i/PSB_a_T_13> <plb_psb_bridge_i/PSB_a_T_14> <plb_psb_bridge_i/PSB_a_T_15> <plb_psb_bridge_i/PSB_a_T_16> <plb_psb_bridge_i/PSB_a_T_17>
   <plb_psb_bridge_i/PSB_a_T_18> <plb_psb_bridge_i/PSB_a_T_19> <plb_psb_bridge_i/PSB_a_T_20> <plb_psb_bridge_i/PSB_a_T_21> <plb_psb_bridge_i/PSB_a_T_22> <plb_psb_bridge_i/PSB_a_T_23> <plb_psb_bridge_i/PSB_a_T_24> <plb_psb_bridge_i/PSB_a_T_25> <plb_psb_bridge_i/PSB_a_T_26> <plb_psb_bridge_i/PSB_a_T_27> <plb_psb_bridge_i/PSB_a_T_28> <plb_psb_bridge_i/PSB_a_T_29> <plb_psb_bridge_i/PSB_a_T_30> <plb_psb_bridge_i/PSB_a_T_31> 
INFO:Xst:2260 - The FF/Latch <plb_psb_bridge_i/PSB_d_T_0> in Unit <plb_psb_bridge_i> is equivalent to the following 63 FFs/Latches : <plb_psb_bridge_i/PSB_d_T_1> <plb_psb_bridge_i/PSB_d_T_2> <plb_psb_bridge_i/PSB_d_T_3> <plb_psb_bridge_i/PSB_d_T_4> <plb_psb_bridge_i/PSB_d_T_5> <plb_psb_bridge_i/PSB_d_T_6> <plb_psb_bridge_i/PSB_d_T_7> <plb_psb_bridge_i/PSB_d_T_8> <plb_psb_bridge_i/PSB_d_T_9> <plb_psb_bridge_i/PSB_d_T_10> <plb_psb_bridge_i/PSB_d_T_11> <plb_psb_bridge_i/PSB_d_T_12> <plb_psb_bridge_i/PSB_d_T_13> <plb_psb_bridge_i/PSB_d_T_14> <plb_psb_bridge_i/PSB_d_T_15> <plb_psb_bridge_i/PSB_d_T_16> <plb_psb_bridge_i/PSB_d_T_17> <plb_psb_bridge_i/PSB_d_T_18> <plb_psb_bridge_i/PSB_d_T_19> <plb_psb_bridge_i/PSB_d_T_20> <plb_psb_bridge_i/PSB_d_T_21> <plb_psb_bridge_i/PSB_d_T_22> <plb_psb_bridge_i/PSB_d_T_23> <plb_psb_bridge_i/PSB_d_T_24> <plb_psb_bridge_i/PSB_d_T_25> <plb_psb_bridge_i/PSB_d_T_26> <plb_psb_bridge_i/PSB_d_T_27> <plb_psb_bridge_i/PSB_d_T_28> <plb_psb_bridge_i/PSB_d_T_29> <plb_psb_bridge_i/PSB_d_T_30>
   <plb_psb_bridge_i/PSB_d_T_31> <plb_psb_bridge_i/PSB_d_T_32> <plb_psb_bridge_i/PSB_d_T_33> <plb_psb_bridge_i/PSB_d_T_34> <plb_psb_bridge_i/PSB_d_T_35> <plb_psb_bridge_i/PSB_d_T_36> <plb_psb_bridge_i/PSB_d_T_37> <plb_psb_bridge_i/PSB_d_T_38> <plb_psb_bridge_i/PSB_d_T_39> <plb_psb_bridge_i/PSB_d_T_40> <plb_psb_bridge_i/PSB_d_T_41> <plb_psb_bridge_i/PSB_d_T_42> <plb_psb_bridge_i/PSB_d_T_43> <plb_psb_bridge_i/PSB_d_T_44> <plb_psb_bridge_i/PSB_d_T_45> <plb_psb_bridge_i/PSB_d_T_46> <plb_psb_bridge_i/PSB_d_T_47> <plb_psb_bridge_i/PSB_d_T_48> <plb_psb_bridge_i/PSB_d_T_49> <plb_psb_bridge_i/PSB_d_T_50> <plb_psb_bridge_i/PSB_d_T_51> <plb_psb_bridge_i/PSB_d_T_52> <plb_psb_bridge_i/PSB_d_T_53> <plb_psb_bridge_i/PSB_d_T_54> <plb_psb_bridge_i/PSB_d_T_55> <plb_psb_bridge_i/PSB_d_T_56> <plb_psb_bridge_i/PSB_d_T_57> <plb_psb_bridge_i/PSB_d_T_58> <plb_psb_bridge_i/PSB_d_T_59> <plb_psb_bridge_i/PSB_d_T_60> <plb_psb_bridge_i/PSB_d_T_61> <plb_psb_bridge_i/PSB_d_T_62> <plb_psb_bridge_i/PSB_d_T_63> 


INFO:Xst:2260 - The FF/Latch <plb_psb_bridge_i/plb2psb_bridge/plb2psb_plbside/pa1_full_s> in Unit <plb_psb_bridge_i> is equivalent to the following FF/Latch : <plb_psb_bridge_i/plb2psb_bridge/plb2psb_plbside/pa1_full_s_1> 
INFO:Xst:2260 - The FF/Latch <ms_rst_4regs_0/USER_LOGIC_I/slv_reg0_22> in Unit <ms_rst_4regs_0> is equivalent to the following 3 FFs/Latches : <ms_rst_4regs_0/USER_LOGIC_I/slv_reg0_22_1> <ms_rst_4regs_0/USER_LOGIC_I/slv_reg0_22_2> <ms_rst_4regs_0/USER_LOGIC_I/slv_reg0_22_3> 
INFO:Xst:2260 - The FF/Latch <ms_rst_4regs_0/USER_LOGIC_I/slv_reg0_21> in Unit <ms_rst_4regs_0> is equivalent to the following 7 FFs/Latches : <ms_rst_4regs_0/USER_LOGIC_I/slv_reg0_21_1> <ms_rst_4regs_0/USER_LOGIC_I/slv_reg0_21_2> <ms_rst_4regs_0/USER_LOGIC_I/slv_reg0_21_3> <ms_rst_4regs_0/USER_LOGIC_I/slv_reg0_21_4> <ms_rst_4regs_0/USER_LOGIC_I/slv_reg0_21_5> <ms_rst_4regs_0/USER_LOGIC_I/slv_reg0_21_6> <ms_rst_4regs_0/USER_LOGIC_I/slv_reg0_21_7> 
INFO:Xst:2260 - The FF/Latch <ms_rst_4regs_0/USER_LOGIC_I/slv_reg0_19> in Unit <ms_rst_4regs_0> is equivalent to the following 2 FFs/Latches : <ms_rst_4regs_0/USER_LOGIC_I/slv_reg0_19_1> <ms_rst_4regs_0/USER_LOGIC_I/slv_reg0_19_2> 
INFO:Xst:2260 - The FF/Latch <ms_rst_4regs_0/USER_LOGIC_I/slv_reg0_23> in Unit <ms_rst_4regs_0> is equivalent to the following 18 FFs/Latches : <ms_rst_4regs_0/USER_LOGIC_I/slv_reg0_23_1> <ms_rst_4regs_0/USER_LOGIC_I/slv_reg0_23_2> <ms_rst_4regs_0/USER_LOGIC_I/slv_reg0_23_3> <ms_rst_4regs_0/USER_LOGIC_I/slv_reg0_23_4> <ms_rst_4regs_0/USER_LOGIC_I/slv_reg0_23_5> <ms_rst_4regs_0/USER_LOGIC_I/slv_reg0_23_6> <ms_rst_4regs_0/USER_LOGIC_I/slv_reg0_23_7> <ms_rst_4regs_0/USER_LOGIC_I/slv_reg0_23_8> <ms_rst_4regs_0/USER_LOGIC_I/slv_reg0_23_9> <ms_rst_4regs_0/USER_LOGIC_I/slv_reg0_23_10> <ms_rst_4regs_0/USER_LOGIC_I/slv_reg0_23_11> <ms_rst_4regs_0/USER_LOGIC_I/slv_reg0_23_12> <ms_rst_4regs_0/USER_LOGIC_I/slv_reg0_23_13> <ms_rst_4regs_0/USER_LOGIC_I/slv_reg0_23_14> <ms_rst_4regs_0/USER_LOGIC_I/slv_reg0_23_15> <ms_rst_4regs_0/USER_LOGIC_I/slv_reg0_23_16> <ms_rst_4regs_0/USER_LOGIC_I/slv_reg0_23_17> <ms_rst_4regs_0/USER_LOGIC_I/slv_reg0_23_18> 
INFO:Xst:2260 - The FF/Latch <ms_rst_4regs_0/USER_LOGIC_I/slv_reg0_20> in Unit <ms_rst_4regs_0> is equivalent to the following FF/Latch : <ms_rst_4regs_0/USER_LOGIC_I/slv_reg0_20_1> 
INFO:Xst:2260 - The FF/Latch <opb_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[21].TCSR0_FF_I> in Unit <opb_timer_0> is equivalent to the following FF/Latch : <opb_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[21].TCSR1_FF_I> 



Final Macro Processing ...

=========================================================================
Final Register Report

Found no macro
=========================================================================



=========================================================================
*                          Partition Report                             *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
Top Level Output File Name         : ../implementation/system.ngc
Output Format                      : ngc
Optimization Goal                  : speed
Keep Hierarchy                     : no

Design Statistics
# IOs                              : 262

Cell Usage :
# BELS                             : 14162
#      BUF                         : 1
#      GND                         : 22
#      INV                         : 168
#      LUT1                        : 113
#      LUT2                        : 834
#      LUT2_D                      : 31
#      LUT2_L                      : 21
#      LUT3                        : 2513
#      LUT3_D                      : 88
#      LUT3_L                      : 45
#      LUT4                        : 6523
#      LUT4_D                      : 189
#      LUT4_L                      : 328
#      MULT_AND                    : 62
#      MUXCY                       : 1093
#      MUXCY_D                     : 8
#      MUXCY_L                     : 156
#      MUXF5                       : 1114
#      MUXF6                       : 206
#      MUXF7                       : 42
#      VCC                         : 23
#      XORCY                       : 582
# FlipFlops/Latches                : 7883
#      FD                          : 238
#      FD_1                        : 5
#      FDC                         : 598
#      FDCE                        : 1350
#      FDCPE                       : 4
#      FDDRRSE                     : 42
#      FDE                         : 1832
#      FDP                         : 165
#      FDPE                        : 68
#      FDR                         : 1586
#      FDR_1                       : 4
#      FDRE                        : 1574
#      FDRS                        : 143
#      FDRS_1                      : 1
#      FDRSE                       : 118
#      FDS                         : 117
#      FDS_1                       : 8
#      FDSE                        : 30
# RAMS                             : 207
#      RAM16X1D                    : 174
#      RAMB16_S2_S2                : 32
#      RAMB16_S4                   : 1
# Shift Registers                  : 164
#      SRL16                       : 43
#      SRL16E                      : 121
# Clock Buffers                    : 5
#      BUFG                        : 5
# IO Buffers                       : 262
#      IBUF                        : 25
#      IBUFG                       : 3
#      IOBUF                       : 201
#      OBUF                        : 33
# DCMs                             : 3
#      DCM                         : 3
# Others                           : 3
#      JTAGPPC                     : 1
#      PPC405                      : 2
=========================================================================



Device utilization summary:
---------------------------

Selected Device : 2vp100ff1704-6 

 Number of Slices:                    7480  out of  44096    16%  
 Number of Slice Flip Flops:          7657  out of  88192     8%  
 Number of 4 input LUTs:             11365  out of  88192    12%  
    Number used as logic:            10853
    Number used as Shift registers:    164
    Number used as RAMs:               348
 Number of IOs:                        262
 Number of bonded IOBs:                259  out of   1040    24%  
    IOB Flip Flops:                    226
 Number of BRAMs:                       33  out of    444     7%  
 Number of GCLKs:                        5  out of     16    31%  
 Number of PPC405s:                      2  out of      2   100%  
 Number of DCMs:                         3  out of     12    25%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------




=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------


-------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+
Clock Signal                                                                                                                                                 | Clock buffer(FF name)                                                                                                                                                                   | Load  |
-------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+
fpga_plb_clk                                                                                                                                                 | clock_reset_block/ap1000_bp_clock_generation/plb_dcm:CLK0                                                                                                                               | 4293  |
fpga_opb_clk                                                                                                                                                 | clock_reset_block/ap1000_bp_clock_generation/opb_dcm:CLK0                                                                                                                               | 3723  |
fpga_plb_clk                                                                                                                                                 | clock_reset_block/ap1000_bp_clock_generation/plb_dcm:CLKFX                                                                                                                              | 1     |
fpga_plb_clk                                                                                                                                                 | clock_reset_block/ap1000_bp_clock_generation/plb_dcm:CLK90                                                                                                                              | 16    |
ddr1_clk_fb                                                                                                                                                  | clock_reset_block/ap1000_bp_clock_generation/ddrfb_dcm:CLK0                                                                                                                             | 254   |
plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[3].V2_ASYNCH_FIFO_I/N0                                                           | NONE(plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[3].V2_ASYNCH_FIFO_I/BU280)                                                                             | 2     |
plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[2].V2_ASYNCH_FIFO_I/N0                                                           | NONE(plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[2].V2_ASYNCH_FIFO_I/BU173)                                                                             | 2     |
plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[1].V2_ASYNCH_FIFO_I/N0                                                           | NONE(plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[1].V2_ASYNCH_FIFO_I/BU280)                                                                             | 2     |
plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[0].V2_ASYNCH_FIFO_I/N0                                                           | NONE(plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[0].V2_ASYNCH_FIFO_I/BU173)                                                                             | 2     |


ExternalPort_0_OBUF                                                                                                                                          | NONE(bram/bram/ramb16_s2_s2_17)                                                                                                                                                         | 33    |
opb_intc_i/opb_intc_i/INTC_CORE_I/MANY_INTR_DET_GEN.INTR_DET_I/interrupts<6>(opb_intc_i/opb_intc_i/INTC_CORE_I/MANY_INTR_DET_GEN.INTR_DET_I/interrupts<6>1:O)| NONE(*)(opb_intc_i/opb_intc_i/INTC_CORE_I/MANY_INTR_DET_GEN.INTR_DET_I/DETECT_INTR_I/INTR_DETECT_GEN[6].EDGE_DETECT_GEN.EDGE_DET_BIT_I/KIND_OF_EDGE_I/RISING_EDGE_GEN.RISING_EDGE_DET_I)| 1     |
-------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+
(*) This 1 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+
Control Signal                                                                                                                                                                                           | Buffer(FF name)                                                                                                                                                                      | Load  |
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+
plb_bus/PLB_Rst(plb_bus/plb_bus/POR_FF2_I:Q)                                                                                                                                                             | NONE(plb_psb_bridge_i/plb_psb_bridge_i/PSBslma_d_i_5)                                                                                                                                | 1782  |
plb2opb_bridge_i/plb2opb_bridge_i/PLB_abort_regd_clear(plb2opb_bridge_i/plb2opb_bridge_i/I_PLB_abort_regd_clear:O)                                                                                       | NONE(plb2opb_bridge_i/plb2opb_bridge_i/I_PLB_abort_Reg)                                                                                                                              | 1     |
plb2opb_bridge_i/BGO_SSize<0>(plb2opb_bridge_i/XST_GND:G)                                                                                                                                                | NONE(plb2opb_bridge_i/plb2opb_bridge_i/I_PLB_abort_Reg)                                                                                                                              | 4     |
plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/fifo_rst(plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/fifo_rst:Q)                                               | NONE(plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[2].V2_ASYNCH_FIFO_I/BU185)                                                                          | 120   |


plb2opb_bridge_i/plb2opb_bridge_i/OPBside_reset_Read_inprog_negedge_regd(plb2opb_bridge_i/plb2opb_bridge_i/I_OPBside_reset_Read_inprog_negedge_regd:O)                                                   | NONE(plb2opb_bridge_i/plb2opb_bridge_i/I_Read_inprog_negedge_Reg)                                                                                                                    | 1     |
clock_reset_block/clock_reset_block/plb_dcm_rst(clock_reset_block/clock_reset_block/ap1000_bp_reset_generation/async_fpga_rst_n_inv11_INV_0:O)                                                           | NONE(clock_reset_block/clock_reset_block/ap1000_bp_reset_generation/FPGA_rst_n)                                                                                                      | 3     |
opb_bus/OPB_Rst(opb_bus/opb_bus/POR_FF_I:Q)                                                                                                                                                              | NONE(opbslave_ext_bridge_i/opbslave_ext_bridge_i/test_switch_led/test_led_5)                                                                                                         | 261   |
plb2opb_bridge_i/plb2opb_bridge_i/PLBside_reset_OPB_timeout_onRd(plb2opb_bridge_i/plb2opb_bridge_i/I_OPB_timeout_side_Reg_CLR:O)                                                                         | NONE(plb2opb_bridge_i/plb2opb_bridge_i/I_OPB_timeout_Reg)                                                                                                                            | 1     |
plb2opb_bridge_i/plb2opb_bridge_i/PLBside_reset_OPB_retry_onRd(plb2opb_bridge_i/plb2opb_bridge_i/I_B_side_Reg_CLR:O)                                                                                     | NONE(plb2opb_bridge_i/plb2opb_bridge_i/I_A_side_Reg)                                                                                                                                 | 1     |
rs232_1/rs232_1/OPB_UARTLITE_Core_I/reset_RX_FIFO(rs232_1/rs232_1/OPB_UARTLITE_Core_I/reset_RX_FIFO:Q)                                                                                                   | NONE(rs232_1/rs232_1/OPB_UARTLITE_Core_I/OPB_UARTLITE_RX_I/SRL_FIFO_I/data_Exists_I)                                                                                                 | 1     |
rs232_1/rs232_1/OPB_UARTLITE_Core_I/reset_TX_FIFO(rs232_1/rs232_1/OPB_UARTLITE_Core_I/reset_TX_FIFO:Q)                                                                                                   | NONE(rs232_1/rs232_1/OPB_UARTLITE_Core_I/OPB_UARTLITE_TX_I/SRL_FIFO_I/data_Exists_I)                                                                                                 | 1     |
plb_ddr_controller_i/Sl_rdWdAddr<3>(plb_ddr_controller_i/XST_GND:G)                                                                                                                                      | NONE(plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/IO_REG_I/INPUT_DQS_REG_GEN[0].RDDQS_REG)                                                                                   | 4     |
plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[3].V2_ASYNCH_FIFO_I/N0(plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[3].V2_ASYNCH_FIFO_I/GND:G)| NONE(plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[3].V2_ASYNCH_FIFO_I/BU280)                                                                          | 2     |
plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[2].V2_ASYNCH_FIFO_I/N0(plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[2].V2_ASYNCH_FIFO_I/GND:G)| NONE(plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[2].V2_ASYNCH_FIFO_I/BU173)                                                                          | 2     |
plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[1].V2_ASYNCH_FIFO_I/N0(plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[1].V2_ASYNCH_FIFO_I/GND:G)| NONE(plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[1].V2_ASYNCH_FIFO_I/BU280)                                                                          | 2     |


plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[0].V2_ASYNCH_FIFO_I/N0(plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[0].V2_ASYNCH_FIFO_I/GND:G)| NONE(plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[0].V2_ASYNCH_FIFO_I/BU173)                                                                          | 2     |
opb_intc_i/opb_intc_i/INTC_CORE_I/MANY_INTR_DET_GEN.INTR_DET_I/clear<6>(opb_intc_i/opb_intc_i/INTC_CORE_I/MANY_INTR_DET_GEN.INTR_DET_I/clear<6>1:O)                                                      | NONE(opb_intc_i/opb_intc_i/INTC_CORE_I/MANY_INTR_DET_GEN.INTR_DET_I/DETECT_INTR_I/INTR_DETECT_GEN[6].EDGE_DETECT_GEN.EDGE_DET_BIT_I/KIND_OF_EDGE_I/RISING_EDGE_GEN.RISING_EDGE_DET_I)| 1     |
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+

Timing Summary:
---------------
Speed Grade: -6

   Minimum period: 23.981ns (Maximum Frequency: 41.700MHz)
   Minimum input arrival time before clock: 5.920ns
   Maximum output required time after clock: 4.706ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'fpga_plb_clk'
  Clock period: 23.981ns (frequency: 41.700MHz)
  Total number of paths / destination ports: 161611 / 9704
-------------------------------------------------------------------------
Delay:               5.995ns (Levels of Logic = 9)
  Source:            plb_bus/plb_bus/I_PLB_ARBITER_LOGIC/DCR_GEN.I_DCR/dcr_write_d1 (FF)
  Destination:       ppc405_i/ppc405_i/PPC405_i (CPU)
  Source Clock:      fpga_plb_clk rising
  Destination Clock: fpga_plb_clk rising 4.0X

  Data Path: plb_bus/plb_bus/I_PLB_ARBITER_LOGIC/DCR_GEN.I_DCR/dcr_write_d1 to ppc405_i/ppc405_i/PPC405_i
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              11   0.374   0.729  plb_bus/I_PLB_ARBITER_LOGIC/DCR_GEN.I_DCR/dcr_write_d1 (plb_bus/I_PLB_ARBITER_LOGIC/DCR_GEN.I_DCR/dcr_write_d1)
     LUT2:I1->O            1   0.313   0.390  plb_bus/I_PLB_ARBITER_LOGIC/DCR_GEN.I_DCR/dcr_address_valid1 (plb_bus/I_PLB_ARBITER_LOGIC/DCR_GEN.I_DCR/dcr_address_valid)
     MUXCY:CI->O           3   0.751   0.495  plb_bus/I_PLB_ARBITER_LOGIC/DCR_GEN.I_DCR/MULTI_DEVADDR_BITS_GEN.DCR_BASEADDR_DECODE_I/XST_WA.GEN_DECODE[0].MUXCY_I (plb_bus/I_PLB_ARBITER_LOGIC/DCR_GEN.I_DCR/dcr_plb_access)
     LUT3:I2->O           32   0.313   0.933  plb_bus/I_PLB_ARBITER_LOGIC/DCR_GEN.I_DCR/PLB_dcrDBus_and00001 (plb_bus/I_PLB_ARBITER_LOGIC/DCR_GEN.I_DCR/PLB_dcrDBus_and0000)
     LUT3:I0->O            2   0.313   0.473  plb_bus/I_PLB_ARBITER_LOGIC/DCR_GEN.I_DCR/PLB_dcrDBus<14>1 (PLB_dcrDBus<14>)
     end scope: 'plb_bus'
     begin scope: 'dcr_bus'
     end scope: 'dcr_bus'
     begin scope: 'plb2opb_bridge_i'
     LUT3:I2->O            0   0.313   0.000  plb2opb_bridge_i/INCLUDE_DCR_GEN.BEAR_BESR_I/BGO_dcrDBus<14>1 (BGO_dcrDBus<14>)
     end scope: 'plb2opb_bridge_i'
     begin scope: 'dcr_bus'
     end scope: 'dcr_bus'
     begin scope: 'ppc405_i'
     PPC405:DCRC405DBUSIN14        0.599          ppc405_i/PPC405_i
    ----------------------------------------
    Total                      5.995ns (2.975ns logic, 3.020ns route)
                                       (49.6% logic, 50.4% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'fpga_opb_clk'
  Clock period: 10.306ns (frequency: 97.034MHz)


  Total number of paths / destination ports: 2592398 / 7992
-------------------------------------------------------------------------
Delay:               10.306ns (Levels of Logic = 13)
  Source:            plb2opb_bridge_i/plb2opb_bridge_i/OPB_IF_I/BGO_select_fdrse (FF)
  Destination:       ms_rst_4regs_0/ms_rst_4regs_0/OPB_IPIF_I/I_SLAVE_ATTACHMENT/sln_dbus_i_0 (FF)
  Source Clock:      fpga_opb_clk rising
  Destination Clock: fpga_opb_clk rising

  Data Path: plb2opb_bridge_i/plb2opb_bridge_i/OPB_IF_I/BGO_select_fdrse to ms_rst_4regs_0/ms_rst_4regs_0/OPB_IPIF_I/I_SLAVE_ATTACHMENT/sln_dbus_i_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRSE:C->Q           22   0.374   0.873  plb2opb_bridge_i/OPB_IF_I/BGO_select_fdrse (BGO_select)
     end scope: 'plb2opb_bridge_i'
     begin scope: 'opb_bus'
     LUT2:I0->O           28   0.313   0.899  opb_bus/OPB_select_I/Y_0_or00001 (OPB_select)
     end scope: 'opb_bus'
     begin scope: 'opb_gpio_0'
     LUT2:I1->O            1   0.313   0.533  opb_gpio_0/OPB_IPIF_I/OPB_BAM_I/Sln_xferAck1 (Sln_xferAck)
     end scope: 'opb_gpio_0'
     begin scope: 'opb_bus'
     LUT4:I0->O            1   0.313   0.440  opb_bus/ARBITER_HAS_PROC_INTF.OPB_xferAck_I/Y_0_or00007 (opb_bus/ARBITER_HAS_PROC_INTF.OPB_xferAck_I/Y_0_or0000_map4)
     LUT4:I3->O            1   0.313   0.418  opb_bus/ARBITER_HAS_PROC_INTF.OPB_xferAck_I/Y_0_or000017_SW0 (N674)
     LUT4:I2->O           24   0.313   0.889  opb_bus/ARBITER_HAS_PROC_INTF.OPB_xferAck_I/Y_0_or000017 (OPB_xferAck)
     end scope: 'opb_bus'
     begin scope: 'ms_rst_4regs_0'
     LUT2:I0->O           10   0.313   0.717  ms_rst_4regs_0/OPB_IPIF_I/INCLUDE_MASTER.I_MASTER_ATTACHMENT/MA2SA_XferAck_i1 (ms_rst_4regs_0/OPB_IPIF_I/MA2SA_XferAck)
     LUT4:I1->O            1   0.313   0.533  ms_rst_4regs_0/OPB_IPIF_I/I_SLAVE_ATTACHMENT/sln_dbus_i_or00007 (ms_rst_4regs_0/OPB_IPIF_I/I_SLAVE_ATTACHMENT/sln_dbus_i_or0000_map3)
     LUT3:I0->O            1   0.313   0.440  ms_rst_4regs_0/OPB_IPIF_I/I_SLAVE_ATTACHMENT/sln_dbus_i_or000017 (ms_rst_4regs_0/OPB_IPIF_I/I_SLAVE_ATTACHMENT/sln_dbus_i_or0000_map6)
     LUT4:I3->O           32   0.313   0.790  ms_rst_4regs_0/OPB_IPIF_I/I_SLAVE_ATTACHMENT/sln_dbus_i_or000040 (ms_rst_4regs_0/OPB_IPIF_I/I_SLAVE_ATTACHMENT/sln_dbus_i_or0000)
     FDRE:R                    0.583          ms_rst_4regs_0/OPB_IPIF_I/I_SLAVE_ATTACHMENT/sln_dbus_i_31
    ----------------------------------------
    Total                     10.306ns (3.774ns logic, 6.532ns route)
                                       (36.6% logic, 63.4% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'ddr1_clk_fb'
  Clock period: 3.383ns (frequency: 295.552MHz)
  Total number of paths / destination ports: 1204 / 628
-------------------------------------------------------------------------
Delay:               3.383ns (Levels of Logic = 6)
  Source:            plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[3].V2_ASYNCH_FIFO_I/BU237 (FF)
  Destination:       plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[3].V2_ASYNCH_FIFO_I/BU292 (FF)
  Source Clock:      ddr1_clk_fb rising
  Destination Clock: ddr1_clk_fb rising

  Data Path: plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[3].V2_ASYNCH_FIFO_I/BU237 to plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[3].V2_ASYNCH_FIFO_I/BU292
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             3   0.374   0.610  BU237 (N812)
     LUT4:I0->O            1   0.313   0.000  BU278 (N1797)
     MUXCY:S->O            1   0.377   0.000  BU279 (N1801)
     MUXCY:CI->O           1   0.041   0.000  BU282 (N1800)
     MUXCY:CI->O           1   0.041

   0.000  BU285 (N1799)
     MUXCY_D:CI->LO        0   0.525   0.000  BU288 (N1798)
     XORCY:CI->O           1   0.868   0.000  BU291 (N1804)
     FDPE:D                    0.234          BU292
    ----------------------------------------
    Total                      3.383ns (2.773ns logic, 0.610ns route)
                                       (82.0% logic, 18.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'ddr1_clk_fb'
  Total number of paths / destination ports: 68 / 68
-------------------------------------------------------------------------
Offset:              1.598ns (Levels of Logic = 2)
  Source:            ddr1_dq<0> (PAD)
  Destination:       plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/IO_REG_I/INPUT_DDR_REGS_GEN[31].RDDATA_LOREG (FF)
  Destination Clock: ddr1_clk_fb falling

  Data Path: ddr1_dq<0> to plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/IO_REG_I/INPUT_DDR_REGS_GEN[31].RDDATA_LOREG
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IOBUF:IO->O           2   0.919   0.445  iobuf_87 (ddr1_dq_I<0>)
     begin scope: 'plb_ddr_controller_i'
     FDCE:D                    0.234          plb_ddr_controller_i/DDR_CTRL_I/IO_REG_I/INPUT_DDR_REGS_GEN[31].RDDATA_LOREG
    ----------------------------------------
    Total                      1.598ns (1.153ns logic, 0.445ns route)
                                       (72.2% logic, 27.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'fpga_opb_clk'
  Total number of paths / destination ports: 54 / 54
-------------------------------------------------------------------------
Offset:              2.873ns (Levels of Logic = 4)
  Source:            fpga_test_switch_0 (PAD)
  Destination:       opbslave_ext_bridge_i/opbslave_ext_bridge_i/bridge/opb_out_read_data_23 (FF)
  Destination Clock: fpga_opb_clk rising

  Data Path: fpga_test_switch_0 to opbslave_ext_bridge_i/opbslave_ext_bridge_i/bridge/opb_out_read_data_23
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             2   0.919   0.588  fpga_test_switch_0_IBUF (fpga_test_switch_0_IBUF)
     begin scope: 'opbslave_ext_bridge_i'
     LUT4:I0->O            1   0.313   0.506  opbslave_ext_bridge_i/bridge/opb_out_read_data_23_mux00007 (opbslave_ext_bridge_i/bridge/opb_out_read_data_23_mux0000_map3)
     LUT4:I1->O            1   0.313   0.000  opbslave_ext_bridge_i/bridge/opb_out_read_data_23_mux000018 (opbslave_ext_bridge_i/bridge/opb_out_read_data_23_mux0000)
     FDC:D                     0.234          opbslave_ext_bridge_i/bridge/opb_out_read_data_23
    ----------------------------------------
    Total                      2.873ns (1.779ns logic, 1.094ns route)
                                       (61.9% logic, 38.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'fpga_plb_clk'
  Total number of paths / destination ports: 1293 / 404
-------------------------------------------------------------------------
Offset:              5.920ns (Levels of Logic = 7)
  Source:            psb_ta_n (PAD)
  Destination:       plb_psb_bridge_i/plb_psb_bridge_i/plb2psb_bridge/plb2psb_psbside/PSBma_ta_unreg_cnt_0 (FF)
  Destination Clock: fpga_plb_clk rising

  Data Path: psb_ta_n to plb_psb_bridge_i/plb_psb_bridge_i/plb2psb_bridge/plb2psb_psbside/PSBma_ta_unreg_cnt_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IOBUF:IO->O         259   0.919   1.285  iobuf_126 (psb_ta_n_I)
     begin scope: 'plb_psb_bridge_i'


     LUT2:I1->O            1   0.313   0.418  plb_psb_bridge_i/plb2psb_bridge/plb2psb_psbside/deassert_dbb_no_error_or0000_SW0 (N7346)
     LUT4:I2->O            3   0.313   0.495  plb_psb_bridge_i/plb2psb_bridge/plb2psb_psbside/deassert_dbb_no_error_or0000 (debug_bus<3>)
     LUT3_D:I2->O          5   0.313   0.531  plb_psb_bridge_i/plb2psb_bridge/plb2psb_psbside/PSBma_dbb_n_en_or00001 (plb_psb_bridge_i/plb2psb_bridge/plb2psb_psbside/PSBma_dbb_n_en_or0000)
     LUT3:I2->O            2   0.313   0.473  plb_psb_bridge_i/plb2psb_bridge/plb2psb_psbside/PSBma_dbb_n_o1 (debug_bus<4>)
     LUT3:I2->O            1   0.313   0.000  plb_psb_bridge_i/plb2psb_bridge/plb2psb_psbside/Mcount_PSBma_ta_unreg_cnt_eqn_11 (plb_psb_bridge_i/plb2psb_bridge/plb2psb_psbside/Mcount_PSBma_ta_unreg_cnt_eqn_1)
     FDCE:D                    0.234          plb_psb_bridge_i/plb2psb_bridge/plb2psb_psbside/PSBma_ta_unreg_cnt_0
    ----------------------------------------
    Total                      5.920ns (2.718ns logic, 3.202ns route)
                                       (45.9% logic, 54.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'fpga_plb_clk'
  Total number of paths / destination ports: 320 / 175
-------------------------------------------------------------------------
Offset:              3.615ns (Levels of Logic = 2)
  Source:            plb_psb_bridge_i/plb_psb_bridge_i/PSB_abb_n_O (FF)
  Destination:       psb_abb_n (PAD)
  Source Clock:      fpga_plb_clk rising

  Data Path: plb_psb_bridge_i/plb_psb_bridge_i/PSB_abb_n_O to psb_abb_n
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDP:C->Q              1   0.374   0.390  plb_psb_bridge_i/PSB_abb_n_O (PSB_abb_n_O)
     end scope: 'plb_psb_bridge_i'
     IOBUF:I->IO               2.851          iobuf_120 (psb_abb_n)
    ----------------------------------------
    Total                      3.615ns (3.225ns logic, 0.390ns route)
                                       (89.2% logic, 10.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'fpga_opb_clk'
  Total number of paths / destination ports: 109 / 57
-------------------------------------------------------------------------
Offset:              4.706ns (Levels of Logic = 3)
  Source:            opbslave_ext_bridge_i/opbslave_ext_bridge_i/bridge/opb_master_en (FF)
  Destination:       lbus_oe_n (PAD)
  Source Clock:      fpga_opb_clk rising

  Data Path: opbslave_ext_bridge_i/opbslave_ext_bridge_i/bridge/opb_master_en to lbus_oe_n
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.374   0.445  opbslave_ext_bridge_i/bridge/opb_master_en (opbslave_ext_bridge_i/bridge/opb_master_en)
     INV:I->O             27   0.313   0.781  opbslave_ext_bridge_i/bridge/EXTt_oe_n1_INV_0 (opb_ext_bridge_debug_bus<25>)
     end scope: 'opbslave_ext_bridge_i'
     IOBUF:T->IO               2.793          iobuf_8 (lbus_addr<0>)
    ----------------------------------------
    Total                      4.706ns (3.480ns logic, 1.226ns route)
                                       (73.9% logic, 26.1% route)

=========================================================================


CPU : 84.39 / 84.45 s | Elapsed : 85.00 / 85.00 s
 
--> 

Total memory usage is 338868 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  203 (   0 filtered)
Number of infos    :   95 (   0 filtered)



*********************************************
Running Xilinx Implementation tools..


*********************************************
xflow -wd implementation -p xc2vp100ff1704-6 -implement xflow.opt system.ngc


Release 9.1.02i - Xflow J.33
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc2vp100ff1704-6 -implement xflow.opt system.ngc
 
.... Copying flowfile C:/Xilinx91i/xilinx/data/fpga.flw into working directory
C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/implementation 

Using Flow File:
C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/implementation/fpga.flw 
Using Option File(s): 
 C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc2vp100ff1704-6 -nt timestamp -bm system.bmm
"C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/implementation/system.ngc
" -uc system.ucf system.ngd 
#----------------------------------------------#


Release 9.1.02i - ngdbuild J.33
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.

Command Line: ngdbuild -p xc2vp100ff1704-6 -nt timestamp -bm system.bmm
C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/implementation/system.ngc
-uc system.ucf system.ngd

Reading NGO file
"C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/implementation/system.ngc
" ...
Loading design module
"C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/implementation/clock_rese
t_block_wrapper.ngc"...
Loading design module
"C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/implementation/ppc405_i_w
rapper.ngc"...
Loading design module
"C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/implementation/plb_bus_wr
apper.ngc"...


Loading design module
"C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/implementation/plb_ddr_co
ntroller_i_wrapper.ngc"...
Loading design module
"C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/implementation/plb_bram_i
f_cntlr_i_wrapper.ngc"...
Loading design module
"C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/implementation/bram_wrapp
er.ngc"...
Loading design module
"C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/implementation/plb2opb_br
idge_i_wrapper.ngc"...
Loading design module
"C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/implementation/opb_bus_wr
apper.ngc"...
Loading design module
"C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/implementation/ap1000_int
errupt_interface_i_wrapper.ngc"...
Loading design module
"C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/implementation/opb_intc_i
_wrapper.ngc"...
Loading design module
"C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/implementation/rs232_1_wr
apper.ngc"...
Loading design module
"C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/implementation/opbslave_e
xt_bridge_i_wrapper.ngc"...
Loading design module
"C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/implementation/plb_psb_br
idge_i_wrapper.ngc"...
Loading design module
"C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/implementation/dcr_bus_wr
apper.ngc"...
Loading design module
"C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/implementation/ppc405_ppc
jtag_chain_wrapper.ngc"...


Loading design module
"C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/implementation/jtagppc_0_
wrapper.ngc"...
Loading design module
"C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/implementation/ms_rst_4re
gs_0_wrapper.ngc"...
Loading design module
"C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/implementation/opb_slave1
_0_wrapper.ngc"...
Loading design module
"C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/implementation/plb_emc_0_
wrapper.ngc"...
Loading design module
"C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/implementation/opb_gpio_0
_wrapper.ngc"...
Loading design module
"C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/implementation/opb_timer_
0_wrapper.ngc"...

Applying constraints in "system.ucf" to the design...



Checking timing specifications ...
INFO:XdmHelpers:851 - TNM "fpga_plb_clk", used in period specification
   "TS_fpga_plb_clk", was traced into DCM instance
   "clock_reset_block/clock_reset_block/ap1000_bp_clock_generation/plb_dcm". The
   following new TNM groups and period specifications were generated at the DCM
   output(s):
   CLK0:
TS_clock_reset_block_clock_reset_block_ap1000_bp_clock_generation_clkplb_i=PERIO
D clock_reset_block_clock_reset_block_ap1000_bp_clock_generation_clkplb_i
TS_fpga_plb_clk*1 HIGH 50%
   CLK90:
TS_clock_reset_block_clock_reset_block_ap1000_bp_clock_generation_ddr_clkplb_90_
i=PERIOD
clock_reset_block_clock_reset_block_ap1000_bp_clock_generation_ddr_clkplb_90_i
TS_fpga_plb_clk*1 PHASE + 3.125 nS HIGH 50%
   CLKFX:
TS_clock_reset_block_clock_reset_block_ap1000_bp_clock_generation_clkcpu_i=PERIO
D clock_reset_block_clock_reset_block_ap1000_bp_clock_generation_clkcpu_i
TS_fpga_plb_clk/3 HIGH 50%
INFO:XdmHelpers:851 - TNM "ddr1_clk_fb", used in period specification
   "TS_ddr1_clk_fb", was traced into DCM instance
   "clock_reset_block/clock_reset_block/ap1000_bp_clock_generation/ddrfb_dcm".
   The following new TNM groups and period specifications were generated at the
   DCM output(s):
   CLK0:
TS_clock_reset_block_clock_reset_block_ap1000_bp_clock_generation_ddr_clk_fb_i=P
ERIOD
clock_reset_block_clock_reset_block_ap1000_bp_clock_generation_ddr_clk_fb_i
TS_ddr1_clk_fb*1 PHASE - 1.562 nS HIGH 50%
INFO:XdmHelpers:851 - TNM "fpga_opb_clk", used in period specification
   "TS_fpga_opb_clk", was traced into DCM instance
   "clock_reset_block/clock_reset_block/ap1000_bp_clock_generation/opb_dcm". The
   following new TNM groups and period specifications were generated at the DCM
   output(s):
   CLK0:
TS_clock_reset_block_clock_reset_block_ap1000_bp_clock_generation_clkopb_i=PERIO
D clock_reset_block_clock_reset_block_ap1000_bp_clock_generation_clkopb_i
TS_fpga_opb_clk*1 HIGH 50%

Processing BMM file ...



Checking expanded design ...
WARNING:NgdBuild:443 - SFF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/COMMAND_STATEMACHINE_I/
   DQS_OE_SETRST_GEN[3].DQS_SETRST_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/COMMAND_STATEMACHINE_I/
   DQS_OE_SETRST_GEN[2].DQS_SETRST_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/COMMAND_STATEMACHINE_I/
   DQS_OE_SETRST_GEN[1].DQS_SETRST_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/COMMAND_STATEMACHINE_I/
   DQS_OE_SETRST_GEN[0].DQS_SETRST_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/DATASM_I/READCNTR_I/CAR
   RY_OUT_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_
   FAST_MODE_BURSTXFER.I_BURST_SUPPORT/CONTROL_DBEAT_CNTR_I/I_UP_DWN_COUNTER/I_C
   ARRY_OUT' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_
   FAST_MODE_BURSTXFER.I_BURST_SUPPORT/RESPONSE_DBEAT_CNTR_I/I_UP_DWN_COUNTER/I_
   CARRY_OUT' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_
   FAST_MODE_BURSTXFER.I_STEER_ADDRESS_COUNTER/GEN_S_H_SIZE_REG[0].I_SIZE_S_H_RE
   G' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_
   FAST_MODE_BURSTXFER.I_STEER_ADDRESS_COUNTER/GEN_S_H_SIZE_REG[1].I_SIZE_S_H_RE
   G' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_
   FAST_MODE_BURSTXFER.I_BUS_ADDRESS_COUNTER/GEN_S_H_SIZE_REG[0].I_SIZE_S_H_REG'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_
   FAST_MODE_BURSTXFER.I_BUS_ADDRESS_COUNTER/GEN_S_H_SIZE_REG[1].I_SIZE_S_H_REG'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_
   FAST_MODE_BURSTXFER.I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/LDMUX_FDRSE_4to7[7
   ].I_FDRSE_BE4to7' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_
   FAST_MODE_BURSTXFER.I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/LDMUX_FDRSE_4to7[6
   ].I_FDRSE_BE4to7' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_
   FAST_MODE_BURSTXFER.I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/LDMUX_FDRSE_4to7[5
   ].I_FDRSE_BE4to7' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_
   FAST_MODE_BURSTXFER.I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/LDMUX_FDRSE_4to7[4
   ].I_FDRSE_BE4to7' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_
   FAST_MODE_BURSTXFER.I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/LDMUX_FDRSE_0to3[3
   ].I_FDRSE_BE0to3' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_
   FAST_MODE_BURSTXFER.I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/LDMUX_FDRSE_0to3[2
   ].I_FDRSE_BE0to3' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_
   FAST_MODE_BURSTXFER.I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/LDMUX_FDRSE_0to3[1
   ].I_FDRSE_BE0to3' has unconnected output pin


WARNING:NgdBuild:443 - SFF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_
   FAST_MODE_BURSTXFER.I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/LDMUX_FDRSE_0to3[0
   ].I_FDRSE_BE0to3' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/PLB_IPIF_I/I_SLAVE_ATTACHMENT/I_DE
   CODER/GEN_S_H_ADDR_REG[0].I_ADDR_S_H_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/PLB_IPIF_I/I_SLAVE_ATTACHMENT/I_DE
   CODER/GEN_S_H_ADDR_REG[1].I_ADDR_S_H_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/PLB_IPIF_I/I_SLAVE_ATTACHMENT/I_DE
   CODER/GEN_S_H_ADDR_REG[2].I_ADDR_S_H_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/PLB_IPIF_I/I_SLAVE_ATTACHMENT/I_DE
   CODER/GEN_BKEND_CE_REGISTERS[0].I_BKEND_CE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/PLB_IPIF_I/I_SLAVE_ATTACHMENT/I_DE
   CODER/GEN_BKEND_CE_REGISTERS[0].I_BKEND_RDCE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/PLB_IPIF_I/I_SLAVE_ATTACHMENT/I_DE
   CODER/GEN_BKEND_CE_REGISTERS[0].I_BKEND_WRCE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/PLB_IPIF_I/I_SLAVE_ATTACHMENT/I_DE
   CODER/I_CS_SIZE_REG0' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/PLB_IPIF_I/I_SLAVE_ATTACHMENT/I_DE
   CODER/I_CS_SIZE_REG1' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/PLB_IPIF_I/I_SLAVE_ATTACHMENT/I_DE
   CODER/I_CS_SIZE_REG2' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[
   3].V2_ASYNCH_FIFO_I/BU11' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[
   3].V2_ASYNCH_FIFO_I/BU16' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[
   3].V2_ASYNCH_FIFO_I/BU21' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[
   3].V2_ASYNCH_FIFO_I/BU26' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[
   3].V2_ASYNCH_FIFO_I/BU31' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[
   3].V2_ASYNCH_FIFO_I/BU36' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[
   3].V2_ASYNCH_FIFO_I/BU41' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[
   3].V2_ASYNCH_FIFO_I/BU46' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[
   3].V2_ASYNCH_FIFO_I/BU51' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[
   3].V2_ASYNCH_FIFO_I/BU56' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[
   3].V2_ASYNCH_FIFO_I/BU61' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[
   3].V2_ASYNCH_FIFO_I/BU66' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_P

ATH_I/FIFO_GEN[
   3].V2_ASYNCH_FIFO_I/BU71' has unconnected output pin


WARNING:NgdBuild:440 - FF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[
   3].V2_ASYNCH_FIFO_I/BU76' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[
   3].V2_ASYNCH_FIFO_I/BU81' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[
   3].V2_ASYNCH_FIFO_I/BU86' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[
   3].V2_ASYNCH_FIFO_I/BU173' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[
   3].V2_ASYNCH_FIFO_I/BU280' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[
   2].V2_ASYNCH_FIFO_I/BU11' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[
   2].V2_ASYNCH_FIFO_I/BU16' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[
   2].V2_ASYNCH_FIFO_I/BU21' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[
   2].V2_ASYNCH_FIFO_I/BU26' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[
   2].V2_ASYNCH_FIFO_I/BU31' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[
   2].V2_ASYNCH_FIFO_I/BU36' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[
   2].V2_ASYNCH_FIFO_I/BU41' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[
   2].V2_ASYNCH_FIFO_I/BU46' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[
   2].V2_ASYNCH_FIFO_I/BU51' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[
   2].V2_ASYNCH_FIFO_I/BU56' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[
   2].V2_ASYNCH_FIFO_I/BU61' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[
   2].V2_ASYNCH_FIFO_I/BU66' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[
   2].V2_ASYNCH_FIFO_I/BU71' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[
   2].V2_ASYNCH_FIFO_I/BU76' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[
   2].V2_ASYNCH_FIFO_I/BU81' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[
   2].V2_ASYNCH_FIFO_I/BU86' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[
   2].V2_ASYNCH_FIFO_I/BU173' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[
   2].V2_ASYNCH_FIFO_I/BU280' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_G

EN[
   1].V2_ASYNCH_FIFO_I/BU11' has unconnected output pin


WARNING:NgdBuild:440 - FF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[
   1].V2_ASYNCH_FIFO_I/BU16' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[
   1].V2_ASYNCH_FIFO_I/BU21' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[
   1].V2_ASYNCH_FIFO_I/BU26' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[
   1].V2_ASYNCH_FIFO_I/BU31' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[
   1].V2_ASYNCH_FIFO_I/BU36' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[
   1].V2_ASYNCH_FIFO_I/BU41' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[
   1].V2_ASYNCH_FIFO_I/BU46' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[
   1].V2_ASYNCH_FIFO_I/BU51' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[
   1].V2_ASYNCH_FIFO_I/BU56' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[
   1].V2_ASYNCH_FIFO_I/BU61' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[
   1].V2_ASYNCH_FIFO_I/BU66' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[
   1].V2_ASYNCH_FIFO_I/BU71' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[
   1].V2_ASYNCH_FIFO_I/BU76' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[
   1].V2_ASYNCH_FIFO_I/BU81' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[
   1].V2_ASYNCH_FIFO_I/BU86' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[
   1].V2_ASYNCH_FIFO_I/BU173' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[
   1].V2_ASYNCH_FIFO_I/BU280' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[
   0].V2_ASYNCH_FIFO_I/BU11' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[
   0].V2_ASYNCH_FIFO_I/BU16' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[
   0].V2_ASYNCH_FIFO_I/BU21' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[
   0].V2_ASYNCH_FIFO_I/BU26' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[
   0].V2_ASYNCH_FIFO_I/BU31' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[
   0].V2_ASYNCH_FIFO_I/BU36' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN

[
   0].V2_ASYNCH_FIFO_I/BU41' has unconnected output pin


WARNING:NgdBuild:440 - FF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[
   0].V2_ASYNCH_FIFO_I/BU46' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[
   0].V2_ASYNCH_FIFO_I/BU51' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[
   0].V2_ASYNCH_FIFO_I/BU56' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[
   0].V2_ASYNCH_FIFO_I/BU61' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[
   0].V2_ASYNCH_FIFO_I/BU66' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[
   0].V2_ASYNCH_FIFO_I/BU71' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[
   0].V2_ASYNCH_FIFO_I/BU76' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[
   0].V2_ASYNCH_FIFO_I/BU81' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[
   0].V2_ASYNCH_FIFO_I/BU86' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[
   0].V2_ASYNCH_FIFO_I/BU173' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[
   0].V2_ASYNCH_FIFO_I/BU280' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_i/plb_bram_if_cntlr_i/I_PLB_IPIF/I_SLAVE_ATTACHMENT/GEN_SL
   OW_MODE_BURSTXFER.I_ADDRESS_COUNTER/GEN_S_H_SIZE_REG[0].I_SIZE_S_H_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_i/plb_bram_if_cntlr_i/I_PLB_IPIF/I_SLAVE_ATTACHMENT/GEN_SL
   OW_MODE_BURSTXFER.I_ADDRESS_COUNTER/GEN_S_H_SIZE_REG[1].I_SIZE_S_H_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_i/plb_bram_if_cntlr_i/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/GEN_S_H_ADDR_REG[0].I_ADDR_S_H_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_i/plb_bram_if_cntlr_i/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/GEN_S_H_ADDR_REG[1].I_ADDR_S_H_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_i/plb_bram_if_cntlr_i/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/GEN_S_H_ADDR_REG[2].I_ADDR_S_H_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_i/plb_bram_if_cntlr_i/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/GEN_BKEND_CE_REGISTERS[0].I_BKEND_CE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_i/plb_bram_if_cntlr_i/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/GEN_BKEND_CE_REGISTERS[0].I_BKEND_RDCE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_i/plb_bram_if_cntlr_i/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/GEN_BKEND_CE_REGISTERS[0].I_BKEND_WRCE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_i/plb_bram_if_cntlr_i/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/I_CS_SIZE_REG0' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_i/plb_bram_if_cntlr_i/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/I_CS_SIZE_REG1' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_i/plb_bram_if_cntlr_i/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/I_CS_SIZE_REG2' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_i/opb_intc_i/OPB_INTFC_I/OPB_DBUS_REG_GEN

[10].OPB_DBUS_REG_BIT_I'
   has unconnected output pin


WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_i/opb_intc_i/OPB_INTFC_I/OPB_DBUS_REG_GEN[9].OPB_DBUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_i/opb_intc_i/OPB_INTFC_I/OPB_DBUS_REG_GEN[8].OPB_DBUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_i/opb_intc_i/OPB_INTFC_I/OPB_DBUS_REG_GEN[7].OPB_DBUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_i/opb_intc_i/OPB_INTFC_I/OPB_DBUS_REG_GEN[6].OPB_DBUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_i/opb_intc_i/OPB_INTFC_I/OPB_DBUS_REG_GEN[5].OPB_DBUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_i/opb_intc_i/OPB_INTFC_I/OPB_DBUS_REG_GEN[4].OPB_DBUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_i/opb_intc_i/OPB_INTFC_I/OPB_DBUS_REG_GEN[3].OPB_DBUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_i/opb_intc_i/OPB_INTFC_I/OPB_DBUS_REG_GEN[2].OPB_DBUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_i/opb_intc_i/OPB_INTFC_I/OPB_DBUS_REG_GEN[1].OPB_DBUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_i/opb_intc_i/OPB_INTFC_I/OPB_DBUS_REG_GEN[0].OPB_DBUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_i/opb_intc_i/OPB_INTFC_I/OPB_ABUS_REG_GEN[31].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_i/opb_intc_i/OPB_INTFC_I/OPB_ABUS_REG_GEN[30].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_i/opb_intc_i/OPB_INTFC_I/OPB_ABUS_REG_GEN[26].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_i/opb_intc_i/OPB_INTFC_I/OPB_ABUS_REG_GEN[25].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_i/opb_intc_i/OPB_INTFC_I/OPB_ABUS_REG_GEN[24].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_i/opb_intc_i/OPB_INTFC_I/OPB_ABUS_REG_GEN[23].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_i/opb_intc_i/OPB_INTFC_I/OPB_ABUS_REG_GEN[22].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_i/opb_intc_i/OPB_INTFC_I/OPB_ABUS_REG_GEN[21].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_i/opb_intc_i/OPB_INTFC_I/OPB_ABUS_REG_GEN[20].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_i/opb_intc_i/OPB_INTFC_I/OPB_ABUS_REG_GEN[19].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_i/opb_intc_i/OPB_INTFC_I/OPB_ABUS_REG_GEN[18].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_i/opb_intc_i/OPB_INTFC_I/OPB_ABUS_REG_GEN[17].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_i/opb_intc_i/OPB_INTFC_I/OPB_ABUS_REG_GEN[16].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_i/opb_intc_i/OPB_INTFC_I/OPB_ABUS_REG_GEN[15].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_i/opb_intc_i/OPB_INTFC_I/OPB_ABUS_REG_GEN[14].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_i/opb_intc_i/OPB_INTFC_I/OPB_ABUS_REG_GEN[13].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_i/opb_intc_i/OPB_INTFC_I/OPB_ABUS_REG_GEN[12].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_i/opb_intc_i/OPB_INTFC_I/OPB_ABUS_REG_GEN[11].OPB_ABUS_REG_BIT_I'
   has unconnected output pin


WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_i/opb_intc_i/OPB_INTFC_I/OPB_ABUS_REG_GEN[10].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_i/opb_intc_i/OPB_INTFC_I/OPB_ABUS_REG_GEN[9].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_i/opb_intc_i/OPB_INTFC_I/OPB_ABUS_REG_GEN[8].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_i/opb_intc_i/OPB_INTFC_I/OPB_ABUS_REG_GEN[7].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_i/opb_intc_i/OPB_INTFC_I/OPB_ABUS_REG_GEN[6].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_i/opb_intc_i/OPB_INTFC_I/OPB_ABUS_REG_GEN[5].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_i/opb_intc_i/OPB_INTFC_I/OPB_ABUS_REG_GEN[4].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_i/opb_intc_i/OPB_INTFC_I/OPB_ABUS_REG_GEN[3].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_i/opb_intc_i/OPB_INTFC_I/OPB_ABUS_REG_GEN[2].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_i/opb_intc_i/OPB_INTFC_I/OPB_ABUS_REG_GEN[1].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_i/opb_intc_i/OPB_INTFC_I/OPB_ABUS_REG_GEN[0].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ms_rst_4regs_0/ms_rst_4regs_0/OPB_IPIF_I/INCLUDE_MASTER.I_MASTER_ATTACHMENT/
   INCLUDE_MN_ABUS_SHADOW.MN_ABUS_SHADOW_GEN[31].FDE_I' has unconnected output
   pin
WARNING:NgdBuild:440 - FF primitive
   'ms_rst_4regs_0/ms_rst_4regs_0/OPB_IPIF_I/INCLUDE_MASTER.I_MASTER_ATTACHMENT/
   INCLUDE_MN_ABUS_SHADOW.MN_ABUS_SHADOW_GEN[30].FDE_I' has unconnected output
   pin
WARNING:NgdBuild:443 - SFF primitive
   'ms_rst_4regs_0/ms_rst_4regs_0/OPB_IPIF_I/I_ADDRESS_DECODER/REGISTER_OUTPUTS.
   REGCE_GEN[8].REGCE_FF_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'ms_rst_4regs_0/ms_rst_4regs_0/OPB_IPIF_I/I_ADDRESS_DECODER/REGISTER_OUTPUTS.
   REGCE_GEN[7].REGCE_FF_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'ms_rst_4regs_0/ms_rst_4regs_0/OPB_IPIF_I/I_ADDRESS_DECODER/REGISTER_OUTPUTS.
   REGCE_GEN[6].REGCE_FF_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'ms_rst_4regs_0/ms_rst_4regs_0/OPB_IPIF_I/I_ADDRESS_DECODER/REGISTER_OUTPUTS.
   REGCE_GEN[5].REGCE_FF_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'ms_rst_4regs_0/ms_rst_4regs_0/OPB_IPIF_I/I_ADDRESS_DECODER/REGISTER_OUTPUTS.
   REGCE_GEN[4].REGCE_FF_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'ms_rst_4regs_0/ms_rst_4regs_0/OPB_IPIF_I/I_ADDRESS_DECODER/REGISTER_OUTPUTS.
   REGCE_GEN[3].REGCE_FF_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'ms_rst_4regs_0/ms_rst_4regs_0/OPB_IPIF_I/I_ADDRESS_DECODER/REGISTER_OUTPUTS.
   REGCE_GEN[2].REGCE_FF_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'ms_rst_4regs_0/ms_rst_4regs_0/OPB_IPIF_I/I_ADDRESS_DECODER/REGISTER_OUTPUTS.
   REGCE_GEN[1].REGCE_FF_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'ms_rst_4regs_0/ms_rst_4regs_0/OPB_IPIF_I/I_ADDRESS_DECODER/REGISTER_OUTPUTS.
   REGCE_GEN[0].REGCE_FF_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'ms_rst_4regs_0/ms_rst_4regs_0/OPB_IPIF_I/I_ADDRESS_DECODER/REGISTER_OUTPUTS.
   REGCS_SIZE_GEN[2].REGCS_SIZE_FF_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'ms_rst_4regs_0/ms_rst_4regs_0/OPB_IPIF_I/I_ADDRESS_DECODER/REGISTER_OUTPUTS.
   REGCS_SIZE_GEN[1].REGCS_SIZE_FF_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'ms_rst_4regs_0/ms_rst_4regs_0/OPB_IPIF_I/I_ADDRESS_DECODER/REGISTER_OUTPUTS.
   REGCS_SIZE_GEN[0].REGCS_SIZE_FF_I' has unconnected

 output pin


WARNING:NgdBuild:443 - SFF primitive
   'ms_rst_4regs_0/ms_rst_4regs_0/OPB_IPIF_I/I_ADDRESS_DECODER/REGISTER_OUTPUTS.
   REGCS_GEN[2].REGCS_FF_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'ms_rst_4regs_0/ms_rst_4regs_0/OPB_IPIF_I/I_ADDRESS_DECODER/REGISTER_OUTPUTS.
   REGCS_GEN[1].REGCS_FF_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'ms_rst_4regs_0/ms_rst_4regs_0/OPB_IPIF_I/I_ADDRESS_DECODER/REGISTER_OUTPUTS.
   REGCS_GEN[0].REGCS_FF_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_emc_0/plb_emc_0/I_PLB_IPIF/I_SLAVE_ATTACHMENT/GEN_SLOW_MODE_BURSTXFER.I_
   ADDRESS_COUNTER/GEN_S_H_SIZE_REG[0].I_SIZE_S_H_REG' has unconnected output
   pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_emc_0/plb_emc_0/I_PLB_IPIF/I_SLAVE_ATTACHMENT/GEN_SLOW_MODE_BURSTXFER.I_
   ADDRESS_COUNTER/GEN_S_H_SIZE_REG[1].I_SIZE_S_H_REG' has unconnected output
   pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_emc_0/plb_emc_0/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/GEN_S_H_ADDR_REG
   [0].I_ADDR_S_H_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_emc_0/plb_emc_0/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/GEN_S_H_ADDR_REG
   [1].I_ADDR_S_H_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_emc_0/plb_emc_0/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/GEN_S_H_ADDR_REG
   [2].I_ADDR_S_H_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_emc_0/plb_emc_0/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[1
   ].I_BKEND_CS_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_emc_0/plb_emc_0/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[2
   ].I_BKEND_CS_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_emc_0/plb_emc_0/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[3
   ].I_BKEND_CS_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_emc_0/plb_emc_0/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REG
   ISTERS[0].I_BKEND_CE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_emc_0/plb_emc_0/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REG
   ISTERS[0].I_BKEND_RDCE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_emc_0/plb_emc_0/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REG
   ISTERS[0].I_BKEND_WRCE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_emc_0/plb_emc_0/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REG
   ISTERS[1].I_BKEND_CE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_emc_0/plb_emc_0/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REG
   ISTERS[1].I_BKEND_RDCE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_emc_0/plb_emc_0/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REG
   ISTERS[1].I_BKEND_WRCE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_emc_0/plb_emc_0/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REG
   ISTERS[2].I_BKEND_CE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_emc_0/plb_emc_0/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REG
   ISTERS[2].I_BKEND_RDCE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_emc_0/plb_emc_0/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REG
   ISTERS[2].I_BKEND_WRCE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_emc_0/plb_emc_0/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REG
   ISTERS[3].I_BKEND_CE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_emc_0/plb_emc_0/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REG
   ISTERS[3].I_BKEND_RDCE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_emc_0/plb_emc_0/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REG
   ISTERS[3].I_BKEND_WRCE_REG' has unconnected output pin


WARNING:NgdBuild:443 - SFF primitive
   'plb_emc_0/plb_emc_0/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/I_CS_SIZE_REG0'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_emc_0/plb_emc_0/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/I_CS_SIZE_REG1'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_emc_0/plb_emc_0/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/I_CS_SIZE_REG2'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_timer_0/opb_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[0].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_timer_0/opb_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[1].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_timer_0/opb_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[2].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_timer_0/opb_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[3].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_timer_0/opb_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[4].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_timer_0/opb_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[5].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_timer_0/opb_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[6].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_timer_0/opb_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[7].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_timer_0/opb_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[8].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_timer_0/opb_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[9].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_timer_0/opb_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[10].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_timer_0/opb_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[11].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_timer_0/opb_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[12].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_timer_0/opb_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[13].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_timer_0/opb_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[14].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_timer_0/opb_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[15].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_timer_0/opb_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[16].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_timer_0/opb_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[17].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_timer_0/opb_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[18].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_timer_0/opb_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[19].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_timer_0/opb_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[20].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_timer_0/opb_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[0].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_timer_0/opb_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[1].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_timer_0/opb_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[2].TCSR1_FF
   _I' has unconnected output 

pin


WARNING:NgdBuild:443 - SFF primitive
   'opb_timer_0/opb_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[3].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_timer_0/opb_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[4].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_timer_0/opb_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[5].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_timer_0/opb_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[6].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_timer_0/opb_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[7].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_timer_0/opb_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[8].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_timer_0/opb_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[9].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_timer_0/opb_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[10].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_timer_0/opb_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[11].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_timer_0/opb_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[12].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_timer_0/opb_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[13].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_timer_0/opb_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[14].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_timer_0/opb_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[15].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_timer_0/opb_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[16].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_timer_0/opb_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[17].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_timer_0/opb_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[18].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_timer_0/opb_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[19].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_timer_0/opb_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[20].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive 'opb_timer_0/opb_timer_0/SEQADDR_FF_I' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_timer_0/opb_timer_0/ABUS_FF_GENERATE[31].ABUS_FF_I' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_timer_0/opb_timer_0/ABUS_FF_GENERATE[30].ABUS_FF_I' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_timer_0/opb_timer_0/ABUS_FF_GENERATE[25].ABUS_FF_I' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_timer_0/opb_timer_0/ABUS_FF_GENERATE[24].ABUS_FF_I' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_timer_0/opb_timer_0/ABUS_FF_GENERATE[23].ABUS_FF_I' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_timer_0/opb_timer_0/ABUS_FF_GENERATE[22].ABUS_FF_I' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_timer_0/opb_timer_0/ABUS_FF_GENERATE[21].ABUS_FF_I' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_timer_0/opb_timer_0/ABUS_FF_GENERATE[20].ABUS_FF_I' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_timer_0/opb_timer_0/ABUS_FF_GENERATE[19].ABUS_FF_I' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_timer_0/opb_timer_0/ABUS_FF_GENERATE[18].ABUS_FF_I' has

 unconnected
   output pin


WARNING:NgdBuild:443 - SFF primitive
   'opb_timer_0/opb_timer_0/ABUS_FF_GENERATE[17].ABUS_FF_I' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_timer_0/opb_timer_0/ABUS_FF_GENERATE[16].ABUS_FF_I' has unconnected
   output pin
WARNING:NgdBuild:486 - Attribute "DRIVE" is not allowed on symbol "fpga_plb_clk"
   of type "IPAD".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "SLEW" is not allowed on symbol "fpga_plb_clk"
   of type "IPAD".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "DRIVE" is not allowed on symbol "fpga_opb_clk"
   of type "IPAD".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "SLEW" is not allowed on symbol "fpga_opb_clk"
   of type "IPAD".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "DRIVE" is not allowed on symbol "psb_bg_n" of
   type "IPAD".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "SLEW" is not allowed on symbol "psb_bg_n" of
   type "IPAD".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "DRIVE" is not allowed on symbol "pmc_inta_n"
   of type "IPAD".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "SLEW" is not allowed on symbol "pmc_inta_n" of
   type "IPAD".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "DRIVE" is not allowed on symbol "ps2_int0_n"
   of type "IPAD".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "SLEW" is not allowed on symbol "ps2_int0_n" of
   type "IPAD".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "DRIVE" is not allowed on symbol "fpga_rst_n"
   of type "IPAD".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "SLEW" is not allowed on symbol "fpga_rst_n" of
   type "IPAD".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "DRIVE" is not allowed on symbol "pmc_intb_n"
   of type "IPAD".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "SLEW" is not allowed on symbol "pmc_intb_n" of
   type "IPAD".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "DRIVE" is not allowed on symbol "ps2_int1_n"
   of type "IPAD".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "SLEW" is not allowed on symbol "ps2_int1_n" of
   type "IPAD".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "DRIVE" is not allowed on symbol "psb_dbg_n" of
   type "IPAD".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "SLEW" is not allowed on symbol "psb_dbg_n" of
   type "IPAD".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "DRIVE" is not allowed on symbol "uart1_sin" of
   type "IPAD".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "SLEW" is not allowed on symbol "uart1_sin" of
   type "IPAD".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "DRIVE" is not allowed on symbol "pmc_intc_n"
   of type "IPAD".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "SLEW" is not allowed on symbol "pmc_intc_n" of
   type "IPAD".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "DRIVE" is not allowed on symbol "ps2_int2_n"
   of type "IPAD".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "SLEW" is not allowed on symbol "ps2_int2_n" of
   type "IPAD".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "DRIVE" is not allowed on symbol
   "fpga_test_switch_0" of type "IPAD".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "SLEW" is not allowed on symbol
   "fpga_test_switch_0" of type "IPAD".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "DRIVE" is not allowed on symbol
   "fpga_test_switch_1" of type "IPAD".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "SLEW" is not allowed on symbol
   "fpga_test_switch_1" of type "IPAD".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "DRIVE" is not allowed on symbol
   "fpga_test_switch_2" of type "IPAD".  This attribute will be ignored.


WARNING:NgdBuild:486 - Attribute "SLEW" is not allowed on symbol
   "fpga_test_switch_2" of type "IPAD".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "DRIVE" is not allowed on symbol
   "fpga_test_switch_3" of type "IPAD".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "SLEW" is not allowed on symbol
   "fpga_test_switch_3" of type "IPAD".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "DRIVE" is not allowed on symbol
   "fpga_test_switch_4" of type "IPAD".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "SLEW" is not allowed on symbol
   "fpga_test_switch_4" of type "IPAD".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "DRIVE" is not allowed on symbol "pmc_intd_n"
   of type "IPAD".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "SLEW" is not allowed on symbol "pmc_intd_n" of
   type "IPAD".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "DRIVE" is not allowed on symbol
   "fpga_test_switch_5" of type "IPAD".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "SLEW" is not allowed on symbol
   "fpga_test_switch_5" of type "IPAD".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "DRIVE" is not allowed on symbol
   "fpga_test_switch_6" of type "IPAD".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "SLEW" is not allowed on symbol
   "fpga_test_switch_6" of type "IPAD".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "DRIVE" is not allowed on symbol
   "fpga_test_switch_7" of type "IPAD".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "SLEW" is not allowed on symbol
   "fpga_test_switch_7" of type "IPAD".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "DRIVE" is not allowed on symbol "ps2_int3_n"
   of type "IPAD".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "SLEW" is not allowed on symbol "ps2_int3_n" of
   type "IPAD".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "DRIVE" is not allowed on symbol "sysace_irq"
   of type "IPAD".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "SLEW" is not allowed on symbol "sysace_irq" of
   type "IPAD".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "DRIVE" is not allowed on symbol "cpld_br_n" of
   type "IPAD".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "SLEW" is not allowed on symbol "cpld_br_n" of
   type "IPAD".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "DRIVE" is not allowed on symbol "ps2_int4_n"
   of type "IPAD".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "SLEW" is not allowed on symbol "ps2_int4_n" of
   type "IPAD".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "DRIVE" is not allowed on symbol "ps2_int5_n"
   of type "IPAD".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "SLEW" is not allowed on symbol "ps2_int5_n" of
   type "IPAD".  This attribute will be ignored.

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings: 298

Writing NGD file "system.ngd" ...

Writing NGDBUILD log file "system.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o system_map.ncd -pr b system.ngd system.pcf 
#----------------------------------------------#


Release 9.1.02i - Map J.33
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.
Using target part "2vp100ff1704-6".


Mapping design into LUTs...


Writing file system_map.ngm...


Running directed packing...
Running delay-based LUT packing...


Running related packing...


Writing design file "system_map.ncd"...



Design Summary:
Number of errors:      0
Number of warnings:   32
Logic Utilization:
  Number of Slice Flip Flops:       6,386 out of  88,192    7%
  Number of 4 input LUTs:           9,889 out of  88,192   11%
Logic Distribution:
  Number of occupied Slices:        7,220 out of  44,096   16%
  Number of Slices containing only related logic:   7,220 out of   7,220  100%
  Number of Slices containing unrelated logic:          0 out of   7,220    0%
        *See NOTES below for an explanation of the effects of unrelated logic
Total Number of 4 input LUTs:         10,617 out of  88,192   12%
  Number used as logic:             9,889
  Number used as a route-thru:        218
  Number used for Dual Port RAMs:     346
    (Two LUTs used per Dual Port RAM)
  Number used as Shift registers:     164

  Number of bonded IOBs:              262 out of   1,040   25%
    IOB Flip Flops:                   492
    IOB Dual-Data Rate Flops:          42
  Number of PPC405s:                   2 out of       2  100%
  Number of JTAGPPCs:                  1 out of       1  100%
  Number of Block RAMs:                33 out of     444    7%
  Number of GCLKs:                      5 out of      16   31%
  Number of DCMs:                       3 out of      12   25%
  Number of GTs:                        0 out of      20    0%
  Number of GT10s:                      0 out of       0    0%

Total equivalent gate count for design:  2,362,763
Additional JTAG gate count for IOBs:  12,576
Peak Memory Usage:  378 MB
Total REAL time to MAP completion:  33 secs 
Total CPU time to MAP completion:   33 secs 

NOTES:

   Related logic is defined as being logic that shares connectivity - e.g. two
   LUTs are "related" if they share common inputs.  When assembling slices,
   Map gives priority to combine logic that is related.  Doing so results in
   the best timing performance.

   Unrelated logic shares no connectivity.  Map will only begin packing
   unrelated logic into a slice once 99% of the slices are occupied through
   related logic packing.

   Note that once logic distribution reaches the 99% level through related
   logic packing, this does not mean the device is completely utilized.
   Unrelated logic packing will then begin, continuing until all usable LUTs
   and FFs are occupied.  Depending on your timing budget, increased levels of
   unrelated logic packing may adversely affect the overall timing performance
   of your design.

Mapping completed.
See MAP report file "system_map.mrp" for details.





#----------------------------------------------#
# Starting program par
# par -w -ol high system_map.ncd system.ncd system.pcf 
#----------------------------------------------#


Release 9.1.02i - par J.33
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.



Constraints file: system.pcf.
Loading device for application Rf_Device from file '2vp100.nph' in environment C:\Xilinx91i.


   "system" is an NCD, version 3.1, device xc2vp100, package ff1704, speed -6



Initializing temperature to 85.000 Celsius. (default - Range: -40.000 to 100.000 Celsius)
Initializing voltage to 1.400 Volts. (default - Range: 1.400 to 1.600 Volts)




Device speed data version:  "PRODUCTION 1.93 2007-02-23".


Device Utilization Summary:

   Number of BUFGMUXs                        5 out of 16     31%
      Number of LOCed BUFGMUXs               5 out of 5     100%

   Number of DCMs                            3 out of 12     25%
   Number of External IOBs                 262 out of 1040   25%
      Number of LOCed IOBs                 261 out of 262    99%

   Number of JTAGPPCs                        1 out of 1     100%
   Number of PPC405s                         2 out of 2     100%
   Number of RAMB16s                        33 out of 444     7%
   Number of SLICEs                       7220 out of 44096  16%


Overall effort level (-ol):   High 
Placer effort level (-pl):    High 
Placer cost table entry (-t): 1
Router effort level (-rl):    High 

Starting initial Timing Analysis.  REAL time: 22 secs 
Finished initial Timing Analysis.  REAL time: 23 secs 




Starting Placer



Phase 1.1


Phase 1.1 (Checksum:9ab72f) REAL time: 42 secs 

Phase 2.7
INFO:Place:834 - Only a subset of IOs are locked. Out of 262 IOs, 261 are locked and 1 are not locked. If you would like
   to print the names of these IOs, please set the environment variable XIL_PAR_DESIGN_CHECK_VERBOSE to 1. 
Phase 2.7 (Checksum:1312cfe) REAL time: 42 secs 

Phase 3.31
WARNING:Place:479 - Use of the left PPC405 has been detected. The left processor requires specialdesign considerations
   when operating above 350 MHz in the -7 speed grade part.Please see Xilinx Application Note XAPP755 for details.
Phase 3.31 (Checksum:1c9c37d) REAL time: 42 secs 

Phase 4.2


......
Phase 4.2 (Checksum:990f33) REAL time: 49 secs 

Phase 5.30
Phase 5.30 (Checksum:2faf07b) REAL time: 49 secs 

Phase 6.3


Phase 6.3 (Checksum:39386fa) REAL time: 54 secs 

Phase 7.5
Phase 7.5 (Checksum:42c1d79) REAL time: 55 secs 

Phase 8.8


...............

.......................

...........................

.......................


...................

................


............

.......

.......

.......

.

......

.......

.......

..


.

...

.......

.

......

.......

..


.....

.

......

.......

......


...


Phase 8.8 (Checksum:24bec18) REAL time: 2 mins 45 secs 

Phase 9.5
Phase 9.5 (Checksum:55d4a77) REAL time: 2 mins 45 secs 

Phase 10.18


Phase 10.18 (Checksum:5f5e0f6) REAL time: 4 mins 15 secs 

Phase 11.5
Phase 11.5 (Checksum:68e7775) REAL time: 4 mins 16 secs 

Phase 12.27


Phase 12.27 (Checksum:7270df4) REAL time: 4 mins 25 secs 

Phase 13.24
Phase 13.24 (Checksum:7bfa473) REAL time: 4 mins 25 secs 



REAL time consumed by placer: 4 mins 31 secs 
CPU  time consumed by placer: 4 mins 31 secs 


Writing design to file system.ncd




Total REAL time to Placer completion: 4 mins 33 secs 
Total CPU time to Placer completion: 4 mins 33 secs 

Starting Router



Phase 1: 57753 unrouted;       REAL time: 5 mins 13 secs 



Phase 2: 51698 unrouted;       REAL time: 5 mins 21 secs 



Phase 3: 14795 unrouted;       REAL time: 5 mins 32 secs 



Phase 4: 14795 unrouted; (1117364)      REAL time: 5 mins 35 secs 



Phase 5: 16114 unrouted; (86422)      REAL time: 9 mins 18 secs 



Phase 6: 16169 unrouted; (72979)      REAL time: 9 mins 23 secs 



Phase 7: 15901 unrouted; (55742)      REAL time: 9 mins 59 secs 



Phase 8: 15901 unrouted; (55742)      REAL time: 12 mins 27 secs 



Phase 9: 0 unrouted; (65196)      REAL time: 15 mins 45 secs 



Phase 10: 0 unrouted; (65196)      REAL time: 15 mins 55 secs 



Updating file: system.ncd with current fully routed design.



Phase 11: 0 unrouted; (65196)      REAL time: 22 mins 21 secs 



Phase 12: 0 unrouted; (64192)      REAL time: 25 mins 36 secs 



Phase 13: 0 unrouted; (64192)      REAL time: 26 mins 51 secs 



Phase 14: 0 unrouted; (64192)      REAL time: 27 mins 14 secs 


Total REAL time to Router completion: 27 mins 14 secs 
Total CPU time to Router completion: 27 mins 13 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.



**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|              CLKPLB |     BUFGMUX3S|Yes   | 2386 |  1.180     |  2.659      |
+---------------------+--------------+------+------+------------+-------------+
|              CLKOPB |     BUFGMUX1S|Yes   | 2178 |  1.147     |  2.631      |
+---------------------+--------------+------+------+------------+-------------+
|       DDR1_CLKFB_90 |     BUFGMUX0S|Yes   |  167 |  0.387     |  2.418      |
+---------------------+--------------+------+------+------------+-------------+
|       DDR_CLKPLB_90 |     BUFGMUX2P|Yes   |   12 |  0.267     |  2.399      |
+---------------------+--------------+------+------+------------+-------------+
|              CLKCPU |     BUFGMUX5S|Yes   |    1 |  0.000     |  2.135      |
+---------------------+--------------+------+------+------------+-------------+
| jtagppc0_JTGC405TCK |         Local|      |    2 |  5.178     | 10.171      |
+---------------------+--------------+------+------+------------+-------------+
|opb_intc_i/opb_intc_ |              |      |      |            |             |
|i/INTC_CORE_I/MANY_I |              |      |      |            |             |
|NTR_DET_GEN.INTR_DET |              |      |      |            |             |
|    _I/interrupts<6> |         Local|      |    1 |  0.000     |  0.438      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.



Timing Score: 64192

WARNING:Par:62 - Your design did not meet timing.  The following are some suggestions to assist you to meet timing in
   your design.

      Review the timing report using Timing Analyzer (In ISE select "Post-Place &
      Route Static Timing Report").  Go to the failing constraint(s) and select
      the "Timing Improvement Wizard" link for suggestions to correct each problem.

   Rerun Map with "-timing" (ISE process "Perform Timing -Driven
   Packing and Placement"

   Run Multi-Pass Place and Route in PAR using at least 5 "PAR Iterations"
   (ISE process "Multi Pass Place & Route").

   Use the Xilinx "xplorer" script to try special combinations of
   options known to produce very good results.
   See http://www.xilinx.com/ise/implementation/Xplorer.htm for details.

   Visit the Xilinx technical support web at http://support.xilinx.com and go to
   either "Troubleshoot->Tech Tips->Timing & Constraints" or "
   TechXclusives->Timing Closure" for tips and suggestions for meeting timing
   in your design.



Number of Timing Constraints that were not applied: 6

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

------------------------------------------------------------------------------------------------------
  Constraint                                |  Check  | Worst Case |  Best Case | Timing |   Timing   
                                            |         |    Slack   | Achievable | Errors |    Score   
------------------------------------------------------------------------------------------------------
* TS_clock_reset_block_clock_reset_block_ap | SETUP   |    -1.372ns|    13.872ns|     105|       59600
  1000_bp_clock_generation_clkplb_i =       | HOLD    |     0.218ns|            |       0|           0
     PERIOD TIMEGRP         "clock_reset_bl |         |            |            |        |            
  ock_clock_reset_block_ap1000_bp_clock_gen |         |            |            |        |            
  eration_clkplb_i"         TS_fpga_plb_clk |         |            |            |        |            
   HIGH 50%                                 |         |            |            |        |            
------------------------------------------------------------------------------------------------------
* COMP "psb_ta_n" OFFSET = IN 7.3 ns BEFORE | SETUP   |    -1.071ns|     8.371ns|       5|        2797
   COMP "fpga_plb_clk"                      |         |            |            |        |            
------------------------------------------------------------------------------------------------------
* COMP "psb_tea_n" OFFSET = IN 7.3 ns BEFOR | SETUP   |    -0.843ns|     8.143ns|       4|        1795
  E COMP "fpga_plb_clk"                     |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  COMP "psb_artry_n" OFFSET = IN 7.3 ns BEF | SETUP   |     0.014ns|     7.286ns|       0|           0
  ORE COMP "fpga_plb_clk"                   |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  COMP "psb_dbb_n" OFFSET = IN 7.3 ns BEFOR | SETUP   |     0.059ns|     7.241ns|       0|           0
  E COMP "fpga_plb_clk"                     |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  TS_DCR1 = MAXDELAY FROM TIMEGRP "FFS" THR | SETUP   |     0.067ns|     7.933ns|       0|           0
  U TIMEGRP "DCR_DATA_GRP" TO TIMEGRP       |         |            |            |        |            
     "CPUS" 8 ns                            |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  TSCLK2CLK90 = MAXDELAY FROM TIMEGRP "clkp | SETUP   |     0.068ns|     2.807ns|       0|           0
  lb" TO TIMEGRP "ddr_clkplb_90" 2.875      |         |            |            |        |            
      ns                                    |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  TS_DCR2 = MAXDELAY FROM TIMEGRP "CPUS" TH | SETUP   |     0.078ns|     7.922ns|       0|           0
  RU TIMEGRP "DCR_DATA_GRP" TO TIMEGRP      |         |            |            |        |            
      "CPUS" 8 ns                           |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  COMP "psb_dbg_n" OFFSET = IN 7.3 ns BEFOR | SETUP   |     0.137ns|     7.163ns|       0|           0
  E COMP "fpga_plb_clk"                     |         |            |            |        |            
------------------------------------------------------------------------------------------------------


  TS_clock_reset_block_clock_reset_block_ap | SETUP   |     0.354ns|     3.812ns|       0|           0
  1000_bp_clock_generation_clkcpu_i =       | HOLD    |     1.803ns|            |       0|           0
     PERIOD TIMEGRP         "clock_reset_bl |         |            |            |        |            
  ock_clock_reset_block_ap1000_bp_clock_gen |         |            |            |        |            
  eration_clkcpu_i"         TS_fpga_plb_clk |         |            |            |        |            
   / 3 HIGH 50%                             |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  COMP "psb_abb_n" OFFSET = IN 7.3 ns BEFOR | SETUP   |     0.363ns|     6.937ns|       0|           0
  E COMP "fpga_plb_clk"                     |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  TS_DCR3 = MAXDELAY FROM TIMEGRP "CPUS" TH | SETUP   |     0.493ns|     7.507ns|       0|           0
  RU TIMEGRP "DCR_DATA_GRP" TO TIMEGRP      |         |            |            |        |            
      "FFS" 8 ns                            |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  COMP "psb_aack_n" OFFSET = IN 7.3 ns BEFO | SETUP   |     0.500ns|     6.800ns|       0|           0
  RE COMP "fpga_plb_clk"                    |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  COMP "psb_bg_n" OFFSET = IN 7.3 ns BEFORE | SETUP   |     0.627ns|     6.673ns|       0|           0
   COMP "fpga_plb_clk"                      |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  COMP "lbus_data<0>" OFFSET = OUT 9 ns AFT | MAXDELAY|     1.287ns|     7.713ns|       0|           0
  ER COMP "fpga_opb_clk"                    |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  COMP "lbus_data<1>" OFFSET = OUT 9 ns AFT | MAXDELAY|     1.287ns|     7.713ns|       0|           0
  ER COMP "fpga_opb_clk"                    |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  COMP "lbus_data<2>" OFFSET = OUT 9 ns AFT | MAXDELAY|     1.287ns|     7.713ns|       0|           0
  ER COMP "fpga_opb_clk"                    |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  COMP "lbus_data<3>" OFFSET = OUT 9 ns AFT | MAXDELAY|     1.287ns|     7.713ns|       0|           0
  ER COMP "fpga_opb_clk"                    |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  COMP "lbus_data<7>" OFFSET = OUT 9 ns AFT | MAXDELAY|     1.734ns|     7.266ns|       0|           0
  ER COMP "fpga_opb_clk"                    |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  COMP "lbus_data<6>" OFFSET = OUT 9 ns AFT | MAXDELAY|     1.734ns|     7.266ns|       0|           0
  ER COMP "fpga_opb_clk"                    |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  COMP "lbus_data<4>" OFFSET = OUT 9 ns AFT | MAXDELAY|     1.766ns|     7.234ns|       0|           0
  ER COMP "fpga_opb_clk"                    |         |            |           

 |        |            


------------------------------------------------------------------------------------------------------
  COMP "lbus_data<5>" OFFSET = OUT 9 ns AFT | MAXDELAY|     1.766ns|     7.234ns|       0|           0
  ER COMP "fpga_opb_clk"                    |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  TS_clock_reset_block_clock_reset_block_ap | SETUP   |     1.799ns|     6.528ns|       0|           0
  1000_bp_clock_generation_ddr_clk_fb_i     | HOLD    |     0.458ns|            |       0|           0
       = PERIOD TIMEGRP         "clock_rese |         |            |            |        |            
  t_block_clock_reset_block_ap1000_bp_clock |         |            |            |        |            
  _generation_ddr_clk_fb_i"         TS_ddr1 |         |            |            |        |            
  _clk_fb PHASE -1.562 ns HIGH 50%          |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  COMP "lbus_we_n" OFFSET = OUT 9 ns AFTER  | MAXDELAY|     2.049ns|     6.951ns|       0|           0
  COMP "fpga_opb_clk"                       |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  COMP "lbus_oe_n" OFFSET = OUT 9 ns AFTER  | MAXDELAY|     2.049ns|     6.951ns|       0|           0
  COMP "fpga_opb_clk"                       |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  COMP "lbus_data<8>" OFFSET = OUT 9 ns AFT | MAXDELAY|     2.808ns|     6.192ns|       0|           0
  ER COMP "fpga_opb_clk"                    |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  COMP "lbus_data<10>" OFFSET = OUT 9 ns AF | MAXDELAY|     2.985ns|     6.015ns|       0|           0
  TER COMP "fpga_opb_clk"                   |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  COMP "lbus_data<9>" OFFSET = OUT 9 ns AFT | MAXDELAY|     3.037ns|     5.963ns|       0|           0
  ER COMP "fpga_opb_clk"                    |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  COMP "lbus_data<12>" OFFSET = OUT 9 ns AF | MAXDELAY|     3.344ns|     5.656ns|       0|           0
  TER COMP "fpga_opb_clk"                   |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  COMP "flash_cs_n" OFFSET = OUT 9 ns AFTER | MAXDELAY|     3.369ns|     5.631ns|       0|           0
   COMP "fpga_opb_clk"                      |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  COMP "lbus_addr<1>" OFFSET = OUT 9 ns AFT | MAXDELAY|     3.371ns|     5.629ns|       0|           0
  ER COMP "fpga_opb_clk"                    |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  COMP "lbus_addr<19>" OFFSET = OUT 9 ns AF | MAXDELAY|     3.408ns|     5.592ns|       0|           0
  TER COMP "fpga_opb_clk"                   |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  COMP "lbus_addr<20>" OFFSET = OUT 9 ns AF | MAXDELAY|     3.408ns|     5.592ns|       0|           0
  TER COMP "fpga_opb_clk"                   |         |            |           

 |        |            


------------------------------------------------------------------------------------------------------
  COMP "lbus_addr<21>" OFFSET = OUT 9 ns AF | MAXDELAY|     3.408ns|     5.592ns|       0|           0
  TER COMP "fpga_opb_clk"                   |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  COMP "lbus_addr<22>" OFFSET = OUT 9 ns AF | MAXDELAY|     3.408ns|     5.592ns|       0|           0
  TER COMP "fpga_opb_clk"                   |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  COMP "lbus_data<11>" OFFSET = OUT 9 ns AF | MAXDELAY|     3.442ns|     5.558ns|       0|           0
  TER COMP "fpga_opb_clk"                   |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  COMP "cpld_cs_n" OFFSET = OUT 9 ns AFTER  | MAXDELAY|     3.459ns|     5.541ns|       0|           0
  COMP "fpga_opb_clk"                       |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  COMP "lbus_addr<0>" OFFSET = OUT 9 ns AFT | MAXDELAY|     3.467ns|     5.533ns|       0|           0
  ER COMP "fpga_opb_clk"                    |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  COMP "lbus_data<13>" OFFSET = OUT 9 ns AF | MAXDELAY|     3.588ns|     5.412ns|       0|           0
  TER COMP "fpga_opb_clk"                   |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  COMP "lbus_addr<23>" OFFSET = OUT 9 ns AF | MAXDELAY|     3.631ns|     5.369ns|       0|           0
  TER COMP "fpga_opb_clk"                   |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  COMP "lbus_addr<24>" OFFSET = OUT 9 ns AF | MAXDELAY|     3.631ns|     5.369ns|       0|           0
  TER COMP "fpga_opb_clk"                   |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  COMP "lbus_addr<9>" OFFSET = OUT 9 ns AFT | MAXDELAY|     3.684ns|     5.316ns|       0|           0
  ER COMP "fpga_opb_clk"                    |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  COMP "lbus_addr<16>" OFFSET = OUT 9 ns AF | MAXDELAY|     3.687ns|     5.313ns|       0|           0
  TER COMP "fpga_opb_clk"                   |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  COMP "lbus_addr<17>" OFFSET = OUT 9 ns AF | MAXDELAY|     3.795ns|     5.205ns|       0|           0
  TER COMP "fpga_opb_clk"                   |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  COMP "sysace_cs_n" OFFSET = OUT 9 ns AFTE | MAXDELAY|     3.826ns|     5.174ns|       0|           0
  R COMP "fpga_opb_clk"                     |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  COMP "lbus_addr<18>" OFFSET = OUT 9 ns AF | MAXDELAY|     3.854ns|     5.146ns|       0|           0
  TER COMP "fpga_opb_clk"                   |         |            |            |        |            
-------------------------------------------------------------------------------

-----------------------


  COMP "lbus_addr<15>" OFFSET = OUT 9 ns AF | MAXDELAY|     3.854ns|     5.146ns|       0|           0
  TER COMP "fpga_opb_clk"                   |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  COMP "lbus_addr<2>" OFFSET = OUT 9 ns AFT | MAXDELAY|     3.900ns|     5.100ns|       0|           0
  ER COMP "fpga_opb_clk"                    |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  COMP "lbus_addr<3>" OFFSET = OUT 9 ns AFT | MAXDELAY|     3.940ns|     5.060ns|       0|           0
  ER COMP "fpga_opb_clk"                    |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  COMP "lbus_addr<4>" OFFSET = OUT 9 ns AFT | MAXDELAY|     3.940ns|     5.060ns|       0|           0
  ER COMP "fpga_opb_clk"                    |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  COMP "lbus_addr<5>" OFFSET = OUT 9 ns AFT | MAXDELAY|     3.940ns|     5.060ns|       0|           0
  ER COMP "fpga_opb_clk"                    |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  COMP "lbus_addr<10>" OFFSET = OUT 9 ns AF | MAXDELAY|     4.050ns|     4.950ns|       0|           0
  TER COMP "fpga_opb_clk"                   |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  COMP "lbus_addr<12>" OFFSET = OUT 9 ns AF | MAXDELAY|     4.064ns|     4.936ns|       0|           0
  TER COMP "fpga_opb_clk"                   |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  COMP "lbus_data<15>" OFFSET = OUT 9 ns AF | MAXDELAY|     4.082ns|     4.918ns|       0|           0
  TER COMP "fpga_opb_clk"                   |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  COMP "lbus_data<14>" OFFSET = OUT 9 ns AF | MAXDELAY|     4.082ns|     4.918ns|       0|           0
  TER COMP "fpga_opb_clk"                   |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  COMP "lbus_addr<8>" OFFSET = OUT 9 ns AFT | MAXDELAY|     4.148ns|     4.852ns|       0|           0
  ER COMP "fpga_opb_clk"                    |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  COMP "lbus_addr<6>" OFFSET = OUT 9 ns AFT | MAXDELAY|     4.183ns|     4.817ns|       0|           0
  ER COMP "fpga_opb_clk"                    |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  COMP "lbus_addr<14>" OFFSET = OUT 9 ns AF | MAXDELAY|     4.193ns|     4.807ns|       0|           0
  TER COMP "fpga_opb_clk"                   |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  COMP "lbus_addr<13>" OFFSET = OUT 9 ns AF | MAXDELAY|     4.224ns|     4.776ns|       0|           0
  TER COMP "fpga_opb_clk"                   |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  COMP "fpga_config_flash_cs_n" OFFSET = OU | MAXDELAY|     4.312ns|     4.688n

s|       0|           0


  T 9 ns AFTER COMP "fpga_opb_clk"          |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  COMP "lbus_addr<7>" OFFSET = OUT 9 ns AFT | MAXDELAY|     4.339ns|     4.661ns|       0|           0
  ER COMP "fpga_opb_clk"                    |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  COMP "lbus_addr<11>" OFFSET = OUT 9 ns AF | MAXDELAY|     4.399ns|     4.601ns|       0|           0
  TER COMP "fpga_opb_clk"                   |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  TS_clock_reset_block_clock_reset_block_ap | SETUP   |     5.026ns|    19.974ns|       0|           0
  1000_bp_clock_generation_clkopb_i =       | HOLD    |     0.567ns|            |       0|           0
     PERIOD TIMEGRP         "clock_reset_bl |         |            |            |        |            
  ock_clock_reset_block_ap1000_bp_clock_gen |         |            |            |        |            
  eration_clkopb_i"         TS_fpga_opb_clk |         |            |            |        |            
   HIGH 50%                                 |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  COMP "cpld_bg_n" OFFSET = OUT 9 ns AFTER  | MAXDELAY|     6.161ns|     2.839ns|       0|           0
  COMP "fpga_opb_clk"                       |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  TS_CPU_2_PLB_ARB_DCR = MAXDELAY FROM TIME | SETUP   |    19.279ns|     5.721ns|       0|           0
  GRP "CPUS" TO TIMEGRP         "PLB_ARBITE |         |            |            |        |            
  R_DCR" 25 ns                              |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  TS_clock_reset_block_clock_reset_block_ap | N/A     |         N/A|         N/A|     N/A|         N/A
  1000_bp_clock_generation_ddr_clkplb_90_i  |         |            |            |        |            
          = PERIOD TIMEGRP         "clock_r |         |            |            |        |            
  eset_block_clock_reset_block_ap1000_bp_cl |         |            |            |        |            
  ock_generation_ddr_clkplb_90_i"         T |         |            |            |        |            
  S_fpga_plb_clk PHASE 3.125 ns HIGH 50%    |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  TS_fpga_opb_clk = PERIOD TIMEGRP "fpga_op | N/A     |         N/A|         N/A|     N/A|         N/A
  b_clk" 25 ns HIGH 50%                     |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  TS_ddr1_clk_fb = PERIOD TIMEGRP "ddr1_clk | N/A     |         N/A|         N/A|     N/A|         N/A
  _fb" 12.5 ns HIGH 50%                     |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  TS_CLK90 = PERIOD TIMEGRP "ddr_clkplb_90" | N/A     |         N/A|         N/A|     N/A|         N/A
   12.5 ns HIGH 50%                         |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  TS_plb_clk = PERIOD TIMEGRP "clkplb" 12.5 | N/A     |         N/A|         N/A|     N/A|         N/A
   ns HIGH 50%                              |         |            |           

 |        |            


------------------------------------------------------------------------------------------------------
  TS_fpga_plb_clk = PERIOD TIMEGRP "fpga_pl | N/A     |         N/A|         N/A|     N/A|         N/A
  b_clk" 12.5 ns HIGH 50%                   |         |            |            |        |            
------------------------------------------------------------------------------------------------------


3 constraints not met.
INFO:Timing:2761 - N/A entries in the Constraints list may indicate that the 
   constraint does not cover any paths or that it has no requested value.


Generating Pad Report.



All signals are completely routed.

Total REAL time to PAR completion: 27 mins 36 secs 
Total CPU time to PAR completion: 27 mins 25 secs 

Peak Memory Usage:  761 MB

Placement: Completed - No errors found.
Routing: Completed - No errors found.
Timing: Completed - 114 errors found.

Number of error messages: 0
Number of warning messages: 2
Number of info messages: 1

Writing design to file system.ncd





PAR done!



#----------------------------------------------#
# Starting program post_par_trce
# trce -e 3 -xml system.twx system.ncd system.pcf 
#----------------------------------------------#


Release 9.1.02i - Trace 
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.


Loading device for application Rf_Device from file '2vp100.nph' in environment
C:\Xilinx91i.


   "system" is an NCD, version 3.1, device xc2vp100, package ff1704, speed -6


--------------------------------------------------------------------------------
Release 9.1.02i Trace 
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.

trce -e 3 -xml system.twx system.ncd system.pcf


Design file:              system.ncd
Physical constraint file: system.pcf
Device,speed:             xc2vp100,-6 (PRODUCTION 1.93 2007-02-23)
Report level:             error report
--------------------------------------------------------------------------------

INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths
   option. All paths that are not constrained will be reported in the
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a
   50 Ohm transmission line loading model.  For the details of this model, and
   for more information on accounting for different loading conditions, please
   see the device datasheet.




Timing summary:
---------------

Timing errors: 114  Score: 64192

Constraints cover 2695387 paths, 0 nets, and 57052 connections

Design statistics:
   Minimum period:  19.974ns (Maximum frequency:  50.065MHz)
   Maximum path delay from/to any node:   7.933ns
   Minimum input required time before clock:   8.371ns
   Minimum output required time after clock:   7.713ns


Analysis completed Tue May 12 18:24:44 2009
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Number of info messages: 2
Total time: 29 secs 




xflow done!
*********************************************
Running Bitgen..
*********************************************
cd implementation; bitgen -w -f bitgen.ut system


Release 9.1.02i - Bitgen J.33
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.


Loading device for application Rf_Device from file '2vp100.nph' in environment
C:\Xilinx91i.


   "system" is an NCD, version 3.1, device xc2vp100, package ff1704, speed -6


Opened constraints file system.pcf.

Tue May 12 18:24:53 2009

Running DRC.


WARNING:PhysDesignRules:372 - Gated clock. Clock net
   opb_intc_i/opb_intc_i/INTC_CORE_I/MANY_INTR_DET_GEN.INTR_DET_I/interrupts<6>
   is sourced by a combinatorial pin. This is not good design practice. Use the
   CE pin to control the loading of data into the flip-flop.
INFO:PhysDesignRules:772 - To achieve optimal frequency synthesis performance
   with the CLKFX and CLKFX180 outputs of the DCM comp
   clock_reset_block/clock_reset_block/ap1000_bp_clock_generation/plb_dcm/clock_
   reset_block/clock_reset_block/ap1000_bp_clock_generation/plb_dcm, consult the
   device Interactive Data Sheet.
WARNING:PhysDesignRules:1009 - Blockcheck: The clock pin CPMC405CLOCK for the
   comp ppc405_ppcjtag_chain/ppc405_ppcjtag_chain/PPC405_i is not connected to
   the output of a DCM driven clock buffer.
WARNING:PhysDesignRules:1009 - Blockcheck: The clock pin PLBCLK for the comp
   ppc405_ppcjtag_chain/ppc405_ppcjtag_chain/PPC405_i is not connected to the
   output of a DCM driven clock buffer.
WARNING:PhysDesignRules:1009 - Blockcheck: The clock pin BRAMISOCMCLK for the
   comp ppc405_ppcjtag_chain/ppc405_ppcjtag_chain/PPC405_i is not connected to
   the output of a DCM driven clock buffer.
WARNING:PhysDesignRules:1009 - Blockcheck: The clock pin BRAMDSOCMCLK for the
   comp ppc405_ppcjtag_chain/ppc405_ppcjtag_chain/PPC405_i is not connected to
   the output of a DCM driven clock buffer.
WARNING:PhysDesignRules:1009 - Blockcheck: The clock pin BRAMISOCMCLK for the
   comp ppc405_i/ppc405_i/PPC405_i is not connected to the output of a DCM
   driven clock buffer.
WARNING:PhysDesignRules:1009 - Blockcheck: The clock pin BRAMDSOCMCLK for the
   comp ppc405_i/ppc405_i/PPC405_i is not connected to the output of a DCM
   driven clock buffer.
DRC detected 0 errors and 7 warnings.


Creating bit map...


Saving bit stream in "system.bit".


Creating bit mask...


Saving mask bit stream in "system.msk".


Bitstream generation is complete.




Done!

At Local date and time: Tue May 12 18:29:41 2009
 xbash -q -c "cd /cygdrive/c/Baseline_9_Working_Folder/k-rtos-base-profile-task/; /usr/bin/make -f system.make init_bram; exit;" started...

/usr/bin/bash: igncr: unknown option name


*********************************************
Initializing BRAM contents of the bitstream
*********************************************
bitinit system.mhs  -pe ppc405_i EX1_OS/executable.elf  \
-bt implementation/system.bit -o implementation/download.bit



bitinit version Xilinx EDK 9.1.02 Build EDK_J_SP2.4
Copyright (c) Xilinx Inc. 2002.

Parsing MHS File system.mhs...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/ppc405_v2_00_c/data/ppc405_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_v34_v1_02_a/data/plb_v34_v2_1_0.tcl
...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_bram_if_cntlr_v1_00_b/data/plb_bram_if
_cntlr_v2_1_0.tcl ...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb2opb_bridge_v1_01_a/data/plb2opb_bridge
_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/opb_intc_v1_00_c/data/opb_intc_v2_1_0.tcl
...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/jtagppc_cntlr_v2_00_a/data/jtagppc_cntlr_v
2_1_0.tcl ...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_emc_v2_00_a/data/plb_emc_v2_1_0.tcl
...

Overriding IP level properties ...
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\modified_plb_ddr
   _controller_v1_00_c\data\modified_plb_ddr_controller_v2_1_0.mpd line 50 -
   plb_ddr_controller_i (modified_plb_ddr_controller) tool is overriding
   PARAMETER C_FAMILY value to 
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 41 - bram (bram_block) tool is overriding PARAMETER C_FAMILY
   value to 
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 38 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_FAMILY value to 
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 38 - opb_intc_i (opb_intc) tool is overriding PARAMETER C_FAMILY
   value to 
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\plb_psb_bridge_v
   1_00_a\data\plb_psb_bridge_v2_1_0.mpd line 97 - plb_psb_bridge_i
   (plb_psb_bridge) tool is overriding PARAMETER C_FAMILY value to 
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\ppc405_v2_00_c\data\ppc405_v2_1_0.mpd
   line 45 - ppc405_ppcjtag_chain (ppc405) tcl is overriding PARAMETER
   C_ISOCM_DCR_HIGHADDR value to 0b0000010011
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\ppc405_v2_00_c\data\ppc405_v2_1_0.mpd
   line 47 - ppc405_ppcjtag_chain (ppc405) tcl is overriding PARAMETER
   C_DSOCM_DCR_HIGHADDR value to 0b0000100011
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\jtagppc_cntlr_v2_00_a\data\jtagppc_cntl
   r_v2_1_0.mpd line 35 - jtagppc_0 (jtagppc_cntlr) tool is overriding PARAMETER
   C_DEVICE value to 
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\ms_rst_4regs_v1_
   00_a\data\ms_rst_4regs_v2_1_0.mpd line 34 - ms_rst_4regs_0 (ms_rst_4regs)
   tool is overriding PARAMETER C_FAMILY value to 
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\opb_slave1_v1_00
   _a\data\opb_slave1_v2_1_0.mpd line 34 - opb_slave1_0 (opb_slave1) tool is
   overriding PARAMETER C_FAMILY value to 
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpio_v2_1_0.m
   pd line 40 - opb_gpio_0 (opb_gpio) tool is overriding PARAMETER C_FAMILY
   value to 
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_timer_v1_00_b\data\opb_timer_v2_1_0
   .mpd line 34 - opb_timer_0 (opb_timer) tool is overriding PARAMETER C_FAMILY
   value to 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/bram_if_cntlr_v1_00_b/data/bram_if_cntlr_v
2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/emc_common_v2_00_a/data/emc_common_v2_1_0.
tcl ...


Address Map for Processor ppc405_i
  (0b0000000000-0b0011111111) plb_bus	dcr_bus
  (0b0100000000-0b0111111111) plb2opb_bridge_i	dcr_bus
  (0b1000010000-0b1000010011) ppc405_i	
  (0b1000100000-0b1000100011) ppc405_i	
  (0000000000-0x1fffffff) plb_ddr_controller_i	plb_bus
  (0x29000000-0x29ffffff) opb_gpio_0	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4c000000-0x4c00ffff) RS232_1	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4d000000-0x4dffffff) opb_intc_i	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4f000000-0x4f00ffff) ms_rst_4regs_0	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4ff00000-0x4ff03fff) opb_slave1_0	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4fff0000-0x4fffffff) opb_timer_0	plb_bus->plb2opb_bridge_i->opb_bus
  (0x50000000-0x50ffffff) plb_emc_0	plb_bus
  (0xffff0000-0xffffffff) plb_bram_if_cntlr_i	plb_bus
Address Map for Processor ppc405_ppcjtag_chain
  (0b0000010000-0b0000010011) ppc405_ppcjtag_chain	
  (0b0000100000-0b0000100011) ppc405_ppcjtag_chain	

Initializing Memory...
Checking ELFs associated with PPC405 instance ppc405_i for overlap...


Analyzing file EX1_OS/executable.elf...
Running Data2Mem with the following command:
data2mem -bm "implementation/system_bd" -bt "implementation/system.bit"  -bd
"EX1_OS/executable.elf" tag ppc405_i  -o b implementation/download.bit 


Memory Initialization completed successfully.





Done!

At Local date and time: Tue May 12 18:57:50 2009
 xbash -q -c "cd /cygdrive/c/Baseline_9_Working_Folder/k-rtos-base-profile-task/; /usr/bin/make -f system.make swclean; exit;" started...

rm -rf ppc405_i/lib/
rm -rf ppc405_ppcjtag_chain/lib/
rm -f libgen.log
rm -f EX1_OS/executable.elf 



/usr/bin/bash: igncr: unknown option name




Done!

At Local date and time: Tue May 12 18:57:56 2009
 xbash -q -c "cd /cygdrive/c/Baseline_9_Working_Folder/k-rtos-base-profile-task/; /usr/bin/make -f system.make libs; exit;" started...

/usr/bin/bash: igncr: unknown option name


*********************************************
Creating software libraries...
*********************************************
libgen -mhs system.mhs -p xc2vp100ff1704-6  system.mss


libgen
Xilinx EDK 9.1.02 Build EDK_J_SP2.4
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.

Command Line: libgen -mhs system.mhs -p xc2vp100ff1704-6 system.mss 



Output Directory (-od)		: C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\
Part (-p)			: virtex2p

Software Specification file	: system.mss


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/ppc405_v2_00_c/data/ppc405_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_v34_v1_02_a/data/plb_v34_v2_1_0.tcl
...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_bram_if_cntlr_v1_00_b/data/plb_bram_if
_cntlr_v2_1_0.tcl ...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb2opb_bridge_v1_01_a/data/plb2opb_bridge
_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/opb_intc_v1_00_c/data/opb_intc_v2_1_0.tcl
...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/jtagppc_cntlr_v2_00_a/data/jtagppc_cntlr_v
2_1_0.tcl ...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_emc_v2_00_a/data/plb_emc_v2_1_0.tcl
...

Overriding IP level properties ...
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\modified_plb_ddr
   _controller_v1_00_c\data\modified_plb_ddr_controller_v2_1_0.mpd line 50 -
   plb_ddr_controller_i (modified_plb_ddr_controller) tool is overriding
   PARAMETER C_FAMILY value to virtex2p
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 41 - bram (bram_block) tool is overriding PARAMETER C_FAMILY
   value to virtex2p
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 38 - opb_intc_i (opb_intc) tool is overriding PARAMETER C_FAMILY
   value to virtex2p


INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\ppc405_v2_00_c\data\ppc405_v2_1_0.mpd
   line 45 - ppc405_ppcjtag_chain (ppc405) tcl is overriding PARAMETER
   C_ISOCM_DCR_HIGHADDR value to 0b0000010011
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\ppc405_v2_00_c\data\ppc405_v2_1_0.mpd
   line 47 - ppc405_ppcjtag_chain (ppc405) tcl is overriding PARAMETER
   C_DSOCM_DCR_HIGHADDR value to 0b0000100011
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\jtagppc_cntlr_v2_00_a\data\jtagppc_cntl
   r_v2_1_0.mpd line 35 - jtagppc_0 (jtagppc_cntlr) tool is overriding PARAMETER
   C_DEVICE value to 2vp100
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpio_v2_1_0.m
   pd line 40 - opb_gpio_0 (opb_gpio) tool is overriding PARAMETER C_FAMILY
   value to virtex2p
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_timer_v1_00_b\data\opb_timer_v2_1_0
   .mpd line 34 - opb_timer_0 (opb_timer) tool is overriding PARAMETER C_FAMILY
   value to virtex2p

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/bram_if_cntlr_v1_00_b/data/bram_if_cntlr_v
2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/emc_common_v2_00_a/data/emc_common_v2_1_0.
tcl ...


Address Map for Processor ppc405_i
  (0b0000000000-0b0011111111) plb_bus	dcr_bus
  (0b0100000000-0b0111111111) plb2opb_bridge_i	dcr_bus
  (0b1000010000-0b1000010011) ppc405_i	
  (0b1000100000-0b1000100011) ppc405_i	
  (0000000000-0x1fffffff) plb_ddr_controller_i	plb_bus
  (0x29000000-0x29ffffff) opb_gpio_0	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4c000000-0x4c00ffff) RS232_1	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4d000000-0x4dffffff) opb_intc_i	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4f000000-0x4f00ffff) ms_rst_4regs_0	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4ff00000-0x4ff03fff) opb_slave1_0	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4fff0000-0x4fffffff) opb_timer_0	plb_bus->plb2opb_bridge_i->opb_bus
  (0x50000000-0x50ffffff) plb_emc_0	plb_bus
  (0xffff0000-0xffffffff) plb_bram_if_cntlr_i	plb_bus
Address Map for Processor ppc405_ppcjtag_chain
  (0b0000010000-0b0000010011) ppc405_ppcjtag_chain	
  (0b0000100000-0b0000100011) ppc405_ppcjtag_chain	

Check platform address map ...

Overriding system level properties ...
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 41 - plb_bus (plb_v34) tool is overriding PARAMETER C_PLB_NUM_MASTERS
   value to 3
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 43 - plb_bus (plb_v34) tool is overriding PARAMETER C_PLB_MID_WIDTH
   value to 2
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 44 - plb_bus (plb_v34) tool is overriding PARAMETER C_PLB_AWIDTH value
   to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 45 - plb_bus (plb_v34) tool is overriding PARAMETER C_PLB_DWIDTH value
   to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 49 - plb_bus (plb_v34) tool is overriding PARAMETER C_DCR_AWIDTH value
   to 10
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 50 - plb_bus (plb_v34) tool is overriding PARAMETER C_DCR_DWIDTH value
   to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\modified_plb_ddr
   _controller_v1_00_c\data\modified_plb_ddr_controller_v2_1_0.mpd line 53 -
   plb_ddr_controller_i (modified_plb_ddr_controller) tool is overriding
   PARAMETER C_PLB_NUM_MASTERS value to 3
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\modified_plb_ddr
   _controller_v1_00_c\data\modified_plb_ddr_controller_v2_1_0.mpd line 54 -
   plb_ddr_controller_i (modified_plb_ddr_controller) tool is overriding
   PARAMETER C_PLB_MID_WIDTH value to 2
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\modified_plb_ddr
   _controller_v1_00_c\data\modified_plb_ddr_controller_v2_1_0.mpd line 55 -
   plb_ddr_controller_i (modified_plb_ddr_controller) tool is overriding
   PARAMETER C_PLB_AWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\modified_plb_ddr
   _controller_v1_00_c\data\modified_plb_ddr_controller_v2_1_0.mpd line 56 -
   plb_ddr_controller_i (modified_plb_ddr_controller) tool is overriding
   PARAMETER C_PLB_DWIDTH value to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\data\plb_bram
   _if_cntlr_v2_1_0.mpd line 42 - plb_bram_if_cntlr_i (plb_bram_if_cntlr) tool
   is overriding PARAMETER c_num_masters value to 3
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\data\plb_bram
   _if_cntlr_v2_1_0.mpd line 46 - plb_bram_if_cntlr_i (plb_bram_if_cntlr) tool
   is overriding PARAMETER c_plb_dwidth value to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\data\plb_bram
   _if_cntlr_v2_1_0.mpd line 47 - plb_bram_if_cntlr_i (plb_bram_if_cntlr) tool
   is overriding PARAMETER c_plb_awidth value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\data\plb_bram
   _if_cntlr_v2_1_0.mpd line 49 - plb_bram_if_cntlr_i (plb_bram_if_cntlr) tool
   is overriding PARAMETER c_plb_mid_width value to 2


INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 38 - bram (bram_block) tool is overriding PARAMETER C_PORT_DWIDTH
   value to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 39 - bram (bram_block) tool is overriding PARAMETER C_PORT_AWIDTH
   value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 40 - bram (bram_block) tool is overriding PARAMETER C_NUM_WE
   value to 8
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 48 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_PLB_AWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 49 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_PLB_DWIDTH value to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 50 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_PLB_NUM_MASTERS value to 3
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 51 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_PLB_MID_WIDTH value to 2
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 52 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 53 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 56 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_DCR_AWIDTH value to 10
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 57 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_DCR_DWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 36 - opb_bus (opb_v20) tool is overriding PARAMETER C_OPB_AWIDTH value
   to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 37 - opb_bus (opb_v20) tool is overriding PARAMETER C_OPB_DWIDTH value
   to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 38 - opb_bus (opb_v20) tool is overriding PARAMETER C_NUM_MASTERS value
   to 2
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 39 - opb_bus (opb_v20) tool is overriding PARAMETER C_NUM_SLAVES value
   to 7
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 42 - opb_intc_i (opb_intc) tool is overriding PARAMETER C_OPB_AWIDTH
   value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 43 - opb_intc_i (opb_intc) tool is overriding PARAMETER C_OPB_DWIDTH
   value to 32
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core_v2_1_0.tc
l ...
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 46 - opb_intc_i (opb_intc) tcl is overriding PARAMETER
   C_NUM_INTR_INPUTS value to 21
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core_v2_1_0.tc
l ...
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 47 - opb_intc_i (opb_intc) tcl is overriding PARAMETER C_KIND_OF_INTR
   value to 0b00000000000000000000000001000000
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core_v2_1_0.tc
l ...


INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 48 - opb_intc_i (opb_intc) tcl is overriding PARAMETER C_KIND_OF_EDGE
   value to 0b00000000000000000000000001000000
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core_v2_1_0.tc
l ...
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 49 - opb_intc_i (opb_intc) tcl is overriding PARAMETER C_KIND_OF_LVL
   value to 0b00000000000000000000000000000001
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_uartlite_v1_00_b\data\opb_uartlite_
   v2_1_0.mpd line 37 - RS232_1 (opb_uartlite) tool is overriding PARAMETER
   C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_uartlite_v1_00_b\data\opb_uartlite_
   v2_1_0.mpd line 38 - RS232_1 (opb_uartlite) tool is overriding PARAMETER
   C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\opbslave_ext_bri
   dge_v3_10_a\data\opbslave_ext_bridge_v2_1_0.mpd line 20 -
   opbslave_ext_bridge_i (opbslave_ext_bridge) tool is overriding PARAMETER
   C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\opbslave_ext_bri
   dge_v3_10_a\data\opbslave_ext_bridge_v2_1_0.mpd line 21 -
   opbslave_ext_bridge_i (opbslave_ext_bridge) tool is overriding PARAMETER
   C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\plb_psb_bridge_v
   1_00_a\data\plb_psb_bridge_v2_1_0.mpd line 87 - plb_psb_bridge_i
   (plb_psb_bridge) tool is overriding PARAMETER C_PLB_NUM_MASTERS value to 3
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\plb_psb_bridge_v
   1_00_a\data\plb_psb_bridge_v2_1_0.mpd line 88 - plb_psb_bridge_i
   (plb_psb_bridge) tool is overriding PARAMETER C_PLB_MID_WIDTH value to 2
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\plb_psb_bridge_v
   1_00_a\data\plb_psb_bridge_v2_1_0.mpd line 93 - plb_psb_bridge_i
   (plb_psb_bridge) tool is overriding PARAMETER C_PLB_AWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\plb_psb_bridge_v
   1_00_a\data\plb_psb_bridge_v2_1_0.mpd line 94 - plb_psb_bridge_i
   (plb_psb_bridge) tool is overriding PARAMETER C_PLB_DWIDTH value to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\dcr_v29_v1_00_a\data\dcr_v29_v2_1_0.mpd
   line 38 - dcr_bus (dcr_v29) tool is overriding PARAMETER C_DCR_NUM_SLAVES
   value to 2
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\dcr_v29_v1_00_a\data\dcr_v29_v2_1_0.mpd
   line 39 - dcr_bus (dcr_v29) tool is overriding PARAMETER C_DCR_AWIDTH value
   to 10
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\dcr_v29_v1_00_a\data\dcr_v29_v2_1_0.mpd
   line 40 - dcr_bus (dcr_v29) tool is overriding PARAMETER C_DCR_DWIDTH value
   to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\ms_rst_4regs_v1_
   00_a\data\ms_rst_4regs_v2_1_0.mpd line 31 - ms_rst_4regs_0 (ms_rst_4regs)
   tool is overriding PARAMETER C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\ms_rst_4regs_v1_
   00_a\data\ms_rst_4regs_v2_1_0.mpd line 32 - ms_rst_4regs_0 (ms_rst_4regs)
   tool is overriding PARAMETER C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\opb_slave1_v1_00
   _a\data\opb_slave1_v2_1_0.mpd line 31 - opb_slave1_0 (opb_slave1) tool is
   overriding PARAMETER C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\opb_slave1_v1_00
   _a\data\opb_slave1_v2_1_0.mpd line 32 - opb_slave1_0 (opb_slave1) tool is
   overriding PARAMETER C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_emc_v2_00_a\data\plb_emc_v2_1_0.mpd
   line 38 - plb_emc_0 (plb_emc) tool is overriding PARAMETER C_NUM_MASTERS
   value to 3
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_emc_v2_00_a\data\plb_emc_v2_1_0.mpd
   line 92 - plb_emc_0 (plb_emc) tool is overriding PARAMETER C_PLB_DWIDTH value
   to 64


INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_emc_v2_00_a\data\plb_emc_v2_1_0.mpd
   line 93 - plb_emc_0 (plb_emc) tool is overriding PARAMETER C_PLB_AWIDTH value
   to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_emc_v2_00_a\data\plb_emc_v2_1_0.mpd
   line 96 - plb_emc_0 (plb_emc) tool is overriding PARAMETER C_PLB_MID_WIDTH
   value to 2
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpio_v2_1_0.m
   pd line 38 - opb_gpio_0 (opb_gpio) tool is overriding PARAMETER C_OPB_AWIDTH
   value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpio_v2_1_0.m
   pd line 39 - opb_gpio_0 (opb_gpio) tool is overriding PARAMETER C_OPB_DWIDTH
   value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_timer_v1_00_b\data\opb_timer_v2_1_0
   .mpd line 41 - opb_timer_0 (opb_timer) tool is overriding PARAMETER
   C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_timer_v1_00_b\data\opb_timer_v2_1_0
   .mpd line 42 - opb_timer_0 (opb_timer) tool is overriding PARAMETER
   C_OPB_DWIDTH value to 32

Running system level Update ...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core_v2_1_0.tc
l ...

Check platform configuration ...
INFO:MDT - IPNAME:modified_plb_ddr_controller INSTANCE:plb_ddr_controller_i -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs line 143 -
   An example UCF for this core is available and must be modified for use in the
   system. Please refer to the EDK Getting Started guide for the location of
   this file.
IPNAME:plb_v34 INSTANCE:plb_bus -
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs line 129 - 3
master(s) : 5 slave(s)
IPNAME:opb_v20 INSTANCE:opb_bus -
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs line 205 - 2
master(s) : 7 slave(s)
IPNAME:dcr_v29 INSTANCE:dcr_bus -
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs line 338 - 1
master(s) : 2 slave(s)

Check port drivers...



Performing Clock DRCs...

WARNING:MDT - No Top-level Input clock for the design. 


INFO:MDT - The following PARAMETERs of os uCOS-II are ignored as their category
   selection PARAMETER uC-Probe is set to "false" in MSS 
WARNING:MDT - C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mss
   line 20 - Ignoring PARAMETER uC-Probe  ...
WARNING:MDT - C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mss
   line 54 - PARAMETER use_dcr is deprecated !. The parameter USE_DCR for the
   intc driver has been deprecated.  Any reference to this parameter in the MSS
   file will be ignored..
   To avoid seeing this Warning again, please remove PARAMETER use_dcr.
INFO:MDT - List of peripherals addressable from processor instance ppc405_i : 
  - plb_bus
  - plb2opb_bridge_i
  - plb_ddr_controller_i
WARNING:MDT - C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs
   line 143 - No Driver Found for instance plb_ddr_controller_i. To avoid seeing
   this warning, assign the appropriate driver or driver "generic 1.00.a " to
   instance plb_ddr_controller_i

  - plb_bram_if_cntlr_i
WARNING:MDT - C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs
   line 169 - No Driver Found for instance plb_bram_if_cntlr_i. To avoid seeing
   this warning, assign the appropriate driver or driver "generic 1.00.a " to
   instance plb_bram_if_cntlr_i

  - opb_bus
  - opb_gpio_0
  - opb_intc_i
  - RS232_1
  - ms_rst_4regs_0
  - opb_slave1_0
  - opb_timer_0
  - plb_psb_bridge_i
WARNING:MDT - C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs
   line 306 - No Driver Found for instance plb_psb_bridge_i. To avoid seeing
   this warning, assign the appropriate driver or driver "generic 1.00.a " to
   instance plb_psb_bridge_i

  - plb_emc_0
INFO:MDT - List of peripherals addressable from processor instance
   ppc405_ppcjtag_chain : 

Building Directory Structure for ppc405_i



Generating platform libraries and device drivers ...

Running CopyFiles ...

Copying files for os uCOS-II_v2_86_a from
C:\edk_user_repository\Micrium\bsp\uCOS-II_v2_86_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\uCOS-II_v2
_86_a\ ...



Copying files for driver plbarb_v1_01_a from
C:\EDK\sw\XilinxProcessorIPLib\drivers\plbarb_v1_01_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\plbarb_v1_
01_a\ ...



Copying files for driver plb2opb_v1_00_a from
C:\EDK\sw\XilinxProcessorIPLib\drivers\plb2opb_v1_00_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\plb2opb_v1
_00_a\ ...



Copying files for driver opbarb_v1_02_a from
C:\EDK\sw\XilinxProcessorIPLib\drivers\opbarb_v1_02_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\opbarb_v1_
02_a\ ...



Copying files for driver gpio_v2_01_a from
C:\EDK\sw\XilinxProcessorIPLib\drivers\gpio_v2_01_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\gpio_v2_01
_a\ ...



Copying files for driver intc_v1_00_c from
C:\EDK\sw\XilinxProcessorIPLib\drivers\intc_v1_00_c\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\intc_v1_00
_c\ ...



Copying files for driver uartlite_v1_01_a from
C:\EDK\sw\XilinxProcessorIPLib\drivers\uartlite_v1_01_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\uartlite_v
1_01_a\ ...



Copying files for driver ms_rst_4regs_v1_00_a from
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\drivers\ms_rst_4regs_v1_00
_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\ms_rst_4re
gs_v1_00_a\ ...



Copying files for driver opb_slave1_v1_00_a from
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\drivers\opb_slave1_v1_00_a
\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\opb_slave1
_v1_00_a\ ...



Copying files for driver tmrctr_v1_00_b from
C:\EDK\sw\XilinxProcessorIPLib\drivers\tmrctr_v1_00_b\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\tmrctr_v1_
00_b\ ...



Copying files for driver cpu_ppc405_v1_00_a from
C:\EDK\sw\XilinxProcessorIPLib\drivers\cpu_ppc405_v1_00_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\cpu_ppc405
_v1_00_a\ ...



Running DRCs for OSes, Drivers and Libraries ... 
uC/OS-II DRC ...

Running generate for OS'es, Drivers and Libraries ... 



Running post_generate for OS'es, Drivers and Libraries ... 

Running make for Drivers and Libraries ... 

Configuring make for target include using:

make -s include "COMPILER=powerpc-eabi-gcc" "ARCHIVER=powerpc-eabi-ar"
"COMPILER_FLAGS= -O2 -c" "EXTRA_COMPILER_FLAGS=-g" 



Configuring make for target libs using:

make -s libs "COMPILER=powerpc-eabi-gcc" "ARCHIVER=powerpc-eabi-ar"
"COMPILER_FLAGS= -O2 -c" "EXTRA_COMPILER_FLAGS=-g" 
Compiling common


powerpc-eabi-ar: creating ../../../lib/libxil.a


Compiling ipif


Compiling bsp


Compiling plb_arbiter


Compiling plb_to_opb


Compiling opbarb


Compiling gpio


Compiling intc


Compiling uartlite


Compiling ms_rst_4regs


Compiling opb_slave1


Compiling tmrctr


Compiling cpu_ppc405



Libraries generated in
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\lib\ directory

Running execs_generate for OS'es, Drivers and Libraries ... 

Building Directory Structure for ppc405_ppcjtag_chain



Generating platform libraries and device drivers ...

Running CopyFiles ...



Copying files for os standalone_v1_00_a from
C:\EDK\sw\lib\bsp\standalone_v1_00_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_ppcjtag_chain\libsr
c\standalone_v1_00_a\ ...



Copying files for driver cpu_ppc405_v1_00_a from
C:\EDK\sw\XilinxProcessorIPLib\drivers\cpu_ppc405_v1_00_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_ppcjtag_chain\libsr
c\cpu_ppc405_v1_00_a\ ...



Running DRCs for OSes, Drivers and Libraries ... 

Running generate for OS'es, Drivers and Libraries ... 

Running post_generate for OS'es, Drivers and Libraries ... 

Running make for Drivers and Libraries ... 

Configuring make for target include using:

make -s include "COMPILER=powerpc-eabi-gcc" "ARCHIVER=powerpc-eabi-ar"
"COMPILER_FLAGS= -O2 -c" "EXTRA_COMPILER_FLAGS=-g" 



Configuring make for target libs using:

make -s libs "COMPILER=powerpc-eabi-gcc" "ARCHIVER=powerpc-eabi-ar"
"COMPILER_FLAGS= -O2 -c" "EXTRA_COMPILER_FLAGS=-g" 
Compiling common


powerpc-eabi-ar: creating ../../../lib/libxil.a


Compiling bsp


Compiling cpu_ppc405



Libraries generated in
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_ppcjtag_chain\lib\
directory

Running execs_generate for OS'es, Drivers and Libraries ... 

LibGen Done. 




Done!

At Local date and time: Tue May 12 18:58:34 2009
 xbash -q -c "cd /cygdrive/c/Baseline_9_Working_Folder/k-rtos-base-profile-task/; /usr/bin/make -f system.make program; exit;" started...

powerpc-eabi-gcc -O2 C:/Micrium/SOFTWARE/EvalBoards/Amirix/AP1000/GNU/EX1_OS/app.c  -o EX1_OS/executable.elf \
      -g    -I./ppc405_i/include/  -L./ppc405_i/lib/  \
  


/usr/bin/bash: igncr: unknown option name


powerpc-eabi-size EX1_OS/executable.elf 
   text	   data	    bss	    dec	    hex	filename
  29510	    508	  11968	  41986	   a402	EX1_OS/executable.elf





Done!

At Local date and time: Tue May 12 18:58:40 2009
 xbash -q -c "cd /cygdrive/c/Baseline_9_Working_Folder/k-rtos-base-profile-task/; /usr/bin/make -f system.make init_bram; exit;" started...

****************************************************
Creating system netlist for hardware specification..
****************************************************
platgen -p xc2vp100ff1704-6 -lang vhdl   system.mhs


/usr/bin/bash: igncr: unknown option name



Release Xilinx EDK 9.1.02 - platgen EDK_J_SP2.4
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.




Command Line: platgen -p xc2vp100ff1704-6 -lang vhdl system.mhs 

Parse system.mhs ...

Read MPD definitions ...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/ppc405_v2_00_c/data/ppc405_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_v34_v1_02_a/data/plb_v34_v2_1_0.tcl
...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_bram_if_cntlr_v1_00_b/data/plb_bram_if
_cntlr_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb2opb_bridge_v1_01_a/data/plb2opb_bridge
_v2_1_0.tcl ...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/opb_intc_v1_00_c/data/opb_intc_v2_1_0.tcl
...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/jtagppc_cntlr_v2_00_a/data/jtagppc_cntlr_v
2_1_0.tcl ...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_emc_v2_00_a/data/plb_emc_v2_1_0.tcl
...

Overriding IP level properties ...
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\modified_plb_ddr
   _controller_v1_00_c\data\modified_plb_ddr_controller_v2_1_0.mpd line 50 -
   plb_ddr_controller_i (modified_plb_ddr_controller) tool is overriding
   PARAMETER C_FAMILY value to virtex2p
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 41 - bram (bram_block) tool is overriding PARAMETER C_FAMILY
   value to virtex2p
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 38 - opb_intc_i (opb_intc) tool is overriding PARAMETER C_FAMILY
   value to virtex2p


INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\ppc405_v2_00_c\data\ppc405_v2_1_0.mpd
   line 45 - ppc405_ppcjtag_chain (ppc405) tcl is overriding PARAMETER
   C_ISOCM_DCR_HIGHADDR value to 0b0000010011
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\ppc405_v2_00_c\data\ppc405_v2_1_0.mpd
   line 47 - ppc405_ppcjtag_chain (ppc405) tcl is overriding PARAMETER
   C_DSOCM_DCR_HIGHADDR value to 0b0000100011
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\jtagppc_cntlr_v2_00_a\data\jtagppc_cntl
   r_v2_1_0.mpd line 35 - jtagppc_0 (jtagppc_cntlr) tool is overriding PARAMETER
   C_DEVICE value to 2vp100
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpio_v2_1_0.m
   pd line 40 - opb_gpio_0 (opb_gpio) tool is overriding PARAMETER C_FAMILY
   value to virtex2p
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_timer_v1_00_b\data\opb_timer_v2_1_0
   .mpd line 34 - opb_timer_0 (opb_timer) tool is overriding PARAMETER C_FAMILY
   value to virtex2p

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/bram_if_cntlr_v1_00_b/data/bram_if_cntlr_v
2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/emc_common_v2_00_a/data/emc_common_v2_1_0.
tcl ...


Address Map for Processor ppc405_i
  (0b0000000000-0b0011111111) plb_bus	dcr_bus
  (0b0100000000-0b0111111111) plb2opb_bridge_i	dcr_bus
  (0b1000010000-0b1000010011) ppc405_i	
  (0b1000100000-0b1000100011) ppc405_i	
  (0000000000-0x1fffffff) plb_ddr_controller_i	plb_bus
  (0x29000000-0x29ffffff) opb_gpio_0	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4c000000-0x4c00ffff) RS232_1	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4d000000-0x4dffffff) opb_intc_i	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4f000000-0x4f00ffff) ms_rst_4regs_0	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4ff00000-0x4ff03fff) opb_slave1_0	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4fff0000-0x4fffffff) opb_timer_0	plb_bus->plb2opb_bridge_i->opb_bus
  (0x50000000-0x50ffffff) plb_emc_0	plb_bus
  (0xffff0000-0xffffffff) plb_bram_if_cntlr_i	plb_bus
Address Map for Processor ppc405_ppcjtag_chain
  (0b0000010000-0b0000010011) ppc405_ppcjtag_chain	
  (0b0000100000-0b0000100011) ppc405_ppcjtag_chain	

Check platform address map ...

Overriding system level properties ...
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 41 - plb_bus (plb_v34) tool is overriding PARAMETER C_PLB_NUM_MASTERS
   value to 3
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 43 - plb_bus (plb_v34) tool is overriding PARAMETER C_PLB_MID_WIDTH
   value to 2
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 44 - plb_bus (plb_v34) tool is overriding PARAMETER C_PLB_AWIDTH value
   to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 45 - plb_bus (plb_v34) tool is overriding PARAMETER C_PLB_DWIDTH value
   to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 49 - plb_bus (plb_v34) tool is overriding PARAMETER C_DCR_AWIDTH value
   to 10
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 50 - plb_bus (plb_v34) tool is overriding PARAMETER C_DCR_DWIDTH value
   to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\modified_plb_ddr
   _controller_v1_00_c\data\modified_plb_ddr_controller_v2_1_0.mpd line 53 -
   plb_ddr_controller_i (modified_plb_ddr_controller) tool is overriding
   PARAMETER C_PLB_NUM_MASTERS value to 3
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\modified_plb_ddr
   _controller_v1_00_c\data\modified_plb_ddr_controller_v2_1_0.mpd line 54 -
   plb_ddr_controller_i (modified_plb_ddr_controller) tool is overriding
   PARAMETER C_PLB_MID_WIDTH value to 2
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\modified_plb_ddr
   _controller_v1_00_c\data\modified_plb_ddr_controller_v2_1_0.mpd line 55 -
   plb_ddr_controller_i (modified_plb_ddr_controller) tool is overriding
   PARAMETER C_PLB_AWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\modified_plb_ddr
   _controller_v1_00_c\data\modified_plb_ddr_controller_v2_1_0.mpd line 56 -
   plb_ddr_controller_i (modified_plb_ddr_controller) tool is overriding
   PARAMETER C_PLB_DWIDTH value to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\data\plb_bram
   _if_cntlr_v2_1_0.mpd line 42 - plb_bram_if_cntlr_i (plb_bram_if_cntlr) tool
   is overriding PARAMETER c_num_masters value to 3
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\data\plb_bram
   _if_cntlr_v2_1_0.mpd line 46 - plb_bram_if_cntlr_i (plb_bram_if_cntlr) tool
   is overriding PARAMETER c_plb_dwidth value to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\data\plb_bram
   _if_cntlr_v2_1_0.mpd line 47 - plb_bram_if_cntlr_i (plb_bram_if_cntlr) tool
   is overriding PARAMETER c_plb_awidth value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\data\plb_bram
   _if_cntlr_v2_1_0.mpd line 49 - plb_bram_if_cntlr_i (plb_bram_if_cntlr) tool
   is overriding PARAMETER c_plb_mid_width value to 2


INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 38 - bram (bram_block) tool is overriding PARAMETER C_PORT_DWIDTH
   value to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 39 - bram (bram_block) tool is overriding PARAMETER C_PORT_AWIDTH
   value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 40 - bram (bram_block) tool is overriding PARAMETER C_NUM_WE
   value to 8
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 48 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_PLB_AWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 49 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_PLB_DWIDTH value to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 50 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_PLB_NUM_MASTERS value to 3
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 51 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_PLB_MID_WIDTH value to 2
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 52 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 53 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 56 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_DCR_AWIDTH value to 10
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 57 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_DCR_DWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 36 - opb_bus (opb_v20) tool is overriding PARAMETER C_OPB_AWIDTH value
   to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 37 - opb_bus (opb_v20) tool is overriding PARAMETER C_OPB_DWIDTH value
   to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 38 - opb_bus (opb_v20) tool is overriding PARAMETER C_NUM_MASTERS value
   to 2
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 39 - opb_bus (opb_v20) tool is overriding PARAMETER C_NUM_SLAVES value
   to 7
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 42 - opb_intc_i (opb_intc) tool is overriding PARAMETER C_OPB_AWIDTH
   value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 43 - opb_intc_i (opb_intc) tool is overriding PARAMETER C_OPB_DWIDTH
   value to 32
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core_v2_1_0.tc
l ...
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 46 - opb_intc_i (opb_intc) tcl is overriding PARAMETER
   C_NUM_INTR_INPUTS value to 21
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core_v2_1_0.tc
l ...
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 47 - opb_intc_i (opb_intc) tcl is overriding PARAMETER C_KIND_OF_INTR
   value to 0b00000000000000000000000001000000
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core_v2_1_0.tc
l ...


INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 48 - opb_intc_i (opb_intc) tcl is overriding PARAMETER C_KIND_OF_EDGE
   value to 0b00000000000000000000000001000000
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core_v2_1_0.tc
l ...
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 49 - opb_intc_i (opb_intc) tcl is overriding PARAMETER C_KIND_OF_LVL
   value to 0b00000000000000000000000000000001
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_uartlite_v1_00_b\data\opb_uartlite_
   v2_1_0.mpd line 37 - RS232_1 (opb_uartlite) tool is overriding PARAMETER
   C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_uartlite_v1_00_b\data\opb_uartlite_
   v2_1_0.mpd line 38 - RS232_1 (opb_uartlite) tool is overriding PARAMETER
   C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\opbslave_ext_bri
   dge_v3_10_a\data\opbslave_ext_bridge_v2_1_0.mpd line 20 -
   opbslave_ext_bridge_i (opbslave_ext_bridge) tool is overriding PARAMETER
   C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\opbslave_ext_bri
   dge_v3_10_a\data\opbslave_ext_bridge_v2_1_0.mpd line 21 -
   opbslave_ext_bridge_i (opbslave_ext_bridge) tool is overriding PARAMETER
   C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\plb_psb_bridge_v
   1_00_a\data\plb_psb_bridge_v2_1_0.mpd line 87 - plb_psb_bridge_i
   (plb_psb_bridge) tool is overriding PARAMETER C_PLB_NUM_MASTERS value to 3
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\plb_psb_bridge_v
   1_00_a\data\plb_psb_bridge_v2_1_0.mpd line 88 - plb_psb_bridge_i
   (plb_psb_bridge) tool is overriding PARAMETER C_PLB_MID_WIDTH value to 2
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\plb_psb_bridge_v
   1_00_a\data\plb_psb_bridge_v2_1_0.mpd line 93 - plb_psb_bridge_i
   (plb_psb_bridge) tool is overriding PARAMETER C_PLB_AWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\plb_psb_bridge_v
   1_00_a\data\plb_psb_bridge_v2_1_0.mpd line 94 - plb_psb_bridge_i
   (plb_psb_bridge) tool is overriding PARAMETER C_PLB_DWIDTH value to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\dcr_v29_v1_00_a\data\dcr_v29_v2_1_0.mpd
   line 38 - dcr_bus (dcr_v29) tool is overriding PARAMETER C_DCR_NUM_SLAVES
   value to 2
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\dcr_v29_v1_00_a\data\dcr_v29_v2_1_0.mpd
   line 39 - dcr_bus (dcr_v29) tool is overriding PARAMETER C_DCR_AWIDTH value
   to 10
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\dcr_v29_v1_00_a\data\dcr_v29_v2_1_0.mpd
   line 40 - dcr_bus (dcr_v29) tool is overriding PARAMETER C_DCR_DWIDTH value
   to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\ms_rst_4regs_v1_
   00_a\data\ms_rst_4regs_v2_1_0.mpd line 31 - ms_rst_4regs_0 (ms_rst_4regs)
   tool is overriding PARAMETER C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\ms_rst_4regs_v1_
   00_a\data\ms_rst_4regs_v2_1_0.mpd line 32 - ms_rst_4regs_0 (ms_rst_4regs)
   tool is overriding PARAMETER C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\opb_slave1_v1_00
   _a\data\opb_slave1_v2_1_0.mpd line 31 - opb_slave1_0 (opb_slave1) tool is
   overriding PARAMETER C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\opb_slave1_v1_00
   _a\data\opb_slave1_v2_1_0.mpd line 32 - opb_slave1_0 (opb_slave1) tool is
   overriding PARAMETER C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_emc_v2_00_a\data\plb_emc_v2_1_0.mpd
   line 38 - plb_emc_0 (plb_emc) tool is overriding PARAMETER C_NUM_MASTERS
   value to 3
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_emc_v2_00_a\data\plb_emc_v2_1_0.mpd
   line 92 - plb_emc_0 (plb_emc) tool is overriding PARAMETER C_PLB_DWIDTH value
   to 64


INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_emc_v2_00_a\data\plb_emc_v2_1_0.mpd
   line 93 - plb_emc_0 (plb_emc) tool is overriding PARAMETER C_PLB_AWIDTH value
   to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_emc_v2_00_a\data\plb_emc_v2_1_0.mpd
   line 96 - plb_emc_0 (plb_emc) tool is overriding PARAMETER C_PLB_MID_WIDTH
   value to 2
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpio_v2_1_0.m
   pd line 38 - opb_gpio_0 (opb_gpio) tool is overriding PARAMETER C_OPB_AWIDTH
   value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpio_v2_1_0.m
   pd line 39 - opb_gpio_0 (opb_gpio) tool is overriding PARAMETER C_OPB_DWIDTH
   value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_timer_v1_00_b\data\opb_timer_v2_1_0
   .mpd line 41 - opb_timer_0 (opb_timer) tool is overriding PARAMETER
   C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_timer_v1_00_b\data\opb_timer_v2_1_0
   .mpd line 42 - opb_timer_0 (opb_timer) tool is overriding PARAMETER
   C_OPB_DWIDTH value to 32

Running system level Update ...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core_v2_1_0.tc
l ...

Check platform configuration ...
INFO:MDT - IPNAME:modified_plb_ddr_controller INSTANCE:plb_ddr_controller_i -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs line 143 -
   An example UCF for this core is available and must be modified for use in the
   system. Please refer to the EDK Getting Started guide for the location of
   this file.
IPNAME:plb_v34 INSTANCE:plb_bus -
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs line 129 - 3
master(s) : 5 slave(s)
IPNAME:opb_v20 INSTANCE:opb_bus -
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs line 205 - 2
master(s) : 7 slave(s)
IPNAME:dcr_v29 INSTANCE:dcr_bus -
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs line 338 - 1
master(s) : 2 slave(s)

Check port drivers...



Performing Clock DRCs...

WARNING:MDT - No Top-level Input clock for the design. 

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The opb_intc_i core has constraints automatically generated by XPS in implementation/opb_intc_i_wrapper/opb_intc_i_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...



Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:ap1000_bp_clock_reset_generation INSTANCE:clock_reset_block -
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs line 77 -
Copying cache implementation netlist
IPNAME:ppc405 INSTANCE:ppc405_i -
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs line 94 -
Copying cache implementation netlist
IPNAME:plb_v34 INSTANCE:plb_bus -
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs line 129 -
Copying cache implementation netlist
IPNAME:modified_plb_ddr_controller INSTANCE:plb_ddr_controller_i -
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs line 143 -
Copying cache implementation netlist
IPNAME:plb_bram_if_cntlr INSTANCE:plb_bram_if_cntlr_i -
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs line 169 -
Copying cache implementation netlist
IPNAME:bram_block INSTANCE:bram -
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs line 178 -
Copying cache implementation netlist
IPNAME:plb2opb_bridge INSTANCE:plb2opb_bridge_i -
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs line 185 -
Copying cache implementation netlist
IPNAME:opb_v20 INSTANCE:opb_bus -
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs line 205 -
Copying cache implementation netlist
IPNAME:ap1000_interrupt_interface INSTANCE:ap1000_interrupt_interface_i -
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs line 215 -
Copying cache implementation netlist
IPNAME:opb_intc INSTANCE:opb_intc_i -
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs line 251 -
Copying cache implementation netlist
IPNAME:opb_uartlite INSTANCE:rs232_1 -
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs line 262 -
Copying cache implementation netlist
IPNAME:opbslave_ext_bridge INSTANCE:opbslave_ext_bridge_i -
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs line 278 -
Copying cache implementation netlist
IPNAME:plb_psb_bridge INSTANCE:plb_psb_bridge_i -
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs line 306 -
Copying cache implementation netlist
IPNAME:dcr_v29 INSTANCE:dcr_bus -
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs line 338 -
Copying cache implementation netlist
IPNAME:ppc405 INSTANCE:ppc405_ppcjtag_chain -
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs line 343 -
Copying cache implementation netlist
IPNAME:jtagppc_cntlr INSTANCE:jtagppc_0 -
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs line 349 -
Copying cache implementation netlist
IPNAME:ms_rst_4regs INSTANCE:ms_rst_4regs_0 -
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs line 356 -
Copying cache implementation netlist
IPNAME:opb_slave1 INSTANCE:opb_slave1_0 -
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs line 365 -
Copying cache implementation netlist
IPNAME:plb_emc INSTANCE:plb_emc_0 -
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs line 374 -
Copying cache implementation netlist
IPNAME:opb_gpio INSTANCE:opb_gpio_0 -
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs line 385 -
Copying cache implementation netlist
IPNAME:opb_timer INSTANCE:opb_timer_0 -
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs line 395 -
Copying cache implementation netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:bram -
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs line 178 -
elaborating IP



Writing HDL for elaborated instances ...

Inserting wrapper level ...


Completion time: 7.00 seconds

Constructing platform-level connectivity ...


Completion time: 1.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...



Generating synthesis project file ...



Running XST synthesis ...
INFO:MDT - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized.
IPNAME:ms_rst_4regs_0_wrapper INSTANCE:ms_rst_4regs_0 -
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs line 356 -
Running XST synthesis


Trying to terminate Process...



Done!

At Local date and time: Tue May 12 19:00:09 2009
 xbash -q -c "cd /cygdrive/c/Baseline_9_Working_Folder/k-rtos-base-profile-task/; /usr/bin/make -f system.make swclean; exit;" started...

rm -rf ppc405_i/lib/
rm -rf ppc405_ppcjtag_chain/lib/
rm -f libgen.log
rm -f EX1_OS/executable.elf 



/usr/bin/bash: igncr: unknown option name




Done!

At Local date and time: Tue May 12 19:00:14 2009
 xbash -q -c "cd /cygdrive/c/Baseline_9_Working_Folder/k-rtos-base-profile-task/; /usr/bin/make -f system.make libs; exit;" started...

/usr/bin/bash: igncr: unknown option name


*********************************************
Creating software libraries...
*********************************************
libgen -mhs system.mhs -p xc2vp100ff1704-6  system.mss


libgen
Xilinx EDK 9.1.02 Build EDK_J_SP2.4
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.

Command Line: libgen -mhs system.mhs -p xc2vp100ff1704-6 system.mss 



Output Directory (-od)		: C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\
Part (-p)			: virtex2p

Software Specification file	: system.mss


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/ppc405_v2_00_c/data/ppc405_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_v34_v1_02_a/data/plb_v34_v2_1_0.tcl
...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_bram_if_cntlr_v1_00_b/data/plb_bram_if
_cntlr_v2_1_0.tcl ...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb2opb_bridge_v1_01_a/data/plb2opb_bridge
_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/opb_intc_v1_00_c/data/opb_intc_v2_1_0.tcl
...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/jtagppc_cntlr_v2_00_a/data/jtagppc_cntlr_v
2_1_0.tcl ...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_emc_v2_00_a/data/plb_emc_v2_1_0.tcl
...

Overriding IP level properties ...
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\modified_plb_ddr
   _controller_v1_00_c\data\modified_plb_ddr_controller_v2_1_0.mpd line 50 -
   plb_ddr_controller_i (modified_plb_ddr_controller) tool is overriding
   PARAMETER C_FAMILY value to virtex2p
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 41 - bram (bram_block) tool is overriding PARAMETER C_FAMILY
   value to virtex2p


INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 38 - opb_intc_i (opb_intc) tool is overriding PARAMETER C_FAMILY
   value to virtex2p
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\ppc405_v2_00_c\data\ppc405_v2_1_0.mpd
   line 45 - ppc405_ppcjtag_chain (ppc405) tcl is overriding PARAMETER
   C_ISOCM_DCR_HIGHADDR value to 0b0000010011
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\ppc405_v2_00_c\data\ppc405_v2_1_0.mpd
   line 47 - ppc405_ppcjtag_chain (ppc405) tcl is overriding PARAMETER
   C_DSOCM_DCR_HIGHADDR value to 0b0000100011
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\jtagppc_cntlr_v2_00_a\data\jtagppc_cntl
   r_v2_1_0.mpd line 35 - jtagppc_0 (jtagppc_cntlr) tool is overriding PARAMETER
   C_DEVICE value to 2vp100
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpio_v2_1_0.m
   pd line 40 - opb_gpio_0 (opb_gpio) tool is overriding PARAMETER C_FAMILY
   value to virtex2p
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_timer_v1_00_b\data\opb_timer_v2_1_0
   .mpd line 34 - opb_timer_0 (opb_timer) tool is overriding PARAMETER C_FAMILY
   value to virtex2p

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/bram_if_cntlr_v1_00_b/data/bram_if_cntlr_v
2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/emc_common_v2_00_a/data/emc_common_v2_1_0.
tcl ...


Address Map for Processor ppc405_i
  (0b0000000000-0b0011111111) plb_bus	dcr_bus
  (0b0100000000-0b0111111111) plb2opb_bridge_i	dcr_bus
  (0b1000010000-0b1000010011) ppc405_i	
  (0b1000100000-0b1000100011) ppc405_i	
  (0000000000-0x1fffffff) plb_ddr_controller_i	plb_bus
  (0x29000000-0x29ffffff) opb_gpio_0	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4c000000-0x4c00ffff) RS232_1	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4d000000-0x4dffffff) opb_intc_i	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4f000000-0x4f00ffff) ms_rst_4regs_0	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4ff00000-0x4ff03fff) opb_slave1_0	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4fff0000-0x4fffffff) opb_timer_0	plb_bus->plb2opb_bridge_i->opb_bus
  (0x50000000-0x50ffffff) plb_emc_0	plb_bus
  (0xffff0000-0xffffffff) plb_bram_if_cntlr_i	plb_bus
Address Map for Processor ppc405_ppcjtag_chain
  (0b0000010000-0b0000010011) ppc405_ppcjtag_chain	
  (0b0000100000-0b0000100011) ppc405_ppcjtag_chain	

Check platform address map ...

Overriding system level properties ...
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 41 - plb_bus (plb_v34) tool is overriding PARAMETER C_PLB_NUM_MASTERS
   value to 3
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 43 - plb_bus (plb_v34) tool is overriding PARAMETER C_PLB_MID_WIDTH
   value to 2
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 44 - plb_bus (plb_v34) tool is overriding PARAMETER C_PLB_AWIDTH value
   to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 45 - plb_bus (plb_v34) tool is overriding PARAMETER C_PLB_DWIDTH value
   to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 49 - plb_bus (plb_v34) tool is overriding PARAMETER C_DCR_AWIDTH value
   to 10
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 50 - plb_bus (plb_v34) tool is overriding PARAMETER C_DCR_DWIDTH value
   to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\modified_plb_ddr
   _controller_v1_00_c\data\modified_plb_ddr_controller_v2_1_0.mpd line 53 -
   plb_ddr_controller_i (modified_plb_ddr_controller) tool is overriding
   PARAMETER C_PLB_NUM_MASTERS value to 3
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\modified_plb_ddr
   _controller_v1_00_c\data\modified_plb_ddr_controller_v2_1_0.mpd line 54 -
   plb_ddr_controller_i (modified_plb_ddr_controller) tool is overriding
   PARAMETER C_PLB_MID_WIDTH value to 2
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\modified_plb_ddr
   _controller_v1_00_c\data\modified_plb_ddr_controller_v2_1_0.mpd line 55 -
   plb_ddr_controller_i (modified_plb_ddr_controller) tool is overriding
   PARAMETER C_PLB_AWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\modified_plb_ddr
   _controller_v1_00_c\data\modified_plb_ddr_controller_v2_1_0.mpd line 56 -
   plb_ddr_controller_i (modified_plb_ddr_controller) tool is overriding
   PARAMETER C_PLB_DWIDTH value to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\data\plb_bram
   _if_cntlr_v2_1_0.mpd line 42 - plb_bram_if_cntlr_i (plb_bram_if_cntlr) tool
   is overriding PARAMETER c_num_masters value to 3
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\data\plb_bram
   _if_cntlr_v2_1_0.mpd line 46 - plb_bram_if_cntlr_i (plb_bram_if_cntlr) tool
   is overriding PARAMETER c_plb_dwidth value to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\data\plb_bram
   _if_cntlr_v2_1_0.mpd line 47 - plb_bram_if_cntlr_i (plb_bram_if_cntlr) tool
   is overriding PARAMETER c_plb_awidth value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\data\plb_bram
   _if_cntlr_v2_1_0.mpd line 49 - plb_bram_if_cntlr_i (plb_bram_if_cntlr) tool
   is overriding PARAMETER c_plb_mid_width value to 2


INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 38 - bram (bram_block) tool is overriding PARAMETER C_PORT_DWIDTH
   value to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 39 - bram (bram_block) tool is overriding PARAMETER C_PORT_AWIDTH
   value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 40 - bram (bram_block) tool is overriding PARAMETER C_NUM_WE
   value to 8
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 48 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_PLB_AWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 49 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_PLB_DWIDTH value to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 50 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_PLB_NUM_MASTERS value to 3
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 51 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_PLB_MID_WIDTH value to 2
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 52 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 53 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 56 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_DCR_AWIDTH value to 10
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 57 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_DCR_DWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 36 - opb_bus (opb_v20) tool is overriding PARAMETER C_OPB_AWIDTH value
   to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 37 - opb_bus (opb_v20) tool is overriding PARAMETER C_OPB_DWIDTH value
   to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 38 - opb_bus (opb_v20) tool is overriding PARAMETER C_NUM_MASTERS value
   to 2
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 39 - opb_bus (opb_v20) tool is overriding PARAMETER C_NUM_SLAVES value
   to 7
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 42 - opb_intc_i (opb_intc) tool is overriding PARAMETER C_OPB_AWIDTH
   value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 43 - opb_intc_i (opb_intc) tool is overriding PARAMETER C_OPB_DWIDTH
   value to 32
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core_v2_1_0.tc
l ...
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 46 - opb_intc_i (opb_intc) tcl is overriding PARAMETER
   C_NUM_INTR_INPUTS value to 21
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core_v2_1_0.tc
l ...
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 47 - opb_intc_i (opb_intc) tcl is overriding PARAMETER C_KIND_OF_INTR
   value to 0b00000000000000000000000001000000
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core_v2_1_0.tc
l ...


INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 48 - opb_intc_i (opb_intc) tcl is overriding PARAMETER C_KIND_OF_EDGE
   value to 0b00000000000000000000000001000000
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core_v2_1_0.tc
l ...
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 49 - opb_intc_i (opb_intc) tcl is overriding PARAMETER C_KIND_OF_LVL
   value to 0b00000000000000000000000000000001
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_uartlite_v1_00_b\data\opb_uartlite_
   v2_1_0.mpd line 37 - RS232_1 (opb_uartlite) tool is overriding PARAMETER
   C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_uartlite_v1_00_b\data\opb_uartlite_
   v2_1_0.mpd line 38 - RS232_1 (opb_uartlite) tool is overriding PARAMETER
   C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\opbslave_ext_bri
   dge_v3_10_a\data\opbslave_ext_bridge_v2_1_0.mpd line 20 -
   opbslave_ext_bridge_i (opbslave_ext_bridge) tool is overriding PARAMETER
   C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\opbslave_ext_bri
   dge_v3_10_a\data\opbslave_ext_bridge_v2_1_0.mpd line 21 -
   opbslave_ext_bridge_i (opbslave_ext_bridge) tool is overriding PARAMETER
   C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\plb_psb_bridge_v
   1_00_a\data\plb_psb_bridge_v2_1_0.mpd line 87 - plb_psb_bridge_i
   (plb_psb_bridge) tool is overriding PARAMETER C_PLB_NUM_MASTERS value to 3
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\plb_psb_bridge_v
   1_00_a\data\plb_psb_bridge_v2_1_0.mpd line 88 - plb_psb_bridge_i
   (plb_psb_bridge) tool is overriding PARAMETER C_PLB_MID_WIDTH value to 2
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\plb_psb_bridge_v
   1_00_a\data\plb_psb_bridge_v2_1_0.mpd line 93 - plb_psb_bridge_i
   (plb_psb_bridge) tool is overriding PARAMETER C_PLB_AWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\plb_psb_bridge_v
   1_00_a\data\plb_psb_bridge_v2_1_0.mpd line 94 - plb_psb_bridge_i
   (plb_psb_bridge) tool is overriding PARAMETER C_PLB_DWIDTH value to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\dcr_v29_v1_00_a\data\dcr_v29_v2_1_0.mpd
   line 38 - dcr_bus (dcr_v29) tool is overriding PARAMETER C_DCR_NUM_SLAVES
   value to 2
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\dcr_v29_v1_00_a\data\dcr_v29_v2_1_0.mpd
   line 39 - dcr_bus (dcr_v29) tool is overriding PARAMETER C_DCR_AWIDTH value
   to 10
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\dcr_v29_v1_00_a\data\dcr_v29_v2_1_0.mpd
   line 40 - dcr_bus (dcr_v29) tool is overriding PARAMETER C_DCR_DWIDTH value
   to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\ms_rst_4regs_v1_
   00_a\data\ms_rst_4regs_v2_1_0.mpd line 31 - ms_rst_4regs_0 (ms_rst_4regs)
   tool is overriding PARAMETER C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\ms_rst_4regs_v1_
   00_a\data\ms_rst_4regs_v2_1_0.mpd line 32 - ms_rst_4regs_0 (ms_rst_4regs)
   tool is overriding PARAMETER C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\opb_slave1_v1_00
   _a\data\opb_slave1_v2_1_0.mpd line 31 - opb_slave1_0 (opb_slave1) tool is
   overriding PARAMETER C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\opb_slave1_v1_00
   _a\data\opb_slave1_v2_1_0.mpd line 32 - opb_slave1_0 (opb_slave1) tool is
   overriding PARAMETER C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_emc_v2_00_a\data\plb_emc_v2_1_0.mpd
   line 38 - plb_emc_0 (plb_emc) tool is overriding PARAMETER C_NUM_MASTERS
   value to 3
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_emc_v2_00_a\data\plb_emc_v2_1_0.mpd
   line 92 - plb_emc_0 (plb_emc) tool is overriding PARAMETER C_PLB_DWIDTH value
   to 64


INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_emc_v2_00_a\data\plb_emc_v2_1_0.mpd
   line 93 - plb_emc_0 (plb_emc) tool is overriding PARAMETER C_PLB_AWIDTH value
   to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_emc_v2_00_a\data\plb_emc_v2_1_0.mpd
   line 96 - plb_emc_0 (plb_emc) tool is overriding PARAMETER C_PLB_MID_WIDTH
   value to 2
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpio_v2_1_0.m
   pd line 38 - opb_gpio_0 (opb_gpio) tool is overriding PARAMETER C_OPB_AWIDTH
   value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpio_v2_1_0.m
   pd line 39 - opb_gpio_0 (opb_gpio) tool is overriding PARAMETER C_OPB_DWIDTH
   value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_timer_v1_00_b\data\opb_timer_v2_1_0
   .mpd line 41 - opb_timer_0 (opb_timer) tool is overriding PARAMETER
   C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_timer_v1_00_b\data\opb_timer_v2_1_0
   .mpd line 42 - opb_timer_0 (opb_timer) tool is overriding PARAMETER
   C_OPB_DWIDTH value to 32

Running system level Update ...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core_v2_1_0.tc
l ...

Check platform configuration ...
INFO:MDT - IPNAME:modified_plb_ddr_controller INSTANCE:plb_ddr_controller_i -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs line 143 -
   An example UCF for this core is available and must be modified for use in the
   system. Please refer to the EDK Getting Started guide for the location of
   this file.
IPNAME:plb_v34 INSTANCE:plb_bus -
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs line 129 - 3
master(s) : 5 slave(s)
IPNAME:opb_v20 INSTANCE:opb_bus -
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs line 205 - 2
master(s) : 7 slave(s)
IPNAME:dcr_v29 INSTANCE:dcr_bus -
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs line 338 - 1
master(s) : 2 slave(s)

Check port drivers...



Performing Clock DRCs...

WARNING:MDT - No Top-level Input clock for the design. 


INFO:MDT - The following PARAMETERs of os uCOS-II are ignored as their category
   selection PARAMETER uC-Probe is set to "false" in MSS 
WARNING:MDT - C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mss
   line 20 - Ignoring PARAMETER uC-Probe  ...
WARNING:MDT - C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mss
   line 54 - PARAMETER use_dcr is deprecated !. The parameter USE_DCR for the
   intc driver has been deprecated.  Any reference to this parameter in the MSS
   file will be ignored..
   To avoid seeing this Warning again, please remove PARAMETER use_dcr.
INFO:MDT - List of peripherals addressable from processor instance ppc405_i : 
  - plb_bus
  - plb2opb_bridge_i
  - plb_ddr_controller_i
WARNING:MDT - C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs
   line 143 - No Driver Found for instance plb_ddr_controller_i. To avoid seeing
   this warning, assign the appropriate driver or driver "generic 1.00.a " to
   instance plb_ddr_controller_i

  - plb_bram_if_cntlr_i
WARNING:MDT - C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs
   line 169 - No Driver Found for instance plb_bram_if_cntlr_i. To avoid seeing
   this warning, assign the appropriate driver or driver "generic 1.00.a " to
   instance plb_bram_if_cntlr_i

  - opb_bus
  - opb_gpio_0
  - opb_intc_i
  - RS232_1
  - ms_rst_4regs_0
  - opb_slave1_0
  - opb_timer_0
  - plb_psb_bridge_i
WARNING:MDT - C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs
   line 306 - No Driver Found for instance plb_psb_bridge_i. To avoid seeing
   this warning, assign the appropriate driver or driver "generic 1.00.a " to
   instance plb_psb_bridge_i

  - plb_emc_0
INFO:MDT - List of peripherals addressable from processor instance
   ppc405_ppcjtag_chain : 

Building Directory Structure for ppc405_i



Generating platform libraries and device drivers ...

Running CopyFiles ...

Copying files for os uCOS-II_v2_86_a from
C:\edk_user_repository\Micrium\bsp\uCOS-II_v2_86_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\uCOS-II_v2
_86_a\ ...



Copying files for driver plbarb_v1_01_a from
C:\EDK\sw\XilinxProcessorIPLib\drivers\plbarb_v1_01_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\plbarb_v1_
01_a\ ...



Copying files for driver plb2opb_v1_00_a from
C:\EDK\sw\XilinxProcessorIPLib\drivers\plb2opb_v1_00_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\plb2opb_v1
_00_a\ ...



Copying files for driver opbarb_v1_02_a from
C:\EDK\sw\XilinxProcessorIPLib\drivers\opbarb_v1_02_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\opbarb_v1_
02_a\ ...



Copying files for driver gpio_v2_01_a from
C:\EDK\sw\XilinxProcessorIPLib\drivers\gpio_v2_01_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\gpio_v2_01
_a\ ...



Copying files for driver intc_v1_00_c from
C:\EDK\sw\XilinxProcessorIPLib\drivers\intc_v1_00_c\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\intc_v1_00
_c\ ...



Copying files for driver uartlite_v1_01_a from
C:\EDK\sw\XilinxProcessorIPLib\drivers\uartlite_v1_01_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\uartlite_v
1_01_a\ ...



Copying files for driver ms_rst_4regs_v1_00_a from
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\drivers\ms_rst_4regs_v1_00
_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\ms_rst_4re
gs_v1_00_a\ ...



Copying files for driver opb_slave1_v1_00_a from
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\drivers\opb_slave1_v1_00_a
\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\opb_slave1
_v1_00_a\ ...



Copying files for driver tmrctr_v1_00_b from
C:\EDK\sw\XilinxProcessorIPLib\drivers\tmrctr_v1_00_b\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\tmrctr_v1_
00_b\ ...



Copying files for driver cpu_ppc405_v1_00_a from
C:\EDK\sw\XilinxProcessorIPLib\drivers\cpu_ppc405_v1_00_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\cpu_ppc405
_v1_00_a\ ...



Running DRCs for OSes, Drivers and Libraries ... 
uC/OS-II DRC ...

Running generate for OS'es, Drivers and Libraries ... 



Running post_generate for OS'es, Drivers and Libraries ... 

Running make for Drivers and Libraries ... 

Configuring make for target include using:

make -s include "COMPILER=powerpc-eabi-gcc" "ARCHIVER=powerpc-eabi-ar"
"COMPILER_FLAGS= -O2 -c" "EXTRA_COMPILER_FLAGS=-g" 



Configuring make for target libs using:

make -s libs "COMPILER=powerpc-eabi-gcc" "ARCHIVER=powerpc-eabi-ar"
"COMPILER_FLAGS= -O2 -c" "EXTRA_COMPILER_FLAGS=-g" 


Compiling common


Compiling ipif


powerpc-eabi-ar: creating ../../../lib/libxil.a


Compiling bsp


Compiling plb_arbiter


Compiling plb_to_opb


Compiling opbarb


Compiling gpio


Compiling intc


Compiling uartlite


Compiling ms_rst_4regs


Compiling opb_slave1


Compiling tmrctr


Compiling cpu_ppc405



Libraries generated in
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\lib\ directory

Running execs_generate for OS'es, Drivers and Libraries ... 

Building Directory Structure for ppc405_ppcjtag_chain



Generating platform libraries and device drivers ...

Running CopyFiles ...

Copying files for os standalone_v1_00_a from
C:\EDK\sw\lib\bsp\standalone_v1_00_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_ppcjtag_chain\libsr
c\standalone_v1_00_a\ ...



Copying files for driver cpu_ppc405_v1_00_a from
C:\EDK\sw\XilinxProcessorIPLib\drivers\cpu_ppc405_v1_00_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_ppcjtag_chain\libsr
c\cpu_ppc405_v1_00_a\ ...



Running DRCs for OSes, Drivers and Libraries ... 

Running generate for OS'es, Drivers and Libraries ... 



Running post_generate for OS'es, Drivers and Libraries ... 

Running make for Drivers and Libraries ... 

Configuring make for target include using:

make -s include "COMPILER=powerpc-eabi-gcc" "ARCHIVER=powerpc-eabi-ar"
"COMPILER_FLAGS= -O2 -c" "EXTRA_COMPILER_FLAGS=-g" 



Configuring make for target libs using:

make -s libs "COMPILER=powerpc-eabi-gcc" "ARCHIVER=powerpc-eabi-ar"
"COMPILER_FLAGS= -O2 -c" "EXTRA_COMPILER_FLAGS=-g" 
Compiling common


Compiling bsp


powerpc-eabi-ar: creating ../../../lib/libxil.a


Compiling cpu_ppc405



Libraries generated in
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_ppcjtag_chain\lib\
directory

Running execs_generate for OS'es, Drivers and Libraries ... 

LibGen Done. 




Done!

At Local date and time: Tue May 12 19:00:41 2009
 xbash -q -c "cd /cygdrive/c/Baseline_9_Working_Folder/k-rtos-base-profile-task/; /usr/bin/make -f system.make program; exit;" started...

/usr/bin/bash: igncr: unknown option name


powerpc-eabi-gcc -O2 C:/Micrium/SOFTWARE/EvalBoards/Amirix/AP1000/GNU/EX1_OS/app.c  -o EX1_OS/executable.elf \
      -g    -I./ppc405_i/include/  -L./ppc405_i/lib/  \
  


powerpc-eabi-size EX1_OS/executable.elf 
   text	   data	    bss	    dec	    hex	filename
  29510	    508	  11968	  41986	   a402	EX1_OS/executable.elf





Done!

At Local date and time: Tue May 12 19:00:47 2009
 xbash -q -c "cd /cygdrive/c/Baseline_9_Working_Folder/k-rtos-base-profile-task/; /usr/bin/make -f system.make hwclean; exit;" started...

rm -f implementation/system.ngc
rm -f platgen.log
rm -f implementation/system.bmm
rm -f implementation/system.bit


/usr/bin/bash: igncr: unknown option name


rm -f implementation/system.ncd
rm -f implementation/system_bd.bmm 
rm -rf implementation synthesis xst hdl


rm -rf xst.srp system.srp




Done!

At Local date and time: Tue May 12 19:00:51 2009
 xbash -q -c "cd /cygdrive/c/Baseline_9_Working_Folder/k-rtos-base-profile-task/; /usr/bin/make -f system.make bits; exit;" started...

/usr/bin/bash: igncr: unknown option name


****************************************************
Creating system netlist for hardware specification..
****************************************************
platgen -p xc2vp100ff1704-6 -lang vhdl   system.mhs



Release Xilinx EDK 9.1.02 - platgen EDK_J_SP2.4
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.




Command Line: platgen -p xc2vp100ff1704-6 -lang vhdl system.mhs 

Parse system.mhs ...

Read MPD definitions ...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/ppc405_v2_00_c/data/ppc405_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_v34_v1_02_a/data/plb_v34_v2_1_0.tcl
...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_bram_if_cntlr_v1_00_b/data/plb_bram_if
_cntlr_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb2opb_bridge_v1_01_a/data/plb2opb_bridge
_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/opb_intc_v1_00_c/data/opb_intc_v2_1_0.tcl
...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/jtagppc_cntlr_v2_00_a/data/jtagppc_cntlr_v
2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_emc_v2_00_a/data/plb_emc_v2_1_0.tcl
...

Overriding IP level properties ...
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\modified_plb_ddr
   _controller_v1_00_c\data\modified_plb_ddr_controller_v2_1_0.mpd line 50 -
   plb_ddr_controller_i (modified_plb_ddr_controller) tool is overriding
   PARAMETER C_FAMILY value to virtex2p
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 41 - bram (bram_block) tool is overriding PARAMETER C_FAMILY
   value to virtex2p


INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 38 - opb_intc_i (opb_intc) tool is overriding PARAMETER C_FAMILY
   value to virtex2p
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\ppc405_v2_00_c\data\ppc405_v2_1_0.mpd
   line 45 - ppc405_ppcjtag_chain (ppc405) tcl is overriding PARAMETER
   C_ISOCM_DCR_HIGHADDR value to 0b0000010011
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\ppc405_v2_00_c\data\ppc405_v2_1_0.mpd
   line 47 - ppc405_ppcjtag_chain (ppc405) tcl is overriding PARAMETER
   C_DSOCM_DCR_HIGHADDR value to 0b0000100011
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\jtagppc_cntlr_v2_00_a\data\jtagppc_cntl
   r_v2_1_0.mpd line 35 - jtagppc_0 (jtagppc_cntlr) tool is overriding PARAMETER
   C_DEVICE value to 2vp100
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpio_v2_1_0.m
   pd line 40 - opb_gpio_0 (opb_gpio) tool is overriding PARAMETER C_FAMILY
   value to virtex2p
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_timer_v1_00_b\data\opb_timer_v2_1_0
   .mpd line 34 - opb_timer_0 (opb_timer) tool is overriding PARAMETER C_FAMILY
   value to virtex2p

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/bram_if_cntlr_v1_00_b/data/bram_if_cntlr_v
2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/emc_common_v2_00_a/data/emc_common_v2_1_0.
tcl ...


Address Map for Processor ppc405_i
  (0b0000000000-0b0011111111) plb_bus	dcr_bus
  (0b0100000000-0b0111111111) plb2opb_bridge_i	dcr_bus
  (0b1000010000-0b1000010011) ppc405_i	
  (0b1000100000-0b1000100011) ppc405_i	
  (0000000000-0x1fffffff) plb_ddr_controller_i	plb_bus
  (0x29000000-0x29ffffff) opb_gpio_0	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4c000000-0x4c00ffff) RS232_1	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4d000000-0x4dffffff) opb_intc_i	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4f000000-0x4f00ffff) ms_rst_4regs_0	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4ff00000-0x4ff03fff) opb_slave1_0	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4fff0000-0x4fffffff) opb_timer_0	plb_bus->plb2opb_bridge_i->opb_bus
  (0x50000000-0x50ffffff) plb_emc_0	plb_bus
  (0xffff0000-0xffffffff) plb_bram_if_cntlr_i	plb_bus
Address Map for Processor ppc405_ppcjtag_chain
  (0b0000010000-0b0000010011) ppc405_ppcjtag_chain	
  (0b0000100000-0b0000100011) ppc405_ppcjtag_chain	

Check platform address map ...

Overriding system level properties ...
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 41 - plb_bus (plb_v34) tool is overriding PARAMETER C_PLB_NUM_MASTERS
   value to 3
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 43 - plb_bus (plb_v34) tool is overriding PARAMETER C_PLB_MID_WIDTH
   value to 2
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 44 - plb_bus (plb_v34) tool is overriding PARAMETER C_PLB_AWIDTH value
   to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 45 - plb_bus (plb_v34) tool is overriding PARAMETER C_PLB_DWIDTH value
   to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 49 - plb_bus (plb_v34) tool is overriding PARAMETER C_DCR_AWIDTH value
   to 10
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 50 - plb_bus (plb_v34) tool is overriding PARAMETER C_DCR_DWIDTH value
   to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\modified_plb_ddr
   _controller_v1_00_c\data\modified_plb_ddr_controller_v2_1_0.mpd line 53 -
   plb_ddr_controller_i (modified_plb_ddr_controller) tool is overriding
   PARAMETER C_PLB_NUM_MASTERS value to 3
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\modified_plb_ddr
   _controller_v1_00_c\data\modified_plb_ddr_controller_v2_1_0.mpd line 54 -
   plb_ddr_controller_i (modified_plb_ddr_controller) tool is overriding
   PARAMETER C_PLB_MID_WIDTH value to 2
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\modified_plb_ddr
   _controller_v1_00_c\data\modified_plb_ddr_controller_v2_1_0.mpd line 55 -
   plb_ddr_controller_i (modified_plb_ddr_controller) tool is overriding
   PARAMETER C_PLB_AWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\modified_plb_ddr
   _controller_v1_00_c\data\modified_plb_ddr_controller_v2_1_0.mpd line 56 -
   plb_ddr_controller_i (modified_plb_ddr_controller) tool is overriding
   PARAMETER C_PLB_DWIDTH value to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\data\plb_bram
   _if_cntlr_v2_1_0.mpd line 42 - plb_bram_if_cntlr_i (plb_bram_if_cntlr) tool
   is overriding PARAMETER c_num_masters value to 3
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\data\plb_bram
   _if_cntlr_v2_1_0.mpd line 46 - plb_bram_if_cntlr_i (plb_bram_if_cntlr) tool
   is overriding PARAMETER c_plb_dwidth value to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\data\plb_bram
   _if_cntlr_v2_1_0.mpd line 47 - plb_bram_if_cntlr_i (plb_bram_if_cntlr) tool
   is overriding PARAMETER c_plb_awidth value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\data\plb_bram
   _if_cntlr_v2_1_0.mpd line 49 - plb_bram_if_cntlr_i (plb_bram_if_cntlr) tool
   is overriding PARAMETER c_plb_mid_width value to 2


INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 38 - bram (bram_block) tool is overriding PARAMETER C_PORT_DWIDTH
   value to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 39 - bram (bram_block) tool is overriding PARAMETER C_PORT_AWIDTH
   value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 40 - bram (bram_block) tool is overriding PARAMETER C_NUM_WE
   value to 8
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 48 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_PLB_AWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 49 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_PLB_DWIDTH value to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 50 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_PLB_NUM_MASTERS value to 3
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 51 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_PLB_MID_WIDTH value to 2
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 52 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 53 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 56 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_DCR_AWIDTH value to 10
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 57 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_DCR_DWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 36 - opb_bus (opb_v20) tool is overriding PARAMETER C_OPB_AWIDTH value
   to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 37 - opb_bus (opb_v20) tool is overriding PARAMETER C_OPB_DWIDTH value
   to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 38 - opb_bus (opb_v20) tool is overriding PARAMETER C_NUM_MASTERS value
   to 2
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 39 - opb_bus (opb_v20) tool is overriding PARAMETER C_NUM_SLAVES value
   to 7
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 42 - opb_intc_i (opb_intc) tool is overriding PARAMETER C_OPB_AWIDTH
   value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 43 - opb_intc_i (opb_intc) tool is overriding PARAMETER C_OPB_DWIDTH
   value to 32
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core_v2_1_0.tc
l ...
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 46 - opb_intc_i (opb_intc) tcl is overriding PARAMETER
   C_NUM_INTR_INPUTS value to 21
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core_v2_1_0.tc
l ...
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 47 - opb_intc_i (opb_intc) tcl is overriding PARAMETER C_KIND_OF_INTR
   value to 0b00000000000000000000000001000000
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core_v2_1_0.tc
l ...


INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 48 - opb_intc_i (opb_intc) tcl is overriding PARAMETER C_KIND_OF_EDGE
   value to 0b00000000000000000000000001000000
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core_v2_1_0.tc
l ...
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 49 - opb_intc_i (opb_intc) tcl is overriding PARAMETER C_KIND_OF_LVL
   value to 0b00000000000000000000000000000001
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_uartlite_v1_00_b\data\opb_uartlite_
   v2_1_0.mpd line 37 - RS232_1 (opb_uartlite) tool is overriding PARAMETER
   C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_uartlite_v1_00_b\data\opb_uartlite_
   v2_1_0.mpd line 38 - RS232_1 (opb_uartlite) tool is overriding PARAMETER
   C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\opbslave_ext_bri
   dge_v3_10_a\data\opbslave_ext_bridge_v2_1_0.mpd line 20 -
   opbslave_ext_bridge_i (opbslave_ext_bridge) tool is overriding PARAMETER
   C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\opbslave_ext_bri
   dge_v3_10_a\data\opbslave_ext_bridge_v2_1_0.mpd line 21 -
   opbslave_ext_bridge_i (opbslave_ext_bridge) tool is overriding PARAMETER
   C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\plb_psb_bridge_v
   1_00_a\data\plb_psb_bridge_v2_1_0.mpd line 87 - plb_psb_bridge_i
   (plb_psb_bridge) tool is overriding PARAMETER C_PLB_NUM_MASTERS value to 3
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\plb_psb_bridge_v
   1_00_a\data\plb_psb_bridge_v2_1_0.mpd line 88 - plb_psb_bridge_i
   (plb_psb_bridge) tool is overriding PARAMETER C_PLB_MID_WIDTH value to 2
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\plb_psb_bridge_v
   1_00_a\data\plb_psb_bridge_v2_1_0.mpd line 93 - plb_psb_bridge_i
   (plb_psb_bridge) tool is overriding PARAMETER C_PLB_AWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\plb_psb_bridge_v
   1_00_a\data\plb_psb_bridge_v2_1_0.mpd line 94 - plb_psb_bridge_i
   (plb_psb_bridge) tool is overriding PARAMETER C_PLB_DWIDTH value to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\dcr_v29_v1_00_a\data\dcr_v29_v2_1_0.mpd
   line 38 - dcr_bus (dcr_v29) tool is overriding PARAMETER C_DCR_NUM_SLAVES
   value to 2
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\dcr_v29_v1_00_a\data\dcr_v29_v2_1_0.mpd
   line 39 - dcr_bus (dcr_v29) tool is overriding PARAMETER C_DCR_AWIDTH value
   to 10
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\dcr_v29_v1_00_a\data\dcr_v29_v2_1_0.mpd
   line 40 - dcr_bus (dcr_v29) tool is overriding PARAMETER C_DCR_DWIDTH value
   to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\ms_rst_4regs_v1_
   00_a\data\ms_rst_4regs_v2_1_0.mpd line 31 - ms_rst_4regs_0 (ms_rst_4regs)
   tool is overriding PARAMETER C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\ms_rst_4regs_v1_
   00_a\data\ms_rst_4regs_v2_1_0.mpd line 32 - ms_rst_4regs_0 (ms_rst_4regs)
   tool is overriding PARAMETER C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\opb_slave1_v1_00
   _a\data\opb_slave1_v2_1_0.mpd line 31 - opb_slave1_0 (opb_slave1) tool is
   overriding PARAMETER C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\opb_slave1_v1_00
   _a\data\opb_slave1_v2_1_0.mpd line 32 - opb_slave1_0 (opb_slave1) tool is
   overriding PARAMETER C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_emc_v2_00_a\data\plb_emc_v2_1_0.mpd
   line 38 - plb_emc_0 (plb_emc) tool is overriding PARAMETER C_NUM_MASTERS
   value to 3
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_emc_v2_00_a\data\plb_emc_v2_1_0.mpd
   line 92 - plb_emc_0 (plb_emc) tool is overriding PARAMETER C_PLB_DWIDTH value
   to 64


INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_emc_v2_00_a\data\plb_emc_v2_1_0.mpd
   line 93 - plb_emc_0 (plb_emc) tool is overriding PARAMETER C_PLB_AWIDTH value
   to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_emc_v2_00_a\data\plb_emc_v2_1_0.mpd
   line 96 - plb_emc_0 (plb_emc) tool is overriding PARAMETER C_PLB_MID_WIDTH
   value to 2
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpio_v2_1_0.m
   pd line 38 - opb_gpio_0 (opb_gpio) tool is overriding PARAMETER C_OPB_AWIDTH
   value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpio_v2_1_0.m
   pd line 39 - opb_gpio_0 (opb_gpio) tool is overriding PARAMETER C_OPB_DWIDTH
   value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_timer_v1_00_b\data\opb_timer_v2_1_0
   .mpd line 41 - opb_timer_0 (opb_timer) tool is overriding PARAMETER
   C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_timer_v1_00_b\data\opb_timer_v2_1_0
   .mpd line 42 - opb_timer_0 (opb_timer) tool is overriding PARAMETER
   C_OPB_DWIDTH value to 32

Running system level Update ...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core_v2_1_0.tc
l ...

Check platform configuration ...
INFO:MDT - IPNAME:modified_plb_ddr_controller INSTANCE:plb_ddr_controller_i -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs line 143 -
   An example UCF for this core is available and must be modified for use in the
   system. Please refer to the EDK Getting Started guide for the location of
   this file.
IPNAME:plb_v34 INSTANCE:plb_bus -
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs line 129 - 3
master(s) : 5 slave(s)
IPNAME:opb_v20 INSTANCE:opb_bus -
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs line 205 - 2
master(s) : 7 slave(s)
IPNAME:dcr_v29 INSTANCE:dcr_bus -
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs line 338 - 1
master(s) : 2 slave(s)

Check port drivers...



Performing Clock DRCs...

WARNING:MDT - No Top-level Input clock for the design. 

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The opb_intc_i core has constraints automatically generated by XPS in implementation/opb_intc_i_wrapper/opb_intc_i_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...



Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...

Elaborating instances ...
IPNAME:bram_block INSTANCE:bram -
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs line 178 -
elaborating IP



Writing HDL for elaborated instances ...

Inserting wrapper level ...


Completion time: 7.00 seconds

Constructing platform-level connectivity ...


Completion time: 1.00 seconds

Writing (top-level) BMM ...



Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...



Running XST synthesis ...
INFO:MDT - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized.
IPNAME:clock_reset_block_wrapper INSTANCE:clock_reset_block -
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs line 77 -
Running XST synthesis


IPNAME:ppc405_i_wrapper INSTANCE:ppc405_i -
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs line 94 -
Running XST synthesis


IPNAME:plb_bus_wrapper INSTANCE:plb_bus -
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs line 129 -
Running XST synthesis


IPNAME:plb_ddr_controller_i_wrapper INSTANCE:plb_ddr_controller_i -
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs line 143 -
Running XST synthesis


IPNAME:plb_bram_if_cntlr_i_wrapper INSTANCE:plb_bram_if_cntlr_i -
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs line 169 -
Running XST synthesis


IPNAME:bram_wrapper INSTANCE:bram -
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs line 178 -
Running XST synthesis


IPNAME:plb2opb_bridge_i_wrapper INSTANCE:plb2opb_bridge_i -
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs line 185 -
Running XST synthesis


IPNAME:opb_bus_wrapper INSTANCE:opb_bus -
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs line 205 -
Running XST synthesis


IPNAME:ap1000_interrupt_interface_i_wrapper
INSTANCE:ap1000_interrupt_interface_i -
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs line 215 -
Running XST synthesis


IPNAME:opb_intc_i_wrapper INSTANCE:opb_intc_i -
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs line 251 -
Running XST synthesis


IPNAME:rs232_1_wrapper INSTANCE:rs232_1 -
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs line 262 -
Running XST synthesis


IPNAME:opbslave_ext_bridge_i_wrapper INSTANCE:opbslave_ext_bridge_i -
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs line 278 -
Running XST synthesis


IPNAME:plb_psb_bridge_i_wrapper INSTANCE:plb_psb_bridge_i -
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs line 306 -
Running XST synthesis


IPNAME:dcr_bus_wrapper INSTANCE:dcr_bus -
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs line 338 -
Running XST synthesis


IPNAME:ppc405_ppcjtag_chain_wrapper INSTANCE:ppc405_ppcjtag_chain -
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs line 343 -
Running XST synthesis


IPNAME:jtagppc_0_wrapper INSTANCE:jtagppc_0 -
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs line 349 -
Running XST synthesis


IPNAME:ms_rst_4regs_0_wrapper INSTANCE:ms_rst_4regs_0 -
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs line 356 -
Running XST synthesis


IPNAME:opb_slave1_0_wrapper INSTANCE:opb_slave1_0 -
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs line 365 -
Running XST synthesis


IPNAME:plb_emc_0_wrapper INSTANCE:plb_emc_0 -
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs line 374 -
Running XST synthesis


IPNAME:opb_gpio_0_wrapper INSTANCE:opb_gpio_0 -
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs line 385 -
Running XST synthesis


IPNAME:opb_timer_0_wrapper INSTANCE:opb_timer_0 -
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs line 395 -
Running XST synthesis



Running NGCBUILD ...
IPNAME:plb_ddr_controller_i_wrapper INSTANCE:plb_ddr_controller_i -
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs line 143 -
Running NGCBUILD



Command Line: ngcbuild -p xc2vp100ff1704-6 -intstyle silent -sd ..
plb_ddr_controller_i_wrapper.ngc ../plb_ddr_controller_i_wrapper.ngc

Reading NGO file
"C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/implementation/plb_ddr_co
ntroller_i_wrapper/plb_ddr_controller_i_wrapper.ngc" ...


Executing edif2ngd -noa
"C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\implementation\plb_ddr_co
ntroller_i_wrapper_async_fifo_v4_0.edn"
"plb_ddr_controller_i_wrapper_async_fifo_v4_0.ngo"


Release 9.1.02i - edif2ngd J.33
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.
INFO:NgdBuild - Release 9.1.02i edif2ngd J.33
INFO:NgdBuild - Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.
Writing module to "plb_ddr_controller_i_wrapper_async_fifo_v4_0.ngo"...
Loading design module
"C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\implementation\plb_ddr_co
ntroller_i_wrapper\plb_ddr_controller_i_wrapper_async_fifo_v4_0.ngo"...



Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../plb_ddr_controller_i_wrapper.ngc" ...

Writing NGCBUILD log file "../plb_ddr_controller_i_wrapper.blc"...

NGCBUILD done.
IPNAME:opb_intc_i_wrapper INSTANCE:opb_intc_i -
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs line 251 -
Running NGCBUILD



Command Line: ngcbuild -p xc2vp100ff1704-6 -intstyle silent -uc
opb_intc_i_wrapper.ucf -sd .. opb_intc_i_wrapper.ngc ../opb_intc_i_wrapper.ngc

Reading NGO file
"C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/implementation/opb_intc_i
_wrapper/opb_intc_i_wrapper.ngc" ...



Applying constraints in "opb_intc_i_wrapper.ucf" to the design...



Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../opb_intc_i_wrapper.ngc" ...

Writing NGCBUILD log file "../opb_intc_i_wrapper.blc"...

NGCBUILD done.

Rebuilding cache ...



Total run time: 492.00 seconds


Running synthesis...
bash -c "cd synthesis; ./synthesis.sh"


Release 9.1.02i - xst J.33
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.
--> 
TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
     9.1) Device utilization summary
     9.2) Partition Resource Summary
     9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input Format                       : MIXED
Input File Name                    : "system_xst.prj"
Verilog Include Directory          : {"C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\" "C:\EDK\hw\XilinxProcessorIPLib\pcores\" "C:\EDK\hw\XilinxReferenceDesigns\pcores\" }

---- Target Parameters
Target Device                      : xc2vp100ff1704-6
Output File Name                   : "../implementation/system.ngc"

---- Source Options
Top Module Name                    : system

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 10000

---- General Options
Optimization Goal                  : speed
Optimization Effort                : 1
Hierarchy Separator                : /

---- Other Options
Cores Search Directories           : {../implementation}

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================


Compiling vhdl file "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" in Library work.


Entity <system> compiled.
Entity <system> (Architecture <STRUCTURE>) compiled.



=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <system> in library <work> (architecture <STRUCTURE>).




=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <system> in library <work> (Architecture <STRUCTURE>).




WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 2603: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 2611: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 2619: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 2627: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 2635: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 2643: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 2651: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 2659: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 2667: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 2675: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 2683: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 2691: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 2699: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 2707: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 2715: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 2723: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 2731: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 2739: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 2747: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 2755: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 2763: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 2771: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 2779: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 2787: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 2795: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 2803: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 2811: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 2819: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 2827: Instantiating black box module <IOBUF>.


WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 2835: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 2843: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 2851: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 2859: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 2867: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 2875: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 2883: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 2891: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 2899: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 2907: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 2915: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 2923: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 2931: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 2939: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 2947: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 2955: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 2963: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 2971: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 2979: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 2987: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 2995: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 3003: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 3011: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 3019: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 3027: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 3035: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 3043: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 3051: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 3059: Instantiating black box module <IOBUF>.


WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 3067: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 3075: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 3083: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 3091: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 3099: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 3107: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 3115: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 3123: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 3131: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 3139: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 3147: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 3155: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 3163: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 3171: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 3179: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 3187: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 3195: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 3203: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 3211: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 3219: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 3227: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 3235: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 3243: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 3251: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 3259: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 3267: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 3275: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 3283: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 3291: Instantiating black box module <IOBUF>.


WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 3299: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 3307: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 3315: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 3323: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 3331: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 3339: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 3347: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 3355: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 3363: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 3371: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 3379: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 3387: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 3395: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 3403: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 3411: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 3419: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 3427: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 3435: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 3443: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 3451: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 3459: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 3467: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 3475: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 3483: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 3491: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 3499: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 3507: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 3515: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 3523: Instantiating black box module <IOBUF>.


WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 3531: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 3539: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 3547: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 3555: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 3563: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 3571: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 3579: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 3587: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 3595: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 3603: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 3611: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 3619: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 3627: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 3635: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 3643: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 3651: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 3659: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 3667: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 3675: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 3683: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 3691: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 3699: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 3707: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 3715: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 3723: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 3731: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 3739: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 3747: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 3755: Instantiating black box module <IOBUF>.


WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 3763: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 3771: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 3779: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 3787: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 3795: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 3803: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 3811: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 3819: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 3827: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 3835: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 3843: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 3851: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 3859: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 3867: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 3875: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 3883: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 3891: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 3899: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 3907: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 3915: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 3923: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 3931: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 3939: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 3947: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 3955: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 3963: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 3971: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 3979: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 3987: Instantiating black box module <IOBUF>.


WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 3995: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 4003: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 4011: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 4019: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 4027: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 4035: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 4043: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 4051: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 4059: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 4067: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 4075: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 4083: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 4091: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 4099: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 4107: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 4115: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 4123: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 4131: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 4139: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 4147: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 4155: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 4163: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 4171: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 4179: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 4187: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 4195: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd" line 4203: Instantiating black box module <IOBUF>.


Entity <system> analyzed. Unit <system> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================



Performing bidirectional port resolution...



Synthesizing Unit <system>.
    Related source file is "C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/hdl/system.vhd".
WARNING:Xst:646 - Signal <plb_bus_PLB_SMBusy<2>> is assigned but never used.
WARNING:Xst:646 - Signal <plb_bus_PLB_SMErr<2>> is assigned but never used.
Unit <system> synthesized.




=========================================================================
HDL Synthesis Report

Found no macro
=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================



Reading core <../implementation/clock_reset_block_wrapper.ngc>.


Reading core <../implementation/ppc405_i_wrapper.ngc>.


Reading core <../implementation/plb_bus_wrapper.ngc>.


Reading core <../implementation/plb_ddr_controller_i_wrapper.ngc>.


Reading core <../implementation/plb_bram_if_cntlr_i_wrapper.ngc>.


Reading core <../implementation/bram_wrapper.ngc>.


Reading core <../implementation/plb2opb_bridge_i_wrapper.ngc>.


Reading core <../implementation/opb_bus_wrapper.ngc>.


Reading core <../implementation/ap1000_interrupt_interface_i_wrapper.ngc>.
Reading core <../implementation/opb_intc_i_wrapper.ngc>.


Reading core <../implementation/rs232_1_wrapper.ngc>.
Reading core <../implementation/opbslave_ext_bridge_i_wrapper.ngc>.


Reading core <../implementation/plb_psb_bridge_i_wrapper.ngc>.


Reading core <../implementation/dcr_bus_wrapper.ngc>.
Reading core <../implementation/ppc405_ppcjtag_chain_wrapper.ngc>.


Reading core <../implementation/jtagppc_0_wrapper.ngc>.
Reading core <../implementation/ms_rst_4regs_0_wrapper.ngc>.


Reading core <../implementation/opb_slave1_0_wrapper.ngc>.


Reading core <../implementation/plb_emc_0_wrapper.ngc>.


Reading core <../implementation/opb_gpio_0_wrapper.ngc>.


Reading core <../implementation/opb_timer_0_wrapper.ngc>.


Loading core <clock_reset_block_wrapper> for timing and area information for instance <clock_reset_block>.
Loading core <ppc405_i_wrapper> for timing and area information for instance <ppc405_i>.
Loading core <plb_bus_wrapper> for timing and area information for instance <plb_bus>.


Loading core <plb_ddr_controller_i_wrapper> for timing and area information for instance <plb_ddr_controller_i>.
Loading core <plb_bram_if_cntlr_i_wrapper> for timing and area information for instance <plb_bram_if_cntlr_i>.
Loading core <bram_wrapper> for timing and area information for instance <bram>.


Loading core <plb2opb_bridge_i_wrapper> for timing and area information for instance <plb2opb_bridge_i>.
Loading core <opb_bus_wrapper> for timing and area information for instance <opb_bus>.
Loading core <ap1000_interrupt_interface_i_wrapper> for timing and area information for instance <ap1000_interrupt_interface_i>.
Loading core <opb_intc_i_wrapper> for timing and area information for instance <opb_intc_i>.
Loading core <rs232_1_wrapper> for timing and area information for instance <rs232_1>.
Loading core <opbslave_ext_bridge_i_wrapper> for timing and area information for instance <opbslave_ext_bridge_i>.


Loading core <plb_psb_bridge_i_wrapper> for timing and area information for instance <plb_psb_bridge_i>.


Loading core <dcr_bus_wrapper> for timing and area information for instance <dcr_bus>.
Loading core <ppc405_ppcjtag_chain_wrapper> for timing and area information for instance <ppc405_ppcjtag_chain>.
Loading core <jtagppc_0_wrapper> for timing and area information for instance <jtagppc_0>.
Loading core <ms_rst_4regs_0_wrapper> for timing and area information for instance <ms_rst_4regs_0>.


Loading core <opb_slave1_0_wrapper> for timing and area information for instance <opb_slave1_0>.
Loading core <plb_emc_0_wrapper> for timing and area information for instance <plb_emc_0>.
Loading core <opb_gpio_0_wrapper> for timing and area information for instance <opb_gpio_0>.
Loading core <opb_timer_0_wrapper> for timing and area information for instance <opb_timer_0>.


Loading device for application Rf_Device from file '2vp100.nph' in environment C:\Xilinx91i.



=========================================================================
Advanced HDL Synthesis Report

Found no macro
=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================



Optimizing unit <system> ...



Mapping all equations...


Building and optimizing final netlist ...


INFO:Xst:2260 - The FF/Latch <plb_bus/I_PLB_ARBITER_LOGIC/I_PRIORITY_ENCODER/I_ARBADDRSEL/arbAddrSelReg_i_2> in Unit <plb_bus> is equivalent to the following FF/Latch : <plb_bus/I_PLB_ARBITER_LOGIC/I_PRIORITY_ENCODER/I_ARBADDRSEL/arbAddrSelReg_i_2_1> 
INFO:Xst:2260 - The FF/Latch <plb_bus/I_PLB_ARBITER_LOGIC/I_PRIORITY_ENCODER/I_ARBADDRSEL/arbAddrSelReg_i_0> in Unit <plb_bus> is equivalent to the following FF/Latch : <plb_bus/I_PLB_ARBITER_LOGIC/I_PRIORITY_ENCODER/I_ARBADDRSEL/arbAddrSelReg_i_0_1> 
INFO:Xst:2260 - The FF/Latch <plb_bus/I_PLB_ARBITER_LOGIC/I_PRIORITY_ENCODER/I_ARBADDRSEL/arbAddrSelReg_i_1> in Unit <plb_bus> is equivalent to the following FF/Latch : <plb_bus/I_PLB_ARBITER_LOGIC/I_PRIORITY_ENCODER/I_ARBADDRSEL/arbAddrSelReg_i_1_1> 
INFO:Xst:2260 - The FF/Latch <plb_ddr_controller_i/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[3].DQS_OE_REG_I> in Unit <plb_ddr_controller_i> is equivalent to the following 3 FFs/Latches : <plb_ddr_controller_i/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[2].DQS_OE_REG_I> <plb_ddr_controller_i/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[1].DQS_OE_REG_I> <plb_ddr_controller_i/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[0].DQS_OE_REG_I> 
INFO:Xst:2260 - The FF/Latch <plb_ddr_controller_i/DDR_CTRL_I/DATASM_I/WRITE_DQS_EN_GEN[3].WR_DQS_REG> in Unit <plb_ddr_controller_i> is equivalent to the following 3 FFs/Latches : <plb_ddr_controller_i/DDR_CTRL_I/DATASM_I/WRITE_DQS_EN_GEN[2].WR_DQS_REG> <plb_ddr_controller_i/DDR_CTRL_I/DATASM_I/WRITE_DQS_EN_GEN[1].WR_DQS_REG> <plb_ddr_controller_i/DDR_CTRL_I/DATASM_I/WRITE_DQS_EN_GEN[0].WR_DQS_REG> 
INFO:Xst:2260 - The FF/Latch <plb_ddr_controller_i/PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_STEER_ADDRESS_COUNTER/GEN_S_H_SIZE_REG[3].I_SIZE_S_H_REG> in Unit <plb_ddr_controller_i> is equivalent to the following FF/Latch : <plb_ddr_controller_i/PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_BUS_ADDRESS_COUNTER/GEN_S_H_SIZE_REG[3].I_SIZE_S_H_REG> 
INFO:Xst:2260 - The FF/Latch <plb_ddr_controller_i/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[3].DQS_RST_I> in Unit <plb_ddr_controller_i> is equivalent to the following 3 FFs/Latches : <plb_ddr_controller_i/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[2].DQS_RST_I> <plb_ddr_controller_i/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[1].DQS_RST_I> <plb_ddr_controller_i/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[0].DQS_RST_I> 
INFO:Xst:2260 - The FF/Latch <plb_ddr_controller_i/PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_STEER_ADDRESS_COUNTER/GEN_S_H_SIZE_REG[2].I_SIZE_S_H_REG> in Unit <plb_ddr_controller_i> is equivalent to the following FF/Latch : <plb_ddr_controller_i/PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_BUS_ADDRESS_COUNTER/GEN_S_H_SIZE_REG[2].I_SIZE_S_H_REG> 
INFO:Xst:2260 - The FF/Latch <plb_ddr_controller_i/PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_STEER_ADDRESS_COUNTER/I_CACHLN_S_H_REG> in Unit <plb_ddr_controller_i> is equivalent to the following FF/Latch : <plb_ddr_controller_i/PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_BUS_ADDRESS_COUNTER/I_CACHLN_S_H_REG> 
INFO:Xst:2260 - The FF/Latch <plb_ddr_controller_i/PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_STEER_ADDRESS_COUNTER/I_SNGL_S_H_REG> in Unit <plb_ddr_controller_i> is equivalent to the following FF/Latch : <plb_ddr_controller_i/PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_BUS_ADDRESS_COUNTER/I_SNGL_S_H_REG> 
INFO:Xst:2260 - The FF/Latch <plb_ddr_controller_i/PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_STEER_ADDRESS_COUNTER/I_BURST_S_H_REG> in Unit <plb_ddr_controller_i> is equivalent to the following FF/Latch : <plb_ddr_controller_i/PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_BUS_ADDRESS_COUNTER/I_BURST_S_H_REG> 


INFO:Xst:2260 - The FF/Latch <opb_intc_i/INTC_CORE_I/REGS_I/OPT_REGS_I/IPR_GEN.IPR_REG_GEN[17].IPR_REG_BIT_I> in Unit <opb_intc_i> is equivalent to the following FF/Latch : <opb_intc_i/INTC_CORE_I/IRQ_GEN_I/MASKED_INTS_REG_GEN[17].MASKED_INTS_REG_BIT_I> 
INFO:Xst:2260 - The FF/Latch <opb_intc_i/INTC_CORE_I/REGS_I/OPT_REGS_I/IPR_GEN.IPR_REG_GEN[15].IPR_REG_BIT_I> in Unit <opb_intc_i> is equivalent to the following FF/Latch : <opb_intc_i/INTC_CORE_I/IRQ_GEN_I/MASKED_INTS_REG_GEN[15].MASKED_INTS_REG_BIT_I> 
INFO:Xst:2260 - The FF/Latch <opb_intc_i/INTC_CORE_I/REGS_I/OPT_REGS_I/IPR_GEN.IPR_REG_GEN[12].IPR_REG_BIT_I> in Unit <opb_intc_i> is equivalent to the following FF/Latch : <opb_intc_i/INTC_CORE_I/IRQ_GEN_I/MASKED_INTS_REG_GEN[12].MASKED_INTS_REG_BIT_I> 
INFO:Xst:2260 - The FF/Latch <opb_intc_i/INTC_CORE_I/REGS_I/OPT_REGS_I/IVR_GEN.IVR_REG_GEN[5].IVR_REG_BIT_I> in Unit <opb_intc_i> is equivalent to the following 15 FFs/Latches : <opb_intc_i/INTC_CORE_I/REGS_I/OPT_REGS_I/IVR_GEN.IVR_REG_GEN[6].IVR_REG_BIT_I> <opb_intc_i/INTC_CORE_I/REGS_I/OPT_REGS_I/IVR_GEN.IVR_REG_GEN[7].IVR_REG_BIT_I> <opb_intc_i/INTC_CORE_I/REGS_I/OPT_REGS_I/IVR_GEN.IVR_REG_GEN[8].IVR_REG_BIT_I> <opb_intc_i/INTC_CORE_I/REGS_I/OPT_REGS_I/IVR_GEN.IVR_REG_GEN[9].IVR_REG_BIT_I> <opb_intc_i/INTC_CORE_I/REGS_I/OPT_REGS_I/IVR_GEN.IVR_REG_GEN[10].IVR_REG_BIT_I> <opb_intc_i/INTC_CORE_I/REGS_I/OPT_REGS_I/IVR_GEN.IVR_REG_GEN[11].IVR_REG_BIT_I> <opb_intc_i/INTC_CORE_I/REGS_I/OPT_REGS_I/IVR_GEN.IVR_REG_GEN[12].IVR_REG_BIT_I> <opb_intc_i/INTC_CORE_I/REGS_I/OPT_REGS_I/IVR_GEN.IVR_REG_GEN[13].IVR_REG_BIT_I> <opb_intc_i/INTC_CORE_I/REGS_I/OPT_REGS_I/IVR_GEN.IVR_REG_GEN[14].IVR_REG_BIT_I> <opb_intc_i/INTC_CORE_I/REGS_I/OPT_REGS_I/IVR_GEN.IVR_REG_GEN[15].IVR_REG_BIT_I>
   <opb_intc_i/INTC_CORE_I/REGS_I/OPT_REGS_I/IVR_GEN.IVR_REG_GEN[16].IVR_REG_BIT_I> <opb_intc_i/INTC_CORE_I/REGS_I/OPT_REGS_I/IVR_GEN.IVR_REG_GEN[17].IVR_REG_BIT_I> <opb_intc_i/INTC_CORE_I/REGS_I/OPT_REGS_I/IVR_GEN.IVR_REG_GEN[18].IVR_REG_BIT_I> <opb_intc_i/INTC_CORE_I/REGS_I/OPT_REGS_I/IVR_GEN.IVR_REG_GEN[19].IVR_REG_BIT_I> <opb_intc_i/INTC_CORE_I/REGS_I/OPT_REGS_I/IVR_GEN.IVR_REG_GEN[20].IVR_REG_BIT_I> 
INFO:Xst:2260 - The FF/Latch <opb_intc_i/INTC_CORE_I/REGS_I/OPT_REGS_I/IPR_GEN.IPR_REG_GEN[13].IPR_REG_BIT_I> in Unit <opb_intc_i> is equivalent to the following FF/Latch : <opb_intc_i/INTC_CORE_I/IRQ_GEN_I/MASKED_INTS_REG_GEN[13].MASKED_INTS_REG_BIT_I> 
INFO:Xst:2260 - The FF/Latch <opb_intc_i/INTC_CORE_I/REGS_I/OPT_REGS_I/IPR_GEN.IPR_REG_GEN[10].IPR_REG_BIT_I> in Unit <opb_intc_i> is equivalent to the following FF/Latch : <opb_intc_i/INTC_CORE_I/IRQ_GEN_I/MASKED_INTS_REG_GEN[10].MASKED_INTS_REG_BIT_I> 
INFO:Xst:2260 - The FF/Latch <opb_intc_i/INTC_CORE_I/REGS_I/OPT_REGS_I/IPR_GEN.IPR_REG_GEN[14].IPR_REG_BIT_I> in Unit <opb_intc_i> is equivalent to the following FF/Latch : <opb_intc_i/INTC_CORE_I/IRQ_GEN_I/MASKED_INTS_REG_GEN[14].MASKED_INTS_REG_BIT_I> 
INFO:Xst:2260 - The FF/Latch <opb_intc_i/INTC_CORE_I/REGS_I/OPT_REGS_I/IPR_GEN.IPR_REG_GEN[8].IPR_REG_BIT_I> in Unit <opb_intc_i> is equivalent to the following FF/Latch : <opb_intc_i/INTC_CORE_I/IRQ_GEN_I/MASKED_INTS_REG_GEN[8].MASKED_INTS_REG_BIT_I> 
INFO:Xst:2260 - The FF/Latch <opb_intc_i/INTC_CORE_I/REGS_I/OPT_REGS_I/IPR_GEN.IPR_REG_GEN[1].IPR_REG_BIT_I> in Unit <opb_intc_i> is equivalent to the following FF/Latch : <opb_intc_i/INTC_CORE_I/IRQ_GEN_I/MASKED_INTS_REG_GEN[1].MASKED_INTS_REG_BIT_I> 
INFO:Xst:2260 - The FF/Latch <opb_intc_i/INTC_CORE_I/REGS_I/OPT_REGS_I/IPR_GEN.IPR_REG_GEN[3].IPR_REG_BIT_I> in Unit <opb_intc_i> is equivalent to the following FF/Latch : <opb_intc_i/INTC_CORE_I/IRQ_GEN_I/MASKED_INTS_REG_GEN[3].MASKED_INTS_REG_BIT_I> 
INFO:Xst:2260 - The FF/Latch <opb_intc_i/INTC_CORE_I/REGS_I/OPT_REGS_I/IPR_GEN.IPR_REG_GEN[20].IPR_REG_BIT_I> in Unit <opb_intc_i> is equivalent to the following FF/Latch : <opb_intc_i/INTC_CORE_I/IRQ_GEN_I/MASKED_INTS_REG_GEN[20].MASKED_INTS_REG_BIT_I> 
INFO:Xst:2260 - The FF/Latch <opb_intc_i/INTC_CORE_I/REGS_I/OPT_REGS_I/IPR_GEN.IPR_REG_GEN[4].IPR_REG_BIT_I> in Unit <opb_intc_i> is equivalent to the following FF/Latch : <opb_intc_i/INTC_CORE_I/IRQ_GEN_I/MASKED_INTS_REG_GEN[4].MASKED_INTS_REG_BIT_I> 


INFO:Xst:2260 - The FF/Latch <opb_intc_i/OPB_INTFC_I/INTC_DBUS_REG_GEN[10].INTC_DBUS_BIT_I> in Unit <opb_intc_i> is equivalent to the following 10 FFs/Latches : <opb_intc_i/OPB_INTFC_I/INTC_DBUS_REG_GEN[9].INTC_DBUS_BIT_I> <opb_intc_i/OPB_INTFC_I/INTC_DBUS_REG_GEN[8].INTC_DBUS_BIT_I> <opb_intc_i/OPB_INTFC_I/INTC_DBUS_REG_GEN[7].INTC_DBUS_BIT_I> <opb_intc_i/OPB_INTFC_I/INTC_DBUS_REG_GEN[6].INTC_DBUS_BIT_I> <opb_intc_i/OPB_INTFC_I/INTC_DBUS_REG_GEN[5].INTC_DBUS_BIT_I> <opb_intc_i/OPB_INTFC_I/INTC_DBUS_REG_GEN[4].INTC_DBUS_BIT_I> <opb_intc_i/OPB_INTFC_I/INTC_DBUS_REG_GEN[3].INTC_DBUS_BIT_I> <opb_intc_i/OPB_INTFC_I/INTC_DBUS_REG_GEN[2].INTC_DBUS_BIT_I> <opb_intc_i/OPB_INTFC_I/INTC_DBUS_REG_GEN[1].INTC_DBUS_BIT_I> <opb_intc_i/OPB_INTFC_I/INTC_DBUS_REG_GEN[0].INTC_DBUS_BIT_I> 
INFO:Xst:2260 - The FF/Latch <opb_intc_i/INTC_CORE_I/REGS_I/OPT_REGS_I/IPR_GEN.IPR_REG_GEN[5].IPR_REG_BIT_I> in Unit <opb_intc_i> is equivalent to the following FF/Latch : <opb_intc_i/INTC_CORE_I/IRQ_GEN_I/MASKED_INTS_REG_GEN[5].MASKED_INTS_REG_BIT_I> 
INFO:Xst:2260 - The FF/Latch <opb_intc_i/INTC_CORE_I/REGS_I/OPT_REGS_I/IPR_GEN.IPR_REG_GEN[7].IPR_REG_BIT_I> in Unit <opb_intc_i> is equivalent to the following FF/Latch : <opb_intc_i/INTC_CORE_I/IRQ_GEN_I/MASKED_INTS_REG_GEN[7].MASKED_INTS_REG_BIT_I> 
INFO:Xst:2260 - The FF/Latch <opb_intc_i/INTC_CORE_I/REGS_I/OPT_REGS_I/IPR_GEN.IPR_REG_GEN[9].IPR_REG_BIT_I> in Unit <opb_intc_i> is equivalent to the following FF/Latch : <opb_intc_i/INTC_CORE_I/IRQ_GEN_I/MASKED_INTS_REG_GEN[9].MASKED_INTS_REG_BIT_I> 
INFO:Xst:2260 - The FF/Latch <opb_intc_i/INTC_CORE_I/REGS_I/OPT_REGS_I/IPR_GEN.IPR_REG_GEN[19].IPR_REG_BIT_I> in Unit <opb_intc_i> is equivalent to the following FF/Latch : <opb_intc_i/INTC_CORE_I/IRQ_GEN_I/MASKED_INTS_REG_GEN[19].MASKED_INTS_REG_BIT_I> 
INFO:Xst:2260 - The FF/Latch <opb_intc_i/INTC_CORE_I/REGS_I/OPT_REGS_I/IPR_GEN.IPR_REG_GEN[2].IPR_REG_BIT_I> in Unit <opb_intc_i> is equivalent to the following FF/Latch : <opb_intc_i/INTC_CORE_I/IRQ_GEN_I/MASKED_INTS_REG_GEN[2].MASKED_INTS_REG_BIT_I> 
INFO:Xst:2260 - The FF/Latch <opb_intc_i/INTC_CORE_I/REGS_I/OPT_REGS_I/IPR_GEN.IPR_REG_GEN[18].IPR_REG_BIT_I> in Unit <opb_intc_i> is equivalent to the following FF/Latch : <opb_intc_i/INTC_CORE_I/IRQ_GEN_I/MASKED_INTS_REG_GEN[18].MASKED_INTS_REG_BIT_I> 
INFO:Xst:2260 - The FF/Latch <opb_intc_i/INTC_CORE_I/REGS_I/OPT_REGS_I/IPR_GEN.IPR_REG_GEN[11].IPR_REG_BIT_I> in Unit <opb_intc_i> is equivalent to the following FF/Latch : <opb_intc_i/INTC_CORE_I/IRQ_GEN_I/MASKED_INTS_REG_GEN[11].MASKED_INTS_REG_BIT_I> 
INFO:Xst:2260 - The FF/Latch <opb_intc_i/INTC_CORE_I/REGS_I/OPT_REGS_I/IPR_GEN.IPR_REG_GEN[16].IPR_REG_BIT_I> in Unit <opb_intc_i> is equivalent to the following FF/Latch : <opb_intc_i/INTC_CORE_I/IRQ_GEN_I/MASKED_INTS_REG_GEN[16].MASKED_INTS_REG_BIT_I> 
INFO:Xst:2260 - The FF/Latch <opb_intc_i/INTC_CORE_I/REGS_I/OPT_REGS_I/IPR_GEN.IPR_REG_GEN[0].IPR_REG_BIT_I> in Unit <opb_intc_i> is equivalent to the following FF/Latch : <opb_intc_i/INTC_CORE_I/IRQ_GEN_I/MASKED_INTS_REG_GEN[0].MASKED_INTS_REG_BIT_I> 
INFO:Xst:2260 - The FF/Latch <opb_intc_i/INTC_CORE_I/REGS_I/OPT_REGS_I/IPR_GEN.IPR_REG_GEN[6].IPR_REG_BIT_I> in Unit <opb_intc_i> is equivalent to the following FF/Latch : <opb_intc_i/INTC_CORE_I/IRQ_GEN_I/MASKED_INTS_REG_GEN[6].MASKED_INTS_REG_BIT_I> 
INFO:Xst:2260 - The FF/Latch <opbslave_ext_bridge_i/bridge/flash_cs_n> in Unit <opbslave_ext_bridge_i> is equivalent to the following FF/Latch : <opbslave_ext_bridge_i/bridge/flash_cs_n_1> 
INFO:Xst:2260 - The FF/Latch <opbslave_ext_bridge_i/bridge/current_ext_access_0> in Unit <opbslave_ext_bridge_i> is equivalent to the following 2 FFs/Latches : <opbslave_ext_bridge_i/bridge/current_ext_access_0_1> <opbslave_ext_bridge_i/bridge/current_ext_access_0_2> 
INFO:Xst:2260 - The FF/Latch <plb_psb_bridge_i/plb2psb_bridge/plb2psb_psbside/PSBma_br_n> in Unit <plb_psb_bridge_i> is equivalent to the following FF/Latch : <plb_psb_bridge_i/plb2psb_bridge/plb2psb_psbside/PSBma_br_n_int> 
INFO:Xst:2260 - The FF/Latch <plb_psb_bridge_i/plb2psb_bridge/plb2psb_plbside/pa1_full> in Unit <plb_psb_bridge_i> is equivalent to the following FF/Latch : <plb_psb_bridge_i/plb2psb_bridge/plb2psb_plbside/pa1_full_1> 


INFO:Xst:2260 - The FF/Latch <plb_psb_bridge_i/plb2psb_bridge/plb2psb_psbside/PSBma_abb_n_o_reg> in Unit <plb_psb_bridge_i> is equivalent to the following 42 FFs/Latches : <plb_psb_bridge_i/PSB_tt_T_0> <plb_psb_bridge_i/PSB_tt_T_1> <plb_psb_bridge_i/PSB_tt_T_2> <plb_psb_bridge_i/PSB_tt_T_3> <plb_psb_bridge_i/PSB_tt_T_4> <plb_psb_bridge_i/PSB_tsiz_T_0> <plb_psb_bridge_i/PSB_tsiz_T_1> <plb_psb_bridge_i/PSB_tsiz_T_2> <plb_psb_bridge_i/PSB_tsiz_T_3> <plb_psb_bridge_i/PSB_tbst_n_T> <plb_psb_bridge_i/PSB_a_T_0> <plb_psb_bridge_i/PSB_a_T_1> <plb_psb_bridge_i/PSB_a_T_2> <plb_psb_bridge_i/PSB_a_T_3> <plb_psb_bridge_i/PSB_a_T_4> <plb_psb_bridge_i/PSB_a_T_5> <plb_psb_bridge_i/PSB_a_T_6> <plb_psb_bridge_i/PSB_a_T_7> <plb_psb_bridge_i/PSB_a_T_8> <plb_psb_bridge_i/PSB_a_T_9> <plb_psb_bridge_i/PSB_a_T_10> <plb_psb_bridge_i/PSB_a_T_11> <plb_psb_bridge_i/PSB_a_T_12> <plb_psb_bridge_i/PSB_a_T_13> <plb_psb_bridge_i/PSB_a_T_14> <plb_psb_bridge_i/PSB_a_T_15> <plb_psb_bridge_i/PSB_a_T_16> <plb_psb_bridge_i/PSB_a_T_17>
   <plb_psb_bridge_i/PSB_a_T_18> <plb_psb_bridge_i/PSB_a_T_19> <plb_psb_bridge_i/PSB_a_T_20> <plb_psb_bridge_i/PSB_a_T_21> <plb_psb_bridge_i/PSB_a_T_22> <plb_psb_bridge_i/PSB_a_T_23> <plb_psb_bridge_i/PSB_a_T_24> <plb_psb_bridge_i/PSB_a_T_25> <plb_psb_bridge_i/PSB_a_T_26> <plb_psb_bridge_i/PSB_a_T_27> <plb_psb_bridge_i/PSB_a_T_28> <plb_psb_bridge_i/PSB_a_T_29> <plb_psb_bridge_i/PSB_a_T_30> <plb_psb_bridge_i/PSB_a_T_31> 
INFO:Xst:2260 - The FF/Latch <plb_psb_bridge_i/PSB_d_T_0> in Unit <plb_psb_bridge_i> is equivalent to the following 63 FFs/Latches : <plb_psb_bridge_i/PSB_d_T_1> <plb_psb_bridge_i/PSB_d_T_2> <plb_psb_bridge_i/PSB_d_T_3> <plb_psb_bridge_i/PSB_d_T_4> <plb_psb_bridge_i/PSB_d_T_5> <plb_psb_bridge_i/PSB_d_T_6> <plb_psb_bridge_i/PSB_d_T_7> <plb_psb_bridge_i/PSB_d_T_8> <plb_psb_bridge_i/PSB_d_T_9> <plb_psb_bridge_i/PSB_d_T_10> <plb_psb_bridge_i/PSB_d_T_11> <plb_psb_bridge_i/PSB_d_T_12> <plb_psb_bridge_i/PSB_d_T_13> <plb_psb_bridge_i/PSB_d_T_14> <plb_psb_bridge_i/PSB_d_T_15> <plb_psb_bridge_i/PSB_d_T_16> <plb_psb_bridge_i/PSB_d_T_17> <plb_psb_bridge_i/PSB_d_T_18> <plb_psb_bridge_i/PSB_d_T_19> <plb_psb_bridge_i/PSB_d_T_20> <plb_psb_bridge_i/PSB_d_T_21> <plb_psb_bridge_i/PSB_d_T_22> <plb_psb_bridge_i/PSB_d_T_23> <plb_psb_bridge_i/PSB_d_T_24> <plb_psb_bridge_i/PSB_d_T_25> <plb_psb_bridge_i/PSB_d_T_26> <plb_psb_bridge_i/PSB_d_T_27> <plb_psb_bridge_i/PSB_d_T_28> <plb_psb_bridge_i/PSB_d_T_29> <plb_psb_bridge_i/PSB_d_T_30>
   <plb_psb_bridge_i/PSB_d_T_31> <plb_psb_bridge_i/PSB_d_T_32> <plb_psb_bridge_i/PSB_d_T_33> <plb_psb_bridge_i/PSB_d_T_34> <plb_psb_bridge_i/PSB_d_T_35> <plb_psb_bridge_i/PSB_d_T_36> <plb_psb_bridge_i/PSB_d_T_37> <plb_psb_bridge_i/PSB_d_T_38> <plb_psb_bridge_i/PSB_d_T_39> <plb_psb_bridge_i/PSB_d_T_40> <plb_psb_bridge_i/PSB_d_T_41> <plb_psb_bridge_i/PSB_d_T_42> <plb_psb_bridge_i/PSB_d_T_43> <plb_psb_bridge_i/PSB_d_T_44> <plb_psb_bridge_i/PSB_d_T_45> <plb_psb_bridge_i/PSB_d_T_46> <plb_psb_bridge_i/PSB_d_T_47> <plb_psb_bridge_i/PSB_d_T_48> <plb_psb_bridge_i/PSB_d_T_49> <plb_psb_bridge_i/PSB_d_T_50> <plb_psb_bridge_i/PSB_d_T_51> <plb_psb_bridge_i/PSB_d_T_52> <plb_psb_bridge_i/PSB_d_T_53> <plb_psb_bridge_i/PSB_d_T_54> <plb_psb_bridge_i/PSB_d_T_55> <plb_psb_bridge_i/PSB_d_T_56> <plb_psb_bridge_i/PSB_d_T_57> <plb_psb_bridge_i/PSB_d_T_58> <plb_psb_bridge_i/PSB_d_T_59> <plb_psb_bridge_i/PSB_d_T_60> <plb_psb_bridge_i/PSB_d_T_61> <plb_psb_bridge_i/PSB_d_T_62> <plb_psb_bridge_i/PSB_d_T_63> 
INFO:Xst:2260 - The FF/Latch <plb_psb_bridge_i/plb2psb_bridge/plb2psb_plbside/pa1_full_s> in Unit <plb_psb_bridge_i> is equivalent to the following FF/Latch : <plb_psb_bridge_i/plb2psb_bridge/plb2psb_plbside/pa1_full_s_1> 
INFO:Xst:2260 - The FF/Latch <ms_rst_4regs_0/USER_LOGIC_I/slv_reg0_22> in Unit <ms_rst_4regs_0> is equivalent to the following 3 FFs/Latches : <ms_rst_4regs_0/USER_LOGIC_I/slv_reg0_22_1> <ms_rst_4regs_0/USER_LOGIC_I/slv_reg0_22_2> <ms_rst_4regs_0/USER_LOGIC_I/slv_reg0_22_3> 
INFO:Xst:2260 - The FF/Latch <ms_rst_4regs_0/USER_LOGIC_I/slv_reg0_21> in Unit <ms_rst_4regs_0> is equivalent to the following 7 FFs/Latches : <ms_rst_4regs_0/USER_LOGIC_I/slv_reg0_21_1> <ms_rst_4regs_0/USER_LOGIC_I/slv_reg0_21_2> <ms_rst_4regs_0/USER_LOGIC_I/slv_reg0_21_3> <ms_rst_4regs_0/USER_LOGIC_I/slv_reg0_21_4> <ms_rst_4regs_0/USER_LOGIC_I/slv_reg0_21_5> <ms_rst_4regs_0/USER_LOGIC_I/slv_reg0_21_6> <ms_rst_4regs_0/USER_LOGIC_I/slv_reg0_21_7> 


INFO:Xst:2260 - The FF/Latch <ms_rst_4regs_0/USER_LOGIC_I/slv_reg0_19> in Unit <ms_rst_4regs_0> is equivalent to the following 2 FFs/Latches : <ms_rst_4regs_0/USER_LOGIC_I/slv_reg0_19_1> <ms_rst_4regs_0/USER_LOGIC_I/slv_reg0_19_2> 
INFO:Xst:2260 - The FF/Latch <ms_rst_4regs_0/USER_LOGIC_I/slv_reg0_23> in Unit <ms_rst_4regs_0> is equivalent to the following 18 FFs/Latches : <ms_rst_4regs_0/USER_LOGIC_I/slv_reg0_23_1> <ms_rst_4regs_0/USER_LOGIC_I/slv_reg0_23_2> <ms_rst_4regs_0/USER_LOGIC_I/slv_reg0_23_3> <ms_rst_4regs_0/USER_LOGIC_I/slv_reg0_23_4> <ms_rst_4regs_0/USER_LOGIC_I/slv_reg0_23_5> <ms_rst_4regs_0/USER_LOGIC_I/slv_reg0_23_6> <ms_rst_4regs_0/USER_LOGIC_I/slv_reg0_23_7> <ms_rst_4regs_0/USER_LOGIC_I/slv_reg0_23_8> <ms_rst_4regs_0/USER_LOGIC_I/slv_reg0_23_9> <ms_rst_4regs_0/USER_LOGIC_I/slv_reg0_23_10> <ms_rst_4regs_0/USER_LOGIC_I/slv_reg0_23_11> <ms_rst_4regs_0/USER_LOGIC_I/slv_reg0_23_12> <ms_rst_4regs_0/USER_LOGIC_I/slv_reg0_23_13> <ms_rst_4regs_0/USER_LOGIC_I/slv_reg0_23_14> <ms_rst_4regs_0/USER_LOGIC_I/slv_reg0_23_15> <ms_rst_4regs_0/USER_LOGIC_I/slv_reg0_23_16> <ms_rst_4regs_0/USER_LOGIC_I/slv_reg0_23_17> <ms_rst_4regs_0/USER_LOGIC_I/slv_reg0_23_18> 
INFO:Xst:2260 - The FF/Latch <ms_rst_4regs_0/USER_LOGIC_I/slv_reg0_20> in Unit <ms_rst_4regs_0> is equivalent to the following FF/Latch : <ms_rst_4regs_0/USER_LOGIC_I/slv_reg0_20_1> 
INFO:Xst:2260 - The FF/Latch <opb_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[21].TCSR0_FF_I> in Unit <opb_timer_0> is equivalent to the following FF/Latch : <opb_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[21].TCSR1_FF_I> 
INFO:Xst:2260 - The FF/Latch <plb_bus/I_PLB_ARBITER_LOGIC/I_PRIORITY_ENCODER/I_ARBADDRSEL/arbAddrSelReg_i_2> in Unit <plb_bus> is equivalent to the following FF/Latch : <plb_bus/I_PLB_ARBITER_LOGIC/I_PRIORITY_ENCODER/I_ARBADDRSEL/arbAddrSelReg_i_2_1> 
INFO:Xst:2260 - The FF/Latch <plb_bus/I_PLB_ARBITER_LOGIC/I_PRIORITY_ENCODER/I_ARBADDRSEL/arbAddrSelReg_i_0> in Unit <plb_bus> is equivalent to the following FF/Latch : <plb_bus/I_PLB_ARBITER_LOGIC/I_PRIORITY_ENCODER/I_ARBADDRSEL/arbAddrSelReg_i_0_1> 
INFO:Xst:2260 - The FF/Latch <plb_bus/I_PLB_ARBITER_LOGIC/I_PRIORITY_ENCODER/I_ARBADDRSEL/arbAddrSelReg_i_1> in Unit <plb_bus> is equivalent to the following FF/Latch : <plb_bus/I_PLB_ARBITER_LOGIC/I_PRIORITY_ENCODER/I_ARBADDRSEL/arbAddrSelReg_i_1_1> 
INFO:Xst:2260 - The FF/Latch <plb_ddr_controller_i/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[3].DQS_OE_REG_I> in Unit <plb_ddr_controller_i> is equivalent to the following 3 FFs/Latches : <plb_ddr_controller_i/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[2].DQS_OE_REG_I> <plb_ddr_controller_i/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[1].DQS_OE_REG_I> <plb_ddr_controller_i/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[0].DQS_OE_REG_I> 
INFO:Xst:2260 - The FF/Latch <plb_ddr_controller_i/DDR_CTRL_I/DATASM_I/WRITE_DQS_EN_GEN[3].WR_DQS_REG> in Unit <plb_ddr_controller_i> is equivalent to the following 3 FFs/Latches : <plb_ddr_controller_i/DDR_CTRL_I/DATASM_I/WRITE_DQS_EN_GEN[2].WR_DQS_REG> <plb_ddr_controller_i/DDR_CTRL_I/DATASM_I/WRITE_DQS_EN_GEN[1].WR_DQS_REG> <plb_ddr_controller_i/DDR_CTRL_I/DATASM_I/WRITE_DQS_EN_GEN[0].WR_DQS_REG> 
INFO:Xst:2260 - The FF/Latch <plb_ddr_controller_i/PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_STEER_ADDRESS_COUNTER/GEN_S_H_SIZE_REG[3].I_SIZE_S_H_REG> in Unit <plb_ddr_controller_i> is equivalent to the following FF/Latch : <plb_ddr_controller_i/PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_BUS_ADDRESS_COUNTER/GEN_S_H_SIZE_REG[3].I_SIZE_S_H_REG> 
INFO:Xst:2260 - The FF/Latch <plb_ddr_controller_i/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[3].DQS_RST_I> in Unit <plb_ddr_controller_i> is equivalent to the following 3 FFs/Latches : <plb_ddr_controller_i/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[2].DQS_RST_I> <plb_ddr_controller_i/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[1].DQS_RST_I> <plb_ddr_controller_i/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[0].DQS_RST_I> 
INFO:Xst:2260 - The FF/Latch <plb_ddr_controller_i/PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_STEER_ADDRESS_COUNTER/GEN_S_H_SIZE_REG[2].I_SIZE_S_H_REG> in Unit <plb_ddr_controller_i> is equivalent to the following FF/Latch : <plb_ddr_controller_i/PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_BUS_ADDRESS_COUNTER/GEN_S_H_SIZE_REG[2].I_SIZE_S_H_REG> 


INFO:Xst:2260 - The FF/Latch <plb_ddr_controller_i/PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_STEER_ADDRESS_COUNTER/I_CACHLN_S_H_REG> in Unit <plb_ddr_controller_i> is equivalent to the following FF/Latch : <plb_ddr_controller_i/PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_BUS_ADDRESS_COUNTER/I_CACHLN_S_H_REG> 
INFO:Xst:2260 - The FF/Latch <plb_ddr_controller_i/PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_STEER_ADDRESS_COUNTER/I_SNGL_S_H_REG> in Unit <plb_ddr_controller_i> is equivalent to the following FF/Latch : <plb_ddr_controller_i/PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_BUS_ADDRESS_COUNTER/I_SNGL_S_H_REG> 
INFO:Xst:2260 - The FF/Latch <plb_ddr_controller_i/PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_STEER_ADDRESS_COUNTER/I_BURST_S_H_REG> in Unit <plb_ddr_controller_i> is equivalent to the following FF/Latch : <plb_ddr_controller_i/PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_BUS_ADDRESS_COUNTER/I_BURST_S_H_REG> 
INFO:Xst:2260 - The FF/Latch <opb_intc_i/INTC_CORE_I/REGS_I/OPT_REGS_I/IPR_GEN.IPR_REG_GEN[18].IPR_REG_BIT_I> in Unit <opb_intc_i> is equivalent to the following FF/Latch : <opb_intc_i/INTC_CORE_I/IRQ_GEN_I/MASKED_INTS_REG_GEN[18].MASKED_INTS_REG_BIT_I> 
INFO:Xst:2260 - The FF/Latch <opb_intc_i/INTC_CORE_I/REGS_I/OPT_REGS_I/IPR_GEN.IPR_REG_GEN[10].IPR_REG_BIT_I> in Unit <opb_intc_i> is equivalent to the following FF/Latch : <opb_intc_i/INTC_CORE_I/IRQ_GEN_I/MASKED_INTS_REG_GEN[10].MASKED_INTS_REG_BIT_I> 
INFO:Xst:2260 - The FF/Latch <opb_intc_i/INTC_CORE_I/REGS_I/OPT_REGS_I/IPR_GEN.IPR_REG_GEN[6].IPR_REG_BIT_I> in Unit <opb_intc_i> is equivalent to the following FF/Latch : <opb_intc_i/INTC_CORE_I/IRQ_GEN_I/MASKED_INTS_REG_GEN[6].MASKED_INTS_REG_BIT_I> 
INFO:Xst:2260 - The FF/Latch <opb_intc_i/INTC_CORE_I/REGS_I/OPT_REGS_I/IPR_GEN.IPR_REG_GEN[3].IPR_REG_BIT_I> in Unit <opb_intc_i> is equivalent to the following FF/Latch : <opb_intc_i/INTC_CORE_I/IRQ_GEN_I/MASKED_INTS_REG_GEN[3].MASKED_INTS_REG_BIT_I> 
INFO:Xst:2260 - The FF/Latch <opb_intc_i/INTC_CORE_I/REGS_I/OPT_REGS_I/IPR_GEN.IPR_REG_GEN[2].IPR_REG_BIT_I> in Unit <opb_intc_i> is equivalent to the following FF/Latch : <opb_intc_i/INTC_CORE_I/IRQ_GEN_I/MASKED_INTS_REG_GEN[2].MASKED_INTS_REG_BIT_I> 
INFO:Xst:2260 - The FF/Latch <opb_intc_i/INTC_CORE_I/REGS_I/OPT_REGS_I/IPR_GEN.IPR_REG_GEN[12].IPR_REG_BIT_I> in Unit <opb_intc_i> is equivalent to the following FF/Latch : <opb_intc_i/INTC_CORE_I/IRQ_GEN_I/MASKED_INTS_REG_GEN[12].MASKED_INTS_REG_BIT_I> 
INFO:Xst:2260 - The FF/Latch <opb_intc_i/INTC_CORE_I/REGS_I/OPT_REGS_I/IPR_GEN.IPR_REG_GEN[9].IPR_REG_BIT_I> in Unit <opb_intc_i> is equivalent to the following FF/Latch : <opb_intc_i/INTC_CORE_I/IRQ_GEN_I/MASKED_INTS_REG_GEN[9].MASKED_INTS_REG_BIT_I> 
INFO:Xst:2260 - The FF/Latch <opb_intc_i/INTC_CORE_I/REGS_I/OPT_REGS_I/IPR_GEN.IPR_REG_GEN[4].IPR_REG_BIT_I> in Unit <opb_intc_i> is equivalent to the following FF/Latch : <opb_intc_i/INTC_CORE_I/IRQ_GEN_I/MASKED_INTS_REG_GEN[4].MASKED_INTS_REG_BIT_I> 
INFO:Xst:2260 - The FF/Latch <opb_intc_i/INTC_CORE_I/REGS_I/OPT_REGS_I/IPR_GEN.IPR_REG_GEN[16].IPR_REG_BIT_I> in Unit <opb_intc_i> is equivalent to the following FF/Latch : <opb_intc_i/INTC_CORE_I/IRQ_GEN_I/MASKED_INTS_REG_GEN[16].MASKED_INTS_REG_BIT_I> 
INFO:Xst:2260 - The FF/Latch <opb_intc_i/INTC_CORE_I/REGS_I/OPT_REGS_I/IPR_GEN.IPR_REG_GEN[7].IPR_REG_BIT_I> in Unit <opb_intc_i> is equivalent to the following FF/Latch : <opb_intc_i/INTC_CORE_I/IRQ_GEN_I/MASKED_INTS_REG_GEN[7].MASKED_INTS_REG_BIT_I> 
INFO:Xst:2260 - The FF/Latch <opb_intc_i/INTC_CORE_I/REGS_I/OPT_REGS_I/IPR_GEN.IPR_REG_GEN[1].IPR_REG_BIT_I> in Unit <opb_intc_i> is equivalent to the following FF/Latch : <opb_intc_i/INTC_CORE_I/IRQ_GEN_I/MASKED_INTS_REG_GEN[1].MASKED_INTS_REG_BIT_I> 
INFO:Xst:2260 - The FF/Latch <opb_intc_i/INTC_CORE_I/REGS_I/OPT_REGS_I/IPR_GEN.IPR_REG_GEN[11].IPR_REG_BIT_I> in Unit <opb_intc_i> is equivalent to the following FF/Latch : <opb_intc_i/INTC_CORE_I/IRQ_GEN_I/MASKED_INTS_REG_GEN[11].MASKED_INTS_REG_BIT_I> 
INFO:Xst:2260 - The FF/Latch <opb_intc_i/INTC_CORE_I/REGS_I/OPT_REGS_I/IPR_GEN.IPR_REG_GEN[5].IPR_REG_BIT_I> in Unit <opb_intc_i> is equivalent to the following FF/Latch : <opb_intc_i/INTC_CORE_I/IRQ_GEN_I/MASKED_INTS_REG_GEN[5].MASKED_INTS_REG_BIT_I> 


INFO:Xst:2260 - The FF/Latch <opb_intc_i/INTC_CORE_I/REGS_I/OPT_REGS_I/IPR_GEN.IPR_REG_GEN[20].IPR_REG_BIT_I> in Unit <opb_intc_i> is equivalent to the following FF/Latch : <opb_intc_i/INTC_CORE_I/IRQ_GEN_I/MASKED_INTS_REG_GEN[20].MASKED_INTS_REG_BIT_I> 
INFO:Xst:2260 - The FF/Latch <opb_intc_i/INTC_CORE_I/REGS_I/OPT_REGS_I/IPR_GEN.IPR_REG_GEN[17].IPR_REG_BIT_I> in Unit <opb_intc_i> is equivalent to the following FF/Latch : <opb_intc_i/INTC_CORE_I/IRQ_GEN_I/MASKED_INTS_REG_GEN[17].MASKED_INTS_REG_BIT_I> 
INFO:Xst:2260 - The FF/Latch <opb_intc_i/INTC_CORE_I/REGS_I/OPT_REGS_I/IPR_GEN.IPR_REG_GEN[19].IPR_REG_BIT_I> in Unit <opb_intc_i> is equivalent to the following FF/Latch : <opb_intc_i/INTC_CORE_I/IRQ_GEN_I/MASKED_INTS_REG_GEN[19].MASKED_INTS_REG_BIT_I> 
INFO:Xst:2260 - The FF/Latch <opb_intc_i/OPB_INTFC_I/INTC_DBUS_REG_GEN[10].INTC_DBUS_BIT_I> in Unit <opb_intc_i> is equivalent to the following 10 FFs/Latches : <opb_intc_i/OPB_INTFC_I/INTC_DBUS_REG_GEN[9].INTC_DBUS_BIT_I> <opb_intc_i/OPB_INTFC_I/INTC_DBUS_REG_GEN[8].INTC_DBUS_BIT_I> <opb_intc_i/OPB_INTFC_I/INTC_DBUS_REG_GEN[7].INTC_DBUS_BIT_I> <opb_intc_i/OPB_INTFC_I/INTC_DBUS_REG_GEN[6].INTC_DBUS_BIT_I> <opb_intc_i/OPB_INTFC_I/INTC_DBUS_REG_GEN[5].INTC_DBUS_BIT_I> <opb_intc_i/OPB_INTFC_I/INTC_DBUS_REG_GEN[4].INTC_DBUS_BIT_I> <opb_intc_i/OPB_INTFC_I/INTC_DBUS_REG_GEN[3].INTC_DBUS_BIT_I> <opb_intc_i/OPB_INTFC_I/INTC_DBUS_REG_GEN[2].INTC_DBUS_BIT_I> <opb_intc_i/OPB_INTFC_I/INTC_DBUS_REG_GEN[1].INTC_DBUS_BIT_I> <opb_intc_i/OPB_INTFC_I/INTC_DBUS_REG_GEN[0].INTC_DBUS_BIT_I> 
INFO:Xst:2260 - The FF/Latch <opb_intc_i/INTC_CORE_I/REGS_I/OPT_REGS_I/IPR_GEN.IPR_REG_GEN[8].IPR_REG_BIT_I> in Unit <opb_intc_i> is equivalent to the following FF/Latch : <opb_intc_i/INTC_CORE_I/IRQ_GEN_I/MASKED_INTS_REG_GEN[8].MASKED_INTS_REG_BIT_I> 
INFO:Xst:2260 - The FF/Latch <opb_intc_i/INTC_CORE_I/REGS_I/OPT_REGS_I/IPR_GEN.IPR_REG_GEN[13].IPR_REG_BIT_I> in Unit <opb_intc_i> is equivalent to the following FF/Latch : <opb_intc_i/INTC_CORE_I/IRQ_GEN_I/MASKED_INTS_REG_GEN[13].MASKED_INTS_REG_BIT_I> 
INFO:Xst:2260 - The FF/Latch <opb_intc_i/INTC_CORE_I/REGS_I/OPT_REGS_I/IPR_GEN.IPR_REG_GEN[0].IPR_REG_BIT_I> in Unit <opb_intc_i> is equivalent to the following FF/Latch : <opb_intc_i/INTC_CORE_I/IRQ_GEN_I/MASKED_INTS_REG_GEN[0].MASKED_INTS_REG_BIT_I> 
INFO:Xst:2260 - The FF/Latch <opb_intc_i/INTC_CORE_I/REGS_I/OPT_REGS_I/IPR_GEN.IPR_REG_GEN[15].IPR_REG_BIT_I> in Unit <opb_intc_i> is equivalent to the following FF/Latch : <opb_intc_i/INTC_CORE_I/IRQ_GEN_I/MASKED_INTS_REG_GEN[15].MASKED_INTS_REG_BIT_I> 
INFO:Xst:2260 - The FF/Latch <opb_intc_i/INTC_CORE_I/REGS_I/OPT_REGS_I/IPR_GEN.IPR_REG_GEN[14].IPR_REG_BIT_I> in Unit <opb_intc_i> is equivalent to the following FF/Latch : <opb_intc_i/INTC_CORE_I/IRQ_GEN_I/MASKED_INTS_REG_GEN[14].MASKED_INTS_REG_BIT_I> 
INFO:Xst:2260 - The FF/Latch <opb_intc_i/INTC_CORE_I/REGS_I/OPT_REGS_I/IVR_GEN.IVR_REG_GEN[5].IVR_REG_BIT_I> in Unit <opb_intc_i> is equivalent to the following 15 FFs/Latches : <opb_intc_i/INTC_CORE_I/REGS_I/OPT_REGS_I/IVR_GEN.IVR_REG_GEN[6].IVR_REG_BIT_I> <opb_intc_i/INTC_CORE_I/REGS_I/OPT_REGS_I/IVR_GEN.IVR_REG_GEN[7].IVR_REG_BIT_I> <opb_intc_i/INTC_CORE_I/REGS_I/OPT_REGS_I/IVR_GEN.IVR_REG_GEN[8].IVR_REG_BIT_I> <opb_intc_i/INTC_CORE_I/REGS_I/OPT_REGS_I/IVR_GEN.IVR_REG_GEN[9].IVR_REG_BIT_I> <opb_intc_i/INTC_CORE_I/REGS_I/OPT_REGS_I/IVR_GEN.IVR_REG_GEN[10].IVR_REG_BIT_I> <opb_intc_i/INTC_CORE_I/REGS_I/OPT_REGS_I/IVR_GEN.IVR_REG_GEN[11].IVR_REG_BIT_I> <opb_intc_i/INTC_CORE_I/REGS_I/OPT_REGS_I/IVR_GEN.IVR_REG_GEN[12].IVR_REG_BIT_I> <opb_intc_i/INTC_CORE_I/REGS_I/OPT_REGS_I/IVR_GEN.IVR_REG_GEN[13].IVR_REG_BIT_I> <opb_intc_i/INTC_CORE_I/REGS_I/OPT_REGS_I/IVR_GEN.IVR_REG_GEN[14].IVR_REG_BIT_I> <opb_intc_i/INTC_CORE_I/REGS_I/OPT_REGS_I/IVR_GEN.IVR_REG_GEN[15].IVR_REG_BIT_I>
   <opb_intc_i/INTC_CORE_I/REGS_I/OPT_REGS_I/IVR_GEN.IVR_REG_GEN[16].IVR_REG_BIT_I> <opb_intc_i/INTC_CORE_I/REGS_I/OPT_REGS_I/IVR_GEN.IVR_REG_GEN[17].IVR_REG_BIT_I> <opb_intc_i/INTC_CORE_I/REGS_I/OPT_REGS_I/IVR_GEN.IVR_REG_GEN[18].IVR_REG_BIT_I> <opb_intc_i/INTC_CORE_I/REGS_I/OPT_REGS_I/IVR_GEN.IVR_REG_GEN[19].IVR_REG_BIT_I> <opb_intc_i/INTC_CORE_I/REGS_I/OPT_REGS_I/IVR_GEN.IVR_REG_GEN[20].IVR_REG_BIT_I> 


INFO:Xst:2260 - The FF/Latch <opbslave_ext_bridge_i/bridge/flash_cs_n> in Unit <opbslave_ext_bridge_i> is equivalent to the following FF/Latch : <opbslave_ext_bridge_i/bridge/flash_cs_n_1> 
INFO:Xst:2260 - The FF/Latch <opbslave_ext_bridge_i/bridge/current_ext_access_0> in Unit <opbslave_ext_bridge_i> is equivalent to the following 2 FFs/Latches : <opbslave_ext_bridge_i/bridge/current_ext_access_0_1> <opbslave_ext_bridge_i/bridge/current_ext_access_0_2> 
INFO:Xst:2260 - The FF/Latch <plb_psb_bridge_i/plb2psb_bridge/plb2psb_psbside/PSBma_br_n> in Unit <plb_psb_bridge_i> is equivalent to the following FF/Latch : <plb_psb_bridge_i/plb2psb_bridge/plb2psb_psbside/PSBma_br_n_int> 
INFO:Xst:2260 - The FF/Latch <plb_psb_bridge_i/plb2psb_bridge/plb2psb_plbside/pa1_full> in Unit <plb_psb_bridge_i> is equivalent to the following FF/Latch : <plb_psb_bridge_i/plb2psb_bridge/plb2psb_plbside/pa1_full_1> 
INFO:Xst:2260 - The FF/Latch <plb_psb_bridge_i/plb2psb_bridge/plb2psb_psbside/PSBma_abb_n_o_reg> in Unit <plb_psb_bridge_i> is equivalent to the following 42 FFs/Latches : <plb_psb_bridge_i/PSB_tt_T_0> <plb_psb_bridge_i/PSB_tt_T_1> <plb_psb_bridge_i/PSB_tt_T_2> <plb_psb_bridge_i/PSB_tt_T_3> <plb_psb_bridge_i/PSB_tt_T_4> <plb_psb_bridge_i/PSB_tsiz_T_0> <plb_psb_bridge_i/PSB_tsiz_T_1> <plb_psb_bridge_i/PSB_tsiz_T_2> <plb_psb_bridge_i/PSB_tsiz_T_3> <plb_psb_bridge_i/PSB_tbst_n_T> <plb_psb_bridge_i/PSB_a_T_0> <plb_psb_bridge_i/PSB_a_T_1> <plb_psb_bridge_i/PSB_a_T_2> <plb_psb_bridge_i/PSB_a_T_3> <plb_psb_bridge_i/PSB_a_T_4> <plb_psb_bridge_i/PSB_a_T_5> <plb_psb_bridge_i/PSB_a_T_6> <plb_psb_bridge_i/PSB_a_T_7> <plb_psb_bridge_i/PSB_a_T_8> <plb_psb_bridge_i/PSB_a_T_9> <plb_psb_bridge_i/PSB_a_T_10> <plb_psb_bridge_i/PSB_a_T_11> <plb_psb_bridge_i/PSB_a_T_12> <plb_psb_bridge_i/PSB_a_T_13> <plb_psb_bridge_i/PSB_a_T_14> <plb_psb_bridge_i/PSB_a_T_15> <plb_psb_bridge_i/PSB_a_T_16> <plb_psb_bridge_i/PSB_a_T_17>
   <plb_psb_bridge_i/PSB_a_T_18> <plb_psb_bridge_i/PSB_a_T_19> <plb_psb_bridge_i/PSB_a_T_20> <plb_psb_bridge_i/PSB_a_T_21> <plb_psb_bridge_i/PSB_a_T_22> <plb_psb_bridge_i/PSB_a_T_23> <plb_psb_bridge_i/PSB_a_T_24> <plb_psb_bridge_i/PSB_a_T_25> <plb_psb_bridge_i/PSB_a_T_26> <plb_psb_bridge_i/PSB_a_T_27> <plb_psb_bridge_i/PSB_a_T_28> <plb_psb_bridge_i/PSB_a_T_29> <plb_psb_bridge_i/PSB_a_T_30> <plb_psb_bridge_i/PSB_a_T_31> 
INFO:Xst:2260 - The FF/Latch <plb_psb_bridge_i/PSB_d_T_0> in Unit <plb_psb_bridge_i> is equivalent to the following 63 FFs/Latches : <plb_psb_bridge_i/PSB_d_T_1> <plb_psb_bridge_i/PSB_d_T_2> <plb_psb_bridge_i/PSB_d_T_3> <plb_psb_bridge_i/PSB_d_T_4> <plb_psb_bridge_i/PSB_d_T_5> <plb_psb_bridge_i/PSB_d_T_6> <plb_psb_bridge_i/PSB_d_T_7> <plb_psb_bridge_i/PSB_d_T_8> <plb_psb_bridge_i/PSB_d_T_9> <plb_psb_bridge_i/PSB_d_T_10> <plb_psb_bridge_i/PSB_d_T_11> <plb_psb_bridge_i/PSB_d_T_12> <plb_psb_bridge_i/PSB_d_T_13> <plb_psb_bridge_i/PSB_d_T_14> <plb_psb_bridge_i/PSB_d_T_15> <plb_psb_bridge_i/PSB_d_T_16> <plb_psb_bridge_i/PSB_d_T_17> <plb_psb_bridge_i/PSB_d_T_18> <plb_psb_bridge_i/PSB_d_T_19> <plb_psb_bridge_i/PSB_d_T_20> <plb_psb_bridge_i/PSB_d_T_21> <plb_psb_bridge_i/PSB_d_T_22> <plb_psb_bridge_i/PSB_d_T_23> <plb_psb_bridge_i/PSB_d_T_24> <plb_psb_bridge_i/PSB_d_T_25> <plb_psb_bridge_i/PSB_d_T_26> <plb_psb_bridge_i/PSB_d_T_27> <plb_psb_bridge_i/PSB_d_T_28> <plb_psb_bridge_i/PSB_d_T_29> <plb_psb_bridge_i/PSB_d_T_30>
   <plb_psb_bridge_i/PSB_d_T_31> <plb_psb_bridge_i/PSB_d_T_32> <plb_psb_bridge_i/PSB_d_T_33> <plb_psb_bridge_i/PSB_d_T_34> <plb_psb_bridge_i/PSB_d_T_35> <plb_psb_bridge_i/PSB_d_T_36> <plb_psb_bridge_i/PSB_d_T_37> <plb_psb_bridge_i/PSB_d_T_38> <plb_psb_bridge_i/PSB_d_T_39> <plb_psb_bridge_i/PSB_d_T_40> <plb_psb_bridge_i/PSB_d_T_41> <plb_psb_bridge_i/PSB_d_T_42> <plb_psb_bridge_i/PSB_d_T_43> <plb_psb_bridge_i/PSB_d_T_44> <plb_psb_bridge_i/PSB_d_T_45> <plb_psb_bridge_i/PSB_d_T_46> <plb_psb_bridge_i/PSB_d_T_47> <plb_psb_bridge_i/PSB_d_T_48> <plb_psb_bridge_i/PSB_d_T_49> <plb_psb_bridge_i/PSB_d_T_50> <plb_psb_bridge_i/PSB_d_T_51> <plb_psb_bridge_i/PSB_d_T_52> <plb_psb_bridge_i/PSB_d_T_53> <plb_psb_bridge_i/PSB_d_T_54> <plb_psb_bridge_i/PSB_d_T_55> <plb_psb_bridge_i/PSB_d_T_56> <plb_psb_bridge_i/PSB_d_T_57> <plb_psb_bridge_i/PSB_d_T_58> <plb_psb_bridge_i/PSB_d_T_59> <plb_psb_bridge_i/PSB_d_T_60> <plb_psb_bridge_i/PSB_d_T_61> <plb_psb_bridge_i/PSB_d_T_62> <plb_psb_bridge_i/PSB_d_T_63> 


INFO:Xst:2260 - The FF/Latch <plb_psb_bridge_i/plb2psb_bridge/plb2psb_plbside/pa1_full_s> in Unit <plb_psb_bridge_i> is equivalent to the following FF/Latch : <plb_psb_bridge_i/plb2psb_bridge/plb2psb_plbside/pa1_full_s_1> 
INFO:Xst:2260 - The FF/Latch <ms_rst_4regs_0/USER_LOGIC_I/slv_reg0_22> in Unit <ms_rst_4regs_0> is equivalent to the following 3 FFs/Latches : <ms_rst_4regs_0/USER_LOGIC_I/slv_reg0_22_1> <ms_rst_4regs_0/USER_LOGIC_I/slv_reg0_22_2> <ms_rst_4regs_0/USER_LOGIC_I/slv_reg0_22_3> 
INFO:Xst:2260 - The FF/Latch <ms_rst_4regs_0/USER_LOGIC_I/slv_reg0_21> in Unit <ms_rst_4regs_0> is equivalent to the following 7 FFs/Latches : <ms_rst_4regs_0/USER_LOGIC_I/slv_reg0_21_1> <ms_rst_4regs_0/USER_LOGIC_I/slv_reg0_21_2> <ms_rst_4regs_0/USER_LOGIC_I/slv_reg0_21_3> <ms_rst_4regs_0/USER_LOGIC_I/slv_reg0_21_4> <ms_rst_4regs_0/USER_LOGIC_I/slv_reg0_21_5> <ms_rst_4regs_0/USER_LOGIC_I/slv_reg0_21_6> <ms_rst_4regs_0/USER_LOGIC_I/slv_reg0_21_7> 
INFO:Xst:2260 - The FF/Latch <ms_rst_4regs_0/USER_LOGIC_I/slv_reg0_19> in Unit <ms_rst_4regs_0> is equivalent to the following 2 FFs/Latches : <ms_rst_4regs_0/USER_LOGIC_I/slv_reg0_19_1> <ms_rst_4regs_0/USER_LOGIC_I/slv_reg0_19_2> 
INFO:Xst:2260 - The FF/Latch <ms_rst_4regs_0/USER_LOGIC_I/slv_reg0_23> in Unit <ms_rst_4regs_0> is equivalent to the following 18 FFs/Latches : <ms_rst_4regs_0/USER_LOGIC_I/slv_reg0_23_1> <ms_rst_4regs_0/USER_LOGIC_I/slv_reg0_23_2> <ms_rst_4regs_0/USER_LOGIC_I/slv_reg0_23_3> <ms_rst_4regs_0/USER_LOGIC_I/slv_reg0_23_4> <ms_rst_4regs_0/USER_LOGIC_I/slv_reg0_23_5> <ms_rst_4regs_0/USER_LOGIC_I/slv_reg0_23_6> <ms_rst_4regs_0/USER_LOGIC_I/slv_reg0_23_7> <ms_rst_4regs_0/USER_LOGIC_I/slv_reg0_23_8> <ms_rst_4regs_0/USER_LOGIC_I/slv_reg0_23_9> <ms_rst_4regs_0/USER_LOGIC_I/slv_reg0_23_10> <ms_rst_4regs_0/USER_LOGIC_I/slv_reg0_23_11> <ms_rst_4regs_0/USER_LOGIC_I/slv_reg0_23_12> <ms_rst_4regs_0/USER_LOGIC_I/slv_reg0_23_13> <ms_rst_4regs_0/USER_LOGIC_I/slv_reg0_23_14> <ms_rst_4regs_0/USER_LOGIC_I/slv_reg0_23_15> <ms_rst_4regs_0/USER_LOGIC_I/slv_reg0_23_16> <ms_rst_4regs_0/USER_LOGIC_I/slv_reg0_23_17> <ms_rst_4regs_0/USER_LOGIC_I/slv_reg0_23_18> 
INFO:Xst:2260 - The FF/Latch <ms_rst_4regs_0/USER_LOGIC_I/slv_reg0_20> in Unit <ms_rst_4regs_0> is equivalent to the following FF/Latch : <ms_rst_4regs_0/USER_LOGIC_I/slv_reg0_20_1> 
INFO:Xst:2260 - The FF/Latch <opb_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[21].TCSR0_FF_I> in Unit <opb_timer_0> is equivalent to the following FF/Latch : <opb_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[21].TCSR1_FF_I> 



Final Macro Processing ...

=========================================================================
Final Register Report

Found no macro
=========================================================================



=========================================================================
*                          Partition Report                             *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
Top Level Output File Name         : ../implementation/system.ngc
Output Format                      : ngc
Optimization Goal                  : speed
Keep Hierarchy                     : no

Design Statistics
# IOs                              : 262

Cell Usage :
# BELS                             : 14162
#      BUF                         : 1
#      GND                         : 22
#      INV                         : 168
#      LUT1                        : 113
#      LUT2                        : 834
#      LUT2_D                      : 31
#      LUT2_L                      : 21
#      LUT3                        : 2513
#      LUT3_D                      : 88
#      LUT3_L                      : 45
#      LUT4                        : 6523
#      LUT4_D                      : 189
#      LUT4_L                      : 328
#      MULT_AND                    : 62
#      MUXCY                       : 1093
#      MUXCY_D                     : 8
#      MUXCY_L                     : 156
#      MUXF5                       : 1114
#      MUXF6                       : 206
#      MUXF7                       : 42
#      VCC                         : 23
#      XORCY                       : 582
# FlipFlops/Latches                : 7883
#      FD                          : 238
#      FD_1                        : 5
#      FDC                         : 598
#      FDCE                        : 1350
#      FDCPE                       : 4
#      FDDRRSE                     : 42
#      FDE                         : 1832
#      FDP                         : 165
#      FDPE                        : 68
#      FDR                         : 1586
#      FDR_1                       : 4
#      FDRE                        : 1574
#      FDRS                        : 143
#      FDRS_1                      : 1
#      FDRSE                       : 118
#      FDS                         : 117
#      FDS_1                       : 8
#      FDSE                        : 30
# RAMS                             : 207
#      RAM16X1D                    : 174
#      RAMB16_S2_S2                : 32
#      RAMB16_S4                   : 1
# Shift Registers                  : 164
#      SRL16                       : 43
#      SRL16E                      : 121
# Clock Buffers                    : 5
#      BUFG                        : 5
# IO Buffers                       : 262
#      IBUF                        : 25
#      IBUFG                       : 3
#      IOBUF                       : 201
#      OBUF                        : 33
# DCMs                             : 3
#      DCM                         : 3
# Others                           : 3
#      JTAGPPC                     : 1
#      PPC405                      : 2
=========================================================================



Device utilization summary:
---------------------------

Selected Device : 2vp100ff1704-6 

 Number of Slices:                    7480  out of  44096    16%  
 Number of Slice Flip Flops:          7657  out of  88192     8%  
 Number of 4 input LUTs:             11365  out of  88192    12%  
    Number used as logic:            10853
    Number used as Shift registers:    164
    Number used as RAMs:               348
 Number of IOs:                        262
 Number of bonded IOBs:                259  out of   1040    24%  
    IOB Flip Flops:                    226
 Number of BRAMs:                       33  out of    444     7%  
 Number of GCLKs:                        5  out of     16    31%  
 Number of PPC405s:                      2  out of      2   100%  
 Number of DCMs:                         3  out of     12    25%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------




=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+
Clock Signal                                                                                                                                                 | Clock buffer(FF name)                                                                                                                                                                   | Load  |
-------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+
fpga_plb_clk                                                                                                                                                 | clock_reset_block/ap1000_bp_clock_generation/plb_dcm:CLK0                                                                                                                               | 4293  |
fpga_opb_clk                                                                                                                                                 | clock_reset_block/ap1000_bp_clock_generation/opb_dcm:CLK0                                                                                                                               | 3723  |
fpga_plb_clk                                                                                                                                                 | clock_reset_block/ap1000_bp_clock_generation/plb_dcm:CLKFX                                                                                                                              | 1     |
fpga_plb_clk                                                                                                                                                 | clock_reset_block/ap1000_bp_clock_generation/plb_dcm:CLK90                                                                                                                              | 16    |
ddr1_clk_fb                                                                                                                                                  | clock_reset_block/ap1000_bp_clock_generation/ddrfb_dcm:CLK0                                                                                                                             | 254   |
plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[3].V2_ASYNCH_FIFO_I/N0                                                           | NONE(plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[3].V2_ASYNCH_FIFO_I/BU280)                                                                             | 2     |
plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[2].V2_ASYNCH_FIFO_I/N0                                                           | NONE(plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[2].V2_ASYNCH_FIFO_I/BU173)                                                                             | 2     |
plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[1].V2_ASYNCH_FIFO_I/N0                                                           | NONE(plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[1].V2_ASYNCH_FIFO_I/BU280)                                                                             | 2     |


plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[0].V2_ASYNCH_FIFO_I/N0                                                           | NONE(plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[0].V2_ASYNCH_FIFO_I/BU173)                                                                             | 2     |
ExternalPort_0_OBUF                                                                                                                                          | NONE(bram/bram/ramb16_s2_s2_17)                                                                                                                                                         | 33    |
opb_intc_i/opb_intc_i/INTC_CORE_I/MANY_INTR_DET_GEN.INTR_DET_I/interrupts<6>(opb_intc_i/opb_intc_i/INTC_CORE_I/MANY_INTR_DET_GEN.INTR_DET_I/interrupts<6>1:O)| NONE(*)(opb_intc_i/opb_intc_i/INTC_CORE_I/MANY_INTR_DET_GEN.INTR_DET_I/DETECT_INTR_I/INTR_DETECT_GEN[6].EDGE_DETECT_GEN.EDGE_DET_BIT_I/KIND_OF_EDGE_I/RISING_EDGE_GEN.RISING_EDGE_DET_I)| 1     |
-------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+
(*) This 1 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+
Control Signal                                                                                                                                                                                           | Buffer(FF name)                                                                                                                                                                      | Load  |
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+
plb_bus/PLB_Rst(plb_bus/plb_bus/POR_FF2_I:Q)                                                                                                                                                             | NONE(plb_psb_bridge_i/plb_psb_bridge_i/PSBslma_d_i_5)                                                                                                                                | 1782  |
plb2opb_bridge_i/plb2opb_bridge_i/PLB_abort_regd_clear(plb2opb_bridge_i/plb2opb_bridge_i/I_PLB_abort_regd_clear:O)                                                                                       | NONE(plb2opb_bridge_i/plb2opb_bridge_i/I_PLB_abort_Reg)                                                                                                                              | 1     |
plb2opb_bridge_i/BGO_SSize<0>(plb2opb_bridge_i/XST_GND:G)                                                                                                                                                | NONE(plb2opb_bridge_i/plb2opb_bridge_i/I_PLB_abort_Reg)                                                                                                                              | 4     |


plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/fifo_rst(plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/fifo_rst:Q)                                               | NONE(plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[2].V2_ASYNCH_FIFO_I/BU185)                                                                          | 120   |
plb2opb_bridge_i/plb2opb_bridge_i/OPBside_reset_Read_inprog_negedge_regd(plb2opb_bridge_i/plb2opb_bridge_i/I_OPBside_reset_Read_inprog_negedge_regd:O)                                                   | NONE(plb2opb_bridge_i/plb2opb_bridge_i/I_Read_inprog_negedge_Reg)                                                                                                                    | 1     |
clock_reset_block/clock_reset_block/plb_dcm_rst(clock_reset_block/clock_reset_block/ap1000_bp_reset_generation/async_fpga_rst_n_inv11_INV_0:O)                                                           | NONE(clock_reset_block/clock_reset_block/ap1000_bp_reset_generation/FPGA_rst_n)                                                                                                      | 3     |
opb_bus/OPB_Rst(opb_bus/opb_bus/POR_FF_I:Q)                                                                                                                                                              | NONE(opbslave_ext_bridge_i/opbslave_ext_bridge_i/test_switch_led/test_led_5)                                                                                                         | 261   |
plb2opb_bridge_i/plb2opb_bridge_i/PLBside_reset_OPB_timeout_onRd(plb2opb_bridge_i/plb2opb_bridge_i/I_OPB_timeout_side_Reg_CLR:O)                                                                         | NONE(plb2opb_bridge_i/plb2opb_bridge_i/I_OPB_timeout_Reg)                                                                                                                            | 1     |
plb2opb_bridge_i/plb2opb_bridge_i/PLBside_reset_OPB_retry_onRd(plb2opb_bridge_i/plb2opb_bridge_i/I_B_side_Reg_CLR:O)                                                                                     | NONE(plb2opb_bridge_i/plb2opb_bridge_i/I_A_side_Reg)                                                                                                                                 | 1     |
rs232_1/rs232_1/OPB_UARTLITE_Core_I/reset_RX_FIFO(rs232_1/rs232_1/OPB_UARTLITE_Core_I/reset_RX_FIFO:Q)                                                                                                   | NONE(rs232_1/rs232_1/OPB_UARTLITE_Core_I/OPB_UARTLITE_RX_I/SRL_FIFO_I/data_Exists_I)                                                                                                 | 1     |
rs232_1/rs232_1/OPB_UARTLITE_Core_I/reset_TX_FIFO(rs232_1/rs232_1/OPB_UARTLITE_Core_I/reset_TX_FIFO:Q)                                                                                                   | NONE(rs232_1/rs232_1/OPB_UARTLITE_Core_I/OPB_UARTLITE_TX_I/SRL_FIFO_I/data_Exists_I)                                                                                                 | 1     |
plb_ddr_controller_i/Sl_rdWdAddr<3>(plb_ddr_controller_i/XST_GND:G)                                                                                                                                      | NONE(plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/IO_REG_I/INPUT_DQS_REG_GEN[0].RDDQS_REG)                                                                                   | 4     |
plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[3].V2_ASYNCH_FIFO_I/N0(plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[3].V2_ASYNCH_FIFO_I/GND:G)| NONE(plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[3].V2_ASYNCH_FIFO_I/BU280)                                                                          | 2     |
plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[2].V2_ASYNCH_FIFO_I/N0(plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[2].V2_ASYNCH_FIFO_I/GND:G)| NONE(plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[2].V2_ASYNCH_FIFO_I/BU173)                                                                          | 2     |


plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[1].V2_ASYNCH_FIFO_I/N0(plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[1].V2_ASYNCH_FIFO_I/GND:G)| NONE(plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[1].V2_ASYNCH_FIFO_I/BU280)                                                                          | 2     |
plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[0].V2_ASYNCH_FIFO_I/N0(plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[0].V2_ASYNCH_FIFO_I/GND:G)| NONE(plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[0].V2_ASYNCH_FIFO_I/BU173)                                                                          | 2     |
opb_intc_i/opb_intc_i/INTC_CORE_I/MANY_INTR_DET_GEN.INTR_DET_I/clear<6>(opb_intc_i/opb_intc_i/INTC_CORE_I/MANY_INTR_DET_GEN.INTR_DET_I/clear<6>1:O)                                                      | NONE(opb_intc_i/opb_intc_i/INTC_CORE_I/MANY_INTR_DET_GEN.INTR_DET_I/DETECT_INTR_I/INTR_DETECT_GEN[6].EDGE_DETECT_GEN.EDGE_DET_BIT_I/KIND_OF_EDGE_I/RISING_EDGE_GEN.RISING_EDGE_DET_I)| 1     |
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+

Timing Summary:
---------------
Speed Grade: -6

   Minimum period: 23.981ns (Maximum Frequency: 41.700MHz)
   Minimum input arrival time before clock: 5.920ns
   Maximum output required time after clock: 4.706ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'fpga_plb_clk'
  Clock period: 23.981ns (frequency: 41.700MHz)
  Total number of paths / destination ports: 161611 / 9704
-------------------------------------------------------------------------
Delay:               5.995ns (Levels of Logic = 9)
  Source:            plb_bus/plb_bus/I_PLB_ARBITER_LOGIC/DCR_GEN.I_DCR/dcr_write_d1 (FF)
  Destination:       ppc405_i/ppc405_i/PPC405_i (CPU)
  Source Clock:      fpga_plb_clk rising
  Destination Clock: fpga_plb_clk rising 4.0X

  Data Path: plb_bus/plb_bus/I_PLB_ARBITER_LOGIC/DCR_GEN.I_DCR/dcr_write_d1 to ppc405_i/ppc405_i/PPC405_i
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              11   0.374   0.729  plb_bus/I_PLB_ARBITER_LOGIC/DCR_GEN.I_DCR/dcr_write_d1 (plb_bus/I_PLB_ARBITER_LOGIC/DCR_GEN.I_DCR/dcr_write_d1)
     LUT2:I1->O            1   0.313   0.390  plb_bus/I_PLB_ARBITER_LOGIC/DCR_GEN.I_DCR/dcr_address_valid1 (plb_bus/I_PLB_ARBITER_LOGIC/DCR_GEN.I_DCR/dcr_address_valid)
     MUXCY:CI->O           3   0.751   0.495  plb_bus/I_PLB_ARBITER_LOGIC/DCR_GEN.I_DCR/MULTI_DEVADDR_BITS_GEN.DCR_BASEADDR_DECODE_I/XST_WA.GEN_DECODE[0].MUXCY_I (plb_bus/I_PLB_ARBITER_LOGIC/DCR_GEN.I_DCR/dcr_plb_access)
     LUT3:I2->O           32   0.313   0.933  plb_bus/I_PLB_ARBITER_LOGIC/DCR_GEN.I_DCR/PLB_dcrDBus_and00001 (plb_bus/I_PLB_ARBITER_LOGIC/DCR_GEN.I_DCR/PLB_dcrDBus_and0000)
     LUT3:I0->O            2   0.313   0.473  plb_bus/I_PLB_ARBITER_LOGIC/DCR_GEN.I_DCR/PLB_dcrDBus<14>1 (PLB_dcrDBus<14>)
     end scope: 'plb_bus'
     begin scope: 'dcr_bus'
     end scope: 'dcr_bus'
     begin scope: 'plb2opb_bridge_i'
     LUT3:I2->O            0   0.313   0.000  plb2opb_bridge_i/INCLUDE_DCR_GEN.BEAR_BESR_I/BGO_dcrDBus<14>1 (BGO_dcrDBus<14>)
     end scope: 'plb2opb_bridge_i'
     begin scope: 'dcr_bus'
     end scope: 'dcr_bus'
     begin scope: 'ppc405_i'
     PPC405:DCRC405DBUSIN14        0.599          ppc405_i/PPC405_i


    ----------------------------------------
    Total                      5.995ns (2.975ns logic, 3.020ns route)
                                       (49.6% logic, 50.4% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'fpga_opb_clk'
  Clock period: 10.306ns (frequency: 97.034MHz)
  Total number of paths / destination ports: 2592398 / 7992
-------------------------------------------------------------------------
Delay:               10.306ns (Levels of Logic = 13)
  Source:            plb2opb_bridge_i/plb2opb_bridge_i/OPB_IF_I/BGO_select_fdrse (FF)
  Destination:       ms_rst_4regs_0/ms_rst_4regs_0/OPB_IPIF_I/I_SLAVE_ATTACHMENT/sln_dbus_i_0 (FF)
  Source Clock:      fpga_opb_clk rising
  Destination Clock: fpga_opb_clk rising

  Data Path: plb2opb_bridge_i/plb2opb_bridge_i/OPB_IF_I/BGO_select_fdrse to ms_rst_4regs_0/ms_rst_4regs_0/OPB_IPIF_I/I_SLAVE_ATTACHMENT/sln_dbus_i_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRSE:C->Q           22   0.374   0.873  plb2opb_bridge_i/OPB_IF_I/BGO_select_fdrse (BGO_select)
     end scope: 'plb2opb_bridge_i'
     begin scope: 'opb_bus'
     LUT2:I0->O           28   0.313   0.899  opb_bus/OPB_select_I/Y_0_or00001 (OPB_select)
     end scope: 'opb_bus'
     begin scope: 'opb_gpio_0'
     LUT2:I1->O            1   0.313   0.533  opb_gpio_0/OPB_IPIF_I/OPB_BAM_I/Sln_xferAck1 (Sln_xferAck)
     end scope: 'opb_gpio_0'
     begin scope: 'opb_bus'
     LUT4:I0->O            1   0.313   0.440  opb_bus/ARBITER_HAS_PROC_INTF.OPB_xferAck_I/Y_0_or00007 (opb_bus/ARBITER_HAS_PROC_INTF.OPB_xferAck_I/Y_0_or0000_map4)
     LUT4:I3->O            1   0.313   0.418  opb_bus/ARBITER_HAS_PROC_INTF.OPB_xferAck_I/Y_0_or000017_SW0 (N674)
     LUT4:I2->O           24   0.313   0.889  opb_bus/ARBITER_HAS_PROC_INTF.OPB_xferAck_I/Y_0_or000017 (OPB_xferAck)
     end scope: 'opb_bus'
     begin scope: 'ms_rst_4regs_0'
     LUT2:I0->O           10   0.313   0.717  ms_rst_4regs_0/OPB_IPIF_I/INCLUDE_MASTER.I_MASTER_ATTACHMENT/MA2SA_XferAck_i1 (ms_rst_4regs_0/OPB_IPIF_I/MA2SA_XferAck)
     LUT4:I1->O            1   0.313   0.533  ms_rst_4regs_0/OPB_IPIF_I/I_SLAVE_ATTACHMENT/sln_dbus_i_or00007 (ms_rst_4regs_0/OPB_IPIF_I/I_SLAVE_ATTACHMENT/sln_dbus_i_or0000_map3)
     LUT3:I0->O            1   0.313   0.440  ms_rst_4regs_0/OPB_IPIF_I/I_SLAVE_ATTACHMENT/sln_dbus_i_or000017 (ms_rst_4regs_0/OPB_IPIF_I/I_SLAVE_ATTACHMENT/sln_dbus_i_or0000_map6)
     LUT4:I3->O           32   0.313   0.790  ms_rst_4regs_0/OPB_IPIF_I/I_SLAVE_ATTACHMENT/sln_dbus_i_or000040 (ms_rst_4regs_0/OPB_IPIF_I/I_SLAVE_ATTACHMENT/sln_dbus_i_or0000)
     FDRE:R                    0.583          ms_rst_4regs_0/OPB_IPIF_I/I_SLAVE_ATTACHMENT/sln_dbus_i_31
    ----------------------------------------
    Total                     10.306ns (3.774ns logic, 6.532ns route)
                                       (36.6% logic, 63.4% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'ddr1_clk_fb'
  Clock period: 3.383ns (frequency: 295.552MHz)
  Total number of paths / destination ports: 1204 / 628
-------------------------------------------------------------------------
Delay:               3.383ns (Levels of Logic = 6)
  Source:            plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[3].V2_ASYNCH_FIFO_I/BU237 (FF)
  Destination:       plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[3].V2_ASYNCH_FIFO_I/BU292 (FF)
  Source Clock:      ddr1_clk_fb rising
  Destination Clock: ddr1_clk_fb rising

  Data Path: plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[3].V2_ASYNCH_FIFO_I/BU237 to plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[3].V2_ASYNCH_FIFO_I/BU292
                                Gate     Net


    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             3   0.374   0.610  BU237 (N812)
     LUT4:I0->O            1   0.313   0.000  BU278 (N1797)
     MUXCY:S->O            1   0.377   0.000  BU279 (N1801)
     MUXCY:CI->O           1   0.041   0.000  BU282 (N1800)
     MUXCY:CI->O           1   0.041   0.000  BU285 (N1799)
     MUXCY_D:CI->LO        0   0.525   0.000  BU288 (N1798)
     XORCY:CI->O           1   0.868   0.000  BU291 (N1804)
     FDPE:D                    0.234          BU292
    ----------------------------------------
    Total                      3.383ns (2.773ns logic, 0.610ns route)
                                       (82.0% logic, 18.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'ddr1_clk_fb'
  Total number of paths / destination ports: 68 / 68
-------------------------------------------------------------------------
Offset:              1.598ns (Levels of Logic = 2)
  Source:            ddr1_dq<0> (PAD)
  Destination:       plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/IO_REG_I/INPUT_DDR_REGS_GEN[31].RDDATA_LOREG (FF)
  Destination Clock: ddr1_clk_fb falling

  Data Path: ddr1_dq<0> to plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/IO_REG_I/INPUT_DDR_REGS_GEN[31].RDDATA_LOREG
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IOBUF:IO->O           2   0.919   0.445  iobuf_87 (ddr1_dq_I<0>)
     begin scope: 'plb_ddr_controller_i'
     FDCE:D                    0.234          plb_ddr_controller_i/DDR_CTRL_I/IO_REG_I/INPUT_DDR_REGS_GEN[31].RDDATA_LOREG
    ----------------------------------------
    Total                      1.598ns (1.153ns logic, 0.445ns route)
                                       (72.2% logic, 27.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'fpga_opb_clk'
  Total number of paths / destination ports: 54 / 54
-------------------------------------------------------------------------
Offset:              2.873ns (Levels of Logic = 4)
  Source:            fpga_test_switch_0 (PAD)
  Destination:       opbslave_ext_bridge_i/opbslave_ext_bridge_i/bridge/opb_out_read_data_23 (FF)
  Destination Clock: fpga_opb_clk rising

  Data Path: fpga_test_switch_0 to opbslave_ext_bridge_i/opbslave_ext_bridge_i/bridge/opb_out_read_data_23
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             2   0.919   0.588  fpga_test_switch_0_IBUF (fpga_test_switch_0_IBUF)
     begin scope: 'opbslave_ext_bridge_i'
     LUT4:I0->O            1   0.313   0.506  opbslave_ext_bridge_i/bridge/opb_out_read_data_23_mux00007 (opbslave_ext_bridge_i/bridge/opb_out_read_data_23_mux0000_map3)
     LUT4:I1->O            1   0.313   0.000  opbslave_ext_bridge_i/bridge/opb_out_read_data_23_mux000018 (opbslave_ext_bridge_i/bridge/opb_out_read_data_23_mux0000)
     FDC:D                     0.234          opbslave_ext_bridge_i/bridge/opb_out_read_data_23
    ----------------------------------------
    Total                      2.873ns (1.779ns logic, 1.094ns route)
                                       (61.9% logic, 38.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'fpga_plb_clk'
  Total number of paths / destination ports: 1293 / 404
-------------------------------------------------------------------------
Offset:              5.920ns (Levels of Logic = 7)
  Source:            psb_ta_n (PAD)
  Destination:       plb_psb_bridge_i/plb_psb_bridge_i/plb2psb_bridge/plb2psb_psbside/PSBma_ta_unreg_cnt_0 (FF)
  Destination Clock: fpga_plb_clk rising



  Data Path: psb_ta_n to plb_psb_bridge_i/plb_psb_bridge_i/plb2psb_bridge/plb2psb_psbside/PSBma_ta_unreg_cnt_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IOBUF:IO->O         259   0.919   1.285  iobuf_126 (psb_ta_n_I)
     begin scope: 'plb_psb_bridge_i'
     LUT2:I1->O            1   0.313   0.418  plb_psb_bridge_i/plb2psb_bridge/plb2psb_psbside/deassert_dbb_no_error_or0000_SW0 (N7346)
     LUT4:I2->O            3   0.313   0.495  plb_psb_bridge_i/plb2psb_bridge/plb2psb_psbside/deassert_dbb_no_error_or0000 (debug_bus<3>)
     LUT3_D:I2->O          5   0.313   0.531  plb_psb_bridge_i/plb2psb_bridge/plb2psb_psbside/PSBma_dbb_n_en_or00001 (plb_psb_bridge_i/plb2psb_bridge/plb2psb_psbside/PSBma_dbb_n_en_or0000)
     LUT3:I2->O            2   0.313   0.473  plb_psb_bridge_i/plb2psb_bridge/plb2psb_psbside/PSBma_dbb_n_o1 (debug_bus<4>)
     LUT3:I2->O            1   0.313   0.000  plb_psb_bridge_i/plb2psb_bridge/plb2psb_psbside/Mcount_PSBma_ta_unreg_cnt_eqn_11 (plb_psb_bridge_i/plb2psb_bridge/plb2psb_psbside/Mcount_PSBma_ta_unreg_cnt_eqn_1)
     FDCE:D                    0.234          plb_psb_bridge_i/plb2psb_bridge/plb2psb_psbside/PSBma_ta_unreg_cnt_0
    ----------------------------------------
    Total                      5.920ns (2.718ns logic, 3.202ns route)
                                       (45.9% logic, 54.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'fpga_plb_clk'
  Total number of paths / destination ports: 320 / 175
-------------------------------------------------------------------------
Offset:              3.615ns (Levels of Logic = 2)
  Source:            plb_psb_bridge_i/plb_psb_bridge_i/PSB_abb_n_O (FF)
  Destination:       psb_abb_n (PAD)
  Source Clock:      fpga_plb_clk rising

  Data Path: plb_psb_bridge_i/plb_psb_bridge_i/PSB_abb_n_O to psb_abb_n
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDP:C->Q              1   0.374   0.390  plb_psb_bridge_i/PSB_abb_n_O (PSB_abb_n_O)
     end scope: 'plb_psb_bridge_i'
     IOBUF:I->IO               2.851          iobuf_120 (psb_abb_n)
    ----------------------------------------
    Total                      3.615ns (3.225ns logic, 0.390ns route)
                                       (89.2% logic, 10.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'fpga_opb_clk'
  Total number of paths / destination ports: 109 / 57
-------------------------------------------------------------------------
Offset:              4.706ns (Levels of Logic = 3)
  Source:            opbslave_ext_bridge_i/opbslave_ext_bridge_i/bridge/opb_master_en (FF)
  Destination:       lbus_oe_n (PAD)
  Source Clock:      fpga_opb_clk rising

  Data Path: opbslave_ext_bridge_i/opbslave_ext_bridge_i/bridge/opb_master_en to lbus_oe_n
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.374   0.445  opbslave_ext_bridge_i/bridge/opb_master_en (opbslave_ext_bridge_i/bridge/opb_master_en)
     INV:I->O             27   0.313   0.781  opbslave_ext_bridge_i/bridge/EXTt_oe_n1_INV_0 (opb_ext_bridge_debug_bus<25>)
     end scope: 'opbslave_ext_bridge_i'
     IOBUF:T->IO               2.793          iobuf_8 (lbus_addr<0>)
    ----------------------------------------
    Total                      4.706ns (3.480ns logic, 1.226ns route)
                                       (73.9% logic, 26.1% route)

=========================================================================


CPU : 84.02 / 84.09 s | Elapsed : 84.00 / 84.00 s
 
--> 

Total memory usage is 338868 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  203 (   0 filtered)
Number of infos    :   95 (   0 filtered)



*********************************************
Running Xilinx Implementation tools..


*********************************************
xflow -wd implementation -p xc2vp100ff1704-6 -implement xflow.opt system.ngc
Release 9.1.02i - Xflow J.33
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.


xflow.exe -wd implementation -p xc2vp100ff1704-6 -implement xflow.opt system.ngc
 
.... Copying flowfile C:/Xilinx91i/xilinx/data/fpga.flw into working directory
C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/implementation 

Using Flow File:
C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/implementation/fpga.flw 
Using Option File(s): 
 C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc2vp100ff1704-6 -nt timestamp -bm system.bmm
"C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/implementation/system.ngc
" -uc system.ucf system.ngd 
#----------------------------------------------#


Release 9.1.02i - ngdbuild J.33
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.

Command Line: ngdbuild -p xc2vp100ff1704-6 -nt timestamp -bm system.bmm
C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/implementation/system.ngc
-uc system.ucf system.ngd

Reading NGO file
"C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/implementation/system.ngc
" ...
Loading design module
"C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/implementation/clock_rese
t_block_wrapper.ngc"...
Loading design module
"C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/implementation/ppc405_i_w
rapper.ngc"...
Loading design module
"C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/implementation/plb_bus_wr
apper.ngc"...


Loading design module
"C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/implementation/plb_ddr_co
ntroller_i_wrapper.ngc"...
Loading design module
"C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/implementation/plb_bram_i
f_cntlr_i_wrapper.ngc"...
Loading design module
"C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/implementation/bram_wrapp
er.ngc"...
Loading design module
"C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/implementation/plb2opb_br
idge_i_wrapper.ngc"...
Loading design module
"C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/implementation/opb_bus_wr
apper.ngc"...
Loading design module
"C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/implementation/ap1000_int
errupt_interface_i_wrapper.ngc"...
Loading design module
"C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/implementation/opb_intc_i
_wrapper.ngc"...
Loading design module
"C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/implementation/rs232_1_wr
apper.ngc"...
Loading design module
"C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/implementation/opbslave_e
xt_bridge_i_wrapper.ngc"...
Loading design module
"C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/implementation/plb_psb_br
idge_i_wrapper.ngc"...
Loading design module
"C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/implementation/dcr_bus_wr
apper.ngc"...
Loading design module
"C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/implementation/ppc405_ppc
jtag_chain_wrapper.ngc"...


Loading design module
"C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/implementation/jtagppc_0_
wrapper.ngc"...
Loading design module
"C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/implementation/ms_rst_4re
gs_0_wrapper.ngc"...
Loading design module
"C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/implementation/opb_slave1
_0_wrapper.ngc"...
Loading design module
"C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/implementation/plb_emc_0_
wrapper.ngc"...
Loading design module
"C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/implementation/opb_gpio_0
_wrapper.ngc"...
Loading design module
"C:/Baseline_9_Working_Folder/k-rtos-base-profile-task/implementation/opb_timer_
0_wrapper.ngc"...

Applying constraints in "system.ucf" to the design...



Checking timing specifications ...
INFO:XdmHelpers:851 - TNM "fpga_plb_clk", used in period specification
   "TS_fpga_plb_clk", was traced into DCM instance
   "clock_reset_block/clock_reset_block/ap1000_bp_clock_generation/plb_dcm". The
   following new TNM groups and period specifications were generated at the DCM
   output(s):
   CLK0:
TS_clock_reset_block_clock_reset_block_ap1000_bp_clock_generation_clkplb_i=PERIO
D clock_reset_block_clock_reset_block_ap1000_bp_clock_generation_clkplb_i
TS_fpga_plb_clk*1 HIGH 50%
   CLK90:
TS_clock_reset_block_clock_reset_block_ap1000_bp_clock_generation_ddr_clkplb_90_
i=PERIOD
clock_reset_block_clock_reset_block_ap1000_bp_clock_generation_ddr_clkplb_90_i
TS_fpga_plb_clk*1 PHASE + 3.125 nS HIGH 50%
   CLKFX:
TS_clock_reset_block_clock_reset_block_ap1000_bp_clock_generation_clkcpu_i=PERIO
D clock_reset_block_clock_reset_block_ap1000_bp_clock_generation_clkcpu_i
TS_fpga_plb_clk/3 HIGH 50%
INFO:XdmHelpers:851 - TNM "ddr1_clk_fb", used in period specification
   "TS_ddr1_clk_fb", was traced into DCM instance
   "clock_reset_block/clock_reset_block/ap1000_bp_clock_generation/ddrfb_dcm".
   The following new TNM groups and period specifications were generated at the
   DCM output(s):
   CLK0:
TS_clock_reset_block_clock_reset_block_ap1000_bp_clock_generation_ddr_clk_fb_i=P
ERIOD
clock_reset_block_clock_reset_block_ap1000_bp_clock_generation_ddr_clk_fb_i
TS_ddr1_clk_fb*1 PHASE - 1.562 nS HIGH 50%
INFO:XdmHelpers:851 - TNM "fpga_opb_clk", used in period specification
   "TS_fpga_opb_clk", was traced into DCM instance
   "clock_reset_block/clock_reset_block/ap1000_bp_clock_generation/opb_dcm". The
   following new TNM groups and period specifications were generated at the DCM
   output(s):
   CLK0:
TS_clock_reset_block_clock_reset_block_ap1000_bp_clock_generation_clkopb_i=PERIO
D clock_reset_block_clock_reset_block_ap1000_bp_clock_generation_clkopb_i
TS_fpga_opb_clk*1 HIGH 50%

Processing BMM file ...



Checking expanded design ...
WARNING:NgdBuild:443 - SFF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/COMMAND_STATEMACHINE_I/
   DQS_OE_SETRST_GEN[3].DQS_SETRST_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/COMMAND_STATEMACHINE_I/
   DQS_OE_SETRST_GEN[2].DQS_SETRST_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/COMMAND_STATEMACHINE_I/
   DQS_OE_SETRST_GEN[1].DQS_SETRST_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/COMMAND_STATEMACHINE_I/
   DQS_OE_SETRST_GEN[0].DQS_SETRST_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/DATASM_I/READCNTR_I/CAR
   RY_OUT_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_
   FAST_MODE_BURSTXFER.I_BURST_SUPPORT/CONTROL_DBEAT_CNTR_I/I_UP_DWN_COUNTER/I_C
   ARRY_OUT' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_
   FAST_MODE_BURSTXFER.I_BURST_SUPPORT/RESPONSE_DBEAT_CNTR_I/I_UP_DWN_COUNTER/I_
   CARRY_OUT' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_
   FAST_MODE_BURSTXFER.I_STEER_ADDRESS_COUNTER/GEN_S_H_SIZE_REG[0].I_SIZE_S_H_RE
   G' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_
   FAST_MODE_BURSTXFER.I_STEER_ADDRESS_COUNTER/GEN_S_H_SIZE_REG[1].I_SIZE_S_H_RE
   G' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_
   FAST_MODE_BURSTXFER.I_BUS_ADDRESS_COUNTER/GEN_S_H_SIZE_REG[0].I_SIZE_S_H_REG'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_
   FAST_MODE_BURSTXFER.I_BUS_ADDRESS_COUNTER/GEN_S_H_SIZE_REG[1].I_SIZE_S_H_REG'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_
   FAST_MODE_BURSTXFER.I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/LDMUX_FDRSE_4to7[7
   ].I_FDRSE_BE4to7' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_
   FAST_MODE_BURSTXFER.I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/LDMUX_FDRSE_4to7[6
   ].I_FDRSE_BE4to7' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_
   FAST_MODE_BURSTXFER.I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/LDMUX_FDRSE_4to7[5
   ].I_FDRSE_BE4to7' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_
   FAST_MODE_BURSTXFER.I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/LDMUX_FDRSE_4to7[4
   ].I_FDRSE_BE4to7' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_
   FAST_MODE_BURSTXFER.I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/LDMUX_FDRSE_0to3[3
   ].I_FDRSE_BE0to3' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_
   FAST_MODE_BURSTXFER.I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/LDMUX_FDRSE_0to3[2
   ].I_FDRSE_BE0to3' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_
   FAST_MODE_BURSTXFER.I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/LDMUX_FDRSE_0to3[1
   ].I_FDRSE_BE0to3' has unconnected output pin


WARNING:NgdBuild:443 - SFF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_
   FAST_MODE_BURSTXFER.I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/LDMUX_FDRSE_0to3[0
   ].I_FDRSE_BE0to3' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/PLB_IPIF_I/I_SLAVE_ATTACHMENT/I_DE
   CODER/GEN_S_H_ADDR_REG[0].I_ADDR_S_H_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/PLB_IPIF_I/I_SLAVE_ATTACHMENT/I_DE
   CODER/GEN_S_H_ADDR_REG[1].I_ADDR_S_H_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/PLB_IPIF_I/I_SLAVE_ATTACHMENT/I_DE
   CODER/GEN_S_H_ADDR_REG[2].I_ADDR_S_H_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/PLB_IPIF_I/I_SLAVE_ATTACHMENT/I_DE
   CODER/GEN_BKEND_CE_REGISTERS[0].I_BKEND_CE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/PLB_IPIF_I/I_SLAVE_ATTACHMENT/I_DE
   CODER/GEN_BKEND_CE_REGISTERS[0].I_BKEND_RDCE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/PLB_IPIF_I/I_SLAVE_ATTACHMENT/I_DE
   CODER/GEN_BKEND_CE_REGISTERS[0].I_BKEND_WRCE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/PLB_IPIF_I/I_SLAVE_ATTACHMENT/I_DE
   CODER/I_CS_SIZE_REG0' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/PLB_IPIF_I/I_SLAVE_ATTACHMENT/I_DE
   CODER/I_CS_SIZE_REG1' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/PLB_IPIF_I/I_SLAVE_ATTACHMENT/I_DE
   CODER/I_CS_SIZE_REG2' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[
   3].V2_ASYNCH_FIFO_I/BU11' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[
   3].V2_ASYNCH_FIFO_I/BU16' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[
   3].V2_ASYNCH_FIFO_I/BU21' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[
   3].V2_ASYNCH_FIFO_I/BU26' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[
   3].V2_ASYNCH_FIFO_I/BU31' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[
   3].V2_ASYNCH_FIFO_I/BU36' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[
   3].V2_ASYNCH_FIFO_I/BU41' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[
   3].V2_ASYNCH_FIFO_I/BU46' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[
   3].V2_ASYNCH_FIFO_I/BU51' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[
   3].V2_ASYNCH_FIFO_I/BU56' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[
   3].V2_ASYNCH_FIFO_I/BU61' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[
   3].V2_ASYNCH_FIFO_I/BU66' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_P

ATH_I/FIFO_GEN[
   3].V2_ASYNCH_FIFO_I/BU71' has unconnected output pin


WARNING:NgdBuild:440 - FF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[
   3].V2_ASYNCH_FIFO_I/BU76' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[
   3].V2_ASYNCH_FIFO_I/BU81' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[
   3].V2_ASYNCH_FIFO_I/BU86' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[
   3].V2_ASYNCH_FIFO_I/BU173' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[
   3].V2_ASYNCH_FIFO_I/BU280' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[
   2].V2_ASYNCH_FIFO_I/BU11' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[
   2].V2_ASYNCH_FIFO_I/BU16' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[
   2].V2_ASYNCH_FIFO_I/BU21' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[
   2].V2_ASYNCH_FIFO_I/BU26' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[
   2].V2_ASYNCH_FIFO_I/BU31' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[
   2].V2_ASYNCH_FIFO_I/BU36' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[
   2].V2_ASYNCH_FIFO_I/BU41' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[
   2].V2_ASYNCH_FIFO_I/BU46' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[
   2].V2_ASYNCH_FIFO_I/BU51' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[
   2].V2_ASYNCH_FIFO_I/BU56' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[
   2].V2_ASYNCH_FIFO_I/BU61' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[
   2].V2_ASYNCH_FIFO_I/BU66' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[
   2].V2_ASYNCH_FIFO_I/BU71' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[
   2].V2_ASYNCH_FIFO_I/BU76' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[
   2].V2_ASYNCH_FIFO_I/BU81' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[
   2].V2_ASYNCH_FIFO_I/BU86' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[
   2].V2_ASYNCH_FIFO_I/BU173' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[
   2].V2_ASYNCH_FIFO_I/BU280' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_G

EN[
   1].V2_ASYNCH_FIFO_I/BU11' has unconnected output pin


WARNING:NgdBuild:440 - FF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[
   1].V2_ASYNCH_FIFO_I/BU16' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[
   1].V2_ASYNCH_FIFO_I/BU21' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[
   1].V2_ASYNCH_FIFO_I/BU26' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[
   1].V2_ASYNCH_FIFO_I/BU31' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[
   1].V2_ASYNCH_FIFO_I/BU36' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[
   1].V2_ASYNCH_FIFO_I/BU41' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[
   1].V2_ASYNCH_FIFO_I/BU46' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[
   1].V2_ASYNCH_FIFO_I/BU51' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[
   1].V2_ASYNCH_FIFO_I/BU56' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[
   1].V2_ASYNCH_FIFO_I/BU61' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[
   1].V2_ASYNCH_FIFO_I/BU66' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[
   1].V2_ASYNCH_FIFO_I/BU71' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[
   1].V2_ASYNCH_FIFO_I/BU76' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[
   1].V2_ASYNCH_FIFO_I/BU81' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[
   1].V2_ASYNCH_FIFO_I/BU86' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[
   1].V2_ASYNCH_FIFO_I/BU173' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[
   1].V2_ASYNCH_FIFO_I/BU280' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[
   0].V2_ASYNCH_FIFO_I/BU11' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[
   0].V2_ASYNCH_FIFO_I/BU16' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[
   0].V2_ASYNCH_FIFO_I/BU21' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[
   0].V2_ASYNCH_FIFO_I/BU26' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[
   0].V2_ASYNCH_FIFO_I/BU31' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[
   0].V2_ASYNCH_FIFO_I/BU36' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN

[
   0].V2_ASYNCH_FIFO_I/BU41' has unconnected output pin


WARNING:NgdBuild:440 - FF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[
   0].V2_ASYNCH_FIFO_I/BU46' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[
   0].V2_ASYNCH_FIFO_I/BU51' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[
   0].V2_ASYNCH_FIFO_I/BU56' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[
   0].V2_ASYNCH_FIFO_I/BU61' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[
   0].V2_ASYNCH_FIFO_I/BU66' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[
   0].V2_ASYNCH_FIFO_I/BU71' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[
   0].V2_ASYNCH_FIFO_I/BU76' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[
   0].V2_ASYNCH_FIFO_I/BU81' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[
   0].V2_ASYNCH_FIFO_I/BU86' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[
   0].V2_ASYNCH_FIFO_I/BU173' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'plb_ddr_controller_i/plb_ddr_controller_i/DDR_CTRL_I/RDDATA_PATH_I/FIFO_GEN[
   0].V2_ASYNCH_FIFO_I/BU280' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_i/plb_bram_if_cntlr_i/I_PLB_IPIF/I_SLAVE_ATTACHMENT/GEN_SL
   OW_MODE_BURSTXFER.I_ADDRESS_COUNTER/GEN_S_H_SIZE_REG[0].I_SIZE_S_H_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_i/plb_bram_if_cntlr_i/I_PLB_IPIF/I_SLAVE_ATTACHMENT/GEN_SL
   OW_MODE_BURSTXFER.I_ADDRESS_COUNTER/GEN_S_H_SIZE_REG[1].I_SIZE_S_H_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_i/plb_bram_if_cntlr_i/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/GEN_S_H_ADDR_REG[0].I_ADDR_S_H_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_i/plb_bram_if_cntlr_i/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/GEN_S_H_ADDR_REG[1].I_ADDR_S_H_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_i/plb_bram_if_cntlr_i/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/GEN_S_H_ADDR_REG[2].I_ADDR_S_H_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_i/plb_bram_if_cntlr_i/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/GEN_BKEND_CE_REGISTERS[0].I_BKEND_CE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_i/plb_bram_if_cntlr_i/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/GEN_BKEND_CE_REGISTERS[0].I_BKEND_RDCE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_i/plb_bram_if_cntlr_i/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/GEN_BKEND_CE_REGISTERS[0].I_BKEND_WRCE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_i/plb_bram_if_cntlr_i/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/I_CS_SIZE_REG0' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_i/plb_bram_if_cntlr_i/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/I_CS_SIZE_REG1' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_i/plb_bram_if_cntlr_i/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/I_CS_SIZE_REG2' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_i/opb_intc_i/OPB_INTFC_I/OPB_DBUS_REG_GEN

[10].OPB_DBUS_REG_BIT_I'
   has unconnected output pin


WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_i/opb_intc_i/OPB_INTFC_I/OPB_DBUS_REG_GEN[9].OPB_DBUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_i/opb_intc_i/OPB_INTFC_I/OPB_DBUS_REG_GEN[8].OPB_DBUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_i/opb_intc_i/OPB_INTFC_I/OPB_DBUS_REG_GEN[7].OPB_DBUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_i/opb_intc_i/OPB_INTFC_I/OPB_DBUS_REG_GEN[6].OPB_DBUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_i/opb_intc_i/OPB_INTFC_I/OPB_DBUS_REG_GEN[5].OPB_DBUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_i/opb_intc_i/OPB_INTFC_I/OPB_DBUS_REG_GEN[4].OPB_DBUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_i/opb_intc_i/OPB_INTFC_I/OPB_DBUS_REG_GEN[3].OPB_DBUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_i/opb_intc_i/OPB_INTFC_I/OPB_DBUS_REG_GEN[2].OPB_DBUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_i/opb_intc_i/OPB_INTFC_I/OPB_DBUS_REG_GEN[1].OPB_DBUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_i/opb_intc_i/OPB_INTFC_I/OPB_DBUS_REG_GEN[0].OPB_DBUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_i/opb_intc_i/OPB_INTFC_I/OPB_ABUS_REG_GEN[31].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_i/opb_intc_i/OPB_INTFC_I/OPB_ABUS_REG_GEN[30].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_i/opb_intc_i/OPB_INTFC_I/OPB_ABUS_REG_GEN[26].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_i/opb_intc_i/OPB_INTFC_I/OPB_ABUS_REG_GEN[25].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_i/opb_intc_i/OPB_INTFC_I/OPB_ABUS_REG_GEN[24].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_i/opb_intc_i/OPB_INTFC_I/OPB_ABUS_REG_GEN[23].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_i/opb_intc_i/OPB_INTFC_I/OPB_ABUS_REG_GEN[22].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_i/opb_intc_i/OPB_INTFC_I/OPB_ABUS_REG_GEN[21].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_i/opb_intc_i/OPB_INTFC_I/OPB_ABUS_REG_GEN[20].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_i/opb_intc_i/OPB_INTFC_I/OPB_ABUS_REG_GEN[19].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_i/opb_intc_i/OPB_INTFC_I/OPB_ABUS_REG_GEN[18].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_i/opb_intc_i/OPB_INTFC_I/OPB_ABUS_REG_GEN[17].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_i/opb_intc_i/OPB_INTFC_I/OPB_ABUS_REG_GEN[16].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_i/opb_intc_i/OPB_INTFC_I/OPB_ABUS_REG_GEN[15].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_i/opb_intc_i/OPB_INTFC_I/OPB_ABUS_REG_GEN[14].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_i/opb_intc_i/OPB_INTFC_I/OPB_ABUS_REG_GEN[13].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_i/opb_intc_i/OPB_INTFC_I/OPB_ABUS_REG_GEN[12].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_i/opb_intc_i/OPB_INTFC_I/OPB_ABUS_REG_GEN[11].OPB_ABUS_REG_BIT_I'
   has unconnected output pin


WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_i/opb_intc_i/OPB_INTFC_I/OPB_ABUS_REG_GEN[10].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_i/opb_intc_i/OPB_INTFC_I/OPB_ABUS_REG_GEN[9].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_i/opb_intc_i/OPB_INTFC_I/OPB_ABUS_REG_GEN[8].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_i/opb_intc_i/OPB_INTFC_I/OPB_ABUS_REG_GEN[7].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_i/opb_intc_i/OPB_INTFC_I/OPB_ABUS_REG_GEN[6].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_i/opb_intc_i/OPB_INTFC_I/OPB_ABUS_REG_GEN[5].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_i/opb_intc_i/OPB_INTFC_I/OPB_ABUS_REG_GEN[4].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_i/opb_intc_i/OPB_INTFC_I/OPB_ABUS_REG_GEN[3].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_i/opb_intc_i/OPB_INTFC_I/OPB_ABUS_REG_GEN[2].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_i/opb_intc_i/OPB_INTFC_I/OPB_ABUS_REG_GEN[1].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_i/opb_intc_i/OPB_INTFC_I/OPB_ABUS_REG_GEN[0].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ms_rst_4regs_0/ms_rst_4regs_0/OPB_IPIF_I/INCLUDE_MASTER.I_MASTER_ATTACHMENT/
   INCLUDE_MN_ABUS_SHADOW.MN_ABUS_SHADOW_GEN[31].FDE_I' has unconnected output
   pin
WARNING:NgdBuild:440 - FF primitive
   'ms_rst_4regs_0/ms_rst_4regs_0/OPB_IPIF_I/INCLUDE_MASTER.I_MASTER_ATTACHMENT/
   INCLUDE_MN_ABUS_SHADOW.MN_ABUS_SHADOW_GEN[30].FDE_I' has unconnected output
   pin
WARNING:NgdBuild:443 - SFF primitive
   'ms_rst_4regs_0/ms_rst_4regs_0/OPB_IPIF_I/I_ADDRESS_DECODER/REGISTER_OUTPUTS.
   REGCE_GEN[8].REGCE_FF_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'ms_rst_4regs_0/ms_rst_4regs_0/OPB_IPIF_I/I_ADDRESS_DECODER/REGISTER_OUTPUTS.
   REGCE_GEN[7].REGCE_FF_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'ms_rst_4regs_0/ms_rst_4regs_0/OPB_IPIF_I/I_ADDRESS_DECODER/REGISTER_OUTPUTS.
   REGCE_GEN[6].REGCE_FF_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'ms_rst_4regs_0/ms_rst_4regs_0/OPB_IPIF_I/I_ADDRESS_DECODER/REGISTER_OUTPUTS.
   REGCE_GEN[5].REGCE_FF_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'ms_rst_4regs_0/ms_rst_4regs_0/OPB_IPIF_I/I_ADDRESS_DECODER/REGISTER_OUTPUTS.
   REGCE_GEN[4].REGCE_FF_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'ms_rst_4regs_0/ms_rst_4regs_0/OPB_IPIF_I/I_ADDRESS_DECODER/REGISTER_OUTPUTS.
   REGCE_GEN[3].REGCE_FF_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'ms_rst_4regs_0/ms_rst_4regs_0/OPB_IPIF_I/I_ADDRESS_DECODER/REGISTER_OUTPUTS.
   REGCE_GEN[2].REGCE_FF_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'ms_rst_4regs_0/ms_rst_4regs_0/OPB_IPIF_I/I_ADDRESS_DECODER/REGISTER_OUTPUTS.
   REGCE_GEN[1].REGCE_FF_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'ms_rst_4regs_0/ms_rst_4regs_0/OPB_IPIF_I/I_ADDRESS_DECODER/REGISTER_OUTPUTS.
   REGCE_GEN[0].REGCE_FF_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'ms_rst_4regs_0/ms_rst_4regs_0/OPB_IPIF_I/I_ADDRESS_DECODER/REGISTER_OUTPUTS.
   REGCS_SIZE_GEN[2].REGCS_SIZE_FF_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'ms_rst_4regs_0/ms_rst_4regs_0/OPB_IPIF_I/I_ADDRESS_DECODER/REGISTER_OUTPUTS.
   REGCS_SIZE_GEN[1].REGCS_SIZE_FF_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'ms_rst_4regs_0/ms_rst_4regs_0/OPB_IPIF_I/I_ADDRESS_DECODER/REGISTER_OUTPUTS.
   REGCS_SIZE_GEN[0].REGCS_SIZE_FF_I' has unconnected

 output pin


WARNING:NgdBuild:443 - SFF primitive
   'ms_rst_4regs_0/ms_rst_4regs_0/OPB_IPIF_I/I_ADDRESS_DECODER/REGISTER_OUTPUTS.
   REGCS_GEN[2].REGCS_FF_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'ms_rst_4regs_0/ms_rst_4regs_0/OPB_IPIF_I/I_ADDRESS_DECODER/REGISTER_OUTPUTS.
   REGCS_GEN[1].REGCS_FF_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'ms_rst_4regs_0/ms_rst_4regs_0/OPB_IPIF_I/I_ADDRESS_DECODER/REGISTER_OUTPUTS.
   REGCS_GEN[0].REGCS_FF_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_emc_0/plb_emc_0/I_PLB_IPIF/I_SLAVE_ATTACHMENT/GEN_SLOW_MODE_BURSTXFER.I_
   ADDRESS_COUNTER/GEN_S_H_SIZE_REG[0].I_SIZE_S_H_REG' has unconnected output
   pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_emc_0/plb_emc_0/I_PLB_IPIF/I_SLAVE_ATTACHMENT/GEN_SLOW_MODE_BURSTXFER.I_
   ADDRESS_COUNTER/GEN_S_H_SIZE_REG[1].I_SIZE_S_H_REG' has unconnected output
   pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_emc_0/plb_emc_0/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/GEN_S_H_ADDR_REG
   [0].I_ADDR_S_H_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_emc_0/plb_emc_0/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/GEN_S_H_ADDR_REG
   [1].I_ADDR_S_H_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_emc_0/plb_emc_0/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/GEN_S_H_ADDR_REG
   [2].I_ADDR_S_H_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_emc_0/plb_emc_0/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[1
   ].I_BKEND_CS_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_emc_0/plb_emc_0/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[2
   ].I_BKEND_CS_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_emc_0/plb_emc_0/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[3
   ].I_BKEND_CS_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_emc_0/plb_emc_0/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REG
   ISTERS[0].I_BKEND_CE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_emc_0/plb_emc_0/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REG
   ISTERS[0].I_BKEND_RDCE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_emc_0/plb_emc_0/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REG
   ISTERS[0].I_BKEND_WRCE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_emc_0/plb_emc_0/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REG
   ISTERS[1].I_BKEND_CE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_emc_0/plb_emc_0/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REG
   ISTERS[1].I_BKEND_RDCE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_emc_0/plb_emc_0/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REG
   ISTERS[1].I_BKEND_WRCE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_emc_0/plb_emc_0/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REG
   ISTERS[2].I_BKEND_CE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_emc_0/plb_emc_0/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REG
   ISTERS[2].I_BKEND_RDCE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_emc_0/plb_emc_0/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REG
   ISTERS[2].I_BKEND_WRCE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_emc_0/plb_emc_0/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REG
   ISTERS[3].I_BKEND_CE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_emc_0/plb_emc_0/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REG
   ISTERS[3].I_BKEND_RDCE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_emc_0/plb_emc_0/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REG
   ISTERS[3].I_BKEND_WRCE_REG' has unconnected output pin


WARNING:NgdBuild:443 - SFF primitive
   'plb_emc_0/plb_emc_0/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/I_CS_SIZE_REG0'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_emc_0/plb_emc_0/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/I_CS_SIZE_REG1'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_emc_0/plb_emc_0/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/I_CS_SIZE_REG2'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_timer_0/opb_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[0].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_timer_0/opb_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[1].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_timer_0/opb_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[2].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_timer_0/opb_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[3].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_timer_0/opb_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[4].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_timer_0/opb_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[5].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_timer_0/opb_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[6].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_timer_0/opb_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[7].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_timer_0/opb_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[8].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_timer_0/opb_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[9].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_timer_0/opb_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[10].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_timer_0/opb_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[11].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_timer_0/opb_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[12].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_timer_0/opb_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[13].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_timer_0/opb_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[14].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_timer_0/opb_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[15].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_timer_0/opb_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[16].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_timer_0/opb_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[17].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_timer_0/opb_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[18].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_timer_0/opb_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[19].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_timer_0/opb_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[20].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_timer_0/opb_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[0].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_timer_0/opb_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[1].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_timer_0/opb_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[2].TCSR1_FF
   _I' has unconnected output 

pin


WARNING:NgdBuild:443 - SFF primitive
   'opb_timer_0/opb_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[3].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_timer_0/opb_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[4].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_timer_0/opb_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[5].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_timer_0/opb_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[6].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_timer_0/opb_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[7].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_timer_0/opb_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[8].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_timer_0/opb_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[9].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_timer_0/opb_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[10].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_timer_0/opb_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[11].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_timer_0/opb_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[12].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_timer_0/opb_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[13].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_timer_0/opb_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[14].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_timer_0/opb_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[15].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_timer_0/opb_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[16].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_timer_0/opb_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[17].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_timer_0/opb_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[18].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_timer_0/opb_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[19].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_timer_0/opb_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[20].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive 'opb_timer_0/opb_timer_0/SEQADDR_FF_I' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_timer_0/opb_timer_0/ABUS_FF_GENERATE[31].ABUS_FF_I' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_timer_0/opb_timer_0/ABUS_FF_GENERATE[30].ABUS_FF_I' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_timer_0/opb_timer_0/ABUS_FF_GENERATE[25].ABUS_FF_I' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_timer_0/opb_timer_0/ABUS_FF_GENERATE[24].ABUS_FF_I' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_timer_0/opb_timer_0/ABUS_FF_GENERATE[23].ABUS_FF_I' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_timer_0/opb_timer_0/ABUS_FF_GENERATE[22].ABUS_FF_I' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_timer_0/opb_timer_0/ABUS_FF_GENERATE[21].ABUS_FF_I' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_timer_0/opb_timer_0/ABUS_FF_GENERATE[20].ABUS_FF_I' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_timer_0/opb_timer_0/ABUS_FF_GENERATE[19].ABUS_FF_I' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_timer_0/opb_timer_0/ABUS_FF_GENERATE[18].ABUS_FF_I' has

 unconnected
   output pin


WARNING:NgdBuild:443 - SFF primitive
   'opb_timer_0/opb_timer_0/ABUS_FF_GENERATE[17].ABUS_FF_I' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_timer_0/opb_timer_0/ABUS_FF_GENERATE[16].ABUS_FF_I' has unconnected
   output pin
WARNING:NgdBuild:486 - Attribute "DRIVE" is not allowed on symbol "fpga_plb_clk"
   of type "IPAD".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "SLEW" is not allowed on symbol "fpga_plb_clk"
   of type "IPAD".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "DRIVE" is not allowed on symbol "fpga_opb_clk"
   of type "IPAD".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "SLEW" is not allowed on symbol "fpga_opb_clk"
   of type "IPAD".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "DRIVE" is not allowed on symbol "psb_bg_n" of
   type "IPAD".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "SLEW" is not allowed on symbol "psb_bg_n" of
   type "IPAD".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "DRIVE" is not allowed on symbol "pmc_inta_n"
   of type "IPAD".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "SLEW" is not allowed on symbol "pmc_inta_n" of
   type "IPAD".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "DRIVE" is not allowed on symbol "ps2_int0_n"
   of type "IPAD".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "SLEW" is not allowed on symbol "ps2_int0_n" of
   type "IPAD".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "DRIVE" is not allowed on symbol "fpga_rst_n"
   of type "IPAD".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "SLEW" is not allowed on symbol "fpga_rst_n" of
   type "IPAD".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "DRIVE" is not allowed on symbol "pmc_intb_n"
   of type "IPAD".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "SLEW" is not allowed on symbol "pmc_intb_n" of
   type "IPAD".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "DRIVE" is not allowed on symbol "ps2_int1_n"
   of type "IPAD".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "SLEW" is not allowed on symbol "ps2_int1_n" of
   type "IPAD".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "DRIVE" is not allowed on symbol "psb_dbg_n" of
   type "IPAD".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "SLEW" is not allowed on symbol "psb_dbg_n" of
   type "IPAD".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "DRIVE" is not allowed on symbol "uart1_sin" of
   type "IPAD".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "SLEW" is not allowed on symbol "uart1_sin" of
   type "IPAD".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "DRIVE" is not allowed on symbol "pmc_intc_n"
   of type "IPAD".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "SLEW" is not allowed on symbol "pmc_intc_n" of
   type "IPAD".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "DRIVE" is not allowed on symbol "ps2_int2_n"
   of type "IPAD".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "SLEW" is not allowed on symbol "ps2_int2_n" of
   type "IPAD".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "DRIVE" is not allowed on symbol
   "fpga_test_switch_0" of type "IPAD".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "SLEW" is not allowed on symbol
   "fpga_test_switch_0" of type "IPAD".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "DRIVE" is not allowed on symbol
   "fpga_test_switch_1" of type "IPAD".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "SLEW" is not allowed on symbol
   "fpga_test_switch_1" of type "IPAD".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "DRIVE" is not allowed on symbol
   "fpga_test_switch_2" of type "IPAD".  This attribute will be ignored.


WARNING:NgdBuild:486 - Attribute "SLEW" is not allowed on symbol
   "fpga_test_switch_2" of type "IPAD".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "DRIVE" is not allowed on symbol
   "fpga_test_switch_3" of type "IPAD".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "SLEW" is not allowed on symbol
   "fpga_test_switch_3" of type "IPAD".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "DRIVE" is not allowed on symbol
   "fpga_test_switch_4" of type "IPAD".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "SLEW" is not allowed on symbol
   "fpga_test_switch_4" of type "IPAD".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "DRIVE" is not allowed on symbol "pmc_intd_n"
   of type "IPAD".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "SLEW" is not allowed on symbol "pmc_intd_n" of
   type "IPAD".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "DRIVE" is not allowed on symbol
   "fpga_test_switch_5" of type "IPAD".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "SLEW" is not allowed on symbol
   "fpga_test_switch_5" of type "IPAD".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "DRIVE" is not allowed on symbol
   "fpga_test_switch_6" of type "IPAD".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "SLEW" is not allowed on symbol
   "fpga_test_switch_6" of type "IPAD".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "DRIVE" is not allowed on symbol
   "fpga_test_switch_7" of type "IPAD".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "SLEW" is not allowed on symbol
   "fpga_test_switch_7" of type "IPAD".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "DRIVE" is not allowed on symbol "ps2_int3_n"
   of type "IPAD".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "SLEW" is not allowed on symbol "ps2_int3_n" of
   type "IPAD".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "DRIVE" is not allowed on symbol "sysace_irq"
   of type "IPAD".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "SLEW" is not allowed on symbol "sysace_irq" of
   type "IPAD".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "DRIVE" is not allowed on symbol "cpld_br_n" of
   type "IPAD".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "SLEW" is not allowed on symbol "cpld_br_n" of
   type "IPAD".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "DRIVE" is not allowed on symbol "ps2_int4_n"
   of type "IPAD".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "SLEW" is not allowed on symbol "ps2_int4_n" of
   type "IPAD".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "DRIVE" is not allowed on symbol "ps2_int5_n"
   of type "IPAD".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "SLEW" is not allowed on symbol "ps2_int5_n" of
   type "IPAD".  This attribute will be ignored.

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings: 298

Writing NGD file "system.ngd" ...

Writing NGDBUILD log file "system.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o system_map.ncd -pr b system.ngd system.pcf 
#----------------------------------------------#


Release 9.1.02i - Map J.33
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.
Using target part "2vp100ff1704-6".


Mapping design into LUTs...


Writing file system_map.ngm...


Running directed packing...
Running delay-based LUT packing...


Running related packing...


Writing design file "system_map.ncd"...



Design Summary:
Number of errors:      0
Number of warnings:   32
Logic Utilization:
  Number of Slice Flip Flops:       6,386 out of  88,192    7%
  Number of 4 input LUTs:           9,889 out of  88,192   11%
Logic Distribution:
  Number of occupied Slices:        7,220 out of  44,096   16%
  Number of Slices containing only related logic:   7,220 out of   7,220  100%
  Number of Slices containing unrelated logic:          0 out of   7,220    0%
        *See NOTES below for an explanation of the effects of unrelated logic
Total Number of 4 input LUTs:         10,617 out of  88,192   12%
  Number used as logic:             9,889
  Number used as a route-thru:        218
  Number used for Dual Port RAMs:     346
    (Two LUTs used per Dual Port RAM)
  Number used as Shift registers:     164

  Number of bonded IOBs:              262 out of   1,040   25%
    IOB Flip Flops:                   492
    IOB Dual-Data Rate Flops:          42
  Number of PPC405s:                   2 out of       2  100%
  Number of JTAGPPCs:                  1 out of       1  100%
  Number of Block RAMs:                33 out of     444    7%
  Number of GCLKs:                      5 out of      16   31%
  Number of DCMs:                       3 out of      12   25%
  Number of GTs:                        0 out of      20    0%
  Number of GT10s:                      0 out of       0    0%

Total equivalent gate count for design:  2,362,763
Additional JTAG gate count for IOBs:  12,576
Peak Memory Usage:  378 MB
Total REAL time to MAP completion:  33 secs 
Total CPU time to MAP completion:   33 secs 

NOTES:

   Related logic is defined as being logic that shares connectivity - e.g. two
   LUTs are "related" if they share common inputs.  When assembling slices,
   Map gives priority to combine logic that is related.  Doing so results in
   the best timing performance.

   Unrelated logic shares no connectivity.  Map will only begin packing
   unrelated logic into a slice once 99% of the slices are occupied through
   related logic packing.

   Note that once logic distribution reaches the 99% level through related
   logic packing, this does not mean the device is completely utilized.
   Unrelated logic packing will then begin, continuing until all usable LUTs
   and FFs are occupied.  Depending on your timing budget, increased levels of
   unrelated logic packing may adversely affect the overall timing performance
   of your design.

Mapping completed.
See MAP report file "system_map.mrp" for details.





#----------------------------------------------#
# Starting program par
# par -w -ol high system_map.ncd system.ncd system.pcf 
#----------------------------------------------#


Release 9.1.02i - par J.33
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.



Constraints file: system.pcf.
Loading device for application Rf_Device from file '2vp100.nph' in environment C:\Xilinx91i.


   "system" is an NCD, version 3.1, device xc2vp100, package ff1704, speed -6



Initializing temperature to 85.000 Celsius. (default - Range: -40.000 to 100.000 Celsius)
Initializing voltage to 1.400 Volts. (default - Range: 1.400 to 1.600 Volts)




Device speed data version:  "PRODUCTION 1.93 2007-02-23".


Device Utilization Summary:

   Number of BUFGMUXs                        5 out of 16     31%
      Number of LOCed BUFGMUXs               5 out of 5     100%

   Number of DCMs                            3 out of 12     25%
   Number of External IOBs                 262 out of 1040   25%
      Number of LOCed IOBs                 261 out of 262    99%

   Number of JTAGPPCs                        1 out of 1     100%
   Number of PPC405s                         2 out of 2     100%
   Number of RAMB16s                        33 out of 444     7%
   Number of SLICEs                       7220 out of 44096  16%


Overall effort level (-ol):   High 
Placer effort level (-pl):    High 
Placer cost table entry (-t): 1
Router effort level (-rl):    High 

Starting initial Timing Analysis.  REAL time: 22 secs 
Finished initial Timing Analysis.  REAL time: 23 secs 




Starting Placer



Phase 1.1


Phase 1.1 (Checksum:9ab72f) REAL time: 42 secs 

Phase 2.7
INFO:Place:834 - Only a subset of IOs are locked. Out of 262 IOs, 261 are locked and 1 are not locked. If you would like
   to print the names of these IOs, please set the environment variable XIL_PAR_DESIGN_CHECK_VERBOSE to 1. 
Phase 2.7 (Checksum:1312cfe) REAL time: 42 secs 

Phase 3.31
WARNING:Place:479 - Use of the left PPC405 has been detected. The left processor requires specialdesign considerations
   when operating above 350 MHz in the -7 speed grade part.Please see Xilinx Application Note XAPP755 for details.
Phase 3.31 (Checksum:1c9c37d) REAL time: 42 secs 

Phase 4.2


......
Phase 4.2 (Checksum:990f33) REAL time: 49 secs 

Phase 5.30
Phase 5.30 (Checksum:2faf07b) REAL time: 49 secs 

Phase 6.3


Phase 6.3 (Checksum:39386fa) REAL time: 54 secs 

Phase 7.5
Phase 7.5 (Checksum:42c1d79) REAL time: 55 secs 

Phase 8.8


............

.......................

...........................

..........................


................

...................


............

.......

....

...

.......

.......

....

...

.......

..


....

.......

.......

.......

..


.....

.......

....

...

......


...


Phase 8.8 (Checksum:24bec18) REAL time: 2 mins 45 secs 

Phase 9.5


Phase 9.5 (Checksum:55d4a77) REAL time: 2 mins 46 secs 

Phase 10.18


Phase 10.18 (Checksum:5f5e0f6) REAL time: 4 mins 17 secs 

Phase 11.5
Phase 11.5 (Checksum:68e7775) REAL time: 4 mins 17 secs 

Phase 12.27


Phase 12.27 (Checksum:7270df4) REAL time: 4 mins 26 secs 

Phase 13.24
Phase 13.24 (Checksum:7bfa473) REAL time: 4 mins 26 secs 



REAL time consumed by placer: 4 mins 32 secs 
CPU  time consumed by placer: 4 mins 32 secs 
Writing design to file system.ncd




Total REAL time to Placer completion: 4 mins 35 secs 
Total CPU time to Placer completion: 4 mins 35 secs 

Starting Router



Phase 1: 57753 unrouted;       REAL time: 5 mins 14 secs 



Phase 2: 51698 unrouted;       REAL time: 5 mins 22 secs 



Phase 3: 14795 unrouted;       REAL time: 5 mins 34 secs 



Phase 4: 14795 unrouted; (1117364)      REAL time: 5 mins 36 secs 



Phase 5: 16114 unrouted; (86422)      REAL time: 9 mins 20 secs 



Phase 6: 16169 unrouted; (72979)      REAL time: 9 mins 25 secs 



Phase 7: 15901 unrouted; (55742)      REAL time: 10 mins 1 secs 



Phase 8: 15901 unrouted; (55742)      REAL time: 12 mins 30 secs 



Phase 9: 0 unrouted; (65196)      REAL time: 15 mins 48 secs 



Phase 10: 0 unrouted; (65196)      REAL time: 15 mins 58 secs 



Updating file: system.ncd with current fully routed design.



Phase 11: 0 unrouted; (65196)      REAL time: 22 mins 26 secs 



Phase 12: 0 unrouted; (64192)      REAL time: 25 mins 41 secs 



Phase 13: 0 unrouted; (64192)      REAL time: 26 mins 57 secs 



Phase 14: 0 unrouted; (64192)      REAL time: 27 mins 20 secs 


Total REAL time to Router completion: 27 mins 20 secs 
Total CPU time to Router completion: 27 mins 19 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.



**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|              CLKPLB |     BUFGMUX3S|Yes   | 2386 |  1.180     |  2.659      |
+---------------------+--------------+------+------+------------+-------------+
|              CLKOPB |     BUFGMUX1S|Yes   | 2178 |  1.147     |  2.631      |
+---------------------+--------------+------+------+------------+-------------+
|       DDR1_CLKFB_90 |     BUFGMUX0S|Yes   |  167 |  0.387     |  2.418      |
+---------------------+--------------+------+------+------------+-------------+
|       DDR_CLKPLB_90 |     BUFGMUX2P|Yes   |   12 |  0.267     |  2.399      |
+---------------------+--------------+------+------+------------+-------------+
|              CLKCPU |     BUFGMUX5S|Yes   |    1 |  0.000     |  2.135      |
+---------------------+--------------+------+------+------------+-------------+
| jtagppc0_JTGC405TCK |         Local|      |    2 |  5.178     | 10.171      |
+---------------------+--------------+------+------+------------+-------------+
|opb_intc_i/opb_intc_ |              |      |      |            |             |
|i/INTC_CORE_I/MANY_I |              |      |      |            |             |
|NTR_DET_GEN.INTR_DET |              |      |      |            |             |
|    _I/interrupts<6> |         Local|      |    1 |  0.000     |  0.438      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.



Timing Score: 64192

WARNING:Par:62 - Your design did not meet timing.  The following are some suggestions to assist you to meet timing in
   your design.

      Review the timing report using Timing Analyzer (In ISE select "Post-Place &
      Route Static Timing Report").  Go to the failing constraint(s) and select
      the "Timing Improvement Wizard" link for suggestions to correct each problem.

   Rerun Map with "-timing" (ISE process "Perform Timing -Driven
   Packing and Placement"

   Run Multi-Pass Place and Route in PAR using at least 5 "PAR Iterations"
   (ISE process "Multi Pass Place & Route").

   Use the Xilinx "xplorer" script to try special combinations of
   options known to produce very good results.
   See http://www.xilinx.com/ise/implementation/Xplorer.htm for details.

   Visit the Xilinx technical support web at http://support.xilinx.com and go to
   either "Troubleshoot->Tech Tips->Timing & Constraints" or "
   TechXclusives->Timing Closure" for tips and suggestions for meeting timing
   in your design.



Number of Timing Constraints that were not applied: 6

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

------------------------------------------------------------------------------------------------------
  Constraint                                |  Check  | Worst Case |  Best Case | Timing |   Timing   
                                            |         |    Slack   | Achievable | Errors |    Score   
------------------------------------------------------------------------------------------------------
* TS_clock_reset_block_clock_reset_block_ap | SETUP   |    -1.372ns|    13.872ns|     105|       59600
  1000_bp_clock_generation_clkplb_i =       | HOLD    |     0.218ns|            |       0|           0
     PERIOD TIMEGRP         "clock_reset_bl |         |            |            |        |            
  ock_clock_reset_block_ap1000_bp_clock_gen |         |            |            |        |            
  eration_clkplb_i"         TS_fpga_plb_clk |         |            |            |        |            
   HIGH 50%                                 |         |            |            |        |            
------------------------------------------------------------------------------------------------------
* COMP "psb_ta_n" OFFSET = IN 7.3 ns BEFORE | SETUP   |    -1.071ns|     8.371ns|       5|        2797
   COMP "fpga_plb_clk"                      |         |            |            |        |            
------------------------------------------------------------------------------------------------------
* COMP "psb_tea_n" OFFSET = IN 7.3 ns BEFOR | SETUP   |    -0.843ns|     8.143ns|       4|        1795
  E COMP "fpga_plb_clk"                     |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  COMP "psb_artry_n" OFFSET = IN 7.3 ns BEF | SETUP   |     0.014ns|     7.286ns|       0|           0
  ORE COMP "fpga_plb_clk"                   |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  COMP "psb_dbb_n" OFFSET = IN 7.3 ns BEFOR | SETUP   |     0.059ns|     7.241ns|       0|           0
  E COMP "fpga_plb_clk"                     |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  TS_DCR1 = MAXDELAY FROM TIMEGRP "FFS" THR | SETUP   |     0.067ns|     7.933ns|       0|           0
  U TIMEGRP "DCR_DATA_GRP" TO TIMEGRP       |         |            |            |        |            
     "CPUS" 8 ns                            |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  TSCLK2CLK90 = MAXDELAY FROM TIMEGRP "clkp | SETUP   |     0.068ns|     2.807ns|       0|           0
  lb" TO TIMEGRP "ddr_clkplb_90" 2.875      |         |            |            |        |            
      ns                                    |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  TS_DCR2 = MAXDELAY FROM TIMEGRP "CPUS" TH | SETUP   |     0.078ns|     7.922ns|       0|           0
  RU TIMEGRP "DCR_DATA_GRP" TO TIMEGRP      |         |            |            |        |            
      "CPUS" 8 ns                           |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  COMP "psb_dbg_n" OFFSET = IN 7.3 ns BEFOR | SETUP   |     0.137ns|     7.163ns|       0|           0
  E COMP "fpga_plb_clk"                     |         |            |            |        |            
------------------------------------------------------------------------------------------------------


  TS_clock_reset_block_clock_reset_block_ap | SETUP   |     0.354ns|     3.812ns|       0|           0
  1000_bp_clock_generation_clkcpu_i =       | HOLD    |     1.803ns|            |       0|           0
     PERIOD TIMEGRP         "clock_reset_bl |         |            |            |        |            
  ock_clock_reset_block_ap1000_bp_clock_gen |         |            |            |        |            
  eration_clkcpu_i"         TS_fpga_plb_clk |         |            |            |        |            
   / 3 HIGH 50%                             |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  COMP "psb_abb_n" OFFSET = IN 7.3 ns BEFOR | SETUP   |     0.363ns|     6.937ns|       0|           0
  E COMP "fpga_plb_clk"                     |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  TS_DCR3 = MAXDELAY FROM TIMEGRP "CPUS" TH | SETUP   |     0.493ns|     7.507ns|       0|           0
  RU TIMEGRP "DCR_DATA_GRP" TO TIMEGRP      |         |            |            |        |            
      "FFS" 8 ns                            |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  COMP "psb_aack_n" OFFSET = IN 7.3 ns BEFO | SETUP   |     0.500ns|     6.800ns|       0|           0
  RE COMP "fpga_plb_clk"                    |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  COMP "psb_bg_n" OFFSET = IN 7.3 ns BEFORE | SETUP   |     0.627ns|     6.673ns|       0|           0
   COMP "fpga_plb_clk"                      |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  COMP "lbus_data<0>" OFFSET = OUT 9 ns AFT | MAXDELAY|     1.287ns|     7.713ns|       0|           0
  ER COMP "fpga_opb_clk"                    |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  COMP "lbus_data<1>" OFFSET = OUT 9 ns AFT | MAXDELAY|     1.287ns|     7.713ns|       0|           0
  ER COMP "fpga_opb_clk"                    |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  COMP "lbus_data<2>" OFFSET = OUT 9 ns AFT | MAXDELAY|     1.287ns|     7.713ns|       0|           0
  ER COMP "fpga_opb_clk"                    |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  COMP "lbus_data<3>" OFFSET = OUT 9 ns AFT | MAXDELAY|     1.287ns|     7.713ns|       0|           0
  ER COMP "fpga_opb_clk"                    |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  COMP "lbus_data<7>" OFFSET = OUT 9 ns AFT | MAXDELAY|     1.734ns|     7.266ns|       0|           0
  ER COMP "fpga_opb_clk"                    |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  COMP "lbus_data<6>" OFFSET = OUT 9 ns AFT | MAXDELAY|     1.734ns|     7.266ns|       0|           0
  ER COMP "fpga_opb_clk"                    |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  COMP "lbus_data<4>" OFFSET = OUT 9 ns AFT | MAXDELAY|     1.766ns|     7.234ns|       0|           0
  ER COMP "fpga_opb_clk"                    |         |            |           

 |        |            


------------------------------------------------------------------------------------------------------
  COMP "lbus_data<5>" OFFSET = OUT 9 ns AFT | MAXDELAY|     1.766ns|     7.234ns|       0|           0
  ER COMP "fpga_opb_clk"                    |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  TS_clock_reset_block_clock_reset_block_ap | SETUP   |     1.799ns|     6.528ns|       0|           0
  1000_bp_clock_generation_ddr_clk_fb_i     | HOLD    |     0.458ns|            |       0|           0
       = PERIOD TIMEGRP         "clock_rese |         |            |            |        |            
  t_block_clock_reset_block_ap1000_bp_clock |         |            |            |        |            
  _generation_ddr_clk_fb_i"         TS_ddr1 |         |            |            |        |            
  _clk_fb PHASE -1.562 ns HIGH 50%          |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  COMP "lbus_we_n" OFFSET = OUT 9 ns AFTER  | MAXDELAY|     2.049ns|     6.951ns|       0|           0
  COMP "fpga_opb_clk"                       |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  COMP "lbus_oe_n" OFFSET = OUT 9 ns AFTER  | MAXDELAY|     2.049ns|     6.951ns|       0|           0
  COMP "fpga_opb_clk"                       |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  COMP "lbus_data<8>" OFFSET = OUT 9 ns AFT | MAXDELAY|     2.808ns|     6.192ns|       0|           0
  ER COMP "fpga_opb_clk"                    |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  COMP "lbus_data<10>" OFFSET = OUT 9 ns AF | MAXDELAY|     2.985ns|     6.015ns|       0|           0
  TER COMP "fpga_opb_clk"                   |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  COMP "lbus_data<9>" OFFSET = OUT 9 ns AFT | MAXDELAY|     3.037ns|     5.963ns|       0|           0
  ER COMP "fpga_opb_clk"                    |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  COMP "lbus_data<12>" OFFSET = OUT 9 ns AF | MAXDELAY|     3.344ns|     5.656ns|       0|           0
  TER COMP "fpga_opb_clk"                   |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  COMP "flash_cs_n" OFFSET = OUT 9 ns AFTER | MAXDELAY|     3.369ns|     5.631ns|       0|           0
   COMP "fpga_opb_clk"                      |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  COMP "lbus_addr<1>" OFFSET = OUT 9 ns AFT | MAXDELAY|     3.371ns|     5.629ns|       0|           0
  ER COMP "fpga_opb_clk"                    |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  COMP "lbus_addr<19>" OFFSET = OUT 9 ns AF | MAXDELAY|     3.408ns|     5.592ns|       0|           0
  TER COMP "fpga_opb_clk"                   |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  COMP "lbus_addr<20>" OFFSET = OUT 9 ns AF | MAXDELAY|     3.408ns|     5.592ns|       0|           0
  TER COMP "fpga_opb_clk"                   |         |            |           

 |        |            


------------------------------------------------------------------------------------------------------
  COMP "lbus_addr<21>" OFFSET = OUT 9 ns AF | MAXDELAY|     3.408ns|     5.592ns|       0|           0
  TER COMP "fpga_opb_clk"                   |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  COMP "lbus_addr<22>" OFFSET = OUT 9 ns AF | MAXDELAY|     3.408ns|     5.592ns|       0|           0
  TER COMP "fpga_opb_clk"                   |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  COMP "lbus_data<11>" OFFSET = OUT 9 ns AF | MAXDELAY|     3.442ns|     5.558ns|       0|           0
  TER COMP "fpga_opb_clk"                   |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  COMP "cpld_cs_n" OFFSET = OUT 9 ns AFTER  | MAXDELAY|     3.459ns|     5.541ns|       0|           0
  COMP "fpga_opb_clk"                       |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  COMP "lbus_addr<0>" OFFSET = OUT 9 ns AFT | MAXDELAY|     3.467ns|     5.533ns|       0|           0
  ER COMP "fpga_opb_clk"                    |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  COMP "lbus_data<13>" OFFSET = OUT 9 ns AF | MAXDELAY|     3.588ns|     5.412ns|       0|           0
  TER COMP "fpga_opb_clk"                   |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  COMP "lbus_addr<23>" OFFSET = OUT 9 ns AF | MAXDELAY|     3.631ns|     5.369ns|       0|           0
  TER COMP "fpga_opb_clk"                   |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  COMP "lbus_addr<24>" OFFSET = OUT 9 ns AF | MAXDELAY|     3.631ns|     5.369ns|       0|           0
  TER COMP "fpga_opb_clk"                   |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  COMP "lbus_addr<9>" OFFSET = OUT 9 ns AFT | MAXDELAY|     3.684ns|     5.316ns|       0|           0
  ER COMP "fpga_opb_clk"                    |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  COMP "lbus_addr<16>" OFFSET = OUT 9 ns AF | MAXDELAY|     3.687ns|     5.313ns|       0|           0
  TER COMP "fpga_opb_clk"                   |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  COMP "lbus_addr<17>" OFFSET = OUT 9 ns AF | MAXDELAY|     3.795ns|     5.205ns|       0|           0
  TER COMP "fpga_opb_clk"                   |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  COMP "sysace_cs_n" OFFSET = OUT 9 ns AFTE | MAXDELAY|     3.826ns|     5.174ns|       0|           0
  R COMP "fpga_opb_clk"                     |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  COMP "lbus_addr<18>" OFFSET = OUT 9 ns AF | MAXDELAY|     3.854ns|     5.146ns|       0|           0
  TER COMP "fpga_opb_clk"                   |         |            |            |        |            
-------------------------------------------------------------------------------

-----------------------


  COMP "lbus_addr<15>" OFFSET = OUT 9 ns AF | MAXDELAY|     3.854ns|     5.146ns|       0|           0
  TER COMP "fpga_opb_clk"                   |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  COMP "lbus_addr<2>" OFFSET = OUT 9 ns AFT | MAXDELAY|     3.900ns|     5.100ns|       0|           0
  ER COMP "fpga_opb_clk"                    |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  COMP "lbus_addr<3>" OFFSET = OUT 9 ns AFT | MAXDELAY|     3.940ns|     5.060ns|       0|           0
  ER COMP "fpga_opb_clk"                    |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  COMP "lbus_addr<4>" OFFSET = OUT 9 ns AFT | MAXDELAY|     3.940ns|     5.060ns|       0|           0
  ER COMP "fpga_opb_clk"                    |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  COMP "lbus_addr<5>" OFFSET = OUT 9 ns AFT | MAXDELAY|     3.940ns|     5.060ns|       0|           0
  ER COMP "fpga_opb_clk"                    |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  COMP "lbus_addr<10>" OFFSET = OUT 9 ns AF | MAXDELAY|     4.050ns|     4.950ns|       0|           0
  TER COMP "fpga_opb_clk"                   |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  COMP "lbus_addr<12>" OFFSET = OUT 9 ns AF | MAXDELAY|     4.064ns|     4.936ns|       0|           0
  TER COMP "fpga_opb_clk"                   |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  COMP "lbus_data<15>" OFFSET = OUT 9 ns AF | MAXDELAY|     4.082ns|     4.918ns|       0|           0
  TER COMP "fpga_opb_clk"                   |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  COMP "lbus_data<14>" OFFSET = OUT 9 ns AF | MAXDELAY|     4.082ns|     4.918ns|       0|           0
  TER COMP "fpga_opb_clk"                   |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  COMP "lbus_addr<8>" OFFSET = OUT 9 ns AFT | MAXDELAY|     4.148ns|     4.852ns|       0|           0
  ER COMP "fpga_opb_clk"                    |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  COMP "lbus_addr<6>" OFFSET = OUT 9 ns AFT | MAXDELAY|     4.183ns|     4.817ns|       0|           0
  ER COMP "fpga_opb_clk"                    |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  COMP "lbus_addr<14>" OFFSET = OUT 9 ns AF | MAXDELAY|     4.193ns|     4.807ns|       0|           0
  TER COMP "fpga_opb_clk"                   |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  COMP "lbus_addr<13>" OFFSET = OUT 9 ns AF | MAXDELAY|     4.224ns|     4.776ns|       0|           0
  TER COMP "fpga_opb_clk"                   |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  COMP "fpga_config_flash_cs_n" OFFSET = OU | MAXDELAY|     4.312ns|     4.688n

s|       0|           0


  T 9 ns AFTER COMP "fpga_opb_clk"          |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  COMP "lbus_addr<7>" OFFSET = OUT 9 ns AFT | MAXDELAY|     4.339ns|     4.661ns|       0|           0
  ER COMP "fpga_opb_clk"                    |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  COMP "lbus_addr<11>" OFFSET = OUT 9 ns AF | MAXDELAY|     4.399ns|     4.601ns|       0|           0
  TER COMP "fpga_opb_clk"                   |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  TS_clock_reset_block_clock_reset_block_ap | SETUP   |     5.026ns|    19.974ns|       0|           0
  1000_bp_clock_generation_clkopb_i =       | HOLD    |     0.567ns|            |       0|           0
     PERIOD TIMEGRP         "clock_reset_bl |         |            |            |        |            
  ock_clock_reset_block_ap1000_bp_clock_gen |         |            |            |        |            
  eration_clkopb_i"         TS_fpga_opb_clk |         |            |            |        |            
   HIGH 50%                                 |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  COMP "cpld_bg_n" OFFSET = OUT 9 ns AFTER  | MAXDELAY|     6.161ns|     2.839ns|       0|           0
  COMP "fpga_opb_clk"                       |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  TS_CPU_2_PLB_ARB_DCR = MAXDELAY FROM TIME | SETUP   |    19.279ns|     5.721ns|       0|           0
  GRP "CPUS" TO TIMEGRP         "PLB_ARBITE |         |            |            |        |            
  R_DCR" 25 ns                              |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  TS_clock_reset_block_clock_reset_block_ap | N/A     |         N/A|         N/A|     N/A|         N/A
  1000_bp_clock_generation_ddr_clkplb_90_i  |         |            |            |        |            
          = PERIOD TIMEGRP         "clock_r |         |            |            |        |            
  eset_block_clock_reset_block_ap1000_bp_cl |         |            |            |        |            
  ock_generation_ddr_clkplb_90_i"         T |         |            |            |        |            
  S_fpga_plb_clk PHASE 3.125 ns HIGH 50%    |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  TS_fpga_opb_clk = PERIOD TIMEGRP "fpga_op | N/A     |         N/A|         N/A|     N/A|         N/A
  b_clk" 25 ns HIGH 50%                     |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  TS_ddr1_clk_fb = PERIOD TIMEGRP "ddr1_clk | N/A     |         N/A|         N/A|     N/A|         N/A
  _fb" 12.5 ns HIGH 50%                     |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  TS_CLK90 = PERIOD TIMEGRP "ddr_clkplb_90" | N/A     |         N/A|         N/A|     N/A|         N/A
   12.5 ns HIGH 50%                         |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  TS_plb_clk = PERIOD TIMEGRP "clkplb" 12.5 | N/A     |         N/A|         N/A|     N/A|         N/A
   ns HIGH 50%                              |         |            |           

 |        |            


------------------------------------------------------------------------------------------------------
  TS_fpga_plb_clk = PERIOD TIMEGRP "fpga_pl | N/A     |         N/A|         N/A|     N/A|         N/A
  b_clk" 12.5 ns HIGH 50%                   |         |            |            |        |            
------------------------------------------------------------------------------------------------------


3 constraints not met.
INFO:Timing:2761 - N/A entries in the Constraints list may indicate that the 
   constraint does not cover any paths or that it has no requested value.


Generating Pad Report.



All signals are completely routed.

Total REAL time to PAR completion: 27 mins 43 secs 
Total CPU time to PAR completion: 27 mins 32 secs 

Peak Memory Usage:  761 MB

Placement: Completed - No errors found.
Routing: Completed - No errors found.
Timing: Completed - 114 errors found.

Number of error messages: 0
Number of warning messages: 2
Number of info messages: 1

Writing design to file system.ncd





PAR done!



#----------------------------------------------#
# Starting program post_par_trce
# trce -e 3 -xml system.twx system.ncd system.pcf 
#----------------------------------------------#


Release 9.1.02i - Trace 
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.


Loading device for application Rf_Device from file '2vp100.nph' in environment
C:\Xilinx91i.


   "system" is an NCD, version 3.1, device xc2vp100, package ff1704, speed -6


--------------------------------------------------------------------------------
Release 9.1.02i Trace 
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.

trce -e 3 -xml system.twx system.ncd system.pcf


Design file:              system.ncd
Physical constraint file: system.pcf
Device,speed:             xc2vp100,-6 (PRODUCTION 1.93 2007-02-23)
Report level:             error report
--------------------------------------------------------------------------------

INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths
   option. All paths that are not constrained will be reported in the
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a
   50 Ohm transmission line loading model.  For the details of this model, and
   for more information on accounting for different loading conditions, please
   see the device datasheet.




Timing summary:
---------------

Timing errors: 114  Score: 64192

Constraints cover 2695387 paths, 0 nets, and 57052 connections

Design statistics:
   Minimum period:  19.974ns (Maximum frequency:  50.065MHz)
   Maximum path delay from/to any node:   7.933ns
   Minimum input required time before clock:   8.371ns
   Minimum output required time after clock:   7.713ns


Analysis completed Tue May 12 19:39:54 2009
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Number of info messages: 2
Total time: 29 secs 




xflow done!
*********************************************
Running Bitgen..
*********************************************


cd implementation; bitgen -w -f bitgen.ut system


Release 9.1.02i - Bitgen J.33
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.


Loading device for application Rf_Device from file '2vp100.nph' in environment
C:\Xilinx91i.


   "system" is an NCD, version 3.1, device xc2vp100, package ff1704, speed -6


Opened constraints file system.pcf.

Tue May 12 19:40:03 2009

Running DRC.


WARNING:PhysDesignRules:372 - Gated clock. Clock net
   opb_intc_i/opb_intc_i/INTC_CORE_I/MANY_INTR_DET_GEN.INTR_DET_I/interrupts<6>
   is sourced by a combinatorial pin. This is not good design practice. Use the
   CE pin to control the loading of data into the flip-flop.
INFO:PhysDesignRules:772 - To achieve optimal frequency synthesis performance
   with the CLKFX and CLKFX180 outputs of the DCM comp
   clock_reset_block/clock_reset_block/ap1000_bp_clock_generation/plb_dcm/clock_
   reset_block/clock_reset_block/ap1000_bp_clock_generation/plb_dcm, consult the
   device Interactive Data Sheet.
WARNING:PhysDesignRules:1009 - Blockcheck: The clock pin CPMC405CLOCK for the
   comp ppc405_ppcjtag_chain/ppc405_ppcjtag_chain/PPC405_i is not connected to
   the output of a DCM driven clock buffer.
WARNING:PhysDesignRules:1009 - Blockcheck: The clock pin PLBCLK for the comp
   ppc405_ppcjtag_chain/ppc405_ppcjtag_chain/PPC405_i is not connected to the
   output of a DCM driven clock buffer.
WARNING:PhysDesignRules:1009 - Blockcheck: The clock pin BRAMISOCMCLK for the
   comp ppc405_ppcjtag_chain/ppc405_ppcjtag_chain/PPC405_i is not connected to
   the output of a DCM driven clock buffer.
WARNING:PhysDesignRules:1009 - Blockcheck: The clock pin BRAMDSOCMCLK for the
   comp ppc405_ppcjtag_chain/ppc405_ppcjtag_chain/PPC405_i is not connected to
   the output of a DCM driven clock buffer.
WARNING:PhysDesignRules:1009 - Blockcheck: The clock pin BRAMISOCMCLK for the
   comp ppc405_i/ppc405_i/PPC405_i is not connected to the output of a DCM
   driven clock buffer.
WARNING:PhysDesignRules:1009 - Blockcheck: The clock pin BRAMDSOCMCLK for the
   comp ppc405_i/ppc405_i/PPC405_i is not connected to the output of a DCM
   driven clock buffer.
DRC detected 0 errors and 7 warnings.


Creating bit map...


Saving bit stream in "system.bit".


Creating bit mask...


Saving mask bit stream in "system.msk".


Bitstream generation is complete.




Done!

At Local date and time: Tue May 12 19:44:45 2009
 xbash -q -c "cd /cygdrive/c/Baseline_9_Working_Folder/k-rtos-base-profile-task/; /usr/bin/make -f system.make init_bram; exit;" started...

/usr/bin/bash: igncr: unknown option name


*********************************************
Initializing BRAM contents of the bitstream


*********************************************
bitinit system.mhs  -pe ppc405_i EX1_OS/executable.elf  \
-bt implementation/system.bit -o implementation/download.bit

bitinit version Xilinx EDK 9.1.02 Build EDK_J_SP2.4
Copyright (c) Xilinx Inc. 2002.



Parsing MHS File system.mhs...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/ppc405_v2_00_c/data/ppc405_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_v34_v1_02_a/data/plb_v34_v2_1_0.tcl
...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_bram_if_cntlr_v1_00_b/data/plb_bram_if
_cntlr_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb2opb_bridge_v1_01_a/data/plb2opb_bridge
_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/opb_intc_v1_00_c/data/opb_intc_v2_1_0.tcl
...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/jtagppc_cntlr_v2_00_a/data/jtagppc_cntlr_v
2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_emc_v2_00_a/data/plb_emc_v2_1_0.tcl
...

Overriding IP level properties ...
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\modified_plb_ddr
   _controller_v1_00_c\data\modified_plb_ddr_controller_v2_1_0.mpd line 50 -
   plb_ddr_controller_i (modified_plb_ddr_controller) tool is overriding
   PARAMETER C_FAMILY value to 
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 41 - bram (bram_block) tool is overriding PARAMETER C_FAMILY
   value to 
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 38 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_FAMILY value to 
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 38 - opb_intc_i (opb_intc) tool is overriding PARAMETER C_FAMILY
   value to 
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\plb_psb_bridge_v
   1_00_a\data\plb_psb_bridge_v2_1_0.mpd line 97 - plb_psb_bridge_i
   (plb_psb_bridge) tool is overriding PARAMETER C_FAMILY value to 
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\ppc405_v2_00_c\data\ppc405_v2_1_0.mpd
   line 45 - ppc405_ppcjtag_chain (ppc405) tcl is overriding PARAMETER
   C_ISOCM_DCR_HIGHADDR value to 0b0000010011
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\ppc405_v2_00_c\data\ppc405_v2_1_0.mpd
   line 47 - ppc405_ppcjtag_chain (ppc405) tcl is overriding PARAMETER
   C_DSOCM_DCR_HIGHADDR value to 0b0000100011
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\jtagppc_cntlr_v2_00_a\data\jtagppc_cntl
   r_v2_1_0.mpd line 35 - jtagppc_0 (jtagppc_cntlr) tool is overriding PARAMETER
   C_DEVICE value to 
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\ms_rst_4regs_v1_
   00_a\data\ms_rst_4regs_v2_1_0.mpd line 34 - ms_rst_4regs_0 (ms_rst_4regs)
   tool is overriding PARAMETER C_FAMILY value to 
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\opb_slave1_v1_00
   _a\data\opb_slave1_v2_1_0.mpd line 34 - opb_slave1_0 (opb_slave1) tool is
   overriding PARAMETER C_FAMILY value to 
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpio_v2_1_0.m
   pd line 40 - opb_gpio_0 (opb_gpio) tool is overriding PARAMETER C_FAMILY
   value to 
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_timer_v1_00_b\data\opb_timer_v2_1_0
   .mpd line 34 - opb_timer_0 (opb_timer) tool is overriding PARAMETER C_FAMILY
   value to 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/bram_if_cntlr_v1_00_b/data/bram_if_cntlr_v
2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/emc_common_v2_00_a/data/emc_common_v2_1_0.
tcl ...
Address Map for Processor ppc405_i
  (0b0000000000-0b0011111111) plb_bus	dcr_bus
  (0b0100000000-0b0111111111) plb2opb_bridge_i	dcr_bus
  (0b1000010000-0b1000010011) ppc405_i	
  (0b1000100000-0b1000100011) ppc405_i	
  (0000000000-0x1fffffff) plb_ddr_controller_i	plb_bus
  (0x29000000-0x29ffffff) opb_gpio_0	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4c000000-0x4c00ffff) RS232_1	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4d000000-0x4dffffff) opb_intc_i	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4f000000-0x4f00ffff) ms_rst_4regs_0	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4ff00000-0x4ff03fff) opb_slave1_0	plb_bus->plb2opb_bridge_i->opb_bus


  (0x4fff0000-0x4fffffff) opb_timer_0	plb_bus->plb2opb_bridge_i->opb_bus
  (0x50000000-0x50ffffff) plb_emc_0	plb_bus
  (0xffff0000-0xffffffff) plb_bram_if_cntlr_i	plb_bus
Address Map for Processor ppc405_ppcjtag_chain
  (0b0000010000-0b0000010011) ppc405_ppcjtag_chain	
  (0b0000100000-0b0000100011) ppc405_ppcjtag_chain	

Initializing Memory...
Checking ELFs associated with PPC405 instance ppc405_i for overlap...


Analyzing file EX1_OS/executable.elf...
Running Data2Mem with the following command:
data2mem -bm "implementation/system_bd" -bt "implementation/system.bit"  -bd
"EX1_OS/executable.elf" tag ppc405_i  -o b implementation/download.bit 


Memory Initialization completed successfully.





Done!

At Local date and time: Tue May 12 19:51:00 2009
 xbash -q -c "cd /cygdrive/c/Baseline_9_Working_Folder/k-rtos-base-profile-task/; /usr/bin/make -f system.make swclean; exit;" started...

rm -rf ppc405_i/lib/
rm -rf ppc405_ppcjtag_chain/lib/
rm -f libgen.log
rm -f EX1_OS/executable.elf 



/usr/bin/bash: igncr: unknown option name




Done!

At Local date and time: Tue May 12 19:51:05 2009
 xbash -q -c "cd /cygdrive/c/Baseline_9_Working_Folder/k-rtos-base-profile-task/; /usr/bin/make -f system.make libs; exit;" started...

/usr/bin/bash: igncr: unknown option name


*********************************************
Creating software libraries...
*********************************************
libgen -mhs system.mhs -p xc2vp100ff1704-6  system.mss


libgen
Xilinx EDK 9.1.02 Build EDK_J_SP2.4
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.

Command Line: libgen -mhs system.mhs -p xc2vp100ff1704-6 system.mss 



Output Directory (-od)		: C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\
Part (-p)			: virtex2p

Software Specification file	: system.mss


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/ppc405_v2_00_c/data/ppc405_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_v34_v1_02_a/data/plb_v34_v2_1_0.tcl
...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_bram_if_cntlr_v1_00_b/data/plb_bram_if
_cntlr_v2_1_0.tcl ...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb2opb_bridge_v1_01_a/data/plb2opb_bridge
_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/opb_intc_v1_00_c/data/opb_intc_v2_1_0.tcl
...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/jtagppc_cntlr_v2_00_a/data/jtagppc_cntlr_v
2_1_0.tcl ...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_emc_v2_00_a/data/plb_emc_v2_1_0.tcl
...

Overriding IP level properties ...
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\modified_plb_ddr
   _controller_v1_00_c\data\modified_plb_ddr_controller_v2_1_0.mpd line 50 -
   plb_ddr_controller_i (modified_plb_ddr_controller) tool is overriding
   PARAMETER C_FAMILY value to virtex2p
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 41 - bram (bram_block) tool is overriding PARAMETER C_FAMILY
   value to virtex2p
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 38 - opb_intc_i (opb_intc) tool is overriding PARAMETER C_FAMILY
   value to virtex2p


INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\ppc405_v2_00_c\data\ppc405_v2_1_0.mpd
   line 45 - ppc405_ppcjtag_chain (ppc405) tcl is overriding PARAMETER
   C_ISOCM_DCR_HIGHADDR value to 0b0000010011
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\ppc405_v2_00_c\data\ppc405_v2_1_0.mpd
   line 47 - ppc405_ppcjtag_chain (ppc405) tcl is overriding PARAMETER
   C_DSOCM_DCR_HIGHADDR value to 0b0000100011
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\jtagppc_cntlr_v2_00_a\data\jtagppc_cntl
   r_v2_1_0.mpd line 35 - jtagppc_0 (jtagppc_cntlr) tool is overriding PARAMETER
   C_DEVICE value to 2vp100
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpio_v2_1_0.m
   pd line 40 - opb_gpio_0 (opb_gpio) tool is overriding PARAMETER C_FAMILY
   value to virtex2p
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_timer_v1_00_b\data\opb_timer_v2_1_0
   .mpd line 34 - opb_timer_0 (opb_timer) tool is overriding PARAMETER C_FAMILY
   value to virtex2p

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/bram_if_cntlr_v1_00_b/data/bram_if_cntlr_v
2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/emc_common_v2_00_a/data/emc_common_v2_1_0.
tcl ...


Address Map for Processor ppc405_i
  (0b0000000000-0b0011111111) plb_bus	dcr_bus
  (0b0100000000-0b0111111111) plb2opb_bridge_i	dcr_bus
  (0b1000010000-0b1000010011) ppc405_i	
  (0b1000100000-0b1000100011) ppc405_i	
  (0000000000-0x1fffffff) plb_ddr_controller_i	plb_bus
  (0x29000000-0x29ffffff) opb_gpio_0	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4c000000-0x4c00ffff) RS232_1	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4d000000-0x4dffffff) opb_intc_i	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4f000000-0x4f00ffff) ms_rst_4regs_0	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4ff00000-0x4ff03fff) opb_slave1_0	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4fff0000-0x4fffffff) opb_timer_0	plb_bus->plb2opb_bridge_i->opb_bus
  (0x50000000-0x50ffffff) plb_emc_0	plb_bus
  (0xffff0000-0xffffffff) plb_bram_if_cntlr_i	plb_bus
Address Map for Processor ppc405_ppcjtag_chain
  (0b0000010000-0b0000010011) ppc405_ppcjtag_chain	
  (0b0000100000-0b0000100011) ppc405_ppcjtag_chain	

Check platform address map ...

Overriding system level properties ...
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 41 - plb_bus (plb_v34) tool is overriding PARAMETER C_PLB_NUM_MASTERS
   value to 3
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 43 - plb_bus (plb_v34) tool is overriding PARAMETER C_PLB_MID_WIDTH
   value to 2
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 44 - plb_bus (plb_v34) tool is overriding PARAMETER C_PLB_AWIDTH value
   to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 45 - plb_bus (plb_v34) tool is overriding PARAMETER C_PLB_DWIDTH value
   to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 49 - plb_bus (plb_v34) tool is overriding PARAMETER C_DCR_AWIDTH value
   to 10
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 50 - plb_bus (plb_v34) tool is overriding PARAMETER C_DCR_DWIDTH value
   to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\modified_plb_ddr
   _controller_v1_00_c\data\modified_plb_ddr_controller_v2_1_0.mpd line 53 -
   plb_ddr_controller_i (modified_plb_ddr_controller) tool is overriding
   PARAMETER C_PLB_NUM_MASTERS value to 3
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\modified_plb_ddr
   _controller_v1_00_c\data\modified_plb_ddr_controller_v2_1_0.mpd line 54 -
   plb_ddr_controller_i (modified_plb_ddr_controller) tool is overriding
   PARAMETER C_PLB_MID_WIDTH value to 2
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\modified_plb_ddr
   _controller_v1_00_c\data\modified_plb_ddr_controller_v2_1_0.mpd line 55 -
   plb_ddr_controller_i (modified_plb_ddr_controller) tool is overriding
   PARAMETER C_PLB_AWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\modified_plb_ddr
   _controller_v1_00_c\data\modified_plb_ddr_controller_v2_1_0.mpd line 56 -
   plb_ddr_controller_i (modified_plb_ddr_controller) tool is overriding
   PARAMETER C_PLB_DWIDTH value to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\data\plb_bram
   _if_cntlr_v2_1_0.mpd line 42 - plb_bram_if_cntlr_i (plb_bram_if_cntlr) tool
   is overriding PARAMETER c_num_masters value to 3
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\data\plb_bram
   _if_cntlr_v2_1_0.mpd line 46 - plb_bram_if_cntlr_i (plb_bram_if_cntlr) tool
   is overriding PARAMETER c_plb_dwidth value to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\data\plb_bram
   _if_cntlr_v2_1_0.mpd line 47 - plb_bram_if_cntlr_i (plb_bram_if_cntlr) tool
   is overriding PARAMETER c_plb_awidth value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\data\plb_bram
   _if_cntlr_v2_1_0.mpd line 49 - plb_bram_if_cntlr_i (plb_bram_if_cntlr) tool
   is overriding PARAMETER c_plb_mid_width value to 2


INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 38 - bram (bram_block) tool is overriding PARAMETER C_PORT_DWIDTH
   value to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 39 - bram (bram_block) tool is overriding PARAMETER C_PORT_AWIDTH
   value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 40 - bram (bram_block) tool is overriding PARAMETER C_NUM_WE
   value to 8
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 48 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_PLB_AWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 49 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_PLB_DWIDTH value to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 50 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_PLB_NUM_MASTERS value to 3
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 51 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_PLB_MID_WIDTH value to 2
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 52 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 53 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 56 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_DCR_AWIDTH value to 10
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 57 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_DCR_DWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 36 - opb_bus (opb_v20) tool is overriding PARAMETER C_OPB_AWIDTH value
   to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 37 - opb_bus (opb_v20) tool is overriding PARAMETER C_OPB_DWIDTH value
   to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 38 - opb_bus (opb_v20) tool is overriding PARAMETER C_NUM_MASTERS value
   to 2
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 39 - opb_bus (opb_v20) tool is overriding PARAMETER C_NUM_SLAVES value
   to 7
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 42 - opb_intc_i (opb_intc) tool is overriding PARAMETER C_OPB_AWIDTH
   value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 43 - opb_intc_i (opb_intc) tool is overriding PARAMETER C_OPB_DWIDTH
   value to 32
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core_v2_1_0.tc
l ...
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 46 - opb_intc_i (opb_intc) tcl is overriding PARAMETER
   C_NUM_INTR_INPUTS value to 21
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core_v2_1_0.tc
l ...
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 47 - opb_intc_i (opb_intc) tcl is overriding PARAMETER C_KIND_OF_INTR
   value to 0b00000000000000000000000001000000
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core_v2_1_0.tc
l ...


INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 48 - opb_intc_i (opb_intc) tcl is overriding PARAMETER C_KIND_OF_EDGE
   value to 0b00000000000000000000000001000000
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core_v2_1_0.tc
l ...
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 49 - opb_intc_i (opb_intc) tcl is overriding PARAMETER C_KIND_OF_LVL
   value to 0b00000000000000000000000000000001
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_uartlite_v1_00_b\data\opb_uartlite_
   v2_1_0.mpd line 37 - RS232_1 (opb_uartlite) tool is overriding PARAMETER
   C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_uartlite_v1_00_b\data\opb_uartlite_
   v2_1_0.mpd line 38 - RS232_1 (opb_uartlite) tool is overriding PARAMETER
   C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\opbslave_ext_bri
   dge_v3_10_a\data\opbslave_ext_bridge_v2_1_0.mpd line 20 -
   opbslave_ext_bridge_i (opbslave_ext_bridge) tool is overriding PARAMETER
   C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\opbslave_ext_bri
   dge_v3_10_a\data\opbslave_ext_bridge_v2_1_0.mpd line 21 -
   opbslave_ext_bridge_i (opbslave_ext_bridge) tool is overriding PARAMETER
   C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\plb_psb_bridge_v
   1_00_a\data\plb_psb_bridge_v2_1_0.mpd line 87 - plb_psb_bridge_i
   (plb_psb_bridge) tool is overriding PARAMETER C_PLB_NUM_MASTERS value to 3
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\plb_psb_bridge_v
   1_00_a\data\plb_psb_bridge_v2_1_0.mpd line 88 - plb_psb_bridge_i
   (plb_psb_bridge) tool is overriding PARAMETER C_PLB_MID_WIDTH value to 2
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\plb_psb_bridge_v
   1_00_a\data\plb_psb_bridge_v2_1_0.mpd line 93 - plb_psb_bridge_i
   (plb_psb_bridge) tool is overriding PARAMETER C_PLB_AWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\plb_psb_bridge_v
   1_00_a\data\plb_psb_bridge_v2_1_0.mpd line 94 - plb_psb_bridge_i
   (plb_psb_bridge) tool is overriding PARAMETER C_PLB_DWIDTH value to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\dcr_v29_v1_00_a\data\dcr_v29_v2_1_0.mpd
   line 38 - dcr_bus (dcr_v29) tool is overriding PARAMETER C_DCR_NUM_SLAVES
   value to 2
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\dcr_v29_v1_00_a\data\dcr_v29_v2_1_0.mpd
   line 39 - dcr_bus (dcr_v29) tool is overriding PARAMETER C_DCR_AWIDTH value
   to 10
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\dcr_v29_v1_00_a\data\dcr_v29_v2_1_0.mpd
   line 40 - dcr_bus (dcr_v29) tool is overriding PARAMETER C_DCR_DWIDTH value
   to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\ms_rst_4regs_v1_
   00_a\data\ms_rst_4regs_v2_1_0.mpd line 31 - ms_rst_4regs_0 (ms_rst_4regs)
   tool is overriding PARAMETER C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\ms_rst_4regs_v1_
   00_a\data\ms_rst_4regs_v2_1_0.mpd line 32 - ms_rst_4regs_0 (ms_rst_4regs)
   tool is overriding PARAMETER C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\opb_slave1_v1_00
   _a\data\opb_slave1_v2_1_0.mpd line 31 - opb_slave1_0 (opb_slave1) tool is
   overriding PARAMETER C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\opb_slave1_v1_00
   _a\data\opb_slave1_v2_1_0.mpd line 32 - opb_slave1_0 (opb_slave1) tool is
   overriding PARAMETER C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_emc_v2_00_a\data\plb_emc_v2_1_0.mpd
   line 38 - plb_emc_0 (plb_emc) tool is overriding PARAMETER C_NUM_MASTERS
   value to 3
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_emc_v2_00_a\data\plb_emc_v2_1_0.mpd
   line 92 - plb_emc_0 (plb_emc) tool is overriding PARAMETER C_PLB_DWIDTH value
   to 64


INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_emc_v2_00_a\data\plb_emc_v2_1_0.mpd
   line 93 - plb_emc_0 (plb_emc) tool is overriding PARAMETER C_PLB_AWIDTH value
   to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_emc_v2_00_a\data\plb_emc_v2_1_0.mpd
   line 96 - plb_emc_0 (plb_emc) tool is overriding PARAMETER C_PLB_MID_WIDTH
   value to 2
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpio_v2_1_0.m
   pd line 38 - opb_gpio_0 (opb_gpio) tool is overriding PARAMETER C_OPB_AWIDTH
   value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpio_v2_1_0.m
   pd line 39 - opb_gpio_0 (opb_gpio) tool is overriding PARAMETER C_OPB_DWIDTH
   value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_timer_v1_00_b\data\opb_timer_v2_1_0
   .mpd line 41 - opb_timer_0 (opb_timer) tool is overriding PARAMETER
   C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_timer_v1_00_b\data\opb_timer_v2_1_0
   .mpd line 42 - opb_timer_0 (opb_timer) tool is overriding PARAMETER
   C_OPB_DWIDTH value to 32

Running system level Update ...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core_v2_1_0.tc
l ...

Check platform configuration ...
INFO:MDT - IPNAME:modified_plb_ddr_controller INSTANCE:plb_ddr_controller_i -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs line 143 -
   An example UCF for this core is available and must be modified for use in the
   system. Please refer to the EDK Getting Started guide for the location of
   this file.
IPNAME:plb_v34 INSTANCE:plb_bus -
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs line 129 - 3
master(s) : 5 slave(s)
IPNAME:opb_v20 INSTANCE:opb_bus -
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs line 205 - 2
master(s) : 7 slave(s)
IPNAME:dcr_v29 INSTANCE:dcr_bus -
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs line 338 - 1
master(s) : 2 slave(s)

Check port drivers...



Performing Clock DRCs...

WARNING:MDT - No Top-level Input clock for the design. 


INFO:MDT - The following PARAMETERs of os uCOS-II are ignored as their category
   selection PARAMETER uC-Probe is set to "false" in MSS 
WARNING:MDT - C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mss
   line 20 - Ignoring PARAMETER uC-Probe  ...
WARNING:MDT - C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mss
   line 54 - PARAMETER use_dcr is deprecated !. The parameter USE_DCR for the
   intc driver has been deprecated.  Any reference to this parameter in the MSS
   file will be ignored..
   To avoid seeing this Warning again, please remove PARAMETER use_dcr.
INFO:MDT - List of peripherals addressable from processor instance ppc405_i : 
  - plb_bus
  - plb2opb_bridge_i
  - plb_ddr_controller_i
WARNING:MDT - C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs
   line 143 - No Driver Found for instance plb_ddr_controller_i. To avoid seeing
   this warning, assign the appropriate driver or driver "generic 1.00.a " to
   instance plb_ddr_controller_i

  - plb_bram_if_cntlr_i
WARNING:MDT - C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs
   line 169 - No Driver Found for instance plb_bram_if_cntlr_i. To avoid seeing
   this warning, assign the appropriate driver or driver "generic 1.00.a " to
   instance plb_bram_if_cntlr_i

  - opb_bus
  - opb_gpio_0
  - opb_intc_i
  - RS232_1
  - ms_rst_4regs_0
  - opb_slave1_0
  - opb_timer_0
  - plb_psb_bridge_i
WARNING:MDT - C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs
   line 306 - No Driver Found for instance plb_psb_bridge_i. To avoid seeing
   this warning, assign the appropriate driver or driver "generic 1.00.a " to
   instance plb_psb_bridge_i

  - plb_emc_0
INFO:MDT - List of peripherals addressable from processor instance
   ppc405_ppcjtag_chain : 

Building Directory Structure for ppc405_i



Generating platform libraries and device drivers ...

Running CopyFiles ...

Copying files for os uCOS-II_v2_86_a from
C:\edk_user_repository\Micrium\bsp\uCOS-II_v2_86_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\uCOS-II_v2
_86_a\ ...



Copying files for driver plbarb_v1_01_a from
C:\EDK\sw\XilinxProcessorIPLib\drivers\plbarb_v1_01_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\plbarb_v1_
01_a\ ...



Copying files for driver plb2opb_v1_00_a from
C:\EDK\sw\XilinxProcessorIPLib\drivers\plb2opb_v1_00_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\plb2opb_v1
_00_a\ ...



Copying files for driver opbarb_v1_02_a from
C:\EDK\sw\XilinxProcessorIPLib\drivers\opbarb_v1_02_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\opbarb_v1_
02_a\ ...



Copying files for driver gpio_v2_01_a from
C:\EDK\sw\XilinxProcessorIPLib\drivers\gpio_v2_01_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\gpio_v2_01
_a\ ...



Copying files for driver intc_v1_00_c from
C:\EDK\sw\XilinxProcessorIPLib\drivers\intc_v1_00_c\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\intc_v1_00
_c\ ...



Copying files for driver uartlite_v1_01_a from
C:\EDK\sw\XilinxProcessorIPLib\drivers\uartlite_v1_01_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\uartlite_v
1_01_a\ ...



Copying files for driver ms_rst_4regs_v1_00_a from
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\drivers\ms_rst_4regs_v1_00
_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\ms_rst_4re
gs_v1_00_a\ ...



Copying files for driver opb_slave1_v1_00_a from
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\drivers\opb_slave1_v1_00_a
\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\opb_slave1
_v1_00_a\ ...



Copying files for driver tmrctr_v1_00_b from
C:\EDK\sw\XilinxProcessorIPLib\drivers\tmrctr_v1_00_b\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\tmrctr_v1_
00_b\ ...



Copying files for driver cpu_ppc405_v1_00_a from
C:\EDK\sw\XilinxProcessorIPLib\drivers\cpu_ppc405_v1_00_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\cpu_ppc405
_v1_00_a\ ...



Running DRCs for OSes, Drivers and Libraries ... 
uC/OS-II DRC ...

Running generate for OS'es, Drivers and Libraries ... 



Running post_generate for OS'es, Drivers and Libraries ... 

Running make for Drivers and Libraries ... 

Configuring make for target include using:

make -s include "COMPILER=powerpc-eabi-gcc" "ARCHIVER=powerpc-eabi-ar"
"COMPILER_FLAGS= -O2 -c" "EXTRA_COMPILER_FLAGS=-g" 



Configuring make for target libs using:

make -s libs "COMPILER=powerpc-eabi-gcc" "ARCHIVER=powerpc-eabi-ar"
"COMPILER_FLAGS= -O2 -c" "EXTRA_COMPILER_FLAGS=-g" 
Compiling common


powerpc-eabi-ar: creating ../../../lib/libxil.a


Compiling ipif


Compiling bsp


Compiling plb_arbiter


Compiling plb_to_opb


Compiling opbarb


Compiling gpio


Compiling intc


Compiling uartlite


Compiling ms_rst_4regs


Compiling opb_slave1


Compiling tmrctr


Compiling cpu_ppc405



Libraries generated in
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\lib\ directory

Running execs_generate for OS'es, Drivers and Libraries ... 



Building Directory Structure for ppc405_ppcjtag_chain



Generating platform libraries and device drivers ...

Running CopyFiles ...

Copying files for os standalone_v1_00_a from
C:\EDK\sw\lib\bsp\standalone_v1_00_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_ppcjtag_chain\libsr
c\standalone_v1_00_a\ ...



Copying files for driver cpu_ppc405_v1_00_a from
C:\EDK\sw\XilinxProcessorIPLib\drivers\cpu_ppc405_v1_00_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_ppcjtag_chain\libsr
c\cpu_ppc405_v1_00_a\ ...



Running DRCs for OSes, Drivers and Libraries ... 



Running generate for OS'es, Drivers and Libraries ... 

Running post_generate for OS'es, Drivers and Libraries ... 

Running make for Drivers and Libraries ... 

Configuring make for target include using:

make -s include "COMPILER=powerpc-eabi-gcc" "ARCHIVER=powerpc-eabi-ar"
"COMPILER_FLAGS= -O2 -c" "EXTRA_COMPILER_FLAGS=-g" 



Configuring make for target libs using:

make -s libs "COMPILER=powerpc-eabi-gcc" "ARCHIVER=powerpc-eabi-ar"
"COMPILER_FLAGS= -O2 -c" "EXTRA_COMPILER_FLAGS=-g" 


Compiling common


powerpc-eabi-ar: creating ../../../lib/libxil.a


Compiling bsp


Compiling cpu_ppc405



Libraries generated in
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_ppcjtag_chain\lib\
directory

Running execs_generate for OS'es, Drivers and Libraries ... 

LibGen Done. 




Done!

At Local date and time: Tue May 12 19:51:35 2009
 xbash -q -c "cd /cygdrive/c/Baseline_9_Working_Folder/k-rtos-base-profile-task/; /usr/bin/make -f system.make program; exit;" started...

/usr/bin/bash: igncr: unknown option name


powerpc-eabi-gcc -O2 C:/Micrium/SOFTWARE/EvalBoards/Amirix/AP1000/GNU/EX1_OS/app.c  -o EX1_OS/executable.elf \
      -g    -I./ppc405_i/include/  -L./ppc405_i/lib/  \
  


powerpc-eabi-size EX1_OS/executable.elf 
   text	   data	    bss	    dec	    hex	filename
  28954	    508	  11964	  41426	   a1d2	EX1_OS/executable.elf





Done!

At Local date and time: Tue May 12 19:51:45 2009
 xbash -q -c "cd /cygdrive/c/Baseline_9_Working_Folder/k-rtos-base-profile-task/; /usr/bin/make -f system.make init_bram; exit;" started...

/usr/bin/bash: igncr: unknown option name


*********************************************
Initializing BRAM contents of the bitstream
*********************************************
bitinit system.mhs  -pe ppc405_i EX1_OS/executable.elf  \
-bt implementation/system.bit -o implementation/download.bit



bitinit version Xilinx EDK 9.1.02 Build EDK_J_SP2.4
Copyright (c) Xilinx Inc. 2002.

Parsing MHS File system.mhs...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/ppc405_v2_00_c/data/ppc405_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_v34_v1_02_a/data/plb_v34_v2_1_0.tcl
...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_bram_if_cntlr_v1_00_b/data/plb_bram_if
_cntlr_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb2opb_bridge_v1_01_a/data/plb2opb_bridge
_v2_1_0.tcl ...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/opb_intc_v1_00_c/data/opb_intc_v2_1_0.tcl
...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/jtagppc_cntlr_v2_00_a/data/jtagppc_cntlr_v
2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_emc_v2_00_a/data/plb_emc_v2_1_0.tcl
...



Overriding IP level properties ...
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\modified_plb_ddr
   _controller_v1_00_c\data\modified_plb_ddr_controller_v2_1_0.mpd line 50 -
   plb_ddr_controller_i (modified_plb_ddr_controller) tool is overriding
   PARAMETER C_FAMILY value to 
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 41 - bram (bram_block) tool is overriding PARAMETER C_FAMILY
   value to 
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 38 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_FAMILY value to 
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 38 - opb_intc_i (opb_intc) tool is overriding PARAMETER C_FAMILY
   value to 
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\plb_psb_bridge_v
   1_00_a\data\plb_psb_bridge_v2_1_0.mpd line 97 - plb_psb_bridge_i
   (plb_psb_bridge) tool is overriding PARAMETER C_FAMILY value to 
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\ppc405_v2_00_c\data\ppc405_v2_1_0.mpd
   line 45 - ppc405_ppcjtag_chain (ppc405) tcl is overriding PARAMETER
   C_ISOCM_DCR_HIGHADDR value to 0b0000010011
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\ppc405_v2_00_c\data\ppc405_v2_1_0.mpd
   line 47 - ppc405_ppcjtag_chain (ppc405) tcl is overriding PARAMETER
   C_DSOCM_DCR_HIGHADDR value to 0b0000100011
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\jtagppc_cntlr_v2_00_a\data\jtagppc_cntl
   r_v2_1_0.mpd line 35 - jtagppc_0 (jtagppc_cntlr) tool is overriding PARAMETER
   C_DEVICE value to 
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\ms_rst_4regs_v1_
   00_a\data\ms_rst_4regs_v2_1_0.mpd line 34 - ms_rst_4regs_0 (ms_rst_4regs)
   tool is overriding PARAMETER C_FAMILY value to 
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\opb_slave1_v1_00
   _a\data\opb_slave1_v2_1_0.mpd line 34 - opb_slave1_0 (opb_slave1) tool is
   overriding PARAMETER C_FAMILY value to 
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpio_v2_1_0.m
   pd line 40 - opb_gpio_0 (opb_gpio) tool is overriding PARAMETER C_FAMILY
   value to 
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_timer_v1_00_b\data\opb_timer_v2_1_0
   .mpd line 34 - opb_timer_0 (opb_timer) tool is overriding PARAMETER C_FAMILY
   value to 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/bram_if_cntlr_v1_00_b/data/bram_if_cntlr_v
2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/emc_common_v2_00_a/data/emc_common_v2_1_0.
tcl ...


Address Map for Processor ppc405_i
  (0b0000000000-0b0011111111) plb_bus	dcr_bus
  (0b0100000000-0b0111111111) plb2opb_bridge_i	dcr_bus
  (0b1000010000-0b1000010011) ppc405_i	
  (0b1000100000-0b1000100011) ppc405_i	
  (0000000000-0x1fffffff) plb_ddr_controller_i	plb_bus
  (0x29000000-0x29ffffff) opb_gpio_0	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4c000000-0x4c00ffff) RS232_1	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4d000000-0x4dffffff) opb_intc_i	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4f000000-0x4f00ffff) ms_rst_4regs_0	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4ff00000-0x4ff03fff) opb_slave1_0	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4fff0000-0x4fffffff) opb_timer_0	plb_bus->plb2opb_bridge_i->opb_bus
  (0x50000000-0x50ffffff) plb_emc_0	plb_bus
  (0xffff0000-0xffffffff) plb_bram_if_cntlr_i	plb_bus
Address Map for Processor ppc405_ppcjtag_chain
  (0b0000010000-0b0000010011) ppc405_ppcjtag_chain	
  (0b0000100000-0b0000100011) ppc405_ppcjtag_chain	

Initializing Memory...
Checking ELFs associated with PPC405 instance ppc405_i for overlap...


Analyzing file EX1_OS/executable.elf...
Running Data2Mem with the following command:
data2mem -bm "implementation/system_bd" -bt "implementation/system.bit"  -bd
"EX1_OS/executable.elf" tag ppc405_i  -o b implementation/download.bit 


Memory Initialization completed successfully.





Done!

At Local date and time: Tue May 12 19:54:04 2009
 xbash -q -c "cd /cygdrive/c/Baseline_9_Working_Folder/k-rtos-base-profile-task/; /usr/bin/make -f system.make swclean; exit;" started...

rm -rf ppc405_i/lib/
rm -rf ppc405_ppcjtag_chain/lib/
rm -f libgen.log
rm -f EX1_OS/executable.elf 



/usr/bin/bash: igncr: unknown option name




Done!

At Local date and time: Tue May 12 19:54:09 2009
 xbash -q -c "cd /cygdrive/c/Baseline_9_Working_Folder/k-rtos-base-profile-task/; /usr/bin/make -f system.make libs; exit;" started...

*********************************************
Creating software libraries...
*********************************************
libgen -mhs system.mhs -p xc2vp100ff1704-6  system.mss


/usr/bin/bash: igncr: unknown option name


libgen
Xilinx EDK 9.1.02 Build EDK_J_SP2.4
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.



Command Line: libgen -mhs system.mhs -p xc2vp100ff1704-6 system.mss 



Output Directory (-od)		: C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\
Part (-p)			: virtex2p

Software Specification file	: system.mss


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/ppc405_v2_00_c/data/ppc405_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_v34_v1_02_a/data/plb_v34_v2_1_0.tcl
...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_bram_if_cntlr_v1_00_b/data/plb_bram_if
_cntlr_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb2opb_bridge_v1_01_a/data/plb2opb_bridge
_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/opb_intc_v1_00_c/data/opb_intc_v2_1_0.tcl
...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/jtagppc_cntlr_v2_00_a/data/jtagppc_cntlr_v
2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_emc_v2_00_a/data/plb_emc_v2_1_0.tcl
...



Overriding IP level properties ...
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\modified_plb_ddr
   _controller_v1_00_c\data\modified_plb_ddr_controller_v2_1_0.mpd line 50 -
   plb_ddr_controller_i (modified_plb_ddr_controller) tool is overriding
   PARAMETER C_FAMILY value to virtex2p
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 41 - bram (bram_block) tool is overriding PARAMETER C_FAMILY
   value to virtex2p
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 38 - opb_intc_i (opb_intc) tool is overriding PARAMETER C_FAMILY
   value to virtex2p
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\ppc405_v2_00_c\data\ppc405_v2_1_0.mpd
   line 45 - ppc405_ppcjtag_chain (ppc405) tcl is overriding PARAMETER
   C_ISOCM_DCR_HIGHADDR value to 0b0000010011
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\ppc405_v2_00_c\data\ppc405_v2_1_0.mpd
   line 47 - ppc405_ppcjtag_chain (ppc405) tcl is overriding PARAMETER
   C_DSOCM_DCR_HIGHADDR value to 0b0000100011
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\jtagppc_cntlr_v2_00_a\data\jtagppc_cntl
   r_v2_1_0.mpd line 35 - jtagppc_0 (jtagppc_cntlr) tool is overriding PARAMETER
   C_DEVICE value to 2vp100
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpio_v2_1_0.m
   pd line 40 - opb_gpio_0 (opb_gpio) tool is overriding PARAMETER C_FAMILY
   value to virtex2p


INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_timer_v1_00_b\data\opb_timer_v2_1_0
   .mpd line 34 - opb_timer_0 (opb_timer) tool is overriding PARAMETER C_FAMILY
   value to virtex2p

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/bram_if_cntlr_v1_00_b/data/bram_if_cntlr_v
2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/emc_common_v2_00_a/data/emc_common_v2_1_0.
tcl ...


Address Map for Processor ppc405_i
  (0b0000000000-0b0011111111) plb_bus	dcr_bus
  (0b0100000000-0b0111111111) plb2opb_bridge_i	dcr_bus
  (0b1000010000-0b1000010011) ppc405_i	
  (0b1000100000-0b1000100011) ppc405_i	
  (0000000000-0x1fffffff) plb_ddr_controller_i	plb_bus
  (0x29000000-0x29ffffff) opb_gpio_0	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4c000000-0x4c00ffff) RS232_1	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4d000000-0x4dffffff) opb_intc_i	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4f000000-0x4f00ffff) ms_rst_4regs_0	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4ff00000-0x4ff03fff) opb_slave1_0	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4fff0000-0x4fffffff) opb_timer_0	plb_bus->plb2opb_bridge_i->opb_bus
  (0x50000000-0x50ffffff) plb_emc_0	plb_bus
  (0xffff0000-0xffffffff) plb_bram_if_cntlr_i	plb_bus
Address Map for Processor ppc405_ppcjtag_chain
  (0b0000010000-0b0000010011) ppc405_ppcjtag_chain	
  (0b0000100000-0b0000100011) ppc405_ppcjtag_chain	

Check platform address map ...

Overriding system level properties ...
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 41 - plb_bus (plb_v34) tool is overriding PARAMETER C_PLB_NUM_MASTERS
   value to 3
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 43 - plb_bus (plb_v34) tool is overriding PARAMETER C_PLB_MID_WIDTH
   value to 2
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 44 - plb_bus (plb_v34) tool is overriding PARAMETER C_PLB_AWIDTH value
   to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 45 - plb_bus (plb_v34) tool is overriding PARAMETER C_PLB_DWIDTH value
   to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 49 - plb_bus (plb_v34) tool is overriding PARAMETER C_DCR_AWIDTH value
   to 10
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 50 - plb_bus (plb_v34) tool is overriding PARAMETER C_DCR_DWIDTH value
   to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\modified_plb_ddr
   _controller_v1_00_c\data\modified_plb_ddr_controller_v2_1_0.mpd line 53 -
   plb_ddr_controller_i (modified_plb_ddr_controller) tool is overriding
   PARAMETER C_PLB_NUM_MASTERS value to 3
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\modified_plb_ddr
   _controller_v1_00_c\data\modified_plb_ddr_controller_v2_1_0.mpd line 54 -
   plb_ddr_controller_i (modified_plb_ddr_controller) tool is overriding
   PARAMETER C_PLB_MID_WIDTH value to 2
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\modified_plb_ddr
   _controller_v1_00_c\data\modified_plb_ddr_controller_v2_1_0.mpd line 55 -
   plb_ddr_controller_i (modified_plb_ddr_controller) tool is overriding
   PARAMETER C_PLB_AWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\modified_plb_ddr
   _controller_v1_00_c\data\modified_plb_ddr_controller_v2_1_0.mpd line 56 -
   plb_ddr_controller_i (modified_plb_ddr_controller) tool is overriding
   PARAMETER C_PLB_DWIDTH value to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\data\plb_bram
   _if_cntlr_v2_1_0.mpd line 42 - plb_bram_if_cntlr_i (plb_bram_if_cntlr) tool
   is overriding PARAMETER c_num_masters value to 3
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\data\plb_bram
   _if_cntlr_v2_1_0.mpd line 46 - plb_bram_if_cntlr_i (plb_bram_if_cntlr) tool
   is overriding PARAMETER c_plb_dwidth value to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\data\plb_bram
   _if_cntlr_v2_1_0.mpd line 47 - plb_bram_if_cntlr_i (plb_bram_if_cntlr) tool
   is overriding PARAMETER c_plb_awidth value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\data\plb_bram
   _if_cntlr_v2_1_0.mpd line 49 - plb_bram_if_cntlr_i (plb_bram_if_cntlr) tool
   is overriding PARAMETER c_plb_mid_width value to 2


INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 38 - bram (bram_block) tool is overriding PARAMETER C_PORT_DWIDTH
   value to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 39 - bram (bram_block) tool is overriding PARAMETER C_PORT_AWIDTH
   value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 40 - bram (bram_block) tool is overriding PARAMETER C_NUM_WE
   value to 8
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 48 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_PLB_AWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 49 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_PLB_DWIDTH value to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 50 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_PLB_NUM_MASTERS value to 3
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 51 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_PLB_MID_WIDTH value to 2
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 52 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 53 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 56 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_DCR_AWIDTH value to 10
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 57 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_DCR_DWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 36 - opb_bus (opb_v20) tool is overriding PARAMETER C_OPB_AWIDTH value
   to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 37 - opb_bus (opb_v20) tool is overriding PARAMETER C_OPB_DWIDTH value
   to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 38 - opb_bus (opb_v20) tool is overriding PARAMETER C_NUM_MASTERS value
   to 2
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 39 - opb_bus (opb_v20) tool is overriding PARAMETER C_NUM_SLAVES value
   to 7
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 42 - opb_intc_i (opb_intc) tool is overriding PARAMETER C_OPB_AWIDTH
   value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 43 - opb_intc_i (opb_intc) tool is overriding PARAMETER C_OPB_DWIDTH
   value to 32
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core_v2_1_0.tc
l ...
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 46 - opb_intc_i (opb_intc) tcl is overriding PARAMETER
   C_NUM_INTR_INPUTS value to 21
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core_v2_1_0.tc
l ...
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 47 - opb_intc_i (opb_intc) tcl is overriding PARAMETER C_KIND_OF_INTR
   value to 0b00000000000000000000000001000000
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core_v2_1_0.tc
l ...


INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 48 - opb_intc_i (opb_intc) tcl is overriding PARAMETER C_KIND_OF_EDGE
   value to 0b00000000000000000000000001000000
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core_v2_1_0.tc
l ...
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 49 - opb_intc_i (opb_intc) tcl is overriding PARAMETER C_KIND_OF_LVL
   value to 0b00000000000000000000000000000001
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_uartlite_v1_00_b\data\opb_uartlite_
   v2_1_0.mpd line 37 - RS232_1 (opb_uartlite) tool is overriding PARAMETER
   C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_uartlite_v1_00_b\data\opb_uartlite_
   v2_1_0.mpd line 38 - RS232_1 (opb_uartlite) tool is overriding PARAMETER
   C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\opbslave_ext_bri
   dge_v3_10_a\data\opbslave_ext_bridge_v2_1_0.mpd line 20 -
   opbslave_ext_bridge_i (opbslave_ext_bridge) tool is overriding PARAMETER
   C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\opbslave_ext_bri
   dge_v3_10_a\data\opbslave_ext_bridge_v2_1_0.mpd line 21 -
   opbslave_ext_bridge_i (opbslave_ext_bridge) tool is overriding PARAMETER
   C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\plb_psb_bridge_v
   1_00_a\data\plb_psb_bridge_v2_1_0.mpd line 87 - plb_psb_bridge_i
   (plb_psb_bridge) tool is overriding PARAMETER C_PLB_NUM_MASTERS value to 3
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\plb_psb_bridge_v
   1_00_a\data\plb_psb_bridge_v2_1_0.mpd line 88 - plb_psb_bridge_i
   (plb_psb_bridge) tool is overriding PARAMETER C_PLB_MID_WIDTH value to 2
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\plb_psb_bridge_v
   1_00_a\data\plb_psb_bridge_v2_1_0.mpd line 93 - plb_psb_bridge_i
   (plb_psb_bridge) tool is overriding PARAMETER C_PLB_AWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\plb_psb_bridge_v
   1_00_a\data\plb_psb_bridge_v2_1_0.mpd line 94 - plb_psb_bridge_i
   (plb_psb_bridge) tool is overriding PARAMETER C_PLB_DWIDTH value to 64
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\dcr_v29_v1_00_a\data\dcr_v29_v2_1_0.mpd
   line 38 - dcr_bus (dcr_v29) tool is overriding PARAMETER C_DCR_NUM_SLAVES
   value to 2
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\dcr_v29_v1_00_a\data\dcr_v29_v2_1_0.mpd
   line 39 - dcr_bus (dcr_v29) tool is overriding PARAMETER C_DCR_AWIDTH value
   to 10
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\dcr_v29_v1_00_a\data\dcr_v29_v2_1_0.mpd
   line 40 - dcr_bus (dcr_v29) tool is overriding PARAMETER C_DCR_DWIDTH value
   to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\ms_rst_4regs_v1_
   00_a\data\ms_rst_4regs_v2_1_0.mpd line 31 - ms_rst_4regs_0 (ms_rst_4regs)
   tool is overriding PARAMETER C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\ms_rst_4regs_v1_
   00_a\data\ms_rst_4regs_v2_1_0.mpd line 32 - ms_rst_4regs_0 (ms_rst_4regs)
   tool is overriding PARAMETER C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\opb_slave1_v1_00
   _a\data\opb_slave1_v2_1_0.mpd line 31 - opb_slave1_0 (opb_slave1) tool is
   overriding PARAMETER C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\opb_slave1_v1_00
   _a\data\opb_slave1_v2_1_0.mpd line 32 - opb_slave1_0 (opb_slave1) tool is
   overriding PARAMETER C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_emc_v2_00_a\data\plb_emc_v2_1_0.mpd
   line 38 - plb_emc_0 (plb_emc) tool is overriding PARAMETER C_NUM_MASTERS
   value to 3
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_emc_v2_00_a\data\plb_emc_v2_1_0.mpd
   line 92 - plb_emc_0 (plb_emc) tool is overriding PARAMETER C_PLB_DWIDTH value
   to 64


INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_emc_v2_00_a\data\plb_emc_v2_1_0.mpd
   line 93 - plb_emc_0 (plb_emc) tool is overriding PARAMETER C_PLB_AWIDTH value
   to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_emc_v2_00_a\data\plb_emc_v2_1_0.mpd
   line 96 - plb_emc_0 (plb_emc) tool is overriding PARAMETER C_PLB_MID_WIDTH
   value to 2
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpio_v2_1_0.m
   pd line 38 - opb_gpio_0 (opb_gpio) tool is overriding PARAMETER C_OPB_AWIDTH
   value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpio_v2_1_0.m
   pd line 39 - opb_gpio_0 (opb_gpio) tool is overriding PARAMETER C_OPB_DWIDTH
   value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_timer_v1_00_b\data\opb_timer_v2_1_0
   .mpd line 41 - opb_timer_0 (opb_timer) tool is overriding PARAMETER
   C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_timer_v1_00_b\data\opb_timer_v2_1_0
   .mpd line 42 - opb_timer_0 (opb_timer) tool is overriding PARAMETER
   C_OPB_DWIDTH value to 32

Running system level Update ...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core_v2_1_0.tc
l ...

Check platform configuration ...
INFO:MDT - IPNAME:modified_plb_ddr_controller INSTANCE:plb_ddr_controller_i -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs line 143 -
   An example UCF for this core is available and must be modified for use in the
   system. Please refer to the EDK Getting Started guide for the location of
   this file.
IPNAME:plb_v34 INSTANCE:plb_bus -
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs line 129 - 3
master(s) : 5 slave(s)
IPNAME:opb_v20 INSTANCE:opb_bus -
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs line 205 - 2
master(s) : 7 slave(s)
IPNAME:dcr_v29 INSTANCE:dcr_bus -
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs line 338 - 1
master(s) : 2 slave(s)

Check port drivers...



Performing Clock DRCs...

WARNING:MDT - No Top-level Input clock for the design. 


INFO:MDT - The following PARAMETERs of os uCOS-II are ignored as their category
   selection PARAMETER uC-Probe is set to "false" in MSS 
WARNING:MDT - C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mss
   line 20 - Ignoring PARAMETER uC-Probe  ...
WARNING:MDT - C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mss
   line 54 - PARAMETER use_dcr is deprecated !. The parameter USE_DCR for the
   intc driver has been deprecated.  Any reference to this parameter in the MSS
   file will be ignored..
   To avoid seeing this Warning again, please remove PARAMETER use_dcr.
INFO:MDT - List of peripherals addressable from processor instance ppc405_i : 
  - plb_bus
  - plb2opb_bridge_i
  - plb_ddr_controller_i
WARNING:MDT - C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs
   line 143 - No Driver Found for instance plb_ddr_controller_i. To avoid seeing
   this warning, assign the appropriate driver or driver "generic 1.00.a " to
   instance plb_ddr_controller_i

  - plb_bram_if_cntlr_i
WARNING:MDT - C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs
   line 169 - No Driver Found for instance plb_bram_if_cntlr_i. To avoid seeing
   this warning, assign the appropriate driver or driver "generic 1.00.a " to
   instance plb_bram_if_cntlr_i

  - opb_bus
  - opb_gpio_0
  - opb_intc_i
  - RS232_1
  - ms_rst_4regs_0
  - opb_slave1_0
  - opb_timer_0
  - plb_psb_bridge_i
WARNING:MDT - C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\system.mhs
   line 306 - No Driver Found for instance plb_psb_bridge_i. To avoid seeing
   this warning, assign the appropriate driver or driver "generic 1.00.a " to
   instance plb_psb_bridge_i

  - plb_emc_0
INFO:MDT - List of peripherals addressable from processor instance
   ppc405_ppcjtag_chain : 

Building Directory Structure for ppc405_i



Generating platform libraries and device drivers ...

Running CopyFiles ...

Copying files for os uCOS-II_v2_86_a from
C:\edk_user_repository\Micrium\bsp\uCOS-II_v2_86_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\uCOS-II_v2
_86_a\ ...



Copying files for driver plbarb_v1_01_a from
C:\EDK\sw\XilinxProcessorIPLib\drivers\plbarb_v1_01_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\plbarb_v1_
01_a\ ...



Copying files for driver plb2opb_v1_00_a from
C:\EDK\sw\XilinxProcessorIPLib\drivers\plb2opb_v1_00_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\plb2opb_v1
_00_a\ ...



Copying files for driver opbarb_v1_02_a from
C:\EDK\sw\XilinxProcessorIPLib\drivers\opbarb_v1_02_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\opbarb_v1_
02_a\ ...



Copying files for driver gpio_v2_01_a from
C:\EDK\sw\XilinxProcessorIPLib\drivers\gpio_v2_01_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\gpio_v2_01
_a\ ...



Copying files for driver intc_v1_00_c from
C:\EDK\sw\XilinxProcessorIPLib\drivers\intc_v1_00_c\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\intc_v1_00
_c\ ...



Copying files for driver uartlite_v1_01_a from
C:\EDK\sw\XilinxProcessorIPLib\drivers\uartlite_v1_01_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\uartlite_v
1_01_a\ ...



Copying files for driver ms_rst_4regs_v1_00_a from
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\drivers\ms_rst_4regs_v1_00
_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\ms_rst_4re
gs_v1_00_a\ ...



Copying files for driver opb_slave1_v1_00_a from
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\drivers\opb_slave1_v1_00_a
\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\opb_slave1
_v1_00_a\ ...



Copying files for driver tmrctr_v1_00_b from
C:\EDK\sw\XilinxProcessorIPLib\drivers\tmrctr_v1_00_b\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\tmrctr_v1_
00_b\ ...



Copying files for driver cpu_ppc405_v1_00_a from
C:\EDK\sw\XilinxProcessorIPLib\drivers\cpu_ppc405_v1_00_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\libsrc\cpu_ppc405
_v1_00_a\ ...



Running DRCs for OSes, Drivers and Libraries ... 
uC/OS-II DRC ...



Running generate for OS'es, Drivers and Libraries ... 



Running post_generate for OS'es, Drivers and Libraries ... 

Running make for Drivers and Libraries ... 

Configuring make for target include using:

make -s include "COMPILER=powerpc-eabi-gcc" "ARCHIVER=powerpc-eabi-ar"
"COMPILER_FLAGS= -O2 -c" "EXTRA_COMPILER_FLAGS=-g" 



Configuring make for target libs using:

make -s libs "COMPILER=powerpc-eabi-gcc" "ARCHIVER=powerpc-eabi-ar"
"COMPILER_FLAGS= -O2 -c" "EXTRA_COMPILER_FLAGS=-g" 
Compiling common


powerpc-eabi-ar: creating ../../../lib/libxil.a


Compiling ipif


Compiling bsp


Compiling plb_arbiter


Compiling plb_to_opb


Compiling opbarb


Compiling gpio


Compiling intc


Compiling uartlite


Compiling ms_rst_4regs


Compiling opb_slave1


Compiling tmrctr


Compiling cpu_ppc405



Libraries generated in
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_i\lib\ directory

Running execs_generate for OS'es, Drivers and Libraries ... 

Building Directory Structure for ppc405_ppcjtag_chain



Generating platform libraries and device drivers ...

Running CopyFiles ...

Copying files for os standalone_v1_00_a from
C:\EDK\sw\lib\bsp\standalone_v1_00_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_ppcjtag_chain\libsr
c\standalone_v1_00_a\ ...



Copying files for driver cpu_ppc405_v1_00_a from
C:\EDK\sw\XilinxProcessorIPLib\drivers\cpu_ppc405_v1_00_a\src\ to
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_ppcjtag_chain\libsr
c\cpu_ppc405_v1_00_a\ ...



Running DRCs for OSes, Drivers and Libraries ... 

Running generate for OS'es, Drivers and Libraries ... 

Running post_generate for OS'es, Drivers and Libraries ... 

Running make for Drivers and Libraries ... 

Configuring make for target include using:

make -s include "COMPILER=powerpc-eabi-gcc" "ARCHIVER=powerpc-eabi-ar"
"COMPILER_FLAGS= -O2 -c" "EXTRA_COMPILER_FLAGS=-g" 



Configuring make for target libs using:

make -s libs "COMPILER=powerpc-eabi-gcc" "ARCHIVER=powerpc-eabi-ar"
"COMPILER_FLAGS= -O2 -c" "EXTRA_COMPILER_FLAGS=-g" 
Compiling common


Compiling bsp


powerpc-eabi-ar: creating ../../../lib/libxil.a


Compiling cpu_ppc405



Libraries generated in
C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\ppc405_ppcjtag_chain\lib\
directory

Running execs_generate for OS'es, Drivers and Libraries ... 

LibGen Done. 




Done!

At Local date and time: Tue May 12 19:54:46 2009
 xbash -q -c "cd /cygdrive/c/Baseline_9_Working_Folder/k-rtos-base-profile-task/; /usr/bin/make -f system.make program; exit;" started...

powerpc-eabi-gcc -O2 C:/Micrium/SOFTWARE/EvalBoards/Amirix/AP1000/GNU/EX1_OS/app.c  -o EX1_OS/executable.elf \
      -g    -I./ppc405_i/include/  -L./ppc405_i/lib/  \
  


/usr/bin/bash: igncr: unknown option name


powerpc-eabi-size EX1_OS/executable.elf 
   text	   data	    bss	    dec	    hex	filename
  28774	    508	  11968	  41250	   a122	EX1_OS/executable.elf





Done!

At Local date and time: Tue May 12 19:54:51 2009
 xbash -q -c "cd /cygdrive/c/Baseline_9_Working_Folder/k-rtos-base-profile-task/; /usr/bin/make -f system.make init_bram; exit;" started...

*********************************************
Initializing BRAM contents of the bitstream
*********************************************
bitinit system.mhs  -pe ppc405_i EX1_OS/executable.elf  \
-bt implementation/system.bit -o implementation/download.bit


/usr/bin/bash: igncr: unknown option name



bitinit version Xilinx EDK 9.1.02 Build EDK_J_SP2.4
Copyright (c) Xilinx Inc. 2002.

Parsing MHS File system.mhs...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/ppc405_v2_00_c/data/ppc405_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_v34_v1_02_a/data/plb_v34_v2_1_0.tcl
...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_bram_if_cntlr_v1_00_b/data/plb_bram_if
_cntlr_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb2opb_bridge_v1_01_a/data/plb2opb_bridge
_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/opb_intc_v1_00_c/data/opb_intc_v2_1_0.tcl
...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/jtagppc_cntlr_v2_00_a/data/jtagppc_cntlr_v
2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_emc_v2_00_a/data/plb_emc_v2_1_0.tcl
...

Overriding IP level properties ...
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\modified_plb_ddr
   _controller_v1_00_c\data\modified_plb_ddr_controller_v2_1_0.mpd line 50 -
   plb_ddr_controller_i (modified_plb_ddr_controller) tool is overriding
   PARAMETER C_FAMILY value to 
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 41 - bram (bram_block) tool is overriding PARAMETER C_FAMILY
   value to 
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 38 - plb2opb_bridge_i (plb2opb_bridge) tool is overriding
   PARAMETER C_FAMILY value to 
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.m
   pd line 38 - opb_intc_i (opb_intc) tool is overriding PARAMETER C_FAMILY
   value to 
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\plb_psb_bridge_v
   1_00_a\data\plb_psb_bridge_v2_1_0.mpd line 97 - plb_psb_bridge_i
   (plb_psb_bridge) tool is overriding PARAMETER C_FAMILY value to 
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\ppc405_v2_00_c\data\ppc405_v2_1_0.mpd
   line 45 - ppc405_ppcjtag_chain (ppc405) tcl is overriding PARAMETER
   C_ISOCM_DCR_HIGHADDR value to 0b0000010011
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\ppc405_v2_00_c\data\ppc405_v2_1_0.mpd
   line 47 - ppc405_ppcjtag_chain (ppc405) tcl is overriding PARAMETER
   C_DSOCM_DCR_HIGHADDR value to 0b0000100011
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\jtagppc_cntlr_v2_00_a\data\jtagppc_cntl
   r_v2_1_0.mpd line 35 - jtagppc_0 (jtagppc_cntlr) tool is overriding PARAMETER
   C_DEVICE value to 
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\ms_rst_4regs_v1_
   00_a\data\ms_rst_4regs_v2_1_0.mpd line 34 - ms_rst_4regs_0 (ms_rst_4regs)
   tool is overriding PARAMETER C_FAMILY value to 
INFO:MDT -
   C:\Baseline_9_Working_Folder\k-rtos-base-profile-task\pcores\opb_slave1_v1_00
   _a\data\opb_slave1_v2_1_0.mpd line 34 - opb_slave1_0 (opb_slave1) tool is
   overriding PARAMETER C_FAMILY value to 
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpio_v2_1_0.m
   pd line 40 - opb_gpio_0 (opb_gpio) tool is overriding PARAMETER C_FAMILY
   value to 
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_timer_v1_00_b\data\opb_timer_v2_1_0
   .mpd line 34 - opb_timer_0 (opb_timer) tool is overriding PARAMETER C_FAMILY
   value to 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/bram_if_cntlr_v1_00_b/data/bram_if_cntlr_v
2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/emc_common_v2_00_a/data/emc_common_v2_1_0.
tcl ...


Address Map for Processor ppc405_i
  (0b0000000000-0b0011111111) plb_bus	dcr_bus
  (0b0100000000-0b0111111111) plb2opb_bridge_i	dcr_bus
  (0b1000010000-0b1000010011) ppc405_i	
  (0b1000100000-0b1000100011) ppc405_i	
  (0000000000-0x1fffffff) plb_ddr_controller_i	plb_bus
  (0x29000000-0x29ffffff) opb_gpio_0	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4c000000-0x4c00ffff) RS232_1	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4d000000-0x4dffffff) opb_intc_i	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4f000000-0x4f00ffff) ms_rst_4regs_0	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4ff00000-0x4ff03fff) opb_slave1_0	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4fff0000-0x4fffffff) opb_timer_0	plb_bus->plb2opb_bridge_i->opb_bus
  (0x50000000-0x50ffffff) plb_emc_0	plb_bus
  (0xffff0000-0xffffffff) plb_bram_if_cntlr_i	plb_bus
Address Map for Processor ppc405_ppcjtag_chain
  (0b0000010000-0b0000010011) ppc405_ppcjtag_chain	
  (0b0000100000-0b0000100011) ppc405_ppcjtag_chain	

Initializing Memory...
Checking ELFs associated with PPC405 instance ppc405_i for overlap...


Analyzing file EX1_OS/executable.elf...
Running Data2Mem with the following command:
data2mem -bm "implementation/system_bd" -bt "implementation/system.bit"  -bd
"EX1_OS/executable.elf" tag ppc405_i  -o b implementation/download.bit 


Memory Initialization completed successfully.





Done!

