 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 10
Design : fp_add
Version: U-2022.12
Date   : Mon Jun 30 18:57:03 2025
****************************************

Operating Conditions: slow   Library: slow
Wire Load Model Mode: top

  Startpoint: pip4_frac_reg[50]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pip5_frac_reg[38]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.50       0.50
  pip4_frac_reg[50]/CK (DFFSX4)            0.00       0.50 r
  pip4_frac_reg[50]/QN (DFFSX4)            0.43       0.93 f
  U5163/Y (NOR2X1)                         0.16       1.10 r
  U5164/Y (NAND4X1)                        0.14       1.24 f
  U5165/Y (CLKINVX2)                       0.08       1.31 r
  U5170/Y (NAND2X2)                        0.07       1.38 f
  U3406/Y (CLKINVX4)                       0.13       1.51 r
  U5172/Y (NAND2X4)                        0.11       1.62 f
  U5197/Y (AOI2BB2X2)                      0.27       1.89 f
  U5207/Y (NAND3X1)                        0.12       2.01 r
  U5210/Y (NOR2X2)                         0.07       2.08 f
  U5211/Y (NAND2X2)                        0.12       2.20 r
  U5212/Y (INVX1)                          0.07       2.27 f
  U4116/Y (OAI2BB1XL)                      0.19       2.46 f
  U5118/Y (OR2X2)                          0.26       2.72 f
  U5255/Y (AOI21X4)                        0.19       2.91 r
  U5256/Y (NAND3X1)                        0.10       3.01 f
  U5261/Y (OAI2BB1X4)                      0.23       3.24 f
  U5262/Y (MXI2X4)                         0.26       3.51 r
  U5265/Y (INVX8)                          0.06       3.57 f
  U5268/Y (NAND2X4)                        0.09       3.66 r
  U5269/Y (INVX4)                          0.05       3.71 f
  U3375/Y (BUFX8)                          0.17       3.88 f
  U5397/Y (AOI22XL)                        0.24       4.12 r
  U3353/Y (NAND2X1)                        0.17       4.30 f
  U7009/Y (AOI211X1)                       0.32       4.61 r
  U7145/Y (INVXL)                          0.07       4.69 f
  U7148/Y (OAI211XL)                       0.23       4.92 r
  U7149/Y (OAI21X1)                        0.14       5.06 f
  U5104/Y (AOI22X1)                        0.22       5.28 r
  pip5_frac_reg[38]/D (DFFSX4)             0.00       5.28 r
  data arrival time                                   5.28

  clock clk (rise edge)                    5.00       5.00
  clock network delay (ideal)              0.50       5.50
  clock uncertainty                       -0.10       5.40
  pip5_frac_reg[38]/CK (DFFSX4)            0.00       5.40 r
  library setup time                      -0.12       5.28
  data required time                                  5.28
  -----------------------------------------------------------
  data required time                                  5.28
  data arrival time                                  -5.28
  -----------------------------------------------------------
  slack (MET)                                         0.00


  Startpoint: pip2_operand_1_reg[11]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pip3_frac_reg[47]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.50       0.50
  pip2_operand_1_reg[11]/CK (DFFSX1)       0.00       0.50 r
  pip2_operand_1_reg[11]/Q (DFFSX1)        0.58       1.08 r
  U5578/Y (NOR2X1)                         0.08       1.15 f
  U5579/Y (NOR2X1)                         0.18       1.34 r
  U5120/Y (OAI21XL)                        0.14       1.47 f
  U5612/Y (NOR2X1)                         0.16       1.64 r
  U5614/Y (NAND3X1)                        0.12       1.76 f
  U5615/Y (AOI2BB2X4)                      0.25       2.01 f
  U3416/Y (OAI21XL)                        0.22       2.23 r
  U3509/Y (NAND2XL)                        0.12       2.35 f
  U5130/Y (OAI21XL)                        0.16       2.51 r
  U5790/Y (OAI2BB1X1)                      0.23       2.74 r
  U4138/Y (NAND2X1)                        0.10       2.84 f
  U3423/Y (OR2XL)                          0.25       3.09 f
  U5796/Y (NAND2X1)                        0.11       3.20 r
  U5799/Y (MXI2X1)                         0.12       3.33 f
  U5125/Y (OR3XL)                          0.33       3.66 f
  U5814/Y (OAI21XL)                        0.20       3.86 r
  U5830/Y (AOI2BB1X2)                      0.23       4.09 r
  U5857/Y (NAND2X1)                        0.10       4.19 f
  U5860/Y (NAND2X1)                        0.14       4.34 r
  U5868/Y (NAND2X1)                        0.08       4.42 f
  U3430/Y (OAI2BB1X1)                      0.24       4.66 f
  U5936/Y (OAI211X1)                       0.24       4.90 r
  U5937/Y (XOR2X1)                         0.24       5.13 f
  pip3_frac_reg[47]/D (DFFSX1)             0.00       5.13 f
  data arrival time                                   5.13

  clock clk (rise edge)                    5.00       5.00
  clock network delay (ideal)              0.50       5.50
  clock uncertainty                       -0.10       5.40
  pip3_frac_reg[47]/CK (DFFSX1)            0.00       5.40 r
  library setup time                      -0.26       5.14
  data required time                                  5.14
  -----------------------------------------------------------
  data required time                                  5.14
  data arrival time                                  -5.13
  -----------------------------------------------------------
  slack (MET)                                         0.00


  Startpoint: pip1_shift_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pip2_sticky2_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.50       0.50
  pip1_shift_reg[1]/CK (DFFSX1)            0.00       0.50 r
  pip1_shift_reg[1]/Q (DFFSX1)             0.73       1.23 r
  U3409/Y (OR2XL)                          0.34       1.57 r
  U5107/Y (CLKINVX3)                       0.55       2.12 f
  U6152/Y (NAND2XL)                        0.21       2.33 r
  U4641/Y (NAND4XL)                        0.18       2.51 f
  U6322/Y (INVXL)                          0.11       2.62 r
  U4551/Y (MXI2XL)                         0.13       2.74 f
  U3517/Y (OAI2BB1XL)                      0.27       3.02 f
  U7260/Y (NOR3XL)                         0.25       3.26 r
  U7263/Y (NAND3XL)                        0.17       3.43 f
  U3505/Y (AOI222XL)                       0.45       3.88 r
  U4232/Y (NAND4BBXL)                      0.17       4.04 f
  U7266/Y (NOR3XL)                         0.24       4.29 r
  U7271/Y (NAND4XL)                        0.13       4.42 f
  U7274/Y (AOI22XL)                        0.18       4.59 r
  U7291/Y (NAND4XL)                        0.14       4.73 f
  U7292/Y (NOR2XL)                         0.16       4.89 r
  U7313/Y (OAI21XL)                        0.12       5.02 f
  U7314/Y (AOI22XL)                        0.24       5.26 r
  pip2_sticky2_reg/D (DFFSX2)              0.00       5.26 r
  data arrival time                                   5.26

  clock clk (rise edge)                    5.00       5.00
  clock network delay (ideal)              0.50       5.50
  clock uncertainty                       -0.10       5.40
  pip2_sticky2_reg/CK (DFFSX2)             0.00       5.40 r
  library setup time                      -0.14       5.26
  data required time                                  5.26
  -----------------------------------------------------------
  data required time                                  5.26
  data arrival time                                  -5.26
  -----------------------------------------------------------
  slack (MET)                                         0.00


  Startpoint: pip4_frac_reg[50]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pip5_frac_reg[49]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.50       0.50
  pip4_frac_reg[50]/CK (DFFSX4)            0.00       0.50 r
  pip4_frac_reg[50]/QN (DFFSX4)            0.43       0.93 f
  U5163/Y (NOR2X1)                         0.16       1.10 r
  U5164/Y (NAND4X1)                        0.14       1.24 f
  U5165/Y (CLKINVX2)                       0.08       1.31 r
  U5170/Y (NAND2X2)                        0.07       1.38 f
  U3406/Y (CLKINVX4)                       0.13       1.51 r
  U5172/Y (NAND2X4)                        0.11       1.62 f
  U5197/Y (AOI2BB2X2)                      0.27       1.89 f
  U5207/Y (NAND3X1)                        0.12       2.01 r
  U5210/Y (NOR2X2)                         0.07       2.08 f
  U5211/Y (NAND2X2)                        0.12       2.20 r
  U5212/Y (INVX1)                          0.07       2.27 f
  U4116/Y (OAI2BB1XL)                      0.19       2.46 f
  U5118/Y (OR2X2)                          0.26       2.72 f
  U5255/Y (AOI21X4)                        0.19       2.91 r
  U5256/Y (NAND3X1)                        0.10       3.01 f
  U5261/Y (OAI2BB1X4)                      0.23       3.24 f
  U5263/Y (MXI2X4)                         0.22       3.46 f
  U5266/Y (NAND2BX4)                       0.28       3.74 f
  U3377/Y (INVX4)                          0.21       3.95 r
  U6986/Y (NAND2XL)                        0.10       4.05 f
  U3897/Y (NAND4X1)                        0.16       4.21 r
  U7022/Y (OAI2BB1X1)                      0.21       4.42 r
  U3349/Y (NOR2X1)                         0.08       4.50 f
  U3344/Y (MXI2X1)                         0.20       4.70 r
  U3557/Y (INVX1)                          0.07       4.78 f
  U3811/Y (OAI21X1)                        0.21       4.98 r
  U7175/Y (AOI22X1)                        0.13       5.11 f
  pip5_frac_reg[49]/D (DFFSX4)             0.00       5.11 f
  data arrival time                                   5.11

  clock clk (rise edge)                    5.00       5.00
  clock network delay (ideal)              0.50       5.50
  clock uncertainty                       -0.10       5.40
  pip5_frac_reg[49]/CK (DFFSX4)            0.00       5.40 r
  library setup time                      -0.28       5.12
  data required time                                  5.12
  -----------------------------------------------------------
  data required time                                  5.12
  data arrival time                                  -5.11
  -----------------------------------------------------------
  slack (MET)                                         0.00


  Startpoint: pip4_frac_reg[50]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pip5_frac_reg[15]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.50       0.50
  pip4_frac_reg[50]/CK (DFFSX4)            0.00       0.50 r
  pip4_frac_reg[50]/QN (DFFSX4)            0.43       0.93 f
  U5163/Y (NOR2X1)                         0.16       1.10 r
  U5164/Y (NAND4X1)                        0.14       1.24 f
  U5165/Y (CLKINVX2)                       0.08       1.31 r
  U5170/Y (NAND2X2)                        0.07       1.38 f
  U3406/Y (CLKINVX4)                       0.13       1.51 r
  U5172/Y (NAND2X4)                        0.11       1.62 f
  U5197/Y (AOI2BB2X2)                      0.27       1.89 f
  U5207/Y (NAND3X1)                        0.12       2.01 r
  U5210/Y (NOR2X2)                         0.07       2.08 f
  U5211/Y (NAND2X2)                        0.12       2.20 r
  U5212/Y (INVX1)                          0.07       2.27 f
  U4116/Y (OAI2BB1XL)                      0.19       2.46 f
  U5118/Y (OR2X2)                          0.26       2.72 f
  U5255/Y (AOI21X4)                        0.19       2.91 r
  U5256/Y (NAND3X1)                        0.10       3.01 f
  U5261/Y (OAI2BB1X4)                      0.23       3.24 f
  U5263/Y (MXI2X4)                         0.22       3.46 f
  U5266/Y (NAND2BX4)                       0.28       3.74 f
  U3377/Y (INVX4)                          0.21       3.95 r
  U5331/Y (AOI22X1)                        0.09       4.04 f
  U3414/Y (NAND2X1)                        0.17       4.22 r
  U5338/Y (AOI22X1)                        0.11       4.32 f
  U5339/Y (AND2X2)                         0.20       4.52 f
  U5341/Y (MXI2X2)                         0.14       4.67 r
  U5342/Y (INVX2)                          0.06       4.72 f
  U5343/Y (OAI33X1)                        0.33       5.05 r
  U5344/Y (NAND2BX1)                       0.07       5.12 f
  pip5_frac_reg[15]/D (DFFSX4)             0.00       5.12 f
  data arrival time                                   5.12

  clock clk (rise edge)                    5.00       5.00
  clock network delay (ideal)              0.50       5.50
  clock uncertainty                       -0.10       5.40
  pip5_frac_reg[15]/CK (DFFSX4)            0.00       5.40 r
  library setup time                      -0.27       5.13
  data required time                                  5.13
  -----------------------------------------------------------
  data required time                                  5.13
  data arrival time                                  -5.12
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: pip4_frac_reg[50]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pip5_frac_reg[48]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.50       0.50
  pip4_frac_reg[50]/CK (DFFSX4)            0.00       0.50 r
  pip4_frac_reg[50]/QN (DFFSX4)            0.43       0.93 f
  U5163/Y (NOR2X1)                         0.16       1.10 r
  U5164/Y (NAND4X1)                        0.14       1.24 f
  U5165/Y (CLKINVX2)                       0.08       1.31 r
  U5170/Y (NAND2X2)                        0.07       1.38 f
  U3406/Y (CLKINVX4)                       0.13       1.51 r
  U5172/Y (NAND2X4)                        0.11       1.62 f
  U5197/Y (AOI2BB2X2)                      0.27       1.89 f
  U5207/Y (NAND3X1)                        0.12       2.01 r
  U5210/Y (NOR2X2)                         0.07       2.08 f
  U5211/Y (NAND2X2)                        0.12       2.20 r
  U5212/Y (INVX1)                          0.07       2.27 f
  U4116/Y (OAI2BB1XL)                      0.19       2.46 f
  U5118/Y (OR2X2)                          0.26       2.72 f
  U5255/Y (AOI21X4)                        0.19       2.91 r
  U5256/Y (NAND3X1)                        0.10       3.01 f
  U5261/Y (OAI2BB1X4)                      0.23       3.24 f
  U5262/Y (MXI2X4)                         0.24       3.48 f
  U5265/Y (INVX8)                          0.10       3.58 r
  U5268/Y (NAND2X4)                        0.06       3.64 f
  U5269/Y (INVX4)                          0.07       3.71 r
  U3375/Y (BUFX8)                          0.18       3.89 r
  U5352/Y (NAND2X1)                        0.08       3.97 f
  U3487/Y (NAND4X1)                        0.16       4.13 r
  U3359/Y (MXI2XL)                         0.19       4.33 f
  U5430/Y (NAND2X1)                        0.12       4.44 r
  U3348/Y (NAND2X1)                        0.10       4.54 f
  U5439/Y (MXI2X2)                         0.17       4.71 r
  U5132/Y (INVX1)                          0.07       4.78 f
  U5470/Y (OAI21X1)                        0.21       4.98 r
  U5471/Y (AOI22X1)                        0.13       5.11 f
  pip5_frac_reg[48]/D (DFFSX4)             0.00       5.11 f
  data arrival time                                   5.11

  clock clk (rise edge)                    5.00       5.00
  clock network delay (ideal)              0.50       5.50
  clock uncertainty                       -0.10       5.40
  pip5_frac_reg[48]/CK (DFFSX4)            0.00       5.40 r
  library setup time                      -0.28       5.12
  data required time                                  5.12
  -----------------------------------------------------------
  data required time                                  5.12
  data arrival time                                  -5.11
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: pip2_operand_2_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pip3_frac_reg[33]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.50       0.50
  pip2_operand_2_reg[2]/CK (DFFSX1)        0.00       0.50 r
  pip2_operand_2_reg[2]/Q (DFFSX1)         0.57       1.07 r
  U5599/Y (NOR2XL)                         0.09       1.16 f
  U5600/Y (AOI21XL)                        0.15       1.30 r
  U5601/Y (OAI21XL)                        0.12       1.42 f
  U5602/Y (NOR2X1)                         0.15       1.57 r
  U5097/Y (OAI2BB1X2)                      0.09       1.67 f
  U5611/Y (AOI21X2)                        0.19       1.85 r
  U3518/Y (INVX2)                          0.06       1.91 f
  U5707/Y (NAND2X1)                        0.10       2.01 r
  U5708/Y (NAND2X1)                        0.09       2.11 f
  U3507/Y (OAI21XL)                        0.17       2.28 r
  U3663/Y (NAND2XL)                        0.10       2.38 f
  U5710/Y (XOR2X1)                         0.34       2.72 r
  U5712/Y (NAND2XL)                        0.08       2.80 f
  U5726/Y (OAI21XL)                        0.16       2.97 r
  U5737/Y (OAI2BB1X2)                      0.18       3.15 r
  U3627/Y (NAND2X1)                        0.07       3.22 f
  U3622/Y (OAI2BB1XL)                      0.20       3.42 f
  U5759/Y (NAND2X1)                        0.15       3.58 r
  U3611/Y (AOI2BB1X2)                      0.23       3.81 r
  U5843/Y (AOI211X2)                       0.08       3.89 f
  U5844/Y (AOI211X1)                       0.20       4.10 r
  U5845/Y (AOI21X1)                        0.10       4.20 f
  U5912/Y (MX2X2)                          0.24       4.44 f
  U6899/Y (MXI2X1)                         0.16       4.60 r
  U3580/Y (NAND2X1)                        0.11       4.71 f
  U3484/Y (INVXL)                          0.09       4.81 r
  U3478/Y (NOR2XL)                         0.07       4.88 f
  U6903/Y (OAI21X1)                        0.14       5.02 r
  U6904/Y (OAI21XL)                        0.10       5.12 f
  pip3_frac_reg[33]/D (DFFSX1)             0.00       5.12 f
  data arrival time                                   5.12

  clock clk (rise edge)                    5.00       5.00
  clock network delay (ideal)              0.50       5.50
  clock uncertainty                       -0.10       5.40
  pip3_frac_reg[33]/CK (DFFSX1)            0.00       5.40 r
  library setup time                      -0.27       5.13
  data required time                                  5.13
  -----------------------------------------------------------
  data required time                                  5.13
  data arrival time                                  -5.12
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: pip4_frac_reg[50]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pip5_frac_reg[23]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.50       0.50
  pip4_frac_reg[50]/CK (DFFSX4)            0.00       0.50 r
  pip4_frac_reg[50]/QN (DFFSX4)            0.43       0.93 f
  U5163/Y (NOR2X1)                         0.16       1.10 r
  U5164/Y (NAND4X1)                        0.14       1.24 f
  U5165/Y (CLKINVX2)                       0.08       1.31 r
  U5170/Y (NAND2X2)                        0.07       1.38 f
  U3406/Y (CLKINVX4)                       0.13       1.51 r
  U5172/Y (NAND2X4)                        0.11       1.62 f
  U5197/Y (AOI2BB2X2)                      0.27       1.89 f
  U5207/Y (NAND3X1)                        0.12       2.01 r
  U5210/Y (NOR2X2)                         0.07       2.08 f
  U5211/Y (NAND2X2)                        0.12       2.20 r
  U5212/Y (INVX1)                          0.07       2.27 f
  U4116/Y (OAI2BB1XL)                      0.19       2.46 f
  U5118/Y (OR2X2)                          0.26       2.72 f
  U5255/Y (AOI21X4)                        0.19       2.91 r
  U5293/Y (INVX2)                          0.07       2.98 f
  U5294/Y (NOR2X2)                         0.15       3.13 r
  U5298/Y (AOI2BB1X4)                      0.24       3.36 r
  U3390/Y (OAI21X2)                        0.11       3.47 f
  U3598/Y (NOR2X2)                         0.12       3.59 r
  U3374/Y (NAND2X1)                        0.11       3.71 f
  U3921/Y (OR2X2)                          0.22       3.92 f
  U3357/Y (XNOR2X1)                        0.30       4.22 f
  U5396/Y (NAND3BX1)                       0.27       4.49 f
  U3844/Y (NAND2X1)                        0.13       4.62 r
  U3323/Y (BUFX4)                          0.32       4.94 r
  U7120/Y (AOI22XL)                        0.16       5.11 f
  pip5_frac_reg[23]/D (DFFSX4)             0.00       5.11 f
  data arrival time                                   5.11

  clock clk (rise edge)                    5.00       5.00
  clock network delay (ideal)              0.50       5.50
  clock uncertainty                       -0.10       5.40
  pip5_frac_reg[23]/CK (DFFSX4)            0.00       5.40 r
  library setup time                      -0.29       5.11
  data required time                                  5.11
  -----------------------------------------------------------
  data required time                                  5.11
  data arrival time                                  -5.11
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: pip4_frac_reg[50]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pip5_frac_reg[22]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.50       0.50
  pip4_frac_reg[50]/CK (DFFSX4)            0.00       0.50 r
  pip4_frac_reg[50]/QN (DFFSX4)            0.43       0.93 f
  U5163/Y (NOR2X1)                         0.16       1.10 r
  U5164/Y (NAND4X1)                        0.14       1.24 f
  U5165/Y (CLKINVX2)                       0.08       1.31 r
  U5170/Y (NAND2X2)                        0.07       1.38 f
  U3406/Y (CLKINVX4)                       0.13       1.51 r
  U5172/Y (NAND2X4)                        0.11       1.62 f
  U5197/Y (AOI2BB2X2)                      0.27       1.89 f
  U5207/Y (NAND3X1)                        0.12       2.01 r
  U5210/Y (NOR2X2)                         0.07       2.08 f
  U5211/Y (NAND2X2)                        0.12       2.20 r
  U5212/Y (INVX1)                          0.07       2.27 f
  U4116/Y (OAI2BB1XL)                      0.19       2.46 f
  U5118/Y (OR2X2)                          0.26       2.72 f
  U5255/Y (AOI21X4)                        0.19       2.91 r
  U5293/Y (INVX2)                          0.07       2.98 f
  U5294/Y (NOR2X2)                         0.15       3.13 r
  U5298/Y (AOI2BB1X4)                      0.24       3.36 r
  U3390/Y (OAI21X2)                        0.11       3.47 f
  U3598/Y (NOR2X2)                         0.12       3.59 r
  U3374/Y (NAND2X1)                        0.11       3.71 f
  U3921/Y (OR2X2)                          0.22       3.92 f
  U3357/Y (XNOR2X1)                        0.30       4.22 f
  U5396/Y (NAND3BX1)                       0.27       4.49 f
  U3844/Y (NAND2X1)                        0.13       4.62 r
  U3323/Y (BUFX4)                          0.32       4.94 r
  U3814/Y (AOI22XL)                        0.16       5.11 f
  pip5_frac_reg[22]/D (DFFSX4)             0.00       5.11 f
  data arrival time                                   5.11

  clock clk (rise edge)                    5.00       5.00
  clock network delay (ideal)              0.50       5.50
  clock uncertainty                       -0.10       5.40
  pip5_frac_reg[22]/CK (DFFSX4)            0.00       5.40 r
  library setup time                      -0.29       5.11
  data required time                                  5.11
  -----------------------------------------------------------
  data required time                                  5.11
  data arrival time                                  -5.11
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: pip4_frac_reg[50]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pip5_frac_reg[21]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.50       0.50
  pip4_frac_reg[50]/CK (DFFSX4)            0.00       0.50 r
  pip4_frac_reg[50]/QN (DFFSX4)            0.43       0.93 f
  U5163/Y (NOR2X1)                         0.16       1.10 r
  U5164/Y (NAND4X1)                        0.14       1.24 f
  U5165/Y (CLKINVX2)                       0.08       1.31 r
  U5170/Y (NAND2X2)                        0.07       1.38 f
  U3406/Y (CLKINVX4)                       0.13       1.51 r
  U5172/Y (NAND2X4)                        0.11       1.62 f
  U5197/Y (AOI2BB2X2)                      0.27       1.89 f
  U5207/Y (NAND3X1)                        0.12       2.01 r
  U5210/Y (NOR2X2)                         0.07       2.08 f
  U5211/Y (NAND2X2)                        0.12       2.20 r
  U5212/Y (INVX1)                          0.07       2.27 f
  U4116/Y (OAI2BB1XL)                      0.19       2.46 f
  U5118/Y (OR2X2)                          0.26       2.72 f
  U5255/Y (AOI21X4)                        0.19       2.91 r
  U5293/Y (INVX2)                          0.07       2.98 f
  U5294/Y (NOR2X2)                         0.15       3.13 r
  U5298/Y (AOI2BB1X4)                      0.24       3.36 r
  U3390/Y (OAI21X2)                        0.11       3.47 f
  U3598/Y (NOR2X2)                         0.12       3.59 r
  U3374/Y (NAND2X1)                        0.11       3.71 f
  U3921/Y (OR2X2)                          0.22       3.92 f
  U3357/Y (XNOR2X1)                        0.30       4.22 f
  U5396/Y (NAND3BX1)                       0.27       4.49 f
  U3844/Y (NAND2X1)                        0.13       4.62 r
  U3323/Y (BUFX4)                          0.32       4.94 r
  U7033/Y (AOI22XL)                        0.16       5.11 f
  pip5_frac_reg[21]/D (DFFSX4)             0.00       5.11 f
  data arrival time                                   5.11

  clock clk (rise edge)                    5.00       5.00
  clock network delay (ideal)              0.50       5.50
  clock uncertainty                       -0.10       5.40
  pip5_frac_reg[21]/CK (DFFSX4)            0.00       5.40 r
  library setup time                      -0.29       5.11
  data required time                                  5.11
  -----------------------------------------------------------
  data required time                                  5.11
  data arrival time                                  -5.11
  -----------------------------------------------------------
  slack (MET)                                         0.01


1
