# Reading pref.tcl
# ERROR: No extended dataflow license exists
# do uart_tx_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/shiva/Downloads/Desktop/t2a_uart/t2a_uart/uart_tx/code {C:/Users/shiva/Downloads/Desktop/t2a_uart/t2a_uart/uart_tx/code/uart_tx.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:31:27 on Nov 09,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/shiva/Downloads/Desktop/t2a_uart/t2a_uart/uart_tx/code" C:/Users/shiva/Downloads/Desktop/t2a_uart/t2a_uart/uart_tx/code/uart_tx.v 
# -- Compiling module uart_tx
# 
# Top level modules:
# 	uart_tx
# End time: 17:31:27 on Nov 09,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+C:/Users/shiva/Downloads/Desktop/t2a_uart/t2a_uart/uart_tx/.test {C:/Users/shiva/Downloads/Desktop/t2a_uart/t2a_uart/uart_tx/.test/tb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:31:27 on Nov 09,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/shiva/Downloads/Desktop/t2a_uart/t2a_uart/uart_tx/.test" C:/Users/shiva/Downloads/Desktop/t2a_uart/t2a_uart/uart_tx/.test/tb.v 
# -- Compiling module tb
# 
# Top level modules:
# 	tb
# End time: 17:31:27 on Nov 09,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  tb
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" tb 
# Start time: 17:31:27 on Nov 09,2024
# Loading work.tb
# Loading work.uart_tx
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 500000 ns
# No errors encountered, congratulations!
# ** Note: $stop    : C:/Users/shiva/Downloads/Desktop/t2a_uart/t2a_uart/uart_tx/.test/tb.v(129)
#    Time: 199520 ns  Iteration: 1  Instance: /tb
# Break in Module tb at C:/Users/shiva/Downloads/Desktop/t2a_uart/t2a_uart/uart_tx/.test/tb.v line 129
write format wave -window .main_pane.wave.interior.cs.body.pw.wf C:/Users/shiva/Downloads/Desktop/t2a_uart/t2a_uart/uart_tx/simulation/modelsim/wave.do
# End time: 17:31:42 on Nov 09,2024, Elapsed time: 0:00:15
# Errors: 0, Warnings: 0
