*********************************************************
*                                                       *
*          Welcome to atalanta (version 2.0)            *
*                                                       *
*                 Dong S. Ha (ha@vt.edu)                *
*      Web: http://www.visc.vt.edu/people/ha            *
*   Virginia Polytechnic Institute & State University   *
*                                                       *
*********************************************************

******   SUMMARY OF TEST PATTERN GENERATION RESULTS   ******
1. Circuit structure
   Name of the circuit                       : s9234
   Number of primary inputs                  : 247
   Number of primary outputs                 : 250
   Number of gates                           : 5597
   Level of the circuit                      : 58

2. ATPG parameters
   Test pattern generation mode              : DTPG + TC
   Backtrack limit                           : 4
   Initial random number generator seed      : 1479169917
   Test pattern compaction mode              : NONE 

3. Test pattern generation results
   Number of test patterns                   : 11632
   Fault coverage                            : 93.359 %
   Number of collapsed faults                : 6927
   Number of identified redundant faults     : 392
   Number of aborted faults                  : 68
   Total number of backtrackings             : 4534

4. Memory used                               : 169713 Kbytes

5. CPU time
   Initialization                            : 0.000 secs
   Fault simulation                          : 0.000 secs
   FAN                                       : 50.000 secs
   Total                                     : 50.000 secs
