{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/BIOS.v " "Source file: D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/BIOS.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1602461007469 ""}  } {  } 0 293032 "Detected changes in source files." 0 0 "Design Software" 0 -1 1602461007469 ""}
{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/BIOS.v " "Source file: D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/BIOS.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1602461007752 ""}  } {  } 0 293032 "Detected changes in source files." 0 0 "Design Software" 0 -1 1602461007752 ""}
{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/BIOS.v " "Source file: D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/BIOS.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1602461008036 ""}  } {  } 0 293032 "Detected changes in source files." 0 0 "Design Software" 0 -1 1602461008036 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1602461008447 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1602461008452 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Oct 11 21:03:28 2020 " "Processing started: Sun Oct 11 21:03:28 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1602461008452 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602461008452 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MBCORE -c MBCORE " "Command: quartus_map --read_settings_files=on --write_settings_files=off MBCORE -c MBCORE" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602461008452 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1602461009640 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1602461009641 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/uartmodule.v 1 1 " "Found 1 design units, including 1 entities, in source file uart/uartmodule.v" { { "Info" "ISGN_ENTITY_NAME" "1 UARTModule " "Found entity 1: UARTModule" {  } { { "uart/UARTModule.v" "" { Text "D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/uart/UARTModule.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602461017056 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602461017056 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "UARTController.v(73) " "Verilog HDL information at UARTController.v(73): always construct contains both blocking and non-blocking assignments" {  } { { "uart/UARTController.v" "" { Text "D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/uart/UARTController.v" 73 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1602461017064 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "UARTController.v(119) " "Verilog HDL information at UARTController.v(119): always construct contains both blocking and non-blocking assignments" {  } { { "uart/UARTController.v" "" { Text "D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/uart/UARTController.v" 119 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1602461017064 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/uartcontroller.v 1 1 " "Found 1 design units, including 1 entities, in source file uart/uartcontroller.v" { { "Info" "ISGN_ENTITY_NAME" "1 UARTController " "Found entity 1: UARTController" {  } { { "uart/UARTController.v" "" { Text "D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/uart/UARTController.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602461017068 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602461017068 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/uartclockgenerator.v 1 1 " "Found 1 design units, including 1 entities, in source file uart/uartclockgenerator.v" { { "Info" "ISGN_ENTITY_NAME" "1 UARTClockGenerator " "Found entity 1: UARTClockGenerator" {  } { { "uart/UARTClockGenerator.v" "" { Text "D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/uart/UARTClockGenerator.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602461017078 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602461017078 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/rxsampler.v 1 1 " "Found 1 design units, including 1 entities, in source file uart/rxsampler.v" { { "Info" "ISGN_ENTITY_NAME" "1 RXSampler " "Found entity 1: RXSampler" {  } { { "uart/RXSampler.v" "" { Text "D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/uart/RXSampler.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602461017088 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602461017088 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd/reset_delay.v 1 1 " "Found 1 design units, including 1 entities, in source file lcd/reset_delay.v" { { "Info" "ISGN_ENTITY_NAME" "1 Reset_Delay " "Found entity 1: Reset_Delay" {  } { { "lcd/Reset_Delay.v" "" { Text "D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/lcd/Reset_Delay.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602461017099 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602461017099 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd/lcd_display_string.v 1 1 " "Found 1 design units, including 1 entities, in source file lcd/lcd_display_string.v" { { "Info" "ISGN_ENTITY_NAME" "1 LCD_display_string " "Found entity 1: LCD_display_string" {  } { { "lcd/LCD_display_string.v" "" { Text "D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/lcd/LCD_display_string.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602461017111 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602461017111 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd/lcd_display.v 1 1 " "Found 1 design units, including 1 entities, in source file lcd/lcd_display.v" { { "Info" "ISGN_ENTITY_NAME" "1 LCD_Display " "Found entity 1: LCD_Display" {  } { { "lcd/LCD_Display.v" "" { Text "D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/lcd/LCD_Display.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602461017121 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602461017121 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd/lcd.v 1 1 " "Found 1 design units, including 1 entities, in source file lcd/lcd.v" { { "Info" "ISGN_ENTITY_NAME" "1 LCD " "Found entity 1: LCD" {  } { { "lcd/LCD.v" "" { Text "D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/lcd/LCD.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602461017131 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602461017131 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "se_26_32.v 1 1 " "Found 1 design units, including 1 entities, in source file se_26_32.v" { { "Info" "ISGN_ENTITY_NAME" "1 SE_26_32 " "Found entity 1: SE_26_32" {  } { { "SE_26_32.v" "" { Text "D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/SE_26_32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602461017142 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602461017142 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "se_16_32.v 1 1 " "Found 1 design units, including 1 entities, in source file se_16_32.v" { { "Info" "ISGN_ENTITY_NAME" "1 SE_16_32 " "Found entity 1: SE_16_32" {  } { { "SE_16_32.v" "" { Text "D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/SE_16_32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602461017153 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602461017153 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc.v 1 1 " "Found 1 design units, including 1 entities, in source file pc.v" { { "Info" "ISGN_ENTITY_NAME" "1 pc " "Found entity 1: pc" {  } { { "pc.v" "" { Text "D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/pc.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602461017164 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602461017164 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "dunidade dUnidade output_module.v(4) " "Verilog HDL Declaration information at output_module.v(4): object \"dunidade\" differs only in case from object \"dUnidade\" in the same scope" {  } { { "output_module.v" "" { Text "D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/output_module.v" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1602461017170 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "ddezena dDezena output_module.v(4) " "Verilog HDL Declaration information at output_module.v(4): object \"ddezena\" differs only in case from object \"dDezena\" in the same scope" {  } { { "output_module.v" "" { Text "D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/output_module.v" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1602461017171 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "dcentena dCentena output_module.v(4) " "Verilog HDL Declaration information at output_module.v(4): object \"dcentena\" differs only in case from object \"dCentena\" in the same scope" {  } { { "output_module.v" "" { Text "D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/output_module.v" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1602461017171 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "dmil dMil output_module.v(4) " "Verilog HDL Declaration information at output_module.v(4): object \"dmil\" differs only in case from object \"dMil\" in the same scope" {  } { { "output_module.v" "" { Text "D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/output_module.v" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1602461017171 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "dmilhao dMilhao output_module.v(4) " "Verilog HDL Declaration information at output_module.v(4): object \"dmilhao\" differs only in case from object \"dMilhao\" in the same scope" {  } { { "output_module.v" "" { Text "D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/output_module.v" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1602461017171 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "dbilhao dBilhao output_module.v(4) " "Verilog HDL Declaration information at output_module.v(4): object \"dbilhao\" differs only in case from object \"dBilhao\" in the same scope" {  } { { "output_module.v" "" { Text "D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/output_module.v" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1602461017171 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "dtrilhao dTrilhao output_module.v(4) " "Verilog HDL Declaration information at output_module.v(4): object \"dtrilhao\" differs only in case from object \"dTrilhao\" in the same scope" {  } { { "output_module.v" "" { Text "D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/output_module.v" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1602461017171 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "dquatrilhao dQuatrilhao output_module.v(4) " "Verilog HDL Declaration information at output_module.v(4): object \"dquatrilhao\" differs only in case from object \"dQuatrilhao\" in the same scope" {  } { { "output_module.v" "" { Text "D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/output_module.v" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1602461017171 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_module.v 1 1 " "Found 1 design units, including 1 entities, in source file output_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 output_module " "Found entity 1: output_module" {  } { { "output_module.v" "" { Text "D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/output_module.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602461017175 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602461017175 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_regdest.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_regdest.v" { { "Info" "ISGN_ENTITY_NAME" "1 MUX_REGDEST " "Found entity 1: MUX_REGDEST" {  } { { "MUX_REGDEST.v" "" { Text "D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/MUX_REGDEST.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602461017185 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602461017185 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_pre_jump.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_pre_jump.v" { { "Info" "ISGN_ENTITY_NAME" "1 MUX_PRE_JUMP " "Found entity 1: MUX_PRE_JUMP" {  } { { "MUX_PRE_JUMP.v" "" { Text "D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/MUX_PRE_JUMP.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602461017196 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602461017196 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_mem.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 MUX_MEM " "Found entity 1: MUX_MEM" {  } { { "MUX_MEM.v" "" { Text "D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/MUX_MEM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602461017207 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602461017207 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_jump.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_jump.v" { { "Info" "ISGN_ENTITY_NAME" "1 MUX_JUMP " "Found entity 1: MUX_JUMP" {  } { { "MUX_JUMP.v" "" { Text "D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/MUX_JUMP.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602461017218 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602461017218 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_jr.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_jr.v" { { "Info" "ISGN_ENTITY_NAME" "1 MUX_JR " "Found entity 1: MUX_JR" {  } { { "MUX_JR.v" "" { Text "D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/MUX_JR.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602461017229 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602461017229 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_input.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_input.v" { { "Info" "ISGN_ENTITY_NAME" "1 MUX_INPUT " "Found entity 1: MUX_INPUT" {  } { { "MUX_INPUT.v" "" { Text "D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/MUX_INPUT.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602461017240 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602461017240 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_alu.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 MUX_ALU " "Found entity 1: MUX_ALU" {  } { { "MUX_ALU.v" "" { Text "D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/MUX_ALU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602461017250 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602461017250 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instructionmem.v 1 1 " "Found 1 design units, including 1 entities, in source file instructionmem.v" { { "Info" "ISGN_ENTITY_NAME" "1 InstructionMem " "Found entity 1: InstructionMem" {  } { { "InstructionMem.v" "" { Text "D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/InstructionMem.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602461017262 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602461017262 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "display.v 1 1 " "Found 1 design units, including 1 entities, in source file display.v" { { "Info" "ISGN_ENTITY_NAME" "1 display " "Found entity 1: display" {  } { { "display.v" "" { Text "D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/display.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602461017273 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602461017273 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debouncer.v 1 1 " "Found 1 design units, including 1 entities, in source file debouncer.v" { { "Info" "ISGN_ENTITY_NAME" "1 DeBounce " "Found entity 1: DeBounce" {  } { { "debouncer.v" "" { Text "D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/debouncer.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602461017284 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602461017284 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "DataMem.v(12) " "Verilog HDL information at DataMem.v(12): always construct contains both blocking and non-blocking assignments" {  } { { "DataMem.v" "" { Text "D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/DataMem.v" 12 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1602461017291 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datamem.v 1 1 " "Found 1 design units, including 1 entities, in source file datamem.v" { { "Info" "ISGN_ENTITY_NAME" "1 DataMem " "Found entity 1: DataMem" {  } { { "DataMem.v" "" { Text "D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/DataMem.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602461017294 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602461017294 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core.v 1 1 " "Found 1 design units, including 1 entities, in source file core.v" { { "Info" "ISGN_ENTITY_NAME" "1 core " "Found entity 1: core" {  } { { "core.v" "" { Text "D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/core.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602461017306 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602461017306 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controlunit.v 1 1 " "Found 1 design units, including 1 entities, in source file controlunit.v" { { "Info" "ISGN_ENTITY_NAME" "1 controlUnit " "Found entity 1: controlUnit" {  } { { "controlUnit.v" "" { Text "D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/controlUnit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602461017318 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602461017318 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bin_to_bcd.v 1 1 " "Found 1 design units, including 1 entities, in source file bin_to_bcd.v" { { "Info" "ISGN_ENTITY_NAME" "1 bin_to_bcd " "Found entity 1: bin_to_bcd" {  } { { "bin_to_bcd.v" "" { Text "D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/bin_to_bcd.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602461017329 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602461017329 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bancoreg.v 1 1 " "Found 1 design units, including 1 entities, in source file bancoreg.v" { { "Info" "ISGN_ENTITY_NAME" "1 BancoREG " "Found entity 1: BancoREG" {  } { { "BancoREG.v" "" { Text "D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/BancoREG.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602461017340 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602461017340 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.v" "" { Text "D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/alu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602461017353 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602461017353 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder.v 1 1 " "Found 1 design units, including 1 entities, in source file adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 ADDER " "Found entity 1: ADDER" {  } { { "adder.v" "" { Text "D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/adder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602461017366 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602461017366 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "temporizador.v 1 1 " "Found 1 design units, including 1 entities, in source file temporizador.v" { { "Info" "ISGN_ENTITY_NAME" "1 Temporizador " "Found entity 1: Temporizador" {  } { { "Temporizador.v" "" { Text "D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/Temporizador.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602461017378 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602461017378 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "maquinaestados.v 1 1 " "Found 1 design units, including 1 entities, in source file maquinaestados.v" { { "Info" "ISGN_ENTITY_NAME" "1 maquinaEstados " "Found entity 1: maquinaEstados" {  } { { "maquinaEstados.v" "" { Text "D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/maquinaEstados.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602461017389 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602461017389 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bios.v 1 1 " "Found 1 design units, including 1 entities, in source file bios.v" { { "Info" "ISGN_ENTITY_NAME" "1 BIOS " "Found entity 1: BIOS" {  } { { "BIOS.v" "" { Text "D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/BIOS.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602461017400 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602461017400 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_bios.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_bios.v" { { "Info" "ISGN_ENTITY_NAME" "1 MUX_BIOS " "Found entity 1: MUX_BIOS" {  } { { "MUX_BIOS.v" "" { Text "D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/MUX_BIOS.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602461017412 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602461017412 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hd.v 1 1 " "Found 1 design units, including 1 entities, in source file hd.v" { { "Info" "ISGN_ENTITY_NAME" "1 HD " "Found entity 1: HD" {  } { { "HD.v" "" { Text "D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/HD.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602461017425 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602461017425 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "INTERRUPTION_MODULE.v(10) " "Verilog HDL information at INTERRUPTION_MODULE.v(10): always construct contains both blocking and non-blocking assignments" {  } { { "INTERRUPTION_MODULE.v" "" { Text "D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/INTERRUPTION_MODULE.v" 10 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1602461017433 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "interruption_module.v 1 1 " "Found 1 design units, including 1 entities, in source file interruption_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 INTERRUPTION_MODULE " "Found entity 1: INTERRUPTION_MODULE" {  } { { "INTERRUPTION_MODULE.v" "" { Text "D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/INTERRUPTION_MODULE.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602461017438 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602461017438 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_hd.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_hd.v" { { "Info" "ISGN_ENTITY_NAME" "1 MUX_HD " "Found entity 1: MUX_HD" {  } { { "MUX_HD.v" "" { Text "D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/MUX_HD.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602461017449 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602461017449 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_shifter.v 1 1 " "Found 1 design units, including 1 entities, in source file mem_shifter.v" { { "Info" "ISGN_ENTITY_NAME" "1 MEM_SHIFTER " "Found entity 1: MEM_SHIFTER" {  } { { "MEM_SHIFTER.v" "" { Text "D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/MEM_SHIFTER.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602461017461 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602461017461 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "address_set.v 1 1 " "Found 1 design units, including 1 entities, in source file address_set.v" { { "Info" "ISGN_ENTITY_NAME" "1 ADDRESS_SET " "Found entity 1: ADDRESS_SET" {  } { { "ADDRESS_SET.v" "" { Text "D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/ADDRESS_SET.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602461017473 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602461017473 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "process_decode.v 1 1 " "Found 1 design units, including 1 entities, in source file process_decode.v" { { "Info" "ISGN_ENTITY_NAME" "1 PROCESS_DECODE " "Found entity 1: PROCESS_DECODE" {  } { { "PROCESS_DECODE.v" "" { Text "D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/PROCESS_DECODE.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602461017484 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602461017484 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "process_keeper.v 1 1 " "Found 1 design units, including 1 entities, in source file process_keeper.v" { { "Info" "ISGN_ENTITY_NAME" "1 PROCESS_KEEPER " "Found entity 1: PROCESS_KEEPER" {  } { { "PROCESS_KEEPER.v" "" { Text "D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/PROCESS_KEEPER.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602461017496 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602461017496 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uartdecoder.v 1 1 " "Found 1 design units, including 1 entities, in source file uartdecoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 UARTDecoder " "Found entity 1: UARTDecoder" {  } { { "UARTDecoder.v" "" { Text "D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/UARTDecoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602461017509 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602461017509 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_level_arch.v 1 1 " "Found 1 design units, including 1 entities, in source file top_level_arch.v" { { "Info" "ISGN_ENTITY_NAME" "1 top_level_arch " "Found entity 1: top_level_arch" {  } { { "top_level_arch.v" "" { Text "D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/top_level_arch.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602461017521 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602461017521 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "maquinaestadosuart.v 1 1 " "Found 1 design units, including 1 entities, in source file maquinaestadosuart.v" { { "Info" "ISGN_ENTITY_NAME" "1 maquinaEstadosUART " "Found entity 1: maquinaEstadosUART" {  } { { "maquinaEstadosUART.v" "" { Text "D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/maquinaEstadosUART.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602461017532 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602461017532 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/uart_aux.v 1 1 " "Found 1 design units, including 1 entities, in source file uart/uart_aux.v" { { "Info" "ISGN_ENTITY_NAME" "1 UART_AUX " "Found entity 1: UART_AUX" {  } { { "uart/UART_AUX.v" "" { Text "D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/uart/UART_AUX.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602461017545 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602461017545 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/uart_aux_dois.v 1 1 " "Found 1 design units, including 1 entities, in source file uart/uart_aux_dois.v" { { "Info" "ISGN_ENTITY_NAME" "1 UART_AUX_dois " "Found entity 1: UART_AUX_dois" {  } { { "uart/UART_AUX_dois.v" "" { Text "D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/uart/UART_AUX_dois.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602461017557 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602461017557 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top_level_arch " "Elaborating entity \"top_level_arch\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1602461017961 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UARTModule UARTModule:Module_A " "Elaborating entity \"UARTModule\" for hierarchy \"UARTModule:Module_A\"" {  } { { "top_level_arch.v" "Module_A" { Text "D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/top_level_arch.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602461017965 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UARTController UARTModule:Module_A\|UARTController:controller " "Elaborating entity \"UARTController\" for hierarchy \"UARTModule:Module_A\|UARTController:controller\"" {  } { { "uart/UARTModule.v" "controller" { Text "D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/uart/UARTModule.v" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602461017968 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 UARTController.v(132) " "Verilog HDL assignment warning at UARTController.v(132): truncated value with size 32 to match size of target (7)" {  } { { "uart/UARTController.v" "" { Text "D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/uart/UARTController.v" 132 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1602461017975 "|top_level_arch|UARTModule:Module_A|UARTController:controller"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 UARTController.v(148) " "Verilog HDL assignment warning at UARTController.v(148): truncated value with size 32 to match size of target (7)" {  } { { "uart/UARTController.v" "" { Text "D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/uart/UARTController.v" 148 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1602461017975 "|top_level_arch|UARTModule:Module_A|UARTController:controller"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 UARTController.v(182) " "Verilog HDL assignment warning at UARTController.v(182): truncated value with size 32 to match size of target (4)" {  } { { "uart/UARTController.v" "" { Text "D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/uart/UARTController.v" 182 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1602461017975 "|top_level_arch|UARTModule:Module_A|UARTController:controller"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 UARTController.v(196) " "Verilog HDL assignment warning at UARTController.v(196): truncated value with size 32 to match size of target (7)" {  } { { "uart/UARTController.v" "" { Text "D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/uart/UARTController.v" 196 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1602461017975 "|top_level_arch|UARTModule:Module_A|UARTController:controller"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 UARTController.v(221) " "Verilog HDL assignment warning at UARTController.v(221): truncated value with size 32 to match size of target (4)" {  } { { "uart/UARTController.v" "" { Text "D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/uart/UARTController.v" 221 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1602461017975 "|top_level_arch|UARTModule:Module_A|UARTController:controller"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 UARTController.v(238) " "Verilog HDL assignment warning at UARTController.v(238): truncated value with size 32 to match size of target (7)" {  } { { "uart/UARTController.v" "" { Text "D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/uart/UARTController.v" 238 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1602461017976 "|top_level_arch|UARTModule:Module_A|UARTController:controller"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UARTClockGenerator UARTModule:Module_A\|UARTClockGenerator:clock_gen " "Elaborating entity \"UARTClockGenerator\" for hierarchy \"UARTModule:Module_A\|UARTClockGenerator:clock_gen\"" {  } { { "uart/UARTModule.v" "clock_gen" { Text "D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/uart/UARTModule.v" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602461017978 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RXSampler UARTModule:Module_A\|RXSampler:sampler " "Elaborating entity \"RXSampler\" for hierarchy \"UARTModule:Module_A\|RXSampler:sampler\"" {  } { { "uart/UARTModule.v" "sampler" { Text "D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/uart/UARTModule.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602461017981 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART_AUX UARTModule:Module_A\|UART_AUX:uart_aux " "Elaborating entity \"UART_AUX\" for hierarchy \"UARTModule:Module_A\|UART_AUX:uart_aux\"" {  } { { "uart/UARTModule.v" "uart_aux" { Text "D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/uart/UARTModule.v" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602461017987 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "core core:core_a " "Elaborating entity \"core\" for hierarchy \"core:core_a\"" {  } { { "top_level_arch.v" "core_a" { Text "D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/top_level_arch.v" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602461017994 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Temporizador core:core_a\|Temporizador:temp " "Elaborating entity \"Temporizador\" for hierarchy \"core:core_a\|Temporizador:temp\"" {  } { { "core.v" "temp" { Text "D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/core.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602461018001 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "maquinaEstadosUART core:core_a\|maquinaEstadosUART:estados " "Elaborating entity \"maquinaEstadosUART\" for hierarchy \"core:core_a\|maquinaEstadosUART:estados\"" {  } { { "core.v" "estados" { Text "D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/core.v" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602461018006 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "INTERRUPTION_MODULE core:core_a\|INTERRUPTION_MODULE:int_module " "Elaborating entity \"INTERRUPTION_MODULE\" for hierarchy \"core:core_a\|INTERRUPTION_MODULE:int_module\"" {  } { { "core.v" "int_module" { Text "D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/core.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602461018013 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PROCESS_KEEPER core:core_a\|PROCESS_KEEPER:keeper " "Elaborating entity \"PROCESS_KEEPER\" for hierarchy \"core:core_a\|PROCESS_KEEPER:keeper\"" {  } { { "core.v" "keeper" { Text "D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/core.v" 111 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602461018019 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PROCESS_DECODE core:core_a\|PROCESS_DECODE:pdecoder " "Elaborating entity \"PROCESS_DECODE\" for hierarchy \"core:core_a\|PROCESS_DECODE:pdecoder\"" {  } { { "core.v" "pdecoder" { Text "D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/core.v" 114 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602461018025 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADDRESS_SET core:core_a\|ADDRESS_SET:address_set " "Elaborating entity \"ADDRESS_SET\" for hierarchy \"core:core_a\|ADDRESS_SET:address_set\"" {  } { { "core.v" "address_set" { Text "D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/core.v" 121 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602461018031 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pc core:core_a\|pc:PC " "Elaborating entity \"pc\" for hierarchy \"core:core_a\|pc:PC\"" {  } { { "core.v" "PC" { Text "D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/core.v" 136 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602461018036 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HD core:core_a\|HD:hd " "Elaborating entity \"HD\" for hierarchy \"core:core_a\|HD:hd\"" {  } { { "core.v" "hd" { Text "D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/core.v" 144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602461018041 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BIOS core:core_a\|BIOS:bios " "Elaborating entity \"BIOS\" for hierarchy \"core:core_a\|BIOS:bios\"" {  } { { "core.v" "bios" { Text "D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/core.v" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602461018047 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "bios.data_a 0 BIOS.v(7) " "Net \"bios.data_a\" at BIOS.v(7) has no driver or initial value, using a default initial value '0'" {  } { { "BIOS.v" "" { Text "D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/BIOS.v" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1602461018050 "|top_level_arch|core:core_a|BIOS:bios"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "bios.waddr_a 0 BIOS.v(7) " "Net \"bios.waddr_a\" at BIOS.v(7) has no driver or initial value, using a default initial value '0'" {  } { { "BIOS.v" "" { Text "D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/BIOS.v" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1602461018050 "|top_level_arch|core:core_a|BIOS:bios"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "bios.we_a 0 BIOS.v(7) " "Net \"bios.we_a\" at BIOS.v(7) has no driver or initial value, using a default initial value '0'" {  } { { "BIOS.v" "" { Text "D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/BIOS.v" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1602461018050 "|top_level_arch|core:core_a|BIOS:bios"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "InstructionMem core:core_a\|InstructionMem:instmem " "Elaborating entity \"InstructionMem\" for hierarchy \"core:core_a\|InstructionMem:instmem\"" {  } { { "core.v" "instmem" { Text "D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/core.v" 161 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602461018067 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX_BIOS core:core_a\|MUX_BIOS:mux_bios " "Elaborating entity \"MUX_BIOS\" for hierarchy \"core:core_a\|MUX_BIOS:mux_bios\"" {  } { { "core.v" "mux_bios" { Text "D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/core.v" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602461018073 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controlUnit core:core_a\|controlUnit:control " "Elaborating entity \"controlUnit\" for hierarchy \"core:core_a\|controlUnit:control\"" {  } { { "core.v" "control" { Text "D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/core.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602461018079 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "memRead controlUnit.v(41) " "Verilog HDL Always Construct warning at controlUnit.v(41): inferring latch(es) for variable \"memRead\", which holds its previous value in one or more paths through the always construct" {  } { { "controlUnit.v" "" { Text "D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/controlUnit.v" 41 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1602461018080 "|top_level_arch|core:core_a|controlUnit:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memRead controlUnit.v(41) " "Inferred latch for \"memRead\" at controlUnit.v(41)" {  } { { "controlUnit.v" "" { Text "D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/controlUnit.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1602461018080 "|top_level_arch|core:core_a|controlUnit:control"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX_INPUT core:core_a\|MUX_INPUT:input_mux " "Elaborating entity \"MUX_INPUT\" for hierarchy \"core:core_a\|MUX_INPUT:input_mux\"" {  } { { "core.v" "input_mux" { Text "D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/core.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602461018083 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "saida MUX_INPUT.v(9) " "Verilog HDL Always Construct warning at MUX_INPUT.v(9): inferring latch(es) for variable \"saida\", which holds its previous value in one or more paths through the always construct" {  } { { "MUX_INPUT.v" "" { Text "D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/MUX_INPUT.v" 9 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1602461018085 "|core|MUX_INPUT:input_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[0\] MUX_INPUT.v(15) " "Inferred latch for \"saida\[0\]\" at MUX_INPUT.v(15)" {  } { { "MUX_INPUT.v" "" { Text "D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/MUX_INPUT.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1602461018085 "|core|MUX_INPUT:input_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[1\] MUX_INPUT.v(15) " "Inferred latch for \"saida\[1\]\" at MUX_INPUT.v(15)" {  } { { "MUX_INPUT.v" "" { Text "D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/MUX_INPUT.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1602461018085 "|core|MUX_INPUT:input_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[2\] MUX_INPUT.v(15) " "Inferred latch for \"saida\[2\]\" at MUX_INPUT.v(15)" {  } { { "MUX_INPUT.v" "" { Text "D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/MUX_INPUT.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1602461018085 "|core|MUX_INPUT:input_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[3\] MUX_INPUT.v(15) " "Inferred latch for \"saida\[3\]\" at MUX_INPUT.v(15)" {  } { { "MUX_INPUT.v" "" { Text "D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/MUX_INPUT.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1602461018085 "|core|MUX_INPUT:input_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[4\] MUX_INPUT.v(15) " "Inferred latch for \"saida\[4\]\" at MUX_INPUT.v(15)" {  } { { "MUX_INPUT.v" "" { Text "D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/MUX_INPUT.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1602461018085 "|core|MUX_INPUT:input_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[5\] MUX_INPUT.v(15) " "Inferred latch for \"saida\[5\]\" at MUX_INPUT.v(15)" {  } { { "MUX_INPUT.v" "" { Text "D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/MUX_INPUT.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1602461018085 "|core|MUX_INPUT:input_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[6\] MUX_INPUT.v(15) " "Inferred latch for \"saida\[6\]\" at MUX_INPUT.v(15)" {  } { { "MUX_INPUT.v" "" { Text "D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/MUX_INPUT.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1602461018085 "|core|MUX_INPUT:input_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[7\] MUX_INPUT.v(15) " "Inferred latch for \"saida\[7\]\" at MUX_INPUT.v(15)" {  } { { "MUX_INPUT.v" "" { Text "D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/MUX_INPUT.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1602461018085 "|core|MUX_INPUT:input_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[8\] MUX_INPUT.v(15) " "Inferred latch for \"saida\[8\]\" at MUX_INPUT.v(15)" {  } { { "MUX_INPUT.v" "" { Text "D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/MUX_INPUT.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1602461018085 "|core|MUX_INPUT:input_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[9\] MUX_INPUT.v(15) " "Inferred latch for \"saida\[9\]\" at MUX_INPUT.v(15)" {  } { { "MUX_INPUT.v" "" { Text "D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/MUX_INPUT.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1602461018085 "|core|MUX_INPUT:input_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[10\] MUX_INPUT.v(15) " "Inferred latch for \"saida\[10\]\" at MUX_INPUT.v(15)" {  } { { "MUX_INPUT.v" "" { Text "D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/MUX_INPUT.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1602461018085 "|core|MUX_INPUT:input_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[11\] MUX_INPUT.v(15) " "Inferred latch for \"saida\[11\]\" at MUX_INPUT.v(15)" {  } { { "MUX_INPUT.v" "" { Text "D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/MUX_INPUT.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1602461018085 "|core|MUX_INPUT:input_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[12\] MUX_INPUT.v(15) " "Inferred latch for \"saida\[12\]\" at MUX_INPUT.v(15)" {  } { { "MUX_INPUT.v" "" { Text "D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/MUX_INPUT.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1602461018086 "|core|MUX_INPUT:input_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[13\] MUX_INPUT.v(15) " "Inferred latch for \"saida\[13\]\" at MUX_INPUT.v(15)" {  } { { "MUX_INPUT.v" "" { Text "D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/MUX_INPUT.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1602461018086 "|core|MUX_INPUT:input_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[14\] MUX_INPUT.v(15) " "Inferred latch for \"saida\[14\]\" at MUX_INPUT.v(15)" {  } { { "MUX_INPUT.v" "" { Text "D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/MUX_INPUT.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1602461018086 "|core|MUX_INPUT:input_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[15\] MUX_INPUT.v(15) " "Inferred latch for \"saida\[15\]\" at MUX_INPUT.v(15)" {  } { { "MUX_INPUT.v" "" { Text "D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/MUX_INPUT.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1602461018086 "|core|MUX_INPUT:input_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[16\] MUX_INPUT.v(15) " "Inferred latch for \"saida\[16\]\" at MUX_INPUT.v(15)" {  } { { "MUX_INPUT.v" "" { Text "D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/MUX_INPUT.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1602461018086 "|core|MUX_INPUT:input_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[17\] MUX_INPUT.v(15) " "Inferred latch for \"saida\[17\]\" at MUX_INPUT.v(15)" {  } { { "MUX_INPUT.v" "" { Text "D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/MUX_INPUT.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1602461018086 "|core|MUX_INPUT:input_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[18\] MUX_INPUT.v(15) " "Inferred latch for \"saida\[18\]\" at MUX_INPUT.v(15)" {  } { { "MUX_INPUT.v" "" { Text "D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/MUX_INPUT.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1602461018086 "|core|MUX_INPUT:input_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[19\] MUX_INPUT.v(15) " "Inferred latch for \"saida\[19\]\" at MUX_INPUT.v(15)" {  } { { "MUX_INPUT.v" "" { Text "D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/MUX_INPUT.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1602461018086 "|core|MUX_INPUT:input_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[20\] MUX_INPUT.v(15) " "Inferred latch for \"saida\[20\]\" at MUX_INPUT.v(15)" {  } { { "MUX_INPUT.v" "" { Text "D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/MUX_INPUT.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1602461018086 "|core|MUX_INPUT:input_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[21\] MUX_INPUT.v(15) " "Inferred latch for \"saida\[21\]\" at MUX_INPUT.v(15)" {  } { { "MUX_INPUT.v" "" { Text "D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/MUX_INPUT.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1602461018086 "|core|MUX_INPUT:input_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[22\] MUX_INPUT.v(15) " "Inferred latch for \"saida\[22\]\" at MUX_INPUT.v(15)" {  } { { "MUX_INPUT.v" "" { Text "D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/MUX_INPUT.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1602461018086 "|core|MUX_INPUT:input_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[23\] MUX_INPUT.v(15) " "Inferred latch for \"saida\[23\]\" at MUX_INPUT.v(15)" {  } { { "MUX_INPUT.v" "" { Text "D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/MUX_INPUT.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1602461018086 "|core|MUX_INPUT:input_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[24\] MUX_INPUT.v(15) " "Inferred latch for \"saida\[24\]\" at MUX_INPUT.v(15)" {  } { { "MUX_INPUT.v" "" { Text "D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/MUX_INPUT.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1602461018086 "|core|MUX_INPUT:input_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[25\] MUX_INPUT.v(15) " "Inferred latch for \"saida\[25\]\" at MUX_INPUT.v(15)" {  } { { "MUX_INPUT.v" "" { Text "D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/MUX_INPUT.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1602461018086 "|core|MUX_INPUT:input_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[26\] MUX_INPUT.v(15) " "Inferred latch for \"saida\[26\]\" at MUX_INPUT.v(15)" {  } { { "MUX_INPUT.v" "" { Text "D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/MUX_INPUT.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1602461018086 "|core|MUX_INPUT:input_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[27\] MUX_INPUT.v(15) " "Inferred latch for \"saida\[27\]\" at MUX_INPUT.v(15)" {  } { { "MUX_INPUT.v" "" { Text "D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/MUX_INPUT.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1602461018086 "|core|MUX_INPUT:input_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[28\] MUX_INPUT.v(15) " "Inferred latch for \"saida\[28\]\" at MUX_INPUT.v(15)" {  } { { "MUX_INPUT.v" "" { Text "D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/MUX_INPUT.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1602461018086 "|core|MUX_INPUT:input_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[29\] MUX_INPUT.v(15) " "Inferred latch for \"saida\[29\]\" at MUX_INPUT.v(15)" {  } { { "MUX_INPUT.v" "" { Text "D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/MUX_INPUT.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1602461018086 "|core|MUX_INPUT:input_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[30\] MUX_INPUT.v(15) " "Inferred latch for \"saida\[30\]\" at MUX_INPUT.v(15)" {  } { { "MUX_INPUT.v" "" { Text "D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/MUX_INPUT.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1602461018086 "|core|MUX_INPUT:input_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[31\] MUX_INPUT.v(15) " "Inferred latch for \"saida\[31\]\" at MUX_INPUT.v(15)" {  } { { "MUX_INPUT.v" "" { Text "D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/MUX_INPUT.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1602461018086 "|core|MUX_INPUT:input_mux"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SE_16_32 core:core_a\|SE_16_32:extender_16_32 " "Elaborating entity \"SE_16_32\" for hierarchy \"core:core_a\|SE_16_32:extender_16_32\"" {  } { { "core.v" "extender_16_32" { Text "D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/core.v" 212 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602461018090 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX_REGDEST core:core_a\|MUX_REGDEST:mux_regdest " "Elaborating entity \"MUX_REGDEST\" for hierarchy \"core:core_a\|MUX_REGDEST:mux_regdest\"" {  } { { "core.v" "mux_regdest" { Text "D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/core.v" 217 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602461018092 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX_HD core:core_a\|MUX_HD:mux_hd " "Elaborating entity \"MUX_HD\" for hierarchy \"core:core_a\|MUX_HD:mux_hd\"" {  } { { "core.v" "mux_hd" { Text "D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/core.v" 222 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602461018097 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BancoREG core:core_a\|BancoREG:breg " "Elaborating entity \"BancoREG\" for hierarchy \"core:core_a\|BancoREG:breg\"" {  } { { "core.v" "breg" { Text "D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/core.v" 240 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602461018103 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SE_26_32 core:core_a\|SE_26_32:estensor_26_32 " "Elaborating entity \"SE_26_32\" for hierarchy \"core:core_a\|SE_26_32:estensor_26_32\"" {  } { { "core.v" "estensor_26_32" { Text "D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/core.v" 244 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602461018118 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX_ALU core:core_a\|MUX_ALU:mux_alu " "Elaborating entity \"MUX_ALU\" for hierarchy \"core:core_a\|MUX_ALU:mux_alu\"" {  } { { "core.v" "mux_alu" { Text "D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/core.v" 249 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602461018123 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu core:core_a\|alu:ula " "Elaborating entity \"alu\" for hierarchy \"core:core_a\|alu:ula\"" {  } { { "core.v" "ula" { Text "D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/core.v" 257 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602461018127 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MEM_SHIFTER core:core_a\|MEM_SHIFTER:mem_shifter " "Elaborating entity \"MEM_SHIFTER\" for hierarchy \"core:core_a\|MEM_SHIFTER:mem_shifter\"" {  } { { "core.v" "mem_shifter" { Text "D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/core.v" 261 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602461018133 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DataMem core:core_a\|DataMem:dmem " "Elaborating entity \"DataMem\" for hierarchy \"core:core_a\|DataMem:dmem\"" {  } { { "core.v" "dmem" { Text "D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/core.v" 274 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602461018138 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX_MEM core:core_a\|MUX_MEM:mem_mux " "Elaborating entity \"MUX_MEM\" for hierarchy \"core:core_a\|MUX_MEM:mem_mux\"" {  } { { "core.v" "mem_mux" { Text "D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/core.v" 290 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602461018144 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADDER core:core_a\|ADDER:adder " "Elaborating entity \"ADDER\" for hierarchy \"core:core_a\|ADDER:adder\"" {  } { { "core.v" "adder" { Text "D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/core.v" 294 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602461018148 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX_PRE_JUMP core:core_a\|MUX_PRE_JUMP:pre_jump_mux " "Elaborating entity \"MUX_PRE_JUMP\" for hierarchy \"core:core_a\|MUX_PRE_JUMP:pre_jump_mux\"" {  } { { "core.v" "pre_jump_mux" { Text "D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/core.v" 299 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602461018153 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX_JUMP core:core_a\|MUX_JUMP:jump_mux " "Elaborating entity \"MUX_JUMP\" for hierarchy \"core:core_a\|MUX_JUMP:jump_mux\"" {  } { { "core.v" "jump_mux" { Text "D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/core.v" 304 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602461018158 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX_JR core:core_a\|MUX_JR:jr_mux " "Elaborating entity \"MUX_JR\" for hierarchy \"core:core_a\|MUX_JR:jr_mux\"" {  } { { "core.v" "jr_mux" { Text "D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/core.v" 309 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602461018161 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "counter_out sampler 4 8 " "Port \"counter_out\" on the entity instantiation of \"sampler\" is connected to a signal of width 4. The formal width of the signal in the module is 8.  The extra bits will be left dangling without any fan-out logic." {  } { { "uart/UARTModule.v" "sampler" { Text "D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/uart/UARTModule.v" 58 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1602461018387 "|top_level_arch|UARTModule:Module_A|RXSampler:sampler"}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "core:core_a\|InstructionMem:instmem\|ROM_PROC_rtl_0 " "Inferred dual-clock RAM node \"core:core_a\|InstructionMem:instmem\|ROM_PROC_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1602461019595 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "core:core_a\|InstructionMem:instmem\|ROM_OS_rtl_0 " "Inferred dual-clock RAM node \"core:core_a\|InstructionMem:instmem\|ROM_OS_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1602461019596 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "core:core_a\|DataMem:dmem\|MEMORIA_rtl_0 " "Inferred dual-clock RAM node \"core:core_a\|DataMem:dmem\|MEMORIA_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1602461019596 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "7 " "Inferred 7 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "core:core_a\|InstructionMem:instmem\|ROM_PROC_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"core:core_a\|InstructionMem:instmem\|ROM_PROC_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1602461022496 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1602461022496 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 11 " "Parameter WIDTHAD_A set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1602461022496 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1025 " "Parameter NUMWORDS_A set to 1025" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1602461022496 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1602461022496 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 11 " "Parameter WIDTHAD_B set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1602461022496 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 1025 " "Parameter NUMWORDS_B set to 1025" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1602461022496 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1602461022496 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1602461022496 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1602461022496 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1602461022496 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1602461022496 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1602461022496 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1602461022496 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1602461022496 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "core:core_a\|InstructionMem:instmem\|ROM_OS_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"core:core_a\|InstructionMem:instmem\|ROM_OS_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1602461022496 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1602461022496 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 11 " "Parameter WIDTHAD_A set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1602461022496 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1025 " "Parameter NUMWORDS_A set to 1025" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1602461022496 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1602461022496 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 11 " "Parameter WIDTHAD_B set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1602461022496 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 1025 " "Parameter NUMWORDS_B set to 1025" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1602461022496 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1602461022496 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1602461022496 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1602461022496 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1602461022496 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1602461022496 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1602461022496 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1602461022496 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1602461022496 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "core:core_a\|BIOS:bios\|bios_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"core:core_a\|BIOS:bios\|bios_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1602461022496 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1602461022496 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 6 " "Parameter WIDTHAD_A set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1602461022496 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 64 " "Parameter NUMWORDS_A set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1602461022496 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1602461022496 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1602461022496 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1602461022496 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1602461022496 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1602461022496 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/MBCORE.ram0_BIOS_23f85c.hdl.mif " "Parameter INIT_FILE set to db/MBCORE.ram0_BIOS_23f85c.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1602461022496 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1602461022496 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "UARTModule:Module_A\|UARTController:controller\|buffer_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"UARTModule:Module_A\|UARTController:controller\|buffer_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1602461022496 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 1 " "Parameter WIDTH_A set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1602461022496 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1602461022496 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1024 " "Parameter NUMWORDS_A set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1602461022496 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1602461022496 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 7 " "Parameter WIDTHAD_B set to 7" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1602461022496 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 128 " "Parameter NUMWORDS_B set to 128" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1602461022496 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1602461022496 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1602461022496 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1602461022496 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1602461022496 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1602461022496 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1602461022496 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1602461022496 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/MBCORE.ram0_UARTController_34878c75.hdl.mif " "Parameter INIT_FILE set to db/MBCORE.ram0_UARTController_34878c75.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1602461022496 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1602461022496 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "UARTModule:Module_B\|UARTController:controller\|buffer_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"UARTModule:Module_B\|UARTController:controller\|buffer_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1602461022496 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 1 " "Parameter WIDTH_A set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1602461022496 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1602461022496 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1024 " "Parameter NUMWORDS_A set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1602461022496 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1602461022496 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 7 " "Parameter WIDTHAD_B set to 7" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1602461022496 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 128 " "Parameter NUMWORDS_B set to 128" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1602461022496 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1602461022496 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1602461022496 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1602461022496 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1602461022496 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1602461022496 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1602461022496 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1602461022496 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/MBCORE.ram0_UARTController_34878c75.hdl.mif " "Parameter INIT_FILE set to db/MBCORE.ram0_UARTController_34878c75.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1602461022496 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1602461022496 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "core:core_a\|DataMem:dmem\|MEMORIA_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"core:core_a\|DataMem:dmem\|MEMORIA_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1602461022496 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1602461022496 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 13 " "Parameter WIDTHAD_A set to 13" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1602461022496 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 8192 " "Parameter NUMWORDS_A set to 8192" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1602461022496 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1602461022496 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 13 " "Parameter WIDTHAD_B set to 13" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1602461022496 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 8192 " "Parameter NUMWORDS_B set to 8192" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1602461022496 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1602461022496 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1602461022496 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1602461022496 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1602461022496 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1602461022496 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1602461022496 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1602461022496 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1602461022496 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "core:core_a\|HD:hd\|hd_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"core:core_a\|HD:hd\|hd_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1602461022496 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1602461022496 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 12 " "Parameter WIDTHAD_A set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1602461022496 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 4096 " "Parameter NUMWORDS_A set to 4096" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1602461022496 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1602461022496 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1602461022496 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1602461022496 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1602461022496 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1602461022496 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/MBCORE.ram0_HD_91e.hdl.mif " "Parameter INIT_FILE set to db/MBCORE.ram0_HD_91e.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1602461022496 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1602461022496 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1602461022496 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "5 " "Inferred 5 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "core:core_a\|alu:ula\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"core:core_a\|alu:ula\|Div0\"" {  } { { "alu.v" "Div0" { Text "D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/alu.v" 25 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1602461022499 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "core:core_a\|alu:ula\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"core:core_a\|alu:ula\|Mod0\"" {  } { { "alu.v" "Mod0" { Text "D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/alu.v" 26 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1602461022499 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "core:core_a\|alu:ula\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"core:core_a\|alu:ula\|Mult0\"" {  } { { "alu.v" "Mult0" { Text "D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/alu.v" 24 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1602461022499 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "UARTModule:Module_A\|UARTClockGenerator:clock_gen\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"UARTModule:Module_A\|UARTClockGenerator:clock_gen\|Div0\"" {  } { { "uart/UARTClockGenerator.v" "Div0" { Text "D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/uart/UARTClockGenerator.v" 46 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1602461022499 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "UARTModule:Module_B\|UARTClockGenerator:clock_gen\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"UARTModule:Module_B\|UARTClockGenerator:clock_gen\|Div0\"" {  } { { "uart/UARTClockGenerator.v" "Div0" { Text "D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/uart/UARTClockGenerator.v" 46 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1602461022499 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1602461022499 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "core:core_a\|InstructionMem:instmem\|altsyncram:ROM_PROC_rtl_0 " "Elaborated megafunction instantiation \"core:core_a\|InstructionMem:instmem\|altsyncram:ROM_PROC_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602461022680 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "core:core_a\|InstructionMem:instmem\|altsyncram:ROM_PROC_rtl_0 " "Instantiated megafunction \"core:core_a\|InstructionMem:instmem\|altsyncram:ROM_PROC_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602461022680 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602461022680 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 11 " "Parameter \"WIDTHAD_A\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602461022680 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 1025 " "Parameter \"NUMWORDS_A\" = \"1025\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602461022680 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 32 " "Parameter \"WIDTH_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602461022680 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 11 " "Parameter \"WIDTHAD_B\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602461022680 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 1025 " "Parameter \"NUMWORDS_B\" = \"1025\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602461022680 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602461022680 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602461022680 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602461022680 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602461022680 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602461022680 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602461022680 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602461022680 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1602461022680 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_k8d1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_k8d1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_k8d1 " "Found entity 1: altsyncram_k8d1" {  } { { "db/altsyncram_k8d1.tdf" "" { Text "D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/db/altsyncram_k8d1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602461022772 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602461022772 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "core:core_a\|BIOS:bios\|altsyncram:bios_rtl_0 " "Elaborated megafunction instantiation \"core:core_a\|BIOS:bios\|altsyncram:bios_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602461022845 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "core:core_a\|BIOS:bios\|altsyncram:bios_rtl_0 " "Instantiated megafunction \"core:core_a\|BIOS:bios\|altsyncram:bios_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602461022845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602461022845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 6 " "Parameter \"WIDTHAD_A\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602461022845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 64 " "Parameter \"NUMWORDS_A\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602461022845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602461022845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602461022845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602461022845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602461022845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602461022845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/MBCORE.ram0_BIOS_23f85c.hdl.mif " "Parameter \"INIT_FILE\" = \"db/MBCORE.ram0_BIOS_23f85c.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602461022845 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1602461022845 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ub61.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ub61.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ub61 " "Found entity 1: altsyncram_ub61" {  } { { "db/altsyncram_ub61.tdf" "" { Text "D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/db/altsyncram_ub61.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602461022932 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602461022932 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/db/MBCORE.ram0_BIOS_23f85c.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/db/MBCORE.ram0_BIOS_23f85c.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } { { "altsyncram.tdf" "" { Text "d:/maira/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1602461022942 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/db/MBCORE.ram0_BIOS_23f85c.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/db/MBCORE.ram0_BIOS_23f85c.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } { { "altsyncram.tdf" "" { Text "d:/maira/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1602461022947 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "UARTModule:Module_A\|UARTController:controller\|altsyncram:buffer_rtl_0 " "Elaborated megafunction instantiation \"UARTModule:Module_A\|UARTController:controller\|altsyncram:buffer_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602461023107 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "UARTModule:Module_A\|UARTController:controller\|altsyncram:buffer_rtl_0 " "Instantiated megafunction \"UARTModule:Module_A\|UARTController:controller\|altsyncram:buffer_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602461023108 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 1 " "Parameter \"WIDTH_A\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602461023108 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 10 " "Parameter \"WIDTHAD_A\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602461023108 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 1024 " "Parameter \"NUMWORDS_A\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602461023108 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602461023108 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 7 " "Parameter \"WIDTHAD_B\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602461023108 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 128 " "Parameter \"NUMWORDS_B\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602461023108 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602461023108 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602461023108 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602461023108 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602461023108 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602461023108 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602461023108 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602461023108 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/MBCORE.ram0_UARTController_34878c75.hdl.mif " "Parameter \"INIT_FILE\" = \"db/MBCORE.ram0_UARTController_34878c75.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602461023108 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1602461023108 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_39i1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_39i1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_39i1 " "Found entity 1: altsyncram_39i1" {  } { { "db/altsyncram_39i1.tdf" "" { Text "D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/db/altsyncram_39i1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602461023194 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602461023194 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "core:core_a\|DataMem:dmem\|altsyncram:MEMORIA_rtl_0 " "Elaborated megafunction instantiation \"core:core_a\|DataMem:dmem\|altsyncram:MEMORIA_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602461023269 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "core:core_a\|DataMem:dmem\|altsyncram:MEMORIA_rtl_0 " "Instantiated megafunction \"core:core_a\|DataMem:dmem\|altsyncram:MEMORIA_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602461023270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602461023270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 13 " "Parameter \"WIDTHAD_A\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602461023270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 8192 " "Parameter \"NUMWORDS_A\" = \"8192\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602461023270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 32 " "Parameter \"WIDTH_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602461023270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 13 " "Parameter \"WIDTHAD_B\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602461023270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 8192 " "Parameter \"NUMWORDS_B\" = \"8192\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602461023270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602461023270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602461023270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602461023270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602461023270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602461023270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602461023270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602461023270 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1602461023270 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_g9d1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_g9d1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_g9d1 " "Found entity 1: altsyncram_g9d1" {  } { { "db/altsyncram_g9d1.tdf" "" { Text "D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/db/altsyncram_g9d1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602461023361 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602461023361 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "core:core_a\|HD:hd\|altsyncram:hd_rtl_0 " "Elaborated megafunction instantiation \"core:core_a\|HD:hd\|altsyncram:hd_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602461023390 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "core:core_a\|HD:hd\|altsyncram:hd_rtl_0 " "Instantiated megafunction \"core:core_a\|HD:hd\|altsyncram:hd_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602461023390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602461023390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 12 " "Parameter \"WIDTHAD_A\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602461023390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 4096 " "Parameter \"NUMWORDS_A\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602461023390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602461023390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602461023390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602461023390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602461023390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602461023390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/MBCORE.ram0_HD_91e.hdl.mif " "Parameter \"INIT_FILE\" = \"db/MBCORE.ram0_HD_91e.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602461023390 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1602461023390 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_7361.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_7361.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_7361 " "Found entity 1: altsyncram_7361" {  } { { "db/altsyncram_7361.tdf" "" { Text "D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/db/altsyncram_7361.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602461023477 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602461023477 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "core:core_a\|alu:ula\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"core:core_a\|alu:ula\|lpm_divide:Div0\"" {  } { { "alu.v" "" { Text "D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/alu.v" 25 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602461023594 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "core:core_a\|alu:ula\|lpm_divide:Div0 " "Instantiated megafunction \"core:core_a\|alu:ula\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 16 " "Parameter \"LPM_WIDTHN\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602461023594 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 16 " "Parameter \"LPM_WIDTHD\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602461023594 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602461023594 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602461023594 ""}  } { { "alu.v" "" { Text "D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/alu.v" 25 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1602461023594 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_lkm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_lkm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_lkm " "Found entity 1: lpm_divide_lkm" {  } { { "db/lpm_divide_lkm.tdf" "" { Text "D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/db/lpm_divide_lkm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602461023670 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602461023670 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_dnh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_dnh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_dnh " "Found entity 1: sign_div_unsign_dnh" {  } { { "db/sign_div_unsign_dnh.tdf" "" { Text "D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/db/sign_div_unsign_dnh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602461023716 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602461023716 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_eaf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_eaf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_eaf " "Found entity 1: alt_u_div_eaf" {  } { { "db/alt_u_div_eaf.tdf" "" { Text "D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/db/alt_u_div_eaf.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602461023774 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602461023774 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/db/add_sub_7pc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602461023857 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602461023857 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/db/add_sub_8pc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602461023939 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602461023939 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "core:core_a\|alu:ula\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"core:core_a\|alu:ula\|lpm_divide:Mod0\"" {  } { { "alu.v" "" { Text "D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/alu.v" 26 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602461023977 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "core:core_a\|alu:ula\|lpm_divide:Mod0 " "Instantiated megafunction \"core:core_a\|alu:ula\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602461023977 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 32 " "Parameter \"LPM_WIDTHD\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602461023977 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602461023977 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602461023977 ""}  } { { "alu.v" "" { Text "D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/alu.v" 26 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1602461023977 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_kcm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_kcm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_kcm " "Found entity 1: lpm_divide_kcm" {  } { { "db/lpm_divide_kcm.tdf" "" { Text "D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/db/lpm_divide_kcm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602461024052 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602461024052 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_9nh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_9nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_9nh " "Found entity 1: sign_div_unsign_9nh" {  } { { "db/sign_div_unsign_9nh.tdf" "" { Text "D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/db/sign_div_unsign_9nh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602461024099 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602461024099 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_6af.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_6af.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_6af " "Found entity 1: alt_u_div_6af" {  } { { "db/alt_u_div_6af.tdf" "" { Text "D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/db/alt_u_div_6af.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602461024203 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602461024203 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "core:core_a\|alu:ula\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"core:core_a\|alu:ula\|lpm_mult:Mult0\"" {  } { { "alu.v" "" { Text "D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/alu.v" 24 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602461024415 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "core:core_a\|alu:ula\|lpm_mult:Mult0 " "Instantiated megafunction \"core:core_a\|alu:ula\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 16 " "Parameter \"LPM_WIDTHA\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602461024415 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 16 " "Parameter \"LPM_WIDTHB\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602461024415 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 32 " "Parameter \"LPM_WIDTHP\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602461024415 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 32 " "Parameter \"LPM_WIDTHR\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602461024415 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602461024415 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602461024415 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602461024415 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602461024415 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602461024415 ""}  } { { "alu.v" "" { Text "D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/alu.v" 24 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1602461024415 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_7dt.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_7dt.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_7dt " "Found entity 1: mult_7dt" {  } { { "db/mult_7dt.tdf" "" { Text "D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/db/mult_7dt.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602461024501 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602461024501 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "UARTModule:Module_A\|UARTClockGenerator:clock_gen\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"UARTModule:Module_A\|UARTClockGenerator:clock_gen\|lpm_divide:Div0\"" {  } { { "uart/UARTClockGenerator.v" "" { Text "D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/uart/UARTClockGenerator.v" 46 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602461024528 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "UARTModule:Module_A\|UARTClockGenerator:clock_gen\|lpm_divide:Div0 " "Instantiated megafunction \"UARTModule:Module_A\|UARTClockGenerator:clock_gen\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 22 " "Parameter \"LPM_WIDTHN\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602461024528 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 32 " "Parameter \"LPM_WIDTHD\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602461024528 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602461024528 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602461024528 ""}  } { { "uart/UARTClockGenerator.v" "" { Text "D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/uart/UARTClockGenerator.v" 46 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1602461024528 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_gkm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_gkm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_gkm " "Found entity 1: lpm_divide_gkm" {  } { { "db/lpm_divide_gkm.tdf" "" { Text "D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/db/lpm_divide_gkm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602461024604 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602461024604 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "13 " "13 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1602461026295 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core_a\|MUX_INPUT:input_mux\|saida\[15\] " "Latch core:core_a\|MUX_INPUT:input_mux\|saida\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core_a\|MUX_BIOS:mux_bios\|state " "Ports D and ENA on the latch are fed by the same signal core:core_a\|MUX_BIOS:mux_bios\|state" {  } { { "MUX_BIOS.v" "" { Text "D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/MUX_BIOS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1602461026413 ""}  } { { "MUX_INPUT.v" "" { Text "D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/MUX_INPUT.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1602461026413 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core_a\|MUX_INPUT:input_mux\|saida\[14\] " "Latch core:core_a\|MUX_INPUT:input_mux\|saida\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core_a\|MUX_BIOS:mux_bios\|state " "Ports D and ENA on the latch are fed by the same signal core:core_a\|MUX_BIOS:mux_bios\|state" {  } { { "MUX_BIOS.v" "" { Text "D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/MUX_BIOS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1602461026413 ""}  } { { "MUX_INPUT.v" "" { Text "D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/MUX_INPUT.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1602461026413 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core_a\|MUX_INPUT:input_mux\|saida\[13\] " "Latch core:core_a\|MUX_INPUT:input_mux\|saida\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core_a\|MUX_BIOS:mux_bios\|state " "Ports D and ENA on the latch are fed by the same signal core:core_a\|MUX_BIOS:mux_bios\|state" {  } { { "MUX_BIOS.v" "" { Text "D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/MUX_BIOS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1602461026413 ""}  } { { "MUX_INPUT.v" "" { Text "D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/MUX_INPUT.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1602461026413 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core_a\|MUX_INPUT:input_mux\|saida\[12\] " "Latch core:core_a\|MUX_INPUT:input_mux\|saida\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core_a\|MUX_BIOS:mux_bios\|state " "Ports D and ENA on the latch are fed by the same signal core:core_a\|MUX_BIOS:mux_bios\|state" {  } { { "MUX_BIOS.v" "" { Text "D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/MUX_BIOS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1602461026413 ""}  } { { "MUX_INPUT.v" "" { Text "D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/MUX_INPUT.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1602461026413 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core_a\|MUX_INPUT:input_mux\|saida\[11\] " "Latch core:core_a\|MUX_INPUT:input_mux\|saida\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core_a\|MUX_BIOS:mux_bios\|state " "Ports D and ENA on the latch are fed by the same signal core:core_a\|MUX_BIOS:mux_bios\|state" {  } { { "MUX_BIOS.v" "" { Text "D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/MUX_BIOS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1602461026413 ""}  } { { "MUX_INPUT.v" "" { Text "D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/MUX_INPUT.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1602461026413 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core_a\|MUX_INPUT:input_mux\|saida\[10\] " "Latch core:core_a\|MUX_INPUT:input_mux\|saida\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core_a\|MUX_BIOS:mux_bios\|state " "Ports D and ENA on the latch are fed by the same signal core:core_a\|MUX_BIOS:mux_bios\|state" {  } { { "MUX_BIOS.v" "" { Text "D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/MUX_BIOS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1602461026413 ""}  } { { "MUX_INPUT.v" "" { Text "D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/MUX_INPUT.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1602461026413 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core_a\|MUX_INPUT:input_mux\|saida\[9\] " "Latch core:core_a\|MUX_INPUT:input_mux\|saida\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core_a\|MUX_BIOS:mux_bios\|state " "Ports D and ENA on the latch are fed by the same signal core:core_a\|MUX_BIOS:mux_bios\|state" {  } { { "MUX_BIOS.v" "" { Text "D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/MUX_BIOS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1602461026413 ""}  } { { "MUX_INPUT.v" "" { Text "D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/MUX_INPUT.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1602461026413 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core_a\|MUX_INPUT:input_mux\|saida\[8\] " "Latch core:core_a\|MUX_INPUT:input_mux\|saida\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core_a\|MUX_BIOS:mux_bios\|state " "Ports D and ENA on the latch are fed by the same signal core:core_a\|MUX_BIOS:mux_bios\|state" {  } { { "MUX_BIOS.v" "" { Text "D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/MUX_BIOS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1602461026413 ""}  } { { "MUX_INPUT.v" "" { Text "D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/MUX_INPUT.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1602461026413 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core_a\|MUX_INPUT:input_mux\|saida\[7\] " "Latch core:core_a\|MUX_INPUT:input_mux\|saida\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core_a\|MUX_BIOS:mux_bios\|state " "Ports D and ENA on the latch are fed by the same signal core:core_a\|MUX_BIOS:mux_bios\|state" {  } { { "MUX_BIOS.v" "" { Text "D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/MUX_BIOS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1602461026414 ""}  } { { "MUX_INPUT.v" "" { Text "D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/MUX_INPUT.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1602461026414 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core_a\|MUX_INPUT:input_mux\|saida\[6\] " "Latch core:core_a\|MUX_INPUT:input_mux\|saida\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core_a\|MUX_BIOS:mux_bios\|state " "Ports D and ENA on the latch are fed by the same signal core:core_a\|MUX_BIOS:mux_bios\|state" {  } { { "MUX_BIOS.v" "" { Text "D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/MUX_BIOS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1602461026414 ""}  } { { "MUX_INPUT.v" "" { Text "D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/MUX_INPUT.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1602461026414 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core_a\|MUX_INPUT:input_mux\|saida\[5\] " "Latch core:core_a\|MUX_INPUT:input_mux\|saida\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core_a\|MUX_BIOS:mux_bios\|state " "Ports D and ENA on the latch are fed by the same signal core:core_a\|MUX_BIOS:mux_bios\|state" {  } { { "MUX_BIOS.v" "" { Text "D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/MUX_BIOS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1602461026414 ""}  } { { "MUX_INPUT.v" "" { Text "D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/MUX_INPUT.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1602461026414 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core_a\|MUX_INPUT:input_mux\|saida\[4\] " "Latch core:core_a\|MUX_INPUT:input_mux\|saida\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core_a\|MUX_BIOS:mux_bios\|state " "Ports D and ENA on the latch are fed by the same signal core:core_a\|MUX_BIOS:mux_bios\|state" {  } { { "MUX_BIOS.v" "" { Text "D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/MUX_BIOS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1602461026414 ""}  } { { "MUX_INPUT.v" "" { Text "D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/MUX_INPUT.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1602461026414 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core_a\|MUX_INPUT:input_mux\|saida\[3\] " "Latch core:core_a\|MUX_INPUT:input_mux\|saida\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core_a\|MUX_BIOS:mux_bios\|state " "Ports D and ENA on the latch are fed by the same signal core:core_a\|MUX_BIOS:mux_bios\|state" {  } { { "MUX_BIOS.v" "" { Text "D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/MUX_BIOS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1602461026414 ""}  } { { "MUX_INPUT.v" "" { Text "D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/MUX_INPUT.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1602461026414 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core_a\|MUX_INPUT:input_mux\|saida\[2\] " "Latch core:core_a\|MUX_INPUT:input_mux\|saida\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core_a\|MUX_BIOS:mux_bios\|state " "Ports D and ENA on the latch are fed by the same signal core:core_a\|MUX_BIOS:mux_bios\|state" {  } { { "MUX_BIOS.v" "" { Text "D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/MUX_BIOS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1602461026414 ""}  } { { "MUX_INPUT.v" "" { Text "D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/MUX_INPUT.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1602461026414 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core_a\|MUX_INPUT:input_mux\|saida\[1\] " "Latch core:core_a\|MUX_INPUT:input_mux\|saida\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core_a\|MUX_BIOS:mux_bios\|state " "Ports D and ENA on the latch are fed by the same signal core:core_a\|MUX_BIOS:mux_bios\|state" {  } { { "MUX_BIOS.v" "" { Text "D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/MUX_BIOS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1602461026414 ""}  } { { "MUX_INPUT.v" "" { Text "D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/MUX_INPUT.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1602461026414 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core_a\|MUX_INPUT:input_mux\|saida\[0\] " "Latch core:core_a\|MUX_INPUT:input_mux\|saida\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core_a\|MUX_BIOS:mux_bios\|state " "Ports D and ENA on the latch are fed by the same signal core:core_a\|MUX_BIOS:mux_bios\|state" {  } { { "MUX_BIOS.v" "" { Text "D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/MUX_BIOS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1602461026414 ""}  } { { "MUX_INPUT.v" "" { Text "D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/MUX_INPUT.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1602461026414 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "outPC\[10\] GND " "Pin \"outPC\[10\]\" is stuck at GND" {  } { { "top_level_arch.v" "" { Text "D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/top_level_arch.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1602461030426 "|top_level_arch|outPC[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "outPC\[11\] GND " "Pin \"outPC\[11\]\" is stuck at GND" {  } { { "top_level_arch.v" "" { Text "D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/top_level_arch.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1602461030426 "|top_level_arch|outPC[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "outPC\[12\] GND " "Pin \"outPC\[12\]\" is stuck at GND" {  } { { "top_level_arch.v" "" { Text "D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/top_level_arch.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1602461030426 "|top_level_arch|outPC[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "outPC\[13\] GND " "Pin \"outPC\[13\]\" is stuck at GND" {  } { { "top_level_arch.v" "" { Text "D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/top_level_arch.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1602461030426 "|top_level_arch|outPC[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "outPC\[14\] GND " "Pin \"outPC\[14\]\" is stuck at GND" {  } { { "top_level_arch.v" "" { Text "D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/top_level_arch.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1602461030426 "|top_level_arch|outPC[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "outPC\[15\] GND " "Pin \"outPC\[15\]\" is stuck at GND" {  } { { "top_level_arch.v" "" { Text "D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/top_level_arch.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1602461030426 "|top_level_arch|outPC[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "outPC\[16\] GND " "Pin \"outPC\[16\]\" is stuck at GND" {  } { { "top_level_arch.v" "" { Text "D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/top_level_arch.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1602461030426 "|top_level_arch|outPC[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "outPC\[17\] GND " "Pin \"outPC\[17\]\" is stuck at GND" {  } { { "top_level_arch.v" "" { Text "D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/top_level_arch.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1602461030426 "|top_level_arch|outPC[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "outPC\[18\] GND " "Pin \"outPC\[18\]\" is stuck at GND" {  } { { "top_level_arch.v" "" { Text "D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/top_level_arch.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1602461030426 "|top_level_arch|outPC[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "outPC\[19\] GND " "Pin \"outPC\[19\]\" is stuck at GND" {  } { { "top_level_arch.v" "" { Text "D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/top_level_arch.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1602461030426 "|top_level_arch|outPC[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "outPC\[20\] GND " "Pin \"outPC\[20\]\" is stuck at GND" {  } { { "top_level_arch.v" "" { Text "D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/top_level_arch.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1602461030426 "|top_level_arch|outPC[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "outPC\[21\] GND " "Pin \"outPC\[21\]\" is stuck at GND" {  } { { "top_level_arch.v" "" { Text "D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/top_level_arch.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1602461030426 "|top_level_arch|outPC[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "outPC\[22\] GND " "Pin \"outPC\[22\]\" is stuck at GND" {  } { { "top_level_arch.v" "" { Text "D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/top_level_arch.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1602461030426 "|top_level_arch|outPC[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "outPC\[23\] GND " "Pin \"outPC\[23\]\" is stuck at GND" {  } { { "top_level_arch.v" "" { Text "D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/top_level_arch.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1602461030426 "|top_level_arch|outPC[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "outPC\[24\] GND " "Pin \"outPC\[24\]\" is stuck at GND" {  } { { "top_level_arch.v" "" { Text "D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/top_level_arch.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1602461030426 "|top_level_arch|outPC[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "outPC\[25\] GND " "Pin \"outPC\[25\]\" is stuck at GND" {  } { { "top_level_arch.v" "" { Text "D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/top_level_arch.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1602461030426 "|top_level_arch|outPC[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "outPC\[26\] GND " "Pin \"outPC\[26\]\" is stuck at GND" {  } { { "top_level_arch.v" "" { Text "D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/top_level_arch.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1602461030426 "|top_level_arch|outPC[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "outPC\[27\] GND " "Pin \"outPC\[27\]\" is stuck at GND" {  } { { "top_level_arch.v" "" { Text "D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/top_level_arch.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1602461030426 "|top_level_arch|outPC[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "outPC\[28\] GND " "Pin \"outPC\[28\]\" is stuck at GND" {  } { { "top_level_arch.v" "" { Text "D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/top_level_arch.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1602461030426 "|top_level_arch|outPC[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "outPC\[29\] GND " "Pin \"outPC\[29\]\" is stuck at GND" {  } { { "top_level_arch.v" "" { Text "D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/top_level_arch.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1602461030426 "|top_level_arch|outPC[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "outPC\[30\] GND " "Pin \"outPC\[30\]\" is stuck at GND" {  } { { "top_level_arch.v" "" { Text "D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/top_level_arch.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1602461030426 "|top_level_arch|outPC[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "outPC\[31\] GND " "Pin \"outPC\[31\]\" is stuck at GND" {  } { { "top_level_arch.v" "" { Text "D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/top_level_arch.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1602461030426 "|top_level_arch|outPC[31]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1602461030426 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1602461030791 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "4 " "4 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1602461036979 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/output_files/MBCORE.map.smsg " "Generated suppressed messages file D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/output_files/MBCORE.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602461037300 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1602461038113 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602461038113 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "14452 " "Implemented 14452 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "55 " "Implemented 55 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1602461038843 ""} { "Info" "ICUT_CUT_TM_OPINS" "201 " "Implemented 201 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1602461038843 ""} { "Info" "ICUT_CUT_TM_LCELLS" "14032 " "Implemented 14032 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1602461038843 ""} { "Info" "ICUT_CUT_TM_RAMS" "162 " "Implemented 162 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1602461038843 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "2 " "Implemented 2 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1602461038843 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1602461038843 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 74 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 74 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4923 " "Peak virtual memory: 4923 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1602461038897 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Oct 11 21:03:58 2020 " "Processing ended: Sun Oct 11 21:03:58 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1602461038897 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:30 " "Elapsed time: 00:00:30" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1602461038897 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:40 " "Total CPU time (on all processors): 00:00:40" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1602461038897 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1602461038897 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1602461040202 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1602461040207 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Oct 11 21:03:59 2020 " "Processing started: Sun Oct 11 21:03:59 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1602461040207 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1602461040207 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off MBCORE -c MBCORE " "Command: quartus_fit --read_settings_files=off --write_settings_files=off MBCORE -c MBCORE" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1602461040207 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #3" {  } {  } 0 0 "qfit2_default_script.tcl version: #3" 0 0 "Fitter" 0 0 1602461040428 ""}
{ "Info" "0" "" "Project  = MBCORE" {  } {  } 0 0 "Project  = MBCORE" 0 0 "Fitter" 0 0 1602461040429 ""}
{ "Info" "0" "" "Revision = MBCORE" {  } {  } 0 0 "Revision = MBCORE" 0 0 "Fitter" 0 0 1602461040429 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1602461040618 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1602461040618 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "MBCORE EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"MBCORE\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1602461040688 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1602461040732 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1602461040732 ""}
{ "Info" "IFITCC_FITCC_INFO_FAST_FIT_COMPILATION_ON" "" "Fitter is performing a Fast Fit compilation, which decreases Fitter effort to reduce compilation time" {  } {  } 0 171001 "Fitter is performing a Fast Fit compilation, which decreases Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1602461041084 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1602461041096 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1602461041729 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1602461041729 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1602461041729 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1602461041729 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1602461041729 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1602461041729 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1602461041729 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1602461041729 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1602461041729 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1602461041729 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "d:/maira/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/maira/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/" { { 0 { 0 ""} 0 24714 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1602461041747 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "d:/maira/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/maira/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/" { { 0 { 0 ""} 0 24716 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1602461041747 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "d:/maira/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/maira/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/" { { 0 { 0 ""} 0 24718 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1602461041747 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "d:/maira/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/maira/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/" { { 0 { 0 ""} 0 24720 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1602461041747 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "d:/maira/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/maira/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/" { { 0 { 0 ""} 0 24722 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1602461041747 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1602461041747 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1602461041755 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1602461043369 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "229 256 " "No exact pin location assignment(s) for 229 pins of 256 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1602461044248 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "16 " "TimeQuest Timing Analyzer is analyzing 16 combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1602461045292 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "MBCORE.sdc " "Synopsys Design Constraints File file not found: 'MBCORE.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1602461045300 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1602461045300 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: core:core_a\|BIOS:bios\|altsyncram:bios_rtl_0\|altsyncram_ub61:auto_generated\|ram_block1a26~porta_address_reg0  to: core_a\|bios\|bios_rtl_0\|auto_generated\|ram_block1a26\|portadataout\[0\] " "From: core:core_a\|BIOS:bios\|altsyncram:bios_rtl_0\|altsyncram_ub61:auto_generated\|ram_block1a26~porta_address_reg0  to: core_a\|bios\|bios_rtl_0\|auto_generated\|ram_block1a26\|portadataout\[0\]" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1602461045375 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1602461045375 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1602461045420 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1602461045422 ""}
{ "Info" "ISTA_DEFAULT_TDC_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" { { "Info" "ISTA_ASSUMED_DEFAULT_TDC_REQUIREMENT" "" "Assuming a default timing requirement" {  } {  } 0 332127 "Assuming a default timing requirement" 0 0 "Design Software" 0 -1 1602461045424 ""}  } {  } 0 332128 "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" 0 0 "Fitter" 0 -1 1602461045424 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 8 clocks " "Found 8 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1602461045424 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1602461045424 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000      clock_B " "   1.000      clock_B" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1602461045424 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 core:core_a\|BIOS:bios\|altsyncram:bios_rtl_0\|altsyncram_ub61:auto_generated\|ram_block1a26~porta_address_reg0 " "   1.000 core:core_a\|BIOS:bios\|altsyncram:bios_rtl_0\|altsyncram_ub61:auto_generated\|ram_block1a26~porta_address_reg0" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1602461045424 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 core:core_a\|Temporizador:temp\|clockT " "   1.000 core:core_a\|Temporizador:temp\|clockT" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1602461045424 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 physical_clock " "   1.000 physical_clock" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1602461045424 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 UARTModule:Module_A\|UARTClockGenerator:clock_gen\|custom_uart_clock " "   1.000 UARTModule:Module_A\|UARTClockGenerator:clock_gen\|custom_uart_clock" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1602461045424 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 UARTModule:Module_A\|UARTClockGenerator:clock_gen\|sampling_clock " "   1.000 UARTModule:Module_A\|UARTClockGenerator:clock_gen\|sampling_clock" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1602461045424 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 UARTModule:Module_B\|UARTClockGenerator:clock_gen\|custom_uart_clock " "   1.000 UARTModule:Module_B\|UARTClockGenerator:clock_gen\|custom_uart_clock" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1602461045424 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 UARTModule:Module_B\|UARTClockGenerator:clock_gen\|sampling_clock " "   1.000 UARTModule:Module_B\|UARTClockGenerator:clock_gen\|sampling_clock" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1602461045424 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1602461045424 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clock_B~input (placed in PIN Y27 (CLK6, DIFFCLK_3p)) " "Automatically promoted node clock_B~input (placed in PIN Y27 (CLK6, DIFFCLK_3p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G9 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G9" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1602461046286 ""}  } { { "top_level_arch.v" "" { Text "D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/top_level_arch.v" 9 0 0 } } { "temporary_test_loc" "" { Generic "D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/" { { 0 { 0 ""} 0 24695 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1602461046286 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "physical_clock~input (placed in PIN Y28 (CLK7, DIFFCLK_3n)) " "Automatically promoted node physical_clock~input (placed in PIN Y28 (CLK7, DIFFCLK_3n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G8 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G8" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1602461046286 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "core:core_a\|BIOS:bios\|altsyncram:bios_rtl_0\|altsyncram_ub61:auto_generated\|ram_block1a27 " "Destination node core:core_a\|BIOS:bios\|altsyncram:bios_rtl_0\|altsyncram_ub61:auto_generated\|ram_block1a27" {  } { { "db/altsyncram_ub61.tdf" "" { Text "D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/db/altsyncram_ub61.tdf" 601 2 0 } } { "temporary_test_loc" "" { Generic "D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/" { { 0 { 0 ""} 0 7473 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1602461046286 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "core:core_a\|BIOS:bios\|altsyncram:bios_rtl_0\|altsyncram_ub61:auto_generated\|ram_block1a28 " "Destination node core:core_a\|BIOS:bios\|altsyncram:bios_rtl_0\|altsyncram_ub61:auto_generated\|ram_block1a28" {  } { { "db/altsyncram_ub61.tdf" "" { Text "D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/db/altsyncram_ub61.tdf" 622 2 0 } } { "temporary_test_loc" "" { Generic "D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/" { { 0 { 0 ""} 0 7474 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1602461046286 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "core:core_a\|BIOS:bios\|altsyncram:bios_rtl_0\|altsyncram_ub61:auto_generated\|ram_block1a29 " "Destination node core:core_a\|BIOS:bios\|altsyncram:bios_rtl_0\|altsyncram_ub61:auto_generated\|ram_block1a29" {  } { { "db/altsyncram_ub61.tdf" "" { Text "D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/db/altsyncram_ub61.tdf" 643 2 0 } } { "temporary_test_loc" "" { Generic "D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/" { { 0 { 0 ""} 0 7475 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1602461046286 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "core:core_a\|BIOS:bios\|altsyncram:bios_rtl_0\|altsyncram_ub61:auto_generated\|ram_block1a30 " "Destination node core:core_a\|BIOS:bios\|altsyncram:bios_rtl_0\|altsyncram_ub61:auto_generated\|ram_block1a30" {  } { { "db/altsyncram_ub61.tdf" "" { Text "D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/db/altsyncram_ub61.tdf" 664 2 0 } } { "temporary_test_loc" "" { Generic "D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/" { { 0 { 0 ""} 0 7476 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1602461046286 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "core:core_a\|BIOS:bios\|altsyncram:bios_rtl_0\|altsyncram_ub61:auto_generated\|ram_block1a31 " "Destination node core:core_a\|BIOS:bios\|altsyncram:bios_rtl_0\|altsyncram_ub61:auto_generated\|ram_block1a31" {  } { { "db/altsyncram_ub61.tdf" "" { Text "D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/db/altsyncram_ub61.tdf" 685 2 0 } } { "temporary_test_loc" "" { Generic "D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/" { { 0 { 0 ""} 0 7477 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1602461046286 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "core:core_a\|InstructionMem:instmem\|altsyncram:ROM_OS_rtl_0\|altsyncram_k8d1:auto_generated\|ram_block1a26 " "Destination node core:core_a\|InstructionMem:instmem\|altsyncram:ROM_OS_rtl_0\|altsyncram_k8d1:auto_generated\|ram_block1a26" {  } { { "db/altsyncram_k8d1.tdf" "" { Text "D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/db/altsyncram_k8d1.tdf" 818 2 0 } } { "temporary_test_loc" "" { Generic "D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/" { { 0 { 0 ""} 0 9033 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1602461046286 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "core:core_a\|InstructionMem:instmem\|altsyncram:ROM_OS_rtl_0\|altsyncram_k8d1:auto_generated\|ram_block1a27 " "Destination node core:core_a\|InstructionMem:instmem\|altsyncram:ROM_OS_rtl_0\|altsyncram_k8d1:auto_generated\|ram_block1a27" {  } { { "db/altsyncram_k8d1.tdf" "" { Text "D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/db/altsyncram_k8d1.tdf" 848 2 0 } } { "temporary_test_loc" "" { Generic "D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/" { { 0 { 0 ""} 0 9035 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1602461046286 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "core:core_a\|InstructionMem:instmem\|altsyncram:ROM_OS_rtl_0\|altsyncram_k8d1:auto_generated\|ram_block1a28 " "Destination node core:core_a\|InstructionMem:instmem\|altsyncram:ROM_OS_rtl_0\|altsyncram_k8d1:auto_generated\|ram_block1a28" {  } { { "db/altsyncram_k8d1.tdf" "" { Text "D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/db/altsyncram_k8d1.tdf" 878 2 0 } } { "temporary_test_loc" "" { Generic "D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/" { { 0 { 0 ""} 0 9037 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1602461046286 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "core:core_a\|InstructionMem:instmem\|altsyncram:ROM_OS_rtl_0\|altsyncram_k8d1:auto_generated\|ram_block1a29 " "Destination node core:core_a\|InstructionMem:instmem\|altsyncram:ROM_OS_rtl_0\|altsyncram_k8d1:auto_generated\|ram_block1a29" {  } { { "db/altsyncram_k8d1.tdf" "" { Text "D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/db/altsyncram_k8d1.tdf" 908 2 0 } } { "temporary_test_loc" "" { Generic "D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/" { { 0 { 0 ""} 0 9039 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1602461046286 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "core:core_a\|InstructionMem:instmem\|altsyncram:ROM_OS_rtl_0\|altsyncram_k8d1:auto_generated\|ram_block1a30 " "Destination node core:core_a\|InstructionMem:instmem\|altsyncram:ROM_OS_rtl_0\|altsyncram_k8d1:auto_generated\|ram_block1a30" {  } { { "db/altsyncram_k8d1.tdf" "" { Text "D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/db/altsyncram_k8d1.tdf" 938 2 0 } } { "temporary_test_loc" "" { Generic "D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/" { { 0 { 0 ""} 0 9041 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1602461046286 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1602461046286 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1602461046286 ""}  } { { "top_level_arch.v" "" { Text "D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/top_level_arch.v" 9 0 0 } } { "temporary_test_loc" "" { Generic "D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/" { { 0 { 0 ""} 0 24657 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1602461046286 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "core:core_a\|Temporizador:temp\|clockT  " "Automatically promoted node core:core_a\|Temporizador:temp\|clockT " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1602461046286 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "core:core_a\|MUX_BIOS:mux_bios\|state " "Destination node core:core_a\|MUX_BIOS:mux_bios\|state" {  } { { "MUX_BIOS.v" "" { Text "D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/MUX_BIOS.v" 8 -1 0 } } { "temporary_test_loc" "" { Generic "D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/" { { 0 { 0 ""} 0 2918 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1602461046286 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "core:core_a\|PROCESS_KEEPER:keeper\|proc_num\[0\] " "Destination node core:core_a\|PROCESS_KEEPER:keeper\|proc_num\[0\]" {  } { { "PROCESS_KEEPER.v" "" { Text "D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/PROCESS_KEEPER.v" 12 -1 0 } } { "temporary_test_loc" "" { Generic "D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/" { { 0 { 0 ""} 0 2957 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1602461046286 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "core:core_a\|PROCESS_KEEPER:keeper\|proc_num\[1\] " "Destination node core:core_a\|PROCESS_KEEPER:keeper\|proc_num\[1\]" {  } { { "PROCESS_KEEPER.v" "" { Text "D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/PROCESS_KEEPER.v" 12 -1 0 } } { "temporary_test_loc" "" { Generic "D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/" { { 0 { 0 ""} 0 2958 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1602461046286 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "core:core_a\|PROCESS_KEEPER:keeper\|proc_num\[2\] " "Destination node core:core_a\|PROCESS_KEEPER:keeper\|proc_num\[2\]" {  } { { "PROCESS_KEEPER.v" "" { Text "D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/PROCESS_KEEPER.v" 12 -1 0 } } { "temporary_test_loc" "" { Generic "D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/" { { 0 { 0 ""} 0 2959 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1602461046286 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "core:core_a\|PROCESS_KEEPER:keeper\|proc_num\[3\] " "Destination node core:core_a\|PROCESS_KEEPER:keeper\|proc_num\[3\]" {  } { { "PROCESS_KEEPER.v" "" { Text "D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/PROCESS_KEEPER.v" 12 -1 0 } } { "temporary_test_loc" "" { Generic "D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/" { { 0 { 0 ""} 0 2960 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1602461046286 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "core:core_a\|PROCESS_KEEPER:keeper\|proc_num\[4\] " "Destination node core:core_a\|PROCESS_KEEPER:keeper\|proc_num\[4\]" {  } { { "PROCESS_KEEPER.v" "" { Text "D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/PROCESS_KEEPER.v" 12 -1 0 } } { "temporary_test_loc" "" { Generic "D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/" { { 0 { 0 ""} 0 2961 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1602461046286 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "core:core_a\|PROCESS_KEEPER:keeper\|proc_num\[5\] " "Destination node core:core_a\|PROCESS_KEEPER:keeper\|proc_num\[5\]" {  } { { "PROCESS_KEEPER.v" "" { Text "D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/PROCESS_KEEPER.v" 12 -1 0 } } { "temporary_test_loc" "" { Generic "D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/" { { 0 { 0 ""} 0 2962 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1602461046286 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "core:core_a\|PROCESS_KEEPER:keeper\|proc_num\[6\] " "Destination node core:core_a\|PROCESS_KEEPER:keeper\|proc_num\[6\]" {  } { { "PROCESS_KEEPER.v" "" { Text "D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/PROCESS_KEEPER.v" 12 -1 0 } } { "temporary_test_loc" "" { Generic "D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/" { { 0 { 0 ""} 0 2963 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1602461046286 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "core:core_a\|PROCESS_KEEPER:keeper\|proc_num\[7\] " "Destination node core:core_a\|PROCESS_KEEPER:keeper\|proc_num\[7\]" {  } { { "PROCESS_KEEPER.v" "" { Text "D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/PROCESS_KEEPER.v" 12 -1 0 } } { "temporary_test_loc" "" { Generic "D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/" { { 0 { 0 ""} 0 2964 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1602461046286 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "core:core_a\|PROCESS_KEEPER:keeper\|proc_num\[8\] " "Destination node core:core_a\|PROCESS_KEEPER:keeper\|proc_num\[8\]" {  } { { "PROCESS_KEEPER.v" "" { Text "D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/PROCESS_KEEPER.v" 12 -1 0 } } { "temporary_test_loc" "" { Generic "D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/" { { 0 { 0 ""} 0 2965 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1602461046286 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1602461046286 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1602461046286 ""}  } { { "Temporizador.v" "" { Text "D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/Temporizador.v" 3 -1 0 } } { "temporary_test_loc" "" { Generic "D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/" { { 0 { 0 ""} 0 3030 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1602461046286 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "UARTModule:Module_A\|UARTClockGenerator:clock_gen\|custom_uart_clock  " "Automatically promoted node UARTModule:Module_A\|UARTClockGenerator:clock_gen\|custom_uart_clock " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1602461046287 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "UARTModule:Module_A\|UARTClockGenerator:clock_gen\|custom_uart_clock~0 " "Destination node UARTModule:Module_A\|UARTClockGenerator:clock_gen\|custom_uart_clock~0" {  } { { "uart/UARTClockGenerator.v" "" { Text "D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/uart/UARTClockGenerator.v" 30 -1 0 } } { "temporary_test_loc" "" { Generic "D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/" { { 0 { 0 ""} 0 14226 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1602461046287 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "uart_clock_A~output " "Destination node uart_clock_A~output" {  } { { "top_level_arch.v" "" { Text "D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/top_level_arch.v" 20 0 0 } } { "temporary_test_loc" "" { Generic "D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/" { { 0 { 0 ""} 0 24512 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1602461046287 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1602461046287 ""}  } { { "uart/UARTClockGenerator.v" "" { Text "D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/uart/UARTClockGenerator.v" 30 -1 0 } } { "temporary_test_loc" "" { Generic "D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/" { { 0 { 0 ""} 0 3163 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1602461046287 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "UARTModule:Module_B\|UARTClockGenerator:clock_gen\|custom_uart_clock  " "Automatically promoted node UARTModule:Module_B\|UARTClockGenerator:clock_gen\|custom_uart_clock " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1602461046287 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "UARTModule:Module_B\|UARTClockGenerator:clock_gen\|custom_uart_clock~0 " "Destination node UARTModule:Module_B\|UARTClockGenerator:clock_gen\|custom_uart_clock~0" {  } { { "uart/UARTClockGenerator.v" "" { Text "D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/uart/UARTClockGenerator.v" 30 -1 0 } } { "temporary_test_loc" "" { Generic "D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/" { { 0 { 0 ""} 0 15931 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1602461046287 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "uart_clock_B~output " "Destination node uart_clock_B~output" {  } { { "top_level_arch.v" "" { Text "D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/top_level_arch.v" 20 0 0 } } { "temporary_test_loc" "" { Generic "D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/" { { 0 { 0 ""} 0 24513 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1602461046287 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1602461046287 ""}  } { { "uart/UARTClockGenerator.v" "" { Text "D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/uart/UARTClockGenerator.v" 30 -1 0 } } { "temporary_test_loc" "" { Generic "D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/" { { 0 { 0 ""} 0 4466 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1602461046287 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "core:core_a\|MUX_INPUT:input_mux\|saida\[31\]~28  " "Automatically promoted node core:core_a\|MUX_INPUT:input_mux\|saida\[31\]~28 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1602461046287 ""}  } { { "MUX_INPUT.v" "" { Text "D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/MUX_INPUT.v" 15 -1 0 } } { "temporary_test_loc" "" { Generic "D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/" { { 0 { 0 ""} 0 20983 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1602461046287 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "UARTModule:Module_A\|UARTClockGenerator:clock_gen\|sampling_clock  " "Automatically promoted node UARTModule:Module_A\|UARTClockGenerator:clock_gen\|sampling_clock " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1602461046287 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "UARTModule:Module_A\|UARTClockGenerator:clock_gen\|sampling_clock~0 " "Destination node UARTModule:Module_A\|UARTClockGenerator:clock_gen\|sampling_clock~0" {  } { { "uart/UARTClockGenerator.v" "" { Text "D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/uart/UARTClockGenerator.v" 30 -1 0 } } { "temporary_test_loc" "" { Generic "D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/" { { 0 { 0 ""} 0 20671 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1602461046287 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1602461046287 ""}  } { { "uart/UARTClockGenerator.v" "" { Text "D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/uart/UARTClockGenerator.v" 30 -1 0 } } { "temporary_test_loc" "" { Generic "D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/" { { 0 { 0 ""} 0 3165 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1602461046287 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "UARTModule:Module_B\|UARTClockGenerator:clock_gen\|sampling_clock  " "Automatically promoted node UARTModule:Module_B\|UARTClockGenerator:clock_gen\|sampling_clock " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1602461046287 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "UARTModule:Module_B\|UARTClockGenerator:clock_gen\|sampling_clock~0 " "Destination node UARTModule:Module_B\|UARTClockGenerator:clock_gen\|sampling_clock~0" {  } { { "uart/UARTClockGenerator.v" "" { Text "D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/uart/UARTClockGenerator.v" 30 -1 0 } } { "temporary_test_loc" "" { Generic "D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/" { { 0 { 0 ""} 0 20583 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1602461046287 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1602461046287 ""}  } { { "uart/UARTClockGenerator.v" "" { Text "D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/uart/UARTClockGenerator.v" 30 -1 0 } } { "temporary_test_loc" "" { Generic "D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/" { { 0 { 0 ""} 0 4468 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1602461046287 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1602461047330 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1602461047343 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1602461047343 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1602461047359 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1602461047383 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1602461047407 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1602461048493 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1602461048506 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1602461048506 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "227 unused 2.5V 36 191 0 " "Number of I/O pins in group: 227 (unused VREF, 2.5V VCCIO, 36 input, 191 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1602461048524 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1602461048524 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1602461048524 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 4 52 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  52 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1602461048524 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 63 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  63 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1602461048524 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 73 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  73 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1602461048524 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 71 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  71 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1602461048524 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 19 46 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 19 total pin(s) used --  46 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1602461048524 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 57 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  57 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1602461048524 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use 2.5V 10 62 " "I/O bank number 7 does not use VREF pins and has 2.5V VCCIO pins. 10 total pin(s) used --  62 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1602461048524 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 71 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  71 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1602461048524 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1602461048524 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1602461048524 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "bilhao\[0\] " "Node \"bilhao\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/maira/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/maira/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "bilhao\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1602461050422 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "bilhao\[1\] " "Node \"bilhao\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/maira/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/maira/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "bilhao\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1602461050422 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "bilhao\[2\] " "Node \"bilhao\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/maira/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/maira/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "bilhao\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1602461050422 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "bilhao\[3\] " "Node \"bilhao\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/maira/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/maira/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "bilhao\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1602461050422 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "bilhao\[4\] " "Node \"bilhao\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/maira/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/maira/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "bilhao\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1602461050422 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "bilhao\[5\] " "Node \"bilhao\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/maira/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/maira/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "bilhao\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1602461050422 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "bilhao\[6\] " "Node \"bilhao\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/maira/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/maira/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "bilhao\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1602461050422 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "centena\[0\] " "Node \"centena\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/maira/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/maira/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "centena\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1602461050422 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "centena\[1\] " "Node \"centena\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/maira/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/maira/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "centena\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1602461050422 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "centena\[2\] " "Node \"centena\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/maira/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/maira/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "centena\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1602461050422 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "centena\[3\] " "Node \"centena\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/maira/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/maira/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "centena\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1602461050422 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "centena\[4\] " "Node \"centena\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/maira/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/maira/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "centena\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1602461050422 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "centena\[5\] " "Node \"centena\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/maira/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/maira/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "centena\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1602461050422 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "centena\[6\] " "Node \"centena\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/maira/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/maira/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "centena\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1602461050422 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "clk_button " "Node \"clk_button\" is assigned to location or region, but does not exist in design" {  } { { "d:/maira/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/maira/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clk_button" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1602461050422 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "clock50M " "Node \"clock50M\" is assigned to location or region, but does not exist in design" {  } { { "d:/maira/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/maira/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clock50M" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1602461050422 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "dezena\[0\] " "Node \"dezena\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/maira/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/maira/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dezena\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1602461050422 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "dezena\[1\] " "Node \"dezena\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/maira/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/maira/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dezena\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1602461050422 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "dezena\[2\] " "Node \"dezena\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/maira/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/maira/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dezena\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1602461050422 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "dezena\[3\] " "Node \"dezena\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/maira/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/maira/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dezena\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1602461050422 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "dezena\[4\] " "Node \"dezena\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/maira/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/maira/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dezena\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1602461050422 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "dezena\[5\] " "Node \"dezena\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/maira/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/maira/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dezena\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1602461050422 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "dezena\[6\] " "Node \"dezena\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/maira/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/maira/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dezena\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1602461050422 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "lcd_blon " "Node \"lcd_blon\" is assigned to location or region, but does not exist in design" {  } { { "d:/maira/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/maira/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "lcd_blon" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1602461050422 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "lcd_data\[0\] " "Node \"lcd_data\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/maira/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/maira/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "lcd_data\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1602461050422 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "lcd_data\[1\] " "Node \"lcd_data\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/maira/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/maira/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "lcd_data\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1602461050422 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "lcd_data\[2\] " "Node \"lcd_data\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/maira/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/maira/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "lcd_data\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1602461050422 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "lcd_data\[3\] " "Node \"lcd_data\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/maira/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/maira/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "lcd_data\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1602461050422 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "lcd_data\[4\] " "Node \"lcd_data\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/maira/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/maira/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "lcd_data\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1602461050422 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "lcd_data\[5\] " "Node \"lcd_data\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/maira/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/maira/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "lcd_data\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1602461050422 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "lcd_data\[6\] " "Node \"lcd_data\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/maira/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/maira/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "lcd_data\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1602461050422 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "lcd_data\[7\] " "Node \"lcd_data\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/maira/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/maira/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "lcd_data\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1602461050422 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "lcd_en " "Node \"lcd_en\" is assigned to location or region, but does not exist in design" {  } { { "d:/maira/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/maira/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "lcd_en" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1602461050422 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "lcd_on " "Node \"lcd_on\" is assigned to location or region, but does not exist in design" {  } { { "d:/maira/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/maira/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "lcd_on" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1602461050422 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "lcd_rs " "Node \"lcd_rs\" is assigned to location or region, but does not exist in design" {  } { { "d:/maira/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/maira/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "lcd_rs" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1602461050422 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "lcd_rw " "Node \"lcd_rw\" is assigned to location or region, but does not exist in design" {  } { { "d:/maira/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/maira/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "lcd_rw" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1602461050422 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "mil\[0\] " "Node \"mil\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/maira/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/maira/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "mil\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1602461050422 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "mil\[1\] " "Node \"mil\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/maira/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/maira/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "mil\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1602461050422 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "mil\[2\] " "Node \"mil\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/maira/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/maira/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "mil\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1602461050422 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "mil\[3\] " "Node \"mil\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/maira/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/maira/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "mil\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1602461050422 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "mil\[4\] " "Node \"mil\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/maira/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/maira/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "mil\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1602461050422 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "mil\[5\] " "Node \"mil\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/maira/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/maira/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "mil\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1602461050422 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "mil\[6\] " "Node \"mil\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/maira/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/maira/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "mil\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1602461050422 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "milhao\[0\] " "Node \"milhao\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/maira/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/maira/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "milhao\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1602461050422 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "milhao\[1\] " "Node \"milhao\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/maira/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/maira/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "milhao\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1602461050422 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "milhao\[2\] " "Node \"milhao\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/maira/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/maira/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "milhao\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1602461050422 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "milhao\[3\] " "Node \"milhao\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/maira/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/maira/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "milhao\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1602461050422 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "milhao\[4\] " "Node \"milhao\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/maira/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/maira/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "milhao\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1602461050422 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "milhao\[5\] " "Node \"milhao\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/maira/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/maira/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "milhao\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1602461050422 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "milhao\[6\] " "Node \"milhao\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/maira/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/maira/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "milhao\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1602461050422 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "quatrilhao\[0\] " "Node \"quatrilhao\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/maira/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/maira/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "quatrilhao\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1602461050422 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "quatrilhao\[1\] " "Node \"quatrilhao\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/maira/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/maira/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "quatrilhao\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1602461050422 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "quatrilhao\[2\] " "Node \"quatrilhao\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/maira/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/maira/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "quatrilhao\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1602461050422 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "quatrilhao\[3\] " "Node \"quatrilhao\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/maira/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/maira/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "quatrilhao\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1602461050422 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "quatrilhao\[4\] " "Node \"quatrilhao\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/maira/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/maira/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "quatrilhao\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1602461050422 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "quatrilhao\[5\] " "Node \"quatrilhao\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/maira/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/maira/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "quatrilhao\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1602461050422 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "quatrilhao\[6\] " "Node \"quatrilhao\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/maira/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/maira/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "quatrilhao\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1602461050422 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "trilhao\[0\] " "Node \"trilhao\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/maira/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/maira/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "trilhao\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1602461050422 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "trilhao\[1\] " "Node \"trilhao\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/maira/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/maira/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "trilhao\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1602461050422 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "trilhao\[2\] " "Node \"trilhao\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/maira/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/maira/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "trilhao\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1602461050422 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "trilhao\[3\] " "Node \"trilhao\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/maira/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/maira/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "trilhao\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1602461050422 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "trilhao\[4\] " "Node \"trilhao\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/maira/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/maira/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "trilhao\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1602461050422 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "trilhao\[5\] " "Node \"trilhao\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/maira/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/maira/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "trilhao\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1602461050422 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "trilhao\[6\] " "Node \"trilhao\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/maira/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/maira/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "trilhao\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1602461050422 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "unidade\[0\] " "Node \"unidade\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/maira/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/maira/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "unidade\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1602461050422 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "unidade\[1\] " "Node \"unidade\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/maira/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/maira/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "unidade\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1602461050422 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "unidade\[2\] " "Node \"unidade\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/maira/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/maira/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "unidade\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1602461050422 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "unidade\[3\] " "Node \"unidade\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/maira/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/maira/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "unidade\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1602461050422 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "unidade\[4\] " "Node \"unidade\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/maira/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/maira/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "unidade\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1602461050422 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "unidade\[5\] " "Node \"unidade\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/maira/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/maira/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "unidade\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1602461050422 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "unidade\[6\] " "Node \"unidade\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/maira/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/maira/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "unidade\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1602461050422 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1602461050422 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:09 " "Fitter preparation operations ending: elapsed time is 00:00:09" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1602461050424 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1602461050447 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1602461052646 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:02 " "Fitter placement preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1602461055085 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1602461055177 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1602461065749 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:11 " "Fitter placement operations ending: elapsed time is 00:00:11" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1602461065749 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1602461067526 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "6 " "Router estimated average interconnect usage is 6% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "53 X58_Y24 X68_Y36 " "Router estimated peak interconnect usage is 53% of the available device resources in the region that extends from location X58_Y24 to location X68_Y36" {  } { { "loc" "" { Generic "D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/" { { 1 { 0 "Router estimated peak interconnect usage is 53% of the available device resources in the region that extends from location X58_Y24 to location X68_Y36"} { { 12 { 0 ""} 58 24 11 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1602461084984 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1602461084984 ""}
{ "Info" "IVPR20K_VPR_STATUS_ROUTER_HOLD_BACKOFF_ENGAGED" "" "Design requires adding a large amount of routing delay for some signals to meet hold time requirements, and there is an excessive demand for the available routing resources. The Fitter is reducing the routing delays of some signals to help the routing algorithm converge, but doing so may cause hold time failures. For more information, refer to the \"Estimated Delay Added for Hold Timing\" section in the Fitter report." {  } {  } 0 188005 "Design requires adding a large amount of routing delay for some signals to meet hold time requirements, and there is an excessive demand for the available routing resources. The Fitter is reducing the routing delays of some signals to help the routing algorithm converge, but doing so may cause hold time failures. For more information, refer to the \"Estimated Delay Added for Hold Timing\" section in the Fitter report." 0 0 "Fitter" 0 -1 1602461163832 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:02:20 " "Fitter routing operations ending: elapsed time is 00:02:20" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1602461209753 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 17.49 " "Total time spent on timing analysis during the Fitter is 17.49 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1602461210085 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1602461210152 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1602461211038 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1602461211042 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1602461211919 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:03 " "Fitter post-fit operations ending: elapsed time is 00:00:03" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1602461213690 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1602461216003 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/output_files/MBCORE.fit.smsg " "Generated suppressed messages file D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/output_files/MBCORE.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1602461216663 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 79 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 79 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6444 " "Peak virtual memory: 6444 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1602461218462 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Oct 11 21:06:58 2020 " "Processing ended: Sun Oct 11 21:06:58 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1602461218462 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:02:59 " "Elapsed time: 00:02:59" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1602461218462 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:03:55 " "Total CPU time (on all processors): 00:03:55" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1602461218462 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1602461218462 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1602461219495 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1602461219499 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Oct 11 21:06:59 2020 " "Processing started: Sun Oct 11 21:06:59 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1602461219499 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1602461219499 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off MBCORE -c MBCORE " "Command: quartus_asm --read_settings_files=off --write_settings_files=off MBCORE -c MBCORE" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1602461219499 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1602461220058 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1602461222409 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1602461222494 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4718 " "Peak virtual memory: 4718 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1602461222892 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Oct 11 21:07:02 2020 " "Processing ended: Sun Oct 11 21:07:02 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1602461222892 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1602461222892 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1602461222892 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1602461222892 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1602461223537 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1602461224163 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1602461224167 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Oct 11 21:07:03 2020 " "Processing started: Sun Oct 11 21:07:03 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1602461224167 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1602461224167 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta MBCORE -c MBCORE " "Command: quartus_sta MBCORE -c MBCORE" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1602461224167 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #3" {  } {  } 0 0 "qsta_default_script.tcl version: #3" 0 0 "TimeQuest Timing Analyzer" 0 0 1602461224383 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "TimeQuest Timing Analyzer" 0 -1 1602461225452 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "TimeQuest Timing Analyzer" 0 -1 1602461225452 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1602461225496 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1602461225496 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "16 " "TimeQuest Timing Analyzer is analyzing 16 combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "TimeQuest Timing Analyzer" 0 -1 1602461226056 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "MBCORE.sdc " "Synopsys Design Constraints File file not found: 'MBCORE.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "TimeQuest Timing Analyzer" 0 -1 1602461226249 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1602461226250 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name physical_clock physical_clock " "create_clock -period 1.000 -name physical_clock physical_clock" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1602461226289 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name core:core_a\|Temporizador:temp\|clockT core:core_a\|Temporizador:temp\|clockT " "create_clock -period 1.000 -name core:core_a\|Temporizador:temp\|clockT core:core_a\|Temporizador:temp\|clockT" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1602461226289 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name core:core_a\|BIOS:bios\|altsyncram:bios_rtl_0\|altsyncram_ub61:auto_generated\|ram_block1a0~porta_address_reg0 core:core_a\|BIOS:bios\|altsyncram:bios_rtl_0\|altsyncram_ub61:auto_generated\|ram_block1a0~porta_address_reg0 " "create_clock -period 1.000 -name core:core_a\|BIOS:bios\|altsyncram:bios_rtl_0\|altsyncram_ub61:auto_generated\|ram_block1a0~porta_address_reg0 core:core_a\|BIOS:bios\|altsyncram:bios_rtl_0\|altsyncram_ub61:auto_generated\|ram_block1a0~porta_address_reg0" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1602461226289 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name UARTModule:Module_A\|UARTClockGenerator:clock_gen\|custom_uart_clock UARTModule:Module_A\|UARTClockGenerator:clock_gen\|custom_uart_clock " "create_clock -period 1.000 -name UARTModule:Module_A\|UARTClockGenerator:clock_gen\|custom_uart_clock UARTModule:Module_A\|UARTClockGenerator:clock_gen\|custom_uart_clock" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1602461226289 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name UARTModule:Module_A\|UARTClockGenerator:clock_gen\|sampling_clock UARTModule:Module_A\|UARTClockGenerator:clock_gen\|sampling_clock " "create_clock -period 1.000 -name UARTModule:Module_A\|UARTClockGenerator:clock_gen\|sampling_clock UARTModule:Module_A\|UARTClockGenerator:clock_gen\|sampling_clock" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1602461226289 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name UARTModule:Module_B\|UARTClockGenerator:clock_gen\|custom_uart_clock UARTModule:Module_B\|UARTClockGenerator:clock_gen\|custom_uart_clock " "create_clock -period 1.000 -name UARTModule:Module_B\|UARTClockGenerator:clock_gen\|custom_uart_clock UARTModule:Module_B\|UARTClockGenerator:clock_gen\|custom_uart_clock" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1602461226289 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clock_B clock_B " "create_clock -period 1.000 -name clock_B clock_B" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1602461226289 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name UARTModule:Module_B\|UARTClockGenerator:clock_gen\|sampling_clock UARTModule:Module_B\|UARTClockGenerator:clock_gen\|sampling_clock " "create_clock -period 1.000 -name UARTModule:Module_B\|UARTClockGenerator:clock_gen\|sampling_clock UARTModule:Module_B\|UARTClockGenerator:clock_gen\|sampling_clock" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1602461226289 ""}  } {  } 0 332105 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1602461226289 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: core:core_a\|BIOS:bios\|altsyncram:bios_rtl_0\|altsyncram_ub61:auto_generated\|ram_block1a0~porta_address_reg0  to: core_a\|bios\|bios_rtl_0\|auto_generated\|ram_block1a0\|portadataout\[26\] " "From: core:core_a\|BIOS:bios\|altsyncram:bios_rtl_0\|altsyncram_ub61:auto_generated\|ram_block1a0~porta_address_reg0  to: core_a\|bios\|bios_rtl_0\|auto_generated\|ram_block1a0\|portadataout\[26\]" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1602461226326 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1602461226326 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1602461226347 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1602461226349 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1602461226351 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1602461226369 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1602461234818 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1602461234818 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -158.214 " "Worst-case setup slack is -158.214" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602461234834 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602461234834 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" " -158.214         -339202.213 core:core_a\|Temporizador:temp\|clockT  " " -158.214         -339202.213 core:core_a\|Temporizador:temp\|clockT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602461234834 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" " -155.882          -21490.658 physical_clock  " " -155.882          -21490.658 physical_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602461234834 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -13.358            -187.838 core:core_a\|BIOS:bios\|altsyncram:bios_rtl_0\|altsyncram_ub61:auto_generated\|ram_block1a0~porta_address_reg0  " "  -13.358            -187.838 core:core_a\|BIOS:bios\|altsyncram:bios_rtl_0\|altsyncram_ub61:auto_generated\|ram_block1a0~porta_address_reg0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602461234834 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.176             -87.304 UARTModule:Module_A\|UARTClockGenerator:clock_gen\|custom_uart_clock  " "   -8.176             -87.304 UARTModule:Module_A\|UARTClockGenerator:clock_gen\|custom_uart_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602461234834 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.047            -108.929 UARTModule:Module_B\|UARTClockGenerator:clock_gen\|custom_uart_clock  " "   -8.047            -108.929 UARTModule:Module_B\|UARTClockGenerator:clock_gen\|custom_uart_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602461234834 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.217           -3931.351 clock_B  " "   -5.217           -3931.351 clock_B " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602461234834 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.291             -33.715 UARTModule:Module_A\|UARTClockGenerator:clock_gen\|sampling_clock  " "   -3.291             -33.715 UARTModule:Module_A\|UARTClockGenerator:clock_gen\|sampling_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602461234834 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.625             -28.171 UARTModule:Module_B\|UARTClockGenerator:clock_gen\|sampling_clock  " "   -2.625             -28.171 UARTModule:Module_B\|UARTClockGenerator:clock_gen\|sampling_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602461234834 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1602461234834 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -2.164 " "Worst-case hold slack is -2.164" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602461235035 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602461235035 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.164             -18.875 core:core_a\|BIOS:bios\|altsyncram:bios_rtl_0\|altsyncram_ub61:auto_generated\|ram_block1a0~porta_address_reg0  " "   -2.164             -18.875 core:core_a\|BIOS:bios\|altsyncram:bios_rtl_0\|altsyncram_ub61:auto_generated\|ram_block1a0~porta_address_reg0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602461235035 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.094               0.000 core:core_a\|Temporizador:temp\|clockT  " "    0.094               0.000 core:core_a\|Temporizador:temp\|clockT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602461235035 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.402               0.000 physical_clock  " "    0.402               0.000 physical_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602461235035 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.404               0.000 UARTModule:Module_B\|UARTClockGenerator:clock_gen\|custom_uart_clock  " "    0.404               0.000 UARTModule:Module_B\|UARTClockGenerator:clock_gen\|custom_uart_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602461235035 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.404               0.000 UARTModule:Module_B\|UARTClockGenerator:clock_gen\|sampling_clock  " "    0.404               0.000 UARTModule:Module_B\|UARTClockGenerator:clock_gen\|sampling_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602461235035 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.405               0.000 UARTModule:Module_A\|UARTClockGenerator:clock_gen\|custom_uart_clock  " "    0.405               0.000 UARTModule:Module_A\|UARTClockGenerator:clock_gen\|custom_uart_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602461235035 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.406               0.000 UARTModule:Module_A\|UARTClockGenerator:clock_gen\|sampling_clock  " "    0.406               0.000 UARTModule:Module_A\|UARTClockGenerator:clock_gen\|sampling_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602461235035 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.465               0.000 clock_B  " "    0.465               0.000 clock_B " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602461235035 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1602461235035 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1602461235041 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1602461235071 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602461235081 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602461235081 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000           -1349.803 clock_B  " "   -3.000           -1349.803 clock_B " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602461235081 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -567.769 physical_clock  " "   -3.000            -567.769 physical_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602461235081 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.693           -4540.488 core:core_a\|Temporizador:temp\|clockT  " "   -2.693           -4540.488 core:core_a\|Temporizador:temp\|clockT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602461235081 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.693             -50.484 UARTModule:Module_A\|UARTClockGenerator:clock_gen\|custom_uart_clock  " "   -2.693             -50.484 UARTModule:Module_A\|UARTClockGenerator:clock_gen\|custom_uart_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602461235081 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.693             -50.484 UARTModule:Module_B\|UARTClockGenerator:clock_gen\|custom_uart_clock  " "   -2.693             -50.484 UARTModule:Module_B\|UARTClockGenerator:clock_gen\|custom_uart_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602461235081 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285             -15.420 UARTModule:Module_A\|UARTClockGenerator:clock_gen\|sampling_clock  " "   -1.285             -15.420 UARTModule:Module_A\|UARTClockGenerator:clock_gen\|sampling_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602461235081 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285             -15.420 UARTModule:Module_B\|UARTClockGenerator:clock_gen\|sampling_clock  " "   -1.285             -15.420 UARTModule:Module_B\|UARTClockGenerator:clock_gen\|sampling_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602461235081 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.431               0.000 core:core_a\|BIOS:bios\|altsyncram:bios_rtl_0\|altsyncram_ub61:auto_generated\|ram_block1a0~porta_address_reg0  " "    0.431               0.000 core:core_a\|BIOS:bios\|altsyncram:bios_rtl_0\|altsyncram_ub61:auto_generated\|ram_block1a0~porta_address_reg0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602461235081 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1602461235081 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1602461248113 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1602461248147 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1602461249053 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: core:core_a\|BIOS:bios\|altsyncram:bios_rtl_0\|altsyncram_ub61:auto_generated\|ram_block1a0~porta_address_reg0  to: core_a\|bios\|bios_rtl_0\|auto_generated\|ram_block1a0\|portadataout\[26\] " "From: core:core_a\|BIOS:bios\|altsyncram:bios_rtl_0\|altsyncram_ub61:auto_generated\|ram_block1a0~porta_address_reg0  to: core_a\|bios\|bios_rtl_0\|auto_generated\|ram_block1a0\|portadataout\[26\]" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1602461249433 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1602461249433 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1602461249434 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1602461249791 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1602461249791 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -143.479 " "Worst-case setup slack is -143.479" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602461249800 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602461249800 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" " -143.479         -307726.137 core:core_a\|Temporizador:temp\|clockT  " " -143.479         -307726.137 core:core_a\|Temporizador:temp\|clockT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602461249800 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" " -141.328          -19415.263 physical_clock  " " -141.328          -19415.263 physical_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602461249800 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -12.602            -177.101 core:core_a\|BIOS:bios\|altsyncram:bios_rtl_0\|altsyncram_ub61:auto_generated\|ram_block1a0~porta_address_reg0  " "  -12.602            -177.101 core:core_a\|BIOS:bios\|altsyncram:bios_rtl_0\|altsyncram_ub61:auto_generated\|ram_block1a0~porta_address_reg0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602461249800 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.377             -76.395 UARTModule:Module_A\|UARTClockGenerator:clock_gen\|custom_uart_clock  " "   -7.377             -76.395 UARTModule:Module_A\|UARTClockGenerator:clock_gen\|custom_uart_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602461249800 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.252             -97.046 UARTModule:Module_B\|UARTClockGenerator:clock_gen\|custom_uart_clock  " "   -7.252             -97.046 UARTModule:Module_B\|UARTClockGenerator:clock_gen\|custom_uart_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602461249800 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.669           -3545.261 clock_B  " "   -4.669           -3545.261 clock_B " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602461249800 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.868             -29.375 UARTModule:Module_A\|UARTClockGenerator:clock_gen\|sampling_clock  " "   -2.868             -29.375 UARTModule:Module_A\|UARTClockGenerator:clock_gen\|sampling_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602461249800 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.363             -24.848 UARTModule:Module_B\|UARTClockGenerator:clock_gen\|sampling_clock  " "   -2.363             -24.848 UARTModule:Module_B\|UARTClockGenerator:clock_gen\|sampling_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602461249800 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1602461249800 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -2.050 " "Worst-case hold slack is -2.050" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602461250003 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602461250003 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.050             -18.218 core:core_a\|BIOS:bios\|altsyncram:bios_rtl_0\|altsyncram_ub61:auto_generated\|ram_block1a0~porta_address_reg0  " "   -2.050             -18.218 core:core_a\|BIOS:bios\|altsyncram:bios_rtl_0\|altsyncram_ub61:auto_generated\|ram_block1a0~porta_address_reg0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602461250003 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.087               0.000 core:core_a\|Temporizador:temp\|clockT  " "    0.087               0.000 core:core_a\|Temporizador:temp\|clockT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602461250003 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.353               0.000 UARTModule:Module_B\|UARTClockGenerator:clock_gen\|custom_uart_clock  " "    0.353               0.000 UARTModule:Module_B\|UARTClockGenerator:clock_gen\|custom_uart_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602461250003 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.354               0.000 physical_clock  " "    0.354               0.000 physical_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602461250003 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.355               0.000 UARTModule:Module_A\|UARTClockGenerator:clock_gen\|custom_uart_clock  " "    0.355               0.000 UARTModule:Module_A\|UARTClockGenerator:clock_gen\|custom_uart_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602461250003 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.355               0.000 UARTModule:Module_B\|UARTClockGenerator:clock_gen\|sampling_clock  " "    0.355               0.000 UARTModule:Module_B\|UARTClockGenerator:clock_gen\|sampling_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602461250003 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.356               0.000 UARTModule:Module_A\|UARTClockGenerator:clock_gen\|sampling_clock  " "    0.356               0.000 UARTModule:Module_A\|UARTClockGenerator:clock_gen\|sampling_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602461250003 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.420               0.000 clock_B  " "    0.420               0.000 clock_B " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602461250003 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1602461250003 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1602461250013 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1602461250023 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602461250035 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602461250035 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000           -1349.759 clock_B  " "   -3.000           -1349.759 clock_B " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602461250035 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -564.777 physical_clock  " "   -3.000            -564.777 physical_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602461250035 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.649           -4533.844 core:core_a\|Temporizador:temp\|clockT  " "   -2.649           -4533.844 core:core_a\|Temporizador:temp\|clockT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602461250035 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.649             -50.352 UARTModule:Module_A\|UARTClockGenerator:clock_gen\|custom_uart_clock  " "   -2.649             -50.352 UARTModule:Module_A\|UARTClockGenerator:clock_gen\|custom_uart_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602461250035 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.649             -50.352 UARTModule:Module_B\|UARTClockGenerator:clock_gen\|custom_uart_clock  " "   -2.649             -50.352 UARTModule:Module_B\|UARTClockGenerator:clock_gen\|custom_uart_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602461250035 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285             -15.420 UARTModule:Module_A\|UARTClockGenerator:clock_gen\|sampling_clock  " "   -1.285             -15.420 UARTModule:Module_A\|UARTClockGenerator:clock_gen\|sampling_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602461250035 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285             -15.420 UARTModule:Module_B\|UARTClockGenerator:clock_gen\|sampling_clock  " "   -1.285             -15.420 UARTModule:Module_B\|UARTClockGenerator:clock_gen\|sampling_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602461250035 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.288               0.000 core:core_a\|BIOS:bios\|altsyncram:bios_rtl_0\|altsyncram_ub61:auto_generated\|ram_block1a0~porta_address_reg0  " "    0.288               0.000 core:core_a\|BIOS:bios\|altsyncram:bios_rtl_0\|altsyncram_ub61:auto_generated\|ram_block1a0~porta_address_reg0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602461250035 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1602461250035 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1602461263514 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: core:core_a\|BIOS:bios\|altsyncram:bios_rtl_0\|altsyncram_ub61:auto_generated\|ram_block1a0~porta_address_reg0  to: core_a\|bios\|bios_rtl_0\|auto_generated\|ram_block1a0\|portadataout\[26\] " "From: core:core_a\|BIOS:bios\|altsyncram:bios_rtl_0\|altsyncram_ub61:auto_generated\|ram_block1a0~porta_address_reg0  to: core_a\|bios\|bios_rtl_0\|auto_generated\|ram_block1a0\|portadataout\[26\]" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1602461263766 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1602461263766 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1602461263768 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1602461263965 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1602461263965 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -78.640 " "Worst-case setup slack is -78.640" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602461263979 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602461263979 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -78.640         -167701.616 core:core_a\|Temporizador:temp\|clockT  " "  -78.640         -167701.616 core:core_a\|Temporizador:temp\|clockT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602461263979 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -77.199          -10473.615 physical_clock  " "  -77.199          -10473.615 physical_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602461263979 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.859             -96.255 core:core_a\|BIOS:bios\|altsyncram:bios_rtl_0\|altsyncram_ub61:auto_generated\|ram_block1a0~porta_address_reg0  " "   -6.859             -96.255 core:core_a\|BIOS:bios\|altsyncram:bios_rtl_0\|altsyncram_ub61:auto_generated\|ram_block1a0~porta_address_reg0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602461263979 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.723             -27.183 UARTModule:Module_A\|UARTClockGenerator:clock_gen\|custom_uart_clock  " "   -3.723             -27.183 UARTModule:Module_A\|UARTClockGenerator:clock_gen\|custom_uart_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602461263979 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.552             -38.763 UARTModule:Module_B\|UARTClockGenerator:clock_gen\|custom_uart_clock  " "   -3.552             -38.763 UARTModule:Module_B\|UARTClockGenerator:clock_gen\|custom_uart_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602461263979 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.086           -1456.218 clock_B  " "   -2.086           -1456.218 clock_B " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602461263979 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.296             -11.990 UARTModule:Module_A\|UARTClockGenerator:clock_gen\|sampling_clock  " "   -1.296             -11.990 UARTModule:Module_A\|UARTClockGenerator:clock_gen\|sampling_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602461263979 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.855              -8.243 UARTModule:Module_B\|UARTClockGenerator:clock_gen\|sampling_clock  " "   -0.855              -8.243 UARTModule:Module_B\|UARTClockGenerator:clock_gen\|sampling_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602461263979 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1602461263979 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.357 " "Worst-case hold slack is -1.357" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602461264180 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602461264180 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.357             -12.854 core:core_a\|BIOS:bios\|altsyncram:bios_rtl_0\|altsyncram_ub61:auto_generated\|ram_block1a0~porta_address_reg0  " "   -1.357             -12.854 core:core_a\|BIOS:bios\|altsyncram:bios_rtl_0\|altsyncram_ub61:auto_generated\|ram_block1a0~porta_address_reg0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602461264180 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.391              -0.873 core:core_a\|Temporizador:temp\|clockT  " "   -0.391              -0.873 core:core_a\|Temporizador:temp\|clockT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602461264180 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.181               0.000 UARTModule:Module_A\|UARTClockGenerator:clock_gen\|custom_uart_clock  " "    0.181               0.000 UARTModule:Module_A\|UARTClockGenerator:clock_gen\|custom_uart_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602461264180 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.181               0.000 physical_clock  " "    0.181               0.000 physical_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602461264180 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.182               0.000 UARTModule:Module_B\|UARTClockGenerator:clock_gen\|custom_uart_clock  " "    0.182               0.000 UARTModule:Module_B\|UARTClockGenerator:clock_gen\|custom_uart_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602461264180 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.182               0.000 UARTModule:Module_B\|UARTClockGenerator:clock_gen\|sampling_clock  " "    0.182               0.000 UARTModule:Module_B\|UARTClockGenerator:clock_gen\|sampling_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602461264180 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.184               0.000 UARTModule:Module_A\|UARTClockGenerator:clock_gen\|sampling_clock  " "    0.184               0.000 UARTModule:Module_A\|UARTClockGenerator:clock_gen\|sampling_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602461264180 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.212               0.000 clock_B  " "    0.212               0.000 clock_B " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602461264180 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1602461264180 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1602461264193 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1602461264205 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602461264220 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602461264220 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000           -1110.753 clock_B  " "   -3.000           -1110.753 clock_B " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602461264220 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -395.108 physical_clock  " "   -3.000            -395.108 physical_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602461264220 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000           -3368.000 core:core_a\|Temporizador:temp\|clockT  " "   -1.000           -3368.000 core:core_a\|Temporizador:temp\|clockT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602461264220 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -36.000 UARTModule:Module_A\|UARTClockGenerator:clock_gen\|custom_uart_clock  " "   -1.000             -36.000 UARTModule:Module_A\|UARTClockGenerator:clock_gen\|custom_uart_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602461264220 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -36.000 UARTModule:Module_B\|UARTClockGenerator:clock_gen\|custom_uart_clock  " "   -1.000             -36.000 UARTModule:Module_B\|UARTClockGenerator:clock_gen\|custom_uart_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602461264220 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -12.000 UARTModule:Module_A\|UARTClockGenerator:clock_gen\|sampling_clock  " "   -1.000             -12.000 UARTModule:Module_A\|UARTClockGenerator:clock_gen\|sampling_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602461264220 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -12.000 UARTModule:Module_B\|UARTClockGenerator:clock_gen\|sampling_clock  " "   -1.000             -12.000 UARTModule:Module_B\|UARTClockGenerator:clock_gen\|sampling_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602461264220 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.273               0.000 core:core_a\|BIOS:bios\|altsyncram:bios_rtl_0\|altsyncram_ub61:auto_generated\|ram_block1a0~porta_address_reg0  " "    0.273               0.000 core:core_a\|BIOS:bios\|altsyncram:bios_rtl_0\|altsyncram_ub61:auto_generated\|ram_block1a0~porta_address_reg0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602461264220 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1602461264220 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1602461278489 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1602461278554 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5188 " "Peak virtual memory: 5188 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1602461278813 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Oct 11 21:07:58 2020 " "Processing ended: Sun Oct 11 21:07:58 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1602461278813 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:55 " "Elapsed time: 00:00:55" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1602461278813 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:59 " "Total CPU time (on all processors): 00:00:59" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1602461278813 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1602461278813 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 160 s " "Quartus Prime Full Compilation was successful. 0 errors, 160 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1602461279633 ""}
