// ==============================================================
// Generated by Vitis HLS v2025.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="cnn_accelerator_cnn_accelerator,hls_ip_2025_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7z020-clg400-1,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=7.300000,HLS_SYN_LAT=17955,HLS_SYN_TPT=none,HLS_SYN_MEM=2,HLS_SYN_DSP=0,HLS_SYN_FF=14832,HLS_SYN_LUT=21016,HLS_VERSION=2025_1}" *)

module cnn_accelerator (
        ap_clk,
        ap_rst_n,
        m_axi_gmem_AWVALID,
        m_axi_gmem_AWREADY,
        m_axi_gmem_AWADDR,
        m_axi_gmem_AWID,
        m_axi_gmem_AWLEN,
        m_axi_gmem_AWSIZE,
        m_axi_gmem_AWBURST,
        m_axi_gmem_AWLOCK,
        m_axi_gmem_AWCACHE,
        m_axi_gmem_AWPROT,
        m_axi_gmem_AWQOS,
        m_axi_gmem_AWREGION,
        m_axi_gmem_AWUSER,
        m_axi_gmem_WVALID,
        m_axi_gmem_WREADY,
        m_axi_gmem_WDATA,
        m_axi_gmem_WSTRB,
        m_axi_gmem_WLAST,
        m_axi_gmem_WID,
        m_axi_gmem_WUSER,
        m_axi_gmem_ARVALID,
        m_axi_gmem_ARREADY,
        m_axi_gmem_ARADDR,
        m_axi_gmem_ARID,
        m_axi_gmem_ARLEN,
        m_axi_gmem_ARSIZE,
        m_axi_gmem_ARBURST,
        m_axi_gmem_ARLOCK,
        m_axi_gmem_ARCACHE,
        m_axi_gmem_ARPROT,
        m_axi_gmem_ARQOS,
        m_axi_gmem_ARREGION,
        m_axi_gmem_ARUSER,
        m_axi_gmem_RVALID,
        m_axi_gmem_RREADY,
        m_axi_gmem_RDATA,
        m_axi_gmem_RLAST,
        m_axi_gmem_RID,
        m_axi_gmem_RUSER,
        m_axi_gmem_RRESP,
        m_axi_gmem_BVALID,
        m_axi_gmem_BREADY,
        m_axi_gmem_BRESP,
        m_axi_gmem_BID,
        m_axi_gmem_BUSER,
        s_axi_control_AWVALID,
        s_axi_control_AWREADY,
        s_axi_control_AWADDR,
        s_axi_control_WVALID,
        s_axi_control_WREADY,
        s_axi_control_WDATA,
        s_axi_control_WSTRB,
        s_axi_control_ARVALID,
        s_axi_control_ARREADY,
        s_axi_control_ARADDR,
        s_axi_control_RVALID,
        s_axi_control_RREADY,
        s_axi_control_RDATA,
        s_axi_control_RRESP,
        s_axi_control_BVALID,
        s_axi_control_BREADY,
        s_axi_control_BRESP,
        interrupt
);

parameter    ap_ST_fsm_state1 = 78'd1;
parameter    ap_ST_fsm_state2 = 78'd2;
parameter    ap_ST_fsm_state3 = 78'd4;
parameter    ap_ST_fsm_state4 = 78'd8;
parameter    ap_ST_fsm_state5 = 78'd16;
parameter    ap_ST_fsm_state6 = 78'd32;
parameter    ap_ST_fsm_state7 = 78'd64;
parameter    ap_ST_fsm_state8 = 78'd128;
parameter    ap_ST_fsm_state9 = 78'd256;
parameter    ap_ST_fsm_state10 = 78'd512;
parameter    ap_ST_fsm_state11 = 78'd1024;
parameter    ap_ST_fsm_state12 = 78'd2048;
parameter    ap_ST_fsm_state13 = 78'd4096;
parameter    ap_ST_fsm_state14 = 78'd8192;
parameter    ap_ST_fsm_state15 = 78'd16384;
parameter    ap_ST_fsm_state16 = 78'd32768;
parameter    ap_ST_fsm_state17 = 78'd65536;
parameter    ap_ST_fsm_state18 = 78'd131072;
parameter    ap_ST_fsm_state19 = 78'd262144;
parameter    ap_ST_fsm_state20 = 78'd524288;
parameter    ap_ST_fsm_state21 = 78'd1048576;
parameter    ap_ST_fsm_state22 = 78'd2097152;
parameter    ap_ST_fsm_state23 = 78'd4194304;
parameter    ap_ST_fsm_state24 = 78'd8388608;
parameter    ap_ST_fsm_state25 = 78'd16777216;
parameter    ap_ST_fsm_state26 = 78'd33554432;
parameter    ap_ST_fsm_state27 = 78'd67108864;
parameter    ap_ST_fsm_state28 = 78'd134217728;
parameter    ap_ST_fsm_state29 = 78'd268435456;
parameter    ap_ST_fsm_state30 = 78'd536870912;
parameter    ap_ST_fsm_state31 = 78'd1073741824;
parameter    ap_ST_fsm_state32 = 78'd2147483648;
parameter    ap_ST_fsm_state33 = 78'd4294967296;
parameter    ap_ST_fsm_state34 = 78'd8589934592;
parameter    ap_ST_fsm_state35 = 78'd17179869184;
parameter    ap_ST_fsm_state36 = 78'd34359738368;
parameter    ap_ST_fsm_state37 = 78'd68719476736;
parameter    ap_ST_fsm_state38 = 78'd137438953472;
parameter    ap_ST_fsm_state39 = 78'd274877906944;
parameter    ap_ST_fsm_state40 = 78'd549755813888;
parameter    ap_ST_fsm_state41 = 78'd1099511627776;
parameter    ap_ST_fsm_state42 = 78'd2199023255552;
parameter    ap_ST_fsm_state43 = 78'd4398046511104;
parameter    ap_ST_fsm_state44 = 78'd8796093022208;
parameter    ap_ST_fsm_state45 = 78'd17592186044416;
parameter    ap_ST_fsm_state46 = 78'd35184372088832;
parameter    ap_ST_fsm_state47 = 78'd70368744177664;
parameter    ap_ST_fsm_state48 = 78'd140737488355328;
parameter    ap_ST_fsm_state49 = 78'd281474976710656;
parameter    ap_ST_fsm_state50 = 78'd562949953421312;
parameter    ap_ST_fsm_state51 = 78'd1125899906842624;
parameter    ap_ST_fsm_state52 = 78'd2251799813685248;
parameter    ap_ST_fsm_state53 = 78'd4503599627370496;
parameter    ap_ST_fsm_state54 = 78'd9007199254740992;
parameter    ap_ST_fsm_state55 = 78'd18014398509481984;
parameter    ap_ST_fsm_state56 = 78'd36028797018963968;
parameter    ap_ST_fsm_state57 = 78'd72057594037927936;
parameter    ap_ST_fsm_state58 = 78'd144115188075855872;
parameter    ap_ST_fsm_state59 = 78'd288230376151711744;
parameter    ap_ST_fsm_state60 = 78'd576460752303423488;
parameter    ap_ST_fsm_state61 = 78'd1152921504606846976;
parameter    ap_ST_fsm_state62 = 78'd2305843009213693952;
parameter    ap_ST_fsm_state63 = 78'd4611686018427387904;
parameter    ap_ST_fsm_state64 = 78'd9223372036854775808;
parameter    ap_ST_fsm_state65 = 78'd18446744073709551616;
parameter    ap_ST_fsm_state66 = 78'd36893488147419103232;
parameter    ap_ST_fsm_state67 = 78'd73786976294838206464;
parameter    ap_ST_fsm_state68 = 78'd147573952589676412928;
parameter    ap_ST_fsm_state69 = 78'd295147905179352825856;
parameter    ap_ST_fsm_state70 = 78'd590295810358705651712;
parameter    ap_ST_fsm_state71 = 78'd1180591620717411303424;
parameter    ap_ST_fsm_state72 = 78'd2361183241434822606848;
parameter    ap_ST_fsm_state73 = 78'd4722366482869645213696;
parameter    ap_ST_fsm_state74 = 78'd9444732965739290427392;
parameter    ap_ST_fsm_state75 = 78'd18889465931478580854784;
parameter    ap_ST_fsm_state76 = 78'd37778931862957161709568;
parameter    ap_ST_fsm_state77 = 78'd75557863725914323419136;
parameter    ap_ST_fsm_state78 = 78'd151115727451828646838272;
parameter    C_S_AXI_CONTROL_DATA_WIDTH = 32;
parameter    C_S_AXI_CONTROL_ADDR_WIDTH = 7;
parameter    C_S_AXI_DATA_WIDTH = 32;
parameter    C_M_AXI_GMEM_ID_WIDTH = 1;
parameter    C_M_AXI_GMEM_ADDR_WIDTH = 64;
parameter    C_M_AXI_GMEM_DATA_WIDTH = 32;
parameter    C_M_AXI_GMEM_AWUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM_ARUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM_WUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM_RUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM_BUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM_USER_VALUE = 0;
parameter    C_M_AXI_GMEM_PROT_VALUE = 0;
parameter    C_M_AXI_GMEM_CACHE_VALUE = 3;
parameter    C_M_AXI_DATA_WIDTH = 32;

parameter C_S_AXI_CONTROL_WSTRB_WIDTH = (32 / 8);
parameter C_S_AXI_WSTRB_WIDTH = (32 / 8);
parameter C_M_AXI_GMEM_WSTRB_WIDTH = (32 / 8);
parameter C_M_AXI_WSTRB_WIDTH = (32 / 8);

input   ap_clk;
input   ap_rst_n;
output   m_axi_gmem_AWVALID;
input   m_axi_gmem_AWREADY;
output  [C_M_AXI_GMEM_ADDR_WIDTH - 1:0] m_axi_gmem_AWADDR;
output  [C_M_AXI_GMEM_ID_WIDTH - 1:0] m_axi_gmem_AWID;
output  [7:0] m_axi_gmem_AWLEN;
output  [2:0] m_axi_gmem_AWSIZE;
output  [1:0] m_axi_gmem_AWBURST;
output  [1:0] m_axi_gmem_AWLOCK;
output  [3:0] m_axi_gmem_AWCACHE;
output  [2:0] m_axi_gmem_AWPROT;
output  [3:0] m_axi_gmem_AWQOS;
output  [3:0] m_axi_gmem_AWREGION;
output  [C_M_AXI_GMEM_AWUSER_WIDTH - 1:0] m_axi_gmem_AWUSER;
output   m_axi_gmem_WVALID;
input   m_axi_gmem_WREADY;
output  [C_M_AXI_GMEM_DATA_WIDTH - 1:0] m_axi_gmem_WDATA;
output  [C_M_AXI_GMEM_WSTRB_WIDTH - 1:0] m_axi_gmem_WSTRB;
output   m_axi_gmem_WLAST;
output  [C_M_AXI_GMEM_ID_WIDTH - 1:0] m_axi_gmem_WID;
output  [C_M_AXI_GMEM_WUSER_WIDTH - 1:0] m_axi_gmem_WUSER;
output   m_axi_gmem_ARVALID;
input   m_axi_gmem_ARREADY;
output  [C_M_AXI_GMEM_ADDR_WIDTH - 1:0] m_axi_gmem_ARADDR;
output  [C_M_AXI_GMEM_ID_WIDTH - 1:0] m_axi_gmem_ARID;
output  [7:0] m_axi_gmem_ARLEN;
output  [2:0] m_axi_gmem_ARSIZE;
output  [1:0] m_axi_gmem_ARBURST;
output  [1:0] m_axi_gmem_ARLOCK;
output  [3:0] m_axi_gmem_ARCACHE;
output  [2:0] m_axi_gmem_ARPROT;
output  [3:0] m_axi_gmem_ARQOS;
output  [3:0] m_axi_gmem_ARREGION;
output  [C_M_AXI_GMEM_ARUSER_WIDTH - 1:0] m_axi_gmem_ARUSER;
input   m_axi_gmem_RVALID;
output   m_axi_gmem_RREADY;
input  [C_M_AXI_GMEM_DATA_WIDTH - 1:0] m_axi_gmem_RDATA;
input   m_axi_gmem_RLAST;
input  [C_M_AXI_GMEM_ID_WIDTH - 1:0] m_axi_gmem_RID;
input  [C_M_AXI_GMEM_RUSER_WIDTH - 1:0] m_axi_gmem_RUSER;
input  [1:0] m_axi_gmem_RRESP;
input   m_axi_gmem_BVALID;
output   m_axi_gmem_BREADY;
input  [1:0] m_axi_gmem_BRESP;
input  [C_M_AXI_GMEM_ID_WIDTH - 1:0] m_axi_gmem_BID;
input  [C_M_AXI_GMEM_BUSER_WIDTH - 1:0] m_axi_gmem_BUSER;
input   s_axi_control_AWVALID;
output   s_axi_control_AWREADY;
input  [C_S_AXI_CONTROL_ADDR_WIDTH - 1:0] s_axi_control_AWADDR;
input   s_axi_control_WVALID;
output   s_axi_control_WREADY;
input  [C_S_AXI_CONTROL_DATA_WIDTH - 1:0] s_axi_control_WDATA;
input  [C_S_AXI_CONTROL_WSTRB_WIDTH - 1:0] s_axi_control_WSTRB;
input   s_axi_control_ARVALID;
output   s_axi_control_ARREADY;
input  [C_S_AXI_CONTROL_ADDR_WIDTH - 1:0] s_axi_control_ARADDR;
output   s_axi_control_RVALID;
input   s_axi_control_RREADY;
output  [C_S_AXI_CONTROL_DATA_WIDTH - 1:0] s_axi_control_RDATA;
output  [1:0] s_axi_control_RRESP;
output   s_axi_control_BVALID;
input   s_axi_control_BREADY;
output  [1:0] s_axi_control_BRESP;
output   interrupt;

 reg    ap_rst_n_inv;
wire    ap_start;
reg    ap_done;
reg    ap_idle;
(* fsm_encoding = "none" *) reg   [77:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    ap_ready;
wire   [63:0] input_r;
wire   [63:0] weights8;
wire   [63:0] weights6;
wire   [63:0] weights4;
wire   [63:0] weights2;
wire   [63:0] output_r;
wire   [31:0] Cin;
wire   [31:0] Cout;
wire   [31:0] H;
wire   [31:0] W;
wire   [31:0] precision;
reg    gmem_blk_n_AR;
wire    ap_CS_fsm_state5;
reg    gmem_blk_n_R;
wire    ap_CS_fsm_state13;
wire    ap_CS_fsm_state6;
wire    ap_CS_fsm_state14;
wire    ap_CS_fsm_state7;
wire    ap_CS_fsm_state15;
wire    ap_CS_fsm_state8;
wire    ap_CS_fsm_state16;
wire    ap_CS_fsm_state9;
wire    ap_CS_fsm_state17;
wire    ap_CS_fsm_state10;
wire    ap_CS_fsm_state18;
wire    ap_CS_fsm_state11;
wire    ap_CS_fsm_state19;
wire    ap_CS_fsm_state12;
wire    ap_CS_fsm_state20;
wire    ap_CS_fsm_state21;
wire    ap_CS_fsm_state22;
wire    ap_CS_fsm_state23;
wire    ap_CS_fsm_state24;
wire    ap_CS_fsm_state25;
wire    ap_CS_fsm_state26;
wire    ap_CS_fsm_state27;
wire    ap_CS_fsm_state28;
wire    ap_CS_fsm_state29;
wire    ap_CS_fsm_state30;
wire    ap_CS_fsm_state31;
wire    ap_CS_fsm_state32;
wire    ap_CS_fsm_state33;
wire    ap_CS_fsm_state34;
wire    ap_CS_fsm_state35;
wire    ap_CS_fsm_state36;
wire    ap_CS_fsm_state37;
wire    ap_CS_fsm_state38;
wire    ap_CS_fsm_state39;
wire    ap_CS_fsm_state40;
wire    ap_CS_fsm_state41;
wire    ap_CS_fsm_state42;
wire    ap_CS_fsm_state43;
wire    ap_CS_fsm_state44;
wire    ap_CS_fsm_state45;
wire    ap_CS_fsm_state46;
wire    ap_CS_fsm_state47;
wire    ap_CS_fsm_state48;
wire    ap_CS_fsm_state49;
wire    ap_CS_fsm_state50;
wire    ap_CS_fsm_state51;
wire    ap_CS_fsm_state52;
wire    ap_CS_fsm_state53;
wire    ap_CS_fsm_state54;
wire    ap_CS_fsm_state55;
wire    ap_CS_fsm_state56;
wire    ap_CS_fsm_state57;
wire    ap_CS_fsm_state58;
wire    ap_CS_fsm_state59;
wire    ap_CS_fsm_state60;
wire    ap_CS_fsm_state61;
wire    ap_CS_fsm_state62;
wire    ap_CS_fsm_state63;
wire    ap_CS_fsm_state64;
wire    ap_CS_fsm_state65;
wire    ap_CS_fsm_state66;
wire    ap_CS_fsm_state67;
wire    ap_CS_fsm_state68;
wire    ap_CS_fsm_state69;
wire    ap_CS_fsm_state70;
wire    ap_CS_fsm_state71;
wire    ap_CS_fsm_state72;
wire    ap_CS_fsm_state73;
wire    ap_CS_fsm_state74;
wire    ap_CS_fsm_state75;
wire    ap_CS_fsm_state76;
reg   [31:0] reg_412;
reg    gmem_0_AWVALID;
wire    gmem_0_AWREADY;
reg    gmem_0_WVALID;
wire    gmem_0_WREADY;
reg    gmem_0_ARVALID;
wire    gmem_0_ARREADY;
reg   [63:0] gmem_0_ARADDR;
reg   [31:0] gmem_0_ARLEN;
wire    gmem_0_RVALID;
reg    gmem_0_RREADY;
wire   [31:0] gmem_0_RDATA;
wire   [8:0] gmem_0_RFIFONUM;
wire    gmem_0_BVALID;
reg    gmem_0_BREADY;
reg   [31:0] precision_read_reg_4194;
reg  signed [31:0] W_read_reg_4199;
reg  signed [31:0] H_read_reg_4206;
reg   [31:0] Cin_read_reg_4223;
reg   [63:0] output_r_read_reg_4228;
reg   [63:0] weights2_read_reg_4233;
reg   [63:0] weights4_read_reg_4238;
reg   [63:0] weights6_read_reg_4243;
reg   [63:0] weights8_read_reg_4263;
reg   [63:0] input_r_read_reg_4268;
wire  signed [31:0] tmp1_fu_422_p2;
reg  signed [31:0] tmp1_reg_4273;
wire  signed [31:0] tmp2_fu_428_p2;
reg  signed [31:0] tmp2_reg_4278;
wire  signed [31:0] tmp3_fu_446_p2;
reg  signed [31:0] tmp3_reg_4283;
wire  signed [31:0] tmp4_fu_452_p2;
reg  signed [31:0] tmp4_reg_4288;
wire  signed [31:0] tmp5_fu_458_p2;
reg  signed [31:0] tmp5_reg_4293;
wire  signed [31:0] tmp6_fu_464_p2;
reg  signed [31:0] tmp6_reg_4298;
wire  signed [31:0] p_sub437_fu_476_p2;
reg  signed [31:0] p_sub437_reg_4303;
wire  signed [31:0] tmp7_fu_482_p2;
reg  signed [31:0] tmp7_reg_4308;
wire  signed [31:0] tmp9_fu_488_p2;
reg  signed [31:0] tmp9_reg_4313;
wire  signed [31:0] tmp10_fu_494_p2;
reg  signed [31:0] tmp10_reg_4318;
wire  signed [31:0] tmp11_fu_500_p2;
reg  signed [31:0] tmp11_reg_4323;
wire    ap_CS_fsm_state2;
wire   [31:0] grp_fu_360_p2;
reg   [31:0] mul17_114_reg_4338;
wire    ap_CS_fsm_state3;
wire   [31:0] empty_fu_529_p2;
reg   [31:0] empty_reg_4343;
wire   [31:0] grp_fu_364_p2;
reg   [31:0] mul17_3_reg_4348;
wire   [31:0] empty_67_fu_535_p2;
reg   [31:0] empty_67_reg_4353;
wire   [31:0] grp_fu_368_p2;
reg   [31:0] mul17_5_reg_4358;
wire   [31:0] grp_fu_372_p2;
reg   [31:0] mul17_6_reg_4363;
wire   [31:0] grp_fu_376_p2;
reg   [31:0] mul17_7_reg_4368;
wire   [31:0] empty_70_fu_541_p2;
reg   [31:0] empty_70_reg_4373;
wire   [31:0] grp_fu_380_p2;
reg   [31:0] mul17_1_1_reg_4378;
wire   [31:0] grp_fu_384_p2;
reg   [31:0] mul17_1_2_reg_4383;
wire   [31:0] grp_fu_388_p2;
reg   [31:0] mul17_1_3_reg_4388;
wire   [31:0] grp_fu_392_p2;
reg   [31:0] mul17_1_4_reg_4393;
wire   [31:0] grp_fu_396_p2;
reg   [31:0] mul17_1_5_reg_4398;
wire   [31:0] grp_fu_400_p2;
reg   [31:0] mul17_1_6_reg_4403;
wire   [31:0] grp_fu_404_p2;
reg   [31:0] mul17_1_7_reg_4408;
wire  signed [35:0] Cin_cast_fu_547_p1;
reg  signed [35:0] Cin_cast_reg_4413;
wire   [61:0] grp_fu_408_p2;
reg   [61:0] tmp12_reg_4418;
reg   [61:0] phi_mul7_load_reg_4423;
wire    ap_CS_fsm_state4;
reg  signed [35:0] phi_mul_load_reg_4428;
wire  signed [63:0] p_cast379_fu_581_p1;
reg  signed [63:0] p_cast379_reg_4450;
wire   [63:0] empty_74_fu_585_p2;
reg   [63:0] empty_74_reg_4457;
reg   [63:0] gmem_addr_reg_4476;
wire   [1:0] empty_75_fu_610_p1;
reg   [1:0] empty_75_reg_4482;
reg   [63:0] gmem_addr_1_reg_4487;
wire   [1:0] empty_79_fu_654_p1;
reg   [1:0] empty_79_reg_4493;
reg   [63:0] gmem_addr_2_reg_4498;
wire   [1:0] empty_83_fu_683_p1;
reg   [1:0] empty_83_reg_4504;
reg   [63:0] gmem_addr_3_reg_4509;
wire   [1:0] empty_87_fu_712_p1;
reg   [1:0] empty_87_reg_4515;
reg   [63:0] gmem_addr_4_reg_4520;
wire   [1:0] empty_91_fu_741_p1;
reg   [1:0] empty_91_reg_4526;
reg   [63:0] gmem_addr_5_reg_4531;
wire   [1:0] empty_95_fu_770_p1;
reg   [1:0] empty_95_reg_4537;
reg   [63:0] gmem_addr_6_reg_4542;
wire   [1:0] empty_99_fu_799_p1;
reg   [1:0] empty_99_reg_4548;
reg   [63:0] gmem_addr_7_reg_4553;
wire   [1:0] empty_103_fu_828_p1;
reg   [1:0] empty_103_reg_4559;
reg   [63:0] gmem_addr_8_reg_4564;
wire   [1:0] empty_107_fu_857_p1;
reg   [1:0] empty_107_reg_4570;
reg   [63:0] gmem_addr_9_reg_4575;
wire   [1:0] empty_111_fu_886_p1;
reg   [1:0] empty_111_reg_4581;
wire   [7:0] empty_77_fu_907_p1;
reg   [7:0] empty_77_reg_4586;
reg   [63:0] gmem_addr_10_reg_4591;
wire   [1:0] empty_115_fu_936_p1;
reg   [1:0] empty_115_reg_4597;
wire   [7:0] empty_81_fu_957_p1;
reg   [7:0] empty_81_reg_4602;
reg   [63:0] gmem_addr_11_reg_4607;
wire   [1:0] empty_119_fu_986_p1;
reg   [1:0] empty_119_reg_4613;
wire   [7:0] empty_85_fu_1007_p1;
reg   [7:0] empty_85_reg_4618;
reg   [63:0] gmem_addr_12_reg_4623;
wire   [1:0] empty_123_fu_1036_p1;
reg   [1:0] empty_123_reg_4629;
wire   [7:0] empty_89_fu_1057_p1;
reg   [7:0] empty_89_reg_4634;
reg   [63:0] gmem_addr_13_reg_4639;
wire   [1:0] empty_127_fu_1086_p1;
reg   [1:0] empty_127_reg_4645;
wire   [7:0] empty_93_fu_1107_p1;
reg   [7:0] empty_93_reg_4650;
reg   [63:0] gmem_addr_14_reg_4655;
wire   [1:0] empty_131_fu_1136_p1;
reg   [1:0] empty_131_reg_4661;
reg   [63:0] gmem_addr_15_reg_4666;
wire   [1:0] empty_135_fu_1165_p1;
reg   [1:0] empty_135_reg_4672;
wire   [7:0] empty_97_fu_1186_p1;
reg   [7:0] empty_97_reg_4677;
wire   [7:0] empty_101_fu_1207_p1;
reg   [7:0] empty_101_reg_4682;
reg   [63:0] gmem_addr_16_reg_4687;
wire   [1:0] empty_140_fu_1235_p1;
reg   [1:0] empty_140_reg_4693;
wire   [63:0] empty_72_fu_1239_p2;
reg   [63:0] empty_72_reg_4698;
wire   [63:0] empty_73_fu_1243_p2;
reg   [63:0] empty_73_reg_4717;
wire   [7:0] empty_105_fu_1264_p1;
reg   [7:0] empty_105_reg_4736;
reg   [63:0] gmem_addr_17_reg_4741;
wire   [1:0] empty_143_fu_1288_p1;
reg   [1:0] empty_143_reg_4747;
reg   [63:0] gmem_addr_33_reg_4752;
wire   [1:0] empty_222_fu_1312_p1;
reg   [1:0] empty_222_reg_4758;
wire   [7:0] empty_109_fu_1333_p1;
reg   [7:0] empty_109_reg_4763;
reg   [63:0] gmem_addr_18_reg_4768;
wire   [1:0] empty_147_fu_1362_p1;
reg   [1:0] empty_147_reg_4774;
wire   [7:0] empty_113_fu_1383_p1;
reg   [7:0] empty_113_reg_4779;
reg   [63:0] gmem_addr_19_reg_4784;
wire   [1:0] empty_151_fu_1412_p1;
reg   [1:0] empty_151_reg_4790;
wire   [7:0] empty_117_fu_1433_p1;
reg   [7:0] empty_117_reg_4795;
reg   [63:0] gmem_addr_20_reg_4800;
wire   [1:0] empty_155_fu_1462_p1;
reg   [1:0] empty_155_reg_4806;
wire   [7:0] empty_121_fu_1483_p1;
reg   [7:0] empty_121_reg_4811;
reg   [63:0] gmem_addr_21_reg_4816;
wire   [1:0] empty_159_fu_1512_p1;
reg   [1:0] empty_159_reg_4822;
wire   [7:0] empty_125_fu_1533_p1;
reg   [7:0] empty_125_reg_4827;
reg   [63:0] gmem_addr_22_reg_4832;
wire   [1:0] empty_163_fu_1562_p1;
reg   [1:0] empty_163_reg_4838;
wire   [7:0] empty_129_fu_1583_p1;
reg   [7:0] empty_129_reg_4843;
reg   [63:0] gmem_addr_23_reg_4848;
wire   [1:0] empty_167_fu_1612_p1;
reg   [1:0] empty_167_reg_4854;
wire   [7:0] empty_133_fu_1633_p1;
reg   [7:0] empty_133_reg_4859;
reg   [63:0] gmem_addr_24_reg_4864;
wire   [1:0] empty_171_fu_1662_p1;
reg   [1:0] empty_171_reg_4870;
wire   [7:0] empty_137_fu_1683_p1;
reg   [7:0] empty_137_reg_4875;
wire   [29:0] empty_139_fu_1687_p1;
reg   [29:0] empty_139_reg_4880;
reg   [63:0] gmem_addr_25_reg_4885;
wire   [1:0] empty_175_fu_1716_p1;
reg   [1:0] empty_175_reg_4891;
wire   [27:0] empty_142_fu_1736_p1;
reg   [27:0] empty_142_reg_4896;
reg   [63:0] gmem_addr_26_reg_4901;
wire   [1:0] empty_179_fu_1765_p1;
reg   [1:0] empty_179_reg_4907;
reg   [3:0] bh_reg_4912;
wire   [27:0] empty_146_fu_1795_p1;
reg   [27:0] empty_146_reg_4917;
reg   [63:0] gmem_addr_27_reg_4922;
wire   [1:0] empty_183_fu_1824_p1;
reg   [1:0] empty_183_reg_4928;
wire   [3:0] empty_205_fu_1828_p1;
reg   [3:0] empty_205_reg_4933;
wire   [27:0] empty_150_fu_1848_p1;
reg   [27:0] empty_150_reg_4938;
reg   [63:0] gmem_addr_28_reg_4943;
wire   [1:0] empty_187_fu_1877_p1;
reg   [1:0] empty_187_reg_4949;
wire   [3:0] empty_206_fu_1881_p1;
reg   [3:0] empty_206_reg_4954;
wire   [27:0] empty_154_fu_1901_p1;
reg   [27:0] empty_154_reg_4959;
reg   [63:0] gmem_addr_29_reg_4964;
wire   [1:0] empty_191_fu_1930_p1;
reg   [1:0] empty_191_reg_4970;
wire   [3:0] empty_207_fu_1934_p1;
reg   [3:0] empty_207_reg_4975;
wire   [27:0] empty_158_fu_1954_p1;
reg   [27:0] empty_158_reg_4980;
reg   [63:0] gmem_addr_30_reg_4985;
wire   [1:0] empty_195_fu_1983_p1;
reg   [1:0] empty_195_reg_4991;
wire   [3:0] empty_208_fu_1987_p1;
reg   [3:0] empty_208_reg_4996;
wire   [27:0] empty_162_fu_2007_p1;
reg   [27:0] empty_162_reg_5001;
reg   [63:0] gmem_addr_31_reg_5006;
wire   [1:0] empty_199_fu_2036_p1;
reg   [1:0] empty_199_reg_5012;
reg   [63:0] gmem_addr_32_reg_5017;
wire   [1:0] empty_203_fu_2065_p1;
reg   [1:0] empty_203_reg_5023;
wire   [3:0] empty_209_fu_2069_p1;
reg   [3:0] empty_209_reg_5028;
wire   [27:0] empty_166_fu_2089_p1;
reg   [27:0] empty_166_reg_5033;
wire   [3:0] empty_210_fu_2093_p1;
reg   [3:0] empty_210_reg_5038;
wire   [27:0] empty_170_fu_2113_p1;
reg   [27:0] empty_170_reg_5043;
wire   [3:0] empty_211_fu_2117_p1;
reg   [3:0] empty_211_reg_5048;
wire   [27:0] empty_174_fu_2137_p1;
reg   [27:0] empty_174_reg_5053;
wire   [3:0] empty_212_fu_2141_p1;
reg   [3:0] empty_212_reg_5058;
reg   [63:0] gmem_addr_34_reg_5063;
wire   [1:0] empty_226_fu_2170_p1;
reg   [1:0] empty_226_reg_5069;
wire   [27:0] empty_178_fu_2190_p1;
reg   [27:0] empty_178_reg_5074;
wire   [3:0] empty_213_fu_2194_p1;
reg   [3:0] empty_213_reg_5079;
reg   [63:0] gmem_addr_35_reg_5084;
wire   [1:0] empty_230_fu_2223_p1;
reg   [1:0] empty_230_reg_5090;
wire   [27:0] empty_182_fu_2243_p1;
reg   [27:0] empty_182_reg_5095;
wire   [3:0] empty_214_fu_2247_p1;
reg   [3:0] empty_214_reg_5100;
reg   [63:0] gmem_addr_36_reg_5105;
wire   [1:0] empty_234_fu_2276_p1;
reg   [1:0] empty_234_reg_5111;
wire   [27:0] empty_186_fu_2296_p1;
reg   [27:0] empty_186_reg_5116;
wire   [3:0] empty_215_fu_2300_p1;
reg   [3:0] empty_215_reg_5121;
reg   [63:0] gmem_addr_37_reg_5126;
wire   [1:0] empty_238_fu_2329_p1;
reg   [1:0] empty_238_reg_5132;
wire   [27:0] empty_190_fu_2349_p1;
reg   [27:0] empty_190_reg_5137;
wire   [3:0] empty_216_fu_2353_p1;
reg   [3:0] empty_216_reg_5142;
reg   [63:0] gmem_addr_38_reg_5147;
wire   [1:0] empty_242_fu_2382_p1;
reg   [1:0] empty_242_reg_5153;
wire   [27:0] empty_194_fu_2402_p1;
reg   [27:0] empty_194_reg_5158;
wire   [3:0] empty_217_fu_2406_p1;
reg   [3:0] empty_217_reg_5163;
reg   [63:0] gmem_addr_39_reg_5168;
wire   [1:0] empty_246_fu_2435_p1;
reg   [1:0] empty_246_reg_5174;
wire   [27:0] empty_198_fu_2455_p1;
reg   [27:0] empty_198_reg_5179;
wire   [3:0] empty_218_fu_2459_p1;
reg   [3:0] empty_218_reg_5184;
reg   [63:0] gmem_addr_40_reg_5189;
wire   [1:0] empty_250_fu_2488_p1;
reg   [1:0] empty_250_reg_5195;
wire   [27:0] empty_202_fu_2508_p1;
reg   [27:0] empty_202_reg_5200;
wire   [3:0] empty_219_fu_2512_p1;
reg   [3:0] empty_219_reg_5205;
reg   [63:0] gmem_addr_41_reg_5210;
wire   [1:0] empty_254_fu_2541_p1;
reg   [1:0] empty_254_reg_5216;
wire   [3:0] empty_220_fu_2561_p1;
reg   [3:0] empty_220_reg_5221;
wire   [25:0] empty_221_fu_2565_p1;
reg   [25:0] empty_221_reg_5226;
reg   [63:0] gmem_addr_42_reg_5231;
wire   [1:0] empty_258_fu_2594_p1;
reg   [1:0] empty_258_reg_5237;
wire   [25:0] empty_225_fu_2614_p1;
reg   [25:0] empty_225_reg_5242;
reg   [63:0] gmem_addr_43_reg_5247;
wire   [1:0] empty_262_fu_2643_p1;
reg   [1:0] empty_262_reg_5253;
wire   [1:0] empty_284_fu_2647_p1;
reg   [1:0] empty_284_reg_5258;
wire   [25:0] empty_229_fu_2667_p1;
reg   [25:0] empty_229_reg_5263;
reg   [63:0] gmem_addr_44_reg_5268;
wire   [1:0] empty_266_fu_2696_p1;
reg   [1:0] empty_266_reg_5274;
wire   [1:0] empty_285_fu_2700_p1;
reg   [1:0] empty_285_reg_5279;
wire   [25:0] empty_233_fu_2720_p1;
reg   [25:0] empty_233_reg_5284;
reg   [63:0] gmem_addr_45_reg_5289;
wire   [1:0] empty_270_fu_2749_p1;
reg   [1:0] empty_270_reg_5295;
wire   [1:0] empty_286_fu_2753_p1;
reg   [1:0] empty_286_reg_5300;
wire   [25:0] empty_237_fu_2773_p1;
reg   [25:0] empty_237_reg_5305;
reg   [63:0] gmem_addr_46_reg_5310;
wire   [1:0] empty_274_fu_2802_p1;
reg   [1:0] empty_274_reg_5316;
wire   [1:0] empty_287_fu_2806_p1;
reg   [1:0] empty_287_reg_5321;
wire   [25:0] empty_241_fu_2826_p1;
reg   [25:0] empty_241_reg_5326;
reg   [63:0] gmem_addr_47_reg_5331;
wire   [1:0] empty_278_fu_2855_p1;
reg   [1:0] empty_278_reg_5337;
reg   [63:0] gmem_addr_48_reg_5342;
wire   [1:0] empty_282_fu_2884_p1;
reg   [1:0] empty_282_reg_5348;
wire   [1:0] empty_288_fu_2888_p1;
reg   [1:0] empty_288_reg_5353;
wire   [25:0] empty_245_fu_2908_p1;
reg   [25:0] empty_245_reg_5358;
wire   [1:0] empty_289_fu_2912_p1;
reg   [1:0] empty_289_reg_5363;
wire   [25:0] empty_249_fu_2932_p1;
reg   [25:0] empty_249_reg_5368;
wire   [1:0] empty_290_fu_2936_p1;
reg   [1:0] empty_290_reg_5373;
reg   [63:0] gmem_addr_49_reg_5378;
wire   [1:0] empty_302_fu_2974_p1;
reg   [1:0] empty_302_reg_5384;
wire   [25:0] empty_253_fu_2994_p1;
reg   [25:0] empty_253_reg_5389;
wire   [1:0] empty_291_fu_2998_p1;
reg   [1:0] empty_291_reg_5394;
reg   [63:0] gmem_addr_50_reg_5399;
wire   [1:0] empty_306_fu_3036_p1;
reg   [1:0] empty_306_reg_5405;
wire   [25:0] empty_257_fu_3056_p1;
reg   [25:0] empty_257_reg_5410;
wire   [1:0] empty_292_fu_3060_p1;
reg   [1:0] empty_292_reg_5415;
reg   [63:0] gmem_addr_51_reg_5420;
wire   [1:0] empty_310_fu_3098_p1;
reg   [1:0] empty_310_reg_5426;
wire   [25:0] empty_261_fu_3118_p1;
reg   [25:0] empty_261_reg_5431;
wire   [1:0] empty_293_fu_3122_p1;
reg   [1:0] empty_293_reg_5436;
reg   [63:0] gmem_addr_52_reg_5441;
wire   [1:0] empty_314_fu_3160_p1;
reg   [1:0] empty_314_reg_5447;
wire   [25:0] empty_265_fu_3180_p1;
reg   [25:0] empty_265_reg_5452;
wire   [1:0] empty_294_fu_3184_p1;
reg   [1:0] empty_294_reg_5457;
reg   [63:0] gmem_addr_53_reg_5462;
wire   [1:0] empty_318_fu_3222_p1;
reg   [1:0] empty_318_reg_5468;
wire   [25:0] empty_269_fu_3242_p1;
reg   [25:0] empty_269_reg_5473;
wire   [1:0] empty_295_fu_3246_p1;
reg   [1:0] empty_295_reg_5478;
reg   [63:0] gmem_addr_54_reg_5483;
wire   [1:0] empty_322_fu_3284_p1;
reg   [1:0] empty_322_reg_5489;
wire   [25:0] empty_273_fu_3304_p1;
reg   [25:0] empty_273_reg_5494;
wire   [1:0] empty_296_fu_3308_p1;
reg   [1:0] empty_296_reg_5499;
reg   [63:0] gmem_addr_55_reg_5504;
wire   [1:0] empty_326_fu_3346_p1;
reg   [1:0] empty_326_reg_5510;
wire   [25:0] empty_277_fu_3366_p1;
reg   [25:0] empty_277_reg_5515;
wire   [1:0] empty_297_fu_3370_p1;
reg   [1:0] empty_297_reg_5520;
reg   [63:0] gmem_addr_56_reg_5525;
wire   [1:0] empty_330_fu_3408_p1;
reg   [1:0] empty_330_reg_5531;
wire   [25:0] empty_281_fu_3428_p1;
reg   [25:0] empty_281_reg_5536;
wire   [1:0] empty_298_fu_3432_p1;
reg   [1:0] empty_298_reg_5541;
reg   [63:0] gmem_addr_57_reg_5546;
wire   [1:0] empty_334_fu_3470_p1;
reg   [1:0] empty_334_reg_5552;
wire   [1:0] empty_299_fu_3490_p1;
reg   [1:0] empty_299_reg_5557;
wire   [29:0] empty_301_fu_3494_p1;
reg   [29:0] empty_301_reg_5562;
reg   [63:0] gmem_addr_58_reg_5567;
wire   [1:0] empty_338_fu_3532_p1;
reg   [1:0] empty_338_reg_5573;
wire   [29:0] empty_305_fu_3552_p1;
reg   [29:0] empty_305_reg_5578;
reg   [63:0] gmem_addr_59_reg_5583;
wire   [1:0] empty_342_fu_3590_p1;
reg   [1:0] empty_342_reg_5589;
reg   [3:0] bh_1_reg_5594;
wire   [29:0] empty_309_fu_3620_p1;
reg   [29:0] empty_309_reg_5599;
reg   [63:0] gmem_addr_60_reg_5604;
wire   [1:0] empty_346_fu_3658_p1;
reg   [1:0] empty_346_reg_5610;
reg   [3:0] bh_2_reg_5615;
wire   [29:0] empty_313_fu_3688_p1;
reg   [29:0] empty_313_reg_5620;
reg   [63:0] gmem_addr_61_reg_5625;
wire   [1:0] empty_350_fu_3726_p1;
reg   [1:0] empty_350_reg_5631;
reg   [63:0] gmem_addr_62_reg_5636;
wire   [1:0] empty_354_fu_3764_p1;
reg   [1:0] empty_354_reg_5642;
reg   [63:0] gmem_addr_63_reg_5647;
wire   [1:0] empty_358_fu_3802_p1;
reg   [1:0] empty_358_reg_5653;
reg   [3:0] bh_3_reg_5658;
wire   [29:0] empty_317_fu_3832_p1;
reg   [29:0] empty_317_reg_5663;
reg   [3:0] bh_4_reg_5668;
wire   [29:0] empty_321_fu_3862_p1;
reg   [29:0] empty_321_reg_5673;
reg   [3:0] bh_5_reg_5678;
wire   [29:0] empty_325_fu_3892_p1;
reg   [29:0] empty_325_reg_5683;
reg   [3:0] bh_6_reg_5688;
wire   [29:0] empty_329_fu_3922_p1;
reg   [29:0] empty_329_reg_5693;
reg   [3:0] bh_7_reg_5698;
wire   [29:0] empty_333_fu_3952_p1;
reg   [29:0] empty_333_reg_5703;
reg   [3:0] bh_8_reg_5708;
wire   [29:0] empty_337_fu_3982_p1;
reg   [29:0] empty_337_reg_5713;
reg   [3:0] bh_9_reg_5718;
wire   [29:0] empty_341_fu_4012_p1;
reg   [29:0] empty_341_reg_5723;
reg   [3:0] bh_s_reg_5728;
wire   [29:0] empty_345_fu_4042_p1;
reg   [29:0] empty_345_reg_5733;
reg   [3:0] bh_10_reg_5738;
wire   [29:0] empty_349_fu_4072_p1;
reg   [29:0] empty_349_reg_5743;
reg   [3:0] bh_11_reg_5748;
wire   [29:0] empty_353_fu_4102_p1;
reg   [29:0] empty_353_reg_5753;
reg   [3:0] bh_12_reg_5758;
wire   [29:0] empty_357_fu_4132_p1;
reg   [29:0] empty_357_reg_5763;
reg   [3:0] bh_13_reg_5768;
reg   [3:0] bh_14_reg_5773;
wire    ap_CS_fsm_state77;
wire    grp_cnn_accelerator_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_41_3_fu_270_ap_start;
wire    grp_cnn_accelerator_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_41_3_fu_270_ap_done;
wire    grp_cnn_accelerator_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_41_3_fu_270_ap_idle;
wire    grp_cnn_accelerator_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_41_3_fu_270_ap_ready;
wire    grp_cnn_accelerator_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_41_3_fu_270_m_axi_gmem_0_AWVALID;
wire   [63:0] grp_cnn_accelerator_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_41_3_fu_270_m_axi_gmem_0_AWADDR;
wire   [0:0] grp_cnn_accelerator_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_41_3_fu_270_m_axi_gmem_0_AWID;
wire   [31:0] grp_cnn_accelerator_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_41_3_fu_270_m_axi_gmem_0_AWLEN;
wire   [2:0] grp_cnn_accelerator_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_41_3_fu_270_m_axi_gmem_0_AWSIZE;
wire   [1:0] grp_cnn_accelerator_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_41_3_fu_270_m_axi_gmem_0_AWBURST;
wire   [1:0] grp_cnn_accelerator_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_41_3_fu_270_m_axi_gmem_0_AWLOCK;
wire   [3:0] grp_cnn_accelerator_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_41_3_fu_270_m_axi_gmem_0_AWCACHE;
wire   [2:0] grp_cnn_accelerator_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_41_3_fu_270_m_axi_gmem_0_AWPROT;
wire   [3:0] grp_cnn_accelerator_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_41_3_fu_270_m_axi_gmem_0_AWQOS;
wire   [3:0] grp_cnn_accelerator_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_41_3_fu_270_m_axi_gmem_0_AWREGION;
wire   [0:0] grp_cnn_accelerator_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_41_3_fu_270_m_axi_gmem_0_AWUSER;
wire    grp_cnn_accelerator_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_41_3_fu_270_m_axi_gmem_0_WVALID;
wire   [31:0] grp_cnn_accelerator_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_41_3_fu_270_m_axi_gmem_0_WDATA;
wire   [3:0] grp_cnn_accelerator_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_41_3_fu_270_m_axi_gmem_0_WSTRB;
wire    grp_cnn_accelerator_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_41_3_fu_270_m_axi_gmem_0_WLAST;
wire   [0:0] grp_cnn_accelerator_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_41_3_fu_270_m_axi_gmem_0_WID;
wire   [0:0] grp_cnn_accelerator_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_41_3_fu_270_m_axi_gmem_0_WUSER;
wire    grp_cnn_accelerator_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_41_3_fu_270_m_axi_gmem_0_ARVALID;
wire   [63:0] grp_cnn_accelerator_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_41_3_fu_270_m_axi_gmem_0_ARADDR;
wire   [0:0] grp_cnn_accelerator_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_41_3_fu_270_m_axi_gmem_0_ARID;
wire   [31:0] grp_cnn_accelerator_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_41_3_fu_270_m_axi_gmem_0_ARLEN;
wire   [2:0] grp_cnn_accelerator_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_41_3_fu_270_m_axi_gmem_0_ARSIZE;
wire   [1:0] grp_cnn_accelerator_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_41_3_fu_270_m_axi_gmem_0_ARBURST;
wire   [1:0] grp_cnn_accelerator_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_41_3_fu_270_m_axi_gmem_0_ARLOCK;
wire   [3:0] grp_cnn_accelerator_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_41_3_fu_270_m_axi_gmem_0_ARCACHE;
wire   [2:0] grp_cnn_accelerator_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_41_3_fu_270_m_axi_gmem_0_ARPROT;
wire   [3:0] grp_cnn_accelerator_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_41_3_fu_270_m_axi_gmem_0_ARQOS;
wire   [3:0] grp_cnn_accelerator_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_41_3_fu_270_m_axi_gmem_0_ARREGION;
wire   [0:0] grp_cnn_accelerator_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_41_3_fu_270_m_axi_gmem_0_ARUSER;
wire    grp_cnn_accelerator_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_41_3_fu_270_m_axi_gmem_0_RREADY;
wire    grp_cnn_accelerator_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_41_3_fu_270_m_axi_gmem_0_BREADY;
reg    grp_cnn_accelerator_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_41_3_fu_270_ap_start_reg;
wire    ap_CS_fsm_state78;
wire  signed [63:0] p_cast_cast_fu_600_p1;
wire   [0:0] icmp_ln39_fu_569_p2;
wire  signed [63:0] p_cast123_cast_fu_644_p1;
wire  signed [63:0] p_cast126_cast_fu_673_p1;
wire  signed [63:0] p_cast129_cast_fu_702_p1;
wire  signed [63:0] p_cast132_cast_fu_731_p1;
wire  signed [63:0] p_cast135_cast_fu_760_p1;
wire  signed [63:0] p_cast138_cast_fu_789_p1;
wire  signed [63:0] p_cast141_cast_fu_818_p1;
wire  signed [63:0] p_cast144_cast_fu_847_p1;
wire  signed [63:0] p_cast147_cast_fu_876_p1;
wire  signed [63:0] p_cast150_cast_fu_926_p1;
wire  signed [63:0] p_cast153_cast_fu_976_p1;
wire  signed [63:0] p_cast156_cast_fu_1026_p1;
wire  signed [63:0] p_cast159_cast_fu_1076_p1;
wire  signed [63:0] p_cast162_cast_fu_1126_p1;
wire  signed [63:0] p_cast165_cast_fu_1155_p1;
wire  signed [63:0] p_cast168_cast_fu_1225_p1;
wire  signed [63:0] p_cast172_cast_fu_1278_p1;
wire  signed [63:0] p_cast236_cast_fu_1302_p1;
wire  signed [63:0] p_cast175_cast_fu_1352_p1;
wire  signed [63:0] p_cast178_cast_fu_1402_p1;
wire  signed [63:0] p_cast181_cast_fu_1452_p1;
wire  signed [63:0] p_cast184_cast_fu_1502_p1;
wire  signed [63:0] p_cast187_cast_fu_1552_p1;
wire  signed [63:0] p_cast190_cast_fu_1602_p1;
wire  signed [63:0] p_cast193_cast_fu_1652_p1;
wire  signed [63:0] p_cast196_cast_fu_1706_p1;
wire  signed [63:0] p_cast199_cast_fu_1755_p1;
wire  signed [63:0] p_cast202_cast_fu_1814_p1;
wire  signed [63:0] p_cast205_cast_fu_1867_p1;
wire  signed [63:0] p_cast208_cast_fu_1920_p1;
wire  signed [63:0] p_cast211_cast_fu_1973_p1;
wire  signed [63:0] p_cast214_cast_fu_2026_p1;
wire  signed [63:0] p_cast217_cast_fu_2055_p1;
wire  signed [63:0] p_cast239_cast_fu_2160_p1;
wire  signed [63:0] p_cast242_cast_fu_2213_p1;
wire  signed [63:0] p_cast245_cast_fu_2266_p1;
wire  signed [63:0] p_cast248_cast_fu_2319_p1;
wire  signed [63:0] p_cast251_cast_fu_2372_p1;
wire  signed [63:0] p_cast254_cast_fu_2425_p1;
wire  signed [63:0] p_cast257_cast_fu_2478_p1;
wire  signed [63:0] p_cast260_cast_fu_2531_p1;
wire  signed [63:0] p_cast263_cast_fu_2584_p1;
wire  signed [63:0] p_cast266_cast_fu_2633_p1;
wire  signed [63:0] p_cast269_cast_fu_2686_p1;
wire  signed [63:0] p_cast272_cast_fu_2739_p1;
wire  signed [63:0] p_cast275_cast_fu_2792_p1;
wire  signed [63:0] p_cast278_cast_fu_2845_p1;
wire  signed [63:0] p_cast281_cast_fu_2874_p1;
wire  signed [63:0] p_cast301_cast_fu_2964_p1;
wire  signed [63:0] p_cast305_cast_fu_3026_p1;
wire  signed [63:0] p_cast309_cast_fu_3088_p1;
wire  signed [63:0] p_cast313_cast_fu_3150_p1;
wire  signed [63:0] p_cast317_cast_fu_3212_p1;
wire  signed [63:0] p_cast321_cast_fu_3274_p1;
wire  signed [63:0] p_cast325_cast_fu_3336_p1;
wire  signed [63:0] p_cast329_cast_fu_3398_p1;
wire  signed [63:0] p_cast333_cast_fu_3460_p1;
wire  signed [63:0] p_cast337_cast_fu_3522_p1;
wire  signed [63:0] p_cast341_cast_fu_3580_p1;
wire  signed [63:0] p_cast345_cast_fu_3648_p1;
wire  signed [63:0] p_cast349_cast_fu_3716_p1;
wire  signed [63:0] p_cast353_cast_fu_3754_p1;
wire  signed [63:0] p_cast357_cast_fu_3792_p1;
reg   [61:0] phi_mul7_fu_186;
wire   [61:0] add_ln39_1_fu_559_p2;
reg   [35:0] phi_mul_fu_190;
wire   [35:0] add_ln39_2_fu_564_p2;
reg   [4:0] to_fu_194;
wire   [4:0] add_ln39_fu_575_p2;
wire  signed [31:0] empty_66_fu_416_p0;
wire   [31:0] empty_66_fu_416_p2;
wire  signed [31:0] tmp1_fu_422_p1;
wire  signed [31:0] tmp2_fu_428_p1;
wire  signed [31:0] empty_68_fu_434_p0;
wire  signed [31:0] empty_69_fu_440_p0;
wire   [31:0] empty_68_fu_434_p2;
wire   [31:0] empty_69_fu_440_p2;
wire  signed [31:0] tmp4_fu_452_p1;
wire  signed [31:0] tmp5_fu_458_p1;
wire  signed [31:0] empty_71_fu_470_p0;
wire   [31:0] empty_71_fu_470_p2;
wire  signed [31:0] tmp7_fu_482_p1;
wire  signed [31:0] tmp9_fu_488_p1;
wire  signed [31:0] tmp11_fu_500_p1;
wire  signed [35:0] add_ln39_2_fu_564_p0;
wire  signed [35:0] p_cast379_fu_581_p0;
wire   [61:0] p_cast_fu_590_p4;
wire   [63:0] empty_78_fu_629_p2;
wire   [61:0] p_cast2_fu_634_p4;
wire   [63:0] empty_82_fu_658_p2;
wire   [61:0] p_cast3_fu_663_p4;
wire   [63:0] empty_86_fu_687_p2;
wire   [61:0] p_cast4_fu_692_p4;
wire   [63:0] empty_90_fu_716_p2;
wire   [61:0] p_cast5_fu_721_p4;
wire   [63:0] empty_94_fu_745_p2;
wire   [61:0] p_cast6_fu_750_p4;
wire   [63:0] empty_98_fu_774_p2;
wire   [61:0] p_cast7_fu_779_p4;
wire   [63:0] empty_102_fu_803_p2;
wire   [61:0] p_cast8_fu_808_p4;
wire   [63:0] empty_106_fu_832_p2;
wire   [61:0] p_cast9_fu_837_p4;
wire   [63:0] empty_110_fu_861_p2;
wire   [61:0] p_cast1_fu_866_p4;
wire   [4:0] tmp_4_fu_890_p3;
wire   [31:0] p_cast380_fu_897_p1;
wire   [31:0] empty_76_fu_901_p2;
wire   [63:0] empty_114_fu_911_p2;
wire   [61:0] p_cast10_fu_916_p4;
wire   [4:0] tmp_6_fu_940_p3;
wire   [31:0] p_cast381_fu_947_p1;
wire   [31:0] empty_80_fu_951_p2;
wire   [63:0] empty_118_fu_961_p2;
wire   [61:0] p_cast11_fu_966_p4;
wire   [4:0] tmp_8_fu_990_p3;
wire   [31:0] p_cast382_fu_997_p1;
wire   [31:0] empty_84_fu_1001_p2;
wire   [63:0] empty_122_fu_1011_p2;
wire   [61:0] p_cast12_fu_1016_p4;
wire   [4:0] tmp_s_fu_1040_p3;
wire   [31:0] p_cast383_fu_1047_p1;
wire   [31:0] empty_88_fu_1051_p2;
wire   [63:0] empty_126_fu_1061_p2;
wire   [61:0] p_cast13_fu_1066_p4;
wire   [4:0] tmp_1_fu_1090_p3;
wire   [31:0] p_cast384_fu_1097_p1;
wire   [31:0] empty_92_fu_1101_p2;
wire   [63:0] empty_130_fu_1111_p2;
wire   [61:0] p_cast14_fu_1116_p4;
wire   [63:0] empty_134_fu_1140_p2;
wire   [61:0] p_cast15_fu_1145_p4;
wire   [4:0] tmp_2_fu_1169_p3;
wire   [31:0] p_cast385_fu_1176_p1;
wire   [31:0] empty_96_fu_1180_p2;
wire   [4:0] tmp_3_fu_1190_p3;
wire   [31:0] p_cast386_fu_1197_p1;
wire   [31:0] empty_100_fu_1201_p2;
wire   [63:0] empty_138_fu_1211_p2;
wire   [61:0] p_cast16_fu_1215_p4;
wire   [4:0] tmp_5_fu_1247_p3;
wire   [31:0] p_cast387_fu_1254_p1;
wire   [31:0] empty_104_fu_1258_p2;
wire   [61:0] p_cast17_fu_1268_p4;
wire   [61:0] p_cast33_fu_1292_p4;
wire   [4:0] tmp_7_fu_1316_p3;
wire   [31:0] p_cast388_fu_1323_p1;
wire   [31:0] empty_108_fu_1327_p2;
wire   [63:0] empty_145_fu_1337_p2;
wire   [61:0] p_cast18_fu_1342_p4;
wire   [4:0] tmp_9_fu_1366_p3;
wire   [31:0] p_cast389_fu_1373_p1;
wire   [31:0] empty_112_fu_1377_p2;
wire   [63:0] empty_149_fu_1387_p2;
wire   [61:0] p_cast19_fu_1392_p4;
wire   [4:0] tmp_10_fu_1416_p3;
wire   [31:0] p_cast390_fu_1423_p1;
wire   [31:0] empty_116_fu_1427_p2;
wire   [63:0] empty_153_fu_1437_p2;
wire   [61:0] p_cast20_fu_1442_p4;
wire   [4:0] tmp_11_fu_1466_p3;
wire   [31:0] p_cast391_fu_1473_p1;
wire   [31:0] empty_120_fu_1477_p2;
wire   [63:0] empty_157_fu_1487_p2;
wire   [61:0] p_cast21_fu_1492_p4;
wire   [4:0] tmp_12_fu_1516_p3;
wire   [31:0] p_cast392_fu_1523_p1;
wire   [31:0] empty_124_fu_1527_p2;
wire   [63:0] empty_161_fu_1537_p2;
wire   [61:0] p_cast22_fu_1542_p4;
wire   [4:0] tmp_13_fu_1566_p3;
wire   [31:0] p_cast393_fu_1573_p1;
wire   [31:0] empty_128_fu_1577_p2;
wire   [63:0] empty_165_fu_1587_p2;
wire   [61:0] p_cast23_fu_1592_p4;
wire   [4:0] tmp_14_fu_1616_p3;
wire   [31:0] p_cast394_fu_1623_p1;
wire   [31:0] empty_132_fu_1627_p2;
wire   [63:0] empty_169_fu_1637_p2;
wire   [61:0] p_cast24_fu_1642_p4;
wire   [4:0] tmp_15_fu_1666_p3;
wire   [31:0] p_cast395_fu_1673_p1;
wire   [31:0] empty_136_fu_1677_p2;
wire   [63:0] empty_173_fu_1691_p2;
wire   [61:0] p_cast25_fu_1696_p4;
wire   [4:0] tmp_16_fu_1720_p3;
wire   [29:0] p_cast170_fu_1727_p1;
wire   [63:0] empty_177_fu_1740_p2;
wire   [61:0] p_cast26_fu_1745_p4;
wire   [29:0] empty_141_fu_1731_p2;
wire   [4:0] tmp_17_fu_1779_p3;
wire   [27:0] p_cast174_fu_1786_p1;
wire   [63:0] empty_181_fu_1799_p2;
wire   [61:0] p_cast27_fu_1804_p4;
wire   [27:0] empty_144_fu_1790_p2;
wire   [4:0] tmp_18_fu_1832_p3;
wire   [27:0] p_cast177_fu_1839_p1;
wire   [63:0] empty_185_fu_1852_p2;
wire   [61:0] p_cast28_fu_1857_p4;
wire   [27:0] empty_148_fu_1843_p2;
wire   [4:0] tmp_19_fu_1885_p3;
wire   [27:0] p_cast180_fu_1892_p1;
wire   [63:0] empty_189_fu_1905_p2;
wire   [61:0] p_cast29_fu_1910_p4;
wire   [27:0] empty_152_fu_1896_p2;
wire   [4:0] tmp_20_fu_1938_p3;
wire   [27:0] p_cast183_fu_1945_p1;
wire   [63:0] empty_193_fu_1958_p2;
wire   [61:0] p_cast30_fu_1963_p4;
wire   [27:0] empty_156_fu_1949_p2;
wire   [4:0] tmp_21_fu_1991_p3;
wire   [27:0] p_cast186_fu_1998_p1;
wire   [63:0] empty_197_fu_2011_p2;
wire   [61:0] p_cast31_fu_2016_p4;
wire   [63:0] empty_201_fu_2040_p2;
wire   [61:0] p_cast32_fu_2045_p4;
wire   [27:0] empty_160_fu_2002_p2;
wire   [4:0] tmp_22_fu_2073_p3;
wire   [27:0] p_cast189_fu_2080_p1;
wire   [27:0] empty_164_fu_2084_p2;
wire   [4:0] tmp_23_fu_2097_p3;
wire   [27:0] p_cast192_fu_2104_p1;
wire   [27:0] empty_168_fu_2108_p2;
wire   [4:0] tmp_24_fu_2121_p3;
wire   [27:0] p_cast195_fu_2128_p1;
wire   [27:0] empty_172_fu_2132_p2;
wire   [63:0] empty_224_fu_2145_p2;
wire   [61:0] p_cast34_fu_2150_p4;
wire   [4:0] tmp_25_fu_2174_p3;
wire   [27:0] p_cast198_fu_2181_p1;
wire   [27:0] empty_176_fu_2185_p2;
wire   [63:0] empty_228_fu_2198_p2;
wire   [61:0] p_cast35_fu_2203_p4;
wire   [4:0] tmp_26_fu_2227_p3;
wire   [27:0] p_cast201_fu_2234_p1;
wire   [27:0] empty_180_fu_2238_p2;
wire   [63:0] empty_232_fu_2251_p2;
wire   [61:0] p_cast36_fu_2256_p4;
wire   [4:0] tmp_27_fu_2280_p3;
wire   [27:0] p_cast204_fu_2287_p1;
wire   [27:0] empty_184_fu_2291_p2;
wire   [63:0] empty_236_fu_2304_p2;
wire   [61:0] p_cast37_fu_2309_p4;
wire   [4:0] tmp_28_fu_2333_p3;
wire   [27:0] p_cast207_fu_2340_p1;
wire   [27:0] empty_188_fu_2344_p2;
wire   [63:0] empty_240_fu_2357_p2;
wire   [61:0] p_cast38_fu_2362_p4;
wire   [4:0] tmp_29_fu_2386_p3;
wire   [27:0] p_cast210_fu_2393_p1;
wire   [27:0] empty_192_fu_2397_p2;
wire   [63:0] empty_244_fu_2410_p2;
wire   [61:0] p_cast39_fu_2415_p4;
wire   [4:0] tmp_30_fu_2439_p3;
wire   [27:0] p_cast213_fu_2446_p1;
wire   [27:0] empty_196_fu_2450_p2;
wire   [63:0] empty_248_fu_2463_p2;
wire   [61:0] p_cast40_fu_2468_p4;
wire   [4:0] tmp_31_fu_2492_p3;
wire   [27:0] p_cast216_fu_2499_p1;
wire   [27:0] empty_200_fu_2503_p2;
wire   [63:0] empty_252_fu_2516_p2;
wire   [61:0] p_cast41_fu_2521_p4;
wire   [4:0] tmp_32_fu_2545_p3;
wire   [27:0] p_cast219_fu_2552_p1;
wire   [27:0] empty_204_fu_2556_p2;
wire   [63:0] empty_256_fu_2569_p2;
wire   [61:0] p_cast42_fu_2574_p4;
wire   [4:0] tmp_33_fu_2598_p3;
wire   [25:0] p_cast238_fu_2605_p1;
wire   [63:0] empty_260_fu_2618_p2;
wire   [61:0] p_cast43_fu_2623_p4;
wire   [25:0] empty_223_fu_2609_p2;
wire   [4:0] tmp_34_fu_2651_p3;
wire   [25:0] p_cast241_fu_2658_p1;
wire   [63:0] empty_264_fu_2671_p2;
wire   [61:0] p_cast44_fu_2676_p4;
wire   [25:0] empty_227_fu_2662_p2;
wire   [4:0] tmp_35_fu_2704_p3;
wire   [25:0] p_cast244_fu_2711_p1;
wire   [63:0] empty_268_fu_2724_p2;
wire   [61:0] p_cast45_fu_2729_p4;
wire   [25:0] empty_231_fu_2715_p2;
wire   [4:0] tmp_36_fu_2757_p3;
wire   [25:0] p_cast247_fu_2764_p1;
wire   [63:0] empty_272_fu_2777_p2;
wire   [61:0] p_cast46_fu_2782_p4;
wire   [25:0] empty_235_fu_2768_p2;
wire   [4:0] tmp_37_fu_2810_p3;
wire   [25:0] p_cast250_fu_2817_p1;
wire   [63:0] empty_276_fu_2830_p2;
wire   [61:0] p_cast47_fu_2835_p4;
wire   [63:0] empty_280_fu_2859_p2;
wire   [61:0] p_cast48_fu_2864_p4;
wire   [25:0] empty_239_fu_2821_p2;
wire   [4:0] tmp_38_fu_2892_p3;
wire   [25:0] p_cast253_fu_2899_p1;
wire   [25:0] empty_243_fu_2903_p2;
wire   [4:0] tmp_39_fu_2916_p3;
wire   [25:0] p_cast256_fu_2923_p1;
wire   [25:0] empty_247_fu_2927_p2;
wire   [35:0] tmp13_fu_2940_p2;
wire  signed [63:0] tmp13_cast_fu_2945_p1;
wire   [63:0] empty_300_fu_2949_p2;
wire   [61:0] p_cast49_fu_2954_p4;
wire   [4:0] tmp_40_fu_2978_p3;
wire   [25:0] p_cast259_fu_2985_p1;
wire   [25:0] empty_251_fu_2989_p2;
wire   [35:0] tmp14_fu_3002_p2;
wire  signed [63:0] tmp14_cast_fu_3007_p1;
wire   [63:0] empty_304_fu_3011_p2;
wire   [61:0] p_cast50_fu_3016_p4;
wire   [4:0] tmp_41_fu_3040_p3;
wire   [25:0] p_cast262_fu_3047_p1;
wire   [25:0] empty_255_fu_3051_p2;
wire   [35:0] tmp15_fu_3064_p2;
wire  signed [63:0] tmp15_cast_fu_3069_p1;
wire   [63:0] empty_308_fu_3073_p2;
wire   [61:0] p_cast51_fu_3078_p4;
wire   [4:0] tmp_42_fu_3102_p3;
wire   [25:0] p_cast265_fu_3109_p1;
wire   [25:0] empty_259_fu_3113_p2;
wire   [35:0] tmp16_fu_3126_p2;
wire  signed [63:0] tmp16_cast_fu_3131_p1;
wire   [63:0] empty_312_fu_3135_p2;
wire   [61:0] p_cast52_fu_3140_p4;
wire   [4:0] tmp_43_fu_3164_p3;
wire   [25:0] p_cast268_fu_3171_p1;
wire   [25:0] empty_263_fu_3175_p2;
wire   [35:0] tmp17_fu_3188_p2;
wire  signed [63:0] tmp17_cast_fu_3193_p1;
wire   [63:0] empty_316_fu_3197_p2;
wire   [61:0] p_cast53_fu_3202_p4;
wire   [4:0] tmp_44_fu_3226_p3;
wire   [25:0] p_cast271_fu_3233_p1;
wire   [25:0] empty_267_fu_3237_p2;
wire   [35:0] tmp18_fu_3250_p2;
wire  signed [63:0] tmp18_cast_fu_3255_p1;
wire   [63:0] empty_320_fu_3259_p2;
wire   [61:0] p_cast54_fu_3264_p4;
wire   [4:0] tmp_45_fu_3288_p3;
wire   [25:0] p_cast274_fu_3295_p1;
wire   [25:0] empty_271_fu_3299_p2;
wire   [35:0] tmp19_fu_3312_p2;
wire  signed [63:0] tmp19_cast_fu_3317_p1;
wire   [63:0] empty_324_fu_3321_p2;
wire   [61:0] p_cast55_fu_3326_p4;
wire   [4:0] tmp_46_fu_3350_p3;
wire   [25:0] p_cast277_fu_3357_p1;
wire   [25:0] empty_275_fu_3361_p2;
wire   [35:0] tmp20_fu_3374_p2;
wire  signed [63:0] tmp20_cast_fu_3379_p1;
wire   [63:0] empty_328_fu_3383_p2;
wire   [61:0] p_cast56_fu_3388_p4;
wire   [4:0] tmp_47_fu_3412_p3;
wire   [25:0] p_cast280_fu_3419_p1;
wire   [25:0] empty_279_fu_3423_p2;
wire   [35:0] tmp21_fu_3436_p2;
wire  signed [63:0] tmp21_cast_fu_3441_p1;
wire   [63:0] empty_332_fu_3445_p2;
wire   [61:0] p_cast57_fu_3450_p4;
wire   [4:0] tmp_48_fu_3474_p3;
wire   [25:0] p_cast283_fu_3481_p1;
wire   [25:0] empty_283_fu_3485_p2;
wire   [35:0] tmp22_fu_3498_p2;
wire  signed [63:0] tmp22_cast_fu_3503_p1;
wire   [63:0] empty_336_fu_3507_p2;
wire   [61:0] p_cast58_fu_3512_p4;
wire   [4:0] tmp_49_fu_3536_p3;
wire   [29:0] p_cast303_fu_3543_p1;
wire   [35:0] tmp23_fu_3556_p2;
wire  signed [63:0] tmp23_cast_fu_3561_p1;
wire   [63:0] empty_340_fu_3565_p2;
wire   [61:0] p_cast59_fu_3570_p4;
wire   [29:0] empty_303_fu_3547_p2;
wire   [4:0] tmp_50_fu_3604_p3;
wire   [29:0] p_cast307_fu_3611_p1;
wire   [35:0] tmp24_fu_3624_p2;
wire  signed [63:0] tmp24_cast_fu_3629_p1;
wire   [63:0] empty_344_fu_3633_p2;
wire   [61:0] p_cast60_fu_3638_p4;
wire   [29:0] empty_307_fu_3615_p2;
wire   [4:0] tmp_51_fu_3672_p3;
wire   [29:0] p_cast311_fu_3679_p1;
wire   [35:0] tmp25_fu_3692_p2;
wire  signed [63:0] tmp25_cast_fu_3697_p1;
wire   [63:0] empty_348_fu_3701_p2;
wire   [61:0] p_cast61_fu_3706_p4;
wire   [35:0] tmp26_fu_3730_p2;
wire  signed [63:0] tmp26_cast_fu_3735_p1;
wire   [63:0] empty_352_fu_3739_p2;
wire   [61:0] p_cast62_fu_3744_p4;
wire   [35:0] tmp27_fu_3768_p2;
wire  signed [63:0] tmp27_cast_fu_3773_p1;
wire   [63:0] empty_356_fu_3777_p2;
wire   [61:0] p_cast63_fu_3782_p4;
wire   [29:0] empty_311_fu_3683_p2;
wire   [4:0] tmp_52_fu_3816_p3;
wire   [29:0] p_cast315_fu_3823_p1;
wire   [29:0] empty_315_fu_3827_p2;
wire   [4:0] tmp_53_fu_3846_p3;
wire   [29:0] p_cast319_fu_3853_p1;
wire   [29:0] empty_319_fu_3857_p2;
wire   [4:0] tmp_54_fu_3876_p3;
wire   [29:0] p_cast323_fu_3883_p1;
wire   [29:0] empty_323_fu_3887_p2;
wire   [4:0] tmp_55_fu_3906_p3;
wire   [29:0] p_cast327_fu_3913_p1;
wire   [29:0] empty_327_fu_3917_p2;
wire   [4:0] tmp_56_fu_3936_p3;
wire   [29:0] p_cast331_fu_3943_p1;
wire   [29:0] empty_331_fu_3947_p2;
wire   [4:0] tmp_57_fu_3966_p3;
wire   [29:0] p_cast335_fu_3973_p1;
wire   [29:0] empty_335_fu_3977_p2;
wire   [4:0] tmp_58_fu_3996_p3;
wire   [29:0] p_cast339_fu_4003_p1;
wire   [29:0] empty_339_fu_4007_p2;
wire   [4:0] tmp_59_fu_4026_p3;
wire   [29:0] p_cast343_fu_4033_p1;
wire   [29:0] empty_343_fu_4037_p2;
wire   [4:0] tmp_60_fu_4056_p3;
wire   [29:0] p_cast347_fu_4063_p1;
wire   [29:0] empty_347_fu_4067_p2;
wire   [4:0] tmp_61_fu_4086_p3;
wire   [29:0] p_cast351_fu_4093_p1;
wire   [29:0] empty_351_fu_4097_p2;
wire   [4:0] tmp_62_fu_4116_p3;
wire   [29:0] p_cast355_fu_4123_p1;
wire   [29:0] empty_355_fu_4127_p2;
wire   [4:0] tmp_63_fu_4146_p3;
wire   [29:0] p_cast359_fu_4153_p1;
wire   [29:0] empty_359_fu_4157_p2;
reg   [77:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
wire    ap_ST_fsm_state2_blk;
wire    ap_ST_fsm_state3_blk;
wire    ap_ST_fsm_state4_blk;
reg    ap_ST_fsm_state5_blk;
reg    ap_ST_fsm_state6_blk;
reg    ap_ST_fsm_state7_blk;
reg    ap_ST_fsm_state8_blk;
reg    ap_ST_fsm_state9_blk;
reg    ap_ST_fsm_state10_blk;
reg    ap_ST_fsm_state11_blk;
reg    ap_ST_fsm_state12_blk;
reg    ap_ST_fsm_state13_blk;
reg    ap_ST_fsm_state14_blk;
reg    ap_ST_fsm_state15_blk;
reg    ap_ST_fsm_state16_blk;
reg    ap_ST_fsm_state17_blk;
reg    ap_ST_fsm_state18_blk;
reg    ap_ST_fsm_state19_blk;
reg    ap_ST_fsm_state20_blk;
reg    ap_ST_fsm_state21_blk;
reg    ap_ST_fsm_state22_blk;
reg    ap_ST_fsm_state23_blk;
reg    ap_ST_fsm_state24_blk;
reg    ap_ST_fsm_state25_blk;
reg    ap_ST_fsm_state26_blk;
reg    ap_ST_fsm_state27_blk;
reg    ap_ST_fsm_state28_blk;
reg    ap_ST_fsm_state29_blk;
reg    ap_ST_fsm_state30_blk;
reg    ap_ST_fsm_state31_blk;
reg    ap_ST_fsm_state32_blk;
reg    ap_ST_fsm_state33_blk;
reg    ap_ST_fsm_state34_blk;
reg    ap_ST_fsm_state35_blk;
reg    ap_ST_fsm_state36_blk;
reg    ap_ST_fsm_state37_blk;
reg    ap_ST_fsm_state38_blk;
reg    ap_ST_fsm_state39_blk;
reg    ap_ST_fsm_state40_blk;
reg    ap_ST_fsm_state41_blk;
reg    ap_ST_fsm_state42_blk;
reg    ap_ST_fsm_state43_blk;
reg    ap_ST_fsm_state44_blk;
reg    ap_ST_fsm_state45_blk;
reg    ap_ST_fsm_state46_blk;
reg    ap_ST_fsm_state47_blk;
reg    ap_ST_fsm_state48_blk;
reg    ap_ST_fsm_state49_blk;
reg    ap_ST_fsm_state50_blk;
reg    ap_ST_fsm_state51_blk;
reg    ap_ST_fsm_state52_blk;
reg    ap_ST_fsm_state53_blk;
reg    ap_ST_fsm_state54_blk;
reg    ap_ST_fsm_state55_blk;
reg    ap_ST_fsm_state56_blk;
reg    ap_ST_fsm_state57_blk;
reg    ap_ST_fsm_state58_blk;
reg    ap_ST_fsm_state59_blk;
reg    ap_ST_fsm_state60_blk;
reg    ap_ST_fsm_state61_blk;
reg    ap_ST_fsm_state62_blk;
reg    ap_ST_fsm_state63_blk;
reg    ap_ST_fsm_state64_blk;
reg    ap_ST_fsm_state65_blk;
reg    ap_ST_fsm_state66_blk;
reg    ap_ST_fsm_state67_blk;
reg    ap_ST_fsm_state68_blk;
reg    ap_ST_fsm_state69_blk;
reg    ap_ST_fsm_state70_blk;
reg    ap_ST_fsm_state71_blk;
reg    ap_ST_fsm_state72_blk;
reg    ap_ST_fsm_state73_blk;
reg    ap_ST_fsm_state74_blk;
reg    ap_ST_fsm_state75_blk;
reg    ap_ST_fsm_state76_blk;
wire    ap_ST_fsm_state77_blk;
reg    ap_ST_fsm_state78_blk;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 78'd1;
#0 grp_cnn_accelerator_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_41_3_fu_270_ap_start_reg = 1'b0;
#0 phi_mul7_fu_186 = 62'd0;
#0 phi_mul_fu_190 = 36'd0;
#0 to_fu_194 = 5'd0;
end

cnn_accelerator_cnn_accelerator_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_41_3 grp_cnn_accelerator_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_41_3_fu_270(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_cnn_accelerator_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_41_3_fu_270_ap_start),
    .ap_done(grp_cnn_accelerator_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_41_3_fu_270_ap_done),
    .ap_idle(grp_cnn_accelerator_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_41_3_fu_270_ap_idle),
    .ap_ready(grp_cnn_accelerator_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_41_3_fu_270_ap_ready),
    .m_axi_gmem_0_AWVALID(grp_cnn_accelerator_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_41_3_fu_270_m_axi_gmem_0_AWVALID),
    .m_axi_gmem_0_AWREADY(gmem_0_AWREADY),
    .m_axi_gmem_0_AWADDR(grp_cnn_accelerator_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_41_3_fu_270_m_axi_gmem_0_AWADDR),
    .m_axi_gmem_0_AWID(grp_cnn_accelerator_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_41_3_fu_270_m_axi_gmem_0_AWID),
    .m_axi_gmem_0_AWLEN(grp_cnn_accelerator_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_41_3_fu_270_m_axi_gmem_0_AWLEN),
    .m_axi_gmem_0_AWSIZE(grp_cnn_accelerator_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_41_3_fu_270_m_axi_gmem_0_AWSIZE),
    .m_axi_gmem_0_AWBURST(grp_cnn_accelerator_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_41_3_fu_270_m_axi_gmem_0_AWBURST),
    .m_axi_gmem_0_AWLOCK(grp_cnn_accelerator_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_41_3_fu_270_m_axi_gmem_0_AWLOCK),
    .m_axi_gmem_0_AWCACHE(grp_cnn_accelerator_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_41_3_fu_270_m_axi_gmem_0_AWCACHE),
    .m_axi_gmem_0_AWPROT(grp_cnn_accelerator_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_41_3_fu_270_m_axi_gmem_0_AWPROT),
    .m_axi_gmem_0_AWQOS(grp_cnn_accelerator_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_41_3_fu_270_m_axi_gmem_0_AWQOS),
    .m_axi_gmem_0_AWREGION(grp_cnn_accelerator_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_41_3_fu_270_m_axi_gmem_0_AWREGION),
    .m_axi_gmem_0_AWUSER(grp_cnn_accelerator_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_41_3_fu_270_m_axi_gmem_0_AWUSER),
    .m_axi_gmem_0_WVALID(grp_cnn_accelerator_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_41_3_fu_270_m_axi_gmem_0_WVALID),
    .m_axi_gmem_0_WREADY(gmem_0_WREADY),
    .m_axi_gmem_0_WDATA(grp_cnn_accelerator_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_41_3_fu_270_m_axi_gmem_0_WDATA),
    .m_axi_gmem_0_WSTRB(grp_cnn_accelerator_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_41_3_fu_270_m_axi_gmem_0_WSTRB),
    .m_axi_gmem_0_WLAST(grp_cnn_accelerator_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_41_3_fu_270_m_axi_gmem_0_WLAST),
    .m_axi_gmem_0_WID(grp_cnn_accelerator_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_41_3_fu_270_m_axi_gmem_0_WID),
    .m_axi_gmem_0_WUSER(grp_cnn_accelerator_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_41_3_fu_270_m_axi_gmem_0_WUSER),
    .m_axi_gmem_0_ARVALID(grp_cnn_accelerator_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_41_3_fu_270_m_axi_gmem_0_ARVALID),
    .m_axi_gmem_0_ARREADY(gmem_0_ARREADY),
    .m_axi_gmem_0_ARADDR(grp_cnn_accelerator_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_41_3_fu_270_m_axi_gmem_0_ARADDR),
    .m_axi_gmem_0_ARID(grp_cnn_accelerator_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_41_3_fu_270_m_axi_gmem_0_ARID),
    .m_axi_gmem_0_ARLEN(grp_cnn_accelerator_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_41_3_fu_270_m_axi_gmem_0_ARLEN),
    .m_axi_gmem_0_ARSIZE(grp_cnn_accelerator_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_41_3_fu_270_m_axi_gmem_0_ARSIZE),
    .m_axi_gmem_0_ARBURST(grp_cnn_accelerator_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_41_3_fu_270_m_axi_gmem_0_ARBURST),
    .m_axi_gmem_0_ARLOCK(grp_cnn_accelerator_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_41_3_fu_270_m_axi_gmem_0_ARLOCK),
    .m_axi_gmem_0_ARCACHE(grp_cnn_accelerator_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_41_3_fu_270_m_axi_gmem_0_ARCACHE),
    .m_axi_gmem_0_ARPROT(grp_cnn_accelerator_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_41_3_fu_270_m_axi_gmem_0_ARPROT),
    .m_axi_gmem_0_ARQOS(grp_cnn_accelerator_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_41_3_fu_270_m_axi_gmem_0_ARQOS),
    .m_axi_gmem_0_ARREGION(grp_cnn_accelerator_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_41_3_fu_270_m_axi_gmem_0_ARREGION),
    .m_axi_gmem_0_ARUSER(grp_cnn_accelerator_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_41_3_fu_270_m_axi_gmem_0_ARUSER),
    .m_axi_gmem_0_RVALID(gmem_0_RVALID),
    .m_axi_gmem_0_RREADY(grp_cnn_accelerator_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_41_3_fu_270_m_axi_gmem_0_RREADY),
    .m_axi_gmem_0_RDATA(gmem_0_RDATA),
    .m_axi_gmem_0_RLAST(1'b0),
    .m_axi_gmem_0_RID(1'd0),
    .m_axi_gmem_0_RFIFONUM(gmem_0_RFIFONUM),
    .m_axi_gmem_0_RUSER(1'd0),
    .m_axi_gmem_0_RRESP(2'd0),
    .m_axi_gmem_0_BVALID(gmem_0_BVALID),
    .m_axi_gmem_0_BREADY(grp_cnn_accelerator_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_41_3_fu_270_m_axi_gmem_0_BREADY),
    .m_axi_gmem_0_BRESP(2'd0),
    .m_axi_gmem_0_BID(1'd0),
    .m_axi_gmem_0_BUSER(1'd0),
    .precision(precision_read_reg_4194),
    .input_r(input_r_read_reg_4268),
    .sext_ln39_10(mul17_114_reg_4338),
    .sext_ln39_11(empty_reg_4343),
    .sext_ln39_12(mul17_3_reg_4348),
    .sext_ln39_13(empty_67_reg_4353),
    .sext_ln39_14(mul17_5_reg_4358),
    .sext_ln39_15(mul17_6_reg_4363),
    .sext_ln39_16(mul17_7_reg_4368),
    .sext_ln39_2(empty_70_reg_4373),
    .sext_ln39_3(mul17_1_1_reg_4378),
    .sext_ln39_4(mul17_1_2_reg_4383),
    .sext_ln39_5(mul17_1_3_reg_4388),
    .sext_ln39_6(mul17_1_4_reg_4393),
    .sext_ln39_7(mul17_1_5_reg_4398),
    .sext_ln39_8(mul17_1_6_reg_4403),
    .sext_ln39_9(mul17_1_7_reg_4408),
    .sext_ln39(W_read_reg_4199),
    .phi_mul7(phi_mul7_load_reg_4423),
    .output_r(output_r_read_reg_4228),
    .w8_cast(empty_77_reg_4586),
    .bh(bh_reg_4912),
    .empty_30(empty_205_reg_4933),
    .empty_31(empty_284_reg_5258),
    .empty_32(empty_285_reg_5279),
    .empty_33(empty_206_reg_4954),
    .bh_1(bh_1_reg_5594),
    .w8_15_cast(empty_81_reg_4602),
    .empty_34(empty_286_reg_5300),
    .empty_35(empty_207_reg_4975),
    .bh_2(bh_2_reg_5615),
    .w8_16_cast(empty_85_reg_4618),
    .empty_36(empty_287_reg_5321),
    .empty_37(empty_208_reg_4996),
    .bh_3(bh_3_reg_5658),
    .w8_17_cast(empty_89_reg_4634),
    .empty_38(empty_288_reg_5353),
    .empty_39(empty_209_reg_5028),
    .bh_4(bh_4_reg_5668),
    .w8_18_cast(empty_93_reg_4650),
    .empty_40(empty_289_reg_5363),
    .empty_41(empty_210_reg_5038),
    .bh_5(bh_5_reg_5678),
    .w8_19_cast(empty_97_reg_4677),
    .empty_42(empty_290_reg_5373),
    .empty_43(empty_211_reg_5048),
    .bh_6(bh_6_reg_5688),
    .w8_20_cast(empty_101_reg_4682),
    .empty_44(empty_291_reg_5394),
    .empty_45(empty_212_reg_5058),
    .bh_7(bh_7_reg_5698),
    .w8_21_cast(empty_105_reg_4736),
    .w8_22_cast(empty_109_reg_4763),
    .bh_8(bh_8_reg_5708),
    .empty_46(empty_213_reg_5079),
    .empty_47(empty_292_reg_5415),
    .empty_48(empty_293_reg_5436),
    .empty_49(empty_214_reg_5100),
    .bh_9(bh_9_reg_5718),
    .w8_23_cast(empty_113_reg_4779),
    .empty_50(empty_294_reg_5457),
    .empty_51(empty_215_reg_5121),
    .bh_15(bh_s_reg_5728),
    .w8_24_cast(empty_117_reg_4795),
    .empty_52(empty_295_reg_5478),
    .empty_53(empty_216_reg_5142),
    .bh_10(bh_10_reg_5738),
    .w8_25_cast(empty_121_reg_4811),
    .empty_54(empty_296_reg_5499),
    .empty_55(empty_217_reg_5163),
    .bh_11(bh_11_reg_5748),
    .w8_26_cast(empty_125_reg_4827),
    .empty_56(empty_297_reg_5520),
    .empty_57(empty_218_reg_5184),
    .bh_12(bh_12_reg_5758),
    .w8_27_cast(empty_129_reg_4843),
    .empty_58(empty_298_reg_5541),
    .empty_59(empty_219_reg_5205),
    .bh_13(bh_13_reg_5768),
    .w8_28_cast(empty_133_reg_4859),
    .empty_60(empty_299_reg_5557),
    .empty(empty_220_reg_5221),
    .bh_14(bh_14_reg_5773),
    .w8_29_cast(empty_137_reg_4875)
);

cnn_accelerator_control_s_axi #(
    .C_S_AXI_ADDR_WIDTH( C_S_AXI_CONTROL_ADDR_WIDTH ),
    .C_S_AXI_DATA_WIDTH( C_S_AXI_CONTROL_DATA_WIDTH ))
control_s_axi_U(
    .AWVALID(s_axi_control_AWVALID),
    .AWREADY(s_axi_control_AWREADY),
    .AWADDR(s_axi_control_AWADDR),
    .WVALID(s_axi_control_WVALID),
    .WREADY(s_axi_control_WREADY),
    .WDATA(s_axi_control_WDATA),
    .WSTRB(s_axi_control_WSTRB),
    .ARVALID(s_axi_control_ARVALID),
    .ARREADY(s_axi_control_ARREADY),
    .ARADDR(s_axi_control_ARADDR),
    .RVALID(s_axi_control_RVALID),
    .RREADY(s_axi_control_RREADY),
    .RDATA(s_axi_control_RDATA),
    .RRESP(s_axi_control_RRESP),
    .BVALID(s_axi_control_BVALID),
    .BREADY(s_axi_control_BREADY),
    .BRESP(s_axi_control_BRESP),
    .ACLK(ap_clk),
    .ARESET(ap_rst_n_inv),
    .ACLK_EN(1'b1),
    .input_r(input_r),
    .weights8(weights8),
    .weights6(weights6),
    .weights4(weights4),
    .weights2(weights2),
    .output_r(output_r),
    .Cin(Cin),
    .Cout(Cout),
    .H(H),
    .W(W),
    .precision(precision),
    .ap_start(ap_start),
    .interrupt(interrupt),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_idle(ap_idle)
);

cnn_accelerator_gmem_m_axi #(
    .CONSERVATIVE( 1 ),
    .USER_MAXREQS( 7 ),
    .MAX_READ_BURST_LENGTH( 16 ),
    .MAX_WRITE_BURST_LENGTH( 16 ),
    .C_M_AXI_ID_WIDTH( C_M_AXI_GMEM_ID_WIDTH ),
    .C_M_AXI_ADDR_WIDTH( C_M_AXI_GMEM_ADDR_WIDTH ),
    .C_M_AXI_DATA_WIDTH( C_M_AXI_GMEM_DATA_WIDTH ),
    .C_M_AXI_AWUSER_WIDTH( C_M_AXI_GMEM_AWUSER_WIDTH ),
    .C_M_AXI_ARUSER_WIDTH( C_M_AXI_GMEM_ARUSER_WIDTH ),
    .C_M_AXI_WUSER_WIDTH( C_M_AXI_GMEM_WUSER_WIDTH ),
    .C_M_AXI_RUSER_WIDTH( C_M_AXI_GMEM_RUSER_WIDTH ),
    .C_M_AXI_BUSER_WIDTH( C_M_AXI_GMEM_BUSER_WIDTH ),
    .C_USER_VALUE( C_M_AXI_GMEM_USER_VALUE ),
    .C_PROT_VALUE( C_M_AXI_GMEM_PROT_VALUE ),
    .C_CACHE_VALUE( C_M_AXI_GMEM_CACHE_VALUE ),
    .CH0_NUM_READ_OUTSTANDING( 16 ),
    .CH0_NUM_WRITE_OUTSTANDING( 16 ),
    .CH0_USER_RFIFONUM_WIDTH( 9 ),
    .CH0_USER_DW( 32 ),
    .CH0_USER_AW( 64 ),
    .NUM_READ_OUTSTANDING( 16 ),
    .NUM_WRITE_OUTSTANDING( 16 ))
gmem_m_axi_U(
    .AWVALID(m_axi_gmem_AWVALID),
    .AWREADY(m_axi_gmem_AWREADY),
    .AWADDR(m_axi_gmem_AWADDR),
    .AWID(m_axi_gmem_AWID),
    .AWLEN(m_axi_gmem_AWLEN),
    .AWSIZE(m_axi_gmem_AWSIZE),
    .AWBURST(m_axi_gmem_AWBURST),
    .AWLOCK(m_axi_gmem_AWLOCK),
    .AWCACHE(m_axi_gmem_AWCACHE),
    .AWPROT(m_axi_gmem_AWPROT),
    .AWQOS(m_axi_gmem_AWQOS),
    .AWREGION(m_axi_gmem_AWREGION),
    .AWUSER(m_axi_gmem_AWUSER),
    .WVALID(m_axi_gmem_WVALID),
    .WREADY(m_axi_gmem_WREADY),
    .WDATA(m_axi_gmem_WDATA),
    .WSTRB(m_axi_gmem_WSTRB),
    .WLAST(m_axi_gmem_WLAST),
    .WID(m_axi_gmem_WID),
    .WUSER(m_axi_gmem_WUSER),
    .ARVALID(m_axi_gmem_ARVALID),
    .ARREADY(m_axi_gmem_ARREADY),
    .ARADDR(m_axi_gmem_ARADDR),
    .ARID(m_axi_gmem_ARID),
    .ARLEN(m_axi_gmem_ARLEN),
    .ARSIZE(m_axi_gmem_ARSIZE),
    .ARBURST(m_axi_gmem_ARBURST),
    .ARLOCK(m_axi_gmem_ARLOCK),
    .ARCACHE(m_axi_gmem_ARCACHE),
    .ARPROT(m_axi_gmem_ARPROT),
    .ARQOS(m_axi_gmem_ARQOS),
    .ARREGION(m_axi_gmem_ARREGION),
    .ARUSER(m_axi_gmem_ARUSER),
    .RVALID(m_axi_gmem_RVALID),
    .RREADY(m_axi_gmem_RREADY),
    .RDATA(m_axi_gmem_RDATA),
    .RLAST(m_axi_gmem_RLAST),
    .RID(m_axi_gmem_RID),
    .RUSER(m_axi_gmem_RUSER),
    .RRESP(m_axi_gmem_RRESP),
    .BVALID(m_axi_gmem_BVALID),
    .BREADY(m_axi_gmem_BREADY),
    .BRESP(m_axi_gmem_BRESP),
    .BID(m_axi_gmem_BID),
    .BUSER(m_axi_gmem_BUSER),
    .ACLK(ap_clk),
    .ARESET(ap_rst_n_inv),
    .ACLK_EN(1'b1),
    .I_CH0_ARVALID(gmem_0_ARVALID),
    .I_CH0_ARREADY(gmem_0_ARREADY),
    .I_CH0_ARADDR(gmem_0_ARADDR),
    .I_CH0_ARLEN(gmem_0_ARLEN),
    .I_CH0_RVALID(gmem_0_RVALID),
    .I_CH0_RREADY(gmem_0_RREADY),
    .I_CH0_RDATA(gmem_0_RDATA),
    .I_CH0_RFIFONUM(gmem_0_RFIFONUM),
    .I_CH0_AWVALID(gmem_0_AWVALID),
    .I_CH0_AWREADY(gmem_0_AWREADY),
    .I_CH0_AWADDR(grp_cnn_accelerator_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_41_3_fu_270_m_axi_gmem_0_AWADDR),
    .I_CH0_AWLEN(grp_cnn_accelerator_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_41_3_fu_270_m_axi_gmem_0_AWLEN),
    .I_CH0_WVALID(gmem_0_WVALID),
    .I_CH0_WREADY(gmem_0_WREADY),
    .I_CH0_WDATA(grp_cnn_accelerator_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_41_3_fu_270_m_axi_gmem_0_WDATA),
    .I_CH0_WSTRB(grp_cnn_accelerator_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_41_3_fu_270_m_axi_gmem_0_WSTRB),
    .I_CH0_BVALID(gmem_0_BVALID),
    .I_CH0_BREADY(gmem_0_BREADY)
);

cnn_accelerator_mul_32s_32s_32_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
mul_32s_32s_32_2_1_U155(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(W_read_reg_4199),
    .din1(H_read_reg_4206),
    .ce(1'b1),
    .dout(grp_fu_360_p2)
);

cnn_accelerator_mul_32s_32s_32_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
mul_32s_32s_32_2_1_U156(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(tmp1_reg_4273),
    .din1(H_read_reg_4206),
    .ce(1'b1),
    .dout(grp_fu_364_p2)
);

cnn_accelerator_mul_32s_32s_32_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
mul_32s_32s_32_2_1_U157(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(tmp2_reg_4278),
    .din1(H_read_reg_4206),
    .ce(1'b1),
    .dout(grp_fu_368_p2)
);

cnn_accelerator_mul_32s_32s_32_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
mul_32s_32s_32_2_1_U158(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(tmp3_reg_4283),
    .din1(H_read_reg_4206),
    .ce(1'b1),
    .dout(grp_fu_372_p2)
);

cnn_accelerator_mul_32s_32s_32_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
mul_32s_32s_32_2_1_U159(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(tmp4_reg_4288),
    .din1(H_read_reg_4206),
    .ce(1'b1),
    .dout(grp_fu_376_p2)
);

cnn_accelerator_mul_32s_32s_32_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
mul_32s_32s_32_2_1_U160(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(tmp5_reg_4293),
    .din1(H_read_reg_4206),
    .ce(1'b1),
    .dout(grp_fu_380_p2)
);

cnn_accelerator_mul_32s_32s_32_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
mul_32s_32s_32_2_1_U161(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(tmp6_reg_4298),
    .din1(H_read_reg_4206),
    .ce(1'b1),
    .dout(grp_fu_384_p2)
);

cnn_accelerator_mul_32s_32s_32_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
mul_32s_32s_32_2_1_U162(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(tmp7_reg_4308),
    .din1(H_read_reg_4206),
    .ce(1'b1),
    .dout(grp_fu_388_p2)
);

cnn_accelerator_mul_32s_32s_32_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
mul_32s_32s_32_2_1_U163(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(p_sub437_reg_4303),
    .din1(H_read_reg_4206),
    .ce(1'b1),
    .dout(grp_fu_392_p2)
);

cnn_accelerator_mul_32s_32s_32_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
mul_32s_32s_32_2_1_U164(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(tmp9_reg_4313),
    .din1(H_read_reg_4206),
    .ce(1'b1),
    .dout(grp_fu_396_p2)
);

cnn_accelerator_mul_32s_32s_32_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
mul_32s_32s_32_2_1_U165(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(tmp10_reg_4318),
    .din1(H_read_reg_4206),
    .ce(1'b1),
    .dout(grp_fu_400_p2)
);

cnn_accelerator_mul_32s_32s_32_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
mul_32s_32s_32_2_1_U166(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(tmp11_reg_4323),
    .din1(H_read_reg_4206),
    .ce(1'b1),
    .dout(grp_fu_404_p2)
);

cnn_accelerator_mul_32s_32s_62_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 62 ))
mul_32s_32s_62_2_1_U167(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(W_read_reg_4199),
    .din1(H_read_reg_4206),
    .ce(1'b1),
    .dout(grp_fu_408_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_cnn_accelerator_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_41_3_fu_270_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state77)) begin
            grp_cnn_accelerator_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_41_3_fu_270_ap_start_reg <= 1'b1;
        end else if ((grp_cnn_accelerator_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_41_3_fu_270_ap_ready == 1'b1)) begin
            grp_cnn_accelerator_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_41_3_fu_270_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        phi_mul7_fu_186 <= 62'd0;
    end else if (((1'b1 == ap_CS_fsm_state4) & (icmp_ln39_fu_569_p2 == 1'd0))) begin
        phi_mul7_fu_186 <= add_ln39_1_fu_559_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        phi_mul_fu_190 <= 36'd0;
    end else if (((1'b1 == ap_CS_fsm_state4) & (icmp_ln39_fu_569_p2 == 1'd0))) begin
        phi_mul_fu_190 <= add_ln39_2_fu_564_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        to_fu_194 <= 5'd0;
    end else if (((1'b1 == ap_CS_fsm_state4) & (icmp_ln39_fu_569_p2 == 1'd0))) begin
        to_fu_194 <= add_ln39_fu_575_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        Cin_cast_reg_4413 <= Cin_cast_fu_547_p1;
        empty_67_reg_4353 <= empty_67_fu_535_p2;
        empty_70_reg_4373 <= empty_70_fu_541_p2;
        empty_reg_4343 <= empty_fu_529_p2;
        mul17_114_reg_4338 <= grp_fu_360_p2;
        mul17_1_1_reg_4378 <= grp_fu_380_p2;
        mul17_1_2_reg_4383 <= grp_fu_384_p2;
        mul17_1_3_reg_4388 <= grp_fu_388_p2;
        mul17_1_4_reg_4393 <= grp_fu_392_p2;
        mul17_1_5_reg_4398 <= grp_fu_396_p2;
        mul17_1_6_reg_4403 <= grp_fu_400_p2;
        mul17_1_7_reg_4408 <= grp_fu_404_p2;
        mul17_3_reg_4348 <= grp_fu_364_p2;
        mul17_5_reg_4358 <= grp_fu_368_p2;
        mul17_6_reg_4363 <= grp_fu_372_p2;
        mul17_7_reg_4368 <= grp_fu_376_p2;
        tmp12_reg_4418 <= grp_fu_408_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state1)) begin
        Cin_read_reg_4223 <= Cin;
        H_read_reg_4206 <= H;
        W_read_reg_4199 <= W;
        input_r_read_reg_4268 <= input_r;
        output_r_read_reg_4228 <= output_r;
        p_sub437_reg_4303 <= p_sub437_fu_476_p2;
        precision_read_reg_4194 <= precision;
        tmp10_reg_4318 <= tmp10_fu_494_p2;
        tmp11_reg_4323 <= tmp11_fu_500_p2;
        tmp1_reg_4273 <= tmp1_fu_422_p2;
        tmp2_reg_4278 <= tmp2_fu_428_p2;
        tmp3_reg_4283 <= tmp3_fu_446_p2;
        tmp4_reg_4288 <= tmp4_fu_452_p2;
        tmp5_reg_4293 <= tmp5_fu_458_p2;
        tmp6_reg_4298 <= tmp6_fu_464_p2;
        tmp7_reg_4308 <= tmp7_fu_482_p2;
        tmp9_reg_4313 <= tmp9_fu_488_p2;
        weights2_read_reg_4233 <= weights2;
        weights4_read_reg_4238 <= weights4;
        weights6_read_reg_4243 <= weights6;
        weights8_read_reg_4263 <= weights8;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state73)) begin
        bh_10_reg_5738 <= {{empty_343_fu_4037_p2[5:2]}};
        empty_345_reg_5733 <= empty_345_fu_4042_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state74)) begin
        bh_11_reg_5748 <= {{empty_347_fu_4067_p2[5:2]}};
        empty_349_reg_5743 <= empty_349_fu_4072_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state75)) begin
        bh_12_reg_5758 <= {{empty_351_fu_4097_p2[5:2]}};
        empty_353_reg_5753 <= empty_353_fu_4102_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state76)) begin
        bh_13_reg_5768 <= {{empty_355_fu_4127_p2[5:2]}};
        empty_357_reg_5763 <= empty_357_fu_4132_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state77)) begin
        bh_14_reg_5773 <= {{empty_359_fu_4157_p2[5:2]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state63)) begin
        bh_1_reg_5594 <= {{empty_303_fu_3547_p2[5:2]}};
        empty_305_reg_5578 <= empty_305_fu_3552_p1;
        empty_342_reg_5589 <= empty_342_fu_3590_p1;
        gmem_addr_59_reg_5583 <= p_cast341_cast_fu_3580_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state64)) begin
        bh_2_reg_5615 <= {{empty_307_fu_3615_p2[5:2]}};
        empty_309_reg_5599 <= empty_309_fu_3620_p1;
        empty_346_reg_5610 <= empty_346_fu_3658_p1;
        gmem_addr_60_reg_5604 <= p_cast345_cast_fu_3648_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state65)) begin
        bh_3_reg_5658 <= {{empty_311_fu_3683_p2[5:2]}};
        empty_313_reg_5620 <= empty_313_fu_3688_p1;
        empty_350_reg_5631 <= empty_350_fu_3726_p1;
        empty_354_reg_5642 <= empty_354_fu_3764_p1;
        empty_358_reg_5653 <= empty_358_fu_3802_p1;
        gmem_addr_61_reg_5625 <= p_cast349_cast_fu_3716_p1;
        gmem_addr_62_reg_5636 <= p_cast353_cast_fu_3754_p1;
        gmem_addr_63_reg_5647 <= p_cast357_cast_fu_3792_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state66)) begin
        bh_4_reg_5668 <= {{empty_315_fu_3827_p2[5:2]}};
        empty_317_reg_5663 <= empty_317_fu_3832_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state67)) begin
        bh_5_reg_5678 <= {{empty_319_fu_3857_p2[5:2]}};
        empty_321_reg_5673 <= empty_321_fu_3862_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state68)) begin
        bh_6_reg_5688 <= {{empty_323_fu_3887_p2[5:2]}};
        empty_325_reg_5683 <= empty_325_fu_3892_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state69)) begin
        bh_7_reg_5698 <= {{empty_327_fu_3917_p2[5:2]}};
        empty_329_reg_5693 <= empty_329_fu_3922_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state70)) begin
        bh_8_reg_5708 <= {{empty_331_fu_3947_p2[5:2]}};
        empty_333_reg_5703 <= empty_333_fu_3952_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state71)) begin
        bh_9_reg_5718 <= {{empty_335_fu_3977_p2[5:2]}};
        empty_337_reg_5713 <= empty_337_fu_3982_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state30)) begin
        bh_reg_4912 <= {{empty_141_fu_1731_p2[5:2]}};
        empty_142_reg_4896 <= empty_142_fu_1736_p1;
        empty_179_reg_4907 <= empty_179_fu_1765_p1;
        gmem_addr_26_reg_4901 <= p_cast199_cast_fu_1755_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state72)) begin
        bh_s_reg_5728 <= {{empty_339_fu_4007_p2[5:2]}};
        empty_341_reg_5723 <= empty_341_fu_4012_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state20)) begin
        empty_101_reg_4682 <= empty_101_fu_1207_p1;
        empty_140_reg_4693 <= empty_140_fu_1235_p1;
        gmem_addr_16_reg_4687 <= p_cast168_cast_fu_1225_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        empty_103_reg_4559 <= empty_103_fu_828_p1;
        gmem_addr_7_reg_4553 <= p_cast141_cast_fu_818_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state21)) begin
        empty_105_reg_4736 <= empty_105_fu_1264_p1;
        empty_143_reg_4747 <= empty_143_fu_1288_p1;
        empty_222_reg_4758 <= empty_222_fu_1312_p1;
        empty_72_reg_4698 <= empty_72_fu_1239_p2;
        empty_73_reg_4717 <= empty_73_fu_1243_p2;
        gmem_addr_17_reg_4741 <= p_cast172_cast_fu_1278_p1;
        gmem_addr_33_reg_4752 <= p_cast236_cast_fu_1302_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        empty_107_reg_4570 <= empty_107_fu_857_p1;
        gmem_addr_8_reg_4564 <= p_cast144_cast_fu_847_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state22)) begin
        empty_109_reg_4763 <= empty_109_fu_1333_p1;
        empty_147_reg_4774 <= empty_147_fu_1362_p1;
        gmem_addr_18_reg_4768 <= p_cast175_cast_fu_1352_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        empty_111_reg_4581 <= empty_111_fu_886_p1;
        gmem_addr_9_reg_4575 <= p_cast147_cast_fu_876_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state23)) begin
        empty_113_reg_4779 <= empty_113_fu_1383_p1;
        empty_151_reg_4790 <= empty_151_fu_1412_p1;
        gmem_addr_19_reg_4784 <= p_cast178_cast_fu_1402_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        empty_115_reg_4597 <= empty_115_fu_936_p1;
        empty_77_reg_4586 <= empty_77_fu_907_p1;
        gmem_addr_10_reg_4591 <= p_cast150_cast_fu_926_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state24)) begin
        empty_117_reg_4795 <= empty_117_fu_1433_p1;
        empty_155_reg_4806 <= empty_155_fu_1462_p1;
        gmem_addr_20_reg_4800 <= p_cast181_cast_fu_1452_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        empty_119_reg_4613 <= empty_119_fu_986_p1;
        empty_81_reg_4602 <= empty_81_fu_957_p1;
        gmem_addr_11_reg_4607 <= p_cast153_cast_fu_976_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state25)) begin
        empty_121_reg_4811 <= empty_121_fu_1483_p1;
        empty_159_reg_4822 <= empty_159_fu_1512_p1;
        gmem_addr_21_reg_4816 <= p_cast184_cast_fu_1502_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        empty_123_reg_4629 <= empty_123_fu_1036_p1;
        empty_85_reg_4618 <= empty_85_fu_1007_p1;
        gmem_addr_12_reg_4623 <= p_cast156_cast_fu_1026_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state26)) begin
        empty_125_reg_4827 <= empty_125_fu_1533_p1;
        empty_163_reg_4838 <= empty_163_fu_1562_p1;
        gmem_addr_22_reg_4832 <= p_cast187_cast_fu_1552_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        empty_127_reg_4645 <= empty_127_fu_1086_p1;
        empty_89_reg_4634 <= empty_89_fu_1057_p1;
        gmem_addr_13_reg_4639 <= p_cast159_cast_fu_1076_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state27)) begin
        empty_129_reg_4843 <= empty_129_fu_1583_p1;
        empty_167_reg_4854 <= empty_167_fu_1612_p1;
        gmem_addr_23_reg_4848 <= p_cast190_cast_fu_1602_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state18)) begin
        empty_131_reg_4661 <= empty_131_fu_1136_p1;
        empty_135_reg_4672 <= empty_135_fu_1165_p1;
        empty_93_reg_4650 <= empty_93_fu_1107_p1;
        gmem_addr_14_reg_4655 <= p_cast162_cast_fu_1126_p1;
        gmem_addr_15_reg_4666 <= p_cast165_cast_fu_1155_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state28)) begin
        empty_133_reg_4859 <= empty_133_fu_1633_p1;
        empty_171_reg_4870 <= empty_171_fu_1662_p1;
        gmem_addr_24_reg_4864 <= p_cast193_cast_fu_1652_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state29)) begin
        empty_137_reg_4875 <= empty_137_fu_1683_p1;
        empty_139_reg_4880 <= empty_139_fu_1687_p1;
        empty_175_reg_4891 <= empty_175_fu_1716_p1;
        gmem_addr_25_reg_4885 <= p_cast196_cast_fu_1706_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state31)) begin
        empty_146_reg_4917 <= empty_146_fu_1795_p1;
        empty_183_reg_4928 <= empty_183_fu_1824_p1;
        empty_205_reg_4933 <= empty_205_fu_1828_p1;
        gmem_addr_27_reg_4922 <= p_cast202_cast_fu_1814_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state32)) begin
        empty_150_reg_4938 <= empty_150_fu_1848_p1;
        empty_187_reg_4949 <= empty_187_fu_1877_p1;
        empty_206_reg_4954 <= empty_206_fu_1881_p1;
        gmem_addr_28_reg_4943 <= p_cast205_cast_fu_1867_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state33)) begin
        empty_154_reg_4959 <= empty_154_fu_1901_p1;
        empty_191_reg_4970 <= empty_191_fu_1930_p1;
        empty_207_reg_4975 <= empty_207_fu_1934_p1;
        gmem_addr_29_reg_4964 <= p_cast208_cast_fu_1920_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state34)) begin
        empty_158_reg_4980 <= empty_158_fu_1954_p1;
        empty_195_reg_4991 <= empty_195_fu_1983_p1;
        empty_208_reg_4996 <= empty_208_fu_1987_p1;
        gmem_addr_30_reg_4985 <= p_cast211_cast_fu_1973_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state35)) begin
        empty_162_reg_5001 <= empty_162_fu_2007_p1;
        empty_199_reg_5012 <= empty_199_fu_2036_p1;
        empty_203_reg_5023 <= empty_203_fu_2065_p1;
        empty_209_reg_5028 <= empty_209_fu_2069_p1;
        gmem_addr_31_reg_5006 <= p_cast214_cast_fu_2026_p1;
        gmem_addr_32_reg_5017 <= p_cast217_cast_fu_2055_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state36)) begin
        empty_166_reg_5033 <= empty_166_fu_2089_p1;
        empty_210_reg_5038 <= empty_210_fu_2093_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state37)) begin
        empty_170_reg_5043 <= empty_170_fu_2113_p1;
        empty_211_reg_5048 <= empty_211_fu_2117_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state38)) begin
        empty_174_reg_5053 <= empty_174_fu_2137_p1;
        empty_212_reg_5058 <= empty_212_fu_2141_p1;
        empty_226_reg_5069 <= empty_226_fu_2170_p1;
        gmem_addr_34_reg_5063 <= p_cast239_cast_fu_2160_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state39)) begin
        empty_178_reg_5074 <= empty_178_fu_2190_p1;
        empty_213_reg_5079 <= empty_213_fu_2194_p1;
        empty_230_reg_5090 <= empty_230_fu_2223_p1;
        gmem_addr_35_reg_5084 <= p_cast242_cast_fu_2213_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state40)) begin
        empty_182_reg_5095 <= empty_182_fu_2243_p1;
        empty_214_reg_5100 <= empty_214_fu_2247_p1;
        empty_234_reg_5111 <= empty_234_fu_2276_p1;
        gmem_addr_36_reg_5105 <= p_cast245_cast_fu_2266_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state41)) begin
        empty_186_reg_5116 <= empty_186_fu_2296_p1;
        empty_215_reg_5121 <= empty_215_fu_2300_p1;
        empty_238_reg_5132 <= empty_238_fu_2329_p1;
        gmem_addr_37_reg_5126 <= p_cast248_cast_fu_2319_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state42)) begin
        empty_190_reg_5137 <= empty_190_fu_2349_p1;
        empty_216_reg_5142 <= empty_216_fu_2353_p1;
        empty_242_reg_5153 <= empty_242_fu_2382_p1;
        gmem_addr_38_reg_5147 <= p_cast251_cast_fu_2372_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state43)) begin
        empty_194_reg_5158 <= empty_194_fu_2402_p1;
        empty_217_reg_5163 <= empty_217_fu_2406_p1;
        empty_246_reg_5174 <= empty_246_fu_2435_p1;
        gmem_addr_39_reg_5168 <= p_cast254_cast_fu_2425_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state44)) begin
        empty_198_reg_5179 <= empty_198_fu_2455_p1;
        empty_218_reg_5184 <= empty_218_fu_2459_p1;
        empty_250_reg_5195 <= empty_250_fu_2488_p1;
        gmem_addr_40_reg_5189 <= p_cast257_cast_fu_2478_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state45)) begin
        empty_202_reg_5200 <= empty_202_fu_2508_p1;
        empty_219_reg_5205 <= empty_219_fu_2512_p1;
        empty_254_reg_5216 <= empty_254_fu_2541_p1;
        gmem_addr_41_reg_5210 <= p_cast260_cast_fu_2531_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state46)) begin
        empty_220_reg_5221 <= empty_220_fu_2561_p1;
        empty_221_reg_5226 <= empty_221_fu_2565_p1;
        empty_258_reg_5237 <= empty_258_fu_2594_p1;
        gmem_addr_42_reg_5231 <= p_cast263_cast_fu_2584_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state47)) begin
        empty_225_reg_5242 <= empty_225_fu_2614_p1;
        empty_262_reg_5253 <= empty_262_fu_2643_p1;
        empty_284_reg_5258 <= empty_284_fu_2647_p1;
        gmem_addr_43_reg_5247 <= p_cast266_cast_fu_2633_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state48)) begin
        empty_229_reg_5263 <= empty_229_fu_2667_p1;
        empty_266_reg_5274 <= empty_266_fu_2696_p1;
        empty_285_reg_5279 <= empty_285_fu_2700_p1;
        gmem_addr_44_reg_5268 <= p_cast269_cast_fu_2686_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state49)) begin
        empty_233_reg_5284 <= empty_233_fu_2720_p1;
        empty_270_reg_5295 <= empty_270_fu_2749_p1;
        empty_286_reg_5300 <= empty_286_fu_2753_p1;
        gmem_addr_45_reg_5289 <= p_cast272_cast_fu_2739_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state50)) begin
        empty_237_reg_5305 <= empty_237_fu_2773_p1;
        empty_274_reg_5316 <= empty_274_fu_2802_p1;
        empty_287_reg_5321 <= empty_287_fu_2806_p1;
        gmem_addr_46_reg_5310 <= p_cast275_cast_fu_2792_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state51)) begin
        empty_241_reg_5326 <= empty_241_fu_2826_p1;
        empty_278_reg_5337 <= empty_278_fu_2855_p1;
        empty_282_reg_5348 <= empty_282_fu_2884_p1;
        empty_288_reg_5353 <= empty_288_fu_2888_p1;
        gmem_addr_47_reg_5331 <= p_cast278_cast_fu_2845_p1;
        gmem_addr_48_reg_5342 <= p_cast281_cast_fu_2874_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state52)) begin
        empty_245_reg_5358 <= empty_245_fu_2908_p1;
        empty_289_reg_5363 <= empty_289_fu_2912_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state53)) begin
        empty_249_reg_5368 <= empty_249_fu_2932_p1;
        empty_290_reg_5373 <= empty_290_fu_2936_p1;
        empty_302_reg_5384 <= empty_302_fu_2974_p1;
        gmem_addr_49_reg_5378 <= p_cast301_cast_fu_2964_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state54)) begin
        empty_253_reg_5389 <= empty_253_fu_2994_p1;
        empty_291_reg_5394 <= empty_291_fu_2998_p1;
        empty_306_reg_5405 <= empty_306_fu_3036_p1;
        gmem_addr_50_reg_5399 <= p_cast305_cast_fu_3026_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state55)) begin
        empty_257_reg_5410 <= empty_257_fu_3056_p1;
        empty_292_reg_5415 <= empty_292_fu_3060_p1;
        empty_310_reg_5426 <= empty_310_fu_3098_p1;
        gmem_addr_51_reg_5420 <= p_cast309_cast_fu_3088_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state56)) begin
        empty_261_reg_5431 <= empty_261_fu_3118_p1;
        empty_293_reg_5436 <= empty_293_fu_3122_p1;
        empty_314_reg_5447 <= empty_314_fu_3160_p1;
        gmem_addr_52_reg_5441 <= p_cast313_cast_fu_3150_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state57)) begin
        empty_265_reg_5452 <= empty_265_fu_3180_p1;
        empty_294_reg_5457 <= empty_294_fu_3184_p1;
        empty_318_reg_5468 <= empty_318_fu_3222_p1;
        gmem_addr_53_reg_5462 <= p_cast317_cast_fu_3212_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state58)) begin
        empty_269_reg_5473 <= empty_269_fu_3242_p1;
        empty_295_reg_5478 <= empty_295_fu_3246_p1;
        empty_322_reg_5489 <= empty_322_fu_3284_p1;
        gmem_addr_54_reg_5483 <= p_cast321_cast_fu_3274_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state59)) begin
        empty_273_reg_5494 <= empty_273_fu_3304_p1;
        empty_296_reg_5499 <= empty_296_fu_3308_p1;
        empty_326_reg_5510 <= empty_326_fu_3346_p1;
        gmem_addr_55_reg_5504 <= p_cast325_cast_fu_3336_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state60)) begin
        empty_277_reg_5515 <= empty_277_fu_3366_p1;
        empty_297_reg_5520 <= empty_297_fu_3370_p1;
        empty_330_reg_5531 <= empty_330_fu_3408_p1;
        gmem_addr_56_reg_5525 <= p_cast329_cast_fu_3398_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state61)) begin
        empty_281_reg_5536 <= empty_281_fu_3428_p1;
        empty_298_reg_5541 <= empty_298_fu_3432_p1;
        empty_334_reg_5552 <= empty_334_fu_3470_p1;
        gmem_addr_57_reg_5546 <= p_cast333_cast_fu_3460_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state62)) begin
        empty_299_reg_5557 <= empty_299_fu_3490_p1;
        empty_301_reg_5562 <= empty_301_fu_3494_p1;
        empty_338_reg_5573 <= empty_338_fu_3532_p1;
        gmem_addr_58_reg_5567 <= p_cast337_cast_fu_3522_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        empty_74_reg_4457 <= empty_74_fu_585_p2;
        empty_75_reg_4482 <= empty_75_fu_610_p1;
        gmem_addr_reg_4476 <= p_cast_cast_fu_600_p1;
        p_cast379_reg_4450 <= p_cast379_fu_581_p1;
        phi_mul7_load_reg_4423 <= phi_mul7_fu_186;
        phi_mul_load_reg_4428 <= phi_mul_fu_190;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        empty_79_reg_4493 <= empty_79_fu_654_p1;
        gmem_addr_1_reg_4487 <= p_cast123_cast_fu_644_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        empty_83_reg_4504 <= empty_83_fu_683_p1;
        gmem_addr_2_reg_4498 <= p_cast126_cast_fu_673_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        empty_87_reg_4515 <= empty_87_fu_712_p1;
        gmem_addr_3_reg_4509 <= p_cast129_cast_fu_702_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        empty_91_reg_4526 <= empty_91_fu_741_p1;
        gmem_addr_4_reg_4520 <= p_cast132_cast_fu_731_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        empty_95_reg_4537 <= empty_95_fu_770_p1;
        gmem_addr_5_reg_4531 <= p_cast135_cast_fu_760_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state19)) begin
        empty_97_reg_4677 <= empty_97_fu_1186_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        empty_99_reg_4548 <= empty_99_fu_799_p1;
        gmem_addr_6_reg_4542 <= p_cast138_cast_fu_789_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((~((gmem_0_RVALID == 1'b0) | (gmem_0_ARREADY == 1'b0)) & (1'b1 == ap_CS_fsm_state28)) | (~((gmem_0_RVALID == 1'b0) | (gmem_0_ARREADY == 1'b0)) & (1'b1 == ap_CS_fsm_state27)) | (~((gmem_0_RVALID == 1'b0) | (gmem_0_ARREADY == 1'b0)) & (1'b1 == ap_CS_fsm_state26)) | (~((gmem_0_RVALID == 1'b0) | (gmem_0_ARREADY == 1'b0)) & (1'b1 == ap_CS_fsm_state25)) | (~((gmem_0_RVALID == 1'b0) | (gmem_0_ARREADY == 1'b0)) & (1'b1 == ap_CS_fsm_state24)) | (~((gmem_0_RVALID == 1'b0) | (gmem_0_ARREADY == 1'b0)) & (1'b1 == ap_CS_fsm_state23)) | (~((gmem_0_RVALID == 1'b0) | (gmem_0_ARREADY == 1'b0)) & (1'b1 == ap_CS_fsm_state22)) | (~((gmem_0_RVALID == 1'b0) | (gmem_0_ARREADY == 1'b0)) & (1'b1 == ap_CS_fsm_state21)) | (~((gmem_0_RVALID == 1'b0) | (gmem_0_ARREADY == 1'b0)) & (1'b1 == ap_CS_fsm_state20)) | (~((gmem_0_RVALID == 1'b0) | (gmem_0_ARREADY == 1'b0)) & (1'b1 == ap_CS_fsm_state19)) | (~((gmem_0_RVALID == 1'b0) | (gmem_0_ARREADY == 1'b0)) & (1'b1 == ap_CS_fsm_state18)) | (~((gmem_0_RVALID == 1'b0) | (gmem_0_ARREADY == 1'b0)) & 
    (1'b1 == ap_CS_fsm_state17)) | (~((gmem_0_RVALID == 1'b0) | (gmem_0_ARREADY == 1'b0)) & (1'b1 == ap_CS_fsm_state16)) | (~((gmem_0_RVALID == 1'b0) | (gmem_0_ARREADY == 1'b0)) & (1'b1 == ap_CS_fsm_state15)) | (~((gmem_0_RVALID == 1'b0) | (gmem_0_ARREADY == 1'b0)) & (1'b1 == ap_CS_fsm_state14)) | (~((gmem_0_RVALID == 1'b0) | (gmem_0_ARREADY == 1'b0)) & (1'b1 == ap_CS_fsm_state13)))) begin
        reg_412 <= gmem_0_RDATA;
    end
end

always @ (*) begin
    if ((gmem_0_ARREADY == 1'b0)) begin
        ap_ST_fsm_state10_blk = 1'b1;
    end else begin
        ap_ST_fsm_state10_blk = 1'b0;
    end
end

always @ (*) begin
    if ((gmem_0_ARREADY == 1'b0)) begin
        ap_ST_fsm_state11_blk = 1'b1;
    end else begin
        ap_ST_fsm_state11_blk = 1'b0;
    end
end

always @ (*) begin
    if ((gmem_0_ARREADY == 1'b0)) begin
        ap_ST_fsm_state12_blk = 1'b1;
    end else begin
        ap_ST_fsm_state12_blk = 1'b0;
    end
end

always @ (*) begin
    if (((gmem_0_RVALID == 1'b0) | (gmem_0_ARREADY == 1'b0))) begin
        ap_ST_fsm_state13_blk = 1'b1;
    end else begin
        ap_ST_fsm_state13_blk = 1'b0;
    end
end

always @ (*) begin
    if (((gmem_0_RVALID == 1'b0) | (gmem_0_ARREADY == 1'b0))) begin
        ap_ST_fsm_state14_blk = 1'b1;
    end else begin
        ap_ST_fsm_state14_blk = 1'b0;
    end
end

always @ (*) begin
    if (((gmem_0_RVALID == 1'b0) | (gmem_0_ARREADY == 1'b0))) begin
        ap_ST_fsm_state15_blk = 1'b1;
    end else begin
        ap_ST_fsm_state15_blk = 1'b0;
    end
end

always @ (*) begin
    if (((gmem_0_RVALID == 1'b0) | (gmem_0_ARREADY == 1'b0))) begin
        ap_ST_fsm_state16_blk = 1'b1;
    end else begin
        ap_ST_fsm_state16_blk = 1'b0;
    end
end

always @ (*) begin
    if (((gmem_0_RVALID == 1'b0) | (gmem_0_ARREADY == 1'b0))) begin
        ap_ST_fsm_state17_blk = 1'b1;
    end else begin
        ap_ST_fsm_state17_blk = 1'b0;
    end
end

always @ (*) begin
    if (((gmem_0_RVALID == 1'b0) | (gmem_0_ARREADY == 1'b0))) begin
        ap_ST_fsm_state18_blk = 1'b1;
    end else begin
        ap_ST_fsm_state18_blk = 1'b0;
    end
end

always @ (*) begin
    if (((gmem_0_RVALID == 1'b0) | (gmem_0_ARREADY == 1'b0))) begin
        ap_ST_fsm_state19_blk = 1'b1;
    end else begin
        ap_ST_fsm_state19_blk = 1'b0;
    end
end

always @ (*) begin
    if ((ap_start == 1'b0)) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

always @ (*) begin
    if (((gmem_0_RVALID == 1'b0) | (gmem_0_ARREADY == 1'b0))) begin
        ap_ST_fsm_state20_blk = 1'b1;
    end else begin
        ap_ST_fsm_state20_blk = 1'b0;
    end
end

always @ (*) begin
    if (((gmem_0_RVALID == 1'b0) | (gmem_0_ARREADY == 1'b0))) begin
        ap_ST_fsm_state21_blk = 1'b1;
    end else begin
        ap_ST_fsm_state21_blk = 1'b0;
    end
end

always @ (*) begin
    if (((gmem_0_RVALID == 1'b0) | (gmem_0_ARREADY == 1'b0))) begin
        ap_ST_fsm_state22_blk = 1'b1;
    end else begin
        ap_ST_fsm_state22_blk = 1'b0;
    end
end

always @ (*) begin
    if (((gmem_0_RVALID == 1'b0) | (gmem_0_ARREADY == 1'b0))) begin
        ap_ST_fsm_state23_blk = 1'b1;
    end else begin
        ap_ST_fsm_state23_blk = 1'b0;
    end
end

always @ (*) begin
    if (((gmem_0_RVALID == 1'b0) | (gmem_0_ARREADY == 1'b0))) begin
        ap_ST_fsm_state24_blk = 1'b1;
    end else begin
        ap_ST_fsm_state24_blk = 1'b0;
    end
end

always @ (*) begin
    if (((gmem_0_RVALID == 1'b0) | (gmem_0_ARREADY == 1'b0))) begin
        ap_ST_fsm_state25_blk = 1'b1;
    end else begin
        ap_ST_fsm_state25_blk = 1'b0;
    end
end

always @ (*) begin
    if (((gmem_0_RVALID == 1'b0) | (gmem_0_ARREADY == 1'b0))) begin
        ap_ST_fsm_state26_blk = 1'b1;
    end else begin
        ap_ST_fsm_state26_blk = 1'b0;
    end
end

always @ (*) begin
    if (((gmem_0_RVALID == 1'b0) | (gmem_0_ARREADY == 1'b0))) begin
        ap_ST_fsm_state27_blk = 1'b1;
    end else begin
        ap_ST_fsm_state27_blk = 1'b0;
    end
end

always @ (*) begin
    if (((gmem_0_RVALID == 1'b0) | (gmem_0_ARREADY == 1'b0))) begin
        ap_ST_fsm_state28_blk = 1'b1;
    end else begin
        ap_ST_fsm_state28_blk = 1'b0;
    end
end

always @ (*) begin
    if (((gmem_0_RVALID == 1'b0) | (gmem_0_ARREADY == 1'b0))) begin
        ap_ST_fsm_state29_blk = 1'b1;
    end else begin
        ap_ST_fsm_state29_blk = 1'b0;
    end
end

assign ap_ST_fsm_state2_blk = 1'b0;

always @ (*) begin
    if (((gmem_0_RVALID == 1'b0) | (gmem_0_ARREADY == 1'b0))) begin
        ap_ST_fsm_state30_blk = 1'b1;
    end else begin
        ap_ST_fsm_state30_blk = 1'b0;
    end
end

always @ (*) begin
    if (((gmem_0_RVALID == 1'b0) | (gmem_0_ARREADY == 1'b0))) begin
        ap_ST_fsm_state31_blk = 1'b1;
    end else begin
        ap_ST_fsm_state31_blk = 1'b0;
    end
end

always @ (*) begin
    if (((gmem_0_RVALID == 1'b0) | (gmem_0_ARREADY == 1'b0))) begin
        ap_ST_fsm_state32_blk = 1'b1;
    end else begin
        ap_ST_fsm_state32_blk = 1'b0;
    end
end

always @ (*) begin
    if (((gmem_0_RVALID == 1'b0) | (gmem_0_ARREADY == 1'b0))) begin
        ap_ST_fsm_state33_blk = 1'b1;
    end else begin
        ap_ST_fsm_state33_blk = 1'b0;
    end
end

always @ (*) begin
    if (((gmem_0_RVALID == 1'b0) | (gmem_0_ARREADY == 1'b0))) begin
        ap_ST_fsm_state34_blk = 1'b1;
    end else begin
        ap_ST_fsm_state34_blk = 1'b0;
    end
end

always @ (*) begin
    if (((gmem_0_RVALID == 1'b0) | (gmem_0_ARREADY == 1'b0))) begin
        ap_ST_fsm_state35_blk = 1'b1;
    end else begin
        ap_ST_fsm_state35_blk = 1'b0;
    end
end

always @ (*) begin
    if (((gmem_0_RVALID == 1'b0) | (gmem_0_ARREADY == 1'b0))) begin
        ap_ST_fsm_state36_blk = 1'b1;
    end else begin
        ap_ST_fsm_state36_blk = 1'b0;
    end
end

always @ (*) begin
    if (((gmem_0_RVALID == 1'b0) | (gmem_0_ARREADY == 1'b0))) begin
        ap_ST_fsm_state37_blk = 1'b1;
    end else begin
        ap_ST_fsm_state37_blk = 1'b0;
    end
end

always @ (*) begin
    if (((gmem_0_RVALID == 1'b0) | (gmem_0_ARREADY == 1'b0))) begin
        ap_ST_fsm_state38_blk = 1'b1;
    end else begin
        ap_ST_fsm_state38_blk = 1'b0;
    end
end

always @ (*) begin
    if (((gmem_0_RVALID == 1'b0) | (gmem_0_ARREADY == 1'b0))) begin
        ap_ST_fsm_state39_blk = 1'b1;
    end else begin
        ap_ST_fsm_state39_blk = 1'b0;
    end
end

assign ap_ST_fsm_state3_blk = 1'b0;

always @ (*) begin
    if (((gmem_0_RVALID == 1'b0) | (gmem_0_ARREADY == 1'b0))) begin
        ap_ST_fsm_state40_blk = 1'b1;
    end else begin
        ap_ST_fsm_state40_blk = 1'b0;
    end
end

always @ (*) begin
    if (((gmem_0_RVALID == 1'b0) | (gmem_0_ARREADY == 1'b0))) begin
        ap_ST_fsm_state41_blk = 1'b1;
    end else begin
        ap_ST_fsm_state41_blk = 1'b0;
    end
end

always @ (*) begin
    if (((gmem_0_RVALID == 1'b0) | (gmem_0_ARREADY == 1'b0))) begin
        ap_ST_fsm_state42_blk = 1'b1;
    end else begin
        ap_ST_fsm_state42_blk = 1'b0;
    end
end

always @ (*) begin
    if (((gmem_0_RVALID == 1'b0) | (gmem_0_ARREADY == 1'b0))) begin
        ap_ST_fsm_state43_blk = 1'b1;
    end else begin
        ap_ST_fsm_state43_blk = 1'b0;
    end
end

always @ (*) begin
    if (((gmem_0_RVALID == 1'b0) | (gmem_0_ARREADY == 1'b0))) begin
        ap_ST_fsm_state44_blk = 1'b1;
    end else begin
        ap_ST_fsm_state44_blk = 1'b0;
    end
end

always @ (*) begin
    if (((gmem_0_RVALID == 1'b0) | (gmem_0_ARREADY == 1'b0))) begin
        ap_ST_fsm_state45_blk = 1'b1;
    end else begin
        ap_ST_fsm_state45_blk = 1'b0;
    end
end

always @ (*) begin
    if (((gmem_0_RVALID == 1'b0) | (gmem_0_ARREADY == 1'b0))) begin
        ap_ST_fsm_state46_blk = 1'b1;
    end else begin
        ap_ST_fsm_state46_blk = 1'b0;
    end
end

always @ (*) begin
    if (((gmem_0_RVALID == 1'b0) | (gmem_0_ARREADY == 1'b0))) begin
        ap_ST_fsm_state47_blk = 1'b1;
    end else begin
        ap_ST_fsm_state47_blk = 1'b0;
    end
end

always @ (*) begin
    if (((gmem_0_RVALID == 1'b0) | (gmem_0_ARREADY == 1'b0))) begin
        ap_ST_fsm_state48_blk = 1'b1;
    end else begin
        ap_ST_fsm_state48_blk = 1'b0;
    end
end

always @ (*) begin
    if (((gmem_0_RVALID == 1'b0) | (gmem_0_ARREADY == 1'b0))) begin
        ap_ST_fsm_state49_blk = 1'b1;
    end else begin
        ap_ST_fsm_state49_blk = 1'b0;
    end
end

assign ap_ST_fsm_state4_blk = 1'b0;

always @ (*) begin
    if (((gmem_0_RVALID == 1'b0) | (gmem_0_ARREADY == 1'b0))) begin
        ap_ST_fsm_state50_blk = 1'b1;
    end else begin
        ap_ST_fsm_state50_blk = 1'b0;
    end
end

always @ (*) begin
    if (((gmem_0_RVALID == 1'b0) | (gmem_0_ARREADY == 1'b0))) begin
        ap_ST_fsm_state51_blk = 1'b1;
    end else begin
        ap_ST_fsm_state51_blk = 1'b0;
    end
end

always @ (*) begin
    if (((gmem_0_RVALID == 1'b0) | (gmem_0_ARREADY == 1'b0))) begin
        ap_ST_fsm_state52_blk = 1'b1;
    end else begin
        ap_ST_fsm_state52_blk = 1'b0;
    end
end

always @ (*) begin
    if (((gmem_0_RVALID == 1'b0) | (gmem_0_ARREADY == 1'b0))) begin
        ap_ST_fsm_state53_blk = 1'b1;
    end else begin
        ap_ST_fsm_state53_blk = 1'b0;
    end
end

always @ (*) begin
    if (((gmem_0_RVALID == 1'b0) | (gmem_0_ARREADY == 1'b0))) begin
        ap_ST_fsm_state54_blk = 1'b1;
    end else begin
        ap_ST_fsm_state54_blk = 1'b0;
    end
end

always @ (*) begin
    if (((gmem_0_RVALID == 1'b0) | (gmem_0_ARREADY == 1'b0))) begin
        ap_ST_fsm_state55_blk = 1'b1;
    end else begin
        ap_ST_fsm_state55_blk = 1'b0;
    end
end

always @ (*) begin
    if (((gmem_0_RVALID == 1'b0) | (gmem_0_ARREADY == 1'b0))) begin
        ap_ST_fsm_state56_blk = 1'b1;
    end else begin
        ap_ST_fsm_state56_blk = 1'b0;
    end
end

always @ (*) begin
    if (((gmem_0_RVALID == 1'b0) | (gmem_0_ARREADY == 1'b0))) begin
        ap_ST_fsm_state57_blk = 1'b1;
    end else begin
        ap_ST_fsm_state57_blk = 1'b0;
    end
end

always @ (*) begin
    if (((gmem_0_RVALID == 1'b0) | (gmem_0_ARREADY == 1'b0))) begin
        ap_ST_fsm_state58_blk = 1'b1;
    end else begin
        ap_ST_fsm_state58_blk = 1'b0;
    end
end

always @ (*) begin
    if (((gmem_0_RVALID == 1'b0) | (gmem_0_ARREADY == 1'b0))) begin
        ap_ST_fsm_state59_blk = 1'b1;
    end else begin
        ap_ST_fsm_state59_blk = 1'b0;
    end
end

always @ (*) begin
    if ((gmem_0_ARREADY == 1'b0)) begin
        ap_ST_fsm_state5_blk = 1'b1;
    end else begin
        ap_ST_fsm_state5_blk = 1'b0;
    end
end

always @ (*) begin
    if (((gmem_0_RVALID == 1'b0) | (gmem_0_ARREADY == 1'b0))) begin
        ap_ST_fsm_state60_blk = 1'b1;
    end else begin
        ap_ST_fsm_state60_blk = 1'b0;
    end
end

always @ (*) begin
    if (((gmem_0_RVALID == 1'b0) | (gmem_0_ARREADY == 1'b0))) begin
        ap_ST_fsm_state61_blk = 1'b1;
    end else begin
        ap_ST_fsm_state61_blk = 1'b0;
    end
end

always @ (*) begin
    if (((gmem_0_RVALID == 1'b0) | (gmem_0_ARREADY == 1'b0))) begin
        ap_ST_fsm_state62_blk = 1'b1;
    end else begin
        ap_ST_fsm_state62_blk = 1'b0;
    end
end

always @ (*) begin
    if (((gmem_0_RVALID == 1'b0) | (gmem_0_ARREADY == 1'b0))) begin
        ap_ST_fsm_state63_blk = 1'b1;
    end else begin
        ap_ST_fsm_state63_blk = 1'b0;
    end
end

always @ (*) begin
    if (((gmem_0_RVALID == 1'b0) | (gmem_0_ARREADY == 1'b0))) begin
        ap_ST_fsm_state64_blk = 1'b1;
    end else begin
        ap_ST_fsm_state64_blk = 1'b0;
    end
end

always @ (*) begin
    if (((gmem_0_RVALID == 1'b0) | (gmem_0_ARREADY == 1'b0))) begin
        ap_ST_fsm_state65_blk = 1'b1;
    end else begin
        ap_ST_fsm_state65_blk = 1'b0;
    end
end

always @ (*) begin
    if (((gmem_0_RVALID == 1'b0) | (gmem_0_ARREADY == 1'b0))) begin
        ap_ST_fsm_state66_blk = 1'b1;
    end else begin
        ap_ST_fsm_state66_blk = 1'b0;
    end
end

always @ (*) begin
    if (((gmem_0_RVALID == 1'b0) | (gmem_0_ARREADY == 1'b0))) begin
        ap_ST_fsm_state67_blk = 1'b1;
    end else begin
        ap_ST_fsm_state67_blk = 1'b0;
    end
end

always @ (*) begin
    if (((gmem_0_RVALID == 1'b0) | (gmem_0_ARREADY == 1'b0))) begin
        ap_ST_fsm_state68_blk = 1'b1;
    end else begin
        ap_ST_fsm_state68_blk = 1'b0;
    end
end

always @ (*) begin
    if ((gmem_0_RVALID == 1'b0)) begin
        ap_ST_fsm_state69_blk = 1'b1;
    end else begin
        ap_ST_fsm_state69_blk = 1'b0;
    end
end

always @ (*) begin
    if ((gmem_0_ARREADY == 1'b0)) begin
        ap_ST_fsm_state6_blk = 1'b1;
    end else begin
        ap_ST_fsm_state6_blk = 1'b0;
    end
end

always @ (*) begin
    if ((gmem_0_RVALID == 1'b0)) begin
        ap_ST_fsm_state70_blk = 1'b1;
    end else begin
        ap_ST_fsm_state70_blk = 1'b0;
    end
end

always @ (*) begin
    if ((gmem_0_RVALID == 1'b0)) begin
        ap_ST_fsm_state71_blk = 1'b1;
    end else begin
        ap_ST_fsm_state71_blk = 1'b0;
    end
end

always @ (*) begin
    if ((gmem_0_RVALID == 1'b0)) begin
        ap_ST_fsm_state72_blk = 1'b1;
    end else begin
        ap_ST_fsm_state72_blk = 1'b0;
    end
end

always @ (*) begin
    if ((gmem_0_RVALID == 1'b0)) begin
        ap_ST_fsm_state73_blk = 1'b1;
    end else begin
        ap_ST_fsm_state73_blk = 1'b0;
    end
end

always @ (*) begin
    if ((gmem_0_RVALID == 1'b0)) begin
        ap_ST_fsm_state74_blk = 1'b1;
    end else begin
        ap_ST_fsm_state74_blk = 1'b0;
    end
end

always @ (*) begin
    if ((gmem_0_RVALID == 1'b0)) begin
        ap_ST_fsm_state75_blk = 1'b1;
    end else begin
        ap_ST_fsm_state75_blk = 1'b0;
    end
end

always @ (*) begin
    if ((gmem_0_RVALID == 1'b0)) begin
        ap_ST_fsm_state76_blk = 1'b1;
    end else begin
        ap_ST_fsm_state76_blk = 1'b0;
    end
end

assign ap_ST_fsm_state77_blk = 1'b0;

always @ (*) begin
    if ((grp_cnn_accelerator_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_41_3_fu_270_ap_done == 1'b0)) begin
        ap_ST_fsm_state78_blk = 1'b1;
    end else begin
        ap_ST_fsm_state78_blk = 1'b0;
    end
end

always @ (*) begin
    if ((gmem_0_ARREADY == 1'b0)) begin
        ap_ST_fsm_state7_blk = 1'b1;
    end else begin
        ap_ST_fsm_state7_blk = 1'b0;
    end
end

always @ (*) begin
    if ((gmem_0_ARREADY == 1'b0)) begin
        ap_ST_fsm_state8_blk = 1'b1;
    end else begin
        ap_ST_fsm_state8_blk = 1'b0;
    end
end

always @ (*) begin
    if ((gmem_0_ARREADY == 1'b0)) begin
        ap_ST_fsm_state9_blk = 1'b1;
    end else begin
        ap_ST_fsm_state9_blk = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state4) & (icmp_ln39_fu_569_p2 == 1'd1))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state4) & (icmp_ln39_fu_569_p2 == 1'd1))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((~((gmem_0_RVALID == 1'b0) | (gmem_0_ARREADY == 1'b0)) & (1'b1 == ap_CS_fsm_state68))) begin
        gmem_0_ARADDR = gmem_addr_63_reg_5647;
    end else if ((~((gmem_0_RVALID == 1'b0) | (gmem_0_ARREADY == 1'b0)) & (1'b1 == ap_CS_fsm_state67))) begin
        gmem_0_ARADDR = gmem_addr_62_reg_5636;
    end else if ((~((gmem_0_RVALID == 1'b0) | (gmem_0_ARREADY == 1'b0)) & (1'b1 == ap_CS_fsm_state66))) begin
        gmem_0_ARADDR = gmem_addr_61_reg_5625;
    end else if ((~((gmem_0_RVALID == 1'b0) | (gmem_0_ARREADY == 1'b0)) & (1'b1 == ap_CS_fsm_state65))) begin
        gmem_0_ARADDR = gmem_addr_60_reg_5604;
    end else if ((~((gmem_0_RVALID == 1'b0) | (gmem_0_ARREADY == 1'b0)) & (1'b1 == ap_CS_fsm_state64))) begin
        gmem_0_ARADDR = gmem_addr_59_reg_5583;
    end else if ((~((gmem_0_RVALID == 1'b0) | (gmem_0_ARREADY == 1'b0)) & (1'b1 == ap_CS_fsm_state63))) begin
        gmem_0_ARADDR = gmem_addr_58_reg_5567;
    end else if ((~((gmem_0_RVALID == 1'b0) | (gmem_0_ARREADY == 1'b0)) & (1'b1 == ap_CS_fsm_state62))) begin
        gmem_0_ARADDR = gmem_addr_57_reg_5546;
    end else if ((~((gmem_0_RVALID == 1'b0) | (gmem_0_ARREADY == 1'b0)) & (1'b1 == ap_CS_fsm_state61))) begin
        gmem_0_ARADDR = gmem_addr_56_reg_5525;
    end else if ((~((gmem_0_RVALID == 1'b0) | (gmem_0_ARREADY == 1'b0)) & (1'b1 == ap_CS_fsm_state60))) begin
        gmem_0_ARADDR = gmem_addr_55_reg_5504;
    end else if ((~((gmem_0_RVALID == 1'b0) | (gmem_0_ARREADY == 1'b0)) & (1'b1 == ap_CS_fsm_state59))) begin
        gmem_0_ARADDR = gmem_addr_54_reg_5483;
    end else if ((~((gmem_0_RVALID == 1'b0) | (gmem_0_ARREADY == 1'b0)) & (1'b1 == ap_CS_fsm_state58))) begin
        gmem_0_ARADDR = gmem_addr_53_reg_5462;
    end else if ((~((gmem_0_RVALID == 1'b0) | (gmem_0_ARREADY == 1'b0)) & (1'b1 == ap_CS_fsm_state57))) begin
        gmem_0_ARADDR = gmem_addr_52_reg_5441;
    end else if ((~((gmem_0_RVALID == 1'b0) | (gmem_0_ARREADY == 1'b0)) & (1'b1 == ap_CS_fsm_state56))) begin
        gmem_0_ARADDR = gmem_addr_51_reg_5420;
    end else if ((~((gmem_0_RVALID == 1'b0) | (gmem_0_ARREADY == 1'b0)) & (1'b1 == ap_CS_fsm_state55))) begin
        gmem_0_ARADDR = gmem_addr_50_reg_5399;
    end else if ((~((gmem_0_RVALID == 1'b0) | (gmem_0_ARREADY == 1'b0)) & (1'b1 == ap_CS_fsm_state54))) begin
        gmem_0_ARADDR = gmem_addr_49_reg_5378;
    end else if ((~((gmem_0_RVALID == 1'b0) | (gmem_0_ARREADY == 1'b0)) & (1'b1 == ap_CS_fsm_state53))) begin
        gmem_0_ARADDR = gmem_addr_48_reg_5342;
    end else if ((~((gmem_0_RVALID == 1'b0) | (gmem_0_ARREADY == 1'b0)) & (1'b1 == ap_CS_fsm_state52))) begin
        gmem_0_ARADDR = gmem_addr_47_reg_5331;
    end else if ((~((gmem_0_RVALID == 1'b0) | (gmem_0_ARREADY == 1'b0)) & (1'b1 == ap_CS_fsm_state51))) begin
        gmem_0_ARADDR = gmem_addr_46_reg_5310;
    end else if ((~((gmem_0_RVALID == 1'b0) | (gmem_0_ARREADY == 1'b0)) & (1'b1 == ap_CS_fsm_state50))) begin
        gmem_0_ARADDR = gmem_addr_45_reg_5289;
    end else if ((~((gmem_0_RVALID == 1'b0) | (gmem_0_ARREADY == 1'b0)) & (1'b1 == ap_CS_fsm_state49))) begin
        gmem_0_ARADDR = gmem_addr_44_reg_5268;
    end else if ((~((gmem_0_RVALID == 1'b0) | (gmem_0_ARREADY == 1'b0)) & (1'b1 == ap_CS_fsm_state48))) begin
        gmem_0_ARADDR = gmem_addr_43_reg_5247;
    end else if ((~((gmem_0_RVALID == 1'b0) | (gmem_0_ARREADY == 1'b0)) & (1'b1 == ap_CS_fsm_state47))) begin
        gmem_0_ARADDR = gmem_addr_42_reg_5231;
    end else if ((~((gmem_0_RVALID == 1'b0) | (gmem_0_ARREADY == 1'b0)) & (1'b1 == ap_CS_fsm_state46))) begin
        gmem_0_ARADDR = gmem_addr_41_reg_5210;
    end else if ((~((gmem_0_RVALID == 1'b0) | (gmem_0_ARREADY == 1'b0)) & (1'b1 == ap_CS_fsm_state45))) begin
        gmem_0_ARADDR = gmem_addr_40_reg_5189;
    end else if ((~((gmem_0_RVALID == 1'b0) | (gmem_0_ARREADY == 1'b0)) & (1'b1 == ap_CS_fsm_state44))) begin
        gmem_0_ARADDR = gmem_addr_39_reg_5168;
    end else if ((~((gmem_0_RVALID == 1'b0) | (gmem_0_ARREADY == 1'b0)) & (1'b1 == ap_CS_fsm_state43))) begin
        gmem_0_ARADDR = gmem_addr_38_reg_5147;
    end else if ((~((gmem_0_RVALID == 1'b0) | (gmem_0_ARREADY == 1'b0)) & (1'b1 == ap_CS_fsm_state42))) begin
        gmem_0_ARADDR = gmem_addr_37_reg_5126;
    end else if ((~((gmem_0_RVALID == 1'b0) | (gmem_0_ARREADY == 1'b0)) & (1'b1 == ap_CS_fsm_state41))) begin
        gmem_0_ARADDR = gmem_addr_36_reg_5105;
    end else if ((~((gmem_0_RVALID == 1'b0) | (gmem_0_ARREADY == 1'b0)) & (1'b1 == ap_CS_fsm_state40))) begin
        gmem_0_ARADDR = gmem_addr_35_reg_5084;
    end else if ((~((gmem_0_RVALID == 1'b0) | (gmem_0_ARREADY == 1'b0)) & (1'b1 == ap_CS_fsm_state39))) begin
        gmem_0_ARADDR = gmem_addr_34_reg_5063;
    end else if ((~((gmem_0_RVALID == 1'b0) | (gmem_0_ARREADY == 1'b0)) & (1'b1 == ap_CS_fsm_state38))) begin
        gmem_0_ARADDR = gmem_addr_33_reg_4752;
    end else if ((~((gmem_0_RVALID == 1'b0) | (gmem_0_ARREADY == 1'b0)) & (1'b1 == ap_CS_fsm_state37))) begin
        gmem_0_ARADDR = gmem_addr_32_reg_5017;
    end else if ((~((gmem_0_RVALID == 1'b0) | (gmem_0_ARREADY == 1'b0)) & (1'b1 == ap_CS_fsm_state36))) begin
        gmem_0_ARADDR = gmem_addr_31_reg_5006;
    end else if ((~((gmem_0_RVALID == 1'b0) | (gmem_0_ARREADY == 1'b0)) & (1'b1 == ap_CS_fsm_state35))) begin
        gmem_0_ARADDR = gmem_addr_30_reg_4985;
    end else if ((~((gmem_0_RVALID == 1'b0) | (gmem_0_ARREADY == 1'b0)) & (1'b1 == ap_CS_fsm_state34))) begin
        gmem_0_ARADDR = gmem_addr_29_reg_4964;
    end else if ((~((gmem_0_RVALID == 1'b0) | (gmem_0_ARREADY == 1'b0)) & (1'b1 == ap_CS_fsm_state33))) begin
        gmem_0_ARADDR = gmem_addr_28_reg_4943;
    end else if ((~((gmem_0_RVALID == 1'b0) | (gmem_0_ARREADY == 1'b0)) & (1'b1 == ap_CS_fsm_state32))) begin
        gmem_0_ARADDR = gmem_addr_27_reg_4922;
    end else if ((~((gmem_0_RVALID == 1'b0) | (gmem_0_ARREADY == 1'b0)) & (1'b1 == ap_CS_fsm_state31))) begin
        gmem_0_ARADDR = gmem_addr_26_reg_4901;
    end else if ((~((gmem_0_RVALID == 1'b0) | (gmem_0_ARREADY == 1'b0)) & (1'b1 == ap_CS_fsm_state30))) begin
        gmem_0_ARADDR = gmem_addr_25_reg_4885;
    end else if ((~((gmem_0_RVALID == 1'b0) | (gmem_0_ARREADY == 1'b0)) & (1'b1 == ap_CS_fsm_state29))) begin
        gmem_0_ARADDR = gmem_addr_24_reg_4864;
    end else if ((~((gmem_0_RVALID == 1'b0) | (gmem_0_ARREADY == 1'b0)) & (1'b1 == ap_CS_fsm_state28))) begin
        gmem_0_ARADDR = gmem_addr_23_reg_4848;
    end else if ((~((gmem_0_RVALID == 1'b0) | (gmem_0_ARREADY == 1'b0)) & (1'b1 == ap_CS_fsm_state27))) begin
        gmem_0_ARADDR = gmem_addr_22_reg_4832;
    end else if ((~((gmem_0_RVALID == 1'b0) | (gmem_0_ARREADY == 1'b0)) & (1'b1 == ap_CS_fsm_state26))) begin
        gmem_0_ARADDR = gmem_addr_21_reg_4816;
    end else if ((~((gmem_0_RVALID == 1'b0) | (gmem_0_ARREADY == 1'b0)) & (1'b1 == ap_CS_fsm_state25))) begin
        gmem_0_ARADDR = gmem_addr_20_reg_4800;
    end else if ((~((gmem_0_RVALID == 1'b0) | (gmem_0_ARREADY == 1'b0)) & (1'b1 == ap_CS_fsm_state24))) begin
        gmem_0_ARADDR = gmem_addr_19_reg_4784;
    end else if ((~((gmem_0_RVALID == 1'b0) | (gmem_0_ARREADY == 1'b0)) & (1'b1 == ap_CS_fsm_state23))) begin
        gmem_0_ARADDR = gmem_addr_18_reg_4768;
    end else if ((~((gmem_0_RVALID == 1'b0) | (gmem_0_ARREADY == 1'b0)) & (1'b1 == ap_CS_fsm_state22))) begin
        gmem_0_ARADDR = gmem_addr_17_reg_4741;
    end else if ((~((gmem_0_RVALID == 1'b0) | (gmem_0_ARREADY == 1'b0)) & (1'b1 == ap_CS_fsm_state21))) begin
        gmem_0_ARADDR = gmem_addr_16_reg_4687;
    end else if ((~((gmem_0_RVALID == 1'b0) | (gmem_0_ARREADY == 1'b0)) & (1'b1 == ap_CS_fsm_state20))) begin
        gmem_0_ARADDR = gmem_addr_15_reg_4666;
    end else if ((~((gmem_0_RVALID == 1'b0) | (gmem_0_ARREADY == 1'b0)) & (1'b1 == ap_CS_fsm_state19))) begin
        gmem_0_ARADDR = gmem_addr_14_reg_4655;
    end else if ((~((gmem_0_RVALID == 1'b0) | (gmem_0_ARREADY == 1'b0)) & (1'b1 == ap_CS_fsm_state18))) begin
        gmem_0_ARADDR = gmem_addr_13_reg_4639;
    end else if ((~((gmem_0_RVALID == 1'b0) | (gmem_0_ARREADY == 1'b0)) & (1'b1 == ap_CS_fsm_state17))) begin
        gmem_0_ARADDR = gmem_addr_12_reg_4623;
    end else if ((~((gmem_0_RVALID == 1'b0) | (gmem_0_ARREADY == 1'b0)) & (1'b1 == ap_CS_fsm_state16))) begin
        gmem_0_ARADDR = gmem_addr_11_reg_4607;
    end else if ((~((gmem_0_RVALID == 1'b0) | (gmem_0_ARREADY == 1'b0)) & (1'b1 == ap_CS_fsm_state15))) begin
        gmem_0_ARADDR = gmem_addr_10_reg_4591;
    end else if ((~((gmem_0_RVALID == 1'b0) | (gmem_0_ARREADY == 1'b0)) & (1'b1 == ap_CS_fsm_state14))) begin
        gmem_0_ARADDR = gmem_addr_9_reg_4575;
    end else if ((~((gmem_0_RVALID == 1'b0) | (gmem_0_ARREADY == 1'b0)) & (1'b1 == ap_CS_fsm_state13))) begin
        gmem_0_ARADDR = gmem_addr_8_reg_4564;
    end else if (((gmem_0_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        gmem_0_ARADDR = gmem_addr_7_reg_4553;
    end else if (((gmem_0_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state11))) begin
        gmem_0_ARADDR = gmem_addr_6_reg_4542;
    end else if (((gmem_0_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state10))) begin
        gmem_0_ARADDR = gmem_addr_5_reg_4531;
    end else if (((gmem_0_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state9))) begin
        gmem_0_ARADDR = gmem_addr_4_reg_4520;
    end else if (((gmem_0_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state8))) begin
        gmem_0_ARADDR = gmem_addr_3_reg_4509;
    end else if (((gmem_0_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state7))) begin
        gmem_0_ARADDR = gmem_addr_2_reg_4498;
    end else if (((gmem_0_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state6))) begin
        gmem_0_ARADDR = gmem_addr_1_reg_4487;
    end else if (((gmem_0_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        gmem_0_ARADDR = gmem_addr_reg_4476;
    end else if (((1'b1 == ap_CS_fsm_state78) | (1'b1 == ap_CS_fsm_state77))) begin
        gmem_0_ARADDR = grp_cnn_accelerator_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_41_3_fu_270_m_axi_gmem_0_ARADDR;
    end else begin
        gmem_0_ARADDR = 'bx;
    end
end

always @ (*) begin
    if (((~((gmem_0_RVALID == 1'b0) | (gmem_0_ARREADY == 1'b0)) & (1'b1 == ap_CS_fsm_state68)) | (~((gmem_0_RVALID == 1'b0) | (gmem_0_ARREADY == 1'b0)) & (1'b1 == ap_CS_fsm_state67)) | (~((gmem_0_RVALID == 1'b0) | (gmem_0_ARREADY == 1'b0)) & (1'b1 == ap_CS_fsm_state66)) | (~((gmem_0_RVALID == 1'b0) | (gmem_0_ARREADY == 1'b0)) & (1'b1 == ap_CS_fsm_state65)) | (~((gmem_0_RVALID == 1'b0) | (gmem_0_ARREADY == 1'b0)) & (1'b1 == ap_CS_fsm_state64)) | (~((gmem_0_RVALID == 1'b0) | (gmem_0_ARREADY == 1'b0)) & (1'b1 == ap_CS_fsm_state63)) | (~((gmem_0_RVALID == 1'b0) | (gmem_0_ARREADY == 1'b0)) & (1'b1 == ap_CS_fsm_state62)) | (~((gmem_0_RVALID == 1'b0) | (gmem_0_ARREADY == 1'b0)) & (1'b1 == ap_CS_fsm_state61)) | (~((gmem_0_RVALID == 1'b0) | (gmem_0_ARREADY == 1'b0)) & (1'b1 == ap_CS_fsm_state60)) | (~((gmem_0_RVALID == 1'b0) | (gmem_0_ARREADY == 1'b0)) & (1'b1 == ap_CS_fsm_state59)) | (~((gmem_0_RVALID == 1'b0) | (gmem_0_ARREADY == 1'b0)) & (1'b1 == ap_CS_fsm_state58)) | (~((gmem_0_RVALID == 1'b0) | (gmem_0_ARREADY == 1'b0)) & 
    (1'b1 == ap_CS_fsm_state57)) | (~((gmem_0_RVALID == 1'b0) | (gmem_0_ARREADY == 1'b0)) & (1'b1 == ap_CS_fsm_state56)) | (~((gmem_0_RVALID == 1'b0) | (gmem_0_ARREADY == 1'b0)) & (1'b1 == ap_CS_fsm_state55)) | (~((gmem_0_RVALID == 1'b0) | (gmem_0_ARREADY == 1'b0)) & (1'b1 == ap_CS_fsm_state54)) | (~((gmem_0_RVALID == 1'b0) | (gmem_0_ARREADY == 1'b0)) & (1'b1 == ap_CS_fsm_state53)) | (~((gmem_0_RVALID == 1'b0) | (gmem_0_ARREADY == 1'b0)) & (1'b1 == ap_CS_fsm_state52)) | (~((gmem_0_RVALID == 1'b0) | (gmem_0_ARREADY == 1'b0)) & (1'b1 == ap_CS_fsm_state51)) | (~((gmem_0_RVALID == 1'b0) | (gmem_0_ARREADY == 1'b0)) & (1'b1 == ap_CS_fsm_state50)) | (~((gmem_0_RVALID == 1'b0) | (gmem_0_ARREADY == 1'b0)) & (1'b1 == ap_CS_fsm_state49)) | (~((gmem_0_RVALID == 1'b0) | (gmem_0_ARREADY == 1'b0)) & (1'b1 == ap_CS_fsm_state48)) | (~((gmem_0_RVALID == 1'b0) | (gmem_0_ARREADY == 1'b0)) & (1'b1 == ap_CS_fsm_state47)) | (~((gmem_0_RVALID == 1'b0) | (gmem_0_ARREADY == 1'b0)) & (1'b1 == ap_CS_fsm_state46)) | (~((gmem_0_RVALID == 1'b0) 
    | (gmem_0_ARREADY == 1'b0)) & (1'b1 == ap_CS_fsm_state45)) | (~((gmem_0_RVALID == 1'b0) | (gmem_0_ARREADY == 1'b0)) & (1'b1 == ap_CS_fsm_state44)) | (~((gmem_0_RVALID == 1'b0) | (gmem_0_ARREADY == 1'b0)) & (1'b1 == ap_CS_fsm_state43)) | (~((gmem_0_RVALID == 1'b0) | (gmem_0_ARREADY == 1'b0)) & (1'b1 == ap_CS_fsm_state42)) | (~((gmem_0_RVALID == 1'b0) | (gmem_0_ARREADY == 1'b0)) & (1'b1 == ap_CS_fsm_state41)) | (~((gmem_0_RVALID == 1'b0) | (gmem_0_ARREADY == 1'b0)) & (1'b1 == ap_CS_fsm_state40)) | (~((gmem_0_RVALID == 1'b0) | (gmem_0_ARREADY == 1'b0)) & (1'b1 == ap_CS_fsm_state39)) | (~((gmem_0_RVALID == 1'b0) | (gmem_0_ARREADY == 1'b0)) & (1'b1 == ap_CS_fsm_state38)) | (~((gmem_0_RVALID == 1'b0) | (gmem_0_ARREADY == 1'b0)) & (1'b1 == ap_CS_fsm_state37)) | (~((gmem_0_RVALID == 1'b0) | (gmem_0_ARREADY == 1'b0)) & (1'b1 == ap_CS_fsm_state36)) | (~((gmem_0_RVALID == 1'b0) | (gmem_0_ARREADY == 1'b0)) & (1'b1 == ap_CS_fsm_state35)) | (~((gmem_0_RVALID == 1'b0) | (gmem_0_ARREADY == 1'b0)) & (1'b1 == ap_CS_fsm_state34)) 
    | (~((gmem_0_RVALID == 1'b0) | (gmem_0_ARREADY == 1'b0)) & (1'b1 == ap_CS_fsm_state33)) | (~((gmem_0_RVALID == 1'b0) | (gmem_0_ARREADY == 1'b0)) & (1'b1 == ap_CS_fsm_state32)) | (~((gmem_0_RVALID == 1'b0) | (gmem_0_ARREADY == 1'b0)) & (1'b1 == ap_CS_fsm_state31)) | (~((gmem_0_RVALID == 1'b0) | (gmem_0_ARREADY == 1'b0)) & (1'b1 == ap_CS_fsm_state30)) | (~((gmem_0_RVALID == 1'b0) | (gmem_0_ARREADY == 1'b0)) & (1'b1 == ap_CS_fsm_state29)) | (~((gmem_0_RVALID == 1'b0) | (gmem_0_ARREADY == 1'b0)) & (1'b1 == ap_CS_fsm_state28)) | (~((gmem_0_RVALID == 1'b0) | (gmem_0_ARREADY == 1'b0)) & (1'b1 == ap_CS_fsm_state27)) | (~((gmem_0_RVALID == 1'b0) | (gmem_0_ARREADY == 1'b0)) & (1'b1 == ap_CS_fsm_state26)) | (~((gmem_0_RVALID == 1'b0) | (gmem_0_ARREADY == 1'b0)) & (1'b1 == ap_CS_fsm_state25)) | (~((gmem_0_RVALID == 1'b0) | (gmem_0_ARREADY == 1'b0)) & (1'b1 == ap_CS_fsm_state24)) | (~((gmem_0_RVALID == 1'b0) | (gmem_0_ARREADY == 1'b0)) & (1'b1 == ap_CS_fsm_state23)) | (~((gmem_0_RVALID == 1'b0) | (gmem_0_ARREADY == 1'b0)) 
    & (1'b1 == ap_CS_fsm_state22)) | (~((gmem_0_RVALID == 1'b0) | (gmem_0_ARREADY == 1'b0)) & (1'b1 == ap_CS_fsm_state21)) | (~((gmem_0_RVALID == 1'b0) | (gmem_0_ARREADY == 1'b0)) & (1'b1 == ap_CS_fsm_state20)) | (~((gmem_0_RVALID == 1'b0) | (gmem_0_ARREADY == 1'b0)) & (1'b1 == ap_CS_fsm_state19)) | (~((gmem_0_RVALID == 1'b0) | (gmem_0_ARREADY == 1'b0)) & (1'b1 == ap_CS_fsm_state18)) | (~((gmem_0_RVALID == 1'b0) | (gmem_0_ARREADY == 1'b0)) & (1'b1 == ap_CS_fsm_state17)) | (~((gmem_0_RVALID == 1'b0) | (gmem_0_ARREADY == 1'b0)) & (1'b1 == ap_CS_fsm_state16)) | (~((gmem_0_RVALID == 1'b0) | (gmem_0_ARREADY == 1'b0)) & (1'b1 == ap_CS_fsm_state15)) | (~((gmem_0_RVALID == 1'b0) | (gmem_0_ARREADY == 1'b0)) & (1'b1 == ap_CS_fsm_state14)) | (~((gmem_0_RVALID == 1'b0) | (gmem_0_ARREADY == 1'b0)) & (1'b1 == ap_CS_fsm_state13)) | ((gmem_0_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12)) | ((gmem_0_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state11)) | ((gmem_0_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state10)) | ((gmem_0_ARREADY == 1'b1) 
    & (1'b1 == ap_CS_fsm_state9)) | ((gmem_0_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state8)) | ((gmem_0_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state7)) | ((gmem_0_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state6)) | ((gmem_0_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state5)))) begin
        gmem_0_ARLEN = 64'd1;
    end else if (((1'b1 == ap_CS_fsm_state78) | (1'b1 == ap_CS_fsm_state77))) begin
        gmem_0_ARLEN = grp_cnn_accelerator_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_41_3_fu_270_m_axi_gmem_0_ARLEN;
    end else begin
        gmem_0_ARLEN = 'bx;
    end
end

always @ (*) begin
    if (((~((gmem_0_RVALID == 1'b0) | (gmem_0_ARREADY == 1'b0)) & (1'b1 == ap_CS_fsm_state68)) | (~((gmem_0_RVALID == 1'b0) | (gmem_0_ARREADY == 1'b0)) & (1'b1 == ap_CS_fsm_state67)) | (~((gmem_0_RVALID == 1'b0) | (gmem_0_ARREADY == 1'b0)) & (1'b1 == ap_CS_fsm_state66)) | (~((gmem_0_RVALID == 1'b0) | (gmem_0_ARREADY == 1'b0)) & (1'b1 == ap_CS_fsm_state65)) | (~((gmem_0_RVALID == 1'b0) | (gmem_0_ARREADY == 1'b0)) & (1'b1 == ap_CS_fsm_state64)) | (~((gmem_0_RVALID == 1'b0) | (gmem_0_ARREADY == 1'b0)) & (1'b1 == ap_CS_fsm_state63)) | (~((gmem_0_RVALID == 1'b0) | (gmem_0_ARREADY == 1'b0)) & (1'b1 == ap_CS_fsm_state62)) | (~((gmem_0_RVALID == 1'b0) | (gmem_0_ARREADY == 1'b0)) & (1'b1 == ap_CS_fsm_state61)) | (~((gmem_0_RVALID == 1'b0) | (gmem_0_ARREADY == 1'b0)) & (1'b1 == ap_CS_fsm_state60)) | (~((gmem_0_RVALID == 1'b0) | (gmem_0_ARREADY == 1'b0)) & (1'b1 == ap_CS_fsm_state59)) | (~((gmem_0_RVALID == 1'b0) | (gmem_0_ARREADY == 1'b0)) & (1'b1 == ap_CS_fsm_state58)) | (~((gmem_0_RVALID == 1'b0) | (gmem_0_ARREADY == 1'b0)) & 
    (1'b1 == ap_CS_fsm_state57)) | (~((gmem_0_RVALID == 1'b0) | (gmem_0_ARREADY == 1'b0)) & (1'b1 == ap_CS_fsm_state56)) | (~((gmem_0_RVALID == 1'b0) | (gmem_0_ARREADY == 1'b0)) & (1'b1 == ap_CS_fsm_state55)) | (~((gmem_0_RVALID == 1'b0) | (gmem_0_ARREADY == 1'b0)) & (1'b1 == ap_CS_fsm_state54)) | (~((gmem_0_RVALID == 1'b0) | (gmem_0_ARREADY == 1'b0)) & (1'b1 == ap_CS_fsm_state53)) | (~((gmem_0_RVALID == 1'b0) | (gmem_0_ARREADY == 1'b0)) & (1'b1 == ap_CS_fsm_state52)) | (~((gmem_0_RVALID == 1'b0) | (gmem_0_ARREADY == 1'b0)) & (1'b1 == ap_CS_fsm_state51)) | (~((gmem_0_RVALID == 1'b0) | (gmem_0_ARREADY == 1'b0)) & (1'b1 == ap_CS_fsm_state50)) | (~((gmem_0_RVALID == 1'b0) | (gmem_0_ARREADY == 1'b0)) & (1'b1 == ap_CS_fsm_state49)) | (~((gmem_0_RVALID == 1'b0) | (gmem_0_ARREADY == 1'b0)) & (1'b1 == ap_CS_fsm_state48)) | (~((gmem_0_RVALID == 1'b0) | (gmem_0_ARREADY == 1'b0)) & (1'b1 == ap_CS_fsm_state47)) | (~((gmem_0_RVALID == 1'b0) | (gmem_0_ARREADY == 1'b0)) & (1'b1 == ap_CS_fsm_state46)) | (~((gmem_0_RVALID == 1'b0) 
    | (gmem_0_ARREADY == 1'b0)) & (1'b1 == ap_CS_fsm_state45)) | (~((gmem_0_RVALID == 1'b0) | (gmem_0_ARREADY == 1'b0)) & (1'b1 == ap_CS_fsm_state44)) | (~((gmem_0_RVALID == 1'b0) | (gmem_0_ARREADY == 1'b0)) & (1'b1 == ap_CS_fsm_state43)) | (~((gmem_0_RVALID == 1'b0) | (gmem_0_ARREADY == 1'b0)) & (1'b1 == ap_CS_fsm_state42)) | (~((gmem_0_RVALID == 1'b0) | (gmem_0_ARREADY == 1'b0)) & (1'b1 == ap_CS_fsm_state41)) | (~((gmem_0_RVALID == 1'b0) | (gmem_0_ARREADY == 1'b0)) & (1'b1 == ap_CS_fsm_state40)) | (~((gmem_0_RVALID == 1'b0) | (gmem_0_ARREADY == 1'b0)) & (1'b1 == ap_CS_fsm_state39)) | (~((gmem_0_RVALID == 1'b0) | (gmem_0_ARREADY == 1'b0)) & (1'b1 == ap_CS_fsm_state38)) | (~((gmem_0_RVALID == 1'b0) | (gmem_0_ARREADY == 1'b0)) & (1'b1 == ap_CS_fsm_state37)) | (~((gmem_0_RVALID == 1'b0) | (gmem_0_ARREADY == 1'b0)) & (1'b1 == ap_CS_fsm_state36)) | (~((gmem_0_RVALID == 1'b0) | (gmem_0_ARREADY == 1'b0)) & (1'b1 == ap_CS_fsm_state35)) | (~((gmem_0_RVALID == 1'b0) | (gmem_0_ARREADY == 1'b0)) & (1'b1 == ap_CS_fsm_state34)) 
    | (~((gmem_0_RVALID == 1'b0) | (gmem_0_ARREADY == 1'b0)) & (1'b1 == ap_CS_fsm_state33)) | (~((gmem_0_RVALID == 1'b0) | (gmem_0_ARREADY == 1'b0)) & (1'b1 == ap_CS_fsm_state32)) | (~((gmem_0_RVALID == 1'b0) | (gmem_0_ARREADY == 1'b0)) & (1'b1 == ap_CS_fsm_state31)) | (~((gmem_0_RVALID == 1'b0) | (gmem_0_ARREADY == 1'b0)) & (1'b1 == ap_CS_fsm_state30)) | (~((gmem_0_RVALID == 1'b0) | (gmem_0_ARREADY == 1'b0)) & (1'b1 == ap_CS_fsm_state29)) | (~((gmem_0_RVALID == 1'b0) | (gmem_0_ARREADY == 1'b0)) & (1'b1 == ap_CS_fsm_state28)) | (~((gmem_0_RVALID == 1'b0) | (gmem_0_ARREADY == 1'b0)) & (1'b1 == ap_CS_fsm_state27)) | (~((gmem_0_RVALID == 1'b0) | (gmem_0_ARREADY == 1'b0)) & (1'b1 == ap_CS_fsm_state26)) | (~((gmem_0_RVALID == 1'b0) | (gmem_0_ARREADY == 1'b0)) & (1'b1 == ap_CS_fsm_state25)) | (~((gmem_0_RVALID == 1'b0) | (gmem_0_ARREADY == 1'b0)) & (1'b1 == ap_CS_fsm_state24)) | (~((gmem_0_RVALID == 1'b0) | (gmem_0_ARREADY == 1'b0)) & (1'b1 == ap_CS_fsm_state23)) | (~((gmem_0_RVALID == 1'b0) | (gmem_0_ARREADY == 1'b0)) 
    & (1'b1 == ap_CS_fsm_state22)) | (~((gmem_0_RVALID == 1'b0) | (gmem_0_ARREADY == 1'b0)) & (1'b1 == ap_CS_fsm_state21)) | (~((gmem_0_RVALID == 1'b0) | (gmem_0_ARREADY == 1'b0)) & (1'b1 == ap_CS_fsm_state20)) | (~((gmem_0_RVALID == 1'b0) | (gmem_0_ARREADY == 1'b0)) & (1'b1 == ap_CS_fsm_state19)) | (~((gmem_0_RVALID == 1'b0) | (gmem_0_ARREADY == 1'b0)) & (1'b1 == ap_CS_fsm_state18)) | (~((gmem_0_RVALID == 1'b0) | (gmem_0_ARREADY == 1'b0)) & (1'b1 == ap_CS_fsm_state17)) | (~((gmem_0_RVALID == 1'b0) | (gmem_0_ARREADY == 1'b0)) & (1'b1 == ap_CS_fsm_state16)) | (~((gmem_0_RVALID == 1'b0) | (gmem_0_ARREADY == 1'b0)) & (1'b1 == ap_CS_fsm_state15)) | (~((gmem_0_RVALID == 1'b0) | (gmem_0_ARREADY == 1'b0)) & (1'b1 == ap_CS_fsm_state14)) | (~((gmem_0_RVALID == 1'b0) | (gmem_0_ARREADY == 1'b0)) & (1'b1 == ap_CS_fsm_state13)) | ((gmem_0_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12)) | ((gmem_0_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state11)) | ((gmem_0_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state10)) | ((gmem_0_ARREADY == 1'b1) 
    & (1'b1 == ap_CS_fsm_state9)) | ((gmem_0_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state8)) | ((gmem_0_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state7)) | ((gmem_0_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state6)) | ((gmem_0_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state5)))) begin
        gmem_0_ARVALID = 1'b1;
    end else if (((1'b1 == ap_CS_fsm_state78) | (1'b1 == ap_CS_fsm_state77))) begin
        gmem_0_ARVALID = grp_cnn_accelerator_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_41_3_fu_270_m_axi_gmem_0_ARVALID;
    end else begin
        gmem_0_ARVALID = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state78) | (1'b1 == ap_CS_fsm_state77))) begin
        gmem_0_AWVALID = grp_cnn_accelerator_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_41_3_fu_270_m_axi_gmem_0_AWVALID;
    end else begin
        gmem_0_AWVALID = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state78) | (1'b1 == ap_CS_fsm_state77))) begin
        gmem_0_BREADY = grp_cnn_accelerator_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_41_3_fu_270_m_axi_gmem_0_BREADY;
    end else begin
        gmem_0_BREADY = 1'b0;
    end
end

always @ (*) begin
    if (((~((gmem_0_RVALID == 1'b0) | (gmem_0_ARREADY == 1'b0)) & (1'b1 == ap_CS_fsm_state68)) | (~((gmem_0_RVALID == 1'b0) | (gmem_0_ARREADY == 1'b0)) & (1'b1 == ap_CS_fsm_state67)) | (~((gmem_0_RVALID == 1'b0) | (gmem_0_ARREADY == 1'b0)) & (1'b1 == ap_CS_fsm_state66)) | (~((gmem_0_RVALID == 1'b0) | (gmem_0_ARREADY == 1'b0)) & (1'b1 == ap_CS_fsm_state65)) | (~((gmem_0_RVALID == 1'b0) | (gmem_0_ARREADY == 1'b0)) & (1'b1 == ap_CS_fsm_state64)) | (~((gmem_0_RVALID == 1'b0) | (gmem_0_ARREADY == 1'b0)) & (1'b1 == ap_CS_fsm_state63)) | (~((gmem_0_RVALID == 1'b0) | (gmem_0_ARREADY == 1'b0)) & (1'b1 == ap_CS_fsm_state62)) | (~((gmem_0_RVALID == 1'b0) | (gmem_0_ARREADY == 1'b0)) & (1'b1 == ap_CS_fsm_state61)) | (~((gmem_0_RVALID == 1'b0) | (gmem_0_ARREADY == 1'b0)) & (1'b1 == ap_CS_fsm_state60)) | (~((gmem_0_RVALID == 1'b0) | (gmem_0_ARREADY == 1'b0)) & (1'b1 == ap_CS_fsm_state59)) | (~((gmem_0_RVALID == 1'b0) | (gmem_0_ARREADY == 1'b0)) & (1'b1 == ap_CS_fsm_state58)) | (~((gmem_0_RVALID == 1'b0) | (gmem_0_ARREADY == 1'b0)) & 
    (1'b1 == ap_CS_fsm_state57)) | (~((gmem_0_RVALID == 1'b0) | (gmem_0_ARREADY == 1'b0)) & (1'b1 == ap_CS_fsm_state56)) | (~((gmem_0_RVALID == 1'b0) | (gmem_0_ARREADY == 1'b0)) & (1'b1 == ap_CS_fsm_state55)) | (~((gmem_0_RVALID == 1'b0) | (gmem_0_ARREADY == 1'b0)) & (1'b1 == ap_CS_fsm_state54)) | (~((gmem_0_RVALID == 1'b0) | (gmem_0_ARREADY == 1'b0)) & (1'b1 == ap_CS_fsm_state53)) | (~((gmem_0_RVALID == 1'b0) | (gmem_0_ARREADY == 1'b0)) & (1'b1 == ap_CS_fsm_state52)) | (~((gmem_0_RVALID == 1'b0) | (gmem_0_ARREADY == 1'b0)) & (1'b1 == ap_CS_fsm_state51)) | (~((gmem_0_RVALID == 1'b0) | (gmem_0_ARREADY == 1'b0)) & (1'b1 == ap_CS_fsm_state50)) | (~((gmem_0_RVALID == 1'b0) | (gmem_0_ARREADY == 1'b0)) & (1'b1 == ap_CS_fsm_state49)) | (~((gmem_0_RVALID == 1'b0) | (gmem_0_ARREADY == 1'b0)) & (1'b1 == ap_CS_fsm_state48)) | (~((gmem_0_RVALID == 1'b0) | (gmem_0_ARREADY == 1'b0)) & (1'b1 == ap_CS_fsm_state47)) | (~((gmem_0_RVALID == 1'b0) | (gmem_0_ARREADY == 1'b0)) & (1'b1 == ap_CS_fsm_state46)) | (~((gmem_0_RVALID == 1'b0) 
    | (gmem_0_ARREADY == 1'b0)) & (1'b1 == ap_CS_fsm_state45)) | (~((gmem_0_RVALID == 1'b0) | (gmem_0_ARREADY == 1'b0)) & (1'b1 == ap_CS_fsm_state44)) | (~((gmem_0_RVALID == 1'b0) | (gmem_0_ARREADY == 1'b0)) & (1'b1 == ap_CS_fsm_state43)) | (~((gmem_0_RVALID == 1'b0) | (gmem_0_ARREADY == 1'b0)) & (1'b1 == ap_CS_fsm_state42)) | (~((gmem_0_RVALID == 1'b0) | (gmem_0_ARREADY == 1'b0)) & (1'b1 == ap_CS_fsm_state41)) | (~((gmem_0_RVALID == 1'b0) | (gmem_0_ARREADY == 1'b0)) & (1'b1 == ap_CS_fsm_state40)) | (~((gmem_0_RVALID == 1'b0) | (gmem_0_ARREADY == 1'b0)) & (1'b1 == ap_CS_fsm_state39)) | (~((gmem_0_RVALID == 1'b0) | (gmem_0_ARREADY == 1'b0)) & (1'b1 == ap_CS_fsm_state38)) | (~((gmem_0_RVALID == 1'b0) | (gmem_0_ARREADY == 1'b0)) & (1'b1 == ap_CS_fsm_state37)) | (~((gmem_0_RVALID == 1'b0) | (gmem_0_ARREADY == 1'b0)) & (1'b1 == ap_CS_fsm_state36)) | (~((gmem_0_RVALID == 1'b0) | (gmem_0_ARREADY == 1'b0)) & (1'b1 == ap_CS_fsm_state35)) | (~((gmem_0_RVALID == 1'b0) | (gmem_0_ARREADY == 1'b0)) & (1'b1 == ap_CS_fsm_state34)) 
    | (~((gmem_0_RVALID == 1'b0) | (gmem_0_ARREADY == 1'b0)) & (1'b1 == ap_CS_fsm_state33)) | (~((gmem_0_RVALID == 1'b0) | (gmem_0_ARREADY == 1'b0)) & (1'b1 == ap_CS_fsm_state32)) | (~((gmem_0_RVALID == 1'b0) | (gmem_0_ARREADY == 1'b0)) & (1'b1 == ap_CS_fsm_state31)) | (~((gmem_0_RVALID == 1'b0) | (gmem_0_ARREADY == 1'b0)) & (1'b1 == ap_CS_fsm_state30)) | (~((gmem_0_RVALID == 1'b0) | (gmem_0_ARREADY == 1'b0)) & (1'b1 == ap_CS_fsm_state29)) | (~((gmem_0_RVALID == 1'b0) | (gmem_0_ARREADY == 1'b0)) & (1'b1 == ap_CS_fsm_state28)) | (~((gmem_0_RVALID == 1'b0) | (gmem_0_ARREADY == 1'b0)) & (1'b1 == ap_CS_fsm_state27)) | (~((gmem_0_RVALID == 1'b0) | (gmem_0_ARREADY == 1'b0)) & (1'b1 == ap_CS_fsm_state26)) | (~((gmem_0_RVALID == 1'b0) | (gmem_0_ARREADY == 1'b0)) & (1'b1 == ap_CS_fsm_state25)) | (~((gmem_0_RVALID == 1'b0) | (gmem_0_ARREADY == 1'b0)) & (1'b1 == ap_CS_fsm_state24)) | (~((gmem_0_RVALID == 1'b0) | (gmem_0_ARREADY == 1'b0)) & (1'b1 == ap_CS_fsm_state23)) | (~((gmem_0_RVALID == 1'b0) | (gmem_0_ARREADY == 1'b0)) 
    & (1'b1 == ap_CS_fsm_state22)) | (~((gmem_0_RVALID == 1'b0) | (gmem_0_ARREADY == 1'b0)) & (1'b1 == ap_CS_fsm_state21)) | (~((gmem_0_RVALID == 1'b0) | (gmem_0_ARREADY == 1'b0)) & (1'b1 == ap_CS_fsm_state20)) | (~((gmem_0_RVALID == 1'b0) | (gmem_0_ARREADY == 1'b0)) & (1'b1 == ap_CS_fsm_state19)) | (~((gmem_0_RVALID == 1'b0) | (gmem_0_ARREADY == 1'b0)) & (1'b1 == ap_CS_fsm_state18)) | (~((gmem_0_RVALID == 1'b0) | (gmem_0_ARREADY == 1'b0)) & (1'b1 == ap_CS_fsm_state17)) | (~((gmem_0_RVALID == 1'b0) | (gmem_0_ARREADY == 1'b0)) & (1'b1 == ap_CS_fsm_state16)) | (~((gmem_0_RVALID == 1'b0) | (gmem_0_ARREADY == 1'b0)) & (1'b1 == ap_CS_fsm_state15)) | (~((gmem_0_RVALID == 1'b0) | (gmem_0_ARREADY == 1'b0)) & (1'b1 == ap_CS_fsm_state14)) | (~((gmem_0_RVALID == 1'b0) | (gmem_0_ARREADY == 1'b0)) & (1'b1 == ap_CS_fsm_state13)) | ((gmem_0_RVALID == 1'b1) & (1'b1 == ap_CS_fsm_state76)) | ((gmem_0_RVALID == 1'b1) & (1'b1 == ap_CS_fsm_state75)) | ((gmem_0_RVALID == 1'b1) & (1'b1 == ap_CS_fsm_state74)) | ((gmem_0_RVALID == 1'b1) & 
    (1'b1 == ap_CS_fsm_state73)) | ((gmem_0_RVALID == 1'b1) & (1'b1 == ap_CS_fsm_state72)) | ((gmem_0_RVALID == 1'b1) & (1'b1 == ap_CS_fsm_state71)) | ((gmem_0_RVALID == 1'b1) & (1'b1 == ap_CS_fsm_state70)) | ((gmem_0_RVALID == 1'b1) & (1'b1 == ap_CS_fsm_state69)))) begin
        gmem_0_RREADY = 1'b1;
    end else if (((1'b1 == ap_CS_fsm_state78) | (1'b1 == ap_CS_fsm_state77))) begin
        gmem_0_RREADY = grp_cnn_accelerator_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_41_3_fu_270_m_axi_gmem_0_RREADY;
    end else begin
        gmem_0_RREADY = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state78) | (1'b1 == ap_CS_fsm_state77))) begin
        gmem_0_WVALID = grp_cnn_accelerator_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_41_3_fu_270_m_axi_gmem_0_WVALID;
    end else begin
        gmem_0_WVALID = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state67) | (1'b1 == ap_CS_fsm_state66) | (1'b1 == ap_CS_fsm_state65) | (1'b1 == ap_CS_fsm_state64) | (1'b1 == ap_CS_fsm_state63) | (1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state61) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state59) | (1'b1 == ap_CS_fsm_state58) | (1'b1 == ap_CS_fsm_state57) | (1'b1 == ap_CS_fsm_state56) | (1'b1 == ap_CS_fsm_state55) | (1'b1 == ap_CS_fsm_state54) | (1'b1 == ap_CS_fsm_state53) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state51) | (1'b1 == ap_CS_fsm_state50) | (1'b1 == ap_CS_fsm_state49) | (1'b1 == ap_CS_fsm_state48) | (1'b1 == ap_CS_fsm_state47) | (1'b1 == ap_CS_fsm_state46) | (1'b1 == ap_CS_fsm_state45) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state42) | (1'b1 == ap_CS_fsm_state41) | (1'b1 == ap_CS_fsm_state40) | (1'b1 == ap_CS_fsm_state39) | (1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state37) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state35) | (1'b1 
    == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state33) | (1'b1 == ap_CS_fsm_state32) | (1'b1 == ap_CS_fsm_state31) | (1'b1 == ap_CS_fsm_state30) | (1'b1 == ap_CS_fsm_state29) | (1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state5))) begin
        gmem_blk_n_AR = m_axi_gmem_ARREADY;
    end else begin
        gmem_blk_n_AR = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state75) | (1'b1 == ap_CS_fsm_state74) | (1'b1 == ap_CS_fsm_state73) | (1'b1 == ap_CS_fsm_state72) | (1'b1 == ap_CS_fsm_state71) | (1'b1 == ap_CS_fsm_state70) | (1'b1 == ap_CS_fsm_state69) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state67) | (1'b1 == ap_CS_fsm_state66) | (1'b1 == ap_CS_fsm_state65) | (1'b1 == ap_CS_fsm_state64) | (1'b1 == ap_CS_fsm_state63) | (1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state61) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state59) | (1'b1 == ap_CS_fsm_state58) | (1'b1 == ap_CS_fsm_state57) | (1'b1 == ap_CS_fsm_state56) | (1'b1 == ap_CS_fsm_state55) | (1'b1 == ap_CS_fsm_state54) | (1'b1 == ap_CS_fsm_state53) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state51) | (1'b1 == ap_CS_fsm_state50) | (1'b1 == ap_CS_fsm_state49) | (1'b1 == ap_CS_fsm_state48) | (1'b1 == ap_CS_fsm_state47) | (1'b1 == ap_CS_fsm_state46) | (1'b1 == ap_CS_fsm_state45) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state43) | (1'b1 
    == ap_CS_fsm_state42) | (1'b1 == ap_CS_fsm_state41) | (1'b1 == ap_CS_fsm_state40) | (1'b1 == ap_CS_fsm_state39) | (1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state37) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state35) | (1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state33) | (1'b1 == ap_CS_fsm_state32) | (1'b1 == ap_CS_fsm_state31) | (1'b1 == ap_CS_fsm_state30) | (1'b1 == ap_CS_fsm_state29) | (1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13))) begin
        gmem_blk_n_R = m_axi_gmem_RVALID;
    end else begin
        gmem_blk_n_R = 1'b1;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            ap_NS_fsm = ap_ST_fsm_state3;
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        ap_ST_fsm_state4 : begin
            if (((1'b1 == ap_CS_fsm_state4) & (icmp_ln39_fu_569_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end
        end
        ap_ST_fsm_state5 : begin
            if (((gmem_0_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end
        end
        ap_ST_fsm_state6 : begin
            if (((gmem_0_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state6))) begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end
        end
        ap_ST_fsm_state7 : begin
            if (((gmem_0_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state7))) begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end
        end
        ap_ST_fsm_state8 : begin
            if (((gmem_0_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state8))) begin
                ap_NS_fsm = ap_ST_fsm_state9;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end
        end
        ap_ST_fsm_state9 : begin
            if (((gmem_0_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state9))) begin
                ap_NS_fsm = ap_ST_fsm_state10;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state9;
            end
        end
        ap_ST_fsm_state10 : begin
            if (((gmem_0_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state10))) begin
                ap_NS_fsm = ap_ST_fsm_state11;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state10;
            end
        end
        ap_ST_fsm_state11 : begin
            if (((gmem_0_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state11))) begin
                ap_NS_fsm = ap_ST_fsm_state12;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state11;
            end
        end
        ap_ST_fsm_state12 : begin
            if (((gmem_0_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
                ap_NS_fsm = ap_ST_fsm_state13;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state12;
            end
        end
        ap_ST_fsm_state13 : begin
            if ((~((gmem_0_RVALID == 1'b0) | (gmem_0_ARREADY == 1'b0)) & (1'b1 == ap_CS_fsm_state13))) begin
                ap_NS_fsm = ap_ST_fsm_state14;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state13;
            end
        end
        ap_ST_fsm_state14 : begin
            if ((~((gmem_0_RVALID == 1'b0) | (gmem_0_ARREADY == 1'b0)) & (1'b1 == ap_CS_fsm_state14))) begin
                ap_NS_fsm = ap_ST_fsm_state15;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state14;
            end
        end
        ap_ST_fsm_state15 : begin
            if ((~((gmem_0_RVALID == 1'b0) | (gmem_0_ARREADY == 1'b0)) & (1'b1 == ap_CS_fsm_state15))) begin
                ap_NS_fsm = ap_ST_fsm_state16;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state15;
            end
        end
        ap_ST_fsm_state16 : begin
            if ((~((gmem_0_RVALID == 1'b0) | (gmem_0_ARREADY == 1'b0)) & (1'b1 == ap_CS_fsm_state16))) begin
                ap_NS_fsm = ap_ST_fsm_state17;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state16;
            end
        end
        ap_ST_fsm_state17 : begin
            if ((~((gmem_0_RVALID == 1'b0) | (gmem_0_ARREADY == 1'b0)) & (1'b1 == ap_CS_fsm_state17))) begin
                ap_NS_fsm = ap_ST_fsm_state18;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state17;
            end
        end
        ap_ST_fsm_state18 : begin
            if ((~((gmem_0_RVALID == 1'b0) | (gmem_0_ARREADY == 1'b0)) & (1'b1 == ap_CS_fsm_state18))) begin
                ap_NS_fsm = ap_ST_fsm_state19;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state18;
            end
        end
        ap_ST_fsm_state19 : begin
            if ((~((gmem_0_RVALID == 1'b0) | (gmem_0_ARREADY == 1'b0)) & (1'b1 == ap_CS_fsm_state19))) begin
                ap_NS_fsm = ap_ST_fsm_state20;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state19;
            end
        end
        ap_ST_fsm_state20 : begin
            if ((~((gmem_0_RVALID == 1'b0) | (gmem_0_ARREADY == 1'b0)) & (1'b1 == ap_CS_fsm_state20))) begin
                ap_NS_fsm = ap_ST_fsm_state21;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state20;
            end
        end
        ap_ST_fsm_state21 : begin
            if ((~((gmem_0_RVALID == 1'b0) | (gmem_0_ARREADY == 1'b0)) & (1'b1 == ap_CS_fsm_state21))) begin
                ap_NS_fsm = ap_ST_fsm_state22;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state21;
            end
        end
        ap_ST_fsm_state22 : begin
            if ((~((gmem_0_RVALID == 1'b0) | (gmem_0_ARREADY == 1'b0)) & (1'b1 == ap_CS_fsm_state22))) begin
                ap_NS_fsm = ap_ST_fsm_state23;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state22;
            end
        end
        ap_ST_fsm_state23 : begin
            if ((~((gmem_0_RVALID == 1'b0) | (gmem_0_ARREADY == 1'b0)) & (1'b1 == ap_CS_fsm_state23))) begin
                ap_NS_fsm = ap_ST_fsm_state24;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state23;
            end
        end
        ap_ST_fsm_state24 : begin
            if ((~((gmem_0_RVALID == 1'b0) | (gmem_0_ARREADY == 1'b0)) & (1'b1 == ap_CS_fsm_state24))) begin
                ap_NS_fsm = ap_ST_fsm_state25;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state24;
            end
        end
        ap_ST_fsm_state25 : begin
            if ((~((gmem_0_RVALID == 1'b0) | (gmem_0_ARREADY == 1'b0)) & (1'b1 == ap_CS_fsm_state25))) begin
                ap_NS_fsm = ap_ST_fsm_state26;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state25;
            end
        end
        ap_ST_fsm_state26 : begin
            if ((~((gmem_0_RVALID == 1'b0) | (gmem_0_ARREADY == 1'b0)) & (1'b1 == ap_CS_fsm_state26))) begin
                ap_NS_fsm = ap_ST_fsm_state27;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state26;
            end
        end
        ap_ST_fsm_state27 : begin
            if ((~((gmem_0_RVALID == 1'b0) | (gmem_0_ARREADY == 1'b0)) & (1'b1 == ap_CS_fsm_state27))) begin
                ap_NS_fsm = ap_ST_fsm_state28;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state27;
            end
        end
        ap_ST_fsm_state28 : begin
            if ((~((gmem_0_RVALID == 1'b0) | (gmem_0_ARREADY == 1'b0)) & (1'b1 == ap_CS_fsm_state28))) begin
                ap_NS_fsm = ap_ST_fsm_state29;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state28;
            end
        end
        ap_ST_fsm_state29 : begin
            if ((~((gmem_0_RVALID == 1'b0) | (gmem_0_ARREADY == 1'b0)) & (1'b1 == ap_CS_fsm_state29))) begin
                ap_NS_fsm = ap_ST_fsm_state30;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state29;
            end
        end
        ap_ST_fsm_state30 : begin
            if ((~((gmem_0_RVALID == 1'b0) | (gmem_0_ARREADY == 1'b0)) & (1'b1 == ap_CS_fsm_state30))) begin
                ap_NS_fsm = ap_ST_fsm_state31;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state30;
            end
        end
        ap_ST_fsm_state31 : begin
            if ((~((gmem_0_RVALID == 1'b0) | (gmem_0_ARREADY == 1'b0)) & (1'b1 == ap_CS_fsm_state31))) begin
                ap_NS_fsm = ap_ST_fsm_state32;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state31;
            end
        end
        ap_ST_fsm_state32 : begin
            if ((~((gmem_0_RVALID == 1'b0) | (gmem_0_ARREADY == 1'b0)) & (1'b1 == ap_CS_fsm_state32))) begin
                ap_NS_fsm = ap_ST_fsm_state33;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state32;
            end
        end
        ap_ST_fsm_state33 : begin
            if ((~((gmem_0_RVALID == 1'b0) | (gmem_0_ARREADY == 1'b0)) & (1'b1 == ap_CS_fsm_state33))) begin
                ap_NS_fsm = ap_ST_fsm_state34;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state33;
            end
        end
        ap_ST_fsm_state34 : begin
            if ((~((gmem_0_RVALID == 1'b0) | (gmem_0_ARREADY == 1'b0)) & (1'b1 == ap_CS_fsm_state34))) begin
                ap_NS_fsm = ap_ST_fsm_state35;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state34;
            end
        end
        ap_ST_fsm_state35 : begin
            if ((~((gmem_0_RVALID == 1'b0) | (gmem_0_ARREADY == 1'b0)) & (1'b1 == ap_CS_fsm_state35))) begin
                ap_NS_fsm = ap_ST_fsm_state36;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state35;
            end
        end
        ap_ST_fsm_state36 : begin
            if ((~((gmem_0_RVALID == 1'b0) | (gmem_0_ARREADY == 1'b0)) & (1'b1 == ap_CS_fsm_state36))) begin
                ap_NS_fsm = ap_ST_fsm_state37;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state36;
            end
        end
        ap_ST_fsm_state37 : begin
            if ((~((gmem_0_RVALID == 1'b0) | (gmem_0_ARREADY == 1'b0)) & (1'b1 == ap_CS_fsm_state37))) begin
                ap_NS_fsm = ap_ST_fsm_state38;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state37;
            end
        end
        ap_ST_fsm_state38 : begin
            if ((~((gmem_0_RVALID == 1'b0) | (gmem_0_ARREADY == 1'b0)) & (1'b1 == ap_CS_fsm_state38))) begin
                ap_NS_fsm = ap_ST_fsm_state39;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state38;
            end
        end
        ap_ST_fsm_state39 : begin
            if ((~((gmem_0_RVALID == 1'b0) | (gmem_0_ARREADY == 1'b0)) & (1'b1 == ap_CS_fsm_state39))) begin
                ap_NS_fsm = ap_ST_fsm_state40;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state39;
            end
        end
        ap_ST_fsm_state40 : begin
            if ((~((gmem_0_RVALID == 1'b0) | (gmem_0_ARREADY == 1'b0)) & (1'b1 == ap_CS_fsm_state40))) begin
                ap_NS_fsm = ap_ST_fsm_state41;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state40;
            end
        end
        ap_ST_fsm_state41 : begin
            if ((~((gmem_0_RVALID == 1'b0) | (gmem_0_ARREADY == 1'b0)) & (1'b1 == ap_CS_fsm_state41))) begin
                ap_NS_fsm = ap_ST_fsm_state42;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state41;
            end
        end
        ap_ST_fsm_state42 : begin
            if ((~((gmem_0_RVALID == 1'b0) | (gmem_0_ARREADY == 1'b0)) & (1'b1 == ap_CS_fsm_state42))) begin
                ap_NS_fsm = ap_ST_fsm_state43;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state42;
            end
        end
        ap_ST_fsm_state43 : begin
            if ((~((gmem_0_RVALID == 1'b0) | (gmem_0_ARREADY == 1'b0)) & (1'b1 == ap_CS_fsm_state43))) begin
                ap_NS_fsm = ap_ST_fsm_state44;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state43;
            end
        end
        ap_ST_fsm_state44 : begin
            if ((~((gmem_0_RVALID == 1'b0) | (gmem_0_ARREADY == 1'b0)) & (1'b1 == ap_CS_fsm_state44))) begin
                ap_NS_fsm = ap_ST_fsm_state45;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state44;
            end
        end
        ap_ST_fsm_state45 : begin
            if ((~((gmem_0_RVALID == 1'b0) | (gmem_0_ARREADY == 1'b0)) & (1'b1 == ap_CS_fsm_state45))) begin
                ap_NS_fsm = ap_ST_fsm_state46;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state45;
            end
        end
        ap_ST_fsm_state46 : begin
            if ((~((gmem_0_RVALID == 1'b0) | (gmem_0_ARREADY == 1'b0)) & (1'b1 == ap_CS_fsm_state46))) begin
                ap_NS_fsm = ap_ST_fsm_state47;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state46;
            end
        end
        ap_ST_fsm_state47 : begin
            if ((~((gmem_0_RVALID == 1'b0) | (gmem_0_ARREADY == 1'b0)) & (1'b1 == ap_CS_fsm_state47))) begin
                ap_NS_fsm = ap_ST_fsm_state48;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state47;
            end
        end
        ap_ST_fsm_state48 : begin
            if ((~((gmem_0_RVALID == 1'b0) | (gmem_0_ARREADY == 1'b0)) & (1'b1 == ap_CS_fsm_state48))) begin
                ap_NS_fsm = ap_ST_fsm_state49;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state48;
            end
        end
        ap_ST_fsm_state49 : begin
            if ((~((gmem_0_RVALID == 1'b0) | (gmem_0_ARREADY == 1'b0)) & (1'b1 == ap_CS_fsm_state49))) begin
                ap_NS_fsm = ap_ST_fsm_state50;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state49;
            end
        end
        ap_ST_fsm_state50 : begin
            if ((~((gmem_0_RVALID == 1'b0) | (gmem_0_ARREADY == 1'b0)) & (1'b1 == ap_CS_fsm_state50))) begin
                ap_NS_fsm = ap_ST_fsm_state51;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state50;
            end
        end
        ap_ST_fsm_state51 : begin
            if ((~((gmem_0_RVALID == 1'b0) | (gmem_0_ARREADY == 1'b0)) & (1'b1 == ap_CS_fsm_state51))) begin
                ap_NS_fsm = ap_ST_fsm_state52;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state51;
            end
        end
        ap_ST_fsm_state52 : begin
            if ((~((gmem_0_RVALID == 1'b0) | (gmem_0_ARREADY == 1'b0)) & (1'b1 == ap_CS_fsm_state52))) begin
                ap_NS_fsm = ap_ST_fsm_state53;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state52;
            end
        end
        ap_ST_fsm_state53 : begin
            if ((~((gmem_0_RVALID == 1'b0) | (gmem_0_ARREADY == 1'b0)) & (1'b1 == ap_CS_fsm_state53))) begin
                ap_NS_fsm = ap_ST_fsm_state54;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state53;
            end
        end
        ap_ST_fsm_state54 : begin
            if ((~((gmem_0_RVALID == 1'b0) | (gmem_0_ARREADY == 1'b0)) & (1'b1 == ap_CS_fsm_state54))) begin
                ap_NS_fsm = ap_ST_fsm_state55;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state54;
            end
        end
        ap_ST_fsm_state55 : begin
            if ((~((gmem_0_RVALID == 1'b0) | (gmem_0_ARREADY == 1'b0)) & (1'b1 == ap_CS_fsm_state55))) begin
                ap_NS_fsm = ap_ST_fsm_state56;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state55;
            end
        end
        ap_ST_fsm_state56 : begin
            if ((~((gmem_0_RVALID == 1'b0) | (gmem_0_ARREADY == 1'b0)) & (1'b1 == ap_CS_fsm_state56))) begin
                ap_NS_fsm = ap_ST_fsm_state57;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state56;
            end
        end
        ap_ST_fsm_state57 : begin
            if ((~((gmem_0_RVALID == 1'b0) | (gmem_0_ARREADY == 1'b0)) & (1'b1 == ap_CS_fsm_state57))) begin
                ap_NS_fsm = ap_ST_fsm_state58;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state57;
            end
        end
        ap_ST_fsm_state58 : begin
            if ((~((gmem_0_RVALID == 1'b0) | (gmem_0_ARREADY == 1'b0)) & (1'b1 == ap_CS_fsm_state58))) begin
                ap_NS_fsm = ap_ST_fsm_state59;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state58;
            end
        end
        ap_ST_fsm_state59 : begin
            if ((~((gmem_0_RVALID == 1'b0) | (gmem_0_ARREADY == 1'b0)) & (1'b1 == ap_CS_fsm_state59))) begin
                ap_NS_fsm = ap_ST_fsm_state60;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state59;
            end
        end
        ap_ST_fsm_state60 : begin
            if ((~((gmem_0_RVALID == 1'b0) | (gmem_0_ARREADY == 1'b0)) & (1'b1 == ap_CS_fsm_state60))) begin
                ap_NS_fsm = ap_ST_fsm_state61;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state60;
            end
        end
        ap_ST_fsm_state61 : begin
            if ((~((gmem_0_RVALID == 1'b0) | (gmem_0_ARREADY == 1'b0)) & (1'b1 == ap_CS_fsm_state61))) begin
                ap_NS_fsm = ap_ST_fsm_state62;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state61;
            end
        end
        ap_ST_fsm_state62 : begin
            if ((~((gmem_0_RVALID == 1'b0) | (gmem_0_ARREADY == 1'b0)) & (1'b1 == ap_CS_fsm_state62))) begin
                ap_NS_fsm = ap_ST_fsm_state63;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state62;
            end
        end
        ap_ST_fsm_state63 : begin
            if ((~((gmem_0_RVALID == 1'b0) | (gmem_0_ARREADY == 1'b0)) & (1'b1 == ap_CS_fsm_state63))) begin
                ap_NS_fsm = ap_ST_fsm_state64;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state63;
            end
        end
        ap_ST_fsm_state64 : begin
            if ((~((gmem_0_RVALID == 1'b0) | (gmem_0_ARREADY == 1'b0)) & (1'b1 == ap_CS_fsm_state64))) begin
                ap_NS_fsm = ap_ST_fsm_state65;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state64;
            end
        end
        ap_ST_fsm_state65 : begin
            if ((~((gmem_0_RVALID == 1'b0) | (gmem_0_ARREADY == 1'b0)) & (1'b1 == ap_CS_fsm_state65))) begin
                ap_NS_fsm = ap_ST_fsm_state66;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state65;
            end
        end
        ap_ST_fsm_state66 : begin
            if ((~((gmem_0_RVALID == 1'b0) | (gmem_0_ARREADY == 1'b0)) & (1'b1 == ap_CS_fsm_state66))) begin
                ap_NS_fsm = ap_ST_fsm_state67;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state66;
            end
        end
        ap_ST_fsm_state67 : begin
            if ((~((gmem_0_RVALID == 1'b0) | (gmem_0_ARREADY == 1'b0)) & (1'b1 == ap_CS_fsm_state67))) begin
                ap_NS_fsm = ap_ST_fsm_state68;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state67;
            end
        end
        ap_ST_fsm_state68 : begin
            if ((~((gmem_0_RVALID == 1'b0) | (gmem_0_ARREADY == 1'b0)) & (1'b1 == ap_CS_fsm_state68))) begin
                ap_NS_fsm = ap_ST_fsm_state69;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state68;
            end
        end
        ap_ST_fsm_state69 : begin
            if (((gmem_0_RVALID == 1'b1) & (1'b1 == ap_CS_fsm_state69))) begin
                ap_NS_fsm = ap_ST_fsm_state70;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state69;
            end
        end
        ap_ST_fsm_state70 : begin
            if (((gmem_0_RVALID == 1'b1) & (1'b1 == ap_CS_fsm_state70))) begin
                ap_NS_fsm = ap_ST_fsm_state71;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state70;
            end
        end
        ap_ST_fsm_state71 : begin
            if (((gmem_0_RVALID == 1'b1) & (1'b1 == ap_CS_fsm_state71))) begin
                ap_NS_fsm = ap_ST_fsm_state72;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state71;
            end
        end
        ap_ST_fsm_state72 : begin
            if (((gmem_0_RVALID == 1'b1) & (1'b1 == ap_CS_fsm_state72))) begin
                ap_NS_fsm = ap_ST_fsm_state73;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state72;
            end
        end
        ap_ST_fsm_state73 : begin
            if (((gmem_0_RVALID == 1'b1) & (1'b1 == ap_CS_fsm_state73))) begin
                ap_NS_fsm = ap_ST_fsm_state74;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state73;
            end
        end
        ap_ST_fsm_state74 : begin
            if (((gmem_0_RVALID == 1'b1) & (1'b1 == ap_CS_fsm_state74))) begin
                ap_NS_fsm = ap_ST_fsm_state75;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state74;
            end
        end
        ap_ST_fsm_state75 : begin
            if (((gmem_0_RVALID == 1'b1) & (1'b1 == ap_CS_fsm_state75))) begin
                ap_NS_fsm = ap_ST_fsm_state76;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state75;
            end
        end
        ap_ST_fsm_state76 : begin
            if (((gmem_0_RVALID == 1'b1) & (1'b1 == ap_CS_fsm_state76))) begin
                ap_NS_fsm = ap_ST_fsm_state77;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state76;
            end
        end
        ap_ST_fsm_state77 : begin
            ap_NS_fsm = ap_ST_fsm_state78;
        end
        ap_ST_fsm_state78 : begin
            if (((1'b1 == ap_CS_fsm_state78) & (grp_cnn_accelerator_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_41_3_fu_270_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state78;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign Cin_cast_fu_547_p1 = $signed(Cin_read_reg_4223);

assign add_ln39_1_fu_559_p2 = (phi_mul7_fu_186 + tmp12_reg_4418);

assign add_ln39_2_fu_564_p0 = phi_mul_fu_190;

assign add_ln39_2_fu_564_p2 = ($signed(add_ln39_2_fu_564_p0) + $signed(Cin_cast_reg_4413));

assign add_ln39_fu_575_p2 = (to_fu_194 + 5'd1);

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state10 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state11 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state12 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_state13 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_state14 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_state15 = ap_CS_fsm[32'd14];

assign ap_CS_fsm_state16 = ap_CS_fsm[32'd15];

assign ap_CS_fsm_state17 = ap_CS_fsm[32'd16];

assign ap_CS_fsm_state18 = ap_CS_fsm[32'd17];

assign ap_CS_fsm_state19 = ap_CS_fsm[32'd18];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state20 = ap_CS_fsm[32'd19];

assign ap_CS_fsm_state21 = ap_CS_fsm[32'd20];

assign ap_CS_fsm_state22 = ap_CS_fsm[32'd21];

assign ap_CS_fsm_state23 = ap_CS_fsm[32'd22];

assign ap_CS_fsm_state24 = ap_CS_fsm[32'd23];

assign ap_CS_fsm_state25 = ap_CS_fsm[32'd24];

assign ap_CS_fsm_state26 = ap_CS_fsm[32'd25];

assign ap_CS_fsm_state27 = ap_CS_fsm[32'd26];

assign ap_CS_fsm_state28 = ap_CS_fsm[32'd27];

assign ap_CS_fsm_state29 = ap_CS_fsm[32'd28];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state30 = ap_CS_fsm[32'd29];

assign ap_CS_fsm_state31 = ap_CS_fsm[32'd30];

assign ap_CS_fsm_state32 = ap_CS_fsm[32'd31];

assign ap_CS_fsm_state33 = ap_CS_fsm[32'd32];

assign ap_CS_fsm_state34 = ap_CS_fsm[32'd33];

assign ap_CS_fsm_state35 = ap_CS_fsm[32'd34];

assign ap_CS_fsm_state36 = ap_CS_fsm[32'd35];

assign ap_CS_fsm_state37 = ap_CS_fsm[32'd36];

assign ap_CS_fsm_state38 = ap_CS_fsm[32'd37];

assign ap_CS_fsm_state39 = ap_CS_fsm[32'd38];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state40 = ap_CS_fsm[32'd39];

assign ap_CS_fsm_state41 = ap_CS_fsm[32'd40];

assign ap_CS_fsm_state42 = ap_CS_fsm[32'd41];

assign ap_CS_fsm_state43 = ap_CS_fsm[32'd42];

assign ap_CS_fsm_state44 = ap_CS_fsm[32'd43];

assign ap_CS_fsm_state45 = ap_CS_fsm[32'd44];

assign ap_CS_fsm_state46 = ap_CS_fsm[32'd45];

assign ap_CS_fsm_state47 = ap_CS_fsm[32'd46];

assign ap_CS_fsm_state48 = ap_CS_fsm[32'd47];

assign ap_CS_fsm_state49 = ap_CS_fsm[32'd48];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state50 = ap_CS_fsm[32'd49];

assign ap_CS_fsm_state51 = ap_CS_fsm[32'd50];

assign ap_CS_fsm_state52 = ap_CS_fsm[32'd51];

assign ap_CS_fsm_state53 = ap_CS_fsm[32'd52];

assign ap_CS_fsm_state54 = ap_CS_fsm[32'd53];

assign ap_CS_fsm_state55 = ap_CS_fsm[32'd54];

assign ap_CS_fsm_state56 = ap_CS_fsm[32'd55];

assign ap_CS_fsm_state57 = ap_CS_fsm[32'd56];

assign ap_CS_fsm_state58 = ap_CS_fsm[32'd57];

assign ap_CS_fsm_state59 = ap_CS_fsm[32'd58];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state60 = ap_CS_fsm[32'd59];

assign ap_CS_fsm_state61 = ap_CS_fsm[32'd60];

assign ap_CS_fsm_state62 = ap_CS_fsm[32'd61];

assign ap_CS_fsm_state63 = ap_CS_fsm[32'd62];

assign ap_CS_fsm_state64 = ap_CS_fsm[32'd63];

assign ap_CS_fsm_state65 = ap_CS_fsm[32'd64];

assign ap_CS_fsm_state66 = ap_CS_fsm[32'd65];

assign ap_CS_fsm_state67 = ap_CS_fsm[32'd66];

assign ap_CS_fsm_state68 = ap_CS_fsm[32'd67];

assign ap_CS_fsm_state69 = ap_CS_fsm[32'd68];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state70 = ap_CS_fsm[32'd69];

assign ap_CS_fsm_state71 = ap_CS_fsm[32'd70];

assign ap_CS_fsm_state72 = ap_CS_fsm[32'd71];

assign ap_CS_fsm_state73 = ap_CS_fsm[32'd72];

assign ap_CS_fsm_state74 = ap_CS_fsm[32'd73];

assign ap_CS_fsm_state75 = ap_CS_fsm[32'd74];

assign ap_CS_fsm_state76 = ap_CS_fsm[32'd75];

assign ap_CS_fsm_state77 = ap_CS_fsm[32'd76];

assign ap_CS_fsm_state78 = ap_CS_fsm[32'd77];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd8];

always @ (*) begin
    ap_rst_n_inv = ~ap_rst_n;
end

assign empty_100_fu_1201_p2 = reg_412 >> p_cast386_fu_1197_p1;

assign empty_101_fu_1207_p1 = empty_100_fu_1201_p2[7:0];

assign empty_102_fu_803_p2 = (empty_74_reg_4457 + 64'd7);

assign empty_103_fu_828_p1 = empty_102_fu_803_p2[1:0];

assign empty_104_fu_1258_p2 = reg_412 >> p_cast387_fu_1254_p1;

assign empty_105_fu_1264_p1 = empty_104_fu_1258_p2[7:0];

assign empty_106_fu_832_p2 = (empty_74_reg_4457 + 64'd8);

assign empty_107_fu_857_p1 = empty_106_fu_832_p2[1:0];

assign empty_108_fu_1327_p2 = reg_412 >> p_cast388_fu_1323_p1;

assign empty_109_fu_1333_p1 = empty_108_fu_1327_p2[7:0];

assign empty_110_fu_861_p2 = (empty_74_reg_4457 + 64'd9);

assign empty_111_fu_886_p1 = empty_110_fu_861_p2[1:0];

assign empty_112_fu_1377_p2 = reg_412 >> p_cast389_fu_1373_p1;

assign empty_113_fu_1383_p1 = empty_112_fu_1377_p2[7:0];

assign empty_114_fu_911_p2 = (empty_74_reg_4457 + 64'd10);

assign empty_115_fu_936_p1 = empty_114_fu_911_p2[1:0];

assign empty_116_fu_1427_p2 = reg_412 >> p_cast390_fu_1423_p1;

assign empty_117_fu_1433_p1 = empty_116_fu_1427_p2[7:0];

assign empty_118_fu_961_p2 = (empty_74_reg_4457 + 64'd11);

assign empty_119_fu_986_p1 = empty_118_fu_961_p2[1:0];

assign empty_120_fu_1477_p2 = reg_412 >> p_cast391_fu_1473_p1;

assign empty_121_fu_1483_p1 = empty_120_fu_1477_p2[7:0];

assign empty_122_fu_1011_p2 = (empty_74_reg_4457 + 64'd12);

assign empty_123_fu_1036_p1 = empty_122_fu_1011_p2[1:0];

assign empty_124_fu_1527_p2 = reg_412 >> p_cast392_fu_1523_p1;

assign empty_125_fu_1533_p1 = empty_124_fu_1527_p2[7:0];

assign empty_126_fu_1061_p2 = (empty_74_reg_4457 + 64'd13);

assign empty_127_fu_1086_p1 = empty_126_fu_1061_p2[1:0];

assign empty_128_fu_1577_p2 = reg_412 >> p_cast393_fu_1573_p1;

assign empty_129_fu_1583_p1 = empty_128_fu_1577_p2[7:0];

assign empty_130_fu_1111_p2 = (empty_74_reg_4457 + 64'd14);

assign empty_131_fu_1136_p1 = empty_130_fu_1111_p2[1:0];

assign empty_132_fu_1627_p2 = reg_412 >> p_cast394_fu_1623_p1;

assign empty_133_fu_1633_p1 = empty_132_fu_1627_p2[7:0];

assign empty_134_fu_1140_p2 = (empty_74_reg_4457 + 64'd15);

assign empty_135_fu_1165_p1 = empty_134_fu_1140_p2[1:0];

assign empty_136_fu_1677_p2 = reg_412 >> p_cast395_fu_1673_p1;

assign empty_137_fu_1683_p1 = empty_136_fu_1677_p2[7:0];

assign empty_138_fu_1211_p2 = ($signed(p_cast379_reg_4450) + $signed(weights6_read_reg_4243));

assign empty_139_fu_1687_p1 = gmem_0_RDATA[29:0];

assign empty_140_fu_1235_p1 = empty_138_fu_1211_p2[1:0];

assign empty_141_fu_1731_p2 = empty_139_reg_4880 >> p_cast170_fu_1727_p1;

assign empty_142_fu_1736_p1 = gmem_0_RDATA[27:0];

assign empty_143_fu_1288_p1 = empty_73_fu_1243_p2[1:0];

assign empty_144_fu_1790_p2 = empty_142_reg_4896 >> p_cast174_fu_1786_p1;

assign empty_145_fu_1337_p2 = (empty_73_reg_4717 + 64'd1);

assign empty_146_fu_1795_p1 = gmem_0_RDATA[27:0];

assign empty_147_fu_1362_p1 = empty_145_fu_1337_p2[1:0];

assign empty_148_fu_1843_p2 = empty_146_reg_4917 >> p_cast177_fu_1839_p1;

assign empty_149_fu_1387_p2 = (empty_73_reg_4717 + 64'd2);

assign empty_150_fu_1848_p1 = gmem_0_RDATA[27:0];

assign empty_151_fu_1412_p1 = empty_149_fu_1387_p2[1:0];

assign empty_152_fu_1896_p2 = empty_150_reg_4938 >> p_cast180_fu_1892_p1;

assign empty_153_fu_1437_p2 = (empty_73_reg_4717 + 64'd3);

assign empty_154_fu_1901_p1 = gmem_0_RDATA[27:0];

assign empty_155_fu_1462_p1 = empty_153_fu_1437_p2[1:0];

assign empty_156_fu_1949_p2 = empty_154_reg_4959 >> p_cast183_fu_1945_p1;

assign empty_157_fu_1487_p2 = (empty_73_reg_4717 + 64'd4);

assign empty_158_fu_1954_p1 = gmem_0_RDATA[27:0];

assign empty_159_fu_1512_p1 = empty_157_fu_1487_p2[1:0];

assign empty_160_fu_2002_p2 = empty_158_reg_4980 >> p_cast186_fu_1998_p1;

assign empty_161_fu_1537_p2 = (empty_73_reg_4717 + 64'd5);

assign empty_162_fu_2007_p1 = gmem_0_RDATA[27:0];

assign empty_163_fu_1562_p1 = empty_161_fu_1537_p2[1:0];

assign empty_164_fu_2084_p2 = empty_162_reg_5001 >> p_cast189_fu_2080_p1;

assign empty_165_fu_1587_p2 = (empty_73_reg_4717 + 64'd6);

assign empty_166_fu_2089_p1 = gmem_0_RDATA[27:0];

assign empty_167_fu_1612_p1 = empty_165_fu_1587_p2[1:0];

assign empty_168_fu_2108_p2 = empty_166_reg_5033 >> p_cast192_fu_2104_p1;

assign empty_169_fu_1637_p2 = (empty_73_reg_4717 + 64'd7);

assign empty_170_fu_2113_p1 = gmem_0_RDATA[27:0];

assign empty_171_fu_1662_p1 = empty_169_fu_1637_p2[1:0];

assign empty_172_fu_2132_p2 = empty_170_reg_5043 >> p_cast195_fu_2128_p1;

assign empty_173_fu_1691_p2 = (empty_73_reg_4717 + 64'd8);

assign empty_174_fu_2137_p1 = gmem_0_RDATA[27:0];

assign empty_175_fu_1716_p1 = empty_173_fu_1691_p2[1:0];

assign empty_176_fu_2185_p2 = empty_174_reg_5053 >> p_cast198_fu_2181_p1;

assign empty_177_fu_1740_p2 = (empty_73_reg_4717 + 64'd9);

assign empty_178_fu_2190_p1 = gmem_0_RDATA[27:0];

assign empty_179_fu_1765_p1 = empty_177_fu_1740_p2[1:0];

assign empty_180_fu_2238_p2 = empty_178_reg_5074 >> p_cast201_fu_2234_p1;

assign empty_181_fu_1799_p2 = (empty_73_reg_4717 + 64'd10);

assign empty_182_fu_2243_p1 = gmem_0_RDATA[27:0];

assign empty_183_fu_1824_p1 = empty_181_fu_1799_p2[1:0];

assign empty_184_fu_2291_p2 = empty_182_reg_5095 >> p_cast204_fu_2287_p1;

assign empty_185_fu_1852_p2 = (empty_73_reg_4717 + 64'd11);

assign empty_186_fu_2296_p1 = gmem_0_RDATA[27:0];

assign empty_187_fu_1877_p1 = empty_185_fu_1852_p2[1:0];

assign empty_188_fu_2344_p2 = empty_186_reg_5116 >> p_cast207_fu_2340_p1;

assign empty_189_fu_1905_p2 = (empty_73_reg_4717 + 64'd12);

assign empty_190_fu_2349_p1 = gmem_0_RDATA[27:0];

assign empty_191_fu_1930_p1 = empty_189_fu_1905_p2[1:0];

assign empty_192_fu_2397_p2 = empty_190_reg_5137 >> p_cast210_fu_2393_p1;

assign empty_193_fu_1958_p2 = (empty_73_reg_4717 + 64'd13);

assign empty_194_fu_2402_p1 = gmem_0_RDATA[27:0];

assign empty_195_fu_1983_p1 = empty_193_fu_1958_p2[1:0];

assign empty_196_fu_2450_p2 = empty_194_reg_5158 >> p_cast213_fu_2446_p1;

assign empty_197_fu_2011_p2 = (empty_73_reg_4717 + 64'd14);

assign empty_198_fu_2455_p1 = gmem_0_RDATA[27:0];

assign empty_199_fu_2036_p1 = empty_197_fu_2011_p2[1:0];

assign empty_200_fu_2503_p2 = empty_198_reg_5179 >> p_cast216_fu_2499_p1;

assign empty_201_fu_2040_p2 = (empty_73_reg_4717 + 64'd15);

assign empty_202_fu_2508_p1 = gmem_0_RDATA[27:0];

assign empty_203_fu_2065_p1 = empty_201_fu_2040_p2[1:0];

assign empty_204_fu_2556_p2 = empty_202_reg_5200 >> p_cast219_fu_2552_p1;

assign empty_205_fu_1828_p1 = empty_144_fu_1790_p2[3:0];

assign empty_206_fu_1881_p1 = empty_148_fu_1843_p2[3:0];

assign empty_207_fu_1934_p1 = empty_152_fu_1896_p2[3:0];

assign empty_208_fu_1987_p1 = empty_156_fu_1949_p2[3:0];

assign empty_209_fu_2069_p1 = empty_160_fu_2002_p2[3:0];

assign empty_210_fu_2093_p1 = empty_164_fu_2084_p2[3:0];

assign empty_211_fu_2117_p1 = empty_168_fu_2108_p2[3:0];

assign empty_212_fu_2141_p1 = empty_172_fu_2132_p2[3:0];

assign empty_213_fu_2194_p1 = empty_176_fu_2185_p2[3:0];

assign empty_214_fu_2247_p1 = empty_180_fu_2238_p2[3:0];

assign empty_215_fu_2300_p1 = empty_184_fu_2291_p2[3:0];

assign empty_216_fu_2353_p1 = empty_188_fu_2344_p2[3:0];

assign empty_217_fu_2406_p1 = empty_192_fu_2397_p2[3:0];

assign empty_218_fu_2459_p1 = empty_196_fu_2450_p2[3:0];

assign empty_219_fu_2512_p1 = empty_200_fu_2503_p2[3:0];

assign empty_220_fu_2561_p1 = empty_204_fu_2556_p2[3:0];

assign empty_221_fu_2565_p1 = gmem_0_RDATA[25:0];

assign empty_222_fu_1312_p1 = empty_72_fu_1239_p2[1:0];

assign empty_223_fu_2609_p2 = empty_221_reg_5226 >> p_cast238_fu_2605_p1;

assign empty_224_fu_2145_p2 = (empty_72_reg_4698 + 64'd1);

assign empty_225_fu_2614_p1 = gmem_0_RDATA[25:0];

assign empty_226_fu_2170_p1 = empty_224_fu_2145_p2[1:0];

assign empty_227_fu_2662_p2 = empty_225_reg_5242 >> p_cast241_fu_2658_p1;

assign empty_228_fu_2198_p2 = (empty_72_reg_4698 + 64'd2);

assign empty_229_fu_2667_p1 = gmem_0_RDATA[25:0];

assign empty_230_fu_2223_p1 = empty_228_fu_2198_p2[1:0];

assign empty_231_fu_2715_p2 = empty_229_reg_5263 >> p_cast244_fu_2711_p1;

assign empty_232_fu_2251_p2 = (empty_72_reg_4698 + 64'd3);

assign empty_233_fu_2720_p1 = gmem_0_RDATA[25:0];

assign empty_234_fu_2276_p1 = empty_232_fu_2251_p2[1:0];

assign empty_235_fu_2768_p2 = empty_233_reg_5284 >> p_cast247_fu_2764_p1;

assign empty_236_fu_2304_p2 = (empty_72_reg_4698 + 64'd4);

assign empty_237_fu_2773_p1 = gmem_0_RDATA[25:0];

assign empty_238_fu_2329_p1 = empty_236_fu_2304_p2[1:0];

assign empty_239_fu_2821_p2 = empty_237_reg_5305 >> p_cast250_fu_2817_p1;

assign empty_240_fu_2357_p2 = (empty_72_reg_4698 + 64'd5);

assign empty_241_fu_2826_p1 = gmem_0_RDATA[25:0];

assign empty_242_fu_2382_p1 = empty_240_fu_2357_p2[1:0];

assign empty_243_fu_2903_p2 = empty_241_reg_5326 >> p_cast253_fu_2899_p1;

assign empty_244_fu_2410_p2 = (empty_72_reg_4698 + 64'd6);

assign empty_245_fu_2908_p1 = gmem_0_RDATA[25:0];

assign empty_246_fu_2435_p1 = empty_244_fu_2410_p2[1:0];

assign empty_247_fu_2927_p2 = empty_245_reg_5358 >> p_cast256_fu_2923_p1;

assign empty_248_fu_2463_p2 = (empty_72_reg_4698 + 64'd7);

assign empty_249_fu_2932_p1 = gmem_0_RDATA[25:0];

assign empty_250_fu_2488_p1 = empty_248_fu_2463_p2[1:0];

assign empty_251_fu_2989_p2 = empty_249_reg_5368 >> p_cast259_fu_2985_p1;

assign empty_252_fu_2516_p2 = (empty_72_reg_4698 + 64'd8);

assign empty_253_fu_2994_p1 = gmem_0_RDATA[25:0];

assign empty_254_fu_2541_p1 = empty_252_fu_2516_p2[1:0];

assign empty_255_fu_3051_p2 = empty_253_reg_5389 >> p_cast262_fu_3047_p1;

assign empty_256_fu_2569_p2 = (empty_72_reg_4698 + 64'd9);

assign empty_257_fu_3056_p1 = gmem_0_RDATA[25:0];

assign empty_258_fu_2594_p1 = empty_256_fu_2569_p2[1:0];

assign empty_259_fu_3113_p2 = empty_257_reg_5410 >> p_cast265_fu_3109_p1;

assign empty_260_fu_2618_p2 = (empty_72_reg_4698 + 64'd10);

assign empty_261_fu_3118_p1 = gmem_0_RDATA[25:0];

assign empty_262_fu_2643_p1 = empty_260_fu_2618_p2[1:0];

assign empty_263_fu_3175_p2 = empty_261_reg_5431 >> p_cast268_fu_3171_p1;

assign empty_264_fu_2671_p2 = (empty_72_reg_4698 + 64'd11);

assign empty_265_fu_3180_p1 = gmem_0_RDATA[25:0];

assign empty_266_fu_2696_p1 = empty_264_fu_2671_p2[1:0];

assign empty_267_fu_3237_p2 = empty_265_reg_5452 >> p_cast271_fu_3233_p1;

assign empty_268_fu_2724_p2 = (empty_72_reg_4698 + 64'd12);

assign empty_269_fu_3242_p1 = gmem_0_RDATA[25:0];

assign empty_270_fu_2749_p1 = empty_268_fu_2724_p2[1:0];

assign empty_271_fu_3299_p2 = empty_269_reg_5473 >> p_cast274_fu_3295_p1;

assign empty_272_fu_2777_p2 = (empty_72_reg_4698 + 64'd13);

assign empty_273_fu_3304_p1 = gmem_0_RDATA[25:0];

assign empty_274_fu_2802_p1 = empty_272_fu_2777_p2[1:0];

assign empty_275_fu_3361_p2 = empty_273_reg_5494 >> p_cast277_fu_3357_p1;

assign empty_276_fu_2830_p2 = (empty_72_reg_4698 + 64'd14);

assign empty_277_fu_3366_p1 = gmem_0_RDATA[25:0];

assign empty_278_fu_2855_p1 = empty_276_fu_2830_p2[1:0];

assign empty_279_fu_3423_p2 = empty_277_reg_5515 >> p_cast280_fu_3419_p1;

assign empty_280_fu_2859_p2 = (empty_72_reg_4698 + 64'd15);

assign empty_281_fu_3428_p1 = gmem_0_RDATA[25:0];

assign empty_282_fu_2884_p1 = empty_280_fu_2859_p2[1:0];

assign empty_283_fu_3485_p2 = empty_281_reg_5536 >> p_cast283_fu_3481_p1;

assign empty_284_fu_2647_p1 = empty_223_fu_2609_p2[1:0];

assign empty_285_fu_2700_p1 = empty_227_fu_2662_p2[1:0];

assign empty_286_fu_2753_p1 = empty_231_fu_2715_p2[1:0];

assign empty_287_fu_2806_p1 = empty_235_fu_2768_p2[1:0];

assign empty_288_fu_2888_p1 = empty_239_fu_2821_p2[1:0];

assign empty_289_fu_2912_p1 = empty_243_fu_2903_p2[1:0];

assign empty_290_fu_2936_p1 = empty_247_fu_2927_p2[1:0];

assign empty_291_fu_2998_p1 = empty_251_fu_2989_p2[1:0];

assign empty_292_fu_3060_p1 = empty_255_fu_3051_p2[1:0];

assign empty_293_fu_3122_p1 = empty_259_fu_3113_p2[1:0];

assign empty_294_fu_3184_p1 = empty_263_fu_3175_p2[1:0];

assign empty_295_fu_3246_p1 = empty_267_fu_3237_p2[1:0];

assign empty_296_fu_3308_p1 = empty_271_fu_3299_p2[1:0];

assign empty_297_fu_3370_p1 = empty_275_fu_3361_p2[1:0];

assign empty_298_fu_3432_p1 = empty_279_fu_3423_p2[1:0];

assign empty_299_fu_3490_p1 = empty_283_fu_3485_p2[1:0];

assign empty_300_fu_2949_p2 = ($signed(tmp13_cast_fu_2945_p1) + $signed(weights6_read_reg_4243));

assign empty_301_fu_3494_p1 = gmem_0_RDATA[29:0];

assign empty_302_fu_2974_p1 = empty_300_fu_2949_p2[1:0];

assign empty_303_fu_3547_p2 = empty_301_reg_5562 >> p_cast303_fu_3543_p1;

assign empty_304_fu_3011_p2 = ($signed(tmp14_cast_fu_3007_p1) + $signed(weights6_read_reg_4243));

assign empty_305_fu_3552_p1 = gmem_0_RDATA[29:0];

assign empty_306_fu_3036_p1 = empty_304_fu_3011_p2[1:0];

assign empty_307_fu_3615_p2 = empty_305_reg_5578 >> p_cast307_fu_3611_p1;

assign empty_308_fu_3073_p2 = ($signed(tmp15_cast_fu_3069_p1) + $signed(weights6_read_reg_4243));

assign empty_309_fu_3620_p1 = gmem_0_RDATA[29:0];

assign empty_310_fu_3098_p1 = empty_308_fu_3073_p2[1:0];

assign empty_311_fu_3683_p2 = empty_309_reg_5599 >> p_cast311_fu_3679_p1;

assign empty_312_fu_3135_p2 = ($signed(tmp16_cast_fu_3131_p1) + $signed(weights6_read_reg_4243));

assign empty_313_fu_3688_p1 = gmem_0_RDATA[29:0];

assign empty_314_fu_3160_p1 = empty_312_fu_3135_p2[1:0];

assign empty_315_fu_3827_p2 = empty_313_reg_5620 >> p_cast315_fu_3823_p1;

assign empty_316_fu_3197_p2 = ($signed(tmp17_cast_fu_3193_p1) + $signed(weights6_read_reg_4243));

assign empty_317_fu_3832_p1 = gmem_0_RDATA[29:0];

assign empty_318_fu_3222_p1 = empty_316_fu_3197_p2[1:0];

assign empty_319_fu_3857_p2 = empty_317_reg_5663 >> p_cast319_fu_3853_p1;

assign empty_320_fu_3259_p2 = ($signed(tmp18_cast_fu_3255_p1) + $signed(weights6_read_reg_4243));

assign empty_321_fu_3862_p1 = gmem_0_RDATA[29:0];

assign empty_322_fu_3284_p1 = empty_320_fu_3259_p2[1:0];

assign empty_323_fu_3887_p2 = empty_321_reg_5673 >> p_cast323_fu_3883_p1;

assign empty_324_fu_3321_p2 = ($signed(tmp19_cast_fu_3317_p1) + $signed(weights6_read_reg_4243));

assign empty_325_fu_3892_p1 = gmem_0_RDATA[29:0];

assign empty_326_fu_3346_p1 = empty_324_fu_3321_p2[1:0];

assign empty_327_fu_3917_p2 = empty_325_reg_5683 >> p_cast327_fu_3913_p1;

assign empty_328_fu_3383_p2 = ($signed(tmp20_cast_fu_3379_p1) + $signed(weights6_read_reg_4243));

assign empty_329_fu_3922_p1 = gmem_0_RDATA[29:0];

assign empty_330_fu_3408_p1 = empty_328_fu_3383_p2[1:0];

assign empty_331_fu_3947_p2 = empty_329_reg_5693 >> p_cast331_fu_3943_p1;

assign empty_332_fu_3445_p2 = ($signed(tmp21_cast_fu_3441_p1) + $signed(weights6_read_reg_4243));

assign empty_333_fu_3952_p1 = gmem_0_RDATA[29:0];

assign empty_334_fu_3470_p1 = empty_332_fu_3445_p2[1:0];

assign empty_335_fu_3977_p2 = empty_333_reg_5703 >> p_cast335_fu_3973_p1;

assign empty_336_fu_3507_p2 = ($signed(tmp22_cast_fu_3503_p1) + $signed(weights6_read_reg_4243));

assign empty_337_fu_3982_p1 = gmem_0_RDATA[29:0];

assign empty_338_fu_3532_p1 = empty_336_fu_3507_p2[1:0];

assign empty_339_fu_4007_p2 = empty_337_reg_5713 >> p_cast339_fu_4003_p1;

assign empty_340_fu_3565_p2 = ($signed(tmp23_cast_fu_3561_p1) + $signed(weights6_read_reg_4243));

assign empty_341_fu_4012_p1 = gmem_0_RDATA[29:0];

assign empty_342_fu_3590_p1 = empty_340_fu_3565_p2[1:0];

assign empty_343_fu_4037_p2 = empty_341_reg_5723 >> p_cast343_fu_4033_p1;

assign empty_344_fu_3633_p2 = ($signed(tmp24_cast_fu_3629_p1) + $signed(weights6_read_reg_4243));

assign empty_345_fu_4042_p1 = gmem_0_RDATA[29:0];

assign empty_346_fu_3658_p1 = empty_344_fu_3633_p2[1:0];

assign empty_347_fu_4067_p2 = empty_345_reg_5733 >> p_cast347_fu_4063_p1;

assign empty_348_fu_3701_p2 = ($signed(tmp25_cast_fu_3697_p1) + $signed(weights6_read_reg_4243));

assign empty_349_fu_4072_p1 = gmem_0_RDATA[29:0];

assign empty_350_fu_3726_p1 = empty_348_fu_3701_p2[1:0];

assign empty_351_fu_4097_p2 = empty_349_reg_5743 >> p_cast351_fu_4093_p1;

assign empty_352_fu_3739_p2 = ($signed(tmp26_cast_fu_3735_p1) + $signed(weights6_read_reg_4243));

assign empty_353_fu_4102_p1 = gmem_0_RDATA[29:0];

assign empty_354_fu_3764_p1 = empty_352_fu_3739_p2[1:0];

assign empty_355_fu_4127_p2 = empty_353_reg_5753 >> p_cast355_fu_4123_p1;

assign empty_356_fu_3777_p2 = ($signed(tmp27_cast_fu_3773_p1) + $signed(weights6_read_reg_4243));

assign empty_357_fu_4132_p1 = gmem_0_RDATA[29:0];

assign empty_358_fu_3802_p1 = empty_356_fu_3777_p2[1:0];

assign empty_359_fu_4157_p2 = empty_357_reg_5763 >> p_cast359_fu_4153_p1;

assign empty_66_fu_416_p0 = W;

assign empty_66_fu_416_p2 = empty_66_fu_416_p0 << 32'd2;

assign empty_67_fu_535_p2 = grp_fu_360_p2 << 32'd2;

assign empty_68_fu_434_p0 = W;

assign empty_68_fu_434_p2 = empty_68_fu_434_p0 << 32'd3;

assign empty_69_fu_440_p0 = W;

assign empty_69_fu_440_p2 = empty_69_fu_440_p0 << 32'd1;

assign empty_70_fu_541_p2 = grp_fu_360_p2 << 32'd3;

assign empty_71_fu_470_p0 = W;

assign empty_71_fu_470_p2 = empty_71_fu_470_p0 << 32'd4;

assign empty_72_fu_1239_p2 = ($signed(p_cast379_reg_4450) + $signed(weights2_read_reg_4233));

assign empty_73_fu_1243_p2 = ($signed(p_cast379_reg_4450) + $signed(weights4_read_reg_4238));

assign empty_74_fu_585_p2 = ($signed(p_cast379_fu_581_p1) + $signed(weights8_read_reg_4263));

assign empty_75_fu_610_p1 = empty_74_fu_585_p2[1:0];

assign empty_76_fu_901_p2 = reg_412 >> p_cast380_fu_897_p1;

assign empty_77_fu_907_p1 = empty_76_fu_901_p2[7:0];

assign empty_78_fu_629_p2 = (empty_74_reg_4457 + 64'd1);

assign empty_79_fu_654_p1 = empty_78_fu_629_p2[1:0];

assign empty_80_fu_951_p2 = reg_412 >> p_cast381_fu_947_p1;

assign empty_81_fu_957_p1 = empty_80_fu_951_p2[7:0];

assign empty_82_fu_658_p2 = (empty_74_reg_4457 + 64'd2);

assign empty_83_fu_683_p1 = empty_82_fu_658_p2[1:0];

assign empty_84_fu_1001_p2 = reg_412 >> p_cast382_fu_997_p1;

assign empty_85_fu_1007_p1 = empty_84_fu_1001_p2[7:0];

assign empty_86_fu_687_p2 = (empty_74_reg_4457 + 64'd3);

assign empty_87_fu_712_p1 = empty_86_fu_687_p2[1:0];

assign empty_88_fu_1051_p2 = reg_412 >> p_cast383_fu_1047_p1;

assign empty_89_fu_1057_p1 = empty_88_fu_1051_p2[7:0];

assign empty_90_fu_716_p2 = (empty_74_reg_4457 + 64'd4);

assign empty_91_fu_741_p1 = empty_90_fu_716_p2[1:0];

assign empty_92_fu_1101_p2 = reg_412 >> p_cast384_fu_1097_p1;

assign empty_93_fu_1107_p1 = empty_92_fu_1101_p2[7:0];

assign empty_94_fu_745_p2 = (empty_74_reg_4457 + 64'd5);

assign empty_95_fu_770_p1 = empty_94_fu_745_p2[1:0];

assign empty_96_fu_1180_p2 = reg_412 >> p_cast385_fu_1176_p1;

assign empty_97_fu_1186_p1 = empty_96_fu_1180_p2[7:0];

assign empty_98_fu_774_p2 = (empty_74_reg_4457 + 64'd6);

assign empty_99_fu_799_p1 = empty_98_fu_774_p2[1:0];

assign empty_fu_529_p2 = grp_fu_360_p2 << 32'd1;

assign grp_cnn_accelerator_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_41_3_fu_270_ap_start = grp_cnn_accelerator_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_41_3_fu_270_ap_start_reg;

assign icmp_ln39_fu_569_p2 = ((to_fu_194 == 5'd16) ? 1'b1 : 1'b0);

assign p_cast10_fu_916_p4 = {{empty_114_fu_911_p2[63:2]}};

assign p_cast11_fu_966_p4 = {{empty_118_fu_961_p2[63:2]}};

assign p_cast123_cast_fu_644_p1 = $signed(p_cast2_fu_634_p4);

assign p_cast126_cast_fu_673_p1 = $signed(p_cast3_fu_663_p4);

assign p_cast129_cast_fu_702_p1 = $signed(p_cast4_fu_692_p4);

assign p_cast12_fu_1016_p4 = {{empty_122_fu_1011_p2[63:2]}};

assign p_cast132_cast_fu_731_p1 = $signed(p_cast5_fu_721_p4);

assign p_cast135_cast_fu_760_p1 = $signed(p_cast6_fu_750_p4);

assign p_cast138_cast_fu_789_p1 = $signed(p_cast7_fu_779_p4);

assign p_cast13_fu_1066_p4 = {{empty_126_fu_1061_p2[63:2]}};

assign p_cast141_cast_fu_818_p1 = $signed(p_cast8_fu_808_p4);

assign p_cast144_cast_fu_847_p1 = $signed(p_cast9_fu_837_p4);

assign p_cast147_cast_fu_876_p1 = $signed(p_cast1_fu_866_p4);

assign p_cast14_fu_1116_p4 = {{empty_130_fu_1111_p2[63:2]}};

assign p_cast150_cast_fu_926_p1 = $signed(p_cast10_fu_916_p4);

assign p_cast153_cast_fu_976_p1 = $signed(p_cast11_fu_966_p4);

assign p_cast156_cast_fu_1026_p1 = $signed(p_cast12_fu_1016_p4);

assign p_cast159_cast_fu_1076_p1 = $signed(p_cast13_fu_1066_p4);

assign p_cast15_fu_1145_p4 = {{empty_134_fu_1140_p2[63:2]}};

assign p_cast162_cast_fu_1126_p1 = $signed(p_cast14_fu_1116_p4);

assign p_cast165_cast_fu_1155_p1 = $signed(p_cast15_fu_1145_p4);

assign p_cast168_cast_fu_1225_p1 = $signed(p_cast16_fu_1215_p4);

assign p_cast16_fu_1215_p4 = {{empty_138_fu_1211_p2[63:2]}};

assign p_cast170_fu_1727_p1 = tmp_16_fu_1720_p3;

assign p_cast172_cast_fu_1278_p1 = $signed(p_cast17_fu_1268_p4);

assign p_cast174_fu_1786_p1 = tmp_17_fu_1779_p3;

assign p_cast175_cast_fu_1352_p1 = $signed(p_cast18_fu_1342_p4);

assign p_cast177_fu_1839_p1 = tmp_18_fu_1832_p3;

assign p_cast178_cast_fu_1402_p1 = $signed(p_cast19_fu_1392_p4);

assign p_cast17_fu_1268_p4 = {{empty_73_fu_1243_p2[63:2]}};

assign p_cast180_fu_1892_p1 = tmp_19_fu_1885_p3;

assign p_cast181_cast_fu_1452_p1 = $signed(p_cast20_fu_1442_p4);

assign p_cast183_fu_1945_p1 = tmp_20_fu_1938_p3;

assign p_cast184_cast_fu_1502_p1 = $signed(p_cast21_fu_1492_p4);

assign p_cast186_fu_1998_p1 = tmp_21_fu_1991_p3;

assign p_cast187_cast_fu_1552_p1 = $signed(p_cast22_fu_1542_p4);

assign p_cast189_fu_2080_p1 = tmp_22_fu_2073_p3;

assign p_cast18_fu_1342_p4 = {{empty_145_fu_1337_p2[63:2]}};

assign p_cast190_cast_fu_1602_p1 = $signed(p_cast23_fu_1592_p4);

assign p_cast192_fu_2104_p1 = tmp_23_fu_2097_p3;

assign p_cast193_cast_fu_1652_p1 = $signed(p_cast24_fu_1642_p4);

assign p_cast195_fu_2128_p1 = tmp_24_fu_2121_p3;

assign p_cast196_cast_fu_1706_p1 = $signed(p_cast25_fu_1696_p4);

assign p_cast198_fu_2181_p1 = tmp_25_fu_2174_p3;

assign p_cast199_cast_fu_1755_p1 = $signed(p_cast26_fu_1745_p4);

assign p_cast19_fu_1392_p4 = {{empty_149_fu_1387_p2[63:2]}};

assign p_cast1_fu_866_p4 = {{empty_110_fu_861_p2[63:2]}};

assign p_cast201_fu_2234_p1 = tmp_26_fu_2227_p3;

assign p_cast202_cast_fu_1814_p1 = $signed(p_cast27_fu_1804_p4);

assign p_cast204_fu_2287_p1 = tmp_27_fu_2280_p3;

assign p_cast205_cast_fu_1867_p1 = $signed(p_cast28_fu_1857_p4);

assign p_cast207_fu_2340_p1 = tmp_28_fu_2333_p3;

assign p_cast208_cast_fu_1920_p1 = $signed(p_cast29_fu_1910_p4);

assign p_cast20_fu_1442_p4 = {{empty_153_fu_1437_p2[63:2]}};

assign p_cast210_fu_2393_p1 = tmp_29_fu_2386_p3;

assign p_cast211_cast_fu_1973_p1 = $signed(p_cast30_fu_1963_p4);

assign p_cast213_fu_2446_p1 = tmp_30_fu_2439_p3;

assign p_cast214_cast_fu_2026_p1 = $signed(p_cast31_fu_2016_p4);

assign p_cast216_fu_2499_p1 = tmp_31_fu_2492_p3;

assign p_cast217_cast_fu_2055_p1 = $signed(p_cast32_fu_2045_p4);

assign p_cast219_fu_2552_p1 = tmp_32_fu_2545_p3;

assign p_cast21_fu_1492_p4 = {{empty_157_fu_1487_p2[63:2]}};

assign p_cast22_fu_1542_p4 = {{empty_161_fu_1537_p2[63:2]}};

assign p_cast236_cast_fu_1302_p1 = $signed(p_cast33_fu_1292_p4);

assign p_cast238_fu_2605_p1 = tmp_33_fu_2598_p3;

assign p_cast239_cast_fu_2160_p1 = $signed(p_cast34_fu_2150_p4);

assign p_cast23_fu_1592_p4 = {{empty_165_fu_1587_p2[63:2]}};

assign p_cast241_fu_2658_p1 = tmp_34_fu_2651_p3;

assign p_cast242_cast_fu_2213_p1 = $signed(p_cast35_fu_2203_p4);

assign p_cast244_fu_2711_p1 = tmp_35_fu_2704_p3;

assign p_cast245_cast_fu_2266_p1 = $signed(p_cast36_fu_2256_p4);

assign p_cast247_fu_2764_p1 = tmp_36_fu_2757_p3;

assign p_cast248_cast_fu_2319_p1 = $signed(p_cast37_fu_2309_p4);

assign p_cast24_fu_1642_p4 = {{empty_169_fu_1637_p2[63:2]}};

assign p_cast250_fu_2817_p1 = tmp_37_fu_2810_p3;

assign p_cast251_cast_fu_2372_p1 = $signed(p_cast38_fu_2362_p4);

assign p_cast253_fu_2899_p1 = tmp_38_fu_2892_p3;

assign p_cast254_cast_fu_2425_p1 = $signed(p_cast39_fu_2415_p4);

assign p_cast256_fu_2923_p1 = tmp_39_fu_2916_p3;

assign p_cast257_cast_fu_2478_p1 = $signed(p_cast40_fu_2468_p4);

assign p_cast259_fu_2985_p1 = tmp_40_fu_2978_p3;

assign p_cast25_fu_1696_p4 = {{empty_173_fu_1691_p2[63:2]}};

assign p_cast260_cast_fu_2531_p1 = $signed(p_cast41_fu_2521_p4);

assign p_cast262_fu_3047_p1 = tmp_41_fu_3040_p3;

assign p_cast263_cast_fu_2584_p1 = $signed(p_cast42_fu_2574_p4);

assign p_cast265_fu_3109_p1 = tmp_42_fu_3102_p3;

assign p_cast266_cast_fu_2633_p1 = $signed(p_cast43_fu_2623_p4);

assign p_cast268_fu_3171_p1 = tmp_43_fu_3164_p3;

assign p_cast269_cast_fu_2686_p1 = $signed(p_cast44_fu_2676_p4);

assign p_cast26_fu_1745_p4 = {{empty_177_fu_1740_p2[63:2]}};

assign p_cast271_fu_3233_p1 = tmp_44_fu_3226_p3;

assign p_cast272_cast_fu_2739_p1 = $signed(p_cast45_fu_2729_p4);

assign p_cast274_fu_3295_p1 = tmp_45_fu_3288_p3;

assign p_cast275_cast_fu_2792_p1 = $signed(p_cast46_fu_2782_p4);

assign p_cast277_fu_3357_p1 = tmp_46_fu_3350_p3;

assign p_cast278_cast_fu_2845_p1 = $signed(p_cast47_fu_2835_p4);

assign p_cast27_fu_1804_p4 = {{empty_181_fu_1799_p2[63:2]}};

assign p_cast280_fu_3419_p1 = tmp_47_fu_3412_p3;

assign p_cast281_cast_fu_2874_p1 = $signed(p_cast48_fu_2864_p4);

assign p_cast283_fu_3481_p1 = tmp_48_fu_3474_p3;

assign p_cast28_fu_1857_p4 = {{empty_185_fu_1852_p2[63:2]}};

assign p_cast29_fu_1910_p4 = {{empty_189_fu_1905_p2[63:2]}};

assign p_cast2_fu_634_p4 = {{empty_78_fu_629_p2[63:2]}};

assign p_cast301_cast_fu_2964_p1 = $signed(p_cast49_fu_2954_p4);

assign p_cast303_fu_3543_p1 = tmp_49_fu_3536_p3;

assign p_cast305_cast_fu_3026_p1 = $signed(p_cast50_fu_3016_p4);

assign p_cast307_fu_3611_p1 = tmp_50_fu_3604_p3;

assign p_cast309_cast_fu_3088_p1 = $signed(p_cast51_fu_3078_p4);

assign p_cast30_fu_1963_p4 = {{empty_193_fu_1958_p2[63:2]}};

assign p_cast311_fu_3679_p1 = tmp_51_fu_3672_p3;

assign p_cast313_cast_fu_3150_p1 = $signed(p_cast52_fu_3140_p4);

assign p_cast315_fu_3823_p1 = tmp_52_fu_3816_p3;

assign p_cast317_cast_fu_3212_p1 = $signed(p_cast53_fu_3202_p4);

assign p_cast319_fu_3853_p1 = tmp_53_fu_3846_p3;

assign p_cast31_fu_2016_p4 = {{empty_197_fu_2011_p2[63:2]}};

assign p_cast321_cast_fu_3274_p1 = $signed(p_cast54_fu_3264_p4);

assign p_cast323_fu_3883_p1 = tmp_54_fu_3876_p3;

assign p_cast325_cast_fu_3336_p1 = $signed(p_cast55_fu_3326_p4);

assign p_cast327_fu_3913_p1 = tmp_55_fu_3906_p3;

assign p_cast329_cast_fu_3398_p1 = $signed(p_cast56_fu_3388_p4);

assign p_cast32_fu_2045_p4 = {{empty_201_fu_2040_p2[63:2]}};

assign p_cast331_fu_3943_p1 = tmp_56_fu_3936_p3;

assign p_cast333_cast_fu_3460_p1 = $signed(p_cast57_fu_3450_p4);

assign p_cast335_fu_3973_p1 = tmp_57_fu_3966_p3;

assign p_cast337_cast_fu_3522_p1 = $signed(p_cast58_fu_3512_p4);

assign p_cast339_fu_4003_p1 = tmp_58_fu_3996_p3;

assign p_cast33_fu_1292_p4 = {{empty_72_fu_1239_p2[63:2]}};

assign p_cast341_cast_fu_3580_p1 = $signed(p_cast59_fu_3570_p4);

assign p_cast343_fu_4033_p1 = tmp_59_fu_4026_p3;

assign p_cast345_cast_fu_3648_p1 = $signed(p_cast60_fu_3638_p4);

assign p_cast347_fu_4063_p1 = tmp_60_fu_4056_p3;

assign p_cast349_cast_fu_3716_p1 = $signed(p_cast61_fu_3706_p4);

assign p_cast34_fu_2150_p4 = {{empty_224_fu_2145_p2[63:2]}};

assign p_cast351_fu_4093_p1 = tmp_61_fu_4086_p3;

assign p_cast353_cast_fu_3754_p1 = $signed(p_cast62_fu_3744_p4);

assign p_cast355_fu_4123_p1 = tmp_62_fu_4116_p3;

assign p_cast357_cast_fu_3792_p1 = $signed(p_cast63_fu_3782_p4);

assign p_cast359_fu_4153_p1 = tmp_63_fu_4146_p3;

assign p_cast35_fu_2203_p4 = {{empty_228_fu_2198_p2[63:2]}};

assign p_cast36_fu_2256_p4 = {{empty_232_fu_2251_p2[63:2]}};

assign p_cast379_fu_581_p0 = phi_mul_fu_190;

assign p_cast379_fu_581_p1 = p_cast379_fu_581_p0;

assign p_cast37_fu_2309_p4 = {{empty_236_fu_2304_p2[63:2]}};

assign p_cast380_fu_897_p1 = tmp_4_fu_890_p3;

assign p_cast381_fu_947_p1 = tmp_6_fu_940_p3;

assign p_cast382_fu_997_p1 = tmp_8_fu_990_p3;

assign p_cast383_fu_1047_p1 = tmp_s_fu_1040_p3;

assign p_cast384_fu_1097_p1 = tmp_1_fu_1090_p3;

assign p_cast385_fu_1176_p1 = tmp_2_fu_1169_p3;

assign p_cast386_fu_1197_p1 = tmp_3_fu_1190_p3;

assign p_cast387_fu_1254_p1 = tmp_5_fu_1247_p3;

assign p_cast388_fu_1323_p1 = tmp_7_fu_1316_p3;

assign p_cast389_fu_1373_p1 = tmp_9_fu_1366_p3;

assign p_cast38_fu_2362_p4 = {{empty_240_fu_2357_p2[63:2]}};

assign p_cast390_fu_1423_p1 = tmp_10_fu_1416_p3;

assign p_cast391_fu_1473_p1 = tmp_11_fu_1466_p3;

assign p_cast392_fu_1523_p1 = tmp_12_fu_1516_p3;

assign p_cast393_fu_1573_p1 = tmp_13_fu_1566_p3;

assign p_cast394_fu_1623_p1 = tmp_14_fu_1616_p3;

assign p_cast395_fu_1673_p1 = tmp_15_fu_1666_p3;

assign p_cast39_fu_2415_p4 = {{empty_244_fu_2410_p2[63:2]}};

assign p_cast3_fu_663_p4 = {{empty_82_fu_658_p2[63:2]}};

assign p_cast40_fu_2468_p4 = {{empty_248_fu_2463_p2[63:2]}};

assign p_cast41_fu_2521_p4 = {{empty_252_fu_2516_p2[63:2]}};

assign p_cast42_fu_2574_p4 = {{empty_256_fu_2569_p2[63:2]}};

assign p_cast43_fu_2623_p4 = {{empty_260_fu_2618_p2[63:2]}};

assign p_cast44_fu_2676_p4 = {{empty_264_fu_2671_p2[63:2]}};

assign p_cast45_fu_2729_p4 = {{empty_268_fu_2724_p2[63:2]}};

assign p_cast46_fu_2782_p4 = {{empty_272_fu_2777_p2[63:2]}};

assign p_cast47_fu_2835_p4 = {{empty_276_fu_2830_p2[63:2]}};

assign p_cast48_fu_2864_p4 = {{empty_280_fu_2859_p2[63:2]}};

assign p_cast49_fu_2954_p4 = {{empty_300_fu_2949_p2[63:2]}};

assign p_cast4_fu_692_p4 = {{empty_86_fu_687_p2[63:2]}};

assign p_cast50_fu_3016_p4 = {{empty_304_fu_3011_p2[63:2]}};

assign p_cast51_fu_3078_p4 = {{empty_308_fu_3073_p2[63:2]}};

assign p_cast52_fu_3140_p4 = {{empty_312_fu_3135_p2[63:2]}};

assign p_cast53_fu_3202_p4 = {{empty_316_fu_3197_p2[63:2]}};

assign p_cast54_fu_3264_p4 = {{empty_320_fu_3259_p2[63:2]}};

assign p_cast55_fu_3326_p4 = {{empty_324_fu_3321_p2[63:2]}};

assign p_cast56_fu_3388_p4 = {{empty_328_fu_3383_p2[63:2]}};

assign p_cast57_fu_3450_p4 = {{empty_332_fu_3445_p2[63:2]}};

assign p_cast58_fu_3512_p4 = {{empty_336_fu_3507_p2[63:2]}};

assign p_cast59_fu_3570_p4 = {{empty_340_fu_3565_p2[63:2]}};

assign p_cast5_fu_721_p4 = {{empty_90_fu_716_p2[63:2]}};

assign p_cast60_fu_3638_p4 = {{empty_344_fu_3633_p2[63:2]}};

assign p_cast61_fu_3706_p4 = {{empty_348_fu_3701_p2[63:2]}};

assign p_cast62_fu_3744_p4 = {{empty_352_fu_3739_p2[63:2]}};

assign p_cast63_fu_3782_p4 = {{empty_356_fu_3777_p2[63:2]}};

assign p_cast6_fu_750_p4 = {{empty_94_fu_745_p2[63:2]}};

assign p_cast7_fu_779_p4 = {{empty_98_fu_774_p2[63:2]}};

assign p_cast8_fu_808_p4 = {{empty_102_fu_803_p2[63:2]}};

assign p_cast9_fu_837_p4 = {{empty_106_fu_832_p2[63:2]}};

assign p_cast_cast_fu_600_p1 = $signed(p_cast_fu_590_p4);

assign p_cast_fu_590_p4 = {{empty_74_fu_585_p2[63:2]}};

assign p_sub437_fu_476_p2 = (empty_71_fu_470_p2 - empty_66_fu_416_p2);

assign tmp10_fu_494_p2 = (empty_71_fu_470_p2 - empty_69_fu_440_p2);

assign tmp11_fu_500_p1 = W;

assign tmp11_fu_500_p2 = ($signed(empty_71_fu_470_p2) - $signed(tmp11_fu_500_p1));

assign tmp13_cast_fu_2945_p1 = $signed(tmp13_fu_2940_p2);

assign tmp13_fu_2940_p2 = ($signed(phi_mul_load_reg_4428) + $signed(36'd1));

assign tmp14_cast_fu_3007_p1 = $signed(tmp14_fu_3002_p2);

assign tmp14_fu_3002_p2 = ($signed(phi_mul_load_reg_4428) + $signed(36'd2));

assign tmp15_cast_fu_3069_p1 = $signed(tmp15_fu_3064_p2);

assign tmp15_fu_3064_p2 = ($signed(phi_mul_load_reg_4428) + $signed(36'd3));

assign tmp16_cast_fu_3131_p1 = $signed(tmp16_fu_3126_p2);

assign tmp16_fu_3126_p2 = ($signed(phi_mul_load_reg_4428) + $signed(36'd4));

assign tmp17_cast_fu_3193_p1 = $signed(tmp17_fu_3188_p2);

assign tmp17_fu_3188_p2 = ($signed(phi_mul_load_reg_4428) + $signed(36'd5));

assign tmp18_cast_fu_3255_p1 = $signed(tmp18_fu_3250_p2);

assign tmp18_fu_3250_p2 = ($signed(phi_mul_load_reg_4428) + $signed(36'd6));

assign tmp19_cast_fu_3317_p1 = $signed(tmp19_fu_3312_p2);

assign tmp19_fu_3312_p2 = ($signed(phi_mul_load_reg_4428) + $signed(36'd7));

assign tmp1_fu_422_p1 = W;

assign tmp1_fu_422_p2 = ($signed(empty_66_fu_416_p2) - $signed(tmp1_fu_422_p1));

assign tmp20_cast_fu_3379_p1 = $signed(tmp20_fu_3374_p2);

assign tmp20_fu_3374_p2 = ($signed(phi_mul_load_reg_4428) + $signed(36'd8));

assign tmp21_cast_fu_3441_p1 = $signed(tmp21_fu_3436_p2);

assign tmp21_fu_3436_p2 = ($signed(phi_mul_load_reg_4428) + $signed(36'd9));

assign tmp22_cast_fu_3503_p1 = $signed(tmp22_fu_3498_p2);

assign tmp22_fu_3498_p2 = ($signed(phi_mul_load_reg_4428) + $signed(36'd10));

assign tmp23_cast_fu_3561_p1 = $signed(tmp23_fu_3556_p2);

assign tmp23_fu_3556_p2 = ($signed(phi_mul_load_reg_4428) + $signed(36'd11));

assign tmp24_cast_fu_3629_p1 = $signed(tmp24_fu_3624_p2);

assign tmp24_fu_3624_p2 = ($signed(phi_mul_load_reg_4428) + $signed(36'd12));

assign tmp25_cast_fu_3697_p1 = $signed(tmp25_fu_3692_p2);

assign tmp25_fu_3692_p2 = ($signed(phi_mul_load_reg_4428) + $signed(36'd13));

assign tmp26_cast_fu_3735_p1 = $signed(tmp26_fu_3730_p2);

assign tmp26_fu_3730_p2 = ($signed(phi_mul_load_reg_4428) + $signed(36'd14));

assign tmp27_cast_fu_3773_p1 = $signed(tmp27_fu_3768_p2);

assign tmp27_fu_3768_p2 = ($signed(phi_mul_load_reg_4428) + $signed(36'd15));

assign tmp2_fu_428_p1 = W;

assign tmp2_fu_428_p2 = ($signed(empty_66_fu_416_p2) + $signed(tmp2_fu_428_p1));

assign tmp3_fu_446_p2 = (empty_68_fu_434_p2 - empty_69_fu_440_p2);

assign tmp4_fu_452_p1 = W;

assign tmp4_fu_452_p2 = ($signed(empty_68_fu_434_p2) - $signed(tmp4_fu_452_p1));

assign tmp5_fu_458_p1 = W;

assign tmp5_fu_458_p2 = ($signed(empty_68_fu_434_p2) + $signed(tmp5_fu_458_p1));

assign tmp6_fu_464_p2 = (empty_68_fu_434_p2 + empty_69_fu_440_p2);

assign tmp7_fu_482_p1 = W;

assign tmp7_fu_482_p2 = ($signed(p_sub437_fu_476_p2) - $signed(tmp7_fu_482_p1));

assign tmp9_fu_488_p1 = W;

assign tmp9_fu_488_p2 = ($signed(p_sub437_fu_476_p2) + $signed(tmp9_fu_488_p1));

assign tmp_10_fu_1416_p3 = {{empty_115_reg_4597}, {3'd0}};

assign tmp_11_fu_1466_p3 = {{empty_119_reg_4613}, {3'd0}};

assign tmp_12_fu_1516_p3 = {{empty_123_reg_4629}, {3'd0}};

assign tmp_13_fu_1566_p3 = {{empty_127_reg_4645}, {3'd0}};

assign tmp_14_fu_1616_p3 = {{empty_131_reg_4661}, {3'd0}};

assign tmp_15_fu_1666_p3 = {{empty_135_reg_4672}, {3'd0}};

assign tmp_16_fu_1720_p3 = {{empty_140_reg_4693}, {3'd0}};

assign tmp_17_fu_1779_p3 = {{empty_143_reg_4747}, {3'd0}};

assign tmp_18_fu_1832_p3 = {{empty_147_reg_4774}, {3'd0}};

assign tmp_19_fu_1885_p3 = {{empty_151_reg_4790}, {3'd0}};

assign tmp_1_fu_1090_p3 = {{empty_91_reg_4526}, {3'd0}};

assign tmp_20_fu_1938_p3 = {{empty_155_reg_4806}, {3'd0}};

assign tmp_21_fu_1991_p3 = {{empty_159_reg_4822}, {3'd0}};

assign tmp_22_fu_2073_p3 = {{empty_163_reg_4838}, {3'd0}};

assign tmp_23_fu_2097_p3 = {{empty_167_reg_4854}, {3'd0}};

assign tmp_24_fu_2121_p3 = {{empty_171_reg_4870}, {3'd0}};

assign tmp_25_fu_2174_p3 = {{empty_175_reg_4891}, {3'd0}};

assign tmp_26_fu_2227_p3 = {{empty_179_reg_4907}, {3'd0}};

assign tmp_27_fu_2280_p3 = {{empty_183_reg_4928}, {3'd0}};

assign tmp_28_fu_2333_p3 = {{empty_187_reg_4949}, {3'd0}};

assign tmp_29_fu_2386_p3 = {{empty_191_reg_4970}, {3'd0}};

assign tmp_2_fu_1169_p3 = {{empty_95_reg_4537}, {3'd0}};

assign tmp_30_fu_2439_p3 = {{empty_195_reg_4991}, {3'd0}};

assign tmp_31_fu_2492_p3 = {{empty_199_reg_5012}, {3'd0}};

assign tmp_32_fu_2545_p3 = {{empty_203_reg_5023}, {3'd0}};

assign tmp_33_fu_2598_p3 = {{empty_222_reg_4758}, {3'd0}};

assign tmp_34_fu_2651_p3 = {{empty_226_reg_5069}, {3'd0}};

assign tmp_35_fu_2704_p3 = {{empty_230_reg_5090}, {3'd0}};

assign tmp_36_fu_2757_p3 = {{empty_234_reg_5111}, {3'd0}};

assign tmp_37_fu_2810_p3 = {{empty_238_reg_5132}, {3'd0}};

assign tmp_38_fu_2892_p3 = {{empty_242_reg_5153}, {3'd0}};

assign tmp_39_fu_2916_p3 = {{empty_246_reg_5174}, {3'd0}};

assign tmp_3_fu_1190_p3 = {{empty_99_reg_4548}, {3'd0}};

assign tmp_40_fu_2978_p3 = {{empty_250_reg_5195}, {3'd0}};

assign tmp_41_fu_3040_p3 = {{empty_254_reg_5216}, {3'd0}};

assign tmp_42_fu_3102_p3 = {{empty_258_reg_5237}, {3'd0}};

assign tmp_43_fu_3164_p3 = {{empty_262_reg_5253}, {3'd0}};

assign tmp_44_fu_3226_p3 = {{empty_266_reg_5274}, {3'd0}};

assign tmp_45_fu_3288_p3 = {{empty_270_reg_5295}, {3'd0}};

assign tmp_46_fu_3350_p3 = {{empty_274_reg_5316}, {3'd0}};

assign tmp_47_fu_3412_p3 = {{empty_278_reg_5337}, {3'd0}};

assign tmp_48_fu_3474_p3 = {{empty_282_reg_5348}, {3'd0}};

assign tmp_49_fu_3536_p3 = {{empty_302_reg_5384}, {3'd0}};

assign tmp_4_fu_890_p3 = {{empty_75_reg_4482}, {3'd0}};

assign tmp_50_fu_3604_p3 = {{empty_306_reg_5405}, {3'd0}};

assign tmp_51_fu_3672_p3 = {{empty_310_reg_5426}, {3'd0}};

assign tmp_52_fu_3816_p3 = {{empty_314_reg_5447}, {3'd0}};

assign tmp_53_fu_3846_p3 = {{empty_318_reg_5468}, {3'd0}};

assign tmp_54_fu_3876_p3 = {{empty_322_reg_5489}, {3'd0}};

assign tmp_55_fu_3906_p3 = {{empty_326_reg_5510}, {3'd0}};

assign tmp_56_fu_3936_p3 = {{empty_330_reg_5531}, {3'd0}};

assign tmp_57_fu_3966_p3 = {{empty_334_reg_5552}, {3'd0}};

assign tmp_58_fu_3996_p3 = {{empty_338_reg_5573}, {3'd0}};

assign tmp_59_fu_4026_p3 = {{empty_342_reg_5589}, {3'd0}};

assign tmp_5_fu_1247_p3 = {{empty_103_reg_4559}, {3'd0}};

assign tmp_60_fu_4056_p3 = {{empty_346_reg_5610}, {3'd0}};

assign tmp_61_fu_4086_p3 = {{empty_350_reg_5631}, {3'd0}};

assign tmp_62_fu_4116_p3 = {{empty_354_reg_5642}, {3'd0}};

assign tmp_63_fu_4146_p3 = {{empty_358_reg_5653}, {3'd0}};

assign tmp_6_fu_940_p3 = {{empty_79_reg_4493}, {3'd0}};

assign tmp_7_fu_1316_p3 = {{empty_107_reg_4570}, {3'd0}};

assign tmp_8_fu_990_p3 = {{empty_83_reg_4504}, {3'd0}};

assign tmp_9_fu_1366_p3 = {{empty_111_reg_4581}, {3'd0}};

assign tmp_s_fu_1040_p3 = {{empty_87_reg_4515}, {3'd0}};

endmodule //cnn_accelerator
