Source,Target,Type,weight,year
emerge technology,topology,Directed,1,2018
emerge technology,emerge technology,Directed,1,2018
emerge technology,topology,Directed,1,2018
emerge technology,3D NoC,Directed,1,2018
emerge technology,Link,Directed,1,2018
flow control,flow control,Directed,1,2018
flow control,Emulation and Simulation/Simulator,Directed,1,2018
flow control,topology,Directed,1,2018
flow control,Routing,Directed,1,2018
flow control,flow control,Directed,1,2018
flow control,router design,Directed,1,2018
flow control,modeling,Directed,1,2018
flow control,mapping,Directed,1,2018
flow control,emerge technology,Directed,1,2018
flow control,flow control,Directed,1,2018
flow control,NoC for real-time (critical) systems,Directed,1,2018
flow control,QoS,Directed,1,2018
flow control,flow control,Directed,1,2018
flow control,router design,Directed,1,2018
flow control,flow control,Directed,1,2018
router design,topology,Directed,1,2018
router design,NoC for memory,Directed,1,2018
router design,router design,Directed,1,2018
router design,NoC for memory,Directed,1,2018
router design,topology,Directed,1,2018
router design,router design,Directed,1,2018
router design,Routing,Directed,1,2018
router design,router design,Directed,1,2018
router design,Reconfiguration,Directed,1,2018
router design,Routing,Directed,1,2018
router design,modeling,Directed,1,2018
router design,router design,Directed,1,2018
router design,NoC for manycore,Directed,1,2018
router design,modeling,Directed,1,2018
router design,Emulation and Simulation/Simulator,Directed,1,2018
router design,NoC for memory,Directed,1,2018
adaptive,mapping,Directed,1,2018
emerge technology,mapping,Directed,1,2018
countermeasure,mapping,Directed,1,2018
Routing,mapping,Directed,1,2018
security,mapping,Directed,1,2018
adaptive,security,Directed,2,2018
emerge technology,security,Directed,2,2018
countermeasure,security,Directed,2,2018
Routing,security,Directed,2,2018
security,security,Directed,2,2018
adaptive,security,Directed,2,2018
emerge technology,security,Directed,2,2018
countermeasure,security,Directed,2,2018
Routing,security,Directed,2,2018
security,security,Directed,2,2018
mapping,NoC for different applications ,Directed,1,2018
mapping,NoC for manycore,Directed,1,2018
mapping,flow control,Directed,1,2018
mapping,Routing,Directed,1,2018
mapping,NoC for architecture,Directed,1,2018
mapping,NoC for different applications ,Directed,1,2018
mapping,reconfiguration,Directed,1,2018
mapping,reconfiguration,Directed,1,2018
mapping,topology,Directed,1,2018
security,Process Variation,Directed,1,2018
security,GALS,Directed,1,2018
Hardware Trojans,Process Variation,Directed,1,2018
Hardware Trojans,GALS,Directed,1,2018
security,emerge technology,Directed,1,2018
Hardware Trojans,emerge technology,Directed,1,2018
security,router design,Directed,1,2018
security,emerge technology,Directed,1,2018
Hardware Trojans,router design,Directed,1,2018
Hardware Trojans,emerge technology,Directed,1,2018
security,side-channel attack,Directed,1,2018
security,security,Directed,1,2018
Hardware Trojans,side-channel attack,Directed,1,2018
Hardware Trojans,security,Directed,1,2018
security,Link,Directed,1,2018
security,deadlock,Directed,1,2018
security,Design space Exploration,Directed,1,2018
Hardware Trojans,Link,Directed,1,2018
Hardware Trojans,deadlock,Directed,1,2018
Hardware Trojans,Design space Exploration,Directed,1,2018
security,emerge technology,Directed,1,2018
security,Emulation and Simulation/Simulator,Directed,1,2018
Hardware Trojans,emerge technology,Directed,1,2018
Hardware Trojans,Emulation and Simulation/Simulator,Directed,1,2018
router design,reconfiguration,Directed,1,2018
router design,Routing,Directed,1,2018
deadlock,reconfiguration,Directed,1,2018
deadlock,Routing,Directed,1,2018
router design,reconfiguration,Directed,1,2018
router design,Routing,Directed,1,2018
deadlock,reconfiguration,Directed,1,2018
deadlock,Routing,Directed,1,2018
router design,reconfiguration,Directed,1,2018
deadlock,reconfiguration,Directed,1,2018
router design,deadlock,Directed,1,2018
router design,mapping,Directed,1,2018
router design,Routing,Directed,1,2018
router design,topology,Directed,1,2018
deadlock,deadlock,Directed,1,2018
deadlock,mapping,Directed,1,2018
deadlock,Routing,Directed,1,2018
deadlock,topology,Directed,1,2018
router design,deadlock,Directed,1,2018
router design,Routing,Directed,1,2018
deadlock,deadlock,Directed,1,2018
deadlock,Routing,Directed,1,2018
router design,Routing,Directed,1,2018
deadlock,Routing,Directed,1,2018
router design,Design space Exploration,Directed,1,2018
deadlock,Design space Exploration,Directed,1,2018
router design,Routing,Directed,1,2018
router design,power consumption,Directed,1,2018
router design,flow control,Directed,1,2018
router design,performance,Directed,1,2018
deadlock,Routing,Directed,1,2018
deadlock,power consumption,Directed,1,2018
deadlock,flow control,Directed,1,2018
deadlock,performance,Directed,1,2018
router design,flow control,Directed,1,2018
router design,deadlock,Directed,1,2018
deadlock,flow control,Directed,1,2018
deadlock,deadlock,Directed,1,2018
router design,router design,Directed,1,2018
router design,topology,Directed,1,2018
router design,Routing,Directed,1,2018
deadlock,router design,Directed,1,2018
deadlock,topology,Directed,1,2018
deadlock,Routing,Directed,1,2018
router design,Routing,Directed,1,2018
deadlock,Routing,Directed,1,2018
router design,Emulation and Simulation/Simulator,Directed,1,2018
router design,router design,Directed,1,2018
router design,NoC for memory,Directed,1,2018
router design,flow control,Directed,1,2018
deadlock,Emulation and Simulation/Simulator,Directed,1,2018
deadlock,router design,Directed,1,2018
deadlock,NoC for memory,Directed,1,2018
deadlock,flow control,Directed,1,2018
Routing,Reliability,Directed,1,2017
flow control,Reliability,Directed,1,2017
Routing,chip implementation,Directed,1,2017
flow control,chip implementation,Directed,1,2017
Routing,Routing,Directed,1,2017
Routing,router design,Directed,1,2017
flow control,Routing,Directed,1,2017
flow control,router design,Directed,1,2017
Routing,power/thermal management,Directed,1,2017
flow control,power/thermal management,Directed,1,2017
Routing,emerge technology,Directed,1,2017
flow control,emerge technology,Directed,1,2017
Routing,emerge technology,Directed,1,2017
flow control,emerge technology,Directed,1,2017
Routing,flow control,Directed,1,2017
Routing,topology,Directed,1,2017
flow control,flow control,Directed,1,2017
flow control,topology,Directed,1,2017
Routing,GALS,Directed,1,2017
Routing,flow control,Directed,1,2017
Routing,power consumption,Directed,1,2017
flow control,GALS,Directed,1,2017
flow control,flow control,Directed,1,2017
flow control,power consumption,Directed,1,2017
Routing,flow control,Directed,1,2017
Routing,router design,Directed,1,2017
flow control,flow control,Directed,1,2017
flow control,router design,Directed,1,2017
Routing,flow control,Directed,1,2017
Routing,router design,Directed,1,2017
flow control,flow control,Directed,1,2017
flow control,router design,Directed,1,2017
Routing,Routing,Directed,1,2017
Routing,multicast,Directed,1,2017
flow control,Routing,Directed,1,2017
flow control,multicast,Directed,1,2017
Routing,Routing,Directed,1,2017
Routing,flow control,Directed,1,2017
flow control,Routing,Directed,1,2017
flow control,flow control,Directed,1,2017
Routing,Routing,Directed,1,2017
flow control,Routing,Directed,1,2017
NoC for manycore,mapping,Directed,1,2018
NoC for manycore,testing and diagnosis,Directed,1,2018
NoC for manycore,emerge technology,Directed,1,2018
NoC for manycore,emerge technology,Directed,1,2018
NoC for manycore,testing and diagnosis,Directed,1,2018
NoC for manycore,testing and diagnosis,Directed,1,2018
NoC for manycore,emerge technology,Directed,1,2018
NoC for manycore,topology,Directed,1,2018
flow control,flow control,Directed,1,2018
flow control,topology,Directed,1,2018
flow control,Routing,Directed,1,2018
flow control,deadlock avoidance,Directed,1,2018
flow control,deadlock,Directed,1,2018
flow control,Routing,Directed,1,2018
router design,router design,Directed,1,2017
router design,flow control,Directed,1,2017
Design space Exploration,mapping,Directed,1,2017
NoC for SiP,emerge technology,Directed,1,2018
NoC for SiP,emerge technology,Directed,1,2018
NoC for SiP,topology,Directed,1,2018
NoC for SiP,flow control,Directed,1,2018
NoC for SiP,topology,Directed,1,2018
NoC for SiP,emerge technology,Directed,1,2018
NoC for SiP,NoC for SiP,Directed,1,2018
NoC for SiP,NoC for SiP,Directed,1,2018
NoC for SiP,emerge technology,Directed,1,2018
NoC for SiP,Emulation and Simulation/Simulator,Directed,1,2018
NoC for SiP,Process Variation,Directed,1,2018
NoC for SiP,GALS,Directed,1,2018
NoC for SiP,topology,Directed,1,2018
NoC for SiP,NoC for memory,Directed,1,2018
NoC for SiP,Emulation and Simulation/Simulator,Directed,1,2018
NoC for SiP,router design,Directed,1,2018
NoC for SiP,NoC for memory,Directed,1,2018
NoC for SiP,flow control,Directed,1,2018
NoC for SiP,Design space Exploration,Directed,1,2018
NoC for SiP,reconfiguration,Directed,1,2018
NoC for SiP,power consumption,Directed,1,2018
NoC for SiP,performance,Directed,1,2018
NoC for SiP,flow control,Directed,1,2018
NoC for SiP,emerge technology,Directed,1,2018
NoC for SiP,emerge technology,Directed,1,2018
NoC for SiP,topology,Directed,1,2018
NoC for SiP,Routing,Directed,1,2018
NoC for SiP,deadlock,Directed,1,2018
NoC for SiP,Emulation and Simulation/Simulator,Directed,1,2018
NoC for SiP,emerge technology,Directed,1,2018
NoC for SiP,topology,Directed,1,2018
NoC for SiP,Reliability,Directed,1,2018
NoC for SiP,emerge technology,Directed,1,2018
topology,mapping,Directed,1,2017
topology,3D NoC,Directed,1,2017
topology,mapping,Directed,1,2017
topology,heuristic,Directed,1,2017
topology,mapping,Directed,1,2017
topology,topology,Directed,1,2017
topology,temperature,Directed,1,2017
topology,mapping,Directed,1,2017
NoC for architecture,NoC for different applications,Directed,1,2017
NoC for architecture,Link,Directed,1,2017
NoC for architecture,reconfiguration,Directed,1,2017
NoC for architecture,mapping,Directed,1,2017
NoC for architecture,Routing,Directed,1,2017
emerge technology,emerge technology,Directed,1,2017
emerge technology,flow control,Directed,1,2017
emerge technology,Routing,Directed,1,2017
emerge technology,flow control,Directed,1,2017
emerge technology,Emulation and Simulation/Simulator,Directed,1,2017
emerge technology,topology,Directed,1,2017
emerge technology,Routing,Directed,1,2017
emerge technology,flow control,Directed,1,2017
emerge technology,router design,Directed,1,2017
Process Variation,flow control,Directed,1,2017
GALS,flow control,Directed,1,2017
Process Variation,Link,Directed,1,2017
Process Variation,deadlock,Directed,1,2017
Process Variation,Design space Exploration,Directed,1,2017
GALS,Link,Directed,1,2017
GALS,deadlock,Directed,1,2017
GALS,Design space Exploration,Directed,1,2017
Process Variation,power management,Directed,1,2017
GALS,power management,Directed,1,2017
Process Variation,emerge technology,Directed,1,2017
Process Variation,Emulation and Simulation/Simulator,Directed,1,2017
GALS,emerge technology,Directed,1,2017
GALS,Emulation and Simulation/Simulator,Directed,1,2017
flow control,flow control,Directed,1,2017
flow control,deadlock,Directed,1,2017
flow control,Routing,Directed,1,2017
flow control,flow control,Directed,1,2017
flow control,Routing,Directed,1,2017
flow control,Routing,Directed,1,2017
flow control,router design,Directed,1,2017
flow control,flow control,Directed,1,2017
flow control,Bufferless,Directed,1,2017
flow control,Routing,Directed,1,2017
flow control,power consumption,Directed,1,2017
flow control,flow control,Directed,1,2017
flow control,performance,Directed,1,2017
flow control,topology,Directed,1,2017
flow control,NoC for manycore,Directed,1,2017
flow control,topology,Directed,1,2017
flow control,NoC for manycore,Directed,1,2017
flow control,modeling,Directed,1,2017
Reconfiguration,modeling,Directed,1,2017
Reconfiguration,Emulation and Simulation/Simulator,Directed,1,2017
Reconfiguration,NoC for memory,Directed,1,2017
Reconfiguration,reconfiguration,Directed,1,2017
Reconfiguration,flow control,Directed,1,2017
Reconfiguration,reconfiguration,Directed,1,2017
Reconfiguration,power consumption,Directed,1,2017
Reconfiguration,performance,Directed,1,2017
Reconfiguration,flow control,Directed,1,2017
Reconfiguration,topology,Directed,1,2017
Reconfiguration,NoC for memory,Directed,1,2017
Reconfiguration,NoC for manycore,Directed,1,2017
Reconfiguration,Emulation and Simulation/Simulator,Directed,1,2017
Reconfiguration,topology,Directed,1,2017
Reconfiguration,Routing,Directed,1,2017
Reconfiguration,flow control,Directed,1,2017
Reconfiguration,router design,Directed,1,2017
Reconfiguration,reconfiguration,Directed,1,2017
Reconfiguration,Routing,Directed,1,2017
Reconfiguration,emerge technology,Directed,1,2017
Reconfiguration,Emulation and Simulation/Simulator,Directed,1,2017
Reconfiguration,power/thermal management,Directed,1,2017
Reconfiguration,emerging devices/transistors,Directed,1,2017
Reconfiguration,drowsy,Directed,1,2017
mapping,router design,Directed,1,2017
mapping,NoC for FPGA,Directed,1,2017
mapping,topology,Directed,1,2017
mapping,Link,Directed,1,2017
mapping,router design,Directed,1,2017
emerge technology,topology,Directed,1,2017
emerge technology,emerge technology,Directed,1,2017
3D NoC,topology,Directed,1,2017
3D NoC,emerge technology,Directed,1,2017
topology,topology,Directed,1,2017
topology,emerge technology,Directed,1,2017
emerge technology,emerge technology,Directed,1,2017
emerge technology,Emulation and Simulation/Simulator,Directed,1,2017
3D NoC,emerge technology,Directed,1,2017
3D NoC,Emulation and Simulation/Simulator,Directed,1,2017
topology,emerge technology,Directed,1,2017
topology,Emulation and Simulation/Simulator,Directed,1,2017
NoC for architecture,emerge technology,Directed,1,2016
NoC for real-time (critical) systems,flow control,Directed,1,2016
NoC for real-time (critical) systems,Routing,Directed,1,2016
NoC for real-time (critical) systems,router design,Directed,1,2016
NoC for real-time (critical) systems,flow control,Directed,1,2016
NoC for real-time (critical) systems,mapping,Directed,1,2016
NoC for real-time (critical) systems,modeling,Directed,1,2016
NoC for real-time (critical) systems,router design,Directed,1,2016
NoC for real-time (critical) systems,chip implementation,Directed,1,2016
NoC for real-time (critical) systems,flow control,Directed,1,2016
NoC for real-time (critical) systems,router design,Directed,1,2016
NoC for real-time (critical) systems,flow control,Directed,1,2016
NoC for real-time (critical) systems,QoS,Directed,1,2016
NoC for real-time (critical) systems,NoC for different applications,Directed,1,2016
NoC for real-time (critical) systems,NoC for manycore,Directed,1,2016
NoC for real-time (critical) systems,topology,Directed,1,2016
NoC for real-time (critical) systems,NoC for manycore,Directed,1,2016
NoC for real-time (critical) systems,flow control,Directed,1,2016
NoC for real-time (critical) systems,flow control,Directed,1,2016
NoC for real-time (critical) systems,Emulation and Simulation/Simulator,Directed,1,2016
distributed,Emulation and Simulation/Simulator,Directed,1,2014
Debug,Emulation and Simulation/Simulator,Directed,1,2014
distributed,Routing,Directed,1,2014
distributed,router design,Directed,1,2014
distributed,deadlock,Directed,1,2014
Debug,Routing,Directed,1,2014
Debug,router design,Directed,1,2014
Debug,deadlock,Directed,1,2014
energy delay product,Emulation and Simulation/Simulator,Directed,1,2014
energy delay product,topology,Directed,1,2014
energy delay product,Routing,Directed,1,2014
energy delay product,flow control,Directed,1,2014
energy delay product,router design,Directed,1,2014
energy delay product,Emulation and Simulation/Simulator,Directed,1,2014
energy delay product,NoC for manycore,Directed,1,2014
energy delay product,router design,Directed,1,2014
energy delay product,topology,Directed,1,2014
Routing,emerge technology,Directed,1,2013
Routing,topology,Directed,1,2013
emerge technology,router design,Directed,1,2018
approximate NoC,router design,Directed,1,2018
NoC for GPU,router design,Directed,1,2018
emerge technology,approximate NoC,Directed,1,2018
emerge technology,compression,Directed,1,2018
approximate NoC,approximate NoC,Directed,1,2018
approximate NoC,compression,Directed,1,2018
NoC for GPU,approximate NoC,Directed,1,2018
NoC for GPU,compression,Directed,1,2018
emerge technology,reconfiguration,Directed,1,2018
approximate NoC,reconfiguration,Directed,1,2018
NoC for GPU,reconfiguration,Directed,1,2018
emerge technology,emerge technology,Directed,1,2018
emerge technology,Emulation and Simulation/Simulator,Directed,1,2018
approximate NoC,emerge technology,Directed,1,2018
approximate NoC,Emulation and Simulation/Simulator,Directed,1,2018
NoC for GPU,emerge technology,Directed,1,2018
NoC for GPU,Emulation and Simulation/Simulator,Directed,1,2018
emerge technology,emerge technology,Directed,1,2018
approximate NoC,emerge technology,Directed,1,2018
NoC for GPU,emerge technology,Directed,1,2018
emerge technology,emerge technology,Directed,1,2018
approximate NoC,emerge technology,Directed,1,2018
NoC for GPU,emerge technology,Directed,1,2018
Reliability,NoC for manycore,Directed,1,2016
Reliability,flow control,Directed,1,2016
Reliability,router design,Directed,1,2016
Reliability,NoC for manycore,Directed,1,2016
Reliability,topology,Directed,1,2016
Reliability,NoC for manycore,Directed,1,2016
Reliability,flow control,Directed,1,2016
Reliability,deadlock,Directed,1,2016
Reliability,Reliability,Directed,1,2016
Reliability,emerge technology,Directed,1,2016
Reliability,Reliability,Directed,1,2016
Reliability,testing and diagnosis,Directed,1,2016
Reliability,Reliability,Directed,1,2016
Reliability,Routing,Directed,1,2016
Reliability,Reliability,Directed,1,2016
Reliability,Reliability,Directed,1,2016
Reliability,Routing,Directed,1,2016
Design space Exploration,emerge technology,Directed,1,2016
Design space Exploration,emerge technology,Directed,1,2016
Design space Exploration,modeling,Directed,1,2016
Design space Exploration,Emulation and Simulation/Simulator,Directed,1,2016
Design space Exploration,NoC for memory,Directed,1,2016
Routing,mapping,Directed,1,2018
Routing,router design,Directed,1,2018
Routing,topology,Directed,1,2018
Routing,Routing,Directed,1,2018
Routing,flow control,Directed,1,2018
Routing,Routing,Directed,1,2018
Routing,power consumption,Directed,1,2018
Routing,flow control,Directed,1,2018
Routing,performance,Directed,1,2018
Routing,flow control,Directed,1,2018
Routing,deadlock,Directed,1,2018
Routing,Routing,Directed,1,2018
Routing,router design,Directed,1,2018
Routing,Routing,Directed,1,2018
Routing,multicast,Directed,1,2018
emerge technology,mapping,Directed,1,2016
Link,mapping,Directed,1,2016
emerge technology,mapping,Directed,1,2016
emerge technology,flow control,Directed,1,2016
emerge technology,NoC for memory,Directed,1,2016
Link,flow control,Directed,1,2016
Link,NoC for memory,Directed,1,2016
emerge technology,flow control,Directed,1,2016
emerge technology,NoC for memory,Directed,1,2016
emerge technology,NoC for memory,Directed,1,2016
emerge technology,emerge technology,Directed,1,2016
Link,NoC for memory,Directed,1,2016
Link,emerge technology,Directed,1,2016
emerge technology,NoC for memory,Directed,1,2016
emerge technology,emerge technology,Directed,1,2016
emerge technology,flow control,Directed,1,2016
emerge technology,NoC for memory,Directed,1,2016
Link,flow control,Directed,1,2016
Link,NoC for memory,Directed,1,2016
emerge technology,flow control,Directed,1,2016
emerge technology,NoC for memory,Directed,1,2016
emerge technology,topology,Directed,1,2016
emerge technology,router design,Directed,1,2016
Link,topology,Directed,1,2016
Link,router design,Directed,1,2016
emerge technology,topology,Directed,1,2016
emerge technology,router design,Directed,1,2016
emerge technology,NoC for architecture,Directed,1,2016
Link,NoC for architecture,Directed,1,2016
emerge technology,NoC for architecture,Directed,1,2016
NoC for memory,NoC for manycore,Directed,1,2018
NoC for memory,topology,Directed,1,2018
NoC for memory,NoC for manycore,Directed,1,2018
NoC for memory,Routing,Directed,1,2018
NoC for memory,flow control,Directed,1,2018
NoC for memory,performance,Directed,1,2018
NoC for memory,NoC for memory,Directed,1,2018
NoC for memory,QoS,Directed,1,2018
NoC for memory,flow control,Directed,1,2018
NoC for memory,router design,Directed,1,2018
NoC for memory,Emulation and Simulation/Simulator,Directed,1,2018
NoC for memory,router design,Directed,1,2018
NoC for memory,NoC for memory,Directed,1,2018
NoC for memory,flow control,Directed,1,2018
NoC for different applications,topology,Directed,1,2016
NoC for different applications,emerge technology,Directed,1,2016
NoC for real-time systems,topology,Directed,1,2016
NoC for real-time systems,NoC for manycore,Directed,1,2016
delay model,topology,Directed,1,2016
delay model,NoC for manycore,Directed,1,2016
NoC for real-time systems,Routing,Directed,1,2016
delay model,Routing,Directed,1,2016
NoC for real-time systems,flow control,Directed,1,2016
NoC for real-time systems,NoC for real-time systems,Directed,1,2016
delay model,flow control,Directed,1,2016
delay model,NoC for real-time systems,Directed,1,2016
NoC for real-time systems,flow control,Directed,1,2016
NoC for real-time systems,QoS,Directed,1,2016
delay model,flow control,Directed,1,2016
delay model,QoS,Directed,1,2016
NoC for real-time systems,NoC for different applications,Directed,1,2016
delay model,NoC for different applications,Directed,1,2016
NoC for real-time systems,QoS,Directed,1,2016
NoC for real-time systems,topology,Directed,1,2016
NoC for real-time systems,Routing,Directed,1,2016
NoC for real-time systems,flow control,Directed,1,2016
delay model,QoS,Directed,1,2016
delay model,topology,Directed,1,2016
delay model,Routing,Directed,1,2016
delay model,flow control,Directed,1,2016
Routing,mapping,Directed,1,2018
Routing,mapping,Directed,1,2018
NoC for FPGA,mapping,Directed,1,2018
NoC for FPGA,mapping,Directed,1,2018
architecture,mapping,Directed,1,2018
Routing,emerge technology,Directed,1,2018
Routing,topology,Directed,1,2018
Routing,emerge technology,Directed,1,2018
Routing,topology,Directed,1,2018
NoC for FPGA,emerge technology,Directed,1,2018
NoC for FPGA,topology,Directed,1,2018
NoC for FPGA,emerge technology,Directed,1,2018
NoC for FPGA,topology,Directed,1,2018
architecture,emerge technology,Directed,1,2018
architecture,topology,Directed,1,2018
Routing,flow control,Directed,1,2018
Routing,flow control,Directed,1,2018
NoC for FPGA,flow control,Directed,1,2018
NoC for FPGA,flow control,Directed,1,2018
architecture,flow control,Directed,1,2018
Routing,router design,Directed,1,2018
Routing,router design,Directed,1,2018
NoC for FPGA,router design,Directed,1,2018
NoC for FPGA,router design,Directed,1,2018
architecture,router design,Directed,1,2018
Reconfiguration,flow control,Directed,1,2016
Reconfiguration,NI design,Directed,1,2016
flow control,flow control,Directed,1,2016
flow control,NI design,Directed,1,2016
Reconfiguration,chip implementation,Directed,1,2016
flow control,chip implementation,Directed,1,2016
Reconfiguration,modeling,Directed,1,2016
Reconfiguration,mapping,Directed,1,2016
Reconfiguration,scheduling,Directed,1,2016
flow control,modeling,Directed,1,2016
flow control,mapping,Directed,1,2016
flow control,scheduling,Directed,1,2016
security,emerge technology,Directed,1,2018
security,security,Directed,1,2018
security,NoC for memory,Directed,1,2018
security,security,Directed,1,2018
security,NoC for different applications,Directed,1,2018
security,emerge technology,Directed,1,2018
security,Emulation and Simulation/Simulator,Directed,1,2018
emerge technology,topology,Directed,1,2018
emerge technology,NoC for manycore,Directed,1,2018
approximate NoC,topology,Directed,1,2018
approximate NoC,NoC for manycore,Directed,1,2018
NoC for real-time (critical) systems,topology,Directed,1,2018
NoC for real-time (critical) systems,NoC for manycore,Directed,1,2018
emerge technology,flow control,Directed,1,2018
emerge technology,power/thermal management,Directed,1,2018
approximate NoC,flow control,Directed,1,2018
approximate NoC,power/thermal management,Directed,1,2018
NoC for real-time (critical) systems,flow control,Directed,1,2018
NoC for real-time (critical) systems,power/thermal management,Directed,1,2018
emerge technology,approximate NoC,Directed,1,2018
emerge technology,emerge technology,Directed,1,2018
emerge technology,Reliability,Directed,1,2018
approximate NoC,approximate NoC,Directed,1,2018
approximate NoC,emerge technology,Directed,1,2018
approximate NoC,Reliability,Directed,1,2018
NoC for real-time (critical) systems,approximate NoC,Directed,1,2018
NoC for real-time (critical) systems,emerge technology,Directed,1,2018
NoC for real-time (critical) systems,Reliability,Directed,1,2018
emerge technology,approximate NoC,Directed,1,2018
emerge technology,compression,Directed,1,2018
approximate NoC,approximate NoC,Directed,1,2018
approximate NoC,compression,Directed,1,2018
NoC for real-time (critical) systems,approximate NoC,Directed,1,2018
NoC for real-time (critical) systems,compression,Directed,1,2018
topology,topology,Directed,1,2016
topology,Routing,Directed,1,2016
topology,deadlock,Directed,1,2016
flow control,topology,Directed,1,2016
flow control,Routing,Directed,1,2016
flow control,deadlock,Directed,1,2016
topology,Reliability,Directed,1,2016
topology,Routing,Directed,1,2016
topology,topology,Directed,1,2016
flow control,Reliability,Directed,1,2016
flow control,Routing,Directed,1,2016
flow control,topology,Directed,1,2016
topology,performance,Directed,1,2016
topology,Reliability,Directed,1,2016
topology,Routing,Directed,1,2016
topology,topology,Directed,1,2016
flow control,performance,Directed,1,2016
flow control,Reliability,Directed,1,2016
flow control,Routing,Directed,1,2016
flow control,topology,Directed,1,2016
topology,Routing,Directed,1,2016
topology,Reliability,Directed,1,2016
topology,topology,Directed,1,2016
flow control,Routing,Directed,1,2016
flow control,Reliability,Directed,1,2016
flow control,topology,Directed,1,2016
Design space Exploration,emerge technology,Directed,1,2016
Design space Exploration,NoC for memory,Directed,1,2016
Design space Exploration,flow control,Directed,1,2016
Design space Exploration,emerge technology,Directed,1,2016
Design space Exploration,NoC for memory,Directed,1,2016
Design space Exploration,topology,Directed,1,2016
Design space Exploration,power consumption,Directed,1,2016
Design space Exploration,emerge technology,Directed,1,2016
Design space Exploration,topology,Directed,1,2016
Design space Exploration,emerge technology,Directed,1,2016
Design space Exploration,topology,Directed,1,2016
Design space Exploration,Routing,Directed,1,2016
Design space Exploration,deadlock,Directed,1,2016
Design space Exploration,Emulation and Simulation/Simulator,Directed,1,2016
Design space Exploration,emerge technology,Directed,1,2016
Design space Exploration,emerge technology,Directed,1,2016
Design space Exploration,topology,Directed,1,2016
Design space Exploration,emerge technology,Directed,1,2016
Design space Exploration,topology,Directed,1,2016
Design space Exploration,emerge technology,Directed,1,2016
Design space Exploration,emerge technology,Directed,1,2016
Design space Exploration,topology,Directed,1,2016
Design space Exploration,deadlock,Directed,1,2016
Design space Exploration,Routing,Directed,1,2016
Design space Exploration,Emulation and Simulation/Simulator,Directed,1,2016
Design space Exploration,mapping,Directed,1,2016
router design,flow control,Directed,1,2016
asynchronous,flow control,Directed,1,2016
router design,flow control,Directed,1,2016
asynchronous,flow control,Directed,1,2016
router design,GALS,Directed,1,2016
router design,flow control,Directed,1,2016
router design,power consumption,Directed,1,2016
asynchronous,GALS,Directed,1,2016
asynchronous,flow control,Directed,1,2016
asynchronous,power consumption,Directed,1,2016
router design,flow control,Directed,1,2016
router design,router design,Directed,1,2016
asynchronous,flow control,Directed,1,2016
asynchronous,router design,Directed,1,2016
power gating,NoC for manycore,Directed,1,2016
power gating,emerge technology,Directed,1,2016
power gating,Emulation and Simulation/Simulator,Directed,1,2016
power gating,Link,Directed,1,2016
power gating,router design,Directed,1,2016
power gating,modeling,Directed,1,2016
power gating,Emulation and Simulation/Simulator,Directed,1,2016
power gating,NoC for memory,Directed,1,2016
power gating,reconfiguration,Directed,1,2016
power gating,Routing,Directed,1,2016
power gating,reconfiguration,Directed,1,2016
power gating,reconfiguration,Directed,1,2016
power gating,reconfiguration,Directed,1,2016
power gating,topology,Directed,1,2016
power gating,flow control,Directed,1,2016
power gating,Reconfiguration,Directed,1,2016
power gating,router design,Directed,1,2016
power gating,NoC for manycore,Directed,1,2016
power gating,topology,Directed,1,2016
power gating,NoC for memory,Directed,1,2016
power gating,Emulation and Simulation/Simulator,Directed,1,2016
power gating,topology,Directed,1,2016
power gating,Routing,Directed,1,2016
power gating,flow control,Directed,1,2016
power gating,router design,Directed,1,2016
power gating,reconfiguration,Directed,1,2016
power gating,power consumption,Directed,1,2016
power gating,performance,Directed,1,2016
power gating,flow control,Directed,1,2016
power gating,Design space Exploration,Directed,1,2016
power management,reconfiguration,Directed,1,2016
NoC for architecture,reconfiguration,Directed,1,2016
power management,Reliability,Directed,1,2016
NoC for architecture,Reliability,Directed,1,2016
power management,NoC for different applications,Directed,1,2016
NoC for architecture,NoC for different applications,Directed,1,2016
power management,mapping,Directed,1,2016
power management,emerge technology,Directed,1,2016
power management,Link,Directed,1,2016
power management,topology,Directed,1,2016
NoC for architecture,mapping,Directed,1,2016
NoC for architecture,emerge technology,Directed,1,2016
NoC for architecture,Link,Directed,1,2016
NoC for architecture,topology,Directed,1,2016
power management,bio/ medical,Directed,1,2016
NoC for architecture,bio/ medical,Directed,1,2016
power management,NoC for different applications,Directed,1,2016
NoC for architecture,NoC for different applications,Directed,1,2016
modeling,flow control,Directed,1,2014
modeling,NoC for memory,Directed,1,2014
modeling,flow control,Directed,1,2014
modeling,emerge technology,Directed,1,2014
emerge technology,flow control,Directed,1,2014
emerge technology,router design,Directed,1,2014
emerge technology,deadlock,Directed,1,2014
emerge technology,router design,Directed,1,2014
emerge technology,Routing,Directed,1,2014
emerge technology,flow control,Directed,1,2014
emerge technology,Routing,Directed,1,2014
emerge technology,router design,Directed,1,2014
emerge technology,deadlock,Directed,1,2014
emerge technology,Routing,Directed,1,2014
emerge technology,power consumption,Directed,1,2014
emerge technology,flow control,Directed,1,2014
emerge technology,performance,Directed,1,2014
emerge technology,router design,Directed,1,2014
emerge technology,throughput,Directed,1,2014
emerge technology,distributed,Directed,1,2014
Emulation and Simulation/Simulator,Emulation and Simulation/Simulator,Directed,1,2014
Emulation and Simulation/Simulator,Emulation and Simulation/Simulator,Directed,1,2014
Emulation and Simulation/Simulator,topology,Directed,1,2014
Emulation and Simulation/Simulator,Routing,Directed,1,2014
Emulation and Simulation/Simulator,flow control,Directed,1,2014
Emulation and Simulation/Simulator,router design,Directed,1,2014
Emulation and Simulation/Simulator,Emulation and Simulation/Simulator,Directed,1,2014
Emulation and Simulation/Simulator,emerge technology,Directed,1,2014
Emulation and Simulation/Simulator,Emulation and Simulation/Simulator,Directed,1,2014
Emulation and Simulation/Simulator,Emulation and Simulation/Simulator,Directed,1,2014
Emulation and Simulation/Simulator,architecture,Directed,1,2014
flow control,emerge technology,Directed,1,2014
topology,emerge technology,Directed,1,2014
flow control,emerge technology,Directed,1,2014
flow control,topology,Directed,1,2014
flow control,Routing,Directed,1,2014
flow control,deadlock,Directed,1,2014
flow control,Emulation and Simulation/Simulator,Directed,1,2014
topology,emerge technology,Directed,1,2014
topology,topology,Directed,1,2014
topology,Routing,Directed,1,2014
topology,deadlock,Directed,1,2014
topology,Emulation and Simulation/Simulator,Directed,1,2014
flow control,router design,Directed,1,2014
flow control,Routing,Directed,1,2014
topology,router design,Directed,1,2014
topology,Routing,Directed,1,2014
flow control,emerge technology,Directed,1,2014
topology,emerge technology,Directed,1,2014
flow control,emerge technology,Directed,1,2014
topology,emerge technology,Directed,1,2014
flow control,emerge technology,Directed,1,2014
flow control,Emulation and Simulation/Simulator,Directed,1,2014
topology,emerge technology,Directed,1,2014
topology,Emulation and Simulation/Simulator,Directed,1,2014
flow control,modeling,Directed,1,2014
topology,modeling,Directed,1,2014
flow control,emerge technology,Directed,1,2014
topology,emerge technology,Directed,1,2014
flow control,topology,Directed,1,2014
topology,topology,Directed,1,2014
flow control,topology,Directed,1,2014
flow control,power consumption,Directed,1,2014
flow control,emerge technology,Directed,1,2014
topology,topology,Directed,1,2014
topology,power consumption,Directed,1,2014
topology,emerge technology,Directed,1,2014
flow control,emerge technology,Directed,1,2014
topology,emerge technology,Directed,1,2014
power management,flow control,Directed,1,2016
power management,router design,Directed,1,2016
power management,emerge technology,Directed,1,2016
power management,emerge technology,Directed,1,2016
power management,emerge technology,Directed,1,2016
power management,Emulation and Simulation/Simulator,Directed,1,2016
power management,Link,Directed,1,2016
power management,deadlock,Directed,1,2016
power management,Design space Exploration,Directed,1,2016
power/thermal management,Routing,Directed,1,2014
power/thermal management,router design,Directed,1,2014
power/thermal management,Routing,Directed,1,2014
power/thermal management,multicast,Directed,1,2014
power/thermal management,Routing,Directed,1,2014
power/thermal management,Routing,Directed,1,2014
power/thermal management,NoC for memory,Directed,1,2014
power/thermal management,emerge technology,Directed,1,2014
power/thermal management,reconfiguration,Directed,1,2014
power/thermal management,emerge technology,Directed,1,2014
power/thermal management,Emulation and Simulation/Simulator,Directed,1,2014
power/thermal management,Emulation and Simulation/Simulator,Directed,1,2014
power/thermal management,router design,Directed,1,2014
power/thermal management,NoC for memory,Directed,1,2014
power/thermal management,flow control,Directed,1,2014
modeling,modeling,Directed,1,2014
modeling,power supply noise,Directed,1,2014
modeling,router design,Directed,1,2014
modeling,flow control,Directed,1,2014
modeling,modeling,Directed,1,2014
modeling,Reliability,Directed,1,2014
multicast,Routing,Directed,1,2014
multicast,router design,Directed,1,2014
multicast,emerge technology,Directed,1,2014
multicast,Routing,Directed,1,2014
multicast,emerge technology,Directed,1,2014
emerge technology,Design space Exploration,Directed,1,2016
emerge technology,Design space Exploration,Directed,1,2016
topology,Design space Exploration,Directed,1,2016
emerge technology,deadlock,Directed,1,2016
emerge technology,deadlock,Directed,1,2016
topology,deadlock,Directed,1,2016
emerge technology,topology,Directed,1,2016
emerge technology,NoC for memory,Directed,1,2016
emerge technology,topology,Directed,1,2016
emerge technology,NoC for memory,Directed,1,2016
topology,topology,Directed,1,2016
topology,NoC for memory,Directed,1,2016
emerging devices/transistors,emerge technology,Directed,1,2016
emerging devices/transistors,Reliability,Directed,1,2016
emerging devices/transistors,testing and diagnosis,Directed,1,2016
router design,emerge technology,Directed,1,2016
router design,Reliability,Directed,1,2016
router design,testing and diagnosis,Directed,1,2016
flow control,Routing,Directed,1,2014
Routing,Routing,Directed,1,2014
flow control,Routing,Directed,1,2014
flow control,flow control,Directed,1,2014
flow control,router design,Directed,1,2014
flow control,deadlock,Directed,1,2014
Routing,flow control,Directed,1,2014
Routing,router design,Directed,1,2014
Routing,deadlock,Directed,1,2014
flow control,flow control,Directed,1,2014
flow control,router design,Directed,1,2014
flow control,deadlock,Directed,1,2014
flow control,NoC for manycore,Directed,1,2014
Routing,NoC for manycore,Directed,1,2014
flow control,NoC for manycore,Directed,1,2014
modeling,modeling,Directed,1,2014
modeling,modeling,Directed,1,2014
modeling,modeling,Directed,1,2014
modeling,traffic modeling,Directed,1,2014
reconfigurable,reconfiguration,Directed,1,2014
reconfigurable,NoC for FPGA,Directed,1,2014
Routing,reconfiguration,Directed,1,2014
Routing,NoC for FPGA,Directed,1,2014
deadlock,reconfiguration,Directed,1,2014
deadlock,NoC for FPGA,Directed,1,2014
reconfigurable,flow control,Directed,1,2014
reconfigurable,Routing,Directed,1,2014
reconfigurable,topology,Directed,1,2014
Routing,flow control,Directed,1,2014
Routing,Routing,Directed,1,2014
Routing,topology,Directed,1,2014
deadlock,flow control,Directed,1,2014
deadlock,Routing,Directed,1,2014
deadlock,topology,Directed,1,2014
flow control,flow control,Directed,1,2014
flow control,Routing,Directed,1,2014
flow control,flow control,Directed,1,2014
flow control,router design,Directed,1,2014
flow control,flow control,Directed,1,2014
flow control,modeling,Directed,1,2014
flow control,flow control,Directed,1,2014
flow control,Routing,Directed,1,2014
flow control,emerge technology,Directed,1,2014
flow control,topology,Directed,1,2014
power/thermal management,emerge technology,Directed,1,2014
power/thermal management,topology,Directed,1,2014
emerge technology,emerge technology,Directed,1,2014
emerge technology,topology,Directed,1,2014
NoC for memory,emerge technology,Directed,1,2016
power/thermal management,emerge technology,Directed,1,2016
NoC for memory,emerge technology,Directed,1,2016
NoC for memory,topology,Directed,1,2016
NoC for memory,Routing,Directed,1,2016
NoC for memory,deadlock,Directed,1,2016
NoC for memory,Emulation and Simulation/Simulator,Directed,1,2016
power/thermal management,emerge technology,Directed,1,2016
power/thermal management,topology,Directed,1,2016
power/thermal management,Routing,Directed,1,2016
power/thermal management,deadlock,Directed,1,2016
power/thermal management,Emulation and Simulation/Simulator,Directed,1,2016
NoC for memory,router design,Directed,1,2016
NoC for memory,emerge technology,Directed,1,2016
power/thermal management,router design,Directed,1,2016
power/thermal management,emerge technology,Directed,1,2016
NoC for memory,emerge technology,Directed,1,2016
power/thermal management,emerge technology,Directed,1,2016
NoC for memory,topology,Directed,1,2016
power/thermal management,topology,Directed,1,2016
NoC for memory,topology,Directed,1,2016
NoC for memory,emerge technology,Directed,1,2016
power/thermal management,topology,Directed,1,2016
power/thermal management,emerge technology,Directed,1,2016
NoC for memory,emerge technology,Directed,1,2016
power/thermal management,emerge technology,Directed,1,2016
Design space Exploration,emerge technology,Directed,1,2018
Design space Exploration,emerge technology,Directed,1,2018
Design space Exploration,emerge technology,Directed,1,2018
Design space Exploration,Routing,Directed,1,2018
Design space Exploration,emerge technology,Directed,1,2018
mapping,power/thermal management,Directed,1,2014
mapping,emerge technology,Directed,1,2014
mapping,Link,Directed,1,2014
mapping,Reliability,Directed,1,2014
mapping,reconfiguration,Directed,1,2014
mapping,power consumption,Directed,1,2014
mapping,performance,Directed,1,2014
mapping,flow control,Directed,1,2014
mapping,router design,Directed,1,2014
mapping,Reliability,Directed,1,2014
mapping,Link,Directed,1,2014
mapping,Emulation and Simulation/Simulator,Directed,1,2014
mapping,NoC for manycore,Directed,1,2014
mapping,Emulation and Simulation/Simulator,Directed,1,2014
mapping,topology,Directed,1,2014
mapping,Routing,Directed,1,2014
mapping,flow control,Directed,1,2014
mapping,router design,Directed,1,2014
mapping,Reliability,Directed,1,2014
mapping,mapping,Directed,1,2014
mapping,Link,Directed,1,2014
mapping,power/thermal management,Directed,1,2014
mapping,reconfiguration,Directed,1,2014
mapping,Routing,Directed,1,2014
mapping,Reconfiguration,Directed,1,2014
mapping,router design,Directed,1,2014
mapping,router designs,Directed,1,2014
mapping,Reliability,Directed,1,2014
mapping,router design,Directed,1,2014
mapping,topology,Directed,1,2014
mapping,Reliability,Directed,1,2014
flow control,chip implementation,Directed,1,2014
flow control,flow control,Directed,1,2014
flow control,NoC for real-time systems,Directed,1,2014
flow control,flow control,Directed,1,2014
flow control,Routing,Directed,1,2014
flow control,flow control,Directed,1,2014
flow control,NI design,Directed,1,2014
flow control,flow control,Directed,1,2014
flow control,flow control,Directed,1,2014
flow control,Routing,Directed,1,2014
flow control,flow control,Directed,1,2014
flow control,flow control,Directed,1,2014
flow control,router design,Directed,1,2014
topology,reconfiguration,Directed,1,2014
topology,Routing,Directed,1,2014
topology,topology,Directed,1,2014
topology,NoC for manycore,Directed,1,2014
NoC for SiP,emerge technology,Directed,1,2014
Verification,Verification,Directed,1,2014
testing and diagnosis,modeling,Directed,1,2014
testing and diagnosis,router design,Directed,1,2014
testing and diagnosis,router design,Directed,1,2014
testing and diagnosis,router design,Directed,1,2014
testing and diagnosis,flow control,Directed,1,2014
testing and diagnosis,router design,Directed,1,2014
testing and diagnosis,testing and diagnosis,Directed,1,2014
testing and diagnosis,testing and diagnosis,Directed,1,2014
testing and diagnosis,topology,Directed,1,2014
testing and diagnosis,NoC for manycore,Directed,1,2014
testing and diagnosis,Reliability,Directed,1,2014
testing and diagnosis,Routing,Directed,1,2014
testing and diagnosis,router design,Directed,1,2014
testing and diagnosis,deadlock,Directed,1,2014
power/thermal management,emerge technology,Directed,1,2013
Reliability,fault tolerance,Directed,1,2013
Reliability,Emulation and Simulation/Simulator,Directed,1,2013
Reliability,NoC for memory,Directed,1,2013
NoC for memory,topology,Directed,1,2013
3D NoC,topology,Directed,1,2013
NoC for real-time (critical) systems,emerge technology,Directed,1,2014
NoC for real-time (critical) systems,Reliability,Directed,1,2014
NoC for real-time (critical) systems,testing and diagnosis,Directed,1,2014
NoC for real-time (critical) systems,Reliability,Directed,1,2014
NoC for real-time (critical) systems,Reliability,Directed,1,2014
NoC for real-time (critical) systems,Reliability,Directed,1,2014
NoC for real-time (critical) systems,flow control,Directed,1,2014
NoC for real-time (critical) systems,QoS,Directed,1,2014
router design,Emulation and Simulation/Simulator,Directed,1,2014
router design,Routing,Directed,1,2014
router design,router design,Directed,1,2014
router design,flow control,Directed,1,2014
router design,router design,Directed,1,2014
router design,flow control,Directed,1,2013
router design,router design,Directed,1,2013
router design,deadlock,Directed,1,2013
router design,flow control,Directed,1,2013
router design,deadlock,Directed,1,2013
router design,mapping,Directed,1,2013
router design,QoS,Directed,1,2013
router design,area,Directed,1,2013
router design,power consumption,Directed,1,2013
router design,topology,Directed,1,2013
router design,Routing,Directed,1,2013
router design,flow control,Directed,1,2013
router design,Reconfiguration,Directed,1,2013
router design,router design,Directed,1,2013
router design,Routing,Directed,1,2013
router design,power consumption,Directed,1,2013
router design,flow control,Directed,1,2013
router design,performance,Directed,1,2013
router design,modeling,Directed,1,2013
router design,router design,Directed,1,2013
router design,router design,Directed,1,2013
router design,throughput,Directed,1,2013
router design,distributed,Directed,1,2013
Routing,topology,Directed,1,2013
Routing,Routing,Directed,1,2013
Routing,deadlock,Directed,1,2013
3D NoC,topology,Directed,1,2013
3D NoC,Routing,Directed,1,2013
3D NoC,deadlock,Directed,1,2013
Routing,emerge technology,Directed,1,2013
Routing,Emulation and Simulation/Simulator,Directed,1,2013
3D NoC,emerge technology,Directed,1,2013
3D NoC,Emulation and Simulation/Simulator,Directed,1,2013
NoC for GPU,emerge technology,Directed,1,2013
Virtual Channel,mapping,Directed,1,2013
Virtual Channel,NoC for different applications,Directed,1,2013
Virtual Channel,mapping,Directed,1,2013
Virtual Channel,Routing,Directed,1,2013
router design,mapping,Directed,1,2014
emerge technology,mapping,Directed,1,2014
router design,mapping,Directed,1,2014
emerge technology,mapping,Directed,1,2014
router design,NoC for manycore,Directed,1,2014
emerge technology,NoC for manycore,Directed,1,2014
router design,Routing,Directed,1,2014
router design,power consumption,Directed,1,2014
router design,flow control,Directed,1,2014
router design,performance,Directed,1,2014
emerge technology,Routing,Directed,1,2014
emerge technology,power consumption,Directed,1,2014
emerge technology,flow control,Directed,1,2014
emerge technology,performance,Directed,1,2014
router design,flow control,Directed,1,2014
router design,deadlock,Directed,1,2014
emerge technology,flow control,Directed,1,2014
emerge technology,deadlock,Directed,1,2014
router design,router design,Directed,1,2014
emerge technology,router design,Directed,1,2014
router design,router design,Directed,1,2014
router design,flow control,Directed,1,2014
emerge technology,router design,Directed,1,2014
emerge technology,flow control,Directed,1,2014
router design,router design,Directed,1,2014
router design,emerging devices/transistors,Directed,1,2014
emerge technology,router design,Directed,1,2014
emerge technology,emerging devices/transistors,Directed,1,2014
router design,modeling,Directed,1,2014
router design,router design,Directed,1,2014
emerge technology,modeling,Directed,1,2014
emerge technology,router design,Directed,1,2014
flow control,Routing,Directed,1,2014
flow control,flow control,Directed,1,2014
flow control,Routing,Directed,1,2014
flow control,Routing,Directed,1,2014
flow control,flow control,Directed,1,2014
flow control,Routing,Directed,1,2014
flow control,flow control,Directed,1,2014
flow control,topology,Directed,1,2014
flow control,mapping,Directed,1,2014
flow control,topology,Directed,1,2014
flow control,router design,Directed,1,2014
flow control,topology,Directed,1,2014
flow control,performance,Directed,1,2014
flow control,Reliability,Directed,1,2014
flow control,Routing,Directed,1,2014
flow control,topology,Directed,1,2014
flow control,topology,Directed,1,2014
flow control,Routing,Directed,1,2014
flow control,deadlock,Directed,1,2014
flow control,Routing,Directed,1,2014
flow control,router design,Directed,1,2014
flow control,NoC for memory,Directed,1,2014
flow control,emerge technology,Directed,1,2014
router design,Routing,Directed,1,2013
router design,router design,Directed,1,2013
router design,deadlock,Directed,1,2013
router design,router design,Directed,1,2013
router design,router design,Directed,1,2013
router design,flow control,Directed,1,2013
router design,modeling,Directed,1,2013
router design,router design,Directed,1,2013
router design,router design,Directed,1,2013
router design,flow control,Directed,1,2013
emerge technology,router design,Directed,1,2014
emerge technology,NoC for memory,Directed,1,2014
throughput,router design,Directed,1,2014
throughput,NoC for memory,Directed,1,2014
 flow control,router design,Directed,1,2014
 flow control,NoC for memory,Directed,1,2014
emerge technology,topology,Directed,1,2014
emerge technology,NoC for manycore,Directed,1,2014
throughput,topology,Directed,1,2014
throughput,NoC for manycore,Directed,1,2014
 flow control,topology,Directed,1,2014
 flow control,NoC for manycore,Directed,1,2014
emerge technology,flow control,Directed,1,2014
emerge technology,deadlock,Directed,1,2014
throughput,flow control,Directed,1,2014
throughput,deadlock,Directed,1,2014
 flow control,flow control,Directed,1,2014
 flow control,deadlock,Directed,1,2014
emerge technology,flow control,Directed,1,2014
emerge technology,Routing,Directed,1,2014
throughput,flow control,Directed,1,2014
throughput,Routing,Directed,1,2014
 flow control,flow control,Directed,1,2014
 flow control,Routing,Directed,1,2014
emerge technology,Routing,Directed,1,2014
emerge technology,flow control,Directed,1,2014
throughput,Routing,Directed,1,2014
throughput,flow control,Directed,1,2014
 flow control,Routing,Directed,1,2014
 flow control,flow control,Directed,1,2014
emerge technology,Bufferless,Directed,1,2014
throughput,Bufferless,Directed,1,2014
 flow control,Bufferless,Directed,1,2014
emerge technology,Routing,Directed,1,2014
emerge technology,power consumption,Directed,1,2014
emerge technology,flow control,Directed,1,2014
emerge technology,performance,Directed,1,2014
throughput,Routing,Directed,1,2014
throughput,power consumption,Directed,1,2014
throughput,flow control,Directed,1,2014
throughput,performance,Directed,1,2014
 flow control,Routing,Directed,1,2014
 flow control,power consumption,Directed,1,2014
 flow control,flow control,Directed,1,2014
 flow control,performance,Directed,1,2014
emerge technology,emerge technology,Directed,1,2014
emerge technology,Emulation and Simulation/Simulator,Directed,1,2014
throughput,emerge technology,Directed,1,2014
throughput,Emulation and Simulation/Simulator,Directed,1,2014
 flow control,emerge technology,Directed,1,2014
 flow control,Emulation and Simulation/Simulator,Directed,1,2014
emerge technology,flow control,Directed,1,2014
emerge technology,reconfiguration,Directed,1,2014
throughput,flow control,Directed,1,2014
throughput,reconfiguration,Directed,1,2014
 flow control,flow control,Directed,1,2014
 flow control,reconfiguration,Directed,1,2014
emerge technology,emerge technology,Directed,1,2013
adaptive,emerge technology,Directed,1,2013
architecture,emerge technology,Directed,1,2013
emerge technology,emerge technology,Directed,1,2013
adaptive,emerge technology,Directed,1,2013
architecture,emerge technology,Directed,1,2013
emerge technology,emerge technology,Directed,1,2013
adaptive,emerge technology,Directed,1,2013
architecture,emerge technology,Directed,1,2013
NoC for different applications,Emulation and Simulation/Simulator,Directed,1,2014
NoC for different applications,topology,Directed,1,2014
NoC for different applications,Routing,Directed,1,2014
NoC for different applications,flow control,Directed,1,2014
NoC for different applications,router design,Directed,1,2014
NoC for different applications,emerge technology,Directed,1,2014
NoC for different applications,modeling,Directed,1,2014
NoC for different applications,flow control,Directed,1,2014
NoC for different applications,NoC for real-time systems,Directed,1,2014
NoC for different applications,bio/ medical,Directed,1,2014
modeling,mapping,Directed,1,2013
modeling,modeling,Directed,1,2013
Emulation and Simulation/Simulator,Emulation and Simulation/Simulator,Directed,1,2013
Emulation and Simulation/Simulator,router design,Directed,1,2013
Emulation and Simulation/Simulator,NoC for memory,Directed,1,2013
Emulation and Simulation/Simulator,flow control,Directed,1,2013
Emulation and Simulation/Simulator,modeling,Directed,1,2013
Emulation and Simulation/Simulator,mapping,Directed,1,2013
Emulation and Simulation/Simulator,Emulation and Simulation/Simulator,Directed,1,2013
Emulation and Simulation/Simulator,emerge technology,Directed,1,2013
Reliability,topology,Directed,1,2014
mapping,topology,Directed,1,2014
Reliability,emerge technology,Directed,1,2014
mapping,emerge technology,Directed,1,2014
Reliability,emerge technology,Directed,1,2014
mapping,emerge technology,Directed,1,2014
Reliability,modeling,Directed,1,2014
mapping,modeling,Directed,1,2014
Reliability,flow control,Directed,1,2014
mapping,flow control,Directed,1,2014
Reliability,emerge technology,Directed,1,2014
mapping,emerge technology,Directed,1,2014
Reliability,emerge technology,Directed,1,2014
mapping,emerge technology,Directed,1,2014
topology,NoC for DSP,Directed,1,2013
topology,Routing,Directed,1,2013
topology,topology,Directed,1,2013
topology,Routing,Directed,1,2013
topology,deadlock,Directed,1,2013
topology,Routing,Directed,1,2013
topology,flow control,Directed,1,2013
topology,Routing,Directed,1,2013
topology,emerge technology,Directed,1,2013
topology,topology,Directed,1,2013
flow control,router design,Directed,1,2013
flow control,Routing,Directed,1,2013
Routing,router design,Directed,1,2013
Routing,Routing,Directed,1,2013
flow control,Routing,Directed,1,2013
flow control,deadlock,Directed,1,2013
Routing,Routing,Directed,1,2013
Routing,deadlock,Directed,1,2013
flow control,Routing,Directed,1,2013
Routing,Routing,Directed,1,2013
flow control,flow control,Directed,1,2013
flow control,Routing,Directed,1,2013
Routing,flow control,Directed,1,2013
Routing,Routing,Directed,1,2013
flow control,Routing,Directed,1,2013
flow control,performance,Directed,1,2013
flow control,flow control,Directed,1,2013
Routing,Routing,Directed,1,2013
Routing,performance,Directed,1,2013
Routing,flow control,Directed,1,2013
flow control,topology,Directed,1,2013
flow control,router design,Directed,1,2013
Routing,topology,Directed,1,2013
Routing,router design,Directed,1,2013
NoC for memory,NoC for manycore,Directed,1,2012
flow control,NoC for manycore,Directed,1,2012
NoC for memory,emerge technology,Directed,1,2012
flow control,emerge technology,Directed,1,2012
NoC for memory,modeling,Directed,1,2012
NoC for memory,router design,Directed,1,2012
flow control,modeling,Directed,1,2012
flow control,router design,Directed,1,2012
NoC for memory,router design,Directed,1,2012
flow control,router design,Directed,1,2012
NoC for memory,modeling,Directed,1,2012
NoC for memory,mapping,Directed,1,2012
flow control,modeling,Directed,1,2012
flow control,mapping,Directed,1,2012
NoC for memory,Link,Directed,1,2012
NoC for memory,power/thermal management,Directed,1,2012
flow control,Link,Directed,1,2012
flow control,power/thermal management,Directed,1,2012
NoC for memory,topology,Directed,1,2012
NoC for memory,router design,Directed,1,2012
flow control,topology,Directed,1,2012
flow control,router design,Directed,1,2012
NoC for memory,flow control,Directed,1,2012
flow control,flow control,Directed,1,2012
router design,topology,Directed,1,2013
router design,emerge technology,Directed,1,2013
router design,mapping,Directed,1,2013
router design,router design,Directed,1,2013
router design,topology,Directed,1,2013
router design,mapping,Directed,1,2013
router design,topology,Directed,1,2013
router design,topology,Directed,1,2013
router design,flow control,Directed,1,2013
router design,topology,Directed,1,2013
Link,emerge technology,Directed,1,2012
Link,topology,Directed,1,2012
Link,modeling,Directed,1,2012
Link,mapping,Directed,1,2012
Link,reconfiguration,Directed,1,2012
Link,mapping,Directed,1,2012
Link,mapping,Directed,1,2012
Link,mapping,Directed,1,2012
Link,router design,Directed,1,2012
Link,flow control,Directed,1,2012
Link,modeling,Directed,1,2012
Link,router design,Directed,1,2012
power supply noise,modeling,Directed,1,2013
NoC for different applications,emerge technology,Directed,1,2013
NoC for different applications,topology,Directed,1,2013
NoC for different applications,modeling,Directed,1,2013
power/thermal management,emerge technology,Directed,1,2012
power/thermal management,modeling,Directed,1,2012
Link,topology,Directed,1,2012
Link,Routing,Directed,1,2012
Link,emerge technology,Directed,1,2012
Reliability,topology,Directed,1,2012
Reliability,Routing,Directed,1,2012
Reliability,emerge technology,Directed,1,2012
Link,Reliability,Directed,1,2012
Reliability,Reliability,Directed,1,2012
router design,topology,Directed,1,2012
router design,emerging devices/transistors,Directed,1,2012
router design,NoC for memory,Directed,1,2012
emerging devices/transistors,topology,Directed,1,2012
emerging devices/transistors,emerging devices/transistors,Directed,1,2012
emerging devices/transistors,NoC for memory,Directed,1,2012
router design,modeling,Directed,1,2012
router design,router design,Directed,1,2012
emerging devices/transistors,modeling,Directed,1,2012
emerging devices/transistors,router design,Directed,1,2012
router design,modeling,Directed,1,2012
router design,mapping,Directed,1,2012
emerging devices/transistors,modeling,Directed,1,2012
emerging devices/transistors,mapping,Directed,1,2012
Design space Exploration,mapping,Directed,2,2012
Design space Exploration,Routing Routing,Directed,2,2012
Design space Exploration,deadlock,Directed,2,2012
emerge technology,mapping,Directed,2,2012
emerge technology,Routing Routing,Directed,2,2012
emerge technology,deadlock,Directed,2,2012
Design space Exploration,NoC for different applications,Directed,1,2012
emerge technology,NoC for different applications,Directed,1,2012
Design space Exploration,modeling,Directed,1,2012
Design space Exploration,mapping,Directed,1,2012
emerge technology,modeling,Directed,1,2012
emerge technology,mapping,Directed,1,2012
Design space Exploration,deadlock,Directed,1,2012
Design space Exploration,flow control,Directed,1,2012
emerge technology,deadlock,Directed,1,2012
emerge technology,flow control,Directed,1,2012
Design space Exploration,topology,Directed,1,2012
emerge technology,topology,Directed,1,2012
Emulation and Simulation/Simulator,Emulation and Simulation/Simulator,Directed,1,2012
Emulation and Simulation/Simulator,emerge technology,Directed,1,2012
Emulation and Simulation/Simulator,emerge technology,Directed,1,2012
Emulation and Simulation/Simulator,NoC for memory,Directed,1,2012
Emulation and Simulation/Simulator,Emulation and Simulation/Simulator,Directed,1,2012
Emulation and Simulation/Simulator,modeling,Directed,1,2012
deadlock,mapping,Directed,1,2013
topology,mapping,Directed,1,2013
deadlock,mapping,Directed,1,2013
deadlock,Routing,Directed,1,2013
deadlock,flow control,Directed,1,2013
topology,mapping,Directed,1,2013
topology,Routing,Directed,1,2013
topology,flow control,Directed,1,2013
deadlock,mapping,Directed,1,2013
topology,mapping,Directed,1,2013
deadlock,topology,Directed,1,2013
deadlock,deadlock,Directed,1,2013
deadlock,Routing,Directed,1,2013
deadlock,Emulation and Simulation/Simulator,Directed,1,2013
deadlock,mapping,Directed,1,2013
topology,topology,Directed,1,2013
topology,deadlock,Directed,1,2013
topology,Routing,Directed,1,2013
topology,Emulation and Simulation/Simulator,Directed,1,2013
topology,mapping,Directed,1,2013
deadlock,Design space Exploration,Directed,1,2013
deadlock,emerge technology,Directed,1,2013
topology,Design space Exploration,Directed,1,2013
topology,emerge technology,Directed,1,2013
deadlock,modeling,Directed,1,2013
topology,modeling,Directed,1,2013
Routing,NoC for different applications,Directed,1,2012
Routing,emerge technology,Directed,1,2012
Routing,topology,Directed,1,2012
Routing,router design,Directed,1,2012
Routing,Link,Directed,1,2012
Routing,NoC for manycore,Directed,1,2012
Routing,mapping,Directed,1,2012
fault tolerance,flow control,Directed,1,2012
fault tolerance,Emulation and Simulation/Simulator,Directed,1,2012
fault tolerance,NoC for memory,Directed,1,2012
flow control,router design,Directed,1,2012
NoC for real-time systems,router design,Directed,1,2012
flow control,NoC for realtime (critical) systems,Directed,1,2012
flow control,deadlock,Directed,1,2012
flow control,NoC for different applications,Directed,1,2012
NoC for real-time systems,NoC for realtime (critical) systems,Directed,1,2012
NoC for real-time systems,deadlock,Directed,1,2012
NoC for real-time systems,NoC for different applications,Directed,1,2012
flow control,chip implementation,Directed,1,2012
NoC for real-time systems,chip implementation,Directed,1,2012
flow control,flow control,Directed,1,2012
NoC for real-time systems,flow control,Directed,1,2012
flow control,flow control,Directed,1,2012
NoC for real-time systems,flow control,Directed,1,2012
flow control,reconfiguration,Directed,1,2012
flow control,flow control,Directed,1,2012
NoC for real-time systems,reconfiguration,Directed,1,2012
NoC for real-time systems,flow control,Directed,1,2012
flow control,flow control,Directed,1,2012
flow control,Routing,Directed,1,2012
NoC for real-time systems,flow control,Directed,1,2012
NoC for real-time systems,Routing,Directed,1,2012
flow control,Routing,Directed,1,2012
NoC for real-time systems,Routing,Directed,1,2012
flow control,mapping,Directed,1,2012
flow control,Routing,Directed,1,2012
flow control,flow control,Directed,1,2012
NoC for real-time systems,mapping,Directed,1,2012
NoC for real-time systems,Routing,Directed,1,2012
NoC for real-time systems,flow control,Directed,1,2012
security,QoS,Directed,1,2012
security,flow control,Directed,1,2012
security,router design,Directed,1,2012
modeling,emerge technology,Directed,1,2012
modeling,topology,Directed,1,2012
modeling,modeling,Directed,1,2012
modeling,modeling,Directed,1,2012
modeling,modeling,Directed,1,2012
Link,emerge technology,Directed,1,2011
Link,NoC for memory,Directed,1,2011
emerge technology,emerge technology,Directed,1,2011
emerge technology,NoC for memory,Directed,1,2011
Link,power/thermal management,Directed,1,2011
Link,Routing,Directed,1,2011
Link,Reconfiguration,Directed,1,2011
emerge technology,power/thermal management,Directed,1,2011
emerge technology,Routing,Directed,1,2011
emerge technology,Reconfiguration,Directed,1,2011
Link,NoC for different applications,Directed,1,2011
emerge technology,NoC for different applications,Directed,1,2011
Link,emerge technology,Directed,1,2011
Link,topology,Directed,1,2011
Link,Routing,Directed,1,2011
Link,deadlock,Directed,1,2011
Link,Emulation and Simulation/Simulator,Directed,1,2011
emerge technology,emerge technology,Directed,1,2011
emerge technology,topology,Directed,1,2011
emerge technology,Routing,Directed,1,2011
emerge technology,deadlock,Directed,1,2011
emerge technology,Emulation and Simulation/Simulator,Directed,1,2011
Link,topology,Directed,1,2011
Link,Link,Directed,1,2011
emerge technology,topology,Directed,1,2011
emerge technology,Link,Directed,1,2011
Link,emerge technology,Directed,1,2011
emerge technology,emerge technology,Directed,1,2011
Link,topology,Directed,1,2011
emerge technology,topology,Directed,1,2011
Verification,mapping,Directed,1,2012
Verification,flow control,Directed,1,2012
Verification,flow control,Directed,1,2012
Verification,Routing,Directed,1,2012
Verification,topology,Directed,1,2012
flow control,flow control,Directed,1,2013
flow control,Reliability,Directed,1,2013
flow control,Reliability,Directed,1,2013
flow control,Routing,Directed,1,2013
flow control,Link,Directed,1,2013
flow control,adaptive,Directed,1,2013
flow control,Routing,Directed,1,2013
flow control,flow control,Directed,1,2013
flow control,flow control,Directed,1,2013
flow control,Routing,Directed,1,2013
flow control,Reliability,Directed,1,2013
Emulation and Simulation/Simulator,topology,Directed,1,2012
Emulation and Simulation/Simulator,Emulation and Simulation/Simulator,Directed,1,2012
Emulation and Simulation/Simulator,router design,Directed,1,2012
Emulation and Simulation/Simulator,NoC for memory,Directed,1,2012
Emulation and Simulation/Simulator,flow control,Directed,1,2012
Emulation and Simulation/Simulator,modeling,Directed,1,2012
Emulation and Simulation/Simulator,router design,Directed,1,2012
Emulation and Simulation/Simulator,Routing,Directed,1,2012
Emulation and Simulation/Simulator,router design,Directed,1,2012
Emulation and Simulation/Simulator,router design,Directed,1,2012
Emulation and Simulation/Simulator,topology,Directed,1,2012
Emulation and Simulation/Simulator,Routing,Directed,1,2012
Emulation and Simulation/Simulator,Routing,Directed,1,2012
Emulation and Simulation/Simulator,power consumption,Directed,1,2012
Emulation and Simulation/Simulator,flow control,Directed,1,2012
Emulation and Simulation/Simulator,performance,Directed,1,2012
mapping,flow control,Directed,1,2012
mapping,router design,Directed,1,2012
mapping,flow control,Directed,1,2012
emerge technology,Routing,Directed,1,2012
emerge technology,deadlock,Directed,1,2012
Link,flow control,Directed,1,2012
Link,Routing,Directed,1,2012
adaptive,flow control,Directed,1,2012
adaptive,Routing,Directed,1,2012
Routing,flow control,Directed,1,2012
Routing,Routing,Directed,1,2012
flow control,flow control,Directed,1,2012
flow control,Routing,Directed,1,2012
flow control,flow control,Directed,1,2012
flow control,Routing,Directed,1,2012
Routing,flow control,Directed,1,2012
Routing,Routing,Directed,1,2012
Link,Routing,Directed,1,2012
Link,performance,Directed,1,2012
Link,flow control,Directed,1,2012
adaptive,Routing,Directed,1,2012
adaptive,performance,Directed,1,2012
adaptive,flow control,Directed,1,2012
Routing,Routing,Directed,1,2012
Routing,performance,Directed,1,2012
Routing,flow control,Directed,1,2012
flow control,Routing,Directed,1,2012
flow control,performance,Directed,1,2012
flow control,flow control,Directed,1,2012
flow control,Routing,Directed,1,2012
flow control,performance,Directed,1,2012
flow control,flow control,Directed,1,2012
Routing,Routing,Directed,1,2012
Routing,performance,Directed,1,2012
Routing,flow control,Directed,1,2012
Link,Routing,Directed,1,2012
Link,deadlock,Directed,1,2012
adaptive,Routing,Directed,1,2012
adaptive,deadlock,Directed,1,2012
Routing,Routing,Directed,1,2012
Routing,deadlock,Directed,1,2012
flow control,Routing,Directed,1,2012
flow control,deadlock,Directed,1,2012
flow control,Routing,Directed,1,2012
flow control,deadlock,Directed,1,2012
Routing,Routing,Directed,1,2012
Routing,deadlock,Directed,1,2012
Link,Reliability,Directed,1,2012
adaptive,Reliability,Directed,1,2012
Routing,Reliability,Directed,1,2012
flow control,Reliability,Directed,1,2012
flow control,Reliability,Directed,1,2012
Routing,Reliability,Directed,1,2012
Link,Reliability,Directed,1,2012
Link,Routing,Directed,1,2012
adaptive,Reliability,Directed,1,2012
adaptive,Routing,Directed,1,2012
Routing,Reliability,Directed,1,2012
Routing,Routing,Directed,1,2012
flow control,Reliability,Directed,1,2012
flow control,Routing,Directed,1,2012
flow control,Reliability,Directed,1,2012
flow control,Routing,Directed,1,2012
Routing,Reliability,Directed,1,2012
Routing,Routing,Directed,1,2012
emerge technology,topology,Directed,1,2011
emerge technology,mapping,Directed,1,2011
Link,topology,Directed,1,2011
Link,mapping,Directed,1,2011
emerge technology,mapping,Directed,1,2011
emerge technology,flow control,Directed,1,2011
emerge technology,emerge technology,Directed,1,2011
Link,mapping,Directed,1,2011
Link,flow control,Directed,1,2011
Link,emerge technology,Directed,1,2011
emerge technology,mapping,Directed,1,2011
emerge technology,Routing Routing,Directed,1,2011
emerge technology,deadlock,Directed,1,2011
Link,mapping,Directed,1,2011
Link,Routing Routing,Directed,1,2011
Link,deadlock,Directed,1,2011
emerge technology,mapping,Directed,1,2011
emerge technology,emerge technology,Directed,1,2011
Link,mapping,Directed,1,2011
Link,emerge technology,Directed,1,2011
emerge technology,mapping,Directed,1,2011
emerge technology,power consumption,Directed,1,2011
Link,mapping,Directed,1,2011
Link,power consumption,Directed,1,2011
emerge technology,mapping,Directed,1,2011
Link,mapping,Directed,1,2011
emerge technology,mapping,Directed,1,2011
emerge technology,Routing,Directed,1,2011
Link,mapping,Directed,1,2011
Link,Routing,Directed,1,2011
emerge technology,mapping,Directed,1,2011
emerge technology,emerge technology,Directed,1,2011
emerge technology,Link,Directed,1,2011
emerge technology,topology,Directed,1,2011
Link,mapping,Directed,1,2011
Link,emerge technology,Directed,1,2011
Link,Link,Directed,1,2011
Link,topology,Directed,1,2011
topology,mapping,Directed,1,2012
Reliability,mapping,Directed,1,2012
topology,topology,Directed,1,2012
topology,emerge technology,Directed,1,2012
topology,mapping,Directed,1,2012
Reliability,topology,Directed,1,2012
Reliability,emerge technology,Directed,1,2012
Reliability,mapping,Directed,1,2012
topology,Design space Exploration,Directed,1,2012
Reliability,Design space Exploration,Directed,1,2012
topology,mapping,Directed,1,2012
topology,3D NoC,Directed,1,2012
Reliability,mapping,Directed,1,2012
Reliability,3D NoC,Directed,1,2012
topology,Routing,Directed,1,2012
topology,deadlock,Directed,1,2012
Reliability,Routing,Directed,1,2012
Reliability,deadlock,Directed,1,2012
Design space Exploration,modeling,Directed,1,2011
Design space Exploration,mapping,Directed,1,2011
Design space Exploration,NoC for manycore,Directed,1,2011
NoC for memory,topology,Directed,1,2012
NoC for memory,mapping,Directed,1,2012
NoC for memory,QoS,Directed,1,2012
NoC for memory,area,Directed,1,2012
NoC for memory,power consumption,Directed,1,2012
NoC for memory,topology,Directed,1,2012
NoC for memory,modeling,Directed,1,2012
NoC for memory,mapping,Directed,1,2012
NoC for memory,Routing,Directed,1,2012
NoC for memory,topology,Directed,1,2012
NoC for memory,Routing,Directed,1,2012
NoC for memory,power consumption,Directed,1,2012
NoC for memory,flow control,Directed,1,2012
NoC for memory,performance,Directed,1,2012
NoC for memory,router design,Directed,1,2012
NoC for memory,topology,Directed,1,2012
NoC for memory,router designs,Directed,1,2012
emerge technology,emerge technology,Directed,1,2012
emerge technology,NoC for memory,Directed,1,2012
Emulation and Simulation/Simulator,emerge technology,Directed,1,2012
Emulation and Simulation/Simulator,NoC for memory,Directed,1,2012
emerge technology,emerge technology,Directed,1,2012
emerge technology,NoC for memory,Directed,1,2012
Emulation and Simulation/Simulator,emerge technology,Directed,1,2012
Emulation and Simulation/Simulator,NoC for memory,Directed,1,2012
emerge technology,topology,Directed,1,2012
Emulation and Simulation/Simulator,topology,Directed,1,2012
emerge technology,Emulation and Simulation/Simulator,Directed,1,2012
emerge technology,router design,Directed,1,2012
emerge technology,NoC for memory,Directed,1,2012
emerge technology,flow control,Directed,1,2012
Emulation and Simulation/Simulator,Emulation and Simulation/Simulator,Directed,1,2012
Emulation and Simulation/Simulator,router design,Directed,1,2012
Emulation and Simulation/Simulator,NoC for memory,Directed,1,2012
Emulation and Simulation/Simulator,flow control,Directed,1,2012
emerge technology,Emulation and Simulation/Simulator,Directed,1,2012
Emulation and Simulation/Simulator,Emulation and Simulation/Simulator,Directed,1,2012
emerge technology,emerge technology,Directed,1,2012
Emulation and Simulation/Simulator,emerge technology,Directed,1,2012
emerge technology,modeling,Directed,1,2012
emerge technology,router design,Directed,1,2012
Emulation and Simulation/Simulator,modeling,Directed,1,2012
Emulation and Simulation/Simulator,router design,Directed,1,2012
emerge technology,modeling,Directed,1,2012
Emulation and Simulation/Simulator,modeling,Directed,1,2012
emerge technology,modeling,Directed,1,2012
emerge technology,mapping,Directed,1,2012
Emulation and Simulation/Simulator,modeling,Directed,1,2012
Emulation and Simulation/Simulator,mapping,Directed,1,2012
emerge technology,emerge technology,Directed,1,2012
emerge technology,Emulation and Simulation/Simulator,Directed,1,2012
Emulation and Simulation/Simulator,emerge technology,Directed,1,2012
Emulation and Simulation/Simulator,Emulation and Simulation/Simulator,Directed,1,2012
emerge technology,emerge technology,Directed,1,2012
Emulation and Simulation/Simulator,emerge technology,Directed,1,2012
emerge technology,emerge technology,Directed,1,2012
emerge technology,topology,Directed,1,2012
Emulation and Simulation/Simulator,emerge technology,Directed,1,2012
Emulation and Simulation/Simulator,topology,Directed,1,2012
Reliability,topology,Directed,1,2012
Reliability,NoC for manycore,Directed,1,2012
Reliability,emerge technology,Directed,1,2012
Reliability,testing and diagnosis,Directed,1,2012
Reliability,Reliability,Directed,1,2012
Reliability,Reliability,Directed,1,2012
Reliability,Reliability,Directed,1,2012
Reliability,reconfiguration,Directed,1,2012
Reliability,Routing,Directed,1,2012
Reliability,mapping,Directed,1,2012
deadlock-avoidance,Emulation and Simulation/Simulator,Directed,1,2011
avoidance,Emulation and Simulation/Simulator,Directed,1,2011
Deadlock-avoidance,Emulation and Simulation/Simulator,Directed,1,2011
migration,Emulation and Simulation/Simulator,Directed,1,2011
migration,Emulation and Simulation/Simulator,Directed,1,2011
deadlock,Emulation and Simulation/Simulator,Directed,1,2011
emerge technology,emerge technology,Directed,1,2011
emerge technology,emerge technology,Directed,1,2011
mapping,emerge technology,Directed,1,2011
emerge technology,Link,Directed,1,2011
emerge technology,Process Variation,Directed,1,2011
emerge technology,Link,Directed,1,2011
emerge technology,Process Variation,Directed,1,2011
mapping,Link,Directed,1,2011
mapping,Process Variation,Directed,1,2011
emerge technology,Reliability,Directed,1,2011
emerge technology,Reliability,Directed,1,2011
mapping,Reliability,Directed,1,2011
emerge technology,Reliability,Directed,1,2011
emerge technology,Reliability,Directed,1,2011
mapping,Reliability,Directed,1,2011
emerge technology,fault tolerance,Directed,1,2011
emerge technology,mapping,Directed,1,2011
emerge technology,emerge technology,Directed,1,2011
emerge technology,fault tolerance,Directed,1,2011
emerge technology,mapping,Directed,1,2011
emerge technology,emerge technology,Directed,1,2011
mapping,fault tolerance,Directed,1,2011
mapping,mapping,Directed,1,2011
mapping,emerge technology,Directed,1,2011
emerge technology,Routing,Directed,1,2011
emerge technology,Routing,Directed,1,2011
mapping,Routing,Directed,1,2011
emerge technology,performance,Directed,1,2011
emerge technology,topology,Directed,1,2011
emerge technology,Reliability,Directed,1,2011
emerge technology,performance,Directed,1,2011
emerge technology,topology,Directed,1,2011
emerge technology,Reliability,Directed,1,2011
mapping,performance,Directed,1,2011
mapping,topology,Directed,1,2011
mapping,Reliability,Directed,1,2011
emerge technology,Reliability,Directed,1,2011
emerge technology,Reliability,Directed,1,2011
mapping,Reliability,Directed,1,2011
emerge technology,NoC for manycore,Directed,1,2011
emerge technology,NoC for manycore,Directed,1,2011
mapping,NoC for manycore,Directed,1,2011
emerge technology,Reliability,Directed,1,2011
emerge technology,Routing,Directed,1,2011
emerge technology,Reliability,Directed,1,2011
emerge technology,Routing,Directed,1,2011
mapping,Reliability,Directed,1,2011
mapping,Routing,Directed,1,2011
emerge technology,deadlock,Directed,1,2011
emerge technology,flow control,Directed,1,2011
emerge technology,deadlock,Directed,1,2011
emerge technology,flow control,Directed,1,2011
mapping,deadlock,Directed,1,2011
mapping,flow control,Directed,1,2011
router design,topology,Directed,1,2011
flow control,topology,Directed,1,2011
router design,flow control,Directed,1,2011
flow control,flow control,Directed,1,2011
router design,mapping,Directed,1,2011
flow control,mapping,Directed,1,2011
router design,router design,Directed,1,2011
flow control,router design,Directed,1,2011
router design,flow control,Directed,1,2011
flow control,flow control,Directed,1,2011
router design,router design,Directed,1,2011
router design,topology,Directed,1,2011
router design,Routing,Directed,1,2011
flow control,router design,Directed,1,2011
flow control,topology,Directed,1,2011
flow control,Routing,Directed,1,2011
router design,topology,Directed,1,2011
router design,router design,Directed,1,2011
flow control,topology,Directed,1,2011
flow control,router design,Directed,1,2011
router design,emerge technology,Directed,1,2011
router design,mapping,Directed,1,2011
flow control,emerge technology,Directed,1,2011
flow control,mapping,Directed,1,2011
router design,emerge technology,Directed,1,2011
flow control,emerge technology,Directed,1,2011
flow control,NoC for manycore,Directed,1,2011
flow control,modeling,Directed,1,2011
flow control,mapping,Directed,1,2011
flow control,Routing,Directed,1,2011
flow control,router design,Directed,1,2011
flow control,flow control,Directed,1,2011
flow control,router design,Directed,1,2011
flow control,router design,Directed,1,2011
flow control,topology,Directed,1,2011
power management,emerge technology,Directed,1,2011
power management,modeling,Directed,1,2011
mapping,topology,Directed,1,2011
mapping,NoC for manycore,Directed,1,2011
mapping,mapping,Directed,1,2011
mapping,Routing,Directed,1,2011
mapping,Reliability,Directed,1,2011
Routing,mapping,Directed,1,2011
flow control,QoS,Directed,1,2011
flow control,topology,Directed,1,2011
flow control,Routing,Directed,1,2011
flow control,flow control,Directed,1,2011
flow control,flow control,Directed,1,2011
flow control,flow control,Directed,1,2011
topology,emerge technology,Directed,1,2011
topology,emerge technology,Directed,1,2011
topology,topology,Directed,1,2011
topology,Routing,Directed,1,2011
topology,deadlock,Directed,1,2011
topology,Emulation and Simulation/Simulator,Directed,1,2011
topology,Routing,Directed,1,2011
topology,flow control,Directed,1,2011
topology,emerge technology,Directed,1,2011
topology,emerge technology,Directed,1,2011
topology,topology,Directed,1,2011
topology,power consumption,Directed,1,2011
topology,emerge technology,Directed,1,2011
topology,topology,Directed,1,2011
testing and diagnosis,Reliability,Directed,1,2011
testing and diagnosis,Link,Directed,1,2011
testing and diagnosis,Reliability,Directed,1,2011
testing and diagnosis,Reliability,Directed,1,2011
testing and diagnosis,Reliability,Directed,1,2011
testing and diagnosis,Routing,Directed,1,2011
testing and diagnosis,Reliability,Directed,1,2011
testing and diagnosis,Reliability,Directed,1,2011
testing and diagnosis,Reliability,Directed,1,2011
testing and diagnosis,topology,Directed,1,2011
testing and diagnosis,Routing,Directed,1,2011
testing and diagnosis,emerge technology,Directed,1,2011
testing and diagnosis,Emulation and Simulation/Simulator,Directed,1,2011
testing and diagnosis,router design,Directed,1,2011
testing and diagnosis,NoC for memory,Directed,1,2011
testing and diagnosis,flow control,Directed,1,2011
power modeling,NoC for manycore,Directed,1,2011
power modeling,Reliability,Directed,1,2011
power modeling,router design,Directed,1,2011
power modeling,flow control,Directed,1,2011
power modeling,router design,Directed,1,2011
power modeling,topology,Directed,1,2011
power modeling,Routing,Directed,1,2011
power modeling,flow control,Directed,1,2011
power modeling,NoC for memory,Directed,1,2011
power modeling,emerge technology,Directed,1,2011
power modeling,emerge technology,Directed,1,2011
power modeling,emerge technology,Directed,1,2011
power modeling,router design,Directed,1,2011
power modeling,topology,Directed,1,2011
power modeling,Routing,Directed,1,2011
power modeling,router design,Directed,1,2011
power modeling,Emulation and Simulation/Simulator,Directed,1,2011
power modeling,router design,Directed,1,2011
power modeling,NoC for memory,Directed,1,2011
power modeling,flow control,Directed,1,2011
power modeling,Emulation and Simulation/Simulator,Directed,1,2011
power modeling,modeling,Directed,1,2011
power modeling,Emulation and Simulation/Simulator,Directed,1,2011
Reliability,mapping,Directed,1,2011
topology,mapping,Directed,1,2011
Reliability,topology,Directed,1,2011
topology,topology,Directed,1,2011
Reliability,emerge technology,Directed,1,2011
topology,emerge technology,Directed,1,2011
Reliability,mapping,Directed,1,2011
Reliability,emerge technology,Directed,1,2011
Reliability,flow control,Directed,1,2011
topology,mapping,Directed,1,2011
topology,emerge technology,Directed,1,2011
topology,flow control,Directed,1,2011
Reliability,emerge technology,Directed,1,2011
topology,emerge technology,Directed,1,2011
Reliability,router design,Directed,1,2011
topology,router design,Directed,1,2011
packet encoding,NoC for manycore,Directed,1,2011
emerge technology,NoC for manycore,Directed,1,2011
packet encoding,modeling,Directed,1,2011
packet encoding,mapping,Directed,1,2011
emerge technology,modeling,Directed,1,2011
emerge technology,mapping,Directed,1,2011
packet encoding,compression,Directed,1,2011
emerge technology,compression,Directed,1,2011
flow control,modeling,Directed,1,2011
flow control,flow control,Directed,1,2011
flow control,modeling,Directed,1,2011
flow control,Routing,Directed,1,2011
Emulation and Simulation/Simulator,flow control,Directed,1,2012
Emulation and Simulation/Simulator,Routing,Directed,1,2012
Emulation and Simulation/Simulator,NoC for manycore,Directed,1,2012
Emulation and Simulation/Simulator,router design,Directed,1,2012
Emulation and Simulation/Simulator,Routing,Directed,1,2012
Emulation and Simulation/Simulator,Routing,Directed,1,2012
Emulation and Simulation/Simulator,performance,Directed,1,2012
Emulation and Simulation/Simulator,flow control,Directed,1,2012
Emulation and Simulation/Simulator,power/thermal management,Directed,1,2012
Emulation and Simulation/Simulator,power/thermal management,Directed,1,2012
security,NoC for manycore,Directed,1,2011
security,Routing,Directed,1,2011
security,router design,Directed,1,2011
security,flow control,Directed,1,2011
security,topology,Directed,1,2011
security,deadlock,Directed,1,2011
security,Routing,Directed,1,2011
security,Emulation and Simulation/Simulator,Directed,1,2011
security,mapping,Directed,1,2011
security,router design,Directed,1,2011
security,flow control,Directed,1,2011
security,flow control,Directed,1,2011
security,flow control,Directed,1,2011
security,modeling,Directed,1,2011
security,mapping,Directed,1,2011
Routing,deadlock,Directed,1,2011
Routing,Routing,Directed,1,2011
Routing,Routing,Directed,1,2011
Routing,deadlock,Directed,1,2011
Routing,topology,Directed,1,2011
Routing,Routing,Directed,1,2011
Routing,Link,Directed,1,2011
flow control,emerge technology,Directed,1,2013
flow control,topology,Directed,1,2013
flow control,Routing,Directed,1,2013
flow control,deadlock,Directed,1,2013
flow control,Emulation and Simulation/Simulator,Directed,1,2013
flow control,emerge technology,Directed,1,2013
flow control,topology,Directed,1,2013
flow control,router design,Directed,1,2013
flow control,emerge technology,Directed,1,2013
flow control,router design,Directed,1,2013
flow control,flow control,Directed,1,2013
flow control,emerge technology,Directed,1,2013
flow control,mapping,Directed,1,2011
deadlock,mapping,Directed,1,2011
Routing,mapping,Directed,1,2011
flow control,QoS,Directed,1,2011
flow control,topology,Directed,1,2011
flow control,Routing,Directed,1,2011
flow control,flow control,Directed,1,2011
deadlock,QoS,Directed,1,2011
deadlock,topology,Directed,1,2011
deadlock,Routing,Directed,1,2011
deadlock,flow control,Directed,1,2011
Routing,QoS,Directed,1,2011
Routing,topology,Directed,1,2011
Routing,Routing,Directed,1,2011
Routing,flow control,Directed,1,2011
flow control,flow control,Directed,1,2011
flow control,Routing,Directed,1,2011
flow control,topology,Directed,1,2011
deadlock,flow control,Directed,1,2011
deadlock,Routing,Directed,1,2011
deadlock,topology,Directed,1,2011
Routing,flow control,Directed,1,2011
Routing,Routing,Directed,1,2011
Routing,topology,Directed,1,2011
mapping,topology,Directed,1,2011
mapping,flow control,Directed,1,2011
mapping,QoS,Directed,1,2011
mapping,Routing,Directed,1,2011
mapping,mapping,Directed,1,2011
mapping,flow control,Directed,1,2011
router design,NoC for manycore,Directed,1,2011
Design space Exploration,QoS,Directed,1,2011
Design space Exploration,topology,Directed,1,2011
Design space Exploration,Routing,Directed,1,2011
Design space Exploration,flow control,Directed,1,2011
Design space Exploration,Verification,Directed,1,2011
Design space Exploration,mapping,Directed,1,2011
Design space Exploration,mapping,Directed,1,2011
Design space Exploration,NoC for memory,Directed,1,2011
Design space Exploration,NoC for FPGA,Directed,1,2011
Design space Exploration,topology,Directed,1,2011
Design space Exploration,physical design,Directed,1,2011
Design space Exploration,modeling,Directed,1,2011
Design space Exploration,emerge technology,Directed,1,2011
Design space Exploration,topology,Directed,1,2011
Design space Exploration,emerge technology,Directed,1,2011
Reliability,emerge technology,Directed,1,2011
Reliability,mapping,Directed,1,2011
Reliability,Reliability,Directed,1,2011
Reliability,Routing,Directed,1,2011
Reliability,Reliability,Directed,1,2011
Reliability,router design,Directed,1,2011
Reliability,throughput,Directed,1,2011
Reliability,distributed,Directed,1,2011
Reliability,topology,Directed,1,2011
Reliability,NoC for manycore,Directed,1,2011
modeling,modeling,Directed,1,2011
modeling,Emulation and Simulation/Simulator,Directed,1,2011
Link,Routing,Directed,1,2011
Link,deadlock,Directed,1,2011
Link,mapping,Directed,1,2011
Link,emerge technology,Directed,1,2011
Link,flow control,Directed,1,2011
flow control,NoC for manycore,Directed,1,2010
flow control,mapping,Directed,1,2010
flow control,emerge technology,Directed,1,2010
flow control,Link,Directed,1,2010
flow control,topology,Directed,1,2010
flow control,topology,Directed,1,2010
flow control,deadlock,Directed,1,2010
flow control,Routing,Directed,1,2010
flow control,Emulation and Simulation/Simulator,Directed,1,2010
flow control,mapping,Directed,1,2010
flow control,router design,Directed,1,2010
flow control,flow control,Directed,1,2010
flow control,flow control,Directed,1,2010
flow control,modeling,Directed,1,2010
flow control,modeling,Directed,1,2010
flow control,modeling,Directed,1,2010
flow control,mapping,Directed,1,2010
flow control,NoC for manycore,Directed,1,2010
flow control,mapping,Directed,1,2010
flow control,Routing Routing,Directed,1,2010
flow control,deadlock,Directed,1,2010
bio-circuits,traffic modeling,Directed,1,2011
bio-circuits,emerge technology,Directed,1,2011
mapping,mapping,Directed,1,2010
3D NoC,mapping,Directed,1,2010
mapping,topology,Directed,1,2010
3D NoC,topology,Directed,1,2010
mapping,mapping,Directed,1,2010
mapping,topology,Directed,1,2010
3D NoC,mapping,Directed,1,2010
3D NoC,topology,Directed,1,2010
mapping,NoC for manycore,Directed,1,2010
3D NoC,NoC for manycore,Directed,1,2010
mapping,router design,Directed,1,2010
mapping,topology,Directed,1,2010
3D NoC,router design,Directed,1,2010
3D NoC,topology,Directed,1,2010
NoC for memory,NoC for memory,Directed,1,2010
NoC for memory,NoC for memory,Directed,1,2010
NoC for memory,router design,Directed,1,2010
NoC for memory,Routing,Directed,1,2010
NoC for memory,flow control,Directed,1,2010
NoC for memory,Routing,Directed,1,2010
NoC for memory,modeling,Directed,1,2010
NoC for memory,router design,Directed,1,2010
topology,topology,Directed,1,2010
topology,NoC for manycore,Directed,1,2010
flow control,emerge technology,Directed,1,2010
NoC for different applications,router design,Directed,1,2010
NoC for different applications,emerge technology,Directed,1,2010
router design,flow control,Directed,1,2010
router design,router design,Directed,1,2010
router design,NoC for manycore,Directed,1,2010
topology,flow control,Directed,1,2010
topology,router design,Directed,1,2010
topology,NoC for manycore,Directed,1,2010
Routing,flow control,Directed,1,2010
Routing,router design,Directed,1,2010
Routing,NoC for manycore,Directed,1,2010
router design,GALS,Directed,1,2010
router design,flow control,Directed,1,2010
topology,GALS,Directed,1,2010
topology,flow control,Directed,1,2010
Routing,GALS,Directed,1,2010
Routing,flow control,Directed,1,2010
router design,topology,Directed,2,2010
router design,router design,Directed,2,2010
topology,topology,Directed,2,2010
topology,router design,Directed,2,2010
Routing,topology,Directed,2,2010
Routing,router design,Directed,2,2010
router design,router design,Directed,1,2010
topology,router design,Directed,1,2010
Routing,router design,Directed,1,2010
router design,flow control,Directed,1,2010
router design,router design,Directed,1,2010
router design,QoS,Directed,1,2010
router design,flow control,Directed,1,2010
topology,flow control,Directed,1,2010
topology,router design,Directed,1,2010
topology,QoS,Directed,1,2010
topology,flow control,Directed,1,2010
Routing,flow control,Directed,1,2010
Routing,router design,Directed,1,2010
Routing,QoS,Directed,1,2010
Routing,flow control,Directed,1,2010
router design,topology,Directed,1,2010
topology,topology,Directed,1,2010
Routing,topology,Directed,1,2010
flow control,topology,Directed,1,2010
flow control,NoC for manycore,Directed,1,2010
QoS,topology,Directed,1,2010
QoS,NoC for manycore,Directed,1,2010
flow control,flow control,Directed,1,2010
QoS,flow control,Directed,1,2010
flow control,flow control,Directed,1,2010
QoS,flow control,Directed,1,2010
flow control,QoS,Directed,1,2010
flow control,topology,Directed,1,2010
flow control,Routing,Directed,1,2010
flow control,flow control,Directed,1,2010
QoS,QoS,Directed,1,2010
QoS,topology,Directed,1,2010
QoS,Routing,Directed,1,2010
QoS,flow control,Directed,1,2010
flow control,QoS,Directed,1,2010
flow control,flow control,Directed,1,2010
flow control,router design,Directed,1,2010
QoS,QoS,Directed,1,2010
QoS,flow control,Directed,1,2010
QoS,router design,Directed,1,2010
Design space Exploration,Emulation and Simulation/Simulator,Directed,1,2010
Design space Exploration,router design,Directed,1,2010
Design space Exploration,NoC for memory,Directed,1,2010
Design space Exploration,flow control,Directed,1,2010
Design space Exploration,flow control,Directed,1,2010
Design space Exploration,router design,Directed,1,2010
Design space Exploration,NoC for manycore,Directed,1,2010
Design space Exploration,topology,Directed,1,2010
Design space Exploration,modeling,Directed,1,2010
Design space Exploration,mapping,Directed,1,2010
Design space Exploration,topology,Directed,1,2010
Design space Exploration,router design,Directed,1,2010
Design space Exploration,flow control,Directed,1,2010
Design space Exploration,topology,Directed,1,2010
Design space Exploration,NoC for manycore,Directed,1,2010
flow control,emerge technology,Directed,1,2010
power/thermal management,mapping,Directed,1,2010
Routing,mapping,Directed,1,2010
Reconfiguration,mapping,Directed,1,2010
power/thermal management,emerge technology,Directed,1,2010
Routing,emerge technology,Directed,1,2010
Reconfiguration,emerge technology,Directed,1,2010
power/thermal management,NoC for manycore,Directed,1,2010
Routing,NoC for manycore,Directed,1,2010
Reconfiguration,NoC for manycore,Directed,1,2010
power/thermal management,emerge technology,Directed,1,2010
power/thermal management,topology,Directed,1,2010
power/thermal management,Routing,Directed,1,2010
power/thermal management,deadlock,Directed,1,2010
power/thermal management,Emulation and Simulation/Simulator,Directed,1,2010
Routing,emerge technology,Directed,1,2010
Routing,topology,Directed,1,2010
Routing,Routing,Directed,1,2010
Routing,deadlock,Directed,1,2010
Routing,Emulation and Simulation/Simulator,Directed,1,2010
Reconfiguration,emerge technology,Directed,1,2010
Reconfiguration,topology,Directed,1,2010
Reconfiguration,Routing,Directed,1,2010
Reconfiguration,deadlock,Directed,1,2010
Reconfiguration,Emulation and Simulation/Simulator,Directed,1,2010
power/thermal management,emerge technology,Directed,1,2010
Routing,emerge technology,Directed,1,2010
Reconfiguration,emerge technology,Directed,1,2010
power/thermal management,emerge technology,Directed,1,2010
Routing,emerge technology,Directed,1,2010
Reconfiguration,emerge technology,Directed,1,2010
power/thermal management,topology,Directed,1,2010
Routing,topology,Directed,1,2010
Reconfiguration,topology,Directed,1,2010
power/thermal management,emerge technology,Directed,1,2010
Routing,emerge technology,Directed,1,2010
Reconfiguration,emerge technology,Directed,1,2010
modeling,router design,Directed,1,2011
Bufferless,deadlock,Directed,1,2010
Bufferless,flow control,Directed,1,2010
Bufferless,modeling,Directed,1,2010
Bufferless,mapping,Directed,1,2010
Bufferless,topology,Directed,1,2010
Bufferless,Routing,Directed,1,2010
Bufferless,power consumption,Directed,1,2010
Bufferless,flow control,Directed,1,2010
Bufferless,performance,Directed,1,2010
Bufferless,router design,Directed,1,2010
Bufferless,flow control,Directed,1,2010
Bufferless,modeling,Directed,1,2010
Bufferless,router design,Directed,1,2010
Bufferless,router design,Directed,1,2010
Bufferless,topology,Directed,1,2010
Emulation and Simulation/Simulator,mapping,Directed,1,2011
Reliability,mapping,Directed,1,2011
Emulation and Simulation/Simulator,emerge technology,Directed,1,2011
Reliability,emerge technology,Directed,1,2011
topology,mapping,Directed,1,2010
topology,emerge technology,Directed,1,2010
topology,Link,Directed,1,2010
topology,topology,Directed,1,2010
topology,Routing,Directed,1,2010
topology,Routing,Directed,1,2010
topology,flow control,Directed,1,2010
topology,QoS,Directed,1,2010
topology,topology,Directed,1,2010
topology,Routing,Directed,1,2010
topology,flow control,Directed,1,2010
topology,modeling,Directed,1,2010
topology,mapping,Directed,1,2010
flow control,topology,Directed,1,2010
flow control,Routing,Directed,1,2010
flow control,emerge technology,Directed,1,2010
flow control,flow control,Directed,1,2010
flow control,NoC for memory,Directed,1,2010
flow control,NoC for memory,Directed,1,2010
flow control,deadlock,Directed,1,2010
flow control,flow control,Directed,1,2010
Reconfiguration,flow control,Directed,1,2010
Reconfiguration,power/thermal management,Directed,1,2010
router design,flow control,Directed,1,2010
router design,power/thermal management,Directed,1,2010
Reconfiguration,reconfiguration,Directed,1,2010
Reconfiguration,Routing,Directed,1,2010
router design,reconfiguration,Directed,1,2010
router design,Routing,Directed,1,2010
Reconfiguration,topology,Directed,1,2010
Reconfiguration,NoC for manycore,Directed,1,2010
router design,topology,Directed,1,2010
router design,NoC for manycore,Directed,1,2010
emerge technology,NoC for manycore,Directed,1,2010
NI design,NoC for manycore,Directed,1,2010
emerge technology,mapping,Directed,1,2010
NI design,mapping,Directed,1,2010
emerge technology,NoC for memory,Directed,1,2010
NI design,NoC for memory,Directed,1,2010
emerge technology,router design,Directed,1,2010
NI design,router design,Directed,1,2010
emerge technology,flow control,Directed,1,2010
NI design,flow control,Directed,1,2010
Reliability,router design,Directed,1,2010
Reliability,Reliability,Directed,1,2010
Reliability,Reliability,Directed,1,2010
Reliability,Reliability,Directed,1,2010
router design,flow control,Directed,1,2010
router design,topology,Directed,1,2010
router design,NoC for manycore,Directed,1,2010
router design,emerge technology,Directed,1,2010
router design,NoC for manycore,Directed,1,2010
router design,router design,Directed,1,2010
router design,topology,Directed,1,2010
Routing,mapping,Directed,1,2010
Routing,flow control,Directed,1,2010
Routing,Routing,Directed,1,2010
Routing,NoC for memory,Directed,1,2010
Routing,NoC for different applications,Directed,1,2010
Routing,topology,Directed,1,2010
Routing,flow control,Directed,1,2010
Routing,QoS,Directed,1,2010
Routing,Routing,Directed,1,2010
Routing,modeling,Directed,1,2010
Routing,Design space Exploration,Directed,1,2010
traffic modeling,Routing,Directed,1,2010
traffic modeling,power consumption,Directed,1,2010
traffic modeling,flow control,Directed,1,2010
traffic modeling,performance,Directed,1,2010
traffic modeling,modeling,Directed,1,2010
Reliability,Reliability,Directed,1,2010
emerge technology,Link,Directed,1,2010
Link,Link,Directed,1,2010
emerge technology,Link,Directed,1,2010
Link,Link,Directed,1,2010
delay,Link,Directed,1,2010
temperature,Link,Directed,1,2010
emerge technology,router design,Directed,1,2010
emerge technology,topology,Directed,1,2010
Link,router design,Directed,1,2010
Link,topology,Directed,1,2010
emerge technology,router design,Directed,1,2010
emerge technology,topology,Directed,1,2010
Link,router design,Directed,1,2010
Link,topology,Directed,1,2010
delay,router design,Directed,1,2010
delay,topology,Directed,1,2010
temperature,router design,Directed,1,2010
temperature,topology,Directed,1,2010
emerge technology,Reliability,Directed,1,2010
Link,Reliability,Directed,1,2010
emerge technology,Reliability,Directed,1,2010
Link,Reliability,Directed,1,2010
delay,Reliability,Directed,1,2010
temperature,Reliability,Directed,1,2010
emerge technology,modeling,Directed,1,2010
Link,modeling,Directed,1,2010
emerge technology,modeling,Directed,1,2010
Link,modeling,Directed,1,2010
delay,modeling,Directed,1,2010
temperature,modeling,Directed,1,2010
emerge technology,Reliability,Directed,1,2010
Link,Reliability,Directed,1,2010
emerge technology,Reliability,Directed,1,2010
Link,Reliability,Directed,1,2010
delay,Reliability,Directed,1,2010
temperature,Reliability,Directed,1,2010
Routing,topology,Directed,1,2010
Routing,Routing,Directed,1,2010
Routing,emerge technology,Directed,1,2010
deadlock,topology,Directed,1,2010
deadlock,Routing,Directed,1,2010
deadlock,emerge technology,Directed,1,2010
Routing,mapping,Directed,1,2010
deadlock,mapping,Directed,1,2010
Routing,mapping,Directed,1,2010
Routing,emerge technology,Directed,1,2010
Routing,flow control,Directed,1,2010
deadlock,mapping,Directed,1,2010
deadlock,emerge technology,Directed,1,2010
deadlock,flow control,Directed,1,2010
router design,NoC for DSP,Directed,1,2009
router design,flow control,Directed,1,2009
router design,flow control,Directed,1,2009
router design,reconfiguration,Directed,1,2009
router design,flow control,Directed,1,2009
Reliability,mapping,Directed,1,2010
Reliability,modeling,Directed,1,2010
Reliability,router design,Directed,1,2010
Reliability,modeling,Directed,1,2010
Reliability,router design,Directed,1,2010
Reliability,router design,Directed,1,2010
Reliability,topology,Directed,1,2010
Reliability,NoC for manycore,Directed,1,2010
Reliability,Link,Directed,1,2010
Reliability,topology,Directed,1,2010
Reliability,router design,Directed,1,2010
Reliability,flow control,Directed,1,2010
Reliability,router design,Directed,1,2010
Reliability,NoC for manycore,Directed,1,2010
Reliability,router designs,Directed,1,2010
Reliability,NoC for manycore,Directed,1,2010
Reliability,Reliability,Directed,1,2010
Reliability,router design,Directed,1,2010
Reliability,flow control,Directed,1,2010
Reliability,Routing,Directed,1,2010
Reliability,Reliability,Directed,1,2010
Reliability,Reliability,Directed,1,2010
Reliability,Reliability,Directed,1,2010
Reliability,mapping,Directed,1,2010
Reliability,Routing,Directed,1,2010
Reliability,NoC for manycore,Directed,1,2010
Deadlock,topology,Directed,1,2010
Deadlock,Routing,Directed,1,2010
Deadlock,emerge technology,Directed,1,2010
Deadlock,mapping,Directed,1,2010
Deadlock,deadlock,Directed,1,2010
Deadlock,flow control,Directed,1,2010
Deadlock,topology,Directed,1,2010
Deadlock,NoC for manycore,Directed,1,2010
Deadlock,emerge technology,Directed,1,2010
Deadlock,topology,Directed,1,2010
Reconfiguration,Link,Directed,1,2010
Reconfiguration,Process Variation,Directed,1,2010
Reconfiguration,emerge technology,Directed,1,2010
Reconfiguration,topology,Directed,1,2010
Reconfiguration,GALS,Directed,1,2010
Reconfiguration,flow control,Directed,1,2010
Reconfiguration,NoC for manycore,Directed,1,2010
Reconfiguration,power/thermal management,Directed,1,2010
Reconfiguration,emerge technology,Directed,1,2010
Reconfiguration,emerge technology,Directed,1,2010
Reliability,Link,Directed,1,2009
Reliability,Link,Directed,1,2009
Reliability,modeling,Directed,1,2009
emerge technology,mapping,Directed,1,2009
emerge technology,Routing Routing,Directed,1,2009
emerge technology,deadlock,Directed,1,2009
mapping,power/thermal management,Directed,1,2009
mapping,emerge technology,Directed,1,2009
mapping,mapping,Directed,1,2009
mapping,emerge technology,Directed,1,2009
mapping,Link,Directed,1,2009
mapping,topology,Directed,1,2009
mapping,reconfiguration,Directed,1,2009
mapping,NoC for different applications ,Directed,1,2009
mapping,flow control,Directed,1,2009
mapping,NoC for manycore,Directed,1,2009
topology,mapping,Directed,1,2009
topology,mapping,Directed,1,2009
topology,emerge technology,Directed,1,2009
topology,topology,Directed,1,2009
topology,modeling,Directed,1,2009
router design,flow control,Directed,1,2010
router design,router design,Directed,1,2010
router design,NoC for manycore,Directed,1,2010
throughput,flow control,Directed,1,2010
throughput,router design,Directed,1,2010
throughput,NoC for manycore,Directed,1,2010
distributed,flow control,Directed,1,2010
distributed,router design,Directed,1,2010
distributed,NoC for manycore,Directed,1,2010
router design,modeling,Directed,1,2010
router design,mapping,Directed,1,2010
throughput,modeling,Directed,1,2010
throughput,mapping,Directed,1,2010
distributed,modeling,Directed,1,2010
distributed,mapping,Directed,1,2010
router design,topology,Directed,1,2010
router design,router design,Directed,1,2010
throughput,topology,Directed,1,2010
throughput,router design,Directed,1,2010
distributed,topology,Directed,1,2010
distributed,router design,Directed,1,2010
router design,router design,Directed,1,2010
throughput,router design,Directed,1,2010
distributed,router design,Directed,1,2010
router design,router design,Directed,1,2010
router design,flow control,Directed,1,2010
throughput,router design,Directed,1,2010
throughput,flow control,Directed,1,2010
distributed,router design,Directed,1,2010
distributed,flow control,Directed,1,2010
router design,modeling,Directed,1,2010
router design,router design,Directed,1,2010
throughput,modeling,Directed,1,2010
throughput,router design,Directed,1,2010
distributed,modeling,Directed,1,2010
distributed,router design,Directed,1,2010
router design,router design,Directed,1,2010
router design,topology,Directed,1,2010
throughput,router design,Directed,1,2010
throughput,topology,Directed,1,2010
distributed,router design,Directed,1,2010
distributed,topology,Directed,1,2010
router design,Routing,Directed,1,2009
flow control,Routing,Directed,1,2009
Routing,emerge technology,Directed,1,2009
Routing,topology,Directed,1,2009
Routing,Routing,Directed,1,2009
Routing,deadlock,Directed,1,2009
Routing,Emulation and Simulation/Simulator,Directed,1,2009
flow control,emerge technology,Directed,1,2009
flow control,topology,Directed,1,2009
flow control,Routing,Directed,1,2009
flow control,deadlock,Directed,1,2009
flow control,Emulation and Simulation/Simulator,Directed,1,2009
Routing,emerge technology,Directed,1,2009
flow control,emerge technology,Directed,1,2009
Routing,Emulation and Simulation/Simulator,Directed,1,2009
Routing,topology,Directed,1,2009
flow control,Emulation and Simulation/Simulator,Directed,1,2009
flow control,topology,Directed,1,2009
Routing,NoC for memory,Directed,1,2009
Routing,emerge technology,Directed,1,2009
flow control,NoC for memory,Directed,1,2009
flow control,emerge technology,Directed,1,2009
Routing,Routing,Directed,1,2009
emerge technology,Routing,Directed,1,2009
Routing,flow control,Directed,1,2009
emerge technology,flow control,Directed,1,2009
Routing,router design,Directed,1,2009
Routing,flow control,Directed,1,2009
emerge technology,router design,Directed,1,2009
emerge technology,flow control,Directed,1,2009
Routing,power/thermal management,Directed,1,2009
Routing,emerge technology,Directed,1,2009
emerge technology,power/thermal management,Directed,1,2009
emerge technology,emerge technology,Directed,1,2009
Routing,Link,Directed,1,2009
emerge technology,Link,Directed,1,2009
router design,modeling,Directed,1,2009
router design,router design,Directed,1,2009
router design,topology,Directed,1,2009
router design,Routing,Directed,1,2009
router design,emerge technology,Directed,1,2009
router design,router design,Directed,1,2009
router design,topology,Directed,1,2009
router design,router design,Directed,1,2009
router design,router design,Directed,1,2009
router design,NoC for manycore,Directed,1,2009
router design,router designs,Directed,1,2009
Reliability,Reliability,Directed,1,2009
Reliability,Reliability,Directed,1,2009
Reliability,Routing,Directed,1,2009
Reliability,Reliability,Directed,1,2009
Reliability,Routing,Directed,1,2009
Reliability,Reliability,Directed,1,2009
Reliability,topology,Directed,1,2009
Reliability,Reliability,Directed,1,2009
Reliability,Reliability,Directed,1,2009
mapping,mapping,Directed,1,2009
mapping,NoC for memory,Directed,1,2009
mapping,NoC for FPGA,Directed,1,2009
mapping,topology,Directed,1,2009
mapping,physical design,Directed,1,2009
mapping,mapping,Directed,1,2009
mapping,topology,Directed,1,2009
mapping,Routing,Directed,1,2009
mapping,emerge technology,Directed,1,2009
mapping,emerge technology,Directed,1,2009
mapping,mapping,Directed,1,2009
topology,mapping,Directed,1,2009
topology,emerge technology,Directed,1,2009
topology,topology,Directed,1,2009
topology,compression,Directed,1,2009
topology,topology,Directed,1,2009
topology,flow control,Directed,1,2009
topology,topology,Directed,1,2009
topology,router design,Directed,1,2009
topology,router design,Directed,1,2009
topology,topology,Directed,1,2009
topology,NoC for manycore,Directed,1,2009
router design,GALS,Directed,1,2009
router design,flow control,Directed,1,2009
Routing,topology,Directed,1,2009
Routing,flow control,Directed,1,2009
Routing,QoS,Directed,1,2009
Routing,Routing,Directed,1,2009
topology,topology,Directed,1,2009
topology,flow control,Directed,1,2009
topology,QoS,Directed,1,2009
topology,Routing,Directed,1,2009
Routing,QoS,Directed,1,2009
Routing,topology,Directed,1,2009
Routing,Routing,Directed,1,2009
Routing,flow control,Directed,1,2009
topology,QoS,Directed,1,2009
topology,topology,Directed,1,2009
topology,Routing,Directed,1,2009
topology,flow control,Directed,1,2009
Routing,flow control,Directed,1,2009
topology,flow control,Directed,1,2009
Routing,NoC for memory,Directed,1,2009
Routing,flow control,Directed,1,2009
Routing,topology,Directed,1,2009
Routing,Routing,Directed,1,2009
topology,NoC for memory,Directed,1,2009
topology,flow control,Directed,1,2009
topology,topology,Directed,1,2009
topology,Routing,Directed,1,2009
Routing,flow control,Directed,1,2009
Routing,topology,Directed,1,2009
topology,flow control,Directed,1,2009
topology,topology,Directed,1,2009
Routing,mapping,Directed,1,2009
Routing,reconfiguration,Directed,1,2009
topology,mapping,Directed,1,2009
topology,reconfiguration,Directed,1,2009
flow control,reconfiguration,Directed,1,2009
flow control,QoS,Directed,1,2009
flow control,deadlock,Directed,1,2009
flow control,flow control,Directed,1,2009
flow control,mapping,Directed,1,2009
flow control,power/thermal management,Directed,1,2009
flow control,reconfiguration,Directed,1,2009
Routing,NoC for different applications,Directed,1,2009
Link,NoC for different applications,Directed,1,2009
Routing,router design,Directed,1,2009
Link,router design,Directed,1,2009
Routing,emerge technology,Directed,1,2009
Link,emerge technology,Directed,1,2009
Routing,Routing,Directed,1,2009
Routing,flow control,Directed,1,2009
Link,Routing,Directed,1,2009
Link,flow control,Directed,1,2009
Routing,modeling,Directed,1,2009
Routing,router design,Directed,1,2009
Link,modeling,Directed,1,2009
Link,router design,Directed,1,2009
modeling,topology,Directed,1,2009
modeling,Routing,Directed,1,2009
modeling,emerge technology,Directed,1,2009
Link,testing and diagnosis,Directed,1,2009
Link,Verification,Directed,1,2009
testing and diagnosis,testing and diagnosis,Directed,1,2009
testing and diagnosis,Verification,Directed,1,2009
testing and Diagnosis,testing and diagnosis,Directed,1,2009
testing and Diagnosis,Verification,Directed,1,2009
mesh,testing and diagnosis,Directed,1,2009
mesh,Verification,Directed,1,2009
Link,testing and diagnosis,Directed,1,2009
testing and diagnosis,testing and diagnosis,Directed,1,2009
testing and Diagnosis,testing and diagnosis,Directed,1,2009
mesh,testing and diagnosis,Directed,1,2009
Link,testing and diagnosis,Directed,1,2009
testing and diagnosis,testing and diagnosis,Directed,1,2009
testing and Diagnosis,testing and diagnosis,Directed,1,2009
mesh,testing and diagnosis,Directed,1,2009
Link,Reliability,Directed,1,2009
testing and diagnosis,Reliability,Directed,1,2009
testing and Diagnosis,Reliability,Directed,1,2009
mesh,Reliability,Directed,1,2009
modeling,emerge technology,Directed,1,2009
modeling,mapping,Directed,1,2009
modeling,topology,Directed,1,2009
modeling,router design,Directed,1,2009
modeling,mapping,Directed,1,2009
modeling,emerge technology,Directed,1,2009
modeling,Link,Directed,1,2009
modeling,topology,Directed,1,2009
modeling,topology,Directed,1,2009
modeling,flow control,Directed,1,2009
modeling,NoC for memory,Directed,1,2009
modeling,Link,Directed,1,2009
modeling,reconfiguration,Directed,1,2009
modeling,mapping,Directed,1,2009
Design space Exploration,router design,Directed,1,2008
Design space Exploration,NoC for manycore,Directed,1,2008
Design space Exploration,router design,Directed,1,2008
Design space Exploration,topology,Directed,1,2008
Design space Exploration,mapping,Directed,1,2008
Design space Exploration,Routing,Directed,1,2008
Design space Exploration,power consumption,Directed,1,2008
Design space Exploration,mapping,Directed,1,2008
Design space Exploration,Routing,Directed,1,2008
Design space Exploration,flow control,Directed,1,2008
Design space Exploration,mapping,Directed,1,2008
Design space Exploration,mapping,Directed,1,2008
Design space Exploration,power/thermal management,Directed,1,2008
Design space Exploration,reconfiguration,Directed,1,2008
Design space Exploration,mapping,Directed,1,2008
Design space Exploration,reconfiguration,Directed,1,2008
Design space Exploration,NoC for different applications,Directed,1,2008
Design space Exploration,QoS,Directed,1,2008
Design space Exploration,topology,Directed,1,2008
Design space Exploration,Routing,Directed,1,2008
Design space Exploration,flow control,Directed,1,2008
router design,router design,Directed,1,2008
router design,NoC for manycore,Directed,1,2008
flow control,router design,Directed,1,2008
flow control,NoC for manycore,Directed,1,2008
NoC for FPGA,router design,Directed,1,2008
NoC for FPGA,NoC for manycore,Directed,1,2008
deadlock,router design,Directed,1,2008
deadlock,topology,Directed,1,2008
deadlock,Routing,Directed,1,2008
NoC for memory,router design,Directed,1,2008
NoC for memory,topology,Directed,1,2008
NoC for memory,Routing,Directed,1,2008
deadlock,router design,Directed,1,2008
NoC for memory,router design,Directed,1,2008
deadlock,router design,Directed,1,2008
deadlock,NoC for manycore,Directed,1,2008
NoC for memory,router design,Directed,1,2008
NoC for memory,NoC for manycore,Directed,1,2008
router design,topology,Directed,1,2009
router design,NoC for manycore,Directed,1,2009
router design,GALS,Directed,1,2009
router design,flow control,Directed,1,2009
router design,topology,Directed,1,2009
router design,Link,Directed,1,2009
router design,mapping,Directed,1,2009
traffic modeling,topology,Directed,1,2008
traffic modeling,deadlock,Directed,1,2008
traffic modeling,Routing,Directed,1,2008
traffic modeling,Emulation and Simulation/Simulator,Directed,1,2008
traffic modeling,mapping,Directed,1,2008
traffic modeling,mapping,Directed,1,2008
modeling,flow control,Directed,1,2009
modeling,mapping,Directed,1,2009
modeling,NoC for memory,Directed,1,2009
modeling,NoC for FPGA,Directed,1,2009
modeling,topology,Directed,1,2009
modeling,physical design,Directed,1,2009
modeling,emerge technology,Directed,1,2009
modeling,mapping,Directed,1,2009
modeling,modeling,Directed,1,2009
modeling,emerge technology,Directed,1,2009
modeling,topology,Directed,1,2009
Routing,topology,Directed,1,2009
Routing,emerge technology,Directed,1,2009
Routing,mapping,Directed,1,2009
Routing,router design,Directed,1,2009
Routing,topology,Directed,1,2009
Routing,mapping,Directed,1,2009
Routing,topology,Directed,1,2009
Routing,topology,Directed,1,2009
Routing,Design space Exploration,Directed,1,2009
Routing,Process Variation,Directed,1,2009
Routing,temperature,Directed,1,2009
Routing,Design space Exploration,Directed,1,2009
Routing,Process Variation,Directed,1,2009
multicast,Design space Exploration,Directed,1,2009
multicast,Process Variation,Directed,1,2009
multicast,temperature,Directed,1,2009
multicast,Design space Exploration,Directed,1,2009
multicast,Process Variation,Directed,1,2009
Routing,NoC for manycore,Directed,1,2009
multicast,NoC for manycore,Directed,1,2009
Routing,Routing,Directed,1,2009
Routing,router design,Directed,1,2009
multicast,Routing,Directed,1,2009
multicast,router design,Directed,1,2009
Routing,emerge technology,Directed,1,2009
multicast,emerge technology,Directed,1,2009
Routing,modeling,Directed,1,2009
Routing,router design,Directed,1,2009
multicast,modeling,Directed,1,2009
multicast,router design,Directed,1,2009
topology,mapping,Directed,1,2008
topology,Reliability,Directed,1,2008
topology,Reliability,Directed,1,2008
topology,power/thermal management,Directed,1,2008
Design space Exploration,NoC for manycore,Directed,1,2009
Design space Exploration,router design,Directed,1,2009
Design space Exploration,topology,Directed,1,2009
Design space Exploration,mapping,Directed,1,2009
Design space Exploration,topology,Directed,1,2009
Design space Exploration,topology,Directed,1,2009
Design space Exploration,Link,Directed,1,2009
Design space Exploration,topology,Directed,1,2009
Design space Exploration,Link,Directed,1,2009
Design space Exploration,topology,Directed,1,2009
Design space Exploration,Reliability,Directed,1,2009
Design space Exploration,Link,Directed,1,2009
Design space Exploration,topology,Directed,1,2009
Design space Exploration,emerge technology,Directed,1,2009
Design space Exploration,modeling,Directed,1,2009
Design space Exploration,emerge technology,Directed,1,2009
Design space Exploration,topology,Directed,1,2009
Design space Exploration,Routing,Directed,1,2009
Design space Exploration,deadlock,Directed,1,2009
Design space Exploration,Emulation and Simulation/Simulator,Directed,1,2009
Design space Exploration,topology,Directed,1,2009
Design space Exploration,NoC for different applications,Directed,1,2009
Design space Exploration,NoC for memory,Directed,1,2009
Design space Exploration,emerge technology,Directed,1,2009
Design space Exploration,mapping,Directed,1,2009
Design space Exploration,emerge technology,Directed,1,2009
Design space Exploration,topology,Directed,1,2009
Design space Exploration,emerge technology,Directed,1,2009
flow control,flow control,Directed,1,2008
flow control,router design,Directed,1,2008
flow control,NoC for manycore,Directed,1,2008
NoC for memory,flow control,Directed,1,2008
NoC for memory,router design,Directed,1,2008
NoC for memory,NoC for manycore,Directed,1,2008
flow control,router design,Directed,1,2008
NoC for memory,router design,Directed,1,2008
flow control,NoC for realtime (critical) systems,Directed,1,2008
flow control,deadlock,Directed,1,2008
flow control,NoC for different applications,Directed,1,2008
NoC for memory,NoC for realtime (critical) systems,Directed,1,2008
NoC for memory,deadlock,Directed,1,2008
NoC for memory,NoC for different applications,Directed,1,2008
flow control,reconfiguration,Directed,1,2008
flow control,flow control,Directed,1,2008
NoC for memory,reconfiguration,Directed,1,2008
NoC for memory,flow control,Directed,1,2008
NoC for different applications,mapping,Directed,1,2008
NoC for different applications,topology,Directed,1,2008
NoC for different applications,Routing,Directed,1,2008
NoC for different applications,emerge technology,Directed,1,2008
router designs,reconfiguration,Directed,1,2008
router designs,Routing,Directed,1,2008
router designs,router design,Directed,1,2008
Routing,NoC for manycore,Directed,1,2008
Routing,topology,Directed,1,2008
Routing,Routing,Directed,1,2008
Routing,topology,Directed,1,2008
Routing,mapping,Directed,1,2008
flow control,topology,Directed,1,2008
flow control,mapping,Directed,1,2008
Routing,mapping,Directed,1,2008
Routing,Routing,Directed,1,2008
Routing,flow control,Directed,1,2008
flow control,mapping,Directed,1,2008
flow control,Routing,Directed,1,2008
flow control,flow control,Directed,1,2008
Routing,mapping,Directed,1,2008
Routing,Routing Routing,Directed,1,2008
Routing,deadlock,Directed,1,2008
flow control,mapping,Directed,1,2008
flow control,Routing Routing,Directed,1,2008
flow control,deadlock,Directed,1,2008
Routing,Routing,Directed,1,2008
flow control,Routing,Directed,1,2008
Routing,emerge technology,Directed,1,2008
Routing,mapping,Directed,1,2008
flow control,emerge technology,Directed,1,2008
flow control,mapping,Directed,1,2008
Reliability,Reconfiguration,Directed,1,2008
Reliability,Routing,Directed,1,2008
Design space Exploration,NoC for manycore,Directed,1,2008
Design space Exploration,modeling,Directed,1,2008
Design space Exploration,router design,Directed,1,2008
Design space Exploration,Emulation and Simulation/Simulator,Directed,1,2008
Design space Exploration,modeling,Directed,1,2008
Design space Exploration,performance,Directed,1,2008
Design space Exploration,mapping,Directed,1,2008
Design space Exploration,power consumption,Directed,1,2008
Design space Exploration,Reliability,Directed,1,2008
Design space Exploration,router design,Directed,1,2008
Design space Exploration,flow control,Directed,1,2008
Design space Exploration,mapping,Directed,1,2008
Design space Exploration,router design,Directed,1,2008
Design space Exploration,topology,Directed,1,2008
Design space Exploration,topology,Directed,1,2008
Design space Exploration,power consumption,Directed,1,2008
Design space Exploration,mapping,Directed,1,2008
Design space Exploration,Emulation and Simulation/Simulator,Directed,1,2008
Design space Exploration,topology,Directed,1,2008
Design space Exploration,topology,Directed,1,2008
Design space Exploration,Routing,Directed,1,2008
Design space Exploration,emerge technology,Directed,1,2008
Design space Exploration,topology,Directed,1,2008
flow control,flow control,Directed,1,2008
flow control,flow control,Directed,1,2008
flow control,router design,Directed,1,2008
flow control,QoS,Directed,1,2008
flow control,flow control,Directed,1,2008
flow control,testing and diagnosis,Directed,1,2008
flow control,Verification,Directed,1,2008
flow control,testing and diagnosis,Directed,1,2008
NoC for memory,mapping,Directed,1,2008
NoC for memory,router design,Directed,1,2008
NoC for memory,topology,Directed,1,2008
NoC for memory,modeling,Directed,1,2008
NoC for memory,router design,Directed,1,2008
distributed,Emulation and Simulation/Simulator,Directed,1,2008
distributed,modeling,Directed,1,2008
Debug,Emulation and Simulation/Simulator,Directed,1,2008
Debug,modeling,Directed,1,2008
distributed,mapping,Directed,1,2008
Debug,mapping,Directed,1,2008
distributed,debug,Directed,1,2008
Debug,debug,Directed,1,2008
GALS,NoC for manycore,Directed,1,2009
mapping,NoC for manycore,Directed,1,2009
GALS,modeling,Directed,1,2009
GALS,router design,Directed,1,2009
mapping,modeling,Directed,1,2009
mapping,router design,Directed,1,2009
GALS,router design,Directed,1,2009
mapping,router design,Directed,1,2009
Link,modeling,Directed,1,2008
Link,router design,Directed,1,2008
Link,router design,Directed,1,2008
Routing,mapping,Directed,1,2007
Routing,emerge technology,Directed,1,2007
Routing,topology,Directed,1,2007
Routing,router design,Directed,1,2007
Routing,Routing,Directed,1,2007
Routing,flow control,Directed,1,2007
Routing,mapping,Directed,1,2007
Routing,NoC for memory,Directed,1,2007
Routing,NoC for FPGA,Directed,1,2007
Routing,topology,Directed,1,2007
Routing,physical design,Directed,1,2007
Verification,topology,Directed,1,2007
Verification,Routing,Directed,1,2007
Verification,emerge technology,Directed,1,2007
Verification,Reliability,Directed,1,2007
Verification,flow control,Directed,1,2007
Verification,flow control,Directed,1,2007
Verification,Routing,Directed,1,2007
Verification,topology,Directed,1,2007
Verification,emerge technology,Directed,1,2007
Verification,mapping,Directed,1,2007
modeling,flow control,Directed,1,2007
flow control,topology,Directed,1,2007
flow control,flow control,Directed,1,2007
flow control,QoS,Directed,1,2007
flow control,Routing,Directed,1,2007
flow control,flow control,Directed,1,2007
flow control,mapping,Directed,1,2007
flow control,NoC for memory,Directed,1,2007
flow control,NoC for FPGA,Directed,1,2007
flow control,topology,Directed,1,2007
flow control,physical design,Directed,1,2007
flow control,Routing,Directed,1,2007
flow control,mapping,Directed,1,2007
mapping,mapping,Directed,1,2007
mapping,mapping,Directed,1,2007
mapping,reconfiguration,Directed,1,2007
mapping,QoS,Directed,1,2007
mapping,mapping,Directed,1,2007
mapping,Routing,Directed,1,2007
mapping,flow control,Directed,1,2007
mapping,Verification,Directed,1,2007
mapping,mapping,Directed,1,2007
mapping,mapping,Directed,1,2007
mapping,reconfiguration,Directed,1,2007
mapping,mapping,Directed,1,2007
mapping,Routing,Directed,1,2007
mapping,power consumption,Directed,1,2007
mapping,mapping,Directed,1,2007
mapping,Routing,Directed,1,2007
Link,mapping,Directed,1,2008
adaptive,mapping,Directed,1,2008
dvfs,mapping,Directed,1,2008
emerge technology,mapping,Directed,1,2008
power/thermal management,mapping,Directed,1,2008
emerge technology,topology,Directed,1,2009
emerge technology,NoC for different applications,Directed,1,2009
emerge technology,mapping,Directed,1,2009
emerge technology,emerge technology,Directed,1,2009
emerge technology,topology,Directed,1,2009
emerge technology,emerge technology,Directed,1,2009
emerge technology,topology,Directed,1,2009
emerge technology,Routing,Directed,1,2009
emerge technology,deadlock,Directed,1,2009
emerge technology,Emulation and Simulation/Simulator,Directed,1,2009
Design space Exploration,mapping,Directed,1,2007
Design space Exploration,NoC for memory,Directed,1,2007
Design space Exploration,NoC for FPGA,Directed,1,2007
Design space Exploration,topology,Directed,1,2007
Design space Exploration,physical design,Directed,1,2007
Process Variation,mapping,Directed,1,2007
Process Variation,NoC for memory,Directed,1,2007
Process Variation,NoC for FPGA,Directed,1,2007
Process Variation,topology,Directed,1,2007
Process Variation,physical design,Directed,1,2007
temperature,mapping,Directed,1,2007
temperature,NoC for memory,Directed,1,2007
temperature,NoC for FPGA,Directed,1,2007
temperature,topology,Directed,1,2007
temperature,physical design,Directed,1,2007
Design space Exploration,mapping,Directed,1,2007
Design space Exploration,NoC for memory,Directed,1,2007
Design space Exploration,NoC for FPGA,Directed,1,2007
Design space Exploration,topology,Directed,1,2007
Design space Exploration,physical design,Directed,1,2007
Process Variation,mapping,Directed,1,2007
Process Variation,NoC for memory,Directed,1,2007
Process Variation,NoC for FPGA,Directed,1,2007
Process Variation,topology,Directed,1,2007
Process Variation,physical design,Directed,1,2007
Design space Exploration,flow control,Directed,1,2007
Design space Exploration,router design,Directed,1,2007
Design space Exploration,NoC for manycore,Directed,1,2007
Process Variation,flow control,Directed,1,2007
Process Variation,router design,Directed,1,2007
Process Variation,NoC for manycore,Directed,1,2007
temperature,flow control,Directed,1,2007
temperature,router design,Directed,1,2007
temperature,NoC for manycore,Directed,1,2007
Design space Exploration,flow control,Directed,1,2007
Design space Exploration,router design,Directed,1,2007
Design space Exploration,NoC for manycore,Directed,1,2007
Process Variation,flow control,Directed,1,2007
Process Variation,router design,Directed,1,2007
Process Variation,NoC for manycore,Directed,1,2007
router design,flow control,Directed,1,2007
router design,router design,Directed,1,2007
router design,QoS,Directed,1,2007
router design,flow control,Directed,1,2007
router design,router design,Directed,1,2007
NoC for different applications,Routing,Directed,1,2007
NoC for different applications,flow control,Directed,1,2007
NoC for different applications,Routing,Directed,1,2007
NoC for different applications,topology,Directed,1,2007
Reliability,Reliability,Directed,1,2009
Reliability,Reliability,Directed,1,2009
Reliability,Reliability,Directed,1,2009
topology,topology,Directed,1,2007
topology,Routing,Directed,1,2007
topology,emerge technology,Directed,1,2007
NoC for DSP,mapping,Directed,1,2007
NoC for DSP,Routing Routing,Directed,1,2007
NoC for DSP,deadlock,Directed,1,2007
NoC for DSP,router design,Directed,1,2007
flow control,mapping,Directed,1,2007
flow control,flow control,Directed,1,2007
NoC for different applications,mapping,Directed,1,2007
NoC for different applications,mapping,Directed,1,2007
NoC for different applications,mapping,Directed,1,2007
flow control,QoS,Directed,1,2007
flow control,topology,Directed,1,2007
flow control,Routing,Directed,1,2007
flow control,flow control,Directed,1,2007
flow control,QoS,Directed,1,2007
flow control,topology,Directed,1,2007
flow control,Routing,Directed,1,2007
flow control,flow control,Directed,1,2007
flow control,flow control,Directed,1,2007
flow control,Routing,Directed,1,2007
flow control,topology,Directed,1,2007
flow control,flow control,Directed,1,2007
flow control,Routing,Directed,1,2007
flow control,topology,Directed,1,2007
flow control,mapping,Directed,1,2007
flow control,reconfiguration,Directed,1,2007
flow control,mapping,Directed,1,2007
flow control,reconfiguration,Directed,1,2007
flow control,flow control,Directed,1,2007
flow control,topology,Directed,1,2007
flow control,flow control,Directed,1,2007
flow control,topology,Directed,1,2007
flow control,modeling,Directed,1,2007
flow control,modeling,Directed,1,2007
flow control,router design,Directed,1,2007
flow control,flow control,Directed,1,2007
flow control,router design,Directed,1,2007
flow control,flow control,Directed,1,2007
Routing,mapping,Directed,1,2007
fault tolerance,mapping,Directed,1,2007
Routing,topology,Directed,1,2007
Routing,Routing,Directed,1,2007
Routing,emerge technology,Directed,1,2007
fault tolerance,topology,Directed,1,2007
fault tolerance,Routing,Directed,1,2007
fault tolerance,emerge technology,Directed,1,2007
Routing,Routing,Directed,1,2007
fault tolerance,Routing,Directed,1,2007
Routing,flow control,Directed,1,2007
fault tolerance,flow control,Directed,1,2007
Routing,mapping,Directed,1,2007
fault tolerance,mapping,Directed,1,2007
Reconfiguration,flow control,Directed,1,2007
Routing,flow control,Directed,1,2007
Reconfiguration,Routing,Directed,1,2007
Routing,Routing,Directed,1,2007
Reconfiguration,router design,Directed,1,2007
Reconfiguration,Routing,Directed,1,2007
Routing,router design,Directed,1,2007
Routing,Routing,Directed,1,2007
Reconfiguration,router design,Directed,1,2007
Routing,router design,Directed,1,2007
modeling,mapping,Directed,1,2007
modeling,NoC for memory,Directed,1,2007
modeling,NoC for FPGA,Directed,1,2007
modeling,topology,Directed,1,2007
modeling,physical design,Directed,1,2007
modeling,modeling,Directed,1,2007
Emulation and Simulation/Simulator,Emulation and Simulation/Simulator,Directed,1,2007
emerge technology,Emulation and Simulation/Simulator,Directed,1,2007
Emulation and Simulation/Simulator,Verification,Directed,1,2007
Emulation and Simulation/Simulator,mapping,Directed,1,2007
emerge technology,Verification,Directed,1,2007
emerge technology,mapping,Directed,1,2007
Emulation and Simulation/Simulator,flow control,Directed,1,2007
emerge technology,flow control,Directed,1,2007
Emulation and Simulation/Simulator,reconfiguration,Directed,1,2007
Emulation and Simulation/Simulator,flow control,Directed,1,2007
emerge technology,reconfiguration,Directed,1,2007
emerge technology,flow control,Directed,1,2007
flow control,flow control,Directed,1,2007
flow control,router design,Directed,1,2007
flow control,flow control,Directed,1,2007
GALS,flow control,Directed,1,2007
GALS,flow control,Directed,1,2007
flow control,flow control,Directed,1,2007
flow control,flow control,Directed,1,2007
GALS,flow control,Directed,1,2007
flow control,flow control,Directed,1,2007
NoC for FPGAs,topology,Directed,1,2007
NoC for FPGAs,Routing,Directed,1,2007
NoC for FPGAs,emerge technology,Directed,1,2007
NoC for FPGAs,modeling,Directed,1,2007
NoC for FPGAs,flow control,Directed,1,2007
NoC for FPGAs,mapping,Directed,1,2007
NoC for FPGAs,mapping,Directed,1,2007
NoC for FPGAs,Routing Routing,Directed,1,2007
NoC for FPGAs,deadlock,Directed,1,2007
NoC for FPGAs,mapping,Directed,1,2007
NoC for FPGAs,NoC for memory,Directed,1,2007
NoC for FPGAs,NoC for FPGA,Directed,1,2007
NoC for FPGAs,topology,Directed,1,2007
NoC for FPGAs,physical design,Directed,1,2007
NoC for FPGAs,flow control,Directed,1,2007
NoC for FPGAs,mapping,Directed,1,2007
NoC for FPGAs,flow control,Directed,1,2007
NoC for FPGAs,mapping,Directed,1,2007
NoC for FPGAs,NoC for realtime (critical) systems,Directed,1,2007
NoC for FPGAs,deadlock,Directed,1,2007
NoC for FPGAs,NoC for different applications,Directed,1,2007
mapping,topology,Directed,1,2007
mapping,Routing,Directed,1,2007
mapping,emerge technology,Directed,1,2007
mapping,Routing,Directed,1,2007
mapping,flow control,Directed,1,2007
mapping,Routing,Directed,1,2007
mapping,topology,Directed,1,2007
GALS,scheduling,Directed,1,2008
power/thermal management,scheduling,Directed,1,2008
GALS,NoC for manycore,Directed,1,2008
power/thermal management,NoC for manycore,Directed,1,2008
NoC for manycore,topology,Directed,1,2007
NoC for manycore,mapping,Directed,1,2007
NoC for manycore,modeling,Directed,1,2007
NoC for manycore,topology,Directed,1,2007
NoC for manycore,power consumption,Directed,1,2007
NoC for manycore,mapping,Directed,1,2007
NoC for manycore,modeling,Directed,1,2007
NoC for manycore,flow control,Directed,1,2007
NoC for manycore,mapping,Directed,1,2007
NoC for manycore,mapping,Directed,1,2007
NoC for manycore,Routing,Directed,1,2007
NoC for manycore,power consumption,Directed,1,2007
NoC for manycore,fault tolerance,Directed,1,2007
NoC for manycore,mapping,Directed,1,2007
NoC for manycore,emerge technology,Directed,1,2007
NoC for manycore,topology,Directed,1,2007
NoC for manycore,deadlock,Directed,1,2007
NoC for manycore,Routing,Directed,1,2007
NoC for manycore,Emulation and Simulation/Simulator,Directed,1,2007
NoC for manycore,mapping,Directed,1,2007
NoC for manycore,mapping,Directed,1,2007
security,mapping,Directed,1,2007
security,Routing,Directed,1,2007
security,mapping,Directed,1,2007
security,Reliability,Directed,1,2007
mapping,mapping,Directed,1,2010
mapping,power/thermal management,Directed,1,2010
mapping,reconfiguration,Directed,1,2010
mapping,mapping,Directed,1,2010
mapping,reconfiguration,Directed,1,2010
mapping,reconfiguration,Directed,1,2010
mapping,QoS,Directed,1,2010
mapping,mapping,Directed,1,2010
mapping,reconfiguration,Directed,1,2010
mapping,mapping,Directed,1,2010
emerge technology,router design,Directed,1,2008
emerge technology,flow control,Directed,1,2008
emerge technology,NoC for memory,Directed,1,2008
emerge technology,NoC for different applications,Directed,1,2008
emerge technology,reconfiguration,Directed,1,2008
emerge technology,QoS,Directed,1,2008
emerge technology,mapping,Directed,1,2008
emerge technology,mapping,Directed,1,2008
emerge technology,Routing,Directed,1,2008
emerge technology,flow control,Directed,1,2008
emerge technology,flow control,Directed,1,2008
NoC for different applications,topology,Directed,1,2008
NoC for different applications,NoC for different applications,Directed,1,2008
topology,modeling,Directed,1,2008
topology,router design,Directed,1,2008
Reliability,flow control,Directed,1,2008
Reliability,flow control,Directed,1,2008
NoC for memory,flow control,Directed,1,2008
power/thermal management,power/thermal management,Directed,1,2008
power/thermal management,emerge technology,Directed,1,2008
mapping,emerge technology,Directed,1,2008
mapping,mapping,Directed,1,2008
compiler,emerge technology,Directed,1,2008
compiler,mapping,Directed,1,2008
mapping,power/thermal management,Directed,1,2008
mapping,Link,Directed,1,2008
mapping,mapping,Directed,1,2008
mapping,Routing,Directed,1,2008
mapping,scheduling,Directed,1,2008
compiler,power/thermal management,Directed,1,2008
compiler,Link,Directed,1,2008
compiler,mapping,Directed,1,2008
compiler,Routing,Directed,1,2008
compiler,scheduling,Directed,1,2008
mapping,power consumption,Directed,1,2008
compiler,power consumption,Directed,1,2008
mapping,mapping,Directed,1,2004
mapping,NoC for memory,Directed,1,2004
mapping,NoC for FPGA,Directed,1,2004
mapping,topology,Directed,1,2004
mapping,physical design,Directed,1,2004
Reliability,mapping,Directed,1,2004
Reliability,NoC for memory,Directed,1,2004
Reliability,NoC for FPGA,Directed,1,2004
Reliability,topology,Directed,1,2004
Reliability,physical design,Directed,1,2004
NoC for memory,flow control,Directed,1,2004
Design space Exploration,mapping,Directed,1,2006
emerge technology,mapping,Directed,1,2006
Design space exploration,mapping,Directed,1,2006
Design space Exploration,mapping,Directed,1,2006
Design space Exploration,emerge technology,Directed,1,2006
Design space Exploration,Link,Directed,1,2006
Design space Exploration,topology,Directed,1,2006
emerge technology,mapping,Directed,1,2006
emerge technology,emerge technology,Directed,1,2006
emerge technology,Link,Directed,1,2006
emerge technology,topology,Directed,1,2006
Design space exploration,mapping,Directed,1,2006
Design space exploration,emerge technology,Directed,1,2006
Design space exploration,Link,Directed,1,2006
Design space exploration,topology,Directed,1,2006
Design space Exploration,topology,Directed,1,2006
Design space Exploration,flow control,Directed,1,2006
Design space Exploration,QoS,Directed,1,2006
Design space Exploration,Routing,Directed,1,2006
emerge technology,topology,Directed,1,2006
emerge technology,flow control,Directed,1,2006
emerge technology,QoS,Directed,1,2006
emerge technology,Routing,Directed,1,2006
Design space exploration,topology,Directed,1,2006
Design space exploration,flow control,Directed,1,2006
Design space exploration,QoS,Directed,1,2006
Design space exploration,Routing,Directed,1,2006
Design space Exploration,Design space Exploration,Directed,1,2006
operating system,Reliability,Directed,1,2006
operating system,mapping,Directed,1,2006
operating system,mapping,Directed,1,2006
operating system,power consumption,Directed,1,2006
modeling,mapping,Directed,1,2006
modeling,router design,Directed,1,2006
modeling,flow control,Directed,1,2006
modeling,Reliability,Directed,1,2006
modeling,router design,Directed,1,2006
modeling,flow control,Directed,1,2006
Routing,mapping,Directed,1,2006
Routing,mapping,Directed,1,2006
Routing,Routing,Directed,1,2006
Routing,power consumption,Directed,1,2006
Routing,mapping,Directed,1,2006
Routing,mapping,Directed,1,2006
Routing,Routing,Directed,1,2006
Routing,flow control,Directed,1,2006
Routing,router design,Directed,1,2006
Routing,Routing,Directed,1,2006
Routing,Routing,Directed,1,2006
Routing,Reliability,Directed,1,2006
Routing,Reliability,Directed,1,2006
Reliability,Reliability,Directed,1,2014
Reliability,Routing,Directed,1,2014
Reliability,Routing,Directed,1,2014
Reliability,Reliability,Directed,1,2014
Design space Exploration,reconfiguration,Directed,1,2014
Design space Exploration,power consumption,Directed,1,2014
Design space Exploration,performance,Directed,1,2014
Design space Exploration,flow control,Directed,1,2014
Design space Exploration,reconfiguration,Directed,1,2014
Design space Exploration,Routing,Directed,1,2014
Design space Exploration,Reconfiguration,Directed,1,2014
Design space Exploration,router design,Directed,1,2014
Design space Exploration,router designs,Directed,1,2014
Design space Exploration,reconfiguration,Directed,1,2014
Design space Exploration,emerge technology,Directed,1,2014
Design space Exploration,Emulation and Simulation/Simulator,Directed,1,2014
Design space Exploration,topology,Directed,1,2014
Design space Exploration,NoC for manycore,Directed,1,2014
traffic modeling,router design,Directed,2,2014
traffic modeling,QoS,Directed,1,2014
traffic modeling,topology,Directed,1,2014
traffic modeling,Routing,Directed,1,2014
traffic modeling,flow control,Directed,1,2014
traffic modeling,QoS,Directed,1,2014
traffic modeling,flow control,Directed,1,2014
traffic modeling,router design,Directed,1,2014
traffic modeling,flow control,Directed,1,2014
traffic modeling,topology,Directed,1,2014
router design,Emulation and Simulation/Simulator,Directed,1,2015
router design,router design,Directed,1,2015
router design,NoC for memory,Directed,1,2015
router design,flow control,Directed,1,2015
router design,router design,Directed,1,2015
router design,NoC for memory,Directed,1,2015
router design,flow control,Directed,1,2015
router design,NoC for memory,Directed,1,2015
router design,modeling,Directed,1,2015
router design,mapping,Directed,1,2015
router design,topology,Directed,1,2015
router design,router design,Directed,1,2015
router design,topology,Directed,1,2015
router design,NoC for manycore,Directed,1,2015
router design,topology,Directed,1,2015
router design,NoC for manycore,Directed,1,2015
router design,NoC for realtime (critical) systems,Directed,1,2015
router design,deadlock,Directed,1,2015
router design,NoC for different applications,Directed,1,2015
router design,reconfiguration,Directed,1,2015
router design,flow control,Directed,1,2015
router design,Routing,Directed,1,2015
router design,flow control,Directed,1,2015
router design,performance,Directed,1,2015
router design,NoC for memory,Directed,1,2015
router design,router design,Directed,1,2015
router design,NoC for memory,Directed,1,2015
router design,NoC for manycore,Directed,1,2015
router design,flow control,Directed,1,2015
router design,topology,Directed,1,2015
router design,NoC for manycore,Directed,1,2015
emerging devices/transistors,Routing,Directed,1,2015
emerging devices/transistors,power consumption,Directed,1,2015
emerging devices/transistors,flow control,Directed,1,2015
emerging devices/transistors,performance,Directed,1,2015
emerging devices/transistors,router design,Directed,1,2015
emerging devices/transistors,emerging devices/transistors,Directed,1,2015
testing and diagnosis,mapping,Directed,1,2015
testing and diagnosis,NoC for memory,Directed,1,2015
flow control,Emulation and Simulation/Simulator,Directed,1,2019
flow control,router design,Directed,1,2019
flow control,NoC for memory,Directed,1,2019
flow control,flow control,Directed,1,2019
flow control,Link,Directed,1,2019
flow control,reconfiguration,Directed,1,2019
flow control,NoC for FPGA,Directed,1,2019
flow control,topology,Directed,1,2019
flow control,Link,Directed,1,2019
flow control,router design,Directed,1,2019
flow control,power/thermal management,Directed,1,2019
power/thermal management,NoC for manycore,Directed,1,2019
power/thermal management,reconfiguration,Directed,1,2019
power/thermal management,power consumption,Directed,1,2019
power/thermal management,performance,Directed,1,2019
power/thermal management,flow control,Directed,1,2019
power/thermal management,emerge technology,Directed,1,2019
power/thermal management,Emulation and Simulation/Simulator,Directed,1,2019
power/thermal management,Link,Directed,1,2019
power/thermal management,power/thermal management,Directed,1,2019
power/thermal management,power/thermal management,Directed,1,2019
power/thermal management,reconfiguration,Directed,1,2019
power/thermal management,Emulation and Simulation/Simulator,Directed,1,2019
power/thermal management,router design,Directed,1,2019
power/thermal management,NoC for memory,Directed,1,2019
power/thermal management,flow control,Directed,1,2019
power/thermal management,router design,Directed,1,2019
transmission lines,emerge technology,Directed,1,2019
transmission lines,approximate NoC,Directed,1,2019
transmission lines,NoC for GPU,Directed,1,2019
transmission lines,Reliability,Directed,1,2019
transmission lines,side-channel attack,Directed,1,2019
transmission lines,security,Directed,1,2019
transmission lines,security,Directed,1,2019
transmission lines,security,Directed,1,2019
transmission lines,3D NoC,Directed,1,2019
transmission lines,NoC for FPGA,Directed,1,2019
transmission lines,topology,Directed,1,2019
transmission lines,Link,Directed,1,2019
transmission lines,router design,Directed,1,2019
transmission lines,topology,Directed,1,2019
transmission lines,NoC for manycore,Directed,1,2019
transmission lines,Emulation and Simulation/Simulator,Directed,1,2019
Routing,emerge technology,Directed,1,2019
Routing,3D NoC,Directed,1,2019
Routing,topology,Directed,1,2019
Routing,emerge technology,Directed,1,2019
Routing,topology,Directed,1,2019
Routing,emerge technology,Directed,1,2019
Routing,NoC for manycore,Directed,1,2019
NoC for memory,NoC for memory,Directed,1,2019
NoC for memory,topology,Directed,1,2019
NoC for memory,NoC for memory,Directed,1,2019
NoC for memory,testing and diagnosis,Directed,1,2019
NoC for memory,mapping,Directed,1,2019
3D NoC,topology,Directed,1,2009
3D NoC,NoC for different applications,Directed,1,2009
Link,topology,Directed,1,2009
Link,NoC for different applications,Directed,1,2009
3D NoC,mapping,Directed,1,2009
3D NoC,topology,Directed,1,2009
Link,mapping,Directed,1,2009
Link,topology,Directed,1,2009
3D NoC,mapping,Directed,1,2009
3D NoC,topology,Directed,1,2009
Link,mapping,Directed,1,2009
Link,topology,Directed,1,2009
NoC for manycore,mapping,Directed,1,2009
NoC for manycore,mapping,Directed,1,2009
NoC for manycore,Routing,Directed,1,2009
NoC for manycore,power consumption,Directed,1,2009
NoC for manycore,mapping,Directed,1,2009
NoC for manycore,modeling,Directed,1,2009
NoC for manycore,flow control,Directed,1,2009
NoC for manycore,mapping,Directed,1,2009
NoC for manycore,topology,Directed,1,2009
NoC for manycore,deadlock,Directed,1,2009
NoC for manycore,Routing,Directed,1,2009
NoC for manycore,Emulation and Simulation/Simulator,Directed,1,2009
NoC for manycore,mapping,Directed,1,2009
NoC for manycore,mapping,Directed,1,2009
NoC for manycore,Design space Exploration,Directed,1,2009
NoC for manycore,Design space Exploration,Directed,1,2009
NoC for manycore,power/thermal management,Directed,1,2009
NoC for manycore,emerge technology,Directed,1,2009
NoC for manycore,mapping,Directed,1,2009
mapping,mapping,Directed,1,2009
mapping,compiler,Directed,1,2009
mapping,NoC for memory,Directed,1,2009
mapping,mapping,Directed,1,2009
3D NoC,emerge technology,Directed,1,2010
3D NoC,topology,Directed,1,2010
3D NoC,emerge technology,Directed,1,2010
topology,emerge technology,Directed,1,2010
topology,emerge technology,Directed,1,2010
topology,topology,Directed,1,2010
topology,modeling,Directed,1,2010
topology,mapping,Directed,1,2010
topology,router design,Directed,1,2010
topology,topology,Directed,1,2010
topology,emerge technology,Directed,1,2010
topology,mapping,Directed,1,2010
topology,topology,Directed,1,2010
topology,3D NoC,Directed,1,2010
topology,Link,Directed,1,2010
topology,modeling,Directed,1,2010
topology,topology,Directed,1,2010
topology,Link,Directed,1,2010
topology,emerge technology,Directed,1,2010
topology,topology,Directed,1,2010
topology,Routing,Directed,1,2010
topology,emerge technology,Directed,1,2010
topology,topology,Directed,1,2010
topology,router design,Directed,1,2010
topology,Link,Directed,1,2010
topology,reconfiguration,Directed,1,2010
topology,mapping,Directed,1,2010
topology,modeling,Directed,1,2010
topology,mapping,Directed,1,2010
router design,router design,Directed,1,2010
router design,Link,Directed,1,2010
router design,NoC for manycore,Directed,1,2010
router design,router design,Directed,1,2010
router design,modeling,Directed,1,2010
router design,mapping,Directed,1,2010
router design,mapping,Directed,1,2010
router design,router design,Directed,1,2010
router design,flow control,Directed,1,2010
router design,reconfigurable,Directed,1,2010
router design,topology,Directed,1,2010
router design,modeling,Directed,1,2010
NoC for memory,flow control,Directed,1,2010
flow control,flow control,Directed,1,2010
NoC for memory,router design,Directed,1,2010
flow control,router design,Directed,1,2010
NoC for memory,mapping,Directed,1,2010
flow control,mapping,Directed,1,2010
compiler,power/thermal management,Directed,1,2010
compiler,emerge technology,Directed,1,2010
emerge technology,emerge technology,Directed,1,2010
emerge technology,mapping,Directed,1,2010
emerge technology,emerge technology,Directed,1,2010
emerge technology,topology,Directed,1,2010
emerge technology,topology,Directed,1,2010
emerge technology,power consumption,Directed,1,2010
emerge technology,emerge technology,Directed,1,2010
NoC for architecture,chip implementation,Directed,1,2013
NoC for architecture,flow control,Directed,1,2013
NoC for architecture,flow control,Directed,1,2013
NoC for architecture,NoC for memory,Directed,1,2013
NoC for architecture,flow control,Directed,1,2013
NoC for architecture,topology,Directed,1,2013
NoC for architecture,router design,Directed,1,2013
NoC for architecture,emerge technology,Directed,1,2013
NoC for architecture,flow control,Directed,1,2013
NoC for architecture,NoC for real-time systems,Directed,1,2013
NoC for real-time (critical) systems,mapping,Directed,1,2013
power/thermal management,mapping,Directed,1,2013
NoC for real-time (critical) systems,router design,Directed,1,2013
power/thermal management,router design,Directed,1,2013
NoC for real-time (critical) systems,power/thermal management,Directed,1,2013
power/thermal management,power/thermal management,Directed,1,2013
NoC for real-time (critical) systems,modeling,Directed,1,2013
power/thermal management,modeling,Directed,1,2013
NoC for real-time (critical) systems,QoS,Directed,1,2013
power/thermal management,QoS,Directed,1,2013
mapping,mapping,Directed,1,2013
mapping,flow control,Directed,1,2013
heuristic,mapping,Directed,1,2013
heuristic,flow control,Directed,1,2013
mapping,mapping,Directed,1,2013
heuristic,mapping,Directed,1,2013
mapping,mapping,Directed,1,2013
heuristic,mapping,Directed,1,2013
mapping,mapping,Directed,1,2013
heuristic,mapping,Directed,1,2013
mapping,mapping,Directed,1,2013
mapping,flow control,Directed,1,2013
mapping,emerge technology,Directed,1,2013
heuristic,mapping,Directed,1,2013
heuristic,flow control,Directed,1,2013
heuristic,emerge technology,Directed,1,2013
mapping,flow control,Directed,1,2013
heuristic,flow control,Directed,1,2013
mapping,Routing,Directed,1,2013
mapping,performance,Directed,1,2013
mapping,flow control,Directed,1,2013
heuristic,Routing,Directed,1,2013
heuristic,performance,Directed,1,2013
heuristic,flow control,Directed,1,2013
mapping,Link,Directed,1,2013
mapping,adaptive,Directed,1,2013
mapping,Routing,Directed,1,2013
mapping,flow control,Directed,1,2013
mapping,flow control,Directed,1,2013
mapping,Routing,Directed,1,2013
heuristic,Link,Directed,1,2013
heuristic,adaptive,Directed,1,2013
heuristic,Routing,Directed,1,2013
heuristic,flow control,Directed,1,2013
heuristic,flow control,Directed,1,2013
heuristic,Routing,Directed,1,2013
NoC for FPGA,Reliability,Directed,1,2013
NoC for FPGA,Routing,Directed,1,2013
NoC for FPGA,Routing,Directed,1,2013
NoC for FPGA,router design,Directed,1,2013
NoC for FPGA,compression,Directed,1,2013
NoC for FPGA,Emulation and Simulation/Simulator,Directed,1,2013
NoC for FPGA,Reliability,Directed,1,2013
fault tolerance,mapping,Directed,1,2005
mapping,mapping,Directed,1,2005
emerge technology,mapping,Directed,1,2005
fault tolerance,Reliability,Directed,1,2005
mapping,Reliability,Directed,1,2005
emerge technology,Reliability,Directed,1,2005
fault tolerance,Reliability,Directed,1,2005
mapping,Reliability,Directed,1,2005
emerge technology,Reliability,Directed,1,2005
router design,mapping,Directed,1,2005
Routing,mapping,Directed,1,2005
router design,Routing,Directed,1,2005
Routing,Routing,Directed,1,2005
router design,mapping,Directed,1,2005
router design,Routing Routing,Directed,1,2005
router design,deadlock,Directed,1,2005
Routing,mapping,Directed,1,2005
Routing,Routing Routing,Directed,1,2005
Routing,deadlock,Directed,1,2005
router design,router design,Directed,1,2005
Routing,router design,Directed,1,2005
router design,modeling,Directed,1,2005
router design,router design,Directed,1,2005
Routing,modeling,Directed,1,2005
Routing,router design,Directed,1,2005
router design,router design,Directed,1,2005
router design,topology,Directed,1,2005
Routing,router design,Directed,1,2005
Routing,topology,Directed,1,2005
NoC for GPU,Routing,Directed,1,2016
NoC for GPU,flow control,Directed,1,2016
NoC for GPU,performance,Directed,1,2016
NoC for GPU,NoC for memory,Directed,1,2016
NoC for GPU,router design,Directed,1,2016
NoC for GPU,NoC for memory,Directed,1,2016
NoC for GPU,reconfiguration,Directed,1,2016
NoC for GPU,power consumption,Directed,1,2016
NoC for GPU,performance,Directed,1,2016
NoC for GPU,flow control,Directed,1,2016
NoC for GPU,NoC for manycore,Directed,1,2016
NoC for GPU,router design,Directed,1,2016
NoC for GPU,Routing,Directed,1,2016
NoC for GPU,router design,Directed,1,2016
NoC for GPU,flow control,Directed,1,2016
NoC for GPU,Bufferless,Directed,1,2016
NoC for GPU,Routing,Directed,1,2016
NoC for GPU,power consumption,Directed,1,2016
NoC for GPU,flow control,Directed,1,2016
NoC for GPU,performance,Directed,1,2016
NoC for GPU,emerge technology,Directed,1,2016
NoC for GPU,Emulation and Simulation/Simulator,Directed,1,2016
NoC for GPU,topology,Directed,1,2016
NoC for GPU,NoC for manycore,Directed,1,2016
NoC for GPU,emerging devices/transistors,Directed,1,2016
NoC for GPU,drowsy,Directed,1,2016
topology,Emulation and Simulation/Simulator,Directed,1,2016
topology,router design,Directed,1,2016
topology,NoC for memory,Directed,1,2016
topology,flow control,Directed,1,2016
topology,reconfiguration,Directed,1,2016
topology,topology,Directed,1,2016
topology,NoC for memory,Directed,1,2016
topology,flow control,Directed,1,2016
topology,deadlock,Directed,1,2016
topology,Routing,Directed,1,2016
topology,power consumption,Directed,1,2016
topology,flow control,Directed,1,2016
topology,performance,Directed,1,2016
Routing,Routing,Directed,1,2016
Routing,router design,Directed,1,2016
flow control,Routing,Directed,1,2016
flow control,router design,Directed,1,2016
Routing,emerge technology,Directed,1,2016
flow control,emerge technology,Directed,1,2016
Routing,flow control,Directed,1,2016
Routing,topology,Directed,1,2016
flow control,flow control,Directed,1,2016
flow control,topology,Directed,1,2016
Routing,flow control,Directed,1,2016
Routing,router design,Directed,1,2016
flow control,flow control,Directed,1,2016
flow control,router design,Directed,1,2016
Routing,GALS,Directed,1,2016
Routing,flow control,Directed,1,2016
Routing,power consumption,Directed,1,2016
flow control,GALS,Directed,1,2016
flow control,flow control,Directed,1,2016
flow control,power consumption,Directed,1,2016
Routing,flow control,Directed,1,2016
flow control,flow control,Directed,1,2016
Routing,power/thermal management,Directed,1,2016
flow control,power/thermal management,Directed,1,2016
Routing,flow control,Directed,1,2016
flow control,flow control,Directed,1,2016
power/thermal management,flow control,Directed,1,2007
emerge technology,flow control,Directed,1,2007
Design space Exploration,power/thermal management,Directed,1,2007
Design space Exploration,Link,Directed,1,2007
Design space Exploration,mapping,Directed,1,2007
Design space Exploration,Routing,Directed,1,2007
Design space Exploration,scheduling,Directed,1,2007
Design space Exploration,mapping,Directed,1,2007
Design space Exploration,power consumption,Directed,1,2007
Design space Exploration,mapping,Directed,1,2007
NoC for different applications,modeling,Directed,1,2007
3D NoC,flow control,Directed,1,2012
3D NoC,topology,Directed,1,2012
NoC for memory,flow control,Directed,1,2012
NoC for memory,topology,Directed,1,2012
flow control,flow control,Directed,1,2012
flow control,topology,Directed,1,2012
3D NoC,modeling,Directed,1,2012
NoC for memory,modeling,Directed,1,2012
flow control,modeling,Directed,1,2012
3D NoC,emerge technology,Directed,1,2012
NoC for memory,emerge technology,Directed,1,2012
flow control,emerge technology,Directed,1,2012
3D NoC,emerge technology,Directed,1,2012
3D NoC,topology,Directed,1,2012
NoC for memory,emerge technology,Directed,1,2012
NoC for memory,topology,Directed,1,2012
flow control,emerge technology,Directed,1,2012
flow control,topology,Directed,1,2012
3D NoC,Routing,Directed,1,2012
3D NoC,flow control,Directed,1,2012
3D NoC,performance,Directed,1,2012
3D NoC,NoC for memory,Directed,1,2012
NoC for memory,Routing,Directed,1,2012
NoC for memory,flow control,Directed,1,2012
NoC for memory,performance,Directed,1,2012
NoC for memory,NoC for memory,Directed,1,2012
flow control,Routing,Directed,1,2012
flow control,flow control,Directed,1,2012
flow control,performance,Directed,1,2012
flow control,NoC for memory,Directed,1,2012
Routing,Emulation and Simulation/Simulator,Directed,1,2012
Routing,router design,Directed,1,2012
Routing,NoC for memory,Directed,1,2012
Routing,flow control,Directed,1,2012
router design,Emulation and Simulation/Simulator,Directed,1,2012
router design,router design,Directed,1,2012
router design,NoC for memory,Directed,1,2012
router design,flow control,Directed,1,2012
Routing,Link,Directed,1,2012
Routing,Process Variation,Directed,1,2012
router design,Link,Directed,1,2012
router design,Process Variation,Directed,1,2012
Routing,modeling,Directed,1,2012
Routing,mapping,Directed,1,2012
router design,modeling,Directed,1,2012
router design,mapping,Directed,1,2012
Routing,NoC for memory,Directed,1,2012
router design,NoC for memory,Directed,1,2012
Routing,mapping,Directed,1,2012
router design,mapping,Directed,1,2012
Routing,emerge technology,Directed,1,2012
router design,emerge technology,Directed,1,2012
Routing,flow control,Directed,1,2012
Routing,Routing,Directed,1,2012
router design,flow control,Directed,1,2012
router design,Routing,Directed,1,2012
Routing,Reliability,Directed,1,2012
router design,Reliability,Directed,1,2012
Emulation and Simulation/Simulator,modeling,Directed,1,2012
Emulation and Simulation/Simulator,mapping,Directed,1,2012
Emulation and Simulation/Simulator,modeling,Directed,1,2012
Emulation and Simulation/Simulator,router design,Directed,1,2012
Emulation and Simulation/Simulator,NoC for manycore,Directed,1,2012
NoC for manycore,Design space Exploration,Directed,1,2012
NoC for manycore,topology,Directed,1,2012
NoC for manycore,NoC for manycore,Directed,1,2012
NoC for manycore,modeling,Directed,1,2012
NoC for manycore,mapping,Directed,1,2012
NoC for manycore,topology,Directed,1,2012
NoC for manycore,router design,Directed,1,2012
NoC for manycore,flow control,Directed,1,2012
NoC for manycore,topology,Directed,1,2012
NoC for manycore,NoC for manycore,Directed,1,2012
NoC for memory,reconfiguration,Directed,1,2012
NoC for memory,mapping,Directed,1,2012
Reliability,emerge technology,Directed,1,2018
Routing,emerge technology,Directed,1,2018
Reliability,Reliability,Directed,1,2018
Routing,Reliability,Directed,1,2018
Reliability,topology,Directed,1,2018
Reliability,Routing,Directed,1,2018
Reliability,deadlock,Directed,1,2018
Routing,topology,Directed,1,2018
Routing,Routing,Directed,1,2018
Routing,deadlock,Directed,1,2018
emerge technology,emerge technology,Directed,1,2020
monitoring,emerge technology,Directed,1,2020
temperature,emerge technology,Directed,1,2020
emerge technology,Process Variation,Directed,1,2020
emerge technology,emerge technology,Directed,1,2020
monitoring,Process Variation,Directed,1,2020
monitoring,emerge technology,Directed,1,2020
temperature,Process Variation,Directed,1,2020
temperature,emerge technology,Directed,1,2020
emerge technology,temperature,Directed,1,2020
emerge technology,emerge technology,Directed,1,2020
monitoring,temperature,Directed,1,2020
monitoring,emerge technology,Directed,1,2020
temperature,temperature,Directed,1,2020
temperature,emerge technology,Directed,1,2020
emerge technology,emerge technology,Directed,1,2020
monitoring,emerge technology,Directed,1,2020
temperature,emerge technology,Directed,1,2020
emerge technology,temperature,Directed,1,2020
emerge technology,emerge technology,Directed,1,2020
monitoring,temperature,Directed,1,2020
monitoring,emerge technology,Directed,1,2020
temperature,temperature,Directed,1,2020
temperature,emerge technology,Directed,1,2020
emerge technology,topology,Directed,1,2020
emerge technology,power consumption,Directed,1,2020
emerge technology,emerge technology,Directed,1,2020
monitoring,topology,Directed,1,2020
monitoring,power consumption,Directed,1,2020
monitoring,emerge technology,Directed,1,2020
temperature,topology,Directed,1,2020
temperature,power consumption,Directed,1,2020
temperature,emerge technology,Directed,1,2020
emerge technology,emerge technology,Directed,1,2020
monitoring,emerge technology,Directed,1,2020
temperature,emerge technology,Directed,1,2020
performance,packet encoding,Directed,1,2018
performance,emerge technology,Directed,1,2018
NoC for memory,packet encoding,Directed,1,2018
NoC for memory,emerge technology,Directed,1,2018
scheduling,packet encoding,Directed,1,2018
scheduling,emerge technology,Directed,1,2018
performance,NoC for different applications,Directed,1,2018
NoC for memory,NoC for different applications,Directed,1,2018
scheduling,NoC for different applications,Directed,1,2018
performance,mapping,Directed,1,2018
performance,flow control,Directed,1,2018
NoC for memory,mapping,Directed,1,2018
NoC for memory,flow control,Directed,1,2018
scheduling,mapping,Directed,1,2018
scheduling,flow control,Directed,1,2018
NoC for GPU,NoC for different applications,Directed,1,2020
NoC for memory,NoC for different applications,Directed,1,2020
NoC for different applications,NoC for different applications,Directed,1,2020
modeling,topology,Directed,1,2018
modeling,Routing,Directed,1,2018
modeling,emerge technology,Directed,1,2018
flow control,topology,Directed,1,2018
flow control,Routing,Directed,1,2018
flow control,emerge technology,Directed,1,2018
modeling,QoS,Directed,1,2018
modeling,topology,Directed,1,2018
modeling,Routing,Directed,1,2018
modeling,flow control,Directed,1,2018
flow control,QoS,Directed,1,2018
flow control,topology,Directed,1,2018
flow control,Routing,Directed,1,2018
flow control,flow control,Directed,1,2018
modeling,NoC for real-time systems,Directed,1,2018
modeling,delay model,Directed,1,2018
flow control,NoC for real-time systems,Directed,1,2018
flow control,delay model,Directed,1,2018
modeling,NoC for different applications,Directed,1,2018
flow control,NoC for different applications,Directed,1,2018
modeling,Routing,Directed,1,2018
NoC for memory,chip implementation,Directed,1,2018
NoC for memory,flow control,Directed,1,2018
NoC for memory,NoC for real-time systems,Directed,1,2018
NoC for different applications,router design,Directed,1,2019
NoC for different applications,NoC for memory,Directed,1,2019
temperature,emerge technology,Directed,1,2019
emerge technology,emerge technology,Directed,1,2019
temperature,emerge technology,Directed,1,2019
emerge technology,emerge technology,Directed,1,2019
temperature,Process Variation,Directed,1,2019
temperature,emerge technology,Directed,1,2019
emerge technology,Process Variation,Directed,1,2019
emerge technology,emerge technology,Directed,1,2019
emerge technology,mapping,Directed,1,2017
emerge technology,emerge technology,Directed,1,2017
emerge technology,router design,Directed,1,2017
emerge technology,emerge technology,Directed,1,2017
emerge technology,emerge technology,Directed,1,2017
emerge technology,NoC for memory,Directed,1,2017
emerge technology,power/thermal management,Directed,1,2017
NoC for memory,mapping,Directed,1,2018
NoC for memory,Emulation and Simulation/Simulator,Directed,1,2018
NoC for memory,topology,Directed,1,2018
NoC for memory,Routing,Directed,1,2018
NoC for memory,flow control,Directed,1,2018
NoC for memory,router design,Directed,1,2018
Reliability,reconfiguration,Directed,1,2019
Reliability,Routing,Directed,1,2019
Reliability,power/thermal management,Directed,1,2019
Reliability,modeling,Directed,1,2019
Reliability,mapping,Directed,1,2019
Reliability,Emulation and Simulation/Simulator,Directed,1,2019
Reliability,topology,Directed,1,2019
Reliability,Routing,Directed,1,2019
Reliability,flow control,Directed,1,2019
Reliability,router design,Directed,1,2019
NoC for GPU,mapping,Directed,1,2019
router design,mapping,Directed,1,2019
NoC for GPU,modeling,Directed,1,2019
router design,modeling,Directed,1,2019
NoC for GPU,emerge technology,Directed,1,2019
NoC for GPU,Emulation and Simulation/Simulator,Directed,1,2019
router design,emerge technology,Directed,1,2019
router design,Emulation and Simulation/Simulator,Directed,1,2019
Link,Design space Exploration,Directed,1,2017
reconfiguration,Design space Exploration,Directed,1,2017
Link,reconfiguration,Directed,1,2017
Link,power consumption,Directed,1,2017
Link,performance,Directed,1,2017
Link,flow control,Directed,1,2017
reconfiguration,reconfiguration,Directed,1,2017
reconfiguration,power consumption,Directed,1,2017
reconfiguration,performance,Directed,1,2017
reconfiguration,flow control,Directed,1,2017
Link,topology,Directed,1,2017
Link,NoC for memory,Directed,1,2017
reconfiguration,topology,Directed,1,2017
reconfiguration,NoC for memory,Directed,1,2017
Link,flow control,Directed,1,2017
Link,NoC for memory,Directed,1,2017
reconfiguration,flow control,Directed,1,2017
reconfiguration,NoC for memory,Directed,1,2017
Link,Routing,Directed,1,2017
Link,power consumption,Directed,1,2017
Link,flow control,Directed,1,2017
Link,performance,Directed,1,2017
reconfiguration,Routing,Directed,1,2017
reconfiguration,power consumption,Directed,1,2017
reconfiguration,flow control,Directed,1,2017
reconfiguration,performance,Directed,1,2017
Link,emerging devices/transistors,Directed,1,2017
Link,drowsy,Directed,1,2017
reconfiguration,emerging devices/transistors,Directed,1,2017
reconfiguration,drowsy,Directed,1,2017
Link,reconfiguration,Directed,1,2017
reconfiguration,reconfiguration,Directed,1,2017
Link,power/thermal management,Directed,1,2017
Link,Multi-Vt,Directed,1,2017
reconfiguration,power/thermal management,Directed,1,2017
reconfiguration,Multi-Vt,Directed,1,2017
Link,reconfiguration,Directed,1,2017
reconfiguration,reconfiguration,Directed,1,2017
Link,Reconfiguration,Directed,1,2017
Link,router design,Directed,1,2017
reconfiguration,Reconfiguration,Directed,1,2017
reconfiguration,router design,Directed,1,2017
Link,Routing,Directed,1,2017
Link,flow control,Directed,1,2017
reconfiguration,Routing,Directed,1,2017
reconfiguration,flow control,Directed,1,2017
Link,router design,Directed,1,2017
Link,Reliability,Directed,1,2017
reconfiguration,router design,Directed,1,2017
reconfiguration,Reliability,Directed,1,2017
Link,power/thermal management,Directed,1,2017
reconfiguration,power/thermal management,Directed,1,2017
Link,emerge technology,Directed,1,2017
Link,Emulation and Simulation/Simulator,Directed,1,2017
reconfiguration,emerge technology,Directed,1,2017
reconfiguration,Emulation and Simulation/Simulator,Directed,1,2017
emerge technology,emerge technology,Directed,1,2017
emerge technology,topology,Directed,1,2017
emerge technology,topology,Directed,1,2017
emerge technology,NoC for manycore,Directed,1,2017
emerge technology,topology,Directed,1,2017
flow control,flow control,Directed,1,2017
flow control,router design,Directed,1,2017
router design,flow control,Directed,1,2017
router design,router design,Directed,1,2017
security,security,Directed,1,2016
NoC for memory,Routing,Directed,1,2017
NoC for memory,flow control,Directed,1,2017
NoC for memory,performance,Directed,1,2017
NoC for memory,NoC for memory,Directed,1,2017
NoC for GPU,Routing,Directed,1,2017
NoC for GPU,flow control,Directed,1,2017
NoC for GPU,performance,Directed,1,2017
NoC for GPU,NoC for memory,Directed,1,2017
NoC for memory,router design,Directed,1,2017
NoC for memory,NoC for memory,Directed,1,2017
NoC for GPU,router design,Directed,1,2017
NoC for GPU,NoC for memory,Directed,1,2017
NoC for memory,router design,Directed,1,2017
NoC for GPU,router design,Directed,1,2017
NoC for memory,Emulation and Simulation/Simulator,Directed,1,2017
NoC for memory,topology,Directed,1,2017
NoC for memory,Routing,Directed,1,2017
NoC for memory,flow control,Directed,1,2017
NoC for memory,router design,Directed,1,2017
NoC for GPU,Emulation and Simulation/Simulator,Directed,1,2017
NoC for GPU,topology,Directed,1,2017
NoC for GPU,Routing,Directed,1,2017
NoC for GPU,flow control,Directed,1,2017
NoC for GPU,router design,Directed,1,2017
Reliability,Reliability,Directed,1,2017
Reliability,Routing,Directed,1,2017
Routing,Reliability,Directed,1,2017
Routing,Routing,Directed,1,2017
Reliability,Routing,Directed,1,2017
Reliability,router design,Directed,1,2017
Routing,Routing,Directed,1,2017
Routing,router design,Directed,1,2017
Reliability,Reliability,Directed,1,2017
Reliability,mapping,Directed,1,2017
Reliability,Routing,Directed,1,2017
Routing,Reliability,Directed,1,2017
Routing,mapping,Directed,1,2017
Routing,Routing,Directed,1,2017
Reliability,Emulation and Simulation/Simulator,Directed,1,2017
Reliability,router design,Directed,1,2017
Reliability,NoC for memory,Directed,1,2017
Reliability,flow control,Directed,1,2017
Routing,Emulation and Simulation/Simulator,Directed,1,2017
Routing,router design,Directed,1,2017
Routing,NoC for memory,Directed,1,2017
Routing,flow control,Directed,1,2017
emerge technology,topology,Directed,1,2017
emerge technology,emerge technology,Directed,1,2017
emerge technology,temperature,Directed,1,2017
emerge technology,emerge technology,Directed,1,2017
Routing,topology,Directed,1,2018
Routing,emerge technology,Directed,1,2018
Routing,mapping,Directed,1,2018
topology,topology,Directed,1,2018
topology,emerge technology,Directed,1,2018
topology,mapping,Directed,1,2018
Routing,power/thermal management,Directed,1,2018
topology,power/thermal management,Directed,1,2018
Routing,emerge technology,Directed,1,2018
topology,emerge technology,Directed,1,2018
Routing,emerge technology,Directed,1,2018
topology,emerge technology,Directed,1,2018
NoC for realtime (critical) systems,mapping,Directed,1,2017
emerge technology,mapping,Directed,1,2017
NoC for realtime (critical) systems,modeling,Directed,1,2017
NoC for realtime (critical) systems,router design,Directed,1,2017
emerge technology,modeling,Directed,1,2017
emerge technology,router design,Directed,1,2017
NoC for realtime (critical) systems,topology,Directed,1,2017
NoC for realtime (critical) systems,NoC for manycore,Directed,1,2017
emerge technology,topology,Directed,1,2017
emerge technology,NoC for manycore,Directed,1,2017
NoC for realtime (critical) systems,NoC for different applications,Directed,1,2017
emerge technology,NoC for different applications,Directed,1,2017
NoC for realtime (critical) systems,modeling,Directed,1,2017
emerge technology,modeling,Directed,1,2017
NoC for realtime (critical) systems,Emulation and Simulation/Simulator,Directed,1,2017
emerge technology,Emulation and Simulation/Simulator,Directed,1,2017
router design,flow control,Directed,1,2016
router design,QoS,Directed,1,2016
router design,chip implementation,Directed,1,2016
router design,flow control,Directed,1,2016
router design,router design,Directed,1,2016
router design,NoC for different applications,Directed,1,2016
router design,modeling,Directed,1,2016
router design,router design,Directed,1,2016
Reliability,emerge technology,Directed,1,2016
Reliability,Reliability,Directed,1,2016
Reliability,testing and diagnosis,Directed,1,2016
Link,emerge technology,Directed,1,2016
Link,Reliability,Directed,1,2016
Link,testing and diagnosis,Directed,1,2016
topology,emerge technology,Directed,1,2016
topology,Reliability,Directed,1,2016
topology,testing and diagnosis,Directed,1,2016
Reliability,mapping,Directed,1,2016
Link,mapping,Directed,1,2016
topology,mapping,Directed,1,2016
Reliability,NoC for memory,Directed,1,2016
Link,NoC for memory,Directed,1,2016
topology,NoC for memory,Directed,1,2016
Reliability,Routing,Directed,1,2016
Reliability,Reliability,Directed,1,2016
Reliability,topology,Directed,1,2016
Link,Routing,Directed,1,2016
Link,Reliability,Directed,1,2016
Link,topology,Directed,1,2016
topology,Routing,Directed,1,2016
topology,Reliability,Directed,1,2016
topology,topology,Directed,1,2016
Reliability,Reliability,Directed,1,2016
Reliability,Routing,Directed,1,2016
Link,Reliability,Directed,1,2016
Link,Routing,Directed,1,2016
topology,Reliability,Directed,1,2016
topology,Routing,Directed,1,2016
Reliability,emerge technology,Directed,1,2016
Reliability,Emulation and Simulation/Simulator,Directed,1,2016
Link,emerge technology,Directed,1,2016
Link,Emulation and Simulation/Simulator,Directed,1,2016
topology,emerge technology,Directed,1,2016
topology,Emulation and Simulation/Simulator,Directed,1,2016
Reliability,reconfiguration,Directed,1,2016
Reliability,topology,Directed,1,2016
Link,reconfiguration,Directed,1,2016
Link,topology,Directed,1,2016
topology,reconfiguration,Directed,1,2016
topology,topology,Directed,1,2016
Reliability,Emulation and Simulation/Simulator,Directed,1,2016
Link,Emulation and Simulation/Simulator,Directed,1,2016
topology,Emulation and Simulation/Simulator,Directed,1,2016
topology,performance,Directed,1,2017
topology,topology,Directed,1,2017
topology,Reliability,Directed,1,2017
emerge technology,performance,Directed,1,2017
emerge technology,topology,Directed,1,2017
emerge technology,Reliability,Directed,1,2017
topology,performance,Directed,1,2017
topology,topology,Directed,1,2017
topology,Reliability,Directed,1,2017
testing and diagnosis,testing and diagnosis,Directed,1,2016
testing and diagnosis,Link,Directed,1,2016
Link,testing and diagnosis,Directed,1,2016
Link,Link,Directed,1,2016
Reliability,mapping,Directed,1,2017
Routing,mapping,Directed,1,2017
emerge technology,router design,Directed,1,2016
emerge technology,emerge technology,Directed,1,2016
emerge technology,emerge technology,Directed,1,2016
emerge technology,topology,Directed,1,2016
emerge technology,Process Variation,Directed,1,2016
emerge technology,emerge technology,Directed,1,2016
power/thermal management,Emulation and Simulation/Simulator,Directed,1,2015
power/thermal management,power/thermal management,Directed,1,2015
power/thermal management,Emulation and Simulation/Simulator,Directed,1,2015
power/thermal management,topology,Directed,1,2015
power/thermal management,Routing,Directed,1,2015
power/thermal management,flow control,Directed,1,2015
power/thermal management,router design,Directed,1,2015
power/thermal management,power/thermal management,Directed,1,2015
performance,topology,Directed,1,2016
topology,topology,Directed,1,2016
Reliability,topology,Directed,1,2016
performance,topology,Directed,1,2016
performance,Reliability,Directed,1,2016
performance,Link,Directed,1,2016
topology,topology,Directed,1,2016
topology,Reliability,Directed,1,2016
topology,Link,Directed,1,2016
Reliability,topology,Directed,1,2016
Reliability,Reliability,Directed,1,2016
Reliability,Link,Directed,1,2016
performance,emerge technology,Directed,1,2016
performance,topology,Directed,1,2016
emerge technology,emerge technology,Directed,1,2016
emerge technology,topology,Directed,1,2016
power/thermal management,emerge technology,Directed,1,2016
power/thermal management,topology,Directed,1,2016
power consumption,emerge technology,Directed,1,2016
power consumption,topology,Directed,1,2016
performance,emerge technology,Directed,1,2016
emerge technology,emerge technology,Directed,1,2016
power/thermal management,emerge technology,Directed,1,2016
power consumption,emerge technology,Directed,1,2016
performance,NoC for manycore,Directed,1,2016
emerge technology,NoC for manycore,Directed,1,2016
power/thermal management,NoC for manycore,Directed,1,2016
power consumption,NoC for manycore,Directed,1,2016
performance,reconfiguration,Directed,1,2016
performance,Routing,Directed,1,2016
emerge technology,reconfiguration,Directed,1,2016
emerge technology,Routing,Directed,1,2016
power/thermal management,reconfiguration,Directed,1,2016
power/thermal management,Routing,Directed,1,2016
power consumption,reconfiguration,Directed,1,2016
power consumption,Routing,Directed,1,2016
performance,Design space Exploration,Directed,1,2016
emerge technology,Design space Exploration,Directed,1,2016
power/thermal management,Design space Exploration,Directed,1,2016
power consumption,Design space Exploration,Directed,1,2016
performance,reconfiguration,Directed,1,2016
emerge technology,reconfiguration,Directed,1,2016
power/thermal management,reconfiguration,Directed,1,2016
power consumption,reconfiguration,Directed,1,2016
performance,topology,Directed,1,2016
performance,router design,Directed,1,2016
emerge technology,topology,Directed,1,2016
emerge technology,router design,Directed,1,2016
power/thermal management,topology,Directed,1,2016
power/thermal management,router design,Directed,1,2016
power consumption,topology,Directed,1,2016
power consumption,router design,Directed,1,2016
mapping,emerge technology,Directed,1,2017
mapping,topology,Directed,1,2017
mapping,emerge technology,Directed,1,2017
mapping,emerge technology,Directed,1,2017
mapping,topology,Directed,1,2017
mapping,Routing,Directed,1,2017
mapping,deadlock,Directed,1,2017
mapping,Emulation and Simulation/Simulator,Directed,1,2017
topology,emerge technology,Directed,1,2017
topology,topology,Directed,1,2017
emerge technology,emerge technology,Directed,1,2017
emerge technology,topology,Directed,1,2017
topology,emerge technology,Directed,1,2017
emerge technology,emerge technology,Directed,1,2017
Routing,Routing,Directed,1,2015
Routing,router design,Directed,1,2015
emerge technology,Routing,Directed,1,2015
emerge technology,router design,Directed,1,2015
Routing,emerge technology,Directed,1,2015
emerge technology,emerge technology,Directed,1,2015
Routing,emerge technology,Directed,1,2015
emerge technology,emerge technology,Directed,1,2015
Routing,emerge technology,Directed,1,2015
emerge technology,emerge technology,Directed,1,2015
topology,emerge technology,Directed,1,2015
topology,topology,Directed,1,2015
emerge technology,emerge technology,Directed,1,2015
emerge technology,topology,Directed,1,2015
topology,emerge technology,Directed,1,2015
emerge technology,emerge technology,Directed,1,2015
topology,topology,Directed,1,2015
emerge technology,topology,Directed,1,2015
temperature,emerge technology,Directed,1,2016
temperature,Emulation and Simulation/Simulator,Directed,1,2016
emerge technology,emerge technology,Directed,1,2016
emerge technology,Emulation and Simulation/Simulator,Directed,1,2016
mapping,emerge technology,Directed,1,2016
mapping,Emulation and Simulation/Simulator,Directed,1,2016
temperature,modeling,Directed,1,2016
emerge technology,modeling,Directed,1,2016
mapping,modeling,Directed,1,2016
temperature,emerge technology,Directed,1,2016
emerge technology,emerge technology,Directed,1,2016
mapping,emerge technology,Directed,1,2016
temperature,emerge technology,Directed,1,2016
temperature,topology,Directed,1,2016
emerge technology,emerge technology,Directed,1,2016
emerge technology,topology,Directed,1,2016
mapping,emerge technology,Directed,1,2016
mapping,topology,Directed,1,2016
temperature,topology,Directed,1,2016
temperature,power consumption,Directed,1,2016
temperature,emerge technology,Directed,1,2016
emerge technology,topology,Directed,1,2016
emerge technology,power consumption,Directed,1,2016
emerge technology,emerge technology,Directed,1,2016
mapping,topology,Directed,1,2016
mapping,power consumption,Directed,1,2016
mapping,emerge technology,Directed,1,2016
temperature,emerge technology,Directed,1,2016
emerge technology,emerge technology,Directed,1,2016
mapping,emerge technology,Directed,1,2016
temperature,Reliability,Directed,1,2016
temperature,mapping,Directed,1,2016
emerge technology,Reliability,Directed,1,2016
emerge technology,mapping,Directed,1,2016
mapping,Reliability,Directed,1,2016
mapping,mapping,Directed,1,2016
temperature,temperature,Directed,1,2016
temperature,emerge technology,Directed,1,2016
emerge technology,temperature,Directed,1,2016
emerge technology,emerge technology,Directed,1,2016
mapping,temperature,Directed,1,2016
mapping,emerge technology,Directed,1,2016
temperature,topology,Directed,1,2016
emerge technology,topology,Directed,1,2016
mapping,topology,Directed,1,2016
temperature,topology,Directed,1,2016
temperature,Routing,Directed,1,2016
temperature,deadlock,Directed,1,2016
emerge technology,topology,Directed,1,2016
emerge technology,Routing,Directed,1,2016
emerge technology,deadlock,Directed,1,2016
mapping,topology,Directed,1,2016
mapping,Routing,Directed,1,2016
mapping,deadlock,Directed,1,2016
Routing,Reliability,Directed,1,2015
Routing,Routing,Directed,1,2015
reconfiguration,Reliability,Directed,1,2015
reconfiguration,Routing,Directed,1,2015
Routing,reconfiguration,Directed,1,2015
Routing,Routing,Directed,1,2015
reconfiguration,reconfiguration,Directed,1,2015
reconfiguration,Routing,Directed,1,2015
Routing,Routing,Directed,1,2015
Routing,Reliability,Directed,1,2015
reconfiguration,Routing,Directed,1,2015
reconfiguration,Reliability,Directed,1,2015
Routing,reconfiguration,Directed,1,2015
Routing,Routing,Directed,1,2015
reconfiguration,reconfiguration,Directed,1,2015
reconfiguration,Routing,Directed,1,2015
Routing,Reliability,Directed,1,2015
Routing,reconfiguration,Directed,1,2015
Routing,Routing,Directed,1,2015
reconfiguration,Reliability,Directed,1,2015
reconfiguration,reconfiguration,Directed,1,2015
reconfiguration,Routing,Directed,1,2015
Routing,Reliability,Directed,2,2015
reconfiguration,Reliability,Directed,2,2015
Routing,Reliability,Directed,1,2015
reconfiguration,Reliability,Directed,1,2015
Routing,mapping,Directed,1,2015
reconfiguration,mapping,Directed,1,2015
Routing,Reliability,Directed,1,2015
reconfiguration,Reliability,Directed,1,2015
temperature,emerge technology,Directed,1,2015
emerge technology,emerge technology,Directed,1,2015
temperature,emerge technology,Directed,1,2015
temperature,topology,Directed,1,2015
emerge technology,emerge technology,Directed,1,2015
emerge technology,topology,Directed,1,2015
temperature,Reliability,Directed,1,2015
temperature,mapping,Directed,1,2015
emerge technology,Reliability,Directed,1,2015
emerge technology,mapping,Directed,1,2015
emerge technology,Routing,Directed,1,2020
emerge technology,NoC for SiP,Directed,1,2020
emerge technology,deadlock,Directed,1,2020
NoC for SiP,Routing,Directed,1,2020
NoC for SiP,NoC for SiP,Directed,1,2020
NoC for SiP,deadlock,Directed,1,2020
topology,Routing,Directed,1,2020
topology,NoC for SiP,Directed,1,2020
topology,deadlock,Directed,1,2020
emerge technology,NoC for SiP,Directed,1,2020
NoC for SiP,NoC for SiP,Directed,1,2020
topology,NoC for SiP,Directed,1,2020
emerge technology,emerge technology,Directed,1,2020
NoC for SiP,emerge technology,Directed,1,2020
topology,emerge technology,Directed,1,2020
emerge technology,NoC for SiP,Directed,1,2020
emerge technology,emerge technology,Directed,1,2020
NoC for SiP,NoC for SiP,Directed,1,2020
NoC for SiP,emerge technology,Directed,1,2020
topology,NoC for SiP,Directed,1,2020
topology,emerge technology,Directed,1,2020
emerge technology,emerge technology,Directed,1,2020
emerge technology,topology,Directed,1,2020
emerge technology,Routing,Directed,1,2020
emerge technology,deadlock,Directed,1,2020
emerge technology,Emulation and Simulation/Simulator,Directed,1,2020
NoC for SiP,emerge technology,Directed,1,2020
NoC for SiP,topology,Directed,1,2020
NoC for SiP,Routing,Directed,1,2020
NoC for SiP,deadlock,Directed,1,2020
NoC for SiP,Emulation and Simulation/Simulator,Directed,1,2020
topology,emerge technology,Directed,1,2020
topology,topology,Directed,1,2020
topology,Routing,Directed,1,2020
topology,deadlock,Directed,1,2020
topology,Emulation and Simulation/Simulator,Directed,1,2020
emerge technology,emerge technology,Directed,1,2020
NoC for SiP,emerge technology,Directed,1,2020
topology,emerge technology,Directed,1,2020
emerge technology,emerge technology,Directed,1,2020
NoC for SiP,emerge technology,Directed,1,2020
topology,emerge technology,Directed,1,2020
emerge technology,topology,Directed,1,2020
NoC for SiP,topology,Directed,1,2020
topology,topology,Directed,1,2020
emerge technology,router design,Directed,1,2020
emerge technology,emerge technology,Directed,1,2020
NoC for SiP,router design,Directed,1,2020
NoC for SiP,emerge technology,Directed,1,2020
topology,router design,Directed,1,2020
topology,emerge technology,Directed,1,2020
emerge technology,emerge technology,Directed,1,2020
emerge technology,topology,Directed,1,2020
NoC for SiP,emerge technology,Directed,1,2020
NoC for SiP,topology,Directed,1,2020
topology,emerge technology,Directed,1,2020
topology,topology,Directed,1,2020
emerge technology,flow control,Directed,1,2020
emerge technology,topology,Directed,1,2020
NoC for SiP,flow control,Directed,1,2020
NoC for SiP,topology,Directed,1,2020
topology,flow control,Directed,1,2020
topology,topology,Directed,1,2020
emerge technology,flow control,Directed,1,2020
emerge technology,topology,Directed,1,2020
NoC for SiP,flow control,Directed,1,2020
NoC for SiP,topology,Directed,1,2020
topology,flow control,Directed,1,2020
topology,topology,Directed,1,2020
flow control,NoC for manycore,Directed,1,2017
flow control,NoC for different applications,Directed,1,2017
NoC for memory,Emulation and Simulation/Simulator,Directed,1,2016
NoC for memory,router design,Directed,1,2016
NoC for memory,NoC for memory,Directed,1,2016
NoC for memory,flow control,Directed,1,2016
power/thermal management,Emulation and Simulation/Simulator,Directed,1,2016
power/thermal management,router design,Directed,1,2016
power/thermal management,NoC for memory,Directed,1,2016
power/thermal management,flow control,Directed,1,2016
NoC for memory,Emulation and Simulation/Simulator,Directed,1,2016
power/thermal management,Emulation and Simulation/Simulator,Directed,1,2016
NoC for memory,flow control,Directed,1,2016
power/thermal management,flow control,Directed,1,2016
NoC for memory,mapping,Directed,1,2016
power/thermal management,mapping,Directed,1,2016
NoC for memory,power/thermal management,Directed,1,2016
power/thermal management,power/thermal management,Directed,1,2016
NoC for memory,modeling,Directed,1,2016
NoC for memory,router design,Directed,1,2016
power/thermal management,modeling,Directed,1,2016
power/thermal management,router design,Directed,1,2016
NoC for memory,modeling,Directed,1,2016
NoC for memory,router design,Directed,1,2016
emerge technology,modeling,Directed,1,2016
emerge technology,router design,Directed,1,2016
NoC for memory,emerge technology,Directed,1,2016
NoC for memory,Reliability,Directed,1,2016
NoC for memory,testing and diagnosis,Directed,1,2016
emerge technology,emerge technology,Directed,1,2016
emerge technology,Reliability,Directed,1,2016
emerge technology,testing and diagnosis,Directed,1,2016
flow control,topology,Directed,1,2015
flow control,emerge technology,Directed,1,2015
flow control,mapping,Directed,1,2015
topology,topology,Directed,1,2015
topology,emerge technology,Directed,1,2015
topology,mapping,Directed,1,2015
flow control,topology,Directed,1,2015
flow control,emerge technology,Directed,1,2015
flow control,mapping,Directed,1,2015
flow control,topology,Directed,1,2015
flow control,NoC for different applications,Directed,1,2015
topology,topology,Directed,1,2015
topology,NoC for different applications,Directed,1,2015
flow control,topology,Directed,1,2015
flow control,NoC for different applications,Directed,1,2015
flow control,router design,Directed,1,2015
flow control,topology,Directed,1,2015
topology,router design,Directed,1,2015
topology,topology,Directed,1,2015
flow control,router design,Directed,1,2015
flow control,topology,Directed,1,2015
NoC for realtime (critical) systems,NoC for memory,Directed,1,2015
flow control,NoC for memory,Directed,1,2015
NoC for realtime (critical) systems,modeling,Directed,1,2015
NoC for realtime (critical) systems,router design,Directed,1,2015
flow control,modeling,Directed,1,2015
flow control,router design,Directed,1,2015
NoC for realtime (critical) systems,Routing,Directed,1,2015
NoC for realtime (critical) systems,router design,Directed,1,2015
NoC for realtime (critical) systems,flow control,Directed,1,2015
flow control,Routing,Directed,1,2015
flow control,router design,Directed,1,2015
flow control,flow control,Directed,1,2015
security,3D NoC,Directed,1,2020
Routing,3D NoC,Directed,1,2020
security,side-channel attack,Directed,1,2020
security,security,Directed,1,2020
Routing,side-channel attack,Directed,1,2020
Routing,security,Directed,1,2020
security,Emulation and Simulation/Simulator,Directed,1,2020
security,router design,Directed,1,2020
security,NoC for memory,Directed,1,2020
security,flow control,Directed,1,2020
Routing,Emulation and Simulation/Simulator,Directed,1,2020
Routing,router design,Directed,1,2020
Routing,NoC for memory,Directed,1,2020
Routing,flow control,Directed,1,2020
security,NoC for memory,Directed,1,2020
Routing,NoC for memory,Directed,1,2020
Routing,Routing,Directed,1,2019
Routing,Reliability,Directed,1,2019
Routing,topology,Directed,1,2019
Reliability,Routing,Directed,1,2019
Reliability,Reliability,Directed,1,2019
Reliability,topology,Directed,1,2019
reconfiguration,Routing,Directed,1,2019
reconfiguration,Reliability,Directed,1,2019
reconfiguration,topology,Directed,1,2019
reconfiguration,NoC for different applications ,Directed,1,2020
reconfiguration,reconfiguration,Directed,1,2020
NoC for different applications,NoC for different applications ,Directed,1,2020
NoC for different applications,reconfiguration,Directed,1,2020
topology,flow control,Directed,1,2016
topology,router design,Directed,1,2016
flow control,flow control,Directed,1,2016
flow control,router design,Directed,1,2016
topology,security,Directed,1,2016
flow control,security,Directed,1,2016
topology,flow control,Directed,1,2016
flow control,flow control,Directed,1,2016
topology,modeling,Directed,1,2016
topology,router design,Directed,1,2016
flow control,modeling,Directed,1,2016
flow control,router design,Directed,1,2016
topology,flow control,Directed,1,2016
topology,NoC for real-time systems,Directed,1,2016
flow control,flow control,Directed,1,2016
flow control,NoC for real-time systems,Directed,1,2016
topology,NoC for different applications,Directed,1,2016
flow control,NoC for different applications,Directed,1,2016
emerge technology,Design space Exploration,Directed,1,2015
emerge technology,emerge technology,Directed,1,2015
emerge technology,emerge technology,Directed,1,2015
emerge technology,mapping,Directed,1,2015
emerge technology,emerge technology,Directed,1,2015
emerge technology,flow control,Directed,1,2015
emerge technology,emerge technology,Directed,1,2015
emerge technology,topology,Directed,1,2015
emerge technology,emerge technology,Directed,1,2015
emerge technology,topology,Directed,1,2015
emerge technology,Link,Directed,1,2015
modeling,QoS,Directed,1,2015
modeling,topology,Directed,1,2015
modeling,Routing,Directed,1,2015
modeling,flow control,Directed,1,2015
router design,QoS,Directed,1,2015
router design,topology,Directed,1,2015
router design,Routing,Directed,1,2015
router design,flow control,Directed,1,2015
modeling,QoS,Directed,1,2015
modeling,flow control,Directed,1,2015
modeling,router design,Directed,1,2015
router design,QoS,Directed,1,2015
router design,flow control,Directed,1,2015
router design,router design,Directed,1,2015
modeling,NoC for different applications,Directed,1,2015
router design,NoC for different applications,Directed,1,2015
modeling,modeling,Directed,1,2015
router design,modeling,Directed,1,2015
modeling,Emulation and Simulation/Simulator,Directed,1,2015
router design,Emulation and Simulation/Simulator,Directed,1,2015
router design,NoC for manycore,Directed,1,2014
flow control,NoC for manycore,Directed,1,2014
NoC for different applications,emerge technology,Directed,1,2015
NoC for different applications,topology,Directed,1,2015
NoC for different applications,emerge technology,Directed,1,2015
NoC for different applications,mapping,Directed,1,2015
NoC for different applications,emerge technology,Directed,1,2015
NoC for different applications,modeling,Directed,1,2015
NoC for different applications,emerge technology,Directed,1,2015
NoC for different applications,emerge technology,Directed,1,2015
testing and diagnosis,NoC for real-time (critical) systems,Directed,1,2017
topology,NoC for real-time (critical) systems,Directed,1,2017
Link,NoC for real-time (critical) systems,Directed,1,2017
Reliability,NoC for real-time (critical) systems,Directed,1,2017
emerge technology,topology,Directed,1,2014
emerge technology,NoC for manycore,Directed,1,2014
emerge technology,mapping,Directed,1,2014
emerge technology,emerge technology,Directed,1,2014
emerge technology,flow control,Directed,1,2014
emerge technology,emerge technology,Directed,1,2014
emerge technology,emerge technology,Directed,1,2014
emerge technology,topology,Directed,1,2014
emerge technology,emerge technology,Directed,1,2014
emerge technology,emerge technology,Directed,1,2014
emerge technology,emerge technology,Directed,1,2014
power consumption,Design space Exploration,Directed,1,2016
emerge technology,Design space Exploration,Directed,1,2016
power consumption,emerge technology,Directed,1,2016
emerge technology,emerge technology,Directed,1,2016
power consumption,emerge technology,Directed,1,2016
power consumption,topology,Directed,1,2016
emerge technology,emerge technology,Directed,1,2016
emerge technology,topology,Directed,1,2016
power consumption,mapping,Directed,1,2016
emerge technology,mapping,Directed,1,2016
power consumption,emerge technology,Directed,1,2016
emerge technology,emerge technology,Directed,1,2016
power consumption,emerge technology,Directed,1,2016
emerge technology,emerge technology,Directed,1,2016
NoC for manycore,flow control,Directed,1,2014
area,chip implementation,Directed,1,2014
performance,chip implementation,Directed,1,2014
router design,chip implementation,Directed,1,2014
flow control,chip implementation,Directed,1,2014
NoC for memory,chip implementation,Directed,1,2014
area,flow control,Directed,1,2014
performance,flow control,Directed,1,2014
router design,flow control,Directed,1,2014
flow control,flow control,Directed,1,2014
NoC for memory,flow control,Directed,1,2014
area,flow control,Directed,1,2014
performance,flow control,Directed,1,2014
router design,flow control,Directed,1,2014
flow control,flow control,Directed,1,2014
NoC for memory,flow control,Directed,1,2014
area,flow control,Directed,1,2014
area,NoC for real-time systems,Directed,1,2014
performance,flow control,Directed,1,2014
performance,NoC for real-time systems,Directed,1,2014
router design,flow control,Directed,1,2014
router design,NoC for real-time systems,Directed,1,2014
flow control,flow control,Directed,1,2014
flow control,NoC for real-time systems,Directed,1,2014
NoC for memory,flow control,Directed,1,2014
NoC for memory,NoC for real-time systems,Directed,1,2014
area,NoC for realtime (critical) systems,Directed,1,2014
area,deadlock,Directed,1,2014
area,NoC for different applications,Directed,1,2014
performance,NoC for realtime (critical) systems,Directed,1,2014
performance,deadlock,Directed,1,2014
performance,NoC for different applications,Directed,1,2014
router design,NoC for realtime (critical) systems,Directed,1,2014
router design,deadlock,Directed,1,2014
router design,NoC for different applications,Directed,1,2014
flow control,NoC for realtime (critical) systems,Directed,1,2014
flow control,deadlock,Directed,1,2014
flow control,NoC for different applications,Directed,1,2014
NoC for memory,NoC for realtime (critical) systems,Directed,1,2014
NoC for memory,deadlock,Directed,1,2014
NoC for memory,NoC for different applications,Directed,1,2014
area,flow control,Directed,1,2014
area,NI design,Directed,1,2014
performance,flow control,Directed,1,2014
performance,NI design,Directed,1,2014
router design,flow control,Directed,1,2014
router design,NI design,Directed,1,2014
flow control,flow control,Directed,1,2014
flow control,NI design,Directed,1,2014
NoC for memory,flow control,Directed,1,2014
NoC for memory,NI design,Directed,1,2014
area,NoC for memory,Directed,1,2014
area,flow control,Directed,1,2014
performance,NoC for memory,Directed,1,2014
performance,flow control,Directed,1,2014
router design,NoC for memory,Directed,1,2014
router design,flow control,Directed,1,2014
flow control,NoC for memory,Directed,1,2014
flow control,flow control,Directed,1,2014
NoC for memory,NoC for memory,Directed,1,2014
NoC for memory,flow control,Directed,1,2014
area,emerge technology,Directed,1,2014
area,NI design,Directed,1,2014
performance,emerge technology,Directed,1,2014
performance,NI design,Directed,1,2014
router design,emerge technology,Directed,1,2014
router design,NI design,Directed,1,2014
flow control,emerge technology,Directed,1,2014
flow control,NI design,Directed,1,2014
NoC for memory,emerge technology,Directed,1,2014
NoC for memory,NI design,Directed,1,2014
reconfiguration,reconfiguration,Directed,1,2014
reconfiguration,Routing,Directed,1,2014
Routing,reconfiguration,Directed,1,2014
Routing,Routing,Directed,1,2014
reconfiguration,Reliability,Directed,1,2014
reconfiguration,reconfiguration,Directed,1,2014
reconfiguration,Routing,Directed,1,2014
Routing,Reliability,Directed,1,2014
Routing,reconfiguration,Directed,1,2014
Routing,Routing,Directed,1,2014
reconfiguration,Routing,Directed,1,2014
reconfiguration,reconfiguration,Directed,1,2014
reconfiguration,deadlock,Directed,1,2014
Routing,Routing,Directed,1,2014
Routing,reconfiguration,Directed,1,2014
Routing,deadlock,Directed,1,2014
reconfiguration,Reliability,Directed,1,2014
Routing,Reliability,Directed,1,2014
reconfiguration,Reliability,Directed,1,2014
Routing,Reliability,Directed,1,2014
reconfiguration,Routing,Directed,1,2014
reconfiguration,Reliability,Directed,1,2014
Routing,Routing,Directed,1,2014
Routing,Reliability,Directed,1,2014
reconfiguration,Reliability,Directed,1,2014
Routing,Reliability,Directed,1,2014
Routing,topology,Directed,1,2014
Routing,Routing,Directed,1,2014
Routing,emerge technology,Directed,1,2014
flow control,topology,Directed,1,2014
flow control,Routing,Directed,1,2014
flow control,emerge technology,Directed,1,2014
NoC for memory,topology,Directed,1,2014
NoC for memory,Routing,Directed,1,2014
NoC for memory,emerge technology,Directed,1,2014
NoC for memory,modeling,Directed,1,2014
NoC for memory,mapping,Directed,1,2014
mapping,emerge technology,Directed,1,2014
mapping,NoC for memory,Directed,1,2014
topology,emerge technology,Directed,1,2014
topology,NoC for memory,Directed,1,2014
power consumption,emerge technology,Directed,1,2014
power consumption,NoC for memory,Directed,1,2014
emerge technology,emerge technology,Directed,1,2014
emerge technology,NoC for memory,Directed,1,2014
mapping,deadlock,Directed,1,2014
mapping,flow control,Directed,1,2014
topology,deadlock,Directed,1,2014
topology,flow control,Directed,1,2014
power consumption,deadlock,Directed,1,2014
power consumption,flow control,Directed,1,2014
emerge technology,deadlock,Directed,1,2014
emerge technology,flow control,Directed,1,2014
mapping,Reliability,Directed,1,2014
topology,Reliability,Directed,1,2014
power consumption,Reliability,Directed,1,2014
emerge technology,Reliability,Directed,1,2014
mapping,emerge technology,Directed,1,2014
mapping,topology,Directed,1,2014
topology,emerge technology,Directed,1,2014
topology,topology,Directed,1,2014
power consumption,emerge technology,Directed,1,2014
power consumption,topology,Directed,1,2014
emerge technology,emerge technology,Directed,1,2014
emerge technology,topology,Directed,1,2014
mapping,emerge technology,Directed,1,2014
mapping,NoC for memory,Directed,1,2014
topology,emerge technology,Directed,1,2014
topology,NoC for memory,Directed,1,2014
power consumption,emerge technology,Directed,1,2014
power consumption,NoC for memory,Directed,1,2014
emerge technology,emerge technology,Directed,1,2014
emerge technology,NoC for memory,Directed,1,2014
modeling,Reliability,Directed,1,2013
Reliability,Reliability,Directed,1,2013
NoC for memory,Reliability,Directed,1,2013
modeling,mapping,Directed,1,2013
Reliability,mapping,Directed,1,2013
NoC for memory,mapping,Directed,1,2013
modeling,modeling,Directed,1,2013
modeling,mapping,Directed,1,2013
Reliability,modeling,Directed,1,2013
Reliability,mapping,Directed,1,2013
NoC for memory,modeling,Directed,1,2013
NoC for memory,mapping,Directed,1,2013
Reliability,flow control,Directed,1,2013
mapping,flow control,Directed,1,2013
Routing,flow control,Directed,1,2013
Reliability,mapping,Directed,1,2013
mapping,mapping,Directed,1,2013
Routing,mapping,Directed,1,2013
Reliability,emerge technology,Directed,1,2013
mapping,emerge technology,Directed,1,2013
Routing,emerge technology,Directed,1,2013
Reliability,topology,Directed,1,2013
Reliability,NoC for manycore,Directed,1,2013
mapping,topology,Directed,1,2013
mapping,NoC for manycore,Directed,1,2013
Routing,topology,Directed,1,2013
Routing,NoC for manycore,Directed,1,2013
NoC for memory,topology,Directed,1,2015
NoC for memory,NoC for manycore,Directed,1,2015
emerge technology,topology,Directed,1,2015
emerge technology,NoC for manycore,Directed,1,2015
NoC for memory,emerge technology,Directed,1,2015
emerge technology,emerge technology,Directed,1,2015
flow control,topology,Directed,1,2015
flow control,NoC for memory,Directed,1,2015
NoC for memory,topology,Directed,1,2015
NoC for memory,NoC for memory,Directed,1,2015
flow control,QoS,Directed,1,2015
flow control,topology,Directed,1,2015
flow control,Routing,Directed,1,2015
flow control,flow control,Directed,1,2015
NoC for memory,QoS,Directed,1,2015
NoC for memory,topology,Directed,1,2015
NoC for memory,Routing,Directed,1,2015
NoC for memory,flow control,Directed,1,2015
flow control,Emulation and Simulation/Simulator,Directed,1,2015
NoC for memory,Emulation and Simulation/Simulator,Directed,1,2015
flow control,reconfiguration,Directed,1,2015
flow control,topology,Directed,1,2015
NoC for memory,reconfiguration,Directed,1,2015
NoC for memory,topology,Directed,1,2015
topology,emerge technology,Directed,1,2014
emerge technology,emerge technology,Directed,1,2014
topology,flow control,Directed,1,2014
topology,topology,Directed,1,2014
emerge technology,flow control,Directed,1,2014
emerge technology,topology,Directed,1,2014
emerge technology,Routing,Directed,1,2014
emerge technology,router design,Directed,1,2014
mapping,mapping,Directed,1,2014
mapping,compiler,Directed,1,2014
topology,mapping,Directed,1,2014
topology,compiler,Directed,1,2014
mapping,topology,Directed,1,2014
topology,topology,Directed,1,2014
mapping,mapping,Directed,1,2014
mapping,Routing Routing,Directed,1,2014
mapping,deadlock,Directed,1,2014
topology,mapping,Directed,1,2014
topology,Routing Routing,Directed,1,2014
topology,deadlock,Directed,1,2014
mapping,topology,Directed,1,2014
mapping,router design,Directed,1,2014
topology,topology,Directed,1,2014
topology,router design,Directed,1,2014
mapping,mapping,Directed,1,2014
mapping,emerge technology,Directed,1,2014
topology,mapping,Directed,1,2014
topology,emerge technology,Directed,1,2014
mapping,mapping,Directed,1,2014
topology,mapping,Directed,1,2014
mapping,emerge technology,Directed,1,2014
mapping,Emulation and Simulation/Simulator,Directed,1,2014
topology,emerge technology,Directed,1,2014
topology,Emulation and Simulation/Simulator,Directed,1,2014
NoC for SiP,emerge technology,Directed,1,2019
NoC for SiP,topology,Directed,1,2019
NoC for SiP,Routing,Directed,1,2019
NoC for SiP,deadlock,Directed,1,2019
NoC for SiP,Emulation and Simulation/Simulator,Directed,1,2019
emerge technology,emerge technology,Directed,1,2019
emerge technology,topology,Directed,1,2019
emerge technology,Routing,Directed,1,2019
emerge technology,deadlock,Directed,1,2019
emerge technology,Emulation and Simulation/Simulator,Directed,1,2019
NoC for SiP,topology,Directed,1,2019
emerge technology,topology,Directed,1,2019
flow control,GALS,Directed,1,2013
flow control,flow control,Directed,1,2013
flow control,power consumption,Directed,1,2013
router design,GALS,Directed,1,2013
router design,flow control,Directed,1,2013
router design,power consumption,Directed,1,2013
flow control,reconfiguration,Directed,1,2013
flow control,NoC for different applications ,Directed,1,2013
flow control,flow control,Directed,1,2013
flow control,NoC for manycore,Directed,1,2013
router design,reconfiguration,Directed,1,2013
router design,NoC for different applications ,Directed,1,2013
router design,flow control,Directed,1,2013
router design,NoC for manycore,Directed,1,2013
flow control,flow control,Directed,1,2013
router design,flow control,Directed,1,2013
flow control,flow control,Directed,1,2013
flow control,Routing,Directed,1,2013
flow control,NoC for memory,Directed,1,2013
router design,flow control,Directed,1,2013
router design,Routing,Directed,1,2013
router design,NoC for memory,Directed,1,2013
flow control,router design,Directed,1,2013
router design,router design,Directed,1,2013
flow control,flow control,Directed,1,2013
flow control,router design,Directed,1,2013
flow control,QoS,Directed,1,2013
flow control,flow control,Directed,1,2013
router design,flow control,Directed,1,2013
router design,router design,Directed,1,2013
router design,QoS,Directed,1,2013
router design,flow control,Directed,1,2013
flow control,router design,Directed,1,2013
flow control,flow control,Directed,1,2013
router design,router design,Directed,1,2013
router design,flow control,Directed,1,2013
NoC for FPGA,mapping,Directed,1,2014
NoC for FPGA,NoC for memory,Directed,1,2014
NoC for FPGA,NoC for FPGA,Directed,1,2014
NoC for FPGA,topology,Directed,1,2014
NoC for FPGA,physical design,Directed,1,2014
Routing,flow control,Directed,1,2013
Reliability,flow control,Directed,1,2013
topology,flow control,Directed,1,2013
Routing,Reliability,Directed,1,2013
Reliability,Reliability,Directed,1,2013
topology,Reliability,Directed,1,2013
Routing,Reliability,Directed,1,2013
Routing,Routing,Directed,1,2013
Routing,topology,Directed,1,2013
Reliability,Reliability,Directed,1,2013
Reliability,Routing,Directed,1,2013
Reliability,topology,Directed,1,2013
topology,Reliability,Directed,1,2013
topology,Routing,Directed,1,2013
topology,topology,Directed,1,2013
Routing,performance,Directed,1,2013
Routing,Reliability,Directed,1,2013
Routing,Routing,Directed,1,2013
Routing,topology,Directed,1,2013
Reliability,performance,Directed,1,2013
Reliability,Reliability,Directed,1,2013
Reliability,Routing,Directed,1,2013
Reliability,topology,Directed,1,2013
topology,performance,Directed,1,2013
topology,Reliability,Directed,1,2013
topology,Routing,Directed,1,2013
topology,topology,Directed,1,2013
Link,NoC for manycore,Directed,1,2013
Link,NoC for manycore,Directed,1,2013
Link,topology,Directed,1,2013
Link,router design,Directed,1,2013
Link,flow control,Directed,1,2013
Link,Routing,Directed,1,2013
Link,flow control,Directed,1,2013
Link,Routing,Directed,1,2013
Link,power consumption,Directed,1,2013
Link,flow control,Directed,1,2013
Link,performance,Directed,1,2013
Link,emerge technology,Directed,1,2013
Link,Emulation and Simulation/Simulator,Directed,1,2013
Link,NoC for manycore,Directed,1,2013
mapping,Reliability,Directed,1,2013
migration,Reliability,Directed,1,2013
Reliability,Reliability,Directed,1,2013
mapping,mapping,Directed,1,2013
mapping,Reliability,Directed,1,2013
migration,mapping,Directed,1,2013
migration,Reliability,Directed,1,2013
Reliability,mapping,Directed,1,2013
Reliability,Reliability,Directed,1,2013
mapping,scheduling,Directed,1,2013
migration,scheduling,Directed,1,2013
Reliability,scheduling,Directed,1,2013
topology,reconfiguration,Directed,1,2013
topology,mapping,Directed,1,2013
topology,router design,Directed,1,2013
topology,topology,Directed,1,2013
topology,topology,Directed,1,2013
topology,GALS,Directed,1,2013
topology,flow control,Directed,1,2013
topology,power consumption,Directed,1,2013
topology,flow control,Directed,1,2013
topology,flow control,Directed,1,2013
topology,router design,Directed,1,2013
topology,NoC for manycore,Directed,1,2013
modeling,modeling,Directed,1,2014
modeling,flow control,Directed,1,2014
performance,power/thermal management,Directed,1,2014
performance,power consumption,Directed,1,2014
Routing,power/thermal management,Directed,1,2014
Routing,power consumption,Directed,1,2014
emerge technology,power/thermal management,Directed,1,2014
emerge technology,power consumption,Directed,1,2014
performance,Link,Directed,1,2014
performance,reconfiguration,Directed,1,2014
performance,mapping,Directed,1,2014
Routing,Link,Directed,1,2014
Routing,reconfiguration,Directed,1,2014
Routing,mapping,Directed,1,2014
emerge technology,Link,Directed,1,2014
emerge technology,reconfiguration,Directed,1,2014
emerge technology,mapping,Directed,1,2014
performance,emerge technology,Directed,1,2014
performance,topology,Directed,1,2014
Routing,emerge technology,Directed,1,2014
Routing,topology,Directed,1,2014
emerge technology,emerge technology,Directed,1,2014
emerge technology,topology,Directed,1,2014
performance,emerge technology,Directed,1,2014
Routing,emerge technology,Directed,1,2014
emerge technology,emerge technology,Directed,1,2014
performance,mapping,Directed,1,2014
performance,emerge technology,Directed,1,2014
performance,flow control,Directed,1,2014
Routing,mapping,Directed,1,2014
Routing,emerge technology,Directed,1,2014
Routing,flow control,Directed,1,2014
emerge technology,mapping,Directed,1,2014
emerge technology,emerge technology,Directed,1,2014
emerge technology,flow control,Directed,1,2014
performance,emerge technology,Directed,1,2014
Routing,emerge technology,Directed,1,2014
emerge technology,emerge technology,Directed,1,2014
performance,Reliability,Directed,1,2014
performance,topology,Directed,1,2014
Routing,Reliability,Directed,1,2014
Routing,topology,Directed,1,2014
emerge technology,Reliability,Directed,1,2014
emerge technology,topology,Directed,1,2014
performance,emerge technology,Directed,1,2014
performance,topology,Directed,1,2014
Routing,emerge technology,Directed,1,2014
Routing,topology,Directed,1,2014
emerge technology,emerge technology,Directed,1,2014
emerge technology,topology,Directed,1,2014
performance,flow control,Directed,1,2014
Routing,flow control,Directed,1,2014
emerge technology,flow control,Directed,1,2014
Emulation and Simulation/Simulator,Emulation and Simulation/Simulator,Directed,1,2014
Emulation and Simulation/Simulator,topology,Directed,1,2014
topology,Emulation and Simulation/Simulator,Directed,1,2014
topology,topology,Directed,1,2014
Emulation and Simulation/Simulator,flow control,Directed,1,2014
topology,flow control,Directed,1,2014
Emulation and Simulation/Simulator,modeling,Directed,1,2014
Emulation and Simulation/Simulator,mapping,Directed,1,2014
topology,modeling,Directed,1,2014
topology,mapping,Directed,1,2014
reconfiguration,emerge technology,Directed,1,2012
reconfiguration,mapping,Directed,1,2012
flow control,emerge technology,Directed,1,2012
flow control,mapping,Directed,1,2012
reconfiguration,mapping,Directed,1,2012
reconfiguration,Routing Routing,Directed,1,2012
reconfiguration,deadlock,Directed,1,2012
flow control,mapping,Directed,1,2012
flow control,Routing Routing,Directed,1,2012
flow control,deadlock,Directed,1,2012
reconfiguration,mapping,Directed,1,2012
reconfiguration,Routing,Directed,1,2012
reconfiguration,power consumption,Directed,1,2012
flow control,mapping,Directed,1,2012
flow control,Routing,Directed,1,2012
flow control,power consumption,Directed,1,2012
reconfiguration,mapping,Directed,1,2012
reconfiguration,flow control,Directed,1,2012
reconfiguration,emerge technology,Directed,1,2012
flow control,mapping,Directed,1,2012
flow control,flow control,Directed,1,2012
flow control,emerge technology,Directed,1,2012
reconfiguration,mapping,Directed,1,2012
reconfiguration,Reliability,Directed,1,2012
flow control,mapping,Directed,1,2012
flow control,Reliability,Directed,1,2012
NoC for memory,router design,Directed,1,2012
NoC for memory,topology,Directed,1,2012
NoC for memory,NoC for memory,Directed,1,2012
flow control,flow control,Directed,1,2014
flow control,router design,Directed,1,2014
router design,flow control,Directed,1,2014
router design,router design,Directed,1,2014
NoC for different applications,NoC for different applications,Directed,1,2012
NoC for different applications,NoC for different applications,Directed,1,2012
mapping,topology,Directed,1,2013
mapping,deadlock,Directed,1,2013
mapping,Routing,Directed,1,2013
mapping,Emulation and Simulation/Simulator,Directed,1,2013
mapping,mapping,Directed,1,2013
mapping,mapping,Directed,1,2013
modeling,Emulation and Simulation/Simulator,Directed,1,2013
flow control,emerge technology,Directed,1,2014
flow control,flow control,Directed,1,2014
flow control,NoC for memory,Directed,1,2014
flow control,router design,Directed,1,2014
flow control,NoC for manycore,Directed,1,2014
flow control,modeling,Directed,1,2014
flow control,router design,Directed,1,2014
Reliability,Reliability,Directed,1,2014
modeling,Reliability,Directed,1,2014
NoC for realtime (critical) systems,Reliability,Directed,1,2014
Reliability,Reliability,Directed,1,2014
modeling,Reliability,Directed,1,2014
NoC for realtime (critical) systems,Reliability,Directed,1,2014
Reliability,Reliability,Directed,1,2014
Reliability,Routing,Directed,1,2014
modeling,Reliability,Directed,1,2014
modeling,Routing,Directed,1,2014
NoC for realtime (critical) systems,Reliability,Directed,1,2014
NoC for realtime (critical) systems,Routing,Directed,1,2014
Reliability,flow control,Directed,1,2014
Reliability,QoS,Directed,1,2014
modeling,flow control,Directed,1,2014
modeling,QoS,Directed,1,2014
NoC for realtime (critical) systems,flow control,Directed,1,2014
NoC for realtime (critical) systems,QoS,Directed,1,2014
mapping,Reliability,Directed,1,2013
Reliability,Reliability,Directed,1,2013
flow control,flow control,Directed,1,2012
flow control,router design,Directed,1,2012
flow control,scheduling,Directed,1,2012
flow control,NoC for realtime (critical) systems,Directed,1,2012
flow control,deadlock,Directed,1,2012
flow control,NoC for different applications,Directed,1,2012
flow control,flow control,Directed,1,2012
flow control,mapping,Directed,1,2012
flow control,Routing,Directed,1,2012
flow control,flow control,Directed,1,2012
flow control,scheduling,Directed,1,2012
flow control,flow control,Directed,1,2014
flow control,flow control,Directed,1,2014
flow control,QoS,Directed,1,2014
flow control,flow control,Directed,1,2014
flow control,router design,Directed,1,2014
flow control,flow control,Directed,1,2014
flow control,router design,Directed,1,2014
flow control,scheduling,Directed,1,2014
flow control,NoC for realtime (critical) systems,Directed,1,2014
flow control,deadlock,Directed,1,2014
flow control,NoC for different applications,Directed,1,2014
flow control,flow control,Directed,1,2014
flow control,flow control,Directed,1,2014
flow control,Routing,Directed,1,2014
emerge technology,modeling,Directed,1,2013
topology,modeling,Directed,1,2013
emerge technology,emerge technology,Directed,1,2013
emerge technology,NoC for memory,Directed,1,2013
topology,emerge technology,Directed,1,2013
topology,NoC for memory,Directed,1,2013
emerge technology,emerge technology,Directed,1,2013
emerge technology,topology,Directed,1,2013
emerge technology,Routing,Directed,1,2013
emerge technology,deadlock,Directed,1,2013
emerge technology,Emulation and Simulation/Simulator,Directed,1,2013
topology,emerge technology,Directed,1,2013
topology,topology,Directed,1,2013
topology,Routing,Directed,1,2013
topology,deadlock,Directed,1,2013
topology,Emulation and Simulation/Simulator,Directed,1,2013
emerge technology,topology,Directed,1,2013
topology,topology,Directed,1,2013
emerge technology,emerge technology,Directed,1,2013
emerge technology,topology,Directed,1,2013
topology,emerge technology,Directed,1,2013
topology,topology,Directed,1,2013
topology,reconfiguration,Directed,1,2012
topology,mapping,Directed,1,2012
topology,router design,Directed,1,2012
topology,topology,Directed,1,2012
topology,GALS,Directed,1,2012
topology,flow control,Directed,1,2012
topology,power consumption,Directed,1,2012
testing and diagnosis,mapping,Directed,1,2012
testing and diagnosis,emerge technology,Directed,1,2012
testing and diagnosis,topology,Directed,1,2012
testing and diagnosis,topology,Directed,1,2012
testing and diagnosis,Routing,Directed,1,2012
testing and diagnosis,emerge technology,Directed,1,2012
testing and diagnosis,testing and diagnosis,Directed,1,2012
NoC for memory,topology,Directed,1,2013
topology,topology,Directed,1,2013
power consumption,topology,Directed,1,2013
NoC for memory,GALS,Directed,1,2013
NoC for memory,flow control,Directed,1,2013
NoC for memory,power consumption,Directed,1,2013
topology,GALS,Directed,1,2013
topology,flow control,Directed,1,2013
topology,power consumption,Directed,1,2013
power consumption,GALS,Directed,1,2013
power consumption,flow control,Directed,1,2013
power consumption,power consumption,Directed,1,2013
flow control,Routing,Directed,1,2012
flow control,router design,Directed,1,2012
flow control,flow control,Directed,1,2012
router design,Routing,Directed,1,2012
router design,router design,Directed,1,2012
router design,flow control,Directed,1,2012
NoC for accelerator,mapping,Directed,1,2013
NoC for accelerator,flow control,Directed,1,2013
NoC for accelerator,Routing,Directed,1,2013
NoC for accelerator,topology,Directed,1,2013
Emulation and Simulation/Simulator,monitoring,Directed,1,2012
Verification,monitoring,Directed,1,2012
Reliability,emerge technology,Directed,1,2012
Routing,emerge technology,Directed,1,2012
Reliability,Link,Directed,1,2012
Reliability,Process Variation,Directed,1,2012
Routing,Link,Directed,1,2012
Routing,Process Variation,Directed,1,2012
Reliability,Emulation and Simulation/Simulator,Directed,1,2012
Reliability,router design,Directed,1,2012
Reliability,NoC for memory,Directed,1,2012
Reliability,flow control,Directed,1,2012
Routing,Emulation and Simulation/Simulator,Directed,1,2012
Routing,router design,Directed,1,2012
Routing,NoC for memory,Directed,1,2012
Routing,flow control,Directed,1,2012
Reliability,NoC for memory,Directed,1,2012
Routing,NoC for memory,Directed,1,2012
Reliability,modeling,Directed,1,2012
Reliability,mapping,Directed,1,2012
Routing,modeling,Directed,1,2012
Routing,mapping,Directed,1,2012
Reliability,topology,Directed,1,2012
Routing,topology,Directed,1,2012
flow control,NoC for manycore,Directed,1,2012
Routing,NoC for manycore,Directed,1,2012
flow control,mapping,Directed,1,2012
Routing,mapping,Directed,1,2012
flow control,router design,Directed,1,2012
Routing,router design,Directed,1,2012
flow control,QoS,Directed,1,2012
flow control,topology,Directed,1,2012
flow control,Routing,Directed,1,2012
flow control,flow control,Directed,1,2012
Routing,QoS,Directed,1,2012
Routing,topology,Directed,1,2012
Routing,Routing,Directed,1,2012
Routing,flow control,Directed,1,2012
flow control,chip implementation,Directed,1,2012
Routing,chip implementation,Directed,1,2012
flow control,mapping,Directed,1,2012
Routing,mapping,Directed,1,2012
flow control,flow control,Directed,1,2012
Routing,flow control,Directed,1,2012
flow control,flow control,Directed,1,2012
Routing,flow control,Directed,1,2012
flow control,mapping,Directed,1,2012
flow control,power/thermal management,Directed,1,2012
flow control,reconfiguration,Directed,1,2012
Routing,mapping,Directed,1,2012
Routing,power/thermal management,Directed,1,2012
Routing,reconfiguration,Directed,1,2012
flow control,mapping,Directed,1,2012
Routing,mapping,Directed,1,2012
flow control,reconfiguration,Directed,2,2012
flow control,flow control,Directed,2,2012
Routing,reconfiguration,Directed,2,2012
Routing,flow control,Directed,2,2012
flow control,mapping,Directed,1,2012
Routing,mapping,Directed,1,2012
Link,mapping,Directed,1,2012
performance,mapping,Directed,1,2012
Link,Link,Directed,1,2012
performance,Link,Directed,1,2012
Link,router design,Directed,1,2012
performance,router design,Directed,1,2012
Link,NoC for manycore,Directed,1,2012
performance,NoC for manycore,Directed,1,2012
power/thermal management,emerge technology,Directed,1,2013
power consumption,emerge technology,Directed,1,2013
power/thermal management,power/thermal management,Directed,1,2013
power consumption,power/thermal management,Directed,1,2013
power/thermal management,emerge technology,Directed,1,2013
power consumption,emerge technology,Directed,1,2013
power/thermal management,flow control,Directed,1,2013
power consumption,flow control,Directed,1,2013
power/thermal management,emerge technology,Directed,1,2013
power consumption,emerge technology,Directed,1,2013
power/thermal management,Reliability,Directed,1,2013
power/thermal management,topology,Directed,1,2013
power consumption,Reliability,Directed,1,2013
power consumption,topology,Directed,1,2013
flow control,flow control,Directed,1,2013
NI design,flow control,Directed,1,2013
flow control,flow control,Directed,1,2013
flow control,NoC for real-time systems,Directed,1,2013
NI design,flow control,Directed,1,2013
NI design,NoC for real-time systems,Directed,1,2013
flow control,router design,Directed,1,2013
NI design,router design,Directed,1,2013
flow control,NoC for realtime (critical) systems,Directed,1,2013
flow control,deadlock,Directed,1,2013
flow control,NoC for different applications,Directed,1,2013
NI design,NoC for realtime (critical) systems,Directed,1,2013
NI design,deadlock,Directed,1,2013
NI design,NoC for different applications,Directed,1,2013
flow control,chip implementation,Directed,1,2013
NI design,chip implementation,Directed,1,2013
debug,debug,Directed,1,2012
performance,NoC for manycore,Directed,1,2012
Reliability,NoC for manycore,Directed,1,2012
Routing,NoC for manycore,Directed,1,2012
topology,NoC for manycore,Directed,1,2012
performance,Routing,Directed,1,2012
performance,router design,Directed,1,2012
performance,flow control,Directed,1,2012
Reliability,Routing,Directed,1,2012
Reliability,router design,Directed,1,2012
Reliability,flow control,Directed,1,2012
Routing,Routing,Directed,1,2012
Routing,router design,Directed,1,2012
Routing,flow control,Directed,1,2012
topology,Routing,Directed,1,2012
topology,router design,Directed,1,2012
topology,flow control,Directed,1,2012
performance,Reliability,Directed,1,2012
performance,Routing,Directed,1,2012
Reliability,Reliability,Directed,1,2012
Reliability,Routing,Directed,1,2012
Routing,Reliability,Directed,1,2012
Routing,Routing,Directed,1,2012
topology,Reliability,Directed,1,2012
topology,Routing,Directed,1,2012
Routing,Routing,Directed,1,2013
Routing,fault tolerance,Directed,1,2013
Reliability,Routing,Directed,1,2013
Reliability,fault tolerance,Directed,1,2013
Routing,Reliability,Directed,1,2013
Routing,reconfiguration,Directed,1,2013
Routing,Routing,Directed,1,2013
Reliability,Reliability,Directed,1,2013
Reliability,reconfiguration,Directed,1,2013
Reliability,Routing,Directed,1,2013
Routing,Reliability,Directed,1,2013
Routing,Routing,Directed,1,2013
Reliability,Reliability,Directed,1,2013
Reliability,Routing,Directed,1,2013
Routing,Routing,Directed,1,2013
Routing,Reliability,Directed,1,2013
Routing,topology,Directed,1,2013
Reliability,Routing,Directed,1,2013
Reliability,Reliability,Directed,1,2013
Reliability,topology,Directed,1,2013
testing and diagnosis,mapping,Directed,1,2011
testing and diagnosis,topology,Directed,1,2011
testing and diagnosis,NoC for manycore,Directed,1,2011
testing and diagnosis,testing and diagnosis,Directed,1,2011
testing and diagnosis,testing and diagnosis,Directed,1,2011
testing and diagnosis,Verification,Directed,1,2011
testing and diagnosis,testing and diagnosis,Directed,1,2011
temperature,topology,Directed,1,2011
topology,topology,Directed,1,2011
temperature,topology,Directed,1,2011
temperature,emerge technology,Directed,1,2011
temperature,mapping,Directed,1,2011
topology,topology,Directed,1,2011
topology,emerge technology,Directed,1,2011
topology,mapping,Directed,1,2011
flow control,mapping,Directed,1,2011
router design,mapping,Directed,1,2011
scheduling,mapping,Directed,1,2011
flow control,QoS,Directed,1,2011
flow control,topology,Directed,1,2011
flow control,Routing,Directed,1,2011
flow control,flow control,Directed,1,2011
router design,QoS,Directed,1,2011
router design,topology,Directed,1,2011
router design,Routing,Directed,1,2011
router design,flow control,Directed,1,2011
scheduling,QoS,Directed,1,2011
scheduling,topology,Directed,1,2011
scheduling,Routing,Directed,1,2011
scheduling,flow control,Directed,1,2011
flow control,mapping,Directed,1,2011
router design,mapping,Directed,1,2011
scheduling,mapping,Directed,1,2011
flow control,mapping,Directed,1,2011
flow control,Routing,Directed,1,2011
flow control,flow control,Directed,1,2011
router design,mapping,Directed,1,2011
router design,Routing,Directed,1,2011
router design,flow control,Directed,1,2011
scheduling,mapping,Directed,1,2011
scheduling,Routing,Directed,1,2011
scheduling,flow control,Directed,1,2011
flow control,scheduling,Directed,1,2011
router design,scheduling,Directed,1,2011
scheduling,scheduling,Directed,1,2011
flow control,flow control,Directed,1,2011
router design,flow control,Directed,1,2011
scheduling,flow control,Directed,1,2011
performance,topology,Directed,1,2011
performance,Routing,Directed,1,2011
performance,emerge technology,Directed,1,2011
emerge technology,topology,Directed,1,2011
emerge technology,Routing,Directed,1,2011
emerge technology,emerge technology,Directed,1,2011
topology,topology,Directed,1,2011
topology,Routing,Directed,1,2011
topology,emerge technology,Directed,1,2011
mapping,topology,Directed,1,2011
mapping,Routing,Directed,1,2011
mapping,emerge technology,Directed,1,2011
performance,mapping,Directed,1,2011
emerge technology,mapping,Directed,1,2011
topology,mapping,Directed,1,2011
mapping,mapping,Directed,1,2011
performance,topology,Directed,1,2011
performance,emerge technology,Directed,1,2011
performance,mapping,Directed,1,2011
emerge technology,topology,Directed,1,2011
emerge technology,emerge technology,Directed,1,2011
emerge technology,mapping,Directed,1,2011
topology,topology,Directed,1,2011
topology,emerge technology,Directed,1,2011
topology,mapping,Directed,1,2011
mapping,topology,Directed,1,2011
mapping,emerge technology,Directed,1,2011
mapping,mapping,Directed,1,2011
performance,mapping,Directed,1,2011
performance,Routing,Directed,1,2011
performance,power consumption,Directed,1,2011
emerge technology,mapping,Directed,1,2011
emerge technology,Routing,Directed,1,2011
emerge technology,power consumption,Directed,1,2011
topology,mapping,Directed,1,2011
topology,Routing,Directed,1,2011
topology,power consumption,Directed,1,2011
mapping,mapping,Directed,1,2011
mapping,Routing,Directed,1,2011
mapping,power consumption,Directed,1,2011
performance,mapping,Directed,1,2011
emerge technology,mapping,Directed,1,2011
topology,mapping,Directed,1,2011
mapping,mapping,Directed,1,2011
performance,mapping,Directed,1,2011
performance,topology,Directed,1,2011
emerge technology,mapping,Directed,1,2011
emerge technology,topology,Directed,1,2011
topology,mapping,Directed,1,2011
topology,topology,Directed,1,2011
mapping,mapping,Directed,1,2011
mapping,topology,Directed,1,2011
performance,modeling,Directed,1,2011
performance,mapping,Directed,1,2011
emerge technology,modeling,Directed,1,2011
emerge technology,mapping,Directed,1,2011
topology,modeling,Directed,1,2011
topology,mapping,Directed,1,2011
mapping,modeling,Directed,1,2011
mapping,mapping,Directed,1,2011
Link,Reliability,Directed,1,2011
Reliability,Reliability,Directed,1,2011
Link,Reliability,Directed,1,2011
Link,Routing,Directed,1,2011
Reliability,Reliability,Directed,1,2011
Reliability,Routing,Directed,1,2011
Link,Reliability,Directed,1,2011
Reliability,Reliability,Directed,1,2011
Link,Routing,Directed,1,2011
Reliability,Routing,Directed,1,2011
Link,topology,Directed,1,2011
Link,Routing,Directed,1,2011
Link,emerge technology,Directed,1,2011
Reliability,topology,Directed,1,2011
Reliability,Routing,Directed,1,2011
Reliability,emerge technology,Directed,1,2011
Link,router design,Directed,1,2011
Reliability,router design,Directed,1,2011
Link,router designs,Directed,1,2011
Reliability,router designs,Directed,1,2011
Link,Emulation and Simulation/Simulator,Directed,1,2011
Link,router design,Directed,1,2011
Link,NoC for memory,Directed,1,2011
Link,flow control,Directed,1,2011
Reliability,Emulation and Simulation/Simulator,Directed,1,2011
Reliability,router design,Directed,1,2011
Reliability,NoC for memory,Directed,1,2011
Reliability,flow control,Directed,1,2011
mapping,modeling,Directed,1,2011
mapping,mapping,Directed,1,2011
power consumption,modeling,Directed,1,2011
power consumption,mapping,Directed,1,2011
mapping,fault tolerance,Directed,1,2011
mapping,mapping,Directed,1,2011
mapping,emerge technology,Directed,1,2011
power consumption,fault tolerance,Directed,1,2011
power consumption,mapping,Directed,1,2011
power consumption,emerge technology,Directed,1,2011
emerge technology,emerge technology,Directed,1,2011
topology,emerge technology,Directed,1,2011
emerge technology,topology,Directed,1,2011
emerge technology,power consumption,Directed,1,2011
emerge technology,emerge technology,Directed,1,2011
topology,topology,Directed,1,2011
topology,power consumption,Directed,1,2011
topology,emerge technology,Directed,1,2011
emerge technology,topology,Directed,1,2011
topology,topology,Directed,1,2011
emerge technology,router design,Directed,1,2011
emerge technology,emerge technology,Directed,1,2011
topology,router design,Directed,1,2011
topology,emerge technology,Directed,1,2011
emerge technology,emerge technology,Directed,1,2011
topology,emerge technology,Directed,1,2011
emerge technology,emerge technology,Directed,1,2011
emerge technology,topology,Directed,1,2011
emerge technology,Routing,Directed,1,2011
emerge technology,deadlock,Directed,1,2011
emerge technology,Emulation and Simulation/Simulator,Directed,1,2011
topology,emerge technology,Directed,1,2011
topology,topology,Directed,1,2011
topology,Routing,Directed,1,2011
topology,deadlock,Directed,1,2011
topology,Emulation and Simulation/Simulator,Directed,1,2011
security,NoC for memory,Directed,1,2011
NoC for memory,NoC for memory,Directed,1,2011
security,NoC for memory,Directed,1,2011
security,security,Directed,1,2011
NoC for memory,NoC for memory,Directed,1,2011
NoC for memory,security,Directed,1,2011
security,flow control,Directed,1,2011
security,flow control,Directed,1,2011
NoC for memory,flow control,Directed,1,2011
NoC for memory,flow control,Directed,1,2011
emerge technology,emerge technology,Directed,1,2011
emerge technology,emerge technology,Directed,1,2011
emerge technology,topology,Directed,1,2011
emerge technology,Routing,Directed,1,2011
emerge technology,deadlock,Directed,1,2011
emerge technology,Emulation and Simulation/Simulator,Directed,1,2011
emerge technology,mapping,Directed,1,2011
emerge technology,emerge technology,Directed,1,2011
emerge technology,topology,Directed,1,2011
emerge technology,emerge technology,Directed,1,2011
emerge technology,Emulation and Simulation/Simulator,Directed,1,2011
emerge technology,emerge technology,Directed,1,2010
emerge technology,topology,Directed,1,2010
emerge technology,Routing,Directed,1,2010
emerge technology,deadlock,Directed,1,2010
emerge technology,Emulation and Simulation/Simulator,Directed,1,2010
Emulation and Simulation/Simulator,emerge technology,Directed,1,2010
Emulation and Simulation/Simulator,topology,Directed,1,2010
Emulation and Simulation/Simulator,Routing,Directed,1,2010
Emulation and Simulation/Simulator,deadlock,Directed,1,2010
Emulation and Simulation/Simulator,Emulation and Simulation/Simulator,Directed,1,2010
emerge technology,modeling,Directed,1,2010
Emulation and Simulation/Simulator,modeling,Directed,1,2010
NoC for different applications,reconfiguration,Directed,1,2010
NoC for different applications,NoC for different applications ,Directed,1,2010
NoC for different applications,flow control,Directed,1,2010
NoC for different applications,NoC for manycore,Directed,1,2010
NoC for different applications,mapping,Directed,1,2010
Link,NoC for manycore,Directed,1,2010
Process Variation,NoC for manycore,Directed,1,2010
Link,NoC for manycore,Directed,1,2010
Process Variation,NoC for manycore,Directed,1,2010
Link,emerge technology,Directed,1,2010
Process Variation,emerge technology,Directed,1,2010
Link,emerge technology,Directed,1,2010
Process Variation,emerge technology,Directed,1,2010
Link,topology,Directed,1,2010
Process Variation,topology,Directed,1,2010
flow control,flow control,Directed,1,2010
NoC for memory,mapping,Directed,1,2010
NoC for memory,Routing,Directed,1,2010
NoC for memory,flow control,Directed,1,2010
NoC for memory,performance,Directed,1,2010
NoC for memory,NoC for memory,Directed,1,2010
GALS,mapping,Directed,1,2010
flow control,mapping,Directed,1,2010
power consumption,mapping,Directed,1,2010
GALS,flow control,Directed,1,2010
GALS,router design,Directed,1,2010
GALS,QoS,Directed,1,2010
GALS,flow control,Directed,1,2010
flow control,flow control,Directed,1,2010
flow control,router design,Directed,1,2010
flow control,QoS,Directed,1,2010
flow control,flow control,Directed,1,2010
power consumption,flow control,Directed,1,2010
power consumption,router design,Directed,1,2010
power consumption,QoS,Directed,1,2010
power consumption,flow control,Directed,1,2010
GALS,router design,Directed,1,2010
flow control,router design,Directed,1,2010
power consumption,router design,Directed,1,2010
NoC for memory,Routing,Directed,1,2010
NoC for memory,flow control,Directed,1,2010
NoC for memory,performance,Directed,1,2010
NoC for memory,NoC for memory,Directed,1,2010
NoC for memory,modeling,Directed,1,2010
NoC for memory,mapping,Directed,1,2010
NoC for memory,modeling,Directed,1,2010
NoC for memory,router design,Directed,1,2010
flow control,Routing,Directed,1,2012
flow control,flow control,Directed,1,2012
Routing,Routing,Directed,1,2012
Routing,flow control,Directed,1,2012
flow control,emerge technology,Directed,1,2012
flow control,NI design,Directed,1,2012
Routing,emerge technology,Directed,1,2012
Routing,NI design,Directed,1,2012
flow control,Routing,Directed,1,2012
Routing,Routing,Directed,1,2012
flow control,Routing,Directed,1,2012
flow control,deadlock,Directed,1,2012
Routing,Routing,Directed,1,2012
Routing,deadlock,Directed,1,2012
flow control,flow control,Directed,1,2012
flow control,Routing,Directed,1,2012
Routing,flow control,Directed,1,2012
Routing,Routing,Directed,1,2012
flow control,Routing,Directed,1,2012
flow control,performance,Directed,1,2012
flow control,flow control,Directed,1,2012
Routing,Routing,Directed,1,2012
Routing,performance,Directed,1,2012
Routing,flow control,Directed,1,2012
NoC for different applications,QoS,Directed,1,2010
NoC for different applications,topology,Directed,1,2010
NoC for different applications,Routing,Directed,1,2010
NoC for different applications,flow control,Directed,1,2010
NoC for different applications,topology,Directed,1,2010
NoC for different applications,flow control,Directed,1,2010
NoC for different applications,QoS,Directed,1,2010
NoC for different applications,Routing,Directed,1,2010
NoC for different applications,mapping,Directed,1,2010
NoC for different applications,Routing Routing,Directed,1,2010
NoC for different applications,deadlock,Directed,1,2010
NoC for different applications,mapping,Directed,1,2010
NoC for different applications,mapping,Directed,1,2010
NoC for different applications,power consumption,Directed,1,2010
NoC for different applications,topology,Directed,1,2010
NoC for different applications,mapping,Directed,1,2010
NoC for different applications,mapping,Directed,1,2010
NoC for different applications,Routing,Directed,1,2010
NoC for different applications,mapping,Directed,1,2010
NoC for different applications,Routing,Directed,1,2010
NoC for different applications,flow control,Directed,1,2010
NoC for different applications,Verification,Directed,1,2010
NoC for different applications,mapping,Directed,1,2010
NoC for different applications,mapping,Directed,1,2010
NoC for different applications,power/thermal management,Directed,1,2010
NoC for different applications,reconfiguration,Directed,1,2010
NoC for different applications,mapping,Directed,1,2010
NoC for different applications,reconfiguration,Directed,1,2010
NoC for different applications,NoC for different applications,Directed,1,2010
topology,GALS,Directed,1,2011
topology,flow control,Directed,1,2011
topology,power consumption,Directed,1,2011
topology,flow control,Directed,1,2011
topology,power/thermal management,Directed,1,2011
topology,GALS,Directed,1,2011
topology,flow control,Directed,1,2011
topology,power consumption,Directed,1,2011
NoC for different applications,GALS,Directed,1,2011
NoC for different applications,flow control,Directed,1,2011
NoC for different applications,power consumption,Directed,1,2011
emerge technology,emerge technology,Directed,1,2010
emerge technology,modeling,Directed,1,2010
emerge technology,topology,Directed,1,2010
emerge technology,power consumption,Directed,1,2010
emerge technology,emerge technology,Directed,1,2010
deadlock,mapping,Directed,1,2010
deadlock,Routing,Directed,1,2010
deadlock,power consumption,Directed,1,2010
flow control,mapping,Directed,1,2010
flow control,Routing,Directed,1,2010
flow control,power consumption,Directed,1,2010
deadlock,topology,Directed,1,2010
flow control,topology,Directed,1,2010
deadlock,topology,Directed,1,2010
deadlock,deadlock,Directed,1,2010
deadlock,Routing,Directed,1,2010
deadlock,Emulation and Simulation/Simulator,Directed,1,2010
deadlock,mapping,Directed,1,2010
flow control,topology,Directed,1,2010
flow control,deadlock,Directed,1,2010
flow control,Routing,Directed,1,2010
flow control,Emulation and Simulation/Simulator,Directed,1,2010
flow control,mapping,Directed,1,2010
deadlock,Routing,Directed,1,2010
deadlock,flow control,Directed,1,2010
flow control,Routing,Directed,1,2010
flow control,flow control,Directed,1,2010
deadlock,modeling,Directed,1,2010
deadlock,mapping,Directed,1,2010
flow control,modeling,Directed,1,2010
flow control,mapping,Directed,1,2010
deadlock,mapping,Directed,1,2010
deadlock,topology,Directed,1,2010
flow control,mapping,Directed,1,2010
flow control,topology,Directed,1,2010
NoC for memory,topology,Directed,1,2010
NoC for memory,Routing,Directed,1,2010
NoC for memory,emerge technology,Directed,1,2010
NoC for memory,emerge technology,Directed,1,2010
NoC for memory,emerge technology,Directed,1,2010
NoC for memory,topology,Directed,1,2010
GALS,router design,Directed,1,2010
mapping,router design,Directed,1,2010
mapping,router design,Directed,1,2010
Link,router design,Directed,1,2010
GALS,topology,Directed,1,2010
mapping,topology,Directed,1,2010
mapping,topology,Directed,1,2010
Link,topology,Directed,1,2010
GALS,Reliability,Directed,1,2010
GALS,router design,Directed,1,2010
GALS,flow control,Directed,1,2010
mapping,Reliability,Directed,1,2010
mapping,router design,Directed,1,2010
mapping,flow control,Directed,1,2010
mapping,Reliability,Directed,1,2010
mapping,router design,Directed,1,2010
mapping,flow control,Directed,1,2010
Link,Reliability,Directed,1,2010
Link,router design,Directed,1,2010
Link,flow control,Directed,1,2010
GALS,topology,Directed,1,2010
GALS,NoC for manycore,Directed,1,2010
mapping,topology,Directed,1,2010
mapping,NoC for manycore,Directed,1,2010
mapping,topology,Directed,1,2010
mapping,NoC for manycore,Directed,1,2010
Link,topology,Directed,1,2010
Link,NoC for manycore,Directed,1,2010
GALS,mapping,Directed,1,2010
mapping,mapping,Directed,1,2010
mapping,mapping,Directed,1,2010
Link,mapping,Directed,1,2010
GALS,GALS,Directed,1,2010
GALS,power/thermal management,Directed,1,2010
mapping,GALS,Directed,1,2010
mapping,power/thermal management,Directed,1,2010
mapping,GALS,Directed,1,2010
mapping,power/thermal management,Directed,1,2010
Link,GALS,Directed,1,2010
Link,power/thermal management,Directed,1,2010
GALS,power/thermal management,Directed,1,2010
GALS,emerge technology,Directed,1,2010
mapping,power/thermal management,Directed,1,2010
mapping,emerge technology,Directed,1,2010
mapping,power/thermal management,Directed,1,2010
mapping,emerge technology,Directed,1,2010
Link,power/thermal management,Directed,1,2010
Link,emerge technology,Directed,1,2010
GALS,flow control,Directed,1,2010
mapping,flow control,Directed,1,2010
mapping,flow control,Directed,1,2010
Link,flow control,Directed,1,2010
GALS,GALS,Directed,1,2010
GALS,mapping,Directed,1,2010
mapping,GALS,Directed,1,2010
mapping,mapping,Directed,1,2010
mapping,GALS,Directed,1,2010
mapping,mapping,Directed,1,2010
Link,GALS,Directed,1,2010
Link,mapping,Directed,1,2010
Reliability,monitoring,Directed,1,2010
Reliability,topology,Directed,1,2009
Reliability,Routing,Directed,1,2009
Reliability,emerge technology,Directed,1,2009
Routing,topology,Directed,1,2009
Routing,Routing,Directed,1,2009
Routing,emerge technology,Directed,1,2009
Reliability,topology,Directed,1,2009
Reliability,NoC for manycore,Directed,1,2009
Routing,topology,Directed,1,2009
Routing,NoC for manycore,Directed,1,2009
topology,mapping,Directed,1,2009
power consumption,mapping,Directed,1,2009
emerge technology,mapping,Directed,1,2009
topology,mapping,Directed,1,2009
power consumption,mapping,Directed,1,2009
emerge technology,mapping,Directed,1,2009
topology,mapping,Directed,1,2009
topology,NoC for memory,Directed,1,2009
topology,NoC for FPGA,Directed,1,2009
topology,topology,Directed,1,2009
topology,physical design,Directed,1,2009
power consumption,mapping,Directed,1,2009
power consumption,NoC for memory,Directed,1,2009
power consumption,NoC for FPGA,Directed,1,2009
power consumption,topology,Directed,1,2009
power consumption,physical design,Directed,1,2009
emerge technology,mapping,Directed,1,2009
emerge technology,NoC for memory,Directed,1,2009
emerge technology,NoC for FPGA,Directed,1,2009
emerge technology,topology,Directed,1,2009
emerge technology,physical design,Directed,1,2009
topology,NoC for memory,Directed,1,2009
topology,emerge technology,Directed,1,2009
power consumption,NoC for memory,Directed,1,2009
power consumption,emerge technology,Directed,1,2009
emerge technology,NoC for memory,Directed,1,2009
emerge technology,emerge technology,Directed,1,2009
topology,emerge technology,Directed,1,2009
power consumption,emerge technology,Directed,1,2009
emerge technology,emerge technology,Directed,1,2009
topology,NoC for different applications,Directed,1,2009
power consumption,NoC for different applications,Directed,1,2009
emerge technology,NoC for different applications,Directed,1,2009
topology,NoC for manycore,Directed,1,2009
power consumption,NoC for manycore,Directed,1,2009
emerge technology,NoC for manycore,Directed,1,2009
topology,emerge technology,Directed,1,2009
topology,topology,Directed,1,2009
power consumption,emerge technology,Directed,1,2009
power consumption,topology,Directed,1,2009
emerge technology,emerge technology,Directed,1,2009
emerge technology,topology,Directed,1,2009
topology,router design,Directed,1,2009
topology,topology,Directed,1,2009
power consumption,router design,Directed,1,2009
power consumption,topology,Directed,1,2009
emerge technology,router design,Directed,1,2009
emerge technology,topology,Directed,1,2009
mapping,mapping,Directed,1,2009
Routing,mapping,Directed,1,2009
mapping,modeling,Directed,1,2009
mapping,flow control,Directed,1,2009
mapping,mapping,Directed,1,2009
Routing,modeling,Directed,1,2009
Routing,flow control,Directed,1,2009
Routing,mapping,Directed,1,2009
mapping,topology,Directed,1,2009
mapping,mapping,Directed,1,2009
Routing,topology,Directed,1,2009
Routing,mapping,Directed,1,2009
mapping,topology,Directed,1,2009
mapping,deadlock,Directed,1,2009
mapping,Routing,Directed,1,2009
mapping,Emulation and Simulation/Simulator,Directed,1,2009
mapping,mapping,Directed,1,2009
Routing,topology,Directed,1,2009
Routing,deadlock,Directed,1,2009
Routing,Routing,Directed,1,2009
Routing,Emulation and Simulation/Simulator,Directed,1,2009
Routing,mapping,Directed,1,2009
mapping,topology,Directed,1,2009
Routing,topology,Directed,1,2009
mapping,flow control,Directed,1,2009
mapping,Routing,Directed,1,2009
mapping,topology,Directed,1,2009
Routing,flow control,Directed,1,2009
Routing,Routing,Directed,1,2009
Routing,topology,Directed,1,2009
mapping,topology,Directed,1,2009
mapping,Routing,Directed,1,2009
Routing,topology,Directed,1,2009
Routing,Routing,Directed,1,2009
mapping,flow control,Directed,1,2009
Routing,flow control,Directed,1,2009
mapping,Routing,Directed,1,2009
mapping,fault tolerance,Directed,1,2009
Routing,Routing,Directed,1,2009
Routing,fault tolerance,Directed,1,2009
performance,Emulation and Simulation/Simulator,Directed,1,2010
performance,router design,Directed,1,2010
performance,NoC for memory,Directed,1,2010
performance,flow control,Directed,1,2010
topology,Emulation and Simulation/Simulator,Directed,1,2010
topology,router design,Directed,1,2010
topology,NoC for memory,Directed,1,2010
topology,flow control,Directed,1,2010
Reliability,Emulation and Simulation/Simulator,Directed,1,2010
Reliability,router design,Directed,1,2010
Reliability,NoC for memory,Directed,1,2010
Reliability,flow control,Directed,1,2010
Reliability,mapping,Directed,1,2011
Reliability,reconfiguration,Directed,1,2011
Reliability,NoC for different applications ,Directed,1,2011
Reliability,flow control,Directed,1,2011
Reliability,NoC for manycore,Directed,1,2011
Reliability,Reliability,Directed,1,2011
Reliability,Routing,Directed,1,2011
Link,mapping,Directed,1,2009
Link,NoC for manycore,Directed,1,2009
Link,mapping,Directed,1,2009
Link,router design,Directed,1,2009
Link,flow control,Directed,1,2009
Link,Link,Directed,1,2009
Link,reconfiguration,Directed,1,2009
Link,mapping,Directed,1,2009
Link,emerge technology,Directed,1,2009
Link,flow control,Directed,1,2009
Link,topology,Directed,1,2009
Link,NoC for manycore,Directed,1,2009
flow control,flow control,Directed,1,2009
flow control,flow control,Directed,1,2009
flow control,flow control,Directed,1,2009
flow control,router design,Directed,1,2009
flow control,QoS,Directed,1,2009
flow control,flow control,Directed,1,2009
flow control,flow control,Directed,1,2009
flow control,flow control,Directed,1,2009
flow control,mapping,Directed,1,2009
flow control,NoC for manycore,Directed,1,2009
flow control,GALS,Directed,1,2009
flow control,flow control,Directed,1,2009
flow control,reconfiguration,Directed,1,2009
flow control,QoS,Directed,1,2009
Reliability,NoC for memory,Directed,1,2013
Reliability,power/thermal management,Directed,1,2013
Reliability,Emulation and Simulation/Simulator,Directed,1,2013
Reliability,router design,Directed,1,2013
Reliability,NoC for memory,Directed,1,2013
Reliability,flow control,Directed,1,2013
Reliability,modeling,Directed,1,2013
Reliability,mapping,Directed,1,2013
Reliability,topology,Directed,1,2013
Reliability,NoC for manycore,Directed,1,2013
topology,mapping,Directed,1,2010
topology,emerge technology,Directed,1,2010
topology,Link,Directed,1,2010
topology,topology,Directed,1,2010
mapping,mapping,Directed,1,2010
mapping,emerge technology,Directed,1,2010
mapping,Link,Directed,1,2010
mapping,topology,Directed,1,2010
topology,mapping,Directed,1,2010
mapping,mapping,Directed,1,2010
topology,topology,Directed,1,2010
topology,deadlock,Directed,1,2010
topology,Routing,Directed,1,2010
topology,Emulation and Simulation/Simulator,Directed,1,2010
topology,mapping,Directed,1,2010
mapping,topology,Directed,1,2010
mapping,deadlock,Directed,1,2010
mapping,Routing,Directed,1,2010
mapping,Emulation and Simulation/Simulator,Directed,1,2010
mapping,mapping,Directed,1,2010
modeling,flow control,Directed,1,2010
modeling,Emulation and Simulation/Simulator,Directed,1,2010
modeling,modeling,Directed,1,2010
modeling,flow control,Directed,1,2010
modeling,modeling,Directed,1,2010
modeling,emerge technology,Directed,2,2010
Routing,mapping,Directed,1,2009
topology,mapping,Directed,1,2009
Routing,Emulation and Simulation/Simulator,Directed,1,2009
Routing,topology,Directed,1,2009
topology,Emulation and Simulation/Simulator,Directed,1,2009
topology,topology,Directed,1,2009
Routing,topology,Directed,1,2009
Routing,deadlock,Directed,1,2009
Routing,Routing,Directed,1,2009
Routing,Emulation and Simulation/Simulator,Directed,1,2009
Routing,mapping,Directed,1,2009
topology,topology,Directed,1,2009
topology,deadlock,Directed,1,2009
topology,Routing,Directed,1,2009
topology,Emulation and Simulation/Simulator,Directed,1,2009
topology,mapping,Directed,1,2009
Routing,mapping,Directed,1,2009
topology,mapping,Directed,1,2009
flow control,flow control,Directed,1,2009
monitoring,topology,Directed,1,2009
monitoring,Routing,Directed,1,2009
monitoring,emerge technology,Directed,1,2009
monitoring,flow control,Directed,1,2009
monitoring,Routing,Directed,1,2009
monitoring,topology,Directed,1,2009
modeling,modeling,Directed,1,2009
mapping,modeling,Directed,1,2009
modeling,NoC for manycore,Directed,1,2009
mapping,NoC for manycore,Directed,1,2009
QoS,mapping,Directed,1,2010
QoS,mapping,Directed,1,2010
QoS,flow control,Directed,1,2010
QoS,router design,Directed,1,2010
QoS,router design,Directed,1,2010
QoS,flow control,Directed,1,2010
QoS,QoS,Directed,1,2010
QoS,topology,Directed,1,2010
QoS,Routing,Directed,1,2010
QoS,flow control,Directed,1,2010
QoS,flow control,Directed,1,2010
QoS,power/thermal management,Directed,1,2010
mapping,mapping,Directed,1,2009
mapping,router design,Directed,1,2009
monitoring,mapping,Directed,1,2009
monitoring,distributed,Directed,1,2009
monitoring,Debug,Directed,1,2009
monitoring,debug,Directed,1,2009
monitoring,flow control,Directed,1,2009
monitoring,NoC for memory,Directed,1,2009
topology,mapping,Directed,1,2009
topology,NoC for memory,Directed,1,2009
topology,NoC for FPGA,Directed,1,2009
topology,topology,Directed,1,2009
topology,physical design,Directed,1,2009
topology,flow control,Directed,1,2009
topology,NoC for manycore,Directed,1,2009
topology,NoC for manycore,Directed,1,2009
topology,Design space Exploration,Directed,1,2009
topology,emerge technology,Directed,1,2009
topology,topology,Directed,1,2009
topology,Reliability,Directed,1,2009
topology,router design,Directed,1,2009
topology,flow control,Directed,1,2009
topology,mapping,Directed,1,2009
topology,mapping,Directed,1,2010
Reliability,mapping,Directed,1,2010
NoC for memory,mapping,Directed,1,2010
Routing,Routing,Directed,1,2009
mapping,mapping,Directed,1,2009
mapping,mapping,Directed,1,2009
mapping,mapping,Directed,1,2009
mapping,power/thermal management,Directed,1,2009
mapping,reconfiguration,Directed,1,2009
debug,distributed,Directed,1,2009
debug,Debug,Directed,1,2009
debug,mapping,Directed,1,2009
debug,Verification,Directed,1,2009
debug,mapping,Directed,1,2009
reconfiguration,mapping,Directed,1,2010
reconfiguration,flow control,Directed,1,2010
reconfiguration,mapping,Directed,1,2010
reconfiguration,Reliability,Directed,1,2010
flow control,flow control,Directed,1,2009
NoC for FPGA,reconfigurable,Directed,1,2009
NoC for FPGA,topology,Directed,1,2009
NoC for FPGA,reconfiguration,Directed,1,2009
NoC for FPGA,NoC for FPGA,Directed,1,2009
Routing,mapping,Directed,1,2008
Routing,Routing,Directed,1,2008
Routing,Routing,Directed,1,2008
Routing,deadlock,Directed,1,2008
debug,mapping,Directed,1,2008
debug,debug,Directed,1,2008
flow control,router design,Directed,1,2007
flow control,Verification,Directed,1,2007
flow control,mapping,Directed,1,2007
flow control,Routing,Directed,1,2007
flow control,modeling,Directed,1,2007
reconfiguration,mapping,Directed,1,2007
QoS,mapping,Directed,1,2007
reconfiguration,Emulation and Simulation/Simulator,Directed,1,2007
reconfiguration,modeling,Directed,1,2007
QoS,Emulation and Simulation/Simulator,Directed,1,2007
QoS,modeling,Directed,1,2007
reconfiguration,Verification,Directed,1,2007
reconfiguration,mapping,Directed,1,2007
QoS,Verification,Directed,1,2007
QoS,mapping,Directed,1,2007
reconfiguration,mapping,Directed,1,2007
reconfiguration,Routing,Directed,1,2007
reconfiguration,flow control,Directed,1,2007
QoS,mapping,Directed,1,2007
QoS,Routing,Directed,1,2007
QoS,flow control,Directed,1,2007
reconfiguration,mapping,Directed,1,2007
reconfiguration,Routing Routing,Directed,1,2007
reconfiguration,deadlock,Directed,1,2007
QoS,mapping,Directed,1,2007
QoS,Routing Routing,Directed,1,2007
QoS,deadlock,Directed,1,2007
reconfiguration,mapping,Directed,1,2007
reconfiguration,Routing,Directed,1,2007
reconfiguration,power consumption,Directed,1,2007
QoS,mapping,Directed,1,2007
QoS,Routing,Directed,1,2007
QoS,power consumption,Directed,1,2007
reconfiguration,mapping,Directed,1,2007
reconfiguration,power/thermal management,Directed,1,2007
reconfiguration,reconfiguration,Directed,1,2007
QoS,mapping,Directed,1,2007
QoS,power/thermal management,Directed,1,2007
QoS,reconfiguration,Directed,1,2007
reconfiguration,reconfiguration,Directed,1,2007
QoS,reconfiguration,Directed,1,2007
reconfiguration,flow control,Directed,1,2007
QoS,flow control,Directed,1,2007
reconfiguration,mapping,Directed,1,2007
QoS,mapping,Directed,1,2007
reconfiguration,mapping,Directed,1,2007
QoS,mapping,Directed,1,2007
NoC for manycore,topology,Directed,1,2008
router design,QoS,Directed,1,2008
router design,topology,Directed,1,2008
router design,Routing,Directed,1,2008
router design,flow control,Directed,1,2008
router design,mapping,Directed,1,2008
router design,Routing,Directed,1,2008
router design,power consumption,Directed,1,2008
router design,mapping,Directed,1,2008
router design,emerge technology,Directed,1,2008
router design,emerge technology,Directed,1,2008
router design,mapping,Directed,1,2008
router design,flow control,Directed,1,2008
router design,power/thermal management,Directed,1,2008
router design,Link,Directed,1,2008
router design,mapping,Directed,1,2008
router design,Routing,Directed,1,2008
router design,scheduling,Directed,1,2008
emerge technology,mapping,Directed,1,2007
flow control,NoC for manycore,Directed,1,2008
Link,NoC for manycore,Directed,1,2008
flow control,NoC for realtime (critical) systems,Directed,1,2008
flow control,deadlock,Directed,1,2008
flow control,NoC for different applications,Directed,1,2008
Link,NoC for realtime (critical) systems,Directed,1,2008
Link,deadlock,Directed,1,2008
Link,NoC for different applications,Directed,1,2008
flow control,flow control,Directed,1,2008
Link,flow control,Directed,1,2008
flow control,NoC for manycore,Directed,1,2008
Link,NoC for manycore,Directed,1,2008
flow control,router design,Directed,1,2008
flow control,Link,Directed,1,2008
flow control,NoC for manycore,Directed,1,2008
Link,router design,Directed,1,2008
Link,Link,Directed,1,2008
Link,NoC for manycore,Directed,1,2008
topology,NoC for different applications,Directed,1,2007
NoC for different applications,NoC for different applications,Directed,1,2007
testing and diagnosis,testing and diagnosis,Directed,1,2007
testing and diagnosis,testing and diagnosis,Directed,1,2007
testing and diagnosis,Verification,Directed,1,2007
Reliability,flow control,Directed,1,2008
Reliability,router design,Directed,1,2008
Reliability,NoC for manycore,Directed,1,2008
Reliability,router design,Directed,1,2008
Reliability,emerge technology,Directed,1,2008
Reliability,mapping,Directed,1,2008
Reliability,router design,Directed,1,2008
Reliability,topology,Directed,1,2008
flow control,mapping,Directed,1,2009
flow control,topology,Directed,1,2009
flow control,router design,Directed,1,2009
flow control,Link,Directed,1,2009
flow control,reconfiguration,Directed,1,2009
flow control,mapping,Directed,1,2009
Reliability,mapping,Directed,1,2007
power/thermal management,mapping,Directed,1,2007
Reliability,Link,Directed,1,2007
power/thermal management,Link,Directed,1,2007
Routing,mapping,Directed,1,2008
Routing,flow control,Directed,1,2008
Routing,flow control,Directed,1,2008
Routing,flow control,Directed,1,2008
Routing,flow control,Directed,1,2008
testing and diagnosis,topology,Directed,1,2008
testing and diagnosis,Routing,Directed,1,2008
testing and diagnosis,emerge technology,Directed,1,2008
testing and diagnosis,mapping,Directed,1,2008
testing and diagnosis,testing and diagnosis,Directed,1,2007
testing and diagnosis,testing and diagnosis,Directed,1,2007
topology,flow control,Directed,1,2008
Link,flow control,Directed,1,2008
topology,router design,Directed,1,2008
topology,topology,Directed,1,2008
Link,router design,Directed,1,2008
Link,topology,Directed,1,2008
topology,router design,Directed,1,2008
topology,Link,Directed,1,2008
topology,NoC for manycore,Directed,1,2008
Link,router design,Directed,1,2008
Link,Link,Directed,1,2008
Link,NoC for manycore,Directed,1,2008
topology,mapping,Directed,1,2008
topology,power/thermal management,Directed,1,2008
topology,reconfiguration,Directed,1,2008
Link,mapping,Directed,1,2008
Link,power/thermal management,Directed,1,2008
Link,reconfiguration,Directed,1,2008
topology,flow control,Directed,1,2008
topology,router design,Directed,1,2008
topology,QoS,Directed,1,2008
topology,flow control,Directed,1,2008
Link,flow control,Directed,1,2008
Link,router design,Directed,1,2008
Link,QoS,Directed,1,2008
Link,flow control,Directed,1,2008
topology,Emulation and Simulation/Simulator,Directed,1,2008
topology,emerge technology,Directed,1,2008
Link,Emulation and Simulation/Simulator,Directed,1,2008
Link,emerge technology,Directed,1,2008
topology,mapping,Directed,1,2008
Link,mapping,Directed,1,2008
mapping,Design space Exploration,Directed,1,2009
topology,Design space Exploration,Directed,1,2009
router design,mapping,Directed,1,2005
router design,flow control,Directed,1,2005
router design,router design,Directed,1,2005
router design,flow control,Directed,1,2005
topology,flow control,Directed,1,2007
Routing,flow control,Directed,1,2007
topology,mapping,Directed,1,2007
topology,NoC for memory,Directed,1,2007
topology,NoC for FPGA,Directed,1,2007
topology,topology,Directed,1,2007
topology,physical design,Directed,1,2007
Routing,mapping,Directed,1,2007
Routing,NoC for memory,Directed,1,2007
Routing,NoC for FPGA,Directed,1,2007
Routing,topology,Directed,1,2007
Routing,physical design,Directed,1,2007
topology,modeling,Directed,1,2007
Routing,modeling,Directed,1,2007
topology,Routing,Directed,1,2007
Routing,Routing,Directed,1,2007
topology,mapping,Directed,1,2007
Routing,mapping,Directed,1,2007
flow control,Emulation and Simulation/Simulator,Directed,1,2007
flow control,modeling,Directed,1,2007
flow control,flow control,Directed,1,2007
flow control,flow control,Directed,1,2007
Link,Link,Directed,1,2008
deadlock,mapping,Directed,1,2010
Routing,mapping,Directed,1,2010
deadlock,flow control,Directed,1,2010
deadlock,Routing,Directed,1,2010
deadlock,topology,Directed,1,2010
Routing,flow control,Directed,1,2010
Routing,Routing,Directed,1,2010
Routing,topology,Directed,1,2010
modeling,mapping,Directed,1,2007
modeling,router design,Directed,1,2007
modeling,flow control,Directed,1,2007
modeling,mapping,Directed,1,2007
modeling,modeling,Directed,1,2007
flow control,Reliability,Directed,1,2008
flow control,router design,Directed,1,2008
flow control,flow control,Directed,1,2008
flow control,router design,Directed,1,2008
flow control,flow control,Directed,1,2008
mapping,reconfiguration,Directed,1,2008
mapping,mapping,Directed,1,2008
mapping,Reliability,Directed,1,2008
mapping,mapping,Directed,1,2008
mapping,mapping,Directed,1,2008
mapping,reconfiguration,Directed,1,2008
mapping,scheduling,Directed,1,2008
mapping,topology,Directed,1,2008
mapping,NoC for manycore,Directed,1,2008
mapping,NoC for manycore,Directed,1,2008
Verification,QoS,Directed,1,2005
Verification,topology,Directed,1,2005
Verification,Routing,Directed,1,2005
Verification,flow control,Directed,1,2005
mapping,QoS,Directed,1,2005
mapping,topology,Directed,1,2005
mapping,Routing,Directed,1,2005
mapping,flow control,Directed,1,2005
Verification,Emulation and Simulation/Simulator,Directed,1,2005
Verification,modeling,Directed,1,2005
mapping,Emulation and Simulation/Simulator,Directed,1,2005
mapping,modeling,Directed,1,2005
Verification,scheduling,Directed,1,2005
mapping,scheduling,Directed,1,2005
Verification,flow control,Directed,1,2005
mapping,flow control,Directed,1,2005
Verification,flow control,Directed,1,2005
mapping,flow control,Directed,1,2005
QoS,flow control,Directed,1,2005
QoS,flow control,Directed,1,2005
performance,mapping,Directed,1,2005
performance,Routing,Directed,1,2005
performance,power consumption,Directed,1,2005
mapping,mapping,Directed,1,2005
mapping,Routing,Directed,1,2005
mapping,power consumption,Directed,1,2005
power consumption,mapping,Directed,1,2005
power consumption,Routing,Directed,1,2005
power consumption,power consumption,Directed,1,2005
mapping,mapping,Directed,1,2005
mapping,mapping,Directed,1,2005
mapping,NoC for memory,Directed,1,2005
mapping,NoC for FPGA,Directed,1,2005
mapping,topology,Directed,1,2005
mapping,physical design,Directed,1,2005
mapping,flow control,Directed,1,2005
mapping,modeling,Directed,1,2005
mapping,Emulation and Simulation/Simulator,Directed,1,2005
mapping,mapping,Directed,1,2005
mapping,mapping,Directed,1,2005
mapping,modeling,Directed,1,2005
mapping,flow control,Directed,1,2005
mapping,mapping,Directed,1,2005
mapping,NoC for realtime (critical) systems,Directed,1,2005
mapping,deadlock,Directed,1,2005
mapping,NoC for different applications,Directed,1,2005
mapping,mapping,Directed,1,2004
mapping,mapping,Directed,1,2004
mapping,NoC for memory,Directed,1,2004
mapping,NoC for FPGA,Directed,1,2004
mapping,topology,Directed,1,2004
mapping,physical design,Directed,1,2004
mapping,flow control,Directed,1,2004
mapping,mapping,Directed,1,2004
mapping,Routing Routing,Directed,1,2004
mapping,deadlock,Directed,1,2004
modeling,mapping,Directed,1,2004
Emulation and Simulation/Simulator,mapping,Directed,1,2004
mapping,mapping,Directed,1,2003
mapping,NoC for memory,Directed,1,2003
mapping,NoC for FPGA,Directed,1,2003
mapping,topology,Directed,1,2003
mapping,physical design,Directed,1,2003
Routing,mapping,Directed,1,2003
Routing,NoC for memory,Directed,1,2003
Routing,NoC for FPGA,Directed,1,2003
Routing,topology,Directed,1,2003
Routing,physical design,Directed,1,2003
power consumption,mapping,Directed,1,2003
power consumption,NoC for memory,Directed,1,2003
power consumption,NoC for FPGA,Directed,1,2003
power consumption,topology,Directed,1,2003
power consumption,physical design,Directed,1,2003
mapping,mapping,Directed,1,2003
mapping,Routing,Directed,1,2003
mapping,power consumption,Directed,1,2003
Routing,mapping,Directed,1,2003
Routing,Routing,Directed,1,2003
Routing,power consumption,Directed,1,2003
power consumption,mapping,Directed,1,2003
power consumption,Routing,Directed,1,2003
power consumption,power consumption,Directed,1,2003
NI design,mapping,Directed,1,2004
NI design,QoS,Directed,1,2004
NI design,topology,Directed,1,2004
NI design,Routing,Directed,1,2004
NI design,flow control,Directed,1,2004
NI design,Emulation and Simulation/Simulator,Directed,1,2004
NI design,modeling,Directed,1,2004
NI design,flow control,Directed,1,2004
NI design,mapping,Directed,1,2004
NI design,NoC for memory,Directed,1,2004
NI design,NoC for FPGA,Directed,1,2004
NI design,topology,Directed,1,2004
NI design,physical design,Directed,1,2004
NI design,flow control,Directed,1,2004
NI design,mapping,Directed,1,2004
NI design,NoC for realtime (critical) systems,Directed,1,2004
NI design,deadlock,Directed,1,2004
NI design,NoC for different applications,Directed,1,2004
mapping,mapping,Directed,1,2004
mapping,flow control,Directed,1,2004
modeling,QoS,Directed,1,2005
modeling,topology,Directed,1,2005
modeling,Routing,Directed,1,2005
modeling,flow control,Directed,1,2005
modeling,mapping,Directed,1,2005
modeling,modeling,Directed,1,2005
modeling,Emulation and Simulation/Simulator,Directed,1,2005
debug,mapping,Directed,1,2007
debug,topology,Directed,1,2007
debug,Routing,Directed,1,2007
debug,emerge technology,Directed,1,2007
topology,mapping,Directed,1,2005
power consumption,mapping,Directed,1,2005
mapping,mapping,Directed,1,2005
topology,mapping,Directed,1,2005
topology,Routing Routing,Directed,1,2005
topology,deadlock,Directed,1,2005
power consumption,mapping,Directed,1,2005
power consumption,Routing Routing,Directed,1,2005
power consumption,deadlock,Directed,1,2005
mapping,mapping,Directed,1,2005
mapping,Routing Routing,Directed,1,2005
mapping,deadlock,Directed,1,2005
topology,router design,Directed,1,2005
topology,topology,Directed,1,2005
power consumption,router design,Directed,1,2005
power consumption,topology,Directed,1,2005
mapping,router design,Directed,1,2005
mapping,topology,Directed,1,2005
router design,mapping,Directed,1,2003
router design,NoC for memory,Directed,1,2003
router design,NoC for FPGA,Directed,1,2003
router design,topology,Directed,1,2003
router design,physical design,Directed,1,2003
flow control,mapping,Directed,1,2003
flow control,NoC for memory,Directed,1,2003
flow control,NoC for FPGA,Directed,1,2003
flow control,topology,Directed,1,2003
flow control,physical design,Directed,1,2003
mapping,mapping,Directed,1,2005
mapping,NoC for memory,Directed,1,2005
mapping,NoC for FPGA,Directed,1,2005
mapping,topology,Directed,1,2005
mapping,physical design,Directed,1,2005
power consumption,mapping,Directed,1,2005
power consumption,NoC for memory,Directed,1,2005
power consumption,NoC for FPGA,Directed,1,2005
power consumption,topology,Directed,1,2005
power consumption,physical design,Directed,1,2005
mapping,mapping,Directed,1,2005
mapping,Routing Routing,Directed,1,2005
mapping,deadlock,Directed,1,2005
power consumption,mapping,Directed,1,2005
power consumption,Routing Routing,Directed,1,2005
power consumption,deadlock,Directed,1,2005
mapping,mapping,Directed,1,2005
power consumption,mapping,Directed,1,2005
Link,mapping,Directed,1,2004
Link,Routing,Directed,1,2004
Link,power consumption,Directed,1,2004
scheduling,mapping,Directed,1,2004
scheduling,mapping,Directed,1,2004
scheduling,NoC for memory,Directed,1,2004
scheduling,NoC for FPGA,Directed,1,2004
scheduling,topology,Directed,1,2004
scheduling,physical design,Directed,1,2004
scheduling,mapping,Directed,1,2004
scheduling,Routing Routing,Directed,1,2004
scheduling,deadlock,Directed,1,2004
scheduling,modeling,Directed,1,2004
flow control,mapping,Directed,1,2002
modeling,mapping,Directed,1,2003
modeling,NoC for memory,Directed,1,2003
modeling,NoC for FPGA,Directed,1,2003
modeling,topology,Directed,1,2003
modeling,physical design,Directed,1,2003
flow control,mapping,Directed,1,2003
flow control,flow control,Directed,1,2003
flow control,mapping,Directed,1,2003
Reliability,mapping,Directed,1,2005
Routing,mapping,Directed,1,2005
Reliability,mapping,Directed,1,2005
Reliability,NoC for memory,Directed,1,2005
Reliability,NoC for FPGA,Directed,1,2005
Reliability,topology,Directed,1,2005
Reliability,physical design,Directed,1,2005
Routing,mapping,Directed,1,2005
Routing,NoC for memory,Directed,1,2005
Routing,NoC for FPGA,Directed,1,2005
Routing,topology,Directed,1,2005
Routing,physical design,Directed,1,2005
modeling,mapping,Directed,1,2004
Emulation and Simulation/Simulator,mapping,Directed,1,2004
modeling,mapping,Directed,1,2004
Emulation and Simulation/Simulator,QoS,Directed,1,2004
Emulation and Simulation/Simulator,topology,Directed,1,2004
Emulation and Simulation/Simulator,Routing,Directed,1,2004
Emulation and Simulation/Simulator,flow control,Directed,1,2004
modeling,QoS,Directed,1,2004
modeling,topology,Directed,1,2004
modeling,Routing,Directed,1,2004
modeling,flow control,Directed,1,2004
Emulation and Simulation/Simulator,mapping,Directed,1,2004
Emulation and Simulation/Simulator,Routing Routing,Directed,1,2004
Emulation and Simulation/Simulator,deadlock,Directed,1,2004
modeling,mapping,Directed,1,2004
modeling,Routing Routing,Directed,1,2004
modeling,deadlock,Directed,1,2004
Emulation and Simulation/Simulator,mapping,Directed,1,2004
Emulation and Simulation/Simulator,NoC for memory,Directed,1,2004
Emulation and Simulation/Simulator,NoC for FPGA,Directed,1,2004
Emulation and Simulation/Simulator,topology,Directed,1,2004
Emulation and Simulation/Simulator,physical design,Directed,1,2004
modeling,mapping,Directed,1,2004
modeling,NoC for memory,Directed,1,2004
modeling,NoC for FPGA,Directed,1,2004
modeling,topology,Directed,1,2004
modeling,physical design,Directed,1,2004
Emulation and Simulation/Simulator,flow control,Directed,1,2004
modeling,flow control,Directed,1,2004
Emulation and Simulation/Simulator,NoC for realtime (critical) systems,Directed,1,2004
Emulation and Simulation/Simulator,deadlock,Directed,1,2004
Emulation and Simulation/Simulator,NoC for different applications,Directed,1,2004
modeling,NoC for realtime (critical) systems,Directed,1,2004
modeling,deadlock,Directed,1,2004
modeling,NoC for different applications,Directed,1,2004
power consumption,mapping,Directed,1,2002
flow control,mapping,Directed,1,2004
flow control,mapping,Directed,1,2004
flow control,NoC for memory,Directed,1,2004
flow control,NoC for FPGA,Directed,1,2004
flow control,topology,Directed,1,2004
flow control,physical design,Directed,1,2004
flow control,flow control,Directed,1,2004
flow control,flow control,Directed,1,2004
emerge technology,topology,Directed,1,2016
topology,topology,Directed,1,2016
emerge technology,topology,Directed,1,2016
topology,topology,Directed,1,2016
emerge technology,emerge technology,Directed,1,2016
topology,emerge technology,Directed,1,2016
emerge technology,emerge technology,Directed,1,2016
topology,emerge technology,Directed,1,2016
emerge technology,emerge technology,Directed,1,2016
emerge technology,Emulation and Simulation/Simulator,Directed,1,2016
topology,emerge technology,Directed,1,2016
topology,Emulation and Simulation/Simulator,Directed,1,2016
reconfiguration,Emulation and Simulation/Simulator,Directed,1,2014
reconfiguration,router design,Directed,1,2014
reconfiguration,NoC for memory,Directed,1,2014
reconfiguration,flow control,Directed,1,2014
topology,Emulation and Simulation/Simulator,Directed,1,2014
topology,router design,Directed,1,2014
topology,NoC for memory,Directed,1,2014
topology,flow control,Directed,1,2014
flow control,Emulation and Simulation/Simulator,Directed,1,2014
flow control,router design,Directed,1,2014
flow control,NoC for memory,Directed,1,2014
flow control,flow control,Directed,1,2014
reconfiguration,reconfiguration,Directed,1,2014
reconfiguration,power consumption,Directed,1,2014
reconfiguration,performance,Directed,1,2014
reconfiguration,flow control,Directed,1,2014
topology,reconfiguration,Directed,1,2014
topology,power consumption,Directed,1,2014
topology,performance,Directed,1,2014
topology,flow control,Directed,1,2014
flow control,reconfiguration,Directed,1,2014
flow control,power consumption,Directed,1,2014
flow control,performance,Directed,1,2014
flow control,flow control,Directed,1,2014
reconfiguration,Routing,Directed,1,2014
reconfiguration,flow control,Directed,1,2014
topology,Routing,Directed,1,2014
topology,flow control,Directed,1,2014
flow control,Routing,Directed,1,2014
flow control,flow control,Directed,1,2014
reconfiguration,NoC for manycore,Directed,1,2014
topology,NoC for manycore,Directed,1,2014
flow control,NoC for manycore,Directed,1,2014
reconfiguration,topology,Directed,1,2014
topology,topology,Directed,1,2014
flow control,topology,Directed,1,2014
reconfiguration,topology,Directed,1,2014
topology,topology,Directed,1,2014
flow control,topology,Directed,1,2014
reconfiguration,router design,Directed,1,2014
reconfiguration,Routing,Directed,1,2014
topology,router design,Directed,1,2014
topology,Routing,Directed,1,2014
flow control,router design,Directed,1,2014
flow control,Routing,Directed,1,2014
reconfiguration,reconfiguration,Directed,1,2014
reconfiguration,Routing,Directed,1,2014
topology,reconfiguration,Directed,1,2014
topology,Routing,Directed,1,2014
flow control,reconfiguration,Directed,1,2014
flow control,Routing,Directed,1,2014
reconfiguration,router designs,Directed,1,2014
topology,router designs,Directed,1,2014
flow control,router designs,Directed,1,2014
reconfiguration,Reconfiguration,Directed,1,2014
reconfiguration,router design,Directed,1,2014
topology,Reconfiguration,Directed,1,2014
topology,router design,Directed,1,2014
flow control,Reconfiguration,Directed,1,2014
flow control,router design,Directed,1,2014
reconfiguration,router design,Directed,1,2014
reconfiguration,flow control,Directed,1,2014
topology,router design,Directed,1,2014
topology,flow control,Directed,1,2014
flow control,router design,Directed,1,2014
flow control,flow control,Directed,1,2014
reconfiguration,reconfiguration,Directed,1,2014
topology,reconfiguration,Directed,1,2014
flow control,reconfiguration,Directed,1,2014
reconfiguration,emerge technology,Directed,1,2014
reconfiguration,Emulation and Simulation/Simulator,Directed,1,2014
topology,emerge technology,Directed,1,2014
topology,Emulation and Simulation/Simulator,Directed,1,2014
flow control,emerge technology,Directed,1,2014
flow control,Emulation and Simulation/Simulator,Directed,1,2014
flow control,modeling,Directed,1,2016
flow control,Emulation and Simulation/Simulator,Directed,1,2016
flow control,NoC for memory,Directed,1,2016
flow control,emerge technology,Directed,1,2016
flow control,flow control,Directed,1,2016
flow control,reconfiguration,Directed,1,2016
flow control,flow control,Directed,1,2016
flow control,reconfiguration,Directed,1,2016
flow control,power consumption,Directed,1,2016
flow control,performance,Directed,1,2016
flow control,flow control,Directed,1,2016
flow control,flow control,Directed,1,2016
flow control,deadlock,Directed,1,2016
flow control,Routing,Directed,1,2016
flow control,flow control,Directed,1,2016
flow control,Link,Directed,1,2016
flow control,NoC for manycore,Directed,1,2016
flow control,Emulation and Simulation/Simulator,Directed,1,2016
flow control,topology,Directed,1,2016
flow control,Routing,Directed,1,2016
flow control,flow control,Directed,1,2016
flow control,router design,Directed,1,2016
flow control,Routing,Directed,1,2016
flow control,router design,Directed,1,2016
flow control,flow control,Directed,1,2016
flow control,topology,Directed,1,2016
flow control,router design,Directed,1,2016
flow control,QoS,Directed,1,2016
flow control,flow control,Directed,1,2016
flow control,router design,Directed,1,2016
flow control,Routing,Directed,1,2016
flow control,router design,Directed,1,2016
flow control,deadlock,Directed,1,2016
flow control,flow control,Directed,1,2016
flow control,NoC for heterogeneous systems,Directed,1,2016
flow control,Routing,Directed,1,2016
flow control,power consumption,Directed,1,2016
flow control,flow control,Directed,1,2016
flow control,performance,Directed,1,2016
flow control,emerge technology,Directed,1,2016
flow control,flow control,Directed,1,2016
flow control,NoC for real-time (critical) systems,Directed,1,2016
flow control,emerge technology,Directed,1,2016
flow control,Emulation and Simulation/Simulator,Directed,1,2016
flow control,flow control,Directed,1,2016
flow control,NoC for memory,Directed,1,2016
flow control,topology,Directed,1,2016
flow control,NoC for manycore,Directed,1,2016
reconfiguration,Emulation and Simulation/Simulator,Directed,1,2015
reconfiguration,router design,Directed,1,2015
reconfiguration,NoC for memory,Directed,1,2015
reconfiguration,flow control,Directed,1,2015
reconfiguration,reconfiguration,Directed,1,2015
reconfiguration,topology,Directed,1,2015
reconfiguration,flow control,Directed,1,2015
reconfiguration,reconfiguration,Directed,1,2015
reconfiguration,power consumption,Directed,1,2015
reconfiguration,performance,Directed,1,2015
reconfiguration,flow control,Directed,1,2015
reconfiguration,topology,Directed,1,2015
reconfiguration,NoC for memory,Directed,1,2015
reconfiguration,flow control,Directed,1,2015
reconfiguration,deadlock,Directed,1,2015
reconfiguration,NoC for manycore,Directed,1,2015
reconfiguration,topology,Directed,1,2015
reconfiguration,Routing,Directed,1,2015
reconfiguration,flow control,Directed,1,2015
reconfiguration,NoC for manycore,Directed,1,2015
reconfiguration,topology,Directed,1,2015
reconfiguration,router design,Directed,1,2015
reconfiguration,reconfiguration,Directed,1,2015
reconfiguration,Routing,Directed,1,2015
reconfiguration,router designs,Directed,1,2015
reconfiguration,Reconfiguration,Directed,1,2015
reconfiguration,router design,Directed,1,2015
reconfiguration,Design space Exploration,Directed,1,2015
reconfiguration,reconfiguration,Directed,1,2015
reconfiguration,emerge technology,Directed,1,2015
reconfiguration,Emulation and Simulation/Simulator,Directed,1,2015
emerge technology,emerge technology,Directed,1,2018
reconfiguration,emerge technology,Directed,1,2018
emerge technology,emerge technology,Directed,1,2018
emerge technology,topology,Directed,1,2018
reconfiguration,emerge technology,Directed,1,2018
reconfiguration,topology,Directed,1,2018
emerge technology,topology,Directed,1,2018
reconfiguration,topology,Directed,1,2018
emerge technology,emerge technology,Directed,1,2018
emerge technology,topology,Directed,1,2018
emerge technology,Routing,Directed,1,2018
emerge technology,deadlock,Directed,1,2018
emerge technology,Emulation and Simulation/Simulator,Directed,1,2018
reconfiguration,emerge technology,Directed,1,2018
reconfiguration,topology,Directed,1,2018
reconfiguration,Routing,Directed,1,2018
reconfiguration,deadlock,Directed,1,2018
reconfiguration,Emulation and Simulation/Simulator,Directed,1,2018
emerge technology,Reliability,Directed,1,2018
reconfiguration,Reliability,Directed,1,2018
emerge technology,emerge technology,Directed,1,2018
emerge technology,NoC for memory,Directed,1,2018
reconfiguration,emerge technology,Directed,1,2018
reconfiguration,NoC for memory,Directed,1,2018
emerge technology,emerge technology,Directed,1,2018
reconfiguration,emerge technology,Directed,1,2018
emerge technology,emerge technology,Directed,1,2018
emerge technology,NoC for memory,Directed,1,2018
reconfiguration,emerge technology,Directed,1,2018
reconfiguration,NoC for memory,Directed,1,2018
emerge technology,flow control,Directed,1,2018
reconfiguration,flow control,Directed,1,2018
emerge technology,modeling,Directed,1,2018
reconfiguration,modeling,Directed,1,2018
emerge technology,topology,Directed,1,2018
reconfiguration,topology,Directed,1,2018
emerge technology,emerge technology,Directed,1,2018
emerge technology,Emulation and Simulation/Simulator,Directed,1,2018
reconfiguration,emerge technology,Directed,1,2018
reconfiguration,Emulation and Simulation/Simulator,Directed,1,2018
power/thermal management,Emulation and Simulation/Simulator,Directed,1,2014
power/thermal management,router design,Directed,1,2014
power/thermal management,NoC for memory,Directed,1,2014
power/thermal management,flow control,Directed,1,2014
power/thermal management,power/thermal management,Directed,1,2014
power/thermal management,Emulation and Simulation/Simulator,Directed,1,2014
power/thermal management,power/thermal management,Directed,1,2014
power/thermal management,power/thermal management,Directed,1,2014
power/thermal management,Reliability,Directed,1,2014
power/thermal management,Link,Directed,1,2014
power/thermal management,power consumption,Directed,1,2014
power/thermal management,area,Directed,1,2014
power/thermal management,flow control,Directed,1,2014
power/thermal management,NoC for memory,Directed,1,2014
power/thermal management,power/thermal management,Directed,1,2014
power/thermal management,mapping,Directed,1,2014
power/thermal management,power/thermal management,Directed,1,2014
power/thermal management,Reliability,Directed,1,2014
power/thermal management,modeling,Directed,1,2014
power/thermal management,router design,Directed,1,2014
power/thermal management,Link,Directed,1,2014
power/thermal management,emerge technology,Directed,1,2014
power/thermal management,Emulation and Simulation/Simulator,Directed,1,2014
NoC for memory,Emulation and Simulation/Simulator,Directed,1,2018
NoC for memory,router design,Directed,1,2018
NoC for memory,NoC for memory,Directed,1,2018
NoC for memory,flow control,Directed,1,2018
NoC for memory,topology,Directed,1,2018
NoC for memory,NoC for memory,Directed,1,2018
NoC for memory,power/thermal management,Directed,1,2018
NoC for memory,modeling,Directed,1,2018
NoC for memory,router design,Directed,1,2018
NoC for memory,flow control,Directed,1,2018
approximate NoC,topology,Directed,1,2017
approximate NoC,flow control,Directed,1,2017
emerge technology,topology,Directed,1,2017
emerge technology,flow control,Directed,1,2017
Reliability,topology,Directed,1,2017
Reliability,flow control,Directed,1,2017
power/thermal management,Emulation and Simulation/Simulator,Directed,1,2016
power/thermal management,router design,Directed,1,2016
power/thermal management,NoC for memory,Directed,1,2016
power/thermal management,flow control,Directed,1,2016
power/thermal management,power/thermal management,Directed,1,2016
power/thermal management,Emulation and Simulation/Simulator,Directed,1,2016
power/thermal management,flow control,Directed,1,2016
power/thermal management,router design,Directed,1,2016
power/thermal management,power/thermal management,Directed,1,2016
power/thermal management,modeling,Directed,1,2016
power/thermal management,router design,Directed,1,2016
power/thermal management,power/thermal management,Directed,1,2016
topology,topology,Directed,1,2013
topology,Emulation and Simulation/Simulator,Directed,1,2013
topology,topology,Directed,1,2013
topology,emerge technology,Directed,1,2013
topology,topology,Directed,1,2013
topology,topology,Directed,1,2013
topology,mapping,Directed,1,2013
topology,QoS,Directed,1,2013
topology,area,Directed,1,2013
topology,power consumption,Directed,1,2013
topology,topology,Directed,1,2013
topology,topology,Directed,1,2013
topology,emerge technology,Directed,1,2013
topology,QoS,Directed,1,2013
topology,flow control,Directed,1,2013
topology,router design,Directed,1,2013
topology,power/thermal management,Directed,1,2013
topology,router design,Directed,1,2013
topology,router design,Directed,1,2013
topology,modeling,Directed,1,2013
topology,router design,Directed,1,2013
topology,topology,Directed,1,2013
topology,topology,Directed,1,2013
topology,NoC for manycore,Directed,1,2013
NoC for accelerator,security,Directed,1,2015
NoC for accelerator,security,Directed,1,2015
NoC for accelerator,modeling,Directed,1,2015
NoC for accelerator,Emulation and Simulation/Simulator,Directed,1,2015
NoC for accelerator,NoC for memory,Directed,1,2015
router design,power/thermal management,Directed,1,2020
flow control,power/thermal management,Directed,1,2020
router design,NoC for memory,Directed,1,2020
router design,topology,Directed,1,2020
router design,router design,Directed,1,2020
flow control,NoC for memory,Directed,1,2020
flow control,topology,Directed,1,2020
flow control,router design,Directed,1,2020
router design,Emulation and Simulation/Simulator,Directed,1,2020
router design,router design,Directed,1,2020
router design,NoC for memory,Directed,1,2020
router design,flow control,Directed,1,2020
flow control,Emulation and Simulation/Simulator,Directed,1,2020
flow control,router design,Directed,1,2020
flow control,NoC for memory,Directed,1,2020
flow control,flow control,Directed,1,2020
router design,modeling,Directed,1,2020
flow control,modeling,Directed,1,2020
router design,modeling,Directed,1,2020
router design,Emulation and Simulation/Simulator,Directed,1,2020
router design,NoC for memory,Directed,1,2020
flow control,modeling,Directed,1,2020
flow control,Emulation and Simulation/Simulator,Directed,1,2020
flow control,NoC for memory,Directed,1,2020
router design,Link,Directed,1,2020
router design,adaptive,Directed,1,2020
router design,Routing,Directed,1,2020
router design,flow control,Directed,1,2020
router design,flow control,Directed,1,2020
router design,Routing,Directed,1,2020
flow control,Link,Directed,1,2020
flow control,adaptive,Directed,1,2020
flow control,Routing,Directed,1,2020
flow control,flow control,Directed,1,2020
flow control,flow control,Directed,1,2020
flow control,Routing,Directed,1,2020
router design,virtual cut-through,Directed,1,2020
router design,flow control,Directed,1,2020
flow control,virtual cut-through,Directed,1,2020
flow control,flow control,Directed,1,2020
router design,Link,Directed,1,2020
router design,reconfiguration,Directed,1,2020
flow control,Link,Directed,1,2020
flow control,reconfiguration,Directed,1,2020
router design,emerge technology,Directed,1,2020
router design,reconfiguration,Directed,1,2020
flow control,emerge technology,Directed,1,2020
flow control,reconfiguration,Directed,1,2020
emerge technology,NoC for SiP,Directed,1,2020
emerge technology,NoC for SiP,Directed,1,2020
emerge technology,emerge technology,Directed,1,2020
emerge technology,topology,Directed,1,2020
emerge technology,Routing,Directed,1,2020
emerge technology,power consumption,Directed,1,2020
emerge technology,flow control,Directed,1,2020
emerge technology,performance,Directed,1,2020
topology,emerge technology,Directed,1,2014
topology,topology,Directed,1,2014
emerge technology,emerge technology,Directed,1,2014
emerge technology,topology,Directed,1,2014
router design,emerge technology,Directed,1,2014
router design,topology,Directed,1,2014
flow control,emerge technology,Directed,1,2014
flow control,topology,Directed,1,2014
topology,flow control,Directed,1,2014
topology,deadlock,Directed,1,2014
emerge technology,flow control,Directed,1,2014
emerge technology,deadlock,Directed,1,2014
router design,flow control,Directed,1,2014
router design,deadlock,Directed,1,2014
flow control,flow control,Directed,1,2014
flow control,deadlock,Directed,1,2014
topology,topology,Directed,1,2014
emerge technology,topology,Directed,1,2014
router design,topology,Directed,1,2014
flow control,topology,Directed,1,2014
topology,mapping,Directed,1,2014
topology,QoS,Directed,1,2014
topology,area,Directed,1,2014
topology,power consumption,Directed,1,2014
topology,topology,Directed,1,2014
emerge technology,mapping,Directed,1,2014
emerge technology,QoS,Directed,1,2014
emerge technology,area,Directed,1,2014
emerge technology,power consumption,Directed,1,2014
emerge technology,topology,Directed,1,2014
router design,mapping,Directed,1,2014
router design,QoS,Directed,1,2014
router design,area,Directed,1,2014
router design,power consumption,Directed,1,2014
router design,topology,Directed,1,2014
flow control,mapping,Directed,1,2014
flow control,QoS,Directed,1,2014
flow control,area,Directed,1,2014
flow control,power consumption,Directed,1,2014
flow control,topology,Directed,1,2014
topology,Emulation and Simulation/Simulator,Directed,1,2014
topology,topology,Directed,1,2014
topology,Routing,Directed,1,2014
topology,flow control,Directed,1,2014
topology,router design,Directed,1,2014
emerge technology,Emulation and Simulation/Simulator,Directed,1,2014
emerge technology,topology,Directed,1,2014
emerge technology,Routing,Directed,1,2014
emerge technology,flow control,Directed,1,2014
emerge technology,router design,Directed,1,2014
router design,Emulation and Simulation/Simulator,Directed,1,2014
router design,topology,Directed,1,2014
router design,Routing,Directed,1,2014
router design,flow control,Directed,1,2014
router design,router design,Directed,1,2014
flow control,Emulation and Simulation/Simulator,Directed,1,2014
flow control,topology,Directed,1,2014
flow control,Routing,Directed,1,2014
flow control,flow control,Directed,1,2014
flow control,router design,Directed,1,2014
topology,Routing,Directed,1,2014
topology,router design,Directed,1,2014
topology,flow control,Directed,1,2014
emerge technology,Routing,Directed,1,2014
emerge technology,router design,Directed,1,2014
emerge technology,flow control,Directed,1,2014
router design,Routing,Directed,1,2014
router design,router design,Directed,1,2014
router design,flow control,Directed,1,2014
flow control,Routing,Directed,1,2014
flow control,router design,Directed,1,2014
flow control,flow control,Directed,1,2014
topology,flow control,Directed,1,2014
emerge technology,flow control,Directed,1,2014
router design,flow control,Directed,1,2014
flow control,flow control,Directed,1,2014
topology,topology,Directed,1,2014
emerge technology,topology,Directed,1,2014
router design,topology,Directed,1,2014
flow control,topology,Directed,1,2014
topology,QoS,Directed,1,2014
topology,flow control,Directed,1,2014
topology,router design,Directed,1,2014
emerge technology,QoS,Directed,1,2014
emerge technology,flow control,Directed,1,2014
emerge technology,router design,Directed,1,2014
router design,QoS,Directed,1,2014
router design,flow control,Directed,1,2014
router design,router design,Directed,1,2014
flow control,QoS,Directed,1,2014
flow control,flow control,Directed,1,2014
flow control,router design,Directed,1,2014
topology,Routing,Directed,1,2014
topology,router design,Directed,1,2014
topology,deadlock,Directed,1,2014
emerge technology,Routing,Directed,1,2014
emerge technology,router design,Directed,1,2014
emerge technology,deadlock,Directed,1,2014
router design,Routing,Directed,1,2014
router design,router design,Directed,1,2014
router design,deadlock,Directed,1,2014
flow control,Routing,Directed,1,2014
flow control,router design,Directed,1,2014
flow control,deadlock,Directed,1,2014
topology,Bufferless,Directed,1,2014
emerge technology,Bufferless,Directed,1,2014
router design,Bufferless,Directed,1,2014
flow control,Bufferless,Directed,1,2014
topology,emerge technology,Directed,1,2014
emerge technology,emerge technology,Directed,1,2014
router design,emerge technology,Directed,1,2014
flow control,emerge technology,Directed,1,2014
topology,router design,Directed,1,2014
topology,emerge technology,Directed,1,2014
emerge technology,router design,Directed,1,2014
emerge technology,emerge technology,Directed,1,2014
router design,router design,Directed,1,2014
router design,emerge technology,Directed,1,2014
flow control,router design,Directed,1,2014
flow control,emerge technology,Directed,1,2014
topology,flow control,Directed,1,2014
topology,flow control,Directed,1,2014
emerge technology,flow control,Directed,1,2014
emerge technology,flow control,Directed,1,2014
router design,flow control,Directed,1,2014
router design,flow control,Directed,1,2014
flow control,flow control,Directed,1,2014
flow control,flow control,Directed,1,2014
emerge technology,power/thermal management,Directed,1,2015
topology,power/thermal management,Directed,1,2015
NoC for memory,reconfiguration,Directed,1,2018
flow control,reconfiguration,Directed,1,2018
NoC for memory,Link,Directed,1,2018
flow control,Link,Directed,1,2018
NoC for memory,emerge technology,Directed,1,2018
NoC for memory,Emulation and Simulation/Simulator,Directed,1,2018
flow control,emerge technology,Directed,1,2018
flow control,Emulation and Simulation/Simulator,Directed,1,2018
NoC for memory,Emulation and Simulation/Simulator,Directed,1,2018
NoC for memory,topology,Directed,1,2018
NoC for memory,Routing,Directed,1,2018
NoC for memory,flow control,Directed,1,2018
NoC for memory,router design,Directed,1,2018
flow control,Emulation and Simulation/Simulator,Directed,1,2018
flow control,topology,Directed,1,2018
flow control,Routing,Directed,1,2018
flow control,flow control,Directed,1,2018
flow control,router design,Directed,1,2018
NoC for memory,emerge technology,Directed,1,2018
flow control,emerge technology,Directed,1,2018
NoC for memory,topology,Directed,1,2018
NoC for memory,NoC for memory,Directed,1,2018
flow control,topology,Directed,1,2018
flow control,NoC for memory,Directed,1,2018
NoC for memory,topology,Directed,1,2018
flow control,topology,Directed,1,2018
NoC for memory,reconfiguration,Directed,1,2018
NoC for memory,mapping,Directed,1,2018
flow control,reconfiguration,Directed,1,2018
flow control,mapping,Directed,1,2018
NoC for memory,reconfiguration,Directed,1,2018
NoC for memory,topology,Directed,1,2018
flow control,reconfiguration,Directed,1,2018
flow control,topology,Directed,1,2018
NoC for memory,flow control,Directed,1,2018
NoC for memory,Routing,Directed,1,2018
flow control,flow control,Directed,1,2018
flow control,Routing,Directed,1,2018
NoC for memory,Routing,Directed,1,2018
NoC for memory,performance,Directed,1,2018
NoC for memory,flow control,Directed,1,2018
flow control,Routing,Directed,1,2018
flow control,performance,Directed,1,2018
flow control,flow control,Directed,1,2018
NoC for memory,Routing,Directed,1,2018
NoC for memory,reconfiguration,Directed,1,2018
NoC for memory,deadlock,Directed,1,2018
flow control,Routing,Directed,1,2018
flow control,reconfiguration,Directed,1,2018
flow control,deadlock,Directed,1,2018
NoC for memory,deadlock,Directed,1,2018
NoC for memory,Routing,Directed,1,2018
flow control,deadlock,Directed,1,2018
flow control,Routing,Directed,1,2018
NoC for memory,QoS,Directed,1,2018
NoC for memory,flow control,Directed,1,2018
NoC for memory,router design,Directed,1,2018
flow control,QoS,Directed,1,2018
flow control,flow control,Directed,1,2018
flow control,router design,Directed,1,2018
NoC for memory,flow control,Directed,1,2018
flow control,flow control,Directed,1,2018
NoC for memory,flow control,Directed,1,2018
flow control,flow control,Directed,1,2018
NoC for memory,router design,Directed,1,2018
NoC for memory,flow control,Directed,1,2018
flow control,router design,Directed,1,2018
flow control,flow control,Directed,1,2018
NoC for memory,compression,Directed,1,2018
flow control,compression,Directed,1,2018
NoC for memory,mapping,Directed,1,2018
flow control,mapping,Directed,1,2018
NoC for memory,router design,Directed,1,2018
flow control,router design,Directed,1,2018
NoC for memory,topology,Directed,1,2018
NoC for memory,router design,Directed,1,2018
flow control,topology,Directed,1,2018
flow control,router design,Directed,1,2018
NoC for memory,flow control,Directed,1,2018
flow control,flow control,Directed,1,2018
NoC for memory,Routing,Directed,1,2018
NoC for memory,power consumption,Directed,1,2018
NoC for memory,flow control,Directed,1,2018
NoC for memory,performance,Directed,1,2018
flow control,Routing,Directed,1,2018
flow control,power consumption,Directed,1,2018
flow control,flow control,Directed,1,2018
flow control,performance,Directed,1,2018
NoC for memory,Routing,Directed,1,2018
NoC for memory,flow control,Directed,1,2018
flow control,Routing,Directed,1,2018
flow control,flow control,Directed,1,2018
NoC for memory,NoC for architecture,Directed,1,2018
flow control,NoC for architecture,Directed,1,2018
deadlock,NoC for manycore,Directed,1,2017
mapping,NoC for manycore,Directed,1,2017
Routing,NoC for manycore,Directed,1,2017
topology,NoC for manycore,Directed,1,2017
deadlock,topology,Directed,1,2017
deadlock,NoC for manycore,Directed,1,2017
mapping,topology,Directed,1,2017
mapping,NoC for manycore,Directed,1,2017
Routing,topology,Directed,1,2017
Routing,NoC for manycore,Directed,1,2017
topology,topology,Directed,1,2017
topology,NoC for manycore,Directed,1,2017
deadlock,reconfiguration,Directed,1,2017
deadlock,Routing,Directed,1,2017
mapping,reconfiguration,Directed,1,2017
mapping,Routing,Directed,1,2017
Routing,reconfiguration,Directed,1,2017
Routing,Routing,Directed,1,2017
topology,reconfiguration,Directed,1,2017
topology,Routing,Directed,1,2017
deadlock,Reliability,Directed,1,2017
deadlock,Routing,Directed,1,2017
mapping,Reliability,Directed,1,2017
mapping,Routing,Directed,1,2017
Routing,Reliability,Directed,1,2017
Routing,Routing,Directed,1,2017
topology,Reliability,Directed,1,2017
topology,Routing,Directed,1,2017
deadlock,reconfiguration,Directed,1,2017
deadlock,Routing,Directed,1,2017
mapping,reconfiguration,Directed,1,2017
mapping,Routing,Directed,1,2017
Routing,reconfiguration,Directed,1,2017
Routing,Routing,Directed,1,2017
topology,reconfiguration,Directed,1,2017
topology,Routing,Directed,1,2017
deadlock,reconfiguration,Directed,1,2017
mapping,reconfiguration,Directed,1,2017
Routing,reconfiguration,Directed,1,2017
topology,reconfiguration,Directed,1,2017
deadlock,reconfiguration,Directed,1,2017
mapping,reconfiguration,Directed,1,2017
Routing,reconfiguration,Directed,1,2017
topology,reconfiguration,Directed,1,2017
deadlock,Design space Exploration,Directed,1,2017
mapping,Design space Exploration,Directed,1,2017
Routing,Design space Exploration,Directed,1,2017
topology,Design space Exploration,Directed,1,2017
deadlock,Reliability,Directed,1,2017
mapping,Reliability,Directed,1,2017
Routing,Reliability,Directed,1,2017
topology,Reliability,Directed,1,2017
deadlock,deadlock,Directed,1,2017
deadlock,Routing,Directed,1,2017
mapping,deadlock,Directed,1,2017
mapping,Routing,Directed,1,2017
Routing,deadlock,Directed,1,2017
Routing,Routing,Directed,1,2017
topology,deadlock,Directed,1,2017
topology,Routing,Directed,1,2017
deadlock,Deadlock,Directed,1,2017
mapping,Deadlock,Directed,1,2017
Routing,Deadlock,Directed,1,2017
topology,Deadlock,Directed,1,2017
deadlock,Routing,Directed,1,2017
deadlock,reconfiguration,Directed,1,2017
mapping,Routing,Directed,1,2017
mapping,reconfiguration,Directed,1,2017
Routing,Routing,Directed,1,2017
Routing,reconfiguration,Directed,1,2017
topology,Routing,Directed,1,2017
topology,reconfiguration,Directed,1,2017
deadlock,Routing,Directed,1,2017
deadlock,Reliability,Directed,1,2017
mapping,Routing,Directed,1,2017
mapping,Reliability,Directed,1,2017
Routing,Routing,Directed,1,2017
Routing,Reliability,Directed,1,2017
topology,Routing,Directed,1,2017
topology,Reliability,Directed,1,2017
deadlock,reconfiguration,Directed,1,2017
deadlock,power consumption,Directed,1,2017
deadlock,performance,Directed,1,2017
deadlock,flow control,Directed,1,2017
mapping,reconfiguration,Directed,1,2017
mapping,power consumption,Directed,1,2017
mapping,performance,Directed,1,2017
mapping,flow control,Directed,1,2017
Routing,reconfiguration,Directed,1,2017
Routing,power consumption,Directed,1,2017
Routing,performance,Directed,1,2017
Routing,flow control,Directed,1,2017
topology,reconfiguration,Directed,1,2017
topology,power consumption,Directed,1,2017
topology,performance,Directed,1,2017
topology,flow control,Directed,1,2017
deadlock,emerge technology,Directed,1,2017
deadlock,Emulation and Simulation/Simulator,Directed,1,2017
mapping,emerge technology,Directed,1,2017
mapping,Emulation and Simulation/Simulator,Directed,1,2017
Routing,emerge technology,Directed,1,2017
Routing,Emulation and Simulation/Simulator,Directed,1,2017
topology,emerge technology,Directed,1,2017
topology,Emulation and Simulation/Simulator,Directed,1,2017
deadlock,NoC for manycore,Directed,1,2017
mapping,NoC for manycore,Directed,1,2017
Routing,NoC for manycore,Directed,1,2017
topology,NoC for manycore,Directed,1,2017
deadlock,Emulation and Simulation/Simulator,Directed,1,2017
deadlock,router design,Directed,1,2017
deadlock,NoC for memory,Directed,1,2017
deadlock,flow control,Directed,1,2017
mapping,Emulation and Simulation/Simulator,Directed,1,2017
mapping,router design,Directed,1,2017
mapping,NoC for memory,Directed,1,2017
mapping,flow control,Directed,1,2017
Routing,Emulation and Simulation/Simulator,Directed,1,2017
Routing,router design,Directed,1,2017
Routing,NoC for memory,Directed,1,2017
Routing,flow control,Directed,1,2017
topology,Emulation and Simulation/Simulator,Directed,1,2017
topology,router design,Directed,1,2017
topology,NoC for memory,Directed,1,2017
topology,flow control,Directed,1,2017
emerge technology,emerge technology,Directed,1,2017
emerge technology,topology,Directed,1,2017
NoC for SiP,emerge technology,Directed,1,2017
NoC for SiP,topology,Directed,1,2017
emerge technology,emerge technology,Directed,1,2017
NoC for SiP,emerge technology,Directed,1,2017
emerge technology,emerge technology,Directed,1,2017
NoC for SiP,emerge technology,Directed,1,2017
emerge technology,modeling,Directed,1,2017
emerge technology,Emulation and Simulation/Simulator,Directed,1,2017
emerge technology,NoC for memory,Directed,1,2017
NoC for SiP,modeling,Directed,1,2017
NoC for SiP,Emulation and Simulation/Simulator,Directed,1,2017
NoC for SiP,NoC for memory,Directed,1,2017
emerge technology,emerge technology,Directed,1,2017
NoC for SiP,emerge technology,Directed,1,2017
emerge technology,emerge technology,Directed,1,2017
emerge technology,NoC for memory,Directed,1,2017
NoC for SiP,emerge technology,Directed,1,2017
NoC for SiP,NoC for memory,Directed,1,2017
emerge technology,topology,Directed,1,2017
NoC for SiP,topology,Directed,1,2017
router design,modeling,Directed,1,2020
mapping,modeling,Directed,1,2020
router design,modeling,Directed,1,2020
router design,Emulation and Simulation/Simulator,Directed,1,2020
router design,NoC for memory,Directed,1,2020
mapping,modeling,Directed,1,2020
mapping,Emulation and Simulation/Simulator,Directed,1,2020
mapping,NoC for memory,Directed,1,2020
router design,NoC for manycore,Directed,1,2020
mapping,NoC for manycore,Directed,1,2020
router design,NoC for architecture,Directed,1,2020
mapping,NoC for architecture,Directed,1,2020
router design,NoC for different applications,Directed,1,2020
mapping,NoC for different applications,Directed,1,2020
router design,Reliability,Directed,1,2020
router design,router design,Directed,1,2020
mapping,Reliability,Directed,1,2020
mapping,router design,Directed,1,2020
router design,power/thermal management,Directed,1,2020
mapping,power/thermal management,Directed,1,2020
router design,Routing,Directed,1,2020
router design,NoC for SiP,Directed,1,2020
router design,deadlock,Directed,1,2020
mapping,Routing,Directed,1,2020
mapping,NoC for SiP,Directed,1,2020
mapping,deadlock,Directed,1,2020
Routing,flow control,Directed,1,2015
Routing,Routing,Directed,1,2015
flow control,flow control,Directed,1,2015
flow control,Routing,Directed,1,2015
topology,flow control,Directed,1,2015
topology,Routing,Directed,1,2015
Routing,Routing,Directed,1,2015
flow control,Routing,Directed,1,2015
topology,Routing,Directed,1,2015
Routing,Emulation and Simulation/Simulator,Directed,1,2015
Routing,topology,Directed,1,2015
Routing,Routing,Directed,1,2015
Routing,flow control,Directed,1,2015
Routing,router design,Directed,1,2015
flow control,Emulation and Simulation/Simulator,Directed,1,2015
flow control,topology,Directed,1,2015
flow control,Routing,Directed,1,2015
flow control,flow control,Directed,1,2015
flow control,router design,Directed,1,2015
topology,Emulation and Simulation/Simulator,Directed,1,2015
topology,topology,Directed,1,2015
topology,Routing,Directed,1,2015
topology,flow control,Directed,1,2015
topology,router design,Directed,1,2015
Routing,topology,Directed,1,2015
flow control,topology,Directed,1,2015
topology,topology,Directed,1,2015
Routing,topology,Directed,1,2015
Routing,router design,Directed,1,2015
flow control,topology,Directed,1,2015
flow control,router design,Directed,1,2015
topology,topology,Directed,1,2015
topology,router design,Directed,1,2015
Routing,Routing,Directed,1,2015
Routing,deadlock,Directed,1,2015
flow control,Routing,Directed,1,2015
flow control,deadlock,Directed,1,2015
topology,Routing,Directed,1,2015
topology,deadlock,Directed,1,2015
Routing,flow control,Directed,1,2015
Routing,Routing,Directed,1,2015
flow control,flow control,Directed,1,2015
flow control,Routing,Directed,1,2015
topology,flow control,Directed,1,2015
topology,Routing,Directed,1,2015
NoC for SiP,router design,Directed,1,2020
NoC for SiP,NoC for memory,Directed,1,2020
NoC for SiP,NoC for GPU,Directed,1,2020
NoC for SiP,router design,Directed,1,2020
NoC for SiP,NoC for GPU,Directed,1,2020
NoC for SiP,Routing,Directed,1,2020
NoC for SiP,flow control,Directed,1,2020
NoC for SiP,performance,Directed,1,2020
NoC for SiP,NoC for memory,Directed,1,2020
NoC for SiP,Emulation and Simulation/Simulator,Directed,1,2020
NoC for SiP,topology,Directed,1,2020
NoC for SiP,Routing,Directed,1,2020
NoC for SiP,flow control,Directed,1,2020
NoC for SiP,router design,Directed,1,2020
NoC for SiP,emerge technology,Directed,1,2020
NoC for SiP,Emulation and Simulation/Simulator,Directed,1,2020
NoC for SiP,Routing,Directed,1,2020
NoC for SiP,NoC for SiP,Directed,1,2020
NoC for SiP,deadlock,Directed,1,2020
NoC for SiP,topology,Directed,1,2020
topology,topology,Directed,1,2015
topology,router design,Directed,1,2015
flow control,topology,Directed,1,2015
flow control,router design,Directed,1,2015
topology,Bufferless,Directed,1,2015
flow control,Bufferless,Directed,1,2015
topology,Routing,Directed,1,2015
topology,power consumption,Directed,1,2015
topology,flow control,Directed,1,2015
topology,performance,Directed,1,2015
flow control,Routing,Directed,1,2015
flow control,power consumption,Directed,1,2015
flow control,flow control,Directed,1,2015
flow control,performance,Directed,1,2015
topology,NoC for manycore,Directed,1,2015
flow control,NoC for manycore,Directed,1,2015
deadlock,deadlock,Directed,1,2020
deadlock,Routing,Directed,1,2020
deadlock,deadlock,Directed,1,2020
deadlock,mapping,Directed,1,2020
deadlock,Routing,Directed,1,2020
deadlock,topology,Directed,1,2020
deadlock,Routing,Directed,1,2020
deadlock,router design,Directed,1,2020
deadlock,deadlock,Directed,1,2020
deadlock,Routing,Directed,1,2020
deadlock,NoC for SiP,Directed,1,2020
deadlock,deadlock,Directed,1,2020
deadlock,topology,Directed,1,2020
deadlock,Reliability,Directed,1,2020
deadlock,reconfiguration,Directed,1,2020
deadlock,Routing,Directed,1,2020
deadlock,Routing,Directed,1,2020
deadlock,router design,Directed,1,2020
deadlock,Routing,Directed,1,2020
deadlock,power consumption,Directed,1,2020
deadlock,flow control,Directed,1,2020
deadlock,performance,Directed,1,2020
deadlock,flow control,Directed,1,2020
deadlock,deadlock,Directed,1,2020
deadlock,Emulation and Simulation/Simulator,Directed,1,2020
deadlock,router design,Directed,1,2020
deadlock,NoC for memory,Directed,1,2020
deadlock,flow control,Directed,1,2020
deadlock,emerge technology,Directed,1,2020
deadlock,Emulation and Simulation/Simulator,Directed,1,2020
deadlock,deadlock,Directed,1,2020
deadlock,flow control,Directed,1,2020
deadlock,router design,Directed,1,2020
deadlock,deadlock,Directed,1,2020
deadlock,reconfiguration,Directed,1,2020
deadlock,Routing,Directed,1,2020
deadlock,reconfiguration,Directed,1,2020
deadlock,Routing,Directed,1,2020
Routing,emerge technology,Directed,1,2012
Routing,topology,Directed,1,2012
router design,emerge technology,Directed,1,2012
router design,topology,Directed,1,2012
deadlock,emerge technology,Directed,1,2012
deadlock,topology,Directed,1,2012
Routing,compression,Directed,1,2012
router design,compression,Directed,1,2012
deadlock,compression,Directed,1,2012
Routing,flow control,Directed,1,2012
Routing,deadlock,Directed,1,2012
router design,flow control,Directed,1,2012
router design,deadlock,Directed,1,2012
deadlock,flow control,Directed,1,2012
deadlock,deadlock,Directed,1,2012
Routing,Routing,Directed,1,2012
Routing,reconfiguration,Directed,1,2012
Routing,deadlock,Directed,1,2012
router design,Routing,Directed,1,2012
router design,reconfiguration,Directed,1,2012
router design,deadlock,Directed,1,2012
deadlock,Routing,Directed,1,2012
deadlock,reconfiguration,Directed,1,2012
deadlock,deadlock,Directed,1,2012
Routing,flow control,Directed,1,2012
Routing,Routing,Directed,1,2012
router design,flow control,Directed,1,2012
router design,Routing,Directed,1,2012
deadlock,flow control,Directed,1,2012
deadlock,Routing,Directed,1,2012
Routing,NoC for manycore,Directed,1,2012
router design,NoC for manycore,Directed,1,2012
deadlock,NoC for manycore,Directed,1,2012
Routing,Routing,Directed,1,2012
Routing,flow control,Directed,1,2012
router design,Routing,Directed,1,2012
router design,flow control,Directed,1,2012
deadlock,Routing,Directed,1,2012
deadlock,flow control,Directed,1,2012
Routing,Routing,Directed,1,2012
router design,Routing,Directed,1,2012
deadlock,Routing,Directed,1,2012
Routing,router design,Directed,1,2012
Routing,Routing,Directed,1,2012
router design,router design,Directed,1,2012
router design,Routing,Directed,1,2012
deadlock,router design,Directed,1,2012
deadlock,Routing,Directed,1,2012
Routing,Routing,Directed,1,2012
Routing,deadlock,Directed,1,2012
router design,Routing,Directed,1,2012
router design,deadlock,Directed,1,2012
deadlock,Routing,Directed,1,2012
deadlock,deadlock,Directed,1,2012
Routing,Routing,Directed,1,2012
Routing,performance,Directed,1,2012
Routing,flow control,Directed,1,2012
router design,Routing,Directed,1,2012
router design,performance,Directed,1,2012
router design,flow control,Directed,1,2012
deadlock,Routing,Directed,1,2012
deadlock,performance,Directed,1,2012
deadlock,flow control,Directed,1,2012
Routing,router design,Directed,1,2012
router design,router design,Directed,1,2012
deadlock,router design,Directed,1,2012
Routing,router design,Directed,1,2012
Routing,flow control,Directed,1,2012
router design,router design,Directed,1,2012
router design,flow control,Directed,1,2012
deadlock,router design,Directed,1,2012
deadlock,flow control,Directed,1,2012
Routing,emerge technology,Directed,1,2012
Routing,mapping,Directed,1,2012
router design,emerge technology,Directed,1,2012
router design,mapping,Directed,1,2012
deadlock,emerge technology,Directed,1,2012
deadlock,mapping,Directed,1,2012
Routing,modeling,Directed,1,2012
Routing,router design,Directed,1,2012
router design,modeling,Directed,1,2012
router design,router design,Directed,1,2012
deadlock,modeling,Directed,1,2012
deadlock,router design,Directed,1,2012
Routing,topology,Directed,1,2012
Routing,NoC for manycore,Directed,1,2012
router design,topology,Directed,1,2012
router design,NoC for manycore,Directed,1,2012
deadlock,topology,Directed,1,2012
deadlock,NoC for manycore,Directed,1,2012
QoS,Emulation and Simulation/Simulator,Directed,1,2013
QoS,router design,Directed,1,2013
QoS,NoC for memory,Directed,1,2013
QoS,flow control,Directed,1,2013
router design,Emulation and Simulation/Simulator,Directed,1,2013
router design,router design,Directed,1,2013
router design,NoC for memory,Directed,1,2013
router design,flow control,Directed,1,2013
QoS,Emulation and Simulation/Simulator,Directed,1,2013
router design,Emulation and Simulation/Simulator,Directed,1,2013
QoS,topology,Directed,1,2013
QoS,router design,Directed,1,2013
router design,topology,Directed,1,2013
router design,router design,Directed,1,2013
QoS,emerge technology,Directed,1,2013
router design,emerge technology,Directed,1,2013
QoS,router design,Directed,1,2013
router design,router design,Directed,1,2013
QoS,modeling,Directed,1,2013
QoS,router design,Directed,1,2013
router design,modeling,Directed,1,2013
router design,router design,Directed,1,2013
QoS,router design,Directed,1,2013
QoS,topology,Directed,1,2013
router design,router design,Directed,1,2013
router design,topology,Directed,1,2013
emerge technology,Reliability,Directed,1,2017
emerge technology,flow control,Directed,1,2017
emerge technology,topology,Directed,1,2017
emerge technology,modeling,Directed,1,2017
emerge technology,emerge technology,Directed,1,2017
emerge technology,emerge technology,Directed,1,2017
emerge technology,Emulation and Simulation/Simulator,Directed,1,2017
emerge technology,emerge technology,Directed,1,2017
emerge technology,emerge technology,Directed,1,2017
emerge technology,topology,Directed,1,2017
emerge technology,Routing,Directed,1,2017
emerge technology,deadlock,Directed,1,2017
emerge technology,Emulation and Simulation/Simulator,Directed,1,2017
emerge technology,emerge technology,Directed,1,2017
emerge technology,topology,Directed,1,2017
emerge technology,emerge technology,Directed,1,2017
emerge technology,NoC for memory,Directed,1,2017
emerge technology,Emulation and Simulation/Simulator,Directed,1,2017
emerge technology,temperature,Directed,1,2017
emerge technology,emerge technology,Directed,1,2017
emerge technology,emerge technology,Directed,1,2017
emerge technology,emerge technology,Directed,1,2017
emerge technology,topology,Directed,1,2017
emerge technology,emerge technology,Directed,1,2017
emerge technology,topology,Directed,1,2017
emerge technology,emerge technology,Directed,1,2017
emerge technology,router design,Directed,1,2017
emerge technology,emerge technology,Directed,1,2017
emerge technology,topology,Directed,1,2017
emerge technology,flow control,Directed,1,2017
emerge technology,topology,Directed,1,2017
Routing,flow control,Directed,1,2012
NoC for memory,flow control,Directed,1,2012
Routing,NoC for memory,Directed,1,2012
NoC for memory,NoC for memory,Directed,1,2012
Routing,Routing,Directed,1,2012
Routing,router design,Directed,1,2012
NoC for memory,Routing,Directed,1,2012
NoC for memory,router design,Directed,1,2012
Routing,flow control,Directed,1,2012
Routing,Routing,Directed,1,2012
NoC for memory,flow control,Directed,1,2012
NoC for memory,Routing,Directed,1,2012
Routing,Design space Exploration,Directed,1,2012
Routing,Process Variation,Directed,1,2012
Routing,temperature,Directed,1,2012
Routing,Design space Exploration,Directed,1,2012
Routing,Process Variation,Directed,1,2012
NoC for memory,Design space Exploration,Directed,1,2012
NoC for memory,Process Variation,Directed,1,2012
NoC for memory,temperature,Directed,1,2012
NoC for memory,Design space Exploration,Directed,1,2012
NoC for memory,Process Variation,Directed,1,2012
Routing,router design,Directed,1,2012
Routing,Routing,Directed,1,2012
NoC for memory,router design,Directed,1,2012
NoC for memory,Routing,Directed,1,2012
Routing,Routing,Directed,1,2012
Routing,performance,Directed,1,2012
Routing,flow control,Directed,1,2012
NoC for memory,Routing,Directed,1,2012
NoC for memory,performance,Directed,1,2012
NoC for memory,flow control,Directed,1,2012
Routing,Bufferless,Directed,1,2012
NoC for memory,Bufferless,Directed,1,2012
Routing,mapping,Directed,1,2012
NoC for memory,mapping,Directed,1,2012
Routing,emerge technology,Directed,1,2012
NoC for memory,emerge technology,Directed,1,2012
Routing,modeling,Directed,1,2012
Routing,router design,Directed,1,2012
NoC for memory,modeling,Directed,1,2012
NoC for memory,router design,Directed,1,2012
Routing,Routing,Directed,1,2012
Routing,multicast,Directed,1,2012
NoC for memory,Routing,Directed,1,2012
NoC for memory,multicast,Directed,1,2012
reconfiguration,reconfiguration,Directed,1,2013
reconfiguration,Routing,Directed,1,2013
reconfiguration,Emulation and Simulation/Simulator,Directed,1,2013
reconfiguration,router design,Directed,1,2013
reconfiguration,NoC for memory,Directed,1,2013
reconfiguration,flow control,Directed,1,2013
reconfiguration,modeling,Directed,1,2013
reconfiguration,mapping,Directed,1,2013
reconfiguration,router designs,Directed,1,2013
reconfiguration,power/thermal management,Directed,1,2013
reconfiguration,mapping,Directed,1,2013
reconfiguration,Routing,Directed,1,2013
reconfiguration,power consumption,Directed,1,2013
reconfiguration,flow control,Directed,1,2013
reconfiguration,performance,Directed,1,2013
Emulation and Simulation/Simulator,topology,Directed,1,2010
Emulation and Simulation/Simulator,NoC for manycore,Directed,1,2010
compression,emerge technology,Directed,1,2008
compression,router design,Directed,1,2008
compression,router design,Directed,1,2008
compression,NoC for manycore,Directed,1,2008
compression,Reliability,Directed,1,2008
compression,modeling,Directed,1,2008
compression,router design,Directed,1,2008
compression,router design,Directed,1,2008
compression,topology,Directed,1,2008
topology,NoC for manycore,Directed,1,2009
Link,NoC for manycore,Directed,1,2009
topology,router design,Directed,1,2009
topology,Routing,Directed,1,2009
Link,router design,Directed,1,2009
Link,Routing,Directed,1,2009
topology,topology,Directed,1,2009
topology,router design,Directed,1,2009
Link,topology,Directed,1,2009
Link,router design,Directed,1,2009
topology,emerge technology,Directed,1,2009
Link,emerge technology,Directed,1,2009
topology,router design,Directed,1,2009
Link,router design,Directed,1,2009
topology,mapping,Directed,1,2009
topology,topology,Directed,1,2009
Link,mapping,Directed,1,2009
Link,topology,Directed,1,2009
router design,modeling,Directed,1,2018
router design,modeling,Directed,1,2018
router design,Emulation and Simulation/Simulator,Directed,1,2018
router design,NoC for memory,Directed,1,2018
router design,flow control,Directed,1,2018
router design,deadlock,Directed,1,2018
router design,flow control,Directed,1,2018
router design,router design,Directed,1,2018
router design,NoC for manycore,Directed,1,2018
router design,topology,Directed,1,2018
router design,Routing,Directed,1,2018
router design,router design,Directed,1,2018
router design,Emulation and Simulation/Simulator,Directed,1,2018
router design,topology,Directed,1,2018
router design,Routing,Directed,1,2018
router design,flow control,Directed,1,2018
router design,router design,Directed,1,2018
router design,topology,Directed,1,2018
router design,Link,Directed,1,2018
router design,power consumption,Directed,1,2018
router design,area,Directed,1,2018
router design,flow control,Directed,1,2018
router design,router design,Directed,1,2018
router design,flow control,Directed,1,2018
router design,topology,Directed,1,2018
router design,NoC for manycore,Directed,1,2018
flow control,router design,Directed,1,2013
flow control,topology,Directed,1,2013
flow control,Routing,Directed,1,2013
router design,router design,Directed,1,2013
router design,topology,Directed,1,2013
router design,Routing,Directed,1,2013
deadlock,router design,Directed,1,2013
deadlock,topology,Directed,1,2013
deadlock,Routing,Directed,1,2013
flow control,Emulation and Simulation/Simulator,Directed,1,2013
flow control,router design,Directed,1,2013
flow control,NoC for memory,Directed,1,2013
flow control,flow control,Directed,1,2013
router design,Emulation and Simulation/Simulator,Directed,1,2013
router design,router design,Directed,1,2013
router design,NoC for memory,Directed,1,2013
router design,flow control,Directed,1,2013
deadlock,Emulation and Simulation/Simulator,Directed,1,2013
deadlock,router design,Directed,1,2013
deadlock,NoC for memory,Directed,1,2013
deadlock,flow control,Directed,1,2013
flow control,Routing,Directed,1,2013
flow control,reconfiguration,Directed,1,2013
flow control,deadlock,Directed,1,2013
router design,Routing,Directed,1,2013
router design,reconfiguration,Directed,1,2013
router design,deadlock,Directed,1,2013
deadlock,Routing,Directed,1,2013
deadlock,reconfiguration,Directed,1,2013
deadlock,deadlock,Directed,1,2013
flow control,NoC for manycore,Directed,1,2013
router design,NoC for manycore,Directed,1,2013
deadlock,NoC for manycore,Directed,1,2013
flow control,NoC for manycore,Directed,1,2013
router design,NoC for manycore,Directed,1,2013
deadlock,NoC for manycore,Directed,1,2013
flow control,modeling,Directed,1,2013
flow control,mapping,Directed,1,2013
router design,modeling,Directed,1,2013
router design,mapping,Directed,1,2013
deadlock,modeling,Directed,1,2013
deadlock,mapping,Directed,1,2013
flow control,Routing,Directed,1,2013
flow control,router design,Directed,1,2013
flow control,deadlock,Directed,1,2013
router design,Routing,Directed,1,2013
router design,router design,Directed,1,2013
router design,deadlock,Directed,1,2013
deadlock,Routing,Directed,1,2013
deadlock,router design,Directed,1,2013
deadlock,deadlock,Directed,1,2013
flow control,Routing,Directed,1,2013
flow control,power consumption,Directed,1,2013
flow control,flow control,Directed,1,2013
flow control,performance,Directed,1,2013
router design,Routing,Directed,1,2013
router design,power consumption,Directed,1,2013
router design,flow control,Directed,1,2013
router design,performance,Directed,1,2013
deadlock,Routing,Directed,1,2013
deadlock,power consumption,Directed,1,2013
deadlock,flow control,Directed,1,2013
deadlock,performance,Directed,1,2013
topology,emerge technology,Directed,1,2012
topology,topology,Directed,1,2012
router design,emerge technology,Directed,1,2012
router design,topology,Directed,1,2012
topology,Routing,Directed,1,2012
router design,Routing,Directed,1,2012
topology,topology,Directed,1,2012
router design,topology,Directed,1,2012
topology,topology,Directed,1,2012
router design,topology,Directed,1,2012
modeling,Emulation and Simulation/Simulator,Directed,1,2016
modeling,router design,Directed,1,2016
modeling,NoC for memory,Directed,1,2016
modeling,flow control,Directed,1,2016
modeling,modeling,Directed,1,2016
modeling,mapping,Directed,1,2016
modeling,emerge technology,Directed,1,2016
modeling,Emulation and Simulation/Simulator,Directed,1,2016
modeling,Emulation and Simulation/Simulator,Directed,1,2016
modeling,topology,Directed,1,2016
modeling,Routing,Directed,1,2016
modeling,flow control,Directed,1,2016
modeling,router design,Directed,1,2016
flow control,router design,Directed,1,2012
flow control,flow control,Directed,1,2012
flow control,topology,Directed,1,2012
flow control,flow control,Directed,1,2012
flow control,reconfiguration,Directed,1,2012
emerge technology,NoC for memory,Directed,1,2009
topology,NoC for memory,Directed,1,2009
emerge technology,emerge technology,Directed,1,2009
topology,emerge technology,Directed,1,2009
emerge technology,topology,Directed,1,2009
topology,topology,Directed,1,2009
emerge technology,compression,Directed,1,2009
topology,compression,Directed,1,2009
emerge technology,topology,Directed,1,2009
emerge technology,NoC for manycore,Directed,1,2009
topology,topology,Directed,1,2009
topology,NoC for manycore,Directed,1,2009
emerge technology,topology,Directed,1,2009
emerge technology,power consumption,Directed,1,2009
emerge technology,mapping,Directed,1,2009
topology,topology,Directed,1,2009
topology,power consumption,Directed,1,2009
topology,mapping,Directed,1,2009
emerge technology,Routing,Directed,1,2009
topology,Routing,Directed,1,2009
power/thermal management,Link,Directed,1,2011
power/thermal management,power consumption,Directed,1,2011
power/thermal management,area,Directed,1,2011
power/thermal management,flow control,Directed,1,2011
power/thermal management,router design,Directed,1,2011
power/thermal management,flow control,Directed,1,2011
flow control,flow control,Directed,1,2011
deadlock,flow control,Directed,1,2011
flow control,flow control,Directed,1,2011
flow control,deadlock,Directed,1,2011
deadlock,flow control,Directed,1,2011
deadlock,deadlock,Directed,1,2011
flow control,flow control,Directed,1,2011
flow control,router design,Directed,1,2011
flow control,NoC for manycore,Directed,1,2011
deadlock,flow control,Directed,1,2011
deadlock,router design,Directed,1,2011
deadlock,NoC for manycore,Directed,1,2011
flow control,deadlock,Directed,1,2011
flow control,flow control,Directed,1,2011
deadlock,deadlock,Directed,1,2011
deadlock,flow control,Directed,1,2011
flow control,Routing,Directed,1,2011
flow control,flow control,Directed,1,2011
deadlock,Routing,Directed,1,2011
deadlock,flow control,Directed,1,2011
flow control,NoC for manycore,Directed,1,2011
deadlock,NoC for manycore,Directed,1,2011
flow control,Routing,Directed,1,2011
flow control,router design,Directed,1,2011
flow control,flow control,Directed,1,2011
deadlock,Routing,Directed,1,2011
deadlock,router design,Directed,1,2011
deadlock,flow control,Directed,1,2011
flow control,Link,Directed,1,2011
flow control,power consumption,Directed,1,2011
flow control,area,Directed,1,2011
flow control,flow control,Directed,1,2011
deadlock,Link,Directed,1,2011
deadlock,power consumption,Directed,1,2011
deadlock,area,Directed,1,2011
deadlock,flow control,Directed,1,2011
flow control,Bufferless,Directed,1,2011
deadlock,Bufferless,Directed,1,2011
flow control,Routing,Directed,1,2011
flow control,power consumption,Directed,1,2011
flow control,flow control,Directed,1,2011
flow control,performance,Directed,1,2011
deadlock,Routing,Directed,1,2011
deadlock,power consumption,Directed,1,2011
deadlock,flow control,Directed,1,2011
deadlock,performance,Directed,1,2011
flow control,emerge technology,Directed,1,2011
deadlock,emerge technology,Directed,1,2011
flow control,router design,Directed,1,2011
flow control,topology,Directed,1,2011
deadlock,router design,Directed,1,2011
deadlock,topology,Directed,1,2011
emerge technology,emerge technology,Directed,1,2011
emerge technology,topology,Directed,1,2011
emerge technology,modeling,Directed,1,2011
emerge technology,mapping,Directed,1,2011
emerge technology,router design,Directed,1,2011
emerge technology,emerge technology,Directed,1,2011
emerge technology,emerge technology,Directed,1,2011
emerge technology,NoC for different applications,Directed,1,2011
emerge technology,modeling,Directed,1,2011
emerge technology,topology,Directed,1,2011
emerge technology,NoC for manycore,Directed,1,2011
topology,flow control,Directed,1,2009
topology,Routing,Directed,1,2009
topology,flow control,Directed,1,2009
topology,router design,Directed,1,2009
topology,NoC for manycore,Directed,1,2009
topology,Design space Exploration,Directed,1,2009
topology,Process Variation,Directed,1,2009
topology,temperature,Directed,1,2009
topology,Design space Exploration,Directed,1,2009
topology,Process Variation,Directed,1,2009
topology,topology,Directed,1,2009
topology,router design,Directed,1,2009
topology,router design,Directed,1,2009
topology,modeling,Directed,1,2009
topology,router design,Directed,1,2009
topology,topology,Directed,1,2009
topology,NoC for manycore,Directed,1,2009
flow control,flow control,Directed,1,2008
flow control,topology,Directed,1,2008
Routing,flow control,Directed,1,2008
Routing,topology,Directed,1,2008
flow control,flow control,Directed,1,2008
flow control,router design,Directed,1,2008
flow control,NoC for manycore,Directed,1,2008
Routing,flow control,Directed,1,2008
Routing,router design,Directed,1,2008
Routing,NoC for manycore,Directed,1,2008
flow control,Design space Exploration,Directed,1,2008
flow control,Process Variation,Directed,1,2008
flow control,temperature,Directed,1,2008
flow control,Design space Exploration,Directed,1,2008
flow control,Process Variation,Directed,1,2008
Routing,Design space Exploration,Directed,1,2008
Routing,Process Variation,Directed,1,2008
Routing,temperature,Directed,1,2008
Routing,Design space Exploration,Directed,1,2008
Routing,Process Variation,Directed,1,2008
flow control,router design,Directed,1,2008
flow control,Routing,Directed,1,2008
Routing,router design,Directed,1,2008
Routing,Routing,Directed,1,2008
flow control,topology,Directed,1,2008
flow control,router design,Directed,1,2008
Routing,topology,Directed,1,2008
Routing,router design,Directed,1,2008
flow control,router design,Directed,1,2008
Routing,router design,Directed,1,2008
flow control,modeling,Directed,1,2008
Routing,modeling,Directed,1,2008
flow control,modeling,Directed,1,2008
flow control,router design,Directed,1,2008
Routing,modeling,Directed,1,2008
Routing,router design,Directed,1,2008
flow control,flow control,Directed,1,2008
flow control,reconfiguration,Directed,1,2008
Routing,flow control,Directed,1,2008
Routing,reconfiguration,Directed,1,2008
emerge technology,NoC for memory,Directed,1,2007
NoC for memory,NoC for memory,Directed,1,2007
router design,emerge technology,Directed,1,2010
emerge technology,emerge technology,Directed,1,2010
router design,emerge technology,Directed,1,2010
router design,topology,Directed,1,2010
emerge technology,emerge technology,Directed,1,2010
emerge technology,topology,Directed,1,2010
router design,flow control,Directed,1,2010
router design,router design,Directed,1,2010
router design,NoC for manycore,Directed,1,2010
emerge technology,flow control,Directed,1,2010
emerge technology,router design,Directed,1,2010
emerge technology,NoC for manycore,Directed,1,2010
router design,topology,Directed,1,2010
emerge technology,topology,Directed,1,2010
router design,topology,Directed,1,2010
emerge technology,topology,Directed,1,2010
router design,emerge technology,Directed,1,2010
emerge technology,emerge technology,Directed,1,2010
router design,NoC for different applications,Directed,1,2010
emerge technology,NoC for different applications,Directed,1,2010
router design,topology,Directed,1,2010
router design,NoC for manycore,Directed,1,2010
emerge technology,topology,Directed,1,2010
emerge technology,NoC for manycore,Directed,1,2010
NoC for memory,Emulation and Simulation/Simulator,Directed,1,2009
NoC for memory,router design,Directed,1,2009
NoC for memory,NoC for memory,Directed,1,2009
NoC for memory,flow control,Directed,1,2009
NoC for memory,Routing,Directed,1,2009
NoC for memory,router design,Directed,1,2009
NoC for memory,topology,Directed,1,2009
NoC for memory,NoC for manycore,Directed,1,2009
mapping,Routing,Directed,1,2013
mapping,flow control,Directed,1,2013
mapping,performance,Directed,1,2013
mapping,NoC for memory,Directed,1,2013
NoC for memory,Routing,Directed,1,2013
NoC for memory,flow control,Directed,1,2013
NoC for memory,performance,Directed,1,2013
NoC for memory,NoC for memory,Directed,1,2013
mapping,flow control,Directed,1,2013
NoC for memory,flow control,Directed,1,2013
mapping,mapping,Directed,1,2013
mapping,QoS,Directed,1,2013
mapping,area,Directed,1,2013
mapping,power consumption,Directed,1,2013
mapping,topology,Directed,1,2013
NoC for memory,mapping,Directed,1,2013
NoC for memory,QoS,Directed,1,2013
NoC for memory,area,Directed,1,2013
NoC for memory,power consumption,Directed,1,2013
NoC for memory,topology,Directed,1,2013
mapping,mapping,Directed,1,2013
mapping,Routing Routing,Directed,1,2013
mapping,deadlock,Directed,1,2013
NoC for memory,mapping,Directed,1,2013
NoC for memory,Routing Routing,Directed,1,2013
NoC for memory,deadlock,Directed,1,2013
mapping,QoS,Directed,1,2013
mapping,flow control,Directed,1,2013
mapping,router design,Directed,1,2013
NoC for memory,QoS,Directed,1,2013
NoC for memory,flow control,Directed,1,2013
NoC for memory,router design,Directed,1,2013
mapping,mapping,Directed,1,2013
mapping,emerge technology,Directed,1,2013
NoC for memory,mapping,Directed,1,2013
NoC for memory,emerge technology,Directed,1,2013
mapping,Routing,Directed,1,2013
mapping,performance,Directed,1,2013
mapping,flow control,Directed,1,2013
NoC for memory,Routing,Directed,1,2013
NoC for memory,performance,Directed,1,2013
NoC for memory,flow control,Directed,1,2013
mapping,mapping,Directed,1,2013
NoC for memory,mapping,Directed,1,2013
NoC for memory,mapping,Directed,1,2007
flow control,mapping,Directed,1,2007
topology,mapping,Directed,1,2007
Routing,mapping,Directed,1,2007
NoC for memory,NoC for memory,Directed,1,2007
flow control,NoC for memory,Directed,1,2007
topology,NoC for memory,Directed,1,2007
Routing,NoC for memory,Directed,1,2007
NoC for memory,modeling,Directed,1,2007
NoC for memory,flow control,Directed,1,2007
NoC for memory,mapping,Directed,1,2007
flow control,modeling,Directed,1,2007
flow control,flow control,Directed,1,2007
flow control,mapping,Directed,1,2007
topology,modeling,Directed,1,2007
topology,flow control,Directed,1,2007
topology,mapping,Directed,1,2007
Routing,modeling,Directed,1,2007
Routing,flow control,Directed,1,2007
Routing,mapping,Directed,1,2007
NoC for memory,router design,Directed,1,2007
flow control,router design,Directed,1,2007
topology,router design,Directed,1,2007
Routing,router design,Directed,1,2007
NoC for memory,modeling,Directed,1,2007
NoC for memory,router design,Directed,1,2007
flow control,modeling,Directed,1,2007
flow control,router design,Directed,1,2007
topology,modeling,Directed,1,2007
topology,router design,Directed,1,2007
Routing,modeling,Directed,1,2007
Routing,router design,Directed,1,2007
flow control,flow control,Directed,1,2005
flow control,reconfiguration,Directed,1,2005
topology,flow control,Directed,1,2005
topology,reconfiguration,Directed,1,2005
router design,mapping,Directed,1,2014
Reliability,mapping,Directed,1,2014
router design,NoC for manycore,Directed,1,2014
Reliability,NoC for manycore,Directed,1,2014
router design,Bufferless,Directed,1,2014
Reliability,Bufferless,Directed,1,2014
router design,Routing,Directed,1,2014
router design,power consumption,Directed,1,2014
router design,flow control,Directed,1,2014
router design,performance,Directed,1,2014
Reliability,Routing,Directed,1,2014
Reliability,power consumption,Directed,1,2014
Reliability,flow control,Directed,1,2014
Reliability,performance,Directed,1,2014
router design,Routing,Directed,1,2014
router design,flow control,Directed,1,2014
Reliability,Routing,Directed,1,2014
Reliability,flow control,Directed,1,2014
router design,reconfiguration,Directed,1,2014
router design,Routing,Directed,1,2014
Reliability,reconfiguration,Directed,1,2014
Reliability,Routing,Directed,1,2014
router design,Reliability,Directed,1,2014
router design,Routing,Directed,1,2014
Reliability,Reliability,Directed,1,2014
Reliability,Routing,Directed,1,2014
router design,mapping,Directed,1,2014
router design,QoS,Directed,1,2014
router design,area,Directed,1,2014
router design,power consumption,Directed,1,2014
router design,topology,Directed,1,2014
Reliability,mapping,Directed,1,2014
Reliability,QoS,Directed,1,2014
Reliability,area,Directed,1,2014
Reliability,power consumption,Directed,1,2014
Reliability,topology,Directed,1,2014
router design,mapping,Directed,1,2014
Reliability,mapping,Directed,1,2014
router design,Link,Directed,1,2014
Reliability,Link,Directed,1,2014
router design,topology,Directed,1,2014
Reliability,topology,Directed,1,2014
router design,router design,Directed,1,2014
router design,flow control,Directed,1,2014
Reliability,router design,Directed,1,2014
Reliability,flow control,Directed,1,2014
Routing,NoC for different applications,Directed,1,2020
Routing,Emulation and Simulation/Simulator,Directed,1,2020
Routing,topology,Directed,1,2020
Routing,Routing,Directed,1,2020
Routing,flow control,Directed,1,2020
Routing,router design,Directed,1,2020
NoC for memory,Routing,Directed,1,2015
NoC for memory,flow control,Directed,1,2015
NoC for memory,performance,Directed,1,2015
NoC for memory,NoC for memory,Directed,1,2015
NoC for memory,topology,Directed,1,2015
NoC for memory,flow control,Directed,1,2015
emerge technology,emerge technology,Directed,1,2012
emerge technology,NoC for memory,Directed,1,2012
emerge technology,emerge technology,Directed,1,2012
emerge technology,emerge technology,Directed,1,2012
emerge technology,NoC for memory,Directed,1,2012
emerge technology,emerge technology,Directed,1,2012
emerge technology,emerge technology,Directed,1,2012
emerge technology,Emulation and Simulation/Simulator,Directed,1,2012
emerge technology,emerge technology,Directed,1,2012
emerge technology,emerge technology,Directed,1,2012
emerge technology,topology,Directed,1,2012
Routing,topology,Directed,1,2011
Routing,NoC for manycore,Directed,1,2011
reconfiguration,topology,Directed,1,2011
reconfiguration,NoC for manycore,Directed,1,2011
deadlock,topology,Directed,1,2011
deadlock,NoC for manycore,Directed,1,2011
Routing,emerge technology,Directed,1,2011
reconfiguration,emerge technology,Directed,1,2011
deadlock,emerge technology,Directed,1,2011
Routing,router design,Directed,1,2011
Routing,Routing,Directed,1,2011
reconfiguration,router design,Directed,1,2011
reconfiguration,Routing,Directed,1,2011
deadlock,router design,Directed,1,2011
deadlock,Routing,Directed,1,2011
Routing,flow control,Directed,1,2011
reconfiguration,flow control,Directed,1,2011
deadlock,flow control,Directed,1,2011
Routing,flow control,Directed,1,2011
Routing,topology,Directed,1,2011
reconfiguration,flow control,Directed,1,2011
reconfiguration,topology,Directed,1,2011
deadlock,flow control,Directed,1,2011
deadlock,topology,Directed,1,2011
Routing,flow control,Directed,1,2011
Routing,Routing,Directed,1,2011
reconfiguration,flow control,Directed,1,2011
reconfiguration,Routing,Directed,1,2011
deadlock,flow control,Directed,1,2011
deadlock,Routing,Directed,1,2011
Routing,Routing,Directed,1,2011
reconfiguration,Routing,Directed,1,2011
deadlock,Routing,Directed,1,2011
Routing,modeling,Directed,1,2011
Routing,router design,Directed,1,2011
reconfiguration,modeling,Directed,1,2011
reconfiguration,router design,Directed,1,2011
deadlock,modeling,Directed,1,2011
deadlock,router design,Directed,1,2011
Routing,Reliability,Directed,1,2011
reconfiguration,Reliability,Directed,1,2011
deadlock,Reliability,Directed,1,2011
Routing,Routing,Directed,1,2011
Routing,deadlock,Directed,1,2011
Routing,topology,Directed,1,2011
reconfiguration,Routing,Directed,1,2011
reconfiguration,deadlock,Directed,1,2011
reconfiguration,topology,Directed,1,2011
deadlock,Routing,Directed,1,2011
deadlock,deadlock,Directed,1,2011
deadlock,topology,Directed,1,2011
Routing,deadlock,Directed,1,2011
Routing,Routing,Directed,1,2011
reconfiguration,deadlock,Directed,1,2011
reconfiguration,Routing,Directed,1,2011
deadlock,deadlock,Directed,1,2011
deadlock,Routing,Directed,1,2011
Routing,deadlock,Directed,1,2011
reconfiguration,deadlock,Directed,1,2011
deadlock,deadlock,Directed,1,2011
Routing,NoC for memory,Directed,1,2011
reconfiguration,NoC for memory,Directed,1,2011
deadlock,NoC for memory,Directed,1,2011
Routing,router design,Directed,1,2011
reconfiguration,router design,Directed,1,2011
deadlock,router design,Directed,1,2011
Routing,Reliability,Directed,1,2011
reconfiguration,Reliability,Directed,1,2011
deadlock,Reliability,Directed,1,2011
deadlock,topology,Directed,1,2018
deadlock,NoC for manycore,Directed,1,2018
Routing,topology,Directed,1,2018
Routing,NoC for manycore,Directed,1,2018
deadlock,deadlock,Directed,1,2018
deadlock,mapping,Directed,1,2018
deadlock,Routing,Directed,1,2018
deadlock,topology,Directed,1,2018
Routing,deadlock,Directed,1,2018
Routing,mapping,Directed,1,2018
Routing,Routing,Directed,1,2018
Routing,topology,Directed,1,2018
deadlock,Routing,Directed,1,2018
deadlock,power consumption,Directed,1,2018
deadlock,flow control,Directed,1,2018
deadlock,performance,Directed,1,2018
Routing,Routing,Directed,1,2018
Routing,power consumption,Directed,1,2018
Routing,flow control,Directed,1,2018
Routing,performance,Directed,1,2018
deadlock,reconfiguration,Directed,1,2018
Routing,reconfiguration,Directed,1,2018
deadlock,reconfiguration,Directed,1,2018
deadlock,Routing,Directed,1,2018
Routing,reconfiguration,Directed,1,2018
Routing,Routing,Directed,1,2018
deadlock,flow control,Directed,1,2018
deadlock,Routing,Directed,1,2018
Routing,flow control,Directed,1,2018
Routing,Routing,Directed,1,2018
deadlock,Routing,Directed,1,2018
deadlock,performance,Directed,1,2018
deadlock,flow control,Directed,1,2018
Routing,Routing,Directed,1,2018
Routing,performance,Directed,1,2018
Routing,flow control,Directed,1,2018
deadlock,reconfiguration,Directed,1,2018
Routing,reconfiguration,Directed,1,2018
deadlock,flow control,Directed,1,2018
deadlock,router design,Directed,1,2018
deadlock,deadlock,Directed,1,2018
Routing,flow control,Directed,1,2018
Routing,router design,Directed,1,2018
Routing,deadlock,Directed,1,2018
deadlock,flow control,Directed,1,2018
deadlock,deadlock,Directed,1,2018
Routing,flow control,Directed,1,2018
Routing,deadlock,Directed,1,2018
deadlock,Emulation and Simulation/Simulator,Directed,1,2018
deadlock,router design,Directed,1,2018
deadlock,NoC for memory,Directed,1,2018
deadlock,flow control,Directed,1,2018
Routing,Emulation and Simulation/Simulator,Directed,1,2018
Routing,router design,Directed,1,2018
Routing,NoC for memory,Directed,1,2018
Routing,flow control,Directed,1,2018
Process Variation,emerge technology,Directed,1,2012
Process Variation,NoC for memory,Directed,1,2012
emerge technology,emerge technology,Directed,1,2012
emerge technology,NoC for memory,Directed,1,2012
Process Variation,emerge technology,Directed,1,2012
emerge technology,emerge technology,Directed,1,2012
Process Variation,topology,Directed,1,2012
emerge technology,topology,Directed,1,2012
Process Variation,emerge technology,Directed,1,2012
emerge technology,emerge technology,Directed,1,2012
Process Variation,emerge technology,Directed,1,2012
Process Variation,NoC for memory,Directed,1,2012
emerge technology,emerge technology,Directed,1,2012
emerge technology,NoC for memory,Directed,1,2012
Process Variation,emerge technology,Directed,1,2012
emerge technology,emerge technology,Directed,1,2012
Process Variation,emerge technology,Directed,1,2012
emerge technology,emerge technology,Directed,1,2012
Process Variation,router design,Directed,1,2012
Process Variation,emerge technology,Directed,1,2012
emerge technology,router design,Directed,1,2012
emerge technology,emerge technology,Directed,1,2012
Routing,deadlock,Directed,1,2018
NoC for SiP,deadlock,Directed,1,2018
deadlock,deadlock,Directed,1,2018
Routing,router design,Directed,1,2018
Routing,flow control,Directed,1,2018
NoC for SiP,router design,Directed,1,2018
NoC for SiP,flow control,Directed,1,2018
deadlock,router design,Directed,1,2018
deadlock,flow control,Directed,1,2018
Routing,Routing,Directed,1,2018
NoC for SiP,Routing,Directed,1,2018
deadlock,Routing,Directed,1,2018
Routing,emerge technology,Directed,1,2018
Routing,topology,Directed,1,2018
NoC for SiP,emerge technology,Directed,1,2018
NoC for SiP,topology,Directed,1,2018
deadlock,emerge technology,Directed,1,2018
deadlock,topology,Directed,1,2018
Routing,deadlock,Directed,1,2018
NoC for SiP,deadlock,Directed,1,2018
deadlock,deadlock,Directed,1,2018
Routing,Emulation and Simulation/Simulator,Directed,1,2018
Routing,router design,Directed,1,2018
Routing,NoC for memory,Directed,1,2018
Routing,flow control,Directed,1,2018
NoC for SiP,Emulation and Simulation/Simulator,Directed,1,2018
NoC for SiP,router design,Directed,1,2018
NoC for SiP,NoC for memory,Directed,1,2018
NoC for SiP,flow control,Directed,1,2018
deadlock,Emulation and Simulation/Simulator,Directed,1,2018
deadlock,router design,Directed,1,2018
deadlock,NoC for memory,Directed,1,2018
deadlock,flow control,Directed,1,2018
Routing,topology,Directed,1,2018
Routing,Routing,Directed,1,2018
Routing,deadlock,Directed,1,2018
NoC for SiP,topology,Directed,1,2018
NoC for SiP,Routing,Directed,1,2018
NoC for SiP,deadlock,Directed,1,2018
deadlock,topology,Directed,1,2018
deadlock,Routing,Directed,1,2018
deadlock,deadlock,Directed,1,2018
emerge technology,topology,Directed,1,2011
emerge technology,emerge technology,Directed,1,2011
emerge technology,emerge technology,Directed,1,2011
emerge technology,topology,Directed,1,2011
emerge technology,NoC for manycore,Directed,1,2011
emerge technology,Routing,Directed,1,2011
emerge technology,router design,Directed,1,2011
emerge technology,flow control,Directed,1,2011
emerge technology,emerge technology,Directed,1,2011
emerge technology,emerge technology,Directed,1,2011
emerge technology,topology,Directed,1,2011
emerge technology,NoC for manycore,Directed,1,2011
emerge technology,emerge technology,Directed,1,2011
emerge technology,NoC for memory,Directed,1,2011
emerge technology,topology,Directed,1,2012
emerge technology,emerge technology,Directed,1,2012
emerge technology,emerge technology,Directed,1,2012
emerge technology,emerge technology,Directed,1,2012
emerge technology,emerge technology,Directed,1,2012
emerge technology,topology,Directed,1,2012
emerge technology,NoC for manycore,Directed,1,2012
emerge technology,router design,Directed,1,2012
emerge technology,topology,Directed,1,2012
emerge technology,emerge technology,Directed,1,2012
emerge technology,modeling,Directed,1,2012
emerge technology,router design,Directed,1,2012
emerge technology,modeling,Directed,1,2012
emerge technology,topology,Directed,1,2012
emerge technology,NoC for manycore,Directed,1,2012
emerge technology,emerge technology,Directed,1,2012
topology,mapping,Directed,1,2014
flow control,mapping,Directed,1,2014
topology,topology,Directed,1,2014
topology,Routing,Directed,1,2014
topology,emerge technology,Directed,1,2014
flow control,topology,Directed,1,2014
flow control,Routing,Directed,1,2014
flow control,emerge technology,Directed,1,2014
topology,QoS,Directed,1,2014
topology,flow control,Directed,1,2014
topology,router design,Directed,1,2014
flow control,QoS,Directed,1,2014
flow control,flow control,Directed,1,2014
flow control,router design,Directed,1,2014
topology,emerge technology,Directed,1,2014
flow control,emerge technology,Directed,1,2014
topology,topology,Directed,1,2014
topology,power consumption,Directed,1,2014
topology,mapping,Directed,1,2014
flow control,topology,Directed,1,2014
flow control,power consumption,Directed,1,2014
flow control,mapping,Directed,1,2014
topology,Emulation and Simulation/Simulator,Directed,1,2014
topology,router design,Directed,1,2014
topology,NoC for memory,Directed,1,2014
topology,flow control,Directed,1,2014
NoC for memory,Emulation and Simulation/Simulator,Directed,1,2014
NoC for memory,router design,Directed,1,2014
NoC for memory,NoC for memory,Directed,1,2014
NoC for memory,flow control,Directed,1,2014
topology,NoC for memory,Directed,1,2014
NoC for memory,NoC for memory,Directed,1,2014
topology,NoC for manycore,Directed,1,2014
NoC for memory,NoC for manycore,Directed,1,2014
topology,emerge technology,Directed,1,2014
topology,NoC for memory,Directed,1,2014
NoC for memory,emerge technology,Directed,1,2014
NoC for memory,NoC for memory,Directed,1,2014
topology,Emulation and Simulation/Simulator,Directed,1,2014
NoC for memory,Emulation and Simulation/Simulator,Directed,1,2014
topology,NoC for manycore,Directed,1,2014
NoC for memory,NoC for manycore,Directed,1,2014
topology,topology,Directed,1,2014
topology,NoC for manycore,Directed,1,2014
NoC for memory,topology,Directed,1,2014
NoC for memory,NoC for manycore,Directed,1,2014
modeling,Emulation and Simulation/Simulator,Directed,1,2014
Emulation and Simulation/Simulator,Emulation and Simulation/Simulator,Directed,1,2014
NoC for memory,Emulation and Simulation/Simulator,Directed,1,2014
modeling,Emulation and Simulation/Simulator,Directed,1,2014
modeling,topology,Directed,1,2014
modeling,Routing,Directed,1,2014
modeling,flow control,Directed,1,2014
modeling,router design,Directed,1,2014
Emulation and Simulation/Simulator,Emulation and Simulation/Simulator,Directed,1,2014
Emulation and Simulation/Simulator,topology,Directed,1,2014
Emulation and Simulation/Simulator,Routing,Directed,1,2014
Emulation and Simulation/Simulator,flow control,Directed,1,2014
Emulation and Simulation/Simulator,router design,Directed,1,2014
NoC for memory,Emulation and Simulation/Simulator,Directed,1,2014
NoC for memory,topology,Directed,1,2014
NoC for memory,Routing,Directed,1,2014
NoC for memory,flow control,Directed,1,2014
NoC for memory,router design,Directed,1,2014
modeling,fault tolerance,Directed,1,2014
Emulation and Simulation/Simulator,fault tolerance,Directed,1,2014
NoC for memory,fault tolerance,Directed,1,2014
modeling,Routing,Directed,1,2014
modeling,NoC for memory,Directed,1,2014
Emulation and Simulation/Simulator,Routing,Directed,1,2014
Emulation and Simulation/Simulator,NoC for memory,Directed,1,2014
NoC for memory,Routing,Directed,1,2014
NoC for memory,NoC for memory,Directed,1,2014
modeling,Emulation and Simulation/Simulator,Directed,1,2014
Emulation and Simulation/Simulator,Emulation and Simulation/Simulator,Directed,1,2014
NoC for memory,Emulation and Simulation/Simulator,Directed,1,2014
modeling,NoC for heterogeneous systems,Directed,1,2014
Emulation and Simulation/Simulator,NoC for heterogeneous systems,Directed,1,2014
NoC for memory,NoC for heterogeneous systems,Directed,1,2014
modeling,modeling,Directed,1,2014
Emulation and Simulation/Simulator,modeling,Directed,1,2014
NoC for memory,modeling,Directed,1,2014
modeling,modeling,Directed,1,2014
Emulation and Simulation/Simulator,modeling,Directed,1,2014
NoC for memory,modeling,Directed,1,2014
mapping,Routing,Directed,1,2011
mapping,flow control,Directed,1,2011
mapping,performance,Directed,1,2011
mapping,NoC for memory,Directed,1,2011
mapping,router design,Directed,1,2011
mapping,NoC for memory,Directed,1,2011
mapping,emerge technology,Directed,1,2011
mapping,topology,Directed,1,2011
mapping,topology,Directed,1,2011
mapping,NoC for manycore,Directed,1,2011
mapping,topology,Directed,1,2011
mapping,topology,Directed,1,2011
mapping,router design,Directed,1,2011
mapping,power/thermal management,Directed,1,2011
mapping,Routing,Directed,1,2011
mapping,power consumption,Directed,1,2011
mapping,flow control,Directed,1,2011
mapping,performance,Directed,1,2011
mapping,router design,Directed,1,2011
mapping,mapping,Directed,1,2011
mapping,power/thermal management,Directed,1,2011
mapping,reconfiguration,Directed,1,2011
mapping,modeling,Directed,1,2011
mapping,router design,Directed,1,2011
mapping,topology,Directed,1,2011
mapping,power consumption,Directed,1,2011
mapping,mapping,Directed,1,2011
topology,emerge technology,Directed,1,2011
topology,topology,Directed,1,2011
emerging devices/transistors,emerge technology,Directed,1,2011
emerging devices/transistors,topology,Directed,1,2011
NoC for memory,emerge technology,Directed,1,2011
NoC for memory,topology,Directed,1,2011
topology,flow control,Directed,1,2011
topology,Routing,Directed,1,2011
emerging devices/transistors,flow control,Directed,1,2011
emerging devices/transistors,Routing,Directed,1,2011
NoC for memory,flow control,Directed,1,2011
NoC for memory,Routing,Directed,1,2011
topology,modeling,Directed,1,2011
topology,router design,Directed,1,2011
emerging devices/transistors,modeling,Directed,1,2011
emerging devices/transistors,router design,Directed,1,2011
NoC for memory,modeling,Directed,1,2011
NoC for memory,router design,Directed,1,2011
emerge technology,topology,Directed,1,2011
topology,topology,Directed,1,2011
emerge technology,modeling,Directed,1,2011
topology,modeling,Directed,1,2011
mapping,NoC for FPGA,Directed,1,2018
mapping,topology,Directed,1,2018
mapping,Link,Directed,1,2018
mapping,router design,Directed,1,2018
performance,NoC for FPGA,Directed,1,2018
performance,topology,Directed,1,2018
performance,Link,Directed,1,2018
performance,router design,Directed,1,2018
NoC for FPGA,NoC for FPGA,Directed,1,2018
NoC for FPGA,topology,Directed,1,2018
NoC for FPGA,Link,Directed,1,2018
NoC for FPGA,router design,Directed,1,2018
mapping,topology,Directed,1,2018
performance,topology,Directed,1,2018
NoC for FPGA,topology,Directed,1,2018
mapping,flow control,Directed,1,2018
mapping,deadlock,Directed,1,2018
performance,flow control,Directed,1,2018
performance,deadlock,Directed,1,2018
NoC for FPGA,flow control,Directed,1,2018
NoC for FPGA,deadlock,Directed,1,2018
mapping,topology,Directed,1,2018
performance,topology,Directed,1,2018
NoC for FPGA,topology,Directed,1,2018
mapping,Bufferless,Directed,1,2018
performance,Bufferless,Directed,1,2018
NoC for FPGA,Bufferless,Directed,1,2018
emerge technology,emerge technology,Directed,1,2011
emerge technology,NoC for memory,Directed,1,2011
NoC for memory,emerge technology,Directed,1,2011
NoC for memory,NoC for memory,Directed,1,2011
emerge technology,emerge technology,Directed,1,2011
NoC for memory,emerge technology,Directed,1,2011
emerge technology,emerge technology,Directed,1,2011
NoC for memory,emerge technology,Directed,1,2011
emerge technology,emerge technology,Directed,1,2011
NoC for memory,emerge technology,Directed,1,2011
topology,topology,Directed,1,2018
flow control,topology,Directed,1,2018
topology,reconfiguration,Directed,1,2018
flow control,reconfiguration,Directed,1,2018
topology,reconfiguration,Directed,1,2018
topology,topology,Directed,1,2018
topology,flow control,Directed,1,2018
flow control,reconfiguration,Directed,1,2018
flow control,topology,Directed,1,2018
flow control,flow control,Directed,1,2018
topology,reconfiguration,Directed,1,2018
topology,power consumption,Directed,1,2018
topology,performance,Directed,1,2018
topology,flow control,Directed,1,2018
flow control,reconfiguration,Directed,1,2018
flow control,power consumption,Directed,1,2018
flow control,performance,Directed,1,2018
flow control,flow control,Directed,1,2018
topology,Routing,Directed,1,2018
flow control,Routing,Directed,1,2018
topology,Routing,Directed,1,2018
topology,flow control,Directed,1,2018
topology,topology,Directed,1,2018
flow control,Routing,Directed,1,2018
flow control,flow control,Directed,1,2018
flow control,topology,Directed,1,2018
topology,emerge technology,Directed,1,2018
topology,topology,Directed,1,2018
flow control,emerge technology,Directed,1,2018
flow control,topology,Directed,1,2018
topology,Emulation and Simulation/Simulator,Directed,1,2018
topology,topology,Directed,1,2018
topology,Routing,Directed,1,2018
topology,flow control,Directed,1,2018
topology,router design,Directed,1,2018
flow control,Emulation and Simulation/Simulator,Directed,1,2018
flow control,topology,Directed,1,2018
flow control,Routing,Directed,1,2018
flow control,flow control,Directed,1,2018
flow control,router design,Directed,1,2018
topology,power/thermal management,Directed,1,2018
flow control,power/thermal management,Directed,1,2018
topology,mapping,Directed,1,2018
topology,emerge technology,Directed,1,2018
topology,power/thermal management,Directed,1,2018
topology,Link,Directed,1,2018
flow control,mapping,Directed,1,2018
flow control,emerge technology,Directed,1,2018
flow control,power/thermal management,Directed,1,2018
flow control,Link,Directed,1,2018
reconfiguration,router design,Directed,1,2008
reconfiguration,topology,Directed,1,2008
reconfiguration,Routing,Directed,1,2008
mapping,router design,Directed,1,2008
mapping,topology,Directed,1,2008
mapping,Routing,Directed,1,2008
reconfiguration,topology,Directed,1,2008
mapping,topology,Directed,1,2008
reconfiguration,emerge technology,Directed,1,2008
reconfiguration,topology,Directed,1,2008
mapping,emerge technology,Directed,1,2008
mapping,topology,Directed,1,2008
reconfiguration,router design,Directed,1,2008
mapping,router design,Directed,1,2008
reconfiguration,topology,Directed,1,2008
reconfiguration,router design,Directed,1,2008
mapping,topology,Directed,1,2008
mapping,router design,Directed,1,2008
reconfiguration,router design,Directed,1,2008
mapping,router design,Directed,1,2008
reconfiguration,topology,Directed,2,2008
reconfiguration,deadlock,Directed,2,2008
reconfiguration,Routing,Directed,2,2008
reconfiguration,Emulation and Simulation/Simulator,Directed,2,2008
reconfiguration,mapping,Directed,2,2008
mapping,topology,Directed,2,2008
mapping,deadlock,Directed,2,2008
mapping,Routing,Directed,2,2008
mapping,Emulation and Simulation/Simulator,Directed,2,2008
mapping,mapping,Directed,2,2008
reconfiguration,router design,Directed,1,2008
reconfiguration,topology,Directed,1,2008
mapping,router design,Directed,1,2008
mapping,topology,Directed,1,2008
Routing,flow control,Directed,1,2008
Routing,NoC for memory,Directed,1,2008
router design,flow control,Directed,1,2008
router design,NoC for memory,Directed,1,2008
Routing,flow control,Directed,1,2008
Routing,router design,Directed,1,2008
Routing,NoC for manycore,Directed,1,2008
router design,flow control,Directed,1,2008
router design,router design,Directed,1,2008
router design,NoC for manycore,Directed,1,2008
Routing,NoC for memory,Directed,1,2008
Routing,flow control,Directed,1,2008
Routing,topology,Directed,1,2008
Routing,Routing,Directed,1,2008
router design,NoC for memory,Directed,1,2008
router design,flow control,Directed,1,2008
router design,topology,Directed,1,2008
router design,Routing,Directed,1,2008
Routing,router design,Directed,1,2008
router design,router design,Directed,1,2008
QoS,router design,Directed,1,2007
flow control,router design,Directed,1,2007
router design,router design,Directed,1,2007
QoS,topology,Directed,1,2007
QoS,router design,Directed,1,2007
flow control,topology,Directed,1,2007
flow control,router design,Directed,1,2007
router design,topology,Directed,1,2007
router design,router design,Directed,1,2007
QoS,flow control,Directed,1,2007
flow control,flow control,Directed,1,2007
router design,flow control,Directed,1,2007
QoS,flow control,Directed,1,2007
QoS,reconfiguration,Directed,1,2007
flow control,flow control,Directed,1,2007
flow control,reconfiguration,Directed,1,2007
router design,flow control,Directed,1,2007
router design,reconfiguration,Directed,1,2007
NoC for memory,NoC for memory,Directed,1,2019
NoC for memory,NoC for memory,Directed,1,2019
NoC for memory,topology,Directed,1,2019
NoC for memory,emerge technology,Directed,1,2019
NoC for memory,Emulation and Simulation/Simulator,Directed,1,2019
NoC for memory,reconfiguration,Directed,1,2019
NoC for memory,topology,Directed,1,2019
NoC for memory,flow control,Directed,1,2019
NoC for memory,topology,Directed,1,2019
NoC for memory,flow control,Directed,1,2019
NoC for memory,NoC for memory,Directed,1,2019
NoC for memory,topology,Directed,1,2019
NoC for memory,emerge technology,Directed,1,2019
NoC for memory,reconfigurable,Directed,1,2019
NoC for memory,NoC for different applications ,Directed,1,2019
NoC for memory,reconfiguration,Directed,1,2019
NoC for memory,NoC for GPU,Directed,1,2019
NoC for memory,NoC for memory,Directed,1,2019
NoC for memory,flow control,Directed,1,2019
NoC for memory,topology,Directed,1,2019
NoC for memory,Routing,Directed,1,2019
NoC for memory,router design,Directed,1,2019
NoC for memory,NoC for memory,Directed,1,2019
NoC for memory,NoC for GPU,Directed,1,2019
NoC for memory,NoC for GPU,Directed,1,2019
mapping,modeling,Directed,1,2008
mapping,router design,Directed,1,2008
topology,modeling,Directed,1,2008
topology,router design,Directed,1,2008
mapping,router design,Directed,1,2008
topology,router design,Directed,1,2008
mapping,router design,Directed,1,2008
mapping,topology,Directed,1,2008
topology,router design,Directed,1,2008
topology,topology,Directed,1,2008
mapping,router design,Directed,1,2008
mapping,topology,Directed,1,2008
topology,router design,Directed,1,2008
topology,topology,Directed,1,2008
mapping,Reliability,Directed,1,2008
topology,Reliability,Directed,1,2008
mapping,Reliability,Directed,1,2008
topology,Reliability,Directed,1,2008
mapping,topology,Directed,1,2008
topology,topology,Directed,1,2008
mapping,router design,Directed,1,2008
mapping,Routing,Directed,1,2008
topology,router design,Directed,1,2008
topology,Routing,Directed,1,2008
mapping,router design,Directed,1,2008
mapping,flow control,Directed,1,2008
topology,router design,Directed,1,2008
topology,flow control,Directed,1,2008
Link,mapping,Directed,1,2008
power consumption,mapping,Directed,1,2008
area,mapping,Directed,1,2008
flow control,mapping,Directed,1,2008
Link,emerge technology,Directed,1,2008
power consumption,emerge technology,Directed,1,2008
area,emerge technology,Directed,1,2008
flow control,emerge technology,Directed,1,2008
Link,topology,Directed,1,2008
Link,Routing,Directed,1,2008
Link,emerge technology,Directed,1,2008
power consumption,topology,Directed,1,2008
power consumption,Routing,Directed,1,2008
power consumption,emerge technology,Directed,1,2008
area,topology,Directed,1,2008
area,Routing,Directed,1,2008
area,emerge technology,Directed,1,2008
flow control,topology,Directed,1,2008
flow control,Routing,Directed,1,2008
flow control,emerge technology,Directed,1,2008
Link,router design,Directed,1,2008
Link,flow control,Directed,1,2008
power consumption,router design,Directed,1,2008
power consumption,flow control,Directed,1,2008
area,router design,Directed,1,2008
area,flow control,Directed,1,2008
flow control,router design,Directed,1,2008
flow control,flow control,Directed,1,2008
Link,emerge technology,Directed,1,2008
power consumption,emerge technology,Directed,1,2008
area,emerge technology,Directed,1,2008
flow control,emerge technology,Directed,1,2008
Link,router design,Directed,1,2008
Link,topology,Directed,1,2008
power consumption,router design,Directed,1,2008
power consumption,topology,Directed,1,2008
area,router design,Directed,1,2008
area,topology,Directed,1,2008
flow control,router design,Directed,1,2008
flow control,topology,Directed,1,2008
Link,topology,Directed,1,2008
power consumption,topology,Directed,1,2008
area,topology,Directed,1,2008
flow control,topology,Directed,1,2008
Link,emerge technology,Directed,1,2008
Link,topology,Directed,1,2008
power consumption,emerge technology,Directed,1,2008
power consumption,topology,Directed,1,2008
area,emerge technology,Directed,1,2008
area,topology,Directed,1,2008
flow control,emerge technology,Directed,1,2008
flow control,topology,Directed,1,2008
Link,router design,Directed,1,2008
Link,topology,Directed,1,2008
Link,Routing,Directed,1,2008
power consumption,router design,Directed,1,2008
power consumption,topology,Directed,1,2008
power consumption,Routing,Directed,1,2008
area,router design,Directed,1,2008
area,topology,Directed,1,2008
area,Routing,Directed,1,2008
flow control,router design,Directed,1,2008
flow control,topology,Directed,1,2008
flow control,Routing,Directed,1,2008
Link,modeling,Directed,1,2008
Link,router design,Directed,1,2008
power consumption,modeling,Directed,1,2008
power consumption,router design,Directed,1,2008
area,modeling,Directed,1,2008
area,router design,Directed,1,2008
flow control,modeling,Directed,1,2008
flow control,router design,Directed,1,2008
Link,router design,Directed,1,2008
power consumption,router design,Directed,1,2008
area,router design,Directed,1,2008
flow control,router design,Directed,1,2008
Link,mapping,Directed,1,2008
Link,Routing Routing,Directed,1,2008
Link,deadlock,Directed,1,2008
power consumption,mapping,Directed,1,2008
power consumption,Routing Routing,Directed,1,2008
power consumption,deadlock,Directed,1,2008
area,mapping,Directed,1,2008
area,Routing Routing,Directed,1,2008
area,deadlock,Directed,1,2008
flow control,mapping,Directed,1,2008
flow control,Routing Routing,Directed,1,2008
flow control,deadlock,Directed,1,2008
flow control,Emulation and Simulation/Simulator,Directed,1,2016
flow control,router design,Directed,1,2016
flow control,NoC for memory,Directed,1,2016
flow control,flow control,Directed,1,2016
flow control,modeling,Directed,1,2016
flow control,router design,Directed,1,2016
router design,mapping,Directed,1,2004
router design,modeling,Directed,1,2004
router design,router design,Directed,1,2004
mapping,mapping,Directed,1,2002
NoC for memory,mapping,Directed,1,2002
NoC for FPGA,mapping,Directed,1,2002
topology,mapping,Directed,1,2002
physical design,mapping,Directed,1,2002
emerge technology,testing and diagnosis,Directed,1,2005
emerge technology,Verification,Directed,1,2005
topology,testing and diagnosis,Directed,1,2005
topology,Verification,Directed,1,2005
emerge technology,mapping,Directed,1,2005
topology,mapping,Directed,1,2005
emerge technology,mapping,Directed,1,2005
emerge technology,NoC for memory,Directed,1,2005
emerge technology,NoC for FPGA,Directed,1,2005
emerge technology,topology,Directed,1,2005
emerge technology,physical design,Directed,1,2005
topology,mapping,Directed,1,2005
topology,NoC for memory,Directed,1,2005
topology,NoC for FPGA,Directed,1,2005
topology,topology,Directed,1,2005
topology,physical design,Directed,1,2005
emerge technology,router design,Directed,1,2005
emerge technology,Routing,Directed,1,2005
emerge technology,flow control,Directed,1,2005
topology,router design,Directed,1,2005
topology,Routing,Directed,1,2005
topology,flow control,Directed,1,2005
emerge technology,topology,Directed,1,2008
emerge technology,NoC for different applications,Directed,1,2008
topology,topology,Directed,1,2008
topology,NoC for different applications,Directed,1,2008
Routing,topology,Directed,1,2008
Routing,NoC for different applications,Directed,1,2008
deadlock,topology,Directed,1,2008
deadlock,NoC for different applications,Directed,1,2008
Emulation and Simulation/Simulator,topology,Directed,1,2008
Emulation and Simulation/Simulator,NoC for different applications,Directed,1,2008
emerge technology,NoC for different applications,Directed,1,2008
topology,NoC for different applications,Directed,1,2008
Routing,NoC for different applications,Directed,1,2008
deadlock,NoC for different applications,Directed,1,2008
Emulation and Simulation/Simulator,NoC for different applications,Directed,1,2008
emerge technology,modeling,Directed,1,2008
topology,modeling,Directed,1,2008
Routing,modeling,Directed,1,2008
deadlock,modeling,Directed,1,2008
Emulation and Simulation/Simulator,modeling,Directed,1,2008
emerge technology,emerge technology,Directed,1,2008
topology,emerge technology,Directed,1,2008
Routing,emerge technology,Directed,1,2008
deadlock,emerge technology,Directed,1,2008
Emulation and Simulation/Simulator,emerge technology,Directed,1,2008
emerge technology,emerge technology,Directed,1,2008
topology,emerge technology,Directed,1,2008
Routing,emerge technology,Directed,1,2008
deadlock,emerge technology,Directed,1,2008
Emulation and Simulation/Simulator,emerge technology,Directed,1,2008
topology,mapping,Directed,1,2008
NoC for manycore,mapping,Directed,1,2008
topology,emerge technology,Directed,1,2008
Routing,emerge technology,Directed,1,2008
deadlock,emerge technology,Directed,1,2008
Emulation and Simulation/Simulator,emerge technology,Directed,1,2008
emerge technology,emerge technology,Directed,1,2008
topology,emerge technology,Directed,1,2008
Routing,emerge technology,Directed,1,2008
deadlock,emerge technology,Directed,1,2008
Emulation and Simulation/Simulator,emerge technology,Directed,1,2008
topology,mapping,Directed,1,2008
NoC for manycore,mapping,Directed,1,2008
