{"vcs1":{"timestamp_begin":1747552350.902529201, "rt":10.03, "ut":10.13, "st":0.58}}
{"vcselab":{"timestamp_begin":1747552361.012354542, "rt":0.39, "ut":0.27, "st":0.11}}
{"link":{"timestamp_begin":1747552361.462009167, "rt":0.43, "ut":0.18, "st":0.25}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1747552350.255336761}
{"VCS_COMP_START_TIME": 1747552350.255336761}
{"VCS_COMP_END_TIME": 1747552362.050407300}
{"VCS_USER_OPTIONS": "-full64 -ntb_opts uvm -sverilog -debug_all -kdb -timescale=1ns/1ns -f filelist.f -f rtl_filelist.f -o simv"}
{"vcs1": {"peak_mem": 487596}}
{"vcselab": {"peak_mem": 183888}}
