{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1559543445575 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1559543445592 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jun 02 23:30:45 2019 " "Processing started: Sun Jun 02 23:30:45 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1559543445592 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559543445592 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Lab4 -c Lab4 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Lab4 -c Lab4" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559543445592 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1559543445849 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1559543445849 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "emitcr EMITCR uarttxbuf.v(175) " "Verilog HDL Declaration information at uarttxbuf.v(175): object \"emitcr\" differs only in case from object \"EMITCR\" in the same scope" {  } { { "uarttxbuf.v" "" { Text "C:/Users/Arman/Desktop/Lab4/uarttxbuf.v" 175 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1559543453464 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "emitlf EMITLF uarttxbuf.v(176) " "Verilog HDL Declaration information at uarttxbuf.v(176): object \"emitlf\" differs only in case from object \"EMITLF\" in the same scope" {  } { { "uarttxbuf.v" "" { Text "C:/Users/Arman/Desktop/Lab4/uarttxbuf.v" 176 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1559543453464 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uarttxbuf.v 3 3 " "Found 3 design units, including 3 entities, in source file uarttxbuf.v" { { "Info" "ISGN_ENTITY_NAME" "1 uartTxBuf " "Found entity 1: uartTxBuf" {  } { { "uarttxbuf.v" "" { Text "C:/Users/Arman/Desktop/Lab4/uarttxbuf.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559543453465 ""} { "Info" "ISGN_ENTITY_NAME" "2 emitcrlf_fsm " "Found entity 2: emitcrlf_fsm" {  } { { "uarttxbuf.v" "" { Text "C:/Users/Arman/Desktop/Lab4/uarttxbuf.v" 173 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559543453465 ""} { "Info" "ISGN_ENTITY_NAME" "3 tx_fsm " "Found entity 3: tx_fsm" {  } { { "uarttxbuf.v" "" { Text "C:/Users/Arman/Desktop/Lab4/uarttxbuf.v" 242 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559543453465 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559543453465 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_sft.v 1 1 " "Found 1 design units, including 1 entities, in source file top_sft.v" { { "Info" "ISGN_ENTITY_NAME" "1 top_sft " "Found entity 1: top_sft" {  } { { "top_sft.v" "" { Text "C:/Users/Arman/Desktop/Lab4/top_sft.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559543453467 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559543453467 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_sft.v 1 1 " "Found 1 design units, including 1 entities, in source file tb_sft.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb_sft " "Found entity 1: tb_sft" {  } { { "tb_sft.v" "" { Text "C:/Users/Arman/Desktop/Lab4/tb_sft.v" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559543453469 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559543453469 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regrce.v 1 1 " "Found 1 design units, including 1 entities, in source file regrce.v" { { "Info" "ISGN_ENTITY_NAME" "1 regrce " "Found entity 1: regrce" {  } { { "regrce.v" "" { Text "C:/Users/Arman/Desktop/Lab4/regrce.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559543453470 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559543453470 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "printable.v 1 1 " "Found 1 design units, including 1 entities, in source file printable.v" { { "Info" "ISGN_ENTITY_NAME" "1 printable " "Found entity 1: printable" {  } { { "printable.v" "" { Text "C:/Users/Arman/Desktop/Lab4/printable.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559543453472 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559543453472 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lfsr.v 1 1 " "Found 1 design units, including 1 entities, in source file lfsr.v" { { "Info" "ISGN_ENTITY_NAME" "1 lfsr " "Found entity 1: lfsr" {  } { { "lfsr.v" "" { Text "C:/Users/Arman/Desktop/Lab4/lfsr.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559543453474 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559543453474 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "latticehx1k.v 3 3 " "Found 3 design units, including 3 entities, in source file latticehx1k.v" { { "Info" "ISGN_ENTITY_NAME" "1 resetGen " "Found entity 1: resetGen" {  } { { "latticehx1k.v" "" { Text "C:/Users/Arman/Desktop/Lab4/latticehx1k.v" 64 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559543453476 ""} { "Info" "ISGN_ENTITY_NAME" "2 latticehx1k " "Found entity 2: latticehx1k" {  } { { "latticehx1k.v" "" { Text "C:/Users/Arman/Desktop/Lab4/latticehx1k.v" 97 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559543453476 ""} { "Info" "ISGN_ENTITY_NAME" "3 N_bit_counter " "Found entity 3: N_bit_counter" {  } { { "latticehx1k.v" "" { Text "C:/Users/Arman/Desktop/Lab4/latticehx1k.v" 318 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559543453476 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559543453476 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"else\";  expecting \"end\" Lab4_140L.v(342) " "Verilog HDL syntax error at Lab4_140L.v(342) near text: \"else\";  expecting \"end\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "Lab4_140L.v" "" { Text "C:/Users/Arman/Desktop/Lab4/Lab4_140L.v" 342 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1559543453478 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"endcase\";  expecting \"end\" Lab4_140L.v(407) " "Verilog HDL syntax error at Lab4_140L.v(407) near text: \"endcase\";  expecting \"end\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "Lab4_140L.v" "" { Text "C:/Users/Arman/Desktop/Lab4/Lab4_140L.v" 407 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1559543453478 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\";\";  expecting \":\", or \",\" Lab4_140L.v(411) " "Verilog HDL syntax error at Lab4_140L.v(411) near text: \";\";  expecting \":\", or \",\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "Lab4_140L.v" "" { Text "C:/Users/Arman/Desktop/Lab4/Lab4_140L.v" 411 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1559543453478 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab4_140l.v 0 0 " "Found 0 design units, including 0 entities, in source file lab4_140l.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559543453478 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fake_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file fake_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 fake_pll " "Found entity 1: fake_pll" {  } { { "fake_pll.v" "" { Text "C:/Users/Arman/Desktop/Lab4/fake_pll.v" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559543453480 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559543453480 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fake_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file fake_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 fifo " "Found entity 1: fifo" {  } { { "fake_fifo.v" "" { Text "C:/Users/Arman/Desktop/Lab4/fake_fifo.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559543453481 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559543453481 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fake_buart.v 1 1 " "Found 1 design units, including 1 entities, in source file fake_buart.v" { { "Info" "ISGN_ENTITY_NAME" "1 fake_buart " "Found entity 1: fake_buart" {  } { { "fake_buart.v" "" { Text "C:/Users/Arman/Desktop/Lab4/fake_buart.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559543453483 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559543453483 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dispstring.v 1 1 " "Found 1 design units, including 1 entities, in source file dispstring.v" { { "Info" "ISGN_ENTITY_NAME" "1 dispString " "Found entity 1: dispString" {  } { { "dispString.v" "" { Text "C:/Users/Arman/Desktop/Lab4/dispString.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559543453485 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559543453485 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decodekeysl4.v 1 1 " "Found 1 design units, including 1 entities, in source file decodekeysl4.v" { { "Info" "ISGN_ENTITY_NAME" "1 decodeKeysL4 " "Found entity 1: decodeKeysL4" {  } { { "decodeKeysL4.v" "" { Text "C:/Users/Arman/Desktop/Lab4/decodeKeysL4.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559543453487 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559543453487 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "buart.v 5 5 " "Found 5 design units, including 5 entities, in source file buart.v" { { "Info" "ISGN_ENTITY_NAME" "1 baudgen " "Found entity 1: baudgen" {  } { { "buart.v" "" { Text "C:/Users/Arman/Desktop/Lab4/buart.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559543453489 ""} { "Info" "ISGN_ENTITY_NAME" "2 baudgen2 " "Found entity 2: baudgen2" {  } { { "buart.v" "" { Text "C:/Users/Arman/Desktop/Lab4/buart.v" 62 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559543453489 ""} { "Info" "ISGN_ENTITY_NAME" "3 uart " "Found entity 3: uart" {  } { { "buart.v" "" { Text "C:/Users/Arman/Desktop/Lab4/buart.v" 91 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559543453489 ""} { "Info" "ISGN_ENTITY_NAME" "4 rxuart " "Found entity 4: rxuart" {  } { { "buart.v" "" { Text "C:/Users/Arman/Desktop/Lab4/buart.v" 132 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559543453489 ""} { "Info" "ISGN_ENTITY_NAME" "5 buart " "Found entity 5: buart" {  } { { "buart.v" "" { Text "C:/Users/Arman/Desktop/Lab4/buart.v" 199 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559543453489 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559543453489 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bin2asciihex.v 1 1 " "Found 1 design units, including 1 entities, in source file bin2asciihex.v" { { "Info" "ISGN_ENTITY_NAME" "1 bin2AsciiHex " "Found entity 1: bin2AsciiHex" {  } { { "bin2AsciiHex.v" "" { Text "C:/Users/Arman/Desktop/Lab4/bin2AsciiHex.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559543453491 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559543453491 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "asciihex2bin.v 1 1 " "Found 1 design units, including 1 entities, in source file asciihex2bin.v" { { "Info" "ISGN_ENTITY_NAME" "1 asciiHex2Bin " "Found entity 1: asciiHex2Bin" {  } { { "asciiHex2Bin.v" "" { Text "C:/Users/Arman/Desktop/Lab4/asciiHex2Bin.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559543453493 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559543453493 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Arman/Desktop/Lab4/output_files/Lab4.map.smsg " "Generated suppressed messages file C:/Users/Arman/Desktop/Lab4/output_files/Lab4.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559543453503 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 3 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 3 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "549 " "Peak virtual memory: 549 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1559543453509 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun Jun 02 23:30:53 2019 " "Processing ended: Sun Jun 02 23:30:53 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1559543453509 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1559543453509 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1559543453509 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1559543453509 ""}
