{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1676871705715 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1676871705715 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Feb 19 23:41:45 2023 " "Processing started: Sun Feb 19 23:41:45 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1676871705715 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676871705715 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Calculator -c Calculator " "Command: quartus_map --read_settings_files=on --write_settings_files=off Calculator -c Calculator" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676871705715 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1676871705933 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1676871705933 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "delay.v 1 1 " "Found 1 design units, including 1 entities, in source file delay.v" { { "Info" "ISGN_ENTITY_NAME" "1 Delay " "Found entity 1: Delay" {  } { { "Delay.v" "" { Text "C:/Users/mannn/Desktop/Term Project/Delay.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676871710741 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676871710741 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller.v 1 1 " "Found 1 design units, including 1 entities, in source file controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 Controller " "Found entity 1: Controller" {  } { { "Controller.v" "" { Text "C:/Users/mannn/Desktop/Term Project/Controller.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676871710742 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676871710742 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "outputunit/switch.v 1 1 " "Found 1 design units, including 1 entities, in source file outputunit/switch.v" { { "Info" "ISGN_ENTITY_NAME" "1 Switch " "Found entity 1: Switch" {  } { { "OutputUnit/Switch.v" "" { Text "C:/Users/mannn/Desktop/Term Project/OutputUnit/Switch.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676871710742 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676871710742 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "outputunit/signplace.v 1 1 " "Found 1 design units, including 1 entities, in source file outputunit/signplace.v" { { "Info" "ISGN_ENTITY_NAME" "1 SignPlace " "Found entity 1: SignPlace" {  } { { "OutputUnit/SignPlace.v" "" { Text "C:/Users/mannn/Desktop/Term Project/OutputUnit/SignPlace.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676871710743 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676871710743 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "outputunit/outputunit.v 1 1 " "Found 1 design units, including 1 entities, in source file outputunit/outputunit.v" { { "Info" "ISGN_ENTITY_NAME" "1 OutputUnit " "Found entity 1: OutputUnit" {  } { { "OutputUnit/OutputUnit.v" "" { Text "C:/Users/mannn/Desktop/Term Project/OutputUnit/OutputUnit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676871710744 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676871710744 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "outputunit/decimaldisplay.v 1 1 " "Found 1 design units, including 1 entities, in source file outputunit/decimaldisplay.v" { { "Info" "ISGN_ENTITY_NAME" "1 DecimalDisplay " "Found entity 1: DecimalDisplay" {  } { { "OutputUnit/DecimalDisplay.v" "" { Text "C:/Users/mannn/Desktop/Term Project/OutputUnit/DecimalDisplay.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676871710745 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676871710745 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "outputunit/complement_o.v 1 1 " "Found 1 design units, including 1 entities, in source file outputunit/complement_o.v" { { "Info" "ISGN_ENTITY_NAME" "1 Complement_O " "Found entity 1: Complement_O" {  } { { "OutputUnit/Complement_O.v" "" { Text "C:/Users/mannn/Desktop/Term Project/OutputUnit/Complement_O.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676871710746 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676871710746 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "outputunit/binarytobcd.v 2 2 " "Found 2 design units, including 2 entities, in source file outputunit/binarytobcd.v" { { "Info" "ISGN_ENTITY_NAME" "1 add3 " "Found entity 1: add3" {  } { { "OutputUnit/BinaryToBCD.v" "" { Text "C:/Users/mannn/Desktop/Term Project/OutputUnit/BinaryToBCD.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676871710747 ""} { "Info" "ISGN_ENTITY_NAME" "2 BinaryToBCD " "Found entity 2: BinaryToBCD" {  } { { "OutputUnit/BinaryToBCD.v" "" { Text "C:/Users/mannn/Desktop/Term Project/OutputUnit/BinaryToBCD.v" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676871710747 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676871710747 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "inputunit/shift_reg.v 1 1 " "Found 1 design units, including 1 entities, in source file inputunit/shift_reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 shift_reg " "Found entity 1: shift_reg" {  } { { "InputUnit/shift_reg.v" "" { Text "C:/Users/mannn/Desktop/Term Project/InputUnit/shift_reg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676871710748 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676871710748 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "inputunit/registern.v 1 1 " "Found 1 design units, including 1 entities, in source file inputunit/registern.v" { { "Info" "ISGN_ENTITY_NAME" "1 RegisterN " "Found entity 1: RegisterN" {  } { { "InputUnit/RegisterN.v" "" { Text "C:/Users/mannn/Desktop/Term Project/InputUnit/RegisterN.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676871710749 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676871710749 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "inputunit/keypad_fsm.v 1 1 " "Found 1 design units, including 1 entities, in source file inputunit/keypad_fsm.v" { { "Info" "ISGN_ENTITY_NAME" "1 keypad_fsm " "Found entity 1: keypad_fsm" {  } { { "InputUnit/keypad_fsm.v" "" { Text "C:/Users/mannn/Desktop/Term Project/InputUnit/keypad_fsm.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676871710750 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676871710750 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "inputunit/keypad_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file inputunit/keypad_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 keypad_decoder " "Found entity 1: keypad_decoder" {  } { { "InputUnit/keypad_decoder.v" "" { Text "C:/Users/mannn/Desktop/Term Project/InputUnit/keypad_decoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676871710751 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676871710751 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "inputunit/keypad_base.v 1 1 " "Found 1 design units, including 1 entities, in source file inputunit/keypad_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 keypad_base " "Found entity 1: keypad_base" {  } { { "InputUnit/keypad_base.v" "" { Text "C:/Users/mannn/Desktop/Term Project/InputUnit/keypad_base.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676871710752 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676871710752 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "inputunit/inputunit.v 1 1 " "Found 1 design units, including 1 entities, in source file inputunit/inputunit.v" { { "Info" "ISGN_ENTITY_NAME" "1 InputUnit " "Found entity 1: InputUnit" {  } { { "InputUnit/InputUnit.v" "" { Text "C:/Users/mannn/Desktop/Term Project/InputUnit/InputUnit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676871710753 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676871710753 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "inputunit/complement_i.v 1 1 " "Found 1 design units, including 1 entities, in source file inputunit/complement_i.v" { { "Info" "ISGN_ENTITY_NAME" "1 Complement_I " "Found entity 1: Complement_I" {  } { { "InputUnit/Complement_I.v" "" { Text "C:/Users/mannn/Desktop/Term Project/InputUnit/Complement_I.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676871710754 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676871710754 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "inputunit/clock_div.v 1 1 " "Found 1 design units, including 1 entities, in source file inputunit/clock_div.v" { { "Info" "ISGN_ENTITY_NAME" "1 clock_div " "Found entity 1: clock_div" {  } { { "InputUnit/clock_div.v" "" { Text "C:/Users/mannn/Desktop/Term Project/InputUnit/clock_div.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676871710755 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676871710755 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "inputunit/checkvalue.v 1 1 " "Found 1 design units, including 1 entities, in source file inputunit/checkvalue.v" { { "Info" "ISGN_ENTITY_NAME" "1 CheckValue " "Found entity 1: CheckValue" {  } { { "InputUnit/CheckValue.v" "" { Text "C:/Users/mannn/Desktop/Term Project/InputUnit/CheckValue.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676871710756 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676871710756 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "inputunit/bcd2binarysm.v 1 1 " "Found 1 design units, including 1 entities, in source file inputunit/bcd2binarysm.v" { { "Info" "ISGN_ENTITY_NAME" "1 BCD2BinarySM " "Found entity 1: BCD2BinarySM" {  } { { "InputUnit/BCD2BinarySM.v" "" { Text "C:/Users/mannn/Desktop/Term Project/InputUnit/BCD2BinarySM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676871710756 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676871710756 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "C:/Users/mannn/Desktop/Term Project/ArithmeticUnit/RegisterN.v C:/Users/mannn/Desktop/Term Project/InputUnit/RegisterN.v " "File \"C:/Users/mannn/Desktop/Term Project/ArithmeticUnit/RegisterN.v\" is a duplicate of already analyzed file \"C:/Users/mannn/Desktop/Term Project/InputUnit/RegisterN.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1676871710757 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arithmeticunit/registern.v 0 0 " "Found 0 design units, including 0 entities, in source file arithmeticunit/registern.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676871710757 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arithmeticunit/arithmeticunit.v 1 1 " "Found 1 design units, including 1 entities, in source file arithmeticunit/arithmeticunit.v" { { "Info" "ISGN_ENTITY_NAME" "1 ArithmeticUnit " "Found entity 1: ArithmeticUnit" {  } { { "ArithmeticUnit/ArithmeticUnit.v" "" { Text "C:/Users/mannn/Desktop/Term Project/ArithmeticUnit/ArithmeticUnit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676871710758 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676871710758 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arithmeticunit/addersub.v 2 2 " "Found 2 design units, including 2 entities, in source file arithmeticunit/addersub.v" { { "Info" "ISGN_ENTITY_NAME" "1 FullAdder " "Found entity 1: FullAdder" {  } { { "ArithmeticUnit/AdderSub.v" "" { Text "C:/Users/mannn/Desktop/Term Project/ArithmeticUnit/AdderSub.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676871710759 ""} { "Info" "ISGN_ENTITY_NAME" "2 AdderSub " "Found entity 2: AdderSub" {  } { { "ArithmeticUnit/AdderSub.v" "" { Text "C:/Users/mannn/Desktop/Term Project/ArithmeticUnit/AdderSub.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676871710759 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676871710759 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controlunit.v 1 1 " "Found 1 design units, including 1 entities, in source file controlunit.v" { { "Info" "ISGN_ENTITY_NAME" "1 ControlUnit " "Found entity 1: ControlUnit" {  } { { "ControlUnit.v" "" { Text "C:/Users/mannn/Desktop/Term Project/ControlUnit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676871710760 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676871710760 ""}
{ "Warning" "WSGN_SEARCH_FILE" "calculator.v 1 1 " "Using design file calculator.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Calculator " "Found entity 1: Calculator" {  } { { "calculator.v" "" { Text "C:/Users/mannn/Desktop/Term Project/calculator.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676871710801 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1676871710801 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Calculator " "Elaborating entity \"Calculator\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1676871710801 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ControlUnit ControlUnit:L0 " "Elaborating entity \"ControlUnit\" for hierarchy \"ControlUnit:L0\"" {  } { { "calculator.v" "L0" { Text "C:/Users/mannn/Desktop/Term Project/calculator.v" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676871710802 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Delay ControlUnit:L0\|Delay:L0 " "Elaborating entity \"Delay\" for hierarchy \"ControlUnit:L0\|Delay:L0\"" {  } { { "ControlUnit.v" "L0" { Text "C:/Users/mannn/Desktop/Term Project/ControlUnit.v" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676871710802 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Controller ControlUnit:L0\|Controller:L1 " "Elaborating entity \"Controller\" for hierarchy \"ControlUnit:L0\|Controller:L1\"" {  } { { "ControlUnit.v" "L1" { Text "C:/Users/mannn/Desktop/Term Project/ControlUnit.v" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676871710803 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "InputUnit InputUnit:L3 " "Elaborating entity \"InputUnit\" for hierarchy \"InputUnit:L3\"" {  } { { "calculator.v" "L3" { Text "C:/Users/mannn/Desktop/Term Project/calculator.v" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676871710804 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "keypad_base InputUnit:L3\|keypad_base:L0 " "Elaborating entity \"keypad_base\" for hierarchy \"InputUnit:L3\|keypad_base:L0\"" {  } { { "InputUnit/InputUnit.v" "L0" { Text "C:/Users/mannn/Desktop/Term Project/InputUnit/InputUnit.v" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676871710805 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_div InputUnit:L3\|keypad_base:L0\|clock_div:L0 " "Elaborating entity \"clock_div\" for hierarchy \"InputUnit:L3\|keypad_base:L0\|clock_div:L0\"" {  } { { "InputUnit/keypad_base.v" "L0" { Text "C:/Users/mannn/Desktop/Term Project/InputUnit/keypad_base.v" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676871710810 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "keypad_fsm InputUnit:L3\|keypad_base:L0\|keypad_fsm:L1 " "Elaborating entity \"keypad_fsm\" for hierarchy \"InputUnit:L3\|keypad_base:L0\|keypad_fsm:L1\"" {  } { { "InputUnit/keypad_base.v" "L1" { Text "C:/Users/mannn/Desktop/Term Project/InputUnit/keypad_base.v" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676871710810 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "keypad_decoder InputUnit:L3\|keypad_base:L0\|keypad_decoder:L2 " "Elaborating entity \"keypad_decoder\" for hierarchy \"InputUnit:L3\|keypad_base:L0\|keypad_decoder:L2\"" {  } { { "InputUnit/keypad_base.v" "L2" { Text "C:/Users/mannn/Desktop/Term Project/InputUnit/keypad_base.v" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676871710811 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_reg InputUnit:L3\|shift_reg:L1 " "Elaborating entity \"shift_reg\" for hierarchy \"InputUnit:L3\|shift_reg:L1\"" {  } { { "InputUnit/InputUnit.v" "L1" { Text "C:/Users/mannn/Desktop/Term Project/InputUnit/InputUnit.v" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676871710812 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 shift_reg.v(14) " "Verilog HDL assignment warning at shift_reg.v(14): truncated value with size 32 to match size of target (16)" {  } { { "InputUnit/shift_reg.v" "" { Text "C:/Users/mannn/Desktop/Term Project/InputUnit/shift_reg.v" 14 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1676871710813 "|Calculator|InputUnit:L3|shift_reg:L1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_reg InputUnit:L3\|shift_reg:LL1 " "Elaborating entity \"shift_reg\" for hierarchy \"InputUnit:L3\|shift_reg:LL1\"" {  } { { "InputUnit/InputUnit.v" "LL1" { Text "C:/Users/mannn/Desktop/Term Project/InputUnit/InputUnit.v" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676871710813 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 shift_reg.v(14) " "Verilog HDL assignment warning at shift_reg.v(14): truncated value with size 32 to match size of target (16)" {  } { { "InputUnit/shift_reg.v" "" { Text "C:/Users/mannn/Desktop/Term Project/InputUnit/shift_reg.v" 14 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1676871710814 "|Calculator|InputUnit:L3|shift_reg:LL1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BCD2BinarySM InputUnit:L3\|BCD2BinarySM:L2 " "Elaborating entity \"BCD2BinarySM\" for hierarchy \"InputUnit:L3\|BCD2BinarySM:L2\"" {  } { { "InputUnit/InputUnit.v" "L2" { Text "C:/Users/mannn/Desktop/Term Project/InputUnit/InputUnit.v" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676871710814 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CheckValue InputUnit:L3\|CheckValue:L3 " "Elaborating entity \"CheckValue\" for hierarchy \"InputUnit:L3\|CheckValue:L3\"" {  } { { "InputUnit/InputUnit.v" "L3" { Text "C:/Users/mannn/Desktop/Term Project/InputUnit/InputUnit.v" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676871710814 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Complement_I InputUnit:L3\|Complement_I:L4 " "Elaborating entity \"Complement_I\" for hierarchy \"InputUnit:L3\|Complement_I:L4\"" {  } { { "InputUnit/InputUnit.v" "L4" { Text "C:/Users/mannn/Desktop/Term Project/InputUnit/InputUnit.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676871710815 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Complement_I.v(13) " "Verilog HDL assignment warning at Complement_I.v(13): truncated value with size 32 to match size of target (8)" {  } { { "InputUnit/Complement_I.v" "" { Text "C:/Users/mannn/Desktop/Term Project/InputUnit/Complement_I.v" 13 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1676871710815 "|Calculator|InputUnit:L3|Complement_I:L4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ArithmeticUnit ArithmeticUnit:L5 " "Elaborating entity \"ArithmeticUnit\" for hierarchy \"ArithmeticUnit:L5\"" {  } { { "calculator.v" "L5" { Text "C:/Users/mannn/Desktop/Term Project/calculator.v" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676871710816 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegisterN ArithmeticUnit:L5\|RegisterN:registerA " "Elaborating entity \"RegisterN\" for hierarchy \"ArithmeticUnit:L5\|RegisterN:registerA\"" {  } { { "ArithmeticUnit/ArithmeticUnit.v" "registerA" { Text "C:/Users/mannn/Desktop/Term Project/ArithmeticUnit/ArithmeticUnit.v" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676871710817 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AdderSub ArithmeticUnit:L5\|AdderSub:AdderSub0 " "Elaborating entity \"AdderSub\" for hierarchy \"ArithmeticUnit:L5\|AdderSub:AdderSub0\"" {  } { { "ArithmeticUnit/ArithmeticUnit.v" "AdderSub0" { Text "C:/Users/mannn/Desktop/Term Project/ArithmeticUnit/ArithmeticUnit.v" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676871710817 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FullAdder ArithmeticUnit:L5\|AdderSub:AdderSub0\|FullAdder:Sini " "Elaborating entity \"FullAdder\" for hierarchy \"ArithmeticUnit:L5\|AdderSub:AdderSub0\|FullAdder:Sini\"" {  } { { "ArithmeticUnit/AdderSub.v" "Sini" { Text "C:/Users/mannn/Desktop/Term Project/ArithmeticUnit/AdderSub.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676871710818 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OutputUnit OutputUnit:L6 " "Elaborating entity \"OutputUnit\" for hierarchy \"OutputUnit:L6\"" {  } { { "calculator.v" "L6" { Text "C:/Users/mannn/Desktop/Term Project/calculator.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676871710820 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Complement_O OutputUnit:L6\|Complement_O:L0 " "Elaborating entity \"Complement_O\" for hierarchy \"OutputUnit:L6\|Complement_O:L0\"" {  } { { "OutputUnit/OutputUnit.v" "L0" { Text "C:/Users/mannn/Desktop/Term Project/OutputUnit/OutputUnit.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676871710821 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Complement_O.v(12) " "Verilog HDL assignment warning at Complement_O.v(12): truncated value with size 32 to match size of target (8)" {  } { { "OutputUnit/Complement_O.v" "" { Text "C:/Users/mannn/Desktop/Term Project/OutputUnit/Complement_O.v" 12 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1676871710821 "|Calculator|OutputUnit:L6|Complement_O:L0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BinaryToBCD OutputUnit:L6\|BinaryToBCD:L1 " "Elaborating entity \"BinaryToBCD\" for hierarchy \"OutputUnit:L6\|BinaryToBCD:L1\"" {  } { { "OutputUnit/OutputUnit.v" "L1" { Text "C:/Users/mannn/Desktop/Term Project/OutputUnit/OutputUnit.v" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676871710821 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add3 OutputUnit:L6\|BinaryToBCD:L1\|add3:m1 " "Elaborating entity \"add3\" for hierarchy \"OutputUnit:L6\|BinaryToBCD:L1\|add3:m1\"" {  } { { "OutputUnit/BinaryToBCD.v" "m1" { Text "C:/Users/mannn/Desktop/Term Project/OutputUnit/BinaryToBCD.v" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676871710822 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SignPlace OutputUnit:L6\|SignPlace:L2 " "Elaborating entity \"SignPlace\" for hierarchy \"OutputUnit:L6\|SignPlace:L2\"" {  } { { "OutputUnit/OutputUnit.v" "L2" { Text "C:/Users/mannn/Desktop/Term Project/OutputUnit/OutputUnit.v" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676871710823 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Switch OutputUnit:L6\|Switch:L3 " "Elaborating entity \"Switch\" for hierarchy \"OutputUnit:L6\|Switch:L3\"" {  } { { "OutputUnit/OutputUnit.v" "L3" { Text "C:/Users/mannn/Desktop/Term Project/OutputUnit/OutputUnit.v" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676871710824 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DecimalDisplay OutputUnit:L6\|DecimalDisplay:onesDisplay " "Elaborating entity \"DecimalDisplay\" for hierarchy \"OutputUnit:L6\|DecimalDisplay:onesDisplay\"" {  } { { "OutputUnit/OutputUnit.v" "onesDisplay" { Text "C:/Users/mannn/Desktop/Term Project/OutputUnit/OutputUnit.v" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676871710824 ""}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "InputUnit:L3\|keypad_base:L0\|keypad_decoder:L2\|WideOr4~0 " "Found clock multiplexer InputUnit:L3\|keypad_base:L0\|keypad_decoder:L2\|WideOr4~0" {  } { { "InputUnit/keypad_decoder.v" "" { Text "C:/Users/mannn/Desktop/Term Project/InputUnit/keypad_decoder.v" 14 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1676871711034 "|Calculator|InputUnit:L3|keypad_base:L0|keypad_decoder:L2|WideOr4~0"}  } {  } 0 19016 "Clock multiplexers are found and protected" 0 0 "Analysis & Synthesis" 0 -1 1676871711034 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "InputUnit:L3\|BCD2BinarySM:L2\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"InputUnit:L3\|BCD2BinarySM:L2\|Mult0\"" {  } { { "InputUnit/BCD2BinarySM.v" "Mult0" { Text "C:/Users/mannn/Desktop/Term Project/InputUnit/BCD2BinarySM.v" 23 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1676871711053 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1676871711053 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "InputUnit:L3\|BCD2BinarySM:L2\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"InputUnit:L3\|BCD2BinarySM:L2\|lpm_mult:Mult0\"" {  } { { "InputUnit/BCD2BinarySM.v" "" { Text "C:/Users/mannn/Desktop/Term Project/InputUnit/BCD2BinarySM.v" 23 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676871711079 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "InputUnit:L3\|BCD2BinarySM:L2\|lpm_mult:Mult0 " "Instantiated megafunction \"InputUnit:L3\|BCD2BinarySM:L2\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 4 " "Parameter \"LPM_WIDTHA\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676871711079 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 7 " "Parameter \"LPM_WIDTHB\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676871711079 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 11 " "Parameter \"LPM_WIDTHP\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676871711079 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 11 " "Parameter \"LPM_WIDTHR\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676871711079 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676871711079 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676871711079 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676871711079 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676871711079 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676871711079 ""}  } { { "InputUnit/BCD2BinarySM.v" "" { Text "C:/Users/mannn/Desktop/Term Project/InputUnit/BCD2BinarySM.v" 23 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1676871711079 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "InputUnit:L3\|BCD2BinarySM:L2\|lpm_mult:Mult0\|multcore:mult_core InputUnit:L3\|BCD2BinarySM:L2\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"InputUnit:L3\|BCD2BinarySM:L2\|lpm_mult:Mult0\|multcore:mult_core\", which is child of megafunction instantiation \"InputUnit:L3\|BCD2BinarySM:L2\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 309 5 0 } } { "InputUnit/BCD2BinarySM.v" "" { Text "C:/Users/mannn/Desktop/Term Project/InputUnit/BCD2BinarySM.v" 23 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676871711100 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "InputUnit:L3\|BCD2BinarySM:L2\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder InputUnit:L3\|BCD2BinarySM:L2\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"InputUnit:L3\|BCD2BinarySM:L2\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"InputUnit:L3\|BCD2BinarySM:L2\|lpm_mult:Mult0\"" {  } { { "multcore.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/multcore.tdf" 229 7 0 } } { "InputUnit/BCD2BinarySM.v" "" { Text "C:/Users/mannn/Desktop/Term Project/InputUnit/BCD2BinarySM.v" 23 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676871711110 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "InputUnit:L3\|BCD2BinarySM:L2\|lpm_mult:Mult0\|altshift:external_latency_ffs InputUnit:L3\|BCD2BinarySM:L2\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"InputUnit:L3\|BCD2BinarySM:L2\|lpm_mult:Mult0\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"InputUnit:L3\|BCD2BinarySM:L2\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 352 4 0 } } { "InputUnit/BCD2BinarySM.v" "" { Text "C:/Users/mannn/Desktop/Term Project/InputUnit/BCD2BinarySM.v" 23 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676871711120 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "5 " "5 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1676871711218 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "InputUnit/shift_reg.v" "" { Text "C:/Users/mannn/Desktop/Term Project/InputUnit/shift_reg.v" 20 -1 0 } } { "InputUnit/shift_reg.v" "" { Text "C:/Users/mannn/Desktop/Term Project/InputUnit/shift_reg.v" 9 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1676871711224 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1676871711224 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1676871711392 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1676871711857 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676871711857 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "454 " "Implemented 454 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Implemented 8 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1676871711892 ""} { "Info" "ICUT_CUT_TM_OPINS" "42 " "Implemented 42 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1676871711892 ""} { "Info" "ICUT_CUT_TM_LCELLS" "404 " "Implemented 404 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1676871711892 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1676871711892 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 9 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4839 " "Peak virtual memory: 4839 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1676871711906 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Feb 19 23:41:51 2023 " "Processing ended: Sun Feb 19 23:41:51 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1676871711906 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1676871711906 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:15 " "Total CPU time (on all processors): 00:00:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1676871711906 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1676871711906 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1676871712846 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1676871712847 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Feb 19 23:41:52 2023 " "Processing started: Sun Feb 19 23:41:52 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1676871712847 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1676871712847 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Calculator -c Calculator " "Command: quartus_fit --read_settings_files=off --write_settings_files=off Calculator -c Calculator" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1676871712847 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1676871712908 ""}
{ "Info" "0" "" "Project  = Calculator" {  } {  } 0 0 "Project  = Calculator" 0 0 "Fitter" 0 0 1676871712908 ""}
{ "Info" "0" "" "Revision = Calculator" {  } {  } 0 0 "Revision = Calculator" 0 0 "Fitter" 0 0 1676871712908 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1676871712960 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1676871712960 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Calculator 10M50DAF484C7G " "Selected device 10M50DAF484C7G for design \"Calculator\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1676871712965 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1676871712988 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1676871712988 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1676871713114 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1676871713118 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7G " "Device 10M08DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1676871713189 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7P " "Device 10M08DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1676871713189 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484A7G " "Device 10M16DAF484A7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1676871713189 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484C7G " "Device 10M16DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1676871713189 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7G " "Device 10M16DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1676871713189 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7P " "Device 10M16DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1676871713189 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484A7G " "Device 10M25DAF484A7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1676871713189 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484C7G " "Device 10M25DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1676871713189 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484I7G " "Device 10M25DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1676871713189 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7G " "Device 10M50DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1676871713189 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7P " "Device 10M50DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1676871713189 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484C7G " "Device 10M40DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1676871713189 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484I7G " "Device 10M40DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1676871713189 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1676871713189 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "8 " "Fitter converted 8 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TMS~ H2 " "Pin ~ALTERA_TMS~ is reserved at location H2" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TMS~ } } } { "temporary_test_loc" "" { Generic "C:/Users/mannn/Desktop/Term Project/" { { 0 { 0 ""} 0 854 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1676871713191 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TCK~ G2 " "Pin ~ALTERA_TCK~ is reserved at location G2" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TCK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/mannn/Desktop/Term Project/" { { 0 { 0 ""} 0 856 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1676871713191 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDI~ L4 " "Pin ~ALTERA_TDI~ is reserved at location L4" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDI~ } } } { "temporary_test_loc" "" { Generic "C:/Users/mannn/Desktop/Term Project/" { { 0 { 0 ""} 0 858 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1676871713191 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDO~ M5 " "Pin ~ALTERA_TDO~ is reserved at location M5" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/mannn/Desktop/Term Project/" { { 0 { 0 ""} 0 860 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1676871713191 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONFIG_SEL~ H10 " "Pin ~ALTERA_CONFIG_SEL~ is reserved at location H10" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONFIG_SEL~ } } } { "temporary_test_loc" "" { Generic "C:/Users/mannn/Desktop/Term Project/" { { 0 { 0 ""} 0 862 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1676871713191 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCONFIG~ H9 " "Pin ~ALTERA_nCONFIG~ is reserved at location H9" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCONFIG~ } } } { "temporary_test_loc" "" { Generic "C:/Users/mannn/Desktop/Term Project/" { { 0 { 0 ""} 0 864 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1676871713191 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nSTATUS~ G9 " "Pin ~ALTERA_nSTATUS~ is reserved at location G9" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nSTATUS~ } } } { "temporary_test_loc" "" { Generic "C:/Users/mannn/Desktop/Term Project/" { { 0 { 0 ""} 0 866 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1676871713191 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONF_DONE~ F8 " "Pin ~ALTERA_CONF_DONE~ is reserved at location F8" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONF_DONE~ } } } { "temporary_test_loc" "" { Generic "C:/Users/mannn/Desktop/Term Project/" { { 0 { 0 ""} 0 868 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1676871713191 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1676871713191 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1676871713191 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1676871713192 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1676871713192 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1676871713192 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1676871713192 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Calculator.sdc " "Synopsys Design Constraints File file not found: 'Calculator.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1676871713683 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1676871713683 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1676871713686 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1676871713687 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1676871713687 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN P11 (CLK7p, DIFFIO_TX_RX_B20p, DIFFOUT_B20p, High_Speed)) " "Automatically promoted node clk~input (placed in PIN P11 (CLK7p, DIFFIO_TX_RX_B20p, DIFFOUT_B20p, High_Speed))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G19 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G19" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1676871713708 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ControlUnit:L0\|Delay:L0\|btnState\[1\] " "Destination node ControlUnit:L0\|Delay:L0\|btnState\[1\]" {  } { { "Delay.v" "" { Text "C:/Users/mannn/Desktop/Term Project/Delay.v" 14 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mannn/Desktop/Term Project/" { { 0 { 0 ""} 0 303 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1676871713708 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ControlUnit:L0\|Delay:L3\|btnState\[1\] " "Destination node ControlUnit:L0\|Delay:L3\|btnState\[1\]" {  } { { "Delay.v" "" { Text "C:/Users/mannn/Desktop/Term Project/Delay.v" 14 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mannn/Desktop/Term Project/" { { 0 { 0 ""} 0 381 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1676871713708 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1676871713708 ""}  } { { "calculator.v" "" { Text "C:/Users/mannn/Desktop/Term Project/calculator.v" 3 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mannn/Desktop/Term Project/" { { 0 { 0 ""} 0 847 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1676871713708 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "InputUnit:L3\|keypad_base:L0\|valid  " "Automatically promoted node InputUnit:L3\|keypad_base:L0\|valid " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1676871713708 ""}  } { { "InputUnit/keypad_base.v" "" { Text "C:/Users/mannn/Desktop/Term Project/InputUnit/keypad_base.v" 7 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mannn/Desktop/Term Project/" { { 0 { 0 ""} 0 295 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1676871713708 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ControlUnit:L0\|Controller:L1\|state\[0\]  " "Automatically promoted node ControlUnit:L0\|Controller:L1\|state\[0\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1676871713708 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ControlUnit:L0\|Controller:L1\|Decoder0~0 " "Destination node ControlUnit:L0\|Controller:L1\|Decoder0~0" {  } { { "Controller.v" "" { Text "C:/Users/mannn/Desktop/Term Project/Controller.v" 17 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mannn/Desktop/Term Project/" { { 0 { 0 ""} 0 392 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1676871713708 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "OutputUnit:L6\|Switch:L3\|BCD\[13\]~13 " "Destination node OutputUnit:L6\|Switch:L3\|BCD\[13\]~13" {  } { { "OutputUnit/Switch.v" "" { Text "C:/Users/mannn/Desktop/Term Project/OutputUnit/Switch.v" 7 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mannn/Desktop/Term Project/" { { 0 { 0 ""} 0 431 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1676871713708 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "OutputUnit:L6\|Switch:L3\|BCD\[14\]~14 " "Destination node OutputUnit:L6\|Switch:L3\|BCD\[14\]~14" {  } { { "OutputUnit/Switch.v" "" { Text "C:/Users/mannn/Desktop/Term Project/OutputUnit/Switch.v" 7 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mannn/Desktop/Term Project/" { { 0 { 0 ""} 0 432 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1676871713708 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "OutputUnit:L6\|Switch:L3\|BCD\[15\]~15 " "Destination node OutputUnit:L6\|Switch:L3\|BCD\[15\]~15" {  } { { "OutputUnit/Switch.v" "" { Text "C:/Users/mannn/Desktop/Term Project/OutputUnit/Switch.v" 7 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mannn/Desktop/Term Project/" { { 0 { 0 ""} 0 433 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1676871713708 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "OutputUnit:L6\|Switch:L3\|BCD\[4\]~19 " "Destination node OutputUnit:L6\|Switch:L3\|BCD\[4\]~19" {  } { { "OutputUnit/Switch.v" "" { Text "C:/Users/mannn/Desktop/Term Project/OutputUnit/Switch.v" 7 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mannn/Desktop/Term Project/" { { 0 { 0 ""} 0 462 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1676871713708 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "OutputUnit:L6\|Switch:L3\|BCD\[6\]~24 " "Destination node OutputUnit:L6\|Switch:L3\|BCD\[6\]~24" {  } { { "OutputUnit/Switch.v" "" { Text "C:/Users/mannn/Desktop/Term Project/OutputUnit/Switch.v" 7 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mannn/Desktop/Term Project/" { { 0 { 0 ""} 0 469 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1676871713708 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "OutputUnit:L6\|Switch:L3\|BCD\[0\]~27 " "Destination node OutputUnit:L6\|Switch:L3\|BCD\[0\]~27" {  } { { "OutputUnit/Switch.v" "" { Text "C:/Users/mannn/Desktop/Term Project/OutputUnit/Switch.v" 7 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mannn/Desktop/Term Project/" { { 0 { 0 ""} 0 481 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1676871713708 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ControlUnit:L0\|Controller:L1\|state\[1\]~0 " "Destination node ControlUnit:L0\|Controller:L1\|state\[1\]~0" {  } { { "Controller.v" "" { Text "C:/Users/mannn/Desktop/Term Project/Controller.v" 14 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mannn/Desktop/Term Project/" { { 0 { 0 ""} 0 509 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1676871713708 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ControlUnit:L0\|Controller:L1\|nextstate~0 " "Destination node ControlUnit:L0\|Controller:L1\|nextstate~0" {  } { { "Controller.v" "" { Text "C:/Users/mannn/Desktop/Term Project/Controller.v" 8 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mannn/Desktop/Term Project/" { { 0 { 0 ""} 0 510 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1676871713708 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "OutputUnit:L6\|Switch:L3\|BCD\[10\]~28 " "Destination node OutputUnit:L6\|Switch:L3\|BCD\[10\]~28" {  } { { "OutputUnit/Switch.v" "" { Text "C:/Users/mannn/Desktop/Term Project/OutputUnit/Switch.v" 7 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mannn/Desktop/Term Project/" { { 0 { 0 ""} 0 771 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1676871713708 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1676871713708 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1676871713708 ""}  } { { "Controller.v" "" { Text "C:/Users/mannn/Desktop/Term Project/Controller.v" 14 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mannn/Desktop/Term Project/" { { 0 { 0 ""} 0 299 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1676871713708 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ControlUnit:L0\|Controller:L1\|state\[1\]  " "Automatically promoted node ControlUnit:L0\|Controller:L1\|state\[1\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1676871713709 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ControlUnit:L0\|Controller:L1\|Decoder0~0 " "Destination node ControlUnit:L0\|Controller:L1\|Decoder0~0" {  } { { "Controller.v" "" { Text "C:/Users/mannn/Desktop/Term Project/Controller.v" 17 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mannn/Desktop/Term Project/" { { 0 { 0 ""} 0 392 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1676871713709 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "OutputUnit:L6\|Switch:L3\|BCD\[13\]~13 " "Destination node OutputUnit:L6\|Switch:L3\|BCD\[13\]~13" {  } { { "OutputUnit/Switch.v" "" { Text "C:/Users/mannn/Desktop/Term Project/OutputUnit/Switch.v" 7 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mannn/Desktop/Term Project/" { { 0 { 0 ""} 0 431 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1676871713709 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "OutputUnit:L6\|Switch:L3\|BCD\[14\]~14 " "Destination node OutputUnit:L6\|Switch:L3\|BCD\[14\]~14" {  } { { "OutputUnit/Switch.v" "" { Text "C:/Users/mannn/Desktop/Term Project/OutputUnit/Switch.v" 7 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mannn/Desktop/Term Project/" { { 0 { 0 ""} 0 432 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1676871713709 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "OutputUnit:L6\|Switch:L3\|BCD\[15\]~15 " "Destination node OutputUnit:L6\|Switch:L3\|BCD\[15\]~15" {  } { { "OutputUnit/Switch.v" "" { Text "C:/Users/mannn/Desktop/Term Project/OutputUnit/Switch.v" 7 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mannn/Desktop/Term Project/" { { 0 { 0 ""} 0 433 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1676871713709 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "OutputUnit:L6\|Switch:L3\|BCD\[4\]~19 " "Destination node OutputUnit:L6\|Switch:L3\|BCD\[4\]~19" {  } { { "OutputUnit/Switch.v" "" { Text "C:/Users/mannn/Desktop/Term Project/OutputUnit/Switch.v" 7 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mannn/Desktop/Term Project/" { { 0 { 0 ""} 0 462 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1676871713709 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "OutputUnit:L6\|Switch:L3\|BCD\[6\]~24 " "Destination node OutputUnit:L6\|Switch:L3\|BCD\[6\]~24" {  } { { "OutputUnit/Switch.v" "" { Text "C:/Users/mannn/Desktop/Term Project/OutputUnit/Switch.v" 7 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mannn/Desktop/Term Project/" { { 0 { 0 ""} 0 469 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1676871713709 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "OutputUnit:L6\|Switch:L3\|BCD\[0\]~27 " "Destination node OutputUnit:L6\|Switch:L3\|BCD\[0\]~27" {  } { { "OutputUnit/Switch.v" "" { Text "C:/Users/mannn/Desktop/Term Project/OutputUnit/Switch.v" 7 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mannn/Desktop/Term Project/" { { 0 { 0 ""} 0 481 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1676871713709 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ControlUnit:L0\|Controller:L1\|state\[1\]~0 " "Destination node ControlUnit:L0\|Controller:L1\|state\[1\]~0" {  } { { "Controller.v" "" { Text "C:/Users/mannn/Desktop/Term Project/Controller.v" 14 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mannn/Desktop/Term Project/" { { 0 { 0 ""} 0 509 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1676871713709 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ControlUnit:L0\|Controller:L1\|nextstate~0 " "Destination node ControlUnit:L0\|Controller:L1\|nextstate~0" {  } { { "Controller.v" "" { Text "C:/Users/mannn/Desktop/Term Project/Controller.v" 8 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mannn/Desktop/Term Project/" { { 0 { 0 ""} 0 510 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1676871713709 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "OutputUnit:L6\|Switch:L3\|BCD\[10\]~28 " "Destination node OutputUnit:L6\|Switch:L3\|BCD\[10\]~28" {  } { { "OutputUnit/Switch.v" "" { Text "C:/Users/mannn/Desktop/Term Project/OutputUnit/Switch.v" 7 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mannn/Desktop/Term Project/" { { 0 { 0 ""} 0 771 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1676871713709 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1676871713709 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1676871713709 ""}  } { { "Controller.v" "" { Text "C:/Users/mannn/Desktop/Term Project/Controller.v" 14 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mannn/Desktop/Term Project/" { { 0 { 0 ""} 0 298 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1676871713709 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ControlUnit:L0\|Delay:L3\|pbPulse  " "Automatically promoted node ControlUnit:L0\|Delay:L3\|pbPulse " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1676871713709 ""}  } { { "Delay.v" "" { Text "C:/Users/mannn/Desktop/Term Project/Delay.v" 6 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mannn/Desktop/Term Project/" { { 0 { 0 ""} 0 380 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1676871713709 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ControlUnit:L0\|Delay:L0\|pbPulse  " "Automatically promoted node ControlUnit:L0\|Delay:L0\|pbPulse " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1676871713709 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ControlUnit:L0\|Delay:L2\|btnState\[0\] " "Destination node ControlUnit:L0\|Delay:L2\|btnState\[0\]" {  } { { "Delay.v" "" { Text "C:/Users/mannn/Desktop/Term Project/Delay.v" 14 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mannn/Desktop/Term Project/" { { 0 { 0 ""} 0 383 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1676871713709 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1676871713709 ""}  } { { "Delay.v" "" { Text "C:/Users/mannn/Desktop/Term Project/Delay.v" 6 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mannn/Desktop/Term Project/" { { 0 { 0 ""} 0 304 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1676871713709 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1676871713998 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1676871713998 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1676871713998 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1676871713999 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1676871713999 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1676871714000 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1676871714000 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1676871714000 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1676871714021 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1676871714022 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1676871714022 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1676871714096 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1676871714099 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1676871715176 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1676871715279 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1676871715296 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1676871717178 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1676871717178 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1676871717559 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "2 X33_Y22 X44_Y32 " "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X33_Y22 to location X44_Y32" {  } { { "loc" "" { Generic "C:/Users/mannn/Desktop/Term Project/" { { 1 { 0 "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X33_Y22 to location X44_Y32"} { { 12 { 0 ""} 33 22 12 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1676871718644 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1676871718644 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1676871719523 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1676871719523 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1676871719525 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.47 " "Total time spent on timing analysis during the Fitter is 0.47 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1676871719661 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1676871719668 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1676871719892 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1676871719892 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1676871720224 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1676871720907 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/mannn/Desktop/Term Project/output_files/Calculator.fit.smsg " "Generated suppressed messages file C:/Users/mannn/Desktop/Term Project/output_files/Calculator.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1676871721138 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6618 " "Peak virtual memory: 6618 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1676871721458 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Feb 19 23:42:01 2023 " "Processing ended: Sun Feb 19 23:42:01 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1676871721458 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1676871721458 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1676871721458 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1676871721458 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1676871722296 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1676871722296 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Feb 19 23:42:02 2023 " "Processing started: Sun Feb 19 23:42:02 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1676871722296 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1676871722296 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Calculator -c Calculator " "Command: quartus_asm --read_settings_files=off --write_settings_files=off Calculator -c Calculator" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1676871722296 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1676871722474 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1676871723650 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1676871723724 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4691 " "Peak virtual memory: 4691 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1676871724272 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Feb 19 23:42:04 2023 " "Processing ended: Sun Feb 19 23:42:04 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1676871724272 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1676871724272 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1676871724272 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1676871724272 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1676871724857 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1676871725198 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1676871725198 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Feb 19 23:42:05 2023 " "Processing started: Sun Feb 19 23:42:05 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1676871725198 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1676871725198 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Calculator -c Calculator " "Command: quartus_sta Calculator -c Calculator" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1676871725198 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1676871725263 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1676871725366 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1676871725366 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1676871725389 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1676871725389 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Calculator.sdc " "Synopsys Design Constraints File file not found: 'Calculator.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1676871725556 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1676871725556 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name ControlUnit:L0\|Delay:L3\|btnState\[0\] ControlUnit:L0\|Delay:L3\|btnState\[0\] " "create_clock -period 1.000 -name ControlUnit:L0\|Delay:L3\|btnState\[0\] ControlUnit:L0\|Delay:L3\|btnState\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1676871725557 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name ControlUnit:L0\|Controller:L1\|state\[0\] ControlUnit:L0\|Controller:L1\|state\[0\] " "create_clock -period 1.000 -name ControlUnit:L0\|Controller:L1\|state\[0\] ControlUnit:L0\|Controller:L1\|state\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1676871725557 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name row\[0\] row\[0\] " "create_clock -period 1.000 -name row\[0\] row\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1676871725557 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name InputUnit:L3\|keypad_base:L0\|clock_div:L0\|clk_track InputUnit:L3\|keypad_base:L0\|clock_div:L0\|clk_track " "create_clock -period 1.000 -name InputUnit:L3\|keypad_base:L0\|clock_div:L0\|clk_track InputUnit:L3\|keypad_base:L0\|clock_div:L0\|clk_track" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1676871725557 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1676871725557 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name ControlUnit:L0\|Delay:L0\|btnState\[0\] ControlUnit:L0\|Delay:L0\|btnState\[0\] " "create_clock -period 1.000 -name ControlUnit:L0\|Delay:L0\|btnState\[0\] ControlUnit:L0\|Delay:L0\|btnState\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1676871725557 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name ControlUnit:L0\|Controller:L1\|state\[1\] ControlUnit:L0\|Controller:L1\|state\[1\] " "create_clock -period 1.000 -name ControlUnit:L0\|Controller:L1\|state\[1\] ControlUnit:L0\|Controller:L1\|state\[1\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1676871725557 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1676871725557 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1676871725559 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1676871725560 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1676871725560 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1676871725566 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "Timing Analyzer" 0 0 1676871725569 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1676871725572 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -12.781 " "Worst-case setup slack is -12.781" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1676871725573 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1676871725573 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -12.781             -94.103 ControlUnit:L0\|Controller:L1\|state\[1\]  " "  -12.781             -94.103 ControlUnit:L0\|Controller:L1\|state\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1676871725573 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -12.777             -94.417 ControlUnit:L0\|Controller:L1\|state\[0\]  " "  -12.777             -94.417 ControlUnit:L0\|Controller:L1\|state\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1676871725573 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.750             -91.667 clk  " "   -6.750             -91.667 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1676871725573 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.850            -158.296 row\[0\]  " "   -4.850            -158.296 row\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1676871725573 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.111             -17.585 ControlUnit:L0\|Delay:L3\|btnState\[0\]  " "   -3.111             -17.585 ControlUnit:L0\|Delay:L3\|btnState\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1676871725573 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.039              -3.505 ControlUnit:L0\|Delay:L0\|btnState\[0\]  " "   -2.039              -3.505 ControlUnit:L0\|Delay:L0\|btnState\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1676871725573 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.890             -13.032 InputUnit:L3\|keypad_base:L0\|clock_div:L0\|clk_track  " "   -1.890             -13.032 InputUnit:L3\|keypad_base:L0\|clock_div:L0\|clk_track " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1676871725573 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1676871725573 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.916 " "Worst-case hold slack is -0.916" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1676871725576 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1676871725576 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.916             -16.508 row\[0\]  " "   -0.916             -16.508 row\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1676871725576 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.378               0.000 InputUnit:L3\|keypad_base:L0\|clock_div:L0\|clk_track  " "    0.378               0.000 InputUnit:L3\|keypad_base:L0\|clock_div:L0\|clk_track " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1676871725576 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.441               0.000 clk  " "    0.441               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1676871725576 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.041               0.000 ControlUnit:L0\|Delay:L0\|btnState\[0\]  " "    1.041               0.000 ControlUnit:L0\|Delay:L0\|btnState\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1676871725576 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.125               0.000 ControlUnit:L0\|Delay:L3\|btnState\[0\]  " "    1.125               0.000 ControlUnit:L0\|Delay:L3\|btnState\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1676871725576 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.255               0.000 ControlUnit:L0\|Controller:L1\|state\[1\]  " "    5.255               0.000 ControlUnit:L0\|Controller:L1\|state\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1676871725576 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.494               0.000 ControlUnit:L0\|Controller:L1\|state\[0\]  " "    5.494               0.000 ControlUnit:L0\|Controller:L1\|state\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1676871725576 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1676871725576 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.912 " "Worst-case recovery slack is -1.912" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1676871725579 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1676871725579 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.912             -56.459 row\[0\]  " "   -1.912             -56.459 row\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1676871725579 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1676871725579 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.097 " "Worst-case removal slack is 0.097" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1676871725581 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1676871725581 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.097               0.000 row\[0\]  " "    0.097               0.000 row\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1676871725581 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1676871725581 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1676871725585 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1676871725585 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -211.388 row\[0\]  " "   -3.000            -211.388 row\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1676871725585 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -57.717 clk  " "   -3.000             -57.717 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1676871725585 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403             -11.224 ControlUnit:L0\|Controller:L1\|state\[0\]  " "   -1.403             -11.224 ControlUnit:L0\|Controller:L1\|state\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1676871725585 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403             -11.224 ControlUnit:L0\|Controller:L1\|state\[1\]  " "   -1.403             -11.224 ControlUnit:L0\|Controller:L1\|state\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1676871725585 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403             -11.224 ControlUnit:L0\|Delay:L3\|btnState\[0\]  " "   -1.403             -11.224 ControlUnit:L0\|Delay:L3\|btnState\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1676871725585 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403             -11.224 InputUnit:L3\|keypad_base:L0\|clock_div:L0\|clk_track  " "   -1.403             -11.224 InputUnit:L3\|keypad_base:L0\|clock_div:L0\|clk_track " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1676871725585 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403              -2.806 ControlUnit:L0\|Delay:L0\|btnState\[0\]  " "   -1.403              -2.806 ControlUnit:L0\|Delay:L0\|btnState\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1676871725585 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1676871725585 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1676871725593 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1676871725609 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1676871725956 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1676871726006 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1676871726013 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -11.738 " "Worst-case setup slack is -11.738" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1676871726015 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1676871726015 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -11.738             -86.803 ControlUnit:L0\|Controller:L1\|state\[0\]  " "  -11.738             -86.803 ControlUnit:L0\|Controller:L1\|state\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1676871726015 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -11.738             -86.469 ControlUnit:L0\|Controller:L1\|state\[1\]  " "  -11.738             -86.469 ControlUnit:L0\|Controller:L1\|state\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1676871726015 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.080             -79.369 clk  " "   -6.080             -79.369 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1676871726015 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.555            -148.805 row\[0\]  " "   -4.555            -148.805 row\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1676871726015 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.818             -15.926 ControlUnit:L0\|Delay:L3\|btnState\[0\]  " "   -2.818             -15.926 ControlUnit:L0\|Delay:L3\|btnState\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1676871726015 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.966              -3.415 ControlUnit:L0\|Delay:L0\|btnState\[0\]  " "   -1.966              -3.415 ControlUnit:L0\|Delay:L0\|btnState\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1676871726015 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.668             -11.450 InputUnit:L3\|keypad_base:L0\|clock_div:L0\|clk_track  " "   -1.668             -11.450 InputUnit:L3\|keypad_base:L0\|clock_div:L0\|clk_track " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1676871726015 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1676871726015 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.772 " "Worst-case hold slack is -0.772" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1676871726019 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1676871726019 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.772             -15.939 row\[0\]  " "   -0.772             -15.939 row\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1676871726019 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.339               0.000 InputUnit:L3\|keypad_base:L0\|clock_div:L0\|clk_track  " "    0.339               0.000 InputUnit:L3\|keypad_base:L0\|clock_div:L0\|clk_track " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1676871726019 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.409               0.000 clk  " "    0.409               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1676871726019 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.921               0.000 ControlUnit:L0\|Delay:L0\|btnState\[0\]  " "    0.921               0.000 ControlUnit:L0\|Delay:L0\|btnState\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1676871726019 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.104               0.000 ControlUnit:L0\|Delay:L3\|btnState\[0\]  " "    1.104               0.000 ControlUnit:L0\|Delay:L3\|btnState\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1676871726019 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.867               0.000 ControlUnit:L0\|Controller:L1\|state\[1\]  " "    4.867               0.000 ControlUnit:L0\|Controller:L1\|state\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1676871726019 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.082               0.000 ControlUnit:L0\|Controller:L1\|state\[0\]  " "    5.082               0.000 ControlUnit:L0\|Controller:L1\|state\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1676871726019 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1676871726019 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.638 " "Worst-case recovery slack is -1.638" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1676871726022 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1676871726022 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.638             -48.202 row\[0\]  " "   -1.638             -48.202 row\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1676871726022 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1676871726022 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -0.031 " "Worst-case removal slack is -0.031" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1676871726023 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1676871726023 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.031              -0.453 row\[0\]  " "   -0.031              -0.453 row\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1676871726023 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1676871726023 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1676871726029 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1676871726029 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -196.881 row\[0\]  " "   -3.000            -196.881 row\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1676871726029 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -57.717 clk  " "   -3.000             -57.717 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1676871726029 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403             -11.224 ControlUnit:L0\|Controller:L1\|state\[0\]  " "   -1.403             -11.224 ControlUnit:L0\|Controller:L1\|state\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1676871726029 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403             -11.224 ControlUnit:L0\|Controller:L1\|state\[1\]  " "   -1.403             -11.224 ControlUnit:L0\|Controller:L1\|state\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1676871726029 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403             -11.224 ControlUnit:L0\|Delay:L3\|btnState\[0\]  " "   -1.403             -11.224 ControlUnit:L0\|Delay:L3\|btnState\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1676871726029 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403             -11.224 InputUnit:L3\|keypad_base:L0\|clock_div:L0\|clk_track  " "   -1.403             -11.224 InputUnit:L3\|keypad_base:L0\|clock_div:L0\|clk_track " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1676871726029 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403              -2.806 ControlUnit:L0\|Delay:L0\|btnState\[0\]  " "   -1.403              -2.806 ControlUnit:L0\|Delay:L0\|btnState\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1676871726029 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1676871726029 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1676871726037 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1676871726155 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1676871726157 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.402 " "Worst-case setup slack is -5.402" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1676871726158 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1676871726158 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.402             -39.576 ControlUnit:L0\|Controller:L1\|state\[1\]  " "   -5.402             -39.576 ControlUnit:L0\|Controller:L1\|state\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1676871726158 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.393             -39.651 ControlUnit:L0\|Controller:L1\|state\[0\]  " "   -5.393             -39.651 ControlUnit:L0\|Controller:L1\|state\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1676871726158 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.206             -18.374 clk  " "   -2.206             -18.374 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1676871726158 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.005             -65.215 row\[0\]  " "   -2.005             -65.215 row\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1676871726158 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.040              -5.399 ControlUnit:L0\|Delay:L3\|btnState\[0\]  " "   -1.040              -5.399 ControlUnit:L0\|Delay:L3\|btnState\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1676871726158 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.859              -3.536 InputUnit:L3\|keypad_base:L0\|clock_div:L0\|clk_track  " "   -0.859              -3.536 InputUnit:L3\|keypad_base:L0\|clock_div:L0\|clk_track " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1676871726158 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.651              -0.760 ControlUnit:L0\|Delay:L0\|btnState\[0\]  " "   -0.651              -0.760 ControlUnit:L0\|Delay:L0\|btnState\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1676871726158 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1676871726158 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.429 " "Worst-case hold slack is -0.429" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1676871726162 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1676871726162 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.429              -7.867 row\[0\]  " "   -0.429              -7.867 row\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1676871726162 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.166               0.000 InputUnit:L3\|keypad_base:L0\|clock_div:L0\|clk_track  " "    0.166               0.000 InputUnit:L3\|keypad_base:L0\|clock_div:L0\|clk_track " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1676871726162 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.167               0.000 clk  " "    0.167               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1676871726162 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.525               0.000 ControlUnit:L0\|Delay:L0\|btnState\[0\]  " "    0.525               0.000 ControlUnit:L0\|Delay:L0\|btnState\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1676871726162 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.748               0.000 ControlUnit:L0\|Delay:L3\|btnState\[0\]  " "    0.748               0.000 ControlUnit:L0\|Delay:L3\|btnState\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1676871726162 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.166               0.000 ControlUnit:L0\|Controller:L1\|state\[1\]  " "    2.166               0.000 ControlUnit:L0\|Controller:L1\|state\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1676871726162 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.266               0.000 ControlUnit:L0\|Controller:L1\|state\[0\]  " "    2.266               0.000 ControlUnit:L0\|Controller:L1\|state\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1676871726162 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1676871726162 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -0.562 " "Worst-case recovery slack is -0.562" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1676871726165 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1676871726165 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.562             -15.308 row\[0\]  " "   -0.562             -15.308 row\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1676871726165 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1676871726165 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.356 " "Worst-case removal slack is 0.356" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1676871726187 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1676871726187 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.356               0.000 row\[0\]  " "    0.356               0.000 row\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1676871726187 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1676871726187 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1676871726188 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1676871726188 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -109.567 row\[0\]  " "   -3.000            -109.567 row\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1676871726188 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -43.280 clk  " "   -3.000             -43.280 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1676871726188 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -8.000 ControlUnit:L0\|Controller:L1\|state\[0\]  " "   -1.000              -8.000 ControlUnit:L0\|Controller:L1\|state\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1676871726188 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -8.000 ControlUnit:L0\|Controller:L1\|state\[1\]  " "   -1.000              -8.000 ControlUnit:L0\|Controller:L1\|state\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1676871726188 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -8.000 ControlUnit:L0\|Delay:L3\|btnState\[0\]  " "   -1.000              -8.000 ControlUnit:L0\|Delay:L3\|btnState\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1676871726188 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -8.000 InputUnit:L3\|keypad_base:L0\|clock_div:L0\|clk_track  " "   -1.000              -8.000 InputUnit:L3\|keypad_base:L0\|clock_div:L0\|clk_track " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1676871726188 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -2.000 ControlUnit:L0\|Delay:L0\|btnState\[0\]  " "   -1.000              -2.000 ControlUnit:L0\|Delay:L0\|btnState\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1676871726188 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1676871726188 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1676871726800 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1676871726801 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 5 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4973 " "Peak virtual memory: 4973 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1676871726853 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Feb 19 23:42:06 2023 " "Processing ended: Sun Feb 19 23:42:06 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1676871726853 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1676871726853 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1676871726853 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1676871726853 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 19 s " "Quartus Prime Full Compilation was successful. 0 errors, 19 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1676871727457 ""}
