#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x26bdd70 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x26c5f30 .scope module, "tb" "tb" 3 64;
 .timescale -12 -12;
L_0x26be3f0 .functor NOT 1, L_0x26fc030, C4<0>, C4<0>, C4<0>;
L_0x26be780 .functor XOR 8, L_0x26fbcc0, L_0x26fbe10, C4<00000000>, C4<00000000>;
L_0x26beb40 .functor XOR 8, L_0x26be780, L_0x26fbf10, C4<00000000>, C4<00000000>;
v0x26fa9f0_0 .net *"_ivl_10", 7 0, L_0x26fbf10;  1 drivers
v0x26faaf0_0 .net *"_ivl_12", 7 0, L_0x26beb40;  1 drivers
v0x26fabd0_0 .net *"_ivl_2", 7 0, L_0x26fbc00;  1 drivers
v0x26fac90_0 .net *"_ivl_4", 7 0, L_0x26fbcc0;  1 drivers
v0x26fad70_0 .net *"_ivl_6", 7 0, L_0x26fbe10;  1 drivers
v0x26faea0_0 .net *"_ivl_8", 7 0, L_0x26be780;  1 drivers
v0x26faf80_0 .net "a", 7 0, v0x26bf3d0_0;  1 drivers
v0x26fb040_0 .net "b", 7 0, v0x26bf4a0_0;  1 drivers
v0x26fb100_0 .var "clk", 0 0;
v0x26fb230_0 .net "out_dut", 7 0, L_0x26fbb20;  1 drivers
v0x26fb2d0_0 .net "out_ref", 7 0, L_0x26fb940;  1 drivers
v0x26fb3a0_0 .net "sel", 0 0, v0x26f9da0_0;  1 drivers
v0x26fb440_0 .var/2u "stats1", 159 0;
v0x26fb500_0 .var/2u "strobe", 0 0;
v0x26fb5c0_0 .net "tb_match", 0 0, L_0x26fc030;  1 drivers
v0x26fb680_0 .net "tb_mismatch", 0 0, L_0x26be3f0;  1 drivers
v0x26fb740_0 .net "wavedrom_enable", 0 0, v0x26f9e70_0;  1 drivers
v0x26fb810_0 .net "wavedrom_title", 511 0, v0x26f9f60_0;  1 drivers
L_0x26fbc00 .concat [ 8 0 0 0], L_0x26fb940;
L_0x26fbcc0 .concat [ 8 0 0 0], L_0x26fb940;
L_0x26fbe10 .concat [ 8 0 0 0], L_0x26fbb20;
L_0x26fbf10 .concat [ 8 0 0 0], L_0x26fb940;
L_0x26fc030 .cmp/eeq 8, L_0x26fbc00, L_0x26beb40;
S_0x26cafc0 .scope module, "good1" "reference_module" 3 107, 3 4 0, S_0x26c5f30;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "sel";
    .port_info 1 /INPUT 8 "a";
    .port_info 2 /INPUT 8 "b";
    .port_info 3 /OUTPUT 8 "out";
v0x26be960_0 .net "a", 7 0, v0x26bf3d0_0;  alias, 1 drivers
v0x26bec50_0 .net "b", 7 0, v0x26bf4a0_0;  alias, 1 drivers
v0x26bed20_0 .net "out", 7 0, L_0x26fb940;  alias, 1 drivers
v0x26bf010_0 .net "sel", 0 0, v0x26f9da0_0;  alias, 1 drivers
L_0x26fb940 .functor MUXZ 8, v0x26bf4a0_0, v0x26bf3d0_0, v0x26f9da0_0, C4<>;
S_0x26f9570 .scope module, "stim1" "stimulus_gen" 3 101, 3 17 0, S_0x26c5f30;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "sel";
    .port_info 2 /OUTPUT 8 "a";
    .port_info 3 /OUTPUT 8 "b";
    .port_info 4 /OUTPUT 512 "wavedrom_title";
    .port_info 5 /OUTPUT 1 "wavedrom_enable";
v0x26bf3d0_0 .var "a", 7 0;
v0x26bf4a0_0 .var "b", 7 0;
v0x26f9d00_0 .net "clk", 0 0, v0x26fb100_0;  1 drivers
v0x26f9da0_0 .var "sel", 0 0;
v0x26f9e70_0 .var "wavedrom_enable", 0 0;
v0x26f9f60_0 .var "wavedrom_title", 511 0;
E_0x26cab60/0 .event negedge, v0x26f9d00_0;
E_0x26cab60/1 .event posedge, v0x26f9d00_0;
E_0x26cab60 .event/or E_0x26cab60/0, E_0x26cab60/1;
E_0x26c9e40 .event negedge, v0x26f9d00_0;
S_0x26f9880 .scope task, "wavedrom_start" "wavedrom_start" 3 30, 3 30 0, S_0x26f9570;
 .timescale -12 -12;
v0x26bf0e0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x26f9ae0 .scope task, "wavedrom_stop" "wavedrom_stop" 3 33, 3 33 0, S_0x26f9570;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x26fa0e0 .scope module, "top_module1" "top_module" 3 113, 4 1 0, S_0x26c5f30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "sel";
    .port_info 1 /INPUT 8 "a";
    .port_info 2 /INPUT 8 "b";
    .port_info 3 /OUTPUT 8 "out";
v0x26fa380_0 .net "a", 7 0, v0x26bf3d0_0;  alias, 1 drivers
v0x26fa490_0 .net "b", 7 0, v0x26bf4a0_0;  alias, 1 drivers
v0x26fa5a0_0 .net "out", 7 0, L_0x26fbb20;  alias, 1 drivers
v0x26fa660_0 .net "sel", 0 0, v0x26f9da0_0;  alias, 1 drivers
L_0x26fbb20 .functor MUXZ 8, v0x26bf3d0_0, v0x26bf4a0_0, v0x26f9da0_0, C4<>;
S_0x26fa7d0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 121, 3 121 0, S_0x26c5f30;
 .timescale -12 -12;
E_0x26ca6e0 .event anyedge, v0x26fb500_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x26fb500_0;
    %nor/r;
    %assign/vec4 v0x26fb500_0, 0;
    %wait E_0x26ca6e0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x26f9570;
T_3 ;
    %pushi/vec4 0, 0, 17;
    %split/vec4 1;
    %assign/vec4 v0x26f9da0_0, 0;
    %split/vec4 8;
    %assign/vec4 v0x26bf4a0_0, 0;
    %assign/vec4 v0x26bf3d0_0, 0;
    %wait E_0x26c9e40;
    %wait E_0x26cab60;
    %pushi/vec4 87414, 0, 17;
    %split/vec4 1;
    %assign/vec4 v0x26f9da0_0, 0;
    %split/vec4 8;
    %assign/vec4 v0x26bf4a0_0, 0;
    %assign/vec4 v0x26bf3d0_0, 0;
    %wait E_0x26cab60;
    %pushi/vec4 87414, 0, 17;
    %split/vec4 1;
    %assign/vec4 v0x26f9da0_0, 0;
    %split/vec4 8;
    %assign/vec4 v0x26bf4a0_0, 0;
    %assign/vec4 v0x26bf3d0_0, 0;
    %wait E_0x26cab60;
    %pushi/vec4 87415, 0, 17;
    %split/vec4 1;
    %assign/vec4 v0x26f9da0_0, 0;
    %split/vec4 8;
    %assign/vec4 v0x26bf4a0_0, 0;
    %assign/vec4 v0x26bf3d0_0, 0;
    %wait E_0x26cab60;
    %pushi/vec4 87414, 0, 17;
    %split/vec4 1;
    %assign/vec4 v0x26f9da0_0, 0;
    %split/vec4 8;
    %assign/vec4 v0x26bf4a0_0, 0;
    %assign/vec4 v0x26bf3d0_0, 0;
    %wait E_0x26cab60;
    %pushi/vec4 87415, 0, 17;
    %split/vec4 1;
    %assign/vec4 v0x26f9da0_0, 0;
    %split/vec4 8;
    %assign/vec4 v0x26bf4a0_0, 0;
    %assign/vec4 v0x26bf3d0_0, 0;
    %wait E_0x26cab60;
    %pushi/vec4 87415, 0, 17;
    %split/vec4 1;
    %assign/vec4 v0x26f9da0_0, 0;
    %split/vec4 8;
    %assign/vec4 v0x26bf4a0_0, 0;
    %assign/vec4 v0x26bf3d0_0, 0;
    %wait E_0x26cab60;
    %pushi/vec4 65280, 0, 16;
    %split/vec4 8;
    %assign/vec4 v0x26bf4a0_0, 0;
    %assign/vec4 v0x26bf3d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x26f9da0_0, 0;
    %wait E_0x26cab60;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x26f9da0_0, 0;
    %wait E_0x26cab60;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x26f9da0_0, 0;
    %wait E_0x26cab60;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x26f9da0_0, 0;
    %wait E_0x26cab60;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x26f9da0_0, 0;
    %wait E_0x26cab60;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x26f9da0_0, 0;
    %fork TD_tb.stim1.wavedrom_stop, S_0x26f9ae0;
    %join;
    %pushi/vec4 100, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x26cab60;
    %vpi_func 3 58 "$urandom" 32 {0 0 0};
    %pad/u 17;
    %split/vec4 1;
    %assign/vec4 v0x26f9da0_0, 0;
    %split/vec4 8;
    %assign/vec4 v0x26bf4a0_0, 0;
    %assign/vec4 v0x26bf3d0_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %vpi_call/w 3 59 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x26c5f30;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x26fb100_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x26fb500_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x26c5f30;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x26fb100_0;
    %inv;
    %store/vec4 v0x26fb100_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x26c5f30;
T_6 ;
    %vpi_call/w 3 93 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 94 "$dumpvars", 32'sb00000000000000000000000000000001, v0x26f9d00_0, v0x26fb680_0, v0x26fb3a0_0, v0x26faf80_0, v0x26fb040_0, v0x26fb2d0_0, v0x26fb230_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x26c5f30;
T_7 ;
    %load/vec4 v0x26fb440_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x26fb440_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x26fb440_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 130 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 131 "$display", "Hint: Output '%s' has no mismatches.", "out" {0 0 0};
T_7.1 ;
    %load/vec4 v0x26fb440_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x26fb440_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 133 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 134 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x26fb440_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x26fb440_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 135 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x26c5f30;
T_8 ;
    %wait E_0x26cab60;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x26fb440_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x26fb440_0, 4, 32;
    %load/vec4 v0x26fb5c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x26fb440_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 146 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x26fb440_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x26fb440_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x26fb440_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x26fb2d0_0;
    %load/vec4 v0x26fb2d0_0;
    %load/vec4 v0x26fb230_0;
    %xor;
    %load/vec4 v0x26fb2d0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x26fb440_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 150 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x26fb440_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x26fb440_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x26fb440_0, 4, 32;
T_8.4 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/bugs_mux2/bugs_mux2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/claude-3-haiku-20240307_full_feedback/can5_depth5/human/bugs_mux2/iter2/response2/top_module.sv";
