INFO: [VRFC 10-2263] Analyzing Verilog file "/home/hulu/Documents/CPU/npcpu/npcpu.srcs/sources_1/ip/MUX4T1_32_0/src/MUX4T1_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX4T1_32
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/hulu/Documents/CPU/npcpu/npcpu.srcs/sources_1/ip/MUX4T1_32_0/sim/MUX4T1_32_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX4T1_32_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/hulu/Documents/CPU/npcpu/npcpu.srcs/sources_1/ip/control_logic_0/src/PriorityEncoder_32/src/priority_encoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module priority_encoder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/hulu/Documents/CPU/npcpu/npcpu.srcs/sources_1/ip/control_logic_0/src/PriorityEncoder_32/sim/PriorityEncoder_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PriorityEncoder_32
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/hulu/Documents/CPU/npcpu/npcpu.srcs/sources_1/ip/control_logic_0/src/dist_mem_gen_0/sim/dist_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dist_mem_gen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/hulu/Documents/CPU/npcpu/npcpu.srcs/sources_1/ip/control_logic_0/src/control_logic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_logic
INFO: [VRFC 10-2458] undeclared symbol isB, assumed default net type wire [/home/hulu/Documents/CPU/npcpu/npcpu.srcs/sources_1/ip/control_logic_0/src/control_logic.v:66]
WARNING: [VRFC 10-2292] extra semicolon is not allowed here in this dialect. Use SystemVerilog mode [/home/hulu/Documents/CPU/npcpu/npcpu.srcs/sources_1/ip/control_logic_0/src/control_logic.v:67]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/hulu/Documents/CPU/npcpu/npcpu.srcs/sources_1/ip/control_logic_0/sim/control_logic_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_logic_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/hulu/Documents/CPU/npcpu/npcpu.srcs/sources_1/ip/partial_store_0/src/MUX2T1_32_0/src/MUX2T1_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2T1_32
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/hulu/Documents/CPU/npcpu/npcpu.srcs/sources_1/ip/partial_store_0/src/MUX2T1_32_0/sim/MUX2T1_32_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2T1_32_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/hulu/Documents/CPU/npcpu/npcpu.srcs/sources_1/ip/partial_store_0/src/partial_store.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module partial_store
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/hulu/Documents/CPU/npcpu/npcpu.srcs/sources_1/ip/partial_store_0/sim/partial_store_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module partial_store_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/hulu/Documents/CPU/npcpu/npcpu.srcs/sources_1/ip/partial_load_0/src/partial_load.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module partial_load
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/hulu/Documents/CPU/npcpu/npcpu.srcs/sources_1/ip/partial_load_0/sim/partial_load_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module partial_load_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/hulu/Documents/CPU/npcpu/npcpu.srcs/sources_1/ip/branch_comp_0/src/branch_comp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_comp
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/hulu/Documents/CPU/npcpu/npcpu.srcs/sources_1/ip/branch_comp_0/sim/branch_comp_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_comp_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/hulu/Documents/CPU/npcpu/npcpu.srcs/sources_1/ip/ImmGen_0/src/MUX8T1_32_0/src/MUX8T1_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX8T1_32
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/hulu/Documents/CPU/npcpu/npcpu.srcs/sources_1/ip/ImmGen_0/src/MUX8T1_32_0/sim/MUX8T1_32_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX8T1_32_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/hulu/Documents/CPU/npcpu/npcpu.srcs/sources_1/ip/ImmGen_0/src/ImmGen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ImmGen
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/hulu/Documents/CPU/npcpu/npcpu.srcs/sources_1/ip/ImmGen_0/sim/ImmGen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ImmGen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/hulu/Documents/CPU/npcpu/npcpu.srcs/sources_1/ip/ALU_0_1/src/MUX16T1_32_0/src/MUX16T1_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX16T1_32
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/hulu/Documents/CPU/npcpu/npcpu.srcs/sources_1/ip/ALU_0_1/src/MUX16T1_32_0/sim/MUX16T1_32_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX16T1_32_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/hulu/Documents/CPU/npcpu/npcpu.srcs/sources_1/ip/ALU_0_1/src/Adder32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder1
INFO: [VRFC 10-311] analyzing module CLA4
INFO: [VRFC 10-311] analyzing module Adder4
INFO: [VRFC 10-311] analyzing module Adder16
INFO: [VRFC 10-311] analyzing module Adder32
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/hulu/Documents/CPU/npcpu/npcpu.srcs/sources_1/ip/ALU_0_1/src/Comparator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Comparator
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/hulu/Documents/CPU/npcpu/npcpu.srcs/sources_1/ip/ALU_0_1/src/Mul32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HAdder
INFO: [VRFC 10-311] analyzing module Mul2
INFO: [VRFC 10-311] analyzing module Mul4
INFO: [VRFC 10-311] analyzing module Mul8
INFO: [VRFC 10-311] analyzing module Mul16
INFO: [VRFC 10-311] analyzing module Mul32
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/hulu/Documents/CPU/npcpu/npcpu.srcs/sources_1/ip/ALU_0_1/src/Sll32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sll1
INFO: [VRFC 10-311] analyzing module Sll2
INFO: [VRFC 10-311] analyzing module Sll4
INFO: [VRFC 10-311] analyzing module Sll8
INFO: [VRFC 10-311] analyzing module Sll16
INFO: [VRFC 10-311] analyzing module Sll32
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/hulu/Documents/CPU/npcpu/npcpu.srcs/sources_1/ip/ALU_0_1/src/Sra32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sra1
INFO: [VRFC 10-311] analyzing module Sra2
INFO: [VRFC 10-311] analyzing module Sra4
INFO: [VRFC 10-311] analyzing module Sra8
INFO: [VRFC 10-311] analyzing module Sra16
INFO: [VRFC 10-311] analyzing module Sra32
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/hulu/Documents/CPU/npcpu/npcpu.srcs/sources_1/ip/ALU_0_1/src/Srl32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Srl1
INFO: [VRFC 10-311] analyzing module Srl2
INFO: [VRFC 10-311] analyzing module Srl4
INFO: [VRFC 10-311] analyzing module Srl8
INFO: [VRFC 10-311] analyzing module Srl16
INFO: [VRFC 10-311] analyzing module Srl32
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/hulu/Documents/CPU/npcpu/npcpu.srcs/sources_1/ip/ALU_0_1/src/TopMul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TopMul
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/hulu/Documents/CPU/npcpu/npcpu.srcs/sources_1/ip/ALU_0_1/src/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/hulu/Documents/CPU/npcpu/npcpu.srcs/sources_1/ip/ALU_0_1/sim/ALU_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/hulu/Documents/CPU/npcpu/npcpu.srcs/sources_1/ip/RegFiles/src/Reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Reg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/hulu/Documents/CPU/npcpu/npcpu.srcs/sources_1/ip/RegFiles/sim/RegFiles.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFiles
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/hulu/Documents/CPU/npcpu/npcpu.srcs/sources_1/new/ProgramCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ProgramCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/hulu/Documents/CPU/npcpu/npcpu.srcs/sources_1/new/npcpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NPCPU
INFO: [VRFC 10-2458] undeclared symbol isJump, assumed default net type wire [/home/hulu/Documents/CPU/npcpu/npcpu.srcs/sources_1/new/npcpu.v:71]
INFO: [VRFC 10-2458] undeclared symbol isL, assumed default net type wire [/home/hulu/Documents/CPU/npcpu/npcpu.srcs/sources_1/new/npcpu.v:170]
INFO: [VRFC 10-2458] undeclared symbol isS, assumed default net type wire [/home/hulu/Documents/CPU/npcpu/npcpu.srcs/sources_1/new/npcpu.v:171]
INFO: [VRFC 10-2458] undeclared symbol isJ, assumed default net type wire [/home/hulu/Documents/CPU/npcpu/npcpu.srcs/sources_1/new/npcpu.v:172]
INFO: [VRFC 10-2458] undeclared symbol isI, assumed default net type wire [/home/hulu/Documents/CPU/npcpu/npcpu.srcs/sources_1/new/npcpu.v:173]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/hulu/Documents/CPU/npcpu/npcpu.srcs/sim_1/new/tb_npcpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_npcpu
