  **** HLS Build v2025.1 6135595
INFO: [HLS 200-2005] Using work_dir C:/Users/arisi/Documents/VitisWorkspace/VggHLS_new/Tl_ModelNew/Tl_ModelNew 
INFO: [HLS 200-2176] Writing Vitis IDE component file C:/Users/arisi/Documents/VitisWorkspace/VggHLS_new/Tl_ModelNew/Tl_ModelNew/vitis-comp.json
INFO: [HLS 200-10] Creating and opening component 'C:/Users/arisi/Documents/VitisWorkspace/VggHLS_new/Tl_ModelNew/Tl_ModelNew'.
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-2174] Applying component config ini file C:/Users/arisi/Documents/VitisWorkspace/VggHLS_new/Tl_ModelNew/hls_config.cfg
INFO: [HLS 200-1465] Applying config ini 'syn.file=../src_files/src_files/Main_Code.cpp' from C:/Users/arisi/Documents/VitisWorkspace/VggHLS_new/Tl_ModelNew/hls_config.cfg(7)
INFO: [HLS 200-10] Adding design file 'C:/Users/arisi/Documents/VitisWorkspace/VggHLS_new/src_files/src_files/Main_Code.cpp' to the project
INFO: [HLS 200-1465] Applying config ini 'tb.file=../src_files/src_files/Auxiliary_Calculations.cpp' from C:/Users/arisi/Documents/VitisWorkspace/VggHLS_new/Tl_ModelNew/hls_config.cfg(9)
INFO: [HLS 200-10] Adding test bench file 'C:/Users/arisi/Documents/VitisWorkspace/VggHLS_new/src_files/src_files/Auxiliary_Calculations.cpp' to the project
INFO: [HLS 200-1465] Applying config ini 'tb.file=../src_files/src_files/main_tb.cpp' from C:/Users/arisi/Documents/VitisWorkspace/VggHLS_new/Tl_ModelNew/hls_config.cfg(10)
INFO: [HLS 200-10] Adding test bench file 'C:/Users/arisi/Documents/VitisWorkspace/VggHLS_new/src_files/src_files/main_tb.cpp' to the project
INFO: [HLS 200-1465] Applying config ini 'tb.file=../src_files/src_files/tb_Buf2Pe.cpp' from C:/Users/arisi/Documents/VitisWorkspace/VggHLS_new/Tl_ModelNew/hls_config.cfg(11)
INFO: [HLS 200-10] Adding test bench file 'C:/Users/arisi/Documents/VitisWorkspace/VggHLS_new/src_files/src_files/tb_Buf2Pe.cpp' to the project
INFO: [HLS 200-1465] Applying config ini 'tb.file=../src_files/src_files/tb_Dfl_ControlLogic.cpp' from C:/Users/arisi/Documents/VitisWorkspace/VggHLS_new/Tl_ModelNew/hls_config.cfg(12)
INFO: [HLS 200-10] Adding test bench file 'C:/Users/arisi/Documents/VitisWorkspace/VggHLS_new/src_files/src_files/tb_Dfl_ControlLogic.cpp' to the project
INFO: [HLS 200-1465] Applying config ini 'tb.file=../src_files/src_files/tb_fcLayer.cpp' from C:/Users/arisi/Documents/VitisWorkspace/VggHLS_new/Tl_ModelNew/hls_config.cfg(13)
INFO: [HLS 200-10] Adding test bench file 'C:/Users/arisi/Documents/VitisWorkspace/VggHLS_new/src_files/src_files/tb_fcLayer.cpp' to the project
INFO: [HLS 200-1465] Applying config ini 'tb.file=../src_files/src_files/tb_gap.cpp' from C:/Users/arisi/Documents/VitisWorkspace/VggHLS_new/Tl_ModelNew/hls_config.cfg(14)
INFO: [HLS 200-10] Adding test bench file 'C:/Users/arisi/Documents/VitisWorkspace/VggHLS_new/src_files/src_files/tb_gap.cpp' to the project
INFO: [HLS 200-1465] Applying config ini 'tb.file=../src_files/src_files/tb_loadbin.cpp' from C:/Users/arisi/Documents/VitisWorkspace/VggHLS_new/Tl_ModelNew/hls_config.cfg(15)
INFO: [HLS 200-10] Adding test bench file 'C:/Users/arisi/Documents/VitisWorkspace/VggHLS_new/src_files/src_files/tb_loadbin.cpp' to the project
INFO: [HLS 200-1465] Applying config ini 'tb.file=../src_files/src_files/tb_maxPool.cpp' from C:/Users/arisi/Documents/VitisWorkspace/VggHLS_new/Tl_ModelNew/hls_config.cfg(16)
INFO: [HLS 200-10] Adding test bench file 'C:/Users/arisi/Documents/VitisWorkspace/VggHLS_new/src_files/src_files/tb_maxPool.cpp' to the project
INFO: [HLS 200-1465] Applying config ini 'tb.file=../src_files/src_files/tb_Mem2Buf.cpp' from C:/Users/arisi/Documents/VitisWorkspace/VggHLS_new/Tl_ModelNew/hls_config.cfg(17)
INFO: [HLS 200-10] Adding test bench file 'C:/Users/arisi/Documents/VitisWorkspace/VggHLS_new/src_files/src_files/tb_Mem2Buf.cpp' to the project
INFO: [HLS 200-1465] Applying config ini 'tb.file=../src_files/src_files/tb_parameters.cpp' from C:/Users/arisi/Documents/VitisWorkspace/VggHLS_new/Tl_ModelNew/hls_config.cfg(18)
INFO: [HLS 200-10] Adding test bench file 'C:/Users/arisi/Documents/VitisWorkspace/VggHLS_new/src_files/src_files/tb_parameters.cpp' to the project
INFO: [HLS 200-1465] Applying config ini 'tb.file=../src_files/src_files/tb_Top.cpp' from C:/Users/arisi/Documents/VitisWorkspace/VggHLS_new/Tl_ModelNew/hls_config.cfg(19)
INFO: [HLS 200-10] Adding test bench file 'C:/Users/arisi/Documents/VitisWorkspace/VggHLS_new/src_files/src_files/tb_Top.cpp' to the project
INFO: [HLS 200-1465] Applying config ini 'syn.top=tlModelTop' from C:/Users/arisi/Documents/VitisWorkspace/VggHLS_new/Tl_ModelNew/hls_config.cfg(8)
INFO: [HLS 200-1465] Applying config ini 'flow_target=vivado' from C:/Users/arisi/Documents/VitisWorkspace/VggHLS_new/Tl_ModelNew/hls_config.cfg(4)
INFO: [HLS 200-1505] Using flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-1465] Applying config ini 'part=xcvu3p-ffvc1517-3-e' from C:/Users/arisi/Documents/VitisWorkspace/VggHLS_new/Tl_ModelNew/hls_config.cfg(1)
INFO: [HLS 200-1611] Setting target device to 'xcvu3p-ffvc1517-3-e'
INFO: [HLS 200-1465] Applying config ini 'package.output.format=ip_catalog' from C:/Users/arisi/Documents/VitisWorkspace/VggHLS_new/Tl_ModelNew/hls_config.cfg(5)
INFO: [HLS 200-2176] Writing Vitis IDE component file C:/Users/arisi/Documents/VitisWorkspace/VggHLS_new/Tl_ModelNew/Tl_ModelNew/vitis-comp.json
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 1 seconds. CPU system time: 4 seconds. Elapsed time: 9.164 seconds; current allocated memory: 153.535 MB.
INFO: [HLS 200-10] Analyzing design file '../src_files/src_files/Main_Code.cpp' ... 
WARNING: [HLS 207-5292] unused parameter 'loop_limit' (../src_files/src_files/Main_Code.cpp:1200:7)
WARNING: [HLS 207-5292] unused parameter 'OfMap' (../src_files/src_files/Main_Code.cpp:1289:14)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 15.238 seconds; current allocated memory: 187.895 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 86,443 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details (C:/Users/arisi/Documents/VitisWorkspace/VggHLS_new/Tl_ModelNew/Tl_ModelNew/hls/syn/report/csynth_design_size.rpt:2)
WARNING: [HLS 200-1995] There were 230,737 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details (C:/Users/arisi/Documents/VitisWorkspace/VggHLS_new/Tl_ModelNew/Tl_ModelNew/hls/syn/report/csynth_design_size.rpt:2)
WARNING: [HLS 200-1995] There were 160,538 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details (C:/Users/arisi/Documents/VitisWorkspace/VggHLS_new/Tl_ModelNew/Tl_ModelNew/hls/syn/report/csynth_design_size.rpt:2)
WARNING: [HLS 200-1995] There were 159,122 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details (C:/Users/arisi/Documents/VitisWorkspace/VggHLS_new/Tl_ModelNew/Tl_ModelNew/hls/syn/report/csynth_design_size.rpt:2)
WARNING: [HLS 200-1995] There were 157,166 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details (C:/Users/arisi/Documents/VitisWorkspace/VggHLS_new/Tl_ModelNew/Tl_ModelNew/hls/syn/report/csynth_design_size.rpt:2)
WARNING: [HLS 200-1995] There were 472,268 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details (C:/Users/arisi/Documents/VitisWorkspace/VggHLS_new/Tl_ModelNew/Tl_ModelNew/hls/syn/report/csynth_design_size.rpt:2)
WARNING: [HLS 200-1995] There were 250,774 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details (C:/Users/arisi/Documents/VitisWorkspace/VggHLS_new/Tl_ModelNew/Tl_ModelNew/hls/syn/report/csynth_design_size.rpt:2)
WARNING: [HLS 200-1995] There were 250,774 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details (C:/Users/arisi/Documents/VitisWorkspace/VggHLS_new/Tl_ModelNew/Tl_ModelNew/hls/syn/report/csynth_design_size.rpt:2)
WARNING: [HLS 200-1995] There were 250,774 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details (C:/Users/arisi/Documents/VitisWorkspace/VggHLS_new/Tl_ModelNew/Tl_ModelNew/hls/syn/report/csynth_design_size.rpt:2)
WARNING: [HLS 200-1995] There were 264,520 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details (C:/Users/arisi/Documents/VitisWorkspace/VggHLS_new/Tl_ModelNew/Tl_ModelNew/hls/syn/report/csynth_design_size.rpt:2)
WARNING: [HLS 200-1995] There were 262,516 instructions in the design after the 'Performance' phase of compilation. See the Design Size Report for more details (C:/Users/arisi/Documents/VitisWorkspace/VggHLS_new/Tl_ModelNew/Tl_ModelNew/hls/syn/report/csynth_design_size.rpt:2)
WARNING: [HLS 200-1995] There were 251,638 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details (C:/Users/arisi/Documents/VitisWorkspace/VggHLS_new/Tl_ModelNew/Tl_ModelNew/hls/syn/report/csynth_design_size.rpt:2)
WARNING: [HLS 200-1995] There were 250,836 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details (C:/Users/arisi/Documents/VitisWorkspace/VggHLS_new/Tl_ModelNew/Tl_ModelNew/hls/syn/report/csynth_design_size.rpt:2)
WARNING: [HLS 200-1995] There were 250,645 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details (C:/Users/arisi/Documents/VitisWorkspace/VggHLS_new/Tl_ModelNew/Tl_ModelNew/hls/syn/report/csynth_design_size.rpt:2)
WARNING: [HLS 200-1995] There were 251,287 instructions in the design after the 'HW Transforms' phase of compilation. See the Design Size Report for more details (C:/Users/arisi/Documents/VitisWorkspace/VggHLS_new/Tl_ModelNew/Tl_ModelNew/hls/syn/report/csynth_design_size.rpt:2)
WARNING: [HLS 200-1995] There were 243,292 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details (C:/Users/arisi/Documents/VitisWorkspace/VggHLS_new/Tl_ModelNew/Tl_ModelNew/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 214-131] Inlining function 'InBuf2Pe(int, int, int, int, int, int, ap_int<32> (*) [12800][7], ap_int<32> (*) [7], hls::stream<ap_int<32>, 4> (*) [7])' into 'InBuf2Pe_wrapper(int, int, int, int, int, int, ap_int<32> (*) [12800][7], ap_int<32> (*) [7])' (../src_files/src_files/Main_Code.cpp:211:2)
INFO: [HLS 214-131] Inlining function 'Pe(ap_int<32> (*) [7], ap_int<32>*, ap_int<32> (*) [7][7])' into 'wndClc_Dfl(int, int, int, int, int, int, ap_int<32> (*) [12800][7], ap_int<32> (*) [8], ap_int<32> (*) [7][7])' (../src_files/src_files/Main_Code.cpp:483:3)
INFO: [HLS 214-131] Inlining function 'WtBuf2Pe(ap_int<32> (*) [8], int, ap_int<32>*)' into 'wndClc_Dfl(int, int, int, int, int, int, ap_int<32> (*) [12800][7], ap_int<32> (*) [8], ap_int<32> (*) [7][7])' (../src_files/src_files/Main_Code.cpp:482:3)
INFO: [HLS 214-131] Inlining function 'InBuf2Pe_wrapper(int, int, int, int, int, int, ap_int<32> (*) [12800][7], ap_int<32> (*) [7])' into 'wndClc_Dfl(int, int, int, int, int, int, ap_int<32> (*) [12800][7], ap_int<32> (*) [8], ap_int<32> (*) [7][7])' (../src_files/src_files/Main_Code.cpp:474:3)
INFO: [HLS 214-131] Inlining function 'WtBuf2Pe_ctrl(int, int*)' into 'wndClc_Dfl(int, int, int, int, int, int, ap_int<32> (*) [12800][7], ap_int<32> (*) [8], ap_int<32> (*) [7][7])' (../src_files/src_files/Main_Code.cpp:472:3)
INFO: [HLS 214-131] Inlining function 'InBuf2Pe_ctrl(int, int, int, int*, int*, int*, int*, int*, int*)' into 'wndClc_Dfl(int, int, int, int, int, int, ap_int<32> (*) [12800][7], ap_int<32> (*) [8], ap_int<32> (*) [7][7])' (../src_files/src_files/Main_Code.cpp:466:2)
INFO: [HLS 214-131] Inlining function 'ReLu(ap_int<32>, ap_int<32>*)' into 'bias_ReLu(int, int, ap_int<32>*, ap_int<32> (*) [7], ap_int<32> (*) [7])' (../src_files/src_files/Main_Code.cpp:47:4)
INFO: [HLS 214-131] Inlining function 'wndClc_ctrl(int, int, int, int, int*)' into 'tileClc_Dfl(int, int, int, int, int, int, int, int, int, int, int, int, int, int, ap_int<32> (*) [12800][7], ap_int<32> (*) [8], ap_int<32>*, ap_int<32> (*) [28672][7])' (../src_files/src_files/Main_Code.cpp:796:3)
INFO: [HLS 214-131] Inlining function 'Pe2Buf(int, int, int, int, int, int, int, int, ap_int<32> (*) [7][7], ap_int<32>*, ap_int<32> (*) [28672][7])' into 'tileClc_Dfl(int, int, int, int, int, int, int, int, int, int, int, int, int, int, ap_int<32> (*) [12800][7], ap_int<32> (*) [8], ap_int<32>*, ap_int<32> (*) [28672][7])' (../src_files/src_files/Main_Code.cpp:800:3)
INFO: [HLS 214-131] Inlining function 'wndClc_Dfl(int, int, int, int, int, int, ap_int<32> (*) [12800][7], ap_int<32> (*) [8], ap_int<32> (*) [7][7])' into 'tileClc_Dfl(int, int, int, int, int, int, int, int, int, int, int, int, int, int, ap_int<32> (*) [12800][7], ap_int<32> (*) [8], ap_int<32>*, ap_int<32> (*) [28672][7])' (../src_files/src_files/Main_Code.cpp:797:3)
INFO: [HLS 214-131] Inlining function 'tileClc_Dfl(int, int, int, int, int, int, int, int, int, int, int, int, int, int, ap_int<32> (*) [12800][7], ap_int<32> (*) [8], ap_int<32>*, ap_int<32> (*) [28672][7])' into 'tileClc(int, ap_int<32> (*) [12800][7], ap_int<32> (*) [8], ap_int<32>*, ap_int<32> (*) [28672][7])' (../src_files/src_files/Main_Code.cpp:737:3)
INFO: [HLS 214-291] Loop 'loop_InBuf2Pe_rdPx_Poy_2' is marked as complete unroll implied by the pipeline pragma (../src_files/src_files/Main_Code.cpp:249:29)
INFO: [HLS 214-291] Loop 'loop_InBuf2Pe_rdPx_Poy' is marked as complete unroll implied by the pipeline pragma (../src_files/src_files/Main_Code.cpp:240:27)
INFO: [HLS 214-291] Loop 'loop_InBuf2Pe_rdPx_Pox' is marked as complete unroll implied by the pipeline pragma (../src_files/src_files/Main_Code.cpp:242:26)
INFO: [HLS 214-291] Loop 'loop_InBuf2Pe_wrReg_Poy_3' is marked as complete unroll implied by the pipeline pragma (../src_files/src_files/Main_Code.cpp:279:30)
INFO: [HLS 214-291] Loop 'loop_InBuf2Pe_wrReg_Pox_3' is marked as complete unroll implied by the pipeline pragma (../src_files/src_files/Main_Code.cpp:281:29)
INFO: [HLS 214-291] Loop 'loop_InBuf2Pe_wrReg_Poy_2' is marked as complete unroll implied by the pipeline pragma (../src_files/src_files/Main_Code.cpp:268:31)
INFO: [HLS 214-291] Loop 'loop_InBuf2Pe_wrReg_Pox_2' is marked as complete unroll implied by the pipeline pragma (../src_files/src_files/Main_Code.cpp:270:29)
INFO: [HLS 214-291] Loop 'loop_InBuf2Pe_wrReg_Poy' is marked as complete unroll implied by the pipeline pragma (../src_files/src_files/Main_Code.cpp:259:29)
INFO: [HLS 214-291] Loop 'loop_InBuf2Pe_wrReg_Pox' is marked as complete unroll implied by the pipeline pragma (../src_files/src_files/Main_Code.cpp:261:27)
INFO: [HLS 214-291] Loop 'loop_InBuf2Pe_wrReg_Pox_5' is marked as complete unroll implied by the pipeline pragma (../src_files/src_files/Main_Code.cpp:296:30)
INFO: [HLS 214-291] Loop 'loop_InBuf2Pe_wrReg_Pox_4' is marked as complete unroll implied by the pipeline pragma (../src_files/src_files/Main_Code.cpp:290:30)
INFO: [HLS 214-291] Loop 'loop_InBuf2Pe_out_Poy' is marked as complete unroll implied by the pipeline pragma (../src_files/src_files/Main_Code.cpp:304:25)
INFO: [HLS 214-291] Loop 'loop_InBuf2Pe_out_Pox' is marked as complete unroll implied by the pipeline pragma (../src_files/src_files/Main_Code.cpp:306:25)
INFO: [HLS 214-291] Loop 'loop_InBuf2Pe_wrFIFO_Poy' is marked as complete unroll implied by the pipeline pragma (../src_files/src_files/Main_Code.cpp:322:28)
INFO: [HLS 214-291] Loop 'loop_InBuf2Pe_wrFIFO_Pox' is marked as complete unroll implied by the pipeline pragma (../src_files/src_files/Main_Code.cpp:324:28)
INFO: [HLS 214-291] Loop 'loop_WtBuf2Pe' is marked as complete unroll implied by the pipeline pragma (../src_files/src_files/Main_Code.cpp:361:17)
INFO: [HLS 214-291] Loop 'loop_Pe_Pof_MAC' is marked as complete unroll implied by the pipeline pragma (../src_files/src_files/Main_Code.cpp:94:19)
INFO: [HLS 214-291] Loop 'loop_Pe_Poy_MAC' is marked as complete unroll implied by the pipeline pragma (../src_files/src_files/Main_Code.cpp:96:19)
INFO: [HLS 214-291] Loop 'loop_Pe_Pox_MAC' is marked as complete unroll implied by the pipeline pragma (../src_files/src_files/Main_Code.cpp:98:19)
INFO: [HLS 214-291] Loop 'loop_Pe2Buf_OutBufNum_Load' is marked as complete unroll implied by the pipeline pragma (../src_files/src_files/Main_Code.cpp:629:30)
INFO: [HLS 214-291] Loop 'loop_Pe2Buf_Pox_Load' is marked as complete unroll implied by the pipeline pragma (../src_files/src_files/Main_Code.cpp:631:24)
INFO: [HLS 214-291] Loop 'loop_Pe2Buf_OutBufNum_Store' is marked as complete unroll implied by the pipeline pragma (../src_files/src_files/Main_Code.cpp:643:33)
INFO: [HLS 214-291] Loop 'loop_Pe2Buf_Pox_Store' is marked as complete unroll implied by the pipeline pragma (../src_files/src_files/Main_Code.cpp:645:25)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_38_1' is marked as complete unroll implied by the pipeline pragma (../src_files/src_files/Main_Code.cpp:38:19)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_40_2' is marked as complete unroll implied by the pipeline pragma (../src_files/src_files/Main_Code.cpp:40:19)
INFO: [HLS 214-186] Unrolling loop 'loop_init_Pof_MAC' (../src_files/src_files/Main_Code.cpp:426:21) in function 'tileClc' completely with a factor of 8 (../src_files/src_files/Main_Code.cpp:688:0)
INFO: [HLS 214-186] Unrolling loop 'loop_init_Poy_MAC' (../src_files/src_files/Main_Code.cpp:428:21) in function 'tileClc' completely with a factor of 7 (../src_files/src_files/Main_Code.cpp:688:0)
INFO: [HLS 214-186] Unrolling loop 'loop_init_Pox_MAC' (../src_files/src_files/Main_Code.cpp:430:21) in function 'tileClc' completely with a factor of 7 (../src_files/src_files/Main_Code.cpp:688:0)
INFO: [HLS 214-186] Unrolling loop 'loop_InBuf2Pe_rdPx_Poy_2' (../src_files/src_files/Main_Code.cpp:249:29) in function 'tileClc' completely with a factor of 7 (../src_files/src_files/Main_Code.cpp:688:0)
INFO: [HLS 214-186] Unrolling loop 'loop_InBuf2Pe_rdPx_Poy' (../src_files/src_files/Main_Code.cpp:240:27) in function 'tileClc' completely with a factor of 7 (../src_files/src_files/Main_Code.cpp:688:0)
INFO: [HLS 214-186] Unrolling loop 'loop_InBuf2Pe_rdPx_Pox' (../src_files/src_files/Main_Code.cpp:242:26) in function 'tileClc' completely with a factor of 7 (../src_files/src_files/Main_Code.cpp:688:0)
INFO: [HLS 214-186] Unrolling loop 'loop_InBuf2Pe_wrReg_Poy_3' (../src_files/src_files/Main_Code.cpp:279:30) in function 'tileClc' completely with a factor of 6 (../src_files/src_files/Main_Code.cpp:688:0)
INFO: [HLS 214-186] Unrolling loop 'loop_InBuf2Pe_wrReg_Pox_3' (../src_files/src_files/Main_Code.cpp:281:29) in function 'tileClc' completely with a factor of 7 (../src_files/src_files/Main_Code.cpp:688:0)
INFO: [HLS 214-186] Unrolling loop 'loop_InBuf2Pe_wrReg_Poy_2' (../src_files/src_files/Main_Code.cpp:268:31) in function 'tileClc' completely with a factor of 6 (../src_files/src_files/Main_Code.cpp:688:0)
INFO: [HLS 214-186] Unrolling loop 'loop_InBuf2Pe_wrReg_Pox_2' (../src_files/src_files/Main_Code.cpp:270:29) in function 'tileClc' completely with a factor of 6 (../src_files/src_files/Main_Code.cpp:688:0)
INFO: [HLS 214-186] Unrolling loop 'loop_InBuf2Pe_wrReg_Poy' (../src_files/src_files/Main_Code.cpp:259:29) in function 'tileClc' completely with a factor of 6 (../src_files/src_files/Main_Code.cpp:688:0)
INFO: [HLS 214-186] Unrolling loop 'loop_InBuf2Pe_wrReg_Pox' (../src_files/src_files/Main_Code.cpp:261:27) in function 'tileClc' completely with a factor of 7 (../src_files/src_files/Main_Code.cpp:688:0)
INFO: [HLS 214-186] Unrolling loop 'loop_InBuf2Pe_wrReg_Pox_5' (../src_files/src_files/Main_Code.cpp:296:30) in function 'tileClc' completely with a factor of 6 (../src_files/src_files/Main_Code.cpp:688:0)
INFO: [HLS 214-186] Unrolling loop 'loop_InBuf2Pe_wrReg_Pox_4' (../src_files/src_files/Main_Code.cpp:290:30) in function 'tileClc' completely with a factor of 7 (../src_files/src_files/Main_Code.cpp:688:0)
INFO: [HLS 214-186] Unrolling loop 'loop_InBuf2Pe_out_Poy' (../src_files/src_files/Main_Code.cpp:304:25) in function 'tileClc' completely with a factor of 7 (../src_files/src_files/Main_Code.cpp:688:0)
INFO: [HLS 214-186] Unrolling loop 'loop_InBuf2Pe_out_Pox' (../src_files/src_files/Main_Code.cpp:306:25) in function 'tileClc' completely with a factor of 7 (../src_files/src_files/Main_Code.cpp:688:0)
INFO: [HLS 214-186] Unrolling loop 'loop_InBuf2Pe_wrFIFO_Poy' (../src_files/src_files/Main_Code.cpp:322:28) in function 'tileClc' completely with a factor of 6 (../src_files/src_files/Main_Code.cpp:688:0)
INFO: [HLS 214-186] Unrolling loop 'loop_InBuf2Pe_wrFIFO_Pox' (../src_files/src_files/Main_Code.cpp:324:28) in function 'tileClc' completely with a factor of 7 (../src_files/src_files/Main_Code.cpp:688:0)
INFO: [HLS 214-186] Unrolling loop 'loop_WtBuf2Pe' (../src_files/src_files/Main_Code.cpp:361:17) in function 'tileClc' completely with a factor of 8 (../src_files/src_files/Main_Code.cpp:688:0)
INFO: [HLS 214-186] Unrolling loop 'loop_Pe_Pof_MAC' (../src_files/src_files/Main_Code.cpp:94:19) in function 'tileClc' completely with a factor of 8 (../src_files/src_files/Main_Code.cpp:688:0)
INFO: [HLS 214-186] Unrolling loop 'loop_Pe_Poy_MAC' (../src_files/src_files/Main_Code.cpp:96:19) in function 'tileClc' completely with a factor of 7 (../src_files/src_files/Main_Code.cpp:688:0)
INFO: [HLS 214-186] Unrolling loop 'loop_Pe_Pox_MAC' (../src_files/src_files/Main_Code.cpp:98:19) in function 'tileClc' completely with a factor of 7 (../src_files/src_files/Main_Code.cpp:688:0)
INFO: [HLS 214-186] Unrolling loop 'loop_read_Pof_MAC' (../src_files/src_files/Main_Code.cpp:485:21) in function 'tileClc' completely with a factor of 8 (../src_files/src_files/Main_Code.cpp:688:0)
INFO: [HLS 214-186] Unrolling loop 'loop_read_Poy_MAC' (../src_files/src_files/Main_Code.cpp:487:21) in function 'tileClc' completely with a factor of 7 (../src_files/src_files/Main_Code.cpp:688:0)
INFO: [HLS 214-186] Unrolling loop 'loop_read_Pox_MAC' (../src_files/src_files/Main_Code.cpp:489:21) in function 'tileClc' completely with a factor of 7 (../src_files/src_files/Main_Code.cpp:688:0)
INFO: [HLS 214-186] Unrolling loop 'loop_Pe2Buf_OutBufNum_Load' (../src_files/src_files/Main_Code.cpp:629:30) in function 'tileClc' completely with a factor of 2 (../src_files/src_files/Main_Code.cpp:688:0)
INFO: [HLS 214-186] Unrolling loop 'loop_Pe2Buf_Pox_Load' (../src_files/src_files/Main_Code.cpp:631:24) in function 'tileClc' completely with a factor of 7 (../src_files/src_files/Main_Code.cpp:688:0)
INFO: [HLS 214-186] Unrolling loop 'loop_Pe2Buf_OutBufNum_Store' (../src_files/src_files/Main_Code.cpp:643:33) in function 'tileClc' completely with a factor of 2 (../src_files/src_files/Main_Code.cpp:688:0)
INFO: [HLS 214-186] Unrolling loop 'loop_Pe2Buf_Pox_Store' (../src_files/src_files/Main_Code.cpp:645:25) in function 'tileClc' completely with a factor of 7 (../src_files/src_files/Main_Code.cpp:688:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_38_1' (../src_files/src_files/Main_Code.cpp:38:19) in function 'bias_ReLu' completely with a factor of 2 (../src_files/src_files/Main_Code.cpp:21:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_40_2' (../src_files/src_files/Main_Code.cpp:40:19) in function 'bias_ReLu' completely with a factor of 7 (../src_files/src_files/Main_Code.cpp:21:0)
WARNING: [HLS 214-366] Duplicating function 'fcLayer(ap_int<32>*, ap_int<32>*, int, int, int, ap_int<32>*)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (../src_files/src_files/Main_Code.cpp:1408:2)
INFO: [HLS 214-178] Inlining function 'fcLayer(ap_int<32>*, ap_int<32>*, int, int, int, ap_int<32>*)' into 'fcLayersOF(ap_int<32>*, ap_int<32>*, ap_int<32>*)' (../src_files/src_files/Main_Code.cpp:1395:0)
INFO: [HLS 214-178] Inlining function 'fcLayer(ap_int<32>*, ap_int<32>*, int, int, int, ap_int<32>*) (.162)' into 'fcLayersOF(ap_int<32>*, ap_int<32>*, ap_int<32>*)' (../src_files/src_files/Main_Code.cpp:1395:0)
INFO: [HLS 214-178] Inlining function 'gap(ap_int<32>*, ap_int<32>*)' into 'tlModelTop(ap_int<32>*, ap_int<32>*, ap_int<32>*, ap_int<32>*)' (../src_files/src_files/Main_Code.cpp:1526:0)
INFO: [HLS 214-178] Inlining function 'fcLayersOF(ap_int<32>*, ap_int<32>*, ap_int<32>*)' into 'tlModelTop(ap_int<32>*, ap_int<32>*, ap_int<32>*, ap_int<32>*)' (../src_files/src_files/Main_Code.cpp:1526:0)
WARNING: [HLS 214-464] Skipping array undecay on variable length array 'IfMap'. (../src_files/src_files/Main_Code.cpp:1228:0)
WARNING: [HLS 214-464] Skipping array undecay on variable length array 'WtMap'. (../src_files/src_files/Main_Code.cpp:1228:0)
WARNING: [HLS 214-464] Skipping array undecay on variable length array 'OfMap'. (../src_files/src_files/Main_Code.cpp:1228:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ8InBuf2PeiiiiiiPA12800_A7_6ap_intILi32EEPS1_PA7_N3hls6streamIS0_Li4EEEE12Internal_Reg': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (../src_files/src_files/Main_Code.cpp:230:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ16InBuf2Pe_wrapperiiiiiiPA12800_A7_6ap_intILi32EEPS1_E8FIFO_arr': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (../src_files/src_files/Main_Code.cpp:207:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ9ConvLayerP6ap_intILi32EES1_S1_E6OutBuf': Complete partitioning on dimension 1. Complete partitioning on dimension 3. (../src_files/src_files/Main_Code.cpp:1237:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ9ConvLayerP6ap_intILi32EES1_S1_E5WtBuf': Complete partitioning on dimension 2. (../src_files/src_files/Main_Code.cpp:1235:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ9ConvLayerP6ap_intILi32EES1_S1_E5InBuf': Complete partitioning on dimension 1. Complete partitioning on dimension 3. (../src_files/src_files/Main_Code.cpp:1232:0)
INFO: [HLS 214-248] Applying array_partition to 'Buff_read.i.i.i.i': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (../src_files/src_files/Main_Code.cpp:235:12)
INFO: [HLS 214-248] Applying array_partition to 'rslt_stream.i.i': Complete partitioning on dimension 1. Complete partitioning on dimension 2. Complete partitioning on dimension 3. (../src_files/src_files/Main_Code.cpp:421:13)
INFO: [HLS 214-248] Applying array_partition to 'pxSerial.i.i': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (../src_files/src_files/Main_Code.cpp:559:12)
INFO: [HLS 214-248] Applying array_partition to 'ReLuOut.i.i': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (../src_files/src_files/Main_Code.cpp:562:12)
INFO: [HLS 214-248] Applying array_partition to 'px_toBuf.i': Complete partitioning on dimension 1. Complete partitioning on dimension 2. Complete partitioning on dimension 3. (../src_files/src_files/Main_Code.cpp:789:13)
INFO: [HLS 214-248] Applying array_partition to 'BiasBuf': Complete partitioning on dimension 1. (../src_files/src_files/Main_Code.cpp:1240:11)
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_1465_3> at ../src_files/src_files/Main_Code.cpp:1465:23 
INFO: [HLS 214-376] automatically set the pipeline for Loop< Loop_Tox> at ../src_files/src_files/Main_Code.cpp:1092:15 
INFO: [HLS 214-376] automatically set the pipeline for Loop< BiasLoop_Tof> at ../src_files/src_files/Main_Code.cpp:848:17 
INFO: [HLS 214-376] automatically set the pipeline for Loop< WtLoop_Nkx> at ../src_files/src_files/Main_Code.cpp:1017:14 
INFO: [HLS 214-376] automatically set the pipeline for Loop< If_Nix> at ../src_files/src_files/Main_Code.cpp:923:13 
INFO: [HLS 214-376] automatically set the pipeline for Loop< NorthPad_Pox> at ../src_files/src_files/Main_Code.cpp:951:20 
INFO: [HLS 214-376] automatically set the pipeline for Loop< SouthPad_Pox> at ../src_files/src_files/Main_Code.cpp:962:20 
INFO: [HLS 214-376] automatically set the pipeline for Loop< WestPad_Poy> at ../src_files/src_files/Main_Code.cpp:971:17 
INFO: [HLS 214-376] automatically set the pipeline for Loop< EastPad_Poy> at ../src_files/src_files/Main_Code.cpp:979:17 
INFO: [HLS 214-376] automatically set the pipeline for Loop< gap_c> at ../src_files/src_files/Main_Code.cpp:1382:9 
INFO: [HLS 214-376] automatically set the pipeline for Loop< fclayer_loop_2> at ../src_files/src_files/Main_Code.cpp:1443:19 
INFO: [HLS 214-291] Loop 'gap_xy' is marked as complete unroll implied by the pipeline pragma (../src_files/src_files/Main_Code.cpp:1385:11)
INFO: [HLS 214-186] Unrolling loop 'gap_xy' (../src_files/src_files/Main_Code.cpp:1385:11) in function 'tlModelTop' completely with a factor of 49 (../src_files/src_files/Main_Code.cpp:1526:0)
INFO: [HLS 214-449] Automatically partitioning array '_ZL6biasFC' dimension 1 completely based on constant index. (../src_files/src_files/value_init.h:1529:0)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'biasFC' due to pipeline pragma (../src_files/src_files/value_init.h:1529:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL6biasFC': Complete partitioning on dimension 1. (../src_files/src_files/value_init.h:1529:0)
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 32 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (../src_files/src_files/Main_Code.cpp:920:12)
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 32 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (../src_files/src_files/Main_Code.cpp:1011:15)
INFO: [HLS 214-115] Multiple burst writes of variable length and bit width 32 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (../src_files/src_files/Main_Code.cpp:1090:14)
INFO: [HLS 214-115] Multiple burst writes of variable length and bit width 32 in loop 'VITIS_LOOP_1465_3'(../src_files/src_files/Main_Code.cpp:1465:23) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (../src_files/src_files/Main_Code.cpp:1465:23)
INFO: [HLS 214-115] Multiple burst reads of length 2 and bit width 32 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (../src_files/src_files/Main_Code.cpp:1466:14)
INFO: [HLS 214-115] Multiple burst reads of length 2 and bit width 32 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (../src_files/src_files/Main_Code.cpp:1468:14)
INFO: [HLS 214-115] Multiple burst reads of length 25088 and bit width 32 in loop 'gap_c'(../src_files/src_files/Main_Code.cpp:1382:9) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (../src_files/src_files/Main_Code.cpp:1382:9)
INFO: [HLS 214-115] Multiple burst writes of length 512 and bit width 32 in loop 'gap_c'(../src_files/src_files/Main_Code.cpp:1382:9) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (../src_files/src_files/Main_Code.cpp:1382:9)
INFO: [HLS 214-115] Multiple burst reads of length 4352 and bit width 32 in loop 'fclayer_loop_1'(../src_files/src_files/Main_Code.cpp:1441:18) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (../src_files/src_files/Main_Code.cpp:1441:18)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 60.706 seconds; current allocated memory: 187.895 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.012 seconds; current allocated memory: 187.895 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.38 seconds; current allocated memory: 187.895 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.323 seconds; current allocated memory: 187.895 MB.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 2 for loop 'VITIS_LOOP_1255_1' (../src_files/src_files/Main_Code.cpp:1256:9) in function 'ConvLayer'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src_files/src_files/Main_Code.cpp:453:9) to (../src_files/src_files/Main_Code.cpp:176:6) in function 'tileClc'... converting 8 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src_files/src_files/Main_Code.cpp:216:31) to (../src_files/src_files/Main_Code.cpp:257:5) in function 'tileClc'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src_files/src_files/Main_Code.cpp:421:13) to (../src_files/src_files/Main_Code.cpp:625:27) in function 'tileClc'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src_files/src_files/Main_Code.cpp:1159:6) to (../src_files/src_files/Main_Code.cpp:1182:7) in function 'mem2Buf'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src_files/src_files/Main_Code.cpp:827:6) to (../src_files/src_files/Main_Code.cpp:845:2) in function 'loadBiasTile'... converting 3 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'tlModelTop' (../src_files/src_files/Main_Code.cpp:1382:19)...48 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'maxPool' (../src_files/src_files/Main_Code.cpp:1460:23)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'loadWtMap' (../src_files/src_files/Main_Code.cpp:999:53)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 5 seconds. CPU system time: 0 seconds. Elapsed time: 5.432 seconds; current allocated memory: 209.895 MB.
INFO: [HLS 200-2061] Successfully converted nested loops 'fclayer_loop_1'(../src_files/src_files/Main_Code.cpp:1441:18) and 'fclayer_loop_2'(../src_files/src_files/Main_Code.cpp:1443:19) in function 'tlModelTop' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'fclayer_loop_1'(../src_files/src_files/Main_Code.cpp:1441:18) and 'fclayer_loop_2'(../src_files/src_files/Main_Code.cpp:1443:19) in function 'tlModelTop' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'loop_Pe2Buf_PofBankStep'(../src_files/src_files/Main_Code.cpp:625:27) and 'loop_Pe2Buf_Poy'(../src_files/src_files/Main_Code.cpp:626:20) in function 'tileClc' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'Loop_Toy'(../src_files/src_files/Main_Code.cpp:1090:14) and 'Loop_Tox'(../src_files/src_files/Main_Code.cpp:1092:15) in function 'storeMap' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'Loop_Tof'(../src_files/src_files/Main_Code.cpp:1088:13) and 'Loop_Toy'(../src_files/src_files/Main_Code.cpp:1090:14) in function 'storeMap' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_1464_2'(../src_files/src_files/Main_Code.cpp:1464:22) and 'VITIS_LOOP_1465_3'(../src_files/src_files/Main_Code.cpp:1465:23) in function 'maxPool' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_1463_1'(../src_files/src_files/Main_Code.cpp:1463:21) and 'VITIS_LOOP_1464_2'(../src_files/src_files/Main_Code.cpp:1464:22) in function 'maxPool' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'WtLoop_Nky'(../src_files/src_files/Main_Code.cpp:1015:14) and 'WtLoop_Nkx'(../src_files/src_files/Main_Code.cpp:1017:14) in function 'loadWtMap' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'WtLoop_Nif'(../src_files/src_files/Main_Code.cpp:1013:14) and 'WtLoop_Nky'(../src_files/src_files/Main_Code.cpp:1015:14) in function 'loadWtMap' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'WtLoop_Tof'(../src_files/src_files/Main_Code.cpp:1011:15) and 'WtLoop_Nif'(../src_files/src_files/Main_Code.cpp:1013:14) in function 'loadWtMap' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'If_Niy'(../src_files/src_files/Main_Code.cpp:920:12) and 'If_Nix'(../src_files/src_files/Main_Code.cpp:923:13) in function 'loadIfMap' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'If_Nif'(../src_files/src_files/Main_Code.cpp:917:11) and 'If_Niy'(../src_files/src_files/Main_Code.cpp:920:12) in function 'loadIfMap' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'NorthPad_wrd'(../src_files/src_files/Main_Code.cpp:949:19) and 'NorthPad_Pox'(../src_files/src_files/Main_Code.cpp:951:20) in function 'loadIfMap' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'NorthPad_Nif'(../src_files/src_files/Main_Code.cpp:948:18) and 'NorthPad_wrd'(../src_files/src_files/Main_Code.cpp:949:19) in function 'loadIfMap' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'SouthPad_wrd'(../src_files/src_files/Main_Code.cpp:961:19) and 'SouthPad_Pox'(../src_files/src_files/Main_Code.cpp:962:20) in function 'loadIfMap' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'SouthPad_Nif'(../src_files/src_files/Main_Code.cpp:960:18) and 'SouthPad_wrd'(../src_files/src_files/Main_Code.cpp:961:19) in function 'loadIfMap' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'WestPad_Line'(../src_files/src_files/Main_Code.cpp:969:17) and 'WestPad_Poy'(../src_files/src_files/Main_Code.cpp:971:17) in function 'loadIfMap' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'EastPad_Line'(../src_files/src_files/Main_Code.cpp:977:17) and 'EastPad_Poy'(../src_files/src_files/Main_Code.cpp:979:17) in function 'loadIfMap' into perfectly nested loops.
INFO: [XFORM 203-541] Flattening a loop nest 'fclayer_loop_1' (../src_files/src_files/Main_Code.cpp:1441:18) in function 'tlModelTop'.
INFO: [XFORM 203-541] Flattening a loop nest 'fclayer_loop_1' (../src_files/src_files/Main_Code.cpp:1441:18) in function 'tlModelTop'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_Pe2Buf_PofBankStep' (../src_files/src_files/Main_Code.cpp:625:27) in function 'tileClc'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop_Toy' (../src_files/src_files/Main_Code.cpp:1090:14) in function 'storeMap'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop_Tof' (../src_files/src_files/Main_Code.cpp:1088:13) in function 'storeMap'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_1464_2' (../src_files/src_files/Main_Code.cpp:1464:22) in function 'maxPool'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_1463_1' (../src_files/src_files/Main_Code.cpp:1463:21) in function 'maxPool'.
INFO: [XFORM 203-541] Flattening a loop nest 'WtLoop_Nky' (../src_files/src_files/Main_Code.cpp:1015:14) in function 'loadWtMap'.
INFO: [XFORM 203-541] Flattening a loop nest 'WtLoop_Nif' (../src_files/src_files/Main_Code.cpp:1013:14) in function 'loadWtMap'.
INFO: [XFORM 203-541] Flattening a loop nest 'WtLoop_Tof' (../src_files/src_files/Main_Code.cpp:1011:15) in function 'loadWtMap'.
INFO: [XFORM 203-541] Flattening a loop nest 'If_Niy' (../src_files/src_files/Main_Code.cpp:920:12) in function 'loadIfMap'.
INFO: [XFORM 203-541] Flattening a loop nest 'If_Nif' (../src_files/src_files/Main_Code.cpp:917:11) in function 'loadIfMap'.
INFO: [XFORM 203-541] Flattening a loop nest 'NorthPad_wrd' (../src_files/src_files/Main_Code.cpp:949:19) in function 'loadIfMap'.
INFO: [XFORM 203-541] Flattening a loop nest 'NorthPad_Nif' (../src_files/src_files/Main_Code.cpp:948:18) in function 'loadIfMap'.
INFO: [XFORM 203-541] Flattening a loop nest 'SouthPad_wrd' (../src_files/src_files/Main_Code.cpp:961:19) in function 'loadIfMap'.
INFO: [XFORM 203-541] Flattening a loop nest 'SouthPad_Nif' (../src_files/src_files/Main_Code.cpp:960:18) in function 'loadIfMap'.
INFO: [XFORM 203-541] Flattening a loop nest 'WestPad_Line' (../src_files/src_files/Main_Code.cpp:969:17) in function 'loadIfMap'.
INFO: [XFORM 203-541] Flattening a loop nest 'EastPad_Line' (../src_files/src_files/Main_Code.cpp:977:17) in function 'loadIfMap'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 8 seconds. CPU system time: 1 seconds. Elapsed time: 10.379 seconds; current allocated memory: 485.672 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'tlModelTop' ...
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
WARNING: [SYN 201-107] Renaming port name 'tlModelTop/NofFirst' to 'tlModelTop/NofFirst_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'loadWtMap_Pipeline_WtLoop_Tof_WtLoop_Nif_WtLoop_Nky_WtLoop_Nkx' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'WtLoop_Tof_WtLoop_Nif_WtLoop_Nky_WtLoop_Nkx'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'WtLoop_Tof_WtLoop_Nif_WtLoop_Nky_WtLoop_Nkx'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 5 seconds. CPU system time: 0 seconds. Elapsed time: 4.999 seconds; current allocated memory: 494.762 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.062 seconds; current allocated memory: 495.930 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'loadWtMap' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.108 seconds; current allocated memory: 496.168 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.047 seconds; current allocated memory: 496.441 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'loadIfMap_Pipeline_If_Nif_If_Niy_If_Nix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln917_2) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'If_Nif_If_Niy_If_Nix'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 15, loop 'If_Nif_If_Niy_If_Nix'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.338 seconds; current allocated memory: 500.434 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.152 seconds; current allocated memory: 500.449 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'loadIfMap_Pipeline_NorthPad_Nif_NorthPad_wrd_NorthPad_Pox' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=empty_94) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'NorthPad_Nif_NorthPad_wrd_NorthPad_Pox'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'NorthPad_Nif_NorthPad_wrd_NorthPad_Pox'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.202 seconds; current allocated memory: 500.582 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 500.582 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'loadIfMap_Pipeline_SouthPad_Nif_SouthPad_wrd_SouthPad_Pox' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=empty_93) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'SouthPad_Nif_SouthPad_wrd_SouthPad_Pox'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'SouthPad_Nif_SouthPad_wrd_SouthPad_Pox'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.209 seconds; current allocated memory: 501.777 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.111 seconds; current allocated memory: 501.922 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'loadIfMap_Pipeline_WestPad_Line_WestPad_Poy' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'WestPad_Line_WestPad_Poy'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'WestPad_Line_WestPad_Poy'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 502.070 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.062 seconds; current allocated memory: 502.090 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'loadIfMap_Pipeline_EastPad_Line_EastPad_Poy' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=thr_add202) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'EastPad_Line_EastPad_Poy'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'EastPad_Line_EastPad_Poy'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.188 seconds; current allocated memory: 503.641 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 503.766 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'loadIfMap' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.205 seconds; current allocated memory: 504.156 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.069 seconds; current allocated memory: 504.746 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mem2Buf' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.135 seconds; current allocated memory: 505.016 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.076 seconds; current allocated memory: 505.145 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'loadBiasTile_Pipeline_BiasLoop_Tof' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'BiasLoop_Tof'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'BiasLoop_Tof'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 5.022 seconds; current allocated memory: 516.316 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.256 seconds; current allocated memory: 516.746 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'loadBiasTile' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add14) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.534 seconds; current allocated memory: 516.914 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.119 seconds; current allocated memory: 517.070 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tileClc_Pipeline_Region1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Region1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 10, loop 'Region1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 8 seconds. CPU system time: 1 seconds. Elapsed time: 9.54 seconds; current allocated memory: 556.934 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 1.743 seconds; current allocated memory: 556.934 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'bias_ReLu' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'bias_ReLu'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, function 'bias_ReLu'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.04 seconds; current allocated memory: 556.934 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.235 seconds; current allocated memory: 556.934 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tileClc_Pipeline_loop_Pe2Buf_PofBankStep_loop_Pe2Buf_Poy' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=empty_33) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'loop_Pe2Buf_PofBankStep_loop_Pe2Buf_Poy'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'loop_Pe2Buf_PofBankStep_loop_Pe2Buf_Poy'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.95 seconds; current allocated memory: 556.934 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.43 seconds; current allocated memory: 556.934 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tileClc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.634 seconds; current allocated memory: 565.078 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.381 seconds; current allocated memory: 565.547 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'storeMap_Pipeline_Loop_Tof_Loop_Toy_Loop_Tox' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop_Tof_Loop_Toy_Loop_Tox'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 10, loop 'Loop_Tof_Loop_Toy_Loop_Tox'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 1.217 seconds; current allocated memory: 566.500 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.156 seconds; current allocated memory: 566.730 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'storeMap' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.249 seconds; current allocated memory: 566.918 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.084 seconds; current allocated memory: 567.035 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ConvLayer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.566 seconds; current allocated memory: 573.555 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.676 seconds; current allocated memory: 574.582 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'maxPool_Pipeline_VITIS_LOOP_1463_1_VITIS_LOOP_1464_2_VITIS_LOOP_1465_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=tmp) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=empty_81) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_1463_1_VITIS_LOOP_1464_2_VITIS_LOOP_1465_3'.
WARNING: [HLS 200-880] The II Violation in module 'maxPool_Pipeline_VITIS_LOOP_1463_1_VITIS_LOOP_1464_2_VITIS_LOOP_1465_3' (loop 'VITIS_LOOP_1463_1_VITIS_LOOP_1464_2_VITIS_LOOP_1465_3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between bus read operation ('point2', ../src_files/src_files/Main_Code.cpp:1466) on port 'gmem' (../src_files/src_files/Main_Code.cpp:1466) and bus request operation ('empty_84', ../src_files/src_files/Main_Code.cpp:1465) on port 'gmem' (../src_files/src_files/Main_Code.cpp:1465).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'maxPool_Pipeline_VITIS_LOOP_1463_1_VITIS_LOOP_1464_2_VITIS_LOOP_1465_3' (loop 'VITIS_LOOP_1463_1_VITIS_LOOP_1464_2_VITIS_LOOP_1465_3'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between bus read operation ('point4', ../src_files/src_files/Main_Code.cpp:1468) on port 'gmem' (../src_files/src_files/Main_Code.cpp:1468) and bus request operation ('empty_84', ../src_files/src_files/Main_Code.cpp:1465) on port 'gmem' (../src_files/src_files/Main_Code.cpp:1465).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'maxPool_Pipeline_VITIS_LOOP_1463_1_VITIS_LOOP_1464_2_VITIS_LOOP_1465_3' (loop 'VITIS_LOOP_1463_1_VITIS_LOOP_1464_2_VITIS_LOOP_1465_3'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between bus read operation ('point4', ../src_files/src_files/Main_Code.cpp:1468) on port 'gmem' (../src_files/src_files/Main_Code.cpp:1468) and bus request operation ('empty_84', ../src_files/src_files/Main_Code.cpp:1465) on port 'gmem' (../src_files/src_files/Main_Code.cpp:1465).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 24, loop 'VITIS_LOOP_1463_1_VITIS_LOOP_1464_2_VITIS_LOOP_1465_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 0.79 seconds; current allocated memory: 575.355 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 575.770 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'maxPool' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 575.871 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.509 seconds; current allocated memory: 575.875 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tlModelTop_Pipeline_gap_c' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'gap_c'.
WARNING: [HLS 200-880] The II Violation in module 'tlModelTop_Pipeline_gap_c' (loop 'gap_c'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between bus read operation ('gmem_addr_read_47', ../src_files/src_files/Main_Code.cpp:1386->../src_files/src_files/Main_Code.cpp:1691) on port 'gmem' (../src_files/src_files/Main_Code.cpp:1386->../src_files/src_files/Main_Code.cpp:1691) and bus read operation ('sum', ../src_files/src_files/Main_Code.cpp:1386->../src_files/src_files/Main_Code.cpp:1691) on port 'gmem' (../src_files/src_files/Main_Code.cpp:1386->../src_files/src_files/Main_Code.cpp:1691).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'tlModelTop_Pipeline_gap_c' (loop 'gap_c'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between bus read operation ('gmem_addr_read_47', ../src_files/src_files/Main_Code.cpp:1386->../src_files/src_files/Main_Code.cpp:1691) on port 'gmem' (../src_files/src_files/Main_Code.cpp:1386->../src_files/src_files/Main_Code.cpp:1691) and bus read operation ('sum', ../src_files/src_files/Main_Code.cpp:1386->../src_files/src_files/Main_Code.cpp:1691) on port 'gmem' (../src_files/src_files/Main_Code.cpp:1386->../src_files/src_files/Main_Code.cpp:1691).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'tlModelTop_Pipeline_gap_c' (loop 'gap_c'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between bus read operation ('gmem_addr_read_47', ../src_files/src_files/Main_Code.cpp:1386->../src_files/src_files/Main_Code.cpp:1691) on port 'gmem' (../src_files/src_files/Main_Code.cpp:1386->../src_files/src_files/Main_Code.cpp:1691) and bus read operation ('sum', ../src_files/src_files/Main_Code.cpp:1386->../src_files/src_files/Main_Code.cpp:1691) on port 'gmem' (../src_files/src_files/Main_Code.cpp:1386->../src_files/src_files/Main_Code.cpp:1691).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'tlModelTop_Pipeline_gap_c' (loop 'gap_c'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between bus read operation ('gmem_addr_read_47', ../src_files/src_files/Main_Code.cpp:1386->../src_files/src_files/Main_Code.cpp:1691) on port 'gmem' (../src_files/src_files/Main_Code.cpp:1386->../src_files/src_files/Main_Code.cpp:1691) and bus read operation ('sum', ../src_files/src_files/Main_Code.cpp:1386->../src_files/src_files/Main_Code.cpp:1691) on port 'gmem' (../src_files/src_files/Main_Code.cpp:1386->../src_files/src_files/Main_Code.cpp:1691).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'tlModelTop_Pipeline_gap_c' (loop 'gap_c'): Unable to enforce a carried dependence constraint (II = 35, distance = 1, offset = 1) between bus read operation ('gmem_addr_read_47', ../src_files/src_files/Main_Code.cpp:1386->../src_files/src_files/Main_Code.cpp:1691) on port 'gmem' (../src_files/src_files/Main_Code.cpp:1386->../src_files/src_files/Main_Code.cpp:1691) and bus read operation ('sum', ../src_files/src_files/Main_Code.cpp:1386->../src_files/src_files/Main_Code.cpp:1691) on port 'gmem' (../src_files/src_files/Main_Code.cpp:1386->../src_files/src_files/Main_Code.cpp:1691).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'tlModelTop_Pipeline_gap_c' (loop 'gap_c'): Unable to enforce a carried dependence constraint (II = 43, distance = 1, offset = 1) between bus read operation ('gmem_addr_read_47', ../src_files/src_files/Main_Code.cpp:1386->../src_files/src_files/Main_Code.cpp:1691) on port 'gmem' (../src_files/src_files/Main_Code.cpp:1386->../src_files/src_files/Main_Code.cpp:1691) and bus read operation ('sum', ../src_files/src_files/Main_Code.cpp:1386->../src_files/src_files/Main_Code.cpp:1691) on port 'gmem' (../src_files/src_files/Main_Code.cpp:1386->../src_files/src_files/Main_Code.cpp:1691).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'tlModelTop_Pipeline_gap_c' (loop 'gap_c'): Unable to enforce a carried dependence constraint (II = 47, distance = 1, offset = 1) between bus read operation ('gmem_addr_read_47', ../src_files/src_files/Main_Code.cpp:1386->../src_files/src_files/Main_Code.cpp:1691) on port 'gmem' (../src_files/src_files/Main_Code.cpp:1386->../src_files/src_files/Main_Code.cpp:1691) and bus read operation ('sum', ../src_files/src_files/Main_Code.cpp:1386->../src_files/src_files/Main_Code.cpp:1691) on port 'gmem' (../src_files/src_files/Main_Code.cpp:1386->../src_files/src_files/Main_Code.cpp:1691).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'tlModelTop_Pipeline_gap_c' (loop 'gap_c'): Unable to enforce a carried dependence constraint (II = 48, distance = 1, offset = 1) between bus read operation ('gmem_addr_read_47', ../src_files/src_files/Main_Code.cpp:1386->../src_files/src_files/Main_Code.cpp:1691) on port 'gmem' (../src_files/src_files/Main_Code.cpp:1386->../src_files/src_files/Main_Code.cpp:1691) and bus read operation ('sum', ../src_files/src_files/Main_Code.cpp:1386->../src_files/src_files/Main_Code.cpp:1691) on port 'gmem' (../src_files/src_files/Main_Code.cpp:1386->../src_files/src_files/Main_Code.cpp:1691).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 49, Depth = 52, loop 'gap_c'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 2.1 seconds; current allocated memory: 576.734 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.104 seconds; current allocated memory: 576.812 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tlModelTop_Pipeline_fclayer_loop_1_fclayer_loop_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'fclayer_loop_1_fclayer_loop_2'.
WARNING: [HLS 200-885] The II Violation in module 'tlModelTop_Pipeline_fclayer_loop_1_fclayer_loop_2' (loop 'fclayer_loop_1_fclayer_loop_2'): Unable to schedule bus request operation ('gmem_load_1_req', ../src_files/src_files/Main_Code.cpp:1444->../src_files/src_files/Main_Code.cpp:1399->../src_files/src_files/Main_Code.cpp:1698) on port 'gmem' (../src_files/src_files/Main_Code.cpp:1444->../src_files/src_files/Main_Code.cpp:1399->../src_files/src_files/Main_Code.cpp:1698) due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array.
Resolution: For help on HLS 200-885 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-885.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 14, loop 'fclayer_loop_1_fclayer_loop_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.825 seconds; current allocated memory: 576.988 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.072 seconds; current allocated memory: 577.379 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tlModelTop_Pipeline_fclayer_loop_1_fclayer_loop_21' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'fclayer_loop_1_fclayer_loop_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'fclayer_loop_1_fclayer_loop_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.122 seconds; current allocated memory: 577.715 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.057 seconds; current allocated memory: 577.715 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tlModelTop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 578.102 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.271 seconds; current allocated memory: 581.945 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'loadWtMap_Pipeline_WtLoop_Tof_WtLoop_Nif_WtLoop_Nky_WtLoop_Nkx' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'loadWtMap_Pipeline_WtLoop_Tof_WtLoop_Nif_WtLoop_Nky_WtLoop_Nkx' pipeline 'WtLoop_Tof_WtLoop_Nif_WtLoop_Nky_WtLoop_Nkx' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'loadWtMap_Pipeline_WtLoop_Tof_WtLoop_Nif_WtLoop_Nky_WtLoop_Nkx/m_axi_gmem_0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'loadWtMap_Pipeline_WtLoop_Tof_WtLoop_Nif_WtLoop_Nky_WtLoop_Nkx/m_axi_gmem_0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'loadWtMap_Pipeline_WtLoop_Tof_WtLoop_Nif_WtLoop_Nky_WtLoop_Nkx/m_axi_gmem_0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'loadWtMap_Pipeline_WtLoop_Tof_WtLoop_Nif_WtLoop_Nky_WtLoop_Nkx/m_axi_gmem_0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'loadWtMap_Pipeline_WtLoop_Tof_WtLoop_Nif_WtLoop_Nky_WtLoop_Nkx/m_axi_gmem_0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'loadWtMap_Pipeline_WtLoop_Tof_WtLoop_Nif_WtLoop_Nky_WtLoop_Nkx/m_axi_gmem_0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'loadWtMap_Pipeline_WtLoop_Tof_WtLoop_Nif_WtLoop_Nky_WtLoop_Nkx/m_axi_gmem_0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'loadWtMap_Pipeline_WtLoop_Tof_WtLoop_Nif_WtLoop_Nky_WtLoop_Nkx/m_axi_gmem_0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'loadWtMap_Pipeline_WtLoop_Tof_WtLoop_Nif_WtLoop_Nky_WtLoop_Nkx/m_axi_gmem_0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'loadWtMap_Pipeline_WtLoop_Tof_WtLoop_Nif_WtLoop_Nky_WtLoop_Nkx/m_axi_gmem_0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'loadWtMap_Pipeline_WtLoop_Tof_WtLoop_Nif_WtLoop_Nky_WtLoop_Nkx/m_axi_gmem_0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'loadWtMap_Pipeline_WtLoop_Tof_WtLoop_Nif_WtLoop_Nky_WtLoop_Nkx/m_axi_gmem_0_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'loadWtMap_Pipeline_WtLoop_Tof_WtLoop_Nif_WtLoop_Nky_WtLoop_Nkx'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.377 seconds; current allocated memory: 583.859 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'loadWtMap' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'layerNo_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Nif_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Tof_1' is power-on initialization.
INFO: [RTGEN 206-100] Generating core module 'mul_14ns_32s_45_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_14ns_9ns_21_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_9ns_32s_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'loadWtMap'.
INFO: [RTMG 210-279] Implementing memory 'tlModelTop_loadWtMap_Nif_rom_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'tlModelTop_loadWtMap_Tof_rom_ROM_AUTO_1R' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.699 seconds; current allocated memory: 588.605 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'loadIfMap_Pipeline_If_Nif_If_Niy_If_Nix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'loadIfMap_Pipeline_If_Nif_If_Niy_If_Nix' pipeline 'If_Nif_If_Niy_If_Nix' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_10ns_8ns_32s_33_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_33s_32ns_62_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'loadIfMap_Pipeline_If_Nif_If_Niy_If_Nix'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.772 seconds; current allocated memory: 593.320 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'loadIfMap_Pipeline_NorthPad_Nif_NorthPad_wrd_NorthPad_Pox' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'loadIfMap_Pipeline_NorthPad_Nif_NorthPad_wrd_NorthPad_Pox' pipeline 'NorthPad_Nif_NorthPad_wrd_NorthPad_Pox' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_10ns_8ns_6ns_14_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'loadIfMap_Pipeline_NorthPad_Nif_NorthPad_wrd_NorthPad_Pox'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 1.677 seconds; current allocated memory: 601.453 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'loadIfMap_Pipeline_SouthPad_Nif_SouthPad_wrd_SouthPad_Pox' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'loadIfMap_Pipeline_SouthPad_Nif_SouthPad_wrd_SouthPad_Pox' pipeline 'SouthPad_Nif_SouthPad_wrd_SouthPad_Pox' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_10ns_8ns_9s_14_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'loadIfMap_Pipeline_SouthPad_Nif_SouthPad_wrd_SouthPad_Pox'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.643 seconds; current allocated memory: 601.863 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'loadIfMap_Pipeline_WestPad_Line_WestPad_Poy' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_13ns_6ns_19_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'loadIfMap_Pipeline_WestPad_Line_WestPad_Poy'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 0.959 seconds; current allocated memory: 608.426 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'loadIfMap_Pipeline_EastPad_Line_EastPad_Poy' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'loadIfMap_Pipeline_EastPad_Line_EastPad_Poy' pipeline 'EastPad_Line_EastPad_Poy' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_13ns_6ns_7s_14_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'loadIfMap_Pipeline_EastPad_Line_EastPad_Poy'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.375 seconds; current allocated memory: 609.523 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'loadIfMap' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'layerNo_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Nif_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Niy' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Tiy_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Tix' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'row_1map_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'wrd_1row_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'TiyRem' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'TixRem' is power-on initialization.
INFO: [RTGEN 206-100] Generating core module 'mul_10ns_13ns_22_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_10ns_9ns_17_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32ns_32ns_37_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_3ns_10ns_13_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_3ns_6ns_9_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_5ns_8ns_13_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_5ns_4ns_3_9_seq_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_8ns_4ns_3_12_seq_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'loadIfMap'.
INFO: [RTMG 210-279] Implementing memory 'tlModelTop_loadIfMap_niy_rom_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'tlModelTop_loadIfMap_tiy_rom_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'tlModelTop_loadIfMap_tix_rom_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'tlModelTop_loadIfMap_row_1map_rom_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'tlModelTop_loadIfMap_wrd_1row_rom_ROM_AUTO_1R' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 1.256 seconds; current allocated memory: 619.434 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mem2Buf' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'tileCount_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layerNo_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'NofFirst_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Noy_step' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Tiy' is power-on initialization.
INFO: [RTGEN 206-100] Generating core module 'mul_32s_6s_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mem2Buf'.
INFO: [RTMG 210-279] Implementing memory 'tlModelTop_mem2Buf_noy_step_rom_ROM_AUTO_1R' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.842 seconds; current allocated memory: 625.516 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'loadBiasTile_Pipeline_BiasLoop_Tof' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'loadBiasTile_Pipeline_BiasLoop_Tof' pipeline 'BiasLoop_Tof' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'loadBiasTile_Pipeline_BiasLoop_Tof'.
INFO: [RTMG 210-279] Implementing memory 'tlModelTop_loadBiasTile_Pipeline_BiasLoop_Tof_bias_ROM_AUTO_1R' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.68 seconds; current allocated memory: 634.344 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'loadBiasTile' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'Nof_step' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'addressBase' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layerNo_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Tof_step_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Tof_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Nof_step_i' is power-on initialization.
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_13s_9ns_13ns_13_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_3ns_6ns_8_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'loadBiasTile'.
INFO: [RTMG 210-279] Implementing memory 'tlModelTop_loadBiasTile_Nof_step_rom_ROM_AUTO_1R' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 2 seconds. Elapsed time: 3.025 seconds; current allocated memory: 649.301 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tileClc_Pipeline_Region1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'p_ZZ8InBuf2PeiiiiiiPA12800_A7_6ap_intILi32EEPS1_PA7_N3hls6streamIS0_Li4EEEE12Inte_48' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ8InBuf2PeiiiiiiPA12800_A7_6ap_intILi32EEPS1_PA7_N3hls6streamIS0_Li4EEEE12Inte_47' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ8InBuf2PeiiiiiiPA12800_A7_6ap_intILi32EEPS1_PA7_N3hls6streamIS0_Li4EEEE12Inte_46' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ8InBuf2PeiiiiiiPA12800_A7_6ap_intILi32EEPS1_PA7_N3hls6streamIS0_Li4EEEE12Inte_45' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ8InBuf2PeiiiiiiPA12800_A7_6ap_intILi32EEPS1_PA7_N3hls6streamIS0_Li4EEEE12Inte_44' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ8InBuf2PeiiiiiiPA12800_A7_6ap_intILi32EEPS1_PA7_N3hls6streamIS0_Li4EEEE12Inte_43' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ8InBuf2PeiiiiiiPA12800_A7_6ap_intILi32EEPS1_PA7_N3hls6streamIS0_Li4EEEE12Inte_42' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ8InBuf2PeiiiiiiPA12800_A7_6ap_intILi32EEPS1_PA7_N3hls6streamIS0_Li4EEEE12Inte_41' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ8InBuf2PeiiiiiiPA12800_A7_6ap_intILi32EEPS1_PA7_N3hls6streamIS0_Li4EEEE12Inte_40' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ8InBuf2PeiiiiiiPA12800_A7_6ap_intILi32EEPS1_PA7_N3hls6streamIS0_Li4EEEE12Inte_39' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ8InBuf2PeiiiiiiPA12800_A7_6ap_intILi32EEPS1_PA7_N3hls6streamIS0_Li4EEEE12Inte_38' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ8InBuf2PeiiiiiiPA12800_A7_6ap_intILi32EEPS1_PA7_N3hls6streamIS0_Li4EEEE12Inte_37' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ8InBuf2PeiiiiiiPA12800_A7_6ap_intILi32EEPS1_PA7_N3hls6streamIS0_Li4EEEE12Inte_36' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ8InBuf2PeiiiiiiPA12800_A7_6ap_intILi32EEPS1_PA7_N3hls6streamIS0_Li4EEEE12Inte_35' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ8InBuf2PeiiiiiiPA12800_A7_6ap_intILi32EEPS1_PA7_N3hls6streamIS0_Li4EEEE12Inte_34' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ8InBuf2PeiiiiiiPA12800_A7_6ap_intILi32EEPS1_PA7_N3hls6streamIS0_Li4EEEE12Inte_33' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ8InBuf2PeiiiiiiPA12800_A7_6ap_intILi32EEPS1_PA7_N3hls6streamIS0_Li4EEEE12Inte_32' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ8InBuf2PeiiiiiiPA12800_A7_6ap_intILi32EEPS1_PA7_N3hls6streamIS0_Li4EEEE12Inte_31' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ8InBuf2PeiiiiiiPA12800_A7_6ap_intILi32EEPS1_PA7_N3hls6streamIS0_Li4EEEE12Inte_30' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ8InBuf2PeiiiiiiPA12800_A7_6ap_intILi32EEPS1_PA7_N3hls6streamIS0_Li4EEEE12Inte_29' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ8InBuf2PeiiiiiiPA12800_A7_6ap_intILi32EEPS1_PA7_N3hls6streamIS0_Li4EEEE12Inte_28' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ8InBuf2PeiiiiiiPA12800_A7_6ap_intILi32EEPS1_PA7_N3hls6streamIS0_Li4EEEE12Inte_27' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ8InBuf2PeiiiiiiPA12800_A7_6ap_intILi32EEPS1_PA7_N3hls6streamIS0_Li4EEEE12Inte_26' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ8InBuf2PeiiiiiiPA12800_A7_6ap_intILi32EEPS1_PA7_N3hls6streamIS0_Li4EEEE12Inte_25' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ8InBuf2PeiiiiiiPA12800_A7_6ap_intILi32EEPS1_PA7_N3hls6streamIS0_Li4EEEE12Inte_24' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ8InBuf2PeiiiiiiPA12800_A7_6ap_intILi32EEPS1_PA7_N3hls6streamIS0_Li4EEEE12Inte_23' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ8InBuf2PeiiiiiiPA12800_A7_6ap_intILi32EEPS1_PA7_N3hls6streamIS0_Li4EEEE12Inte_22' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ8InBuf2PeiiiiiiPA12800_A7_6ap_intILi32EEPS1_PA7_N3hls6streamIS0_Li4EEEE12Inte_21' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ8InBuf2PeiiiiiiPA12800_A7_6ap_intILi32EEPS1_PA7_N3hls6streamIS0_Li4EEEE12Inte_20' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ8InBuf2PeiiiiiiPA12800_A7_6ap_intILi32EEPS1_PA7_N3hls6streamIS0_Li4EEEE12Inte_19' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ8InBuf2PeiiiiiiPA12800_A7_6ap_intILi32EEPS1_PA7_N3hls6streamIS0_Li4EEEE12Inte_18' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ8InBuf2PeiiiiiiPA12800_A7_6ap_intILi32EEPS1_PA7_N3hls6streamIS0_Li4EEEE12Inte_17' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ8InBuf2PeiiiiiiPA12800_A7_6ap_intILi32EEPS1_PA7_N3hls6streamIS0_Li4EEEE12Inte_16' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ8InBuf2PeiiiiiiPA12800_A7_6ap_intILi32EEPS1_PA7_N3hls6streamIS0_Li4EEEE12Inte_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ8InBuf2PeiiiiiiPA12800_A7_6ap_intILi32EEPS1_PA7_N3hls6streamIS0_Li4EEEE12Inte_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ8InBuf2PeiiiiiiPA12800_A7_6ap_intILi32EEPS1_PA7_N3hls6streamIS0_Li4EEEE12Inte_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ8InBuf2PeiiiiiiPA12800_A7_6ap_intILi32EEPS1_PA7_N3hls6streamIS0_Li4EEEE12Inte_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ8InBuf2PeiiiiiiPA12800_A7_6ap_intILi32EEPS1_PA7_N3hls6streamIS0_Li4EEEE12Inte_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ8InBuf2PeiiiiiiPA12800_A7_6ap_intILi32EEPS1_PA7_N3hls6streamIS0_Li4EEEE12Inte_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ8InBuf2PeiiiiiiPA12800_A7_6ap_intILi32EEPS1_PA7_N3hls6streamIS0_Li4EEEE12Inte_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ8InBuf2PeiiiiiiPA12800_A7_6ap_intILi32EEPS1_PA7_N3hls6streamIS0_Li4EEEE12Inte_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ8InBuf2PeiiiiiiPA12800_A7_6ap_intILi32EEPS1_PA7_N3hls6streamIS0_Li4EEEE12Inte_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ8InBuf2PeiiiiiiPA12800_A7_6ap_intILi32EEPS1_PA7_N3hls6streamIS0_Li4EEEE12Inte_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ8InBuf2PeiiiiiiPA12800_A7_6ap_intILi32EEPS1_PA7_N3hls6streamIS0_Li4EEEE12Inte_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ8InBuf2PeiiiiiiPA12800_A7_6ap_intILi32EEPS1_PA7_N3hls6streamIS0_Li4EEEE12Inte_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ8InBuf2PeiiiiiiPA12800_A7_6ap_intILi32EEPS1_PA7_N3hls6streamIS0_Li4EEEE12Inte_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ8InBuf2PeiiiiiiPA12800_A7_6ap_intILi32EEPS1_PA7_N3hls6streamIS0_Li4EEEE12Inte_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'guard_variable_for_InBuf2Pe_wrapper_int_int_int_int_int_int_ap_int_12800_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Nky_i' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Nif_i' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Nkx_i' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'tileClc_Pipeline_Region1' pipeline 'Region1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'tileClc_Pipeline_Region1' is 12608 from HDL expression: ((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_1_1': 392 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_15_3_32_1_1': 28 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_9_3_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'tileClc_Pipeline_Region1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 4 seconds. CPU system time: 1 seconds. Elapsed time: 6.608 seconds; current allocated memory: 686.988 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'bias_ReLu' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'POFBANK_STEP_i' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Poy_i' is power-on initialization.
INFO: [RTGEN 206-100] Generating core module 'sparsemux_257_8_2_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'bias_ReLu'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 4 seconds. CPU system time: 6 seconds. Elapsed time: 11.647 seconds; current allocated memory: 767.895 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tileClc_Pipeline_loop_Pe2Buf_PofBankStep_loop_Pe2Buf_Poy' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'tileClc_Pipeline_loop_Pe2Buf_PofBankStep_loop_Pe2Buf_Poy' pipeline 'loop_Pe2Buf_PofBankStep_loop_Pe2Buf_Poy' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_6ns_3ns_15ns_15_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_15_3_32_1_1': 56 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_9_2_32_1_1': 14 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'tileClc_Pipeline_loop_Pe2Buf_PofBankStep_loop_Pe2Buf_Poy'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 2 seconds. Elapsed time: 2.408 seconds; current allocated memory: 767.895 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tileClc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'layerNo' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'tileclc_loop_limit' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'wndclc_loop_limit' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'wtbuf2pe_loop_limit' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Nif' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Toy' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Toy_step' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Tox_step' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Tof_step' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'wrd_1row' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'row_1map' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pe2buf_addr_offset1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pe2buf_addr_offset2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pe2buf_addr_offset3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'bit_shift' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Toy_step_i' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Tox_step_i' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Tof_step_i' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'row_wtlocal' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ8InBuf2PeiiiiiiPA12800_A7_6ap_intILi32EEPS1_PA7_N3hls6streamIS0_Li4EEEE12Inte_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ8InBuf2PeiiiiiiPA12800_A7_6ap_intILi32EEPS1_PA7_N3hls6streamIS0_Li4EEEE12Inte' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Toy_step_i_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Tox_step_i_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Tof_step_i_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'rowStep' is power-on initialization.
INFO: [RTGEN 206-100] Generating core module 'mul_32s_6ns_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_3ns_6ns_8_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_6ns_5ns_10_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_9_3_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'tileClc'.
INFO: [RTMG 210-279] Implementing memory 'tlModelTop_tileClc_tileclc_loop_limit_rom_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'tlModelTop_tileClc_wndclc_loop_limit_rom_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'tlModelTop_tileClc_wtbuf2pe_loop_limit_rom_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'tlModelTop_tileClc_toy_step_rom_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'tlModelTop_tileClc_pe2buf_addr_offset1_rom_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'tlModelTop_tileClc_pe2buf_addr_offset2_rom_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'tlModelTop_tileClc_pe2buf_addr_offset3_rom_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'tlModelTop_tileClc_bit_shift_rom_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-285] Implementing FIFO 'p_ZZ16InBuf2Pe_wrapperiiiiiiPA12800_A7_6ap_intILi32EEPS1_E8FIFO_arr_0_0_U(tlModelTop_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'p_ZZ16InBuf2Pe_wrapperiiiiiiPA12800_A7_6ap_intILi32EEPS1_E8FIFO_arr_0_1_U(tlModelTop_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'p_ZZ16InBuf2Pe_wrapperiiiiiiPA12800_A7_6ap_intILi32EEPS1_E8FIFO_arr_0_2_U(tlModelTop_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'p_ZZ16InBuf2Pe_wrapperiiiiiiPA12800_A7_6ap_intILi32EEPS1_E8FIFO_arr_0_3_U(tlModelTop_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'p_ZZ16InBuf2Pe_wrapperiiiiiiPA12800_A7_6ap_intILi32EEPS1_E8FIFO_arr_0_4_U(tlModelTop_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'p_ZZ16InBuf2Pe_wrapperiiiiiiPA12800_A7_6ap_intILi32EEPS1_E8FIFO_arr_0_5_U(tlModelTop_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'p_ZZ16InBuf2Pe_wrapperiiiiiiPA12800_A7_6ap_intILi32EEPS1_E8FIFO_arr_0_6_U(tlModelTop_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'p_ZZ16InBuf2Pe_wrapperiiiiiiPA12800_A7_6ap_intILi32EEPS1_E8FIFO_arr_1_0_U(tlModelTop_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'p_ZZ16InBuf2Pe_wrapperiiiiiiPA12800_A7_6ap_intILi32EEPS1_E8FIFO_arr_1_1_U(tlModelTop_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'p_ZZ16InBuf2Pe_wrapperiiiiiiPA12800_A7_6ap_intILi32EEPS1_E8FIFO_arr_1_2_U(tlModelTop_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'p_ZZ16InBuf2Pe_wrapperiiiiiiPA12800_A7_6ap_intILi32EEPS1_E8FIFO_arr_1_3_U(tlModelTop_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'p_ZZ16InBuf2Pe_wrapperiiiiiiPA12800_A7_6ap_intILi32EEPS1_E8FIFO_arr_1_4_U(tlModelTop_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'p_ZZ16InBuf2Pe_wrapperiiiiiiPA12800_A7_6ap_intILi32EEPS1_E8FIFO_arr_1_5_U(tlModelTop_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'p_ZZ16InBuf2Pe_wrapperiiiiiiPA12800_A7_6ap_intILi32EEPS1_E8FIFO_arr_1_6_U(tlModelTop_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'p_ZZ16InBuf2Pe_wrapperiiiiiiPA12800_A7_6ap_intILi32EEPS1_E8FIFO_arr_2_0_U(tlModelTop_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'p_ZZ16InBuf2Pe_wrapperiiiiiiPA12800_A7_6ap_intILi32EEPS1_E8FIFO_arr_2_1_U(tlModelTop_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'p_ZZ16InBuf2Pe_wrapperiiiiiiPA12800_A7_6ap_intILi32EEPS1_E8FIFO_arr_2_2_U(tlModelTop_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'p_ZZ16InBuf2Pe_wrapperiiiiiiPA12800_A7_6ap_intILi32EEPS1_E8FIFO_arr_2_3_U(tlModelTop_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'p_ZZ16InBuf2Pe_wrapperiiiiiiPA12800_A7_6ap_intILi32EEPS1_E8FIFO_arr_2_4_U(tlModelTop_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'p_ZZ16InBuf2Pe_wrapperiiiiiiPA12800_A7_6ap_intILi32EEPS1_E8FIFO_arr_2_5_U(tlModelTop_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'p_ZZ16InBuf2Pe_wrapperiiiiiiPA12800_A7_6ap_intILi32EEPS1_E8FIFO_arr_2_6_U(tlModelTop_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'p_ZZ16InBuf2Pe_wrapperiiiiiiPA12800_A7_6ap_intILi32EEPS1_E8FIFO_arr_3_0_U(tlModelTop_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'p_ZZ16InBuf2Pe_wrapperiiiiiiPA12800_A7_6ap_intILi32EEPS1_E8FIFO_arr_3_1_U(tlModelTop_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'p_ZZ16InBuf2Pe_wrapperiiiiiiPA12800_A7_6ap_intILi32EEPS1_E8FIFO_arr_3_2_U(tlModelTop_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'p_ZZ16InBuf2Pe_wrapperiiiiiiPA12800_A7_6ap_intILi32EEPS1_E8FIFO_arr_3_3_U(tlModelTop_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'p_ZZ16InBuf2Pe_wrapperiiiiiiPA12800_A7_6ap_intILi32EEPS1_E8FIFO_arr_3_4_U(tlModelTop_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'p_ZZ16InBuf2Pe_wrapperiiiiiiPA12800_A7_6ap_intILi32EEPS1_E8FIFO_arr_3_5_U(tlModelTop_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'p_ZZ16InBuf2Pe_wrapperiiiiiiPA12800_A7_6ap_intILi32EEPS1_E8FIFO_arr_3_6_U(tlModelTop_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'p_ZZ16InBuf2Pe_wrapperiiiiiiPA12800_A7_6ap_intILi32EEPS1_E8FIFO_arr_4_0_U(tlModelTop_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'p_ZZ16InBuf2Pe_wrapperiiiiiiPA12800_A7_6ap_intILi32EEPS1_E8FIFO_arr_4_1_U(tlModelTop_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'p_ZZ16InBuf2Pe_wrapperiiiiiiPA12800_A7_6ap_intILi32EEPS1_E8FIFO_arr_4_2_U(tlModelTop_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'p_ZZ16InBuf2Pe_wrapperiiiiiiPA12800_A7_6ap_intILi32EEPS1_E8FIFO_arr_4_3_U(tlModelTop_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'p_ZZ16InBuf2Pe_wrapperiiiiiiPA12800_A7_6ap_intILi32EEPS1_E8FIFO_arr_4_4_U(tlModelTop_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'p_ZZ16InBuf2Pe_wrapperiiiiiiPA12800_A7_6ap_intILi32EEPS1_E8FIFO_arr_4_5_U(tlModelTop_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'p_ZZ16InBuf2Pe_wrapperiiiiiiPA12800_A7_6ap_intILi32EEPS1_E8FIFO_arr_4_6_U(tlModelTop_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'p_ZZ16InBuf2Pe_wrapperiiiiiiPA12800_A7_6ap_intILi32EEPS1_E8FIFO_arr_5_0_U(tlModelTop_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'p_ZZ16InBuf2Pe_wrapperiiiiiiPA12800_A7_6ap_intILi32EEPS1_E8FIFO_arr_5_1_U(tlModelTop_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'p_ZZ16InBuf2Pe_wrapperiiiiiiPA12800_A7_6ap_intILi32EEPS1_E8FIFO_arr_5_2_U(tlModelTop_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'p_ZZ16InBuf2Pe_wrapperiiiiiiPA12800_A7_6ap_intILi32EEPS1_E8FIFO_arr_5_3_U(tlModelTop_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'p_ZZ16InBuf2Pe_wrapperiiiiiiPA12800_A7_6ap_intILi32EEPS1_E8FIFO_arr_5_4_U(tlModelTop_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'p_ZZ16InBuf2Pe_wrapperiiiiiiPA12800_A7_6ap_intILi32EEPS1_E8FIFO_arr_5_5_U(tlModelTop_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'p_ZZ16InBuf2Pe_wrapperiiiiiiPA12800_A7_6ap_intILi32EEPS1_E8FIFO_arr_5_6_U(tlModelTop_fifo_w32_d4_S)' using Shift Registers.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 4.52 seconds; current allocated memory: 794.008 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'storeMap_Pipeline_Loop_Tof_Loop_Toy_Loop_Tox' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'storeMap_Pipeline_Loop_Tof_Loop_Toy_Loop_Tox' pipeline 'Loop_Tof_Loop_Toy_Loop_Tox' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_33s_8ns_41_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_41s_8ns_49_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_15_3_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'storeMap_Pipeline_Loop_Tof_Loop_Toy_Loop_Tox'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 1.932 seconds; current allocated memory: 818.555 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'storeMap' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'layerNo_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Noy' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Tof' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Toy_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Tox' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'wrd_1rowOut' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'tileCount' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'NofFirst_r' is power-on initialization.
INFO: [RTGEN 206-100] Generating core module 'mul_5ns_32s_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_6ns_5ns_10_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_5ns_13_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_9ns_13ns_21_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_9ns_32s_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'storeMap'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.906 seconds; current allocated memory: 823.469 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ConvLayer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'layerNo_6' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'ConvLayer'.
INFO: [RTMG 210-279] Implementing memory 'tlModelTop_ConvLayer_nofFirst_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'tlModelTop_ConvLayer_p_ZZ9ConvLayerP6ap_intILi32EES1_S1_E5InBuf_0_0_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'tlModelTop_ConvLayer_ConvLayer_ap_int_32_ap_int_32_ap_int_32_WtBuf_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-279] Implementing memory 'tlModelTop_ConvLayer_tof_step_rom_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'tlModelTop_ConvLayer_Toy_rom_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'tlModelTop_ConvLayer_tox_step_rom_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'tlModelTop_ConvLayer_p_ZZ9ConvLayerP6ap_intILi32EES1_S1_E6OutBuf_0_0_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-279] Implementing memory 'tlModelTop_ConvLayer_nofy_step_rom_ROM_AUTO_1R' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 1.425 seconds; current allocated memory: 831.445 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'maxPool_Pipeline_VITIS_LOOP_1463_1_VITIS_LOOP_1464_2_VITIS_LOOP_1465_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'maxPool_Pipeline_VITIS_LOOP_1463_1_VITIS_LOOP_1464_2_VITIS_LOOP_1465_3' pipeline 'VITIS_LOOP_1463_1_VITIS_LOOP_1464_2_VITIS_LOOP_1465_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_10ns_7ns_7ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16ns_10ns_16ns_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16ns_7ns_23_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_8ns_15_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'maxPool_Pipeline_VITIS_LOOP_1463_1_VITIS_LOOP_1464_2_VITIS_LOOP_1465_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 2.707 seconds; current allocated memory: 855.023 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'maxPool' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_10ns_14ns_23_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_7ns_14_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_8ns_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'maxPool'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.732 seconds; current allocated memory: 859.531 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tlModelTop_Pipeline_gap_c' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'tlModelTop_Pipeline_gap_c' pipeline 'gap_c' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'tlModelTop_Pipeline_gap_c/m_axi_gmem_0_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'tlModelTop_Pipeline_gap_c/m_axi_gmem_0_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'tlModelTop_Pipeline_gap_c/m_axi_gmem_0_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'tlModelTop_Pipeline_gap_c/m_axi_gmem_0_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'tlModelTop_Pipeline_gap_c/m_axi_gmem_0_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'tlModelTop_Pipeline_gap_c/m_axi_gmem_0_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'tlModelTop_Pipeline_gap_c/m_axi_gmem_0_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'tlModelTop_Pipeline_gap_c/m_axi_gmem_0_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'tlModelTop_Pipeline_gap_c/m_axi_gmem_0_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'tlModelTop_Pipeline_gap_c/m_axi_gmem_0_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'tlModelTop_Pipeline_gap_c/m_axi_gmem_0_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'tlModelTop_Pipeline_gap_c/m_axi_gmem_0_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'tlModelTop_Pipeline_gap_c/m_axi_gmem_0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'tlModelTop_Pipeline_gap_c/m_axi_gmem_0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'tlModelTop_Pipeline_gap_c/m_axi_gmem_0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'tlModelTop_Pipeline_gap_c/m_axi_gmem_0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'tlModelTop_Pipeline_gap_c/m_axi_gmem_0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'tlModelTop_Pipeline_gap_c/m_axi_gmem_0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'tlModelTop_Pipeline_gap_c/m_axi_gmem_0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'tlModelTop_Pipeline_gap_c/m_axi_gmem_0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'tlModelTop_Pipeline_gap_c/m_axi_gmem_0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'tlModelTop_Pipeline_gap_c/m_axi_gmem_0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'tlModelTop_Pipeline_gap_c/m_axi_gmem_0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'tlModelTop_Pipeline_gap_c/m_axi_gmem_0_ARUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'tlModelTop_Pipeline_gap_c/m_axi_gmem_0_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'tlModelTop_Pipeline_gap_c'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.484 seconds; current allocated memory: 861.289 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tlModelTop_Pipeline_fclayer_loop_1_fclayer_loop_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'tlModelTop_Pipeline_fclayer_loop_1_fclayer_loop_2' pipeline 'fclayer_loop_1_fclayer_loop_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'tlModelTop_Pipeline_fclayer_loop_1_fclayer_loop_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.864 seconds; current allocated memory: 864.910 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tlModelTop_Pipeline_fclayer_loop_1_fclayer_loop_21' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'tlModelTop_Pipeline_fclayer_loop_1_fclayer_loop_21' pipeline 'fclayer_loop_1_fclayer_loop_2' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'tlModelTop_Pipeline_fclayer_loop_1_fclayer_loop_21/m_axi_gmem_0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'tlModelTop_Pipeline_fclayer_loop_1_fclayer_loop_21/m_axi_gmem_0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'tlModelTop_Pipeline_fclayer_loop_1_fclayer_loop_21/m_axi_gmem_0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'tlModelTop_Pipeline_fclayer_loop_1_fclayer_loop_21/m_axi_gmem_0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'tlModelTop_Pipeline_fclayer_loop_1_fclayer_loop_21/m_axi_gmem_0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'tlModelTop_Pipeline_fclayer_loop_1_fclayer_loop_21/m_axi_gmem_0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'tlModelTop_Pipeline_fclayer_loop_1_fclayer_loop_21/m_axi_gmem_0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'tlModelTop_Pipeline_fclayer_loop_1_fclayer_loop_21/m_axi_gmem_0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'tlModelTop_Pipeline_fclayer_loop_1_fclayer_loop_21/m_axi_gmem_0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'tlModelTop_Pipeline_fclayer_loop_1_fclayer_loop_21/m_axi_gmem_0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'tlModelTop_Pipeline_fclayer_loop_1_fclayer_loop_21/m_axi_gmem_0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'tlModelTop_Pipeline_fclayer_loop_1_fclayer_loop_21/m_axi_gmem_0_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'mul_26ns_32s_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'tlModelTop_Pipeline_fclayer_loop_1_fclayer_loop_21'.
INFO: [RTMG 210-279] Implementing memory 'tlModelTop_tlModelTop_Pipeline_fclayer_loop_1_fclayer_loop_21_p_ZL6biasFC_1_ROM_AUTO_1R' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.988 seconds; current allocated memory: 867.523 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tlModelTop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'tlModelTop/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'tlModelTop/Map1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'tlModelTop/WtMap' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'tlModelTop/Map2' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'tlModelTop/finalOut' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'tlModelTop' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'Map1', 'WtMap' and 'Map2' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'tlModelTop'.
INFO: [RTMG 210-278] Implementing memory 'tlModelTop_outPx1_RAM_AUTO_3R2W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.883 seconds; current allocated memory: 869.898 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 2 seconds. CPU system time: 3 seconds. Elapsed time: 6.315 seconds; current allocated memory: 883.559 MB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 3 seconds. CPU system time: 1 seconds. Elapsed time: 6.123 seconds; current allocated memory: 916.098 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for tlModelTop.
INFO: [VLOG 209-307] Generating Verilog RTL for tlModelTop.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 136.99 MHz
INFO: [HLS 200-112] Total CPU user time: 74 seconds. Total CPU system time: 36 seconds. Total elapsed time: 207.474 seconds; peak allocated memory: 916.098 MB.
INFO: [v++ 60-791] Total elapsed time: 0h 3m 35s
