

================================================================
== Vitis HLS Report for 'dot_prod'
================================================================
* Date:           Sat Oct 26 00:33:54 2024

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:47:39 MDT 2021)
* Project:        dot_prod
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcvu9p-flgb2104-2-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  2.920 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute)  |    Interval   | Pipeline|
    |   min   |   max   |    min    |    max   |  min  |  max  |   Type  |
    +---------+---------+-----------+----------+-------+-------+---------+
    |    10695|    70599|  42.780 us|  0.282 ms|  10696|  70600|       no|
    +---------+---------+-----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        +-----------------------+------------+---------+---------+----------+----------+-----+------+----------+
        |                       |            |  Latency (cycles) |  Latency (absolute) |  Interval  | Pipeline |
        |        Instance       |   Module   |   min   |   max   |    min   |    max   | min |  max |   Type   |
        +-----------------------+------------+---------+---------+----------+----------+-----+------+----------+
        |grp_read_vec_1_fu_326  |read_vec_1  |       89|     1025|  0.356 us|  4.100 us|   90|  1026|  dataflow|
        |grp_vec_mul_fu_367     |vec_mul     |        1|        1|  4.000 ns|  4.000 ns|    2|     2|  dataflow|
        +-----------------------+------------+---------+---------+----------+----------+-----+------+----------+

        * Loop: 
        +-------------------+---------+---------+------------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) |  Iteration |  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |   Latency  |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+------------+-----------+-----------+------+----------+
        |- VITIS_LOOP_61_1  |    10694|    70598|  166 ~ 1102|          -|          -|    64|        no|
        +-------------------+---------+---------+------------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|      597|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        2|    48|     8914|     8204|    0|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|      436|    -|
|Register             |        -|     -|     1927|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        2|    48|    10841|     9237|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1440|  2280|   788160|   394080|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |       ~0|     2|        1|        2|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4320|  6840|  2364480|  1182240|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |       ~0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +-----------------------+---------------+---------+----+------+------+-----+
    |        Instance       |     Module    | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +-----------------------+---------------+---------+----+------+------+-----+
    |control_s_axi_U        |control_s_axi  |        0|   0|   291|   490|    0|
    |gmem_m_axi_U           |gmem_m_axi     |        2|   0|   512|   580|    0|
    |grp_read_vec_1_fu_326  |read_vec_1     |        0|   0|  4956|  6163|    0|
    |grp_vec_mul_fu_367     |vec_mul        |        0|  48|  3155|   971|    0|
    +-----------------------+---------------+---------+----+------+------+-----+
    |Total                  |               |        2|  48|  8914|  8204|    0|
    +-----------------------+---------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------------+----------+----+---+----+------------+------------+
    |              Variable Name             | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------------+----------+----+---+----+------------+------------+
    |add_ln66_10_fu_639_p2                   |         +|   0|  0|  39|          32|          32|
    |add_ln66_11_fu_633_p2                   |         +|   0|  0|  39|          32|          32|
    |add_ln66_12_fu_645_p2                   |         +|   0|  0|  32|          32|          32|
    |add_ln66_13_fu_731_p2                   |         +|   0|  0|  32|          32|          32|
    |add_ln66_14_fu_736_p2                   |         +|   0|  0|  32|          32|          32|
    |add_ln66_15_fu_742_p2                   |         +|   0|  0|  32|          32|          32|
    |add_ln66_1_fu_690_p2                    |         +|   0|  0|  39|          32|          32|
    |add_ln66_2_fu_696_p2                    |         +|   0|  0|  32|          32|          32|
    |add_ln66_3_fu_702_p2                    |         +|   0|  0|  32|          32|          32|
    |add_ln66_4_fu_627_p2                    |         +|   0|  0|  39|          32|          32|
    |add_ln66_5_fu_708_p2                    |         +|   0|  0|  32|          32|          32|
    |add_ln66_6_fu_713_p2                    |         +|   0|  0|  32|          32|          32|
    |add_ln66_7_fu_725_p2                    |         +|   0|  0|  32|          32|          32|
    |add_ln66_8_fu_719_p2                    |         +|   0|  0|  39|          32|          32|
    |add_ln66_9_fu_651_p2                    |         +|   0|  0|  32|          32|          32|
    |add_ln66_fu_684_p2                      |         +|   0|  0|  39|          32|          32|
    |counter_2_fu_462_p2                     |         +|   0|  0|  14|           7|           1|
    |ap_ext_blocking_cur_n                   |       and|   0|  0|   2|           1|           1|
    |ap_ext_blocking_n                       |       and|   0|  0|   2|           1|           1|
    |ap_int_blocking_n                       |       and|   0|  0|   2|           1|           2|
    |ap_str_blocking_n                       |       and|   0|  0|   2|           1|           2|
    |icmp_ln61_fu_456_p2                     |      icmp|   0|  0|  11|           7|           8|
    |ap_block_state1                         |        or|   0|  0|   2|           1|           1|
    |ap_sync_grp_read_vec_1_fu_326_ap_done   |        or|   0|  0|   2|           1|           1|
    |ap_sync_grp_read_vec_1_fu_326_ap_ready  |        or|   0|  0|   2|           1|           1|
    |ap_sync_grp_vec_mul_fu_367_ap_done      |        or|   0|  0|   2|           1|           1|
    |ap_sync_grp_vec_mul_fu_367_ap_ready     |        or|   0|  0|   2|           1|           1|
    +----------------------------------------+----------+----+---+----+------------+------------+
    |Total                                   |          |   0|  0| 597|         535|         532|
    +----------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------------+-----+-----------+-----+-----------+
    |       Name       | LUT | Input Size| Bits| Total Bits|
    +------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm         |  364|         78|    1|         78|
    |ap_done           |    9|          2|    1|          2|
    |counter_fu_92     |    9|          2|    7|         14|
    |gmem_ARVALID      |    9|          2|    1|          2|
    |gmem_RREADY       |    9|          2|    1|          2|
    |gmem_blk_n_AW     |    9|          2|    1|          2|
    |gmem_blk_n_B      |    9|          2|    1|          2|
    |gmem_blk_n_W      |    9|          2|    1|          2|
    |storemerge_fu_96  |    9|          2|   32|         64|
    +------------------+-----+-----------+-----+-----------+
    |Total             |  436|         94|   46|        168|
    +------------------+-----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------------+----+----+-----+-----------+
    |                    Name                    | FF | LUT| Bits| Const Bits|
    +--------------------------------------------+----+----+-----+-----------+
    |add_ln66_4_reg_1177                         |  32|   0|   32|          0|
    |add_ln66_9_reg_1182                         |  32|   0|   32|          0|
    |ap_CS_fsm                                   |  77|   0|   77|          0|
    |ap_done_reg                                 |   1|   0|    1|          0|
    |ap_ext_blocking_n_reg                       |   1|   0|    1|          0|
    |ap_int_blocking_n_reg                       |   1|   0|    1|          0|
    |ap_rst_n_inv                                |   1|   0|    1|          0|
    |ap_rst_reg_1                                |   1|   0|    1|          0|
    |ap_rst_reg_2                                |   1|   0|    1|          0|
    |ap_str_blocking_n_reg                       |   1|   0|    1|          0|
    |ap_sync_reg_grp_read_vec_1_fu_326_ap_done   |   1|   0|    1|          0|
    |ap_sync_reg_grp_read_vec_1_fu_326_ap_ready  |   1|   0|    1|          0|
    |ap_sync_reg_grp_vec_mul_fu_367_ap_done      |   1|   0|    1|          0|
    |ap_sync_reg_grp_vec_mul_fu_367_ap_ready     |   1|   0|    1|          0|
    |counter_fu_92                               |   7|   0|    7|          0|
    |empty_20_reg_1076                           |   6|   0|    6|          0|
    |gmem_addr_reg_1064                          |  64|   0|   64|          0|
    |grp_read_vec_1_fu_326_ap_start_reg          |   1|   0|    1|          0|
    |grp_vec_mul_fu_367_ap_start_reg             |   1|   0|    1|          0|
    |storemerge_fu_96                            |  32|   0|   32|          0|
    |va_buffer_0_fu_100                          |  32|   0|   32|          0|
    |va_buffer_10_fu_140                         |  32|   0|   32|          0|
    |va_buffer_11_fu_144                         |  32|   0|   32|          0|
    |va_buffer_12_fu_148                         |  32|   0|   32|          0|
    |va_buffer_13_fu_152                         |  32|   0|   32|          0|
    |va_buffer_14_fu_156                         |  32|   0|   32|          0|
    |va_buffer_15_fu_160                         |  32|   0|   32|          0|
    |va_buffer_1_fu_104                          |  32|   0|   32|          0|
    |va_buffer_2_fu_108                          |  32|   0|   32|          0|
    |va_buffer_3_fu_112                          |  32|   0|   32|          0|
    |va_buffer_4_fu_116                          |  32|   0|   32|          0|
    |va_buffer_5_fu_120                          |  32|   0|   32|          0|
    |va_buffer_6_fu_124                          |  32|   0|   32|          0|
    |va_buffer_7_fu_128                          |  32|   0|   32|          0|
    |va_buffer_8_fu_132                          |  32|   0|   32|          0|
    |va_buffer_9_fu_136                          |  32|   0|   32|          0|
    |vb_buffer_0_fu_164                          |  32|   0|   32|          0|
    |vb_buffer_10_fu_204                         |  32|   0|   32|          0|
    |vb_buffer_11_fu_208                         |  32|   0|   32|          0|
    |vb_buffer_12_fu_212                         |  32|   0|   32|          0|
    |vb_buffer_13_fu_216                         |  32|   0|   32|          0|
    |vb_buffer_14_fu_220                         |  32|   0|   32|          0|
    |vb_buffer_15_fu_224                         |  32|   0|   32|          0|
    |vb_buffer_1_fu_168                          |  32|   0|   32|          0|
    |vb_buffer_2_fu_172                          |  32|   0|   32|          0|
    |vb_buffer_3_fu_176                          |  32|   0|   32|          0|
    |vb_buffer_4_fu_180                          |  32|   0|   32|          0|
    |vb_buffer_5_fu_184                          |  32|   0|   32|          0|
    |vb_buffer_6_fu_188                          |  32|   0|   32|          0|
    |vb_buffer_7_fu_192                          |  32|   0|   32|          0|
    |vb_buffer_8_fu_196                          |  32|   0|   32|          0|
    |vb_buffer_9_fu_200                          |  32|   0|   32|          0|
    |vec_a_read_reg_771                          |  64|   0|   64|          0|
    |vec_b_read_reg_766                          |  64|   0|   64|          0|
    |vout_buffer_0_fu_228                        |  32|   0|   32|          0|
    |vout_buffer_10_fu_268                       |  32|   0|   32|          0|
    |vout_buffer_11_fu_272                       |  32|   0|   32|          0|
    |vout_buffer_12_fu_276                       |  32|   0|   32|          0|
    |vout_buffer_13_fu_280                       |  32|   0|   32|          0|
    |vout_buffer_14_fu_284                       |  32|   0|   32|          0|
    |vout_buffer_15_fu_288                       |  32|   0|   32|          0|
    |vout_buffer_1_fu_232                        |  32|   0|   32|          0|
    |vout_buffer_2_fu_236                        |  32|   0|   32|          0|
    |vout_buffer_3_fu_240                        |  32|   0|   32|          0|
    |vout_buffer_4_fu_244                        |  32|   0|   32|          0|
    |vout_buffer_5_fu_248                        |  32|   0|   32|          0|
    |vout_buffer_6_fu_252                        |  32|   0|   32|          0|
    |vout_buffer_7_fu_256                        |  32|   0|   32|          0|
    |vout_buffer_8_fu_260                        |  32|   0|   32|          0|
    |vout_buffer_9_fu_264                        |  32|   0|   32|          0|
    +--------------------------------------------+----+----+-----+-----------+
    |Total                                       |1927|   0| 1927|          0|
    +--------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+---------------+--------------+--------------+
|       RTL Ports       | Dir | Bits|    Protocol   | Source Object|    C Type    |
+-----------------------+-----+-----+---------------+--------------+--------------+
|s_axi_control_AWVALID  |   in|    1|          s_axi|       control|        scalar|
|s_axi_control_AWREADY  |  out|    1|          s_axi|       control|        scalar|
|s_axi_control_AWADDR   |   in|    6|          s_axi|       control|        scalar|
|s_axi_control_WVALID   |   in|    1|          s_axi|       control|        scalar|
|s_axi_control_WREADY   |  out|    1|          s_axi|       control|        scalar|
|s_axi_control_WDATA    |   in|   32|          s_axi|       control|        scalar|
|s_axi_control_WSTRB    |   in|    4|          s_axi|       control|        scalar|
|s_axi_control_ARVALID  |   in|    1|          s_axi|       control|        scalar|
|s_axi_control_ARREADY  |  out|    1|          s_axi|       control|        scalar|
|s_axi_control_ARADDR   |   in|    6|          s_axi|       control|        scalar|
|s_axi_control_RVALID   |  out|    1|          s_axi|       control|        scalar|
|s_axi_control_RREADY   |   in|    1|          s_axi|       control|        scalar|
|s_axi_control_RDATA    |  out|   32|          s_axi|       control|        scalar|
|s_axi_control_RRESP    |  out|    2|          s_axi|       control|        scalar|
|s_axi_control_BVALID   |  out|    1|          s_axi|       control|        scalar|
|s_axi_control_BREADY   |   in|    1|          s_axi|       control|        scalar|
|s_axi_control_BRESP    |  out|    2|          s_axi|       control|        scalar|
|ap_local_block         |  out|    1|  ap_ctrl_chain|      dot_prod|  return value|
|ap_clk                 |   in|    1|  ap_ctrl_chain|      dot_prod|  return value|
|ap_rst_n               |   in|    1|  ap_ctrl_chain|      dot_prod|  return value|
|event_done             |  out|    1|  ap_ctrl_chain|      dot_prod|  return value|
|interrupt              |  out|    1|  ap_ctrl_chain|      dot_prod|  return value|
|event_start            |  out|    1|  ap_ctrl_chain|      dot_prod|  return value|
|stall_start_ext        |  out|    1|  ap_ctrl_chain|      dot_prod|  return value|
|stall_done_ext         |  out|    1|  ap_ctrl_chain|      dot_prod|  return value|
|stall_start_str        |  out|    1|  ap_ctrl_chain|      dot_prod|  return value|
|stall_done_str         |  out|    1|  ap_ctrl_chain|      dot_prod|  return value|
|stall_start_int        |  out|    1|  ap_ctrl_chain|      dot_prod|  return value|
|stall_done_int         |  out|    1|  ap_ctrl_chain|      dot_prod|  return value|
|m_axi_gmem_AWVALID     |  out|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_AWREADY     |   in|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_AWADDR      |  out|   64|          m_axi|          gmem|       pointer|
|m_axi_gmem_AWID        |  out|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_AWLEN       |  out|    8|          m_axi|          gmem|       pointer|
|m_axi_gmem_AWSIZE      |  out|    3|          m_axi|          gmem|       pointer|
|m_axi_gmem_AWBURST     |  out|    2|          m_axi|          gmem|       pointer|
|m_axi_gmem_AWLOCK      |  out|    2|          m_axi|          gmem|       pointer|
|m_axi_gmem_AWCACHE     |  out|    4|          m_axi|          gmem|       pointer|
|m_axi_gmem_AWPROT      |  out|    3|          m_axi|          gmem|       pointer|
|m_axi_gmem_AWQOS       |  out|    4|          m_axi|          gmem|       pointer|
|m_axi_gmem_AWREGION    |  out|    4|          m_axi|          gmem|       pointer|
|m_axi_gmem_AWUSER      |  out|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_WVALID      |  out|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_WREADY      |   in|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_WDATA       |  out|   32|          m_axi|          gmem|       pointer|
|m_axi_gmem_WSTRB       |  out|    4|          m_axi|          gmem|       pointer|
|m_axi_gmem_WLAST       |  out|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_WID         |  out|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_WUSER       |  out|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_ARVALID     |  out|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_ARREADY     |   in|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_ARADDR      |  out|   64|          m_axi|          gmem|       pointer|
|m_axi_gmem_ARID        |  out|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_ARLEN       |  out|    8|          m_axi|          gmem|       pointer|
|m_axi_gmem_ARSIZE      |  out|    3|          m_axi|          gmem|       pointer|
|m_axi_gmem_ARBURST     |  out|    2|          m_axi|          gmem|       pointer|
|m_axi_gmem_ARLOCK      |  out|    2|          m_axi|          gmem|       pointer|
|m_axi_gmem_ARCACHE     |  out|    4|          m_axi|          gmem|       pointer|
|m_axi_gmem_ARPROT      |  out|    3|          m_axi|          gmem|       pointer|
|m_axi_gmem_ARQOS       |  out|    4|          m_axi|          gmem|       pointer|
|m_axi_gmem_ARREGION    |  out|    4|          m_axi|          gmem|       pointer|
|m_axi_gmem_ARUSER      |  out|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_RVALID      |   in|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_RREADY      |  out|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_RDATA       |   in|   32|          m_axi|          gmem|       pointer|
|m_axi_gmem_RLAST       |   in|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_RID         |   in|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_RUSER       |   in|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_RRESP       |   in|    2|          m_axi|          gmem|       pointer|
|m_axi_gmem_BVALID      |   in|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_BREADY      |  out|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_BRESP       |   in|    2|          m_axi|          gmem|       pointer|
|m_axi_gmem_BID         |   in|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_BUSER       |   in|    1|          m_axi|          gmem|       pointer|
+-----------------------+-----+-----+---------------+--------------+--------------+

