// ==============================================================
// Generated by Vitis HLS v2025.1.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module Gemv_Test_Accumulator_Quantizer (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        rows_dout,
        rows_empty_n,
        rows_read,
        rows_num_data_valid,
        rows_fifo_cap,
        cols_dout,
        cols_empty_n,
        cols_read,
        cols_num_data_valid,
        cols_fifo_cap,
        adder_tree_output_0_dout,
        adder_tree_output_0_empty_n,
        adder_tree_output_0_read,
        adder_tree_output_0_num_data_valid,
        adder_tree_output_0_fifo_cap,
        scale_dispacher_0_dout,
        scale_dispacher_0_empty_n,
        scale_dispacher_0_read,
        scale_dispacher_0_num_data_valid,
        scale_dispacher_0_fifo_cap,
        dequantized_output_0_din,
        dequantized_output_0_full_n,
        dequantized_output_0_write,
        dequantized_output_0_num_data_valid,
        dequantized_output_0_fifo_cap,
        rows_c_din,
        rows_c_full_n,
        rows_c_write,
        rows_c_num_data_valid,
        rows_c_fifo_cap
);

parameter    ap_ST_fsm_state1 = 6'd1;
parameter    ap_ST_fsm_state2 = 6'd2;
parameter    ap_ST_fsm_state3 = 6'd4;
parameter    ap_ST_fsm_state4 = 6'd8;
parameter    ap_ST_fsm_state5 = 6'd16;
parameter    ap_ST_fsm_state6 = 6'd32;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
input  [31:0] rows_dout;
input   rows_empty_n;
output   rows_read;
input  [2:0] rows_num_data_valid;
input  [2:0] rows_fifo_cap;
input  [31:0] cols_dout;
input   cols_empty_n;
output   cols_read;
input  [2:0] cols_num_data_valid;
input  [2:0] cols_fifo_cap;
input  [31:0] adder_tree_output_0_dout;
input   adder_tree_output_0_empty_n;
output   adder_tree_output_0_read;
input  [2:0] adder_tree_output_0_num_data_valid;
input  [2:0] adder_tree_output_0_fifo_cap;
input  [31:0] scale_dispacher_0_dout;
input   scale_dispacher_0_empty_n;
output   scale_dispacher_0_read;
input  [2:0] scale_dispacher_0_num_data_valid;
input  [2:0] scale_dispacher_0_fifo_cap;
output  [15:0] dequantized_output_0_din;
input   dequantized_output_0_full_n;
output   dequantized_output_0_write;
input  [2:0] dequantized_output_0_num_data_valid;
input  [2:0] dequantized_output_0_fifo_cap;
output  [31:0] rows_c_din;
input   rows_c_full_n;
output   rows_c_write;
input  [2:0] rows_c_num_data_valid;
input  [2:0] rows_c_fifo_cap;

reg ap_done;
reg ap_idle;
reg ap_ready;

reg    ap_done_reg;
(* fsm_encoding = "none" *) reg   [5:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    rows_blk_n;
reg    cols_blk_n;
reg    dequantized_output_0_blk_n;
wire    ap_CS_fsm_state6;
reg    rows_c_blk_n;
wire   [29:0] rows_6_fu_223_p3;
reg   [29:0] rows_6_reg_614;
reg    ap_block_state1;
wire   [24:0] cols_5_fu_271_p3;
reg   [24:0] cols_5_reg_619;
wire   [0:0] icmp_ln45_fu_324_p2;
reg   [0:0] icmp_ln45_reg_627;
wire    ap_CS_fsm_state4;
wire   [0:0] tmp_619_fu_330_p3;
reg   [0:0] tmp_619_reg_632;
wire   [31:0] select_ln45_fu_344_p3;
reg   [31:0] select_ln45_reg_637;
wire   [4:0] trunc_ln45_fu_360_p1;
reg   [4:0] trunc_ln45_reg_645;
reg   [14:0] lshr_ln45_4_reg_651;
wire    ap_CS_fsm_state5;
reg   [0:0] tmp_623_reg_656;
wire    grp_Accumulator_Quantizer_Pipeline_VITIS_LOOP_17_2_fu_165_ap_start;
wire    grp_Accumulator_Quantizer_Pipeline_VITIS_LOOP_17_2_fu_165_ap_done;
wire    grp_Accumulator_Quantizer_Pipeline_VITIS_LOOP_17_2_fu_165_ap_idle;
wire    grp_Accumulator_Quantizer_Pipeline_VITIS_LOOP_17_2_fu_165_ap_ready;
wire    grp_Accumulator_Quantizer_Pipeline_VITIS_LOOP_17_2_fu_165_adder_tree_output_0_read;
wire    grp_Accumulator_Quantizer_Pipeline_VITIS_LOOP_17_2_fu_165_scale_dispacher_0_read;
wire   [31:0] grp_Accumulator_Quantizer_Pipeline_VITIS_LOOP_17_2_fu_165_acc_result_out;
wire    grp_Accumulator_Quantizer_Pipeline_VITIS_LOOP_17_2_fu_165_acc_result_out_ap_vld;
reg    grp_Accumulator_Quantizer_Pipeline_VITIS_LOOP_17_2_fu_165_ap_start_reg;
wire    ap_CS_fsm_state2;
wire   [0:0] icmp_ln11_fu_297_p2;
wire    ap_CS_fsm_state3;
reg   [28:0] r_fu_130;
wire   [28:0] add_ln11_fu_287_p2;
reg    cols_read_local;
reg    rows_read_local;
reg    rows_c_write_local;
wire   [15:0] empty_fu_589_p3;
reg    dequantized_output_0_write_local;
wire   [31:0] sub_ln73_fu_191_p2;
wire   [29:0] tmp_s_fu_197_p4;
wire   [0:0] tmp_fu_183_p3;
wire   [29:0] sub_ln73_14_fu_207_p2;
wire   [29:0] tmp_17_fu_213_p4;
wire   [31:0] sub_ln73_15_fu_239_p2;
wire   [24:0] tmp_18_fu_245_p4;
wire   [0:0] tmp_618_fu_231_p3;
wire   [24:0] sub_ln73_16_fu_255_p2;
wire   [24:0] tmp_19_fu_261_p4;
wire   [29:0] zext_ln73_fu_293_p1;
wire   [31:0] sub_ln45_fu_338_p2;
wire   [31:0] tmp_20_fu_352_p1;
wire   [31:0] tmp_20_fu_352_p3;
wire   [5:0] zext_ln45_fu_364_p1;
wire   [5:0] sub_ln45_7_fu_367_p2;
wire   [5:0] add_ln45_fu_377_p2;
wire   [4:0] tmp_620_fu_387_p4;
wire   [4:0] trunc_ln45_13_fu_373_p1;
wire   [4:0] sub_ln45_10_fu_403_p2;
wire   [31:0] zext_ln45_6_fu_409_p1;
wire   [31:0] lshr_ln45_5_fu_413_p2;
wire   [31:0] and_ln45_fu_419_p2;
wire   [0:0] icmp_ln45_10_fu_397_p2;
wire   [0:0] icmp_ln45_11_fu_424_p2;
wire   [0:0] tmp_621_fu_436_p3;
wire   [4:0] tmp_622_fu_450_p2;
wire   [0:0] tmp_622_fu_450_p3;
wire   [0:0] xor_ln45_fu_444_p2;
wire   [0:0] phi_ln45_4_fu_457_p2;
wire   [0:0] phi_ln45_fu_430_p2;
wire   [0:0] or_ln45_fu_463_p2;
wire   [5:0] add_ln45_10_fu_479_p2;
wire  signed [31:0] sext_ln45_fu_485_p1;
wire   [5:0] sub_ln45_8_fu_494_p2;
wire  signed [31:0] sext_ln45_4_fu_500_p1;
wire   [31:0] lshr_ln45_fu_489_p2;
wire   [31:0] shl_ln45_fu_504_p2;
wire   [0:0] icmp_ln45_12_fu_473_p2;
wire   [15:0] trunc_ln45_15_fu_509_p1;
wire   [15:0] trunc_ln45_16_fu_513_p1;
wire   [15:0] select_ln45_7_fu_517_p3;
wire   [15:0] zext_ln45_4_fu_469_p1;
wire   [15:0] add_ln45_11_fu_525_p2;
wire   [4:0] sub_ln45_9_fu_559_p2;
wire   [4:0] select_ln45_8_fu_552_p3;
wire   [4:0] add_ln45_12_fu_564_p2;
wire   [15:0] zext_ln45_5_fu_549_p1;
wire   [5:0] tmp_8_fu_570_p3;
wire   [15:0] tmp_21_fu_577_p5;
reg   [5:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
wire    ap_ST_fsm_state2_blk;
reg    ap_ST_fsm_state3_blk;
wire    ap_ST_fsm_state4_blk;
wire    ap_ST_fsm_state5_blk;
reg    ap_ST_fsm_state6_blk;
wire   [31:0] tmp_20_fu_352_p0;
wire   [0:0] tmp_20_fu_352_p2;
wire   [0:0] tmp_622_fu_450_p0;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 6'd1;
#0 grp_Accumulator_Quantizer_Pipeline_VITIS_LOOP_17_2_fu_165_ap_start_reg = 1'b0;
#0 r_fu_130 = 29'd0;
end

Gemv_Test_Accumulator_Quantizer_Pipeline_VITIS_LOOP_17_2 grp_Accumulator_Quantizer_Pipeline_VITIS_LOOP_17_2_fu_165(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_Accumulator_Quantizer_Pipeline_VITIS_LOOP_17_2_fu_165_ap_start),
    .ap_done(grp_Accumulator_Quantizer_Pipeline_VITIS_LOOP_17_2_fu_165_ap_done),
    .ap_idle(grp_Accumulator_Quantizer_Pipeline_VITIS_LOOP_17_2_fu_165_ap_idle),
    .ap_ready(grp_Accumulator_Quantizer_Pipeline_VITIS_LOOP_17_2_fu_165_ap_ready),
    .adder_tree_output_0_dout(adder_tree_output_0_dout),
    .adder_tree_output_0_empty_n(adder_tree_output_0_empty_n),
    .adder_tree_output_0_read(grp_Accumulator_Quantizer_Pipeline_VITIS_LOOP_17_2_fu_165_adder_tree_output_0_read),
    .adder_tree_output_0_num_data_valid(3'd0),
    .adder_tree_output_0_fifo_cap(3'd0),
    .scale_dispacher_0_dout(scale_dispacher_0_dout),
    .scale_dispacher_0_empty_n(scale_dispacher_0_empty_n),
    .scale_dispacher_0_read(grp_Accumulator_Quantizer_Pipeline_VITIS_LOOP_17_2_fu_165_scale_dispacher_0_read),
    .scale_dispacher_0_num_data_valid(3'd0),
    .scale_dispacher_0_fifo_cap(3'd0),
    .cols_5(cols_5_reg_619),
    .acc_result_out(grp_Accumulator_Quantizer_Pipeline_VITIS_LOOP_17_2_fu_165_acc_result_out),
    .acc_result_out_ap_vld(grp_Accumulator_Quantizer_Pipeline_VITIS_LOOP_17_2_fu_165_acc_result_out_ap_vld)
);

Gemv_Test_ctlz_32_32_1_1 #(
    .din_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
ctlz_32_32_1_1_U711(
    .din(tmp_20_fu_352_p1),
    .dout(tmp_20_fu_352_p3)
);

Gemv_Test_bitselect_1ns_32ns_5ns_1_1_1 #(
    .DATAWIDTH( 32 ),
    .ADDRWIDTH( 5 ))
bitselect_1ns_32ns_5ns_1_1_1_U712(
    .din(select_ln45_reg_637),
    .sel(tmp_622_fu_450_p2),
    .dout(tmp_622_fu_450_p3)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln11_fu_297_p2 == 1'd0))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_Accumulator_Quantizer_Pipeline_VITIS_LOOP_17_2_fu_165_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln11_fu_297_p2 == 1'd1))) begin
            grp_Accumulator_Quantizer_Pipeline_VITIS_LOOP_17_2_fu_165_ap_start_reg <= 1'b1;
        end else if ((grp_Accumulator_Quantizer_Pipeline_VITIS_LOOP_17_2_fu_165_ap_ready == 1'b1)) begin
            grp_Accumulator_Quantizer_Pipeline_VITIS_LOOP_17_2_fu_165_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_state1) & (1'b1 == ap_CS_fsm_state1))) begin
        r_fu_130 <= 29'd0;
    end else if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln11_fu_297_p2 == 1'd1))) begin
        r_fu_130 <= add_ln11_fu_287_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_state1) & (1'b1 == ap_CS_fsm_state1))) begin
        cols_5_reg_619 <= cols_5_fu_271_p3;
        rows_6_reg_614 <= rows_6_fu_223_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        icmp_ln45_reg_627 <= icmp_ln45_fu_324_p2;
        select_ln45_reg_637 <= select_ln45_fu_344_p3;
        tmp_619_reg_632 <= grp_Accumulator_Quantizer_Pipeline_VITIS_LOOP_17_2_fu_165_acc_result_out[32'd31];
        trunc_ln45_reg_645 <= trunc_ln45_fu_360_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        lshr_ln45_4_reg_651 <= {{add_ln45_11_fu_525_p2[15:1]}};
        tmp_623_reg_656 <= add_ln45_11_fu_525_p2[32'd12];
    end
end

always @ (*) begin
    if ((1'b1 == ap_block_state1)) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

assign ap_ST_fsm_state2_blk = 1'b0;

always @ (*) begin
    if ((grp_Accumulator_Quantizer_Pipeline_VITIS_LOOP_17_2_fu_165_ap_done == 1'b0)) begin
        ap_ST_fsm_state3_blk = 1'b1;
    end else begin
        ap_ST_fsm_state3_blk = 1'b0;
    end
end

assign ap_ST_fsm_state4_blk = 1'b0;

assign ap_ST_fsm_state5_blk = 1'b0;

always @ (*) begin
    if ((dequantized_output_0_full_n == 1'b0)) begin
        ap_ST_fsm_state6_blk = 1'b1;
    end else begin
        ap_ST_fsm_state6_blk = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln11_fu_297_p2 == 1'd0))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln11_fu_297_p2 == 1'd0))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        cols_blk_n = cols_empty_n;
    end else begin
        cols_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_state1) & (1'b1 == ap_CS_fsm_state1))) begin
        cols_read_local = 1'b1;
    end else begin
        cols_read_local = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        dequantized_output_0_blk_n = dequantized_output_0_full_n;
    end else begin
        dequantized_output_0_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((dequantized_output_0_full_n == 1'b1) & (1'b1 == ap_CS_fsm_state6))) begin
        dequantized_output_0_write_local = 1'b1;
    end else begin
        dequantized_output_0_write_local = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        rows_blk_n = rows_empty_n;
    end else begin
        rows_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        rows_c_blk_n = rows_c_full_n;
    end else begin
        rows_c_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_state1) & (1'b1 == ap_CS_fsm_state1))) begin
        rows_c_write_local = 1'b1;
    end else begin
        rows_c_write_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_state1) & (1'b1 == ap_CS_fsm_state1))) begin
        rows_read_local = 1'b1;
    end else begin
        rows_read_local = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((1'b0 == ap_block_state1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln11_fu_297_p2 == 1'd0))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state3 : begin
            if (((1'b1 == ap_CS_fsm_state3) & (grp_Accumulator_Quantizer_Pipeline_VITIS_LOOP_17_2_fu_165_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        ap_ST_fsm_state6 : begin
            if (((dequantized_output_0_full_n == 1'b1) & (1'b1 == ap_CS_fsm_state6))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln11_fu_287_p2 = (r_fu_130 + 29'd1);

assign add_ln45_10_fu_479_p2 = ($signed(sub_ln45_7_fu_367_p2) + $signed(6'd52));

assign add_ln45_11_fu_525_p2 = (select_ln45_7_fu_517_p3 + zext_ln45_4_fu_469_p1);

assign add_ln45_12_fu_564_p2 = (sub_ln45_9_fu_559_p2 + select_ln45_8_fu_552_p3);

assign add_ln45_fu_377_p2 = ($signed(sub_ln45_7_fu_367_p2) + $signed(6'd53));

assign adder_tree_output_0_read = grp_Accumulator_Quantizer_Pipeline_VITIS_LOOP_17_2_fu_165_adder_tree_output_0_read;

assign and_ln45_fu_419_p2 = (select_ln45_reg_637 & lshr_ln45_5_fu_413_p2);

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

always @ (*) begin
    ap_block_state1 = ((rows_c_full_n == 1'b0) | (cols_empty_n == 1'b0) | (rows_empty_n == 1'b0) | (ap_done_reg == 1'b1) | (ap_start == 1'b0));
end

assign cols_5_fu_271_p3 = ((tmp_618_fu_231_p3[0:0] == 1'b1) ? sub_ln73_16_fu_255_p2 : tmp_19_fu_261_p4);

assign cols_read = cols_read_local;

assign dequantized_output_0_din = empty_fu_589_p3;

assign dequantized_output_0_write = dequantized_output_0_write_local;

assign empty_fu_589_p3 = ((icmp_ln45_reg_627[0:0] == 1'b1) ? 16'd0 : tmp_21_fu_577_p5);

assign grp_Accumulator_Quantizer_Pipeline_VITIS_LOOP_17_2_fu_165_ap_start = grp_Accumulator_Quantizer_Pipeline_VITIS_LOOP_17_2_fu_165_ap_start_reg;

assign icmp_ln11_fu_297_p2 = (($signed(zext_ln73_fu_293_p1) < $signed(rows_6_reg_614)) ? 1'b1 : 1'b0);

assign icmp_ln45_10_fu_397_p2 = (($signed(tmp_620_fu_387_p4) > $signed(5'd0)) ? 1'b1 : 1'b0);

assign icmp_ln45_11_fu_424_p2 = ((and_ln45_fu_419_p2 != 32'd0) ? 1'b1 : 1'b0);

assign icmp_ln45_12_fu_473_p2 = (($signed(add_ln45_fu_377_p2) > $signed(6'd0)) ? 1'b1 : 1'b0);

assign icmp_ln45_fu_324_p2 = ((grp_Accumulator_Quantizer_Pipeline_VITIS_LOOP_17_2_fu_165_acc_result_out == 32'd0) ? 1'b1 : 1'b0);

assign lshr_ln45_5_fu_413_p2 = 32'd4294967295 >> zext_ln45_6_fu_409_p1;

assign lshr_ln45_fu_489_p2 = select_ln45_reg_637 >> sext_ln45_fu_485_p1;

assign or_ln45_fu_463_p2 = (phi_ln45_fu_430_p2 | phi_ln45_4_fu_457_p2);

assign phi_ln45_4_fu_457_p2 = (xor_ln45_fu_444_p2 & tmp_622_fu_450_p3);

assign phi_ln45_fu_430_p2 = (icmp_ln45_11_fu_424_p2 & icmp_ln45_10_fu_397_p2);

assign rows_6_fu_223_p3 = ((tmp_fu_183_p3[0:0] == 1'b1) ? sub_ln73_14_fu_207_p2 : tmp_17_fu_213_p4);

assign rows_c_din = rows_dout;

assign rows_c_write = rows_c_write_local;

assign rows_read = rows_read_local;

assign scale_dispacher_0_read = grp_Accumulator_Quantizer_Pipeline_VITIS_LOOP_17_2_fu_165_scale_dispacher_0_read;

assign select_ln45_7_fu_517_p3 = ((icmp_ln45_12_fu_473_p2[0:0] == 1'b1) ? trunc_ln45_15_fu_509_p1 : trunc_ln45_16_fu_513_p1);

assign select_ln45_8_fu_552_p3 = ((tmp_623_reg_656[0:0] == 1'b1) ? 5'd15 : 5'd14);

assign select_ln45_fu_344_p3 = ((tmp_619_fu_330_p3[0:0] == 1'b1) ? sub_ln45_fu_338_p2 : grp_Accumulator_Quantizer_Pipeline_VITIS_LOOP_17_2_fu_165_acc_result_out);

assign sext_ln45_4_fu_500_p1 = $signed(sub_ln45_8_fu_494_p2);

assign sext_ln45_fu_485_p1 = $signed(add_ln45_10_fu_479_p2);

assign shl_ln45_fu_504_p2 = select_ln45_reg_637 << sext_ln45_4_fu_500_p1;

assign sub_ln45_10_fu_403_p2 = (5'd12 - trunc_ln45_13_fu_373_p1);

assign sub_ln45_7_fu_367_p2 = ($signed(6'd32) - $signed(zext_ln45_fu_364_p1));

assign sub_ln45_8_fu_494_p2 = (6'd12 - sub_ln45_7_fu_367_p2);

assign sub_ln45_9_fu_559_p2 = ($signed(5'd16) - $signed(trunc_ln45_reg_645));

assign sub_ln45_fu_338_p2 = (32'd0 - grp_Accumulator_Quantizer_Pipeline_VITIS_LOOP_17_2_fu_165_acc_result_out);

assign sub_ln73_14_fu_207_p2 = (30'd0 - tmp_s_fu_197_p4);

assign sub_ln73_15_fu_239_p2 = (32'd0 - cols_dout);

assign sub_ln73_16_fu_255_p2 = (25'd0 - tmp_18_fu_245_p4);

assign sub_ln73_fu_191_p2 = (32'd0 - rows_dout);

assign tmp_17_fu_213_p4 = {{rows_dout[31:2]}};

assign tmp_18_fu_245_p4 = {{sub_ln73_15_fu_239_p2[31:7]}};

assign tmp_19_fu_261_p4 = {{cols_dout[31:7]}};

assign tmp_20_fu_352_p1 = ((tmp_619_fu_330_p3[0:0] == 1'b1) ? sub_ln45_fu_338_p2 : grp_Accumulator_Quantizer_Pipeline_VITIS_LOOP_17_2_fu_165_acc_result_out);

assign tmp_21_fu_577_p5 = {{tmp_8_fu_570_p3}, {zext_ln45_5_fu_549_p1[9:0]}};

assign tmp_618_fu_231_p3 = cols_dout[32'd31];

assign tmp_619_fu_330_p3 = grp_Accumulator_Quantizer_Pipeline_VITIS_LOOP_17_2_fu_165_acc_result_out[32'd31];

assign tmp_620_fu_387_p4 = {{add_ln45_fu_377_p2[5:1]}};

assign tmp_621_fu_436_p3 = add_ln45_fu_377_p2[32'd5];

assign tmp_622_fu_450_p2 = add_ln45_fu_377_p2[4:0];

assign tmp_8_fu_570_p3 = {{tmp_619_reg_632}, {add_ln45_12_fu_564_p2}};

assign tmp_fu_183_p3 = rows_dout[32'd31];

assign tmp_s_fu_197_p4 = {{sub_ln73_fu_191_p2[31:2]}};

assign trunc_ln45_13_fu_373_p1 = sub_ln45_7_fu_367_p2[4:0];

assign trunc_ln45_15_fu_509_p1 = lshr_ln45_fu_489_p2[15:0];

assign trunc_ln45_16_fu_513_p1 = shl_ln45_fu_504_p2[15:0];

assign trunc_ln45_fu_360_p1 = tmp_20_fu_352_p3[4:0];

assign xor_ln45_fu_444_p2 = (tmp_621_fu_436_p3 ^ 1'd1);

assign zext_ln45_4_fu_469_p1 = or_ln45_fu_463_p2;

assign zext_ln45_5_fu_549_p1 = lshr_ln45_4_reg_651;

assign zext_ln45_6_fu_409_p1 = sub_ln45_10_fu_403_p2;

assign zext_ln45_fu_364_p1 = trunc_ln45_reg_645;

assign zext_ln73_fu_293_p1 = r_fu_130;

endmodule //Gemv_Test_Accumulator_Quantizer
