{"Source Block": ["oh/elink/hdl/erx_cfg.v@119:129@HdlStmAssign", "   assign dma_access     =  erx_cfg_access & \n\t\t\t  (dstaddr_in[19:16] ==`EGROUP_MMR) &\n\t\t\t  (dstaddr_in[10:8]  ==`EGROUP_DMA);\n   \n   \n   assign ecfg_read      = cfg_access & ~write_in;\n   assign ecfg_write     = cfg_access & write_in;\n\n   //Config write enables\n   assign rx_cfg_write      = ecfg_write & (dstaddr_in[RFAW+1:2]==`ERX_CFG);\n   assign rx_offset_write   = ecfg_write & (dstaddr_in[RFAW+1:2]==`ERX_OFFSET);\n"], "Clone Blocks": [["oh/elink/hdl/erx_cfg.v@120:130", "\t\t\t  (dstaddr_in[19:16] ==`EGROUP_MMR) &\n\t\t\t  (dstaddr_in[10:8]  ==`EGROUP_DMA);\n   \n   \n   assign ecfg_read      = cfg_access & ~write_in;\n   assign ecfg_write     = cfg_access & write_in;\n\n   //Config write enables\n   assign rx_cfg_write      = ecfg_write & (dstaddr_in[RFAW+1:2]==`ERX_CFG);\n   assign rx_offset_write   = ecfg_write & (dstaddr_in[RFAW+1:2]==`ERX_OFFSET);\n   assign rx_idelay0_write  = ecfg_write & (dstaddr_in[RFAW+1:2]==`ERX_IDELAY0);\n"], ["oh/elink/hdl/etx_cfg.v@93:103", "   //read/write decode\n   assign tx_match     = cfg_access &\n\t\t         (dstaddr_in[19:16] ==`EGROUP_MMR) &\n\t\t         (dstaddr_in[10:8]  ==`EGROUP_TX);\n   \t\t\t \t\t\t \n   assign ecfg_read    = tx_match & ~write_in;\n   assign ecfg_write   = tx_match & write_in;\n   \n   //Config write enables \n   assign tx_version_write  = ecfg_write & (dstaddr_in[RFAW+1:2]==`E_VERSION);\n   assign tx_cfg_write      = ecfg_write & (dstaddr_in[RFAW+1:2]==`ETX_CFG);\n"]], "Diff Content": {"Delete": [[124, "   assign ecfg_read      = cfg_access & ~write_in;\n"]], "Add": [[124, "   assign ecfg_read      = erx_cfg_access & ~write_in;\n"]]}}