V 51
K 244107183800 opad15
Y 0
D 0 0 850 1100
Z 0
i 87
I 66 virtex:OPAD 1 500 790 0 1 '
C 46 5 1 0
I 67 virtex:OPAD 1 500 760 0 1 '
C 46 10 1 0
I 68 virtex:OPAD 1 500 730 0 1 '
C 46 3 1 0
I 69 virtex:OPAD 1 500 700 0 1 '
C 46 1 1 0
T 605 50 10 0 9 10th December 2003
T 700 30 10 0 3 A
T 710 50 10 0 9 1
T 30 30 10 0 3 Copyright (c) 1993, Xilinx Inc.
T 30 40 10 0 3 drawn by KS
T 695 75 30 0 3 JRG
Q 14 0 0
I 48 virtex:ASHEETP 1 410 0 0 1 '
T 600 100 10 0 9 VIRTEX Family OPAD4 Macro
T 555 80 10 0 9 4-bit Output Pad
N 46
J 500 710 2
J 300 710 9
J 500 740 2
J 300 740 11
J 500 800 2
J 190 840 7
J 300 840 9
J 300 800 11
J 300 770 11
J 500 770 2
S 2 1
L 310 710 10 0 3 0 1 0 O3
B 2 4
S 4 3
L 310 740 10 0 3 0 1 0 O2
B 4 9
S 8 5
L 310 800 10 0 3 0 1 0 O0
B 8 7
B 9 8
S 9 10
L 310 770 10 0 3 0 1 0 O1
B 6 7
L 190 850 10 0 3 0 1 0 O[3:0]
E
