// ========== Copyright Header Begin ==========================================
// 
// OpenSPARC T1 Processor File: core1_config.v
// Copyright (c) 2006 Sun Microsystems, Inc.  All Rights Reserved.
// DO NOT ALTER OR REMOVE COPYRIGHT NOTICES.
// 
// The above named program is free software; you can redistribute it and/or
// modify it under the terms of the GNU General Public
// License version 2 as published by the Free Software Foundation.
// 
// The above named program is distributed in the hope that it will be 
// useful, but WITHOUT ANY WARRANTY; without even the implied warranty of
// MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the GNU
// General Public License for more details.
// 
// You should have received a copy of the GNU General Public
// License along with this work; if not, write to the Free Software
// Foundation, Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301, USA.
// 
// ========== Copyright Header End ============================================
`timescale 1ps/1ps
`define INCLUDE_SAS_TASKS
`define MICRO_ON
`define RANK_DIMM
`define STACK_DIMM
`define RTL_PAD_EFC
`define RTL_EFC
`define RTL_PAD_CTU
`define RTL_CTU
`define RTL_PAD_MISC
`define RTL_PAD_DBG
`define RTL_PAD_JBUS_COMMON
`define RTL_PAD_JBUSL
`define RTL_PAD_JBUSR
`define RTL_JBI
`define RTL_PAD_DDR3
`define RTL_PAD_DDR2
`define RTL_PAD_DDR1
`define RTL_PAD_DDR0
`define RTL_PADS
`define RTL_SCDATA3
`define RTL_SCDATA2
`define RTL_SCDATA1
`define RTL_SCDATA0
`define RTL_SCTAG3
`define RTL_SCTAG2
`define RTL_SCTAG1
`define RTL_SCTAG0
`define RTL_SCBUF3
`define RTL_SCBUF2
`define RTL_SCBUF1
`define RTL_SCBUF0
`define RTL_SPARC0
`define RTL_FPU
`define RTL_DRAM13
`define RTL_DRAM02
`define RTL_CCX
`define RTL_JBI_BUF
`define RTL_MEM
`define RTL_CMP
`define RTL_FLOP_RPTRS
`define MODEL_CMP
`define MODELSIM
