if {![file exists "D:/RTL_FPGA/transistors/sim_and_gate_transistor/sim_and_gate_transistor.mpf"]} { 
	project new "D:/RTL_FPGA/transistors/sim_and_gate_transistor" sim_and_gate_transistor
	project addfile "D:/RTL_FPGA/transistors/primitives_ex.v"
	project addfile "D:/RTL_FPGA/transistors/not_switch_tf.v"
	project addfile "D:/RTL_FPGA/transistors/and_gate_transistor.v"
	project addfile "D:/RTL_FPGA/transistors/and_gate_primitives_tf.v"
	vlib  work
	vdel -lib work -all 
	vlib work
	vlog  +incdir+D:/RTL_FPGA/transistors  -work work  "D:/RTL_FPGA/transistors/primitives_ex.v"
	vlog  +incdir+D:/RTL_FPGA/transistors  -work work  "D:/RTL_FPGA/transistors/not_switch_tf.v"
	vlog  +incdir+D:/RTL_FPGA/transistors  -work work  "D:/RTL_FPGA/transistors/and_gate_transistor.v"
	vlog  +incdir+D:/RTL_FPGA/transistors  -work work  "D:/RTL_FPGA/transistors/and_gate_primitives_tf.v"
} else {
	project open "D:/RTL_FPGA/transistors/sim_and_gate_transistor/sim_and_gate_transistor"
	project compileoutofdate
}
vsim -voptargs=+acc -L work -L pmi_work -L ovi_ecp5u  and_gate_primitives_tf
view wave
add wave /*
run 1000ns
