// Seed: 3637319860
module module_0;
  initial id_1 <= id_1;
  assign module_1.id_11 = 0;
endmodule
module module_1 (
    input tri1 id_0,
    input uwire id_1,
    input tri1 id_2,
    input wor id_3,
    input tri id_4,
    input tri1 id_5,
    input supply0 id_6,
    input supply1 id_7,
    input supply1 id_8,
    input tri1 id_9,
    input tri1 id_10,
    input tri id_11,
    input supply0 id_12,
    output tri0 id_13,
    output supply1 id_14,
    input tri1 id_15
);
  assign id_14 = -1;
  supply0 id_17 = id_17 == id_7;
  module_0 modCall_1 ();
  wire id_18;
endmodule
