module module_0 (
    output [id_1 : id_1] id_2,
    output [id_2 : 1 'h0] id_3,
    output logic id_4,
    output logic [id_3 : id_1  ==  id_3] id_5,
    input [id_5 : id_4] id_6
);
  id_7 id_8 (
      .id_5(id_6),
      .id_4(id_5),
      .id_2(~id_1),
      .id_3(1),
      .id_1(id_4),
      .id_6(id_5),
      .id_5(id_4)
  );
  id_9 id_10 (
      .id_1(id_3),
      .id_2(1'b0),
      .id_6(id_2),
      .id_5(id_5),
      .id_1(id_8)
  );
  id_11 id_12 (
      .id_13(id_2),
      .id_1 (id_3)
  );
endmodule
