#-----------------------------------------------------------
# Vivado v2023.2 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Thu Apr  3 18:07:58 2025
# Process ID: 10812
# Current directory: C:/Users/shrin/Desktop/Vivado_projects/Lipsi_project/controller
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent2200 C:\Users\shrin\Desktop\Vivado_projects\Lipsi_project\controller\controller.xpr
# Log file: C:/Users/shrin/Desktop/Vivado_projects/Lipsi_project/controller/vivado.log
# Journal file: C:/Users/shrin/Desktop/Vivado_projects/Lipsi_project/controller\vivado.jou
# Running On: Shri, OS: Windows, CPU Frequency: 2496 MHz, CPU Physical cores: 4, Host memory: 12622 MB
#-----------------------------------------------------------
start_gui
open_project C:/Users/shrin/Desktop/Vivado_projects/Lipsi_project/controller/controller.xpr
update_compile_order -fileset sources_1
open_bd_design {C:/Users/shrin/Desktop/Vivado_projects/Lipsi_project/controller/controller.srcs/sources_1/bd/Lipsi/Lipsi.bd}
delete_bd_objs [get_bd_nets controller_0_wr_en] [get_bd_nets controller_0_A_en] [get_bd_nets controller_0_addr_mux] [get_bd_nets controller_0_PC_mux] [get_bd_nets controller_0_alu_select] [get_bd_nets controller_0_PC_en] [get_bd_nets controller_0_data_mux] [get_bd_cells controller_0]
create_bd_cell -type module -reference controller controller_0
set_property location {3 28 -11} [get_bd_cells controller_0]
connect_bd_net [get_bd_pins controller_0/wr_en] [get_bd_pins ALU_0/enable]
delete_bd_objs [get_bd_nets controller_0_wr_en]
connect_bd_net [get_bd_pins controller_0/alu_select] [get_bd_pins ALU_0/enable]
connect_bd_net [get_bd_pins controller_0/wr_en] [get_bd_pins memory_0/wr_en]
connect_bd_net [get_bd_pins controller_0/PC_en] [get_bd_pins PC_0/PC_en]
connect_bd_net [get_bd_pins controller_0/A_en] [get_bd_pins accumulator_0/accu_en]
connect_bd_net [get_bd_pins controller_0/addr_mux] [get_bd_pins addr_mux_0/select]
connect_bd_net [get_bd_pins controller_0/data_mux] [get_bd_pins data_mux_0/select]
connect_bd_net [get_bd_pins controller_0/PC_mux] [get_bd_pins PC_mux_0/select]
connect_bd_net [get_bd_pins controller_0/instruction] [get_bd_pins memory_0/rd_data]
connect_bd_net [get_bd_pins controller_0/accumulator] [get_bd_pins accumulator_0/accu_out]
save_bd_design
import_files -norecurse C:/Users/shrin/Desktop/Vivado_projects/clock_divider_100M_to_1/clock_divider_100M_to_1.srcs/sources_1/new/clk_div_100m_to_1Hz.v
update_compile_order -fileset sources_1
import_files -norecurse {C:/Users/shrin/Desktop/Vivado_projects/mod_16_counter/mod_16_counter.srcs/sources_1/imports/Seven_segment_display/seven_segment_display.v C:/Users/shrin/Desktop/Vivado_projects/mod_16_counter/mod_16_counter.srcs/sources_1/imports/Vivado_projects/D_flipflop/D_flipflop.srcs/sources_1/imports/Seven_segment_display/clock_100M_to_1K.v}
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
create_bd_cell -type module -reference seven_seg_display seven_seg_display_0
create_bd_cell -type module -reference clk_div_100m_to_1Hz clk_div_100m_to_1Hz_0
set_property location {4 344 450} [get_bd_cells seven_seg_display_0]
connect_bd_net [get_bd_pins seven_seg_display_0/clk100M] [get_bd_pins accumulator_0/accu_out]
delete_bd_objs [get_bd_nets accumulator_0_accu_out]
connect_bd_net [get_bd_pins seven_seg_display_0/q] [get_bd_pins accumulator_0/accu_out]
connect_bd_net [get_bd_pins data_mux_0/A] [get_bd_pins accumulator_0/accu_out]
connect_bd_net [get_bd_pins controller_0/accumulator] [get_bd_pins accumulator_0/accu_out]
connect_bd_net [get_bd_pins PC_mux_0/accumulator] [get_bd_pins accumulator_0/accu_out]
delete_bd_objs [get_bd_nets controller_0_alu_select] [get_bd_nets ALU_0_rx] [get_bd_cells ALU_0]
create_bd_cell -type module -reference ALU ALU_0
set_property location {5 547 171} [get_bd_cells ALU_0]
set_property location {5 582 217} [get_bd_cells ALU_0]
set_property location {5 581 175} [get_bd_cells ALU_0]
set_property location {5 598 173} [get_bd_cells ALU_0]
set_property location {5 599 189} [get_bd_cells ALU_0]
connect_bd_net [get_bd_pins ALU_0/rx] [get_bd_pins accumulator_0/alu_out]
connect_bd_net [get_bd_pins controller_0/alu_select] [get_bd_pins ALU_0/enable]
connect_bd_net [get_bd_pins memory_0/rd_data] [get_bd_pins ALU_0/Op]
connect_bd_net [get_bd_pins ALU_0/rx2] [get_bd_pins accumulator_0/accu_out]
delete_bd_objs [get_bd_nets ALU_0_rx] [get_bd_nets controller_0_alu_select] [get_bd_cells ALU_0]
save_bd_design
create_bd_cell -type module -reference ALU ALU_0
set_property location {5 584 56} [get_bd_cells ALU_0]
set_property location {5 533 136} [get_bd_cells ALU_0]
set_property location {5 554 171} [get_bd_cells ALU_0]
connect_bd_net [get_bd_pins ALU_0/rx] [get_bd_pins accumulator_0/alu_out]
connect_bd_net [get_bd_pins ALU_0/enable] [get_bd_pins controller_0/alu_select]
connect_bd_net [get_bd_pins ALU_0/Op] [get_bd_pins memory_0/rd_data]
connect_bd_net [get_bd_pins ALU_0/rx2] [get_bd_pins accumulator_0/accu_out]
save_bd_design
set_property location {1.5 -445 422} [get_bd_cells clk_div_100m_to_1Hz_0]
set_property location {2 -465 461} [get_bd_cells clk_div_100m_to_1Hz_0]
connect_bd_net [get_bd_pins clk_div_100m_to_1Hz_0/clk_1Hz] [get_bd_pins PC_0/clk]
connect_bd_net [get_bd_pins controller_0/clk] [get_bd_pins clk_div_100m_to_1Hz_0/clk_1Hz]
connect_bd_net [get_bd_pins accumulator_0/clk] [get_bd_pins clk_div_100m_to_1Hz_0/clk_1Hz]
connect_bd_net [get_bd_pins clk_div_100m_to_1Hz_0/clk_100M] [get_bd_pins seven_seg_display_0/clk100M]
connect_bd_net [get_bd_pins memory_0/clk100m] [get_bd_pins clk_div_100m_to_1Hz_0/clk_100M]
save_bd_design
launch_runs impl_1 -jobs 4
wait_on_run impl_1
validate_bd_design
create_bd_port -dir I clk
connect_bd_net [get_bd_ports clk] [get_bd_pins clk_div_100m_to_1Hz_0/clk_100M]
create_bd_port -dir I reset
set_property location {375 221} [get_bd_ports reset]
undo
set_property location {-964 269} [get_bd_ports reset]
set_property location {-915 274} [get_bd_ports reset]
set_property location {-896 276} [get_bd_ports reset]
connect_bd_net [get_bd_ports reset] [get_bd_pins memory_0/reset]
delete_bd_objs [get_bd_nets ALU_0_rx] [get_bd_nets controller_0_alu_select] [get_bd_cells ALU_0]
create_bd_cell -type module -reference ALU ALU_0
set_property location {6 785 158} [get_bd_cells ALU_0]
set_property location {6 759 213} [get_bd_cells ALU_0]
set_property location {6 744 193} [get_bd_cells ALU_0]
connect_bd_net [get_bd_pins ALU_0/rx] [get_bd_pins accumulator_0/alu_out]
delete_bd_objs [get_bd_nets ALU_0_rx] [get_bd_cells ALU_0]
create_bd_cell -type module -reference ALU ALU_0
delete_bd_objs [get_bd_cells ALU_0]
open_bd_design {C:/Users/shrin/Desktop/Vivado_projects/Lipsi_project/controller/controller.srcs/sources_1/bd/Lipsi/Lipsi.bd}
open_bd_design {C:/Users/shrin/Desktop/Vivado_projects/Lipsi_project/controller/controller.srcs/sources_1/bd/Lipsi/Lipsi.bd}
create_bd_cell -type module -reference ALU ALU_0
delete_bd_objs [get_bd_cells ALU_0]
save_bd_design
