5 b 1 * 0
8 /data/cf/uvpd1/sn3/trevorw/trevorw/projects/covered/diags/verilog -t main -vcd gate1.1.vcd -o gate1.1.cdd -v gate1.1.v
3 0 $root "$root" NA 0 0 1
3 0 main "main" gate1.1.v 1 52 1
1 qo 3 30008 1 0 0 0 1 33 2
1 ro 3 3000c 1 0 0 0 1 33 2
1 so 3 30010 1 0 0 0 1 33 2
1 to 3 30014 1 0 0 0 1 33 2
1 uo 3 30018 1 0 0 0 1 33 2
1 vo 3 3001c 1 0 0 0 1 33 2
1 wo 3 30020 1 0 0 0 1 33 2
1 xo 3 30024 1 0 0 0 1 33 2
1 q1 5 30008 1 0 0 0 1 33 2
1 r1 5 3000c 1 0 0 0 1 33 2
1 s1 5 30010 1 0 0 0 1 33 2
1 t1 5 30014 1 0 0 0 1 33 2
1 u1 5 30018 1 0 0 0 1 33 2
1 v1 5 3001c 1 0 0 0 1 33 2
1 s2 7 30008 1 0 0 0 1 33 102
1 t2 8 30008 1 0 0 0 1 33 102
1 u2 9 30008 1 0 0 0 1 33 102
1 v2 10 30008 1 0 0 0 1 33 102
1 w1 12 30008 1 0 0 0 1 33 2
1 w2 12 3000c 1 0 0 0 1 33 102
1 w3 12 30010 1 0 0 0 1 33 2
1 x1 13 30008 1 0 0 0 1 33 2
1 x2 13 3000c 1 0 0 0 1 33 102
1 x3 13 30010 1 0 0 0 1 33 2
3 1 main.$u0 "main.$u0" gate1.1.v 0 50 1
