

================================================================
== Vitis HLS Report for 'sign_and_quantize_ap_int_9_s'
================================================================
* Date:           Fri Dec 12 17:44:55 2025

* Version:        2024.2.2 (Build 6049644 on Mar  5 2025)
* Project:        bnn
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.260 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        3|        3|  30.000 ns|  30.000 ns|    3|    3|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 6.70>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%input_41_val_read = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %input_41_val" [bnn.cpp:89]   --->   Operation 5 'read' 'input_41_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%input_40_val_read = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %input_40_val" [bnn.cpp:89]   --->   Operation 6 'read' 'input_40_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%input_39_val_read = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %input_39_val" [bnn.cpp:89]   --->   Operation 7 'read' 'input_39_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%input_38_val_read = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %input_38_val" [bnn.cpp:89]   --->   Operation 8 'read' 'input_38_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%input_37_val_read = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %input_37_val" [bnn.cpp:89]   --->   Operation 9 'read' 'input_37_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%input_36_val_read = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %input_36_val" [bnn.cpp:89]   --->   Operation 10 'read' 'input_36_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%input_35_val_read = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %input_35_val" [bnn.cpp:89]   --->   Operation 11 'read' 'input_35_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%input_34_val_read = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %input_34_val" [bnn.cpp:89]   --->   Operation 12 'read' 'input_34_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%input_33_val_read = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %input_33_val" [bnn.cpp:89]   --->   Operation 13 'read' 'input_33_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%input_32_val_read = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %input_32_val" [bnn.cpp:89]   --->   Operation 14 'read' 'input_32_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%input_9_val_read = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %input_9_val" [bnn.cpp:89]   --->   Operation 15 'read' 'input_9_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%input_8_val_read = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %input_8_val" [bnn.cpp:89]   --->   Operation 16 'read' 'input_8_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%input_7_val_read = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %input_7_val" [bnn.cpp:89]   --->   Operation 17 'read' 'input_7_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%input_6_val_read = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %input_6_val" [bnn.cpp:89]   --->   Operation 18 'read' 'input_6_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%input_5_val_read = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %input_5_val" [bnn.cpp:89]   --->   Operation 19 'read' 'input_5_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%input_4_val_read = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %input_4_val" [bnn.cpp:89]   --->   Operation 20 'read' 'input_4_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%input_3_val_read = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %input_3_val" [bnn.cpp:89]   --->   Operation 21 'read' 'input_3_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%input_2_val_read = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %input_2_val" [bnn.cpp:89]   --->   Operation 22 'read' 'input_2_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%input_1_val_read = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %input_1_val" [bnn.cpp:89]   --->   Operation 23 'read' 'input_1_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%input_0_val_read = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %input_0_val" [bnn.cpp:89]   --->   Operation 24 'read' 'input_0_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (1.82ns)   --->   "%icmp_ln89 = icmp_slt  i9 %input_0_val_read, i9 1" [bnn.cpp:89]   --->   Operation 25 'icmp' 'icmp_ln89' <Predicate = true> <Delay = 1.82> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (0.00ns) (grouped into LUT with out node select_ln89_1)   --->   "%select_ln89 = select i1 %icmp_ln89, i32 2147483648, i32 0" [bnn.cpp:89]   --->   Operation 26 'select' 'select_ln89' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (1.82ns)   --->   "%icmp_ln89_1 = icmp_slt  i9 %input_1_val_read, i9 1" [bnn.cpp:89]   --->   Operation 27 'icmp' 'icmp_ln89_1' <Predicate = true> <Delay = 1.82> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.00ns) (grouped into LUT with out node select_ln89_1)   --->   "%select_ln90 = select i1 %icmp_ln89, i32 3221225472, i32 1073741824" [bnn.cpp:90]   --->   Operation 28 'select' 'select_ln90' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln89_1 = select i1 %icmp_ln89_1, i32 %select_ln90, i32 %select_ln89" [bnn.cpp:89]   --->   Operation 29 'select' 'select_ln89_1' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (1.82ns)   --->   "%icmp_ln89_2 = icmp_slt  i9 %input_2_val_read, i9 1" [bnn.cpp:89]   --->   Operation 30 'icmp' 'icmp_ln89_2' <Predicate = true> <Delay = 1.82> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%tmp = partselect i2 @_ssdm_op_PartSelect.i2.i32.i32.i32, i32 %select_ln89_1, i32 30, i32 31" [bnn.cpp:90]   --->   Operation 31 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%or_ln = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i2.i30, i2 %tmp, i30 536870912" [bnn.cpp:90]   --->   Operation 32 'bitconcatenate' 'or_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.69ns)   --->   "%select_ln89_2 = select i1 %icmp_ln89_2, i32 %or_ln, i32 %select_ln89_1" [bnn.cpp:89]   --->   Operation 33 'select' 'select_ln89_2' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (1.82ns)   --->   "%icmp_ln89_3 = icmp_slt  i9 %input_3_val_read, i9 1" [bnn.cpp:89]   --->   Operation 34 'icmp' 'icmp_ln89_3' <Predicate = true> <Delay = 1.82> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%tmp_2 = partselect i3 @_ssdm_op_PartSelect.i3.i32.i32.i32, i32 %select_ln89_2, i32 29, i32 31" [bnn.cpp:90]   --->   Operation 35 'partselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%or_ln90_1 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i3.i29, i3 %tmp_2, i29 268435456" [bnn.cpp:90]   --->   Operation 36 'bitconcatenate' 'or_ln90_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.69ns)   --->   "%select_ln89_3 = select i1 %icmp_ln89_3, i32 %or_ln90_1, i32 %select_ln89_2" [bnn.cpp:89]   --->   Operation 37 'select' 'select_ln89_3' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (1.82ns)   --->   "%icmp_ln89_4 = icmp_slt  i9 %input_4_val_read, i9 1" [bnn.cpp:89]   --->   Operation 38 'icmp' 'icmp_ln89_4' <Predicate = true> <Delay = 1.82> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%tmp_4 = partselect i4 @_ssdm_op_PartSelect.i4.i32.i32.i32, i32 %select_ln89_3, i32 28, i32 31" [bnn.cpp:90]   --->   Operation 39 'partselect' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%or_ln90_2 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i4.i28, i4 %tmp_4, i28 134217728" [bnn.cpp:90]   --->   Operation 40 'bitconcatenate' 'or_ln90_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.69ns)   --->   "%select_ln89_4 = select i1 %icmp_ln89_4, i32 %or_ln90_2, i32 %select_ln89_3" [bnn.cpp:89]   --->   Operation 41 'select' 'select_ln89_4' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 42 [1/1] (1.82ns)   --->   "%icmp_ln89_5 = icmp_slt  i9 %input_5_val_read, i9 1" [bnn.cpp:89]   --->   Operation 42 'icmp' 'icmp_ln89_5' <Predicate = true> <Delay = 1.82> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%tmp_6 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %select_ln89_4, i32 27, i32 31" [bnn.cpp:90]   --->   Operation 43 'partselect' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%or_ln90_3 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i5.i27, i5 %tmp_6, i27 67108864" [bnn.cpp:90]   --->   Operation 44 'bitconcatenate' 'or_ln90_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.69ns)   --->   "%select_ln89_5 = select i1 %icmp_ln89_5, i32 %or_ln90_3, i32 %select_ln89_4" [bnn.cpp:89]   --->   Operation 45 'select' 'select_ln89_5' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 46 [1/1] (1.82ns)   --->   "%icmp_ln89_6 = icmp_slt  i9 %input_6_val_read, i9 1" [bnn.cpp:89]   --->   Operation 46 'icmp' 'icmp_ln89_6' <Predicate = true> <Delay = 1.82> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%tmp_8 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %select_ln89_5, i32 26, i32 31" [bnn.cpp:90]   --->   Operation 47 'partselect' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%trunc_ln90 = trunc i32 %select_ln89_5" [bnn.cpp:90]   --->   Operation 48 'trunc' 'trunc_ln90' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%or_ln90_4 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i6.i1.i25, i6 %tmp_8, i1 1, i25 %trunc_ln90" [bnn.cpp:90]   --->   Operation 49 'bitconcatenate' 'or_ln90_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.69ns)   --->   "%select_ln89_6 = select i1 %icmp_ln89_6, i32 %or_ln90_4, i32 %select_ln89_5" [bnn.cpp:89]   --->   Operation 50 'select' 'select_ln89_6' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 51 [1/1] (1.82ns)   --->   "%icmp_ln89_7 = icmp_slt  i9 %input_7_val_read, i9 1" [bnn.cpp:89]   --->   Operation 51 'icmp' 'icmp_ln89_7' <Predicate = true> <Delay = 1.82> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%tmp_s = partselect i7 @_ssdm_op_PartSelect.i7.i32.i32.i32, i32 %select_ln89_6, i32 25, i32 31" [bnn.cpp:90]   --->   Operation 52 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%trunc_ln90_1 = trunc i32 %select_ln89_6" [bnn.cpp:90]   --->   Operation 53 'trunc' 'trunc_ln90_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%or_ln90_5 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i7.i1.i24, i7 %tmp_s, i1 1, i24 %trunc_ln90_1" [bnn.cpp:90]   --->   Operation 54 'bitconcatenate' 'or_ln90_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.69ns)   --->   "%select_ln89_7 = select i1 %icmp_ln89_7, i32 %or_ln90_5, i32 %select_ln89_6" [bnn.cpp:89]   --->   Operation 55 'select' 'select_ln89_7' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 56 [1/1] (0.00ns) (grouped into LUT with out node or_ln89_2)   --->   "%or_ln89 = or i1 %icmp_ln89_4, i1 %icmp_ln89_5" [bnn.cpp:89]   --->   Operation 56 'or' 'or_ln89' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 57 [1/1] (0.00ns) (grouped into LUT with out node or_ln89_2)   --->   "%or_ln89_1 = or i1 %icmp_ln89_7, i1 %icmp_ln89_6" [bnn.cpp:89]   --->   Operation 57 'or' 'or_ln89_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 58 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln89_2 = or i1 %or_ln89_1, i1 %or_ln89" [bnn.cpp:89]   --->   Operation 58 'or' 'or_ln89_2' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 59 [1/1] (1.82ns)   --->   "%icmp_ln89_8 = icmp_slt  i9 %input_8_val_read, i9 1" [bnn.cpp:89]   --->   Operation 59 'icmp' 'icmp_ln89_8' <Predicate = true> <Delay = 1.82> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%tmp_1 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %select_ln89_7, i32 24, i32 31" [bnn.cpp:90]   --->   Operation 60 'partselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%trunc_ln90_2 = trunc i32 %select_ln89_7" [bnn.cpp:90]   --->   Operation 61 'trunc' 'trunc_ln90_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (1.82ns)   --->   "%icmp_ln89_9 = icmp_slt  i9 %input_9_val_read, i9 1" [bnn.cpp:89]   --->   Operation 62 'icmp' 'icmp_ln89_9' <Predicate = true> <Delay = 1.82> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 63 [1/1] (0.00ns) (grouped into LUT with out node or_ln89_26)   --->   "%or_ln89_25 = or i1 %icmp_ln89_1, i1 %icmp_ln89_3" [bnn.cpp:89]   --->   Operation 63 'or' 'or_ln89_25' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 64 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln89_26 = or i1 %or_ln89_25, i1 %icmp_ln89" [bnn.cpp:89]   --->   Operation 64 'or' 'or_ln89_26' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 65 [1/1] (1.82ns)   --->   "%icmp_ln89_32 = icmp_slt  i9 %input_32_val_read, i9 1" [bnn.cpp:89]   --->   Operation 65 'icmp' 'icmp_ln89_32' <Predicate = true> <Delay = 1.82> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 66 [1/1] (0.00ns) (grouped into LUT with out node select_ln89_41)   --->   "%select_ln89_40 = select i1 %icmp_ln89_32, i32 2147483648, i32 0" [bnn.cpp:89]   --->   Operation 66 'select' 'select_ln89_40' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 67 [1/1] (1.82ns)   --->   "%icmp_ln89_33 = icmp_slt  i9 %input_33_val_read, i9 1" [bnn.cpp:89]   --->   Operation 67 'icmp' 'icmp_ln89_33' <Predicate = true> <Delay = 1.82> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 68 [1/1] (0.00ns) (grouped into LUT with out node select_ln89_41)   --->   "%select_ln90_1 = select i1 %icmp_ln89_32, i32 3221225472, i32 1073741824" [bnn.cpp:90]   --->   Operation 68 'select' 'select_ln90_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 69 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln89_41 = select i1 %icmp_ln89_33, i32 %select_ln90_1, i32 %select_ln89_40" [bnn.cpp:89]   --->   Operation 69 'select' 'select_ln89_41' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 70 [1/1] (1.82ns)   --->   "%icmp_ln89_34 = icmp_slt  i9 %input_34_val_read, i9 1" [bnn.cpp:89]   --->   Operation 70 'icmp' 'icmp_ln89_34' <Predicate = true> <Delay = 1.82> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%tmp_29 = partselect i2 @_ssdm_op_PartSelect.i2.i32.i32.i32, i32 %select_ln89_41, i32 30, i32 31" [bnn.cpp:90]   --->   Operation 71 'partselect' 'tmp_29' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%or_ln90_29 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i2.i30, i2 %tmp_29, i30 536870912" [bnn.cpp:90]   --->   Operation 72 'bitconcatenate' 'or_ln90_29' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.69ns)   --->   "%select_ln89_42 = select i1 %icmp_ln89_34, i32 %or_ln90_29, i32 %select_ln89_41" [bnn.cpp:89]   --->   Operation 73 'select' 'select_ln89_42' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 74 [1/1] (1.82ns)   --->   "%icmp_ln89_35 = icmp_slt  i9 %input_35_val_read, i9 1" [bnn.cpp:89]   --->   Operation 74 'icmp' 'icmp_ln89_35' <Predicate = true> <Delay = 1.82> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%tmp_30 = partselect i3 @_ssdm_op_PartSelect.i3.i32.i32.i32, i32 %select_ln89_42, i32 29, i32 31" [bnn.cpp:90]   --->   Operation 75 'partselect' 'tmp_30' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%or_ln90_30 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i3.i29, i3 %tmp_30, i29 268435456" [bnn.cpp:90]   --->   Operation 76 'bitconcatenate' 'or_ln90_30' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.69ns)   --->   "%select_ln89_43 = select i1 %icmp_ln89_35, i32 %or_ln90_30, i32 %select_ln89_42" [bnn.cpp:89]   --->   Operation 77 'select' 'select_ln89_43' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 78 [1/1] (1.82ns)   --->   "%icmp_ln89_36 = icmp_slt  i9 %input_36_val_read, i9 1" [bnn.cpp:89]   --->   Operation 78 'icmp' 'icmp_ln89_36' <Predicate = true> <Delay = 1.82> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%tmp_31 = partselect i4 @_ssdm_op_PartSelect.i4.i32.i32.i32, i32 %select_ln89_43, i32 28, i32 31" [bnn.cpp:90]   --->   Operation 79 'partselect' 'tmp_31' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%or_ln90_31 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i4.i28, i4 %tmp_31, i28 134217728" [bnn.cpp:90]   --->   Operation 80 'bitconcatenate' 'or_ln90_31' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.69ns)   --->   "%select_ln89_44 = select i1 %icmp_ln89_36, i32 %or_ln90_31, i32 %select_ln89_43" [bnn.cpp:89]   --->   Operation 81 'select' 'select_ln89_44' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 82 [1/1] (1.82ns)   --->   "%icmp_ln89_37 = icmp_slt  i9 %input_37_val_read, i9 1" [bnn.cpp:89]   --->   Operation 82 'icmp' 'icmp_ln89_37' <Predicate = true> <Delay = 1.82> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%tmp_32 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %select_ln89_44, i32 27, i32 31" [bnn.cpp:90]   --->   Operation 83 'partselect' 'tmp_32' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%or_ln90_32 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i5.i27, i5 %tmp_32, i27 67108864" [bnn.cpp:90]   --->   Operation 84 'bitconcatenate' 'or_ln90_32' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.69ns)   --->   "%select_ln89_45 = select i1 %icmp_ln89_37, i32 %or_ln90_32, i32 %select_ln89_44" [bnn.cpp:89]   --->   Operation 85 'select' 'select_ln89_45' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 86 [1/1] (1.82ns)   --->   "%icmp_ln89_38 = icmp_slt  i9 %input_38_val_read, i9 1" [bnn.cpp:89]   --->   Operation 86 'icmp' 'icmp_ln89_38' <Predicate = true> <Delay = 1.82> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%tmp_33 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %select_ln89_45, i32 26, i32 31" [bnn.cpp:90]   --->   Operation 87 'partselect' 'tmp_33' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%trunc_ln90_25 = trunc i32 %select_ln89_45" [bnn.cpp:90]   --->   Operation 88 'trunc' 'trunc_ln90_25' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%or_ln90_33 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i6.i1.i25, i6 %tmp_33, i1 1, i25 %trunc_ln90_25" [bnn.cpp:90]   --->   Operation 89 'bitconcatenate' 'or_ln90_33' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.69ns)   --->   "%select_ln89_46 = select i1 %icmp_ln89_38, i32 %or_ln90_33, i32 %select_ln89_45" [bnn.cpp:89]   --->   Operation 90 'select' 'select_ln89_46' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 91 [1/1] (1.82ns)   --->   "%icmp_ln89_39 = icmp_slt  i9 %input_39_val_read, i9 1" [bnn.cpp:89]   --->   Operation 91 'icmp' 'icmp_ln89_39' <Predicate = true> <Delay = 1.82> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%tmp_34 = partselect i7 @_ssdm_op_PartSelect.i7.i32.i32.i32, i32 %select_ln89_46, i32 25, i32 31" [bnn.cpp:90]   --->   Operation 92 'partselect' 'tmp_34' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%trunc_ln90_26 = trunc i32 %select_ln89_46" [bnn.cpp:90]   --->   Operation 93 'trunc' 'trunc_ln90_26' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%or_ln90_34 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i7.i1.i24, i7 %tmp_34, i1 1, i24 %trunc_ln90_26" [bnn.cpp:90]   --->   Operation 94 'bitconcatenate' 'or_ln90_34' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 95 [1/1] (0.69ns)   --->   "%select_ln89_47 = select i1 %icmp_ln89_39, i32 %or_ln90_34, i32 %select_ln89_46" [bnn.cpp:89]   --->   Operation 95 'select' 'select_ln89_47' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 96 [1/1] (0.00ns) (grouped into LUT with out node or_ln89_33)   --->   "%or_ln89_31 = or i1 %icmp_ln89_36, i1 %icmp_ln89_37" [bnn.cpp:89]   --->   Operation 96 'or' 'or_ln89_31' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 97 [1/1] (0.00ns) (grouped into LUT with out node or_ln89_33)   --->   "%or_ln89_32 = or i1 %icmp_ln89_39, i1 %icmp_ln89_38" [bnn.cpp:89]   --->   Operation 97 'or' 'or_ln89_32' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 98 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln89_33 = or i1 %or_ln89_32, i1 %or_ln89_31" [bnn.cpp:89]   --->   Operation 98 'or' 'or_ln89_33' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 99 [1/1] (1.82ns)   --->   "%icmp_ln89_40 = icmp_slt  i9 %input_40_val_read, i9 1" [bnn.cpp:89]   --->   Operation 99 'icmp' 'icmp_ln89_40' <Predicate = true> <Delay = 1.82> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 100 [1/1] (0.00ns)   --->   "%tmp_35 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %select_ln89_47, i32 24, i32 31" [bnn.cpp:90]   --->   Operation 100 'partselect' 'tmp_35' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 101 [1/1] (0.00ns)   --->   "%trunc_ln90_27 = trunc i32 %select_ln89_47" [bnn.cpp:90]   --->   Operation 101 'trunc' 'trunc_ln90_27' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 102 [1/1] (1.82ns)   --->   "%icmp_ln89_41 = icmp_slt  i9 %input_41_val_read, i9 1" [bnn.cpp:89]   --->   Operation 102 'icmp' 'icmp_ln89_41' <Predicate = true> <Delay = 1.82> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 103 [1/1] (0.00ns) (grouped into LUT with out node or_ln93_14)   --->   "%or_ln93_13 = or i1 %icmp_ln89_33, i1 %icmp_ln89_35" [bnn.cpp:93]   --->   Operation 103 'or' 'or_ln93_13' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 104 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln93_14 = or i1 %or_ln93_13, i1 %icmp_ln89_32" [bnn.cpp:93]   --->   Operation 104 'or' 'or_ln93_14' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 6.70>
ST_2 : Operation 105 [1/1] (0.00ns)   --->   "%input_49_val_read = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %input_49_val" [bnn.cpp:89]   --->   Operation 105 'read' 'input_49_val_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 106 [1/1] (0.00ns)   --->   "%input_48_val_read = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %input_48_val" [bnn.cpp:89]   --->   Operation 106 'read' 'input_48_val_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 107 [1/1] (0.00ns)   --->   "%input_47_val_read = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %input_47_val" [bnn.cpp:89]   --->   Operation 107 'read' 'input_47_val_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 108 [1/1] (0.00ns)   --->   "%input_46_val_read = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %input_46_val" [bnn.cpp:89]   --->   Operation 108 'read' 'input_46_val_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 109 [1/1] (0.00ns)   --->   "%input_45_val_read = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %input_45_val" [bnn.cpp:89]   --->   Operation 109 'read' 'input_45_val_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 110 [1/1] (0.00ns)   --->   "%input_44_val_read = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %input_44_val" [bnn.cpp:89]   --->   Operation 110 'read' 'input_44_val_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 111 [1/1] (0.00ns)   --->   "%input_43_val_read = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %input_43_val" [bnn.cpp:89]   --->   Operation 111 'read' 'input_43_val_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 112 [1/1] (0.00ns)   --->   "%input_42_val_read = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %input_42_val" [bnn.cpp:89]   --->   Operation 112 'read' 'input_42_val_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 113 [1/1] (0.00ns)   --->   "%input_17_val_read = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %input_17_val" [bnn.cpp:89]   --->   Operation 113 'read' 'input_17_val_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 114 [1/1] (0.00ns)   --->   "%input_16_val_read = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %input_16_val" [bnn.cpp:89]   --->   Operation 114 'read' 'input_16_val_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 115 [1/1] (0.00ns)   --->   "%input_15_val_read = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %input_15_val" [bnn.cpp:89]   --->   Operation 115 'read' 'input_15_val_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 116 [1/1] (0.00ns)   --->   "%input_14_val_read = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %input_14_val" [bnn.cpp:89]   --->   Operation 116 'read' 'input_14_val_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 117 [1/1] (0.00ns)   --->   "%input_13_val_read = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %input_13_val" [bnn.cpp:89]   --->   Operation 117 'read' 'input_13_val_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 118 [1/1] (0.00ns)   --->   "%input_12_val_read = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %input_12_val" [bnn.cpp:89]   --->   Operation 118 'read' 'input_12_val_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 119 [1/1] (0.00ns)   --->   "%input_11_val_read = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %input_11_val" [bnn.cpp:89]   --->   Operation 119 'read' 'input_11_val_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 120 [1/1] (0.00ns)   --->   "%input_10_val_read = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %input_10_val" [bnn.cpp:89]   --->   Operation 120 'read' 'input_10_val_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 121 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln89_8 = select i1 %or_ln89_2, i32 %select_ln89_7, i32 %select_ln89_3" [bnn.cpp:89]   --->   Operation 121 'select' 'select_ln89_8' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 122 [1/1] (0.00ns)   --->   "%or_ln90_6 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i8.i1.i23, i8 %tmp_1, i1 1, i23 %trunc_ln90_2" [bnn.cpp:90]   --->   Operation 122 'bitconcatenate' 'or_ln90_6' <Predicate = (icmp_ln89_8)> <Delay = 0.00>
ST_2 : Operation 123 [1/1] (0.69ns)   --->   "%select_ln89_9 = select i1 %icmp_ln89_8, i32 %or_ln90_6, i32 %select_ln89_7" [bnn.cpp:89]   --->   Operation 123 'select' 'select_ln89_9' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 124 [1/1] (0.00ns)   --->   "%tmp_3 = partselect i9 @_ssdm_op_PartSelect.i9.i32.i32.i32, i32 %select_ln89_9, i32 23, i32 31" [bnn.cpp:90]   --->   Operation 124 'partselect' 'tmp_3' <Predicate = (icmp_ln89_9)> <Delay = 0.00>
ST_2 : Operation 125 [1/1] (0.00ns)   --->   "%trunc_ln90_3 = trunc i32 %select_ln89_9" [bnn.cpp:90]   --->   Operation 125 'trunc' 'trunc_ln90_3' <Predicate = (icmp_ln89_9)> <Delay = 0.00>
ST_2 : Operation 126 [1/1] (0.00ns)   --->   "%or_ln90_7 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i9.i1.i22, i9 %tmp_3, i1 1, i22 %trunc_ln90_3" [bnn.cpp:90]   --->   Operation 126 'bitconcatenate' 'or_ln90_7' <Predicate = (icmp_ln89_9)> <Delay = 0.00>
ST_2 : Operation 127 [1/1] (0.69ns)   --->   "%select_ln89_10 = select i1 %icmp_ln89_9, i32 %or_ln90_7, i32 %select_ln89_9" [bnn.cpp:89]   --->   Operation 127 'select' 'select_ln89_10' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 128 [1/1] (1.82ns)   --->   "%icmp_ln89_10 = icmp_slt  i9 %input_10_val_read, i9 1" [bnn.cpp:89]   --->   Operation 128 'icmp' 'icmp_ln89_10' <Predicate = true> <Delay = 1.82> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 129 [1/1] (0.00ns)   --->   "%tmp_5 = partselect i10 @_ssdm_op_PartSelect.i10.i32.i32.i32, i32 %select_ln89_10, i32 22, i32 31" [bnn.cpp:90]   --->   Operation 129 'partselect' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 130 [1/1] (0.00ns)   --->   "%trunc_ln90_4 = trunc i32 %select_ln89_10" [bnn.cpp:90]   --->   Operation 130 'trunc' 'trunc_ln90_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 131 [1/1] (0.00ns)   --->   "%or_ln90_8 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i10.i1.i21, i10 %tmp_5, i1 1, i21 %trunc_ln90_4" [bnn.cpp:90]   --->   Operation 131 'bitconcatenate' 'or_ln90_8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 132 [1/1] (0.69ns)   --->   "%select_ln89_11 = select i1 %icmp_ln89_10, i32 %or_ln90_8, i32 %select_ln89_10" [bnn.cpp:89]   --->   Operation 132 'select' 'select_ln89_11' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 133 [1/1] (1.82ns)   --->   "%icmp_ln89_11 = icmp_slt  i9 %input_11_val_read, i9 1" [bnn.cpp:89]   --->   Operation 133 'icmp' 'icmp_ln89_11' <Predicate = true> <Delay = 1.82> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 134 [1/1] (0.00ns)   --->   "%tmp_7 = partselect i11 @_ssdm_op_PartSelect.i11.i32.i32.i32, i32 %select_ln89_11, i32 21, i32 31" [bnn.cpp:90]   --->   Operation 134 'partselect' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 135 [1/1] (0.00ns)   --->   "%trunc_ln90_5 = trunc i32 %select_ln89_11" [bnn.cpp:90]   --->   Operation 135 'trunc' 'trunc_ln90_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 136 [1/1] (0.00ns)   --->   "%or_ln90_9 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i11.i1.i20, i11 %tmp_7, i1 1, i20 %trunc_ln90_5" [bnn.cpp:90]   --->   Operation 136 'bitconcatenate' 'or_ln90_9' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 137 [1/1] (0.69ns)   --->   "%select_ln89_12 = select i1 %icmp_ln89_11, i32 %or_ln90_9, i32 %select_ln89_11" [bnn.cpp:89]   --->   Operation 137 'select' 'select_ln89_12' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 138 [1/1] (1.82ns)   --->   "%icmp_ln89_12 = icmp_slt  i9 %input_12_val_read, i9 1" [bnn.cpp:89]   --->   Operation 138 'icmp' 'icmp_ln89_12' <Predicate = true> <Delay = 1.82> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 139 [1/1] (0.00ns)   --->   "%tmp_9 = partselect i12 @_ssdm_op_PartSelect.i12.i32.i32.i32, i32 %select_ln89_12, i32 20, i32 31" [bnn.cpp:90]   --->   Operation 139 'partselect' 'tmp_9' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 140 [1/1] (0.00ns)   --->   "%trunc_ln90_6 = trunc i32 %select_ln89_12" [bnn.cpp:90]   --->   Operation 140 'trunc' 'trunc_ln90_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 141 [1/1] (0.00ns)   --->   "%or_ln90_s = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i12.i1.i19, i12 %tmp_9, i1 1, i19 %trunc_ln90_6" [bnn.cpp:90]   --->   Operation 141 'bitconcatenate' 'or_ln90_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 142 [1/1] (0.69ns)   --->   "%select_ln89_13 = select i1 %icmp_ln89_12, i32 %or_ln90_s, i32 %select_ln89_12" [bnn.cpp:89]   --->   Operation 142 'select' 'select_ln89_13' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 143 [1/1] (1.82ns)   --->   "%icmp_ln89_13 = icmp_slt  i9 %input_13_val_read, i9 1" [bnn.cpp:89]   --->   Operation 143 'icmp' 'icmp_ln89_13' <Predicate = true> <Delay = 1.82> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 144 [1/1] (0.00ns)   --->   "%tmp_10 = partselect i13 @_ssdm_op_PartSelect.i13.i32.i32.i32, i32 %select_ln89_13, i32 19, i32 31" [bnn.cpp:90]   --->   Operation 144 'partselect' 'tmp_10' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 145 [1/1] (0.00ns)   --->   "%trunc_ln90_7 = trunc i32 %select_ln89_13" [bnn.cpp:90]   --->   Operation 145 'trunc' 'trunc_ln90_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 146 [1/1] (0.00ns)   --->   "%or_ln90_10 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i13.i1.i18, i13 %tmp_10, i1 1, i18 %trunc_ln90_7" [bnn.cpp:90]   --->   Operation 146 'bitconcatenate' 'or_ln90_10' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 147 [1/1] (0.69ns)   --->   "%select_ln89_14 = select i1 %icmp_ln89_13, i32 %or_ln90_10, i32 %select_ln89_13" [bnn.cpp:89]   --->   Operation 147 'select' 'select_ln89_14' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 148 [1/1] (1.82ns)   --->   "%icmp_ln89_14 = icmp_slt  i9 %input_14_val_read, i9 1" [bnn.cpp:89]   --->   Operation 148 'icmp' 'icmp_ln89_14' <Predicate = true> <Delay = 1.82> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 149 [1/1] (0.00ns)   --->   "%tmp_11 = partselect i14 @_ssdm_op_PartSelect.i14.i32.i32.i32, i32 %select_ln89_14, i32 18, i32 31" [bnn.cpp:90]   --->   Operation 149 'partselect' 'tmp_11' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 150 [1/1] (0.00ns)   --->   "%trunc_ln90_8 = trunc i32 %select_ln89_14" [bnn.cpp:90]   --->   Operation 150 'trunc' 'trunc_ln90_8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 151 [1/1] (0.00ns)   --->   "%or_ln90_11 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i14.i1.i17, i14 %tmp_11, i1 1, i17 %trunc_ln90_8" [bnn.cpp:90]   --->   Operation 151 'bitconcatenate' 'or_ln90_11' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 152 [1/1] (0.69ns)   --->   "%select_ln89_15 = select i1 %icmp_ln89_14, i32 %or_ln90_11, i32 %select_ln89_14" [bnn.cpp:89]   --->   Operation 152 'select' 'select_ln89_15' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 153 [1/1] (1.82ns)   --->   "%icmp_ln89_15 = icmp_slt  i9 %input_15_val_read, i9 1" [bnn.cpp:89]   --->   Operation 153 'icmp' 'icmp_ln89_15' <Predicate = true> <Delay = 1.82> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 154 [1/1] (0.00ns)   --->   "%tmp_12 = partselect i15 @_ssdm_op_PartSelect.i15.i32.i32.i32, i32 %select_ln89_15, i32 17, i32 31" [bnn.cpp:90]   --->   Operation 154 'partselect' 'tmp_12' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 155 [1/1] (0.00ns)   --->   "%trunc_ln90_9 = trunc i32 %select_ln89_15" [bnn.cpp:90]   --->   Operation 155 'trunc' 'trunc_ln90_9' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 156 [1/1] (0.00ns)   --->   "%or_ln90_12 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i15.i1.i16, i15 %tmp_12, i1 1, i16 %trunc_ln90_9" [bnn.cpp:90]   --->   Operation 156 'bitconcatenate' 'or_ln90_12' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 157 [1/1] (0.69ns)   --->   "%select_ln89_16 = select i1 %icmp_ln89_15, i32 %or_ln90_12, i32 %select_ln89_15" [bnn.cpp:89]   --->   Operation 157 'select' 'select_ln89_16' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 158 [1/1] (0.00ns) (grouped into LUT with out node or_ln89_5)   --->   "%or_ln89_3 = or i1 %icmp_ln89_12, i1 %icmp_ln89_13" [bnn.cpp:89]   --->   Operation 158 'or' 'or_ln89_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 159 [1/1] (0.00ns) (grouped into LUT with out node or_ln89_5)   --->   "%or_ln89_4 = or i1 %icmp_ln89_15, i1 %icmp_ln89_14" [bnn.cpp:89]   --->   Operation 159 'or' 'or_ln89_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 160 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln89_5 = or i1 %or_ln89_4, i1 %or_ln89_3" [bnn.cpp:89]   --->   Operation 160 'or' 'or_ln89_5' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 161 [1/1] (0.00ns) (grouped into LUT with out node select_ln89_18)   --->   "%select_ln89_17 = select i1 %or_ln89_5, i32 %select_ln89_16, i32 %select_ln89_12" [bnn.cpp:89]   --->   Operation 161 'select' 'select_ln89_17' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 162 [1/1] (0.00ns) (grouped into LUT with out node or_ln89_9)   --->   "%or_ln89_6 = or i1 %icmp_ln89_11, i1 %icmp_ln89_10" [bnn.cpp:89]   --->   Operation 162 'or' 'or_ln89_6' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 163 [1/1] (0.00ns) (grouped into LUT with out node or_ln89_9)   --->   "%or_ln89_7 = or i1 %icmp_ln89_8, i1 %or_ln89_5" [bnn.cpp:89]   --->   Operation 163 'or' 'or_ln89_7' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 164 [1/1] (0.00ns) (grouped into LUT with out node or_ln89_9)   --->   "%or_ln89_8 = or i1 %or_ln89_7, i1 %icmp_ln89_9" [bnn.cpp:89]   --->   Operation 164 'or' 'or_ln89_8' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 165 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln89_9 = or i1 %or_ln89_8, i1 %or_ln89_6" [bnn.cpp:89]   --->   Operation 165 'or' 'or_ln89_9' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 166 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln89_18 = select i1 %or_ln89_9, i32 %select_ln89_17, i32 %select_ln89_8" [bnn.cpp:89]   --->   Operation 166 'select' 'select_ln89_18' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 167 [1/1] (1.82ns)   --->   "%icmp_ln89_16 = icmp_slt  i9 %input_16_val_read, i9 1" [bnn.cpp:89]   --->   Operation 167 'icmp' 'icmp_ln89_16' <Predicate = true> <Delay = 1.82> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 168 [1/1] (0.00ns)   --->   "%tmp_13 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %select_ln89_16, i32 16, i32 31" [bnn.cpp:90]   --->   Operation 168 'partselect' 'tmp_13' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 169 [1/1] (0.00ns)   --->   "%trunc_ln90_10 = trunc i32 %select_ln89_16" [bnn.cpp:90]   --->   Operation 169 'trunc' 'trunc_ln90_10' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 170 [1/1] (1.82ns)   --->   "%icmp_ln89_17 = icmp_slt  i9 %input_17_val_read, i9 1" [bnn.cpp:89]   --->   Operation 170 'icmp' 'icmp_ln89_17' <Predicate = true> <Delay = 1.82> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 171 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln89_48 = select i1 %or_ln89_33, i32 %select_ln89_47, i32 %select_ln89_43" [bnn.cpp:89]   --->   Operation 171 'select' 'select_ln89_48' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 172 [1/1] (0.00ns)   --->   "%or_ln90_35 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i8.i1.i23, i8 %tmp_35, i1 1, i23 %trunc_ln90_27" [bnn.cpp:90]   --->   Operation 172 'bitconcatenate' 'or_ln90_35' <Predicate = (icmp_ln89_40)> <Delay = 0.00>
ST_2 : Operation 173 [1/1] (0.69ns)   --->   "%select_ln89_49 = select i1 %icmp_ln89_40, i32 %or_ln90_35, i32 %select_ln89_47" [bnn.cpp:89]   --->   Operation 173 'select' 'select_ln89_49' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 174 [1/1] (0.00ns)   --->   "%tmp_36 = partselect i9 @_ssdm_op_PartSelect.i9.i32.i32.i32, i32 %select_ln89_49, i32 23, i32 31" [bnn.cpp:90]   --->   Operation 174 'partselect' 'tmp_36' <Predicate = (icmp_ln89_41)> <Delay = 0.00>
ST_2 : Operation 175 [1/1] (0.00ns)   --->   "%trunc_ln90_28 = trunc i32 %select_ln89_49" [bnn.cpp:90]   --->   Operation 175 'trunc' 'trunc_ln90_28' <Predicate = (icmp_ln89_41)> <Delay = 0.00>
ST_2 : Operation 176 [1/1] (0.00ns)   --->   "%or_ln90_36 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i9.i1.i22, i9 %tmp_36, i1 1, i22 %trunc_ln90_28" [bnn.cpp:90]   --->   Operation 176 'bitconcatenate' 'or_ln90_36' <Predicate = (icmp_ln89_41)> <Delay = 0.00>
ST_2 : Operation 177 [1/1] (0.69ns)   --->   "%select_ln89_50 = select i1 %icmp_ln89_41, i32 %or_ln90_36, i32 %select_ln89_49" [bnn.cpp:89]   --->   Operation 177 'select' 'select_ln89_50' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 178 [1/1] (1.82ns)   --->   "%icmp_ln89_42 = icmp_slt  i9 %input_42_val_read, i9 1" [bnn.cpp:89]   --->   Operation 178 'icmp' 'icmp_ln89_42' <Predicate = true> <Delay = 1.82> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 179 [1/1] (0.00ns)   --->   "%tmp_37 = partselect i10 @_ssdm_op_PartSelect.i10.i32.i32.i32, i32 %select_ln89_50, i32 22, i32 31" [bnn.cpp:90]   --->   Operation 179 'partselect' 'tmp_37' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 180 [1/1] (0.00ns)   --->   "%trunc_ln90_29 = trunc i32 %select_ln89_50" [bnn.cpp:90]   --->   Operation 180 'trunc' 'trunc_ln90_29' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 181 [1/1] (0.00ns)   --->   "%or_ln90_37 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i10.i1.i21, i10 %tmp_37, i1 1, i21 %trunc_ln90_29" [bnn.cpp:90]   --->   Operation 181 'bitconcatenate' 'or_ln90_37' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 182 [1/1] (0.69ns)   --->   "%select_ln89_51 = select i1 %icmp_ln89_42, i32 %or_ln90_37, i32 %select_ln89_50" [bnn.cpp:89]   --->   Operation 182 'select' 'select_ln89_51' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 183 [1/1] (1.82ns)   --->   "%icmp_ln89_43 = icmp_slt  i9 %input_43_val_read, i9 1" [bnn.cpp:89]   --->   Operation 183 'icmp' 'icmp_ln89_43' <Predicate = true> <Delay = 1.82> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 184 [1/1] (0.00ns)   --->   "%tmp_38 = partselect i11 @_ssdm_op_PartSelect.i11.i32.i32.i32, i32 %select_ln89_51, i32 21, i32 31" [bnn.cpp:90]   --->   Operation 184 'partselect' 'tmp_38' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 185 [1/1] (0.00ns)   --->   "%trunc_ln90_30 = trunc i32 %select_ln89_51" [bnn.cpp:90]   --->   Operation 185 'trunc' 'trunc_ln90_30' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 186 [1/1] (0.00ns)   --->   "%or_ln90_38 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i11.i1.i20, i11 %tmp_38, i1 1, i20 %trunc_ln90_30" [bnn.cpp:90]   --->   Operation 186 'bitconcatenate' 'or_ln90_38' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 187 [1/1] (0.69ns)   --->   "%select_ln89_52 = select i1 %icmp_ln89_43, i32 %or_ln90_38, i32 %select_ln89_51" [bnn.cpp:89]   --->   Operation 187 'select' 'select_ln89_52' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 188 [1/1] (1.82ns)   --->   "%icmp_ln89_44 = icmp_slt  i9 %input_44_val_read, i9 1" [bnn.cpp:89]   --->   Operation 188 'icmp' 'icmp_ln89_44' <Predicate = true> <Delay = 1.82> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 189 [1/1] (0.00ns)   --->   "%tmp_39 = partselect i12 @_ssdm_op_PartSelect.i12.i32.i32.i32, i32 %select_ln89_52, i32 20, i32 31" [bnn.cpp:90]   --->   Operation 189 'partselect' 'tmp_39' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 190 [1/1] (0.00ns)   --->   "%trunc_ln90_31 = trunc i32 %select_ln89_52" [bnn.cpp:90]   --->   Operation 190 'trunc' 'trunc_ln90_31' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 191 [1/1] (0.00ns)   --->   "%or_ln90_39 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i12.i1.i19, i12 %tmp_39, i1 1, i19 %trunc_ln90_31" [bnn.cpp:90]   --->   Operation 191 'bitconcatenate' 'or_ln90_39' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 192 [1/1] (0.69ns)   --->   "%select_ln89_53 = select i1 %icmp_ln89_44, i32 %or_ln90_39, i32 %select_ln89_52" [bnn.cpp:89]   --->   Operation 192 'select' 'select_ln89_53' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 193 [1/1] (1.82ns)   --->   "%icmp_ln89_45 = icmp_slt  i9 %input_45_val_read, i9 1" [bnn.cpp:89]   --->   Operation 193 'icmp' 'icmp_ln89_45' <Predicate = true> <Delay = 1.82> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 194 [1/1] (0.00ns)   --->   "%tmp_40 = partselect i13 @_ssdm_op_PartSelect.i13.i32.i32.i32, i32 %select_ln89_53, i32 19, i32 31" [bnn.cpp:90]   --->   Operation 194 'partselect' 'tmp_40' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 195 [1/1] (0.00ns)   --->   "%trunc_ln90_32 = trunc i32 %select_ln89_53" [bnn.cpp:90]   --->   Operation 195 'trunc' 'trunc_ln90_32' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 196 [1/1] (0.00ns)   --->   "%or_ln90_40 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i13.i1.i18, i13 %tmp_40, i1 1, i18 %trunc_ln90_32" [bnn.cpp:90]   --->   Operation 196 'bitconcatenate' 'or_ln90_40' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 197 [1/1] (0.69ns)   --->   "%select_ln89_54 = select i1 %icmp_ln89_45, i32 %or_ln90_40, i32 %select_ln89_53" [bnn.cpp:89]   --->   Operation 197 'select' 'select_ln89_54' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 198 [1/1] (1.82ns)   --->   "%icmp_ln89_46 = icmp_slt  i9 %input_46_val_read, i9 1" [bnn.cpp:89]   --->   Operation 198 'icmp' 'icmp_ln89_46' <Predicate = true> <Delay = 1.82> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 199 [1/1] (0.00ns)   --->   "%tmp_41 = partselect i14 @_ssdm_op_PartSelect.i14.i32.i32.i32, i32 %select_ln89_54, i32 18, i32 31" [bnn.cpp:90]   --->   Operation 199 'partselect' 'tmp_41' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 200 [1/1] (0.00ns)   --->   "%trunc_ln90_33 = trunc i32 %select_ln89_54" [bnn.cpp:90]   --->   Operation 200 'trunc' 'trunc_ln90_33' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 201 [1/1] (0.00ns)   --->   "%or_ln90_41 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i14.i1.i17, i14 %tmp_41, i1 1, i17 %trunc_ln90_33" [bnn.cpp:90]   --->   Operation 201 'bitconcatenate' 'or_ln90_41' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 202 [1/1] (0.69ns)   --->   "%select_ln89_55 = select i1 %icmp_ln89_46, i32 %or_ln90_41, i32 %select_ln89_54" [bnn.cpp:89]   --->   Operation 202 'select' 'select_ln89_55' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 203 [1/1] (1.82ns)   --->   "%icmp_ln89_47 = icmp_slt  i9 %input_47_val_read, i9 1" [bnn.cpp:89]   --->   Operation 203 'icmp' 'icmp_ln89_47' <Predicate = true> <Delay = 1.82> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 204 [1/1] (0.00ns)   --->   "%tmp_42 = partselect i15 @_ssdm_op_PartSelect.i15.i32.i32.i32, i32 %select_ln89_55, i32 17, i32 31" [bnn.cpp:90]   --->   Operation 204 'partselect' 'tmp_42' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 205 [1/1] (0.00ns)   --->   "%trunc_ln90_34 = trunc i32 %select_ln89_55" [bnn.cpp:90]   --->   Operation 205 'trunc' 'trunc_ln90_34' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 206 [1/1] (0.00ns)   --->   "%or_ln90_42 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i15.i1.i16, i15 %tmp_42, i1 1, i16 %trunc_ln90_34" [bnn.cpp:90]   --->   Operation 206 'bitconcatenate' 'or_ln90_42' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 207 [1/1] (0.69ns)   --->   "%select_ln89_56 = select i1 %icmp_ln89_47, i32 %or_ln90_42, i32 %select_ln89_55" [bnn.cpp:89]   --->   Operation 207 'select' 'select_ln89_56' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 208 [1/1] (0.00ns) (grouped into LUT with out node or_ln89_36)   --->   "%or_ln89_34 = or i1 %icmp_ln89_44, i1 %icmp_ln89_45" [bnn.cpp:89]   --->   Operation 208 'or' 'or_ln89_34' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 209 [1/1] (0.00ns) (grouped into LUT with out node or_ln89_36)   --->   "%or_ln89_35 = or i1 %icmp_ln89_47, i1 %icmp_ln89_46" [bnn.cpp:89]   --->   Operation 209 'or' 'or_ln89_35' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 210 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln89_36 = or i1 %or_ln89_35, i1 %or_ln89_34" [bnn.cpp:89]   --->   Operation 210 'or' 'or_ln89_36' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 211 [1/1] (0.00ns) (grouped into LUT with out node select_ln89_58)   --->   "%select_ln89_57 = select i1 %or_ln89_36, i32 %select_ln89_56, i32 %select_ln89_52" [bnn.cpp:89]   --->   Operation 211 'select' 'select_ln89_57' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 212 [1/1] (0.00ns) (grouped into LUT with out node or_ln89_40)   --->   "%or_ln89_37 = or i1 %icmp_ln89_43, i1 %icmp_ln89_42" [bnn.cpp:89]   --->   Operation 212 'or' 'or_ln89_37' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 213 [1/1] (0.00ns) (grouped into LUT with out node or_ln89_40)   --->   "%or_ln89_38 = or i1 %icmp_ln89_40, i1 %or_ln89_36" [bnn.cpp:89]   --->   Operation 213 'or' 'or_ln89_38' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 214 [1/1] (0.00ns) (grouped into LUT with out node or_ln89_40)   --->   "%or_ln89_39 = or i1 %or_ln89_38, i1 %icmp_ln89_41" [bnn.cpp:89]   --->   Operation 214 'or' 'or_ln89_39' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 215 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln89_40 = or i1 %or_ln89_39, i1 %or_ln89_37" [bnn.cpp:89]   --->   Operation 215 'or' 'or_ln89_40' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 216 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln89_58 = select i1 %or_ln89_40, i32 %select_ln89_57, i32 %select_ln89_48" [bnn.cpp:89]   --->   Operation 216 'select' 'select_ln89_58' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 217 [1/1] (1.82ns)   --->   "%icmp_ln89_48 = icmp_slt  i9 %input_48_val_read, i9 1" [bnn.cpp:89]   --->   Operation 217 'icmp' 'icmp_ln89_48' <Predicate = true> <Delay = 1.82> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 218 [1/1] (0.00ns)   --->   "%tmp_43 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %select_ln89_56, i32 16, i32 31" [bnn.cpp:90]   --->   Operation 218 'partselect' 'tmp_43' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 219 [1/1] (0.00ns)   --->   "%trunc_ln90_35 = trunc i32 %select_ln89_56" [bnn.cpp:90]   --->   Operation 219 'trunc' 'trunc_ln90_35' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 220 [1/1] (1.82ns)   --->   "%icmp_ln89_49 = icmp_slt  i9 %input_49_val_read, i9 1" [bnn.cpp:89]   --->   Operation 220 'icmp' 'icmp_ln89_49' <Predicate = true> <Delay = 1.82> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 6.70>
ST_3 : Operation 221 [1/1] (0.00ns)   --->   "%input_59_val_read = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %input_59_val" [bnn.cpp:89]   --->   Operation 221 'read' 'input_59_val_read' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 222 [1/1] (0.00ns)   --->   "%input_58_val_read = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %input_58_val" [bnn.cpp:89]   --->   Operation 222 'read' 'input_58_val_read' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 223 [1/1] (0.00ns)   --->   "%input_57_val_read = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %input_57_val" [bnn.cpp:89]   --->   Operation 223 'read' 'input_57_val_read' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 224 [1/1] (0.00ns)   --->   "%input_56_val_read = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %input_56_val" [bnn.cpp:89]   --->   Operation 224 'read' 'input_56_val_read' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 225 [1/1] (0.00ns)   --->   "%input_55_val_read = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %input_55_val" [bnn.cpp:89]   --->   Operation 225 'read' 'input_55_val_read' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 226 [1/1] (0.00ns)   --->   "%input_54_val_read = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %input_54_val" [bnn.cpp:89]   --->   Operation 226 'read' 'input_54_val_read' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 227 [1/1] (0.00ns)   --->   "%input_53_val_read = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %input_53_val" [bnn.cpp:89]   --->   Operation 227 'read' 'input_53_val_read' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 228 [1/1] (0.00ns)   --->   "%input_52_val_read = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %input_52_val" [bnn.cpp:89]   --->   Operation 228 'read' 'input_52_val_read' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 229 [1/1] (0.00ns)   --->   "%input_51_val_read = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %input_51_val" [bnn.cpp:89]   --->   Operation 229 'read' 'input_51_val_read' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 230 [1/1] (0.00ns)   --->   "%input_50_val_read = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %input_50_val" [bnn.cpp:89]   --->   Operation 230 'read' 'input_50_val_read' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 231 [1/1] (0.00ns)   --->   "%input_27_val_read = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %input_27_val" [bnn.cpp:89]   --->   Operation 231 'read' 'input_27_val_read' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 232 [1/1] (0.00ns)   --->   "%input_26_val_read = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %input_26_val" [bnn.cpp:89]   --->   Operation 232 'read' 'input_26_val_read' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 233 [1/1] (0.00ns)   --->   "%input_25_val_read = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %input_25_val" [bnn.cpp:89]   --->   Operation 233 'read' 'input_25_val_read' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 234 [1/1] (0.00ns)   --->   "%input_24_val_read = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %input_24_val" [bnn.cpp:89]   --->   Operation 234 'read' 'input_24_val_read' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 235 [1/1] (0.00ns)   --->   "%input_23_val_read = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %input_23_val" [bnn.cpp:89]   --->   Operation 235 'read' 'input_23_val_read' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 236 [1/1] (0.00ns)   --->   "%input_22_val_read = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %input_22_val" [bnn.cpp:89]   --->   Operation 236 'read' 'input_22_val_read' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 237 [1/1] (0.00ns)   --->   "%input_21_val_read = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %input_21_val" [bnn.cpp:89]   --->   Operation 237 'read' 'input_21_val_read' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 238 [1/1] (0.00ns)   --->   "%input_20_val_read = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %input_20_val" [bnn.cpp:89]   --->   Operation 238 'read' 'input_20_val_read' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 239 [1/1] (0.00ns)   --->   "%input_19_val_read = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %input_19_val" [bnn.cpp:89]   --->   Operation 239 'read' 'input_19_val_read' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 240 [1/1] (0.00ns)   --->   "%input_18_val_read = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %input_18_val" [bnn.cpp:89]   --->   Operation 240 'read' 'input_18_val_read' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 241 [1/1] (0.00ns)   --->   "%or_ln90_13 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i16.i1.i15, i16 %tmp_13, i1 1, i15 %trunc_ln90_10" [bnn.cpp:90]   --->   Operation 241 'bitconcatenate' 'or_ln90_13' <Predicate = (icmp_ln89_16)> <Delay = 0.00>
ST_3 : Operation 242 [1/1] (0.69ns)   --->   "%select_ln89_19 = select i1 %icmp_ln89_16, i32 %or_ln90_13, i32 %select_ln89_16" [bnn.cpp:89]   --->   Operation 242 'select' 'select_ln89_19' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 243 [1/1] (0.00ns)   --->   "%tmp_14 = partselect i17 @_ssdm_op_PartSelect.i17.i32.i32.i32, i32 %select_ln89_19, i32 15, i32 31" [bnn.cpp:90]   --->   Operation 243 'partselect' 'tmp_14' <Predicate = (icmp_ln89_17)> <Delay = 0.00>
ST_3 : Operation 244 [1/1] (0.00ns)   --->   "%trunc_ln90_11 = trunc i32 %select_ln89_19" [bnn.cpp:90]   --->   Operation 244 'trunc' 'trunc_ln90_11' <Predicate = (icmp_ln89_17)> <Delay = 0.00>
ST_3 : Operation 245 [1/1] (0.00ns)   --->   "%or_ln90_14 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i17.i1.i14, i17 %tmp_14, i1 1, i14 %trunc_ln90_11" [bnn.cpp:90]   --->   Operation 245 'bitconcatenate' 'or_ln90_14' <Predicate = (icmp_ln89_17)> <Delay = 0.00>
ST_3 : Operation 246 [1/1] (0.69ns)   --->   "%select_ln89_20 = select i1 %icmp_ln89_17, i32 %or_ln90_14, i32 %select_ln89_19" [bnn.cpp:89]   --->   Operation 246 'select' 'select_ln89_20' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 247 [1/1] (1.82ns)   --->   "%icmp_ln89_18 = icmp_slt  i9 %input_18_val_read, i9 1" [bnn.cpp:89]   --->   Operation 247 'icmp' 'icmp_ln89_18' <Predicate = true> <Delay = 1.82> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 248 [1/1] (0.00ns)   --->   "%tmp_15 = partselect i18 @_ssdm_op_PartSelect.i18.i32.i32.i32, i32 %select_ln89_20, i32 14, i32 31" [bnn.cpp:90]   --->   Operation 248 'partselect' 'tmp_15' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 249 [1/1] (0.00ns)   --->   "%trunc_ln90_12 = trunc i32 %select_ln89_20" [bnn.cpp:90]   --->   Operation 249 'trunc' 'trunc_ln90_12' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 250 [1/1] (0.00ns)   --->   "%or_ln90_15 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i18.i1.i13, i18 %tmp_15, i1 1, i13 %trunc_ln90_12" [bnn.cpp:90]   --->   Operation 250 'bitconcatenate' 'or_ln90_15' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 251 [1/1] (0.69ns)   --->   "%select_ln89_21 = select i1 %icmp_ln89_18, i32 %or_ln90_15, i32 %select_ln89_20" [bnn.cpp:89]   --->   Operation 251 'select' 'select_ln89_21' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 252 [1/1] (1.82ns)   --->   "%icmp_ln89_19 = icmp_slt  i9 %input_19_val_read, i9 1" [bnn.cpp:89]   --->   Operation 252 'icmp' 'icmp_ln89_19' <Predicate = true> <Delay = 1.82> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 253 [1/1] (0.00ns)   --->   "%tmp_16 = partselect i19 @_ssdm_op_PartSelect.i19.i32.i32.i32, i32 %select_ln89_21, i32 13, i32 31" [bnn.cpp:90]   --->   Operation 253 'partselect' 'tmp_16' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 254 [1/1] (0.00ns)   --->   "%trunc_ln90_13 = trunc i32 %select_ln89_21" [bnn.cpp:90]   --->   Operation 254 'trunc' 'trunc_ln90_13' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 255 [1/1] (0.00ns)   --->   "%or_ln90_16 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i19.i1.i12, i19 %tmp_16, i1 1, i12 %trunc_ln90_13" [bnn.cpp:90]   --->   Operation 255 'bitconcatenate' 'or_ln90_16' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 256 [1/1] (0.69ns)   --->   "%select_ln89_22 = select i1 %icmp_ln89_19, i32 %or_ln90_16, i32 %select_ln89_21" [bnn.cpp:89]   --->   Operation 256 'select' 'select_ln89_22' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 257 [1/1] (1.82ns)   --->   "%icmp_ln89_20 = icmp_slt  i9 %input_20_val_read, i9 1" [bnn.cpp:89]   --->   Operation 257 'icmp' 'icmp_ln89_20' <Predicate = true> <Delay = 1.82> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 258 [1/1] (0.00ns)   --->   "%tmp_17 = partselect i20 @_ssdm_op_PartSelect.i20.i32.i32.i32, i32 %select_ln89_22, i32 12, i32 31" [bnn.cpp:90]   --->   Operation 258 'partselect' 'tmp_17' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 259 [1/1] (0.00ns)   --->   "%trunc_ln90_14 = trunc i32 %select_ln89_22" [bnn.cpp:90]   --->   Operation 259 'trunc' 'trunc_ln90_14' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 260 [1/1] (0.00ns)   --->   "%or_ln90_17 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i20.i1.i11, i20 %tmp_17, i1 1, i11 %trunc_ln90_14" [bnn.cpp:90]   --->   Operation 260 'bitconcatenate' 'or_ln90_17' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 261 [1/1] (0.69ns)   --->   "%select_ln89_23 = select i1 %icmp_ln89_20, i32 %or_ln90_17, i32 %select_ln89_22" [bnn.cpp:89]   --->   Operation 261 'select' 'select_ln89_23' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 262 [1/1] (1.82ns)   --->   "%icmp_ln89_21 = icmp_slt  i9 %input_21_val_read, i9 1" [bnn.cpp:89]   --->   Operation 262 'icmp' 'icmp_ln89_21' <Predicate = true> <Delay = 1.82> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 263 [1/1] (0.00ns)   --->   "%tmp_18 = partselect i21 @_ssdm_op_PartSelect.i21.i32.i32.i32, i32 %select_ln89_23, i32 11, i32 31" [bnn.cpp:90]   --->   Operation 263 'partselect' 'tmp_18' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 264 [1/1] (0.00ns)   --->   "%trunc_ln90_15 = trunc i32 %select_ln89_23" [bnn.cpp:90]   --->   Operation 264 'trunc' 'trunc_ln90_15' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 265 [1/1] (0.00ns)   --->   "%or_ln90_18 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i21.i1.i10, i21 %tmp_18, i1 1, i10 %trunc_ln90_15" [bnn.cpp:90]   --->   Operation 265 'bitconcatenate' 'or_ln90_18' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 266 [1/1] (0.69ns)   --->   "%select_ln89_24 = select i1 %icmp_ln89_21, i32 %or_ln90_18, i32 %select_ln89_23" [bnn.cpp:89]   --->   Operation 266 'select' 'select_ln89_24' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 267 [1/1] (1.82ns)   --->   "%icmp_ln89_22 = icmp_slt  i9 %input_22_val_read, i9 1" [bnn.cpp:89]   --->   Operation 267 'icmp' 'icmp_ln89_22' <Predicate = true> <Delay = 1.82> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 268 [1/1] (0.00ns)   --->   "%tmp_19 = partselect i22 @_ssdm_op_PartSelect.i22.i32.i32.i32, i32 %select_ln89_24, i32 10, i32 31" [bnn.cpp:90]   --->   Operation 268 'partselect' 'tmp_19' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 269 [1/1] (0.00ns)   --->   "%trunc_ln90_16 = trunc i32 %select_ln89_24" [bnn.cpp:90]   --->   Operation 269 'trunc' 'trunc_ln90_16' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 270 [1/1] (0.00ns)   --->   "%or_ln90_19 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i22.i1.i9, i22 %tmp_19, i1 1, i9 %trunc_ln90_16" [bnn.cpp:90]   --->   Operation 270 'bitconcatenate' 'or_ln90_19' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 271 [1/1] (0.69ns)   --->   "%select_ln89_25 = select i1 %icmp_ln89_22, i32 %or_ln90_19, i32 %select_ln89_24" [bnn.cpp:89]   --->   Operation 271 'select' 'select_ln89_25' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 272 [1/1] (1.82ns)   --->   "%icmp_ln89_23 = icmp_slt  i9 %input_23_val_read, i9 1" [bnn.cpp:89]   --->   Operation 272 'icmp' 'icmp_ln89_23' <Predicate = true> <Delay = 1.82> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 273 [1/1] (0.00ns)   --->   "%tmp_20 = partselect i23 @_ssdm_op_PartSelect.i23.i32.i32.i32, i32 %select_ln89_25, i32 9, i32 31" [bnn.cpp:90]   --->   Operation 273 'partselect' 'tmp_20' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 274 [1/1] (0.00ns)   --->   "%trunc_ln90_17 = trunc i32 %select_ln89_25" [bnn.cpp:90]   --->   Operation 274 'trunc' 'trunc_ln90_17' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 275 [1/1] (0.00ns)   --->   "%or_ln90_20 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i23.i1.i8, i23 %tmp_20, i1 1, i8 %trunc_ln90_17" [bnn.cpp:90]   --->   Operation 275 'bitconcatenate' 'or_ln90_20' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 276 [1/1] (0.69ns)   --->   "%select_ln89_26 = select i1 %icmp_ln89_23, i32 %or_ln90_20, i32 %select_ln89_25" [bnn.cpp:89]   --->   Operation 276 'select' 'select_ln89_26' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 277 [1/1] (0.00ns) (grouped into LUT with out node or_ln89_12)   --->   "%or_ln89_10 = or i1 %icmp_ln89_20, i1 %icmp_ln89_21" [bnn.cpp:89]   --->   Operation 277 'or' 'or_ln89_10' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 278 [1/1] (0.00ns) (grouped into LUT with out node or_ln89_12)   --->   "%or_ln89_11 = or i1 %icmp_ln89_23, i1 %icmp_ln89_22" [bnn.cpp:89]   --->   Operation 278 'or' 'or_ln89_11' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 279 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln89_12 = or i1 %or_ln89_11, i1 %or_ln89_10" [bnn.cpp:89]   --->   Operation 279 'or' 'or_ln89_12' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 280 [1/1] (1.82ns)   --->   "%icmp_ln89_24 = icmp_slt  i9 %input_24_val_read, i9 1" [bnn.cpp:89]   --->   Operation 280 'icmp' 'icmp_ln89_24' <Predicate = true> <Delay = 1.82> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 281 [1/1] (0.00ns)   --->   "%tmp_21 = partselect i24 @_ssdm_op_PartSelect.i24.i32.i32.i32, i32 %select_ln89_26, i32 8, i32 31" [bnn.cpp:90]   --->   Operation 281 'partselect' 'tmp_21' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 282 [1/1] (0.00ns)   --->   "%trunc_ln90_18 = trunc i32 %select_ln89_26" [bnn.cpp:90]   --->   Operation 282 'trunc' 'trunc_ln90_18' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 283 [1/1] (0.00ns)   --->   "%or_ln90_21 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i24.i1.i7, i24 %tmp_21, i1 1, i7 %trunc_ln90_18" [bnn.cpp:90]   --->   Operation 283 'bitconcatenate' 'or_ln90_21' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 284 [1/1] (0.69ns)   --->   "%select_ln89_28 = select i1 %icmp_ln89_24, i32 %or_ln90_21, i32 %select_ln89_26" [bnn.cpp:89]   --->   Operation 284 'select' 'select_ln89_28' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 285 [1/1] (1.82ns)   --->   "%icmp_ln89_25 = icmp_slt  i9 %input_25_val_read, i9 1" [bnn.cpp:89]   --->   Operation 285 'icmp' 'icmp_ln89_25' <Predicate = true> <Delay = 1.82> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 286 [1/1] (0.00ns)   --->   "%tmp_22 = partselect i25 @_ssdm_op_PartSelect.i25.i32.i32.i32, i32 %select_ln89_28, i32 7, i32 31" [bnn.cpp:90]   --->   Operation 286 'partselect' 'tmp_22' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 287 [1/1] (0.00ns)   --->   "%trunc_ln90_19 = trunc i32 %select_ln89_28" [bnn.cpp:90]   --->   Operation 287 'trunc' 'trunc_ln90_19' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 288 [1/1] (1.82ns)   --->   "%icmp_ln89_26 = icmp_slt  i9 %input_26_val_read, i9 1" [bnn.cpp:89]   --->   Operation 288 'icmp' 'icmp_ln89_26' <Predicate = true> <Delay = 1.82> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 289 [1/1] (1.82ns)   --->   "%icmp_ln89_27 = icmp_slt  i9 %input_27_val_read, i9 1" [bnn.cpp:89]   --->   Operation 289 'icmp' 'icmp_ln89_27' <Predicate = true> <Delay = 1.82> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 290 [1/1] (0.00ns)   --->   "%or_ln90_43 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i16.i1.i15, i16 %tmp_43, i1 1, i15 %trunc_ln90_35" [bnn.cpp:90]   --->   Operation 290 'bitconcatenate' 'or_ln90_43' <Predicate = (icmp_ln89_48)> <Delay = 0.00>
ST_3 : Operation 291 [1/1] (0.69ns)   --->   "%select_ln89_59 = select i1 %icmp_ln89_48, i32 %or_ln90_43, i32 %select_ln89_56" [bnn.cpp:89]   --->   Operation 291 'select' 'select_ln89_59' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 292 [1/1] (0.00ns)   --->   "%tmp_44 = partselect i17 @_ssdm_op_PartSelect.i17.i32.i32.i32, i32 %select_ln89_59, i32 15, i32 31" [bnn.cpp:90]   --->   Operation 292 'partselect' 'tmp_44' <Predicate = (icmp_ln89_49)> <Delay = 0.00>
ST_3 : Operation 293 [1/1] (0.00ns)   --->   "%trunc_ln90_36 = trunc i32 %select_ln89_59" [bnn.cpp:90]   --->   Operation 293 'trunc' 'trunc_ln90_36' <Predicate = (icmp_ln89_49)> <Delay = 0.00>
ST_3 : Operation 294 [1/1] (0.00ns)   --->   "%or_ln90_44 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i17.i1.i14, i17 %tmp_44, i1 1, i14 %trunc_ln90_36" [bnn.cpp:90]   --->   Operation 294 'bitconcatenate' 'or_ln90_44' <Predicate = (icmp_ln89_49)> <Delay = 0.00>
ST_3 : Operation 295 [1/1] (0.69ns)   --->   "%select_ln89_60 = select i1 %icmp_ln89_49, i32 %or_ln90_44, i32 %select_ln89_59" [bnn.cpp:89]   --->   Operation 295 'select' 'select_ln89_60' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 296 [1/1] (1.82ns)   --->   "%icmp_ln89_50 = icmp_slt  i9 %input_50_val_read, i9 1" [bnn.cpp:89]   --->   Operation 296 'icmp' 'icmp_ln89_50' <Predicate = true> <Delay = 1.82> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 297 [1/1] (0.00ns)   --->   "%tmp_45 = partselect i18 @_ssdm_op_PartSelect.i18.i32.i32.i32, i32 %select_ln89_60, i32 14, i32 31" [bnn.cpp:90]   --->   Operation 297 'partselect' 'tmp_45' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 298 [1/1] (0.00ns)   --->   "%trunc_ln90_37 = trunc i32 %select_ln89_60" [bnn.cpp:90]   --->   Operation 298 'trunc' 'trunc_ln90_37' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 299 [1/1] (0.00ns)   --->   "%or_ln90_45 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i18.i1.i13, i18 %tmp_45, i1 1, i13 %trunc_ln90_37" [bnn.cpp:90]   --->   Operation 299 'bitconcatenate' 'or_ln90_45' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 300 [1/1] (0.69ns)   --->   "%select_ln89_61 = select i1 %icmp_ln89_50, i32 %or_ln90_45, i32 %select_ln89_60" [bnn.cpp:89]   --->   Operation 300 'select' 'select_ln89_61' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 301 [1/1] (1.82ns)   --->   "%icmp_ln89_51 = icmp_slt  i9 %input_51_val_read, i9 1" [bnn.cpp:89]   --->   Operation 301 'icmp' 'icmp_ln89_51' <Predicate = true> <Delay = 1.82> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 302 [1/1] (0.00ns)   --->   "%tmp_46 = partselect i19 @_ssdm_op_PartSelect.i19.i32.i32.i32, i32 %select_ln89_61, i32 13, i32 31" [bnn.cpp:90]   --->   Operation 302 'partselect' 'tmp_46' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 303 [1/1] (0.00ns)   --->   "%trunc_ln90_38 = trunc i32 %select_ln89_61" [bnn.cpp:90]   --->   Operation 303 'trunc' 'trunc_ln90_38' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 304 [1/1] (0.00ns)   --->   "%or_ln90_46 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i19.i1.i12, i19 %tmp_46, i1 1, i12 %trunc_ln90_38" [bnn.cpp:90]   --->   Operation 304 'bitconcatenate' 'or_ln90_46' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 305 [1/1] (0.69ns)   --->   "%select_ln89_62 = select i1 %icmp_ln89_51, i32 %or_ln90_46, i32 %select_ln89_61" [bnn.cpp:89]   --->   Operation 305 'select' 'select_ln89_62' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 306 [1/1] (1.82ns)   --->   "%icmp_ln89_52 = icmp_slt  i9 %input_52_val_read, i9 1" [bnn.cpp:89]   --->   Operation 306 'icmp' 'icmp_ln89_52' <Predicate = true> <Delay = 1.82> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 307 [1/1] (0.00ns)   --->   "%tmp_47 = partselect i20 @_ssdm_op_PartSelect.i20.i32.i32.i32, i32 %select_ln89_62, i32 12, i32 31" [bnn.cpp:90]   --->   Operation 307 'partselect' 'tmp_47' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 308 [1/1] (0.00ns)   --->   "%trunc_ln90_39 = trunc i32 %select_ln89_62" [bnn.cpp:90]   --->   Operation 308 'trunc' 'trunc_ln90_39' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 309 [1/1] (0.00ns)   --->   "%or_ln90_47 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i20.i1.i11, i20 %tmp_47, i1 1, i11 %trunc_ln90_39" [bnn.cpp:90]   --->   Operation 309 'bitconcatenate' 'or_ln90_47' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 310 [1/1] (0.69ns)   --->   "%select_ln89_63 = select i1 %icmp_ln89_52, i32 %or_ln90_47, i32 %select_ln89_62" [bnn.cpp:89]   --->   Operation 310 'select' 'select_ln89_63' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 311 [1/1] (1.82ns)   --->   "%icmp_ln89_53 = icmp_slt  i9 %input_53_val_read, i9 1" [bnn.cpp:89]   --->   Operation 311 'icmp' 'icmp_ln89_53' <Predicate = true> <Delay = 1.82> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 312 [1/1] (0.00ns)   --->   "%tmp_48 = partselect i21 @_ssdm_op_PartSelect.i21.i32.i32.i32, i32 %select_ln89_63, i32 11, i32 31" [bnn.cpp:90]   --->   Operation 312 'partselect' 'tmp_48' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 313 [1/1] (0.00ns)   --->   "%trunc_ln90_40 = trunc i32 %select_ln89_63" [bnn.cpp:90]   --->   Operation 313 'trunc' 'trunc_ln90_40' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 314 [1/1] (0.00ns)   --->   "%or_ln90_48 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i21.i1.i10, i21 %tmp_48, i1 1, i10 %trunc_ln90_40" [bnn.cpp:90]   --->   Operation 314 'bitconcatenate' 'or_ln90_48' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 315 [1/1] (0.69ns)   --->   "%select_ln89_64 = select i1 %icmp_ln89_53, i32 %or_ln90_48, i32 %select_ln89_63" [bnn.cpp:89]   --->   Operation 315 'select' 'select_ln89_64' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 316 [1/1] (1.82ns)   --->   "%icmp_ln89_54 = icmp_slt  i9 %input_54_val_read, i9 1" [bnn.cpp:89]   --->   Operation 316 'icmp' 'icmp_ln89_54' <Predicate = true> <Delay = 1.82> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 317 [1/1] (0.00ns)   --->   "%tmp_49 = partselect i22 @_ssdm_op_PartSelect.i22.i32.i32.i32, i32 %select_ln89_64, i32 10, i32 31" [bnn.cpp:90]   --->   Operation 317 'partselect' 'tmp_49' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 318 [1/1] (0.00ns)   --->   "%trunc_ln90_41 = trunc i32 %select_ln89_64" [bnn.cpp:90]   --->   Operation 318 'trunc' 'trunc_ln90_41' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 319 [1/1] (0.00ns)   --->   "%or_ln90_49 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i22.i1.i9, i22 %tmp_49, i1 1, i9 %trunc_ln90_41" [bnn.cpp:90]   --->   Operation 319 'bitconcatenate' 'or_ln90_49' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 320 [1/1] (0.69ns)   --->   "%select_ln89_65 = select i1 %icmp_ln89_54, i32 %or_ln90_49, i32 %select_ln89_64" [bnn.cpp:89]   --->   Operation 320 'select' 'select_ln89_65' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 321 [1/1] (1.82ns)   --->   "%icmp_ln89_55 = icmp_slt  i9 %input_55_val_read, i9 1" [bnn.cpp:89]   --->   Operation 321 'icmp' 'icmp_ln89_55' <Predicate = true> <Delay = 1.82> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 322 [1/1] (0.00ns)   --->   "%tmp_50 = partselect i23 @_ssdm_op_PartSelect.i23.i32.i32.i32, i32 %select_ln89_65, i32 9, i32 31" [bnn.cpp:90]   --->   Operation 322 'partselect' 'tmp_50' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 323 [1/1] (0.00ns)   --->   "%trunc_ln90_42 = trunc i32 %select_ln89_65" [bnn.cpp:90]   --->   Operation 323 'trunc' 'trunc_ln90_42' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 324 [1/1] (0.00ns)   --->   "%or_ln90_50 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i23.i1.i8, i23 %tmp_50, i1 1, i8 %trunc_ln90_42" [bnn.cpp:90]   --->   Operation 324 'bitconcatenate' 'or_ln90_50' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 325 [1/1] (0.69ns)   --->   "%select_ln89_66 = select i1 %icmp_ln89_55, i32 %or_ln90_50, i32 %select_ln89_65" [bnn.cpp:89]   --->   Operation 325 'select' 'select_ln89_66' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 326 [1/1] (0.00ns) (grouped into LUT with out node or_ln89_43)   --->   "%or_ln89_41 = or i1 %icmp_ln89_52, i1 %icmp_ln89_53" [bnn.cpp:89]   --->   Operation 326 'or' 'or_ln89_41' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 327 [1/1] (0.00ns) (grouped into LUT with out node or_ln89_43)   --->   "%or_ln89_42 = or i1 %icmp_ln89_55, i1 %icmp_ln89_54" [bnn.cpp:89]   --->   Operation 327 'or' 'or_ln89_42' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 328 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln89_43 = or i1 %or_ln89_42, i1 %or_ln89_41" [bnn.cpp:89]   --->   Operation 328 'or' 'or_ln89_43' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 329 [1/1] (1.82ns)   --->   "%icmp_ln89_56 = icmp_slt  i9 %input_56_val_read, i9 1" [bnn.cpp:89]   --->   Operation 329 'icmp' 'icmp_ln89_56' <Predicate = true> <Delay = 1.82> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 330 [1/1] (0.00ns)   --->   "%tmp_51 = partselect i24 @_ssdm_op_PartSelect.i24.i32.i32.i32, i32 %select_ln89_66, i32 8, i32 31" [bnn.cpp:90]   --->   Operation 330 'partselect' 'tmp_51' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 331 [1/1] (0.00ns)   --->   "%trunc_ln90_43 = trunc i32 %select_ln89_66" [bnn.cpp:90]   --->   Operation 331 'trunc' 'trunc_ln90_43' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 332 [1/1] (0.00ns)   --->   "%or_ln90_51 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i24.i1.i7, i24 %tmp_51, i1 1, i7 %trunc_ln90_43" [bnn.cpp:90]   --->   Operation 332 'bitconcatenate' 'or_ln90_51' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 333 [1/1] (0.69ns)   --->   "%select_ln89_68 = select i1 %icmp_ln89_56, i32 %or_ln90_51, i32 %select_ln89_66" [bnn.cpp:89]   --->   Operation 333 'select' 'select_ln89_68' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 334 [1/1] (1.82ns)   --->   "%icmp_ln89_57 = icmp_slt  i9 %input_57_val_read, i9 1" [bnn.cpp:89]   --->   Operation 334 'icmp' 'icmp_ln89_57' <Predicate = true> <Delay = 1.82> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 335 [1/1] (0.00ns)   --->   "%tmp_52 = partselect i25 @_ssdm_op_PartSelect.i25.i32.i32.i32, i32 %select_ln89_68, i32 7, i32 31" [bnn.cpp:90]   --->   Operation 335 'partselect' 'tmp_52' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 336 [1/1] (0.00ns)   --->   "%trunc_ln90_44 = trunc i32 %select_ln89_68" [bnn.cpp:90]   --->   Operation 336 'trunc' 'trunc_ln90_44' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 337 [1/1] (1.82ns)   --->   "%icmp_ln89_58 = icmp_slt  i9 %input_58_val_read, i9 1" [bnn.cpp:89]   --->   Operation 337 'icmp' 'icmp_ln89_58' <Predicate = true> <Delay = 1.82> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 338 [1/1] (1.82ns)   --->   "%icmp_ln89_59 = icmp_slt  i9 %input_59_val_read, i9 1" [bnn.cpp:89]   --->   Operation 338 'icmp' 'icmp_ln89_59' <Predicate = true> <Delay = 1.82> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 7.26>
ST_4 : Operation 339 [1/1] (0.00ns)   --->   "%input_63_val_read = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %input_63_val" [bnn.cpp:89]   --->   Operation 339 'read' 'input_63_val_read' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 340 [1/1] (0.00ns)   --->   "%input_62_val_read = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %input_62_val" [bnn.cpp:89]   --->   Operation 340 'read' 'input_62_val_read' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 341 [1/1] (0.00ns)   --->   "%input_61_val_read = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %input_61_val" [bnn.cpp:89]   --->   Operation 341 'read' 'input_61_val_read' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 342 [1/1] (0.00ns)   --->   "%input_60_val_read = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %input_60_val" [bnn.cpp:89]   --->   Operation 342 'read' 'input_60_val_read' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 343 [1/1] (0.00ns)   --->   "%input_31_val_read = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %input_31_val" [bnn.cpp:89]   --->   Operation 343 'read' 'input_31_val_read' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 344 [1/1] (0.00ns)   --->   "%input_30_val_read = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %input_30_val" [bnn.cpp:89]   --->   Operation 344 'read' 'input_30_val_read' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 345 [1/1] (0.00ns)   --->   "%input_29_val_read = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %input_29_val" [bnn.cpp:89]   --->   Operation 345 'read' 'input_29_val_read' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 346 [1/1] (0.00ns)   --->   "%input_28_val_read = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %input_28_val" [bnn.cpp:89]   --->   Operation 346 'read' 'input_28_val_read' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 347 [1/1] (0.00ns) (grouped into LUT with out node select_ln89_37)   --->   "%select_ln89_27 = select i1 %or_ln89_12, i32 %select_ln89_26, i32 %select_ln89_22" [bnn.cpp:89]   --->   Operation 347 'select' 'select_ln89_27' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 348 [1/1] (0.00ns)   --->   "%or_ln90_22 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i25.i1.i6, i25 %tmp_22, i1 1, i6 %trunc_ln90_19" [bnn.cpp:90]   --->   Operation 348 'bitconcatenate' 'or_ln90_22' <Predicate = (icmp_ln89_25)> <Delay = 0.00>
ST_4 : Operation 349 [1/1] (0.69ns)   --->   "%select_ln89_29 = select i1 %icmp_ln89_25, i32 %or_ln90_22, i32 %select_ln89_28" [bnn.cpp:89]   --->   Operation 349 'select' 'select_ln89_29' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 350 [1/1] (0.00ns)   --->   "%tmp_23 = partselect i26 @_ssdm_op_PartSelect.i26.i32.i32.i32, i32 %select_ln89_29, i32 6, i32 31" [bnn.cpp:90]   --->   Operation 350 'partselect' 'tmp_23' <Predicate = (icmp_ln89_26)> <Delay = 0.00>
ST_4 : Operation 351 [1/1] (0.00ns)   --->   "%trunc_ln90_20 = trunc i32 %select_ln89_29" [bnn.cpp:90]   --->   Operation 351 'trunc' 'trunc_ln90_20' <Predicate = (icmp_ln89_26)> <Delay = 0.00>
ST_4 : Operation 352 [1/1] (0.00ns)   --->   "%or_ln90_23 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i26.i1.i5, i26 %tmp_23, i1 1, i5 %trunc_ln90_20" [bnn.cpp:90]   --->   Operation 352 'bitconcatenate' 'or_ln90_23' <Predicate = (icmp_ln89_26)> <Delay = 0.00>
ST_4 : Operation 353 [1/1] (0.69ns)   --->   "%select_ln89_30 = select i1 %icmp_ln89_26, i32 %or_ln90_23, i32 %select_ln89_29" [bnn.cpp:89]   --->   Operation 353 'select' 'select_ln89_30' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 354 [1/1] (0.00ns)   --->   "%tmp_24 = partselect i27 @_ssdm_op_PartSelect.i27.i32.i32.i32, i32 %select_ln89_30, i32 5, i32 31" [bnn.cpp:90]   --->   Operation 354 'partselect' 'tmp_24' <Predicate = (icmp_ln89_27)> <Delay = 0.00>
ST_4 : Operation 355 [1/1] (0.00ns)   --->   "%trunc_ln90_21 = trunc i32 %select_ln89_30" [bnn.cpp:90]   --->   Operation 355 'trunc' 'trunc_ln90_21' <Predicate = (icmp_ln89_27)> <Delay = 0.00>
ST_4 : Operation 356 [1/1] (0.00ns)   --->   "%or_ln90_24 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i27.i1.i4, i27 %tmp_24, i1 1, i4 %trunc_ln90_21" [bnn.cpp:90]   --->   Operation 356 'bitconcatenate' 'or_ln90_24' <Predicate = (icmp_ln89_27)> <Delay = 0.00>
ST_4 : Operation 357 [1/1] (0.69ns)   --->   "%select_ln89_31 = select i1 %icmp_ln89_27, i32 %or_ln90_24, i32 %select_ln89_30" [bnn.cpp:89]   --->   Operation 357 'select' 'select_ln89_31' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 358 [1/1] (1.82ns)   --->   "%icmp_ln89_28 = icmp_slt  i9 %input_28_val_read, i9 1" [bnn.cpp:89]   --->   Operation 358 'icmp' 'icmp_ln89_28' <Predicate = true> <Delay = 1.82> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 359 [1/1] (0.00ns)   --->   "%tmp_25 = partselect i28 @_ssdm_op_PartSelect.i28.i32.i32.i32, i32 %select_ln89_31, i32 4, i32 31" [bnn.cpp:90]   --->   Operation 359 'partselect' 'tmp_25' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 360 [1/1] (0.00ns)   --->   "%trunc_ln90_22 = trunc i32 %select_ln89_31" [bnn.cpp:90]   --->   Operation 360 'trunc' 'trunc_ln90_22' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 361 [1/1] (0.00ns)   --->   "%or_ln90_25 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i28.i1.i3, i28 %tmp_25, i1 1, i3 %trunc_ln90_22" [bnn.cpp:90]   --->   Operation 361 'bitconcatenate' 'or_ln90_25' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 362 [1/1] (0.69ns)   --->   "%select_ln89_32 = select i1 %icmp_ln89_28, i32 %or_ln90_25, i32 %select_ln89_31" [bnn.cpp:89]   --->   Operation 362 'select' 'select_ln89_32' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 363 [1/1] (1.82ns)   --->   "%icmp_ln89_29 = icmp_slt  i9 %input_29_val_read, i9 1" [bnn.cpp:89]   --->   Operation 363 'icmp' 'icmp_ln89_29' <Predicate = true> <Delay = 1.82> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 364 [1/1] (0.00ns)   --->   "%tmp_26 = partselect i29 @_ssdm_op_PartSelect.i29.i32.i32.i32, i32 %select_ln89_32, i32 3, i32 31" [bnn.cpp:90]   --->   Operation 364 'partselect' 'tmp_26' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 365 [1/1] (0.00ns)   --->   "%trunc_ln90_23 = trunc i32 %select_ln89_32" [bnn.cpp:90]   --->   Operation 365 'trunc' 'trunc_ln90_23' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 366 [1/1] (0.00ns)   --->   "%or_ln90_26 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i29.i1.i2, i29 %tmp_26, i1 1, i2 %trunc_ln90_23" [bnn.cpp:90]   --->   Operation 366 'bitconcatenate' 'or_ln90_26' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 367 [1/1] (0.69ns)   --->   "%select_ln89_33 = select i1 %icmp_ln89_29, i32 %or_ln90_26, i32 %select_ln89_32" [bnn.cpp:89]   --->   Operation 367 'select' 'select_ln89_33' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 368 [1/1] (1.82ns)   --->   "%icmp_ln89_30 = icmp_slt  i9 %input_30_val_read, i9 1" [bnn.cpp:89]   --->   Operation 368 'icmp' 'icmp_ln89_30' <Predicate = true> <Delay = 1.82> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 369 [1/1] (0.00ns)   --->   "%tmp_27 = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %select_ln89_33, i32 2, i32 31" [bnn.cpp:90]   --->   Operation 369 'partselect' 'tmp_27' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 370 [1/1] (0.00ns)   --->   "%trunc_ln90_24 = trunc i32 %select_ln89_33" [bnn.cpp:90]   --->   Operation 370 'trunc' 'trunc_ln90_24' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 371 [1/1] (0.00ns)   --->   "%or_ln90_27 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i30.i1.i1, i30 %tmp_27, i1 1, i1 %trunc_ln90_24" [bnn.cpp:90]   --->   Operation 371 'bitconcatenate' 'or_ln90_27' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 372 [1/1] (0.69ns)   --->   "%select_ln89_34 = select i1 %icmp_ln89_30, i32 %or_ln90_27, i32 %select_ln89_33" [bnn.cpp:89]   --->   Operation 372 'select' 'select_ln89_34' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 373 [1/1] (1.82ns)   --->   "%icmp_ln89_31 = icmp_slt  i9 %input_31_val_read, i9 1" [bnn.cpp:89]   --->   Operation 373 'icmp' 'icmp_ln89_31' <Predicate = true> <Delay = 1.82> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 374 [1/1] (0.00ns) (grouped into LUT with out node select_ln89_36)   --->   "%tmp_28 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %select_ln89_34, i32 1, i32 31" [bnn.cpp:90]   --->   Operation 374 'partselect' 'tmp_28' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 375 [1/1] (0.00ns) (grouped into LUT with out node select_ln89_36)   --->   "%or_ln90_28 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i31.i1, i31 %tmp_28, i1 1" [bnn.cpp:90]   --->   Operation 375 'bitconcatenate' 'or_ln90_28' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 376 [1/1] (0.00ns) (grouped into LUT with out node select_ln89_36)   --->   "%select_ln89_35 = select i1 %icmp_ln89_31, i32 %or_ln90_28, i32 %select_ln89_34" [bnn.cpp:89]   --->   Operation 376 'select' 'select_ln89_35' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 377 [1/1] (0.00ns) (grouped into LUT with out node or_ln89_15)   --->   "%or_ln89_13 = or i1 %icmp_ln89_28, i1 %icmp_ln89_29" [bnn.cpp:89]   --->   Operation 377 'or' 'or_ln89_13' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 378 [1/1] (0.00ns) (grouped into LUT with out node or_ln89_15)   --->   "%or_ln89_14 = or i1 %icmp_ln89_31, i1 %icmp_ln89_30" [bnn.cpp:89]   --->   Operation 378 'or' 'or_ln89_14' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 379 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln89_15 = or i1 %or_ln89_14, i1 %or_ln89_13" [bnn.cpp:89]   --->   Operation 379 'or' 'or_ln89_15' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 380 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln89_36 = select i1 %or_ln89_15, i32 %select_ln89_35, i32 %select_ln89_31" [bnn.cpp:89]   --->   Operation 380 'select' 'select_ln89_36' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 381 [1/1] (0.00ns) (grouped into LUT with out node or_ln89_19)   --->   "%or_ln89_16 = or i1 %icmp_ln89_27, i1 %icmp_ln89_26" [bnn.cpp:89]   --->   Operation 381 'or' 'or_ln89_16' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 382 [1/1] (0.00ns) (grouped into LUT with out node or_ln89_19)   --->   "%or_ln89_17 = or i1 %icmp_ln89_24, i1 %or_ln89_15" [bnn.cpp:89]   --->   Operation 382 'or' 'or_ln89_17' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 383 [1/1] (0.00ns) (grouped into LUT with out node or_ln89_19)   --->   "%or_ln89_18 = or i1 %or_ln89_17, i1 %icmp_ln89_25" [bnn.cpp:89]   --->   Operation 383 'or' 'or_ln89_18' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 384 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln89_19 = or i1 %or_ln89_18, i1 %or_ln89_16" [bnn.cpp:89]   --->   Operation 384 'or' 'or_ln89_19' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 385 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln89_37 = select i1 %or_ln89_19, i32 %select_ln89_36, i32 %select_ln89_27" [bnn.cpp:89]   --->   Operation 385 'select' 'select_ln89_37' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 386 [1/1] (0.00ns) (grouped into LUT with out node or_ln89_24)   --->   "%or_ln89_20 = or i1 %or_ln89_12, i1 %icmp_ln89_19" [bnn.cpp:89]   --->   Operation 386 'or' 'or_ln89_20' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 387 [1/1] (0.00ns) (grouped into LUT with out node or_ln89_24)   --->   "%or_ln89_21 = or i1 %or_ln89_20, i1 %icmp_ln89_18" [bnn.cpp:89]   --->   Operation 387 'or' 'or_ln89_21' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 388 [1/1] (0.00ns) (grouped into LUT with out node or_ln89_24)   --->   "%or_ln89_22 = or i1 %icmp_ln89_16, i1 %or_ln89_19" [bnn.cpp:89]   --->   Operation 388 'or' 'or_ln89_22' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 389 [1/1] (0.00ns) (grouped into LUT with out node or_ln89_24)   --->   "%or_ln89_23 = or i1 %or_ln89_22, i1 %icmp_ln89_17" [bnn.cpp:89]   --->   Operation 389 'or' 'or_ln89_23' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 390 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln89_24 = or i1 %or_ln89_23, i1 %or_ln89_21" [bnn.cpp:89]   --->   Operation 390 'or' 'or_ln89_24' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 391 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln89_38 = select i1 %or_ln89_24, i32 %select_ln89_37, i32 %select_ln89_18" [bnn.cpp:89]   --->   Operation 391 'select' 'select_ln89_38' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 392 [1/1] (0.00ns) (grouped into LUT with out node select_ln89_39)   --->   "%or_ln89_27 = or i1 %icmp_ln89_2, i1 %or_ln89_2" [bnn.cpp:89]   --->   Operation 392 'or' 'or_ln89_27' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 393 [1/1] (0.00ns) (grouped into LUT with out node select_ln89_39)   --->   "%or_ln89_28 = or i1 %or_ln89_9, i1 %or_ln89_24" [bnn.cpp:89]   --->   Operation 393 'or' 'or_ln89_28' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 394 [1/1] (0.00ns) (grouped into LUT with out node select_ln89_39)   --->   "%or_ln89_29 = or i1 %or_ln89_28, i1 %or_ln89_27" [bnn.cpp:89]   --->   Operation 394 'or' 'or_ln89_29' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 395 [1/1] (0.00ns) (grouped into LUT with out node select_ln89_39)   --->   "%or_ln89_30 = or i1 %or_ln89_29, i1 %or_ln89_26" [bnn.cpp:89]   --->   Operation 395 'or' 'or_ln89_30' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 396 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln89_39 = select i1 %or_ln89_30, i32 %select_ln89_38, i32 0" [bnn.cpp:89]   --->   Operation 396 'select' 'select_ln89_39' <Predicate = true> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 397 [1/1] (0.00ns) (grouped into LUT with out node select_ln93_1)   --->   "%select_ln89_67 = select i1 %or_ln89_43, i32 %select_ln89_66, i32 %select_ln89_62" [bnn.cpp:89]   --->   Operation 397 'select' 'select_ln89_67' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 398 [1/1] (0.00ns)   --->   "%or_ln90_52 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i25.i1.i6, i25 %tmp_52, i1 1, i6 %trunc_ln90_44" [bnn.cpp:90]   --->   Operation 398 'bitconcatenate' 'or_ln90_52' <Predicate = (icmp_ln89_57)> <Delay = 0.00>
ST_4 : Operation 399 [1/1] (0.69ns)   --->   "%select_ln89_69 = select i1 %icmp_ln89_57, i32 %or_ln90_52, i32 %select_ln89_68" [bnn.cpp:89]   --->   Operation 399 'select' 'select_ln89_69' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 400 [1/1] (0.00ns)   --->   "%tmp_53 = partselect i26 @_ssdm_op_PartSelect.i26.i32.i32.i32, i32 %select_ln89_69, i32 6, i32 31" [bnn.cpp:90]   --->   Operation 400 'partselect' 'tmp_53' <Predicate = (icmp_ln89_58)> <Delay = 0.00>
ST_4 : Operation 401 [1/1] (0.00ns)   --->   "%trunc_ln90_45 = trunc i32 %select_ln89_69" [bnn.cpp:90]   --->   Operation 401 'trunc' 'trunc_ln90_45' <Predicate = (icmp_ln89_58)> <Delay = 0.00>
ST_4 : Operation 402 [1/1] (0.00ns)   --->   "%or_ln90_53 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i26.i1.i5, i26 %tmp_53, i1 1, i5 %trunc_ln90_45" [bnn.cpp:90]   --->   Operation 402 'bitconcatenate' 'or_ln90_53' <Predicate = (icmp_ln89_58)> <Delay = 0.00>
ST_4 : Operation 403 [1/1] (0.69ns)   --->   "%select_ln89_70 = select i1 %icmp_ln89_58, i32 %or_ln90_53, i32 %select_ln89_69" [bnn.cpp:89]   --->   Operation 403 'select' 'select_ln89_70' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 404 [1/1] (0.00ns)   --->   "%tmp_54 = partselect i27 @_ssdm_op_PartSelect.i27.i32.i32.i32, i32 %select_ln89_70, i32 5, i32 31" [bnn.cpp:90]   --->   Operation 404 'partselect' 'tmp_54' <Predicate = (icmp_ln89_59)> <Delay = 0.00>
ST_4 : Operation 405 [1/1] (0.00ns)   --->   "%trunc_ln90_46 = trunc i32 %select_ln89_70" [bnn.cpp:90]   --->   Operation 405 'trunc' 'trunc_ln90_46' <Predicate = (icmp_ln89_59)> <Delay = 0.00>
ST_4 : Operation 406 [1/1] (0.00ns)   --->   "%or_ln90_54 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i27.i1.i4, i27 %tmp_54, i1 1, i4 %trunc_ln90_46" [bnn.cpp:90]   --->   Operation 406 'bitconcatenate' 'or_ln90_54' <Predicate = (icmp_ln89_59)> <Delay = 0.00>
ST_4 : Operation 407 [1/1] (0.69ns)   --->   "%select_ln89_71 = select i1 %icmp_ln89_59, i32 %or_ln90_54, i32 %select_ln89_70" [bnn.cpp:89]   --->   Operation 407 'select' 'select_ln89_71' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 408 [1/1] (1.82ns)   --->   "%icmp_ln89_60 = icmp_slt  i9 %input_60_val_read, i9 1" [bnn.cpp:89]   --->   Operation 408 'icmp' 'icmp_ln89_60' <Predicate = true> <Delay = 1.82> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 409 [1/1] (0.00ns)   --->   "%tmp_55 = partselect i28 @_ssdm_op_PartSelect.i28.i32.i32.i32, i32 %select_ln89_71, i32 4, i32 31" [bnn.cpp:90]   --->   Operation 409 'partselect' 'tmp_55' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 410 [1/1] (0.00ns)   --->   "%trunc_ln90_47 = trunc i32 %select_ln89_71" [bnn.cpp:90]   --->   Operation 410 'trunc' 'trunc_ln90_47' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 411 [1/1] (0.00ns)   --->   "%or_ln90_55 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i28.i1.i3, i28 %tmp_55, i1 1, i3 %trunc_ln90_47" [bnn.cpp:90]   --->   Operation 411 'bitconcatenate' 'or_ln90_55' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 412 [1/1] (0.69ns)   --->   "%select_ln89_72 = select i1 %icmp_ln89_60, i32 %or_ln90_55, i32 %select_ln89_71" [bnn.cpp:89]   --->   Operation 412 'select' 'select_ln89_72' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 413 [1/1] (1.82ns)   --->   "%icmp_ln89_61 = icmp_slt  i9 %input_61_val_read, i9 1" [bnn.cpp:89]   --->   Operation 413 'icmp' 'icmp_ln89_61' <Predicate = true> <Delay = 1.82> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 414 [1/1] (0.00ns)   --->   "%tmp_56 = partselect i29 @_ssdm_op_PartSelect.i29.i32.i32.i32, i32 %select_ln89_72, i32 3, i32 31" [bnn.cpp:90]   --->   Operation 414 'partselect' 'tmp_56' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 415 [1/1] (0.00ns)   --->   "%trunc_ln90_48 = trunc i32 %select_ln89_72" [bnn.cpp:90]   --->   Operation 415 'trunc' 'trunc_ln90_48' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 416 [1/1] (0.00ns)   --->   "%or_ln90_56 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i29.i1.i2, i29 %tmp_56, i1 1, i2 %trunc_ln90_48" [bnn.cpp:90]   --->   Operation 416 'bitconcatenate' 'or_ln90_56' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 417 [1/1] (0.69ns)   --->   "%select_ln89_73 = select i1 %icmp_ln89_61, i32 %or_ln90_56, i32 %select_ln89_72" [bnn.cpp:89]   --->   Operation 417 'select' 'select_ln89_73' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 418 [1/1] (1.82ns)   --->   "%icmp_ln89_62 = icmp_slt  i9 %input_62_val_read, i9 1" [bnn.cpp:89]   --->   Operation 418 'icmp' 'icmp_ln89_62' <Predicate = true> <Delay = 1.82> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 419 [1/1] (0.00ns)   --->   "%tmp_57 = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %select_ln89_73, i32 2, i32 31" [bnn.cpp:90]   --->   Operation 419 'partselect' 'tmp_57' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 420 [1/1] (0.00ns)   --->   "%trunc_ln90_49 = trunc i32 %select_ln89_73" [bnn.cpp:90]   --->   Operation 420 'trunc' 'trunc_ln90_49' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 421 [1/1] (0.00ns)   --->   "%or_ln90_57 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i30.i1.i1, i30 %tmp_57, i1 1, i1 %trunc_ln90_49" [bnn.cpp:90]   --->   Operation 421 'bitconcatenate' 'or_ln90_57' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 422 [1/1] (0.69ns)   --->   "%select_ln89_74 = select i1 %icmp_ln89_62, i32 %or_ln90_57, i32 %select_ln89_73" [bnn.cpp:89]   --->   Operation 422 'select' 'select_ln89_74' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 423 [1/1] (1.82ns)   --->   "%icmp_ln89_63 = icmp_slt  i9 %input_63_val_read, i9 1" [bnn.cpp:89]   --->   Operation 423 'icmp' 'icmp_ln89_63' <Predicate = true> <Delay = 1.82> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 424 [1/1] (0.00ns) (grouped into LUT with out node select_ln93)   --->   "%tmp_58 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %select_ln89_74, i32 1, i32 31" [bnn.cpp:90]   --->   Operation 424 'partselect' 'tmp_58' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 425 [1/1] (0.00ns) (grouped into LUT with out node select_ln93)   --->   "%or_ln90_58 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i31.i1, i31 %tmp_58, i1 1" [bnn.cpp:90]   --->   Operation 425 'bitconcatenate' 'or_ln90_58' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 426 [1/1] (0.00ns) (grouped into LUT with out node select_ln93)   --->   "%select_ln89_75 = select i1 %icmp_ln89_63, i32 %or_ln90_58, i32 %select_ln89_74" [bnn.cpp:89]   --->   Operation 426 'select' 'select_ln89_75' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 427 [1/1] (0.00ns) (grouped into LUT with out node or_ln93_1)   --->   "%or_ln93 = or i1 %icmp_ln89_60, i1 %icmp_ln89_61" [bnn.cpp:93]   --->   Operation 427 'or' 'or_ln93' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 428 [1/1] (0.00ns) (grouped into LUT with out node or_ln93_1)   --->   "%or_ln93_5 = or i1 %icmp_ln89_63, i1 %icmp_ln89_62" [bnn.cpp:93]   --->   Operation 428 'or' 'or_ln93_5' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 429 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln93_1 = or i1 %or_ln93_5, i1 %or_ln93" [bnn.cpp:93]   --->   Operation 429 'or' 'or_ln93_1' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 430 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln93 = select i1 %or_ln93_1, i32 %select_ln89_75, i32 %select_ln89_71" [bnn.cpp:93]   --->   Operation 430 'select' 'select_ln93' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 431 [1/1] (0.00ns) (grouped into LUT with out node or_ln93_2)   --->   "%or_ln93_6 = or i1 %icmp_ln89_59, i1 %icmp_ln89_58" [bnn.cpp:93]   --->   Operation 431 'or' 'or_ln93_6' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 432 [1/1] (0.00ns) (grouped into LUT with out node or_ln93_2)   --->   "%or_ln93_7 = or i1 %icmp_ln89_56, i1 %or_ln93_1" [bnn.cpp:93]   --->   Operation 432 'or' 'or_ln93_7' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 433 [1/1] (0.00ns) (grouped into LUT with out node or_ln93_2)   --->   "%or_ln93_8 = or i1 %or_ln93_7, i1 %icmp_ln89_57" [bnn.cpp:93]   --->   Operation 433 'or' 'or_ln93_8' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 434 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln93_2 = or i1 %or_ln93_8, i1 %or_ln93_6" [bnn.cpp:93]   --->   Operation 434 'or' 'or_ln93_2' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 435 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln93_1 = select i1 %or_ln93_2, i32 %select_ln93, i32 %select_ln89_67" [bnn.cpp:93]   --->   Operation 435 'select' 'select_ln93_1' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 436 [1/1] (0.00ns) (grouped into LUT with out node or_ln93_3)   --->   "%or_ln93_9 = or i1 %or_ln89_43, i1 %icmp_ln89_51" [bnn.cpp:93]   --->   Operation 436 'or' 'or_ln93_9' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 437 [1/1] (0.00ns) (grouped into LUT with out node or_ln93_3)   --->   "%or_ln93_10 = or i1 %or_ln93_9, i1 %icmp_ln89_50" [bnn.cpp:93]   --->   Operation 437 'or' 'or_ln93_10' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 438 [1/1] (0.00ns) (grouped into LUT with out node or_ln93_3)   --->   "%or_ln93_11 = or i1 %icmp_ln89_48, i1 %or_ln93_2" [bnn.cpp:93]   --->   Operation 438 'or' 'or_ln93_11' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 439 [1/1] (0.00ns) (grouped into LUT with out node or_ln93_3)   --->   "%or_ln93_12 = or i1 %or_ln93_11, i1 %icmp_ln89_49" [bnn.cpp:93]   --->   Operation 439 'or' 'or_ln93_12' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 440 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln93_3 = or i1 %or_ln93_12, i1 %or_ln93_10" [bnn.cpp:93]   --->   Operation 440 'or' 'or_ln93_3' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 441 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln93_2 = select i1 %or_ln93_3, i32 %select_ln93_1, i32 %select_ln89_58" [bnn.cpp:93]   --->   Operation 441 'select' 'select_ln93_2' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 442 [1/1] (0.00ns) (grouped into LUT with out node select_ln93_3)   --->   "%or_ln93_15 = or i1 %icmp_ln89_34, i1 %or_ln89_33" [bnn.cpp:93]   --->   Operation 442 'or' 'or_ln93_15' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 443 [1/1] (0.00ns) (grouped into LUT with out node select_ln93_3)   --->   "%or_ln93_16 = or i1 %or_ln89_40, i1 %or_ln93_3" [bnn.cpp:93]   --->   Operation 443 'or' 'or_ln93_16' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 444 [1/1] (0.00ns) (grouped into LUT with out node select_ln93_3)   --->   "%or_ln93_17 = or i1 %or_ln93_16, i1 %or_ln93_15" [bnn.cpp:93]   --->   Operation 444 'or' 'or_ln93_17' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 445 [1/1] (0.00ns) (grouped into LUT with out node select_ln93_3)   --->   "%or_ln93_4 = or i1 %or_ln93_17, i1 %or_ln93_14" [bnn.cpp:93]   --->   Operation 445 'or' 'or_ln93_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 446 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln93_3 = select i1 %or_ln93_4, i32 %select_ln93_2, i32 0" [bnn.cpp:93]   --->   Operation 446 'select' 'select_ln93_3' <Predicate = true> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 447 [1/1] (0.00ns)   --->   "%mrv = insertvalue i64 <undef>, i32 %select_ln89_39" [bnn.cpp:93]   --->   Operation 447 'insertvalue' 'mrv' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 448 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue i64 %mrv, i32 %select_ln93_3" [bnn.cpp:93]   --->   Operation 448 'insertvalue' 'mrv_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 449 [1/1] (0.00ns)   --->   "%ret_ln93 = ret i64 %mrv_1" [bnn.cpp:93]   --->   Operation 449 'ret' 'ret_ln93' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 6.709ns
The critical path consists of the following:
	wire read operation ('input_1_val_read', bnn.cpp:89) on port 'input_1_val' (bnn.cpp:89) [127]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln89_1', bnn.cpp:89) [131]  (1.823 ns)
	'select' operation 32 bit ('select_ln89_1', bnn.cpp:89) [133]  (0.698 ns)
	'select' operation 32 bit ('select_ln89_2', bnn.cpp:89) [137]  (0.698 ns)
	'select' operation 32 bit ('select_ln89_3', bnn.cpp:89) [141]  (0.698 ns)
	'select' operation 32 bit ('select_ln89_4', bnn.cpp:89) [145]  (0.698 ns)
	'select' operation 32 bit ('select_ln89_5', bnn.cpp:89) [149]  (0.698 ns)
	'select' operation 32 bit ('select_ln89_6', bnn.cpp:89) [154]  (0.698 ns)
	'select' operation 32 bit ('select_ln89_7', bnn.cpp:89) [159]  (0.698 ns)

 <State 2>: 6.709ns
The critical path consists of the following:
	wire read operation ('input_10_val_read', bnn.cpp:89) on port 'input_10_val' (bnn.cpp:89) [118]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln89_10', bnn.cpp:89) [174]  (1.823 ns)
	'select' operation 32 bit ('select_ln89_11', bnn.cpp:89) [178]  (0.698 ns)
	'select' operation 32 bit ('select_ln89_12', bnn.cpp:89) [183]  (0.698 ns)
	'select' operation 32 bit ('select_ln89_13', bnn.cpp:89) [188]  (0.698 ns)
	'select' operation 32 bit ('select_ln89_14', bnn.cpp:89) [193]  (0.698 ns)
	'select' operation 32 bit ('select_ln89_15', bnn.cpp:89) [198]  (0.698 ns)
	'select' operation 32 bit ('select_ln89_16', bnn.cpp:89) [203]  (0.698 ns)
	'select' operation 32 bit ('select_ln89_17', bnn.cpp:89) [207]  (0.000 ns)
	'select' operation 32 bit ('select_ln89_18', bnn.cpp:89) [212]  (0.698 ns)

 <State 3>: 6.709ns
The critical path consists of the following:
	wire read operation ('input_18_val_read', bnn.cpp:89) on port 'input_18_val' (bnn.cpp:89) [110]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln89_18', bnn.cpp:89) [223]  (1.823 ns)
	'select' operation 32 bit ('select_ln89_21', bnn.cpp:89) [227]  (0.698 ns)
	'select' operation 32 bit ('select_ln89_22', bnn.cpp:89) [232]  (0.698 ns)
	'select' operation 32 bit ('select_ln89_23', bnn.cpp:89) [237]  (0.698 ns)
	'select' operation 32 bit ('select_ln89_24', bnn.cpp:89) [242]  (0.698 ns)
	'select' operation 32 bit ('select_ln89_25', bnn.cpp:89) [247]  (0.698 ns)
	'select' operation 32 bit ('select_ln89_26', bnn.cpp:89) [252]  (0.698 ns)
	'select' operation 32 bit ('select_ln89_28', bnn.cpp:89) [261]  (0.698 ns)

 <State 4>: 7.260ns
The critical path consists of the following:
	'select' operation 32 bit ('select_ln89_29', bnn.cpp:89) [266]  (0.698 ns)
	'select' operation 32 bit ('select_ln89_30', bnn.cpp:89) [271]  (0.698 ns)
	'select' operation 32 bit ('select_ln89_31', bnn.cpp:89) [276]  (0.698 ns)
	'select' operation 32 bit ('select_ln89_32', bnn.cpp:89) [281]  (0.698 ns)
	'select' operation 32 bit ('select_ln89_33', bnn.cpp:89) [286]  (0.698 ns)
	'select' operation 32 bit ('select_ln89_34', bnn.cpp:89) [291]  (0.698 ns)
	'select' operation 32 bit ('select_ln89_35', bnn.cpp:89) [295]  (0.000 ns)
	'select' operation 32 bit ('select_ln89_36', bnn.cpp:89) [299]  (0.698 ns)
	'select' operation 32 bit ('select_ln89_37', bnn.cpp:89) [304]  (0.698 ns)
	'select' operation 32 bit ('select_ln89_38', bnn.cpp:89) [310]  (0.698 ns)
	'select' operation 32 bit ('select_ln89_39', bnn.cpp:89) [317]  (0.978 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
