$date
	Sat Aug 21 19:00:08 2021
$end
$version
	Icarus Verilog
$end
$timescale
	10ps
$end
$scope module tb_mod_rom256 $end
$var wire 1 ! ok $end
$var wire 8 " data [7:0] $end
$var reg 8 # addr [7:0] $end
$var reg 1 $ clk $end
$var reg 1 % en $end
$scope module DUT $end
$var wire 8 & addr [7:0] $end
$var wire 1 $ clk $end
$var wire 1 % en $end
$var reg 8 ' data [7:0] $end
$var reg 1 ! opComp $end
$upscope $end
$scope task test_rom $end
$upscope $end
$upscope $end
