

================================================================
== Synthesis Summary Report of 'pynqrypt_encrypt'
================================================================
+ General Information: 
    * Date:           Tue Dec 13 20:14:41 2022
    * Version:        2022.2 (Build 3670227 on Oct 13 2022)
    * Project:        pynqrypt
    * Solution:       pynqrypt (Vivado IP Flow Target)
    * Product family: zynq
    * Target device:  xc7z020i-clg400-1L
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +-------------------------------------------------------------------+------+------+---------+-----------+----------+---------+------+----------+--------+----+-------------+---------------+-----+
    |                              Modules                              | Issue|      | Latency |  Latency  | Iteration|         | Trip |          |        |    |             |               |     |
    |                              & Loops                              | Type | Slack| (cycles)|    (ns)   |  Latency | Interval| Count| Pipelined|  BRAM  | DSP|      FF     |      LUT      | URAM|
    +-------------------------------------------------------------------+------+------+---------+-----------+----------+---------+------+----------+--------+----+-------------+---------------+-----+
    |+ pynqrypt_encrypt                                                 |     -|  0.00|    28775|  2.878e+05|         -|    28776|     -|        no|  4 (1%)|   -|  14905 (14%)|  204424 (384%)|    -|
    | + aes_generate_round_keys                                         |     -|  1.21|       99|    990.000|         -|       99|     -|        no|       -|   -|   10200 (9%)|   60807 (114%)|    -|
    |  + aes_generate_round_keys_Pipeline_loop_aes_generate_round_keys  |     -|  1.21|       82|    820.000|         -|       82|     -|        no|       -|   -|    8623 (8%)|    52002 (97%)|    -|
    |   o loop_aes_generate_round_keys                                  |    II|  7.30|       80|    800.000|         9|        8|    10|       yes|       -|   -|            -|              -|    -|
    |  + aes_generate_round_keys_Pipeline_VITIS_LOOP_178_1              |     -|  1.36|       14|    140.000|         -|       14|     -|        no|       -|   -|    163 (~0%)|     8780 (16%)|    -|
    |   o VITIS_LOOP_178_1                                              |     -|  7.30|       12|    120.000|         3|        1|    11|       yes|       -|   -|            -|              -|    -|
    | + ctr_encrypt                                                     |     -|  0.00|    28673|  2.867e+05|         -|    28673|     -|        no|       -|   -|    2984 (2%)|  141109 (265%)|    -|
    |  o loop_ctr_encrypt                                               |     -|  7.30|    28672|  2.867e+05|        29|        -|  1024|        no|       -|   -|            -|              -|    -|
    |   + dataflow_in_loop_loop_ctr_encrypt*                            |     -|  0.00|       27|    270.000|         -|       28|     -|  dataflow|       -|   -|    2042 (1%)|  140899 (264%)|    -|
    |    + entry_proc                                                   |     -|  3.69|        0|      0.000|         -|        0|     -|        no|       -|   -|      2 (~0%)|       20 (~0%)|    -|
    |    + ctr_compute_nonce                                            |     -|  3.67|        0|      0.000|         -|        0|     -|        no|       -|   -|    130 (~0%)|       20 (~0%)|    -|
    |    + assign_swap_endianness                                       |     -|  0.00|        8|     80.000|         -|        8|     -|        no|       -|   -|    198 (~0%)|      171 (~0%)|    -|
    |    + aes_encrypt_block                                            |     -|  1.04|       27|    270.000|         -|       27|     -|        no|       -|   -|    787 (~0%)|  139900 (262%)|    -|
    |     + aes_encrypt_block_Pipeline_loop_aes_encrypt_block           |     -|  1.36|       21|    210.000|         -|       21|     -|        no|       -|   -|    522 (~0%)|  104821 (197%)|    -|
    |      o loop_aes_encrypt_block                                     |    II|  7.30|       19|    190.000|         4|        2|     9|       yes|       -|   -|            -|              -|    -|
    |    + ctr_xor_block                                                |     -|  2.63|        0|      0.000|         -|        0|     -|        no|       -|   -|    130 (~0%)|      148 (~0%)|    -|
    |    + assign_swap_endianness_1                                     |     -|  0.00|        7|     70.000|         -|        7|     -|        no|       -|   -|    197 (~0%)|      175 (~0%)|    -|
    +-------------------------------------------------------------------+------+------+---------+-----------+----------+---------+------+----------+--------+----+-------------+---------------+-----+


================================================================
== HW Interfaces
================================================================
* M_AXI
+------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+
| Interface  | Data Width | Address Width | Latency | Offset | Register | Max Widen | Max Read     | Max Write    | Num Read    | Num Write   |
|            | (SW->HW)   |               |         |        |          | Bitwidth  | Burst Length | Burst Length | Outstanding | Outstanding |
+------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+
| m_axi_gmem | 128 -> 128 | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          |
+------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+

* S_AXILITE Interfaces
+---------------+------------+---------------+--------+----------+
| Interface     | Data Width | Address Width | Offset | Register |
+---------------+------------+---------------+--------+----------+
| s_axi_control | 32         | 7             | 16     | 0        |
+---------------+------------+---------------+--------+----------+

* S_AXILITE Registers
+---------------+--------------------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+
| Interface     | Register           | Offset | Width | Access | Description                      | Bit Fields                                                           |
+---------------+--------------------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+
| s_axi_control | CTRL               | 0x00   | 32    | RW     | Control signals                  | 0=AP_START 1=AP_DONE 2=AP_IDLE 3=AP_READY 7=AUTO_RESTART 9=INTERRUPT |
| s_axi_control | GIER               | 0x04   | 32    | RW     | Global Interrupt Enable Register | 0=Enable                                                             |
| s_axi_control | IP_IER             | 0x08   | 32    | RW     | IP Interrupt Enable Register     | 0=CHAN0_INT_EN 1=CHAN1_INT_EN                                        |
| s_axi_control | IP_ISR             | 0x0c   | 32    | RW     | IP Interrupt Status Register     | 0=CHAN0_INT_ST 1=CHAN1_INT_ST                                        |
| s_axi_control | key_1              | 0x10   | 32    | W      | Data signal of key               |                                                                      |
| s_axi_control | key_2              | 0x14   | 32    | W      | Data signal of key               |                                                                      |
| s_axi_control | key_3              | 0x18   | 32    | W      | Data signal of key               |                                                                      |
| s_axi_control | key_4              | 0x1c   | 32    | W      | Data signal of key               |                                                                      |
| s_axi_control | nonce_1            | 0x24   | 32    | W      | Data signal of nonce             |                                                                      |
| s_axi_control | nonce_2            | 0x28   | 32    | W      | Data signal of nonce             |                                                                      |
| s_axi_control | nonce_3            | 0x2c   | 32    | W      | Data signal of nonce             |                                                                      |
| s_axi_control | plaintext_length_1 | 0x34   | 32    | W      | Data signal of plaintext_length  |                                                                      |
| s_axi_control | plaintext_length_2 | 0x38   | 32    | W      | Data signal of plaintext_length  |                                                                      |
| s_axi_control | plaintext_1        | 0x40   | 32    | W      | Data signal of plaintext         |                                                                      |
| s_axi_control | plaintext_2        | 0x44   | 32    | W      | Data signal of plaintext         |                                                                      |
| s_axi_control | ciphertext_1       | 0x4c   | 32    | W      | Data signal of ciphertext        |                                                                      |
| s_axi_control | ciphertext_2       | 0x50   | 32    | W      | Data signal of ciphertext        |                                                                      |
+---------------+--------------------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+

* TOP LEVEL CONTROL
+-----------+------------+-----------+
| Interface | Type       | Ports     |
+-----------+------------+-----------+
| ap_clk    | clock      | ap_clk    |
| ap_rst_n  | reset      | ap_rst_n  |
| interrupt | interrupt  | interrupt |
| ap_ctrl   | ap_ctrl_hs |           |
+-----------+------------+-----------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+------------------+-----------+-------------------+
| Argument         | Direction | Datatype          |
+------------------+-----------+-------------------+
| key              | in        | ap_uint<128>      |
| nonce            | in        | ap_uint<96>       |
| plaintext_length | in        | long unsigned int |
| plaintext        | inout     | ap_uint<128>*     |
| ciphertext       | inout     | ap_uint<128>*     |
+------------------+-----------+-------------------+

* SW-to-HW Mapping
+------------------+---------------+-----------+----------+----------------------------------------------+
| Argument         | HW Interface  | HW Type   | HW Usage | HW Info                                      |
+------------------+---------------+-----------+----------+----------------------------------------------+
| key              | s_axi_control | register  |          | name=key_1 offset=0x10 range=32              |
| key              | s_axi_control | register  |          | name=key_2 offset=0x14 range=32              |
| key              | s_axi_control | register  |          | name=key_3 offset=0x18 range=32              |
| key              | s_axi_control | register  |          | name=key_4 offset=0x1c range=32              |
| nonce            | s_axi_control | register  |          | name=nonce_1 offset=0x24 range=32            |
| nonce            | s_axi_control | register  |          | name=nonce_2 offset=0x28 range=32            |
| nonce            | s_axi_control | register  |          | name=nonce_3 offset=0x2c range=32            |
| plaintext_length | s_axi_control | register  |          | name=plaintext_length_1 offset=0x34 range=32 |
| plaintext_length | s_axi_control | register  |          | name=plaintext_length_2 offset=0x38 range=32 |
| plaintext        | m_axi_gmem    | interface |          |                                              |
| plaintext        | s_axi_control | register  | offset   | name=plaintext_1 offset=0x40 range=32        |
| plaintext        | s_axi_control | register  | offset   | name=plaintext_2 offset=0x44 range=32        |
| ciphertext       | m_axi_gmem    | interface |          |                                              |
| ciphertext       | s_axi_control | register  | offset   | name=ciphertext_1 offset=0x4c range=32       |
| ciphertext       | s_axi_control | register  | offset   | name=ciphertext_2 offset=0x50 range=32       |
+------------------+---------------+-----------+----------+----------------------------------------------+


================================================================
== M_AXI Burst Information
================================================================
 Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings.

* Inferred Bursts and Widening Missed
+--------------+-----------+------------------+---------------------------------------------------------------------------------------------------+-----------------------------------+
| HW Interface | Variable  | Loop             | Problem                                                                                           | Location                          |
+--------------+-----------+------------------+---------------------------------------------------------------------------------------------------+-----------------------------------+
| m_axi_gmem   | plaintext | loop_ctr_encrypt | Skip burst inference for loop 'loop_ctr_encrypt' since access may be exposed into dataflow region | ../hw-impl/src/pynqrypt.cpp:23:32 |
+--------------+-----------+------------------+---------------------------------------------------------------------------------------------------+-----------------------------------+


================================================================
== Bind Op Report
================================================================
+-------------------------------------------------------------------+-----+--------+--------------------------+------+--------+---------+
| Name                                                              | DSP | Pragma | Variable                 | Op   | Impl   | Latency |
+-------------------------------------------------------------------+-----+--------+--------------------------+------+--------+---------+
| + pynqrypt_encrypt                                                | 0   |        |                          |      |        |         |
|  + aes_generate_round_keys                                        | 0   |        |                          |      |        |         |
|   + aes_generate_round_keys_Pipeline_loop_aes_generate_round_keys | 0   |        |                          |      |        |         |
|     add_ln166_fu_145_p2                                           | -   |        | add_ln166                | add  | fabric | 0       |
|     add_ln170_fu_161_p2                                           | -   |        | add_ln170                | add  | fabric | 0       |
|     add_ln172_fu_184_p2                                           | -   |        | add_ln172                | add  | fabric | 0       |
|     add_ln173_fu_377_p2                                           | -   |        | add_ln173                | add  | fabric | 0       |
|     add_ln174_fu_440_p2                                           | -   |        | add_ln174                | add  | fabric | 0       |
|     add_ln174_1_fu_462_p2                                         | -   |        | add_ln174_1              | add  | fabric | 0       |
|     add_ln165_fu_530_p2                                           | -   |        | add_ln165                | add  | fabric | 0       |
|   + aes_generate_round_keys_Pipeline_VITIS_LOOP_178_1             | 0   |        |                          |      |        |         |
|     add_ln186_fu_109_p2                                           | -   |        | add_ln186                | add  | fabric | 0       |
|     add_ln178_fu_115_p2                                           | -   |        | add_ln178                | add  | fabric | 0       |
|  + ctr_encrypt                                                    | 0   |        |                          |      |        |         |
|   + dataflow_in_loop_loop_ctr_encrypt                             | 0   |        |                          |      |        |         |
|     block_V1_out_tmp_channel_U                                    | -   |        | block_V1_out_tmp_channel | fifo | srl    | 0       |
|     tmp_U                                                         | -   |        | tmp                      | fifo | srl    | 0       |
|     block_nonce_V_U                                               | -   |        | block_nonce_V            | fifo | srl    | 0       |
|     block_V_U                                                     | -   |        | block_V                  | fifo | srl    | 0       |
|    + assign_swap_endianness                                       | 0   |        |                          |      |        |         |
|      add_ln23_fu_156_p2                                           | -   |        | add_ln23                 | add  | fabric | 0       |
|    + aes_encrypt_block                                            | 0   |        |                          |      |        |         |
|     + aes_encrypt_block_Pipeline_loop_aes_encrypt_block           | 0   |        |                          |      |        |         |
|       add_ln48_fu_166_p2                                          | -   |        | add_ln48                 | add  | fabric | 0       |
|    + assign_swap_endianness_1                                     | 0   |        |                          |      |        |         |
|      p_Val2_s_fu_162_p2                                           | -   |        | p_Val2_s                 | add  | fabric | 0       |
+-------------------------------------------------------------------+-----+--------+--------------------------+------+--------+---------+


================================================================
== Bind Storage Report
================================================================
+-------------------------------------------------------------------+------+------+--------+-----------------------+---------+------+---------+
| Name                                                              | BRAM | URAM | Pragma | Variable              | Storage | Impl | Latency |
+-------------------------------------------------------------------+------+------+--------+-----------------------+---------+------+---------+
| + pynqrypt_encrypt                                                | 4    | 0    |        |                       |         |      |         |
|   pynqrypt_round_keys_V_U                                         | 8    | -    |        | pynqrypt_round_keys_V | ram_1p  | auto | 1       |
|  + aes_generate_round_keys                                        | 0    | 0    |        |                       |         |      |         |
|   + aes_generate_round_keys_Pipeline_loop_aes_generate_round_keys | 0    | 0    |        |                       |         |      |         |
|     crypto_aes_rcon_U                                             | -    | -    |        | crypto_aes_rcon       | rom_1p  | auto | 1       |
|  + ctr_encrypt                                                    | 0    | 0    |        |                       |         |      |         |
|   + dataflow_in_loop_loop_ctr_encrypt                             | 0    | 0    |        |                       |         |      |         |
|     ciphertext_c_U                                                | -    | -    |        | ciphertext_c          | fifo    | srl  | 0       |
|     i_c_U                                                         | -    | -    |        | i_c                   | fifo    | srl  | 0       |
+-------------------------------------------------------------------+------+------+--------+-----------------------+---------+------+---------+


================================================================
== Pragma Report
================================================================
* Valid Pragma Syntax
+----------------+----------------------------------------------------------------+--------------------------------------------------------------------------+
| Type           | Options                                                        | Location                                                                 |
+----------------+----------------------------------------------------------------+--------------------------------------------------------------------------+
| dataflow       |                                                                | ../hw-impl/src/pynqrypt.cpp:19 in ctr_encrypt                            |
| loop_tripcount | min=1024 max=1024 avg=1024                                     | ../hw-impl/src/pynqrypt.cpp:20 in ctr_encrypt                            |
| array_reshape  | variable=aes_sbox type=complete dim=1                          | ../hw-impl/src/pynqrypt.cpp:82 in aes_sub_bytes, aes_sbox                |
| array_reshape  | variable=aes_mul2 type=complete                                | ../hw-impl/src/pynqrypt.cpp:117 in aes_mix_columns, aes_mul2             |
| array_reshape  | variable=aes_mul3 type=complete                                | ../hw-impl/src/pynqrypt.cpp:118 in aes_mix_columns, aes_mul3             |
| array_reshape  | variable=_round_key type=complete                              | ../hw-impl/src/pynqrypt.cpp:158 in aes_generate_round_keys, _round_key   |
| unroll         |                                                                | ../hw-impl/src/pynqrypt.cpp:205 in assign_swap_endianness                |
| interface      | mode=m_axi port=plaintext offset=slave bundle=gmem depth=1024  | ../hw-impl/src/pynqrypt_hls.cpp:10 in pynqrypt_encrypt, plaintext        |
| interface      | mode=m_axi port=ciphertext offset=slave bundle=gmem depth=1024 | ../hw-impl/src/pynqrypt_hls.cpp:11 in pynqrypt_encrypt, ciphertext       |
| interface      | mode=s_axilite port=key bundle=control                         | ../hw-impl/src/pynqrypt_hls.cpp:13 in pynqrypt_encrypt, key              |
| interface      | mode=s_axilite port=nonce bundle=control                       | ../hw-impl/src/pynqrypt_hls.cpp:14 in pynqrypt_encrypt, nonce            |
| interface      | mode=s_axilite port=plaintext_length bundle=control            | ../hw-impl/src/pynqrypt_hls.cpp:15 in pynqrypt_encrypt, plaintext_length |
| interface      | mode=s_axilite port=plaintext bundle=control                   | ../hw-impl/src/pynqrypt_hls.cpp:16 in pynqrypt_encrypt, plaintext        |
| interface      | mode=s_axilite port=ciphertext bundle=control                  | ../hw-impl/src/pynqrypt_hls.cpp:17 in pynqrypt_encrypt, ciphertext       |
| interface      | mode=s_axilite port=return bundle=control                      | ../hw-impl/src/pynqrypt_hls.cpp:18 in pynqrypt_encrypt, return           |
+----------------+----------------------------------------------------------------+--------------------------------------------------------------------------+


