# UART-Transmitter-Receiver-Design
# UART Transmitter & Receiver with Debouncing (FPGA Project)

ğŸš€ This repository contains my implementation of a **UART Transmitter and Receiver** along with a **Debouncing Circuit** for reliable signal synchronization.  
The project was designed and verified using **Xilinx Vivado** and **Terratum software**, and tested on **FPGA hardware**.

---

## ğŸ“Œ Project Overview

- **UART Transmitter**:  
  Sends serial data bit by bit, including start and stop bits.  
  Demonstrated by transmitting my **name** and other messages on FPGA hardware.

- **UART Receiver**:  
  Detects incoming data, identifies start and stop bits, and extracts the main data bits.  
  Used **Terratum software** for testing, since it provides built-in functions to automatically detect start/stop bits and isolate the actual data.

- **Debouncing Signal**:  
  Implemented a debouncing mechanism to ensure **clean inputs** when controlling UART transmission.  
  This guarantees proper synchronization and prevents glitches from affecting data transfer.

---

## ğŸ› ï¸ Tools & Technologies

- **Vivado (Xilinx)** â†’ RTL design & FPGA implementation  
- **Terratum** â†’ Simulation, waveform analysis, and UART protocol validation  
- **FPGA Board** â†’ Hardware testing (Basys 3 / Nexys A7)  

---

## ğŸ¥ Demo & Snapshots

- âœ… Schematics of both **Transmitter** and **Receiver**  
- âœ… Snapshots of **Verilog/SystemVerilog code**  
- âœ… **Demo videos** showing UART in action (transmitting & receiving data)  
- âœ… Debouncing waveforms and test results  

ğŸ‘‰ Some demo files are provided in this repository.  
ğŸ”’ Full codebase remains private, but feel free to reach out if youâ€™d like to discuss further.  

---

## ğŸ“‚ Repository Structure

