{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1695434757338 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1695434757338 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Sep 22 22:05:57 2023 " "Processing started: Fri Sep 22 22:05:57 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1695434757338 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695434757338 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off alu -c alu " "Command: quartus_map --read_settings_files=on --write_settings_files=off alu -c alu" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695434757338 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1695434757557 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1695434757557 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file alu_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu_tb " "Found entity 1: alu_tb" {  } { { "alu_tb.v" "" { Text "D:/intelFPGA_lite/17.0/ECE550D/alu/alu_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695434765950 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695434765950 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.v" "" { Text "D:/intelFPGA_lite/17.0/ECE550D/alu/alu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695434765950 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695434765950 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "full_adder.v 1 1 " "Found 1 design units, including 1 entities, in source file full_adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 full_adder " "Found entity 1: full_adder" {  } { { "full_adder.v" "" { Text "D:/intelFPGA_lite/17.0/ECE550D/alu/full_adder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695434765950 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695434765950 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "and_32.v 1 1 " "Found 1 design units, including 1 entities, in source file and_32.v" { { "Info" "ISGN_ENTITY_NAME" "1 and_32 " "Found entity 1: and_32" {  } { { "and_32.v" "" { Text "D:/intelFPGA_lite/17.0/ECE550D/alu/and_32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695434765950 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695434765950 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "or_32.v 1 1 " "Found 1 design units, including 1 entities, in source file or_32.v" { { "Info" "ISGN_ENTITY_NAME" "1 or_32 " "Found entity 1: or_32" {  } { { "or_32.v" "" { Text "D:/intelFPGA_lite/17.0/ECE550D/alu/or_32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695434765950 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695434765950 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "xor_32_1.v 1 1 " "Found 1 design units, including 1 entities, in source file xor_32_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 xor_32_1 " "Found entity 1: xor_32_1" {  } { { "xor_32_1.v" "" { Text "D:/intelFPGA_lite/17.0/ECE550D/alu/xor_32_1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695434765950 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695434765950 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rca_16.v 2 2 " "Found 2 design units, including 2 entities, in source file rca_16.v" { { "Info" "ISGN_ENTITY_NAME" "1 rca_16 " "Found entity 1: rca_16" {  } { { "rca_16.v" "" { Text "D:/intelFPGA_lite/17.0/ECE550D/alu/rca_16.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695434765950 ""} { "Info" "ISGN_ENTITY_NAME" "2 rca_16_overflow " "Found entity 2: rca_16_overflow" {  } { { "rca_16.v" "" { Text "D:/intelFPGA_lite/17.0/ECE550D/alu/rca_16.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695434765950 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695434765950 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rca_8.v 2 2 " "Found 2 design units, including 2 entities, in source file rca_8.v" { { "Info" "ISGN_ENTITY_NAME" "1 rca_8 " "Found entity 1: rca_8" {  } { { "rca_8.v" "" { Text "D:/intelFPGA_lite/17.0/ECE550D/alu/rca_8.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695434765950 ""} { "Info" "ISGN_ENTITY_NAME" "2 rca_8_overflow " "Found entity 2: rca_8_overflow" {  } { { "rca_8.v" "" { Text "D:/intelFPGA_lite/17.0/ECE550D/alu/rca_8.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695434765950 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695434765950 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "csa_32.v 1 1 " "Found 1 design units, including 1 entities, in source file csa_32.v" { { "Info" "ISGN_ENTITY_NAME" "1 csa_32 " "Found entity 1: csa_32" {  } { { "csa_32.v" "" { Text "D:/intelFPGA_lite/17.0/ECE550D/alu/csa_32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695434765950 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695434765950 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "mux mux.v " "Entity \"mux\" obtained from \"mux.v\" instead of from Quartus Prime megafunction library" {  } { { "mux.v" "" { Text "D:/intelFPGA_lite/17.0/ECE550D/alu/mux.v" 1 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus Prime megafunction library" 0 0 "Analysis & Synthesis" 0 -1 1695434765950 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux.v 5 5 " "Found 5 design units, including 5 entities, in source file mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux " "Found entity 1: mux" {  } { { "mux.v" "" { Text "D:/intelFPGA_lite/17.0/ECE550D/alu/mux.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695434765950 ""} { "Info" "ISGN_ENTITY_NAME" "2 mux_8 " "Found entity 2: mux_8" {  } { { "mux.v" "" { Text "D:/intelFPGA_lite/17.0/ECE550D/alu/mux.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695434765950 ""} { "Info" "ISGN_ENTITY_NAME" "3 mux_16 " "Found entity 3: mux_16" {  } { { "mux.v" "" { Text "D:/intelFPGA_lite/17.0/ECE550D/alu/mux.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695434765950 ""} { "Info" "ISGN_ENTITY_NAME" "4 mux_32 " "Found entity 4: mux_32" {  } { { "mux.v" "" { Text "D:/intelFPGA_lite/17.0/ECE550D/alu/mux.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695434765950 ""} { "Info" "ISGN_ENTITY_NAME" "5 mux_32_5 " "Found entity 5: mux_32_5" {  } { { "mux.v" "" { Text "D:/intelFPGA_lite/17.0/ECE550D/alu/mux.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695434765950 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695434765950 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "csa_16.v 2 2 " "Found 2 design units, including 2 entities, in source file csa_16.v" { { "Info" "ISGN_ENTITY_NAME" "1 csa_16 " "Found entity 1: csa_16" {  } { { "csa_16.v" "" { Text "D:/intelFPGA_lite/17.0/ECE550D/alu/csa_16.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695434765950 ""} { "Info" "ISGN_ENTITY_NAME" "2 csa_16_overflow " "Found entity 2: csa_16_overflow" {  } { { "csa_16.v" "" { Text "D:/intelFPGA_lite/17.0/ECE550D/alu/csa_16.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695434765950 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695434765950 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sll.v 1 1 " "Found 1 design units, including 1 entities, in source file sll.v" { { "Info" "ISGN_ENTITY_NAME" "1 sll " "Found entity 1: sll" {  } { { "sll.v" "" { Text "D:/intelFPGA_lite/17.0/ECE550D/alu/sll.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695434765950 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695434765950 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sra.v 1 1 " "Found 1 design units, including 1 entities, in source file sra.v" { { "Info" "ISGN_ENTITY_NAME" "1 sra " "Found entity 1: sra" {  } { { "sra.v" "" { Text "D:/intelFPGA_lite/17.0/ECE550D/alu/sra.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695434765950 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695434765950 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "zero_det.v 4 4 " "Found 4 design units, including 4 entities, in source file zero_det.v" { { "Info" "ISGN_ENTITY_NAME" "1 zero_det " "Found entity 1: zero_det" {  } { { "zero_det.v" "" { Text "D:/intelFPGA_lite/17.0/ECE550D/alu/zero_det.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695434765950 ""} { "Info" "ISGN_ENTITY_NAME" "2 or_16 " "Found entity 2: or_16" {  } { { "zero_det.v" "" { Text "D:/intelFPGA_lite/17.0/ECE550D/alu/zero_det.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695434765950 ""} { "Info" "ISGN_ENTITY_NAME" "3 or_8 " "Found entity 3: or_8" {  } { { "zero_det.v" "" { Text "D:/intelFPGA_lite/17.0/ECE550D/alu/zero_det.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695434765950 ""} { "Info" "ISGN_ENTITY_NAME" "4 or_4 " "Found entity 4: or_4" {  } { { "zero_det.v" "" { Text "D:/intelFPGA_lite/17.0/ECE550D/alu/zero_det.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695434765950 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695434765950 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder_5_32.v 0 0 " "Found 0 design units, including 0 entities, in source file decoder_5_32.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695434765950 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "alu " "Elaborating entity \"alu\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1695434766012 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "xor_32_1 xor_32_1:flipB " "Elaborating entity \"xor_32_1\" for hierarchy \"xor_32_1:flipB\"" {  } { { "alu.v" "flipB" { Text "D:/intelFPGA_lite/17.0/ECE550D/alu/alu.v" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695434766044 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "csa_32 csa_32:csa_add_sub " "Elaborating entity \"csa_32\" for hierarchy \"csa_32:csa_add_sub\"" {  } { { "alu.v" "csa_add_sub" { Text "D:/intelFPGA_lite/17.0/ECE550D/alu/alu.v" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695434766090 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "csa_16 csa_32:csa_add_sub\|csa_16:c0 " "Elaborating entity \"csa_16\" for hierarchy \"csa_32:csa_add_sub\|csa_16:c0\"" {  } { { "csa_32.v" "c0" { Text "D:/intelFPGA_lite/17.0/ECE550D/alu/csa_32.v" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695434766106 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rca_8 csa_32:csa_add_sub\|csa_16:c0\|rca_8:r0 " "Elaborating entity \"rca_8\" for hierarchy \"csa_32:csa_add_sub\|csa_16:c0\|rca_8:r0\"" {  } { { "csa_16.v" "r0" { Text "D:/intelFPGA_lite/17.0/ECE550D/alu/csa_16.v" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695434766122 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_adder csa_32:csa_add_sub\|csa_16:c0\|rca_8:r0\|full_adder:fa0 " "Elaborating entity \"full_adder\" for hierarchy \"csa_32:csa_add_sub\|csa_16:c0\|rca_8:r0\|full_adder:fa0\"" {  } { { "rca_8.v" "fa0" { Text "D:/intelFPGA_lite/17.0/ECE550D/alu/rca_8.v" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695434766137 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux csa_32:csa_add_sub\|csa_16:c0\|mux:s_cout " "Elaborating entity \"mux\" for hierarchy \"csa_32:csa_add_sub\|csa_16:c0\|mux:s_cout\"" {  } { { "csa_16.v" "s_cout" { Text "D:/intelFPGA_lite/17.0/ECE550D/alu/csa_16.v" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695434766153 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_8 csa_32:csa_add_sub\|csa_16:c0\|mux_8:s_sum " "Elaborating entity \"mux_8\" for hierarchy \"csa_32:csa_add_sub\|csa_16:c0\|mux_8:s_sum\"" {  } { { "csa_16.v" "s_sum" { Text "D:/intelFPGA_lite/17.0/ECE550D/alu/csa_16.v" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695434766153 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "csa_16_overflow csa_32:csa_add_sub\|csa_16_overflow:c1_0 " "Elaborating entity \"csa_16_overflow\" for hierarchy \"csa_32:csa_add_sub\|csa_16_overflow:c1_0\"" {  } { { "csa_32.v" "c1_0" { Text "D:/intelFPGA_lite/17.0/ECE550D/alu/csa_32.v" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695434766153 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rca_8_overflow csa_32:csa_add_sub\|csa_16_overflow:c1_0\|rca_8_overflow:r1_0 " "Elaborating entity \"rca_8_overflow\" for hierarchy \"csa_32:csa_add_sub\|csa_16_overflow:c1_0\|rca_8_overflow:r1_0\"" {  } { { "csa_16.v" "r1_0" { Text "D:/intelFPGA_lite/17.0/ECE550D/alu/csa_16.v" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695434766168 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_16 csa_32:csa_add_sub\|mux_16:s_sum " "Elaborating entity \"mux_16\" for hierarchy \"csa_32:csa_add_sub\|mux_16:s_sum\"" {  } { { "csa_32.v" "s_sum" { Text "D:/intelFPGA_lite/17.0/ECE550D/alu/csa_32.v" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695434766200 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "and_32 and_32:and_cal " "Elaborating entity \"and_32\" for hierarchy \"and_32:and_cal\"" {  } { { "alu.v" "and_cal" { Text "D:/intelFPGA_lite/17.0/ECE550D/alu/alu.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695434766200 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "or_32 or_32:or_cal " "Elaborating entity \"or_32\" for hierarchy \"or_32:or_cal\"" {  } { { "alu.v" "or_cal" { Text "D:/intelFPGA_lite/17.0/ECE550D/alu/alu.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695434766200 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sll sll:sll_res " "Elaborating entity \"sll\" for hierarchy \"sll:sll_res\"" {  } { { "alu.v" "sll_res" { Text "D:/intelFPGA_lite/17.0/ECE550D/alu/alu.v" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695434766215 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sra sra:sra_res " "Elaborating entity \"sra\" for hierarchy \"sra:sra_res\"" {  } { { "alu.v" "sra_res" { Text "D:/intelFPGA_lite/17.0/ECE550D/alu/alu.v" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695434766262 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "zero_det zero_det:zero_check " "Elaborating entity \"zero_det\" for hierarchy \"zero_det:zero_check\"" {  } { { "alu.v" "zero_check" { Text "D:/intelFPGA_lite/17.0/ECE550D/alu/alu.v" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695434766341 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "or_16 zero_det:zero_check\|or_16:or_16_0 " "Elaborating entity \"or_16\" for hierarchy \"zero_det:zero_check\|or_16:or_16_0\"" {  } { { "zero_det.v" "or_16_0" { Text "D:/intelFPGA_lite/17.0/ECE550D/alu/zero_det.v" 5 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695434766341 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "or_8 zero_det:zero_check\|or_16:or_16_0\|or_8:or_8_0 " "Elaborating entity \"or_8\" for hierarchy \"zero_det:zero_check\|or_16:or_16_0\|or_8:or_8_0\"" {  } { { "zero_det.v" "or_8_0" { Text "D:/intelFPGA_lite/17.0/ECE550D/alu/zero_det.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695434766357 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "or_4 zero_det:zero_check\|or_16:or_16_0\|or_8:or_8_0\|or_4:or_4_0 " "Elaborating entity \"or_4\" for hierarchy \"zero_det:zero_check\|or_16:or_16_0\|or_8:or_8_0\|or_4:or_4_0\"" {  } { { "zero_det.v" "or_4_0" { Text "D:/intelFPGA_lite/17.0/ECE550D/alu/zero_det.v" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695434766373 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_32_5 mux_32_5:outdata " "Elaborating entity \"mux_32_5\" for hierarchy \"mux_32_5:outdata\"" {  } { { "alu.v" "outdata" { Text "D:/intelFPGA_lite/17.0/ECE550D/alu/alu.v" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695434766388 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_32 mux_32_5:outdata\|mux_32:from_and_or " "Elaborating entity \"mux_32\" for hierarchy \"mux_32_5:outdata\|mux_32:from_and_or\"" {  } { { "mux.v" "from_and_or" { Text "D:/intelFPGA_lite/17.0/ECE550D/alu/mux.v" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695434766388 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1695434767654 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1695434768655 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695434768655 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ctrl_ALUopcode\[3\] " "No output dependent on input pin \"ctrl_ALUopcode\[3\]\"" {  } { { "alu.v" "" { Text "D:/intelFPGA_lite/17.0/ECE550D/alu/alu.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1695434768844 "|alu|ctrl_ALUopcode[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ctrl_ALUopcode\[4\] " "No output dependent on input pin \"ctrl_ALUopcode\[4\]\"" {  } { { "alu.v" "" { Text "D:/intelFPGA_lite/17.0/ECE550D/alu/alu.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1695434768844 "|alu|ctrl_ALUopcode[4]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1695434768844 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "613 " "Implemented 613 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "74 " "Implemented 74 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1695434768844 ""} { "Info" "ICUT_CUT_TM_OPINS" "35 " "Implemented 35 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1695434768844 ""} { "Info" "ICUT_CUT_TM_LCELLS" "504 " "Implemented 504 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1695434768844 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1695434768844 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 5 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4757 " "Peak virtual memory: 4757 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1695434768859 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Sep 22 22:06:08 2023 " "Processing ended: Fri Sep 22 22:06:08 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1695434768859 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1695434768859 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:24 " "Total CPU time (on all processors): 00:00:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1695434768859 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1695434768859 ""}
