$date
	Tue Nov 07 14:50:14 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module full_adder_testbench $end
$var wire 1 ! SUM $end
$var wire 1 " C_OUT $end
$var reg 1 # A $end
$var reg 1 $ B $end
$var reg 1 % C_IN $end
$scope module call1 $end
$var wire 1 # A $end
$var wire 1 $ B $end
$var wire 1 % C_IN $end
$var wire 1 " C_OUT $end
$var wire 1 ! SUM $end
$var wire 1 & t0 $end
$var wire 1 ' t1 $end
$var wire 1 ( t2 $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0(
0'
1&
0%
0$
1#
0"
1!
$end
#10
0!
1"
0&
1(
1$
#20
1!
0"
1&
0(
0#
#30
0!
0&
0$
#40
