
*** Running vivado
    with args -log half_adder_vhdl.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source half_adder_vhdl.tcl -notrace



****** Vivado v2024.1 (64-bit)
  **** SW Build 5076996 on Wed May 22 18:37:14 MDT 2024
  **** IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
  **** SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
  **** Start of session at: Sat Jul  6 11:26:13 2024
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source half_adder_vhdl.tcl -notrace
create_project: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 515.965 ; gain = 198.883
Command: link_design -top half_adder_vhdl -part xazu4ev-sfvc784-1-i
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xazu4ev-sfvc784-1-i
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1473.680 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 2 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2024.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Read ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1559.043 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2054.184 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2 instances were transformed.
  IBUF => IBUF (IBUFCTRL, INBUF): 2 instances

6 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:20 . Memory (MB): peak = 2054.184 ; gain = 1538.219
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xazu4ev'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xazu4ev'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2086.238 ; gain = 32.055

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 23864ed93

Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 2389.977 ; gain = 303.738

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup
Phase 1.1 Core Generation And Design Setup | Checksum: 23864ed93

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.024 . Memory (MB): peak = 2770.430 ; gain = 0.000

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 23864ed93

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.031 . Memory (MB): peak = 2770.430 ; gain = 0.000
Phase 1 Initialization | Checksum: 23864ed93

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.031 . Memory (MB): peak = 2770.430 ; gain = 0.000

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: 23864ed93

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.094 . Memory (MB): peak = 2770.430 ; gain = 0.000

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: 23864ed93

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.163 . Memory (MB): peak = 2770.430 ; gain = 0.000
Phase 2 Timer Update And Timing Data Collection | Checksum: 23864ed93

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.163 . Memory (MB): peak = 2770.430 ; gain = 0.000

Phase 3 Retarget
INFO: [Opt 31-1834] Total Chains To Be Transformed Were: 0 AND Number of Transformed insts Created are: 0
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 23864ed93

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.357 . Memory (MB): peak = 2770.430 ; gain = 0.000
Retarget | Checksum: 23864ed93
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 4 Constant propagation | Checksum: 23864ed93

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.385 . Memory (MB): peak = 2770.430 ; gain = 0.000
Constant propagation | Checksum: 23864ed93
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 5 Sweep
Phase 5 Sweep | Checksum: 23864ed93

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.447 . Memory (MB): peak = 2770.430 ; gain = 0.000
Sweep | Checksum: 23864ed93
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 6 BUFG optimization
INFO: [Opt 31-1077] Phase BUFG optimization inserted 0 global clock buffer(s) for CLOCK_LOW_FANOUT.
Phase 6 BUFG optimization | Checksum: 23864ed93

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.562 . Memory (MB): peak = 2770.430 ; gain = 0.000
BUFG optimization | Checksum: 23864ed93
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: 23864ed93

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.613 . Memory (MB): peak = 2770.430 ; gain = 0.000
Shift Register Optimization | Checksum: 23864ed93
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: 23864ed93

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.641 . Memory (MB): peak = 2770.430 ; gain = 0.000
Post Processing Netlist | Checksum: 23864ed93
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 23864ed93

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.642 . Memory (MB): peak = 2770.430 ; gain = 0.000

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2770.430 ; gain = 0.000
Phase 9.2 Verifying Netlist Connectivity | Checksum: 23864ed93

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.643 . Memory (MB): peak = 2770.430 ; gain = 0.000
Phase 9 Finalization | Checksum: 23864ed93

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.643 . Memory (MB): peak = 2770.430 ; gain = 0.000
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 23864ed93

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.644 . Memory (MB): peak = 2770.430 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 23864ed93

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.081 . Memory (MB): peak = 2770.430 ; gain = 0.000

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 23864ed93

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2770.430 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2770.430 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 23864ed93

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2770.430 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
25 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:05 ; elapsed = 00:00:18 . Memory (MB): peak = 2770.430 ; gain = 716.246
INFO: [Vivado 12-24828] Executing command : report_drc -file half_adder_vhdl_drc_opted.rpt -pb half_adder_vhdl_drc_opted.pb -rpx half_adder_vhdl_drc_opted.rpx
Command: report_drc -file half_adder_vhdl_drc_opted.rpt -pb half_adder_vhdl_drc_opted.pb -rpx half_adder_vhdl_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2024.1/data/ip'.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file D:/Workspace/VHDL/Study/project_1/project_1.runs/impl_1/half_adder_vhdl_drc_opted.rpt.
report_drc completed successfully
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2812.895 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/Workspace/VHDL/Study/project_1/project_1.runs/impl_1/half_adder_vhdl_opt.dcp' has been generated.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xazu4ev'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xazu4ev'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2813.176 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 13cad5be9

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 2813.176 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2813.176 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 1fb103dbd

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.555 . Memory (MB): peak = 2813.176 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 2f96eaf88

Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 2814.375 ; gain = 1.199

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 2f96eaf88

Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 2814.375 ; gain = 1.199
Phase 1 Placer Initialization | Checksum: 2f96eaf88

Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 2814.375 ; gain = 1.199

Phase 2 Global Placement

Phase 2.1 Floorplanning

Phase 2.1.1 Partition Driven Placement

Phase 2.1.1.1 PBP: Partition Driven Placement
Phase 2.1.1.1 PBP: Partition Driven Placement | Checksum: 2f96eaf88

Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 2814.375 ; gain = 1.199

Phase 2.1.1.2 PBP: Clock Region Placement
INFO: [Place 30-3164] Check ILP status : ILP-based clock placer is skipped.
Phase 2.1.1.2 PBP: Clock Region Placement | Checksum: 2f96eaf88

Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 2814.375 ; gain = 1.199

Phase 2.1.1.3 PBP: Compute Congestion
Phase 2.1.1.3 PBP: Compute Congestion | Checksum: 2f96eaf88

Time (s): cpu = 00:00:07 ; elapsed = 00:00:19 . Memory (MB): peak = 3208.727 ; gain = 395.551

Phase 2.1.1.4 PBP: Add part constraints
Phase 2.1.1.4 PBP: Add part constraints | Checksum: 2f96eaf88

Time (s): cpu = 00:00:07 ; elapsed = 00:00:20 . Memory (MB): peak = 3208.727 ; gain = 395.551
Phase 2.1.1 Partition Driven Placement | Checksum: 2f96eaf88

Time (s): cpu = 00:00:07 ; elapsed = 00:00:20 . Memory (MB): peak = 3208.727 ; gain = 395.551
Phase 2.1 Floorplanning | Checksum: 2f96eaf88

Time (s): cpu = 00:00:07 ; elapsed = 00:00:20 . Memory (MB): peak = 3208.727 ; gain = 395.551

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 2f96eaf88

Time (s): cpu = 00:00:07 ; elapsed = 00:00:20 . Memory (MB): peak = 3208.727 ; gain = 395.551

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 2f96eaf88

Time (s): cpu = 00:00:07 ; elapsed = 00:00:20 . Memory (MB): peak = 3208.727 ; gain = 395.551

Phase 2.4 Global Placement Core
WARNING: [Place 46-29] Timing had been disabled during Placer and, therefore, physical synthesis in Placer will be skipped.
Phase 2.4 Global Placement Core | Checksum: 29242d87e

Time (s): cpu = 00:00:38 ; elapsed = 00:00:59 . Memory (MB): peak = 3324.258 ; gain = 511.082
Phase 2 Global Placement | Checksum: 29242d87e

Time (s): cpu = 00:00:38 ; elapsed = 00:00:59 . Memory (MB): peak = 3324.258 ; gain = 511.082

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 29242d87e

Time (s): cpu = 00:00:45 ; elapsed = 00:01:06 . Memory (MB): peak = 3324.258 ; gain = 511.082

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 29242d87e

Time (s): cpu = 00:00:45 ; elapsed = 00:01:06 . Memory (MB): peak = 3324.258 ; gain = 511.082

Phase 3.3 Small Shape DP

Phase 3.3.1 Small Shape Clustering
Phase 3.3.1 Small Shape Clustering | Checksum: 265c80476

Time (s): cpu = 00:01:00 ; elapsed = 00:01:24 . Memory (MB): peak = 3337.582 ; gain = 524.406

Phase 3.3.2 Slice Area Swap

Phase 3.3.2.1 Slice Area Swap Initial
Phase 3.3.2.1 Slice Area Swap Initial | Checksum: 2372288af

Time (s): cpu = 00:01:11 ; elapsed = 00:01:35 . Memory (MB): peak = 3344.383 ; gain = 531.207
Phase 3.3.2 Slice Area Swap | Checksum: 2372288af

Time (s): cpu = 00:01:11 ; elapsed = 00:01:35 . Memory (MB): peak = 3344.383 ; gain = 531.207
Phase 3.3 Small Shape DP | Checksum: 2cda7d180

Time (s): cpu = 00:01:25 ; elapsed = 00:01:52 . Memory (MB): peak = 3349.727 ; gain = 536.551

Phase 3.4 Re-assign LUT pins
Phase 3.4 Re-assign LUT pins | Checksum: 2cda7d180

Time (s): cpu = 00:01:27 ; elapsed = 00:01:55 . Memory (MB): peak = 3349.727 ; gain = 536.551

Phase 3.5 Pipeline Register Optimization
Phase 3.5 Pipeline Register Optimization | Checksum: 2cda7d180

Time (s): cpu = 00:01:27 ; elapsed = 00:01:55 . Memory (MB): peak = 3349.727 ; gain = 536.551
Phase 3 Detail Placement | Checksum: 2cda7d180

Time (s): cpu = 00:01:27 ; elapsed = 00:01:55 . Memory (MB): peak = 3349.727 ; gain = 536.551

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
Phase 4.1 Post Commit Optimization | Checksum: 2cda7d180

Time (s): cpu = 00:01:38 ; elapsed = 00:02:08 . Memory (MB): peak = 3349.727 ; gain = 536.551

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 2cda7d180

Time (s): cpu = 00:01:46 ; elapsed = 00:02:26 . Memory (MB): peak = 3362.875 ; gain = 549.699

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ________________________________________________________________________
|           | Global Congestion | Long Congestion   | Short Congestion  |
| Direction | Region Size       | Region Size       | Region Size       |
|___________|___________________|___________________|___________________|
|      North|                1x1|                1x1|                1x1|
|___________|___________________|___________________|___________________|
|      South|                1x1|                1x1|                1x1|
|___________|___________________|___________________|___________________|
|       East|                1x1|                1x1|                1x1|
|___________|___________________|___________________|___________________|
|       West|                1x1|                1x1|                1x1|
|___________|___________________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 2cda7d180

Time (s): cpu = 00:01:46 ; elapsed = 00:02:26 . Memory (MB): peak = 3362.875 ; gain = 549.699
Phase 4.3 Placer Reporting | Checksum: 2cda7d180

Time (s): cpu = 00:01:46 ; elapsed = 00:02:26 . Memory (MB): peak = 3362.875 ; gain = 549.699

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3362.875 ; gain = 0.000

Time (s): cpu = 00:01:46 ; elapsed = 00:02:26 . Memory (MB): peak = 3362.875 ; gain = 549.699
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 2cda7d180

Time (s): cpu = 00:01:46 ; elapsed = 00:02:26 . Memory (MB): peak = 3362.875 ; gain = 549.699
Ending Placer Task | Checksum: 21ace96b3

Time (s): cpu = 00:01:46 ; elapsed = 00:02:26 . Memory (MB): peak = 3362.875 ; gain = 549.699
44 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:01:47 ; elapsed = 00:02:27 . Memory (MB): peak = 3362.875 ; gain = 549.980
INFO: [Vivado 12-24838] Running report commands "report_control_sets, report_io, report_utilization" in parallel.
Running report generation with 2 threads.
INFO: [Vivado 12-24828] Executing command : report_utilization -file half_adder_vhdl_utilization_placed.rpt -pb half_adder_vhdl_utilization_placed.pb
INFO: [Vivado 12-24828] Executing command : report_control_sets -verbose -file half_adder_vhdl_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 3362.875 ; gain = 0.000
INFO: [Vivado 12-24828] Executing command : report_io -file half_adder_vhdl_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.180 . Memory (MB): peak = 3362.875 ; gain = 0.000
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 3362.875 ; gain = 0.000
Wrote PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 3362.875 ; gain = 0.000
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3362.875 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.205 . Memory (MB): peak = 3362.875 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3362.875 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.022 . Memory (MB): peak = 3362.875 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.250 . Memory (MB): peak = 3362.875 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/Workspace/VHDL/Study/project_1/project_1.runs/impl_1/half_adder_vhdl_placed.dcp' has been generated.
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xazu4ev'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xazu4ev'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.019 . Memory (MB): peak = 3362.875 ; gain = 0.000
INFO: [Vivado_Tcl 4-235] No timing constraint found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
52 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3362.875 ; gain = 0.000
Wrote PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 3362.875 ; gain = 0.000
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3362.875 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.119 . Memory (MB): peak = 3362.875 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3362.875 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.053 . Memory (MB): peak = 3362.875 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.196 . Memory (MB): peak = 3362.875 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/Workspace/VHDL/Study/project_1/project_1.runs/impl_1/half_adder_vhdl_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xazu4ev'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xazu4ev'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: de213aca ConstDB: 0 ShapeSum: 53d6ef71 RouteDB: e8d66c78
Nodegraph reading from file.  Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 3362.875 ; gain = 0.000
Post Restoration Checksum: NetGraph: f627bed6 | NumContArr: b5400163 | Constraints: c2a8fa9d | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 330b9b573

Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 3362.875 ; gain = 0.000

Phase 2 Router Initialization
INFO: [Route 35-64] No timing constraints were detected. The router will operate in resource-optimization mode.

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 330b9b573

Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 3362.875 ; gain = 0.000

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 330b9b573

Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 3362.875 ; gain = 0.000

Phase 2.3 Global Clock Net Routing
Phase 2.3 Global Clock Net Routing | Checksum: 330b9b573

Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 3371.977 ; gain = 9.102

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 5
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 5
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 330b9b573

Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 3383.773 ; gain = 20.898

Phase 3 Global Routing
Phase 3 Global Routing | Checksum: 330b9b573

Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 3383.773 ; gain = 20.898

Phase 4 Initial Routing

Phase 4.1 Initial Net Routing Pass
Phase 4.1 Initial Net Routing Pass | Checksum: 1fca2442c

Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 3383.773 ; gain = 20.898
Phase 4 Initial Routing | Checksum: 1fca2442c

Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 3383.773 ; gain = 20.898

Phase 5 Rip-up And Reroute

Phase 5.1 Global Iteration 0
 Number of Nodes with overlaps = 0
Phase 5.1 Global Iteration 0 | Checksum: 216ea2de5

Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 3383.773 ; gain = 20.898
Phase 5 Rip-up And Reroute | Checksum: 216ea2de5

Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 3383.773 ; gain = 20.898

Phase 6 Delay and Skew Optimization
Phase 6 Delay and Skew Optimization | Checksum: 216ea2de5

Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 3383.773 ; gain = 20.898

Phase 7 Post Hold Fix

Phase 7.1 Hold Fix Iter
Phase 7.1 Hold Fix Iter | Checksum: 216ea2de5

Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 3383.773 ; gain = 20.898
Phase 7 Post Hold Fix | Checksum: 216ea2de5

Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 3383.773 ; gain = 20.898

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.000182921 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


--GLOBAL Congestion:
Utilization threshold used for congestion level computation: 0.85
Congestion Report
North Dir 1x1 Area, Max Cong = 2.8169%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 0.473934%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 0%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 0%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 8 Route finalize | Checksum: 216ea2de5

Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 3383.773 ; gain = 20.898

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 216ea2de5

Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 3383.773 ; gain = 20.898

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 216ea2de5

Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 3383.773 ; gain = 20.898

Phase 11 Resolve XTalk

Skipping xtalk assignment for non timing driven mode.
Phase 11 Resolve XTalk | Checksum: 216ea2de5

Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 3383.773 ; gain = 20.898

Phase 12 Post Process Routing
Phase 12 Post Process Routing | Checksum: 216ea2de5

Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 3383.773 ; gain = 20.898
Time taken to check if laguna hold fix is required (in secs): 0
Skip PhysOpt in Router because non-negative WNS value: 1e+30 .
Total Elapsed time in route_design: 6.613 secs

Phase 13 Post-Route Event Processing
Phase 13 Post-Route Event Processing | Checksum: 15933ff18

Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 3383.773 ; gain = 20.898
INFO: [Route 35-16] Router Completed Successfully
Ending Routing Task | Checksum: 15933ff18

Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 3383.773 ; gain = 20.898

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
61 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 3383.773 ; gain = 20.898
INFO: [Vivado 12-24828] Executing command : report_drc -file half_adder_vhdl_drc_routed.rpt -pb half_adder_vhdl_drc_routed.pb -rpx half_adder_vhdl_drc_routed.rpx
Command: report_drc -file half_adder_vhdl_drc_routed.rpt -pb half_adder_vhdl_drc_routed.pb -rpx half_adder_vhdl_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file D:/Workspace/VHDL/Study/project_1/project_1.runs/impl_1/half_adder_vhdl_drc_routed.rpt.
report_drc completed successfully
INFO: [Vivado 12-24828] Executing command : report_methodology -file half_adder_vhdl_methodology_drc_routed.rpt -pb half_adder_vhdl_methodology_drc_routed.pb -rpx half_adder_vhdl_methodology_drc_routed.rpx
Command: report_methodology -file half_adder_vhdl_methodology_drc_routed.rpt -pb half_adder_vhdl_methodology_drc_routed.pb -rpx half_adder_vhdl_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file D:/Workspace/VHDL/Study/project_1/project_1.runs/impl_1/half_adder_vhdl_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [Vivado 12-24828] Executing command : report_timing_summary -max_paths 10 -report_unconstrained -file half_adder_vhdl_timing_summary_routed.rpt -pb half_adder_vhdl_timing_summary_routed.pb -rpx half_adder_vhdl_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Temperature grade: I, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
INFO: [Vivado 12-24838] Running report commands "report_incremental_reuse, report_route_status" in parallel.
Running report generation with 2 threads.
INFO: [Vivado 12-24828] Executing command : report_route_status -file half_adder_vhdl_route_status.rpt -pb half_adder_vhdl_route_status.pb
INFO: [Vivado 12-24828] Executing command : report_incremental_reuse -file half_adder_vhdl_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [Vivado 12-24828] Executing command : report_power -file half_adder_vhdl_power_routed.rpt -pb half_adder_vhdl_power_summary_routed.pb -rpx half_adder_vhdl_power_routed.rpx
Command: report_power -file half_adder_vhdl_power_routed.rpt -pb half_adder_vhdl_power_summary_routed.pb -rpx half_adder_vhdl_power_routed.rpx
