Getting familiar with different counter designs in Verilog.
