
L432KC_Firmware_0x8005000.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000018c  08005000  08005000  00005000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00001724  0800518c  0800518c  0000518c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000040  080068b0  080068b0  000068b0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080068f0  080068f0  00011040  2**0
                  CONTENTS
  4 .ARM          00000000  080068f0  080068f0  00011040  2**0
                  CONTENTS
  5 .preinit_array 00000000  080068f0  080068f0  00011040  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080068f0  080068f0  000068f0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080068f4  080068f4  000068f4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000014  20001000  080068f8  00011000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .got          00000020  20001014  0800690c  00011014  2**2
                  CONTENTS, ALLOC, LOAD, DATA
 10 .got.plt      0000000c  20001034  0800692c  00011034  2**2
                  CONTENTS, ALLOC, LOAD, DATA
 11 .bss          00000020  20001040  08006938  00011040  2**2
                  ALLOC
 12 ._user_heap_stack 00000600  20001060  08006938  00011060  2**0
                  ALLOC
 13 .ARM.attributes 00000030  00000000  00000000  00011040  2**0
                  CONTENTS, READONLY
 14 .debug_info   000074a6  00000000  00000000  00011070  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_abbrev 00001556  00000000  00000000  00018516  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_aranges 000006b8  00000000  00000000  00019a70  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_ranges 00000600  00000000  00000000  0001a128  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_macro  0001e810  00000000  00000000  0001a728  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line   00007304  00000000  00000000  00038f38  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_str    000b7cd3  00000000  00000000  0004023c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .comment      00000053  00000000  00000000  000f7f0f  2**0
                  CONTENTS, READONLY
 22 .debug_frame  000018e8  00000000  00000000  000f7f64  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800518c <__do_global_dtors_aux>:
 800518c:	b510      	push	{r4, lr}
 800518e:	4c05      	ldr	r4, [pc, #20]	; (80051a4 <__do_global_dtors_aux+0x18>)
 8005190:	7823      	ldrb	r3, [r4, #0]
 8005192:	b933      	cbnz	r3, 80051a2 <__do_global_dtors_aux+0x16>
 8005194:	4b04      	ldr	r3, [pc, #16]	; (80051a8 <__do_global_dtors_aux+0x1c>)
 8005196:	b113      	cbz	r3, 800519e <__do_global_dtors_aux+0x12>
 8005198:	4804      	ldr	r0, [pc, #16]	; (80051ac <__do_global_dtors_aux+0x20>)
 800519a:	f3af 8000 	nop.w
 800519e:	2301      	movs	r3, #1
 80051a0:	7023      	strb	r3, [r4, #0]
 80051a2:	bd10      	pop	{r4, pc}
 80051a4:	20001040 	.word	0x20001040
 80051a8:	00000000 	.word	0x00000000
 80051ac:	08006898 	.word	0x08006898

080051b0 <frame_dummy>:
 80051b0:	b508      	push	{r3, lr}
 80051b2:	4b03      	ldr	r3, [pc, #12]	; (80051c0 <frame_dummy+0x10>)
 80051b4:	b11b      	cbz	r3, 80051be <frame_dummy+0xe>
 80051b6:	4903      	ldr	r1, [pc, #12]	; (80051c4 <frame_dummy+0x14>)
 80051b8:	4803      	ldr	r0, [pc, #12]	; (80051c8 <frame_dummy+0x18>)
 80051ba:	f3af 8000 	nop.w
 80051be:	bd08      	pop	{r3, pc}
 80051c0:	00000000 	.word	0x00000000
 80051c4:	20001044 	.word	0x20001044
 80051c8:	08006898 	.word	0x08006898

080051cc <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80051cc:	b590      	push	{r4, r7, lr}
 80051ce:	b083      	sub	sp, #12
 80051d0:	af00      	add	r7, sp, #0
 80051d2:	4c17      	ldr	r4, [pc, #92]	; (8005230 <main+0x64>)
 80051d4:	447c      	add	r4, pc
#warning This firmware image is "set in stone" to run from 0x8005000
  uint32_t u32LedCounter = 0;
 80051d6:	2300      	movs	r3, #0
 80051d8:	607b      	str	r3, [r7, #4]
  HAL_Init();
 80051da:	f000 f99e 	bl	800551a <HAL_Init>
  SystemClock_Config();
 80051de:	f000 f82d 	bl	800523c <SystemClock_Config>
  \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i" : : : "memory");
 80051e2:	b662      	cpsie	i
}
 80051e4:	bf00      	nop
  __enable_irq();
  MX_GPIO_Init();
 80051e6:	f000 f88b 	bl	8005300 <MX_GPIO_Init>


  while (1)
  {
    u32LedCounter++;
 80051ea:	687b      	ldr	r3, [r7, #4]
 80051ec:	3301      	adds	r3, #1
 80051ee:	607b      	str	r3, [r7, #4]

    if (((u32LedCounter + u32Test1 + u32Test2) % 0xF0000) == 0)
 80051f0:	4b10      	ldr	r3, [pc, #64]	; (8005234 <main+0x68>)
 80051f2:	58e3      	ldr	r3, [r4, r3]
 80051f4:	681a      	ldr	r2, [r3, #0]
 80051f6:	687b      	ldr	r3, [r7, #4]
 80051f8:	441a      	add	r2, r3
 80051fa:	4b0f      	ldr	r3, [pc, #60]	; (8005238 <main+0x6c>)
 80051fc:	58e3      	ldr	r3, [r4, r3]
 80051fe:	681b      	ldr	r3, [r3, #0]
 8005200:	18d1      	adds	r1, r2, r3
 8005202:	4b09      	ldr	r3, [pc, #36]	; (8005228 <main+0x5c>)
 8005204:	fba3 2301 	umull	r2, r3, r3, r1
 8005208:	0cda      	lsrs	r2, r3, #19
 800520a:	4613      	mov	r3, r2
 800520c:	011b      	lsls	r3, r3, #4
 800520e:	1a9b      	subs	r3, r3, r2
 8005210:	041b      	lsls	r3, r3, #16
 8005212:	1aca      	subs	r2, r1, r3
 8005214:	2a00      	cmp	r2, #0
 8005216:	d1e8      	bne.n	80051ea <main+0x1e>
    {
      u32LedCounter = 0;
 8005218:	2300      	movs	r3, #0
 800521a:	607b      	str	r3, [r7, #4]
      HAL_GPIO_TogglePin(LD3_GPIO_Port, LD3_Pin);
 800521c:	2108      	movs	r1, #8
 800521e:	4803      	ldr	r0, [pc, #12]	; (800522c <main+0x60>)
 8005220:	f000 fc6a 	bl	8005af8 <HAL_GPIO_TogglePin>
    u32LedCounter++;
 8005224:	e7e1      	b.n	80051ea <main+0x1e>
 8005226:	bf00      	nop
 8005228:	88888889 	.word	0x88888889
 800522c:	48000400 	.word	0x48000400
 8005230:	17ffbe3c 	.word	0x17ffbe3c
 8005234:	00000010 	.word	0x00000010
 8005238:	00000000 	.word	0x00000000

0800523c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800523c:	b580      	push	{r7, lr}
 800523e:	b096      	sub	sp, #88	; 0x58
 8005240:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8005242:	f107 0314 	add.w	r3, r7, #20
 8005246:	2244      	movs	r2, #68	; 0x44
 8005248:	2100      	movs	r1, #0
 800524a:	4618      	mov	r0, r3
 800524c:	f001 fb1c 	bl	8006888 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8005250:	463b      	mov	r3, r7
 8005252:	2200      	movs	r2, #0
 8005254:	601a      	str	r2, [r3, #0]
 8005256:	605a      	str	r2, [r3, #4]
 8005258:	609a      	str	r2, [r3, #8]
 800525a:	60da      	str	r2, [r3, #12]
 800525c:	611a      	str	r2, [r3, #16]

  /** Configure LSE Drive Capability
  */
  HAL_PWR_EnableBkUpAccess();
 800525e:	f000 fc65 	bl	8005b2c <HAL_PWR_EnableBkUpAccess>
  __HAL_RCC_LSEDRIVE_CONFIG(RCC_LSEDRIVE_LOW);
 8005262:	4b26      	ldr	r3, [pc, #152]	; (80052fc <SystemClock_Config+0xc0>)
 8005264:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005268:	4a24      	ldr	r2, [pc, #144]	; (80052fc <SystemClock_Config+0xc0>)
 800526a:	f023 0318 	bic.w	r3, r3, #24
 800526e:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSE|RCC_OSCILLATORTYPE_MSI;
 8005272:	2314      	movs	r3, #20
 8005274:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 8005276:	2301      	movs	r3, #1
 8005278:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 800527a:	2301      	movs	r3, #1
 800527c:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.MSICalibrationValue = 0;
 800527e:	2300      	movs	r3, #0
 8005280:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 8005282:	2360      	movs	r3, #96	; 0x60
 8005284:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8005286:	2302      	movs	r3, #2
 8005288:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 800528a:	2301      	movs	r3, #1
 800528c:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 800528e:	2301      	movs	r3, #1
 8005290:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLN = 16;
 8005292:	2310      	movs	r3, #16
 8005294:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 8005296:	2307      	movs	r3, #7
 8005298:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 800529a:	2302      	movs	r3, #2
 800529c:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 800529e:	2302      	movs	r3, #2
 80052a0:	657b      	str	r3, [r7, #84]	; 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80052a2:	f107 0314 	add.w	r3, r7, #20
 80052a6:	4618      	mov	r0, r3
 80052a8:	f000 fcb8 	bl	8005c1c <HAL_RCC_OscConfig>
 80052ac:	4603      	mov	r3, r0
 80052ae:	2b00      	cmp	r3, #0
 80052b0:	d001      	beq.n	80052b6 <SystemClock_Config+0x7a>
  {
    Error_Handler();
 80052b2:	f000 f86f 	bl	8005394 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80052b6:	230f      	movs	r3, #15
 80052b8:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80052ba:	2303      	movs	r3, #3
 80052bc:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80052be:	2300      	movs	r3, #0
 80052c0:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80052c2:	2300      	movs	r3, #0
 80052c4:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80052c6:	2300      	movs	r3, #0
 80052c8:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 80052ca:	463b      	mov	r3, r7
 80052cc:	2101      	movs	r1, #1
 80052ce:	4618      	mov	r0, r3
 80052d0:	f001 f8cc 	bl	800646c <HAL_RCC_ClockConfig>
 80052d4:	4603      	mov	r3, r0
 80052d6:	2b00      	cmp	r3, #0
 80052d8:	d001      	beq.n	80052de <SystemClock_Config+0xa2>
  {
    Error_Handler();
 80052da:	f000 f85b 	bl	8005394 <Error_Handler>
  }
  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 80052de:	f44f 7000 	mov.w	r0, #512	; 0x200
 80052e2:	f000 fc41 	bl	8005b68 <HAL_PWREx_ControlVoltageScaling>
 80052e6:	4603      	mov	r3, r0
 80052e8:	2b00      	cmp	r3, #0
 80052ea:	d001      	beq.n	80052f0 <SystemClock_Config+0xb4>
  {
    Error_Handler();
 80052ec:	f000 f852 	bl	8005394 <Error_Handler>
  }
  /** Enable MSI Auto calibration
  */
  HAL_RCCEx_EnableMSIPLLMode();
 80052f0:	f001 fa96 	bl	8006820 <HAL_RCCEx_EnableMSIPLLMode>
}
 80052f4:	bf00      	nop
 80052f6:	3758      	adds	r7, #88	; 0x58
 80052f8:	46bd      	mov	sp, r7
 80052fa:	bd80      	pop	{r7, pc}
 80052fc:	40021000 	.word	0x40021000

08005300 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8005300:	b580      	push	{r7, lr}
 8005302:	b088      	sub	sp, #32
 8005304:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005306:	f107 030c 	add.w	r3, r7, #12
 800530a:	2200      	movs	r2, #0
 800530c:	601a      	str	r2, [r3, #0]
 800530e:	605a      	str	r2, [r3, #4]
 8005310:	609a      	str	r2, [r3, #8]
 8005312:	60da      	str	r2, [r3, #12]
 8005314:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8005316:	4b1d      	ldr	r3, [pc, #116]	; (800538c <MX_GPIO_Init+0x8c>)
 8005318:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800531a:	4a1c      	ldr	r2, [pc, #112]	; (800538c <MX_GPIO_Init+0x8c>)
 800531c:	f043 0304 	orr.w	r3, r3, #4
 8005320:	64d3      	str	r3, [r2, #76]	; 0x4c
 8005322:	4b1a      	ldr	r3, [pc, #104]	; (800538c <MX_GPIO_Init+0x8c>)
 8005324:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005326:	f003 0304 	and.w	r3, r3, #4
 800532a:	60bb      	str	r3, [r7, #8]
 800532c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800532e:	4b17      	ldr	r3, [pc, #92]	; (800538c <MX_GPIO_Init+0x8c>)
 8005330:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005332:	4a16      	ldr	r2, [pc, #88]	; (800538c <MX_GPIO_Init+0x8c>)
 8005334:	f043 0301 	orr.w	r3, r3, #1
 8005338:	64d3      	str	r3, [r2, #76]	; 0x4c
 800533a:	4b14      	ldr	r3, [pc, #80]	; (800538c <MX_GPIO_Init+0x8c>)
 800533c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800533e:	f003 0301 	and.w	r3, r3, #1
 8005342:	607b      	str	r3, [r7, #4]
 8005344:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8005346:	4b11      	ldr	r3, [pc, #68]	; (800538c <MX_GPIO_Init+0x8c>)
 8005348:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800534a:	4a10      	ldr	r2, [pc, #64]	; (800538c <MX_GPIO_Init+0x8c>)
 800534c:	f043 0302 	orr.w	r3, r3, #2
 8005350:	64d3      	str	r3, [r2, #76]	; 0x4c
 8005352:	4b0e      	ldr	r3, [pc, #56]	; (800538c <MX_GPIO_Init+0x8c>)
 8005354:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005356:	f003 0302 	and.w	r3, r3, #2
 800535a:	603b      	str	r3, [r7, #0]
 800535c:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD3_GPIO_Port, LD3_Pin, GPIO_PIN_RESET);
 800535e:	2200      	movs	r2, #0
 8005360:	2108      	movs	r1, #8
 8005362:	480b      	ldr	r0, [pc, #44]	; (8005390 <MX_GPIO_Init+0x90>)
 8005364:	f000 fbb0 	bl	8005ac8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : LD3_Pin */
  GPIO_InitStruct.Pin = LD3_Pin;
 8005368:	2308      	movs	r3, #8
 800536a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800536c:	2301      	movs	r3, #1
 800536e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005370:	2300      	movs	r3, #0
 8005372:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005374:	2300      	movs	r3, #0
 8005376:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(LD3_GPIO_Port, &GPIO_InitStruct);
 8005378:	f107 030c 	add.w	r3, r7, #12
 800537c:	4619      	mov	r1, r3
 800537e:	4804      	ldr	r0, [pc, #16]	; (8005390 <MX_GPIO_Init+0x90>)
 8005380:	f000 fa38 	bl	80057f4 <HAL_GPIO_Init>

}
 8005384:	bf00      	nop
 8005386:	3720      	adds	r7, #32
 8005388:	46bd      	mov	sp, r7
 800538a:	bd80      	pop	{r7, pc}
 800538c:	40021000 	.word	0x40021000
 8005390:	48000400 	.word	0x48000400

08005394 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8005394:	b480      	push	{r7}
 8005396:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8005398:	b672      	cpsid	i
}
 800539a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800539c:	e7fe      	b.n	800539c <Error_Handler+0x8>
	...

080053a0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80053a0:	b480      	push	{r7}
 80053a2:	b083      	sub	sp, #12
 80053a4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80053a6:	4b0f      	ldr	r3, [pc, #60]	; (80053e4 <HAL_MspInit+0x44>)
 80053a8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80053aa:	4a0e      	ldr	r2, [pc, #56]	; (80053e4 <HAL_MspInit+0x44>)
 80053ac:	f043 0301 	orr.w	r3, r3, #1
 80053b0:	6613      	str	r3, [r2, #96]	; 0x60
 80053b2:	4b0c      	ldr	r3, [pc, #48]	; (80053e4 <HAL_MspInit+0x44>)
 80053b4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80053b6:	f003 0301 	and.w	r3, r3, #1
 80053ba:	607b      	str	r3, [r7, #4]
 80053bc:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80053be:	4b09      	ldr	r3, [pc, #36]	; (80053e4 <HAL_MspInit+0x44>)
 80053c0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80053c2:	4a08      	ldr	r2, [pc, #32]	; (80053e4 <HAL_MspInit+0x44>)
 80053c4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80053c8:	6593      	str	r3, [r2, #88]	; 0x58
 80053ca:	4b06      	ldr	r3, [pc, #24]	; (80053e4 <HAL_MspInit+0x44>)
 80053cc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80053ce:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80053d2:	603b      	str	r3, [r7, #0]
 80053d4:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80053d6:	bf00      	nop
 80053d8:	370c      	adds	r7, #12
 80053da:	46bd      	mov	sp, r7
 80053dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053e0:	4770      	bx	lr
 80053e2:	bf00      	nop
 80053e4:	40021000 	.word	0x40021000

080053e8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80053e8:	b480      	push	{r7}
 80053ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80053ec:	e7fe      	b.n	80053ec <NMI_Handler+0x4>
	...

080053f0 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80053f0:	b480      	push	{r7}
 80053f2:	b083      	sub	sp, #12
 80053f4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */
  uint32_t u32Cfsr = *((uint32_t*)0xE000ED28);
 80053f6:	4b03      	ldr	r3, [pc, #12]	; (8005404 <HardFault_Handler+0x14>)
 80053f8:	681b      	ldr	r3, [r3, #0]
 80053fa:	607b      	str	r3, [r7, #4]
  u32Cfsr += 0; // To stop compile nags

  uint32_t u32Bfar = *((uint32_t*)0xE000ED38);
 80053fc:	4b02      	ldr	r3, [pc, #8]	; (8005408 <HardFault_Handler+0x18>)
 80053fe:	681b      	ldr	r3, [r3, #0]
 8005400:	603b      	str	r3, [r7, #0]
  u32Bfar += 0;

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8005402:	e7fe      	b.n	8005402 <HardFault_Handler+0x12>
 8005404:	e000ed28 	.word	0xe000ed28
 8005408:	e000ed38 	.word	0xe000ed38

0800540c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800540c:	b480      	push	{r7}
 800540e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8005410:	e7fe      	b.n	8005410 <MemManage_Handler+0x4>

08005412 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8005412:	b480      	push	{r7}
 8005414:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8005416:	e7fe      	b.n	8005416 <BusFault_Handler+0x4>

08005418 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8005418:	b480      	push	{r7}
 800541a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800541c:	e7fe      	b.n	800541c <UsageFault_Handler+0x4>

0800541e <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800541e:	b480      	push	{r7}
 8005420:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8005422:	bf00      	nop
 8005424:	46bd      	mov	sp, r7
 8005426:	f85d 7b04 	ldr.w	r7, [sp], #4
 800542a:	4770      	bx	lr

0800542c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800542c:	b480      	push	{r7}
 800542e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8005430:	bf00      	nop
 8005432:	46bd      	mov	sp, r7
 8005434:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005438:	4770      	bx	lr

0800543a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800543a:	b480      	push	{r7}
 800543c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800543e:	bf00      	nop
 8005440:	46bd      	mov	sp, r7
 8005442:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005446:	4770      	bx	lr

08005448 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8005448:	b580      	push	{r7, lr}
 800544a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800544c:	f000 f8c2 	bl	80055d4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8005450:	bf00      	nop
 8005452:	bd80      	pop	{r7, pc}

08005454 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8005454:	b480      	push	{r7}
 8005456:	af00      	add	r7, sp, #0
  /* Configure the Vector Table location -------------------------------------*/
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  // Setting VTOR manually to test out things
  SCB->VTOR = 0x8005000;
 8005458:	4b16      	ldr	r3, [pc, #88]	; (80054b4 <SystemInit+0x60>)
 800545a:	4a17      	ldr	r2, [pc, #92]	; (80054b8 <SystemInit+0x64>)
 800545c:	609a      	str	r2, [r3, #8]

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 800545e:	4b15      	ldr	r3, [pc, #84]	; (80054b4 <SystemInit+0x60>)
 8005460:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005464:	4a13      	ldr	r2, [pc, #76]	; (80054b4 <SystemInit+0x60>)
 8005466:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800546a:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
#endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set MSION bit */
  RCC->CR |= RCC_CR_MSION;
 800546e:	4b13      	ldr	r3, [pc, #76]	; (80054bc <SystemInit+0x68>)
 8005470:	681b      	ldr	r3, [r3, #0]
 8005472:	4a12      	ldr	r2, [pc, #72]	; (80054bc <SystemInit+0x68>)
 8005474:	f043 0301 	orr.w	r3, r3, #1
 8005478:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000U;
 800547a:	4b10      	ldr	r3, [pc, #64]	; (80054bc <SystemInit+0x68>)
 800547c:	2200      	movs	r2, #0
 800547e:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON , HSION, and PLLON bits */
  RCC->CR &= 0xEAF6FFFFU;
 8005480:	4b0e      	ldr	r3, [pc, #56]	; (80054bc <SystemInit+0x68>)
 8005482:	681b      	ldr	r3, [r3, #0]
 8005484:	4a0d      	ldr	r2, [pc, #52]	; (80054bc <SystemInit+0x68>)
 8005486:	f023 53a8 	bic.w	r3, r3, #352321536	; 0x15000000
 800548a:	f423 2310 	bic.w	r3, r3, #589824	; 0x90000
 800548e:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x00001000U;
 8005490:	4b0a      	ldr	r3, [pc, #40]	; (80054bc <SystemInit+0x68>)
 8005492:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8005496:	60da      	str	r2, [r3, #12]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8005498:	4b08      	ldr	r3, [pc, #32]	; (80054bc <SystemInit+0x68>)
 800549a:	681b      	ldr	r3, [r3, #0]
 800549c:	4a07      	ldr	r2, [pc, #28]	; (80054bc <SystemInit+0x68>)
 800549e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80054a2:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000U;
 80054a4:	4b05      	ldr	r3, [pc, #20]	; (80054bc <SystemInit+0x68>)
 80054a6:	2200      	movs	r2, #0
 80054a8:	619a      	str	r2, [r3, #24]
}
 80054aa:	bf00      	nop
 80054ac:	46bd      	mov	sp, r7
 80054ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054b2:	4770      	bx	lr
 80054b4:	e000ed00 	.word	0xe000ed00
 80054b8:	08005000 	.word	0x08005000
 80054bc:	40021000 	.word	0x40021000

080054c0 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 80054c0:	f8df d038 	ldr.w	sp, [pc, #56]	; 80054fc <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 80054c4:	f7ff ffc6 	bl	8005454 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 80054c8:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 80054ca:	e003      	b.n	80054d4 <LoopCopyDataInit>

080054cc <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 80054cc:	4b0c      	ldr	r3, [pc, #48]	; (8005500 <LoopForever+0x6>)
	ldr	r3, [r3, r1]
 80054ce:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 80054d0:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 80054d2:	3104      	adds	r1, #4

080054d4 <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 80054d4:	480b      	ldr	r0, [pc, #44]	; (8005504 <LoopForever+0xa>)
	ldr	r3, =_edata
 80054d6:	4b0c      	ldr	r3, [pc, #48]	; (8005508 <LoopForever+0xe>)
	adds	r2, r0, r1
 80054d8:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 80054da:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 80054dc:	d3f6      	bcc.n	80054cc <CopyDataInit>
	ldr	r2, =_sbss
 80054de:	4a0b      	ldr	r2, [pc, #44]	; (800550c <LoopForever+0x12>)
	b	LoopFillZerobss
 80054e0:	e002      	b.n	80054e8 <LoopFillZerobss>

080054e2 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 80054e2:	2300      	movs	r3, #0
	str	r3, [r2], #4
 80054e4:	f842 3b04 	str.w	r3, [r2], #4

080054e8 <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 80054e8:	4b09      	ldr	r3, [pc, #36]	; (8005510 <LoopForever+0x16>)
	cmp	r2, r3
 80054ea:	429a      	cmp	r2, r3
	bcc	FillZerobss
 80054ec:	d3f9      	bcc.n	80054e2 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80054ee:	f001 f9a7 	bl	8006840 <__libc_init_array>

// r9 loading from https://github.com/rgujju/STM32-projects/blob/master/got_plt/startup.S
// Not sure if needed but having it here anyways before jumping to main.
    ldr r9, =_sgot
 80054f2:	f8df 9020 	ldr.w	r9, [pc, #32]	; 8005514 <LoopForever+0x1a>

/* Call the application's entry point.*/
	bl	main
 80054f6:	f7ff fe69 	bl	80051cc <main>

080054fa <LoopForever>:

LoopForever:
    b LoopForever
 80054fa:	e7fe      	b.n	80054fa <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 80054fc:	20010000 	.word	0x20010000
	ldr	r3, =_sidata
 8005500:	080068f8 	.word	0x080068f8
	ldr	r0, =_sdata
 8005504:	20001000 	.word	0x20001000
	ldr	r3, =_edata
 8005508:	20001040 	.word	0x20001040
	ldr	r2, =_sbss
 800550c:	20001040 	.word	0x20001040
	ldr	r3, = _ebss
 8005510:	20001060 	.word	0x20001060
    ldr r9, =_sgot
 8005514:	20001014 	.word	0x20001014

08005518 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8005518:	e7fe      	b.n	8005518 <ADC1_IRQHandler>

0800551a <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800551a:	b580      	push	{r7, lr}
 800551c:	b082      	sub	sp, #8
 800551e:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8005520:	2300      	movs	r3, #0
 8005522:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8005524:	2003      	movs	r0, #3
 8005526:	f000 f931 	bl	800578c <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800552a:	2000      	movs	r0, #0
 800552c:	f000 f80e 	bl	800554c <HAL_InitTick>
 8005530:	4603      	mov	r3, r0
 8005532:	2b00      	cmp	r3, #0
 8005534:	d002      	beq.n	800553c <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8005536:	2301      	movs	r3, #1
 8005538:	71fb      	strb	r3, [r7, #7]
 800553a:	e001      	b.n	8005540 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 800553c:	f7ff ff30 	bl	80053a0 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8005540:	79fb      	ldrb	r3, [r7, #7]
}
 8005542:	4618      	mov	r0, r3
 8005544:	3708      	adds	r7, #8
 8005546:	46bd      	mov	sp, r7
 8005548:	bd80      	pop	{r7, pc}
	...

0800554c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800554c:	b590      	push	{r4, r7, lr}
 800554e:	b085      	sub	sp, #20
 8005550:	af00      	add	r7, sp, #0
 8005552:	6078      	str	r0, [r7, #4]
 8005554:	4c1b      	ldr	r4, [pc, #108]	; (80055c4 <HAL_InitTick+0x78>)
 8005556:	447c      	add	r4, pc
  HAL_StatusTypeDef  status = HAL_OK;
 8005558:	2300      	movs	r3, #0
 800555a:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 800555c:	4b1a      	ldr	r3, [pc, #104]	; (80055c8 <HAL_InitTick+0x7c>)
 800555e:	58e3      	ldr	r3, [r4, r3]
 8005560:	781b      	ldrb	r3, [r3, #0]
 8005562:	2b00      	cmp	r3, #0
 8005564:	d027      	beq.n	80055b6 <HAL_InitTick+0x6a>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8005566:	4b19      	ldr	r3, [pc, #100]	; (80055cc <HAL_InitTick+0x80>)
 8005568:	58e3      	ldr	r3, [r4, r3]
 800556a:	681a      	ldr	r2, [r3, #0]
 800556c:	4b16      	ldr	r3, [pc, #88]	; (80055c8 <HAL_InitTick+0x7c>)
 800556e:	58e3      	ldr	r3, [r4, r3]
 8005570:	781b      	ldrb	r3, [r3, #0]
 8005572:	4619      	mov	r1, r3
 8005574:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8005578:	fbb3 f3f1 	udiv	r3, r3, r1
 800557c:	fbb2 f3f3 	udiv	r3, r2, r3
 8005580:	4618      	mov	r0, r3
 8005582:	f000 f92a 	bl	80057da <HAL_SYSTICK_Config>
 8005586:	4603      	mov	r3, r0
 8005588:	2b00      	cmp	r3, #0
 800558a:	d111      	bne.n	80055b0 <HAL_InitTick+0x64>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800558c:	687b      	ldr	r3, [r7, #4]
 800558e:	2b0f      	cmp	r3, #15
 8005590:	d80b      	bhi.n	80055aa <HAL_InitTick+0x5e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8005592:	2200      	movs	r2, #0
 8005594:	6879      	ldr	r1, [r7, #4]
 8005596:	f04f 30ff 	mov.w	r0, #4294967295
 800559a:	f000 f902 	bl	80057a2 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 800559e:	4b0c      	ldr	r3, [pc, #48]	; (80055d0 <HAL_InitTick+0x84>)
 80055a0:	58e3      	ldr	r3, [r4, r3]
 80055a2:	461a      	mov	r2, r3
 80055a4:	687b      	ldr	r3, [r7, #4]
 80055a6:	6013      	str	r3, [r2, #0]
 80055a8:	e007      	b.n	80055ba <HAL_InitTick+0x6e>
      }
      else
      {
        status = HAL_ERROR;
 80055aa:	2301      	movs	r3, #1
 80055ac:	73fb      	strb	r3, [r7, #15]
 80055ae:	e004      	b.n	80055ba <HAL_InitTick+0x6e>
      }
    }
    else
    {
      status = HAL_ERROR;
 80055b0:	2301      	movs	r3, #1
 80055b2:	73fb      	strb	r3, [r7, #15]
 80055b4:	e001      	b.n	80055ba <HAL_InitTick+0x6e>
    }
  }
  else
  {
    status = HAL_ERROR;
 80055b6:	2301      	movs	r3, #1
 80055b8:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 80055ba:	7bfb      	ldrb	r3, [r7, #15]
}
 80055bc:	4618      	mov	r0, r3
 80055be:	3714      	adds	r7, #20
 80055c0:	46bd      	mov	sp, r7
 80055c2:	bd90      	pop	{r4, r7, pc}
 80055c4:	17ffbaba 	.word	0x17ffbaba
 80055c8:	0000000c 	.word	0x0000000c
 80055cc:	00000008 	.word	0x00000008
 80055d0:	00000018 	.word	0x00000018

080055d4 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80055d4:	b480      	push	{r7}
 80055d6:	af00      	add	r7, sp, #0
 80055d8:	4b08      	ldr	r3, [pc, #32]	; (80055fc <HAL_IncTick+0x28>)
 80055da:	447b      	add	r3, pc
  uwTick += (uint32_t)uwTickFreq;
 80055dc:	4a08      	ldr	r2, [pc, #32]	; (8005600 <HAL_IncTick+0x2c>)
 80055de:	589a      	ldr	r2, [r3, r2]
 80055e0:	7812      	ldrb	r2, [r2, #0]
 80055e2:	4611      	mov	r1, r2
 80055e4:	4a07      	ldr	r2, [pc, #28]	; (8005604 <HAL_IncTick+0x30>)
 80055e6:	589a      	ldr	r2, [r3, r2]
 80055e8:	6812      	ldr	r2, [r2, #0]
 80055ea:	440a      	add	r2, r1
 80055ec:	4905      	ldr	r1, [pc, #20]	; (8005604 <HAL_IncTick+0x30>)
 80055ee:	585b      	ldr	r3, [r3, r1]
 80055f0:	601a      	str	r2, [r3, #0]
}
 80055f2:	bf00      	nop
 80055f4:	46bd      	mov	sp, r7
 80055f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055fa:	4770      	bx	lr
 80055fc:	17ffba36 	.word	0x17ffba36
 8005600:	0000000c 	.word	0x0000000c
 8005604:	00000014 	.word	0x00000014

08005608 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8005608:	b480      	push	{r7}
 800560a:	af00      	add	r7, sp, #0
 800560c:	4a04      	ldr	r2, [pc, #16]	; (8005620 <HAL_GetTick+0x18>)
 800560e:	447a      	add	r2, pc
  return uwTick;
 8005610:	4b04      	ldr	r3, [pc, #16]	; (8005624 <HAL_GetTick+0x1c>)
 8005612:	58d3      	ldr	r3, [r2, r3]
 8005614:	681b      	ldr	r3, [r3, #0]
}
 8005616:	4618      	mov	r0, r3
 8005618:	46bd      	mov	sp, r7
 800561a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800561e:	4770      	bx	lr
 8005620:	17ffba02 	.word	0x17ffba02
 8005624:	00000014 	.word	0x00000014

08005628 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8005628:	b480      	push	{r7}
 800562a:	b085      	sub	sp, #20
 800562c:	af00      	add	r7, sp, #0
 800562e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8005630:	687b      	ldr	r3, [r7, #4]
 8005632:	f003 0307 	and.w	r3, r3, #7
 8005636:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8005638:	4b0c      	ldr	r3, [pc, #48]	; (800566c <__NVIC_SetPriorityGrouping+0x44>)
 800563a:	68db      	ldr	r3, [r3, #12]
 800563c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800563e:	68ba      	ldr	r2, [r7, #8]
 8005640:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8005644:	4013      	ands	r3, r2
 8005646:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8005648:	68fb      	ldr	r3, [r7, #12]
 800564a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800564c:	68bb      	ldr	r3, [r7, #8]
 800564e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8005650:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8005654:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8005658:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800565a:	4a04      	ldr	r2, [pc, #16]	; (800566c <__NVIC_SetPriorityGrouping+0x44>)
 800565c:	68bb      	ldr	r3, [r7, #8]
 800565e:	60d3      	str	r3, [r2, #12]
}
 8005660:	bf00      	nop
 8005662:	3714      	adds	r7, #20
 8005664:	46bd      	mov	sp, r7
 8005666:	f85d 7b04 	ldr.w	r7, [sp], #4
 800566a:	4770      	bx	lr
 800566c:	e000ed00 	.word	0xe000ed00

08005670 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8005670:	b480      	push	{r7}
 8005672:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8005674:	4b04      	ldr	r3, [pc, #16]	; (8005688 <__NVIC_GetPriorityGrouping+0x18>)
 8005676:	68db      	ldr	r3, [r3, #12]
 8005678:	0a1b      	lsrs	r3, r3, #8
 800567a:	f003 0307 	and.w	r3, r3, #7
}
 800567e:	4618      	mov	r0, r3
 8005680:	46bd      	mov	sp, r7
 8005682:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005686:	4770      	bx	lr
 8005688:	e000ed00 	.word	0xe000ed00

0800568c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800568c:	b480      	push	{r7}
 800568e:	b083      	sub	sp, #12
 8005690:	af00      	add	r7, sp, #0
 8005692:	4603      	mov	r3, r0
 8005694:	6039      	str	r1, [r7, #0]
 8005696:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8005698:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800569c:	2b00      	cmp	r3, #0
 800569e:	db0a      	blt.n	80056b6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80056a0:	683b      	ldr	r3, [r7, #0]
 80056a2:	b2da      	uxtb	r2, r3
 80056a4:	490c      	ldr	r1, [pc, #48]	; (80056d8 <__NVIC_SetPriority+0x4c>)
 80056a6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80056aa:	0112      	lsls	r2, r2, #4
 80056ac:	b2d2      	uxtb	r2, r2
 80056ae:	440b      	add	r3, r1
 80056b0:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80056b4:	e00a      	b.n	80056cc <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80056b6:	683b      	ldr	r3, [r7, #0]
 80056b8:	b2da      	uxtb	r2, r3
 80056ba:	4908      	ldr	r1, [pc, #32]	; (80056dc <__NVIC_SetPriority+0x50>)
 80056bc:	79fb      	ldrb	r3, [r7, #7]
 80056be:	f003 030f 	and.w	r3, r3, #15
 80056c2:	3b04      	subs	r3, #4
 80056c4:	0112      	lsls	r2, r2, #4
 80056c6:	b2d2      	uxtb	r2, r2
 80056c8:	440b      	add	r3, r1
 80056ca:	761a      	strb	r2, [r3, #24]
}
 80056cc:	bf00      	nop
 80056ce:	370c      	adds	r7, #12
 80056d0:	46bd      	mov	sp, r7
 80056d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056d6:	4770      	bx	lr
 80056d8:	e000e100 	.word	0xe000e100
 80056dc:	e000ed00 	.word	0xe000ed00

080056e0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80056e0:	b480      	push	{r7}
 80056e2:	b089      	sub	sp, #36	; 0x24
 80056e4:	af00      	add	r7, sp, #0
 80056e6:	60f8      	str	r0, [r7, #12]
 80056e8:	60b9      	str	r1, [r7, #8]
 80056ea:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80056ec:	68fb      	ldr	r3, [r7, #12]
 80056ee:	f003 0307 	and.w	r3, r3, #7
 80056f2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80056f4:	69fb      	ldr	r3, [r7, #28]
 80056f6:	f1c3 0307 	rsb	r3, r3, #7
 80056fa:	2b04      	cmp	r3, #4
 80056fc:	bf28      	it	cs
 80056fe:	2304      	movcs	r3, #4
 8005700:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8005702:	69fb      	ldr	r3, [r7, #28]
 8005704:	3304      	adds	r3, #4
 8005706:	2b06      	cmp	r3, #6
 8005708:	d902      	bls.n	8005710 <NVIC_EncodePriority+0x30>
 800570a:	69fb      	ldr	r3, [r7, #28]
 800570c:	3b03      	subs	r3, #3
 800570e:	e000      	b.n	8005712 <NVIC_EncodePriority+0x32>
 8005710:	2300      	movs	r3, #0
 8005712:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8005714:	f04f 32ff 	mov.w	r2, #4294967295
 8005718:	69bb      	ldr	r3, [r7, #24]
 800571a:	fa02 f303 	lsl.w	r3, r2, r3
 800571e:	43da      	mvns	r2, r3
 8005720:	68bb      	ldr	r3, [r7, #8]
 8005722:	401a      	ands	r2, r3
 8005724:	697b      	ldr	r3, [r7, #20]
 8005726:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8005728:	f04f 31ff 	mov.w	r1, #4294967295
 800572c:	697b      	ldr	r3, [r7, #20]
 800572e:	fa01 f303 	lsl.w	r3, r1, r3
 8005732:	43d9      	mvns	r1, r3
 8005734:	687b      	ldr	r3, [r7, #4]
 8005736:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8005738:	4313      	orrs	r3, r2
         );
}
 800573a:	4618      	mov	r0, r3
 800573c:	3724      	adds	r7, #36	; 0x24
 800573e:	46bd      	mov	sp, r7
 8005740:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005744:	4770      	bx	lr
	...

08005748 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8005748:	b580      	push	{r7, lr}
 800574a:	b082      	sub	sp, #8
 800574c:	af00      	add	r7, sp, #0
 800574e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8005750:	687b      	ldr	r3, [r7, #4]
 8005752:	3b01      	subs	r3, #1
 8005754:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8005758:	d301      	bcc.n	800575e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800575a:	2301      	movs	r3, #1
 800575c:	e00f      	b.n	800577e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800575e:	4a0a      	ldr	r2, [pc, #40]	; (8005788 <SysTick_Config+0x40>)
 8005760:	687b      	ldr	r3, [r7, #4]
 8005762:	3b01      	subs	r3, #1
 8005764:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8005766:	210f      	movs	r1, #15
 8005768:	f04f 30ff 	mov.w	r0, #4294967295
 800576c:	f7ff ff8e 	bl	800568c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8005770:	4b05      	ldr	r3, [pc, #20]	; (8005788 <SysTick_Config+0x40>)
 8005772:	2200      	movs	r2, #0
 8005774:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8005776:	4b04      	ldr	r3, [pc, #16]	; (8005788 <SysTick_Config+0x40>)
 8005778:	2207      	movs	r2, #7
 800577a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800577c:	2300      	movs	r3, #0
}
 800577e:	4618      	mov	r0, r3
 8005780:	3708      	adds	r7, #8
 8005782:	46bd      	mov	sp, r7
 8005784:	bd80      	pop	{r7, pc}
 8005786:	bf00      	nop
 8005788:	e000e010 	.word	0xe000e010

0800578c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800578c:	b580      	push	{r7, lr}
 800578e:	b082      	sub	sp, #8
 8005790:	af00      	add	r7, sp, #0
 8005792:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8005794:	6878      	ldr	r0, [r7, #4]
 8005796:	f7ff ff47 	bl	8005628 <__NVIC_SetPriorityGrouping>
}
 800579a:	bf00      	nop
 800579c:	3708      	adds	r7, #8
 800579e:	46bd      	mov	sp, r7
 80057a0:	bd80      	pop	{r7, pc}

080057a2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80057a2:	b580      	push	{r7, lr}
 80057a4:	b086      	sub	sp, #24
 80057a6:	af00      	add	r7, sp, #0
 80057a8:	4603      	mov	r3, r0
 80057aa:	60b9      	str	r1, [r7, #8]
 80057ac:	607a      	str	r2, [r7, #4]
 80057ae:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 80057b0:	2300      	movs	r3, #0
 80057b2:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80057b4:	f7ff ff5c 	bl	8005670 <__NVIC_GetPriorityGrouping>
 80057b8:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80057ba:	687a      	ldr	r2, [r7, #4]
 80057bc:	68b9      	ldr	r1, [r7, #8]
 80057be:	6978      	ldr	r0, [r7, #20]
 80057c0:	f7ff ff8e 	bl	80056e0 <NVIC_EncodePriority>
 80057c4:	4602      	mov	r2, r0
 80057c6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80057ca:	4611      	mov	r1, r2
 80057cc:	4618      	mov	r0, r3
 80057ce:	f7ff ff5d 	bl	800568c <__NVIC_SetPriority>
}
 80057d2:	bf00      	nop
 80057d4:	3718      	adds	r7, #24
 80057d6:	46bd      	mov	sp, r7
 80057d8:	bd80      	pop	{r7, pc}

080057da <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80057da:	b580      	push	{r7, lr}
 80057dc:	b082      	sub	sp, #8
 80057de:	af00      	add	r7, sp, #0
 80057e0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80057e2:	6878      	ldr	r0, [r7, #4]
 80057e4:	f7ff ffb0 	bl	8005748 <SysTick_Config>
 80057e8:	4603      	mov	r3, r0
}
 80057ea:	4618      	mov	r0, r3
 80057ec:	3708      	adds	r7, #8
 80057ee:	46bd      	mov	sp, r7
 80057f0:	bd80      	pop	{r7, pc}
	...

080057f4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80057f4:	b480      	push	{r7}
 80057f6:	b087      	sub	sp, #28
 80057f8:	af00      	add	r7, sp, #0
 80057fa:	6078      	str	r0, [r7, #4]
 80057fc:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80057fe:	2300      	movs	r3, #0
 8005800:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8005802:	e148      	b.n	8005a96 <HAL_GPIO_Init+0x2a2>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8005804:	683b      	ldr	r3, [r7, #0]
 8005806:	681a      	ldr	r2, [r3, #0]
 8005808:	2101      	movs	r1, #1
 800580a:	697b      	ldr	r3, [r7, #20]
 800580c:	fa01 f303 	lsl.w	r3, r1, r3
 8005810:	4013      	ands	r3, r2
 8005812:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8005814:	68fb      	ldr	r3, [r7, #12]
 8005816:	2b00      	cmp	r3, #0
 8005818:	f000 813a 	beq.w	8005a90 <HAL_GPIO_Init+0x29c>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 800581c:	683b      	ldr	r3, [r7, #0]
 800581e:	685b      	ldr	r3, [r3, #4]
 8005820:	2b01      	cmp	r3, #1
 8005822:	d00b      	beq.n	800583c <HAL_GPIO_Init+0x48>
 8005824:	683b      	ldr	r3, [r7, #0]
 8005826:	685b      	ldr	r3, [r3, #4]
 8005828:	2b02      	cmp	r3, #2
 800582a:	d007      	beq.n	800583c <HAL_GPIO_Init+0x48>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800582c:	683b      	ldr	r3, [r7, #0]
 800582e:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8005830:	2b11      	cmp	r3, #17
 8005832:	d003      	beq.n	800583c <HAL_GPIO_Init+0x48>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8005834:	683b      	ldr	r3, [r7, #0]
 8005836:	685b      	ldr	r3, [r3, #4]
 8005838:	2b12      	cmp	r3, #18
 800583a:	d130      	bne.n	800589e <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 800583c:	687b      	ldr	r3, [r7, #4]
 800583e:	689b      	ldr	r3, [r3, #8]
 8005840:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8005842:	697b      	ldr	r3, [r7, #20]
 8005844:	005b      	lsls	r3, r3, #1
 8005846:	2203      	movs	r2, #3
 8005848:	fa02 f303 	lsl.w	r3, r2, r3
 800584c:	43db      	mvns	r3, r3
 800584e:	693a      	ldr	r2, [r7, #16]
 8005850:	4013      	ands	r3, r2
 8005852:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8005854:	683b      	ldr	r3, [r7, #0]
 8005856:	68da      	ldr	r2, [r3, #12]
 8005858:	697b      	ldr	r3, [r7, #20]
 800585a:	005b      	lsls	r3, r3, #1
 800585c:	fa02 f303 	lsl.w	r3, r2, r3
 8005860:	693a      	ldr	r2, [r7, #16]
 8005862:	4313      	orrs	r3, r2
 8005864:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8005866:	687b      	ldr	r3, [r7, #4]
 8005868:	693a      	ldr	r2, [r7, #16]
 800586a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800586c:	687b      	ldr	r3, [r7, #4]
 800586e:	685b      	ldr	r3, [r3, #4]
 8005870:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8005872:	2201      	movs	r2, #1
 8005874:	697b      	ldr	r3, [r7, #20]
 8005876:	fa02 f303 	lsl.w	r3, r2, r3
 800587a:	43db      	mvns	r3, r3
 800587c:	693a      	ldr	r2, [r7, #16]
 800587e:	4013      	ands	r3, r2
 8005880:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4u) << position);
 8005882:	683b      	ldr	r3, [r7, #0]
 8005884:	685b      	ldr	r3, [r3, #4]
 8005886:	091b      	lsrs	r3, r3, #4
 8005888:	f003 0201 	and.w	r2, r3, #1
 800588c:	697b      	ldr	r3, [r7, #20]
 800588e:	fa02 f303 	lsl.w	r3, r2, r3
 8005892:	693a      	ldr	r2, [r7, #16]
 8005894:	4313      	orrs	r3, r2
 8005896:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8005898:	687b      	ldr	r3, [r7, #4]
 800589a:	693a      	ldr	r2, [r7, #16]
 800589c:	605a      	str	r2, [r3, #4]
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 800589e:	687b      	ldr	r3, [r7, #4]
 80058a0:	68db      	ldr	r3, [r3, #12]
 80058a2:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 80058a4:	697b      	ldr	r3, [r7, #20]
 80058a6:	005b      	lsls	r3, r3, #1
 80058a8:	2203      	movs	r2, #3
 80058aa:	fa02 f303 	lsl.w	r3, r2, r3
 80058ae:	43db      	mvns	r3, r3
 80058b0:	693a      	ldr	r2, [r7, #16]
 80058b2:	4013      	ands	r3, r2
 80058b4:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Pull) << (position * 2u));
 80058b6:	683b      	ldr	r3, [r7, #0]
 80058b8:	689a      	ldr	r2, [r3, #8]
 80058ba:	697b      	ldr	r3, [r7, #20]
 80058bc:	005b      	lsls	r3, r3, #1
 80058be:	fa02 f303 	lsl.w	r3, r2, r3
 80058c2:	693a      	ldr	r2, [r7, #16]
 80058c4:	4313      	orrs	r3, r2
 80058c6:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 80058c8:	687b      	ldr	r3, [r7, #4]
 80058ca:	693a      	ldr	r2, [r7, #16]
 80058cc:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80058ce:	683b      	ldr	r3, [r7, #0]
 80058d0:	685b      	ldr	r3, [r3, #4]
 80058d2:	2b02      	cmp	r3, #2
 80058d4:	d003      	beq.n	80058de <HAL_GPIO_Init+0xea>
 80058d6:	683b      	ldr	r3, [r7, #0]
 80058d8:	685b      	ldr	r3, [r3, #4]
 80058da:	2b12      	cmp	r3, #18
 80058dc:	d123      	bne.n	8005926 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 80058de:	697b      	ldr	r3, [r7, #20]
 80058e0:	08da      	lsrs	r2, r3, #3
 80058e2:	687b      	ldr	r3, [r7, #4]
 80058e4:	3208      	adds	r2, #8
 80058e6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80058ea:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 80058ec:	697b      	ldr	r3, [r7, #20]
 80058ee:	f003 0307 	and.w	r3, r3, #7
 80058f2:	009b      	lsls	r3, r3, #2
 80058f4:	220f      	movs	r2, #15
 80058f6:	fa02 f303 	lsl.w	r3, r2, r3
 80058fa:	43db      	mvns	r3, r3
 80058fc:	693a      	ldr	r2, [r7, #16]
 80058fe:	4013      	ands	r3, r2
 8005900:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8005902:	683b      	ldr	r3, [r7, #0]
 8005904:	691a      	ldr	r2, [r3, #16]
 8005906:	697b      	ldr	r3, [r7, #20]
 8005908:	f003 0307 	and.w	r3, r3, #7
 800590c:	009b      	lsls	r3, r3, #2
 800590e:	fa02 f303 	lsl.w	r3, r2, r3
 8005912:	693a      	ldr	r2, [r7, #16]
 8005914:	4313      	orrs	r3, r2
 8005916:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8005918:	697b      	ldr	r3, [r7, #20]
 800591a:	08da      	lsrs	r2, r3, #3
 800591c:	687b      	ldr	r3, [r7, #4]
 800591e:	3208      	adds	r2, #8
 8005920:	6939      	ldr	r1, [r7, #16]
 8005922:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8005926:	687b      	ldr	r3, [r7, #4]
 8005928:	681b      	ldr	r3, [r3, #0]
 800592a:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 800592c:	697b      	ldr	r3, [r7, #20]
 800592e:	005b      	lsls	r3, r3, #1
 8005930:	2203      	movs	r2, #3
 8005932:	fa02 f303 	lsl.w	r3, r2, r3
 8005936:	43db      	mvns	r3, r3
 8005938:	693a      	ldr	r2, [r7, #16]
 800593a:	4013      	ands	r3, r2
 800593c:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 800593e:	683b      	ldr	r3, [r7, #0]
 8005940:	685b      	ldr	r3, [r3, #4]
 8005942:	f003 0203 	and.w	r2, r3, #3
 8005946:	697b      	ldr	r3, [r7, #20]
 8005948:	005b      	lsls	r3, r3, #1
 800594a:	fa02 f303 	lsl.w	r3, r2, r3
 800594e:	693a      	ldr	r2, [r7, #16]
 8005950:	4313      	orrs	r3, r2
 8005952:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8005954:	687b      	ldr	r3, [r7, #4]
 8005956:	693a      	ldr	r2, [r7, #16]
 8005958:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800595a:	683b      	ldr	r3, [r7, #0]
 800595c:	685b      	ldr	r3, [r3, #4]
 800595e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005962:	2b00      	cmp	r3, #0
 8005964:	f000 8094 	beq.w	8005a90 <HAL_GPIO_Init+0x29c>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8005968:	4b52      	ldr	r3, [pc, #328]	; (8005ab4 <HAL_GPIO_Init+0x2c0>)
 800596a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800596c:	4a51      	ldr	r2, [pc, #324]	; (8005ab4 <HAL_GPIO_Init+0x2c0>)
 800596e:	f043 0301 	orr.w	r3, r3, #1
 8005972:	6613      	str	r3, [r2, #96]	; 0x60
 8005974:	4b4f      	ldr	r3, [pc, #316]	; (8005ab4 <HAL_GPIO_Init+0x2c0>)
 8005976:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005978:	f003 0301 	and.w	r3, r3, #1
 800597c:	60bb      	str	r3, [r7, #8]
 800597e:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8005980:	4a4d      	ldr	r2, [pc, #308]	; (8005ab8 <HAL_GPIO_Init+0x2c4>)
 8005982:	697b      	ldr	r3, [r7, #20]
 8005984:	089b      	lsrs	r3, r3, #2
 8005986:	3302      	adds	r3, #2
 8005988:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800598c:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 800598e:	697b      	ldr	r3, [r7, #20]
 8005990:	f003 0303 	and.w	r3, r3, #3
 8005994:	009b      	lsls	r3, r3, #2
 8005996:	220f      	movs	r2, #15
 8005998:	fa02 f303 	lsl.w	r3, r2, r3
 800599c:	43db      	mvns	r3, r3
 800599e:	693a      	ldr	r2, [r7, #16]
 80059a0:	4013      	ands	r3, r2
 80059a2:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 80059a4:	687b      	ldr	r3, [r7, #4]
 80059a6:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 80059aa:	d00d      	beq.n	80059c8 <HAL_GPIO_Init+0x1d4>
 80059ac:	687b      	ldr	r3, [r7, #4]
 80059ae:	4a43      	ldr	r2, [pc, #268]	; (8005abc <HAL_GPIO_Init+0x2c8>)
 80059b0:	4293      	cmp	r3, r2
 80059b2:	d007      	beq.n	80059c4 <HAL_GPIO_Init+0x1d0>
 80059b4:	687b      	ldr	r3, [r7, #4]
 80059b6:	4a42      	ldr	r2, [pc, #264]	; (8005ac0 <HAL_GPIO_Init+0x2cc>)
 80059b8:	4293      	cmp	r3, r2
 80059ba:	d101      	bne.n	80059c0 <HAL_GPIO_Init+0x1cc>
 80059bc:	2302      	movs	r3, #2
 80059be:	e004      	b.n	80059ca <HAL_GPIO_Init+0x1d6>
 80059c0:	2307      	movs	r3, #7
 80059c2:	e002      	b.n	80059ca <HAL_GPIO_Init+0x1d6>
 80059c4:	2301      	movs	r3, #1
 80059c6:	e000      	b.n	80059ca <HAL_GPIO_Init+0x1d6>
 80059c8:	2300      	movs	r3, #0
 80059ca:	697a      	ldr	r2, [r7, #20]
 80059cc:	f002 0203 	and.w	r2, r2, #3
 80059d0:	0092      	lsls	r2, r2, #2
 80059d2:	4093      	lsls	r3, r2
 80059d4:	693a      	ldr	r2, [r7, #16]
 80059d6:	4313      	orrs	r3, r2
 80059d8:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 80059da:	4937      	ldr	r1, [pc, #220]	; (8005ab8 <HAL_GPIO_Init+0x2c4>)
 80059dc:	697b      	ldr	r3, [r7, #20]
 80059de:	089b      	lsrs	r3, r3, #2
 80059e0:	3302      	adds	r3, #2
 80059e2:	693a      	ldr	r2, [r7, #16]
 80059e4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 80059e8:	4b36      	ldr	r3, [pc, #216]	; (8005ac4 <HAL_GPIO_Init+0x2d0>)
 80059ea:	681b      	ldr	r3, [r3, #0]
 80059ec:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80059ee:	68fb      	ldr	r3, [r7, #12]
 80059f0:	43db      	mvns	r3, r3
 80059f2:	693a      	ldr	r2, [r7, #16]
 80059f4:	4013      	ands	r3, r2
 80059f6:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80059f8:	683b      	ldr	r3, [r7, #0]
 80059fa:	685b      	ldr	r3, [r3, #4]
 80059fc:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005a00:	2b00      	cmp	r3, #0
 8005a02:	d003      	beq.n	8005a0c <HAL_GPIO_Init+0x218>
        {
          temp |= iocurrent;
 8005a04:	693a      	ldr	r2, [r7, #16]
 8005a06:	68fb      	ldr	r3, [r7, #12]
 8005a08:	4313      	orrs	r3, r2
 8005a0a:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8005a0c:	4a2d      	ldr	r2, [pc, #180]	; (8005ac4 <HAL_GPIO_Init+0x2d0>)
 8005a0e:	693b      	ldr	r3, [r7, #16]
 8005a10:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR1;
 8005a12:	4b2c      	ldr	r3, [pc, #176]	; (8005ac4 <HAL_GPIO_Init+0x2d0>)
 8005a14:	685b      	ldr	r3, [r3, #4]
 8005a16:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8005a18:	68fb      	ldr	r3, [r7, #12]
 8005a1a:	43db      	mvns	r3, r3
 8005a1c:	693a      	ldr	r2, [r7, #16]
 8005a1e:	4013      	ands	r3, r2
 8005a20:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8005a22:	683b      	ldr	r3, [r7, #0]
 8005a24:	685b      	ldr	r3, [r3, #4]
 8005a26:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005a2a:	2b00      	cmp	r3, #0
 8005a2c:	d003      	beq.n	8005a36 <HAL_GPIO_Init+0x242>
        {
          temp |= iocurrent;
 8005a2e:	693a      	ldr	r2, [r7, #16]
 8005a30:	68fb      	ldr	r3, [r7, #12]
 8005a32:	4313      	orrs	r3, r2
 8005a34:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8005a36:	4a23      	ldr	r2, [pc, #140]	; (8005ac4 <HAL_GPIO_Init+0x2d0>)
 8005a38:	693b      	ldr	r3, [r7, #16]
 8005a3a:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8005a3c:	4b21      	ldr	r3, [pc, #132]	; (8005ac4 <HAL_GPIO_Init+0x2d0>)
 8005a3e:	689b      	ldr	r3, [r3, #8]
 8005a40:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8005a42:	68fb      	ldr	r3, [r7, #12]
 8005a44:	43db      	mvns	r3, r3
 8005a46:	693a      	ldr	r2, [r7, #16]
 8005a48:	4013      	ands	r3, r2
 8005a4a:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8005a4c:	683b      	ldr	r3, [r7, #0]
 8005a4e:	685b      	ldr	r3, [r3, #4]
 8005a50:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8005a54:	2b00      	cmp	r3, #0
 8005a56:	d003      	beq.n	8005a60 <HAL_GPIO_Init+0x26c>
        {
          temp |= iocurrent;
 8005a58:	693a      	ldr	r2, [r7, #16]
 8005a5a:	68fb      	ldr	r3, [r7, #12]
 8005a5c:	4313      	orrs	r3, r2
 8005a5e:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8005a60:	4a18      	ldr	r2, [pc, #96]	; (8005ac4 <HAL_GPIO_Init+0x2d0>)
 8005a62:	693b      	ldr	r3, [r7, #16]
 8005a64:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8005a66:	4b17      	ldr	r3, [pc, #92]	; (8005ac4 <HAL_GPIO_Init+0x2d0>)
 8005a68:	68db      	ldr	r3, [r3, #12]
 8005a6a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8005a6c:	68fb      	ldr	r3, [r7, #12]
 8005a6e:	43db      	mvns	r3, r3
 8005a70:	693a      	ldr	r2, [r7, #16]
 8005a72:	4013      	ands	r3, r2
 8005a74:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8005a76:	683b      	ldr	r3, [r7, #0]
 8005a78:	685b      	ldr	r3, [r3, #4]
 8005a7a:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8005a7e:	2b00      	cmp	r3, #0
 8005a80:	d003      	beq.n	8005a8a <HAL_GPIO_Init+0x296>
        {
          temp |= iocurrent;
 8005a82:	693a      	ldr	r2, [r7, #16]
 8005a84:	68fb      	ldr	r3, [r7, #12]
 8005a86:	4313      	orrs	r3, r2
 8005a88:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8005a8a:	4a0e      	ldr	r2, [pc, #56]	; (8005ac4 <HAL_GPIO_Init+0x2d0>)
 8005a8c:	693b      	ldr	r3, [r7, #16]
 8005a8e:	60d3      	str	r3, [r2, #12]
      }
    }

    position++;
 8005a90:	697b      	ldr	r3, [r7, #20]
 8005a92:	3301      	adds	r3, #1
 8005a94:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8005a96:	683b      	ldr	r3, [r7, #0]
 8005a98:	681a      	ldr	r2, [r3, #0]
 8005a9a:	697b      	ldr	r3, [r7, #20]
 8005a9c:	fa22 f303 	lsr.w	r3, r2, r3
 8005aa0:	2b00      	cmp	r3, #0
 8005aa2:	f47f aeaf 	bne.w	8005804 <HAL_GPIO_Init+0x10>
  }
}
 8005aa6:	bf00      	nop
 8005aa8:	bf00      	nop
 8005aaa:	371c      	adds	r7, #28
 8005aac:	46bd      	mov	sp, r7
 8005aae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ab2:	4770      	bx	lr
 8005ab4:	40021000 	.word	0x40021000
 8005ab8:	40010000 	.word	0x40010000
 8005abc:	48000400 	.word	0x48000400
 8005ac0:	48000800 	.word	0x48000800
 8005ac4:	40010400 	.word	0x40010400

08005ac8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8005ac8:	b480      	push	{r7}
 8005aca:	b083      	sub	sp, #12
 8005acc:	af00      	add	r7, sp, #0
 8005ace:	6078      	str	r0, [r7, #4]
 8005ad0:	460b      	mov	r3, r1
 8005ad2:	807b      	strh	r3, [r7, #2]
 8005ad4:	4613      	mov	r3, r2
 8005ad6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8005ad8:	787b      	ldrb	r3, [r7, #1]
 8005ada:	2b00      	cmp	r3, #0
 8005adc:	d003      	beq.n	8005ae6 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8005ade:	887a      	ldrh	r2, [r7, #2]
 8005ae0:	687b      	ldr	r3, [r7, #4]
 8005ae2:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8005ae4:	e002      	b.n	8005aec <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8005ae6:	887a      	ldrh	r2, [r7, #2]
 8005ae8:	687b      	ldr	r3, [r7, #4]
 8005aea:	629a      	str	r2, [r3, #40]	; 0x28
}
 8005aec:	bf00      	nop
 8005aee:	370c      	adds	r7, #12
 8005af0:	46bd      	mov	sp, r7
 8005af2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005af6:	4770      	bx	lr

08005af8 <HAL_GPIO_TogglePin>:
  * @param  GPIOx where x can be (A..H) to select the GPIO peripheral for STM32L4 family
  * @param  GPIO_Pin specifies the pin to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8005af8:	b480      	push	{r7}
 8005afa:	b085      	sub	sp, #20
 8005afc:	af00      	add	r7, sp, #0
 8005afe:	6078      	str	r0, [r7, #4]
 8005b00:	460b      	mov	r3, r1
 8005b02:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Ouput Data Register value */
  odr = GPIOx->ODR;
 8005b04:	687b      	ldr	r3, [r7, #4]
 8005b06:	695b      	ldr	r3, [r3, #20]
 8005b08:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8005b0a:	887a      	ldrh	r2, [r7, #2]
 8005b0c:	68fb      	ldr	r3, [r7, #12]
 8005b0e:	4013      	ands	r3, r2
 8005b10:	041a      	lsls	r2, r3, #16
 8005b12:	68fb      	ldr	r3, [r7, #12]
 8005b14:	43d9      	mvns	r1, r3
 8005b16:	887b      	ldrh	r3, [r7, #2]
 8005b18:	400b      	ands	r3, r1
 8005b1a:	431a      	orrs	r2, r3
 8005b1c:	687b      	ldr	r3, [r7, #4]
 8005b1e:	619a      	str	r2, [r3, #24]
}
 8005b20:	bf00      	nop
 8005b22:	3714      	adds	r7, #20
 8005b24:	46bd      	mov	sp, r7
 8005b26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b2a:	4770      	bx	lr

08005b2c <HAL_PWR_EnableBkUpAccess>:
  * @note  LSEON bit that switches on and off the LSE crystal belongs as well to the
  *        back-up domain.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 8005b2c:	b480      	push	{r7}
 8005b2e:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8005b30:	4b05      	ldr	r3, [pc, #20]	; (8005b48 <HAL_PWR_EnableBkUpAccess+0x1c>)
 8005b32:	681b      	ldr	r3, [r3, #0]
 8005b34:	4a04      	ldr	r2, [pc, #16]	; (8005b48 <HAL_PWR_EnableBkUpAccess+0x1c>)
 8005b36:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005b3a:	6013      	str	r3, [r2, #0]
}
 8005b3c:	bf00      	nop
 8005b3e:	46bd      	mov	sp, r7
 8005b40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b44:	4770      	bx	lr
 8005b46:	bf00      	nop
 8005b48:	40007000 	.word	0x40007000

08005b4c <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8005b4c:	b480      	push	{r7}
 8005b4e:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8005b50:	4b04      	ldr	r3, [pc, #16]	; (8005b64 <HAL_PWREx_GetVoltageRange+0x18>)
 8005b52:	681b      	ldr	r3, [r3, #0]
 8005b54:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
#endif
}
 8005b58:	4618      	mov	r0, r3
 8005b5a:	46bd      	mov	sp, r7
 8005b5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b60:	4770      	bx	lr
 8005b62:	bf00      	nop
 8005b64:	40007000 	.word	0x40007000

08005b68 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8005b68:	b480      	push	{r7}
 8005b6a:	b085      	sub	sp, #20
 8005b6c:	af00      	add	r7, sp, #0
 8005b6e:	6078      	str	r0, [r7, #4]
 8005b70:	4a28      	ldr	r2, [pc, #160]	; (8005c14 <HAL_PWREx_ControlVoltageScaling+0xac>)
 8005b72:	447a      	add	r2, pc
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8005b74:	687b      	ldr	r3, [r7, #4]
 8005b76:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005b7a:	d131      	bne.n	8005be0 <HAL_PWREx_ControlVoltageScaling+0x78>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8005b7c:	4b23      	ldr	r3, [pc, #140]	; (8005c0c <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8005b7e:	681b      	ldr	r3, [r3, #0]
 8005b80:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8005b84:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005b88:	d039      	beq.n	8005bfe <HAL_PWREx_ControlVoltageScaling+0x96>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8005b8a:	4b20      	ldr	r3, [pc, #128]	; (8005c0c <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8005b8c:	681b      	ldr	r3, [r3, #0]
 8005b8e:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8005b92:	491e      	ldr	r1, [pc, #120]	; (8005c0c <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8005b94:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8005b98:	600b      	str	r3, [r1, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8005b9a:	4b1f      	ldr	r3, [pc, #124]	; (8005c18 <HAL_PWREx_ControlVoltageScaling+0xb0>)
 8005b9c:	58d3      	ldr	r3, [r2, r3]
 8005b9e:	681b      	ldr	r3, [r3, #0]
 8005ba0:	2232      	movs	r2, #50	; 0x32
 8005ba2:	fb02 f303 	mul.w	r3, r2, r3
 8005ba6:	4a1a      	ldr	r2, [pc, #104]	; (8005c10 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 8005ba8:	fba2 2303 	umull	r2, r3, r2, r3
 8005bac:	0c9b      	lsrs	r3, r3, #18
 8005bae:	3301      	adds	r3, #1
 8005bb0:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8005bb2:	e002      	b.n	8005bba <HAL_PWREx_ControlVoltageScaling+0x52>
      {
        wait_loop_index--;
 8005bb4:	68fb      	ldr	r3, [r7, #12]
 8005bb6:	3b01      	subs	r3, #1
 8005bb8:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8005bba:	4b14      	ldr	r3, [pc, #80]	; (8005c0c <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8005bbc:	695b      	ldr	r3, [r3, #20]
 8005bbe:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005bc2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005bc6:	d102      	bne.n	8005bce <HAL_PWREx_ControlVoltageScaling+0x66>
 8005bc8:	68fb      	ldr	r3, [r7, #12]
 8005bca:	2b00      	cmp	r3, #0
 8005bcc:	d1f2      	bne.n	8005bb4 <HAL_PWREx_ControlVoltageScaling+0x4c>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8005bce:	4b0f      	ldr	r3, [pc, #60]	; (8005c0c <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8005bd0:	695b      	ldr	r3, [r3, #20]
 8005bd2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005bd6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005bda:	d110      	bne.n	8005bfe <HAL_PWREx_ControlVoltageScaling+0x96>
      {
        return HAL_TIMEOUT;
 8005bdc:	2303      	movs	r3, #3
 8005bde:	e00f      	b.n	8005c00 <HAL_PWREx_ControlVoltageScaling+0x98>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 8005be0:	4b0a      	ldr	r3, [pc, #40]	; (8005c0c <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8005be2:	681b      	ldr	r3, [r3, #0]
 8005be4:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8005be8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005bec:	d007      	beq.n	8005bfe <HAL_PWREx_ControlVoltageScaling+0x96>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8005bee:	4b07      	ldr	r3, [pc, #28]	; (8005c0c <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8005bf0:	681b      	ldr	r3, [r3, #0]
 8005bf2:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8005bf6:	4a05      	ldr	r2, [pc, #20]	; (8005c0c <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8005bf8:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8005bfc:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8005bfe:	2300      	movs	r3, #0
}
 8005c00:	4618      	mov	r0, r3
 8005c02:	3714      	adds	r7, #20
 8005c04:	46bd      	mov	sp, r7
 8005c06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c0a:	4770      	bx	lr
 8005c0c:	40007000 	.word	0x40007000
 8005c10:	431bde83 	.word	0x431bde83
 8005c14:	17ffb49e 	.word	0x17ffb49e
 8005c18:	00000008 	.word	0x00000008

08005c1c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8005c1c:	b590      	push	{r4, r7, lr}
 8005c1e:	b089      	sub	sp, #36	; 0x24
 8005c20:	af00      	add	r7, sp, #0
 8005c22:	6078      	str	r0, [r7, #4]
 8005c24:	4ca7      	ldr	r4, [pc, #668]	; (8005ec4 <HAL_RCC_OscConfig+0x2a8>)
 8005c26:	447c      	add	r4, pc
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8005c28:	687b      	ldr	r3, [r7, #4]
 8005c2a:	2b00      	cmp	r3, #0
 8005c2c:	d102      	bne.n	8005c34 <HAL_RCC_OscConfig+0x18>
  {
    return HAL_ERROR;
 8005c2e:	2301      	movs	r3, #1
 8005c30:	f000 bc17 	b.w	8006462 <HAL_RCC_OscConfig+0x846>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8005c34:	4ba2      	ldr	r3, [pc, #648]	; (8005ec0 <HAL_RCC_OscConfig+0x2a4>)
 8005c36:	689b      	ldr	r3, [r3, #8]
 8005c38:	f003 030c 	and.w	r3, r3, #12
 8005c3c:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8005c3e:	4ba0      	ldr	r3, [pc, #640]	; (8005ec0 <HAL_RCC_OscConfig+0x2a4>)
 8005c40:	68db      	ldr	r3, [r3, #12]
 8005c42:	f003 0303 	and.w	r3, r3, #3
 8005c46:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8005c48:	687b      	ldr	r3, [r7, #4]
 8005c4a:	681b      	ldr	r3, [r3, #0]
 8005c4c:	f003 0310 	and.w	r3, r3, #16
 8005c50:	2b00      	cmp	r3, #0
 8005c52:	f000 80e7 	beq.w	8005e24 <HAL_RCC_OscConfig+0x208>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8005c56:	69bb      	ldr	r3, [r7, #24]
 8005c58:	2b00      	cmp	r3, #0
 8005c5a:	d007      	beq.n	8005c6c <HAL_RCC_OscConfig+0x50>
 8005c5c:	69bb      	ldr	r3, [r7, #24]
 8005c5e:	2b0c      	cmp	r3, #12
 8005c60:	f040 808e 	bne.w	8005d80 <HAL_RCC_OscConfig+0x164>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8005c64:	697b      	ldr	r3, [r7, #20]
 8005c66:	2b01      	cmp	r3, #1
 8005c68:	f040 808a 	bne.w	8005d80 <HAL_RCC_OscConfig+0x164>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8005c6c:	4b94      	ldr	r3, [pc, #592]	; (8005ec0 <HAL_RCC_OscConfig+0x2a4>)
 8005c6e:	681b      	ldr	r3, [r3, #0]
 8005c70:	f003 0302 	and.w	r3, r3, #2
 8005c74:	2b00      	cmp	r3, #0
 8005c76:	d005      	beq.n	8005c84 <HAL_RCC_OscConfig+0x68>
 8005c78:	687b      	ldr	r3, [r7, #4]
 8005c7a:	699b      	ldr	r3, [r3, #24]
 8005c7c:	2b00      	cmp	r3, #0
 8005c7e:	d101      	bne.n	8005c84 <HAL_RCC_OscConfig+0x68>
      {
        return HAL_ERROR;
 8005c80:	2301      	movs	r3, #1
 8005c82:	e3ee      	b.n	8006462 <HAL_RCC_OscConfig+0x846>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8005c84:	687b      	ldr	r3, [r7, #4]
 8005c86:	6a1a      	ldr	r2, [r3, #32]
 8005c88:	4b8d      	ldr	r3, [pc, #564]	; (8005ec0 <HAL_RCC_OscConfig+0x2a4>)
 8005c8a:	681b      	ldr	r3, [r3, #0]
 8005c8c:	f003 0308 	and.w	r3, r3, #8
 8005c90:	2b00      	cmp	r3, #0
 8005c92:	d004      	beq.n	8005c9e <HAL_RCC_OscConfig+0x82>
 8005c94:	4b8a      	ldr	r3, [pc, #552]	; (8005ec0 <HAL_RCC_OscConfig+0x2a4>)
 8005c96:	681b      	ldr	r3, [r3, #0]
 8005c98:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8005c9c:	e005      	b.n	8005caa <HAL_RCC_OscConfig+0x8e>
 8005c9e:	4b88      	ldr	r3, [pc, #544]	; (8005ec0 <HAL_RCC_OscConfig+0x2a4>)
 8005ca0:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8005ca4:	091b      	lsrs	r3, r3, #4
 8005ca6:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8005caa:	4293      	cmp	r3, r2
 8005cac:	d223      	bcs.n	8005cf6 <HAL_RCC_OscConfig+0xda>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8005cae:	687b      	ldr	r3, [r7, #4]
 8005cb0:	6a1b      	ldr	r3, [r3, #32]
 8005cb2:	4618      	mov	r0, r3
 8005cb4:	f000 fd54 	bl	8006760 <RCC_SetFlashLatencyFromMSIRange>
 8005cb8:	4603      	mov	r3, r0
 8005cba:	2b00      	cmp	r3, #0
 8005cbc:	d001      	beq.n	8005cc2 <HAL_RCC_OscConfig+0xa6>
          {
            return HAL_ERROR;
 8005cbe:	2301      	movs	r3, #1
 8005cc0:	e3cf      	b.n	8006462 <HAL_RCC_OscConfig+0x846>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8005cc2:	4b7f      	ldr	r3, [pc, #508]	; (8005ec0 <HAL_RCC_OscConfig+0x2a4>)
 8005cc4:	681b      	ldr	r3, [r3, #0]
 8005cc6:	4a7e      	ldr	r2, [pc, #504]	; (8005ec0 <HAL_RCC_OscConfig+0x2a4>)
 8005cc8:	f043 0308 	orr.w	r3, r3, #8
 8005ccc:	6013      	str	r3, [r2, #0]
 8005cce:	4b7c      	ldr	r3, [pc, #496]	; (8005ec0 <HAL_RCC_OscConfig+0x2a4>)
 8005cd0:	681b      	ldr	r3, [r3, #0]
 8005cd2:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8005cd6:	687b      	ldr	r3, [r7, #4]
 8005cd8:	6a1b      	ldr	r3, [r3, #32]
 8005cda:	4979      	ldr	r1, [pc, #484]	; (8005ec0 <HAL_RCC_OscConfig+0x2a4>)
 8005cdc:	4313      	orrs	r3, r2
 8005cde:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8005ce0:	4b77      	ldr	r3, [pc, #476]	; (8005ec0 <HAL_RCC_OscConfig+0x2a4>)
 8005ce2:	685b      	ldr	r3, [r3, #4]
 8005ce4:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8005ce8:	687b      	ldr	r3, [r7, #4]
 8005cea:	69db      	ldr	r3, [r3, #28]
 8005cec:	021b      	lsls	r3, r3, #8
 8005cee:	4974      	ldr	r1, [pc, #464]	; (8005ec0 <HAL_RCC_OscConfig+0x2a4>)
 8005cf0:	4313      	orrs	r3, r2
 8005cf2:	604b      	str	r3, [r1, #4]
 8005cf4:	e025      	b.n	8005d42 <HAL_RCC_OscConfig+0x126>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8005cf6:	4b72      	ldr	r3, [pc, #456]	; (8005ec0 <HAL_RCC_OscConfig+0x2a4>)
 8005cf8:	681b      	ldr	r3, [r3, #0]
 8005cfa:	4a71      	ldr	r2, [pc, #452]	; (8005ec0 <HAL_RCC_OscConfig+0x2a4>)
 8005cfc:	f043 0308 	orr.w	r3, r3, #8
 8005d00:	6013      	str	r3, [r2, #0]
 8005d02:	4b6f      	ldr	r3, [pc, #444]	; (8005ec0 <HAL_RCC_OscConfig+0x2a4>)
 8005d04:	681b      	ldr	r3, [r3, #0]
 8005d06:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8005d0a:	687b      	ldr	r3, [r7, #4]
 8005d0c:	6a1b      	ldr	r3, [r3, #32]
 8005d0e:	496c      	ldr	r1, [pc, #432]	; (8005ec0 <HAL_RCC_OscConfig+0x2a4>)
 8005d10:	4313      	orrs	r3, r2
 8005d12:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8005d14:	4b6a      	ldr	r3, [pc, #424]	; (8005ec0 <HAL_RCC_OscConfig+0x2a4>)
 8005d16:	685b      	ldr	r3, [r3, #4]
 8005d18:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8005d1c:	687b      	ldr	r3, [r7, #4]
 8005d1e:	69db      	ldr	r3, [r3, #28]
 8005d20:	021b      	lsls	r3, r3, #8
 8005d22:	4967      	ldr	r1, [pc, #412]	; (8005ec0 <HAL_RCC_OscConfig+0x2a4>)
 8005d24:	4313      	orrs	r3, r2
 8005d26:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8005d28:	69bb      	ldr	r3, [r7, #24]
 8005d2a:	2b00      	cmp	r3, #0
 8005d2c:	d109      	bne.n	8005d42 <HAL_RCC_OscConfig+0x126>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8005d2e:	687b      	ldr	r3, [r7, #4]
 8005d30:	6a1b      	ldr	r3, [r3, #32]
 8005d32:	4618      	mov	r0, r3
 8005d34:	f000 fd14 	bl	8006760 <RCC_SetFlashLatencyFromMSIRange>
 8005d38:	4603      	mov	r3, r0
 8005d3a:	2b00      	cmp	r3, #0
 8005d3c:	d001      	beq.n	8005d42 <HAL_RCC_OscConfig+0x126>
            {
              return HAL_ERROR;
 8005d3e:	2301      	movs	r3, #1
 8005d40:	e38f      	b.n	8006462 <HAL_RCC_OscConfig+0x846>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8005d42:	f000 fc7b 	bl	800663c <HAL_RCC_GetSysClockFreq>
 8005d46:	4601      	mov	r1, r0
 8005d48:	4b5d      	ldr	r3, [pc, #372]	; (8005ec0 <HAL_RCC_OscConfig+0x2a4>)
 8005d4a:	689b      	ldr	r3, [r3, #8]
 8005d4c:	091b      	lsrs	r3, r3, #4
 8005d4e:	f003 030f 	and.w	r3, r3, #15
 8005d52:	4a5d      	ldr	r2, [pc, #372]	; (8005ec8 <HAL_RCC_OscConfig+0x2ac>)
 8005d54:	58a2      	ldr	r2, [r4, r2]
 8005d56:	5cd3      	ldrb	r3, [r2, r3]
 8005d58:	f003 031f 	and.w	r3, r3, #31
 8005d5c:	fa21 f303 	lsr.w	r3, r1, r3
 8005d60:	4a5a      	ldr	r2, [pc, #360]	; (8005ecc <HAL_RCC_OscConfig+0x2b0>)
 8005d62:	58a2      	ldr	r2, [r4, r2]
 8005d64:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8005d66:	4b5a      	ldr	r3, [pc, #360]	; (8005ed0 <HAL_RCC_OscConfig+0x2b4>)
 8005d68:	58e3      	ldr	r3, [r4, r3]
 8005d6a:	681b      	ldr	r3, [r3, #0]
 8005d6c:	4618      	mov	r0, r3
 8005d6e:	f7ff fbed 	bl	800554c <HAL_InitTick>
 8005d72:	4603      	mov	r3, r0
 8005d74:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8005d76:	7bfb      	ldrb	r3, [r7, #15]
 8005d78:	2b00      	cmp	r3, #0
 8005d7a:	d052      	beq.n	8005e22 <HAL_RCC_OscConfig+0x206>
        {
          return status;
 8005d7c:	7bfb      	ldrb	r3, [r7, #15]
 8005d7e:	e370      	b.n	8006462 <HAL_RCC_OscConfig+0x846>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8005d80:	687b      	ldr	r3, [r7, #4]
 8005d82:	699b      	ldr	r3, [r3, #24]
 8005d84:	2b00      	cmp	r3, #0
 8005d86:	d032      	beq.n	8005dee <HAL_RCC_OscConfig+0x1d2>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8005d88:	4b4d      	ldr	r3, [pc, #308]	; (8005ec0 <HAL_RCC_OscConfig+0x2a4>)
 8005d8a:	681b      	ldr	r3, [r3, #0]
 8005d8c:	4a4c      	ldr	r2, [pc, #304]	; (8005ec0 <HAL_RCC_OscConfig+0x2a4>)
 8005d8e:	f043 0301 	orr.w	r3, r3, #1
 8005d92:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8005d94:	f7ff fc38 	bl	8005608 <HAL_GetTick>
 8005d98:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8005d9a:	e008      	b.n	8005dae <HAL_RCC_OscConfig+0x192>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8005d9c:	f7ff fc34 	bl	8005608 <HAL_GetTick>
 8005da0:	4602      	mov	r2, r0
 8005da2:	693b      	ldr	r3, [r7, #16]
 8005da4:	1ad3      	subs	r3, r2, r3
 8005da6:	2b02      	cmp	r3, #2
 8005da8:	d901      	bls.n	8005dae <HAL_RCC_OscConfig+0x192>
          {
            return HAL_TIMEOUT;
 8005daa:	2303      	movs	r3, #3
 8005dac:	e359      	b.n	8006462 <HAL_RCC_OscConfig+0x846>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8005dae:	4b44      	ldr	r3, [pc, #272]	; (8005ec0 <HAL_RCC_OscConfig+0x2a4>)
 8005db0:	681b      	ldr	r3, [r3, #0]
 8005db2:	f003 0302 	and.w	r3, r3, #2
 8005db6:	2b00      	cmp	r3, #0
 8005db8:	d0f0      	beq.n	8005d9c <HAL_RCC_OscConfig+0x180>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8005dba:	4b41      	ldr	r3, [pc, #260]	; (8005ec0 <HAL_RCC_OscConfig+0x2a4>)
 8005dbc:	681b      	ldr	r3, [r3, #0]
 8005dbe:	4a40      	ldr	r2, [pc, #256]	; (8005ec0 <HAL_RCC_OscConfig+0x2a4>)
 8005dc0:	f043 0308 	orr.w	r3, r3, #8
 8005dc4:	6013      	str	r3, [r2, #0]
 8005dc6:	4b3e      	ldr	r3, [pc, #248]	; (8005ec0 <HAL_RCC_OscConfig+0x2a4>)
 8005dc8:	681b      	ldr	r3, [r3, #0]
 8005dca:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8005dce:	687b      	ldr	r3, [r7, #4]
 8005dd0:	6a1b      	ldr	r3, [r3, #32]
 8005dd2:	493b      	ldr	r1, [pc, #236]	; (8005ec0 <HAL_RCC_OscConfig+0x2a4>)
 8005dd4:	4313      	orrs	r3, r2
 8005dd6:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8005dd8:	4b39      	ldr	r3, [pc, #228]	; (8005ec0 <HAL_RCC_OscConfig+0x2a4>)
 8005dda:	685b      	ldr	r3, [r3, #4]
 8005ddc:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8005de0:	687b      	ldr	r3, [r7, #4]
 8005de2:	69db      	ldr	r3, [r3, #28]
 8005de4:	021b      	lsls	r3, r3, #8
 8005de6:	4936      	ldr	r1, [pc, #216]	; (8005ec0 <HAL_RCC_OscConfig+0x2a4>)
 8005de8:	4313      	orrs	r3, r2
 8005dea:	604b      	str	r3, [r1, #4]
 8005dec:	e01a      	b.n	8005e24 <HAL_RCC_OscConfig+0x208>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8005dee:	4b34      	ldr	r3, [pc, #208]	; (8005ec0 <HAL_RCC_OscConfig+0x2a4>)
 8005df0:	681b      	ldr	r3, [r3, #0]
 8005df2:	4a33      	ldr	r2, [pc, #204]	; (8005ec0 <HAL_RCC_OscConfig+0x2a4>)
 8005df4:	f023 0301 	bic.w	r3, r3, #1
 8005df8:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8005dfa:	f7ff fc05 	bl	8005608 <HAL_GetTick>
 8005dfe:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8005e00:	e008      	b.n	8005e14 <HAL_RCC_OscConfig+0x1f8>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8005e02:	f7ff fc01 	bl	8005608 <HAL_GetTick>
 8005e06:	4602      	mov	r2, r0
 8005e08:	693b      	ldr	r3, [r7, #16]
 8005e0a:	1ad3      	subs	r3, r2, r3
 8005e0c:	2b02      	cmp	r3, #2
 8005e0e:	d901      	bls.n	8005e14 <HAL_RCC_OscConfig+0x1f8>
          {
            return HAL_TIMEOUT;
 8005e10:	2303      	movs	r3, #3
 8005e12:	e326      	b.n	8006462 <HAL_RCC_OscConfig+0x846>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8005e14:	4b2a      	ldr	r3, [pc, #168]	; (8005ec0 <HAL_RCC_OscConfig+0x2a4>)
 8005e16:	681b      	ldr	r3, [r3, #0]
 8005e18:	f003 0302 	and.w	r3, r3, #2
 8005e1c:	2b00      	cmp	r3, #0
 8005e1e:	d1f0      	bne.n	8005e02 <HAL_RCC_OscConfig+0x1e6>
 8005e20:	e000      	b.n	8005e24 <HAL_RCC_OscConfig+0x208>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8005e22:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8005e24:	687b      	ldr	r3, [r7, #4]
 8005e26:	681b      	ldr	r3, [r3, #0]
 8005e28:	f003 0301 	and.w	r3, r3, #1
 8005e2c:	2b00      	cmp	r3, #0
 8005e2e:	d076      	beq.n	8005f1e <HAL_RCC_OscConfig+0x302>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8005e30:	69bb      	ldr	r3, [r7, #24]
 8005e32:	2b08      	cmp	r3, #8
 8005e34:	d005      	beq.n	8005e42 <HAL_RCC_OscConfig+0x226>
 8005e36:	69bb      	ldr	r3, [r7, #24]
 8005e38:	2b0c      	cmp	r3, #12
 8005e3a:	d10e      	bne.n	8005e5a <HAL_RCC_OscConfig+0x23e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8005e3c:	697b      	ldr	r3, [r7, #20]
 8005e3e:	2b03      	cmp	r3, #3
 8005e40:	d10b      	bne.n	8005e5a <HAL_RCC_OscConfig+0x23e>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005e42:	4b1f      	ldr	r3, [pc, #124]	; (8005ec0 <HAL_RCC_OscConfig+0x2a4>)
 8005e44:	681b      	ldr	r3, [r3, #0]
 8005e46:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005e4a:	2b00      	cmp	r3, #0
 8005e4c:	d066      	beq.n	8005f1c <HAL_RCC_OscConfig+0x300>
 8005e4e:	687b      	ldr	r3, [r7, #4]
 8005e50:	685b      	ldr	r3, [r3, #4]
 8005e52:	2b00      	cmp	r3, #0
 8005e54:	d162      	bne.n	8005f1c <HAL_RCC_OscConfig+0x300>
      {
        return HAL_ERROR;
 8005e56:	2301      	movs	r3, #1
 8005e58:	e303      	b.n	8006462 <HAL_RCC_OscConfig+0x846>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8005e5a:	687b      	ldr	r3, [r7, #4]
 8005e5c:	685b      	ldr	r3, [r3, #4]
 8005e5e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005e62:	d106      	bne.n	8005e72 <HAL_RCC_OscConfig+0x256>
 8005e64:	4b16      	ldr	r3, [pc, #88]	; (8005ec0 <HAL_RCC_OscConfig+0x2a4>)
 8005e66:	681b      	ldr	r3, [r3, #0]
 8005e68:	4a15      	ldr	r2, [pc, #84]	; (8005ec0 <HAL_RCC_OscConfig+0x2a4>)
 8005e6a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005e6e:	6013      	str	r3, [r2, #0]
 8005e70:	e01d      	b.n	8005eae <HAL_RCC_OscConfig+0x292>
 8005e72:	687b      	ldr	r3, [r7, #4]
 8005e74:	685b      	ldr	r3, [r3, #4]
 8005e76:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8005e7a:	d10c      	bne.n	8005e96 <HAL_RCC_OscConfig+0x27a>
 8005e7c:	4b10      	ldr	r3, [pc, #64]	; (8005ec0 <HAL_RCC_OscConfig+0x2a4>)
 8005e7e:	681b      	ldr	r3, [r3, #0]
 8005e80:	4a0f      	ldr	r2, [pc, #60]	; (8005ec0 <HAL_RCC_OscConfig+0x2a4>)
 8005e82:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8005e86:	6013      	str	r3, [r2, #0]
 8005e88:	4b0d      	ldr	r3, [pc, #52]	; (8005ec0 <HAL_RCC_OscConfig+0x2a4>)
 8005e8a:	681b      	ldr	r3, [r3, #0]
 8005e8c:	4a0c      	ldr	r2, [pc, #48]	; (8005ec0 <HAL_RCC_OscConfig+0x2a4>)
 8005e8e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005e92:	6013      	str	r3, [r2, #0]
 8005e94:	e00b      	b.n	8005eae <HAL_RCC_OscConfig+0x292>
 8005e96:	4b0a      	ldr	r3, [pc, #40]	; (8005ec0 <HAL_RCC_OscConfig+0x2a4>)
 8005e98:	681b      	ldr	r3, [r3, #0]
 8005e9a:	4a09      	ldr	r2, [pc, #36]	; (8005ec0 <HAL_RCC_OscConfig+0x2a4>)
 8005e9c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005ea0:	6013      	str	r3, [r2, #0]
 8005ea2:	4b07      	ldr	r3, [pc, #28]	; (8005ec0 <HAL_RCC_OscConfig+0x2a4>)
 8005ea4:	681b      	ldr	r3, [r3, #0]
 8005ea6:	4a06      	ldr	r2, [pc, #24]	; (8005ec0 <HAL_RCC_OscConfig+0x2a4>)
 8005ea8:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8005eac:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8005eae:	687b      	ldr	r3, [r7, #4]
 8005eb0:	685b      	ldr	r3, [r3, #4]
 8005eb2:	2b00      	cmp	r3, #0
 8005eb4:	d01e      	beq.n	8005ef4 <HAL_RCC_OscConfig+0x2d8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005eb6:	f7ff fba7 	bl	8005608 <HAL_GetTick>
 8005eba:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8005ebc:	e013      	b.n	8005ee6 <HAL_RCC_OscConfig+0x2ca>
 8005ebe:	bf00      	nop
 8005ec0:	40021000 	.word	0x40021000
 8005ec4:	17ffb3ea 	.word	0x17ffb3ea
 8005ec8:	0000001c 	.word	0x0000001c
 8005ecc:	00000008 	.word	0x00000008
 8005ed0:	00000018 	.word	0x00000018
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005ed4:	f7ff fb98 	bl	8005608 <HAL_GetTick>
 8005ed8:	4602      	mov	r2, r0
 8005eda:	693b      	ldr	r3, [r7, #16]
 8005edc:	1ad3      	subs	r3, r2, r3
 8005ede:	2b64      	cmp	r3, #100	; 0x64
 8005ee0:	d901      	bls.n	8005ee6 <HAL_RCC_OscConfig+0x2ca>
          {
            return HAL_TIMEOUT;
 8005ee2:	2303      	movs	r3, #3
 8005ee4:	e2bd      	b.n	8006462 <HAL_RCC_OscConfig+0x846>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8005ee6:	4baf      	ldr	r3, [pc, #700]	; (80061a4 <HAL_RCC_OscConfig+0x588>)
 8005ee8:	681b      	ldr	r3, [r3, #0]
 8005eea:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005eee:	2b00      	cmp	r3, #0
 8005ef0:	d0f0      	beq.n	8005ed4 <HAL_RCC_OscConfig+0x2b8>
 8005ef2:	e014      	b.n	8005f1e <HAL_RCC_OscConfig+0x302>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005ef4:	f7ff fb88 	bl	8005608 <HAL_GetTick>
 8005ef8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8005efa:	e008      	b.n	8005f0e <HAL_RCC_OscConfig+0x2f2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005efc:	f7ff fb84 	bl	8005608 <HAL_GetTick>
 8005f00:	4602      	mov	r2, r0
 8005f02:	693b      	ldr	r3, [r7, #16]
 8005f04:	1ad3      	subs	r3, r2, r3
 8005f06:	2b64      	cmp	r3, #100	; 0x64
 8005f08:	d901      	bls.n	8005f0e <HAL_RCC_OscConfig+0x2f2>
          {
            return HAL_TIMEOUT;
 8005f0a:	2303      	movs	r3, #3
 8005f0c:	e2a9      	b.n	8006462 <HAL_RCC_OscConfig+0x846>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8005f0e:	4ba5      	ldr	r3, [pc, #660]	; (80061a4 <HAL_RCC_OscConfig+0x588>)
 8005f10:	681b      	ldr	r3, [r3, #0]
 8005f12:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005f16:	2b00      	cmp	r3, #0
 8005f18:	d1f0      	bne.n	8005efc <HAL_RCC_OscConfig+0x2e0>
 8005f1a:	e000      	b.n	8005f1e <HAL_RCC_OscConfig+0x302>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005f1c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8005f1e:	687b      	ldr	r3, [r7, #4]
 8005f20:	681b      	ldr	r3, [r3, #0]
 8005f22:	f003 0302 	and.w	r3, r3, #2
 8005f26:	2b00      	cmp	r3, #0
 8005f28:	d060      	beq.n	8005fec <HAL_RCC_OscConfig+0x3d0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8005f2a:	69bb      	ldr	r3, [r7, #24]
 8005f2c:	2b04      	cmp	r3, #4
 8005f2e:	d005      	beq.n	8005f3c <HAL_RCC_OscConfig+0x320>
 8005f30:	69bb      	ldr	r3, [r7, #24]
 8005f32:	2b0c      	cmp	r3, #12
 8005f34:	d119      	bne.n	8005f6a <HAL_RCC_OscConfig+0x34e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8005f36:	697b      	ldr	r3, [r7, #20]
 8005f38:	2b02      	cmp	r3, #2
 8005f3a:	d116      	bne.n	8005f6a <HAL_RCC_OscConfig+0x34e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8005f3c:	4b99      	ldr	r3, [pc, #612]	; (80061a4 <HAL_RCC_OscConfig+0x588>)
 8005f3e:	681b      	ldr	r3, [r3, #0]
 8005f40:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005f44:	2b00      	cmp	r3, #0
 8005f46:	d005      	beq.n	8005f54 <HAL_RCC_OscConfig+0x338>
 8005f48:	687b      	ldr	r3, [r7, #4]
 8005f4a:	68db      	ldr	r3, [r3, #12]
 8005f4c:	2b00      	cmp	r3, #0
 8005f4e:	d101      	bne.n	8005f54 <HAL_RCC_OscConfig+0x338>
      {
        return HAL_ERROR;
 8005f50:	2301      	movs	r3, #1
 8005f52:	e286      	b.n	8006462 <HAL_RCC_OscConfig+0x846>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005f54:	4b93      	ldr	r3, [pc, #588]	; (80061a4 <HAL_RCC_OscConfig+0x588>)
 8005f56:	685b      	ldr	r3, [r3, #4]
 8005f58:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 8005f5c:	687b      	ldr	r3, [r7, #4]
 8005f5e:	691b      	ldr	r3, [r3, #16]
 8005f60:	061b      	lsls	r3, r3, #24
 8005f62:	4990      	ldr	r1, [pc, #576]	; (80061a4 <HAL_RCC_OscConfig+0x588>)
 8005f64:	4313      	orrs	r3, r2
 8005f66:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8005f68:	e040      	b.n	8005fec <HAL_RCC_OscConfig+0x3d0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8005f6a:	687b      	ldr	r3, [r7, #4]
 8005f6c:	68db      	ldr	r3, [r3, #12]
 8005f6e:	2b00      	cmp	r3, #0
 8005f70:	d023      	beq.n	8005fba <HAL_RCC_OscConfig+0x39e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8005f72:	4b8c      	ldr	r3, [pc, #560]	; (80061a4 <HAL_RCC_OscConfig+0x588>)
 8005f74:	681b      	ldr	r3, [r3, #0]
 8005f76:	4a8b      	ldr	r2, [pc, #556]	; (80061a4 <HAL_RCC_OscConfig+0x588>)
 8005f78:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005f7c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005f7e:	f7ff fb43 	bl	8005608 <HAL_GetTick>
 8005f82:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8005f84:	e008      	b.n	8005f98 <HAL_RCC_OscConfig+0x37c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005f86:	f7ff fb3f 	bl	8005608 <HAL_GetTick>
 8005f8a:	4602      	mov	r2, r0
 8005f8c:	693b      	ldr	r3, [r7, #16]
 8005f8e:	1ad3      	subs	r3, r2, r3
 8005f90:	2b02      	cmp	r3, #2
 8005f92:	d901      	bls.n	8005f98 <HAL_RCC_OscConfig+0x37c>
          {
            return HAL_TIMEOUT;
 8005f94:	2303      	movs	r3, #3
 8005f96:	e264      	b.n	8006462 <HAL_RCC_OscConfig+0x846>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8005f98:	4b82      	ldr	r3, [pc, #520]	; (80061a4 <HAL_RCC_OscConfig+0x588>)
 8005f9a:	681b      	ldr	r3, [r3, #0]
 8005f9c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005fa0:	2b00      	cmp	r3, #0
 8005fa2:	d0f0      	beq.n	8005f86 <HAL_RCC_OscConfig+0x36a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005fa4:	4b7f      	ldr	r3, [pc, #508]	; (80061a4 <HAL_RCC_OscConfig+0x588>)
 8005fa6:	685b      	ldr	r3, [r3, #4]
 8005fa8:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 8005fac:	687b      	ldr	r3, [r7, #4]
 8005fae:	691b      	ldr	r3, [r3, #16]
 8005fb0:	061b      	lsls	r3, r3, #24
 8005fb2:	497c      	ldr	r1, [pc, #496]	; (80061a4 <HAL_RCC_OscConfig+0x588>)
 8005fb4:	4313      	orrs	r3, r2
 8005fb6:	604b      	str	r3, [r1, #4]
 8005fb8:	e018      	b.n	8005fec <HAL_RCC_OscConfig+0x3d0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8005fba:	4b7a      	ldr	r3, [pc, #488]	; (80061a4 <HAL_RCC_OscConfig+0x588>)
 8005fbc:	681b      	ldr	r3, [r3, #0]
 8005fbe:	4a79      	ldr	r2, [pc, #484]	; (80061a4 <HAL_RCC_OscConfig+0x588>)
 8005fc0:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8005fc4:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005fc6:	f7ff fb1f 	bl	8005608 <HAL_GetTick>
 8005fca:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8005fcc:	e008      	b.n	8005fe0 <HAL_RCC_OscConfig+0x3c4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005fce:	f7ff fb1b 	bl	8005608 <HAL_GetTick>
 8005fd2:	4602      	mov	r2, r0
 8005fd4:	693b      	ldr	r3, [r7, #16]
 8005fd6:	1ad3      	subs	r3, r2, r3
 8005fd8:	2b02      	cmp	r3, #2
 8005fda:	d901      	bls.n	8005fe0 <HAL_RCC_OscConfig+0x3c4>
          {
            return HAL_TIMEOUT;
 8005fdc:	2303      	movs	r3, #3
 8005fde:	e240      	b.n	8006462 <HAL_RCC_OscConfig+0x846>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8005fe0:	4b70      	ldr	r3, [pc, #448]	; (80061a4 <HAL_RCC_OscConfig+0x588>)
 8005fe2:	681b      	ldr	r3, [r3, #0]
 8005fe4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005fe8:	2b00      	cmp	r3, #0
 8005fea:	d1f0      	bne.n	8005fce <HAL_RCC_OscConfig+0x3b2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8005fec:	687b      	ldr	r3, [r7, #4]
 8005fee:	681b      	ldr	r3, [r3, #0]
 8005ff0:	f003 0308 	and.w	r3, r3, #8
 8005ff4:	2b00      	cmp	r3, #0
 8005ff6:	d03c      	beq.n	8006072 <HAL_RCC_OscConfig+0x456>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8005ff8:	687b      	ldr	r3, [r7, #4]
 8005ffa:	695b      	ldr	r3, [r3, #20]
 8005ffc:	2b00      	cmp	r3, #0
 8005ffe:	d01c      	beq.n	800603a <HAL_RCC_OscConfig+0x41e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8006000:	4b68      	ldr	r3, [pc, #416]	; (80061a4 <HAL_RCC_OscConfig+0x588>)
 8006002:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8006006:	4a67      	ldr	r2, [pc, #412]	; (80061a4 <HAL_RCC_OscConfig+0x588>)
 8006008:	f043 0301 	orr.w	r3, r3, #1
 800600c:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006010:	f7ff fafa 	bl	8005608 <HAL_GetTick>
 8006014:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8006016:	e008      	b.n	800602a <HAL_RCC_OscConfig+0x40e>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8006018:	f7ff faf6 	bl	8005608 <HAL_GetTick>
 800601c:	4602      	mov	r2, r0
 800601e:	693b      	ldr	r3, [r7, #16]
 8006020:	1ad3      	subs	r3, r2, r3
 8006022:	2b02      	cmp	r3, #2
 8006024:	d901      	bls.n	800602a <HAL_RCC_OscConfig+0x40e>
        {
          return HAL_TIMEOUT;
 8006026:	2303      	movs	r3, #3
 8006028:	e21b      	b.n	8006462 <HAL_RCC_OscConfig+0x846>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800602a:	4b5e      	ldr	r3, [pc, #376]	; (80061a4 <HAL_RCC_OscConfig+0x588>)
 800602c:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8006030:	f003 0302 	and.w	r3, r3, #2
 8006034:	2b00      	cmp	r3, #0
 8006036:	d0ef      	beq.n	8006018 <HAL_RCC_OscConfig+0x3fc>
 8006038:	e01b      	b.n	8006072 <HAL_RCC_OscConfig+0x456>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800603a:	4b5a      	ldr	r3, [pc, #360]	; (80061a4 <HAL_RCC_OscConfig+0x588>)
 800603c:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8006040:	4a58      	ldr	r2, [pc, #352]	; (80061a4 <HAL_RCC_OscConfig+0x588>)
 8006042:	f023 0301 	bic.w	r3, r3, #1
 8006046:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800604a:	f7ff fadd 	bl	8005608 <HAL_GetTick>
 800604e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8006050:	e008      	b.n	8006064 <HAL_RCC_OscConfig+0x448>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8006052:	f7ff fad9 	bl	8005608 <HAL_GetTick>
 8006056:	4602      	mov	r2, r0
 8006058:	693b      	ldr	r3, [r7, #16]
 800605a:	1ad3      	subs	r3, r2, r3
 800605c:	2b02      	cmp	r3, #2
 800605e:	d901      	bls.n	8006064 <HAL_RCC_OscConfig+0x448>
        {
          return HAL_TIMEOUT;
 8006060:	2303      	movs	r3, #3
 8006062:	e1fe      	b.n	8006462 <HAL_RCC_OscConfig+0x846>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8006064:	4b4f      	ldr	r3, [pc, #316]	; (80061a4 <HAL_RCC_OscConfig+0x588>)
 8006066:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800606a:	f003 0302 	and.w	r3, r3, #2
 800606e:	2b00      	cmp	r3, #0
 8006070:	d1ef      	bne.n	8006052 <HAL_RCC_OscConfig+0x436>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8006072:	687b      	ldr	r3, [r7, #4]
 8006074:	681b      	ldr	r3, [r3, #0]
 8006076:	f003 0304 	and.w	r3, r3, #4
 800607a:	2b00      	cmp	r3, #0
 800607c:	f000 80a6 	beq.w	80061cc <HAL_RCC_OscConfig+0x5b0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8006080:	2300      	movs	r3, #0
 8006082:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8006084:	4b47      	ldr	r3, [pc, #284]	; (80061a4 <HAL_RCC_OscConfig+0x588>)
 8006086:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006088:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800608c:	2b00      	cmp	r3, #0
 800608e:	d10d      	bne.n	80060ac <HAL_RCC_OscConfig+0x490>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8006090:	4b44      	ldr	r3, [pc, #272]	; (80061a4 <HAL_RCC_OscConfig+0x588>)
 8006092:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006094:	4a43      	ldr	r2, [pc, #268]	; (80061a4 <HAL_RCC_OscConfig+0x588>)
 8006096:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800609a:	6593      	str	r3, [r2, #88]	; 0x58
 800609c:	4b41      	ldr	r3, [pc, #260]	; (80061a4 <HAL_RCC_OscConfig+0x588>)
 800609e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80060a0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80060a4:	60bb      	str	r3, [r7, #8]
 80060a6:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80060a8:	2301      	movs	r3, #1
 80060aa:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80060ac:	4b3e      	ldr	r3, [pc, #248]	; (80061a8 <HAL_RCC_OscConfig+0x58c>)
 80060ae:	681b      	ldr	r3, [r3, #0]
 80060b0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80060b4:	2b00      	cmp	r3, #0
 80060b6:	d118      	bne.n	80060ea <HAL_RCC_OscConfig+0x4ce>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80060b8:	4b3b      	ldr	r3, [pc, #236]	; (80061a8 <HAL_RCC_OscConfig+0x58c>)
 80060ba:	681b      	ldr	r3, [r3, #0]
 80060bc:	4a3a      	ldr	r2, [pc, #232]	; (80061a8 <HAL_RCC_OscConfig+0x58c>)
 80060be:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80060c2:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80060c4:	f7ff faa0 	bl	8005608 <HAL_GetTick>
 80060c8:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80060ca:	e008      	b.n	80060de <HAL_RCC_OscConfig+0x4c2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80060cc:	f7ff fa9c 	bl	8005608 <HAL_GetTick>
 80060d0:	4602      	mov	r2, r0
 80060d2:	693b      	ldr	r3, [r7, #16]
 80060d4:	1ad3      	subs	r3, r2, r3
 80060d6:	2b02      	cmp	r3, #2
 80060d8:	d901      	bls.n	80060de <HAL_RCC_OscConfig+0x4c2>
        {
          return HAL_TIMEOUT;
 80060da:	2303      	movs	r3, #3
 80060dc:	e1c1      	b.n	8006462 <HAL_RCC_OscConfig+0x846>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80060de:	4b32      	ldr	r3, [pc, #200]	; (80061a8 <HAL_RCC_OscConfig+0x58c>)
 80060e0:	681b      	ldr	r3, [r3, #0]
 80060e2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80060e6:	2b00      	cmp	r3, #0
 80060e8:	d0f0      	beq.n	80060cc <HAL_RCC_OscConfig+0x4b0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80060ea:	687b      	ldr	r3, [r7, #4]
 80060ec:	689b      	ldr	r3, [r3, #8]
 80060ee:	2b01      	cmp	r3, #1
 80060f0:	d108      	bne.n	8006104 <HAL_RCC_OscConfig+0x4e8>
 80060f2:	4b2c      	ldr	r3, [pc, #176]	; (80061a4 <HAL_RCC_OscConfig+0x588>)
 80060f4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80060f8:	4a2a      	ldr	r2, [pc, #168]	; (80061a4 <HAL_RCC_OscConfig+0x588>)
 80060fa:	f043 0301 	orr.w	r3, r3, #1
 80060fe:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8006102:	e024      	b.n	800614e <HAL_RCC_OscConfig+0x532>
 8006104:	687b      	ldr	r3, [r7, #4]
 8006106:	689b      	ldr	r3, [r3, #8]
 8006108:	2b05      	cmp	r3, #5
 800610a:	d110      	bne.n	800612e <HAL_RCC_OscConfig+0x512>
 800610c:	4b25      	ldr	r3, [pc, #148]	; (80061a4 <HAL_RCC_OscConfig+0x588>)
 800610e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006112:	4a24      	ldr	r2, [pc, #144]	; (80061a4 <HAL_RCC_OscConfig+0x588>)
 8006114:	f043 0304 	orr.w	r3, r3, #4
 8006118:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 800611c:	4b21      	ldr	r3, [pc, #132]	; (80061a4 <HAL_RCC_OscConfig+0x588>)
 800611e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006122:	4a20      	ldr	r2, [pc, #128]	; (80061a4 <HAL_RCC_OscConfig+0x588>)
 8006124:	f043 0301 	orr.w	r3, r3, #1
 8006128:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 800612c:	e00f      	b.n	800614e <HAL_RCC_OscConfig+0x532>
 800612e:	4b1d      	ldr	r3, [pc, #116]	; (80061a4 <HAL_RCC_OscConfig+0x588>)
 8006130:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006134:	4a1b      	ldr	r2, [pc, #108]	; (80061a4 <HAL_RCC_OscConfig+0x588>)
 8006136:	f023 0301 	bic.w	r3, r3, #1
 800613a:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 800613e:	4b19      	ldr	r3, [pc, #100]	; (80061a4 <HAL_RCC_OscConfig+0x588>)
 8006140:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006144:	4a17      	ldr	r2, [pc, #92]	; (80061a4 <HAL_RCC_OscConfig+0x588>)
 8006146:	f023 0304 	bic.w	r3, r3, #4
 800614a:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800614e:	687b      	ldr	r3, [r7, #4]
 8006150:	689b      	ldr	r3, [r3, #8]
 8006152:	2b00      	cmp	r3, #0
 8006154:	d016      	beq.n	8006184 <HAL_RCC_OscConfig+0x568>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006156:	f7ff fa57 	bl	8005608 <HAL_GetTick>
 800615a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800615c:	e00a      	b.n	8006174 <HAL_RCC_OscConfig+0x558>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800615e:	f7ff fa53 	bl	8005608 <HAL_GetTick>
 8006162:	4602      	mov	r2, r0
 8006164:	693b      	ldr	r3, [r7, #16]
 8006166:	1ad3      	subs	r3, r2, r3
 8006168:	f241 3288 	movw	r2, #5000	; 0x1388
 800616c:	4293      	cmp	r3, r2
 800616e:	d901      	bls.n	8006174 <HAL_RCC_OscConfig+0x558>
        {
          return HAL_TIMEOUT;
 8006170:	2303      	movs	r3, #3
 8006172:	e176      	b.n	8006462 <HAL_RCC_OscConfig+0x846>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8006174:	4b0b      	ldr	r3, [pc, #44]	; (80061a4 <HAL_RCC_OscConfig+0x588>)
 8006176:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800617a:	f003 0302 	and.w	r3, r3, #2
 800617e:	2b00      	cmp	r3, #0
 8006180:	d0ed      	beq.n	800615e <HAL_RCC_OscConfig+0x542>
 8006182:	e01a      	b.n	80061ba <HAL_RCC_OscConfig+0x59e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006184:	f7ff fa40 	bl	8005608 <HAL_GetTick>
 8006188:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800618a:	e00f      	b.n	80061ac <HAL_RCC_OscConfig+0x590>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800618c:	f7ff fa3c 	bl	8005608 <HAL_GetTick>
 8006190:	4602      	mov	r2, r0
 8006192:	693b      	ldr	r3, [r7, #16]
 8006194:	1ad3      	subs	r3, r2, r3
 8006196:	f241 3288 	movw	r2, #5000	; 0x1388
 800619a:	4293      	cmp	r3, r2
 800619c:	d906      	bls.n	80061ac <HAL_RCC_OscConfig+0x590>
        {
          return HAL_TIMEOUT;
 800619e:	2303      	movs	r3, #3
 80061a0:	e15f      	b.n	8006462 <HAL_RCC_OscConfig+0x846>
 80061a2:	bf00      	nop
 80061a4:	40021000 	.word	0x40021000
 80061a8:	40007000 	.word	0x40007000
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80061ac:	4baa      	ldr	r3, [pc, #680]	; (8006458 <HAL_RCC_OscConfig+0x83c>)
 80061ae:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80061b2:	f003 0302 	and.w	r3, r3, #2
 80061b6:	2b00      	cmp	r3, #0
 80061b8:	d1e8      	bne.n	800618c <HAL_RCC_OscConfig+0x570>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80061ba:	7ffb      	ldrb	r3, [r7, #31]
 80061bc:	2b01      	cmp	r3, #1
 80061be:	d105      	bne.n	80061cc <HAL_RCC_OscConfig+0x5b0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80061c0:	4ba5      	ldr	r3, [pc, #660]	; (8006458 <HAL_RCC_OscConfig+0x83c>)
 80061c2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80061c4:	4aa4      	ldr	r2, [pc, #656]	; (8006458 <HAL_RCC_OscConfig+0x83c>)
 80061c6:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80061ca:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 80061cc:	687b      	ldr	r3, [r7, #4]
 80061ce:	681b      	ldr	r3, [r3, #0]
 80061d0:	f003 0320 	and.w	r3, r3, #32
 80061d4:	2b00      	cmp	r3, #0
 80061d6:	d03c      	beq.n	8006252 <HAL_RCC_OscConfig+0x636>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 80061d8:	687b      	ldr	r3, [r7, #4]
 80061da:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80061dc:	2b00      	cmp	r3, #0
 80061de:	d01c      	beq.n	800621a <HAL_RCC_OscConfig+0x5fe>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 80061e0:	4b9d      	ldr	r3, [pc, #628]	; (8006458 <HAL_RCC_OscConfig+0x83c>)
 80061e2:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80061e6:	4a9c      	ldr	r2, [pc, #624]	; (8006458 <HAL_RCC_OscConfig+0x83c>)
 80061e8:	f043 0301 	orr.w	r3, r3, #1
 80061ec:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80061f0:	f7ff fa0a 	bl	8005608 <HAL_GetTick>
 80061f4:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 80061f6:	e008      	b.n	800620a <HAL_RCC_OscConfig+0x5ee>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80061f8:	f7ff fa06 	bl	8005608 <HAL_GetTick>
 80061fc:	4602      	mov	r2, r0
 80061fe:	693b      	ldr	r3, [r7, #16]
 8006200:	1ad3      	subs	r3, r2, r3
 8006202:	2b02      	cmp	r3, #2
 8006204:	d901      	bls.n	800620a <HAL_RCC_OscConfig+0x5ee>
        {
          return HAL_TIMEOUT;
 8006206:	2303      	movs	r3, #3
 8006208:	e12b      	b.n	8006462 <HAL_RCC_OscConfig+0x846>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800620a:	4b93      	ldr	r3, [pc, #588]	; (8006458 <HAL_RCC_OscConfig+0x83c>)
 800620c:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8006210:	f003 0302 	and.w	r3, r3, #2
 8006214:	2b00      	cmp	r3, #0
 8006216:	d0ef      	beq.n	80061f8 <HAL_RCC_OscConfig+0x5dc>
 8006218:	e01b      	b.n	8006252 <HAL_RCC_OscConfig+0x636>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 800621a:	4b8f      	ldr	r3, [pc, #572]	; (8006458 <HAL_RCC_OscConfig+0x83c>)
 800621c:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8006220:	4a8d      	ldr	r2, [pc, #564]	; (8006458 <HAL_RCC_OscConfig+0x83c>)
 8006222:	f023 0301 	bic.w	r3, r3, #1
 8006226:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800622a:	f7ff f9ed 	bl	8005608 <HAL_GetTick>
 800622e:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8006230:	e008      	b.n	8006244 <HAL_RCC_OscConfig+0x628>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8006232:	f7ff f9e9 	bl	8005608 <HAL_GetTick>
 8006236:	4602      	mov	r2, r0
 8006238:	693b      	ldr	r3, [r7, #16]
 800623a:	1ad3      	subs	r3, r2, r3
 800623c:	2b02      	cmp	r3, #2
 800623e:	d901      	bls.n	8006244 <HAL_RCC_OscConfig+0x628>
        {
          return HAL_TIMEOUT;
 8006240:	2303      	movs	r3, #3
 8006242:	e10e      	b.n	8006462 <HAL_RCC_OscConfig+0x846>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8006244:	4b84      	ldr	r3, [pc, #528]	; (8006458 <HAL_RCC_OscConfig+0x83c>)
 8006246:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800624a:	f003 0302 	and.w	r3, r3, #2
 800624e:	2b00      	cmp	r3, #0
 8006250:	d1ef      	bne.n	8006232 <HAL_RCC_OscConfig+0x616>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8006252:	687b      	ldr	r3, [r7, #4]
 8006254:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006256:	2b00      	cmp	r3, #0
 8006258:	f000 8102 	beq.w	8006460 <HAL_RCC_OscConfig+0x844>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 800625c:	687b      	ldr	r3, [r7, #4]
 800625e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006260:	2b02      	cmp	r3, #2
 8006262:	f040 80c5 	bne.w	80063f0 <HAL_RCC_OscConfig+0x7d4>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8006266:	4b7c      	ldr	r3, [pc, #496]	; (8006458 <HAL_RCC_OscConfig+0x83c>)
 8006268:	68db      	ldr	r3, [r3, #12]
 800626a:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 800626c:	697b      	ldr	r3, [r7, #20]
 800626e:	f003 0203 	and.w	r2, r3, #3
 8006272:	687b      	ldr	r3, [r7, #4]
 8006274:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006276:	429a      	cmp	r2, r3
 8006278:	d12c      	bne.n	80062d4 <HAL_RCC_OscConfig+0x6b8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800627a:	697b      	ldr	r3, [r7, #20]
 800627c:	f003 0270 	and.w	r2, r3, #112	; 0x70
 8006280:	687b      	ldr	r3, [r7, #4]
 8006282:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006284:	3b01      	subs	r3, #1
 8006286:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8006288:	429a      	cmp	r2, r3
 800628a:	d123      	bne.n	80062d4 <HAL_RCC_OscConfig+0x6b8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800628c:	697b      	ldr	r3, [r7, #20]
 800628e:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 8006292:	687b      	ldr	r3, [r7, #4]
 8006294:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006296:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8006298:	429a      	cmp	r2, r3
 800629a:	d11b      	bne.n	80062d4 <HAL_RCC_OscConfig+0x6b8>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 800629c:	697b      	ldr	r3, [r7, #20]
 800629e:	f003 4278 	and.w	r2, r3, #4160749568	; 0xf8000000
 80062a2:	687b      	ldr	r3, [r7, #4]
 80062a4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80062a6:	06db      	lsls	r3, r3, #27
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80062a8:	429a      	cmp	r2, r3
 80062aa:	d113      	bne.n	80062d4 <HAL_RCC_OscConfig+0x6b8>
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80062ac:	697b      	ldr	r3, [r7, #20]
 80062ae:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 80062b2:	687b      	ldr	r3, [r7, #4]
 80062b4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80062b6:	085b      	lsrs	r3, r3, #1
 80062b8:	3b01      	subs	r3, #1
 80062ba:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 80062bc:	429a      	cmp	r2, r3
 80062be:	d109      	bne.n	80062d4 <HAL_RCC_OscConfig+0x6b8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 80062c0:	697b      	ldr	r3, [r7, #20]
 80062c2:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 80062c6:	687b      	ldr	r3, [r7, #4]
 80062c8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80062ca:	085b      	lsrs	r3, r3, #1
 80062cc:	3b01      	subs	r3, #1
 80062ce:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80062d0:	429a      	cmp	r2, r3
 80062d2:	d067      	beq.n	80063a4 <HAL_RCC_OscConfig+0x788>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 80062d4:	69bb      	ldr	r3, [r7, #24]
 80062d6:	2b0c      	cmp	r3, #12
 80062d8:	d062      	beq.n	80063a0 <HAL_RCC_OscConfig+0x784>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 80062da:	4b5f      	ldr	r3, [pc, #380]	; (8006458 <HAL_RCC_OscConfig+0x83c>)
 80062dc:	681b      	ldr	r3, [r3, #0]
 80062de:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 80062e2:	2b00      	cmp	r3, #0
 80062e4:	d001      	beq.n	80062ea <HAL_RCC_OscConfig+0x6ce>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
#endif
            )
          {
            return HAL_ERROR;
 80062e6:	2301      	movs	r3, #1
 80062e8:	e0bb      	b.n	8006462 <HAL_RCC_OscConfig+0x846>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 80062ea:	4b5b      	ldr	r3, [pc, #364]	; (8006458 <HAL_RCC_OscConfig+0x83c>)
 80062ec:	681b      	ldr	r3, [r3, #0]
 80062ee:	4a5a      	ldr	r2, [pc, #360]	; (8006458 <HAL_RCC_OscConfig+0x83c>)
 80062f0:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80062f4:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 80062f6:	f7ff f987 	bl	8005608 <HAL_GetTick>
 80062fa:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80062fc:	e008      	b.n	8006310 <HAL_RCC_OscConfig+0x6f4>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80062fe:	f7ff f983 	bl	8005608 <HAL_GetTick>
 8006302:	4602      	mov	r2, r0
 8006304:	693b      	ldr	r3, [r7, #16]
 8006306:	1ad3      	subs	r3, r2, r3
 8006308:	2b02      	cmp	r3, #2
 800630a:	d901      	bls.n	8006310 <HAL_RCC_OscConfig+0x6f4>
              {
                return HAL_TIMEOUT;
 800630c:	2303      	movs	r3, #3
 800630e:	e0a8      	b.n	8006462 <HAL_RCC_OscConfig+0x846>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8006310:	4b51      	ldr	r3, [pc, #324]	; (8006458 <HAL_RCC_OscConfig+0x83c>)
 8006312:	681b      	ldr	r3, [r3, #0]
 8006314:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006318:	2b00      	cmp	r3, #0
 800631a:	d1f0      	bne.n	80062fe <HAL_RCC_OscConfig+0x6e2>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800631c:	4b4e      	ldr	r3, [pc, #312]	; (8006458 <HAL_RCC_OscConfig+0x83c>)
 800631e:	68da      	ldr	r2, [r3, #12]
 8006320:	4b4e      	ldr	r3, [pc, #312]	; (800645c <HAL_RCC_OscConfig+0x840>)
 8006322:	4013      	ands	r3, r2
 8006324:	687a      	ldr	r2, [r7, #4]
 8006326:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 8006328:	687a      	ldr	r2, [r7, #4]
 800632a:	6b12      	ldr	r2, [r2, #48]	; 0x30
 800632c:	3a01      	subs	r2, #1
 800632e:	0112      	lsls	r2, r2, #4
 8006330:	4311      	orrs	r1, r2
 8006332:	687a      	ldr	r2, [r7, #4]
 8006334:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8006336:	0212      	lsls	r2, r2, #8
 8006338:	4311      	orrs	r1, r2
 800633a:	687a      	ldr	r2, [r7, #4]
 800633c:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 800633e:	0852      	lsrs	r2, r2, #1
 8006340:	3a01      	subs	r2, #1
 8006342:	0552      	lsls	r2, r2, #21
 8006344:	4311      	orrs	r1, r2
 8006346:	687a      	ldr	r2, [r7, #4]
 8006348:	6c12      	ldr	r2, [r2, #64]	; 0x40
 800634a:	0852      	lsrs	r2, r2, #1
 800634c:	3a01      	subs	r2, #1
 800634e:	0652      	lsls	r2, r2, #25
 8006350:	4311      	orrs	r1, r2
 8006352:	687a      	ldr	r2, [r7, #4]
 8006354:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8006356:	06d2      	lsls	r2, r2, #27
 8006358:	430a      	orrs	r2, r1
 800635a:	493f      	ldr	r1, [pc, #252]	; (8006458 <HAL_RCC_OscConfig+0x83c>)
 800635c:	4313      	orrs	r3, r2
 800635e:	60cb      	str	r3, [r1, #12]
#endif
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8006360:	4b3d      	ldr	r3, [pc, #244]	; (8006458 <HAL_RCC_OscConfig+0x83c>)
 8006362:	681b      	ldr	r3, [r3, #0]
 8006364:	4a3c      	ldr	r2, [pc, #240]	; (8006458 <HAL_RCC_OscConfig+0x83c>)
 8006366:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800636a:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 800636c:	4b3a      	ldr	r3, [pc, #232]	; (8006458 <HAL_RCC_OscConfig+0x83c>)
 800636e:	68db      	ldr	r3, [r3, #12]
 8006370:	4a39      	ldr	r2, [pc, #228]	; (8006458 <HAL_RCC_OscConfig+0x83c>)
 8006372:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8006376:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8006378:	f7ff f946 	bl	8005608 <HAL_GetTick>
 800637c:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800637e:	e008      	b.n	8006392 <HAL_RCC_OscConfig+0x776>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006380:	f7ff f942 	bl	8005608 <HAL_GetTick>
 8006384:	4602      	mov	r2, r0
 8006386:	693b      	ldr	r3, [r7, #16]
 8006388:	1ad3      	subs	r3, r2, r3
 800638a:	2b02      	cmp	r3, #2
 800638c:	d901      	bls.n	8006392 <HAL_RCC_OscConfig+0x776>
              {
                return HAL_TIMEOUT;
 800638e:	2303      	movs	r3, #3
 8006390:	e067      	b.n	8006462 <HAL_RCC_OscConfig+0x846>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8006392:	4b31      	ldr	r3, [pc, #196]	; (8006458 <HAL_RCC_OscConfig+0x83c>)
 8006394:	681b      	ldr	r3, [r3, #0]
 8006396:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800639a:	2b00      	cmp	r3, #0
 800639c:	d0f0      	beq.n	8006380 <HAL_RCC_OscConfig+0x764>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 800639e:	e05f      	b.n	8006460 <HAL_RCC_OscConfig+0x844>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 80063a0:	2301      	movs	r3, #1
 80063a2:	e05e      	b.n	8006462 <HAL_RCC_OscConfig+0x846>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80063a4:	4b2c      	ldr	r3, [pc, #176]	; (8006458 <HAL_RCC_OscConfig+0x83c>)
 80063a6:	681b      	ldr	r3, [r3, #0]
 80063a8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80063ac:	2b00      	cmp	r3, #0
 80063ae:	d157      	bne.n	8006460 <HAL_RCC_OscConfig+0x844>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 80063b0:	4b29      	ldr	r3, [pc, #164]	; (8006458 <HAL_RCC_OscConfig+0x83c>)
 80063b2:	681b      	ldr	r3, [r3, #0]
 80063b4:	4a28      	ldr	r2, [pc, #160]	; (8006458 <HAL_RCC_OscConfig+0x83c>)
 80063b6:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80063ba:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80063bc:	4b26      	ldr	r3, [pc, #152]	; (8006458 <HAL_RCC_OscConfig+0x83c>)
 80063be:	68db      	ldr	r3, [r3, #12]
 80063c0:	4a25      	ldr	r2, [pc, #148]	; (8006458 <HAL_RCC_OscConfig+0x83c>)
 80063c2:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80063c6:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 80063c8:	f7ff f91e 	bl	8005608 <HAL_GetTick>
 80063cc:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80063ce:	e008      	b.n	80063e2 <HAL_RCC_OscConfig+0x7c6>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80063d0:	f7ff f91a 	bl	8005608 <HAL_GetTick>
 80063d4:	4602      	mov	r2, r0
 80063d6:	693b      	ldr	r3, [r7, #16]
 80063d8:	1ad3      	subs	r3, r2, r3
 80063da:	2b02      	cmp	r3, #2
 80063dc:	d901      	bls.n	80063e2 <HAL_RCC_OscConfig+0x7c6>
            {
              return HAL_TIMEOUT;
 80063de:	2303      	movs	r3, #3
 80063e0:	e03f      	b.n	8006462 <HAL_RCC_OscConfig+0x846>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80063e2:	4b1d      	ldr	r3, [pc, #116]	; (8006458 <HAL_RCC_OscConfig+0x83c>)
 80063e4:	681b      	ldr	r3, [r3, #0]
 80063e6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80063ea:	2b00      	cmp	r3, #0
 80063ec:	d0f0      	beq.n	80063d0 <HAL_RCC_OscConfig+0x7b4>
 80063ee:	e037      	b.n	8006460 <HAL_RCC_OscConfig+0x844>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 80063f0:	69bb      	ldr	r3, [r7, #24]
 80063f2:	2b0c      	cmp	r3, #12
 80063f4:	d02d      	beq.n	8006452 <HAL_RCC_OscConfig+0x836>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80063f6:	4b18      	ldr	r3, [pc, #96]	; (8006458 <HAL_RCC_OscConfig+0x83c>)
 80063f8:	681b      	ldr	r3, [r3, #0]
 80063fa:	4a17      	ldr	r2, [pc, #92]	; (8006458 <HAL_RCC_OscConfig+0x83c>)
 80063fc:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8006400:	6013      	str	r3, [r2, #0]
        if(READ_BIT(RCC->CR, (RCC_CR_PLLSAI1RDY | RCC_CR_PLLSAI2RDY)) == 0U)
        {
          MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
        }
#elif defined(RCC_PLLSAI1_SUPPORT)
        if(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8006402:	4b15      	ldr	r3, [pc, #84]	; (8006458 <HAL_RCC_OscConfig+0x83c>)
 8006404:	681b      	ldr	r3, [r3, #0]
 8006406:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800640a:	2b00      	cmp	r3, #0
 800640c:	d105      	bne.n	800641a <HAL_RCC_OscConfig+0x7fe>
        {
          MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
 800640e:	4b12      	ldr	r3, [pc, #72]	; (8006458 <HAL_RCC_OscConfig+0x83c>)
 8006410:	68db      	ldr	r3, [r3, #12]
 8006412:	4a11      	ldr	r2, [pc, #68]	; (8006458 <HAL_RCC_OscConfig+0x83c>)
 8006414:	f023 0303 	bic.w	r3, r3, #3
 8006418:	60d3      	str	r3, [r2, #12]
#endif /* RCC_PLLSAI1_SUPPORT && RCC_CR_PLLSAI2RDY */

#if defined(RCC_PLLSAI2_SUPPORT)
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
#elif defined(RCC_PLLSAI1_SUPPORT)
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI2CLK);
 800641a:	4b0f      	ldr	r3, [pc, #60]	; (8006458 <HAL_RCC_OscConfig+0x83c>)
 800641c:	68db      	ldr	r3, [r3, #12]
 800641e:	4a0e      	ldr	r2, [pc, #56]	; (8006458 <HAL_RCC_OscConfig+0x83c>)
 8006420:	f023 7388 	bic.w	r3, r3, #17825792	; 0x1100000
 8006424:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8006428:	60d3      	str	r3, [r2, #12]
#else
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK);
#endif /* RCC_PLLSAI2_SUPPORT */

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800642a:	f7ff f8ed 	bl	8005608 <HAL_GetTick>
 800642e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8006430:	e008      	b.n	8006444 <HAL_RCC_OscConfig+0x828>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006432:	f7ff f8e9 	bl	8005608 <HAL_GetTick>
 8006436:	4602      	mov	r2, r0
 8006438:	693b      	ldr	r3, [r7, #16]
 800643a:	1ad3      	subs	r3, r2, r3
 800643c:	2b02      	cmp	r3, #2
 800643e:	d901      	bls.n	8006444 <HAL_RCC_OscConfig+0x828>
          {
            return HAL_TIMEOUT;
 8006440:	2303      	movs	r3, #3
 8006442:	e00e      	b.n	8006462 <HAL_RCC_OscConfig+0x846>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8006444:	4b04      	ldr	r3, [pc, #16]	; (8006458 <HAL_RCC_OscConfig+0x83c>)
 8006446:	681b      	ldr	r3, [r3, #0]
 8006448:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800644c:	2b00      	cmp	r3, #0
 800644e:	d1f0      	bne.n	8006432 <HAL_RCC_OscConfig+0x816>
 8006450:	e006      	b.n	8006460 <HAL_RCC_OscConfig+0x844>
        }
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8006452:	2301      	movs	r3, #1
 8006454:	e005      	b.n	8006462 <HAL_RCC_OscConfig+0x846>
 8006456:	bf00      	nop
 8006458:	40021000 	.word	0x40021000
 800645c:	019d808c 	.word	0x019d808c
      }
    }
  }
  return HAL_OK;
 8006460:	2300      	movs	r3, #0
}
 8006462:	4618      	mov	r0, r3
 8006464:	3724      	adds	r7, #36	; 0x24
 8006466:	46bd      	mov	sp, r7
 8006468:	bd90      	pop	{r4, r7, pc}
 800646a:	bf00      	nop

0800646c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800646c:	b590      	push	{r4, r7, lr}
 800646e:	b085      	sub	sp, #20
 8006470:	af00      	add	r7, sp, #0
 8006472:	6078      	str	r0, [r7, #4]
 8006474:	6039      	str	r1, [r7, #0]
 8006476:	4c6d      	ldr	r4, [pc, #436]	; (800662c <HAL_RCC_ClockConfig+0x1c0>)
 8006478:	447c      	add	r4, pc
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800647a:	687b      	ldr	r3, [r7, #4]
 800647c:	2b00      	cmp	r3, #0
 800647e:	d101      	bne.n	8006484 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8006480:	2301      	movs	r3, #1
 8006482:	e0cb      	b.n	800661c <HAL_RCC_ClockConfig+0x1b0>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8006484:	4b67      	ldr	r3, [pc, #412]	; (8006624 <HAL_RCC_ClockConfig+0x1b8>)
 8006486:	681b      	ldr	r3, [r3, #0]
 8006488:	f003 0307 	and.w	r3, r3, #7
 800648c:	683a      	ldr	r2, [r7, #0]
 800648e:	429a      	cmp	r2, r3
 8006490:	d910      	bls.n	80064b4 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006492:	4b64      	ldr	r3, [pc, #400]	; (8006624 <HAL_RCC_ClockConfig+0x1b8>)
 8006494:	681b      	ldr	r3, [r3, #0]
 8006496:	f023 0207 	bic.w	r2, r3, #7
 800649a:	4962      	ldr	r1, [pc, #392]	; (8006624 <HAL_RCC_ClockConfig+0x1b8>)
 800649c:	683b      	ldr	r3, [r7, #0]
 800649e:	4313      	orrs	r3, r2
 80064a0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80064a2:	4b60      	ldr	r3, [pc, #384]	; (8006624 <HAL_RCC_ClockConfig+0x1b8>)
 80064a4:	681b      	ldr	r3, [r3, #0]
 80064a6:	f003 0307 	and.w	r3, r3, #7
 80064aa:	683a      	ldr	r2, [r7, #0]
 80064ac:	429a      	cmp	r2, r3
 80064ae:	d001      	beq.n	80064b4 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 80064b0:	2301      	movs	r3, #1
 80064b2:	e0b3      	b.n	800661c <HAL_RCC_ClockConfig+0x1b0>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80064b4:	687b      	ldr	r3, [r7, #4]
 80064b6:	681b      	ldr	r3, [r3, #0]
 80064b8:	f003 0301 	and.w	r3, r3, #1
 80064bc:	2b00      	cmp	r3, #0
 80064be:	d04c      	beq.n	800655a <HAL_RCC_ClockConfig+0xee>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80064c0:	687b      	ldr	r3, [r7, #4]
 80064c2:	685b      	ldr	r3, [r3, #4]
 80064c4:	2b03      	cmp	r3, #3
 80064c6:	d107      	bne.n	80064d8 <HAL_RCC_ClockConfig+0x6c>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80064c8:	4b57      	ldr	r3, [pc, #348]	; (8006628 <HAL_RCC_ClockConfig+0x1bc>)
 80064ca:	681b      	ldr	r3, [r3, #0]
 80064cc:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80064d0:	2b00      	cmp	r3, #0
 80064d2:	d121      	bne.n	8006518 <HAL_RCC_ClockConfig+0xac>
      {
        return HAL_ERROR;
 80064d4:	2301      	movs	r3, #1
 80064d6:	e0a1      	b.n	800661c <HAL_RCC_ClockConfig+0x1b0>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80064d8:	687b      	ldr	r3, [r7, #4]
 80064da:	685b      	ldr	r3, [r3, #4]
 80064dc:	2b02      	cmp	r3, #2
 80064de:	d107      	bne.n	80064f0 <HAL_RCC_ClockConfig+0x84>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80064e0:	4b51      	ldr	r3, [pc, #324]	; (8006628 <HAL_RCC_ClockConfig+0x1bc>)
 80064e2:	681b      	ldr	r3, [r3, #0]
 80064e4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80064e8:	2b00      	cmp	r3, #0
 80064ea:	d115      	bne.n	8006518 <HAL_RCC_ClockConfig+0xac>
        {
          return HAL_ERROR;
 80064ec:	2301      	movs	r3, #1
 80064ee:	e095      	b.n	800661c <HAL_RCC_ClockConfig+0x1b0>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 80064f0:	687b      	ldr	r3, [r7, #4]
 80064f2:	685b      	ldr	r3, [r3, #4]
 80064f4:	2b00      	cmp	r3, #0
 80064f6:	d107      	bne.n	8006508 <HAL_RCC_ClockConfig+0x9c>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80064f8:	4b4b      	ldr	r3, [pc, #300]	; (8006628 <HAL_RCC_ClockConfig+0x1bc>)
 80064fa:	681b      	ldr	r3, [r3, #0]
 80064fc:	f003 0302 	and.w	r3, r3, #2
 8006500:	2b00      	cmp	r3, #0
 8006502:	d109      	bne.n	8006518 <HAL_RCC_ClockConfig+0xac>
        {
          return HAL_ERROR;
 8006504:	2301      	movs	r3, #1
 8006506:	e089      	b.n	800661c <HAL_RCC_ClockConfig+0x1b0>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8006508:	4b47      	ldr	r3, [pc, #284]	; (8006628 <HAL_RCC_ClockConfig+0x1bc>)
 800650a:	681b      	ldr	r3, [r3, #0]
 800650c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006510:	2b00      	cmp	r3, #0
 8006512:	d101      	bne.n	8006518 <HAL_RCC_ClockConfig+0xac>
        {
          return HAL_ERROR;
 8006514:	2301      	movs	r3, #1
 8006516:	e081      	b.n	800661c <HAL_RCC_ClockConfig+0x1b0>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8006518:	4b43      	ldr	r3, [pc, #268]	; (8006628 <HAL_RCC_ClockConfig+0x1bc>)
 800651a:	689b      	ldr	r3, [r3, #8]
 800651c:	f023 0203 	bic.w	r2, r3, #3
 8006520:	687b      	ldr	r3, [r7, #4]
 8006522:	685b      	ldr	r3, [r3, #4]
 8006524:	4940      	ldr	r1, [pc, #256]	; (8006628 <HAL_RCC_ClockConfig+0x1bc>)
 8006526:	4313      	orrs	r3, r2
 8006528:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800652a:	f7ff f86d 	bl	8005608 <HAL_GetTick>
 800652e:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006530:	e00a      	b.n	8006548 <HAL_RCC_ClockConfig+0xdc>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8006532:	f7ff f869 	bl	8005608 <HAL_GetTick>
 8006536:	4602      	mov	r2, r0
 8006538:	68fb      	ldr	r3, [r7, #12]
 800653a:	1ad3      	subs	r3, r2, r3
 800653c:	f241 3288 	movw	r2, #5000	; 0x1388
 8006540:	4293      	cmp	r3, r2
 8006542:	d901      	bls.n	8006548 <HAL_RCC_ClockConfig+0xdc>
      {
        return HAL_TIMEOUT;
 8006544:	2303      	movs	r3, #3
 8006546:	e069      	b.n	800661c <HAL_RCC_ClockConfig+0x1b0>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006548:	4b37      	ldr	r3, [pc, #220]	; (8006628 <HAL_RCC_ClockConfig+0x1bc>)
 800654a:	689b      	ldr	r3, [r3, #8]
 800654c:	f003 020c 	and.w	r2, r3, #12
 8006550:	687b      	ldr	r3, [r7, #4]
 8006552:	685b      	ldr	r3, [r3, #4]
 8006554:	009b      	lsls	r3, r3, #2
 8006556:	429a      	cmp	r2, r3
 8006558:	d1eb      	bne.n	8006532 <HAL_RCC_ClockConfig+0xc6>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800655a:	687b      	ldr	r3, [r7, #4]
 800655c:	681b      	ldr	r3, [r3, #0]
 800655e:	f003 0302 	and.w	r3, r3, #2
 8006562:	2b00      	cmp	r3, #0
 8006564:	d008      	beq.n	8006578 <HAL_RCC_ClockConfig+0x10c>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8006566:	4b30      	ldr	r3, [pc, #192]	; (8006628 <HAL_RCC_ClockConfig+0x1bc>)
 8006568:	689b      	ldr	r3, [r3, #8]
 800656a:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800656e:	687b      	ldr	r3, [r7, #4]
 8006570:	689b      	ldr	r3, [r3, #8]
 8006572:	492d      	ldr	r1, [pc, #180]	; (8006628 <HAL_RCC_ClockConfig+0x1bc>)
 8006574:	4313      	orrs	r3, r2
 8006576:	608b      	str	r3, [r1, #8]
    }
  }
#endif

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8006578:	4b2a      	ldr	r3, [pc, #168]	; (8006624 <HAL_RCC_ClockConfig+0x1b8>)
 800657a:	681b      	ldr	r3, [r3, #0]
 800657c:	f003 0307 	and.w	r3, r3, #7
 8006580:	683a      	ldr	r2, [r7, #0]
 8006582:	429a      	cmp	r2, r3
 8006584:	d210      	bcs.n	80065a8 <HAL_RCC_ClockConfig+0x13c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006586:	4b27      	ldr	r3, [pc, #156]	; (8006624 <HAL_RCC_ClockConfig+0x1b8>)
 8006588:	681b      	ldr	r3, [r3, #0]
 800658a:	f023 0207 	bic.w	r2, r3, #7
 800658e:	4925      	ldr	r1, [pc, #148]	; (8006624 <HAL_RCC_ClockConfig+0x1b8>)
 8006590:	683b      	ldr	r3, [r7, #0]
 8006592:	4313      	orrs	r3, r2
 8006594:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8006596:	4b23      	ldr	r3, [pc, #140]	; (8006624 <HAL_RCC_ClockConfig+0x1b8>)
 8006598:	681b      	ldr	r3, [r3, #0]
 800659a:	f003 0307 	and.w	r3, r3, #7
 800659e:	683a      	ldr	r2, [r7, #0]
 80065a0:	429a      	cmp	r2, r3
 80065a2:	d001      	beq.n	80065a8 <HAL_RCC_ClockConfig+0x13c>
    {
      return HAL_ERROR;
 80065a4:	2301      	movs	r3, #1
 80065a6:	e039      	b.n	800661c <HAL_RCC_ClockConfig+0x1b0>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80065a8:	687b      	ldr	r3, [r7, #4]
 80065aa:	681b      	ldr	r3, [r3, #0]
 80065ac:	f003 0304 	and.w	r3, r3, #4
 80065b0:	2b00      	cmp	r3, #0
 80065b2:	d008      	beq.n	80065c6 <HAL_RCC_ClockConfig+0x15a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80065b4:	4b1c      	ldr	r3, [pc, #112]	; (8006628 <HAL_RCC_ClockConfig+0x1bc>)
 80065b6:	689b      	ldr	r3, [r3, #8]
 80065b8:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80065bc:	687b      	ldr	r3, [r7, #4]
 80065be:	68db      	ldr	r3, [r3, #12]
 80065c0:	4919      	ldr	r1, [pc, #100]	; (8006628 <HAL_RCC_ClockConfig+0x1bc>)
 80065c2:	4313      	orrs	r3, r2
 80065c4:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80065c6:	687b      	ldr	r3, [r7, #4]
 80065c8:	681b      	ldr	r3, [r3, #0]
 80065ca:	f003 0308 	and.w	r3, r3, #8
 80065ce:	2b00      	cmp	r3, #0
 80065d0:	d009      	beq.n	80065e6 <HAL_RCC_ClockConfig+0x17a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80065d2:	4b15      	ldr	r3, [pc, #84]	; (8006628 <HAL_RCC_ClockConfig+0x1bc>)
 80065d4:	689b      	ldr	r3, [r3, #8]
 80065d6:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 80065da:	687b      	ldr	r3, [r7, #4]
 80065dc:	691b      	ldr	r3, [r3, #16]
 80065de:	00db      	lsls	r3, r3, #3
 80065e0:	4911      	ldr	r1, [pc, #68]	; (8006628 <HAL_RCC_ClockConfig+0x1bc>)
 80065e2:	4313      	orrs	r3, r2
 80065e4:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80065e6:	f000 f829 	bl	800663c <HAL_RCC_GetSysClockFreq>
 80065ea:	4601      	mov	r1, r0
 80065ec:	4b0e      	ldr	r3, [pc, #56]	; (8006628 <HAL_RCC_ClockConfig+0x1bc>)
 80065ee:	689b      	ldr	r3, [r3, #8]
 80065f0:	091b      	lsrs	r3, r3, #4
 80065f2:	f003 030f 	and.w	r3, r3, #15
 80065f6:	4a0e      	ldr	r2, [pc, #56]	; (8006630 <HAL_RCC_ClockConfig+0x1c4>)
 80065f8:	58a2      	ldr	r2, [r4, r2]
 80065fa:	5cd3      	ldrb	r3, [r2, r3]
 80065fc:	f003 031f 	and.w	r3, r3, #31
 8006600:	fa21 f303 	lsr.w	r3, r1, r3
 8006604:	4a0b      	ldr	r2, [pc, #44]	; (8006634 <HAL_RCC_ClockConfig+0x1c8>)
 8006606:	58a2      	ldr	r2, [r4, r2]
 8006608:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 800660a:	4b0b      	ldr	r3, [pc, #44]	; (8006638 <HAL_RCC_ClockConfig+0x1cc>)
 800660c:	58e3      	ldr	r3, [r4, r3]
 800660e:	681b      	ldr	r3, [r3, #0]
 8006610:	4618      	mov	r0, r3
 8006612:	f7fe ff9b 	bl	800554c <HAL_InitTick>
 8006616:	4603      	mov	r3, r0
 8006618:	72fb      	strb	r3, [r7, #11]

  return status;
 800661a:	7afb      	ldrb	r3, [r7, #11]
}
 800661c:	4618      	mov	r0, r3
 800661e:	3714      	adds	r7, #20
 8006620:	46bd      	mov	sp, r7
 8006622:	bd90      	pop	{r4, r7, pc}
 8006624:	40022000 	.word	0x40022000
 8006628:	40021000 	.word	0x40021000
 800662c:	17ffab98 	.word	0x17ffab98
 8006630:	0000001c 	.word	0x0000001c
 8006634:	00000008 	.word	0x00000008
 8006638:	00000018 	.word	0x00000018

0800663c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800663c:	b480      	push	{r7}
 800663e:	b089      	sub	sp, #36	; 0x24
 8006640:	af00      	add	r7, sp, #0
 8006642:	4a45      	ldr	r2, [pc, #276]	; (8006758 <HAL_RCC_GetSysClockFreq+0x11c>)
 8006644:	447a      	add	r2, pc
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8006646:	2300      	movs	r3, #0
 8006648:	61fb      	str	r3, [r7, #28]
 800664a:	2300      	movs	r3, #0
 800664c:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800664e:	4b3f      	ldr	r3, [pc, #252]	; (800674c <HAL_RCC_GetSysClockFreq+0x110>)
 8006650:	689b      	ldr	r3, [r3, #8]
 8006652:	f003 030c 	and.w	r3, r3, #12
 8006656:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8006658:	4b3c      	ldr	r3, [pc, #240]	; (800674c <HAL_RCC_GetSysClockFreq+0x110>)
 800665a:	68db      	ldr	r3, [r3, #12]
 800665c:	f003 0303 	and.w	r3, r3, #3
 8006660:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8006662:	693b      	ldr	r3, [r7, #16]
 8006664:	2b00      	cmp	r3, #0
 8006666:	d005      	beq.n	8006674 <HAL_RCC_GetSysClockFreq+0x38>
 8006668:	693b      	ldr	r3, [r7, #16]
 800666a:	2b0c      	cmp	r3, #12
 800666c:	d123      	bne.n	80066b6 <HAL_RCC_GetSysClockFreq+0x7a>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 800666e:	68fb      	ldr	r3, [r7, #12]
 8006670:	2b01      	cmp	r3, #1
 8006672:	d120      	bne.n	80066b6 <HAL_RCC_GetSysClockFreq+0x7a>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8006674:	4b35      	ldr	r3, [pc, #212]	; (800674c <HAL_RCC_GetSysClockFreq+0x110>)
 8006676:	681b      	ldr	r3, [r3, #0]
 8006678:	f003 0308 	and.w	r3, r3, #8
 800667c:	2b00      	cmp	r3, #0
 800667e:	d107      	bne.n	8006690 <HAL_RCC_GetSysClockFreq+0x54>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8006680:	4b32      	ldr	r3, [pc, #200]	; (800674c <HAL_RCC_GetSysClockFreq+0x110>)
 8006682:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8006686:	0a1b      	lsrs	r3, r3, #8
 8006688:	f003 030f 	and.w	r3, r3, #15
 800668c:	61fb      	str	r3, [r7, #28]
 800668e:	e005      	b.n	800669c <HAL_RCC_GetSysClockFreq+0x60>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8006690:	4b2e      	ldr	r3, [pc, #184]	; (800674c <HAL_RCC_GetSysClockFreq+0x110>)
 8006692:	681b      	ldr	r3, [r3, #0]
 8006694:	091b      	lsrs	r3, r3, #4
 8006696:	f003 030f 	and.w	r3, r3, #15
 800669a:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 800669c:	4b2f      	ldr	r3, [pc, #188]	; (800675c <HAL_RCC_GetSysClockFreq+0x120>)
 800669e:	58d3      	ldr	r3, [r2, r3]
 80066a0:	461a      	mov	r2, r3
 80066a2:	69fb      	ldr	r3, [r7, #28]
 80066a4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80066a8:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 80066aa:	693b      	ldr	r3, [r7, #16]
 80066ac:	2b00      	cmp	r3, #0
 80066ae:	d10d      	bne.n	80066cc <HAL_RCC_GetSysClockFreq+0x90>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 80066b0:	69fb      	ldr	r3, [r7, #28]
 80066b2:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 80066b4:	e00a      	b.n	80066cc <HAL_RCC_GetSysClockFreq+0x90>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 80066b6:	693b      	ldr	r3, [r7, #16]
 80066b8:	2b04      	cmp	r3, #4
 80066ba:	d102      	bne.n	80066c2 <HAL_RCC_GetSysClockFreq+0x86>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 80066bc:	4b24      	ldr	r3, [pc, #144]	; (8006750 <HAL_RCC_GetSysClockFreq+0x114>)
 80066be:	61bb      	str	r3, [r7, #24]
 80066c0:	e004      	b.n	80066cc <HAL_RCC_GetSysClockFreq+0x90>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 80066c2:	693b      	ldr	r3, [r7, #16]
 80066c4:	2b08      	cmp	r3, #8
 80066c6:	d101      	bne.n	80066cc <HAL_RCC_GetSysClockFreq+0x90>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 80066c8:	4b22      	ldr	r3, [pc, #136]	; (8006754 <HAL_RCC_GetSysClockFreq+0x118>)
 80066ca:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 80066cc:	693b      	ldr	r3, [r7, #16]
 80066ce:	2b0c      	cmp	r3, #12
 80066d0:	d134      	bne.n	800673c <HAL_RCC_GetSysClockFreq+0x100>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 80066d2:	4b1e      	ldr	r3, [pc, #120]	; (800674c <HAL_RCC_GetSysClockFreq+0x110>)
 80066d4:	68db      	ldr	r3, [r3, #12]
 80066d6:	f003 0303 	and.w	r3, r3, #3
 80066da:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 80066dc:	68bb      	ldr	r3, [r7, #8]
 80066de:	2b02      	cmp	r3, #2
 80066e0:	d003      	beq.n	80066ea <HAL_RCC_GetSysClockFreq+0xae>
 80066e2:	68bb      	ldr	r3, [r7, #8]
 80066e4:	2b03      	cmp	r3, #3
 80066e6:	d003      	beq.n	80066f0 <HAL_RCC_GetSysClockFreq+0xb4>
 80066e8:	e005      	b.n	80066f6 <HAL_RCC_GetSysClockFreq+0xba>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 80066ea:	4b19      	ldr	r3, [pc, #100]	; (8006750 <HAL_RCC_GetSysClockFreq+0x114>)
 80066ec:	617b      	str	r3, [r7, #20]
      break;
 80066ee:	e005      	b.n	80066fc <HAL_RCC_GetSysClockFreq+0xc0>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 80066f0:	4b18      	ldr	r3, [pc, #96]	; (8006754 <HAL_RCC_GetSysClockFreq+0x118>)
 80066f2:	617b      	str	r3, [r7, #20]
      break;
 80066f4:	e002      	b.n	80066fc <HAL_RCC_GetSysClockFreq+0xc0>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 80066f6:	69fb      	ldr	r3, [r7, #28]
 80066f8:	617b      	str	r3, [r7, #20]
      break;
 80066fa:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80066fc:	4b13      	ldr	r3, [pc, #76]	; (800674c <HAL_RCC_GetSysClockFreq+0x110>)
 80066fe:	68db      	ldr	r3, [r3, #12]
 8006700:	091b      	lsrs	r3, r3, #4
 8006702:	f003 0307 	and.w	r3, r3, #7
 8006706:	3301      	adds	r3, #1
 8006708:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 800670a:	4b10      	ldr	r3, [pc, #64]	; (800674c <HAL_RCC_GetSysClockFreq+0x110>)
 800670c:	68db      	ldr	r3, [r3, #12]
 800670e:	0a1b      	lsrs	r3, r3, #8
 8006710:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8006714:	697a      	ldr	r2, [r7, #20]
 8006716:	fb02 f203 	mul.w	r2, r2, r3
 800671a:	687b      	ldr	r3, [r7, #4]
 800671c:	fbb2 f3f3 	udiv	r3, r2, r3
 8006720:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8006722:	4b0a      	ldr	r3, [pc, #40]	; (800674c <HAL_RCC_GetSysClockFreq+0x110>)
 8006724:	68db      	ldr	r3, [r3, #12]
 8006726:	0e5b      	lsrs	r3, r3, #25
 8006728:	f003 0303 	and.w	r3, r3, #3
 800672c:	3301      	adds	r3, #1
 800672e:	005b      	lsls	r3, r3, #1
 8006730:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8006732:	697a      	ldr	r2, [r7, #20]
 8006734:	683b      	ldr	r3, [r7, #0]
 8006736:	fbb2 f3f3 	udiv	r3, r2, r3
 800673a:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 800673c:	69bb      	ldr	r3, [r7, #24]
}
 800673e:	4618      	mov	r0, r3
 8006740:	3724      	adds	r7, #36	; 0x24
 8006742:	46bd      	mov	sp, r7
 8006744:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006748:	4770      	bx	lr
 800674a:	bf00      	nop
 800674c:	40021000 	.word	0x40021000
 8006750:	00f42400 	.word	0x00f42400
 8006754:	007a1200 	.word	0x007a1200
 8006758:	17ffa9cc 	.word	0x17ffa9cc
 800675c:	00000004 	.word	0x00000004

08006760 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8006760:	b580      	push	{r7, lr}
 8006762:	b086      	sub	sp, #24
 8006764:	af00      	add	r7, sp, #0
 8006766:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8006768:	2300      	movs	r3, #0
 800676a:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 800676c:	4b2a      	ldr	r3, [pc, #168]	; (8006818 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800676e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006770:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006774:	2b00      	cmp	r3, #0
 8006776:	d003      	beq.n	8006780 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8006778:	f7ff f9e8 	bl	8005b4c <HAL_PWREx_GetVoltageRange>
 800677c:	6178      	str	r0, [r7, #20]
 800677e:	e014      	b.n	80067aa <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8006780:	4b25      	ldr	r3, [pc, #148]	; (8006818 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8006782:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006784:	4a24      	ldr	r2, [pc, #144]	; (8006818 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8006786:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800678a:	6593      	str	r3, [r2, #88]	; 0x58
 800678c:	4b22      	ldr	r3, [pc, #136]	; (8006818 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800678e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006790:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006794:	60fb      	str	r3, [r7, #12]
 8006796:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8006798:	f7ff f9d8 	bl	8005b4c <HAL_PWREx_GetVoltageRange>
 800679c:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 800679e:	4b1e      	ldr	r3, [pc, #120]	; (8006818 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80067a0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80067a2:	4a1d      	ldr	r2, [pc, #116]	; (8006818 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80067a4:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80067a8:	6593      	str	r3, [r2, #88]	; 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 80067aa:	697b      	ldr	r3, [r7, #20]
 80067ac:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80067b0:	d10b      	bne.n	80067ca <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 80067b2:	687b      	ldr	r3, [r7, #4]
 80067b4:	2b80      	cmp	r3, #128	; 0x80
 80067b6:	d919      	bls.n	80067ec <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 80067b8:	687b      	ldr	r3, [r7, #4]
 80067ba:	2ba0      	cmp	r3, #160	; 0xa0
 80067bc:	d902      	bls.n	80067c4 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 80067be:	2302      	movs	r3, #2
 80067c0:	613b      	str	r3, [r7, #16]
 80067c2:	e013      	b.n	80067ec <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 80067c4:	2301      	movs	r3, #1
 80067c6:	613b      	str	r3, [r7, #16]
 80067c8:	e010      	b.n	80067ec <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 80067ca:	687b      	ldr	r3, [r7, #4]
 80067cc:	2b80      	cmp	r3, #128	; 0x80
 80067ce:	d902      	bls.n	80067d6 <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 80067d0:	2303      	movs	r3, #3
 80067d2:	613b      	str	r3, [r7, #16]
 80067d4:	e00a      	b.n	80067ec <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 80067d6:	687b      	ldr	r3, [r7, #4]
 80067d8:	2b80      	cmp	r3, #128	; 0x80
 80067da:	d102      	bne.n	80067e2 <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 80067dc:	2302      	movs	r3, #2
 80067de:	613b      	str	r3, [r7, #16]
 80067e0:	e004      	b.n	80067ec <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 80067e2:	687b      	ldr	r3, [r7, #4]
 80067e4:	2b70      	cmp	r3, #112	; 0x70
 80067e6:	d101      	bne.n	80067ec <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 80067e8:	2301      	movs	r3, #1
 80067ea:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 80067ec:	4b0b      	ldr	r3, [pc, #44]	; (800681c <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80067ee:	681b      	ldr	r3, [r3, #0]
 80067f0:	f023 0207 	bic.w	r2, r3, #7
 80067f4:	4909      	ldr	r1, [pc, #36]	; (800681c <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80067f6:	693b      	ldr	r3, [r7, #16]
 80067f8:	4313      	orrs	r3, r2
 80067fa:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 80067fc:	4b07      	ldr	r3, [pc, #28]	; (800681c <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80067fe:	681b      	ldr	r3, [r3, #0]
 8006800:	f003 0307 	and.w	r3, r3, #7
 8006804:	693a      	ldr	r2, [r7, #16]
 8006806:	429a      	cmp	r2, r3
 8006808:	d001      	beq.n	800680e <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 800680a:	2301      	movs	r3, #1
 800680c:	e000      	b.n	8006810 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 800680e:	2300      	movs	r3, #0
}
 8006810:	4618      	mov	r0, r3
 8006812:	3718      	adds	r7, #24
 8006814:	46bd      	mov	sp, r7
 8006816:	bd80      	pop	{r7, pc}
 8006818:	40021000 	.word	0x40021000
 800681c:	40022000 	.word	0x40022000

08006820 <HAL_RCCEx_EnableMSIPLLMode>:
  * @note   Prior to enable the PLL-mode of the MSI for automatic hardware
  *         calibration LSE oscillator is to be enabled with HAL_RCC_OscConfig().
  * @retval None
  */
void HAL_RCCEx_EnableMSIPLLMode(void)
{
 8006820:	b480      	push	{r7}
 8006822:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_MSIPLLEN) ;
 8006824:	4b05      	ldr	r3, [pc, #20]	; (800683c <HAL_RCCEx_EnableMSIPLLMode+0x1c>)
 8006826:	681b      	ldr	r3, [r3, #0]
 8006828:	4a04      	ldr	r2, [pc, #16]	; (800683c <HAL_RCCEx_EnableMSIPLLMode+0x1c>)
 800682a:	f043 0304 	orr.w	r3, r3, #4
 800682e:	6013      	str	r3, [r2, #0]
}
 8006830:	bf00      	nop
 8006832:	46bd      	mov	sp, r7
 8006834:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006838:	4770      	bx	lr
 800683a:	bf00      	nop
 800683c:	40021000 	.word	0x40021000

08006840 <__libc_init_array>:
 8006840:	b570      	push	{r4, r5, r6, lr}
 8006842:	4d0d      	ldr	r5, [pc, #52]	; (8006878 <__libc_init_array+0x38>)
 8006844:	4c0d      	ldr	r4, [pc, #52]	; (800687c <__libc_init_array+0x3c>)
 8006846:	1b64      	subs	r4, r4, r5
 8006848:	10a4      	asrs	r4, r4, #2
 800684a:	2600      	movs	r6, #0
 800684c:	42a6      	cmp	r6, r4
 800684e:	d109      	bne.n	8006864 <__libc_init_array+0x24>
 8006850:	4d0b      	ldr	r5, [pc, #44]	; (8006880 <__libc_init_array+0x40>)
 8006852:	4c0c      	ldr	r4, [pc, #48]	; (8006884 <__libc_init_array+0x44>)
 8006854:	f000 f820 	bl	8006898 <_init>
 8006858:	1b64      	subs	r4, r4, r5
 800685a:	10a4      	asrs	r4, r4, #2
 800685c:	2600      	movs	r6, #0
 800685e:	42a6      	cmp	r6, r4
 8006860:	d105      	bne.n	800686e <__libc_init_array+0x2e>
 8006862:	bd70      	pop	{r4, r5, r6, pc}
 8006864:	f855 3b04 	ldr.w	r3, [r5], #4
 8006868:	4798      	blx	r3
 800686a:	3601      	adds	r6, #1
 800686c:	e7ee      	b.n	800684c <__libc_init_array+0xc>
 800686e:	f855 3b04 	ldr.w	r3, [r5], #4
 8006872:	4798      	blx	r3
 8006874:	3601      	adds	r6, #1
 8006876:	e7f2      	b.n	800685e <__libc_init_array+0x1e>
 8006878:	080068f0 	.word	0x080068f0
 800687c:	080068f0 	.word	0x080068f0
 8006880:	080068f0 	.word	0x080068f0
 8006884:	080068f4 	.word	0x080068f4

08006888 <memset>:
 8006888:	4402      	add	r2, r0
 800688a:	4603      	mov	r3, r0
 800688c:	4293      	cmp	r3, r2
 800688e:	d100      	bne.n	8006892 <memset+0xa>
 8006890:	4770      	bx	lr
 8006892:	f803 1b01 	strb.w	r1, [r3], #1
 8006896:	e7f9      	b.n	800688c <memset+0x4>

08006898 <_init>:
 8006898:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800689a:	bf00      	nop
 800689c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800689e:	bc08      	pop	{r3}
 80068a0:	469e      	mov	lr, r3
 80068a2:	4770      	bx	lr

080068a4 <_fini>:
 80068a4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80068a6:	bf00      	nop
 80068a8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80068aa:	bc08      	pop	{r3}
 80068ac:	469e      	mov	lr, r3
 80068ae:	4770      	bx	lr
