--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 4
-n 3 -fastpaths -xml main.twx main.ncd -o main.twr main.pcf -ucf
constraint_switch.ucf -ucf constraint_rgbLed.ucf -ucf constraint_pushbtn.ucf
-ucf constraint_led.ucf -ucf constraints.ucf -ucf constraint_clk.ucf

Design file:              main.ncd
Physical constraint file: main.pcf
Device,package,speed:     xc3s50a,tq144,-4 (PRODUCTION 1.42 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.

================================================================================
Timing constraint: NET "clkgen/CLKIN_IBUFG" PERIOD = 40 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is  10.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "clkgen/CLKIN_IBUFG" PERIOD = 40 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 30.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 40.000ns
  Low pulse: 20.000ns
  Low pulse limit: 5.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: clkgen/DCM_SP_INST/CLKIN
  Logical resource: clkgen/DCM_SP_INST/CLKIN
  Location pin: DCM_X1Y0.CLKIN
  Clock network: clkgen/CLKIN_IBUFG
--------------------------------------------------------------------------------
Slack: 30.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 40.000ns
  High pulse: 20.000ns
  High pulse limit: 5.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: clkgen/DCM_SP_INST/CLKIN
  Logical resource: clkgen/DCM_SP_INST/CLKIN
  Location pin: DCM_X1Y0.CLKIN
  Clock network: clkgen/CLKIN_IBUFG
--------------------------------------------------------------------------------
Slack: 36.001ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 3.999ns (250.063MHz) (Tdcmpc)
  Physical resource: clkgen/DCM_SP_INST/CLKIN
  Logical resource: clkgen/DCM_SP_INST/CLKIN
  Location pin: DCM_X1Y0.CLKIN
  Clock network: clkgen/CLKIN_IBUFG
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PERIOD analysis for net "clkgen/CLKFX_BUF" derived from  NET 
"clkgen/CLKIN_IBUFG" PERIOD = 40 ns HIGH 50%;  multiplied by 1.56 to 62.500 nS 
and duty cycle corrected to HIGH 31.250 nS  
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 82 paths analyzed, 10 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   5.467ns.
--------------------------------------------------------------------------------

Paths for end point sender/SentData_5 (SLICE_X3Y3.CE), 9 paths
--------------------------------------------------------------------------------
Slack (setup path):     57.033ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sender/SentData_0 (FF)
  Destination:          sender/SentData_5 (FF)
  Requirement:          62.500ns
  Data Path Delay:      5.427ns (Levels of Logic = 3)
  Clock Path Skew:      -0.040ns (0.240 - 0.280)
  Source Clock:         CLK16 rising at 0.000ns
  Destination Clock:    CLK16 rising at 62.500ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: sender/SentData_0 to sender/SentData_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y2.YQ        Tcko                  0.676   sender/SentData<1>
                                                       sender/SentData_0
    SLICE_X2Y4.F2        net (fanout=1)        0.669   sender/SentData<0>
    SLICE_X2Y4.X         Tilo                  0.692   sender/SentData_and0000146
                                                       sender/SentData_and0000146
    SLICE_X3Y2.G1        net (fanout=1)        0.463   sender/SentData_and0000146
    SLICE_X3Y2.Y         Tilo                  0.648   sender/SentData_not0001_inv
                                                       sender/SentData_and0000147
    SLICE_X3Y2.F3        net (fanout=1)        0.043   sender/SentData_and0000147/O
    SLICE_X3Y2.X         Tilo                  0.643   sender/SentData_not0001_inv
                                                       sender/SentData_and0000177
    SLICE_X3Y3.CE        net (fanout=5)        1.282   sender/SentData_not0001_inv
    SLICE_X3Y3.CLK       Tceck                 0.311   sender/SentData<5>
                                                       sender/SentData_5
    -------------------------------------------------  ---------------------------
    Total                                      5.427ns (2.970ns logic, 2.457ns route)
                                                       (54.7% logic, 45.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     57.469ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sender/SentData_7 (FF)
  Destination:          sender/SentData_5 (FF)
  Requirement:          62.500ns
  Data Path Delay:      5.031ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK16 rising at 0.000ns
  Destination Clock:    CLK16 rising at 62.500ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: sender/SentData_7 to sender/SentData_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y5.XQ        Tcko                  0.591   sender/SentData<7>
                                                       sender/SentData_7
    SLICE_X2Y4.F4        net (fanout=1)        0.358   sender/SentData<7>
    SLICE_X2Y4.X         Tilo                  0.692   sender/SentData_and0000146
                                                       sender/SentData_and0000146
    SLICE_X3Y2.G1        net (fanout=1)        0.463   sender/SentData_and0000146
    SLICE_X3Y2.Y         Tilo                  0.648   sender/SentData_not0001_inv
                                                       sender/SentData_and0000147
    SLICE_X3Y2.F3        net (fanout=1)        0.043   sender/SentData_and0000147/O
    SLICE_X3Y2.X         Tilo                  0.643   sender/SentData_not0001_inv
                                                       sender/SentData_and0000177
    SLICE_X3Y3.CE        net (fanout=5)        1.282   sender/SentData_not0001_inv
    SLICE_X3Y3.CLK       Tceck                 0.311   sender/SentData<5>
                                                       sender/SentData_5
    -------------------------------------------------  ---------------------------
    Total                                      5.031ns (2.885ns logic, 2.146ns route)
                                                       (57.3% logic, 42.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     57.821ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sender/SentData_5 (FF)
  Destination:          sender/SentData_5 (FF)
  Requirement:          62.500ns
  Data Path Delay:      4.679ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK16 rising at 0.000ns
  Destination Clock:    CLK16 rising at 62.500ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: sender/SentData_5 to sender/SentData_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y3.XQ        Tcko                  0.591   sender/SentData<5>
                                                       sender/SentData_5
    SLICE_X2Y3.F2        net (fanout=1)        0.394   sender/SentData<5>
    SLICE_X2Y3.X         Tilo                  0.692   N6
                                                       sender/SentData_and0000113_SW0
    SLICE_X3Y2.G3        net (fanout=1)        0.075   N6
    SLICE_X3Y2.Y         Tilo                  0.648   sender/SentData_not0001_inv
                                                       sender/SentData_and0000147
    SLICE_X3Y2.F3        net (fanout=1)        0.043   sender/SentData_and0000147/O
    SLICE_X3Y2.X         Tilo                  0.643   sender/SentData_not0001_inv
                                                       sender/SentData_and0000177
    SLICE_X3Y3.CE        net (fanout=5)        1.282   sender/SentData_not0001_inv
    SLICE_X3Y3.CLK       Tceck                 0.311   sender/SentData<5>
                                                       sender/SentData_5
    -------------------------------------------------  ---------------------------
    Total                                      4.679ns (2.885ns logic, 1.794ns route)
                                                       (61.7% logic, 38.3% route)

--------------------------------------------------------------------------------

Paths for end point sender/SentData_4 (SLICE_X3Y3.CE), 9 paths
--------------------------------------------------------------------------------
Slack (setup path):     57.033ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sender/SentData_0 (FF)
  Destination:          sender/SentData_4 (FF)
  Requirement:          62.500ns
  Data Path Delay:      5.427ns (Levels of Logic = 3)
  Clock Path Skew:      -0.040ns (0.240 - 0.280)
  Source Clock:         CLK16 rising at 0.000ns
  Destination Clock:    CLK16 rising at 62.500ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: sender/SentData_0 to sender/SentData_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y2.YQ        Tcko                  0.676   sender/SentData<1>
                                                       sender/SentData_0
    SLICE_X2Y4.F2        net (fanout=1)        0.669   sender/SentData<0>
    SLICE_X2Y4.X         Tilo                  0.692   sender/SentData_and0000146
                                                       sender/SentData_and0000146
    SLICE_X3Y2.G1        net (fanout=1)        0.463   sender/SentData_and0000146
    SLICE_X3Y2.Y         Tilo                  0.648   sender/SentData_not0001_inv
                                                       sender/SentData_and0000147
    SLICE_X3Y2.F3        net (fanout=1)        0.043   sender/SentData_and0000147/O
    SLICE_X3Y2.X         Tilo                  0.643   sender/SentData_not0001_inv
                                                       sender/SentData_and0000177
    SLICE_X3Y3.CE        net (fanout=5)        1.282   sender/SentData_not0001_inv
    SLICE_X3Y3.CLK       Tceck                 0.311   sender/SentData<5>
                                                       sender/SentData_4
    -------------------------------------------------  ---------------------------
    Total                                      5.427ns (2.970ns logic, 2.457ns route)
                                                       (54.7% logic, 45.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     57.469ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sender/SentData_7 (FF)
  Destination:          sender/SentData_4 (FF)
  Requirement:          62.500ns
  Data Path Delay:      5.031ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK16 rising at 0.000ns
  Destination Clock:    CLK16 rising at 62.500ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: sender/SentData_7 to sender/SentData_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y5.XQ        Tcko                  0.591   sender/SentData<7>
                                                       sender/SentData_7
    SLICE_X2Y4.F4        net (fanout=1)        0.358   sender/SentData<7>
    SLICE_X2Y4.X         Tilo                  0.692   sender/SentData_and0000146
                                                       sender/SentData_and0000146
    SLICE_X3Y2.G1        net (fanout=1)        0.463   sender/SentData_and0000146
    SLICE_X3Y2.Y         Tilo                  0.648   sender/SentData_not0001_inv
                                                       sender/SentData_and0000147
    SLICE_X3Y2.F3        net (fanout=1)        0.043   sender/SentData_and0000147/O
    SLICE_X3Y2.X         Tilo                  0.643   sender/SentData_not0001_inv
                                                       sender/SentData_and0000177
    SLICE_X3Y3.CE        net (fanout=5)        1.282   sender/SentData_not0001_inv
    SLICE_X3Y3.CLK       Tceck                 0.311   sender/SentData<5>
                                                       sender/SentData_4
    -------------------------------------------------  ---------------------------
    Total                                      5.031ns (2.885ns logic, 2.146ns route)
                                                       (57.3% logic, 42.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     57.821ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sender/SentData_5 (FF)
  Destination:          sender/SentData_4 (FF)
  Requirement:          62.500ns
  Data Path Delay:      4.679ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK16 rising at 0.000ns
  Destination Clock:    CLK16 rising at 62.500ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: sender/SentData_5 to sender/SentData_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y3.XQ        Tcko                  0.591   sender/SentData<5>
                                                       sender/SentData_5
    SLICE_X2Y3.F2        net (fanout=1)        0.394   sender/SentData<5>
    SLICE_X2Y3.X         Tilo                  0.692   N6
                                                       sender/SentData_and0000113_SW0
    SLICE_X3Y2.G3        net (fanout=1)        0.075   N6
    SLICE_X3Y2.Y         Tilo                  0.648   sender/SentData_not0001_inv
                                                       sender/SentData_and0000147
    SLICE_X3Y2.F3        net (fanout=1)        0.043   sender/SentData_and0000147/O
    SLICE_X3Y2.X         Tilo                  0.643   sender/SentData_not0001_inv
                                                       sender/SentData_and0000177
    SLICE_X3Y3.CE        net (fanout=5)        1.282   sender/SentData_not0001_inv
    SLICE_X3Y3.CLK       Tceck                 0.311   sender/SentData<5>
                                                       sender/SentData_4
    -------------------------------------------------  ---------------------------
    Total                                      4.679ns (2.885ns logic, 1.794ns route)
                                                       (61.7% logic, 38.3% route)

--------------------------------------------------------------------------------

Paths for end point sender/en (SLICE_X6Y8.CE), 9 paths
--------------------------------------------------------------------------------
Slack (setup path):     57.257ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sender/SentData_0 (FF)
  Destination:          sender/en (FF)
  Requirement:          62.500ns
  Data Path Delay:      5.184ns (Levels of Logic = 3)
  Clock Path Skew:      -0.059ns (0.221 - 0.280)
  Source Clock:         CLK16 rising at 0.000ns
  Destination Clock:    CLK16 rising at 62.500ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: sender/SentData_0 to sender/en
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y2.YQ        Tcko                  0.676   sender/SentData<1>
                                                       sender/SentData_0
    SLICE_X2Y4.F2        net (fanout=1)        0.669   sender/SentData<0>
    SLICE_X2Y4.X         Tilo                  0.692   sender/SentData_and0000146
                                                       sender/SentData_and0000146
    SLICE_X3Y2.G1        net (fanout=1)        0.463   sender/SentData_and0000146
    SLICE_X3Y2.Y         Tilo                  0.648   sender/SentData_not0001_inv
                                                       sender/SentData_and0000147
    SLICE_X3Y2.F3        net (fanout=1)        0.043   sender/SentData_and0000147/O
    SLICE_X3Y2.X         Tilo                  0.643   sender/SentData_not0001_inv
                                                       sender/SentData_and0000177
    SLICE_X6Y8.CE        net (fanout=5)        1.039   sender/SentData_not0001_inv
    SLICE_X6Y8.CLK       Tceck                 0.311   sender/en
                                                       sender/en
    -------------------------------------------------  ---------------------------
    Total                                      5.184ns (2.970ns logic, 2.214ns route)
                                                       (57.3% logic, 42.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     57.653ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sender/SentData_7 (FF)
  Destination:          sender/en (FF)
  Requirement:          62.500ns
  Data Path Delay:      4.788ns (Levels of Logic = 3)
  Clock Path Skew:      -0.059ns (0.221 - 0.280)
  Source Clock:         CLK16 rising at 0.000ns
  Destination Clock:    CLK16 rising at 62.500ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: sender/SentData_7 to sender/en
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y5.XQ        Tcko                  0.591   sender/SentData<7>
                                                       sender/SentData_7
    SLICE_X2Y4.F4        net (fanout=1)        0.358   sender/SentData<7>
    SLICE_X2Y4.X         Tilo                  0.692   sender/SentData_and0000146
                                                       sender/SentData_and0000146
    SLICE_X3Y2.G1        net (fanout=1)        0.463   sender/SentData_and0000146
    SLICE_X3Y2.Y         Tilo                  0.648   sender/SentData_not0001_inv
                                                       sender/SentData_and0000147
    SLICE_X3Y2.F3        net (fanout=1)        0.043   sender/SentData_and0000147/O
    SLICE_X3Y2.X         Tilo                  0.643   sender/SentData_not0001_inv
                                                       sender/SentData_and0000177
    SLICE_X6Y8.CE        net (fanout=5)        1.039   sender/SentData_not0001_inv
    SLICE_X6Y8.CLK       Tceck                 0.311   sender/en
                                                       sender/en
    -------------------------------------------------  ---------------------------
    Total                                      4.788ns (2.885ns logic, 1.903ns route)
                                                       (60.3% logic, 39.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     58.003ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sender/SentData_5 (FF)
  Destination:          sender/en (FF)
  Requirement:          62.500ns
  Data Path Delay:      4.436ns (Levels of Logic = 3)
  Clock Path Skew:      -0.061ns (0.221 - 0.282)
  Source Clock:         CLK16 rising at 0.000ns
  Destination Clock:    CLK16 rising at 62.500ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: sender/SentData_5 to sender/en
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y3.XQ        Tcko                  0.591   sender/SentData<5>
                                                       sender/SentData_5
    SLICE_X2Y3.F2        net (fanout=1)        0.394   sender/SentData<5>
    SLICE_X2Y3.X         Tilo                  0.692   N6
                                                       sender/SentData_and0000113_SW0
    SLICE_X3Y2.G3        net (fanout=1)        0.075   N6
    SLICE_X3Y2.Y         Tilo                  0.648   sender/SentData_not0001_inv
                                                       sender/SentData_and0000147
    SLICE_X3Y2.F3        net (fanout=1)        0.043   sender/SentData_and0000147/O
    SLICE_X3Y2.X         Tilo                  0.643   sender/SentData_not0001_inv
                                                       sender/SentData_and0000177
    SLICE_X6Y8.CE        net (fanout=5)        1.039   sender/SentData_not0001_inv
    SLICE_X6Y8.CLK       Tceck                 0.311   sender/en
                                                       sender/en
    -------------------------------------------------  ---------------------------
    Total                                      4.436ns (2.885ns logic, 1.551ns route)
                                                       (65.0% logic, 35.0% route)

--------------------------------------------------------------------------------

Hold Paths: PERIOD analysis for net "clkgen/CLKFX_BUF" derived from
 NET "clkgen/CLKIN_IBUFG" PERIOD = 40 ns HIGH 50%;
 multiplied by 1.56 to 62.500 nS and duty cycle corrected to HIGH 31.250 nS 

--------------------------------------------------------------------------------

Paths for end point sender/cbuf_q (SLICE_X13Y21.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.226ns (requirement - (clock path skew + uncertainty - data path))
  Source:               sender/ClkDivider_9 (FF)
  Destination:          sender/cbuf_q (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.229ns (Levels of Logic = 0)
  Clock Path Skew:      0.003ns (0.016 - 0.013)
  Source Clock:         CLK16 rising at 62.500ns
  Destination Clock:    CLK16 rising at 62.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: sender/ClkDivider_9 to sender/cbuf_q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y20.XQ      Tcko                  0.505   sender/ClkDivider<9>
                                                       sender/ClkDivider_9
    SLICE_X13Y21.BY      net (fanout=2)        0.584   sender/ClkDivider<9>
    SLICE_X13Y21.CLK     Tckdi       (-Th)    -0.140   sender/cbuf_q
                                                       sender/cbuf_q
    -------------------------------------------------  ---------------------------
    Total                                      1.229ns (0.645ns logic, 0.584ns route)
                                                       (52.5% logic, 47.5% route)

--------------------------------------------------------------------------------

Paths for end point sender/SentData_1 (SLICE_X4Y2.CE), 9 paths
--------------------------------------------------------------------------------
Slack (hold path):      2.419ns (requirement - (clock path skew + uncertainty - data path))
  Source:               sender/SentData_4 (FF)
  Destination:          sender/SentData_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.459ns (Levels of Logic = 2)
  Clock Path Skew:      0.040ns (0.280 - 0.240)
  Source Clock:         CLK16 rising at 62.500ns
  Destination Clock:    CLK16 rising at 62.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: sender/SentData_4 to sender/SentData_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y3.YQ        Tcko                  0.464   sender/SentData<5>
                                                       sender/SentData_4
    SLICE_X2Y2.F4        net (fanout=1)        0.286   sender/SentData<4>
    SLICE_X2Y2.X         Tilo                  0.554   sender/SentData_and000065
                                                       sender/SentData_and000065
    SLICE_X3Y2.F4        net (fanout=1)        0.035   sender/SentData_and000065
    SLICE_X3Y2.X         Tilo                  0.514   sender/SentData_not0001_inv
                                                       sender/SentData_and0000177
    SLICE_X4Y2.CE        net (fanout=5)        0.606   sender/SentData_not0001_inv
    SLICE_X4Y2.CLK       Tckce       (-Th)     0.000   sender/SentData<1>
                                                       sender/SentData_1
    -------------------------------------------------  ---------------------------
    Total                                      2.459ns (1.532ns logic, 0.927ns route)
                                                       (62.3% logic, 37.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      2.425ns (requirement - (clock path skew + uncertainty - data path))
  Source:               sender/SentData_6 (FF)
  Destination:          sender/SentData_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.467ns (Levels of Logic = 2)
  Clock Path Skew:      0.042ns (0.280 - 0.238)
  Source Clock:         CLK16 rising at 62.500ns
  Destination Clock:    CLK16 rising at 62.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: sender/SentData_6 to sender/SentData_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y5.YQ        Tcko                  0.464   sender/SentData<7>
                                                       sender/SentData_6
    SLICE_X3Y2.G2        net (fanout=1)        0.331   sender/SentData<6>
    SLICE_X3Y2.Y         Tilo                  0.518   sender/SentData_not0001_inv
                                                       sender/SentData_and0000147
    SLICE_X3Y2.F3        net (fanout=1)        0.034   sender/SentData_and0000147/O
    SLICE_X3Y2.X         Tilo                  0.514   sender/SentData_not0001_inv
                                                       sender/SentData_and0000177
    SLICE_X4Y2.CE        net (fanout=5)        0.606   sender/SentData_not0001_inv
    SLICE_X4Y2.CLK       Tckce       (-Th)     0.000   sender/SentData<1>
                                                       sender/SentData_1
    -------------------------------------------------  ---------------------------
    Total                                      2.467ns (1.496ns logic, 0.971ns route)
                                                       (60.6% logic, 39.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      2.525ns (requirement - (clock path skew + uncertainty - data path))
  Source:               sender/SentData_3 (FF)
  Destination:          sender/SentData_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.529ns (Levels of Logic = 2)
  Clock Path Skew:      0.004ns (0.020 - 0.016)
  Source Clock:         CLK16 rising at 62.500ns
  Destination Clock:    CLK16 rising at 62.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: sender/SentData_3 to sender/SentData_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y3.XQ        Tcko                  0.505   sender/SentData<3>
                                                       sender/SentData_3
    SLICE_X2Y2.F2        net (fanout=1)        0.315   sender/SentData<3>
    SLICE_X2Y2.X         Tilo                  0.554   sender/SentData_and000065
                                                       sender/SentData_and000065
    SLICE_X3Y2.F4        net (fanout=1)        0.035   sender/SentData_and000065
    SLICE_X3Y2.X         Tilo                  0.514   sender/SentData_not0001_inv
                                                       sender/SentData_and0000177
    SLICE_X4Y2.CE        net (fanout=5)        0.606   sender/SentData_not0001_inv
    SLICE_X4Y2.CLK       Tckce       (-Th)     0.000   sender/SentData<1>
                                                       sender/SentData_1
    -------------------------------------------------  ---------------------------
    Total                                      2.529ns (1.573ns logic, 0.956ns route)
                                                       (62.2% logic, 37.8% route)

--------------------------------------------------------------------------------

Paths for end point sender/SentData_0 (SLICE_X4Y2.CE), 9 paths
--------------------------------------------------------------------------------
Slack (hold path):      2.419ns (requirement - (clock path skew + uncertainty - data path))
  Source:               sender/SentData_4 (FF)
  Destination:          sender/SentData_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.459ns (Levels of Logic = 2)
  Clock Path Skew:      0.040ns (0.280 - 0.240)
  Source Clock:         CLK16 rising at 62.500ns
  Destination Clock:    CLK16 rising at 62.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: sender/SentData_4 to sender/SentData_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y3.YQ        Tcko                  0.464   sender/SentData<5>
                                                       sender/SentData_4
    SLICE_X2Y2.F4        net (fanout=1)        0.286   sender/SentData<4>
    SLICE_X2Y2.X         Tilo                  0.554   sender/SentData_and000065
                                                       sender/SentData_and000065
    SLICE_X3Y2.F4        net (fanout=1)        0.035   sender/SentData_and000065
    SLICE_X3Y2.X         Tilo                  0.514   sender/SentData_not0001_inv
                                                       sender/SentData_and0000177
    SLICE_X4Y2.CE        net (fanout=5)        0.606   sender/SentData_not0001_inv
    SLICE_X4Y2.CLK       Tckce       (-Th)     0.000   sender/SentData<1>
                                                       sender/SentData_0
    -------------------------------------------------  ---------------------------
    Total                                      2.459ns (1.532ns logic, 0.927ns route)
                                                       (62.3% logic, 37.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      2.425ns (requirement - (clock path skew + uncertainty - data path))
  Source:               sender/SentData_6 (FF)
  Destination:          sender/SentData_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.467ns (Levels of Logic = 2)
  Clock Path Skew:      0.042ns (0.280 - 0.238)
  Source Clock:         CLK16 rising at 62.500ns
  Destination Clock:    CLK16 rising at 62.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: sender/SentData_6 to sender/SentData_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y5.YQ        Tcko                  0.464   sender/SentData<7>
                                                       sender/SentData_6
    SLICE_X3Y2.G2        net (fanout=1)        0.331   sender/SentData<6>
    SLICE_X3Y2.Y         Tilo                  0.518   sender/SentData_not0001_inv
                                                       sender/SentData_and0000147
    SLICE_X3Y2.F3        net (fanout=1)        0.034   sender/SentData_and0000147/O
    SLICE_X3Y2.X         Tilo                  0.514   sender/SentData_not0001_inv
                                                       sender/SentData_and0000177
    SLICE_X4Y2.CE        net (fanout=5)        0.606   sender/SentData_not0001_inv
    SLICE_X4Y2.CLK       Tckce       (-Th)     0.000   sender/SentData<1>
                                                       sender/SentData_0
    -------------------------------------------------  ---------------------------
    Total                                      2.467ns (1.496ns logic, 0.971ns route)
                                                       (60.6% logic, 39.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      2.525ns (requirement - (clock path skew + uncertainty - data path))
  Source:               sender/SentData_3 (FF)
  Destination:          sender/SentData_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.529ns (Levels of Logic = 2)
  Clock Path Skew:      0.004ns (0.020 - 0.016)
  Source Clock:         CLK16 rising at 62.500ns
  Destination Clock:    CLK16 rising at 62.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: sender/SentData_3 to sender/SentData_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y3.XQ        Tcko                  0.505   sender/SentData<3>
                                                       sender/SentData_3
    SLICE_X2Y2.F2        net (fanout=1)        0.315   sender/SentData<3>
    SLICE_X2Y2.X         Tilo                  0.554   sender/SentData_and000065
                                                       sender/SentData_and000065
    SLICE_X3Y2.F4        net (fanout=1)        0.035   sender/SentData_and000065
    SLICE_X3Y2.X         Tilo                  0.514   sender/SentData_not0001_inv
                                                       sender/SentData_and0000177
    SLICE_X4Y2.CE        net (fanout=5)        0.606   sender/SentData_not0001_inv
    SLICE_X4Y2.CLK       Tckce       (-Th)     0.000   sender/SentData<1>
                                                       sender/SentData_0
    -------------------------------------------------  ---------------------------
    Total                                      2.529ns (1.573ns logic, 0.956ns route)
                                                       (62.2% logic, 37.8% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: PERIOD analysis for net "clkgen/CLKFX_BUF" derived from
 NET "clkgen/CLKIN_IBUFG" PERIOD = 40 ns HIGH 50%;
 multiplied by 1.56 to 62.500 nS and duty cycle corrected to HIGH 31.250 nS 

--------------------------------------------------------------------------------
Slack: 59.498ns (period - min period limit)
  Period: 62.500ns
  Min period limit: 3.002ns (333.111MHz) ()
  Physical resource: clkgen/DCM_SP_INST/CLKFX
  Logical resource: clkgen/DCM_SP_INST/CLKFX
  Location pin: DCM_X1Y0.CLKFX
  Clock network: clkgen/CLKFX_BUF
--------------------------------------------------------------------------------
Slack: 60.898ns (period - (min low pulse limit / (low pulse / period)))
  Period: 62.500ns
  Low pulse: 31.250ns
  Low pulse limit: 0.801ns (Tcl)
  Physical resource: sender/SentData<1>/CLK
  Logical resource: sender/SentData_1/CK
  Location pin: SLICE_X4Y2.CLK
  Clock network: CLK16
--------------------------------------------------------------------------------
Slack: 60.898ns (period - (min high pulse limit / (high pulse / period)))
  Period: 62.500ns
  High pulse: 31.250ns
  High pulse limit: 0.801ns (Tch)
  Physical resource: sender/SentData<1>/CLK
  Logical resource: sender/SentData_1/CK
  Location pin: SLICE_X4Y2.CLK
  Clock network: CLK16
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for clkgen/CLKIN_IBUFG
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|clkgen/CLKIN_IBUFG             |     40.000ns|     10.000ns|      3.499ns|            0|            0|            0|           82|
| clkgen/CLKFX_BUF              |     62.500ns|      5.467ns|          N/A|            0|            0|           82|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    5.467|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 82 paths, 0 nets, and 31 connections

Design statistics:
   Minimum period:  10.000ns{1}   (Maximum frequency: 100.000MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Sun Apr 21 02:01:39 2019 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4524 MB



