/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire [9:0] _03_;
  wire [2:0] _04_;
  wire celloutsig_0_0z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire [4:0] celloutsig_1_0z;
  wire [4:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [6:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_8z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_5z = ~(_00_ ^ _01_);
  assign celloutsig_0_6z = ~(_02_ ^ celloutsig_0_5z);
  assign celloutsig_1_2z = ~(celloutsig_1_1z[2] ^ in_data[179]);
  assign celloutsig_1_5z = ~(celloutsig_1_4z ^ celloutsig_1_2z);
  assign celloutsig_1_19z = ~(celloutsig_1_8z ^ celloutsig_1_2z);
  reg [2:0] _10_;
  always_ff @(negedge clkin_data[0], posedge celloutsig_1_19z)
    if (celloutsig_1_19z) _10_ <= 3'h0;
    else _10_ <= in_data[85:83];
  assign { _04_[2:1], _02_ } = _10_;
  reg [9:0] _11_;
  always_ff @(negedge clkin_data[0], negedge celloutsig_1_19z)
    if (!celloutsig_1_19z) _11_ <= 10'h000;
    else _11_ <= { in_data[5:0], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z };
  assign { _03_[9:8], _01_, _03_[6:4], _00_, _03_[2:0] } = _11_;
  assign celloutsig_1_18z = { 3'h7, celloutsig_1_5z, celloutsig_1_2z } / { 1'h1, in_data[106:103] };
  assign celloutsig_0_0z = in_data[35:24] == in_data[33:22];
  assign celloutsig_1_8z = ! { celloutsig_1_1z[6:3], celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_4z };
  assign celloutsig_1_3z = in_data[169:137] !== in_data[152:120];
  assign celloutsig_1_4z = in_data[169:166] !== { celloutsig_1_1z[4:2], celloutsig_1_2z };
  assign celloutsig_1_1z = { celloutsig_1_0z[3:2], celloutsig_1_0z } >> in_data[104:98];
  assign celloutsig_1_0z = in_data[123:119] ~^ in_data[157:153];
  assign { _03_[7], _03_[3] } = { _01_, _00_ };
  assign _04_[0] = _02_;
  assign { out_data[132:128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_5z, celloutsig_0_6z };
endmodule
