INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/danie/w5500StateMachine/w5500StateMachine.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-311] analyzing module clk_wiz_0_clk_wiz
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/danie/w5500StateMachine/w5500StateMachine.srcs/sources_1/new/spi_streamer.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'w5500_axi_data_streamer'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/danie/w5500StateMachine/w5500StateMachine.srcs/sources_1/imports/Downloads/spimaster.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'w5500_state_machine'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/danie/w5500StateMachine/w5500StateMachine.srcs/sources_1/imports/Downloads/transceiveunit.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'transceive_unit'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/danie/w5500StateMachine/w5500StateMachine.srcs/sources_1/new/ext_data_handler.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ext_data_handler'
