I 000051 55 2435          1733451180401 Behavioral
(_unit VHDL(memwb 0 4(behavioral 0 27))
	(_version vf5)
	(_time 1733451180402 2024.12.05 21:13:00)
	(_source(\../src/memwb.vhd\))
	(_parameters dbg tan)
	(_code e9bcbdbae5bee9feeae8fbb3ecefecefbdeeeeefeb)
	(_coverage d)
	(_ent
		(_time 1733451180399)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int resetbar -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int readdata2in 0 0 8(_ent(_in))))
		(_port(_int aluresultin 0 0 9(_ent(_in))))
		(_port(_int readdata2out 0 0 10(_ent(_out))))
		(_port(_int aluresultout 0 0 11(_ent(_out))))
		(_port(_int MemtoRegin -1 0 14(_ent(_in))))
		(_port(_int RegWritein -1 0 15(_ent(_in))))
		(_port(_int MemtoReg -1 0 18(_ent(_out))))
		(_port(_int RegWrite -1 0 19(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 22(_array -1((_dto i 4 i 0)))))
		(_port(_int rdin 1 0 22(_ent(_in))))
		(_port(_int rdout 1 0 23(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 28(_array -1((_dto i 31 i 0)))))
		(_sig(_int readdata2_reg 2 0 28(_arch(_uni))))
		(_sig(_int aluresult_reg 2 0 29(_arch(_uni))))
		(_sig(_int MemtoReg_reg -1 0 32(_arch(_uni))))
		(_sig(_int RegWrite_reg -1 0 33(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 35(_array -1((_dto i 4 i 0)))))
		(_sig(_int rd_reg 3 0 35(_arch(_uni))))
		(_prcs
			(line__39(_arch 0 0 39(_prcs(_simple)(_trgt(12)(13)(14)(15)(16))(_sens(0)(1))(_read(2)(3)(6)(7)(10)))))
			(line__63(_arch 1 0 63(_assignment(_alias((readdata2out)(readdata2_reg)))(_trgt(4))(_sens(12)))))
			(line__64(_arch 2 0 64(_assignment(_alias((aluresultout)(aluresult_reg)))(_trgt(5))(_sens(13)))))
			(line__67(_arch 3 0 67(_assignment(_alias((MemtoReg)(MemtoReg_reg)))(_simpleassign BUF)(_trgt(8))(_sens(14)))))
			(line__68(_arch 4 0 68(_assignment(_alias((RegWrite)(RegWrite_reg)))(_simpleassign BUF)(_trgt(9))(_sens(15)))))
			(line__71(_arch 5 0 71(_assignment(_alias((rdout)(rd_reg)))(_trgt(11))(_sens(16)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 2)
	)
	(_model . Behavioral 6 -1)
)
I 000044 55 1172          1733451180459 rtl
(_unit VHDL(program_counter 0 6(rtl 0 16))
	(_version vf5)
	(_time 1733451180460 2024.12.05 21:13:00)
	(_source(\../src/program_counter.vhd\))
	(_parameters dbg tan)
	(_code 184c191e124f1a0e1d1f0a42481e4c1d4e1e1b1e4e)
	(_coverage d)
	(_ent
		(_time 1733451180457)
	)
	(_object
		(_port(_int clk -1 0 8(_ent(_in)(_event))))
		(_port(_int reset -1 0 9(_ent(_in))))
		(_port(_int pcwrite -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11(_array -1((_dto i 15 i 0)))))
		(_port(_int pcsource 0 0 11(_ent(_in))))
		(_port(_int pcout 0 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 17(_array -1((_dto i 15 i 0)))))
		(_sig(_int pc_reg 1 0 17(_arch(_uni))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_simple)(_trgt(5))(_sens(0)(1))(_read(2)(3)))))
			(line__32(_arch 1 0 32(_assignment(_alias((pcout)(pc_reg)))(_trgt(4))(_sens(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . rtl 2 -1)
)
V 000040 55 625 1733451180469 types_pkg
(_unit VHDL(types_pkg 0 4)
	(_version vf5)
	(_time 1733451180470 2024.12.05 21:13:00)
	(_source(\../src/types_pk.vhd\))
	(_parameters dbg tan)
	(_code 27732222297173312273347e202027217521202023)
	(_coverage d)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~15 0 7(_array -1((_dto i 31 i 0)))))
		(_type(_int reg_array 0 7(_array 0((_to i 0 i 31)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~152 0 10(_array -1((_dto i 31 i 0)))))
		(_type(_int mem_array 0 10(_array 2((_to i 0 i 128)))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000051 55 785           1733451180474 Behavioral
(_unit VHDL(writebackmux 0 4(behavioral 0 13))
	(_version vf5)
	(_time 1733451180475 2024.12.05 21:13:00)
	(_source(\../src/writebackmux.vhd\))
	(_parameters dbg tan)
	(_code 2773212222707a302377327d742126212421752173)
	(_coverage d)
	(_ent
		(_time 1733451180472)
	)
	(_object
		(_port(_int memtoregcontrol -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int read_data 0 0 7(_ent(_in))))
		(_port(_int aluresult 0 0 8(_ent(_in))))
		(_port(_int writebackdata 0 0 9(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 1 -1)
)
I 000051 55 981           1733451180485 behavioral
(_unit VHDL(pc_mux 0 4(behavioral 0 13))
	(_version vf5)
	(_time 1733451180486 2024.12.05 21:13:00)
	(_source(\../src/pc_mux.vhd\))
	(_parameters dbg tan)
	(_code 37633632336335216237226c6e3037313432613163)
	(_coverage d)
	(_ent
		(_time 1733451180483)
	)
	(_object
		(_port(_int branch -1 0 6(_ent(_in))))
		(_port(_int earlybranchcontrolunit -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int pcplus4 0 0 8(_ent(_in))))
		(_port(_int pcplusimm 0 0 8(_ent(_in))))
		(_port(_int pcsource 0 0 9(_ent(_out))))
		(_sig(_int control -1 0 14(_arch(_uni))))
		(_prcs
			(line__17(_arch 0 0 17(_assignment(_trgt(5))(_sens(0)(1)))))
			(line__19(_arch 1 0 19(_assignment(_trgt(4))(_sens(2)(3)(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(16843009 16843009 16843009 16843009)
	)
	(_model . behavioral 2 -1)
)
I 000049 55 1112          1733451180498 behavior
(_unit VHDL(pcimmadder 0 5(behavior 0 13))
	(_version vf5)
	(_time 1733451180499 2024.12.05 21:13:00)
	(_source(\../src/pcimmadder.vhd\))
	(_parameters dbg tan)
	(_code 4612474443111b501344021c164042404240434144)
	(_coverage d)
	(_ent
		(_time 1733451180496)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7(_array -1((_dto i 15 i 0)))))
		(_port(_int pc 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int immediate 1 0 8(_ent(_in))))
		(_port(_int pcplusimm 0 0 9(_ent(_out))))
		(_type(_int ~UNSIGNED{31~downto~0}~13 0 16(_array -1((_dto i 31 i 0)))))
		(_var(_int temp_sum 2 0 16(_prcs 0)))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext std.standard.NATURAL(2 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . behavior 1 -1)
)
I 000044 55 800           1733451180516 rtl
(_unit VHDL(pc4adder 0 6(rtl 0 13))
	(_version vf5)
	(_time 1733451180517 2024.12.05 21:13:00)
	(_source(\../src/pc4adder.vhd\))
	(_parameters dbg tan)
	(_code 56025755530406405706420c035053515451565055)
	(_coverage d)
	(_ent
		(_time 1733451180514)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int pcout 0 0 8(_ent(_in))))
		(_port(_int pcplus4 0 0 9(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . rtl 1 -1)
)
I 000051 55 3873          1733451180526 Behavioral
(_unit VHDL(exmem 0 4(behavioral 0 39))
	(_version vf5)
	(_time 1733451180527 2024.12.05 21:13:00)
	(_source(\../src/exmem.vhd\))
	(_parameters dbg tan)
	(_code 66336267683166706b60223c32616e603260636032)
	(_coverage d)
	(_ent
		(_time 1733451180524)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int resetbar -1 0 7(_ent(_in))))
		(_port(_int aluzeroin -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int aluresultin 0 0 9(_ent(_in))))
		(_port(_int readdata2in 0 0 10(_ent(_in))))
		(_port(_int aluzeroout -1 0 11(_ent(_out))))
		(_port(_int aluresultout 0 0 12(_ent(_out))))
		(_port(_int readdata2out 0 0 13(_ent(_out))))
		(_port(_int MemtoRegin -1 0 16(_ent(_in))))
		(_port(_int RegWritein -1 0 17(_ent(_in))))
		(_port(_int MemReadin -1 0 20(_ent(_in))))
		(_port(_int MemWritein -1 0 21(_ent(_in))))
		(_port(_int Branchin -1 0 22(_ent(_in))))
		(_port(_int JALorBRANCH -1 0 23(_ent(_in))))
		(_port(_int MemtoRegout -1 0 26(_ent(_out))))
		(_port(_int RegWriteout -1 0 27(_ent(_out))))
		(_port(_int MemRead -1 0 30(_ent(_out))))
		(_port(_int MemWrite -1 0 31(_ent(_out))))
		(_port(_int Branch -1 0 32(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 34(_array -1((_dto i 4 i 0)))))
		(_port(_int rdin 1 0 34(_ent(_in))))
		(_port(_int rdout 1 0 35(_ent(_out))))
		(_sig(_int aluzero_reg -1 0 40(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 41(_array -1((_dto i 31 i 0)))))
		(_sig(_int aluresult_reg 2 0 41(_arch(_uni))))
		(_sig(_int readdata2_reg 2 0 42(_arch(_uni))))
		(_sig(_int MemtoReg_reg -1 0 45(_arch(_uni))))
		(_sig(_int RegWrite_reg -1 0 46(_arch(_uni))))
		(_sig(_int MemRead_reg -1 0 49(_arch(_uni))))
		(_sig(_int MemWrite_reg -1 0 50(_arch(_uni))))
		(_sig(_int Branch_reg -1 0 51(_arch(_uni))))
		(_sig(_int JALorBRANCH_reg -1 0 52(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 54(_array -1((_dto i 4 i 0)))))
		(_sig(_int rd_reg 3 0 54(_arch(_uni))))
		(_sig(_int current_branch_condition -1 0 57(_arch(_uni))))
		(_prcs
			(line__59(_arch 0 0 59(_prcs(_simple)(_trgt(21)(22)(23)(24)(25)(26)(27)(28)(29)(30)(31))(_sens(0)(1))(_read(2)(3)(4)(8)(9)(10)(11)(12)(13)(19)(31)))))
			(line__117(_arch 1 0 117(_assignment(_alias((aluzeroout)(aluzero_reg)))(_simpleassign BUF)(_trgt(5))(_sens(21)))))
			(line__118(_arch 2 0 118(_assignment(_alias((aluresultout)(aluresult_reg)))(_trgt(6))(_sens(22)))))
			(line__119(_arch 3 0 119(_assignment(_alias((readdata2out)(readdata2_reg)))(_trgt(7))(_sens(23)))))
			(line__121(_arch 4 0 121(_assignment(_alias((MemtoRegout)(MemtoReg_reg)))(_simpleassign BUF)(_trgt(14))(_sens(24)))))
			(line__122(_arch 5 0 122(_assignment(_alias((RegWriteout)(RegWrite_reg)))(_simpleassign BUF)(_trgt(15))(_sens(25)))))
			(line__124(_arch 6 0 124(_assignment(_alias((MemRead)(MemRead_reg)))(_simpleassign BUF)(_trgt(16))(_sens(26)))))
			(line__125(_arch 7 0 125(_assignment(_alias((MemWrite)(MemWrite_reg)))(_simpleassign BUF)(_trgt(17))(_sens(27)))))
			(line__126(_arch 8 0 126(_assignment(_alias((Branch)(Branch_reg)))(_simpleassign BUF)(_trgt(18))(_sens(28)))))
			(line__128(_arch 9 0 128(_assignment(_alias((rdout)(rd_reg)))(_trgt(20))(_sens(30)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 2)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 2)
	)
	(_model . Behavioral 10 -1)
)
I 000051 55 2707          1733451180548 Behavioral
(_unit VHDL(ifid 0 7(behavioral 0 26))
	(_version vf5)
	(_time 1733451180549 2024.12.05 21:13:00)
	(_source(\../src/ifid.vhd\))
	(_parameters dbg tan)
	(_code 75207d747622286375756c2f22737c7371737c7373)
	(_coverage d)
	(_ent
		(_time 1733451180546)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int rstbar -1 0 10(_ent(_in))))
		(_port(_int ifidwrite -1 0 11(_ent(_in))))
		(_port(_int ifidflush -1 0 12(_ent(_in))))
		(_port(_int branch_taken -1 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 14(_array -1((_dto i 15 i 0)))))
		(_port(_int pcout 0 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 15(_array -1((_dto i 31 i 0)))))
		(_port(_int instruction 1 0 15(_ent(_in))))
		(_port(_int ifidinstructionout 1 0 16(_ent(_out))))
		(_port(_int ifidpcout 0 0 17(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 18(_array -1((_dto i 4 i 0)))))
		(_port(_int rs1_out 2 0 18(_ent(_out))))
		(_port(_int rs2_out 2 0 19(_ent(_out))))
		(_port(_int rd_out 2 0 20(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 27(_array -1((_dto i 31 i 0)))))
		(_sig(_int instruction_reg 3 0 27(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 28(_array -1((_dto i 15 i 0)))))
		(_sig(_int pcout_reg 4 0 28(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 29(_array -1((_dto i 4 i 0)))))
		(_sig(_int rdout_reg 5 0 29(_arch(_uni))))
		(_sig(_int rs1_reg 5 0 30(_arch(_uni))))
		(_sig(_int rs2_reg 5 0 31(_arch(_uni))))
		(_prcs
			(line__36(_arch 0 0 36(_prcs(_simple)(_trgt(12)(13)(14)(15)(16))(_sens(0)(1))(_read(2)(3)(5)(6)))))
			(line__69(_arch 1 0 69(_assignment(_alias((ifidinstructionout)(instruction_reg)))(_trgt(7))(_sens(12)))))
			(line__70(_arch 2 0 70(_assignment(_alias((ifidpcout)(pcout_reg)))(_trgt(8))(_sens(13)))))
			(line__71(_arch 3 0 71(_assignment(_alias((rd_out)(rdout_reg)))(_trgt(11))(_sens(14)))))
			(line__72(_arch 4 0 72(_assignment(_alias((rs1_out)(rs1_reg)))(_trgt(9))(_sens(15)))))
			(line__73(_arch 5 0 73(_assignment(_alias((rs2_out)(rs2_reg)))(_trgt(10))(_sens(16)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018)
		(33686018 2)
		(33686018 2)
		(33686018 2)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018)
		(33686018 2)
		(33686018 2)
		(33686018 2)
	)
	(_model . Behavioral 6 -1)
)
I 000051 55 11375         1733451180566 Behavioral
(_unit VHDL(instruction_memory 0 5(behavioral 0 19))
	(_version vf5)
	(_time 1733451180567 2024.12.05 21:13:00)
	(_source(\../src/instruction_memory_PROGRAM.vhd\))
	(_parameters dbg tan)
	(_code 85d08d8bd5d3d29282d097ded183868281838c83d3)
	(_coverage d)
	(_ent
		(_time 1733451180564)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7(_array -1((_dto i 15 i 0)))))
		(_port(_int pc_address 0 0 7(_ent(_in))))
		(_port(_int reset -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int instruction 1 0 9(_ent(_out))))
		(_port(_int debug_clk -1 0 12(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 13(_array -1((_dto i 6 i 0)))))
		(_port(_int debug_addr 2 0 13(_ent(_in))))
		(_port(_int debug_data 1 0 14(_ent(_inout))))
		(_port(_int debug_we -1 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 21(_array -1((_dto i 31 i 0)))))
		(_type(_int memory_array 0 21(_array 3((_to i 0 i 127)))))
		(_sig(_int mem 4 0 22(_arch(_uni((_others(_string \"00000000000000000000000000000000"\)))))))
		(_var(_int address_offset -5 0 33(_prcs 0)))
		(_prcs
			(line__32(_arch 0 0 32(_prcs(_simple)(_trgt(2))(_sens(0))(_mon)(_read(7)))))
			(line__43(_arch 1 0 43(_prcs(_simple)(_trgt(5)(7))(_sens(1)(3)(6))(_mon)(_read(4)(5)))))
		)
		(_subprogram
			(_int is_valid_address 2 0 25(_arch(_func -3 -2)))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext std.standard.BOOLEAN(1 BOOLEAN)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_split (7)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 1244          1733451180585 Behavioral
(_unit VHDL(immgen 0 5(behavioral 0 14))
	(_version vf5)
	(_time 1733451180586 2024.12.05 21:13:00)
	(_source(\../src/immediategen.vhd\))
	(_parameters dbg tan)
	(_code a4f1acf3f4f3a4b2a0a1b1fea0a2ada2f0a2f0a2a3)
	(_coverage d)
	(_ent
		(_time 1733451180583)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int instruction 0 0 7(_ent(_in))))
		(_port(_int pcadderimm 0 0 9(_ent(_out))))
		(_port(_int immediate 0 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 17(_array -1((_dto i 6 i 0)))))
		(_var(_int opcode 1 0 17(_prcs 0)))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(1)(2))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext std.standard.NATURAL(2 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 5547          1733451180610 Behavioral
(_unit VHDL(idex 0 4(behavioral 0 54))
	(_version vf5)
	(_time 1733451180611 2024.12.05 21:13:00)
	(_source(\../src/idex.vhd\))
	(_parameters dbg tan)
	(_code b4e1bce0b4e3e5a3b4e4adeee1b2b1b3bcb2bdb2b0)
	(_coverage d)
	(_ent
		(_time 1733451180608)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int rstbar -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int pcin 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int instructionin 1 0 9(_ent(_in))))
		(_port(_int instructionout 1 0 10(_ent(_out))))
		(_port(_int readdata1in 1 0 11(_ent(_in))))
		(_port(_int readdata2in 1 0 12(_ent(_in))))
		(_port(_int immediatein 1 0 13(_ent(_in))))
		(_port(_int immediateout 1 0 14(_ent(_out))))
		(_port(_int pcout 0 0 15(_ent(_out))))
		(_port(_int readdata1out 1 0 16(_ent(_out))))
		(_port(_int readdata2out 1 0 17(_ent(_out))))
		(_port(_int MemtoRegin -1 0 20(_ent(_in))))
		(_port(_int RegWritein -1 0 21(_ent(_in))))
		(_port(_int MemReadin -1 0 24(_ent(_in))))
		(_port(_int MemWritein -1 0 25(_ent(_in))))
		(_port(_int Branchin -1 0 26(_ent(_in))))
		(_port(_int ALUSrcin -1 0 29(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 30(_array -1((_dto i 1 i 0)))))
		(_port(_int ALUOpin 2 0 30(_ent(_in))))
		(_port(_int MemtoRegout -1 0 33(_ent(_out))))
		(_port(_int RegWriteout -1 0 34(_ent(_out))))
		(_port(_int MemReadout -1 0 37(_ent(_out))))
		(_port(_int MemWriteout -1 0 38(_ent(_out))))
		(_port(_int Branchout -1 0 39(_ent(_out))))
		(_port(_int ALUSrc -1 0 42(_ent(_out))))
		(_port(_int ALUOp 2 0 43(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 45(_array -1((_dto i 4 i 0)))))
		(_port(_int rs1in 3 0 45(_ent(_in))))
		(_port(_int rs2in 3 0 46(_ent(_in))))
		(_port(_int rdin 3 0 47(_ent(_in))))
		(_port(_int rs1out 3 0 48(_ent(_out))))
		(_port(_int rs2out 3 0 49(_ent(_out))))
		(_port(_int rdout 3 0 50(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 55(_array -1((_dto i 15 i 0)))))
		(_sig(_int pcin_reg 4 0 55(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 56(_array -1((_dto i 31 i 0)))))
		(_sig(_int readdata1_reg 5 0 56(_arch(_uni))))
		(_sig(_int readdata2_reg 5 0 57(_arch(_uni))))
		(_sig(_int immediate_reg 5 0 58(_arch(_uni))))
		(_sig(_int instruction_reg 5 0 59(_arch(_uni))))
		(_sig(_int MemtoReg_reg -1 0 62(_arch(_uni))))
		(_sig(_int RegWrite_reg -1 0 63(_arch(_uni))))
		(_sig(_int MemRead_reg -1 0 66(_arch(_uni))))
		(_sig(_int MemWrite_reg -1 0 67(_arch(_uni))))
		(_sig(_int Branch_reg -1 0 68(_arch(_uni))))
		(_sig(_int ALUSrc_reg -1 0 71(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 72(_array -1((_dto i 1 i 0)))))
		(_sig(_int ALUOp_reg 6 0 72(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 74(_array -1((_dto i 4 i 0)))))
		(_sig(_int rs1_reg 7 0 74(_arch(_uni))))
		(_sig(_int rs2_reg 7 0 75(_arch(_uni))))
		(_sig(_int rd_reg 7 0 76(_arch(_uni))))
		(_prcs
			(line__79(_arch 0 0 79(_prcs(_simple)(_trgt(32)(33)(34)(35)(36)(37)(38)(39)(40)(41)(42)(43)(44)(45)(46))(_sens(0)(1))(_read(2)(3)(5)(6)(7)(12)(13)(14)(15)(16)(17)(18)(26)(27)(28)))))
			(line__126(_arch 1 0 126(_assignment(_alias((pcout)(pcin_reg)))(_trgt(9))(_sens(32)))))
			(line__127(_arch 2 0 127(_assignment(_alias((readdata1out)(readdata1_reg)))(_trgt(10))(_sens(33)))))
			(line__128(_arch 3 0 128(_assignment(_alias((readdata2out)(readdata2_reg)))(_trgt(11))(_sens(34)))))
			(line__129(_arch 4 0 129(_assignment(_alias((immediateout)(immediate_reg)))(_trgt(8))(_sens(35)))))
			(line__130(_arch 5 0 130(_assignment(_alias((instructionout)(instruction_reg)))(_trgt(4))(_sens(36)))))
			(line__132(_arch 6 0 132(_assignment(_alias((MemtoRegout)(MemtoReg_reg)))(_simpleassign BUF)(_trgt(19))(_sens(37)))))
			(line__133(_arch 7 0 133(_assignment(_alias((RegWriteout)(RegWrite_reg)))(_simpleassign BUF)(_trgt(20))(_sens(38)))))
			(line__134(_arch 8 0 134(_assignment(_alias((MemReadout)(MemRead_reg)))(_simpleassign BUF)(_trgt(21))(_sens(39)))))
			(line__135(_arch 9 0 135(_assignment(_alias((MemWriteout)(MemWrite_reg)))(_simpleassign BUF)(_trgt(22))(_sens(40)))))
			(line__136(_arch 10 0 136(_assignment(_alias((Branchout)(Branch_reg)))(_simpleassign BUF)(_trgt(23))(_sens(41)))))
			(line__138(_arch 11 0 138(_assignment(_alias((ALUSrc)(ALUSrc_reg)))(_simpleassign BUF)(_trgt(24))(_sens(42)))))
			(line__139(_arch 12 0 139(_assignment(_alias((ALUOp)(ALUOp_reg)))(_trgt(25))(_sens(43)))))
			(line__141(_arch 13 0 141(_assignment(_alias((rs1out)(rs1_reg)))(_trgt(29))(_sens(44)))))
			(line__142(_arch 14 0 142(_assignment(_alias((rs2out)(rs2_reg)))(_trgt(30))(_sens(45)))))
			(line__143(_arch 15 0 143(_assignment(_alias((rdout)(rd_reg)))(_trgt(31))(_sens(46)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(514)
		(33686018 2)
		(33686018 2)
		(33686018 2)
	)
	(_model . Behavioral 16 -1)
)
I 000051 55 969           1733451180631 Behavioral
(_unit VHDL(forwardingmuxa 0 4(behavioral 0 14))
	(_version vf5)
	(_time 1733451180632 2024.12.05 21:13:00)
	(_source(\../src/forwardingmuxA.vhd\))
	(_parameters dbg tan)
	(_code c396c496969595d4c596d29890c5c7c5cac596c5c4)
	(_coverage d)
	(_ent
		(_time 1733451180629)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int rs1 0 0 6(_ent(_in))))
		(_port(_int forwardedrs1exmem 0 0 7(_ent(_in))))
		(_port(_int forwardedrs1memwb 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 9(_array -1((_dto i 1 i 0)))))
		(_port(_int forwardAmuxcntrl 1 0 9(_ent(_in))))
		(_port(_int MuxOutput 0 0 10(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(4))(_sens(0)(1)(2)(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(515)
		(770)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 969           1733451180644 Behavioral
(_unit VHDL(forwardingmuxb 0 4(behavioral 0 15))
	(_version vf5)
	(_time 1733451180645 2024.12.05 21:13:00)
	(_source(\../src/forwardingmuxB.vhd\))
	(_parameters dbg tan)
	(_code d386d481868585c4d586c28880d5d7d5dad586d5d4)
	(_coverage d)
	(_ent
		(_time 1733451180642)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int rs2 0 0 6(_ent(_in))))
		(_port(_int forwardedrs2exmem 0 0 7(_ent(_in))))
		(_port(_int forwardedrs2memwb 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 9(_array -1((_dto i 1 i 0)))))
		(_port(_int forwardBmuxcntrl 1 0 9(_ent(_in))))
		(_port(_int MuxOutput 0 0 10(_ent(_out))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs(_simple)(_trgt(4))(_sens(0)(1)(2)(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(515)
		(770)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 1161          1733451180656 Behavioral
(_unit VHDL(forwardingunit 0 5(behavioral 0 23))
	(_version vf5)
	(_time 1733451180657 2024.12.05 21:13:00)
	(_source(\../src/forwarding_unit.vhd\))
	(_parameters dbg tan)
	(_code e3b6e4b0b6b5b5f4e7e1f2b8b0e5e7e5eae5b6e5e4)
	(_coverage d)
	(_ent
		(_time 1733451180654)
	)
	(_object
		(_port(_int exmemregwritecntrl -1 0 8(_ent(_in))))
		(_port(_int memwbregwritecntrl -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 12(_array -1((_dto i 4 i 0)))))
		(_port(_int exmemrd 0 0 12(_ent(_in))))
		(_port(_int memwbrd 0 0 13(_ent(_in))))
		(_port(_int idexrs1 0 0 14(_ent(_in))))
		(_port(_int idexrs2 0 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 18(_array -1((_dto i 1 i 0)))))
		(_port(_int forwardAmuxcntrl 1 0 18(_ent(_out))))
		(_port(_int forwardBmuxcntrl 1 0 19(_ent(_out))))
		(_prcs
			(line__25(_arch 0 0 25(_prcs(_simple)(_trgt(6)(7))(_sens(0)(1)(2)(3)(4)(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(514)
		(33686018 2)
		(515)
		(770)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 650           1733451180669 Behavioral
(_unit VHDL(branchand 0 4(behavioral 0 16))
	(_version vf5)
	(_time 1733451180670 2024.12.05 21:13:00)
	(_source(\../src/branch_and.vhd\))
	(_parameters dbg tan)
	(_code f2a7f1a3f2a5a7e4a6f5e1a8abf4f3f4a7f4f6f4f0)
	(_coverage d)
	(_ent
		(_time 1733451180667)
	)
	(_object
		(_port(_int ALUZero -1 0 7(_ent(_in))))
		(_port(_int ControlBranch -1 0 8(_ent(_in))))
		(_port(_int BranchResponse -1 0 11(_ent(_out))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 1 -1)
)
I 000051 55 3601          1733451180678 Behavioral
(_unit VHDL(controlunit 0 4(behavioral 0 41))
	(_version vf5)
	(_time 1733451180679 2024.12.05 21:13:00)
	(_source(\../src/control_unit.vhd\))
	(_parameters dbg tan)
	(_code f2a7f0a2a6a5f3e5a7a7e0a8f5f4a1f5f7f4a7f4fb)
	(_coverage d)
	(_ent
		(_time 1733451180676)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int instruction 0 0 7(_ent(_in))))
		(_port(_int cntrlsigmux -1 0 8(_ent(_in))))
		(_port(_int rs1_data 0 0 9(_ent(_in))))
		(_port(_int rs2_data 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 11(_array -1((_dto i 4 i 0)))))
		(_port(_int exmem_rd 1 0 11(_ent(_in))))
		(_port(_int exmem_regdata 0 0 12(_ent(_in))))
		(_port(_int memwb_rd 1 0 13(_ent(_in))))
		(_port(_int memwb_regdata 0 0 14(_ent(_in))))
		(_port(_int MemtoReg -1 0 18(_ent(_out))))
		(_port(_int RegWrite -1 0 19(_ent(_out))))
		(_port(_int MemRead -1 0 22(_ent(_out))))
		(_port(_int MemWrite -1 0 23(_ent(_out))))
		(_port(_int Branch -1 0 24(_ent(_out))))
		(_port(_int ALUSrc -1 0 27(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 28(_array -1((_dto i 1 i 0)))))
		(_port(_int ALUOp 2 0 28(_ent(_out))))
		(_port(_int if_flush -1 0 31(_ent(_out))))
		(_port(_int early_branch -1 0 32(_ent(_out))))
		(_port(_int ctrl_disable -1 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 42(_array -1((_dto i 4 i 0)))))
		(_sig(_int rs1_addr 3 0 42(_arch(_uni))))
		(_sig(_int rs2_addr 3 0 43(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 44(_array -1((_dto i 31 i 0)))))
		(_sig(_int rs1_final 4 0 44(_arch(_uni))))
		(_sig(_int rs2_final 4 0 45(_arch(_uni))))
		(_sig(_int branch_taken -1 0 46(_arch(_uni))))
		(_sig(_int is_branch_instruction -1 0 47(_arch(_uni))))
		(_sig(_int int_MemtoReg -1 0 50(_arch(_uni))))
		(_sig(_int int_RegWrite -1 0 50(_arch(_uni))))
		(_sig(_int int_MemRead -1 0 50(_arch(_uni))))
		(_sig(_int int_MemWrite -1 0 50(_arch(_uni))))
		(_sig(_int int_Branch -1 0 50(_arch(_uni))))
		(_sig(_int int_ALUSrc -1 0 50(_arch(_uni))))
		(_sig(_int int_early_branch -1 0 50(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 51(_array -1((_dto i 1 i 0)))))
		(_sig(_int int_ALUOp 5 0 51(_arch(_uni))))
		(_prcs
			(line__54(_arch 0 0 54(_assignment(_alias((rs1_addr)(instruction(d_19_15))))(_trgt(18))(_sens(0(d_19_15))))))
			(line__55(_arch 1 0 55(_assignment(_alias((rs2_addr)(instruction(d_24_20))))(_trgt(19))(_sens(0(d_24_20))))))
			(line__58(_arch 2 0 58(_assignment(_trgt(20))(_sens(2)(4)(5)(6)(7)(18)))))
			(line__63(_arch 3 0 63(_assignment(_trgt(21))(_sens(3)(4)(5)(6)(7)(19)))))
			(line__67(_arch 4 0 67(_prcs(_simple)(_trgt(15)(22)(23)(24)(25)(26)(27)(28)(29)(30)(31))(_sens(0)(20)(21))(_read(22)))))
			(line__163(_arch 5 0 163(_assignment(_trgt(8))(_sens(1)(17)(24)))))
			(line__164(_arch 6 0 164(_assignment(_trgt(9))(_sens(1)(17)(25)))))
			(line__165(_arch 7 0 165(_assignment(_trgt(10))(_sens(1)(17)(26)))))
			(line__166(_arch 8 0 166(_assignment(_trgt(11))(_sens(1)(17)(27)))))
			(line__167(_arch 9 0 167(_assignment(_trgt(12))(_sens(1)(17)(28)))))
			(line__168(_arch 10 0 168(_assignment(_trgt(13))(_sens(1)(17)(29)))))
			(line__169(_arch 11 0 169(_assignment(_trgt(14))(_sens(1)(17)(31)))))
			(line__170(_arch 12 0 170(_assignment(_trgt(16))(_sens(1)(17)(30)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(515)
		(770)
		(131586)
	)
	(_model . Behavioral 13 -1)
)
I 000051 55 1417          1733451180700 Behavioral
(_unit VHDL(alucontrol 0 4(behavioral 0 12))
	(_version vf5)
	(_time 1733451180701 2024.12.05 21:13:00)
	(_source(\../src/alucontrol.vhd\))
	(_parameters dbg tan)
	(_code 124711154344430419175448161516151014441441)
	(_coverage d)
	(_ent
		(_time 1733451180698)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int instruction 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 7(_array -1((_dto i 1 i 0)))))
		(_port(_int aluop 1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 8(_array -1((_dto i 4 i 0)))))
		(_port(_int aluoperation 2 0 8(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(50529027 3)
		(514)
		(770)
		(515)
		(771)
		(50463234 2)
		(50463491 197379)
		(33686275 197379)
		(33686019 2)
		(50463490 2)
		(50463490 3)
		(50529026 2)
		(33751810 2)
		(33751554 3)
		(50529026 3)
		(33751810 197378)
		(33686018 131586)
		(33686274 131586)
		(50528770 2)
		(33686018 197122)
		(33686274 2)
		(33751554 197378)
		(50463234 3)
		(50528770 3)
		(33751554 2)
		(33686274 3)
		(33751810 3)
		(33686018 3)
		(33686018 2)
		(33751810 197379)
		(33751554 197379)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 787           1733451180721 Behavioral
(_unit VHDL(alusrcmuxb 0 4(behavioral 0 13))
	(_version vf5)
	(_time 1733451180722 2024.12.05 21:13:00)
	(_source(\../src/alusrcmuxb.vhd\))
	(_parameters dbg tan)
	(_code 21742225737770362320337b732775262426292723)
	(_coverage d)
	(_ent
		(_time 1733451180719)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int ReadRegister2 0 0 6(_ent(_in))))
		(_port(_int ReadImmediate 0 0 7(_ent(_in))))
		(_port(_int ALUSrcBControl -1 0 8(_ent(_in))))
		(_port(_int MuxOutput 0 0 9(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 1 -1)
)
I 000051 55 2785          1733451180731 Behavioral
(_unit VHDL(alu 0 5(behavioral 0 16))
	(_version vf5)
	(_time 1733451180732 2024.12.05 21:13:00)
	(_source(\../src/ALU.vhd\))
	(_parameters dbg tan)
	(_code 31643234636760273535726a653730376236343730)
	(_coverage d)
	(_ent
		(_time 1733451180729)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int input_0 0 0 7(_ent(_in))))
		(_port(_int input_1 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int pc 1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 9(_array -1((_dto i 4 i 0)))))
		(_port(_int operation 2 0 9(_ent(_in))))
		(_port(_int ALU_output 0 0 10(_ent(_out))))
		(_port(_int zero_flag -1 0 11(_ent(_out))))
		(_port(_int JALorBRANCH -1 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 17(_array -1((_dto i 31 i 0)))))
		(_sig(_int result_temp 3 0 17(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 18(_array -1((_dto i 63 i 0)))))
		(_sig(_int mul_result 4 0 18(_arch(_uni))))
		(_sig(_int branch_condition -1 0 19(_arch(_uni))))
		(_sig(_int pc_plus_4 3 0 20(_arch(_uni))))
		(_sig(_int is_jal_or_branch -1 0 21(_arch(_uni))))
		(_prcs
			(line__25(_arch 0 0 25(_assignment(_trgt(8))(_sens(0)(1)))))
			(line__28(_arch 1 0 28(_assignment(_trgt(10))(_sens(2))(_mon))))
			(line__30(_arch 2 0 30(_assignment(_trgt(7))(_sens(0)(1)(3)(8(d_31_0))(10))(_mon))))
			(line__55(_arch 3 0 55(_assignment(_trgt(9))(_sens(0)(1)(3))(_mon))))
			(line__69(_arch 4 0 69(_assignment(_trgt(11))(_sens(0)(1)(3))(_mon))))
			(line__79(_arch 5 0 79(_assignment(_alias((ALU_output)(result_temp)))(_trgt(4))(_sens(7)))))
			(line__80(_arch 6 0 80(_assignment(_alias((zero_flag)(branch_condition)))(_simpleassign BUF)(_trgt(5))(_sens(9)))))
			(line__81(_arch 7 0 81(_assignment(_alias((JALorBRANCH)(is_jal_or_branch)))(_simpleassign BUF)(_trgt(6))(_sens(11)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext std.standard.NATURAL(2 NATURAL)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 2)
		(33686018 3)
		(50463234 2)
		(50463234 3)
		(33751554 2)
		(50528770 2)
		(33686274 2)
		(33686274 3)
		(33751810 3)
		(33686019 2)
		(33751554 3)
		(50463490 2)
		(50463490 3)
		(33751810 2)
		(50529026 2)
		(50529026 3)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463234)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 8 -1)
)
I 000051 55 11440         1733451180760 Behavioral
(_unit VHDL(data_memory 0 6(behavioral 0 25))
	(_version vf5)
	(_time 1733451180761 2024.12.05 21:13:00)
	(_source(\../src/Data_Memory_REQUEST.vhd\))
	(_parameters dbg tan)
	(_code 50055653510600465557160a555655560456065752)
	(_coverage d)
	(_ent
		(_time 1733451180758)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int reset -1 0 10(_ent(_in))))
		(_port(_int memwrite -1 0 11(_ent(_in))))
		(_port(_int memread -1 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 13(_array -1((_dto i 31 i 0)))))
		(_port(_int address 0 0 13(_ent(_in))))
		(_port(_int writedata 0 0 14(_ent(_in))))
		(_port(_int readdata 0 0 15(_ent(_out))))
		(_port(_int debug_clk -1 0 18(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 19(_array -1((_dto i 6 i 0)))))
		(_port(_int debug_address 1 0 19(_ent(_in))))
		(_port(_int debug_read_enable -1 0 20(_ent(_in))))
		(_port(_int debug_data 0 0 21(_ent(_inout))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 26(_array -1((_dto i 31 i 0)))))
		(_type(_int mem_array_128 0 26(_array 2((_to i 0 i 127)))))
		(_sig(_int mem 3 0 27(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__36(_arch 0 0 36(_prcs(_simple)(_trgt(11))(_sens(0)(1))(_mon)(_read(2)(4)(5)))))
			(line__48(_arch 1 0 48(_assignment(_trgt(6))(_sens(3)(4)(11))(_mon))))
			(line__53(_arch 2 0 53(_prcs(_simple)(_trgt(10))(_sens(1)(7)(9))(_mon)(_read(8)(11)))))
		)
		(_subprogram
			(_int is_valid_address 3 0 29(_arch(_func -3 -2)))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext std.standard.BOOLEAN(1 BOOLEAN)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_split (11)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(.(types_pkg)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
	)
	(_model . Behavioral 4 -1)
)
I 000051 55 4448          1733451180773 Behavioral
(_unit VHDL(regfile 0 6(behavioral 0 26))
	(_version vf5)
	(_time 1733451180774 2024.12.05 21:13:00)
	(_source(\../src/register_REQUEST.vhd\))
	(_parameters dbg tan)
	(_code 50045053550703465502490a525655575256555657)
	(_coverage d)
	(_ent
		(_time 1733451180771)
	)
	(_object
		(_port(_int resetbar -1 0 9(_ent(_in))))
		(_port(_int regwrite -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 11(_array -1((_dto i 4 i 0)))))
		(_port(_int readregister1 0 0 11(_ent(_in))))
		(_port(_int readregister2 0 0 12(_ent(_in))))
		(_port(_int writeregisteraddress 0 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 14(_array -1((_dto i 31 i 0)))))
		(_port(_int writedata 1 0 14(_ent(_in))))
		(_port(_int readdata1 1 0 15(_ent(_out))))
		(_port(_int readdata2 1 0 16(_ent(_out))))
		(_port(_int debug_clk -1 0 19(_ent(_in)(_event))))
		(_port(_int debug_address 0 0 20(_ent(_in))))
		(_port(_int debug_read_enable -1 0 21(_ent(_in))))
		(_port(_int debug_data 1 0 22(_ent(_inout))))
		(_sig(_int registers -2 0 27(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__30(_arch 0 0 30(_prcs(_simple)(_trgt(12))(_sens(0)(1)(4)(5))(_mon))))
			(line__42(_arch 1 0 42(_assignment(_trgt(6))(_sens(2)(12))(_mon))))
			(line__45(_arch 2 0 45(_assignment(_trgt(7))(_sens(3)(12))(_mon))))
			(line__49(_arch 3 0 49(_prcs(_simple)(_trgt(11))(_sens(0)(8))(_mon)(_read(9)(10)(12)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext riscvcore.types_pkg.reg_array(1 reg_array)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_split (12)
	)
	(_use(ieee(std_logic_1164))(.(types_pkg))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
	)
	(_model . Behavioral 4 -1)
)
I 000049 55 2277          1733451180796 behavior
(_unit VHDL(ricsvcore 0 10(behavior 0 28))
	(_version vf5)
	(_time 1733451180797 2024.12.05 21:13:00)
	(_source(\../src/RISCVCORE.vhd\))
	(_parameters dbg tan)
	(_code 6f3b6f6f30383878686a79353d6939686d696a686d)
	(_coverage d)
	(_ent
		(_time 1733451180794)
	)
	(_comp
		(internal_connections
			(_object
				(_port(_int clock -1 0 32(_ent (_in))))
				(_port(_int resetbar -1 0 33(_ent (_in))))
				(_port(_int debug_clk -1 0 34(_ent (_in))))
				(_port(_int debug_addr 2 0 35(_ent (_in))))
				(_port(_int debug_data 3 0 36(_ent (_inout))))
				(_port(_int rf_enable -1 0 37(_ent (_in))))
				(_port(_int im_enable -1 0 38(_ent (_in))))
				(_port(_int dm_enable -1 0 39(_ent (_in))))
			)
		)
	)
	(_inst internal_connections_inst 0 50(_comp internal_connections)
		(_port
			((clock)(clock))
			((resetbar)(resetbar))
			((debug_clk)(debug_clk))
			((debug_addr)(debug_addr))
			((debug_data)(debug_data))
			((rf_enable)(rf_enable))
			((im_enable)(im_enable))
			((dm_enable)(dm_enable))
		)
		(_use(_ent . internal_connections)
		)
	)
	(_object
		(_port(_int clock -1 0 13(_ent(_in))))
		(_port(_int resetbar -1 0 14(_ent(_in))))
		(_port(_int debug_clk -1 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 18(_array -1((_dto i 6 i 0)))))
		(_port(_int debug_addr 0 0 18(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 19(_array -1((_dto i 31 i 0)))))
		(_port(_int debug_data 1 0 19(_ent(_inout))))
		(_port(_int rf_enable -1 0 22(_ent(_in))))
		(_port(_int im_enable -1 0 23(_ent(_in))))
		(_port(_int dm_enable -1 0 24(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 35(_array -1((_dto i 6 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 36(_array -1((_dto i 31 i 0)))))
		(_sig(_int mem_debug -2 0 44(_arch(_uni))))
		(_sig(_int reg_debug -3 0 45(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 46(_array -1((_dto i 15 i 0)))))
		(_sig(_int pc_debug 4 0 46(_arch(_uni))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext riscvcore.types_pkg.mem_array(1 mem_array)))
		(_type(_ext riscvcore.types_pkg.reg_array(1 reg_array)))
	)
	(_use(ieee(std_logic_1164))(.(types_pkg))(std(standard))(ieee(NUMERIC_STD)))
)
I 000049 55 4959          1733451180802 behavior
(_unit VHDL(ricsvcore_tb 0 8(behavior 0 11))
	(_version vf5)
	(_time 1733451180803 2024.12.05 21:13:00)
	(_source(\../src/RISCV_TB_PROGRAM&REQUEST.vhd\))
	(_parameters dbg tan)
	(_code 6f3b6f6f30383878383c79353d6939686d696a6a39)
	(_coverage d)
	(_ent
		(_time 1733451180800)
	)
	(_comp
		(RICSVCORE
			(_object
				(_port(_int clock -1 0 14(_ent (_in))))
				(_port(_int resetbar -1 0 15(_ent (_in))))
				(_port(_int debug_clk -1 0 16(_ent (_in))))
				(_port(_int debug_addr 0 0 17(_ent (_in))))
				(_port(_int debug_data 1 0 18(_ent (_inout))))
				(_port(_int rf_enable -1 0 19(_ent (_in))))
				(_port(_int im_enable -1 0 20(_ent (_in))))
				(_port(_int dm_enable -1 0 21(_ent (_in))))
			)
		)
	)
	(_inst uut 0 83(_comp RICSVCORE)
		(_port
			((clock)(clk))
			((resetbar)(rst))
			((debug_clk)(debug_clk))
			((debug_addr)(debug_addr))
			((debug_data)(debug_data))
			((rf_enable)(rf_enable))
			((im_enable)(im_enable))
			((dm_enable)(dm_enable))
		)
		(_use(_ent . RICSVCORE)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 17(_array -1((_dto i 6 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 18(_array -1((_dto i 31 i 0)))))
		(_cnst(_int CLK_PERIOD -2 0 26(_arch((ns 4621819117588971520)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 30(_array -1((_dto i 31 i 0)))))
		(_type(_int instruction_array 0 30(_array 2((_to i 0 i 22)))))
		(_cnst(_int INSTRUCTION_BUFFER 3 0 32(_arch((0(_string \"00000000000000000000000000000000"\))(1(_string \"00000010111100000000010100010011"\))(2(_string \"00000000010100000000010110010011"\))(3(_string \"00000000000000000000011000010011"\))(4(_string \"00000000000001010000011010010011"\))(5(_string \"00000010101101101100000001100011"\))(6(_string \"01000000101101101000011010110011"\))(7(_string \"00000000000101100000011000010011"\))(8(_string \"11111111010111111111000001101111"\))(9(_string \"00000000000000000000000000000000"\))(10(_string \"00000000000000000000000000000000"\))(11(_string \"00000000000000000000000000000000"\))(12(_string \"00000000000000000000000000000000"\))(13(_string \"00000000000000000000000000000000"\))(14(_string \"00000000000000000000000000000000"\))(15(_string \"00000000000000000000000000000000"\))(16(_string \"00000000000000000000000000000000"\))(17(_string \"00000000000000000000000000000000"\))(18(_string \"00000000000000000000000000000000"\))(19(_string \"00000000000000000000000000000000"\))(20(_string \"00000000000000000000000000000000"\))(21(_string \"00000000000000000000000000000000"\))(22(_string \"00000000000000000000000000000000"\))))))
		(_sig(_int clk -1 0 65(_arch(_uni((i 2))))))
		(_sig(_int rst -1 0 66(_arch(_uni((i 2))))))
		(_sig(_int debug_clk -1 0 67(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~134 0 68(_array -1((_dto i 6 i 0)))))
		(_sig(_int debug_addr 4 0 68(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 69(_array -1((_dto i 31 i 0)))))
		(_sig(_int debug_data 5 0 69(_arch(_uni((_others(i 4)))))))
		(_sig(_int rf_enable -1 0 70(_arch(_uni((i 2))))))
		(_sig(_int im_enable -1 0 71(_arch(_uni((i 2))))))
		(_sig(_int dm_enable -1 0 72(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 75(_array -1((_dto i 31 i 0)))))
		(_type(_int reg_file_array 0 75(_array 6((_to i 0 i 31)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 76(_array -1((_dto i 31 i 0)))))
		(_type(_int data_mem_array 0 76(_array 8((_to i 0 i 127)))))
		(_sig(_int reg_file_contents 7 0 78(_arch(_uni))))
		(_sig(_int data_mem_contents 9 0 79(_arch(_uni))))
		(_prcs
			(main_sim(_arch 0 0 96(_prcs(_wait_for)(_trgt(0)(1)(2)(3)(4)(5)(6)(7)(8)(9(127))(9)(9(0)))(_mon)(_read(4)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
		(_type(_ext std.standard.NATURAL(1 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_split (8)(9)
	)
	(_use(ieee(std_logic_1164))(std(standard))(.(types_pkg))(ieee(NUMERIC_STD)))
	(_static
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(0 0 0 0 0 0 0 0)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(1970104659 1769234796 1713401455 1936289385 6579560)
	)
	(_model . behavior 1 -1)
)
I 000051 55 2435          1733451195201 Behavioral
(_unit VHDL(memwb 0 4(behavioral 0 27))
	(_version vf5)
	(_time 1733451195202 2024.12.05 21:13:15)
	(_source(\../src/memwb.vhd\))
	(_parameters dbg tan)
	(_code b6e6b3e2b5e1b6a1b5b7a4ecb3b0b3b0e2b1b1b0b4)
	(_coverage d)
	(_ent
		(_time 1733451180398)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int resetbar -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int readdata2in 0 0 8(_ent(_in))))
		(_port(_int aluresultin 0 0 9(_ent(_in))))
		(_port(_int readdata2out 0 0 10(_ent(_out))))
		(_port(_int aluresultout 0 0 11(_ent(_out))))
		(_port(_int MemtoRegin -1 0 14(_ent(_in))))
		(_port(_int RegWritein -1 0 15(_ent(_in))))
		(_port(_int MemtoReg -1 0 18(_ent(_out))))
		(_port(_int RegWrite -1 0 19(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 22(_array -1((_dto i 4 i 0)))))
		(_port(_int rdin 1 0 22(_ent(_in))))
		(_port(_int rdout 1 0 23(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 28(_array -1((_dto i 31 i 0)))))
		(_sig(_int readdata2_reg 2 0 28(_arch(_uni))))
		(_sig(_int aluresult_reg 2 0 29(_arch(_uni))))
		(_sig(_int MemtoReg_reg -1 0 32(_arch(_uni))))
		(_sig(_int RegWrite_reg -1 0 33(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 35(_array -1((_dto i 4 i 0)))))
		(_sig(_int rd_reg 3 0 35(_arch(_uni))))
		(_prcs
			(line__39(_arch 0 0 39(_prcs(_simple)(_trgt(12)(13)(14)(15)(16))(_sens(0)(1))(_read(2)(3)(6)(7)(10)))))
			(line__63(_arch 1 0 63(_assignment(_alias((readdata2out)(readdata2_reg)))(_trgt(4))(_sens(12)))))
			(line__64(_arch 2 0 64(_assignment(_alias((aluresultout)(aluresult_reg)))(_trgt(5))(_sens(13)))))
			(line__67(_arch 3 0 67(_assignment(_alias((MemtoReg)(MemtoReg_reg)))(_simpleassign BUF)(_trgt(8))(_sens(14)))))
			(line__68(_arch 4 0 68(_assignment(_alias((RegWrite)(RegWrite_reg)))(_simpleassign BUF)(_trgt(9))(_sens(15)))))
			(line__71(_arch 5 0 71(_assignment(_alias((rdout)(rd_reg)))(_trgt(11))(_sens(16)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 2)
	)
	(_model . Behavioral 6 -1)
)
I 000044 55 1172          1733451195258 rtl
(_unit VHDL(program_counter 0 6(rtl 0 16))
	(_version vf5)
	(_time 1733451195259 2024.12.05 21:13:15)
	(_source(\../src/program_counter.vhd\))
	(_parameters dbg tan)
	(_code f4a5a5a5f2a3f6e2f1f3e6aea4f2a0f1a2f2f7f2a2)
	(_coverage d)
	(_ent
		(_time 1733451180456)
	)
	(_object
		(_port(_int clk -1 0 8(_ent(_in)(_event))))
		(_port(_int reset -1 0 9(_ent(_in))))
		(_port(_int pcwrite -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11(_array -1((_dto i 15 i 0)))))
		(_port(_int pcsource 0 0 11(_ent(_in))))
		(_port(_int pcout 0 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 17(_array -1((_dto i 15 i 0)))))
		(_sig(_int pc_reg 1 0 17(_arch(_uni))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_simple)(_trgt(5))(_sens(0)(1))(_read(2)(3)))))
			(line__32(_arch 1 0 32(_assignment(_alias((pcout)(pc_reg)))(_trgt(4))(_sens(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . rtl 2 -1)
)
I 000051 55 785           1733451195273 Behavioral
(_unit VHDL(writebackmux 0 4(behavioral 0 13))
	(_version vf5)
	(_time 1733451195274 2024.12.05 21:13:15)
	(_source(\../src/writebackmux.vhd\))
	(_parameters dbg tan)
	(_code f4a5a2a5f2a3a9e3f0a4e1aea7f2f5f2f7f2a6f2a0)
	(_coverage d)
	(_ent
		(_time 1733451180471)
	)
	(_object
		(_port(_int memtoregcontrol -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int read_data 0 0 7(_ent(_in))))
		(_port(_int aluresult 0 0 8(_ent(_in))))
		(_port(_int writebackdata 0 0 9(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 1 -1)
)
I 000051 55 981           1733451195283 behavioral
(_unit VHDL(pc_mux 0 4(behavioral 0 13))
	(_version vf5)
	(_time 1733451195284 2024.12.05 21:13:15)
	(_source(\../src/pc_mux.vhd\))
	(_parameters dbg tan)
	(_code 04555602035006125104115f5d0304020701520250)
	(_coverage d)
	(_ent
		(_time 1733451180482)
	)
	(_object
		(_port(_int branch -1 0 6(_ent(_in))))
		(_port(_int earlybranchcontrolunit -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int pcplus4 0 0 8(_ent(_in))))
		(_port(_int pcplusimm 0 0 8(_ent(_in))))
		(_port(_int pcsource 0 0 9(_ent(_out))))
		(_sig(_int control -1 0 14(_arch(_uni))))
		(_prcs
			(line__17(_arch 0 0 17(_assignment(_trgt(5))(_sens(0)(1)))))
			(line__19(_arch 1 0 19(_assignment(_trgt(4))(_sens(2)(3)(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(16843009 16843009 16843009 16843009)
	)
	(_model . behavioral 2 -1)
)
I 000049 55 1112          1733451195301 behavior
(_unit VHDL(pcimmadder 0 5(behavior 0 13))
	(_version vf5)
	(_time 1733451195302 2024.12.05 21:13:15)
	(_source(\../src/pcimmadder.vhd\))
	(_parameters dbg tan)
	(_code 1342411413444e0546115749431517151715161411)
	(_coverage d)
	(_ent
		(_time 1733451180495)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7(_array -1((_dto i 15 i 0)))))
		(_port(_int pc 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int immediate 1 0 8(_ent(_in))))
		(_port(_int pcplusimm 0 0 9(_ent(_out))))
		(_type(_int ~UNSIGNED{31~downto~0}~13 0 16(_array -1((_dto i 31 i 0)))))
		(_var(_int temp_sum 2 0 16(_prcs 0)))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext std.standard.NATURAL(2 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . behavior 1 -1)
)
I 000044 55 800           1733451195317 rtl
(_unit VHDL(pc4adder 0 6(rtl 0 13))
	(_version vf5)
	(_time 1733451195318 2024.12.05 21:13:15)
	(_source(\../src/pc4adder.vhd\))
	(_parameters dbg tan)
	(_code 237271272371733522733779762526242124232520)
	(_coverage d)
	(_ent
		(_time 1733451180513)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int pcout 0 0 8(_ent(_in))))
		(_port(_int pcplus4 0 0 9(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . rtl 1 -1)
)
I 000051 55 3873          1733451195327 Behavioral
(_unit VHDL(exmem 0 4(behavioral 0 39))
	(_version vf5)
	(_time 1733451195328 2024.12.05 21:13:15)
	(_source(\../src/exmem.vhd\))
	(_parameters dbg tan)
	(_code 33636437386433253e35776967343b356735363567)
	(_coverage d)
	(_ent
		(_time 1733451180523)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int resetbar -1 0 7(_ent(_in))))
		(_port(_int aluzeroin -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int aluresultin 0 0 9(_ent(_in))))
		(_port(_int readdata2in 0 0 10(_ent(_in))))
		(_port(_int aluzeroout -1 0 11(_ent(_out))))
		(_port(_int aluresultout 0 0 12(_ent(_out))))
		(_port(_int readdata2out 0 0 13(_ent(_out))))
		(_port(_int MemtoRegin -1 0 16(_ent(_in))))
		(_port(_int RegWritein -1 0 17(_ent(_in))))
		(_port(_int MemReadin -1 0 20(_ent(_in))))
		(_port(_int MemWritein -1 0 21(_ent(_in))))
		(_port(_int Branchin -1 0 22(_ent(_in))))
		(_port(_int JALorBRANCH -1 0 23(_ent(_in))))
		(_port(_int MemtoRegout -1 0 26(_ent(_out))))
		(_port(_int RegWriteout -1 0 27(_ent(_out))))
		(_port(_int MemRead -1 0 30(_ent(_out))))
		(_port(_int MemWrite -1 0 31(_ent(_out))))
		(_port(_int Branch -1 0 32(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 34(_array -1((_dto i 4 i 0)))))
		(_port(_int rdin 1 0 34(_ent(_in))))
		(_port(_int rdout 1 0 35(_ent(_out))))
		(_sig(_int aluzero_reg -1 0 40(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 41(_array -1((_dto i 31 i 0)))))
		(_sig(_int aluresult_reg 2 0 41(_arch(_uni))))
		(_sig(_int readdata2_reg 2 0 42(_arch(_uni))))
		(_sig(_int MemtoReg_reg -1 0 45(_arch(_uni))))
		(_sig(_int RegWrite_reg -1 0 46(_arch(_uni))))
		(_sig(_int MemRead_reg -1 0 49(_arch(_uni))))
		(_sig(_int MemWrite_reg -1 0 50(_arch(_uni))))
		(_sig(_int Branch_reg -1 0 51(_arch(_uni))))
		(_sig(_int JALorBRANCH_reg -1 0 52(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 54(_array -1((_dto i 4 i 0)))))
		(_sig(_int rd_reg 3 0 54(_arch(_uni))))
		(_sig(_int current_branch_condition -1 0 57(_arch(_uni))))
		(_prcs
			(line__59(_arch 0 0 59(_prcs(_simple)(_trgt(21)(22)(23)(24)(25)(26)(27)(28)(29)(30)(31))(_sens(0)(1))(_read(2)(3)(4)(8)(9)(10)(11)(12)(13)(19)(31)))))
			(line__117(_arch 1 0 117(_assignment(_alias((aluzeroout)(aluzero_reg)))(_simpleassign BUF)(_trgt(5))(_sens(21)))))
			(line__118(_arch 2 0 118(_assignment(_alias((aluresultout)(aluresult_reg)))(_trgt(6))(_sens(22)))))
			(line__119(_arch 3 0 119(_assignment(_alias((readdata2out)(readdata2_reg)))(_trgt(7))(_sens(23)))))
			(line__121(_arch 4 0 121(_assignment(_alias((MemtoRegout)(MemtoReg_reg)))(_simpleassign BUF)(_trgt(14))(_sens(24)))))
			(line__122(_arch 5 0 122(_assignment(_alias((RegWriteout)(RegWrite_reg)))(_simpleassign BUF)(_trgt(15))(_sens(25)))))
			(line__124(_arch 6 0 124(_assignment(_alias((MemRead)(MemRead_reg)))(_simpleassign BUF)(_trgt(16))(_sens(26)))))
			(line__125(_arch 7 0 125(_assignment(_alias((MemWrite)(MemWrite_reg)))(_simpleassign BUF)(_trgt(17))(_sens(27)))))
			(line__126(_arch 8 0 126(_assignment(_alias((Branch)(Branch_reg)))(_simpleassign BUF)(_trgt(18))(_sens(28)))))
			(line__128(_arch 9 0 128(_assignment(_alias((rdout)(rd_reg)))(_trgt(20))(_sens(30)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 2)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 2)
	)
	(_model . Behavioral 10 -1)
)
I 000051 55 2707          1733451195346 Behavioral
(_unit VHDL(ifid 0 7(behavioral 0 26))
	(_version vf5)
	(_time 1733451195347 2024.12.05 21:13:15)
	(_source(\../src/ifid.vhd\))
	(_parameters dbg tan)
	(_code 4212194046151f5442425b1815444b4446444b4444)
	(_coverage d)
	(_ent
		(_time 1733451180545)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int rstbar -1 0 10(_ent(_in))))
		(_port(_int ifidwrite -1 0 11(_ent(_in))))
		(_port(_int ifidflush -1 0 12(_ent(_in))))
		(_port(_int branch_taken -1 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 14(_array -1((_dto i 15 i 0)))))
		(_port(_int pcout 0 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 15(_array -1((_dto i 31 i 0)))))
		(_port(_int instruction 1 0 15(_ent(_in))))
		(_port(_int ifidinstructionout 1 0 16(_ent(_out))))
		(_port(_int ifidpcout 0 0 17(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 18(_array -1((_dto i 4 i 0)))))
		(_port(_int rs1_out 2 0 18(_ent(_out))))
		(_port(_int rs2_out 2 0 19(_ent(_out))))
		(_port(_int rd_out 2 0 20(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 27(_array -1((_dto i 31 i 0)))))
		(_sig(_int instruction_reg 3 0 27(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 28(_array -1((_dto i 15 i 0)))))
		(_sig(_int pcout_reg 4 0 28(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 29(_array -1((_dto i 4 i 0)))))
		(_sig(_int rdout_reg 5 0 29(_arch(_uni))))
		(_sig(_int rs1_reg 5 0 30(_arch(_uni))))
		(_sig(_int rs2_reg 5 0 31(_arch(_uni))))
		(_prcs
			(line__36(_arch 0 0 36(_prcs(_simple)(_trgt(12)(13)(14)(15)(16))(_sens(0)(1))(_read(2)(3)(5)(6)))))
			(line__69(_arch 1 0 69(_assignment(_alias((ifidinstructionout)(instruction_reg)))(_trgt(7))(_sens(12)))))
			(line__70(_arch 2 0 70(_assignment(_alias((ifidpcout)(pcout_reg)))(_trgt(8))(_sens(13)))))
			(line__71(_arch 3 0 71(_assignment(_alias((rd_out)(rdout_reg)))(_trgt(11))(_sens(14)))))
			(line__72(_arch 4 0 72(_assignment(_alias((rs1_out)(rs1_reg)))(_trgt(9))(_sens(15)))))
			(line__73(_arch 5 0 73(_assignment(_alias((rs2_out)(rs2_reg)))(_trgt(10))(_sens(16)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018)
		(33686018 2)
		(33686018 2)
		(33686018 2)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018)
		(33686018 2)
		(33686018 2)
		(33686018 2)
	)
	(_model . Behavioral 6 -1)
)
I 000051 55 11375         1733451195358 Behavioral
(_unit VHDL(instruction_memory 0 5(behavioral 0 19))
	(_version vf5)
	(_time 1733451195359 2024.12.05 21:13:15)
	(_source(\../src/instruction_memory_PROGRAM.vhd\))
	(_parameters dbg tan)
	(_code 5202095105040545550740090654515556545b5404)
	(_coverage d)
	(_ent
		(_time 1733451180563)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7(_array -1((_dto i 15 i 0)))))
		(_port(_int pc_address 0 0 7(_ent(_in))))
		(_port(_int reset -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int instruction 1 0 9(_ent(_out))))
		(_port(_int debug_clk -1 0 12(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 13(_array -1((_dto i 6 i 0)))))
		(_port(_int debug_addr 2 0 13(_ent(_in))))
		(_port(_int debug_data 1 0 14(_ent(_inout))))
		(_port(_int debug_we -1 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 21(_array -1((_dto i 31 i 0)))))
		(_type(_int memory_array 0 21(_array 3((_to i 0 i 127)))))
		(_sig(_int mem 4 0 22(_arch(_uni((_others(_string \"00000000000000000000000000000000"\)))))))
		(_var(_int address_offset -5 0 33(_prcs 0)))
		(_prcs
			(line__32(_arch 0 0 32(_prcs(_simple)(_trgt(2))(_sens(0))(_mon)(_read(7)))))
			(line__43(_arch 1 0 43(_prcs(_simple)(_trgt(5)(7))(_sens(1)(3)(6))(_mon)(_read(4)(5)))))
		)
		(_subprogram
			(_int is_valid_address 2 0 25(_arch(_func -3 -2)))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext std.standard.BOOLEAN(1 BOOLEAN)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_split (7)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 1244          1733451195377 Behavioral
(_unit VHDL(immgen 0 5(behavioral 0 14))
	(_version vf5)
	(_time 1733451195378 2024.12.05 21:13:15)
	(_source(\../src/immediategen.vhd\))
	(_parameters dbg tan)
	(_code 61313a61343661776564743b656768673567356766)
	(_coverage d)
	(_ent
		(_time 1733451180582)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int instruction 0 0 7(_ent(_in))))
		(_port(_int pcadderimm 0 0 9(_ent(_out))))
		(_port(_int immediate 0 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 17(_array -1((_dto i 6 i 0)))))
		(_var(_int opcode 1 0 17(_prcs 0)))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(1)(2))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext std.standard.NATURAL(2 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 5547          1733451195401 Behavioral
(_unit VHDL(idex 0 4(behavioral 0 54))
	(_version vf5)
	(_time 1733451195402 2024.12.05 21:13:15)
	(_source(\../src/idex.vhd\))
	(_parameters dbg tan)
	(_code 81d1da8f84d6d09681d198dbd48784868987888785)
	(_coverage d)
	(_ent
		(_time 1733451180607)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int rstbar -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int pcin 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int instructionin 1 0 9(_ent(_in))))
		(_port(_int instructionout 1 0 10(_ent(_out))))
		(_port(_int readdata1in 1 0 11(_ent(_in))))
		(_port(_int readdata2in 1 0 12(_ent(_in))))
		(_port(_int immediatein 1 0 13(_ent(_in))))
		(_port(_int immediateout 1 0 14(_ent(_out))))
		(_port(_int pcout 0 0 15(_ent(_out))))
		(_port(_int readdata1out 1 0 16(_ent(_out))))
		(_port(_int readdata2out 1 0 17(_ent(_out))))
		(_port(_int MemtoRegin -1 0 20(_ent(_in))))
		(_port(_int RegWritein -1 0 21(_ent(_in))))
		(_port(_int MemReadin -1 0 24(_ent(_in))))
		(_port(_int MemWritein -1 0 25(_ent(_in))))
		(_port(_int Branchin -1 0 26(_ent(_in))))
		(_port(_int ALUSrcin -1 0 29(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 30(_array -1((_dto i 1 i 0)))))
		(_port(_int ALUOpin 2 0 30(_ent(_in))))
		(_port(_int MemtoRegout -1 0 33(_ent(_out))))
		(_port(_int RegWriteout -1 0 34(_ent(_out))))
		(_port(_int MemReadout -1 0 37(_ent(_out))))
		(_port(_int MemWriteout -1 0 38(_ent(_out))))
		(_port(_int Branchout -1 0 39(_ent(_out))))
		(_port(_int ALUSrc -1 0 42(_ent(_out))))
		(_port(_int ALUOp 2 0 43(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 45(_array -1((_dto i 4 i 0)))))
		(_port(_int rs1in 3 0 45(_ent(_in))))
		(_port(_int rs2in 3 0 46(_ent(_in))))
		(_port(_int rdin 3 0 47(_ent(_in))))
		(_port(_int rs1out 3 0 48(_ent(_out))))
		(_port(_int rs2out 3 0 49(_ent(_out))))
		(_port(_int rdout 3 0 50(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 55(_array -1((_dto i 15 i 0)))))
		(_sig(_int pcin_reg 4 0 55(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 56(_array -1((_dto i 31 i 0)))))
		(_sig(_int readdata1_reg 5 0 56(_arch(_uni))))
		(_sig(_int readdata2_reg 5 0 57(_arch(_uni))))
		(_sig(_int immediate_reg 5 0 58(_arch(_uni))))
		(_sig(_int instruction_reg 5 0 59(_arch(_uni))))
		(_sig(_int MemtoReg_reg -1 0 62(_arch(_uni))))
		(_sig(_int RegWrite_reg -1 0 63(_arch(_uni))))
		(_sig(_int MemRead_reg -1 0 66(_arch(_uni))))
		(_sig(_int MemWrite_reg -1 0 67(_arch(_uni))))
		(_sig(_int Branch_reg -1 0 68(_arch(_uni))))
		(_sig(_int ALUSrc_reg -1 0 71(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 72(_array -1((_dto i 1 i 0)))))
		(_sig(_int ALUOp_reg 6 0 72(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 74(_array -1((_dto i 4 i 0)))))
		(_sig(_int rs1_reg 7 0 74(_arch(_uni))))
		(_sig(_int rs2_reg 7 0 75(_arch(_uni))))
		(_sig(_int rd_reg 7 0 76(_arch(_uni))))
		(_prcs
			(line__79(_arch 0 0 79(_prcs(_simple)(_trgt(32)(33)(34)(35)(36)(37)(38)(39)(40)(41)(42)(43)(44)(45)(46))(_sens(0)(1))(_read(2)(3)(5)(6)(7)(12)(13)(14)(15)(16)(17)(18)(26)(27)(28)))))
			(line__126(_arch 1 0 126(_assignment(_alias((pcout)(pcin_reg)))(_trgt(9))(_sens(32)))))
			(line__127(_arch 2 0 127(_assignment(_alias((readdata1out)(readdata1_reg)))(_trgt(10))(_sens(33)))))
			(line__128(_arch 3 0 128(_assignment(_alias((readdata2out)(readdata2_reg)))(_trgt(11))(_sens(34)))))
			(line__129(_arch 4 0 129(_assignment(_alias((immediateout)(immediate_reg)))(_trgt(8))(_sens(35)))))
			(line__130(_arch 5 0 130(_assignment(_alias((instructionout)(instruction_reg)))(_trgt(4))(_sens(36)))))
			(line__132(_arch 6 0 132(_assignment(_alias((MemtoRegout)(MemtoReg_reg)))(_simpleassign BUF)(_trgt(19))(_sens(37)))))
			(line__133(_arch 7 0 133(_assignment(_alias((RegWriteout)(RegWrite_reg)))(_simpleassign BUF)(_trgt(20))(_sens(38)))))
			(line__134(_arch 8 0 134(_assignment(_alias((MemReadout)(MemRead_reg)))(_simpleassign BUF)(_trgt(21))(_sens(39)))))
			(line__135(_arch 9 0 135(_assignment(_alias((MemWriteout)(MemWrite_reg)))(_simpleassign BUF)(_trgt(22))(_sens(40)))))
			(line__136(_arch 10 0 136(_assignment(_alias((Branchout)(Branch_reg)))(_simpleassign BUF)(_trgt(23))(_sens(41)))))
			(line__138(_arch 11 0 138(_assignment(_alias((ALUSrc)(ALUSrc_reg)))(_simpleassign BUF)(_trgt(24))(_sens(42)))))
			(line__139(_arch 12 0 139(_assignment(_alias((ALUOp)(ALUOp_reg)))(_trgt(25))(_sens(43)))))
			(line__141(_arch 13 0 141(_assignment(_alias((rs1out)(rs1_reg)))(_trgt(29))(_sens(44)))))
			(line__142(_arch 14 0 142(_assignment(_alias((rs2out)(rs2_reg)))(_trgt(30))(_sens(45)))))
			(line__143(_arch 15 0 143(_assignment(_alias((rdout)(rd_reg)))(_trgt(31))(_sens(46)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(514)
		(33686018 2)
		(33686018 2)
		(33686018 2)
	)
	(_model . Behavioral 16 -1)
)
I 000051 55 969           1733451195420 Behavioral
(_unit VHDL(forwardingmuxa 0 4(behavioral 0 14))
	(_version vf5)
	(_time 1733451195421 2024.12.05 21:13:15)
	(_source(\../src/forwardingmuxA.vhd\))
	(_parameters dbg tan)
	(_code 90c0c49fc6c6c68796c581cbc39694969996c59697)
	(_coverage d)
	(_ent
		(_time 1733451180628)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int rs1 0 0 6(_ent(_in))))
		(_port(_int forwardedrs1exmem 0 0 7(_ent(_in))))
		(_port(_int forwardedrs1memwb 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 9(_array -1((_dto i 1 i 0)))))
		(_port(_int forwardAmuxcntrl 1 0 9(_ent(_in))))
		(_port(_int MuxOutput 0 0 10(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(4))(_sens(0)(1)(2)(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(515)
		(770)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 969           1733451195430 Behavioral
(_unit VHDL(forwardingmuxb 0 4(behavioral 0 15))
	(_version vf5)
	(_time 1733451195431 2024.12.05 21:13:15)
	(_source(\../src/forwardingmuxB.vhd\))
	(_parameters dbg tan)
	(_code 90c0c49fc6c6c68796c581cbc39694969996c59697)
	(_coverage d)
	(_ent
		(_time 1733451180641)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int rs2 0 0 6(_ent(_in))))
		(_port(_int forwardedrs2exmem 0 0 7(_ent(_in))))
		(_port(_int forwardedrs2memwb 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 9(_array -1((_dto i 1 i 0)))))
		(_port(_int forwardBmuxcntrl 1 0 9(_ent(_in))))
		(_port(_int MuxOutput 0 0 10(_ent(_out))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs(_simple)(_trgt(4))(_sens(0)(1)(2)(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(515)
		(770)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 1161          1733451195442 Behavioral
(_unit VHDL(forwardingunit 0 5(behavioral 0 23))
	(_version vf5)
	(_time 1733451195443 2024.12.05 21:13:15)
	(_source(\../src/forwarding_unit.vhd\))
	(_parameters dbg tan)
	(_code a0f0f4f7f6f6f6b7a4a2b1fbf3a6a4a6a9a6f5a6a7)
	(_coverage d)
	(_ent
		(_time 1733451180653)
	)
	(_object
		(_port(_int exmemregwritecntrl -1 0 8(_ent(_in))))
		(_port(_int memwbregwritecntrl -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 12(_array -1((_dto i 4 i 0)))))
		(_port(_int exmemrd 0 0 12(_ent(_in))))
		(_port(_int memwbrd 0 0 13(_ent(_in))))
		(_port(_int idexrs1 0 0 14(_ent(_in))))
		(_port(_int idexrs2 0 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 18(_array -1((_dto i 1 i 0)))))
		(_port(_int forwardAmuxcntrl 1 0 18(_ent(_out))))
		(_port(_int forwardBmuxcntrl 1 0 19(_ent(_out))))
		(_prcs
			(line__25(_arch 0 0 25(_prcs(_simple)(_trgt(6)(7))(_sens(0)(1)(2)(3)(4)(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(514)
		(33686018 2)
		(515)
		(770)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 650           1733451195454 Behavioral
(_unit VHDL(branchand 0 4(behavioral 0 16))
	(_version vf5)
	(_time 1733451195455 2024.12.05 21:13:15)
	(_source(\../src/branch_and.vhd\))
	(_parameters dbg tan)
	(_code b0e0e0e5b2e7e5a6e4b7a3eae9b6b1b6e5b6b4b6b2)
	(_coverage d)
	(_ent
		(_time 1733451180666)
	)
	(_object
		(_port(_int ALUZero -1 0 7(_ent(_in))))
		(_port(_int ControlBranch -1 0 8(_ent(_in))))
		(_port(_int BranchResponse -1 0 11(_ent(_out))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 1 -1)
)
I 000051 55 3601          1733451195466 Behavioral
(_unit VHDL(controlunit 0 4(behavioral 0 41))
	(_version vf5)
	(_time 1733451195467 2024.12.05 21:13:15)
	(_source(\../src/control_unit.vhd\))
	(_parameters dbg tan)
	(_code bfefeeebbfe8bea8eaeaade5b8b9ecb8bab9eab9b6)
	(_coverage d)
	(_ent
		(_time 1733451180675)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int instruction 0 0 7(_ent(_in))))
		(_port(_int cntrlsigmux -1 0 8(_ent(_in))))
		(_port(_int rs1_data 0 0 9(_ent(_in))))
		(_port(_int rs2_data 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 11(_array -1((_dto i 4 i 0)))))
		(_port(_int exmem_rd 1 0 11(_ent(_in))))
		(_port(_int exmem_regdata 0 0 12(_ent(_in))))
		(_port(_int memwb_rd 1 0 13(_ent(_in))))
		(_port(_int memwb_regdata 0 0 14(_ent(_in))))
		(_port(_int MemtoReg -1 0 18(_ent(_out))))
		(_port(_int RegWrite -1 0 19(_ent(_out))))
		(_port(_int MemRead -1 0 22(_ent(_out))))
		(_port(_int MemWrite -1 0 23(_ent(_out))))
		(_port(_int Branch -1 0 24(_ent(_out))))
		(_port(_int ALUSrc -1 0 27(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 28(_array -1((_dto i 1 i 0)))))
		(_port(_int ALUOp 2 0 28(_ent(_out))))
		(_port(_int if_flush -1 0 31(_ent(_out))))
		(_port(_int early_branch -1 0 32(_ent(_out))))
		(_port(_int ctrl_disable -1 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 42(_array -1((_dto i 4 i 0)))))
		(_sig(_int rs1_addr 3 0 42(_arch(_uni))))
		(_sig(_int rs2_addr 3 0 43(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 44(_array -1((_dto i 31 i 0)))))
		(_sig(_int rs1_final 4 0 44(_arch(_uni))))
		(_sig(_int rs2_final 4 0 45(_arch(_uni))))
		(_sig(_int branch_taken -1 0 46(_arch(_uni))))
		(_sig(_int is_branch_instruction -1 0 47(_arch(_uni))))
		(_sig(_int int_MemtoReg -1 0 50(_arch(_uni))))
		(_sig(_int int_RegWrite -1 0 50(_arch(_uni))))
		(_sig(_int int_MemRead -1 0 50(_arch(_uni))))
		(_sig(_int int_MemWrite -1 0 50(_arch(_uni))))
		(_sig(_int int_Branch -1 0 50(_arch(_uni))))
		(_sig(_int int_ALUSrc -1 0 50(_arch(_uni))))
		(_sig(_int int_early_branch -1 0 50(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 51(_array -1((_dto i 1 i 0)))))
		(_sig(_int int_ALUOp 5 0 51(_arch(_uni))))
		(_prcs
			(line__54(_arch 0 0 54(_assignment(_alias((rs1_addr)(instruction(d_19_15))))(_trgt(18))(_sens(0(d_19_15))))))
			(line__55(_arch 1 0 55(_assignment(_alias((rs2_addr)(instruction(d_24_20))))(_trgt(19))(_sens(0(d_24_20))))))
			(line__58(_arch 2 0 58(_assignment(_trgt(20))(_sens(2)(4)(5)(6)(7)(18)))))
			(line__63(_arch 3 0 63(_assignment(_trgt(21))(_sens(3)(4)(5)(6)(7)(19)))))
			(line__67(_arch 4 0 67(_prcs(_simple)(_trgt(15)(22)(23)(24)(25)(26)(27)(28)(29)(30)(31))(_sens(0)(20)(21))(_read(22)))))
			(line__163(_arch 5 0 163(_assignment(_trgt(8))(_sens(1)(17)(24)))))
			(line__164(_arch 6 0 164(_assignment(_trgt(9))(_sens(1)(17)(25)))))
			(line__165(_arch 7 0 165(_assignment(_trgt(10))(_sens(1)(17)(26)))))
			(line__166(_arch 8 0 166(_assignment(_trgt(11))(_sens(1)(17)(27)))))
			(line__167(_arch 9 0 167(_assignment(_trgt(12))(_sens(1)(17)(28)))))
			(line__168(_arch 10 0 168(_assignment(_trgt(13))(_sens(1)(17)(29)))))
			(line__169(_arch 11 0 169(_assignment(_trgt(14))(_sens(1)(17)(31)))))
			(line__170(_arch 12 0 170(_assignment(_trgt(16))(_sens(1)(17)(30)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(515)
		(770)
		(131586)
	)
	(_model . Behavioral 13 -1)
)
I 000051 55 1417          1733451195489 Behavioral
(_unit VHDL(alucontrol 0 4(behavioral 0 12))
	(_version vf5)
	(_time 1733451195490 2024.12.05 21:13:15)
	(_source(\../src/alucontrol.vhd\))
	(_parameters dbg tan)
	(_code cf9f9c9aca999ed9c4ca8995cbc8cbc8cdc999c99c)
	(_coverage d)
	(_ent
		(_time 1733451180697)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int instruction 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 7(_array -1((_dto i 1 i 0)))))
		(_port(_int aluop 1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 8(_array -1((_dto i 4 i 0)))))
		(_port(_int aluoperation 2 0 8(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(50529027 3)
		(514)
		(770)
		(515)
		(771)
		(50463234 2)
		(50463491 197379)
		(33686275 197379)
		(33686019 2)
		(50463490 2)
		(50463490 3)
		(50529026 2)
		(33751810 2)
		(33751554 3)
		(50529026 3)
		(33751810 197378)
		(33686018 131586)
		(33686274 131586)
		(50528770 2)
		(33686018 197122)
		(33686274 2)
		(33751554 197378)
		(50463234 3)
		(50528770 3)
		(33751554 2)
		(33686274 3)
		(33751810 3)
		(33686018 3)
		(33686018 2)
		(33751810 197379)
		(33751554 197379)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 787           1733451195511 Behavioral
(_unit VHDL(alusrcmuxb 0 4(behavioral 0 13))
	(_version vf5)
	(_time 1733451195512 2024.12.05 21:13:15)
	(_source(\../src/alusrcmuxb.vhd\))
	(_parameters dbg tan)
	(_code eebebdbde8b8bff9eceffcb4bce8bae9ebe9e6e8ec)
	(_coverage d)
	(_ent
		(_time 1733451180718)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int ReadRegister2 0 0 6(_ent(_in))))
		(_port(_int ReadImmediate 0 0 7(_ent(_in))))
		(_port(_int ALUSrcBControl -1 0 8(_ent(_in))))
		(_port(_int MuxOutput 0 0 9(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 1 -1)
)
I 000051 55 2785          1733451195522 Behavioral
(_unit VHDL(alu 0 5(behavioral 0 16))
	(_version vf5)
	(_time 1733451195523 2024.12.05 21:13:15)
	(_source(\../src/ALU.vhd\))
	(_parameters dbg tan)
	(_code eebebdbde8b8bff8eaeaadb5bae8efe8bde9ebe8ef)
	(_coverage d)
	(_ent
		(_time 1733451180728)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int input_0 0 0 7(_ent(_in))))
		(_port(_int input_1 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int pc 1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 9(_array -1((_dto i 4 i 0)))))
		(_port(_int operation 2 0 9(_ent(_in))))
		(_port(_int ALU_output 0 0 10(_ent(_out))))
		(_port(_int zero_flag -1 0 11(_ent(_out))))
		(_port(_int JALorBRANCH -1 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 17(_array -1((_dto i 31 i 0)))))
		(_sig(_int result_temp 3 0 17(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 18(_array -1((_dto i 63 i 0)))))
		(_sig(_int mul_result 4 0 18(_arch(_uni))))
		(_sig(_int branch_condition -1 0 19(_arch(_uni))))
		(_sig(_int pc_plus_4 3 0 20(_arch(_uni))))
		(_sig(_int is_jal_or_branch -1 0 21(_arch(_uni))))
		(_prcs
			(line__25(_arch 0 0 25(_assignment(_trgt(8))(_sens(0)(1)))))
			(line__28(_arch 1 0 28(_assignment(_trgt(10))(_sens(2))(_mon))))
			(line__30(_arch 2 0 30(_assignment(_trgt(7))(_sens(0)(1)(3)(8(d_31_0))(10))(_mon))))
			(line__55(_arch 3 0 55(_assignment(_trgt(9))(_sens(0)(1)(3))(_mon))))
			(line__69(_arch 4 0 69(_assignment(_trgt(11))(_sens(0)(1)(3))(_mon))))
			(line__79(_arch 5 0 79(_assignment(_alias((ALU_output)(result_temp)))(_trgt(4))(_sens(7)))))
			(line__80(_arch 6 0 80(_assignment(_alias((zero_flag)(branch_condition)))(_simpleassign BUF)(_trgt(5))(_sens(9)))))
			(line__81(_arch 7 0 81(_assignment(_alias((JALorBRANCH)(is_jal_or_branch)))(_simpleassign BUF)(_trgt(6))(_sens(11)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext std.standard.NATURAL(2 NATURAL)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 2)
		(33686018 3)
		(50463234 2)
		(50463234 3)
		(33751554 2)
		(50528770 2)
		(33686274 2)
		(33686274 3)
		(33751810 3)
		(33686019 2)
		(33751554 3)
		(50463490 2)
		(50463490 3)
		(33751810 2)
		(50529026 2)
		(50529026 3)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463234)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 8 -1)
)
I 000051 55 11440         1733451195553 Behavioral
(_unit VHDL(data_memory 0 6(behavioral 0 25))
	(_version vf5)
	(_time 1733451195554 2024.12.05 21:13:15)
	(_source(\../src/Data_Memory_REQUEST.vhd\))
	(_parameters dbg tan)
	(_code 0d5d5a0b585b5d1b080a4b57080b080b590b5b0a0f)
	(_coverage d)
	(_ent
		(_time 1733451180757)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int reset -1 0 10(_ent(_in))))
		(_port(_int memwrite -1 0 11(_ent(_in))))
		(_port(_int memread -1 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 13(_array -1((_dto i 31 i 0)))))
		(_port(_int address 0 0 13(_ent(_in))))
		(_port(_int writedata 0 0 14(_ent(_in))))
		(_port(_int readdata 0 0 15(_ent(_out))))
		(_port(_int debug_clk -1 0 18(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 19(_array -1((_dto i 6 i 0)))))
		(_port(_int debug_address 1 0 19(_ent(_in))))
		(_port(_int debug_read_enable -1 0 20(_ent(_in))))
		(_port(_int debug_data 0 0 21(_ent(_inout))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 26(_array -1((_dto i 31 i 0)))))
		(_type(_int mem_array_128 0 26(_array 2((_to i 0 i 127)))))
		(_sig(_int mem 3 0 27(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__36(_arch 0 0 36(_prcs(_simple)(_trgt(11))(_sens(0)(1))(_mon)(_read(2)(4)(5)))))
			(line__48(_arch 1 0 48(_assignment(_trgt(6))(_sens(3)(4)(11))(_mon))))
			(line__53(_arch 2 0 53(_prcs(_simple)(_trgt(10))(_sens(1)(7)(9))(_mon)(_read(8)(11)))))
		)
		(_subprogram
			(_int is_valid_address 3 0 29(_arch(_func -3 -2)))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext std.standard.BOOLEAN(1 BOOLEAN)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_split (11)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(.(types_pkg)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
	)
	(_model . Behavioral 4 -1)
)
I 000051 55 4448          1733451195569 Behavioral
(_unit VHDL(regfile 0 6(behavioral 0 26))
	(_version vf5)
	(_time 1733451195570 2024.12.05 21:13:15)
	(_source(\../src/register_REQUEST.vhd\))
	(_parameters dbg tan)
	(_code 1d4c4c1a4c4a4e0b184f04471f1b181a1f1b181b1a)
	(_coverage d)
	(_ent
		(_time 1733451180770)
	)
	(_object
		(_port(_int resetbar -1 0 9(_ent(_in))))
		(_port(_int regwrite -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 11(_array -1((_dto i 4 i 0)))))
		(_port(_int readregister1 0 0 11(_ent(_in))))
		(_port(_int readregister2 0 0 12(_ent(_in))))
		(_port(_int writeregisteraddress 0 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 14(_array -1((_dto i 31 i 0)))))
		(_port(_int writedata 1 0 14(_ent(_in))))
		(_port(_int readdata1 1 0 15(_ent(_out))))
		(_port(_int readdata2 1 0 16(_ent(_out))))
		(_port(_int debug_clk -1 0 19(_ent(_in)(_event))))
		(_port(_int debug_address 0 0 20(_ent(_in))))
		(_port(_int debug_read_enable -1 0 21(_ent(_in))))
		(_port(_int debug_data 1 0 22(_ent(_inout))))
		(_sig(_int registers -2 0 27(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__30(_arch 0 0 30(_prcs(_simple)(_trgt(12))(_sens(0)(1)(4)(5))(_mon))))
			(line__42(_arch 1 0 42(_assignment(_trgt(6))(_sens(2)(12))(_mon))))
			(line__45(_arch 2 0 45(_assignment(_trgt(7))(_sens(3)(12))(_mon))))
			(line__49(_arch 3 0 49(_prcs(_simple)(_trgt(11))(_sens(0)(8))(_mon)(_read(9)(10)(12)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext riscvcore.types_pkg.reg_array(1 reg_array)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_split (12)
	)
	(_use(ieee(std_logic_1164))(.(types_pkg))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
	)
	(_model . Behavioral 4 -1)
)
I 000049 55 2277          1733451195596 behavior
(_unit VHDL(ricsvcore 0 10(behavior 0 28))
	(_version vf5)
	(_time 1733451195597 2024.12.05 21:13:15)
	(_source(\../src/RISCVCORE.vhd\))
	(_parameters dbg tan)
	(_code 3c6d6d39666b6b2b3b392a666e3a6a3b3e3a393b3e)
	(_coverage d)
	(_ent
		(_time 1733451180793)
	)
	(_comp
		(internal_connections
			(_object
				(_port(_int clock -1 0 32(_ent (_in))))
				(_port(_int resetbar -1 0 33(_ent (_in))))
				(_port(_int debug_clk -1 0 34(_ent (_in))))
				(_port(_int debug_addr 2 0 35(_ent (_in))))
				(_port(_int debug_data 3 0 36(_ent (_inout))))
				(_port(_int rf_enable -1 0 37(_ent (_in))))
				(_port(_int im_enable -1 0 38(_ent (_in))))
				(_port(_int dm_enable -1 0 39(_ent (_in))))
			)
		)
	)
	(_inst internal_connections_inst 0 50(_comp internal_connections)
		(_port
			((clock)(clock))
			((resetbar)(resetbar))
			((debug_clk)(debug_clk))
			((debug_addr)(debug_addr))
			((debug_data)(debug_data))
			((rf_enable)(rf_enable))
			((im_enable)(im_enable))
			((dm_enable)(dm_enable))
		)
		(_use(_ent . internal_connections)
		)
	)
	(_object
		(_port(_int clock -1 0 13(_ent(_in))))
		(_port(_int resetbar -1 0 14(_ent(_in))))
		(_port(_int debug_clk -1 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 18(_array -1((_dto i 6 i 0)))))
		(_port(_int debug_addr 0 0 18(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 19(_array -1((_dto i 31 i 0)))))
		(_port(_int debug_data 1 0 19(_ent(_inout))))
		(_port(_int rf_enable -1 0 22(_ent(_in))))
		(_port(_int im_enable -1 0 23(_ent(_in))))
		(_port(_int dm_enable -1 0 24(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 35(_array -1((_dto i 6 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 36(_array -1((_dto i 31 i 0)))))
		(_sig(_int mem_debug -2 0 44(_arch(_uni))))
		(_sig(_int reg_debug -3 0 45(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 46(_array -1((_dto i 15 i 0)))))
		(_sig(_int pc_debug 4 0 46(_arch(_uni))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext riscvcore.types_pkg.mem_array(1 mem_array)))
		(_type(_ext riscvcore.types_pkg.reg_array(1 reg_array)))
	)
	(_use(ieee(std_logic_1164))(.(types_pkg))(std(standard))(ieee(NUMERIC_STD)))
)
I 000049 55 4959          1733451195602 behavior
(_unit VHDL(ricsvcore_tb 0 8(behavior 0 11))
	(_version vf5)
	(_time 1733451195603 2024.12.05 21:13:15)
	(_source(\../src/RISCV_TB_PROGRAM&REQUEST.vhd\))
	(_parameters dbg tan)
	(_code 3c6d6d39666b6b2b6b6f2a666e3a6a3b3e3a39396a)
	(_coverage d)
	(_ent
		(_time 1733451180799)
	)
	(_comp
		(RICSVCORE
			(_object
				(_port(_int clock -1 0 14(_ent (_in))))
				(_port(_int resetbar -1 0 15(_ent (_in))))
				(_port(_int debug_clk -1 0 16(_ent (_in))))
				(_port(_int debug_addr 0 0 17(_ent (_in))))
				(_port(_int debug_data 1 0 18(_ent (_inout))))
				(_port(_int rf_enable -1 0 19(_ent (_in))))
				(_port(_int im_enable -1 0 20(_ent (_in))))
				(_port(_int dm_enable -1 0 21(_ent (_in))))
			)
		)
	)
	(_inst uut 0 83(_comp RICSVCORE)
		(_port
			((clock)(clk))
			((resetbar)(rst))
			((debug_clk)(debug_clk))
			((debug_addr)(debug_addr))
			((debug_data)(debug_data))
			((rf_enable)(rf_enable))
			((im_enable)(im_enable))
			((dm_enable)(dm_enable))
		)
		(_use(_ent . RICSVCORE)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 17(_array -1((_dto i 6 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 18(_array -1((_dto i 31 i 0)))))
		(_cnst(_int CLK_PERIOD -2 0 26(_arch((ns 4621819117588971520)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 30(_array -1((_dto i 31 i 0)))))
		(_type(_int instruction_array 0 30(_array 2((_to i 0 i 22)))))
		(_cnst(_int INSTRUCTION_BUFFER 3 0 32(_arch((0(_string \"00000000000000000000000000000000"\))(1(_string \"00000010111100000000010100010011"\))(2(_string \"00000000010100000000010110010011"\))(3(_string \"00000000000000000000011000010011"\))(4(_string \"00000000000001010000011010010011"\))(5(_string \"00000010101101101100000001100011"\))(6(_string \"01000000101101101000011010110011"\))(7(_string \"00000000000101100000011000010011"\))(8(_string \"11111111010111111111000001101111"\))(9(_string \"00000000000000000000000000000000"\))(10(_string \"00000000000000000000000000000000"\))(11(_string \"00000000000000000000000000000000"\))(12(_string \"00000000000000000000000000000000"\))(13(_string \"00000000000000000000000000000000"\))(14(_string \"00000000000000000000000000000000"\))(15(_string \"00000000000000000000000000000000"\))(16(_string \"00000000000000000000000000000000"\))(17(_string \"00000000000000000000000000000000"\))(18(_string \"00000000000000000000000000000000"\))(19(_string \"00000000000000000000000000000000"\))(20(_string \"00000000000000000000000000000000"\))(21(_string \"00000000000000000000000000000000"\))(22(_string \"00000000000000000000000000000000"\))))))
		(_sig(_int clk -1 0 65(_arch(_uni((i 2))))))
		(_sig(_int rst -1 0 66(_arch(_uni((i 2))))))
		(_sig(_int debug_clk -1 0 67(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~134 0 68(_array -1((_dto i 6 i 0)))))
		(_sig(_int debug_addr 4 0 68(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 69(_array -1((_dto i 31 i 0)))))
		(_sig(_int debug_data 5 0 69(_arch(_uni((_others(i 4)))))))
		(_sig(_int rf_enable -1 0 70(_arch(_uni((i 2))))))
		(_sig(_int im_enable -1 0 71(_arch(_uni((i 2))))))
		(_sig(_int dm_enable -1 0 72(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 75(_array -1((_dto i 31 i 0)))))
		(_type(_int reg_file_array 0 75(_array 6((_to i 0 i 31)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 76(_array -1((_dto i 31 i 0)))))
		(_type(_int data_mem_array 0 76(_array 8((_to i 0 i 127)))))
		(_sig(_int reg_file_contents 7 0 78(_arch(_uni))))
		(_sig(_int data_mem_contents 9 0 79(_arch(_uni))))
		(_prcs
			(main_sim(_arch 0 0 96(_prcs(_wait_for)(_trgt(0)(1)(2)(3)(4)(5)(6)(7)(8)(9(127))(9)(9(0)))(_mon)(_read(4)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
		(_type(_ext std.standard.NATURAL(1 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_split (8)(9)
	)
	(_use(ieee(std_logic_1164))(std(standard))(.(types_pkg))(ieee(NUMERIC_STD)))
	(_static
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(0 0 0 0 0 0 0 0)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(1970104659 1769234796 1713401455 1936289385 6579560)
	)
	(_model . behavior 1 -1)
)
I 000051 55 2435          1733451271694 Behavioral
(_unit VHDL(memwb 0 4(behavioral 0 27))
	(_version vf5)
	(_time 1733451271695 2024.12.05 21:14:31)
	(_source(\../src/memwb.vhd\))
	(_parameters dbg tan)
	(_code 7a7e2b7b2e2d7a6d797b68207f7c7f7c2e7d7d7c78)
	(_coverage d)
	(_ent
		(_time 1733451180398)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int resetbar -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int readdata2in 0 0 8(_ent(_in))))
		(_port(_int aluresultin 0 0 9(_ent(_in))))
		(_port(_int readdata2out 0 0 10(_ent(_out))))
		(_port(_int aluresultout 0 0 11(_ent(_out))))
		(_port(_int MemtoRegin -1 0 14(_ent(_in))))
		(_port(_int RegWritein -1 0 15(_ent(_in))))
		(_port(_int MemtoReg -1 0 18(_ent(_out))))
		(_port(_int RegWrite -1 0 19(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 22(_array -1((_dto i 4 i 0)))))
		(_port(_int rdin 1 0 22(_ent(_in))))
		(_port(_int rdout 1 0 23(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 28(_array -1((_dto i 31 i 0)))))
		(_sig(_int readdata2_reg 2 0 28(_arch(_uni))))
		(_sig(_int aluresult_reg 2 0 29(_arch(_uni))))
		(_sig(_int MemtoReg_reg -1 0 32(_arch(_uni))))
		(_sig(_int RegWrite_reg -1 0 33(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 35(_array -1((_dto i 4 i 0)))))
		(_sig(_int rd_reg 3 0 35(_arch(_uni))))
		(_prcs
			(line__39(_arch 0 0 39(_prcs(_simple)(_trgt(12)(13)(14)(15)(16))(_sens(0)(1))(_read(2)(3)(6)(7)(10)))))
			(line__63(_arch 1 0 63(_assignment(_alias((readdata2out)(readdata2_reg)))(_trgt(4))(_sens(12)))))
			(line__64(_arch 2 0 64(_assignment(_alias((aluresultout)(aluresult_reg)))(_trgt(5))(_sens(13)))))
			(line__67(_arch 3 0 67(_assignment(_alias((MemtoReg)(MemtoReg_reg)))(_simpleassign BUF)(_trgt(8))(_sens(14)))))
			(line__68(_arch 4 0 68(_assignment(_alias((RegWrite)(RegWrite_reg)))(_simpleassign BUF)(_trgt(9))(_sens(15)))))
			(line__71(_arch 5 0 71(_assignment(_alias((rdout)(rd_reg)))(_trgt(11))(_sens(16)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 2)
	)
	(_model . Behavioral 6 -1)
)
I 000044 55 1172          1733451271757 rtl
(_unit VHDL(program_counter 0 6(rtl 0 16))
	(_version vf5)
	(_time 1733451271758 2024.12.05 21:14:31)
	(_source(\../src/program_counter.vhd\))
	(_parameters dbg tan)
	(_code b8bdbdedb2efbaaebdbfaae2e8beecbdeebebbbeee)
	(_coverage d)
	(_ent
		(_time 1733451180456)
	)
	(_object
		(_port(_int clk -1 0 8(_ent(_in)(_event))))
		(_port(_int reset -1 0 9(_ent(_in))))
		(_port(_int pcwrite -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11(_array -1((_dto i 15 i 0)))))
		(_port(_int pcsource 0 0 11(_ent(_in))))
		(_port(_int pcout 0 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 17(_array -1((_dto i 15 i 0)))))
		(_sig(_int pc_reg 1 0 17(_arch(_uni))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_simple)(_trgt(5))(_sens(0)(1))(_read(2)(3)))))
			(line__32(_arch 1 0 32(_assignment(_alias((pcout)(pc_reg)))(_trgt(4))(_sens(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . rtl 2 -1)
)
I 000051 55 785           1733451271776 Behavioral
(_unit VHDL(writebackmux 0 4(behavioral 0 13))
	(_version vf5)
	(_time 1733451271777 2024.12.05 21:14:31)
	(_source(\../src/writebackmux.vhd\))
	(_parameters dbg tan)
	(_code d8ddda8bd28f85cfdc88cd828bded9dedbde8ade8c)
	(_coverage d)
	(_ent
		(_time 1733451180471)
	)
	(_object
		(_port(_int memtoregcontrol -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int read_data 0 0 7(_ent(_in))))
		(_port(_int aluresult 0 0 8(_ent(_in))))
		(_port(_int writebackdata 0 0 9(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 1 -1)
)
I 000051 55 981           1733451271787 behavioral
(_unit VHDL(pc_mux 0 4(behavioral 0 13))
	(_version vf5)
	(_time 1733451271788 2024.12.05 21:14:31)
	(_source(\../src/pc_mux.vhd\))
	(_parameters dbg tan)
	(_code d8dddd8ad38cdace8dd8cd8381dfd8dedbdd8ede8c)
	(_coverage d)
	(_ent
		(_time 1733451180482)
	)
	(_object
		(_port(_int branch -1 0 6(_ent(_in))))
		(_port(_int earlybranchcontrolunit -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int pcplus4 0 0 8(_ent(_in))))
		(_port(_int pcplusimm 0 0 8(_ent(_in))))
		(_port(_int pcsource 0 0 9(_ent(_out))))
		(_sig(_int control -1 0 14(_arch(_uni))))
		(_prcs
			(line__17(_arch 0 0 17(_assignment(_trgt(5))(_sens(0)(1)))))
			(line__19(_arch 1 0 19(_assignment(_trgt(4))(_sens(2)(3)(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(16843009 16843009 16843009 16843009)
	)
	(_model . behavioral 2 -1)
)
I 000049 55 1112          1733451271801 behavior
(_unit VHDL(pcimmadder 0 5(behavior 0 13))
	(_version vf5)
	(_time 1733451271802 2024.12.05 21:14:31)
	(_source(\../src/pcimmadder.vhd\))
	(_parameters dbg tan)
	(_code e7e2e2b4e3b0baf1b2e5a3bdb7e1e3e1e3e1e2e0e5)
	(_coverage d)
	(_ent
		(_time 1733451180495)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7(_array -1((_dto i 15 i 0)))))
		(_port(_int pc 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int immediate 1 0 8(_ent(_in))))
		(_port(_int pcplusimm 0 0 9(_ent(_out))))
		(_type(_int ~UNSIGNED{31~downto~0}~13 0 16(_array -1((_dto i 31 i 0)))))
		(_var(_int temp_sum 2 0 16(_prcs 0)))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext std.standard.NATURAL(2 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . behavior 1 -1)
)
I 000044 55 800           1733451271818 rtl
(_unit VHDL(pc4adder 0 6(rtl 0 13))
	(_version vf5)
	(_time 1733451271819 2024.12.05 21:14:31)
	(_source(\../src/pc4adder.vhd\))
	(_parameters dbg tan)
	(_code f7f2f2a7f3a5a7e1f6a7e3ada2f1f2f0f5f0f7f1f4)
	(_coverage d)
	(_ent
		(_time 1733451180513)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int pcout 0 0 8(_ent(_in))))
		(_port(_int pcplus4 0 0 9(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . rtl 1 -1)
)
I 000051 55 3873          1733451271829 Behavioral
(_unit VHDL(exmem 0 4(behavioral 0 39))
	(_version vf5)
	(_time 1733451271830 2024.12.05 21:14:31)
	(_source(\../src/exmem.vhd\))
	(_parameters dbg tan)
	(_code 07030400085007110a01435d53000f015301020153)
	(_coverage d)
	(_ent
		(_time 1733451180523)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int resetbar -1 0 7(_ent(_in))))
		(_port(_int aluzeroin -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int aluresultin 0 0 9(_ent(_in))))
		(_port(_int readdata2in 0 0 10(_ent(_in))))
		(_port(_int aluzeroout -1 0 11(_ent(_out))))
		(_port(_int aluresultout 0 0 12(_ent(_out))))
		(_port(_int readdata2out 0 0 13(_ent(_out))))
		(_port(_int MemtoRegin -1 0 16(_ent(_in))))
		(_port(_int RegWritein -1 0 17(_ent(_in))))
		(_port(_int MemReadin -1 0 20(_ent(_in))))
		(_port(_int MemWritein -1 0 21(_ent(_in))))
		(_port(_int Branchin -1 0 22(_ent(_in))))
		(_port(_int JALorBRANCH -1 0 23(_ent(_in))))
		(_port(_int MemtoRegout -1 0 26(_ent(_out))))
		(_port(_int RegWriteout -1 0 27(_ent(_out))))
		(_port(_int MemRead -1 0 30(_ent(_out))))
		(_port(_int MemWrite -1 0 31(_ent(_out))))
		(_port(_int Branch -1 0 32(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 34(_array -1((_dto i 4 i 0)))))
		(_port(_int rdin 1 0 34(_ent(_in))))
		(_port(_int rdout 1 0 35(_ent(_out))))
		(_sig(_int aluzero_reg -1 0 40(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 41(_array -1((_dto i 31 i 0)))))
		(_sig(_int aluresult_reg 2 0 41(_arch(_uni))))
		(_sig(_int readdata2_reg 2 0 42(_arch(_uni))))
		(_sig(_int MemtoReg_reg -1 0 45(_arch(_uni))))
		(_sig(_int RegWrite_reg -1 0 46(_arch(_uni))))
		(_sig(_int MemRead_reg -1 0 49(_arch(_uni))))
		(_sig(_int MemWrite_reg -1 0 50(_arch(_uni))))
		(_sig(_int Branch_reg -1 0 51(_arch(_uni))))
		(_sig(_int JALorBRANCH_reg -1 0 52(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 54(_array -1((_dto i 4 i 0)))))
		(_sig(_int rd_reg 3 0 54(_arch(_uni))))
		(_sig(_int current_branch_condition -1 0 57(_arch(_uni))))
		(_prcs
			(line__59(_arch 0 0 59(_prcs(_simple)(_trgt(21)(22)(23)(24)(25)(26)(27)(28)(29)(30)(31))(_sens(0)(1))(_read(2)(3)(4)(8)(9)(10)(11)(12)(13)(19)(31)))))
			(line__117(_arch 1 0 117(_assignment(_alias((aluzeroout)(aluzero_reg)))(_simpleassign BUF)(_trgt(5))(_sens(21)))))
			(line__118(_arch 2 0 118(_assignment(_alias((aluresultout)(aluresult_reg)))(_trgt(6))(_sens(22)))))
			(line__119(_arch 3 0 119(_assignment(_alias((readdata2out)(readdata2_reg)))(_trgt(7))(_sens(23)))))
			(line__121(_arch 4 0 121(_assignment(_alias((MemtoRegout)(MemtoReg_reg)))(_simpleassign BUF)(_trgt(14))(_sens(24)))))
			(line__122(_arch 5 0 122(_assignment(_alias((RegWriteout)(RegWrite_reg)))(_simpleassign BUF)(_trgt(15))(_sens(25)))))
			(line__124(_arch 6 0 124(_assignment(_alias((MemRead)(MemRead_reg)))(_simpleassign BUF)(_trgt(16))(_sens(26)))))
			(line__125(_arch 7 0 125(_assignment(_alias((MemWrite)(MemWrite_reg)))(_simpleassign BUF)(_trgt(17))(_sens(27)))))
			(line__126(_arch 8 0 126(_assignment(_alias((Branch)(Branch_reg)))(_simpleassign BUF)(_trgt(18))(_sens(28)))))
			(line__128(_arch 9 0 128(_assignment(_alias((rdout)(rd_reg)))(_trgt(20))(_sens(30)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 2)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 2)
	)
	(_model . Behavioral 10 -1)
)
I 000051 55 1716          1733451271851 Behavioral
(_unit VHDL(hazard_unit 0 5(behavioral 0 17))
	(_version vf5)
	(_time 1733451271852 2024.12.05 21:14:31)
	(_source(\../src/hazardunit.vhd\))
	(_parameters dbg tan)
	(_code 16121811114013001411044c43134011131043101f)
	(_coverage d)
	(_ent
		(_time 1733451271849)
	)
	(_object
		(_port(_int idexmemread -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 8(_array -1((_dto i 4 i 0)))))
		(_port(_int idexrd 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int instruction 1 0 9(_ent(_in))))
		(_port(_int cntrlsigmux -1 0 10(_ent(_out))))
		(_port(_int pcwriteenable -1 0 11(_ent(_out))))
		(_port(_int ifidwriteenable -1 0 12(_ent(_out))))
		(_port(_int ctrl_disable -1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 18(_array -1((_dto i 4 i 0)))))
		(_sig(_int rs1 2 0 18(_arch(_uni))))
		(_sig(_int rs2 2 0 19(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 20(_array -1((_dto i 6 i 0)))))
		(_sig(_int opcode 3 0 20(_arch(_uni))))
		(_prcs
			(line__22(_arch 0 0 22(_assignment(_alias((rs1)(instruction(d_19_15))))(_trgt(7))(_sens(2(d_19_15))))))
			(line__23(_arch 1 0 23(_assignment(_alias((rs2)(instruction(d_24_20))))(_trgt(8))(_sens(2(d_24_20))))))
			(line__24(_arch 2 0 24(_assignment(_alias((opcode)(instruction(d_6_0))))(_trgt(9))(_sens(2(d_6_0))))))
			(line__26(_arch 3 0 26(_prcs(_simple)(_trgt(3)(4)(5)(6))(_sens(0)(1)(7)(8)(9)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(50463491 197379)
		(33686275 197379)
	)
	(_model . Behavioral 4 -1)
)
I 000051 55 2707          1733451271877 Behavioral
(_unit VHDL(ifid 0 7(behavioral 0 26))
	(_version vf5)
	(_time 1733451271878 2024.12.05 21:14:31)
	(_source(\../src/ifid.vhd\))
	(_parameters dbg tan)
	(_code 35313a303662682335352c6f62333c3331333c3333)
	(_coverage d)
	(_ent
		(_time 1733451180545)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int rstbar -1 0 10(_ent(_in))))
		(_port(_int ifidwrite -1 0 11(_ent(_in))))
		(_port(_int ifidflush -1 0 12(_ent(_in))))
		(_port(_int branch_taken -1 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 14(_array -1((_dto i 15 i 0)))))
		(_port(_int pcout 0 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 15(_array -1((_dto i 31 i 0)))))
		(_port(_int instruction 1 0 15(_ent(_in))))
		(_port(_int ifidinstructionout 1 0 16(_ent(_out))))
		(_port(_int ifidpcout 0 0 17(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 18(_array -1((_dto i 4 i 0)))))
		(_port(_int rs1_out 2 0 18(_ent(_out))))
		(_port(_int rs2_out 2 0 19(_ent(_out))))
		(_port(_int rd_out 2 0 20(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 27(_array -1((_dto i 31 i 0)))))
		(_sig(_int instruction_reg 3 0 27(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 28(_array -1((_dto i 15 i 0)))))
		(_sig(_int pcout_reg 4 0 28(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 29(_array -1((_dto i 4 i 0)))))
		(_sig(_int rdout_reg 5 0 29(_arch(_uni))))
		(_sig(_int rs1_reg 5 0 30(_arch(_uni))))
		(_sig(_int rs2_reg 5 0 31(_arch(_uni))))
		(_prcs
			(line__36(_arch 0 0 36(_prcs(_simple)(_trgt(12)(13)(14)(15)(16))(_sens(0)(1))(_read(2)(3)(5)(6)))))
			(line__69(_arch 1 0 69(_assignment(_alias((ifidinstructionout)(instruction_reg)))(_trgt(7))(_sens(12)))))
			(line__70(_arch 2 0 70(_assignment(_alias((ifidpcout)(pcout_reg)))(_trgt(8))(_sens(13)))))
			(line__71(_arch 3 0 71(_assignment(_alias((rd_out)(rdout_reg)))(_trgt(11))(_sens(14)))))
			(line__72(_arch 4 0 72(_assignment(_alias((rs1_out)(rs1_reg)))(_trgt(9))(_sens(15)))))
			(line__73(_arch 5 0 73(_assignment(_alias((rs2_out)(rs2_reg)))(_trgt(10))(_sens(16)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018)
		(33686018 2)
		(33686018 2)
		(33686018 2)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018)
		(33686018 2)
		(33686018 2)
		(33686018 2)
	)
	(_model . Behavioral 6 -1)
)
I 000051 55 11375         1733451271890 Behavioral
(_unit VHDL(instruction_memory 0 5(behavioral 0 19))
	(_version vf5)
	(_time 1733451271891 2024.12.05 21:14:31)
	(_source(\../src/instruction_memory_PROGRAM.vhd\))
	(_parameters dbg tan)
	(_code 45414a47151312524210571e1143464241434c4313)
	(_coverage d)
	(_ent
		(_time 1733451180563)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7(_array -1((_dto i 15 i 0)))))
		(_port(_int pc_address 0 0 7(_ent(_in))))
		(_port(_int reset -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int instruction 1 0 9(_ent(_out))))
		(_port(_int debug_clk -1 0 12(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 13(_array -1((_dto i 6 i 0)))))
		(_port(_int debug_addr 2 0 13(_ent(_in))))
		(_port(_int debug_data 1 0 14(_ent(_inout))))
		(_port(_int debug_we -1 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 21(_array -1((_dto i 31 i 0)))))
		(_type(_int memory_array 0 21(_array 3((_to i 0 i 127)))))
		(_sig(_int mem 4 0 22(_arch(_uni((_others(_string \"00000000000000000000000000000000"\)))))))
		(_var(_int address_offset -5 0 33(_prcs 0)))
		(_prcs
			(line__32(_arch 0 0 32(_prcs(_simple)(_trgt(2))(_sens(0))(_mon)(_read(7)))))
			(line__43(_arch 1 0 43(_prcs(_simple)(_trgt(5)(7))(_sens(1)(3)(6))(_mon)(_read(4)(5)))))
		)
		(_subprogram
			(_int is_valid_address 2 0 25(_arch(_func -3 -2)))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext std.standard.BOOLEAN(1 BOOLEAN)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_split (7)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 1244          1733451271912 Behavioral
(_unit VHDL(immgen 0 5(behavioral 0 14))
	(_version vf5)
	(_time 1733451271913 2024.12.05 21:14:31)
	(_source(\../src/immediategen.vhd\))
	(_parameters dbg tan)
	(_code 55515a56040255435150400f51535c530153015352)
	(_coverage d)
	(_ent
		(_time 1733451180582)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int instruction 0 0 7(_ent(_in))))
		(_port(_int pcadderimm 0 0 9(_ent(_out))))
		(_port(_int immediate 0 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 17(_array -1((_dto i 6 i 0)))))
		(_var(_int opcode 1 0 17(_prcs 0)))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(1)(2))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext std.standard.NATURAL(2 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 5547          1733451271937 Behavioral
(_unit VHDL(idex 0 4(behavioral 0 54))
	(_version vf5)
	(_time 1733451271938 2024.12.05 21:14:31)
	(_source(\../src/idex.vhd\))
	(_parameters dbg tan)
	(_code 74707b757423256374246d2e217271737c727d7270)
	(_coverage d)
	(_ent
		(_time 1733451180607)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int rstbar -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int pcin 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int instructionin 1 0 9(_ent(_in))))
		(_port(_int instructionout 1 0 10(_ent(_out))))
		(_port(_int readdata1in 1 0 11(_ent(_in))))
		(_port(_int readdata2in 1 0 12(_ent(_in))))
		(_port(_int immediatein 1 0 13(_ent(_in))))
		(_port(_int immediateout 1 0 14(_ent(_out))))
		(_port(_int pcout 0 0 15(_ent(_out))))
		(_port(_int readdata1out 1 0 16(_ent(_out))))
		(_port(_int readdata2out 1 0 17(_ent(_out))))
		(_port(_int MemtoRegin -1 0 20(_ent(_in))))
		(_port(_int RegWritein -1 0 21(_ent(_in))))
		(_port(_int MemReadin -1 0 24(_ent(_in))))
		(_port(_int MemWritein -1 0 25(_ent(_in))))
		(_port(_int Branchin -1 0 26(_ent(_in))))
		(_port(_int ALUSrcin -1 0 29(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 30(_array -1((_dto i 1 i 0)))))
		(_port(_int ALUOpin 2 0 30(_ent(_in))))
		(_port(_int MemtoRegout -1 0 33(_ent(_out))))
		(_port(_int RegWriteout -1 0 34(_ent(_out))))
		(_port(_int MemReadout -1 0 37(_ent(_out))))
		(_port(_int MemWriteout -1 0 38(_ent(_out))))
		(_port(_int Branchout -1 0 39(_ent(_out))))
		(_port(_int ALUSrc -1 0 42(_ent(_out))))
		(_port(_int ALUOp 2 0 43(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 45(_array -1((_dto i 4 i 0)))))
		(_port(_int rs1in 3 0 45(_ent(_in))))
		(_port(_int rs2in 3 0 46(_ent(_in))))
		(_port(_int rdin 3 0 47(_ent(_in))))
		(_port(_int rs1out 3 0 48(_ent(_out))))
		(_port(_int rs2out 3 0 49(_ent(_out))))
		(_port(_int rdout 3 0 50(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 55(_array -1((_dto i 15 i 0)))))
		(_sig(_int pcin_reg 4 0 55(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 56(_array -1((_dto i 31 i 0)))))
		(_sig(_int readdata1_reg 5 0 56(_arch(_uni))))
		(_sig(_int readdata2_reg 5 0 57(_arch(_uni))))
		(_sig(_int immediate_reg 5 0 58(_arch(_uni))))
		(_sig(_int instruction_reg 5 0 59(_arch(_uni))))
		(_sig(_int MemtoReg_reg -1 0 62(_arch(_uni))))
		(_sig(_int RegWrite_reg -1 0 63(_arch(_uni))))
		(_sig(_int MemRead_reg -1 0 66(_arch(_uni))))
		(_sig(_int MemWrite_reg -1 0 67(_arch(_uni))))
		(_sig(_int Branch_reg -1 0 68(_arch(_uni))))
		(_sig(_int ALUSrc_reg -1 0 71(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 72(_array -1((_dto i 1 i 0)))))
		(_sig(_int ALUOp_reg 6 0 72(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 74(_array -1((_dto i 4 i 0)))))
		(_sig(_int rs1_reg 7 0 74(_arch(_uni))))
		(_sig(_int rs2_reg 7 0 75(_arch(_uni))))
		(_sig(_int rd_reg 7 0 76(_arch(_uni))))
		(_prcs
			(line__79(_arch 0 0 79(_prcs(_simple)(_trgt(32)(33)(34)(35)(36)(37)(38)(39)(40)(41)(42)(43)(44)(45)(46))(_sens(0)(1))(_read(2)(3)(5)(6)(7)(12)(13)(14)(15)(16)(17)(18)(26)(27)(28)))))
			(line__126(_arch 1 0 126(_assignment(_alias((pcout)(pcin_reg)))(_trgt(9))(_sens(32)))))
			(line__127(_arch 2 0 127(_assignment(_alias((readdata1out)(readdata1_reg)))(_trgt(10))(_sens(33)))))
			(line__128(_arch 3 0 128(_assignment(_alias((readdata2out)(readdata2_reg)))(_trgt(11))(_sens(34)))))
			(line__129(_arch 4 0 129(_assignment(_alias((immediateout)(immediate_reg)))(_trgt(8))(_sens(35)))))
			(line__130(_arch 5 0 130(_assignment(_alias((instructionout)(instruction_reg)))(_trgt(4))(_sens(36)))))
			(line__132(_arch 6 0 132(_assignment(_alias((MemtoRegout)(MemtoReg_reg)))(_simpleassign BUF)(_trgt(19))(_sens(37)))))
			(line__133(_arch 7 0 133(_assignment(_alias((RegWriteout)(RegWrite_reg)))(_simpleassign BUF)(_trgt(20))(_sens(38)))))
			(line__134(_arch 8 0 134(_assignment(_alias((MemReadout)(MemRead_reg)))(_simpleassign BUF)(_trgt(21))(_sens(39)))))
			(line__135(_arch 9 0 135(_assignment(_alias((MemWriteout)(MemWrite_reg)))(_simpleassign BUF)(_trgt(22))(_sens(40)))))
			(line__136(_arch 10 0 136(_assignment(_alias((Branchout)(Branch_reg)))(_simpleassign BUF)(_trgt(23))(_sens(41)))))
			(line__138(_arch 11 0 138(_assignment(_alias((ALUSrc)(ALUSrc_reg)))(_simpleassign BUF)(_trgt(24))(_sens(42)))))
			(line__139(_arch 12 0 139(_assignment(_alias((ALUOp)(ALUOp_reg)))(_trgt(25))(_sens(43)))))
			(line__141(_arch 13 0 141(_assignment(_alias((rs1out)(rs1_reg)))(_trgt(29))(_sens(44)))))
			(line__142(_arch 14 0 142(_assignment(_alias((rs2out)(rs2_reg)))(_trgt(30))(_sens(45)))))
			(line__143(_arch 15 0 143(_assignment(_alias((rdout)(rd_reg)))(_trgt(31))(_sens(46)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(514)
		(33686018 2)
		(33686018 2)
		(33686018 2)
	)
	(_model . Behavioral 16 -1)
)
I 000051 55 969           1733451271960 Behavioral
(_unit VHDL(forwardingmuxa 0 4(behavioral 0 14))
	(_version vf5)
	(_time 1733451271961 2024.12.05 21:14:31)
	(_source(\../src/forwardingmuxA.vhd\))
	(_parameters dbg tan)
	(_code 8480848ad6d2d29382d195dfd78280828d82d18283)
	(_coverage d)
	(_ent
		(_time 1733451180628)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int rs1 0 0 6(_ent(_in))))
		(_port(_int forwardedrs1exmem 0 0 7(_ent(_in))))
		(_port(_int forwardedrs1memwb 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 9(_array -1((_dto i 1 i 0)))))
		(_port(_int forwardAmuxcntrl 1 0 9(_ent(_in))))
		(_port(_int MuxOutput 0 0 10(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(4))(_sens(0)(1)(2)(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(515)
		(770)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 969           1733451271970 Behavioral
(_unit VHDL(forwardingmuxb 0 4(behavioral 0 15))
	(_version vf5)
	(_time 1733451271971 2024.12.05 21:14:31)
	(_source(\../src/forwardingmuxB.vhd\))
	(_parameters dbg tan)
	(_code 9397939cc6c5c58495c682c8c09597959a95c69594)
	(_coverage d)
	(_ent
		(_time 1733451180641)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int rs2 0 0 6(_ent(_in))))
		(_port(_int forwardedrs2exmem 0 0 7(_ent(_in))))
		(_port(_int forwardedrs2memwb 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 9(_array -1((_dto i 1 i 0)))))
		(_port(_int forwardBmuxcntrl 1 0 9(_ent(_in))))
		(_port(_int MuxOutput 0 0 10(_ent(_out))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs(_simple)(_trgt(4))(_sens(0)(1)(2)(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(515)
		(770)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 1161          1733451271980 Behavioral
(_unit VHDL(forwardingunit 0 5(behavioral 0 23))
	(_version vf5)
	(_time 1733451271981 2024.12.05 21:14:31)
	(_source(\../src/forwarding_unit.vhd\))
	(_parameters dbg tan)
	(_code a3a7a3f4f6f5f5b4a7a1b2f8f0a5a7a5aaa5f6a5a4)
	(_coverage d)
	(_ent
		(_time 1733451180653)
	)
	(_object
		(_port(_int exmemregwritecntrl -1 0 8(_ent(_in))))
		(_port(_int memwbregwritecntrl -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 12(_array -1((_dto i 4 i 0)))))
		(_port(_int exmemrd 0 0 12(_ent(_in))))
		(_port(_int memwbrd 0 0 13(_ent(_in))))
		(_port(_int idexrs1 0 0 14(_ent(_in))))
		(_port(_int idexrs2 0 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 18(_array -1((_dto i 1 i 0)))))
		(_port(_int forwardAmuxcntrl 1 0 18(_ent(_out))))
		(_port(_int forwardBmuxcntrl 1 0 19(_ent(_out))))
		(_prcs
			(line__25(_arch 0 0 25(_prcs(_simple)(_trgt(6)(7))(_sens(0)(1)(2)(3)(4)(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(514)
		(33686018 2)
		(515)
		(770)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 650           1733451271996 Behavioral
(_unit VHDL(branchand 0 4(behavioral 0 16))
	(_version vf5)
	(_time 1733451271997 2024.12.05 21:14:31)
	(_source(\../src/branch_and.vhd\))
	(_parameters dbg tan)
	(_code b2b6b6e7b2e5e7a4e6b5a1e8ebb4b3b4e7b4b6b4b0)
	(_coverage d)
	(_ent
		(_time 1733451180666)
	)
	(_object
		(_port(_int ALUZero -1 0 7(_ent(_in))))
		(_port(_int ControlBranch -1 0 8(_ent(_in))))
		(_port(_int BranchResponse -1 0 11(_ent(_out))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 1 -1)
)
I 000051 55 3601          1733451272007 Behavioral
(_unit VHDL(controlunit 0 4(behavioral 0 41))
	(_version vf5)
	(_time 1733451272008 2024.12.05 21:14:32)
	(_source(\../src/control_unit.vhd\))
	(_parameters dbg tan)
	(_code b2b6b7e6e6e5b3a5e7e7a0e8b5b4e1b5b7b4e7b4bb)
	(_coverage d)
	(_ent
		(_time 1733451180675)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int instruction 0 0 7(_ent(_in))))
		(_port(_int cntrlsigmux -1 0 8(_ent(_in))))
		(_port(_int rs1_data 0 0 9(_ent(_in))))
		(_port(_int rs2_data 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 11(_array -1((_dto i 4 i 0)))))
		(_port(_int exmem_rd 1 0 11(_ent(_in))))
		(_port(_int exmem_regdata 0 0 12(_ent(_in))))
		(_port(_int memwb_rd 1 0 13(_ent(_in))))
		(_port(_int memwb_regdata 0 0 14(_ent(_in))))
		(_port(_int MemtoReg -1 0 18(_ent(_out))))
		(_port(_int RegWrite -1 0 19(_ent(_out))))
		(_port(_int MemRead -1 0 22(_ent(_out))))
		(_port(_int MemWrite -1 0 23(_ent(_out))))
		(_port(_int Branch -1 0 24(_ent(_out))))
		(_port(_int ALUSrc -1 0 27(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 28(_array -1((_dto i 1 i 0)))))
		(_port(_int ALUOp 2 0 28(_ent(_out))))
		(_port(_int if_flush -1 0 31(_ent(_out))))
		(_port(_int early_branch -1 0 32(_ent(_out))))
		(_port(_int ctrl_disable -1 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 42(_array -1((_dto i 4 i 0)))))
		(_sig(_int rs1_addr 3 0 42(_arch(_uni))))
		(_sig(_int rs2_addr 3 0 43(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 44(_array -1((_dto i 31 i 0)))))
		(_sig(_int rs1_final 4 0 44(_arch(_uni))))
		(_sig(_int rs2_final 4 0 45(_arch(_uni))))
		(_sig(_int branch_taken -1 0 46(_arch(_uni))))
		(_sig(_int is_branch_instruction -1 0 47(_arch(_uni))))
		(_sig(_int int_MemtoReg -1 0 50(_arch(_uni))))
		(_sig(_int int_RegWrite -1 0 50(_arch(_uni))))
		(_sig(_int int_MemRead -1 0 50(_arch(_uni))))
		(_sig(_int int_MemWrite -1 0 50(_arch(_uni))))
		(_sig(_int int_Branch -1 0 50(_arch(_uni))))
		(_sig(_int int_ALUSrc -1 0 50(_arch(_uni))))
		(_sig(_int int_early_branch -1 0 50(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 51(_array -1((_dto i 1 i 0)))))
		(_sig(_int int_ALUOp 5 0 51(_arch(_uni))))
		(_prcs
			(line__54(_arch 0 0 54(_assignment(_alias((rs1_addr)(instruction(d_19_15))))(_trgt(18))(_sens(0(d_19_15))))))
			(line__55(_arch 1 0 55(_assignment(_alias((rs2_addr)(instruction(d_24_20))))(_trgt(19))(_sens(0(d_24_20))))))
			(line__58(_arch 2 0 58(_assignment(_trgt(20))(_sens(2)(4)(5)(6)(7)(18)))))
			(line__63(_arch 3 0 63(_assignment(_trgt(21))(_sens(3)(4)(5)(6)(7)(19)))))
			(line__67(_arch 4 0 67(_prcs(_simple)(_trgt(15)(22)(23)(24)(25)(26)(27)(28)(29)(30)(31))(_sens(0)(20)(21))(_read(22)))))
			(line__163(_arch 5 0 163(_assignment(_trgt(8))(_sens(1)(17)(24)))))
			(line__164(_arch 6 0 164(_assignment(_trgt(9))(_sens(1)(17)(25)))))
			(line__165(_arch 7 0 165(_assignment(_trgt(10))(_sens(1)(17)(26)))))
			(line__166(_arch 8 0 166(_assignment(_trgt(11))(_sens(1)(17)(27)))))
			(line__167(_arch 9 0 167(_assignment(_trgt(12))(_sens(1)(17)(28)))))
			(line__168(_arch 10 0 168(_assignment(_trgt(13))(_sens(1)(17)(29)))))
			(line__169(_arch 11 0 169(_assignment(_trgt(14))(_sens(1)(17)(31)))))
			(line__170(_arch 12 0 170(_assignment(_trgt(16))(_sens(1)(17)(30)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(515)
		(770)
		(131586)
	)
	(_model . Behavioral 13 -1)
)
I 000051 55 1417          1733451272030 Behavioral
(_unit VHDL(alucontrol 0 4(behavioral 0 12))
	(_version vf5)
	(_time 1733451272031 2024.12.05 21:14:32)
	(_source(\../src/alucontrol.vhd\))
	(_parameters dbg tan)
	(_code d2d6d580838483c4d9d79488d6d5d6d5d0d484d481)
	(_coverage d)
	(_ent
		(_time 1733451180697)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int instruction 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 7(_array -1((_dto i 1 i 0)))))
		(_port(_int aluop 1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 8(_array -1((_dto i 4 i 0)))))
		(_port(_int aluoperation 2 0 8(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(50529027 3)
		(514)
		(770)
		(515)
		(771)
		(50463234 2)
		(50463491 197379)
		(33686275 197379)
		(33686019 2)
		(50463490 2)
		(50463490 3)
		(50529026 2)
		(33751810 2)
		(33751554 3)
		(50529026 3)
		(33751810 197378)
		(33686018 131586)
		(33686274 131586)
		(50528770 2)
		(33686018 197122)
		(33686274 2)
		(33751554 197378)
		(50463234 3)
		(50528770 3)
		(33751554 2)
		(33686274 3)
		(33751810 3)
		(33686018 3)
		(33686018 2)
		(33751810 197379)
		(33751554 197379)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 787           1733451272050 Behavioral
(_unit VHDL(alusrcmuxb 0 4(behavioral 0 13))
	(_version vf5)
	(_time 1733451272051 2024.12.05 21:14:32)
	(_source(\../src/alusrcmuxb.vhd\))
	(_parameters dbg tan)
	(_code e1e5e6b2b3b7b0f6e3e0f3bbb3e7b5e6e4e6e9e7e3)
	(_coverage d)
	(_ent
		(_time 1733451180718)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int ReadRegister2 0 0 6(_ent(_in))))
		(_port(_int ReadImmediate 0 0 7(_ent(_in))))
		(_port(_int ALUSrcBControl -1 0 8(_ent(_in))))
		(_port(_int MuxOutput 0 0 9(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 1 -1)
)
I 000051 55 2785          1733451272063 Behavioral
(_unit VHDL(alu 0 5(behavioral 0 16))
	(_version vf5)
	(_time 1733451272064 2024.12.05 21:14:32)
	(_source(\../src/ALU.vhd\))
	(_parameters dbg tan)
	(_code f1f5f6a1a3a7a0e7f5f5b2aaa5f7f0f7a2f6f4f7f0)
	(_coverage d)
	(_ent
		(_time 1733451180728)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int input_0 0 0 7(_ent(_in))))
		(_port(_int input_1 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int pc 1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 9(_array -1((_dto i 4 i 0)))))
		(_port(_int operation 2 0 9(_ent(_in))))
		(_port(_int ALU_output 0 0 10(_ent(_out))))
		(_port(_int zero_flag -1 0 11(_ent(_out))))
		(_port(_int JALorBRANCH -1 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 17(_array -1((_dto i 31 i 0)))))
		(_sig(_int result_temp 3 0 17(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 18(_array -1((_dto i 63 i 0)))))
		(_sig(_int mul_result 4 0 18(_arch(_uni))))
		(_sig(_int branch_condition -1 0 19(_arch(_uni))))
		(_sig(_int pc_plus_4 3 0 20(_arch(_uni))))
		(_sig(_int is_jal_or_branch -1 0 21(_arch(_uni))))
		(_prcs
			(line__25(_arch 0 0 25(_assignment(_trgt(8))(_sens(0)(1)))))
			(line__28(_arch 1 0 28(_assignment(_trgt(10))(_sens(2))(_mon))))
			(line__30(_arch 2 0 30(_assignment(_trgt(7))(_sens(0)(1)(3)(8(d_31_0))(10))(_mon))))
			(line__55(_arch 3 0 55(_assignment(_trgt(9))(_sens(0)(1)(3))(_mon))))
			(line__69(_arch 4 0 69(_assignment(_trgt(11))(_sens(0)(1)(3))(_mon))))
			(line__79(_arch 5 0 79(_assignment(_alias((ALU_output)(result_temp)))(_trgt(4))(_sens(7)))))
			(line__80(_arch 6 0 80(_assignment(_alias((zero_flag)(branch_condition)))(_simpleassign BUF)(_trgt(5))(_sens(9)))))
			(line__81(_arch 7 0 81(_assignment(_alias((JALorBRANCH)(is_jal_or_branch)))(_simpleassign BUF)(_trgt(6))(_sens(11)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext std.standard.NATURAL(2 NATURAL)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 2)
		(33686018 3)
		(50463234 2)
		(50463234 3)
		(33751554 2)
		(50528770 2)
		(33686274 2)
		(33686274 3)
		(33751810 3)
		(33686019 2)
		(33751554 3)
		(50463490 2)
		(50463490 3)
		(33751810 2)
		(50529026 2)
		(50529026 3)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463234)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 8 -1)
)
I 000051 55 11440         1733451272091 Behavioral
(_unit VHDL(data_memory 0 6(behavioral 0 25))
	(_version vf5)
	(_time 1733451272092 2024.12.05 21:14:32)
	(_source(\../src/Data_Memory_REQUEST.vhd\))
	(_parameters dbg tan)
	(_code 10141317114640061517564a151615164416461712)
	(_coverage d)
	(_ent
		(_time 1733451180757)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int reset -1 0 10(_ent(_in))))
		(_port(_int memwrite -1 0 11(_ent(_in))))
		(_port(_int memread -1 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 13(_array -1((_dto i 31 i 0)))))
		(_port(_int address 0 0 13(_ent(_in))))
		(_port(_int writedata 0 0 14(_ent(_in))))
		(_port(_int readdata 0 0 15(_ent(_out))))
		(_port(_int debug_clk -1 0 18(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 19(_array -1((_dto i 6 i 0)))))
		(_port(_int debug_address 1 0 19(_ent(_in))))
		(_port(_int debug_read_enable -1 0 20(_ent(_in))))
		(_port(_int debug_data 0 0 21(_ent(_inout))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 26(_array -1((_dto i 31 i 0)))))
		(_type(_int mem_array_128 0 26(_array 2((_to i 0 i 127)))))
		(_sig(_int mem 3 0 27(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__36(_arch 0 0 36(_prcs(_simple)(_trgt(11))(_sens(0)(1))(_mon)(_read(2)(4)(5)))))
			(line__48(_arch 1 0 48(_assignment(_trgt(6))(_sens(3)(4)(11))(_mon))))
			(line__53(_arch 2 0 53(_prcs(_simple)(_trgt(10))(_sens(1)(7)(9))(_mon)(_read(8)(11)))))
		)
		(_subprogram
			(_int is_valid_address 3 0 29(_arch(_func -3 -2)))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext std.standard.BOOLEAN(1 BOOLEAN)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_split (11)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(.(types_pkg)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
	)
	(_model . Behavioral 4 -1)
)
I 000051 55 4448          1733451272104 Behavioral
(_unit VHDL(regfile 0 6(behavioral 0 26))
	(_version vf5)
	(_time 1733451272105 2024.12.05 21:14:32)
	(_source(\../src/register_REQUEST.vhd\))
	(_parameters dbg tan)
	(_code 20252524257773362572397a222625272226252627)
	(_coverage d)
	(_ent
		(_time 1733451180770)
	)
	(_object
		(_port(_int resetbar -1 0 9(_ent(_in))))
		(_port(_int regwrite -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 11(_array -1((_dto i 4 i 0)))))
		(_port(_int readregister1 0 0 11(_ent(_in))))
		(_port(_int readregister2 0 0 12(_ent(_in))))
		(_port(_int writeregisteraddress 0 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 14(_array -1((_dto i 31 i 0)))))
		(_port(_int writedata 1 0 14(_ent(_in))))
		(_port(_int readdata1 1 0 15(_ent(_out))))
		(_port(_int readdata2 1 0 16(_ent(_out))))
		(_port(_int debug_clk -1 0 19(_ent(_in)(_event))))
		(_port(_int debug_address 0 0 20(_ent(_in))))
		(_port(_int debug_read_enable -1 0 21(_ent(_in))))
		(_port(_int debug_data 1 0 22(_ent(_inout))))
		(_sig(_int registers -2 0 27(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__30(_arch 0 0 30(_prcs(_simple)(_trgt(12))(_sens(0)(1)(4)(5))(_mon))))
			(line__42(_arch 1 0 42(_assignment(_trgt(6))(_sens(2)(12))(_mon))))
			(line__45(_arch 2 0 45(_assignment(_trgt(7))(_sens(3)(12))(_mon))))
			(line__49(_arch 3 0 49(_prcs(_simple)(_trgt(11))(_sens(0)(8))(_mon)(_read(9)(10)(12)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext riscvcore.types_pkg.reg_array(1 reg_array)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_split (12)
	)
	(_use(ieee(std_logic_1164))(.(types_pkg))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
	)
	(_model . Behavioral 4 -1)
)
I 000051 55 20599         1733451272126 behavioral
(_unit VHDL(internal_connections 0 10(behavioral 0 32))
	(_version vf5)
	(_time 1733451272127 2024.12.05 21:14:32)
	(_source(\../src/internalconnections.vhd\))
	(_parameters dbg tan)
	(_code 2f2b212b2c797f392a2b2e296a757f297c2a79292c2979)
	(_coverage d)
	(_ent
		(_time 1733451180784)
	)
	(_inst pc_mux_inst 0 366(_ent . pc_mux)
		(_port
			((branch)(branchand_jumpbranchselect_to_pc_mux))
			((earlybranchcontrolunit)(controlunit_earlybranch_to_pcmux))
			((pcplus4)(pc4adder_pcplus4_to_pc_mux))
			((pcplusimm)(pcplusimmadder_pcplusimm_to_pc_mux))
			((pcsource)(pc_mux_pcsource_to_pc))
		)
	)
	(_inst pc_4_adder_instance 0 377(_ent . pc4adder)
		(_port
			((pcout)(pc_pcout_to_pc4adder))
			((pcplus4)(pc4adder_pcplus4_to_pc_mux))
		)
	)
	(_inst pc_instance 0 386(_ent . program_counter)
		(_port
			((clk)(clock))
			((reset)(resetbar))
			((pcwrite)(hazardunit_pcwrite_to_pc))
			((pcsource)(pc_mux_pcsource_to_pc))
			((pcout)(pc_pcout_to_instruction_memory))
		)
	)
	(_inst instruction_memory_inst 0 404(_ent . instruction_memory)
		(_port
			((pc_address)(pc_pcout_to_instruction_memory))
			((reset)(resetbar))
			((instruction)(instruction_memory_instruction_to_ifid))
			((debug_clk)(debug_clk))
			((debug_addr)(debug_addr))
			((debug_data)(debug_data))
			((debug_we)(im_enable))
		)
	)
	(_inst ifid_instance 0 418(_ent . ifid)
		(_port
			((clk)(clock))
			((rstbar)(resetbar))
			((ifidwrite)(hazardunit_ifidwrite_to_ifid))
			((ifidflush)(controlunit_ifflush_to_ifid))
			((branch_taken)(branchand_jumpbranchselect_to_pc_mux))
			((pcout)(pc_pcout_to_ifid))
			((instruction)(instruction_memory_instruction_to_ifid))
			((ifidinstructionout)(ifid_instruction_to_OUT))
			((ifidpcout)(ifid_pcout_to_OUT))
			((rs1_out)(ifid_rs1_to_register))
			((rs2_out)(ifid_rs2_to_register))
			((rd_out)(ifid_rd_to_idex))
		)
	)
	(_inst imm_gen_inst 0 447(_ent . ImmGen)
		(_port
			((instruction)(ifid_instruction_to_immediategen))
			((pcadderimm)(immediategen_immediate_to_pcimmadder))
			((immediate)(immediategen_immediate_to_idex))
		)
	)
	(_inst pcimmadder_inst 0 460(_ent . pcimmadder)
		(_port
			((pc)(ifid_pcout_to_pcimmadder))
			((immediate)(immediategen_immediate_to_pcimmadder))
			((pcplusimm)(pcplusimmadder_pcplusimm_to_pc_mux))
		)
	)
	(_inst REGFILE_INST 0 470(_ent . regfile)
		(_port
			((resetbar)(resetbar))
			((regwrite)(memwb_regwrite_to_registers))
			((readregister1)(ifid_rs1_to_register))
			((readregister2)(ifid_rs2_to_register))
			((writeregisteraddress)(memwb_rd_to_out))
			((writedata)(writebackmux_writedata_to_registers))
			((readdata1)(registers_reg1out_to_idex))
			((readdata2)(registers_reg2out_to_idex))
			((debug_clk)(debug_clk))
			((debug_address)(debug_addr(d_4_0)))
			((debug_read_enable)(rf_enable))
			((debug_data)(rf_data_out))
		)
	)
	(_inst CONTROLUNIT_INST 0 495(_ent . ControlUnit)
		(_port
			((instruction)(ifid_instruction_to_OUT))
			((cntrlsigmux)(hazardunit_cntrlsigmux_to_controlunit))
			((rs1_data)(registers_reg1out_to_controlunit))
			((rs2_data)(registers_reg2out_to_controlunit))
			((exmem_rd)(exmem_rd_to_memwb))
			((exmem_regdata)(exmem_result_to_datamem))
			((memwb_rd)(memwb_rd_to_out))
			((memwb_regdata)(writebackmux_writedata_to_registers))
			((MemtoReg)(controlunit_memtoreg_to_idex))
			((RegWrite)(controlunit_regwrite_to_idex))
			((MemRead)(controlunit_memread_to_idex))
			((MemWrite)(controlunit_memwrite_to_idex))
			((Branch)(controlunit_branch_to_idex))
			((ALUSrc)(controlunit_alusource_to_idex))
			((ALUOp)(contolunit_aluop_to_idex))
			((if_flush)(controlunit_ifflush_to_ifid))
			((early_branch)(controlunit_earlybranch_to_pcmux))
			((ctrl_disable)(hazardunit_controldisable_to_controlunit))
		)
	)
	(_inst HAZARD_UNIT_INST 0 525(_ent . hazard_unit)
		(_port
			((idexmemread)(idex_memread_to_exmem))
			((idexrd)(idex_rd_to_exmem))
			((instruction)(ifid_instruction_to_OUT))
			((cntrlsigmux)(hazardunit_controlsigmux_to_controlunit))
			((pcwriteenable)(hazardunit_pcwrite_to_pc))
			((ifidwriteenable)(hazardunit_ifidwrite_to_ifid))
			((ctrl_disable)(hazardunit_controldisable_to_controlunit))
		)
	)
	(_inst IDEX_INST 0 538(_ent . idex)
		(_port
			((clk)(clock))
			((rstbar)(resetbar))
			((pcin)(ifid_pcout_to_pcimmadder))
			((instructionin)(ifid_instruction_to_OUT))
			((instructionout)(idex_instruction_to_alucontrol))
			((readdata1in)(registers_reg1out_to_idex))
			((readdata2in)(registers_reg2out_to_idex))
			((immediatein)(immediategen_immediate_to_idex))
			((immediateout)(idex_immediate_to_alusrcmuxb))
			((pcout)(idex_pcout_to_alu))
			((readdata1out)(idex_rs1_to_forwardingmuxa))
			((readdata2out)(idex_rs2_to_forwardingmuxb))
			((MemtoRegin)(controlunit_memtoreg_to_idex))
			((RegWritein)(controlunit_regwrite_to_idex))
			((MemReadin)(controlunit_memread_to_idex))
			((MemWritein)(controlunit_memwrite_to_idex))
			((Branchin)(controlunit_branch_to_idex))
			((ALUSrcin)(controlunit_alusource_to_idex))
			((ALUOpin)(contolunit_aluop_to_idex))
			((MemtoRegout)(idex_memtoreg_to_exmem))
			((RegWriteout)(idex_regwrite_to_exmem))
			((MemReadout)(idex_memread_to_exmem))
			((MemWriteout)(idex_memwrite_to_exmem))
			((Branchout)(idex_branch_to_exmem))
			((ALUSrc)(idex_alusrcb_to_alusrcmuxb))
			((ALUOp)(idex_aluop_to_alucontrol))
			((rs1in)(ifid_rs1_to_register))
			((rs2in)(ifid_rs2_to_register))
			((rdin)(ifid_rd_to_idex))
			((rs1out)(idex_rs1_to_forwardingunit))
			((rs2out)(idex_rs2_to_forwardingunit))
			((rdout)(idex_rd_to_exmem))
		)
	)
	(_inst ALU_CONTROL_INST 0 597(_ent . alucontrol)
		(_port
			((instruction)(idex_instruction_to_alucontrol))
			((aluop)(idex_aluop_to_alucontrol))
			((aluoperation)(alucontrol_aluop_to_alu))
		)
	)
	(_inst ALU_INST 0 608(_ent . ALU)
		(_port
			((input_0)(forwardingmuxa_rs1_to_alu))
			((input_1)(alusrcmuxB_rs2_to_alu))
			((pc)(idex_pcout_to_alu))
			((operation)(alucontrol_aluop_to_alu))
			((ALU_output)(alu_result_to_exmem))
			((zero_flag)(alu_zeroresult_to_exmem))
			((JALorBRANCH)(alu_JALorBRANCH_to_exmem))
		)
	)
	(_inst FORWARDING_MUX_A_INST 0 623(_ent . forwardingMuxA)
		(_port
			((rs1)(idex_rs1_to_forwardingmuxa))
			((forwardedrs1exmem)(exmem_result_to_datamem))
			((forwardedrs1memwb)(writebackmux_writedata_to_registers))
			((forwardAmuxcntrl)(forwardingunit_Amuxcntrl_to_forrwardingmuxA))
			((MuxOutput)(forwardingmuxA_rs1_to_ALU))
		)
	)
	(_inst FORWARDING_MUX_B_INST 0 635(_ent . forwardingMuxB)
		(_port
			((rs2)(idex_rs2_to_forwardingmuxb))
			((forwardedrs2exmem)(exmem_result_to_datamem))
			((forwardedrs2memwb)(writebackmux_writedata_to_registers))
			((forwardBmuxcntrl)(forwardingunit_Bmuxcntrl_to_forrwardingmuxB))
			((MuxOutput)(forwardingmuxB_rs2_to_alusrcmuxB))
		)
	)
	(_inst ALU_SRC_MUX_B_INST 0 648(_ent . ALUSrcMuxB)
		(_port
			((ReadRegister2)(forwardingmuxb_rs2_to_alusrcmuxb))
			((ReadImmediate)(idex_immediate_to_alusrcmuxb))
			((ALUSrcBControl)(idex_alusrcb_to_alusrcmuxb))
			((MuxOutput)(alusrcmuxB_rs2_to_alu))
		)
	)
	(_inst EXMEM_INST 0 660(_ent . exmem)
		(_port
			((clk)(clock))
			((resetbar)(resetbar))
			((aluzeroin)(alu_zeroresult_to_exmem))
			((aluresultin)(alu_result_to_exmem))
			((readdata2in)(forwardingmuxB_rs2_to_alusrcmuxB))
			((aluzeroout)(exmem_zero_to_branchand))
			((aluresultout)(exmem_result_to_datamem))
			((readdata2out)(exmem_src2_to_datamem))
			((MemtoRegin)(idex_memtoreg_to_exmem))
			((RegWritein)(idex_regwrite_to_exmem))
			((MemReadin)(idex_memread_to_exmem))
			((MemWritein)(idex_memwrite_to_exmem))
			((Branchin)(idex_branch_to_exmem))
			((JALorBRANCH)(alu_JALorBRANCH_to_exmem))
			((MemtoRegout)(exmem_memtoreg_to_memwb))
			((RegWriteout)(exmem_regwrite_to_memwb))
			((MemRead)(exmem_memread_to_datamem))
			((MemWrite)(exmem_memwrite_to_datamem))
			((Branch)(exmem_branch_to_branchand))
			((rdin)(idex_rd_to_exmem))
			((rdout)(exmem_rd_to_memwb))
		)
	)
	(_inst FORWARDING_UNIT_INST 0 699(_ent . ForwardingUnit)
		(_port
			((exmemregwritecntrl)(exmem_regwrite_to_memwb))
			((memwbregwritecntrl)(memwb_regwrite_to_registers))
			((exmemrd)(exmem_rd_to_memwb))
			((memwbrd)(memwb_rd_to_out))
			((idexrs1)(idex_rs1_to_forwardingunit))
			((idexrs2)(idex_rs2_to_forwardingunit))
			((forwardAmuxcntrl)(forwardingunit_Amuxcntrl_to_forrwardingmuxA))
			((forwardBmuxcntrl)(forwardingunit_Bmuxcntrl_to_forrwardingmuxB))
		)
	)
	(_inst DATA_MEMORY_INST 0 721(_ent . data_memory)
		(_port
			((clk)(clock))
			((reset)(resetbar))
			((memwrite)(exmem_memwrite_to_datamem))
			((memread)(exmem_memread_to_datamem))
			((address)(exmem_result_to_datamem))
			((writedata)(exmem_src2_to_datamem))
			((readdata)(datamem_readdata_to_memwb))
			((debug_clk)(debug_clk))
			((debug_address)(debug_addr))
			((debug_read_enable)(dm_enable))
			((debug_data)(dm_data_out))
		)
	)
	(_inst BRANCH_AND_INST 0 739(_ent . BranchAND)
		(_port
			((ALUZero)(exmem_zero_to_branchand))
			((ControlBranch)(exmem_branch_to_branchand))
			((BranchResponse)(branchand_jumpbranchselect_to_pc_mux))
		)
	)
	(_inst MEMWB_INST 0 758(_ent . memwb)
		(_port
			((clk)(clock))
			((resetbar)(resetbar))
			((readdata2in)(datamem_readdata_to_memwb))
			((aluresultin)(exmem_result_to_datamem))
			((readdata2out)(memwb_readdata_to_writebackmux))
			((aluresultout)(memwb_aluresult_to_writebackmux))
			((MemtoRegin)(exmem_memtoreg_to_memwb))
			((RegWritein)(exmem_regwrite_to_memwb))
			((MemtoReg)(memwb_memtoreg_to_wbmux))
			((RegWrite)(memwb_regwrite_to_registers))
			((rdin)(exmem_rd_to_memwb))
			((rdout)(memwb_rd_to_out))
		)
	)
	(_inst WRITEBACK_MUX_INST 0 784(_ent . writebackmux)
		(_port
			((memtoregcontrol)(memwb_memtoreg_to_wbmux))
			((read_data)(memwb_readdata_to_writebackmux))
			((aluresult)(memwb_aluresult_to_writebackmux))
			((writebackdata)(writebackmux_writedata_to_registers))
		)
	)
	(_object
		(_port(_int clock -1 0 13(_ent(_in))))
		(_port(_int resetbar -1 0 14(_ent(_in))))
		(_port(_int debug_clk -1 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 18(_array -1((_dto i 6 i 0)))))
		(_port(_int debug_addr 0 0 18(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 19(_array -1((_dto i 31 i 0)))))
		(_port(_int debug_data 1 0 19(_ent(_inout))))
		(_port(_int rf_enable -1 0 22(_ent(_in))))
		(_port(_int im_enable -1 0 23(_ent(_in))))
		(_port(_int dm_enable -1 0 24(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 36(_array -1((_dto i 1 i 0)))))
		(_sig(_int mem_select 2 0 36(_arch(_uni))))
		(_sig(_int rw_enable -1 0 37(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 47(_array -1((_dto i 31 i 0)))))
		(_sig(_int IM_debug_instruction 3 0 47(_arch(_uni))))
		(_sig(_int RF_debug_data_out 3 0 48(_arch(_uni))))
		(_sig(_int DM_debug_data_out 3 0 49(_arch(_uni))))
		(_sig(_int IM_debug_we -1 0 52(_arch(_uni))))
		(_sig(_int RF_debug_read_enable -1 0 53(_arch(_uni))))
		(_sig(_int DM_debug_read_enable -1 0 54(_arch(_uni))))
		(_sig(_int rf_data_out 3 0 59(_arch(_uni))))
		(_sig(_int dm_data_out 3 0 60(_arch(_uni))))
		(_sig(_int branchand_jumpbranchselect_to_pc_mux -1 0 75(_arch(_uni))))
		(_sig(_int controlunit_earlybranchcontrol_to_pc_mux -1 0 76(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 77(_array -1((_dto i 15 i 0)))))
		(_sig(_int pc4adder_pcplus4_to_pc_mux 4 0 77(_arch(_uni))))
		(_sig(_int pcplusimmadder_pcplusimm_to_pc_mux 4 0 78(_arch(_uni))))
		(_sig(_int controlunit_branch_to_idex -1 0 79(_arch(_uni))))
		(_sig(_int controlunit_earlybranch_to_pcmux -1 0 80(_arch(_uni))))
		(_sig(_int pc_pcout_to_pc4adder 4 0 84(_arch(_uni))))
		(_sig(_int pc_mux_pcsource_to_pc 4 0 87(_arch(_uni))))
		(_sig(_int hazardunit_pcwrite_to_pc -1 0 88(_arch(_uni))))
		(_sig(_int pc_pcout_to_instruction_memory 4 0 93(_arch(_uni))))
		(_sig(_int instruction_memory_instruction_to_ifid 3 0 98(_arch(_uni))))
		(_sig(_int pc_pcout_to_ifid 4 0 99(_arch(_uni))))
		(_sig(_int hazardunit_ifidwrite_to_ifid -1 0 100(_arch(_uni))))
		(_sig(_int controlunit_ifidflush_to_ifid -1 0 101(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 102(_array -1((_dto i 4 i 0)))))
		(_sig(_int ifid_rs1_to_register 5 0 102(_arch(_uni))))
		(_sig(_int ifid_rs2_to_register 5 0 103(_arch(_uni))))
		(_sig(_int ifid_rd_to_idex 5 0 104(_arch(_uni))))
		(_sig(_int ifid_instruction_to_OUT 3 0 105(_arch(_uni))))
		(_sig(_int ifid_pcout_to_OUT 4 0 106(_arch(_uni))))
		(_sig(_int ifid_instruction_to_immediategen 3 0 115(_arch(_uni))))
		(_sig(_int immediategen_immediate_to_pcimmadder 3 0 119(_arch(_uni))))
		(_sig(_int ifid_pcout_to_pcimmadder 4 0 120(_arch(_uni))))
		(_sig(_int immediategen_immediate_to_idex 3 0 125(_arch(_uni))))
		(_sig(_int memwb_regwrite_to_registers -1 0 128(_arch(_uni))))
		(_sig(_int ifid_rs1_to_registers 5 0 129(_arch(_uni))))
		(_sig(_int ifid_rs2_to_registers 5 0 130(_arch(_uni))))
		(_sig(_int memwb_regselect_to_registers 5 0 131(_arch(_uni))))
		(_sig(_int writebackmux_writedata_to_registers 3 0 132(_arch(_uni))))
		(_sig(_int registers_reg1out_to_idex 3 0 133(_arch(_uni))))
		(_sig(_int registers_reg2out_to_idex 3 0 134(_arch(_uni))))
		(_sig(_int hazardunit_controldisable_to_controlunit -1 0 137(_arch(_uni))))
		(_sig(_int ifid_instruction_to_controlunit 3 0 138(_arch(_uni))))
		(_sig(_int hazardunit_cntrlsigmux_to_controlunit -1 0 139(_arch(_uni))))
		(_sig(_int registers_reg1out_to_controlunit 3 0 140(_arch(_uni))))
		(_sig(_int registers_reg2out_to_controlunit 3 0 141(_arch(_uni))))
		(_sig(_int controlunit_memtoreg_to_idex -1 0 142(_arch(_uni))))
		(_sig(_int controlunit_regwrite_to_idex -1 0 143(_arch(_uni))))
		(_sig(_int controlunit_memread_to_idex -1 0 144(_arch(_uni))))
		(_sig(_int controlunit_memwrite_to_idex -1 0 145(_arch(_uni))))
		(_sig(_int controlunit_earlybranchSOURCE_to_pcmux -1 0 146(_arch(_uni))))
		(_sig(_int controlunit_alusource_to_idex -1 0 147(_arch(_uni))))
		(_sig(_int contolunit_aluop_to_idex 2 0 148(_arch(_uni))))
		(_sig(_int controlunit_ifflush_to_ifid -1 0 149(_arch(_uni))))
		(_sig(_int idex_memread_to_hazardunit -1 0 155(_arch(_uni))))
		(_sig(_int idex_rd_to_hazardunit 5 0 157(_arch(_uni))))
		(_sig(_int idex_instruction_to_hazardunit 3 0 158(_arch(_uni))))
		(_sig(_int hazardunit_controlsigmux_to_controlunit -1 0 159(_arch(_uni))))
		(_sig(_int hazardunit_write_to_ifid -1 0 161(_arch(_uni))))
		(_sig(_int READDATA1_TO_IDEX 3 0 168(_arch(_uni))))
		(_sig(_int READDATA2_TO_IDEX 3 0 169(_arch(_uni))))
		(_sig(_int IMMEDIATE_TO_IDEX 3 0 170(_arch(_uni))))
		(_sig(_int MAKETHISSIGNALIMMEDIATE_FROM_IDEX 3 0 171(_arch(_uni))))
		(_sig(_int READDATA1_FROM_IDEX 3 0 173(_arch(_uni))))
		(_sig(_int READDATA2_FROM_IDEX 3 0 174(_arch(_uni))))
		(_sig(_int MEMTOREG_TO_IDEX -1 0 177(_arch(_uni))))
		(_sig(_int REGWRITE_TO_IDEX -1 0 178(_arch(_uni))))
		(_sig(_int idex_memtoreg_to_exmem -1 0 179(_arch(_uni))))
		(_sig(_int idex_regwrite_to_exmem -1 0 180(_arch(_uni))))
		(_sig(_int MEMREAD_TO_IDEX -1 0 183(_arch(_uni))))
		(_sig(_int MEMWRITE_TO_IDEX -1 0 184(_arch(_uni))))
		(_sig(_int BRANCH_TO_IDEX -1 0 185(_arch(_uni))))
		(_sig(_int idex_memread_to_exmem -1 0 186(_arch(_uni))))
		(_sig(_int idex_memwrite_to_exmem -1 0 187(_arch(_uni))))
		(_sig(_int idex_branch_to_exmem -1 0 188(_arch(_uni))))
		(_sig(_int ALUSRC_TO_IDEX -1 0 191(_arch(_uni))))
		(_sig(_int ALUOP_TO_IDEX 2 0 192(_arch(_uni))))
		(_sig(_int idex_alusrcb_to_alusrcmuxb -1 0 193(_arch(_uni))))
		(_sig(_int ALUOP_FROM_IDEX 2 0 194(_arch(_uni))))
		(_sig(_int RS1_TO_IDEX 5 0 197(_arch(_uni))))
		(_sig(_int RS2_TO_IDEX 5 0 198(_arch(_uni))))
		(_sig(_int RD_TO_IDEX 5 0 199(_arch(_uni))))
		(_sig(_int idex_rs1_to_forwardingunit 5 0 200(_arch(_uni))))
		(_sig(_int idex_rs2_to_forwardingunit 5 0 201(_arch(_uni))))
		(_sig(_int idex_rd_to_exmem 5 0 202(_arch(_uni))))
		(_sig(_int idex_instruction_to_alucontrol 3 0 212(_arch(_uni))))
		(_sig(_int idex_aluop_to_alucontrol 2 0 213(_arch(_uni))))
		(_sig(_int alucontrol_aluop_to_alu 5 0 214(_arch(_uni))))
		(_sig(_int idex_pcout_to_alu 4 0 227(_arch(_uni))))
		(_sig(_int idex_rs1_to_forwardingmuxa 3 0 232(_arch(_uni))))
		(_sig(_int exmem_rs_to_forwardingmuxa 3 0 233(_arch(_uni))))
		(_sig(_int memwb_rs_to_forwardingmuxa 3 0 234(_arch(_uni))))
		(_sig(_int forwardingunit_Amuxcntrl_to_forrwardingmuxA 2 0 235(_arch(_uni))))
		(_sig(_int forwardingmuxA_rs1_to_ALU 3 0 236(_arch(_uni))))
		(_sig(_int idex_rs2_to_forwardingmuxb 3 0 241(_arch(_uni))))
		(_sig(_int exmem_rs_to_forwardingmuxb 3 0 242(_arch(_uni))))
		(_sig(_int memwb_rs_to_forwardingmuxb 3 0 243(_arch(_uni))))
		(_sig(_int forwardingunit_Bmuxcntrl_to_forrwardingmuxB 2 0 244(_arch(_uni))))
		(_sig(_int forwardingmuxb_rs2_to_alusrcmuxb 3 0 251(_arch(_uni))))
		(_sig(_int idex_immediate_to_alusrcmuxb 3 0 252(_arch(_uni))))
		(_sig(_int ALU_SRC_B_CONTROL -1 0 253(_arch(_uni))))
		(_sig(_int alusrcmuxB_rs2_to_alu 3 0 254(_arch(_uni))))
		(_sig(_int PC_PLUS_IMM_TO_EXMEM 4 0 262(_arch(_uni))))
		(_sig(_int alu_zeroresult_to_exmem -1 0 263(_arch(_uni))))
		(_sig(_int alu_JALorBRANCH_to_exmem -1 0 264(_arch(_uni))))
		(_sig(_int alu_result_to_exmem 3 0 265(_arch(_uni))))
		(_sig(_int alusrcmuxb_source2_to_exmem 3 0 266(_arch(_uni))))
		(_sig(_int BRANCH_JUMP_ADDR_FROM_EXMEM 4 0 267(_arch(_uni))))
		(_sig(_int exmem_zero_to_branchand -1 0 268(_arch(_uni))))
		(_sig(_int exmem_result_to_datamem 3 0 269(_arch(_uni))))
		(_sig(_int exmem_src2_to_datamem 3 0 270(_arch(_uni))))
		(_sig(_int exmem_memtoreg_to_memwb -1 0 276(_arch(_uni))))
		(_sig(_int exmem_regwrite_to_memwb -1 0 277(_arch(_uni))))
		(_sig(_int exmem_memread_to_datamem -1 0 283(_arch(_uni))))
		(_sig(_int exmem_memwrite_to_datamem -1 0 284(_arch(_uni))))
		(_sig(_int exmem_branch_to_branchand -1 0 285(_arch(_uni))))
		(_sig(_int exmem_rd_to_memwb 5 0 289(_arch(_uni))))
		(_sig(_int MEMWRITE_TO_DATA_MEMORY -1 0 306(_arch(_uni))))
		(_sig(_int MEMREAD_TO_DATA_MEMORY -1 0 307(_arch(_uni))))
		(_sig(_int ADDRESS_TO_DATA_MEMORY 3 0 308(_arch(_uni))))
		(_sig(_int WRITEDATA_TO_DATA_MEMORY 3 0 309(_arch(_uni))))
		(_sig(_int datamem_readdata_to_memwb 3 0 310(_arch(_uni))))
		(_sig(_int READDATA2_TO_MEMWB 3 0 326(_arch(_uni))))
		(_sig(_int ALURESULT_TO_MEMWB 3 0 327(_arch(_uni))))
		(_sig(_int memwb_readdata_to_writebackmux 3 0 328(_arch(_uni))))
		(_sig(_int memwb_aluresult_to_writebackmux 3 0 329(_arch(_uni))))
		(_sig(_int MEMTOREG_TO_MEMWB -1 0 332(_arch(_uni))))
		(_sig(_int REGWRITE_TO_MEMWB -1 0 333(_arch(_uni))))
		(_sig(_int memwb_memtoreg_to_wbmux -1 0 334(_arch(_uni))))
		(_sig(_int REGWRITE_FROM_MEMWB -1 0 335(_arch(_uni))))
		(_sig(_int RD_TO_MEMWB 5 0 338(_arch(_uni))))
		(_sig(_int memwb_rd_to_out 5 0 339(_arch(_uni))))
		(_prcs
			(line__399(_arch 0 0 399(_assignment(_alias((pc_pcout_to_ifid)(pc_pcout_to_instruction_memory)))(_trgt(29))(_sens(27)))))
			(line__400(_arch 1 0 400(_assignment(_alias((pc_pcout_to_pc4adder)(pc_pcout_to_instruction_memory)))(_trgt(24))(_sens(27)))))
			(line__438(_arch 2 0 438(_assignment(_alias((ifid_pcout_to_pcimmadder)(ifid_pcout_to_OUT)))(_trgt(39))(_sens(36)))))
			(line__445(_arch 3 0 445(_assignment(_alias((ifid_instruction_to_immediategen)(ifid_instruction_to_OUT)))(_trgt(37))(_sens(35)))))
			(line__458(_arch 4 0 458(_assignment(_alias((ifid_pcout_to_pcimmadder)(ifid_pcout_to_OUT)))(_trgt(39))(_sens(36)))))
			(line__490(_arch 5 0 490(_assignment(_alias((registers_reg1out_to_controlunit)(registers_reg1out_to_idex)))(_trgt(51))(_sens(46)))))
			(line__491(_arch 6 0 491(_assignment(_alias((registers_reg2out_to_controlunit)(registers_reg2out_to_idex)))(_trgt(52))(_sens(47)))))
			(line__656(_arch 7 0 656(_assignment(_alias((alusrcmuxb_source2_to_exmem)(alusrcmuxB_rs2_to_alu)))(_trgt(113))(_sens(108)))))
			(line__797(_arch 8 0 797(_prcs(_simple)(_trgt(4))(_sens(1)(2)(5)(7))(_read(16)(17)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(.(types_pkg))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
	)
	(_model . behavioral 9 -1)
)
I 000049 55 2277          1733451272140 behavior
(_unit VHDL(ricsvcore 0 10(behavior 0 28))
	(_version vf5)
	(_time 1733451272141 2024.12.05 21:14:32)
	(_source(\../src/RISCVCORE.vhd\))
	(_parameters dbg tan)
	(_code 3f3a3a3a60686828383a29656d3969383d393a383d)
	(_coverage d)
	(_ent
		(_time 1733451180793)
	)
	(_comp
		(internal_connections
			(_object
				(_port(_int clock -1 0 32(_ent (_in))))
				(_port(_int resetbar -1 0 33(_ent (_in))))
				(_port(_int debug_clk -1 0 34(_ent (_in))))
				(_port(_int debug_addr 2 0 35(_ent (_in))))
				(_port(_int debug_data 3 0 36(_ent (_inout))))
				(_port(_int rf_enable -1 0 37(_ent (_in))))
				(_port(_int im_enable -1 0 38(_ent (_in))))
				(_port(_int dm_enable -1 0 39(_ent (_in))))
			)
		)
	)
	(_inst internal_connections_inst 0 50(_comp internal_connections)
		(_port
			((clock)(clock))
			((resetbar)(resetbar))
			((debug_clk)(debug_clk))
			((debug_addr)(debug_addr))
			((debug_data)(debug_data))
			((rf_enable)(rf_enable))
			((im_enable)(im_enable))
			((dm_enable)(dm_enable))
		)
		(_use(_ent . internal_connections)
		)
	)
	(_object
		(_port(_int clock -1 0 13(_ent(_in))))
		(_port(_int resetbar -1 0 14(_ent(_in))))
		(_port(_int debug_clk -1 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 18(_array -1((_dto i 6 i 0)))))
		(_port(_int debug_addr 0 0 18(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 19(_array -1((_dto i 31 i 0)))))
		(_port(_int debug_data 1 0 19(_ent(_inout))))
		(_port(_int rf_enable -1 0 22(_ent(_in))))
		(_port(_int im_enable -1 0 23(_ent(_in))))
		(_port(_int dm_enable -1 0 24(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 35(_array -1((_dto i 6 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 36(_array -1((_dto i 31 i 0)))))
		(_sig(_int mem_debug -2 0 44(_arch(_uni))))
		(_sig(_int reg_debug -3 0 45(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 46(_array -1((_dto i 15 i 0)))))
		(_sig(_int pc_debug 4 0 46(_arch(_uni))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext riscvcore.types_pkg.mem_array(1 mem_array)))
		(_type(_ext riscvcore.types_pkg.reg_array(1 reg_array)))
	)
	(_use(ieee(std_logic_1164))(.(types_pkg))(std(standard))(ieee(NUMERIC_STD)))
)
I 000049 55 4959          1733451272146 behavior
(_unit VHDL(ricsvcore_tb 0 8(behavior 0 11))
	(_version vf5)
	(_time 1733451272147 2024.12.05 21:14:32)
	(_source(\../src/RISCV_TB_PROGRAM&REQUEST.vhd\))
	(_parameters dbg tan)
	(_code 3f3a3a3a60686828686c29656d3969383d393a3a69)
	(_coverage d)
	(_ent
		(_time 1733451180799)
	)
	(_comp
		(RICSVCORE
			(_object
				(_port(_int clock -1 0 14(_ent (_in))))
				(_port(_int resetbar -1 0 15(_ent (_in))))
				(_port(_int debug_clk -1 0 16(_ent (_in))))
				(_port(_int debug_addr 0 0 17(_ent (_in))))
				(_port(_int debug_data 1 0 18(_ent (_inout))))
				(_port(_int rf_enable -1 0 19(_ent (_in))))
				(_port(_int im_enable -1 0 20(_ent (_in))))
				(_port(_int dm_enable -1 0 21(_ent (_in))))
			)
		)
	)
	(_inst uut 0 83(_comp RICSVCORE)
		(_port
			((clock)(clk))
			((resetbar)(rst))
			((debug_clk)(debug_clk))
			((debug_addr)(debug_addr))
			((debug_data)(debug_data))
			((rf_enable)(rf_enable))
			((im_enable)(im_enable))
			((dm_enable)(dm_enable))
		)
		(_use(_ent . RICSVCORE)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 17(_array -1((_dto i 6 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 18(_array -1((_dto i 31 i 0)))))
		(_cnst(_int CLK_PERIOD -2 0 26(_arch((ns 4621819117588971520)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 30(_array -1((_dto i 31 i 0)))))
		(_type(_int instruction_array 0 30(_array 2((_to i 0 i 22)))))
		(_cnst(_int INSTRUCTION_BUFFER 3 0 32(_arch((0(_string \"00000000000000000000000000000000"\))(1(_string \"00000010111100000000010100010011"\))(2(_string \"00000000010100000000010110010011"\))(3(_string \"00000000000000000000011000010011"\))(4(_string \"00000000000001010000011010010011"\))(5(_string \"00000010101101101100000001100011"\))(6(_string \"01000000101101101000011010110011"\))(7(_string \"00000000000101100000011000010011"\))(8(_string \"11111111010111111111000001101111"\))(9(_string \"00000000000000000000000000000000"\))(10(_string \"00000000000000000000000000000000"\))(11(_string \"00000000000000000000000000000000"\))(12(_string \"00000000000000000000000000000000"\))(13(_string \"00000000000000000000000000000000"\))(14(_string \"00000000000000000000000000000000"\))(15(_string \"00000000000000000000000000000000"\))(16(_string \"00000000000000000000000000000000"\))(17(_string \"00000000000000000000000000000000"\))(18(_string \"00000000000000000000000000000000"\))(19(_string \"00000000000000000000000000000000"\))(20(_string \"00000000000000000000000000000000"\))(21(_string \"00000000000000000000000000000000"\))(22(_string \"00000000000000000000000000000000"\))))))
		(_sig(_int clk -1 0 65(_arch(_uni((i 2))))))
		(_sig(_int rst -1 0 66(_arch(_uni((i 2))))))
		(_sig(_int debug_clk -1 0 67(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~134 0 68(_array -1((_dto i 6 i 0)))))
		(_sig(_int debug_addr 4 0 68(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 69(_array -1((_dto i 31 i 0)))))
		(_sig(_int debug_data 5 0 69(_arch(_uni((_others(i 4)))))))
		(_sig(_int rf_enable -1 0 70(_arch(_uni((i 2))))))
		(_sig(_int im_enable -1 0 71(_arch(_uni((i 2))))))
		(_sig(_int dm_enable -1 0 72(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 75(_array -1((_dto i 31 i 0)))))
		(_type(_int reg_file_array 0 75(_array 6((_to i 0 i 31)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 76(_array -1((_dto i 31 i 0)))))
		(_type(_int data_mem_array 0 76(_array 8((_to i 0 i 127)))))
		(_sig(_int reg_file_contents 7 0 78(_arch(_uni))))
		(_sig(_int data_mem_contents 9 0 79(_arch(_uni))))
		(_prcs
			(main_sim(_arch 0 0 96(_prcs(_wait_for)(_trgt(0)(1)(2)(3)(4)(5)(6)(7)(8)(9(127))(9)(9(0)))(_mon)(_read(4)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
		(_type(_ext std.standard.NATURAL(1 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_split (8)(9)
	)
	(_use(ieee(std_logic_1164))(std(standard))(.(types_pkg))(ieee(NUMERIC_STD)))
	(_static
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(0 0 0 0 0 0 0 0)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(1970104659 1769234796 1713401455 1936289385 6579560)
	)
	(_model . behavior 1 -1)
)
V 000051 55 2435          1733451288124 Behavioral
(_unit VHDL(memwb 0 4(behavioral 0 27))
	(_version vf5)
	(_time 1733451288125 2024.12.05 21:14:48)
	(_source(\../src/memwb.vhd\))
	(_parameters dbg tan)
	(_code afaffef8fcf8afb8acaebdf5aaa9aaa9fba8a8a9ad)
	(_coverage d)
	(_ent
		(_time 1733451180398)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int resetbar -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int readdata2in 0 0 8(_ent(_in))))
		(_port(_int aluresultin 0 0 9(_ent(_in))))
		(_port(_int readdata2out 0 0 10(_ent(_out))))
		(_port(_int aluresultout 0 0 11(_ent(_out))))
		(_port(_int MemtoRegin -1 0 14(_ent(_in))))
		(_port(_int RegWritein -1 0 15(_ent(_in))))
		(_port(_int MemtoReg -1 0 18(_ent(_out))))
		(_port(_int RegWrite -1 0 19(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 22(_array -1((_dto i 4 i 0)))))
		(_port(_int rdin 1 0 22(_ent(_in))))
		(_port(_int rdout 1 0 23(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 28(_array -1((_dto i 31 i 0)))))
		(_sig(_int readdata2_reg 2 0 28(_arch(_uni))))
		(_sig(_int aluresult_reg 2 0 29(_arch(_uni))))
		(_sig(_int MemtoReg_reg -1 0 32(_arch(_uni))))
		(_sig(_int RegWrite_reg -1 0 33(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 35(_array -1((_dto i 4 i 0)))))
		(_sig(_int rd_reg 3 0 35(_arch(_uni))))
		(_prcs
			(line__39(_arch 0 0 39(_prcs(_simple)(_trgt(12)(13)(14)(15)(16))(_sens(0)(1))(_read(2)(3)(6)(7)(10)))))
			(line__63(_arch 1 0 63(_assignment(_alias((readdata2out)(readdata2_reg)))(_trgt(4))(_sens(12)))))
			(line__64(_arch 2 0 64(_assignment(_alias((aluresultout)(aluresult_reg)))(_trgt(5))(_sens(13)))))
			(line__67(_arch 3 0 67(_assignment(_alias((MemtoReg)(MemtoReg_reg)))(_simpleassign BUF)(_trgt(8))(_sens(14)))))
			(line__68(_arch 4 0 68(_assignment(_alias((RegWrite)(RegWrite_reg)))(_simpleassign BUF)(_trgt(9))(_sens(15)))))
			(line__71(_arch 5 0 71(_assignment(_alias((rdout)(rd_reg)))(_trgt(11))(_sens(16)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 2)
	)
	(_model . Behavioral 6 -1)
)
V 000044 55 1172          1733451288180 rtl
(_unit VHDL(program_counter 0 6(rtl 0 16))
	(_version vf5)
	(_time 1733451288181 2024.12.05 21:14:48)
	(_source(\../src/program_counter.vhd\))
	(_parameters dbg tan)
	(_code dedfdb8d8989dcc8dbd9cc848ed88adb88d8ddd888)
	(_coverage d)
	(_ent
		(_time 1733451180456)
	)
	(_object
		(_port(_int clk -1 0 8(_ent(_in)(_event))))
		(_port(_int reset -1 0 9(_ent(_in))))
		(_port(_int pcwrite -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11(_array -1((_dto i 15 i 0)))))
		(_port(_int pcsource 0 0 11(_ent(_in))))
		(_port(_int pcout 0 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 17(_array -1((_dto i 15 i 0)))))
		(_sig(_int pc_reg 1 0 17(_arch(_uni))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_simple)(_trgt(5))(_sens(0)(1))(_read(2)(3)))))
			(line__32(_arch 1 0 32(_assignment(_alias((pcout)(pc_reg)))(_trgt(4))(_sens(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . rtl 2 -1)
)
V 000051 55 785           1733451288198 Behavioral
(_unit VHDL(writebackmux 0 4(behavioral 0 13))
	(_version vf5)
	(_time 1733451288199 2024.12.05 21:14:48)
	(_source(\../src/writebackmux.vhd\))
	(_parameters dbg tan)
	(_code fefffcafa9a9a3e9faaeeba4adf8fff8fdf8acf8aa)
	(_coverage d)
	(_ent
		(_time 1733451180471)
	)
	(_object
		(_port(_int memtoregcontrol -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int read_data 0 0 7(_ent(_in))))
		(_port(_int aluresult 0 0 8(_ent(_in))))
		(_port(_int writebackdata 0 0 9(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 1 -1)
)
I 000051 55 981           1733451288209 behavioral
(_unit VHDL(pc_mux 0 4(behavioral 0 13))
	(_version vf5)
	(_time 1733451288210 2024.12.05 21:14:48)
	(_source(\../src/pc_mux.vhd\))
	(_parameters dbg tan)
	(_code fefffbaea8aafce8abfeeba5a7f9fef8fdfba8f8aa)
	(_coverage d)
	(_ent
		(_time 1733451180482)
	)
	(_object
		(_port(_int branch -1 0 6(_ent(_in))))
		(_port(_int earlybranchcontrolunit -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int pcplus4 0 0 8(_ent(_in))))
		(_port(_int pcplusimm 0 0 8(_ent(_in))))
		(_port(_int pcsource 0 0 9(_ent(_out))))
		(_sig(_int control -1 0 14(_arch(_uni))))
		(_prcs
			(line__17(_arch 0 0 17(_assignment(_trgt(5))(_sens(0)(1)))))
			(line__19(_arch 1 0 19(_assignment(_trgt(4))(_sens(2)(3)(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(16843009 16843009 16843009 16843009)
	)
	(_model . behavioral 2 -1)
)
V 000049 55 1112          1733451288225 behavior
(_unit VHDL(pcimmadder 0 5(behavior 0 13))
	(_version vf5)
	(_time 1733451288226 2024.12.05 21:14:48)
	(_source(\../src/pcimmadder.vhd\))
	(_parameters dbg tan)
	(_code 0d0c0b0b5a5a501b580f49575d0b090b090b080a0f)
	(_coverage d)
	(_ent
		(_time 1733451180495)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7(_array -1((_dto i 15 i 0)))))
		(_port(_int pc 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int immediate 1 0 8(_ent(_in))))
		(_port(_int pcplusimm 0 0 9(_ent(_out))))
		(_type(_int ~UNSIGNED{31~downto~0}~13 0 16(_array -1((_dto i 31 i 0)))))
		(_var(_int temp_sum 2 0 16(_prcs 0)))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext std.standard.NATURAL(2 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . behavior 1 -1)
)
I 000044 55 800           1733451288243 rtl
(_unit VHDL(pc4adder 0 6(rtl 0 13))
	(_version vf5)
	(_time 1733451288244 2024.12.05 21:14:48)
	(_source(\../src/pc4adder.vhd\))
	(_parameters dbg tan)
	(_code 1d1c1b1a4a4f4d0b1c4d0947481b181a1f1a1d1b1e)
	(_coverage d)
	(_ent
		(_time 1733451180513)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int pcout 0 0 8(_ent(_in))))
		(_port(_int pcplus4 0 0 9(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . rtl 1 -1)
)
V 000051 55 3873          1733451288259 Behavioral
(_unit VHDL(exmem 0 4(behavioral 0 39))
	(_version vf5)
	(_time 1733451288260 2024.12.05 21:14:48)
	(_source(\../src/exmem.vhd\))
	(_parameters dbg tan)
	(_code 3c3c3f38676b3c2a313a7866683b343a683a393a68)
	(_coverage d)
	(_ent
		(_time 1733451180523)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int resetbar -1 0 7(_ent(_in))))
		(_port(_int aluzeroin -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int aluresultin 0 0 9(_ent(_in))))
		(_port(_int readdata2in 0 0 10(_ent(_in))))
		(_port(_int aluzeroout -1 0 11(_ent(_out))))
		(_port(_int aluresultout 0 0 12(_ent(_out))))
		(_port(_int readdata2out 0 0 13(_ent(_out))))
		(_port(_int MemtoRegin -1 0 16(_ent(_in))))
		(_port(_int RegWritein -1 0 17(_ent(_in))))
		(_port(_int MemReadin -1 0 20(_ent(_in))))
		(_port(_int MemWritein -1 0 21(_ent(_in))))
		(_port(_int Branchin -1 0 22(_ent(_in))))
		(_port(_int JALorBRANCH -1 0 23(_ent(_in))))
		(_port(_int MemtoRegout -1 0 26(_ent(_out))))
		(_port(_int RegWriteout -1 0 27(_ent(_out))))
		(_port(_int MemRead -1 0 30(_ent(_out))))
		(_port(_int MemWrite -1 0 31(_ent(_out))))
		(_port(_int Branch -1 0 32(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 34(_array -1((_dto i 4 i 0)))))
		(_port(_int rdin 1 0 34(_ent(_in))))
		(_port(_int rdout 1 0 35(_ent(_out))))
		(_sig(_int aluzero_reg -1 0 40(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 41(_array -1((_dto i 31 i 0)))))
		(_sig(_int aluresult_reg 2 0 41(_arch(_uni))))
		(_sig(_int readdata2_reg 2 0 42(_arch(_uni))))
		(_sig(_int MemtoReg_reg -1 0 45(_arch(_uni))))
		(_sig(_int RegWrite_reg -1 0 46(_arch(_uni))))
		(_sig(_int MemRead_reg -1 0 49(_arch(_uni))))
		(_sig(_int MemWrite_reg -1 0 50(_arch(_uni))))
		(_sig(_int Branch_reg -1 0 51(_arch(_uni))))
		(_sig(_int JALorBRANCH_reg -1 0 52(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 54(_array -1((_dto i 4 i 0)))))
		(_sig(_int rd_reg 3 0 54(_arch(_uni))))
		(_sig(_int current_branch_condition -1 0 57(_arch(_uni))))
		(_prcs
			(line__59(_arch 0 0 59(_prcs(_simple)(_trgt(21)(22)(23)(24)(25)(26)(27)(28)(29)(30)(31))(_sens(0)(1))(_read(2)(3)(4)(8)(9)(10)(11)(12)(13)(19)(31)))))
			(line__117(_arch 1 0 117(_assignment(_alias((aluzeroout)(aluzero_reg)))(_simpleassign BUF)(_trgt(5))(_sens(21)))))
			(line__118(_arch 2 0 118(_assignment(_alias((aluresultout)(aluresult_reg)))(_trgt(6))(_sens(22)))))
			(line__119(_arch 3 0 119(_assignment(_alias((readdata2out)(readdata2_reg)))(_trgt(7))(_sens(23)))))
			(line__121(_arch 4 0 121(_assignment(_alias((MemtoRegout)(MemtoReg_reg)))(_simpleassign BUF)(_trgt(14))(_sens(24)))))
			(line__122(_arch 5 0 122(_assignment(_alias((RegWriteout)(RegWrite_reg)))(_simpleassign BUF)(_trgt(15))(_sens(25)))))
			(line__124(_arch 6 0 124(_assignment(_alias((MemRead)(MemRead_reg)))(_simpleassign BUF)(_trgt(16))(_sens(26)))))
			(line__125(_arch 7 0 125(_assignment(_alias((MemWrite)(MemWrite_reg)))(_simpleassign BUF)(_trgt(17))(_sens(27)))))
			(line__126(_arch 8 0 126(_assignment(_alias((Branch)(Branch_reg)))(_simpleassign BUF)(_trgt(18))(_sens(28)))))
			(line__128(_arch 9 0 128(_assignment(_alias((rdout)(rd_reg)))(_trgt(20))(_sens(30)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 2)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 2)
	)
	(_model . Behavioral 10 -1)
)
I 000051 55 1716          1733451288277 Behavioral
(_unit VHDL(hazard_unit 0 5(behavioral 0 17))
	(_version vf5)
	(_time 1733451288278 2024.12.05 21:14:48)
	(_source(\../src/hazardunit.vhd\))
	(_parameters dbg tan)
	(_code 4c4c424e1e1a495a4e4b5e1619491a4b494a194a45)
	(_coverage d)
	(_ent
		(_time 1733451271848)
	)
	(_object
		(_port(_int idexmemread -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 8(_array -1((_dto i 4 i 0)))))
		(_port(_int idexrd 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int instruction 1 0 9(_ent(_in))))
		(_port(_int cntrlsigmux -1 0 10(_ent(_out))))
		(_port(_int pcwriteenable -1 0 11(_ent(_out))))
		(_port(_int ifidwriteenable -1 0 12(_ent(_out))))
		(_port(_int ctrl_disable -1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 18(_array -1((_dto i 4 i 0)))))
		(_sig(_int rs1 2 0 18(_arch(_uni))))
		(_sig(_int rs2 2 0 19(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 20(_array -1((_dto i 6 i 0)))))
		(_sig(_int opcode 3 0 20(_arch(_uni))))
		(_prcs
			(line__22(_arch 0 0 22(_assignment(_alias((rs1)(instruction(d_19_15))))(_trgt(7))(_sens(2(d_19_15))))))
			(line__23(_arch 1 0 23(_assignment(_alias((rs2)(instruction(d_24_20))))(_trgt(8))(_sens(2(d_24_20))))))
			(line__24(_arch 2 0 24(_assignment(_alias((opcode)(instruction(d_6_0))))(_trgt(9))(_sens(2(d_6_0))))))
			(line__26(_arch 3 0 26(_prcs(_simple)(_trgt(3)(4)(5)(6))(_sens(0)(1)(7)(8)(9)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(50463491 197379)
		(33686275 197379)
	)
	(_model . Behavioral 4 -1)
)
I 000051 55 2707          1733451288298 Behavioral
(_unit VHDL(ifid 0 7(behavioral 0 26))
	(_version vf5)
	(_time 1733451288299 2024.12.05 21:14:48)
	(_source(\../src/ifid.vhd\))
	(_parameters dbg tan)
	(_code 5b5b54580f0c064d5b5b42010c5d525d5f5d525d5d)
	(_coverage d)
	(_ent
		(_time 1733451180545)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int rstbar -1 0 10(_ent(_in))))
		(_port(_int ifidwrite -1 0 11(_ent(_in))))
		(_port(_int ifidflush -1 0 12(_ent(_in))))
		(_port(_int branch_taken -1 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 14(_array -1((_dto i 15 i 0)))))
		(_port(_int pcout 0 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 15(_array -1((_dto i 31 i 0)))))
		(_port(_int instruction 1 0 15(_ent(_in))))
		(_port(_int ifidinstructionout 1 0 16(_ent(_out))))
		(_port(_int ifidpcout 0 0 17(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 18(_array -1((_dto i 4 i 0)))))
		(_port(_int rs1_out 2 0 18(_ent(_out))))
		(_port(_int rs2_out 2 0 19(_ent(_out))))
		(_port(_int rd_out 2 0 20(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 27(_array -1((_dto i 31 i 0)))))
		(_sig(_int instruction_reg 3 0 27(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 28(_array -1((_dto i 15 i 0)))))
		(_sig(_int pcout_reg 4 0 28(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 29(_array -1((_dto i 4 i 0)))))
		(_sig(_int rdout_reg 5 0 29(_arch(_uni))))
		(_sig(_int rs1_reg 5 0 30(_arch(_uni))))
		(_sig(_int rs2_reg 5 0 31(_arch(_uni))))
		(_prcs
			(line__36(_arch 0 0 36(_prcs(_simple)(_trgt(12)(13)(14)(15)(16))(_sens(0)(1))(_read(2)(3)(5)(6)))))
			(line__69(_arch 1 0 69(_assignment(_alias((ifidinstructionout)(instruction_reg)))(_trgt(7))(_sens(12)))))
			(line__70(_arch 2 0 70(_assignment(_alias((ifidpcout)(pcout_reg)))(_trgt(8))(_sens(13)))))
			(line__71(_arch 3 0 71(_assignment(_alias((rd_out)(rdout_reg)))(_trgt(11))(_sens(14)))))
			(line__72(_arch 4 0 72(_assignment(_alias((rs1_out)(rs1_reg)))(_trgt(9))(_sens(15)))))
			(line__73(_arch 5 0 73(_assignment(_alias((rs2_out)(rs2_reg)))(_trgt(10))(_sens(16)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018)
		(33686018 2)
		(33686018 2)
		(33686018 2)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018)
		(33686018 2)
		(33686018 2)
		(33686018 2)
	)
	(_model . Behavioral 6 -1)
)
I 000051 55 11375         1733451288311 Behavioral
(_unit VHDL(instruction_memory 0 5(behavioral 0 19))
	(_version vf5)
	(_time 1733451288312 2024.12.05 21:14:48)
	(_source(\../src/instruction_memory_PROGRAM.vhd\))
	(_parameters dbg tan)
	(_code 6b6b646b6c3d3c7c6c3e79303f6d686c6f6d626d3d)
	(_coverage d)
	(_ent
		(_time 1733451180563)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7(_array -1((_dto i 15 i 0)))))
		(_port(_int pc_address 0 0 7(_ent(_in))))
		(_port(_int reset -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int instruction 1 0 9(_ent(_out))))
		(_port(_int debug_clk -1 0 12(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 13(_array -1((_dto i 6 i 0)))))
		(_port(_int debug_addr 2 0 13(_ent(_in))))
		(_port(_int debug_data 1 0 14(_ent(_inout))))
		(_port(_int debug_we -1 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 21(_array -1((_dto i 31 i 0)))))
		(_type(_int memory_array 0 21(_array 3((_to i 0 i 127)))))
		(_sig(_int mem 4 0 22(_arch(_uni((_others(_string \"00000000000000000000000000000000"\)))))))
		(_var(_int address_offset -5 0 33(_prcs 0)))
		(_prcs
			(line__32(_arch 0 0 32(_prcs(_simple)(_trgt(2))(_sens(0))(_mon)(_read(7)))))
			(line__43(_arch 1 0 43(_prcs(_simple)(_trgt(5)(7))(_sens(1)(3)(6))(_mon)(_read(4)(5)))))
		)
		(_subprogram
			(_int is_valid_address 2 0 25(_arch(_func -3 -2)))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext std.standard.BOOLEAN(1 BOOLEAN)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_split (7)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
	)
	(_model . Behavioral 3 -1)
)
V 000051 55 1244          1733451288331 Behavioral
(_unit VHDL(immgen 0 5(behavioral 0 14))
	(_version vf5)
	(_time 1733451288332 2024.12.05 21:14:48)
	(_source(\../src/immediategen.vhd\))
	(_parameters dbg tan)
	(_code 7b7b747a7d2c7b6d7f7e6e217f7d727d2f7d2f7d7c)
	(_coverage d)
	(_ent
		(_time 1733451180582)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int instruction 0 0 7(_ent(_in))))
		(_port(_int pcadderimm 0 0 9(_ent(_out))))
		(_port(_int immediate 0 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 17(_array -1((_dto i 6 i 0)))))
		(_var(_int opcode 1 0 17(_prcs 0)))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(1)(2))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext std.standard.NATURAL(2 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 1 -1)
)
V 000051 55 5547          1733451288355 Behavioral
(_unit VHDL(idex 0 4(behavioral 0 54))
	(_version vf5)
	(_time 1733451288356 2024.12.05 21:14:48)
	(_source(\../src/idex.vhd\))
	(_parameters dbg tan)
	(_code 9a9a9595cfcdcb8d9aca83c0cf9c9f9d929c939c9e)
	(_coverage d)
	(_ent
		(_time 1733451180607)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int rstbar -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int pcin 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int instructionin 1 0 9(_ent(_in))))
		(_port(_int instructionout 1 0 10(_ent(_out))))
		(_port(_int readdata1in 1 0 11(_ent(_in))))
		(_port(_int readdata2in 1 0 12(_ent(_in))))
		(_port(_int immediatein 1 0 13(_ent(_in))))
		(_port(_int immediateout 1 0 14(_ent(_out))))
		(_port(_int pcout 0 0 15(_ent(_out))))
		(_port(_int readdata1out 1 0 16(_ent(_out))))
		(_port(_int readdata2out 1 0 17(_ent(_out))))
		(_port(_int MemtoRegin -1 0 20(_ent(_in))))
		(_port(_int RegWritein -1 0 21(_ent(_in))))
		(_port(_int MemReadin -1 0 24(_ent(_in))))
		(_port(_int MemWritein -1 0 25(_ent(_in))))
		(_port(_int Branchin -1 0 26(_ent(_in))))
		(_port(_int ALUSrcin -1 0 29(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 30(_array -1((_dto i 1 i 0)))))
		(_port(_int ALUOpin 2 0 30(_ent(_in))))
		(_port(_int MemtoRegout -1 0 33(_ent(_out))))
		(_port(_int RegWriteout -1 0 34(_ent(_out))))
		(_port(_int MemReadout -1 0 37(_ent(_out))))
		(_port(_int MemWriteout -1 0 38(_ent(_out))))
		(_port(_int Branchout -1 0 39(_ent(_out))))
		(_port(_int ALUSrc -1 0 42(_ent(_out))))
		(_port(_int ALUOp 2 0 43(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 45(_array -1((_dto i 4 i 0)))))
		(_port(_int rs1in 3 0 45(_ent(_in))))
		(_port(_int rs2in 3 0 46(_ent(_in))))
		(_port(_int rdin 3 0 47(_ent(_in))))
		(_port(_int rs1out 3 0 48(_ent(_out))))
		(_port(_int rs2out 3 0 49(_ent(_out))))
		(_port(_int rdout 3 0 50(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 55(_array -1((_dto i 15 i 0)))))
		(_sig(_int pcin_reg 4 0 55(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 56(_array -1((_dto i 31 i 0)))))
		(_sig(_int readdata1_reg 5 0 56(_arch(_uni))))
		(_sig(_int readdata2_reg 5 0 57(_arch(_uni))))
		(_sig(_int immediate_reg 5 0 58(_arch(_uni))))
		(_sig(_int instruction_reg 5 0 59(_arch(_uni))))
		(_sig(_int MemtoReg_reg -1 0 62(_arch(_uni))))
		(_sig(_int RegWrite_reg -1 0 63(_arch(_uni))))
		(_sig(_int MemRead_reg -1 0 66(_arch(_uni))))
		(_sig(_int MemWrite_reg -1 0 67(_arch(_uni))))
		(_sig(_int Branch_reg -1 0 68(_arch(_uni))))
		(_sig(_int ALUSrc_reg -1 0 71(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 72(_array -1((_dto i 1 i 0)))))
		(_sig(_int ALUOp_reg 6 0 72(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 74(_array -1((_dto i 4 i 0)))))
		(_sig(_int rs1_reg 7 0 74(_arch(_uni))))
		(_sig(_int rs2_reg 7 0 75(_arch(_uni))))
		(_sig(_int rd_reg 7 0 76(_arch(_uni))))
		(_prcs
			(line__79(_arch 0 0 79(_prcs(_simple)(_trgt(32)(33)(34)(35)(36)(37)(38)(39)(40)(41)(42)(43)(44)(45)(46))(_sens(0)(1))(_read(2)(3)(5)(6)(7)(12)(13)(14)(15)(16)(17)(18)(26)(27)(28)))))
			(line__126(_arch 1 0 126(_assignment(_alias((pcout)(pcin_reg)))(_trgt(9))(_sens(32)))))
			(line__127(_arch 2 0 127(_assignment(_alias((readdata1out)(readdata1_reg)))(_trgt(10))(_sens(33)))))
			(line__128(_arch 3 0 128(_assignment(_alias((readdata2out)(readdata2_reg)))(_trgt(11))(_sens(34)))))
			(line__129(_arch 4 0 129(_assignment(_alias((immediateout)(immediate_reg)))(_trgt(8))(_sens(35)))))
			(line__130(_arch 5 0 130(_assignment(_alias((instructionout)(instruction_reg)))(_trgt(4))(_sens(36)))))
			(line__132(_arch 6 0 132(_assignment(_alias((MemtoRegout)(MemtoReg_reg)))(_simpleassign BUF)(_trgt(19))(_sens(37)))))
			(line__133(_arch 7 0 133(_assignment(_alias((RegWriteout)(RegWrite_reg)))(_simpleassign BUF)(_trgt(20))(_sens(38)))))
			(line__134(_arch 8 0 134(_assignment(_alias((MemReadout)(MemRead_reg)))(_simpleassign BUF)(_trgt(21))(_sens(39)))))
			(line__135(_arch 9 0 135(_assignment(_alias((MemWriteout)(MemWrite_reg)))(_simpleassign BUF)(_trgt(22))(_sens(40)))))
			(line__136(_arch 10 0 136(_assignment(_alias((Branchout)(Branch_reg)))(_simpleassign BUF)(_trgt(23))(_sens(41)))))
			(line__138(_arch 11 0 138(_assignment(_alias((ALUSrc)(ALUSrc_reg)))(_simpleassign BUF)(_trgt(24))(_sens(42)))))
			(line__139(_arch 12 0 139(_assignment(_alias((ALUOp)(ALUOp_reg)))(_trgt(25))(_sens(43)))))
			(line__141(_arch 13 0 141(_assignment(_alias((rs1out)(rs1_reg)))(_trgt(29))(_sens(44)))))
			(line__142(_arch 14 0 142(_assignment(_alias((rs2out)(rs2_reg)))(_trgt(30))(_sens(45)))))
			(line__143(_arch 15 0 143(_assignment(_alias((rdout)(rd_reg)))(_trgt(31))(_sens(46)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(514)
		(33686018 2)
		(33686018 2)
		(33686018 2)
	)
	(_model . Behavioral 16 -1)
)
V 000051 55 969           1733451288375 Behavioral
(_unit VHDL(forwardingmuxa 0 4(behavioral 0 14))
	(_version vf5)
	(_time 1733451288376 2024.12.05 21:14:48)
	(_source(\../src/forwardingmuxA.vhd\))
	(_parameters dbg tan)
	(_code a9a9a9fef6ffffbeaffcb8f2faafadafa0affcafae)
	(_coverage d)
	(_ent
		(_time 1733451180628)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int rs1 0 0 6(_ent(_in))))
		(_port(_int forwardedrs1exmem 0 0 7(_ent(_in))))
		(_port(_int forwardedrs1memwb 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 9(_array -1((_dto i 1 i 0)))))
		(_port(_int forwardAmuxcntrl 1 0 9(_ent(_in))))
		(_port(_int MuxOutput 0 0 10(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(4))(_sens(0)(1)(2)(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(515)
		(770)
	)
	(_model . Behavioral 1 -1)
)
V 000051 55 969           1733451288394 Behavioral
(_unit VHDL(forwardingmuxb 0 4(behavioral 0 15))
	(_version vf5)
	(_time 1733451288395 2024.12.05 21:14:48)
	(_source(\../src/forwardingmuxB.vhd\))
	(_parameters dbg tan)
	(_code b9b9b9ede6efefaebfeca8e2eabfbdbfb0bfecbfbe)
	(_coverage d)
	(_ent
		(_time 1733451180641)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int rs2 0 0 6(_ent(_in))))
		(_port(_int forwardedrs2exmem 0 0 7(_ent(_in))))
		(_port(_int forwardedrs2memwb 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 9(_array -1((_dto i 1 i 0)))))
		(_port(_int forwardBmuxcntrl 1 0 9(_ent(_in))))
		(_port(_int MuxOutput 0 0 10(_ent(_out))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs(_simple)(_trgt(4))(_sens(0)(1)(2)(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(515)
		(770)
	)
	(_model . Behavioral 1 -1)
)
V 000051 55 1161          1733451288406 Behavioral
(_unit VHDL(forwardingunit 0 5(behavioral 0 23))
	(_version vf5)
	(_time 1733451288407 2024.12.05 21:14:48)
	(_source(\../src/forwarding_unit.vhd\))
	(_parameters dbg tan)
	(_code c9c9c99c969f9fdecdcbd8929acfcdcfc0cf9ccfce)
	(_coverage d)
	(_ent
		(_time 1733451180653)
	)
	(_object
		(_port(_int exmemregwritecntrl -1 0 8(_ent(_in))))
		(_port(_int memwbregwritecntrl -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 12(_array -1((_dto i 4 i 0)))))
		(_port(_int exmemrd 0 0 12(_ent(_in))))
		(_port(_int memwbrd 0 0 13(_ent(_in))))
		(_port(_int idexrs1 0 0 14(_ent(_in))))
		(_port(_int idexrs2 0 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 18(_array -1((_dto i 1 i 0)))))
		(_port(_int forwardAmuxcntrl 1 0 18(_ent(_out))))
		(_port(_int forwardBmuxcntrl 1 0 19(_ent(_out))))
		(_prcs
			(line__25(_arch 0 0 25(_prcs(_simple)(_trgt(6)(7))(_sens(0)(1)(2)(3)(4)(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(514)
		(33686018 2)
		(515)
		(770)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 650           1733451288419 Behavioral
(_unit VHDL(branchand 0 4(behavioral 0 16))
	(_version vf5)
	(_time 1733451288420 2024.12.05 21:14:48)
	(_source(\../src/branch_and.vhd\))
	(_parameters dbg tan)
	(_code d8d8dc8bd28f8dce8cdfcb8281ded9de8ddedcdeda)
	(_coverage d)
	(_ent
		(_time 1733451180666)
	)
	(_object
		(_port(_int ALUZero -1 0 7(_ent(_in))))
		(_port(_int ControlBranch -1 0 8(_ent(_in))))
		(_port(_int BranchResponse -1 0 11(_ent(_out))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 1 -1)
)
I 000051 55 3601          1733451288431 Behavioral
(_unit VHDL(controlunit 0 4(behavioral 0 41))
	(_version vf5)
	(_time 1733451288432 2024.12.05 21:14:48)
	(_source(\../src/control_unit.vhd\))
	(_parameters dbg tan)
	(_code e8e8edbbb6bfe9ffbdbdfab2efeebbefedeebdeee1)
	(_coverage d)
	(_ent
		(_time 1733451180675)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int instruction 0 0 7(_ent(_in))))
		(_port(_int cntrlsigmux -1 0 8(_ent(_in))))
		(_port(_int rs1_data 0 0 9(_ent(_in))))
		(_port(_int rs2_data 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 11(_array -1((_dto i 4 i 0)))))
		(_port(_int exmem_rd 1 0 11(_ent(_in))))
		(_port(_int exmem_regdata 0 0 12(_ent(_in))))
		(_port(_int memwb_rd 1 0 13(_ent(_in))))
		(_port(_int memwb_regdata 0 0 14(_ent(_in))))
		(_port(_int MemtoReg -1 0 18(_ent(_out))))
		(_port(_int RegWrite -1 0 19(_ent(_out))))
		(_port(_int MemRead -1 0 22(_ent(_out))))
		(_port(_int MemWrite -1 0 23(_ent(_out))))
		(_port(_int Branch -1 0 24(_ent(_out))))
		(_port(_int ALUSrc -1 0 27(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 28(_array -1((_dto i 1 i 0)))))
		(_port(_int ALUOp 2 0 28(_ent(_out))))
		(_port(_int if_flush -1 0 31(_ent(_out))))
		(_port(_int early_branch -1 0 32(_ent(_out))))
		(_port(_int ctrl_disable -1 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 42(_array -1((_dto i 4 i 0)))))
		(_sig(_int rs1_addr 3 0 42(_arch(_uni))))
		(_sig(_int rs2_addr 3 0 43(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 44(_array -1((_dto i 31 i 0)))))
		(_sig(_int rs1_final 4 0 44(_arch(_uni))))
		(_sig(_int rs2_final 4 0 45(_arch(_uni))))
		(_sig(_int branch_taken -1 0 46(_arch(_uni))))
		(_sig(_int is_branch_instruction -1 0 47(_arch(_uni))))
		(_sig(_int int_MemtoReg -1 0 50(_arch(_uni))))
		(_sig(_int int_RegWrite -1 0 50(_arch(_uni))))
		(_sig(_int int_MemRead -1 0 50(_arch(_uni))))
		(_sig(_int int_MemWrite -1 0 50(_arch(_uni))))
		(_sig(_int int_Branch -1 0 50(_arch(_uni))))
		(_sig(_int int_ALUSrc -1 0 50(_arch(_uni))))
		(_sig(_int int_early_branch -1 0 50(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 51(_array -1((_dto i 1 i 0)))))
		(_sig(_int int_ALUOp 5 0 51(_arch(_uni))))
		(_prcs
			(line__54(_arch 0 0 54(_assignment(_alias((rs1_addr)(instruction(d_19_15))))(_trgt(18))(_sens(0(d_19_15))))))
			(line__55(_arch 1 0 55(_assignment(_alias((rs2_addr)(instruction(d_24_20))))(_trgt(19))(_sens(0(d_24_20))))))
			(line__58(_arch 2 0 58(_assignment(_trgt(20))(_sens(2)(4)(5)(6)(7)(18)))))
			(line__63(_arch 3 0 63(_assignment(_trgt(21))(_sens(3)(4)(5)(6)(7)(19)))))
			(line__67(_arch 4 0 67(_prcs(_simple)(_trgt(15)(22)(23)(24)(25)(26)(27)(28)(29)(30)(31))(_sens(0)(20)(21))(_read(22)))))
			(line__163(_arch 5 0 163(_assignment(_trgt(8))(_sens(1)(17)(24)))))
			(line__164(_arch 6 0 164(_assignment(_trgt(9))(_sens(1)(17)(25)))))
			(line__165(_arch 7 0 165(_assignment(_trgt(10))(_sens(1)(17)(26)))))
			(line__166(_arch 8 0 166(_assignment(_trgt(11))(_sens(1)(17)(27)))))
			(line__167(_arch 9 0 167(_assignment(_trgt(12))(_sens(1)(17)(28)))))
			(line__168(_arch 10 0 168(_assignment(_trgt(13))(_sens(1)(17)(29)))))
			(line__169(_arch 11 0 169(_assignment(_trgt(14))(_sens(1)(17)(31)))))
			(line__170(_arch 12 0 170(_assignment(_trgt(16))(_sens(1)(17)(30)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(515)
		(770)
		(131586)
	)
	(_model . Behavioral 13 -1)
)
V 000051 55 1417          1733451288459 Behavioral
(_unit VHDL(alucontrol 0 4(behavioral 0 12))
	(_version vf5)
	(_time 1733451288460 2024.12.05 21:14:48)
	(_source(\../src/alucontrol.vhd\))
	(_parameters dbg tan)
	(_code f8f8ffa8a3aea9eef3fdbea2fcfffcfffafeaefeab)
	(_coverage d)
	(_ent
		(_time 1733451180697)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int instruction 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 7(_array -1((_dto i 1 i 0)))))
		(_port(_int aluop 1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 8(_array -1((_dto i 4 i 0)))))
		(_port(_int aluoperation 2 0 8(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(50529027 3)
		(514)
		(770)
		(515)
		(771)
		(50463234 2)
		(50463491 197379)
		(33686275 197379)
		(33686019 2)
		(50463490 2)
		(50463490 3)
		(50529026 2)
		(33751810 2)
		(33751554 3)
		(50529026 3)
		(33751810 197378)
		(33686018 131586)
		(33686274 131586)
		(50528770 2)
		(33686018 197122)
		(33686274 2)
		(33751554 197378)
		(50463234 3)
		(50528770 3)
		(33751554 2)
		(33686274 3)
		(33751810 3)
		(33686018 3)
		(33686018 2)
		(33751810 197379)
		(33751554 197379)
	)
	(_model . Behavioral 1 -1)
)
V 000051 55 787           1733451288485 Behavioral
(_unit VHDL(alusrcmuxb 0 4(behavioral 0 13))
	(_version vf5)
	(_time 1733451288486 2024.12.05 21:14:48)
	(_source(\../src/alusrcmuxb.vhd\))
	(_parameters dbg tan)
	(_code 17171110434146001516054d4511431012101f1115)
	(_coverage d)
	(_ent
		(_time 1733451180718)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int ReadRegister2 0 0 6(_ent(_in))))
		(_port(_int ReadImmediate 0 0 7(_ent(_in))))
		(_port(_int ALUSrcBControl -1 0 8(_ent(_in))))
		(_port(_int MuxOutput 0 0 9(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 1 -1)
)
V 000051 55 2785          1733451288495 Behavioral
(_unit VHDL(alu 0 5(behavioral 0 16))
	(_version vf5)
	(_time 1733451288496 2024.12.05 21:14:48)
	(_source(\../src/ALU.vhd\))
	(_parameters dbg tan)
	(_code 26262022737077302222657d722027207521232027)
	(_coverage d)
	(_ent
		(_time 1733451180728)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int input_0 0 0 7(_ent(_in))))
		(_port(_int input_1 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int pc 1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 9(_array -1((_dto i 4 i 0)))))
		(_port(_int operation 2 0 9(_ent(_in))))
		(_port(_int ALU_output 0 0 10(_ent(_out))))
		(_port(_int zero_flag -1 0 11(_ent(_out))))
		(_port(_int JALorBRANCH -1 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 17(_array -1((_dto i 31 i 0)))))
		(_sig(_int result_temp 3 0 17(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 18(_array -1((_dto i 63 i 0)))))
		(_sig(_int mul_result 4 0 18(_arch(_uni))))
		(_sig(_int branch_condition -1 0 19(_arch(_uni))))
		(_sig(_int pc_plus_4 3 0 20(_arch(_uni))))
		(_sig(_int is_jal_or_branch -1 0 21(_arch(_uni))))
		(_prcs
			(line__25(_arch 0 0 25(_assignment(_trgt(8))(_sens(0)(1)))))
			(line__28(_arch 1 0 28(_assignment(_trgt(10))(_sens(2))(_mon))))
			(line__30(_arch 2 0 30(_assignment(_trgt(7))(_sens(0)(1)(3)(8(d_31_0))(10))(_mon))))
			(line__55(_arch 3 0 55(_assignment(_trgt(9))(_sens(0)(1)(3))(_mon))))
			(line__69(_arch 4 0 69(_assignment(_trgt(11))(_sens(0)(1)(3))(_mon))))
			(line__79(_arch 5 0 79(_assignment(_alias((ALU_output)(result_temp)))(_trgt(4))(_sens(7)))))
			(line__80(_arch 6 0 80(_assignment(_alias((zero_flag)(branch_condition)))(_simpleassign BUF)(_trgt(5))(_sens(9)))))
			(line__81(_arch 7 0 81(_assignment(_alias((JALorBRANCH)(is_jal_or_branch)))(_simpleassign BUF)(_trgt(6))(_sens(11)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext std.standard.NATURAL(2 NATURAL)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 2)
		(33686018 3)
		(50463234 2)
		(50463234 3)
		(33751554 2)
		(50528770 2)
		(33686274 2)
		(33686274 3)
		(33751810 3)
		(33686019 2)
		(33751554 3)
		(50463490 2)
		(50463490 3)
		(33751810 2)
		(50529026 2)
		(50529026 3)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463234)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 8 -1)
)
V 000051 55 11440         1733451288524 Behavioral
(_unit VHDL(data_memory 0 6(behavioral 0 25))
	(_version vf5)
	(_time 1733451288525 2024.12.05 21:14:48)
	(_source(\../src/Data_Memory_REQUEST.vhd\))
	(_parameters dbg tan)
	(_code 36363533316066203331706c333033306230603134)
	(_coverage d)
	(_ent
		(_time 1733451180757)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int reset -1 0 10(_ent(_in))))
		(_port(_int memwrite -1 0 11(_ent(_in))))
		(_port(_int memread -1 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 13(_array -1((_dto i 31 i 0)))))
		(_port(_int address 0 0 13(_ent(_in))))
		(_port(_int writedata 0 0 14(_ent(_in))))
		(_port(_int readdata 0 0 15(_ent(_out))))
		(_port(_int debug_clk -1 0 18(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 19(_array -1((_dto i 6 i 0)))))
		(_port(_int debug_address 1 0 19(_ent(_in))))
		(_port(_int debug_read_enable -1 0 20(_ent(_in))))
		(_port(_int debug_data 0 0 21(_ent(_inout))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 26(_array -1((_dto i 31 i 0)))))
		(_type(_int mem_array_128 0 26(_array 2((_to i 0 i 127)))))
		(_sig(_int mem 3 0 27(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__36(_arch 0 0 36(_prcs(_simple)(_trgt(11))(_sens(0)(1))(_mon)(_read(2)(4)(5)))))
			(line__48(_arch 1 0 48(_assignment(_trgt(6))(_sens(3)(4)(11))(_mon))))
			(line__53(_arch 2 0 53(_prcs(_simple)(_trgt(10))(_sens(1)(7)(9))(_mon)(_read(8)(11)))))
		)
		(_subprogram
			(_int is_valid_address 3 0 29(_arch(_func -3 -2)))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext std.standard.BOOLEAN(1 BOOLEAN)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_split (11)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(.(types_pkg)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
	)
	(_model . Behavioral 4 -1)
)
V 000051 55 4448          1733451288536 Behavioral
(_unit VHDL(regfile 0 6(behavioral 0 26))
	(_version vf5)
	(_time 1733451288537 2024.12.05 21:14:48)
	(_source(\../src/register_REQUEST.vhd\))
	(_parameters dbg tan)
	(_code 464743444511155043145f1c444043414440434041)
	(_coverage d)
	(_ent
		(_time 1733451180770)
	)
	(_object
		(_port(_int resetbar -1 0 9(_ent(_in))))
		(_port(_int regwrite -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 11(_array -1((_dto i 4 i 0)))))
		(_port(_int readregister1 0 0 11(_ent(_in))))
		(_port(_int readregister2 0 0 12(_ent(_in))))
		(_port(_int writeregisteraddress 0 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 14(_array -1((_dto i 31 i 0)))))
		(_port(_int writedata 1 0 14(_ent(_in))))
		(_port(_int readdata1 1 0 15(_ent(_out))))
		(_port(_int readdata2 1 0 16(_ent(_out))))
		(_port(_int debug_clk -1 0 19(_ent(_in)(_event))))
		(_port(_int debug_address 0 0 20(_ent(_in))))
		(_port(_int debug_read_enable -1 0 21(_ent(_in))))
		(_port(_int debug_data 1 0 22(_ent(_inout))))
		(_sig(_int registers -2 0 27(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__30(_arch 0 0 30(_prcs(_simple)(_trgt(12))(_sens(0)(1)(4)(5))(_mon))))
			(line__42(_arch 1 0 42(_assignment(_trgt(6))(_sens(2)(12))(_mon))))
			(line__45(_arch 2 0 45(_assignment(_trgt(7))(_sens(3)(12))(_mon))))
			(line__49(_arch 3 0 49(_prcs(_simple)(_trgt(11))(_sens(0)(8))(_mon)(_read(9)(10)(12)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext riscvcore.types_pkg.reg_array(1 reg_array)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_split (12)
	)
	(_use(ieee(std_logic_1164))(.(types_pkg))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
	)
	(_model . Behavioral 4 -1)
)
I 000051 55 20599         1733451288553 behavioral
(_unit VHDL(internal_connections 0 10(behavioral 0 32))
	(_version vf5)
	(_time 1733451288554 2024.12.05 21:14:48)
	(_source(\../src/internalconnections.vhd\))
	(_parameters dbg tan)
	(_code 55555b560503054350515453100f055306500353565303)
	(_coverage d)
	(_ent
		(_time 1733451180784)
	)
	(_inst pc_mux_inst 0 366(_ent . pc_mux)
		(_port
			((branch)(branchand_jumpbranchselect_to_pc_mux))
			((earlybranchcontrolunit)(controlunit_earlybranch_to_pcmux))
			((pcplus4)(pc4adder_pcplus4_to_pc_mux))
			((pcplusimm)(pcplusimmadder_pcplusimm_to_pc_mux))
			((pcsource)(pc_mux_pcsource_to_pc))
		)
	)
	(_inst pc_4_adder_instance 0 377(_ent . pc4adder)
		(_port
			((pcout)(pc_pcout_to_pc4adder))
			((pcplus4)(pc4adder_pcplus4_to_pc_mux))
		)
	)
	(_inst pc_instance 0 386(_ent . program_counter)
		(_port
			((clk)(clock))
			((reset)(resetbar))
			((pcwrite)(hazardunit_pcwrite_to_pc))
			((pcsource)(pc_mux_pcsource_to_pc))
			((pcout)(pc_pcout_to_instruction_memory))
		)
	)
	(_inst instruction_memory_inst 0 404(_ent . instruction_memory)
		(_port
			((pc_address)(pc_pcout_to_instruction_memory))
			((reset)(resetbar))
			((instruction)(instruction_memory_instruction_to_ifid))
			((debug_clk)(debug_clk))
			((debug_addr)(debug_addr))
			((debug_data)(debug_data))
			((debug_we)(im_enable))
		)
	)
	(_inst ifid_instance 0 418(_ent . ifid)
		(_port
			((clk)(clock))
			((rstbar)(resetbar))
			((ifidwrite)(hazardunit_ifidwrite_to_ifid))
			((ifidflush)(controlunit_ifflush_to_ifid))
			((branch_taken)(branchand_jumpbranchselect_to_pc_mux))
			((pcout)(pc_pcout_to_ifid))
			((instruction)(instruction_memory_instruction_to_ifid))
			((ifidinstructionout)(ifid_instruction_to_OUT))
			((ifidpcout)(ifid_pcout_to_OUT))
			((rs1_out)(ifid_rs1_to_register))
			((rs2_out)(ifid_rs2_to_register))
			((rd_out)(ifid_rd_to_idex))
		)
	)
	(_inst imm_gen_inst 0 447(_ent . ImmGen)
		(_port
			((instruction)(ifid_instruction_to_immediategen))
			((pcadderimm)(immediategen_immediate_to_pcimmadder))
			((immediate)(immediategen_immediate_to_idex))
		)
	)
	(_inst pcimmadder_inst 0 460(_ent . pcimmadder)
		(_port
			((pc)(ifid_pcout_to_pcimmadder))
			((immediate)(immediategen_immediate_to_pcimmadder))
			((pcplusimm)(pcplusimmadder_pcplusimm_to_pc_mux))
		)
	)
	(_inst REGFILE_INST 0 470(_ent . regfile)
		(_port
			((resetbar)(resetbar))
			((regwrite)(memwb_regwrite_to_registers))
			((readregister1)(ifid_rs1_to_register))
			((readregister2)(ifid_rs2_to_register))
			((writeregisteraddress)(memwb_rd_to_out))
			((writedata)(writebackmux_writedata_to_registers))
			((readdata1)(registers_reg1out_to_idex))
			((readdata2)(registers_reg2out_to_idex))
			((debug_clk)(debug_clk))
			((debug_address)(debug_addr(d_4_0)))
			((debug_read_enable)(rf_enable))
			((debug_data)(rf_data_out))
		)
	)
	(_inst CONTROLUNIT_INST 0 495(_ent . ControlUnit)
		(_port
			((instruction)(ifid_instruction_to_OUT))
			((cntrlsigmux)(hazardunit_cntrlsigmux_to_controlunit))
			((rs1_data)(registers_reg1out_to_controlunit))
			((rs2_data)(registers_reg2out_to_controlunit))
			((exmem_rd)(exmem_rd_to_memwb))
			((exmem_regdata)(exmem_result_to_datamem))
			((memwb_rd)(memwb_rd_to_out))
			((memwb_regdata)(writebackmux_writedata_to_registers))
			((MemtoReg)(controlunit_memtoreg_to_idex))
			((RegWrite)(controlunit_regwrite_to_idex))
			((MemRead)(controlunit_memread_to_idex))
			((MemWrite)(controlunit_memwrite_to_idex))
			((Branch)(controlunit_branch_to_idex))
			((ALUSrc)(controlunit_alusource_to_idex))
			((ALUOp)(contolunit_aluop_to_idex))
			((if_flush)(controlunit_ifflush_to_ifid))
			((early_branch)(controlunit_earlybranch_to_pcmux))
			((ctrl_disable)(hazardunit_controldisable_to_controlunit))
		)
	)
	(_inst HAZARD_UNIT_INST 0 525(_ent . hazard_unit)
		(_port
			((idexmemread)(idex_memread_to_exmem))
			((idexrd)(idex_rd_to_exmem))
			((instruction)(ifid_instruction_to_OUT))
			((cntrlsigmux)(hazardunit_controlsigmux_to_controlunit))
			((pcwriteenable)(hazardunit_pcwrite_to_pc))
			((ifidwriteenable)(hazardunit_ifidwrite_to_ifid))
			((ctrl_disable)(hazardunit_controldisable_to_controlunit))
		)
	)
	(_inst IDEX_INST 0 538(_ent . idex)
		(_port
			((clk)(clock))
			((rstbar)(resetbar))
			((pcin)(ifid_pcout_to_pcimmadder))
			((instructionin)(ifid_instruction_to_OUT))
			((instructionout)(idex_instruction_to_alucontrol))
			((readdata1in)(registers_reg1out_to_idex))
			((readdata2in)(registers_reg2out_to_idex))
			((immediatein)(immediategen_immediate_to_idex))
			((immediateout)(idex_immediate_to_alusrcmuxb))
			((pcout)(idex_pcout_to_alu))
			((readdata1out)(idex_rs1_to_forwardingmuxa))
			((readdata2out)(idex_rs2_to_forwardingmuxb))
			((MemtoRegin)(controlunit_memtoreg_to_idex))
			((RegWritein)(controlunit_regwrite_to_idex))
			((MemReadin)(controlunit_memread_to_idex))
			((MemWritein)(controlunit_memwrite_to_idex))
			((Branchin)(controlunit_branch_to_idex))
			((ALUSrcin)(controlunit_alusource_to_idex))
			((ALUOpin)(contolunit_aluop_to_idex))
			((MemtoRegout)(idex_memtoreg_to_exmem))
			((RegWriteout)(idex_regwrite_to_exmem))
			((MemReadout)(idex_memread_to_exmem))
			((MemWriteout)(idex_memwrite_to_exmem))
			((Branchout)(idex_branch_to_exmem))
			((ALUSrc)(idex_alusrcb_to_alusrcmuxb))
			((ALUOp)(idex_aluop_to_alucontrol))
			((rs1in)(ifid_rs1_to_register))
			((rs2in)(ifid_rs2_to_register))
			((rdin)(ifid_rd_to_idex))
			((rs1out)(idex_rs1_to_forwardingunit))
			((rs2out)(idex_rs2_to_forwardingunit))
			((rdout)(idex_rd_to_exmem))
		)
	)
	(_inst ALU_CONTROL_INST 0 597(_ent . alucontrol)
		(_port
			((instruction)(idex_instruction_to_alucontrol))
			((aluop)(idex_aluop_to_alucontrol))
			((aluoperation)(alucontrol_aluop_to_alu))
		)
	)
	(_inst ALU_INST 0 608(_ent . ALU)
		(_port
			((input_0)(forwardingmuxa_rs1_to_alu))
			((input_1)(alusrcmuxB_rs2_to_alu))
			((pc)(idex_pcout_to_alu))
			((operation)(alucontrol_aluop_to_alu))
			((ALU_output)(alu_result_to_exmem))
			((zero_flag)(alu_zeroresult_to_exmem))
			((JALorBRANCH)(alu_JALorBRANCH_to_exmem))
		)
	)
	(_inst FORWARDING_MUX_A_INST 0 623(_ent . forwardingMuxA)
		(_port
			((rs1)(idex_rs1_to_forwardingmuxa))
			((forwardedrs1exmem)(exmem_result_to_datamem))
			((forwardedrs1memwb)(writebackmux_writedata_to_registers))
			((forwardAmuxcntrl)(forwardingunit_Amuxcntrl_to_forrwardingmuxA))
			((MuxOutput)(forwardingmuxA_rs1_to_ALU))
		)
	)
	(_inst FORWARDING_MUX_B_INST 0 635(_ent . forwardingMuxB)
		(_port
			((rs2)(idex_rs2_to_forwardingmuxb))
			((forwardedrs2exmem)(exmem_result_to_datamem))
			((forwardedrs2memwb)(writebackmux_writedata_to_registers))
			((forwardBmuxcntrl)(forwardingunit_Bmuxcntrl_to_forrwardingmuxB))
			((MuxOutput)(forwardingmuxB_rs2_to_alusrcmuxB))
		)
	)
	(_inst ALU_SRC_MUX_B_INST 0 648(_ent . ALUSrcMuxB)
		(_port
			((ReadRegister2)(forwardingmuxb_rs2_to_alusrcmuxb))
			((ReadImmediate)(idex_immediate_to_alusrcmuxb))
			((ALUSrcBControl)(idex_alusrcb_to_alusrcmuxb))
			((MuxOutput)(alusrcmuxB_rs2_to_alu))
		)
	)
	(_inst EXMEM_INST 0 660(_ent . exmem)
		(_port
			((clk)(clock))
			((resetbar)(resetbar))
			((aluzeroin)(alu_zeroresult_to_exmem))
			((aluresultin)(alu_result_to_exmem))
			((readdata2in)(forwardingmuxB_rs2_to_alusrcmuxB))
			((aluzeroout)(exmem_zero_to_branchand))
			((aluresultout)(exmem_result_to_datamem))
			((readdata2out)(exmem_src2_to_datamem))
			((MemtoRegin)(idex_memtoreg_to_exmem))
			((RegWritein)(idex_regwrite_to_exmem))
			((MemReadin)(idex_memread_to_exmem))
			((MemWritein)(idex_memwrite_to_exmem))
			((Branchin)(idex_branch_to_exmem))
			((JALorBRANCH)(alu_JALorBRANCH_to_exmem))
			((MemtoRegout)(exmem_memtoreg_to_memwb))
			((RegWriteout)(exmem_regwrite_to_memwb))
			((MemRead)(exmem_memread_to_datamem))
			((MemWrite)(exmem_memwrite_to_datamem))
			((Branch)(exmem_branch_to_branchand))
			((rdin)(idex_rd_to_exmem))
			((rdout)(exmem_rd_to_memwb))
		)
	)
	(_inst FORWARDING_UNIT_INST 0 699(_ent . ForwardingUnit)
		(_port
			((exmemregwritecntrl)(exmem_regwrite_to_memwb))
			((memwbregwritecntrl)(memwb_regwrite_to_registers))
			((exmemrd)(exmem_rd_to_memwb))
			((memwbrd)(memwb_rd_to_out))
			((idexrs1)(idex_rs1_to_forwardingunit))
			((idexrs2)(idex_rs2_to_forwardingunit))
			((forwardAmuxcntrl)(forwardingunit_Amuxcntrl_to_forrwardingmuxA))
			((forwardBmuxcntrl)(forwardingunit_Bmuxcntrl_to_forrwardingmuxB))
		)
	)
	(_inst DATA_MEMORY_INST 0 721(_ent . data_memory)
		(_port
			((clk)(clock))
			((reset)(resetbar))
			((memwrite)(exmem_memwrite_to_datamem))
			((memread)(exmem_memread_to_datamem))
			((address)(exmem_result_to_datamem))
			((writedata)(exmem_src2_to_datamem))
			((readdata)(datamem_readdata_to_memwb))
			((debug_clk)(debug_clk))
			((debug_address)(debug_addr))
			((debug_read_enable)(dm_enable))
			((debug_data)(dm_data_out))
		)
	)
	(_inst BRANCH_AND_INST 0 739(_ent . BranchAND)
		(_port
			((ALUZero)(exmem_zero_to_branchand))
			((ControlBranch)(exmem_branch_to_branchand))
			((BranchResponse)(branchand_jumpbranchselect_to_pc_mux))
		)
	)
	(_inst MEMWB_INST 0 758(_ent . memwb)
		(_port
			((clk)(clock))
			((resetbar)(resetbar))
			((readdata2in)(datamem_readdata_to_memwb))
			((aluresultin)(exmem_result_to_datamem))
			((readdata2out)(memwb_readdata_to_writebackmux))
			((aluresultout)(memwb_aluresult_to_writebackmux))
			((MemtoRegin)(exmem_memtoreg_to_memwb))
			((RegWritein)(exmem_regwrite_to_memwb))
			((MemtoReg)(memwb_memtoreg_to_wbmux))
			((RegWrite)(memwb_regwrite_to_registers))
			((rdin)(exmem_rd_to_memwb))
			((rdout)(memwb_rd_to_out))
		)
	)
	(_inst WRITEBACK_MUX_INST 0 784(_ent . writebackmux)
		(_port
			((memtoregcontrol)(memwb_memtoreg_to_wbmux))
			((read_data)(memwb_readdata_to_writebackmux))
			((aluresult)(memwb_aluresult_to_writebackmux))
			((writebackdata)(writebackmux_writedata_to_registers))
		)
	)
	(_object
		(_port(_int clock -1 0 13(_ent(_in))))
		(_port(_int resetbar -1 0 14(_ent(_in))))
		(_port(_int debug_clk -1 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 18(_array -1((_dto i 6 i 0)))))
		(_port(_int debug_addr 0 0 18(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 19(_array -1((_dto i 31 i 0)))))
		(_port(_int debug_data 1 0 19(_ent(_inout))))
		(_port(_int rf_enable -1 0 22(_ent(_in))))
		(_port(_int im_enable -1 0 23(_ent(_in))))
		(_port(_int dm_enable -1 0 24(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 36(_array -1((_dto i 1 i 0)))))
		(_sig(_int mem_select 2 0 36(_arch(_uni))))
		(_sig(_int rw_enable -1 0 37(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 47(_array -1((_dto i 31 i 0)))))
		(_sig(_int IM_debug_instruction 3 0 47(_arch(_uni))))
		(_sig(_int RF_debug_data_out 3 0 48(_arch(_uni))))
		(_sig(_int DM_debug_data_out 3 0 49(_arch(_uni))))
		(_sig(_int IM_debug_we -1 0 52(_arch(_uni))))
		(_sig(_int RF_debug_read_enable -1 0 53(_arch(_uni))))
		(_sig(_int DM_debug_read_enable -1 0 54(_arch(_uni))))
		(_sig(_int rf_data_out 3 0 59(_arch(_uni))))
		(_sig(_int dm_data_out 3 0 60(_arch(_uni))))
		(_sig(_int branchand_jumpbranchselect_to_pc_mux -1 0 75(_arch(_uni))))
		(_sig(_int controlunit_earlybranchcontrol_to_pc_mux -1 0 76(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 77(_array -1((_dto i 15 i 0)))))
		(_sig(_int pc4adder_pcplus4_to_pc_mux 4 0 77(_arch(_uni))))
		(_sig(_int pcplusimmadder_pcplusimm_to_pc_mux 4 0 78(_arch(_uni))))
		(_sig(_int controlunit_branch_to_idex -1 0 79(_arch(_uni))))
		(_sig(_int controlunit_earlybranch_to_pcmux -1 0 80(_arch(_uni))))
		(_sig(_int pc_pcout_to_pc4adder 4 0 84(_arch(_uni))))
		(_sig(_int pc_mux_pcsource_to_pc 4 0 87(_arch(_uni))))
		(_sig(_int hazardunit_pcwrite_to_pc -1 0 88(_arch(_uni))))
		(_sig(_int pc_pcout_to_instruction_memory 4 0 93(_arch(_uni))))
		(_sig(_int instruction_memory_instruction_to_ifid 3 0 98(_arch(_uni))))
		(_sig(_int pc_pcout_to_ifid 4 0 99(_arch(_uni))))
		(_sig(_int hazardunit_ifidwrite_to_ifid -1 0 100(_arch(_uni))))
		(_sig(_int controlunit_ifidflush_to_ifid -1 0 101(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 102(_array -1((_dto i 4 i 0)))))
		(_sig(_int ifid_rs1_to_register 5 0 102(_arch(_uni))))
		(_sig(_int ifid_rs2_to_register 5 0 103(_arch(_uni))))
		(_sig(_int ifid_rd_to_idex 5 0 104(_arch(_uni))))
		(_sig(_int ifid_instruction_to_OUT 3 0 105(_arch(_uni))))
		(_sig(_int ifid_pcout_to_OUT 4 0 106(_arch(_uni))))
		(_sig(_int ifid_instruction_to_immediategen 3 0 115(_arch(_uni))))
		(_sig(_int immediategen_immediate_to_pcimmadder 3 0 119(_arch(_uni))))
		(_sig(_int ifid_pcout_to_pcimmadder 4 0 120(_arch(_uni))))
		(_sig(_int immediategen_immediate_to_idex 3 0 125(_arch(_uni))))
		(_sig(_int memwb_regwrite_to_registers -1 0 128(_arch(_uni))))
		(_sig(_int ifid_rs1_to_registers 5 0 129(_arch(_uni))))
		(_sig(_int ifid_rs2_to_registers 5 0 130(_arch(_uni))))
		(_sig(_int memwb_regselect_to_registers 5 0 131(_arch(_uni))))
		(_sig(_int writebackmux_writedata_to_registers 3 0 132(_arch(_uni))))
		(_sig(_int registers_reg1out_to_idex 3 0 133(_arch(_uni))))
		(_sig(_int registers_reg2out_to_idex 3 0 134(_arch(_uni))))
		(_sig(_int hazardunit_controldisable_to_controlunit -1 0 137(_arch(_uni))))
		(_sig(_int ifid_instruction_to_controlunit 3 0 138(_arch(_uni))))
		(_sig(_int hazardunit_cntrlsigmux_to_controlunit -1 0 139(_arch(_uni))))
		(_sig(_int registers_reg1out_to_controlunit 3 0 140(_arch(_uni))))
		(_sig(_int registers_reg2out_to_controlunit 3 0 141(_arch(_uni))))
		(_sig(_int controlunit_memtoreg_to_idex -1 0 142(_arch(_uni))))
		(_sig(_int controlunit_regwrite_to_idex -1 0 143(_arch(_uni))))
		(_sig(_int controlunit_memread_to_idex -1 0 144(_arch(_uni))))
		(_sig(_int controlunit_memwrite_to_idex -1 0 145(_arch(_uni))))
		(_sig(_int controlunit_earlybranchSOURCE_to_pcmux -1 0 146(_arch(_uni))))
		(_sig(_int controlunit_alusource_to_idex -1 0 147(_arch(_uni))))
		(_sig(_int contolunit_aluop_to_idex 2 0 148(_arch(_uni))))
		(_sig(_int controlunit_ifflush_to_ifid -1 0 149(_arch(_uni))))
		(_sig(_int idex_memread_to_hazardunit -1 0 155(_arch(_uni))))
		(_sig(_int idex_rd_to_hazardunit 5 0 157(_arch(_uni))))
		(_sig(_int idex_instruction_to_hazardunit 3 0 158(_arch(_uni))))
		(_sig(_int hazardunit_controlsigmux_to_controlunit -1 0 159(_arch(_uni))))
		(_sig(_int hazardunit_write_to_ifid -1 0 161(_arch(_uni))))
		(_sig(_int READDATA1_TO_IDEX 3 0 168(_arch(_uni))))
		(_sig(_int READDATA2_TO_IDEX 3 0 169(_arch(_uni))))
		(_sig(_int IMMEDIATE_TO_IDEX 3 0 170(_arch(_uni))))
		(_sig(_int MAKETHISSIGNALIMMEDIATE_FROM_IDEX 3 0 171(_arch(_uni))))
		(_sig(_int READDATA1_FROM_IDEX 3 0 173(_arch(_uni))))
		(_sig(_int READDATA2_FROM_IDEX 3 0 174(_arch(_uni))))
		(_sig(_int MEMTOREG_TO_IDEX -1 0 177(_arch(_uni))))
		(_sig(_int REGWRITE_TO_IDEX -1 0 178(_arch(_uni))))
		(_sig(_int idex_memtoreg_to_exmem -1 0 179(_arch(_uni))))
		(_sig(_int idex_regwrite_to_exmem -1 0 180(_arch(_uni))))
		(_sig(_int MEMREAD_TO_IDEX -1 0 183(_arch(_uni))))
		(_sig(_int MEMWRITE_TO_IDEX -1 0 184(_arch(_uni))))
		(_sig(_int BRANCH_TO_IDEX -1 0 185(_arch(_uni))))
		(_sig(_int idex_memread_to_exmem -1 0 186(_arch(_uni))))
		(_sig(_int idex_memwrite_to_exmem -1 0 187(_arch(_uni))))
		(_sig(_int idex_branch_to_exmem -1 0 188(_arch(_uni))))
		(_sig(_int ALUSRC_TO_IDEX -1 0 191(_arch(_uni))))
		(_sig(_int ALUOP_TO_IDEX 2 0 192(_arch(_uni))))
		(_sig(_int idex_alusrcb_to_alusrcmuxb -1 0 193(_arch(_uni))))
		(_sig(_int ALUOP_FROM_IDEX 2 0 194(_arch(_uni))))
		(_sig(_int RS1_TO_IDEX 5 0 197(_arch(_uni))))
		(_sig(_int RS2_TO_IDEX 5 0 198(_arch(_uni))))
		(_sig(_int RD_TO_IDEX 5 0 199(_arch(_uni))))
		(_sig(_int idex_rs1_to_forwardingunit 5 0 200(_arch(_uni))))
		(_sig(_int idex_rs2_to_forwardingunit 5 0 201(_arch(_uni))))
		(_sig(_int idex_rd_to_exmem 5 0 202(_arch(_uni))))
		(_sig(_int idex_instruction_to_alucontrol 3 0 212(_arch(_uni))))
		(_sig(_int idex_aluop_to_alucontrol 2 0 213(_arch(_uni))))
		(_sig(_int alucontrol_aluop_to_alu 5 0 214(_arch(_uni))))
		(_sig(_int idex_pcout_to_alu 4 0 227(_arch(_uni))))
		(_sig(_int idex_rs1_to_forwardingmuxa 3 0 232(_arch(_uni))))
		(_sig(_int exmem_rs_to_forwardingmuxa 3 0 233(_arch(_uni))))
		(_sig(_int memwb_rs_to_forwardingmuxa 3 0 234(_arch(_uni))))
		(_sig(_int forwardingunit_Amuxcntrl_to_forrwardingmuxA 2 0 235(_arch(_uni))))
		(_sig(_int forwardingmuxA_rs1_to_ALU 3 0 236(_arch(_uni))))
		(_sig(_int idex_rs2_to_forwardingmuxb 3 0 241(_arch(_uni))))
		(_sig(_int exmem_rs_to_forwardingmuxb 3 0 242(_arch(_uni))))
		(_sig(_int memwb_rs_to_forwardingmuxb 3 0 243(_arch(_uni))))
		(_sig(_int forwardingunit_Bmuxcntrl_to_forrwardingmuxB 2 0 244(_arch(_uni))))
		(_sig(_int forwardingmuxb_rs2_to_alusrcmuxb 3 0 251(_arch(_uni))))
		(_sig(_int idex_immediate_to_alusrcmuxb 3 0 252(_arch(_uni))))
		(_sig(_int ALU_SRC_B_CONTROL -1 0 253(_arch(_uni))))
		(_sig(_int alusrcmuxB_rs2_to_alu 3 0 254(_arch(_uni))))
		(_sig(_int PC_PLUS_IMM_TO_EXMEM 4 0 262(_arch(_uni))))
		(_sig(_int alu_zeroresult_to_exmem -1 0 263(_arch(_uni))))
		(_sig(_int alu_JALorBRANCH_to_exmem -1 0 264(_arch(_uni))))
		(_sig(_int alu_result_to_exmem 3 0 265(_arch(_uni))))
		(_sig(_int alusrcmuxb_source2_to_exmem 3 0 266(_arch(_uni))))
		(_sig(_int BRANCH_JUMP_ADDR_FROM_EXMEM 4 0 267(_arch(_uni))))
		(_sig(_int exmem_zero_to_branchand -1 0 268(_arch(_uni))))
		(_sig(_int exmem_result_to_datamem 3 0 269(_arch(_uni))))
		(_sig(_int exmem_src2_to_datamem 3 0 270(_arch(_uni))))
		(_sig(_int exmem_memtoreg_to_memwb -1 0 276(_arch(_uni))))
		(_sig(_int exmem_regwrite_to_memwb -1 0 277(_arch(_uni))))
		(_sig(_int exmem_memread_to_datamem -1 0 283(_arch(_uni))))
		(_sig(_int exmem_memwrite_to_datamem -1 0 284(_arch(_uni))))
		(_sig(_int exmem_branch_to_branchand -1 0 285(_arch(_uni))))
		(_sig(_int exmem_rd_to_memwb 5 0 289(_arch(_uni))))
		(_sig(_int MEMWRITE_TO_DATA_MEMORY -1 0 306(_arch(_uni))))
		(_sig(_int MEMREAD_TO_DATA_MEMORY -1 0 307(_arch(_uni))))
		(_sig(_int ADDRESS_TO_DATA_MEMORY 3 0 308(_arch(_uni))))
		(_sig(_int WRITEDATA_TO_DATA_MEMORY 3 0 309(_arch(_uni))))
		(_sig(_int datamem_readdata_to_memwb 3 0 310(_arch(_uni))))
		(_sig(_int READDATA2_TO_MEMWB 3 0 326(_arch(_uni))))
		(_sig(_int ALURESULT_TO_MEMWB 3 0 327(_arch(_uni))))
		(_sig(_int memwb_readdata_to_writebackmux 3 0 328(_arch(_uni))))
		(_sig(_int memwb_aluresult_to_writebackmux 3 0 329(_arch(_uni))))
		(_sig(_int MEMTOREG_TO_MEMWB -1 0 332(_arch(_uni))))
		(_sig(_int REGWRITE_TO_MEMWB -1 0 333(_arch(_uni))))
		(_sig(_int memwb_memtoreg_to_wbmux -1 0 334(_arch(_uni))))
		(_sig(_int REGWRITE_FROM_MEMWB -1 0 335(_arch(_uni))))
		(_sig(_int RD_TO_MEMWB 5 0 338(_arch(_uni))))
		(_sig(_int memwb_rd_to_out 5 0 339(_arch(_uni))))
		(_prcs
			(line__399(_arch 0 0 399(_assignment(_alias((pc_pcout_to_ifid)(pc_pcout_to_instruction_memory)))(_trgt(29))(_sens(27)))))
			(line__400(_arch 1 0 400(_assignment(_alias((pc_pcout_to_pc4adder)(pc_pcout_to_instruction_memory)))(_trgt(24))(_sens(27)))))
			(line__438(_arch 2 0 438(_assignment(_alias((ifid_pcout_to_pcimmadder)(ifid_pcout_to_OUT)))(_trgt(39))(_sens(36)))))
			(line__445(_arch 3 0 445(_assignment(_alias((ifid_instruction_to_immediategen)(ifid_instruction_to_OUT)))(_trgt(37))(_sens(35)))))
			(line__458(_arch 4 0 458(_assignment(_alias((ifid_pcout_to_pcimmadder)(ifid_pcout_to_OUT)))(_trgt(39))(_sens(36)))))
			(line__490(_arch 5 0 490(_assignment(_alias((registers_reg1out_to_controlunit)(registers_reg1out_to_idex)))(_trgt(51))(_sens(46)))))
			(line__491(_arch 6 0 491(_assignment(_alias((registers_reg2out_to_controlunit)(registers_reg2out_to_idex)))(_trgt(52))(_sens(47)))))
			(line__656(_arch 7 0 656(_assignment(_alias((alusrcmuxb_source2_to_exmem)(alusrcmuxB_rs2_to_alu)))(_trgt(113))(_sens(108)))))
			(line__797(_arch 8 0 797(_prcs(_simple)(_trgt(4))(_sens(1)(2)(5)(7))(_read(16)(17)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(.(types_pkg))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
	)
	(_model . behavioral 9 -1)
)
V 000049 55 2277          1733451288572 behavior
(_unit VHDL(ricsvcore 0 10(behavior 0 28))
	(_version vf5)
	(_time 1733451288573 2024.12.05 21:14:48)
	(_source(\../src/RISCVCORE.vhd\))
	(_parameters dbg tan)
	(_code 75747074792222627270632f277323727773707277)
	(_coverage d)
	(_ent
		(_time 1733451180793)
	)
	(_comp
		(internal_connections
			(_object
				(_port(_int clock -1 0 32(_ent (_in))))
				(_port(_int resetbar -1 0 33(_ent (_in))))
				(_port(_int debug_clk -1 0 34(_ent (_in))))
				(_port(_int debug_addr 2 0 35(_ent (_in))))
				(_port(_int debug_data 3 0 36(_ent (_inout))))
				(_port(_int rf_enable -1 0 37(_ent (_in))))
				(_port(_int im_enable -1 0 38(_ent (_in))))
				(_port(_int dm_enable -1 0 39(_ent (_in))))
			)
		)
	)
	(_inst internal_connections_inst 0 50(_comp internal_connections)
		(_port
			((clock)(clock))
			((resetbar)(resetbar))
			((debug_clk)(debug_clk))
			((debug_addr)(debug_addr))
			((debug_data)(debug_data))
			((rf_enable)(rf_enable))
			((im_enable)(im_enable))
			((dm_enable)(dm_enable))
		)
		(_use(_ent . internal_connections)
		)
	)
	(_object
		(_port(_int clock -1 0 13(_ent(_in))))
		(_port(_int resetbar -1 0 14(_ent(_in))))
		(_port(_int debug_clk -1 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 18(_array -1((_dto i 6 i 0)))))
		(_port(_int debug_addr 0 0 18(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 19(_array -1((_dto i 31 i 0)))))
		(_port(_int debug_data 1 0 19(_ent(_inout))))
		(_port(_int rf_enable -1 0 22(_ent(_in))))
		(_port(_int im_enable -1 0 23(_ent(_in))))
		(_port(_int dm_enable -1 0 24(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 35(_array -1((_dto i 6 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 36(_array -1((_dto i 31 i 0)))))
		(_sig(_int mem_debug -2 0 44(_arch(_uni))))
		(_sig(_int reg_debug -3 0 45(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 46(_array -1((_dto i 15 i 0)))))
		(_sig(_int pc_debug 4 0 46(_arch(_uni))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext riscvcore.types_pkg.mem_array(1 mem_array)))
		(_type(_ext riscvcore.types_pkg.reg_array(1 reg_array)))
	)
	(_use(ieee(std_logic_1164))(.(types_pkg))(std(standard))(ieee(NUMERIC_STD)))
)
I 000049 55 4959          1733451288578 behavior
(_unit VHDL(ricsvcore_tb 0 8(behavior 0 11))
	(_version vf5)
	(_time 1733451288579 2024.12.05 21:14:48)
	(_source(\../src/RISCV_TB_PROGRAM&REQUEST.vhd\))
	(_parameters dbg tan)
	(_code 75747074792222622226632f277323727773707023)
	(_coverage d)
	(_ent
		(_time 1733451180799)
	)
	(_comp
		(RICSVCORE
			(_object
				(_port(_int clock -1 0 14(_ent (_in))))
				(_port(_int resetbar -1 0 15(_ent (_in))))
				(_port(_int debug_clk -1 0 16(_ent (_in))))
				(_port(_int debug_addr 0 0 17(_ent (_in))))
				(_port(_int debug_data 1 0 18(_ent (_inout))))
				(_port(_int rf_enable -1 0 19(_ent (_in))))
				(_port(_int im_enable -1 0 20(_ent (_in))))
				(_port(_int dm_enable -1 0 21(_ent (_in))))
			)
		)
	)
	(_inst uut 0 83(_comp RICSVCORE)
		(_port
			((clock)(clk))
			((resetbar)(rst))
			((debug_clk)(debug_clk))
			((debug_addr)(debug_addr))
			((debug_data)(debug_data))
			((rf_enable)(rf_enable))
			((im_enable)(im_enable))
			((dm_enable)(dm_enable))
		)
		(_use(_ent . RICSVCORE)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 17(_array -1((_dto i 6 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 18(_array -1((_dto i 31 i 0)))))
		(_cnst(_int CLK_PERIOD -2 0 26(_arch((ns 4621819117588971520)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 30(_array -1((_dto i 31 i 0)))))
		(_type(_int instruction_array 0 30(_array 2((_to i 0 i 22)))))
		(_cnst(_int INSTRUCTION_BUFFER 3 0 32(_arch((0(_string \"00000000000000000000000000000000"\))(1(_string \"00000010111100000000010100010011"\))(2(_string \"00000000010100000000010110010011"\))(3(_string \"00000000000000000000011000010011"\))(4(_string \"00000000000001010000011010010011"\))(5(_string \"00000010101101101100000001100011"\))(6(_string \"01000000101101101000011010110011"\))(7(_string \"00000000000101100000011000010011"\))(8(_string \"11111111010111111111000001101111"\))(9(_string \"00000000000000000000000000000000"\))(10(_string \"00000000000000000000000000000000"\))(11(_string \"00000000000000000000000000000000"\))(12(_string \"00000000000000000000000000000000"\))(13(_string \"00000000000000000000000000000000"\))(14(_string \"00000000000000000000000000000000"\))(15(_string \"00000000000000000000000000000000"\))(16(_string \"00000000000000000000000000000000"\))(17(_string \"00000000000000000000000000000000"\))(18(_string \"00000000000000000000000000000000"\))(19(_string \"00000000000000000000000000000000"\))(20(_string \"00000000000000000000000000000000"\))(21(_string \"00000000000000000000000000000000"\))(22(_string \"00000000000000000000000000000000"\))))))
		(_sig(_int clk -1 0 65(_arch(_uni((i 2))))))
		(_sig(_int rst -1 0 66(_arch(_uni((i 2))))))
		(_sig(_int debug_clk -1 0 67(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~134 0 68(_array -1((_dto i 6 i 0)))))
		(_sig(_int debug_addr 4 0 68(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 69(_array -1((_dto i 31 i 0)))))
		(_sig(_int debug_data 5 0 69(_arch(_uni((_others(i 4)))))))
		(_sig(_int rf_enable -1 0 70(_arch(_uni((i 2))))))
		(_sig(_int im_enable -1 0 71(_arch(_uni((i 2))))))
		(_sig(_int dm_enable -1 0 72(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 75(_array -1((_dto i 31 i 0)))))
		(_type(_int reg_file_array 0 75(_array 6((_to i 0 i 31)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 76(_array -1((_dto i 31 i 0)))))
		(_type(_int data_mem_array 0 76(_array 8((_to i 0 i 127)))))
		(_sig(_int reg_file_contents 7 0 78(_arch(_uni))))
		(_sig(_int data_mem_contents 9 0 79(_arch(_uni))))
		(_prcs
			(main_sim(_arch 0 0 96(_prcs(_wait_for)(_trgt(0)(1)(2)(3)(4)(5)(6)(7)(8)(9(127))(9)(9(0)))(_mon)(_read(4)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
		(_type(_ext std.standard.NATURAL(1 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_split (8)(9)
	)
	(_use(ieee(std_logic_1164))(std(standard))(.(types_pkg))(ieee(NUMERIC_STD)))
	(_static
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(0 0 0 0 0 0 0 0)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(1970104659 1769234796 1713401455 1936289385 6579560)
	)
	(_model . behavior 1 -1)
)
V 000051 55 650           1733451363447 Behavioral
(_unit VHDL(branchand 0 4(behavioral 0 16))
	(_version vf5)
	(_time 1733451363448 2024.12.05 21:16:03)
	(_source(\../src/branch_and.vhd\))
	(_parameters dbg tan)
	(_code f0fea0a1f2a7a5e6a4f7e3aaa9f6f1f6a5f6f4f6f2)
	(_coverage d)
	(_ent
		(_time 1733451180666)
	)
	(_object
		(_port(_int ALUZero -1 0 7(_ent(_in))))
		(_port(_int ControlBranch -1 0 8(_ent(_in))))
		(_port(_int BranchResponse -1 0 11(_ent(_out))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 1 -1)
)
V 000051 55 1716          1733451363494 Behavioral
(_unit VHDL(hazard_unit 0 5(behavioral 0 17))
	(_version vf5)
	(_time 1733451363495 2024.12.05 21:16:03)
	(_source(\../src/hazardunit.vhd\))
	(_parameters dbg tan)
	(_code 1e1045194a481b081c190c444b1b48191b184b1817)
	(_coverage d)
	(_ent
		(_time 1733451271848)
	)
	(_object
		(_port(_int idexmemread -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 8(_array -1((_dto i 4 i 0)))))
		(_port(_int idexrd 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int instruction 1 0 9(_ent(_in))))
		(_port(_int cntrlsigmux -1 0 10(_ent(_out))))
		(_port(_int pcwriteenable -1 0 11(_ent(_out))))
		(_port(_int ifidwriteenable -1 0 12(_ent(_out))))
		(_port(_int ctrl_disable -1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 18(_array -1((_dto i 4 i 0)))))
		(_sig(_int rs1 2 0 18(_arch(_uni))))
		(_sig(_int rs2 2 0 19(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 20(_array -1((_dto i 6 i 0)))))
		(_sig(_int opcode 3 0 20(_arch(_uni))))
		(_prcs
			(line__22(_arch 0 0 22(_assignment(_alias((rs1)(instruction(d_19_15))))(_trgt(7))(_sens(2(d_19_15))))))
			(line__23(_arch 1 0 23(_assignment(_alias((rs2)(instruction(d_24_20))))(_trgt(8))(_sens(2(d_24_20))))))
			(line__24(_arch 2 0 24(_assignment(_alias((opcode)(instruction(d_6_0))))(_trgt(9))(_sens(2(d_6_0))))))
			(line__26(_arch 3 0 26(_prcs(_simple)(_trgt(3)(4)(5)(6))(_sens(7)(8)(9)(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(50463491 197379)
		(33686275 197379)
	)
	(_model . Behavioral 4 -1)
)
V 000051 55 3601          1733451363529 Behavioral
(_unit VHDL(controlunit 0 4(behavioral 0 41))
	(_version vf5)
	(_time 1733451363530 2024.12.05 21:16:03)
	(_source(\../src/control_unit.vhd\))
	(_parameters dbg tan)
	(_code 3e306e3b3d693f296b6b2c6439386d393b386b3837)
	(_coverage d)
	(_ent
		(_time 1733451180675)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int instruction 0 0 7(_ent(_in))))
		(_port(_int cntrlsigmux -1 0 8(_ent(_in))))
		(_port(_int rs1_data 0 0 9(_ent(_in))))
		(_port(_int rs2_data 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 11(_array -1((_dto i 4 i 0)))))
		(_port(_int exmem_rd 1 0 11(_ent(_in))))
		(_port(_int exmem_regdata 0 0 12(_ent(_in))))
		(_port(_int memwb_rd 1 0 13(_ent(_in))))
		(_port(_int memwb_regdata 0 0 14(_ent(_in))))
		(_port(_int MemtoReg -1 0 18(_ent(_out))))
		(_port(_int RegWrite -1 0 19(_ent(_out))))
		(_port(_int MemRead -1 0 22(_ent(_out))))
		(_port(_int MemWrite -1 0 23(_ent(_out))))
		(_port(_int Branch -1 0 24(_ent(_out))))
		(_port(_int ALUSrc -1 0 27(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 28(_array -1((_dto i 1 i 0)))))
		(_port(_int ALUOp 2 0 28(_ent(_out))))
		(_port(_int if_flush -1 0 31(_ent(_out))))
		(_port(_int early_branch -1 0 32(_ent(_out))))
		(_port(_int ctrl_disable -1 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 42(_array -1((_dto i 4 i 0)))))
		(_sig(_int rs1_addr 3 0 42(_arch(_uni))))
		(_sig(_int rs2_addr 3 0 43(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 44(_array -1((_dto i 31 i 0)))))
		(_sig(_int rs1_final 4 0 44(_arch(_uni))))
		(_sig(_int rs2_final 4 0 45(_arch(_uni))))
		(_sig(_int branch_taken -1 0 46(_arch(_uni))))
		(_sig(_int is_branch_instruction -1 0 47(_arch(_uni))))
		(_sig(_int int_MemtoReg -1 0 50(_arch(_uni))))
		(_sig(_int int_RegWrite -1 0 50(_arch(_uni))))
		(_sig(_int int_MemRead -1 0 50(_arch(_uni))))
		(_sig(_int int_MemWrite -1 0 50(_arch(_uni))))
		(_sig(_int int_Branch -1 0 50(_arch(_uni))))
		(_sig(_int int_ALUSrc -1 0 50(_arch(_uni))))
		(_sig(_int int_early_branch -1 0 50(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 51(_array -1((_dto i 1 i 0)))))
		(_sig(_int int_ALUOp 5 0 51(_arch(_uni))))
		(_prcs
			(line__54(_arch 0 0 54(_assignment(_alias((rs1_addr)(instruction(d_19_15))))(_trgt(18))(_sens(0(d_19_15))))))
			(line__55(_arch 1 0 55(_assignment(_alias((rs2_addr)(instruction(d_24_20))))(_trgt(19))(_sens(0(d_24_20))))))
			(line__58(_arch 2 0 58(_assignment(_trgt(20))(_sens(2)(4)(5)(6)(7)(18)))))
			(line__63(_arch 3 0 63(_assignment(_trgt(21))(_sens(3)(4)(5)(6)(7)(19)))))
			(line__67(_arch 4 0 67(_prcs(_simple)(_trgt(15)(22)(23)(24)(25)(26)(27)(28)(29)(30)(31))(_sens(0)(20)(21))(_read(22)))))
			(line__163(_arch 5 0 163(_assignment(_trgt(8))(_sens(1)(17)(24)))))
			(line__164(_arch 6 0 164(_assignment(_trgt(9))(_sens(1)(17)(25)))))
			(line__165(_arch 7 0 165(_assignment(_trgt(10))(_sens(1)(17)(26)))))
			(line__166(_arch 8 0 166(_assignment(_trgt(11))(_sens(1)(17)(27)))))
			(line__167(_arch 9 0 167(_assignment(_trgt(12))(_sens(1)(17)(28)))))
			(line__168(_arch 10 0 168(_assignment(_trgt(13))(_sens(1)(17)(29)))))
			(line__169(_arch 11 0 169(_assignment(_trgt(14))(_sens(1)(17)(31)))))
			(line__170(_arch 12 0 170(_assignment(_trgt(16))(_sens(1)(17)(30)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(515)
		(770)
		(131586)
	)
	(_model . Behavioral 13 -1)
)
V 000051 55 2707          1733451363562 Behavioral
(_unit VHDL(ifid 0 7(behavioral 0 26))
	(_version vf5)
	(_time 1733451363563 2024.12.05 21:16:03)
	(_source(\../src/ifid.vhd\))
	(_parameters dbg tan)
	(_code 5d53075e0f0a004b5d5d44070a5b545b595b545b5b)
	(_coverage d)
	(_ent
		(_time 1733451180545)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int rstbar -1 0 10(_ent(_in))))
		(_port(_int ifidwrite -1 0 11(_ent(_in))))
		(_port(_int ifidflush -1 0 12(_ent(_in))))
		(_port(_int branch_taken -1 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 14(_array -1((_dto i 15 i 0)))))
		(_port(_int pcout 0 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 15(_array -1((_dto i 31 i 0)))))
		(_port(_int instruction 1 0 15(_ent(_in))))
		(_port(_int ifidinstructionout 1 0 16(_ent(_out))))
		(_port(_int ifidpcout 0 0 17(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 18(_array -1((_dto i 4 i 0)))))
		(_port(_int rs1_out 2 0 18(_ent(_out))))
		(_port(_int rs2_out 2 0 19(_ent(_out))))
		(_port(_int rd_out 2 0 20(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 27(_array -1((_dto i 31 i 0)))))
		(_sig(_int instruction_reg 3 0 27(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 28(_array -1((_dto i 15 i 0)))))
		(_sig(_int pcout_reg 4 0 28(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 29(_array -1((_dto i 4 i 0)))))
		(_sig(_int rdout_reg 5 0 29(_arch(_uni))))
		(_sig(_int rs1_reg 5 0 30(_arch(_uni))))
		(_sig(_int rs2_reg 5 0 31(_arch(_uni))))
		(_prcs
			(line__36(_arch 0 0 36(_prcs(_simple)(_trgt(12)(13)(14)(15)(16))(_sens(0)(1))(_read(2)(3)(5)(6)))))
			(line__69(_arch 1 0 69(_assignment(_alias((ifidinstructionout)(instruction_reg)))(_trgt(7))(_sens(12)))))
			(line__70(_arch 2 0 70(_assignment(_alias((ifidpcout)(pcout_reg)))(_trgt(8))(_sens(13)))))
			(line__71(_arch 3 0 71(_assignment(_alias((rd_out)(rdout_reg)))(_trgt(11))(_sens(14)))))
			(line__72(_arch 4 0 72(_assignment(_alias((rs1_out)(rs1_reg)))(_trgt(9))(_sens(15)))))
			(line__73(_arch 5 0 73(_assignment(_alias((rs2_out)(rs2_reg)))(_trgt(10))(_sens(16)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018)
		(33686018 2)
		(33686018 2)
		(33686018 2)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018)
		(33686018 2)
		(33686018 2)
		(33686018 2)
	)
	(_model . Behavioral 6 -1)
)
V 000051 55 11375         1733451363585 Behavioral
(_unit VHDL(instruction_memory 0 5(behavioral 0 19))
	(_version vf5)
	(_time 1733451363586 2024.12.05 21:16:03)
	(_source(\../src/instruction_memory_PROGRAM.vhd\))
	(_parameters dbg tan)
	(_code 6d63376d6c3b3a7a6a387f36396b6e6a696b646b3b)
	(_coverage d)
	(_ent
		(_time 1733451180563)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7(_array -1((_dto i 15 i 0)))))
		(_port(_int pc_address 0 0 7(_ent(_in))))
		(_port(_int reset -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int instruction 1 0 9(_ent(_out))))
		(_port(_int debug_clk -1 0 12(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 13(_array -1((_dto i 6 i 0)))))
		(_port(_int debug_addr 2 0 13(_ent(_in))))
		(_port(_int debug_data 1 0 14(_ent(_inout))))
		(_port(_int debug_we -1 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 21(_array -1((_dto i 31 i 0)))))
		(_type(_int memory_array 0 21(_array 3((_to i 0 i 127)))))
		(_sig(_int mem 4 0 22(_arch(_uni((_others(_string \"00000000000000000000000000000000"\)))))))
		(_var(_int address_offset -5 0 33(_prcs 0)))
		(_prcs
			(line__32(_arch 0 0 32(_prcs(_simple)(_trgt(2))(_sens(0))(_mon)(_read(7)))))
			(line__43(_arch 1 0 43(_prcs(_simple)(_trgt(5)(7))(_sens(1)(3)(6))(_mon)(_read(4)(5)))))
		)
		(_subprogram
			(_int is_valid_address 2 0 25(_arch(_func -3 -2)))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext std.standard.BOOLEAN(1 BOOLEAN)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_split (7)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
	)
	(_model . Behavioral 3 -1)
)
V 000044 55 800           1733451363625 rtl
(_unit VHDL(pc4adder 0 6(rtl 0 13))
	(_version vf5)
	(_time 1733451363626 2024.12.05 21:16:03)
	(_source(\../src/pc4adder.vhd\))
	(_parameters dbg tan)
	(_code 9b94c894cac9cb8d9acb8fc1ce9d9e9c999c9b9d98)
	(_coverage d)
	(_ent
		(_time 1733451180513)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int pcout 0 0 8(_ent(_in))))
		(_port(_int pcplus4 0 0 9(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . rtl 1 -1)
)
V 000051 55 981           1733451363642 behavioral
(_unit VHDL(pc_mux 0 4(behavioral 0 13))
	(_version vf5)
	(_time 1733451363643 2024.12.05 21:16:03)
	(_source(\../src/pc_mux.vhd\))
	(_parameters dbg tan)
	(_code aba4f8fcfaffa9bdfeabbef0f2acabada8aefdadff)
	(_coverage d)
	(_ent
		(_time 1733451180482)
	)
	(_object
		(_port(_int branch -1 0 6(_ent(_in))))
		(_port(_int earlybranchcontrolunit -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int pcplus4 0 0 8(_ent(_in))))
		(_port(_int pcplusimm 0 0 8(_ent(_in))))
		(_port(_int pcsource 0 0 9(_ent(_out))))
		(_sig(_int control -1 0 14(_arch(_uni))))
		(_prcs
			(line__17(_arch 0 0 17(_assignment(_trgt(5))(_sens(0)(1)))))
			(line__19(_arch 1 0 19(_assignment(_trgt(4))(_sens(2)(3)(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(16843009 16843009 16843009 16843009)
	)
	(_model . behavioral 2 -1)
)
V 000051 55 20599         1733451363663 behavioral
(_unit VHDL(internal_connections 0 10(behavioral 0 32))
	(_version vf5)
	(_time 1733451363664 2024.12.05 21:16:03)
	(_source(\../src/internalconnections.vhd\))
	(_parameters dbg tan)
	(_code cac4909fce9c9adccfcecbcc8f909acc99cf9cccc9cc9c)
	(_coverage d)
	(_ent
		(_time 1733451180784)
	)
	(_inst pc_mux_inst 0 366(_ent . pc_mux)
		(_port
			((branch)(branchand_jumpbranchselect_to_pc_mux))
			((earlybranchcontrolunit)(controlunit_earlybranch_to_pcmux))
			((pcplus4)(pc4adder_pcplus4_to_pc_mux))
			((pcplusimm)(pcplusimmadder_pcplusimm_to_pc_mux))
			((pcsource)(pc_mux_pcsource_to_pc))
		)
	)
	(_inst pc_4_adder_instance 0 377(_ent . pc4adder)
		(_port
			((pcout)(pc_pcout_to_pc4adder))
			((pcplus4)(pc4adder_pcplus4_to_pc_mux))
		)
	)
	(_inst pc_instance 0 386(_ent . program_counter)
		(_port
			((clk)(clock))
			((reset)(resetbar))
			((pcwrite)(hazardunit_pcwrite_to_pc))
			((pcsource)(pc_mux_pcsource_to_pc))
			((pcout)(pc_pcout_to_instruction_memory))
		)
	)
	(_inst instruction_memory_inst 0 404(_ent . instruction_memory)
		(_port
			((pc_address)(pc_pcout_to_instruction_memory))
			((reset)(resetbar))
			((instruction)(instruction_memory_instruction_to_ifid))
			((debug_clk)(debug_clk))
			((debug_addr)(debug_addr))
			((debug_data)(debug_data))
			((debug_we)(im_enable))
		)
	)
	(_inst ifid_instance 0 418(_ent . ifid)
		(_port
			((clk)(clock))
			((rstbar)(resetbar))
			((ifidwrite)(hazardunit_ifidwrite_to_ifid))
			((ifidflush)(controlunit_ifflush_to_ifid))
			((branch_taken)(branchand_jumpbranchselect_to_pc_mux))
			((pcout)(pc_pcout_to_ifid))
			((instruction)(instruction_memory_instruction_to_ifid))
			((ifidinstructionout)(ifid_instruction_to_OUT))
			((ifidpcout)(ifid_pcout_to_OUT))
			((rs1_out)(ifid_rs1_to_register))
			((rs2_out)(ifid_rs2_to_register))
			((rd_out)(ifid_rd_to_idex))
		)
	)
	(_inst imm_gen_inst 0 447(_ent . ImmGen)
		(_port
			((instruction)(ifid_instruction_to_immediategen))
			((pcadderimm)(immediategen_immediate_to_pcimmadder))
			((immediate)(immediategen_immediate_to_idex))
		)
	)
	(_inst pcimmadder_inst 0 460(_ent . pcimmadder)
		(_port
			((pc)(ifid_pcout_to_pcimmadder))
			((immediate)(immediategen_immediate_to_pcimmadder))
			((pcplusimm)(pcplusimmadder_pcplusimm_to_pc_mux))
		)
	)
	(_inst REGFILE_INST 0 470(_ent . regfile)
		(_port
			((resetbar)(resetbar))
			((regwrite)(memwb_regwrite_to_registers))
			((readregister1)(ifid_rs1_to_register))
			((readregister2)(ifid_rs2_to_register))
			((writeregisteraddress)(memwb_rd_to_out))
			((writedata)(writebackmux_writedata_to_registers))
			((readdata1)(registers_reg1out_to_idex))
			((readdata2)(registers_reg2out_to_idex))
			((debug_clk)(debug_clk))
			((debug_address)(debug_addr(d_4_0)))
			((debug_read_enable)(rf_enable))
			((debug_data)(rf_data_out))
		)
	)
	(_inst CONTROLUNIT_INST 0 495(_ent . ControlUnit)
		(_port
			((instruction)(ifid_instruction_to_OUT))
			((cntrlsigmux)(hazardunit_cntrlsigmux_to_controlunit))
			((rs1_data)(registers_reg1out_to_controlunit))
			((rs2_data)(registers_reg2out_to_controlunit))
			((exmem_rd)(exmem_rd_to_memwb))
			((exmem_regdata)(exmem_result_to_datamem))
			((memwb_rd)(memwb_rd_to_out))
			((memwb_regdata)(writebackmux_writedata_to_registers))
			((MemtoReg)(controlunit_memtoreg_to_idex))
			((RegWrite)(controlunit_regwrite_to_idex))
			((MemRead)(controlunit_memread_to_idex))
			((MemWrite)(controlunit_memwrite_to_idex))
			((Branch)(controlunit_branch_to_idex))
			((ALUSrc)(controlunit_alusource_to_idex))
			((ALUOp)(contolunit_aluop_to_idex))
			((if_flush)(controlunit_ifflush_to_ifid))
			((early_branch)(controlunit_earlybranch_to_pcmux))
			((ctrl_disable)(hazardunit_controldisable_to_controlunit))
		)
	)
	(_inst HAZARD_UNIT_INST 0 525(_ent . hazard_unit)
		(_port
			((idexmemread)(idex_memread_to_exmem))
			((idexrd)(idex_rd_to_exmem))
			((instruction)(ifid_instruction_to_OUT))
			((cntrlsigmux)(hazardunit_controlsigmux_to_controlunit))
			((pcwriteenable)(hazardunit_pcwrite_to_pc))
			((ifidwriteenable)(hazardunit_ifidwrite_to_ifid))
			((ctrl_disable)(hazardunit_controldisable_to_controlunit))
		)
	)
	(_inst IDEX_INST 0 538(_ent . idex)
		(_port
			((clk)(clock))
			((rstbar)(resetbar))
			((pcin)(ifid_pcout_to_pcimmadder))
			((instructionin)(ifid_instruction_to_OUT))
			((instructionout)(idex_instruction_to_alucontrol))
			((readdata1in)(registers_reg1out_to_idex))
			((readdata2in)(registers_reg2out_to_idex))
			((immediatein)(immediategen_immediate_to_idex))
			((immediateout)(idex_immediate_to_alusrcmuxb))
			((pcout)(idex_pcout_to_alu))
			((readdata1out)(idex_rs1_to_forwardingmuxa))
			((readdata2out)(idex_rs2_to_forwardingmuxb))
			((MemtoRegin)(controlunit_memtoreg_to_idex))
			((RegWritein)(controlunit_regwrite_to_idex))
			((MemReadin)(controlunit_memread_to_idex))
			((MemWritein)(controlunit_memwrite_to_idex))
			((Branchin)(controlunit_branch_to_idex))
			((ALUSrcin)(controlunit_alusource_to_idex))
			((ALUOpin)(contolunit_aluop_to_idex))
			((MemtoRegout)(idex_memtoreg_to_exmem))
			((RegWriteout)(idex_regwrite_to_exmem))
			((MemReadout)(idex_memread_to_exmem))
			((MemWriteout)(idex_memwrite_to_exmem))
			((Branchout)(idex_branch_to_exmem))
			((ALUSrc)(idex_alusrcb_to_alusrcmuxb))
			((ALUOp)(idex_aluop_to_alucontrol))
			((rs1in)(ifid_rs1_to_register))
			((rs2in)(ifid_rs2_to_register))
			((rdin)(ifid_rd_to_idex))
			((rs1out)(idex_rs1_to_forwardingunit))
			((rs2out)(idex_rs2_to_forwardingunit))
			((rdout)(idex_rd_to_exmem))
		)
	)
	(_inst ALU_CONTROL_INST 0 597(_ent . alucontrol)
		(_port
			((instruction)(idex_instruction_to_alucontrol))
			((aluop)(idex_aluop_to_alucontrol))
			((aluoperation)(alucontrol_aluop_to_alu))
		)
	)
	(_inst ALU_INST 0 608(_ent . ALU)
		(_port
			((input_0)(forwardingmuxa_rs1_to_alu))
			((input_1)(alusrcmuxB_rs2_to_alu))
			((pc)(idex_pcout_to_alu))
			((operation)(alucontrol_aluop_to_alu))
			((ALU_output)(alu_result_to_exmem))
			((zero_flag)(alu_zeroresult_to_exmem))
			((JALorBRANCH)(alu_JALorBRANCH_to_exmem))
		)
	)
	(_inst FORWARDING_MUX_A_INST 0 623(_ent . forwardingMuxA)
		(_port
			((rs1)(idex_rs1_to_forwardingmuxa))
			((forwardedrs1exmem)(exmem_result_to_datamem))
			((forwardedrs1memwb)(writebackmux_writedata_to_registers))
			((forwardAmuxcntrl)(forwardingunit_Amuxcntrl_to_forrwardingmuxA))
			((MuxOutput)(forwardingmuxA_rs1_to_ALU))
		)
	)
	(_inst FORWARDING_MUX_B_INST 0 635(_ent . forwardingMuxB)
		(_port
			((rs2)(idex_rs2_to_forwardingmuxb))
			((forwardedrs2exmem)(exmem_result_to_datamem))
			((forwardedrs2memwb)(writebackmux_writedata_to_registers))
			((forwardBmuxcntrl)(forwardingunit_Bmuxcntrl_to_forrwardingmuxB))
			((MuxOutput)(forwardingmuxB_rs2_to_alusrcmuxB))
		)
	)
	(_inst ALU_SRC_MUX_B_INST 0 648(_ent . ALUSrcMuxB)
		(_port
			((ReadRegister2)(forwardingmuxb_rs2_to_alusrcmuxb))
			((ReadImmediate)(idex_immediate_to_alusrcmuxb))
			((ALUSrcBControl)(idex_alusrcb_to_alusrcmuxb))
			((MuxOutput)(alusrcmuxB_rs2_to_alu))
		)
	)
	(_inst EXMEM_INST 0 660(_ent . exmem)
		(_port
			((clk)(clock))
			((resetbar)(resetbar))
			((aluzeroin)(alu_zeroresult_to_exmem))
			((aluresultin)(alu_result_to_exmem))
			((readdata2in)(forwardingmuxB_rs2_to_alusrcmuxB))
			((aluzeroout)(exmem_zero_to_branchand))
			((aluresultout)(exmem_result_to_datamem))
			((readdata2out)(exmem_src2_to_datamem))
			((MemtoRegin)(idex_memtoreg_to_exmem))
			((RegWritein)(idex_regwrite_to_exmem))
			((MemReadin)(idex_memread_to_exmem))
			((MemWritein)(idex_memwrite_to_exmem))
			((Branchin)(idex_branch_to_exmem))
			((JALorBRANCH)(alu_JALorBRANCH_to_exmem))
			((MemtoRegout)(exmem_memtoreg_to_memwb))
			((RegWriteout)(exmem_regwrite_to_memwb))
			((MemRead)(exmem_memread_to_datamem))
			((MemWrite)(exmem_memwrite_to_datamem))
			((Branch)(exmem_branch_to_branchand))
			((rdin)(idex_rd_to_exmem))
			((rdout)(exmem_rd_to_memwb))
		)
	)
	(_inst FORWARDING_UNIT_INST 0 699(_ent . ForwardingUnit)
		(_port
			((exmemregwritecntrl)(exmem_regwrite_to_memwb))
			((memwbregwritecntrl)(memwb_regwrite_to_registers))
			((exmemrd)(exmem_rd_to_memwb))
			((memwbrd)(memwb_rd_to_out))
			((idexrs1)(idex_rs1_to_forwardingunit))
			((idexrs2)(idex_rs2_to_forwardingunit))
			((forwardAmuxcntrl)(forwardingunit_Amuxcntrl_to_forrwardingmuxA))
			((forwardBmuxcntrl)(forwardingunit_Bmuxcntrl_to_forrwardingmuxB))
		)
	)
	(_inst DATA_MEMORY_INST 0 721(_ent . data_memory)
		(_port
			((clk)(clock))
			((reset)(resetbar))
			((memwrite)(exmem_memwrite_to_datamem))
			((memread)(exmem_memread_to_datamem))
			((address)(exmem_result_to_datamem))
			((writedata)(exmem_src2_to_datamem))
			((readdata)(datamem_readdata_to_memwb))
			((debug_clk)(debug_clk))
			((debug_address)(debug_addr))
			((debug_read_enable)(dm_enable))
			((debug_data)(dm_data_out))
		)
	)
	(_inst BRANCH_AND_INST 0 739(_ent . BranchAND)
		(_port
			((ALUZero)(exmem_zero_to_branchand))
			((ControlBranch)(exmem_branch_to_branchand))
			((BranchResponse)(branchand_jumpbranchselect_to_pc_mux))
		)
	)
	(_inst MEMWB_INST 0 758(_ent . memwb)
		(_port
			((clk)(clock))
			((resetbar)(resetbar))
			((readdata2in)(datamem_readdata_to_memwb))
			((aluresultin)(exmem_result_to_datamem))
			((readdata2out)(memwb_readdata_to_writebackmux))
			((aluresultout)(memwb_aluresult_to_writebackmux))
			((MemtoRegin)(exmem_memtoreg_to_memwb))
			((RegWritein)(exmem_regwrite_to_memwb))
			((MemtoReg)(memwb_memtoreg_to_wbmux))
			((RegWrite)(memwb_regwrite_to_registers))
			((rdin)(exmem_rd_to_memwb))
			((rdout)(memwb_rd_to_out))
		)
	)
	(_inst WRITEBACK_MUX_INST 0 784(_ent . writebackmux)
		(_port
			((memtoregcontrol)(memwb_memtoreg_to_wbmux))
			((read_data)(memwb_readdata_to_writebackmux))
			((aluresult)(memwb_aluresult_to_writebackmux))
			((writebackdata)(writebackmux_writedata_to_registers))
		)
	)
	(_object
		(_port(_int clock -1 0 13(_ent(_in))))
		(_port(_int resetbar -1 0 14(_ent(_in))))
		(_port(_int debug_clk -1 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 18(_array -1((_dto i 6 i 0)))))
		(_port(_int debug_addr 0 0 18(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 19(_array -1((_dto i 31 i 0)))))
		(_port(_int debug_data 1 0 19(_ent(_inout))))
		(_port(_int rf_enable -1 0 22(_ent(_in))))
		(_port(_int im_enable -1 0 23(_ent(_in))))
		(_port(_int dm_enable -1 0 24(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 36(_array -1((_dto i 1 i 0)))))
		(_sig(_int mem_select 2 0 36(_arch(_uni))))
		(_sig(_int rw_enable -1 0 37(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 47(_array -1((_dto i 31 i 0)))))
		(_sig(_int IM_debug_instruction 3 0 47(_arch(_uni))))
		(_sig(_int RF_debug_data_out 3 0 48(_arch(_uni))))
		(_sig(_int DM_debug_data_out 3 0 49(_arch(_uni))))
		(_sig(_int IM_debug_we -1 0 52(_arch(_uni))))
		(_sig(_int RF_debug_read_enable -1 0 53(_arch(_uni))))
		(_sig(_int DM_debug_read_enable -1 0 54(_arch(_uni))))
		(_sig(_int rf_data_out 3 0 59(_arch(_uni))))
		(_sig(_int dm_data_out 3 0 60(_arch(_uni))))
		(_sig(_int branchand_jumpbranchselect_to_pc_mux -1 0 75(_arch(_uni))))
		(_sig(_int controlunit_earlybranchcontrol_to_pc_mux -1 0 76(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 77(_array -1((_dto i 15 i 0)))))
		(_sig(_int pc4adder_pcplus4_to_pc_mux 4 0 77(_arch(_uni))))
		(_sig(_int pcplusimmadder_pcplusimm_to_pc_mux 4 0 78(_arch(_uni))))
		(_sig(_int controlunit_branch_to_idex -1 0 79(_arch(_uni))))
		(_sig(_int controlunit_earlybranch_to_pcmux -1 0 80(_arch(_uni))))
		(_sig(_int pc_pcout_to_pc4adder 4 0 84(_arch(_uni))))
		(_sig(_int pc_mux_pcsource_to_pc 4 0 87(_arch(_uni))))
		(_sig(_int hazardunit_pcwrite_to_pc -1 0 88(_arch(_uni))))
		(_sig(_int pc_pcout_to_instruction_memory 4 0 93(_arch(_uni))))
		(_sig(_int instruction_memory_instruction_to_ifid 3 0 98(_arch(_uni))))
		(_sig(_int pc_pcout_to_ifid 4 0 99(_arch(_uni))))
		(_sig(_int hazardunit_ifidwrite_to_ifid -1 0 100(_arch(_uni))))
		(_sig(_int controlunit_ifidflush_to_ifid -1 0 101(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 102(_array -1((_dto i 4 i 0)))))
		(_sig(_int ifid_rs1_to_register 5 0 102(_arch(_uni))))
		(_sig(_int ifid_rs2_to_register 5 0 103(_arch(_uni))))
		(_sig(_int ifid_rd_to_idex 5 0 104(_arch(_uni))))
		(_sig(_int ifid_instruction_to_OUT 3 0 105(_arch(_uni))))
		(_sig(_int ifid_pcout_to_OUT 4 0 106(_arch(_uni))))
		(_sig(_int ifid_instruction_to_immediategen 3 0 115(_arch(_uni))))
		(_sig(_int immediategen_immediate_to_pcimmadder 3 0 119(_arch(_uni))))
		(_sig(_int ifid_pcout_to_pcimmadder 4 0 120(_arch(_uni))))
		(_sig(_int immediategen_immediate_to_idex 3 0 125(_arch(_uni))))
		(_sig(_int memwb_regwrite_to_registers -1 0 128(_arch(_uni))))
		(_sig(_int ifid_rs1_to_registers 5 0 129(_arch(_uni))))
		(_sig(_int ifid_rs2_to_registers 5 0 130(_arch(_uni))))
		(_sig(_int memwb_regselect_to_registers 5 0 131(_arch(_uni))))
		(_sig(_int writebackmux_writedata_to_registers 3 0 132(_arch(_uni))))
		(_sig(_int registers_reg1out_to_idex 3 0 133(_arch(_uni))))
		(_sig(_int registers_reg2out_to_idex 3 0 134(_arch(_uni))))
		(_sig(_int hazardunit_controldisable_to_controlunit -1 0 137(_arch(_uni))))
		(_sig(_int ifid_instruction_to_controlunit 3 0 138(_arch(_uni))))
		(_sig(_int hazardunit_cntrlsigmux_to_controlunit -1 0 139(_arch(_uni))))
		(_sig(_int registers_reg1out_to_controlunit 3 0 140(_arch(_uni))))
		(_sig(_int registers_reg2out_to_controlunit 3 0 141(_arch(_uni))))
		(_sig(_int controlunit_memtoreg_to_idex -1 0 142(_arch(_uni))))
		(_sig(_int controlunit_regwrite_to_idex -1 0 143(_arch(_uni))))
		(_sig(_int controlunit_memread_to_idex -1 0 144(_arch(_uni))))
		(_sig(_int controlunit_memwrite_to_idex -1 0 145(_arch(_uni))))
		(_sig(_int controlunit_earlybranchSOURCE_to_pcmux -1 0 146(_arch(_uni))))
		(_sig(_int controlunit_alusource_to_idex -1 0 147(_arch(_uni))))
		(_sig(_int contolunit_aluop_to_idex 2 0 148(_arch(_uni))))
		(_sig(_int controlunit_ifflush_to_ifid -1 0 149(_arch(_uni))))
		(_sig(_int idex_memread_to_hazardunit -1 0 155(_arch(_uni))))
		(_sig(_int idex_rd_to_hazardunit 5 0 157(_arch(_uni))))
		(_sig(_int idex_instruction_to_hazardunit 3 0 158(_arch(_uni))))
		(_sig(_int hazardunit_controlsigmux_to_controlunit -1 0 159(_arch(_uni))))
		(_sig(_int hazardunit_write_to_ifid -1 0 161(_arch(_uni))))
		(_sig(_int READDATA1_TO_IDEX 3 0 168(_arch(_uni))))
		(_sig(_int READDATA2_TO_IDEX 3 0 169(_arch(_uni))))
		(_sig(_int IMMEDIATE_TO_IDEX 3 0 170(_arch(_uni))))
		(_sig(_int MAKETHISSIGNALIMMEDIATE_FROM_IDEX 3 0 171(_arch(_uni))))
		(_sig(_int READDATA1_FROM_IDEX 3 0 173(_arch(_uni))))
		(_sig(_int READDATA2_FROM_IDEX 3 0 174(_arch(_uni))))
		(_sig(_int MEMTOREG_TO_IDEX -1 0 177(_arch(_uni))))
		(_sig(_int REGWRITE_TO_IDEX -1 0 178(_arch(_uni))))
		(_sig(_int idex_memtoreg_to_exmem -1 0 179(_arch(_uni))))
		(_sig(_int idex_regwrite_to_exmem -1 0 180(_arch(_uni))))
		(_sig(_int MEMREAD_TO_IDEX -1 0 183(_arch(_uni))))
		(_sig(_int MEMWRITE_TO_IDEX -1 0 184(_arch(_uni))))
		(_sig(_int BRANCH_TO_IDEX -1 0 185(_arch(_uni))))
		(_sig(_int idex_memread_to_exmem -1 0 186(_arch(_uni))))
		(_sig(_int idex_memwrite_to_exmem -1 0 187(_arch(_uni))))
		(_sig(_int idex_branch_to_exmem -1 0 188(_arch(_uni))))
		(_sig(_int ALUSRC_TO_IDEX -1 0 191(_arch(_uni))))
		(_sig(_int ALUOP_TO_IDEX 2 0 192(_arch(_uni))))
		(_sig(_int idex_alusrcb_to_alusrcmuxb -1 0 193(_arch(_uni))))
		(_sig(_int ALUOP_FROM_IDEX 2 0 194(_arch(_uni))))
		(_sig(_int RS1_TO_IDEX 5 0 197(_arch(_uni))))
		(_sig(_int RS2_TO_IDEX 5 0 198(_arch(_uni))))
		(_sig(_int RD_TO_IDEX 5 0 199(_arch(_uni))))
		(_sig(_int idex_rs1_to_forwardingunit 5 0 200(_arch(_uni))))
		(_sig(_int idex_rs2_to_forwardingunit 5 0 201(_arch(_uni))))
		(_sig(_int idex_rd_to_exmem 5 0 202(_arch(_uni))))
		(_sig(_int idex_instruction_to_alucontrol 3 0 212(_arch(_uni))))
		(_sig(_int idex_aluop_to_alucontrol 2 0 213(_arch(_uni))))
		(_sig(_int alucontrol_aluop_to_alu 5 0 214(_arch(_uni))))
		(_sig(_int idex_pcout_to_alu 4 0 227(_arch(_uni))))
		(_sig(_int idex_rs1_to_forwardingmuxa 3 0 232(_arch(_uni))))
		(_sig(_int exmem_rs_to_forwardingmuxa 3 0 233(_arch(_uni))))
		(_sig(_int memwb_rs_to_forwardingmuxa 3 0 234(_arch(_uni))))
		(_sig(_int forwardingunit_Amuxcntrl_to_forrwardingmuxA 2 0 235(_arch(_uni))))
		(_sig(_int forwardingmuxA_rs1_to_ALU 3 0 236(_arch(_uni))))
		(_sig(_int idex_rs2_to_forwardingmuxb 3 0 241(_arch(_uni))))
		(_sig(_int exmem_rs_to_forwardingmuxb 3 0 242(_arch(_uni))))
		(_sig(_int memwb_rs_to_forwardingmuxb 3 0 243(_arch(_uni))))
		(_sig(_int forwardingunit_Bmuxcntrl_to_forrwardingmuxB 2 0 244(_arch(_uni))))
		(_sig(_int forwardingmuxb_rs2_to_alusrcmuxb 3 0 251(_arch(_uni))))
		(_sig(_int idex_immediate_to_alusrcmuxb 3 0 252(_arch(_uni))))
		(_sig(_int ALU_SRC_B_CONTROL -1 0 253(_arch(_uni))))
		(_sig(_int alusrcmuxB_rs2_to_alu 3 0 254(_arch(_uni))))
		(_sig(_int PC_PLUS_IMM_TO_EXMEM 4 0 262(_arch(_uni))))
		(_sig(_int alu_zeroresult_to_exmem -1 0 263(_arch(_uni))))
		(_sig(_int alu_JALorBRANCH_to_exmem -1 0 264(_arch(_uni))))
		(_sig(_int alu_result_to_exmem 3 0 265(_arch(_uni))))
		(_sig(_int alusrcmuxb_source2_to_exmem 3 0 266(_arch(_uni))))
		(_sig(_int BRANCH_JUMP_ADDR_FROM_EXMEM 4 0 267(_arch(_uni))))
		(_sig(_int exmem_zero_to_branchand -1 0 268(_arch(_uni))))
		(_sig(_int exmem_result_to_datamem 3 0 269(_arch(_uni))))
		(_sig(_int exmem_src2_to_datamem 3 0 270(_arch(_uni))))
		(_sig(_int exmem_memtoreg_to_memwb -1 0 276(_arch(_uni))))
		(_sig(_int exmem_regwrite_to_memwb -1 0 277(_arch(_uni))))
		(_sig(_int exmem_memread_to_datamem -1 0 283(_arch(_uni))))
		(_sig(_int exmem_memwrite_to_datamem -1 0 284(_arch(_uni))))
		(_sig(_int exmem_branch_to_branchand -1 0 285(_arch(_uni))))
		(_sig(_int exmem_rd_to_memwb 5 0 289(_arch(_uni))))
		(_sig(_int MEMWRITE_TO_DATA_MEMORY -1 0 306(_arch(_uni))))
		(_sig(_int MEMREAD_TO_DATA_MEMORY -1 0 307(_arch(_uni))))
		(_sig(_int ADDRESS_TO_DATA_MEMORY 3 0 308(_arch(_uni))))
		(_sig(_int WRITEDATA_TO_DATA_MEMORY 3 0 309(_arch(_uni))))
		(_sig(_int datamem_readdata_to_memwb 3 0 310(_arch(_uni))))
		(_sig(_int READDATA2_TO_MEMWB 3 0 326(_arch(_uni))))
		(_sig(_int ALURESULT_TO_MEMWB 3 0 327(_arch(_uni))))
		(_sig(_int memwb_readdata_to_writebackmux 3 0 328(_arch(_uni))))
		(_sig(_int memwb_aluresult_to_writebackmux 3 0 329(_arch(_uni))))
		(_sig(_int MEMTOREG_TO_MEMWB -1 0 332(_arch(_uni))))
		(_sig(_int REGWRITE_TO_MEMWB -1 0 333(_arch(_uni))))
		(_sig(_int memwb_memtoreg_to_wbmux -1 0 334(_arch(_uni))))
		(_sig(_int REGWRITE_FROM_MEMWB -1 0 335(_arch(_uni))))
		(_sig(_int RD_TO_MEMWB 5 0 338(_arch(_uni))))
		(_sig(_int memwb_rd_to_out 5 0 339(_arch(_uni))))
		(_prcs
			(line__399(_arch 0 0 399(_assignment(_alias((pc_pcout_to_ifid)(pc_pcout_to_instruction_memory)))(_trgt(29))(_sens(27)))))
			(line__400(_arch 1 0 400(_assignment(_alias((pc_pcout_to_pc4adder)(pc_pcout_to_instruction_memory)))(_trgt(24))(_sens(27)))))
			(line__438(_arch 2 0 438(_assignment(_alias((ifid_pcout_to_pcimmadder)(ifid_pcout_to_OUT)))(_trgt(39))(_sens(36)))))
			(line__445(_arch 3 0 445(_assignment(_alias((ifid_instruction_to_immediategen)(ifid_instruction_to_OUT)))(_trgt(37))(_sens(35)))))
			(line__458(_arch 4 0 458(_assignment(_alias((ifid_pcout_to_pcimmadder)(ifid_pcout_to_OUT)))(_trgt(39))(_sens(36)))))
			(line__490(_arch 5 0 490(_assignment(_alias((registers_reg1out_to_controlunit)(registers_reg1out_to_idex)))(_trgt(51))(_sens(46)))))
			(line__491(_arch 6 0 491(_assignment(_alias((registers_reg2out_to_controlunit)(registers_reg2out_to_idex)))(_trgt(52))(_sens(47)))))
			(line__656(_arch 7 0 656(_assignment(_alias((alusrcmuxb_source2_to_exmem)(alusrcmuxB_rs2_to_alu)))(_trgt(113))(_sens(108)))))
			(line__797(_arch 8 0 797(_prcs(_simple)(_trgt(4))(_sens(1)(2)(5)(7))(_read(16)(17)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(.(types_pkg))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
	)
	(_model . behavioral 9 -1)
)
V 000049 55 4959          1733451363692 behavior
(_unit VHDL(ricsvcore_tb 0 8(behavior 0 11))
	(_version vf5)
	(_time 1733451363693 2024.12.05 21:16:03)
	(_source(\../src/RISCV_TB_PROGRAM&REQUEST.vhd\))
	(_parameters dbg tan)
	(_code dad58b88828d8dcd8d89cc8088dc8cddd8dcdfdf8c)
	(_coverage d)
	(_ent
		(_time 1733451180799)
	)
	(_comp
		(RICSVCORE
			(_object
				(_port(_int clock -1 0 14(_ent (_in))))
				(_port(_int resetbar -1 0 15(_ent (_in))))
				(_port(_int debug_clk -1 0 16(_ent (_in))))
				(_port(_int debug_addr 0 0 17(_ent (_in))))
				(_port(_int debug_data 1 0 18(_ent (_inout))))
				(_port(_int rf_enable -1 0 19(_ent (_in))))
				(_port(_int im_enable -1 0 20(_ent (_in))))
				(_port(_int dm_enable -1 0 21(_ent (_in))))
			)
		)
	)
	(_inst uut 0 83(_comp RICSVCORE)
		(_port
			((clock)(clk))
			((resetbar)(rst))
			((debug_clk)(debug_clk))
			((debug_addr)(debug_addr))
			((debug_data)(debug_data))
			((rf_enable)(rf_enable))
			((im_enable)(im_enable))
			((dm_enable)(dm_enable))
		)
		(_use(_ent . RICSVCORE)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 17(_array -1((_dto i 6 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 18(_array -1((_dto i 31 i 0)))))
		(_cnst(_int CLK_PERIOD -2 0 26(_arch((ns 4621819117588971520)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 30(_array -1((_dto i 31 i 0)))))
		(_type(_int instruction_array 0 30(_array 2((_to i 0 i 22)))))
		(_cnst(_int INSTRUCTION_BUFFER 3 0 32(_arch((0(_string \"00000000000000000000000000000000"\))(1(_string \"00000010111100000000010100010011"\))(2(_string \"00000000010100000000010110010011"\))(3(_string \"00000000000000000000011000010011"\))(4(_string \"00000000000001010000011010010011"\))(5(_string \"00000010101101101100000001100011"\))(6(_string \"01000000101101101000011010110011"\))(7(_string \"00000000000101100000011000010011"\))(8(_string \"11111111010111111111000001101111"\))(9(_string \"00000000000000000000000000000000"\))(10(_string \"00000000000000000000000000000000"\))(11(_string \"00000000000000000000000000000000"\))(12(_string \"00000000000000000000000000000000"\))(13(_string \"00000000000000000000000000000000"\))(14(_string \"00000000000000000000000000000000"\))(15(_string \"00000000000000000000000000000000"\))(16(_string \"00000000000000000000000000000000"\))(17(_string \"00000000000000000000000000000000"\))(18(_string \"00000000000000000000000000000000"\))(19(_string \"00000000000000000000000000000000"\))(20(_string \"00000000000000000000000000000000"\))(21(_string \"00000000000000000000000000000000"\))(22(_string \"00000000000000000000000000000000"\))))))
		(_sig(_int clk -1 0 65(_arch(_uni((i 2))))))
		(_sig(_int rst -1 0 66(_arch(_uni((i 2))))))
		(_sig(_int debug_clk -1 0 67(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~134 0 68(_array -1((_dto i 6 i 0)))))
		(_sig(_int debug_addr 4 0 68(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 69(_array -1((_dto i 31 i 0)))))
		(_sig(_int debug_data 5 0 69(_arch(_uni((_others(i 4)))))))
		(_sig(_int rf_enable -1 0 70(_arch(_uni((i 2))))))
		(_sig(_int im_enable -1 0 71(_arch(_uni((i 2))))))
		(_sig(_int dm_enable -1 0 72(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 75(_array -1((_dto i 31 i 0)))))
		(_type(_int reg_file_array 0 75(_array 6((_to i 0 i 31)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 76(_array -1((_dto i 31 i 0)))))
		(_type(_int data_mem_array 0 76(_array 8((_to i 0 i 127)))))
		(_sig(_int reg_file_contents 7 0 78(_arch(_uni))))
		(_sig(_int data_mem_contents 9 0 79(_arch(_uni))))
		(_prcs
			(main_sim(_arch 0 0 96(_prcs(_wait_for)(_trgt(0)(1)(2)(3)(4)(5)(6)(7)(8)(9(127))(9)(9(0)))(_mon)(_read(4)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
		(_type(_ext std.standard.NATURAL(1 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_split (8)(9)
	)
	(_use(ieee(std_logic_1164))(std(standard))(.(types_pkg))(ieee(NUMERIC_STD)))
	(_static
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(0 0 0 0 0 0 0 0)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(1970104659 1769234796 1713401455 1936289385 6579560)
	)
	(_model . behavior 1 -1)
)
