--------------------------------------------------------------------------------
Release 14.3 Trace  (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

/home/haein/14.3/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 2 -n
3 -fastpaths -xml telescope.twx telescope.ncd -o telescope.twr telescope.pcf

Design file:              telescope.ncd
Physical constraint file: telescope.pcf
Device,package,speed:     xc5vlx50,ff676,-2 (PRODUCTION 1.73 2012-10-12, STEPPING level 0)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: NET "clk25MHz1" PERIOD = 40 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1289 paths analyzed, 350 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  10.000ns.
--------------------------------------------------------------------------------

Paths for end point prescaler_9 (SLICE_X51Y35.SR), 15 paths
--------------------------------------------------------------------------------
Slack (setup path):     36.901ns (requirement - (data path - clock path skew + uncertainty))
  Source:               prescaler_14 (FF)
  Destination:          prescaler_9 (FF)
  Requirement:          40.000ns
  Data Path Delay:      3.052ns (Levels of Logic = 2)
  Clock Path Skew:      -0.012ns (0.121 - 0.133)
  Source Clock:         clk25MHz rising at 0.000ns
  Destination Clock:    clk25MHz rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: prescaler_14 to prescaler_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y36.CQ      Tcko                  0.375   prescaler<14>
                                                       prescaler_14
    SLICE_X49Y35.B1      net (fanout=2)        0.856   prescaler<14>
    SLICE_X49Y35.B       Tilo                  0.086   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/gand_dly1<3>
                                                       slowClocker_cmp_eq000039
    SLICE_X48Y37.D5      net (fanout=1)        0.345   slowClocker_cmp_eq000039
    SLICE_X48Y37.D       Tilo                  0.086   slowClocker<9>
                                                       slowClocker_cmp_eq000064
    SLICE_X51Y35.SR      net (fanout=8)        0.856   slowClocker_cmp_eq0000
    SLICE_X51Y35.CLK     Tsrck                 0.448   prescaler<11>
                                                       prescaler_9
    -------------------------------------------------  ---------------------------
    Total                                      3.052ns (0.995ns logic, 2.057ns route)
                                                       (32.6% logic, 67.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     36.956ns (requirement - (data path - clock path skew + uncertainty))
  Source:               prescaler_7 (FF)
  Destination:          prescaler_9 (FF)
  Requirement:          40.000ns
  Data Path Delay:      3.003ns (Levels of Logic = 2)
  Clock Path Skew:      -0.006ns (0.121 - 0.127)
  Source Clock:         clk25MHz rising at 0.000ns
  Destination Clock:    clk25MHz rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: prescaler_7 to prescaler_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y34.DQ      Tcko                  0.375   prescaler<7>
                                                       prescaler_7
    SLICE_X50Y35.D1      net (fanout=2)        0.754   prescaler<7>
    SLICE_X50Y35.D       Tilo                  0.086   slowClocker_cmp_eq000010
                                                       slowClocker_cmp_eq000010
    SLICE_X48Y37.D6      net (fanout=1)        0.398   slowClocker_cmp_eq000010
    SLICE_X48Y37.D       Tilo                  0.086   slowClocker<9>
                                                       slowClocker_cmp_eq000064
    SLICE_X51Y35.SR      net (fanout=8)        0.856   slowClocker_cmp_eq0000
    SLICE_X51Y35.CLK     Tsrck                 0.448   prescaler<11>
                                                       prescaler_9
    -------------------------------------------------  ---------------------------
    Total                                      3.003ns (0.995ns logic, 2.008ns route)
                                                       (33.1% logic, 66.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     37.119ns (requirement - (data path - clock path skew + uncertainty))
  Source:               prescaler_1 (FF)
  Destination:          prescaler_9 (FF)
  Requirement:          40.000ns
  Data Path Delay:      2.844ns (Levels of Logic = 2)
  Clock Path Skew:      -0.002ns (0.121 - 0.123)
  Source Clock:         clk25MHz rising at 0.000ns
  Destination Clock:    clk25MHz rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: prescaler_1 to prescaler_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y33.BQ      Tcko                  0.375   prescaler<3>
                                                       prescaler_1
    SLICE_X50Y35.D4      net (fanout=2)        0.595   prescaler<1>
    SLICE_X50Y35.D       Tilo                  0.086   slowClocker_cmp_eq000010
                                                       slowClocker_cmp_eq000010
    SLICE_X48Y37.D6      net (fanout=1)        0.398   slowClocker_cmp_eq000010
    SLICE_X48Y37.D       Tilo                  0.086   slowClocker<9>
                                                       slowClocker_cmp_eq000064
    SLICE_X51Y35.SR      net (fanout=8)        0.856   slowClocker_cmp_eq0000
    SLICE_X51Y35.CLK     Tsrck                 0.448   prescaler<11>
                                                       prescaler_9
    -------------------------------------------------  ---------------------------
    Total                                      2.844ns (0.995ns logic, 1.849ns route)
                                                       (35.0% logic, 65.0% route)

--------------------------------------------------------------------------------

Paths for end point prescaler_10 (SLICE_X51Y35.SR), 15 paths
--------------------------------------------------------------------------------
Slack (setup path):     36.902ns (requirement - (data path - clock path skew + uncertainty))
  Source:               prescaler_14 (FF)
  Destination:          prescaler_10 (FF)
  Requirement:          40.000ns
  Data Path Delay:      3.051ns (Levels of Logic = 2)
  Clock Path Skew:      -0.012ns (0.121 - 0.133)
  Source Clock:         clk25MHz rising at 0.000ns
  Destination Clock:    clk25MHz rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: prescaler_14 to prescaler_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y36.CQ      Tcko                  0.375   prescaler<14>
                                                       prescaler_14
    SLICE_X49Y35.B1      net (fanout=2)        0.856   prescaler<14>
    SLICE_X49Y35.B       Tilo                  0.086   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/gand_dly1<3>
                                                       slowClocker_cmp_eq000039
    SLICE_X48Y37.D5      net (fanout=1)        0.345   slowClocker_cmp_eq000039
    SLICE_X48Y37.D       Tilo                  0.086   slowClocker<9>
                                                       slowClocker_cmp_eq000064
    SLICE_X51Y35.SR      net (fanout=8)        0.856   slowClocker_cmp_eq0000
    SLICE_X51Y35.CLK     Tsrck                 0.447   prescaler<11>
                                                       prescaler_10
    -------------------------------------------------  ---------------------------
    Total                                      3.051ns (0.994ns logic, 2.057ns route)
                                                       (32.6% logic, 67.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     36.957ns (requirement - (data path - clock path skew + uncertainty))
  Source:               prescaler_7 (FF)
  Destination:          prescaler_10 (FF)
  Requirement:          40.000ns
  Data Path Delay:      3.002ns (Levels of Logic = 2)
  Clock Path Skew:      -0.006ns (0.121 - 0.127)
  Source Clock:         clk25MHz rising at 0.000ns
  Destination Clock:    clk25MHz rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: prescaler_7 to prescaler_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y34.DQ      Tcko                  0.375   prescaler<7>
                                                       prescaler_7
    SLICE_X50Y35.D1      net (fanout=2)        0.754   prescaler<7>
    SLICE_X50Y35.D       Tilo                  0.086   slowClocker_cmp_eq000010
                                                       slowClocker_cmp_eq000010
    SLICE_X48Y37.D6      net (fanout=1)        0.398   slowClocker_cmp_eq000010
    SLICE_X48Y37.D       Tilo                  0.086   slowClocker<9>
                                                       slowClocker_cmp_eq000064
    SLICE_X51Y35.SR      net (fanout=8)        0.856   slowClocker_cmp_eq0000
    SLICE_X51Y35.CLK     Tsrck                 0.447   prescaler<11>
                                                       prescaler_10
    -------------------------------------------------  ---------------------------
    Total                                      3.002ns (0.994ns logic, 2.008ns route)
                                                       (33.1% logic, 66.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     37.120ns (requirement - (data path - clock path skew + uncertainty))
  Source:               prescaler_1 (FF)
  Destination:          prescaler_10 (FF)
  Requirement:          40.000ns
  Data Path Delay:      2.843ns (Levels of Logic = 2)
  Clock Path Skew:      -0.002ns (0.121 - 0.123)
  Source Clock:         clk25MHz rising at 0.000ns
  Destination Clock:    clk25MHz rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: prescaler_1 to prescaler_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y33.BQ      Tcko                  0.375   prescaler<3>
                                                       prescaler_1
    SLICE_X50Y35.D4      net (fanout=2)        0.595   prescaler<1>
    SLICE_X50Y35.D       Tilo                  0.086   slowClocker_cmp_eq000010
                                                       slowClocker_cmp_eq000010
    SLICE_X48Y37.D6      net (fanout=1)        0.398   slowClocker_cmp_eq000010
    SLICE_X48Y37.D       Tilo                  0.086   slowClocker<9>
                                                       slowClocker_cmp_eq000064
    SLICE_X51Y35.SR      net (fanout=8)        0.856   slowClocker_cmp_eq0000
    SLICE_X51Y35.CLK     Tsrck                 0.447   prescaler<11>
                                                       prescaler_10
    -------------------------------------------------  ---------------------------
    Total                                      2.843ns (0.994ns logic, 1.849ns route)
                                                       (35.0% logic, 65.0% route)

--------------------------------------------------------------------------------

Paths for end point prescaler_11 (SLICE_X51Y35.SR), 15 paths
--------------------------------------------------------------------------------
Slack (setup path):     36.902ns (requirement - (data path - clock path skew + uncertainty))
  Source:               prescaler_14 (FF)
  Destination:          prescaler_11 (FF)
  Requirement:          40.000ns
  Data Path Delay:      3.051ns (Levels of Logic = 2)
  Clock Path Skew:      -0.012ns (0.121 - 0.133)
  Source Clock:         clk25MHz rising at 0.000ns
  Destination Clock:    clk25MHz rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: prescaler_14 to prescaler_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y36.CQ      Tcko                  0.375   prescaler<14>
                                                       prescaler_14
    SLICE_X49Y35.B1      net (fanout=2)        0.856   prescaler<14>
    SLICE_X49Y35.B       Tilo                  0.086   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/gand_dly1<3>
                                                       slowClocker_cmp_eq000039
    SLICE_X48Y37.D5      net (fanout=1)        0.345   slowClocker_cmp_eq000039
    SLICE_X48Y37.D       Tilo                  0.086   slowClocker<9>
                                                       slowClocker_cmp_eq000064
    SLICE_X51Y35.SR      net (fanout=8)        0.856   slowClocker_cmp_eq0000
    SLICE_X51Y35.CLK     Tsrck                 0.447   prescaler<11>
                                                       prescaler_11
    -------------------------------------------------  ---------------------------
    Total                                      3.051ns (0.994ns logic, 2.057ns route)
                                                       (32.6% logic, 67.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     36.957ns (requirement - (data path - clock path skew + uncertainty))
  Source:               prescaler_7 (FF)
  Destination:          prescaler_11 (FF)
  Requirement:          40.000ns
  Data Path Delay:      3.002ns (Levels of Logic = 2)
  Clock Path Skew:      -0.006ns (0.121 - 0.127)
  Source Clock:         clk25MHz rising at 0.000ns
  Destination Clock:    clk25MHz rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: prescaler_7 to prescaler_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y34.DQ      Tcko                  0.375   prescaler<7>
                                                       prescaler_7
    SLICE_X50Y35.D1      net (fanout=2)        0.754   prescaler<7>
    SLICE_X50Y35.D       Tilo                  0.086   slowClocker_cmp_eq000010
                                                       slowClocker_cmp_eq000010
    SLICE_X48Y37.D6      net (fanout=1)        0.398   slowClocker_cmp_eq000010
    SLICE_X48Y37.D       Tilo                  0.086   slowClocker<9>
                                                       slowClocker_cmp_eq000064
    SLICE_X51Y35.SR      net (fanout=8)        0.856   slowClocker_cmp_eq0000
    SLICE_X51Y35.CLK     Tsrck                 0.447   prescaler<11>
                                                       prescaler_11
    -------------------------------------------------  ---------------------------
    Total                                      3.002ns (0.994ns logic, 2.008ns route)
                                                       (33.1% logic, 66.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     37.120ns (requirement - (data path - clock path skew + uncertainty))
  Source:               prescaler_1 (FF)
  Destination:          prescaler_11 (FF)
  Requirement:          40.000ns
  Data Path Delay:      2.843ns (Levels of Logic = 2)
  Clock Path Skew:      -0.002ns (0.121 - 0.123)
  Source Clock:         clk25MHz rising at 0.000ns
  Destination Clock:    clk25MHz rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: prescaler_1 to prescaler_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y33.BQ      Tcko                  0.375   prescaler<3>
                                                       prescaler_1
    SLICE_X50Y35.D4      net (fanout=2)        0.595   prescaler<1>
    SLICE_X50Y35.D       Tilo                  0.086   slowClocker_cmp_eq000010
                                                       slowClocker_cmp_eq000010
    SLICE_X48Y37.D6      net (fanout=1)        0.398   slowClocker_cmp_eq000010
    SLICE_X48Y37.D       Tilo                  0.086   slowClocker<9>
                                                       slowClocker_cmp_eq000064
    SLICE_X51Y35.SR      net (fanout=8)        0.856   slowClocker_cmp_eq0000
    SLICE_X51Y35.CLK     Tsrck                 0.447   prescaler<11>
                                                       prescaler_11
    -------------------------------------------------  ---------------------------
    Total                                      2.843ns (0.994ns logic, 1.849ns route)
                                                       (35.0% logic, 65.0% route)

--------------------------------------------------------------------------------

Hold Paths: NET "clk25MHz1" PERIOD = 40 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point make_tel_a.r_lmk/ct_mots/compte_2 (SLICE_X49Y46.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.405ns (requirement - (clock path skew + uncertainty - data path))
  Source:               make_tel_a.r_lmk/ct_mots/compte_3 (FF)
  Destination:          make_tel_a.r_lmk/ct_mots/compte_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.418ns (Levels of Logic = 1)
  Clock Path Skew:      0.013ns (0.126 - 0.113)
  Source Clock:         clk25MHz rising at 40.000ns
  Destination Clock:    clk25MHz rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: make_tel_a.r_lmk/ct_mots/compte_3 to make_tel_a.r_lmk/ct_mots/compte_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y47.CQ      Tcko                  0.345   make_tel_a.r_lmk/ct_mots/compte<3>
                                                       make_tel_a.r_lmk/ct_mots/compte_3
    SLICE_X49Y46.D6      net (fanout=4)        0.228   make_tel_a.r_lmk/ct_mots/compte<3>
    SLICE_X49Y46.CLK     Tah         (-Th)     0.155   make_tel_a.r_lmk/ct_mots/compte<2>
                                                       make_tel_a.r_lmk/ct_mots/compte_mux0001<1>1
                                                       make_tel_a.r_lmk/ct_mots/compte_2
    -------------------------------------------------  ---------------------------
    Total                                      0.418ns (0.190ns logic, 0.228ns route)
                                                       (45.5% logic, 54.5% route)

--------------------------------------------------------------------------------

Paths for end point make_tel_a.r_lmk/mw/shiftReg_19 (SLICE_X49Y54.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.414ns (requirement - (clock path skew + uncertainty - data path))
  Source:               make_tel_a.r_lmk/mw/shiftReg_18 (FF)
  Destination:          make_tel_a.r_lmk/mw/shiftReg_19 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.414ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk25MHz rising at 40.000ns
  Destination Clock:    clk25MHz rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: make_tel_a.r_lmk/mw/shiftReg_18 to make_tel_a.r_lmk/mw/shiftReg_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y54.CQ      Tcko                  0.345   make_tel_a.r_lmk/mw/shiftReg<19>
                                                       make_tel_a.r_lmk/mw/shiftReg_18
    SLICE_X49Y54.D6      net (fanout=1)        0.224   make_tel_a.r_lmk/mw/shiftReg<18>
    SLICE_X49Y54.CLK     Tah         (-Th)     0.155   make_tel_a.r_lmk/mw/shiftReg<19>
                                                       make_tel_a.r_lmk/mw/shiftReg_mux0000<19>1
                                                       make_tel_a.r_lmk/mw/shiftReg_19
    -------------------------------------------------  ---------------------------
    Total                                      0.414ns (0.190ns logic, 0.224ns route)
                                                       (45.9% logic, 54.1% route)

--------------------------------------------------------------------------------

Paths for end point make_tel_a.r_lmk/rstMwCs_FSM_FFd1 (SLICE_X51Y45.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.415ns (requirement - (clock path skew + uncertainty - data path))
  Source:               make_tel_a.r_lmk/ct_mots/carry (FF)
  Destination:          make_tel_a.r_lmk/rstMwCs_FSM_FFd1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.445ns (Levels of Logic = 1)
  Clock Path Skew:      0.030ns (0.464 - 0.434)
  Source Clock:         clk25MHz rising at 40.000ns
  Destination Clock:    clk25MHz rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: make_tel_a.r_lmk/ct_mots/carry to make_tel_a.r_lmk/rstMwCs_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y46.AQ      Tcko                  0.364   make_tel_a.r_lmk/mw/scaler/carry
                                                       make_tel_a.r_lmk/ct_mots/carry
    SLICE_X51Y45.A6      net (fanout=2)        0.237   make_tel_a.r_lmk/ct_mots/carry
    SLICE_X51Y45.CLK     Tah         (-Th)     0.156   make_tel_a.r_lmk/rstMwCs_FSM_FFd2
                                                       make_tel_a.r_lmk/rstMwCs_FSM_FFd1-In1
                                                       make_tel_a.r_lmk/rstMwCs_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      0.445ns (0.208ns logic, 0.237ns route)
                                                       (46.7% logic, 53.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "clk25MHz1" PERIOD = 40 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 30.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 40.000ns
  Low pulse: 20.000ns
  Low pulse limit: 5.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: fLink/clkgen_inst/inst_the_pll/PLL_ADV_INST/CLKIN1
  Logical resource: fLink/clkgen_inst/inst_the_pll/PLL_ADV_INST/CLKIN1
  Location pin: PLL_ADV_X0Y3.CLKIN1
  Clock network: clk25MHz
--------------------------------------------------------------------------------
Slack: 30.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 40.000ns
  High pulse: 20.000ns
  High pulse limit: 5.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: fLink/clkgen_inst/inst_the_pll/PLL_ADV_INST/CLKIN1
  Logical resource: fLink/clkgen_inst/inst_the_pll/PLL_ADV_INST/CLKIN1
  Location pin: PLL_ADV_X0Y3.CLKIN1
  Clock network: clk25MHz
--------------------------------------------------------------------------------
Slack: 38.502ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 1.498ns (667.557MHz) (Tbgper_I)
  Physical resource: clk25MHz_BUFG/I0
  Logical resource: clk25MHz_BUFG/I0
  Location pin: BUFGCTRL_X0Y24.I0
  Clock network: clk25MHz1
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PERIOD analysis for net 
"fLink/clkgen_inst/inst_the_pll/CLKOUT3_BUF" derived from  NET "clk25MHz1" 
PERIOD = 40 ns HIGH 50%;  divided by 4.00 to 10 nS   
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 647 paths analyzed, 553 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   5.209ns.
--------------------------------------------------------------------------------

Paths for end point fLink/sync_50 (SLICE_X47Y68.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     4.791ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset (FF)
  Destination:          fLink/sync_50 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.757ns (Levels of Logic = 1)
  Clock Path Skew:      -0.182ns (1.318 - 1.500)
  Source Clock:         clk25MHz rising at 0.000ns
  Destination Clock:    fLink/clk100MHz rising at 10.000ns
  Clock Uncertainty:    0.270ns

  Clock Uncertainty:          0.270ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.203ns
    Phase Error (PE):           0.161ns

  Maximum Data Path: reset to fLink/sync_50
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y39.AQ      Tcko                  0.375   reset
                                                       reset
    SLICE_X43Y73.A2      net (fanout=1193)     3.331   reset
    SLICE_X43Y73.A       Tilo                  0.086   qh1/blockHisto.monHisto/adMem<2>
                                                       fLink/sync_50_and00001
    SLICE_X47Y68.CE      net (fanout=1)        0.771   fLink/sync_50_not0001_inv
    SLICE_X47Y68.CLK     Tceck                 0.194   fLink/sync_50
                                                       fLink/sync_50
    -------------------------------------------------  ---------------------------
    Total                                      4.757ns (0.655ns logic, 4.102ns route)
                                                       (13.8% logic, 86.2% route)

--------------------------------------------------------------------------------

Paths for end point fLink/fifo3/BU2/U0/grf.rf/mem/gdm.dm/dout_i_8 (SLICE_X51Y68.A1), 4 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.822ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fLink/fifo3/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_0 (FF)
  Destination:          fLink/fifo3/BU2/U0/grf.rf/mem/gdm.dm/dout_i_8 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.917ns (Levels of Logic = 2)
  Clock Path Skew:      -0.153ns (1.032 - 1.185)
  Source Clock:         fLink/clk100MHz rising at 0.000ns
  Destination Clock:    fLink/clk100MHz rising at 10.000ns
  Clock Uncertainty:    0.108ns

  Clock Uncertainty:          0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.203ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: fLink/fifo3/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_0 to fLink/fifo3/BU2/U0/grf.rf/mem/gdm.dm/dout_i_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y84.AQ      Tcko                  0.396   fLink/fifo3/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1<3>
                                                       fLink/fifo3/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_0
    SLICE_X48Y74.B1      net (fanout=10)       1.390   fLink/fifo3/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1<0>
    SLICE_X48Y74.BMUX    Tilo                  0.218   fLink/fifo3/BU2/U0/grf.rf/mem/gdm.dm/_varindex0000<11>
                                                       fLink/fifo3/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM2_RAMB
    SLICE_X51Y68.A1      net (fanout=1)        0.885   fLink/fifo3/BU2/U0/grf.rf/mem/gdm.dm/_varindex0000<8>
    SLICE_X51Y68.CLK     Tas                   0.028   fLink/fifo3/BU2/U0/grf.rf/mem/gdm.dm/dout_i<11>
                                                       fLink/fifo3/BU2/U0/grf.rf/mem/gdm.dm/dout_i_8_rstpot
                                                       fLink/fifo3/BU2/U0/grf.rf/mem/gdm.dm/dout_i_8
    -------------------------------------------------  ---------------------------
    Total                                      2.917ns (0.642ns logic, 2.275ns route)
                                                       (22.0% logic, 78.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.900ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fLink/fifo3/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_1 (FF)
  Destination:          fLink/fifo3/BU2/U0/grf.rf/mem/gdm.dm/dout_i_8 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.839ns (Levels of Logic = 2)
  Clock Path Skew:      -0.153ns (1.032 - 1.185)
  Source Clock:         fLink/clk100MHz rising at 0.000ns
  Destination Clock:    fLink/clk100MHz rising at 10.000ns
  Clock Uncertainty:    0.108ns

  Clock Uncertainty:          0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.203ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: fLink/fifo3/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_1 to fLink/fifo3/BU2/U0/grf.rf/mem/gdm.dm/dout_i_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y84.BQ      Tcko                  0.396   fLink/fifo3/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1<3>
                                                       fLink/fifo3/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_1
    SLICE_X48Y74.B2      net (fanout=11)       1.312   fLink/fifo3/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1<1>
    SLICE_X48Y74.BMUX    Tilo                  0.218   fLink/fifo3/BU2/U0/grf.rf/mem/gdm.dm/_varindex0000<11>
                                                       fLink/fifo3/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM2_RAMB
    SLICE_X51Y68.A1      net (fanout=1)        0.885   fLink/fifo3/BU2/U0/grf.rf/mem/gdm.dm/_varindex0000<8>
    SLICE_X51Y68.CLK     Tas                   0.028   fLink/fifo3/BU2/U0/grf.rf/mem/gdm.dm/dout_i<11>
                                                       fLink/fifo3/BU2/U0/grf.rf/mem/gdm.dm/dout_i_8_rstpot
                                                       fLink/fifo3/BU2/U0/grf.rf/mem/gdm.dm/dout_i_8
    -------------------------------------------------  ---------------------------
    Total                                      2.839ns (0.642ns logic, 2.197ns route)
                                                       (22.6% logic, 77.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.199ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fLink/fifo3/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_2 (FF)
  Destination:          fLink/fifo3/BU2/U0/grf.rf/mem/gdm.dm/dout_i_8 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.540ns (Levels of Logic = 2)
  Clock Path Skew:      -0.153ns (1.032 - 1.185)
  Source Clock:         fLink/clk100MHz rising at 0.000ns
  Destination Clock:    fLink/clk100MHz rising at 10.000ns
  Clock Uncertainty:    0.108ns

  Clock Uncertainty:          0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.203ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: fLink/fifo3/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_2 to fLink/fifo3/BU2/U0/grf.rf/mem/gdm.dm/dout_i_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y84.CQ      Tcko                  0.396   fLink/fifo3/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1<3>
                                                       fLink/fifo3/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_2
    SLICE_X48Y74.B3      net (fanout=11)       1.023   fLink/fifo3/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1<2>
    SLICE_X48Y74.BMUX    Tilo                  0.208   fLink/fifo3/BU2/U0/grf.rf/mem/gdm.dm/_varindex0000<11>
                                                       fLink/fifo3/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM2_RAMB
    SLICE_X51Y68.A1      net (fanout=1)        0.885   fLink/fifo3/BU2/U0/grf.rf/mem/gdm.dm/_varindex0000<8>
    SLICE_X51Y68.CLK     Tas                   0.028   fLink/fifo3/BU2/U0/grf.rf/mem/gdm.dm/dout_i<11>
                                                       fLink/fifo3/BU2/U0/grf.rf/mem/gdm.dm/dout_i_8_rstpot
                                                       fLink/fifo3/BU2/U0/grf.rf/mem/gdm.dm/dout_i_8
    -------------------------------------------------  ---------------------------
    Total                                      2.540ns (0.632ns logic, 1.908ns route)
                                                       (24.9% logic, 75.1% route)

--------------------------------------------------------------------------------

Paths for end point fLink/fifo3/BU2/U0/grf.rf/mem/gdm.dm/dout_i_10 (SLICE_X51Y68.C2), 4 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.841ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fLink/fifo3/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_1 (FF)
  Destination:          fLink/fifo3/BU2/U0/grf.rf/mem/gdm.dm/dout_i_10 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.898ns (Levels of Logic = 2)
  Clock Path Skew:      -0.153ns (1.032 - 1.185)
  Source Clock:         fLink/clk100MHz rising at 0.000ns
  Destination Clock:    fLink/clk100MHz rising at 10.000ns
  Clock Uncertainty:    0.108ns

  Clock Uncertainty:          0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.203ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: fLink/fifo3/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_1 to fLink/fifo3/BU2/U0/grf.rf/mem/gdm.dm/dout_i_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y84.BQ      Tcko                  0.396   fLink/fifo3/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1<3>
                                                       fLink/fifo3/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_1
    SLICE_X48Y74.C2      net (fanout=11)       1.455   fLink/fifo3/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1<1>
    SLICE_X48Y74.CMUX    Tilo                  0.214   fLink/fifo3/BU2/U0/grf.rf/mem/gdm.dm/_varindex0000<11>
                                                       fLink/fifo3/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM2_RAMC
    SLICE_X51Y68.C2      net (fanout=1)        0.803   fLink/fifo3/BU2/U0/grf.rf/mem/gdm.dm/_varindex0000<10>
    SLICE_X51Y68.CLK     Tas                   0.030   fLink/fifo3/BU2/U0/grf.rf/mem/gdm.dm/dout_i<11>
                                                       fLink/fifo3/BU2/U0/grf.rf/mem/gdm.dm/dout_i_10_rstpot
                                                       fLink/fifo3/BU2/U0/grf.rf/mem/gdm.dm/dout_i_10
    -------------------------------------------------  ---------------------------
    Total                                      2.898ns (0.640ns logic, 2.258ns route)
                                                       (22.1% logic, 77.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.916ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fLink/fifo3/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_0 (FF)
  Destination:          fLink/fifo3/BU2/U0/grf.rf/mem/gdm.dm/dout_i_10 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.823ns (Levels of Logic = 2)
  Clock Path Skew:      -0.153ns (1.032 - 1.185)
  Source Clock:         fLink/clk100MHz rising at 0.000ns
  Destination Clock:    fLink/clk100MHz rising at 10.000ns
  Clock Uncertainty:    0.108ns

  Clock Uncertainty:          0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.203ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: fLink/fifo3/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_0 to fLink/fifo3/BU2/U0/grf.rf/mem/gdm.dm/dout_i_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y84.AQ      Tcko                  0.396   fLink/fifo3/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1<3>
                                                       fLink/fifo3/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_0
    SLICE_X48Y74.C1      net (fanout=10)       1.379   fLink/fifo3/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1<0>
    SLICE_X48Y74.CMUX    Tilo                  0.215   fLink/fifo3/BU2/U0/grf.rf/mem/gdm.dm/_varindex0000<11>
                                                       fLink/fifo3/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM2_RAMC
    SLICE_X51Y68.C2      net (fanout=1)        0.803   fLink/fifo3/BU2/U0/grf.rf/mem/gdm.dm/_varindex0000<10>
    SLICE_X51Y68.CLK     Tas                   0.030   fLink/fifo3/BU2/U0/grf.rf/mem/gdm.dm/dout_i<11>
                                                       fLink/fifo3/BU2/U0/grf.rf/mem/gdm.dm/dout_i_10_rstpot
                                                       fLink/fifo3/BU2/U0/grf.rf/mem/gdm.dm/dout_i_10
    -------------------------------------------------  ---------------------------
    Total                                      2.823ns (0.641ns logic, 2.182ns route)
                                                       (22.7% logic, 77.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.214ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fLink/fifo3/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_3 (FF)
  Destination:          fLink/fifo3/BU2/U0/grf.rf/mem/gdm.dm/dout_i_10 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.525ns (Levels of Logic = 2)
  Clock Path Skew:      -0.153ns (1.032 - 1.185)
  Source Clock:         fLink/clk100MHz rising at 0.000ns
  Destination Clock:    fLink/clk100MHz rising at 10.000ns
  Clock Uncertainty:    0.108ns

  Clock Uncertainty:          0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.203ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: fLink/fifo3/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_3 to fLink/fifo3/BU2/U0/grf.rf/mem/gdm.dm/dout_i_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y84.DQ      Tcko                  0.396   fLink/fifo3/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1<3>
                                                       fLink/fifo3/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_3
    SLICE_X48Y74.C4      net (fanout=11)       1.087   fLink/fifo3/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1<3>
    SLICE_X48Y74.CMUX    Tilo                  0.209   fLink/fifo3/BU2/U0/grf.rf/mem/gdm.dm/_varindex0000<11>
                                                       fLink/fifo3/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM2_RAMC
    SLICE_X51Y68.C2      net (fanout=1)        0.803   fLink/fifo3/BU2/U0/grf.rf/mem/gdm.dm/_varindex0000<10>
    SLICE_X51Y68.CLK     Tas                   0.030   fLink/fifo3/BU2/U0/grf.rf/mem/gdm.dm/dout_i<11>
                                                       fLink/fifo3/BU2/U0/grf.rf/mem/gdm.dm/dout_i_10_rstpot
                                                       fLink/fifo3/BU2/U0/grf.rf/mem/gdm.dm/dout_i_10
    -------------------------------------------------  ---------------------------
    Total                                      2.525ns (0.635ns logic, 1.890ns route)
                                                       (25.1% logic, 74.9% route)

--------------------------------------------------------------------------------

Hold Paths: PERIOD analysis for net "fLink/clkgen_inst/inst_the_pll/CLKOUT3_BUF" derived from
 NET "clk25MHz1" PERIOD = 40 ns HIGH 50%;
 divided by 4.00 to 10 nS  

--------------------------------------------------------------------------------

Paths for end point fLink/fifo2/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_1 (SLICE_X50Y80.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.245ns (requirement - (clock path skew + uncertainty - data path))
  Source:               fLink/fifo2/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_1 (FF)
  Destination:          fLink/fifo2/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.405ns (Levels of Logic = 0)
  Clock Path Skew:      0.160ns (1.220 - 1.060)
  Source Clock:         fLink/clk100MHz rising at 10.000ns
  Destination Clock:    fLink/clk100MHz rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: fLink/fifo2/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_1 to fLink/fifo2/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y79.BQ      Tcko                  0.345   fLink/fifo2/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg<3>
                                                       fLink/fifo2/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_1
    SLICE_X50Y80.BX      net (fanout=1)        0.253   fLink/fifo2/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg<1>
    SLICE_X50Y80.CLK     Tckdi       (-Th)     0.193   fLink/fifo2/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1<3>
                                                       fLink/fifo2/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_1
    -------------------------------------------------  ---------------------------
    Total                                      0.405ns (0.152ns logic, 0.253ns route)
                                                       (37.5% logic, 62.5% route)

--------------------------------------------------------------------------------

Paths for end point fLink/fifo2/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_2 (SLICE_X50Y80.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.251ns (requirement - (clock path skew + uncertainty - data path))
  Source:               fLink/fifo2/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_2 (FF)
  Destination:          fLink/fifo2/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.411ns (Levels of Logic = 0)
  Clock Path Skew:      0.160ns (1.220 - 1.060)
  Source Clock:         fLink/clk100MHz rising at 10.000ns
  Destination Clock:    fLink/clk100MHz rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: fLink/fifo2/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_2 to fLink/fifo2/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y79.CQ      Tcko                  0.345   fLink/fifo2/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg<3>
                                                       fLink/fifo2/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_2
    SLICE_X50Y80.CX      net (fanout=1)        0.248   fLink/fifo2/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg<2>
    SLICE_X50Y80.CLK     Tckdi       (-Th)     0.182   fLink/fifo2/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1<3>
                                                       fLink/fifo2/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_2
    -------------------------------------------------  ---------------------------
    Total                                      0.411ns (0.163ns logic, 0.248ns route)
                                                       (39.7% logic, 60.3% route)

--------------------------------------------------------------------------------

Paths for end point fLink/MSB_4 (SLICE_X50Y55.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.294ns (requirement - (clock path skew + uncertainty - data path))
  Source:               fLink/DESER_GEN.deser_H/deser_inst/AISER8b/ISERDES_NODELAY_master (FF)
  Destination:          fLink/MSB_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.764ns (Levels of Logic = 1)
  Clock Path Skew:      0.230ns (2.839 - 2.609)
  Source Clock:         fLink/clk50MHz rising at 0.000ns
  Destination Clock:    fLink/clk100MHz rising at 0.000ns
  Clock Uncertainty:    0.240ns

  Clock Uncertainty:          0.240ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.228ns
    Phase Error (PE):           0.120ns

  Minimum Data Path: fLink/DESER_GEN.deser_H/deser_inst/AISER8b/ISERDES_NODELAY_master to fLink/MSB_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X2Y99.Q4      Tiscko_Q              0.466   fLink/DESER_GEN.deser_H/deser_inst/AISER8b/ISERDES_NODELAY_master
                                                       fLink/DESER_GEN.deser_H/deser_inst/AISER8b/ISERDES_NODELAY_master
    SLICE_X50Y55.A6      net (fanout=4)        0.454   fLink/dout_H<4>
    SLICE_X50Y55.CLK     Tah         (-Th)     0.156   fLink/MSB<7>
                                                       fLink/MSB_mux0000<12>1
                                                       fLink/MSB_4
    -------------------------------------------------  ---------------------------
    Total                                      0.764ns (0.310ns logic, 0.454ns route)
                                                       (40.6% logic, 59.4% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: PERIOD analysis for net "fLink/clkgen_inst/inst_the_pll/CLKOUT3_BUF" derived from
 NET "clk25MHz1" PERIOD = 40 ns HIGH 50%;
 divided by 4.00 to 10 nS  

--------------------------------------------------------------------------------
Slack: 8.360ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.820ns (Twpl)
  Physical resource: fLink/fifo1/BU2/U0/grf.rf/mem/gdm.dm/_varindex0000<5>/CLK
  Logical resource: fLink/fifo1/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM1_RAMA/CLK
  Location pin: SLICE_X48Y54.CLK
  Clock network: fLink/clk100MHz
--------------------------------------------------------------------------------
Slack: 8.360ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.820ns (Twph)
  Physical resource: fLink/fifo1/BU2/U0/grf.rf/mem/gdm.dm/_varindex0000<5>/CLK
  Logical resource: fLink/fifo1/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM1_RAMA/CLK
  Location pin: SLICE_X48Y54.CLK
  Clock network: fLink/clk100MHz
--------------------------------------------------------------------------------
Slack: 8.360ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.820ns (Twpl)
  Physical resource: fLink/fifo1/BU2/U0/grf.rf/mem/gdm.dm/_varindex0000<5>/CLK
  Logical resource: fLink/fifo1/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM1_RAMA_D1/CLK
  Location pin: SLICE_X48Y54.CLK
  Clock network: fLink/clk100MHz
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PERIOD analysis for net 
"fLink/clkgen_inst/inst_the_pll/CLKOUT2_BUF" derived from  NET "clk25MHz1" 
PERIOD = 40 ns HIGH 50%;  divided by 16.00 to 2.500 nS   
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.498ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: PERIOD analysis for net "fLink/clkgen_inst/inst_the_pll/CLKOUT2_BUF" derived from
 NET "clk25MHz1" PERIOD = 40 ns HIGH 50%;
 divided by 16.00 to 2.500 nS  

--------------------------------------------------------------------------------
Slack: 1.002ns (period - min period limit)
  Period: 2.500ns
  Min period limit: 1.498ns (667.557MHz) (Tpllper_CLKOUT)
  Physical resource: fLink/clkgen_inst/inst_the_pll/PLL_ADV_INST/CLKOUT2
  Logical resource: fLink/clkgen_inst/inst_the_pll/PLL_ADV_INST/CLKOUT2
  Location pin: PLL_ADV_X0Y3.CLKOUT2
  Clock network: fLink/clkgen_inst/inst_the_pll/CLKOUT2_BUF
--------------------------------------------------------------------------------
Slack: 1.002ns (period - min period limit)
  Period: 2.500ns
  Min period limit: 1.498ns (667.557MHz) (Tbgper_I)
  Physical resource: fLink/clkgen_inst/inst_the_pll/CLKOUT2_BUFG_INST/I0
  Logical resource: fLink/clkgen_inst/inst_the_pll/CLKOUT2_BUFG_INST/I0
  Location pin: BUFGCTRL_X0Y30.I0
  Clock network: fLink/clkgen_inst/inst_the_pll/CLKOUT2_BUF
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PERIOD analysis for net 
"fLink/clkgen_inst/inst_the_pll/CLKOUT1_BUF" derived from  NET "clk25MHz1" 
PERIOD = 40 ns HIGH 50%;  divided by 8.00 to 5 nS   
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.498ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: PERIOD analysis for net "fLink/clkgen_inst/inst_the_pll/CLKOUT1_BUF" derived from
 NET "clk25MHz1" PERIOD = 40 ns HIGH 50%;
 divided by 8.00 to 5 nS  

--------------------------------------------------------------------------------
Slack: 3.502ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 1.498ns (667.557MHz) (Tpllper_CLKOUT)
  Physical resource: fLink/clkgen_inst/inst_the_pll/PLL_ADV_INST/CLKOUT1
  Logical resource: fLink/clkgen_inst/inst_the_pll/PLL_ADV_INST/CLKOUT1
  Location pin: PLL_ADV_X0Y3.CLKOUT1
  Clock network: fLink/clkgen_inst/inst_the_pll/CLKOUT1_BUF
--------------------------------------------------------------------------------
Slack: 3.502ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 1.498ns (667.557MHz) (Tbgper_I)
  Physical resource: fLink/clkgen_inst/inst_the_pll/CLKOUT1_BUFG_INST/I0
  Logical resource: fLink/clkgen_inst/inst_the_pll/CLKOUT1_BUFG_INST/I0
  Location pin: BUFGCTRL_X0Y27.I0
  Clock network: fLink/clkgen_inst/inst_the_pll/CLKOUT1_BUF
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PERIOD analysis for net 
"fLink/clkgen_inst/inst_the_pll/CLKOUT0_BUF" derived from  NET "clk25MHz1" 
PERIOD = 40 ns HIGH 50%;  divided by 2.00 to 20 nS   
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 5397 paths analyzed, 864 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  10.180ns.
--------------------------------------------------------------------------------

Paths for end point fLink/DESER_GEN.deser_H/deser_inst/INC_DEL (SLICE_X50Y42.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     4.910ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fLink/SR_sig (FF)
  Destination:          fLink/DESER_GEN.deser_H/deser_inst/INC_DEL (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.686ns (Levels of Logic = 1)
  Clock Path Skew:      -0.164ns (2.643 - 2.807)
  Source Clock:         fLink/clk100MHz rising at 10.000ns
  Destination Clock:    fLink/clk50MHz rising at 20.000ns
  Clock Uncertainty:    0.240ns

  Clock Uncertainty:          0.240ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.228ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: fLink/SR_sig to fLink/DESER_GEN.deser_H/deser_inst/INC_DEL
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y42.AQ      Tcko                  0.396   fLink/SR_sig
                                                       fLink/SR_sig
    SLICE_X50Y21.D2      net (fanout=56)       2.326   fLink/SR_sig
    SLICE_X50Y21.D       Tilo                  0.086   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<4>
                                                       fLink/deser_VM/deser_inst/RESET_inv1_INV_0
    SLICE_X50Y42.CE      net (fanout=24)       1.684   fLink/DESER_GEN.deser_H/deser_inst/RESET_inv
    SLICE_X50Y42.CLK     Tceck                 0.194   fLink/DESER_GEN.deser_H/deser_inst/INC_DEL
                                                       fLink/DESER_GEN.deser_H/deser_inst/INC_DEL
    -------------------------------------------------  ---------------------------
    Total                                      4.686ns (0.676ns logic, 4.010ns route)
                                                       (14.4% logic, 85.6% route)

--------------------------------------------------------------------------------

Paths for end point fLink/DESER_GEN.deser_H/deser_inst/cptest_0 (SLICE_X48Y39.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     5.210ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fLink/SR_sig (FF)
  Destination:          fLink/DESER_GEN.deser_H/deser_inst/cptest_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.418ns (Levels of Logic = 1)
  Clock Path Skew:      -0.132ns (2.675 - 2.807)
  Source Clock:         fLink/clk100MHz rising at 10.000ns
  Destination Clock:    fLink/clk50MHz rising at 20.000ns
  Clock Uncertainty:    0.240ns

  Clock Uncertainty:          0.240ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.228ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: fLink/SR_sig to fLink/DESER_GEN.deser_H/deser_inst/cptest_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y42.AQ      Tcko                  0.396   fLink/SR_sig
                                                       fLink/SR_sig
    SLICE_X50Y21.D2      net (fanout=56)       2.326   fLink/SR_sig
    SLICE_X50Y21.D       Tilo                  0.086   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<4>
                                                       fLink/deser_VM/deser_inst/RESET_inv1_INV_0
    SLICE_X48Y39.CE      net (fanout=24)       1.415   fLink/DESER_GEN.deser_H/deser_inst/RESET_inv
    SLICE_X48Y39.CLK     Tceck                 0.195   fLink/DESER_GEN.deser_H/deser_inst/cptest<3>
                                                       fLink/DESER_GEN.deser_H/deser_inst/cptest_0
    -------------------------------------------------  ---------------------------
    Total                                      4.418ns (0.677ns logic, 3.741ns route)
                                                       (15.3% logic, 84.7% route)

--------------------------------------------------------------------------------

Paths for end point fLink/DESER_GEN.deser_H/deser_inst/cptest_1 (SLICE_X48Y39.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     5.210ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fLink/SR_sig (FF)
  Destination:          fLink/DESER_GEN.deser_H/deser_inst/cptest_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.418ns (Levels of Logic = 1)
  Clock Path Skew:      -0.132ns (2.675 - 2.807)
  Source Clock:         fLink/clk100MHz rising at 10.000ns
  Destination Clock:    fLink/clk50MHz rising at 20.000ns
  Clock Uncertainty:    0.240ns

  Clock Uncertainty:          0.240ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.228ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: fLink/SR_sig to fLink/DESER_GEN.deser_H/deser_inst/cptest_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y42.AQ      Tcko                  0.396   fLink/SR_sig
                                                       fLink/SR_sig
    SLICE_X50Y21.D2      net (fanout=56)       2.326   fLink/SR_sig
    SLICE_X50Y21.D       Tilo                  0.086   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<4>
                                                       fLink/deser_VM/deser_inst/RESET_inv1_INV_0
    SLICE_X48Y39.CE      net (fanout=24)       1.415   fLink/DESER_GEN.deser_H/deser_inst/RESET_inv
    SLICE_X48Y39.CLK     Tceck                 0.195   fLink/DESER_GEN.deser_H/deser_inst/cptest<3>
                                                       fLink/DESER_GEN.deser_H/deser_inst/cptest_1
    -------------------------------------------------  ---------------------------
    Total                                      4.418ns (0.677ns logic, 3.741ns route)
                                                       (15.3% logic, 84.7% route)

--------------------------------------------------------------------------------

Hold Paths: PERIOD analysis for net "fLink/clkgen_inst/inst_the_pll/CLKOUT0_BUF" derived from
 NET "clk25MHz1" PERIOD = 40 ns HIGH 50%;
 divided by 2.00 to 20 nS  

--------------------------------------------------------------------------------

Paths for end point fLink/DESER_GEN.ser_VM/OSER8B_inst/soserdes_inst (OLOGIC_X2Y102.D3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.110ns (requirement - (clock path skew + uncertainty - data path))
  Source:               fLink/hout_6 (FF)
  Destination:          fLink/DESER_GEN.ser_VM/OSER8B_inst/soserdes_inst (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.614ns (Levels of Logic = 0)
  Clock Path Skew:      0.264ns (2.862 - 2.598)
  Source Clock:         fLink/clk100MHz rising at 20.000ns
  Destination Clock:    fLink/clk50MHz rising at 20.000ns
  Clock Uncertainty:    0.240ns

  Clock Uncertainty:          0.240ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.228ns
    Phase Error (PE):           0.120ns

  Minimum Data Path: fLink/hout_6 to fLink/DESER_GEN.ser_VM/OSER8B_inst/soserdes_inst
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y51.CQ      Tcko                  0.345   fLink/hout<7>
                                                       fLink/hout_6
    OLOGIC_X2Y102.D3     net (fanout=2)        0.242   fLink/hout<6>
    OLOGIC_X2Y102.CLKDIV Tosckd_D    (-Th)    -0.027   fLink/DESER_GEN.ser_VM/OSER8B_inst/soserdes_inst
                                                       fLink/DESER_GEN.ser_VM/OSER8B_inst/soserdes_inst
    -------------------------------------------------  ---------------------------
    Total                                      0.614ns (0.372ns logic, 0.242ns route)
                                                       (60.6% logic, 39.4% route)

--------------------------------------------------------------------------------

Paths for end point fLink/DESER_GEN.ser_VM/OSER8B_inst/moserdes_inst (OLOGIC_X2Y103.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.111ns (requirement - (clock path skew + uncertainty - data path))
  Source:               fLink/hout_5 (FF)
  Destination:          fLink/DESER_GEN.ser_VM/OSER8B_inst/moserdes_inst (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.615ns (Levels of Logic = 0)
  Clock Path Skew:      0.264ns (2.862 - 2.598)
  Source Clock:         fLink/clk100MHz rising at 20.000ns
  Destination Clock:    fLink/clk50MHz rising at 20.000ns
  Clock Uncertainty:    0.240ns

  Clock Uncertainty:          0.240ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.228ns
    Phase Error (PE):           0.120ns

  Minimum Data Path: fLink/hout_5 to fLink/DESER_GEN.ser_VM/OSER8B_inst/moserdes_inst
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y51.BQ      Tcko                  0.345   fLink/hout<7>
                                                       fLink/hout_5
    OLOGIC_X2Y103.D6     net (fanout=2)        0.243   fLink/hout<5>
    OLOGIC_X2Y103.CLKDIV Tosckd_D    (-Th)    -0.027   fLink/DESER_GEN.ser_VM/OSER8B_inst/moserdes_inst
                                                       fLink/DESER_GEN.ser_VM/OSER8B_inst/moserdes_inst
    -------------------------------------------------  ---------------------------
    Total                                      0.615ns (0.372ns logic, 0.243ns route)
                                                       (60.5% logic, 39.5% route)

--------------------------------------------------------------------------------

Paths for end point fLink/DESER_GEN.ser_VM/OSER8B_inst/moserdes_inst (OLOGIC_X2Y103.D5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.112ns (requirement - (clock path skew + uncertainty - data path))
  Source:               fLink/hout_4 (FF)
  Destination:          fLink/DESER_GEN.ser_VM/OSER8B_inst/moserdes_inst (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.616ns (Levels of Logic = 0)
  Clock Path Skew:      0.264ns (2.862 - 2.598)
  Source Clock:         fLink/clk100MHz rising at 20.000ns
  Destination Clock:    fLink/clk50MHz rising at 20.000ns
  Clock Uncertainty:    0.240ns

  Clock Uncertainty:          0.240ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.228ns
    Phase Error (PE):           0.120ns

  Minimum Data Path: fLink/hout_4 to fLink/DESER_GEN.ser_VM/OSER8B_inst/moserdes_inst
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y51.AQ      Tcko                  0.345   fLink/hout<7>
                                                       fLink/hout_4
    OLOGIC_X2Y103.D5     net (fanout=2)        0.244   fLink/hout<4>
    OLOGIC_X2Y103.CLKDIV Tosckd_D    (-Th)    -0.027   fLink/DESER_GEN.ser_VM/OSER8B_inst/moserdes_inst
                                                       fLink/DESER_GEN.ser_VM/OSER8B_inst/moserdes_inst
    -------------------------------------------------  ---------------------------
    Total                                      0.616ns (0.372ns logic, 0.244ns route)
                                                       (60.4% logic, 39.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: PERIOD analysis for net "fLink/clkgen_inst/inst_the_pll/CLKOUT0_BUF" derived from
 NET "clk25MHz1" PERIOD = 40 ns HIGH 50%;
 divided by 2.00 to 20 nS  

--------------------------------------------------------------------------------
Slack: 16.668ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 3.332ns (300.120MHz) (Tiodper_C)
  Physical resource: fLink/DESER_GEN.deser_H/deser_inst/AISER8b/SIN_delay/C
  Logical resource: fLink/DESER_GEN.deser_H/deser_inst/AISER8b/SIN_delay/C
  Location pin: IODELAY_X2Y99.C
  Clock network: fLink/clk50MHz
--------------------------------------------------------------------------------
Slack: 16.668ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 3.332ns (300.120MHz) (Tiodper_C)
  Physical resource: fLink/DESER_GEN.deser_L/deser_inst/AISER8b/SIN_delay/C
  Logical resource: fLink/DESER_GEN.deser_L/deser_inst/AISER8b/SIN_delay/C
  Location pin: IODELAY_X2Y97.C
  Clock network: fLink/clk50MHz
--------------------------------------------------------------------------------
Slack: 16.668ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 3.332ns (300.120MHz) (Tiodper_C)
  Physical resource: fLink/deser_VM/deser_inst/AISER8b/SIN_delay/C
  Logical resource: fLink/deser_VM/deser_inst/AISER8b/SIN_delay/C
  Location pin: IODELAY_X2Y91.C
  Clock network: fLink/clk50MHz
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "clk1" PERIOD = 10 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 2992895 paths analyzed, 24081 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   9.946ns.
--------------------------------------------------------------------------------

Paths for end point q3/blockTrig/baseMean/sMeani_4 (SLICE_X35Y16.D2), 19741 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.054ns (requirement - (data path - clock path skew + uncertainty))
  Source:               q3/blockTrig/baseMean/make_256_cirBufBsl.pretrigBufCir/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP (RAM)
  Destination:          q3/blockTrig/baseMean/sMeani_4 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.740ns (Levels of Logic = 8)
  Clock Path Skew:      -0.171ns (1.098 - 1.269)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: q3/blockTrig/baseMean/make_256_cirBufBsl.pretrigBufCir/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP to q3/blockTrig/baseMean/sMeani_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X1Y6.DOADOL8  Trcko_DO              1.892   q3/blockTrig/baseMean/make_256_cirBufBsl.pretrigBufCir/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP
                                                       q3/blockTrig/baseMean/make_256_cirBufBsl.pretrigBufCir/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP
    SLICE_X41Y20.D2      net (fanout=4)        1.654   q3/blockTrig/baseMean/pretrigOut<4>
    SLICE_X41Y20.D       Tilo                  0.086   q3/blockTrig/baseMean/sSum<21>
                                                       q3/blockTrig/baseMean/meanIn_cmp_eq0000_SW5
    SLICE_X40Y16.A1      net (fanout=1)        0.901   N1921
    SLICE_X40Y16.COUT    Topcya                0.431   q3/blockTrig/baseMean/Madd_sSum_mux0003_cy<7>
                                                       q3/blockTrig/baseMean/Madd_sSum_mux0003_lut<4>
                                                       q3/blockTrig/baseMean/Madd_sSum_mux0003_cy<7>
    SLICE_X40Y17.CIN     net (fanout=1)        0.000   q3/blockTrig/baseMean/Madd_sSum_mux0003_cy<7>
    SLICE_X40Y17.DMUX    Tcind                 0.348   q3/blockTrig/baseMean/Madd_sSum_mux0003_cy<11>
                                                       q3/blockTrig/baseMean/Madd_sSum_mux0003_cy<11>
    SLICE_X38Y17.D1      net (fanout=2)        0.764   q3/blockTrig/baseMean/sSum_mux0003<11>
    SLICE_X38Y17.COUT    Topcyd                0.336   q3/blockTrig/baseMean/Msub_sSum_mux0000_cy<11>
                                                       q3/blockTrig/baseMean/Msub_sSum_mux0000_lut<11>
                                                       q3/blockTrig/baseMean/Msub_sSum_mux0000_cy<11>
    SLICE_X38Y18.CIN     net (fanout=1)        0.000   q3/blockTrig/baseMean/Msub_sSum_mux0000_cy<11>
    SLICE_X38Y18.CMUX    Tcinc                 0.288   q3/blockTrig/baseMean/Msub_sSum_mux0000_cy<15>
                                                       q3/blockTrig/baseMean/Msub_sSum_mux0000_cy<15>
    SLICE_X34Y13.D1      net (fanout=11)       1.181   q3/blockTrig/baseMean/sSum_mux0000<14>
    SLICE_X34Y13.D       Tilo                  0.086   q3/blockTrig/N41
                                                       q3/blockTrig/baseMean/sMeani_mux0002<17>21
    SLICE_X34Y13.A1      net (fanout=4)        0.645   q3/blockTrig/N41
    SLICE_X34Y13.AMUX    Tilo                  0.322   q3/blockTrig/N41
                                                       q3/blockTrig/baseMean/sMeani_mux0002<17>_SW0_G
                                                       q3/blockTrig/baseMean/sMeani_mux0002<17>_SW0
    SLICE_X35Y16.D2      net (fanout=1)        0.777   N1794
    SLICE_X35Y16.CLK     Tas                   0.029   q3/blockTrig/baseMean/sMeani<4>
                                                       q3/blockTrig/baseMean/sMeani_mux0002<17>
                                                       q3/blockTrig/baseMean/sMeani_4
    -------------------------------------------------  ---------------------------
    Total                                      9.740ns (3.818ns logic, 5.922ns route)
                                                       (39.2% logic, 60.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.178ns (requirement - (data path - clock path skew + uncertainty))
  Source:               q3/blockTrig/baseMean/make_256_cirBufBsl.pretrigBufCir/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP (RAM)
  Destination:          q3/blockTrig/baseMean/sMeani_4 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.616ns (Levels of Logic = 8)
  Clock Path Skew:      -0.171ns (1.098 - 1.269)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: q3/blockTrig/baseMean/make_256_cirBufBsl.pretrigBufCir/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP to q3/blockTrig/baseMean/sMeani_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X1Y6.DOADOL8  Trcko_DO              1.892   q3/blockTrig/baseMean/make_256_cirBufBsl.pretrigBufCir/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP
                                                       q3/blockTrig/baseMean/make_256_cirBufBsl.pretrigBufCir/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP
    SLICE_X41Y20.D2      net (fanout=4)        1.654   q3/blockTrig/baseMean/pretrigOut<4>
    SLICE_X41Y20.D       Tilo                  0.086   q3/blockTrig/baseMean/sSum<21>
                                                       q3/blockTrig/baseMean/meanIn_cmp_eq0000_SW5
    SLICE_X40Y16.A1      net (fanout=1)        0.901   N1921
    SLICE_X40Y16.COUT    Topcya                0.431   q3/blockTrig/baseMean/Madd_sSum_mux0003_cy<7>
                                                       q3/blockTrig/baseMean/Madd_sSum_mux0003_lut<4>
                                                       q3/blockTrig/baseMean/Madd_sSum_mux0003_cy<7>
    SLICE_X40Y17.CIN     net (fanout=1)        0.000   q3/blockTrig/baseMean/Madd_sSum_mux0003_cy<7>
    SLICE_X40Y17.AMUX    Tcina                 0.238   q3/blockTrig/baseMean/Madd_sSum_mux0003_cy<11>
                                                       q3/blockTrig/baseMean/Madd_sSum_mux0003_cy<11>
    SLICE_X38Y17.AX      net (fanout=2)        0.720   q3/blockTrig/baseMean/sSum_mux0003<8>
    SLICE_X38Y17.COUT    Taxcy                 0.366   q3/blockTrig/baseMean/Msub_sSum_mux0000_cy<11>
                                                       q3/blockTrig/baseMean/Msub_sSum_mux0000_cy<11>
    SLICE_X38Y18.CIN     net (fanout=1)        0.000   q3/blockTrig/baseMean/Msub_sSum_mux0000_cy<11>
    SLICE_X38Y18.CMUX    Tcinc                 0.288   q3/blockTrig/baseMean/Msub_sSum_mux0000_cy<15>
                                                       q3/blockTrig/baseMean/Msub_sSum_mux0000_cy<15>
    SLICE_X34Y13.D1      net (fanout=11)       1.181   q3/blockTrig/baseMean/sSum_mux0000<14>
    SLICE_X34Y13.D       Tilo                  0.086   q3/blockTrig/N41
                                                       q3/blockTrig/baseMean/sMeani_mux0002<17>21
    SLICE_X34Y13.A1      net (fanout=4)        0.645   q3/blockTrig/N41
    SLICE_X34Y13.AMUX    Tilo                  0.322   q3/blockTrig/N41
                                                       q3/blockTrig/baseMean/sMeani_mux0002<17>_SW0_G
                                                       q3/blockTrig/baseMean/sMeani_mux0002<17>_SW0
    SLICE_X35Y16.D2      net (fanout=1)        0.777   N1794
    SLICE_X35Y16.CLK     Tas                   0.029   q3/blockTrig/baseMean/sMeani<4>
                                                       q3/blockTrig/baseMean/sMeani_mux0002<17>
                                                       q3/blockTrig/baseMean/sMeani_4
    -------------------------------------------------  ---------------------------
    Total                                      9.616ns (3.738ns logic, 5.878ns route)
                                                       (38.9% logic, 61.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.242ns (requirement - (data path - clock path skew + uncertainty))
  Source:               q3/blockTrig/baseMean/make_256_cirBufBsl.pretrigBufCir/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP (RAM)
  Destination:          q3/blockTrig/baseMean/sMeani_4 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.552ns (Levels of Logic = 8)
  Clock Path Skew:      -0.171ns (1.098 - 1.269)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: q3/blockTrig/baseMean/make_256_cirBufBsl.pretrigBufCir/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP to q3/blockTrig/baseMean/sMeani_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X1Y6.DOADOL8  Trcko_DO              1.892   q3/blockTrig/baseMean/make_256_cirBufBsl.pretrigBufCir/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP
                                                       q3/blockTrig/baseMean/make_256_cirBufBsl.pretrigBufCir/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP
    SLICE_X41Y20.D2      net (fanout=4)        1.654   q3/blockTrig/baseMean/pretrigOut<4>
    SLICE_X41Y20.D       Tilo                  0.086   q3/blockTrig/baseMean/sSum<21>
                                                       q3/blockTrig/baseMean/meanIn_cmp_eq0000_SW5
    SLICE_X40Y16.A1      net (fanout=1)        0.901   N1921
    SLICE_X40Y16.COUT    Topcya                0.431   q3/blockTrig/baseMean/Madd_sSum_mux0003_cy<7>
                                                       q3/blockTrig/baseMean/Madd_sSum_mux0003_lut<4>
                                                       q3/blockTrig/baseMean/Madd_sSum_mux0003_cy<7>
    SLICE_X40Y17.CIN     net (fanout=1)        0.000   q3/blockTrig/baseMean/Madd_sSum_mux0003_cy<7>
    SLICE_X40Y17.COUT    Tbyp                  0.091   q3/blockTrig/baseMean/Madd_sSum_mux0003_cy<11>
                                                       q3/blockTrig/baseMean/Madd_sSum_mux0003_cy<11>
    SLICE_X40Y18.CIN     net (fanout=1)        0.000   q3/blockTrig/baseMean/Madd_sSum_mux0003_cy<11>
    SLICE_X40Y18.BMUX    Tcinb                 0.295   q3/blockTrig/baseMean/Madd_sSum_mux0003_cy<15>
                                                       q3/blockTrig/baseMean/Madd_sSum_mux0003_cy<15>
    SLICE_X38Y18.B4      net (fanout=2)        0.591   q3/blockTrig/baseMean/sSum_mux0003<13>
    SLICE_X38Y18.CMUX    Topbc                 0.571   q3/blockTrig/baseMean/Msub_sSum_mux0000_cy<15>
                                                       q3/blockTrig/baseMean/Msub_sSum_mux0000_lut<13>
                                                       q3/blockTrig/baseMean/Msub_sSum_mux0000_cy<15>
    SLICE_X34Y13.D1      net (fanout=11)       1.181   q3/blockTrig/baseMean/sSum_mux0000<14>
    SLICE_X34Y13.D       Tilo                  0.086   q3/blockTrig/N41
                                                       q3/blockTrig/baseMean/sMeani_mux0002<17>21
    SLICE_X34Y13.A1      net (fanout=4)        0.645   q3/blockTrig/N41
    SLICE_X34Y13.AMUX    Tilo                  0.322   q3/blockTrig/N41
                                                       q3/blockTrig/baseMean/sMeani_mux0002<17>_SW0_G
                                                       q3/blockTrig/baseMean/sMeani_mux0002<17>_SW0
    SLICE_X35Y16.D2      net (fanout=1)        0.777   N1794
    SLICE_X35Y16.CLK     Tas                   0.029   q3/blockTrig/baseMean/sMeani<4>
                                                       q3/blockTrig/baseMean/sMeani_mux0002<17>
                                                       q3/blockTrig/baseMean/sMeani_4
    -------------------------------------------------  ---------------------------
    Total                                      9.552ns (3.803ns logic, 5.749ns route)
                                                       (39.8% logic, 60.2% route)

--------------------------------------------------------------------------------

Paths for end point q3/blockTrig/levelLFastReg_8 (SLICE_X26Y15.CE), 34 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.245ns (requirement - (data path - clock path skew + uncertainty))
  Source:               make_tel_a.scBloc_a/picItfBloc/slowCtBusLocal.addr_2 (FF)
  Destination:          q3/blockTrig/levelLFastReg_8 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.721ns (Levels of Logic = 2)
  Clock Path Skew:      0.001ns (1.154 - 1.153)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: make_tel_a.scBloc_a/picItfBloc/slowCtBusLocal.addr_2 to q3/blockTrig/levelLFastReg_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y80.CQ      Tcko                  0.375   make_tel_a.scBloc_a/picItfBloc/slowCtBusLocal.addr_3
                                                       make_tel_a.scBloc_a/picItfBloc/slowCtBusLocal.addr_2
    SLICE_X17Y101.D4     net (fanout=50)       2.122   make_tel_a.scBloc_a/picItfBloc/slowCtBusLocal.addr_2
    SLICE_X17Y101.D      Tilo                  0.086   i2/waverFast/storeDepth<3>
                                                       make_tel_a.scBloc_a/slowCtBus_addr<2>1
    SLICE_X31Y23.D4      net (fanout=276)      5.766   slowCtBus_addr<2>
    SLICE_X31Y23.D       Tilo                  0.086   q3/blockTrig/levelLFastReg_not0001
                                                       q3/blockTrig/levelLFastReg_not00011
    SLICE_X26Y15.CE      net (fanout=4)        1.092   q3/blockTrig/levelLFastReg_not0001
    SLICE_X26Y15.CLK     Tceck                 0.194   q3/blockTrig/levelLFastReg<11>
                                                       q3/blockTrig/levelLFastReg_8
    -------------------------------------------------  ---------------------------
    Total                                      9.721ns (0.741ns logic, 8.980ns route)
                                                       (7.6% logic, 92.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.364ns (requirement - (data path - clock path skew + uncertainty))
  Source:               make_tel_a.scBloc_a/usb/slowCtBus.addr_2 (FF)
  Destination:          q3/blockTrig/levelLFastReg_8 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.620ns (Levels of Logic = 2)
  Clock Path Skew:      0.019ns (1.154 - 1.135)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: make_tel_a.scBloc_a/usb/slowCtBus.addr_2 to q3/blockTrig/levelLFastReg_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y76.CQ      Tcko                  0.375   make_tel_a.scBloc_a/usb/slowCtBus.addr_3
                                                       make_tel_a.scBloc_a/usb/slowCtBus.addr_2
    SLICE_X17Y101.D2     net (fanout=50)       2.021   make_tel_a.scBloc_a/usb/slowCtBus.addr_2
    SLICE_X17Y101.D      Tilo                  0.086   i2/waverFast/storeDepth<3>
                                                       make_tel_a.scBloc_a/slowCtBus_addr<2>1
    SLICE_X31Y23.D4      net (fanout=276)      5.766   slowCtBus_addr<2>
    SLICE_X31Y23.D       Tilo                  0.086   q3/blockTrig/levelLFastReg_not0001
                                                       q3/blockTrig/levelLFastReg_not00011
    SLICE_X26Y15.CE      net (fanout=4)        1.092   q3/blockTrig/levelLFastReg_not0001
    SLICE_X26Y15.CLK     Tceck                 0.194   q3/blockTrig/levelLFastReg<11>
                                                       q3/blockTrig/levelLFastReg_8
    -------------------------------------------------  ---------------------------
    Total                                      9.620ns (0.741ns logic, 8.879ns route)
                                                       (7.7% logic, 92.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.566ns (requirement - (data path - clock path skew + uncertainty))
  Source:               make_tel_a.scBloc_a/usb/slowCtBus.addr_8 (FF)
  Destination:          q3/blockTrig/levelLFastReg_8 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.415ns (Levels of Logic = 4)
  Clock Path Skew:      0.016ns (1.154 - 1.138)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: make_tel_a.scBloc_a/usb/slowCtBus.addr_8 to q3/blockTrig/levelLFastReg_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y77.AQ      Tcko                  0.375   make_tel_a.scBloc_a/usb/slowCtBus.addr_11
                                                       make_tel_a.scBloc_a/usb/slowCtBus.addr_8
    SLICE_X25Y77.D1      net (fanout=8)        0.715   make_tel_a.scBloc_a/usb/slowCtBus.addr_8
    SLICE_X25Y77.D       Tilo                  0.086   slowCtBus_addr<8>
                                                       make_tel_a.scBloc_a/slowCtBus_addr<8>1
    SLICE_X33Y34.D1      net (fanout=41)       4.271   slowCtBus_addr<8>
    SLICE_X33Y34.D       Tilo                  0.086   q3/blockTrig/slowCtBusRd<7>
                                                       q3/blockTrig/decod_cmp_eq000018
    SLICE_X31Y26.A5      net (fanout=6)        0.629   q3/blockTrig/decod_cmp_eq000018
    SLICE_X31Y26.A       Tilo                  0.086   q3/blockTrig/avgBaseOut<11>
                                                       q3/blockTrig/decod_cmp_eq000055
    SLICE_X31Y23.D2      net (fanout=3)        0.795   q3/blockTrig/decod_cmp_eq0000
    SLICE_X31Y23.D       Tilo                  0.086   q3/blockTrig/levelLFastReg_not0001
                                                       q3/blockTrig/levelLFastReg_not00011
    SLICE_X26Y15.CE      net (fanout=4)        1.092   q3/blockTrig/levelLFastReg_not0001
    SLICE_X26Y15.CLK     Tceck                 0.194   q3/blockTrig/levelLFastReg<11>
                                                       q3/blockTrig/levelLFastReg_8
    -------------------------------------------------  ---------------------------
    Total                                      8.415ns (0.913ns logic, 7.502ns route)
                                                       (10.8% logic, 89.2% route)

--------------------------------------------------------------------------------

Paths for end point q3/blockTrig/levelLFastReg_9 (SLICE_X26Y15.CE), 34 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.245ns (requirement - (data path - clock path skew + uncertainty))
  Source:               make_tel_a.scBloc_a/picItfBloc/slowCtBusLocal.addr_2 (FF)
  Destination:          q3/blockTrig/levelLFastReg_9 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.721ns (Levels of Logic = 2)
  Clock Path Skew:      0.001ns (1.154 - 1.153)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: make_tel_a.scBloc_a/picItfBloc/slowCtBusLocal.addr_2 to q3/blockTrig/levelLFastReg_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y80.CQ      Tcko                  0.375   make_tel_a.scBloc_a/picItfBloc/slowCtBusLocal.addr_3
                                                       make_tel_a.scBloc_a/picItfBloc/slowCtBusLocal.addr_2
    SLICE_X17Y101.D4     net (fanout=50)       2.122   make_tel_a.scBloc_a/picItfBloc/slowCtBusLocal.addr_2
    SLICE_X17Y101.D      Tilo                  0.086   i2/waverFast/storeDepth<3>
                                                       make_tel_a.scBloc_a/slowCtBus_addr<2>1
    SLICE_X31Y23.D4      net (fanout=276)      5.766   slowCtBus_addr<2>
    SLICE_X31Y23.D       Tilo                  0.086   q3/blockTrig/levelLFastReg_not0001
                                                       q3/blockTrig/levelLFastReg_not00011
    SLICE_X26Y15.CE      net (fanout=4)        1.092   q3/blockTrig/levelLFastReg_not0001
    SLICE_X26Y15.CLK     Tceck                 0.194   q3/blockTrig/levelLFastReg<11>
                                                       q3/blockTrig/levelLFastReg_9
    -------------------------------------------------  ---------------------------
    Total                                      9.721ns (0.741ns logic, 8.980ns route)
                                                       (7.6% logic, 92.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.364ns (requirement - (data path - clock path skew + uncertainty))
  Source:               make_tel_a.scBloc_a/usb/slowCtBus.addr_2 (FF)
  Destination:          q3/blockTrig/levelLFastReg_9 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.620ns (Levels of Logic = 2)
  Clock Path Skew:      0.019ns (1.154 - 1.135)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: make_tel_a.scBloc_a/usb/slowCtBus.addr_2 to q3/blockTrig/levelLFastReg_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y76.CQ      Tcko                  0.375   make_tel_a.scBloc_a/usb/slowCtBus.addr_3
                                                       make_tel_a.scBloc_a/usb/slowCtBus.addr_2
    SLICE_X17Y101.D2     net (fanout=50)       2.021   make_tel_a.scBloc_a/usb/slowCtBus.addr_2
    SLICE_X17Y101.D      Tilo                  0.086   i2/waverFast/storeDepth<3>
                                                       make_tel_a.scBloc_a/slowCtBus_addr<2>1
    SLICE_X31Y23.D4      net (fanout=276)      5.766   slowCtBus_addr<2>
    SLICE_X31Y23.D       Tilo                  0.086   q3/blockTrig/levelLFastReg_not0001
                                                       q3/blockTrig/levelLFastReg_not00011
    SLICE_X26Y15.CE      net (fanout=4)        1.092   q3/blockTrig/levelLFastReg_not0001
    SLICE_X26Y15.CLK     Tceck                 0.194   q3/blockTrig/levelLFastReg<11>
                                                       q3/blockTrig/levelLFastReg_9
    -------------------------------------------------  ---------------------------
    Total                                      9.620ns (0.741ns logic, 8.879ns route)
                                                       (7.7% logic, 92.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.566ns (requirement - (data path - clock path skew + uncertainty))
  Source:               make_tel_a.scBloc_a/usb/slowCtBus.addr_8 (FF)
  Destination:          q3/blockTrig/levelLFastReg_9 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.415ns (Levels of Logic = 4)
  Clock Path Skew:      0.016ns (1.154 - 1.138)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: make_tel_a.scBloc_a/usb/slowCtBus.addr_8 to q3/blockTrig/levelLFastReg_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y77.AQ      Tcko                  0.375   make_tel_a.scBloc_a/usb/slowCtBus.addr_11
                                                       make_tel_a.scBloc_a/usb/slowCtBus.addr_8
    SLICE_X25Y77.D1      net (fanout=8)        0.715   make_tel_a.scBloc_a/usb/slowCtBus.addr_8
    SLICE_X25Y77.D       Tilo                  0.086   slowCtBus_addr<8>
                                                       make_tel_a.scBloc_a/slowCtBus_addr<8>1
    SLICE_X33Y34.D1      net (fanout=41)       4.271   slowCtBus_addr<8>
    SLICE_X33Y34.D       Tilo                  0.086   q3/blockTrig/slowCtBusRd<7>
                                                       q3/blockTrig/decod_cmp_eq000018
    SLICE_X31Y26.A5      net (fanout=6)        0.629   q3/blockTrig/decod_cmp_eq000018
    SLICE_X31Y26.A       Tilo                  0.086   q3/blockTrig/avgBaseOut<11>
                                                       q3/blockTrig/decod_cmp_eq000055
    SLICE_X31Y23.D2      net (fanout=3)        0.795   q3/blockTrig/decod_cmp_eq0000
    SLICE_X31Y23.D       Tilo                  0.086   q3/blockTrig/levelLFastReg_not0001
                                                       q3/blockTrig/levelLFastReg_not00011
    SLICE_X26Y15.CE      net (fanout=4)        1.092   q3/blockTrig/levelLFastReg_not0001
    SLICE_X26Y15.CLK     Tceck                 0.194   q3/blockTrig/levelLFastReg<11>
                                                       q3/blockTrig/levelLFastReg_9
    -------------------------------------------------  ---------------------------
    Total                                      8.415ns (0.913ns logic, 7.502ns route)
                                                       (10.8% logic, 89.2% route)

--------------------------------------------------------------------------------

Hold Paths: NET "clk1" PERIOD = 10 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point sysMonBlock/system_mon/sysmon_inst/SYSMON_INST (SYSMON_X0Y0.DADDR6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.151ns (requirement - (clock path skew + uncertainty - data path))
  Source:               sysMonBlock/system_mon/daddr_6 (FF)
  Destination:          sysMonBlock/system_mon/sysmon_inst/SYSMON_INST (OTHER)
  Requirement:          0.000ns
  Data Path Delay:      0.121ns (Levels of Logic = 0)
  Clock Path Skew:      -0.030ns (0.448 - 0.478)
  Source Clock:         clk rising at 10.000ns
  Destination Clock:    clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: sysMonBlock/system_mon/daddr_6 to sysMonBlock/system_mon/sysmon_inst/SYSMON_INST
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y61.CQ      Tcko                  0.345   sysMonBlock/system_mon/dwe
                                                       sysMonBlock/system_mon/daddr_6
    SYSMON_X0Y0.DADDR6   net (fanout=2)        0.350   sysMonBlock/system_mon/daddr<6>
    SYSMON_X0Y0.DCLK     Tmonckd_DADR(-Th)     0.574   sysMonBlock/system_mon/sysmon_inst/SYSMON_INST
                                                       sysMonBlock/system_mon/sysmon_inst/SYSMON_INST
    -------------------------------------------------  ---------------------------
    Total                                      0.121ns (-0.229ns logic, 0.350ns route)
                                                       (-189.3% logic, 289.3% route)

--------------------------------------------------------------------------------

Paths for end point q2/blockTrig/formeur/falling/make_mem_1k.my_delay_1/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP (RAMB36_X0Y2.DIADIL2), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.153ns (requirement - (clock path skew + uncertainty - data path))
  Source:               q2/blockTrig/formeur/firstDif_2 (FF)
  Destination:          q2/blockTrig/formeur/falling/make_mem_1k.my_delay_1/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.329ns (Levels of Logic = 0)
  Clock Path Skew:      0.176ns (0.654 - 0.478)
  Source Clock:         clk rising at 10.000ns
  Destination Clock:    clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: q2/blockTrig/formeur/firstDif_2 to q2/blockTrig/formeur/falling/make_mem_1k.my_delay_1/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X7Y10.CQ         Tcko                  0.345   q2/blockTrig/formeur/firstDif<3>
                                                         q2/blockTrig/formeur/firstDif_2
    RAMB36_X0Y2.DIADIL2    net (fanout=3)        0.264   q2/blockTrig/formeur/firstDif<2>
    RAMB36_X0Y2.CLKARDCLKL Trckd_DIA   (-Th)     0.280   q2/blockTrig/formeur/falling/make_mem_1k.my_delay_1/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP
                                                         q2/blockTrig/formeur/falling/make_mem_1k.my_delay_1/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP
    ---------------------------------------------------  ---------------------------
    Total                                        0.329ns (0.065ns logic, 0.264ns route)
                                                         (19.8% logic, 80.2% route)

--------------------------------------------------------------------------------

Paths for end point q2/blockTrig/formeur/falling/make_mem_1k.my_delay_1/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP (RAMB36_X0Y2.DIADIL3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.153ns (requirement - (clock path skew + uncertainty - data path))
  Source:               q2/blockTrig/formeur/firstDif_3 (FF)
  Destination:          q2/blockTrig/formeur/falling/make_mem_1k.my_delay_1/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.329ns (Levels of Logic = 0)
  Clock Path Skew:      0.176ns (0.654 - 0.478)
  Source Clock:         clk rising at 10.000ns
  Destination Clock:    clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: q2/blockTrig/formeur/firstDif_3 to q2/blockTrig/formeur/falling/make_mem_1k.my_delay_1/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X7Y10.DQ         Tcko                  0.345   q2/blockTrig/formeur/firstDif<3>
                                                         q2/blockTrig/formeur/firstDif_3
    RAMB36_X0Y2.DIADIL3    net (fanout=3)        0.264   q2/blockTrig/formeur/firstDif<3>
    RAMB36_X0Y2.CLKARDCLKL Trckd_DIA   (-Th)     0.280   q2/blockTrig/formeur/falling/make_mem_1k.my_delay_1/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP
                                                         q2/blockTrig/formeur/falling/make_mem_1k.my_delay_1/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP
    ---------------------------------------------------  ---------------------------
    Total                                        0.329ns (0.065ns logic, 0.264ns route)
                                                         (19.8% logic, 80.2% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "clk1" PERIOD = 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.594ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 7.406ns (135.026MHz) (Tdcmpc)
  Physical resource: delDcm/DCM_ADV_INST/CLKIN
  Logical resource: delDcm/DCM_ADV_INST/CLKIN
  Location pin: DCM_ADV_X0Y9.CLKIN
  Clock network: clk1
--------------------------------------------------------------------------------
Slack: 2.594ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 7.406ns (135.026MHz) (Tdcmpco)
  Physical resource: delDcm/DCM_ADV_INST/CLK0
  Logical resource: delDcm/DCM_ADV_INST/CLK0
  Location pin: DCM_ADV_X0Y9.CLK0
  Clock network: delDcm/CLK0_BUF
--------------------------------------------------------------------------------
Slack: 5.200ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 2.400ns (Tdcmpw_CLKIN_100_150)
  Physical resource: delDcm/DCM_ADV_INST/CLKIN
  Logical resource: delDcm/DCM_ADV_INST/CLKIN
  Location pin: DCM_ADV_X0Y9.CLKIN
  Clock network: clk1
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "qh1/ddr_16_1/inputClk" PERIOD = 10 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1668 paths analyzed, 392 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.528ns.
--------------------------------------------------------------------------------

Paths for end point qh1/waverSlow/dataDecim_8 (SLICE_X8Y89.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     2.848ns (requirement - (data path - clock path skew + uncertainty))
  Source:               qh1/waverSlow/syncADC (FF)
  Destination:          qh1/waverSlow/dataDecim_8 (FF)
  Requirement:          5.000ns
  Data Path Delay:      2.117ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         qh1/adcClk rising at 0.000ns
  Destination Clock:    qh1/adcClk falling at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: qh1/waverSlow/syncADC to qh1/waverSlow/dataDecim_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y90.AQ       Tcko                  0.375   qh1/waverSlow/syncADC
                                                       qh1/waverSlow/syncADC
    SLICE_X6Y88.C1       net (fanout=6)        0.754   qh1/waverSlow/syncADC
    SLICE_X6Y88.C        Tilo                  0.086   qh1/waverSlow/sample<7>
                                                       qh1/waverSlow/syncADC_inv1_INV_0
    SLICE_X8Y89.CE       net (fanout=4)        0.707   qh1/waverSlow/syncADC_inv
    SLICE_X8Y89.CLK      Tceck                 0.195   qh1/waverSlow/dataDecim<11>
                                                       qh1/waverSlow/dataDecim_8
    -------------------------------------------------  ---------------------------
    Total                                      2.117ns (0.656ns logic, 1.461ns route)
                                                       (31.0% logic, 69.0% route)

--------------------------------------------------------------------------------

Paths for end point qh1/waverSlow/dataDecim_9 (SLICE_X8Y89.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     2.848ns (requirement - (data path - clock path skew + uncertainty))
  Source:               qh1/waverSlow/syncADC (FF)
  Destination:          qh1/waverSlow/dataDecim_9 (FF)
  Requirement:          5.000ns
  Data Path Delay:      2.117ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         qh1/adcClk rising at 0.000ns
  Destination Clock:    qh1/adcClk falling at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: qh1/waverSlow/syncADC to qh1/waverSlow/dataDecim_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y90.AQ       Tcko                  0.375   qh1/waverSlow/syncADC
                                                       qh1/waverSlow/syncADC
    SLICE_X6Y88.C1       net (fanout=6)        0.754   qh1/waverSlow/syncADC
    SLICE_X6Y88.C        Tilo                  0.086   qh1/waverSlow/sample<7>
                                                       qh1/waverSlow/syncADC_inv1_INV_0
    SLICE_X8Y89.CE       net (fanout=4)        0.707   qh1/waverSlow/syncADC_inv
    SLICE_X8Y89.CLK      Tceck                 0.195   qh1/waverSlow/dataDecim<11>
                                                       qh1/waverSlow/dataDecim_9
    -------------------------------------------------  ---------------------------
    Total                                      2.117ns (0.656ns logic, 1.461ns route)
                                                       (31.0% logic, 69.0% route)

--------------------------------------------------------------------------------

Paths for end point qh1/waverSlow/dataDecim_10 (SLICE_X8Y89.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     2.848ns (requirement - (data path - clock path skew + uncertainty))
  Source:               qh1/waverSlow/syncADC (FF)
  Destination:          qh1/waverSlow/dataDecim_10 (FF)
  Requirement:          5.000ns
  Data Path Delay:      2.117ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         qh1/adcClk rising at 0.000ns
  Destination Clock:    qh1/adcClk falling at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: qh1/waverSlow/syncADC to qh1/waverSlow/dataDecim_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y90.AQ       Tcko                  0.375   qh1/waverSlow/syncADC
                                                       qh1/waverSlow/syncADC
    SLICE_X6Y88.C1       net (fanout=6)        0.754   qh1/waverSlow/syncADC
    SLICE_X6Y88.C        Tilo                  0.086   qh1/waverSlow/sample<7>
                                                       qh1/waverSlow/syncADC_inv1_INV_0
    SLICE_X8Y89.CE       net (fanout=4)        0.707   qh1/waverSlow/syncADC_inv
    SLICE_X8Y89.CLK      Tceck                 0.195   qh1/waverSlow/dataDecim<11>
                                                       qh1/waverSlow/dataDecim_10
    -------------------------------------------------  ---------------------------
    Total                                      2.117ns (0.656ns logic, 1.461ns route)
                                                       (31.0% logic, 69.0% route)

--------------------------------------------------------------------------------

Hold Paths: NET "qh1/ddr_16_1/inputClk" PERIOD = 10 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point qh1/waverSlow/bufCirc/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP (RAMB36_X0Y19.ADDRAL11), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.179ns (requirement - (clock path skew + uncertainty - data path))
  Source:               qh1/waverSlow/ctWrCirc_6 (FF)
  Destination:          qh1/waverSlow/bufCirc/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.348ns (Levels of Logic = 0)
  Clock Path Skew:      0.169ns (0.623 - 0.454)
  Source Clock:         qh1/adcClk rising at 10.000ns
  Destination Clock:    qh1/adcClk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: qh1/waverSlow/ctWrCirc_6 to qh1/waverSlow/bufCirc/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X7Y98.CQ          Tcko                  0.345   qh1/waverSlow/ctWrCirc<7>
                                                          qh1/waverSlow/ctWrCirc_6
    RAMB36_X0Y19.ADDRAL11   net (fanout=4)        0.265   qh1/waverSlow/ctWrCirc<6>
    RAMB36_X0Y19.CLKARDCLKL Trckc_ADDRA (-Th)     0.262   qh1/waverSlow/bufCirc/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP
                                                          qh1/waverSlow/bufCirc/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP
    ----------------------------------------------------  ---------------------------
    Total                                         0.348ns (0.083ns logic, 0.265ns route)
                                                          (23.9% logic, 76.1% route)

--------------------------------------------------------------------------------

Paths for end point qh1/waverSlow/bufCirc/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP (RAMB36_X0Y19.ADDRAL14), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.191ns (requirement - (clock path skew + uncertainty - data path))
  Source:               qh1/waverSlow/ctWrCirc_9 (FF)
  Destination:          qh1/waverSlow/bufCirc/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.358ns (Levels of Logic = 0)
  Clock Path Skew:      0.167ns (0.623 - 0.456)
  Source Clock:         qh1/adcClk rising at 10.000ns
  Destination Clock:    qh1/adcClk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: qh1/waverSlow/ctWrCirc_9 to qh1/waverSlow/bufCirc/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X7Y99.BQ          Tcko                  0.345   qh1/waverSlow/ctWrCirc<9>
                                                          qh1/waverSlow/ctWrCirc_9
    RAMB36_X0Y19.ADDRAL14   net (fanout=4)        0.275   qh1/waverSlow/ctWrCirc<9>
    RAMB36_X0Y19.CLKARDCLKL Trckc_ADDRA (-Th)     0.262   qh1/waverSlow/bufCirc/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP
                                                          qh1/waverSlow/bufCirc/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP
    ----------------------------------------------------  ---------------------------
    Total                                         0.358ns (0.083ns logic, 0.275ns route)
                                                          (23.2% logic, 76.8% route)

--------------------------------------------------------------------------------

Paths for end point qh1/waverSlow/make_4k_Meb.meb/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP (RAMB36_X0Y18.ADDRAU12), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.213ns (requirement - (clock path skew + uncertainty - data path))
  Source:               qh1/waverSlow/adWrFifo_9 (FF)
  Destination:          qh1/waverSlow/make_4k_Meb.meb/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.364ns (Levels of Logic = 0)
  Clock Path Skew:      0.151ns (0.613 - 0.462)
  Source Clock:         qh1/adcClk rising at 10.000ns
  Destination Clock:    qh1/adcClk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: qh1/waverSlow/adWrFifo_9 to qh1/waverSlow/make_4k_Meb.meb/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X6Y93.BQ          Tcko                  0.345   qh1/waverSlow/adWrFifo<11>
                                                          qh1/waverSlow/adWrFifo_9
    RAMB36_X0Y18.ADDRAU12   net (fanout=6)        0.281   qh1/waverSlow/adWrFifo<9>
    RAMB36_X0Y18.CLKARDCLKU Trckc_ADDRA (-Th)     0.262   qh1/waverSlow/make_4k_Meb.meb/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
                                                          qh1/waverSlow/make_4k_Meb.meb/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
    ----------------------------------------------------  ---------------------------
    Total                                         0.364ns (0.083ns logic, 0.281ns route)
                                                          (22.8% logic, 77.2% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "qh1/ddr_16_1/inputClk" PERIOD = 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 6.001ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.999ns (250.063MHz) (Tbrper_I)
  Physical resource: qh1/ddr_16_1/bufferR/I
  Logical resource: qh1/ddr_16_1/bufferR/I
  Location pin: BUFR_X0Y8.I
  Clock network: qh1/ddr_16_1/clkDelayedRaw
--------------------------------------------------------------------------------
Slack: 8.000ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.000ns (500.000MHz) (Trper_CLKA)
  Physical resource: qh1/waverSlow/bufCirc/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP/CLKAL
  Logical resource: qh1/waverSlow/bufCirc/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP/CLKAL
  Location pin: RAMB36_X0Y19.CLKARDCLKL
  Clock network: qh1/adcClk
--------------------------------------------------------------------------------
Slack: 8.000ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.000ns (500.000MHz) (Trper_CLKB)
  Physical resource: qh1/waverSlow/bufCirc/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP/CLKBL
  Logical resource: qh1/waverSlow/bufCirc/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP/CLKBL
  Location pin: RAMB36_X0Y19.CLKBWRCLKL
  Clock network: qh1/adcClk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "q2/ddr_16_1/inputClk" PERIOD = 10 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1668 paths analyzed, 392 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   5.247ns.
--------------------------------------------------------------------------------

Paths for end point q2/waverSlow/dataDecim_11 (SLICE_X6Y66.DX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     3.333ns (requirement - (data path - clock path skew + uncertainty))
  Source:               q2/ddr_16_1/make_path[5].slowInstance.iddr_x (FF)
  Destination:          q2/waverSlow/dataDecim_11 (FF)
  Requirement:          5.000ns
  Data Path Delay:      1.556ns (Levels of Logic = 0)
  Clock Path Skew:      -0.076ns (0.719 - 0.795)
  Source Clock:         q2/adcClk rising at 0.000ns
  Destination Clock:    q2/adcClk falling at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: q2/ddr_16_1/make_path[5].slowInstance.iddr_x to q2/waverSlow/dataDecim_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y111.Q2     Tickq                 0.436   q2/adcIn<10>
                                                       q2/ddr_16_1/make_path[5].slowInstance.iddr_x
    SLICE_X6Y66.DX       net (fanout=5)        1.123   q2/adcIn<11>
    SLICE_X6Y66.CLK      Tdick                -0.003   q2/waverSlow/dataDecim<11>
                                                       q2/waverSlow/dataDecim_11
    -------------------------------------------------  ---------------------------
    Total                                      1.556ns (0.433ns logic, 1.123ns route)
                                                       (27.8% logic, 72.2% route)

--------------------------------------------------------------------------------

Paths for end point q2/waverSlow/dataDecim_13 (SLICE_X6Y65.BX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     3.495ns (requirement - (data path - clock path skew + uncertainty))
  Source:               q2/ddr_16_1/make_path[6].slowInstance.iddr_x (FF)
  Destination:          q2/waverSlow/dataDecim_13 (FF)
  Requirement:          5.000ns
  Data Path Delay:      1.445ns (Levels of Logic = 0)
  Clock Path Skew:      -0.025ns (0.723 - 0.748)
  Source Clock:         q2/adcClk rising at 0.000ns
  Destination Clock:    q2/adcClk falling at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: q2/ddr_16_1/make_path[6].slowInstance.iddr_x to q2/waverSlow/dataDecim_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y105.Q2     Tickq                 0.436   q2/adcIn<12>
                                                       q2/ddr_16_1/make_path[6].slowInstance.iddr_x
    SLICE_X6Y65.BX       net (fanout=4)        1.022   q2/adcIn<13>
    SLICE_X6Y65.CLK      Tdick                -0.013   q2/waverSlow/dataDecim<13>
                                                       q2/waverSlow/dataDecim_13
    -------------------------------------------------  ---------------------------
    Total                                      1.445ns (0.423ns logic, 1.022ns route)
                                                       (29.3% logic, 70.7% route)

--------------------------------------------------------------------------------

Paths for end point q2/waverSlow/dataDecim_4 (SLICE_X5Y65.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     3.499ns (requirement - (data path - clock path skew + uncertainty))
  Source:               q2/waverSlow/syncADC (FF)
  Destination:          q2/waverSlow/dataDecim_4 (FF)
  Requirement:          5.000ns
  Data Path Delay:      1.432ns (Levels of Logic = 1)
  Clock Path Skew:      -0.034ns (0.426 - 0.460)
  Source Clock:         q2/adcClk rising at 0.000ns
  Destination Clock:    q2/adcClk falling at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: q2/waverSlow/syncADC to q2/waverSlow/dataDecim_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y71.AQ       Tcko                  0.375   q2/waverSlow/syncADC
                                                       q2/waverSlow/syncADC
    SLICE_X7Y67.C6       net (fanout=6)        0.388   q2/waverSlow/syncADC
    SLICE_X7Y67.C        Tilo                  0.086   q2/waverSlow/syncADC_inv
                                                       q2/waverSlow/syncADC_inv1_INV_0
    SLICE_X5Y65.CE       net (fanout=4)        0.390   q2/waverSlow/syncADC_inv
    SLICE_X5Y65.CLK      Tceck                 0.193   q2/waverSlow/dataDecim<7>
                                                       q2/waverSlow/dataDecim_4
    -------------------------------------------------  ---------------------------
    Total                                      1.432ns (0.654ns logic, 0.778ns route)
                                                       (45.7% logic, 54.3% route)

--------------------------------------------------------------------------------

Hold Paths: NET "q2/ddr_16_1/inputClk" PERIOD = 10 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point q2/waverSlow/make_4k_Meb.meb/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP (RAMB36_X0Y15.ADDRAU11), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.304ns (requirement - (clock path skew + uncertainty - data path))
  Source:               q2/waverSlow/adWrFifo_8 (FF)
  Destination:          q2/waverSlow/make_4k_Meb.meb/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.482ns (Levels of Logic = 0)
  Clock Path Skew:      0.178ns (0.621 - 0.443)
  Source Clock:         q2/adcClk rising at 10.000ns
  Destination Clock:    q2/adcClk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: q2/waverSlow/adWrFifo_8 to q2/waverSlow/make_4k_Meb.meb/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X7Y75.AQ          Tcko                  0.345   q2/waverSlow/adWrFifo<11>
                                                          q2/waverSlow/adWrFifo_8
    RAMB36_X0Y15.ADDRAU11   net (fanout=6)        0.399   q2/waverSlow/adWrFifo<8>
    RAMB36_X0Y15.CLKARDCLKU Trckc_ADDRA (-Th)     0.262   q2/waverSlow/make_4k_Meb.meb/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
                                                          q2/waverSlow/make_4k_Meb.meb/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
    ----------------------------------------------------  ---------------------------
    Total                                         0.482ns (0.083ns logic, 0.399ns route)
                                                          (17.2% logic, 82.8% route)

--------------------------------------------------------------------------------

Paths for end point q2/waverSlow/make_4k_Meb.meb/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP (RAMB36_X0Y15.ADDRAL11), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.308ns (requirement - (clock path skew + uncertainty - data path))
  Source:               q2/waverSlow/adWrFifo_8 (FF)
  Destination:          q2/waverSlow/make_4k_Meb.meb/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.482ns (Levels of Logic = 0)
  Clock Path Skew:      0.174ns (0.617 - 0.443)
  Source Clock:         q2/adcClk rising at 10.000ns
  Destination Clock:    q2/adcClk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: q2/waverSlow/adWrFifo_8 to q2/waverSlow/make_4k_Meb.meb/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X7Y75.AQ          Tcko                  0.345   q2/waverSlow/adWrFifo<11>
                                                          q2/waverSlow/adWrFifo_8
    RAMB36_X0Y15.ADDRAL11   net (fanout=6)        0.399   q2/waverSlow/adWrFifo<8>
    RAMB36_X0Y15.CLKARDCLKL Trckc_ADDRA (-Th)     0.262   q2/waverSlow/make_4k_Meb.meb/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
                                                          q2/waverSlow/make_4k_Meb.meb/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
    ----------------------------------------------------  ---------------------------
    Total                                         0.482ns (0.083ns logic, 0.399ns route)
                                                          (17.2% logic, 82.8% route)

--------------------------------------------------------------------------------

Paths for end point q2/waverSlow/bufCirc/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP (RAMB36_X0Y10.ADDRAL7), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.313ns (requirement - (clock path skew + uncertainty - data path))
  Source:               q2/waverSlow/ctWrCirc_2 (FF)
  Destination:          q2/waverSlow/bufCirc/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.489ns (Levels of Logic = 0)
  Clock Path Skew:      0.176ns (0.599 - 0.423)
  Source Clock:         q2/adcClk rising at 10.000ns
  Destination Clock:    q2/adcClk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: q2/waverSlow/ctWrCirc_2 to q2/waverSlow/bufCirc/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X2Y51.CQ          Tcko                  0.345   q2/waverSlow/ctWrCirc<3>
                                                          q2/waverSlow/ctWrCirc_2
    RAMB36_X0Y10.ADDRAL7    net (fanout=3)        0.406   q2/waverSlow/ctWrCirc<2>
    RAMB36_X0Y10.CLKARDCLKL Trckc_ADDRA (-Th)     0.262   q2/waverSlow/bufCirc/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP
                                                          q2/waverSlow/bufCirc/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP
    ----------------------------------------------------  ---------------------------
    Total                                         0.489ns (0.083ns logic, 0.406ns route)
                                                          (17.0% logic, 83.0% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "q2/ddr_16_1/inputClk" PERIOD = 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 6.001ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.999ns (250.063MHz) (Tbrper_I)
  Physical resource: q2/ddr_16_1/bufferR/I
  Logical resource: q2/ddr_16_1/bufferR/I
  Location pin: BUFR_X0Y5.I
  Clock network: q2/ddr_16_1/clkDelayedRaw
--------------------------------------------------------------------------------
Slack: 8.000ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.000ns (500.000MHz) (Trper_CLKA)
  Physical resource: q2/waverSlow/make_4k_Meb.meb/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP/CLKAL
  Logical resource: q2/waverSlow/make_4k_Meb.meb/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP/CLKAL
  Location pin: RAMB36_X0Y13.CLKARDCLKL
  Clock network: q2/adcClk
--------------------------------------------------------------------------------
Slack: 8.000ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.000ns (500.000MHz) (Trper_CLKA)
  Physical resource: q2/waverSlow/make_4k_Meb.meb/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP/CLKAU
  Logical resource: q2/waverSlow/make_4k_Meb.meb/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP/CLKAU
  Location pin: RAMB36_X0Y13.CLKARDCLKU
  Clock network: q2/adcClk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "q3/ddr_16_1/inputClk" PERIOD = 10 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1676 paths analyzed, 392 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.946ns.
--------------------------------------------------------------------------------

Paths for end point q3/waverSlow/dataDecim_0 (SLICE_X9Y56.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     2.527ns (requirement - (data path - clock path skew + uncertainty))
  Source:               q3/waverSlow/syncADC (FF)
  Destination:          q3/waverSlow/dataDecim_0 (FF)
  Requirement:          5.000ns
  Data Path Delay:      2.429ns (Levels of Logic = 1)
  Clock Path Skew:      -0.009ns (0.127 - 0.136)
  Source Clock:         q3/adcClk rising at 0.000ns
  Destination Clock:    q3/adcClk falling at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: q3/waverSlow/syncADC to q3/waverSlow/dataDecim_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y56.CQ       Tcko                  0.396   q3/waverSlow/syncADC
                                                       q3/waverSlow/syncADC
    SLICE_X6Y53.A2       net (fanout=6)        0.921   q3/waverSlow/syncADC
    SLICE_X6Y53.A        Tilo                  0.086   q3/waverSlow/dataDecim<7>
                                                       q3/waverSlow/syncADC_inv1_INV_0
    SLICE_X9Y56.CE       net (fanout=4)        0.833   q3/waverSlow/syncADC_inv
    SLICE_X9Y56.CLK      Tceck                 0.193   q3/waverSlow/dataDecim<3>
                                                       q3/waverSlow/dataDecim_0
    -------------------------------------------------  ---------------------------
    Total                                      2.429ns (0.675ns logic, 1.754ns route)
                                                       (27.8% logic, 72.2% route)

--------------------------------------------------------------------------------

Paths for end point q3/waverSlow/dataDecim_1 (SLICE_X9Y56.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     2.527ns (requirement - (data path - clock path skew + uncertainty))
  Source:               q3/waverSlow/syncADC (FF)
  Destination:          q3/waverSlow/dataDecim_1 (FF)
  Requirement:          5.000ns
  Data Path Delay:      2.429ns (Levels of Logic = 1)
  Clock Path Skew:      -0.009ns (0.127 - 0.136)
  Source Clock:         q3/adcClk rising at 0.000ns
  Destination Clock:    q3/adcClk falling at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: q3/waverSlow/syncADC to q3/waverSlow/dataDecim_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y56.CQ       Tcko                  0.396   q3/waverSlow/syncADC
                                                       q3/waverSlow/syncADC
    SLICE_X6Y53.A2       net (fanout=6)        0.921   q3/waverSlow/syncADC
    SLICE_X6Y53.A        Tilo                  0.086   q3/waverSlow/dataDecim<7>
                                                       q3/waverSlow/syncADC_inv1_INV_0
    SLICE_X9Y56.CE       net (fanout=4)        0.833   q3/waverSlow/syncADC_inv
    SLICE_X9Y56.CLK      Tceck                 0.193   q3/waverSlow/dataDecim<3>
                                                       q3/waverSlow/dataDecim_1
    -------------------------------------------------  ---------------------------
    Total                                      2.429ns (0.675ns logic, 1.754ns route)
                                                       (27.8% logic, 72.2% route)

--------------------------------------------------------------------------------

Paths for end point q3/waverSlow/dataDecim_2 (SLICE_X9Y56.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     2.527ns (requirement - (data path - clock path skew + uncertainty))
  Source:               q3/waverSlow/syncADC (FF)
  Destination:          q3/waverSlow/dataDecim_2 (FF)
  Requirement:          5.000ns
  Data Path Delay:      2.429ns (Levels of Logic = 1)
  Clock Path Skew:      -0.009ns (0.127 - 0.136)
  Source Clock:         q3/adcClk rising at 0.000ns
  Destination Clock:    q3/adcClk falling at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: q3/waverSlow/syncADC to q3/waverSlow/dataDecim_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y56.CQ       Tcko                  0.396   q3/waverSlow/syncADC
                                                       q3/waverSlow/syncADC
    SLICE_X6Y53.A2       net (fanout=6)        0.921   q3/waverSlow/syncADC
    SLICE_X6Y53.A        Tilo                  0.086   q3/waverSlow/dataDecim<7>
                                                       q3/waverSlow/syncADC_inv1_INV_0
    SLICE_X9Y56.CE       net (fanout=4)        0.833   q3/waverSlow/syncADC_inv
    SLICE_X9Y56.CLK      Tceck                 0.193   q3/waverSlow/dataDecim<3>
                                                       q3/waverSlow/dataDecim_2
    -------------------------------------------------  ---------------------------
    Total                                      2.429ns (0.675ns logic, 1.754ns route)
                                                       (27.8% logic, 72.2% route)

--------------------------------------------------------------------------------

Hold Paths: NET "q3/ddr_16_1/inputClk" PERIOD = 10 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point q3/waverSlow/bufCirc/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP (RAMB36_X0Y10.ADDRAU9), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.281ns (requirement - (clock path skew + uncertainty - data path))
  Source:               q3/waverSlow/ctWrCirc_4 (FF)
  Destination:          q3/waverSlow/bufCirc/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.491ns (Levels of Logic = 0)
  Clock Path Skew:      0.210ns (0.611 - 0.401)
  Source Clock:         q3/adcClk rising at 10.000ns
  Destination Clock:    q3/adcClk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: q3/waverSlow/ctWrCirc_4 to q3/waverSlow/bufCirc/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X3Y51.AQ          Tcko                  0.345   q3/waverSlow/ctWrCirc<7>
                                                          q3/waverSlow/ctWrCirc_4
    RAMB36_X0Y10.ADDRAU9    net (fanout=3)        0.408   q3/waverSlow/ctWrCirc<4>
    RAMB36_X0Y10.CLKARDCLKU Trckc_ADDRA (-Th)     0.262   q2/waverSlow/bufCirc/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP
                                                          q3/waverSlow/bufCirc/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP
    ----------------------------------------------------  ---------------------------
    Total                                         0.491ns (0.083ns logic, 0.408ns route)
                                                          (16.9% logic, 83.1% route)

--------------------------------------------------------------------------------

Paths for end point q3/waverSlow/bufCirc/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP (RAMB36_X0Y10.ADDRAU11), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.282ns (requirement - (clock path skew + uncertainty - data path))
  Source:               q3/waverSlow/ctWrCirc_6 (FF)
  Destination:          q3/waverSlow/bufCirc/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.492ns (Levels of Logic = 0)
  Clock Path Skew:      0.210ns (0.611 - 0.401)
  Source Clock:         q3/adcClk rising at 10.000ns
  Destination Clock:    q3/adcClk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: q3/waverSlow/ctWrCirc_6 to q3/waverSlow/bufCirc/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X3Y51.CQ          Tcko                  0.345   q3/waverSlow/ctWrCirc<7>
                                                          q3/waverSlow/ctWrCirc_6
    RAMB36_X0Y10.ADDRAU11   net (fanout=4)        0.409   q3/waverSlow/ctWrCirc<6>
    RAMB36_X0Y10.CLKARDCLKU Trckc_ADDRA (-Th)     0.262   q2/waverSlow/bufCirc/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP
                                                          q3/waverSlow/bufCirc/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP
    ----------------------------------------------------  ---------------------------
    Total                                         0.492ns (0.083ns logic, 0.409ns route)
                                                          (16.9% logic, 83.1% route)

--------------------------------------------------------------------------------

Paths for end point q3/waverSlow/bufCirc/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP (RAMB36_X0Y10.ADDRAU5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.386ns (requirement - (clock path skew + uncertainty - data path))
  Source:               q3/waverSlow/ctWrCirc_0 (FF)
  Destination:          q3/waverSlow/bufCirc/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.601ns (Levels of Logic = 0)
  Clock Path Skew:      0.215ns (0.611 - 0.396)
  Source Clock:         q3/adcClk rising at 10.000ns
  Destination Clock:    q3/adcClk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: q3/waverSlow/ctWrCirc_0 to q3/waverSlow/bufCirc/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X3Y50.AQ          Tcko                  0.345   q3/waverSlow/ctWrCirc<3>
                                                          q3/waverSlow/ctWrCirc_0
    RAMB36_X0Y10.ADDRAU5    net (fanout=3)        0.518   q3/waverSlow/ctWrCirc<0>
    RAMB36_X0Y10.CLKARDCLKU Trckc_ADDRA (-Th)     0.262   q2/waverSlow/bufCirc/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP
                                                          q3/waverSlow/bufCirc/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP
    ----------------------------------------------------  ---------------------------
    Total                                         0.601ns (0.083ns logic, 0.518ns route)
                                                          (13.8% logic, 86.2% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "q3/ddr_16_1/inputClk" PERIOD = 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 6.001ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.999ns (250.063MHz) (Tbrper_I)
  Physical resource: q3/ddr_16_1/bufferR/I
  Logical resource: q3/ddr_16_1/bufferR/I
  Location pin: BUFR_X0Y4.I
  Clock network: q3/ddr_16_1/clkDelayedRaw
--------------------------------------------------------------------------------
Slack: 8.000ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.000ns (500.000MHz) (Trper_CLKA)
  Physical resource: q3/waverSlow/make_4k_Meb.meb/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP/CLKAL
  Logical resource: q3/waverSlow/make_4k_Meb.meb/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP/CLKAL
  Location pin: RAMB36_X0Y12.CLKARDCLKL
  Clock network: q3/adcClk
--------------------------------------------------------------------------------
Slack: 8.000ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.000ns (500.000MHz) (Trper_CLKA)
  Physical resource: q3/waverSlow/make_4k_Meb.meb/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP/CLKAU
  Logical resource: q3/waverSlow/make_4k_Meb.meb/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP/CLKAU
  Location pin: RAMB36_X0Y12.CLKARDCLKU
  Clock network: q3/adcClk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_D2_TO_T2_ila_pro_0_path" TIG;

 3 paths analyzed, 3 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO (SLICE_X43Y7.D4), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     1.988ns (data path - clock path skew + uncertainty)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO (FF)
  Data Path Delay:      1.953ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<13> falling
  Destination Clock:    icon_control0<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y6.CQ       Tcklo                 0.581   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X42Y6.D6       net (fanout=1)        0.265   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X42Y6.D        Tilo                  0.086   U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/iDOUT_dly<0>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat1
    SLICE_X43Y6.C3       net (fanout=3)        0.481   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat
    SLICE_X43Y6.C        Tilo                  0.086   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D0
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_4
    SLICE_X43Y7.D4       net (fanout=1)        0.425   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_4
    SLICE_X43Y7.CLK      Tas                   0.029   U_ila_pro_0/U0/I_NO_D.U_ILA/iSTAT_DOUT
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O92
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                      1.953ns (0.782ns logic, 1.171ns route)
                                                       (40.0% logic, 60.0% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE (SLICE_X41Y6.DX), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     1.253ns (data path - clock path skew + uncertainty)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE (FF)
  Data Path Delay:      1.218ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<13> falling
  Destination Clock:    icon_control0<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y6.CQ       Tcklo                 0.581   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X42Y6.D6       net (fanout=1)        0.265   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X42Y6.D        Tilo                  0.086   U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/iDOUT_dly<0>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat1
    SLICE_X41Y6.DX       net (fanout=3)        0.288   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat
    SLICE_X41Y6.CLK      Tdick                -0.002   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D1
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE
    -------------------------------------------------  ---------------------------
    Total                                      1.218ns (0.665ns logic, 0.553ns route)
                                                       (54.6% logic, 45.4% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE (SLICE_X43Y6.BX), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     1.228ns (data path - clock path skew + uncertainty)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE (FF)
  Data Path Delay:      1.193ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<13> falling
  Destination Clock:    icon_control0<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y6.CQ       Tcklo                 0.581   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X42Y6.D6       net (fanout=1)        0.265   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X42Y6.D        Tilo                  0.086   U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/iDOUT_dly<0>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat1
    SLICE_X43Y6.BX       net (fanout=3)        0.273   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat
    SLICE_X43Y6.CLK      Tdick                -0.012   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D0
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE
    -------------------------------------------------  ---------------------------
    Total                                      1.193ns (0.655ns logic, 0.538ns route)
                                                       (54.9% logic, 45.1% route)

--------------------------------------------------------------------------------

Hold Paths: PATH "TS_D2_TO_T2_ila_pro_0_path" TIG;
--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE (SLICE_X43Y6.BX), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.881ns (datapath - clock path skew - uncertainty)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE (FF)
  Data Path Delay:      0.916ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<13> falling
  Destination Clock:    icon_control0<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path: U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y6.CQ       Tcklo                 0.535   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X42Y6.D6       net (fanout=1)        0.244   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X42Y6.D        Tilo                  0.079   U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/iDOUT_dly<0>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat1
    SLICE_X43Y6.BX       net (fanout=3)        0.251   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat
    SLICE_X43Y6.CLK      Tckdi       (-Th)     0.193   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D0
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE
    -------------------------------------------------  ---------------------------
    Total                                      0.916ns (0.421ns logic, 0.495ns route)
                                                       (46.0% logic, 54.0% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE (SLICE_X41Y6.DX), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.904ns (datapath - clock path skew - uncertainty)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE (FF)
  Data Path Delay:      0.939ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<13> falling
  Destination Clock:    icon_control0<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path: U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y6.CQ       Tcklo                 0.535   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X42Y6.D6       net (fanout=1)        0.244   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X42Y6.D        Tilo                  0.079   U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/iDOUT_dly<0>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat1
    SLICE_X41Y6.DX       net (fanout=3)        0.265   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat
    SLICE_X41Y6.CLK      Tckdi       (-Th)     0.184   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D1
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE
    -------------------------------------------------  ---------------------------
    Total                                      0.939ns (0.430ns logic, 0.509ns route)
                                                       (45.8% logic, 54.2% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO (SLICE_X43Y7.D4), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      1.581ns (datapath - clock path skew - uncertainty)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO (FF)
  Data Path Delay:      1.616ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<13> falling
  Destination Clock:    icon_control0<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path: U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y6.CQ       Tcklo                 0.535   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X42Y6.D6       net (fanout=1)        0.244   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X42Y6.D        Tilo                  0.079   U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/iDOUT_dly<0>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat1
    SLICE_X43Y6.C3       net (fanout=3)        0.443   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat
    SLICE_X43Y6.C        Tilo                  0.079   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D0
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_4
    SLICE_X43Y7.D4       net (fanout=1)        0.391   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_4
    SLICE_X43Y7.CLK      Tah         (-Th)     0.155   U_ila_pro_0/U0/I_NO_D.U_ILA/iSTAT_DOUT
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O92
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                      1.616ns (0.538ns logic, 1.078ns route)
                                                       (33.3% logic, 66.7% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_J2_TO_D2_ila_pro_0_path" TIG;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_J3_TO_D2_ila_pro_0_path" TIG;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_J4_TO_D2_ila_pro_0_path" TIG;

 11 paths analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (SLICE_X39Y6.CLK), 11 paths
--------------------------------------------------------------------------------
Delay (setup path):     3.587ns (data path)
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      3.587ns (Levels of Logic = 2)
  Source Clock:         icon_control0<0> rising at 0.000ns

  Maximum Data Path: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y25.AQ      Tcko                  0.375   U_icon_pro/U0/U_ICON/iCOMMAND_GRP<1>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET
    SLICE_X47Y26.C2      net (fanout=3)        0.640   U_icon_pro/U0/U_ICON/iCOMMAND_GRP<0>
    SLICE_X47Y26.C       Tilo                  0.086   icon_control0<6>
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/U_CMDGRP0
    SLICE_X43Y7.B2       net (fanout=9)        1.856   U_icon_pro/U0/U_ICON/U_CTRL_OUT/iCOMMAND_GRP_SEL<0>
    SLICE_X43Y7.B        Tilo                  0.086   U_ila_pro_0/U0/I_NO_D.U_ILA/iSTAT_DOUT
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE
    SLICE_X39Y6.CLK      net (fanout=5)        0.544   icon_control0<13>
    -------------------------------------------------  ---------------------------
    Total                                      3.587ns (0.547ns logic, 3.040ns route)
                                                       (15.2% logic, 84.8% route)

--------------------------------------------------------------------------------
Delay (setup path):     3.481ns (data path)
  Source:               U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      3.481ns (Levels of Logic = 2)
  Source Clock:         icon_control0<0> rising at 0.000ns

  Maximum Data Path: U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y22.DQ      Tcko                  0.375   U_icon_pro/U0/U_ICON/iSYNC
                                                       U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC
    SLICE_X37Y29.A4      net (fanout=2)        0.746   U_icon_pro/U0/U_ICON/iSYNC
    SLICE_X37Y29.A       Tilo                  0.086   U_icon_pro/U0/U_ICON/U_CTRL_OUT/iDATA_VALID
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/U_DATA_VALID
    SLICE_X43Y7.B4       net (fanout=10)       1.644   U_icon_pro/U0/U_ICON/U_CTRL_OUT/iDATA_VALID
    SLICE_X43Y7.B        Tilo                  0.086   U_ila_pro_0/U0/I_NO_D.U_ILA/iSTAT_DOUT
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE
    SLICE_X39Y6.CLK      net (fanout=5)        0.544   icon_control0<13>
    -------------------------------------------------  ---------------------------
    Total                                      3.481ns (0.547ns logic, 2.934ns route)
                                                       (15.7% logic, 84.3% route)

--------------------------------------------------------------------------------
Delay (setup path):     3.286ns (data path)
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      3.286ns (Levels of Logic = 2)
  Source Clock:         icon_control0<0> rising at 0.000ns

  Maximum Data Path: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y25.BQ      Tcko                  0.375   U_icon_pro/U0/U_ICON/iCOMMAND_GRP<1>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET
    SLICE_X47Y26.C5      net (fanout=4)        0.339   U_icon_pro/U0/U_ICON/iCOMMAND_GRP<1>
    SLICE_X47Y26.C       Tilo                  0.086   icon_control0<6>
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/U_CMDGRP0
    SLICE_X43Y7.B2       net (fanout=9)        1.856   U_icon_pro/U0/U_ICON/U_CTRL_OUT/iCOMMAND_GRP_SEL<0>
    SLICE_X43Y7.B        Tilo                  0.086   U_ila_pro_0/U0/I_NO_D.U_ILA/iSTAT_DOUT
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE
    SLICE_X39Y6.CLK      net (fanout=5)        0.544   icon_control0<13>
    -------------------------------------------------  ---------------------------
    Total                                      3.286ns (0.547ns logic, 2.739ns route)
                                                       (16.6% logic, 83.4% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_J_CLK = PERIOD TIMEGRP "J_CLK" 30 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 2093 paths analyzed, 343 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   5.556ns.
--------------------------------------------------------------------------------

Paths for end point U_icon_pro/U0/U_ICON/U_TDO_reg (SLICE_X44Y25.B6), 30 paths
--------------------------------------------------------------------------------
Slack (setup path):     24.444ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb16/U_RAMB16 (RAM)
  Destination:          U_icon_pro/U0/U_ICON/U_TDO_reg (FF)
  Requirement:          30.000ns
  Data Path Delay:      5.521ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising at 0.000ns
  Destination Clock:    icon_control0<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb16/U_RAMB16 to U_icon_pro/U0/U_ICON/U_TDO_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X1Y10.DOADOL2 Trcko_DOWA            1.892   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb16/U_RAMB16
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb16/U_RAMB16
    SLICE_X45Y53.B1      net (fanout=1)        1.128   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_data<2>
    SLICE_X45Y53.AMUX    Topba                 0.322   N1094
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I4.U_MUX16/Mmux_O_7
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I4.U_MUX16/Mmux_O_5_f7
    SLICE_X44Y47.B3      net (fanout=1)        0.719   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I4.U_MUX16/Mmux_O_5_f7
    SLICE_X44Y47.B       Tilo                  0.086   U_ila_pro_0/U0/I_NO_D.U_ILA/iDATA_DOUT
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_col_addr_dly<3>1
    SLICE_X44Y25.A5      net (fanout=1)        1.152   U_ila_pro_0/U0/I_NO_D.U_ILA/iDATA_DOUT
    SLICE_X44Y25.A       Tilo                  0.086   U_icon_pro/U0/U_ICON/iTDO
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_DOUT
    SLICE_X44Y25.B6      net (fanout=1)        0.135   icon_control0<3>
    SLICE_X44Y25.CLK     Tas                   0.001   U_icon_pro/U0/U_ICON/iTDO
                                                       U_icon_pro/U0/U_ICON/U_TDO_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O11
                                                       U_icon_pro/U0/U_ICON/U_TDO_reg
    -------------------------------------------------  ---------------------------
    Total                                      5.521ns (2.387ns logic, 3.134ns route)
                                                       (43.2% logic, 56.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     24.579ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb16/U_RAMB16 (RAM)
  Destination:          U_icon_pro/U0/U_ICON/U_TDO_reg (FF)
  Requirement:          30.000ns
  Data Path Delay:      5.386ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising at 0.000ns
  Destination Clock:    icon_control0<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb16/U_RAMB16 to U_icon_pro/U0/U_ICON/U_TDO_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X1Y10.DOADOL6 Trcko_DOWA            1.892   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb16/U_RAMB16
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb16/U_RAMB16
    SLICE_X45Y53.A1      net (fanout=1)        0.993   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_data<6>
    SLICE_X45Y53.AMUX    Tilo                  0.322   N1094
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I4.U_MUX16/Mmux_O_6
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I4.U_MUX16/Mmux_O_5_f7
    SLICE_X44Y47.B3      net (fanout=1)        0.719   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I4.U_MUX16/Mmux_O_5_f7
    SLICE_X44Y47.B       Tilo                  0.086   U_ila_pro_0/U0/I_NO_D.U_ILA/iDATA_DOUT
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_col_addr_dly<3>1
    SLICE_X44Y25.A5      net (fanout=1)        1.152   U_ila_pro_0/U0/I_NO_D.U_ILA/iDATA_DOUT
    SLICE_X44Y25.A       Tilo                  0.086   U_icon_pro/U0/U_ICON/iTDO
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_DOUT
    SLICE_X44Y25.B6      net (fanout=1)        0.135   icon_control0<3>
    SLICE_X44Y25.CLK     Tas                   0.001   U_icon_pro/U0/U_ICON/iTDO
                                                       U_icon_pro/U0/U_ICON/U_TDO_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O11
                                                       U_icon_pro/U0/U_ICON/U_TDO_reg
    -------------------------------------------------  ---------------------------
    Total                                      5.386ns (2.387ns logic, 2.999ns route)
                                                       (44.3% logic, 55.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     24.663ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb16/U_RAMB16 (RAM)
  Destination:          U_icon_pro/U0/U_ICON/U_TDO_reg (FF)
  Requirement:          30.000ns
  Data Path Delay:      5.302ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising at 0.000ns
  Destination Clock:    icon_control0<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb16/U_RAMB16 to U_icon_pro/U0/U_ICON/U_TDO_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X1Y10.DOADOL7 Trcko_DOWA            1.892   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb16/U_RAMB16
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb16/U_RAMB16
    SLICE_X45Y53.A2      net (fanout=1)        0.909   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_data<7>
    SLICE_X45Y53.AMUX    Tilo                  0.322   N1094
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I4.U_MUX16/Mmux_O_6
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I4.U_MUX16/Mmux_O_5_f7
    SLICE_X44Y47.B3      net (fanout=1)        0.719   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I4.U_MUX16/Mmux_O_5_f7
    SLICE_X44Y47.B       Tilo                  0.086   U_ila_pro_0/U0/I_NO_D.U_ILA/iDATA_DOUT
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_col_addr_dly<3>1
    SLICE_X44Y25.A5      net (fanout=1)        1.152   U_ila_pro_0/U0/I_NO_D.U_ILA/iDATA_DOUT
    SLICE_X44Y25.A       Tilo                  0.086   U_icon_pro/U0/U_ICON/iTDO
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_DOUT
    SLICE_X44Y25.B6      net (fanout=1)        0.135   icon_control0<3>
    SLICE_X44Y25.CLK     Tas                   0.001   U_icon_pro/U0/U_ICON/iTDO
                                                       U_icon_pro/U0/U_ICON/U_TDO_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O11
                                                       U_icon_pro/U0/U_ICON/U_TDO_reg
    -------------------------------------------------  ---------------------------
    Total                                      5.302ns (2.387ns logic, 2.915ns route)
                                                       (45.0% logic, 55.0% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[2].U_FDRE (SLICE_X40Y4.SR), 22 paths
--------------------------------------------------------------------------------
Slack (setup path):     25.373ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[2].U_FDRE (FF)
  Requirement:          30.000ns
  Data Path Delay:      4.592ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising at 0.000ns
  Destination Clock:    icon_control0<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[2].U_FDRE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y22.DQ      Tcko                  0.375   U_icon_pro/U0/U_ICON/iSYNC
                                                       U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC
    SLICE_X37Y29.A4      net (fanout=2)        0.746   U_icon_pro/U0/U_ICON/iSYNC
    SLICE_X37Y29.A       Tilo                  0.086   U_icon_pro/U0/U_ICON/U_CTRL_OUT/iDATA_VALID
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/U_DATA_VALID
    SLICE_X47Y18.A4      net (fanout=10)       1.057   U_icon_pro/U0/U_ICON/U_CTRL_OUT/iDATA_VALID
    SLICE_X47Y18.A       Tilo                  0.086   icon_control0<19>
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[0].U_LCE
    SLICE_X42Y8.C3       net (fanout=2)        1.052   icon_control0<4>
    SLICE_X42Y8.C        Tilo                  0.086   icon_control0<5>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_STATCMD
    SLICE_X40Y4.SR       net (fanout=3)        0.659   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/iSTATCMD_CE_n
    SLICE_X40Y4.CLK      Tsrck                 0.445   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/iSTAT_CNT<3>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[2].U_FDRE
    -------------------------------------------------  ---------------------------
    Total                                      4.592ns (1.078ns logic, 3.514ns route)
                                                       (23.5% logic, 76.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     25.409ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[9].I_NE0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[2].U_FDRE (FF)
  Requirement:          30.000ns
  Data Path Delay:      4.556ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising at 0.000ns
  Destination Clock:    icon_control0<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[9].I_NE0.U_TARGET to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[2].U_FDRE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y25.BQ      Tcko                  0.375   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<11>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[9].I_NE0.U_TARGET
    SLICE_X46Y21.C1      net (fanout=10)       1.009   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<9>
    SLICE_X46Y21.C       Tilo                  0.086   U_icon_pro/U0/U_ICON/iCOMMAND_SEL<0>
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[0].U_LUT
    SLICE_X47Y18.A3      net (fanout=3)        0.758   U_icon_pro/U0/U_ICON/iCOMMAND_SEL<0>
    SLICE_X47Y18.A       Tilo                  0.086   icon_control0<19>
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[0].U_LCE
    SLICE_X42Y8.C3       net (fanout=2)        1.052   icon_control0<4>
    SLICE_X42Y8.C        Tilo                  0.086   icon_control0<5>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_STATCMD
    SLICE_X40Y4.SR       net (fanout=3)        0.659   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/iSTATCMD_CE_n
    SLICE_X40Y4.CLK      Tsrck                 0.445   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/iSTAT_CNT<3>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[2].U_FDRE
    -------------------------------------------------  ---------------------------
    Total                                      4.556ns (1.078ns logic, 3.478ns route)
                                                       (23.7% logic, 76.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     25.416ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[2].U_FDRE (FF)
  Requirement:          30.000ns
  Data Path Delay:      4.549ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising at 0.000ns
  Destination Clock:    icon_control0<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[2].U_FDRE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y22.DQ      Tcko                  0.375   U_icon_pro/U0/U_ICON/iSYNC
                                                       U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC
    SLICE_X37Y29.A4      net (fanout=2)        0.746   U_icon_pro/U0/U_ICON/iSYNC
    SLICE_X37Y29.A       Tilo                  0.086   U_icon_pro/U0/U_ICON/U_CTRL_OUT/iDATA_VALID
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/U_DATA_VALID
    SLICE_X42Y8.D2       net (fanout=10)       1.921   U_icon_pro/U0/U_ICON/U_CTRL_OUT/iDATA_VALID
    SLICE_X42Y8.D        Tilo                  0.086   icon_control0<5>
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[1].U_LCE
    SLICE_X42Y8.C6       net (fanout=5)        0.145   icon_control0<5>
    SLICE_X42Y8.C        Tilo                  0.086   icon_control0<5>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_STATCMD
    SLICE_X40Y4.SR       net (fanout=3)        0.659   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/iSTATCMD_CE_n
    SLICE_X40Y4.CLK      Tsrck                 0.445   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/iSTAT_CNT<3>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[2].U_FDRE
    -------------------------------------------------  ---------------------------
    Total                                      4.549ns (1.078ns logic, 3.471ns route)
                                                       (23.7% logic, 76.3% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[3].U_FDRE (SLICE_X40Y4.SR), 22 paths
--------------------------------------------------------------------------------
Slack (setup path):     25.374ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[3].U_FDRE (FF)
  Requirement:          30.000ns
  Data Path Delay:      4.591ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising at 0.000ns
  Destination Clock:    icon_control0<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[3].U_FDRE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y22.DQ      Tcko                  0.375   U_icon_pro/U0/U_ICON/iSYNC
                                                       U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC
    SLICE_X37Y29.A4      net (fanout=2)        0.746   U_icon_pro/U0/U_ICON/iSYNC
    SLICE_X37Y29.A       Tilo                  0.086   U_icon_pro/U0/U_ICON/U_CTRL_OUT/iDATA_VALID
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/U_DATA_VALID
    SLICE_X47Y18.A4      net (fanout=10)       1.057   U_icon_pro/U0/U_ICON/U_CTRL_OUT/iDATA_VALID
    SLICE_X47Y18.A       Tilo                  0.086   icon_control0<19>
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[0].U_LCE
    SLICE_X42Y8.C3       net (fanout=2)        1.052   icon_control0<4>
    SLICE_X42Y8.C        Tilo                  0.086   icon_control0<5>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_STATCMD
    SLICE_X40Y4.SR       net (fanout=3)        0.659   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/iSTATCMD_CE_n
    SLICE_X40Y4.CLK      Tsrck                 0.444   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/iSTAT_CNT<3>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[3].U_FDRE
    -------------------------------------------------  ---------------------------
    Total                                      4.591ns (1.077ns logic, 3.514ns route)
                                                       (23.5% logic, 76.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     25.410ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[9].I_NE0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[3].U_FDRE (FF)
  Requirement:          30.000ns
  Data Path Delay:      4.555ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising at 0.000ns
  Destination Clock:    icon_control0<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[9].I_NE0.U_TARGET to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[3].U_FDRE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y25.BQ      Tcko                  0.375   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<11>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[9].I_NE0.U_TARGET
    SLICE_X46Y21.C1      net (fanout=10)       1.009   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<9>
    SLICE_X46Y21.C       Tilo                  0.086   U_icon_pro/U0/U_ICON/iCOMMAND_SEL<0>
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[0].U_LUT
    SLICE_X47Y18.A3      net (fanout=3)        0.758   U_icon_pro/U0/U_ICON/iCOMMAND_SEL<0>
    SLICE_X47Y18.A       Tilo                  0.086   icon_control0<19>
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[0].U_LCE
    SLICE_X42Y8.C3       net (fanout=2)        1.052   icon_control0<4>
    SLICE_X42Y8.C        Tilo                  0.086   icon_control0<5>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_STATCMD
    SLICE_X40Y4.SR       net (fanout=3)        0.659   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/iSTATCMD_CE_n
    SLICE_X40Y4.CLK      Tsrck                 0.444   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/iSTAT_CNT<3>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[3].U_FDRE
    -------------------------------------------------  ---------------------------
    Total                                      4.555ns (1.077ns logic, 3.478ns route)
                                                       (23.6% logic, 76.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     25.417ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[3].U_FDRE (FF)
  Requirement:          30.000ns
  Data Path Delay:      4.548ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising at 0.000ns
  Destination Clock:    icon_control0<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[3].U_FDRE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y22.DQ      Tcko                  0.375   U_icon_pro/U0/U_ICON/iSYNC
                                                       U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC
    SLICE_X37Y29.A4      net (fanout=2)        0.746   U_icon_pro/U0/U_ICON/iSYNC
    SLICE_X37Y29.A       Tilo                  0.086   U_icon_pro/U0/U_ICON/U_CTRL_OUT/iDATA_VALID
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/U_DATA_VALID
    SLICE_X42Y8.D2       net (fanout=10)       1.921   U_icon_pro/U0/U_ICON/U_CTRL_OUT/iDATA_VALID
    SLICE_X42Y8.D        Tilo                  0.086   icon_control0<5>
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[1].U_LCE
    SLICE_X42Y8.C6       net (fanout=5)        0.145   icon_control0<5>
    SLICE_X42Y8.C        Tilo                  0.086   icon_control0<5>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_STATCMD
    SLICE_X40Y4.SR       net (fanout=3)        0.659   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/iSTATCMD_CE_n
    SLICE_X40Y4.CLK      Tsrck                 0.444   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/iSTAT_CNT<3>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[3].U_FDRE
    -------------------------------------------------  ---------------------------
    Total                                      4.548ns (1.077ns logic, 3.471ns route)
                                                       (23.7% logic, 76.3% route)

--------------------------------------------------------------------------------

Hold Paths: TS_J_CLK = PERIOD TIMEGRP "J_CLK" 30 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_RESET_EDGE/I_H2L.U_DOUT (SLICE_X43Y9.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.283ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_RESET_EDGE/U_DOUT1 (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_RESET_EDGE/I_H2L.U_DOUT (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.283ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising at 30.000ns
  Destination Clock:    icon_control0<0> rising at 30.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_RESET_EDGE/U_DOUT1 to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_RESET_EDGE/I_H2L.U_DOUT
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y9.BQ       Tcko                  0.345   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_RESET_EDGE/iDOUT<1>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_RESET_EDGE/U_DOUT1
    SLICE_X43Y9.AX       net (fanout=1)        0.128   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_RESET_EDGE/iDOUT<1>
    SLICE_X43Y9.CLK      Tckdi       (-Th)     0.190   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/ACTRESET_pulse
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_RESET_EDGE/I_H2L.U_DOUT
    -------------------------------------------------  ---------------------------
    Total                                      0.283ns (0.155ns logic, 0.128ns route)
                                                       (54.8% logic, 45.2% route)

--------------------------------------------------------------------------------

Paths for end point U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET (SLICE_X46Y25.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.311ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET (FF)
  Destination:          U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.311ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising at 30.000ns
  Destination Clock:    icon_control0<0> rising at 30.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET to U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y25.AQ      Tcko                  0.345   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<11>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET
    SLICE_X46Y25.BX      net (fanout=10)       0.159   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<8>
    SLICE_X46Y25.CLK     Tckdi       (-Th)     0.193   U_icon_pro/U0/U_ICON/iCOMMAND_GRP<1>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET
    -------------------------------------------------  ---------------------------
    Total                                      0.311ns (0.152ns logic, 0.159ns route)
                                                       (48.9% logic, 51.1% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_DLY/G_REG_BIT[1].U_FDRE (SLICE_X48Y45.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.393ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_B/u_cnt/G[1].U_FDRE (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_DLY/G_REG_BIT[1].U_FDRE (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.393ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising at 30.000ns
  Destination Clock:    icon_control0<0> rising at 30.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_B/u_cnt/G[1].U_FDRE to U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_DLY/G_REG_BIT[1].U_FDRE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y44.BQ      Tcko                  0.345   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_col_addr_wide<3>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_B/u_cnt/G[1].U_FDRE
    SLICE_X48Y45.BX      net (fanout=3)        0.251   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_col_addr_wide<1>
    SLICE_X48Y45.CLK     Tckdi       (-Th)     0.203   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_col_addr_dly<3>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_DLY/G_REG_BIT[1].U_FDRE
    -------------------------------------------------  ---------------------------
    Total                                      0.393ns (0.142ns logic, 0.251ns route)
                                                       (36.1% logic, 63.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_J_CLK = PERIOD TIMEGRP "J_CLK" 30 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 28.000ns (period - min period limit)
  Period: 30.000ns
  Min period limit: 2.000ns (500.000MHz) (Trper_CLKA)
  Physical resource: U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb16/U_RAMB16/CLKAL
  Logical resource: U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb16/U_RAMB16/CLKAL
  Location pin: RAMB36_X1Y10.CLKARDCLKL
  Clock network: icon_control0<0>
--------------------------------------------------------------------------------
Slack: 28.000ns (period - min period limit)
  Period: 30.000ns
  Min period limit: 2.000ns (500.000MHz) (Trper_CLKA)
  Physical resource: U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb16/U_RAMB16/REGCLKAL
  Logical resource: U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb16/U_RAMB16/REGCLKAL
  Location pin: RAMB36_X1Y10.REGCLKARDRCLKL
  Clock network: icon_control0<0>
--------------------------------------------------------------------------------
Slack: 28.502ns (period - min period limit)
  Period: 30.000ns
  Min period limit: 1.498ns (667.557MHz) (Tbgper_I)
  Physical resource: U_icon_pro/U0/U_ICON/I_YES_BSCAN.U_BS/I_USE_SOFTBSCAN_EQ0.I_USE_XST_TCK_WORKAROUND_EQ1.U_ICON_BSCAN_BUFG/U_BUFG/I0
  Logical resource: U_icon_pro/U0/U_ICON/I_YES_BSCAN.U_BS/I_USE_SOFTBSCAN_EQ0.I_USE_XST_TCK_WORKAROUND_EQ1.U_ICON_BSCAN_BUFG/U_BUFG/I0
  Location pin: BUFGCTRL_X0Y11.I0
  Clock network: U_icon_pro/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_U_TO_J = MAXDELAY FROM TIMEGRP "U_CLK" TO TIMEGRP "J_CLK" 
15 ns;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 18 paths analyzed, 18 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   3.227ns.
--------------------------------------------------------------------------------

Paths for end point U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET (SLICE_X46Y25.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    11.773ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_icon_pro/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET (FF)
  Requirement:          15.000ns
  Data Path Delay:      3.192ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         U_icon_pro/U0/iUPDATE_OUT rising
  Destination Clock:    icon_control0<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: U_icon_pro/U0/U_ICON/U_iDATA_CMD to U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y41.AQ      Tcko                  0.375   U_icon_pro/U0/U_ICON/iDATA_CMD
                                                       U_icon_pro/U0/U_ICON/U_iDATA_CMD
    SLICE_X37Y26.A4      net (fanout=3)        1.868   U_icon_pro/U0/U_ICON/iDATA_CMD
    SLICE_X37Y26.A       Tilo                  0.086   U_icon_pro/U0/U_ICON/U_CMD/iTARGET_CE
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_TARGET_CE
    SLICE_X46Y25.CE      net (fanout=3)        0.669   U_icon_pro/U0/U_ICON/U_CMD/iTARGET_CE
    SLICE_X46Y25.CLK     Tceck                 0.194   U_icon_pro/U0/U_ICON/iCOMMAND_GRP<1>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET
    -------------------------------------------------  ---------------------------
    Total                                      3.192ns (0.655ns logic, 2.537ns route)
                                                       (20.5% logic, 79.5% route)

--------------------------------------------------------------------------------

Paths for end point U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET (SLICE_X46Y25.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    11.773ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_icon_pro/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET (FF)
  Requirement:          15.000ns
  Data Path Delay:      3.192ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         U_icon_pro/U0/iUPDATE_OUT rising
  Destination Clock:    icon_control0<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: U_icon_pro/U0/U_ICON/U_iDATA_CMD to U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y41.AQ      Tcko                  0.375   U_icon_pro/U0/U_ICON/iDATA_CMD
                                                       U_icon_pro/U0/U_ICON/U_iDATA_CMD
    SLICE_X37Y26.A4      net (fanout=3)        1.868   U_icon_pro/U0/U_ICON/iDATA_CMD
    SLICE_X37Y26.A       Tilo                  0.086   U_icon_pro/U0/U_ICON/U_CMD/iTARGET_CE
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_TARGET_CE
    SLICE_X46Y25.CE      net (fanout=3)        0.669   U_icon_pro/U0/U_ICON/U_CMD/iTARGET_CE
    SLICE_X46Y25.CLK     Tceck                 0.194   U_icon_pro/U0/U_ICON/iCOMMAND_GRP<1>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET
    -------------------------------------------------  ---------------------------
    Total                                      3.192ns (0.655ns logic, 2.537ns route)
                                                       (20.5% logic, 79.5% route)

--------------------------------------------------------------------------------

Paths for end point U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET (SLICE_X47Y25.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    11.796ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_icon_pro/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET (FF)
  Requirement:          15.000ns
  Data Path Delay:      3.169ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         U_icon_pro/U0/iUPDATE_OUT rising
  Destination Clock:    icon_control0<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: U_icon_pro/U0/U_ICON/U_iDATA_CMD to U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y41.AQ      Tcko                  0.375   U_icon_pro/U0/U_ICON/iDATA_CMD
                                                       U_icon_pro/U0/U_ICON/U_iDATA_CMD
    SLICE_X37Y26.A4      net (fanout=3)        1.868   U_icon_pro/U0/U_ICON/iDATA_CMD
    SLICE_X37Y26.A       Tilo                  0.086   U_icon_pro/U0/U_ICON/U_CMD/iTARGET_CE
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_TARGET_CE
    SLICE_X47Y25.CE      net (fanout=3)        0.646   U_icon_pro/U0/U_ICON/U_CMD/iTARGET_CE
    SLICE_X47Y25.CLK     Tceck                 0.194   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<11>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET
    -------------------------------------------------  ---------------------------
    Total                                      3.169ns (0.655ns logic, 2.514ns route)
                                                       (20.7% logic, 79.3% route)

--------------------------------------------------------------------------------
Hold Paths: TS_U_TO_J = MAXDELAY FROM TIMEGRP "U_CLK" TO TIMEGRP "J_CLK" 15 ns;
--------------------------------------------------------------------------------

Paths for end point U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[0].I_NE0.U_FDR (SLICE_X24Y20.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      2.147ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_icon_pro/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[0].I_NE0.U_FDR (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.182ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         U_icon_pro/U0/iUPDATE_OUT rising
  Destination Clock:    icon_control0<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path: U_icon_pro/U0/U_ICON/U_iDATA_CMD to U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[0].I_NE0.U_FDR
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y41.AQ      Tcko                  0.345   U_icon_pro/U0/U_ICON/iDATA_CMD
                                                       U_icon_pro/U0/U_ICON/U_iDATA_CMD
    SLICE_X26Y26.C5      net (fanout=3)        0.942   U_icon_pro/U0/U_ICON/iDATA_CMD
    SLICE_X26Y26.C       Tilo                  0.079   q3/blockTrig/levelHFastReg<11>
                                                       U_icon_pro/U0/U_ICON/U_SYNC/U_iDATA_CMD_n
    SLICE_X24Y20.SR      net (fanout=3)        0.616   U_icon_pro/U0/U_ICON/U_SYNC/iDATA_CMD_n
    SLICE_X24Y20.CLK     Tcksr       (-Th)    -0.200   U_icon_pro/U0/U_ICON/U_SYNC/iSYNC_WORD<3>
                                                       U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[0].I_NE0.U_FDR
    -------------------------------------------------  ---------------------------
    Total                                      2.182ns (0.624ns logic, 1.558ns route)
                                                       (28.6% logic, 71.4% route)
--------------------------------------------------------------------------------

Paths for end point U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[1].I_NE0.U_FDR (SLICE_X24Y20.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      2.148ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_icon_pro/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[1].I_NE0.U_FDR (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.183ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         U_icon_pro/U0/iUPDATE_OUT rising
  Destination Clock:    icon_control0<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path: U_icon_pro/U0/U_ICON/U_iDATA_CMD to U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[1].I_NE0.U_FDR
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y41.AQ      Tcko                  0.345   U_icon_pro/U0/U_ICON/iDATA_CMD
                                                       U_icon_pro/U0/U_ICON/U_iDATA_CMD
    SLICE_X26Y26.C5      net (fanout=3)        0.942   U_icon_pro/U0/U_ICON/iDATA_CMD
    SLICE_X26Y26.C       Tilo                  0.079   q3/blockTrig/levelHFastReg<11>
                                                       U_icon_pro/U0/U_ICON/U_SYNC/U_iDATA_CMD_n
    SLICE_X24Y20.SR      net (fanout=3)        0.616   U_icon_pro/U0/U_ICON/U_SYNC/iDATA_CMD_n
    SLICE_X24Y20.CLK     Tcksr       (-Th)    -0.201   U_icon_pro/U0/U_ICON/U_SYNC/iSYNC_WORD<3>
                                                       U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[1].I_NE0.U_FDR
    -------------------------------------------------  ---------------------------
    Total                                      2.183ns (0.625ns logic, 1.558ns route)
                                                       (28.6% logic, 71.4% route)
--------------------------------------------------------------------------------

Paths for end point U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[3].I_NE0.U_FDR (SLICE_X24Y20.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      2.149ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_icon_pro/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[3].I_NE0.U_FDR (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.184ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         U_icon_pro/U0/iUPDATE_OUT rising
  Destination Clock:    icon_control0<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path: U_icon_pro/U0/U_ICON/U_iDATA_CMD to U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[3].I_NE0.U_FDR
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y41.AQ      Tcko                  0.345   U_icon_pro/U0/U_ICON/iDATA_CMD
                                                       U_icon_pro/U0/U_ICON/U_iDATA_CMD
    SLICE_X26Y26.C5      net (fanout=3)        0.942   U_icon_pro/U0/U_ICON/iDATA_CMD
    SLICE_X26Y26.C       Tilo                  0.079   q3/blockTrig/levelHFastReg<11>
                                                       U_icon_pro/U0/U_ICON/U_SYNC/U_iDATA_CMD_n
    SLICE_X24Y20.SR      net (fanout=3)        0.616   U_icon_pro/U0/U_ICON/U_SYNC/iDATA_CMD_n
    SLICE_X24Y20.CLK     Tcksr       (-Th)    -0.202   U_icon_pro/U0/U_ICON/U_SYNC/iSYNC_WORD<3>
                                                       U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[3].I_NE0.U_FDR
    -------------------------------------------------  ---------------------------
    Total                                      2.184ns (0.626ns logic, 1.558ns route)
                                                       (28.7% logic, 71.3% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_U_TO_U = MAXDELAY FROM TIMEGRP "U_CLK" TO TIMEGRP "U_CLK" 
15 ns;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   0.744ns.
--------------------------------------------------------------------------------

Paths for end point U_icon_pro/U0/U_ICON/U_iDATA_CMD (SLICE_X27Y41.A4), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    14.256ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_icon_pro/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          U_icon_pro/U0/U_ICON/U_iDATA_CMD (FF)
  Requirement:          15.000ns
  Data Path Delay:      0.709ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         U_icon_pro/U0/iUPDATE_OUT rising
  Destination Clock:    U_icon_pro/U0/iUPDATE_OUT rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: U_icon_pro/U0/U_ICON/U_iDATA_CMD to U_icon_pro/U0/U_ICON/U_iDATA_CMD
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y41.AQ      Tcko                  0.375   U_icon_pro/U0/U_ICON/iDATA_CMD
                                                       U_icon_pro/U0/U_ICON/U_iDATA_CMD
    SLICE_X27Y41.A4      net (fanout=3)        0.306   U_icon_pro/U0/U_ICON/iDATA_CMD
    SLICE_X27Y41.CLK     Tas                   0.028   U_icon_pro/U0/U_ICON/iDATA_CMD
                                                       U_icon_pro/U0/U_ICON/U_iDATA_CMD_n
                                                       U_icon_pro/U0/U_ICON/U_iDATA_CMD
    -------------------------------------------------  ---------------------------
    Total                                      0.709ns (0.403ns logic, 0.306ns route)
                                                       (56.8% logic, 43.2% route)

--------------------------------------------------------------------------------
Hold Paths: TS_U_TO_U = MAXDELAY FROM TIMEGRP "U_CLK" TO TIMEGRP "U_CLK" 15 ns;
--------------------------------------------------------------------------------

Paths for end point U_icon_pro/U0/U_ICON/U_iDATA_CMD (SLICE_X27Y41.A4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.471ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_icon_pro/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          U_icon_pro/U0/U_ICON/U_iDATA_CMD (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.471ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         U_icon_pro/U0/iUPDATE_OUT rising
  Destination Clock:    U_icon_pro/U0/iUPDATE_OUT rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path: U_icon_pro/U0/U_ICON/U_iDATA_CMD to U_icon_pro/U0/U_ICON/U_iDATA_CMD
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y41.AQ      Tcko                  0.345   U_icon_pro/U0/U_ICON/iDATA_CMD
                                                       U_icon_pro/U0/U_ICON/U_iDATA_CMD
    SLICE_X27Y41.A4      net (fanout=3)        0.282   U_icon_pro/U0/U_ICON/iDATA_CMD
    SLICE_X27Y41.CLK     Tah         (-Th)     0.156   U_icon_pro/U0/U_ICON/iDATA_CMD
                                                       U_icon_pro/U0/U_ICON/U_iDATA_CMD_n
                                                       U_icon_pro/U0/U_ICON/U_iDATA_CMD
    -------------------------------------------------  ---------------------------
    Total                                      0.471ns (0.189ns logic, 0.282ns route)
                                                       (40.1% logic, 59.9% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_J_TO_D_path" TIG;

 111 paths analyzed, 75 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_WCNT_HCMP_Q (SLICE_X48Y14.SR), 2 paths
--------------------------------------------------------------------------------
Delay (setup path):     2.624ns (data path - clock path skew + uncertainty)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_YESLUT6.I_YES_RPM.U_SRL32_A (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_WCNT_HCMP_Q (FF)
  Data Path Delay:      2.589ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising
  Destination Clock:    clk rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_YESLUT6.I_YES_RPM.U_SRL32_A to U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_WCNT_HCMP_Q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y18.AMUX    Treg                  1.642   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/SCNT_CE
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_YESLUT6.I_YES_RPM.U_SRL32_A
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_YESLUT6.I_YES_RPM.U_MUXF7
    SLICE_X48Y14.SR      net (fanout=3)        0.505   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/CMP_RESET
    SLICE_X48Y14.CLK     Tsrck                 0.442   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/WCNT_HCMP_Q
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_WCNT_HCMP_Q
    -------------------------------------------------  ---------------------------
    Total                                      2.589ns (2.084ns logic, 0.505ns route)
                                                       (80.5% logic, 19.5% route)

--------------------------------------------------------------------------------
Delay (setup path):     2.621ns (data path - clock path skew + uncertainty)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_YESLUT6.I_YES_RPM.U_SRL32_B (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_WCNT_HCMP_Q (FF)
  Data Path Delay:      2.586ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising
  Destination Clock:    clk rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_YESLUT6.I_YES_RPM.U_SRL32_B to U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_WCNT_HCMP_Q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y18.AMUX    Treg                  1.639   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/SCNT_CE
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_YESLUT6.I_YES_RPM.U_SRL32_B
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_YESLUT6.I_YES_RPM.U_MUXF7
    SLICE_X48Y14.SR      net (fanout=3)        0.505   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/CMP_RESET
    SLICE_X48Y14.CLK     Tsrck                 0.442   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/WCNT_HCMP_Q
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_WCNT_HCMP_Q
    -------------------------------------------------  ---------------------------
    Total                                      2.586ns (2.081ns logic, 0.505ns route)
                                                       (80.5% logic, 19.5% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[5].U_FDRE (SLICE_X50Y18.SR), 2 paths
--------------------------------------------------------------------------------
Delay (setup path):     2.565ns (data path - clock path skew + uncertainty)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_YES_RPM.U_SRL32_A (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[5].U_FDRE (FF)
  Data Path Delay:      2.530ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising
  Destination Clock:    clk rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_YES_RPM.U_SRL32_A to U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[5].U_FDRE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y19.AMUX    Treg                  1.642   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/cfg_data<3>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_YES_RPM.U_SRL32_A
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_YES_RPM.U_MUXF7
    SLICE_X50Y18.SR      net (fanout=3)        0.440   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/SCNT_RESET
    SLICE_X50Y18.CLK     Tsrck                 0.448   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/iSCNT<7>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[5].U_FDRE
    -------------------------------------------------  ---------------------------
    Total                                      2.530ns (2.090ns logic, 0.440ns route)
                                                       (82.6% logic, 17.4% route)

--------------------------------------------------------------------------------
Delay (setup path):     2.562ns (data path - clock path skew + uncertainty)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_YES_RPM.U_SRL32_B (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[5].U_FDRE (FF)
  Data Path Delay:      2.527ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising
  Destination Clock:    clk rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_YES_RPM.U_SRL32_B to U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[5].U_FDRE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y19.AMUX    Treg                  1.639   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/cfg_data<3>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_YES_RPM.U_SRL32_B
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_YES_RPM.U_MUXF7
    SLICE_X50Y18.SR      net (fanout=3)        0.440   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/SCNT_RESET
    SLICE_X50Y18.CLK     Tsrck                 0.448   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/iSCNT<7>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[5].U_FDRE
    -------------------------------------------------  ---------------------------
    Total                                      2.527ns (2.087ns logic, 0.440ns route)
                                                       (82.6% logic, 17.4% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[6].U_FDRE (SLICE_X50Y18.SR), 2 paths
--------------------------------------------------------------------------------
Delay (setup path):     2.564ns (data path - clock path skew + uncertainty)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_YES_RPM.U_SRL32_A (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[6].U_FDRE (FF)
  Data Path Delay:      2.529ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising
  Destination Clock:    clk rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_YES_RPM.U_SRL32_A to U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[6].U_FDRE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y19.AMUX    Treg                  1.642   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/cfg_data<3>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_YES_RPM.U_SRL32_A
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_YES_RPM.U_MUXF7
    SLICE_X50Y18.SR      net (fanout=3)        0.440   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/SCNT_RESET
    SLICE_X50Y18.CLK     Tsrck                 0.447   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/iSCNT<7>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[6].U_FDRE
    -------------------------------------------------  ---------------------------
    Total                                      2.529ns (2.089ns logic, 0.440ns route)
                                                       (82.6% logic, 17.4% route)

--------------------------------------------------------------------------------
Delay (setup path):     2.561ns (data path - clock path skew + uncertainty)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_YES_RPM.U_SRL32_B (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[6].U_FDRE (FF)
  Data Path Delay:      2.526ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising
  Destination Clock:    clk rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_YES_RPM.U_SRL32_B to U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[6].U_FDRE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y19.AMUX    Treg                  1.639   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/cfg_data<3>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_YES_RPM.U_SRL32_B
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_YES_RPM.U_MUXF7
    SLICE_X50Y18.SR      net (fanout=3)        0.440   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/SCNT_RESET
    SLICE_X50Y18.CLK     Tsrck                 0.447   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/iSCNT<7>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[6].U_FDRE
    -------------------------------------------------  ---------------------------
    Total                                      2.526ns (2.086ns logic, 0.440ns route)
                                                       (82.6% logic, 17.4% route)

--------------------------------------------------------------------------------

Hold Paths: PATH "TS_J_TO_D_path" TIG;
--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[0].U_iCAP_ADDR (SLICE_X48Y21.A6), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.379ns (datapath - clock path skew - uncertainty)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[0].U_SEL (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[0].U_iCAP_ADDR (FF)
  Data Path Delay:      0.414ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising
  Destination Clock:    clk rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path: U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[0].U_SEL to U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[0].U_iCAP_ADDR
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y21.AQ      Tcko                  0.345   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<4>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[0].U_SEL
    SLICE_X48Y21.A6      net (fanout=2)        0.247   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<1>
    SLICE_X48Y21.CLK     Tah         (-Th)     0.178   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/iCAP_ADDR<3>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[0].U_CAP_ADDR_MUX
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[0].U_iCAP_ADDR
    -------------------------------------------------  ---------------------------
    Total                                      0.414ns (0.167ns logic, 0.247ns route)
                                                       (40.3% logic, 59.7% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[1].U_iCAP_ADDR (SLICE_X48Y21.B6), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.376ns (datapath - clock path skew - uncertainty)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[1].U_SEL (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[1].U_iCAP_ADDR (FF)
  Data Path Delay:      0.411ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising
  Destination Clock:    clk rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path: U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[1].U_SEL to U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[1].U_iCAP_ADDR
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y21.BQ      Tcko                  0.345   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<4>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[1].U_SEL
    SLICE_X48Y21.B6      net (fanout=2)        0.248   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<2>
    SLICE_X48Y21.CLK     Tah         (-Th)     0.182   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/iCAP_ADDR<3>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[1].U_CAP_ADDR_MUX
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[1].U_iCAP_ADDR
    -------------------------------------------------  ---------------------------
    Total                                      0.411ns (0.163ns logic, 0.248ns route)
                                                       (39.7% logic, 60.3% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[3].U_iCAP_ADDR (SLICE_X48Y21.D5), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.445ns (datapath - clock path skew - uncertainty)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[3].U_SEL (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[3].U_iCAP_ADDR (FF)
  Data Path Delay:      0.480ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising
  Destination Clock:    clk rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path: U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[3].U_SEL to U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[3].U_iCAP_ADDR
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y21.DQ      Tcko                  0.345   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<4>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[3].U_SEL
    SLICE_X48Y21.D5      net (fanout=2)        0.312   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<4>
    SLICE_X48Y21.CLK     Tah         (-Th)     0.177   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/iCAP_ADDR<3>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[3].U_CAP_ADDR_MUX
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[3].U_iCAP_ADDR
    -------------------------------------------------  ---------------------------
    Total                                      0.480ns (0.168ns logic, 0.312ns route)
                                                       (35.0% logic, 65.0% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_D_TO_J_path" TIG;

 211 paths analyzed, 194 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO (SLICE_X43Y7.D1), 10 paths
--------------------------------------------------------------------------------
Delay (setup path):     3.161ns (data path - clock path skew + uncertainty)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/G_NS[1].U_NSQ (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO (FF)
  Data Path Delay:      3.126ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising
  Destination Clock:    icon_control0<0> rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/G_NS[1].U_NSQ to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y9.BQ       Tcko                  0.375   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/NS_dstat<3>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/G_NS[1].U_NSQ
    SLICE_X42Y7.D1       net (fanout=1)        1.101   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/NS_dstat<1>
    SLICE_X42Y7.D        Tilo                  0.086   U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_9
    SLICE_X42Y7.C1       net (fanout=1)        0.737   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_9
    SLICE_X42Y7.C        Tilo                  0.086   U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_3
    SLICE_X43Y7.D1       net (fanout=1)        0.712   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_3
    SLICE_X43Y7.CLK      Tas                   0.029   U_ila_pro_0/U0/I_NO_D.U_ILA/iSTAT_DOUT
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O92
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                      3.126ns (0.576ns logic, 2.550ns route)
                                                       (18.4% logic, 81.6% route)

--------------------------------------------------------------------------------
Delay (setup path):     2.825ns (data path - clock path skew + uncertainty)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/G_NS[0].U_NSQ (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO (FF)
  Data Path Delay:      2.790ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising
  Destination Clock:    icon_control0<0> rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/G_NS[0].U_NSQ to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y9.AQ       Tcko                  0.375   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/NS_dstat<3>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/G_NS[0].U_NSQ
    SLICE_X42Y7.D3       net (fanout=1)        0.765   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/NS_dstat<0>
    SLICE_X42Y7.D        Tilo                  0.086   U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_9
    SLICE_X42Y7.C1       net (fanout=1)        0.737   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_9
    SLICE_X42Y7.C        Tilo                  0.086   U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_3
    SLICE_X43Y7.D1       net (fanout=1)        0.712   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_3
    SLICE_X43Y7.CLK      Tas                   0.029   U_ila_pro_0/U0/I_NO_D.U_ILA/iSTAT_DOUT
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O92
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                      2.790ns (0.576ns logic, 2.214ns route)
                                                       (20.6% logic, 79.4% route)

--------------------------------------------------------------------------------
Delay (setup path):     2.791ns (data path - clock path skew + uncertainty)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/G_NS[8].U_NSQ (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO (FF)
  Data Path Delay:      2.756ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising
  Destination Clock:    icon_control0<0> rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/G_NS[8].U_NSQ to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y8.AQ       Tcko                  0.375   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/NS_dstat<9>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/G_NS[8].U_NSQ
    SLICE_X44Y8.D1       net (fanout=1)        0.746   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/NS_dstat<8>
    SLICE_X44Y8.D        Tilo                  0.086   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/iSTAT_CNT<2>1
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/iSTAT_CNT<2>2
    SLICE_X42Y7.C3       net (fanout=1)        0.722   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/iSTAT_CNT<2>1
    SLICE_X42Y7.C        Tilo                  0.086   U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_3
    SLICE_X43Y7.D1       net (fanout=1)        0.712   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_3
    SLICE_X43Y7.CLK      Tas                   0.029   U_ila_pro_0/U0/I_NO_D.U_ILA/iSTAT_DOUT
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O92
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                      2.756ns (0.576ns logic, 2.180ns route)
                                                       (20.9% logic, 79.1% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO (SLICE_X43Y7.D4), 9 paths
--------------------------------------------------------------------------------
Delay (setup path):     3.017ns (data path - clock path skew + uncertainty)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TRIGGER (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO (FF)
  Data Path Delay:      2.982ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising
  Destination Clock:    icon_control0<0> rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TRIGGER to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y15.DQ      Tcko                  0.375   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/TRIGGER_dstat
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TRIGGER
    SLICE_X45Y7.B3       net (fanout=2)        0.824   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/TRIGGER_dstat
    SLICE_X45Y7.AMUX     Topba                 0.322   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_8_f7
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_10
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_8_f7
    SLICE_X43Y6.C1       net (fanout=1)        0.921   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_8_f7
    SLICE_X43Y6.C        Tilo                  0.086   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D0
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_4
    SLICE_X43Y7.D4       net (fanout=1)        0.425   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_4
    SLICE_X43Y7.CLK      Tas                   0.029   U_ila_pro_0/U0/I_NO_D.U_ILA/iSTAT_DOUT
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O92
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                      2.982ns (0.812ns logic, 2.170ns route)
                                                       (27.2% logic, 72.8% route)

--------------------------------------------------------------------------------
Delay (setup path):     2.847ns (data path - clock path skew + uncertainty)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_STATE0 (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO (FF)
  Data Path Delay:      2.812ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising
  Destination Clock:    icon_control0<0> rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_STATE0 to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y7.AQ       Tcko                  0.396   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/STATE_dstat<1>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_STATE0
    SLICE_X45Y7.A2       net (fanout=1)        0.633   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/STATE_dstat<0>
    SLICE_X45Y7.AMUX     Tilo                  0.322   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_8_f7
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_91
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_8_f7
    SLICE_X43Y6.C1       net (fanout=1)        0.921   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_8_f7
    SLICE_X43Y6.C        Tilo                  0.086   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D0
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_4
    SLICE_X43Y7.D4       net (fanout=1)        0.425   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_4
    SLICE_X43Y7.CLK      Tas                   0.029   U_ila_pro_0/U0/I_NO_D.U_ILA/iSTAT_DOUT
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O92
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                      2.812ns (0.833ns logic, 1.979ns route)
                                                       (29.6% logic, 70.4% route)

--------------------------------------------------------------------------------
Delay (setup path):     2.658ns (data path - clock path skew + uncertainty)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_FULL (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO (FF)
  Data Path Delay:      2.623ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising
  Destination Clock:    icon_control0<0> rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_FULL to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y10.AQ      Tcko                  0.375   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/FULL_dstat
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_FULL
    SLICE_X45Y7.A5       net (fanout=2)        0.465   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/FULL_dstat
    SLICE_X45Y7.AMUX     Tilo                  0.322   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_8_f7
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_91
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_8_f7
    SLICE_X43Y6.C1       net (fanout=1)        0.921   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_8_f7
    SLICE_X43Y6.C        Tilo                  0.086   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D0
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_4
    SLICE_X43Y7.D4       net (fanout=1)        0.425   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_4
    SLICE_X43Y7.CLK      Tas                   0.029   U_ila_pro_0/U0/I_NO_D.U_ILA/iSTAT_DOUT
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O92
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                      2.623ns (0.812ns logic, 1.811ns route)
                                                       (31.0% logic, 69.0% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[8].SI_CFG/I_YESLUT6.U_SRLC16E (SLICE_X44Y10.A4), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     2.342ns (data path)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/I_MC_NO.U_NO_MC_REG (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[8].SI_CFG/I_YESLUT6.U_SRLC16E (FF)
  Data Path Delay:      2.342ns (Levels of Logic = 0)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path: U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/I_MC_NO.U_NO_MC_REG to U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[8].SI_CFG/I_YESLUT6.U_SRLC16E
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y23.AQ      Tcko                  0.375   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/trigCondIn
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/I_MC_NO.U_NO_MC_REG
    SLICE_X44Y10.A4      net (fanout=17)       1.967   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/trigCondIn
    -------------------------------------------------  ---------------------------
    Total                                      2.342ns (0.375ns logic, 1.967ns route)
                                                       (16.0% logic, 84.0% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_ADC_250_CLK = PERIOD TIMEGRP "ADC_250_CLK" 4 ns HIGH 50% 
PRIORITY 1;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 5823 paths analyzed, 1434 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   3.999ns.
--------------------------------------------------------------------------------

Paths for end point i1/waverFast/make_8k_Meb.meb/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP (RAMB36_X1Y19.DIADIU1), 5 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.219ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i1/waverFast/bufCirc/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP (RAM)
  Destination:          i1/waverFast/make_8k_Meb.meb/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP (RAM)
  Requirement:          4.000ns
  Data Path Delay:      3.741ns (Levels of Logic = 1)
  Clock Path Skew:      -0.005ns (0.250 - 0.255)
  Source Clock:         i1/adcClk rising at 0.000ns
  Destination Clock:    i1/adcClk rising at 4.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: i1/waverFast/bufCirc/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP to i1/waverFast/make_8k_Meb.meb/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    RAMB36_X1Y17.DOBDOL5    Trcko_DORB            1.892   i1/waverFast/bufCirc/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP
                                                          i1/waverFast/bufCirc/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP
    SLICE_X42Y93.B5         net (fanout=1)        0.745   i1/waverFast/circOut<5>
    SLICE_X42Y93.B          Tilo                  0.086   i1/waverFast/adRdMeb<12>
                                                          i1/waverFast/Mmux_fifoIn291
    RAMB36_X1Y19.DIADIU1    net (fanout=1)        0.719   i1/waverFast/fifoIn<5>
    RAMB36_X1Y19.CLKARDCLKU Trdck_DIA             0.299   i1/waverFast/make_8k_Meb.meb/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
                                                          i1/waverFast/make_8k_Meb.meb/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
    ----------------------------------------------------  ---------------------------
    Total                                         3.741ns (2.277ns logic, 1.464ns route)
                                                          (60.9% logic, 39.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.108ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i1/waverFast/valResync (FF)
  Destination:          i1/waverFast/make_8k_Meb.meb/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP (RAM)
  Requirement:          4.000ns
  Data Path Delay:      2.999ns (Levels of Logic = 1)
  Clock Path Skew:      0.142ns (0.587 - 0.445)
  Source Clock:         i1/adcClk rising at 0.000ns
  Destination Clock:    i1/adcClk rising at 4.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: i1/waverFast/valResync to i1/waverFast/make_8k_Meb.meb/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X48Y87.AQ         Tcko                  0.396   i1/waverFast/valResync
                                                          i1/waverFast/valResync
    SLICE_X42Y93.B3         net (fanout=18)       1.499   i1/waverFast/valResync
    SLICE_X42Y93.B          Tilo                  0.086   i1/waverFast/adRdMeb<12>
                                                          i1/waverFast/Mmux_fifoIn291
    RAMB36_X1Y19.DIADIU1    net (fanout=1)        0.719   i1/waverFast/fifoIn<5>
    RAMB36_X1Y19.CLKARDCLKU Trdck_DIA             0.299   i1/waverFast/make_8k_Meb.meb/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
                                                          i1/waverFast/make_8k_Meb.meb/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
    ----------------------------------------------------  ---------------------------
    Total                                         2.999ns (0.781ns logic, 2.218ns route)
                                                          (26.0% logic, 74.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.598ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i1/waverFast/acqFastCs_0 (FF)
  Destination:          i1/waverFast/make_8k_Meb.meb/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP (RAM)
  Requirement:          4.000ns
  Data Path Delay:      2.469ns (Levels of Logic = 1)
  Clock Path Skew:      0.102ns (0.587 - 0.485)
  Source Clock:         i1/adcClk rising at 0.000ns
  Destination Clock:    i1/adcClk rising at 4.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: i1/waverFast/acqFastCs_0 to i1/waverFast/make_8k_Meb.meb/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X46Y95.AQ         Tcko                  0.375   i1/waverFast/acqFastCs<0>
                                                          i1/waverFast/acqFastCs_0
    SLICE_X42Y93.B4         net (fanout=36)       0.990   i1/waverFast/acqFastCs<0>
    SLICE_X42Y93.B          Tilo                  0.086   i1/waverFast/adRdMeb<12>
                                                          i1/waverFast/Mmux_fifoIn291
    RAMB36_X1Y19.DIADIU1    net (fanout=1)        0.719   i1/waverFast/fifoIn<5>
    RAMB36_X1Y19.CLKARDCLKU Trdck_DIA             0.299   i1/waverFast/make_8k_Meb.meb/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
                                                          i1/waverFast/make_8k_Meb.meb/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
    ----------------------------------------------------  ---------------------------
    Total                                         2.469ns (0.760ns logic, 1.709ns route)
                                                          (30.8% logic, 69.2% route)

--------------------------------------------------------------------------------

Paths for end point ql1/waverFast/make_8k_Meb.meb/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP (RAMB36_X1Y23.DIADIU0), 5 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.284ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ql1/waverFast/bufCirc/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP (RAM)
  Destination:          ql1/waverFast/make_8k_Meb.meb/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP (RAM)
  Requirement:          4.000ns
  Data Path Delay:      3.675ns (Levels of Logic = 1)
  Clock Path Skew:      -0.006ns (0.251 - 0.257)
  Source Clock:         ql1/adcClk rising at 0.000ns
  Destination Clock:    ql1/adcClk rising at 4.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ql1/waverFast/bufCirc/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP to ql1/waverFast/make_8k_Meb.meb/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    RAMB36_X1Y21.DOBDOL3    Trcko_DORB            1.892   ql1/waverFast/bufCirc/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP
                                                          ql1/waverFast/bufCirc/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP
    SLICE_X43Y108.D6        net (fanout=1)        0.624   ql1/waverFast/circOut<3>
    SLICE_X43Y108.D         Tilo                  0.086   ql1/waverFast/fifoIn<3>
                                                          ql1/waverFast/Mmux_fifoIn231
    RAMB36_X1Y23.DIADIU0    net (fanout=1)        0.774   ql1/waverFast/fifoIn<3>
    RAMB36_X1Y23.CLKARDCLKU Trdck_DIA             0.299   ql1/waverFast/make_8k_Meb.meb/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
                                                          ql1/waverFast/make_8k_Meb.meb/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
    ----------------------------------------------------  ---------------------------
    Total                                         3.675ns (2.277ns logic, 1.398ns route)
                                                          (62.0% logic, 38.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.185ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ql1/waverFast/acqFastCs_1 (FF)
  Destination:          ql1/waverFast/make_8k_Meb.meb/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP (RAM)
  Requirement:          4.000ns
  Data Path Delay:      2.853ns (Levels of Logic = 2)
  Clock Path Skew:      0.073ns (0.589 - 0.516)
  Source Clock:         ql1/adcClk rising at 0.000ns
  Destination Clock:    ql1/adcClk rising at 4.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ql1/waverFast/acqFastCs_1 to ql1/waverFast/make_8k_Meb.meb/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X42Y106.DQ        Tcko                  0.375   ql1/waverFast/acqFastCs<1>
                                                          ql1/waverFast/acqFastCs_1
    SLICE_X43Y106.B5        net (fanout=14)       0.358   ql1/waverFast/acqFastCs<1>
    SLICE_X43Y106.B         Tilo                  0.086   ql1/waverFast/storeDepth<7>
                                                          ql1/waverFast/Mmux_fifoIn1211
    SLICE_X43Y108.D1        net (fanout=23)       0.875   ql1/waverFast/N0
    SLICE_X43Y108.D         Tilo                  0.086   ql1/waverFast/fifoIn<3>
                                                          ql1/waverFast/Mmux_fifoIn231
    RAMB36_X1Y23.DIADIU0    net (fanout=1)        0.774   ql1/waverFast/fifoIn<3>
    RAMB36_X1Y23.CLKARDCLKU Trdck_DIA             0.299   ql1/waverFast/make_8k_Meb.meb/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
                                                          ql1/waverFast/make_8k_Meb.meb/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
    ----------------------------------------------------  ---------------------------
    Total                                         2.853ns (0.846ns logic, 2.007ns route)
                                                          (29.7% logic, 70.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.253ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ql1/waverFast/acqFastCs_2 (FF)
  Destination:          ql1/waverFast/make_8k_Meb.meb/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP (RAM)
  Requirement:          4.000ns
  Data Path Delay:      2.782ns (Levels of Logic = 2)
  Clock Path Skew:      0.070ns (0.589 - 0.519)
  Source Clock:         ql1/adcClk rising at 0.000ns
  Destination Clock:    ql1/adcClk rising at 4.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ql1/waverFast/acqFastCs_2 to ql1/waverFast/make_8k_Meb.meb/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X42Y105.CQ        Tcko                  0.375   ql1/waverFast/acqFastCs<2>
                                                          ql1/waverFast/acqFastCs_2
    SLICE_X43Y106.B6        net (fanout=15)       0.287   ql1/waverFast/acqFastCs<2>
    SLICE_X43Y106.B         Tilo                  0.086   ql1/waverFast/storeDepth<7>
                                                          ql1/waverFast/Mmux_fifoIn1211
    SLICE_X43Y108.D1        net (fanout=23)       0.875   ql1/waverFast/N0
    SLICE_X43Y108.D         Tilo                  0.086   ql1/waverFast/fifoIn<3>
                                                          ql1/waverFast/Mmux_fifoIn231
    RAMB36_X1Y23.DIADIU0    net (fanout=1)        0.774   ql1/waverFast/fifoIn<3>
    RAMB36_X1Y23.CLKARDCLKU Trdck_DIA             0.299   ql1/waverFast/make_8k_Meb.meb/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
                                                          ql1/waverFast/make_8k_Meb.meb/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
    ----------------------------------------------------  ---------------------------
    Total                                         2.782ns (0.846ns logic, 1.936ns route)
                                                          (30.4% logic, 69.6% route)

--------------------------------------------------------------------------------

Paths for end point i1/waverFast/make_8k_Meb.meb/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP (RAMB36_X1Y19.DIADIL0), 5 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.317ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i1/waverFast/bufCirc/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP (RAM)
  Destination:          i1/waverFast/make_8k_Meb.meb/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP (RAM)
  Requirement:          4.000ns
  Data Path Delay:      3.639ns (Levels of Logic = 1)
  Clock Path Skew:      -0.009ns (0.246 - 0.255)
  Source Clock:         i1/adcClk rising at 0.000ns
  Destination Clock:    i1/adcClk rising at 4.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: i1/waverFast/bufCirc/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP to i1/waverFast/make_8k_Meb.meb/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    RAMB36_X1Y17.DOBDOL2    Trcko_DORB            1.892   i1/waverFast/bufCirc/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP
                                                          i1/waverFast/bufCirc/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP
    SLICE_X43Y91.C6         net (fanout=1)        0.623   i1/waverFast/circOut<2>
    SLICE_X43Y91.C          Tilo                  0.086   i1/waverFast/adWrFifo<12>
                                                          i1/waverFast/Mmux_fifoIn201
    RAMB36_X1Y19.DIADIL0    net (fanout=1)        0.739   i1/waverFast/fifoIn<2>
    RAMB36_X1Y19.CLKARDCLKL Trdck_DIA             0.299   i1/waverFast/make_8k_Meb.meb/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
                                                          i1/waverFast/make_8k_Meb.meb/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
    ----------------------------------------------------  ---------------------------
    Total                                         3.639ns (2.277ns logic, 1.362ns route)
                                                          (62.6% logic, 37.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.090ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i1/waverFast/acqFastCs_2 (FF)
  Destination:          i1/waverFast/make_8k_Meb.meb/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP (RAM)
  Requirement:          4.000ns
  Data Path Delay:      2.943ns (Levels of Logic = 2)
  Clock Path Skew:      0.068ns (0.583 - 0.515)
  Source Clock:         i1/adcClk rising at 0.000ns
  Destination Clock:    i1/adcClk rising at 4.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: i1/waverFast/acqFastCs_2 to i1/waverFast/make_8k_Meb.meb/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X42Y95.CQ         Tcko                  0.375   i1/waverFast/acqFastCs<2>
                                                          i1/waverFast/acqFastCs_2
    SLICE_X42Y92.D5         net (fanout=15)       0.513   i1/waverFast/acqFastCs<2>
    SLICE_X42Y92.D          Tilo                  0.086   ql1/waverFast/dataDecim<11>
                                                          i1/waverFast/Mmux_fifoIn1211
    SLICE_X43Y91.C1         net (fanout=23)       0.845   i1/waverFast/N0
    SLICE_X43Y91.C          Tilo                  0.086   i1/waverFast/adWrFifo<12>
                                                          i1/waverFast/Mmux_fifoIn201
    RAMB36_X1Y19.DIADIL0    net (fanout=1)        0.739   i1/waverFast/fifoIn<2>
    RAMB36_X1Y19.CLKARDCLKL Trdck_DIA             0.299   i1/waverFast/make_8k_Meb.meb/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
                                                          i1/waverFast/make_8k_Meb.meb/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
    ----------------------------------------------------  ---------------------------
    Total                                         2.943ns (0.846ns logic, 2.097ns route)
                                                          (28.7% logic, 71.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.121ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i1/waverFast/acqFastCs_1 (FF)
  Destination:          i1/waverFast/make_8k_Meb.meb/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP (RAM)
  Requirement:          4.000ns
  Data Path Delay:      2.912ns (Levels of Logic = 2)
  Clock Path Skew:      0.068ns (0.583 - 0.515)
  Source Clock:         i1/adcClk rising at 0.000ns
  Destination Clock:    i1/adcClk rising at 4.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: i1/waverFast/acqFastCs_1 to i1/waverFast/make_8k_Meb.meb/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X42Y95.AQ         Tcko                  0.375   i1/waverFast/acqFastCs<2>
                                                          i1/waverFast/acqFastCs_1
    SLICE_X42Y92.D6         net (fanout=14)       0.482   i1/waverFast/acqFastCs<1>
    SLICE_X42Y92.D          Tilo                  0.086   ql1/waverFast/dataDecim<11>
                                                          i1/waverFast/Mmux_fifoIn1211
    SLICE_X43Y91.C1         net (fanout=23)       0.845   i1/waverFast/N0
    SLICE_X43Y91.C          Tilo                  0.086   i1/waverFast/adWrFifo<12>
                                                          i1/waverFast/Mmux_fifoIn201
    RAMB36_X1Y19.DIADIL0    net (fanout=1)        0.739   i1/waverFast/fifoIn<2>
    RAMB36_X1Y19.CLKARDCLKL Trdck_DIA             0.299   i1/waverFast/make_8k_Meb.meb/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
                                                          i1/waverFast/make_8k_Meb.meb/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
    ----------------------------------------------------  ---------------------------
    Total                                         2.912ns (0.846ns logic, 2.066ns route)
                                                          (29.1% logic, 70.9% route)

--------------------------------------------------------------------------------

Hold Paths: TS_ADC_250_CLK = PERIOD TIMEGRP "ADC_250_CLK" 4 ns HIGH 50% PRIORITY 1;
--------------------------------------------------------------------------------

Paths for end point i1/waverFast/make_8k_Meb.meb/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP (RAMB36_X1Y17.ADDRAU4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.198ns (requirement - (clock path skew + uncertainty - data path))
  Source:               i1/waverFast/adWrFifo_2 (FF)
  Destination:          i1/waverFast/make_8k_Meb.meb/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.364ns (Levels of Logic = 0)
  Clock Path Skew:      0.166ns (0.608 - 0.442)
  Source Clock:         i1/adcClk rising at 4.000ns
  Destination Clock:    i1/adcClk rising at 4.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: i1/waverFast/adWrFifo_2 to i1/waverFast/make_8k_Meb.meb/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X43Y88.CQ         Tcko                  0.345   i1/waverFast/adWrFifo<3>
                                                          i1/waverFast/adWrFifo_2
    RAMB36_X1Y17.ADDRAU4    net (fanout=9)        0.281   i1/waverFast/adWrFifo<2>
    RAMB36_X1Y17.CLKARDCLKU Trckc_ADDRA (-Th)     0.262   i1/waverFast/bufCirc/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP
                                                          i1/waverFast/make_8k_Meb.meb/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP
    ----------------------------------------------------  ---------------------------
    Total                                         0.364ns (0.083ns logic, 0.281ns route)
                                                          (22.8% logic, 77.2% route)

--------------------------------------------------------------------------------

Paths for end point i2/waverFast/make_8k_Meb.meb/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP (RAMB36_X0Y22.ADDRAU9), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.206ns (requirement - (clock path skew + uncertainty - data path))
  Source:               i2/waverFast/adWrFifo_7 (FF)
  Destination:          i2/waverFast/make_8k_Meb.meb/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.365ns (Levels of Logic = 0)
  Clock Path Skew:      0.159ns (0.597 - 0.438)
  Source Clock:         i2/adcClk rising at 4.000ns
  Destination Clock:    i2/adcClk rising at 4.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: i2/waverFast/adWrFifo_7 to i2/waverFast/make_8k_Meb.meb/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X6Y111.DQ         Tcko                  0.345   i2/waverFast/adWrFifo<7>
                                                          i2/waverFast/adWrFifo_7
    RAMB36_X0Y22.ADDRAU9    net (fanout=9)        0.282   i2/waverFast/adWrFifo<7>
    RAMB36_X0Y22.CLKARDCLKU Trckc_ADDRA (-Th)     0.262   i2/waverFast/make_8k_Meb.meb/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
                                                          i2/waverFast/make_8k_Meb.meb/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
    ----------------------------------------------------  ---------------------------
    Total                                         0.365ns (0.083ns logic, 0.282ns route)
                                                          (22.7% logic, 77.3% route)

--------------------------------------------------------------------------------

Paths for end point i2/waverFast/make_8k_Meb.meb/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP (RAMB36_X0Y22.ADDRAL9), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.216ns (requirement - (clock path skew + uncertainty - data path))
  Source:               i2/waverFast/adWrFifo_7 (FF)
  Destination:          i2/waverFast/make_8k_Meb.meb/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.365ns (Levels of Logic = 0)
  Clock Path Skew:      0.149ns (0.587 - 0.438)
  Source Clock:         i2/adcClk rising at 4.000ns
  Destination Clock:    i2/adcClk rising at 4.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: i2/waverFast/adWrFifo_7 to i2/waverFast/make_8k_Meb.meb/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X6Y111.DQ         Tcko                  0.345   i2/waverFast/adWrFifo<7>
                                                          i2/waverFast/adWrFifo_7
    RAMB36_X0Y22.ADDRAL9    net (fanout=9)        0.282   i2/waverFast/adWrFifo<7>
    RAMB36_X0Y22.CLKARDCLKL Trckc_ADDRA (-Th)     0.262   i2/waverFast/make_8k_Meb.meb/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
                                                          i2/waverFast/make_8k_Meb.meb/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
    ----------------------------------------------------  ---------------------------
    Total                                         0.365ns (0.083ns logic, 0.282ns route)
                                                          (22.7% logic, 77.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_ADC_250_CLK = PERIOD TIMEGRP "ADC_250_CLK" 4 ns HIGH 50% PRIORITY 1;
--------------------------------------------------------------------------------
Slack: 0.001ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 3.999ns (250.063MHz) (Tbrper_I)
  Physical resource: ql1/ddr_16_1/bufferR/I
  Logical resource: ql1/ddr_16_1/bufferR/I
  Location pin: BUFR_X1Y9.I
  Clock network: ql1/ddr_16_1/clkDelayedRaw
--------------------------------------------------------------------------------
Slack: 0.001ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 3.999ns (250.063MHz) (Tbrper_I)
  Physical resource: i1/ddr_16_1/bufferR/I
  Logical resource: i1/ddr_16_1/bufferR/I
  Location pin: BUFR_X1Y8.I
  Clock network: i1/ddr_16_1/clkDelayedRaw
--------------------------------------------------------------------------------
Slack: 0.001ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 3.999ns (250.063MHz) (Tbrper_I)
  Physical resource: i2/ddr_16_1/bufferR/I
  Logical resource: i2/ddr_16_1/bufferR/I
  Location pin: BUFR_X0Y9.I
  Clock network: i2/ddr_16_1/clkDelayedRaw
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for clk25MHz1
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|clk25MHz1                      |     40.000ns|     10.000ns|     23.968ns|            0|            0|         1289|         6044|
| fLink/clkgen_inst/inst_the_pll|     10.000ns|      5.209ns|          N/A|            0|            0|          647|            0|
| /CLKOUT3_BUF                  |             |             |             |             |             |             |             |
| fLink/clkgen_inst/inst_the_pll|      2.500ns|      1.498ns|          N/A|            0|            0|            0|            0|
| /CLKOUT2_BUF                  |             |             |             |             |             |             |             |
| fLink/clkgen_inst/inst_the_pll|      5.000ns|      1.498ns|          N/A|            0|            0|            0|            0|
| /CLKOUT1_BUF                  |             |             |             |             |             |             |             |
| fLink/clkgen_inst/inst_the_pll|     20.000ns|     10.180ns|          N/A|            0|            0|         5397|            0|
| /CLKOUT0_BUF                  |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock ckAdcI1_n
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ckAdcI1_n      |    3.781|         |         |         |
ckAdcI1_p      |    3.781|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock ckAdcI1_p
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ckAdcI1_n      |    3.781|         |         |         |
ckAdcI1_p      |    3.781|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock ckAdcI2_n
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ckAdcI2_n      |    3.654|         |         |         |
ckAdcI2_p      |    3.654|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock ckAdcI2_p
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ckAdcI2_n      |    3.654|         |         |         |
ckAdcI2_p      |    3.654|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock ckAdcQ2_n
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ckAdcQ2_n      |    5.247|         |    1.667|         |
ckAdcQ2_p      |    5.247|         |    1.667|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock ckAdcQ2_p
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ckAdcQ2_n      |    5.247|         |    1.667|         |
ckAdcQ2_p      |    5.247|         |    1.667|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock ckAdcQ3_n
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ckAdcQ3_n      |    4.831|         |    2.473|         |
ckAdcQ3_p      |    4.831|         |    2.473|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock ckAdcQ3_p
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ckAdcQ3_n      |    4.831|         |    2.473|         |
ckAdcQ3_p      |    4.831|         |    2.473|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock ckAdcQH1_n
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ckAdcQH1_n     |    4.528|         |    2.152|         |
ckAdcQH1_p     |    4.528|         |    2.152|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock ckAdcQH1_p
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ckAdcQH1_n     |    4.528|         |    2.152|         |
ckAdcQH1_p     |    4.528|         |    2.152|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock ckAdcQL1_n
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ckAdcQL1_n     |    3.716|         |         |         |
ckAdcQL1_p     |    3.716|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock ckAdcQL1_p
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ckAdcQL1_n     |    3.716|         |         |         |
ckAdcQL1_p     |    3.716|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk25MHz_n
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk25MHz_n     |    5.321|         |         |         |
clk25MHz_p     |    5.321|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk25MHz_p
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk25MHz_n     |    5.321|         |         |         |
clk25MHz_p     |    5.321|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock sysClk_n
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
sysClk_n       |    9.946|    2.622|         |         |
sysClk_p       |    9.946|    2.622|         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock sysClk_p
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
sysClk_n       |    9.946|    2.622|         |         |
sysClk_p       |    9.946|    2.622|         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 3013511 paths, 0 nets, and 44242 connections

Design statistics:
   Minimum period:  10.180ns{1}   (Maximum frequency:  98.232MHz)
   Maximum path delay from/to any node:   3.227ns


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Sun Dec 20 14:28:35 2020 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 678 MB



