# Dynamic_Instruction_Scheduling

Built a Super Scalar Processor(dynamic instruction scheduler) that can take in any size width (instructions) and simulate a pipeline using ROB, Issue Queue and Register Read. In the end it also calculates cycle per instructions. 
