//
// Generated by NVIDIA NVVM Compiler
//
// Compiler Build ID: CL-30033411
// Cuda compilation tools, release 11.4, V11.4.48
// Based on NVVM 7.0.1
//

.version 7.4
.target sm_50
.address_size 64

	// .globl	__raygen__fisheye_camera
.const .align 8 .b8 params[288];

.visible .entry __raygen__fisheye_camera()
{
	.local .align 16 .b8 	__local_depot0[320];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<129>;
	.reg .f32 	%f<1139>;
	.reg .b32 	%r<883>;
	.reg .b64 	%rd<103>;


	mov.u64 	%SPL, __local_depot0;
	cvta.local.u64 	%SP, %SPL;
	add.u64 	%rd1, %SPL, 0;
	add.u64 	%rd2, %SPL, 64;
	add.u64 	%rd3, %SPL, 128;
	ld.const.v2.u32 	{%r183, %r184}, [params+64];
	// begin inline asm
	call (%r180), _optix_get_launch_index_x, ();
	// end inline asm
	ld.const.u64 	%rd19, [params+16];
	cvta.to.global.u64 	%rd20, %rd19;
	cvt.u64.u32 	%rd4, %r180;
	mul.wide.u32 	%rd21, %r180, 8;
	add.s64 	%rd22, %rd20, %rd21;
	ld.global.v2.u32 	{%r185, %r186}, [%rd22];
	setp.ge.s32 	%p3, %r185, %r183;
	setp.ge.s32 	%p4, %r186, %r184;
	or.pred  	%p5, %p4, %p3;
	@%p5 bra 	$L__BB0_117;

	mad.lo.s32 	%r187, %r186, %r183, %r185;
	ld.const.v2.u32 	{%r188, %r189}, [params+8];
	shl.b32 	%r192, %r188, 4;
	add.s32 	%r193, %r192, -1556008596;
	add.s32 	%r194, %r188, -1640531527;
	shr.u32 	%r195, %r188, 5;
	add.s32 	%r196, %r195, -939442524;
	xor.b32  	%r197, %r193, %r194;
	xor.b32  	%r198, %r197, %r196;
	add.s32 	%r199, %r187, %r198;
	shl.b32 	%r200, %r199, 4;
	add.s32 	%r201, %r200, -1383041155;
	add.s32 	%r202, %r199, -1640531527;
	xor.b32  	%r203, %r201, %r202;
	shr.u32 	%r204, %r199, 5;
	add.s32 	%r205, %r204, 2123724318;
	xor.b32  	%r206, %r203, %r205;
	add.s32 	%r207, %r206, %r188;
	shl.b32 	%r208, %r207, 4;
	add.s32 	%r209, %r208, -1556008596;
	add.s32 	%r210, %r207, 1013904242;
	shr.u32 	%r211, %r207, 5;
	add.s32 	%r212, %r211, -939442524;
	xor.b32  	%r213, %r209, %r210;
	xor.b32  	%r214, %r213, %r212;
	add.s32 	%r215, %r214, %r199;
	shl.b32 	%r216, %r215, 4;
	add.s32 	%r217, %r216, -1383041155;
	add.s32 	%r218, %r215, 1013904242;
	xor.b32  	%r219, %r217, %r218;
	shr.u32 	%r220, %r215, 5;
	add.s32 	%r221, %r220, 2123724318;
	xor.b32  	%r222, %r219, %r221;
	add.s32 	%r223, %r222, %r207;
	shl.b32 	%r224, %r223, 4;
	add.s32 	%r225, %r224, -1556008596;
	add.s32 	%r226, %r223, -626627285;
	shr.u32 	%r227, %r223, 5;
	add.s32 	%r228, %r227, -939442524;
	xor.b32  	%r229, %r225, %r226;
	xor.b32  	%r230, %r229, %r228;
	add.s32 	%r231, %r230, %r215;
	shl.b32 	%r232, %r231, 4;
	add.s32 	%r233, %r232, -1383041155;
	add.s32 	%r234, %r231, -626627285;
	xor.b32  	%r235, %r233, %r234;
	shr.u32 	%r236, %r231, 5;
	add.s32 	%r237, %r236, 2123724318;
	xor.b32  	%r238, %r235, %r237;
	add.s32 	%r239, %r238, %r223;
	shl.b32 	%r240, %r239, 4;
	add.s32 	%r241, %r240, -1556008596;
	add.s32 	%r242, %r239, 2027808484;
	shr.u32 	%r243, %r239, 5;
	add.s32 	%r244, %r243, -939442524;
	xor.b32  	%r245, %r241, %r242;
	xor.b32  	%r246, %r245, %r244;
	add.s32 	%r247, %r246, %r231;
	shl.b32 	%r248, %r247, 4;
	add.s32 	%r249, %r248, -1383041155;
	add.s32 	%r250, %r247, 2027808484;
	xor.b32  	%r251, %r249, %r250;
	shr.u32 	%r252, %r247, 5;
	add.s32 	%r253, %r252, 2123724318;
	xor.b32  	%r254, %r251, %r253;
	add.s32 	%r255, %r254, %r239;
	shl.b32 	%r256, %r255, 4;
	add.s32 	%r257, %r256, -1556008596;
	add.s32 	%r258, %r255, 387276957;
	shr.u32 	%r259, %r255, 5;
	add.s32 	%r260, %r259, -939442524;
	xor.b32  	%r261, %r257, %r258;
	xor.b32  	%r262, %r261, %r260;
	add.s32 	%r263, %r262, %r247;
	shl.b32 	%r264, %r263, 4;
	add.s32 	%r265, %r264, -1383041155;
	add.s32 	%r266, %r263, 387276957;
	xor.b32  	%r267, %r265, %r266;
	shr.u32 	%r268, %r263, 5;
	add.s32 	%r269, %r268, 2123724318;
	xor.b32  	%r270, %r267, %r269;
	add.s32 	%r271, %r270, %r255;
	shl.b32 	%r272, %r271, 4;
	add.s32 	%r273, %r272, -1556008596;
	add.s32 	%r274, %r271, -1253254570;
	shr.u32 	%r275, %r271, 5;
	add.s32 	%r276, %r275, -939442524;
	xor.b32  	%r277, %r273, %r274;
	xor.b32  	%r278, %r277, %r276;
	add.s32 	%r279, %r278, %r263;
	shl.b32 	%r280, %r279, 4;
	add.s32 	%r281, %r280, -1383041155;
	add.s32 	%r282, %r279, -1253254570;
	xor.b32  	%r283, %r281, %r282;
	shr.u32 	%r284, %r279, 5;
	add.s32 	%r285, %r284, 2123724318;
	xor.b32  	%r286, %r283, %r285;
	add.s32 	%r287, %r286, %r271;
	shl.b32 	%r288, %r287, 4;
	add.s32 	%r289, %r288, -1556008596;
	add.s32 	%r290, %r287, 1401181199;
	shr.u32 	%r291, %r287, 5;
	add.s32 	%r292, %r291, -939442524;
	xor.b32  	%r293, %r289, %r290;
	xor.b32  	%r294, %r293, %r292;
	add.s32 	%r295, %r294, %r279;
	shl.b32 	%r296, %r295, 4;
	add.s32 	%r297, %r296, -1383041155;
	add.s32 	%r298, %r295, 1401181199;
	xor.b32  	%r299, %r297, %r298;
	shr.u32 	%r300, %r295, 5;
	add.s32 	%r301, %r300, 2123724318;
	xor.b32  	%r302, %r299, %r301;
	add.s32 	%r303, %r302, %r287;
	shl.b32 	%r304, %r303, 4;
	add.s32 	%r305, %r304, -1556008596;
	add.s32 	%r306, %r303, -239350328;
	shr.u32 	%r307, %r303, 5;
	add.s32 	%r308, %r307, -939442524;
	xor.b32  	%r309, %r305, %r306;
	xor.b32  	%r310, %r309, %r308;
	add.s32 	%r311, %r310, %r295;
	shl.b32 	%r312, %r311, 4;
	add.s32 	%r313, %r312, -1383041155;
	add.s32 	%r314, %r311, -239350328;
	xor.b32  	%r315, %r313, %r314;
	shr.u32 	%r316, %r311, 5;
	add.s32 	%r317, %r316, 2123724318;
	xor.b32  	%r318, %r315, %r317;
	add.s32 	%r319, %r318, %r303;
	shl.b32 	%r320, %r319, 4;
	add.s32 	%r321, %r320, -1556008596;
	add.s32 	%r322, %r319, -1879881855;
	shr.u32 	%r323, %r319, 5;
	add.s32 	%r324, %r323, -939442524;
	xor.b32  	%r325, %r321, %r322;
	xor.b32  	%r326, %r325, %r324;
	add.s32 	%r327, %r326, %r311;
	shl.b32 	%r328, %r327, 4;
	add.s32 	%r329, %r328, -1383041155;
	add.s32 	%r330, %r327, -1879881855;
	xor.b32  	%r331, %r329, %r330;
	shr.u32 	%r332, %r327, 5;
	add.s32 	%r333, %r332, 2123724318;
	xor.b32  	%r334, %r331, %r333;
	add.s32 	%r335, %r334, %r319;
	shl.b32 	%r336, %r335, 4;
	add.s32 	%r337, %r336, -1556008596;
	add.s32 	%r338, %r335, 774553914;
	shr.u32 	%r339, %r335, 5;
	add.s32 	%r340, %r339, -939442524;
	xor.b32  	%r341, %r337, %r338;
	xor.b32  	%r342, %r341, %r340;
	add.s32 	%r343, %r342, %r327;
	shl.b32 	%r344, %r343, 4;
	add.s32 	%r345, %r344, -1383041155;
	add.s32 	%r346, %r343, 774553914;
	xor.b32  	%r347, %r345, %r346;
	shr.u32 	%r348, %r343, 5;
	add.s32 	%r349, %r348, 2123724318;
	xor.b32  	%r350, %r347, %r349;
	add.s32 	%r351, %r350, %r335;
	shl.b32 	%r352, %r351, 4;
	add.s32 	%r353, %r352, -1556008596;
	add.s32 	%r354, %r351, -865977613;
	shr.u32 	%r355, %r351, 5;
	add.s32 	%r356, %r355, -939442524;
	xor.b32  	%r357, %r353, %r354;
	xor.b32  	%r358, %r357, %r356;
	add.s32 	%r359, %r358, %r343;
	shl.b32 	%r360, %r359, 4;
	add.s32 	%r361, %r360, -1383041155;
	add.s32 	%r362, %r359, -865977613;
	xor.b32  	%r363, %r361, %r362;
	shr.u32 	%r364, %r359, 5;
	add.s32 	%r365, %r364, 2123724318;
	xor.b32  	%r366, %r363, %r365;
	add.s32 	%r367, %r366, %r351;
	shl.b32 	%r368, %r367, 4;
	add.s32 	%r369, %r368, -1556008596;
	add.s32 	%r370, %r367, 1788458156;
	shr.u32 	%r371, %r367, 5;
	add.s32 	%r372, %r371, -939442524;
	xor.b32  	%r373, %r369, %r370;
	xor.b32  	%r374, %r373, %r372;
	add.s32 	%r375, %r374, %r359;
	shl.b32 	%r376, %r375, 4;
	add.s32 	%r377, %r376, -1383041155;
	add.s32 	%r378, %r375, 1788458156;
	xor.b32  	%r379, %r377, %r378;
	shr.u32 	%r380, %r375, 5;
	add.s32 	%r381, %r380, 2123724318;
	xor.b32  	%r382, %r379, %r381;
	add.s32 	%r383, %r382, %r367;
	shl.b32 	%r384, %r383, 4;
	add.s32 	%r385, %r384, -1556008596;
	add.s32 	%r386, %r383, 147926629;
	shr.u32 	%r387, %r383, 5;
	add.s32 	%r388, %r387, -939442524;
	xor.b32  	%r389, %r385, %r386;
	xor.b32  	%r390, %r389, %r388;
	add.s32 	%r391, %r390, %r375;
	shl.b32 	%r392, %r391, 4;
	add.s32 	%r393, %r392, -1383041155;
	add.s32 	%r394, %r391, 147926629;
	xor.b32  	%r395, %r393, %r394;
	shr.u32 	%r396, %r391, 5;
	add.s32 	%r397, %r396, 2123724318;
	xor.b32  	%r398, %r395, %r397;
	add.s32 	%r399, %r398, %r383;
	shl.b32 	%r400, %r399, 4;
	add.s32 	%r401, %r400, -1556008596;
	add.s32 	%r402, %r399, -1492604898;
	shr.u32 	%r403, %r399, 5;
	add.s32 	%r404, %r403, -939442524;
	xor.b32  	%r405, %r401, %r402;
	xor.b32  	%r406, %r405, %r404;
	add.s32 	%r407, %r406, %r391;
	shl.b32 	%r408, %r407, 4;
	add.s32 	%r409, %r408, -1383041155;
	add.s32 	%r410, %r407, -1492604898;
	xor.b32  	%r411, %r409, %r410;
	shr.u32 	%r412, %r407, 5;
	add.s32 	%r413, %r412, 2123724318;
	xor.b32  	%r414, %r411, %r413;
	add.s32 	%r415, %r414, %r399;
	shl.b32 	%r416, %r415, 4;
	add.s32 	%r417, %r416, -1556008596;
	add.s32 	%r418, %r415, 1161830871;
	shr.u32 	%r419, %r415, 5;
	add.s32 	%r420, %r419, -939442524;
	xor.b32  	%r421, %r417, %r418;
	xor.b32  	%r422, %r421, %r420;
	add.s32 	%r423, %r422, %r407;
	shl.b32 	%r424, %r423, 4;
	add.s32 	%r425, %r424, -1383041155;
	add.s32 	%r426, %r423, 1161830871;
	xor.b32  	%r427, %r425, %r426;
	shr.u32 	%r428, %r423, 5;
	add.s32 	%r429, %r428, 2123724318;
	xor.b32  	%r430, %r427, %r429;
	add.s32 	%r431, %r430, %r415;
	shl.b32 	%r432, %r431, 4;
	add.s32 	%r433, %r432, -1556008596;
	add.s32 	%r434, %r431, -478700656;
	shr.u32 	%r435, %r431, 5;
	add.s32 	%r436, %r435, -939442524;
	xor.b32  	%r437, %r433, %r434;
	xor.b32  	%r438, %r437, %r436;
	add.s32 	%r848, %r438, %r423;
	add.u64 	%rd23, %SP, 144;
	add.u64 	%rd24, %SPL, 144;
	add.s64 	%rd5, %rd24, 28;
	st.local.u32 	[%rd24+28], %r848;
	setp.eq.s32 	%p6, %r189, 0;
	mov.f32 	%f1017, 0f3F000000;
	mov.f32 	%f1018, %f1017;
	@%p6 bra 	$L__BB0_3;

	mad.lo.s32 	%r439, %r848, 1664525, 1013904223;
	and.b32  	%r440, %r439, 16777215;
	cvt.rn.f32.u32 	%f326, %r440;
	mov.f32 	%f327, 0f4B800000;
	div.approx.ftz.f32 	%f1017, %f326, %f327;
	mad.lo.s32 	%r848, %r439, 1664525, 1013904223;
	st.local.u32 	[%rd5], %r848;
	and.b32  	%r441, %r848, 16777215;
	cvt.rn.f32.u32 	%f328, %r441;
	div.approx.ftz.f32 	%f1018, %f328, %f327;

$L__BB0_3:
	cvt.rn.f32.s32 	%f329, %r185;
	add.ftz.f32 	%f330, %f1017, %f329;
	cvt.rn.f32.s32 	%f331, %r186;
	add.ftz.f32 	%f332, %f1018, %f331;
	ld.const.v2.f32 	{%f333, %f334}, [params+136];
	add.ftz.f32 	%f337, %f334, %f334;
	cvt.rn.f32.s32 	%f338, %r183;
	div.approx.ftz.f32 	%f339, %f330, %f338;
	cvt.rn.f32.s32 	%f340, %r184;
	div.approx.ftz.f32 	%f341, %f332, %f340;
	add.ftz.f32 	%f342, %f339, 0fBF000000;
	add.ftz.f32 	%f343, %f341, 0fBF000000;
	mul.ftz.f32 	%f344, %f337, %f342;
	mul.ftz.f32 	%f345, %f337, %f343;
	div.approx.ftz.f32 	%f346, %f338, %f340;
	mul.ftz.f32 	%f347, %f344, %f346;
	sin.approx.ftz.f32 	%f348, %f347;
	neg.ftz.f32 	%f349, %f348;
	ld.const.v2.f32 	{%f350, %f351}, [params+144];
	mul.ftz.f32 	%f352, %f350, %f349;
	mul.ftz.f32 	%f353, %f351, %f349;
	ld.const.f32 	%f7, [params+152];
	mul.ftz.f32 	%f354, %f7, %f349;
	cos.approx.ftz.f32 	%f355, %f347;
	ld.const.v2.f32 	{%f356, %f357}, [params+176];
	mul.ftz.f32 	%f358, %f355, %f356;
	mul.ftz.f32 	%f359, %f355, %f357;
	ld.const.f32 	%f10, [params+184];
	mul.ftz.f32 	%f360, %f355, %f10;
	sub.ftz.f32 	%f361, %f352, %f358;
	sub.ftz.f32 	%f362, %f353, %f359;
	sub.ftz.f32 	%f363, %f354, %f360;
	sin.approx.ftz.f32 	%f364, %f345;
	neg.ftz.f32 	%f365, %f364;
	ld.const.v2.f32 	{%f366, %f367}, [params+160];
	mul.ftz.f32 	%f368, %f366, %f365;
	mul.ftz.f32 	%f369, %f367, %f365;
	ld.const.f32 	%f13, [params+168];
	mul.ftz.f32 	%f370, %f13, %f365;
	cos.approx.ftz.f32 	%f371, %f345;
	mul.ftz.f32 	%f372, %f371, %f356;
	mul.ftz.f32 	%f373, %f371, %f357;
	mul.ftz.f32 	%f374, %f371, %f10;
	sub.ftz.f32 	%f375, %f368, %f372;
	sub.ftz.f32 	%f376, %f369, %f373;
	sub.ftz.f32 	%f377, %f370, %f374;
	ld.const.v2.f32 	{%f378, %f379}, [params+80];
	ld.const.v2.f32 	{%f380, %f381}, [params+88];
	ld.const.v2.f32 	{%f382, %f383}, [params+128];
	mul.ftz.f32 	%f386, %f383, %f383;
	fma.rn.ftz.f32 	%f387, %f382, %f382, %f386;
	fma.rn.ftz.f32 	%f388, %f333, %f333, %f387;
	sqrt.approx.ftz.f32 	%f389, %f388;
	mul.ftz.f32 	%f390, %f381, %f389;
	add.ftz.f32 	%f391, %f361, %f375;
	add.ftz.f32 	%f392, %f362, %f376;
	add.ftz.f32 	%f393, %f363, %f377;
	mul.ftz.f32 	%f394, %f392, %f392;
	fma.rn.ftz.f32 	%f395, %f391, %f391, %f394;
	fma.rn.ftz.f32 	%f396, %f393, %f393, %f395;
	rsqrt.approx.ftz.f32 	%f397, %f396;
	mul.ftz.f32 	%f398, %f391, %f397;
	mul.ftz.f32 	%f399, %f392, %f397;
	mul.ftz.f32 	%f400, %f393, %f397;
	fma.rn.ftz.f32 	%f19, %f390, %f398, %f378;
	fma.rn.ftz.f32 	%f20, %f390, %f399, %f379;
	fma.rn.ftz.f32 	%f21, %f390, %f400, %f380;
	mad.lo.s32 	%r442, %r848, 1664525, 1013904223;
	and.b32  	%r443, %r442, 16777215;
	cvt.rn.f32.u32 	%f401, %r443;
	mov.f32 	%f402, 0f4B800000;
	div.approx.ftz.f32 	%f403, %f401, %f402;
	mad.lo.s32 	%r444, %r442, 1664525, 1013904223;
	st.local.u32 	[%rd5], %r444;
	and.b32  	%r445, %r444, 16777215;
	cvt.rn.f32.u32 	%f404, %r445;
	div.approx.ftz.f32 	%f405, %f404, %f402;
	ld.const.f32 	%f22, [params+108];
	fma.rn.ftz.f32 	%f23, %f403, 0f40000000, 0fBF800000;
	fma.rn.ftz.f32 	%f24, %f405, 0f40000000, 0fBF800000;
	neg.ftz.f32 	%f1020, %f24;
	setp.gt.ftz.f32 	%p7, %f23, %f1020;
	@%p7 bra 	$L__BB0_8;
	bra.uni 	$L__BB0_4;

$L__BB0_8:
	setp.gt.ftz.f32 	%p10, %f23, %f24;
	@%p10 bra 	$L__BB0_10;
	bra.uni 	$L__BB0_9;

$L__BB0_10:
	div.approx.ftz.f32 	%f415, %f24, %f23;
	mul.ftz.f32 	%f1019, %f415, 0f3F490FDB;
	mov.f32 	%f1020, %f23;
	bra.uni 	$L__BB0_11;

$L__BB0_4:
	setp.lt.ftz.f32 	%p8, %f23, %f24;
	@%p8 bra 	$L__BB0_7;
	bra.uni 	$L__BB0_5;

$L__BB0_7:
	neg.ftz.f32 	%f1020, %f23;
	div.approx.ftz.f32 	%f410, %f24, %f23;
	add.ftz.f32 	%f411, %f410, 0f40800000;
	mul.ftz.f32 	%f1019, %f411, 0f3F490FDB;
	bra.uni 	$L__BB0_11;

$L__BB0_9:
	div.approx.ftz.f32 	%f412, %f23, %f24;
	mov.f32 	%f413, 0f40000000;
	sub.ftz.f32 	%f414, %f413, %f412;
	mul.ftz.f32 	%f1019, %f414, 0f3F490FDB;
	mov.f32 	%f1020, %f24;
	bra.uni 	$L__BB0_11;

$L__BB0_5:
	setp.eq.ftz.f32 	%p9, %f24, 0f00000000;
	mov.f32 	%f1019, 0f00000000;
	@%p9 bra 	$L__BB0_11;

	div.approx.ftz.f32 	%f407, %f23, %f24;
	mov.f32 	%f408, 0f40C00000;
	sub.ftz.f32 	%f409, %f408, %f407;
	mul.ftz.f32 	%f1019, %f409, 0f3F490FDB;

$L__BB0_11:
	mov.f32 	%f416, 0f3F800000;
	sub.ftz.f32 	%f417, %f416, %f22;
	fma.rn.ftz.f32 	%f418, %f417, %f1020, %f22;
	cos.approx.ftz.f32 	%f419, %f1019;
	mul.ftz.f32 	%f420, %f419, %f418;
	sin.approx.ftz.f32 	%f421, %f1019;
	mul.ftz.f32 	%f422, %f418, %f421;
	mul.ftz.f32 	%f423, %f422, %f366;
	mul.ftz.f32 	%f424, %f422, %f367;
	mul.ftz.f32 	%f425, %f422, %f13;
	fma.rn.ftz.f32 	%f426, %f420, %f350, %f423;
	fma.rn.ftz.f32 	%f427, %f420, %f351, %f424;
	fma.rn.ftz.f32 	%f428, %f420, %f7, %f425;
	ld.const.f32 	%f429, [params+124];
	fma.rn.ftz.f32 	%f33, %f429, %f428, %f380;
	fma.rn.ftz.f32 	%f37, %f429, %f426, %f378;
	sub.ftz.f32 	%f430, %f19, %f37;
	fma.rn.ftz.f32 	%f38, %f429, %f427, %f379;
	sub.ftz.f32 	%f431, %f20, %f38;
	sub.ftz.f32 	%f432, %f21, %f33;
	mul.ftz.f32 	%f433, %f431, %f431;
	fma.rn.ftz.f32 	%f434, %f430, %f430, %f433;
	fma.rn.ftz.f32 	%f435, %f432, %f432, %f434;
	rsqrt.approx.ftz.f32 	%f436, %f435;
	mul.ftz.f32 	%f39, %f436, %f430;
	mul.ftz.f32 	%f40, %f436, %f431;
	mul.ftz.f32 	%f41, %f436, %f432;
	st.local.v2.f32 	[%rd5+68], {%f37, %f38};
	st.local.f32 	[%rd5+76], %f33;
	st.local.v2.f32 	[%rd5+20], {%f416, %f416};
	mov.u32 	%r446, 1065353216;
	st.local.u32 	[%rd5+28], %r446;
	mov.f32 	%f42, 0fBF800000;
	st.local.v4.f32 	[%rd5+100], {%f39, %f40, %f41, %f42};
	mov.u32 	%r849, 285212672;
	mov.u32 	%r448, 0;
	st.local.v4.u32 	[%rd24], {%r448, %r448, %r448, %r849};
	st.local.v2.f32 	[%rd5+-12], {%f416, %f416};
	st.local.u32 	[%rd5+-4], %r446;
	mov.f32 	%f1053, 0f00000000;
	st.local.v4.f32 	[%rd5+52], {%f416, %f416, %f416, %f1053};
	st.local.u32 	[%rd5+48], %r448;
	st.local.v4.f32 	[%rd5+116], {%f1053, %f1053, %f1053, %f416};
	st.local.v4.u32 	[%rd5+4], {%r448, %r448, %r446, %r448};
	st.local.u32 	[%rd5+96], %r446;
	ld.const.u32 	%r8, [params+252];
	setp.eq.s32 	%p11, %r8, 0;
	@%p11 bra 	$L__BB0_40;

	ld.const.u64 	%rd7, [params+280];
	ld.const.f32 	%f43, [params+76];
	shr.u64 	%rd27, %rd23, 32;
	cvt.u32.u64 	%r9, %rd27;
	cvt.u32.u64 	%r10, %rd23;
	ld.const.u32 	%r11, [params+248];
	ld.const.v2.f32 	{%f447, %f448}, [params+232];
	mov.u32 	%r856, -1;
	ld.const.f32 	%f46, [params+240];
	mov.f32 	%f1021, %f39;
	mov.f32 	%f1022, %f40;
	mov.f32 	%f1023, %f41;
	mov.f32 	%f1040, %f416;
	mov.f32 	%f1039, %f416;
	mov.f32 	%f1038, %f416;
	mov.f32 	%f1052, %f1053;
	mov.f32 	%f1051, %f1053;
	mov.f32 	%f1100, %f1053;
	mov.f32 	%f1099, %f1053;
	mov.f32 	%f1098, %f1053;
	mov.u32 	%r876, %r856;
	mov.u32 	%r875, %r856;
	bra.uni 	$L__BB0_13;

$L__BB0_38:
	ld.local.v4.f32 	{%f1021, %f1022, %f1023, %f580}, [%rd5+100];

$L__BB0_13:
	neg.ftz.f32 	%f450, %f1023;
	neg.ftz.f32 	%f451, %f1021;
	neg.ftz.f32 	%f452, %f1022;
	st.local.v2.f32 	[%rd5+84], {%f451, %f452};
	st.local.f32 	[%rd5+92], %f450;
	st.local.v2.f32 	[%rd5+132], {%f416, %f416};
	mov.f32 	%f1037, 0f5A0E1BCA;
	mov.u32 	%r453, 1510874058;
	st.local.u32 	[%rd5+80], %r453;
	and.b32  	%r16, %r849, 822083586;
	st.local.u32 	[%rd5+-16], %r16;
	setp.lt.s32 	%p12, %r856, 0;
	@%p12 bra 	$L__BB0_18;

	or.b32  	%r454, %r16, 4096;
	st.local.u32 	[%rd5+-16], %r454;
	mul.wide.s32 	%rd28, %r856, 16;
	add.s64 	%rd8, %rd1, %rd28;
	ld.local.v4.f32 	{%f454, %f455, %f456, %f457}, [%rd8];
	add.s64 	%rd29, %rd2, %rd28;
	ld.local.v4.f32 	{%f462, %f463, %f464, %f465}, [%rd29];
	st.local.v4.f32 	[%rd5+52], {%f462, %f463, %f464, %f465};
	mul.wide.s32 	%rd30, %r856, 4;
	add.s64 	%rd31, %rd3, %rd30;
	ld.local.f32 	%f63, [%rd31];
	st.local.v4.f32 	[%rd5+36], {%f454, %f455, %f456, %f63};
	st.local.f32 	[%rd5+132], %f457;
	setp.eq.s32 	%p13, %r856, 0;
	@%p13 bra 	$L__BB0_16;

	ld.local.f32 	%f470, [%rd8+-4];
	st.local.f32 	[%rd5+136], %f470;

$L__BB0_16:
	setp.leu.ftz.f32 	%p14, %f63, 0f00000000;
	@%p14 bra 	$L__BB0_18;

	ld.local.u32 	%r455, [%rd5];
	mad.lo.s32 	%r456, %r455, 1664525, 1013904223;
	st.local.u32 	[%rd5], %r456;
	and.b32  	%r457, %r456, 16777215;
	cvt.rn.f32.u32 	%f472, %r457;
	div.approx.ftz.f32 	%f474, %f472, %f402;
	lg2.approx.ftz.f32 	%f475, %f474;
	mul.ftz.f32 	%f476, %f475, 0fBF317218;
	mul.ftz.f32 	%f1037, %f476, %f63;

$L__BB0_18:
	ld.local.v4.f32 	{%f486, %f487, %f488, %f489}, [%rd5+68];
	mov.u32 	%r491, 1;
	mov.u32 	%r494, 2;
	mov.f32 	%f485, 0f00000000;
	mov.u32 	%r496, 4;
	mov.u32 	%r500, -1;
	// begin inline asm
	call(%r458,%r459,%r460,%r461,%r462,%r463,%r464,%r465,%r466,%r467,%r468,%r469,%r470,%r471,%r472,%r473,%r474,%r475,%r476,%r477,%r478,%r479,%r480,%r481,%r482,%r483,%r484,%r485,%r486,%r487,%r488,%r489),_optix_trace_typed_32,(%r448,%rd7,%f486,%f487,%f488,%f1021,%f1022,%f1023,%f43,%f1037,%f485,%r491,%r448,%r448,%r494,%r448,%r496,%r9,%r10,%r500,%r500,%r529,%r530,%r531,%r532,%r533,%r534,%r535,%r536,%r537,%r538,%r539,%r540,%r541,%r542,%r543,%r544,%r545,%r546,%r547,%r548,%r549,%r550,%r551,%r552,%r553,%r554,%r555,%r556);
	// end inline asm
	ld.local.u32 	%r49, [%rd5+16];
	add.s32 	%r557, %r49, 1;
	st.local.u32 	[%rd5+16], %r557;
	setp.ne.s32 	%p15, %r49, 0;
	@%p15 bra 	$L__BB0_20;

	ld.local.v4.f32 	{%f490, %f491, %f492, %f493}, [%rd5+68];
	add.ftz.f32 	%f1098, %f1098, %f490;
	add.ftz.f32 	%f1099, %f1099, %f491;
	add.ftz.f32 	%f1100, %f1100, %f492;
	mov.u32 	%r875, %r460;
	mov.u32 	%r876, %r461;

$L__BB0_20:
	ld.local.u32 	%r54, [%rd5+-16];
	and.b32  	%r849, %r54, -805306369;
	st.local.u32 	[%rd5+-16], %r849;
	and.b32  	%r558, %r54, 4096;
	setp.eq.s32 	%p16, %r558, 0;
	@%p16 bra 	$L__BB0_28;

	and.b32  	%r56, %r54, 512;
	setp.eq.s32 	%p17, %r56, 0;
	@%p17 bra 	$L__BB0_24;
	bra.uni 	$L__BB0_22;

$L__BB0_24:
	ld.local.f32 	%f1037, [%rd5+80];
	bra.uni 	$L__BB0_25;

$L__BB0_22:
	add.s32 	%r842, %r49, 1;
	st.local.f32 	[%rd5+80], %f1037;
	ld.local.v4.f32 	{%f497, %f498, %f499, %f500}, [%rd5+100];
	ld.local.v4.f32 	{%f504, %f505, %f506, %f507}, [%rd5+68];
	fma.rn.ftz.f32 	%f511, %f1037, %f498, %f505;
	fma.rn.ftz.f32 	%f512, %f1037, %f497, %f504;
	st.local.v2.f32 	[%rd5+68], {%f512, %f511};
	fma.rn.ftz.f32 	%f513, %f1037, %f499, %f506;
	st.local.f32 	[%rd5+76], %f513;
	setp.lt.u32 	%p18, %r842, %r8;
	@%p18 bra 	$L__BB0_25;

	ld.local.v4.f32 	{%f514, %f515, %f516, %f517}, [%rd24];
	add.ftz.f32 	%f521, %f448, %f515;
	add.ftz.f32 	%f522, %f447, %f514;
	st.local.v2.f32 	[%rd24], {%f522, %f521};
	add.ftz.f32 	%f523, %f46, %f516;
	st.local.f32 	[%rd5+-20], %f523;

$L__BB0_25:
	ld.local.v4.f32 	{%f524, %f525, %f526, %f527}, [%rd5+36];
	add.ftz.f32 	%f531, %f524, 0f38D1B717;
	add.ftz.f32 	%f532, %f525, 0f38D1B717;
	add.ftz.f32 	%f533, %f526, 0f38D1B717;
	neg.ftz.f32 	%f534, %f1037;
	div.approx.ftz.f32 	%f535, %f534, %f531;
	div.approx.ftz.f32 	%f536, %f534, %f532;
	div.approx.ftz.f32 	%f537, %f534, %f533;
	mul.ftz.f32 	%f538, %f535, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f74, %f538;
	mul.ftz.f32 	%f539, %f536, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f75, %f539;
	mul.ftz.f32 	%f540, %f537, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f76, %f540;
	mul.ftz.f32 	%f1038, %f1038, %f74;
	mul.ftz.f32 	%f1039, %f1039, %f75;
	mul.ftz.f32 	%f1040, %f1040, %f76;
	and.b32  	%r560, %r54, 16777216;
	setp.eq.s32 	%p19, %r560, 0;
	@%p19 bra 	$L__BB0_28;

	ld.local.v4.f32 	{%f541, %f542, %f543, %f544}, [%rd5+-12];
	mul.ftz.f32 	%f548, %f75, %f542;
	mul.ftz.f32 	%f549, %f74, %f541;
	st.local.v2.f32 	[%rd5+-12], {%f549, %f548};
	mul.ftz.f32 	%f550, %f76, %f543;
	st.local.f32 	[%rd5+-4], %f550;
	@%p17 bra 	$L__BB0_28;

	and.b32  	%r849, %r54, -822083585;
	st.local.u32 	[%rd5+-16], %r849;

$L__BB0_28:
	ld.local.v4.f32 	{%f551, %f552, %f553, %f554}, [%rd24];
	fma.rn.ftz.f32 	%f1051, %f1038, %f551, %f1051;
	fma.rn.ftz.f32 	%f1052, %f1039, %f552, %f1052;
	fma.rn.ftz.f32 	%f1053, %f1040, %f553, %f1053;
	ld.local.f32 	%f558, [%rd5+32];
	setp.le.ftz.f32 	%p21, %f558, 0f00000000;
	setp.lt.s32 	%p22, %r849, 0;
	or.pred  	%p23, %p22, %p21;
	@%p23 bra 	$L__BB0_39;

	ld.local.v4.f32 	{%f559, %f560, %f561, %f562}, [%rd5+20];
	setp.eq.ftz.f32 	%p24, %f559, 0f00000000;
	setp.eq.ftz.f32 	%p25, %f560, 0f00000000;
	setp.eq.ftz.f32 	%p26, %f561, 0f00000000;
	and.pred  	%p27, %p24, %p25;
	and.pred  	%p28, %p26, %p27;
	@%p28 bra 	$L__BB0_39;

	add.s32 	%r845, %r49, 1;
	mul.ftz.f32 	%f1038, %f1038, %f559;
	mul.ftz.f32 	%f1039, %f1039, %f560;
	mul.ftz.f32 	%f1040, %f1040, %f561;
	setp.ge.u32 	%p29, %r11, %r845;
	@%p29 bra 	$L__BB0_33;

	max.ftz.f32 	%f563, %f1038, %f1039;
	max.ftz.f32 	%f92, %f563, %f1040;
	ld.local.u32 	%r562, [%rd5];
	mad.lo.s32 	%r563, %r562, 1664525, 1013904223;
	st.local.u32 	[%rd5], %r563;
	and.b32  	%r564, %r563, 16777215;
	cvt.rn.f32.u32 	%f564, %r564;
	div.approx.ftz.f32 	%f566, %f564, %f402;
	setp.lt.ftz.f32 	%p30, %f92, %f566;
	@%p30 bra 	$L__BB0_39;

	rcp.approx.ftz.f32 	%f567, %f92;
	mul.ftz.f32 	%f1038, %f1038, %f567;
	mul.ftz.f32 	%f1039, %f1039, %f567;
	mul.ftz.f32 	%f1040, %f1040, %f567;

$L__BB0_33:
	and.b32  	%r565, %r849, 288;
	setp.ne.s32 	%p31, %r565, 256;
	@%p31 bra 	$L__BB0_37;

	and.b32  	%r566, %r849, 16;
	setp.eq.s32 	%p32, %r566, 0;
	@%p32 bra 	$L__BB0_36;
	bra.uni 	$L__BB0_35;

$L__BB0_36:
	add.s32 	%r576, %r856, -1;
	max.s32 	%r856, %r576, -1;
	bra.uni 	$L__BB0_37;

$L__BB0_35:
	add.s32 	%r567, %r856, 1;
	min.s32 	%r856, %r567, 3;
	mul.wide.s32 	%rd37, %r856, 16;
	add.s64 	%rd38, %rd1, %rd37;
	ld.local.v4.u32 	{%r568, %r569, %r570, %r571}, [%rd5+116];
	st.local.v4.u32 	[%rd38], {%r568, %r569, %r570, %r571};
	ld.local.v4.f32 	{%f568, %f569, %f570, %f571}, [%rd5+52];
	add.s64 	%rd39, %rd2, %rd37;
	st.local.v4.f32 	[%rd39], {%f568, %f569, %f570, %f571};
	ld.local.f32 	%f576, [%rd5+48];
	mul.wide.s32 	%rd40, %r856, 4;
	add.s64 	%rd41, %rd3, %rd40;
	st.local.f32 	[%rd41], %f576;

$L__BB0_37:
	add.s32 	%r846, %r49, 1;
	setp.ge.u32 	%p33, %r846, %r8;
	@%p33 bra 	$L__BB0_39;
	bra.uni 	$L__BB0_38;

$L__BB0_39:
	setp.gt.s32 	%p128, %r49, 0;
	ld.local.v4.f32 	{%f1115, %f1116, %f1117, %f584}, [%rd5+4];
	ld.local.f32 	%f1083, [%rd5+96];
	bra.uni 	$L__BB0_41;

$L__BB0_40:
	mov.f32 	%f1115, 0f00000000;
	mov.f32 	%f1083, 0f3F800000;
	mov.u32 	%r875, -1;
	mov.pred 	%p128, 0;
	mov.f32 	%f1116, %f1115;
	mov.f32 	%f1117, %f1083;
	mov.u32 	%r876, %r875;
	mov.f32 	%f1098, %f1115;
	mov.f32 	%f1099, %f1115;
	mov.f32 	%f1100, %f1115;
	mov.f32 	%f1051, %f1115;
	mov.f32 	%f1052, %f1115;
	mov.f32 	%f1053, %f1115;

$L__BB0_41:
	ld.local.v4.f32 	{%f1118, %f1119, %f1120, %f599}, [%rd5+-12];
	setp.geu.ftz.f32 	%p35, %f1083, 0f3F800000;
	not.pred 	%p36, %p128;
	or.pred  	%p37, %p36, %p35;
	@%p37 bra 	$L__BB0_105;

	setp.eq.s32 	%p127, %r8, 0;
	mov.f32 	%f1015, 0fBF800000;
	mov.u32 	%r843, 1065353216;
	st.local.v2.f32 	[%rd5+68], {%f37, %f38};
	st.local.f32 	[%rd5+76], %f33;
	mov.f32 	%f603, 0f3F800000;
	st.local.v2.f32 	[%rd5+20], {%f603, %f603};
	st.local.u32 	[%rd5+28], %r843;
	st.local.v4.f32 	[%rd5+100], {%f39, %f40, %f41, %f1015};
	mov.u32 	%r867, 553648128;
	st.local.v4.u32 	[%rd24], {%r448, %r448, %r448, %r867};
	st.local.v2.f32 	[%rd5+-12], {%f603, %f603};
	st.local.u32 	[%rd5+-4], %r843;
	mov.f32 	%f1059, 0f00000000;
	st.local.v4.f32 	[%rd5+52], {%f603, %f603, %f603, %f1059};
	st.local.u32 	[%rd5+48], %r448;
	st.local.v4.f32 	[%rd5+116], {%f1059, %f1059, %f1059, %f603};
	st.local.v4.u32 	[%rd5+4], {%r448, %r448, %r843, %r448};
	st.local.u32 	[%rd5+96], %r843;
	mov.f32 	%f1058, %f1059;
	mov.f32 	%f1057, %f1059;
	@%p127 bra 	$L__BB0_70;

	add.u64 	%rd101, %SP, 144;
	ld.const.u64 	%rd9, [params+280];
	ld.const.f32 	%f125, [params+76];
	shr.u64 	%rd43, %rd101, 32;
	cvt.u32.u64 	%r64, %rd43;
	cvt.u32.u64 	%r65, %rd101;
	ld.const.u32 	%r66, [params+248];
	ld.const.v2.f32 	{%f610, %f611}, [params+232];
	mov.f32 	%f1057, 0f00000000;
	mov.u32 	%r866, -1;
	mov.u32 	%r867, 553648128;
	ld.const.f32 	%f128, [params+240];
	mov.f32 	%f1054, %f39;
	mov.f32 	%f1055, %f40;
	mov.f32 	%f1056, %f41;
	mov.f32 	%f1058, %f1057;
	mov.f32 	%f1059, %f1057;
	mov.f32 	%f1073, %f603;
	mov.f32 	%f1072, %f603;
	mov.f32 	%f1071, %f603;
	bra.uni 	$L__BB0_44;

$L__BB0_69:
	ld.local.v4.f32 	{%f1054, %f1055, %f1056, %f743}, [%rd5+100];

$L__BB0_44:
	neg.ftz.f32 	%f613, %f1056;
	neg.ftz.f32 	%f614, %f1054;
	neg.ftz.f32 	%f615, %f1055;
	st.local.v2.f32 	[%rd5+84], {%f614, %f615};
	st.local.f32 	[%rd5+92], %f613;
	st.local.v2.f32 	[%rd5+132], {%f603, %f603};
	mov.f32 	%f1070, 0f5A0E1BCA;
	mov.u32 	%r585, 1510874058;
	st.local.u32 	[%rd5+80], %r585;
	and.b32  	%r71, %r867, 822083586;
	st.local.u32 	[%rd5+-16], %r71;
	setp.lt.s32 	%p39, %r866, 0;
	@%p39 bra 	$L__BB0_49;

	or.b32  	%r586, %r71, 4096;
	st.local.u32 	[%rd5+-16], %r586;
	mul.wide.s32 	%rd44, %r866, 16;
	add.s64 	%rd10, %rd1, %rd44;
	ld.local.v4.f32 	{%f617, %f618, %f619, %f620}, [%rd10];
	add.s64 	%rd45, %rd2, %rd44;
	ld.local.v4.f32 	{%f625, %f626, %f627, %f628}, [%rd45];
	st.local.v4.f32 	[%rd5+52], {%f625, %f626, %f627, %f628};
	mul.wide.s32 	%rd46, %r866, 4;
	add.s64 	%rd47, %rd3, %rd46;
	ld.local.f32 	%f145, [%rd47];
	st.local.v4.f32 	[%rd5+36], {%f617, %f618, %f619, %f145};
	st.local.f32 	[%rd5+132], %f620;
	setp.eq.s32 	%p40, %r866, 0;
	@%p40 bra 	$L__BB0_47;

	ld.local.f32 	%f633, [%rd10+-4];
	st.local.f32 	[%rd5+136], %f633;

$L__BB0_47:
	setp.leu.ftz.f32 	%p41, %f145, 0f00000000;
	@%p41 bra 	$L__BB0_49;

	ld.local.u32 	%r587, [%rd5];
	mad.lo.s32 	%r588, %r587, 1664525, 1013904223;
	st.local.u32 	[%rd5], %r588;
	and.b32  	%r589, %r588, 16777215;
	cvt.rn.f32.u32 	%f635, %r589;
	div.approx.ftz.f32 	%f637, %f635, %f402;
	lg2.approx.ftz.f32 	%f638, %f637;
	mul.ftz.f32 	%f639, %f638, 0fBF317218;
	mul.ftz.f32 	%f1070, %f639, %f145;

$L__BB0_49:
	ld.local.v4.f32 	{%f649, %f650, %f651, %f652}, [%rd5+68];
	mov.u32 	%r623, 1;
	mov.u32 	%r626, 2;
	mov.f32 	%f648, 0f00000000;
	mov.u32 	%r628, 4;
	mov.u32 	%r632, -1;
	// begin inline asm
	call(%r590,%r591,%r592,%r593,%r594,%r595,%r596,%r597,%r598,%r599,%r600,%r601,%r602,%r603,%r604,%r605,%r606,%r607,%r608,%r609,%r610,%r611,%r612,%r613,%r614,%r615,%r616,%r617,%r618,%r619,%r620,%r621),_optix_trace_typed_32,(%r448,%rd9,%f649,%f650,%f651,%f1054,%f1055,%f1056,%f125,%f1070,%f648,%r623,%r448,%r448,%r626,%r448,%r628,%r64,%r65,%r632,%r632,%r661,%r662,%r663,%r664,%r665,%r666,%r667,%r668,%r669,%r670,%r671,%r672,%r673,%r674,%r675,%r676,%r677,%r678,%r679,%r680,%r681,%r682,%r683,%r684,%r685,%r686,%r687,%r688);
	// end inline asm
	ld.local.u32 	%r689, [%rd5+16];
	add.s32 	%r104, %r689, 1;
	st.local.u32 	[%rd5+16], %r104;
	setp.ne.s32 	%p42, %r689, 0;
	@%p42 bra 	$L__BB0_51;

	ld.local.v4.f32 	{%f653, %f654, %f655, %f656}, [%rd5+68];
	add.ftz.f32 	%f1098, %f1098, %f653;
	add.ftz.f32 	%f1099, %f1099, %f654;
	add.ftz.f32 	%f1100, %f1100, %f655;
	mov.u32 	%r875, %r592;
	mov.u32 	%r876, %r593;

$L__BB0_51:
	ld.local.u32 	%r109, [%rd5+-16];
	and.b32  	%r867, %r109, -805306369;
	st.local.u32 	[%rd5+-16], %r867;
	and.b32  	%r690, %r109, 4096;
	setp.eq.s32 	%p43, %r690, 0;
	@%p43 bra 	$L__BB0_59;

	and.b32  	%r111, %r109, 512;
	setp.eq.s32 	%p44, %r111, 0;
	@%p44 bra 	$L__BB0_55;
	bra.uni 	$L__BB0_53;

$L__BB0_55:
	ld.local.f32 	%f1070, [%rd5+80];
	bra.uni 	$L__BB0_56;

$L__BB0_53:
	st.local.f32 	[%rd5+80], %f1070;
	ld.local.v4.f32 	{%f660, %f661, %f662, %f663}, [%rd5+100];
	ld.local.v4.f32 	{%f667, %f668, %f669, %f670}, [%rd5+68];
	fma.rn.ftz.f32 	%f674, %f1070, %f661, %f668;
	fma.rn.ftz.f32 	%f675, %f1070, %f660, %f667;
	st.local.v2.f32 	[%rd5+68], {%f675, %f674};
	fma.rn.ftz.f32 	%f676, %f1070, %f662, %f669;
	st.local.f32 	[%rd5+76], %f676;
	setp.lt.u32 	%p45, %r104, %r8;
	@%p45 bra 	$L__BB0_56;

	ld.local.v4.f32 	{%f677, %f678, %f679, %f680}, [%rd24];
	add.ftz.f32 	%f684, %f611, %f678;
	add.ftz.f32 	%f685, %f610, %f677;
	st.local.v2.f32 	[%rd24], {%f685, %f684};
	add.ftz.f32 	%f686, %f128, %f679;
	st.local.f32 	[%rd5+-20], %f686;

$L__BB0_56:
	ld.local.v4.f32 	{%f687, %f688, %f689, %f690}, [%rd5+36];
	add.ftz.f32 	%f694, %f687, 0f38D1B717;
	add.ftz.f32 	%f695, %f688, 0f38D1B717;
	add.ftz.f32 	%f696, %f689, 0f38D1B717;
	neg.ftz.f32 	%f697, %f1070;
	div.approx.ftz.f32 	%f698, %f697, %f694;
	div.approx.ftz.f32 	%f699, %f697, %f695;
	div.approx.ftz.f32 	%f700, %f697, %f696;
	mul.ftz.f32 	%f701, %f698, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f156, %f701;
	mul.ftz.f32 	%f702, %f699, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f157, %f702;
	mul.ftz.f32 	%f703, %f700, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f158, %f703;
	mul.ftz.f32 	%f1071, %f1071, %f156;
	mul.ftz.f32 	%f1072, %f1072, %f157;
	mul.ftz.f32 	%f1073, %f1073, %f158;
	and.b32  	%r691, %r109, 16777216;
	setp.eq.s32 	%p46, %r691, 0;
	@%p46 bra 	$L__BB0_59;

	ld.local.v4.f32 	{%f704, %f705, %f706, %f707}, [%rd5+-12];
	mul.ftz.f32 	%f711, %f157, %f705;
	mul.ftz.f32 	%f712, %f156, %f704;
	st.local.v2.f32 	[%rd5+-12], {%f712, %f711};
	mul.ftz.f32 	%f713, %f158, %f706;
	st.local.f32 	[%rd5+-4], %f713;
	@%p44 bra 	$L__BB0_59;

	and.b32  	%r867, %r109, -822083585;
	st.local.u32 	[%rd5+-16], %r867;

$L__BB0_59:
	ld.local.v4.f32 	{%f714, %f715, %f716, %f717}, [%rd24];
	fma.rn.ftz.f32 	%f1057, %f1071, %f714, %f1057;
	fma.rn.ftz.f32 	%f1058, %f1072, %f715, %f1058;
	fma.rn.ftz.f32 	%f1059, %f1073, %f716, %f1059;
	ld.local.f32 	%f721, [%rd5+32];
	setp.le.ftz.f32 	%p48, %f721, 0f00000000;
	setp.lt.s32 	%p49, %r867, 0;
	or.pred  	%p50, %p49, %p48;
	@%p50 bra 	$L__BB0_70;

	ld.local.v4.f32 	{%f722, %f723, %f724, %f725}, [%rd5+20];
	setp.eq.ftz.f32 	%p51, %f722, 0f00000000;
	setp.eq.ftz.f32 	%p52, %f723, 0f00000000;
	setp.eq.ftz.f32 	%p53, %f724, 0f00000000;
	and.pred  	%p54, %p51, %p52;
	and.pred  	%p55, %p53, %p54;
	@%p55 bra 	$L__BB0_70;

	mul.ftz.f32 	%f1071, %f1071, %f722;
	mul.ftz.f32 	%f1072, %f1072, %f723;
	mul.ftz.f32 	%f1073, %f1073, %f724;
	setp.ge.u32 	%p56, %r66, %r104;
	@%p56 bra 	$L__BB0_64;

	max.ftz.f32 	%f726, %f1071, %f1072;
	max.ftz.f32 	%f174, %f726, %f1073;
	ld.local.u32 	%r692, [%rd5];
	mad.lo.s32 	%r693, %r692, 1664525, 1013904223;
	st.local.u32 	[%rd5], %r693;
	and.b32  	%r694, %r693, 16777215;
	cvt.rn.f32.u32 	%f727, %r694;
	div.approx.ftz.f32 	%f729, %f727, %f402;
	setp.lt.ftz.f32 	%p57, %f174, %f729;
	@%p57 bra 	$L__BB0_70;

	rcp.approx.ftz.f32 	%f730, %f174;
	mul.ftz.f32 	%f1071, %f1071, %f730;
	mul.ftz.f32 	%f1072, %f1072, %f730;
	mul.ftz.f32 	%f1073, %f1073, %f730;

$L__BB0_64:
	and.b32  	%r695, %r867, 288;
	setp.ne.s32 	%p58, %r695, 256;
	@%p58 bra 	$L__BB0_68;

	and.b32  	%r696, %r867, 16;
	setp.eq.s32 	%p59, %r696, 0;
	@%p59 bra 	$L__BB0_67;
	bra.uni 	$L__BB0_66;

$L__BB0_67:
	add.s32 	%r706, %r866, -1;
	max.s32 	%r866, %r706, -1;
	bra.uni 	$L__BB0_68;

$L__BB0_66:
	add.s32 	%r697, %r866, 1;
	min.s32 	%r866, %r697, 3;
	mul.wide.s32 	%rd53, %r866, 16;
	add.s64 	%rd54, %rd1, %rd53;
	ld.local.v4.u32 	{%r698, %r699, %r700, %r701}, [%rd5+116];
	st.local.v4.u32 	[%rd54], {%r698, %r699, %r700, %r701};
	ld.local.v4.f32 	{%f731, %f732, %f733, %f734}, [%rd5+52];
	add.s64 	%rd55, %rd2, %rd53;
	st.local.v4.f32 	[%rd55], {%f731, %f732, %f733, %f734};
	ld.local.f32 	%f739, [%rd5+48];
	mul.wide.s32 	%rd56, %r866, 4;
	add.s64 	%rd57, %rd3, %rd56;
	st.local.f32 	[%rd57], %f739;

$L__BB0_68:
	setp.ge.u32 	%p60, %r104, %r8;
	@%p60 bra 	$L__BB0_70;
	bra.uni 	$L__BB0_69;

$L__BB0_70:
	ld.local.v4.f32 	{%f744, %f745, %f746, %f747}, [%rd5+-12];
	ld.local.v4.f32 	{%f748, %f749, %f750, %f751}, [%rd5+4];
	ld.local.f32 	%f1084, [%rd5+96];
	setp.gt.ftz.f32 	%p61, %f1083, %f1084;
	@%p61 bra 	$L__BB0_73;
	bra.uni 	$L__BB0_71;

$L__BB0_73:
	mov.u32 	%r867, 268435456;
	st.local.u32 	[%rd5+-16], %r867;
	mul.ftz.f32 	%f1083, %f1083, 0f3F000000;
	bra.uni 	$L__BB0_74;

$L__BB0_71:
	setp.geu.ftz.f32 	%p62, %f1083, %f1084;
	@%p62 bra 	$L__BB0_74;

	mov.u32 	%r867, 536870912;
	st.local.u32 	[%rd5+-16], %r867;
	mul.ftz.f32 	%f1084, %f1084, 0f3F000000;

$L__BB0_74:
	setp.eq.s32 	%p126, %r8, 0;
	mov.f32 	%f1016, 0fBF800000;
	mov.u32 	%r844, 1065353216;
	st.local.v2.f32 	[%rd5+68], {%f37, %f38};
	st.local.f32 	[%rd5+76], %f33;
	mov.f32 	%f755, 0f3F800000;
	st.local.v2.f32 	[%rd5+20], {%f755, %f755};
	st.local.u32 	[%rd5+28], %r844;
	st.local.v4.f32 	[%rd5+100], {%f39, %f40, %f41, %f1016};
	and.b32  	%r710, %r867, 805306368;
	or.b32  	%r871, %r710, 16777216;
	st.local.v4.u32 	[%rd24], {%r448, %r448, %r448, %r871};
	st.local.v2.f32 	[%rd5+-12], {%f755, %f755};
	st.local.u32 	[%rd5+-4], %r844;
	mov.f32 	%f1090, 0f00000000;
	st.local.v4.f32 	[%rd5+52], {%f755, %f755, %f755, %f1090};
	st.local.u32 	[%rd5+48], %r448;
	st.local.v4.f32 	[%rd5+116], {%f1090, %f1090, %f1090, %f755};
	st.local.v4.u32 	[%rd5+4], {%r448, %r448, %r844, %r448};
	st.local.u32 	[%rd5+96], %r844;
	mov.f32 	%f1089, %f1090;
	mov.f32 	%f1088, %f1090;
	@%p126 bra 	$L__BB0_102;

	add.u64 	%rd102, %SP, 144;
	ld.const.u64 	%rd11, [params+280];
	ld.const.f32 	%f204, [params+76];
	shr.u64 	%rd59, %rd102, 32;
	cvt.u32.u64 	%r122, %rd59;
	cvt.u32.u64 	%r123, %rd102;
	ld.const.u32 	%r124, [params+248];
	ld.const.v2.f32 	{%f762, %f763}, [params+232];
	mov.f32 	%f1088, 0f00000000;
	mov.u32 	%r878, -1;
	ld.const.f32 	%f207, [params+240];
	mov.f32 	%f1085, %f39;
	mov.f32 	%f1086, %f40;
	mov.f32 	%f1087, %f41;
	mov.f32 	%f1089, %f1088;
	mov.f32 	%f1090, %f1088;
	mov.f32 	%f1104, %f755;
	mov.f32 	%f1103, %f755;
	mov.f32 	%f1102, %f755;
	bra.uni 	$L__BB0_76;

$L__BB0_101:
	ld.local.v4.f32 	{%f1085, %f1086, %f1087, %f895}, [%rd5+100];

$L__BB0_76:
	neg.ftz.f32 	%f765, %f1087;
	neg.ftz.f32 	%f766, %f1085;
	neg.ftz.f32 	%f767, %f1086;
	st.local.v2.f32 	[%rd5+84], {%f766, %f767};
	st.local.f32 	[%rd5+92], %f765;
	st.local.v2.f32 	[%rd5+132], {%f755, %f755};
	mov.f32 	%f1101, 0f5A0E1BCA;
	mov.u32 	%r713, 1510874058;
	st.local.u32 	[%rd5+80], %r713;
	and.b32  	%r129, %r871, 822083586;
	st.local.u32 	[%rd5+-16], %r129;
	setp.lt.s32 	%p64, %r878, 0;
	@%p64 bra 	$L__BB0_81;

	or.b32  	%r714, %r129, 4096;
	st.local.u32 	[%rd5+-16], %r714;
	mul.wide.s32 	%rd60, %r878, 16;
	add.s64 	%rd12, %rd1, %rd60;
	ld.local.v4.f32 	{%f769, %f770, %f771, %f772}, [%rd12];
	add.s64 	%rd61, %rd2, %rd60;
	ld.local.v4.f32 	{%f777, %f778, %f779, %f780}, [%rd61];
	st.local.v4.f32 	[%rd5+52], {%f777, %f778, %f779, %f780};
	mul.wide.s32 	%rd62, %r878, 4;
	add.s64 	%rd63, %rd3, %rd62;
	ld.local.f32 	%f224, [%rd63];
	st.local.v4.f32 	[%rd5+36], {%f769, %f770, %f771, %f224};
	st.local.f32 	[%rd5+132], %f772;
	setp.eq.s32 	%p65, %r878, 0;
	@%p65 bra 	$L__BB0_79;

	ld.local.f32 	%f785, [%rd12+-4];
	st.local.f32 	[%rd5+136], %f785;

$L__BB0_79:
	setp.leu.ftz.f32 	%p66, %f224, 0f00000000;
	@%p66 bra 	$L__BB0_81;

	ld.local.u32 	%r715, [%rd5];
	mad.lo.s32 	%r716, %r715, 1664525, 1013904223;
	st.local.u32 	[%rd5], %r716;
	and.b32  	%r717, %r716, 16777215;
	cvt.rn.f32.u32 	%f787, %r717;
	div.approx.ftz.f32 	%f789, %f787, %f402;
	lg2.approx.ftz.f32 	%f790, %f789;
	mul.ftz.f32 	%f791, %f790, 0fBF317218;
	mul.ftz.f32 	%f1101, %f791, %f224;

$L__BB0_81:
	mov.u32 	%r847, 0;
	ld.local.v4.f32 	{%f801, %f802, %f803, %f804}, [%rd5+68];
	mov.u32 	%r751, 1;
	mov.u32 	%r754, 2;
	mov.f32 	%f800, 0f00000000;
	mov.u32 	%r756, 4;
	mov.u32 	%r760, -1;
	// begin inline asm
	call(%r718,%r719,%r720,%r721,%r722,%r723,%r724,%r725,%r726,%r727,%r728,%r729,%r730,%r731,%r732,%r733,%r734,%r735,%r736,%r737,%r738,%r739,%r740,%r741,%r742,%r743,%r744,%r745,%r746,%r747,%r748,%r749),_optix_trace_typed_32,(%r847,%rd11,%f801,%f802,%f803,%f1085,%f1086,%f1087,%f204,%f1101,%f800,%r751,%r847,%r847,%r754,%r847,%r756,%r122,%r123,%r760,%r760,%r789,%r790,%r791,%r792,%r793,%r794,%r795,%r796,%r797,%r798,%r799,%r800,%r801,%r802,%r803,%r804,%r805,%r806,%r807,%r808,%r809,%r810,%r811,%r812,%r813,%r814,%r815,%r816);
	// end inline asm
	ld.local.u32 	%r817, [%rd5+16];
	add.s32 	%r162, %r817, 1;
	st.local.u32 	[%rd5+16], %r162;
	setp.ne.s32 	%p67, %r817, 0;
	@%p67 bra 	$L__BB0_83;

	ld.local.v4.f32 	{%f805, %f806, %f807, %f808}, [%rd5+68];
	add.ftz.f32 	%f1098, %f1098, %f805;
	add.ftz.f32 	%f1099, %f1099, %f806;
	add.ftz.f32 	%f1100, %f1100, %f807;
	mov.u32 	%r875, %r720;
	mov.u32 	%r876, %r721;

$L__BB0_83:
	ld.local.u32 	%r167, [%rd5+-16];
	and.b32  	%r871, %r167, -805306369;
	st.local.u32 	[%rd5+-16], %r871;
	and.b32  	%r818, %r167, 4096;
	setp.eq.s32 	%p68, %r818, 0;
	@%p68 bra 	$L__BB0_91;

	and.b32  	%r169, %r167, 512;
	setp.eq.s32 	%p69, %r169, 0;
	@%p69 bra 	$L__BB0_87;
	bra.uni 	$L__BB0_85;

$L__BB0_87:
	ld.local.f32 	%f1101, [%rd5+80];
	bra.uni 	$L__BB0_88;

$L__BB0_85:
	st.local.f32 	[%rd5+80], %f1101;
	ld.local.v4.f32 	{%f812, %f813, %f814, %f815}, [%rd5+100];
	ld.local.v4.f32 	{%f819, %f820, %f821, %f822}, [%rd5+68];
	fma.rn.ftz.f32 	%f826, %f1101, %f813, %f820;
	fma.rn.ftz.f32 	%f827, %f1101, %f812, %f819;
	st.local.v2.f32 	[%rd5+68], {%f827, %f826};
	fma.rn.ftz.f32 	%f828, %f1101, %f814, %f821;
	st.local.f32 	[%rd5+76], %f828;
	setp.lt.u32 	%p70, %r162, %r8;
	@%p70 bra 	$L__BB0_88;

	ld.local.v4.f32 	{%f829, %f830, %f831, %f832}, [%rd24];
	add.ftz.f32 	%f836, %f763, %f830;
	add.ftz.f32 	%f837, %f762, %f829;
	st.local.v2.f32 	[%rd24], {%f837, %f836};
	add.ftz.f32 	%f838, %f207, %f831;
	st.local.f32 	[%rd5+-20], %f838;

$L__BB0_88:
	ld.local.v4.f32 	{%f839, %f840, %f841, %f842}, [%rd5+36];
	add.ftz.f32 	%f846, %f839, 0f38D1B717;
	add.ftz.f32 	%f847, %f840, 0f38D1B717;
	add.ftz.f32 	%f848, %f841, 0f38D1B717;
	neg.ftz.f32 	%f849, %f1101;
	div.approx.ftz.f32 	%f850, %f849, %f846;
	div.approx.ftz.f32 	%f851, %f849, %f847;
	div.approx.ftz.f32 	%f852, %f849, %f848;
	mul.ftz.f32 	%f853, %f850, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f235, %f853;
	mul.ftz.f32 	%f854, %f851, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f236, %f854;
	mul.ftz.f32 	%f855, %f852, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f237, %f855;
	mul.ftz.f32 	%f1102, %f1102, %f235;
	mul.ftz.f32 	%f1103, %f1103, %f236;
	mul.ftz.f32 	%f1104, %f1104, %f237;
	and.b32  	%r819, %r167, 16777216;
	setp.eq.s32 	%p71, %r819, 0;
	@%p71 bra 	$L__BB0_91;

	ld.local.v4.f32 	{%f856, %f857, %f858, %f859}, [%rd5+-12];
	mul.ftz.f32 	%f863, %f236, %f857;
	mul.ftz.f32 	%f864, %f235, %f856;
	st.local.v2.f32 	[%rd5+-12], {%f864, %f863};
	mul.ftz.f32 	%f865, %f237, %f858;
	st.local.f32 	[%rd5+-4], %f865;
	@%p69 bra 	$L__BB0_91;

	and.b32  	%r871, %r167, -822083585;
	st.local.u32 	[%rd5+-16], %r871;

$L__BB0_91:
	ld.local.v4.f32 	{%f866, %f867, %f868, %f869}, [%rd24];
	fma.rn.ftz.f32 	%f1088, %f1102, %f866, %f1088;
	fma.rn.ftz.f32 	%f1089, %f1103, %f867, %f1089;
	fma.rn.ftz.f32 	%f1090, %f1104, %f868, %f1090;
	ld.local.f32 	%f873, [%rd5+32];
	setp.le.ftz.f32 	%p73, %f873, 0f00000000;
	setp.lt.s32 	%p74, %r871, 0;
	or.pred  	%p75, %p74, %p73;
	@%p75 bra 	$L__BB0_102;

	ld.local.v4.f32 	{%f874, %f875, %f876, %f877}, [%rd5+20];
	setp.eq.ftz.f32 	%p76, %f874, 0f00000000;
	setp.eq.ftz.f32 	%p77, %f875, 0f00000000;
	setp.eq.ftz.f32 	%p78, %f876, 0f00000000;
	and.pred  	%p79, %p76, %p77;
	and.pred  	%p80, %p78, %p79;
	@%p80 bra 	$L__BB0_102;

	mul.ftz.f32 	%f1102, %f1102, %f874;
	mul.ftz.f32 	%f1103, %f1103, %f875;
	mul.ftz.f32 	%f1104, %f1104, %f876;
	setp.ge.u32 	%p81, %r124, %r162;
	@%p81 bra 	$L__BB0_96;

	max.ftz.f32 	%f878, %f1102, %f1103;
	max.ftz.f32 	%f253, %f878, %f1104;
	ld.local.u32 	%r820, [%rd5];
	mad.lo.s32 	%r821, %r820, 1664525, 1013904223;
	st.local.u32 	[%rd5], %r821;
	and.b32  	%r822, %r821, 16777215;
	cvt.rn.f32.u32 	%f879, %r822;
	div.approx.ftz.f32 	%f881, %f879, %f402;
	setp.lt.ftz.f32 	%p82, %f253, %f881;
	@%p82 bra 	$L__BB0_102;

	rcp.approx.ftz.f32 	%f882, %f253;
	mul.ftz.f32 	%f1102, %f1102, %f882;
	mul.ftz.f32 	%f1103, %f1103, %f882;
	mul.ftz.f32 	%f1104, %f1104, %f882;

$L__BB0_96:
	and.b32  	%r823, %r871, 288;
	setp.ne.s32 	%p83, %r823, 256;
	@%p83 bra 	$L__BB0_100;

	and.b32  	%r824, %r871, 16;
	setp.eq.s32 	%p84, %r824, 0;
	@%p84 bra 	$L__BB0_99;
	bra.uni 	$L__BB0_98;

$L__BB0_99:
	add.s32 	%r834, %r878, -1;
	max.s32 	%r878, %r834, -1;
	bra.uni 	$L__BB0_100;

$L__BB0_98:
	add.s32 	%r825, %r878, 1;
	min.s32 	%r878, %r825, 3;
	mul.wide.s32 	%rd69, %r878, 16;
	add.s64 	%rd70, %rd1, %rd69;
	ld.local.v4.u32 	{%r826, %r827, %r828, %r829}, [%rd5+116];
	st.local.v4.u32 	[%rd70], {%r826, %r827, %r828, %r829};
	ld.local.v4.f32 	{%f883, %f884, %f885, %f886}, [%rd5+52];
	add.s64 	%rd71, %rd2, %rd69;
	st.local.v4.f32 	[%rd71], {%f883, %f884, %f885, %f886};
	ld.local.f32 	%f891, [%rd5+48];
	mul.wide.s32 	%rd72, %r878, 4;
	add.s64 	%rd73, %rd3, %rd72;
	st.local.f32 	[%rd73], %f891;

$L__BB0_100:
	setp.ge.u32 	%p85, %r162, %r8;
	@%p85 bra 	$L__BB0_102;
	bra.uni 	$L__BB0_101;

$L__BB0_102:
	ld.local.f32 	%f1114, [%rd5+96];
	setp.eq.ftz.f32 	%p86, %f1083, %f1084;
	@%p86 bra 	$L__BB0_104;

	mul.ftz.f32 	%f1114, %f1114, 0f3F000000;
	st.local.f32 	[%rd5+96], %f1114;

$L__BB0_104:
	add.ftz.f32 	%f896, %f1083, %f1084;
	add.ftz.f32 	%f897, %f896, %f1114;
	rcp.approx.ftz.f32 	%f898, %f897;
	mul.ftz.f32 	%f899, %f1057, %f1084;
	fma.rn.ftz.f32 	%f900, %f1051, %f1083, %f899;
	mul.ftz.f32 	%f901, %f1058, %f1084;
	fma.rn.ftz.f32 	%f902, %f1052, %f1083, %f901;
	mul.ftz.f32 	%f903, %f1059, %f1084;
	fma.rn.ftz.f32 	%f904, %f1053, %f1083, %f903;
	fma.rn.ftz.f32 	%f905, %f1088, %f1114, %f900;
	fma.rn.ftz.f32 	%f906, %f1089, %f1114, %f902;
	fma.rn.ftz.f32 	%f907, %f1090, %f1114, %f904;
	mul.ftz.f32 	%f1051, %f898, %f905;
	mul.ftz.f32 	%f1052, %f898, %f906;
	mul.ftz.f32 	%f1053, %f898, %f907;
	mul.ftz.f32 	%f908, %f744, %f1084;
	fma.rn.ftz.f32 	%f909, %f1118, %f1083, %f908;
	mul.ftz.f32 	%f910, %f745, %f1084;
	fma.rn.ftz.f32 	%f911, %f1119, %f1083, %f910;
	mul.ftz.f32 	%f912, %f746, %f1084;
	fma.rn.ftz.f32 	%f913, %f1120, %f1083, %f912;
	ld.local.v4.f32 	{%f914, %f915, %f916, %f917}, [%rd5+-12];
	fma.rn.ftz.f32 	%f921, %f1114, %f914, %f909;
	fma.rn.ftz.f32 	%f922, %f1114, %f915, %f911;
	fma.rn.ftz.f32 	%f923, %f1114, %f916, %f913;
	mul.ftz.f32 	%f1118, %f898, %f921;
	mul.ftz.f32 	%f1119, %f898, %f922;
	mul.ftz.f32 	%f1120, %f898, %f923;
	mul.ftz.f32 	%f924, %f748, %f1084;
	fma.rn.ftz.f32 	%f925, %f1115, %f1083, %f924;
	mul.ftz.f32 	%f926, %f749, %f1084;
	fma.rn.ftz.f32 	%f927, %f1116, %f1083, %f926;
	mul.ftz.f32 	%f928, %f750, %f1084;
	fma.rn.ftz.f32 	%f929, %f1117, %f1083, %f928;
	ld.local.v4.f32 	{%f930, %f931, %f932, %f933}, [%rd5+4];
	fma.rn.ftz.f32 	%f937, %f1114, %f930, %f925;
	fma.rn.ftz.f32 	%f938, %f1114, %f931, %f927;
	fma.rn.ftz.f32 	%f939, %f1114, %f932, %f929;
	mul.ftz.f32 	%f1115, %f898, %f937;
	mul.ftz.f32 	%f1116, %f898, %f938;
	mul.ftz.f32 	%f1117, %f898, %f939;
	mul.ftz.f32 	%f1098, %f1098, 0f3EAAAAAB;
	mul.ftz.f32 	%f1099, %f1099, 0f3EAAAAAB;
	mul.ftz.f32 	%f1100, %f1100, 0f3EAAAAAB;

$L__BB0_105:
	mul.ftz.f32 	%f944, %f1116, %f1116;
	fma.rn.ftz.f32 	%f945, %f1115, %f1115, %f944;
	fma.rn.ftz.f32 	%f946, %f1117, %f1117, %f945;
	rsqrt.approx.ftz.f32 	%f947, %f946;
	mul.ftz.f32 	%f297, %f1115, %f947;
	mul.ftz.f32 	%f298, %f1116, %f947;
	mul.ftz.f32 	%f299, %f1117, %f947;
	ld.const.u32 	%r179, [params];
	setp.eq.s32 	%p87, %r179, 0;
	mov.f32 	%f1127, 0f00000000;
	ld.const.u64 	%rd13, [params+24];
	mov.f32 	%f1128, %f1127;
	mov.f32 	%f1129, %f1127;
	mov.f32 	%f1130, %f1127;
	@%p87 bra 	$L__BB0_107;

	cvta.to.global.u64 	%rd74, %rd13;
	shl.b64 	%rd75, %rd4, 4;
	add.s64 	%rd76, %rd74, %rd75;
	ld.global.v4.f32 	{%f1127, %f1128, %f1129, %f1130}, [%rd76];

$L__BB0_107:
	abs.ftz.f32 	%f952, %f1051;
	abs.ftz.f32 	%f953, %f1052;
	abs.ftz.f32 	%f954, %f1053;
	setp.eq.ftz.f32 	%p88, %f954, 0f7F800000;
	setp.eq.ftz.f32 	%p89, %f953, 0f7F800000;
	setp.eq.ftz.f32 	%p90, %f952, 0f7F800000;
	setp.gtu.ftz.f32 	%p91, %f954, 0f7F800000;
	setp.gtu.ftz.f32 	%p92, %f953, 0f7F800000;
	setp.gtu.ftz.f32 	%p93, %f952, 0f7F800000;
	or.pred  	%p94, %p93, %p92;
	or.pred  	%p95, %p94, %p91;
	or.pred  	%p96, %p95, %p90;
	or.pred  	%p97, %p96, %p89;
	or.pred  	%p98, %p97, %p88;
	cvta.to.global.u64 	%rd77, %rd13;
	shl.b64 	%rd78, %rd4, 4;
	add.s64 	%rd79, %rd77, %rd78;
	selp.f32 	%f955, 0f00000000, %f1051, %p98;
	selp.f32 	%f956, 0f00000000, %f1052, %p98;
	selp.f32 	%f957, 0f00000000, %f1053, %p98;
	selp.f32 	%f958, 0f00000000, 0f3F800000, %p98;
	add.ftz.f32 	%f959, %f958, %f1130;
	add.ftz.f32 	%f960, %f957, %f1129;
	add.ftz.f32 	%f961, %f956, %f1128;
	add.ftz.f32 	%f962, %f955, %f1127;
	st.global.v4.f32 	[%rd79], {%f962, %f961, %f960, %f959};
	ld.const.u64 	%rd14, [params+32];
	setp.eq.s64 	%p99, %rd14, 0;
	@%p99 bra 	$L__BB0_111;

	mov.f32 	%f1131, 0f00000000;
	mov.f32 	%f1132, %f1131;
	mov.f32 	%f1133, %f1131;
	mov.f32 	%f1134, %f1131;
	@%p87 bra 	$L__BB0_110;

	cvta.to.global.u64 	%rd80, %rd14;
	add.s64 	%rd82, %rd80, %rd78;
	ld.global.v4.f32 	{%f1131, %f1132, %f1133, %f970}, [%rd82];
	add.ftz.f32 	%f1134, %f970, 0f00000000;

$L__BB0_110:
	abs.ftz.f32 	%f972, %f1118;
	abs.ftz.f32 	%f973, %f1119;
	abs.ftz.f32 	%f974, %f1120;
	setp.eq.ftz.f32 	%p101, %f974, 0f7F800000;
	setp.eq.ftz.f32 	%p102, %f973, 0f7F800000;
	setp.eq.ftz.f32 	%p103, %f972, 0f7F800000;
	setp.gtu.ftz.f32 	%p104, %f974, 0f7F800000;
	setp.gtu.ftz.f32 	%p105, %f973, 0f7F800000;
	setp.gtu.ftz.f32 	%p106, %f972, 0f7F800000;
	or.pred  	%p107, %p106, %p105;
	or.pred  	%p108, %p107, %p104;
	or.pred  	%p109, %p108, %p103;
	or.pred  	%p110, %p109, %p102;
	or.pred  	%p111, %p110, %p101;
	cvta.to.global.u64 	%rd83, %rd14;
	add.s64 	%rd85, %rd83, %rd78;
	selp.f32 	%f975, 0f00000000, %f1118, %p111;
	selp.f32 	%f976, 0f00000000, %f1119, %p111;
	selp.f32 	%f977, 0f00000000, %f1120, %p111;
	add.ftz.f32 	%f978, %f977, %f1133;
	add.ftz.f32 	%f979, %f976, %f1132;
	add.ftz.f32 	%f980, %f975, %f1131;
	st.global.v4.f32 	[%rd85], {%f980, %f979, %f978, %f1134};

$L__BB0_111:
	ld.const.u64 	%rd15, [params+40];
	setp.eq.s64 	%p112, %rd15, 0;
	@%p112 bra 	$L__BB0_115;

	mov.f32 	%f1135, 0f00000000;
	mov.f32 	%f1136, %f1135;
	mov.f32 	%f1137, %f1135;
	mov.f32 	%f1138, %f1135;
	@%p87 bra 	$L__BB0_114;

	cvta.to.global.u64 	%rd86, %rd15;
	add.s64 	%rd88, %rd86, %rd78;
	ld.global.v4.f32 	{%f1135, %f1136, %f1137, %f988}, [%rd88];
	add.ftz.f32 	%f1138, %f988, 0f00000000;

$L__BB0_114:
	abs.ftz.f32 	%f990, %f297;
	abs.ftz.f32 	%f991, %f298;
	abs.ftz.f32 	%f992, %f299;
	setp.eq.ftz.f32 	%p114, %f992, 0f7F800000;
	setp.eq.ftz.f32 	%p115, %f991, 0f7F800000;
	setp.eq.ftz.f32 	%p116, %f990, 0f7F800000;
	setp.gtu.ftz.f32 	%p117, %f992, 0f7F800000;
	setp.gtu.ftz.f32 	%p118, %f991, 0f7F800000;
	setp.gtu.ftz.f32 	%p119, %f990, 0f7F800000;
	or.pred  	%p120, %p119, %p118;
	or.pred  	%p121, %p120, %p117;
	or.pred  	%p122, %p121, %p116;
	or.pred  	%p123, %p122, %p115;
	or.pred  	%p124, %p123, %p114;
	cvta.to.global.u64 	%rd89, %rd15;
	add.s64 	%rd91, %rd89, %rd78;
	selp.f32 	%f993, 0f00000000, %f297, %p124;
	selp.f32 	%f994, 0f00000000, %f298, %p124;
	selp.f32 	%f995, 0f00000000, %f299, %p124;
	add.ftz.f32 	%f996, %f995, %f1137;
	add.ftz.f32 	%f997, %f994, %f1136;
	add.ftz.f32 	%f998, %f993, %f1135;
	st.global.v4.f32 	[%rd91], {%f998, %f997, %f996, %f1138};

$L__BB0_115:
	ld.const.u32 	%r835, [params+4];
	setp.eq.s32 	%p125, %r835, 0;
	@%p125 bra 	$L__BB0_117;

	ld.const.f32 	%f1014, [params+184];
	not.b32 	%r836, %r186;
	add.s32 	%r837, %r184, %r836;
	mad.lo.s32 	%r838, %r837, %r183, %r185;
	sub.ftz.f32 	%f999, %f1098, %f378;
	sub.ftz.f32 	%f1000, %f1099, %f379;
	mul.ftz.f32 	%f1001, %f1000, %f1000;
	fma.rn.ftz.f32 	%f1002, %f999, %f999, %f1001;
	mov.b32 	%r839, %f380;
	mov.b64 	%rd92, {%r839, %r840};
	cvt.u32.u64 	%r841, %rd92;
	mov.b32 	%f1003, %r841;
	sub.ftz.f32 	%f1004, %f1100, %f1003;
	fma.rn.ftz.f32 	%f1005, %f1004, %f1004, %f1002;
	sqrt.approx.ftz.f32 	%f1006, %f1005;
	mul.ftz.f32 	%f1007, %f40, %f357;
	neg.ftz.f32 	%f1008, %f1007;
	mul.ftz.f32 	%f1009, %f39, %f356;
	sub.ftz.f32 	%f1010, %f1008, %f1009;
	mul.ftz.f32 	%f1011, %f41, %f1014;
	sub.ftz.f32 	%f1012, %f1010, %f1011;
	ld.const.u64 	%rd93, [params+48];
	cvta.to.global.u64 	%rd94, %rd93;
	mul.wide.u32 	%rd95, %r838, 16;
	add.s64 	%rd96, %rd94, %rd95;
	mul.ftz.f32 	%f1013, %f1006, %f1012;
	st.global.v4.f32 	[%rd96], {%f1098, %f1099, %f1100, %f1013};
	ld.const.u64 	%rd97, [params+56];
	cvta.to.global.u64 	%rd98, %rd97;
	mul.wide.u32 	%rd99, %r838, 8;
	add.s64 	%rd100, %rd98, %rd99;
	st.global.v2.u32 	[%rd100], {%r875, %r876};

$L__BB0_117:
	ret;

}

