
Elisa3ECE6970.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         00000144  00800200  00004c8c  00004d20  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         00004c8c  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          0000025a  00800344  00800344  00004e64  2**0
                  ALLOC
  3 .debug_aranges 000002e0  00000000  00000000  00004e64  2**0
                  CONTENTS, READONLY, DEBUGGING
  4 .debug_pubnames 000012b1  00000000  00000000  00005144  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_info   000039e6  00000000  00000000  000063f5  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_abbrev 00001635  00000000  00000000  00009ddb  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_line   0000406d  00000000  00000000  0000b410  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_frame  00000870  00000000  00000000  0000f480  2**2
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_str    00001155  00000000  00000000  0000fcf0  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_loc    00000caa  00000000  00000000  00010e45  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_ranges 00000050  00000000  00000000  00011aef  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	0c 94 be 00 	jmp	0x17c	; 0x17c <__ctors_end>
       4:	0c 94 df 00 	jmp	0x1be	; 0x1be <__bad_interrupt>
       8:	0c 94 df 00 	jmp	0x1be	; 0x1be <__bad_interrupt>
       c:	0c 94 df 00 	jmp	0x1be	; 0x1be <__bad_interrupt>
      10:	0c 94 df 00 	jmp	0x1be	; 0x1be <__bad_interrupt>
      14:	0c 94 df 00 	jmp	0x1be	; 0x1be <__bad_interrupt>
      18:	0c 94 df 00 	jmp	0x1be	; 0x1be <__bad_interrupt>
      1c:	0c 94 df 00 	jmp	0x1be	; 0x1be <__bad_interrupt>
      20:	0c 94 df 00 	jmp	0x1be	; 0x1be <__bad_interrupt>
      24:	0c 94 df 00 	jmp	0x1be	; 0x1be <__bad_interrupt>
      28:	0c 94 8c 05 	jmp	0xb18	; 0xb18 <__vector_10>
      2c:	0c 94 df 00 	jmp	0x1be	; 0x1be <__bad_interrupt>
      30:	0c 94 df 00 	jmp	0x1be	; 0x1be <__bad_interrupt>
      34:	0c 94 c0 05 	jmp	0xb80	; 0xb80 <__vector_13>
      38:	0c 94 df 00 	jmp	0x1be	; 0x1be <__bad_interrupt>
      3c:	0c 94 ab 1c 	jmp	0x3956	; 0x3956 <__vector_15>
      40:	0c 94 df 00 	jmp	0x1be	; 0x1be <__bad_interrupt>
      44:	0c 94 df 00 	jmp	0x1be	; 0x1be <__bad_interrupt>
      48:	0c 94 df 00 	jmp	0x1be	; 0x1be <__bad_interrupt>
      4c:	0c 94 df 00 	jmp	0x1be	; 0x1be <__bad_interrupt>
      50:	0c 94 df 00 	jmp	0x1be	; 0x1be <__bad_interrupt>
      54:	0c 94 df 00 	jmp	0x1be	; 0x1be <__bad_interrupt>
      58:	0c 94 df 00 	jmp	0x1be	; 0x1be <__bad_interrupt>
      5c:	0c 94 df 00 	jmp	0x1be	; 0x1be <__bad_interrupt>
      60:	0c 94 df 00 	jmp	0x1be	; 0x1be <__bad_interrupt>
      64:	0c 94 56 1c 	jmp	0x38ac	; 0x38ac <__vector_25>
      68:	0c 94 df 00 	jmp	0x1be	; 0x1be <__bad_interrupt>
      6c:	0c 94 df 00 	jmp	0x1be	; 0x1be <__bad_interrupt>
      70:	0c 94 df 00 	jmp	0x1be	; 0x1be <__bad_interrupt>
      74:	0c 94 2d 01 	jmp	0x25a	; 0x25a <__vector_29>
      78:	0c 94 df 00 	jmp	0x1be	; 0x1be <__bad_interrupt>
      7c:	0c 94 df 00 	jmp	0x1be	; 0x1be <__bad_interrupt>
      80:	0c 94 2c 10 	jmp	0x2058	; 0x2058 <__vector_32>
      84:	0c 94 42 10 	jmp	0x2084	; 0x2084 <__vector_33>
      88:	0c 94 df 00 	jmp	0x1be	; 0x1be <__bad_interrupt>
      8c:	0c 94 a9 0f 	jmp	0x1f52	; 0x1f52 <__vector_35>
      90:	0c 94 df 00 	jmp	0x1be	; 0x1be <__bad_interrupt>
      94:	0c 94 df 00 	jmp	0x1be	; 0x1be <__bad_interrupt>
      98:	0c 94 df 00 	jmp	0x1be	; 0x1be <__bad_interrupt>
      9c:	0c 94 df 00 	jmp	0x1be	; 0x1be <__bad_interrupt>
      a0:	0c 94 df 00 	jmp	0x1be	; 0x1be <__bad_interrupt>
      a4:	0c 94 df 00 	jmp	0x1be	; 0x1be <__bad_interrupt>
      a8:	0c 94 7d 0f 	jmp	0x1efa	; 0x1efa <__vector_42>
      ac:	0c 94 93 0f 	jmp	0x1f26	; 0x1f26 <__vector_43>
      b0:	0c 94 df 00 	jmp	0x1be	; 0x1be <__bad_interrupt>
      b4:	0c 94 f0 0e 	jmp	0x1de0	; 0x1de0 <__vector_45>
      b8:	0c 94 df 00 	jmp	0x1be	; 0x1be <__bad_interrupt>
      bc:	0c 94 df 00 	jmp	0x1be	; 0x1be <__bad_interrupt>
      c0:	0c 94 df 00 	jmp	0x1be	; 0x1be <__bad_interrupt>
      c4:	0c 94 df 00 	jmp	0x1be	; 0x1be <__bad_interrupt>
      c8:	0c 94 df 00 	jmp	0x1be	; 0x1be <__bad_interrupt>
      cc:	0c 94 df 00 	jmp	0x1be	; 0x1be <__bad_interrupt>
      d0:	0c 94 df 00 	jmp	0x1be	; 0x1be <__bad_interrupt>
      d4:	0c 94 df 00 	jmp	0x1be	; 0x1be <__bad_interrupt>
      d8:	0c 94 df 00 	jmp	0x1be	; 0x1be <__bad_interrupt>
      dc:	0c 94 df 00 	jmp	0x1be	; 0x1be <__bad_interrupt>
      e0:	0c 94 df 00 	jmp	0x1be	; 0x1be <__bad_interrupt>
      e4:	e3 07       	cpc	r30, r19
      e6:	b1 07       	cpc	r27, r17
      e8:	f9 06       	cpc	r15, r25
      ea:	a1 07       	cpc	r26, r17
      ec:	87 07       	cpc	r24, r23
      ee:	f0 06       	cpc	r15, r16
      f0:	66 07       	cpc	r22, r22
      f2:	cf 07       	cpc	r28, r31
      f4:	27 07       	cpc	r18, r23
      f6:	c1 07       	cpc	r28, r17
      f8:	4f 08       	sbc	r4, r15
      fa:	4f 08       	sbc	r4, r15
      fc:	4f 08       	sbc	r4, r15
      fe:	4f 08       	sbc	r4, r15
     100:	4f 08       	sbc	r4, r15
     102:	4f 08       	sbc	r4, r15
     104:	26 08       	sbc	r2, r6
     106:	2a 08       	sbc	r2, r10
     108:	4f 08       	sbc	r4, r15
     10a:	4f 08       	sbc	r4, r15
     10c:	4f 08       	sbc	r4, r15
     10e:	4f 08       	sbc	r4, r15
     110:	4f 08       	sbc	r4, r15
     112:	4f 08       	sbc	r4, r15
     114:	4f 08       	sbc	r4, r15
     116:	4f 08       	sbc	r4, r15
     118:	4f 08       	sbc	r4, r15
     11a:	4f 08       	sbc	r4, r15
     11c:	4f 08       	sbc	r4, r15
     11e:	4f 08       	sbc	r4, r15
     120:	27 07       	cpc	r18, r23
     122:	f9 06       	cpc	r15, r25
     124:	48 08       	sbc	r4, r8
     126:	40 08       	sbc	r4, r0
     128:	4f 08       	sbc	r4, r15
     12a:	4f 08       	sbc	r4, r15
     12c:	4f 08       	sbc	r4, r15
     12e:	4f 08       	sbc	r4, r15
     130:	4f 08       	sbc	r4, r15
     132:	4f 08       	sbc	r4, r15
     134:	4f 08       	sbc	r4, r15
     136:	4f 08       	sbc	r4, r15
     138:	4f 08       	sbc	r4, r15
     13a:	4f 08       	sbc	r4, r15
     13c:	4f 08       	sbc	r4, r15
     13e:	4f 08       	sbc	r4, r15
     140:	87 07       	cpc	r24, r23
     142:	66 07       	cpc	r22, r22
     144:	4f 08       	sbc	r4, r15
     146:	4f 08       	sbc	r4, r15
     148:	e3 07       	cpc	r30, r19
     14a:	f0 06       	cpc	r15, r16
     14c:	2d 08       	sbc	r2, r13
     14e:	08 4a       	sbci	r16, 0xA8	; 168
     150:	d7 3b       	cpi	r29, 0xB7	; 183
     152:	3b ce       	rjmp	.-906    	; 0xfffffdca <__eeprom_end+0xff7efdca>
     154:	01 6e       	ori	r16, 0xE1	; 225
     156:	84 bc       	out	0x24, r8	; 36
     158:	bf fd       	.word	0xfdbf	; ????
     15a:	c1 2f       	mov	r28, r17
     15c:	3d 6c       	ori	r19, 0xCD	; 205
     15e:	74 31       	cpi	r23, 0x14	; 20
     160:	9a bd       	out	0x2a, r25	; 42
     162:	56 83       	std	Z+6, r21	; 0x06
     164:	3d da       	rcall	.-2950   	; 0xfffff5e0 <__eeprom_end+0xff7ef5e0>
     166:	3d 00       	.word	0x003d	; ????
     168:	c7 7f       	andi	r28, 0xF7	; 247
     16a:	11 be       	out	0x31, r1	; 49
     16c:	d9 e4       	ldi	r29, 0x49	; 73
     16e:	bb 4c       	sbci	r27, 0xCB	; 203
     170:	3e 91       	ld	r19, -X
     172:	6b aa       	std	Y+51, r6	; 0x33
     174:	aa be       	out	0x3a, r10	; 58
     176:	00 00       	nop
     178:	00 80       	ld	r0, Z
     17a:	3f 00       	.word	0x003f	; ????

0000017c <__ctors_end>:
     17c:	11 24       	eor	r1, r1
     17e:	1f be       	out	0x3f, r1	; 63
     180:	cf ef       	ldi	r28, 0xFF	; 255
     182:	d1 e2       	ldi	r29, 0x21	; 33
     184:	de bf       	out	0x3e, r29	; 62
     186:	cd bf       	out	0x3d, r28	; 61
     188:	00 e0       	ldi	r16, 0x00	; 0
     18a:	0c bf       	out	0x3c, r16	; 60

0000018c <__do_copy_data>:
     18c:	13 e0       	ldi	r17, 0x03	; 3
     18e:	a0 e0       	ldi	r26, 0x00	; 0
     190:	b2 e0       	ldi	r27, 0x02	; 2
     192:	ec e8       	ldi	r30, 0x8C	; 140
     194:	fc e4       	ldi	r31, 0x4C	; 76
     196:	00 e0       	ldi	r16, 0x00	; 0
     198:	0b bf       	out	0x3b, r16	; 59
     19a:	02 c0       	rjmp	.+4      	; 0x1a0 <__do_copy_data+0x14>
     19c:	07 90       	elpm	r0, Z+
     19e:	0d 92       	st	X+, r0
     1a0:	a4 34       	cpi	r26, 0x44	; 68
     1a2:	b1 07       	cpc	r27, r17
     1a4:	d9 f7       	brne	.-10     	; 0x19c <__do_copy_data+0x10>

000001a6 <__do_clear_bss>:
     1a6:	15 e0       	ldi	r17, 0x05	; 5
     1a8:	a4 e4       	ldi	r26, 0x44	; 68
     1aa:	b3 e0       	ldi	r27, 0x03	; 3
     1ac:	01 c0       	rjmp	.+2      	; 0x1b0 <.do_clear_bss_start>

000001ae <.do_clear_bss_loop>:
     1ae:	1d 92       	st	X+, r1

000001b0 <.do_clear_bss_start>:
     1b0:	ae 39       	cpi	r26, 0x9E	; 158
     1b2:	b1 07       	cpc	r27, r17
     1b4:	e1 f7       	brne	.-8      	; 0x1ae <.do_clear_bss_loop>
     1b6:	0e 94 e1 00 	call	0x1c2	; 0x1c2 <main>
     1ba:	0c 94 44 26 	jmp	0x4c88	; 0x4c88 <_exit>

000001be <__bad_interrupt>:
     1be:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

000001c2 <main>:
/*-----header files for ECE6970 Project ------*/ 
#include "movement.h"

int main(void) {

	initPeripherals();
     1c2:	0e 94 c2 1c 	call	0x3984	; 0x3984 <initPeripherals>
	calibrateSensors();
     1c6:	0e 94 21 16 	call	0x2c42	; 0x2c42 <calibrateSensors>
	initBehaviors();
     1ca:	0e 94 69 05 	call	0xad2	; 0xad2 <initBehaviors>
	
	GREEN_LED0_OFF;
     1ce:	80 91 0b 01 	lds	r24, 0x010B
     1d2:	81 60       	ori	r24, 0x01	; 1
     1d4:	80 93 0b 01 	sts	0x010B, r24
	GREEN_LED1_OFF;
     1d8:	80 91 0b 01 	lds	r24, 0x010B
     1dc:	82 60       	ori	r24, 0x02	; 2
     1de:	80 93 0b 01 	sts	0x010B, r24
	GREEN_LED2_OFF;
     1e2:	80 91 0b 01 	lds	r24, 0x010B
     1e6:	84 60       	ori	r24, 0x04	; 4
     1e8:	80 93 0b 01 	sts	0x010B, r24
	GREEN_LED3_OFF;
     1ec:	a3 9a       	sbi	0x14, 3	; 20
	GREEN_LED4_OFF;
     1ee:	80 91 0b 01 	lds	r24, 0x010B
     1f2:	80 61       	ori	r24, 0x10	; 16
     1f4:	80 93 0b 01 	sts	0x010B, r24
	GREEN_LED5_OFF;
     1f8:	80 91 0b 01 	lds	r24, 0x010B
     1fc:	80 62       	ori	r24, 0x20	; 32
     1fe:	80 93 0b 01 	sts	0x010B, r24
	GREEN_LED6_OFF;
     202:	80 91 0b 01 	lds	r24, 0x010B
     206:	80 64       	ori	r24, 0x40	; 64
     208:	80 93 0b 01 	sts	0x010B, r24
	GREEN_LED7_OFF; 
     20c:	80 91 0b 01 	lds	r24, 0x010B
     210:	80 68       	ori	r24, 0x80	; 128
     212:	80 93 0b 01 	sts	0x010B, r24
     216:	ff cf       	rjmp	.-2      	; 0x216 <main+0x54>

00000218 <initAdc>:
	// ADMUX  -----> REFS1	REFS0	 ADLAR	MUX4	MUX3 	 MUX2	MUX1	MUX0
	// default		 0		0		 0		0		0		 0		0		0
	// ADCSRB -----> -		ACME	 - 		- 		MUX5 	 ADTS2 	ADTS1 	ADTS0
	// default		 0		0		 0		0		0		 0		0		0

	ADCSRA = 0;
     218:	ea e7       	ldi	r30, 0x7A	; 122
     21a:	f0 e0       	ldi	r31, 0x00	; 0
     21c:	10 82       	st	Z, r1
	ADCSRB = 0;
     21e:	2b e7       	ldi	r18, 0x7B	; 123
     220:	30 e0       	ldi	r19, 0x00	; 0
     222:	d9 01       	movw	r26, r18
     224:	1c 92       	st	X, r1
	ADMUX = 0;
     226:	ac e7       	ldi	r26, 0x7C	; 124
     228:	b0 e0       	ldi	r27, 0x00	; 0
     22a:	1c 92       	st	X, r1

	ADCSRA |= (1 << ADPS2) | (1 << ADPS1);	// 1/64 prescaler => 8 MHz/64=125 KHz => Tad (adc clock)
     22c:	80 81       	ld	r24, Z
     22e:	86 60       	ori	r24, 0x06	; 6
     230:	80 83       	st	Z, r24
											// one sample need 13 Tad in free running mode, so interrupt 
											// frequency is 125/13=9.6 KHz (104 us between adc interrupts)
	ADMUX |= (1 << REFS0); 	// voltage reference to AVCC (external)
     232:	8c 91       	ld	r24, X
     234:	80 64       	ori	r24, 0x40	; 64
     236:	8c 93       	st	X, r24
	ADCSRA |= (1 << ADATE); // auto-trigger mode: the new sampling is started just after the last one is completed
     238:	80 81       	ld	r24, Z
     23a:	80 62       	ori	r24, 0x20	; 32
     23c:	80 83       	st	Z, r24
	ADCSRB &= 0xF8;			// for safety...ADTS2:0 in ADCSRB should be already set to free running by default (0b000)
     23e:	d9 01       	movw	r26, r18
     240:	8c 91       	ld	r24, X
     242:	88 7f       	andi	r24, 0xF8	; 248
     244:	8c 93       	st	X, r24
	ADCSRA |= (1 << ADIE);	// enable interrupt on conversion completion
     246:	80 81       	ld	r24, Z
     248:	88 60       	ori	r24, 0x08	; 8
     24a:	80 83       	st	Z, r24
	ADCSRA |= (1 << ADEN);	// enable ADC
     24c:	80 81       	ld	r24, Z
     24e:	80 68       	ori	r24, 0x80	; 128
     250:	80 83       	st	Z, r24
	ADCSRA |= (1 << ADSC);	// start first conversion (start from channel 0)
     252:	80 81       	ld	r24, Z
     254:	80 64       	ori	r24, 0x40	; 64
     256:	80 83       	st	Z, r24

}
     258:	08 95       	ret

0000025a <__vector_29>:

ISR(ADC_vect) {
     25a:	1f 92       	push	r1
     25c:	0f 92       	push	r0
     25e:	0f b6       	in	r0, 0x3f	; 63
     260:	0f 92       	push	r0
     262:	0b b6       	in	r0, 0x3b	; 59
     264:	0f 92       	push	r0
     266:	11 24       	eor	r1, r1
     268:	1f 93       	push	r17
     26a:	2f 93       	push	r18
     26c:	3f 93       	push	r19
     26e:	4f 93       	push	r20
     270:	5f 93       	push	r21
     272:	6f 93       	push	r22
     274:	7f 93       	push	r23
     276:	8f 93       	push	r24
     278:	9f 93       	push	r25
     27a:	af 93       	push	r26
     27c:	bf 93       	push	r27
     27e:	ef 93       	push	r30
     280:	ff 93       	push	r31
	// channel 15:    active phase when going forward: motor left current; passive phase when going backward: motor left velocity


	//LED_BLUE_ON;

	clockTick++;				// this variable is used as base time for timed processes/functions (e,g, delay); 
     282:	80 91 56 05 	lds	r24, 0x0556
     286:	90 91 57 05 	lds	r25, 0x0557
     28a:	a0 91 58 05 	lds	r26, 0x0558
     28e:	b0 91 59 05 	lds	r27, 0x0559
     292:	01 96       	adiw	r24, 0x01	; 1
     294:	a1 1d       	adc	r26, r1
     296:	b1 1d       	adc	r27, r1
     298:	80 93 56 05 	sts	0x0556, r24
     29c:	90 93 57 05 	sts	0x0557, r25
     2a0:	a0 93 58 05 	sts	0x0558, r26
     2a4:	b0 93 59 05 	sts	0x0559, r27
								// resolution of 104 us based on adc interrupts

	int value = ADCL;			// get the sample; low byte must be read first!!
     2a8:	80 91 78 00 	lds	r24, 0x0078
     2ac:	48 2f       	mov	r20, r24
     2ae:	50 e0       	ldi	r21, 0x00	; 0
	value = (ADCH<<8) | value;
     2b0:	20 91 79 00 	lds	r18, 0x0079
     2b4:	92 2f       	mov	r25, r18
     2b6:	80 e0       	ldi	r24, 0x00	; 0
     2b8:	48 2b       	or	r20, r24
     2ba:	59 2b       	or	r21, r25
	// prox1 passive phase | ...
	// motor left and motor right indicate either the sampling of the current consumption or 
	// the velocity respectively for the left and right motor; discrimination between the 
	// current and velocity is done in the motors timers interrupts in which is flagged the pwm 
	// phase (active=>current or passive=>velocity) of the motors
	switch(adcSaveDataTo) {
     2bc:	80 91 df 03 	lds	r24, 0x03DF
     2c0:	82 30       	cpi	r24, 0x02	; 2
     2c2:	09 f4       	brne	.+2      	; 0x2c6 <__vector_29+0x6c>
     2c4:	f4 c0       	rjmp	.+488    	; 0x4ae <__vector_29+0x254>
     2c6:	83 30       	cpi	r24, 0x03	; 3
     2c8:	30 f4       	brcc	.+12     	; 0x2d6 <__vector_29+0x7c>
     2ca:	88 23       	and	r24, r24
     2cc:	59 f0       	breq	.+22     	; 0x2e4 <__vector_29+0x8a>
     2ce:	81 30       	cpi	r24, 0x01	; 1
     2d0:	09 f0       	breq	.+2      	; 0x2d4 <__vector_29+0x7a>
     2d2:	3f c1       	rjmp	.+638    	; 0x552 <__vector_29+0x2f8>
     2d4:	df c0       	rjmp	.+446    	; 0x494 <__vector_29+0x23a>
     2d6:	83 30       	cpi	r24, 0x03	; 3
     2d8:	09 f4       	brne	.+2      	; 0x2dc <__vector_29+0x82>
     2da:	0b c1       	rjmp	.+534    	; 0x4f2 <__vector_29+0x298>
     2dc:	84 30       	cpi	r24, 0x04	; 4
     2de:	09 f0       	breq	.+2      	; 0x2e2 <__vector_29+0x88>
     2e0:	38 c1       	rjmp	.+624    	; 0x552 <__vector_29+0x2f8>
     2e2:	14 c1       	rjmp	.+552    	; 0x50c <__vector_29+0x2b2>

		case SAVE_TO_PROX:
			if(currentProx==14 && measBattery==2) {		// about every 2 seconds the battery level is sampled; both
     2e4:	10 91 4a 03 	lds	r17, 0x034A
     2e8:	1e 30       	cpi	r17, 0x0E	; 14
     2ea:	61 f4       	brne	.+24     	; 0x304 <__vector_29+0xaa>
     2ec:	80 91 e5 03 	lds	r24, 0x03E5
     2f0:	82 30       	cpi	r24, 0x02	; 2
     2f2:	41 f4       	brne	.+16     	; 0x304 <__vector_29+0xaa>
				batteryLevel = value;					// the proximity 7 and battery are connected to the same adc channel
     2f4:	50 93 e4 03 	sts	0x03E4, r21
     2f8:	40 93 e3 03 	sts	0x03E3, r20
				measBattery = 0;
     2fc:	10 92 e5 03 	sts	0x03E5, r1
				SENS_ENABLE_OFF;						// the adc channel is connected to proximity
     300:	46 98       	cbi	0x08, 6	; 8
     302:	08 c0       	rjmp	.+16     	; 0x314 <__vector_29+0xba>
			} else {
				proximityValue[currentProx] = value;	// even indexes contain ambient values; odd indexes contains "reflected" values
     304:	e1 2f       	mov	r30, r17
     306:	f0 e0       	ldi	r31, 0x00	; 0
     308:	ee 0f       	add	r30, r30
     30a:	ff 1f       	adc	r31, r31
     30c:	e1 5b       	subi	r30, 0xB1	; 177
     30e:	fc 4f       	sbci	r31, 0xFC	; 252
     310:	51 83       	std	Z+1, r21	; 0x01
     312:	40 83       	st	Z, r20
			}

			if(currentProx & 0x01) {
     314:	a1 2f       	mov	r26, r17
     316:	b0 e0       	ldi	r27, 0x00	; 0
     318:	10 ff       	sbrs	r17, 0
     31a:	af c0       	rjmp	.+350    	; 0x47a <__vector_29+0x220>
				proximityResult[currentProx>>1] = proximityValue[currentProx-1] - proximityValue[currentProx] - proximityOffset[currentProx>>1];	// ambient - (ambient+reflected) - offset
     31c:	aa 0f       	add	r26, r26
     31e:	bb 1f       	adc	r27, r27
     320:	fd 01       	movw	r30, r26
     322:	e3 5b       	subi	r30, 0xB3	; 179
     324:	fc 4f       	sbci	r31, 0xFC	; 252
     326:	20 81       	ld	r18, Z
     328:	31 81       	ldd	r19, Z+1	; 0x01
     32a:	a1 5b       	subi	r26, 0xB1	; 177
     32c:	bc 4f       	sbci	r27, 0xFC	; 252
     32e:	4d 91       	ld	r20, X+
     330:	5c 91       	ld	r21, X
     332:	81 2f       	mov	r24, r17
     334:	86 95       	lsr	r24
     336:	68 2f       	mov	r22, r24
     338:	70 e0       	ldi	r23, 0x00	; 0
     33a:	24 1b       	sub	r18, r20
     33c:	35 0b       	sbc	r19, r21
     33e:	ab 01       	movw	r20, r22
     340:	44 0f       	add	r20, r20
     342:	55 1f       	adc	r21, r21
     344:	fa 01       	movw	r30, r20
     346:	e9 56       	subi	r30, 0x69	; 105
     348:	fc 4f       	sbci	r31, 0xFC	; 252
     34a:	80 81       	ld	r24, Z
     34c:	91 81       	ldd	r25, Z+1	; 0x01
     34e:	28 1b       	sub	r18, r24
     350:	39 0b       	sbc	r19, r25
     352:	fa 01       	movw	r30, r20
     354:	e1 58       	subi	r30, 0x81	; 129
     356:	fc 4f       	sbci	r31, 0xFC	; 252
     358:	31 83       	std	Z+1, r19	; 0x01
     35a:	20 83       	st	Z, r18
				if(proximityResult[currentProx>>1] < 0) {
     35c:	37 ff       	sbrs	r19, 7
     35e:	02 c0       	rjmp	.+4      	; 0x364 <__vector_29+0x10a>
					proximityResult[currentProx>>1] = 0;
     360:	11 82       	std	Z+1, r1	; 0x01
     362:	10 82       	st	Z, r1
				}
				if(proximityResult[currentProx>>1] > 1024) {
     364:	fb 01       	movw	r30, r22
     366:	ee 0f       	add	r30, r30
     368:	ff 1f       	adc	r31, r31
     36a:	e1 58       	subi	r30, 0x81	; 129
     36c:	fc 4f       	sbci	r31, 0xFC	; 252
     36e:	80 81       	ld	r24, Z
     370:	91 81       	ldd	r25, Z+1	; 0x01
     372:	81 50       	subi	r24, 0x01	; 1
     374:	94 40       	sbci	r25, 0x04	; 4
     376:	24 f0       	brlt	.+8      	; 0x380 <__vector_29+0x126>
					proximityResult[currentProx>>1] = 1024;
     378:	80 e0       	ldi	r24, 0x00	; 0
     37a:	94 e0       	ldi	r25, 0x04	; 4
     37c:	91 83       	std	Z+1, r25	; 0x01
     37e:	80 83       	st	Z, r24
				// 1) from 0 to PHASE1: y = x (where x = proximity value9
				// 2) from PHASE1 to PHASE2: y = x/2 + 30
				// 3) from PHASE2 to PHASE3: y = x/4 + 75
				// 4) from PHASE3 upwards: y = x/8 + 127.5
				// The linearized values are used for the obstacles avoidance.
				if(currentProx < 16) {	// only for proximity (not ground sensors)
     380:	10 31       	cpi	r17, 0x10	; 16
     382:	e8 f5       	brcc	.+122    	; 0x3fe <__vector_29+0x1a4>
					
					if(proximityResult[currentProx>>1] < PHASE1) {
     384:	db 01       	movw	r26, r22
     386:	aa 0f       	add	r26, r26
     388:	bb 1f       	adc	r27, r27
     38a:	fd 01       	movw	r30, r26
     38c:	e1 58       	subi	r30, 0x81	; 129
     38e:	fc 4f       	sbci	r31, 0xFC	; 252
     390:	01 90       	ld	r0, Z+
     392:	f0 81       	ld	r31, Z
     394:	e0 2d       	mov	r30, r0
     396:	ec 33       	cpi	r30, 0x3C	; 60
     398:	f1 05       	cpc	r31, r1
     39a:	1c f4       	brge	.+6      	; 0x3a2 <__vector_29+0x148>

						proximityResultLinear[currentProx>>1] = proximityResult[currentProx>>1];
     39c:	a9 51       	subi	r26, 0x19	; 25
     39e:	bc 4f       	sbci	r27, 0xFC	; 252
     3a0:	2c c0       	rjmp	.+88     	; 0x3fa <__vector_29+0x1a0>

					} else if(((proximityResult[currentProx>>1]+60)>>1) < PHASE2) {
     3a2:	cf 01       	movw	r24, r30
     3a4:	cc 96       	adiw	r24, 0x3c	; 60
     3a6:	95 95       	asr	r25
     3a8:	87 95       	ror	r24
     3aa:	88 37       	cpi	r24, 0x78	; 120
     3ac:	91 05       	cpc	r25, r1
     3ae:	3c f4       	brge	.+14     	; 0x3be <__vector_29+0x164>
				
						proximityResultLinear[currentProx>>1] = ((proximityResult[currentProx>>1]-60)>>1) + PHASE1;
     3b0:	a9 51       	subi	r26, 0x19	; 25
     3b2:	bc 4f       	sbci	r27, 0xFC	; 252
     3b4:	fc 97       	sbiw	r30, 0x3c	; 60
     3b6:	f5 95       	asr	r31
     3b8:	e7 95       	ror	r30
     3ba:	fc 96       	adiw	r30, 0x3c	; 60
     3bc:	1e c0       	rjmp	.+60     	; 0x3fa <__vector_29+0x1a0>

					} else if(((proximityResult[currentProx>>1]+300)>>2) < PHASE3) {
     3be:	cf 01       	movw	r24, r30
     3c0:	84 5d       	subi	r24, 0xD4	; 212
     3c2:	9e 4f       	sbci	r25, 0xFE	; 254
     3c4:	95 95       	asr	r25
     3c6:	87 95       	ror	r24
     3c8:	95 95       	asr	r25
     3ca:	87 95       	ror	r24
     3cc:	a9 51       	subi	r26, 0x19	; 25
     3ce:	bc 4f       	sbci	r27, 0xFC	; 252
     3d0:	84 3b       	cpi	r24, 0xB4	; 180
     3d2:	91 05       	cpc	r25, r1
     3d4:	4c f4       	brge	.+18     	; 0x3e8 <__vector_29+0x18e>

						proximityResultLinear[currentProx>>1] = ((proximityResult[currentProx>>1]-180)>>2) + PHASE2;
     3d6:	e4 5b       	subi	r30, 0xB4	; 180
     3d8:	f0 40       	sbci	r31, 0x00	; 0
     3da:	f5 95       	asr	r31
     3dc:	e7 95       	ror	r30
     3de:	f5 95       	asr	r31
     3e0:	e7 95       	ror	r30
     3e2:	e8 58       	subi	r30, 0x88	; 136
     3e4:	ff 4f       	sbci	r31, 0xFF	; 255
     3e6:	09 c0       	rjmp	.+18     	; 0x3fa <__vector_29+0x1a0>

					} else {

						proximityResultLinear[currentProx>>1] = ((proximityResult[currentProx>>1]-420)>>3) + PHASE3;
     3e8:	e4 5a       	subi	r30, 0xA4	; 164
     3ea:	f1 40       	sbci	r31, 0x01	; 1
     3ec:	43 e0       	ldi	r20, 0x03	; 3
     3ee:	f5 95       	asr	r31
     3f0:	e7 95       	ror	r30
     3f2:	4a 95       	dec	r20
     3f4:	e1 f7       	brne	.-8      	; 0x3ee <__vector_29+0x194>
     3f6:	ec 54       	subi	r30, 0x4C	; 76
     3f8:	ff 4f       	sbci	r31, 0xFF	; 255
     3fa:	ed 93       	st	X+, r30
     3fc:	fc 93       	st	X, r31
				}

				// the cliff avoidance behavior is inserted within this interrupt service routine in order to react
				// as fast as possible; the maximum speed usable with cliff avoidance is 30 in all kind of surface 
				// (apart from black ones) after calibration.
				if(cliffAvoidanceEnabled) {
     3fe:	80 91 5f 05 	lds	r24, 0x055F
     402:	88 23       	and	r24, r24
     404:	c1 f1       	breq	.+112    	; 0x476 <__vector_29+0x21c>
					if(proximityResult[8]<CLIFF_THR || proximityResult[9]<CLIFF_THR || proximityResult[10]<CLIFF_THR || proximityResult[11]<CLIFF_THR) {
     406:	80 91 8f 03 	lds	r24, 0x038F
     40a:	90 91 90 03 	lds	r25, 0x0390
     40e:	84 5a       	subi	r24, 0xA4	; 164
     410:	91 40       	sbci	r25, 0x01	; 1
     412:	ac f0       	brlt	.+42     	; 0x43e <__vector_29+0x1e4>
     414:	80 91 91 03 	lds	r24, 0x0391
     418:	90 91 92 03 	lds	r25, 0x0392
     41c:	84 5a       	subi	r24, 0xA4	; 164
     41e:	91 40       	sbci	r25, 0x01	; 1
     420:	74 f0       	brlt	.+28     	; 0x43e <__vector_29+0x1e4>
     422:	80 91 93 03 	lds	r24, 0x0393
     426:	90 91 94 03 	lds	r25, 0x0394
     42a:	84 5a       	subi	r24, 0xA4	; 164
     42c:	91 40       	sbci	r25, 0x01	; 1
     42e:	3c f0       	brlt	.+14     	; 0x43e <__vector_29+0x1e4>
     430:	80 91 95 03 	lds	r24, 0x0395
     434:	90 91 96 03 	lds	r25, 0x0396
     438:	84 5a       	subi	r24, 0xA4	; 164
     43a:	91 40       	sbci	r25, 0x01	; 1
     43c:	e4 f4       	brge	.+56     	; 0x476 <__vector_29+0x21c>
						cliffDetectedFlag = 1;
     43e:	81 e0       	ldi	r24, 0x01	; 1
     440:	80 93 60 05 	sts	0x0560, r24
						//LED_RED_ON;			
						// set resulting velocity to 0 and change the pwm registers directly to be able
						// to stop as fast as possible (the next pwm cycle)
						// left motor
						pwm_left = 0;
     444:	10 92 16 04 	sts	0x0416, r1
     448:	10 92 15 04 	sts	0x0415, r1
						OCR4A = 0;
     44c:	10 92 a9 00 	sts	0x00A9, r1
     450:	10 92 a8 00 	sts	0x00A8, r1
						OCR4B = 0;
     454:	10 92 ab 00 	sts	0x00AB, r1
     458:	10 92 aa 00 	sts	0x00AA, r1
						// right motor
						pwm_right = 0;
     45c:	10 92 14 04 	sts	0x0414, r1
     460:	10 92 13 04 	sts	0x0413, r1
						OCR3A = 0;
     464:	10 92 99 00 	sts	0x0099, r1
     468:	10 92 98 00 	sts	0x0098, r1
						OCR3B = 0;
     46c:	10 92 9b 00 	sts	0x009B, r1
     470:	10 92 9a 00 	sts	0x009A, r1
     474:	02 c0       	rjmp	.+4      	; 0x47a <__vector_29+0x220>
					} else {
						cliffDetectedFlag = 0;
						//LED_RED_OFF;
					}
				} else {
					cliffDetectedFlag = 0;
     476:	10 92 60 05 	sts	0x0560, r1
				}

			}

			currentProx++;
     47a:	81 2f       	mov	r24, r17
     47c:	8f 5f       	subi	r24, 0xFF	; 255
     47e:	80 93 4a 03 	sts	0x034A, r24
			if(currentProx > 23) {						// in total there are 8 proximity sensors and 4 ground sensors => 12 sensors
     482:	88 31       	cpi	r24, 0x18	; 24
     484:	08 f4       	brcc	.+2      	; 0x488 <__vector_29+0x22e>
     486:	65 c0       	rjmp	.+202    	; 0x552 <__vector_29+0x2f8>
				currentProx = 0;						// for each one there is a passive phase in which the ambient light is sampled,
     488:	10 92 4a 03 	sts	0x034A, r1
				proxUpdated = 1;							// and an active phase in which an IR pulse is turned on and the reflected light 
     48c:	81 e0       	ldi	r24, 0x01	; 1
     48e:	80 93 e6 03 	sts	0x03E6, r24
     492:	5f c0       	rjmp	.+190    	; 0x552 <__vector_29+0x2f8>
			}											// is sampled; thus 12 sensors x 2 phases = 24 samples
			break;

		case SAVE_TO_RIGHT_MOTOR_CURRENT:
			right_current_avg += value;
			right_current_avg = right_current_avg >> 1;	// the current consumption is an estimate, not really an average of the samples
     494:	80 91 01 04 	lds	r24, 0x0401
     498:	90 91 02 04 	lds	r25, 0x0402
     49c:	48 0f       	add	r20, r24
     49e:	59 1f       	adc	r21, r25
     4a0:	56 95       	lsr	r21
     4a2:	47 95       	ror	r20
     4a4:	50 93 02 04 	sts	0x0402, r21
     4a8:	40 93 01 04 	sts	0x0401, r20
     4ac:	52 c0       	rjmp	.+164    	; 0x552 <__vector_29+0x2f8>
			break;

		case SAVE_TO_RIGHT_MOTOR_VEL:
			if(firstSampleRight > 0) {
     4ae:	80 91 09 02 	lds	r24, 0x0209
     4b2:	88 23       	and	r24, r24
     4b4:	09 f4       	brne	.+2      	; 0x4b8 <__vector_29+0x25e>
     4b6:	4d c0       	rjmp	.+154    	; 0x552 <__vector_29+0x2f8>
			    // sometimes it was noticed that the velocity is sampled even if the pwm
			    // is in its active phase; as a workaround simply skip the samples in these
			    // cases
				if(((PINE & _BV(PE3))>>3) || ((PINE & _BV(PE4))>>4)) {  // if active phase for either forward or backward direction
     4b8:	63 99       	sbic	0x0c, 3	; 12
     4ba:	4b c0       	rjmp	.+150    	; 0x552 <__vector_29+0x2f8>
     4bc:	64 99       	sbic	0x0c, 4	; 12
     4be:	49 c0       	rjmp	.+146    	; 0x552 <__vector_29+0x2f8>
					//LED_RED_ON;
					break;
				}
				firstSampleRight++;
     4c0:	28 2f       	mov	r18, r24
     4c2:	2f 5f       	subi	r18, 0xFF	; 255
     4c4:	20 93 09 02 	sts	0x0209, r18
				if(firstSampleRight > 4) {				// to skip undesired samples (3 samples skipped) in which there could be glitches
     4c8:	25 30       	cpi	r18, 0x05	; 5
     4ca:	08 f4       	brcc	.+2      	; 0x4ce <__vector_29+0x274>
     4cc:	42 c0       	rjmp	.+132    	; 0x552 <__vector_29+0x2f8>
					right_vel_sum += value;
     4ce:	80 91 0d 04 	lds	r24, 0x040D
     4d2:	90 91 0e 04 	lds	r25, 0x040E
     4d6:	84 0f       	add	r24, r20
     4d8:	95 1f       	adc	r25, r21
     4da:	90 93 0e 04 	sts	0x040E, r25
     4de:	80 93 0d 04 	sts	0x040D, r24
					if(firstSampleRight==8) {			// number of samples to take for the speed computation (average of 4 samples)
     4e2:	28 30       	cpi	r18, 0x08	; 8
     4e4:	b1 f5       	brne	.+108    	; 0x552 <__vector_29+0x2f8>
						firstSampleRight = 0;
     4e6:	10 92 09 02 	sts	0x0209, r1
						compute_right_vel = 1;
     4ea:	81 e0       	ldi	r24, 0x01	; 1
     4ec:	80 93 08 02 	sts	0x0208, r24
     4f0:	30 c0       	rjmp	.+96     	; 0x552 <__vector_29+0x2f8>
			}
			break;

		case SAVE_TO_LEFT_MOTOR_CURRENT:
			left_current_avg += value;
			left_current_avg = left_current_avg >> 1;
     4f2:	80 91 ff 03 	lds	r24, 0x03FF
     4f6:	90 91 00 04 	lds	r25, 0x0400
     4fa:	48 0f       	add	r20, r24
     4fc:	59 1f       	adc	r21, r25
     4fe:	56 95       	lsr	r21
     500:	47 95       	ror	r20
     502:	50 93 00 04 	sts	0x0400, r21
     506:	40 93 ff 03 	sts	0x03FF, r20
     50a:	23 c0       	rjmp	.+70     	; 0x552 <__vector_29+0x2f8>
			break;

		case SAVE_TO_LEFT_MOTOR_VEL:
			if(firstSampleLeft > 0) {
     50c:	90 91 0a 02 	lds	r25, 0x020A
     510:	99 23       	and	r25, r25
     512:	f9 f0       	breq	.+62     	; 0x552 <__vector_29+0x2f8>
				if(((PINH & _BV(PH3))>>3) || ((PINH & _BV(PH4))>>4)) {
     514:	80 91 00 01 	lds	r24, 0x0100
     518:	83 fd       	sbrc	r24, 3
     51a:	1b c0       	rjmp	.+54     	; 0x552 <__vector_29+0x2f8>
     51c:	80 91 00 01 	lds	r24, 0x0100
     520:	84 fd       	sbrc	r24, 4
     522:	17 c0       	rjmp	.+46     	; 0x552 <__vector_29+0x2f8>
					//LED_RED_ON;
					break;
				}
				firstSampleLeft++;
     524:	29 2f       	mov	r18, r25
     526:	2f 5f       	subi	r18, 0xFF	; 255
     528:	20 93 0a 02 	sts	0x020A, r18
				if(firstSampleLeft > 4) {
     52c:	25 30       	cpi	r18, 0x05	; 5
     52e:	88 f0       	brcs	.+34     	; 0x552 <__vector_29+0x2f8>
					left_vel_sum += value;
     530:	80 91 0b 04 	lds	r24, 0x040B
     534:	90 91 0c 04 	lds	r25, 0x040C
     538:	84 0f       	add	r24, r20
     53a:	95 1f       	adc	r25, r21
     53c:	90 93 0c 04 	sts	0x040C, r25
     540:	80 93 0b 04 	sts	0x040B, r24
					if(firstSampleLeft==8) {
     544:	28 30       	cpi	r18, 0x08	; 8
     546:	29 f4       	brne	.+10     	; 0x552 <__vector_29+0x2f8>
						firstSampleLeft = 0;
     548:	10 92 0a 02 	sts	0x020A, r1
						compute_left_vel = 1;
     54c:	81 e0       	ldi	r24, 0x01	; 1
     54e:	80 93 07 02 	sts	0x0207, r24
			break;										// when the desired speed was zero. Now the speed is always sampled independently 
														// of the desired velocity.
	}			

	// select next channel to sample based on the previous sequence and actual motors pwm phase
	switch(adcSamplingState) {
     552:	90 91 e0 03 	lds	r25, 0x03E0
     556:	92 30       	cpi	r25, 0x02	; 2
     558:	81 f1       	breq	.+96     	; 0x5ba <__vector_29+0x360>
     55a:	93 30       	cpi	r25, 0x03	; 3
     55c:	30 f4       	brcc	.+12     	; 0x56a <__vector_29+0x310>
     55e:	99 23       	and	r25, r25
     560:	51 f0       	breq	.+20     	; 0x576 <__vector_29+0x31c>
     562:	91 30       	cpi	r25, 0x01	; 1
     564:	09 f0       	breq	.+2      	; 0x568 <__vector_29+0x30e>
     566:	b0 c0       	rjmp	.+352    	; 0x6c8 <__vector_29+0x46e>
     568:	1a c0       	rjmp	.+52     	; 0x59e <__vector_29+0x344>
     56a:	93 30       	cpi	r25, 0x03	; 3
     56c:	e9 f1       	breq	.+122    	; 0x5e8 <__vector_29+0x38e>
     56e:	94 30       	cpi	r25, 0x04	; 4
     570:	09 f0       	breq	.+2      	; 0x574 <__vector_29+0x31a>
     572:	aa c0       	rjmp	.+340    	; 0x6c8 <__vector_29+0x46e>
     574:	50 c0       	rjmp	.+160    	; 0x616 <__vector_29+0x3bc>

		case 0:	// proximity
			currentAdChannel = currentProx>>1;				// select the channel to sample after next interrupt (in which the adc register is updated with the new channel)
     576:	80 91 4a 03 	lds	r24, 0x034A
     57a:	86 95       	lsr	r24
     57c:	80 93 49 03 	sts	0x0349, r24
															// currentProx goes from 0 to 23, currentAdChannel from 0 to 11
			if(rightChannelPhase == ACTIVE_PHASE) {			// select where to save the data that we're sampling
     580:	80 91 e1 03 	lds	r24, 0x03E1
     584:	88 23       	and	r24, r24
     586:	11 f4       	brne	.+4      	; 0x58c <__vector_29+0x332>
				adcSaveDataTo = SAVE_TO_RIGHT_MOTOR_CURRENT;
     588:	81 e0       	ldi	r24, 0x01	; 1
     58a:	05 c0       	rjmp	.+10     	; 0x596 <__vector_29+0x33c>
			} else if(rightChannelPhase == PASSIVE_PHASE) {
     58c:	81 30       	cpi	r24, 0x01	; 1
     58e:	11 f4       	brne	.+4      	; 0x594 <__vector_29+0x33a>
				adcSaveDataTo = SAVE_TO_RIGHT_MOTOR_VEL;
     590:	82 e0       	ldi	r24, 0x02	; 2
     592:	01 c0       	rjmp	.+2      	; 0x596 <__vector_29+0x33c>
			} else {
				adcSaveDataTo = SKIP_SAMPLE;
     594:	85 e0       	ldi	r24, 0x05	; 5
     596:	80 93 df 03 	sts	0x03DF, r24
			}
			adcSamplingState = 1;
     59a:	81 e0       	ldi	r24, 0x01	; 1
     59c:	0b c0       	rjmp	.+22     	; 0x5b4 <__vector_29+0x35a>
			break;

		case 1:	// left motor
			currentAdChannel = currentMotLeftChannel;
     59e:	80 91 4b 03 	lds	r24, 0x034B
     5a2:	80 93 49 03 	sts	0x0349, r24
			leftChannelPhase = leftMotorPhase;
     5a6:	80 91 4e 03 	lds	r24, 0x034E
     5aa:	80 93 e2 03 	sts	0x03E2, r24
			adcSaveDataTo = SAVE_TO_PROX;
     5ae:	10 92 df 03 	sts	0x03DF, r1
			adcSamplingState = 2;
     5b2:	82 e0       	ldi	r24, 0x02	; 2
     5b4:	80 93 e0 03 	sts	0x03E0, r24
     5b8:	87 c0       	rjmp	.+270    	; 0x6c8 <__vector_29+0x46e>
			break;

		case 2:	// right motor
			currentAdChannel = currentMotRightChannel;
     5ba:	80 91 4c 03 	lds	r24, 0x034C
     5be:	80 93 49 03 	sts	0x0349, r24
			rightChannelPhase = rightMotorPhase;
     5c2:	80 91 4d 03 	lds	r24, 0x034D
     5c6:	80 93 e1 03 	sts	0x03E1, r24
			if(leftChannelPhase == ACTIVE_PHASE) {
     5ca:	80 91 e2 03 	lds	r24, 0x03E2
     5ce:	88 23       	and	r24, r24
     5d0:	11 f4       	brne	.+4      	; 0x5d6 <__vector_29+0x37c>
				adcSaveDataTo = SAVE_TO_LEFT_MOTOR_CURRENT;
     5d2:	83 e0       	ldi	r24, 0x03	; 3
     5d4:	05 c0       	rjmp	.+10     	; 0x5e0 <__vector_29+0x386>
			} else if(leftChannelPhase == PASSIVE_PHASE) {
     5d6:	81 30       	cpi	r24, 0x01	; 1
     5d8:	11 f4       	brne	.+4      	; 0x5de <__vector_29+0x384>
				adcSaveDataTo = SAVE_TO_LEFT_MOTOR_VEL;
     5da:	84 e0       	ldi	r24, 0x04	; 4
     5dc:	01 c0       	rjmp	.+2      	; 0x5e0 <__vector_29+0x386>
			} else {
				adcSaveDataTo = SKIP_SAMPLE;
     5de:	85 e0       	ldi	r24, 0x05	; 5
     5e0:	80 93 df 03 	sts	0x03DF, r24
			}
			adcSamplingState = 3;
     5e4:	83 e0       	ldi	r24, 0x03	; 3
     5e6:	e6 cf       	rjmp	.-52     	; 0x5b4 <__vector_29+0x35a>
			break;

		case 3:	// left motor
			currentAdChannel = currentMotLeftChannel;
     5e8:	80 91 4b 03 	lds	r24, 0x034B
     5ec:	80 93 49 03 	sts	0x0349, r24
			leftChannelPhase = leftMotorPhase;
     5f0:	80 91 4e 03 	lds	r24, 0x034E
     5f4:	80 93 e2 03 	sts	0x03E2, r24
			if(rightChannelPhase == ACTIVE_PHASE) {
     5f8:	80 91 e1 03 	lds	r24, 0x03E1
     5fc:	88 23       	and	r24, r24
     5fe:	11 f4       	brne	.+4      	; 0x604 <__vector_29+0x3aa>
				adcSaveDataTo = SAVE_TO_RIGHT_MOTOR_CURRENT;
     600:	81 e0       	ldi	r24, 0x01	; 1
     602:	05 c0       	rjmp	.+10     	; 0x60e <__vector_29+0x3b4>
			} else if(rightChannelPhase == PASSIVE_PHASE) {
     604:	81 30       	cpi	r24, 0x01	; 1
     606:	11 f4       	brne	.+4      	; 0x60c <__vector_29+0x3b2>
				adcSaveDataTo = SAVE_TO_RIGHT_MOTOR_VEL;
     608:	82 e0       	ldi	r24, 0x02	; 2
     60a:	01 c0       	rjmp	.+2      	; 0x60e <__vector_29+0x3b4>
			} else {
				adcSaveDataTo = SKIP_SAMPLE;
     60c:	85 e0       	ldi	r24, 0x05	; 5
     60e:	80 93 df 03 	sts	0x03DF, r24
			}
			adcSamplingState = 4;
     612:	84 e0       	ldi	r24, 0x04	; 4
     614:	cf cf       	rjmp	.-98     	; 0x5b4 <__vector_29+0x35a>
			break;

		case 4:	// right motor
			currentAdChannel = currentMotRightChannel;
     616:	80 91 4c 03 	lds	r24, 0x034C
     61a:	80 93 49 03 	sts	0x0349, r24
			rightChannelPhase = rightMotorPhase;
     61e:	80 91 4d 03 	lds	r24, 0x034D
     622:	80 93 e1 03 	sts	0x03E1, r24
			if(leftChannelPhase == ACTIVE_PHASE) {
     626:	80 91 e2 03 	lds	r24, 0x03E2
     62a:	88 23       	and	r24, r24
     62c:	11 f4       	brne	.+4      	; 0x632 <__vector_29+0x3d8>
				adcSaveDataTo = SAVE_TO_LEFT_MOTOR_CURRENT;
     62e:	83 e0       	ldi	r24, 0x03	; 3
     630:	06 c0       	rjmp	.+12     	; 0x63e <__vector_29+0x3e4>
			} else if(leftChannelPhase == PASSIVE_PHASE) {
     632:	81 30       	cpi	r24, 0x01	; 1
     634:	19 f4       	brne	.+6      	; 0x63c <__vector_29+0x3e2>
				adcSaveDataTo = SAVE_TO_LEFT_MOTOR_VEL;
     636:	90 93 df 03 	sts	0x03DF, r25
     63a:	03 c0       	rjmp	.+6      	; 0x642 <__vector_29+0x3e8>
			} else {
				adcSaveDataTo = SKIP_SAMPLE;
     63c:	85 e0       	ldi	r24, 0x05	; 5
     63e:	80 93 df 03 	sts	0x03DF, r24
			}
			adcSamplingState = 0;
     642:	10 92 e0 03 	sts	0x03E0, r1

			if(currentProx==14 && measBattery==1) {
     646:	20 91 4a 03 	lds	r18, 0x034A
     64a:	2e 30       	cpi	r18, 0x0E	; 14
     64c:	41 f4       	brne	.+16     	; 0x65e <__vector_29+0x404>
     64e:	80 91 e5 03 	lds	r24, 0x03E5
     652:	81 30       	cpi	r24, 0x01	; 1
     654:	21 f4       	brne	.+8      	; 0x65e <__vector_29+0x404>
				measBattery=2;
     656:	82 e0       	ldi	r24, 0x02	; 2
     658:	80 93 e5 03 	sts	0x03E5, r24
				SENS_ENABLE_ON;			// next time measure battery instead of proximity 7
     65c:	46 9a       	sbi	0x08, 6	; 8
			}

			// turn on the IR pulses for the proximities only in their active phases
			if(currentProx & 0x01) {
     65e:	42 2f       	mov	r20, r18
     660:	50 e0       	ldi	r21, 0x00	; 0
     662:	20 ff       	sbrs	r18, 0
     664:	31 c0       	rjmp	.+98     	; 0x6c8 <__vector_29+0x46e>
				if(currentProx < 16) {	// pulse for proximity and ground sensors are placed in different ports;
     666:	20 31       	cpi	r18, 0x10	; 16
     668:	50 f4       	brcc	.+20     	; 0x67e <__vector_29+0x424>
										// PORTA for proximity sensors, PORTJ for ground sensors
					PORTA = (1 << (currentProx>>1));	// pulse on
     66a:	26 95       	lsr	r18
     66c:	81 e0       	ldi	r24, 0x01	; 1
     66e:	90 e0       	ldi	r25, 0x00	; 0
     670:	02 c0       	rjmp	.+4      	; 0x676 <__vector_29+0x41c>
     672:	88 0f       	add	r24, r24
     674:	99 1f       	adc	r25, r25
     676:	2a 95       	dec	r18
     678:	e2 f7       	brpl	.-8      	; 0x672 <__vector_29+0x418>
     67a:	82 b9       	out	0x02, r24	; 2
     67c:	25 c0       	rjmp	.+74     	; 0x6c8 <__vector_29+0x46e>
				} else {
					if(hardwareRevision == HW_REV_3_0) {
     67e:	80 91 5d 05 	lds	r24, 0x055D
     682:	88 23       	and	r24, r24
     684:	61 f4       	brne	.+24     	; 0x69e <__vector_29+0x444>
						PORTJ = (1 << ((currentProx-16)>>1));	// pulse on
     686:	40 51       	subi	r20, 0x10	; 16
     688:	50 40       	sbci	r21, 0x00	; 0
     68a:	55 95       	asr	r21
     68c:	47 95       	ror	r20
     68e:	81 e0       	ldi	r24, 0x01	; 1
     690:	90 e0       	ldi	r25, 0x00	; 0
     692:	02 c0       	rjmp	.+4      	; 0x698 <__vector_29+0x43e>
     694:	88 0f       	add	r24, r24
     696:	99 1f       	adc	r25, r25
     698:	4a 95       	dec	r20
     69a:	e2 f7       	brpl	.-8      	; 0x694 <__vector_29+0x43a>
     69c:	13 c0       	rjmp	.+38     	; 0x6c4 <__vector_29+0x46a>
					}

					if(hardwareRevision == HW_REV_3_0_1) {
     69e:	81 30       	cpi	r24, 0x01	; 1
     6a0:	11 f0       	breq	.+4      	; 0x6a6 <__vector_29+0x44c>
						PORTJ &= ~(1 << ((currentProx-16)>>1));	// pulse on (inverse logic)
					}

					if(hardwareRevision == HW_REV_3_1) {
     6a2:	82 30       	cpi	r24, 0x02	; 2
     6a4:	89 f4       	brne	.+34     	; 0x6c8 <__vector_29+0x46e>
						PORTJ &= ~(1 << ((currentProx-16)>>1));	// pulse on (inverse logic)
     6a6:	20 91 05 01 	lds	r18, 0x0105
     6aa:	40 51       	subi	r20, 0x10	; 16
     6ac:	50 40       	sbci	r21, 0x00	; 0
     6ae:	55 95       	asr	r21
     6b0:	47 95       	ror	r20
     6b2:	81 e0       	ldi	r24, 0x01	; 1
     6b4:	90 e0       	ldi	r25, 0x00	; 0
     6b6:	02 c0       	rjmp	.+4      	; 0x6bc <__vector_29+0x462>
     6b8:	88 0f       	add	r24, r24
     6ba:	99 1f       	adc	r25, r25
     6bc:	4a 95       	dec	r20
     6be:	e2 f7       	brpl	.-8      	; 0x6b8 <__vector_29+0x45e>
     6c0:	80 95       	com	r24
     6c2:	82 23       	and	r24, r18
     6c4:	80 93 05 01 	sts	0x0105, r24

	}

	// channel selection in the adc register; continuously manually change the channel 
	// sampled since there is no automatic way of doing it
	if(currentAdChannel < 8) {		// MUX5=0 + ADMUX=0..7 => adc channel=0..7
     6c8:	80 91 49 03 	lds	r24, 0x0349
     6cc:	88 30       	cpi	r24, 0x08	; 8
     6ce:	48 f4       	brcc	.+18     	; 0x6e2 <__vector_29+0x488>
		ADCSRB &= ~(1 << MUX5);
     6d0:	80 91 7b 00 	lds	r24, 0x007B
     6d4:	87 7f       	andi	r24, 0xF7	; 247
     6d6:	80 93 7b 00 	sts	0x007B, r24
		ADMUX = 0x40 + currentAdChannel;
     6da:	80 91 49 03 	lds	r24, 0x0349
     6de:	80 5c       	subi	r24, 0xC0	; 192
     6e0:	08 c0       	rjmp	.+16     	; 0x6f2 <__vector_29+0x498>
	} else {						// MUX5=1 + ADMUX=0..7 => adc channel=8..15
		ADCSRB |= (1 << MUX5);
     6e2:	80 91 7b 00 	lds	r24, 0x007B
     6e6:	88 60       	ori	r24, 0x08	; 8
     6e8:	80 93 7b 00 	sts	0x007B, r24
		ADMUX = 0x40 + (currentAdChannel-8);
     6ec:	80 91 49 03 	lds	r24, 0x0349
     6f0:	88 5c       	subi	r24, 0xC8	; 200
     6f2:	80 93 7c 00 	sts	0x007C, r24
	}

	// turn off the proximity IR pulses in order to have 200 us of pulse
	if(adcSamplingState == 2) {
     6f6:	80 91 e0 03 	lds	r24, 0x03E0
     6fa:	82 30       	cpi	r24, 0x02	; 2
     6fc:	81 f4       	brne	.+32     	; 0x71e <__vector_29+0x4c4>

		if(hardwareRevision == HW_REV_3_0) {
     6fe:	80 91 5d 05 	lds	r24, 0x055D
     702:	88 23       	and	r24, r24
     704:	21 f4       	brne	.+8      	; 0x70e <__vector_29+0x4b4>
			PORTJ &= 0xF0;
     706:	80 91 05 01 	lds	r24, 0x0105
     70a:	80 7f       	andi	r24, 0xF0	; 240
     70c:	05 c0       	rjmp	.+10     	; 0x718 <__vector_29+0x4be>
			PORTA = 0x00;
			//#warning "turn off pulse with 0 (hw rev 3.0)"
		}

		if(hardwareRevision == HW_REV_3_0_1) {
     70e:	81 30       	cpi	r24, 0x01	; 1
     710:	11 f0       	breq	.+4      	; 0x716 <__vector_29+0x4bc>
			PORTJ = 0xFF;
			PORTA = 0x00;
			//#warning "turn off pulse with 0 (hw rev 3.0.1)"
		}

		if(hardwareRevision == HW_REV_3_1) {
     712:	82 30       	cpi	r24, 0x02	; 2
     714:	21 f4       	brne	.+8      	; 0x71e <__vector_29+0x4c4>
			PORTJ = 0xFF;
     716:	8f ef       	ldi	r24, 0xFF	; 255
     718:	80 93 05 01 	sts	0x0105, r24
			PORTA = 0x00;
     71c:	12 b8       	out	0x02, r1	; 2

	}

	//LED_BLUE_OFF;

}
     71e:	ff 91       	pop	r31
     720:	ef 91       	pop	r30
     722:	bf 91       	pop	r27
     724:	af 91       	pop	r26
     726:	9f 91       	pop	r25
     728:	8f 91       	pop	r24
     72a:	7f 91       	pop	r23
     72c:	6f 91       	pop	r22
     72e:	5f 91       	pop	r21
     730:	4f 91       	pop	r20
     732:	3f 91       	pop	r19
     734:	2f 91       	pop	r18
     736:	1f 91       	pop	r17
     738:	0f 90       	pop	r0
     73a:	0b be       	out	0x3b, r0	; 59
     73c:	0f 90       	pop	r0
     73e:	0f be       	out	0x3f, r0	; 63
     740:	0f 90       	pop	r0
     742:	1f 90       	pop	r1
     744:	18 95       	reti

00000746 <cliffDetected>:


char cliffDetected() {

	// tell whether a cliff is detected or not
	if(proximityResult[8]<CLIFF_THR || proximityResult[9]<CLIFF_THR || proximityResult[10]<CLIFF_THR || proximityResult[11]<CLIFF_THR) {
     746:	80 91 8f 03 	lds	r24, 0x038F
     74a:	90 91 90 03 	lds	r25, 0x0390
     74e:	84 5a       	subi	r24, 0xA4	; 164
     750:	91 40       	sbci	r25, 0x01	; 1
     752:	b4 f0       	brlt	.+44     	; 0x780 <cliffDetected+0x3a>
     754:	80 91 91 03 	lds	r24, 0x0391
     758:	90 91 92 03 	lds	r25, 0x0392
     75c:	84 5a       	subi	r24, 0xA4	; 164
     75e:	91 40       	sbci	r25, 0x01	; 1
     760:	7c f0       	brlt	.+30     	; 0x780 <cliffDetected+0x3a>
     762:	80 91 93 03 	lds	r24, 0x0393
     766:	90 91 94 03 	lds	r25, 0x0394
     76a:	84 5a       	subi	r24, 0xA4	; 164
     76c:	91 40       	sbci	r25, 0x01	; 1
     76e:	44 f0       	brlt	.+16     	; 0x780 <cliffDetected+0x3a>
     770:	20 e0       	ldi	r18, 0x00	; 0
     772:	80 91 95 03 	lds	r24, 0x0395
     776:	90 91 96 03 	lds	r25, 0x0396
     77a:	84 5a       	subi	r24, 0xA4	; 164
     77c:	91 40       	sbci	r25, 0x01	; 1
     77e:	0c f4       	brge	.+2      	; 0x782 <cliffDetected+0x3c>
     780:	21 e0       	ldi	r18, 0x01	; 1
	} else {
		return 0;
	}


}
     782:	82 2f       	mov	r24, r18
     784:	08 95       	ret

00000786 <enableObstacleAvoidance>:

void enableObstacleAvoidance() {
	obstacleAvoidanceEnabled=1;
     786:	81 e0       	ldi	r24, 0x01	; 1
     788:	80 93 5e 05 	sts	0x055E, r24
}
     78c:	08 95       	ret

0000078e <disableObstacleAvoidance>:

void disableObstacleAvoidance() {
	obstacleAvoidanceEnabled=0;
     78e:	10 92 5e 05 	sts	0x055E, r1
}
     792:	08 95       	ret

00000794 <enableCliffAvoidance>:

void enableCliffAvoidance() {
	cliffAvoidanceEnabled=1;
     794:	81 e0       	ldi	r24, 0x01	; 1
     796:	80 93 5f 05 	sts	0x055F, r24
}
     79a:	08 95       	ret

0000079c <disableCliffAvoidance>:

void disableCliffAvoidance() {
	cliffAvoidanceEnabled=0;
     79c:	10 92 5f 05 	sts	0x055F, r1
}
     7a0:	08 95       	ret

000007a2 <obstacleAvoidance>:

	srand(TCNT3);	// initialize random seed (used in obstacle avoidance)

}

void obstacleAvoidance(signed int *pwmLeft, signed int *pwmRight) {
     7a2:	2f 92       	push	r2
     7a4:	3f 92       	push	r3
     7a6:	4f 92       	push	r4
     7a8:	5f 92       	push	r5
     7aa:	6f 92       	push	r6
     7ac:	7f 92       	push	r7
     7ae:	8f 92       	push	r8
     7b0:	9f 92       	push	r9
     7b2:	af 92       	push	r10
     7b4:	bf 92       	push	r11
     7b6:	cf 92       	push	r12
     7b8:	df 92       	push	r13
     7ba:	ef 92       	push	r14
     7bc:	ff 92       	push	r15
     7be:	0f 93       	push	r16
     7c0:	1f 93       	push	r17
     7c2:	df 93       	push	r29
     7c4:	cf 93       	push	r28
     7c6:	cd b7       	in	r28, 0x3d	; 61
     7c8:	de b7       	in	r29, 0x3e	; 62
     7ca:	2a 97       	sbiw	r28, 0x0a	; 10
     7cc:	0f b6       	in	r0, 0x3f	; 63
     7ce:	f8 94       	cli
     7d0:	de bf       	out	0x3e, r29	; 62
     7d2:	0f be       	out	0x3f, r0	; 63
     7d4:	cd bf       	out	0x3d, r28	; 61
     7d6:	98 87       	std	Y+8, r25	; 0x08
     7d8:	8f 83       	std	Y+7, r24	; 0x07
     7da:	7a 87       	std	Y+10, r23	; 0x0a
     7dc:	69 87       	std	Y+9, r22	; 0x09
	//	y	0		0.5		1		0.5		0		-0.5	-1		-0.5

	unsigned int i=0;
	signed int long res=0;
	signed int sumSensorsX=0, sumSensorsY=0;
	signed int desL=*pwmLeft, desR=*pwmRight;
     7de:	dc 01       	movw	r26, r24
     7e0:	0d 90       	ld	r0, X+
     7e2:	bc 91       	ld	r27, X
     7e4:	a0 2d       	mov	r26, r0
     7e6:	bc 83       	std	Y+4, r27	; 0x04
     7e8:	ab 83       	std	Y+3, r26	; 0x03
     7ea:	fb 01       	movw	r30, r22
     7ec:	01 90       	ld	r0, Z+
     7ee:	f0 81       	ld	r31, Z
     7f0:	e0 2d       	mov	r30, r0
     7f2:	fa 83       	std	Y+2, r31	; 0x02
     7f4:	e9 83       	std	Y+1, r30	; 0x01
     7f6:	e7 ee       	ldi	r30, 0xE7	; 231
     7f8:	f3 e0       	ldi	r31, 0x03	; 3

	// consider small values to be noise thus set them to zero in order to not influence
	// the resulting force
	for(i=0; i<8; i++) {
		if(proximityResultLinear[i] < NOISE_THR) {
     7fa:	80 81       	ld	r24, Z
     7fc:	91 81       	ldd	r25, Z+1	; 0x01
     7fe:	05 97       	sbiw	r24, 0x05	; 5
     800:	14 f4       	brge	.+4      	; 0x806 <obstacleAvoidance+0x64>
			proximityResultLinear[i] = 0;
     802:	11 82       	std	Z+1, r1	; 0x01
     804:	10 82       	st	Z, r1
     806:	32 96       	adiw	r30, 0x02	; 2
	signed int sumSensorsX=0, sumSensorsY=0;
	signed int desL=*pwmLeft, desR=*pwmRight;

	// consider small values to be noise thus set them to zero in order to not influence
	// the resulting force
	for(i=0; i<8; i++) {
     808:	23 e0       	ldi	r18, 0x03	; 3
     80a:	e7 3f       	cpi	r30, 0xF7	; 247
     80c:	f2 07       	cpc	r31, r18
     80e:	a9 f7       	brne	.-22     	; 0x7fa <obstacleAvoidance+0x58>
	}

	// sum the contribution of each sensor (based on the previous weights table);
	// give more weight to prox2 and prox6 (side proximities) in order to get more stability in narrow aisles;
	// add some noise to the sum in order to escape from dead-lock positions
	sumSensorsX = -proximityResultLinear[0] - (proximityResultLinear[1]>>1) + (proximityResultLinear[3]>>1) + proximityResultLinear[4] + (proximityResultLinear[5]>>1) - (proximityResultLinear[7]>>1) + ((rand()%60)-30);
     810:	a0 90 e7 03 	lds	r10, 0x03E7
     814:	b0 90 e8 03 	lds	r11, 0x03E8
     818:	b0 94       	com	r11
     81a:	a1 94       	neg	r10
     81c:	b1 08       	sbc	r11, r1
     81e:	b3 94       	inc	r11
     820:	52 ef       	ldi	r21, 0xF2	; 242
     822:	65 2e       	mov	r6, r21
     824:	5f ef       	ldi	r21, 0xFF	; 255
     826:	75 2e       	mov	r7, r21
     828:	6e 0e       	add	r6, r30
     82a:	7f 1e       	adc	r7, r31
     82c:	d3 01       	movw	r26, r6
     82e:	8d 90       	ld	r8, X+
     830:	9c 90       	ld	r9, X
     832:	95 94       	asr	r9
     834:	87 94       	ror	r8
     836:	ad ee       	ldi	r26, 0xED	; 237
     838:	b3 e0       	ldi	r27, 0x03	; 3
     83a:	cd 90       	ld	r12, X+
     83c:	dc 90       	ld	r13, X
     83e:	d5 94       	asr	r13
     840:	c7 94       	ror	r12
     842:	20 91 ef 03 	lds	r18, 0x03EF
     846:	30 91 f0 03 	lds	r19, 0x03F0
     84a:	3e 83       	std	Y+6, r19	; 0x06
     84c:	2d 83       	std	Y+5, r18	; 0x05
     84e:	2a ef       	ldi	r18, 0xFA	; 250
     850:	22 2e       	mov	r2, r18
     852:	2f ef       	ldi	r18, 0xFF	; 255
     854:	32 2e       	mov	r3, r18
     856:	2e 0e       	add	r2, r30
     858:	3f 1e       	adc	r3, r31
     85a:	d1 01       	movw	r26, r2
     85c:	ed 90       	ld	r14, X+
     85e:	fc 90       	ld	r15, X
     860:	f5 94       	asr	r15
     862:	e7 94       	ror	r14
     864:	12 91       	ld	r17, -Z
     866:	02 91       	ld	r16, -Z
     868:	2f 01       	movw	r4, r30
     86a:	15 95       	asr	r17
     86c:	07 95       	ror	r16
     86e:	0e 94 bb 23 	call	0x4776	; 0x4776 <rand>
     872:	2d 81       	ldd	r18, Y+5	; 0x05
     874:	3e 81       	ldd	r19, Y+6	; 0x06
     876:	2e 51       	subi	r18, 0x1E	; 30
     878:	30 40       	sbci	r19, 0x00	; 0
     87a:	2a 0d       	add	r18, r10
     87c:	3b 1d       	adc	r19, r11
     87e:	2c 0d       	add	r18, r12
     880:	3d 1d       	adc	r19, r13
     882:	2e 0d       	add	r18, r14
     884:	3f 1d       	adc	r19, r15
     886:	20 1b       	sub	r18, r16
     888:	31 0b       	sbc	r19, r17
     88a:	28 19       	sub	r18, r8
     88c:	39 09       	sbc	r19, r9
     88e:	6c e3       	ldi	r22, 0x3C	; 60
     890:	70 e0       	ldi	r23, 0x00	; 0
     892:	0e 94 16 23 	call	0x462c	; 0x462c <__divmodhi4>
     896:	28 0f       	add	r18, r24
     898:	39 1f       	adc	r19, r25
     89a:	3e 83       	std	Y+6, r19	; 0x06
     89c:	2d 83       	std	Y+5, r18	; 0x05
	sumSensorsY = (proximityResultLinear[1]>>1) + (proximityResultLinear[2]>>2) + (proximityResultLinear[3]>>1) - (proximityResultLinear[5]>>1) - (proximityResultLinear[6]>>2) - (proximityResultLinear[7]>>1)+ ((rand()%60)-30);
     89e:	d3 01       	movw	r26, r6
     8a0:	6d 90       	ld	r6, X+
     8a2:	7c 90       	ld	r7, X
     8a4:	75 94       	asr	r7
     8a6:	67 94       	ror	r6
     8a8:	c0 90 eb 03 	lds	r12, 0x03EB
     8ac:	d0 90 ec 03 	lds	r13, 0x03EC
     8b0:	d5 94       	asr	r13
     8b2:	c7 94       	ror	r12
     8b4:	d5 94       	asr	r13
     8b6:	c7 94       	ror	r12
     8b8:	ed ee       	ldi	r30, 0xED	; 237
     8ba:	f3 e0       	ldi	r31, 0x03	; 3
     8bc:	a0 80       	ld	r10, Z
     8be:	b1 80       	ldd	r11, Z+1	; 0x01
     8c0:	b5 94       	asr	r11
     8c2:	a7 94       	ror	r10
     8c4:	d1 01       	movw	r26, r2
     8c6:	8d 90       	ld	r8, X+
     8c8:	9c 90       	ld	r9, X
     8ca:	95 94       	asr	r9
     8cc:	87 94       	ror	r8
     8ce:	00 91 f3 03 	lds	r16, 0x03F3
     8d2:	10 91 f4 03 	lds	r17, 0x03F4
     8d6:	15 95       	asr	r17
     8d8:	07 95       	ror	r16
     8da:	15 95       	asr	r17
     8dc:	07 95       	ror	r16
     8de:	f2 01       	movw	r30, r4
     8e0:	e0 80       	ld	r14, Z
     8e2:	f1 80       	ldd	r15, Z+1	; 0x01
     8e4:	f5 94       	asr	r15
     8e6:	e7 94       	ror	r14
     8e8:	0e 94 bb 23 	call	0x4776	; 0x4776 <rand>
     8ec:	c6 0c       	add	r12, r6
     8ee:	d7 1c       	adc	r13, r7
     8f0:	22 ee       	ldi	r18, 0xE2	; 226
     8f2:	3f ef       	ldi	r19, 0xFF	; 255
     8f4:	c2 0e       	add	r12, r18
     8f6:	d3 1e       	adc	r13, r19
     8f8:	ca 0c       	add	r12, r10
     8fa:	db 1c       	adc	r13, r11
     8fc:	c0 1a       	sub	r12, r16
     8fe:	d1 0a       	sbc	r13, r17
     900:	c8 18       	sub	r12, r8
     902:	d9 08       	sbc	r13, r9
     904:	ce 18       	sub	r12, r14
     906:	df 08       	sbc	r13, r15
     908:	6c e3       	ldi	r22, 0x3C	; 60
     90a:	70 e0       	ldi	r23, 0x00	; 0
     90c:	0e 94 16 23 	call	0x462c	; 0x462c <__divmodhi4>
     910:	c8 0e       	add	r12, r24
     912:	d9 1e       	adc	r13, r25
     914:	8d 81       	ldd	r24, Y+5	; 0x05
     916:	9e 81       	ldd	r25, Y+6	; 0x06
     918:	9c 01       	movw	r18, r24
     91a:	44 27       	eor	r20, r20
     91c:	37 fd       	sbrc	r19, 7
     91e:	40 95       	com	r20
     920:	54 2f       	mov	r21, r20
     922:	b6 01       	movw	r22, r12
     924:	88 27       	eor	r24, r24
     926:	77 fd       	sbrc	r23, 7
     928:	80 95       	com	r24
     92a:	98 2f       	mov	r25, r24
	//sumSensorsY = (proximityResultLinear[1]>>1) + (proximityResultLinear[3]>>1) - (proximityResultLinear[5]>>1) - (proximityResultLinear[7]>>1) + (rand()%30);

	// modify the velocity components based on sensor values
	if(desL >= 0) {
     92c:	ab 81       	ldd	r26, Y+3	; 0x03
     92e:	bc 81       	ldd	r27, Y+4	; 0x04
     930:	b7 fd       	sbrc	r27, 7
     932:	1b c0       	rjmp	.+54     	; 0x96a <obstacleAvoidance+0x1c8>
		res = (signed long int)desL + (((signed long int)desL * ((signed long int)sumSensorsX - (signed long int)sumSensorsY))>>7);
     934:	7d 01       	movw	r14, r26
     936:	00 27       	eor	r16, r16
     938:	f7 fc       	sbrc	r15, 7
     93a:	00 95       	com	r16
     93c:	10 2f       	mov	r17, r16
		*pwmLeft = (signed int)res;
     93e:	26 1b       	sub	r18, r22
     940:	37 0b       	sbc	r19, r23
     942:	48 0b       	sbc	r20, r24
     944:	59 0b       	sbc	r21, r25
     946:	ca 01       	movw	r24, r20
     948:	b9 01       	movw	r22, r18
     94a:	a8 01       	movw	r20, r16
     94c:	97 01       	movw	r18, r14
     94e:	0e 94 e3 22 	call	0x45c6	; 0x45c6 <__mulsi3>
     952:	57 e0       	ldi	r21, 0x07	; 7
     954:	95 95       	asr	r25
     956:	87 95       	ror	r24
     958:	77 95       	ror	r23
     95a:	67 95       	ror	r22
     95c:	5a 95       	dec	r21
     95e:	d1 f7       	brne	.-12     	; 0x954 <obstacleAvoidance+0x1b2>
     960:	e6 0e       	add	r14, r22
     962:	f7 1e       	adc	r15, r23
     964:	08 1f       	adc	r16, r24
     966:	19 1f       	adc	r17, r25
     968:	1a c0       	rjmp	.+52     	; 0x99e <obstacleAvoidance+0x1fc>
	} else {
		res = (signed long int)desR - (((signed long int)desR * ((signed long int)sumSensorsX + (signed long int)sumSensorsY))>>7);
     96a:	a9 81       	ldd	r26, Y+1	; 0x01
     96c:	ba 81       	ldd	r27, Y+2	; 0x02
     96e:	7d 01       	movw	r14, r26
     970:	00 27       	eor	r16, r16
     972:	f7 fc       	sbrc	r15, 7
     974:	00 95       	com	r16
     976:	10 2f       	mov	r17, r16
		*pwmLeft = (signed int)res;
     978:	62 0f       	add	r22, r18
     97a:	73 1f       	adc	r23, r19
     97c:	84 1f       	adc	r24, r20
     97e:	95 1f       	adc	r25, r21
     980:	a8 01       	movw	r20, r16
     982:	97 01       	movw	r18, r14
     984:	0e 94 e3 22 	call	0x45c6	; 0x45c6 <__mulsi3>
     988:	47 e0       	ldi	r20, 0x07	; 7
     98a:	95 95       	asr	r25
     98c:	87 95       	ror	r24
     98e:	77 95       	ror	r23
     990:	67 95       	ror	r22
     992:	4a 95       	dec	r20
     994:	d1 f7       	brne	.-12     	; 0x98a <obstacleAvoidance+0x1e8>
     996:	e6 1a       	sub	r14, r22
     998:	f7 0a       	sbc	r15, r23
     99a:	08 0b       	sbc	r16, r24
     99c:	19 0b       	sbc	r17, r25
     99e:	ef 81       	ldd	r30, Y+7	; 0x07
     9a0:	f8 85       	ldd	r31, Y+8	; 0x08
     9a2:	f1 82       	std	Z+1, r15	; 0x01
     9a4:	e0 82       	st	Z, r14
     9a6:	8d 81       	ldd	r24, Y+5	; 0x05
     9a8:	9e 81       	ldd	r25, Y+6	; 0x06
     9aa:	9c 01       	movw	r18, r24
     9ac:	44 27       	eor	r20, r20
     9ae:	37 fd       	sbrc	r19, 7
     9b0:	40 95       	com	r20
     9b2:	54 2f       	mov	r21, r20
     9b4:	b6 01       	movw	r22, r12
     9b6:	88 27       	eor	r24, r24
     9b8:	77 fd       	sbrc	r23, 7
     9ba:	80 95       	com	r24
     9bc:	98 2f       	mov	r25, r24
	}
	if(desR >=0) {
     9be:	a9 81       	ldd	r26, Y+1	; 0x01
     9c0:	ba 81       	ldd	r27, Y+2	; 0x02
     9c2:	b7 fd       	sbrc	r27, 7
     9c4:	19 c0       	rjmp	.+50     	; 0x9f8 <obstacleAvoidance+0x256>
		res = (signed long int)desR + (((signed long int)desR * ((signed long int)sumSensorsX + (signed long int)sumSensorsY))>>7);
     9c6:	7d 01       	movw	r14, r26
     9c8:	00 27       	eor	r16, r16
     9ca:	f7 fc       	sbrc	r15, 7
     9cc:	00 95       	com	r16
     9ce:	10 2f       	mov	r17, r16
		*pwmRight = (signed int)res;
     9d0:	62 0f       	add	r22, r18
     9d2:	73 1f       	adc	r23, r19
     9d4:	84 1f       	adc	r24, r20
     9d6:	95 1f       	adc	r25, r21
     9d8:	a8 01       	movw	r20, r16
     9da:	97 01       	movw	r18, r14
     9dc:	0e 94 e3 22 	call	0x45c6	; 0x45c6 <__mulsi3>
     9e0:	37 e0       	ldi	r19, 0x07	; 7
     9e2:	95 95       	asr	r25
     9e4:	87 95       	ror	r24
     9e6:	77 95       	ror	r23
     9e8:	67 95       	ror	r22
     9ea:	3a 95       	dec	r19
     9ec:	d1 f7       	brne	.-12     	; 0x9e2 <obstacleAvoidance+0x240>
     9ee:	e6 0e       	add	r14, r22
     9f0:	f7 1e       	adc	r15, r23
     9f2:	08 1f       	adc	r16, r24
     9f4:	19 1f       	adc	r17, r25
     9f6:	1c c0       	rjmp	.+56     	; 0xa30 <obstacleAvoidance+0x28e>
	} else {
		res = (signed long int)desL - (((signed long int)desL * ((signed long int)sumSensorsX - (signed long int)sumSensorsY))>>7);
     9f8:	ab 81       	ldd	r26, Y+3	; 0x03
     9fa:	bc 81       	ldd	r27, Y+4	; 0x04
     9fc:	7d 01       	movw	r14, r26
     9fe:	00 27       	eor	r16, r16
     a00:	f7 fc       	sbrc	r15, 7
     a02:	00 95       	com	r16
     a04:	10 2f       	mov	r17, r16
		*pwmRight = (signed int)res;
     a06:	26 1b       	sub	r18, r22
     a08:	37 0b       	sbc	r19, r23
     a0a:	48 0b       	sbc	r20, r24
     a0c:	59 0b       	sbc	r21, r25
     a0e:	ca 01       	movw	r24, r20
     a10:	b9 01       	movw	r22, r18
     a12:	a8 01       	movw	r20, r16
     a14:	97 01       	movw	r18, r14
     a16:	0e 94 e3 22 	call	0x45c6	; 0x45c6 <__mulsi3>
     a1a:	27 e0       	ldi	r18, 0x07	; 7
     a1c:	95 95       	asr	r25
     a1e:	87 95       	ror	r24
     a20:	77 95       	ror	r23
     a22:	67 95       	ror	r22
     a24:	2a 95       	dec	r18
     a26:	d1 f7       	brne	.-12     	; 0xa1c <obstacleAvoidance+0x27a>
     a28:	e6 1a       	sub	r14, r22
     a2a:	f7 0a       	sbc	r15, r23
     a2c:	08 0b       	sbc	r16, r24
     a2e:	19 0b       	sbc	r17, r25
     a30:	e9 85       	ldd	r30, Y+9	; 0x09
     a32:	fa 85       	ldd	r31, Y+10	; 0x0a
     a34:	f1 82       	std	Z+1, r15	; 0x01
     a36:	e0 82       	st	Z, r14
	}
		
	// force the values to be in the pwm maximum range
	if (*pwmRight>(MAX_MOTORS_PWM/2)) *pwmRight=(MAX_MOTORS_PWM/2);
     a38:	a9 85       	ldd	r26, Y+9	; 0x09
     a3a:	ba 85       	ldd	r27, Y+10	; 0x0a
     a3c:	8d 91       	ld	r24, X+
     a3e:	9c 91       	ld	r25, X
     a40:	81 50       	subi	r24, 0x01	; 1
     a42:	92 40       	sbci	r25, 0x02	; 2
     a44:	34 f0       	brlt	.+12     	; 0xa52 <obstacleAvoidance+0x2b0>
     a46:	80 e0       	ldi	r24, 0x00	; 0
     a48:	92 e0       	ldi	r25, 0x02	; 2
     a4a:	e9 85       	ldd	r30, Y+9	; 0x09
     a4c:	fa 85       	ldd	r31, Y+10	; 0x0a
     a4e:	91 83       	std	Z+1, r25	; 0x01
     a50:	80 83       	st	Z, r24
	if (*pwmLeft>(MAX_MOTORS_PWM/2)) *pwmLeft=(MAX_MOTORS_PWM/2);
     a52:	af 81       	ldd	r26, Y+7	; 0x07
     a54:	b8 85       	ldd	r27, Y+8	; 0x08
     a56:	8d 91       	ld	r24, X+
     a58:	9c 91       	ld	r25, X
     a5a:	81 50       	subi	r24, 0x01	; 1
     a5c:	92 40       	sbci	r25, 0x02	; 2
     a5e:	34 f0       	brlt	.+12     	; 0xa6c <obstacleAvoidance+0x2ca>
     a60:	80 e0       	ldi	r24, 0x00	; 0
     a62:	92 e0       	ldi	r25, 0x02	; 2
     a64:	ef 81       	ldd	r30, Y+7	; 0x07
     a66:	f8 85       	ldd	r31, Y+8	; 0x08
     a68:	91 83       	std	Z+1, r25	; 0x01
     a6a:	80 83       	st	Z, r24
	if (*pwmRight<-(MAX_MOTORS_PWM/2)) *pwmRight=-(MAX_MOTORS_PWM/2);
     a6c:	a9 85       	ldd	r26, Y+9	; 0x09
     a6e:	ba 85       	ldd	r27, Y+10	; 0x0a
     a70:	8d 91       	ld	r24, X+
     a72:	9c 91       	ld	r25, X
     a74:	80 50       	subi	r24, 0x00	; 0
     a76:	9e 4f       	sbci	r25, 0xFE	; 254
     a78:	34 f4       	brge	.+12     	; 0xa86 <obstacleAvoidance+0x2e4>
     a7a:	80 e0       	ldi	r24, 0x00	; 0
     a7c:	9e ef       	ldi	r25, 0xFE	; 254
     a7e:	e9 85       	ldd	r30, Y+9	; 0x09
     a80:	fa 85       	ldd	r31, Y+10	; 0x0a
     a82:	91 83       	std	Z+1, r25	; 0x01
     a84:	80 83       	st	Z, r24
	if (*pwmLeft<-(MAX_MOTORS_PWM/2)) *pwmLeft=-(MAX_MOTORS_PWM/2);
     a86:	af 81       	ldd	r26, Y+7	; 0x07
     a88:	b8 85       	ldd	r27, Y+8	; 0x08
     a8a:	8d 91       	ld	r24, X+
     a8c:	9c 91       	ld	r25, X
     a8e:	80 50       	subi	r24, 0x00	; 0
     a90:	9e 4f       	sbci	r25, 0xFE	; 254
     a92:	34 f4       	brge	.+12     	; 0xaa0 <obstacleAvoidance+0x2fe>
     a94:	80 e0       	ldi	r24, 0x00	; 0
     a96:	9e ef       	ldi	r25, 0xFE	; 254
     a98:	ef 81       	ldd	r30, Y+7	; 0x07
     a9a:	f8 85       	ldd	r31, Y+8	; 0x08
     a9c:	91 83       	std	Z+1, r25	; 0x01
     a9e:	80 83       	st	Z, r24

}
     aa0:	2a 96       	adiw	r28, 0x0a	; 10
     aa2:	0f b6       	in	r0, 0x3f	; 63
     aa4:	f8 94       	cli
     aa6:	de bf       	out	0x3e, r29	; 62
     aa8:	0f be       	out	0x3f, r0	; 63
     aaa:	cd bf       	out	0x3d, r28	; 61
     aac:	cf 91       	pop	r28
     aae:	df 91       	pop	r29
     ab0:	1f 91       	pop	r17
     ab2:	0f 91       	pop	r16
     ab4:	ff 90       	pop	r15
     ab6:	ef 90       	pop	r14
     ab8:	df 90       	pop	r13
     aba:	cf 90       	pop	r12
     abc:	bf 90       	pop	r11
     abe:	af 90       	pop	r10
     ac0:	9f 90       	pop	r9
     ac2:	8f 90       	pop	r8
     ac4:	7f 90       	pop	r7
     ac6:	6f 90       	pop	r6
     ac8:	5f 90       	pop	r5
     aca:	4f 90       	pop	r4
     acc:	3f 90       	pop	r3
     ace:	2f 90       	pop	r2
     ad0:	08 95       	ret

00000ad2 <initBehaviors>:

#include "behaviors.h"

void initBehaviors() {

	srand(TCNT3);	// initialize random seed (used in obstacle avoidance)
     ad2:	80 91 94 00 	lds	r24, 0x0094
     ad6:	90 91 95 00 	lds	r25, 0x0095
     ada:	0e 94 c0 23 	call	0x4780	; 0x4780 <srand>

}
     ade:	08 95       	ret

00000ae0 <init_ir_remote_control>:
static unsigned char check_temp = 0;
unsigned char address = 0;
unsigned char data_ir = 0;
unsigned char check = 2;

void init_ir_remote_control(void) { 	
     ae0:	cf 93       	push	r28
     ae2:	df 93       	push	r29

	PCICR = 0;
     ae4:	e8 e6       	ldi	r30, 0x68	; 104
     ae6:	f0 e0       	ldi	r31, 0x00	; 0
     ae8:	10 82       	st	Z, r1
	PCMSK1 = 0;
     aea:	ac e6       	ldi	r26, 0x6C	; 108
     aec:	b0 e0       	ldi	r27, 0x00	; 0
     aee:	1c 92       	st	X, r1
	TCCR2A = 0;
     af0:	20 eb       	ldi	r18, 0xB0	; 176
     af2:	30 e0       	ldi	r19, 0x00	; 0
     af4:	e9 01       	movw	r28, r18
     af6:	18 82       	st	Y, r1
	TCCR2B = 0;
     af8:	10 92 b1 00 	sts	0x00B1, r1
	TIMSK2 = 0;
     afc:	10 92 70 00 	sts	0x0070, r1

	PCICR |= (1 << PCIE1);			// enable interrupt on change of PCINT15:8 pins
     b00:	80 81       	ld	r24, Z
     b02:	82 60       	ori	r24, 0x02	; 2
     b04:	80 83       	st	Z, r24
	PCMSK1 |= (1 << PCINT15);		// enable PCINT15
     b06:	8c 91       	ld	r24, X
     b08:	80 68       	ori	r24, 0x80	; 128
     b0a:	8c 93       	st	X, r24
	TCCR2A |= (1 << WGM21); 		// mode 2 => CTC mode
     b0c:	88 81       	ld	r24, Y
     b0e:	82 60       	ori	r24, 0x02	; 2
     b10:	88 83       	st	Y, r24

}
     b12:	df 91       	pop	r29
     b14:	cf 91       	pop	r28
     b16:	08 95       	ret

00000b18 <__vector_10>:

// external interrupt service routine
ISR(PCINT1_vect) {
     b18:	1f 92       	push	r1
     b1a:	0f 92       	push	r0
     b1c:	0f b6       	in	r0, 0x3f	; 63
     b1e:	0f 92       	push	r0
     b20:	11 24       	eor	r1, r1
     b22:	8f 93       	push	r24

	if(irEnabled) {						// if the robot is configured to accept TV remote commands
     b24:	80 91 11 02 	lds	r24, 0x0211
     b28:	88 23       	and	r24, r24
     b2a:	21 f1       	breq	.+72     	; 0xb74 <__vector_10+0x5c>

		if(bit_is_clear(PINJ, 6)) {		// the interrupt is generated at every pin state change; we only look
     b2c:	80 91 03 01 	lds	r24, 0x0103
     b30:	86 fd       	sbrc	r24, 6
     b32:	20 c0       	rjmp	.+64     	; 0xb74 <__vector_10+0x5c>
										// for the falling edge
			PCICR &= ~(1 << PCIE1);		// disable external interrupt
     b34:	80 91 68 00 	lds	r24, 0x0068
     b38:	8d 7f       	andi	r24, 0xFD	; 253
     b3a:	80 93 68 00 	sts	0x0068, r24
			PCMSK1 &= ~(1 << PCINT15);
     b3e:	80 91 6c 00 	lds	r24, 0x006C
     b42:	8f 77       	andi	r24, 0x7F	; 127
     b44:	80 93 6c 00 	sts	0x006C, r24
		
			// check the pin change isn't due to a glitch; to check this verify that
			// the pin remain low for at least 400 us (the giltches last about 200 us)
			// 0.4 / 0.032 = 13 => 0.416 us
			checkGlitch = 1;							// we're checking if this is a glitch
     b48:	81 e0       	ldi	r24, 0x01	; 1
     b4a:	80 93 12 02 	sts	0x0212, r24
			OCR2A = 13;									// output compare register
     b4e:	8d e0       	ldi	r24, 0x0D	; 13
     b50:	80 93 b3 00 	sts	0x00B3, r24
			TCCR2B |= (1 << CS22) | (1 << CS21);		// 1/256 prescaler => 8 MHz / 256 = 31.25 KHz (32 us resolution)
     b54:	80 91 b1 00 	lds	r24, 0x00B1
     b58:	86 60       	ori	r24, 0x06	; 6
     b5a:	80 93 b1 00 	sts	0x00B1, r24
			TIMSK2 |= (1 << OCIE2A);					// enable output compare interrupt
     b5e:	80 91 70 00 	lds	r24, 0x0070
     b62:	82 60       	ori	r24, 0x02	; 2
     b64:	80 93 70 00 	sts	0x0070, r24

			check_temp = address_temp = data_temp = 0;
     b68:	10 92 46 03 	sts	0x0346, r1
     b6c:	10 92 47 03 	sts	0x0347, r1
     b70:	10 92 48 03 	sts	0x0348, r1

		}

	}
	
}
     b74:	8f 91       	pop	r24
     b76:	0f 90       	pop	r0
     b78:	0f be       	out	0x3f, r0	; 63
     b7a:	0f 90       	pop	r0
     b7c:	1f 90       	pop	r1
     b7e:	18 95       	reti

00000b80 <__vector_13>:

ISR(TIMER2_COMPA_vect) {
     b80:	1f 92       	push	r1
     b82:	0f 92       	push	r0
     b84:	0f b6       	in	r0, 0x3f	; 63
     b86:	0f 92       	push	r0
     b88:	11 24       	eor	r1, r1
     b8a:	2f 93       	push	r18
     b8c:	3f 93       	push	r19
     b8e:	4f 93       	push	r20
     b90:	5f 93       	push	r21
     b92:	8f 93       	push	r24
     b94:	9f 93       	push	r25

	static int i = -1;

	//PORTB ^= (1 << 5);	// toggle red led

	TCCR2B &= ~(1 << CS22) &~(1 << CS21) &~(1 << CS20);		// stop timer2
     b96:	80 91 b1 00 	lds	r24, 0x00B1
     b9a:	88 7f       	andi	r24, 0xF8	; 248
     b9c:	80 93 b1 00 	sts	0x00B1, r24
	
		if(checkGlitch) {					// if checking this is a glitch
     ba0:	80 91 12 02 	lds	r24, 0x0212
     ba4:	88 23       	and	r24, r24
     ba6:	c9 f0       	breq	.+50     	; 0xbda <__vector_13+0x5a>

			if(REMOTE) {					// if high it is a glitch
     ba8:	80 91 03 01 	lds	r24, 0x0103
     bac:	86 ff       	sbrs	r24, 6
     bae:	11 c0       	rjmp	.+34     	; 0xbd2 <__vector_13+0x52>

				PCICR |= (1 << PCIE1);		// re-enable external interrupt to receive the next command
     bb0:	80 91 68 00 	lds	r24, 0x0068
     bb4:	82 60       	ori	r24, 0x02	; 2
     bb6:	80 93 68 00 	sts	0x0068, r24
				PCMSK1 |= (1 << PCINT15);	// clear interrupt flag
     bba:	80 91 6c 00 	lds	r24, 0x006C
     bbe:	80 68       	ori	r24, 0x80	; 128
     bc0:	80 93 6c 00 	sts	0x006C, r24
				i = -1;			
     bc4:	8f ef       	ldi	r24, 0xFF	; 255
     bc6:	9f ef       	ldi	r25, 0xFF	; 255
     bc8:	90 93 02 02 	sts	0x0202, r25
     bcc:	80 93 01 02 	sts	0x0201, r24
     bd0:	c8 c0       	rjmp	.+400    	; 0xd62 <__vector_13+0x1e2>

			} else {						// not a glitch => real command received

				checkGlitch = 0;
     bd2:	10 92 12 02 	sts	0x0212, r1

				// activate the IR Receiver with a 2.1 ms cycle value
				// we set the resolution of the timer to be 0.032 ms (prescaler 1/256) so:
				// 2.1 / 0.032 = 64 to be set in the output compare register (=> 2.048 ms)
				// but we already wait 0.416 us => 13, so 64-13=51
				OCR2A = 51;								// output compare register
     bd6:	83 e3       	ldi	r24, 0x33	; 51
     bd8:	3f c0       	rjmp	.+126    	; 0xc58 <__vector_13+0xd8>
			}

		} else {


			if (i == -1) { 						// start bit confirmed
     bda:	40 91 01 02 	lds	r20, 0x0201
     bde:	50 91 02 02 	lds	r21, 0x0202
     be2:	2f ef       	ldi	r18, 0xFF	; 255
     be4:	4f 3f       	cpi	r20, 0xFF	; 255
     be6:	52 07       	cpc	r21, r18
     be8:	39 f5       	brne	.+78     	; 0xc38 <__vector_13+0xb8>

				if(REMOTE) {					// double check => if high it is only a noise
     bea:	80 91 03 01 	lds	r24, 0x0103
     bee:	86 ff       	sbrs	r24, 6
     bf0:	0b c0       	rjmp	.+22     	; 0xc08 <__vector_13+0x88>

					PCICR |= (1 << PCIE1);		// re-enable external interrupt to receive the next command
     bf2:	80 91 68 00 	lds	r24, 0x0068
     bf6:	82 60       	ori	r24, 0x02	; 2
     bf8:	80 93 68 00 	sts	0x0068, r24
					PCMSK1 |= (1 << PCINT15);	// clear interrupt flag
     bfc:	80 91 6c 00 	lds	r24, 0x006C
     c00:	80 68       	ori	r24, 0x80	; 128
     c02:	80 93 6c 00 	sts	0x006C, r24
     c06:	ad c0       	rjmp	.+346    	; 0xd62 <__vector_13+0x1e2>

				} else {	// read the check bit
			
					//cycle value is 0.9 ms to go to check bit so:
					// 0.9 / 0.032 = 28 => 0.896
					OCR2A = 28;								// output compare register
     c08:	8c e1       	ldi	r24, 0x1C	; 28
     c0a:	80 93 b3 00 	sts	0x00B3, r24
					TCCR2B |= (1 << CS22) | (1 << CS21);	// 1/256 prescaler
     c0e:	80 91 b1 00 	lds	r24, 0x00B1
     c12:	86 60       	ori	r24, 0x06	; 6
     c14:	80 93 b1 00 	sts	0x00B1, r24
					TIMSK2 |= (1 << OCIE2A);				// enable output compare interrupt					
     c18:	80 91 70 00 	lds	r24, 0x0070
     c1c:	82 60       	ori	r24, 0x02	; 2
     c1e:	80 93 70 00 	sts	0x0070, r24

					check_temp = address_temp = data_temp = 0;
     c22:	10 92 46 03 	sts	0x0346, r1
     c26:	10 92 47 03 	sts	0x0347, r1
     c2a:	10 92 48 03 	sts	0x0348, r1
					i=0;
     c2e:	10 92 02 02 	sts	0x0202, r1
     c32:	10 92 01 02 	sts	0x0201, r1
     c36:	95 c0       	rjmp	.+298    	; 0xd62 <__vector_13+0x1e2>

				}

			} else if (i == 1)	{ 						// check bit read and change timer period
     c38:	41 30       	cpi	r20, 0x01	; 1
     c3a:	51 05       	cpc	r21, r1
     c3c:	d1 f4       	brne	.+52     	; 0xc72 <__vector_13+0xf2>

				check_temp = REMOTE;	   				// read the check bit
     c3e:	80 91 03 01 	lds	r24, 0x0103
     c42:	90 e0       	ldi	r25, 0x00	; 0
     c44:	80 74       	andi	r24, 0x40	; 64
     c46:	90 70       	andi	r25, 0x00	; 0
     c48:	26 e0       	ldi	r18, 0x06	; 6
     c4a:	95 95       	asr	r25
     c4c:	87 95       	ror	r24
     c4e:	2a 95       	dec	r18
     c50:	e1 f7       	brne	.-8      	; 0xc4a <__vector_13+0xca>
     c52:	80 93 48 03 	sts	0x0348, r24
				//cycle value is 1.778 ms => 1.778 / 0.032 = 54 (=> 1.728 ms)
				OCR2A = 54;								// output compare register
     c56:	86 e3       	ldi	r24, 0x36	; 54
     c58:	80 93 b3 00 	sts	0x00B3, r24
				TCCR2B |= (1 << CS22) | (1 << CS21);	// 1/256 prescaler
     c5c:	80 91 b1 00 	lds	r24, 0x00B1
     c60:	86 60       	ori	r24, 0x06	; 6
     c62:	80 93 b1 00 	sts	0x00B1, r24
				TIMSK2 |= (1 << OCIE2A);				// enable output compare interrupt
     c66:	80 91 70 00 	lds	r24, 0x0070
     c6a:	82 60       	ori	r24, 0x02	; 2
     c6c:	80 93 70 00 	sts	0x0070, r24
     c70:	78 c0       	rjmp	.+240    	; 0xd62 <__vector_13+0x1e2>

			} else if ((i > 1) && (i < 7)) {			// we read address
     c72:	ca 01       	movw	r24, r20
     c74:	02 97       	sbiw	r24, 0x02	; 2
     c76:	05 97       	sbiw	r24, 0x05	; 5
     c78:	30 f5       	brcc	.+76     	; 0xcc6 <__vector_13+0x146>
		
				OCR2A = 54;
     c7a:	86 e3       	ldi	r24, 0x36	; 54
     c7c:	80 93 b3 00 	sts	0x00B3, r24
				TCCR2B |= (1 << CS22) | (1 << CS21);
     c80:	80 91 b1 00 	lds	r24, 0x00B1
     c84:	86 60       	ori	r24, 0x06	; 6
     c86:	80 93 b1 00 	sts	0x00B1, r24
				TIMSK2 |= (1 << OCIE2A);
     c8a:	80 91 70 00 	lds	r24, 0x0070
     c8e:	82 60       	ori	r24, 0x02	; 2
     c90:	80 93 70 00 	sts	0x0070, r24

				unsigned char temp = REMOTE;
     c94:	20 91 03 01 	lds	r18, 0x0103
				temp <<= 6-i;
     c98:	30 e0       	ldi	r19, 0x00	; 0
     c9a:	20 74       	andi	r18, 0x40	; 64
     c9c:	30 70       	andi	r19, 0x00	; 0
     c9e:	96 e0       	ldi	r25, 0x06	; 6
     ca0:	36 95       	lsr	r19
     ca2:	27 95       	ror	r18
     ca4:	9a 95       	dec	r25
     ca6:	e1 f7       	brne	.-8      	; 0xca0 <__vector_13+0x120>
     ca8:	86 e0       	ldi	r24, 0x06	; 6
     caa:	90 e0       	ldi	r25, 0x00	; 0
     cac:	84 1b       	sub	r24, r20
     cae:	95 0b       	sbc	r25, r21
     cb0:	02 c0       	rjmp	.+4      	; 0xcb6 <__vector_13+0x136>
     cb2:	22 0f       	add	r18, r18
     cb4:	33 1f       	adc	r19, r19
     cb6:	8a 95       	dec	r24
     cb8:	e2 f7       	brpl	.-8      	; 0xcb2 <__vector_13+0x132>
				address_temp += temp;
     cba:	80 91 47 03 	lds	r24, 0x0347
     cbe:	82 0f       	add	r24, r18
     cc0:	80 93 47 03 	sts	0x0347, r24
     cc4:	4e c0       	rjmp	.+156    	; 0xd62 <__vector_13+0x1e2>

			} else if ((i > 6) && (i < 13 )) { 			// we read data
     cc6:	ca 01       	movw	r24, r20
     cc8:	07 97       	sbiw	r24, 0x07	; 7
     cca:	06 97       	sbiw	r24, 0x06	; 6
     ccc:	30 f5       	brcc	.+76     	; 0xd1a <__vector_13+0x19a>

				OCR2A = 54;
     cce:	86 e3       	ldi	r24, 0x36	; 54
     cd0:	80 93 b3 00 	sts	0x00B3, r24
				TCCR2B |= (1 << CS22) | (1 << CS21);
     cd4:	80 91 b1 00 	lds	r24, 0x00B1
     cd8:	86 60       	ori	r24, 0x06	; 6
     cda:	80 93 b1 00 	sts	0x00B1, r24
				TIMSK2 |= (1 << OCIE2A);
     cde:	80 91 70 00 	lds	r24, 0x0070
     ce2:	82 60       	ori	r24, 0x02	; 2
     ce4:	80 93 70 00 	sts	0x0070, r24

				unsigned char temp = REMOTE;
     ce8:	20 91 03 01 	lds	r18, 0x0103
				temp <<= 6+6-i;
     cec:	30 e0       	ldi	r19, 0x00	; 0
     cee:	20 74       	andi	r18, 0x40	; 64
     cf0:	30 70       	andi	r19, 0x00	; 0
     cf2:	86 e0       	ldi	r24, 0x06	; 6
     cf4:	36 95       	lsr	r19
     cf6:	27 95       	ror	r18
     cf8:	8a 95       	dec	r24
     cfa:	e1 f7       	brne	.-8      	; 0xcf4 <__vector_13+0x174>
     cfc:	8c e0       	ldi	r24, 0x0C	; 12
     cfe:	90 e0       	ldi	r25, 0x00	; 0
     d00:	84 1b       	sub	r24, r20
     d02:	95 0b       	sbc	r25, r21
     d04:	02 c0       	rjmp	.+4      	; 0xd0a <__vector_13+0x18a>
     d06:	22 0f       	add	r18, r18
     d08:	33 1f       	adc	r19, r19
     d0a:	8a 95       	dec	r24
     d0c:	e2 f7       	brpl	.-8      	; 0xd06 <__vector_13+0x186>
				data_temp += temp;
     d0e:	80 91 46 03 	lds	r24, 0x0346
     d12:	82 0f       	add	r24, r18
     d14:	80 93 46 03 	sts	0x0346, r24
     d18:	24 c0       	rjmp	.+72     	; 0xd62 <__vector_13+0x1e2>

			} else if (i == 13) { 						// last bit read
     d1a:	4d 30       	cpi	r20, 0x0D	; 13
     d1c:	51 05       	cpc	r21, r1
     d1e:	09 f5       	brne	.+66     	; 0xd62 <__vector_13+0x1e2>
				
				TIMSK2 = 0;								// disable all interrupt for timer2
     d20:	10 92 70 00 	sts	0x0070, r1
				PCICR |= (1 << PCIE1);					// enable external interrupt to receive next command
     d24:	80 91 68 00 	lds	r24, 0x0068
     d28:	82 60       	ori	r24, 0x02	; 2
     d2a:	80 93 68 00 	sts	0x0068, r24
				PCMSK1 |= (1 << PCINT15);				// clear interrupt flag
     d2e:	80 91 6c 00 	lds	r24, 0x006C
     d32:	80 68       	ori	r24, 0x80	; 128
     d34:	80 93 6c 00 	sts	0x006C, r24

				i = -1;
     d38:	8f ef       	ldi	r24, 0xFF	; 255
     d3a:	9f ef       	ldi	r25, 0xFF	; 255
     d3c:	90 93 02 02 	sts	0x0202, r25
     d40:	80 93 01 02 	sts	0x0201, r24
				check = check_temp;
     d44:	80 91 48 03 	lds	r24, 0x0348
     d48:	80 93 00 02 	sts	0x0200, r24
				address = address_temp;
     d4c:	80 91 47 03 	lds	r24, 0x0347
     d50:	80 93 44 03 	sts	0x0344, r24
				data_ir = data_temp;
     d54:	80 91 46 03 	lds	r24, 0x0346
     d58:	80 93 45 03 	sts	0x0345, r24
				command_received=1;
     d5c:	81 e0       	ldi	r24, 0x01	; 1
     d5e:	80 93 37 05 	sts	0x0537, r24

			} 

		}
	
		if(i!=-1) {
     d62:	80 91 01 02 	lds	r24, 0x0201
     d66:	90 91 02 02 	lds	r25, 0x0202
     d6a:	2f ef       	ldi	r18, 0xFF	; 255
     d6c:	8f 3f       	cpi	r24, 0xFF	; 255
     d6e:	92 07       	cpc	r25, r18
     d70:	29 f0       	breq	.+10     	; 0xd7c <__vector_13+0x1fc>

			i++;
     d72:	01 96       	adiw	r24, 0x01	; 1
     d74:	90 93 02 02 	sts	0x0202, r25
     d78:	80 93 01 02 	sts	0x0201, r24

		}

}
     d7c:	9f 91       	pop	r25
     d7e:	8f 91       	pop	r24
     d80:	5f 91       	pop	r21
     d82:	4f 91       	pop	r20
     d84:	3f 91       	pop	r19
     d86:	2f 91       	pop	r18
     d88:	0f 90       	pop	r0
     d8a:	0f be       	out	0x3f, r0	; 63
     d8c:	0f 90       	pop	r0
     d8e:	1f 90       	pop	r1
     d90:	18 95       	reti

00000d92 <ir_remote_get_check>:

unsigned char ir_remote_get_check(void) {
	return check;
}
     d92:	80 91 00 02 	lds	r24, 0x0200
     d96:	08 95       	ret

00000d98 <ir_remote_get_address>:

unsigned char ir_remote_get_address(void) {
	return address;
}
     d98:	80 91 44 03 	lds	r24, 0x0344
     d9c:	08 95       	ret

00000d9e <ir_remote_get_data>:

unsigned char ir_remote_get_data(void) {
	return data_ir;
}
     d9e:	80 91 45 03 	lds	r24, 0x0345
     da2:	08 95       	ret

00000da4 <handleIRRemoteCommands>:

void handleIRRemoteCommands() {

	if(irEnabled) {
     da4:	80 91 11 02 	lds	r24, 0x0211
     da8:	88 23       	and	r24, r24
     daa:	09 f4       	brne	.+2      	; 0xdae <handleIRRemoteCommands+0xa>
     dac:	ae c1       	rjmp	.+860    	; 0x110a <handleIRRemoteCommands+0x366>

		if(command_received) {
     dae:	80 91 37 05 	lds	r24, 0x0537
     db2:	88 23       	and	r24, r24
     db4:	09 f4       	brne	.+2      	; 0xdb8 <handleIRRemoteCommands+0x14>
     db6:	a9 c1       	rjmp	.+850    	; 0x110a <handleIRRemoteCommands+0x366>
unsigned char ir_remote_get_address(void) {
	return address;
}

unsigned char ir_remote_get_data(void) {
	return data_ir;
     db8:	80 91 45 03 	lds	r24, 0x0345

	if(irEnabled) {

		if(command_received) {

            irCommand = ir_remote_get_data();
     dbc:	80 93 36 05 	sts	0x0536, r24

		    //usartTransmit(irCommand);

			command_received = 0;
     dc0:	10 92 37 05 	sts	0x0537, r1

			switch(irCommand) {
     dc4:	e8 2f       	mov	r30, r24
     dc6:	f0 e0       	ldi	r31, 0x00	; 0
     dc8:	e5 33       	cpi	r30, 0x35	; 53
     dca:	f1 05       	cpc	r31, r1
     dcc:	08 f0       	brcs	.+2      	; 0xdd0 <handleIRRemoteCommands+0x2c>
     dce:	67 c1       	rjmp	.+718    	; 0x109e <handleIRRemoteCommands+0x2fa>
     dd0:	ee 58       	subi	r30, 0x8E	; 142
     dd2:	ff 4f       	sbci	r31, 0xFF	; 255
     dd4:	ee 0f       	add	r30, r30
     dd6:	ff 1f       	adc	r31, r31
     dd8:	05 90       	lpm	r0, Z+
     dda:	f4 91       	lpm	r31, Z+
     ddc:	e0 2d       	mov	r30, r0
     dde:	19 94       	eijmp
				// sometimes there are two cases for the same command because two different
				// remote controls are used; one of this do not contain "numbers"
				case 5:	// stop motors
				case 51:
					pwm_right_desired = 0;
     de0:	10 92 18 04 	sts	0x0418, r1
     de4:	10 92 17 04 	sts	0x0417, r1
					pwm_left_desired = 0;
     de8:	10 92 1a 04 	sts	0x041A, r1
     dec:	10 92 19 04 	sts	0x0419, r1
     df0:	56 c1       	rjmp	.+684    	; 0x109e <handleIRRemoteCommands+0x2fa>
					break;

				case 2:	// both motors forward
				case 31:
					if(pwm_right_desired > pwm_left_desired) {
     df2:	20 91 17 04 	lds	r18, 0x0417
     df6:	30 91 18 04 	lds	r19, 0x0418
     dfa:	80 91 19 04 	lds	r24, 0x0419
     dfe:	90 91 1a 04 	lds	r25, 0x041A
     e02:	82 17       	cp	r24, r18
     e04:	93 07       	cpc	r25, r19
     e06:	2c f4       	brge	.+10     	; 0xe12 <handleIRRemoteCommands+0x6e>
						pwm_left_desired = pwm_right_desired;
     e08:	30 93 1a 04 	sts	0x041A, r19
     e0c:	20 93 19 04 	sts	0x0419, r18
     e10:	04 c0       	rjmp	.+8      	; 0xe1a <handleIRRemoteCommands+0x76>
					} else {
						pwm_right_desired = pwm_left_desired;
     e12:	90 93 18 04 	sts	0x0418, r25
     e16:	80 93 17 04 	sts	0x0417, r24
					}
					pwm_right_desired += STEP_MOTORS;
     e1a:	80 91 17 04 	lds	r24, 0x0417
     e1e:	90 91 18 04 	lds	r25, 0x0418
     e22:	4e 96       	adiw	r24, 0x1e	; 30
     e24:	90 93 18 04 	sts	0x0418, r25
     e28:	80 93 17 04 	sts	0x0417, r24
					pwm_left_desired += STEP_MOTORS;
     e2c:	20 91 19 04 	lds	r18, 0x0419
     e30:	30 91 1a 04 	lds	r19, 0x041A
     e34:	22 5e       	subi	r18, 0xE2	; 226
     e36:	3f 4f       	sbci	r19, 0xFF	; 255
     e38:	30 93 1a 04 	sts	0x041A, r19
     e3c:	20 93 19 04 	sts	0x0419, r18
	                if (pwm_right_desired > (MAX_MOTORS_PWM/2)) pwm_right_desired = (MAX_MOTORS_PWM/2);
     e40:	81 50       	subi	r24, 0x01	; 1
     e42:	92 40       	sbci	r25, 0x02	; 2
     e44:	0c f4       	brge	.+2      	; 0xe48 <handleIRRemoteCommands+0xa4>
     e46:	5e c0       	rjmp	.+188    	; 0xf04 <handleIRRemoteCommands+0x160>
     e48:	80 e0       	ldi	r24, 0x00	; 0
     e4a:	92 e0       	ldi	r25, 0x02	; 2
     e4c:	57 c0       	rjmp	.+174    	; 0xefc <handleIRRemoteCommands+0x158>
    	            if (pwm_left_desired > (MAX_MOTORS_PWM/2)) pwm_left_desired = (MAX_MOTORS_PWM/2);
               		break;

				case 8:	// both motors backward
				case 30:
					if(pwm_right_desired < pwm_left) {
     e4e:	20 91 17 04 	lds	r18, 0x0417
     e52:	30 91 18 04 	lds	r19, 0x0418
     e56:	80 91 15 04 	lds	r24, 0x0415
     e5a:	90 91 16 04 	lds	r25, 0x0416
     e5e:	28 17       	cp	r18, r24
     e60:	39 07       	cpc	r19, r25
     e62:	2c f4       	brge	.+10     	; 0xe6e <handleIRRemoteCommands+0xca>
						pwm_left_desired  = pwm_right_desired;
     e64:	30 93 1a 04 	sts	0x041A, r19
     e68:	20 93 19 04 	sts	0x0419, r18
     e6c:	08 c0       	rjmp	.+16     	; 0xe7e <handleIRRemoteCommands+0xda>
					} else {
						pwm_right_desired = pwm_left_desired;
     e6e:	80 91 19 04 	lds	r24, 0x0419
     e72:	90 91 1a 04 	lds	r25, 0x041A
     e76:	90 93 18 04 	sts	0x0418, r25
     e7a:	80 93 17 04 	sts	0x0417, r24
					}
					pwm_right_desired -= STEP_MOTORS;
     e7e:	80 91 17 04 	lds	r24, 0x0417
     e82:	90 91 18 04 	lds	r25, 0x0418
     e86:	4e 97       	sbiw	r24, 0x1e	; 30
     e88:	90 93 18 04 	sts	0x0418, r25
     e8c:	80 93 17 04 	sts	0x0417, r24
					pwm_left_desired -= STEP_MOTORS;
     e90:	20 91 19 04 	lds	r18, 0x0419
     e94:	30 91 1a 04 	lds	r19, 0x041A
     e98:	2e 51       	subi	r18, 0x1E	; 30
     e9a:	30 40       	sbci	r19, 0x00	; 0
     e9c:	30 93 1a 04 	sts	0x041A, r19
     ea0:	20 93 19 04 	sts	0x0419, r18
	                if (pwm_right_desired < -(MAX_MOTORS_PWM/2)) pwm_right_desired = -(MAX_MOTORS_PWM/2);
     ea4:	80 50       	subi	r24, 0x00	; 0
     ea6:	9e 4f       	sbci	r25, 0xFE	; 254
     ea8:	34 f4       	brge	.+12     	; 0xeb6 <handleIRRemoteCommands+0x112>
     eaa:	80 e0       	ldi	r24, 0x00	; 0
     eac:	9e ef       	ldi	r25, 0xFE	; 254
     eae:	90 93 18 04 	sts	0x0418, r25
     eb2:	80 93 17 04 	sts	0x0417, r24
    	            if (pwm_left_desired < -(MAX_MOTORS_PWM/2)) pwm_left_desired = -(MAX_MOTORS_PWM/2);
     eb6:	20 50       	subi	r18, 0x00	; 0
     eb8:	3e 4f       	sbci	r19, 0xFE	; 254
     eba:	0c f0       	brlt	.+2      	; 0xebe <handleIRRemoteCommands+0x11a>
     ebc:	f0 c0       	rjmp	.+480    	; 0x109e <handleIRRemoteCommands+0x2fa>
     ebe:	80 e0       	ldi	r24, 0x00	; 0
     ec0:	9e ef       	ldi	r25, 0xFE	; 254
     ec2:	90 93 1a 04 	sts	0x041A, r25
     ec6:	80 93 19 04 	sts	0x0419, r24
     eca:	e9 c0       	rjmp	.+466    	; 0x109e <handleIRRemoteCommands+0x2fa>
                  	break;

				case 6:	// both motors right
				case 47:
					pwm_right_desired -= STEP_MOTORS;
     ecc:	80 91 17 04 	lds	r24, 0x0417
     ed0:	90 91 18 04 	lds	r25, 0x0418
     ed4:	4e 97       	sbiw	r24, 0x1e	; 30
     ed6:	90 93 18 04 	sts	0x0418, r25
     eda:	80 93 17 04 	sts	0x0417, r24
					pwm_left_desired += STEP_MOTORS;
     ede:	20 91 19 04 	lds	r18, 0x0419
     ee2:	30 91 1a 04 	lds	r19, 0x041A
     ee6:	22 5e       	subi	r18, 0xE2	; 226
     ee8:	3f 4f       	sbci	r19, 0xFF	; 255
     eea:	30 93 1a 04 	sts	0x041A, r19
     eee:	20 93 19 04 	sts	0x0419, r18
                	if (pwm_right_desired<-(MAX_MOTORS_PWM/2)) pwm_right_desired=-(MAX_MOTORS_PWM/2);
     ef2:	80 50       	subi	r24, 0x00	; 0
     ef4:	9e 4f       	sbci	r25, 0xFE	; 254
     ef6:	34 f4       	brge	.+12     	; 0xf04 <handleIRRemoteCommands+0x160>
     ef8:	80 e0       	ldi	r24, 0x00	; 0
     efa:	9e ef       	ldi	r25, 0xFE	; 254
     efc:	90 93 18 04 	sts	0x0418, r25
     f00:	80 93 17 04 	sts	0x0417, r24
                	if (pwm_left_desired>(MAX_MOTORS_PWM/2)) pwm_left_desired=(MAX_MOTORS_PWM/2);
     f04:	21 50       	subi	r18, 0x01	; 1
     f06:	32 40       	sbci	r19, 0x02	; 2
     f08:	0c f4       	brge	.+2      	; 0xf0c <handleIRRemoteCommands+0x168>
     f0a:	c9 c0       	rjmp	.+402    	; 0x109e <handleIRRemoteCommands+0x2fa>
     f0c:	27 c0       	rjmp	.+78     	; 0xf5c <handleIRRemoteCommands+0x1b8>
					break;

				case 4:	// both motors left
				case 46:
					pwm_right_desired += STEP_MOTORS;
     f0e:	80 91 17 04 	lds	r24, 0x0417
     f12:	90 91 18 04 	lds	r25, 0x0418
     f16:	4e 96       	adiw	r24, 0x1e	; 30
     f18:	90 93 18 04 	sts	0x0418, r25
     f1c:	80 93 17 04 	sts	0x0417, r24
					pwm_left_desired -= STEP_MOTORS;
     f20:	20 91 19 04 	lds	r18, 0x0419
     f24:	30 91 1a 04 	lds	r19, 0x041A
     f28:	2e 51       	subi	r18, 0x1E	; 30
     f2a:	30 40       	sbci	r19, 0x00	; 0
     f2c:	30 93 1a 04 	sts	0x041A, r19
     f30:	20 93 19 04 	sts	0x0419, r18
	                if (pwm_right_desired>(MAX_MOTORS_PWM/2)) pwm_right_desired=(MAX_MOTORS_PWM/2);
     f34:	81 50       	subi	r24, 0x01	; 1
     f36:	92 40       	sbci	r25, 0x02	; 2
     f38:	0c f4       	brge	.+2      	; 0xf3c <handleIRRemoteCommands+0x198>
     f3a:	bd cf       	rjmp	.-134    	; 0xeb6 <handleIRRemoteCommands+0x112>
     f3c:	80 e0       	ldi	r24, 0x00	; 0
     f3e:	92 e0       	ldi	r25, 0x02	; 2
     f40:	b6 cf       	rjmp	.-148    	; 0xeae <handleIRRemoteCommands+0x10a>
	   	            if (pwm_left_desired<-(MAX_MOTORS_PWM/2)) pwm_left_desired=-(MAX_MOTORS_PWM/2);
					break;

				case 3:	// left motor forward
					pwm_left_desired += STEP_MOTORS;
     f42:	80 91 19 04 	lds	r24, 0x0419
     f46:	90 91 1a 04 	lds	r25, 0x041A
     f4a:	4e 96       	adiw	r24, 0x1e	; 30
     f4c:	90 93 1a 04 	sts	0x041A, r25
     f50:	80 93 19 04 	sts	0x0419, r24
	               	if (pwm_left_desired>(MAX_MOTORS_PWM/2)) pwm_left_desired=(MAX_MOTORS_PWM/2);
     f54:	81 50       	subi	r24, 0x01	; 1
     f56:	92 40       	sbci	r25, 0x02	; 2
     f58:	0c f4       	brge	.+2      	; 0xf5c <handleIRRemoteCommands+0x1b8>
     f5a:	a1 c0       	rjmp	.+322    	; 0x109e <handleIRRemoteCommands+0x2fa>
     f5c:	80 e0       	ldi	r24, 0x00	; 0
     f5e:	92 e0       	ldi	r25, 0x02	; 2
     f60:	b0 cf       	rjmp	.-160    	; 0xec2 <handleIRRemoteCommands+0x11e>
					break;

				case 1:	// right motor forward
					pwm_right_desired += STEP_MOTORS;
     f62:	80 91 17 04 	lds	r24, 0x0417
     f66:	90 91 18 04 	lds	r25, 0x0418
     f6a:	4e 96       	adiw	r24, 0x1e	; 30
     f6c:	90 93 18 04 	sts	0x0418, r25
     f70:	80 93 17 04 	sts	0x0417, r24
	                if (pwm_right_desired>(MAX_MOTORS_PWM/2)) pwm_right_desired=(MAX_MOTORS_PWM/2);
     f74:	81 50       	subi	r24, 0x01	; 1
     f76:	92 40       	sbci	r25, 0x02	; 2
     f78:	0c f4       	brge	.+2      	; 0xf7c <handleIRRemoteCommands+0x1d8>
     f7a:	91 c0       	rjmp	.+290    	; 0x109e <handleIRRemoteCommands+0x2fa>
     f7c:	80 e0       	ldi	r24, 0x00	; 0
     f7e:	92 e0       	ldi	r25, 0x02	; 2
     f80:	1d c0       	rjmp	.+58     	; 0xfbc <handleIRRemoteCommands+0x218>
					break;

				case 9:	// left motor backward
					pwm_left_desired -= STEP_MOTORS;
     f82:	80 91 19 04 	lds	r24, 0x0419
     f86:	90 91 1a 04 	lds	r25, 0x041A
     f8a:	4e 97       	sbiw	r24, 0x1e	; 30
     f8c:	90 93 1a 04 	sts	0x041A, r25
     f90:	80 93 19 04 	sts	0x0419, r24
	           	    if (pwm_left_desired<-(MAX_MOTORS_PWM/2)) pwm_left_desired=-(MAX_MOTORS_PWM/2);
     f94:	80 50       	subi	r24, 0x00	; 0
     f96:	9e 4f       	sbci	r25, 0xFE	; 254
     f98:	0c f0       	brlt	.+2      	; 0xf9c <handleIRRemoteCommands+0x1f8>
     f9a:	81 c0       	rjmp	.+258    	; 0x109e <handleIRRemoteCommands+0x2fa>
     f9c:	90 cf       	rjmp	.-224    	; 0xebe <handleIRRemoteCommands+0x11a>
					break;

				case 7:	// right motor backward
					pwm_right_desired -= STEP_MOTORS;
     f9e:	80 91 17 04 	lds	r24, 0x0417
     fa2:	90 91 18 04 	lds	r25, 0x0418
     fa6:	4e 97       	sbiw	r24, 0x1e	; 30
     fa8:	90 93 18 04 	sts	0x0418, r25
     fac:	80 93 17 04 	sts	0x0417, r24
	               	if (pwm_right_desired<-(MAX_MOTORS_PWM/2)) pwm_right_desired=-(MAX_MOTORS_PWM/2);
     fb0:	80 50       	subi	r24, 0x00	; 0
     fb2:	9e 4f       	sbci	r25, 0xFE	; 254
     fb4:	0c f0       	brlt	.+2      	; 0xfb8 <handleIRRemoteCommands+0x214>
     fb6:	73 c0       	rjmp	.+230    	; 0x109e <handleIRRemoteCommands+0x2fa>
     fb8:	80 e0       	ldi	r24, 0x00	; 0
     fba:	9e ef       	ldi	r25, 0xFE	; 254
     fbc:	90 93 18 04 	sts	0x0418, r25
     fc0:	80 93 17 04 	sts	0x0417, r24
     fc4:	6c c0       	rjmp	.+216    	; 0x109e <handleIRRemoteCommands+0x2fa>
					break;

	           	case 0:	// colors
				case 50:
					colorState = (colorState+1)%5;
     fc6:	80 91 38 05 	lds	r24, 0x0538
     fca:	90 e0       	ldi	r25, 0x00	; 0
     fcc:	01 96       	adiw	r24, 0x01	; 1
     fce:	65 e0       	ldi	r22, 0x05	; 5
     fd0:	70 e0       	ldi	r23, 0x00	; 0
     fd2:	0e 94 16 23 	call	0x462c	; 0x462c <__divmodhi4>
     fd6:	80 93 38 05 	sts	0x0538, r24

					if(colorState==0) {			// turn on blue and off all IRs
     fda:	88 23       	and	r24, r24
     fdc:	31 f4       	brne	.+12     	; 0xfea <handleIRRemoteCommands+0x246>
						LED_IR1_HIGH;
     fde:	44 9a       	sbi	0x08, 4	; 8
						LED_IR2_HIGH;
     fe0:	45 9a       	sbi	0x08, 5	; 8
						pwm_blue = 0;
     fe2:	10 92 0e 02 	sts	0x020E, r1
						pwm_green = MAX_LEDS_PWM;
     fe6:	8f ef       	ldi	r24, 0xFF	; 255
     fe8:	20 c0       	rjmp	.+64     	; 0x102a <handleIRRemoteCommands+0x286>
						pwm_red = MAX_LEDS_PWM;
					} else if(colorState==1) {	// turn on green
     fea:	81 30       	cpi	r24, 0x01	; 1
     fec:	31 f4       	brne	.+12     	; 0xffa <handleIRRemoteCommands+0x256>
						pwm_blue = MAX_LEDS_PWM;
     fee:	8f ef       	ldi	r24, 0xFF	; 255
     ff0:	80 93 0e 02 	sts	0x020E, r24
						pwm_green = 0;
     ff4:	10 92 0d 02 	sts	0x020D, r1
     ff8:	1a c0       	rjmp	.+52     	; 0x102e <handleIRRemoteCommands+0x28a>
						pwm_red = MAX_LEDS_PWM;
					} else if(colorState==2) {	// turn on red and on all IRs
     ffa:	82 30       	cpi	r24, 0x02	; 2
     ffc:	41 f4       	brne	.+16     	; 0x100e <handleIRRemoteCommands+0x26a>
						LED_IR1_LOW;
     ffe:	44 98       	cbi	0x08, 4	; 8
						LED_IR2_LOW;
    1000:	45 98       	cbi	0x08, 5	; 8
						pwm_blue = MAX_LEDS_PWM;
    1002:	8f ef       	ldi	r24, 0xFF	; 255
    1004:	80 93 0e 02 	sts	0x020E, r24
						pwm_green = MAX_LEDS_PWM;
    1008:	80 93 0d 02 	sts	0x020D, r24
    100c:	06 c0       	rjmp	.+12     	; 0x101a <handleIRRemoteCommands+0x276>
						pwm_red = 0;
					} else if(colorState==3) {	// turn on white
    100e:	83 30       	cpi	r24, 0x03	; 3
    1010:	39 f4       	brne	.+14     	; 0x1020 <handleIRRemoteCommands+0x27c>
						pwm_blue = 0;
    1012:	10 92 0e 02 	sts	0x020E, r1
						pwm_green = 0;
    1016:	10 92 0d 02 	sts	0x020D, r1
						pwm_red = 0;
    101a:	10 92 0c 02 	sts	0x020C, r1
    101e:	09 c0       	rjmp	.+18     	; 0x1032 <handleIRRemoteCommands+0x28e>
					} else if(colorState==4) {	// turn off all leds
    1020:	84 30       	cpi	r24, 0x04	; 4
    1022:	39 f4       	brne	.+14     	; 0x1032 <handleIRRemoteCommands+0x28e>
						pwm_blue = MAX_LEDS_PWM;
    1024:	8f ef       	ldi	r24, 0xFF	; 255
    1026:	80 93 0e 02 	sts	0x020E, r24
						pwm_green = MAX_LEDS_PWM;
    102a:	80 93 0d 02 	sts	0x020D, r24
						pwm_red = MAX_LEDS_PWM;
    102e:	80 93 0c 02 	sts	0x020C, r24
					}

					updateRedLed(pwm_red);
    1032:	80 91 0c 02 	lds	r24, 0x020C
    1036:	0e 94 c3 08 	call	0x1186	; 0x1186 <updateRedLed>
					updateGreenLed(pwm_green);
    103a:	80 91 0d 02 	lds	r24, 0x020D
    103e:	0e 94 d9 08 	call	0x11b2	; 0x11b2 <updateGreenLed>
					updateBlueLed(pwm_blue);
    1042:	80 91 0e 02 	lds	r24, 0x020E
    1046:	0e 94 ef 08 	call	0x11de	; 0x11de <updateBlueLed>
    104a:	29 c0       	rjmp	.+82     	; 0x109e <handleIRRemoteCommands+0x2fa>

	               	break;

				case 16:	// volume +
					obstacleAvoidanceEnabled = 1;
    104c:	81 e0       	ldi	r24, 0x01	; 1
    104e:	80 93 5e 05 	sts	0x055E, r24
    1052:	25 c0       	rjmp	.+74     	; 0x109e <handleIRRemoteCommands+0x2fa>
					break;

				case 17:	// volume -
					obstacleAvoidanceEnabled = 0;
    1054:	10 92 5e 05 	sts	0x055E, r1
    1058:	22 c0       	rjmp	.+68     	; 0x109e <handleIRRemoteCommands+0x2fa>
				case 33:	// program -
					cliffAvoidanceEnabled = 0;
					break;

				case 52:	// av/tv button
					behaviorState = (behaviorState+1)%4;
    105a:	80 91 39 05 	lds	r24, 0x0539
    105e:	90 e0       	ldi	r25, 0x00	; 0
    1060:	01 96       	adiw	r24, 0x01	; 1
    1062:	83 70       	andi	r24, 0x03	; 3
    1064:	90 70       	andi	r25, 0x00	; 0
    1066:	80 93 39 05 	sts	0x0539, r24
					switch(behaviorState) {
    106a:	81 30       	cpi	r24, 0x01	; 1
    106c:	61 f0       	breq	.+24     	; 0x1086 <handleIRRemoteCommands+0x2e2>
    106e:	81 30       	cpi	r24, 0x01	; 1
    1070:	28 f0       	brcs	.+10     	; 0x107c <handleIRRemoteCommands+0x2d8>
    1072:	82 30       	cpi	r24, 0x02	; 2
    1074:	59 f0       	breq	.+22     	; 0x108c <handleIRRemoteCommands+0x2e8>
    1076:	83 30       	cpi	r24, 0x03	; 3
    1078:	91 f4       	brne	.+36     	; 0x109e <handleIRRemoteCommands+0x2fa>
    107a:	0c c0       	rjmp	.+24     	; 0x1094 <handleIRRemoteCommands+0x2f0>
						case 0:
							obstacleAvoidanceEnabled = 0;
    107c:	10 92 5e 05 	sts	0x055E, r1
							cliffAvoidanceEnabled = 0;
    1080:	10 92 5f 05 	sts	0x055F, r1
    1084:	0c c0       	rjmp	.+24     	; 0x109e <handleIRRemoteCommands+0x2fa>
							break;
						case 1:
							obstacleAvoidanceEnabled = 1;
    1086:	80 93 5e 05 	sts	0x055E, r24
    108a:	fa cf       	rjmp	.-12     	; 0x1080 <handleIRRemoteCommands+0x2dc>
							cliffAvoidanceEnabled = 0;
							break;
						case 2:
							obstacleAvoidanceEnabled = 0;
    108c:	10 92 5e 05 	sts	0x055E, r1
							cliffAvoidanceEnabled = 1;
    1090:	81 e0       	ldi	r24, 0x01	; 1
    1092:	03 c0       	rjmp	.+6      	; 0x109a <handleIRRemoteCommands+0x2f6>
							break;
						case 3:
							obstacleAvoidanceEnabled = 1;
    1094:	81 e0       	ldi	r24, 0x01	; 1
    1096:	80 93 5e 05 	sts	0x055E, r24
							cliffAvoidanceEnabled = 1;
    109a:	80 93 5f 05 	sts	0x055F, r24
	               	break;

			}	// switch

			// convert pwm deisred in absolute speed (0 to 100)
			if(pwm_right_desired >= 0) {
    109e:	20 91 17 04 	lds	r18, 0x0417
    10a2:	30 91 18 04 	lds	r19, 0x0418
    10a6:	37 fd       	sbrc	r19, 7
    10a8:	09 c0       	rjmp	.+18     	; 0x10bc <handleIRRemoteCommands+0x318>
				speedr = pwm_right_desired >> 2;
    10aa:	35 95       	asr	r19
    10ac:	27 95       	ror	r18
    10ae:	35 95       	asr	r19
    10b0:	27 95       	ror	r18
    10b2:	30 93 2a 04 	sts	0x042A, r19
    10b6:	20 93 29 04 	sts	0x0429, r18
    10ba:	0c c0       	rjmp	.+24     	; 0x10d4 <handleIRRemoteCommands+0x330>
			} else {
				speedr = (-pwm_right_desired) >> 2;
    10bc:	88 27       	eor	r24, r24
    10be:	99 27       	eor	r25, r25
    10c0:	82 1b       	sub	r24, r18
    10c2:	93 0b       	sbc	r25, r19
    10c4:	95 95       	asr	r25
    10c6:	87 95       	ror	r24
    10c8:	95 95       	asr	r25
    10ca:	87 95       	ror	r24
    10cc:	90 93 2a 04 	sts	0x042A, r25
    10d0:	80 93 29 04 	sts	0x0429, r24
			}
			if(pwm_left_desired >= 0) {
    10d4:	20 91 19 04 	lds	r18, 0x0419
    10d8:	30 91 1a 04 	lds	r19, 0x041A
    10dc:	37 fd       	sbrc	r19, 7
    10de:	09 c0       	rjmp	.+18     	; 0x10f2 <handleIRRemoteCommands+0x34e>
				speedl = pwm_left_desired >> 2;
    10e0:	35 95       	asr	r19
    10e2:	27 95       	ror	r18
    10e4:	35 95       	asr	r19
    10e6:	27 95       	ror	r18
    10e8:	30 93 28 04 	sts	0x0428, r19
    10ec:	20 93 27 04 	sts	0x0427, r18
    10f0:	08 95       	ret
			} else {
				speedl = (-pwm_left_desired) >> 2;
    10f2:	88 27       	eor	r24, r24
    10f4:	99 27       	eor	r25, r25
    10f6:	82 1b       	sub	r24, r18
    10f8:	93 0b       	sbc	r25, r19
    10fa:	95 95       	asr	r25
    10fc:	87 95       	ror	r24
    10fe:	95 95       	asr	r25
    1100:	87 95       	ror	r24
    1102:	90 93 28 04 	sts	0x0428, r25
    1106:	80 93 27 04 	sts	0x0427, r24
    110a:	08 95       	ret

0000110c <initRGBleds>:
	// Period freq = Fosc/TOP (max timer value) => TOP = Fosc/period freq
	// We need a frequency of about 30 KHz => 8000000/30000 = 266
	// The waveform generation mode let us chose the TOP value to be 256
	// thus we get period freq = 8000000/256 = 31250 Hz

	TCCR1A = 0;
    110c:	e0 e8       	ldi	r30, 0x80	; 128
    110e:	f0 e0       	ldi	r31, 0x00	; 0
    1110:	10 82       	st	Z, r1
	TCCR1B = 0;
    1112:	a1 e8       	ldi	r26, 0x81	; 129
    1114:	b0 e0       	ldi	r27, 0x00	; 0
    1116:	1c 92       	st	X, r1

	// enable OCA, OCB, OCC; clear on match, set at bottom
	TCCR1A |= (1 << COM1A1) | (1 << COM1B1) | (1 << COM1C1) | (1 << WGM10); 	
    1118:	80 81       	ld	r24, Z
    111a:	89 6a       	ori	r24, 0xA9	; 169
    111c:	80 83       	st	Z, r24
	// mode 5 => fast-pwm 8 bit; no prescaler
	TCCR1B |= (1 << WGM12) | (1 << CS10);										
    111e:	8c 91       	ld	r24, X
    1120:	89 60       	ori	r24, 0x09	; 9
    1122:	8c 93       	st	X, r24
	// the values for the leds pwm goes from 0 (max power on) to 255 (off)
	OCR1A = pwm_red;
    1124:	80 91 0c 02 	lds	r24, 0x020C
    1128:	90 e0       	ldi	r25, 0x00	; 0
    112a:	90 93 89 00 	sts	0x0089, r25
    112e:	80 93 88 00 	sts	0x0088, r24
	OCR1B = pwm_green;
    1132:	80 91 0d 02 	lds	r24, 0x020D
    1136:	90 e0       	ldi	r25, 0x00	; 0
    1138:	90 93 8b 00 	sts	0x008B, r25
    113c:	80 93 8a 00 	sts	0x008A, r24
	OCR1C = pwm_blue;
    1140:	80 91 0e 02 	lds	r24, 0x020E
    1144:	90 e0       	ldi	r25, 0x00	; 0
    1146:	90 93 8d 00 	sts	0x008D, r25
    114a:	80 93 8c 00 	sts	0x008C, r24

}
    114e:	08 95       	ret

00001150 <toggleBlueLed>:

void toggleBlueLed() {

	blinkState = 1 - blinkState;
    1150:	81 e0       	ldi	r24, 0x01	; 1
    1152:	90 91 2f 04 	lds	r25, 0x042F
    1156:	89 1b       	sub	r24, r25
    1158:	80 93 2f 04 	sts	0x042F, r24

	if(blinkState) {
    115c:	88 23       	and	r24, r24
    115e:	61 f0       	breq	.+24     	; 0x1178 <toggleBlueLed+0x28>
		TCCR1A |= (1 << COM1C1);	// always enable OCC in case it was disabled
    1160:	80 91 80 00 	lds	r24, 0x0080
    1164:	88 60       	ori	r24, 0x08	; 8
    1166:	80 93 80 00 	sts	0x0080, r24
		OCR1C = 255;
    116a:	8f ef       	ldi	r24, 0xFF	; 255
    116c:	90 e0       	ldi	r25, 0x00	; 0
    116e:	90 93 8d 00 	sts	0x008D, r25
    1172:	80 93 8c 00 	sts	0x008C, r24
    1176:	08 95       	ret
	} else {
		TCCR1A &= ~(1 << COM1C1);	// disable OCC to get the maximum output power; this is due to the fact 
    1178:	80 91 80 00 	lds	r24, 0x0080
    117c:	87 7f       	andi	r24, 0xF7	; 247
    117e:	80 93 80 00 	sts	0x0080, r24
		PORTB &= ~(1 << 7);			// that the minimum duty cycle when the output compare is enable is 1 
    1182:	2f 98       	cbi	0x05, 7	; 5
    1184:	08 95       	ret

00001186 <updateRedLed>:
									// the pin is configured accordingly (low state).
	}

}

void updateRedLed(unsigned char value) {
    1186:	98 2f       	mov	r25, r24

	if(value == 0) {
    1188:	88 23       	and	r24, r24
    118a:	39 f4       	brne	.+14     	; 0x119a <updateRedLed+0x14>
		TCCR1A &= ~(1 << COM1A1);	// disabel OCA
    118c:	80 91 80 00 	lds	r24, 0x0080
    1190:	8f 77       	andi	r24, 0x7F	; 127
    1192:	80 93 80 00 	sts	0x0080, r24
		PORTB &= ~(1 << 5);			// set pin state to turn on the led
    1196:	2d 98       	cbi	0x05, 5	; 5
    1198:	08 95       	ret
	} else {
		TCCR1A |= (1 << COM1A1);	// always enable OCA in case it was disabled
    119a:	80 91 80 00 	lds	r24, 0x0080
    119e:	80 68       	ori	r24, 0x80	; 128
    11a0:	80 93 80 00 	sts	0x0080, r24
		OCR1A = value;
    11a4:	89 2f       	mov	r24, r25
    11a6:	90 e0       	ldi	r25, 0x00	; 0
    11a8:	90 93 89 00 	sts	0x0089, r25
    11ac:	80 93 88 00 	sts	0x0088, r24
    11b0:	08 95       	ret

000011b2 <updateGreenLed>:
	}

}

void updateGreenLed(unsigned char value) {
    11b2:	98 2f       	mov	r25, r24

	if(value == 0) {
    11b4:	88 23       	and	r24, r24
    11b6:	39 f4       	brne	.+14     	; 0x11c6 <updateGreenLed+0x14>
		TCCR1A &= ~(1 << COM1B1);	// disable OCB
    11b8:	80 91 80 00 	lds	r24, 0x0080
    11bc:	8f 7d       	andi	r24, 0xDF	; 223
    11be:	80 93 80 00 	sts	0x0080, r24
		PORTB &= ~(1 << 6);			// set pin state to turn on the led
    11c2:	2e 98       	cbi	0x05, 6	; 5
    11c4:	08 95       	ret
	} else {	
		TCCR1A |= (1 << COM1B1);	// always enable OCA in case it was disabled
    11c6:	80 91 80 00 	lds	r24, 0x0080
    11ca:	80 62       	ori	r24, 0x20	; 32
    11cc:	80 93 80 00 	sts	0x0080, r24
		OCR1B = value;
    11d0:	89 2f       	mov	r24, r25
    11d2:	90 e0       	ldi	r25, 0x00	; 0
    11d4:	90 93 8b 00 	sts	0x008B, r25
    11d8:	80 93 8a 00 	sts	0x008A, r24
    11dc:	08 95       	ret

000011de <updateBlueLed>:
	}

}

void updateBlueLed(unsigned char value) {
    11de:	98 2f       	mov	r25, r24

	if(value == 0) {
    11e0:	88 23       	and	r24, r24
    11e2:	39 f4       	brne	.+14     	; 0x11f2 <updateBlueLed+0x14>
		TCCR1A &= ~(1 << COM1C1);	// disable OCC
    11e4:	80 91 80 00 	lds	r24, 0x0080
    11e8:	87 7f       	andi	r24, 0xF7	; 247
    11ea:	80 93 80 00 	sts	0x0080, r24
		PORTB &= ~(1 << 7);			// set pin state to turn on the led
    11ee:	2f 98       	cbi	0x05, 7	; 5
    11f0:	08 95       	ret
	} else {
		TCCR1A |= (1 << COM1C1);	// always enable OCA in case it was disabled
    11f2:	80 91 80 00 	lds	r24, 0x0080
    11f6:	88 60       	ori	r24, 0x08	; 8
    11f8:	80 93 80 00 	sts	0x0080, r24
		OCR1C = value;
    11fc:	89 2f       	mov	r24, r25
    11fe:	90 e0       	ldi	r25, 0x00	; 0
    1200:	90 93 8d 00 	sts	0x008D, r25
    1204:	80 93 8c 00 	sts	0x008C, r24
    1208:	08 95       	ret

0000120a <setGreenLed>:

}

void setGreenLed(unsigned char ledNum, unsigned char isOn) {

	switch(ledNum) {
    120a:	83 30       	cpi	r24, 0x03	; 3
    120c:	79 f1       	breq	.+94     	; 0x126c <setGreenLed+0x62>
    120e:	84 30       	cpi	r24, 0x04	; 4
    1210:	28 f4       	brcc	.+10     	; 0x121c <setGreenLed+0x12>
    1212:	81 30       	cpi	r24, 0x01	; 1
    1214:	b9 f0       	breq	.+46     	; 0x1244 <setGreenLed+0x3a>
    1216:	82 30       	cpi	r24, 0x02	; 2
    1218:	f8 f4       	brcc	.+62     	; 0x1258 <setGreenLed+0x4e>
    121a:	0a c0       	rjmp	.+20     	; 0x1230 <setGreenLed+0x26>
    121c:	85 30       	cpi	r24, 0x05	; 5
    121e:	b9 f1       	breq	.+110    	; 0x128e <setGreenLed+0x84>
    1220:	85 30       	cpi	r24, 0x05	; 5
    1222:	58 f1       	brcs	.+86     	; 0x127a <setGreenLed+0x70>
    1224:	86 30       	cpi	r24, 0x06	; 6
    1226:	e9 f1       	breq	.+122    	; 0x12a2 <setGreenLed+0x98>
    1228:	87 30       	cpi	r24, 0x07	; 7
    122a:	09 f0       	breq	.+2      	; 0x122e <setGreenLed+0x24>
    122c:	55 c0       	rjmp	.+170    	; 0x12d8 <setGreenLed+0xce>
    122e:	43 c0       	rjmp	.+134    	; 0x12b6 <setGreenLed+0xac>

		case 0:	isOn?GREEN_LED0_ON:GREEN_LED0_OFF;
    1230:	66 23       	and	r22, r22
    1232:	21 f0       	breq	.+8      	; 0x123c <setGreenLed+0x32>
    1234:	80 91 0b 01 	lds	r24, 0x010B
    1238:	8e 7f       	andi	r24, 0xFE	; 254
    123a:	42 c0       	rjmp	.+132    	; 0x12c0 <setGreenLed+0xb6>
    123c:	80 91 0b 01 	lds	r24, 0x010B
    1240:	81 60       	ori	r24, 0x01	; 1
    1242:	3e c0       	rjmp	.+124    	; 0x12c0 <setGreenLed+0xb6>
				break;

		case 1:	isOn?GREEN_LED1_ON:GREEN_LED1_OFF;
    1244:	66 23       	and	r22, r22
    1246:	21 f0       	breq	.+8      	; 0x1250 <setGreenLed+0x46>
    1248:	80 91 0b 01 	lds	r24, 0x010B
    124c:	8d 7f       	andi	r24, 0xFD	; 253
    124e:	38 c0       	rjmp	.+112    	; 0x12c0 <setGreenLed+0xb6>
    1250:	80 91 0b 01 	lds	r24, 0x010B
    1254:	82 60       	ori	r24, 0x02	; 2
    1256:	34 c0       	rjmp	.+104    	; 0x12c0 <setGreenLed+0xb6>
				break;

		case 2:	isOn?GREEN_LED2_ON:GREEN_LED2_OFF;
    1258:	66 23       	and	r22, r22
    125a:	21 f0       	breq	.+8      	; 0x1264 <setGreenLed+0x5a>
    125c:	80 91 0b 01 	lds	r24, 0x010B
    1260:	8b 7f       	andi	r24, 0xFB	; 251
    1262:	2e c0       	rjmp	.+92     	; 0x12c0 <setGreenLed+0xb6>
    1264:	80 91 0b 01 	lds	r24, 0x010B
    1268:	84 60       	ori	r24, 0x04	; 4
    126a:	2a c0       	rjmp	.+84     	; 0x12c0 <setGreenLed+0xb6>
				break;

		case 3:	isOn?GREEN_LED3_ON:GREEN_LED3_OFF;
    126c:	66 23       	and	r22, r22
    126e:	11 f0       	breq	.+4      	; 0x1274 <setGreenLed+0x6a>
    1270:	a3 98       	cbi	0x14, 3	; 20
    1272:	01 c0       	rjmp	.+2      	; 0x1276 <setGreenLed+0x6c>
    1274:	a3 9a       	sbi	0x14, 3	; 20
    1276:	84 b3       	in	r24, 0x14	; 20
    1278:	08 95       	ret
				break;

		case 4:	isOn?GREEN_LED4_ON:GREEN_LED4_OFF;
    127a:	66 23       	and	r22, r22
    127c:	21 f0       	breq	.+8      	; 0x1286 <setGreenLed+0x7c>
    127e:	80 91 0b 01 	lds	r24, 0x010B
    1282:	8f 7e       	andi	r24, 0xEF	; 239
    1284:	1d c0       	rjmp	.+58     	; 0x12c0 <setGreenLed+0xb6>
    1286:	80 91 0b 01 	lds	r24, 0x010B
    128a:	80 61       	ori	r24, 0x10	; 16
    128c:	19 c0       	rjmp	.+50     	; 0x12c0 <setGreenLed+0xb6>
				break;

		case 5:	isOn?GREEN_LED5_ON:GREEN_LED5_OFF;
    128e:	66 23       	and	r22, r22
    1290:	21 f0       	breq	.+8      	; 0x129a <setGreenLed+0x90>
    1292:	80 91 0b 01 	lds	r24, 0x010B
    1296:	8f 7d       	andi	r24, 0xDF	; 223
    1298:	13 c0       	rjmp	.+38     	; 0x12c0 <setGreenLed+0xb6>
    129a:	80 91 0b 01 	lds	r24, 0x010B
    129e:	80 62       	ori	r24, 0x20	; 32
    12a0:	0f c0       	rjmp	.+30     	; 0x12c0 <setGreenLed+0xb6>
				break;

		case 6:	isOn?GREEN_LED6_ON:GREEN_LED6_OFF;
    12a2:	66 23       	and	r22, r22
    12a4:	21 f0       	breq	.+8      	; 0x12ae <setGreenLed+0xa4>
    12a6:	80 91 0b 01 	lds	r24, 0x010B
    12aa:	8f 7b       	andi	r24, 0xBF	; 191
    12ac:	09 c0       	rjmp	.+18     	; 0x12c0 <setGreenLed+0xb6>
    12ae:	80 91 0b 01 	lds	r24, 0x010B
    12b2:	80 64       	ori	r24, 0x40	; 64
    12b4:	05 c0       	rjmp	.+10     	; 0x12c0 <setGreenLed+0xb6>
				break;

		case 7:	isOn?GREEN_LED7_ON:GREEN_LED7_OFF;
    12b6:	66 23       	and	r22, r22
    12b8:	41 f0       	breq	.+16     	; 0x12ca <setGreenLed+0xc0>
    12ba:	80 91 0b 01 	lds	r24, 0x010B
    12be:	8f 77       	andi	r24, 0x7F	; 127
    12c0:	80 93 0b 01 	sts	0x010B, r24
    12c4:	80 91 0b 01 	lds	r24, 0x010B
    12c8:	08 95       	ret
    12ca:	80 91 0b 01 	lds	r24, 0x010B
    12ce:	80 68       	ori	r24, 0x80	; 128
    12d0:	80 93 0b 01 	sts	0x010B, r24
    12d4:	80 91 0b 01 	lds	r24, 0x010B
    12d8:	08 95       	ret

000012da <turnOffGreenLeds>:

}

void turnOffGreenLeds() {

	GREEN_LED0_OFF;
    12da:	eb e0       	ldi	r30, 0x0B	; 11
    12dc:	f1 e0       	ldi	r31, 0x01	; 1
    12de:	80 81       	ld	r24, Z
    12e0:	81 60       	ori	r24, 0x01	; 1
    12e2:	80 83       	st	Z, r24
	GREEN_LED1_OFF;
    12e4:	80 81       	ld	r24, Z
    12e6:	82 60       	ori	r24, 0x02	; 2
    12e8:	80 83       	st	Z, r24
	GREEN_LED2_OFF;
    12ea:	80 81       	ld	r24, Z
    12ec:	84 60       	ori	r24, 0x04	; 4
    12ee:	80 83       	st	Z, r24
	GREEN_LED3_OFF;
    12f0:	a3 9a       	sbi	0x14, 3	; 20
	GREEN_LED4_OFF;
    12f2:	80 81       	ld	r24, Z
    12f4:	80 61       	ori	r24, 0x10	; 16
    12f6:	80 83       	st	Z, r24
	GREEN_LED5_OFF;
    12f8:	80 81       	ld	r24, Z
    12fa:	80 62       	ori	r24, 0x20	; 32
    12fc:	80 83       	st	Z, r24
	GREEN_LED6_OFF;
    12fe:	80 81       	ld	r24, Z
    1300:	80 64       	ori	r24, 0x40	; 64
    1302:	80 83       	st	Z, r24
	GREEN_LED7_OFF;
    1304:	80 81       	ld	r24, Z
    1306:	80 68       	ori	r24, 0x80	; 128
    1308:	80 83       	st	Z, r24

}
    130a:	08 95       	ret

0000130c <turnOnGreenLeds>:


void turnOnGreenLeds() {

	GREEN_LED0_ON;
    130c:	eb e0       	ldi	r30, 0x0B	; 11
    130e:	f1 e0       	ldi	r31, 0x01	; 1
    1310:	80 81       	ld	r24, Z
    1312:	8e 7f       	andi	r24, 0xFE	; 254
    1314:	80 83       	st	Z, r24
	GREEN_LED1_ON;
    1316:	80 81       	ld	r24, Z
    1318:	8d 7f       	andi	r24, 0xFD	; 253
    131a:	80 83       	st	Z, r24
	GREEN_LED2_ON;
    131c:	80 81       	ld	r24, Z
    131e:	8b 7f       	andi	r24, 0xFB	; 251
    1320:	80 83       	st	Z, r24
	GREEN_LED3_ON;
    1322:	a3 98       	cbi	0x14, 3	; 20
	GREEN_LED4_ON;
    1324:	80 81       	ld	r24, Z
    1326:	8f 7e       	andi	r24, 0xEF	; 239
    1328:	80 83       	st	Z, r24
	GREEN_LED5_ON;
    132a:	80 81       	ld	r24, Z
    132c:	8f 7d       	andi	r24, 0xDF	; 223
    132e:	80 83       	st	Z, r24
	GREEN_LED6_ON;
    1330:	80 81       	ld	r24, Z
    1332:	8f 7b       	andi	r24, 0xBF	; 191
    1334:	80 83       	st	Z, r24
	GREEN_LED7_ON;
    1336:	80 81       	ld	r24, Z
    1338:	8f 77       	andi	r24, 0x7F	; 127
    133a:	80 83       	st	Z, r24

}
    133c:	08 95       	ret

0000133e <flushTxFifo>:
}


void flushTxFifo() {

    mirf_CSN_lo;
    133e:	28 98       	cbi	0x05, 0	; 5
    SPI_Write_Byte(FLUSH_TX);
    1340:	81 ee       	ldi	r24, 0xE1	; 225
    1342:	0e 94 5c 1b 	call	0x36b8	; 0x36b8 <SPI_Write_Byte>
    mirf_CSN_hi;
    1346:	28 9a       	sbi	0x05, 0	; 5

}
    1348:	08 95       	ret

0000134a <writeAckPayload>:
    mirf_CSN_hi;                    // Pull up chip select
    
    mirf_CE_hi;                     // Start transmission
}

void writeAckPayload(unsigned char *data, unsigned char size) {
    134a:	ff 92       	push	r15
    134c:	0f 93       	push	r16
    134e:	1f 93       	push	r17
    1350:	cf 93       	push	r28
    1352:	df 93       	push	r29
    1354:	18 2f       	mov	r17, r24
    1356:	09 2f       	mov	r16, r25
    1358:	f6 2e       	mov	r15, r22

	unsigned char k = 0;

	flushTxFifo();
    135a:	0e 94 9f 09 	call	0x133e	; 0x133e <flushTxFifo>

    mirf_CSN_lo;
    135e:	28 98       	cbi	0x05, 0	; 5

	SPI_Write_Byte(NRF_W_ACK_PAYLOAD_P0);
    1360:	88 ea       	ldi	r24, 0xA8	; 168
    1362:	0e 94 5c 1b 	call	0x36b8	; 0x36b8 <SPI_Write_Byte>
    1366:	21 2f       	mov	r18, r17
    1368:	30 2f       	mov	r19, r16
    136a:	c9 01       	movw	r24, r18
    136c:	ec 01       	movw	r28, r24
    136e:	10 e0       	ldi	r17, 0x00	; 0
    1370:	04 c0       	rjmp	.+8      	; 0x137a <writeAckPayload+0x30>

	for(k=0; k<size; k++) {
		SPI_Write_Byte(data[k]);
    1372:	89 91       	ld	r24, Y+
    1374:	0e 94 5c 1b 	call	0x36b8	; 0x36b8 <SPI_Write_Byte>

    mirf_CSN_lo;

	SPI_Write_Byte(NRF_W_ACK_PAYLOAD_P0);

	for(k=0; k<size; k++) {
    1378:	1f 5f       	subi	r17, 0xFF	; 255
    137a:	1f 15       	cp	r17, r15
    137c:	d0 f3       	brcs	.-12     	; 0x1372 <writeAckPayload+0x28>
		SPI_Write_Byte(data[k]);
	}	

    mirf_CSN_hi;
    137e:	28 9a       	sbi	0x05, 0	; 5


}
    1380:	df 91       	pop	r29
    1382:	cf 91       	pop	r28
    1384:	1f 91       	pop	r17
    1386:	0f 91       	pop	r16
    1388:	ff 90       	pop	r15
    138a:	08 95       	ret

0000138c <mirf_config_register>:
    mirf_config_register(STATUS,(1<<RX_DR));   		// Reset status register
}

void mirf_config_register(uint8_t reg, uint8_t value)
// Clocks only one byte into the given MiRF register
{
    138c:	1f 93       	push	r17
    138e:	16 2f       	mov	r17, r22
    mirf_CSN_lo;
    1390:	28 98       	cbi	0x05, 0	; 5
    SPI_Write_Byte(W_REGISTER | (REGISTER_MASK & reg));
    1392:	8f 71       	andi	r24, 0x1F	; 31
    1394:	80 62       	ori	r24, 0x20	; 32
    1396:	0e 94 5c 1b 	call	0x36b8	; 0x36b8 <SPI_Write_Byte>
    SPI_Write_Byte(value);
    139a:	81 2f       	mov	r24, r17
    139c:	0e 94 5c 1b 	call	0x36b8	; 0x36b8 <SPI_Write_Byte>
    mirf_CSN_hi;
    13a0:	28 9a       	sbi	0x05, 0	; 5
}
    13a2:	1f 91       	pop	r17
    13a4:	08 95       	ret

000013a6 <flush_rx_fifo>:
	return (uint8_t)(fifo_status&0x01);
}

void flush_rx_fifo() {

    mirf_CSN_lo;
    13a6:	28 98       	cbi	0x05, 0	; 5
    SPI_Write_Byte(FLUSH_RX);
    13a8:	82 ee       	ldi	r24, 0xE2	; 226
    13aa:	0e 94 5c 1b 	call	0x36b8	; 0x36b8 <SPI_Write_Byte>
    mirf_CSN_hi;
    13ae:	28 9a       	sbi	0x05, 0	; 5

}
    13b0:	08 95       	ret

000013b2 <mirf_data_ready>:
*/

uint8_t mirf_data_ready() 
// Checks if data is available for reading
{
    if (PTX) return 0;
    13b2:	80 91 6f 05 	lds	r24, 0x056F
    13b6:	88 23       	and	r24, r24
    13b8:	11 f0       	breq	.+4      	; 0x13be <mirf_data_ready+0xc>
    13ba:	80 e0       	ldi	r24, 0x00	; 0
    13bc:	08 95       	ret
    uint8_t status;
    // Read MiRF status 
    mirf_CSN_lo;                                // Pull down chip select
    13be:	28 98       	cbi	0x05, 0	; 5
    status = SPI_Write_Byte(NOP);               // Read status register
    13c0:	8f ef       	ldi	r24, 0xFF	; 255
    13c2:	0e 94 5c 1b 	call	0x36b8	; 0x36b8 <SPI_Write_Byte>
    mirf_CSN_hi;                                // Pull up chip select
    13c6:	28 9a       	sbi	0x05, 0	; 5
    return status & (1<<RX_DR);
    13c8:	80 74       	andi	r24, 0x40	; 64

}
    13ca:	08 95       	ret

000013cc <mirf_send>:


void mirf_send(uint8_t * value, uint8_t len) 
// Sends a data package to the default address. Be sure to send the correct
// amount of bytes as configured as payload on the receiver.
{
    13cc:	1f 93       	push	r17
    13ce:	cf 93       	push	r28
    13d0:	df 93       	push	r29
    13d2:	ec 01       	movw	r28, r24
    13d4:	16 2f       	mov	r17, r22
    while (PTX) {}                  // Wait until last paket is send
    13d6:	80 91 6f 05 	lds	r24, 0x056F
    13da:	88 23       	and	r24, r24
    13dc:	e1 f7       	brne	.-8      	; 0x13d6 <mirf_send+0xa>

    mirf_CE_lo;
    13de:	2c 98       	cbi	0x05, 4	; 5

    PTX = 1;                        // Set to transmitter mode
    13e0:	81 e0       	ldi	r24, 0x01	; 1
    13e2:	80 93 6f 05 	sts	0x056F, r24
    TX_POWERUP;                     // Power up
    13e6:	80 e0       	ldi	r24, 0x00	; 0
    13e8:	6a e4       	ldi	r22, 0x4A	; 74
    13ea:	0e 94 c6 09 	call	0x138c	; 0x138c <mirf_config_register>
    
    mirf_CSN_lo;                    // Pull down chip select
    13ee:	28 98       	cbi	0x05, 0	; 5
    SPI_Write_Byte( FLUSH_TX );     // Write cmd to flush tx fifo
    13f0:	81 ee       	ldi	r24, 0xE1	; 225
    13f2:	0e 94 5c 1b 	call	0x36b8	; 0x36b8 <SPI_Write_Byte>
    mirf_CSN_hi;                    // Pull up chip select
    13f6:	28 9a       	sbi	0x05, 0	; 5
    
    mirf_CSN_lo;                    // Pull down chip select
    13f8:	28 98       	cbi	0x05, 0	; 5
    SPI_Write_Byte( W_TX_PAYLOAD ); // Write cmd to write payload
    13fa:	80 ea       	ldi	r24, 0xA0	; 160
    13fc:	0e 94 5c 1b 	call	0x36b8	; 0x36b8 <SPI_Write_Byte>
    SPI_Write_Block(value,len);   // Write payload
    1400:	ce 01       	movw	r24, r28
    1402:	61 2f       	mov	r22, r17
    1404:	0e 94 44 1b 	call	0x3688	; 0x3688 <SPI_Write_Block>
    mirf_CSN_hi;                    // Pull up chip select
    1408:	28 9a       	sbi	0x05, 0	; 5
    
    mirf_CE_hi;                     // Start transmission
    140a:	2c 9a       	sbi	0x05, 4	; 5
}
    140c:	df 91       	pop	r29
    140e:	cf 91       	pop	r28
    1410:	1f 91       	pop	r17
    1412:	08 95       	ret

00001414 <mirf_write_register>:
    mirf_CSN_hi;
}

void mirf_write_register(uint8_t reg, uint8_t * value, uint8_t len) 
// Writes an array of bytes into inte the MiRF registers.
{
    1414:	ff 92       	push	r15
    1416:	0f 93       	push	r16
    1418:	1f 93       	push	r17
    141a:	8b 01       	movw	r16, r22
    141c:	f4 2e       	mov	r15, r20
    mirf_CSN_lo;
    141e:	28 98       	cbi	0x05, 0	; 5
    SPI_Write_Byte(W_REGISTER | (REGISTER_MASK & reg));
    1420:	8f 71       	andi	r24, 0x1F	; 31
    1422:	80 62       	ori	r24, 0x20	; 32
    1424:	0e 94 5c 1b 	call	0x36b8	; 0x36b8 <SPI_Write_Byte>
    SPI_Write_Block(value,len);
    1428:	c8 01       	movw	r24, r16
    142a:	6f 2d       	mov	r22, r15
    142c:	0e 94 44 1b 	call	0x3688	; 0x3688 <SPI_Write_Block>
    mirf_CSN_hi;
    1430:	28 9a       	sbi	0x05, 0	; 5
}
    1432:	1f 91       	pop	r17
    1434:	0f 91       	pop	r16
    1436:	ff 90       	pop	r15
    1438:	08 95       	ret

0000143a <mirf_set_TADDR>:
    mirf_CE_hi;
}

void mirf_set_TADDR(uint8_t * adr)
// Sets the transmitting address
{
    143a:	bc 01       	movw	r22, r24
	mirf_write_register(TX_ADDR, adr,5);
    143c:	80 e1       	ldi	r24, 0x10	; 16
    143e:	45 e0       	ldi	r20, 0x05	; 5
    1440:	0e 94 0a 0a 	call	0x1414	; 0x1414 <mirf_write_register>
}
    1444:	08 95       	ret

00001446 <mirf_set_RADDR>:
    //mirf_CE_hi;     // Listening for pakets
}

void mirf_set_RADDR(uint8_t * adr) 
// Sets the receiving address
{
    1446:	bc 01       	movw	r22, r24
    mirf_CE_lo;
    1448:	2c 98       	cbi	0x05, 4	; 5
    mirf_write_register(RX_ADDR_P0,adr,5);
    144a:	8a e0       	ldi	r24, 0x0A	; 10
    144c:	45 e0       	ldi	r20, 0x05	; 5
    144e:	0e 94 0a 0a 	call	0x1414	; 0x1414 <mirf_write_register>
    mirf_CE_hi;
    1452:	2c 9a       	sbi	0x05, 4	; 5
}
    1454:	08 95       	ret

00001456 <mirf_config>:


void mirf_config() 
// Sets the important registers in the MiRF module and powers the module
// in receiving mode
{
    1456:	0f 93       	push	r16
    1458:	1f 93       	push	r17
    145a:	df 93       	push	r29
    145c:	cf 93       	push	r28
    145e:	00 d0       	rcall	.+0      	; 0x1460 <mirf_config+0xa>
    1460:	cd b7       	in	r28, 0x3d	; 61
    1462:	de b7       	in	r29, 0x3e	; 62

	uint8_t temp[3];

	// power down
	mirf_config_register(CONFIG, 0x0D);
    1464:	80 e0       	ldi	r24, 0x00	; 0
    1466:	6d e0       	ldi	r22, 0x0D	; 13
    1468:	0e 94 c6 09 	call	0x138c	; 0x138c <mirf_config_register>

	// address width
	mirf_config_register(SETUP_AW, 0x01);
    146c:	83 e0       	ldi	r24, 0x03	; 3
    146e:	61 e0       	ldi	r22, 0x01	; 1
    1470:	0e 94 c6 09 	call	0x138c	; 0x138c <mirf_config_register>

	// tx address
	temp[0] = (rfAddress>>8)&0xFF;
    1474:	80 91 2b 04 	lds	r24, 0x042B
    1478:	90 91 2c 04 	lds	r25, 0x042C
    147c:	99 83       	std	Y+1, r25	; 0x01
	temp[1] = rfAddress & 0xFF;
    147e:	8a 83       	std	Y+2, r24	; 0x02
	temp[2] = 0x00;
    1480:	1b 82       	std	Y+3, r1	; 0x03
	mirf_write_register(TX_ADDR, temp, 3);	
    1482:	80 e1       	ldi	r24, 0x10	; 16
    1484:	8e 01       	movw	r16, r28
    1486:	0f 5f       	subi	r16, 0xFF	; 255
    1488:	1f 4f       	sbci	r17, 0xFF	; 255
    148a:	b8 01       	movw	r22, r16
    148c:	43 e0       	ldi	r20, 0x03	; 3
    148e:	0e 94 0a 0a 	call	0x1414	; 0x1414 <mirf_write_register>

	// rx address => same as tx address for auto ack
	mirf_write_register(RX_ADDR_P0, temp, 3);
    1492:	8a e0       	ldi	r24, 0x0A	; 10
    1494:	b8 01       	movw	r22, r16
    1496:	43 e0       	ldi	r20, 0x03	; 3
    1498:	0e 94 0a 0a 	call	0x1414	; 0x1414 <mirf_write_register>

	// enable auto ack for pipe0
	mirf_config_register(EN_AA, 0x01);
    149c:	81 e0       	ldi	r24, 0x01	; 1
    149e:	61 e0       	ldi	r22, 0x01	; 1
    14a0:	0e 94 c6 09 	call	0x138c	; 0x138c <mirf_config_register>

	// enable pipe0
	mirf_config_register(EN_RXADDR, 0x01);
    14a4:	82 e0       	ldi	r24, 0x02	; 2
    14a6:	61 e0       	ldi	r22, 0x01	; 1
    14a8:	0e 94 c6 09 	call	0x138c	; 0x138c <mirf_config_register>

	// 500s (+ 86s on-air), 2 re-transmissions
	mirf_config_register(SETUP_RETR, 0x12);
    14ac:	84 e0       	ldi	r24, 0x04	; 4
    14ae:	62 e1       	ldi	r22, 0x12	; 18
    14b0:	0e 94 c6 09 	call	0x138c	; 0x138c <mirf_config_register>

    // select RF channel
    mirf_config_register(RF_CH,40);
    14b4:	85 e0       	ldi	r24, 0x05	; 5
    14b6:	68 e2       	ldi	r22, 0x28	; 40
    14b8:	0e 94 c6 09 	call	0x138c	; 0x138c <mirf_config_register>

	// RX payload size; it isn't needed because the dynamic payload length is activated for ACK+PAYLOAD feature
    mirf_config_register(RX_PW_P0, PAYLOAD_SIZE);
    14bc:	81 e1       	ldi	r24, 0x11	; 17
    14be:	6d e0       	ldi	r22, 0x0D	; 13
    14c0:	0e 94 c6 09 	call	0x138c	; 0x138c <mirf_config_register>

	// enable extra features
    mirf_CSN_lo;
    14c4:	28 98       	cbi	0x05, 0	; 5
    SPI_Write_Byte(NRF_ACTIVATE);
    14c6:	80 e5       	ldi	r24, 0x50	; 80
    14c8:	0e 94 5c 1b 	call	0x36b8	; 0x36b8 <SPI_Write_Byte>
    SPI_Write_Byte(0x73);
    14cc:	83 e7       	ldi	r24, 0x73	; 115
    14ce:	0e 94 5c 1b 	call	0x36b8	; 0x36b8 <SPI_Write_Byte>
    mirf_CSN_hi;
    14d2:	28 9a       	sbi	0x05, 0	; 5
	
	// enable dynamic payload for pipe0
	mirf_config_register(NRF_DYNPD, 0x01);
    14d4:	8c e1       	ldi	r24, 0x1C	; 28
    14d6:	61 e0       	ldi	r22, 0x01	; 1
    14d8:	0e 94 c6 09 	call	0x138c	; 0x138c <mirf_config_register>

	// enable payload with ACK and dynamic payload length
	mirf_config_register(NRF_FEATURE, 0x06);
    14dc:	8d e1       	ldi	r24, 0x1D	; 29
    14de:	66 e0       	ldi	r22, 0x06	; 6
    14e0:	0e 94 c6 09 	call	0x138c	; 0x138c <mirf_config_register>
		
	// power up; enable crc (2 bytes); prx; max_rt, tx_ds enabled
	mirf_config_register(CONFIG, 0x0F);	
    14e4:	80 e0       	ldi	r24, 0x00	; 0
    14e6:	6f e0       	ldi	r22, 0x0F	; 15
    14e8:	0e 94 c6 09 	call	0x138c	; 0x138c <mirf_config_register>

    // Start receiver 
    //PTX = 0;        // Start in receiving mode
    //RX_POWERUP;     // Power up in receiving mode
    //mirf_CE_hi;     // Listening for pakets
}
    14ec:	0f 90       	pop	r0
    14ee:	0f 90       	pop	r0
    14f0:	0f 90       	pop	r0
    14f2:	cf 91       	pop	r28
    14f4:	df 91       	pop	r29
    14f6:	1f 91       	pop	r17
    14f8:	0f 91       	pop	r16
    14fa:	08 95       	ret

000014fc <mirf_init>:
// Initializes pins as interrupt to communicate with the MiRF module
// Should be called in the early initializing phase at startup.
{
    // Define CSN and CE as Output and set them to default
    //DDRB |= ((1<<CSN)|(1<<CE));
    mirf_CE_hi;
    14fc:	2c 9a       	sbi	0x05, 4	; 5
    mirf_CSN_hi;
    14fe:	28 9a       	sbi	0x05, 0	; 5

	mirf_config();
    1500:	0e 94 2b 0a 	call	0x1456	; 0x1456 <mirf_config>
}
    1504:	08 95       	ret

00001506 <mirf_read_register>:
    mirf_CSN_hi;
}

void mirf_read_register(uint8_t reg, uint8_t * value, uint8_t len)
// Reads an array of bytes from the given start position in the MiRF registers.
{
    1506:	ff 92       	push	r15
    1508:	0f 93       	push	r16
    150a:	1f 93       	push	r17
    150c:	8b 01       	movw	r16, r22
    150e:	f4 2e       	mov	r15, r20
    mirf_CSN_lo;
    1510:	28 98       	cbi	0x05, 0	; 5
    SPI_Write_Byte(R_REGISTER | (REGISTER_MASK & reg));
    1512:	8f 71       	andi	r24, 0x1F	; 31
    1514:	0e 94 5c 1b 	call	0x36b8	; 0x36b8 <SPI_Write_Byte>
    SPI_ReadWrite_Block(value,value,len);
    1518:	c8 01       	movw	r24, r16
    151a:	b8 01       	movw	r22, r16
    151c:	4f 2d       	mov	r20, r15
    151e:	0e 94 1d 1b 	call	0x363a	; 0x363a <SPI_ReadWrite_Block>
    mirf_CSN_hi;
    1522:	28 9a       	sbi	0x05, 0	; 5
}
    1524:	1f 91       	pop	r17
    1526:	0f 91       	pop	r16
    1528:	ff 90       	pop	r15
    152a:	08 95       	ret

0000152c <rx_fifo_is_empty>:
    mirf_CSN_hi;                                // Pull up chip select
    return status & (1<<RX_DR);

}

uint8_t rx_fifo_is_empty() {
    152c:	df 93       	push	r29
    152e:	cf 93       	push	r28
    1530:	0f 92       	push	r0
    1532:	cd b7       	in	r28, 0x3d	; 61
    1534:	de b7       	in	r29, 0x3e	; 62
	
	uint8_t fifo_status = 0;
    1536:	19 82       	std	Y+1, r1	; 0x01

	mirf_read_register(FIFO_STATUS, &fifo_status, 1);
    1538:	87 e1       	ldi	r24, 0x17	; 23
    153a:	be 01       	movw	r22, r28
    153c:	6f 5f       	subi	r22, 0xFF	; 255
    153e:	7f 4f       	sbci	r23, 0xFF	; 255
    1540:	41 e0       	ldi	r20, 0x01	; 1
    1542:	0e 94 83 0a 	call	0x1506	; 0x1506 <mirf_read_register>
    1546:	89 81       	ldd	r24, Y+1	; 0x01
	
	return (uint8_t)(fifo_status&0x01);
}
    1548:	81 70       	andi	r24, 0x01	; 1
    154a:	0f 90       	pop	r0
    154c:	cf 91       	pop	r28
    154e:	df 91       	pop	r29
    1550:	08 95       	ret

00001552 <mirf_get_data>:

}

void mirf_get_data(uint8_t * data) 
// Reads mirf_PAYLOAD bytes into data array
{
    1552:	0f 93       	push	r16
    1554:	1f 93       	push	r17
    1556:	8c 01       	movw	r16, r24
    mirf_CSN_lo;                               		// Pull down chip select
    1558:	28 98       	cbi	0x05, 0	; 5
    SPI_Write_Byte( R_RX_PAYLOAD );            		// Send cmd to read rx payload
    155a:	81 e6       	ldi	r24, 0x61	; 97
    155c:	0e 94 5c 1b 	call	0x36b8	; 0x36b8 <SPI_Write_Byte>
    SPI_ReadWrite_Block(data,data,PAYLOAD_SIZE); 	// Read payload
    1560:	c8 01       	movw	r24, r16
    1562:	b8 01       	movw	r22, r16
    1564:	4d e0       	ldi	r20, 0x0D	; 13
    1566:	0e 94 1d 1b 	call	0x363a	; 0x363a <SPI_ReadWrite_Block>
    mirf_CSN_hi;                               		// Pull up chip select
    156a:	28 9a       	sbi	0x05, 0	; 5
    mirf_config_register(STATUS,(1<<RX_DR));   		// Reset status register
    156c:	87 e0       	ldi	r24, 0x07	; 7
    156e:	60 e4       	ldi	r22, 0x40	; 64
    1570:	0e 94 c6 09 	call	0x138c	; 0x138c <mirf_config_register>
}
    1574:	1f 91       	pop	r17
    1576:	0f 91       	pop	r16
    1578:	08 95       	ret

0000157a <handleRFCommands>:
    SPI_Write_Byte(FLUSH_TX);
    mirf_CSN_hi;

}

void handleRFCommands() {
    157a:	0f 93       	push	r16
    157c:	1f 93       	push	r17

	unsigned int i=0;

	if(mirf_data_ready()) {
    157e:	0e 94 d9 09 	call	0x13b2	; 0x13b2 <mirf_data_ready>
    1582:	88 23       	and	r24, r24
    1584:	09 f4       	brne	.+2      	; 0x1588 <handleRFCommands+0xe>
    1586:	53 c3       	rjmp	.+1702   	; 0x1c2e <handleRFCommands+0x6b4>

		rfFlags |= 0x02;
    1588:	80 91 2d 04 	lds	r24, 0x042D
    158c:	82 60       	ori	r24, 0x02	; 2
    158e:	80 93 2d 04 	sts	0x042D, r24

		// clear irq status
		mirf_config_register(STATUS, 0x70);
    1592:	87 e0       	ldi	r24, 0x07	; 7
    1594:	60 e7       	ldi	r22, 0x70	; 112
    1596:	0e 94 c6 09 	call	0x138c	; 0x138c <mirf_config_register>

		mirf_get_data(rfData);
    159a:	8d e8       	ldi	r24, 0x8D	; 141
    159c:	95 e0       	ldi	r25, 0x05	; 5
    159e:	0e 94 a9 0a 	call	0x1552	; 0x1552 <mirf_get_data>
		flush_rx_fifo();
    15a2:	0e 94 d3 09 	call	0x13a6	; 0x13a6 <flush_rx_fifo>

		//if((data[3]&0b00001000)==0b00001000) {	// check the 4th bit to sleep
		// it was noticed that some robots sometimes "think" to receive something and the data read are wrong,
		// this could lead to go to sleep involuntarily; in order to avoid this situation we define that the
		// sleep message should be completely zero, but the flag bit
		if(rfData[0]==0 && rfData[1]==0 && rfData[2]==0 && rfData[3]==0b00001000 && rfData[4]==0 && rfData[5]==0) {
    15a6:	80 91 8d 05 	lds	r24, 0x058D
    15aa:	88 23       	and	r24, r24
    15ac:	b9 f4       	brne	.+46     	; 0x15dc <handleRFCommands+0x62>
    15ae:	80 91 8e 05 	lds	r24, 0x058E
    15b2:	88 23       	and	r24, r24
    15b4:	99 f4       	brne	.+38     	; 0x15dc <handleRFCommands+0x62>
    15b6:	80 91 8f 05 	lds	r24, 0x058F
    15ba:	88 23       	and	r24, r24
    15bc:	79 f4       	brne	.+30     	; 0x15dc <handleRFCommands+0x62>
    15be:	80 91 90 05 	lds	r24, 0x0590
    15c2:	88 30       	cpi	r24, 0x08	; 8
    15c4:	59 f4       	brne	.+22     	; 0x15dc <handleRFCommands+0x62>
    15c6:	80 91 91 05 	lds	r24, 0x0591
    15ca:	88 23       	and	r24, r24
    15cc:	39 f4       	brne	.+14     	; 0x15dc <handleRFCommands+0x62>
    15ce:	80 91 92 05 	lds	r24, 0x0592
    15d2:	88 23       	and	r24, r24
    15d4:	19 f4       	brne	.+6      	; 0x15dc <handleRFCommands+0x62>

			sleep(60);
    15d6:	8c e3       	ldi	r24, 0x3C	; 60
    15d8:	0e 94 1c 1d 	call	0x3a38	; 0x3a38 <sleep>

		}

		speedr = (rfData[4]&0x7F);	// cast the speed to be at most 127, thus the received speed are in the range 0..127 (usually 0..100),
    15dc:	20 91 91 05 	lds	r18, 0x0591
    15e0:	82 2f       	mov	r24, r18
    15e2:	90 e0       	ldi	r25, 0x00	; 0
    15e4:	8f 77       	andi	r24, 0x7F	; 127
    15e6:	90 70       	andi	r25, 0x00	; 0
    15e8:	90 93 2a 04 	sts	0x042A, r25
    15ec:	80 93 29 04 	sts	0x0429, r24
		speedl = (rfData[5]&0x7F);	// the received speed is then shifted by 3 (x8) in order to have a speed more or less
    15f0:	e0 91 92 05 	lds	r30, 0x0592
    15f4:	4e 2f       	mov	r20, r30
    15f6:	50 e0       	ldi	r21, 0x00	; 0
    15f8:	4f 77       	andi	r20, 0x7F	; 127
    15fa:	50 70       	andi	r21, 0x00	; 0
    15fc:	50 93 28 04 	sts	0x0428, r21
    1600:	40 93 27 04 	sts	0x0427, r20
    1604:	bc 01       	movw	r22, r24
    1606:	66 0f       	add	r22, r22
    1608:	77 1f       	adc	r23, r23
    160a:	66 0f       	add	r22, r22
    160c:	77 1f       	adc	r23, r23
									// in the same range of the measured speed that is 0..800.
									// In order to have greater resolution at lower speed we shift the speed only by 2 (x4),
									// this means that the range is more or less 0..400.


		if((rfData[4]&0x80)==0x80) {			// motor right forward
    160e:	27 ff       	sbrs	r18, 7
    1610:	05 c0       	rjmp	.+10     	; 0x161c <handleRFCommands+0xa2>
			pwm_right_desired = speedr<<2;				// scale the speed received (0..100) to be in the range 0..400
    1612:	70 93 18 04 	sts	0x0418, r23
    1616:	60 93 17 04 	sts	0x0417, r22
    161a:	08 c0       	rjmp	.+16     	; 0x162c <handleRFCommands+0xb2>
		} else {								// backward
			pwm_right_desired = -(speedr<<2);
    161c:	88 27       	eor	r24, r24
    161e:	99 27       	eor	r25, r25
    1620:	86 1b       	sub	r24, r22
    1622:	97 0b       	sbc	r25, r23
    1624:	90 93 18 04 	sts	0x0418, r25
    1628:	80 93 17 04 	sts	0x0417, r24
    162c:	9a 01       	movw	r18, r20
    162e:	22 0f       	add	r18, r18
    1630:	33 1f       	adc	r19, r19
    1632:	22 0f       	add	r18, r18
    1634:	33 1f       	adc	r19, r19
		}

		if((rfData[5]&0x80)==0x80) {			// motor left forward
    1636:	e7 ff       	sbrs	r30, 7
    1638:	05 c0       	rjmp	.+10     	; 0x1644 <handleRFCommands+0xca>
			pwm_left_desired = speedl<<2;
    163a:	30 93 1a 04 	sts	0x041A, r19
    163e:	20 93 19 04 	sts	0x0419, r18
    1642:	08 c0       	rjmp	.+16     	; 0x1654 <handleRFCommands+0xda>
		} else {								// backward
			pwm_left_desired = -(speedl<<2);
    1644:	88 27       	eor	r24, r24
    1646:	99 27       	eor	r25, r25
    1648:	82 1b       	sub	r24, r18
    164a:	93 0b       	sbc	r25, r19
    164c:	90 93 1a 04 	sts	0x041A, r25
    1650:	80 93 19 04 	sts	0x0419, r24
		}

		if (pwm_right_desired>(MAX_MOTORS_PWM/2)) pwm_right_desired=(MAX_MOTORS_PWM/2);
    1654:	80 91 17 04 	lds	r24, 0x0417
    1658:	90 91 18 04 	lds	r25, 0x0418
    165c:	81 50       	subi	r24, 0x01	; 1
    165e:	92 40       	sbci	r25, 0x02	; 2
    1660:	34 f0       	brlt	.+12     	; 0x166e <handleRFCommands+0xf4>
    1662:	80 e0       	ldi	r24, 0x00	; 0
    1664:	92 e0       	ldi	r25, 0x02	; 2
    1666:	90 93 18 04 	sts	0x0418, r25
    166a:	80 93 17 04 	sts	0x0417, r24
		if (pwm_left_desired>(MAX_MOTORS_PWM/2)) pwm_left_desired=(MAX_MOTORS_PWM/2);
    166e:	80 91 19 04 	lds	r24, 0x0419
    1672:	90 91 1a 04 	lds	r25, 0x041A
    1676:	81 50       	subi	r24, 0x01	; 1
    1678:	92 40       	sbci	r25, 0x02	; 2
    167a:	34 f0       	brlt	.+12     	; 0x1688 <handleRFCommands+0x10e>
    167c:	80 e0       	ldi	r24, 0x00	; 0
    167e:	92 e0       	ldi	r25, 0x02	; 2
    1680:	90 93 1a 04 	sts	0x041A, r25
    1684:	80 93 19 04 	sts	0x0419, r24
		if (pwm_right_desired<-(MAX_MOTORS_PWM/2)) pwm_right_desired=-(MAX_MOTORS_PWM/2);
    1688:	80 91 17 04 	lds	r24, 0x0417
    168c:	90 91 18 04 	lds	r25, 0x0418
    1690:	80 50       	subi	r24, 0x00	; 0
    1692:	9e 4f       	sbci	r25, 0xFE	; 254
    1694:	34 f4       	brge	.+12     	; 0x16a2 <handleRFCommands+0x128>
    1696:	80 e0       	ldi	r24, 0x00	; 0
    1698:	9e ef       	ldi	r25, 0xFE	; 254
    169a:	90 93 18 04 	sts	0x0418, r25
    169e:	80 93 17 04 	sts	0x0417, r24
		if (pwm_left_desired<-(MAX_MOTORS_PWM/2)) pwm_left_desired=-(MAX_MOTORS_PWM/2);
    16a2:	80 91 19 04 	lds	r24, 0x0419
    16a6:	90 91 1a 04 	lds	r25, 0x041A
    16aa:	80 50       	subi	r24, 0x00	; 0
    16ac:	9e 4f       	sbci	r25, 0xFE	; 254
    16ae:	34 f4       	brge	.+12     	; 0x16bc <handleRFCommands+0x142>
    16b0:	80 e0       	ldi	r24, 0x00	; 0
    16b2:	9e ef       	ldi	r25, 0xFE	; 254
    16b4:	90 93 1a 04 	sts	0x041A, r25
    16b8:	80 93 19 04 	sts	0x0419, r24


		for(i=0; i<3; i++) {
			dataLED[i]=rfData[i]&0xFF;
    16bc:	80 91 8d 05 	lds	r24, 0x058D
    16c0:	90 e0       	ldi	r25, 0x00	; 0
    16c2:	90 93 86 05 	sts	0x0586, r25
    16c6:	80 93 85 05 	sts	0x0585, r24
    16ca:	20 91 8e 05 	lds	r18, 0x058E
    16ce:	30 e0       	ldi	r19, 0x00	; 0
    16d0:	30 93 88 05 	sts	0x0588, r19
    16d4:	20 93 87 05 	sts	0x0587, r18
    16d8:	e0 91 8f 05 	lds	r30, 0x058F
    16dc:	f0 e0       	ldi	r31, 0x00	; 0
    16de:	f0 93 8a 05 	sts	0x058A, r31
    16e2:	e0 93 89 05 	sts	0x0589, r30
		}
		pwm_red = MAX_LEDS_PWM-MAX_LEDS_PWM*(dataLED[0]&0xFF)/100;
    16e6:	0f ef       	ldi	r16, 0xFF	; 255
    16e8:	10 e0       	ldi	r17, 0x00	; 0
    16ea:	ac 01       	movw	r20, r24
    16ec:	40 9f       	mul	r20, r16
    16ee:	c0 01       	movw	r24, r0
    16f0:	41 9f       	mul	r20, r17
    16f2:	90 0d       	add	r25, r0
    16f4:	50 9f       	mul	r21, r16
    16f6:	90 0d       	add	r25, r0
    16f8:	11 24       	eor	r1, r1
    16fa:	64 e6       	ldi	r22, 0x64	; 100
    16fc:	70 e0       	ldi	r23, 0x00	; 0
    16fe:	0e 94 02 23 	call	0x4604	; 0x4604 <__udivmodhi4>
    1702:	46 2f       	mov	r20, r22
    1704:	40 95       	com	r20
    1706:	40 93 0c 02 	sts	0x020C, r20
		pwm_blue = MAX_LEDS_PWM-MAX_LEDS_PWM*(dataLED[1]&0xFF)/100;
    170a:	20 9f       	mul	r18, r16
    170c:	c0 01       	movw	r24, r0
    170e:	21 9f       	mul	r18, r17
    1710:	90 0d       	add	r25, r0
    1712:	30 9f       	mul	r19, r16
    1714:	90 0d       	add	r25, r0
    1716:	11 24       	eor	r1, r1
    1718:	64 e6       	ldi	r22, 0x64	; 100
    171a:	70 e0       	ldi	r23, 0x00	; 0
    171c:	0e 94 02 23 	call	0x4604	; 0x4604 <__udivmodhi4>
    1720:	60 95       	com	r22
    1722:	60 93 0e 02 	sts	0x020E, r22
		pwm_green = MAX_LEDS_PWM-MAX_LEDS_PWM*(dataLED[2]&0xFF)/100;
    1726:	e0 9f       	mul	r30, r16
    1728:	c0 01       	movw	r24, r0
    172a:	e1 9f       	mul	r30, r17
    172c:	90 0d       	add	r25, r0
    172e:	f0 9f       	mul	r31, r16
    1730:	90 0d       	add	r25, r0
    1732:	11 24       	eor	r1, r1
    1734:	64 e6       	ldi	r22, 0x64	; 100
    1736:	70 e0       	ldi	r23, 0x00	; 0
    1738:	0e 94 02 23 	call	0x4604	; 0x4604 <__udivmodhi4>
    173c:	60 95       	com	r22
    173e:	60 93 0d 02 	sts	0x020D, r22
		updateRedLed(pwm_red);
    1742:	84 2f       	mov	r24, r20
    1744:	0e 94 c3 08 	call	0x1186	; 0x1186 <updateRedLed>
		updateGreenLed(pwm_green);
    1748:	80 91 0d 02 	lds	r24, 0x020D
    174c:	0e 94 d9 08 	call	0x11b2	; 0x11b2 <updateGreenLed>
		updateBlueLed(pwm_blue);
    1750:	80 91 0e 02 	lds	r24, 0x020E
    1754:	0e 94 ef 08 	call	0x11de	; 0x11de <updateBlueLed>


		if((rfData[3]&0b00000001)==0b00000001) {	// turn on back IR
    1758:	80 91 90 05 	lds	r24, 0x0590
    175c:	98 2f       	mov	r25, r24
    175e:	80 ff       	sbrs	r24, 0
    1760:	02 c0       	rjmp	.+4      	; 0x1766 <handleRFCommands+0x1ec>
			LED_IR1_LOW;
    1762:	44 98       	cbi	0x08, 4	; 8
    1764:	01 c0       	rjmp	.+2      	; 0x1768 <handleRFCommands+0x1ee>
		} else {
			LED_IR1_HIGH;
    1766:	44 9a       	sbi	0x08, 4	; 8
		}

		if((rfData[3]&0b00000010)==0b00000010) {	// turn on front IRs
    1768:	91 ff       	sbrs	r25, 1
    176a:	02 c0       	rjmp	.+4      	; 0x1770 <handleRFCommands+0x1f6>
			LED_IR2_LOW;
    176c:	45 98       	cbi	0x08, 5	; 8
    176e:	01 c0       	rjmp	.+2      	; 0x1772 <handleRFCommands+0x1f8>
		} else {
			LED_IR2_HIGH;
    1770:	45 9a       	sbi	0x08, 5	; 8
		}

		if((rfData[3]&0b00000100)==0b00000100) {	// check the 3rd bit to enable/disable the IR receiving
    1772:	92 ff       	sbrs	r25, 2
    1774:	04 c0       	rjmp	.+8      	; 0x177e <handleRFCommands+0x204>
			irEnabled = 1;
    1776:	81 e0       	ldi	r24, 0x01	; 1
    1778:	80 93 11 02 	sts	0x0211, r24
    177c:	02 c0       	rjmp	.+4      	; 0x1782 <handleRFCommands+0x208>
		} else {
			irEnabled = 0;
    177e:	10 92 11 02 	sts	0x0211, r1
		}

		if((rfData[3]&0b00010000)==0b00010000) {	// check the 5th bit to start calibration of all sensors
    1782:	94 ff       	sbrs	r25, 4
    1784:	02 c0       	rjmp	.+4      	; 0x178a <handleRFCommands+0x210>
			calibrateSensors();
    1786:	0e 94 21 16 	call	0x2c42	; 0x2c42 <calibrateSensors>
		}

		if((rfData[3]&0b01000000)==0b01000000) {	// check the seventh bit to enable/disable obstacle avoidance
    178a:	90 91 90 05 	lds	r25, 0x0590
    178e:	96 ff       	sbrs	r25, 6
    1790:	04 c0       	rjmp	.+8      	; 0x179a <handleRFCommands+0x220>
			obstacleAvoidanceEnabled = 1;
    1792:	81 e0       	ldi	r24, 0x01	; 1
    1794:	80 93 5e 05 	sts	0x055E, r24
    1798:	02 c0       	rjmp	.+4      	; 0x179e <handleRFCommands+0x224>
		} else {
			obstacleAvoidanceEnabled = 0;
    179a:	10 92 5e 05 	sts	0x055E, r1
		}

		if((rfData[3]&0b10000000)==0b10000000) {	// check the eight bit to enable/disable obstacle avoidance
    179e:	97 ff       	sbrs	r25, 7
    17a0:	04 c0       	rjmp	.+8      	; 0x17aa <handleRFCommands+0x230>
			cliffAvoidanceEnabled = 1;
    17a2:	81 e0       	ldi	r24, 0x01	; 1
    17a4:	80 93 5f 05 	sts	0x055F, r24
    17a8:	02 c0       	rjmp	.+4      	; 0x17ae <handleRFCommands+0x234>
		} else {
			cliffAvoidanceEnabled = 0;
    17aa:	10 92 5f 05 	sts	0x055F, r1
		}

		// handle small green leds
		#ifdef HW_REV_3_1			

			if(bit_is_set(rfData[6], 0) ) {
    17ae:	80 91 93 05 	lds	r24, 0x0593
    17b2:	80 ff       	sbrs	r24, 0
    17b4:	04 c0       	rjmp	.+8      	; 0x17be <handleRFCommands+0x244>
				GREEN_LED0_ON;
    17b6:	80 91 0b 01 	lds	r24, 0x010B
    17ba:	8e 7f       	andi	r24, 0xFE	; 254
    17bc:	03 c0       	rjmp	.+6      	; 0x17c4 <handleRFCommands+0x24a>
			} else {
				GREEN_LED0_OFF;
    17be:	80 91 0b 01 	lds	r24, 0x010B
    17c2:	81 60       	ori	r24, 0x01	; 1
    17c4:	80 93 0b 01 	sts	0x010B, r24
			}
				
			if(bit_is_set(rfData[6], 1) ) {
    17c8:	80 91 93 05 	lds	r24, 0x0593
    17cc:	81 ff       	sbrs	r24, 1
    17ce:	04 c0       	rjmp	.+8      	; 0x17d8 <handleRFCommands+0x25e>
				GREEN_LED1_ON;
    17d0:	80 91 0b 01 	lds	r24, 0x010B
    17d4:	8d 7f       	andi	r24, 0xFD	; 253
    17d6:	03 c0       	rjmp	.+6      	; 0x17de <handleRFCommands+0x264>
			} else {
				GREEN_LED1_OFF;
    17d8:	80 91 0b 01 	lds	r24, 0x010B
    17dc:	82 60       	ori	r24, 0x02	; 2
    17de:	80 93 0b 01 	sts	0x010B, r24
			}
				
			if(bit_is_set(rfData[6], 2) ) {
    17e2:	80 91 93 05 	lds	r24, 0x0593
    17e6:	82 ff       	sbrs	r24, 2
    17e8:	04 c0       	rjmp	.+8      	; 0x17f2 <handleRFCommands+0x278>
				GREEN_LED2_ON;
    17ea:	80 91 0b 01 	lds	r24, 0x010B
    17ee:	8b 7f       	andi	r24, 0xFB	; 251
    17f0:	03 c0       	rjmp	.+6      	; 0x17f8 <handleRFCommands+0x27e>
			} else {
				GREEN_LED2_OFF;
    17f2:	80 91 0b 01 	lds	r24, 0x010B
    17f6:	84 60       	ori	r24, 0x04	; 4
    17f8:	80 93 0b 01 	sts	0x010B, r24
			}												

			if(bit_is_set(rfData[6], 3) ) {
    17fc:	80 91 93 05 	lds	r24, 0x0593
    1800:	83 ff       	sbrs	r24, 3
    1802:	02 c0       	rjmp	.+4      	; 0x1808 <handleRFCommands+0x28e>
				GREEN_LED3_ON;
    1804:	a3 98       	cbi	0x14, 3	; 20
    1806:	01 c0       	rjmp	.+2      	; 0x180a <handleRFCommands+0x290>
			} else {
				GREEN_LED3_OFF;
    1808:	a3 9a       	sbi	0x14, 3	; 20
			}

			if(bit_is_set(rfData[6], 4) ) {
    180a:	80 91 93 05 	lds	r24, 0x0593
    180e:	84 ff       	sbrs	r24, 4
    1810:	04 c0       	rjmp	.+8      	; 0x181a <handleRFCommands+0x2a0>
				GREEN_LED4_ON;
    1812:	80 91 0b 01 	lds	r24, 0x010B
    1816:	8f 7e       	andi	r24, 0xEF	; 239
    1818:	03 c0       	rjmp	.+6      	; 0x1820 <handleRFCommands+0x2a6>
			} else {
				GREEN_LED4_OFF;
    181a:	80 91 0b 01 	lds	r24, 0x010B
    181e:	80 61       	ori	r24, 0x10	; 16
    1820:	80 93 0b 01 	sts	0x010B, r24
			}

			if(bit_is_set(rfData[6], 5) ) {
    1824:	80 91 93 05 	lds	r24, 0x0593
    1828:	85 ff       	sbrs	r24, 5
    182a:	04 c0       	rjmp	.+8      	; 0x1834 <handleRFCommands+0x2ba>
				GREEN_LED5_ON;
    182c:	80 91 0b 01 	lds	r24, 0x010B
    1830:	8f 7d       	andi	r24, 0xDF	; 223
    1832:	03 c0       	rjmp	.+6      	; 0x183a <handleRFCommands+0x2c0>
			} else {
				GREEN_LED5_OFF;
    1834:	80 91 0b 01 	lds	r24, 0x010B
    1838:	80 62       	ori	r24, 0x20	; 32
    183a:	80 93 0b 01 	sts	0x010B, r24
			}

			if(bit_is_set(rfData[6], 6) ) {
    183e:	80 91 93 05 	lds	r24, 0x0593
    1842:	86 ff       	sbrs	r24, 6
    1844:	04 c0       	rjmp	.+8      	; 0x184e <handleRFCommands+0x2d4>
				GREEN_LED6_ON;
    1846:	80 91 0b 01 	lds	r24, 0x010B
    184a:	8f 7b       	andi	r24, 0xBF	; 191
    184c:	03 c0       	rjmp	.+6      	; 0x1854 <handleRFCommands+0x2da>
			} else {
				GREEN_LED6_OFF;
    184e:	80 91 0b 01 	lds	r24, 0x010B
    1852:	80 64       	ori	r24, 0x40	; 64
    1854:	80 93 0b 01 	sts	0x010B, r24
			}

			if(bit_is_set(rfData[6], 7) ) {
    1858:	80 91 93 05 	lds	r24, 0x0593
    185c:	87 ff       	sbrs	r24, 7
    185e:	04 c0       	rjmp	.+8      	; 0x1868 <handleRFCommands+0x2ee>
				GREEN_LED7_ON;
    1860:	80 91 0b 01 	lds	r24, 0x010B
    1864:	8f 77       	andi	r24, 0x7F	; 127
    1866:	03 c0       	rjmp	.+6      	; 0x186e <handleRFCommands+0x2f4>
			} else {
				GREEN_LED7_OFF;
    1868:	80 91 0b 01 	lds	r24, 0x010B
    186c:	80 68       	ori	r24, 0x80	; 128
    186e:	80 93 0b 01 	sts	0x010B, r24
		#endif

		// read and handle the remaining bytes of the payload (at the moment not used)

		// write back the ack payload
		ackPayload[0] = packetId&0xFF;
    1872:	80 91 0b 02 	lds	r24, 0x020B
    1876:	80 93 75 05 	sts	0x0575, r24

		switch(packetId) {
    187a:	85 30       	cpi	r24, 0x05	; 5
    187c:	09 f4       	brne	.+2      	; 0x1880 <handleRFCommands+0x306>
    187e:	d2 c0       	rjmp	.+420    	; 0x1a24 <handleRFCommands+0x4aa>
    1880:	86 30       	cpi	r24, 0x06	; 6
    1882:	30 f4       	brcc	.+12     	; 0x1890 <handleRFCommands+0x316>
    1884:	83 30       	cpi	r24, 0x03	; 3
    1886:	59 f0       	breq	.+22     	; 0x189e <handleRFCommands+0x324>
    1888:	84 30       	cpi	r24, 0x04	; 4
    188a:	09 f0       	breq	.+2      	; 0x188e <handleRFCommands+0x314>
    188c:	cb c1       	rjmp	.+918    	; 0x1c24 <handleRFCommands+0x6aa>
    188e:	77 c0       	rjmp	.+238    	; 0x197e <handleRFCommands+0x404>
    1890:	86 30       	cpi	r24, 0x06	; 6
    1892:	09 f4       	brne	.+2      	; 0x1896 <handleRFCommands+0x31c>
    1894:	21 c1       	rjmp	.+578    	; 0x1ad8 <handleRFCommands+0x55e>
    1896:	87 30       	cpi	r24, 0x07	; 7
    1898:	09 f0       	breq	.+2      	; 0x189c <handleRFCommands+0x322>
    189a:	c4 c1       	rjmp	.+904    	; 0x1c24 <handleRFCommands+0x6aa>
    189c:	70 c1       	rjmp	.+736    	; 0x1b7e <handleRFCommands+0x604>
			case 3:
				ackPayload[1] = proximityResult[0]&0xFF;
    189e:	80 91 7f 03 	lds	r24, 0x037F
    18a2:	90 91 80 03 	lds	r25, 0x0380
    18a6:	80 93 76 05 	sts	0x0576, r24
				ackPayload[2] = proximityResult[0]>>8;
    18aa:	89 2f       	mov	r24, r25
    18ac:	99 0f       	add	r25, r25
    18ae:	99 0b       	sbc	r25, r25
    18b0:	80 93 77 05 	sts	0x0577, r24
				ackPayload[3] = proximityResult[1]&0xFF;
    18b4:	80 91 81 03 	lds	r24, 0x0381
    18b8:	90 91 82 03 	lds	r25, 0x0382
    18bc:	80 93 78 05 	sts	0x0578, r24
				ackPayload[4] = proximityResult[1]>>8;
    18c0:	89 2f       	mov	r24, r25
    18c2:	99 0f       	add	r25, r25
    18c4:	99 0b       	sbc	r25, r25
    18c6:	80 93 79 05 	sts	0x0579, r24
				ackPayload[5] = proximityResult[2]&0xFF;
    18ca:	80 91 83 03 	lds	r24, 0x0383
    18ce:	90 91 84 03 	lds	r25, 0x0384
    18d2:	80 93 7a 05 	sts	0x057A, r24
				ackPayload[6] = proximityResult[2]>>8;
    18d6:	89 2f       	mov	r24, r25
    18d8:	99 0f       	add	r25, r25
    18da:	99 0b       	sbc	r25, r25
    18dc:	80 93 7b 05 	sts	0x057B, r24
				ackPayload[7] = proximityResult[3]&0xFF;
    18e0:	80 91 85 03 	lds	r24, 0x0385
    18e4:	90 91 86 03 	lds	r25, 0x0386
    18e8:	80 93 7c 05 	sts	0x057C, r24
				ackPayload[8] = proximityResult[3]>>8;
    18ec:	89 2f       	mov	r24, r25
    18ee:	99 0f       	add	r25, r25
    18f0:	99 0b       	sbc	r25, r25
    18f2:	80 93 7d 05 	sts	0x057D, r24
				ackPayload[9] = proximityResult[5]&0xFF;
    18f6:	80 91 89 03 	lds	r24, 0x0389
    18fa:	90 91 8a 03 	lds	r25, 0x038A
    18fe:	80 93 7e 05 	sts	0x057E, r24
				ackPayload[10] = proximityResult[5]>>8;
    1902:	89 2f       	mov	r24, r25
    1904:	99 0f       	add	r25, r25
    1906:	99 0b       	sbc	r25, r25
    1908:	80 93 7f 05 	sts	0x057F, r24
				ackPayload[11] = proximityResult[6]&0xFF;
    190c:	80 91 8b 03 	lds	r24, 0x038B
    1910:	90 91 8c 03 	lds	r25, 0x038C
    1914:	80 93 80 05 	sts	0x0580, r24
				ackPayload[12] = proximityResult[6]>>8;
    1918:	89 2f       	mov	r24, r25
    191a:	99 0f       	add	r25, r25
    191c:	99 0b       	sbc	r25, r25
    191e:	80 93 81 05 	sts	0x0581, r24
				ackPayload[13] = proximityResult[7]&0xFF;
    1922:	80 91 8d 03 	lds	r24, 0x038D
    1926:	90 91 8e 03 	lds	r25, 0x038E
    192a:	80 93 82 05 	sts	0x0582, r24
				ackPayload[14] = proximityResult[7]>>8;
    192e:	89 2f       	mov	r24, r25
    1930:	99 0f       	add	r25, r25
    1932:	99 0b       	sbc	r25, r25
    1934:	80 93 83 05 	sts	0x0583, r24
				#ifdef HW_REV_3_1
					ackPayload[15] = CHARGE_ON | (BUTTON0 << 1) | (CHARGE_STAT << 2);
    1938:	20 91 03 01 	lds	r18, 0x0103
    193c:	80 91 03 01 	lds	r24, 0x0103
    1940:	40 91 03 01 	lds	r20, 0x0103
    1944:	90 e0       	ldi	r25, 0x00	; 0
    1946:	80 72       	andi	r24, 0x20	; 32
    1948:	90 70       	andi	r25, 0x00	; 0
    194a:	75 e0       	ldi	r23, 0x05	; 5
    194c:	95 95       	asr	r25
    194e:	87 95       	ror	r24
    1950:	7a 95       	dec	r23
    1952:	e1 f7       	brne	.-8      	; 0x194c <handleRFCommands+0x3d2>
    1954:	88 0f       	add	r24, r24
    1956:	99 1f       	adc	r25, r25
    1958:	44 1f       	adc	r20, r20
    195a:	44 27       	eor	r20, r20
    195c:	44 1f       	adc	r20, r20
    195e:	44 0f       	add	r20, r20
    1960:	44 0f       	add	r20, r20
    1962:	48 2b       	or	r20, r24
    1964:	30 e0       	ldi	r19, 0x00	; 0
    1966:	20 71       	andi	r18, 0x10	; 16
    1968:	30 70       	andi	r19, 0x00	; 0
    196a:	54 e0       	ldi	r21, 0x04	; 4
    196c:	35 95       	asr	r19
    196e:	27 95       	ror	r18
    1970:	5a 95       	dec	r21
    1972:	e1 f7       	brne	.-8      	; 0x196c <handleRFCommands+0x3f2>
    1974:	42 2b       	or	r20, r18
    1976:	40 93 84 05 	sts	0x0584, r20
				#else
					ackPayload[15] = CHARGE_ON | (BUTTON0 << 1);
				#endif
				packetId = 4;
    197a:	84 e0       	ldi	r24, 0x04	; 4
    197c:	51 c1       	rjmp	.+674    	; 0x1c20 <handleRFCommands+0x6a6>
				break;

			case 4:
				ackPayload[1] = proximityResult[4]&0xFF;
    197e:	80 91 87 03 	lds	r24, 0x0387
    1982:	90 91 88 03 	lds	r25, 0x0388
    1986:	80 93 76 05 	sts	0x0576, r24
				ackPayload[2] = proximityResult[4]>>8;
    198a:	89 2f       	mov	r24, r25
    198c:	99 0f       	add	r25, r25
    198e:	99 0b       	sbc	r25, r25
    1990:	80 93 77 05 	sts	0x0577, r24
				ackPayload[3] = proximityResult[8]&0xFF;
    1994:	80 91 8f 03 	lds	r24, 0x038F
    1998:	90 91 90 03 	lds	r25, 0x0390
    199c:	80 93 78 05 	sts	0x0578, r24
				ackPayload[4] = proximityResult[8]>>8;
    19a0:	89 2f       	mov	r24, r25
    19a2:	99 0f       	add	r25, r25
    19a4:	99 0b       	sbc	r25, r25
    19a6:	80 93 79 05 	sts	0x0579, r24
				ackPayload[5] = proximityResult[9]&0xFF;
    19aa:	80 91 91 03 	lds	r24, 0x0391
    19ae:	90 91 92 03 	lds	r25, 0x0392
    19b2:	80 93 7a 05 	sts	0x057A, r24
				ackPayload[6] = proximityResult[9]>>8;
    19b6:	89 2f       	mov	r24, r25
    19b8:	99 0f       	add	r25, r25
    19ba:	99 0b       	sbc	r25, r25
    19bc:	80 93 7b 05 	sts	0x057B, r24
				ackPayload[7] = proximityResult[10]&0xFF;
    19c0:	80 91 93 03 	lds	r24, 0x0393
    19c4:	90 91 94 03 	lds	r25, 0x0394
    19c8:	80 93 7c 05 	sts	0x057C, r24
				ackPayload[8] = proximityResult[10]>>8;
    19cc:	89 2f       	mov	r24, r25
    19ce:	99 0f       	add	r25, r25
    19d0:	99 0b       	sbc	r25, r25
    19d2:	80 93 7d 05 	sts	0x057D, r24
				ackPayload[9] = proximityResult[11]&0xFF;
    19d6:	80 91 95 03 	lds	r24, 0x0395
    19da:	90 91 96 03 	lds	r25, 0x0396
    19de:	80 93 7e 05 	sts	0x057E, r24
				ackPayload[10] = proximityResult[11]>>8;
    19e2:	89 2f       	mov	r24, r25
    19e4:	99 0f       	add	r25, r25
    19e6:	99 0b       	sbc	r25, r25
    19e8:	80 93 7f 05 	sts	0x057F, r24
				ackPayload[11] = accX&0xFF;	//((-accOffsetY)&0x03FF)
    19ec:	80 91 3b 05 	lds	r24, 0x053B
    19f0:	90 91 3c 05 	lds	r25, 0x053C
    19f4:	80 93 80 05 	sts	0x0580, r24
				ackPayload[12] = accX>>8;
    19f8:	89 2f       	mov	r24, r25
    19fa:	99 0f       	add	r25, r25
    19fc:	99 0b       	sbc	r25, r25
    19fe:	80 93 81 05 	sts	0x0581, r24
				ackPayload[13] = accY&0xFF;
    1a02:	80 91 3d 05 	lds	r24, 0x053D
    1a06:	90 91 3e 05 	lds	r25, 0x053E
    1a0a:	80 93 82 05 	sts	0x0582, r24
				ackPayload[14] = accY>>8;
    1a0e:	89 2f       	mov	r24, r25
    1a10:	99 0f       	add	r25, r25
    1a12:	99 0b       	sbc	r25, r25
    1a14:	80 93 83 05 	sts	0x0583, r24
				ackPayload[15] = irCommand;
    1a18:	80 91 36 05 	lds	r24, 0x0536
    1a1c:	80 93 84 05 	sts	0x0584, r24
				packetId = 5;
    1a20:	85 e0       	ldi	r24, 0x05	; 5
    1a22:	fe c0       	rjmp	.+508    	; 0x1c20 <handleRFCommands+0x6a6>
				break;

			case 5:
				ackPayload[1] = proximityValue[0]&0xFF;
    1a24:	80 91 4f 03 	lds	r24, 0x034F
    1a28:	90 91 50 03 	lds	r25, 0x0350
    1a2c:	80 93 76 05 	sts	0x0576, r24
				ackPayload[2] = proximityValue[0]>>8;
    1a30:	80 91 4f 03 	lds	r24, 0x034F
    1a34:	90 91 50 03 	lds	r25, 0x0350
    1a38:	90 93 77 05 	sts	0x0577, r25
				ackPayload[3] = proximityValue[2]&0xFF;
    1a3c:	80 91 53 03 	lds	r24, 0x0353
    1a40:	90 91 54 03 	lds	r25, 0x0354
    1a44:	80 93 78 05 	sts	0x0578, r24
				ackPayload[4] = proximityValue[2]>>8;
    1a48:	80 91 53 03 	lds	r24, 0x0353
    1a4c:	90 91 54 03 	lds	r25, 0x0354
    1a50:	90 93 79 05 	sts	0x0579, r25
				ackPayload[5] = proximityValue[4]&0xFF;
    1a54:	80 91 57 03 	lds	r24, 0x0357
    1a58:	90 91 58 03 	lds	r25, 0x0358
    1a5c:	80 93 7a 05 	sts	0x057A, r24
				ackPayload[6] = proximityValue[4]>>8;
    1a60:	80 91 57 03 	lds	r24, 0x0357
    1a64:	90 91 58 03 	lds	r25, 0x0358
    1a68:	90 93 7b 05 	sts	0x057B, r25
				ackPayload[7] = proximityValue[6]&0xFF;
    1a6c:	80 91 5b 03 	lds	r24, 0x035B
    1a70:	90 91 5c 03 	lds	r25, 0x035C
    1a74:	80 93 7c 05 	sts	0x057C, r24
				ackPayload[8] = proximityValue[6]>>8;
    1a78:	80 91 5b 03 	lds	r24, 0x035B
    1a7c:	90 91 5c 03 	lds	r25, 0x035C
    1a80:	90 93 7d 05 	sts	0x057D, r25
				ackPayload[9] = proximityValue[10]&0xFF;
    1a84:	80 91 63 03 	lds	r24, 0x0363
    1a88:	90 91 64 03 	lds	r25, 0x0364
    1a8c:	80 93 7e 05 	sts	0x057E, r24
				ackPayload[10] = proximityValue[10]>>8;
    1a90:	80 91 63 03 	lds	r24, 0x0363
    1a94:	90 91 64 03 	lds	r25, 0x0364
    1a98:	90 93 7f 05 	sts	0x057F, r25
				ackPayload[11] = proximityValue[12]&0xFF;
    1a9c:	80 91 67 03 	lds	r24, 0x0367
    1aa0:	90 91 68 03 	lds	r25, 0x0368
    1aa4:	80 93 80 05 	sts	0x0580, r24
				ackPayload[12] = proximityValue[12]>>8;
    1aa8:	80 91 67 03 	lds	r24, 0x0367
    1aac:	90 91 68 03 	lds	r25, 0x0368
    1ab0:	90 93 81 05 	sts	0x0581, r25
				ackPayload[13] = proximityValue[14]&0xFF;
    1ab4:	80 91 6b 03 	lds	r24, 0x036B
    1ab8:	90 91 6c 03 	lds	r25, 0x036C
    1abc:	80 93 82 05 	sts	0x0582, r24
				ackPayload[14] = proximityValue[14]>>8;
    1ac0:	80 91 6b 03 	lds	r24, 0x036B
    1ac4:	90 91 6c 03 	lds	r25, 0x036C
    1ac8:	90 93 83 05 	sts	0x0583, r25
				ackPayload[15] = currentSelector;
    1acc:	80 91 5a 05 	lds	r24, 0x055A
    1ad0:	80 93 84 05 	sts	0x0584, r24
				packetId = 6;
    1ad4:	86 e0       	ldi	r24, 0x06	; 6
    1ad6:	a4 c0       	rjmp	.+328    	; 0x1c20 <handleRFCommands+0x6a6>
				break;

			case 6:
				ackPayload[1] = proximityValue[8]&0xFF;
    1ad8:	80 91 5f 03 	lds	r24, 0x035F
    1adc:	90 91 60 03 	lds	r25, 0x0360
    1ae0:	80 93 76 05 	sts	0x0576, r24
				ackPayload[2] = proximityValue[8]>>8;
    1ae4:	80 91 5f 03 	lds	r24, 0x035F
    1ae8:	90 91 60 03 	lds	r25, 0x0360
    1aec:	90 93 77 05 	sts	0x0577, r25
				ackPayload[3] = proximityValue[16]&0xFF;
    1af0:	80 91 6f 03 	lds	r24, 0x036F
    1af4:	90 91 70 03 	lds	r25, 0x0370
    1af8:	80 93 78 05 	sts	0x0578, r24
				ackPayload[4] = proximityValue[16]>>8;
    1afc:	80 91 6f 03 	lds	r24, 0x036F
    1b00:	90 91 70 03 	lds	r25, 0x0370
    1b04:	90 93 79 05 	sts	0x0579, r25
				ackPayload[5] = proximityValue[18]&0xFF;
    1b08:	80 91 73 03 	lds	r24, 0x0373
    1b0c:	90 91 74 03 	lds	r25, 0x0374
    1b10:	80 93 7a 05 	sts	0x057A, r24
				ackPayload[6] = proximityValue[18]>>8;
    1b14:	80 91 73 03 	lds	r24, 0x0373
    1b18:	90 91 74 03 	lds	r25, 0x0374
    1b1c:	90 93 7b 05 	sts	0x057B, r25
				ackPayload[7] = proximityValue[20]&0xFF;
    1b20:	80 91 77 03 	lds	r24, 0x0377
    1b24:	90 91 78 03 	lds	r25, 0x0378
    1b28:	80 93 7c 05 	sts	0x057C, r24
				ackPayload[8] = proximityValue[20]>>8;
    1b2c:	80 91 77 03 	lds	r24, 0x0377
    1b30:	90 91 78 03 	lds	r25, 0x0378
    1b34:	90 93 7d 05 	sts	0x057D, r25
				ackPayload[9] = proximityValue[22]&0xFF;
    1b38:	80 91 7b 03 	lds	r24, 0x037B
    1b3c:	90 91 7c 03 	lds	r25, 0x037C
    1b40:	80 93 7e 05 	sts	0x057E, r24
				ackPayload[10] = proximityValue[22]>>8;
    1b44:	80 91 7b 03 	lds	r24, 0x037B
    1b48:	90 91 7c 03 	lds	r25, 0x037C
    1b4c:	90 93 7f 05 	sts	0x057F, r25
				ackPayload[11] = accZ&0xFF;
    1b50:	80 91 3f 05 	lds	r24, 0x053F
    1b54:	90 91 40 05 	lds	r25, 0x0540
    1b58:	80 93 80 05 	sts	0x0580, r24
				ackPayload[12] = accZ>>8;
    1b5c:	89 2f       	mov	r24, r25
    1b5e:	99 0f       	add	r25, r25
    1b60:	99 0b       	sbc	r25, r25
    1b62:	80 93 81 05 	sts	0x0581, r24
				ackPayload[13] = batteryLevel&0xFF;
    1b66:	80 91 e3 03 	lds	r24, 0x03E3
    1b6a:	90 91 e4 03 	lds	r25, 0x03E4
    1b6e:	80 93 82 05 	sts	0x0582, r24
				ackPayload[14] = batteryLevel>>8;
    1b72:	90 93 83 05 	sts	0x0583, r25
				ackPayload[15] = 0;
    1b76:	10 92 84 05 	sts	0x0584, r1
				packetId = 7;
    1b7a:	87 e0       	ldi	r24, 0x07	; 7
    1b7c:	51 c0       	rjmp	.+162    	; 0x1c20 <handleRFCommands+0x6a6>
				break;


			case 7:
				ackPayload[1] = leftMotSteps&0xFF;
    1b7e:	80 91 fb 03 	lds	r24, 0x03FB
    1b82:	90 91 fc 03 	lds	r25, 0x03FC
    1b86:	a0 91 fd 03 	lds	r26, 0x03FD
    1b8a:	b0 91 fe 03 	lds	r27, 0x03FE
    1b8e:	80 93 76 05 	sts	0x0576, r24
				ackPayload[2] = leftMotSteps>>8;
    1b92:	29 2f       	mov	r18, r25
    1b94:	3a 2f       	mov	r19, r26
    1b96:	4b 2f       	mov	r20, r27
    1b98:	55 27       	eor	r21, r21
    1b9a:	47 fd       	sbrc	r20, 7
    1b9c:	5a 95       	dec	r21
    1b9e:	20 93 77 05 	sts	0x0577, r18
				ackPayload[3] = leftMotSteps>>16;
    1ba2:	9d 01       	movw	r18, r26
    1ba4:	55 27       	eor	r21, r21
    1ba6:	37 fd       	sbrc	r19, 7
    1ba8:	50 95       	com	r21
    1baa:	45 2f       	mov	r20, r21
    1bac:	20 93 78 05 	sts	0x0578, r18
				ackPayload[4] = leftMotSteps>>24;
    1bb0:	8b 2f       	mov	r24, r27
    1bb2:	bb 27       	eor	r27, r27
    1bb4:	87 fd       	sbrc	r24, 7
    1bb6:	b0 95       	com	r27
    1bb8:	9b 2f       	mov	r25, r27
    1bba:	ab 2f       	mov	r26, r27
    1bbc:	80 93 79 05 	sts	0x0579, r24
				ackPayload[5] = rightMotSteps&0xFF;
    1bc0:	80 91 f7 03 	lds	r24, 0x03F7
    1bc4:	90 91 f8 03 	lds	r25, 0x03F8
    1bc8:	a0 91 f9 03 	lds	r26, 0x03F9
    1bcc:	b0 91 fa 03 	lds	r27, 0x03FA
    1bd0:	80 93 7a 05 	sts	0x057A, r24
				ackPayload[6] = rightMotSteps>>8;
    1bd4:	29 2f       	mov	r18, r25
    1bd6:	3a 2f       	mov	r19, r26
    1bd8:	4b 2f       	mov	r20, r27
    1bda:	55 27       	eor	r21, r21
    1bdc:	47 fd       	sbrc	r20, 7
    1bde:	5a 95       	dec	r21
    1be0:	20 93 7b 05 	sts	0x057B, r18
				ackPayload[7] = rightMotSteps>>16;
    1be4:	9d 01       	movw	r18, r26
    1be6:	55 27       	eor	r21, r21
    1be8:	37 fd       	sbrc	r19, 7
    1bea:	50 95       	com	r21
    1bec:	45 2f       	mov	r20, r21
    1bee:	20 93 7c 05 	sts	0x057C, r18
				ackPayload[8] = rightMotSteps>>24;
    1bf2:	8b 2f       	mov	r24, r27
    1bf4:	bb 27       	eor	r27, r27
    1bf6:	87 fd       	sbrc	r24, 7
    1bf8:	b0 95       	com	r27
    1bfa:	9b 2f       	mov	r25, r27
    1bfc:	ab 2f       	mov	r26, r27
    1bfe:	80 93 7d 05 	sts	0x057D, r24
				ackPayload[9] = 0;
    1c02:	10 92 7e 05 	sts	0x057E, r1
				ackPayload[10] = 0;
    1c06:	10 92 7f 05 	sts	0x057F, r1
				ackPayload[11] = 0;
    1c0a:	10 92 80 05 	sts	0x0580, r1
				ackPayload[12] = 0;
    1c0e:	10 92 81 05 	sts	0x0581, r1
				ackPayload[13] = 0;
    1c12:	10 92 82 05 	sts	0x0582, r1
				ackPayload[14] = 0;
    1c16:	10 92 83 05 	sts	0x0583, r1
				ackPayload[15] = 0;
    1c1a:	10 92 84 05 	sts	0x0584, r1
				packetId = 3;
    1c1e:	83 e0       	ldi	r24, 0x03	; 3
    1c20:	80 93 0b 02 	sts	0x020B, r24
				break;

		}

		writeAckPayload(ackPayload, 16);
    1c24:	85 e7       	ldi	r24, 0x75	; 117
    1c26:	95 e0       	ldi	r25, 0x05	; 5
    1c28:	60 e1       	ldi	r22, 0x10	; 16
    1c2a:	0e 94 a5 09 	call	0x134a	; 0x134a <writeAckPayload>

	}

}
    1c2e:	1f 91       	pop	r17
    1c30:	0f 91       	pop	r16
    1c32:	08 95       	ret

00001c34 <initMotors>:

#include "motors.h"

void initMotors() {
    1c34:	0f 93       	push	r16
    1c36:	1f 93       	push	r17
    1c38:	cf 93       	push	r28
    1c3a:	df 93       	push	r29
	// Using 10-bit resolution (waveform generation mode 7) we have a period of: 8000000/1024 = 7812.5 Hz
	// We need to apply a prescaler to the timer in such a way to get the desired period:
	// 7812.5/100 = 78.125 => ideal prescaler, the nearest one is 1/64 and we get a period of:
	// 8000000/64/1024 = 122 Hz

	TCCR3A = 0;
    1c3c:	e0 e9       	ldi	r30, 0x90	; 144
    1c3e:	f0 e0       	ldi	r31, 0x00	; 0
    1c40:	10 82       	st	Z, r1
	TCCR3B = 0;
    1c42:	a1 e9       	ldi	r26, 0x91	; 145
    1c44:	b0 e0       	ldi	r27, 0x00	; 0
    1c46:	1c 92       	st	X, r1
	TIMSK3 = 0;
    1c48:	21 e7       	ldi	r18, 0x71	; 113
    1c4a:	30 e0       	ldi	r19, 0x00	; 0
    1c4c:	e9 01       	movw	r28, r18
    1c4e:	18 82       	st	Y, r1
	TCCR4A = 0;
    1c50:	40 ea       	ldi	r20, 0xA0	; 160
    1c52:	50 e0       	ldi	r21, 0x00	; 0
    1c54:	ea 01       	movw	r28, r20
    1c56:	18 82       	st	Y, r1
	TCCR4B = 0;
    1c58:	61 ea       	ldi	r22, 0xA1	; 161
    1c5a:	70 e0       	ldi	r23, 0x00	; 0
    1c5c:	eb 01       	movw	r28, r22
    1c5e:	18 82       	st	Y, r1
	TIMSK4 = 0;
    1c60:	02 e7       	ldi	r16, 0x72	; 114
    1c62:	10 e0       	ldi	r17, 0x00	; 0
    1c64:	e8 01       	movw	r28, r16
    1c66:	18 82       	st	Y, r1

	TCCR3A |= (1 << COM3A1) | (1 << WGM31) | (1 << WGM30); 	// enable OCA; clear on match, set at bottom
    1c68:	80 81       	ld	r24, Z
    1c6a:	83 68       	ori	r24, 0x83	; 131
    1c6c:	80 83       	st	Z, r24
	TCCR3A |= (1 << WGM31) | (1 << WGM30);
    1c6e:	80 81       	ld	r24, Z
    1c70:	83 60       	ori	r24, 0x03	; 3
    1c72:	80 83       	st	Z, r24
	TCCR3B |= (1 << WGM32) | (1 << CS31) | (1 << CS30);		// mode 7 => fast-pwm 10 bit; clock prescaler 1/64
    1c74:	8c 91       	ld	r24, X
    1c76:	8b 60       	ori	r24, 0x0B	; 11
    1c78:	8c 93       	st	X, r24
	// the values for motors goes from 0 (stopped) to 1023 (max power)
	OCR3A = pwm_right;
    1c7a:	80 91 13 04 	lds	r24, 0x0413
    1c7e:	90 91 14 04 	lds	r25, 0x0414
    1c82:	90 93 99 00 	sts	0x0099, r25
    1c86:	80 93 98 00 	sts	0x0098, r24
	OCR3B = 0;
    1c8a:	10 92 9b 00 	sts	0x009B, r1
    1c8e:	10 92 9a 00 	sts	0x009A, r1
	TIMSK3 |= (1 << TOIE3);		// Enable timer overflow interrupt
    1c92:	d9 01       	movw	r26, r18
    1c94:	8c 91       	ld	r24, X
    1c96:	81 60       	ori	r24, 0x01	; 1
    1c98:	8c 93       	st	X, r24

	// stop right motor
	TCCR3A  &= ~(1 << COM3A1) & ~(1 << COM3B1);	// disable OCA and OCB
    1c9a:	80 81       	ld	r24, Z
    1c9c:	8f 75       	andi	r24, 0x5F	; 95
    1c9e:	80 83       	st	Z, r24
	PORTE &= ~(1 << 4) & ~(1 << 3);				// output to 0
    1ca0:	8e b1       	in	r24, 0x0e	; 14
    1ca2:	87 7e       	andi	r24, 0xE7	; 231
    1ca4:	8e b9       	out	0x0e, r24	; 14

	// Motor left timer4/pwm
	// same configuration as timer3
	TCCR4A |= (1 << COM4A1) | (1 << WGM41) | (1 << WGM40); 	// enable OCA; clear on match, set at bottom
    1ca6:	ea 01       	movw	r28, r20
    1ca8:	88 81       	ld	r24, Y
    1caa:	83 68       	ori	r24, 0x83	; 131
    1cac:	88 83       	st	Y, r24
	TCCR4B |= (1 << WGM42) | (1 << CS41) | (1 << CS40);		// mode 7 => fast-pwm 10 bit; clock prescaler 1/64
    1cae:	fb 01       	movw	r30, r22
    1cb0:	80 81       	ld	r24, Z
    1cb2:	8b 60       	ori	r24, 0x0B	; 11
    1cb4:	80 83       	st	Z, r24
	// the values for motors goes from 0 (stopped) to 1024 (max power)
	OCR4A = pwm_left;
    1cb6:	80 91 15 04 	lds	r24, 0x0415
    1cba:	90 91 16 04 	lds	r25, 0x0416
    1cbe:	90 93 a9 00 	sts	0x00A9, r25
    1cc2:	80 93 a8 00 	sts	0x00A8, r24
	OCR4B = 0;
    1cc6:	10 92 ab 00 	sts	0x00AB, r1
    1cca:	10 92 aa 00 	sts	0x00AA, r1
	TIMSK4 |= (1 << TOIE4);		// Enable timer overflow interrupt
    1cce:	d8 01       	movw	r26, r16
    1cd0:	8c 91       	ld	r24, X
    1cd2:	81 60       	ori	r24, 0x01	; 1
    1cd4:	8c 93       	st	X, r24
	// stop left motor
	TCCR4A  &= ~(1 << COM4A1) & ~(1 << COM4B1);	// disable OCA and OCB
    1cd6:	88 81       	ld	r24, Y
    1cd8:	8f 75       	andi	r24, 0x5F	; 95
    1cda:	88 83       	st	Y, r24
	PORTH &= ~(1 << 4) & ~(1 << 3);				// output to 0
    1cdc:	e2 e0       	ldi	r30, 0x02	; 2
    1cde:	f1 e0       	ldi	r31, 0x01	; 1
    1ce0:	80 81       	ld	r24, Z
    1ce2:	87 7e       	andi	r24, 0xE7	; 231
    1ce4:	80 83       	st	Z, r24


}
    1ce6:	df 91       	pop	r29
    1ce8:	cf 91       	pop	r28
    1cea:	1f 91       	pop	r17
    1cec:	0f 91       	pop	r16
    1cee:	08 95       	ret

00001cf0 <setLeftSpeed>:

	}

}

void setLeftSpeed(signed char vel) {
    1cf0:	48 2f       	mov	r20, r24

	speedl = abs(vel);
    1cf2:	99 27       	eor	r25, r25
    1cf4:	87 fd       	sbrc	r24, 7
    1cf6:	90 95       	com	r25
    1cf8:	97 ff       	sbrs	r25, 7
    1cfa:	03 c0       	rjmp	.+6      	; 0x1d02 <setLeftSpeed+0x12>
    1cfc:	90 95       	com	r25
    1cfe:	81 95       	neg	r24
    1d00:	9f 4f       	sbci	r25, 0xFF	; 255
    1d02:	90 93 28 04 	sts	0x0428, r25
    1d06:	80 93 27 04 	sts	0x0427, r24
    1d0a:	9c 01       	movw	r18, r24
    1d0c:	22 0f       	add	r18, r18
    1d0e:	33 1f       	adc	r19, r19
    1d10:	22 0f       	add	r18, r18
    1d12:	33 1f       	adc	r19, r19

    if(vel >= 0) {
    1d14:	47 fd       	sbrc	r20, 7
    1d16:	05 c0       	rjmp	.+10     	; 0x1d22 <setLeftSpeed+0x32>
        pwm_left_desired = speedl<<2;
    1d18:	30 93 1a 04 	sts	0x041A, r19
    1d1c:	20 93 19 04 	sts	0x0419, r18
    1d20:	08 c0       	rjmp	.+16     	; 0x1d32 <setLeftSpeed+0x42>
    } else {
        pwm_left_desired = -(speedl<<2);
    1d22:	88 27       	eor	r24, r24
    1d24:	99 27       	eor	r25, r25
    1d26:	82 1b       	sub	r24, r18
    1d28:	93 0b       	sbc	r25, r19
    1d2a:	90 93 1a 04 	sts	0x041A, r25
    1d2e:	80 93 19 04 	sts	0x0419, r24
    }

	if (pwm_left_desired>(MAX_MOTORS_PWM/2)) pwm_left_desired=(MAX_MOTORS_PWM/2);
    1d32:	80 91 19 04 	lds	r24, 0x0419
    1d36:	90 91 1a 04 	lds	r25, 0x041A
    1d3a:	81 50       	subi	r24, 0x01	; 1
    1d3c:	92 40       	sbci	r25, 0x02	; 2
    1d3e:	34 f0       	brlt	.+12     	; 0x1d4c <setLeftSpeed+0x5c>
    1d40:	80 e0       	ldi	r24, 0x00	; 0
    1d42:	92 e0       	ldi	r25, 0x02	; 2
    1d44:	90 93 1a 04 	sts	0x041A, r25
    1d48:	80 93 19 04 	sts	0x0419, r24
	if (pwm_left_desired<-(MAX_MOTORS_PWM/2)) pwm_left_desired=-(MAX_MOTORS_PWM/2);
    1d4c:	80 91 19 04 	lds	r24, 0x0419
    1d50:	90 91 1a 04 	lds	r25, 0x041A
    1d54:	80 50       	subi	r24, 0x00	; 0
    1d56:	9e 4f       	sbci	r25, 0xFE	; 254
    1d58:	34 f4       	brge	.+12     	; 0x1d66 <setLeftSpeed+0x76>
    1d5a:	80 e0       	ldi	r24, 0x00	; 0
    1d5c:	9e ef       	ldi	r25, 0xFE	; 254
    1d5e:	90 93 1a 04 	sts	0x041A, r25
    1d62:	80 93 19 04 	sts	0x0419, r24
    1d66:	08 95       	ret

00001d68 <setRightSpeed>:

}

void setRightSpeed(signed char vel) {
    1d68:	48 2f       	mov	r20, r24

	speedr = abs(vel);
    1d6a:	99 27       	eor	r25, r25
    1d6c:	87 fd       	sbrc	r24, 7
    1d6e:	90 95       	com	r25
    1d70:	97 ff       	sbrs	r25, 7
    1d72:	03 c0       	rjmp	.+6      	; 0x1d7a <setRightSpeed+0x12>
    1d74:	90 95       	com	r25
    1d76:	81 95       	neg	r24
    1d78:	9f 4f       	sbci	r25, 0xFF	; 255
    1d7a:	90 93 2a 04 	sts	0x042A, r25
    1d7e:	80 93 29 04 	sts	0x0429, r24
    1d82:	9c 01       	movw	r18, r24
    1d84:	22 0f       	add	r18, r18
    1d86:	33 1f       	adc	r19, r19
    1d88:	22 0f       	add	r18, r18
    1d8a:	33 1f       	adc	r19, r19

    if(vel >= 0) {
    1d8c:	47 fd       	sbrc	r20, 7
    1d8e:	05 c0       	rjmp	.+10     	; 0x1d9a <setRightSpeed+0x32>
        pwm_right_desired = speedr<<2;
    1d90:	30 93 18 04 	sts	0x0418, r19
    1d94:	20 93 17 04 	sts	0x0417, r18
    1d98:	08 c0       	rjmp	.+16     	; 0x1daa <setRightSpeed+0x42>
    } else {
        pwm_right_desired = -(speedr<<2);
    1d9a:	88 27       	eor	r24, r24
    1d9c:	99 27       	eor	r25, r25
    1d9e:	82 1b       	sub	r24, r18
    1da0:	93 0b       	sbc	r25, r19
    1da2:	90 93 18 04 	sts	0x0418, r25
    1da6:	80 93 17 04 	sts	0x0417, r24
    }

	if (pwm_right_desired>(MAX_MOTORS_PWM/2)) pwm_right_desired=(MAX_MOTORS_PWM/2);
    1daa:	80 91 17 04 	lds	r24, 0x0417
    1dae:	90 91 18 04 	lds	r25, 0x0418
    1db2:	81 50       	subi	r24, 0x01	; 1
    1db4:	92 40       	sbci	r25, 0x02	; 2
    1db6:	34 f0       	brlt	.+12     	; 0x1dc4 <setRightSpeed+0x5c>
    1db8:	80 e0       	ldi	r24, 0x00	; 0
    1dba:	92 e0       	ldi	r25, 0x02	; 2
    1dbc:	90 93 18 04 	sts	0x0418, r25
    1dc0:	80 93 17 04 	sts	0x0417, r24
	if (pwm_right_desired<-(MAX_MOTORS_PWM/2)) pwm_right_desired=-(MAX_MOTORS_PWM/2);
    1dc4:	80 91 17 04 	lds	r24, 0x0417
    1dc8:	90 91 18 04 	lds	r25, 0x0418
    1dcc:	80 50       	subi	r24, 0x00	; 0
    1dce:	9e 4f       	sbci	r25, 0xFE	; 254
    1dd0:	34 f4       	brge	.+12     	; 0x1dde <setRightSpeed+0x76>
    1dd2:	80 e0       	ldi	r24, 0x00	; 0
    1dd4:	9e ef       	ldi	r25, 0xFE	; 254
    1dd6:	90 93 18 04 	sts	0x0418, r25
    1dda:	80 93 17 04 	sts	0x0417, r24
    1dde:	08 95       	ret

00001de0 <__vector_45>:

}

// Motor left
ISR(TIMER4_OVF_vect) {
    1de0:	1f 92       	push	r1
    1de2:	0f 92       	push	r0
    1de4:	0f b6       	in	r0, 0x3f	; 63
    1de6:	0f 92       	push	r0
    1de8:	11 24       	eor	r1, r1
    1dea:	8f 93       	push	r24
    1dec:	9f 93       	push	r25

//	LED_GREEN_ON;

	if(cliffDetectedFlag) {
    1dee:	80 91 60 05 	lds	r24, 0x0560
    1df2:	88 23       	and	r24, r24
    1df4:	61 f0       	breq	.+24     	; 0x1e0e <__vector_45+0x2e>
		pwm_left = 0;
    1df6:	10 92 16 04 	sts	0x0416, r1
    1dfa:	10 92 15 04 	sts	0x0415, r1
		OCR4A = 0;
    1dfe:	10 92 a9 00 	sts	0x00A9, r1
    1e02:	10 92 a8 00 	sts	0x00A8, r1
		OCR4B = 0;
    1e06:	10 92 ab 00 	sts	0x00AB, r1
    1e0a:	10 92 aa 00 	sts	0x00AA, r1
	}

	left_current_avg = 0;
    1e0e:	10 92 00 04 	sts	0x0400, r1
    1e12:	10 92 ff 03 	sts	0x03FF, r1

	// set pins mode based on controller output
	if(pwm_left == 0) {
    1e16:	80 91 15 04 	lds	r24, 0x0415
    1e1a:	90 91 16 04 	lds	r25, 0x0416
    1e1e:	00 97       	sbiw	r24, 0x00	; 0
    1e20:	39 f5       	brne	.+78     	; 0x1e70 <__vector_45+0x90>


		//leftMotorPhase = NO_PHASE;
		//compute_left_vel = 1;

		if(pwm_left_desired_to_control >= 0) {
    1e22:	80 91 09 04 	lds	r24, 0x0409
    1e26:	90 91 0a 04 	lds	r25, 0x040A
    1e2a:	97 fd       	sbrc	r25, 7
    1e2c:	05 c0       	rjmp	.+10     	; 0x1e38 <__vector_45+0x58>
			leftMotorPhase = PASSIVE_PHASE;
    1e2e:	81 e0       	ldi	r24, 0x01	; 1
    1e30:	80 93 4e 03 	sts	0x034E, r24
			currentMotLeftChannel = 14;
    1e34:	8e e0       	ldi	r24, 0x0E	; 14
    1e36:	04 c0       	rjmp	.+8      	; 0x1e40 <__vector_45+0x60>
		} else {
			leftMotorPhase = PASSIVE_PHASE;
    1e38:	81 e0       	ldi	r24, 0x01	; 1
    1e3a:	80 93 4e 03 	sts	0x034E, r24
			currentMotLeftChannel = 15;
    1e3e:	8f e0       	ldi	r24, 0x0F	; 15
    1e40:	80 93 4b 03 	sts	0x034B, r24
		}
		firstSampleLeft = 1;
    1e44:	81 e0       	ldi	r24, 0x01	; 1
    1e46:	80 93 0a 02 	sts	0x020A, r24

		// select channel 15 to sample left current
		//currentMotLeftChannel = 15;
		TCCR4A  &= ~(1 << COM4A1) & ~(1 << COM4B1);	// disable OCA and OCB
    1e4a:	80 91 a0 00 	lds	r24, 0x00A0
    1e4e:	8f 75       	andi	r24, 0x5F	; 95
    1e50:	80 93 a0 00 	sts	0x00A0, r24
		PORTH &= ~(1 << 4) & ~(1 << 3);				// output to 0
    1e54:	80 91 02 01 	lds	r24, 0x0102
    1e58:	87 7e       	andi	r24, 0xE7	; 231
    1e5a:	80 93 02 01 	sts	0x0102, r24
		TIMSK4 &= ~(1 << OCIE4B) & ~(1 << OCIE4A);	// disable OCA and OCB interrupt
    1e5e:	80 91 72 00 	lds	r24, 0x0072
    1e62:	89 7f       	andi	r24, 0xF9	; 249
    1e64:	80 93 72 00 	sts	0x0072, r24
		//TIMSK4 |= (1 << OCIE4A);		// enable OCA interrupt => sampling of velocity is enabled even if
										// the pwm is turned off...is it correct??
		TIFR4 |= (1 << OCF4A) | (1 << OCF4B);
    1e68:	89 b3       	in	r24, 0x19	; 25
    1e6a:	86 60       	ori	r24, 0x06	; 6
    1e6c:	89 bb       	out	0x19, r24	; 25
    1e6e:	3e c0       	rjmp	.+124    	; 0x1eec <__vector_45+0x10c>
	} else if(pwm_left > 0) {   		// move forward
    1e70:	18 16       	cp	r1, r24
    1e72:	19 06       	cpc	r1, r25
    1e74:	ec f4       	brge	.+58     	; 0x1eb0 <__vector_45+0xd0>
		leftMotorPhase = ACTIVE_PHASE;
    1e76:	10 92 4e 03 	sts	0x034E, r1
		// select channel 15 to sample left current
		currentMotLeftChannel = 15;
    1e7a:	8f e0       	ldi	r24, 0x0F	; 15
    1e7c:	80 93 4b 03 	sts	0x034B, r24
		TCCR4A  &= ~(1 << COM4B1);		// disable OCB
    1e80:	80 91 a0 00 	lds	r24, 0x00A0
    1e84:	8f 7d       	andi	r24, 0xDF	; 223
    1e86:	80 93 a0 00 	sts	0x00A0, r24
		TIMSK4 &= ~(1 << OCIE4B);		// disable OCB interrupt
    1e8a:	80 91 72 00 	lds	r24, 0x0072
    1e8e:	8b 7f       	andi	r24, 0xFB	; 251
    1e90:	80 93 72 00 	sts	0x0072, r24
		PORTH &= ~(1 << 4);				// output to 0
    1e94:	80 91 02 01 	lds	r24, 0x0102
    1e98:	8f 7e       	andi	r24, 0xEF	; 239
    1e9a:	80 93 02 01 	sts	0x0102, r24
		TCCR4A |= (1 << COM4A1);		// enable OCA
    1e9e:	80 91 a0 00 	lds	r24, 0x00A0
    1ea2:	80 68       	ori	r24, 0x80	; 128
    1ea4:	80 93 a0 00 	sts	0x00A0, r24
		TIMSK4 |= (1 << OCIE4A);		// enable OCA interrupt
    1ea8:	80 91 72 00 	lds	r24, 0x0072
    1eac:	82 60       	ori	r24, 0x02	; 2
    1eae:	1c c0       	rjmp	.+56     	; 0x1ee8 <__vector_45+0x108>
	} else if(pwm_left < 0) {      		// move backward
		leftMotorPhase = ACTIVE_PHASE;
    1eb0:	10 92 4e 03 	sts	0x034E, r1
		// select channel 14 to sample left current
		currentMotLeftChannel = 14;
    1eb4:	8e e0       	ldi	r24, 0x0E	; 14
    1eb6:	80 93 4b 03 	sts	0x034B, r24
		TCCR4A  &= ~(1 << COM4A1);		// disable OCA
    1eba:	80 91 a0 00 	lds	r24, 0x00A0
    1ebe:	8f 77       	andi	r24, 0x7F	; 127
    1ec0:	80 93 a0 00 	sts	0x00A0, r24
		TIMSK4 &= ~(1 << OCIE4A);		// disable OCA interrupt
    1ec4:	80 91 72 00 	lds	r24, 0x0072
    1ec8:	8d 7f       	andi	r24, 0xFD	; 253
    1eca:	80 93 72 00 	sts	0x0072, r24
		PORTH &= ~(1 << 3);				// output to 0
    1ece:	80 91 02 01 	lds	r24, 0x0102
    1ed2:	87 7f       	andi	r24, 0xF7	; 247
    1ed4:	80 93 02 01 	sts	0x0102, r24
		TCCR4A |= (1 << COM4B1);		// enable OCB
    1ed8:	80 91 a0 00 	lds	r24, 0x00A0
    1edc:	80 62       	ori	r24, 0x20	; 32
    1ede:	80 93 a0 00 	sts	0x00A0, r24
		TIMSK4 |= (1 << OCIE4B);		// enable OCB interrupt
    1ee2:	80 91 72 00 	lds	r24, 0x0072
    1ee6:	84 60       	ori	r24, 0x04	; 4
    1ee8:	80 93 72 00 	sts	0x0072, r24
	}
*/

//	LED_GREEN_OFF;

}
    1eec:	9f 91       	pop	r25
    1eee:	8f 91       	pop	r24
    1ef0:	0f 90       	pop	r0
    1ef2:	0f be       	out	0x3f, r0	; 63
    1ef4:	0f 90       	pop	r0
    1ef6:	1f 90       	pop	r1
    1ef8:	18 95       	reti

00001efa <__vector_42>:

// motor left forward
ISR(TIMER4_COMPA_vect) {
    1efa:	1f 92       	push	r1
    1efc:	0f 92       	push	r0
    1efe:	0f b6       	in	r0, 0x3f	; 63
    1f00:	0f 92       	push	r0
    1f02:	11 24       	eor	r1, r1
    1f04:	8f 93       	push	r24
    1f06:	9f 93       	push	r25

//	if(pwm_left == 0) {
//		return;
//	}

	leftMotorPhase = PASSIVE_PHASE;
    1f08:	91 e0       	ldi	r25, 0x01	; 1
    1f0a:	90 93 4e 03 	sts	0x034E, r25
	// select channel 14 to sample the left velocity
	currentMotLeftChannel = 14;
    1f0e:	8e e0       	ldi	r24, 0x0E	; 14
    1f10:	80 93 4b 03 	sts	0x034B, r24

	firstSampleLeft = 1;
    1f14:	90 93 0a 02 	sts	0x020A, r25

//	LED_GREEN_OFF;

}
    1f18:	9f 91       	pop	r25
    1f1a:	8f 91       	pop	r24
    1f1c:	0f 90       	pop	r0
    1f1e:	0f be       	out	0x3f, r0	; 63
    1f20:	0f 90       	pop	r0
    1f22:	1f 90       	pop	r1
    1f24:	18 95       	reti

00001f26 <__vector_43>:

// motor left backward
ISR(TIMER4_COMPB_vect) {
    1f26:	1f 92       	push	r1
    1f28:	0f 92       	push	r0
    1f2a:	0f b6       	in	r0, 0x3f	; 63
    1f2c:	0f 92       	push	r0
    1f2e:	11 24       	eor	r1, r1
    1f30:	8f 93       	push	r24
    1f32:	9f 93       	push	r25

//	if(pwm_left == 0) {
//		return;
//	}

	leftMotorPhase = PASSIVE_PHASE;
    1f34:	91 e0       	ldi	r25, 0x01	; 1
    1f36:	90 93 4e 03 	sts	0x034E, r25
	// select channel 15 to sample the left velocity
	currentMotLeftChannel = 15;
    1f3a:	8f e0       	ldi	r24, 0x0F	; 15
    1f3c:	80 93 4b 03 	sts	0x034B, r24

	firstSampleLeft = 1;
    1f40:	90 93 0a 02 	sts	0x020A, r25

//	LED_GREEN_OFF;

}
    1f44:	9f 91       	pop	r25
    1f46:	8f 91       	pop	r24
    1f48:	0f 90       	pop	r0
    1f4a:	0f be       	out	0x3f, r0	; 63
    1f4c:	0f 90       	pop	r0
    1f4e:	1f 90       	pop	r1
    1f50:	18 95       	reti

00001f52 <__vector_35>:

// Motor right
ISR(TIMER3_OVF_vect) {
    1f52:	1f 92       	push	r1
    1f54:	0f 92       	push	r0
    1f56:	0f b6       	in	r0, 0x3f	; 63
    1f58:	0f 92       	push	r0
    1f5a:	11 24       	eor	r1, r1
    1f5c:	8f 93       	push	r24
    1f5e:	9f 93       	push	r25

//	LED_GREEN_ON;

  	// PORTB ^= (1 << 7); // Toggle the LED

	if(cliffDetectedFlag) {
    1f60:	80 91 60 05 	lds	r24, 0x0560
    1f64:	88 23       	and	r24, r24
    1f66:	61 f0       	breq	.+24     	; 0x1f80 <__vector_35+0x2e>
		pwm_right = 0;
    1f68:	10 92 14 04 	sts	0x0414, r1
    1f6c:	10 92 13 04 	sts	0x0413, r1
		OCR3A = 0;
    1f70:	10 92 99 00 	sts	0x0099, r1
    1f74:	10 92 98 00 	sts	0x0098, r1
		OCR3B = 0;
    1f78:	10 92 9b 00 	sts	0x009B, r1
    1f7c:	10 92 9a 00 	sts	0x009A, r1
	}

	right_current_avg = 0;
    1f80:	10 92 02 04 	sts	0x0402, r1
    1f84:	10 92 01 04 	sts	0x0401, r1


	if(pwm_right == 0) {
    1f88:	80 91 13 04 	lds	r24, 0x0413
    1f8c:	90 91 14 04 	lds	r25, 0x0414
    1f90:	00 97       	sbiw	r24, 0x00	; 0
    1f92:	29 f5       	brne	.+74     	; 0x1fde <__vector_35+0x8c>
		//firstSampleRight = 0;

		//rightMotorPhase = NO_PHASE;
		//compute_right_vel = 1;

		if(pwm_right_desired_to_control >= 0) {
    1f94:	80 91 07 04 	lds	r24, 0x0407
    1f98:	90 91 08 04 	lds	r25, 0x0408
    1f9c:	97 fd       	sbrc	r25, 7
    1f9e:	05 c0       	rjmp	.+10     	; 0x1faa <__vector_35+0x58>
			rightMotorPhase = PASSIVE_PHASE;
    1fa0:	81 e0       	ldi	r24, 0x01	; 1
    1fa2:	80 93 4d 03 	sts	0x034D, r24
			// select channel 13 to sample left current
			currentMotRightChannel = 12;
    1fa6:	8c e0       	ldi	r24, 0x0C	; 12
    1fa8:	04 c0       	rjmp	.+8      	; 0x1fb2 <__vector_35+0x60>
		} else {
			rightMotorPhase = PASSIVE_PHASE;
    1faa:	81 e0       	ldi	r24, 0x01	; 1
    1fac:	80 93 4d 03 	sts	0x034D, r24
			// select channel 12 to sample left current
			currentMotRightChannel = 13;
    1fb0:	8d e0       	ldi	r24, 0x0D	; 13
    1fb2:	80 93 4c 03 	sts	0x034C, r24
		}
		firstSampleRight = 1;
    1fb6:	81 e0       	ldi	r24, 0x01	; 1
    1fb8:	80 93 09 02 	sts	0x0209, r24

		// select channel 13 to sample left current
		//currentMotRightChannel = 13;
		TCCR3A  &= ~(1 << COM3A1) & ~(1 << COM3B1);	// disable OCA and OCB
    1fbc:	80 91 90 00 	lds	r24, 0x0090
    1fc0:	8f 75       	andi	r24, 0x5F	; 95
    1fc2:	80 93 90 00 	sts	0x0090, r24
		PORTE &= ~(1 << 4) & ~(1 << 3);				// output to 0
    1fc6:	8e b1       	in	r24, 0x0e	; 14
    1fc8:	87 7e       	andi	r24, 0xE7	; 231
    1fca:	8e b9       	out	0x0e, r24	; 14
		TIMSK3 &= ~(1 << OCIE3B) & ~(1 << OCIE3A);	// disable OCA and OCB interrupt
    1fcc:	80 91 71 00 	lds	r24, 0x0071
    1fd0:	89 7f       	andi	r24, 0xF9	; 249
    1fd2:	80 93 71 00 	sts	0x0071, r24
		//TIMSK3 |= (1 << OCIE3A);		// enable OCA interrupt => sampling of velocity is enabled even if
										// the pwm is turned off...is it correct??
		TIFR3 |= (1 << OCF3A) | (1 << OCF3B);
    1fd6:	88 b3       	in	r24, 0x18	; 24
    1fd8:	86 60       	ori	r24, 0x06	; 6
    1fda:	88 bb       	out	0x18, r24	; 24
    1fdc:	36 c0       	rjmp	.+108    	; 0x204a <__vector_35+0xf8>
	}else if(pwm_right > 0) {   		// move forward
    1fde:	18 16       	cp	r1, r24
    1fe0:	19 06       	cpc	r1, r25
    1fe2:	cc f4       	brge	.+50     	; 0x2016 <__vector_35+0xc4>
		rightMotorPhase = ACTIVE_PHASE;
    1fe4:	10 92 4d 03 	sts	0x034D, r1
		// select channel 13 to sample left current
		currentMotRightChannel = 13;
    1fe8:	8d e0       	ldi	r24, 0x0D	; 13
    1fea:	80 93 4c 03 	sts	0x034C, r24
		TCCR3A  &= ~(1 << COM3B1);		// disable OCB
    1fee:	80 91 90 00 	lds	r24, 0x0090
    1ff2:	8f 7d       	andi	r24, 0xDF	; 223
    1ff4:	80 93 90 00 	sts	0x0090, r24
		TIMSK3 &= ~(1 << OCIE3B);		// disable OCB interrupt
    1ff8:	80 91 71 00 	lds	r24, 0x0071
    1ffc:	8b 7f       	andi	r24, 0xFB	; 251
    1ffe:	80 93 71 00 	sts	0x0071, r24
		PORTE &= ~(1 << 4);				// output to 0
    2002:	74 98       	cbi	0x0e, 4	; 14
		TCCR3A |= (1 << COM3A1);		// enable OCA
    2004:	80 91 90 00 	lds	r24, 0x0090
    2008:	80 68       	ori	r24, 0x80	; 128
    200a:	80 93 90 00 	sts	0x0090, r24
		TIMSK3 |= (1 << OCIE3A);		// enable OCA interrupt
    200e:	80 91 71 00 	lds	r24, 0x0071
    2012:	82 60       	ori	r24, 0x02	; 2
    2014:	18 c0       	rjmp	.+48     	; 0x2046 <__vector_35+0xf4>
	} else if(pwm_right < 0) {      	// move backward
		rightMotorPhase = ACTIVE_PHASE;
    2016:	10 92 4d 03 	sts	0x034D, r1
		// select channel 12 to sample left current
		currentMotRightChannel = 12;
    201a:	8c e0       	ldi	r24, 0x0C	; 12
    201c:	80 93 4c 03 	sts	0x034C, r24
		TCCR3A  &= ~(1 << COM3A1);		// disable OCA
    2020:	80 91 90 00 	lds	r24, 0x0090
    2024:	8f 77       	andi	r24, 0x7F	; 127
    2026:	80 93 90 00 	sts	0x0090, r24
		TIMSK3 &= ~(1 << OCIE3A);		// disable OCA interrupt
    202a:	80 91 71 00 	lds	r24, 0x0071
    202e:	8d 7f       	andi	r24, 0xFD	; 253
    2030:	80 93 71 00 	sts	0x0071, r24
		PORTE &= ~(1 << 3);				// output to 0
    2034:	73 98       	cbi	0x0e, 3	; 14
		TCCR3A |= (1 << COM3B1);		// enable OCB
    2036:	80 91 90 00 	lds	r24, 0x0090
    203a:	80 62       	ori	r24, 0x20	; 32
    203c:	80 93 90 00 	sts	0x0090, r24
		TIMSK3 |= (1 << OCIE3B);		// enable OCB interrupt
    2040:	80 91 71 00 	lds	r24, 0x0071
    2044:	84 60       	ori	r24, 0x04	; 4
    2046:	80 93 71 00 	sts	0x0071, r24
		currentMotRightChannel = 12;
	}
*/
//	LED_GREEN_OFF;

}
    204a:	9f 91       	pop	r25
    204c:	8f 91       	pop	r24
    204e:	0f 90       	pop	r0
    2050:	0f be       	out	0x3f, r0	; 63
    2052:	0f 90       	pop	r0
    2054:	1f 90       	pop	r1
    2056:	18 95       	reti

00002058 <__vector_32>:

// motor right forward
ISR(TIMER3_COMPA_vect) {
    2058:	1f 92       	push	r1
    205a:	0f 92       	push	r0
    205c:	0f b6       	in	r0, 0x3f	; 63
    205e:	0f 92       	push	r0
    2060:	11 24       	eor	r1, r1
    2062:	8f 93       	push	r24
    2064:	9f 93       	push	r25

//	if(pwm_right == 0) {
//		return;
//	}

	rightMotorPhase = PASSIVE_PHASE;
    2066:	91 e0       	ldi	r25, 0x01	; 1
    2068:	90 93 4d 03 	sts	0x034D, r25
	// select channel 12 to sample the right velocity
	currentMotRightChannel = 12;
    206c:	8c e0       	ldi	r24, 0x0C	; 12
    206e:	80 93 4c 03 	sts	0x034C, r24

	firstSampleRight = 1;
    2072:	90 93 09 02 	sts	0x0209, r25

//	LED_RED_OFF;

}
    2076:	9f 91       	pop	r25
    2078:	8f 91       	pop	r24
    207a:	0f 90       	pop	r0
    207c:	0f be       	out	0x3f, r0	; 63
    207e:	0f 90       	pop	r0
    2080:	1f 90       	pop	r1
    2082:	18 95       	reti

00002084 <__vector_33>:

// motor right backward
ISR(TIMER3_COMPB_vect) {
    2084:	1f 92       	push	r1
    2086:	0f 92       	push	r0
    2088:	0f b6       	in	r0, 0x3f	; 63
    208a:	0f 92       	push	r0
    208c:	11 24       	eor	r1, r1
    208e:	8f 93       	push	r24
    2090:	9f 93       	push	r25

//	if(pwm_right == 0) {
//		return;
//	}

	rightMotorPhase = PASSIVE_PHASE;
    2092:	91 e0       	ldi	r25, 0x01	; 1
    2094:	90 93 4d 03 	sts	0x034D, r25
	// select channel 13 to sample the right velocity
	currentMotRightChannel = 13;
    2098:	8d e0       	ldi	r24, 0x0D	; 13
    209a:	80 93 4c 03 	sts	0x034C, r24

	firstSampleRight = 1;
    209e:	90 93 09 02 	sts	0x0209, r25

//	LED_RED_OFF;
}
    20a2:	9f 91       	pop	r25
    20a4:	8f 91       	pop	r24
    20a6:	0f 90       	pop	r0
    20a8:	0f be       	out	0x3f, r0	; 63
    20aa:	0f 90       	pop	r0
    20ac:	1f 90       	pop	r1
    20ae:	18 95       	reti

000020b0 <handleMotorsWithNoController>:
}

void handleMotorsWithNoController() {

	// compute velocities even if they aren't used
	if(compute_left_vel) {
    20b0:	80 91 07 02 	lds	r24, 0x0207
    20b4:	88 23       	and	r24, r24
    20b6:	09 f4       	brne	.+2      	; 0x20ba <handleMotorsWithNoController+0xa>
    20b8:	41 c0       	rjmp	.+130    	; 0x213c <handleMotorsWithNoController+0x8c>
		last_left_vel = left_vel_sum>>2;
    20ba:	80 91 0b 04 	lds	r24, 0x040B
    20be:	90 91 0c 04 	lds	r25, 0x040C
    20c2:	96 95       	lsr	r25
    20c4:	87 95       	ror	r24
    20c6:	96 95       	lsr	r25
    20c8:	87 95       	ror	r24
    20ca:	90 93 10 04 	sts	0x0410, r25
    20ce:	80 93 0f 04 	sts	0x040F, r24
		compute_left_vel = 0;
    20d2:	10 92 07 02 	sts	0x0207, r1
		left_vel_sum = 0;
    20d6:	10 92 0c 04 	sts	0x040C, r1
    20da:	10 92 0b 04 	sts	0x040B, r1

		if(pwm_left_desired >= 0) {
    20de:	20 91 19 04 	lds	r18, 0x0419
    20e2:	30 91 1a 04 	lds	r19, 0x041A
    20e6:	fc 01       	movw	r30, r24
    20e8:	63 e0       	ldi	r22, 0x03	; 3
    20ea:	f5 95       	asr	r31
    20ec:	e7 95       	ror	r30
    20ee:	6a 95       	dec	r22
    20f0:	e1 f7       	brne	.-8      	; 0x20ea <handleMotorsWithNoController+0x3a>
    20f2:	40 91 fb 03 	lds	r20, 0x03FB
    20f6:	50 91 fc 03 	lds	r21, 0x03FC
    20fa:	60 91 fd 03 	lds	r22, 0x03FD
    20fe:	70 91 fe 03 	lds	r23, 0x03FE
    2102:	37 fd       	sbrc	r19, 7
    2104:	0a c0       	rjmp	.+20     	; 0x211a <handleMotorsWithNoController+0x6a>
			leftMotSteps += (last_left_vel>>3);
    2106:	cf 01       	movw	r24, r30
    2108:	aa 27       	eor	r26, r26
    210a:	97 fd       	sbrc	r25, 7
    210c:	a0 95       	com	r26
    210e:	ba 2f       	mov	r27, r26
    2110:	48 0f       	add	r20, r24
    2112:	59 1f       	adc	r21, r25
    2114:	6a 1f       	adc	r22, r26
    2116:	7b 1f       	adc	r23, r27
    2118:	09 c0       	rjmp	.+18     	; 0x212c <handleMotorsWithNoController+0x7c>
		} else {
			leftMotSteps -= (last_left_vel>>3);
    211a:	cf 01       	movw	r24, r30
    211c:	aa 27       	eor	r26, r26
    211e:	97 fd       	sbrc	r25, 7
    2120:	a0 95       	com	r26
    2122:	ba 2f       	mov	r27, r26
    2124:	48 1b       	sub	r20, r24
    2126:	59 0b       	sbc	r21, r25
    2128:	6a 0b       	sbc	r22, r26
    212a:	7b 0b       	sbc	r23, r27
    212c:	40 93 fb 03 	sts	0x03FB, r20
    2130:	50 93 fc 03 	sts	0x03FC, r21
    2134:	60 93 fd 03 	sts	0x03FD, r22
    2138:	70 93 fe 03 	sts	0x03FE, r23
		}
	}

	if(compute_right_vel) {
    213c:	80 91 08 02 	lds	r24, 0x0208
    2140:	88 23       	and	r24, r24
    2142:	09 f4       	brne	.+2      	; 0x2146 <handleMotorsWithNoController+0x96>
    2144:	41 c0       	rjmp	.+130    	; 0x21c8 <handleMotorsWithNoController+0x118>
		last_right_vel = right_vel_sum>>2;
    2146:	80 91 0d 04 	lds	r24, 0x040D
    214a:	90 91 0e 04 	lds	r25, 0x040E
    214e:	96 95       	lsr	r25
    2150:	87 95       	ror	r24
    2152:	96 95       	lsr	r25
    2154:	87 95       	ror	r24
    2156:	90 93 12 04 	sts	0x0412, r25
    215a:	80 93 11 04 	sts	0x0411, r24
		compute_right_vel = 0;
    215e:	10 92 08 02 	sts	0x0208, r1
		right_vel_sum = 0;
    2162:	10 92 0e 04 	sts	0x040E, r1
    2166:	10 92 0d 04 	sts	0x040D, r1

		if(pwm_right_desired >= 0) {
    216a:	20 91 17 04 	lds	r18, 0x0417
    216e:	30 91 18 04 	lds	r19, 0x0418
    2172:	fc 01       	movw	r30, r24
    2174:	43 e0       	ldi	r20, 0x03	; 3
    2176:	f5 95       	asr	r31
    2178:	e7 95       	ror	r30
    217a:	4a 95       	dec	r20
    217c:	e1 f7       	brne	.-8      	; 0x2176 <handleMotorsWithNoController+0xc6>
    217e:	40 91 f7 03 	lds	r20, 0x03F7
    2182:	50 91 f8 03 	lds	r21, 0x03F8
    2186:	60 91 f9 03 	lds	r22, 0x03F9
    218a:	70 91 fa 03 	lds	r23, 0x03FA
    218e:	37 fd       	sbrc	r19, 7
    2190:	0a c0       	rjmp	.+20     	; 0x21a6 <handleMotorsWithNoController+0xf6>
			rightMotSteps += (last_right_vel>>3);
    2192:	cf 01       	movw	r24, r30
    2194:	aa 27       	eor	r26, r26
    2196:	97 fd       	sbrc	r25, 7
    2198:	a0 95       	com	r26
    219a:	ba 2f       	mov	r27, r26
    219c:	48 0f       	add	r20, r24
    219e:	59 1f       	adc	r21, r25
    21a0:	6a 1f       	adc	r22, r26
    21a2:	7b 1f       	adc	r23, r27
    21a4:	09 c0       	rjmp	.+18     	; 0x21b8 <handleMotorsWithNoController+0x108>
		} else {
			rightMotSteps -= (last_right_vel>>3);
    21a6:	cf 01       	movw	r24, r30
    21a8:	aa 27       	eor	r26, r26
    21aa:	97 fd       	sbrc	r25, 7
    21ac:	a0 95       	com	r26
    21ae:	ba 2f       	mov	r27, r26
    21b0:	48 1b       	sub	r20, r24
    21b2:	59 0b       	sbc	r21, r25
    21b4:	6a 0b       	sbc	r22, r26
    21b6:	7b 0b       	sbc	r23, r27
    21b8:	40 93 f7 03 	sts	0x03F7, r20
    21bc:	50 93 f8 03 	sts	0x03F8, r21
    21c0:	60 93 f9 03 	sts	0x03F9, r22
    21c4:	70 93 fa 03 	sts	0x03FA, r23
		}
	}


	pwm_right_working = pwm_right_desired;	// pwm in the range 0..MAX_PWM_MOTORS
    21c8:	80 91 17 04 	lds	r24, 0x0417
    21cc:	90 91 18 04 	lds	r25, 0x0418
    21d0:	90 93 24 04 	sts	0x0424, r25
    21d4:	80 93 23 04 	sts	0x0423, r24
	pwm_left_working = pwm_left_desired;
    21d8:	80 91 19 04 	lds	r24, 0x0419
    21dc:	90 91 1a 04 	lds	r25, 0x041A
    21e0:	90 93 26 04 	sts	0x0426, r25
    21e4:	80 93 25 04 	sts	0x0425, r24
	if(obstacleAvoidanceEnabled) {
    21e8:	80 91 5e 05 	lds	r24, 0x055E
    21ec:	88 23       	and	r24, r24
    21ee:	31 f0       	breq	.+12     	; 0x21fc <handleMotorsWithNoController+0x14c>
		obstacleAvoidance(&pwm_left_working, &pwm_right_working);
    21f0:	85 e2       	ldi	r24, 0x25	; 37
    21f2:	94 e0       	ldi	r25, 0x04	; 4
    21f4:	63 e2       	ldi	r22, 0x23	; 35
    21f6:	74 e0       	ldi	r23, 0x04	; 4
    21f8:	0e 94 d1 03 	call	0x7a2	; 0x7a2 <obstacleAvoidance>
	}
	pwm_left_desired_to_control = pwm_left_working;
    21fc:	40 91 25 04 	lds	r20, 0x0425
    2200:	50 91 26 04 	lds	r21, 0x0426
    2204:	50 93 0a 04 	sts	0x040A, r21
    2208:	40 93 09 04 	sts	0x0409, r20
	pwm_right_desired_to_control = pwm_right_working;
    220c:	20 91 23 04 	lds	r18, 0x0423
    2210:	30 91 24 04 	lds	r19, 0x0424
    2214:	30 93 08 04 	sts	0x0408, r19
    2218:	20 93 07 04 	sts	0x0407, r18

	pwm_left = pwm_left_working;
    221c:	50 93 16 04 	sts	0x0416, r21
    2220:	40 93 15 04 	sts	0x0415, r20
	pwm_right = pwm_right_working;
    2224:	30 93 14 04 	sts	0x0414, r19
    2228:	20 93 13 04 	sts	0x0413, r18

	if(pwm_right > 0) {
    222c:	12 16       	cp	r1, r18
    222e:	13 06       	cpc	r1, r19
    2230:	2c f4       	brge	.+10     	; 0x223c <__stack+0x3d>
		OCR3A = (unsigned int)pwm_right;
    2232:	30 93 99 00 	sts	0x0099, r19
    2236:	20 93 98 00 	sts	0x0098, r18
    223a:	14 c0       	rjmp	.+40     	; 0x2264 <__stack+0x65>
	} else if(pwm_right < 0) {
    223c:	21 15       	cp	r18, r1
    223e:	31 05       	cpc	r19, r1
    2240:	49 f0       	breq	.+18     	; 0x2254 <__stack+0x55>
		OCR3B = (unsigned int)(-pwm_right);
    2242:	88 27       	eor	r24, r24
    2244:	99 27       	eor	r25, r25
    2246:	82 1b       	sub	r24, r18
    2248:	93 0b       	sbc	r25, r19
    224a:	90 93 9b 00 	sts	0x009B, r25
    224e:	80 93 9a 00 	sts	0x009A, r24
    2252:	08 c0       	rjmp	.+16     	; 0x2264 <__stack+0x65>
	} else {
		OCR3A = 0;
    2254:	10 92 99 00 	sts	0x0099, r1
    2258:	10 92 98 00 	sts	0x0098, r1
		OCR3B = 0;
    225c:	10 92 9b 00 	sts	0x009B, r1
    2260:	10 92 9a 00 	sts	0x009A, r1
	}
	if(pwm_left > 0) {
    2264:	14 16       	cp	r1, r20
    2266:	15 06       	cpc	r1, r21
    2268:	2c f4       	brge	.+10     	; 0x2274 <__stack+0x75>
		OCR4A = (unsigned int)pwm_left;
    226a:	50 93 a9 00 	sts	0x00A9, r21
    226e:	40 93 a8 00 	sts	0x00A8, r20
    2272:	08 95       	ret
	} else if(pwm_left < 0) {
    2274:	41 15       	cp	r20, r1
    2276:	51 05       	cpc	r21, r1
    2278:	49 f0       	breq	.+18     	; 0x228c <__stack+0x8d>
		OCR4B =(unsigned int)( -pwm_left);
    227a:	88 27       	eor	r24, r24
    227c:	99 27       	eor	r25, r25
    227e:	84 1b       	sub	r24, r20
    2280:	95 0b       	sbc	r25, r21
    2282:	90 93 ab 00 	sts	0x00AB, r25
    2286:	80 93 aa 00 	sts	0x00AA, r24
    228a:	08 95       	ret
	} else {
		OCR4A = 0;
    228c:	10 92 a9 00 	sts	0x00A9, r1
    2290:	10 92 a8 00 	sts	0x00A8, r1
		OCR4B = 0;
    2294:	10 92 ab 00 	sts	0x00AB, r1
    2298:	10 92 aa 00 	sts	0x00AA, r1
    229c:	08 95       	ret

0000229e <handleMotorsWithSpeedController>:

}

void handleMotorsWithSpeedController() {

	pwm_left_working = pwm_left_desired;
    229e:	80 91 19 04 	lds	r24, 0x0419
    22a2:	90 91 1a 04 	lds	r25, 0x041A
    22a6:	90 93 26 04 	sts	0x0426, r25
    22aa:	80 93 25 04 	sts	0x0425, r24
	pwm_right_working = pwm_right_desired;
    22ae:	80 91 17 04 	lds	r24, 0x0417
    22b2:	90 91 18 04 	lds	r25, 0x0418
    22b6:	90 93 24 04 	sts	0x0424, r25
    22ba:	80 93 23 04 	sts	0x0423, r24
	if(obstacleAvoidanceEnabled) {
    22be:	80 91 5e 05 	lds	r24, 0x055E
    22c2:	88 23       	and	r24, r24
    22c4:	31 f0       	breq	.+12     	; 0x22d2 <handleMotorsWithSpeedController+0x34>
		obstacleAvoidance(&pwm_left_working, &pwm_right_working);
    22c6:	85 e2       	ldi	r24, 0x25	; 37
    22c8:	94 e0       	ldi	r25, 0x04	; 4
    22ca:	63 e2       	ldi	r22, 0x23	; 35
    22cc:	74 e0       	ldi	r23, 0x04	; 4
    22ce:	0e 94 d1 03 	call	0x7a2	; 0x7a2 <obstacleAvoidance>
	}
	pwm_left_desired_to_control = pwm_left_working;
    22d2:	e0 91 25 04 	lds	r30, 0x0425
    22d6:	f0 91 26 04 	lds	r31, 0x0426
    22da:	f0 93 0a 04 	sts	0x040A, r31
    22de:	e0 93 09 04 	sts	0x0409, r30
	pwm_right_desired_to_control = pwm_right_working;
    22e2:	80 91 23 04 	lds	r24, 0x0423
    22e6:	90 91 24 04 	lds	r25, 0x0424
    22ea:	90 93 08 04 	sts	0x0408, r25
    22ee:	80 93 07 04 	sts	0x0407, r24

	if(compute_left_vel) {
    22f2:	80 91 07 02 	lds	r24, 0x0207
    22f6:	88 23       	and	r24, r24
    22f8:	09 f4       	brne	.+2      	; 0x22fc <handleMotorsWithSpeedController+0x5e>
    22fa:	6e c0       	rjmp	.+220    	; 0x23d8 <handleMotorsWithSpeedController+0x13a>

		last_left_vel = left_vel_sum>>2;
    22fc:	80 91 0b 04 	lds	r24, 0x040B
    2300:	90 91 0c 04 	lds	r25, 0x040C
    2304:	96 95       	lsr	r25
    2306:	87 95       	ror	r24
    2308:	96 95       	lsr	r25
    230a:	87 95       	ror	r24
    230c:	90 93 10 04 	sts	0x0410, r25
    2310:	80 93 0f 04 	sts	0x040F, r24
		compute_left_vel = 0;
    2314:	10 92 07 02 	sts	0x0207, r1
		left_vel_sum = 0;
    2318:	10 92 0c 04 	sts	0x040C, r1
    231c:	10 92 0b 04 	sts	0x040B, r1
    2320:	bc 01       	movw	r22, r24
    2322:	83 e0       	ldi	r24, 0x03	; 3
    2324:	75 95       	asr	r23
    2326:	67 95       	ror	r22
    2328:	8a 95       	dec	r24
    232a:	e1 f7       	brne	.-8      	; 0x2324 <handleMotorsWithSpeedController+0x86>
    232c:	20 91 fb 03 	lds	r18, 0x03FB
    2330:	30 91 fc 03 	lds	r19, 0x03FC
    2334:	40 91 fd 03 	lds	r20, 0x03FD
    2338:	50 91 fe 03 	lds	r21, 0x03FE

		if(pwm_left_desired_to_control >= 0) {
    233c:	f7 fd       	sbrc	r31, 7
    233e:	0a c0       	rjmp	.+20     	; 0x2354 <handleMotorsWithSpeedController+0xb6>
			leftMotSteps += (last_left_vel>>3);
    2340:	cb 01       	movw	r24, r22
    2342:	aa 27       	eor	r26, r26
    2344:	97 fd       	sbrc	r25, 7
    2346:	a0 95       	com	r26
    2348:	ba 2f       	mov	r27, r26
    234a:	28 0f       	add	r18, r24
    234c:	39 1f       	adc	r19, r25
    234e:	4a 1f       	adc	r20, r26
    2350:	5b 1f       	adc	r21, r27
    2352:	09 c0       	rjmp	.+18     	; 0x2366 <handleMotorsWithSpeedController+0xc8>
		} else {
			leftMotSteps -= (last_left_vel>>3);
    2354:	cb 01       	movw	r24, r22
    2356:	aa 27       	eor	r26, r26
    2358:	97 fd       	sbrc	r25, 7
    235a:	a0 95       	com	r26
    235c:	ba 2f       	mov	r27, r26
    235e:	28 1b       	sub	r18, r24
    2360:	39 0b       	sbc	r19, r25
    2362:	4a 0b       	sbc	r20, r26
    2364:	5b 0b       	sbc	r21, r27
    2366:	20 93 fb 03 	sts	0x03FB, r18
    236a:	30 93 fc 03 	sts	0x03FC, r19
    236e:	40 93 fd 03 	sts	0x03FD, r20
    2372:	50 93 fe 03 	sts	0x03FE, r21
		}

		if(robotPosition == HORIZONTAL_POS) {
    2376:	80 91 16 02 	lds	r24, 0x0216
    237a:	81 30       	cpi	r24, 0x01	; 1
    237c:	29 f4       	brne	.+10     	; 0x2388 <handleMotorsWithSpeedController+0xea>
			//PORTB &= ~(1 << 5);
			start_horizontal_speed_control_left(&pwm_left_working);
    237e:	85 e2       	ldi	r24, 0x25	; 37
    2380:	94 e0       	ldi	r25, 0x04	; 4
    2382:	0e 94 2c 1a 	call	0x3458	; 0x3458 <start_horizontal_speed_control_left>
    2386:	04 c0       	rjmp	.+8      	; 0x2390 <handleMotorsWithSpeedController+0xf2>
			//PORTB |= (1 << 5);
		} else {
			//PORTB &= ~(1 << 6);
			start_vertical_speed_control_left(&pwm_left_working);
    2388:	85 e2       	ldi	r24, 0x25	; 37
    238a:	94 e0       	ldi	r25, 0x04	; 4
    238c:	0e 94 24 17 	call	0x2e48	; 0x2e48 <start_vertical_speed_control_left>
			//PORTB |= (1 << 6);
		}

		pwm_left = pwm_left_working;
    2390:	20 91 25 04 	lds	r18, 0x0425
    2394:	30 91 26 04 	lds	r19, 0x0426
    2398:	30 93 16 04 	sts	0x0416, r19
    239c:	20 93 15 04 	sts	0x0415, r18

		if(pwm_left > 0) {
    23a0:	12 16       	cp	r1, r18
    23a2:	13 06       	cpc	r1, r19
    23a4:	2c f4       	brge	.+10     	; 0x23b0 <handleMotorsWithSpeedController+0x112>
			OCR4A = (unsigned int)pwm_left;
    23a6:	30 93 a9 00 	sts	0x00A9, r19
    23aa:	20 93 a8 00 	sts	0x00A8, r18
    23ae:	14 c0       	rjmp	.+40     	; 0x23d8 <handleMotorsWithSpeedController+0x13a>
		} else if(pwm_left < 0) {
    23b0:	21 15       	cp	r18, r1
    23b2:	31 05       	cpc	r19, r1
    23b4:	49 f0       	breq	.+18     	; 0x23c8 <handleMotorsWithSpeedController+0x12a>
			OCR4B =(unsigned int)( -pwm_left);
    23b6:	88 27       	eor	r24, r24
    23b8:	99 27       	eor	r25, r25
    23ba:	82 1b       	sub	r24, r18
    23bc:	93 0b       	sbc	r25, r19
    23be:	90 93 ab 00 	sts	0x00AB, r25
    23c2:	80 93 aa 00 	sts	0x00AA, r24
    23c6:	08 c0       	rjmp	.+16     	; 0x23d8 <handleMotorsWithSpeedController+0x13a>
		} else {
			OCR4A = 0;
    23c8:	10 92 a9 00 	sts	0x00A9, r1
    23cc:	10 92 a8 00 	sts	0x00A8, r1
			OCR4B = 0;
    23d0:	10 92 ab 00 	sts	0x00AB, r1
    23d4:	10 92 aa 00 	sts	0x00AA, r1
		}

	}

	if(compute_right_vel) {
    23d8:	80 91 08 02 	lds	r24, 0x0208
    23dc:	88 23       	and	r24, r24
    23de:	09 f4       	brne	.+2      	; 0x23e2 <handleMotorsWithSpeedController+0x144>
    23e0:	72 c0       	rjmp	.+228    	; 0x24c6 <handleMotorsWithSpeedController+0x228>

		last_right_vel = right_vel_sum>>2;
    23e2:	80 91 0d 04 	lds	r24, 0x040D
    23e6:	90 91 0e 04 	lds	r25, 0x040E
    23ea:	96 95       	lsr	r25
    23ec:	87 95       	ror	r24
    23ee:	96 95       	lsr	r25
    23f0:	87 95       	ror	r24
    23f2:	90 93 12 04 	sts	0x0412, r25
    23f6:	80 93 11 04 	sts	0x0411, r24
		compute_right_vel = 0;
    23fa:	10 92 08 02 	sts	0x0208, r1
		right_vel_sum = 0;
    23fe:	10 92 0e 04 	sts	0x040E, r1
    2402:	10 92 0d 04 	sts	0x040D, r1

		if(pwm_right_desired_to_control >= 0) {
    2406:	20 91 07 04 	lds	r18, 0x0407
    240a:	30 91 08 04 	lds	r19, 0x0408
    240e:	fc 01       	movw	r30, r24
    2410:	a3 e0       	ldi	r26, 0x03	; 3
    2412:	f5 95       	asr	r31
    2414:	e7 95       	ror	r30
    2416:	aa 95       	dec	r26
    2418:	e1 f7       	brne	.-8      	; 0x2412 <handleMotorsWithSpeedController+0x174>
    241a:	40 91 f7 03 	lds	r20, 0x03F7
    241e:	50 91 f8 03 	lds	r21, 0x03F8
    2422:	60 91 f9 03 	lds	r22, 0x03F9
    2426:	70 91 fa 03 	lds	r23, 0x03FA
    242a:	37 fd       	sbrc	r19, 7
    242c:	0a c0       	rjmp	.+20     	; 0x2442 <handleMotorsWithSpeedController+0x1a4>
			rightMotSteps += (last_right_vel>>3);
    242e:	cf 01       	movw	r24, r30
    2430:	aa 27       	eor	r26, r26
    2432:	97 fd       	sbrc	r25, 7
    2434:	a0 95       	com	r26
    2436:	ba 2f       	mov	r27, r26
    2438:	48 0f       	add	r20, r24
    243a:	59 1f       	adc	r21, r25
    243c:	6a 1f       	adc	r22, r26
    243e:	7b 1f       	adc	r23, r27
    2440:	09 c0       	rjmp	.+18     	; 0x2454 <handleMotorsWithSpeedController+0x1b6>
		} else {
			rightMotSteps -= (last_right_vel>>3);
    2442:	cf 01       	movw	r24, r30
    2444:	aa 27       	eor	r26, r26
    2446:	97 fd       	sbrc	r25, 7
    2448:	a0 95       	com	r26
    244a:	ba 2f       	mov	r27, r26
    244c:	48 1b       	sub	r20, r24
    244e:	59 0b       	sbc	r21, r25
    2450:	6a 0b       	sbc	r22, r26
    2452:	7b 0b       	sbc	r23, r27
    2454:	40 93 f7 03 	sts	0x03F7, r20
    2458:	50 93 f8 03 	sts	0x03F8, r21
    245c:	60 93 f9 03 	sts	0x03F9, r22
    2460:	70 93 fa 03 	sts	0x03FA, r23
		}

		if(robotPosition == HORIZONTAL_POS) {
    2464:	80 91 16 02 	lds	r24, 0x0216
    2468:	81 30       	cpi	r24, 0x01	; 1
    246a:	29 f4       	brne	.+10     	; 0x2476 <handleMotorsWithSpeedController+0x1d8>
			//PORTB &= ~(1 << 5);
			start_horizontal_speed_control_right(&pwm_right_working);
    246c:	83 e2       	ldi	r24, 0x23	; 35
    246e:	94 e0       	ldi	r25, 0x04	; 4
    2470:	0e 94 5a 19 	call	0x32b4	; 0x32b4 <start_horizontal_speed_control_right>
    2474:	04 c0       	rjmp	.+8      	; 0x247e <handleMotorsWithSpeedController+0x1e0>
			//PORTB |= (1 << 5);
		} else {
			//PORTB &= ~(1 << 6);
			start_vertical_speed_control_right(&pwm_right_working);
    2476:	83 e2       	ldi	r24, 0x23	; 35
    2478:	94 e0       	ldi	r25, 0x04	; 4
    247a:	0e 94 3f 18 	call	0x307e	; 0x307e <start_vertical_speed_control_right>
			//PORTB |= (1 << 6);
		}

		pwm_right = pwm_right_working;
    247e:	20 91 23 04 	lds	r18, 0x0423
    2482:	30 91 24 04 	lds	r19, 0x0424
    2486:	30 93 14 04 	sts	0x0414, r19
    248a:	20 93 13 04 	sts	0x0413, r18

		if(pwm_right > 0) {
    248e:	12 16       	cp	r1, r18
    2490:	13 06       	cpc	r1, r19
    2492:	2c f4       	brge	.+10     	; 0x249e <handleMotorsWithSpeedController+0x200>
			OCR3A = (unsigned int)pwm_right;
    2494:	30 93 99 00 	sts	0x0099, r19
    2498:	20 93 98 00 	sts	0x0098, r18
    249c:	08 95       	ret
		} else if(pwm_right < 0) {
    249e:	21 15       	cp	r18, r1
    24a0:	31 05       	cpc	r19, r1
    24a2:	49 f0       	breq	.+18     	; 0x24b6 <handleMotorsWithSpeedController+0x218>
			OCR3B = (unsigned int)(-pwm_right);
    24a4:	88 27       	eor	r24, r24
    24a6:	99 27       	eor	r25, r25
    24a8:	82 1b       	sub	r24, r18
    24aa:	93 0b       	sbc	r25, r19
    24ac:	90 93 9b 00 	sts	0x009B, r25
    24b0:	80 93 9a 00 	sts	0x009A, r24
    24b4:	08 95       	ret
		} else {
			OCR3A = 0;
    24b6:	10 92 99 00 	sts	0x0099, r1
    24ba:	10 92 98 00 	sts	0x0098, r1
			OCR3B = 0;
    24be:	10 92 9b 00 	sts	0x009B, r1
    24c2:	10 92 9a 00 	sts	0x009A, r1
    24c6:	08 95       	ret

000024c8 <initPortsIO>:
#include "ports_io.h"


void initPortsIO(void) {

	MCUCR |= (1 << PUD);	// pull-up disable for all ports
    24c8:	85 b7       	in	r24, 0x35	; 53
    24ca:	80 61       	ori	r24, 0x10	; 16
    24cc:	85 bf       	out	0x35, r24	; 53

	DDRA = 0xFF;			// proximity pulses as output
    24ce:	9f ef       	ldi	r25, 0xFF	; 255
    24d0:	91 b9       	out	0x01, r25	; 1
	PORTA = 0x00;			// proximity pulses turned off
    24d2:	12 b8       	out	0x02, r1	; 2
	
	DDRB = 0xF7;			// pwm for led r/g/b as output; CE, MOSI, SCK, SS as output (master) 
    24d4:	87 ef       	ldi	r24, 0xF7	; 247
    24d6:	84 b9       	out	0x04, r24	; 4
	PORTB = 0xE0;			// r,g,b leds turned off on high state
    24d8:	80 ee       	ldi	r24, 0xE0	; 224
    24da:	85 b9       	out	0x05, r24	; 5

	DDRC = 0xF0;			// selector as input; IR leds as output; sens-enable, sleep as output
    24dc:	80 ef       	ldi	r24, 0xF0	; 240
    24de:	87 b9       	out	0x07, r24	; 7
	PORTC = 0xB0;			// sleep = 1 (no sleep), sense_enable=0, IR leds = 1
    24e0:	80 eb       	ldi	r24, 0xB0	; 176
    24e2:	88 b9       	out	0x08, r24	; 8

	DDRD = 0xFC;			// all pins to output; when usart and i2c peripherals are activated they change the pins direction accordingly
    24e4:	8c ef       	ldi	r24, 0xFC	; 252
    24e6:	8a b9       	out	0x0a, r24	; 10
	PORTD = 0x03;			// default for unused pins is 0
    24e8:	83 e0       	ldi	r24, 0x03	; 3
    24ea:	8b b9       	out	0x0b, r24	; 11

	DDRE = 0xFF;			// all pins to output (pwm and dir for motor right as output; when usart is activated it changes the pins direction accordingly)
    24ec:	9d b9       	out	0x0d, r25	; 13
	PORTE = 0x00;			// default for unused pins is 0; pwm for motors set to 0 when stopped
    24ee:	1e b8       	out	0x0e, r1	; 14

	DDRF = 0x00;			// adc channel pins as input		
    24f0:	10 ba       	out	0x10, r1	; 16

	DDRG = 0xFF;			// unused pins as output
    24f2:	93 bb       	out	0x13, r25	; 19
	if(hardwareRevision == HW_REV_3_0) {
    24f4:	90 91 5d 05 	lds	r25, 0x055D
    24f8:	99 23       	and	r25, r25
    24fa:	11 f0       	breq	.+4      	; 0x2500 <initPortsIO+0x38>
		PORTG = 0x00;		// default for unused pins is 0
	}
	if(hardwareRevision == HW_REV_3_0_1) {
    24fc:	91 30       	cpi	r25, 0x01	; 1
    24fe:	11 f4       	brne	.+4      	; 0x2504 <initPortsIO+0x3c>
		PORTG = 0x00;		// default for unused pins is 0
    2500:	14 ba       	out	0x14, r1	; 20
    2502:	04 c0       	rjmp	.+8      	; 0x250c <initPortsIO+0x44>
	}
	if(hardwareRevision == HW_REV_3_1) {
    2504:	92 30       	cpi	r25, 0x02	; 2
    2506:	11 f4       	brne	.+4      	; 0x250c <initPortsIO+0x44>
		PORTG = 0x08;		// default for unused pins is 0, led3 to 1
    2508:	88 e0       	ldi	r24, 0x08	; 8
    250a:	84 bb       	out	0x14, r24	; 20
	}	

	DDRH = 0xFF;			// all pins to output; when usart is activated it changes the pins direction accordingly
    250c:	8f ef       	ldi	r24, 0xFF	; 255
    250e:	80 93 01 01 	sts	0x0101, r24
	PORTH = 0x00;			// default for unused pins is 0; pwm for motors set to 0 when stopped
    2512:	10 92 02 01 	sts	0x0102, r1

	DDRJ = 0x0F;			// cliff pulses as output; charge-on, button0, remote, charge status as input
    2516:	8f e0       	ldi	r24, 0x0F	; 15
    2518:	80 93 04 01 	sts	0x0104, r24
	if(hardwareRevision == HW_REV_3_0) {
    251c:	99 23       	and	r25, r25
    251e:	29 f4       	brne	.+10     	; 0x252a <initPortsIO+0x62>
		PORTJ &= 0x00;		// cliff pulse turned off
    2520:	80 91 05 01 	lds	r24, 0x0105
    2524:	10 92 05 01 	sts	0x0105, r1
    2528:	06 c0       	rjmp	.+12     	; 0x2536 <initPortsIO+0x6e>
		//#warning "Normal logic for ground sensors (hw rev 3.0)"
	}
	if(hardwareRevision == HW_REV_3_0_1) {
    252a:	91 30       	cpi	r25, 0x01	; 1
    252c:	11 f0       	breq	.+4      	; 0x2532 <initPortsIO+0x6a>
		PORTJ = 0x0F;
		//#warning "Inverse logic for ground sensors (hw rev 3.0.1)"
	}
	if(hardwareRevision == HW_REV_3_1) {
    252e:	92 30       	cpi	r25, 0x02	; 2
    2530:	11 f4       	brne	.+4      	; 0x2536 <initPortsIO+0x6e>
		PORTJ = 0x0F;
    2532:	80 93 05 01 	sts	0x0105, r24
		//#warning "Inverse logic for ground sensors (hw rev 3.1)"
	}	

	DDRK = 0x00;			// adc channel pins as input
    2536:	10 92 07 01 	sts	0x0107, r1

	DDRL = 0xFF;			// all pins to output
    253a:	8f ef       	ldi	r24, 0xFF	; 255
    253c:	80 93 0a 01 	sts	0x010A, r24
	if(hardwareRevision == HW_REV_3_0) {
    2540:	99 23       	and	r25, r25
    2542:	11 f0       	breq	.+4      	; 0x2548 <initPortsIO+0x80>
		PORTL = 0x00;		// pwm (unused) and unused pins to 0
	}
	if(hardwareRevision == HW_REV_3_0_1) {	
    2544:	91 30       	cpi	r25, 0x01	; 1
    2546:	19 f4       	brne	.+6      	; 0x254e <initPortsIO+0x86>
		PORTL = 0x00;		// pwm (unused) and unused pins to 0
    2548:	10 92 0b 01 	sts	0x010B, r1
    254c:	08 95       	ret
	}
	if(hardwareRevision == HW_REV_3_1) {
    254e:	92 30       	cpi	r25, 0x02	; 2
    2550:	19 f4       	brne	.+6      	; 0x2558 <initPortsIO+0x90>
		PORTL = 0xF7;		// pwm (unused) to 0, leds turned off on high state
    2552:	87 ef       	ldi	r24, 0xF7	; 247
    2554:	80 93 0b 01 	sts	0x010B, r24
    2558:	08 95       	ret

0000255a <computeAngle>:

	}

}

void computeAngle() {
    255a:	ef 92       	push	r14
    255c:	ff 92       	push	r15
    255e:	0f 93       	push	r16
    2560:	1f 93       	push	r17
	unsigned int abs_acc_z=abs(accZ);

	// check the robot motion plane (horizontal or vertical) based on the Z axes;
	// this check (threshold) works only if the accelerometer is calibrated
	// leaving the robot flat on the ground
	if(abs_acc_z <= VERTICAL_THRESHOLD) {
    2562:	80 91 3f 05 	lds	r24, 0x053F
    2566:	90 91 40 05 	lds	r25, 0x0540
    256a:	97 ff       	sbrs	r25, 7
    256c:	03 c0       	rjmp	.+6      	; 0x2574 <computeAngle+0x1a>
    256e:	90 95       	com	r25
    2570:	81 95       	neg	r24
    2572:	9f 4f       	sbci	r25, 0xFF	; 255
    2574:	40 97       	sbiw	r24, 0x10	; 16
    2576:	20 f4       	brcc	.+8      	; 0x2580 <computeAngle+0x26>
		currPosition = HORIZONTAL_POS;
    2578:	81 e0       	ldi	r24, 0x01	; 1
    257a:	80 93 15 02 	sts	0x0215, r24
    257e:	02 c0       	rjmp	.+4      	; 0x2584 <computeAngle+0x2a>
	} else {
		currPosition = VERTICAL_POS;
    2580:	10 92 15 02 	sts	0x0215, r1
	}
	if(prevPosition == currPosition) {			
    2584:	80 91 14 02 	lds	r24, 0x0214
    2588:	90 91 15 02 	lds	r25, 0x0215
    258c:	89 17       	cp	r24, r25
    258e:	61 f4       	brne	.+24     	; 0x25a8 <computeAngle+0x4e>
		timesInSamePos++;
    2590:	80 91 4f 05 	lds	r24, 0x054F
    2594:	8f 5f       	subi	r24, 0xFF	; 255
    2596:	80 93 4f 05 	sts	0x054F, r24
		if(timesInSamePos >= SAME_POS_NUM) {	// if the robot maintains its position for a while, then update the robot position;
    259a:	85 30       	cpi	r24, 0x05	; 5
    259c:	38 f0       	brcs	.+14     	; 0x25ac <computeAngle+0x52>
			timesInSamePos = 0;					// this check avoid to pass from one position to the other too fast when near the threshold
    259e:	10 92 4f 05 	sts	0x054F, r1
			robotPosition = currPosition;
    25a2:	90 93 16 02 	sts	0x0216, r25
    25a6:	02 c0       	rjmp	.+4      	; 0x25ac <computeAngle+0x52>
		}
	} else {
		timesInSamePos = 0;
    25a8:	10 92 4f 05 	sts	0x054F, r1
	}
	prevPosition = currPosition;
    25ac:	90 93 14 02 	sts	0x0214, r25

	// compute the angle using the X and Y axis
	currentAngle = (signed int)(atan2((float)accX, (float)accY)*RAD_2_DEG);
    25b0:	60 91 3b 05 	lds	r22, 0x053B
    25b4:	70 91 3c 05 	lds	r23, 0x053C
    25b8:	88 27       	eor	r24, r24
    25ba:	77 fd       	sbrc	r23, 7
    25bc:	80 95       	com	r24
    25be:	98 2f       	mov	r25, r24
    25c0:	0e 94 95 20 	call	0x412a	; 0x412a <__floatsisf>
    25c4:	7b 01       	movw	r14, r22
    25c6:	8c 01       	movw	r16, r24
    25c8:	60 91 3d 05 	lds	r22, 0x053D
    25cc:	70 91 3e 05 	lds	r23, 0x053E
    25d0:	88 27       	eor	r24, r24
    25d2:	77 fd       	sbrc	r23, 7
    25d4:	80 95       	com	r24
    25d6:	98 2f       	mov	r25, r24
    25d8:	0e 94 95 20 	call	0x412a	; 0x412a <__floatsisf>
    25dc:	9b 01       	movw	r18, r22
    25de:	ac 01       	movw	r20, r24
    25e0:	c8 01       	movw	r24, r16
    25e2:	b7 01       	movw	r22, r14
    25e4:	0e 94 da 23 	call	0x47b4	; 0x47b4 <atan2>
    25e8:	21 ee       	ldi	r18, 0xE1	; 225
    25ea:	3e e2       	ldi	r19, 0x2E	; 46
    25ec:	45 e6       	ldi	r20, 0x65	; 101
    25ee:	52 e4       	ldi	r21, 0x42	; 66
    25f0:	0e 94 9b 1f 	call	0x3f36	; 0x3f36 <__mulsf3>
    25f4:	0e 94 f3 20 	call	0x41e6	; 0x41e6 <__fixsfsi>
    25f8:	cb 01       	movw	r24, r22
    25fa:	70 93 4e 05 	sts	0x054E, r23
    25fe:	60 93 4d 05 	sts	0x054D, r22

	if(currentAngle < 0) {
    2602:	77 ff       	sbrs	r23, 7
    2604:	06 c0       	rjmp	.+12     	; 0x2612 <computeAngle+0xb8>
		currentAngle = currentAngle + (signed int)360;	// angles from 0 to 360
    2606:	88 59       	subi	r24, 0x98	; 152
    2608:	9e 4f       	sbci	r25, 0xFE	; 254
    260a:	90 93 4e 05 	sts	0x054E, r25
    260e:	80 93 4d 05 	sts	0x054D, r24
	}

}
    2612:	1f 91       	pop	r17
    2614:	0f 91       	pop	r16
    2616:	ff 90       	pop	r15
    2618:	ef 90       	pop	r14
    261a:	08 95       	ret

0000261c <readAccelXYZ_2>:

void readAccelXYZ_2() {

	int i = 2;

	if(useAccel == USE_MMAX7455L) {
    261c:	80 91 3a 05 	lds	r24, 0x053A
    2620:	88 23       	and	r24, r24
    2622:	09 f0       	breq	.+2      	; 0x2626 <readAccelXYZ_2+0xa>
    2624:	70 c0       	rjmp	.+224    	; 0x2706 <readAccelXYZ_2+0xea>

		for(i=2; i<5; i++) {
			accBuff[i] = i2c_readAck();								// read one byte at a time
    2626:	0e 94 d9 1b 	call	0x37b2	; 0x37b2 <i2c_readAck>
    262a:	80 93 52 05 	sts	0x0552, r24
    262e:	0e 94 d9 1b 	call	0x37b2	; 0x37b2 <i2c_readAck>
    2632:	80 93 53 05 	sts	0x0553, r24
    2636:	0e 94 d9 1b 	call	0x37b2	; 0x37b2 <i2c_readAck>
    263a:	80 93 54 05 	sts	0x0554, r24
		}
		accBuff[i] = i2c_readNak();									// read last byte sending NACK
    263e:	0e 94 e3 1b 	call	0x37c6	; 0x37c6 <i2c_readNak>
    2642:	80 93 55 05 	sts	0x0555, r24
		i2c_stop();													// set stop conditon = release bus
    2646:	0e 94 bf 1b 	call	0x377e	; 0x377e <i2c_stop>

		if(startCalibration) {										// if performing the calibration, then return the raw values
    264a:	80 91 9c 05 	lds	r24, 0x059C
    264e:	40 91 53 05 	lds	r20, 0x0553
    2652:	70 91 52 05 	lds	r23, 0x0552
    2656:	50 91 55 05 	lds	r21, 0x0555
    265a:	60 91 54 05 	lds	r22, 0x0554
    265e:	88 23       	and	r24, r24
    2660:	19 f1       	breq	.+70     	; 0x26a8 <readAccelXYZ_2+0x8c>
			accX = ((signed int)accBuff[1]<<8)|accBuff[0];    			// X axis
    2662:	80 91 51 05 	lds	r24, 0x0551
    2666:	99 27       	eor	r25, r25
    2668:	87 fd       	sbrc	r24, 7
    266a:	90 95       	com	r25
    266c:	98 2f       	mov	r25, r24
    266e:	88 27       	eor	r24, r24
    2670:	20 91 50 05 	lds	r18, 0x0550
    2674:	33 27       	eor	r19, r19
    2676:	27 fd       	sbrc	r18, 7
    2678:	30 95       	com	r19
    267a:	82 2b       	or	r24, r18
    267c:	93 2b       	or	r25, r19
    267e:	90 93 3c 05 	sts	0x053C, r25
    2682:	80 93 3b 05 	sts	0x053B, r24
			accY = ((signed int)accBuff[3]<<8)|accBuff[2];    			// Y axis
    2686:	84 2f       	mov	r24, r20
    2688:	99 27       	eor	r25, r25
    268a:	87 fd       	sbrc	r24, 7
    268c:	90 95       	com	r25
    268e:	98 2f       	mov	r25, r24
    2690:	88 27       	eor	r24, r24
    2692:	27 2f       	mov	r18, r23
    2694:	33 27       	eor	r19, r19
    2696:	27 fd       	sbrc	r18, 7
    2698:	30 95       	com	r19
    269a:	82 2b       	or	r24, r18
    269c:	93 2b       	or	r25, r19
    269e:	90 93 3e 05 	sts	0x053E, r25
    26a2:	80 93 3d 05 	sts	0x053D, r24
    26a6:	6d c0       	rjmp	.+218    	; 0x2782 <readAccelXYZ_2+0x166>
			accZ = ((signed int)accBuff[5]<<8)|accBuff[4];    			// Z axis
		} else {													// else return the calibrated values
			accX = (((signed int)accBuff[1]<<8)|accBuff[0])-accOffsetX;	// X axis
    26a8:	20 91 51 05 	lds	r18, 0x0551
    26ac:	33 27       	eor	r19, r19
    26ae:	27 fd       	sbrc	r18, 7
    26b0:	30 95       	com	r19
    26b2:	32 2f       	mov	r19, r18
    26b4:	22 27       	eor	r18, r18
    26b6:	80 91 50 05 	lds	r24, 0x0550
    26ba:	99 27       	eor	r25, r25
    26bc:	87 fd       	sbrc	r24, 7
    26be:	90 95       	com	r25
    26c0:	28 2b       	or	r18, r24
    26c2:	39 2b       	or	r19, r25
    26c4:	80 91 41 05 	lds	r24, 0x0541
    26c8:	90 91 42 05 	lds	r25, 0x0542
    26cc:	28 1b       	sub	r18, r24
    26ce:	39 0b       	sbc	r19, r25
    26d0:	30 93 3c 05 	sts	0x053C, r19
    26d4:	20 93 3b 05 	sts	0x053B, r18
			accY = (((signed int)accBuff[3]<<8)|accBuff[2])-accOffsetY;	// Y axis
    26d8:	84 2f       	mov	r24, r20
    26da:	99 27       	eor	r25, r25
    26dc:	87 fd       	sbrc	r24, 7
    26de:	90 95       	com	r25
    26e0:	98 2f       	mov	r25, r24
    26e2:	88 27       	eor	r24, r24
    26e4:	27 2f       	mov	r18, r23
    26e6:	33 27       	eor	r19, r19
    26e8:	27 fd       	sbrc	r18, 7
    26ea:	30 95       	com	r19
    26ec:	82 2b       	or	r24, r18
    26ee:	93 2b       	or	r25, r19
    26f0:	20 91 43 05 	lds	r18, 0x0543
    26f4:	30 91 44 05 	lds	r19, 0x0544
    26f8:	82 1b       	sub	r24, r18
    26fa:	93 0b       	sbc	r25, r19
    26fc:	90 93 3e 05 	sts	0x053E, r25
    2700:	80 93 3d 05 	sts	0x053D, r24
    2704:	7a c0       	rjmp	.+244    	; 0x27fa <readAccelXYZ_2+0x1de>
			accZ = (((signed int)accBuff[5]<<8)|accBuff[4])-accOffsetZ;	// Z axis
		}

	} else if(useAccel == USE_ADXL345) {							
    2706:	81 30       	cpi	r24, 0x01	; 1
    2708:	09 f0       	breq	.+2      	; 0x270c <readAccelXYZ_2+0xf0>
    270a:	8e c0       	rjmp	.+284    	; 0x2828 <readAccelXYZ_2+0x20c>

		for(i=3; i<5; i++) {
			accBuff[i] = i2c_readAck();								// read one byte at a time
    270c:	0e 94 d9 1b 	call	0x37b2	; 0x37b2 <i2c_readAck>
    2710:	80 93 53 05 	sts	0x0553, r24
    2714:	0e 94 d9 1b 	call	0x37b2	; 0x37b2 <i2c_readAck>
    2718:	80 93 54 05 	sts	0x0554, r24
		}
		accBuff[i] = i2c_readNak();									// read last byte sending NACK
    271c:	0e 94 e3 1b 	call	0x37c6	; 0x37c6 <i2c_readNak>
    2720:	80 93 55 05 	sts	0x0555, r24
		i2c_stop();													// set stop conditon = release bus
    2724:	0e 94 bf 1b 	call	0x377e	; 0x377e <i2c_stop>

		if(startCalibration) {										// if performing the calibration, then return the raw values
    2728:	80 91 9c 05 	lds	r24, 0x059C
    272c:	40 91 53 05 	lds	r20, 0x0553
    2730:	50 91 55 05 	lds	r21, 0x0555
    2734:	60 91 54 05 	lds	r22, 0x0554
    2738:	88 23       	and	r24, r24
    273a:	81 f1       	breq	.+96     	; 0x279c <readAccelXYZ_2+0x180>
			accX = ((signed int)accBuff[1]<<8)|accBuff[0];    			// X axis
    273c:	80 91 51 05 	lds	r24, 0x0551
    2740:	99 27       	eor	r25, r25
    2742:	87 fd       	sbrc	r24, 7
    2744:	90 95       	com	r25
    2746:	98 2f       	mov	r25, r24
    2748:	88 27       	eor	r24, r24
    274a:	20 91 50 05 	lds	r18, 0x0550
    274e:	33 27       	eor	r19, r19
    2750:	27 fd       	sbrc	r18, 7
    2752:	30 95       	com	r19
    2754:	82 2b       	or	r24, r18
    2756:	93 2b       	or	r25, r19
    2758:	90 93 3c 05 	sts	0x053C, r25
    275c:	80 93 3b 05 	sts	0x053B, r24
			accY = ((signed int)accBuff[3]<<8)|accBuff[2];    			// Y axis
    2760:	24 2f       	mov	r18, r20
    2762:	33 27       	eor	r19, r19
    2764:	27 fd       	sbrc	r18, 7
    2766:	30 95       	com	r19
    2768:	32 2f       	mov	r19, r18
    276a:	22 27       	eor	r18, r18
    276c:	80 91 52 05 	lds	r24, 0x0552
    2770:	99 27       	eor	r25, r25
    2772:	87 fd       	sbrc	r24, 7
    2774:	90 95       	com	r25
    2776:	28 2b       	or	r18, r24
    2778:	39 2b       	or	r19, r25
    277a:	30 93 3e 05 	sts	0x053E, r19
    277e:	20 93 3d 05 	sts	0x053D, r18
			accZ = ((signed int)accBuff[5]<<8)|accBuff[4];    			// Z axis
    2782:	85 2f       	mov	r24, r21
    2784:	99 27       	eor	r25, r25
    2786:	87 fd       	sbrc	r24, 7
    2788:	90 95       	com	r25
    278a:	98 2f       	mov	r25, r24
    278c:	88 27       	eor	r24, r24
    278e:	26 2f       	mov	r18, r22
    2790:	33 27       	eor	r19, r19
    2792:	27 fd       	sbrc	r18, 7
    2794:	30 95       	com	r19
    2796:	82 2b       	or	r24, r18
    2798:	93 2b       	or	r25, r19
    279a:	41 c0       	rjmp	.+130    	; 0x281e <readAccelXYZ_2+0x202>
		} else {													// else return the calibrated values
			accX = (((signed int)accBuff[1]<<8)|accBuff[0])-accOffsetX;	// X axis
    279c:	20 91 51 05 	lds	r18, 0x0551
    27a0:	33 27       	eor	r19, r19
    27a2:	27 fd       	sbrc	r18, 7
    27a4:	30 95       	com	r19
    27a6:	32 2f       	mov	r19, r18
    27a8:	22 27       	eor	r18, r18
    27aa:	80 91 50 05 	lds	r24, 0x0550
    27ae:	99 27       	eor	r25, r25
    27b0:	87 fd       	sbrc	r24, 7
    27b2:	90 95       	com	r25
    27b4:	28 2b       	or	r18, r24
    27b6:	39 2b       	or	r19, r25
    27b8:	80 91 41 05 	lds	r24, 0x0541
    27bc:	90 91 42 05 	lds	r25, 0x0542
    27c0:	28 1b       	sub	r18, r24
    27c2:	39 0b       	sbc	r19, r25
    27c4:	30 93 3c 05 	sts	0x053C, r19
    27c8:	20 93 3b 05 	sts	0x053B, r18
			accY = (((signed int)accBuff[3]<<8)|accBuff[2])-accOffsetY;	// Y axis
    27cc:	24 2f       	mov	r18, r20
    27ce:	33 27       	eor	r19, r19
    27d0:	27 fd       	sbrc	r18, 7
    27d2:	30 95       	com	r19
    27d4:	32 2f       	mov	r19, r18
    27d6:	22 27       	eor	r18, r18
    27d8:	80 91 52 05 	lds	r24, 0x0552
    27dc:	99 27       	eor	r25, r25
    27de:	87 fd       	sbrc	r24, 7
    27e0:	90 95       	com	r25
    27e2:	28 2b       	or	r18, r24
    27e4:	39 2b       	or	r19, r25
    27e6:	80 91 43 05 	lds	r24, 0x0543
    27ea:	90 91 44 05 	lds	r25, 0x0544
    27ee:	28 1b       	sub	r18, r24
    27f0:	39 0b       	sbc	r19, r25
    27f2:	30 93 3e 05 	sts	0x053E, r19
    27f6:	20 93 3d 05 	sts	0x053D, r18
			accZ = (((signed int)accBuff[5]<<8)|accBuff[4])-accOffsetZ;	// Z axis
    27fa:	85 2f       	mov	r24, r21
    27fc:	99 27       	eor	r25, r25
    27fe:	87 fd       	sbrc	r24, 7
    2800:	90 95       	com	r25
    2802:	98 2f       	mov	r25, r24
    2804:	88 27       	eor	r24, r24
    2806:	26 2f       	mov	r18, r22
    2808:	33 27       	eor	r19, r19
    280a:	27 fd       	sbrc	r18, 7
    280c:	30 95       	com	r19
    280e:	82 2b       	or	r24, r18
    2810:	93 2b       	or	r25, r19
    2812:	20 91 45 05 	lds	r18, 0x0545
    2816:	30 91 46 05 	lds	r19, 0x0546
    281a:	82 1b       	sub	r24, r18
    281c:	93 0b       	sbc	r25, r19
    281e:	90 93 40 05 	sts	0x0540, r25
    2822:	80 93 3f 05 	sts	0x053F, r24
    2826:	08 95       	ret
		}

	} else {

		accX = 0;
    2828:	10 92 3c 05 	sts	0x053C, r1
    282c:	10 92 3b 05 	sts	0x053B, r1
		accY = 0;
    2830:	10 92 3e 05 	sts	0x053E, r1
    2834:	10 92 3d 05 	sts	0x053D, r1
		accZ = 0;
    2838:	10 92 40 05 	sts	0x0540, r1
    283c:	10 92 3f 05 	sts	0x053F, r1
    2840:	08 95       	ret

00002842 <initADXL345>:
unsigned char initADXL345() {
	
	unsigned char ret = 0;

	// configure device
	ret = i2c_start(accelAddress+I2C_WRITE);	// set device address and write mode
    2842:	80 91 13 02 	lds	r24, 0x0213
    2846:	0e 94 6e 1b 	call	0x36dc	; 0x36dc <i2c_start>
    if (ret) {				// failed to issue start condition, possibly no device found
    284a:	88 23       	and	r24, r24
    284c:	e1 f4       	brne	.+56     	; 0x2886 <initADXL345+0x44>
        i2c_stop();
		return 1;
    }else {					// issuing start condition ok, device accessible
        i2c_write(0x2D);	// power control register
    284e:	8d e2       	ldi	r24, 0x2D	; 45
    2850:	0e 94 c7 1b 	call	0x378e	; 0x378e <i2c_write>
        i2c_write(0x08);	// measurement mode
    2854:	88 e0       	ldi	r24, 0x08	; 8
    2856:	0e 94 c7 1b 	call	0x378e	; 0x378e <i2c_write>
        i2c_stop();			// set stop conditon = release bus
    285a:	0e 94 bf 1b 	call	0x377e	; 0x377e <i2c_stop>
    }

	ret = i2c_start(accelAddress+I2C_WRITE);	// set device address and write mode
    285e:	80 91 13 02 	lds	r24, 0x0213
    2862:	0e 94 6e 1b 	call	0x36dc	; 0x36dc <i2c_start>
    if (ret) {				// failed to issue start condition, possibly no device found
    2866:	88 23       	and	r24, r24
    2868:	71 f4       	brne	.+28     	; 0x2886 <initADXL345+0x44>
        i2c_stop();
		return 1;
    }else {					// issuing start condition ok, device accessible
        i2c_write(0x31);	// Data format register
    286a:	81 e3       	ldi	r24, 0x31	; 49
    286c:	0e 94 c7 1b 	call	0x378e	; 0x378e <i2c_write>
        i2c_write(0x00);	// set to 10-bits resolution; 2g sensitivity
    2870:	80 e0       	ldi	r24, 0x00	; 0
    2872:	0e 94 c7 1b 	call	0x378e	; 0x378e <i2c_write>
        i2c_stop();			// set stop conditon = release bus
    2876:	0e 94 bf 1b 	call	0x377e	; 0x377e <i2c_stop>
    }

	ret = i2c_start(accelAddress+I2C_WRITE);	// set device address and write mode
    287a:	80 91 13 02 	lds	r24, 0x0213
    287e:	0e 94 6e 1b 	call	0x36dc	; 0x36dc <i2c_start>
    if (ret) {				// failed to issue start condition, possibly no device found
    2882:	88 23       	and	r24, r24
    2884:	21 f0       	breq	.+8      	; 0x288e <initADXL345+0x4c>
        i2c_stop();
    2886:	0e 94 bf 1b 	call	0x377e	; 0x377e <i2c_stop>
    288a:	81 e0       	ldi	r24, 0x01	; 1
    288c:	08 95       	ret
		return 1;
    }else {					// issuing start condition ok, device accessible
        i2c_write(0x2C);	// data rate register
    288e:	8c e2       	ldi	r24, 0x2C	; 44
    2890:	0e 94 c7 1b 	call	0x378e	; 0x378e <i2c_write>
        i2c_write(0x09);	// set 50 Hz output data rate
    2894:	89 e0       	ldi	r24, 0x09	; 9
    2896:	0e 94 c7 1b 	call	0x378e	; 0x378e <i2c_write>
        i2c_stop();			// set stop conditon = release bus
    289a:	0e 94 bf 1b 	call	0x377e	; 0x377e <i2c_stop>
    289e:	80 e0       	ldi	r24, 0x00	; 0
    }

	return 0;

}
    28a0:	08 95       	ret

000028a2 <initMMA7455L>:
unsigned char initMMA7455L() {

	unsigned char ret = 0;

	// configure device
	ret = i2c_start(accelAddress+I2C_WRITE);	// set device address and write mode
    28a2:	80 91 13 02 	lds	r24, 0x0213
    28a6:	0e 94 6e 1b 	call	0x36dc	; 0x36dc <i2c_start>
    if (ret) {				// failed to issue start condition, possibly no device found
    28aa:	88 23       	and	r24, r24
    28ac:	21 f0       	breq	.+8      	; 0x28b6 <initMMA7455L+0x14>
        i2c_stop();
    28ae:	0e 94 bf 1b 	call	0x377e	; 0x377e <i2c_stop>
    28b2:	81 e0       	ldi	r24, 0x01	; 1
    28b4:	08 95       	ret
		return 1;
    }else {					// issuing start condition ok, device accessible
        i2c_write(0x16);	// power register
    28b6:	86 e1       	ldi	r24, 0x16	; 22
    28b8:	0e 94 c7 1b 	call	0x378e	; 0x378e <i2c_write>
        i2c_write(0x45);	// measurement mode; 2g
    28bc:	85 e4       	ldi	r24, 0x45	; 69
    28be:	0e 94 c7 1b 	call	0x378e	; 0x378e <i2c_write>
        i2c_stop();			// set stop conditon = release bus
    28c2:	0e 94 bf 1b 	call	0x377e	; 0x377e <i2c_stop>
    28c6:	80 e0       	ldi	r24, 0x00	; 0
    }

	return 0;				// configuration ok

}
    28c8:	08 95       	ret

000028ca <readAccelXYZ_1>:

void readAccelXYZ_1() {

	int i = 0;

	if(useAccel == USE_MMAX7455L) {
    28ca:	80 91 3a 05 	lds	r24, 0x053A
    28ce:	88 23       	and	r24, r24
    28d0:	a9 f4       	brne	.+42     	; 0x28fc <readAccelXYZ_1+0x32>
		// reg 0x02: 10 bits output value Y LSB
		// reg 0x03: 10 bits output value Y MSB
		// reg 0x04: 10 bits output value Z LSB
		// reg 0x05: 10 bits output value Z MSB

		i2c_start(accelAddress+I2C_WRITE);							// set device address and write mode
    28d2:	80 91 13 02 	lds	r24, 0x0213
    28d6:	0e 94 6e 1b 	call	0x36dc	; 0x36dc <i2c_start>
		i2c_write(0x00);											// sends address to read from (X LSB)
    28da:	80 e0       	ldi	r24, 0x00	; 0
    28dc:	0e 94 c7 1b 	call	0x378e	; 0x378e <i2c_write>
		i2c_rep_start(accelAddress+I2C_READ);						// set device address and read mode
    28e0:	80 91 13 02 	lds	r24, 0x0213
    28e4:	8f 5f       	subi	r24, 0xFF	; 255
    28e6:	0e 94 bc 1b 	call	0x3778	; 0x3778 <i2c_rep_start>

		for(i=0; i<2; i++) {
			accBuff[i] = i2c_readAck();								// read one byte at a time
    28ea:	0e 94 d9 1b 	call	0x37b2	; 0x37b2 <i2c_readAck>
    28ee:	80 93 50 05 	sts	0x0550, r24
    28f2:	0e 94 d9 1b 	call	0x37b2	; 0x37b2 <i2c_readAck>
    28f6:	80 93 51 05 	sts	0x0551, r24
    28fa:	08 95       	ret
		}
		return;

	} else if(useAccel == USE_ADXL345) {							
    28fc:	81 30       	cpi	r24, 0x01	; 1
    28fe:	c9 f4       	brne	.+50     	; 0x2932 <readAccelXYZ_1+0x68>
		// reg 0x34: 10 bits output value Y LSB
		// reg 0x35: 10 bits output value Y MSB
		// reg 0x36: 10 bits output value Z LSB
		// reg 0x37: 10 bits output value Z MSB

		i2c_start(accelAddress+I2C_WRITE);							// set device address and write mode	
    2900:	80 91 13 02 	lds	r24, 0x0213
    2904:	0e 94 6e 1b 	call	0x36dc	; 0x36dc <i2c_start>
		i2c_write(0x32);											// sends address to read from (X LSB)
    2908:	82 e3       	ldi	r24, 0x32	; 50
    290a:	0e 94 c7 1b 	call	0x378e	; 0x378e <i2c_write>
		i2c_rep_start(accelAddress+I2C_READ);						// set device address and read mode
    290e:	80 91 13 02 	lds	r24, 0x0213
    2912:	8f 5f       	subi	r24, 0xFF	; 255
    2914:	0e 94 bc 1b 	call	0x3778	; 0x3778 <i2c_rep_start>

		for(i=0; i<3; i++) {
			accBuff[i] = i2c_readAck();								// read one byte at a time
    2918:	0e 94 d9 1b 	call	0x37b2	; 0x37b2 <i2c_readAck>
    291c:	80 93 50 05 	sts	0x0550, r24
    2920:	0e 94 d9 1b 	call	0x37b2	; 0x37b2 <i2c_readAck>
    2924:	80 93 51 05 	sts	0x0551, r24
    2928:	0e 94 d9 1b 	call	0x37b2	; 0x37b2 <i2c_readAck>
    292c:	80 93 52 05 	sts	0x0552, r24
    2930:	08 95       	ret
		}
		return;

	} else {

		accX = 0;
    2932:	10 92 3c 05 	sts	0x053C, r1
    2936:	10 92 3b 05 	sts	0x053B, r1
		accY = 0;
    293a:	10 92 3e 05 	sts	0x053E, r1
    293e:	10 92 3d 05 	sts	0x053D, r1
		accZ = 0;
    2942:	10 92 40 05 	sts	0x0540, r1
    2946:	10 92 3f 05 	sts	0x053F, r1
    294a:	08 95       	ret

0000294c <readAccelXYZ>:

	}

}

void readAccelXYZ() {
    294c:	ef 92       	push	r14
    294e:	ff 92       	push	r15
    2950:	0f 93       	push	r16
    2952:	1f 93       	push	r17
    2954:	df 93       	push	r29
    2956:	cf 93       	push	r28
    2958:	00 d0       	rcall	.+0      	; 0x295a <readAccelXYZ+0xe>
    295a:	00 d0       	rcall	.+0      	; 0x295c <readAccelXYZ+0x10>
    295c:	cd b7       	in	r28, 0x3d	; 61
    295e:	de b7       	in	r29, 0x3e	; 62

	int i = 0;
	signed char buff[6];

	if(useAccel == USE_MMAX7455L) {
    2960:	80 91 3a 05 	lds	r24, 0x053A
    2964:	88 23       	and	r24, r24
    2966:	71 f5       	brne	.+92     	; 0x29c4 <readAccelXYZ+0x78>
		// reg 0x02: 10 bits output value Y LSB
		// reg 0x03: 10 bits output value Y MSB
		// reg 0x04: 10 bits output value Z LSB
		// reg 0x05: 10 bits output value Z MSB

		i2c_start(accelAddress+I2C_WRITE);							// set device address and write mode
    2968:	80 91 13 02 	lds	r24, 0x0213
    296c:	0e 94 6e 1b 	call	0x36dc	; 0x36dc <i2c_start>
		i2c_write(0x00);											// sends address to read from (X LSB)
    2970:	80 e0       	ldi	r24, 0x00	; 0
    2972:	0e 94 c7 1b 	call	0x378e	; 0x378e <i2c_write>
		i2c_rep_start(accelAddress+I2C_READ);						// set device address and read mode
    2976:	80 91 13 02 	lds	r24, 0x0213
    297a:	8f 5f       	subi	r24, 0xFF	; 255
    297c:	0e 94 bc 1b 	call	0x3778	; 0x3778 <i2c_rep_start>
    2980:	8e 01       	movw	r16, r28
    2982:	0f 5f       	subi	r16, 0xFF	; 255
    2984:	1f 4f       	sbci	r17, 0xFF	; 255

		for(i=0; i<5; i++) {
    2986:	96 e0       	ldi	r25, 0x06	; 6
    2988:	e9 2e       	mov	r14, r25
    298a:	f1 2c       	mov	r15, r1
    298c:	ec 0e       	add	r14, r28
    298e:	fd 1e       	adc	r15, r29
			buff[i] = i2c_readAck();								// read one byte at a time
    2990:	0e 94 d9 1b 	call	0x37b2	; 0x37b2 <i2c_readAck>
    2994:	f8 01       	movw	r30, r16
    2996:	81 93       	st	Z+, r24
    2998:	8f 01       	movw	r16, r30

		i2c_start(accelAddress+I2C_WRITE);							// set device address and write mode
		i2c_write(0x00);											// sends address to read from (X LSB)
		i2c_rep_start(accelAddress+I2C_READ);						// set device address and read mode

		for(i=0; i<5; i++) {
    299a:	ee 15       	cp	r30, r14
    299c:	ff 05       	cpc	r31, r15
    299e:	c1 f7       	brne	.-16     	; 0x2990 <readAccelXYZ+0x44>
			buff[i] = i2c_readAck();								// read one byte at a time
		}
		buff[i] = i2c_readNak();									// read last byte sending NACK
    29a0:	0e 94 e3 1b 	call	0x37c6	; 0x37c6 <i2c_readNak>
    29a4:	18 2f       	mov	r17, r24
    29a6:	8e 83       	std	Y+6, r24	; 0x06
		i2c_stop();													// set stop conditon = release bus
    29a8:	0e 94 bf 1b 	call	0x377e	; 0x377e <i2c_stop>

		if(startCalibration) {										// if performing the calibration, then return the raw values
    29ac:	80 91 9c 05 	lds	r24, 0x059C
    29b0:	9a 81       	ldd	r25, Y+2	; 0x02
    29b2:	29 81       	ldd	r18, Y+1	; 0x01
    29b4:	4c 81       	ldd	r20, Y+4	; 0x04
    29b6:	5b 81       	ldd	r21, Y+3	; 0x03
    29b8:	61 2f       	mov	r22, r17
    29ba:	77 27       	eor	r23, r23
    29bc:	67 fd       	sbrc	r22, 7
    29be:	70 95       	com	r23
    29c0:	ed 81       	ldd	r30, Y+5	; 0x05
    29c2:	30 c0       	rjmp	.+96     	; 0x2a24 <readAccelXYZ+0xd8>
			accX = (((signed int)buff[1]<<8)|buff[0])-accOffsetX;	// X axis
			accY = (((signed int)buff[3]<<8)|buff[2])-accOffsetY;	// Y axis
			accZ = (((signed int)buff[5]<<8)|buff[4])-accOffsetZ;	// Z axis
		}

	} else if(useAccel == USE_ADXL345) {							
    29c4:	81 30       	cpi	r24, 0x01	; 1
    29c6:	09 f0       	breq	.+2      	; 0x29ca <readAccelXYZ+0x7e>
    29c8:	95 c0       	rjmp	.+298    	; 0x2af4 <readAccelXYZ+0x1a8>
		// reg 0x34: 10 bits output value Y LSB
		// reg 0x35: 10 bits output value Y MSB
		// reg 0x36: 10 bits output value Z LSB
		// reg 0x37: 10 bits output value Z MSB

		i2c_start(accelAddress+I2C_WRITE);							// set device address and write mode	
    29ca:	80 91 13 02 	lds	r24, 0x0213
    29ce:	0e 94 6e 1b 	call	0x36dc	; 0x36dc <i2c_start>
		i2c_write(0x32);											// sends address to read from (X LSB)
    29d2:	82 e3       	ldi	r24, 0x32	; 50
    29d4:	0e 94 c7 1b 	call	0x378e	; 0x378e <i2c_write>
		i2c_rep_start(accelAddress+I2C_READ);						// set device address and read mode
    29d8:	80 91 13 02 	lds	r24, 0x0213
    29dc:	8f 5f       	subi	r24, 0xFF	; 255
    29de:	0e 94 bc 1b 	call	0x3778	; 0x3778 <i2c_rep_start>
    29e2:	8e 01       	movw	r16, r28
    29e4:	0f 5f       	subi	r16, 0xFF	; 255
    29e6:	1f 4f       	sbci	r17, 0xFF	; 255

		for(i=0; i<5; i++) {
    29e8:	86 e0       	ldi	r24, 0x06	; 6
    29ea:	e8 2e       	mov	r14, r24
    29ec:	f1 2c       	mov	r15, r1
    29ee:	ec 0e       	add	r14, r28
    29f0:	fd 1e       	adc	r15, r29
			buff[i] = i2c_readAck();								// read one byte at a time
    29f2:	0e 94 d9 1b 	call	0x37b2	; 0x37b2 <i2c_readAck>
    29f6:	f8 01       	movw	r30, r16
    29f8:	81 93       	st	Z+, r24
    29fa:	8f 01       	movw	r16, r30

		i2c_start(accelAddress+I2C_WRITE);							// set device address and write mode	
		i2c_write(0x32);											// sends address to read from (X LSB)
		i2c_rep_start(accelAddress+I2C_READ);						// set device address and read mode

		for(i=0; i<5; i++) {
    29fc:	ee 15       	cp	r30, r14
    29fe:	ff 05       	cpc	r31, r15
    2a00:	c1 f7       	brne	.-16     	; 0x29f2 <readAccelXYZ+0xa6>
			buff[i] = i2c_readAck();								// read one byte at a time
		}
		buff[i] = i2c_readNak();									// read last byte sending NACK
    2a02:	0e 94 e3 1b 	call	0x37c6	; 0x37c6 <i2c_readNak>
    2a06:	18 2f       	mov	r17, r24
    2a08:	8e 83       	std	Y+6, r24	; 0x06
		i2c_stop();													// set stop conditon = release bus
    2a0a:	0e 94 bf 1b 	call	0x377e	; 0x377e <i2c_stop>

		if(startCalibration) {										// if performing the calibration, then return the raw values
    2a0e:	80 91 9c 05 	lds	r24, 0x059C
    2a12:	9a 81       	ldd	r25, Y+2	; 0x02
    2a14:	29 81       	ldd	r18, Y+1	; 0x01
    2a16:	4c 81       	ldd	r20, Y+4	; 0x04
    2a18:	5b 81       	ldd	r21, Y+3	; 0x03
    2a1a:	ed 81       	ldd	r30, Y+5	; 0x05
    2a1c:	61 2f       	mov	r22, r17
    2a1e:	77 27       	eor	r23, r23
    2a20:	67 fd       	sbrc	r22, 7
    2a22:	70 95       	com	r23
    2a24:	88 23       	and	r24, r24
    2a26:	41 f1       	breq	.+80     	; 0x2a78 <readAccelXYZ+0x12c>
			accX = ((signed int)buff[1]<<8)|buff[0];    			// X axis
    2a28:	89 2f       	mov	r24, r25
    2a2a:	99 27       	eor	r25, r25
    2a2c:	87 fd       	sbrc	r24, 7
    2a2e:	90 95       	com	r25
    2a30:	98 2f       	mov	r25, r24
    2a32:	88 27       	eor	r24, r24
    2a34:	33 27       	eor	r19, r19
    2a36:	27 fd       	sbrc	r18, 7
    2a38:	30 95       	com	r19
    2a3a:	82 2b       	or	r24, r18
    2a3c:	93 2b       	or	r25, r19
    2a3e:	90 93 3c 05 	sts	0x053C, r25
    2a42:	80 93 3b 05 	sts	0x053B, r24
			accY = ((signed int)buff[3]<<8)|buff[2];    			// Y axis
    2a46:	84 2f       	mov	r24, r20
    2a48:	99 27       	eor	r25, r25
    2a4a:	87 fd       	sbrc	r24, 7
    2a4c:	90 95       	com	r25
    2a4e:	98 2f       	mov	r25, r24
    2a50:	88 27       	eor	r24, r24
    2a52:	25 2f       	mov	r18, r21
    2a54:	33 27       	eor	r19, r19
    2a56:	27 fd       	sbrc	r18, 7
    2a58:	30 95       	com	r19
    2a5a:	82 2b       	or	r24, r18
    2a5c:	93 2b       	or	r25, r19
    2a5e:	90 93 3e 05 	sts	0x053E, r25
    2a62:	80 93 3d 05 	sts	0x053D, r24
			accZ = ((signed int)buff[5]<<8)|buff[4];    			// Z axis
    2a66:	96 2f       	mov	r25, r22
    2a68:	88 27       	eor	r24, r24
    2a6a:	2e 2f       	mov	r18, r30
    2a6c:	33 27       	eor	r19, r19
    2a6e:	27 fd       	sbrc	r18, 7
    2a70:	30 95       	com	r19
    2a72:	82 2b       	or	r24, r18
    2a74:	93 2b       	or	r25, r19
    2a76:	39 c0       	rjmp	.+114    	; 0x2aea <readAccelXYZ+0x19e>
		} else {													// else return the calibrated values
			accX = (((signed int)buff[1]<<8)|buff[0])-accOffsetX;	// X axis
    2a78:	89 2f       	mov	r24, r25
    2a7a:	99 27       	eor	r25, r25
    2a7c:	87 fd       	sbrc	r24, 7
    2a7e:	90 95       	com	r25
    2a80:	98 2f       	mov	r25, r24
    2a82:	88 27       	eor	r24, r24
    2a84:	33 27       	eor	r19, r19
    2a86:	27 fd       	sbrc	r18, 7
    2a88:	30 95       	com	r19
    2a8a:	82 2b       	or	r24, r18
    2a8c:	93 2b       	or	r25, r19
    2a8e:	20 91 41 05 	lds	r18, 0x0541
    2a92:	30 91 42 05 	lds	r19, 0x0542
    2a96:	82 1b       	sub	r24, r18
    2a98:	93 0b       	sbc	r25, r19
    2a9a:	90 93 3c 05 	sts	0x053C, r25
    2a9e:	80 93 3b 05 	sts	0x053B, r24
			accY = (((signed int)buff[3]<<8)|buff[2])-accOffsetY;	// Y axis
    2aa2:	84 2f       	mov	r24, r20
    2aa4:	99 27       	eor	r25, r25
    2aa6:	87 fd       	sbrc	r24, 7
    2aa8:	90 95       	com	r25
    2aaa:	98 2f       	mov	r25, r24
    2aac:	88 27       	eor	r24, r24
    2aae:	25 2f       	mov	r18, r21
    2ab0:	33 27       	eor	r19, r19
    2ab2:	27 fd       	sbrc	r18, 7
    2ab4:	30 95       	com	r19
    2ab6:	82 2b       	or	r24, r18
    2ab8:	93 2b       	or	r25, r19
    2aba:	20 91 43 05 	lds	r18, 0x0543
    2abe:	30 91 44 05 	lds	r19, 0x0544
    2ac2:	82 1b       	sub	r24, r18
    2ac4:	93 0b       	sbc	r25, r19
    2ac6:	90 93 3e 05 	sts	0x053E, r25
    2aca:	80 93 3d 05 	sts	0x053D, r24
			accZ = (((signed int)buff[5]<<8)|buff[4])-accOffsetZ;	// Z axis
    2ace:	96 2f       	mov	r25, r22
    2ad0:	88 27       	eor	r24, r24
    2ad2:	2e 2f       	mov	r18, r30
    2ad4:	33 27       	eor	r19, r19
    2ad6:	27 fd       	sbrc	r18, 7
    2ad8:	30 95       	com	r19
    2ada:	82 2b       	or	r24, r18
    2adc:	93 2b       	or	r25, r19
    2ade:	20 91 45 05 	lds	r18, 0x0545
    2ae2:	30 91 46 05 	lds	r19, 0x0546
    2ae6:	82 1b       	sub	r24, r18
    2ae8:	93 0b       	sbc	r25, r19
    2aea:	90 93 40 05 	sts	0x0540, r25
    2aee:	80 93 3f 05 	sts	0x053F, r24
    2af2:	0c c0       	rjmp	.+24     	; 0x2b0c <readAccelXYZ+0x1c0>
		}

	} else {

		accX = 0;
    2af4:	10 92 3c 05 	sts	0x053C, r1
    2af8:	10 92 3b 05 	sts	0x053B, r1
		accY = 0;
    2afc:	10 92 3e 05 	sts	0x053E, r1
    2b00:	10 92 3d 05 	sts	0x053D, r1
		accZ = 0;
    2b04:	10 92 40 05 	sts	0x0540, r1
    2b08:	10 92 3f 05 	sts	0x053F, r1

	}

}
    2b0c:	26 96       	adiw	r28, 0x06	; 6
    2b0e:	0f b6       	in	r0, 0x3f	; 63
    2b10:	f8 94       	cli
    2b12:	de bf       	out	0x3e, r29	; 62
    2b14:	0f be       	out	0x3f, r0	; 63
    2b16:	cd bf       	out	0x3d, r28	; 61
    2b18:	cf 91       	pop	r28
    2b1a:	df 91       	pop	r29
    2b1c:	1f 91       	pop	r17
    2b1e:	0f 91       	pop	r16
    2b20:	ff 90       	pop	r15
    2b22:	ef 90       	pop	r14
    2b24:	08 95       	ret

00002b26 <readAccelXY>:

	return 0;

}

void readAccelXY() {
    2b26:	ef 92       	push	r14
    2b28:	ff 92       	push	r15
    2b2a:	0f 93       	push	r16
    2b2c:	1f 93       	push	r17

	int i = 0;
	signed char buff[4];

	if(useAccel == USE_MMAX7455L) {
    2b2e:	80 91 3a 05 	lds	r24, 0x053A
    2b32:	88 23       	and	r24, r24
    2b34:	31 f4       	brne	.+12     	; 0x2b42 <readAccelXY+0x1c>
		// reg 0x02: 10 bits output value Y LSB
		// reg 0x03: 10 bits output value Y MSB
		// reg 0x04: 10 bits output value Z LSB
		// reg 0x05: 10 bits output value Z MSB

		i2c_start(accelAddress+I2C_WRITE);							// set device address and write mode
    2b36:	80 91 13 02 	lds	r24, 0x0213
    2b3a:	0e 94 6e 1b 	call	0x36dc	; 0x36dc <i2c_start>
		i2c_write(0x00);											// sends address to read from (X LSB)
    2b3e:	80 e0       	ldi	r24, 0x00	; 0
    2b40:	08 c0       	rjmp	.+16     	; 0x2b52 <readAccelXY+0x2c>
		} else {													// else return the calibrated values
			accX = (((signed int)buff[1]<<8)|buff[0])-accOffsetX;	// X axis
			accY = (((signed int)buff[3]<<8)|buff[2])-accOffsetY;	// Y axis
		}

	} else if(useAccel == USE_ADXL345) {
    2b42:	81 30       	cpi	r24, 0x01	; 1
    2b44:	09 f0       	breq	.+2      	; 0x2b48 <readAccelXY+0x22>
    2b46:	58 c0       	rjmp	.+176    	; 0x2bf8 <readAccelXY+0xd2>
		// reg 0x34: 10 bits output value Y LSB
		// reg 0x35: 10 bits output value Y MSB
		// reg 0x36: 10 bits output value Z LSB
		// reg 0x37: 10 bits output value Z MSB

		i2c_start(accelAddress+I2C_WRITE);							// set device address and write mode
    2b48:	80 91 13 02 	lds	r24, 0x0213
    2b4c:	0e 94 6e 1b 	call	0x36dc	; 0x36dc <i2c_start>
		i2c_write(0x32);											// sends address to read from (X LSB)
    2b50:	82 e3       	ldi	r24, 0x32	; 50
    2b52:	0e 94 c7 1b 	call	0x378e	; 0x378e <i2c_write>
		i2c_rep_start(accelAddress+I2C_READ);						// set device address and read mode
    2b56:	80 91 13 02 	lds	r24, 0x0213
    2b5a:	8f 5f       	subi	r24, 0xFF	; 255
    2b5c:	0e 94 bc 1b 	call	0x3778	; 0x3778 <i2c_rep_start>

		for(i=0; i<3; i++) {
			buff[i] = i2c_readAck();								// read one byte at a time
    2b60:	0e 94 d9 1b 	call	0x37b2	; 0x37b2 <i2c_readAck>
    2b64:	e8 2e       	mov	r14, r24
    2b66:	0e 94 d9 1b 	call	0x37b2	; 0x37b2 <i2c_readAck>
    2b6a:	08 2f       	mov	r16, r24
    2b6c:	0e 94 d9 1b 	call	0x37b2	; 0x37b2 <i2c_readAck>
    2b70:	f8 2e       	mov	r15, r24
		}
		buff[i] = i2c_readNak();									// read last byte sending NACK
    2b72:	0e 94 e3 1b 	call	0x37c6	; 0x37c6 <i2c_readNak>
    2b76:	18 2f       	mov	r17, r24
		i2c_stop();													// set stop conditon = release bus
    2b78:	0e 94 bf 1b 	call	0x377e	; 0x377e <i2c_stop>

		if(startCalibration) {										// if performing the calibration, then return the raw values
    2b7c:	80 91 9c 05 	lds	r24, 0x059C
    2b80:	20 2f       	mov	r18, r16
    2b82:	33 27       	eor	r19, r19
    2b84:	27 fd       	sbrc	r18, 7
    2b86:	30 95       	com	r19
    2b88:	4e 2d       	mov	r20, r14
    2b8a:	55 27       	eor	r21, r21
    2b8c:	47 fd       	sbrc	r20, 7
    2b8e:	50 95       	com	r21
    2b90:	61 2f       	mov	r22, r17
    2b92:	77 27       	eor	r23, r23
    2b94:	67 fd       	sbrc	r22, 7
    2b96:	70 95       	com	r23
    2b98:	ef 2d       	mov	r30, r15
    2b9a:	ff 27       	eor	r31, r31
    2b9c:	e7 fd       	sbrc	r30, 7
    2b9e:	f0 95       	com	r31
    2ba0:	88 23       	and	r24, r24
    2ba2:	69 f0       	breq	.+26     	; 0x2bbe <readAccelXY+0x98>
			accX = ((signed int)buff[1]<<8)|buff[0];    			// X axis
    2ba4:	92 2f       	mov	r25, r18
    2ba6:	88 27       	eor	r24, r24
    2ba8:	84 2b       	or	r24, r20
    2baa:	95 2b       	or	r25, r21
    2bac:	90 93 3c 05 	sts	0x053C, r25
    2bb0:	80 93 3b 05 	sts	0x053B, r24
			accY = ((signed int)buff[3]<<8)|buff[2];    			// Y axis
    2bb4:	96 2f       	mov	r25, r22
    2bb6:	88 27       	eor	r24, r24
    2bb8:	8e 2b       	or	r24, r30
    2bba:	9f 2b       	or	r25, r31
    2bbc:	18 c0       	rjmp	.+48     	; 0x2bee <readAccelXY+0xc8>
		} else {													// else return the calibrated values
			accX = (((signed int)buff[1]<<8)|buff[0])-accOffsetX;	// X axis
    2bbe:	92 2f       	mov	r25, r18
    2bc0:	88 27       	eor	r24, r24
    2bc2:	84 2b       	or	r24, r20
    2bc4:	95 2b       	or	r25, r21
    2bc6:	20 91 41 05 	lds	r18, 0x0541
    2bca:	30 91 42 05 	lds	r19, 0x0542
    2bce:	82 1b       	sub	r24, r18
    2bd0:	93 0b       	sbc	r25, r19
    2bd2:	90 93 3c 05 	sts	0x053C, r25
    2bd6:	80 93 3b 05 	sts	0x053B, r24
			accY = (((signed int)buff[3]<<8)|buff[2])-accOffsetY;	// Y axis
    2bda:	96 2f       	mov	r25, r22
    2bdc:	88 27       	eor	r24, r24
    2bde:	8e 2b       	or	r24, r30
    2be0:	9f 2b       	or	r25, r31
    2be2:	20 91 43 05 	lds	r18, 0x0543
    2be6:	30 91 44 05 	lds	r19, 0x0544
    2bea:	82 1b       	sub	r24, r18
    2bec:	93 0b       	sbc	r25, r19
    2bee:	90 93 3e 05 	sts	0x053E, r25
    2bf2:	80 93 3d 05 	sts	0x053D, r24
    2bf6:	08 c0       	rjmp	.+16     	; 0x2c08 <readAccelXY+0xe2>
		}

	} else {

		accX = 0;
    2bf8:	10 92 3c 05 	sts	0x053C, r1
    2bfc:	10 92 3b 05 	sts	0x053B, r1
		accY = 0;
    2c00:	10 92 3e 05 	sts	0x053E, r1
    2c04:	10 92 3d 05 	sts	0x053D, r1

	}

}
    2c08:	1f 91       	pop	r17
    2c0a:	0f 91       	pop	r16
    2c0c:	ff 90       	pop	r15
    2c0e:	ef 90       	pop	r14
    2c10:	08 95       	ret

00002c12 <initAccelerometer>:

void initAccelerometer() {

	unsigned char ret;

	i2c_init();		// init I2C bus
    2c12:	0e 94 66 1b 	call	0x36cc	; 0x36cc <i2c_init>

	ret = initMMA7455L();
    2c16:	0e 94 51 14 	call	0x28a2	; 0x28a2 <initMMA7455L>

	if(ret) {		// MMA7455L doesn't respond, try with ADXL345
    2c1a:	88 23       	and	r24, r24
    2c1c:	89 f0       	breq	.+34     	; 0x2c40 <initAccelerometer+0x2e>
		accelAddress = ADXL345_ADDR;
    2c1e:	86 ea       	ldi	r24, 0xA6	; 166
    2c20:	90 e0       	ldi	r25, 0x00	; 0
    2c22:	90 93 14 02 	sts	0x0214, r25
    2c26:	80 93 13 02 	sts	0x0213, r24
		ret = initADXL345();
    2c2a:	0e 94 21 14 	call	0x2842	; 0x2842 <initADXL345>
		if(ret) {	// accelerometer not available
    2c2e:	88 23       	and	r24, r24
    2c30:	21 f0       	breq	.+8      	; 0x2c3a <initAccelerometer+0x28>
			useAccel = USE_NO_ACCEL;
    2c32:	82 e0       	ldi	r24, 0x02	; 2
    2c34:	80 93 3a 05 	sts	0x053A, r24
    2c38:	08 95       	ret
		} else {
			useAccel = USE_ADXL345;
    2c3a:	81 e0       	ldi	r24, 0x01	; 1
    2c3c:	80 93 3a 05 	sts	0x053A, r24
    2c40:	08 95       	ret

00002c42 <calibrateSensors>:

#include "sensors.h"


void calibrateSensors() {
    2c42:	0f 93       	push	r16
    2c44:	1f 93       	push	r17
    2c46:	cf 93       	push	r28
    2c48:	df 93       	push	r29

	unsigned int i=0;

	pwm_red = 0;
    2c4a:	10 92 0c 02 	sts	0x020C, r1
	pwm_green = 0;
    2c4e:	10 92 0d 02 	sts	0x020D, r1
	pwm_blue = 0;
    2c52:	10 92 0e 02 	sts	0x020E, r1
	updateRedLed(pwm_red);
    2c56:	80 e0       	ldi	r24, 0x00	; 0
    2c58:	0e 94 c3 08 	call	0x1186	; 0x1186 <updateRedLed>
	updateGreenLed(pwm_green);
    2c5c:	80 91 0d 02 	lds	r24, 0x020D
    2c60:	0e 94 d9 08 	call	0x11b2	; 0x11b2 <updateGreenLed>
	updateBlueLed(pwm_blue);
    2c64:	80 91 0e 02 	lds	r24, 0x020E
    2c68:	0e 94 ef 08 	call	0x11de	; 0x11de <updateBlueLed>

	calibrationCycle = 0;
    2c6c:	10 92 5c 05 	sts	0x055C, r1
    2c70:	10 92 5b 05 	sts	0x055B, r1
	startCalibration = 1;
    2c74:	81 e0       	ldi	r24, 0x01	; 1
    2c76:	80 93 9c 05 	sts	0x059C, r24
					}
					accOffsetXSum = 0;
					accOffsetYSum = 0;
					accOffsetZSum = 0;

					calibrationCycle++;
    2c7a:	01 e0       	ldi	r16, 0x01	; 1
    2c7c:	10 e0       	ldi	r17, 0x00	; 0
    2c7e:	c8 c0       	rjmp	.+400    	; 0x2e10 <calibrateSensors+0x1ce>
	calibrationCycle = 0;
	startCalibration = 1;

	while(startCalibration) {

		readAccelXYZ();
    2c80:	0e 94 a6 14 	call	0x294c	; 0x294c <readAccelXYZ>

		if(calibrationCycle<=CALIBRATION_CYCLES) {
    2c84:	60 91 5b 05 	lds	r22, 0x055B
    2c88:	70 91 5c 05 	lds	r23, 0x055C
    2c8c:	61 31       	cpi	r22, 0x11	; 17
    2c8e:	71 05       	cpc	r23, r1
    2c90:	0c f0       	brlt	.+2      	; 0x2c94 <calibrateSensors+0x52>
    2c92:	74 c0       	rjmp	.+232    	; 0x2d7c <calibrateSensors+0x13a>

			if(proxUpdated) {
    2c94:	80 91 e6 03 	lds	r24, 0x03E6
    2c98:	88 23       	and	r24, r24
    2c9a:	09 f4       	brne	.+2      	; 0x2c9e <calibrateSensors+0x5c>
    2c9c:	b9 c0       	rjmp	.+370    	; 0x2e10 <calibrateSensors+0x1ce>

				proxUpdated = 0;
    2c9e:	10 92 e6 03 	sts	0x03E6, r1

				if(calibrationCycle==0) {		// reset all variables
    2ca2:	61 15       	cp	r22, r1
    2ca4:	71 05       	cpc	r23, r1
    2ca6:	f9 f4       	brne	.+62     	; 0x2ce6 <calibrateSensors+0xa4>
    2ca8:	ef ea       	ldi	r30, 0xAF	; 175
    2caa:	f3 e0       	ldi	r31, 0x03	; 3
    2cac:	a7 e9       	ldi	r26, 0x97	; 151
    2cae:	b3 e0       	ldi	r27, 0x03	; 3
					for(i=0; i<12; i++) {
						proximitySum[i] = 0;
    2cb0:	11 92       	st	Z+, r1
    2cb2:	11 92       	st	Z+, r1
    2cb4:	11 92       	st	Z+, r1
    2cb6:	11 92       	st	Z+, r1
						proximityOffset[i] = 0;
    2cb8:	1d 92       	st	X+, r1
    2cba:	1d 92       	st	X+, r1
			if(proxUpdated) {

				proxUpdated = 0;

				if(calibrationCycle==0) {		// reset all variables
					for(i=0; i<12; i++) {
    2cbc:	83 e0       	ldi	r24, 0x03	; 3
    2cbe:	ef 3d       	cpi	r30, 0xDF	; 223
    2cc0:	f8 07       	cpc	r31, r24
    2cc2:	b1 f7       	brne	.-20     	; 0x2cb0 <calibrateSensors+0x6e>
						proximitySum[i] = 0;
						proximityOffset[i] = 0;
					}
					accOffsetXSum = 0;
    2cc4:	10 92 48 05 	sts	0x0548, r1
    2cc8:	10 92 47 05 	sts	0x0547, r1
					accOffsetYSum = 0;
    2ccc:	10 92 4a 05 	sts	0x054A, r1
    2cd0:	10 92 49 05 	sts	0x0549, r1
					accOffsetZSum = 0;
    2cd4:	10 92 4c 05 	sts	0x054C, r1
    2cd8:	10 92 4b 05 	sts	0x054B, r1

					calibrationCycle++;
    2cdc:	10 93 5c 05 	sts	0x055C, r17
    2ce0:	00 93 5b 05 	sts	0x055B, r16
    2ce4:	95 c0       	rjmp	.+298    	; 0x2e10 <calibrateSensors+0x1ce>

					continue;					// the first time "proxUpdated" is set, all the proximity values saved in the array 
    2ce6:	ef ea       	ldi	r30, 0xAF	; 175
    2ce8:	f3 e0       	ldi	r31, 0x03	; 3
    2cea:	cf e7       	ldi	r28, 0x7F	; 127
    2cec:	d3 e0       	ldi	r29, 0x03	; 3
												// "proximityResult" hasn't the offset reset to 0. so we start the actual calibration
												// the next time
				}

				for (i=0;i<12;i++) {
					proximitySum[i] += proximityResult[i];
    2cee:	29 91       	ld	r18, Y+
    2cf0:	39 91       	ld	r19, Y+
    2cf2:	44 27       	eor	r20, r20
    2cf4:	37 fd       	sbrc	r19, 7
    2cf6:	40 95       	com	r20
    2cf8:	54 2f       	mov	r21, r20
    2cfa:	80 81       	ld	r24, Z
    2cfc:	91 81       	ldd	r25, Z+1	; 0x01
    2cfe:	a2 81       	ldd	r26, Z+2	; 0x02
    2d00:	b3 81       	ldd	r27, Z+3	; 0x03
    2d02:	82 0f       	add	r24, r18
    2d04:	93 1f       	adc	r25, r19
    2d06:	a4 1f       	adc	r26, r20
    2d08:	b5 1f       	adc	r27, r21
    2d0a:	81 93       	st	Z+, r24
    2d0c:	91 93       	st	Z+, r25
    2d0e:	a1 93       	st	Z+, r26
    2d10:	b1 93       	st	Z+, r27
					continue;					// the first time "proxUpdated" is set, all the proximity values saved in the array 
												// "proximityResult" hasn't the offset reset to 0. so we start the actual calibration
												// the next time
				}

				for (i=0;i<12;i++) {
    2d12:	83 e0       	ldi	r24, 0x03	; 3
    2d14:	ef 3d       	cpi	r30, 0xDF	; 223
    2d16:	f8 07       	cpc	r31, r24
    2d18:	51 f7       	brne	.-44     	; 0x2cee <calibrateSensors+0xac>
					proximitySum[i] += proximityResult[i];
				}

				accOffsetXSum += accX;
    2d1a:	80 91 47 05 	lds	r24, 0x0547
    2d1e:	90 91 48 05 	lds	r25, 0x0548
    2d22:	20 91 3b 05 	lds	r18, 0x053B
    2d26:	30 91 3c 05 	lds	r19, 0x053C
    2d2a:	82 0f       	add	r24, r18
    2d2c:	93 1f       	adc	r25, r19
    2d2e:	90 93 48 05 	sts	0x0548, r25
    2d32:	80 93 47 05 	sts	0x0547, r24
				accOffsetYSum += accY;
    2d36:	80 91 49 05 	lds	r24, 0x0549
    2d3a:	90 91 4a 05 	lds	r25, 0x054A
    2d3e:	20 91 3d 05 	lds	r18, 0x053D
    2d42:	30 91 3e 05 	lds	r19, 0x053E
    2d46:	82 0f       	add	r24, r18
    2d48:	93 1f       	adc	r25, r19
    2d4a:	90 93 4a 05 	sts	0x054A, r25
    2d4e:	80 93 49 05 	sts	0x0549, r24
				accOffsetZSum += accZ;
    2d52:	80 91 4b 05 	lds	r24, 0x054B
    2d56:	90 91 4c 05 	lds	r25, 0x054C
    2d5a:	20 91 3f 05 	lds	r18, 0x053F
    2d5e:	30 91 40 05 	lds	r19, 0x0540
    2d62:	82 0f       	add	r24, r18
    2d64:	93 1f       	adc	r25, r19
    2d66:	90 93 4c 05 	sts	0x054C, r25
    2d6a:	80 93 4b 05 	sts	0x054B, r24

				calibrationCycle++;
    2d6e:	6f 5f       	subi	r22, 0xFF	; 255
    2d70:	7f 4f       	sbci	r23, 0xFF	; 255
    2d72:	70 93 5c 05 	sts	0x055C, r23
    2d76:	60 93 5b 05 	sts	0x055B, r22
    2d7a:	4a c0       	rjmp	.+148    	; 0x2e10 <calibrateSensors+0x1ce>
    2d7c:	ef ea       	ldi	r30, 0xAF	; 175
    2d7e:	f3 e0       	ldi	r31, 0x03	; 3
    2d80:	c7 e9       	ldi	r28, 0x97	; 151
    2d82:	d3 e0       	ldi	r29, 0x03	; 3
			continue;

		} else if(calibrationCycle > CALIBRATION_CYCLES) {

			for(i=0;i<12;i++) {
				proximityOffset[i] = proximitySum[i]>>4;
    2d84:	81 91       	ld	r24, Z+
    2d86:	91 91       	ld	r25, Z+
    2d88:	a1 91       	ld	r26, Z+
    2d8a:	b1 91       	ld	r27, Z+
    2d8c:	54 e0       	ldi	r21, 0x04	; 4
    2d8e:	b6 95       	lsr	r27
    2d90:	a7 95       	ror	r26
    2d92:	97 95       	ror	r25
    2d94:	87 95       	ror	r24
    2d96:	5a 95       	dec	r21
    2d98:	d1 f7       	brne	.-12     	; 0x2d8e <calibrateSensors+0x14c>
    2d9a:	89 93       	st	Y+, r24
    2d9c:	99 93       	st	Y+, r25

			continue;

		} else if(calibrationCycle > CALIBRATION_CYCLES) {

			for(i=0;i<12;i++) {
    2d9e:	83 e0       	ldi	r24, 0x03	; 3
    2da0:	ef 3d       	cpi	r30, 0xDF	; 223
    2da2:	f8 07       	cpc	r31, r24
    2da4:	79 f7       	brne	.-34     	; 0x2d84 <calibrateSensors+0x142>
    2da6:	e7 ea       	ldi	r30, 0xA7	; 167
    2da8:	f3 e0       	ldi	r31, 0x03	; 3
				proximityOffset[i] = proximitySum[i]>>4;
			}

			for(i=8; i<12; i++) {
				proximityOffset[i] -= 512;
    2daa:	80 81       	ld	r24, Z
    2dac:	91 81       	ldd	r25, Z+1	; 0x01
    2dae:	80 50       	subi	r24, 0x00	; 0
    2db0:	92 40       	sbci	r25, 0x02	; 2
    2db2:	81 93       	st	Z+, r24
    2db4:	91 93       	st	Z+, r25

			for(i=0;i<12;i++) {
				proximityOffset[i] = proximitySum[i]>>4;
			}

			for(i=8; i<12; i++) {
    2db6:	83 e0       	ldi	r24, 0x03	; 3
    2db8:	ef 3a       	cpi	r30, 0xAF	; 175
    2dba:	f8 07       	cpc	r31, r24
    2dbc:	b1 f7       	brne	.-20     	; 0x2daa <calibrateSensors+0x168>
				proximityOffset[i] -= 512;
			}

			accOffsetX = accOffsetXSum>>4;
    2dbe:	80 91 47 05 	lds	r24, 0x0547
    2dc2:	90 91 48 05 	lds	r25, 0x0548
    2dc6:	44 e0       	ldi	r20, 0x04	; 4
    2dc8:	95 95       	asr	r25
    2dca:	87 95       	ror	r24
    2dcc:	4a 95       	dec	r20
    2dce:	e1 f7       	brne	.-8      	; 0x2dc8 <calibrateSensors+0x186>
    2dd0:	90 93 42 05 	sts	0x0542, r25
    2dd4:	80 93 41 05 	sts	0x0541, r24
			accOffsetY = accOffsetYSum>>4;
    2dd8:	80 91 49 05 	lds	r24, 0x0549
    2ddc:	90 91 4a 05 	lds	r25, 0x054A
    2de0:	34 e0       	ldi	r19, 0x04	; 4
    2de2:	95 95       	asr	r25
    2de4:	87 95       	ror	r24
    2de6:	3a 95       	dec	r19
    2de8:	e1 f7       	brne	.-8      	; 0x2de2 <calibrateSensors+0x1a0>
    2dea:	90 93 44 05 	sts	0x0544, r25
    2dee:	80 93 43 05 	sts	0x0543, r24
			accOffsetZ = accOffsetZSum>>4;
    2df2:	80 91 4b 05 	lds	r24, 0x054B
    2df6:	90 91 4c 05 	lds	r25, 0x054C
    2dfa:	24 e0       	ldi	r18, 0x04	; 4
    2dfc:	95 95       	asr	r25
    2dfe:	87 95       	ror	r24
    2e00:	2a 95       	dec	r18
    2e02:	e1 f7       	brne	.-8      	; 0x2dfc <calibrateSensors+0x1ba>
    2e04:	90 93 46 05 	sts	0x0546, r25
    2e08:	80 93 45 05 	sts	0x0545, r24

			startCalibration = 0;
    2e0c:	10 92 9c 05 	sts	0x059C, r1
	updateBlueLed(pwm_blue);

	calibrationCycle = 0;
	startCalibration = 1;

	while(startCalibration) {
    2e10:	80 91 9c 05 	lds	r24, 0x059C
    2e14:	88 23       	and	r24, r24
    2e16:	09 f0       	breq	.+2      	; 0x2e1a <calibrateSensors+0x1d8>
    2e18:	33 cf       	rjmp	.-410    	; 0x2c80 <calibrateSensors+0x3e>

		}

	}

	pwm_red = 255;
    2e1a:	8f ef       	ldi	r24, 0xFF	; 255
    2e1c:	80 93 0c 02 	sts	0x020C, r24
	pwm_green = 255;
    2e20:	80 93 0d 02 	sts	0x020D, r24
	pwm_blue = 255;
    2e24:	80 93 0e 02 	sts	0x020E, r24
	updateRedLed(pwm_red);
    2e28:	0e 94 c3 08 	call	0x1186	; 0x1186 <updateRedLed>
	updateGreenLed(pwm_green);
    2e2c:	80 91 0d 02 	lds	r24, 0x020D
    2e30:	0e 94 d9 08 	call	0x11b2	; 0x11b2 <updateGreenLed>
	updateBlueLed(pwm_blue);
    2e34:	80 91 0e 02 	lds	r24, 0x020E
    2e38:	0e 94 ef 08 	call	0x11de	; 0x11de <updateBlueLed>

}
    2e3c:	df 91       	pop	r29
    2e3e:	cf 91       	pop	r28
    2e40:	1f 91       	pop	r17
    2e42:	0f 91       	pop	r16
    2e44:	08 95       	ret

00002e46 <init_speed_control>:
	//d_speed_control = 5;
	//i_speed_control = 10;
	//i_limit_speed_control = 3200;
	//k_ff_speed_control_left = INIT_KFF;
	//k_ff_speed_control_right = INIT_KFF;
}
    2e46:	08 95       	ret

00002e48 <start_vertical_speed_control_left>:

void start_vertical_speed_control_left(signed int *pwm_left) {
    2e48:	dc 01       	movw	r26, r24
	
	// the input paramter is the current desired speed, expressed in the pwm range (-512..512).
	
	if(*pwm_left==0) {
    2e4a:	8d 91       	ld	r24, X+
    2e4c:	9c 91       	ld	r25, X
    2e4e:	11 97       	sbiw	r26, 0x01	; 1
    2e50:	00 97       	sbiw	r24, 0x00	; 0
    2e52:	69 f4       	brne	.+26     	; 0x2e6e <start_vertical_speed_control_left+0x26>
		delta_left_speed_sum = 0;		// reset the sum of the error for the I parameter
    2e54:	10 92 20 04 	sts	0x0420, r1
    2e58:	10 92 1f 04 	sts	0x041F, r1
		delta_left_speed_current = 0;
    2e5c:	10 92 72 05 	sts	0x0572, r1
    2e60:	10 92 71 05 	sts	0x0571, r1
		delta_left_speed_prev = 0;
    2e64:	10 92 8c 05 	sts	0x058C, r1
    2e68:	10 92 8b 05 	sts	0x058B, r1
    2e6c:	08 95       	ret
		return;
	}

	// change the feedforward based on the current measured angle
	if(currentAngle >= 270) {			// pointing down-right
    2e6e:	40 91 4d 05 	lds	r20, 0x054D
    2e72:	50 91 4e 05 	lds	r21, 0x054E
    2e76:	21 e0       	ldi	r18, 0x01	; 1
    2e78:	4e 30       	cpi	r20, 0x0E	; 14
    2e7a:	52 07       	cpc	r21, r18
    2e7c:	4c f0       	brlt	.+18     	; 0x2e90 <start_vertical_speed_control_left+0x48>
		if(*pwm_left > 0) {
    2e7e:	18 16       	cp	r1, r24
    2e80:	19 06       	cpc	r1, r25
    2e82:	1c f4       	brge	.+6      	; 0x2e8a <start_vertical_speed_control_left+0x42>
			k_ff_speed_control_left = INIT_KFF - ((360 - currentAngle)>>2);
    2e84:	28 e6       	ldi	r18, 0x68	; 104
    2e86:	31 e0       	ldi	r19, 0x01	; 1
    2e88:	18 c0       	rjmp	.+48     	; 0x2eba <start_vertical_speed_control_left+0x72>
		} else {
			k_ff_speed_control_left = INIT_KFF + ((360 - currentAngle)>>2);
    2e8a:	88 e6       	ldi	r24, 0x68	; 104
    2e8c:	91 e0       	ldi	r25, 0x01	; 1
    2e8e:	0b c0       	rjmp	.+22     	; 0x2ea6 <start_vertical_speed_control_left+0x5e>
		}
	} else if(currentAngle >= 180) {	// pointing down-left
    2e90:	44 3b       	cpi	r20, 0xB4	; 180
    2e92:	51 05       	cpc	r21, r1
    2e94:	1c f4       	brge	.+6      	; 0x2e9c <start_vertical_speed_control_left+0x54>
		if(*pwm_left > 0) {
			k_ff_speed_control_left = INIT_KFF + ((180 - currentAngle)>>2);
		} else {
			k_ff_speed_control_left = INIT_KFF - ((180 - currentAngle)>>2);
		}
	} else if(currentAngle >= 90) {		// pointing up-left
    2e96:	4a 35       	cpi	r20, 0x5A	; 90
    2e98:	51 05       	cpc	r21, r1
    2e9a:	b4 f0       	brlt	.+44     	; 0x2ec8 <start_vertical_speed_control_left+0x80>
		if(*pwm_left > 0) {
    2e9c:	18 16       	cp	r1, r24
    2e9e:	19 06       	cpc	r1, r25
    2ea0:	54 f4       	brge	.+20     	; 0x2eb6 <start_vertical_speed_control_left+0x6e>
			k_ff_speed_control_left = INIT_KFF + ((180 - currentAngle)>>2);
    2ea2:	84 eb       	ldi	r24, 0xB4	; 180
    2ea4:	90 e0       	ldi	r25, 0x00	; 0
    2ea6:	84 1b       	sub	r24, r20
    2ea8:	95 0b       	sbc	r25, r21
    2eaa:	95 95       	asr	r25
    2eac:	87 95       	ror	r24
    2eae:	95 95       	asr	r25
    2eb0:	87 95       	ror	r24
    2eb2:	49 96       	adiw	r24, 0x19	; 25
    2eb4:	1c c0       	rjmp	.+56     	; 0x2eee <start_vertical_speed_control_left+0xa6>
		} else {
			k_ff_speed_control_left = INIT_KFF - ((180 - currentAngle)>>2);
    2eb6:	24 eb       	ldi	r18, 0xB4	; 180
    2eb8:	30 e0       	ldi	r19, 0x00	; 0
    2eba:	24 1b       	sub	r18, r20
    2ebc:	35 0b       	sbc	r19, r21
    2ebe:	35 95       	asr	r19
    2ec0:	27 95       	ror	r18
    2ec2:	35 95       	asr	r19
    2ec4:	27 95       	ror	r18
    2ec6:	0f c0       	rjmp	.+30     	; 0x2ee6 <start_vertical_speed_control_left+0x9e>
    2ec8:	9a 01       	movw	r18, r20
    2eca:	35 95       	asr	r19
    2ecc:	27 95       	ror	r18
    2ece:	35 95       	asr	r19
    2ed0:	27 95       	ror	r18
		}
	} else {							// pointing up-right
		if(*pwm_left > 0) {
    2ed2:	18 16       	cp	r1, r24
    2ed4:	19 06       	cpc	r1, r25
    2ed6:	3c f4       	brge	.+14     	; 0x2ee6 <start_vertical_speed_control_left+0x9e>
			k_ff_speed_control_left = INIT_KFF + (currentAngle>>2);
    2ed8:	27 5e       	subi	r18, 0xE7	; 231
    2eda:	3f 4f       	sbci	r19, 0xFF	; 255
    2edc:	30 93 04 02 	sts	0x0204, r19
    2ee0:	20 93 03 02 	sts	0x0203, r18
    2ee4:	08 c0       	rjmp	.+16     	; 0x2ef6 <start_vertical_speed_control_left+0xae>
		} else {
			k_ff_speed_control_left = INIT_KFF - (currentAngle>>2);
    2ee6:	89 e1       	ldi	r24, 0x19	; 25
    2ee8:	90 e0       	ldi	r25, 0x00	; 0
    2eea:	82 1b       	sub	r24, r18
    2eec:	93 0b       	sbc	r25, r19
    2eee:	90 93 04 02 	sts	0x0204, r25
    2ef2:	80 93 03 02 	sts	0x0203, r24
		}
	}

	// compute the current error between the desired and measured speed
	delta_left_speed_prev = delta_left_speed_current; 
    2ef6:	e0 91 71 05 	lds	r30, 0x0571
    2efa:	f0 91 72 05 	lds	r31, 0x0572
    2efe:	f0 93 8c 05 	sts	0x058C, r31
    2f02:	e0 93 8b 05 	sts	0x058B, r30
	if(*pwm_left >= 0) {
    2f06:	8d 91       	ld	r24, X+
    2f08:	9c 91       	ld	r25, X
    2f0a:	11 97       	sbiw	r26, 0x01	; 1
    2f0c:	20 91 0f 04 	lds	r18, 0x040F
    2f10:	30 91 10 04 	lds	r19, 0x0410
    2f14:	97 fd       	sbrc	r25, 7
    2f16:	03 c0       	rjmp	.+6      	; 0x2f1e <start_vertical_speed_control_left+0xd6>
		delta_left_speed_current = (*pwm_left) - last_left_vel; 
    2f18:	82 1b       	sub	r24, r18
    2f1a:	93 0b       	sbc	r25, r19
    2f1c:	02 c0       	rjmp	.+4      	; 0x2f22 <start_vertical_speed_control_left+0xda>
	} else {
		delta_left_speed_current = (*pwm_left) + last_left_vel; 
    2f1e:	82 0f       	add	r24, r18
    2f20:	93 1f       	adc	r25, r19
    2f22:	90 93 72 05 	sts	0x0572, r25
    2f26:	80 93 71 05 	sts	0x0571, r24
	}
	// sum the error
	delta_left_speed_sum += delta_left_speed_current;
    2f2a:	60 91 71 05 	lds	r22, 0x0571
    2f2e:	70 91 72 05 	lds	r23, 0x0572
    2f32:	80 91 1f 04 	lds	r24, 0x041F
    2f36:	90 91 20 04 	lds	r25, 0x0420
    2f3a:	86 0f       	add	r24, r22
    2f3c:	97 1f       	adc	r25, r23
    2f3e:	90 93 20 04 	sts	0x0420, r25
    2f42:	80 93 1f 04 	sts	0x041F, r24

	if(delta_left_speed_sum > I_LIMIT_VERTICAL) {
    2f46:	26 e0       	ldi	r18, 0x06	; 6
    2f48:	81 34       	cpi	r24, 0x41	; 65
    2f4a:	92 07       	cpc	r25, r18
    2f4c:	1c f0       	brlt	.+6      	; 0x2f54 <start_vertical_speed_control_left+0x10c>
		delta_left_speed_sum = I_LIMIT_VERTICAL;
    2f4e:	80 e4       	ldi	r24, 0x40	; 64
    2f50:	96 e0       	ldi	r25, 0x06	; 6
    2f52:	05 c0       	rjmp	.+10     	; 0x2f5e <start_vertical_speed_control_left+0x116>
	} else if(delta_left_speed_sum < -I_LIMIT_VERTICAL) {
    2f54:	80 5c       	subi	r24, 0xC0	; 192
    2f56:	99 4f       	sbci	r25, 0xF9	; 249
    2f58:	34 f4       	brge	.+12     	; 0x2f66 <start_vertical_speed_control_left+0x11e>
		delta_left_speed_sum = -I_LIMIT_VERTICAL;
    2f5a:	80 ec       	ldi	r24, 0xC0	; 192
    2f5c:	99 ef       	ldi	r25, 0xF9	; 249
    2f5e:	90 93 20 04 	sts	0x0420, r25
    2f62:	80 93 1f 04 	sts	0x041F, r24
	    
	// pwm out = feed forward * desired speed + P * current error - D * (current error - previous error) + I * error sum
	pwm_left_speed_controller = (signed int)(k_ff_speed_control_left*(*pwm_left));
	pwm_left_speed_controller += (signed int)(P_VERTICAL * delta_left_speed_current);
	pwm_left_speed_controller -= (signed int)((delta_left_speed_current-delta_left_speed_prev)*D_VERTICAL);
	pwm_left_speed_controller += (signed int)(I_VERTICAL*delta_left_speed_sum);
    2f66:	80 91 1f 04 	lds	r24, 0x041F
    2f6a:	90 91 20 04 	lds	r25, 0x0420
    2f6e:	ac 01       	movw	r20, r24
    2f70:	44 0f       	add	r20, r20
    2f72:	55 1f       	adc	r21, r21
    2f74:	48 0f       	add	r20, r24
    2f76:	59 1f       	adc	r21, r25
    2f78:	cb 01       	movw	r24, r22
    2f7a:	88 0f       	add	r24, r24
    2f7c:	99 1f       	adc	r25, r25
    2f7e:	9b 01       	movw	r18, r22
    2f80:	22 0f       	add	r18, r18
    2f82:	33 1f       	adc	r19, r19
    2f84:	22 0f       	add	r18, r18
    2f86:	33 1f       	adc	r19, r19
    2f88:	22 0f       	add	r18, r18
    2f8a:	33 1f       	adc	r19, r19
    2f8c:	82 0f       	add	r24, r18
    2f8e:	93 1f       	adc	r25, r19
    2f90:	48 0f       	add	r20, r24
    2f92:	59 1f       	adc	r21, r25
    2f94:	e6 1b       	sub	r30, r22
    2f96:	f7 0b       	sbc	r31, r23
    2f98:	ee 0f       	add	r30, r30
    2f9a:	ff 1f       	adc	r31, r31
    2f9c:	4e 0f       	add	r20, r30
    2f9e:	5f 1f       	adc	r21, r31
    2fa0:	2d 91       	ld	r18, X+
    2fa2:	3c 91       	ld	r19, X
    2fa4:	11 97       	sbiw	r26, 0x01	; 1
    2fa6:	80 91 03 02 	lds	r24, 0x0203
    2faa:	90 91 04 02 	lds	r25, 0x0204
    2fae:	bc 01       	movw	r22, r24
    2fb0:	26 9f       	mul	r18, r22
    2fb2:	c0 01       	movw	r24, r0
    2fb4:	27 9f       	mul	r18, r23
    2fb6:	90 0d       	add	r25, r0
    2fb8:	36 9f       	mul	r19, r22
    2fba:	90 0d       	add	r25, r0
    2fbc:	11 24       	eor	r1, r1
    2fbe:	48 0f       	add	r20, r24
    2fc0:	59 1f       	adc	r21, r25
    2fc2:	50 93 1e 04 	sts	0x041E, r21
    2fc6:	40 93 1d 04 	sts	0x041D, r20

	// avoid to change motion direction
	if(pwm_left_speed_controller < 0 && *pwm_left >= 0) {
    2fca:	57 ff       	sbrs	r21, 7
    2fcc:	0f c0       	rjmp	.+30     	; 0x2fec <start_vertical_speed_control_left+0x1a4>
		pwm_left_speed_controller = 0;
    2fce:	11 96       	adiw	r26, 0x01	; 1
    2fd0:	8c 91       	ld	r24, X
    2fd2:	11 97       	sbiw	r26, 0x01	; 1
    2fd4:	99 27       	eor	r25, r25
    2fd6:	87 fd       	sbrc	r24, 7
    2fd8:	90 95       	com	r25
    2fda:	99 0f       	add	r25, r25
    2fdc:	88 0b       	sbc	r24, r24
    2fde:	98 2f       	mov	r25, r24
    2fe0:	84 23       	and	r24, r20
    2fe2:	95 23       	and	r25, r21
    2fe4:	90 93 1e 04 	sts	0x041E, r25
    2fe8:	80 93 1d 04 	sts	0x041D, r24
	}
	if(pwm_left_speed_controller > 0 && *pwm_left < 0 ) {
    2fec:	80 91 1d 04 	lds	r24, 0x041D
    2ff0:	90 91 1e 04 	lds	r25, 0x041E
    2ff4:	18 16       	cp	r1, r24
    2ff6:	19 06       	cpc	r1, r25
    2ff8:	4c f4       	brge	.+18     	; 0x300c <start_vertical_speed_control_left+0x1c4>
    2ffa:	8d 91       	ld	r24, X+
    2ffc:	9c 91       	ld	r25, X
    2ffe:	11 97       	sbiw	r26, 0x01	; 1
    3000:	97 ff       	sbrs	r25, 7
    3002:	04 c0       	rjmp	.+8      	; 0x300c <start_vertical_speed_control_left+0x1c4>
		pwm_left_speed_controller = 0;
    3004:	10 92 1e 04 	sts	0x041E, r1
    3008:	10 92 1d 04 	sts	0x041D, r1
	}

	if (pwm_left_speed_controller>MAX_PWM) pwm_left_speed_controller=MAX_PWM;
    300c:	80 91 1d 04 	lds	r24, 0x041D
    3010:	90 91 1e 04 	lds	r25, 0x041E
    3014:	81 5c       	subi	r24, 0xC1	; 193
    3016:	9d 45       	sbci	r25, 0x5D	; 93
    3018:	34 f0       	brlt	.+12     	; 0x3026 <start_vertical_speed_control_left+0x1de>
    301a:	80 ec       	ldi	r24, 0xC0	; 192
    301c:	9d e5       	ldi	r25, 0x5D	; 93
    301e:	90 93 1e 04 	sts	0x041E, r25
    3022:	80 93 1d 04 	sts	0x041D, r24
	if (pwm_left_speed_controller<-MAX_PWM) pwm_left_speed_controller=-MAX_PWM;
    3026:	80 91 1d 04 	lds	r24, 0x041D
    302a:	90 91 1e 04 	lds	r25, 0x041E
    302e:	80 54       	subi	r24, 0x40	; 64
    3030:	92 4a       	sbci	r25, 0xA2	; 162
    3032:	34 f4       	brge	.+12     	; 0x3040 <start_vertical_speed_control_left+0x1f8>
    3034:	80 e4       	ldi	r24, 0x40	; 64
    3036:	92 ea       	ldi	r25, 0xA2	; 162
    3038:	90 93 1e 04 	sts	0x041E, r25
    303c:	80 93 1d 04 	sts	0x041D, r24

	// since the pwm_left_speed_controller goes from -24000 to 24000 then the pwm_left 
	// has to be scaled to remain in the range -512..512
	*pwm_left = ((signed int)pwm_left_speed_controller)>>4;
    3040:	80 91 1d 04 	lds	r24, 0x041D
    3044:	90 91 1e 04 	lds	r25, 0x041E
    3048:	24 e0       	ldi	r18, 0x04	; 4
    304a:	95 95       	asr	r25
    304c:	87 95       	ror	r24
    304e:	2a 95       	dec	r18
    3050:	e1 f7       	brne	.-8      	; 0x304a <start_vertical_speed_control_left+0x202>
    3052:	11 96       	adiw	r26, 0x01	; 1
    3054:	9c 93       	st	X, r25
    3056:	8e 93       	st	-X, r24

	if (*pwm_left>(MAX_MOTORS_PWM/2)) *pwm_left=(MAX_MOTORS_PWM/2);
    3058:	81 50       	subi	r24, 0x01	; 1
    305a:	92 40       	sbci	r25, 0x02	; 2
    305c:	2c f0       	brlt	.+10     	; 0x3068 <start_vertical_speed_control_left+0x220>
    305e:	80 e0       	ldi	r24, 0x00	; 0
    3060:	92 e0       	ldi	r25, 0x02	; 2
    3062:	11 96       	adiw	r26, 0x01	; 1
    3064:	9c 93       	st	X, r25
    3066:	8e 93       	st	-X, r24
    if (*pwm_left<-(MAX_MOTORS_PWM/2)) *pwm_left=-(MAX_MOTORS_PWM/2);
    3068:	8d 91       	ld	r24, X+
    306a:	9c 91       	ld	r25, X
    306c:	11 97       	sbiw	r26, 0x01	; 1
    306e:	80 50       	subi	r24, 0x00	; 0
    3070:	9e 4f       	sbci	r25, 0xFE	; 254
    3072:	24 f4       	brge	.+8      	; 0x307c <start_vertical_speed_control_left+0x234>
    3074:	80 e0       	ldi	r24, 0x00	; 0
    3076:	9e ef       	ldi	r25, 0xFE	; 254
    3078:	8d 93       	st	X+, r24
    307a:	9c 93       	st	X, r25
    307c:	08 95       	ret

0000307e <start_vertical_speed_control_right>:


}


void start_vertical_speed_control_right(signed int *pwm_right) {
    307e:	dc 01       	movw	r26, r24

	// the input paramter is the current desired speed, expressed in the pwm range (-512..512).

	if(*pwm_right==0) {
    3080:	8d 91       	ld	r24, X+
    3082:	9c 91       	ld	r25, X
    3084:	11 97       	sbiw	r26, 0x01	; 1
    3086:	00 97       	sbiw	r24, 0x00	; 0
    3088:	69 f4       	brne	.+26     	; 0x30a4 <start_vertical_speed_control_right+0x26>
		delta_right_speed_sum = 0;		// reset the sum of the error for the I parameter
    308a:	10 92 22 04 	sts	0x0422, r1
    308e:	10 92 21 04 	sts	0x0421, r1
		delta_right_speed_current = 0;
    3092:	10 92 9b 05 	sts	0x059B, r1
    3096:	10 92 9a 05 	sts	0x059A, r1
		delta_right_speed_prev = 0;
    309a:	10 92 74 05 	sts	0x0574, r1
    309e:	10 92 73 05 	sts	0x0573, r1
    30a2:	08 95       	ret
		return;
	}

	// change the feedforward based on the current measured angle
	if(currentAngle >= 270) {			// pointing down-right
    30a4:	40 91 4d 05 	lds	r20, 0x054D
    30a8:	50 91 4e 05 	lds	r21, 0x054E
    30ac:	21 e0       	ldi	r18, 0x01	; 1
    30ae:	4e 30       	cpi	r20, 0x0E	; 14
    30b0:	52 07       	cpc	r21, r18
    30b2:	4c f0       	brlt	.+18     	; 0x30c6 <start_vertical_speed_control_right+0x48>
		if(*pwm_right > 0) {
    30b4:	18 16       	cp	r1, r24
    30b6:	19 06       	cpc	r1, r25
    30b8:	1c f4       	brge	.+6      	; 0x30c0 <start_vertical_speed_control_right+0x42>
			k_ff_speed_control_right = INIT_KFF - ((360 - currentAngle)>>2);
    30ba:	28 e6       	ldi	r18, 0x68	; 104
    30bc:	31 e0       	ldi	r19, 0x01	; 1
    30be:	18 c0       	rjmp	.+48     	; 0x30f0 <start_vertical_speed_control_right+0x72>
		} else {
			k_ff_speed_control_right = INIT_KFF + ((360 - currentAngle)>>2);
    30c0:	88 e6       	ldi	r24, 0x68	; 104
    30c2:	91 e0       	ldi	r25, 0x01	; 1
    30c4:	0b c0       	rjmp	.+22     	; 0x30dc <start_vertical_speed_control_right+0x5e>
		}
	} else if(currentAngle >= 180) {	// pointing down-left
    30c6:	44 3b       	cpi	r20, 0xB4	; 180
    30c8:	51 05       	cpc	r21, r1
    30ca:	1c f4       	brge	.+6      	; 0x30d2 <start_vertical_speed_control_right+0x54>
		if(*pwm_right > 0) {
			k_ff_speed_control_right = INIT_KFF + ((180 - currentAngle)>>2);
		} else {
			k_ff_speed_control_right = INIT_KFF - ((180 - currentAngle)>>2);
		}
	} else if(currentAngle >= 90) {		// pointing up-left
    30cc:	4a 35       	cpi	r20, 0x5A	; 90
    30ce:	51 05       	cpc	r21, r1
    30d0:	b4 f0       	brlt	.+44     	; 0x30fe <start_vertical_speed_control_right+0x80>
		if(*pwm_right > 0) {
    30d2:	18 16       	cp	r1, r24
    30d4:	19 06       	cpc	r1, r25
    30d6:	54 f4       	brge	.+20     	; 0x30ec <start_vertical_speed_control_right+0x6e>
			k_ff_speed_control_right = INIT_KFF + ((180 - currentAngle)>>2);
    30d8:	84 eb       	ldi	r24, 0xB4	; 180
    30da:	90 e0       	ldi	r25, 0x00	; 0
    30dc:	84 1b       	sub	r24, r20
    30de:	95 0b       	sbc	r25, r21
    30e0:	95 95       	asr	r25
    30e2:	87 95       	ror	r24
    30e4:	95 95       	asr	r25
    30e6:	87 95       	ror	r24
    30e8:	49 96       	adiw	r24, 0x19	; 25
    30ea:	1c c0       	rjmp	.+56     	; 0x3124 <start_vertical_speed_control_right+0xa6>
		} else {
			k_ff_speed_control_right = INIT_KFF - ((180 - currentAngle)>>2);
    30ec:	24 eb       	ldi	r18, 0xB4	; 180
    30ee:	30 e0       	ldi	r19, 0x00	; 0
    30f0:	24 1b       	sub	r18, r20
    30f2:	35 0b       	sbc	r19, r21
    30f4:	35 95       	asr	r19
    30f6:	27 95       	ror	r18
    30f8:	35 95       	asr	r19
    30fa:	27 95       	ror	r18
    30fc:	0f c0       	rjmp	.+30     	; 0x311c <start_vertical_speed_control_right+0x9e>
    30fe:	9a 01       	movw	r18, r20
    3100:	35 95       	asr	r19
    3102:	27 95       	ror	r18
    3104:	35 95       	asr	r19
    3106:	27 95       	ror	r18
		}
	} else {							// pointing up-right
		if(*pwm_right > 0) {
    3108:	18 16       	cp	r1, r24
    310a:	19 06       	cpc	r1, r25
    310c:	3c f4       	brge	.+14     	; 0x311c <start_vertical_speed_control_right+0x9e>
			k_ff_speed_control_right = INIT_KFF + (currentAngle>>2);
    310e:	27 5e       	subi	r18, 0xE7	; 231
    3110:	3f 4f       	sbci	r19, 0xFF	; 255
    3112:	30 93 06 02 	sts	0x0206, r19
    3116:	20 93 05 02 	sts	0x0205, r18
    311a:	08 c0       	rjmp	.+16     	; 0x312c <start_vertical_speed_control_right+0xae>
		} else {
			k_ff_speed_control_right = INIT_KFF - (currentAngle>>2);
    311c:	89 e1       	ldi	r24, 0x19	; 25
    311e:	90 e0       	ldi	r25, 0x00	; 0
    3120:	82 1b       	sub	r24, r18
    3122:	93 0b       	sbc	r25, r19
    3124:	90 93 06 02 	sts	0x0206, r25
    3128:	80 93 05 02 	sts	0x0205, r24
		}
	}

	// compute the current error between the desired and measured speed
	delta_right_speed_prev = delta_right_speed_current;
    312c:	e0 91 9a 05 	lds	r30, 0x059A
    3130:	f0 91 9b 05 	lds	r31, 0x059B
    3134:	f0 93 74 05 	sts	0x0574, r31
    3138:	e0 93 73 05 	sts	0x0573, r30
	if(*pwm_right >= 0) {
    313c:	8d 91       	ld	r24, X+
    313e:	9c 91       	ld	r25, X
    3140:	11 97       	sbiw	r26, 0x01	; 1
    3142:	20 91 11 04 	lds	r18, 0x0411
    3146:	30 91 12 04 	lds	r19, 0x0412
    314a:	97 fd       	sbrc	r25, 7
    314c:	03 c0       	rjmp	.+6      	; 0x3154 <start_vertical_speed_control_right+0xd6>
		delta_right_speed_current = (*pwm_right) - last_right_vel;
    314e:	82 1b       	sub	r24, r18
    3150:	93 0b       	sbc	r25, r19
    3152:	02 c0       	rjmp	.+4      	; 0x3158 <start_vertical_speed_control_right+0xda>
	} else {
		delta_right_speed_current = (*pwm_right) + last_right_vel;
    3154:	82 0f       	add	r24, r18
    3156:	93 1f       	adc	r25, r19
    3158:	90 93 9b 05 	sts	0x059B, r25
    315c:	80 93 9a 05 	sts	0x059A, r24
	}
	// sum the errors
	delta_right_speed_sum += delta_right_speed_current;
    3160:	60 91 9a 05 	lds	r22, 0x059A
    3164:	70 91 9b 05 	lds	r23, 0x059B
    3168:	80 91 21 04 	lds	r24, 0x0421
    316c:	90 91 22 04 	lds	r25, 0x0422
    3170:	86 0f       	add	r24, r22
    3172:	97 1f       	adc	r25, r23
    3174:	90 93 22 04 	sts	0x0422, r25
    3178:	80 93 21 04 	sts	0x0421, r24

	if(delta_right_speed_sum > I_LIMIT_VERTICAL ) {
    317c:	26 e0       	ldi	r18, 0x06	; 6
    317e:	81 34       	cpi	r24, 0x41	; 65
    3180:	92 07       	cpc	r25, r18
    3182:	1c f0       	brlt	.+6      	; 0x318a <start_vertical_speed_control_right+0x10c>
		delta_right_speed_sum = I_LIMIT_VERTICAL;
    3184:	80 e4       	ldi	r24, 0x40	; 64
    3186:	96 e0       	ldi	r25, 0x06	; 6
    3188:	05 c0       	rjmp	.+10     	; 0x3194 <start_vertical_speed_control_right+0x116>
	}else if(delta_right_speed_sum < -I_LIMIT_VERTICAL) {
    318a:	80 5c       	subi	r24, 0xC0	; 192
    318c:	99 4f       	sbci	r25, 0xF9	; 249
    318e:	34 f4       	brge	.+12     	; 0x319c <start_vertical_speed_control_right+0x11e>
		delta_right_speed_sum = -I_LIMIT_VERTICAL;
    3190:	80 ec       	ldi	r24, 0xC0	; 192
    3192:	99 ef       	ldi	r25, 0xF9	; 249
    3194:	90 93 22 04 	sts	0x0422, r25
    3198:	80 93 21 04 	sts	0x0421, r24

	// pwm out = feed forward * desired speed + P * current error - D * (current error - previous error) + I * error sum
	pwm_right_speed_controller = (signed int)(k_ff_speed_control_right*(*pwm_right)); //(signed int)((*pwm_right) << 3); //<< 5);
	pwm_right_speed_controller += (signed int)(P_VERTICAL * delta_right_speed_current);
	pwm_right_speed_controller -= (signed int)((delta_right_speed_current-delta_right_speed_prev)*D_VERTICAL);
	pwm_right_speed_controller += (signed int)(I_VERTICAL*delta_right_speed_sum);
    319c:	80 91 21 04 	lds	r24, 0x0421
    31a0:	90 91 22 04 	lds	r25, 0x0422
    31a4:	ac 01       	movw	r20, r24
    31a6:	44 0f       	add	r20, r20
    31a8:	55 1f       	adc	r21, r21
    31aa:	48 0f       	add	r20, r24
    31ac:	59 1f       	adc	r21, r25
    31ae:	cb 01       	movw	r24, r22
    31b0:	88 0f       	add	r24, r24
    31b2:	99 1f       	adc	r25, r25
    31b4:	9b 01       	movw	r18, r22
    31b6:	22 0f       	add	r18, r18
    31b8:	33 1f       	adc	r19, r19
    31ba:	22 0f       	add	r18, r18
    31bc:	33 1f       	adc	r19, r19
    31be:	22 0f       	add	r18, r18
    31c0:	33 1f       	adc	r19, r19
    31c2:	82 0f       	add	r24, r18
    31c4:	93 1f       	adc	r25, r19
    31c6:	48 0f       	add	r20, r24
    31c8:	59 1f       	adc	r21, r25
    31ca:	e6 1b       	sub	r30, r22
    31cc:	f7 0b       	sbc	r31, r23
    31ce:	ee 0f       	add	r30, r30
    31d0:	ff 1f       	adc	r31, r31
    31d2:	4e 0f       	add	r20, r30
    31d4:	5f 1f       	adc	r21, r31
    31d6:	2d 91       	ld	r18, X+
    31d8:	3c 91       	ld	r19, X
    31da:	11 97       	sbiw	r26, 0x01	; 1
    31dc:	80 91 05 02 	lds	r24, 0x0205
    31e0:	90 91 06 02 	lds	r25, 0x0206
    31e4:	bc 01       	movw	r22, r24
    31e6:	26 9f       	mul	r18, r22
    31e8:	c0 01       	movw	r24, r0
    31ea:	27 9f       	mul	r18, r23
    31ec:	90 0d       	add	r25, r0
    31ee:	36 9f       	mul	r19, r22
    31f0:	90 0d       	add	r25, r0
    31f2:	11 24       	eor	r1, r1
    31f4:	48 0f       	add	r20, r24
    31f6:	59 1f       	adc	r21, r25
    31f8:	50 93 1c 04 	sts	0x041C, r21
    31fc:	40 93 1b 04 	sts	0x041B, r20

	// avoid changing motion direction
	if(pwm_right_speed_controller < 0 && *pwm_right >= 0) {	
    3200:	57 ff       	sbrs	r21, 7
    3202:	0f c0       	rjmp	.+30     	; 0x3222 <start_vertical_speed_control_right+0x1a4>
		pwm_right_speed_controller = 0;
    3204:	11 96       	adiw	r26, 0x01	; 1
    3206:	8c 91       	ld	r24, X
    3208:	11 97       	sbiw	r26, 0x01	; 1
    320a:	99 27       	eor	r25, r25
    320c:	87 fd       	sbrc	r24, 7
    320e:	90 95       	com	r25
    3210:	99 0f       	add	r25, r25
    3212:	88 0b       	sbc	r24, r24
    3214:	98 2f       	mov	r25, r24
    3216:	84 23       	and	r24, r20
    3218:	95 23       	and	r25, r21
    321a:	90 93 1c 04 	sts	0x041C, r25
    321e:	80 93 1b 04 	sts	0x041B, r24
	}
	if(pwm_right_speed_controller > 0 && *pwm_right < 0 ) {
    3222:	80 91 1b 04 	lds	r24, 0x041B
    3226:	90 91 1c 04 	lds	r25, 0x041C
    322a:	18 16       	cp	r1, r24
    322c:	19 06       	cpc	r1, r25
    322e:	4c f4       	brge	.+18     	; 0x3242 <start_vertical_speed_control_right+0x1c4>
    3230:	8d 91       	ld	r24, X+
    3232:	9c 91       	ld	r25, X
    3234:	11 97       	sbiw	r26, 0x01	; 1
    3236:	97 ff       	sbrs	r25, 7
    3238:	04 c0       	rjmp	.+8      	; 0x3242 <start_vertical_speed_control_right+0x1c4>
		pwm_right_speed_controller = 0;
    323a:	10 92 1c 04 	sts	0x041C, r1
    323e:	10 92 1b 04 	sts	0x041B, r1
	}

	if (pwm_right_speed_controller>MAX_PWM) pwm_right_speed_controller=MAX_PWM;
    3242:	80 91 1b 04 	lds	r24, 0x041B
    3246:	90 91 1c 04 	lds	r25, 0x041C
    324a:	81 5c       	subi	r24, 0xC1	; 193
    324c:	9d 45       	sbci	r25, 0x5D	; 93
    324e:	34 f0       	brlt	.+12     	; 0x325c <start_vertical_speed_control_right+0x1de>
    3250:	80 ec       	ldi	r24, 0xC0	; 192
    3252:	9d e5       	ldi	r25, 0x5D	; 93
    3254:	90 93 1c 04 	sts	0x041C, r25
    3258:	80 93 1b 04 	sts	0x041B, r24
	if (pwm_right_speed_controller<-MAX_PWM) pwm_right_speed_controller=-MAX_PWM;
    325c:	80 91 1b 04 	lds	r24, 0x041B
    3260:	90 91 1c 04 	lds	r25, 0x041C
    3264:	80 54       	subi	r24, 0x40	; 64
    3266:	92 4a       	sbci	r25, 0xA2	; 162
    3268:	34 f4       	brge	.+12     	; 0x3276 <start_vertical_speed_control_right+0x1f8>
    326a:	80 e4       	ldi	r24, 0x40	; 64
    326c:	92 ea       	ldi	r25, 0xA2	; 162
    326e:	90 93 1c 04 	sts	0x041C, r25
    3272:	80 93 1b 04 	sts	0x041B, r24

	// since the pwm_left_speed_controller goes from -24000 to 24000 then the pwm_left 
	// has to be scaled to remain in the range -512..512
	*pwm_right = ((signed int)pwm_right_speed_controller)>>4;
    3276:	80 91 1b 04 	lds	r24, 0x041B
    327a:	90 91 1c 04 	lds	r25, 0x041C
    327e:	74 e0       	ldi	r23, 0x04	; 4
    3280:	95 95       	asr	r25
    3282:	87 95       	ror	r24
    3284:	7a 95       	dec	r23
    3286:	e1 f7       	brne	.-8      	; 0x3280 <start_vertical_speed_control_right+0x202>
    3288:	11 96       	adiw	r26, 0x01	; 1
    328a:	9c 93       	st	X, r25
    328c:	8e 93       	st	-X, r24

	if (*pwm_right>(MAX_MOTORS_PWM/2)) *pwm_right=(MAX_MOTORS_PWM/2);
    328e:	81 50       	subi	r24, 0x01	; 1
    3290:	92 40       	sbci	r25, 0x02	; 2
    3292:	2c f0       	brlt	.+10     	; 0x329e <start_vertical_speed_control_right+0x220>
    3294:	80 e0       	ldi	r24, 0x00	; 0
    3296:	92 e0       	ldi	r25, 0x02	; 2
    3298:	11 96       	adiw	r26, 0x01	; 1
    329a:	9c 93       	st	X, r25
    329c:	8e 93       	st	-X, r24
    if (*pwm_right<-(MAX_MOTORS_PWM/2)) *pwm_right=-(MAX_MOTORS_PWM/2);
    329e:	8d 91       	ld	r24, X+
    32a0:	9c 91       	ld	r25, X
    32a2:	11 97       	sbiw	r26, 0x01	; 1
    32a4:	80 50       	subi	r24, 0x00	; 0
    32a6:	9e 4f       	sbci	r25, 0xFE	; 254
    32a8:	24 f4       	brge	.+8      	; 0x32b2 <start_vertical_speed_control_right+0x234>
    32aa:	80 e0       	ldi	r24, 0x00	; 0
    32ac:	9e ef       	ldi	r25, 0xFE	; 254
    32ae:	8d 93       	st	X+, r24
    32b0:	9c 93       	st	X, r25
    32b2:	08 95       	ret

000032b4 <start_horizontal_speed_control_right>:

}

void start_horizontal_speed_control_right(signed int *pwm_right) {
    32b4:	fc 01       	movw	r30, r24

	// the input paramter is the current desired speed, expressed in the pwm range (-512..512).

	if(*pwm_right==0) {
    32b6:	80 81       	ld	r24, Z
    32b8:	91 81       	ldd	r25, Z+1	; 0x01
    32ba:	89 2b       	or	r24, r25
    32bc:	69 f4       	brne	.+26     	; 0x32d8 <start_horizontal_speed_control_right+0x24>
		delta_right_speed_sum = 0;		// reset the sum of the error for the I parameter
    32be:	10 92 22 04 	sts	0x0422, r1
    32c2:	10 92 21 04 	sts	0x0421, r1
		delta_right_speed_current = 0;
    32c6:	10 92 9b 05 	sts	0x059B, r1
    32ca:	10 92 9a 05 	sts	0x059A, r1
		delta_right_speed_prev = 0;
    32ce:	10 92 74 05 	sts	0x0574, r1
    32d2:	10 92 73 05 	sts	0x0573, r1
    32d6:	08 95       	ret
		return;
	}

	// compute the current error between the desired and measured speed
	delta_right_speed_prev = delta_right_speed_current;
    32d8:	60 91 9a 05 	lds	r22, 0x059A
    32dc:	70 91 9b 05 	lds	r23, 0x059B
    32e0:	70 93 74 05 	sts	0x0574, r23
    32e4:	60 93 73 05 	sts	0x0573, r22
	if(*pwm_right >= 0) {
    32e8:	80 81       	ld	r24, Z
    32ea:	91 81       	ldd	r25, Z+1	; 0x01
    32ec:	40 91 11 04 	lds	r20, 0x0411
    32f0:	50 91 12 04 	lds	r21, 0x0412
    32f4:	97 fd       	sbrc	r25, 7
    32f6:	03 c0       	rjmp	.+6      	; 0x32fe <start_horizontal_speed_control_right+0x4a>
		delta_right_speed_current = (*pwm_right) - last_right_vel;
    32f8:	84 1b       	sub	r24, r20
    32fa:	95 0b       	sbc	r25, r21
    32fc:	02 c0       	rjmp	.+4      	; 0x3302 <start_horizontal_speed_control_right+0x4e>
	} else {
		delta_right_speed_current = (*pwm_right) + last_right_vel;
    32fe:	84 0f       	add	r24, r20
    3300:	95 1f       	adc	r25, r21
    3302:	90 93 9b 05 	sts	0x059B, r25
    3306:	80 93 9a 05 	sts	0x059A, r24
	}
	// sum the errors
	delta_right_speed_sum += delta_right_speed_current;
    330a:	20 91 9a 05 	lds	r18, 0x059A
    330e:	30 91 9b 05 	lds	r19, 0x059B
    3312:	80 91 21 04 	lds	r24, 0x0421
    3316:	90 91 22 04 	lds	r25, 0x0422
    331a:	82 0f       	add	r24, r18
    331c:	93 1f       	adc	r25, r19
    331e:	90 93 22 04 	sts	0x0422, r25
    3322:	80 93 21 04 	sts	0x0421, r24

	if(delta_right_speed_sum > I_LIMIT_HORIZONTAL ) {
    3326:	46 e0       	ldi	r20, 0x06	; 6
    3328:	81 34       	cpi	r24, 0x41	; 65
    332a:	94 07       	cpc	r25, r20
    332c:	1c f0       	brlt	.+6      	; 0x3334 <start_horizontal_speed_control_right+0x80>
		delta_right_speed_sum = I_LIMIT_HORIZONTAL;
    332e:	80 e4       	ldi	r24, 0x40	; 64
    3330:	96 e0       	ldi	r25, 0x06	; 6
    3332:	05 c0       	rjmp	.+10     	; 0x333e <start_horizontal_speed_control_right+0x8a>
	}else if(delta_right_speed_sum < -I_LIMIT_HORIZONTAL) {
    3334:	80 5c       	subi	r24, 0xC0	; 192
    3336:	99 4f       	sbci	r25, 0xF9	; 249
    3338:	34 f4       	brge	.+12     	; 0x3346 <start_horizontal_speed_control_right+0x92>
		delta_right_speed_sum = -I_LIMIT_HORIZONTAL;
    333a:	80 ec       	ldi	r24, 0xC0	; 192
    333c:	99 ef       	ldi	r25, 0xF9	; 249
    333e:	90 93 22 04 	sts	0x0422, r25
    3342:	80 93 21 04 	sts	0x0421, r24
	// pwm out = feed forward * desired speed + P * current error - D * (current error - previous error) + I * error sum
	// in this case feed forward = 8
	pwm_right_speed_controller = (signed int)((*pwm_right) << 3);
	pwm_right_speed_controller += (signed int)(delta_right_speed_current*P_HORIZONTAL);
	pwm_right_speed_controller -= (signed int)((delta_right_speed_current-delta_right_speed_prev)*D_HORIZONTAL);
	pwm_right_speed_controller += (signed int)(delta_right_speed_sum*I_HORIZONTAL);
    3346:	40 91 21 04 	lds	r20, 0x0421
    334a:	50 91 22 04 	lds	r21, 0x0422
    334e:	44 0f       	add	r20, r20
    3350:	55 1f       	adc	r21, r21
    3352:	89 e1       	ldi	r24, 0x19	; 25
    3354:	90 e0       	ldi	r25, 0x00	; 0
    3356:	dc 01       	movw	r26, r24
    3358:	2a 9f       	mul	r18, r26
    335a:	c0 01       	movw	r24, r0
    335c:	2b 9f       	mul	r18, r27
    335e:	90 0d       	add	r25, r0
    3360:	3a 9f       	mul	r19, r26
    3362:	90 0d       	add	r25, r0
    3364:	11 24       	eor	r1, r1
    3366:	48 0f       	add	r20, r24
    3368:	59 1f       	adc	r21, r25
    336a:	cb 01       	movw	r24, r22
    336c:	82 1b       	sub	r24, r18
    336e:	93 0b       	sbc	r25, r19
    3370:	9c 01       	movw	r18, r24
    3372:	88 0f       	add	r24, r24
    3374:	99 1f       	adc	r25, r25
    3376:	82 0f       	add	r24, r18
    3378:	93 1f       	adc	r25, r19
    337a:	48 0f       	add	r20, r24
    337c:	59 1f       	adc	r21, r25
    337e:	80 81       	ld	r24, Z
    3380:	91 81       	ldd	r25, Z+1	; 0x01
    3382:	b3 e0       	ldi	r27, 0x03	; 3
    3384:	88 0f       	add	r24, r24
    3386:	99 1f       	adc	r25, r25
    3388:	ba 95       	dec	r27
    338a:	e1 f7       	brne	.-8      	; 0x3384 <start_horizontal_speed_control_right+0xd0>
    338c:	48 0f       	add	r20, r24
    338e:	59 1f       	adc	r21, r25
    3390:	50 93 1c 04 	sts	0x041C, r21
    3394:	40 93 1b 04 	sts	0x041B, r20

	// avoid changing motion direction
	if(pwm_right_speed_controller < 0 && *pwm_right >= 0) {	
    3398:	57 ff       	sbrs	r21, 7
    339a:	0d c0       	rjmp	.+26     	; 0x33b6 <start_horizontal_speed_control_right+0x102>
		pwm_right_speed_controller = 0;
    339c:	81 81       	ldd	r24, Z+1	; 0x01
    339e:	99 27       	eor	r25, r25
    33a0:	87 fd       	sbrc	r24, 7
    33a2:	90 95       	com	r25
    33a4:	99 0f       	add	r25, r25
    33a6:	88 0b       	sbc	r24, r24
    33a8:	98 2f       	mov	r25, r24
    33aa:	84 23       	and	r24, r20
    33ac:	95 23       	and	r25, r21
    33ae:	90 93 1c 04 	sts	0x041C, r25
    33b2:	80 93 1b 04 	sts	0x041B, r24
	}
	if(pwm_right_speed_controller > 0 && *pwm_right < 0 ) {
    33b6:	80 91 1b 04 	lds	r24, 0x041B
    33ba:	90 91 1c 04 	lds	r25, 0x041C
    33be:	18 16       	cp	r1, r24
    33c0:	19 06       	cpc	r1, r25
    33c2:	44 f4       	brge	.+16     	; 0x33d4 <start_horizontal_speed_control_right+0x120>
    33c4:	80 81       	ld	r24, Z
    33c6:	91 81       	ldd	r25, Z+1	; 0x01
    33c8:	97 ff       	sbrs	r25, 7
    33ca:	04 c0       	rjmp	.+8      	; 0x33d4 <start_horizontal_speed_control_right+0x120>
		pwm_right_speed_controller = 0;
    33cc:	10 92 1c 04 	sts	0x041C, r1
    33d0:	10 92 1b 04 	sts	0x041B, r1
	}

	if (pwm_right_speed_controller>MAX_PWM) pwm_right_speed_controller=MAX_PWM;
    33d4:	80 91 1b 04 	lds	r24, 0x041B
    33d8:	90 91 1c 04 	lds	r25, 0x041C
    33dc:	81 5c       	subi	r24, 0xC1	; 193
    33de:	9d 45       	sbci	r25, 0x5D	; 93
    33e0:	34 f0       	brlt	.+12     	; 0x33ee <start_horizontal_speed_control_right+0x13a>
    33e2:	80 ec       	ldi	r24, 0xC0	; 192
    33e4:	9d e5       	ldi	r25, 0x5D	; 93
    33e6:	90 93 1c 04 	sts	0x041C, r25
    33ea:	80 93 1b 04 	sts	0x041B, r24
	if (pwm_right_speed_controller<-MAX_PWM) pwm_right_speed_controller=-MAX_PWM;
    33ee:	80 91 1b 04 	lds	r24, 0x041B
    33f2:	90 91 1c 04 	lds	r25, 0x041C
    33f6:	80 54       	subi	r24, 0x40	; 64
    33f8:	92 4a       	sbci	r25, 0xA2	; 162
    33fa:	34 f4       	brge	.+12     	; 0x3408 <start_horizontal_speed_control_right+0x154>
    33fc:	80 e4       	ldi	r24, 0x40	; 64
    33fe:	92 ea       	ldi	r25, 0xA2	; 162
    3400:	90 93 1c 04 	sts	0x041C, r25
    3404:	80 93 1b 04 	sts	0x041B, r24

	// since the pwm_left_speed_controller goes from -24000 to 24000 then the pwm_left 
	// has to be scaled to remain in the range -512..512
	*pwm_right = ((signed int)pwm_right_speed_controller)>>4;
    3408:	80 91 1b 04 	lds	r24, 0x041B
    340c:	90 91 1c 04 	lds	r25, 0x041C
    3410:	74 e0       	ldi	r23, 0x04	; 4
    3412:	95 95       	asr	r25
    3414:	87 95       	ror	r24
    3416:	7a 95       	dec	r23
    3418:	e1 f7       	brne	.-8      	; 0x3412 <start_horizontal_speed_control_right+0x15e>
    341a:	91 83       	std	Z+1, r25	; 0x01
    341c:	80 83       	st	Z, r24

	// the feed forward is composed by the previous scale factor (x8) and by an offset
	if(*pwm_right > 0) {
    341e:	18 16       	cp	r1, r24
    3420:	19 06       	cpc	r1, r25
    3422:	14 f4       	brge	.+4      	; 0x3428 <start_horizontal_speed_control_right+0x174>
		*pwm_right += 30;
    3424:	4e 96       	adiw	r24, 0x1e	; 30
    3426:	03 c0       	rjmp	.+6      	; 0x342e <start_horizontal_speed_control_right+0x17a>
	} else if(*pwm_right < 0) {
    3428:	00 97       	sbiw	r24, 0x00	; 0
    342a:	19 f0       	breq	.+6      	; 0x3432 <start_horizontal_speed_control_right+0x17e>
		*pwm_right -= 30;
    342c:	4e 97       	sbiw	r24, 0x1e	; 30
    342e:	91 83       	std	Z+1, r25	; 0x01
    3430:	80 83       	st	Z, r24
	}

	if (*pwm_right>(MAX_MOTORS_PWM/2)) *pwm_right=(MAX_MOTORS_PWM/2);
    3432:	80 81       	ld	r24, Z
    3434:	91 81       	ldd	r25, Z+1	; 0x01
    3436:	81 50       	subi	r24, 0x01	; 1
    3438:	92 40       	sbci	r25, 0x02	; 2
    343a:	24 f0       	brlt	.+8      	; 0x3444 <start_horizontal_speed_control_right+0x190>
    343c:	80 e0       	ldi	r24, 0x00	; 0
    343e:	92 e0       	ldi	r25, 0x02	; 2
    3440:	91 83       	std	Z+1, r25	; 0x01
    3442:	80 83       	st	Z, r24
    if (*pwm_right<-(MAX_MOTORS_PWM/2)) *pwm_right=-(MAX_MOTORS_PWM/2);
    3444:	80 81       	ld	r24, Z
    3446:	91 81       	ldd	r25, Z+1	; 0x01
    3448:	80 50       	subi	r24, 0x00	; 0
    344a:	9e 4f       	sbci	r25, 0xFE	; 254
    344c:	24 f4       	brge	.+8      	; 0x3456 <start_horizontal_speed_control_right+0x1a2>
    344e:	80 e0       	ldi	r24, 0x00	; 0
    3450:	9e ef       	ldi	r25, 0xFE	; 254
    3452:	91 83       	std	Z+1, r25	; 0x01
    3454:	80 83       	st	Z, r24
    3456:	08 95       	ret

00003458 <start_horizontal_speed_control_left>:

}

void start_horizontal_speed_control_left(signed int *pwm_left) {
    3458:	fc 01       	movw	r30, r24

	// the input paramter is the current desired speed, expressed in the pwm range (-512..512).

	if(*pwm_left==0) {
    345a:	80 81       	ld	r24, Z
    345c:	91 81       	ldd	r25, Z+1	; 0x01
    345e:	89 2b       	or	r24, r25
    3460:	69 f4       	brne	.+26     	; 0x347c <start_horizontal_speed_control_left+0x24>
		delta_left_speed_sum = 0;		// reset the sum of the error for the I parameter
    3462:	10 92 20 04 	sts	0x0420, r1
    3466:	10 92 1f 04 	sts	0x041F, r1
		delta_left_speed_current = 0;
    346a:	10 92 72 05 	sts	0x0572, r1
    346e:	10 92 71 05 	sts	0x0571, r1
		delta_left_speed_prev = 0;
    3472:	10 92 8c 05 	sts	0x058C, r1
    3476:	10 92 8b 05 	sts	0x058B, r1
    347a:	08 95       	ret
		return;
	}

	// compute the current error between the desired and measured speed
	delta_left_speed_prev = delta_left_speed_current; 
    347c:	60 91 71 05 	lds	r22, 0x0571
    3480:	70 91 72 05 	lds	r23, 0x0572
    3484:	70 93 8c 05 	sts	0x058C, r23
    3488:	60 93 8b 05 	sts	0x058B, r22
	if(*pwm_left >= 0) {
    348c:	80 81       	ld	r24, Z
    348e:	91 81       	ldd	r25, Z+1	; 0x01
    3490:	40 91 0f 04 	lds	r20, 0x040F
    3494:	50 91 10 04 	lds	r21, 0x0410
    3498:	97 fd       	sbrc	r25, 7
    349a:	03 c0       	rjmp	.+6      	; 0x34a2 <start_horizontal_speed_control_left+0x4a>
		delta_left_speed_current = (*pwm_left) - last_left_vel; 
    349c:	84 1b       	sub	r24, r20
    349e:	95 0b       	sbc	r25, r21
    34a0:	02 c0       	rjmp	.+4      	; 0x34a6 <start_horizontal_speed_control_left+0x4e>
	} else {
		delta_left_speed_current = (*pwm_left) + last_left_vel; 
    34a2:	84 0f       	add	r24, r20
    34a4:	95 1f       	adc	r25, r21
    34a6:	90 93 72 05 	sts	0x0572, r25
    34aa:	80 93 71 05 	sts	0x0571, r24
	}
	// sum the errors
	delta_left_speed_sum += delta_left_speed_current;
    34ae:	20 91 71 05 	lds	r18, 0x0571
    34b2:	30 91 72 05 	lds	r19, 0x0572
    34b6:	80 91 1f 04 	lds	r24, 0x041F
    34ba:	90 91 20 04 	lds	r25, 0x0420
    34be:	82 0f       	add	r24, r18
    34c0:	93 1f       	adc	r25, r19
    34c2:	90 93 20 04 	sts	0x0420, r25
    34c6:	80 93 1f 04 	sts	0x041F, r24

	if(delta_left_speed_sum > I_LIMIT_HORIZONTAL) {
    34ca:	46 e0       	ldi	r20, 0x06	; 6
    34cc:	81 34       	cpi	r24, 0x41	; 65
    34ce:	94 07       	cpc	r25, r20
    34d0:	1c f0       	brlt	.+6      	; 0x34d8 <start_horizontal_speed_control_left+0x80>
		delta_left_speed_sum = I_LIMIT_HORIZONTAL;
    34d2:	80 e4       	ldi	r24, 0x40	; 64
    34d4:	96 e0       	ldi	r25, 0x06	; 6
    34d6:	05 c0       	rjmp	.+10     	; 0x34e2 <start_horizontal_speed_control_left+0x8a>
	} else if(delta_left_speed_sum < -I_LIMIT_HORIZONTAL) {
    34d8:	80 5c       	subi	r24, 0xC0	; 192
    34da:	99 4f       	sbci	r25, 0xF9	; 249
    34dc:	34 f4       	brge	.+12     	; 0x34ea <start_horizontal_speed_control_left+0x92>
		delta_left_speed_sum = -I_LIMIT_HORIZONTAL;
    34de:	80 ec       	ldi	r24, 0xC0	; 192
    34e0:	99 ef       	ldi	r25, 0xF9	; 249
    34e2:	90 93 20 04 	sts	0x0420, r25
    34e6:	80 93 1f 04 	sts	0x041F, r24
	// pwm out = feed forward * desired speed + P * current error - D * (current error - previous error) + I * error sum
	// in this case feed forward = 8
	pwm_left_speed_controller = (signed int)((*pwm_left) << 3);
	pwm_left_speed_controller += (signed int)(delta_left_speed_current*P_HORIZONTAL);
	pwm_left_speed_controller -= (signed int)((delta_left_speed_current-delta_left_speed_prev)*D_HORIZONTAL);
	pwm_left_speed_controller += (signed int)(delta_left_speed_sum*I_HORIZONTAL);
    34ea:	40 91 1f 04 	lds	r20, 0x041F
    34ee:	50 91 20 04 	lds	r21, 0x0420
    34f2:	44 0f       	add	r20, r20
    34f4:	55 1f       	adc	r21, r21
    34f6:	89 e1       	ldi	r24, 0x19	; 25
    34f8:	90 e0       	ldi	r25, 0x00	; 0
    34fa:	dc 01       	movw	r26, r24
    34fc:	2a 9f       	mul	r18, r26
    34fe:	c0 01       	movw	r24, r0
    3500:	2b 9f       	mul	r18, r27
    3502:	90 0d       	add	r25, r0
    3504:	3a 9f       	mul	r19, r26
    3506:	90 0d       	add	r25, r0
    3508:	11 24       	eor	r1, r1
    350a:	48 0f       	add	r20, r24
    350c:	59 1f       	adc	r21, r25
    350e:	cb 01       	movw	r24, r22
    3510:	82 1b       	sub	r24, r18
    3512:	93 0b       	sbc	r25, r19
    3514:	9c 01       	movw	r18, r24
    3516:	88 0f       	add	r24, r24
    3518:	99 1f       	adc	r25, r25
    351a:	82 0f       	add	r24, r18
    351c:	93 1f       	adc	r25, r19
    351e:	48 0f       	add	r20, r24
    3520:	59 1f       	adc	r21, r25
    3522:	80 81       	ld	r24, Z
    3524:	91 81       	ldd	r25, Z+1	; 0x01
    3526:	33 e0       	ldi	r19, 0x03	; 3
    3528:	88 0f       	add	r24, r24
    352a:	99 1f       	adc	r25, r25
    352c:	3a 95       	dec	r19
    352e:	e1 f7       	brne	.-8      	; 0x3528 <start_horizontal_speed_control_left+0xd0>
    3530:	48 0f       	add	r20, r24
    3532:	59 1f       	adc	r21, r25
    3534:	50 93 1e 04 	sts	0x041E, r21
    3538:	40 93 1d 04 	sts	0x041D, r20

	// avoid changing motion direction
	if(pwm_left_speed_controller < 0 && *pwm_left >= 0) {
    353c:	57 ff       	sbrs	r21, 7
    353e:	0d c0       	rjmp	.+26     	; 0x355a <start_horizontal_speed_control_left+0x102>
		pwm_left_speed_controller = 0;
    3540:	81 81       	ldd	r24, Z+1	; 0x01
    3542:	99 27       	eor	r25, r25
    3544:	87 fd       	sbrc	r24, 7
    3546:	90 95       	com	r25
    3548:	99 0f       	add	r25, r25
    354a:	88 0b       	sbc	r24, r24
    354c:	98 2f       	mov	r25, r24
    354e:	84 23       	and	r24, r20
    3550:	95 23       	and	r25, r21
    3552:	90 93 1e 04 	sts	0x041E, r25
    3556:	80 93 1d 04 	sts	0x041D, r24
	}
	if(pwm_left_speed_controller > 0 && *pwm_left < 0 ) {
    355a:	80 91 1d 04 	lds	r24, 0x041D
    355e:	90 91 1e 04 	lds	r25, 0x041E
    3562:	18 16       	cp	r1, r24
    3564:	19 06       	cpc	r1, r25
    3566:	44 f4       	brge	.+16     	; 0x3578 <start_horizontal_speed_control_left+0x120>
    3568:	80 81       	ld	r24, Z
    356a:	91 81       	ldd	r25, Z+1	; 0x01
    356c:	97 ff       	sbrs	r25, 7
    356e:	04 c0       	rjmp	.+8      	; 0x3578 <start_horizontal_speed_control_left+0x120>
		pwm_left_speed_controller = 0;
    3570:	10 92 1e 04 	sts	0x041E, r1
    3574:	10 92 1d 04 	sts	0x041D, r1
	}

	if (pwm_left_speed_controller>MAX_PWM) pwm_left_speed_controller=MAX_PWM;
    3578:	80 91 1d 04 	lds	r24, 0x041D
    357c:	90 91 1e 04 	lds	r25, 0x041E
    3580:	81 5c       	subi	r24, 0xC1	; 193
    3582:	9d 45       	sbci	r25, 0x5D	; 93
    3584:	34 f0       	brlt	.+12     	; 0x3592 <start_horizontal_speed_control_left+0x13a>
    3586:	80 ec       	ldi	r24, 0xC0	; 192
    3588:	9d e5       	ldi	r25, 0x5D	; 93
    358a:	90 93 1e 04 	sts	0x041E, r25
    358e:	80 93 1d 04 	sts	0x041D, r24
	if (pwm_left_speed_controller<-MAX_PWM) pwm_left_speed_controller=-MAX_PWM;
    3592:	80 91 1d 04 	lds	r24, 0x041D
    3596:	90 91 1e 04 	lds	r25, 0x041E
    359a:	80 54       	subi	r24, 0x40	; 64
    359c:	92 4a       	sbci	r25, 0xA2	; 162
    359e:	34 f4       	brge	.+12     	; 0x35ac <start_horizontal_speed_control_left+0x154>
    35a0:	80 e4       	ldi	r24, 0x40	; 64
    35a2:	92 ea       	ldi	r25, 0xA2	; 162
    35a4:	90 93 1e 04 	sts	0x041E, r25
    35a8:	80 93 1d 04 	sts	0x041D, r24

	// since the pwm_left_speed_controller goes from -24000 to 24000 then the pwm_left 
	// has to be scaled to remain in the range -512..512
	*pwm_left = ((signed int)pwm_left_speed_controller)>>4;
    35ac:	80 91 1d 04 	lds	r24, 0x041D
    35b0:	90 91 1e 04 	lds	r25, 0x041E
    35b4:	b4 e0       	ldi	r27, 0x04	; 4
    35b6:	95 95       	asr	r25
    35b8:	87 95       	ror	r24
    35ba:	ba 95       	dec	r27
    35bc:	e1 f7       	brne	.-8      	; 0x35b6 <start_horizontal_speed_control_left+0x15e>
    35be:	91 83       	std	Z+1, r25	; 0x01
    35c0:	80 83       	st	Z, r24

	// the feed forward is composed by the previous scale factor (x8) and by an offset
	if(*pwm_left > 0) {
    35c2:	18 16       	cp	r1, r24
    35c4:	19 06       	cpc	r1, r25
    35c6:	14 f4       	brge	.+4      	; 0x35cc <start_horizontal_speed_control_left+0x174>
		*pwm_left += 30;
    35c8:	4e 96       	adiw	r24, 0x1e	; 30
    35ca:	03 c0       	rjmp	.+6      	; 0x35d2 <start_horizontal_speed_control_left+0x17a>
	} else if(*pwm_left < 0) {
    35cc:	00 97       	sbiw	r24, 0x00	; 0
    35ce:	19 f0       	breq	.+6      	; 0x35d6 <start_horizontal_speed_control_left+0x17e>
		*pwm_left -= 30;
    35d0:	4e 97       	sbiw	r24, 0x1e	; 30
    35d2:	91 83       	std	Z+1, r25	; 0x01
    35d4:	80 83       	st	Z, r24
	}

	if (*pwm_left>(MAX_MOTORS_PWM/2)) *pwm_left=(MAX_MOTORS_PWM/2);
    35d6:	80 81       	ld	r24, Z
    35d8:	91 81       	ldd	r25, Z+1	; 0x01
    35da:	81 50       	subi	r24, 0x01	; 1
    35dc:	92 40       	sbci	r25, 0x02	; 2
    35de:	24 f0       	brlt	.+8      	; 0x35e8 <start_horizontal_speed_control_left+0x190>
    35e0:	80 e0       	ldi	r24, 0x00	; 0
    35e2:	92 e0       	ldi	r25, 0x02	; 2
    35e4:	91 83       	std	Z+1, r25	; 0x01
    35e6:	80 83       	st	Z, r24
    if (*pwm_left<-(MAX_MOTORS_PWM/2)) *pwm_left=-(MAX_MOTORS_PWM/2);
    35e8:	80 81       	ld	r24, Z
    35ea:	91 81       	ldd	r25, Z+1	; 0x01
    35ec:	80 50       	subi	r24, 0x00	; 0
    35ee:	9e 4f       	sbci	r25, 0xFE	; 254
    35f0:	24 f4       	brge	.+8      	; 0x35fa <start_horizontal_speed_control_left+0x1a2>
    35f2:	80 e0       	ldi	r24, 0x00	; 0
    35f4:	9e ef       	ldi	r25, 0xFE	; 254
    35f6:	91 83       	std	Z+1, r25	; 0x01
    35f8:	80 83       	st	Z, r24
    35fa:	08 95       	ret

000035fc <SPI_WAIT>:
#define SPI_SCK PORTB1	// SCK pin (SPI clock)
#define SPI_SS PORTB0	// SS pin (Slave Select)

// wait for an SPI read/write operation to complete
//#define SPI_WAIT()              while ((SPSR & _BV(SPIF)) == 0);
void SPI_WAIT() {
    35fc:	20 91 2e 04 	lds	r18, 0x042E
    3600:	80 e0       	ldi	r24, 0x00	; 0
    3602:	90 e0       	ldi	r25, 0x00	; 0
	unsigned int timeout=0;
	while (1) {
		timeout++;
    3604:	01 96       	adiw	r24, 0x01	; 1
		if(timeout>=10000) {
    3606:	37 e2       	ldi	r19, 0x27	; 39
    3608:	80 31       	cpi	r24, 0x10	; 16
    360a:	93 07       	cpc	r25, r19
    360c:	08 f0       	brcs	.+2      	; 0x3610 <SPI_WAIT+0x14>
    360e:	21 e0       	ldi	r18, 0x01	; 1
			spiCommError = 1;
		}
	
		if(SPSR & _BV(SPIF)) {
    3610:	0d b4       	in	r0, 0x2d	; 45
    3612:	07 fe       	sbrs	r0, 7
    3614:	f7 cf       	rjmp	.-18     	; 0x3604 <SPI_WAIT+0x8>
    3616:	20 93 2e 04 	sts	0x042E, r18
			return;
		}
	}
}
    361a:	08 95       	ret

0000361c <initSPI>:

void initSPI() {

    SPI_DDR &= ~((1<<SPI_MOSI)|(1<<SPI_MISO)|(1<<SPI_SS)|(1<<SPI_SCK));
    361c:	84 b1       	in	r24, 0x04	; 4
    361e:	80 7f       	andi	r24, 0xF0	; 240
    3620:	84 b9       	out	0x04, r24	; 4
    // Define the following pins as output
    SPI_DDR |= ((1<<SPI_MOSI)|(1<<SPI_SS)|(1<<SPI_SCK));
    3622:	84 b1       	in	r24, 0x04	; 4
    3624:	87 60       	ori	r24, 0x07	; 7
    3626:	84 b9       	out	0x04, r24	; 4

    
    SPCR = ((1<<SPE)|               // SPI Enable
    3628:	80 e5       	ldi	r24, 0x50	; 80
    362a:	8c bd       	out	0x2c, r24	; 44
            (1<<MSTR)|              // 1:Master/ 0:Slave
            (0<<SPR1)|(0<<SPR0)|    // SPI Clock Rate => default 1/4 => 2 MHz
            (0<<CPOL)|              // Clock Polarity (0:SCK low / 1:SCK hi when idle)
            (0<<CPHA));             // Clock Phase (0:leading / 1:trailing edge sampling)

    SPSR |= (1<<SPI2X);              // Double Clock Rate
    362c:	8d b5       	in	r24, 0x2d	; 45
    362e:	81 60       	ori	r24, 0x01	; 1
    3630:	8d bd       	out	0x2d, r24	; 45

}
    3632:	08 95       	ret

00003634 <closeSPI>:

void closeSPI() {

	SPCR = 0x00;
    3634:	1c bc       	out	0x2c, r1	; 44
	SPSR = 0x00;
    3636:	1d bc       	out	0x2d, r1	; 45
}
    3638:	08 95       	ret

0000363a <SPI_ReadWrite_Block>:

void SPI_ReadWrite_Block(uint8_t* data, uint8_t* buffer, uint8_t len) {
    363a:	df 92       	push	r13
    363c:	ef 92       	push	r14
    363e:	ff 92       	push	r15
    3640:	0f 93       	push	r16
    3642:	1f 93       	push	r17
    3644:	cf 93       	push	r28
    3646:	df 93       	push	r29
    3648:	7c 01       	movw	r14, r24
    364a:	d4 2e       	mov	r13, r20
    364c:	8b 01       	movw	r16, r22
    364e:	c0 e0       	ldi	r28, 0x00	; 0
    3650:	d0 e0       	ldi	r29, 0x00	; 0
    3652:	10 c0       	rjmp	.+32     	; 0x3674 <SPI_ReadWrite_Block+0x3a>
    uint8_t i;
    for (i = 0; i < len; i++) {
          SPDR = data[i];
    3654:	f7 01       	movw	r30, r14
    3656:	ec 0f       	add	r30, r28
    3658:	fd 1f       	adc	r31, r29
    365a:	80 81       	ld	r24, Z
    365c:	8e bd       	out	0x2e, r24	; 46
          SPI_WAIT();
    365e:	0e 94 fe 1a 	call	0x35fc	; 0x35fc <SPI_WAIT>
		  if(spiCommError) {
    3662:	80 91 2e 04 	lds	r24, 0x042E
    3666:	88 23       	and	r24, r24
    3668:	39 f4       	brne	.+14     	; 0x3678 <SPI_ReadWrite_Block+0x3e>
			return;
		  }
          buffer[i] = SPDR;
    366a:	8e b5       	in	r24, 0x2e	; 46
    366c:	f8 01       	movw	r30, r16
    366e:	81 93       	st	Z+, r24
    3670:	8f 01       	movw	r16, r30
    3672:	21 96       	adiw	r28, 0x01	; 1
	SPSR = 0x00;
}

void SPI_ReadWrite_Block(uint8_t* data, uint8_t* buffer, uint8_t len) {
    uint8_t i;
    for (i = 0; i < len; i++) {
    3674:	cd 15       	cp	r28, r13
    3676:	70 f3       	brcs	.-36     	; 0x3654 <SPI_ReadWrite_Block+0x1a>
		  if(spiCommError) {
			return;
		  }
          buffer[i] = SPDR;
    }
}
    3678:	df 91       	pop	r29
    367a:	cf 91       	pop	r28
    367c:	1f 91       	pop	r17
    367e:	0f 91       	pop	r16
    3680:	ff 90       	pop	r15
    3682:	ef 90       	pop	r14
    3684:	df 90       	pop	r13
    3686:	08 95       	ret

00003688 <SPI_Write_Block>:

void SPI_Write_Block(uint8_t* data, uint8_t len) {
    3688:	0f 93       	push	r16
    368a:	1f 93       	push	r17
    368c:	cf 93       	push	r28
    368e:	df 93       	push	r29
    3690:	06 2f       	mov	r16, r22
    3692:	ec 01       	movw	r28, r24
    3694:	10 e0       	ldi	r17, 0x00	; 0
    3696:	09 c0       	rjmp	.+18     	; 0x36aa <SPI_Write_Block+0x22>
    uint8_t i;
    for (i = 0; i < len; i++) {
          SPDR = data[i];
    3698:	89 91       	ld	r24, Y+
    369a:	8e bd       	out	0x2e, r24	; 46
          SPI_WAIT();
    369c:	0e 94 fe 1a 	call	0x35fc	; 0x35fc <SPI_WAIT>
		  if(spiCommError) {
    36a0:	80 91 2e 04 	lds	r24, 0x042E
    36a4:	88 23       	and	r24, r24
    36a6:	19 f4       	brne	.+6      	; 0x36ae <SPI_Write_Block+0x26>
    }
}

void SPI_Write_Block(uint8_t* data, uint8_t len) {
    uint8_t i;
    for (i = 0; i < len; i++) {
    36a8:	1f 5f       	subi	r17, 0xFF	; 255
    36aa:	10 17       	cp	r17, r16
    36ac:	a8 f3       	brcs	.-22     	; 0x3698 <SPI_Write_Block+0x10>
		  if(spiCommError) {
			return;
		  }
    }

}
    36ae:	df 91       	pop	r29
    36b0:	cf 91       	pop	r28
    36b2:	1f 91       	pop	r17
    36b4:	0f 91       	pop	r16
    36b6:	08 95       	ret

000036b8 <SPI_Write_Byte>:

uint8_t SPI_Write_Byte(uint8_t byte) {
    SPDR = byte;
    36b8:	8e bd       	out	0x2e, r24	; 46
    SPI_WAIT();
    36ba:	0e 94 fe 1a 	call	0x35fc	; 0x35fc <SPI_WAIT>
    return SPDR;
    36be:	8e b5       	in	r24, 0x2e	; 46
}
    36c0:	08 95       	ret

000036c2 <i2c_close>:

/* I2C clock in Hz */
#define SCL_CLOCK  440000L

void i2c_close() {
	TWBR = 0x00;
    36c2:	10 92 b8 00 	sts	0x00B8, r1
	TWCR = 0x00;
    36c6:	10 92 bc 00 	sts	0x00BC, r1
}
    36ca:	08 95       	ret

000036cc <i2c_init>:
*************************************************************************/
void i2c_init(void)
{
  /* initialize TWI clock: 100 kHz clock, TWPS = 0 => prescaler = 1 */
  
    sbi(PORTD, 0);
    36cc:	58 9a       	sbi	0x0b, 0	; 11
    sbi(PORTD, 1);
    36ce:	59 9a       	sbi	0x0b, 1	; 11

  TWSR = 0;                         /* no prescaler */
    36d0:	10 92 b9 00 	sts	0x00B9, r1
  TWBR = ((F_CPU/SCL_CLOCK)-16)/2;  /* must be > 10 for stable operation */
    36d4:	81 e0       	ldi	r24, 0x01	; 1
    36d6:	80 93 b8 00 	sts	0x00B8, r24

}/* i2c_init */
    36da:	08 95       	ret

000036dc <i2c_start>:
/*************************************************************************	
  Issues a start condition and sends address and transfer direction.
  return 0 = device accessible, 1= failed to access device
*************************************************************************/
unsigned char i2c_start(unsigned char address)
{
    36dc:	98 2f       	mov	r25, r24
    uint8_t   twst;

	// send START condition
	TWCR = (1<<TWINT) | (1<<TWSTA) | (1<<TWEN);
    36de:	84 ea       	ldi	r24, 0xA4	; 164
    36e0:	80 93 bc 00 	sts	0x00BC, r24

	// wait until transmission completed
	while(!(TWCR & (1<<TWINT)));
    36e4:	80 91 bc 00 	lds	r24, 0x00BC
    36e8:	87 ff       	sbrs	r24, 7
    36ea:	fc cf       	rjmp	.-8      	; 0x36e4 <i2c_start+0x8>

	// check value of TWI Status Register. Mask prescaler bits.
	twst = TW_STATUS & 0xF8;
    36ec:	80 91 b9 00 	lds	r24, 0x00B9
    36f0:	88 7f       	andi	r24, 0xF8	; 248
	if ( (twst != TW_START) && (twst != TW_REP_START)) {
    36f2:	88 30       	cpi	r24, 0x08	; 8
    36f4:	21 f0       	breq	.+8      	; 0x36fe <i2c_start+0x22>
    36f6:	80 31       	cpi	r24, 0x10	; 16
    36f8:	11 f0       	breq	.+4      	; 0x36fe <i2c_start+0x22>
    36fa:	81 e0       	ldi	r24, 0x01	; 1
    36fc:	08 95       	ret
		//usartTransmit(twst);
		return 1;
	}

	// send device address
	TWDR = address;
    36fe:	90 93 bb 00 	sts	0x00BB, r25
	TWCR = (1<<TWINT) | (1<<TWEN);
    3702:	84 e8       	ldi	r24, 0x84	; 132
    3704:	80 93 bc 00 	sts	0x00BC, r24

	// wail until transmission completed and ACK/NACK has been received
	while(!(TWCR & (1<<TWINT)));
    3708:	80 91 bc 00 	lds	r24, 0x00BC
    370c:	87 ff       	sbrs	r24, 7
    370e:	fc cf       	rjmp	.-8      	; 0x3708 <i2c_start+0x2c>

	// check value of TWI Status Register. Mask prescaler bits.
	twst = TW_STATUS & 0xF8;
    3710:	90 91 b9 00 	lds	r25, 0x00B9
    3714:	98 7f       	andi	r25, 0xF8	; 248
	if ( (twst != TW_MT_SLA_ACK) && (twst != TW_MR_SLA_ACK) ) {
    3716:	98 31       	cpi	r25, 0x18	; 24
    3718:	11 f4       	brne	.+4      	; 0x371e <i2c_start+0x42>
    371a:	80 e0       	ldi	r24, 0x00	; 0
    371c:	08 95       	ret
    371e:	80 e0       	ldi	r24, 0x00	; 0
    3720:	90 34       	cpi	r25, 0x40	; 64
    3722:	09 f0       	breq	.+2      	; 0x3726 <i2c_start+0x4a>
    3724:	81 e0       	ldi	r24, 0x01	; 1
		return 1;
	}

	return 0;

}/* i2c_start */
    3726:	08 95       	ret

00003728 <i2c_start_wait>:
 If device is busy, use ack polling to wait until device is ready
 
 Input:   address and transfer direction of I2C device
*************************************************************************/
void i2c_start_wait(unsigned char address)
{
    3728:	98 2f       	mov	r25, r24


    while ( 1 )
    {
	    // send START condition
	    TWCR = (1<<TWINT) | (1<<TWSTA) | (1<<TWEN);
    372a:	44 ea       	ldi	r20, 0xA4	; 164
    	twst = TW_STATUS & 0xF8;
    	if ( (twst != TW_START) && (twst != TW_REP_START)) continue;
    
    	// send device address
    	TWDR = address;
    	TWCR = (1<<TWINT) | (1<<TWEN);
    372c:	34 e8       	ldi	r19, 0x84	; 132
    	// check value of TWI Status Register. Mask prescaler bits.
    	twst = TW_STATUS & 0xF8;
    	if ( (twst == TW_MT_SLA_NACK )||(twst ==TW_MR_DATA_NACK) ) 
    	{    	    
    	    /* device busy, send stop condition to terminate write operation */
	        TWCR = (1<<TWINT) | (1<<TWEN) | (1<<TWSTO);
    372e:	24 e9       	ldi	r18, 0x94	; 148


    while ( 1 )
    {
	    // send START condition
	    TWCR = (1<<TWINT) | (1<<TWSTA) | (1<<TWEN);
    3730:	40 93 bc 00 	sts	0x00BC, r20
    
    	// wait until transmission completed
    	while(!(TWCR & (1<<TWINT)));
    3734:	80 91 bc 00 	lds	r24, 0x00BC
    3738:	87 ff       	sbrs	r24, 7
    373a:	fc cf       	rjmp	.-8      	; 0x3734 <i2c_start_wait+0xc>
    
    	// check value of TWI Status Register. Mask prescaler bits.
    	twst = TW_STATUS & 0xF8;
    373c:	80 91 b9 00 	lds	r24, 0x00B9
    3740:	88 7f       	andi	r24, 0xF8	; 248
    	if ( (twst != TW_START) && (twst != TW_REP_START)) continue;
    3742:	88 30       	cpi	r24, 0x08	; 8
    3744:	11 f0       	breq	.+4      	; 0x374a <i2c_start_wait+0x22>
    3746:	80 31       	cpi	r24, 0x10	; 16
    3748:	99 f7       	brne	.-26     	; 0x3730 <i2c_start_wait+0x8>
    
    	// send device address
    	TWDR = address;
    374a:	90 93 bb 00 	sts	0x00BB, r25
    	TWCR = (1<<TWINT) | (1<<TWEN);
    374e:	30 93 bc 00 	sts	0x00BC, r19
    
    	// wail until transmission completed
    	while(!(TWCR & (1<<TWINT)));
    3752:	80 91 bc 00 	lds	r24, 0x00BC
    3756:	87 ff       	sbrs	r24, 7
    3758:	fc cf       	rjmp	.-8      	; 0x3752 <i2c_start_wait+0x2a>
    
    	// check value of TWI Status Register. Mask prescaler bits.
    	twst = TW_STATUS & 0xF8;
    375a:	80 91 b9 00 	lds	r24, 0x00B9
    375e:	88 7f       	andi	r24, 0xF8	; 248
    	if ( (twst == TW_MT_SLA_NACK )||(twst ==TW_MR_DATA_NACK) ) 
    3760:	80 32       	cpi	r24, 0x20	; 32
    3762:	11 f0       	breq	.+4      	; 0x3768 <i2c_start_wait+0x40>
    3764:	88 35       	cpi	r24, 0x58	; 88
    3766:	39 f4       	brne	.+14     	; 0x3776 <i2c_start_wait+0x4e>
    	{    	    
    	    /* device busy, send stop condition to terminate write operation */
	        TWCR = (1<<TWINT) | (1<<TWEN) | (1<<TWSTO);
    3768:	20 93 bc 00 	sts	0x00BC, r18
	        
	        // wait until stop condition is executed and bus released
	        while(TWCR & (1<<TWSTO));
    376c:	80 91 bc 00 	lds	r24, 0x00BC
    3770:	84 fd       	sbrc	r24, 4
    3772:	fc cf       	rjmp	.-8      	; 0x376c <i2c_start_wait+0x44>
    3774:	dd cf       	rjmp	.-70     	; 0x3730 <i2c_start_wait+0x8>
    3776:	08 95       	ret

00003778 <i2c_rep_start>:
 Return:  0 device accessible
          1 failed to access device
*************************************************************************/
unsigned char i2c_rep_start(unsigned char address)
{
    return i2c_start( address );
    3778:	0e 94 6e 1b 	call	0x36dc	; 0x36dc <i2c_start>

}/* i2c_rep_start */
    377c:	08 95       	ret

0000377e <i2c_stop>:
 Terminates the data transfer and releases the I2C bus
*************************************************************************/
void i2c_stop(void)
{
    /* send stop condition */
	TWCR = (1<<TWINT) | (1<<TWEN) | (1<<TWSTO);
    377e:	84 e9       	ldi	r24, 0x94	; 148
    3780:	80 93 bc 00 	sts	0x00BC, r24
	
	// wait until stop condition is executed and bus released
	while(TWCR & (1<<TWSTO));
    3784:	80 91 bc 00 	lds	r24, 0x00BC
    3788:	84 fd       	sbrc	r24, 4
    378a:	fc cf       	rjmp	.-8      	; 0x3784 <i2c_stop+0x6>

}/* i2c_stop */
    378c:	08 95       	ret

0000378e <i2c_write>:
unsigned char i2c_write( unsigned char data )
{	
    uint8_t   twst;
    
	// send data to the previously addressed device
	TWDR = data;
    378e:	80 93 bb 00 	sts	0x00BB, r24
	TWCR = (1<<TWINT) | (1<<TWEN);
    3792:	84 e8       	ldi	r24, 0x84	; 132
    3794:	80 93 bc 00 	sts	0x00BC, r24

	// wait until transmission completed
	while(!(TWCR & (1<<TWINT)));
    3798:	80 91 bc 00 	lds	r24, 0x00BC
    379c:	87 ff       	sbrs	r24, 7
    379e:	fc cf       	rjmp	.-8      	; 0x3798 <i2c_write+0xa>

	// check value of TWI Status Register. Mask prescaler bits
	twst = TW_STATUS & 0xF8;
    37a0:	80 91 b9 00 	lds	r24, 0x00B9
    37a4:	90 e0       	ldi	r25, 0x00	; 0
    37a6:	88 7f       	andi	r24, 0xF8	; 248
    37a8:	88 32       	cpi	r24, 0x28	; 40
    37aa:	09 f0       	breq	.+2      	; 0x37ae <i2c_write+0x20>
    37ac:	91 e0       	ldi	r25, 0x01	; 1
	if( twst != TW_MT_DATA_ACK) return 1;
	return 0;

}/* i2c_write */
    37ae:	89 2f       	mov	r24, r25
    37b0:	08 95       	ret

000037b2 <i2c_readAck>:
 
 Return:  byte read from I2C device
*************************************************************************/
unsigned char i2c_readAck(void)
{
	TWCR = (1<<TWINT) | (1<<TWEN) | (1<<TWEA);
    37b2:	84 ec       	ldi	r24, 0xC4	; 196
    37b4:	80 93 bc 00 	sts	0x00BC, r24
	while(!(TWCR & (1<<TWINT)));    
    37b8:	80 91 bc 00 	lds	r24, 0x00BC
    37bc:	87 ff       	sbrs	r24, 7
    37be:	fc cf       	rjmp	.-8      	; 0x37b8 <i2c_readAck+0x6>

    return TWDR;
    37c0:	80 91 bb 00 	lds	r24, 0x00BB

}/* i2c_readAck */
    37c4:	08 95       	ret

000037c6 <i2c_readNak>:
 
 Return:  byte read from I2C device
*************************************************************************/
unsigned char i2c_readNak(void)
{
	TWCR = (1<<TWINT) | (1<<TWEN);
    37c6:	84 e8       	ldi	r24, 0x84	; 132
    37c8:	80 93 bc 00 	sts	0x00BC, r24
	while(!(TWCR & (1<<TWINT)));
    37cc:	80 91 bc 00 	lds	r24, 0x00BC
    37d0:	87 ff       	sbrs	r24, 7
    37d2:	fc cf       	rjmp	.-8      	; 0x37cc <i2c_readNak+0x6>
	
    return TWDR;
    37d4:	80 91 bb 00 	lds	r24, 0x00BB

}/* i2c_readNak */
    37d8:	08 95       	ret

000037da <initUsart0>:
	// @38400 baud: 8000000/16/38400-1 = 12 => 8000000/16/13 = 38461 => 100-(38400/38461*100)=0.15% of error
	// Double speed mode:
	// @57600 baud: 8000000/8/57600-1 = 16 => 8000000/8/17 = 58823 => 100-(57600/58823*100)=2.08% of error	


	UBRR0H = 0;												// set baudrate
    37da:	10 92 c5 00 	sts	0x00C5, r1
	UBRR0L = 16;
    37de:	80 e1       	ldi	r24, 0x10	; 16
    37e0:	80 93 c4 00 	sts	0x00C4, r24
	UCSR0A  |= (1 << U2X0);									// enable double speed
    37e4:	e0 ec       	ldi	r30, 0xC0	; 192
    37e6:	f0 e0       	ldi	r31, 0x00	; 0
    37e8:	80 81       	ld	r24, Z
    37ea:	82 60       	ori	r24, 0x02	; 2
    37ec:	80 83       	st	Z, r24
	//UCSR0A &= ~(1 << U2X0);
	UCSR0B |= (1 << TXEN0) | (1 << RXEN0) | (1 << RXCIE0);	// enable uart0 transmitter and receiver; enable rx interrupt for use with aseba
    37ee:	e1 ec       	ldi	r30, 0xC1	; 193
    37f0:	f0 e0       	ldi	r31, 0x00	; 0
    37f2:	80 81       	ld	r24, Z
    37f4:	88 69       	ori	r24, 0x98	; 152
    37f6:	80 83       	st	Z, r24
	UCSR0C |= (1<<UCSZ01) | (1<<UCSZ00);					// set frame format: 8-bit data, no parity, 1 stop bit
    37f8:	e2 ec       	ldi	r30, 0xC2	; 194
    37fa:	f0 e0       	ldi	r31, 0x00	; 0
    37fc:	80 81       	ld	r24, Z
    37fe:	86 60       	ori	r24, 0x06	; 6
    3800:	80 83       	st	Z, r24



}
    3802:	08 95       	ret

00003804 <initUsart1>:

void initUsart1() {

	UBRR1H = 0;												// set baudrate
    3804:	10 92 cd 00 	sts	0x00CD, r1
	UBRR1L = 16;
    3808:	80 e1       	ldi	r24, 0x10	; 16
    380a:	80 93 cc 00 	sts	0x00CC, r24
	UCSR1A  |= (1 << U2X1);									// enable double speed
    380e:	e8 ec       	ldi	r30, 0xC8	; 200
    3810:	f0 e0       	ldi	r31, 0x00	; 0
    3812:	80 81       	ld	r24, Z
    3814:	82 60       	ori	r24, 0x02	; 2
    3816:	80 83       	st	Z, r24
	//UCSR0A &= ~(1 << U2X1);
	UCSR1B |= (1 << TXEN1) | (1 << RXEN1);					// enable uart0 transmitter and receiver
    3818:	e9 ec       	ldi	r30, 0xC9	; 201
    381a:	f0 e0       	ldi	r31, 0x00	; 0
    381c:	80 81       	ld	r24, Z
    381e:	88 61       	ori	r24, 0x18	; 24
    3820:	80 83       	st	Z, r24
	UCSR1C |= (1<<UCSZ11) | (1<<UCSZ10);					// set frame format: 8-bit data, no parity, 1 stop bit
    3822:	ea ec       	ldi	r30, 0xCA	; 202
    3824:	f0 e0       	ldi	r31, 0x00	; 0
    3826:	80 81       	ld	r24, Z
    3828:	86 60       	ori	r24, 0x06	; 6
    382a:	80 83       	st	Z, r24

}
    382c:	08 95       	ret

0000382e <closeUsart>:

void closeUsart() {

	UCSR0A = 0x00;	// clear all usart registers
    382e:	10 92 c0 00 	sts	0x00C0, r1
	UCSR0B = 0x00;
    3832:	10 92 c1 00 	sts	0x00C1, r1
	UCSR0C = 0x00;
    3836:	10 92 c2 00 	sts	0x00C2, r1

}
    383a:	08 95       	ret

0000383c <usart0Transmit>:

void usart0Transmit(unsigned char data, unsigned char isBlocking) {
    383c:	98 2f       	mov	r25, r24

	while (!(UCSR0A & (1<<UDRE0)));		// wait for empty transmit buffer
    383e:	80 91 c0 00 	lds	r24, 0x00C0
    3842:	85 ff       	sbrs	r24, 5
    3844:	fc cf       	rjmp	.-8      	; 0x383e <usart0Transmit+0x2>
	UDR0 = data;						// put data into buffer, sends the data
    3846:	90 93 c6 00 	sts	0x00C6, r25
	if(isBlocking) {
    384a:	66 23       	and	r22, r22
    384c:	21 f0       	breq	.+8      	; 0x3856 <usart0Transmit+0x1a>
		while (!(UCSR0A & (1<<TXC0)));	// wait transmission complete
    384e:	80 91 c0 00 	lds	r24, 0x00C0
    3852:	86 ff       	sbrs	r24, 6
    3854:	fc cf       	rjmp	.-8      	; 0x384e <usart0Transmit+0x12>
    3856:	08 95       	ret

00003858 <usart1Transmit>:
	}
}

void usart1Transmit(unsigned char data, unsigned char isBlocking) {
    3858:	98 2f       	mov	r25, r24

	while (!(UCSR1A & (1<<UDRE1)));		// wait for empty transmit buffer
    385a:	80 91 c8 00 	lds	r24, 0x00C8
    385e:	85 ff       	sbrs	r24, 5
    3860:	fc cf       	rjmp	.-8      	; 0x385a <usart1Transmit+0x2>
	UDR1 = data;						// put data into buffer, sends the data
    3862:	90 93 ce 00 	sts	0x00CE, r25
	if(isBlocking) {
    3866:	66 23       	and	r22, r22
    3868:	21 f0       	breq	.+8      	; 0x3872 <usart1Transmit+0x1a>
		while (!(UCSR1A & (1<<TXC1)));	// wait transmission complete
    386a:	80 91 c8 00 	lds	r24, 0x00C8
    386e:	86 ff       	sbrs	r24, 6
    3870:	fc cf       	rjmp	.-8      	; 0x386a <usart1Transmit+0x12>
    3872:	08 95       	ret

00003874 <usart0InputBufferEmpty>:

}

char usart0InputBufferEmpty() {

	if(UCSR0A & (1<<RXC0)) {	// something received
    3874:	80 91 c0 00 	lds	r24, 0x00C0
    3878:	80 95       	com	r24
		return 0;
	} else {
		return 1;
	}

}
    387a:	88 1f       	adc	r24, r24
    387c:	88 27       	eor	r24, r24
    387e:	88 1f       	adc	r24, r24
    3880:	08 95       	ret

00003882 <usart0Receive>:

unsigned char usart0Receive() {
    3882:	20 e0       	ldi	r18, 0x00	; 0
    3884:	30 e0       	ldi	r19, 0x00	; 0
    3886:	05 c0       	rjmp	.+10     	; 0x3892 <usart0Receive+0x10>
		if(i>150) {
			/*
			if(UCSR0A & (1<<3)) {	// overflow flag
			}
			*/
			commError = 1;
    3888:	81 e0       	ldi	r24, 0x01	; 1
    388a:	80 93 31 04 	sts	0x0431, r24
    388e:	80 e0       	ldi	r24, 0x00	; 0
    3890:	08 95       	ret

}

char usart0InputBufferEmpty() {

	if(UCSR0A & (1<<RXC0)) {	// something received
    3892:	80 91 c0 00 	lds	r24, 0x00C0
    3896:	87 ff       	sbrs	r24, 7
    3898:	03 c0       	rjmp	.+6      	; 0x38a0 <usart0Receive+0x1e>
			commError = 1;
			return 0;				// timeout
		}
	}								// wait for data to be received

	return UDR0;					// get and return received data from buffer
    389a:	80 91 c6 00 	lds	r24, 0x00C6

}
    389e:	08 95       	ret
unsigned char usart0Receive() {

	unsigned int i=0;

	while(usart0InputBufferEmpty()) {
		i++;
    38a0:	2f 5f       	subi	r18, 0xFF	; 255
    38a2:	3f 4f       	sbci	r19, 0xFF	; 255
		if(i>150) {
    38a4:	27 39       	cpi	r18, 0x97	; 151
    38a6:	31 05       	cpc	r19, r1
    38a8:	a1 f7       	brne	.-24     	; 0x3892 <usart0Receive+0x10>
    38aa:	ee cf       	rjmp	.-36     	; 0x3888 <usart0Receive+0x6>

000038ac <__vector_25>:
	return UDR0;					// get and return received data from buffer

}

// The following usart0 rx isr has to be used with aseba.
ISR(USART0_RX_vect) {
    38ac:	1f 92       	push	r1
    38ae:	0f 92       	push	r0
    38b0:	0f b6       	in	r0, 0x3f	; 63
    38b2:	0f 92       	push	r0
    38b4:	0b b6       	in	r0, 0x3b	; 59
    38b6:	0f 92       	push	r0
    38b8:	11 24       	eor	r1, r1
    38ba:	2f 93       	push	r18
    38bc:	8f 93       	push	r24
    38be:	9f 93       	push	r25
    38c0:	ef 93       	push	r30
    38c2:	ff 93       	push	r31
	byteCount++;
    38c4:	80 91 32 04 	lds	r24, 0x0432
    38c8:	90 91 33 04 	lds	r25, 0x0433
    38cc:	01 96       	adiw	r24, 0x01	; 1
    38ce:	90 93 33 04 	sts	0x0433, r25
    38d2:	80 93 32 04 	sts	0x0432, r24
	if(byteCount <= UART_BUFF_SIZE) {
    38d6:	81 50       	subi	r24, 0x01	; 1
    38d8:	91 40       	sbci	r25, 0x01	; 1
    38da:	60 f4       	brcc	.+24     	; 0x38f4 <__vector_25+0x48>
		uartBuff[nextByteIndex] = UDR0;
    38dc:	80 91 34 05 	lds	r24, 0x0534
    38e0:	90 91 c6 00 	lds	r25, 0x00C6
    38e4:	e8 2f       	mov	r30, r24
    38e6:	f0 e0       	ldi	r31, 0x00	; 0
    38e8:	ec 5c       	subi	r30, 0xCC	; 204
    38ea:	fb 4f       	sbci	r31, 0xFB	; 251
    38ec:	90 83       	st	Z, r25
		nextByteIndex++;
    38ee:	8f 5f       	subi	r24, 0xFF	; 255
    38f0:	80 93 34 05 	sts	0x0534, r24
		if(nextByteIndex==UART_BUFF_SIZE) {
			nextByteIndex=0;
		}
	}
}
    38f4:	ff 91       	pop	r31
    38f6:	ef 91       	pop	r30
    38f8:	9f 91       	pop	r25
    38fa:	8f 91       	pop	r24
    38fc:	2f 91       	pop	r18
    38fe:	0f 90       	pop	r0
    3900:	0b be       	out	0x3b, r0	; 59
    3902:	0f 90       	pop	r0
    3904:	0f be       	out	0x3f, r0	; 63
    3906:	0f 90       	pop	r0
    3908:	1f 90       	pop	r1
    390a:	18 95       	reti

0000390c <getSelector>:

#include "utility.h"

unsigned char getSelector() {
   return (SEL0) + 2*(SEL1) + 4*(SEL2) + 8*(SEL3);
    390c:	86 b1       	in	r24, 0x06	; 6
    390e:	46 b1       	in	r20, 0x06	; 6
    3910:	26 b1       	in	r18, 0x06	; 6
    3912:	66 b1       	in	r22, 0x06	; 6
    3914:	30 e0       	ldi	r19, 0x00	; 0
    3916:	28 70       	andi	r18, 0x08	; 8
    3918:	30 70       	andi	r19, 0x00	; 0
    391a:	f3 e0       	ldi	r31, 0x03	; 3
    391c:	35 95       	asr	r19
    391e:	27 95       	ror	r18
    3920:	fa 95       	dec	r31
    3922:	e1 f7       	brne	.-8      	; 0x391c <getSelector+0x10>
    3924:	22 0f       	add	r18, r18
    3926:	33 1f       	adc	r19, r19
    3928:	50 e0       	ldi	r21, 0x00	; 0
    392a:	44 70       	andi	r20, 0x04	; 4
    392c:	50 70       	andi	r21, 0x00	; 0
    392e:	55 95       	asr	r21
    3930:	47 95       	ror	r20
    3932:	55 95       	asr	r21
    3934:	47 95       	ror	r20
    3936:	24 0f       	add	r18, r20
    3938:	35 1f       	adc	r19, r21
    393a:	22 0f       	add	r18, r18
    393c:	33 1f       	adc	r19, r19
    393e:	70 e0       	ldi	r23, 0x00	; 0
    3940:	62 70       	andi	r22, 0x02	; 2
    3942:	70 70       	andi	r23, 0x00	; 0
    3944:	75 95       	asr	r23
    3946:	67 95       	ror	r22
    3948:	26 0f       	add	r18, r22
    394a:	37 1f       	adc	r19, r23
    394c:	22 0f       	add	r18, r18
    394e:	33 1f       	adc	r19, r19
    3950:	81 70       	andi	r24, 0x01	; 1
}
    3952:	82 0f       	add	r24, r18
    3954:	08 95       	ret

00003956 <__vector_15>:

	
}

// used only for wake-up from sleep
ISR(TIMER2_OVF_vect) {
    3956:	1f 92       	push	r1
    3958:	0f 92       	push	r0
    395a:	0f b6       	in	r0, 0x3f	; 63
    395c:	0f 92       	push	r0
    395e:	11 24       	eor	r1, r1

}
    3960:	0f 90       	pop	r0
    3962:	0f be       	out	0x3f, r0	; 63
    3964:	0f 90       	pop	r0
    3966:	1f 90       	pop	r1
    3968:	18 95       	reti

0000396a <getTime100MicroSec>:
	pwm_left = 0;
	initPeripherals();

}

unsigned long int getTime100MicroSec() {
    396a:	60 91 56 05 	lds	r22, 0x0556
    396e:	70 91 57 05 	lds	r23, 0x0557
	return clockTick;
}
    3972:	80 91 58 05 	lds	r24, 0x0558
    3976:	90 91 59 05 	lds	r25, 0x0559
    397a:	08 95       	ret

0000397c <readBatteryLevel>:

void readBatteryLevel() {
	measBattery = 1;
    397c:	81 e0       	ldi	r24, 0x01	; 1
    397e:	80 93 e5 03 	sts	0x03E5, r24
}
    3982:	08 95       	ret

00003984 <initPeripherals>:
}
    

void initPeripherals(void) {

	cli();			// disable global interrupts (by default it should already be disabled)
    3984:	f8 94       	cli
	
	// reset all registers touched by arduino in the "init()" functions (wiring.c) not used by the robot
	TCCR0A = 0;
    3986:	14 bc       	out	0x24, r1	; 36
	TCCR0B = 0;
    3988:	15 bc       	out	0x25, r1	; 37
	TIMSK0 = 0;
    398a:	10 92 6e 00 	sts	0x006E, r1
	TCCR5A = 0;
    398e:	10 92 20 01 	sts	0x0120, r1
	TCCR5B = 0;
    3992:	10 92 21 01 	sts	0x0121, r1

	rfAddress = eeprom_read_word((uint16_t*)4094);
    3996:	8e ef       	ldi	r24, 0xFE	; 254
    3998:	9f e0       	ldi	r25, 0x0F	; 15
    399a:	0e 94 7c 25 	call	0x4af8	; 0x4af8 <__eerd_word_m2560>
    399e:	90 93 2c 04 	sts	0x042C, r25
    39a2:	80 93 2b 04 	sts	0x042B, r24
	currentOsccal = eeprom_read_byte((uint8_t*)4093);
    39a6:	8d ef       	ldi	r24, 0xFD	; 253
    39a8:	9f e0       	ldi	r25, 0x0F	; 15
    39aa:	0e 94 74 25 	call	0x4ae8	; 0x4ae8 <__eerd_byte_m2560>
    39ae:	98 2f       	mov	r25, r24
    39b0:	80 93 70 05 	sts	0x0570, r24
	if(currentOsccal!=0 && currentOsccal!=255) { // clear memory
    39b4:	81 50       	subi	r24, 0x01	; 1
    39b6:	8e 3f       	cpi	r24, 0xFE	; 254
    39b8:	18 f4       	brcc	.+6      	; 0x39c0 <initPeripherals+0x3c>
		OSCCAL = currentOsccal;
    39ba:	90 93 66 00 	sts	0x0066, r25
    39be:	08 c0       	rjmp	.+16     	; 0x39d0 <initPeripherals+0x4c>
	} else {
		currentOsccal = OSCCAL;
    39c0:	60 91 66 00 	lds	r22, 0x0066
    39c4:	60 93 70 05 	sts	0x0570, r22
		eeprom_write_byte((uint8_t*) 4093, currentOsccal);
    39c8:	8d ef       	ldi	r24, 0xFD	; 253
    39ca:	9f e0       	ldi	r25, 0x0F	; 15
    39cc:	0e 94 82 25 	call	0x4b04	; 0x4b04 <__eewr_byte_m2560>
	}
	
	// some code parts change based on hardware revision
	if(rfAddress >= 3201 && rfAddress <= 3203) {
    39d0:	20 91 2b 04 	lds	r18, 0x042B
    39d4:	30 91 2c 04 	lds	r19, 0x042C
    39d8:	c9 01       	movw	r24, r18
    39da:	81 58       	subi	r24, 0x81	; 129
    39dc:	9c 40       	sbci	r25, 0x0C	; 12
    39de:	03 97       	sbiw	r24, 0x03	; 3
    39e0:	10 f4       	brcc	.+4      	; 0x39e6 <initPeripherals+0x62>
		hardwareRevision = HW_REV_3_0;
    39e2:	10 92 5d 05 	sts	0x055D, r1
	}

	if(rfAddress == 3200) {
    39e6:	8c e0       	ldi	r24, 0x0C	; 12
    39e8:	20 38       	cpi	r18, 0x80	; 128
    39ea:	38 07       	cpc	r19, r24
    39ec:	11 f4       	brne	.+4      	; 0x39f2 <initPeripherals+0x6e>
		hardwareRevision = HW_REV_3_0_1;
    39ee:	81 e0       	ldi	r24, 0x01	; 1
    39f0:	04 c0       	rjmp	.+8      	; 0x39fa <initPeripherals+0x76>
	}

	if(rfAddress > 3203) {
    39f2:	24 58       	subi	r18, 0x84	; 132
    39f4:	3c 40       	sbci	r19, 0x0C	; 12
    39f6:	18 f0       	brcs	.+6      	; 0x39fe <initPeripherals+0x7a>
		hardwareRevision = HW_REV_3_1;
    39f8:	82 e0       	ldi	r24, 0x02	; 2
    39fa:	80 93 5d 05 	sts	0x055D, r24
	}

	initPortsIO();
    39fe:	0e 94 64 12 	call	0x24c8	; 0x24c8 <initPortsIO>
	initAdc();
    3a02:	0e 94 0c 01 	call	0x218	; 0x218 <initAdc>
	initMotors();
    3a06:	0e 94 1a 0e 	call	0x1c34	; 0x1c34 <initMotors>
	initRGBleds();
    3a0a:	0e 94 86 08 	call	0x110c	; 0x110c <initRGBleds>
	initSPI();
    3a0e:	0e 94 0e 1b 	call	0x361c	; 0x361c <initSPI>
	mirf_init();
    3a12:	0e 94 7e 0a 	call	0x14fc	; 0x14fc <mirf_init>
	if(spiCommError==0) {
    3a16:	80 91 2e 04 	lds	r24, 0x042E
    3a1a:	88 23       	and	r24, r24
    3a1c:	29 f4       	brne	.+10     	; 0x3a28 <initPeripherals+0xa4>
		rfFlags |= 1;
    3a1e:	80 91 2d 04 	lds	r24, 0x042D
    3a22:	81 60       	ori	r24, 0x01	; 1
    3a24:	80 93 2d 04 	sts	0x042D, r24
	}
	initUsart0();
    3a28:	0e 94 ed 1b 	call	0x37da	; 0x37da <initUsart0>
	initAccelerometer();
    3a2c:	0e 94 09 16 	call	0x2c12	; 0x2c12 <initAccelerometer>
	init_ir_remote_control();
    3a30:	0e 94 70 05 	call	0xae0	; 0xae0 <init_ir_remote_control>

	sei();			// enable global interrupts
    3a34:	78 94       	sei

	
}
    3a36:	08 95       	ret

00003a38 <sleep>:
// used only for wake-up from sleep
ISR(TIMER2_OVF_vect) {

}

void sleep(unsigned char seconds) {
    3a38:	cf 93       	push	r28
    3a3a:	df 93       	push	r29

	unsigned int pause = seconds*30;	// the timer2 used to wake-up from sleep is configured to run at 30 Hz
    3a3c:	9e e1       	ldi	r25, 0x1E	; 30
    3a3e:	89 9f       	mul	r24, r25
    3a40:	e0 01       	movw	r28, r0
    3a42:	11 24       	eor	r1, r1

	// disable external interrupt because it uses the timer2 to interpret the tv
	// remote signal and the timer2 must be free in order to be used for wake-up from sleep
	PCICR &= ~(1 << PCIE1);			// disable interrupt from falling edge
    3a44:	80 91 68 00 	lds	r24, 0x0068
    3a48:	8d 7f       	andi	r24, 0xFD	; 253
    3a4a:	80 93 68 00 	sts	0x0068, r24
	PCMSK1 &= ~(1 << PCINT15);		
    3a4e:	80 91 6c 00 	lds	r24, 0x006C
    3a52:	8f 77       	andi	r24, 0x7F	; 127
    3a54:	80 93 6c 00 	sts	0x006C, r24
	PCIFR |= (1 << PCIF1);			// clear interrupt flag
    3a58:	d9 9a       	sbi	0x1b, 1	; 27

	// disable adc
	ADCSRA = 0x00;					// disable interrupt and turn off adc
    3a5a:	10 92 7a 00 	sts	0x007A, r1
	ADCSRA |= (1 << ADIF);			// clear interrupt flag
    3a5e:	80 91 7a 00 	lds	r24, 0x007A
    3a62:	80 61       	ori	r24, 0x10	; 16
    3a64:	80 93 7a 00 	sts	0x007A, r24

	// disable motors pwm
	TCCR3A = 0x00;	// turn off timer
    3a68:	10 92 90 00 	sts	0x0090, r1
	TCCR3B = 0x00;
    3a6c:	10 92 91 00 	sts	0x0091, r1
	TIMSK3 = 0x00;	// disable interrupt
    3a70:	10 92 71 00 	sts	0x0071, r1
	TIFR3 |= (1 << OCF3A) | (1 << OCF3B) | (1 << TOV3);	// clear output compares and timer overflow interrupt flags
    3a74:	88 b3       	in	r24, 0x18	; 24
    3a76:	87 60       	ori	r24, 0x07	; 7
    3a78:	88 bb       	out	0x18, r24	; 24
	TCCR4A = 0x00;
    3a7a:	10 92 a0 00 	sts	0x00A0, r1
	TCCR4B = 0x00;
    3a7e:	10 92 a1 00 	sts	0x00A1, r1
	TIMSK4 = 0x00;
    3a82:	10 92 72 00 	sts	0x0072, r1
	TIFR4 |= (1 << OCF4A) | (1 << OCF4B) | (1 << TOV4);	// clear output compares and timer overflow interrupt flags
    3a86:	89 b3       	in	r24, 0x19	; 25
    3a88:	87 60       	ori	r24, 0x07	; 7
    3a8a:	89 bb       	out	0x19, r24	; 25

	// disable leds pwm
	TCCR1A = 0x00;	// turn off timer
    3a8c:	10 92 80 00 	sts	0x0080, r1
	TCCR1B = 0x00;
    3a90:	10 92 81 00 	sts	0x0081, r1

	// close communication channels
	closeUsart();
    3a94:	0e 94 17 1c 	call	0x382e	; 0x382e <closeUsart>
	closeSPI();
    3a98:	0e 94 1a 1b 	call	0x3634	; 0x3634 <closeSPI>
	i2c_close();
    3a9c:	0e 94 61 1b 	call	0x36c2	; 0x36c2 <i2c_close>

	// set port pins
	initPortsIO();
    3aa0:	0e 94 64 12 	call	0x24c8	; 0x24c8 <initPortsIO>
	//PORTB &= ~(1 << 4);	// radio CE pin
	//DDRD = 0xFF;
	//PORTD = 0x00;	// I2C and uart pins to 0

	// set extendend standby mode and enable it
	SMCR |= (1 << SM2) | (1 << SM1) | (1 << SM0) | (1 << SE);	// extended standby
    3aa4:	83 b7       	in	r24, 0x33	; 51
    3aa6:	8f 60       	ori	r24, 0x0F	; 15
    3aa8:	83 bf       	out	0x33, r24	; 51

	// set timer2 for wake-up: 
	// source clock = 8 MHz
	// prescaler = 1/1024 => 7812.5 Hz
	// max delay = 7812.5 / 256 = about 30 Hz (33 ms)
	TIMSK2 = 0x01; //(1 << TOIE2);
    3aaa:	81 e0       	ldi	r24, 0x01	; 1
    3aac:	80 93 70 00 	sts	0x0070, r24
	TCCR2A &= ~(1 << WGM21); 	// mode 0 => normal mode
    3ab0:	80 91 b0 00 	lds	r24, 0x00B0
    3ab4:	8d 7f       	andi	r24, 0xFD	; 253
    3ab6:	80 93 b0 00 	sts	0x00B0, r24
	TCCR2B |= (1 << CS22) | (1 << CS21) | (1 << CS20);	// 1/1024 prescaler
    3aba:	80 91 b1 00 	lds	r24, 0x00B1
    3abe:	87 60       	ori	r24, 0x07	; 7
    3ac0:	80 93 b1 00 	sts	0x00B1, r24
    3ac4:	02 c0       	rjmp	.+4      	; 0x3aca <sleep+0x92>

	while(pause > 0) {	
		// enter extended standby mode
		//sleep_cpu();
		__asm__("sleep");
    3ac6:	88 95       	sleep
		pause--;
    3ac8:	21 97       	sbiw	r28, 0x01	; 1
	// max delay = 7812.5 / 256 = about 30 Hz (33 ms)
	TIMSK2 = 0x01; //(1 << TOIE2);
	TCCR2A &= ~(1 << WGM21); 	// mode 0 => normal mode
	TCCR2B |= (1 << CS22) | (1 << CS21) | (1 << CS20);	// 1/1024 prescaler

	while(pause > 0) {	
    3aca:	20 97       	sbiw	r28, 0x00	; 0
    3acc:	e1 f7       	brne	.-8      	; 0x3ac6 <sleep+0x8e>
//		PORTB ^= (1 << 6);
	}

	// disable power mode
	//SMCR &= ~(1 << SE);
	SMCR = 0x00;
    3ace:	13 be       	out	0x33, r1	; 51

	// disable timer2 and its timer overflow interrupt
	TCCR2B &= ~(1 << CS22) &~(1 << CS21) &~(1 << CS20);	// disable timer2
    3ad0:	80 91 b1 00 	lds	r24, 0x00B1
    3ad4:	88 7f       	andi	r24, 0xF8	; 248
    3ad6:	80 93 b1 00 	sts	0x00B1, r24
	TIMSK2 = 0;					// disable all interrupt for timer2
    3ada:	10 92 70 00 	sts	0x0070, r1
	TCCR2A |= (1 << WGM21); 	// mode 2 => CTC mode
    3ade:	80 91 b0 00 	lds	r24, 0x00B0
    3ae2:	82 60       	ori	r24, 0x02	; 2
    3ae4:	80 93 b0 00 	sts	0x00B0, r24

	pwm_red = 255;
    3ae8:	8f ef       	ldi	r24, 0xFF	; 255
    3aea:	80 93 0c 02 	sts	0x020C, r24
	pwm_green = 255;
    3aee:	80 93 0d 02 	sts	0x020D, r24
	pwm_blue = 255;
    3af2:	80 93 0e 02 	sts	0x020E, r24
	pwm_right = 0;
    3af6:	10 92 14 04 	sts	0x0414, r1
    3afa:	10 92 13 04 	sts	0x0413, r1
	pwm_left = 0;
    3afe:	10 92 16 04 	sts	0x0416, r1
    3b02:	10 92 15 04 	sts	0x0415, r1
	initPeripherals();
    3b06:	0e 94 c2 1c 	call	0x3984	; 0x3984 <initPeripherals>

}
    3b0a:	df 91       	pop	r29
    3b0c:	cf 91       	pop	r28
    3b0e:	08 95       	ret

00003b10 <blackToWhiteEdgeDetect>:

}

unsigned char blackToWhiteEdgeDetect() {

	switch(groundColor){//0 is black and 1 is white
    3b10:	80 91 6d 05 	lds	r24, 0x056D
    3b14:	90 91 6e 05 	lds	r25, 0x056E
    3b18:	00 97       	sbiw	r24, 0x00	; 0
    3b1a:	19 f0       	breq	.+6      	; 0x3b22 <blackToWhiteEdgeDetect+0x12>
    3b1c:	01 97       	sbiw	r24, 0x01	; 1
    3b1e:	a1 f5       	brne	.+104    	; 0x3b88 <blackToWhiteEdgeDetect+0x78>
    3b20:	18 c0       	rjmp	.+48     	; 0x3b52 <blackToWhiteEdgeDetect+0x42>
		
		case 0: //groundColor is black
			if (proximityResult[9] > gridEdgeThresh && proximityResult[10] > gridEdgeThresh) {//if current values are white
    3b22:	80 91 91 03 	lds	r24, 0x0391
    3b26:	90 91 92 03 	lds	r25, 0x0392
    3b2a:	8d 51       	subi	r24, 0x1D	; 29
    3b2c:	92 40       	sbci	r25, 0x02	; 2
    3b2e:	f8 f0       	brcs	.+62     	; 0x3b6e <blackToWhiteEdgeDetect+0x5e>
    3b30:	80 91 93 03 	lds	r24, 0x0393
    3b34:	90 91 94 03 	lds	r25, 0x0394
    3b38:	8d 51       	subi	r24, 0x1D	; 29
    3b3a:	92 40       	sbci	r25, 0x02	; 2
    3b3c:	c0 f0       	brcs	.+48     	; 0x3b6e <blackToWhiteEdgeDetect+0x5e>
				groundColor = 1;
    3b3e:	81 e0       	ldi	r24, 0x01	; 1
    3b40:	90 e0       	ldi	r25, 0x00	; 0
    3b42:	90 93 6e 05 	sts	0x056E, r25
    3b46:	80 93 6d 05 	sts	0x056D, r24
				colorEdge = 1; 
    3b4a:	81 e0       	ldi	r24, 0x01	; 1
    3b4c:	80 93 6c 05 	sts	0x056C, r24
    3b50:	1b c0       	rjmp	.+54     	; 0x3b88 <blackToWhiteEdgeDetect+0x78>
				colorEdge = 0; 
			}
			break;

		case 1: //groundColor is white
			if (proximityResult[9] < gridEdgeThresh && proximityResult[10] < gridEdgeThresh) {//if current values are black
    3b52:	80 91 91 03 	lds	r24, 0x0391
    3b56:	90 91 92 03 	lds	r25, 0x0392
    3b5a:	8c 51       	subi	r24, 0x1C	; 28
    3b5c:	92 40       	sbci	r25, 0x02	; 2
    3b5e:	60 f4       	brcc	.+24     	; 0x3b78 <blackToWhiteEdgeDetect+0x68>
    3b60:	80 91 93 03 	lds	r24, 0x0393
    3b64:	90 91 94 03 	lds	r25, 0x0394
    3b68:	8c 51       	subi	r24, 0x1C	; 28
    3b6a:	92 40       	sbci	r25, 0x02	; 2
    3b6c:	28 f4       	brcc	.+10     	; 0x3b78 <blackToWhiteEdgeDetect+0x68>
				groundColor = 0;
    3b6e:	10 92 6e 05 	sts	0x056E, r1
    3b72:	10 92 6d 05 	sts	0x056D, r1
    3b76:	06 c0       	rjmp	.+12     	; 0x3b84 <blackToWhiteEdgeDetect+0x74>
				colorEdge = 0; 
			}
			else {
				groundColor = 1;
    3b78:	81 e0       	ldi	r24, 0x01	; 1
    3b7a:	90 e0       	ldi	r25, 0x00	; 0
    3b7c:	90 93 6e 05 	sts	0x056E, r25
    3b80:	80 93 6d 05 	sts	0x056D, r24
				colorEdge = 0; 
    3b84:	10 92 6c 05 	sts	0x056C, r1
			}
			break;
			
	}

	return colorEdge; 
    3b88:	80 91 6c 05 	lds	r24, 0x056C

}
    3b8c:	08 95       	ret

00003b8e <gridEdgeCount>:

/* Counts the number of edges the robot passes over. This is used to know when the Robot 
moves fully into the next grid square. The Robot needs to cross 2 edges.
*/
int gridEdgeCount() {
	blackToWhiteEdge = blackToWhiteEdgeDetect();
    3b8e:	0e 94 88 1d 	call	0x3b10	; 0x3b10 <blackToWhiteEdgeDetect>
    3b92:	80 93 6a 05 	sts	0x056A, r24
	
	switch(edgeCount) {
    3b96:	20 91 66 05 	lds	r18, 0x0566
    3b9a:	30 91 67 05 	lds	r19, 0x0567
    3b9e:	21 30       	cpi	r18, 0x01	; 1
    3ba0:	31 05       	cpc	r19, r1
    3ba2:	61 f0       	breq	.+24     	; 0x3bbc <gridEdgeCount+0x2e>
    3ba4:	22 30       	cpi	r18, 0x02	; 2
    3ba6:	31 05       	cpc	r19, r1
    3ba8:	91 f0       	breq	.+36     	; 0x3bce <gridEdgeCount+0x40>
    3baa:	23 2b       	or	r18, r19
    3bac:	a9 f5       	brne	.+106    	; 0x3c18 <gridEdgeCount+0x8a>
		
		case 0: 
			if(blackToWhiteEdge) {
    3bae:	80 91 6a 05 	lds	r24, 0x056A
    3bb2:	88 23       	and	r24, r24
    3bb4:	31 f1       	breq	.+76     	; 0x3c02 <gridEdgeCount+0x74>
				edgeCount = 1;
    3bb6:	81 e0       	ldi	r24, 0x01	; 1
    3bb8:	90 e0       	ldi	r25, 0x00	; 0
    3bba:	2a c0       	rjmp	.+84     	; 0x3c10 <gridEdgeCount+0x82>
				edgeCount = 0;
			}
			break;

		case 1: 
			if(blackToWhiteEdge) {
    3bbc:	80 91 6a 05 	lds	r24, 0x056A
    3bc0:	88 23       	and	r24, r24
    3bc2:	21 f5       	brne	.+72     	; 0x3c0c <gridEdgeCount+0x7e>
				edgeCount = 2;
			}
			else{
				edgeCount = 1;
    3bc4:	30 93 67 05 	sts	0x0567, r19
    3bc8:	20 93 66 05 	sts	0x0566, r18
    3bcc:	25 c0       	rjmp	.+74     	; 0x3c18 <gridEdgeCount+0x8a>
			}
			break;

		case 2:
			whiteToBlackEdge = (proximityResult[9] < gridEdgeThresh && proximityResult[10] < gridEdgeThresh);
    3bce:	80 91 91 03 	lds	r24, 0x0391
    3bd2:	90 91 92 03 	lds	r25, 0x0392
    3bd6:	8c 51       	subi	r24, 0x1C	; 28
    3bd8:	92 40       	sbci	r25, 0x02	; 2
    3bda:	18 f0       	brcs	.+6      	; 0x3be2 <gridEdgeCount+0x54>
    3bdc:	80 e0       	ldi	r24, 0x00	; 0
    3bde:	90 e0       	ldi	r25, 0x00	; 0
    3be0:	0c c0       	rjmp	.+24     	; 0x3bfa <gridEdgeCount+0x6c>
    3be2:	20 e0       	ldi	r18, 0x00	; 0
    3be4:	80 91 93 03 	lds	r24, 0x0393
    3be8:	90 91 94 03 	lds	r25, 0x0394
    3bec:	8c 51       	subi	r24, 0x1C	; 28
    3bee:	92 40       	sbci	r25, 0x02	; 2
    3bf0:	08 f0       	brcs	.+2      	; 0x3bf4 <gridEdgeCount+0x66>
    3bf2:	21 e0       	ldi	r18, 0x01	; 1
    3bf4:	81 e0       	ldi	r24, 0x01	; 1
    3bf6:	28 27       	eor	r18, r24
    3bf8:	82 2f       	mov	r24, r18
    3bfa:	80 93 6b 05 	sts	0x056B, r24
			if(whiteToBlackEdge) {
    3bfe:	88 23       	and	r24, r24
    3c00:	29 f0       	breq	.+10     	; 0x3c0c <gridEdgeCount+0x7e>
				edgeCount = 0;
    3c02:	10 92 67 05 	sts	0x0567, r1
    3c06:	10 92 66 05 	sts	0x0566, r1
    3c0a:	06 c0       	rjmp	.+12     	; 0x3c18 <gridEdgeCount+0x8a>
			}
			else{
				edgeCount = 2;
    3c0c:	82 e0       	ldi	r24, 0x02	; 2
    3c0e:	90 e0       	ldi	r25, 0x00	; 0
    3c10:	90 93 67 05 	sts	0x0567, r25
    3c14:	80 93 66 05 	sts	0x0566, r24
			}
			break;
		
	}

	return edgeCount;
    3c18:	20 91 66 05 	lds	r18, 0x0566
    3c1c:	30 91 67 05 	lds	r19, 0x0567


}
    3c20:	c9 01       	movw	r24, r18
    3c22:	08 95       	ret

00003c24 <gridEdgeDetected>:
/* tell if the front ground sensors detect the edge of the grid. 
Returns 1 if and edge is detected and returns 0 if no edge detected.
*/

char gridEdgeDetected() {
	numEdge = gridEdgeCount(); 
    3c24:	0e 94 c7 1d 	call	0x3b8e	; 0x3b8e <gridEdgeCount>
    3c28:	90 93 69 05 	sts	0x0569, r25
    3c2c:	80 93 68 05 	sts	0x0568, r24
	// tell whether a gridEdge is detected or not
	if(numEdge==2) {
    3c30:	80 91 68 05 	lds	r24, 0x0568
    3c34:	90 91 69 05 	lds	r25, 0x0569
    3c38:	20 e0       	ldi	r18, 0x00	; 0
    3c3a:	02 97       	sbiw	r24, 0x02	; 2
    3c3c:	09 f4       	brne	.+2      	; 0x3c40 <gridEdgeDetected+0x1c>
    3c3e:	21 e0       	ldi	r18, 0x01	; 1
		return 1; //it sees the white line
	} else {
		return 0;
	}
}
    3c40:	82 2f       	mov	r24, r18
    3c42:	08 95       	ret

00003c44 <moveForwardOne>:


/*move forwared 1 grid step
*/
void moveForwardOne(){
	reachedNextGrid = 0;
    3c44:	10 92 9d 05 	sts	0x059D, r1
    3c48:	0c c0       	rjmp	.+24     	; 0x3c62 <moveForwardOne+0x1e>
	while(reachedNextGrid==0) {
	//for (uint16_t gridMoveCounter = 0; gridMoveCounter < gridMoveCount; gridMoveCounter ++ ){
			setLeftSpeed(15);
    3c4a:	8f e0       	ldi	r24, 0x0F	; 15
    3c4c:	0e 94 78 0e 	call	0x1cf0	; 0x1cf0 <setLeftSpeed>
			setRightSpeed(15);
    3c50:	8f e0       	ldi	r24, 0x0F	; 15
    3c52:	0e 94 b4 0e 	call	0x1d68	; 0x1d68 <setRightSpeed>
			handleMotorsWithSpeedController();
    3c56:	0e 94 4f 11 	call	0x229e	; 0x229e <handleMotorsWithSpeedController>
			reachedNextGrid = gridEdgeDetected();
    3c5a:	0e 94 12 1e 	call	0x3c24	; 0x3c24 <gridEdgeDetected>
    3c5e:	80 93 9d 05 	sts	0x059D, r24

/*move forwared 1 grid step
*/
void moveForwardOne(){
	reachedNextGrid = 0;
	while(reachedNextGrid==0) {
    3c62:	80 91 9d 05 	lds	r24, 0x059D
    3c66:	88 23       	and	r24, r24
    3c68:	81 f3       	breq	.-32     	; 0x3c4a <moveForwardOne+0x6>
    3c6a:	0c c0       	rjmp	.+24     	; 0x3c84 <moveForwardOne+0x40>
	}

	//backup into the grid itself so the Robot doesn't stop on the line
	while(reachedNextGrid == 1) {
//	while(proximityResult[9] > gridEdgeThresh && proximityResult[10] > gridEdgeThresh && reachedNextGrid == 1) { //backup until prox sensors see Black
			setLeftSpeed(-15);
    3c6c:	81 ef       	ldi	r24, 0xF1	; 241
    3c6e:	0e 94 78 0e 	call	0x1cf0	; 0x1cf0 <setLeftSpeed>
			setRightSpeed(-15);
    3c72:	81 ef       	ldi	r24, 0xF1	; 241
    3c74:	0e 94 b4 0e 	call	0x1d68	; 0x1d68 <setRightSpeed>
			handleMotorsWithSpeedController();
    3c78:	0e 94 4f 11 	call	0x229e	; 0x229e <handleMotorsWithSpeedController>
			reachedNextGrid = gridEdgeDetected();
    3c7c:	0e 94 12 1e 	call	0x3c24	; 0x3c24 <gridEdgeDetected>
    3c80:	80 93 9d 05 	sts	0x059D, r24
			handleMotorsWithSpeedController();
			reachedNextGrid = gridEdgeDetected();
	}

	//backup into the grid itself so the Robot doesn't stop on the line
	while(reachedNextGrid == 1) {
    3c84:	80 91 9d 05 	lds	r24, 0x059D
    3c88:	81 30       	cpi	r24, 0x01	; 1
    3c8a:	81 f3       	breq	.-32     	; 0x3c6c <moveForwardOne+0x28>
			handleMotorsWithSpeedController();
			reachedNextGrid = gridEdgeDetected();

	}

}
    3c8c:	08 95       	ret

00003c8e <moveForward>:
}


/*move forward x amount grid step
*/
void moveForward(int gridSteps) {
    3c8e:	cf 93       	push	r28
    3c90:	df 93       	push	r29
    3c92:	ec 01       	movw	r28, r24
	for (gridStepCounter = 0; gridStepCounter < gridSteps; gridStepCounter++) {
    3c94:	10 92 65 05 	sts	0x0565, r1
    3c98:	07 c0       	rjmp	.+14     	; 0x3ca8 <moveForward+0x1a>
		moveForwardOne();
    3c9a:	0e 94 22 1e 	call	0x3c44	; 0x3c44 <moveForwardOne>


/*move forward x amount grid step
*/
void moveForward(int gridSteps) {
	for (gridStepCounter = 0; gridStepCounter < gridSteps; gridStepCounter++) {
    3c9e:	80 91 65 05 	lds	r24, 0x0565
    3ca2:	8f 5f       	subi	r24, 0xFF	; 255
    3ca4:	80 93 65 05 	sts	0x0565, r24
    3ca8:	80 91 65 05 	lds	r24, 0x0565
    3cac:	90 e0       	ldi	r25, 0x00	; 0
    3cae:	8c 17       	cp	r24, r28
    3cb0:	9d 07       	cpc	r25, r29
    3cb2:	9c f3       	brlt	.-26     	; 0x3c9a <moveForward+0xc>
		moveForwardOne();
	}
}
    3cb4:	df 91       	pop	r29
    3cb6:	cf 91       	pop	r28
    3cb8:	08 95       	ret

00003cba <stopWait>:


/*stop where robot is and set motor speed to 0, wait if stop = 1
*/
void stopWait(char stop) {
	if(stop) {
    3cba:	88 23       	and	r24, r24
    3cbc:	41 f0       	breq	.+16     	; 0x3cce <stopWait+0x14>
			setLeftSpeed(0);
    3cbe:	80 e0       	ldi	r24, 0x00	; 0
    3cc0:	0e 94 78 0e 	call	0x1cf0	; 0x1cf0 <setLeftSpeed>
			setRightSpeed(0);
    3cc4:	80 e0       	ldi	r24, 0x00	; 0
    3cc6:	0e 94 b4 0e 	call	0x1d68	; 0x1d68 <setRightSpeed>
			handleMotorsWithSpeedController();
    3cca:	0e 94 4f 11 	call	0x229e	; 0x229e <handleMotorsWithSpeedController>
    3cce:	08 95       	ret

00003cd0 <turn180>:

/*
turn 180 degrees and face the direction it came from
*/
void turn180() {
		GREEN_LED3_ON;
    3cd0:	a3 98       	cbi	0x14, 3	; 20
		GREEN_LED5_ON;
    3cd2:	80 91 0b 01 	lds	r24, 0x010B
    3cd6:	8f 7d       	andi	r24, 0xDF	; 223
    3cd8:	80 93 0b 01 	sts	0x010B, r24
		//spin for 90 degrees
		for (turnCounter = 0; turnCounter<turn90count*2; 	turnCounter++) {
    3cdc:	10 92 61 05 	sts	0x0561, r1
    3ce0:	10 92 62 05 	sts	0x0562, r1
    3ce4:	10 92 63 05 	sts	0x0563, r1
    3ce8:	10 92 64 05 	sts	0x0564, r1
    3cec:	1b c0       	rjmp	.+54     	; 0x3d24 <turn180+0x54>
			setLeftSpeed(10);
    3cee:	8a e0       	ldi	r24, 0x0A	; 10
    3cf0:	0e 94 78 0e 	call	0x1cf0	; 0x1cf0 <setLeftSpeed>
			setRightSpeed(-10);
    3cf4:	86 ef       	ldi	r24, 0xF6	; 246
    3cf6:	0e 94 b4 0e 	call	0x1d68	; 0x1d68 <setRightSpeed>
			handleMotorsWithSpeedController();  
    3cfa:	0e 94 4f 11 	call	0x229e	; 0x229e <handleMotorsWithSpeedController>
*/
void turn180() {
		GREEN_LED3_ON;
		GREEN_LED5_ON;
		//spin for 90 degrees
		for (turnCounter = 0; turnCounter<turn90count*2; 	turnCounter++) {
    3cfe:	80 91 61 05 	lds	r24, 0x0561
    3d02:	90 91 62 05 	lds	r25, 0x0562
    3d06:	a0 91 63 05 	lds	r26, 0x0563
    3d0a:	b0 91 64 05 	lds	r27, 0x0564
    3d0e:	01 96       	adiw	r24, 0x01	; 1
    3d10:	a1 1d       	adc	r26, r1
    3d12:	b1 1d       	adc	r27, r1
    3d14:	80 93 61 05 	sts	0x0561, r24
    3d18:	90 93 62 05 	sts	0x0562, r25
    3d1c:	a0 93 63 05 	sts	0x0563, r26
    3d20:	b0 93 64 05 	sts	0x0564, r27
    3d24:	80 91 61 05 	lds	r24, 0x0561
    3d28:	90 91 62 05 	lds	r25, 0x0562
    3d2c:	a0 91 63 05 	lds	r26, 0x0563
    3d30:	b0 91 64 05 	lds	r27, 0x0564
    3d34:	88 50       	subi	r24, 0x08	; 8
    3d36:	9f 4c       	sbci	r25, 0xCF	; 207
    3d38:	a0 40       	sbci	r26, 0x00	; 0
    3d3a:	b0 40       	sbci	r27, 0x00	; 0
    3d3c:	c0 f2       	brcs	.-80     	; 0x3cee <turn180+0x1e>
			setLeftSpeed(10);
			setRightSpeed(-10);
			handleMotorsWithSpeedController();  
		}		
		GREEN_LED3_OFF;
    3d3e:	a3 9a       	sbi	0x14, 3	; 20
		GREEN_LED5_OFF;
    3d40:	80 91 0b 01 	lds	r24, 0x010B
    3d44:	80 62       	ori	r24, 0x20	; 32
    3d46:	80 93 0b 01 	sts	0x010B, r24

}
    3d4a:	08 95       	ret

00003d4c <turnRight>:
}

/*turns 90 degrees to the right
*/
void turnRight() {
		GREEN_LED1_ON;
    3d4c:	80 91 0b 01 	lds	r24, 0x010B
    3d50:	8d 7f       	andi	r24, 0xFD	; 253
    3d52:	80 93 0b 01 	sts	0x010B, r24
		//spin for 90 degrees
		for (turnCounter = 0; turnCounter<turn90count; 	turnCounter++) {
    3d56:	10 92 61 05 	sts	0x0561, r1
    3d5a:	10 92 62 05 	sts	0x0562, r1
    3d5e:	10 92 63 05 	sts	0x0563, r1
    3d62:	10 92 64 05 	sts	0x0564, r1
    3d66:	1b c0       	rjmp	.+54     	; 0x3d9e <turnRight+0x52>
			setLeftSpeed(10);
    3d68:	8a e0       	ldi	r24, 0x0A	; 10
    3d6a:	0e 94 78 0e 	call	0x1cf0	; 0x1cf0 <setLeftSpeed>
			setRightSpeed(-10);
    3d6e:	86 ef       	ldi	r24, 0xF6	; 246
    3d70:	0e 94 b4 0e 	call	0x1d68	; 0x1d68 <setRightSpeed>
			handleMotorsWithSpeedController();  
    3d74:	0e 94 4f 11 	call	0x229e	; 0x229e <handleMotorsWithSpeedController>
/*turns 90 degrees to the right
*/
void turnRight() {
		GREEN_LED1_ON;
		//spin for 90 degrees
		for (turnCounter = 0; turnCounter<turn90count; 	turnCounter++) {
    3d78:	80 91 61 05 	lds	r24, 0x0561
    3d7c:	90 91 62 05 	lds	r25, 0x0562
    3d80:	a0 91 63 05 	lds	r26, 0x0563
    3d84:	b0 91 64 05 	lds	r27, 0x0564
    3d88:	01 96       	adiw	r24, 0x01	; 1
    3d8a:	a1 1d       	adc	r26, r1
    3d8c:	b1 1d       	adc	r27, r1
    3d8e:	80 93 61 05 	sts	0x0561, r24
    3d92:	90 93 62 05 	sts	0x0562, r25
    3d96:	a0 93 63 05 	sts	0x0563, r26
    3d9a:	b0 93 64 05 	sts	0x0564, r27
    3d9e:	80 91 61 05 	lds	r24, 0x0561
    3da2:	90 91 62 05 	lds	r25, 0x0562
    3da6:	a0 91 63 05 	lds	r26, 0x0563
    3daa:	b0 91 64 05 	lds	r27, 0x0564
    3dae:	84 58       	subi	r24, 0x84	; 132
    3db0:	97 46       	sbci	r25, 0x67	; 103
    3db2:	a0 40       	sbci	r26, 0x00	; 0
    3db4:	b0 40       	sbci	r27, 0x00	; 0
    3db6:	c0 f2       	brcs	.-80     	; 0x3d68 <turnRight+0x1c>
			setLeftSpeed(10);
			setRightSpeed(-10);
			handleMotorsWithSpeedController();  
		}
		GREEN_LED1_OFF;
    3db8:	80 91 0b 01 	lds	r24, 0x010B
    3dbc:	82 60       	ori	r24, 0x02	; 2
    3dbe:	80 93 0b 01 	sts	0x010B, r24
}
    3dc2:	08 95       	ret

00003dc4 <turnLeft>:
volatile int groundColor = 0; 

/*turns 90 degrees to the left
*/
void turnLeft() {
		GREEN_LED7_ON;
    3dc4:	80 91 0b 01 	lds	r24, 0x010B
    3dc8:	8f 77       	andi	r24, 0x7F	; 127
    3dca:	80 93 0b 01 	sts	0x010B, r24
		//spin for 90 degrees
		for (turnCounter = 0; turnCounter<turn90count; 	turnCounter++) {
    3dce:	10 92 61 05 	sts	0x0561, r1
    3dd2:	10 92 62 05 	sts	0x0562, r1
    3dd6:	10 92 63 05 	sts	0x0563, r1
    3dda:	10 92 64 05 	sts	0x0564, r1
    3dde:	1b c0       	rjmp	.+54     	; 0x3e16 <turnLeft+0x52>
			setLeftSpeed(-10);
    3de0:	86 ef       	ldi	r24, 0xF6	; 246
    3de2:	0e 94 78 0e 	call	0x1cf0	; 0x1cf0 <setLeftSpeed>
			setRightSpeed(10);
    3de6:	8a e0       	ldi	r24, 0x0A	; 10
    3de8:	0e 94 b4 0e 	call	0x1d68	; 0x1d68 <setRightSpeed>
			handleMotorsWithSpeedController();  
    3dec:	0e 94 4f 11 	call	0x229e	; 0x229e <handleMotorsWithSpeedController>
/*turns 90 degrees to the left
*/
void turnLeft() {
		GREEN_LED7_ON;
		//spin for 90 degrees
		for (turnCounter = 0; turnCounter<turn90count; 	turnCounter++) {
    3df0:	80 91 61 05 	lds	r24, 0x0561
    3df4:	90 91 62 05 	lds	r25, 0x0562
    3df8:	a0 91 63 05 	lds	r26, 0x0563
    3dfc:	b0 91 64 05 	lds	r27, 0x0564
    3e00:	01 96       	adiw	r24, 0x01	; 1
    3e02:	a1 1d       	adc	r26, r1
    3e04:	b1 1d       	adc	r27, r1
    3e06:	80 93 61 05 	sts	0x0561, r24
    3e0a:	90 93 62 05 	sts	0x0562, r25
    3e0e:	a0 93 63 05 	sts	0x0563, r26
    3e12:	b0 93 64 05 	sts	0x0564, r27
    3e16:	80 91 61 05 	lds	r24, 0x0561
    3e1a:	90 91 62 05 	lds	r25, 0x0562
    3e1e:	a0 91 63 05 	lds	r26, 0x0563
    3e22:	b0 91 64 05 	lds	r27, 0x0564
    3e26:	84 58       	subi	r24, 0x84	; 132
    3e28:	97 46       	sbci	r25, 0x67	; 103
    3e2a:	a0 40       	sbci	r26, 0x00	; 0
    3e2c:	b0 40       	sbci	r27, 0x00	; 0
    3e2e:	c0 f2       	brcs	.-80     	; 0x3de0 <turnLeft+0x1c>
			setLeftSpeed(-10);
			setRightSpeed(10);
			handleMotorsWithSpeedController();  
		}
		GREEN_LED7_OFF;
    3e30:	80 91 0b 01 	lds	r24, 0x010B
    3e34:	80 68       	ori	r24, 0x80	; 128
    3e36:	80 93 0b 01 	sts	0x010B, r24
}
    3e3a:	08 95       	ret

00003e3c <gridNavigation>:
#include "movement.h"
#include "gridNavigation.h"

void gridNavigation() {
    3e3c:	cf 93       	push	r28
    3e3e:	df 93       	push	r29

		turnLeft();
    3e40:	0e 94 e2 1e 	call	0x3dc4	; 0x3dc4 <turnLeft>
		moveForward(1);
    3e44:	81 e0       	ldi	r24, 0x01	; 1
    3e46:	90 e0       	ldi	r25, 0x00	; 0
    3e48:	0e 94 47 1e 	call	0x3c8e	; 0x3c8e <moveForward>
		turnRight();
    3e4c:	0e 94 a6 1e 	call	0x3d4c	; 0x3d4c <turnRight>
		moveForward(1);
    3e50:	81 e0       	ldi	r24, 0x01	; 1
    3e52:	90 e0       	ldi	r25, 0x00	; 0
    3e54:	0e 94 47 1e 	call	0x3c8e	; 0x3c8e <moveForward>
		turn180(); 
    3e58:	0e 94 68 1e 	call	0x3cd0	; 0x3cd0 <turn180>
		moveForward(1);
    3e5c:	81 e0       	ldi	r24, 0x01	; 1
    3e5e:	90 e0       	ldi	r25, 0x00	; 0
    3e60:	0e 94 47 1e 	call	0x3c8e	; 0x3c8e <moveForward>
		turn180();
    3e64:	0e 94 68 1e 	call	0x3cd0	; 0x3cd0 <turn180>
    3e68:	c0 e0       	ldi	r28, 0x00	; 0
    3e6a:	d0 e0       	ldi	r29, 0x00	; 0
		for(int temp = 0 ; temp<1000; temp++){
			stopWait(1);
    3e6c:	81 e0       	ldi	r24, 0x01	; 1
    3e6e:	0e 94 5d 1e 	call	0x3cba	; 0x3cba <stopWait>
		turnRight();
		moveForward(1);
		turn180(); 
		moveForward(1);
		turn180();
		for(int temp = 0 ; temp<1000; temp++){
    3e72:	21 96       	adiw	r28, 0x01	; 1
    3e74:	83 e0       	ldi	r24, 0x03	; 3
    3e76:	c8 3e       	cpi	r28, 0xE8	; 232
    3e78:	d8 07       	cpc	r29, r24
    3e7a:	c1 f7       	brne	.-16     	; 0x3e6c <gridNavigation+0x30>
			stopWait(1);
		}
		moveForward(3);
    3e7c:	83 e0       	ldi	r24, 0x03	; 3
    3e7e:	90 e0       	ldi	r25, 0x00	; 0
    3e80:	0e 94 47 1e 	call	0x3c8e	; 0x3c8e <moveForward>

		while(1){
			stopWait(1);
    3e84:	81 e0       	ldi	r24, 0x01	; 1
    3e86:	0e 94 5d 1e 	call	0x3cba	; 0x3cba <stopWait>
    3e8a:	fc cf       	rjmp	.-8      	; 0x3e84 <gridNavigation+0x48>

00003e8c <getMap>:
int myArray[cols][rows] = { 	{0, 0, 0, 2},
                        		{0, 0, 0, 0},
                        		{0, 1, 0, 0},
                        		{1, 0, 0, 3}  };							

void getMap() {
    3e8c:	ef 92       	push	r14
    3e8e:	ff 92       	push	r15
    3e90:	0f 93       	push	r16
    3e92:	1f 93       	push	r17
    3e94:	cf 93       	push	r28
    3e96:	df 93       	push	r29
    3e98:	00 e0       	ldi	r16, 0x00	; 0
    3e9a:	10 e0       	ldi	r17, 0x00	; 0
    3e9c:	3a c0       	rjmp	.+116    	; 0x3f12 <getMap+0x86>
    

   for (int i = 0; i < cols; i++) {
    	for (int j = 0; j < rows; j++) {
	      	   
    		if (myArray[i][j] == 0)
    3e9e:	88 81       	ld	r24, Y
    3ea0:	99 81       	ldd	r25, Y+1	; 0x01
    3ea2:	00 97       	sbiw	r24, 0x00	; 0
    3ea4:	41 f4       	brne	.+16     	; 0x3eb6 <getMap+0x2a>
				{
       			    	
					moveForward(1);
    3ea6:	81 e0       	ldi	r24, 0x01	; 1
    3ea8:	90 e0       	ldi	r25, 0x00	; 0
    3eaa:	0e 94 47 1e 	call	0x3c8e	; 0x3c8e <moveForward>
					GREEN_LED1_ON;
    3eae:	80 91 0b 01 	lds	r24, 0x010B
    3eb2:	8d 7f       	andi	r24, 0xFD	; 253
    3eb4:	0c c0       	rjmp	.+24     	; 0x3ece <getMap+0x42>
								
							
	 			}                 
    		else  if (myArray[i][j] == 1)
    3eb6:	81 30       	cpi	r24, 0x01	; 1
    3eb8:	91 05       	cpc	r25, r1
    3eba:	61 f4       	brne	.+24     	; 0x3ed4 <getMap+0x48>
				{
	    			
							    
			        turnRight();
    3ebc:	0e 94 a6 1e 	call	0x3d4c	; 0x3d4c <turnRight>
					moveForward(1);
    3ec0:	81 e0       	ldi	r24, 0x01	; 1
    3ec2:	90 e0       	ldi	r25, 0x00	; 0
    3ec4:	0e 94 47 1e 	call	0x3c8e	; 0x3c8e <moveForward>
					GREEN_LED2_ON;										
    3ec8:	80 91 0b 01 	lds	r24, 0x010B
    3ecc:	8b 7f       	andi	r24, 0xFB	; 251
    3ece:	80 93 0b 01 	sts	0x010B, r24
    3ed2:	0f c0       	rjmp	.+30     	; 0x3ef2 <getMap+0x66>
								
	 			}
            else if (myArray[i][j] == 2)
    3ed4:	02 97       	sbiw	r24, 0x02	; 2
    3ed6:	41 f4       	brne	.+16     	; 0x3ee8 <getMap+0x5c>
				{
	    			
							    
			        turnLeft();
    3ed8:	0e 94 e2 1e 	call	0x3dc4	; 0x3dc4 <turnLeft>
					moveForward(1);
    3edc:	81 e0       	ldi	r24, 0x01	; 1
    3ede:	90 e0       	ldi	r25, 0x00	; 0
    3ee0:	0e 94 47 1e 	call	0x3c8e	; 0x3c8e <moveForward>
					GREEN_LED3_ON;										
    3ee4:	a3 98       	cbi	0x14, 3	; 20
    3ee6:	05 c0       	rjmp	.+10     	; 0x3ef2 <getMap+0x66>
								
	 			}
             else // if 3
			  {
			  	    while(1){
					GREEN_LED3_ON;
    3ee8:	a3 98       	cbi	0x14, 3	; 20
					stopWait(1);
    3eea:	81 e0       	ldi	r24, 0x01	; 1
    3eec:	0e 94 5d 1e 	call	0x3cba	; 0x3cba <stopWait>
    3ef0:	fb cf       	rjmp	.-10     	; 0x3ee8 <getMap+0x5c>
		            }

			   }

			stopWait(1); 	 		
    3ef2:	81 e0       	ldi	r24, 0x01	; 1
    3ef4:	0e 94 5d 1e 	call	0x3cba	; 0x3cba <stopWait>

void getMap() {
    

   for (int i = 0; i < cols; i++) {
    	for (int j = 0; j < rows; j++) {
    3ef8:	08 94       	sec
    3efa:	e1 1c       	adc	r14, r1
    3efc:	f1 1c       	adc	r15, r1
    3efe:	22 96       	adiw	r28, 0x02	; 2
    3f00:	84 e0       	ldi	r24, 0x04	; 4
    3f02:	e8 16       	cp	r14, r24
    3f04:	f1 04       	cpc	r15, r1
    3f06:	59 f6       	brne	.-106    	; 0x3e9e <getMap+0x12>
                        		{1, 0, 0, 3}  };							

void getMap() {
    

   for (int i = 0; i < cols; i++) {
    3f08:	0f 5f       	subi	r16, 0xFF	; 255
    3f0a:	1f 4f       	sbci	r17, 0xFF	; 255
    3f0c:	04 30       	cpi	r16, 0x04	; 4
    3f0e:	11 05       	cpc	r17, r1
    3f10:	59 f0       	breq	.+22     	; 0x3f28 <getMap+0x9c>
    3f12:	e8 01       	movw	r28, r16
    3f14:	83 e0       	ldi	r24, 0x03	; 3
    3f16:	cc 0f       	add	r28, r28
    3f18:	dd 1f       	adc	r29, r29
    3f1a:	8a 95       	dec	r24
    3f1c:	e1 f7       	brne	.-8      	; 0x3f16 <getMap+0x8a>
    3f1e:	c9 5e       	subi	r28, 0xE9	; 233
    3f20:	dd 4f       	sbci	r29, 0xFD	; 253
    3f22:	ee 24       	eor	r14, r14
    3f24:	ff 24       	eor	r15, r15
    3f26:	bb cf       	rjmp	.-138    	; 0x3e9e <getMap+0x12>
	

      }
	  	 
    
}
    3f28:	df 91       	pop	r29
    3f2a:	cf 91       	pop	r28
    3f2c:	1f 91       	pop	r17
    3f2e:	0f 91       	pop	r16
    3f30:	ff 90       	pop	r15
    3f32:	ef 90       	pop	r14
    3f34:	08 95       	ret

00003f36 <__mulsf3>:
    3f36:	a0 e2       	ldi	r26, 0x20	; 32
    3f38:	b0 e0       	ldi	r27, 0x00	; 0
    3f3a:	e1 ea       	ldi	r30, 0xA1	; 161
    3f3c:	ff e1       	ldi	r31, 0x1F	; 31
    3f3e:	0c 94 29 23 	jmp	0x4652	; 0x4652 <__prologue_saves__>
    3f42:	69 83       	std	Y+1, r22	; 0x01
    3f44:	7a 83       	std	Y+2, r23	; 0x02
    3f46:	8b 83       	std	Y+3, r24	; 0x03
    3f48:	9c 83       	std	Y+4, r25	; 0x04
    3f4a:	2d 83       	std	Y+5, r18	; 0x05
    3f4c:	3e 83       	std	Y+6, r19	; 0x06
    3f4e:	4f 83       	std	Y+7, r20	; 0x07
    3f50:	58 87       	std	Y+8, r21	; 0x08
    3f52:	ce 01       	movw	r24, r28
    3f54:	01 96       	adiw	r24, 0x01	; 1
    3f56:	be 01       	movw	r22, r28
    3f58:	67 5f       	subi	r22, 0xF7	; 247
    3f5a:	7f 4f       	sbci	r23, 0xFF	; 255
    3f5c:	0e 94 6b 22 	call	0x44d6	; 0x44d6 <__unpack_f>
    3f60:	ce 01       	movw	r24, r28
    3f62:	05 96       	adiw	r24, 0x05	; 5
    3f64:	be 01       	movw	r22, r28
    3f66:	6f 5e       	subi	r22, 0xEF	; 239
    3f68:	7f 4f       	sbci	r23, 0xFF	; 255
    3f6a:	0e 94 6b 22 	call	0x44d6	; 0x44d6 <__unpack_f>
    3f6e:	99 85       	ldd	r25, Y+9	; 0x09
    3f70:	92 30       	cpi	r25, 0x02	; 2
    3f72:	88 f0       	brcs	.+34     	; 0x3f96 <__mulsf3+0x60>
    3f74:	89 89       	ldd	r24, Y+17	; 0x11
    3f76:	82 30       	cpi	r24, 0x02	; 2
    3f78:	c8 f0       	brcs	.+50     	; 0x3fac <__mulsf3+0x76>
    3f7a:	94 30       	cpi	r25, 0x04	; 4
    3f7c:	19 f4       	brne	.+6      	; 0x3f84 <__mulsf3+0x4e>
    3f7e:	82 30       	cpi	r24, 0x02	; 2
    3f80:	51 f4       	brne	.+20     	; 0x3f96 <__mulsf3+0x60>
    3f82:	04 c0       	rjmp	.+8      	; 0x3f8c <__mulsf3+0x56>
    3f84:	84 30       	cpi	r24, 0x04	; 4
    3f86:	29 f4       	brne	.+10     	; 0x3f92 <__mulsf3+0x5c>
    3f88:	92 30       	cpi	r25, 0x02	; 2
    3f8a:	81 f4       	brne	.+32     	; 0x3fac <__mulsf3+0x76>
    3f8c:	87 e3       	ldi	r24, 0x37	; 55
    3f8e:	92 e0       	ldi	r25, 0x02	; 2
    3f90:	c6 c0       	rjmp	.+396    	; 0x411e <__mulsf3+0x1e8>
    3f92:	92 30       	cpi	r25, 0x02	; 2
    3f94:	49 f4       	brne	.+18     	; 0x3fa8 <__mulsf3+0x72>
    3f96:	20 e0       	ldi	r18, 0x00	; 0
    3f98:	9a 85       	ldd	r25, Y+10	; 0x0a
    3f9a:	8a 89       	ldd	r24, Y+18	; 0x12
    3f9c:	98 13       	cpse	r25, r24
    3f9e:	21 e0       	ldi	r18, 0x01	; 1
    3fa0:	2a 87       	std	Y+10, r18	; 0x0a
    3fa2:	ce 01       	movw	r24, r28
    3fa4:	09 96       	adiw	r24, 0x09	; 9
    3fa6:	bb c0       	rjmp	.+374    	; 0x411e <__mulsf3+0x1e8>
    3fa8:	82 30       	cpi	r24, 0x02	; 2
    3faa:	49 f4       	brne	.+18     	; 0x3fbe <__mulsf3+0x88>
    3fac:	20 e0       	ldi	r18, 0x00	; 0
    3fae:	9a 85       	ldd	r25, Y+10	; 0x0a
    3fb0:	8a 89       	ldd	r24, Y+18	; 0x12
    3fb2:	98 13       	cpse	r25, r24
    3fb4:	21 e0       	ldi	r18, 0x01	; 1
    3fb6:	2a 8b       	std	Y+18, r18	; 0x12
    3fb8:	ce 01       	movw	r24, r28
    3fba:	41 96       	adiw	r24, 0x11	; 17
    3fbc:	b0 c0       	rjmp	.+352    	; 0x411e <__mulsf3+0x1e8>
    3fbe:	2d 84       	ldd	r2, Y+13	; 0x0d
    3fc0:	3e 84       	ldd	r3, Y+14	; 0x0e
    3fc2:	4f 84       	ldd	r4, Y+15	; 0x0f
    3fc4:	58 88       	ldd	r5, Y+16	; 0x10
    3fc6:	6d 88       	ldd	r6, Y+21	; 0x15
    3fc8:	7e 88       	ldd	r7, Y+22	; 0x16
    3fca:	8f 88       	ldd	r8, Y+23	; 0x17
    3fcc:	98 8c       	ldd	r9, Y+24	; 0x18
    3fce:	ee 24       	eor	r14, r14
    3fd0:	ff 24       	eor	r15, r15
    3fd2:	87 01       	movw	r16, r14
    3fd4:	aa 24       	eor	r10, r10
    3fd6:	bb 24       	eor	r11, r11
    3fd8:	65 01       	movw	r12, r10
    3fda:	40 e0       	ldi	r20, 0x00	; 0
    3fdc:	50 e0       	ldi	r21, 0x00	; 0
    3fde:	60 e0       	ldi	r22, 0x00	; 0
    3fe0:	70 e0       	ldi	r23, 0x00	; 0
    3fe2:	e0 e0       	ldi	r30, 0x00	; 0
    3fe4:	f0 e0       	ldi	r31, 0x00	; 0
    3fe6:	c1 01       	movw	r24, r2
    3fe8:	81 70       	andi	r24, 0x01	; 1
    3fea:	90 70       	andi	r25, 0x00	; 0
    3fec:	89 2b       	or	r24, r25
    3fee:	e9 f0       	breq	.+58     	; 0x402a <__mulsf3+0xf4>
    3ff0:	e6 0c       	add	r14, r6
    3ff2:	f7 1c       	adc	r15, r7
    3ff4:	08 1d       	adc	r16, r8
    3ff6:	19 1d       	adc	r17, r9
    3ff8:	9a 01       	movw	r18, r20
    3ffa:	ab 01       	movw	r20, r22
    3ffc:	2a 0d       	add	r18, r10
    3ffe:	3b 1d       	adc	r19, r11
    4000:	4c 1d       	adc	r20, r12
    4002:	5d 1d       	adc	r21, r13
    4004:	80 e0       	ldi	r24, 0x00	; 0
    4006:	90 e0       	ldi	r25, 0x00	; 0
    4008:	a0 e0       	ldi	r26, 0x00	; 0
    400a:	b0 e0       	ldi	r27, 0x00	; 0
    400c:	e6 14       	cp	r14, r6
    400e:	f7 04       	cpc	r15, r7
    4010:	08 05       	cpc	r16, r8
    4012:	19 05       	cpc	r17, r9
    4014:	20 f4       	brcc	.+8      	; 0x401e <__mulsf3+0xe8>
    4016:	81 e0       	ldi	r24, 0x01	; 1
    4018:	90 e0       	ldi	r25, 0x00	; 0
    401a:	a0 e0       	ldi	r26, 0x00	; 0
    401c:	b0 e0       	ldi	r27, 0x00	; 0
    401e:	ba 01       	movw	r22, r20
    4020:	a9 01       	movw	r20, r18
    4022:	48 0f       	add	r20, r24
    4024:	59 1f       	adc	r21, r25
    4026:	6a 1f       	adc	r22, r26
    4028:	7b 1f       	adc	r23, r27
    402a:	aa 0c       	add	r10, r10
    402c:	bb 1c       	adc	r11, r11
    402e:	cc 1c       	adc	r12, r12
    4030:	dd 1c       	adc	r13, r13
    4032:	97 fe       	sbrs	r9, 7
    4034:	08 c0       	rjmp	.+16     	; 0x4046 <__mulsf3+0x110>
    4036:	81 e0       	ldi	r24, 0x01	; 1
    4038:	90 e0       	ldi	r25, 0x00	; 0
    403a:	a0 e0       	ldi	r26, 0x00	; 0
    403c:	b0 e0       	ldi	r27, 0x00	; 0
    403e:	a8 2a       	or	r10, r24
    4040:	b9 2a       	or	r11, r25
    4042:	ca 2a       	or	r12, r26
    4044:	db 2a       	or	r13, r27
    4046:	31 96       	adiw	r30, 0x01	; 1
    4048:	e0 32       	cpi	r30, 0x20	; 32
    404a:	f1 05       	cpc	r31, r1
    404c:	49 f0       	breq	.+18     	; 0x4060 <__mulsf3+0x12a>
    404e:	66 0c       	add	r6, r6
    4050:	77 1c       	adc	r7, r7
    4052:	88 1c       	adc	r8, r8
    4054:	99 1c       	adc	r9, r9
    4056:	56 94       	lsr	r5
    4058:	47 94       	ror	r4
    405a:	37 94       	ror	r3
    405c:	27 94       	ror	r2
    405e:	c3 cf       	rjmp	.-122    	; 0x3fe6 <__mulsf3+0xb0>
    4060:	fa 85       	ldd	r31, Y+10	; 0x0a
    4062:	ea 89       	ldd	r30, Y+18	; 0x12
    4064:	2b 89       	ldd	r18, Y+19	; 0x13
    4066:	3c 89       	ldd	r19, Y+20	; 0x14
    4068:	8b 85       	ldd	r24, Y+11	; 0x0b
    406a:	9c 85       	ldd	r25, Y+12	; 0x0c
    406c:	28 0f       	add	r18, r24
    406e:	39 1f       	adc	r19, r25
    4070:	2e 5f       	subi	r18, 0xFE	; 254
    4072:	3f 4f       	sbci	r19, 0xFF	; 255
    4074:	17 c0       	rjmp	.+46     	; 0x40a4 <__mulsf3+0x16e>
    4076:	ca 01       	movw	r24, r20
    4078:	81 70       	andi	r24, 0x01	; 1
    407a:	90 70       	andi	r25, 0x00	; 0
    407c:	89 2b       	or	r24, r25
    407e:	61 f0       	breq	.+24     	; 0x4098 <__mulsf3+0x162>
    4080:	16 95       	lsr	r17
    4082:	07 95       	ror	r16
    4084:	f7 94       	ror	r15
    4086:	e7 94       	ror	r14
    4088:	80 e0       	ldi	r24, 0x00	; 0
    408a:	90 e0       	ldi	r25, 0x00	; 0
    408c:	a0 e0       	ldi	r26, 0x00	; 0
    408e:	b0 e8       	ldi	r27, 0x80	; 128
    4090:	e8 2a       	or	r14, r24
    4092:	f9 2a       	or	r15, r25
    4094:	0a 2b       	or	r16, r26
    4096:	1b 2b       	or	r17, r27
    4098:	76 95       	lsr	r23
    409a:	67 95       	ror	r22
    409c:	57 95       	ror	r21
    409e:	47 95       	ror	r20
    40a0:	2f 5f       	subi	r18, 0xFF	; 255
    40a2:	3f 4f       	sbci	r19, 0xFF	; 255
    40a4:	77 fd       	sbrc	r23, 7
    40a6:	e7 cf       	rjmp	.-50     	; 0x4076 <__mulsf3+0x140>
    40a8:	0c c0       	rjmp	.+24     	; 0x40c2 <__mulsf3+0x18c>
    40aa:	44 0f       	add	r20, r20
    40ac:	55 1f       	adc	r21, r21
    40ae:	66 1f       	adc	r22, r22
    40b0:	77 1f       	adc	r23, r23
    40b2:	17 fd       	sbrc	r17, 7
    40b4:	41 60       	ori	r20, 0x01	; 1
    40b6:	ee 0c       	add	r14, r14
    40b8:	ff 1c       	adc	r15, r15
    40ba:	00 1f       	adc	r16, r16
    40bc:	11 1f       	adc	r17, r17
    40be:	21 50       	subi	r18, 0x01	; 1
    40c0:	30 40       	sbci	r19, 0x00	; 0
    40c2:	40 30       	cpi	r20, 0x00	; 0
    40c4:	90 e0       	ldi	r25, 0x00	; 0
    40c6:	59 07       	cpc	r21, r25
    40c8:	90 e0       	ldi	r25, 0x00	; 0
    40ca:	69 07       	cpc	r22, r25
    40cc:	90 e4       	ldi	r25, 0x40	; 64
    40ce:	79 07       	cpc	r23, r25
    40d0:	60 f3       	brcs	.-40     	; 0x40aa <__mulsf3+0x174>
    40d2:	2b 8f       	std	Y+27, r18	; 0x1b
    40d4:	3c 8f       	std	Y+28, r19	; 0x1c
    40d6:	db 01       	movw	r26, r22
    40d8:	ca 01       	movw	r24, r20
    40da:	8f 77       	andi	r24, 0x7F	; 127
    40dc:	90 70       	andi	r25, 0x00	; 0
    40de:	a0 70       	andi	r26, 0x00	; 0
    40e0:	b0 70       	andi	r27, 0x00	; 0
    40e2:	80 34       	cpi	r24, 0x40	; 64
    40e4:	91 05       	cpc	r25, r1
    40e6:	a1 05       	cpc	r26, r1
    40e8:	b1 05       	cpc	r27, r1
    40ea:	61 f4       	brne	.+24     	; 0x4104 <__mulsf3+0x1ce>
    40ec:	47 fd       	sbrc	r20, 7
    40ee:	0a c0       	rjmp	.+20     	; 0x4104 <__mulsf3+0x1ce>
    40f0:	e1 14       	cp	r14, r1
    40f2:	f1 04       	cpc	r15, r1
    40f4:	01 05       	cpc	r16, r1
    40f6:	11 05       	cpc	r17, r1
    40f8:	29 f0       	breq	.+10     	; 0x4104 <__mulsf3+0x1ce>
    40fa:	40 5c       	subi	r20, 0xC0	; 192
    40fc:	5f 4f       	sbci	r21, 0xFF	; 255
    40fe:	6f 4f       	sbci	r22, 0xFF	; 255
    4100:	7f 4f       	sbci	r23, 0xFF	; 255
    4102:	40 78       	andi	r20, 0x80	; 128
    4104:	1a 8e       	std	Y+26, r1	; 0x1a
    4106:	fe 17       	cp	r31, r30
    4108:	11 f0       	breq	.+4      	; 0x410e <__mulsf3+0x1d8>
    410a:	81 e0       	ldi	r24, 0x01	; 1
    410c:	8a 8f       	std	Y+26, r24	; 0x1a
    410e:	4d 8f       	std	Y+29, r20	; 0x1d
    4110:	5e 8f       	std	Y+30, r21	; 0x1e
    4112:	6f 8f       	std	Y+31, r22	; 0x1f
    4114:	78 a3       	std	Y+32, r23	; 0x20
    4116:	83 e0       	ldi	r24, 0x03	; 3
    4118:	89 8f       	std	Y+25, r24	; 0x19
    411a:	ce 01       	movw	r24, r28
    411c:	49 96       	adiw	r24, 0x19	; 25
    411e:	0e 94 96 21 	call	0x432c	; 0x432c <__pack_f>
    4122:	a0 96       	adiw	r28, 0x20	; 32
    4124:	e2 e1       	ldi	r30, 0x12	; 18
    4126:	0c 94 45 23 	jmp	0x468a	; 0x468a <__epilogue_restores__>

0000412a <__floatsisf>:
    412a:	a8 e0       	ldi	r26, 0x08	; 8
    412c:	b0 e0       	ldi	r27, 0x00	; 0
    412e:	eb e9       	ldi	r30, 0x9B	; 155
    4130:	f0 e2       	ldi	r31, 0x20	; 32
    4132:	0c 94 32 23 	jmp	0x4664	; 0x4664 <__prologue_saves__+0x12>
    4136:	9b 01       	movw	r18, r22
    4138:	ac 01       	movw	r20, r24
    413a:	83 e0       	ldi	r24, 0x03	; 3
    413c:	89 83       	std	Y+1, r24	; 0x01
    413e:	da 01       	movw	r26, r20
    4140:	c9 01       	movw	r24, r18
    4142:	88 27       	eor	r24, r24
    4144:	b7 fd       	sbrc	r27, 7
    4146:	83 95       	inc	r24
    4148:	99 27       	eor	r25, r25
    414a:	aa 27       	eor	r26, r26
    414c:	bb 27       	eor	r27, r27
    414e:	b8 2e       	mov	r11, r24
    4150:	21 15       	cp	r18, r1
    4152:	31 05       	cpc	r19, r1
    4154:	41 05       	cpc	r20, r1
    4156:	51 05       	cpc	r21, r1
    4158:	19 f4       	brne	.+6      	; 0x4160 <__floatsisf+0x36>
    415a:	82 e0       	ldi	r24, 0x02	; 2
    415c:	89 83       	std	Y+1, r24	; 0x01
    415e:	3a c0       	rjmp	.+116    	; 0x41d4 <__floatsisf+0xaa>
    4160:	88 23       	and	r24, r24
    4162:	a9 f0       	breq	.+42     	; 0x418e <__floatsisf+0x64>
    4164:	20 30       	cpi	r18, 0x00	; 0
    4166:	80 e0       	ldi	r24, 0x00	; 0
    4168:	38 07       	cpc	r19, r24
    416a:	80 e0       	ldi	r24, 0x00	; 0
    416c:	48 07       	cpc	r20, r24
    416e:	80 e8       	ldi	r24, 0x80	; 128
    4170:	58 07       	cpc	r21, r24
    4172:	29 f4       	brne	.+10     	; 0x417e <__floatsisf+0x54>
    4174:	60 e0       	ldi	r22, 0x00	; 0
    4176:	70 e0       	ldi	r23, 0x00	; 0
    4178:	80 e0       	ldi	r24, 0x00	; 0
    417a:	9f ec       	ldi	r25, 0xCF	; 207
    417c:	30 c0       	rjmp	.+96     	; 0x41de <__floatsisf+0xb4>
    417e:	ee 24       	eor	r14, r14
    4180:	ff 24       	eor	r15, r15
    4182:	87 01       	movw	r16, r14
    4184:	e2 1a       	sub	r14, r18
    4186:	f3 0a       	sbc	r15, r19
    4188:	04 0b       	sbc	r16, r20
    418a:	15 0b       	sbc	r17, r21
    418c:	02 c0       	rjmp	.+4      	; 0x4192 <__floatsisf+0x68>
    418e:	79 01       	movw	r14, r18
    4190:	8a 01       	movw	r16, r20
    4192:	8e e1       	ldi	r24, 0x1E	; 30
    4194:	c8 2e       	mov	r12, r24
    4196:	d1 2c       	mov	r13, r1
    4198:	dc 82       	std	Y+4, r13	; 0x04
    419a:	cb 82       	std	Y+3, r12	; 0x03
    419c:	ed 82       	std	Y+5, r14	; 0x05
    419e:	fe 82       	std	Y+6, r15	; 0x06
    41a0:	0f 83       	std	Y+7, r16	; 0x07
    41a2:	18 87       	std	Y+8, r17	; 0x08
    41a4:	c8 01       	movw	r24, r16
    41a6:	b7 01       	movw	r22, r14
    41a8:	0e 94 47 21 	call	0x428e	; 0x428e <__clzsi2>
    41ac:	01 97       	sbiw	r24, 0x01	; 1
    41ae:	18 16       	cp	r1, r24
    41b0:	19 06       	cpc	r1, r25
    41b2:	84 f4       	brge	.+32     	; 0x41d4 <__floatsisf+0xaa>
    41b4:	08 2e       	mov	r0, r24
    41b6:	04 c0       	rjmp	.+8      	; 0x41c0 <__floatsisf+0x96>
    41b8:	ee 0c       	add	r14, r14
    41ba:	ff 1c       	adc	r15, r15
    41bc:	00 1f       	adc	r16, r16
    41be:	11 1f       	adc	r17, r17
    41c0:	0a 94       	dec	r0
    41c2:	d2 f7       	brpl	.-12     	; 0x41b8 <__floatsisf+0x8e>
    41c4:	ed 82       	std	Y+5, r14	; 0x05
    41c6:	fe 82       	std	Y+6, r15	; 0x06
    41c8:	0f 83       	std	Y+7, r16	; 0x07
    41ca:	18 87       	std	Y+8, r17	; 0x08
    41cc:	c8 1a       	sub	r12, r24
    41ce:	d9 0a       	sbc	r13, r25
    41d0:	dc 82       	std	Y+4, r13	; 0x04
    41d2:	cb 82       	std	Y+3, r12	; 0x03
    41d4:	ba 82       	std	Y+2, r11	; 0x02
    41d6:	ce 01       	movw	r24, r28
    41d8:	01 96       	adiw	r24, 0x01	; 1
    41da:	0e 94 96 21 	call	0x432c	; 0x432c <__pack_f>
    41de:	28 96       	adiw	r28, 0x08	; 8
    41e0:	e9 e0       	ldi	r30, 0x09	; 9
    41e2:	0c 94 4e 23 	jmp	0x469c	; 0x469c <__epilogue_restores__+0x12>

000041e6 <__fixsfsi>:
    41e6:	ac e0       	ldi	r26, 0x0C	; 12
    41e8:	b0 e0       	ldi	r27, 0x00	; 0
    41ea:	e9 ef       	ldi	r30, 0xF9	; 249
    41ec:	f0 e2       	ldi	r31, 0x20	; 32
    41ee:	0c 94 39 23 	jmp	0x4672	; 0x4672 <__prologue_saves__+0x20>
    41f2:	69 83       	std	Y+1, r22	; 0x01
    41f4:	7a 83       	std	Y+2, r23	; 0x02
    41f6:	8b 83       	std	Y+3, r24	; 0x03
    41f8:	9c 83       	std	Y+4, r25	; 0x04
    41fa:	ce 01       	movw	r24, r28
    41fc:	01 96       	adiw	r24, 0x01	; 1
    41fe:	be 01       	movw	r22, r28
    4200:	6b 5f       	subi	r22, 0xFB	; 251
    4202:	7f 4f       	sbci	r23, 0xFF	; 255
    4204:	0e 94 6b 22 	call	0x44d6	; 0x44d6 <__unpack_f>
    4208:	8d 81       	ldd	r24, Y+5	; 0x05
    420a:	82 30       	cpi	r24, 0x02	; 2
    420c:	61 f1       	breq	.+88     	; 0x4266 <__fixsfsi+0x80>
    420e:	82 30       	cpi	r24, 0x02	; 2
    4210:	50 f1       	brcs	.+84     	; 0x4266 <__fixsfsi+0x80>
    4212:	84 30       	cpi	r24, 0x04	; 4
    4214:	21 f4       	brne	.+8      	; 0x421e <__fixsfsi+0x38>
    4216:	8e 81       	ldd	r24, Y+6	; 0x06
    4218:	88 23       	and	r24, r24
    421a:	51 f1       	breq	.+84     	; 0x4270 <__fixsfsi+0x8a>
    421c:	2e c0       	rjmp	.+92     	; 0x427a <__fixsfsi+0x94>
    421e:	2f 81       	ldd	r18, Y+7	; 0x07
    4220:	38 85       	ldd	r19, Y+8	; 0x08
    4222:	37 fd       	sbrc	r19, 7
    4224:	20 c0       	rjmp	.+64     	; 0x4266 <__fixsfsi+0x80>
    4226:	6e 81       	ldd	r22, Y+6	; 0x06
    4228:	2f 31       	cpi	r18, 0x1F	; 31
    422a:	31 05       	cpc	r19, r1
    422c:	1c f0       	brlt	.+6      	; 0x4234 <__fixsfsi+0x4e>
    422e:	66 23       	and	r22, r22
    4230:	f9 f0       	breq	.+62     	; 0x4270 <__fixsfsi+0x8a>
    4232:	23 c0       	rjmp	.+70     	; 0x427a <__fixsfsi+0x94>
    4234:	8e e1       	ldi	r24, 0x1E	; 30
    4236:	90 e0       	ldi	r25, 0x00	; 0
    4238:	82 1b       	sub	r24, r18
    423a:	93 0b       	sbc	r25, r19
    423c:	29 85       	ldd	r18, Y+9	; 0x09
    423e:	3a 85       	ldd	r19, Y+10	; 0x0a
    4240:	4b 85       	ldd	r20, Y+11	; 0x0b
    4242:	5c 85       	ldd	r21, Y+12	; 0x0c
    4244:	04 c0       	rjmp	.+8      	; 0x424e <__fixsfsi+0x68>
    4246:	56 95       	lsr	r21
    4248:	47 95       	ror	r20
    424a:	37 95       	ror	r19
    424c:	27 95       	ror	r18
    424e:	8a 95       	dec	r24
    4250:	d2 f7       	brpl	.-12     	; 0x4246 <__fixsfsi+0x60>
    4252:	66 23       	and	r22, r22
    4254:	b1 f0       	breq	.+44     	; 0x4282 <__fixsfsi+0x9c>
    4256:	50 95       	com	r21
    4258:	40 95       	com	r20
    425a:	30 95       	com	r19
    425c:	21 95       	neg	r18
    425e:	3f 4f       	sbci	r19, 0xFF	; 255
    4260:	4f 4f       	sbci	r20, 0xFF	; 255
    4262:	5f 4f       	sbci	r21, 0xFF	; 255
    4264:	0e c0       	rjmp	.+28     	; 0x4282 <__fixsfsi+0x9c>
    4266:	20 e0       	ldi	r18, 0x00	; 0
    4268:	30 e0       	ldi	r19, 0x00	; 0
    426a:	40 e0       	ldi	r20, 0x00	; 0
    426c:	50 e0       	ldi	r21, 0x00	; 0
    426e:	09 c0       	rjmp	.+18     	; 0x4282 <__fixsfsi+0x9c>
    4270:	2f ef       	ldi	r18, 0xFF	; 255
    4272:	3f ef       	ldi	r19, 0xFF	; 255
    4274:	4f ef       	ldi	r20, 0xFF	; 255
    4276:	5f e7       	ldi	r21, 0x7F	; 127
    4278:	04 c0       	rjmp	.+8      	; 0x4282 <__fixsfsi+0x9c>
    427a:	20 e0       	ldi	r18, 0x00	; 0
    427c:	30 e0       	ldi	r19, 0x00	; 0
    427e:	40 e0       	ldi	r20, 0x00	; 0
    4280:	50 e8       	ldi	r21, 0x80	; 128
    4282:	b9 01       	movw	r22, r18
    4284:	ca 01       	movw	r24, r20
    4286:	2c 96       	adiw	r28, 0x0c	; 12
    4288:	e2 e0       	ldi	r30, 0x02	; 2
    428a:	0c 94 55 23 	jmp	0x46aa	; 0x46aa <__epilogue_restores__+0x20>

0000428e <__clzsi2>:
    428e:	ef 92       	push	r14
    4290:	ff 92       	push	r15
    4292:	0f 93       	push	r16
    4294:	1f 93       	push	r17
    4296:	7b 01       	movw	r14, r22
    4298:	8c 01       	movw	r16, r24
    429a:	80 e0       	ldi	r24, 0x00	; 0
    429c:	e8 16       	cp	r14, r24
    429e:	80 e0       	ldi	r24, 0x00	; 0
    42a0:	f8 06       	cpc	r15, r24
    42a2:	81 e0       	ldi	r24, 0x01	; 1
    42a4:	08 07       	cpc	r16, r24
    42a6:	80 e0       	ldi	r24, 0x00	; 0
    42a8:	18 07       	cpc	r17, r24
    42aa:	88 f4       	brcc	.+34     	; 0x42ce <__clzsi2+0x40>
    42ac:	8f ef       	ldi	r24, 0xFF	; 255
    42ae:	e8 16       	cp	r14, r24
    42b0:	f1 04       	cpc	r15, r1
    42b2:	01 05       	cpc	r16, r1
    42b4:	11 05       	cpc	r17, r1
    42b6:	31 f0       	breq	.+12     	; 0x42c4 <__clzsi2+0x36>
    42b8:	28 f0       	brcs	.+10     	; 0x42c4 <__clzsi2+0x36>
    42ba:	88 e0       	ldi	r24, 0x08	; 8
    42bc:	90 e0       	ldi	r25, 0x00	; 0
    42be:	a0 e0       	ldi	r26, 0x00	; 0
    42c0:	b0 e0       	ldi	r27, 0x00	; 0
    42c2:	17 c0       	rjmp	.+46     	; 0x42f2 <__clzsi2+0x64>
    42c4:	80 e0       	ldi	r24, 0x00	; 0
    42c6:	90 e0       	ldi	r25, 0x00	; 0
    42c8:	a0 e0       	ldi	r26, 0x00	; 0
    42ca:	b0 e0       	ldi	r27, 0x00	; 0
    42cc:	12 c0       	rjmp	.+36     	; 0x42f2 <__clzsi2+0x64>
    42ce:	80 e0       	ldi	r24, 0x00	; 0
    42d0:	e8 16       	cp	r14, r24
    42d2:	80 e0       	ldi	r24, 0x00	; 0
    42d4:	f8 06       	cpc	r15, r24
    42d6:	80 e0       	ldi	r24, 0x00	; 0
    42d8:	08 07       	cpc	r16, r24
    42da:	81 e0       	ldi	r24, 0x01	; 1
    42dc:	18 07       	cpc	r17, r24
    42de:	28 f0       	brcs	.+10     	; 0x42ea <__clzsi2+0x5c>
    42e0:	88 e1       	ldi	r24, 0x18	; 24
    42e2:	90 e0       	ldi	r25, 0x00	; 0
    42e4:	a0 e0       	ldi	r26, 0x00	; 0
    42e6:	b0 e0       	ldi	r27, 0x00	; 0
    42e8:	04 c0       	rjmp	.+8      	; 0x42f2 <__clzsi2+0x64>
    42ea:	80 e1       	ldi	r24, 0x10	; 16
    42ec:	90 e0       	ldi	r25, 0x00	; 0
    42ee:	a0 e0       	ldi	r26, 0x00	; 0
    42f0:	b0 e0       	ldi	r27, 0x00	; 0
    42f2:	20 e2       	ldi	r18, 0x20	; 32
    42f4:	30 e0       	ldi	r19, 0x00	; 0
    42f6:	40 e0       	ldi	r20, 0x00	; 0
    42f8:	50 e0       	ldi	r21, 0x00	; 0
    42fa:	28 1b       	sub	r18, r24
    42fc:	39 0b       	sbc	r19, r25
    42fe:	4a 0b       	sbc	r20, r26
    4300:	5b 0b       	sbc	r21, r27
    4302:	04 c0       	rjmp	.+8      	; 0x430c <__clzsi2+0x7e>
    4304:	16 95       	lsr	r17
    4306:	07 95       	ror	r16
    4308:	f7 94       	ror	r15
    430a:	e7 94       	ror	r14
    430c:	8a 95       	dec	r24
    430e:	d2 f7       	brpl	.-12     	; 0x4304 <__clzsi2+0x76>
    4310:	f7 01       	movw	r30, r14
    4312:	e1 5c       	subi	r30, 0xC1	; 193
    4314:	fd 4f       	sbci	r31, 0xFD	; 253
    4316:	80 81       	ld	r24, Z
    4318:	28 1b       	sub	r18, r24
    431a:	31 09       	sbc	r19, r1
    431c:	41 09       	sbc	r20, r1
    431e:	51 09       	sbc	r21, r1
    4320:	c9 01       	movw	r24, r18
    4322:	1f 91       	pop	r17
    4324:	0f 91       	pop	r16
    4326:	ff 90       	pop	r15
    4328:	ef 90       	pop	r14
    432a:	08 95       	ret

0000432c <__pack_f>:
    432c:	df 92       	push	r13
    432e:	ef 92       	push	r14
    4330:	ff 92       	push	r15
    4332:	0f 93       	push	r16
    4334:	1f 93       	push	r17
    4336:	fc 01       	movw	r30, r24
    4338:	e4 80       	ldd	r14, Z+4	; 0x04
    433a:	f5 80       	ldd	r15, Z+5	; 0x05
    433c:	06 81       	ldd	r16, Z+6	; 0x06
    433e:	17 81       	ldd	r17, Z+7	; 0x07
    4340:	d1 80       	ldd	r13, Z+1	; 0x01
    4342:	80 81       	ld	r24, Z
    4344:	82 30       	cpi	r24, 0x02	; 2
    4346:	48 f4       	brcc	.+18     	; 0x435a <__pack_f+0x2e>
    4348:	80 e0       	ldi	r24, 0x00	; 0
    434a:	90 e0       	ldi	r25, 0x00	; 0
    434c:	a0 e1       	ldi	r26, 0x10	; 16
    434e:	b0 e0       	ldi	r27, 0x00	; 0
    4350:	e8 2a       	or	r14, r24
    4352:	f9 2a       	or	r15, r25
    4354:	0a 2b       	or	r16, r26
    4356:	1b 2b       	or	r17, r27
    4358:	a5 c0       	rjmp	.+330    	; 0x44a4 <__pack_f+0x178>
    435a:	84 30       	cpi	r24, 0x04	; 4
    435c:	09 f4       	brne	.+2      	; 0x4360 <__pack_f+0x34>
    435e:	9f c0       	rjmp	.+318    	; 0x449e <__pack_f+0x172>
    4360:	82 30       	cpi	r24, 0x02	; 2
    4362:	21 f4       	brne	.+8      	; 0x436c <__pack_f+0x40>
    4364:	ee 24       	eor	r14, r14
    4366:	ff 24       	eor	r15, r15
    4368:	87 01       	movw	r16, r14
    436a:	05 c0       	rjmp	.+10     	; 0x4376 <__pack_f+0x4a>
    436c:	e1 14       	cp	r14, r1
    436e:	f1 04       	cpc	r15, r1
    4370:	01 05       	cpc	r16, r1
    4372:	11 05       	cpc	r17, r1
    4374:	19 f4       	brne	.+6      	; 0x437c <__pack_f+0x50>
    4376:	e0 e0       	ldi	r30, 0x00	; 0
    4378:	f0 e0       	ldi	r31, 0x00	; 0
    437a:	96 c0       	rjmp	.+300    	; 0x44a8 <__pack_f+0x17c>
    437c:	62 81       	ldd	r22, Z+2	; 0x02
    437e:	73 81       	ldd	r23, Z+3	; 0x03
    4380:	9f ef       	ldi	r25, 0xFF	; 255
    4382:	62 38       	cpi	r22, 0x82	; 130
    4384:	79 07       	cpc	r23, r25
    4386:	0c f0       	brlt	.+2      	; 0x438a <__pack_f+0x5e>
    4388:	5b c0       	rjmp	.+182    	; 0x4440 <__pack_f+0x114>
    438a:	22 e8       	ldi	r18, 0x82	; 130
    438c:	3f ef       	ldi	r19, 0xFF	; 255
    438e:	26 1b       	sub	r18, r22
    4390:	37 0b       	sbc	r19, r23
    4392:	2a 31       	cpi	r18, 0x1A	; 26
    4394:	31 05       	cpc	r19, r1
    4396:	2c f0       	brlt	.+10     	; 0x43a2 <__pack_f+0x76>
    4398:	20 e0       	ldi	r18, 0x00	; 0
    439a:	30 e0       	ldi	r19, 0x00	; 0
    439c:	40 e0       	ldi	r20, 0x00	; 0
    439e:	50 e0       	ldi	r21, 0x00	; 0
    43a0:	2a c0       	rjmp	.+84     	; 0x43f6 <__pack_f+0xca>
    43a2:	b8 01       	movw	r22, r16
    43a4:	a7 01       	movw	r20, r14
    43a6:	02 2e       	mov	r0, r18
    43a8:	04 c0       	rjmp	.+8      	; 0x43b2 <__pack_f+0x86>
    43aa:	76 95       	lsr	r23
    43ac:	67 95       	ror	r22
    43ae:	57 95       	ror	r21
    43b0:	47 95       	ror	r20
    43b2:	0a 94       	dec	r0
    43b4:	d2 f7       	brpl	.-12     	; 0x43aa <__pack_f+0x7e>
    43b6:	81 e0       	ldi	r24, 0x01	; 1
    43b8:	90 e0       	ldi	r25, 0x00	; 0
    43ba:	a0 e0       	ldi	r26, 0x00	; 0
    43bc:	b0 e0       	ldi	r27, 0x00	; 0
    43be:	04 c0       	rjmp	.+8      	; 0x43c8 <__pack_f+0x9c>
    43c0:	88 0f       	add	r24, r24
    43c2:	99 1f       	adc	r25, r25
    43c4:	aa 1f       	adc	r26, r26
    43c6:	bb 1f       	adc	r27, r27
    43c8:	2a 95       	dec	r18
    43ca:	d2 f7       	brpl	.-12     	; 0x43c0 <__pack_f+0x94>
    43cc:	01 97       	sbiw	r24, 0x01	; 1
    43ce:	a1 09       	sbc	r26, r1
    43d0:	b1 09       	sbc	r27, r1
    43d2:	8e 21       	and	r24, r14
    43d4:	9f 21       	and	r25, r15
    43d6:	a0 23       	and	r26, r16
    43d8:	b1 23       	and	r27, r17
    43da:	00 97       	sbiw	r24, 0x00	; 0
    43dc:	a1 05       	cpc	r26, r1
    43de:	b1 05       	cpc	r27, r1
    43e0:	21 f0       	breq	.+8      	; 0x43ea <__pack_f+0xbe>
    43e2:	81 e0       	ldi	r24, 0x01	; 1
    43e4:	90 e0       	ldi	r25, 0x00	; 0
    43e6:	a0 e0       	ldi	r26, 0x00	; 0
    43e8:	b0 e0       	ldi	r27, 0x00	; 0
    43ea:	9a 01       	movw	r18, r20
    43ec:	ab 01       	movw	r20, r22
    43ee:	28 2b       	or	r18, r24
    43f0:	39 2b       	or	r19, r25
    43f2:	4a 2b       	or	r20, r26
    43f4:	5b 2b       	or	r21, r27
    43f6:	da 01       	movw	r26, r20
    43f8:	c9 01       	movw	r24, r18
    43fa:	8f 77       	andi	r24, 0x7F	; 127
    43fc:	90 70       	andi	r25, 0x00	; 0
    43fe:	a0 70       	andi	r26, 0x00	; 0
    4400:	b0 70       	andi	r27, 0x00	; 0
    4402:	80 34       	cpi	r24, 0x40	; 64
    4404:	91 05       	cpc	r25, r1
    4406:	a1 05       	cpc	r26, r1
    4408:	b1 05       	cpc	r27, r1
    440a:	39 f4       	brne	.+14     	; 0x441a <__pack_f+0xee>
    440c:	27 ff       	sbrs	r18, 7
    440e:	09 c0       	rjmp	.+18     	; 0x4422 <__pack_f+0xf6>
    4410:	20 5c       	subi	r18, 0xC0	; 192
    4412:	3f 4f       	sbci	r19, 0xFF	; 255
    4414:	4f 4f       	sbci	r20, 0xFF	; 255
    4416:	5f 4f       	sbci	r21, 0xFF	; 255
    4418:	04 c0       	rjmp	.+8      	; 0x4422 <__pack_f+0xf6>
    441a:	21 5c       	subi	r18, 0xC1	; 193
    441c:	3f 4f       	sbci	r19, 0xFF	; 255
    441e:	4f 4f       	sbci	r20, 0xFF	; 255
    4420:	5f 4f       	sbci	r21, 0xFF	; 255
    4422:	e0 e0       	ldi	r30, 0x00	; 0
    4424:	f0 e0       	ldi	r31, 0x00	; 0
    4426:	20 30       	cpi	r18, 0x00	; 0
    4428:	a0 e0       	ldi	r26, 0x00	; 0
    442a:	3a 07       	cpc	r19, r26
    442c:	a0 e0       	ldi	r26, 0x00	; 0
    442e:	4a 07       	cpc	r20, r26
    4430:	a0 e4       	ldi	r26, 0x40	; 64
    4432:	5a 07       	cpc	r21, r26
    4434:	10 f0       	brcs	.+4      	; 0x443a <__pack_f+0x10e>
    4436:	e1 e0       	ldi	r30, 0x01	; 1
    4438:	f0 e0       	ldi	r31, 0x00	; 0
    443a:	79 01       	movw	r14, r18
    443c:	8a 01       	movw	r16, r20
    443e:	27 c0       	rjmp	.+78     	; 0x448e <__pack_f+0x162>
    4440:	60 38       	cpi	r22, 0x80	; 128
    4442:	71 05       	cpc	r23, r1
    4444:	64 f5       	brge	.+88     	; 0x449e <__pack_f+0x172>
    4446:	fb 01       	movw	r30, r22
    4448:	e1 58       	subi	r30, 0x81	; 129
    444a:	ff 4f       	sbci	r31, 0xFF	; 255
    444c:	d8 01       	movw	r26, r16
    444e:	c7 01       	movw	r24, r14
    4450:	8f 77       	andi	r24, 0x7F	; 127
    4452:	90 70       	andi	r25, 0x00	; 0
    4454:	a0 70       	andi	r26, 0x00	; 0
    4456:	b0 70       	andi	r27, 0x00	; 0
    4458:	80 34       	cpi	r24, 0x40	; 64
    445a:	91 05       	cpc	r25, r1
    445c:	a1 05       	cpc	r26, r1
    445e:	b1 05       	cpc	r27, r1
    4460:	39 f4       	brne	.+14     	; 0x4470 <__pack_f+0x144>
    4462:	e7 fe       	sbrs	r14, 7
    4464:	0d c0       	rjmp	.+26     	; 0x4480 <__pack_f+0x154>
    4466:	80 e4       	ldi	r24, 0x40	; 64
    4468:	90 e0       	ldi	r25, 0x00	; 0
    446a:	a0 e0       	ldi	r26, 0x00	; 0
    446c:	b0 e0       	ldi	r27, 0x00	; 0
    446e:	04 c0       	rjmp	.+8      	; 0x4478 <__pack_f+0x14c>
    4470:	8f e3       	ldi	r24, 0x3F	; 63
    4472:	90 e0       	ldi	r25, 0x00	; 0
    4474:	a0 e0       	ldi	r26, 0x00	; 0
    4476:	b0 e0       	ldi	r27, 0x00	; 0
    4478:	e8 0e       	add	r14, r24
    447a:	f9 1e       	adc	r15, r25
    447c:	0a 1f       	adc	r16, r26
    447e:	1b 1f       	adc	r17, r27
    4480:	17 ff       	sbrs	r17, 7
    4482:	05 c0       	rjmp	.+10     	; 0x448e <__pack_f+0x162>
    4484:	16 95       	lsr	r17
    4486:	07 95       	ror	r16
    4488:	f7 94       	ror	r15
    448a:	e7 94       	ror	r14
    448c:	31 96       	adiw	r30, 0x01	; 1
    448e:	87 e0       	ldi	r24, 0x07	; 7
    4490:	16 95       	lsr	r17
    4492:	07 95       	ror	r16
    4494:	f7 94       	ror	r15
    4496:	e7 94       	ror	r14
    4498:	8a 95       	dec	r24
    449a:	d1 f7       	brne	.-12     	; 0x4490 <__pack_f+0x164>
    449c:	05 c0       	rjmp	.+10     	; 0x44a8 <__pack_f+0x17c>
    449e:	ee 24       	eor	r14, r14
    44a0:	ff 24       	eor	r15, r15
    44a2:	87 01       	movw	r16, r14
    44a4:	ef ef       	ldi	r30, 0xFF	; 255
    44a6:	f0 e0       	ldi	r31, 0x00	; 0
    44a8:	6e 2f       	mov	r22, r30
    44aa:	67 95       	ror	r22
    44ac:	66 27       	eor	r22, r22
    44ae:	67 95       	ror	r22
    44b0:	90 2f       	mov	r25, r16
    44b2:	9f 77       	andi	r25, 0x7F	; 127
    44b4:	d7 94       	ror	r13
    44b6:	dd 24       	eor	r13, r13
    44b8:	d7 94       	ror	r13
    44ba:	8e 2f       	mov	r24, r30
    44bc:	86 95       	lsr	r24
    44be:	49 2f       	mov	r20, r25
    44c0:	46 2b       	or	r20, r22
    44c2:	58 2f       	mov	r21, r24
    44c4:	5d 29       	or	r21, r13
    44c6:	b7 01       	movw	r22, r14
    44c8:	ca 01       	movw	r24, r20
    44ca:	1f 91       	pop	r17
    44cc:	0f 91       	pop	r16
    44ce:	ff 90       	pop	r15
    44d0:	ef 90       	pop	r14
    44d2:	df 90       	pop	r13
    44d4:	08 95       	ret

000044d6 <__unpack_f>:
    44d6:	fc 01       	movw	r30, r24
    44d8:	db 01       	movw	r26, r22
    44da:	40 81       	ld	r20, Z
    44dc:	51 81       	ldd	r21, Z+1	; 0x01
    44de:	22 81       	ldd	r18, Z+2	; 0x02
    44e0:	62 2f       	mov	r22, r18
    44e2:	6f 77       	andi	r22, 0x7F	; 127
    44e4:	70 e0       	ldi	r23, 0x00	; 0
    44e6:	22 1f       	adc	r18, r18
    44e8:	22 27       	eor	r18, r18
    44ea:	22 1f       	adc	r18, r18
    44ec:	93 81       	ldd	r25, Z+3	; 0x03
    44ee:	89 2f       	mov	r24, r25
    44f0:	88 0f       	add	r24, r24
    44f2:	82 2b       	or	r24, r18
    44f4:	28 2f       	mov	r18, r24
    44f6:	30 e0       	ldi	r19, 0x00	; 0
    44f8:	99 1f       	adc	r25, r25
    44fa:	99 27       	eor	r25, r25
    44fc:	99 1f       	adc	r25, r25
    44fe:	11 96       	adiw	r26, 0x01	; 1
    4500:	9c 93       	st	X, r25
    4502:	11 97       	sbiw	r26, 0x01	; 1
    4504:	21 15       	cp	r18, r1
    4506:	31 05       	cpc	r19, r1
    4508:	a9 f5       	brne	.+106    	; 0x4574 <__unpack_f+0x9e>
    450a:	41 15       	cp	r20, r1
    450c:	51 05       	cpc	r21, r1
    450e:	61 05       	cpc	r22, r1
    4510:	71 05       	cpc	r23, r1
    4512:	11 f4       	brne	.+4      	; 0x4518 <__unpack_f+0x42>
    4514:	82 e0       	ldi	r24, 0x02	; 2
    4516:	37 c0       	rjmp	.+110    	; 0x4586 <__unpack_f+0xb0>
    4518:	82 e8       	ldi	r24, 0x82	; 130
    451a:	9f ef       	ldi	r25, 0xFF	; 255
    451c:	13 96       	adiw	r26, 0x03	; 3
    451e:	9c 93       	st	X, r25
    4520:	8e 93       	st	-X, r24
    4522:	12 97       	sbiw	r26, 0x02	; 2
    4524:	9a 01       	movw	r18, r20
    4526:	ab 01       	movw	r20, r22
    4528:	67 e0       	ldi	r22, 0x07	; 7
    452a:	22 0f       	add	r18, r18
    452c:	33 1f       	adc	r19, r19
    452e:	44 1f       	adc	r20, r20
    4530:	55 1f       	adc	r21, r21
    4532:	6a 95       	dec	r22
    4534:	d1 f7       	brne	.-12     	; 0x452a <__unpack_f+0x54>
    4536:	83 e0       	ldi	r24, 0x03	; 3
    4538:	8c 93       	st	X, r24
    453a:	0d c0       	rjmp	.+26     	; 0x4556 <__unpack_f+0x80>
    453c:	22 0f       	add	r18, r18
    453e:	33 1f       	adc	r19, r19
    4540:	44 1f       	adc	r20, r20
    4542:	55 1f       	adc	r21, r21
    4544:	12 96       	adiw	r26, 0x02	; 2
    4546:	8d 91       	ld	r24, X+
    4548:	9c 91       	ld	r25, X
    454a:	13 97       	sbiw	r26, 0x03	; 3
    454c:	01 97       	sbiw	r24, 0x01	; 1
    454e:	13 96       	adiw	r26, 0x03	; 3
    4550:	9c 93       	st	X, r25
    4552:	8e 93       	st	-X, r24
    4554:	12 97       	sbiw	r26, 0x02	; 2
    4556:	20 30       	cpi	r18, 0x00	; 0
    4558:	80 e0       	ldi	r24, 0x00	; 0
    455a:	38 07       	cpc	r19, r24
    455c:	80 e0       	ldi	r24, 0x00	; 0
    455e:	48 07       	cpc	r20, r24
    4560:	80 e4       	ldi	r24, 0x40	; 64
    4562:	58 07       	cpc	r21, r24
    4564:	58 f3       	brcs	.-42     	; 0x453c <__unpack_f+0x66>
    4566:	14 96       	adiw	r26, 0x04	; 4
    4568:	2d 93       	st	X+, r18
    456a:	3d 93       	st	X+, r19
    456c:	4d 93       	st	X+, r20
    456e:	5c 93       	st	X, r21
    4570:	17 97       	sbiw	r26, 0x07	; 7
    4572:	08 95       	ret
    4574:	2f 3f       	cpi	r18, 0xFF	; 255
    4576:	31 05       	cpc	r19, r1
    4578:	79 f4       	brne	.+30     	; 0x4598 <__unpack_f+0xc2>
    457a:	41 15       	cp	r20, r1
    457c:	51 05       	cpc	r21, r1
    457e:	61 05       	cpc	r22, r1
    4580:	71 05       	cpc	r23, r1
    4582:	19 f4       	brne	.+6      	; 0x458a <__unpack_f+0xb4>
    4584:	84 e0       	ldi	r24, 0x04	; 4
    4586:	8c 93       	st	X, r24
    4588:	08 95       	ret
    458a:	64 ff       	sbrs	r22, 4
    458c:	03 c0       	rjmp	.+6      	; 0x4594 <__unpack_f+0xbe>
    458e:	81 e0       	ldi	r24, 0x01	; 1
    4590:	8c 93       	st	X, r24
    4592:	12 c0       	rjmp	.+36     	; 0x45b8 <__unpack_f+0xe2>
    4594:	1c 92       	st	X, r1
    4596:	10 c0       	rjmp	.+32     	; 0x45b8 <__unpack_f+0xe2>
    4598:	2f 57       	subi	r18, 0x7F	; 127
    459a:	30 40       	sbci	r19, 0x00	; 0
    459c:	13 96       	adiw	r26, 0x03	; 3
    459e:	3c 93       	st	X, r19
    45a0:	2e 93       	st	-X, r18
    45a2:	12 97       	sbiw	r26, 0x02	; 2
    45a4:	83 e0       	ldi	r24, 0x03	; 3
    45a6:	8c 93       	st	X, r24
    45a8:	87 e0       	ldi	r24, 0x07	; 7
    45aa:	44 0f       	add	r20, r20
    45ac:	55 1f       	adc	r21, r21
    45ae:	66 1f       	adc	r22, r22
    45b0:	77 1f       	adc	r23, r23
    45b2:	8a 95       	dec	r24
    45b4:	d1 f7       	brne	.-12     	; 0x45aa <__unpack_f+0xd4>
    45b6:	70 64       	ori	r23, 0x40	; 64
    45b8:	14 96       	adiw	r26, 0x04	; 4
    45ba:	4d 93       	st	X+, r20
    45bc:	5d 93       	st	X+, r21
    45be:	6d 93       	st	X+, r22
    45c0:	7c 93       	st	X, r23
    45c2:	17 97       	sbiw	r26, 0x07	; 7
    45c4:	08 95       	ret

000045c6 <__mulsi3>:
    45c6:	62 9f       	mul	r22, r18
    45c8:	d0 01       	movw	r26, r0
    45ca:	73 9f       	mul	r23, r19
    45cc:	f0 01       	movw	r30, r0
    45ce:	82 9f       	mul	r24, r18
    45d0:	e0 0d       	add	r30, r0
    45d2:	f1 1d       	adc	r31, r1
    45d4:	64 9f       	mul	r22, r20
    45d6:	e0 0d       	add	r30, r0
    45d8:	f1 1d       	adc	r31, r1
    45da:	92 9f       	mul	r25, r18
    45dc:	f0 0d       	add	r31, r0
    45de:	83 9f       	mul	r24, r19
    45e0:	f0 0d       	add	r31, r0
    45e2:	74 9f       	mul	r23, r20
    45e4:	f0 0d       	add	r31, r0
    45e6:	65 9f       	mul	r22, r21
    45e8:	f0 0d       	add	r31, r0
    45ea:	99 27       	eor	r25, r25
    45ec:	72 9f       	mul	r23, r18
    45ee:	b0 0d       	add	r27, r0
    45f0:	e1 1d       	adc	r30, r1
    45f2:	f9 1f       	adc	r31, r25
    45f4:	63 9f       	mul	r22, r19
    45f6:	b0 0d       	add	r27, r0
    45f8:	e1 1d       	adc	r30, r1
    45fa:	f9 1f       	adc	r31, r25
    45fc:	bd 01       	movw	r22, r26
    45fe:	cf 01       	movw	r24, r30
    4600:	11 24       	eor	r1, r1
    4602:	08 95       	ret

00004604 <__udivmodhi4>:
    4604:	aa 1b       	sub	r26, r26
    4606:	bb 1b       	sub	r27, r27
    4608:	51 e1       	ldi	r21, 0x11	; 17
    460a:	07 c0       	rjmp	.+14     	; 0x461a <__udivmodhi4_ep>

0000460c <__udivmodhi4_loop>:
    460c:	aa 1f       	adc	r26, r26
    460e:	bb 1f       	adc	r27, r27
    4610:	a6 17       	cp	r26, r22
    4612:	b7 07       	cpc	r27, r23
    4614:	10 f0       	brcs	.+4      	; 0x461a <__udivmodhi4_ep>
    4616:	a6 1b       	sub	r26, r22
    4618:	b7 0b       	sbc	r27, r23

0000461a <__udivmodhi4_ep>:
    461a:	88 1f       	adc	r24, r24
    461c:	99 1f       	adc	r25, r25
    461e:	5a 95       	dec	r21
    4620:	a9 f7       	brne	.-22     	; 0x460c <__udivmodhi4_loop>
    4622:	80 95       	com	r24
    4624:	90 95       	com	r25
    4626:	bc 01       	movw	r22, r24
    4628:	cd 01       	movw	r24, r26
    462a:	08 95       	ret

0000462c <__divmodhi4>:
    462c:	97 fb       	bst	r25, 7
    462e:	09 2e       	mov	r0, r25
    4630:	07 26       	eor	r0, r23
    4632:	0a d0       	rcall	.+20     	; 0x4648 <__divmodhi4_neg1>
    4634:	77 fd       	sbrc	r23, 7
    4636:	04 d0       	rcall	.+8      	; 0x4640 <__divmodhi4_neg2>
    4638:	e5 df       	rcall	.-54     	; 0x4604 <__udivmodhi4>
    463a:	06 d0       	rcall	.+12     	; 0x4648 <__divmodhi4_neg1>
    463c:	00 20       	and	r0, r0
    463e:	1a f4       	brpl	.+6      	; 0x4646 <__divmodhi4_exit>

00004640 <__divmodhi4_neg2>:
    4640:	70 95       	com	r23
    4642:	61 95       	neg	r22
    4644:	7f 4f       	sbci	r23, 0xFF	; 255

00004646 <__divmodhi4_exit>:
    4646:	08 95       	ret

00004648 <__divmodhi4_neg1>:
    4648:	f6 f7       	brtc	.-4      	; 0x4646 <__divmodhi4_exit>
    464a:	90 95       	com	r25
    464c:	81 95       	neg	r24
    464e:	9f 4f       	sbci	r25, 0xFF	; 255
    4650:	08 95       	ret

00004652 <__prologue_saves__>:
    4652:	2f 92       	push	r2
    4654:	3f 92       	push	r3
    4656:	4f 92       	push	r4
    4658:	5f 92       	push	r5
    465a:	6f 92       	push	r6
    465c:	7f 92       	push	r7
    465e:	8f 92       	push	r8
    4660:	9f 92       	push	r9
    4662:	af 92       	push	r10
    4664:	bf 92       	push	r11
    4666:	cf 92       	push	r12
    4668:	df 92       	push	r13
    466a:	ef 92       	push	r14
    466c:	ff 92       	push	r15
    466e:	0f 93       	push	r16
    4670:	1f 93       	push	r17
    4672:	cf 93       	push	r28
    4674:	df 93       	push	r29
    4676:	cd b7       	in	r28, 0x3d	; 61
    4678:	de b7       	in	r29, 0x3e	; 62
    467a:	ca 1b       	sub	r28, r26
    467c:	db 0b       	sbc	r29, r27
    467e:	0f b6       	in	r0, 0x3f	; 63
    4680:	f8 94       	cli
    4682:	de bf       	out	0x3e, r29	; 62
    4684:	0f be       	out	0x3f, r0	; 63
    4686:	cd bf       	out	0x3d, r28	; 61
    4688:	19 94       	eijmp

0000468a <__epilogue_restores__>:
    468a:	2a 88       	ldd	r2, Y+18	; 0x12
    468c:	39 88       	ldd	r3, Y+17	; 0x11
    468e:	48 88       	ldd	r4, Y+16	; 0x10
    4690:	5f 84       	ldd	r5, Y+15	; 0x0f
    4692:	6e 84       	ldd	r6, Y+14	; 0x0e
    4694:	7d 84       	ldd	r7, Y+13	; 0x0d
    4696:	8c 84       	ldd	r8, Y+12	; 0x0c
    4698:	9b 84       	ldd	r9, Y+11	; 0x0b
    469a:	aa 84       	ldd	r10, Y+10	; 0x0a
    469c:	b9 84       	ldd	r11, Y+9	; 0x09
    469e:	c8 84       	ldd	r12, Y+8	; 0x08
    46a0:	df 80       	ldd	r13, Y+7	; 0x07
    46a2:	ee 80       	ldd	r14, Y+6	; 0x06
    46a4:	fd 80       	ldd	r15, Y+5	; 0x05
    46a6:	0c 81       	ldd	r16, Y+4	; 0x04
    46a8:	1b 81       	ldd	r17, Y+3	; 0x03
    46aa:	aa 81       	ldd	r26, Y+2	; 0x02
    46ac:	b9 81       	ldd	r27, Y+1	; 0x01
    46ae:	ce 0f       	add	r28, r30
    46b0:	d1 1d       	adc	r29, r1
    46b2:	0f b6       	in	r0, 0x3f	; 63
    46b4:	f8 94       	cli
    46b6:	de bf       	out	0x3e, r29	; 62
    46b8:	0f be       	out	0x3f, r0	; 63
    46ba:	cd bf       	out	0x3d, r28	; 61
    46bc:	ed 01       	movw	r28, r26
    46be:	08 95       	ret

000046c0 <do_rand>:
    46c0:	af 92       	push	r10
    46c2:	bf 92       	push	r11
    46c4:	cf 92       	push	r12
    46c6:	df 92       	push	r13
    46c8:	ef 92       	push	r14
    46ca:	ff 92       	push	r15
    46cc:	0f 93       	push	r16
    46ce:	1f 93       	push	r17
    46d0:	cf 93       	push	r28
    46d2:	df 93       	push	r29
    46d4:	ec 01       	movw	r28, r24
    46d6:	a8 80       	ld	r10, Y
    46d8:	b9 80       	ldd	r11, Y+1	; 0x01
    46da:	ca 80       	ldd	r12, Y+2	; 0x02
    46dc:	db 80       	ldd	r13, Y+3	; 0x03
    46de:	a1 14       	cp	r10, r1
    46e0:	b1 04       	cpc	r11, r1
    46e2:	c1 04       	cpc	r12, r1
    46e4:	d1 04       	cpc	r13, r1
    46e6:	41 f4       	brne	.+16     	; 0x46f8 <do_rand+0x38>
    46e8:	84 e2       	ldi	r24, 0x24	; 36
    46ea:	a8 2e       	mov	r10, r24
    46ec:	89 ed       	ldi	r24, 0xD9	; 217
    46ee:	b8 2e       	mov	r11, r24
    46f0:	8b e5       	ldi	r24, 0x5B	; 91
    46f2:	c8 2e       	mov	r12, r24
    46f4:	87 e0       	ldi	r24, 0x07	; 7
    46f6:	d8 2e       	mov	r13, r24
    46f8:	c6 01       	movw	r24, r12
    46fa:	b5 01       	movw	r22, r10
    46fc:	2d e1       	ldi	r18, 0x1D	; 29
    46fe:	33 ef       	ldi	r19, 0xF3	; 243
    4700:	41 e0       	ldi	r20, 0x01	; 1
    4702:	50 e0       	ldi	r21, 0x00	; 0
    4704:	0e 94 07 26 	call	0x4c0e	; 0x4c0e <__divmodsi4>
    4708:	27 ea       	ldi	r18, 0xA7	; 167
    470a:	31 e4       	ldi	r19, 0x41	; 65
    470c:	40 e0       	ldi	r20, 0x00	; 0
    470e:	50 e0       	ldi	r21, 0x00	; 0
    4710:	0e 94 e3 22 	call	0x45c6	; 0x45c6 <__mulsi3>
    4714:	7b 01       	movw	r14, r22
    4716:	8c 01       	movw	r16, r24
    4718:	c6 01       	movw	r24, r12
    471a:	b5 01       	movw	r22, r10
    471c:	2d e1       	ldi	r18, 0x1D	; 29
    471e:	33 ef       	ldi	r19, 0xF3	; 243
    4720:	41 e0       	ldi	r20, 0x01	; 1
    4722:	50 e0       	ldi	r21, 0x00	; 0
    4724:	0e 94 07 26 	call	0x4c0e	; 0x4c0e <__divmodsi4>
    4728:	ca 01       	movw	r24, r20
    472a:	b9 01       	movw	r22, r18
    472c:	2c ee       	ldi	r18, 0xEC	; 236
    472e:	34 ef       	ldi	r19, 0xF4	; 244
    4730:	4f ef       	ldi	r20, 0xFF	; 255
    4732:	5f ef       	ldi	r21, 0xFF	; 255
    4734:	0e 94 e3 22 	call	0x45c6	; 0x45c6 <__mulsi3>
    4738:	6e 0d       	add	r22, r14
    473a:	7f 1d       	adc	r23, r15
    473c:	80 1f       	adc	r24, r16
    473e:	91 1f       	adc	r25, r17
    4740:	97 ff       	sbrs	r25, 7
    4742:	04 c0       	rjmp	.+8      	; 0x474c <do_rand+0x8c>
    4744:	61 50       	subi	r22, 0x01	; 1
    4746:	70 40       	sbci	r23, 0x00	; 0
    4748:	80 40       	sbci	r24, 0x00	; 0
    474a:	90 48       	sbci	r25, 0x80	; 128
    474c:	68 83       	st	Y, r22
    474e:	79 83       	std	Y+1, r23	; 0x01
    4750:	8a 83       	std	Y+2, r24	; 0x02
    4752:	9b 83       	std	Y+3, r25	; 0x03
    4754:	9b 01       	movw	r18, r22
    4756:	3f 77       	andi	r19, 0x7F	; 127
    4758:	c9 01       	movw	r24, r18
    475a:	df 91       	pop	r29
    475c:	cf 91       	pop	r28
    475e:	1f 91       	pop	r17
    4760:	0f 91       	pop	r16
    4762:	ff 90       	pop	r15
    4764:	ef 90       	pop	r14
    4766:	df 90       	pop	r13
    4768:	cf 90       	pop	r12
    476a:	bf 90       	pop	r11
    476c:	af 90       	pop	r10
    476e:	08 95       	ret

00004770 <rand_r>:
    4770:	0e 94 60 23 	call	0x46c0	; 0x46c0 <do_rand>
    4774:	08 95       	ret

00004776 <rand>:
    4776:	8f e3       	ldi	r24, 0x3F	; 63
    4778:	93 e0       	ldi	r25, 0x03	; 3
    477a:	0e 94 60 23 	call	0x46c0	; 0x46c0 <do_rand>
    477e:	08 95       	ret

00004780 <srand>:
    4780:	a0 e0       	ldi	r26, 0x00	; 0
    4782:	b0 e0       	ldi	r27, 0x00	; 0
    4784:	80 93 3f 03 	sts	0x033F, r24
    4788:	90 93 40 03 	sts	0x0340, r25
    478c:	a0 93 41 03 	sts	0x0341, r26
    4790:	b0 93 42 03 	sts	0x0342, r27
    4794:	08 95       	ret
    4796:	f5 d0       	rcall	.+490    	; 0x4982 <__fp_pscA>
    4798:	58 f0       	brcs	.+22     	; 0x47b0 <srand+0x30>
    479a:	80 e8       	ldi	r24, 0x80	; 128
    479c:	91 e0       	ldi	r25, 0x01	; 1
    479e:	09 f4       	brne	.+2      	; 0x47a2 <srand+0x22>
    47a0:	9e ef       	ldi	r25, 0xFE	; 254
    47a2:	f6 d0       	rcall	.+492    	; 0x4990 <__fp_pscB>
    47a4:	28 f0       	brcs	.+10     	; 0x47b0 <srand+0x30>
    47a6:	40 e8       	ldi	r20, 0x80	; 128
    47a8:	51 e0       	ldi	r21, 0x01	; 1
    47aa:	59 f4       	brne	.+22     	; 0x47c2 <atan2+0xe>
    47ac:	5e ef       	ldi	r21, 0xFE	; 254
    47ae:	09 c0       	rjmp	.+18     	; 0x47c2 <atan2+0xe>
    47b0:	c0 c0       	rjmp	.+384    	; 0x4932 <__fp_nan>
    47b2:	28 c1       	rjmp	.+592    	; 0x4a04 <__fp_zero>

000047b4 <atan2>:
    47b4:	e9 2f       	mov	r30, r25
    47b6:	e0 78       	andi	r30, 0x80	; 128
    47b8:	03 d1       	rcall	.+518    	; 0x49c0 <__fp_split3>
    47ba:	68 f3       	brcs	.-38     	; 0x4796 <srand+0x16>
    47bc:	09 2e       	mov	r0, r25
    47be:	05 2a       	or	r0, r21
    47c0:	c1 f3       	breq	.-16     	; 0x47b2 <srand+0x32>
    47c2:	26 17       	cp	r18, r22
    47c4:	37 07       	cpc	r19, r23
    47c6:	48 07       	cpc	r20, r24
    47c8:	59 07       	cpc	r21, r25
    47ca:	38 f0       	brcs	.+14     	; 0x47da <atan2+0x26>
    47cc:	0e 2e       	mov	r0, r30
    47ce:	07 f8       	bld	r0, 7
    47d0:	e0 25       	eor	r30, r0
    47d2:	69 f0       	breq	.+26     	; 0x47ee <atan2+0x3a>
    47d4:	e0 25       	eor	r30, r0
    47d6:	e0 64       	ori	r30, 0x40	; 64
    47d8:	0a c0       	rjmp	.+20     	; 0x47ee <atan2+0x3a>
    47da:	ef 63       	ori	r30, 0x3F	; 63
    47dc:	07 f8       	bld	r0, 7
    47de:	00 94       	com	r0
    47e0:	07 fa       	bst	r0, 7
    47e2:	db 01       	movw	r26, r22
    47e4:	b9 01       	movw	r22, r18
    47e6:	9d 01       	movw	r18, r26
    47e8:	dc 01       	movw	r26, r24
    47ea:	ca 01       	movw	r24, r20
    47ec:	ad 01       	movw	r20, r26
    47ee:	ef 93       	push	r30
    47f0:	41 d0       	rcall	.+130    	; 0x4874 <__divsf3_pse>
    47f2:	d5 d0       	rcall	.+426    	; 0x499e <__fp_round>
    47f4:	0a d0       	rcall	.+20     	; 0x480a <atan>
    47f6:	5f 91       	pop	r21
    47f8:	55 23       	and	r21, r21
    47fa:	31 f0       	breq	.+12     	; 0x4808 <atan2+0x54>
    47fc:	2b ed       	ldi	r18, 0xDB	; 219
    47fe:	3f e0       	ldi	r19, 0x0F	; 15
    4800:	49 e4       	ldi	r20, 0x49	; 73
    4802:	50 fd       	sbrc	r21, 0
    4804:	49 ec       	ldi	r20, 0xC9	; 201
    4806:	8d c1       	rjmp	.+794    	; 0x4b22 <__addsf3>
    4808:	08 95       	ret

0000480a <atan>:
    480a:	df 93       	push	r29
    480c:	dd 27       	eor	r29, r29
    480e:	b9 2f       	mov	r27, r25
    4810:	bf 77       	andi	r27, 0x7F	; 127
    4812:	40 e8       	ldi	r20, 0x80	; 128
    4814:	5f e3       	ldi	r21, 0x3F	; 63
    4816:	16 16       	cp	r1, r22
    4818:	17 06       	cpc	r1, r23
    481a:	48 07       	cpc	r20, r24
    481c:	5b 07       	cpc	r21, r27
    481e:	10 f4       	brcc	.+4      	; 0x4824 <atan+0x1a>
    4820:	d9 2f       	mov	r29, r25
    4822:	f7 d0       	rcall	.+494    	; 0x4a12 <inverse>
    4824:	9f 93       	push	r25
    4826:	8f 93       	push	r24
    4828:	7f 93       	push	r23
    482a:	6f 93       	push	r22
    482c:	5a d1       	rcall	.+692    	; 0x4ae2 <square>
    482e:	ee e4       	ldi	r30, 0x4E	; 78
    4830:	f1 e0       	ldi	r31, 0x01	; 1
    4832:	82 d0       	rcall	.+260    	; 0x4938 <__fp_powser>
    4834:	b4 d0       	rcall	.+360    	; 0x499e <__fp_round>
    4836:	2f 91       	pop	r18
    4838:	3f 91       	pop	r19
    483a:	4f 91       	pop	r20
    483c:	5f 91       	pop	r21
    483e:	fa d0       	rcall	.+500    	; 0x4a34 <__mulsf3x>
    4840:	dd 23       	and	r29, r29
    4842:	49 f0       	breq	.+18     	; 0x4856 <atan+0x4c>
    4844:	90 58       	subi	r25, 0x80	; 128
    4846:	a2 ea       	ldi	r26, 0xA2	; 162
    4848:	2a ed       	ldi	r18, 0xDA	; 218
    484a:	3f e0       	ldi	r19, 0x0F	; 15
    484c:	49 ec       	ldi	r20, 0xC9	; 201
    484e:	5f e3       	ldi	r21, 0x3F	; 63
    4850:	d0 78       	andi	r29, 0x80	; 128
    4852:	5d 27       	eor	r21, r29
    4854:	77 d1       	rcall	.+750    	; 0x4b44 <__addsf3x>
    4856:	df 91       	pop	r29
    4858:	a2 c0       	rjmp	.+324    	; 0x499e <__fp_round>
    485a:	9a d0       	rcall	.+308    	; 0x4990 <__fp_pscB>
    485c:	40 f0       	brcs	.+16     	; 0x486e <atan+0x64>
    485e:	91 d0       	rcall	.+290    	; 0x4982 <__fp_pscA>
    4860:	30 f0       	brcs	.+12     	; 0x486e <atan+0x64>
    4862:	21 f4       	brne	.+8      	; 0x486c <atan+0x62>
    4864:	5f 3f       	cpi	r21, 0xFF	; 255
    4866:	19 f0       	breq	.+6      	; 0x486e <atan+0x64>
    4868:	5e c0       	rjmp	.+188    	; 0x4926 <__fp_inf>
    486a:	51 11       	cpse	r21, r1
    486c:	cc c0       	rjmp	.+408    	; 0x4a06 <__fp_szero>
    486e:	61 c0       	rjmp	.+194    	; 0x4932 <__fp_nan>

00004870 <__divsf3x>:
    4870:	a7 d0       	rcall	.+334    	; 0x49c0 <__fp_split3>
    4872:	98 f3       	brcs	.-26     	; 0x485a <atan+0x50>

00004874 <__divsf3_pse>:
    4874:	99 23       	and	r25, r25
    4876:	c9 f3       	breq	.-14     	; 0x486a <atan+0x60>
    4878:	55 23       	and	r21, r21
    487a:	b1 f3       	breq	.-20     	; 0x4868 <atan+0x5e>
    487c:	95 1b       	sub	r25, r21
    487e:	55 0b       	sbc	r21, r21
    4880:	bb 27       	eor	r27, r27
    4882:	aa 27       	eor	r26, r26
    4884:	62 17       	cp	r22, r18
    4886:	73 07       	cpc	r23, r19
    4888:	84 07       	cpc	r24, r20
    488a:	38 f0       	brcs	.+14     	; 0x489a <__divsf3_pse+0x26>
    488c:	9f 5f       	subi	r25, 0xFF	; 255
    488e:	5f 4f       	sbci	r21, 0xFF	; 255
    4890:	22 0f       	add	r18, r18
    4892:	33 1f       	adc	r19, r19
    4894:	44 1f       	adc	r20, r20
    4896:	aa 1f       	adc	r26, r26
    4898:	a9 f3       	breq	.-22     	; 0x4884 <__divsf3_pse+0x10>
    489a:	33 d0       	rcall	.+102    	; 0x4902 <__divsf3_pse+0x8e>
    489c:	0e 2e       	mov	r0, r30
    489e:	3a f0       	brmi	.+14     	; 0x48ae <__divsf3_pse+0x3a>
    48a0:	e0 e8       	ldi	r30, 0x80	; 128
    48a2:	30 d0       	rcall	.+96     	; 0x4904 <__divsf3_pse+0x90>
    48a4:	91 50       	subi	r25, 0x01	; 1
    48a6:	50 40       	sbci	r21, 0x00	; 0
    48a8:	e6 95       	lsr	r30
    48aa:	00 1c       	adc	r0, r0
    48ac:	ca f7       	brpl	.-14     	; 0x48a0 <__divsf3_pse+0x2c>
    48ae:	29 d0       	rcall	.+82     	; 0x4902 <__divsf3_pse+0x8e>
    48b0:	fe 2f       	mov	r31, r30
    48b2:	27 d0       	rcall	.+78     	; 0x4902 <__divsf3_pse+0x8e>
    48b4:	66 0f       	add	r22, r22
    48b6:	77 1f       	adc	r23, r23
    48b8:	88 1f       	adc	r24, r24
    48ba:	bb 1f       	adc	r27, r27
    48bc:	26 17       	cp	r18, r22
    48be:	37 07       	cpc	r19, r23
    48c0:	48 07       	cpc	r20, r24
    48c2:	ab 07       	cpc	r26, r27
    48c4:	b0 e8       	ldi	r27, 0x80	; 128
    48c6:	09 f0       	breq	.+2      	; 0x48ca <__divsf3_pse+0x56>
    48c8:	bb 0b       	sbc	r27, r27
    48ca:	80 2d       	mov	r24, r0
    48cc:	bf 01       	movw	r22, r30
    48ce:	ff 27       	eor	r31, r31
    48d0:	93 58       	subi	r25, 0x83	; 131
    48d2:	5f 4f       	sbci	r21, 0xFF	; 255
    48d4:	2a f0       	brmi	.+10     	; 0x48e0 <__divsf3_pse+0x6c>
    48d6:	9e 3f       	cpi	r25, 0xFE	; 254
    48d8:	51 05       	cpc	r21, r1
    48da:	68 f0       	brcs	.+26     	; 0x48f6 <__divsf3_pse+0x82>
    48dc:	24 c0       	rjmp	.+72     	; 0x4926 <__fp_inf>
    48de:	93 c0       	rjmp	.+294    	; 0x4a06 <__fp_szero>
    48e0:	5f 3f       	cpi	r21, 0xFF	; 255
    48e2:	ec f3       	brlt	.-6      	; 0x48de <__divsf3_pse+0x6a>
    48e4:	98 3e       	cpi	r25, 0xE8	; 232
    48e6:	dc f3       	brlt	.-10     	; 0x48de <__divsf3_pse+0x6a>
    48e8:	86 95       	lsr	r24
    48ea:	77 95       	ror	r23
    48ec:	67 95       	ror	r22
    48ee:	b7 95       	ror	r27
    48f0:	f7 95       	ror	r31
    48f2:	9f 5f       	subi	r25, 0xFF	; 255
    48f4:	c9 f7       	brne	.-14     	; 0x48e8 <__divsf3_pse+0x74>
    48f6:	88 0f       	add	r24, r24
    48f8:	91 1d       	adc	r25, r1
    48fa:	96 95       	lsr	r25
    48fc:	87 95       	ror	r24
    48fe:	97 f9       	bld	r25, 7
    4900:	08 95       	ret
    4902:	e1 e0       	ldi	r30, 0x01	; 1
    4904:	66 0f       	add	r22, r22
    4906:	77 1f       	adc	r23, r23
    4908:	88 1f       	adc	r24, r24
    490a:	bb 1f       	adc	r27, r27
    490c:	62 17       	cp	r22, r18
    490e:	73 07       	cpc	r23, r19
    4910:	84 07       	cpc	r24, r20
    4912:	ba 07       	cpc	r27, r26
    4914:	20 f0       	brcs	.+8      	; 0x491e <__divsf3_pse+0xaa>
    4916:	62 1b       	sub	r22, r18
    4918:	73 0b       	sbc	r23, r19
    491a:	84 0b       	sbc	r24, r20
    491c:	ba 0b       	sbc	r27, r26
    491e:	ee 1f       	adc	r30, r30
    4920:	88 f7       	brcc	.-30     	; 0x4904 <__divsf3_pse+0x90>
    4922:	e0 95       	com	r30
    4924:	08 95       	ret

00004926 <__fp_inf>:
    4926:	97 f9       	bld	r25, 7
    4928:	9f 67       	ori	r25, 0x7F	; 127
    492a:	80 e8       	ldi	r24, 0x80	; 128
    492c:	70 e0       	ldi	r23, 0x00	; 0
    492e:	60 e0       	ldi	r22, 0x00	; 0
    4930:	08 95       	ret

00004932 <__fp_nan>:
    4932:	9f ef       	ldi	r25, 0xFF	; 255
    4934:	80 ec       	ldi	r24, 0xC0	; 192
    4936:	08 95       	ret

00004938 <__fp_powser>:
    4938:	df 93       	push	r29
    493a:	cf 93       	push	r28
    493c:	1f 93       	push	r17
    493e:	0f 93       	push	r16
    4940:	ff 92       	push	r15
    4942:	ef 92       	push	r14
    4944:	df 92       	push	r13
    4946:	7b 01       	movw	r14, r22
    4948:	8c 01       	movw	r16, r24
    494a:	68 94       	set
    494c:	05 c0       	rjmp	.+10     	; 0x4958 <__fp_powser+0x20>
    494e:	da 2e       	mov	r13, r26
    4950:	ef 01       	movw	r28, r30
    4952:	70 d0       	rcall	.+224    	; 0x4a34 <__mulsf3x>
    4954:	fe 01       	movw	r30, r28
    4956:	e8 94       	clt
    4958:	a5 91       	lpm	r26, Z+
    495a:	25 91       	lpm	r18, Z+
    495c:	35 91       	lpm	r19, Z+
    495e:	45 91       	lpm	r20, Z+
    4960:	55 91       	lpm	r21, Z+
    4962:	ae f3       	brts	.-22     	; 0x494e <__fp_powser+0x16>
    4964:	ef 01       	movw	r28, r30
    4966:	ee d0       	rcall	.+476    	; 0x4b44 <__addsf3x>
    4968:	fe 01       	movw	r30, r28
    496a:	97 01       	movw	r18, r14
    496c:	a8 01       	movw	r20, r16
    496e:	da 94       	dec	r13
    4970:	79 f7       	brne	.-34     	; 0x4950 <__fp_powser+0x18>
    4972:	df 90       	pop	r13
    4974:	ef 90       	pop	r14
    4976:	ff 90       	pop	r15
    4978:	0f 91       	pop	r16
    497a:	1f 91       	pop	r17
    497c:	cf 91       	pop	r28
    497e:	df 91       	pop	r29
    4980:	08 95       	ret

00004982 <__fp_pscA>:
    4982:	00 24       	eor	r0, r0
    4984:	0a 94       	dec	r0
    4986:	16 16       	cp	r1, r22
    4988:	17 06       	cpc	r1, r23
    498a:	18 06       	cpc	r1, r24
    498c:	09 06       	cpc	r0, r25
    498e:	08 95       	ret

00004990 <__fp_pscB>:
    4990:	00 24       	eor	r0, r0
    4992:	0a 94       	dec	r0
    4994:	12 16       	cp	r1, r18
    4996:	13 06       	cpc	r1, r19
    4998:	14 06       	cpc	r1, r20
    499a:	05 06       	cpc	r0, r21
    499c:	08 95       	ret

0000499e <__fp_round>:
    499e:	09 2e       	mov	r0, r25
    49a0:	03 94       	inc	r0
    49a2:	00 0c       	add	r0, r0
    49a4:	11 f4       	brne	.+4      	; 0x49aa <__fp_round+0xc>
    49a6:	88 23       	and	r24, r24
    49a8:	52 f0       	brmi	.+20     	; 0x49be <__fp_round+0x20>
    49aa:	bb 0f       	add	r27, r27
    49ac:	40 f4       	brcc	.+16     	; 0x49be <__fp_round+0x20>
    49ae:	bf 2b       	or	r27, r31
    49b0:	11 f4       	brne	.+4      	; 0x49b6 <__fp_round+0x18>
    49b2:	60 ff       	sbrs	r22, 0
    49b4:	04 c0       	rjmp	.+8      	; 0x49be <__fp_round+0x20>
    49b6:	6f 5f       	subi	r22, 0xFF	; 255
    49b8:	7f 4f       	sbci	r23, 0xFF	; 255
    49ba:	8f 4f       	sbci	r24, 0xFF	; 255
    49bc:	9f 4f       	sbci	r25, 0xFF	; 255
    49be:	08 95       	ret

000049c0 <__fp_split3>:
    49c0:	57 fd       	sbrc	r21, 7
    49c2:	90 58       	subi	r25, 0x80	; 128
    49c4:	44 0f       	add	r20, r20
    49c6:	55 1f       	adc	r21, r21
    49c8:	59 f0       	breq	.+22     	; 0x49e0 <__fp_splitA+0x10>
    49ca:	5f 3f       	cpi	r21, 0xFF	; 255
    49cc:	71 f0       	breq	.+28     	; 0x49ea <__fp_splitA+0x1a>
    49ce:	47 95       	ror	r20

000049d0 <__fp_splitA>:
    49d0:	88 0f       	add	r24, r24
    49d2:	97 fb       	bst	r25, 7
    49d4:	99 1f       	adc	r25, r25
    49d6:	61 f0       	breq	.+24     	; 0x49f0 <__fp_splitA+0x20>
    49d8:	9f 3f       	cpi	r25, 0xFF	; 255
    49da:	79 f0       	breq	.+30     	; 0x49fa <__fp_splitA+0x2a>
    49dc:	87 95       	ror	r24
    49de:	08 95       	ret
    49e0:	12 16       	cp	r1, r18
    49e2:	13 06       	cpc	r1, r19
    49e4:	14 06       	cpc	r1, r20
    49e6:	55 1f       	adc	r21, r21
    49e8:	f2 cf       	rjmp	.-28     	; 0x49ce <__fp_split3+0xe>
    49ea:	46 95       	lsr	r20
    49ec:	f1 df       	rcall	.-30     	; 0x49d0 <__fp_splitA>
    49ee:	08 c0       	rjmp	.+16     	; 0x4a00 <__fp_splitA+0x30>
    49f0:	16 16       	cp	r1, r22
    49f2:	17 06       	cpc	r1, r23
    49f4:	18 06       	cpc	r1, r24
    49f6:	99 1f       	adc	r25, r25
    49f8:	f1 cf       	rjmp	.-30     	; 0x49dc <__fp_splitA+0xc>
    49fa:	86 95       	lsr	r24
    49fc:	71 05       	cpc	r23, r1
    49fe:	61 05       	cpc	r22, r1
    4a00:	08 94       	sec
    4a02:	08 95       	ret

00004a04 <__fp_zero>:
    4a04:	e8 94       	clt

00004a06 <__fp_szero>:
    4a06:	bb 27       	eor	r27, r27
    4a08:	66 27       	eor	r22, r22
    4a0a:	77 27       	eor	r23, r23
    4a0c:	cb 01       	movw	r24, r22
    4a0e:	97 f9       	bld	r25, 7
    4a10:	08 95       	ret

00004a12 <inverse>:
    4a12:	9b 01       	movw	r18, r22
    4a14:	ac 01       	movw	r20, r24
    4a16:	60 e0       	ldi	r22, 0x00	; 0
    4a18:	70 e0       	ldi	r23, 0x00	; 0
    4a1a:	80 e8       	ldi	r24, 0x80	; 128
    4a1c:	9f e3       	ldi	r25, 0x3F	; 63
    4a1e:	e5 c0       	rjmp	.+458    	; 0x4bea <__divsf3>
    4a20:	b0 df       	rcall	.-160    	; 0x4982 <__fp_pscA>
    4a22:	28 f0       	brcs	.+10     	; 0x4a2e <inverse+0x1c>
    4a24:	b5 df       	rcall	.-150    	; 0x4990 <__fp_pscB>
    4a26:	18 f0       	brcs	.+6      	; 0x4a2e <inverse+0x1c>
    4a28:	95 23       	and	r25, r21
    4a2a:	09 f0       	breq	.+2      	; 0x4a2e <inverse+0x1c>
    4a2c:	7c cf       	rjmp	.-264    	; 0x4926 <__fp_inf>
    4a2e:	81 cf       	rjmp	.-254    	; 0x4932 <__fp_nan>
    4a30:	11 24       	eor	r1, r1
    4a32:	e9 cf       	rjmp	.-46     	; 0x4a06 <__fp_szero>

00004a34 <__mulsf3x>:
    4a34:	c5 df       	rcall	.-118    	; 0x49c0 <__fp_split3>
    4a36:	a0 f3       	brcs	.-24     	; 0x4a20 <inverse+0xe>

00004a38 <__mulsf3_pse>:
    4a38:	95 9f       	mul	r25, r21
    4a3a:	d1 f3       	breq	.-12     	; 0x4a30 <inverse+0x1e>
    4a3c:	95 0f       	add	r25, r21
    4a3e:	50 e0       	ldi	r21, 0x00	; 0
    4a40:	55 1f       	adc	r21, r21
    4a42:	62 9f       	mul	r22, r18
    4a44:	f0 01       	movw	r30, r0
    4a46:	72 9f       	mul	r23, r18
    4a48:	bb 27       	eor	r27, r27
    4a4a:	f0 0d       	add	r31, r0
    4a4c:	b1 1d       	adc	r27, r1
    4a4e:	63 9f       	mul	r22, r19
    4a50:	aa 27       	eor	r26, r26
    4a52:	f0 0d       	add	r31, r0
    4a54:	b1 1d       	adc	r27, r1
    4a56:	aa 1f       	adc	r26, r26
    4a58:	64 9f       	mul	r22, r20
    4a5a:	66 27       	eor	r22, r22
    4a5c:	b0 0d       	add	r27, r0
    4a5e:	a1 1d       	adc	r26, r1
    4a60:	66 1f       	adc	r22, r22
    4a62:	82 9f       	mul	r24, r18
    4a64:	22 27       	eor	r18, r18
    4a66:	b0 0d       	add	r27, r0
    4a68:	a1 1d       	adc	r26, r1
    4a6a:	62 1f       	adc	r22, r18
    4a6c:	73 9f       	mul	r23, r19
    4a6e:	b0 0d       	add	r27, r0
    4a70:	a1 1d       	adc	r26, r1
    4a72:	62 1f       	adc	r22, r18
    4a74:	83 9f       	mul	r24, r19
    4a76:	a0 0d       	add	r26, r0
    4a78:	61 1d       	adc	r22, r1
    4a7a:	22 1f       	adc	r18, r18
    4a7c:	74 9f       	mul	r23, r20
    4a7e:	33 27       	eor	r19, r19
    4a80:	a0 0d       	add	r26, r0
    4a82:	61 1d       	adc	r22, r1
    4a84:	23 1f       	adc	r18, r19
    4a86:	84 9f       	mul	r24, r20
    4a88:	60 0d       	add	r22, r0
    4a8a:	21 1d       	adc	r18, r1
    4a8c:	82 2f       	mov	r24, r18
    4a8e:	76 2f       	mov	r23, r22
    4a90:	6a 2f       	mov	r22, r26
    4a92:	11 24       	eor	r1, r1
    4a94:	9f 57       	subi	r25, 0x7F	; 127
    4a96:	50 40       	sbci	r21, 0x00	; 0
    4a98:	8a f0       	brmi	.+34     	; 0x4abc <__mulsf3_pse+0x84>
    4a9a:	e1 f0       	breq	.+56     	; 0x4ad4 <__mulsf3_pse+0x9c>
    4a9c:	88 23       	and	r24, r24
    4a9e:	4a f0       	brmi	.+18     	; 0x4ab2 <__mulsf3_pse+0x7a>
    4aa0:	ee 0f       	add	r30, r30
    4aa2:	ff 1f       	adc	r31, r31
    4aa4:	bb 1f       	adc	r27, r27
    4aa6:	66 1f       	adc	r22, r22
    4aa8:	77 1f       	adc	r23, r23
    4aaa:	88 1f       	adc	r24, r24
    4aac:	91 50       	subi	r25, 0x01	; 1
    4aae:	50 40       	sbci	r21, 0x00	; 0
    4ab0:	a9 f7       	brne	.-22     	; 0x4a9c <__mulsf3_pse+0x64>
    4ab2:	9e 3f       	cpi	r25, 0xFE	; 254
    4ab4:	51 05       	cpc	r21, r1
    4ab6:	70 f0       	brcs	.+28     	; 0x4ad4 <__mulsf3_pse+0x9c>
    4ab8:	36 cf       	rjmp	.-404    	; 0x4926 <__fp_inf>
    4aba:	a5 cf       	rjmp	.-182    	; 0x4a06 <__fp_szero>
    4abc:	5f 3f       	cpi	r21, 0xFF	; 255
    4abe:	ec f3       	brlt	.-6      	; 0x4aba <__mulsf3_pse+0x82>
    4ac0:	98 3e       	cpi	r25, 0xE8	; 232
    4ac2:	dc f3       	brlt	.-10     	; 0x4aba <__mulsf3_pse+0x82>
    4ac4:	86 95       	lsr	r24
    4ac6:	77 95       	ror	r23
    4ac8:	67 95       	ror	r22
    4aca:	b7 95       	ror	r27
    4acc:	f7 95       	ror	r31
    4ace:	e7 95       	ror	r30
    4ad0:	9f 5f       	subi	r25, 0xFF	; 255
    4ad2:	c1 f7       	brne	.-16     	; 0x4ac4 <__mulsf3_pse+0x8c>
    4ad4:	fe 2b       	or	r31, r30
    4ad6:	88 0f       	add	r24, r24
    4ad8:	91 1d       	adc	r25, r1
    4ada:	96 95       	lsr	r25
    4adc:	87 95       	ror	r24
    4ade:	97 f9       	bld	r25, 7
    4ae0:	08 95       	ret

00004ae2 <square>:
    4ae2:	9b 01       	movw	r18, r22
    4ae4:	ac 01       	movw	r20, r24
    4ae6:	27 ca       	rjmp	.-2994   	; 0x3f36 <__mulsf3>

00004ae8 <__eerd_byte_m2560>:
    4ae8:	f9 99       	sbic	0x1f, 1	; 31
    4aea:	fe cf       	rjmp	.-4      	; 0x4ae8 <__eerd_byte_m2560>
    4aec:	92 bd       	out	0x22, r25	; 34
    4aee:	81 bd       	out	0x21, r24	; 33
    4af0:	f8 9a       	sbi	0x1f, 0	; 31
    4af2:	99 27       	eor	r25, r25
    4af4:	80 b5       	in	r24, 0x20	; 32
    4af6:	08 95       	ret

00004af8 <__eerd_word_m2560>:
    4af8:	a8 e1       	ldi	r26, 0x18	; 24
    4afa:	b0 e0       	ldi	r27, 0x00	; 0
    4afc:	42 e0       	ldi	r20, 0x02	; 2
    4afe:	50 e0       	ldi	r21, 0x00	; 0
    4b00:	0c 94 f9 25 	jmp	0x4bf2	; 0x4bf2 <__eerd_blraw_m2560>

00004b04 <__eewr_byte_m2560>:
    4b04:	26 2f       	mov	r18, r22

00004b06 <__eewr_r18_m2560>:
    4b06:	f9 99       	sbic	0x1f, 1	; 31
    4b08:	fe cf       	rjmp	.-4      	; 0x4b06 <__eewr_r18_m2560>
    4b0a:	1f ba       	out	0x1f, r1	; 31
    4b0c:	92 bd       	out	0x22, r25	; 34
    4b0e:	81 bd       	out	0x21, r24	; 33
    4b10:	20 bd       	out	0x20, r18	; 32
    4b12:	0f b6       	in	r0, 0x3f	; 63
    4b14:	f8 94       	cli
    4b16:	fa 9a       	sbi	0x1f, 2	; 31
    4b18:	f9 9a       	sbi	0x1f, 1	; 31
    4b1a:	0f be       	out	0x3f, r0	; 63
    4b1c:	01 96       	adiw	r24, 0x01	; 1
    4b1e:	08 95       	ret

00004b20 <__subsf3>:
    4b20:	50 58       	subi	r21, 0x80	; 128

00004b22 <__addsf3>:
    4b22:	bb 27       	eor	r27, r27
    4b24:	aa 27       	eor	r26, r26
    4b26:	0e d0       	rcall	.+28     	; 0x4b44 <__addsf3x>
    4b28:	3a cf       	rjmp	.-396    	; 0x499e <__fp_round>
    4b2a:	2b df       	rcall	.-426    	; 0x4982 <__fp_pscA>
    4b2c:	30 f0       	brcs	.+12     	; 0x4b3a <__addsf3+0x18>
    4b2e:	30 df       	rcall	.-416    	; 0x4990 <__fp_pscB>
    4b30:	20 f0       	brcs	.+8      	; 0x4b3a <__addsf3+0x18>
    4b32:	31 f4       	brne	.+12     	; 0x4b40 <__addsf3+0x1e>
    4b34:	9f 3f       	cpi	r25, 0xFF	; 255
    4b36:	11 f4       	brne	.+4      	; 0x4b3c <__addsf3+0x1a>
    4b38:	1e f4       	brtc	.+6      	; 0x4b40 <__addsf3+0x1e>
    4b3a:	fb ce       	rjmp	.-522    	; 0x4932 <__fp_nan>
    4b3c:	0e f4       	brtc	.+2      	; 0x4b40 <__addsf3+0x1e>
    4b3e:	e0 95       	com	r30
    4b40:	e7 fb       	bst	r30, 7
    4b42:	f1 ce       	rjmp	.-542    	; 0x4926 <__fp_inf>

00004b44 <__addsf3x>:
    4b44:	e9 2f       	mov	r30, r25
    4b46:	3c df       	rcall	.-392    	; 0x49c0 <__fp_split3>
    4b48:	80 f3       	brcs	.-32     	; 0x4b2a <__addsf3+0x8>
    4b4a:	ba 17       	cp	r27, r26
    4b4c:	62 07       	cpc	r22, r18
    4b4e:	73 07       	cpc	r23, r19
    4b50:	84 07       	cpc	r24, r20
    4b52:	95 07       	cpc	r25, r21
    4b54:	18 f0       	brcs	.+6      	; 0x4b5c <__addsf3x+0x18>
    4b56:	71 f4       	brne	.+28     	; 0x4b74 <__addsf3x+0x30>
    4b58:	9e f5       	brtc	.+102    	; 0x4bc0 <__addsf3x+0x7c>
    4b5a:	54 cf       	rjmp	.-344    	; 0x4a04 <__fp_zero>
    4b5c:	0e f4       	brtc	.+2      	; 0x4b60 <__addsf3x+0x1c>
    4b5e:	e0 95       	com	r30
    4b60:	0b 2e       	mov	r0, r27
    4b62:	ba 2f       	mov	r27, r26
    4b64:	a0 2d       	mov	r26, r0
    4b66:	0b 01       	movw	r0, r22
    4b68:	b9 01       	movw	r22, r18
    4b6a:	90 01       	movw	r18, r0
    4b6c:	0c 01       	movw	r0, r24
    4b6e:	ca 01       	movw	r24, r20
    4b70:	a0 01       	movw	r20, r0
    4b72:	11 24       	eor	r1, r1
    4b74:	ff 27       	eor	r31, r31
    4b76:	59 1b       	sub	r21, r25
    4b78:	99 f0       	breq	.+38     	; 0x4ba0 <__addsf3x+0x5c>
    4b7a:	59 3f       	cpi	r21, 0xF9	; 249
    4b7c:	50 f4       	brcc	.+20     	; 0x4b92 <__addsf3x+0x4e>
    4b7e:	50 3e       	cpi	r21, 0xE0	; 224
    4b80:	68 f1       	brcs	.+90     	; 0x4bdc <__addsf3x+0x98>
    4b82:	1a 16       	cp	r1, r26
    4b84:	f0 40       	sbci	r31, 0x00	; 0
    4b86:	a2 2f       	mov	r26, r18
    4b88:	23 2f       	mov	r18, r19
    4b8a:	34 2f       	mov	r19, r20
    4b8c:	44 27       	eor	r20, r20
    4b8e:	58 5f       	subi	r21, 0xF8	; 248
    4b90:	f3 cf       	rjmp	.-26     	; 0x4b78 <__addsf3x+0x34>
    4b92:	46 95       	lsr	r20
    4b94:	37 95       	ror	r19
    4b96:	27 95       	ror	r18
    4b98:	a7 95       	ror	r26
    4b9a:	f0 40       	sbci	r31, 0x00	; 0
    4b9c:	53 95       	inc	r21
    4b9e:	c9 f7       	brne	.-14     	; 0x4b92 <__addsf3x+0x4e>
    4ba0:	7e f4       	brtc	.+30     	; 0x4bc0 <__addsf3x+0x7c>
    4ba2:	1f 16       	cp	r1, r31
    4ba4:	ba 0b       	sbc	r27, r26
    4ba6:	62 0b       	sbc	r22, r18
    4ba8:	73 0b       	sbc	r23, r19
    4baa:	84 0b       	sbc	r24, r20
    4bac:	ba f0       	brmi	.+46     	; 0x4bdc <__addsf3x+0x98>
    4bae:	91 50       	subi	r25, 0x01	; 1
    4bb0:	a1 f0       	breq	.+40     	; 0x4bda <__addsf3x+0x96>
    4bb2:	ff 0f       	add	r31, r31
    4bb4:	bb 1f       	adc	r27, r27
    4bb6:	66 1f       	adc	r22, r22
    4bb8:	77 1f       	adc	r23, r23
    4bba:	88 1f       	adc	r24, r24
    4bbc:	c2 f7       	brpl	.-16     	; 0x4bae <__addsf3x+0x6a>
    4bbe:	0e c0       	rjmp	.+28     	; 0x4bdc <__addsf3x+0x98>
    4bc0:	ba 0f       	add	r27, r26
    4bc2:	62 1f       	adc	r22, r18
    4bc4:	73 1f       	adc	r23, r19
    4bc6:	84 1f       	adc	r24, r20
    4bc8:	48 f4       	brcc	.+18     	; 0x4bdc <__addsf3x+0x98>
    4bca:	87 95       	ror	r24
    4bcc:	77 95       	ror	r23
    4bce:	67 95       	ror	r22
    4bd0:	b7 95       	ror	r27
    4bd2:	f7 95       	ror	r31
    4bd4:	9e 3f       	cpi	r25, 0xFE	; 254
    4bd6:	08 f0       	brcs	.+2      	; 0x4bda <__addsf3x+0x96>
    4bd8:	b3 cf       	rjmp	.-154    	; 0x4b40 <__addsf3+0x1e>
    4bda:	93 95       	inc	r25
    4bdc:	88 0f       	add	r24, r24
    4bde:	08 f0       	brcs	.+2      	; 0x4be2 <__addsf3x+0x9e>
    4be0:	99 27       	eor	r25, r25
    4be2:	ee 0f       	add	r30, r30
    4be4:	97 95       	ror	r25
    4be6:	87 95       	ror	r24
    4be8:	08 95       	ret

00004bea <__divsf3>:
    4bea:	42 de       	rcall	.-892    	; 0x4870 <__divsf3x>
    4bec:	d8 ce       	rjmp	.-592    	; 0x499e <__fp_round>

00004bee <__eerd_block_m2560>:
    4bee:	dc 01       	movw	r26, r24
    4bf0:	cb 01       	movw	r24, r22

00004bf2 <__eerd_blraw_m2560>:
    4bf2:	fc 01       	movw	r30, r24
    4bf4:	f9 99       	sbic	0x1f, 1	; 31
    4bf6:	fe cf       	rjmp	.-4      	; 0x4bf4 <__eerd_blraw_m2560+0x2>
    4bf8:	06 c0       	rjmp	.+12     	; 0x4c06 <__eerd_blraw_m2560+0x14>
    4bfa:	f2 bd       	out	0x22, r31	; 34
    4bfc:	e1 bd       	out	0x21, r30	; 33
    4bfe:	f8 9a       	sbi	0x1f, 0	; 31
    4c00:	31 96       	adiw	r30, 0x01	; 1
    4c02:	00 b4       	in	r0, 0x20	; 32
    4c04:	0d 92       	st	X+, r0
    4c06:	41 50       	subi	r20, 0x01	; 1
    4c08:	50 40       	sbci	r21, 0x00	; 0
    4c0a:	b8 f7       	brcc	.-18     	; 0x4bfa <__eerd_blraw_m2560+0x8>
    4c0c:	08 95       	ret

00004c0e <__divmodsi4>:
    4c0e:	97 fb       	bst	r25, 7
    4c10:	09 2e       	mov	r0, r25
    4c12:	05 26       	eor	r0, r21
    4c14:	0e d0       	rcall	.+28     	; 0x4c32 <__divmodsi4_neg1>
    4c16:	57 fd       	sbrc	r21, 7
    4c18:	04 d0       	rcall	.+8      	; 0x4c22 <__divmodsi4_neg2>
    4c1a:	14 d0       	rcall	.+40     	; 0x4c44 <__udivmodsi4>
    4c1c:	0a d0       	rcall	.+20     	; 0x4c32 <__divmodsi4_neg1>
    4c1e:	00 1c       	adc	r0, r0
    4c20:	38 f4       	brcc	.+14     	; 0x4c30 <__divmodsi4_exit>

00004c22 <__divmodsi4_neg2>:
    4c22:	50 95       	com	r21
    4c24:	40 95       	com	r20
    4c26:	30 95       	com	r19
    4c28:	21 95       	neg	r18
    4c2a:	3f 4f       	sbci	r19, 0xFF	; 255
    4c2c:	4f 4f       	sbci	r20, 0xFF	; 255
    4c2e:	5f 4f       	sbci	r21, 0xFF	; 255

00004c30 <__divmodsi4_exit>:
    4c30:	08 95       	ret

00004c32 <__divmodsi4_neg1>:
    4c32:	f6 f7       	brtc	.-4      	; 0x4c30 <__divmodsi4_exit>
    4c34:	90 95       	com	r25
    4c36:	80 95       	com	r24
    4c38:	70 95       	com	r23
    4c3a:	61 95       	neg	r22
    4c3c:	7f 4f       	sbci	r23, 0xFF	; 255
    4c3e:	8f 4f       	sbci	r24, 0xFF	; 255
    4c40:	9f 4f       	sbci	r25, 0xFF	; 255
    4c42:	08 95       	ret

00004c44 <__udivmodsi4>:
    4c44:	a1 e2       	ldi	r26, 0x21	; 33
    4c46:	1a 2e       	mov	r1, r26
    4c48:	aa 1b       	sub	r26, r26
    4c4a:	bb 1b       	sub	r27, r27
    4c4c:	fd 01       	movw	r30, r26
    4c4e:	0d c0       	rjmp	.+26     	; 0x4c6a <__udivmodsi4_ep>

00004c50 <__udivmodsi4_loop>:
    4c50:	aa 1f       	adc	r26, r26
    4c52:	bb 1f       	adc	r27, r27
    4c54:	ee 1f       	adc	r30, r30
    4c56:	ff 1f       	adc	r31, r31
    4c58:	a2 17       	cp	r26, r18
    4c5a:	b3 07       	cpc	r27, r19
    4c5c:	e4 07       	cpc	r30, r20
    4c5e:	f5 07       	cpc	r31, r21
    4c60:	20 f0       	brcs	.+8      	; 0x4c6a <__udivmodsi4_ep>
    4c62:	a2 1b       	sub	r26, r18
    4c64:	b3 0b       	sbc	r27, r19
    4c66:	e4 0b       	sbc	r30, r20
    4c68:	f5 0b       	sbc	r31, r21

00004c6a <__udivmodsi4_ep>:
    4c6a:	66 1f       	adc	r22, r22
    4c6c:	77 1f       	adc	r23, r23
    4c6e:	88 1f       	adc	r24, r24
    4c70:	99 1f       	adc	r25, r25
    4c72:	1a 94       	dec	r1
    4c74:	69 f7       	brne	.-38     	; 0x4c50 <__udivmodsi4_loop>
    4c76:	60 95       	com	r22
    4c78:	70 95       	com	r23
    4c7a:	80 95       	com	r24
    4c7c:	90 95       	com	r25
    4c7e:	9b 01       	movw	r18, r22
    4c80:	ac 01       	movw	r20, r24
    4c82:	bd 01       	movw	r22, r26
    4c84:	cf 01       	movw	r24, r30
    4c86:	08 95       	ret

00004c88 <_exit>:
    4c88:	f8 94       	cli

00004c8a <__stop_program>:
    4c8a:	ff cf       	rjmp	.-2      	; 0x4c8a <__stop_program>
