# Implementing SHA1 on FPGA in (System)Verilog.

**Note**

Due to a bug in Icarus Verilog, `sha1block_tb.v` may not work as expected if your iverilog is older than 2022-03-21.

https://github.com/steveicarus/iverilog/issues/621
