
placaAdicionalChopper.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         0000001c  00800100  00001490  00001524  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         00001490  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          0000003d  0080011c  0080011c  00001540  2**0
                  ALLOC
  3 .comment      00000011  00000000  00000000  00001540  2**0
                  CONTENTS, READONLY
  4 .debug_aranges 00000048  00000000  00000000  00001551  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_pubnames 000014c3  00000000  00000000  00001599  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_info   000028b5  00000000  00000000  00002a5c  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 000004a2  00000000  00000000  00005311  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   00001d61  00000000  00000000  000057b3  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_frame  00000c18  00000000  00000000  00007514  2**2
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    0000248d  00000000  00000000  0000812c  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    00000b71  00000000  00000000  0000a5b9  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00000018  00000000  00000000  0000b12a  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	0c 94 34 00 	jmp	0x68	; 0x68 <__ctors_end>
       4:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
       8:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
       c:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
      10:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
      14:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
      18:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
      1c:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
      20:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
      24:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
      28:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
      2c:	0c 94 ba 00 	jmp	0x174	; 0x174 <__vector_11>
      30:	0c 94 ca 00 	jmp	0x194	; 0x194 <__vector_12>
      34:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
      38:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
      3c:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
      40:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
      44:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
      48:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
      4c:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
      50:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
      54:	0c 94 7d 00 	jmp	0xfa	; 0xfa <__vector_21>
      58:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
      5c:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
      60:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
      64:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>

00000068 <__ctors_end>:
      68:	11 24       	eor	r1, r1
      6a:	1f be       	out	0x3f, r1	; 63
      6c:	cf ef       	ldi	r28, 0xFF	; 255
      6e:	d8 e0       	ldi	r29, 0x08	; 8
      70:	de bf       	out	0x3e, r29	; 62
      72:	cd bf       	out	0x3d, r28	; 61

00000074 <__do_copy_data>:
      74:	11 e0       	ldi	r17, 0x01	; 1
      76:	a0 e0       	ldi	r26, 0x00	; 0
      78:	b1 e0       	ldi	r27, 0x01	; 1
      7a:	e0 e9       	ldi	r30, 0x90	; 144
      7c:	f4 e1       	ldi	r31, 0x14	; 20
      7e:	02 c0       	rjmp	.+4      	; 0x84 <__do_copy_data+0x10>
      80:	05 90       	lpm	r0, Z+
      82:	0d 92       	st	X+, r0
      84:	ac 31       	cpi	r26, 0x1C	; 28
      86:	b1 07       	cpc	r27, r17
      88:	d9 f7       	brne	.-10     	; 0x80 <__do_copy_data+0xc>

0000008a <__do_clear_bss>:
      8a:	21 e0       	ldi	r18, 0x01	; 1
      8c:	ac e1       	ldi	r26, 0x1C	; 28
      8e:	b1 e0       	ldi	r27, 0x01	; 1
      90:	01 c0       	rjmp	.+2      	; 0x94 <.do_clear_bss_start>

00000092 <.do_clear_bss_loop>:
      92:	1d 92       	st	X+, r1

00000094 <.do_clear_bss_start>:
      94:	a9 35       	cpi	r26, 0x59	; 89
      96:	b2 07       	cpc	r27, r18
      98:	e1 f7       	brne	.-8      	; 0x92 <.do_clear_bss_loop>
      9a:	0e 94 b3 09 	call	0x1366	; 0x1366 <main>
      9e:	0c 94 46 0a 	jmp	0x148c	; 0x148c <_exit>

000000a2 <__bad_interrupt>:
      a2:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

000000a6 <seta_dc>:
uint8 maxTemp = 70;
uint8 voltage = 36;
uint8 minVotage = 30;

void seta_dc(uint8 d_cycle)		//função para definição do Duty Cicle do PWM
{
      a6:	cf 93       	push	r28
      a8:	df 93       	push	r29
	dcReq = d_cycle;
      aa:	80 93 1c 01 	sts	0x011C, r24
	dc = dcReq;
      ae:	80 93 1d 01 	sts	0x011D, r24
	if(dc < minDC)				// Comparação com o valor mínimo de Duty Cicle
      b2:	90 91 08 01 	lds	r25, 0x0108
      b6:	89 17       	cp	r24, r25
      b8:	18 f4       	brcc	.+6      	; 0xc0 <seta_dc+0x1a>
		dc = 0;
      ba:	10 92 1d 01 	sts	0x011D, r1
      be:	07 c0       	rjmp	.+14     	; 0xce <seta_dc+0x28>
	else
		if(dc > maxDC)			//Comparação com o valor máximo de Duty Cicle
      c0:	90 91 07 01 	lds	r25, 0x0107
      c4:	98 17       	cp	r25, r24
      c6:	18 f4       	brcc	.+6      	; 0xce <seta_dc+0x28>
			dc = 100;
      c8:	84 e6       	ldi	r24, 0x64	; 100
      ca:	80 93 1d 01 	sts	0x011D, r24
	timer1SetCompareBValue((dc * (timer1GetCompareAValue()))/100);//set o valor do comparador B para gerar o DC requerido
      ce:	c0 91 1d 01 	lds	r28, 0x011D
      d2:	d0 e0       	ldi	r29, 0x00	; 0
      d4:	0e 94 96 06 	call	0xd2c	; 0xd2c <timer1GetCompareAValue>
      d8:	9c 01       	movw	r18, r24
      da:	2c 9f       	mul	r18, r28
      dc:	c0 01       	movw	r24, r0
      de:	2d 9f       	mul	r18, r29
      e0:	90 0d       	add	r25, r0
      e2:	3c 9f       	mul	r19, r28
      e4:	90 0d       	add	r25, r0
      e6:	11 24       	eor	r1, r1
      e8:	64 e6       	ldi	r22, 0x64	; 100
      ea:	70 e0       	ldi	r23, 0x00	; 0
      ec:	0e 94 f2 09 	call	0x13e4	; 0x13e4 <__udivmodhi4>
      f0:	cb 01       	movw	r24, r22
}
      f2:	df 91       	pop	r29
      f4:	cf 91       	pop	r28
	if(dc < minDC)				// Comparação com o valor mínimo de Duty Cicle
		dc = 0;
	else
		if(dc > maxDC)			//Comparação com o valor máximo de Duty Cicle
			dc = 100;
	timer1SetCompareBValue((dc * (timer1GetCompareAValue()))/100);//set o valor do comparador B para gerar o DC requerido
      f6:	0c 94 9c 06 	jmp	0xd38	; 0xd38 <timer1SetCompareBValue>

000000fa <__vector_21>:
    {
       
    }
}

ISR(ADC_vect){
      fa:	1f 92       	push	r1
      fc:	0f 92       	push	r0
      fe:	0f b6       	in	r0, 0x3f	; 63
     100:	0f 92       	push	r0
     102:	11 24       	eor	r1, r1
     104:	2f 93       	push	r18
     106:	3f 93       	push	r19
     108:	4f 93       	push	r20
     10a:	5f 93       	push	r21
     10c:	6f 93       	push	r22
     10e:	7f 93       	push	r23
     110:	8f 93       	push	r24
     112:	9f 93       	push	r25
     114:	af 93       	push	r26
     116:	bf 93       	push	r27
     118:	ef 93       	push	r30
     11a:	ff 93       	push	r31
	if(dc != ADC/10)
     11c:	80 91 78 00 	lds	r24, 0x0078
     120:	90 91 79 00 	lds	r25, 0x0079
     124:	e0 91 1d 01 	lds	r30, 0x011D
     128:	f0 e0       	ldi	r31, 0x00	; 0
     12a:	2a e0       	ldi	r18, 0x0A	; 10
     12c:	30 e0       	ldi	r19, 0x00	; 0
     12e:	b9 01       	movw	r22, r18
     130:	0e 94 f2 09 	call	0x13e4	; 0x13e4 <__udivmodhi4>
     134:	e6 17       	cp	r30, r22
     136:	f7 07       	cpc	r31, r23
     138:	51 f0       	breq	.+20     	; 0x14e <__vector_21+0x54>
		seta_dc(ADC/10);				//definição do Duty Cicle do PWM
     13a:	80 91 78 00 	lds	r24, 0x0078
     13e:	90 91 79 00 	lds	r25, 0x0079
     142:	b9 01       	movw	r22, r18
     144:	0e 94 f2 09 	call	0x13e4	; 0x13e4 <__udivmodhi4>
     148:	86 2f       	mov	r24, r22
     14a:	0e 94 53 00 	call	0xa6	; 0xa6 <seta_dc>
	adcStartConversion();
     14e:	0e 94 d5 07 	call	0xfaa	; 0xfaa <adcStartConversion>
}
     152:	ff 91       	pop	r31
     154:	ef 91       	pop	r30
     156:	bf 91       	pop	r27
     158:	af 91       	pop	r26
     15a:	9f 91       	pop	r25
     15c:	8f 91       	pop	r24
     15e:	7f 91       	pop	r23
     160:	6f 91       	pop	r22
     162:	5f 91       	pop	r21
     164:	4f 91       	pop	r20
     166:	3f 91       	pop	r19
     168:	2f 91       	pop	r18
     16a:	0f 90       	pop	r0
     16c:	0f be       	out	0x3f, r0	; 63
     16e:	0f 90       	pop	r0
     170:	1f 90       	pop	r1
     172:	18 95       	reti

00000174 <__vector_11>:

ISR(TIMER1_COMPA_vect){
     174:	1f 92       	push	r1
     176:	0f 92       	push	r0
     178:	0f b6       	in	r0, 0x3f	; 63
     17a:	0f 92       	push	r0
     17c:	11 24       	eor	r1, r1
     17e:	8f 93       	push	r24
	if(dc > 0)
     180:	80 91 1d 01 	lds	r24, 0x011D
     184:	81 11       	cpse	r24, r1
		setBit(PWM_PORT,PWM_BIT);		//Inicia o período em nível alto do PWM
     186:	29 9a       	sbi	0x05, 1	; 5
}
     188:	8f 91       	pop	r24
     18a:	0f 90       	pop	r0
     18c:	0f be       	out	0x3f, r0	; 63
     18e:	0f 90       	pop	r0
     190:	1f 90       	pop	r1
     192:	18 95       	reti

00000194 <__vector_12>:

ISR(TIMER1_COMPB_vect){
     194:	1f 92       	push	r1
     196:	0f 92       	push	r0
     198:	0f b6       	in	r0, 0x3f	; 63
     19a:	0f 92       	push	r0
     19c:	11 24       	eor	r1, r1
     19e:	8f 93       	push	r24
	if(dc < 100)
     1a0:	80 91 1d 01 	lds	r24, 0x011D
     1a4:	84 36       	cpi	r24, 0x64	; 100
     1a6:	08 f4       	brcc	.+2      	; 0x1aa <__vector_12+0x16>
		clrBit(PWM_PORT,PWM_BIT);		//Inicia o período em nível baixo do PWM
     1a8:	29 98       	cbi	0x05, 1	; 5
}
     1aa:	8f 91       	pop	r24
     1ac:	0f 90       	pop	r0
     1ae:	0f be       	out	0x3f, r0	; 63
     1b0:	0f 90       	pop	r0
     1b2:	1f 90       	pop	r1
     1b4:	18 95       	reti

000001b6 <globalInterruptEnable>:
     1b6:	78 94       	sei
     1b8:	08 95       	ret

000001ba <globalInterruptDisable>:
     1ba:	f8 94       	cli
     1bc:	08 95       	ret

000001be <systemClockSetPrescaler>:
     1be:	84 30       	cpi	r24, 0x04	; 4
     1c0:	e9 f0       	breq	.+58     	; 0x1fc <systemClockSetPrescaler+0x3e>
     1c2:	85 30       	cpi	r24, 0x05	; 5
     1c4:	48 f4       	brcc	.+18     	; 0x1d8 <systemClockSetPrescaler+0x1a>
     1c6:	81 30       	cpi	r24, 0x01	; 1
     1c8:	89 f0       	breq	.+34     	; 0x1ec <systemClockSetPrescaler+0x2e>
     1ca:	81 30       	cpi	r24, 0x01	; 1
     1cc:	88 f0       	brcs	.+34     	; 0x1f0 <systemClockSetPrescaler+0x32>
     1ce:	82 30       	cpi	r24, 0x02	; 2
     1d0:	89 f0       	breq	.+34     	; 0x1f4 <systemClockSetPrescaler+0x36>
     1d2:	83 30       	cpi	r24, 0x03	; 3
     1d4:	49 f4       	brne	.+18     	; 0x1e8 <systemClockSetPrescaler+0x2a>
     1d6:	10 c0       	rjmp	.+32     	; 0x1f8 <systemClockSetPrescaler+0x3a>
     1d8:	86 30       	cpi	r24, 0x06	; 6
     1da:	a1 f0       	breq	.+40     	; 0x204 <systemClockSetPrescaler+0x46>
     1dc:	86 30       	cpi	r24, 0x06	; 6
     1de:	80 f0       	brcs	.+32     	; 0x200 <systemClockSetPrescaler+0x42>
     1e0:	87 30       	cpi	r24, 0x07	; 7
     1e2:	91 f0       	breq	.+36     	; 0x208 <systemClockSetPrescaler+0x4a>
     1e4:	88 30       	cpi	r24, 0x08	; 8
     1e6:	91 f0       	breq	.+36     	; 0x20c <systemClockSetPrescaler+0x4e>
     1e8:	87 e0       	ldi	r24, 0x07	; 7
     1ea:	08 95       	ret
     1ec:	21 e0       	ldi	r18, 0x01	; 1
     1ee:	0f c0       	rjmp	.+30     	; 0x20e <systemClockSetPrescaler+0x50>
     1f0:	20 e0       	ldi	r18, 0x00	; 0
     1f2:	0d c0       	rjmp	.+26     	; 0x20e <systemClockSetPrescaler+0x50>
     1f4:	22 e0       	ldi	r18, 0x02	; 2
     1f6:	0b c0       	rjmp	.+22     	; 0x20e <systemClockSetPrescaler+0x50>
     1f8:	23 e0       	ldi	r18, 0x03	; 3
     1fa:	09 c0       	rjmp	.+18     	; 0x20e <systemClockSetPrescaler+0x50>
     1fc:	24 e0       	ldi	r18, 0x04	; 4
     1fe:	07 c0       	rjmp	.+14     	; 0x20e <systemClockSetPrescaler+0x50>
     200:	25 e0       	ldi	r18, 0x05	; 5
     202:	05 c0       	rjmp	.+10     	; 0x20e <systemClockSetPrescaler+0x50>
     204:	26 e0       	ldi	r18, 0x06	; 6
     206:	03 c0       	rjmp	.+6      	; 0x20e <systemClockSetPrescaler+0x50>
     208:	27 e0       	ldi	r18, 0x07	; 7
     20a:	01 c0       	rjmp	.+2      	; 0x20e <systemClockSetPrescaler+0x50>
     20c:	28 e0       	ldi	r18, 0x08	; 8
     20e:	9f b7       	in	r25, 0x3f	; 63
     210:	f8 94       	cli
     212:	80 e8       	ldi	r24, 0x80	; 128
     214:	80 93 61 00 	sts	0x0061, r24
     218:	20 93 61 00 	sts	0x0061, r18
     21c:	9f bf       	out	0x3f, r25	; 63
     21e:	80 e0       	ldi	r24, 0x00	; 0
     220:	08 95       	ret

00000222 <eepromSetOperationMode>:
     222:	9f b3       	in	r25, 0x1f	; 31
     224:	82 95       	swap	r24
     226:	80 7f       	andi	r24, 0xF0	; 240
     228:	9f 7c       	andi	r25, 0xCF	; 207
     22a:	98 2b       	or	r25, r24
     22c:	9f bb       	out	0x1f, r25	; 31
     22e:	08 95       	ret

00000230 <eepromReadyActivateInterrupt>:
     230:	fb 9a       	sbi	0x1f, 3	; 31
     232:	08 95       	ret

00000234 <eepromReadyDeactivateInterrupt>:
     234:	fb 98       	cbi	0x1f, 3	; 31
     236:	08 95       	ret

00000238 <eepromWrite>:
     238:	f9 99       	sbic	0x1f, 1	; 31
     23a:	fe cf       	rjmp	.-4      	; 0x238 <eepromWrite>
     23c:	27 b7       	in	r18, 0x37	; 55
     23e:	93 70       	andi	r25, 0x03	; 3
     240:	92 bd       	out	0x22, r25	; 34
     242:	81 bd       	out	0x21, r24	; 33
     244:	60 bd       	out	0x20, r22	; 32
     246:	8f b7       	in	r24, 0x3f	; 63
     248:	f8 94       	cli
     24a:	fa 9a       	sbi	0x1f, 2	; 31
     24c:	f9 9a       	sbi	0x1f, 1	; 31
     24e:	8f bf       	out	0x3f, r24	; 63
     250:	08 95       	ret

00000252 <eepromRead>:
     252:	f9 99       	sbic	0x1f, 1	; 31
     254:	fe cf       	rjmp	.-4      	; 0x252 <eepromRead>
     256:	93 70       	andi	r25, 0x03	; 3
     258:	92 bd       	out	0x22, r25	; 34
     25a:	81 bd       	out	0x21, r24	; 33
     25c:	f8 9a       	sbi	0x1f, 0	; 31
     25e:	80 b5       	in	r24, 0x20	; 32
     260:	08 95       	ret

00000262 <globalPullUpEnable>:
     262:	85 b7       	in	r24, 0x35	; 53
     264:	8f 7e       	andi	r24, 0xEF	; 239
     266:	85 bf       	out	0x35, r24	; 53
     268:	08 95       	ret

0000026a <pullUpDisable>:
     26a:	85 b7       	in	r24, 0x35	; 53
     26c:	80 61       	ori	r24, 0x10	; 16
     26e:	85 bf       	out	0x35, r24	; 53
     270:	08 95       	ret

00000272 <int0Config>:
     272:	82 30       	cpi	r24, 0x02	; 2
     274:	91 f0       	breq	.+36     	; 0x29a <int0Config+0x28>
     276:	83 30       	cpi	r24, 0x03	; 3
     278:	28 f4       	brcc	.+10     	; 0x284 <int0Config+0x12>
     27a:	88 23       	and	r24, r24
     27c:	49 f0       	breq	.+18     	; 0x290 <int0Config+0x1e>
     27e:	81 30       	cpi	r24, 0x01	; 1
     280:	29 f4       	brne	.+10     	; 0x28c <int0Config+0x1a>
     282:	08 c0       	rjmp	.+16     	; 0x294 <int0Config+0x22>
     284:	83 30       	cpi	r24, 0x03	; 3
     286:	59 f0       	breq	.+22     	; 0x29e <int0Config+0x2c>
     288:	8f 3f       	cpi	r24, 0xFF	; 255
     28a:	59 f0       	breq	.+22     	; 0x2a2 <int0Config+0x30>
     28c:	81 e0       	ldi	r24, 0x01	; 1
     28e:	08 95       	ret
     290:	5a 98       	cbi	0x0b, 2	; 11
     292:	01 c0       	rjmp	.+2      	; 0x296 <int0Config+0x24>
     294:	5a 9a       	sbi	0x0b, 2	; 11
     296:	52 9a       	sbi	0x0a, 2	; 10
     298:	04 c0       	rjmp	.+8      	; 0x2a2 <int0Config+0x30>
     29a:	5a 98       	cbi	0x0b, 2	; 11
     29c:	01 c0       	rjmp	.+2      	; 0x2a0 <int0Config+0x2e>
     29e:	5a 9a       	sbi	0x0b, 2	; 11
     2a0:	52 98       	cbi	0x0a, 2	; 10
     2a2:	6f 3f       	cpi	r22, 0xFF	; 255
     2a4:	11 f4       	brne	.+4      	; 0x2aa <int0Config+0x38>
     2a6:	80 e0       	ldi	r24, 0x00	; 0
     2a8:	08 95       	ret
     2aa:	80 91 69 00 	lds	r24, 0x0069
     2ae:	8c 7f       	andi	r24, 0xFC	; 252
     2b0:	62 30       	cpi	r22, 0x02	; 2
     2b2:	79 f0       	breq	.+30     	; 0x2d2 <int0Config+0x60>
     2b4:	63 30       	cpi	r22, 0x03	; 3
     2b6:	28 f4       	brcc	.+10     	; 0x2c2 <int0Config+0x50>
     2b8:	66 23       	and	r22, r22
     2ba:	71 f0       	breq	.+28     	; 0x2d8 <int0Config+0x66>
     2bc:	61 30       	cpi	r22, 0x01	; 1
     2be:	29 f4       	brne	.+10     	; 0x2ca <int0Config+0x58>
     2c0:	06 c0       	rjmp	.+12     	; 0x2ce <int0Config+0x5c>
     2c2:	63 30       	cpi	r22, 0x03	; 3
     2c4:	41 f0       	breq	.+16     	; 0x2d6 <int0Config+0x64>
     2c6:	6f 3f       	cpi	r22, 0xFF	; 255
     2c8:	39 f0       	breq	.+14     	; 0x2d8 <int0Config+0x66>
     2ca:	82 e0       	ldi	r24, 0x02	; 2
     2cc:	08 95       	ret
     2ce:	81 60       	ori	r24, 0x01	; 1
     2d0:	03 c0       	rjmp	.+6      	; 0x2d8 <int0Config+0x66>
     2d2:	82 60       	ori	r24, 0x02	; 2
     2d4:	01 c0       	rjmp	.+2      	; 0x2d8 <int0Config+0x66>
     2d6:	83 60       	ori	r24, 0x03	; 3
     2d8:	80 93 69 00 	sts	0x0069, r24
     2dc:	80 e0       	ldi	r24, 0x00	; 0
     2de:	08 95       	ret

000002e0 <int0ActivateInterrupt>:
     2e0:	e8 9a       	sbi	0x1d, 0	; 29
     2e2:	08 95       	ret

000002e4 <int0DeactivateInterrupt>:
     2e4:	e8 98       	cbi	0x1d, 0	; 29
     2e6:	08 95       	ret

000002e8 <int0ClearInterruptRequest>:
     2e8:	e0 9a       	sbi	0x1c, 0	; 28
     2ea:	08 95       	ret

000002ec <int1Config>:
     2ec:	82 30       	cpi	r24, 0x02	; 2
     2ee:	91 f0       	breq	.+36     	; 0x314 <int1Config+0x28>
     2f0:	83 30       	cpi	r24, 0x03	; 3
     2f2:	28 f4       	brcc	.+10     	; 0x2fe <int1Config+0x12>
     2f4:	88 23       	and	r24, r24
     2f6:	49 f0       	breq	.+18     	; 0x30a <int1Config+0x1e>
     2f8:	81 30       	cpi	r24, 0x01	; 1
     2fa:	29 f4       	brne	.+10     	; 0x306 <int1Config+0x1a>
     2fc:	08 c0       	rjmp	.+16     	; 0x30e <int1Config+0x22>
     2fe:	83 30       	cpi	r24, 0x03	; 3
     300:	59 f0       	breq	.+22     	; 0x318 <int1Config+0x2c>
     302:	8f 3f       	cpi	r24, 0xFF	; 255
     304:	59 f0       	breq	.+22     	; 0x31c <int1Config+0x30>
     306:	81 e0       	ldi	r24, 0x01	; 1
     308:	08 95       	ret
     30a:	5b 98       	cbi	0x0b, 3	; 11
     30c:	01 c0       	rjmp	.+2      	; 0x310 <int1Config+0x24>
     30e:	5b 9a       	sbi	0x0b, 3	; 11
     310:	53 9a       	sbi	0x0a, 3	; 10
     312:	04 c0       	rjmp	.+8      	; 0x31c <int1Config+0x30>
     314:	5b 98       	cbi	0x0b, 3	; 11
     316:	01 c0       	rjmp	.+2      	; 0x31a <int1Config+0x2e>
     318:	5b 9a       	sbi	0x0b, 3	; 11
     31a:	53 98       	cbi	0x0a, 3	; 10
     31c:	6f 3f       	cpi	r22, 0xFF	; 255
     31e:	11 f4       	brne	.+4      	; 0x324 <int1Config+0x38>
     320:	80 e0       	ldi	r24, 0x00	; 0
     322:	08 95       	ret
     324:	80 91 69 00 	lds	r24, 0x0069
     328:	83 7f       	andi	r24, 0xF3	; 243
     32a:	62 30       	cpi	r22, 0x02	; 2
     32c:	79 f0       	breq	.+30     	; 0x34c <int1Config+0x60>
     32e:	63 30       	cpi	r22, 0x03	; 3
     330:	28 f4       	brcc	.+10     	; 0x33c <int1Config+0x50>
     332:	66 23       	and	r22, r22
     334:	71 f0       	breq	.+28     	; 0x352 <int1Config+0x66>
     336:	61 30       	cpi	r22, 0x01	; 1
     338:	29 f4       	brne	.+10     	; 0x344 <int1Config+0x58>
     33a:	06 c0       	rjmp	.+12     	; 0x348 <int1Config+0x5c>
     33c:	63 30       	cpi	r22, 0x03	; 3
     33e:	41 f0       	breq	.+16     	; 0x350 <int1Config+0x64>
     340:	6f 3f       	cpi	r22, 0xFF	; 255
     342:	39 f0       	breq	.+14     	; 0x352 <int1Config+0x66>
     344:	82 e0       	ldi	r24, 0x02	; 2
     346:	08 95       	ret
     348:	84 60       	ori	r24, 0x04	; 4
     34a:	03 c0       	rjmp	.+6      	; 0x352 <int1Config+0x66>
     34c:	88 60       	ori	r24, 0x08	; 8
     34e:	01 c0       	rjmp	.+2      	; 0x352 <int1Config+0x66>
     350:	8c 60       	ori	r24, 0x0C	; 12
     352:	80 93 69 00 	sts	0x0069, r24
     356:	80 e0       	ldi	r24, 0x00	; 0
     358:	08 95       	ret

0000035a <int1ActivateInterrupt>:
     35a:	e9 9a       	sbi	0x1d, 1	; 29
     35c:	08 95       	ret

0000035e <int1DeactivateInterrupt>:
     35e:	e9 98       	cbi	0x1d, 1	; 29
     360:	08 95       	ret

00000362 <int1ClearInterruptRequest>:
     362:	e1 9a       	sbi	0x1c, 1	; 28
     364:	08 95       	ret

00000366 <pcint7_0Enable>:
     366:	e8 e6       	ldi	r30, 0x68	; 104
     368:	f0 e0       	ldi	r31, 0x00	; 0
     36a:	80 81       	ld	r24, Z
     36c:	81 60       	ori	r24, 0x01	; 1
     36e:	80 83       	st	Z, r24
     370:	08 95       	ret

00000372 <pcint7_0Disable>:
     372:	e8 e6       	ldi	r30, 0x68	; 104
     374:	f0 e0       	ldi	r31, 0x00	; 0
     376:	80 81       	ld	r24, Z
     378:	8e 7f       	andi	r24, 0xFE	; 254
     37a:	80 83       	st	Z, r24
     37c:	08 95       	ret

0000037e <pcint7_0ClearInterruptRequest>:
     37e:	d8 9a       	sbi	0x1b, 0	; 27
     380:	08 95       	ret

00000382 <pcint0ActivateInterrupt>:
     382:	82 30       	cpi	r24, 0x02	; 2
     384:	91 f0       	breq	.+36     	; 0x3aa <pcint0ActivateInterrupt+0x28>
     386:	83 30       	cpi	r24, 0x03	; 3
     388:	28 f4       	brcc	.+10     	; 0x394 <pcint0ActivateInterrupt+0x12>
     38a:	88 23       	and	r24, r24
     38c:	49 f0       	breq	.+18     	; 0x3a0 <pcint0ActivateInterrupt+0x1e>
     38e:	81 30       	cpi	r24, 0x01	; 1
     390:	29 f4       	brne	.+10     	; 0x39c <pcint0ActivateInterrupt+0x1a>
     392:	08 c0       	rjmp	.+16     	; 0x3a4 <pcint0ActivateInterrupt+0x22>
     394:	83 30       	cpi	r24, 0x03	; 3
     396:	59 f0       	breq	.+22     	; 0x3ae <pcint0ActivateInterrupt+0x2c>
     398:	8f 3f       	cpi	r24, 0xFF	; 255
     39a:	59 f0       	breq	.+22     	; 0x3b2 <pcint0ActivateInterrupt+0x30>
     39c:	81 e0       	ldi	r24, 0x01	; 1
     39e:	08 95       	ret
     3a0:	28 98       	cbi	0x05, 0	; 5
     3a2:	01 c0       	rjmp	.+2      	; 0x3a6 <pcint0ActivateInterrupt+0x24>
     3a4:	28 9a       	sbi	0x05, 0	; 5
     3a6:	20 9a       	sbi	0x04, 0	; 4
     3a8:	04 c0       	rjmp	.+8      	; 0x3b2 <pcint0ActivateInterrupt+0x30>
     3aa:	28 98       	cbi	0x05, 0	; 5
     3ac:	01 c0       	rjmp	.+2      	; 0x3b0 <pcint0ActivateInterrupt+0x2e>
     3ae:	28 9a       	sbi	0x05, 0	; 5
     3b0:	20 98       	cbi	0x04, 0	; 4
     3b2:	80 91 6b 00 	lds	r24, 0x006B
     3b6:	81 60       	ori	r24, 0x01	; 1
     3b8:	80 93 6b 00 	sts	0x006B, r24
     3bc:	80 e0       	ldi	r24, 0x00	; 0
     3be:	08 95       	ret

000003c0 <pcint0DeactivateInterrupt>:
     3c0:	eb e6       	ldi	r30, 0x6B	; 107
     3c2:	f0 e0       	ldi	r31, 0x00	; 0
     3c4:	80 81       	ld	r24, Z
     3c6:	8e 7f       	andi	r24, 0xFE	; 254
     3c8:	80 83       	st	Z, r24
     3ca:	08 95       	ret

000003cc <pcint1ActivateInterrupt>:
     3cc:	82 30       	cpi	r24, 0x02	; 2
     3ce:	91 f0       	breq	.+36     	; 0x3f4 <pcint1ActivateInterrupt+0x28>
     3d0:	83 30       	cpi	r24, 0x03	; 3
     3d2:	28 f4       	brcc	.+10     	; 0x3de <pcint1ActivateInterrupt+0x12>
     3d4:	88 23       	and	r24, r24
     3d6:	49 f0       	breq	.+18     	; 0x3ea <pcint1ActivateInterrupt+0x1e>
     3d8:	81 30       	cpi	r24, 0x01	; 1
     3da:	29 f4       	brne	.+10     	; 0x3e6 <pcint1ActivateInterrupt+0x1a>
     3dc:	08 c0       	rjmp	.+16     	; 0x3ee <pcint1ActivateInterrupt+0x22>
     3de:	83 30       	cpi	r24, 0x03	; 3
     3e0:	59 f0       	breq	.+22     	; 0x3f8 <pcint1ActivateInterrupt+0x2c>
     3e2:	8f 3f       	cpi	r24, 0xFF	; 255
     3e4:	59 f0       	breq	.+22     	; 0x3fc <pcint1ActivateInterrupt+0x30>
     3e6:	81 e0       	ldi	r24, 0x01	; 1
     3e8:	08 95       	ret
     3ea:	29 98       	cbi	0x05, 1	; 5
     3ec:	01 c0       	rjmp	.+2      	; 0x3f0 <pcint1ActivateInterrupt+0x24>
     3ee:	29 9a       	sbi	0x05, 1	; 5
     3f0:	21 9a       	sbi	0x04, 1	; 4
     3f2:	04 c0       	rjmp	.+8      	; 0x3fc <pcint1ActivateInterrupt+0x30>
     3f4:	29 98       	cbi	0x05, 1	; 5
     3f6:	01 c0       	rjmp	.+2      	; 0x3fa <pcint1ActivateInterrupt+0x2e>
     3f8:	29 9a       	sbi	0x05, 1	; 5
     3fa:	21 98       	cbi	0x04, 1	; 4
     3fc:	80 91 6b 00 	lds	r24, 0x006B
     400:	82 60       	ori	r24, 0x02	; 2
     402:	80 93 6b 00 	sts	0x006B, r24
     406:	80 e0       	ldi	r24, 0x00	; 0
     408:	08 95       	ret

0000040a <pcint1DeactivateInterrupt>:
     40a:	eb e6       	ldi	r30, 0x6B	; 107
     40c:	f0 e0       	ldi	r31, 0x00	; 0
     40e:	80 81       	ld	r24, Z
     410:	8d 7f       	andi	r24, 0xFD	; 253
     412:	80 83       	st	Z, r24
     414:	08 95       	ret

00000416 <pcint2ActivateInterrupt>:
     416:	82 30       	cpi	r24, 0x02	; 2
     418:	91 f0       	breq	.+36     	; 0x43e <pcint2ActivateInterrupt+0x28>
     41a:	83 30       	cpi	r24, 0x03	; 3
     41c:	28 f4       	brcc	.+10     	; 0x428 <pcint2ActivateInterrupt+0x12>
     41e:	88 23       	and	r24, r24
     420:	49 f0       	breq	.+18     	; 0x434 <pcint2ActivateInterrupt+0x1e>
     422:	81 30       	cpi	r24, 0x01	; 1
     424:	29 f4       	brne	.+10     	; 0x430 <pcint2ActivateInterrupt+0x1a>
     426:	08 c0       	rjmp	.+16     	; 0x438 <pcint2ActivateInterrupt+0x22>
     428:	83 30       	cpi	r24, 0x03	; 3
     42a:	59 f0       	breq	.+22     	; 0x442 <pcint2ActivateInterrupt+0x2c>
     42c:	8f 3f       	cpi	r24, 0xFF	; 255
     42e:	59 f0       	breq	.+22     	; 0x446 <pcint2ActivateInterrupt+0x30>
     430:	81 e0       	ldi	r24, 0x01	; 1
     432:	08 95       	ret
     434:	2a 98       	cbi	0x05, 2	; 5
     436:	01 c0       	rjmp	.+2      	; 0x43a <pcint2ActivateInterrupt+0x24>
     438:	2a 9a       	sbi	0x05, 2	; 5
     43a:	22 9a       	sbi	0x04, 2	; 4
     43c:	04 c0       	rjmp	.+8      	; 0x446 <pcint2ActivateInterrupt+0x30>
     43e:	2a 98       	cbi	0x05, 2	; 5
     440:	01 c0       	rjmp	.+2      	; 0x444 <pcint2ActivateInterrupt+0x2e>
     442:	2a 9a       	sbi	0x05, 2	; 5
     444:	22 98       	cbi	0x04, 2	; 4
     446:	80 91 6b 00 	lds	r24, 0x006B
     44a:	84 60       	ori	r24, 0x04	; 4
     44c:	80 93 6b 00 	sts	0x006B, r24
     450:	80 e0       	ldi	r24, 0x00	; 0
     452:	08 95       	ret

00000454 <pcint2DeactivateInterrupt>:
     454:	eb e6       	ldi	r30, 0x6B	; 107
     456:	f0 e0       	ldi	r31, 0x00	; 0
     458:	80 81       	ld	r24, Z
     45a:	8b 7f       	andi	r24, 0xFB	; 251
     45c:	80 83       	st	Z, r24
     45e:	08 95       	ret

00000460 <pcint3ActivateInterrupt>:
     460:	82 30       	cpi	r24, 0x02	; 2
     462:	91 f0       	breq	.+36     	; 0x488 <pcint3ActivateInterrupt+0x28>
     464:	83 30       	cpi	r24, 0x03	; 3
     466:	28 f4       	brcc	.+10     	; 0x472 <pcint3ActivateInterrupt+0x12>
     468:	88 23       	and	r24, r24
     46a:	49 f0       	breq	.+18     	; 0x47e <pcint3ActivateInterrupt+0x1e>
     46c:	81 30       	cpi	r24, 0x01	; 1
     46e:	29 f4       	brne	.+10     	; 0x47a <pcint3ActivateInterrupt+0x1a>
     470:	08 c0       	rjmp	.+16     	; 0x482 <pcint3ActivateInterrupt+0x22>
     472:	83 30       	cpi	r24, 0x03	; 3
     474:	59 f0       	breq	.+22     	; 0x48c <pcint3ActivateInterrupt+0x2c>
     476:	8f 3f       	cpi	r24, 0xFF	; 255
     478:	59 f0       	breq	.+22     	; 0x490 <pcint3ActivateInterrupt+0x30>
     47a:	81 e0       	ldi	r24, 0x01	; 1
     47c:	08 95       	ret
     47e:	2b 98       	cbi	0x05, 3	; 5
     480:	01 c0       	rjmp	.+2      	; 0x484 <pcint3ActivateInterrupt+0x24>
     482:	2b 9a       	sbi	0x05, 3	; 5
     484:	23 9a       	sbi	0x04, 3	; 4
     486:	04 c0       	rjmp	.+8      	; 0x490 <pcint3ActivateInterrupt+0x30>
     488:	2b 98       	cbi	0x05, 3	; 5
     48a:	01 c0       	rjmp	.+2      	; 0x48e <pcint3ActivateInterrupt+0x2e>
     48c:	2b 9a       	sbi	0x05, 3	; 5
     48e:	23 98       	cbi	0x04, 3	; 4
     490:	80 91 6b 00 	lds	r24, 0x006B
     494:	88 60       	ori	r24, 0x08	; 8
     496:	80 93 6b 00 	sts	0x006B, r24
     49a:	80 e0       	ldi	r24, 0x00	; 0
     49c:	08 95       	ret

0000049e <pcint3DeactivateInterrupt>:
     49e:	eb e6       	ldi	r30, 0x6B	; 107
     4a0:	f0 e0       	ldi	r31, 0x00	; 0
     4a2:	80 81       	ld	r24, Z
     4a4:	87 7f       	andi	r24, 0xF7	; 247
     4a6:	80 83       	st	Z, r24
     4a8:	08 95       	ret

000004aa <pcint4ActivateInterrupt>:
     4aa:	82 30       	cpi	r24, 0x02	; 2
     4ac:	91 f0       	breq	.+36     	; 0x4d2 <pcint4ActivateInterrupt+0x28>
     4ae:	83 30       	cpi	r24, 0x03	; 3
     4b0:	28 f4       	brcc	.+10     	; 0x4bc <pcint4ActivateInterrupt+0x12>
     4b2:	88 23       	and	r24, r24
     4b4:	49 f0       	breq	.+18     	; 0x4c8 <pcint4ActivateInterrupt+0x1e>
     4b6:	81 30       	cpi	r24, 0x01	; 1
     4b8:	29 f4       	brne	.+10     	; 0x4c4 <pcint4ActivateInterrupt+0x1a>
     4ba:	08 c0       	rjmp	.+16     	; 0x4cc <pcint4ActivateInterrupt+0x22>
     4bc:	83 30       	cpi	r24, 0x03	; 3
     4be:	59 f0       	breq	.+22     	; 0x4d6 <pcint4ActivateInterrupt+0x2c>
     4c0:	8f 3f       	cpi	r24, 0xFF	; 255
     4c2:	59 f0       	breq	.+22     	; 0x4da <pcint4ActivateInterrupt+0x30>
     4c4:	81 e0       	ldi	r24, 0x01	; 1
     4c6:	08 95       	ret
     4c8:	2c 98       	cbi	0x05, 4	; 5
     4ca:	01 c0       	rjmp	.+2      	; 0x4ce <pcint4ActivateInterrupt+0x24>
     4cc:	2c 9a       	sbi	0x05, 4	; 5
     4ce:	24 9a       	sbi	0x04, 4	; 4
     4d0:	04 c0       	rjmp	.+8      	; 0x4da <pcint4ActivateInterrupt+0x30>
     4d2:	2c 98       	cbi	0x05, 4	; 5
     4d4:	01 c0       	rjmp	.+2      	; 0x4d8 <pcint4ActivateInterrupt+0x2e>
     4d6:	2c 9a       	sbi	0x05, 4	; 5
     4d8:	24 98       	cbi	0x04, 4	; 4
     4da:	80 91 6b 00 	lds	r24, 0x006B
     4de:	80 61       	ori	r24, 0x10	; 16
     4e0:	80 93 6b 00 	sts	0x006B, r24
     4e4:	80 e0       	ldi	r24, 0x00	; 0
     4e6:	08 95       	ret

000004e8 <pcint4DeactivateInterrupt>:
     4e8:	eb e6       	ldi	r30, 0x6B	; 107
     4ea:	f0 e0       	ldi	r31, 0x00	; 0
     4ec:	80 81       	ld	r24, Z
     4ee:	8f 7e       	andi	r24, 0xEF	; 239
     4f0:	80 83       	st	Z, r24
     4f2:	08 95       	ret

000004f4 <pcint5ActivateInterrupt>:
     4f4:	82 30       	cpi	r24, 0x02	; 2
     4f6:	91 f0       	breq	.+36     	; 0x51c <pcint5ActivateInterrupt+0x28>
     4f8:	83 30       	cpi	r24, 0x03	; 3
     4fa:	28 f4       	brcc	.+10     	; 0x506 <pcint5ActivateInterrupt+0x12>
     4fc:	88 23       	and	r24, r24
     4fe:	49 f0       	breq	.+18     	; 0x512 <pcint5ActivateInterrupt+0x1e>
     500:	81 30       	cpi	r24, 0x01	; 1
     502:	29 f4       	brne	.+10     	; 0x50e <pcint5ActivateInterrupt+0x1a>
     504:	08 c0       	rjmp	.+16     	; 0x516 <pcint5ActivateInterrupt+0x22>
     506:	83 30       	cpi	r24, 0x03	; 3
     508:	59 f0       	breq	.+22     	; 0x520 <pcint5ActivateInterrupt+0x2c>
     50a:	8f 3f       	cpi	r24, 0xFF	; 255
     50c:	59 f0       	breq	.+22     	; 0x524 <pcint5ActivateInterrupt+0x30>
     50e:	81 e0       	ldi	r24, 0x01	; 1
     510:	08 95       	ret
     512:	2d 98       	cbi	0x05, 5	; 5
     514:	01 c0       	rjmp	.+2      	; 0x518 <pcint5ActivateInterrupt+0x24>
     516:	2d 9a       	sbi	0x05, 5	; 5
     518:	25 9a       	sbi	0x04, 5	; 4
     51a:	04 c0       	rjmp	.+8      	; 0x524 <pcint5ActivateInterrupt+0x30>
     51c:	2d 98       	cbi	0x05, 5	; 5
     51e:	01 c0       	rjmp	.+2      	; 0x522 <pcint5ActivateInterrupt+0x2e>
     520:	2d 9a       	sbi	0x05, 5	; 5
     522:	25 98       	cbi	0x04, 5	; 4
     524:	80 91 6b 00 	lds	r24, 0x006B
     528:	80 62       	ori	r24, 0x20	; 32
     52a:	80 93 6b 00 	sts	0x006B, r24
     52e:	80 e0       	ldi	r24, 0x00	; 0
     530:	08 95       	ret

00000532 <pcint5DeactivateInterrupt>:
     532:	eb e6       	ldi	r30, 0x6B	; 107
     534:	f0 e0       	ldi	r31, 0x00	; 0
     536:	80 81       	ld	r24, Z
     538:	8f 7d       	andi	r24, 0xDF	; 223
     53a:	80 83       	st	Z, r24
     53c:	08 95       	ret

0000053e <pcint6ActivateInterrupt>:
     53e:	82 30       	cpi	r24, 0x02	; 2
     540:	91 f0       	breq	.+36     	; 0x566 <pcint6ActivateInterrupt+0x28>
     542:	83 30       	cpi	r24, 0x03	; 3
     544:	28 f4       	brcc	.+10     	; 0x550 <pcint6ActivateInterrupt+0x12>
     546:	88 23       	and	r24, r24
     548:	49 f0       	breq	.+18     	; 0x55c <pcint6ActivateInterrupt+0x1e>
     54a:	81 30       	cpi	r24, 0x01	; 1
     54c:	29 f4       	brne	.+10     	; 0x558 <pcint6ActivateInterrupt+0x1a>
     54e:	08 c0       	rjmp	.+16     	; 0x560 <pcint6ActivateInterrupt+0x22>
     550:	83 30       	cpi	r24, 0x03	; 3
     552:	59 f0       	breq	.+22     	; 0x56a <pcint6ActivateInterrupt+0x2c>
     554:	8f 3f       	cpi	r24, 0xFF	; 255
     556:	59 f0       	breq	.+22     	; 0x56e <pcint6ActivateInterrupt+0x30>
     558:	81 e0       	ldi	r24, 0x01	; 1
     55a:	08 95       	ret
     55c:	2e 98       	cbi	0x05, 6	; 5
     55e:	01 c0       	rjmp	.+2      	; 0x562 <pcint6ActivateInterrupt+0x24>
     560:	2e 9a       	sbi	0x05, 6	; 5
     562:	26 9a       	sbi	0x04, 6	; 4
     564:	04 c0       	rjmp	.+8      	; 0x56e <pcint6ActivateInterrupt+0x30>
     566:	2e 98       	cbi	0x05, 6	; 5
     568:	01 c0       	rjmp	.+2      	; 0x56c <pcint6ActivateInterrupt+0x2e>
     56a:	2e 9a       	sbi	0x05, 6	; 5
     56c:	26 98       	cbi	0x04, 6	; 4
     56e:	80 91 6b 00 	lds	r24, 0x006B
     572:	80 64       	ori	r24, 0x40	; 64
     574:	80 93 6b 00 	sts	0x006B, r24
     578:	80 e0       	ldi	r24, 0x00	; 0
     57a:	08 95       	ret

0000057c <pcint6DeactivateInterrupt>:
     57c:	eb e6       	ldi	r30, 0x6B	; 107
     57e:	f0 e0       	ldi	r31, 0x00	; 0
     580:	80 81       	ld	r24, Z
     582:	8f 7b       	andi	r24, 0xBF	; 191
     584:	80 83       	st	Z, r24
     586:	08 95       	ret

00000588 <pcint7ActivateInterrupt>:
     588:	82 30       	cpi	r24, 0x02	; 2
     58a:	91 f0       	breq	.+36     	; 0x5b0 <pcint7ActivateInterrupt+0x28>
     58c:	83 30       	cpi	r24, 0x03	; 3
     58e:	28 f4       	brcc	.+10     	; 0x59a <pcint7ActivateInterrupt+0x12>
     590:	88 23       	and	r24, r24
     592:	49 f0       	breq	.+18     	; 0x5a6 <pcint7ActivateInterrupt+0x1e>
     594:	81 30       	cpi	r24, 0x01	; 1
     596:	29 f4       	brne	.+10     	; 0x5a2 <pcint7ActivateInterrupt+0x1a>
     598:	08 c0       	rjmp	.+16     	; 0x5aa <pcint7ActivateInterrupt+0x22>
     59a:	83 30       	cpi	r24, 0x03	; 3
     59c:	59 f0       	breq	.+22     	; 0x5b4 <pcint7ActivateInterrupt+0x2c>
     59e:	8f 3f       	cpi	r24, 0xFF	; 255
     5a0:	59 f0       	breq	.+22     	; 0x5b8 <pcint7ActivateInterrupt+0x30>
     5a2:	81 e0       	ldi	r24, 0x01	; 1
     5a4:	08 95       	ret
     5a6:	2f 98       	cbi	0x05, 7	; 5
     5a8:	01 c0       	rjmp	.+2      	; 0x5ac <pcint7ActivateInterrupt+0x24>
     5aa:	2f 9a       	sbi	0x05, 7	; 5
     5ac:	27 9a       	sbi	0x04, 7	; 4
     5ae:	04 c0       	rjmp	.+8      	; 0x5b8 <pcint7ActivateInterrupt+0x30>
     5b0:	2f 98       	cbi	0x05, 7	; 5
     5b2:	01 c0       	rjmp	.+2      	; 0x5b6 <pcint7ActivateInterrupt+0x2e>
     5b4:	2f 9a       	sbi	0x05, 7	; 5
     5b6:	27 98       	cbi	0x04, 7	; 4
     5b8:	80 91 6b 00 	lds	r24, 0x006B
     5bc:	80 68       	ori	r24, 0x80	; 128
     5be:	80 93 6b 00 	sts	0x006B, r24
     5c2:	80 e0       	ldi	r24, 0x00	; 0
     5c4:	08 95       	ret

000005c6 <pcint7DeactivateInterrupt>:
     5c6:	eb e6       	ldi	r30, 0x6B	; 107
     5c8:	f0 e0       	ldi	r31, 0x00	; 0
     5ca:	80 81       	ld	r24, Z
     5cc:	8f 77       	andi	r24, 0x7F	; 127
     5ce:	80 83       	st	Z, r24
     5d0:	08 95       	ret

000005d2 <pcint14_8Enable>:
     5d2:	e8 e6       	ldi	r30, 0x68	; 104
     5d4:	f0 e0       	ldi	r31, 0x00	; 0
     5d6:	80 81       	ld	r24, Z
     5d8:	82 60       	ori	r24, 0x02	; 2
     5da:	80 83       	st	Z, r24
     5dc:	08 95       	ret

000005de <pcint14_8Disable>:
     5de:	e8 e6       	ldi	r30, 0x68	; 104
     5e0:	f0 e0       	ldi	r31, 0x00	; 0
     5e2:	80 81       	ld	r24, Z
     5e4:	8d 7f       	andi	r24, 0xFD	; 253
     5e6:	80 83       	st	Z, r24
     5e8:	08 95       	ret

000005ea <pcint14_8ClearInterruptRequest>:
     5ea:	d9 9a       	sbi	0x1b, 1	; 27
     5ec:	08 95       	ret

000005ee <pcint8ActivateInterrupt>:
     5ee:	82 30       	cpi	r24, 0x02	; 2
     5f0:	91 f0       	breq	.+36     	; 0x616 <pcint8ActivateInterrupt+0x28>
     5f2:	83 30       	cpi	r24, 0x03	; 3
     5f4:	28 f4       	brcc	.+10     	; 0x600 <pcint8ActivateInterrupt+0x12>
     5f6:	88 23       	and	r24, r24
     5f8:	49 f0       	breq	.+18     	; 0x60c <pcint8ActivateInterrupt+0x1e>
     5fa:	81 30       	cpi	r24, 0x01	; 1
     5fc:	29 f4       	brne	.+10     	; 0x608 <pcint8ActivateInterrupt+0x1a>
     5fe:	08 c0       	rjmp	.+16     	; 0x610 <pcint8ActivateInterrupt+0x22>
     600:	83 30       	cpi	r24, 0x03	; 3
     602:	59 f0       	breq	.+22     	; 0x61a <pcint8ActivateInterrupt+0x2c>
     604:	8f 3f       	cpi	r24, 0xFF	; 255
     606:	59 f0       	breq	.+22     	; 0x61e <pcint8ActivateInterrupt+0x30>
     608:	81 e0       	ldi	r24, 0x01	; 1
     60a:	08 95       	ret
     60c:	40 98       	cbi	0x08, 0	; 8
     60e:	01 c0       	rjmp	.+2      	; 0x612 <pcint8ActivateInterrupt+0x24>
     610:	40 9a       	sbi	0x08, 0	; 8
     612:	38 9a       	sbi	0x07, 0	; 7
     614:	04 c0       	rjmp	.+8      	; 0x61e <pcint8ActivateInterrupt+0x30>
     616:	40 98       	cbi	0x08, 0	; 8
     618:	01 c0       	rjmp	.+2      	; 0x61c <pcint8ActivateInterrupt+0x2e>
     61a:	40 9a       	sbi	0x08, 0	; 8
     61c:	38 98       	cbi	0x07, 0	; 7
     61e:	80 91 6c 00 	lds	r24, 0x006C
     622:	81 60       	ori	r24, 0x01	; 1
     624:	80 93 6c 00 	sts	0x006C, r24
     628:	80 e0       	ldi	r24, 0x00	; 0
     62a:	08 95       	ret

0000062c <pcint8DeactivateInterrupt>:
     62c:	ec e6       	ldi	r30, 0x6C	; 108
     62e:	f0 e0       	ldi	r31, 0x00	; 0
     630:	80 81       	ld	r24, Z
     632:	8e 7f       	andi	r24, 0xFE	; 254
     634:	80 83       	st	Z, r24
     636:	08 95       	ret

00000638 <pcint9ActivateInterrupt>:
     638:	82 30       	cpi	r24, 0x02	; 2
     63a:	91 f0       	breq	.+36     	; 0x660 <pcint9ActivateInterrupt+0x28>
     63c:	83 30       	cpi	r24, 0x03	; 3
     63e:	28 f4       	brcc	.+10     	; 0x64a <pcint9ActivateInterrupt+0x12>
     640:	88 23       	and	r24, r24
     642:	49 f0       	breq	.+18     	; 0x656 <pcint9ActivateInterrupt+0x1e>
     644:	81 30       	cpi	r24, 0x01	; 1
     646:	29 f4       	brne	.+10     	; 0x652 <pcint9ActivateInterrupt+0x1a>
     648:	08 c0       	rjmp	.+16     	; 0x65a <pcint9ActivateInterrupt+0x22>
     64a:	83 30       	cpi	r24, 0x03	; 3
     64c:	59 f0       	breq	.+22     	; 0x664 <pcint9ActivateInterrupt+0x2c>
     64e:	8f 3f       	cpi	r24, 0xFF	; 255
     650:	59 f0       	breq	.+22     	; 0x668 <pcint9ActivateInterrupt+0x30>
     652:	81 e0       	ldi	r24, 0x01	; 1
     654:	08 95       	ret
     656:	41 98       	cbi	0x08, 1	; 8
     658:	01 c0       	rjmp	.+2      	; 0x65c <pcint9ActivateInterrupt+0x24>
     65a:	41 9a       	sbi	0x08, 1	; 8
     65c:	39 9a       	sbi	0x07, 1	; 7
     65e:	04 c0       	rjmp	.+8      	; 0x668 <pcint9ActivateInterrupt+0x30>
     660:	41 98       	cbi	0x08, 1	; 8
     662:	01 c0       	rjmp	.+2      	; 0x666 <pcint9ActivateInterrupt+0x2e>
     664:	41 9a       	sbi	0x08, 1	; 8
     666:	39 98       	cbi	0x07, 1	; 7
     668:	80 91 6c 00 	lds	r24, 0x006C
     66c:	82 60       	ori	r24, 0x02	; 2
     66e:	80 93 6c 00 	sts	0x006C, r24
     672:	80 e0       	ldi	r24, 0x00	; 0
     674:	08 95       	ret

00000676 <pcint9DeactivateInterrupt>:
     676:	ec e6       	ldi	r30, 0x6C	; 108
     678:	f0 e0       	ldi	r31, 0x00	; 0
     67a:	80 81       	ld	r24, Z
     67c:	8d 7f       	andi	r24, 0xFD	; 253
     67e:	80 83       	st	Z, r24
     680:	08 95       	ret

00000682 <pcint10ActivateInterrupt>:
     682:	82 30       	cpi	r24, 0x02	; 2
     684:	91 f0       	breq	.+36     	; 0x6aa <pcint10ActivateInterrupt+0x28>
     686:	83 30       	cpi	r24, 0x03	; 3
     688:	28 f4       	brcc	.+10     	; 0x694 <pcint10ActivateInterrupt+0x12>
     68a:	88 23       	and	r24, r24
     68c:	49 f0       	breq	.+18     	; 0x6a0 <pcint10ActivateInterrupt+0x1e>
     68e:	81 30       	cpi	r24, 0x01	; 1
     690:	29 f4       	brne	.+10     	; 0x69c <pcint10ActivateInterrupt+0x1a>
     692:	08 c0       	rjmp	.+16     	; 0x6a4 <pcint10ActivateInterrupt+0x22>
     694:	83 30       	cpi	r24, 0x03	; 3
     696:	59 f0       	breq	.+22     	; 0x6ae <pcint10ActivateInterrupt+0x2c>
     698:	8f 3f       	cpi	r24, 0xFF	; 255
     69a:	59 f0       	breq	.+22     	; 0x6b2 <pcint10ActivateInterrupt+0x30>
     69c:	81 e0       	ldi	r24, 0x01	; 1
     69e:	08 95       	ret
     6a0:	42 98       	cbi	0x08, 2	; 8
     6a2:	01 c0       	rjmp	.+2      	; 0x6a6 <pcint10ActivateInterrupt+0x24>
     6a4:	42 9a       	sbi	0x08, 2	; 8
     6a6:	3a 9a       	sbi	0x07, 2	; 7
     6a8:	04 c0       	rjmp	.+8      	; 0x6b2 <pcint10ActivateInterrupt+0x30>
     6aa:	42 98       	cbi	0x08, 2	; 8
     6ac:	01 c0       	rjmp	.+2      	; 0x6b0 <pcint10ActivateInterrupt+0x2e>
     6ae:	42 9a       	sbi	0x08, 2	; 8
     6b0:	3a 98       	cbi	0x07, 2	; 7
     6b2:	80 91 6c 00 	lds	r24, 0x006C
     6b6:	84 60       	ori	r24, 0x04	; 4
     6b8:	80 93 6c 00 	sts	0x006C, r24
     6bc:	80 e0       	ldi	r24, 0x00	; 0
     6be:	08 95       	ret

000006c0 <pcint10DeactivateInterrupt>:
     6c0:	ec e6       	ldi	r30, 0x6C	; 108
     6c2:	f0 e0       	ldi	r31, 0x00	; 0
     6c4:	80 81       	ld	r24, Z
     6c6:	8b 7f       	andi	r24, 0xFB	; 251
     6c8:	80 83       	st	Z, r24
     6ca:	08 95       	ret

000006cc <pcint11ActivateInterrupt>:
     6cc:	82 30       	cpi	r24, 0x02	; 2
     6ce:	91 f0       	breq	.+36     	; 0x6f4 <pcint11ActivateInterrupt+0x28>
     6d0:	83 30       	cpi	r24, 0x03	; 3
     6d2:	28 f4       	brcc	.+10     	; 0x6de <pcint11ActivateInterrupt+0x12>
     6d4:	88 23       	and	r24, r24
     6d6:	49 f0       	breq	.+18     	; 0x6ea <pcint11ActivateInterrupt+0x1e>
     6d8:	81 30       	cpi	r24, 0x01	; 1
     6da:	29 f4       	brne	.+10     	; 0x6e6 <pcint11ActivateInterrupt+0x1a>
     6dc:	08 c0       	rjmp	.+16     	; 0x6ee <pcint11ActivateInterrupt+0x22>
     6de:	83 30       	cpi	r24, 0x03	; 3
     6e0:	59 f0       	breq	.+22     	; 0x6f8 <pcint11ActivateInterrupt+0x2c>
     6e2:	8f 3f       	cpi	r24, 0xFF	; 255
     6e4:	59 f0       	breq	.+22     	; 0x6fc <pcint11ActivateInterrupt+0x30>
     6e6:	81 e0       	ldi	r24, 0x01	; 1
     6e8:	08 95       	ret
     6ea:	43 98       	cbi	0x08, 3	; 8
     6ec:	01 c0       	rjmp	.+2      	; 0x6f0 <pcint11ActivateInterrupt+0x24>
     6ee:	43 9a       	sbi	0x08, 3	; 8
     6f0:	3b 9a       	sbi	0x07, 3	; 7
     6f2:	04 c0       	rjmp	.+8      	; 0x6fc <pcint11ActivateInterrupt+0x30>
     6f4:	43 98       	cbi	0x08, 3	; 8
     6f6:	01 c0       	rjmp	.+2      	; 0x6fa <pcint11ActivateInterrupt+0x2e>
     6f8:	43 9a       	sbi	0x08, 3	; 8
     6fa:	3b 98       	cbi	0x07, 3	; 7
     6fc:	80 91 6c 00 	lds	r24, 0x006C
     700:	88 60       	ori	r24, 0x08	; 8
     702:	80 93 6c 00 	sts	0x006C, r24
     706:	80 e0       	ldi	r24, 0x00	; 0
     708:	08 95       	ret

0000070a <pcint11DeactivateInterrupt>:
     70a:	ec e6       	ldi	r30, 0x6C	; 108
     70c:	f0 e0       	ldi	r31, 0x00	; 0
     70e:	80 81       	ld	r24, Z
     710:	87 7f       	andi	r24, 0xF7	; 247
     712:	80 83       	st	Z, r24
     714:	08 95       	ret

00000716 <pcint12ActivateInterrupt>:
     716:	82 30       	cpi	r24, 0x02	; 2
     718:	91 f0       	breq	.+36     	; 0x73e <pcint12ActivateInterrupt+0x28>
     71a:	83 30       	cpi	r24, 0x03	; 3
     71c:	28 f4       	brcc	.+10     	; 0x728 <pcint12ActivateInterrupt+0x12>
     71e:	88 23       	and	r24, r24
     720:	49 f0       	breq	.+18     	; 0x734 <pcint12ActivateInterrupt+0x1e>
     722:	81 30       	cpi	r24, 0x01	; 1
     724:	29 f4       	brne	.+10     	; 0x730 <pcint12ActivateInterrupt+0x1a>
     726:	08 c0       	rjmp	.+16     	; 0x738 <pcint12ActivateInterrupt+0x22>
     728:	83 30       	cpi	r24, 0x03	; 3
     72a:	59 f0       	breq	.+22     	; 0x742 <pcint12ActivateInterrupt+0x2c>
     72c:	8f 3f       	cpi	r24, 0xFF	; 255
     72e:	59 f0       	breq	.+22     	; 0x746 <pcint12ActivateInterrupt+0x30>
     730:	81 e0       	ldi	r24, 0x01	; 1
     732:	08 95       	ret
     734:	44 98       	cbi	0x08, 4	; 8
     736:	01 c0       	rjmp	.+2      	; 0x73a <pcint12ActivateInterrupt+0x24>
     738:	44 9a       	sbi	0x08, 4	; 8
     73a:	3c 9a       	sbi	0x07, 4	; 7
     73c:	04 c0       	rjmp	.+8      	; 0x746 <pcint12ActivateInterrupt+0x30>
     73e:	44 98       	cbi	0x08, 4	; 8
     740:	01 c0       	rjmp	.+2      	; 0x744 <pcint12ActivateInterrupt+0x2e>
     742:	44 9a       	sbi	0x08, 4	; 8
     744:	3c 98       	cbi	0x07, 4	; 7
     746:	80 91 6c 00 	lds	r24, 0x006C
     74a:	80 61       	ori	r24, 0x10	; 16
     74c:	80 93 6c 00 	sts	0x006C, r24
     750:	80 e0       	ldi	r24, 0x00	; 0
     752:	08 95       	ret

00000754 <pcint12DeactivateInterrupt>:
     754:	ec e6       	ldi	r30, 0x6C	; 108
     756:	f0 e0       	ldi	r31, 0x00	; 0
     758:	80 81       	ld	r24, Z
     75a:	8f 7e       	andi	r24, 0xEF	; 239
     75c:	80 83       	st	Z, r24
     75e:	08 95       	ret

00000760 <pcint13ActivateInterrupt>:
     760:	82 30       	cpi	r24, 0x02	; 2
     762:	91 f0       	breq	.+36     	; 0x788 <pcint13ActivateInterrupt+0x28>
     764:	83 30       	cpi	r24, 0x03	; 3
     766:	28 f4       	brcc	.+10     	; 0x772 <pcint13ActivateInterrupt+0x12>
     768:	88 23       	and	r24, r24
     76a:	49 f0       	breq	.+18     	; 0x77e <pcint13ActivateInterrupt+0x1e>
     76c:	81 30       	cpi	r24, 0x01	; 1
     76e:	29 f4       	brne	.+10     	; 0x77a <pcint13ActivateInterrupt+0x1a>
     770:	08 c0       	rjmp	.+16     	; 0x782 <pcint13ActivateInterrupt+0x22>
     772:	83 30       	cpi	r24, 0x03	; 3
     774:	59 f0       	breq	.+22     	; 0x78c <pcint13ActivateInterrupt+0x2c>
     776:	8f 3f       	cpi	r24, 0xFF	; 255
     778:	59 f0       	breq	.+22     	; 0x790 <pcint13ActivateInterrupt+0x30>
     77a:	81 e0       	ldi	r24, 0x01	; 1
     77c:	08 95       	ret
     77e:	45 98       	cbi	0x08, 5	; 8
     780:	01 c0       	rjmp	.+2      	; 0x784 <pcint13ActivateInterrupt+0x24>
     782:	45 9a       	sbi	0x08, 5	; 8
     784:	3d 9a       	sbi	0x07, 5	; 7
     786:	04 c0       	rjmp	.+8      	; 0x790 <pcint13ActivateInterrupt+0x30>
     788:	45 98       	cbi	0x08, 5	; 8
     78a:	01 c0       	rjmp	.+2      	; 0x78e <pcint13ActivateInterrupt+0x2e>
     78c:	45 9a       	sbi	0x08, 5	; 8
     78e:	3d 98       	cbi	0x07, 5	; 7
     790:	80 91 6c 00 	lds	r24, 0x006C
     794:	80 62       	ori	r24, 0x20	; 32
     796:	80 93 6c 00 	sts	0x006C, r24
     79a:	80 e0       	ldi	r24, 0x00	; 0
     79c:	08 95       	ret

0000079e <pcint13DeactivateInterrupt>:
     79e:	ec e6       	ldi	r30, 0x6C	; 108
     7a0:	f0 e0       	ldi	r31, 0x00	; 0
     7a2:	80 81       	ld	r24, Z
     7a4:	8f 7d       	andi	r24, 0xDF	; 223
     7a6:	80 83       	st	Z, r24
     7a8:	08 95       	ret

000007aa <pcint14ActivateInterrupt>:
     7aa:	82 30       	cpi	r24, 0x02	; 2
     7ac:	91 f0       	breq	.+36     	; 0x7d2 <pcint14ActivateInterrupt+0x28>
     7ae:	83 30       	cpi	r24, 0x03	; 3
     7b0:	28 f4       	brcc	.+10     	; 0x7bc <pcint14ActivateInterrupt+0x12>
     7b2:	88 23       	and	r24, r24
     7b4:	49 f0       	breq	.+18     	; 0x7c8 <pcint14ActivateInterrupt+0x1e>
     7b6:	81 30       	cpi	r24, 0x01	; 1
     7b8:	29 f4       	brne	.+10     	; 0x7c4 <pcint14ActivateInterrupt+0x1a>
     7ba:	08 c0       	rjmp	.+16     	; 0x7cc <pcint14ActivateInterrupt+0x22>
     7bc:	83 30       	cpi	r24, 0x03	; 3
     7be:	59 f0       	breq	.+22     	; 0x7d6 <pcint14ActivateInterrupt+0x2c>
     7c0:	8f 3f       	cpi	r24, 0xFF	; 255
     7c2:	59 f0       	breq	.+22     	; 0x7da <pcint14ActivateInterrupt+0x30>
     7c4:	81 e0       	ldi	r24, 0x01	; 1
     7c6:	08 95       	ret
     7c8:	46 98       	cbi	0x08, 6	; 8
     7ca:	01 c0       	rjmp	.+2      	; 0x7ce <pcint14ActivateInterrupt+0x24>
     7cc:	46 9a       	sbi	0x08, 6	; 8
     7ce:	3e 9a       	sbi	0x07, 6	; 7
     7d0:	04 c0       	rjmp	.+8      	; 0x7da <pcint14ActivateInterrupt+0x30>
     7d2:	46 98       	cbi	0x08, 6	; 8
     7d4:	01 c0       	rjmp	.+2      	; 0x7d8 <pcint14ActivateInterrupt+0x2e>
     7d6:	46 9a       	sbi	0x08, 6	; 8
     7d8:	3e 98       	cbi	0x07, 6	; 7
     7da:	80 91 6c 00 	lds	r24, 0x006C
     7de:	80 64       	ori	r24, 0x40	; 64
     7e0:	80 93 6c 00 	sts	0x006C, r24
     7e4:	80 e0       	ldi	r24, 0x00	; 0
     7e6:	08 95       	ret

000007e8 <pcint14DeactivateInterrupt>:
     7e8:	ec e6       	ldi	r30, 0x6C	; 108
     7ea:	f0 e0       	ldi	r31, 0x00	; 0
     7ec:	80 81       	ld	r24, Z
     7ee:	8f 7b       	andi	r24, 0xBF	; 191
     7f0:	80 83       	st	Z, r24
     7f2:	08 95       	ret

000007f4 <pcint23_16Enable>:
     7f4:	e8 e6       	ldi	r30, 0x68	; 104
     7f6:	f0 e0       	ldi	r31, 0x00	; 0
     7f8:	80 81       	ld	r24, Z
     7fa:	84 60       	ori	r24, 0x04	; 4
     7fc:	80 83       	st	Z, r24
     7fe:	08 95       	ret

00000800 <pcint23_16Disable>:
     800:	e8 e6       	ldi	r30, 0x68	; 104
     802:	f0 e0       	ldi	r31, 0x00	; 0
     804:	80 81       	ld	r24, Z
     806:	8b 7f       	andi	r24, 0xFB	; 251
     808:	80 83       	st	Z, r24
     80a:	08 95       	ret

0000080c <pcint23_16ClearInterruptRequest>:
     80c:	da 9a       	sbi	0x1b, 2	; 27
     80e:	08 95       	ret

00000810 <pcint16ActivateInterrupt>:
     810:	82 30       	cpi	r24, 0x02	; 2
     812:	91 f0       	breq	.+36     	; 0x838 <pcint16ActivateInterrupt+0x28>
     814:	83 30       	cpi	r24, 0x03	; 3
     816:	28 f4       	brcc	.+10     	; 0x822 <pcint16ActivateInterrupt+0x12>
     818:	88 23       	and	r24, r24
     81a:	49 f0       	breq	.+18     	; 0x82e <pcint16ActivateInterrupt+0x1e>
     81c:	81 30       	cpi	r24, 0x01	; 1
     81e:	29 f4       	brne	.+10     	; 0x82a <pcint16ActivateInterrupt+0x1a>
     820:	08 c0       	rjmp	.+16     	; 0x832 <pcint16ActivateInterrupt+0x22>
     822:	83 30       	cpi	r24, 0x03	; 3
     824:	59 f0       	breq	.+22     	; 0x83c <pcint16ActivateInterrupt+0x2c>
     826:	8f 3f       	cpi	r24, 0xFF	; 255
     828:	59 f0       	breq	.+22     	; 0x840 <pcint16ActivateInterrupt+0x30>
     82a:	81 e0       	ldi	r24, 0x01	; 1
     82c:	08 95       	ret
     82e:	58 98       	cbi	0x0b, 0	; 11
     830:	01 c0       	rjmp	.+2      	; 0x834 <pcint16ActivateInterrupt+0x24>
     832:	58 9a       	sbi	0x0b, 0	; 11
     834:	50 9a       	sbi	0x0a, 0	; 10
     836:	04 c0       	rjmp	.+8      	; 0x840 <pcint16ActivateInterrupt+0x30>
     838:	58 98       	cbi	0x0b, 0	; 11
     83a:	01 c0       	rjmp	.+2      	; 0x83e <pcint16ActivateInterrupt+0x2e>
     83c:	58 9a       	sbi	0x0b, 0	; 11
     83e:	50 98       	cbi	0x0a, 0	; 10
     840:	80 91 6d 00 	lds	r24, 0x006D
     844:	81 60       	ori	r24, 0x01	; 1
     846:	80 93 6d 00 	sts	0x006D, r24
     84a:	80 e0       	ldi	r24, 0x00	; 0
     84c:	08 95       	ret

0000084e <pcint16DeactivateInterrupt>:
     84e:	ed e6       	ldi	r30, 0x6D	; 109
     850:	f0 e0       	ldi	r31, 0x00	; 0
     852:	80 81       	ld	r24, Z
     854:	8e 7f       	andi	r24, 0xFE	; 254
     856:	80 83       	st	Z, r24
     858:	08 95       	ret

0000085a <pcint17ActivateInterrupt>:
     85a:	82 30       	cpi	r24, 0x02	; 2
     85c:	91 f0       	breq	.+36     	; 0x882 <pcint17ActivateInterrupt+0x28>
     85e:	83 30       	cpi	r24, 0x03	; 3
     860:	28 f4       	brcc	.+10     	; 0x86c <pcint17ActivateInterrupt+0x12>
     862:	88 23       	and	r24, r24
     864:	49 f0       	breq	.+18     	; 0x878 <pcint17ActivateInterrupt+0x1e>
     866:	81 30       	cpi	r24, 0x01	; 1
     868:	29 f4       	brne	.+10     	; 0x874 <pcint17ActivateInterrupt+0x1a>
     86a:	08 c0       	rjmp	.+16     	; 0x87c <pcint17ActivateInterrupt+0x22>
     86c:	83 30       	cpi	r24, 0x03	; 3
     86e:	59 f0       	breq	.+22     	; 0x886 <pcint17ActivateInterrupt+0x2c>
     870:	8f 3f       	cpi	r24, 0xFF	; 255
     872:	59 f0       	breq	.+22     	; 0x88a <pcint17ActivateInterrupt+0x30>
     874:	81 e0       	ldi	r24, 0x01	; 1
     876:	08 95       	ret
     878:	59 98       	cbi	0x0b, 1	; 11
     87a:	01 c0       	rjmp	.+2      	; 0x87e <pcint17ActivateInterrupt+0x24>
     87c:	59 9a       	sbi	0x0b, 1	; 11
     87e:	51 9a       	sbi	0x0a, 1	; 10
     880:	04 c0       	rjmp	.+8      	; 0x88a <pcint17ActivateInterrupt+0x30>
     882:	59 98       	cbi	0x0b, 1	; 11
     884:	01 c0       	rjmp	.+2      	; 0x888 <pcint17ActivateInterrupt+0x2e>
     886:	59 9a       	sbi	0x0b, 1	; 11
     888:	51 98       	cbi	0x0a, 1	; 10
     88a:	80 91 6d 00 	lds	r24, 0x006D
     88e:	82 60       	ori	r24, 0x02	; 2
     890:	80 93 6d 00 	sts	0x006D, r24
     894:	80 e0       	ldi	r24, 0x00	; 0
     896:	08 95       	ret

00000898 <pcint17DeactivateInterrupt>:
     898:	ed e6       	ldi	r30, 0x6D	; 109
     89a:	f0 e0       	ldi	r31, 0x00	; 0
     89c:	80 81       	ld	r24, Z
     89e:	8d 7f       	andi	r24, 0xFD	; 253
     8a0:	80 83       	st	Z, r24
     8a2:	08 95       	ret

000008a4 <pcint18ActivateInterrupt>:
     8a4:	82 30       	cpi	r24, 0x02	; 2
     8a6:	91 f0       	breq	.+36     	; 0x8cc <pcint18ActivateInterrupt+0x28>
     8a8:	83 30       	cpi	r24, 0x03	; 3
     8aa:	28 f4       	brcc	.+10     	; 0x8b6 <pcint18ActivateInterrupt+0x12>
     8ac:	88 23       	and	r24, r24
     8ae:	49 f0       	breq	.+18     	; 0x8c2 <pcint18ActivateInterrupt+0x1e>
     8b0:	81 30       	cpi	r24, 0x01	; 1
     8b2:	29 f4       	brne	.+10     	; 0x8be <pcint18ActivateInterrupt+0x1a>
     8b4:	08 c0       	rjmp	.+16     	; 0x8c6 <pcint18ActivateInterrupt+0x22>
     8b6:	83 30       	cpi	r24, 0x03	; 3
     8b8:	59 f0       	breq	.+22     	; 0x8d0 <pcint18ActivateInterrupt+0x2c>
     8ba:	8f 3f       	cpi	r24, 0xFF	; 255
     8bc:	59 f0       	breq	.+22     	; 0x8d4 <pcint18ActivateInterrupt+0x30>
     8be:	81 e0       	ldi	r24, 0x01	; 1
     8c0:	08 95       	ret
     8c2:	5a 98       	cbi	0x0b, 2	; 11
     8c4:	01 c0       	rjmp	.+2      	; 0x8c8 <pcint18ActivateInterrupt+0x24>
     8c6:	5a 9a       	sbi	0x0b, 2	; 11
     8c8:	52 9a       	sbi	0x0a, 2	; 10
     8ca:	04 c0       	rjmp	.+8      	; 0x8d4 <pcint18ActivateInterrupt+0x30>
     8cc:	5a 98       	cbi	0x0b, 2	; 11
     8ce:	01 c0       	rjmp	.+2      	; 0x8d2 <pcint18ActivateInterrupt+0x2e>
     8d0:	5a 9a       	sbi	0x0b, 2	; 11
     8d2:	52 98       	cbi	0x0a, 2	; 10
     8d4:	80 91 6d 00 	lds	r24, 0x006D
     8d8:	84 60       	ori	r24, 0x04	; 4
     8da:	80 93 6d 00 	sts	0x006D, r24
     8de:	80 e0       	ldi	r24, 0x00	; 0
     8e0:	08 95       	ret

000008e2 <pcint18DeactivateInterrupt>:
     8e2:	ed e6       	ldi	r30, 0x6D	; 109
     8e4:	f0 e0       	ldi	r31, 0x00	; 0
     8e6:	80 81       	ld	r24, Z
     8e8:	8b 7f       	andi	r24, 0xFB	; 251
     8ea:	80 83       	st	Z, r24
     8ec:	08 95       	ret

000008ee <pcint19ActivateInterrupt>:
     8ee:	82 30       	cpi	r24, 0x02	; 2
     8f0:	91 f0       	breq	.+36     	; 0x916 <__stack+0x17>
     8f2:	83 30       	cpi	r24, 0x03	; 3
     8f4:	28 f4       	brcc	.+10     	; 0x900 <__stack+0x1>
     8f6:	88 23       	and	r24, r24
     8f8:	49 f0       	breq	.+18     	; 0x90c <__stack+0xd>
     8fa:	81 30       	cpi	r24, 0x01	; 1
     8fc:	29 f4       	brne	.+10     	; 0x908 <__stack+0x9>
     8fe:	08 c0       	rjmp	.+16     	; 0x910 <__stack+0x11>
     900:	83 30       	cpi	r24, 0x03	; 3
     902:	59 f0       	breq	.+22     	; 0x91a <__stack+0x1b>
     904:	8f 3f       	cpi	r24, 0xFF	; 255
     906:	59 f0       	breq	.+22     	; 0x91e <__stack+0x1f>
     908:	81 e0       	ldi	r24, 0x01	; 1
     90a:	08 95       	ret
     90c:	5b 98       	cbi	0x0b, 3	; 11
     90e:	01 c0       	rjmp	.+2      	; 0x912 <__stack+0x13>
     910:	5b 9a       	sbi	0x0b, 3	; 11
     912:	53 9a       	sbi	0x0a, 3	; 10
     914:	04 c0       	rjmp	.+8      	; 0x91e <__stack+0x1f>
     916:	5b 98       	cbi	0x0b, 3	; 11
     918:	01 c0       	rjmp	.+2      	; 0x91c <__stack+0x1d>
     91a:	5b 9a       	sbi	0x0b, 3	; 11
     91c:	53 98       	cbi	0x0a, 3	; 10
     91e:	80 91 6d 00 	lds	r24, 0x006D
     922:	88 60       	ori	r24, 0x08	; 8
     924:	80 93 6d 00 	sts	0x006D, r24
     928:	80 e0       	ldi	r24, 0x00	; 0
     92a:	08 95       	ret

0000092c <pcint19DeactivateInterrupt>:
     92c:	ed e6       	ldi	r30, 0x6D	; 109
     92e:	f0 e0       	ldi	r31, 0x00	; 0
     930:	80 81       	ld	r24, Z
     932:	87 7f       	andi	r24, 0xF7	; 247
     934:	80 83       	st	Z, r24
     936:	08 95       	ret

00000938 <pcint20ActivateInterrupt>:
     938:	82 30       	cpi	r24, 0x02	; 2
     93a:	91 f0       	breq	.+36     	; 0x960 <pcint20ActivateInterrupt+0x28>
     93c:	83 30       	cpi	r24, 0x03	; 3
     93e:	28 f4       	brcc	.+10     	; 0x94a <pcint20ActivateInterrupt+0x12>
     940:	88 23       	and	r24, r24
     942:	49 f0       	breq	.+18     	; 0x956 <pcint20ActivateInterrupt+0x1e>
     944:	81 30       	cpi	r24, 0x01	; 1
     946:	29 f4       	brne	.+10     	; 0x952 <pcint20ActivateInterrupt+0x1a>
     948:	08 c0       	rjmp	.+16     	; 0x95a <pcint20ActivateInterrupt+0x22>
     94a:	83 30       	cpi	r24, 0x03	; 3
     94c:	59 f0       	breq	.+22     	; 0x964 <pcint20ActivateInterrupt+0x2c>
     94e:	8f 3f       	cpi	r24, 0xFF	; 255
     950:	59 f0       	breq	.+22     	; 0x968 <pcint20ActivateInterrupt+0x30>
     952:	81 e0       	ldi	r24, 0x01	; 1
     954:	08 95       	ret
     956:	5c 98       	cbi	0x0b, 4	; 11
     958:	01 c0       	rjmp	.+2      	; 0x95c <pcint20ActivateInterrupt+0x24>
     95a:	5c 9a       	sbi	0x0b, 4	; 11
     95c:	54 9a       	sbi	0x0a, 4	; 10
     95e:	04 c0       	rjmp	.+8      	; 0x968 <pcint20ActivateInterrupt+0x30>
     960:	5c 98       	cbi	0x0b, 4	; 11
     962:	01 c0       	rjmp	.+2      	; 0x966 <pcint20ActivateInterrupt+0x2e>
     964:	5c 9a       	sbi	0x0b, 4	; 11
     966:	54 98       	cbi	0x0a, 4	; 10
     968:	80 91 6d 00 	lds	r24, 0x006D
     96c:	80 61       	ori	r24, 0x10	; 16
     96e:	80 93 6d 00 	sts	0x006D, r24
     972:	80 e0       	ldi	r24, 0x00	; 0
     974:	08 95       	ret

00000976 <pcint20DeactivateInterrupt>:
     976:	ed e6       	ldi	r30, 0x6D	; 109
     978:	f0 e0       	ldi	r31, 0x00	; 0
     97a:	80 81       	ld	r24, Z
     97c:	8f 7e       	andi	r24, 0xEF	; 239
     97e:	80 83       	st	Z, r24
     980:	08 95       	ret

00000982 <pcint21ActivateInterrupt>:
     982:	82 30       	cpi	r24, 0x02	; 2
     984:	91 f0       	breq	.+36     	; 0x9aa <pcint21ActivateInterrupt+0x28>
     986:	83 30       	cpi	r24, 0x03	; 3
     988:	28 f4       	brcc	.+10     	; 0x994 <pcint21ActivateInterrupt+0x12>
     98a:	88 23       	and	r24, r24
     98c:	49 f0       	breq	.+18     	; 0x9a0 <pcint21ActivateInterrupt+0x1e>
     98e:	81 30       	cpi	r24, 0x01	; 1
     990:	29 f4       	brne	.+10     	; 0x99c <pcint21ActivateInterrupt+0x1a>
     992:	08 c0       	rjmp	.+16     	; 0x9a4 <pcint21ActivateInterrupt+0x22>
     994:	83 30       	cpi	r24, 0x03	; 3
     996:	59 f0       	breq	.+22     	; 0x9ae <pcint21ActivateInterrupt+0x2c>
     998:	8f 3f       	cpi	r24, 0xFF	; 255
     99a:	59 f0       	breq	.+22     	; 0x9b2 <pcint21ActivateInterrupt+0x30>
     99c:	81 e0       	ldi	r24, 0x01	; 1
     99e:	08 95       	ret
     9a0:	5d 98       	cbi	0x0b, 5	; 11
     9a2:	01 c0       	rjmp	.+2      	; 0x9a6 <pcint21ActivateInterrupt+0x24>
     9a4:	5d 9a       	sbi	0x0b, 5	; 11
     9a6:	55 9a       	sbi	0x0a, 5	; 10
     9a8:	04 c0       	rjmp	.+8      	; 0x9b2 <pcint21ActivateInterrupt+0x30>
     9aa:	5d 98       	cbi	0x0b, 5	; 11
     9ac:	01 c0       	rjmp	.+2      	; 0x9b0 <pcint21ActivateInterrupt+0x2e>
     9ae:	5d 9a       	sbi	0x0b, 5	; 11
     9b0:	55 98       	cbi	0x0a, 5	; 10
     9b2:	80 91 6d 00 	lds	r24, 0x006D
     9b6:	80 62       	ori	r24, 0x20	; 32
     9b8:	80 93 6d 00 	sts	0x006D, r24
     9bc:	80 e0       	ldi	r24, 0x00	; 0
     9be:	08 95       	ret

000009c0 <pcint21DeactivateInterrupt>:
     9c0:	ed e6       	ldi	r30, 0x6D	; 109
     9c2:	f0 e0       	ldi	r31, 0x00	; 0
     9c4:	80 81       	ld	r24, Z
     9c6:	8f 7d       	andi	r24, 0xDF	; 223
     9c8:	80 83       	st	Z, r24
     9ca:	08 95       	ret

000009cc <pcint22ActivateInterrupt>:
     9cc:	82 30       	cpi	r24, 0x02	; 2
     9ce:	91 f0       	breq	.+36     	; 0x9f4 <pcint22ActivateInterrupt+0x28>
     9d0:	83 30       	cpi	r24, 0x03	; 3
     9d2:	28 f4       	brcc	.+10     	; 0x9de <pcint22ActivateInterrupt+0x12>
     9d4:	88 23       	and	r24, r24
     9d6:	49 f0       	breq	.+18     	; 0x9ea <pcint22ActivateInterrupt+0x1e>
     9d8:	81 30       	cpi	r24, 0x01	; 1
     9da:	29 f4       	brne	.+10     	; 0x9e6 <pcint22ActivateInterrupt+0x1a>
     9dc:	08 c0       	rjmp	.+16     	; 0x9ee <pcint22ActivateInterrupt+0x22>
     9de:	83 30       	cpi	r24, 0x03	; 3
     9e0:	59 f0       	breq	.+22     	; 0x9f8 <pcint22ActivateInterrupt+0x2c>
     9e2:	8f 3f       	cpi	r24, 0xFF	; 255
     9e4:	59 f0       	breq	.+22     	; 0x9fc <pcint22ActivateInterrupt+0x30>
     9e6:	81 e0       	ldi	r24, 0x01	; 1
     9e8:	08 95       	ret
     9ea:	5e 98       	cbi	0x0b, 6	; 11
     9ec:	01 c0       	rjmp	.+2      	; 0x9f0 <pcint22ActivateInterrupt+0x24>
     9ee:	5e 9a       	sbi	0x0b, 6	; 11
     9f0:	56 9a       	sbi	0x0a, 6	; 10
     9f2:	04 c0       	rjmp	.+8      	; 0x9fc <pcint22ActivateInterrupt+0x30>
     9f4:	5e 98       	cbi	0x0b, 6	; 11
     9f6:	01 c0       	rjmp	.+2      	; 0x9fa <pcint22ActivateInterrupt+0x2e>
     9f8:	5e 9a       	sbi	0x0b, 6	; 11
     9fa:	56 98       	cbi	0x0a, 6	; 10
     9fc:	80 91 6d 00 	lds	r24, 0x006D
     a00:	80 64       	ori	r24, 0x40	; 64
     a02:	80 93 6d 00 	sts	0x006D, r24
     a06:	80 e0       	ldi	r24, 0x00	; 0
     a08:	08 95       	ret

00000a0a <pcint22DeactivateInterrupt>:
     a0a:	ed e6       	ldi	r30, 0x6D	; 109
     a0c:	f0 e0       	ldi	r31, 0x00	; 0
     a0e:	80 81       	ld	r24, Z
     a10:	8f 7b       	andi	r24, 0xBF	; 191
     a12:	80 83       	st	Z, r24
     a14:	08 95       	ret

00000a16 <pcint23ActivateInterrupt>:
     a16:	82 30       	cpi	r24, 0x02	; 2
     a18:	91 f0       	breq	.+36     	; 0xa3e <pcint23ActivateInterrupt+0x28>
     a1a:	83 30       	cpi	r24, 0x03	; 3
     a1c:	28 f4       	brcc	.+10     	; 0xa28 <pcint23ActivateInterrupt+0x12>
     a1e:	88 23       	and	r24, r24
     a20:	49 f0       	breq	.+18     	; 0xa34 <pcint23ActivateInterrupt+0x1e>
     a22:	81 30       	cpi	r24, 0x01	; 1
     a24:	29 f4       	brne	.+10     	; 0xa30 <pcint23ActivateInterrupt+0x1a>
     a26:	08 c0       	rjmp	.+16     	; 0xa38 <pcint23ActivateInterrupt+0x22>
     a28:	83 30       	cpi	r24, 0x03	; 3
     a2a:	59 f0       	breq	.+22     	; 0xa42 <pcint23ActivateInterrupt+0x2c>
     a2c:	8f 3f       	cpi	r24, 0xFF	; 255
     a2e:	59 f0       	breq	.+22     	; 0xa46 <pcint23ActivateInterrupt+0x30>
     a30:	81 e0       	ldi	r24, 0x01	; 1
     a32:	08 95       	ret
     a34:	5f 98       	cbi	0x0b, 7	; 11
     a36:	01 c0       	rjmp	.+2      	; 0xa3a <pcint23ActivateInterrupt+0x24>
     a38:	5f 9a       	sbi	0x0b, 7	; 11
     a3a:	57 9a       	sbi	0x0a, 7	; 10
     a3c:	04 c0       	rjmp	.+8      	; 0xa46 <pcint23ActivateInterrupt+0x30>
     a3e:	5f 98       	cbi	0x0b, 7	; 11
     a40:	01 c0       	rjmp	.+2      	; 0xa44 <pcint23ActivateInterrupt+0x2e>
     a42:	5f 9a       	sbi	0x0b, 7	; 11
     a44:	57 98       	cbi	0x0a, 7	; 10
     a46:	80 91 6d 00 	lds	r24, 0x006D
     a4a:	80 68       	ori	r24, 0x80	; 128
     a4c:	80 93 6d 00 	sts	0x006D, r24
     a50:	80 e0       	ldi	r24, 0x00	; 0
     a52:	08 95       	ret

00000a54 <pcint23DeactivateInterrupt>:
     a54:	ed e6       	ldi	r30, 0x6D	; 109
     a56:	f0 e0       	ldi	r31, 0x00	; 0
     a58:	80 81       	ld	r24, Z
     a5a:	8f 77       	andi	r24, 0x7F	; 127
     a5c:	80 83       	st	Z, r24
     a5e:	08 95       	ret

00000a60 <timer0Config>:
     a60:	24 b5       	in	r18, 0x24	; 36
     a62:	95 b5       	in	r25, 0x25	; 37
     a64:	6f 3f       	cpi	r22, 0xFF	; 255
     a66:	29 f1       	breq	.+74     	; 0xab2 <timer0Config+0x52>
     a68:	98 7f       	andi	r25, 0xF8	; 248
     a6a:	64 30       	cpi	r22, 0x04	; 4
     a6c:	d9 f0       	breq	.+54     	; 0xaa4 <timer0Config+0x44>
     a6e:	65 30       	cpi	r22, 0x05	; 5
     a70:	48 f4       	brcc	.+18     	; 0xa84 <timer0Config+0x24>
     a72:	61 30       	cpi	r22, 0x01	; 1
     a74:	89 f0       	breq	.+34     	; 0xa98 <timer0Config+0x38>
     a76:	61 30       	cpi	r22, 0x01	; 1
     a78:	e0 f0       	brcs	.+56     	; 0xab2 <timer0Config+0x52>
     a7a:	62 30       	cpi	r22, 0x02	; 2
     a7c:	79 f0       	breq	.+30     	; 0xa9c <timer0Config+0x3c>
     a7e:	63 30       	cpi	r22, 0x03	; 3
     a80:	49 f4       	brne	.+18     	; 0xa94 <timer0Config+0x34>
     a82:	0e c0       	rjmp	.+28     	; 0xaa0 <timer0Config+0x40>
     a84:	66 30       	cpi	r22, 0x06	; 6
     a86:	91 f0       	breq	.+36     	; 0xaac <timer0Config+0x4c>
     a88:	66 30       	cpi	r22, 0x06	; 6
     a8a:	70 f0       	brcs	.+28     	; 0xaa8 <timer0Config+0x48>
     a8c:	67 30       	cpi	r22, 0x07	; 7
     a8e:	81 f0       	breq	.+32     	; 0xab0 <timer0Config+0x50>
     a90:	6f 3f       	cpi	r22, 0xFF	; 255
     a92:	79 f0       	breq	.+30     	; 0xab2 <timer0Config+0x52>
     a94:	83 e0       	ldi	r24, 0x03	; 3
     a96:	08 95       	ret
     a98:	91 60       	ori	r25, 0x01	; 1
     a9a:	0b c0       	rjmp	.+22     	; 0xab2 <timer0Config+0x52>
     a9c:	92 60       	ori	r25, 0x02	; 2
     a9e:	09 c0       	rjmp	.+18     	; 0xab2 <timer0Config+0x52>
     aa0:	93 60       	ori	r25, 0x03	; 3
     aa2:	07 c0       	rjmp	.+14     	; 0xab2 <timer0Config+0x52>
     aa4:	94 60       	ori	r25, 0x04	; 4
     aa6:	05 c0       	rjmp	.+10     	; 0xab2 <timer0Config+0x52>
     aa8:	95 60       	ori	r25, 0x05	; 5
     aaa:	03 c0       	rjmp	.+6      	; 0xab2 <timer0Config+0x52>
     aac:	96 60       	ori	r25, 0x06	; 6
     aae:	01 c0       	rjmp	.+2      	; 0xab2 <timer0Config+0x52>
     ab0:	97 60       	ori	r25, 0x07	; 7
     ab2:	8f 3f       	cpi	r24, 0xFF	; 255
     ab4:	d1 f0       	breq	.+52     	; 0xaea <timer0Config+0x8a>
     ab6:	2c 7f       	andi	r18, 0xFC	; 252
     ab8:	97 7f       	andi	r25, 0xF7	; 247
     aba:	83 30       	cpi	r24, 0x03	; 3
     abc:	a9 f0       	breq	.+42     	; 0xae8 <timer0Config+0x88>
     abe:	84 30       	cpi	r24, 0x04	; 4
     ac0:	28 f4       	brcc	.+10     	; 0xacc <timer0Config+0x6c>
     ac2:	81 30       	cpi	r24, 0x01	; 1
     ac4:	71 f0       	breq	.+28     	; 0xae2 <timer0Config+0x82>
     ac6:	82 30       	cpi	r24, 0x02	; 2
     ac8:	48 f4       	brcc	.+18     	; 0xadc <timer0Config+0x7c>
     aca:	0f c0       	rjmp	.+30     	; 0xaea <timer0Config+0x8a>
     acc:	87 30       	cpi	r24, 0x07	; 7
     ace:	59 f0       	breq	.+22     	; 0xae6 <timer0Config+0x86>
     ad0:	8f 3f       	cpi	r24, 0xFF	; 255
     ad2:	59 f0       	breq	.+22     	; 0xaea <timer0Config+0x8a>
     ad4:	85 30       	cpi	r24, 0x05	; 5
     ad6:	21 f0       	breq	.+8      	; 0xae0 <timer0Config+0x80>
     ad8:	84 e0       	ldi	r24, 0x04	; 4
     ada:	08 95       	ret
     adc:	22 60       	ori	r18, 0x02	; 2
     ade:	05 c0       	rjmp	.+10     	; 0xaea <timer0Config+0x8a>
     ae0:	98 60       	ori	r25, 0x08	; 8
     ae2:	21 60       	ori	r18, 0x01	; 1
     ae4:	02 c0       	rjmp	.+4      	; 0xaea <timer0Config+0x8a>
     ae6:	98 60       	ori	r25, 0x08	; 8
     ae8:	23 60       	ori	r18, 0x03	; 3
     aea:	24 bd       	out	0x24, r18	; 36
     aec:	95 bd       	out	0x25, r25	; 37
     aee:	80 e0       	ldi	r24, 0x00	; 0
     af0:	08 95       	ret

00000af2 <timer0OutputConfig>:
     af2:	94 b5       	in	r25, 0x24	; 36
     af4:	8f 3f       	cpi	r24, 0xFF	; 255
     af6:	a1 f0       	breq	.+40     	; 0xb20 <timer0OutputConfig+0x2e>
     af8:	9f 73       	andi	r25, 0x3F	; 63
     afa:	82 30       	cpi	r24, 0x02	; 2
     afc:	71 f0       	breq	.+28     	; 0xb1a <timer0OutputConfig+0x28>
     afe:	83 30       	cpi	r24, 0x03	; 3
     b00:	28 f4       	brcc	.+10     	; 0xb0c <timer0OutputConfig+0x1a>
     b02:	88 23       	and	r24, r24
     b04:	69 f0       	breq	.+26     	; 0xb20 <timer0OutputConfig+0x2e>
     b06:	81 30       	cpi	r24, 0x01	; 1
     b08:	21 f5       	brne	.+72     	; 0xb52 <timer0OutputConfig+0x60>
     b0a:	05 c0       	rjmp	.+10     	; 0xb16 <timer0OutputConfig+0x24>
     b0c:	83 30       	cpi	r24, 0x03	; 3
     b0e:	39 f0       	breq	.+14     	; 0xb1e <timer0OutputConfig+0x2c>
     b10:	8f 3f       	cpi	r24, 0xFF	; 255
     b12:	f9 f4       	brne	.+62     	; 0xb52 <timer0OutputConfig+0x60>
     b14:	05 c0       	rjmp	.+10     	; 0xb20 <timer0OutputConfig+0x2e>
     b16:	90 64       	ori	r25, 0x40	; 64
     b18:	03 c0       	rjmp	.+6      	; 0xb20 <timer0OutputConfig+0x2e>
     b1a:	90 68       	ori	r25, 0x80	; 128
     b1c:	01 c0       	rjmp	.+2      	; 0xb20 <timer0OutputConfig+0x2e>
     b1e:	90 6c       	ori	r25, 0xC0	; 192
     b20:	6f 3f       	cpi	r22, 0xFF	; 255
     b22:	a1 f0       	breq	.+40     	; 0xb4c <timer0OutputConfig+0x5a>
     b24:	9f 7c       	andi	r25, 0xCF	; 207
     b26:	82 30       	cpi	r24, 0x02	; 2
     b28:	71 f0       	breq	.+28     	; 0xb46 <timer0OutputConfig+0x54>
     b2a:	83 30       	cpi	r24, 0x03	; 3
     b2c:	28 f4       	brcc	.+10     	; 0xb38 <timer0OutputConfig+0x46>
     b2e:	88 23       	and	r24, r24
     b30:	69 f0       	breq	.+26     	; 0xb4c <timer0OutputConfig+0x5a>
     b32:	81 30       	cpi	r24, 0x01	; 1
     b34:	71 f4       	brne	.+28     	; 0xb52 <timer0OutputConfig+0x60>
     b36:	05 c0       	rjmp	.+10     	; 0xb42 <timer0OutputConfig+0x50>
     b38:	83 30       	cpi	r24, 0x03	; 3
     b3a:	39 f0       	breq	.+14     	; 0xb4a <timer0OutputConfig+0x58>
     b3c:	8f 3f       	cpi	r24, 0xFF	; 255
     b3e:	49 f4       	brne	.+18     	; 0xb52 <timer0OutputConfig+0x60>
     b40:	05 c0       	rjmp	.+10     	; 0xb4c <timer0OutputConfig+0x5a>
     b42:	90 61       	ori	r25, 0x10	; 16
     b44:	03 c0       	rjmp	.+6      	; 0xb4c <timer0OutputConfig+0x5a>
     b46:	90 62       	ori	r25, 0x20	; 32
     b48:	01 c0       	rjmp	.+2      	; 0xb4c <timer0OutputConfig+0x5a>
     b4a:	90 63       	ori	r25, 0x30	; 48
     b4c:	94 bd       	out	0x24, r25	; 36
     b4e:	80 e0       	ldi	r24, 0x00	; 0
     b50:	08 95       	ret
     b52:	81 e0       	ldi	r24, 0x01	; 1
     b54:	08 95       	ret

00000b56 <timer0ActivateOverflowInterrupt>:
     b56:	ee e6       	ldi	r30, 0x6E	; 110
     b58:	f0 e0       	ldi	r31, 0x00	; 0
     b5a:	80 81       	ld	r24, Z
     b5c:	81 60       	ori	r24, 0x01	; 1
     b5e:	80 83       	st	Z, r24
     b60:	08 95       	ret

00000b62 <timer0DeactivateOverflowInterrupt>:
     b62:	ee e6       	ldi	r30, 0x6E	; 110
     b64:	f0 e0       	ldi	r31, 0x00	; 0
     b66:	80 81       	ld	r24, Z
     b68:	8e 7f       	andi	r24, 0xFE	; 254
     b6a:	80 83       	st	Z, r24
     b6c:	08 95       	ret

00000b6e <timer0ClearOverflowInterruptRequest>:
     b6e:	a8 9a       	sbi	0x15, 0	; 21
     b70:	08 95       	ret

00000b72 <timer0ActivateCompareAInterrupt>:
     b72:	ee e6       	ldi	r30, 0x6E	; 110
     b74:	f0 e0       	ldi	r31, 0x00	; 0
     b76:	80 81       	ld	r24, Z
     b78:	82 60       	ori	r24, 0x02	; 2
     b7a:	80 83       	st	Z, r24
     b7c:	08 95       	ret

00000b7e <timer0DeactivateCompareAInterrupt>:
     b7e:	ee e6       	ldi	r30, 0x6E	; 110
     b80:	f0 e0       	ldi	r31, 0x00	; 0
     b82:	80 81       	ld	r24, Z
     b84:	8d 7f       	andi	r24, 0xFD	; 253
     b86:	80 83       	st	Z, r24
     b88:	08 95       	ret

00000b8a <timer0ClearCompareAInterruptRequest>:
     b8a:	a9 9a       	sbi	0x15, 1	; 21
     b8c:	08 95       	ret

00000b8e <timer0ActivateCompareBInterrupt>:
     b8e:	ee e6       	ldi	r30, 0x6E	; 110
     b90:	f0 e0       	ldi	r31, 0x00	; 0
     b92:	80 81       	ld	r24, Z
     b94:	84 60       	ori	r24, 0x04	; 4
     b96:	80 83       	st	Z, r24
     b98:	08 95       	ret

00000b9a <timer0DeactivateCompareBInterrupt>:
     b9a:	ee e6       	ldi	r30, 0x6E	; 110
     b9c:	f0 e0       	ldi	r31, 0x00	; 0
     b9e:	80 81       	ld	r24, Z
     ba0:	8b 7f       	andi	r24, 0xFB	; 251
     ba2:	80 83       	st	Z, r24
     ba4:	08 95       	ret

00000ba6 <timer0ClearCompareBInterruptRequest>:
     ba6:	aa 9a       	sbi	0x15, 2	; 21
     ba8:	08 95       	ret

00000baa <timer0ForceCompareA>:
     baa:	85 b5       	in	r24, 0x25	; 37
     bac:	80 68       	ori	r24, 0x80	; 128
     bae:	85 bd       	out	0x25, r24	; 37
     bb0:	08 95       	ret

00000bb2 <timer0ForceCompareB>:
     bb2:	85 b5       	in	r24, 0x25	; 37
     bb4:	80 64       	ori	r24, 0x40	; 64
     bb6:	85 bd       	out	0x25, r24	; 37
     bb8:	08 95       	ret

00000bba <timer0SetCounterValue>:
     bba:	86 bd       	out	0x26, r24	; 38
     bbc:	08 95       	ret

00000bbe <timer0GetCounterValue>:
     bbe:	86 b5       	in	r24, 0x26	; 38
     bc0:	08 95       	ret

00000bc2 <timer0SetCompareAValue>:
     bc2:	87 bd       	out	0x27, r24	; 39
     bc4:	08 95       	ret

00000bc6 <timer0GetCompareAValue>:
     bc6:	87 b5       	in	r24, 0x27	; 39
     bc8:	08 95       	ret

00000bca <timer0SetCompareBValue>:
     bca:	88 bd       	out	0x28, r24	; 40
     bcc:	08 95       	ret

00000bce <timer0GetCompareBValue>:
     bce:	88 b5       	in	r24, 0x28	; 40
     bd0:	08 95       	ret

00000bd2 <timer1Config>:
     bd2:	28 2f       	mov	r18, r24
     bd4:	30 91 80 00 	lds	r19, 0x0080
     bd8:	90 91 81 00 	lds	r25, 0x0081
     bdc:	6f 3f       	cpi	r22, 0xFF	; 255
     bde:	11 f0       	breq	.+4      	; 0xbe4 <timer1Config+0x12>
     be0:	98 7f       	andi	r25, 0xF8	; 248
     be2:	96 2b       	or	r25, r22
     be4:	2f 3f       	cpi	r18, 0xFF	; 255
     be6:	a1 f0       	breq	.+40     	; 0xc10 <timer1Config+0x3e>
     be8:	82 2f       	mov	r24, r18
     bea:	86 95       	lsr	r24
     bec:	86 95       	lsr	r24
     bee:	86 95       	lsr	r24
     bf0:	80 ff       	sbrs	r24, 0
     bf2:	02 c0       	rjmp	.+4      	; 0xbf8 <timer1Config+0x26>
     bf4:	90 61       	ori	r25, 0x10	; 16
     bf6:	01 c0       	rjmp	.+2      	; 0xbfa <timer1Config+0x28>
     bf8:	9f 7e       	andi	r25, 0xEF	; 239
     bfa:	82 2f       	mov	r24, r18
     bfc:	86 95       	lsr	r24
     bfe:	86 95       	lsr	r24
     c00:	80 ff       	sbrs	r24, 0
     c02:	02 c0       	rjmp	.+4      	; 0xc08 <timer1Config+0x36>
     c04:	98 60       	ori	r25, 0x08	; 8
     c06:	01 c0       	rjmp	.+2      	; 0xc0a <timer1Config+0x38>
     c08:	97 7f       	andi	r25, 0xF7	; 247
     c0a:	23 70       	andi	r18, 0x03	; 3
     c0c:	3c 7f       	andi	r19, 0xFC	; 252
     c0e:	32 2b       	or	r19, r18
     c10:	30 93 80 00 	sts	0x0080, r19
     c14:	90 93 81 00 	sts	0x0081, r25
     c18:	80 e0       	ldi	r24, 0x00	; 0
     c1a:	08 95       	ret

00000c1c <timer1OutputConfig>:
     c1c:	90 91 80 00 	lds	r25, 0x0080
     c20:	8f 3f       	cpi	r24, 0xFF	; 255
     c22:	31 f0       	breq	.+12     	; 0xc30 <timer1OutputConfig+0x14>
     c24:	82 95       	swap	r24
     c26:	88 0f       	add	r24, r24
     c28:	88 0f       	add	r24, r24
     c2a:	80 7c       	andi	r24, 0xC0	; 192
     c2c:	9f 73       	andi	r25, 0x3F	; 63
     c2e:	98 2b       	or	r25, r24
     c30:	6f 3f       	cpi	r22, 0xFF	; 255
     c32:	31 f0       	breq	.+12     	; 0xc40 <timer1OutputConfig+0x24>
     c34:	89 2f       	mov	r24, r25
     c36:	8f 7c       	andi	r24, 0xCF	; 207
     c38:	96 2f       	mov	r25, r22
     c3a:	92 95       	swap	r25
     c3c:	90 7f       	andi	r25, 0xF0	; 240
     c3e:	98 2b       	or	r25, r24
     c40:	90 93 80 00 	sts	0x0080, r25
     c44:	80 e0       	ldi	r24, 0x00	; 0
     c46:	08 95       	ret

00000c48 <timer1InputCaptureNoiseCancelerConfig>:
     c48:	e1 e8       	ldi	r30, 0x81	; 129
     c4a:	f0 e0       	ldi	r31, 0x00	; 0
     c4c:	90 81       	ld	r25, Z
     c4e:	9f 73       	andi	r25, 0x3F	; 63
     c50:	98 2b       	or	r25, r24
     c52:	90 83       	st	Z, r25
     c54:	80 e0       	ldi	r24, 0x00	; 0
     c56:	08 95       	ret

00000c58 <timer1ActivateOverflowInterrupt>:
     c58:	ef e6       	ldi	r30, 0x6F	; 111
     c5a:	f0 e0       	ldi	r31, 0x00	; 0
     c5c:	80 81       	ld	r24, Z
     c5e:	81 60       	ori	r24, 0x01	; 1
     c60:	80 83       	st	Z, r24
     c62:	80 e0       	ldi	r24, 0x00	; 0
     c64:	08 95       	ret

00000c66 <timer1DeactivateOverflowInterrupt>:
     c66:	ef e6       	ldi	r30, 0x6F	; 111
     c68:	f0 e0       	ldi	r31, 0x00	; 0
     c6a:	80 81       	ld	r24, Z
     c6c:	8e 7f       	andi	r24, 0xFE	; 254
     c6e:	80 83       	st	Z, r24
     c70:	80 e0       	ldi	r24, 0x00	; 0
     c72:	08 95       	ret

00000c74 <timer1ClearOverflowInterruptRequest>:
     c74:	b0 9a       	sbi	0x16, 0	; 22
     c76:	80 e0       	ldi	r24, 0x00	; 0
     c78:	08 95       	ret

00000c7a <timer1ActivateCompareAInterrupt>:
     c7a:	ef e6       	ldi	r30, 0x6F	; 111
     c7c:	f0 e0       	ldi	r31, 0x00	; 0
     c7e:	80 81       	ld	r24, Z
     c80:	82 60       	ori	r24, 0x02	; 2
     c82:	80 83       	st	Z, r24
     c84:	80 e0       	ldi	r24, 0x00	; 0
     c86:	08 95       	ret

00000c88 <timer1DeactivateCompareAInterrupt>:
     c88:	ef e6       	ldi	r30, 0x6F	; 111
     c8a:	f0 e0       	ldi	r31, 0x00	; 0
     c8c:	80 81       	ld	r24, Z
     c8e:	8d 7f       	andi	r24, 0xFD	; 253
     c90:	80 83       	st	Z, r24
     c92:	80 e0       	ldi	r24, 0x00	; 0
     c94:	08 95       	ret

00000c96 <timer1ClearCompareAInterruptRequest>:
     c96:	b1 9a       	sbi	0x16, 1	; 22
     c98:	80 e0       	ldi	r24, 0x00	; 0
     c9a:	08 95       	ret

00000c9c <timer1ActivateCompareBInterrupt>:
     c9c:	ef e6       	ldi	r30, 0x6F	; 111
     c9e:	f0 e0       	ldi	r31, 0x00	; 0
     ca0:	80 81       	ld	r24, Z
     ca2:	84 60       	ori	r24, 0x04	; 4
     ca4:	80 83       	st	Z, r24
     ca6:	80 e0       	ldi	r24, 0x00	; 0
     ca8:	08 95       	ret

00000caa <timer1DeactivateCompareBInterrupt>:
     caa:	ef e6       	ldi	r30, 0x6F	; 111
     cac:	f0 e0       	ldi	r31, 0x00	; 0
     cae:	80 81       	ld	r24, Z
     cb0:	8b 7f       	andi	r24, 0xFB	; 251
     cb2:	80 83       	st	Z, r24
     cb4:	80 e0       	ldi	r24, 0x00	; 0
     cb6:	08 95       	ret

00000cb8 <timer1ClearCompareBInterruptRequest>:
     cb8:	b2 9a       	sbi	0x16, 2	; 22
     cba:	80 e0       	ldi	r24, 0x00	; 0
     cbc:	08 95       	ret

00000cbe <timer1ActivateInputCaptureInterrupt>:
     cbe:	ef e6       	ldi	r30, 0x6F	; 111
     cc0:	f0 e0       	ldi	r31, 0x00	; 0
     cc2:	80 81       	ld	r24, Z
     cc4:	80 62       	ori	r24, 0x20	; 32
     cc6:	80 83       	st	Z, r24
     cc8:	80 e0       	ldi	r24, 0x00	; 0
     cca:	08 95       	ret

00000ccc <timer1DeactivateInputCaptureInterrupt>:
     ccc:	ef e6       	ldi	r30, 0x6F	; 111
     cce:	f0 e0       	ldi	r31, 0x00	; 0
     cd0:	80 81       	ld	r24, Z
     cd2:	8f 7d       	andi	r24, 0xDF	; 223
     cd4:	80 83       	st	Z, r24
     cd6:	80 e0       	ldi	r24, 0x00	; 0
     cd8:	08 95       	ret

00000cda <timer1ClearInputCaptureInterruptRequest>:
     cda:	b5 9a       	sbi	0x16, 5	; 22
     cdc:	80 e0       	ldi	r24, 0x00	; 0
     cde:	08 95       	ret

00000ce0 <timer1ForceCompareA>:
     ce0:	e2 e8       	ldi	r30, 0x82	; 130
     ce2:	f0 e0       	ldi	r31, 0x00	; 0
     ce4:	80 81       	ld	r24, Z
     ce6:	80 68       	ori	r24, 0x80	; 128
     ce8:	80 83       	st	Z, r24
     cea:	80 e0       	ldi	r24, 0x00	; 0
     cec:	08 95       	ret

00000cee <timer1ForceCompareB>:
     cee:	e2 e8       	ldi	r30, 0x82	; 130
     cf0:	f0 e0       	ldi	r31, 0x00	; 0
     cf2:	80 81       	ld	r24, Z
     cf4:	80 64       	ori	r24, 0x40	; 64
     cf6:	80 83       	st	Z, r24
     cf8:	80 e0       	ldi	r24, 0x00	; 0
     cfa:	08 95       	ret

00000cfc <timer1SetCounterValue>:
     cfc:	2f b7       	in	r18, 0x3f	; 63
     cfe:	f8 94       	cli
     d00:	90 93 85 00 	sts	0x0085, r25
     d04:	80 93 84 00 	sts	0x0084, r24
     d08:	2f bf       	out	0x3f, r18	; 63
     d0a:	80 e0       	ldi	r24, 0x00	; 0
     d0c:	08 95       	ret

00000d0e <timer1GetCounterValue>:
     d0e:	20 91 84 00 	lds	r18, 0x0084
     d12:	30 91 85 00 	lds	r19, 0x0085
     d16:	c9 01       	movw	r24, r18
     d18:	08 95       	ret

00000d1a <timer1SetCompareAValue>:
     d1a:	2f b7       	in	r18, 0x3f	; 63
     d1c:	f8 94       	cli
     d1e:	90 93 89 00 	sts	0x0089, r25
     d22:	80 93 88 00 	sts	0x0088, r24
     d26:	2f bf       	out	0x3f, r18	; 63
     d28:	80 e0       	ldi	r24, 0x00	; 0
     d2a:	08 95       	ret

00000d2c <timer1GetCompareAValue>:
     d2c:	20 91 88 00 	lds	r18, 0x0088
     d30:	30 91 89 00 	lds	r19, 0x0089
     d34:	c9 01       	movw	r24, r18
     d36:	08 95       	ret

00000d38 <timer1SetCompareBValue>:
     d38:	2f b7       	in	r18, 0x3f	; 63
     d3a:	f8 94       	cli
     d3c:	90 93 8b 00 	sts	0x008B, r25
     d40:	80 93 8a 00 	sts	0x008A, r24
     d44:	2f bf       	out	0x3f, r18	; 63
     d46:	80 e0       	ldi	r24, 0x00	; 0
     d48:	08 95       	ret

00000d4a <timer1GetCompareBValue>:
     d4a:	20 91 8a 00 	lds	r18, 0x008A
     d4e:	30 91 8b 00 	lds	r19, 0x008B
     d52:	c9 01       	movw	r24, r18
     d54:	08 95       	ret

00000d56 <timer1SetInputCaptureValue>:
     d56:	2f b7       	in	r18, 0x3f	; 63
     d58:	f8 94       	cli
     d5a:	90 93 87 00 	sts	0x0087, r25
     d5e:	80 93 86 00 	sts	0x0086, r24
     d62:	2f bf       	out	0x3f, r18	; 63
     d64:	80 e0       	ldi	r24, 0x00	; 0
     d66:	08 95       	ret

00000d68 <timer1GetInputCaptureValue>:
     d68:	20 91 86 00 	lds	r18, 0x0086
     d6c:	30 91 87 00 	lds	r19, 0x0087
     d70:	c9 01       	movw	r24, r18
     d72:	08 95       	ret

00000d74 <timer2Config>:
     d74:	38 2f       	mov	r19, r24
     d76:	20 91 b0 00 	lds	r18, 0x00B0
     d7a:	90 91 b1 00 	lds	r25, 0x00B1
     d7e:	6f 3f       	cpi	r22, 0xFF	; 255
     d80:	11 f0       	breq	.+4      	; 0xd86 <timer2Config+0x12>
     d82:	98 7f       	andi	r25, 0xF8	; 248
     d84:	96 2b       	or	r25, r22
     d86:	3f 3f       	cpi	r19, 0xFF	; 255
     d88:	59 f0       	breq	.+22     	; 0xda0 <timer2Config+0x2c>
     d8a:	83 2f       	mov	r24, r19
     d8c:	86 95       	lsr	r24
     d8e:	86 95       	lsr	r24
     d90:	80 ff       	sbrs	r24, 0
     d92:	02 c0       	rjmp	.+4      	; 0xd98 <timer2Config+0x24>
     d94:	98 60       	ori	r25, 0x08	; 8
     d96:	01 c0       	rjmp	.+2      	; 0xd9a <timer2Config+0x26>
     d98:	97 7f       	andi	r25, 0xF7	; 247
     d9a:	33 70       	andi	r19, 0x03	; 3
     d9c:	2c 7f       	andi	r18, 0xFC	; 252
     d9e:	23 2b       	or	r18, r19
     da0:	20 93 b0 00 	sts	0x00B0, r18
     da4:	90 93 b1 00 	sts	0x00B1, r25
     da8:	80 e0       	ldi	r24, 0x00	; 0
     daa:	08 95       	ret

00000dac <timer2OutputConfig>:
     dac:	90 91 b0 00 	lds	r25, 0x00B0
     db0:	8f 3f       	cpi	r24, 0xFF	; 255
     db2:	31 f0       	breq	.+12     	; 0xdc0 <timer2OutputConfig+0x14>
     db4:	82 95       	swap	r24
     db6:	88 0f       	add	r24, r24
     db8:	88 0f       	add	r24, r24
     dba:	80 7c       	andi	r24, 0xC0	; 192
     dbc:	9f 73       	andi	r25, 0x3F	; 63
     dbe:	98 2b       	or	r25, r24
     dc0:	6f 3f       	cpi	r22, 0xFF	; 255
     dc2:	31 f0       	breq	.+12     	; 0xdd0 <timer2OutputConfig+0x24>
     dc4:	89 2f       	mov	r24, r25
     dc6:	8f 7c       	andi	r24, 0xCF	; 207
     dc8:	96 2f       	mov	r25, r22
     dca:	92 95       	swap	r25
     dcc:	90 7f       	andi	r25, 0xF0	; 240
     dce:	98 2b       	or	r25, r24
     dd0:	90 93 b0 00 	sts	0x00B0, r25
     dd4:	80 e0       	ldi	r24, 0x00	; 0
     dd6:	08 95       	ret

00000dd8 <timer2ActivateOverflowInterrupt>:
     dd8:	e0 e7       	ldi	r30, 0x70	; 112
     dda:	f0 e0       	ldi	r31, 0x00	; 0
     ddc:	80 81       	ld	r24, Z
     dde:	81 60       	ori	r24, 0x01	; 1
     de0:	80 83       	st	Z, r24
     de2:	80 e0       	ldi	r24, 0x00	; 0
     de4:	08 95       	ret

00000de6 <timer2DeactivateOverflowInterrupt>:
     de6:	e0 e7       	ldi	r30, 0x70	; 112
     de8:	f0 e0       	ldi	r31, 0x00	; 0
     dea:	80 81       	ld	r24, Z
     dec:	8e 7f       	andi	r24, 0xFE	; 254
     dee:	80 83       	st	Z, r24
     df0:	80 e0       	ldi	r24, 0x00	; 0
     df2:	08 95       	ret

00000df4 <timer2ClearOverflowInterruptRequest>:
     df4:	b8 9a       	sbi	0x17, 0	; 23
     df6:	80 e0       	ldi	r24, 0x00	; 0
     df8:	08 95       	ret

00000dfa <timer2ActivateCompareAInterrupt>:
     dfa:	e0 e7       	ldi	r30, 0x70	; 112
     dfc:	f0 e0       	ldi	r31, 0x00	; 0
     dfe:	80 81       	ld	r24, Z
     e00:	82 60       	ori	r24, 0x02	; 2
     e02:	80 83       	st	Z, r24
     e04:	80 e0       	ldi	r24, 0x00	; 0
     e06:	08 95       	ret

00000e08 <timer2DeactivateCompareAInterrupt>:
     e08:	e0 e7       	ldi	r30, 0x70	; 112
     e0a:	f0 e0       	ldi	r31, 0x00	; 0
     e0c:	80 81       	ld	r24, Z
     e0e:	8d 7f       	andi	r24, 0xFD	; 253
     e10:	80 83       	st	Z, r24
     e12:	80 e0       	ldi	r24, 0x00	; 0
     e14:	08 95       	ret

00000e16 <timer2ClearCompareAInterruptRequest>:
     e16:	b9 9a       	sbi	0x17, 1	; 23
     e18:	80 e0       	ldi	r24, 0x00	; 0
     e1a:	08 95       	ret

00000e1c <timer2ActivateCompareBInterrupt>:
     e1c:	e0 e7       	ldi	r30, 0x70	; 112
     e1e:	f0 e0       	ldi	r31, 0x00	; 0
     e20:	80 81       	ld	r24, Z
     e22:	84 60       	ori	r24, 0x04	; 4
     e24:	80 83       	st	Z, r24
     e26:	80 e0       	ldi	r24, 0x00	; 0
     e28:	08 95       	ret

00000e2a <timer2DeactivateCompareBInterrupt>:
     e2a:	e0 e7       	ldi	r30, 0x70	; 112
     e2c:	f0 e0       	ldi	r31, 0x00	; 0
     e2e:	80 81       	ld	r24, Z
     e30:	8b 7f       	andi	r24, 0xFB	; 251
     e32:	80 83       	st	Z, r24
     e34:	80 e0       	ldi	r24, 0x00	; 0
     e36:	08 95       	ret

00000e38 <timer2ClearCompareBInterruptRequest>:
     e38:	ba 9a       	sbi	0x17, 2	; 23
     e3a:	80 e0       	ldi	r24, 0x00	; 0
     e3c:	08 95       	ret

00000e3e <timer2ForceCompareA>:
     e3e:	e1 eb       	ldi	r30, 0xB1	; 177
     e40:	f0 e0       	ldi	r31, 0x00	; 0
     e42:	80 81       	ld	r24, Z
     e44:	80 68       	ori	r24, 0x80	; 128
     e46:	80 83       	st	Z, r24
     e48:	80 e0       	ldi	r24, 0x00	; 0
     e4a:	08 95       	ret

00000e4c <timer2ForceCompareB>:
     e4c:	e1 eb       	ldi	r30, 0xB1	; 177
     e4e:	f0 e0       	ldi	r31, 0x00	; 0
     e50:	80 81       	ld	r24, Z
     e52:	80 64       	ori	r24, 0x40	; 64
     e54:	80 83       	st	Z, r24
     e56:	80 e0       	ldi	r24, 0x00	; 0
     e58:	08 95       	ret

00000e5a <timer2SetCounterValue>:
     e5a:	80 93 b2 00 	sts	0x00B2, r24
     e5e:	80 e0       	ldi	r24, 0x00	; 0
     e60:	08 95       	ret

00000e62 <timer2GetCounterValue>:
     e62:	80 91 b2 00 	lds	r24, 0x00B2
     e66:	08 95       	ret

00000e68 <timer2SetCompareAValue>:
     e68:	80 93 b3 00 	sts	0x00B3, r24
     e6c:	80 e0       	ldi	r24, 0x00	; 0
     e6e:	08 95       	ret

00000e70 <timer2GetCompareAValue>:
     e70:	80 91 b3 00 	lds	r24, 0x00B3
     e74:	08 95       	ret

00000e76 <timer2SetCompareBValue>:
     e76:	80 93 b4 00 	sts	0x00B4, r24
     e7a:	80 e0       	ldi	r24, 0x00	; 0
     e7c:	08 95       	ret

00000e7e <timer2GetCompareBValue>:
     e7e:	80 91 b4 00 	lds	r24, 0x00B4
     e82:	08 95       	ret

00000e84 <adcConfig>:
     e84:	98 2f       	mov	r25, r24
     e86:	6f 3f       	cpi	r22, 0xFF	; 255
     e88:	51 f0       	breq	.+20     	; 0xe9e <adcConfig+0x1a>
     e8a:	80 91 7c 00 	lds	r24, 0x007C
     e8e:	62 95       	swap	r22
     e90:	66 0f       	add	r22, r22
     e92:	66 0f       	add	r22, r22
     e94:	60 7c       	andi	r22, 0xC0	; 192
     e96:	8f 73       	andi	r24, 0x3F	; 63
     e98:	86 2b       	or	r24, r22
     e9a:	80 93 7c 00 	sts	0x007C, r24
     e9e:	4f 3f       	cpi	r20, 0xFF	; 255
     ea0:	31 f0       	breq	.+12     	; 0xeae <adcConfig+0x2a>
     ea2:	80 91 7a 00 	lds	r24, 0x007A
     ea6:	88 7f       	andi	r24, 0xF8	; 248
     ea8:	84 2b       	or	r24, r20
     eaa:	80 93 7a 00 	sts	0x007A, r24
     eae:	9f 3f       	cpi	r25, 0xFF	; 255
     eb0:	39 f0       	breq	.+14     	; 0xec0 <adcConfig+0x3c>
     eb2:	99 23       	and	r25, r25
     eb4:	39 f4       	brne	.+14     	; 0xec4 <adcConfig+0x40>
     eb6:	80 91 7a 00 	lds	r24, 0x007A
     eba:	8f 7d       	andi	r24, 0xDF	; 223
     ebc:	80 93 7a 00 	sts	0x007A, r24
     ec0:	80 e0       	ldi	r24, 0x00	; 0
     ec2:	08 95       	ret
     ec4:	80 91 7b 00 	lds	r24, 0x007B
     ec8:	88 7f       	andi	r24, 0xF8	; 248
     eca:	95 30       	cpi	r25, 0x05	; 5
     ecc:	b9 f0       	breq	.+46     	; 0xefc <adcConfig+0x78>
     ece:	96 30       	cpi	r25, 0x06	; 6
     ed0:	38 f4       	brcc	.+14     	; 0xee0 <adcConfig+0x5c>
     ed2:	93 30       	cpi	r25, 0x03	; 3
     ed4:	79 f0       	breq	.+30     	; 0xef4 <adcConfig+0x70>
     ed6:	94 30       	cpi	r25, 0x04	; 4
     ed8:	78 f4       	brcc	.+30     	; 0xef8 <adcConfig+0x74>
     eda:	92 30       	cpi	r25, 0x02	; 2
     edc:	39 f4       	brne	.+14     	; 0xeec <adcConfig+0x68>
     ede:	08 c0       	rjmp	.+16     	; 0xef0 <adcConfig+0x6c>
     ee0:	97 30       	cpi	r25, 0x07	; 7
     ee2:	81 f0       	breq	.+32     	; 0xf04 <adcConfig+0x80>
     ee4:	97 30       	cpi	r25, 0x07	; 7
     ee6:	60 f0       	brcs	.+24     	; 0xf00 <adcConfig+0x7c>
     ee8:	98 30       	cpi	r25, 0x08	; 8
     eea:	71 f0       	breq	.+28     	; 0xf08 <adcConfig+0x84>
     eec:	87 e0       	ldi	r24, 0x07	; 7
     eee:	08 95       	ret
     ef0:	81 60       	ori	r24, 0x01	; 1
     ef2:	0b c0       	rjmp	.+22     	; 0xf0a <adcConfig+0x86>
     ef4:	82 60       	ori	r24, 0x02	; 2
     ef6:	09 c0       	rjmp	.+18     	; 0xf0a <adcConfig+0x86>
     ef8:	83 60       	ori	r24, 0x03	; 3
     efa:	07 c0       	rjmp	.+14     	; 0xf0a <adcConfig+0x86>
     efc:	84 60       	ori	r24, 0x04	; 4
     efe:	05 c0       	rjmp	.+10     	; 0xf0a <adcConfig+0x86>
     f00:	85 60       	ori	r24, 0x05	; 5
     f02:	03 c0       	rjmp	.+6      	; 0xf0a <adcConfig+0x86>
     f04:	86 60       	ori	r24, 0x06	; 6
     f06:	01 c0       	rjmp	.+2      	; 0xf0a <adcConfig+0x86>
     f08:	87 60       	ori	r24, 0x07	; 7
     f0a:	80 93 7b 00 	sts	0x007B, r24
     f0e:	80 91 7a 00 	lds	r24, 0x007A
     f12:	80 62       	ori	r24, 0x20	; 32
     f14:	80 93 7a 00 	sts	0x007A, r24
     f18:	80 e0       	ldi	r24, 0x00	; 0
     f1a:	08 95       	ret

00000f1c <adcSelectChannel>:
     f1c:	ec e7       	ldi	r30, 0x7C	; 124
     f1e:	f0 e0       	ldi	r31, 0x00	; 0
     f20:	90 81       	ld	r25, Z
     f22:	90 7f       	andi	r25, 0xF0	; 240
     f24:	98 2b       	or	r25, r24
     f26:	90 83       	st	Z, r25
     f28:	80 e0       	ldi	r24, 0x00	; 0
     f2a:	08 95       	ret

00000f2c <adcEnableDigitalInput>:
     f2c:	ee e7       	ldi	r30, 0x7E	; 126
     f2e:	f0 e0       	ldi	r31, 0x00	; 0
     f30:	90 81       	ld	r25, Z
     f32:	80 95       	com	r24
     f34:	98 23       	and	r25, r24
     f36:	90 83       	st	Z, r25
     f38:	80 e0       	ldi	r24, 0x00	; 0
     f3a:	08 95       	ret

00000f3c <adcDisableDigitalInput>:
     f3c:	ee e7       	ldi	r30, 0x7E	; 126
     f3e:	f0 e0       	ldi	r31, 0x00	; 0
     f40:	90 81       	ld	r25, Z
     f42:	98 2b       	or	r25, r24
     f44:	90 83       	st	Z, r25
     f46:	80 e0       	ldi	r24, 0x00	; 0
     f48:	08 95       	ret

00000f4a <adcDataPresentation>:
     f4a:	88 23       	and	r24, r24
     f4c:	21 f4       	brne	.+8      	; 0xf56 <adcDataPresentation+0xc>
     f4e:	80 91 7c 00 	lds	r24, 0x007C
     f52:	80 62       	ori	r24, 0x20	; 32
     f54:	03 c0       	rjmp	.+6      	; 0xf5c <adcDataPresentation+0x12>
     f56:	80 91 7c 00 	lds	r24, 0x007C
     f5a:	8f 7d       	andi	r24, 0xDF	; 223
     f5c:	80 93 7c 00 	sts	0x007C, r24
     f60:	80 e0       	ldi	r24, 0x00	; 0
     f62:	08 95       	ret

00000f64 <adcEnable>:
     f64:	ea e7       	ldi	r30, 0x7A	; 122
     f66:	f0 e0       	ldi	r31, 0x00	; 0
     f68:	80 81       	ld	r24, Z
     f6a:	80 68       	ori	r24, 0x80	; 128
     f6c:	80 83       	st	Z, r24
     f6e:	80 e0       	ldi	r24, 0x00	; 0
     f70:	08 95       	ret

00000f72 <adcDisable>:
     f72:	ea e7       	ldi	r30, 0x7A	; 122
     f74:	f0 e0       	ldi	r31, 0x00	; 0
     f76:	80 81       	ld	r24, Z
     f78:	8f 77       	andi	r24, 0x7F	; 127
     f7a:	80 83       	st	Z, r24
     f7c:	80 e0       	ldi	r24, 0x00	; 0
     f7e:	08 95       	ret

00000f80 <adcClearInterruptRequest>:
     f80:	ea e7       	ldi	r30, 0x7A	; 122
     f82:	f0 e0       	ldi	r31, 0x00	; 0
     f84:	80 81       	ld	r24, Z
     f86:	80 61       	ori	r24, 0x10	; 16
     f88:	80 83       	st	Z, r24
     f8a:	80 e0       	ldi	r24, 0x00	; 0
     f8c:	08 95       	ret

00000f8e <adcActivateInterrupt>:
     f8e:	ea e7       	ldi	r30, 0x7A	; 122
     f90:	f0 e0       	ldi	r31, 0x00	; 0
     f92:	80 81       	ld	r24, Z
     f94:	88 60       	ori	r24, 0x08	; 8
     f96:	80 83       	st	Z, r24
     f98:	80 e0       	ldi	r24, 0x00	; 0
     f9a:	08 95       	ret

00000f9c <adcDeactivateInterrupt>:
     f9c:	ea e7       	ldi	r30, 0x7A	; 122
     f9e:	f0 e0       	ldi	r31, 0x00	; 0
     fa0:	80 81       	ld	r24, Z
     fa2:	87 7f       	andi	r24, 0xF7	; 247
     fa4:	80 83       	st	Z, r24
     fa6:	80 e0       	ldi	r24, 0x00	; 0
     fa8:	08 95       	ret

00000faa <adcStartConversion>:
     faa:	ea e7       	ldi	r30, 0x7A	; 122
     fac:	f0 e0       	ldi	r31, 0x00	; 0
     fae:	80 81       	ld	r24, Z
     fb0:	80 64       	ori	r24, 0x40	; 64
     fb2:	80 83       	st	Z, r24
     fb4:	80 e0       	ldi	r24, 0x00	; 0
     fb6:	08 95       	ret

00000fb8 <adcIsBusy>:
     fb8:	80 91 7a 00 	lds	r24, 0x007A
     fbc:	82 95       	swap	r24
     fbe:	86 95       	lsr	r24
     fc0:	86 95       	lsr	r24
     fc2:	81 70       	andi	r24, 0x01	; 1
     fc4:	08 95       	ret

00000fc6 <adcWaitUntilConversionFinish>:
     fc6:	80 91 7a 00 	lds	r24, 0x007A
     fca:	86 fd       	sbrc	r24, 6
     fcc:	fc cf       	rjmp	.-8      	; 0xfc6 <adcWaitUntilConversionFinish>
     fce:	80 e0       	ldi	r24, 0x00	; 0
     fd0:	08 95       	ret

00000fd2 <usartConfig>:
     fd2:	8f 92       	push	r8
     fd4:	9f 92       	push	r9
     fd6:	af 92       	push	r10
     fd8:	bf 92       	push	r11
     fda:	cf 92       	push	r12
     fdc:	df 92       	push	r13
     fde:	ef 92       	push	r14
     fe0:	ff 92       	push	r15
     fe2:	0f 93       	push	r16
     fe4:	5a 01       	movw	r10, r20
     fe6:	6b 01       	movw	r12, r22
     fe8:	9e 2d       	mov	r25, r14
     fea:	30 91 c0 00 	lds	r19, 0x00C0
     fee:	30 91 c1 00 	lds	r19, 0x00C1
     ff2:	30 91 c2 00 	lds	r19, 0x00C2
     ff6:	9f 3f       	cpi	r25, 0xFF	; 255
     ff8:	21 f0       	breq	.+8      	; 0x1002 <usartConfig+0x30>
     ffa:	92 30       	cpi	r25, 0x02	; 2
     ffc:	10 f0       	brcs	.+4      	; 0x1002 <usartConfig+0x30>
     ffe:	87 e0       	ldi	r24, 0x07	; 7
    1000:	5f c0       	rjmp	.+190    	; 0x10c0 <usartConfig+0xee>
    1002:	0f 3f       	cpi	r16, 0xFF	; 255
    1004:	19 f0       	breq	.+6      	; 0x100c <usartConfig+0x3a>
    1006:	03 30       	cpi	r16, 0x03	; 3
    1008:	08 f0       	brcs	.+2      	; 0x100c <usartConfig+0x3a>
    100a:	59 c0       	rjmp	.+178    	; 0x10be <usartConfig+0xec>
    100c:	2f 3f       	cpi	r18, 0xFF	; 255
    100e:	19 f0       	breq	.+6      	; 0x1016 <usartConfig+0x44>
    1010:	25 30       	cpi	r18, 0x05	; 5
    1012:	08 f0       	brcs	.+2      	; 0x1016 <usartConfig+0x44>
    1014:	54 c0       	rjmp	.+168    	; 0x10be <usartConfig+0xec>
    1016:	8f 3f       	cpi	r24, 0xFF	; 255
    1018:	89 f4       	brne	.+34     	; 0x103c <usartConfig+0x6a>
    101a:	80 91 c2 00 	lds	r24, 0x00C2
    101e:	82 95       	swap	r24
    1020:	86 95       	lsr	r24
    1022:	86 95       	lsr	r24
    1024:	83 70       	andi	r24, 0x03	; 3
    1026:	31 f0       	breq	.+12     	; 0x1034 <usartConfig+0x62>
    1028:	83 30       	cpi	r24, 0x03	; 3
    102a:	11 f4       	brne	.+4      	; 0x1030 <usartConfig+0x5e>
    102c:	84 e0       	ldi	r24, 0x04	; 4
    102e:	06 c0       	rjmp	.+12     	; 0x103c <usartConfig+0x6a>
    1030:	80 e0       	ldi	r24, 0x00	; 0
    1032:	04 c0       	rjmp	.+8      	; 0x103c <usartConfig+0x6a>
    1034:	80 91 c0 00 	lds	r24, 0x00C0
    1038:	86 95       	lsr	r24
    103a:	81 70       	andi	r24, 0x01	; 1
    103c:	9f ef       	ldi	r25, 0xFF	; 255
    103e:	a9 16       	cp	r10, r25
    1040:	9f ef       	ldi	r25, 0xFF	; 255
    1042:	b9 06       	cpc	r11, r25
    1044:	9f ef       	ldi	r25, 0xFF	; 255
    1046:	c9 06       	cpc	r12, r25
    1048:	9f ef       	ldi	r25, 0xFF	; 255
    104a:	d9 06       	cpc	r13, r25
    104c:	b1 f1       	breq	.+108    	; 0x10ba <usartConfig+0xe8>
    104e:	81 30       	cpi	r24, 0x01	; 1
    1050:	91 f0       	breq	.+36     	; 0x1076 <usartConfig+0xa4>
    1052:	81 30       	cpi	r24, 0x01	; 1
    1054:	58 f0       	brcs	.+22     	; 0x106c <usartConfig+0x9a>
    1056:	84 30       	cpi	r24, 0x04	; 4
    1058:	99 f0       	breq	.+38     	; 0x1080 <usartConfig+0xae>
    105a:	88 24       	eor	r8, r8
    105c:	99 24       	eor	r9, r9
    105e:	aa 24       	eor	r10, r10
    1060:	bb 24       	eor	r11, r11
    1062:	cc 24       	eor	r12, r12
    1064:	dd 24       	eor	r13, r13
    1066:	ee 24       	eor	r14, r14
    1068:	ff 24       	eor	r15, r15
    106a:	1b c0       	rjmp	.+54     	; 0x10a2 <usartConfig+0xd0>
    106c:	60 e4       	ldi	r22, 0x40	; 64
    106e:	72 e4       	ldi	r23, 0x42	; 66
    1070:	8f e0       	ldi	r24, 0x0F	; 15
    1072:	90 e0       	ldi	r25, 0x00	; 0
    1074:	09 c0       	rjmp	.+18     	; 0x1088 <usartConfig+0xb6>
    1076:	60 e8       	ldi	r22, 0x80	; 128
    1078:	74 e8       	ldi	r23, 0x84	; 132
    107a:	8e e1       	ldi	r24, 0x1E	; 30
    107c:	90 e0       	ldi	r25, 0x00	; 0
    107e:	04 c0       	rjmp	.+8      	; 0x1088 <usartConfig+0xb6>
    1080:	60 e0       	ldi	r22, 0x00	; 0
    1082:	72 e1       	ldi	r23, 0x12	; 18
    1084:	8a e7       	ldi	r24, 0x7A	; 122
    1086:	90 e0       	ldi	r25, 0x00	; 0
    1088:	a6 01       	movw	r20, r12
    108a:	95 01       	movw	r18, r10
    108c:	0e 94 06 0a 	call	0x140c	; 0x140c <__udivmodsi4>
    1090:	21 50       	subi	r18, 0x01	; 1
    1092:	30 40       	sbci	r19, 0x00	; 0
    1094:	40 40       	sbci	r20, 0x00	; 0
    1096:	50 40       	sbci	r21, 0x00	; 0
    1098:	49 01       	movw	r8, r18
    109a:	5a 01       	movw	r10, r20
    109c:	cc 24       	eor	r12, r12
    109e:	dd 24       	eor	r13, r13
    10a0:	76 01       	movw	r14, r12
    10a2:	94 01       	movw	r18, r8
    10a4:	a5 01       	movw	r20, r10
    10a6:	b6 01       	movw	r22, r12
    10a8:	c7 01       	movw	r24, r14
    10aa:	08 e0       	ldi	r16, 0x08	; 8
    10ac:	0e 94 2a 0a 	call	0x1454	; 0x1454 <__lshrdi3>
    10b0:	2f 70       	andi	r18, 0x0F	; 15
    10b2:	20 93 c5 00 	sts	0x00C5, r18
    10b6:	80 92 c4 00 	sts	0x00C4, r8
    10ba:	80 e0       	ldi	r24, 0x00	; 0
    10bc:	01 c0       	rjmp	.+2      	; 0x10c0 <usartConfig+0xee>
    10be:	85 e0       	ldi	r24, 0x05	; 5
    10c0:	0f 91       	pop	r16
    10c2:	ff 90       	pop	r15
    10c4:	ef 90       	pop	r14
    10c6:	df 90       	pop	r13
    10c8:	cf 90       	pop	r12
    10ca:	bf 90       	pop	r11
    10cc:	af 90       	pop	r10
    10ce:	9f 90       	pop	r9
    10d0:	8f 90       	pop	r8
    10d2:	08 95       	ret

000010d4 <usartEnableReceiver>:
    10d4:	e1 ec       	ldi	r30, 0xC1	; 193
    10d6:	f0 e0       	ldi	r31, 0x00	; 0
    10d8:	80 81       	ld	r24, Z
    10da:	80 61       	ori	r24, 0x10	; 16
    10dc:	80 83       	st	Z, r24
    10de:	80 e0       	ldi	r24, 0x00	; 0
    10e0:	08 95       	ret

000010e2 <usartDisableReceiver>:
    10e2:	e1 ec       	ldi	r30, 0xC1	; 193
    10e4:	f0 e0       	ldi	r31, 0x00	; 0
    10e6:	80 81       	ld	r24, Z
    10e8:	8f 7e       	andi	r24, 0xEF	; 239
    10ea:	80 83       	st	Z, r24
    10ec:	80 e0       	ldi	r24, 0x00	; 0
    10ee:	08 95       	ret

000010f0 <usartEnableTransmitter>:
    10f0:	e1 ec       	ldi	r30, 0xC1	; 193
    10f2:	f0 e0       	ldi	r31, 0x00	; 0
    10f4:	80 81       	ld	r24, Z
    10f6:	88 60       	ori	r24, 0x08	; 8
    10f8:	80 83       	st	Z, r24
    10fa:	80 e0       	ldi	r24, 0x00	; 0
    10fc:	08 95       	ret

000010fe <usartDisableTransmitter>:
    10fe:	e1 ec       	ldi	r30, 0xC1	; 193
    1100:	f0 e0       	ldi	r31, 0x00	; 0
    1102:	80 81       	ld	r24, Z
    1104:	87 7f       	andi	r24, 0xF7	; 247
    1106:	80 83       	st	Z, r24
    1108:	80 e0       	ldi	r24, 0x00	; 0
    110a:	08 95       	ret

0000110c <usartActivateReceptionCompleteInterrupt>:
    110c:	e1 ec       	ldi	r30, 0xC1	; 193
    110e:	f0 e0       	ldi	r31, 0x00	; 0
    1110:	80 81       	ld	r24, Z
    1112:	80 68       	ori	r24, 0x80	; 128
    1114:	80 83       	st	Z, r24
    1116:	80 e0       	ldi	r24, 0x00	; 0
    1118:	08 95       	ret

0000111a <usartDeactivateReceptionCompleteInterrupt>:
    111a:	e1 ec       	ldi	r30, 0xC1	; 193
    111c:	f0 e0       	ldi	r31, 0x00	; 0
    111e:	80 81       	ld	r24, Z
    1120:	8f 77       	andi	r24, 0x7F	; 127
    1122:	80 83       	st	Z, r24
    1124:	80 e0       	ldi	r24, 0x00	; 0
    1126:	08 95       	ret

00001128 <usartActivateTransmissionCompleteInterrupt>:
    1128:	e1 ec       	ldi	r30, 0xC1	; 193
    112a:	f0 e0       	ldi	r31, 0x00	; 0
    112c:	80 81       	ld	r24, Z
    112e:	80 64       	ori	r24, 0x40	; 64
    1130:	80 83       	st	Z, r24
    1132:	80 e0       	ldi	r24, 0x00	; 0
    1134:	08 95       	ret

00001136 <usartDeactivateTransmissionCompleteInterrupt>:
    1136:	e1 ec       	ldi	r30, 0xC1	; 193
    1138:	f0 e0       	ldi	r31, 0x00	; 0
    113a:	80 81       	ld	r24, Z
    113c:	8f 7b       	andi	r24, 0xBF	; 191
    113e:	80 83       	st	Z, r24
    1140:	80 e0       	ldi	r24, 0x00	; 0
    1142:	08 95       	ret

00001144 <usartActivateBufferEmptyInterrupt>:
    1144:	e1 ec       	ldi	r30, 0xC1	; 193
    1146:	f0 e0       	ldi	r31, 0x00	; 0
    1148:	80 81       	ld	r24, Z
    114a:	80 62       	ori	r24, 0x20	; 32
    114c:	80 83       	st	Z, r24
    114e:	80 e0       	ldi	r24, 0x00	; 0
    1150:	08 95       	ret

00001152 <usartDeactivateBufferEmptyInterrupt>:
    1152:	e1 ec       	ldi	r30, 0xC1	; 193
    1154:	f0 e0       	ldi	r31, 0x00	; 0
    1156:	80 81       	ld	r24, Z
    1158:	8f 7d       	andi	r24, 0xDF	; 223
    115a:	80 83       	st	Z, r24
    115c:	80 e0       	ldi	r24, 0x00	; 0
    115e:	08 95       	ret

00001160 <usartStdio>:
    1160:	8d e0       	ldi	r24, 0x0D	; 13
    1162:	91 e0       	ldi	r25, 0x01	; 1
    1164:	90 93 58 01 	sts	0x0158, r25
    1168:	80 93 57 01 	sts	0x0157, r24
    116c:	90 93 56 01 	sts	0x0156, r25
    1170:	80 93 55 01 	sts	0x0155, r24
    1174:	90 93 54 01 	sts	0x0154, r25
    1178:	80 93 53 01 	sts	0x0153, r24
    117c:	80 e0       	ldi	r24, 0x00	; 0
    117e:	08 95       	ret

00001180 <usartIsReceptionComplete>:
    1180:	80 91 c0 00 	lds	r24, 0x00C0
    1184:	88 1f       	adc	r24, r24
    1186:	88 27       	eor	r24, r24
    1188:	88 1f       	adc	r24, r24
    118a:	08 95       	ret

0000118c <usartIsTransmissionComplete>:
    118c:	80 91 c0 00 	lds	r24, 0x00C0
    1190:	82 95       	swap	r24
    1192:	86 95       	lsr	r24
    1194:	86 95       	lsr	r24
    1196:	81 70       	andi	r24, 0x01	; 1
    1198:	08 95       	ret

0000119a <usartIsBufferEmpty>:
    119a:	80 91 c0 00 	lds	r24, 0x00C0
    119e:	82 95       	swap	r24
    11a0:	86 95       	lsr	r24
    11a2:	81 70       	andi	r24, 0x01	; 1
    11a4:	08 95       	ret

000011a6 <usartCheckError>:
    11a6:	80 91 c0 00 	lds	r24, 0x00C0
    11aa:	82 95       	swap	r24
    11ac:	8f 70       	andi	r24, 0x0F	; 15
    11ae:	80 ff       	sbrs	r24, 0
    11b0:	02 c0       	rjmp	.+4      	; 0x11b6 <usartCheckError+0x10>
    11b2:	92 e0       	ldi	r25, 0x02	; 2
    11b4:	01 c0       	rjmp	.+2      	; 0x11b8 <usartCheckError+0x12>
    11b6:	90 e0       	ldi	r25, 0x00	; 0
    11b8:	80 91 c0 00 	lds	r24, 0x00C0
    11bc:	86 95       	lsr	r24
    11be:	86 95       	lsr	r24
    11c0:	86 95       	lsr	r24
    11c2:	80 fd       	sbrc	r24, 0
    11c4:	94 60       	ori	r25, 0x04	; 4
    11c6:	80 91 c0 00 	lds	r24, 0x00C0
    11ca:	86 95       	lsr	r24
    11cc:	86 95       	lsr	r24
    11ce:	80 fd       	sbrc	r24, 0
    11d0:	98 60       	ori	r25, 0x08	; 8
    11d2:	99 23       	and	r25, r25
    11d4:	09 f4       	brne	.+2      	; 0x11d8 <usartCheckError+0x32>
    11d6:	91 e0       	ldi	r25, 0x01	; 1
    11d8:	89 2f       	mov	r24, r25
    11da:	08 95       	ret

000011dc <usartTransmit>:
    11dc:	98 2f       	mov	r25, r24
    11de:	80 91 c0 00 	lds	r24, 0x00C0
    11e2:	85 ff       	sbrs	r24, 5
    11e4:	fc cf       	rjmp	.-8      	; 0x11de <usartTransmit+0x2>
    11e6:	90 93 c6 00 	sts	0x00C6, r25
    11ea:	80 e0       	ldi	r24, 0x00	; 0
    11ec:	08 95       	ret

000011ee <usartTransmit9bits>:
    11ee:	9c 01       	movw	r18, r24
    11f0:	80 91 c0 00 	lds	r24, 0x00C0
    11f4:	85 ff       	sbrs	r24, 5
    11f6:	fc cf       	rjmp	.-8      	; 0x11f0 <usartTransmit9bits+0x2>
    11f8:	c9 01       	movw	r24, r18
    11fa:	80 70       	andi	r24, 0x00	; 0
    11fc:	91 70       	andi	r25, 0x01	; 1
    11fe:	99 23       	and	r25, r25
    1200:	21 f0       	breq	.+8      	; 0x120a <usartTransmit9bits+0x1c>
    1202:	80 91 c1 00 	lds	r24, 0x00C1
    1206:	81 60       	ori	r24, 0x01	; 1
    1208:	03 c0       	rjmp	.+6      	; 0x1210 <usartTransmit9bits+0x22>
    120a:	80 91 c1 00 	lds	r24, 0x00C1
    120e:	8e 7f       	andi	r24, 0xFE	; 254
    1210:	80 93 c1 00 	sts	0x00C1, r24
    1214:	20 93 c6 00 	sts	0x00C6, r18
    1218:	80 e0       	ldi	r24, 0x00	; 0
    121a:	08 95       	ret

0000121c <usartTransmitStd>:
    121c:	98 2f       	mov	r25, r24
    121e:	80 91 c0 00 	lds	r24, 0x00C0
    1222:	85 ff       	sbrs	r24, 5
    1224:	fc cf       	rjmp	.-8      	; 0x121e <usartTransmitStd+0x2>
    1226:	90 93 c6 00 	sts	0x00C6, r25
    122a:	80 e0       	ldi	r24, 0x00	; 0
    122c:	08 95       	ret

0000122e <usartReceive>:
    122e:	80 91 c0 00 	lds	r24, 0x00C0
    1232:	87 ff       	sbrs	r24, 7
    1234:	fc cf       	rjmp	.-8      	; 0x122e <usartReceive>
    1236:	80 91 c0 00 	lds	r24, 0x00C0
    123a:	80 91 c6 00 	lds	r24, 0x00C6
    123e:	08 95       	ret

00001240 <usartReceive9bits>:
    1240:	80 91 c0 00 	lds	r24, 0x00C0
    1244:	87 ff       	sbrs	r24, 7
    1246:	fc cf       	rjmp	.-8      	; 0x1240 <usartReceive9bits>
    1248:	80 91 c0 00 	lds	r24, 0x00C0
    124c:	20 91 c1 00 	lds	r18, 0x00C1
    1250:	80 91 c6 00 	lds	r24, 0x00C6
    1254:	30 e0       	ldi	r19, 0x00	; 0
    1256:	22 70       	andi	r18, 0x02	; 2
    1258:	30 70       	andi	r19, 0x00	; 0
    125a:	36 95       	lsr	r19
    125c:	32 2f       	mov	r19, r18
    125e:	22 27       	eor	r18, r18
    1260:	37 95       	ror	r19
    1262:	27 95       	ror	r18
    1264:	90 e0       	ldi	r25, 0x00	; 0
    1266:	28 2b       	or	r18, r24
    1268:	39 2b       	or	r19, r25
    126a:	c9 01       	movw	r24, r18
    126c:	08 95       	ret

0000126e <usartReceiveStd>:
    126e:	80 91 c0 00 	lds	r24, 0x00C0
    1272:	87 ff       	sbrs	r24, 7
    1274:	fc cf       	rjmp	.-8      	; 0x126e <usartReceiveStd>
    1276:	80 91 c6 00 	lds	r24, 0x00C6
    127a:	90 e0       	ldi	r25, 0x00	; 0
    127c:	08 95       	ret

0000127e <usartClearReceptionBuffer>:
    127e:	02 c0       	rjmp	.+4      	; 0x1284 <usartClearReceptionBuffer+0x6>
    1280:	80 91 c6 00 	lds	r24, 0x00C6
    1284:	80 91 c0 00 	lds	r24, 0x00C0
    1288:	87 fd       	sbrc	r24, 7
    128a:	fa cf       	rjmp	.-12     	; 0x1280 <usartClearReceptionBuffer+0x2>
    128c:	08 95       	ret

0000128e <usartAddDataToReceiverBuffer>:
    128e:	1f 93       	push	r17
    1290:	cf 93       	push	r28
    1292:	df 93       	push	r29
    1294:	18 2f       	mov	r17, r24
    1296:	80 91 50 01 	lds	r24, 0x0150
    129a:	c8 2f       	mov	r28, r24
    129c:	d0 e0       	ldi	r29, 0x00	; 0
    129e:	21 96       	adiw	r28, 0x01	; 1
    12a0:	be 01       	movw	r22, r28
    12a2:	88 27       	eor	r24, r24
    12a4:	77 fd       	sbrc	r23, 7
    12a6:	80 95       	com	r24
    12a8:	98 2f       	mov	r25, r24
    12aa:	21 97       	sbiw	r28, 0x01	; 1
    12ac:	22 e3       	ldi	r18, 0x32	; 50
    12ae:	30 e0       	ldi	r19, 0x00	; 0
    12b0:	40 e0       	ldi	r20, 0x00	; 0
    12b2:	50 e0       	ldi	r21, 0x00	; 0
    12b4:	0e 94 06 0a 	call	0x140c	; 0x140c <__udivmodsi4>
    12b8:	9b 01       	movw	r18, r22
    12ba:	ac 01       	movw	r20, r24
    12bc:	80 91 52 01 	lds	r24, 0x0152
    12c0:	90 e0       	ldi	r25, 0x00	; 0
    12c2:	a0 e0       	ldi	r26, 0x00	; 0
    12c4:	b0 e0       	ldi	r27, 0x00	; 0
    12c6:	28 17       	cp	r18, r24
    12c8:	39 07       	cpc	r19, r25
    12ca:	4a 07       	cpc	r20, r26
    12cc:	5b 07       	cpc	r21, r27
    12ce:	51 f0       	breq	.+20     	; 0x12e4 <usartAddDataToReceiverBuffer+0x56>
    12d0:	c2 5e       	subi	r28, 0xE2	; 226
    12d2:	de 4f       	sbci	r29, 0xFE	; 254
    12d4:	18 83       	st	Y, r17
    12d6:	20 93 50 01 	sts	0x0150, r18
    12da:	80 91 51 01 	lds	r24, 0x0151
    12de:	8f 5f       	subi	r24, 0xFF	; 255
    12e0:	80 93 51 01 	sts	0x0151, r24
    12e4:	df 91       	pop	r29
    12e6:	cf 91       	pop	r28
    12e8:	1f 91       	pop	r17
    12ea:	08 95       	ret

000012ec <usartGetDataFromReceiverBuffer>:
    12ec:	0f 93       	push	r16
    12ee:	1f 93       	push	r17
    12f0:	80 91 52 01 	lds	r24, 0x0152
    12f4:	28 2f       	mov	r18, r24
    12f6:	30 e0       	ldi	r19, 0x00	; 0
    12f8:	f9 01       	movw	r30, r18
    12fa:	e2 5e       	subi	r30, 0xE2	; 226
    12fc:	fe 4f       	sbci	r31, 0xFE	; 254
    12fe:	00 81       	ld	r16, Z
    1300:	10 91 51 01 	lds	r17, 0x0151
    1304:	11 23       	and	r17, r17
    1306:	91 f0       	breq	.+36     	; 0x132c <usartGetDataFromReceiverBuffer+0x40>
    1308:	2f 5f       	subi	r18, 0xFF	; 255
    130a:	3f 4f       	sbci	r19, 0xFF	; 255
    130c:	b9 01       	movw	r22, r18
    130e:	88 27       	eor	r24, r24
    1310:	77 fd       	sbrc	r23, 7
    1312:	80 95       	com	r24
    1314:	98 2f       	mov	r25, r24
    1316:	22 e3       	ldi	r18, 0x32	; 50
    1318:	30 e0       	ldi	r19, 0x00	; 0
    131a:	40 e0       	ldi	r20, 0x00	; 0
    131c:	50 e0       	ldi	r21, 0x00	; 0
    131e:	0e 94 06 0a 	call	0x140c	; 0x140c <__udivmodsi4>
    1322:	60 93 52 01 	sts	0x0152, r22
    1326:	11 50       	subi	r17, 0x01	; 1
    1328:	10 93 51 01 	sts	0x0151, r17
    132c:	80 2f       	mov	r24, r16
    132e:	1f 91       	pop	r17
    1330:	0f 91       	pop	r16
    1332:	08 95       	ret

00001334 <usartIsReceiverBufferEmpty>:
    1334:	90 e0       	ldi	r25, 0x00	; 0
    1336:	80 91 51 01 	lds	r24, 0x0151
    133a:	88 23       	and	r24, r24
    133c:	09 f4       	brne	.+2      	; 0x1340 <usartIsReceiverBufferEmpty+0xc>
    133e:	91 e0       	ldi	r25, 0x01	; 1
    1340:	89 2f       	mov	r24, r25
    1342:	08 95       	ret

00001344 <usartGetCurrentBaudRate>:
    1344:	60 e0       	ldi	r22, 0x00	; 0
    1346:	70 e0       	ldi	r23, 0x00	; 0
    1348:	80 e0       	ldi	r24, 0x00	; 0
    134a:	90 e0       	ldi	r25, 0x00	; 0
    134c:	08 95       	ret

0000134e <spiInit>:
    134e:	08 95       	ret

00001350 <spiMasterTransmit>:
    1350:	8e bd       	out	0x2e, r24	; 46
    1352:	0d b4       	in	r0, 0x2d	; 45
    1354:	07 fc       	sbrc	r0, 7
    1356:	fd cf       	rjmp	.-6      	; 0x1352 <spiMasterTransmit+0x2>
    1358:	8e b5       	in	r24, 0x2e	; 46
    135a:	08 95       	ret

0000135c <spiSlaveTransmit>:
    135c:	0d b4       	in	r0, 0x2d	; 45
    135e:	07 fc       	sbrc	r0, 7
    1360:	fd cf       	rjmp	.-6      	; 0x135c <spiSlaveTransmit>
    1362:	8e b5       	in	r24, 0x2e	; 46
    1364:	08 95       	ret

00001366 <main>:
	timer1SetCompareBValue((dc * (timer1GetCompareAValue()))/100);//set o valor do comparador B para gerar o DC requerido
}

int main(void)
{
	clrBit(DDRC,POT_BIT);	//SETA O PINO DO ADC COMO ENTRADA
    1366:	39 98       	cbi	0x07, 1	; 7
	adcConfig(ADC_MODE_SINGLE_CONVERSION, ADC_REFRENCE_POWER_SUPPLY , ADC_PRESCALER_128);
    1368:	47 e0       	ldi	r20, 0x07	; 7
    136a:	61 e0       	ldi	r22, 0x01	; 1
    136c:	80 e0       	ldi	r24, 0x00	; 0
    136e:	0e 94 42 07 	call	0xe84	; 0xe84 <adcConfig>
	adcSelectChannel(POT_CHANNEL);
    1372:	81 e0       	ldi	r24, 0x01	; 1
    1374:	0e 94 8e 07 	call	0xf1c	; 0xf1c <adcSelectChannel>
	adcClearInterruptRequest();
    1378:	0e 94 c0 07 	call	0xf80	; 0xf80 <adcClearInterruptRequest>
	adcActivateInterrupt();
    137c:	0e 94 c7 07 	call	0xf8e	; 0xf8e <adcActivateInterrupt>
	adcEnable();
    1380:	0e 94 b2 07 	call	0xf64	; 0xf64 <adcEnable>
	adcStartConversion();
    1384:	0e 94 d5 07 	call	0xfaa	; 0xfaa <adcStartConversion>
	
	timer1Config(TIMER_B_MODE_CTC, TIMER_A_PRESCALER_1024);
    1388:	65 e0       	ldi	r22, 0x05	; 5
    138a:	84 e0       	ldi	r24, 0x04	; 4
    138c:	0e 94 e9 05 	call	0xbd2	; 0xbd2 <timer1Config>
	timer1ClearCompareBInterruptRequest();									
    1390:	0e 94 5c 06 	call	0xcb8	; 0xcb8 <timer1ClearCompareBInterruptRequest>
	timer1ClearCompareAInterruptRequest();
    1394:	0e 94 4b 06 	call	0xc96	; 0xc96 <timer1ClearCompareAInterruptRequest>
	timer1ActivateCompareBInterrupt();									//ativa a interrupcao do compA
    1398:	0e 94 4e 06 	call	0xc9c	; 0xc9c <timer1ActivateCompareBInterrupt>
	timer1ActivateCompareAInterrupt();									//ativa a interrupcao do compB
    139c:	0e 94 3d 06 	call	0xc7a	; 0xc7a <timer1ActivateCompareAInterrupt>
	timer1SetCompareAValue((F_CPU/1024)/freq);							//valor do comparador A,  define a frequencia
    13a0:	60 91 0b 01 	lds	r22, 0x010B
    13a4:	70 91 0c 01 	lds	r23, 0x010C
    13a8:	89 e0       	ldi	r24, 0x09	; 9
    13aa:	9d e3       	ldi	r25, 0x3D	; 61
    13ac:	0e 94 f2 09 	call	0x13e4	; 0x13e4 <__udivmodhi4>
    13b0:	cb 01       	movw	r24, r22
    13b2:	0e 94 8d 06 	call	0xd1a	; 0xd1a <timer1SetCompareAValue>
	timer1SetCompareBValue((dc * (timer1GetCompareAValue()))/100);		//valor do comparador B,  define Duty Cicle
    13b6:	c0 91 1d 01 	lds	r28, 0x011D
    13ba:	d0 e0       	ldi	r29, 0x00	; 0
    13bc:	0e 94 96 06 	call	0xd2c	; 0xd2c <timer1GetCompareAValue>
    13c0:	9c 01       	movw	r18, r24
    13c2:	2c 9f       	mul	r18, r28
    13c4:	c0 01       	movw	r24, r0
    13c6:	2d 9f       	mul	r18, r29
    13c8:	90 0d       	add	r25, r0
    13ca:	3c 9f       	mul	r19, r28
    13cc:	90 0d       	add	r25, r0
    13ce:	11 24       	eor	r1, r1
    13d0:	64 e6       	ldi	r22, 0x64	; 100
    13d2:	70 e0       	ldi	r23, 0x00	; 0
    13d4:	0e 94 f2 09 	call	0x13e4	; 0x13e4 <__udivmodhi4>
    13d8:	cb 01       	movw	r24, r22
    13da:	0e 94 9c 06 	call	0xd38	; 0xd38 <timer1SetCompareBValue>
	
	sei();
    13de:	78 94       	sei
	
	setBit(PWM_DDR,PWM_BIT);		//define o pino do pwm como saída
    13e0:	21 9a       	sbi	0x04, 1	; 4
    13e2:	ff cf       	rjmp	.-2      	; 0x13e2 <main+0x7c>

000013e4 <__udivmodhi4>:
    13e4:	aa 1b       	sub	r26, r26
    13e6:	bb 1b       	sub	r27, r27
    13e8:	51 e1       	ldi	r21, 0x11	; 17
    13ea:	07 c0       	rjmp	.+14     	; 0x13fa <__udivmodhi4_ep>

000013ec <__udivmodhi4_loop>:
    13ec:	aa 1f       	adc	r26, r26
    13ee:	bb 1f       	adc	r27, r27
    13f0:	a6 17       	cp	r26, r22
    13f2:	b7 07       	cpc	r27, r23
    13f4:	10 f0       	brcs	.+4      	; 0x13fa <__udivmodhi4_ep>
    13f6:	a6 1b       	sub	r26, r22
    13f8:	b7 0b       	sbc	r27, r23

000013fa <__udivmodhi4_ep>:
    13fa:	88 1f       	adc	r24, r24
    13fc:	99 1f       	adc	r25, r25
    13fe:	5a 95       	dec	r21
    1400:	a9 f7       	brne	.-22     	; 0x13ec <__udivmodhi4_loop>
    1402:	80 95       	com	r24
    1404:	90 95       	com	r25
    1406:	bc 01       	movw	r22, r24
    1408:	cd 01       	movw	r24, r26
    140a:	08 95       	ret

0000140c <__udivmodsi4>:
    140c:	a1 e2       	ldi	r26, 0x21	; 33
    140e:	1a 2e       	mov	r1, r26
    1410:	aa 1b       	sub	r26, r26
    1412:	bb 1b       	sub	r27, r27
    1414:	fd 01       	movw	r30, r26
    1416:	0d c0       	rjmp	.+26     	; 0x1432 <__udivmodsi4_ep>

00001418 <__udivmodsi4_loop>:
    1418:	aa 1f       	adc	r26, r26
    141a:	bb 1f       	adc	r27, r27
    141c:	ee 1f       	adc	r30, r30
    141e:	ff 1f       	adc	r31, r31
    1420:	a2 17       	cp	r26, r18
    1422:	b3 07       	cpc	r27, r19
    1424:	e4 07       	cpc	r30, r20
    1426:	f5 07       	cpc	r31, r21
    1428:	20 f0       	brcs	.+8      	; 0x1432 <__udivmodsi4_ep>
    142a:	a2 1b       	sub	r26, r18
    142c:	b3 0b       	sbc	r27, r19
    142e:	e4 0b       	sbc	r30, r20
    1430:	f5 0b       	sbc	r31, r21

00001432 <__udivmodsi4_ep>:
    1432:	66 1f       	adc	r22, r22
    1434:	77 1f       	adc	r23, r23
    1436:	88 1f       	adc	r24, r24
    1438:	99 1f       	adc	r25, r25
    143a:	1a 94       	dec	r1
    143c:	69 f7       	brne	.-38     	; 0x1418 <__udivmodsi4_loop>
    143e:	60 95       	com	r22
    1440:	70 95       	com	r23
    1442:	80 95       	com	r24
    1444:	90 95       	com	r25
    1446:	9b 01       	movw	r18, r22
    1448:	ac 01       	movw	r20, r24
    144a:	bd 01       	movw	r22, r26
    144c:	cf 01       	movw	r24, r30
    144e:	08 95       	ret

00001450 <__ashrdi3>:
    1450:	97 fb       	bst	r25, 7
    1452:	10 f8       	bld	r1, 0

00001454 <__lshrdi3>:
    1454:	16 94       	lsr	r1
    1456:	00 08       	sbc	r0, r0
    1458:	0f 93       	push	r16
    145a:	08 30       	cpi	r16, 0x08	; 8
    145c:	98 f0       	brcs	.+38     	; 0x1484 <__lshrdi3+0x30>
    145e:	08 50       	subi	r16, 0x08	; 8
    1460:	23 2f       	mov	r18, r19
    1462:	34 2f       	mov	r19, r20
    1464:	45 2f       	mov	r20, r21
    1466:	56 2f       	mov	r21, r22
    1468:	67 2f       	mov	r22, r23
    146a:	78 2f       	mov	r23, r24
    146c:	89 2f       	mov	r24, r25
    146e:	90 2d       	mov	r25, r0
    1470:	f4 cf       	rjmp	.-24     	; 0x145a <__lshrdi3+0x6>
    1472:	05 94       	asr	r0
    1474:	97 95       	ror	r25
    1476:	87 95       	ror	r24
    1478:	77 95       	ror	r23
    147a:	67 95       	ror	r22
    147c:	57 95       	ror	r21
    147e:	47 95       	ror	r20
    1480:	37 95       	ror	r19
    1482:	27 95       	ror	r18
    1484:	0a 95       	dec	r16
    1486:	aa f7       	brpl	.-22     	; 0x1472 <__lshrdi3+0x1e>
    1488:	0f 91       	pop	r16
    148a:	08 95       	ret

0000148c <_exit>:
    148c:	f8 94       	cli

0000148e <__stop_program>:
    148e:	ff cf       	rjmp	.-2      	; 0x148e <__stop_program>
