# RTL-Design-of-AHB2APB-Bridge
This project explores the design of the AHB to APB Bridge using Verilog HDL. The design and the testbench was created to explore all functionalities such as Single Read, Single Write, Burst Read and Burst Write
