<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE patent-application-publication SYSTEM "pap-v16-2002-01-01.dtd" [
<!ENTITY US20030002380A1-20030102-D00000.TIF SYSTEM "US20030002380A1-20030102-D00000.TIF" NDATA TIF>
<!ENTITY US20030002380A1-20030102-D00001.TIF SYSTEM "US20030002380A1-20030102-D00001.TIF" NDATA TIF>
<!ENTITY US20030002380A1-20030102-D00002.TIF SYSTEM "US20030002380A1-20030102-D00002.TIF" NDATA TIF>
<!ENTITY US20030002380A1-20030102-D00003.TIF SYSTEM "US20030002380A1-20030102-D00003.TIF" NDATA TIF>
<!ENTITY US20030002380A1-20030102-D00004.TIF SYSTEM "US20030002380A1-20030102-D00004.TIF" NDATA TIF>
<!ENTITY US20030002380A1-20030102-D00005.TIF SYSTEM "US20030002380A1-20030102-D00005.TIF" NDATA TIF>
<!ENTITY US20030002380A1-20030102-D00006.TIF SYSTEM "US20030002380A1-20030102-D00006.TIF" NDATA TIF>
<!ENTITY US20030002380A1-20030102-D00007.TIF SYSTEM "US20030002380A1-20030102-D00007.TIF" NDATA TIF>
]>
<patent-application-publication>
<subdoc-bibliographic-information>
<document-id>
<doc-number>20030002380</doc-number>
<kind-code>A1</kind-code>
<document-date>20030102</document-date>
</document-id>
<publication-filing-type>new</publication-filing-type>
<domestic-filing-data>
<application-number>
<doc-number>10105196</doc-number>
</application-number>
<application-number-series-code>10</application-number-series-code>
<filing-date>20020326</filing-date>
</domestic-filing-data>
<foreign-priority-data>
<priority-application-number>
<doc-number>2001-37485</doc-number>
</priority-application-number>
<filing-date>20010628</filing-date>
<country-code>KR</country-code>
</foreign-priority-data>
<technical-information>
<classification-ipc>
<classification-ipc-primary>
<ipc>G11C008/00</ipc>
</classification-ipc-primary>
<classification-ipc-edition>07</classification-ipc-edition>
</classification-ipc>
<classification-us>
<classification-us-primary>
<uspc>
<class>365</class>
<subclass>230060</subclass>
</uspc>
</classification-us-primary>
</classification-us>
<title-of-invention>Decoder circuit in a semiconductor memory device</title-of-invention>
</technical-information>
<inventors>
<first-named-inventor>
<name>
<given-name>Young</given-name>
<middle-name>Bo</middle-name>
<family-name>Shim</family-name>
</name>
<residence>
<residence-non-us>
<city>Kyoungki-do</city>
<country-code>KR</country-code>
</residence-non-us>
</residence>
<authority-applicant>INV</authority-applicant>
</first-named-inventor>
</inventors>
<correspondence-address>
<name-1>JACOBSON HOLMAN PLLC</name-1>
<name-2></name-2>
<address>
<address-1>400 SEVENTH STREET N.W.</address-1>
<address-2>SUITE 600</address-2>
<city>WASHINGTON</city>
<state>DC</state>
<postalcode>20004</postalcode>
<country>
<country-code>US</country-code>
</country>
</address>
</correspondence-address>
</subdoc-bibliographic-information>
<subdoc-abstract>
<paragraph id="A-0001" lvl="0">A decoder circuit in a semiconductor memory device for improving the productivity of a semiconductor memory device by reducing the area occupied by a decoder. In order to accomplish this, a decoder circuit in a semiconductor memory device comprises a decoder control unit for receiving an external clock signal and a reset signal to generate a clear signal, an internal reset signal, a plurality of driver enable signals and a plurality of shift register enable signals; and a plurality of decoders for decoding the clear signal, the internal reset signal, the plurality of driver enable signals and the plurality of shift register enable signals to generate a plurality of wordline-driving signals. </paragraph>
</subdoc-abstract>
<subdoc-description>
<summary-of-invention>
<section>
<heading lvl="1">BACKGROUND OF THE INVENTION </heading>
<paragraph id="P-0001" lvl="0"><number>&lsqb;0001&rsqb;</number> 1. Field of the Invention </paragraph>
<paragraph id="P-0002" lvl="0"><number>&lsqb;0002&rsqb;</number> The invention relates generally to a decoder circuit in a semiconductor memory device, and more particularly to, a decoder circuit capable of reducing its occupation area. </paragraph>
<paragraph id="P-0003" lvl="0"><number>&lsqb;0003&rsqb;</number> 2. Description of the Prior Art </paragraph>
<paragraph id="P-0004" lvl="0"><number>&lsqb;0004&rsqb;</number> Generally, a semiconductor memory device includes a row decoder and a column decoder. These decoders decode addresses from an address buffer before they are sent to a memory cell. </paragraph>
<paragraph id="P-0005" lvl="0"><number>&lsqb;0005&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 1</cross-reference> is a circuit diagram of a conventional decoder circuit in a semiconductor memory device. The decoder circuit includes a shift register <highlight><bold>10</bold></highlight> and a driver <highlight><bold>20</bold></highlight>. </paragraph>
<paragraph id="P-0006" lvl="0"><number>&lsqb;0006&rsqb;</number> The shift register <highlight><bold>10</bold></highlight> consists of a latch circuit <highlight><bold>12</bold></highlight> for maintaining the output signal of the driver <highlight><bold>20</bold></highlight> for a given period of time and a latch circuit <highlight><bold>14</bold></highlight> for relaying the signal to a shift register at a next stage and maintaining it. The driver <highlight><bold>20</bold></highlight> is connected to the two latch circuits <highlight><bold>12</bold></highlight> and <highlight><bold>14</bold></highlight>. </paragraph>
<paragraph id="P-0007" lvl="0"><number>&lsqb;0007&rsqb;</number> Therefore, large occupation area is needed and the die size is thus increased since these latch circuits <highlight><bold>12</bold></highlight> and <highlight><bold>14</bold></highlight> are repeatedly positioned at respective drivers <highlight><bold>20</bold></highlight>. Thus, productivity is degraded due to increased die size. </paragraph>
</section>
<section>
<heading lvl="1">SUMMARY OF THE INVENTION </heading>
<paragraph id="P-0008" lvl="0"><number>&lsqb;0008&rsqb;</number> In order to solve these problems, an object of the present invention is to improve the productivity of semiconductor memory devices by reducing the area occupied by a decoder. </paragraph>
<paragraph id="P-0009" lvl="0"><number>&lsqb;0009&rsqb;</number> In order to accomplish the above object, a decoder circuit in a semiconductor memory device according to the first aspect of the present invention comprises a plurality of decoder; and a decoder control means for controlling the plurality of decoders in response to an external clock signal and a reset signal, wherein the plurality of decoder drive a plurality of wordlines in response to the output signals of the decoder control means. </paragraph>
<paragraph id="P-0010" lvl="0"><number>&lsqb;0010&rsqb;</number> A decoder circuit in a semiconductor memory device according to a second aspect of the present invention comprises a decoder control means, a plurality of shift registers and a plurality of drivers. The decoder control means generates an internal reset signal, a plurality of driver enable signals and a plurality of shift register enable signals in response to an external clock signal and a reset signal. The plurality of shift registers generates a plurality of latch signals in response to the internal reset signal and the plurality of shift register enable signals. The plurality of drivers drives a plurality of wordlines in response to the plurality of latch signals and the plurality of driver enable signals, wherein the plurality of shift registers has a loop structure in which an output signal of the shift register at the last stage of the plurality of shift registers is inputted to an input terminal of the shift register at the first stage of the plurality of shift registers.</paragraph>
</section>
</summary-of-invention>
<brief-description-of-drawings>
<section>
<heading lvl="1">BRIEF DESCRIPTION OF THE DRAWINGS </heading>
<paragraph id="P-0011" lvl="0"><number>&lsqb;0011&rsqb;</number> The aforementioned aspects and other features of the present invention will be explained in the following description with reference to the accompanying drawings, wherein: </paragraph>
<paragraph id="P-0012" lvl="0"><number>&lsqb;0012&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 1</cross-reference> is a circuit diagram of a conventional decoder circuit in a semiconductor memory device; </paragraph>
<paragraph id="P-0013" lvl="0"><number>&lsqb;0013&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 2</cross-reference> is a block diagram of a decoder circuit in a semiconductor memory device according to a preferred embodiment of the present invention; </paragraph>
<paragraph id="P-0014" lvl="0"><number>&lsqb;0014&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 3</cross-reference> is a circuit diagram of the decoder control unit in <cross-reference target="DRAWINGS">FIG. 2</cross-reference>; </paragraph>
<paragraph id="P-0015" lvl="0"><number>&lsqb;0015&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 4</cross-reference> is a circuit diagram of the first decoder in <cross-reference target="DRAWINGS">FIG. 2</cross-reference>; </paragraph>
<paragraph id="P-0016" lvl="0"><number>&lsqb;0016&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 5</cross-reference> is a circuit diagram of the intermediate decoder in <cross-reference target="DRAWINGS">FIG. 2</cross-reference>; </paragraph>
<paragraph id="P-0017" lvl="0"><number>&lsqb;0017&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 6</cross-reference> is a circuit diagram of the n<highlight><superscript>th </superscript></highlight>decoder in <cross-reference target="DRAWINGS">FIG. 2</cross-reference>; and </paragraph>
<paragraph id="P-0018" lvl="0"><number>&lsqb;0018&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 7</cross-reference> is a timing chart of major signals of a decoder circuit in a semiconductor memory device according to a preferred embodiment of the present invention.</paragraph>
</section>
</brief-description-of-drawings>
<detailed-description>
<section>
<heading lvl="1">DETAILED DESCRIPTION OF PREFERRED EMBODIMENTS </heading>
<paragraph id="P-0019" lvl="0"><number>&lsqb;0019&rsqb;</number> The present invention will be described in detail by way of a preferred embodiment with reference to accompanying drawings. </paragraph>
<paragraph id="P-0020" lvl="0"><number>&lsqb;0020&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 2</cross-reference> is a block diagram of a decoder circuit in a semiconductor memory device according to a preferred embodiment of the present invention. The decoder circuit includes a decoder control unit <highlight><bold>100</bold></highlight>, a first decoder <highlight><bold>200</bold></highlight>, a plurality of intermediate decoders <highlight><bold>300</bold></highlight> and an n<highlight><superscript>th </superscript></highlight>decoder <highlight><bold>400</bold></highlight>. </paragraph>
<paragraph id="P-0021" lvl="0"><number>&lsqb;0021&rsqb;</number> The decoder control unit <highlight><bold>100</bold></highlight> receives an external clock signal CLK and a reset signal RESET to generate a clear signal CLR, an internal reset signal IRESET, a plurality of driver enable signals D_EN&lt;<highlight><bold>0</bold></highlight>:<highlight><bold>3</bold></highlight>&gt;, and a plurality of shift register enable signals S_EN&lt;<highlight><bold>0</bold></highlight>:<highlight><bold>1</bold></highlight>&gt;. </paragraph>
<paragraph id="P-0022" lvl="0"><number>&lsqb;0022&rsqb;</number> The first decoder <highlight><bold>200</bold></highlight> receives the clear signal CLR, the internal reset signal IRESET, the plurality of driver enable signals D_EN&lt;<highlight><bold>0</bold></highlight>:<highlight><bold>3</bold></highlight>&gt;, the plurality of shift register enable signals S_EN&lt;<highlight><bold>0</bold></highlight>:<highlight><bold>1</bold></highlight>&gt;, and an output signal from an output terminal OUT of the n<highlight><superscript>th </superscript></highlight>decoder <highlight><bold>400</bold></highlight> to generate a plurality of wordline-driving signals WL&lt;<highlight><bold>0</bold></highlight>:<highlight><bold>3</bold></highlight>&gt;. </paragraph>
<paragraph id="P-0023" lvl="0"><number>&lsqb;0023&rsqb;</number> The intermediate decoder <highlight><bold>300</bold></highlight> receives the clear signal CLR, the internal reset signal IRESET, the plurality of driver enable signals D_EN&lt;<highlight><bold>0</bold></highlight>:<highlight><bold>3</bold></highlight>&gt;, the plurality of shift register enable signals S_EN&lt;<highlight><bold>0</bold></highlight>:<highlight><bold>1</bold></highlight>&gt;, and an output signal from an output terminal OUT of the first decoder <highlight><bold>200</bold></highlight> to generate a plurality of wordline-driving signals WL&lt;<highlight><bold>4</bold></highlight>:<highlight><bold>7</bold></highlight>&gt;&tilde;WL&lt;n-<highlight><bold>7</bold></highlight>:n-<highlight><bold>4</bold></highlight>&gt;. </paragraph>
<paragraph id="P-0024" lvl="0"><number>&lsqb;0024&rsqb;</number> The n<highlight><superscript>th </superscript></highlight>decoder <highlight><bold>400</bold></highlight> receives the clear signal CLR, the internal reset signal RESET, the plurality of driver enable signals D_EN&lt;<highlight><bold>0</bold></highlight>:<highlight><bold>3</bold></highlight>&gt;, the shift register enable signal S_EN&lt;<highlight><bold>1</bold></highlight>&gt;, and an output signal from an output terminal OUT of an intermediate decoder <highlight><bold>300</bold></highlight> to generate a plurality of wordline-driving signals WL&lt;n-<highlight><bold>3</bold></highlight>:n&gt;. </paragraph>
<paragraph id="P-0025" lvl="0"><number>&lsqb;0025&rsqb;</number> These first &tilde;n<highlight><superscript>th </superscript></highlight>decoders <highlight><bold>200</bold></highlight>, <highlight><bold>300</bold></highlight> and <highlight><bold>400</bold></highlight> are serially connected and the output terminal OUT of the n<highlight><superscript>th </superscript></highlight>decoder <highlight><bold>400</bold></highlight> is connected to the input terminal IN of the first decoder <highlight><bold>200</bold></highlight>. </paragraph>
<paragraph id="P-0026" lvl="0"><number>&lsqb;0026&rsqb;</number> The structure and operation of each of the components <highlight><bold>100</bold></highlight>, <highlight><bold>200</bold></highlight>, <highlight><bold>300</bold></highlight> and <highlight><bold>400</bold></highlight> in <cross-reference target="DRAWINGS">FIG. 2</cross-reference> will now be described in detail. </paragraph>
<paragraph id="P-0027" lvl="0"><number>&lsqb;0027&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 3</cross-reference> is a circuit diagram of the decoder control unit <highlight><bold>100</bold></highlight>. The decoder control unit <highlight><bold>100</bold></highlight> includes a clear signal generator <highlight><bold>110</bold></highlight>, an internal reset signal generator <highlight><bold>120</bold></highlight>, a latch circuit <highlight><bold>130</bold></highlight> and a shift register/driver enable signal generator <highlight><bold>140</bold></highlight>. </paragraph>
<paragraph id="P-0028" lvl="0"><number>&lsqb;0028&rsqb;</number> The clear signal generator <highlight><bold>110</bold></highlight> receives an external clock signal CLK to generate internal clock signals CLK<highlight><bold>3</bold></highlight> and CLK<highlight><bold>4</bold></highlight>, and a clear signal CLR. The internal reset signal generator <highlight><bold>120</bold></highlight> receives a reset signal RESET to generate an internal reset signal IRESET. The latch circuit <highlight><bold>130</bold></highlight> receives the internal clock signals CLK<highlight><bold>3</bold></highlight> and CLK<highlight><bold>4</bold></highlight> to generate latch signals A<highlight><bold>2</bold></highlight>, B<highlight><bold>2</bold></highlight>, C<highlight><bold>2</bold></highlight> and D<highlight><bold>2</bold></highlight>. The shift register/driver enable signal generator <highlight><bold>140</bold></highlight> receives the latch signals A<highlight><bold>2</bold></highlight>, B<highlight><bold>2</bold></highlight>, C<highlight><bold>2</bold></highlight> and D<highlight><bold>2</bold></highlight> to generate driver enable signals D_EN&lt;<highlight><bold>0</bold></highlight>:<highlight><bold>3</bold></highlight>&gt; and shift register enable signals S_DEN&lt;<highlight><bold>0</bold></highlight>:<highlight><bold>2</bold></highlight>&gt;. </paragraph>
<paragraph id="P-0029" lvl="0"><number>&lsqb;0029&rsqb;</number> In the clear signal generator <highlight><bold>110</bold></highlight>, a NAND gate ND<highlight><bold>1</bold></highlight> logically combines the external clock signal CLK and an inverted signal of the reset signal RESET. Inverters <highlight><bold>137</bold></highlight> and <highlight><bold>138</bold></highlight> sequentially invert the output signal of the NAND gate ND<highlight><bold>1</bold></highlight> to generate the internal clock signal CLK<highlight><bold>3</bold></highlight>. An inverter <highlight><bold>139</bold></highlight> inverts the output signal of the inverter <highlight><bold>138</bold></highlight> to generate the internal clock signal CLK<highlight><bold>4</bold></highlight>. A NAND gate ND<highlight><bold>2</bold></highlight> logically combines an inverted signal of the reset signal RESET and the internal clock signal CLK<highlight><bold>3</bold></highlight>. Inverters I<highlight><bold>40</bold></highlight>-I<highlight><bold>49</bold></highlight> sequentially invert the output signal of the NAND gate ND<highlight><bold>2</bold></highlight>. </paragraph>
<paragraph id="P-0030" lvl="0"><number>&lsqb;0030&rsqb;</number> The internal reset signal generator <highlight><bold>120</bold></highlight> includes a plurality of inverters <highlight><bold>175</bold></highlight>-<highlight><bold>178</bold></highlight> for sequentially inverting the reset signal RESET to generate the internal reset signal IRESET. </paragraph>
<paragraph id="P-0031" lvl="0"><number>&lsqb;0031&rsqb;</number> The latch circuit <highlight><bold>130</bold></highlight> includes latch circuits <highlight><bold>132</bold></highlight>, <highlight><bold>134</bold></highlight>, <highlight><bold>136</bold></highlight> and <highlight><bold>138</bold></highlight> for receiving the internal clock signals CLK<highlight><bold>3</bold></highlight> and CLK<highlight><bold>4</bold></highlight> and the internal reset signal IRESET to generate the latch signals A<highlight><bold>2</bold></highlight>, B<highlight><bold>2</bold></highlight>, C<highlight><bold>2</bold></highlight> and D<highlight><bold>2</bold></highlight>. </paragraph>
<paragraph id="P-0032" lvl="0"><number>&lsqb;0032&rsqb;</number> In the latch circuit <highlight><bold>132</bold></highlight>, an inverter latch LT<highlight><bold>1</bold></highlight> latches the output signal of the latch circuit <highlight><bold>138</bold></highlight>. An inverter <highlight><bold>152</bold></highlight> inverts the output signal of the inverter latch LT<highlight><bold>1</bold></highlight>. A transfer gate T<highlight><bold>11</bold></highlight> transfers the output signal of an inverter <highlight><bold>152</bold></highlight> under the control of the internal clock signals CLK<highlight><bold>3</bold></highlight> and CLK<highlight><bold>4</bold></highlight>. An inverter latch LT<highlight><bold>2</bold></highlight> latches the output signal of the transfer gate T<highlight><bold>11</bold></highlight>. An inverter <highlight><bold>155</bold></highlight> inverts the output signal of the inverter latch LT<highlight><bold>2</bold></highlight>. A NMOS transistor N<highlight><bold>9</bold></highlight> has its source and drain connected to the ground voltage Vss and the latch circuit LT<highlight><bold>2</bold></highlight>, respectively, and a gate for receiving the internal reset signal IRESET. The transfer gate T<highlight><bold>12</bold></highlight> transfers the output signal of the latch circuit <highlight><bold>132</bold></highlight> under the control of the internal clock signals CLK<highlight><bold>3</bold></highlight> and CLK<highlight><bold>4</bold></highlight>. </paragraph>
<paragraph id="P-0033" lvl="0"><number>&lsqb;0033&rsqb;</number> The latch circuits <highlight><bold>134</bold></highlight> and <highlight><bold>136</bold></highlight> have the same structures as that of the latch circuit <highlight><bold>132</bold></highlight>, except that the latch circuit <highlight><bold>13</bold></highlight> receives the output signal of the latch circuit <highlight><bold>132</bold></highlight> and the latch circuit <highlight><bold>136</bold></highlight> receives the output signal of the latch circuit <highlight><bold>134</bold></highlight>. </paragraph>
<paragraph id="P-0034" lvl="0"><number>&lsqb;0034&rsqb;</number> In the latch circuit <highlight><bold>138</bold></highlight>, an inverter latch LT<highlight><bold>3</bold></highlight> latches the output signal of the latch circuit <highlight><bold>136</bold></highlight>. An inverter I<highlight><bold>70</bold></highlight> inverts the output signal of the inverter latch LT<highlight><bold>3</bold></highlight>. A transfer gate T<highlight><bold>17</bold></highlight> transfers the output signal of the inverter I<highlight><bold>70</bold></highlight> under the control of the internal clock signals CLK<highlight><bold>3</bold></highlight> and CLK<highlight><bold>4</bold></highlight>. An inverter latch LT<highlight><bold>4</bold></highlight> latches the output signal of the transfer gate T<highlight><bold>17</bold></highlight>. The inverter I<highlight><bold>74</bold></highlight> inverts the output signal of the inverter latch LT<highlight><bold>4</bold></highlight>. An inverter I<highlight><bold>71</bold></highlight> inverts the internal reset signal IRESET. A PMOS transistor P<highlight><bold>1</bold></highlight> has its source and drain connected to the supply voltage Vdd and the latch circuit LT<highlight><bold>4</bold></highlight>, respectively, and a gate for receiving the output signal of the inverter I<highlight><bold>71</bold></highlight>. A transfer gate T<highlight><bold>18</bold></highlight> transfers the output signal of the latch circuit <highlight><bold>138</bold></highlight> to the latch circuit <highlight><bold>132</bold></highlight> under the control of the internal clock signals CLK<highlight><bold>3</bold></highlight> and CLK<highlight><bold>4</bold></highlight>. </paragraph>
<paragraph id="P-0035" lvl="0"><number>&lsqb;0035&rsqb;</number> The shift register/driver enable signal generator <highlight><bold>140</bold></highlight> includes the first&tilde;fourth driver enable signal generators <highlight><bold>141</bold></highlight>, <highlight><bold>143</bold></highlight>, <highlight><bold>144</bold></highlight> and <highlight><bold>146</bold></highlight>, and the first and the second shift register enable signal generators <highlight><bold>142</bold></highlight> and <highlight><bold>145</bold></highlight>. </paragraph>
<paragraph id="P-0036" lvl="0"><number>&lsqb;0036&rsqb;</number> The first&tilde;fourth driver enable signal generators <highlight><bold>141</bold></highlight>, <highlight><bold>143</bold></highlight>, <highlight><bold>144</bold></highlight> and <highlight><bold>146</bold></highlight> receive the latch signals A<highlight><bold>2</bold></highlight>, B<highlight><bold>2</bold></highlight>, C<highlight><bold>2</bold></highlight> and D<highlight><bold>2</bold></highlight> from the first&tilde;fourth latch circuits <highlight><bold>132</bold></highlight>, <highlight><bold>134</bold></highlight>, <highlight><bold>136</bold></highlight> and <highlight><bold>138</bold></highlight> to generate driver enable signals D_EN&lt;<highlight><bold>0</bold></highlight>:<highlight><bold>3</bold></highlight>&gt;. The first and the second shift register enable signal generators <highlight><bold>142</bold></highlight> and <highlight><bold>145</bold></highlight> receive the latch signals A<highlight><bold>2</bold></highlight>, B<highlight><bold>2</bold></highlight>, C<highlight><bold>2</bold></highlight> and D<highlight><bold>2</bold></highlight> to generate shift register enable signals S_EN&lt;<highlight><bold>0</bold></highlight>:<highlight><bold>1</bold></highlight>&gt;. </paragraph>
<paragraph id="P-0037" lvl="0"><number>&lsqb;0037&rsqb;</number> The first driver enable signal generator <highlight><bold>141</bold></highlight> has inverters I<highlight><bold>79</bold></highlight>&tilde;I<highlight><bold>87</bold></highlight> for inverting the latch signal A<highlight><bold>2</bold></highlight> to generate the driver enable signal D_EN&lt;<highlight><bold>0</bold></highlight>&gt;. The second driver enable signal generator <highlight><bold>143</bold></highlight> has inverters I<highlight><bold>92</bold></highlight>&tilde;I<highlight><bold>100</bold></highlight> for inverting the latch signal B<highlight><bold>2</bold></highlight> to generate the driver enable signal D_EN&lt;<highlight><bold>1</bold></highlight>&gt;. The third driver enable signal generator <highlight><bold>144</bold></highlight> has inverters I<highlight><bold>101</bold></highlight>&tilde;I<highlight><bold>109</bold></highlight> for inverting the latch signal C<highlight><bold>2</bold></highlight> to generate the driver enable signal D_EN&lt;<highlight><bold>2</bold></highlight>&gt;. The fourth driver enable signal generator <highlight><bold>146</bold></highlight> has inverters I<highlight><bold>114</bold></highlight>&tilde;I<highlight><bold>122</bold></highlight> for inverting the latch signal D<highlight><bold>2</bold></highlight> to generate the driver enable signal D_EN&lt;<highlight><bold>3</bold></highlight>&gt;. The first shift register enable signal generator <highlight><bold>142</bold></highlight> has inverters I<highlight><bold>88</bold></highlight>&tilde;I<highlight><bold>91</bold></highlight> for inverting the latch signal A<highlight><bold>2</bold></highlight> to generate the shift register enable signal S_EN&lt;<highlight><bold>0</bold></highlight>&gt;. The second shift register enable signal generator <highlight><bold>145</bold></highlight> has inverters I<highlight><bold>110</bold></highlight>&tilde;I<highlight><bold>113</bold></highlight> for inverting the latch signal C<highlight><bold>2</bold></highlight> to generate the shift register enable signal S_EN&lt;<highlight><bold>1</bold></highlight>&gt;. </paragraph>
<paragraph id="P-0038" lvl="0"><number>&lsqb;0038&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 4</cross-reference> is a circuit diagram of the first decoder <highlight><bold>200</bold></highlight>. The first decoder <highlight><bold>200</bold></highlight> includes a shift register <highlight><bold>210</bold></highlight> and a driver <highlight><bold>220</bold></highlight>. </paragraph>
<paragraph id="P-0039" lvl="0"><number>&lsqb;0039&rsqb;</number> The shift register <highlight><bold>210</bold></highlight> stores the output signal of a latch circuit <highlight><bold>414</bold></highlight> (described later) in the n<highlight><superscript>th </superscript></highlight>decoder <highlight><bold>400</bold></highlight>, for a given period of time, in response to the internal reset signal IRESET and the plurality of shift register enable signals S_EN&lt;<highlight><bold>0</bold></highlight>:<highlight><bold>1</bold></highlight>&gt;, and it then generates a latch signal A<highlight><bold>1</bold></highlight>. The driver <highlight><bold>220</bold></highlight> receives the output signal of the shift register <highlight><bold>210</bold></highlight>, the driver enable signals D_EN&lt;<highlight><bold>0</bold></highlight>:<highlight><bold>3</bold></highlight>&gt; and the clear signal CLR to generate wordline-driving signals WL&lt;<highlight><bold>0</bold></highlight>:<highlight><bold>3</bold></highlight>&gt;. </paragraph>
<paragraph id="P-0040" lvl="0"><number>&lsqb;0040&rsqb;</number> In this shift register <highlight><bold>210</bold></highlight>, an inverter I<highlight><bold>123</bold></highlight> inverts the shift register enable signal S_EN&lt;<highlight><bold>0</bold></highlight>&gt;. A transfer gate T<highlight><bold>21</bold></highlight> transfers the output signal of the latch circuit <highlight><bold>414</bold></highlight> within the the n<highlight><superscript>th </superscript></highlight>decoder <highlight><bold>400</bold></highlight> inputted to its input terminal IN under the control of the shift register enable signal S_EN&lt;<highlight><bold>0</bold></highlight>&gt; and an output signal the inverter I<highlight><bold>123</bold></highlight>. A latch circuit <highlight><bold>212</bold></highlight> latches a signal inputted to its input terminal IN via a transfer gate T<highlight><bold>21</bold></highlight> in response to the internal reset signal IRESET. An inverter I<highlight><bold>127</bold></highlight> inverts the output signal of the latch circuit <highlight><bold>212</bold></highlight> to generate a latch signal A<highlight><bold>1</bold></highlight>. An inverter I<highlight><bold>128</bold></highlight> inverts the shift register enable signal S_EN&lt;<highlight><bold>1</bold></highlight>&gt;. A transfer gate T<highlight><bold>22</bold></highlight> transfers the output signal of the latch circuit <highlight><bold>212</bold></highlight> under the control of the shift register enable signal S_EN&lt;<highlight><bold>1</bold></highlight>&gt; and the output signal of the inverter I<highlight><bold>128</bold></highlight>. A latch circuit <highlight><bold>214</bold></highlight> latches the output signal of the latch circuit <highlight><bold>212</bold></highlight> inputted via the transfer gate T<highlight><bold>22</bold></highlight> in response to the internal reset signal IRESET. An inverter I<highlight><bold>132</bold></highlight> inverts the shift register enable signal S_EN&lt;<highlight><bold>0</bold></highlight>&gt;. A transfer gate T<highlight><bold>23</bold></highlight> transfers the output signal of the latch circuit <highlight><bold>214</bold></highlight> to a latch circuit at the next stage under the control of the shift register enable signal &lt;S_EN&lt;<highlight><bold>0</bold></highlight>&gt; and the output signal of the inverter I<highlight><bold>132</bold></highlight>. </paragraph>
<paragraph id="P-0041" lvl="0"><number>&lsqb;0041&rsqb;</number> In the latch circuit <highlight><bold>212</bold></highlight>, a NMOS transistor N<highlight><bold>12</bold></highlight> has a source connected to the ground voltage Vss and a gate to which the internal reset signal IRSET is applied. An inverter latch LT<highlight><bold>5</bold></highlight> is connected to a drain of the NMOS transistor N<highlight><bold>12</bold></highlight>. An inverter <highlight><bold>1126</bold></highlight> inverts the output signal of the inverter latch LT<highlight><bold>5</bold></highlight>. A latch circuit <highlight><bold>214</bold></highlight> has the same structure as that of the latch circuit <highlight><bold>212</bold></highlight>, except that it receives the output signal of the latch circuit <highlight><bold>212</bold></highlight> via the transfer gate T<highlight><bold>22</bold></highlight>. </paragraph>
<paragraph id="P-0042" lvl="0"><number>&lsqb;0042&rsqb;</number> The driver <highlight><bold>220</bold></highlight> includes a driving unit <highlight><bold>221</bold></highlight> and wordline-driving signal generators <highlight><bold>222</bold></highlight>, <highlight><bold>223</bold></highlight>, <highlight><bold>224</bold></highlight> and <highlight><bold>225</bold></highlight>. </paragraph>
<paragraph id="P-0043" lvl="0"><number>&lsqb;0043&rsqb;</number> The driving unit <highlight><bold>221</bold></highlight> receives the latch signal A<highlight><bold>1</bold></highlight> from the shift register <highlight><bold>210</bold></highlight> and the clear signal CLR to generate a driver-driving signal. The wordline-driving signal generator <highlight><bold>222</bold></highlight> receives the driver-driving signal from the driving unit <highlight><bold>221</bold></highlight>, the driver enable signal D_EN&lt;<highlight><bold>0</bold></highlight>&gt; and an inverted signal of the output signal of the latch circuit <highlight><bold>212</bold></highlight> to generate a wordline-driving signal WL&lt;<highlight><bold>0</bold></highlight>&gt;. A wordline-driving signal generator <highlight><bold>223</bold></highlight> receives the driver-driving signal from the driving unit <highlight><bold>221</bold></highlight>, the driver enable signal D_EN&lt;<highlight><bold>1</bold></highlight>&gt; and an inverted signal of the output signal of the latch circuit <highlight><bold>212</bold></highlight> to generate the wordline-driving signal WL&lt;<highlight><bold>1</bold></highlight>&gt;. A wordline-driving signal generator <highlight><bold>224</bold></highlight> receives the driver-driving signal from the driving unit <highlight><bold>221</bold></highlight>, the driver enable signal D_EN&lt;<highlight><bold>2</bold></highlight>&gt; and an inverted signal of the output signal of the latch circuit <highlight><bold>212</bold></highlight> to generate a wordline-driving signals WL&lt;<highlight><bold>2</bold></highlight>&gt;. A wordline-driving signal generator <highlight><bold>225</bold></highlight> receives the driver-driving signal from the driving unit <highlight><bold>221</bold></highlight>, the driver enable signal D_EN&lt;<highlight><bold>3</bold></highlight>&gt; and an inverted signal of the output signal of the latch circuit <highlight><bold>212</bold></highlight> to generate the wordline-driving signals WL&lt;<highlight><bold>3</bold></highlight>&gt;. </paragraph>
<paragraph id="P-0044" lvl="0"><number>&lsqb;0044&rsqb;</number> In this driving unit <highlight><bold>221</bold></highlight>, NMOS and PMOS transistors N<highlight><bold>14</bold></highlight>, P<highlight><bold>2</bold></highlight> and N<highlight><bold>15</bold></highlight> are serially connected between the supply voltage Vdd and the ground voltage Vss. Each of gates of the NMOS and PMOS transistors N<highlight><bold>14</bold></highlight> and P<highlight><bold>2</bold></highlight> receives an inverted signal of the output signal of the latch circuit <highlight><bold>212</bold></highlight> and a NMOS transistor N<highlight><bold>1</bold></highlight> <highlight><bold>5</bold></highlight> receives the clear signal CLR. </paragraph>
<paragraph id="P-0045" lvl="0"><number>&lsqb;0045&rsqb;</number> In this wordline-driving signal generator <highlight><bold>222</bold></highlight>, a PMOS transistor P<highlight><bold>3</bold></highlight> has a drain connected to an output terminal of the driving unit <highlight><bold>221</bold></highlight> and a gate to which the driver enable signal D_EN&lt;<highlight><bold>0</bold></highlight>&gt; is applied. A NMOS transistor N<highlight><bold>16</bold></highlight> has a source connected to a drain of the NMOS transistor N<highlight><bold>24</bold></highlight>, a drain connected to a drain of the PMOS transistor P<highlight><bold>3</bold></highlight> and a gate to which the driver enable signal D_EN&lt;<highlight><bold>0</bold></highlight>&gt; is applied. A NMOS transistor N<highlight><bold>17</bold></highlight> has a source connected to a drain of the NMOS transistor N<highlight><bold>24</bold></highlight>, a drain connected to a drain of the PMOS transistor P<highlight><bold>3</bold></highlight> and a gate to which an inverted signal of the output signal of the latch circuit <highlight><bold>212</bold></highlight> is applied. </paragraph>
<paragraph id="P-0046" lvl="0"><number>&lsqb;0046&rsqb;</number> The wordline-driving signal generators <highlight><bold>223</bold></highlight>, <highlight><bold>224</bold></highlight> and <highlight><bold>225</bold></highlight> have the same construction to the wordline-driving signal generator <highlight><bold>222</bold></highlight>, except that they receive the driver enable signal D_EN&lt;<highlight><bold>1</bold></highlight>:<highlight><bold>3</bold></highlight>&gt;, respectively. </paragraph>
<paragraph id="P-0047" lvl="0"><number>&lsqb;0047&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 5</cross-reference> is a circuit diagram of the intermediate decoder <highlight><bold>300</bold></highlight>. The intermediate decoder <highlight><bold>300</bold></highlight> includes a shift register <highlight><bold>310</bold></highlight> and a driver <highlight><bold>320</bold></highlight>. </paragraph>
<paragraph id="P-0048" lvl="0"><number>&lsqb;0048&rsqb;</number> The shift register <highlight><bold>310</bold></highlight> stores the output signal of the latch circuit <highlight><bold>214</bold></highlight> within the first decoder <highlight><bold>200</bold></highlight> inputted to its input terminal IN for a given period of time in response to the internal reset signal IRESET and the plurality of shift register enable signals S_EN&lt;<highlight><bold>0</bold></highlight>:<highlight><bold>1</bold></highlight>&gt; and then generates a latch signal B<highlight><bold>1</bold></highlight>. The driver <highlight><bold>320</bold></highlight> receives the latch signal B<highlight><bold>1</bold></highlight> from the shift register <highlight><bold>310</bold></highlight>, the driver enable signal D_EN&lt;<highlight><bold>0</bold></highlight>:<highlight><bold>3</bold></highlight>&gt; and the clear signal CLR to generate wordline-driving signals WL&lt;<highlight><bold>4</bold></highlight>:<highlight><bold>7</bold></highlight>&gt;. </paragraph>
<paragraph id="P-0049" lvl="0"><number>&lsqb;0049&rsqb;</number> In the shift register <highlight><bold>310</bold></highlight>, a latch circuit <highlight><bold>312</bold></highlight> latches the output signal of the first decoder <highlight><bold>200</bold></highlight> inputted to its input terminal IN, in response to the internal reset signal IRESET. An inverter I<highlight><bold>137</bold></highlight> inverts the output signal of the latch circuit <highlight><bold>312</bold></highlight> to generate the latch signal B<highlight><bold>1</bold></highlight>. An inverter I<highlight><bold>133</bold></highlight> inverts the shift register enable signal S_EN&lt;<highlight><bold>1</bold></highlight>&gt;. A transfer gate T<highlight><bold>24</bold></highlight> transfers the output signal of the latch circuit <highlight><bold>312</bold></highlight> under the control of the shift register enable signal S_EN&lt;<highlight><bold>1</bold></highlight>&gt; and the output signal of the inverter <highlight><bold>1133</bold></highlight>. The latch circuit <highlight><bold>314</bold></highlight> latches the output signal of the latch circuit <highlight><bold>312</bold></highlight> inputted via the transfer gate T<highlight><bold>24</bold></highlight> <highlight><bold>314</bold></highlight> in response to the internal reset signal IRESET. An inverter I<highlight><bold>138</bold></highlight> inverts the shift register enable signal S_EN&lt;<highlight><bold>0</bold></highlight>&gt;. A transfer gate T<highlight><bold>25</bold></highlight> transfers the output signal of the latch circuit <highlight><bold>314</bold></highlight> to a latch circuit at the next stage in response to the shift register enable signal S_EN&lt;<highlight><bold>0</bold></highlight>&gt; and the output signal of the inverter I<highlight><bold>138</bold></highlight>. </paragraph>
<paragraph id="P-0050" lvl="0"><number>&lsqb;0050&rsqb;</number> Since these latch circuits <highlight><bold>312</bold></highlight> and <highlight><bold>314</bold></highlight> have the same structure as those of the latch circuits <highlight><bold>212</bold></highlight> and <highlight><bold>214</bold></highlight> within the first decoder <highlight><bold>200</bold></highlight>, and the driver <highlight><bold>320</bold></highlight> has the same structure as that of the driver <highlight><bold>220</bold></highlight> in <cross-reference target="DRAWINGS">FIG. 4</cross-reference>, the detailed explanation will be omitted. </paragraph>
<paragraph id="P-0051" lvl="0"><number>&lsqb;0051&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 6</cross-reference> is a circuit diagram of the n<highlight><superscript>th </superscript></highlight>decoder <highlight><bold>400</bold></highlight>, which includes a shift register <highlight><bold>410</bold></highlight> and a driver <highlight><bold>420</bold></highlight>. </paragraph>
<paragraph id="P-0052" lvl="0"><number>&lsqb;0052&rsqb;</number> The shift register <highlight><bold>410</bold></highlight> stores the output signal of the latch circuit <highlight><bold>314</bold></highlight> within the intermediate decoder <highlight><bold>300</bold></highlight> inputted to its input terminal IN for a given period of time in response to the internal reset signal IRESET and the shift register enable signal S_EN&lt;<highlight><bold>1</bold></highlight>&gt; and then generates a latch signal C<highlight><bold>1</bold></highlight>. The driver <highlight><bold>420</bold></highlight> receives the latch signal C<highlight><bold>1</bold></highlight> from the shift register <highlight><bold>410</bold></highlight>, driver enable signals D_EN&lt;<highlight><bold>0</bold></highlight>:<highlight><bold>3</bold></highlight>&gt; and the clear signal CLR to generate wordline-driving signals WL&lt;n&minus;<highlight><bold>3</bold></highlight>:n&gt;. </paragraph>
<paragraph id="P-0053" lvl="0"><number>&lsqb;0053&rsqb;</number> In the shift register <highlight><bold>410</bold></highlight>, the latch circuit <highlight><bold>412</bold></highlight> latches the output of the latch signal <highlight><bold>314</bold></highlight> within the intermediate decoder <highlight><bold>300</bold></highlight> inputted to its input terminal IN, in response to the internal reset signal IRESET. An inverter <highlight><bold>1146</bold></highlight> inverts the output signal of the latch circuit <highlight><bold>412</bold></highlight> to generate the latch signal C<highlight><bold>1</bold></highlight>. An inverter <highlight><bold>1142</bold></highlight> inverts the shift register enable signal S_EN&lt;<highlight><bold>1</bold></highlight>&gt;. A transfer gate T<highlight><bold>26</bold></highlight> transfers the output signal of the latch circuit <highlight><bold>412</bold></highlight> under the control of the shift register enable signal S_EN&lt;<highlight><bold>1</bold></highlight>&gt; and the output signal of the inverter I<highlight><bold>142</bold></highlight>. A latch circuit <highlight><bold>414</bold></highlight> latches the output signal of the latch circuit <highlight><bold>412</bold></highlight> inputted to the transfer gate T<highlight><bold>26</bold></highlight> in response to the internal reset signal IRESET. </paragraph>
<paragraph id="P-0054" lvl="0"><number>&lsqb;0054&rsqb;</number> Since these latch circuits <highlight><bold>412</bold></highlight> and <highlight><bold>414</bold></highlight> have the same structure as those of the latch circuits <highlight><bold>212</bold></highlight> and <highlight><bold>214</bold></highlight> within the first decoder <highlight><bold>200</bold></highlight>, and the driver <highlight><bold>320</bold></highlight> has the same structure as that of the driver <highlight><bold>220</bold></highlight> in <cross-reference target="DRAWINGS">FIG. 4</cross-reference>, the detailed explanation will be omitted. </paragraph>
<paragraph id="P-0055" lvl="0"><number>&lsqb;0055&rsqb;</number> Next, the operation of the decoder circuit in the semiconductor memory device according to a preferred embodiment of the present invention will be explained. </paragraph>
<paragraph id="P-0056" lvl="0"><number>&lsqb;0056&rsqb;</number> First, functions of each of the signals will be described. The reset signal RESET is used to initialize all the circuits. The external clock signal CLK drives the shift register to sequentially activate the output signals of the drivers at a rising edge upon toggling. Also, the clear signal CLR functions to clear wordline-driving signals other than the wordline-driving signals which are activated for a time as long as the pulse width of the external clock signal CLK when the external clock signal CLK toggles, and to float the wordline-driving signals during the remaining time period. To remove the floating of the wordline-driving signals, it is required that the clear signal CLR be maintained at HIGH level. </paragraph>
<paragraph id="P-0057" lvl="0"><number>&lsqb;0057&rsqb;</number> When the external clock signal CLK is at LOW level, if the reset signal RESET is transited to HIGH level, the clear signal CLR and the latch signal D<highlight><bold>2</bold></highlight> go to HIGH level. By such operation, the driver enable signal D_EN&lt;<highlight><bold>3</bold></highlight>&gt; and the shift register enable signals S_EN&lt;<highlight><bold>0</bold></highlight>:<highlight><bold>1</bold></highlight>&gt; are initialized to be at LOW level. </paragraph>
<paragraph id="P-0058" lvl="0"><number>&lsqb;0058&rsqb;</number> The wordline-driving signals WL&lt;<highlight><bold>0</bold></highlight>:n&gt; outputted from the first nth decoders <highlight><bold>200</bold></highlight>, <highlight><bold>300</bold></highlight> and <highlight><bold>400</bold></highlight> are initialized to be at LOW level by a combination of the internal reset signal IRESET with HIGH level and the driver enable signals D_EN&lt;<highlight><bold>0</bold></highlight>:<highlight><bold>3</bold></highlight>&gt;. A node S<highlight><bold>8</bold></highlight> in the n<highlight><superscript>th </superscript></highlight>decoder <highlight><bold>400</bold></highlight> is initialized to be at HIGH level by the internal reset signal IRESET with HIGH level. Thereafter, if the internal reset signal IRESET is changed to LOW level which is its original state, all initialization processes are finished. </paragraph>
<paragraph id="P-0059" lvl="0"><number>&lsqb;0059&rsqb;</number> After these initialization processes, if the external clock signal CLK initially toggles, the shift register enable signal S_EN&lt;<highlight><bold>0</bold></highlight>&gt; goes to HIGH level at a rising edge of the external clock signal CLK. A node S<highlight><bold>1</bold></highlight> goes to HIGH level if an initialized signal with HIGH level of the node S<highlight><bold>8</bold></highlight> in the n<highlight><superscript>th </superscript></highlight>decoder <highlight><bold>400</bold></highlight> is inputted via the transfer gate T<highlight><bold>21</bold></highlight>. A node S<highlight><bold>3</bold></highlight> is changed from LOW level to HIGH level. At this time, if the driver enable signal D_EN&lt;<highlight><bold>0</bold></highlight>&gt; is changed from HIGH level to LOW level, the first wordline-driving signal WL&lt;<highlight><bold>0</bold></highlight>&gt; becomes active to be at HIGH level. </paragraph>
<paragraph id="P-0060" lvl="0"><number>&lsqb;0060&rsqb;</number> Next, if the external clock signal CLK toggles secondly, the driver enable signal D_EN&lt;<highlight><bold>0</bold></highlight>&gt; is changed from LOW level to HIGH level at a rising edge of the external clock signal CLK. Also, the first wordline-driving signal WL&lt;<highlight><bold>0</bold></highlight>&gt; is disabled to be at LOW level while a next driver enable signal D_EN&lt;<highlight><bold>1</bold></highlight>&gt; is changed from HIGH level to LOW level. Then, the second wordline-driving signal WL&lt;<highlight><bold>1</bold></highlight>&gt; becomes active to be at HIGH level. The shift register enable signal S_EN&lt;<highlight><bold>0</bold></highlight>&gt; is changed to LOW level so that the transfer gate T<highlight><bold>21</bold></highlight> connected to a line of the shift register enable signal S_EN&lt;<highlight><bold>0</bold></highlight>&gt; is disabled. </paragraph>
<paragraph id="P-0061" lvl="0"><number>&lsqb;0061&rsqb;</number> Then, if the external clock signal CLK toggles thirdly, the driver enable signal D_EN&lt;<highlight><bold>1</bold></highlight>&gt; is changed from LOW level to HIGH level. Thus, the second wordline-driving signal WL&lt;<highlight><bold>1</bold></highlight>&gt; is disabled to be at LOW level while the driver enable signal D_EN&lt;<highlight><bold>2</bold></highlight>&gt; is changed from HIGH level to LOW level. Also, the third wordline-driving signals WL&lt;<highlight><bold>2</bold></highlight>&gt; becomes active to be at HIGH level. </paragraph>
<paragraph id="P-0062" lvl="0"><number>&lsqb;0062&rsqb;</number> When the shift register S_EN&lt;<highlight><bold>1</bold></highlight>&gt; is changed from LOW level to HIGH level, the HIGH level in the node S<highlight><bold>1</bold></highlight> is transferred to a node S<highlight><bold>2</bold></highlight> via the transfer gate T<highlight><bold>22</bold></highlight>. The LOW level in the node S<highlight><bold>7</bold></highlight> at the previous stage is transferred to the node S<highlight><bold>8</bold></highlight> at HIGH level in the n<highlight><superscript>th </superscript></highlight>decoder <highlight><bold>400</bold></highlight>, and then the node S<highlight><bold>8</bold></highlight> goes to LOW level. </paragraph>
<paragraph id="P-0063" lvl="0"><number>&lsqb;0063&rsqb;</number> Next, if the external clock signal CLK toggles fourthly, the driver enable signal D_EN&lt;<highlight><bold>2</bold></highlight>&gt; is changed from LOW level to HIGH level. Then, the third wordline-driving signal WL&lt;<highlight><bold>2</bold></highlight>&gt; is disabled to be at LOW level while a next driver enable signal &lt;D-EN&lt;<highlight><bold>3</bold></highlight>&gt; is changed from HIGH level to LOW level. Also, the fourth wordline-driving signal WL&lt;<highlight><bold>3</bold></highlight>&gt; becomes active to be at HIGH level. </paragraph>
<paragraph id="P-0064" lvl="0"><number>&lsqb;0064&rsqb;</number> If the shift register enable signal S_EN&lt;<highlight><bold>1</bold></highlight>&gt; is changed from HIGH level to LOW level, all transfer gates connected to a line of the shift register enable signal S_EN&lt;<highlight><bold>1</bold></highlight>&gt; are disabled. </paragraph>
<paragraph id="P-0065" lvl="0"><number>&lsqb;0065&rsqb;</number> Then, if the external clock signal CLK toggles fifthly, the shift register enable signal S_EN&lt;<highlight><bold>0</bold></highlight>&gt; goes to HIGH level at a rising edge of the external clock signal CLK. A node S<highlight><bold>1</bold></highlight> is cleared to be at LOW level when the signal cleared to be at LOW level at the node S<highlight><bold>8</bold></highlight> of the n<highlight><superscript>th </superscript></highlight>decoder <highlight><bold>400</bold></highlight> is inputted via the transfer gate T<highlight><bold>21</bold></highlight>. The node S<highlight><bold>3</bold></highlight> is changed from HIGH level to LOW level while the driver enable signal D_EN&lt;<highlight><bold>3</bold></highlight>&gt; is changed from LOW level to HIGH level. The fourth wordline-driving signal WL&lt;<highlight><bold>3</bold></highlight>&gt; is disabled and goes from HIGH level to LOW level. </paragraph>
<paragraph id="P-0066" lvl="0"><number>&lsqb;0066&rsqb;</number> If the shift register enable signal S_EN&lt;<highlight><bold>0</bold></highlight>&gt; is changed from LOW level to HIGH level, the HIGH level at the node S<highlight><bold>2</bold></highlight> is inputted to a node S<highlight><bold>4</bold></highlight> of the intermediate decoder <highlight><bold>300</bold></highlight>. Then, the node S<highlight><bold>6</bold></highlight> goes to HIGH level. When the driver enable signal D_EN&lt;<highlight><bold>0</bold></highlight>&gt; is changed to be at LOW level, the fifth wordline-driving signal WL&lt;<highlight><bold>4</bold></highlight>&gt; becomes active to be at HIGH level. </paragraph>
<paragraph id="P-0067" lvl="0"><number>&lsqb;0067&rsqb;</number> As mentioned above, the wordline-driving signals are sequentially activated by the consecutive toggle of the external clock signal CLK. In other words, if the external clock signal CLK toggles after the wordline-driving signal WL&lt;n&gt; of the n<highlight><superscript>th </superscript></highlight>decoder <highlight><bold>400</bold></highlight>, which is the final stage, is activated, the wordline-driving signal WL&lt;<highlight><bold>0</bold></highlight>&gt; of the first decoder <highlight><bold>200</bold></highlight>, which is the first stage, is activated. As a result, the decoder circuit of the present invention forms an infinite loop structure. </paragraph>
<paragraph id="P-0068" lvl="0"><number>&lsqb;0068&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 7</cross-reference> is a timing chart of the major signals of a decoder circuit in a semiconductor memory device according to a preferred embodiment of the present invention. </paragraph>
<paragraph id="P-0069" lvl="0"><number>&lsqb;0069&rsqb;</number> Referring now to <cross-reference target="DRAWINGS">FIG. 7</cross-reference>, an infinite loop structure is formed in which the wordline-driving signals WL&lt;<highlight><bold>0</bold></highlight>:<highlight><bold>5</bold></highlight>&gt; are sequentially activated by the consecutive toggling of the external clock signal CLK. </paragraph>
<paragraph id="P-0070" lvl="0"><number>&lsqb;0070&rsqb;</number> As mentioned above, the present invention positions one latch circuit for maintaining a wordline-driving signal for a given period of time and one latch circuit for transferring a signal to a shift register at the next stage at four drivers and controls the four drivers using four driver enable signals. Therefore, the present invention can reduce the area occupied by a shift register circuit compared to a decoder in which two latch circuits are positioned at each driver. </paragraph>
<paragraph id="P-0071" lvl="0"><number>&lsqb;0071&rsqb;</number> Further, the present invention can reduce the die size by using a decoder that occupies a small area. </paragraph>
<paragraph id="P-0072" lvl="0"><number>&lsqb;0072&rsqb;</number> The present invention has been described with reference to a particular embodiment in connection with a particular application. Those having ordinary skill in the art and access to the teachings of the present invention will recognize additional modifications and applications within the scope thereof. </paragraph>
<paragraph id="P-0073" lvl="0"><number>&lsqb;0073&rsqb;</number> It is therefore intended by the appended claims to cover any and all such applications, modifications, and embodiments within the scope of the present invention. </paragraph>
</section>
</detailed-description>
</subdoc-description>
<subdoc-claims>
<heading lvl="1">What is claimed is: </heading>
<claim id="CLM-00001">
<claim-text><highlight><bold>1</bold></highlight>. A decoder circuit in a semiconductor memory device, the decoder circuit comprising: 
<claim-text>a plurality of decoders; </claim-text>
<claim-text>a decoder control means for controlling the plurality of decoders in response to an external clock signal and a reset signal, and </claim-text>
<claim-text>wherein the plurality of decoder drive a plurality of wordlines in response to output signals of the decoder control means. </claim-text>
</claim-text>
</claim>
<claim id="CLM-00002">
<claim-text><highlight><bold>2</bold></highlight>. The decoder circuit in a semiconductor memory device according to <dependent-claim-reference depends_on="CLM-00001">claim 1</dependent-claim-reference>, wherein the decoder control means comprises: 
<claim-text>a clear signal generator for receiving the external clock signal and an inverted signal of the reset signal to generate first and second internal clock signals and a clear signal; </claim-text>
<claim-text>an internal reset signal generator for receiving the reset signal to generate an internal reset signal; </claim-text>
<claim-text>an assembled latch circuit for generating a plurality of latch signals in response to the first and the second internal clock signals and the internal reset signal; and </claim-text>
<claim-text>a shift register/driver enable signal generator for receiving the plurality of latch signals to generate a plurality of driver enable signals and a plurality of shift register enable signals. </claim-text>
</claim-text>
</claim>
<claim id="CLM-00003">
<claim-text><highlight><bold>3</bold></highlight>. The decoder circuit in a semiconductor memory device according to <dependent-claim-reference depends_on="CLM-00002">claim 2</dependent-claim-reference>, wherein the clear signal generator comprises: 
<claim-text>a first logic device for logically combining the external clock signals and the inverted signal of the reset signal; </claim-text>
<claim-text>first and second inverting devices for inverting an output signal of the first logic device to generate the first internal clock signal; </claim-text>
<claim-text>a third inverting device for inverting the first internal clock signal to generate the second internal clock signal; </claim-text>
<claim-text>a second logic device for logically combining an inverted signal of the internal reset signal and the first internal clock signal; and </claim-text>
<claim-text>a plurality of inverting devices for inverting an output signal of the second logic device to generate the clear signal. </claim-text>
</claim-text>
</claim>
<claim id="CLM-00004">
<claim-text><highlight><bold>4</bold></highlight>. The decoder circuit in a semiconductor memory device according to <dependent-claim-reference depends_on="CLM-00002">claim 2</dependent-claim-reference>, wherein the internal reset signal generator includes a plurality of inverting devices for sequentially inverting the reset signal to generate the internal reset signal. </claim-text>
</claim>
<claim id="CLM-00005">
<claim-text><highlight><bold>5</bold></highlight>. The decoder circuit in a semiconductor memory device according to <dependent-claim-reference depends_on="CLM-00002">claim 2</dependent-claim-reference>, wherein the assembled latch circuit has a loop structure in which an output signal of the latch circuit at the last stage of the plurality of latch circuits is inputted to the latch circuit at the first stage of the plurality of latch circuits. </claim-text>
</claim>
<claim id="CLM-00006">
<claim-text><highlight><bold>6</bold></highlight>. The decoder circuit in a semiconductor memory device according to <dependent-claim-reference depends_on="CLM-00005">claim 5</dependent-claim-reference>, wherein the assembled latch circuit includes a plurality of latch circuits for generating a plurality of latch signals in response to the first and the second internal clock signals and the internal reset signal. </claim-text>
</claim>
<claim id="CLM-00007">
<claim-text><highlight><bold>7</bold></highlight>. The decoder circuit in a semiconductor memory device according to <dependent-claim-reference depends_on="CLM-00002">claim 2</dependent-claim-reference>, wherein the shift register/driver enable signal generator comprises: 
<claim-text>a plurality of driver enable signal generators for receiving the plurality of latch signals to generate the plurality of driver enable signals; and </claim-text>
<claim-text>a plurality of register enable signal generators for receiving some of the plurality of latch signals to generate the plurality of shift register enable signals. </claim-text>
</claim-text>
</claim>
<claim id="CLM-00008">
<claim-text><highlight><bold>8</bold></highlight>. The decoder circuit in a semiconductor memory device according to <dependent-claim-reference depends_on="CLM-00002">claim 2</dependent-claim-reference>, wherein the plurality of decoders comprises: 
<claim-text>a plurality of shift registers for generating the plurality of latch signals in response to the internal reset signal and the plurality of shift register enable signals; and </claim-text>
<claim-text>a plurality of drivers for receiving the plurality of latch signals, the plurality of driver enable signals and the clear signal to generate a plurality of wordline-driving signals, </claim-text>
<claim-text>wherein the plurality of shift registers has a loop structure in which an output signal from the shift register at the last stage of the plurality of shift registers is inputted to an input terminal of the shift register at the first stage of the plurality of shift registers. </claim-text>
</claim-text>
</claim>
<claim id="CLM-00009">
<claim-text><highlight><bold>9</bold></highlight>. The decoder circuit in a semiconductor memory device according to <dependent-claim-reference depends_on="CLM-00008">claim 8</dependent-claim-reference>, wherein the plurality of shift registers comprises a plurality of the following components arranged sequentially and repeatedly a predetermined number of times: 
<claim-text>a first transfer unit for transferring the output signal from the shift register at the last stage in response to one of the plurality of shift register enable signals; </claim-text>
<claim-text>a first latch circuit for latching an output signal from the first transfer unit in response to the internal reset signal; </claim-text>
<claim-text>a second transfer unit for transferring the output signal of the first latch circuit in response to another of the plurality of shift register enable signals; and </claim-text>
<claim-text>a second latch circuit for latching an output signal from the second transfer unit in response to the internal reset signal. </claim-text>
</claim-text>
</claim>
<claim id="CLM-00010">
<claim-text><highlight><bold>10</bold></highlight>. The decoder circuit in a semiconductor memory device according to <dependent-claim-reference depends_on="CLM-00008">claim 8</dependent-claim-reference>, wherein each of the plurality of drivers comprises: 
<claim-text>a driving unit for receiving one of the plurality of latch signals and the clear signal to generate a driver-driving signal; and </claim-text>
<claim-text>a designated number of wordline-driving signal generators for receiving the driver-driving signal, the plurality of driver enable signals and the clear signal to generate some of the plurality of wordline-driving signals. </claim-text>
</claim-text>
</claim>
<claim id="CLM-00011">
<claim-text><highlight><bold>11</bold></highlight>. A decoder circuit in a semiconductor memory device, the decoder circuit comprising: 
<claim-text>a decoder control means for generating an internal reset signal, a plurality of driver enable signals and a plurality of shift register enable signals in response to an external clock signal and a reset signal; </claim-text>
<claim-text>a plurality of shift registers for generating a plurality of latch signals in response to the internal reset signal and the plurality of shift register enable signals; and </claim-text>
<claim-text>a plurality of drivers for driving a plurality of wordlines in response to the plurality of latch signals and the plurality of driver enable signals, </claim-text>
<claim-text>wherein the plurality of shift registers has a loop structure in which an output signal of the shift register at the last stage of the plurality of shift registers is inputted to an input terminal of the shift register at the first stage of the plurality of shift registers. </claim-text>
</claim-text>
</claim>
<claim id="CLM-00012">
<claim-text><highlight><bold>12</bold></highlight>. The decoder circuit in a semiconductor memory device according to <dependent-claim-reference depends_on="CLM-00011">claim 11</dependent-claim-reference>, wherein the decoder control means comprises: 
<claim-text>a clear signal generator for receiving the external clock signal and an inverted signal of the reset signal to generate first and second internal clock signals and a clear signal; </claim-text>
<claim-text>an internal reset signal generator for receiving the reset signal to generate the internal reset signal; </claim-text>
<claim-text>an assembled latch circuit for generating a plurality of latch signals in response to the first and the second internal clock signals and the internal reset signal; and </claim-text>
<claim-text>a shift register/driver enable signal generator for receiving the plurality of latch signals to generate the plurality of driver enable signals and the plurality of shift register enable signals. </claim-text>
</claim-text>
</claim>
<claim id="CLM-00013">
<claim-text><highlight><bold>13</bold></highlight>. The decoder circuit in a semiconductor memory device according to <dependent-claim-reference depends_on="CLM-00011">claim 12</dependent-claim-reference>, wherein the clear signal generator comprises: 
<claim-text>a first logic device for logically combining the external clock signal and the inverted signal of the reset signal; </claim-text>
<claim-text>first and second inverting means for inverting an output signal of the first logic device to generate the first internal clock signal; </claim-text>
<claim-text>a third inverting device for inverting the first internal clock signal to generate the second internal clock signal; </claim-text>
<claim-text>a second logic device for logically combining the inverted signal of the internal reset signal and the first internal clock signal; and </claim-text>
<claim-text>a plurality of inverting means for inverting an output signal of the second logic device to generate the clear signal. </claim-text>
</claim-text>
</claim>
<claim id="CLM-00014">
<claim-text><highlight><bold>14</bold></highlight>. The decoder circuit in a semiconductor memory device according to <dependent-claim-reference depends_on="CLM-00011">claim 12</dependent-claim-reference>, wherein the internal reset signal generator includes a plurality of inverting devices for sequentially inverting the reset signal to generate the internal reset signal. </claim-text>
</claim>
<claim id="CLM-00015">
<claim-text><highlight><bold>15</bold></highlight>. The decoder circuit in a semiconductor memory device according to <dependent-claim-reference depends_on="CLM-00011">claim 12</dependent-claim-reference>, wherein the assembled latch circuit has a loop structure in which an output signal of the latch circuit at the last stage of the plurality of latch circuits is inputted to the latch circuit at the first stage of the plurality of latch circuits. </claim-text>
</claim>
<claim id="CLM-00016">
<claim-text><highlight><bold>16</bold></highlight>. The decoder circuit in a semiconductor memory device according to <dependent-claim-reference depends_on="CLM-00011">claim 15</dependent-claim-reference>, wherein the assembled latch circuit includes a plurality of latch circuits for generating the plurality of latch signals in response to the first and the second internal clock signals and the internal reset signal. </claim-text>
</claim>
<claim id="CLM-00017">
<claim-text><highlight><bold>17</bold></highlight>. The decoder circuit in a semiconductor memory device according to <dependent-claim-reference depends_on="CLM-00011">claim 12</dependent-claim-reference>, wherein the shift register/driver enable signal generator comprises: 
<claim-text>a plurality of driver enable signal generators for receiving the plurality of latch signals to generate the plurality of driver enable signals; and </claim-text>
<claim-text>a plurality of register enable signal generators for receiving some of the plurality of latch signals to generate the plurality of shift register enable signals. </claim-text>
</claim-text>
</claim>
<claim id="CLM-00018">
<claim-text><highlight><bold>18</bold></highlight>. The decoder circuit in a semiconductor memory device according to <dependent-claim-reference depends_on="CLM-00011">claim 11</dependent-claim-reference>, wherein the plurality of shift registers comprise a plurality of following components arranged sequentially and repeatedly a predetermined number of times: 
<claim-text>a first transfer unit for transferring the output signal from the shift register at the last stage in response to one of the plurality of shift register enable signals; </claim-text>
<claim-text>a first latch circuit for latching an output signal from the first transfer unit in response to the internal reset signal; </claim-text>
<claim-text>a second transfer unit for transferring the output signal of the first latch circuit in response to another of the plurality of shift register enable signals; and </claim-text>
<claim-text>a second latch circuit for latching an output signal from the second transfer unit in response to the internal reset signal. </claim-text>
</claim-text>
</claim>
<claim id="CLM-00019">
<claim-text><highlight><bold>19</bold></highlight>. The decoder circuit in a semiconductor memory device according to <dependent-claim-reference depends_on="CLM-00011">claim 11</dependent-claim-reference>, wherein each of the plurality of drivers comprises: 
<claim-text>a driving unit for receiving one of the plurality of latch signals and the clear signal to generate a driver-driving signal; and </claim-text>
<claim-text>a designated number of wordline-driving signal generators for receiving the driver-driving signal, the plurality of driver enable signals and the clear signal to generate some of the plurality of wordline-driving signals.</claim-text>
</claim-text>
</claim>
</subdoc-claims>
<subdoc-drawings id="DRAWINGS">
<heading lvl="0" align="CENTER">Drawings</heading>
<representative-figure>2</representative-figure>
<figure id="figure-D00000">
<image id="EMI-D00000" file="US20030002380A1-20030102-D00000.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00001">
<image id="EMI-D00001" file="US20030002380A1-20030102-D00001.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00002">
<image id="EMI-D00002" file="US20030002380A1-20030102-D00002.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00003">
<image id="EMI-D00003" file="US20030002380A1-20030102-D00003.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00004">
<image id="EMI-D00004" file="US20030002380A1-20030102-D00004.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00005">
<image id="EMI-D00005" file="US20030002380A1-20030102-D00005.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00006">
<image id="EMI-D00006" file="US20030002380A1-20030102-D00006.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00007">
<image id="EMI-D00007" file="US20030002380A1-20030102-D00007.TIF" imf="TIFF" ti="DR"/>
</figure>
</subdoc-drawings>
</patent-application-publication>
