<?xml version="1.0" encoding="UTF-8"?>
<project>
  <core name="" type="" target="">
    <kernel name="hcr_controller" language="c" vlnv="NCAR:EOL:hcr_controller:1.0" attributes="" hash="" preferredWorkGroupSizeMultiple="0" workGroupSize="1" debug="false" interrupt="true">
      <port name="S_AXI_CFG_BUS" mode="slave" range="0x1000" dataWidth="3" portType="addressable" base="0x00000000"/>
      <arg name="cfg_pulse_sequence_start_stop_indexes" addressQualifier="0" id="0" port="S_AXI_CFG_BUS" size="0x4" offset="0x10" hostOffset="0x0" hostSize="0x4" type="unsigned int*"/>
      <arg name="cfg_num_pulses_to_execute" addressQualifier="0" id="1" port="S_AXI_CFG_BUS" size="0x4" offset="0x18" hostOffset="0x0" hostSize="0x4" type="unsigned int*"/>
      <arg name="cfg_total_decimation" addressQualifier="0" id="2" port="S_AXI_CFG_BUS" size="0x4" offset="0x20" hostOffset="0x0" hostSize="0x4" type="unsigned int"/>
      <arg name="cfg_post_decimation" addressQualifier="0" id="3" port="S_AXI_CFG_BUS" size="0x4" offset="0x28" hostOffset="0x0" hostSize="0x4" type="unsigned int"/>
      <arg name="cfg_num_pulses_per_xfer" addressQualifier="0" id="4" port="S_AXI_CFG_BUS" size="0x4" offset="0x30" hostOffset="0x0" hostSize="0x4" type="unsigned int"/>
      <arg name="cfg_enabled_channel_vector" addressQualifier="0" id="5" port="S_AXI_CFG_BUS" size="0x4" offset="0x38" hostOffset="0x0" hostSize="0x4" type="unsigned int"/>
      <arg name="cfg_watchdog" addressQualifier="0" id="6" port="S_AXI_CFG_BUS" size="0x4" offset="0x40" hostOffset="0x0" hostSize="0x4" type="unsigned int*"/>
      <arg name="cfg_pulse_sequence.prt0" addressQualifier="0" id="7" port="S_AXI_CFG_BUS" size="0x4" offset="0x80" hostOffset="0x0" hostSize="0x4" type=""/>
      <arg name="cfg_pulse_sequence.prt1" addressQualifier="0" id="8" port="S_AXI_CFG_BUS" size="0x4" offset="0x100" hostOffset="0x0" hostSize="0x4" type=""/>
      <arg name="cfg_pulse_sequence.num_pulses" addressQualifier="0" id="9" port="S_AXI_CFG_BUS" size="0x4" offset="0x180" hostOffset="0x0" hostSize="0x4" type="unsigned int"/>
      <arg name="cfg_pulse_sequence.block_post_time" addressQualifier="0" id="10" port="S_AXI_CFG_BUS" size="0x4" offset="0x200" hostOffset="0x0" hostSize="0x4" type="unsigned int"/>
      <arg name="cfg_pulse_sequence.control_flags" addressQualifier="0" id="11" port="S_AXI_CFG_BUS" size="0x4" offset="0x280" hostOffset="0x0" hostSize="0x4" type="unsigned int"/>
      <arg name="cfg_pulse_sequence.polarization_mode" addressQualifier="0" id="12" port="S_AXI_CFG_BUS" size="0x4" offset="0x300" hostOffset="0x0" hostSize="0x4" type="unsigned int"/>
      <arg name="cfg_pulse_sequence.filter_select_ch0" addressQualifier="0" id="13" port="S_AXI_CFG_BUS" size="0x4" offset="0x380" hostOffset="0x0" hostSize="0x4" type="unsigned int"/>
      <arg name="cfg_pulse_sequence.filter_select_ch1" addressQualifier="0" id="14" port="S_AXI_CFG_BUS" size="0x4" offset="0x400" hostOffset="0x0" hostSize="0x4" type="unsigned int"/>
      <arg name="cfg_pulse_sequence.filter_select_ch2" addressQualifier="0" id="15" port="S_AXI_CFG_BUS" size="0x4" offset="0x480" hostOffset="0x0" hostSize="0x4" type="unsigned int"/>
      <arg name="cfg_pulse_sequence.timer_offset0" addressQualifier="0" id="16" port="S_AXI_CFG_BUS" size="0x4" offset="0x500" hostOffset="0x0" hostSize="0x4" type=""/>
      <arg name="cfg_pulse_sequence.timer_offset1" addressQualifier="0" id="17" port="S_AXI_CFG_BUS" size="0x4" offset="0x580" hostOffset="0x0" hostSize="0x4" type=""/>
      <arg name="cfg_pulse_sequence.timer_offset2" addressQualifier="0" id="18" port="S_AXI_CFG_BUS" size="0x4" offset="0x600" hostOffset="0x0" hostSize="0x4" type=""/>
      <arg name="cfg_pulse_sequence.timer_offset3" addressQualifier="0" id="19" port="S_AXI_CFG_BUS" size="0x4" offset="0x680" hostOffset="0x0" hostSize="0x4" type=""/>
      <arg name="cfg_pulse_sequence.timer_offset4" addressQualifier="0" id="20" port="S_AXI_CFG_BUS" size="0x4" offset="0x700" hostOffset="0x0" hostSize="0x4" type=""/>
      <arg name="cfg_pulse_sequence.timer_offset5" addressQualifier="0" id="21" port="S_AXI_CFG_BUS" size="0x4" offset="0x780" hostOffset="0x0" hostSize="0x4" type=""/>
      <arg name="cfg_pulse_sequence.timer_offset6" addressQualifier="0" id="22" port="S_AXI_CFG_BUS" size="0x4" offset="0x800" hostOffset="0x0" hostSize="0x4" type=""/>
      <arg name="cfg_pulse_sequence.timer_offset7" addressQualifier="0" id="23" port="S_AXI_CFG_BUS" size="0x4" offset="0x880" hostOffset="0x0" hostSize="0x4" type=""/>
      <arg name="cfg_pulse_sequence.timer_width0" addressQualifier="0" id="24" port="S_AXI_CFG_BUS" size="0x4" offset="0x900" hostOffset="0x0" hostSize="0x4" type=""/>
      <arg name="cfg_pulse_sequence.timer_width1" addressQualifier="0" id="25" port="S_AXI_CFG_BUS" size="0x4" offset="0x980" hostOffset="0x0" hostSize="0x4" type=""/>
      <arg name="cfg_pulse_sequence.timer_width2" addressQualifier="0" id="26" port="S_AXI_CFG_BUS" size="0x4" offset="0xA00" hostOffset="0x0" hostSize="0x4" type=""/>
      <arg name="cfg_pulse_sequence.timer_width3" addressQualifier="0" id="27" port="S_AXI_CFG_BUS" size="0x4" offset="0xA80" hostOffset="0x0" hostSize="0x4" type=""/>
      <arg name="cfg_pulse_sequence.timer_width4" addressQualifier="0" id="28" port="S_AXI_CFG_BUS" size="0x4" offset="0xB00" hostOffset="0x0" hostSize="0x4" type=""/>
      <arg name="cfg_pulse_sequence.timer_width5" addressQualifier="0" id="29" port="S_AXI_CFG_BUS" size="0x4" offset="0xB80" hostOffset="0x0" hostSize="0x4" type=""/>
      <arg name="cfg_pulse_sequence.timer_width6" addressQualifier="0" id="30" port="S_AXI_CFG_BUS" size="0x4" offset="0xC00" hostOffset="0x0" hostSize="0x4" type=""/>
      <arg name="cfg_pulse_sequence.timer_width7" addressQualifier="0" id="31" port="S_AXI_CFG_BUS" size="0x4" offset="0xC80" hostOffset="0x0" hostSize="0x4" type=""/>
      <arg name="cfg_filter_coefs_ch0" addressQualifier="0" id="32" port="S_AXI_CFG_BUS" size="0x4" offset="0x1000" hostOffset="0x0" hostSize="0x4" type="int"/>
      <arg name="cfg_filter_coefs_ch1" addressQualifier="0" id="33" port="S_AXI_CFG_BUS" size="0x4" offset="0x1800" hostOffset="0x0" hostSize="0x4" type="int"/>
      <arg name="cfg_filter_coefs_ch2" addressQualifier="0" id="34" port="S_AXI_CFG_BUS" size="0x4" offset="0x2000" hostOffset="0x0" hostSize="0x4" type="int"/>
      <compileWorkGroupSize x="1" y="1" z="1"/>
    </kernel>
  </core>
</project>
