#-----------------------------------------------------------
# Vivado v2014.4 (64-bit)
# SW Build 1071353 on Tue Nov 18 18:24:04 MST 2014
# IP Build 1070531 on Tue Nov 18 01:10:18 MST 2014
# Start of session at: Fri Apr 17 02:50:01 2015
# Process ID: 66568
# Log file: D:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.runs/xfft_0_synth_1/xfft_0.vds
# Journal file: D:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.runs/xfft_0_synth_1\vivado.jou
#-----------------------------------------------------------
source xfft_0.tcl
# set_param gui.test TreeTableDev
# set_param simulator.modelsimInstallPath F:/Altera/modelsim_ase/win32aloem
# debug::add_scope template.lib 1
# set_msg_config -id {HDL 9-1061} -limit 100000
# set_msg_config -id {HDL 9-1654} -limit 100000
# set_msg_config -id {Synth 8-256} -limit 10000
# set_msg_config -id {Synth 8-638} -limit 10000
# create_project -in_memory -part xc7a200tfbg676-2
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:0.9 available at F:/Xilinx/Vivado/2014.4/data/boards/board_parts/kintex7/kc705/0.9/board_part.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.0 available at F:/Xilinx/Vivado/2014.4/data/boards/board_parts/kintex7/kc705/1.0/board_part.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.1 available at F:/Xilinx/Vivado/2014.4/data/boards/board_parts/kintex7/kc705/1.1/board_part.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
# set_param project.compositeFile.enableAutoGeneration 0
# set_param synth.vivado.isSynthRun true
# set_msg_config -id {IP_Flow 19-2162} -severity warning -new_severity info
# set_property webtalk.parent_dir D:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.cache/wt [current_project]
# set_property parent.project_path D:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.xpr [current_project]
# set_property default_lib xil_defaultlib [current_project]
# set_property target_language VHDL [current_project]
# set_property board_part xilinx.com:ac701:part0:1.1 [current_project]
# read_ip D:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_0.xci
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'F:/Xilinx/Vivado/2014.4/data/ip'.
WARNING: [IP_Flow 19-3664] IP 'xfft_0' generated file not found 'd:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_0.dcp'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'xfft_0' generated file not found 'd:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_0_stub.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'xfft_0' generated file not found 'd:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_0_stub.vhdl'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'xfft_0' generated file not found 'd:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_0_funcsim.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'xfft_0' generated file not found 'd:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_0_funcsim.vhdl'. Please regenerate to continue.
# set_property used_in_implementation false [get_files -all d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_0.dcp]
# set_property is_locked true [get_files D:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_0.xci]
# read_xdc dont_touch.xdc
# set_property used_in_implementation false [get_files dont_touch.xdc]
# catch { write_hwdef -file xfft_0.hwdef }
INFO: [Vivado_Tcl 4-279] hardware handoff file cannot be generated as there is no block diagram instance in the design
# synth_design -top xfft_0 -part xc7a200tfbg676-2 -mode out_of_context
Command: synth_design -top xfft_0 -part xc7a200tfbg676-2 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a200t'
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:39 ; elapsed = 00:00:41 . Memory (MB): peak = 328.508 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'xfft_0' [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/synth/xfft_0.vhd:80]
INFO: [Synth 8-3491] module 'xfft_v9_0' declared at 'd:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0.vhd:111' bound to instance 'U0' of component 'xfft_v9_0' [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/synth/xfft_0.vhd:172]
INFO: [Synth 8-638] synthesizing module 'xfft_v9_0__parameterized0' [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0.vhd:191]
INFO: [Synth 8-3491] module 'xfft_v9_0_viv' declared at 'd:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:100874' bound to instance 'i_synth' of component 'xfft_v9_0_viv' [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0.vhd:200]
INFO: [Synth 8-638] synthesizing module 'xfft_v9_0_viv__parameterized0' [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:100966]
INFO: [Synth 8-638] synthesizing module 'axi_wrapper' [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:92157]
INFO: [Synth 8-638] synthesizing module 'axi_wrapper_input_fifo' [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:91301]
INFO: [Synth 8-256] done synthesizing module 'axi_wrapper_input_fifo' (1#1) [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:91301]
INFO: [Synth 8-638] synthesizing module 'axi_wrapper_input_fifo__parameterized0' [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:91301]
INFO: [Synth 8-256] done synthesizing module 'axi_wrapper_input_fifo__parameterized0' (1#1) [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:91301]
INFO: [Synth 8-226] default block is never used [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:93932]
INFO: [Synth 8-226] default block is never used [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:93993]
INFO: [Synth 8-638] synthesizing module 'axi_wrapper_output_fifo' [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:91709]
INFO: [Synth 8-256] done synthesizing module 'axi_wrapper_output_fifo' (2#1) [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:91709]
WARNING: [Synth 8-3848] Net m_axis_status_tdata in module/entity axi_wrapper does not have driver. [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:91983]
WARNING: [Synth 8-3848] Net m_axis_status_tvalid in module/entity axi_wrapper does not have driver. [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:91984]
WARNING: [Synth 8-3848] Net config_fifo_out_fwd_inv1 in module/entity axi_wrapper does not have driver. [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:92251]
WARNING: [Synth 8-3848] Net config_fifo_out_fwd_inv2 in module/entity axi_wrapper does not have driver. [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:92252]
WARNING: [Synth 8-3848] Net config_fifo_out_fwd_inv3 in module/entity axi_wrapper does not have driver. [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:92253]
WARNING: [Synth 8-3848] Net config_fifo_out_fwd_inv4 in module/entity axi_wrapper does not have driver. [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:92254]
WARNING: [Synth 8-3848] Net config_fifo_out_fwd_inv5 in module/entity axi_wrapper does not have driver. [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:92255]
WARNING: [Synth 8-3848] Net config_fifo_out_fwd_inv6 in module/entity axi_wrapper does not have driver. [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:92256]
WARNING: [Synth 8-3848] Net config_fifo_out_fwd_inv7 in module/entity axi_wrapper does not have driver. [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:92257]
WARNING: [Synth 8-3848] Net config_fifo_out_fwd_inv8 in module/entity axi_wrapper does not have driver. [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:92258]
WARNING: [Synth 8-3848] Net config_fifo_out_fwd_inv9 in module/entity axi_wrapper does not have driver. [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:92259]
WARNING: [Synth 8-3848] Net config_fifo_out_fwd_inv10 in module/entity axi_wrapper does not have driver. [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:92260]
WARNING: [Synth 8-3848] Net config_fifo_out_fwd_inv11 in module/entity axi_wrapper does not have driver. [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:92261]
WARNING: [Synth 8-3848] Net config_fifo_out_scale_sch1 in module/entity axi_wrapper does not have driver. [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:92263]
WARNING: [Synth 8-3848] Net config_fifo_out_scale_sch2 in module/entity axi_wrapper does not have driver. [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:92264]
WARNING: [Synth 8-3848] Net config_fifo_out_scale_sch3 in module/entity axi_wrapper does not have driver. [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:92265]
WARNING: [Synth 8-3848] Net config_fifo_out_scale_sch4 in module/entity axi_wrapper does not have driver. [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:92266]
WARNING: [Synth 8-3848] Net config_fifo_out_scale_sch5 in module/entity axi_wrapper does not have driver. [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:92267]
WARNING: [Synth 8-3848] Net config_fifo_out_scale_sch6 in module/entity axi_wrapper does not have driver. [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:92268]
WARNING: [Synth 8-3848] Net config_fifo_out_scale_sch7 in module/entity axi_wrapper does not have driver. [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:92269]
WARNING: [Synth 8-3848] Net config_fifo_out_scale_sch8 in module/entity axi_wrapper does not have driver. [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:92270]
WARNING: [Synth 8-3848] Net config_fifo_out_scale_sch9 in module/entity axi_wrapper does not have driver. [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:92271]
WARNING: [Synth 8-3848] Net config_fifo_out_scale_sch10 in module/entity axi_wrapper does not have driver. [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:92272]
WARNING: [Synth 8-3848] Net config_fifo_out_scale_sch11 in module/entity axi_wrapper does not have driver. [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:92273]
INFO: [Synth 8-256] done synthesizing module 'axi_wrapper' (3#1) [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:92157]
INFO: [Synth 8-638] synthesizing module 'xfft_v9_0_core' [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:99999]
INFO: [Synth 8-638] synthesizing module 'xfft_v9_0_d' [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:95988]
INFO: [Synth 8-638] synthesizing module 'r22_flow_ctrl' [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:64923]
INFO: [Synth 8-638] synthesizing module 'cnt_tc_rtl_a' [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23454]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_viv' [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:6505]
INFO: [Synth 8-3491] module 'c_addsub_v12_0_legacy' declared at 'd:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5532' bound to instance 'i_baseblox_addsub' of component 'c_addsub_v12_0_legacy' [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:6626]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_legacy__parameterized0' [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5608]
INFO: [Synth 8-3491] module 'c_addsub_v12_0_fabric_legacy' declared at 'd:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5268' bound to instance 'the_addsub' of component 'c_addsub_v12_0_fabric_legacy' [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5899]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_fabric_legacy__parameterized0' [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5320]
INFO: [Synth 8-3491] module 'c_addsub_v12_0_lut6_legacy' declared at 'd:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:2281' bound to instance 'i_lut6_addsub' of component 'c_addsub_v12_0_lut6_legacy' [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5337]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_lut6_legacy__parameterized0' [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:2333]
INFO: [Synth 8-3491] module 'c_reg_fd_v12_0_viv' declared at 'd:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/c_reg_fd_v12_0/hdl/c_reg_fd_v12_0_vh_rfs.vhd:321' bound to instance 'qreg' of component 'c_reg_fd_v12_0_viv' [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:2930]
INFO: [Synth 8-638] synthesizing module 'c_reg_fd_v12_0_viv__parameterized0' [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/c_reg_fd_v12_0/hdl/c_reg_fd_v12_0_vh_rfs.vhd:351]
INFO: [Synth 8-256] done synthesizing module 'c_reg_fd_v12_0_viv__parameterized0' (4#1) [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/c_reg_fd_v12_0/hdl/c_reg_fd_v12_0_vh_rfs.vhd:351]
INFO: [Synth 8-113] binding component instance 'carrymux0' to cell 'MUXCY' [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:3254]
INFO: [Synth 8-113] binding component instance 'carryxor0' to cell 'XORCY' [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:3262]
INFO: [Synth 8-113] binding component instance 'carryxortop' to cell 'XORCY' [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:3274]
INFO: [Synth 8-113] binding component instance 'carrymux' to cell 'MUXCY' [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:3296]
INFO: [Synth 8-113] binding component instance 'carryxor' to cell 'XORCY' [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:3304]
INFO: [Synth 8-113] binding component instance 'carrymux' to cell 'MUXCY' [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:3296]
INFO: [Synth 8-113] binding component instance 'carryxor' to cell 'XORCY' [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:3304]
INFO: [Synth 8-113] binding component instance 'carrymux' to cell 'MUXCY' [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:3296]
INFO: [Synth 8-113] binding component instance 'carryxor' to cell 'XORCY' [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:3304]
INFO: [Synth 8-113] binding component instance 'carrymux' to cell 'MUXCY' [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:3296]
INFO: [Synth 8-113] binding component instance 'carryxor' to cell 'XORCY' [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:3304]
INFO: [Synth 8-113] binding component instance 'carrymux' to cell 'MUXCY' [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:3296]
INFO: [Synth 8-113] binding component instance 'carryxor' to cell 'XORCY' [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:3304]
INFO: [Synth 8-113] binding component instance 'carrymux' to cell 'MUXCY' [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:3296]
INFO: [Synth 8-113] binding component instance 'carryxor' to cell 'XORCY' [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:3304]
INFO: [Synth 8-113] binding component instance 'carrymux' to cell 'MUXCY' [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:3296]
INFO: [Synth 8-113] binding component instance 'carryxor' to cell 'XORCY' [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:3304]
INFO: [Synth 8-113] binding component instance 'carrymux' to cell 'MUXCY' [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:3296]
INFO: [Synth 8-113] binding component instance 'carryxor' to cell 'XORCY' [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:3304]
INFO: [Synth 8-113] binding component instance 'carrymux' to cell 'MUXCY' [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:3296]
INFO: [Synth 8-113] binding component instance 'carryxor' to cell 'XORCY' [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:3304]
INFO: [Synth 8-113] binding component instance 'carrymux' to cell 'MUXCY' [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:3296]
INFO: [Synth 8-113] binding component instance 'carryxor' to cell 'XORCY' [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:3304]
INFO: [Synth 8-113] binding component instance 'carrymux' to cell 'MUXCY' [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:3296]
INFO: [Synth 8-113] binding component instance 'carryxor' to cell 'XORCY' [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:3304]
INFO: [Synth 8-113] binding component instance 'carrymux' to cell 'MUXCY' [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:3296]
INFO: [Synth 8-113] binding component instance 'carryxor' to cell 'XORCY' [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:3304]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_lut6_legacy__parameterized0' (5#1) [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:2333]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_fabric_legacy__parameterized0' (6#1) [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5320]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_legacy__parameterized0' (7#1) [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5608]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_viv' (8#1) [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:6505]
INFO: [Synth 8-113] binding component instance 'carryinmux' to cell 'MUXCY' [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23549]
INFO: [Synth 8-638] synthesizing module 'equ_rtl' [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:22828]
INFO: [Synth 8-113] binding component instance 'xnor_lut6' to cell 'LUT6' [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:22937]
INFO: [Synth 8-113] binding component instance 'xnor_lut6' to cell 'LUT6' [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:22937]
INFO: [Synth 8-113] binding component instance 'xnor_lut6' to cell 'LUT6' [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:22937]
INFO: [Synth 8-113] binding component instance 'xnor_lut6' to cell 'LUT6' [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:22937]
INFO: [Synth 8-113] binding component instance 'xnor_lut6' to cell 'LUT6' [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:22937]
INFO: [Synth 8-113] binding component instance 'carrymux' to cell 'MUXCY' [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:22953]
INFO: [Synth 8-113] binding component instance 'carrymux' to cell 'MUXCY' [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:22953]
INFO: [Synth 8-113] binding component instance 'carrymux' to cell 'MUXCY' [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:22953]
INFO: [Synth 8-113] binding component instance 'carrymux' to cell 'MUXCY' [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:22953]
INFO: [Synth 8-113] binding component instance 'carrymux' to cell 'MUXCY' [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:22953]
INFO: [Synth 8-113] binding component instance 'fast_xor_out' to cell 'XORCY' [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:22963]
INFO: [Synth 8-256] done synthesizing module 'equ_rtl' (9#1) [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:22828]
INFO: [Synth 8-113] binding component instance 'i_tc_compare_reg' to cell 'FDRE' [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23570]
INFO: [Synth 8-256] done synthesizing module 'cnt_tc_rtl_a' (10#1) [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23454]
INFO: [Synth 8-638] synthesizing module 'cnt_tc_rtl_a__parameterized0' [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23454]
INFO: [Synth 8-113] binding component instance 'carryinmux' to cell 'MUXCY' [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23540]
INFO: [Synth 8-113] binding component instance 'i_tc_compare_reg' to cell 'FDRE' [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23570]
INFO: [Synth 8-638] synthesizing module 'equ_rtl__parameterized0' [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:22828]
INFO: [Synth 8-113] binding component instance 'xnor_lut6' to cell 'LUT6' [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:22937]
INFO: [Synth 8-113] binding component instance 'xnor_lut6' to cell 'LUT6' [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:22937]
INFO: [Synth 8-113] binding component instance 'xnor_lut6' to cell 'LUT6' [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:22937]
INFO: [Synth 8-113] binding component instance 'xnor_lut6' to cell 'LUT6' [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:22937]
INFO: [Synth 8-113] binding component instance 'xnor_lut6' to cell 'LUT6' [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:22937]
INFO: [Synth 8-113] binding component instance 'carrymux' to cell 'MUXCY' [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:22953]
INFO: [Synth 8-113] binding component instance 'carrymux' to cell 'MUXCY' [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:22953]
INFO: [Synth 8-113] binding component instance 'carrymux' to cell 'MUXCY' [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:22953]
INFO: [Synth 8-113] binding component instance 'carrymux' to cell 'MUXCY' [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:22953]
INFO: [Synth 8-113] binding component instance 'carrymux' to cell 'MUXCY' [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:22953]
INFO: [Synth 8-113] binding component instance 'fast_xor_out' to cell 'XORCY' [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:22963]
INFO: [Synth 8-256] done synthesizing module 'equ_rtl__parameterized0' (10#1) [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:22828]
INFO: [Synth 8-113] binding component instance 'equ_max_compare_reg' to cell 'FDRE' [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23602]
INFO: [Synth 8-113] binding component instance 'fast_xor_out' to cell 'XORCY' [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23620]
INFO: [Synth 8-113] binding component instance 'muxcy1' to cell 'MUXCY' [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23627]
INFO: [Synth 8-113] binding component instance 'muxcy0' to cell 'MUXCY' [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23635]
INFO: [Synth 8-638] synthesizing module 'equ_rtl__parameterized1' [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:22828]
INFO: [Synth 8-113] binding component instance 'xnor_lut6' to cell 'LUT6' [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:22937]
INFO: [Synth 8-113] binding component instance 'xnor_lut6' to cell 'LUT6' [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:22937]
INFO: [Synth 8-113] binding component instance 'xnor_lut6' to cell 'LUT6' [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:22937]
INFO: [Synth 8-113] binding component instance 'xnor_lut6' to cell 'LUT6' [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:22937]
INFO: [Synth 8-113] binding component instance 'xnor_lut6' to cell 'LUT6' [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:22937]
INFO: [Synth 8-113] binding component instance 'carrymux' to cell 'MUXCY' [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:22953]
INFO: [Synth 8-113] binding component instance 'carrymux' to cell 'MUXCY' [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:22953]
INFO: [Synth 8-113] binding component instance 'carrymux' to cell 'MUXCY' [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:22953]
INFO: [Synth 8-113] binding component instance 'carrymux' to cell 'MUXCY' [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:22953]
INFO: [Synth 8-113] binding component instance 'carrymux' to cell 'MUXCY' [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:22953]
INFO: [Synth 8-256] done synthesizing module 'equ_rtl__parameterized1' (10#1) [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:22828]
INFO: [Synth 8-256] done synthesizing module 'cnt_tc_rtl_a__parameterized0' (10#1) [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23454]
INFO: [Synth 8-113] binding component instance 'output_reg' to cell 'FDSE' [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:65257]
INFO: [Synth 8-113] binding component instance 'xorcy0' to cell 'XORCY' [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:65267]
INFO: [Synth 8-113] binding component instance 'muxcy1' to cell 'MUXCY' [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:65273]
INFO: [Synth 8-113] binding component instance 'muxcy0' to cell 'MUXCY' [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:65282]
INFO: [Synth 8-113] binding component instance 'load_etc_muxcy' to cell 'MUXCY' [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:65293]
INFO: [Synth 8-113] binding component instance 'load_done_muxcy' to cell 'MUXCY' [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:65302]
INFO: [Synth 8-113] binding component instance 'rfs_muxcy' to cell 'MUXCY' [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:65311]
INFO: [Synth 8-638] synthesizing module 'shift_ram' [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_viv' [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2535]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_legacy' [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1539]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_legacy' (11#1) [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1539]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_viv' (12#1) [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2535]
INFO: [Synth 8-256] done synthesizing module 'shift_ram' (13#1) [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-256] done synthesizing module 'r22_flow_ctrl' (14#1) [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:64923]
INFO: [Synth 8-638] synthesizing module 'r22_cnt_ctrl' [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:64676]
INFO: [Synth 8-113] binding component instance 'cnt_valid_asy_lut' to cell 'LUT3' [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:64699]
INFO: [Synth 8-113] binding component instance 'cnt_valid_reg' to cell 'FDRE' [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:64707]
INFO: [Synth 8-638] synthesizing module 'cnt_tc_rtl_a__parameterized1' [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23454]
INFO: [Synth 8-113] binding component instance 'carryinmux' to cell 'MUXCY' [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23549]
INFO: [Synth 8-113] binding component instance 'i_tc_compare_reg' to cell 'FDRE' [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23570]
INFO: [Synth 8-256] done synthesizing module 'cnt_tc_rtl_a__parameterized1' (14#1) [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23454]
INFO: [Synth 8-256] done synthesizing module 'r22_cnt_ctrl' (15#1) [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:64676]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized0' [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-113] binding component instance 'i_srl16e0' to cell 'SRL16E' [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23943]
INFO: [Synth 8-113] binding component instance 'i_fdre0' to cell 'FDRE' [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23955]
INFO: [Synth 8-113] binding component instance 'i_srl16e1' to cell 'SRL16E' [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23964]
INFO: [Synth 8-113] binding component instance 'i_fdre1' to cell 'FDRE' [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23976]
INFO: [Synth 8-113] binding component instance 'i_srl16e0' to cell 'SRL16E' [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23943]
INFO: [Synth 8-113] binding component instance 'i_fdre0' to cell 'FDRE' [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23955]
INFO: [Synth 8-113] binding component instance 'i_srl16e1' to cell 'SRL16E' [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23964]
INFO: [Synth 8-113] binding component instance 'i_fdre1' to cell 'FDRE' [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23976]
INFO: [Synth 8-113] binding component instance 'i_srl16e0' to cell 'SRL16E' [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23943]
INFO: [Synth 8-113] binding component instance 'i_fdre0' to cell 'FDRE' [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23955]
INFO: [Synth 8-113] binding component instance 'i_srl16e1' to cell 'SRL16E' [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23964]
INFO: [Synth 8-113] binding component instance 'i_fdre1' to cell 'FDRE' [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23976]
INFO: [Synth 8-113] binding component instance 'i_srl16e0' to cell 'SRL16E' [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23943]
INFO: [Synth 8-113] binding component instance 'i_fdre0' to cell 'FDRE' [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23955]
INFO: [Synth 8-113] binding component instance 'i_srl16e1' to cell 'SRL16E' [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23964]
INFO: [Synth 8-113] binding component instance 'i_fdre1' to cell 'FDRE' [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23976]
INFO: [Synth 8-113] binding component instance 'i_srl16e0' to cell 'SRL16E' [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23943]
INFO: [Synth 8-113] binding component instance 'i_fdre0' to cell 'FDRE' [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23955]
INFO: [Synth 8-113] binding component instance 'i_srl16e1' to cell 'SRL16E' [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23964]
INFO: [Synth 8-113] binding component instance 'i_fdre1' to cell 'FDRE' [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23976]
INFO: [Synth 8-113] binding component instance 'i_srl16e0' to cell 'SRL16E' [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23943]
INFO: [Synth 8-113] binding component instance 'i_fdre0' to cell 'FDRE' [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23955]
INFO: [Common 17-14] Message 'Synth 8-113' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized0' (15#1) [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized1' [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized1' (15#1) [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized2' [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized2' (15#1) [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-3919] null assignment ignored [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:96501]
INFO: [Synth 8-3919] null assignment ignored [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:96502]
INFO: [Synth 8-638] synthesizing module 'r22_pe' [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:66453]
INFO: [Synth 8-638] synthesizing module 'r22_cnt_ctrl__parameterized0' [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:64676]
INFO: [Synth 8-638] synthesizing module 'equ_rtl__parameterized2' [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:22828]
INFO: [Synth 8-256] done synthesizing module 'equ_rtl__parameterized2' (15#1) [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:22828]
INFO: [Synth 8-256] done synthesizing module 'r22_cnt_ctrl__parameterized0' (15#1) [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:64676]
INFO: [Synth 8-638] synthesizing module 'r22_cnt_ctrl__parameterized1' [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:64676]
INFO: [Synth 8-256] done synthesizing module 'r22_cnt_ctrl__parameterized1' (15#1) [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:64676]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized3' [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized3' (15#1) [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized4' [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_viv__parameterized0' [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2535]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_legacy__parameterized0' [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1539]
INFO: [Synth 8-63] RTL assertion: "Note - str_to_bound_slv: Input string too long, will truncate it" [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_legacy__parameterized0' (15#1) [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1539]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_viv__parameterized0' (15#1) [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2535]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized4' (15#1) [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized5' [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_viv__parameterized1' [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2535]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_legacy__parameterized1' [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1539]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_legacy__parameterized1' (15#1) [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1539]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_viv__parameterized1' (15#1) [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2535]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized5' (15#1) [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized6' [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_viv__parameterized2' [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2535]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_legacy__parameterized2' [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1539]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_legacy__parameterized2' (15#1) [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1539]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_viv__parameterized2' (15#1) [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2535]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized6' (15#1) [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized7' [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized7' (15#1) [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized8' [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized8' (15#1) [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized9' [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized9' (15#1) [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized10' [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized10' (15#1) [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-638] synthesizing module 'r22_bf' [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:62250]
INFO: [Synth 8-4472] Detected and applied attribute keep = true [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:62273]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized11' [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized11' (15#1) [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized12' [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized12' (15#1) [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-638] synthesizing module 'r22_delay_mux' [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:61476]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized13' [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized13' (15#1) [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-638] synthesizing module 'xfft_v9_0_mux_bus2' [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:25028]
INFO: [Synth 8-256] done synthesizing module 'xfft_v9_0_mux_bus2' (16#1) [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:25028]
INFO: [Synth 8-256] done synthesizing module 'r22_delay_mux' (17#1) [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:61476]
INFO: [Synth 8-638] synthesizing module 'r22_delay_mux__parameterized0' [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:61476]
INFO: [Synth 8-256] done synthesizing module 'r22_delay_mux__parameterized0' (17#1) [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:61476]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized14' [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized14' (17#1) [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized15' [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized15' (17#1) [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-638] synthesizing module 'r22_memory' [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:61862]
INFO: [Synth 8-638] synthesizing module 'dpm' [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:27934]
INFO: [Synth 8-226] default block is never used [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:28709]
INFO: [Synth 8-226] default block is never used [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:28716]
INFO: [Synth 8-226] default block is never used [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:28709]
INFO: [Synth 8-226] default block is never used [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:28716]
INFO: [Synth 8-226] default block is never used [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:28709]
INFO: [Synth 8-226] default block is never used [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:28716]
INFO: [Synth 8-256] done synthesizing module 'dpm' (18#1) [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:27934]
INFO: [Synth 8-256] done synthesizing module 'r22_memory' (19#1) [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:61862]
INFO: [Synth 8-638] synthesizing module 'r22_bfly_byp' [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:62041]
INFO: [Synth 8-4472] Detected and applied attribute keep = true [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:62033]
INFO: [Synth 8-4472] Detected and applied attribute keep = true [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:62033]
INFO: [Synth 8-4472] Detected and applied attribute keep = true [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:62033]
INFO: [Synth 8-4472] Detected and applied attribute keep = true [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:62033]
INFO: [Synth 8-638] synthesizing module 'adder_bypass' [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:22392]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_viv__parameterized0' [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:6505]
INFO: [Synth 8-3491] module 'c_addsub_v12_0_legacy' declared at 'd:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5532' bound to instance 'i_baseblox_addsub' of component 'c_addsub_v12_0_legacy' [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:6626]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_legacy__parameterized2' [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5608]
INFO: [Synth 8-3491] module 'c_addsub_v12_0_fabric_legacy' declared at 'd:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5268' bound to instance 'the_addsub' of component 'c_addsub_v12_0_fabric_legacy' [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5899]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_fabric_legacy__parameterized2' [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5320]
INFO: [Synth 8-3491] module 'c_addsub_v12_0_lut6_legacy' declared at 'd:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:2281' bound to instance 'i_lut6_addsub' of component 'c_addsub_v12_0_lut6_legacy' [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5337]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_lut6_legacy__parameterized2' [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:2333]
INFO: [Synth 8-3491] module 'c_reg_fd_v12_0_viv' declared at 'd:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/c_reg_fd_v12_0/hdl/c_reg_fd_v12_0_vh_rfs.vhd:321' bound to instance 'qreg' of component 'c_reg_fd_v12_0_viv' [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:2930]
INFO: [Synth 8-638] synthesizing module 'c_reg_fd_v12_0_viv__parameterized2' [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/c_reg_fd_v12_0/hdl/c_reg_fd_v12_0_vh_rfs.vhd:351]
INFO: [Synth 8-256] done synthesizing module 'c_reg_fd_v12_0_viv__parameterized2' (19#1) [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/c_reg_fd_v12_0/hdl/c_reg_fd_v12_0_vh_rfs.vhd:351]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_lut6_legacy__parameterized2' (19#1) [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:2333]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_fabric_legacy__parameterized2' (19#1) [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5320]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_legacy__parameterized2' (19#1) [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5608]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_viv__parameterized0' (19#1) [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:6505]
INFO: [Synth 8-256] done synthesizing module 'adder_bypass' (20#1) [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:22392]
INFO: [Synth 8-638] synthesizing module 'sub_byp' [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:30239]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_viv__parameterized1' [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:6505]
INFO: [Synth 8-3491] module 'c_addsub_v12_0_legacy' declared at 'd:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5532' bound to instance 'i_baseblox_addsub' of component 'c_addsub_v12_0_legacy' [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:6626]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_legacy__parameterized4' [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5608]
INFO: [Synth 8-3491] module 'c_addsub_v12_0_fabric_legacy' declared at 'd:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5268' bound to instance 'the_addsub' of component 'c_addsub_v12_0_fabric_legacy' [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5899]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_fabric_legacy__parameterized4' [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5320]
INFO: [Synth 8-3491] module 'c_addsub_v12_0_lut6_legacy' declared at 'd:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:2281' bound to instance 'i_lut6_addsub' of component 'c_addsub_v12_0_lut6_legacy' [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5337]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_lut6_legacy__parameterized4' [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:2333]
INFO: [Synth 8-3491] module 'c_reg_fd_v12_0_viv' declared at 'd:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/c_reg_fd_v12_0/hdl/c_reg_fd_v12_0_vh_rfs.vhd:321' bound to instance 'qreg' of component 'c_reg_fd_v12_0_viv' [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:2930]
INFO: [Synth 8-638] synthesizing module 'c_reg_fd_v12_0_viv__parameterized4' [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/c_reg_fd_v12_0/hdl/c_reg_fd_v12_0_vh_rfs.vhd:351]
INFO: [Synth 8-256] done synthesizing module 'c_reg_fd_v12_0_viv__parameterized4' (20#1) [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/c_reg_fd_v12_0/hdl/c_reg_fd_v12_0_vh_rfs.vhd:351]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_lut6_legacy__parameterized4' (20#1) [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:2333]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_fabric_legacy__parameterized4' (20#1) [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5320]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_legacy__parameterized4' (20#1) [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5608]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_viv__parameterized1' (20#1) [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:6505]
INFO: [Synth 8-256] done synthesizing module 'sub_byp' (21#1) [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:30239]
INFO: [Synth 8-256] done synthesizing module 'r22_bfly_byp' (22#1) [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:62041]
INFO: [Synth 8-256] done synthesizing module 'r22_bf' (23#1) [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:62250]
INFO: [Synth 8-638] synthesizing module 'r22_bf__parameterized0' [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:62250]
INFO: [Synth 8-638] synthesizing module 'r22_delay_mux__parameterized1' [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:61476]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized16' [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized16' (23#1) [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-638] synthesizing module 'xfft_v9_0_mux_bus2__parameterized0' [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:25028]
INFO: [Synth 8-256] done synthesizing module 'xfft_v9_0_mux_bus2__parameterized0' (23#1) [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:25028]
INFO: [Synth 8-256] done synthesizing module 'r22_delay_mux__parameterized1' (23#1) [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:61476]
INFO: [Synth 8-638] synthesizing module 'r22_delay_mux__parameterized2' [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:61476]
INFO: [Synth 8-256] done synthesizing module 'r22_delay_mux__parameterized2' (23#1) [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:61476]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized17' [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized17' (23#1) [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized18' [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized18' (23#1) [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-638] synthesizing module 'r22_memory__parameterized0' [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:61862]
INFO: [Synth 8-638] synthesizing module 'dpm__parameterized0' [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:27934]
INFO: [Synth 8-3919] null assignment ignored [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:28336]
INFO: [Synth 8-638] synthesizing module 'xfft_v9_0_mux_bus2__parameterized1' [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:25028]
INFO: [Synth 8-256] done synthesizing module 'xfft_v9_0_mux_bus2__parameterized1' (23#1) [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:25028]
INFO: [Synth 8-256] done synthesizing module 'dpm__parameterized0' (23#1) [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:27934]
INFO: [Synth 8-256] done synthesizing module 'r22_memory__parameterized0' (23#1) [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:61862]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized19' [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized19' (23#1) [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-638] synthesizing module 'r22_twos_comp_mux' [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:61308]
INFO: [Synth 8-256] done synthesizing module 'r22_twos_comp_mux' (24#1) [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:61308]
INFO: [Synth 8-638] synthesizing module 'r22_twos_comp_mux__parameterized0' [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:61308]
INFO: [Synth 8-256] done synthesizing module 'r22_twos_comp_mux__parameterized0' (24#1) [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:61308]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized20' [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized20' (24#1) [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized21' [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized21' (24#1) [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-638] synthesizing module 'r22_bfly_byp__parameterized0' [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:62041]
INFO: [Synth 8-638] synthesizing module 'adder_bypass__parameterized0' [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:22392]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_viv__parameterized2' [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:6505]
INFO: [Synth 8-3491] module 'c_addsub_v12_0_legacy' declared at 'd:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5532' bound to instance 'i_baseblox_addsub' of component 'c_addsub_v12_0_legacy' [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:6626]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_legacy__parameterized6' [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5608]
INFO: [Synth 8-3491] module 'c_addsub_v12_0_fabric_legacy' declared at 'd:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5268' bound to instance 'the_addsub' of component 'c_addsub_v12_0_fabric_legacy' [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5899]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_fabric_legacy__parameterized6' [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5320]
INFO: [Synth 8-3491] module 'c_addsub_v12_0_lut6_legacy' declared at 'd:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:2281' bound to instance 'i_lut6_addsub' of component 'c_addsub_v12_0_lut6_legacy' [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5337]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_lut6_legacy__parameterized6' [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:2333]
INFO: [Synth 8-3491] module 'c_reg_fd_v12_0_viv' declared at 'd:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/c_reg_fd_v12_0/hdl/c_reg_fd_v12_0_vh_rfs.vhd:321' bound to instance 'qreg' of component 'c_reg_fd_v12_0_viv' [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:2930]
INFO: [Synth 8-638] synthesizing module 'c_reg_fd_v12_0_viv__parameterized6' [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/c_reg_fd_v12_0/hdl/c_reg_fd_v12_0_vh_rfs.vhd:351]
INFO: [Synth 8-256] done synthesizing module 'c_reg_fd_v12_0_viv__parameterized6' (24#1) [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/c_reg_fd_v12_0/hdl/c_reg_fd_v12_0_vh_rfs.vhd:351]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_lut6_legacy__parameterized6' (24#1) [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:2333]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_fabric_legacy__parameterized6' (24#1) [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5320]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_legacy__parameterized6' (24#1) [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5608]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_viv__parameterized2' (24#1) [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:6505]
INFO: [Synth 8-256] done synthesizing module 'adder_bypass__parameterized0' (24#1) [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:22392]
INFO: [Synth 8-638] synthesizing module 'sub_byp__parameterized0' [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:30239]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_viv__parameterized3' [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:6505]
INFO: [Synth 8-3491] module 'c_addsub_v12_0_legacy' declared at 'd:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5532' bound to instance 'i_baseblox_addsub' of component 'c_addsub_v12_0_legacy' [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:6626]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_legacy__parameterized8' [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5608]
INFO: [Synth 8-3491] module 'c_addsub_v12_0_fabric_legacy' declared at 'd:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5268' bound to instance 'the_addsub' of component 'c_addsub_v12_0_fabric_legacy' [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5899]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_fabric_legacy__parameterized8' [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5320]
INFO: [Synth 8-3491] module 'c_addsub_v12_0_lut6_legacy' declared at 'd:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:2281' bound to instance 'i_lut6_addsub' of component 'c_addsub_v12_0_lut6_legacy' [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5337]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_lut6_legacy__parameterized8' [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:2333]
INFO: [Synth 8-3491] module 'c_reg_fd_v12_0_viv' declared at 'd:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/c_reg_fd_v12_0/hdl/c_reg_fd_v12_0_vh_rfs.vhd:321' bound to instance 'qreg' of component 'c_reg_fd_v12_0_viv' [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:2930]
INFO: [Synth 8-638] synthesizing module 'c_reg_fd_v12_0_viv__parameterized8' [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/c_reg_fd_v12_0/hdl/c_reg_fd_v12_0_vh_rfs.vhd:351]
INFO: [Synth 8-256] done synthesizing module 'c_reg_fd_v12_0_viv__parameterized8' (24#1) [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/c_reg_fd_v12_0/hdl/c_reg_fd_v12_0_vh_rfs.vhd:351]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_lut6_legacy__parameterized8' (24#1) [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:2333]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_fabric_legacy__parameterized8' (24#1) [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5320]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_legacy__parameterized8' (24#1) [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5608]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_viv__parameterized3' (24#1) [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:6505]
INFO: [Synth 8-256] done synthesizing module 'sub_byp__parameterized0' (24#1) [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:30239]
INFO: [Synth 8-256] done synthesizing module 'r22_bfly_byp__parameterized0' (24#1) [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:62041]
INFO: [Synth 8-256] done synthesizing module 'r22_bf__parameterized0' (24#1) [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:62250]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized22' [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized22' (24#1) [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized23' [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_viv__parameterized3' [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2535]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_legacy__parameterized3' [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1539]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_legacy__parameterized3' (24#1) [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1539]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_viv__parameterized3' (24#1) [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2535]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized23' (24#1) [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-638] synthesizing module 'r22_tw_gen' [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:66150]
INFO: [Synth 8-638] synthesizing module 'adder' [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:22267]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_viv__parameterized4' [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:6505]
INFO: [Synth 8-3491] module 'c_addsub_v12_0_legacy' declared at 'd:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5532' bound to instance 'i_baseblox_addsub' of component 'c_addsub_v12_0_legacy' [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:6626]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_legacy__parameterized10' [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5608]
INFO: [Synth 8-3491] module 'c_addsub_v12_0_fabric_legacy' declared at 'd:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5268' bound to instance 'the_addsub' of component 'c_addsub_v12_0_fabric_legacy' [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5899]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_fabric_legacy__parameterized10' [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5320]
INFO: [Synth 8-3491] module 'c_addsub_v12_0_lut6_legacy' declared at 'd:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:2281' bound to instance 'i_lut6_addsub' of component 'c_addsub_v12_0_lut6_legacy' [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5337]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_lut6_legacy__parameterized10' [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:2333]
INFO: [Synth 8-3491] module 'c_reg_fd_v12_0_viv' declared at 'd:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/c_reg_fd_v12_0/hdl/c_reg_fd_v12_0_vh_rfs.vhd:321' bound to instance 'qreg' of component 'c_reg_fd_v12_0_viv' [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:2930]
INFO: [Synth 8-638] synthesizing module 'c_reg_fd_v12_0_viv__parameterized10' [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/c_reg_fd_v12_0/hdl/c_reg_fd_v12_0_vh_rfs.vhd:351]
INFO: [Synth 8-256] done synthesizing module 'c_reg_fd_v12_0_viv__parameterized10' (24#1) [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/c_reg_fd_v12_0/hdl/c_reg_fd_v12_0_vh_rfs.vhd:351]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_lut6_legacy__parameterized10' (24#1) [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:2333]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_fabric_legacy__parameterized10' (24#1) [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5320]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_legacy__parameterized10' (24#1) [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5608]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_viv__parameterized4' (24#1) [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:6505]
INFO: [Synth 8-256] done synthesizing module 'adder' (25#1) [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:22267]
INFO: [Synth 8-638] synthesizing module 'mux_bus4' [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:25217]
INFO: [Synth 8-256] done synthesizing module 'mux_bus4' (26#1) [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:25217]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized24' [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized24' (26#1) [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-638] synthesizing module 'twiddle_gen' [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:53643]
INFO: [Synth 8-638] synthesizing module 'twgen_quarter_sin' [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:53270]
INFO: [Synth 8-4472] Detected and applied attribute ram_style = block [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:53298]
INFO: [Synth 8-638] synthesizing module 'xfft_v9_0_twos_comp' [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:35992]
INFO: [Synth 8-256] done synthesizing module 'xfft_v9_0_twos_comp' (27#1) [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:35992]
INFO: [Synth 8-638] synthesizing module 'logic_gate' [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:22537]
INFO: [Synth 8-256] done synthesizing module 'logic_gate' (28#1) [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:22537]
INFO: [Synth 8-256] done synthesizing module 'twgen_quarter_sin' (29#1) [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:53270]
INFO: [Synth 8-256] done synthesizing module 'twiddle_gen' (30#1) [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:53643]
INFO: [Synth 8-256] done synthesizing module 'r22_tw_gen' (31#1) [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:66150]
INFO: [Synth 8-638] synthesizing module 'cmpy' [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:36171]
INFO: [Synth 8-638] synthesizing module 'cmpy_v6_0_synth' [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/cmpy_v6_0/hdl/cmpy_v6_0_vh_rfs.vhd:11624]
INFO: [Synth 8-638] synthesizing module 'cmpy_3_dsp48' [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/cmpy_v6_0/hdl/cmpy_v6_0_vh_rfs.vhd:4938]
INFO: [Synth 8-63] RTL assertion: "mult1 pps: a b extra_b  1 1 0" [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:9762]
INFO: [Synth 8-63] RTL assertion: "mult2 pps: a b extra_b  1 2 0" [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:9763]
INFO: [Synth 8-638] synthesizing module 'input_negation' [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/cmpy_v6_0/hdl/cmpy_v6_0_vh_rfs.vhd:1917]
INFO: [Synth 8-256] done synthesizing module 'input_negation' (32#1) [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/cmpy_v6_0/hdl/cmpy_v6_0_vh_rfs.vhd:1917]
INFO: [Synth 8-638] synthesizing module 'cmpy_v6_0_delay_line' [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/cmpy_v6_0/hdl/cmpy_v6_0_vh_rfs.vhd:1577]
INFO: [Synth 8-256] done synthesizing module 'cmpy_v6_0_delay_line' (33#1) [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/cmpy_v6_0/hdl/cmpy_v6_0_vh_rfs.vhd:1577]
INFO: [Synth 8-638] synthesizing module 'cmpy_v6_0_delay_line__parameterized0' [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/cmpy_v6_0/hdl/cmpy_v6_0_vh_rfs.vhd:1577]
INFO: [Synth 8-256] done synthesizing module 'cmpy_v6_0_delay_line__parameterized0' (33#1) [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/cmpy_v6_0/hdl/cmpy_v6_0_vh_rfs.vhd:1577]
INFO: [Synth 8-638] synthesizing module 'cmpy_v6_0_delay_line__parameterized1' [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/cmpy_v6_0/hdl/cmpy_v6_0_vh_rfs.vhd:1577]
INFO: [Synth 8-4472] Detected and applied attribute shreg_extract = yes [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/cmpy_v6_0/hdl/cmpy_v6_0_vh_rfs.vhd:1802]
INFO: [Synth 8-256] done synthesizing module 'cmpy_v6_0_delay_line__parameterized1' (33#1) [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/cmpy_v6_0/hdl/cmpy_v6_0_vh_rfs.vhd:1577]
INFO: [Synth 8-638] synthesizing module 'cmpy_3_dsp48_mult' [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/cmpy_v6_0/hdl/cmpy_v6_0_vh_rfs.vhd:4593]
INFO: [Synth 8-638] synthesizing module 'dsp' [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:9905]
INFO: [Synth 8-638] synthesizing module 'op_resize' [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:4018]
INFO: [Synth 8-256] done synthesizing module 'op_resize' (34#1) [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:4018]
INFO: [Synth 8-638] synthesizing module 'mult_gen_v12_0_delay_line' [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:4150]
INFO: [Synth 8-256] done synthesizing module 'mult_gen_v12_0_delay_line' (35#1) [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:4150]
INFO: [Synth 8-3919] null assignment ignored [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:10719]
INFO: [Synth 8-638] synthesizing module 'mult_gen_v12_0_delay_line__parameterized0' [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:4150]
INFO: [Synth 8-4472] Detected and applied attribute shreg_extract = yes [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:4375]
INFO: [Synth 8-256] done synthesizing module 'mult_gen_v12_0_delay_line__parameterized0' (35#1) [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:4150]
INFO: [Synth 8-3919] null assignment ignored [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:10802]
INFO: [Synth 8-638] synthesizing module 'mult_gen_v12_0_delay_line__parameterized1' [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:4150]
INFO: [Synth 8-256] done synthesizing module 'mult_gen_v12_0_delay_line__parameterized1' (35#1) [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:4150]
INFO: [Synth 8-256] done synthesizing module 'dsp' (36#1) [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:9905]
INFO: [Synth 8-256] done synthesizing module 'cmpy_3_dsp48_mult' (37#1) [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/cmpy_v6_0/hdl/cmpy_v6_0_vh_rfs.vhd:4593]
INFO: [Synth 8-638] synthesizing module 'cmpy_3_dsp48_mult__parameterized0' [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/cmpy_v6_0/hdl/cmpy_v6_0_vh_rfs.vhd:4593]
INFO: [Synth 8-638] synthesizing module 'dsp__parameterized0' [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:9905]
INFO: [Synth 8-638] synthesizing module 'op_resize__parameterized0' [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:4018]
INFO: [Synth 8-256] done synthesizing module 'op_resize__parameterized0' (37#1) [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:4018]
INFO: [Synth 8-638] synthesizing module 'mult_gen_v12_0_delay_line__parameterized2' [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:4150]
INFO: [Synth 8-256] done synthesizing module 'mult_gen_v12_0_delay_line__parameterized2' (37#1) [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:4150]
INFO: [Synth 8-3919] null assignment ignored [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:10719]
INFO: [Synth 8-638] synthesizing module 'mult_gen_v12_0_delay_line__parameterized3' [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:4150]
INFO: [Synth 8-256] done synthesizing module 'mult_gen_v12_0_delay_line__parameterized3' (37#1) [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:4150]
INFO: [Synth 8-3919] null assignment ignored [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:10802]
INFO: [Synth 8-256] done synthesizing module 'dsp__parameterized0' (37#1) [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:9905]
INFO: [Synth 8-256] done synthesizing module 'cmpy_3_dsp48_mult__parameterized0' (37#1) [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/cmpy_v6_0/hdl/cmpy_v6_0_vh_rfs.vhd:4593]
INFO: [Synth 8-638] synthesizing module 'cmpy_3_dsp48_mult__parameterized1' [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/cmpy_v6_0/hdl/cmpy_v6_0_vh_rfs.vhd:4593]
INFO: [Synth 8-638] synthesizing module 'dsp__parameterized1' [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:9905]
INFO: [Synth 8-3919] null assignment ignored [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:10719]
INFO: [Synth 8-3919] null assignment ignored [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:10802]
INFO: [Synth 8-256] done synthesizing module 'dsp__parameterized1' (37#1) [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:9905]
INFO: [Synth 8-256] done synthesizing module 'cmpy_3_dsp48_mult__parameterized1' (37#1) [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/cmpy_v6_0/hdl/cmpy_v6_0_vh_rfs.vhd:4593]
INFO: [Synth 8-638] synthesizing module 'cmpy_v6_0_delay_line__parameterized2' [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/cmpy_v6_0/hdl/cmpy_v6_0_vh_rfs.vhd:1577]
INFO: [Synth 8-256] done synthesizing module 'cmpy_v6_0_delay_line__parameterized2' (37#1) [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/cmpy_v6_0/hdl/cmpy_v6_0_vh_rfs.vhd:1577]
INFO: [Synth 8-256] done synthesizing module 'cmpy_3_dsp48' (38#1) [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/cmpy_v6_0/hdl/cmpy_v6_0_vh_rfs.vhd:4938]
INFO: [Synth 8-256] done synthesizing module 'cmpy_v6_0_synth' (39#1) [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/cmpy_v6_0/hdl/cmpy_v6_0_vh_rfs.vhd:11624]
INFO: [Synth 8-256] done synthesizing module 'cmpy' (40#1) [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:36171]
INFO: [Synth 8-638] synthesizing module 'arith_shift3' [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:30830]
INFO: [Synth 8-638] synthesizing module 'mux_bus4__parameterized0' [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:25217]
INFO: [Synth 8-256] done synthesizing module 'mux_bus4__parameterized0' (40#1) [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:25217]
INFO: [Synth 8-256] done synthesizing module 'arith_shift3' (41#1) [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:30830]
INFO: [Synth 8-256] done synthesizing module 'r22_pe' (42#1) [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:66453]
INFO: [Synth 8-638] synthesizing module 'r22_pe__parameterized0' [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:66453]
INFO: [Synth 8-638] synthesizing module 'r22_cnt_ctrl__parameterized2' [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:64676]
INFO: [Synth 8-256] done synthesizing module 'r22_cnt_ctrl__parameterized2' (42#1) [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:64676]
INFO: [Synth 8-638] synthesizing module 'r22_cnt_ctrl__parameterized3' [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:64676]
INFO: [Synth 8-256] done synthesizing module 'r22_cnt_ctrl__parameterized3' (42#1) [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:64676]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized25' [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized25' (42#1) [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized26' [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized26' (42#1) [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-638] synthesizing module 'r22_bf__parameterized1' [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:62250]
INFO: [Synth 8-638] synthesizing module 'r22_delay_mux__parameterized3' [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:61476]
INFO: [Synth 8-256] done synthesizing module 'r22_delay_mux__parameterized3' (42#1) [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:61476]
INFO: [Synth 8-638] synthesizing module 'r22_delay_mux__parameterized4' [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:61476]
INFO: [Synth 8-256] done synthesizing module 'r22_delay_mux__parameterized4' (42#1) [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:61476]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized27' [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized27' (42#1) [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized28' [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized28' (42#1) [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-638] synthesizing module 'r22_memory__parameterized1' [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:61862]
INFO: [Synth 8-638] synthesizing module 'dpm__parameterized1' [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:27934]
INFO: [Synth 8-256] done synthesizing module 'dpm__parameterized1' (42#1) [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:27934]
INFO: [Synth 8-256] done synthesizing module 'r22_memory__parameterized1' (42#1) [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:61862]
INFO: [Synth 8-256] done synthesizing module 'r22_bf__parameterized1' (42#1) [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:62250]
INFO: [Synth 8-638] synthesizing module 'r22_bf__parameterized2' [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:62250]
INFO: [Synth 8-638] synthesizing module 'r22_delay_mux__parameterized5' [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:61476]
INFO: [Synth 8-256] done synthesizing module 'r22_delay_mux__parameterized5' (42#1) [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:61476]
INFO: [Synth 8-638] synthesizing module 'r22_delay_mux__parameterized6' [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:61476]
INFO: [Synth 8-256] done synthesizing module 'r22_delay_mux__parameterized6' (42#1) [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:61476]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized29' [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized29' (42#1) [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized30' [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized30' (42#1) [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-638] synthesizing module 'r22_memory__parameterized2' [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:61862]
INFO: [Synth 8-638] synthesizing module 'dpm__parameterized2' [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:27934]
INFO: [Synth 8-3919] null assignment ignored [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:28166]
INFO: [Synth 8-3919] null assignment ignored [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:28166]
INFO: [Synth 8-256] done synthesizing module 'dpm__parameterized2' (42#1) [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:27934]
INFO: [Synth 8-256] done synthesizing module 'r22_memory__parameterized2' (42#1) [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:61862]
INFO: [Synth 8-256] done synthesizing module 'r22_bf__parameterized2' (42#1) [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:62250]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized31' [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized31' (42#1) [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-638] synthesizing module 'r22_tw_gen__parameterized0' [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:66150]
INFO: [Synth 8-638] synthesizing module 'adder__parameterized0' [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:22267]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_viv__parameterized5' [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:6505]
INFO: [Synth 8-3491] module 'c_addsub_v12_0_legacy' declared at 'd:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5532' bound to instance 'i_baseblox_addsub' of component 'c_addsub_v12_0_legacy' [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:6626]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_legacy__parameterized12' [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5608]
INFO: [Synth 8-3491] module 'c_addsub_v12_0_fabric_legacy' declared at 'd:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5268' bound to instance 'the_addsub' of component 'c_addsub_v12_0_fabric_legacy' [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5899]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_fabric_legacy__parameterized12' [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5320]
INFO: [Synth 8-3491] module 'c_addsub_v12_0_lut6_legacy' declared at 'd:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:2281' bound to instance 'i_lut6_addsub' of component 'c_addsub_v12_0_lut6_legacy' [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5337]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_lut6_legacy__parameterized12' [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:2333]
INFO: [Synth 8-3491] module 'c_reg_fd_v12_0_viv' declared at 'd:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/c_reg_fd_v12_0/hdl/c_reg_fd_v12_0_vh_rfs.vhd:321' bound to instance 'qreg' of component 'c_reg_fd_v12_0_viv' [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:2930]
INFO: [Synth 8-638] synthesizing module 'c_reg_fd_v12_0_viv__parameterized12' [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/c_reg_fd_v12_0/hdl/c_reg_fd_v12_0_vh_rfs.vhd:351]
INFO: [Synth 8-256] done synthesizing module 'c_reg_fd_v12_0_viv__parameterized12' (42#1) [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/c_reg_fd_v12_0/hdl/c_reg_fd_v12_0_vh_rfs.vhd:351]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_lut6_legacy__parameterized12' (42#1) [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:2333]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_fabric_legacy__parameterized12' (42#1) [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5320]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_legacy__parameterized12' (42#1) [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5608]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_viv__parameterized5' (42#1) [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:6505]
INFO: [Synth 8-256] done synthesizing module 'adder__parameterized0' (42#1) [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:22267]
INFO: [Synth 8-638] synthesizing module 'mux_bus4__parameterized1' [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:25217]
INFO: [Synth 8-256] done synthesizing module 'mux_bus4__parameterized1' (42#1) [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:25217]
INFO: [Synth 8-638] synthesizing module 'twiddle_gen__parameterized0' [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:53643]
INFO: [Synth 8-638] synthesizing module 'twgen_quarter_sin__parameterized0' [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:53270]
INFO: [Synth 8-638] synthesizing module 'xfft_v9_0_twos_comp__parameterized0' [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:35992]
INFO: [Synth 8-256] done synthesizing module 'xfft_v9_0_twos_comp__parameterized0' (42#1) [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:35992]
INFO: [Synth 8-638] synthesizing module 'logic_gate__parameterized0' [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:22537]
INFO: [Synth 8-256] done synthesizing module 'logic_gate__parameterized0' (42#1) [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:22537]
INFO: [Synth 8-256] done synthesizing module 'twgen_quarter_sin__parameterized0' (42#1) [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:53270]
INFO: [Synth 8-256] done synthesizing module 'twiddle_gen__parameterized0' (42#1) [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:53643]
INFO: [Synth 8-256] done synthesizing module 'r22_tw_gen__parameterized0' (42#1) [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:66150]
INFO: [Synth 8-256] done synthesizing module 'r22_pe__parameterized0' (42#1) [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:66453]
INFO: [Synth 8-638] synthesizing module 'r22_pe__parameterized1' [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:66453]
INFO: [Synth 8-638] synthesizing module 'r22_cnt_ctrl__parameterized4' [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:64676]
INFO: [Synth 8-256] done synthesizing module 'r22_cnt_ctrl__parameterized4' (42#1) [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:64676]
INFO: [Synth 8-638] synthesizing module 'r22_cnt_ctrl__parameterized5' [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:64676]
INFO: [Synth 8-256] done synthesizing module 'r22_cnt_ctrl__parameterized5' (42#1) [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:64676]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized32' [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized32' (42#1) [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized33' [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized33' (42#1) [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized34' [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized34' (42#1) [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-638] synthesizing module 'r22_bf__parameterized3' [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:62250]
INFO: [Synth 8-638] synthesizing module 'r22_delay_mux__parameterized7' [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:61476]
INFO: [Synth 8-256] done synthesizing module 'r22_delay_mux__parameterized7' (42#1) [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:61476]
INFO: [Synth 8-638] synthesizing module 'r22_delay_mux__parameterized8' [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:61476]
INFO: [Synth 8-256] done synthesizing module 'r22_delay_mux__parameterized8' (42#1) [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:61476]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized35' [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized35' (42#1) [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized36' [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized36' (42#1) [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-638] synthesizing module 'r22_memory__parameterized3' [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:61862]
INFO: [Synth 8-638] synthesizing module 'dpm__parameterized3' [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:27934]
INFO: [Synth 8-256] done synthesizing module 'dpm__parameterized3' (42#1) [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:27934]
INFO: [Synth 8-256] done synthesizing module 'r22_memory__parameterized3' (42#1) [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:61862]
INFO: [Synth 8-256] done synthesizing module 'r22_bf__parameterized3' (42#1) [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:62250]
INFO: [Synth 8-638] synthesizing module 'r22_bf__parameterized4' [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:62250]
INFO: [Synth 8-638] synthesizing module 'r22_delay_mux__parameterized9' [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:61476]
INFO: [Synth 8-256] done synthesizing module 'r22_delay_mux__parameterized9' (42#1) [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:61476]
INFO: [Synth 8-638] synthesizing module 'r22_delay_mux__parameterized10' [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:61476]
INFO: [Synth 8-256] done synthesizing module 'r22_delay_mux__parameterized10' (42#1) [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:61476]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized37' [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized37' (42#1) [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized38' [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized38' (42#1) [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-638] synthesizing module 'r22_memory__parameterized4' [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:61862]
INFO: [Synth 8-638] synthesizing module 'dpm__parameterized4' [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:27934]
INFO: [Synth 8-3919] null assignment ignored [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:28076]
INFO: [Synth 8-256] done synthesizing module 'dpm__parameterized4' (42#1) [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:27934]
INFO: [Synth 8-256] done synthesizing module 'r22_memory__parameterized4' (42#1) [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:61862]
INFO: [Synth 8-256] done synthesizing module 'r22_bf__parameterized4' (42#1) [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:62250]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized39' [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized39' (42#1) [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-638] synthesizing module 'r22_tw_gen__parameterized1' [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:66150]
INFO: [Synth 8-638] synthesizing module 'adder__parameterized1' [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:22267]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_viv__parameterized6' [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:6505]
INFO: [Synth 8-3491] module 'c_addsub_v12_0_legacy' declared at 'd:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5532' bound to instance 'i_baseblox_addsub' of component 'c_addsub_v12_0_legacy' [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:6626]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_legacy__parameterized14' [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5608]
INFO: [Synth 8-3491] module 'c_addsub_v12_0_fabric_legacy' declared at 'd:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5268' bound to instance 'the_addsub' of component 'c_addsub_v12_0_fabric_legacy' [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5899]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_fabric_legacy__parameterized14' [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5320]
INFO: [Synth 8-3491] module 'c_addsub_v12_0_lut6_legacy' declared at 'd:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:2281' bound to instance 'i_lut6_addsub' of component 'c_addsub_v12_0_lut6_legacy' [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5337]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_lut6_legacy__parameterized14' [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:2333]
INFO: [Synth 8-3491] module 'c_reg_fd_v12_0_viv' declared at 'd:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/c_reg_fd_v12_0/hdl/c_reg_fd_v12_0_vh_rfs.vhd:321' bound to instance 'qreg' of component 'c_reg_fd_v12_0_viv' [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:2930]
INFO: [Synth 8-638] synthesizing module 'c_reg_fd_v12_0_viv__parameterized14' [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/c_reg_fd_v12_0/hdl/c_reg_fd_v12_0_vh_rfs.vhd:351]
INFO: [Synth 8-256] done synthesizing module 'c_reg_fd_v12_0_viv__parameterized14' (42#1) [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/c_reg_fd_v12_0/hdl/c_reg_fd_v12_0_vh_rfs.vhd:351]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_lut6_legacy__parameterized14' (42#1) [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:2333]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_fabric_legacy__parameterized14' (42#1) [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5320]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_legacy__parameterized14' (42#1) [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5608]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_viv__parameterized6' (42#1) [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:6505]
INFO: [Synth 8-256] done synthesizing module 'adder__parameterized1' (42#1) [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:22267]
INFO: [Synth 8-638] synthesizing module 'mux_bus4__parameterized2' [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:25217]
INFO: [Synth 8-256] done synthesizing module 'mux_bus4__parameterized2' (42#1) [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:25217]
INFO: [Synth 8-638] synthesizing module 'twiddle_gen__parameterized1' [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:53643]
INFO: [Synth 8-638] synthesizing module 'twgen_half_sincos' [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:53015]
INFO: [Synth 8-4472] Detected and applied attribute ram_style = block [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:53066]
INFO: [Synth 8-4472] Detected and applied attribute keep = true [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:53084]
INFO: [Synth 8-256] done synthesizing module 'twgen_half_sincos' (43#1) [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:53015]
INFO: [Synth 8-256] done synthesizing module 'twiddle_gen__parameterized1' (43#1) [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:53643]
INFO: [Synth 8-256] done synthesizing module 'r22_tw_gen__parameterized1' (43#1) [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:66150]
INFO: [Synth 8-256] done synthesizing module 'r22_pe__parameterized1' (43#1) [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:66453]
INFO: [Synth 8-638] synthesizing module 'r22_pe__parameterized2' [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:66453]
INFO: [Synth 8-638] synthesizing module 'r22_cnt_ctrl__parameterized6' [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:64676]
INFO: [Synth 8-256] done synthesizing module 'r22_cnt_ctrl__parameterized6' (43#1) [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:64676]
INFO: [Synth 8-638] synthesizing module 'r22_cnt_ctrl__parameterized7' [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:64676]
INFO: [Synth 8-256] done synthesizing module 'r22_cnt_ctrl__parameterized7' (43#1) [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:64676]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized40' [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized40' (43#1) [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized41' [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized41' (43#1) [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized42' [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized42' (43#1) [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-638] synthesizing module 'r22_bf__parameterized5' [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:62250]
INFO: [Synth 8-638] synthesizing module 'r22_delay_mux__parameterized11' [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:61476]
INFO: [Synth 8-256] done synthesizing module 'r22_delay_mux__parameterized11' (43#1) [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:61476]
INFO: [Synth 8-638] synthesizing module 'r22_delay_mux__parameterized12' [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:61476]
INFO: [Synth 8-256] done synthesizing module 'r22_delay_mux__parameterized12' (43#1) [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:61476]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized43' [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized43' (43#1) [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized44' [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized44' (43#1) [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-638] synthesizing module 'r22_memory__parameterized5' [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:61862]
INFO: [Synth 8-638] synthesizing module 'dpm__parameterized5' [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:27934]
INFO: [Synth 8-256] done synthesizing module 'dpm__parameterized5' (43#1) [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:27934]
INFO: [Synth 8-256] done synthesizing module 'r22_memory__parameterized5' (43#1) [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:61862]
INFO: [Synth 8-256] done synthesizing module 'r22_bf__parameterized5' (43#1) [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:62250]
INFO: [Synth 8-638] synthesizing module 'r22_bf__parameterized6' [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:62250]
INFO: [Synth 8-638] synthesizing module 'r22_delay_mux__parameterized13' [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:61476]
INFO: [Synth 8-256] done synthesizing module 'r22_delay_mux__parameterized13' (43#1) [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:61476]
INFO: [Synth 8-638] synthesizing module 'r22_delay_mux__parameterized14' [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:61476]
INFO: [Synth 8-256] done synthesizing module 'r22_delay_mux__parameterized14' (43#1) [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:61476]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized45' [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized45' (43#1) [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized46' [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized46' (43#1) [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-638] synthesizing module 'r22_memory__parameterized6' [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:61862]
INFO: [Synth 8-638] synthesizing module 'r22_srl_memory' [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:61707]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_viv__parameterized4' [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2535]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_legacy__parameterized4' [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1539]
INFO: [Synth 8-4472] Detected and applied attribute shreg_extract = yes [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2043]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_legacy__parameterized4' (43#1) [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1539]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_viv__parameterized4' (43#1) [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2535]
INFO: [Synth 8-256] done synthesizing module 'r22_srl_memory' (44#1) [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:61707]
INFO: [Synth 8-256] done synthesizing module 'r22_memory__parameterized6' (44#1) [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:61862]
INFO: [Synth 8-256] done synthesizing module 'r22_bf__parameterized6' (44#1) [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:62250]
INFO: [Synth 8-638] synthesizing module 'r22_tw_gen__parameterized2' [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:66150]
INFO: [Synth 8-638] synthesizing module 'adder__parameterized2' [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:22267]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_viv__parameterized7' [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:6505]
INFO: [Synth 8-3491] module 'c_addsub_v12_0_legacy' declared at 'd:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5532' bound to instance 'i_baseblox_addsub' of component 'c_addsub_v12_0_legacy' [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:6626]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_legacy__parameterized16' [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5608]
INFO: [Synth 8-3491] module 'c_addsub_v12_0_fabric_legacy' declared at 'd:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5268' bound to instance 'the_addsub' of component 'c_addsub_v12_0_fabric_legacy' [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5899]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_fabric_legacy__parameterized16' [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5320]
INFO: [Synth 8-3491] module 'c_addsub_v12_0_lut6_legacy' declared at 'd:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:2281' bound to instance 'i_lut6_addsub' of component 'c_addsub_v12_0_lut6_legacy' [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5337]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_lut6_legacy__parameterized16' [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:2333]
INFO: [Synth 8-3491] module 'c_reg_fd_v12_0_viv' declared at 'd:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/c_reg_fd_v12_0/hdl/c_reg_fd_v12_0_vh_rfs.vhd:321' bound to instance 'qreg' of component 'c_reg_fd_v12_0_viv' [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:2930]
INFO: [Synth 8-638] synthesizing module 'c_reg_fd_v12_0_viv__parameterized16' [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/c_reg_fd_v12_0/hdl/c_reg_fd_v12_0_vh_rfs.vhd:351]
INFO: [Synth 8-256] done synthesizing module 'c_reg_fd_v12_0_viv__parameterized16' (44#1) [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/c_reg_fd_v12_0/hdl/c_reg_fd_v12_0_vh_rfs.vhd:351]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_lut6_legacy__parameterized16' (44#1) [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:2333]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_fabric_legacy__parameterized16' (44#1) [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5320]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_legacy__parameterized16' (44#1) [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5608]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_viv__parameterized7' (44#1) [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:6505]
INFO: [Synth 8-256] done synthesizing module 'adder__parameterized2' (44#1) [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:22267]
INFO: [Synth 8-638] synthesizing module 'mux_bus4__parameterized3' [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:25217]
INFO: [Synth 8-256] done synthesizing module 'mux_bus4__parameterized3' (44#1) [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:25217]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized47' [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized47' (44#1) [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-638] synthesizing module 'twiddle_gen__parameterized2' [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:53643]
INFO: [Synth 8-638] synthesizing module 'twgen_distmem' [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:52295]
INFO: [Synth 8-4472] Detected and applied attribute ram_style = distributed [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:52327]
INFO: [Synth 8-4472] Detected and applied attribute ram_style = distributed [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:52328]
INFO: [Synth 8-4472] Detected and applied attribute rom_style = distributed [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:52336]
INFO: [Synth 8-4472] Detected and applied attribute rom_style = distributed [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:52337]
INFO: [Synth 8-256] done synthesizing module 'twgen_distmem' (45#1) [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:52295]
INFO: [Synth 8-256] done synthesizing module 'twiddle_gen__parameterized2' (45#1) [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:53643]
INFO: [Synth 8-256] done synthesizing module 'r22_tw_gen__parameterized2' (45#1) [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:66150]
INFO: [Synth 8-256] done synthesizing module 'r22_pe__parameterized2' (45#1) [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:66453]
INFO: [Synth 8-638] synthesizing module 'r22_pe__parameterized3' [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:66453]
INFO: [Synth 8-638] synthesizing module 'r22_cnt_ctrl__parameterized8' [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:64676]
INFO: [Synth 8-256] done synthesizing module 'r22_cnt_ctrl__parameterized8' (45#1) [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:64676]
INFO: [Synth 8-638] synthesizing module 'r22_cnt_ctrl__parameterized9' [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:64676]
INFO: [Synth 8-256] done synthesizing module 'r22_cnt_ctrl__parameterized9' (45#1) [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:64676]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized48' [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_viv__parameterized5' [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2535]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_legacy__parameterized5' [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1539]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_legacy__parameterized5' (45#1) [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1539]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_viv__parameterized5' (45#1) [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2535]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized48' (45#1) [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized49' [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_viv__parameterized6' [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2535]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_legacy__parameterized6' [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1539]
INFO: [Synth 8-63] RTL assertion: "Note - str_to_bound_slv: Input string too long, will truncate it" [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_legacy__parameterized6' (45#1) [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1539]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_viv__parameterized6' (45#1) [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2535]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized49' (45#1) [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized50' [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_viv__parameterized7' [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2535]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_legacy__parameterized7' [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1539]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_legacy__parameterized7' (45#1) [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1539]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_viv__parameterized7' (45#1) [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2535]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized50' (45#1) [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized51' [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_viv__parameterized8' [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2535]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_legacy__parameterized8' [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1539]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_legacy__parameterized8' (45#1) [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1539]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_viv__parameterized8' (45#1) [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2535]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized51' (45#1) [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized52' [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_viv__parameterized9' [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2535]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_legacy__parameterized9' [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1539]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_legacy__parameterized9' (45#1) [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1539]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_viv__parameterized9' (45#1) [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2535]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized52' (45#1) [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized53' [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_viv__parameterized10' [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2535]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_legacy__parameterized10' [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1539]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_legacy__parameterized10' (45#1) [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1539]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_viv__parameterized10' (45#1) [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2535]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized53' (45#1) [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized54' [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized54' (45#1) [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized55' [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized55' (45#1) [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-638] synthesizing module 'r22_bf__parameterized7' [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:62250]
INFO: [Synth 8-638] synthesizing module 'r22_delay_mux__parameterized15' [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:61476]
INFO: [Synth 8-256] done synthesizing module 'r22_delay_mux__parameterized15' (45#1) [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:61476]
INFO: [Synth 8-638] synthesizing module 'r22_delay_mux__parameterized16' [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:61476]
INFO: [Synth 8-256] done synthesizing module 'r22_delay_mux__parameterized16' (45#1) [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:61476]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized56' [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized56' (45#1) [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized57' [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized57' (45#1) [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-638] synthesizing module 'r22_memory__parameterized7' [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:61862]
INFO: [Synth 8-638] synthesizing module 'r22_srl_memory__parameterized0' [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:61707]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_viv__parameterized11' [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2535]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_legacy__parameterized11' [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1539]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_legacy__parameterized11' (45#1) [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1539]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_viv__parameterized11' (45#1) [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2535]
INFO: [Synth 8-256] done synthesizing module 'r22_srl_memory__parameterized0' (45#1) [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:61707]
INFO: [Synth 8-256] done synthesizing module 'r22_memory__parameterized7' (45#1) [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:61862]
INFO: [Synth 8-256] done synthesizing module 'r22_bf__parameterized7' (45#1) [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:62250]
INFO: [Synth 8-638] synthesizing module 'r22_bf_sp' [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:63044]
INFO: [Synth 8-4472] Detected and applied attribute keep = true [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:63113]
INFO: [Synth 8-4472] Detected and applied attribute keep = true [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:63114]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized58' [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized58' (45#1) [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized59' [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized59' (45#1) [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-638] synthesizing module 'adder__parameterized3' [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:22267]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_viv__parameterized8' [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:6505]
INFO: [Synth 8-3491] module 'c_addsub_v12_0_legacy' declared at 'd:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5532' bound to instance 'i_baseblox_addsub' of component 'c_addsub_v12_0_legacy' [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:6626]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_legacy__parameterized18' [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5608]
INFO: [Synth 8-3491] module 'c_addsub_v12_0_fabric_legacy' declared at 'd:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5268' bound to instance 'the_addsub' of component 'c_addsub_v12_0_fabric_legacy' [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5899]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_fabric_legacy__parameterized18' [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5320]
INFO: [Synth 8-3491] module 'c_addsub_v12_0_lut6_legacy' declared at 'd:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:2281' bound to instance 'i_lut6_addsub' of component 'c_addsub_v12_0_lut6_legacy' [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5337]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_lut6_legacy__parameterized18' [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:2333]
INFO: [Synth 8-3491] module 'c_reg_fd_v12_0_viv' declared at 'd:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/c_reg_fd_v12_0/hdl/c_reg_fd_v12_0_vh_rfs.vhd:321' bound to instance 'qreg' of component 'c_reg_fd_v12_0_viv' [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:2930]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_lut6_legacy__parameterized18' (45#1) [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:2333]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_fabric_legacy__parameterized18' (45#1) [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5320]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_legacy__parameterized18' (45#1) [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5608]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_viv__parameterized8' (45#1) [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:6505]
INFO: [Synth 8-256] done synthesizing module 'adder__parameterized3' (45#1) [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:22267]
INFO: [Synth 8-256] done synthesizing module 'r22_bf_sp' (46#1) [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:63044]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized60' [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_viv__parameterized12' [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2535]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_legacy__parameterized12' [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1539]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_legacy__parameterized12' (46#1) [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1539]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_viv__parameterized12' (46#1) [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2535]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized60' (46#1) [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized61' [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_viv__parameterized13' [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2535]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_legacy__parameterized13' [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1539]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_legacy__parameterized13' (46#1) [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1539]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_viv__parameterized13' (46#1) [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2535]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized61' (46#1) [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-638] synthesizing module 'r22_tw_gen__parameterized3' [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:66150]
INFO: [Synth 8-638] synthesizing module 'adder__parameterized4' [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:22267]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_viv__parameterized9' [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:6505]
INFO: [Synth 8-3491] module 'c_addsub_v12_0_legacy' declared at 'd:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5532' bound to instance 'i_baseblox_addsub' of component 'c_addsub_v12_0_legacy' [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:6626]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_legacy__parameterized20' [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5608]
INFO: [Synth 8-3491] module 'c_addsub_v12_0_fabric_legacy' declared at 'd:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5268' bound to instance 'the_addsub' of component 'c_addsub_v12_0_fabric_legacy' [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5899]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_fabric_legacy__parameterized20' [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5320]
INFO: [Synth 8-3491] module 'c_addsub_v12_0_lut6_legacy' declared at 'd:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:2281' bound to instance 'i_lut6_addsub' of component 'c_addsub_v12_0_lut6_legacy' [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5337]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_lut6_legacy__parameterized20' [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:2333]
INFO: [Synth 8-3491] module 'c_reg_fd_v12_0_viv' declared at 'd:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/c_reg_fd_v12_0/hdl/c_reg_fd_v12_0_vh_rfs.vhd:321' bound to instance 'qreg' of component 'c_reg_fd_v12_0_viv' [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:2930]
INFO: [Synth 8-638] synthesizing module 'c_reg_fd_v12_0_viv__parameterized18' [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/c_reg_fd_v12_0/hdl/c_reg_fd_v12_0_vh_rfs.vhd:351]
INFO: [Synth 8-256] done synthesizing module 'c_reg_fd_v12_0_viv__parameterized18' (46#1) [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/c_reg_fd_v12_0/hdl/c_reg_fd_v12_0_vh_rfs.vhd:351]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_lut6_legacy__parameterized20' (46#1) [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:2333]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_fabric_legacy__parameterized20' (46#1) [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5320]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_legacy__parameterized20' (46#1) [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5608]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_viv__parameterized9' (46#1) [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:6505]
INFO: [Synth 8-256] done synthesizing module 'adder__parameterized4' (46#1) [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:22267]
INFO: [Synth 8-638] synthesizing module 'mux_bus4__parameterized4' [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:25217]
INFO: [Synth 8-256] done synthesizing module 'mux_bus4__parameterized4' (46#1) [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:25217]
INFO: [Synth 8-638] synthesizing module 'twiddle_gen__parameterized3' [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:53643]
INFO: [Synth 8-638] synthesizing module 'twgen_distmem__parameterized0' [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:52295]
INFO: [Synth 8-256] done synthesizing module 'twgen_distmem__parameterized0' (46#1) [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:52295]
INFO: [Synth 8-256] done synthesizing module 'twiddle_gen__parameterized3' (46#1) [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:53643]
INFO: [Synth 8-256] done synthesizing module 'r22_tw_gen__parameterized3' (46#1) [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:66150]
INFO: [Synth 8-256] done synthesizing module 'r22_pe__parameterized3' (46#1) [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:66453]
INFO: [Synth 8-638] synthesizing module 'r22_pe__parameterized4' [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:66453]
INFO: [Synth 8-638] synthesizing module 'r22_cnt_ctrl__parameterized10' [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:64676]
INFO: [Synth 8-256] done synthesizing module 'r22_cnt_ctrl__parameterized10' (46#1) [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:64676]
INFO: [Synth 8-638] synthesizing module 'r22_cnt_ctrl__parameterized11' [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:64676]
INFO: [Synth 8-256] done synthesizing module 'r22_cnt_ctrl__parameterized11' (46#1) [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:64676]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized62' [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_viv__parameterized14' [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2535]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_legacy__parameterized14' [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1539]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_legacy__parameterized14' (46#1) [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1539]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_viv__parameterized14' (46#1) [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2535]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized62' (46#1) [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized63' [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_viv__parameterized15' [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2535]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_legacy__parameterized15' [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1539]
INFO: [Synth 8-63] RTL assertion: "Note - str_to_bound_slv: Input string too long, will truncate it" [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_legacy__parameterized15' (46#1) [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1539]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_viv__parameterized15' (46#1) [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2535]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized63' (46#1) [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized64' [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_viv__parameterized16' [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2535]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_legacy__parameterized16' [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1539]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_legacy__parameterized16' (46#1) [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1539]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_viv__parameterized16' (46#1) [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2535]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized64' (46#1) [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized65' [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_viv__parameterized17' [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2535]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_legacy__parameterized17' [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1539]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_legacy__parameterized17' (46#1) [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1539]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_viv__parameterized17' (46#1) [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2535]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized65' (46#1) [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized66' [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_viv__parameterized18' [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2535]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_legacy__parameterized18' [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1539]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_legacy__parameterized18' (46#1) [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1539]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_viv__parameterized18' (46#1) [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2535]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized66' (46#1) [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized67' [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_viv__parameterized19' [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2535]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_legacy__parameterized19' [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1539]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_legacy__parameterized19' (46#1) [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1539]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_viv__parameterized19' (46#1) [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2535]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized67' (46#1) [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized68' [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_viv__parameterized20' [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2535]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_legacy__parameterized20' [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1539]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_legacy__parameterized20' (46#1) [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1539]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_viv__parameterized20' (46#1) [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2535]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized68' (46#1) [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized69' [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized69' (46#1) [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized70' [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized70' (46#1) [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-638] synthesizing module 'r22_bf_sp__parameterized0' [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:63044]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized71' [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_viv__parameterized21' [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2535]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_legacy__parameterized21' [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1539]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_legacy__parameterized21' (46#1) [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1539]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_viv__parameterized21' (46#1) [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2535]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized71' (46#1) [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized72' [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized72' (46#1) [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-638] synthesizing module 'xfft_v9_0_mux_bus2__parameterized2' [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:25028]
INFO: [Synth 8-256] done synthesizing module 'xfft_v9_0_mux_bus2__parameterized2' (46#1) [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:25028]
INFO: [Synth 8-638] synthesizing module 'adder__parameterized5' [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:22267]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_viv__parameterized10' [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:6505]
INFO: [Synth 8-3491] module 'c_addsub_v12_0_legacy' declared at 'd:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5532' bound to instance 'i_baseblox_addsub' of component 'c_addsub_v12_0_legacy' [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:6626]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_legacy__parameterized22' [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5608]
INFO: [Synth 8-3491] module 'c_addsub_v12_0_fabric_legacy' declared at 'd:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5268' bound to instance 'the_addsub' of component 'c_addsub_v12_0_fabric_legacy' [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5899]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_fabric_legacy__parameterized22' [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5320]
INFO: [Synth 8-3491] module 'c_addsub_v12_0_lut6_legacy' declared at 'd:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:2281' bound to instance 'i_lut6_addsub' of component 'c_addsub_v12_0_lut6_legacy' [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5337]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_lut6_legacy__parameterized22' [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:2333]
INFO: [Synth 8-3491] module 'c_reg_fd_v12_0_viv' declared at 'd:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/c_reg_fd_v12_0/hdl/c_reg_fd_v12_0_vh_rfs.vhd:321' bound to instance 'qreg' of component 'c_reg_fd_v12_0_viv' [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:2930]
INFO: [Synth 8-638] synthesizing module 'c_reg_fd_v12_0_viv__parameterized20' [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/c_reg_fd_v12_0/hdl/c_reg_fd_v12_0_vh_rfs.vhd:351]
INFO: [Synth 8-256] done synthesizing module 'c_reg_fd_v12_0_viv__parameterized20' (46#1) [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/c_reg_fd_v12_0/hdl/c_reg_fd_v12_0_vh_rfs.vhd:351]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_lut6_legacy__parameterized22' (46#1) [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:2333]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_fabric_legacy__parameterized22' (46#1) [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5320]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_legacy__parameterized22' (46#1) [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5608]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_viv__parameterized10' (46#1) [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:6505]
INFO: [Synth 8-256] done synthesizing module 'adder__parameterized5' (46#1) [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:22267]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized73' [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized73' (46#1) [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-256] done synthesizing module 'r22_bf_sp__parameterized0' (46#1) [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:63044]
INFO: [Synth 8-638] synthesizing module 'r22_bf_sp__parameterized1' [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:63044]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized74' [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized74' (46#1) [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized75' [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized75' (46#1) [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-256] done synthesizing module 'r22_bf_sp__parameterized1' (46#1) [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:63044]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized76' [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized76' (46#1) [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-638] synthesizing module 'r22_tw_gen__parameterized4' [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:66150]
INFO: [Synth 8-638] synthesizing module 'adder__parameterized6' [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:22267]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_viv__parameterized11' [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:6505]
INFO: [Synth 8-3491] module 'c_addsub_v12_0_legacy' declared at 'd:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5532' bound to instance 'i_baseblox_addsub' of component 'c_addsub_v12_0_legacy' [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:6626]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_legacy__parameterized24' [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5608]
INFO: [Synth 8-3491] module 'c_addsub_v12_0_fabric_legacy' declared at 'd:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5268' bound to instance 'the_addsub' of component 'c_addsub_v12_0_fabric_legacy' [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5899]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_fabric_legacy__parameterized24' [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5320]
INFO: [Synth 8-3491] module 'c_addsub_v12_0_lut6_legacy' declared at 'd:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:2281' bound to instance 'i_lut6_addsub' of component 'c_addsub_v12_0_lut6_legacy' [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5337]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_lut6_legacy__parameterized24' [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:2333]
INFO: [Synth 8-3491] module 'c_reg_fd_v12_0_viv' declared at 'd:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/c_reg_fd_v12_0/hdl/c_reg_fd_v12_0_vh_rfs.vhd:321' bound to instance 'qreg' of component 'c_reg_fd_v12_0_viv' [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:2930]
INFO: [Synth 8-638] synthesizing module 'c_reg_fd_v12_0_viv__parameterized22' [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/c_reg_fd_v12_0/hdl/c_reg_fd_v12_0_vh_rfs.vhd:351]
INFO: [Synth 8-256] done synthesizing module 'c_reg_fd_v12_0_viv__parameterized22' (46#1) [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/c_reg_fd_v12_0/hdl/c_reg_fd_v12_0_vh_rfs.vhd:351]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_lut6_legacy__parameterized24' (46#1) [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:2333]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_fabric_legacy__parameterized24' (46#1) [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5320]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_legacy__parameterized24' (46#1) [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5608]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_viv__parameterized11' (46#1) [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:6505]
INFO: [Synth 8-256] done synthesizing module 'adder__parameterized6' (46#1) [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:22267]
INFO: [Synth 8-638] synthesizing module 'mux_bus4__parameterized5' [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:25217]
INFO: [Synth 8-256] done synthesizing module 'mux_bus4__parameterized5' (46#1) [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:25217]
INFO: [Synth 8-638] synthesizing module 'twiddle_gen__parameterized4' [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:53643]
INFO: [Synth 8-638] synthesizing module 'twgen_distmem__parameterized1' [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:52295]
INFO: [Synth 8-256] done synthesizing module 'twgen_distmem__parameterized1' (46#1) [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:52295]
INFO: [Synth 8-256] done synthesizing module 'twiddle_gen__parameterized4' (46#1) [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:53643]
INFO: [Synth 8-256] done synthesizing module 'r22_tw_gen__parameterized4' (46#1) [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:66150]
INFO: [Synth 8-256] done synthesizing module 'r22_pe__parameterized4' (46#1) [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:66453]
INFO: [Synth 8-638] synthesizing module 'r22_pe__parameterized5' [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:66453]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized77' [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_viv__parameterized22' [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2535]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_legacy__parameterized22' [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1539]
INFO: [Synth 8-63] RTL assertion: "Note - str_to_bound_slv: Input string too long, will truncate it" [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_legacy__parameterized22' (46#1) [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1539]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_viv__parameterized22' (46#1) [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2535]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized77' (46#1) [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized78' [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_viv__parameterized23' [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2535]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_legacy__parameterized23' [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1539]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_legacy__parameterized23' (46#1) [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1539]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_viv__parameterized23' (46#1) [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2535]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized78' (46#1) [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized79' [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized79' (46#1) [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized80' [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized80' (46#1) [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized81' [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized81' (46#1) [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized82' [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized82' (46#1) [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized83' [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized83' (46#1) [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized84' [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized84' (46#1) [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-638] synthesizing module 'r22_bf_sp__parameterized2' [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:63044]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized85' [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized85' (46#1) [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized86' [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized86' (46#1) [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized87' [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized87' (46#1) [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-256] done synthesizing module 'r22_bf_sp__parameterized2' (46#1) [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:63044]
INFO: [Synth 8-638] synthesizing module 'r22_bf_sp__parameterized3' [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:63044]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized88' [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized88' (46#1) [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized89' [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized89' (46#1) [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-256] done synthesizing module 'r22_bf_sp__parameterized3' (46#1) [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:63044]
INFO: [Synth 8-638] synthesizing module 'arith_shift3__parameterized0' [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:30830]
INFO: [Synth 8-638] synthesizing module 'mux_bus4__parameterized6' [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:25217]
INFO: [Synth 8-256] done synthesizing module 'mux_bus4__parameterized6' (46#1) [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:25217]
INFO: [Synth 8-256] done synthesizing module 'arith_shift3__parameterized0' (46#1) [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:30830]
INFO: [Synth 8-256] done synthesizing module 'r22_pe__parameterized5' (46#1) [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:66453]
INFO: [Synth 8-638] synthesizing module 'r22_cnt_ctrl__parameterized12' [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:64676]
INFO: [Synth 8-256] done synthesizing module 'r22_cnt_ctrl__parameterized12' (46#1) [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:64676]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized90' [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized90' (46#1) [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized91' [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized91' (46#1) [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized92' [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized92' (46#1) [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized93' [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized93' (46#1) [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-638] synthesizing module 'r22_memory__parameterized8' [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:61862]
INFO: [Synth 8-638] synthesizing module 'dpm__parameterized6' [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:27934]
INFO: [Synth 8-3919] null assignment ignored [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:28022]
INFO: [Synth 8-3919] null assignment ignored [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:28025]
INFO: [Synth 8-3919] null assignment ignored [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:28856]
INFO: [Synth 8-226] default block is never used [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:28990]
INFO: [Synth 8-226] default block is never used [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:29001]
INFO: [Synth 8-226] default block is never used [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:28990]
INFO: [Synth 8-226] default block is never used [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:29001]
INFO: [Synth 8-226] default block is never used [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:28990]
INFO: [Synth 8-226] default block is never used [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:29001]
INFO: [Synth 8-256] done synthesizing module 'dpm__parameterized6' (46#1) [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:27934]
INFO: [Synth 8-256] done synthesizing module 'r22_memory__parameterized8' (46#1) [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:61862]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized94' [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized94' (46#1) [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized95' [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_viv__parameterized24' [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2535]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_legacy__parameterized24' [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1539]
INFO: [Synth 8-63] RTL assertion: "Note - str_to_bound_slv: Input string too long, will truncate it" [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_legacy__parameterized24' (46#1) [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1539]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_viv__parameterized24' (46#1) [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2535]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized95' (46#1) [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized96' [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized96' (46#1) [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-638] synthesizing module 'r22_busy' [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:65986]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized97' [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_viv__parameterized25' [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2535]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_legacy__parameterized25' [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1539]
INFO: [Synth 8-63] RTL assertion: "Note - str_to_bound_slv: Input string too long, will truncate it" [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_legacy__parameterized25' (46#1) [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1539]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_viv__parameterized25' (46#1) [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2535]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized97' (46#1) [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-256] done synthesizing module 'r22_busy' (47#1) [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:65986]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized98' [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized98' (47#1) [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-256] done synthesizing module 'xfft_v9_0_d' (48#1) [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:95988]
WARNING: [Synth 8-3848] Net XK0_RE in module/entity xfft_v9_0_core does not have driver. [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:99946]
WARNING: [Synth 8-3848] Net XK0_IM in module/entity xfft_v9_0_core does not have driver. [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:99947]
WARNING: [Synth 8-3848] Net XK1_RE in module/entity xfft_v9_0_core does not have driver. [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:99948]
WARNING: [Synth 8-3848] Net XK1_IM in module/entity xfft_v9_0_core does not have driver. [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:99949]
WARNING: [Synth 8-3848] Net XK2_RE in module/entity xfft_v9_0_core does not have driver. [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:99950]
WARNING: [Synth 8-3848] Net XK2_IM in module/entity xfft_v9_0_core does not have driver. [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:99951]
WARNING: [Synth 8-3848] Net XK3_RE in module/entity xfft_v9_0_core does not have driver. [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:99952]
WARNING: [Synth 8-3848] Net XK3_IM in module/entity xfft_v9_0_core does not have driver. [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:99953]
WARNING: [Synth 8-3848] Net XK4_RE in module/entity xfft_v9_0_core does not have driver. [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:99954]
WARNING: [Synth 8-3848] Net XK4_IM in module/entity xfft_v9_0_core does not have driver. [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:99955]
WARNING: [Synth 8-3848] Net XK5_RE in module/entity xfft_v9_0_core does not have driver. [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:99956]
WARNING: [Synth 8-3848] Net XK5_IM in module/entity xfft_v9_0_core does not have driver. [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:99957]
WARNING: [Synth 8-3848] Net XK6_RE in module/entity xfft_v9_0_core does not have driver. [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:99958]
WARNING: [Synth 8-3848] Net XK6_IM in module/entity xfft_v9_0_core does not have driver. [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:99959]
WARNING: [Synth 8-3848] Net XK7_RE in module/entity xfft_v9_0_core does not have driver. [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:99960]
WARNING: [Synth 8-3848] Net XK7_IM in module/entity xfft_v9_0_core does not have driver. [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:99961]
WARNING: [Synth 8-3848] Net XK8_RE in module/entity xfft_v9_0_core does not have driver. [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:99962]
WARNING: [Synth 8-3848] Net XK8_IM in module/entity xfft_v9_0_core does not have driver. [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:99963]
WARNING: [Synth 8-3848] Net XK9_RE in module/entity xfft_v9_0_core does not have driver. [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:99964]
WARNING: [Synth 8-3848] Net XK9_IM in module/entity xfft_v9_0_core does not have driver. [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:99965]
WARNING: [Synth 8-3848] Net XK10_RE in module/entity xfft_v9_0_core does not have driver. [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:99966]
WARNING: [Synth 8-3848] Net XK10_IM in module/entity xfft_v9_0_core does not have driver. [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:99967]
WARNING: [Synth 8-3848] Net XK11_RE in module/entity xfft_v9_0_core does not have driver. [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:99968]
WARNING: [Synth 8-3848] Net XK11_IM in module/entity xfft_v9_0_core does not have driver. [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:99969]
WARNING: [Synth 8-3848] Net BLK_EXP0 in module/entity xfft_v9_0_core does not have driver. [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:99970]
WARNING: [Synth 8-3848] Net BLK_EXP1 in module/entity xfft_v9_0_core does not have driver. [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:99971]
WARNING: [Synth 8-3848] Net BLK_EXP2 in module/entity xfft_v9_0_core does not have driver. [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:99972]
WARNING: [Synth 8-3848] Net BLK_EXP3 in module/entity xfft_v9_0_core does not have driver. [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:99973]
WARNING: [Synth 8-3848] Net BLK_EXP4 in module/entity xfft_v9_0_core does not have driver. [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:99974]
WARNING: [Synth 8-3848] Net BLK_EXP5 in module/entity xfft_v9_0_core does not have driver. [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:99975]
WARNING: [Synth 8-3848] Net BLK_EXP6 in module/entity xfft_v9_0_core does not have driver. [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:99976]
WARNING: [Synth 8-3848] Net BLK_EXP7 in module/entity xfft_v9_0_core does not have driver. [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:99977]
WARNING: [Synth 8-3848] Net BLK_EXP8 in module/entity xfft_v9_0_core does not have driver. [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:99978]
WARNING: [Synth 8-3848] Net BLK_EXP9 in module/entity xfft_v9_0_core does not have driver. [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:99979]
WARNING: [Synth 8-3848] Net BLK_EXP10 in module/entity xfft_v9_0_core does not have driver. [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:99980]
WARNING: [Synth 8-3848] Net BLK_EXP11 in module/entity xfft_v9_0_core does not have driver. [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:99981]
WARNING: [Synth 8-3848] Net OVFLO0 in module/entity xfft_v9_0_core does not have driver. [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:99982]
WARNING: [Synth 8-3848] Net OVFLO1 in module/entity xfft_v9_0_core does not have driver. [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:99983]
WARNING: [Synth 8-3848] Net OVFLO2 in module/entity xfft_v9_0_core does not have driver. [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:99984]
WARNING: [Synth 8-3848] Net OVFLO3 in module/entity xfft_v9_0_core does not have driver. [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:99985]
WARNING: [Synth 8-3848] Net OVFLO4 in module/entity xfft_v9_0_core does not have driver. [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:99986]
WARNING: [Synth 8-3848] Net OVFLO5 in module/entity xfft_v9_0_core does not have driver. [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:99987]
WARNING: [Synth 8-3848] Net OVFLO6 in module/entity xfft_v9_0_core does not have driver. [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:99988]
WARNING: [Synth 8-3848] Net OVFLO7 in module/entity xfft_v9_0_core does not have driver. [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:99989]
WARNING: [Synth 8-3848] Net OVFLO8 in module/entity xfft_v9_0_core does not have driver. [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:99990]
WARNING: [Synth 8-3848] Net OVFLO9 in module/entity xfft_v9_0_core does not have driver. [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:99991]
WARNING: [Synth 8-3848] Net OVFLO10 in module/entity xfft_v9_0_core does not have driver. [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:99992]
WARNING: [Synth 8-3848] Net OVFLO11 in module/entity xfft_v9_0_core does not have driver. [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:99993]
INFO: [Synth 8-256] done synthesizing module 'xfft_v9_0_core' (49#1) [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:99999]
WARNING: [Synth 8-3848] Net xk_re_array[11] in module/entity xfft_v9_0_viv__parameterized0 does not have driver. [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:101224]
WARNING: [Synth 8-3848] Net xk_re_array[10] in module/entity xfft_v9_0_viv__parameterized0 does not have driver. [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:101224]
WARNING: [Synth 8-3848] Net xk_re_array[9] in module/entity xfft_v9_0_viv__parameterized0 does not have driver. [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:101224]
WARNING: [Synth 8-3848] Net xk_re_array[8] in module/entity xfft_v9_0_viv__parameterized0 does not have driver. [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:101224]
WARNING: [Synth 8-3848] Net xk_re_array[7] in module/entity xfft_v9_0_viv__parameterized0 does not have driver. [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:101224]
WARNING: [Synth 8-3848] Net xk_re_array[6] in module/entity xfft_v9_0_viv__parameterized0 does not have driver. [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:101224]
WARNING: [Synth 8-3848] Net xk_re_array[5] in module/entity xfft_v9_0_viv__parameterized0 does not have driver. [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:101224]
WARNING: [Synth 8-3848] Net xk_re_array[4] in module/entity xfft_v9_0_viv__parameterized0 does not have driver. [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:101224]
WARNING: [Synth 8-3848] Net xk_re_array[3] in module/entity xfft_v9_0_viv__parameterized0 does not have driver. [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:101224]
WARNING: [Synth 8-3848] Net xk_re_array[2] in module/entity xfft_v9_0_viv__parameterized0 does not have driver. [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:101224]
WARNING: [Synth 8-3848] Net xk_re_array[1] in module/entity xfft_v9_0_viv__parameterized0 does not have driver. [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:101224]
WARNING: [Synth 8-3848] Net xk_im_array[11] in module/entity xfft_v9_0_viv__parameterized0 does not have driver. [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:101225]
WARNING: [Synth 8-3848] Net xk_im_array[10] in module/entity xfft_v9_0_viv__parameterized0 does not have driver. [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:101225]
WARNING: [Synth 8-3848] Net xk_im_array[9] in module/entity xfft_v9_0_viv__parameterized0 does not have driver. [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:101225]
WARNING: [Synth 8-3848] Net xk_im_array[8] in module/entity xfft_v9_0_viv__parameterized0 does not have driver. [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:101225]
WARNING: [Synth 8-3848] Net xk_im_array[7] in module/entity xfft_v9_0_viv__parameterized0 does not have driver. [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:101225]
WARNING: [Synth 8-3848] Net xk_im_array[6] in module/entity xfft_v9_0_viv__parameterized0 does not have driver. [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:101225]
WARNING: [Synth 8-3848] Net xk_im_array[5] in module/entity xfft_v9_0_viv__parameterized0 does not have driver. [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:101225]
WARNING: [Synth 8-3848] Net xk_im_array[4] in module/entity xfft_v9_0_viv__parameterized0 does not have driver. [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:101225]
WARNING: [Synth 8-3848] Net xk_im_array[3] in module/entity xfft_v9_0_viv__parameterized0 does not have driver. [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:101225]
WARNING: [Synth 8-3848] Net xk_im_array[2] in module/entity xfft_v9_0_viv__parameterized0 does not have driver. [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:101225]
WARNING: [Synth 8-3848] Net xk_im_array[1] in module/entity xfft_v9_0_viv__parameterized0 does not have driver. [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:101225]
WARNING: [Synth 8-3848] Net blk_exp_array[11] in module/entity xfft_v9_0_viv__parameterized0 does not have driver. [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:101226]
WARNING: [Synth 8-3848] Net blk_exp_array[10] in module/entity xfft_v9_0_viv__parameterized0 does not have driver. [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:101226]
WARNING: [Synth 8-3848] Net blk_exp_array[9] in module/entity xfft_v9_0_viv__parameterized0 does not have driver. [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:101226]
WARNING: [Synth 8-3848] Net blk_exp_array[8] in module/entity xfft_v9_0_viv__parameterized0 does not have driver. [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:101226]
WARNING: [Synth 8-3848] Net blk_exp_array[7] in module/entity xfft_v9_0_viv__parameterized0 does not have driver. [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:101226]
WARNING: [Synth 8-3848] Net blk_exp_array[6] in module/entity xfft_v9_0_viv__parameterized0 does not have driver. [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:101226]
INFO: [Common 17-14] Message 'Synth 8-3848' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-256] done synthesizing module 'xfft_v9_0_viv__parameterized0' (50#1) [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:100966]
INFO: [Synth 8-256] done synthesizing module 'xfft_v9_0__parameterized0' (51#1) [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0.vhd:191]
INFO: [Synth 8-256] done synthesizing module 'xfft_0' (52#1) [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/synth/xfft_0.vhd:80]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:06:06 ; elapsed = 00:06:16 . Memory (MB): peak = 474.641 ; gain = 146.133
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
INFO: [Synth 8-3295] tying undriven pin \use_carry_chain.use_lut6s.lut_gen_loop[4].xnor_lut6 :I4 to constant 0 [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:22937]
INFO: [Synth 8-3295] tying undriven pin \use_carry_chain.use_lut6s.lut_gen_loop[4].xnor_lut6 :I5 to constant 0 [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:22937]
INFO: [Synth 8-3295] tying undriven pin \use_carry_chain.use_lut6s.lut_gen_loop[4].xnor_lut6 :I4 to constant 0 [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:22937]
INFO: [Synth 8-3295] tying undriven pin \use_carry_chain.use_lut6s.lut_gen_loop[4].xnor_lut6 :I5 to constant 0 [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:22937]
INFO: [Synth 8-3295] tying undriven pin \multiple_luts.lut_loop[1].is_LUT6.AND_or_NAND_gate.and_lut6 :I4 to constant 0 [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:22686]
INFO: [Synth 8-3295] tying undriven pin \multiple_luts.lut_loop[1].is_LUT6.AND_or_NAND_gate.and_lut6 :I5 to constant 0 [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:22686]
INFO: [Synth 8-3295] tying undriven pin axi_wrapper:\xk_re_array[11] [50] to constant 0 [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:101338]
INFO: [Synth 8-3295] tying undriven pin axi_wrapper:\xk_re_array[11] [49] to constant 0 [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:101338]
INFO: [Synth 8-3295] tying undriven pin axi_wrapper:\xk_re_array[11] [48] to constant 0 [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:101338]
INFO: [Synth 8-3295] tying undriven pin axi_wrapper:\xk_re_array[11] [47] to constant 0 [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:101338]
INFO: [Synth 8-3295] tying undriven pin axi_wrapper:\xk_re_array[11] [46] to constant 0 [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:101338]
INFO: [Synth 8-3295] tying undriven pin axi_wrapper:\xk_re_array[11] [45] to constant 0 [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:101338]
INFO: [Synth 8-3295] tying undriven pin axi_wrapper:\xk_re_array[11] [44] to constant 0 [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:101338]
INFO: [Synth 8-3295] tying undriven pin axi_wrapper:\xk_re_array[11] [43] to constant 0 [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:101338]
INFO: [Synth 8-3295] tying undriven pin axi_wrapper:\xk_re_array[11] [42] to constant 0 [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:101338]
INFO: [Synth 8-3295] tying undriven pin axi_wrapper:\xk_re_array[11] [41] to constant 0 [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:101338]
INFO: [Synth 8-3295] tying undriven pin axi_wrapper:\xk_re_array[11] [40] to constant 0 [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:101338]
INFO: [Synth 8-3295] tying undriven pin axi_wrapper:\xk_re_array[11] [39] to constant 0 [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:101338]
INFO: [Synth 8-3295] tying undriven pin axi_wrapper:\xk_re_array[11] [38] to constant 0 [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:101338]
INFO: [Synth 8-3295] tying undriven pin axi_wrapper:\xk_re_array[11] [37] to constant 0 [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:101338]
INFO: [Synth 8-3295] tying undriven pin axi_wrapper:\xk_re_array[11] [36] to constant 0 [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:101338]
INFO: [Synth 8-3295] tying undriven pin axi_wrapper:\xk_re_array[11] [35] to constant 0 [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:101338]
INFO: [Synth 8-3295] tying undriven pin axi_wrapper:\xk_re_array[11] [34] to constant 0 [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:101338]
INFO: [Synth 8-3295] tying undriven pin axi_wrapper:\xk_re_array[11] [33] to constant 0 [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:101338]
INFO: [Synth 8-3295] tying undriven pin axi_wrapper:\xk_re_array[11] [32] to constant 0 [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:101338]
INFO: [Synth 8-3295] tying undriven pin axi_wrapper:\xk_re_array[11] [31] to constant 0 [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:101338]
INFO: [Synth 8-3295] tying undriven pin axi_wrapper:\xk_re_array[11] [30] to constant 0 [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:101338]
INFO: [Synth 8-3295] tying undriven pin axi_wrapper:\xk_re_array[11] [29] to constant 0 [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:101338]
INFO: [Synth 8-3295] tying undriven pin axi_wrapper:\xk_re_array[11] [28] to constant 0 [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:101338]
INFO: [Synth 8-3295] tying undriven pin axi_wrapper:\xk_re_array[11] [27] to constant 0 [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:101338]
INFO: [Synth 8-3295] tying undriven pin axi_wrapper:\xk_re_array[11] [26] to constant 0 [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:101338]
INFO: [Synth 8-3295] tying undriven pin axi_wrapper:\xk_re_array[11] [25] to constant 0 [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:101338]
INFO: [Synth 8-3295] tying undriven pin axi_wrapper:\xk_re_array[11] [24] to constant 0 [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:101338]
INFO: [Synth 8-3295] tying undriven pin axi_wrapper:\xk_re_array[11] [23] to constant 0 [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:101338]
INFO: [Synth 8-3295] tying undriven pin axi_wrapper:\xk_re_array[11] [22] to constant 0 [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:101338]
INFO: [Synth 8-3295] tying undriven pin axi_wrapper:\xk_re_array[11] [21] to constant 0 [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:101338]
INFO: [Synth 8-3295] tying undriven pin axi_wrapper:\xk_re_array[11] [20] to constant 0 [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:101338]
INFO: [Synth 8-3295] tying undriven pin axi_wrapper:\xk_re_array[11] [19] to constant 0 [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:101338]
INFO: [Synth 8-3295] tying undriven pin axi_wrapper:\xk_re_array[11] [18] to constant 0 [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:101338]
INFO: [Synth 8-3295] tying undriven pin axi_wrapper:\xk_re_array[11] [17] to constant 0 [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:101338]
INFO: [Synth 8-3295] tying undriven pin axi_wrapper:\xk_re_array[11] [16] to constant 0 [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:101338]
INFO: [Synth 8-3295] tying undriven pin axi_wrapper:\xk_re_array[11] [15] to constant 0 [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:101338]
INFO: [Synth 8-3295] tying undriven pin axi_wrapper:\xk_re_array[11] [14] to constant 0 [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:101338]
INFO: [Synth 8-3295] tying undriven pin axi_wrapper:\xk_re_array[11] [13] to constant 0 [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:101338]
INFO: [Synth 8-3295] tying undriven pin axi_wrapper:\xk_re_array[11] [12] to constant 0 [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:101338]
INFO: [Synth 8-3295] tying undriven pin axi_wrapper:\xk_re_array[11] [11] to constant 0 [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:101338]
INFO: [Synth 8-3295] tying undriven pin axi_wrapper:\xk_re_array[11] [10] to constant 0 [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:101338]
INFO: [Synth 8-3295] tying undriven pin axi_wrapper:\xk_re_array[11] [9] to constant 0 [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:101338]
INFO: [Synth 8-3295] tying undriven pin axi_wrapper:\xk_re_array[11] [8] to constant 0 [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:101338]
INFO: [Synth 8-3295] tying undriven pin axi_wrapper:\xk_re_array[11] [7] to constant 0 [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:101338]
INFO: [Synth 8-3295] tying undriven pin axi_wrapper:\xk_re_array[11] [6] to constant 0 [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:101338]
INFO: [Synth 8-3295] tying undriven pin axi_wrapper:\xk_re_array[11] [5] to constant 0 [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:101338]
INFO: [Synth 8-3295] tying undriven pin axi_wrapper:\xk_re_array[11] [4] to constant 0 [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:101338]
INFO: [Synth 8-3295] tying undriven pin axi_wrapper:\xk_re_array[11] [3] to constant 0 [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:101338]
INFO: [Synth 8-3295] tying undriven pin axi_wrapper:\xk_re_array[11] [2] to constant 0 [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:101338]
INFO: [Synth 8-3295] tying undriven pin axi_wrapper:\xk_re_array[11] [1] to constant 0 [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:101338]
INFO: [Synth 8-3295] tying undriven pin axi_wrapper:\xk_re_array[11] [0] to constant 0 [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:101338]
INFO: [Synth 8-3295] tying undriven pin axi_wrapper:\xk_re_array[10] [50] to constant 0 [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:101338]
INFO: [Synth 8-3295] tying undriven pin axi_wrapper:\xk_re_array[10] [49] to constant 0 [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:101338]
INFO: [Synth 8-3295] tying undriven pin axi_wrapper:\xk_re_array[10] [48] to constant 0 [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:101338]
INFO: [Synth 8-3295] tying undriven pin axi_wrapper:\xk_re_array[10] [47] to constant 0 [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:101338]
INFO: [Synth 8-3295] tying undriven pin axi_wrapper:\xk_re_array[10] [46] to constant 0 [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:101338]
INFO: [Synth 8-3295] tying undriven pin axi_wrapper:\xk_re_array[10] [45] to constant 0 [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:101338]
INFO: [Synth 8-3295] tying undriven pin axi_wrapper:\xk_re_array[10] [44] to constant 0 [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:101338]
INFO: [Synth 8-3295] tying undriven pin axi_wrapper:\xk_re_array[10] [43] to constant 0 [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:101338]
INFO: [Synth 8-3295] tying undriven pin axi_wrapper:\xk_re_array[10] [42] to constant 0 [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:101338]
INFO: [Synth 8-3295] tying undriven pin axi_wrapper:\xk_re_array[10] [41] to constant 0 [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:101338]
INFO: [Synth 8-3295] tying undriven pin axi_wrapper:\xk_re_array[10] [40] to constant 0 [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:101338]
INFO: [Synth 8-3295] tying undriven pin axi_wrapper:\xk_re_array[10] [39] to constant 0 [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:101338]
INFO: [Synth 8-3295] tying undriven pin axi_wrapper:\xk_re_array[10] [38] to constant 0 [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:101338]
INFO: [Synth 8-3295] tying undriven pin axi_wrapper:\xk_re_array[10] [37] to constant 0 [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:101338]
INFO: [Synth 8-3295] tying undriven pin axi_wrapper:\xk_re_array[10] [36] to constant 0 [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:101338]
INFO: [Synth 8-3295] tying undriven pin axi_wrapper:\xk_re_array[10] [35] to constant 0 [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:101338]
INFO: [Synth 8-3295] tying undriven pin axi_wrapper:\xk_re_array[10] [34] to constant 0 [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:101338]
INFO: [Synth 8-3295] tying undriven pin axi_wrapper:\xk_re_array[10] [33] to constant 0 [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:101338]
INFO: [Synth 8-3295] tying undriven pin axi_wrapper:\xk_re_array[10] [32] to constant 0 [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:101338]
INFO: [Synth 8-3295] tying undriven pin axi_wrapper:\xk_re_array[10] [31] to constant 0 [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:101338]
INFO: [Synth 8-3295] tying undriven pin axi_wrapper:\xk_re_array[10] [30] to constant 0 [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:101338]
INFO: [Synth 8-3295] tying undriven pin axi_wrapper:\xk_re_array[10] [29] to constant 0 [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:101338]
INFO: [Synth 8-3295] tying undriven pin axi_wrapper:\xk_re_array[10] [28] to constant 0 [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:101338]
INFO: [Synth 8-3295] tying undriven pin axi_wrapper:\xk_re_array[10] [27] to constant 0 [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:101338]
INFO: [Synth 8-3295] tying undriven pin axi_wrapper:\xk_re_array[10] [26] to constant 0 [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:101338]
INFO: [Synth 8-3295] tying undriven pin axi_wrapper:\xk_re_array[10] [25] to constant 0 [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:101338]
INFO: [Synth 8-3295] tying undriven pin axi_wrapper:\xk_re_array[10] [24] to constant 0 [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:101338]
INFO: [Synth 8-3295] tying undriven pin axi_wrapper:\xk_re_array[10] [23] to constant 0 [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:101338]
INFO: [Synth 8-3295] tying undriven pin axi_wrapper:\xk_re_array[10] [22] to constant 0 [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:101338]
INFO: [Synth 8-3295] tying undriven pin axi_wrapper:\xk_re_array[10] [21] to constant 0 [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:101338]
INFO: [Synth 8-3295] tying undriven pin axi_wrapper:\xk_re_array[10] [20] to constant 0 [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:101338]
INFO: [Synth 8-3295] tying undriven pin axi_wrapper:\xk_re_array[10] [19] to constant 0 [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:101338]
INFO: [Synth 8-3295] tying undriven pin axi_wrapper:\xk_re_array[10] [18] to constant 0 [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:101338]
INFO: [Synth 8-3295] tying undriven pin axi_wrapper:\xk_re_array[10] [17] to constant 0 [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:101338]
INFO: [Synth 8-3295] tying undriven pin axi_wrapper:\xk_re_array[10] [16] to constant 0 [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:101338]
INFO: [Synth 8-3295] tying undriven pin axi_wrapper:\xk_re_array[10] [15] to constant 0 [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:101338]
INFO: [Synth 8-3295] tying undriven pin axi_wrapper:\xk_re_array[10] [14] to constant 0 [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:101338]
INFO: [Synth 8-3295] tying undriven pin axi_wrapper:\xk_re_array[10] [13] to constant 0 [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:101338]
INFO: [Synth 8-3295] tying undriven pin axi_wrapper:\xk_re_array[10] [12] to constant 0 [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:101338]
INFO: [Synth 8-3295] tying undriven pin axi_wrapper:\xk_re_array[10] [11] to constant 0 [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:101338]
INFO: [Synth 8-3295] tying undriven pin axi_wrapper:\xk_re_array[10] [10] to constant 0 [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:101338]
INFO: [Synth 8-3295] tying undriven pin axi_wrapper:\xk_re_array[10] [9] to constant 0 [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:101338]
INFO: [Synth 8-3295] tying undriven pin axi_wrapper:\xk_re_array[10] [8] to constant 0 [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:101338]
INFO: [Common 17-14] Message 'Synth 8-3295' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:06:07 ; elapsed = 00:06:17 . Memory (MB): peak = 474.641 ; gain = 146.133
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 1885 Unisim elements for replacement
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.dig_rev_mem/blk_ram.use_bram_only.mem/depth_14.main_ram_loop[0].use_RAMB18.ram_2k_loop[0].SDP_RAMB18_9x2048' of type 'RAMB18E1' is 'VIRTEX6'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist or constraint file.
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.dig_rev_mem/blk_ram.use_bram_only.mem/depth_14.main_ram_loop[0].use_RAMB18.ram_2k_loop[1].SDP_RAMB18_9x2048' of type 'RAMB18E1' is 'VIRTEX6'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist or constraint file.
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.dig_rev_mem/blk_ram.use_bram_only.mem/depth_14.main_ram_loop[0].use_RAMB18.ram_2k_loop[2].SDP_RAMB18_9x2048' of type 'RAMB18E1' is 'VIRTEX6'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist or constraint file.
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.dig_rev_mem/blk_ram.use_bram_only.mem/depth_14.main_ram_loop[0].use_RAMB18.ram_2k_loop[3].SDP_RAMB18_9x2048' of type 'RAMB18E1' is 'VIRTEX6'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist or constraint file.
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.dig_rev_mem/blk_ram.use_bram_only.mem/depth_14.main_ram_loop[0].use_RAMB18.ram_2k_loop[4].SDP_RAMB18_9x2048' of type 'RAMB18E1' is 'VIRTEX6'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist or constraint file.
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.dig_rev_mem/blk_ram.use_bram_only.mem/depth_14.main_ram_loop[0].use_RAMB18.ram_2k_loop[5].SDP_RAMB18_9x2048' of type 'RAMB18E1' is 'VIRTEX6'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist or constraint file.
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.dig_rev_mem/blk_ram.use_bram_only.mem/depth_14.main_ram_loop[0].use_RAMB18.ram_2k_loop[6].SDP_RAMB18_9x2048' of type 'RAMB18E1' is 'VIRTEX6'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist or constraint file.
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.dig_rev_mem/blk_ram.use_bram_only.mem/depth_14.main_ram_loop[0].use_RAMB18.ram_2k_loop[7].SDP_RAMB18_9x2048' of type 'RAMB18E1' is 'VIRTEX6'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist or constraint file.
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.dig_rev_mem/blk_ram.use_bram_only.mem/depth_14.main_ram_loop[1].use_RAMB18.ram_2k_loop[0].SDP_RAMB18_9x2048' of type 'RAMB18E1' is 'VIRTEX6'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist or constraint file.
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.dig_rev_mem/blk_ram.use_bram_only.mem/depth_14.main_ram_loop[1].use_RAMB18.ram_2k_loop[1].SDP_RAMB18_9x2048' of type 'RAMB18E1' is 'VIRTEX6'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist or constraint file.
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.dig_rev_mem/blk_ram.use_bram_only.mem/depth_14.main_ram_loop[1].use_RAMB18.ram_2k_loop[2].SDP_RAMB18_9x2048' of type 'RAMB18E1' is 'VIRTEX6'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist or constraint file.
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.dig_rev_mem/blk_ram.use_bram_only.mem/depth_14.main_ram_loop[1].use_RAMB18.ram_2k_loop[3].SDP_RAMB18_9x2048' of type 'RAMB18E1' is 'VIRTEX6'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist or constraint file.
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.dig_rev_mem/blk_ram.use_bram_only.mem/depth_14.main_ram_loop[1].use_RAMB18.ram_2k_loop[4].SDP_RAMB18_9x2048' of type 'RAMB18E1' is 'VIRTEX6'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist or constraint file.
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.dig_rev_mem/blk_ram.use_bram_only.mem/depth_14.main_ram_loop[1].use_RAMB18.ram_2k_loop[5].SDP_RAMB18_9x2048' of type 'RAMB18E1' is 'VIRTEX6'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist or constraint file.
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.dig_rev_mem/blk_ram.use_bram_only.mem/depth_14.main_ram_loop[1].use_RAMB18.ram_2k_loop[6].SDP_RAMB18_9x2048' of type 'RAMB18E1' is 'VIRTEX6'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist or constraint file.
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.dig_rev_mem/blk_ram.use_bram_only.mem/depth_14.main_ram_loop[1].use_RAMB18.ram_2k_loop[7].SDP_RAMB18_9x2048' of type 'RAMB18E1' is 'VIRTEX6'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist or constraint file.
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.dig_rev_mem/blk_ram.use_bram_only.mem/depth_14.main_ram_loop[2].use_RAMB18.ram_2k_loop[0].SDP_RAMB18_9x2048' of type 'RAMB18E1' is 'VIRTEX6'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist or constraint file.
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.dig_rev_mem/blk_ram.use_bram_only.mem/depth_14.main_ram_loop[2].use_RAMB18.ram_2k_loop[1].SDP_RAMB18_9x2048' of type 'RAMB18E1' is 'VIRTEX6'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist or constraint file.
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.dig_rev_mem/blk_ram.use_bram_only.mem/depth_14.main_ram_loop[2].use_RAMB18.ram_2k_loop[2].SDP_RAMB18_9x2048' of type 'RAMB18E1' is 'VIRTEX6'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist or constraint file.
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.dig_rev_mem/blk_ram.use_bram_only.mem/depth_14.main_ram_loop[2].use_RAMB18.ram_2k_loop[3].SDP_RAMB18_9x2048' of type 'RAMB18E1' is 'VIRTEX6'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist or constraint file.
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.dig_rev_mem/blk_ram.use_bram_only.mem/depth_14.main_ram_loop[2].use_RAMB18.ram_2k_loop[4].SDP_RAMB18_9x2048' of type 'RAMB18E1' is 'VIRTEX6'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist or constraint file.
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.dig_rev_mem/blk_ram.use_bram_only.mem/depth_14.main_ram_loop[2].use_RAMB18.ram_2k_loop[5].SDP_RAMB18_9x2048' of type 'RAMB18E1' is 'VIRTEX6'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist or constraint file.
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.dig_rev_mem/blk_ram.use_bram_only.mem/depth_14.main_ram_loop[2].use_RAMB18.ram_2k_loop[6].SDP_RAMB18_9x2048' of type 'RAMB18E1' is 'VIRTEX6'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist or constraint file.
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.dig_rev_mem/blk_ram.use_bram_only.mem/depth_14.main_ram_loop[2].use_RAMB18.ram_2k_loop[7].SDP_RAMB18_9x2048' of type 'RAMB18E1' is 'VIRTEX6'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist or constraint file.
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.dig_rev_mem/blk_ram.use_bram_only.mem/depth_14.need_extra_rams.extra_ram_loop[0].use_RAMB18.SDP_RAMB18_1x16384' of type 'RAMB18E1' is 'VIRTEX6'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist or constraint file.
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.dig_rev_mem/blk_ram.use_bram_only.mem/depth_14.need_extra_rams.extra_ram_loop[1].use_RAMB18.SDP_RAMB18_1x16384' of type 'RAMB18E1' is 'VIRTEX6'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist or constraint file.
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.dig_rev_mem/blk_ram.use_bram_only.mem/depth_14.need_extra_rams.extra_ram_loop[2].use_RAMB18.SDP_RAMB18_1x16384' of type 'RAMB18E1' is 'VIRTEX6'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist or constraint file.
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.dig_rev_mem/blk_ram.use_bram_only.mem/depth_14.need_extra_rams.extra_ram_loop[3].use_RAMB18.SDP_RAMB18_1x16384' of type 'RAMB18E1' is 'VIRTEX6'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist or constraint file.
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.dig_rev_mem/blk_ram.use_bram_only.mem/depth_14.need_extra_rams.extra_ram_loop[4].use_RAMB18.SDP_RAMB18_1x16384' of type 'RAMB18E1' is 'VIRTEX6'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist or constraint file.
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/MEM/blk_ram.use_bram_only.mem/depth_13_s6_depth_12.main_ram_loop[0].use_RAMB18.ram_2k_loop[0].SDP_RAMB18_9x2048' of type 'RAMB18E1' is 'VIRTEX6'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist or constraint file.
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/MEM/blk_ram.use_bram_only.mem/depth_13_s6_depth_12.main_ram_loop[0].use_RAMB18.ram_2k_loop[1].SDP_RAMB18_9x2048' of type 'RAMB18E1' is 'VIRTEX6'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist or constraint file.
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/MEM/blk_ram.use_bram_only.mem/depth_13_s6_depth_12.main_ram_loop[0].use_RAMB18.ram_2k_loop[2].SDP_RAMB18_9x2048' of type 'RAMB18E1' is 'VIRTEX6'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist or constraint file.
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/MEM/blk_ram.use_bram_only.mem/depth_13_s6_depth_12.main_ram_loop[0].use_RAMB18.ram_2k_loop[3].SDP_RAMB18_9x2048' of type 'RAMB18E1' is 'VIRTEX6'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist or constraint file.
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/MEM/blk_ram.use_bram_only.mem/depth_13_s6_depth_12.main_ram_loop[1].use_RAMB18.ram_2k_loop[0].SDP_RAMB18_9x2048' of type 'RAMB18E1' is 'VIRTEX6'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist or constraint file.
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/MEM/blk_ram.use_bram_only.mem/depth_13_s6_depth_12.main_ram_loop[1].use_RAMB18.ram_2k_loop[1].SDP_RAMB18_9x2048' of type 'RAMB18E1' is 'VIRTEX6'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist or constraint file.
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/MEM/blk_ram.use_bram_only.mem/depth_13_s6_depth_12.main_ram_loop[1].use_RAMB18.ram_2k_loop[2].SDP_RAMB18_9x2048' of type 'RAMB18E1' is 'VIRTEX6'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist or constraint file.
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/MEM/blk_ram.use_bram_only.mem/depth_13_s6_depth_12.main_ram_loop[1].use_RAMB18.ram_2k_loop[3].SDP_RAMB18_9x2048' of type 'RAMB18E1' is 'VIRTEX6'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist or constraint file.
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/MEM/blk_ram.use_bram_only.mem/depth_13_s6_depth_12.main_ram_loop[2].use_RAMB18.ram_2k_loop[0].SDP_RAMB18_9x2048' of type 'RAMB18E1' is 'VIRTEX6'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist or constraint file.
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/MEM/blk_ram.use_bram_only.mem/depth_13_s6_depth_12.main_ram_loop[2].use_RAMB18.ram_2k_loop[1].SDP_RAMB18_9x2048' of type 'RAMB18E1' is 'VIRTEX6'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist or constraint file.
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/MEM/blk_ram.use_bram_only.mem/depth_13_s6_depth_12.main_ram_loop[2].use_RAMB18.ram_2k_loop[2].SDP_RAMB18_9x2048' of type 'RAMB18E1' is 'VIRTEX6'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist or constraint file.
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/MEM/blk_ram.use_bram_only.mem/depth_13_s6_depth_12.main_ram_loop[2].use_RAMB18.ram_2k_loop[3].SDP_RAMB18_9x2048' of type 'RAMB18E1' is 'VIRTEX6'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist or constraint file.
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/MEM/blk_ram.use_bram_only.mem/depth_13_s6_depth_12.need_extra_rams.extra_ram_loop[0].use_RAMB18.SDP_RAMB18_2x8192' of type 'RAMB18E1' is 'VIRTEX6'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist or constraint file.
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/MEM/blk_ram.use_bram_only.mem/depth_13_s6_depth_12.need_extra_rams.extra_ram_loop[1].use_RAMB18.SDP_RAMB18_2x8192' of type 'RAMB18E1' is 'VIRTEX6'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist or constraint file.
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/MEM/blk_ram.use_bram_only.mem/depth_13_s6_depth_12.need_extra_rams.extra_ram_loop[2].use_RAMB18.SDP_RAMB18_2x8192' of type 'RAMB18E1' is 'VIRTEX6'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist or constraint file.
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/MEM/blk_ram.use_bram_only.mem/depth_13_s6_depth_12.need_extra_rams.extra_ram_loop[3].use_RAMB18.SDP_RAMB18_2x8192' of type 'RAMB18E1' is 'VIRTEX6'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist or constraint file.
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/hasbf2.FB_2.BF_2/MEM/blk_ram.use_bram_only.mem/depth_12_s6_depth_11.main_ram_loop[0].use_RAMB18.ram_2k_loop[0].SDP_RAMB18_9x2048' of type 'RAMB18E1' is 'VIRTEX6'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist or constraint file.
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/hasbf2.FB_2.BF_2/MEM/blk_ram.use_bram_only.mem/depth_12_s6_depth_11.main_ram_loop[0].use_RAMB18.ram_2k_loop[1].SDP_RAMB18_9x2048' of type 'RAMB18E1' is 'VIRTEX6'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist or constraint file.
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/hasbf2.FB_2.BF_2/MEM/blk_ram.use_bram_only.mem/depth_12_s6_depth_11.main_ram_loop[1].use_RAMB18.ram_2k_loop[0].SDP_RAMB18_9x2048' of type 'RAMB18E1' is 'VIRTEX6'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist or constraint file.
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/hasbf2.FB_2.BF_2/MEM/blk_ram.use_bram_only.mem/depth_12_s6_depth_11.main_ram_loop[1].use_RAMB18.ram_2k_loop[1].SDP_RAMB18_9x2048' of type 'RAMB18E1' is 'VIRTEX6'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist or constraint file.
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/hasbf2.FB_2.BF_2/MEM/blk_ram.use_bram_only.mem/depth_12_s6_depth_11.main_ram_loop[2].use_RAMB18.ram_2k_loop[0].SDP_RAMB18_9x2048' of type 'RAMB18E1' is 'VIRTEX6'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist or constraint file.
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/hasbf2.FB_2.BF_2/MEM/blk_ram.use_bram_only.mem/depth_12_s6_depth_11.main_ram_loop[2].use_RAMB18.ram_2k_loop[1].SDP_RAMB18_9x2048' of type 'RAMB18E1' is 'VIRTEX6'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist or constraint file.
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/hasbf2.FB_2.BF_2/MEM/blk_ram.use_bram_only.mem/depth_12_s6_depth_11.main_ram_loop[3].use_RAMB18.ram_2k_loop[0].SDP_RAMB18_9x2048' of type 'RAMB18E1' is 'VIRTEX6'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist or constraint file.
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/hasbf2.FB_2.BF_2/MEM/blk_ram.use_bram_only.mem/depth_12_s6_depth_11.main_ram_loop[3].use_RAMB18.ram_2k_loop[1].SDP_RAMB18_9x2048' of type 'RAMB18E1' is 'VIRTEX6'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist or constraint file.
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/FB_1.BF_1/MEM/blk_ram.use_bram_only.mem/depth_11.ram_loop[0].use_RAMB18.SDP_RAMB18_9x2048' of type 'RAMB18E1' is 'VIRTEX6'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist or constraint file.
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/FB_1.BF_1/MEM/blk_ram.use_bram_only.mem/depth_11.ram_loop[1].use_RAMB18.SDP_RAMB18_9x2048' of type 'RAMB18E1' is 'VIRTEX6'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist or constraint file.
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/FB_1.BF_1/MEM/blk_ram.use_bram_only.mem/depth_11.ram_loop[2].use_RAMB18.SDP_RAMB18_9x2048' of type 'RAMB18E1' is 'VIRTEX6'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist or constraint file.
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/FB_1.BF_1/MEM/blk_ram.use_bram_only.mem/depth_11.ram_loop[3].use_RAMB18.SDP_RAMB18_9x2048' of type 'RAMB18E1' is 'VIRTEX6'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist or constraint file.
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/hasbf2.FB_2.BF_2/MEM/blk_ram.use_bram_only.mem/depth_10.ram_loop[0].use_RAMB18.SDP_RAMB18_18x1024' of type 'RAMB18E1' is 'VIRTEX6'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist or constraint file.
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/hasbf2.FB_2.BF_2/MEM/blk_ram.use_bram_only.mem/depth_10.ram_loop[1].use_RAMB18.SDP_RAMB18_18x1024' of type 'RAMB18E1' is 'VIRTEX6'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist or constraint file.
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/FB_1.BF_1/MEM/blk_ram.use_bram_only.mem/depths_3to9.ram_loop[0].use_RAMB18.SDP_RAMB18_36x512' of type 'RAMB18E1' is 'VIRTEX6'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist or constraint file.
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/MEM/blk_ram.use_bram_only.mem/depths_3to9.ram_loop[0].use_RAMB18.SDP_RAMB18_36x512' of type 'RAMB18E1' is 'VIRTEX6'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist or constraint file.
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/FB_1.BF_1/MEM/blk_ram.use_bram_only.mem/depths_3to9.ram_loop[0].use_RAMB18.SDP_RAMB18_36x512' of type 'RAMB18E1' is 'VIRTEX6'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist or constraint file.
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
Loading clock regions from F:/Xilinx/Vivado/2014.4/data\parts/xilinx/artix7/artix7/xc7a200t/ClockRegion.xml
Loading clock buffers from F:/Xilinx/Vivado/2014.4/data\parts/xilinx/artix7/artix7/xc7a200t/ClockBuffers.xml
Loading clock placement rules from F:/Xilinx/Vivado/2014.4/data/parts/xilinx/artix7/ClockPlacerRules.xml
Loading package pin functions from F:/Xilinx/Vivado/2014.4/data\parts/xilinx/artix7/PinFunctions.xml...
Loading package from F:/Xilinx/Vivado/2014.4/data\parts/xilinx/artix7/artix7/xc7a200t/fbg676/Package.xml
Loading io standards from F:/Xilinx/Vivado/2014.4/data\./parts/xilinx/artix7/IOStandards.xml
Loading device configuration modes from F:/Xilinx/Vivado/2014.4/data\parts/xilinx/artix7/ConfigModes.xml
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_0_ooc.xdc] for cell 'U0'
Finished Parsing XDC File [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_0_ooc.xdc] for cell 'U0'
Parsing XDC File [D:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.runs/xfft_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [D:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.runs/xfft_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 453 instances were transformed.
  FD => FDRE: 7 instances
  FDE => FDRE: 330 instances
  FDR => FDRE: 54 instances
  RAMB18 => RAMB18E1: 59 instances
  RAMB18SDP => RAMB18E1: 3 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.545 . Memory (MB): peak = 777.145 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:06:28 ; elapsed = 00:06:39 . Memory (MB): peak = 777.145 ; gain = 448.637
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a200tfbg676-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:06:28 ; elapsed = 00:06:39 . Memory (MB): peak = 777.145 ; gain = 448.637
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for U0. (constraint file  D:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.runs/xfft_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:06:28 ; elapsed = 00:06:39 . Memory (MB): peak = 777.145 ; gain = 448.637
---------------------------------------------------------------------------------
INFO: [Synth 8-4471] merging register 'gen_real_time.data_avail_reg' into 'gen_real_time.full_reg' [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:91319]
INFO: [Synth 8-4471] merging register 'gen_real_time.data_avail_reg' into 'gen_real_time.full_reg' [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:91319]
INFO: [Synth 8-4471] merging register 'CP_LEN_WE_reg' into 'fwd_inv_we_int_reg' [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:93485]
INFO: [Synth 8-4471] merging register 'SCALE_SCH_WE_reg' into 'fwd_inv_we_int_reg' [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:93487]
INFO: [Synth 8-4471] merging register 'FWD_INV0_WE_reg' into 'fwd_inv_we_int_reg' [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:93488]
INFO: [Synth 8-4471] merging register 'FWD_INV1_WE_reg' into 'fwd_inv_we_int_reg' [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:93489]
INFO: [Synth 8-4471] merging register 'FWD_INV2_WE_reg' into 'fwd_inv_we_int_reg' [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:93490]
INFO: [Synth 8-4471] merging register 'FWD_INV3_WE_reg' into 'fwd_inv_we_int_reg' [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:93491]
INFO: [Synth 8-4471] merging register 'FWD_INV4_WE_reg' into 'fwd_inv_we_int_reg' [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:93492]
INFO: [Synth 8-4471] merging register 'FWD_INV5_WE_reg' into 'fwd_inv_we_int_reg' [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:93493]
INFO: [Synth 8-4471] merging register 'FWD_INV6_WE_reg' into 'fwd_inv_we_int_reg' [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:93494]
INFO: [Synth 8-4471] merging register 'FWD_INV7_WE_reg' into 'fwd_inv_we_int_reg' [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:93495]
INFO: [Synth 8-4471] merging register 'FWD_INV8_WE_reg' into 'fwd_inv_we_int_reg' [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:93496]
INFO: [Synth 8-4471] merging register 'FWD_INV9_WE_reg' into 'fwd_inv_we_int_reg' [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:93497]
INFO: [Synth 8-4471] merging register 'FWD_INV10_WE_reg' into 'fwd_inv_we_int_reg' [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:93498]
INFO: [Synth 8-4471] merging register 'FWD_INV11_WE_reg' into 'fwd_inv_we_int_reg' [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:93499]
INFO: [Synth 8-4471] merging register 'SCALE_SCH0_WE_reg' into 'fwd_inv_we_int_reg' [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:93500]
INFO: [Synth 8-4471] merging register 'SCALE_SCH1_WE_reg' into 'fwd_inv_we_int_reg' [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:93501]
INFO: [Synth 8-4471] merging register 'SCALE_SCH2_WE_reg' into 'fwd_inv_we_int_reg' [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:93502]
INFO: [Synth 8-4471] merging register 'SCALE_SCH3_WE_reg' into 'fwd_inv_we_int_reg' [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:93503]
INFO: [Synth 8-4471] merging register 'SCALE_SCH4_WE_reg' into 'fwd_inv_we_int_reg' [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:93504]
INFO: [Synth 8-4471] merging register 'SCALE_SCH5_WE_reg' into 'fwd_inv_we_int_reg' [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:93505]
INFO: [Synth 8-4471] merging register 'SCALE_SCH6_WE_reg' into 'fwd_inv_we_int_reg' [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:93506]
INFO: [Synth 8-4471] merging register 'SCALE_SCH7_WE_reg' into 'fwd_inv_we_int_reg' [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:93507]
INFO: [Synth 8-4471] merging register 'SCALE_SCH8_WE_reg' into 'fwd_inv_we_int_reg' [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:93508]
INFO: [Synth 8-4471] merging register 'SCALE_SCH9_WE_reg' into 'fwd_inv_we_int_reg' [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:93509]
INFO: [Synth 8-4471] merging register 'SCALE_SCH10_WE_reg' into 'fwd_inv_we_int_reg' [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:93510]
INFO: [Synth 8-4471] merging register 'SCALE_SCH11_WE_reg' into 'fwd_inv_we_int_reg' [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:93511]
ROM "reading_last_symbol" won't be mapped to RAM because it is too sparse.
ROM "event_tlast_unexpected" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
INFO: [Synth 8-4471] merging register 'depth_14.main_ram_loop[1].mux_8to1.has_output_reg.addrb_mux_sel_reg_2_reg[2:0]' into 'depth_14.main_ram_loop[0].mux_8to1.has_output_reg.addrb_mux_sel_reg_2_reg[2:0]' [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:28971]
INFO: [Synth 8-4471] merging register 'depth_14.main_ram_loop[1].mux_8to1.has_output_reg.addrb_mux_sel_reg_reg[2:0]' into 'depth_14.main_ram_loop[0].mux_8to1.has_output_reg.addrb_mux_sel_reg_reg[2:0]' [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:28972]
INFO: [Synth 8-4471] merging register 'depth_14.main_ram_loop[2].mux_8to1.has_output_reg.addrb_mux_sel_reg_2_reg[2:0]' into 'depth_14.main_ram_loop[0].mux_8to1.has_output_reg.addrb_mux_sel_reg_2_reg[2:0]' [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:28971]
INFO: [Synth 8-4471] merging register 'depth_14.main_ram_loop[2].mux_8to1.has_output_reg.addrb_mux_sel_reg_reg[2:0]' into 'depth_14.main_ram_loop[0].mux_8to1.has_output_reg.addrb_mux_sel_reg_reg[2:0]' [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:28972]
INFO: [Synth 8-4471] merging register 'depth_13_s6_depth_12.main_ram_loop[1].mux4to1.has_output_reg.addrb_mux_sel_reg_2_reg[1:0]' into 'depth_13_s6_depth_12.main_ram_loop[0].mux4to1.has_output_reg.addrb_mux_sel_reg_2_reg[1:0]' [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:28690]
INFO: [Synth 8-4471] merging register 'depth_13_s6_depth_12.main_ram_loop[1].mux4to1.has_output_reg.addrb_mux_sel_reg_reg[1:0]' into 'depth_13_s6_depth_12.main_ram_loop[0].mux4to1.has_output_reg.addrb_mux_sel_reg_reg[1:0]' [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:28691]
INFO: [Synth 8-4471] merging register 'depth_13_s6_depth_12.main_ram_loop[2].mux4to1.has_output_reg.addrb_mux_sel_reg_2_reg[1:0]' into 'depth_13_s6_depth_12.main_ram_loop[0].mux4to1.has_output_reg.addrb_mux_sel_reg_2_reg[1:0]' [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:28690]
INFO: [Synth 8-4471] merging register 'depth_13_s6_depth_12.main_ram_loop[2].mux4to1.has_output_reg.addrb_mux_sel_reg_reg[1:0]' into 'depth_13_s6_depth_12.main_ram_loop[0].mux4to1.has_output_reg.addrb_mux_sel_reg_reg[1:0]' [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:28691]
INFO: [Synth 8-4471] merging register 'depth_12_s6_depth_11.main_ram_loop[1].use_muxes.has_output_reg.addrb_mux_sel_reg_2_reg[0:0]' into 'depth_12_s6_depth_11.main_ram_loop[0].use_muxes.has_output_reg.addrb_mux_sel_reg_2_reg[0:0]' [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:28442]
INFO: [Synth 8-4471] merging register 'depth_12_s6_depth_11.main_ram_loop[1].use_muxes.has_output_reg.addrb_mux_sel_reg_reg[0:0]' into 'depth_12_s6_depth_11.main_ram_loop[0].use_muxes.has_output_reg.addrb_mux_sel_reg_reg[0:0]' [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:28443]
INFO: [Synth 8-4471] merging register 'depth_12_s6_depth_11.main_ram_loop[2].use_muxes.has_output_reg.addrb_mux_sel_reg_2_reg[0:0]' into 'depth_12_s6_depth_11.main_ram_loop[0].use_muxes.has_output_reg.addrb_mux_sel_reg_2_reg[0:0]' [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:28442]
INFO: [Synth 8-4471] merging register 'depth_12_s6_depth_11.main_ram_loop[2].use_muxes.has_output_reg.addrb_mux_sel_reg_reg[0:0]' into 'depth_12_s6_depth_11.main_ram_loop[0].use_muxes.has_output_reg.addrb_mux_sel_reg_reg[0:0]' [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:28443]
INFO: [Synth 8-4471] merging register 'depth_12_s6_depth_11.main_ram_loop[3].use_muxes.has_output_reg.addrb_mux_sel_reg_2_reg[0:0]' into 'depth_12_s6_depth_11.main_ram_loop[0].use_muxes.has_output_reg.addrb_mux_sel_reg_2_reg[0:0]' [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:28442]
INFO: [Synth 8-4471] merging register 'depth_12_s6_depth_11.main_ram_loop[3].use_muxes.has_output_reg.addrb_mux_sel_reg_reg[0:0]' into 'depth_12_s6_depth_11.main_ram_loop[0].use_muxes.has_output_reg.addrb_mux_sel_reg_reg[0:0]' [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:28443]
Attribute ram_style/rom_style = distributed specified for ROM  "first_quarter_table". This will be implemented in logic.
Attribute ram_style/rom_style = distributed specified for ROM  "second_quarter_table". This will be implemented in logic.
Attribute ram_style/rom_style = distributed specified for ROM  "first_quarter_table". This will be implemented in logic.
Attribute ram_style/rom_style = distributed specified for ROM  "second_quarter_table". This will be implemented in logic.
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:06:36 ; elapsed = 00:06:48 . Memory (MB): peak = 777.145 ; gain = 448.637
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 740 (col length:100)
BRAMs: 730 (col length: RAMB18 100 RAMB36 50)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:06:37 ; elapsed = 00:06:49 . Memory (MB): peak = 777.145 ; gain = 448.637
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3936] Found unconnected internal register 'sin_addr_2s_comp/use_output_reg.D_OUT_reg' and it is trimmed from '13' to '12' bits. [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:36049]
INFO: [Synth 8-3936] Found unconnected internal register 'cos_addr_2s_comp/use_output_reg.D_OUT_reg' and it is trimmed from '13' to '12' bits. [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:36049]
INFO: [Synth 8-4471] merging register 'dsp_preadder_3.reg_mult3_preadd_d/dN.std_srl.shift_reg_reg[0][24:0]' into 'dsp_preadder_1.reg_mult1_preadd_d/dN.std_srl.shift_reg_reg[0][24:0]' [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/cmpy_v6_0/hdl/cmpy_v6_0_vh_rfs.vhd:1810]
INFO: [Synth 8-4471] merging register 'dsp_preadder_3.reg_mult3_preadd_d/dN.std_srl.shift_reg_reg[1][24:0]' into 'dsp_preadder_1.reg_mult1_preadd_d/dN.std_srl.shift_reg_reg[1][24:0]' [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/cmpy_v6_0/hdl/cmpy_v6_0_vh_rfs.vhd:1810]
WARNING: [Synth 8-115] binding instance 'i_2' in module 'partition' to reference 'logic__272' which has no pins
WARNING: [Synth 8-115] binding instance 'i_3' in module 'partition' to reference 'logic__273' which has no pins
INFO: [Synth 8-3936] Found unconnected internal register 'sin_addr_2s_comp/use_output_reg.D_OUT_reg' and it is trimmed from '11' to '10' bits. [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:36049]
INFO: [Synth 8-3936] Found unconnected internal register 'cos_addr_2s_comp/use_output_reg.D_OUT_reg' and it is trimmed from '11' to '10' bits. [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:36049]
WARNING: [Synth 8-115] binding instance 'i_2' in module 'partition' to reference 'logic__284' which has no pins
WARNING: [Synth 8-115] binding instance 'i_3' in module 'partition' to reference 'logic__285' which has no pins
WARNING: [Synth 8-115] binding instance 'i_2' in module 'partition' to reference 'logic__293' which has no pins
WARNING: [Synth 8-115] binding instance 'i_3' in module 'partition' to reference 'logic__294' which has no pins
WARNING: [Synth 8-115] binding instance 'i_2' in module 'partition' to reference 'logic__302' which has no pins
WARNING: [Synth 8-115] binding instance 'i_3' in module 'partition' to reference 'logic__303' which has no pins
WARNING: [Synth 8-115] binding instance 'i_2' in module 'partition' to reference 'logic__311' which has no pins
WARNING: [Synth 8-115] binding instance 'i_3' in module 'partition' to reference 'logic__312' which has no pins
WARNING: [Synth 8-115] binding instance 'i_2' in module 'partition' to reference 'logic__318' which has no pins
WARNING: [Synth 8-115] binding instance 'i_26' in module 'partition' to reference 'logic__328' which has no pins
INFO: [Synth 8-4471] merging register 'has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult3_preadder_d_minus_a.mult3/mult/use_prim.iAdelx[0].iAdely[0].use_delay_line.Adelay/d1.dout_i_reg[24:0]' into 'has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.iAdelx[0].iAdely[0].use_delay_line.Adelay/d1.dout_i_reg[24:0]' [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:4225]
INFO: [Synth 8-4471] merging register 'has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult3_preadder_d_minus_a.mult3/mult/use_prim.iAdelx[0].iAdely[0].use_delay_line.Adelay/d1.dout_i_reg[24:0]' into 'has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.iAdelx[0].iAdely[0].use_delay_line.Adelay/d1.dout_i_reg[24:0]' [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:4225]
INFO: [Synth 8-4471] merging register 'has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult3_preadder_d_minus_a.mult3/mult/use_prim.iAdelx[0].iAdely[0].use_delay_line.Adelay/d1.dout_i_reg[24:0]' into 'has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.iAdelx[0].iAdely[0].use_delay_line.Adelay/d1.dout_i_reg[24:0]' [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:4225]
INFO: [Synth 8-4471] merging register 'has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult3_preadder_d_minus_a.mult3/mult/use_prim.iAdelx[0].iAdely[0].use_delay_line.Adelay/d1.dout_i_reg[24:0]' into 'has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.iAdelx[0].iAdely[0].use_delay_line.Adelay/d1.dout_i_reg[24:0]' [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:4225]
Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic.
ROM size is below threshold of ROM address width. It will be mapped to LUTs
Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic.
ROM size is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-4471] merging register 'has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult3_preadder_d_minus_a.mult3/mult/use_prim.iAdelx[0].iAdely[0].use_delay_line.Adelay/d1.dout_i_reg[24:0]' into 'has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.iAdelx[0].iAdely[0].use_delay_line.Adelay/d1.dout_i_reg[24:0]' [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:4225]
Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic.
ROM size is below threshold of ROM address width. It will be mapped to LUTs
Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic.
ROM size is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-4471] merging register 'has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult3_preadder_d_minus_a.mult3/mult/use_prim.iAdelx[0].iAdely[0].use_delay_line.Adelay/d1.dout_i_reg[24:0]' into 'has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.iAdelx[0].iAdely[0].use_delay_line.Adelay/d1.dout_i_reg[24:0]' [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:4225]
WARNING: [Synth 8-115] binding instance 'i_27' in module 'partition' to reference 'logic__859' which has no pins
WARNING: [Synth 8-115] binding instance 'i_33' in module 'partition' to reference 'logic__873' which has no pins
ROM "axi_wrapper/reading_last_symbol" won't be mapped to RAM because it is too sparse.
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:06:41 ; elapsed = 00:06:53 . Memory (MB): peak = 777.145 ; gain = 448.637
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:06:41 ; elapsed = 00:06:53 . Memory (MB): peak = 777.145 ; gain = 448.637

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:06:45 ; elapsed = 00:06:58 . Memory (MB): peak = 777.145 ; gain = 448.637
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:06:45 ; elapsed = 00:06:58 . Memory (MB): peak = 777.145 ; gain = 448.637
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:06:45 ; elapsed = 00:06:58 . Memory (MB): peak = 777.145 ; gain = 448.637

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:06:45 ; elapsed = 00:06:58 . Memory (MB): peak = 777.145 ; gain = 448.637
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:07:10 ; elapsed = 00:07:24 . Memory (MB): peak = 777.145 ; gain = 448.637
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:07:13 ; elapsed = 00:07:27 . Memory (MB): peak = 777.145 ; gain = 448.637
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-3332] Sequential element (\SINE_reg[16] ) is unused and will be removed from module twgen_distmem.
INFO: [Synth 8-3332] Sequential element (\COSINE_reg[16] ) is unused and will be removed from module twgen_distmem.
INFO: [Synth 8-3332] Sequential element (\lut_rom.q1_read_reg[15] ) is unused and will be removed from module twgen_distmem__parameterized0.
INFO: [Synth 8-3332] Sequential element (\SINE_reg[16] ) is unused and will be removed from module twgen_distmem__parameterized0.
INFO: [Synth 8-3332] Sequential element (\COSINE_reg[16] ) is unused and will be removed from module twgen_distmem__parameterized0.
INFO: [Synth 8-3332] Sequential element (\lut_rom.q2_read_reg[8] ) is unused and will be removed from module twgen_distmem__parameterized1.
INFO: [Synth 8-3332] Sequential element (\lut_rom.q2_read_reg[0] ) is unused and will be removed from module twgen_distmem__parameterized1.
INFO: [Synth 8-3332] Sequential element (\lut_rom.q1_read_reg[15] ) is unused and will be removed from module twgen_distmem__parameterized1.
INFO: [Synth 8-3332] Sequential element (\lut_rom.q1_read_reg[8] ) is unused and will be removed from module twgen_distmem__parameterized1.
INFO: [Synth 8-3332] Sequential element (\lut_rom.q1_read_reg[0] ) is unused and will be removed from module twgen_distmem__parameterized1.
INFO: [Synth 8-3332] Sequential element (\SINE_reg[16] ) is unused and will be removed from module twgen_distmem__parameterized1.
INFO: [Synth 8-3332] Sequential element (\SINE_reg[8] ) is unused and will be removed from module twgen_distmem__parameterized1.
INFO: [Synth 8-3332] Sequential element (\SINE_reg[0] ) is unused and will be removed from module twgen_distmem__parameterized1.
INFO: [Synth 8-3332] Sequential element (\COSINE_reg[16] ) is unused and will be removed from module twgen_distmem__parameterized1.
INFO: [Synth 8-3332] Sequential element (\COSINE_reg[8] ) is unused and will be removed from module twgen_distmem__parameterized1.
INFO: [Synth 8-3332] Sequential element (\COSINE_reg[0] ) is unused and will be removed from module twgen_distmem__parameterized1.
INFO: [Synth 8-3332] Sequential element (\axi_wrapper/blk_event_frame_started.ced_current_state_reg ) is unused and will be removed from module xfft_v9_0_viv__parameterized0.
INFO: [Synth 8-3332] Sequential element (\axi_wrapper/blk_event_tlast_missing.ced_current_state_reg ) is unused and will be removed from module xfft_v9_0_viv__parameterized0.
INFO: [Synth 8-3332] Sequential element (\xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.busy_gen/proc_start_delay/need_sclr_lut.real_shift_ram.FF_gen[0].reg ) is unused and will be removed from module xfft_v9_0_viv__parameterized0.
INFO: [Synth 8-3332] Sequential element (\f0.srl_sig_reg[0][0] ) is unused and will be removed from module c_shift_ram_v12_0_legacy__parameterized25__1.
INFO: [Synth 8-3332] Sequential element (\f0.srl_sig_reg[1][0] ) is unused and will be removed from module c_shift_ram_v12_0_legacy__parameterized25__1.
INFO: [Synth 8-3332] Sequential element (\xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/delay_addr_tw/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[6].i_fdre0 ) is unused and will be removed from module xfft_v9_0_viv__parameterized0.
INFO: [Synth 8-3332] Sequential element (\xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/delay_addr_tw/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[6].i_fdre1 ) is unused and will be removed from module xfft_v9_0_viv__parameterized0.
INFO: [Synth 8-3332] Sequential element (\xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_addr_gen.next_bf1_addr_delay/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[6].i_fdre0 ) is unused and will be removed from module xfft_v9_0_viv__parameterized0.
INFO: [Synth 8-3332] Sequential element (\xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_addr_gen.next_bf1_addr_delay/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[6].i_fdre1 ) is unused and will be removed from module xfft_v9_0_viv__parameterized0.
INFO: [Synth 8-3332] Sequential element (\xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/scaling2bits.scaler_re/scale_mux/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[26].latency1.reg ) is unused and will be removed from module xfft_v9_0_viv__parameterized0.
INFO: [Synth 8-3332] Sequential element (\xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/scaling2bits.scaler_re/scale_mux/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[25].latency1.reg ) is unused and will be removed from module xfft_v9_0_viv__parameterized0.
INFO: [Synth 8-3332] Sequential element (\xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/scaling2bits.scaler_re/scale_mux/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[24].latency1.reg ) is unused and will be removed from module xfft_v9_0_viv__parameterized0.
INFO: [Synth 8-3332] Sequential element (\xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/scaling2bits.scaler_re/scale_mux/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[7].latency1.reg ) is unused and will be removed from module xfft_v9_0_viv__parameterized0.
INFO: [Synth 8-3332] Sequential element (\xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/scaling2bits.scaler_re/scale_mux/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[6].latency1.reg ) is unused and will be removed from module xfft_v9_0_viv__parameterized0.
INFO: [Synth 8-3332] Sequential element (\xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/scaling2bits.scaler_re/scale_mux/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[5].latency1.reg ) is unused and will be removed from module xfft_v9_0_viv__parameterized0.
INFO: [Synth 8-3332] Sequential element (\xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/scaling2bits.scaler_re/scale_mux/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[4].latency1.reg ) is unused and will be removed from module xfft_v9_0_viv__parameterized0.
INFO: [Synth 8-3332] Sequential element (\xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/scaling2bits.scaler_re/scale_mux/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[3].latency1.reg ) is unused and will be removed from module xfft_v9_0_viv__parameterized0.
INFO: [Synth 8-3332] Sequential element (\xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/scaling2bits.scaler_re/scale_mux/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[2].latency1.reg ) is unused and will be removed from module xfft_v9_0_viv__parameterized0.
INFO: [Synth 8-3332] Sequential element (\xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/scaling2bits.scaler_re/scale_mux/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[1].latency1.reg ) is unused and will be removed from module xfft_v9_0_viv__parameterized0.
INFO: [Synth 8-3332] Sequential element (\xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/scaling2bits.scaler_re/scale_mux/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[0].latency1.reg ) is unused and will be removed from module xfft_v9_0_viv__parameterized0.
INFO: [Synth 8-3332] Sequential element (\xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/scaling2bits.scaler_im/scale_mux/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[26].latency1.reg ) is unused and will be removed from module xfft_v9_0_viv__parameterized0.
INFO: [Synth 8-3332] Sequential element (\xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/scaling2bits.scaler_im/scale_mux/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[25].latency1.reg ) is unused and will be removed from module xfft_v9_0_viv__parameterized0.
INFO: [Synth 8-3332] Sequential element (\xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/scaling2bits.scaler_im/scale_mux/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[24].latency1.reg ) is unused and will be removed from module xfft_v9_0_viv__parameterized0.
INFO: [Synth 8-3332] Sequential element (\xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/scaling2bits.scaler_im/scale_mux/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[7].latency1.reg ) is unused and will be removed from module xfft_v9_0_viv__parameterized0.
INFO: [Synth 8-3332] Sequential element (\xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/scaling2bits.scaler_im/scale_mux/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[6].latency1.reg ) is unused and will be removed from module xfft_v9_0_viv__parameterized0.
INFO: [Synth 8-3332] Sequential element (\xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/scaling2bits.scaler_im/scale_mux/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[5].latency1.reg ) is unused and will be removed from module xfft_v9_0_viv__parameterized0.
INFO: [Synth 8-3332] Sequential element (\xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/scaling2bits.scaler_im/scale_mux/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[4].latency1.reg ) is unused and will be removed from module xfft_v9_0_viv__parameterized0.
INFO: [Synth 8-3332] Sequential element (\xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/scaling2bits.scaler_im/scale_mux/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[3].latency1.reg ) is unused and will be removed from module xfft_v9_0_viv__parameterized0.
INFO: [Synth 8-3332] Sequential element (\xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/scaling2bits.scaler_im/scale_mux/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[2].latency1.reg ) is unused and will be removed from module xfft_v9_0_viv__parameterized0.
INFO: [Synth 8-3332] Sequential element (\xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/scaling2bits.scaler_im/scale_mux/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[1].latency1.reg ) is unused and will be removed from module xfft_v9_0_viv__parameterized0.
INFO: [Synth 8-3332] Sequential element (\xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/scaling2bits.scaler_im/scale_mux/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[0].latency1.reg ) is unused and will be removed from module xfft_v9_0_viv__parameterized0.
INFO: [Synth 8-3332] Sequential element (\xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/delay_addr_tw/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[5].i_fdre0 ) is unused and will be removed from module xfft_v9_0_viv__parameterized0.
INFO: [Synth 8-3332] Sequential element (\xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/delay_addr_tw/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[5].i_fdre1 ) is unused and will be removed from module xfft_v9_0_viv__parameterized0.
INFO: [Synth 8-3332] Sequential element (\xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_addr_gen.next_bf1_addr_delay/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[5].i_fdre0 ) is unused and will be removed from module xfft_v9_0_viv__parameterized0.
INFO: [Synth 8-3332] Sequential element (\xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_addr_gen.next_bf1_addr_delay/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[5].i_fdre1 ) is unused and will be removed from module xfft_v9_0_viv__parameterized0.
INFO: [Synth 8-3332] Sequential element (\xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/scaling2bits.scaler_re/scale_mux/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[26].latency1.reg ) is unused and will be removed from module xfft_v9_0_viv__parameterized0.
INFO: [Synth 8-3332] Sequential element (\xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/scaling2bits.scaler_re/scale_mux/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[25].latency1.reg ) is unused and will be removed from module xfft_v9_0_viv__parameterized0.
INFO: [Synth 8-3332] Sequential element (\xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/scaling2bits.scaler_re/scale_mux/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[24].latency1.reg ) is unused and will be removed from module xfft_v9_0_viv__parameterized0.
INFO: [Synth 8-3332] Sequential element (\xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/scaling2bits.scaler_re/scale_mux/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[7].latency1.reg ) is unused and will be removed from module xfft_v9_0_viv__parameterized0.
INFO: [Synth 8-3332] Sequential element (\xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/scaling2bits.scaler_re/scale_mux/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[6].latency1.reg ) is unused and will be removed from module xfft_v9_0_viv__parameterized0.
INFO: [Synth 8-3332] Sequential element (\xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/scaling2bits.scaler_re/scale_mux/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[5].latency1.reg ) is unused and will be removed from module xfft_v9_0_viv__parameterized0.
INFO: [Synth 8-3332] Sequential element (\xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/scaling2bits.scaler_re/scale_mux/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[4].latency1.reg ) is unused and will be removed from module xfft_v9_0_viv__parameterized0.
INFO: [Synth 8-3332] Sequential element (\xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/scaling2bits.scaler_re/scale_mux/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[3].latency1.reg ) is unused and will be removed from module xfft_v9_0_viv__parameterized0.
INFO: [Synth 8-3332] Sequential element (\xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/scaling2bits.scaler_re/scale_mux/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[2].latency1.reg ) is unused and will be removed from module xfft_v9_0_viv__parameterized0.
INFO: [Synth 8-3332] Sequential element (\xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/scaling2bits.scaler_re/scale_mux/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[1].latency1.reg ) is unused and will be removed from module xfft_v9_0_viv__parameterized0.
INFO: [Synth 8-3332] Sequential element (\xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/scaling2bits.scaler_re/scale_mux/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[0].latency1.reg ) is unused and will be removed from module xfft_v9_0_viv__parameterized0.
INFO: [Synth 8-3332] Sequential element (\xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/scaling2bits.scaler_im/scale_mux/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[26].latency1.reg ) is unused and will be removed from module xfft_v9_0_viv__parameterized0.
INFO: [Synth 8-3332] Sequential element (\xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/scaling2bits.scaler_im/scale_mux/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[25].latency1.reg ) is unused and will be removed from module xfft_v9_0_viv__parameterized0.
INFO: [Synth 8-3332] Sequential element (\xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/scaling2bits.scaler_im/scale_mux/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[24].latency1.reg ) is unused and will be removed from module xfft_v9_0_viv__parameterized0.
INFO: [Synth 8-3332] Sequential element (\xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/scaling2bits.scaler_im/scale_mux/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[7].latency1.reg ) is unused and will be removed from module xfft_v9_0_viv__parameterized0.
INFO: [Synth 8-3332] Sequential element (\xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/scaling2bits.scaler_im/scale_mux/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[6].latency1.reg ) is unused and will be removed from module xfft_v9_0_viv__parameterized0.
INFO: [Synth 8-3332] Sequential element (\xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/scaling2bits.scaler_im/scale_mux/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[5].latency1.reg ) is unused and will be removed from module xfft_v9_0_viv__parameterized0.
INFO: [Synth 8-3332] Sequential element (\xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/scaling2bits.scaler_im/scale_mux/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[4].latency1.reg ) is unused and will be removed from module xfft_v9_0_viv__parameterized0.
INFO: [Synth 8-3332] Sequential element (\xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/scaling2bits.scaler_im/scale_mux/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[3].latency1.reg ) is unused and will be removed from module xfft_v9_0_viv__parameterized0.
INFO: [Synth 8-3332] Sequential element (\xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/scaling2bits.scaler_im/scale_mux/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[2].latency1.reg ) is unused and will be removed from module xfft_v9_0_viv__parameterized0.
INFO: [Synth 8-3332] Sequential element (\xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/scaling2bits.scaler_im/scale_mux/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[1].latency1.reg ) is unused and will be removed from module xfft_v9_0_viv__parameterized0.
INFO: [Synth 8-3332] Sequential element (\xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/scaling2bits.scaler_im/scale_mux/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[0].latency1.reg ) is unused and will be removed from module xfft_v9_0_viv__parameterized0.
INFO: [Synth 8-3332] Sequential element (\xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/delay_addr_tw/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[4].i_fdre0 ) is unused and will be removed from module xfft_v9_0_viv__parameterized0.
INFO: [Synth 8-3332] Sequential element (\xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/delay_addr_tw/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[4].i_fdre1 ) is unused and will be removed from module xfft_v9_0_viv__parameterized0.
INFO: [Synth 8-3332] Sequential element (\xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_addr_gen.next_bf1_addr_delay/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[4].i_fdre0 ) is unused and will be removed from module xfft_v9_0_viv__parameterized0.
INFO: [Synth 8-3332] Sequential element (\xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_addr_gen.next_bf1_addr_delay/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[4].i_fdre1 ) is unused and will be removed from module xfft_v9_0_viv__parameterized0.
INFO: [Synth 8-3332] Sequential element (\xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/scaling2bits.scaler_re/scale_mux/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[26].latency1.reg ) is unused and will be removed from module xfft_v9_0_viv__parameterized0.
INFO: [Synth 8-3332] Sequential element (\xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/scaling2bits.scaler_re/scale_mux/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[25].latency1.reg ) is unused and will be removed from module xfft_v9_0_viv__parameterized0.
INFO: [Synth 8-3332] Sequential element (\xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/scaling2bits.scaler_re/scale_mux/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[24].latency1.reg ) is unused and will be removed from module xfft_v9_0_viv__parameterized0.
INFO: [Synth 8-3332] Sequential element (\xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/scaling2bits.scaler_re/scale_mux/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[7].latency1.reg ) is unused and will be removed from module xfft_v9_0_viv__parameterized0.
INFO: [Synth 8-3332] Sequential element (\xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/scaling2bits.scaler_re/scale_mux/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[6].latency1.reg ) is unused and will be removed from module xfft_v9_0_viv__parameterized0.
INFO: [Synth 8-3332] Sequential element (\xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/scaling2bits.scaler_re/scale_mux/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[5].latency1.reg ) is unused and will be removed from module xfft_v9_0_viv__parameterized0.
INFO: [Synth 8-3332] Sequential element (\xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/scaling2bits.scaler_re/scale_mux/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[4].latency1.reg ) is unused and will be removed from module xfft_v9_0_viv__parameterized0.
INFO: [Synth 8-3332] Sequential element (\xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/scaling2bits.scaler_re/scale_mux/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[3].latency1.reg ) is unused and will be removed from module xfft_v9_0_viv__parameterized0.
INFO: [Synth 8-3332] Sequential element (\xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/scaling2bits.scaler_re/scale_mux/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[2].latency1.reg ) is unused and will be removed from module xfft_v9_0_viv__parameterized0.
INFO: [Synth 8-3332] Sequential element (\xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/scaling2bits.scaler_re/scale_mux/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[1].latency1.reg ) is unused and will be removed from module xfft_v9_0_viv__parameterized0.
INFO: [Synth 8-3332] Sequential element (\xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/scaling2bits.scaler_re/scale_mux/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[0].latency1.reg ) is unused and will be removed from module xfft_v9_0_viv__parameterized0.
INFO: [Synth 8-3332] Sequential element (\xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/scaling2bits.scaler_im/scale_mux/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[26].latency1.reg ) is unused and will be removed from module xfft_v9_0_viv__parameterized0.
INFO: [Synth 8-3332] Sequential element (\xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/scaling2bits.scaler_im/scale_mux/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[25].latency1.reg ) is unused and will be removed from module xfft_v9_0_viv__parameterized0.
INFO: [Synth 8-3332] Sequential element (\xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/scaling2bits.scaler_im/scale_mux/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[24].latency1.reg ) is unused and will be removed from module xfft_v9_0_viv__parameterized0.
INFO: [Synth 8-3332] Sequential element (\xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/scaling2bits.scaler_im/scale_mux/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[7].latency1.reg ) is unused and will be removed from module xfft_v9_0_viv__parameterized0.
INFO: [Synth 8-3332] Sequential element (\xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/scaling2bits.scaler_im/scale_mux/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[6].latency1.reg ) is unused and will be removed from module xfft_v9_0_viv__parameterized0.
INFO: [Synth 8-3332] Sequential element (\xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/scaling2bits.scaler_im/scale_mux/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[5].latency1.reg ) is unused and will be removed from module xfft_v9_0_viv__parameterized0.
INFO: [Synth 8-3332] Sequential element (\xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/scaling2bits.scaler_im/scale_mux/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[4].latency1.reg ) is unused and will be removed from module xfft_v9_0_viv__parameterized0.
INFO: [Synth 8-3332] Sequential element (\xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/scaling2bits.scaler_im/scale_mux/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[3].latency1.reg ) is unused and will be removed from module xfft_v9_0_viv__parameterized0.
INFO: [Synth 8-3332] Sequential element (\xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/scaling2bits.scaler_im/scale_mux/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[2].latency1.reg ) is unused and will be removed from module xfft_v9_0_viv__parameterized0.
INFO: [Synth 8-3332] Sequential element (\xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/scaling2bits.scaler_im/scale_mux/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[1].latency1.reg ) is unused and will be removed from module xfft_v9_0_viv__parameterized0.
INFO: [Synth 8-3332] Sequential element (\xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/scaling2bits.scaler_im/scale_mux/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[0].latency1.reg ) is unused and will be removed from module xfft_v9_0_viv__parameterized0.
INFO: [Synth 8-3332] Sequential element (\xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/delay_addr_bf2/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[0].i_fdre0 ) is unused and will be removed from module xfft_v9_0_viv__parameterized0.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:07:24 ; elapsed = 00:07:41 . Memory (MB): peak = 777.145 ; gain = 448.637
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:07:26 ; elapsed = 00:07:42 . Memory (MB): peak = 777.145 ; gain = 448.637
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:07:26 ; elapsed = 00:07:42 . Memory (MB): peak = 777.145 ; gain = 448.637
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:07:28 ; elapsed = 00:07:45 . Memory (MB): peak = 777.145 ; gain = 448.637
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |CARRY4     |    70|
|2     |DSP48E1    |    12|
|3     |DSP48E1_1  |     6|
|4     |LUT1       |   107|
|5     |LUT2       |   685|
|6     |LUT3       |  1857|
|7     |LUT4       |   330|
|8     |LUT5       |    28|
|9     |LUT6       |   602|
|10    |MUXCY      |  1512|
|11    |MUXF7      |    27|
|12    |RAM64X1S   |    32|
|13    |RAMB18     |    59|
|14    |RAMB18E1_2 |     1|
|15    |RAMB18E1_3 |     1|
|16    |RAMB18SDP  |     3|
|17    |RAMB36E1_2 |     1|
|18    |RAMB36E1_3 |     1|
|19    |SRL16E     |  1208|
|20    |SRLC32E    |   158|
|21    |VCC        |     1|
|22    |XORCY      |  1378|
|23    |FD         |     7|
|24    |FDE        |   330|
|25    |FDR        |    53|
|26    |FDRE       |  6380|
|27    |FDSE       |     3|
+------+-----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:07:29 ; elapsed = 00:07:45 . Memory (MB): peak = 777.145 ; gain = 448.637
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 119 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:07:25 . Memory (MB): peak = 777.145 ; gain = 146.133
Synthesis Optimization Complete : Time (s): cpu = 00:07:29 ; elapsed = 00:07:46 . Memory (MB): peak = 777.145 ; gain = 448.637
INFO: [Project 1-571] Translating synthesized netlist
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw1.twgen1/quarter_sin_table_reg_0' of type 'RAMB36E1' is 'VIRTEX6'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist or constraint file.
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw1.twgen1/quarter_sin_table_reg_1' of type 'RAMB36E1' is 'VIRTEX6'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist or constraint file.
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw1.twgen1/quarter_sin_table_reg' of type 'RAMB18E1' is 'VIRTEX6'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist or constraint file.
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw0.twgen0/half_sincos_table_reg' of type 'RAMB18E1' is 'VIRTEX6'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist or constraint file.
INFO: [Netlist 29-17] Analyzing 1954 Unisim elements for replacement
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.dig_rev_mem/blk_ram.use_bram_only.mem/depth_14.main_ram_loop[0].use_RAMB18.ram_2k_loop[0].SDP_RAMB18_9x2048' of type 'RAMB18E1' is 'VIRTEX6'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist or constraint file.
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.dig_rev_mem/blk_ram.use_bram_only.mem/depth_14.main_ram_loop[0].use_RAMB18.ram_2k_loop[1].SDP_RAMB18_9x2048' of type 'RAMB18E1' is 'VIRTEX6'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist or constraint file.
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.dig_rev_mem/blk_ram.use_bram_only.mem/depth_14.main_ram_loop[0].use_RAMB18.ram_2k_loop[2].SDP_RAMB18_9x2048' of type 'RAMB18E1' is 'VIRTEX6'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist or constraint file.
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.dig_rev_mem/blk_ram.use_bram_only.mem/depth_14.main_ram_loop[0].use_RAMB18.ram_2k_loop[3].SDP_RAMB18_9x2048' of type 'RAMB18E1' is 'VIRTEX6'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist or constraint file.
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.dig_rev_mem/blk_ram.use_bram_only.mem/depth_14.main_ram_loop[0].use_RAMB18.ram_2k_loop[4].SDP_RAMB18_9x2048' of type 'RAMB18E1' is 'VIRTEX6'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist or constraint file.
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.dig_rev_mem/blk_ram.use_bram_only.mem/depth_14.main_ram_loop[0].use_RAMB18.ram_2k_loop[5].SDP_RAMB18_9x2048' of type 'RAMB18E1' is 'VIRTEX6'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist or constraint file.
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.dig_rev_mem/blk_ram.use_bram_only.mem/depth_14.main_ram_loop[0].use_RAMB18.ram_2k_loop[6].SDP_RAMB18_9x2048' of type 'RAMB18E1' is 'VIRTEX6'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist or constraint file.
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.dig_rev_mem/blk_ram.use_bram_only.mem/depth_14.main_ram_loop[0].use_RAMB18.ram_2k_loop[7].SDP_RAMB18_9x2048' of type 'RAMB18E1' is 'VIRTEX6'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist or constraint file.
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.dig_rev_mem/blk_ram.use_bram_only.mem/depth_14.main_ram_loop[1].use_RAMB18.ram_2k_loop[0].SDP_RAMB18_9x2048' of type 'RAMB18E1' is 'VIRTEX6'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist or constraint file.
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.dig_rev_mem/blk_ram.use_bram_only.mem/depth_14.main_ram_loop[1].use_RAMB18.ram_2k_loop[1].SDP_RAMB18_9x2048' of type 'RAMB18E1' is 'VIRTEX6'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist or constraint file.
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.dig_rev_mem/blk_ram.use_bram_only.mem/depth_14.main_ram_loop[1].use_RAMB18.ram_2k_loop[2].SDP_RAMB18_9x2048' of type 'RAMB18E1' is 'VIRTEX6'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist or constraint file.
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.dig_rev_mem/blk_ram.use_bram_only.mem/depth_14.main_ram_loop[1].use_RAMB18.ram_2k_loop[3].SDP_RAMB18_9x2048' of type 'RAMB18E1' is 'VIRTEX6'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist or constraint file.
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.dig_rev_mem/blk_ram.use_bram_only.mem/depth_14.main_ram_loop[1].use_RAMB18.ram_2k_loop[4].SDP_RAMB18_9x2048' of type 'RAMB18E1' is 'VIRTEX6'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist or constraint file.
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.dig_rev_mem/blk_ram.use_bram_only.mem/depth_14.main_ram_loop[1].use_RAMB18.ram_2k_loop[5].SDP_RAMB18_9x2048' of type 'RAMB18E1' is 'VIRTEX6'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist or constraint file.
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.dig_rev_mem/blk_ram.use_bram_only.mem/depth_14.main_ram_loop[1].use_RAMB18.ram_2k_loop[6].SDP_RAMB18_9x2048' of type 'RAMB18E1' is 'VIRTEX6'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist or constraint file.
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.dig_rev_mem/blk_ram.use_bram_only.mem/depth_14.main_ram_loop[1].use_RAMB18.ram_2k_loop[7].SDP_RAMB18_9x2048' of type 'RAMB18E1' is 'VIRTEX6'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist or constraint file.
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.dig_rev_mem/blk_ram.use_bram_only.mem/depth_14.main_ram_loop[2].use_RAMB18.ram_2k_loop[0].SDP_RAMB18_9x2048' of type 'RAMB18E1' is 'VIRTEX6'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist or constraint file.
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.dig_rev_mem/blk_ram.use_bram_only.mem/depth_14.main_ram_loop[2].use_RAMB18.ram_2k_loop[1].SDP_RAMB18_9x2048' of type 'RAMB18E1' is 'VIRTEX6'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist or constraint file.
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.dig_rev_mem/blk_ram.use_bram_only.mem/depth_14.main_ram_loop[2].use_RAMB18.ram_2k_loop[2].SDP_RAMB18_9x2048' of type 'RAMB18E1' is 'VIRTEX6'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist or constraint file.
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.dig_rev_mem/blk_ram.use_bram_only.mem/depth_14.main_ram_loop[2].use_RAMB18.ram_2k_loop[3].SDP_RAMB18_9x2048' of type 'RAMB18E1' is 'VIRTEX6'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist or constraint file.
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.dig_rev_mem/blk_ram.use_bram_only.mem/depth_14.main_ram_loop[2].use_RAMB18.ram_2k_loop[4].SDP_RAMB18_9x2048' of type 'RAMB18E1' is 'VIRTEX6'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist or constraint file.
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.dig_rev_mem/blk_ram.use_bram_only.mem/depth_14.main_ram_loop[2].use_RAMB18.ram_2k_loop[5].SDP_RAMB18_9x2048' of type 'RAMB18E1' is 'VIRTEX6'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist or constraint file.
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.dig_rev_mem/blk_ram.use_bram_only.mem/depth_14.main_ram_loop[2].use_RAMB18.ram_2k_loop[6].SDP_RAMB18_9x2048' of type 'RAMB18E1' is 'VIRTEX6'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist or constraint file.
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.dig_rev_mem/blk_ram.use_bram_only.mem/depth_14.main_ram_loop[2].use_RAMB18.ram_2k_loop[7].SDP_RAMB18_9x2048' of type 'RAMB18E1' is 'VIRTEX6'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist or constraint file.
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.dig_rev_mem/blk_ram.use_bram_only.mem/depth_14.need_extra_rams.extra_ram_loop[0].use_RAMB18.SDP_RAMB18_1x16384' of type 'RAMB18E1' is 'VIRTEX6'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist or constraint file.
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.dig_rev_mem/blk_ram.use_bram_only.mem/depth_14.need_extra_rams.extra_ram_loop[1].use_RAMB18.SDP_RAMB18_1x16384' of type 'RAMB18E1' is 'VIRTEX6'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist or constraint file.
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.dig_rev_mem/blk_ram.use_bram_only.mem/depth_14.need_extra_rams.extra_ram_loop[2].use_RAMB18.SDP_RAMB18_1x16384' of type 'RAMB18E1' is 'VIRTEX6'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist or constraint file.
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.dig_rev_mem/blk_ram.use_bram_only.mem/depth_14.need_extra_rams.extra_ram_loop[3].use_RAMB18.SDP_RAMB18_1x16384' of type 'RAMB18E1' is 'VIRTEX6'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist or constraint file.
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.dig_rev_mem/blk_ram.use_bram_only.mem/depth_14.need_extra_rams.extra_ram_loop[4].use_RAMB18.SDP_RAMB18_1x16384' of type 'RAMB18E1' is 'VIRTEX6'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist or constraint file.
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/MEM/blk_ram.use_bram_only.mem/depth_13_s6_depth_12.main_ram_loop[0].use_RAMB18.ram_2k_loop[0].SDP_RAMB18_9x2048' of type 'RAMB18E1' is 'VIRTEX6'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist or constraint file.
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/MEM/blk_ram.use_bram_only.mem/depth_13_s6_depth_12.main_ram_loop[0].use_RAMB18.ram_2k_loop[1].SDP_RAMB18_9x2048' of type 'RAMB18E1' is 'VIRTEX6'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist or constraint file.
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/MEM/blk_ram.use_bram_only.mem/depth_13_s6_depth_12.main_ram_loop[0].use_RAMB18.ram_2k_loop[2].SDP_RAMB18_9x2048' of type 'RAMB18E1' is 'VIRTEX6'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist or constraint file.
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/MEM/blk_ram.use_bram_only.mem/depth_13_s6_depth_12.main_ram_loop[0].use_RAMB18.ram_2k_loop[3].SDP_RAMB18_9x2048' of type 'RAMB18E1' is 'VIRTEX6'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist or constraint file.
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/MEM/blk_ram.use_bram_only.mem/depth_13_s6_depth_12.main_ram_loop[1].use_RAMB18.ram_2k_loop[0].SDP_RAMB18_9x2048' of type 'RAMB18E1' is 'VIRTEX6'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist or constraint file.
INFO: [Common 17-14] Message 'Netlist 29-345' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_0_ooc.xdc] for cell 'U0'
Finished Parsing XDC File [d:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_0_ooc.xdc] for cell 'U0'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 949 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 465 instances
  FD => FDRE: 7 instances
  FDE => FDRE: 330 instances
  FDR => FDRE: 53 instances
  RAM64X1S => RAM64X1S (RAMS64E): 32 instances
  RAMB18 => RAMB18E1: 59 instances
  RAMB18SDP => RAMB18E1: 3 instances

INFO: [Common 17-83] Releasing license: Synthesis
1243 Infos, 214 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:07:38 ; elapsed = 00:07:55 . Memory (MB): peak = 777.145 ; gain = 448.637
# rename_ref -prefix_all xfft_0_
INFO: [Coretcl 2-1174] Renamed 1068 cell refs.
# write_checkpoint -noxdef xfft_0.dcp
# catch { report_utilization -file xfft_0_utilization_synth.rpt -pb xfft_0_utilization_synth.pb }
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.360 . Memory (MB): peak = 777.145 ; gain = 0.000
# if { [catch {
#   file copy -force D:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.runs/xfft_0_synth_1/xfft_0.dcp D:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_0.dcp
# } _RESULT ] } { 
#   error "ERROR: Unable to successfully create or copy the sub-design checkpoint file."
# }
# if { [catch {
#   write_verilog -force -mode synth_stub D:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_0_stub.v
# } _RESULT ] } { 
#   puts "CRITICAL WARNING: Unable to successfully create a Verilog synthesis stub for the sub-design. This may lead to errors in top level synthesis of the design. Error reported: $_RESULT"
# }
# if { [catch {
#   write_vhdl -force -mode synth_stub D:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_0_stub.vhdl
# } _RESULT ] } { 
#   puts "CRITICAL WARNING: Unable to successfully create a VHDL synthesis stub for the sub-design. This may lead to errors in top level synthesis of the design. Error reported: $_RESULT"
# }
# if { [catch {
#   write_verilog -force -mode funcsim D:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_0_funcsim.v
# } _RESULT ] } { 
#   puts "CRITICAL WARNING: Unable to successfully create the Verilog functional simulation sub-design file. Post-Synthesis Functional Simulation with this file may not be possible or may give incorrect results. Error reported: $_RESULT"
# }
write_verilog: Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 777.145 ; gain = 0.000
# if { [catch {
#   write_vhdl -force -mode funcsim D:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.srcs/sources_1/ip/xfft_0/xfft_0_funcsim.vhdl
# } _RESULT ] } { 
#   puts "CRITICAL WARNING: Unable to successfully create the VHDL functional simulation sub-design file. Post-Synthesis Functional Simulation with this file may not be possible or may give incorrect results. Error reported: $_RESULT"
# }
write_vhdl: Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 777.145 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Fri Apr 17 02:58:50 2015...
