#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1cd4760 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1cd48f0 .scope module, "tb" "tb" 3 54;
 .timescale -12 -12;
L_0x1ce0910 .functor NOT 1, L_0x1d0bc30, C4<0>, C4<0>, C4<0>;
L_0x1d0b9c0 .functor XOR 1, L_0x1d0b860, L_0x1d0b920, C4<0>, C4<0>;
L_0x1d0bb20 .functor XOR 1, L_0x1d0b9c0, L_0x1d0ba80, C4<0>, C4<0>;
v0x1d07bc0_0 .net *"_ivl_10", 0 0, L_0x1d0ba80;  1 drivers
v0x1d07cc0_0 .net *"_ivl_12", 0 0, L_0x1d0bb20;  1 drivers
v0x1d07da0_0 .net *"_ivl_2", 0 0, L_0x1d0a6a0;  1 drivers
v0x1d07e60_0 .net *"_ivl_4", 0 0, L_0x1d0b860;  1 drivers
v0x1d07f40_0 .net *"_ivl_6", 0 0, L_0x1d0b920;  1 drivers
v0x1d08070_0 .net *"_ivl_8", 0 0, L_0x1d0b9c0;  1 drivers
v0x1d08150_0 .net "a", 0 0, v0x1d04e80_0;  1 drivers
v0x1d081f0_0 .net "b", 0 0, v0x1d04f20_0;  1 drivers
v0x1d08290_0 .net "c", 0 0, v0x1d04fc0_0;  1 drivers
v0x1d08330_0 .var "clk", 0 0;
v0x1d083d0_0 .net "d", 0 0, v0x1d05130_0;  1 drivers
v0x1d08470_0 .net "out_dut", 0 0, L_0x1d0b700;  1 drivers
v0x1d08510_0 .net "out_ref", 0 0, L_0x1d093d0;  1 drivers
v0x1d085b0_0 .var/2u "stats1", 159 0;
v0x1d08650_0 .var/2u "strobe", 0 0;
v0x1d086f0_0 .net "tb_match", 0 0, L_0x1d0bc30;  1 drivers
v0x1d087b0_0 .net "tb_mismatch", 0 0, L_0x1ce0910;  1 drivers
v0x1d08870_0 .net "wavedrom_enable", 0 0, v0x1d05220_0;  1 drivers
v0x1d08910_0 .net "wavedrom_title", 511 0, v0x1d052c0_0;  1 drivers
L_0x1d0a6a0 .concat [ 1 0 0 0], L_0x1d093d0;
L_0x1d0b860 .concat [ 1 0 0 0], L_0x1d093d0;
L_0x1d0b920 .concat [ 1 0 0 0], L_0x1d0b700;
L_0x1d0ba80 .concat [ 1 0 0 0], L_0x1d093d0;
L_0x1d0bc30 .cmp/eeq 1, L_0x1d0a6a0, L_0x1d0bb20;
S_0x1cd4a80 .scope module, "good1" "reference_module" 3 99, 3 4 0, S_0x1cd48f0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out";
L_0x1cd5200 .functor NOT 1, v0x1d04fc0_0, C4<0>, C4<0>, C4<0>;
L_0x1ce11d0 .functor NOT 1, v0x1d04f20_0, C4<0>, C4<0>, C4<0>;
L_0x1d08b20 .functor AND 1, L_0x1cd5200, L_0x1ce11d0, C4<1>, C4<1>;
L_0x1d08bc0 .functor NOT 1, v0x1d05130_0, C4<0>, C4<0>, C4<0>;
L_0x1d08cf0 .functor NOT 1, v0x1d04e80_0, C4<0>, C4<0>, C4<0>;
L_0x1d08df0 .functor AND 1, L_0x1d08bc0, L_0x1d08cf0, C4<1>, C4<1>;
L_0x1d08ed0 .functor OR 1, L_0x1d08b20, L_0x1d08df0, C4<0>, C4<0>;
L_0x1d08f90 .functor AND 1, v0x1d04e80_0, v0x1d04fc0_0, C4<1>, C4<1>;
L_0x1d09050 .functor AND 1, L_0x1d08f90, v0x1d05130_0, C4<1>, C4<1>;
L_0x1d09110 .functor OR 1, L_0x1d08ed0, L_0x1d09050, C4<0>, C4<0>;
L_0x1d09280 .functor AND 1, v0x1d04f20_0, v0x1d04fc0_0, C4<1>, C4<1>;
L_0x1d092f0 .functor AND 1, L_0x1d09280, v0x1d05130_0, C4<1>, C4<1>;
L_0x1d093d0 .functor OR 1, L_0x1d09110, L_0x1d092f0, C4<0>, C4<0>;
v0x1ce0b80_0 .net *"_ivl_0", 0 0, L_0x1cd5200;  1 drivers
v0x1ce0c20_0 .net *"_ivl_10", 0 0, L_0x1d08df0;  1 drivers
v0x1d03670_0 .net *"_ivl_12", 0 0, L_0x1d08ed0;  1 drivers
v0x1d03730_0 .net *"_ivl_14", 0 0, L_0x1d08f90;  1 drivers
v0x1d03810_0 .net *"_ivl_16", 0 0, L_0x1d09050;  1 drivers
v0x1d03940_0 .net *"_ivl_18", 0 0, L_0x1d09110;  1 drivers
v0x1d03a20_0 .net *"_ivl_2", 0 0, L_0x1ce11d0;  1 drivers
v0x1d03b00_0 .net *"_ivl_20", 0 0, L_0x1d09280;  1 drivers
v0x1d03be0_0 .net *"_ivl_22", 0 0, L_0x1d092f0;  1 drivers
v0x1d03cc0_0 .net *"_ivl_4", 0 0, L_0x1d08b20;  1 drivers
v0x1d03da0_0 .net *"_ivl_6", 0 0, L_0x1d08bc0;  1 drivers
v0x1d03e80_0 .net *"_ivl_8", 0 0, L_0x1d08cf0;  1 drivers
v0x1d03f60_0 .net "a", 0 0, v0x1d04e80_0;  alias, 1 drivers
v0x1d04020_0 .net "b", 0 0, v0x1d04f20_0;  alias, 1 drivers
v0x1d040e0_0 .net "c", 0 0, v0x1d04fc0_0;  alias, 1 drivers
v0x1d041a0_0 .net "d", 0 0, v0x1d05130_0;  alias, 1 drivers
v0x1d04260_0 .net "out", 0 0, L_0x1d093d0;  alias, 1 drivers
S_0x1d043c0 .scope module, "stim1" "stimulus_gen" 3 92, 3 17 0, S_0x1cd48f0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
v0x1d04e80_0 .var "a", 0 0;
v0x1d04f20_0 .var "b", 0 0;
v0x1d04fc0_0 .var "c", 0 0;
v0x1d05090_0 .net "clk", 0 0, v0x1d08330_0;  1 drivers
v0x1d05130_0 .var "d", 0 0;
v0x1d05220_0 .var "wavedrom_enable", 0 0;
v0x1d052c0_0 .var "wavedrom_title", 511 0;
S_0x1d04660 .scope begin, "$unm_blk_1" "$unm_blk_1" 3 38, 3 38 0, S_0x1d043c0;
 .timescale -12 -12;
v0x1d048c0_0 .var/2s "count", 31 0;
E_0x1ccf6b0/0 .event negedge, v0x1d05090_0;
E_0x1ccf6b0/1 .event posedge, v0x1d05090_0;
E_0x1ccf6b0 .event/or E_0x1ccf6b0/0, E_0x1ccf6b0/1;
E_0x1ccf900 .event negedge, v0x1d05090_0;
E_0x1cb99f0 .event posedge, v0x1d05090_0;
S_0x1d049c0 .scope task, "wavedrom_start" "wavedrom_start" 3 29, 3 29 0, S_0x1d043c0;
 .timescale -12 -12;
v0x1d04bc0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x1d04ca0 .scope task, "wavedrom_stop" "wavedrom_stop" 3 32, 3 32 0, S_0x1d043c0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x1d05420 .scope module, "top_module1" "top_module" 3 106, 4 1 0, S_0x1cd48f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out";
L_0x1d09530 .functor AND 1, v0x1d04e80_0, v0x1d04f20_0, C4<1>, C4<1>;
L_0x1d095a0 .functor NOT 1, v0x1d04e80_0, C4<0>, C4<0>, C4<0>;
L_0x1d09630 .functor NOT 1, v0x1d04f20_0, C4<0>, C4<0>, C4<0>;
L_0x1d096a0 .functor AND 1, L_0x1d095a0, L_0x1d09630, C4<1>, C4<1>;
L_0x1d097e0 .functor AND 1, L_0x1d096a0, v0x1d04fc0_0, C4<1>, C4<1>;
L_0x1d098a0 .functor OR 1, L_0x1d09530, L_0x1d097e0, C4<0>, C4<0>;
L_0x1d099f0 .functor NOT 1, v0x1d04e80_0, C4<0>, C4<0>, C4<0>;
L_0x1d09b70 .functor AND 1, L_0x1d099f0, v0x1d04f20_0, C4<1>, C4<1>;
L_0x1d09d90 .functor NOT 1, v0x1d04fc0_0, C4<0>, C4<0>, C4<0>;
L_0x1d09f10 .functor AND 1, L_0x1d09b70, L_0x1d09d90, C4<1>, C4<1>;
L_0x1d0a080 .functor OR 1, L_0x1d098a0, L_0x1d09f10, C4<0>, C4<0>;
L_0x1d0a140 .functor NOT 1, v0x1d04f20_0, C4<0>, C4<0>, C4<0>;
L_0x1d0a220 .functor AND 1, v0x1d04e80_0, L_0x1d0a140, C4<1>, C4<1>;
L_0x1d0a2e0 .functor AND 1, L_0x1d0a220, v0x1d04fc0_0, C4<1>, C4<1>;
L_0x1d0a1b0 .functor OR 1, L_0x1d0a080, L_0x1d0a2e0, C4<0>, C4<0>;
L_0x1d0a4c0 .functor AND 1, v0x1d04e80_0, v0x1d04fc0_0, C4<1>, C4<1>;
L_0x1d0a5c0 .functor NOT 1, v0x1d04e80_0, C4<0>, C4<0>, C4<0>;
L_0x1d0a630 .functor NOT 1, v0x1d04fc0_0, C4<0>, C4<0>, C4<0>;
L_0x1d0a740 .functor AND 1, L_0x1d0a5c0, L_0x1d0a630, C4<1>, C4<1>;
L_0x1d0a850 .functor AND 1, L_0x1d0a740, v0x1d05130_0, C4<1>, C4<1>;
L_0x1d0a9c0 .functor OR 1, L_0x1d0a4c0, L_0x1d0a850, C4<0>, C4<0>;
L_0x1d0aad0 .functor NOT 1, v0x1d04fc0_0, C4<0>, C4<0>, C4<0>;
L_0x1d0ac00 .functor AND 1, v0x1d04e80_0, L_0x1d0aad0, C4<1>, C4<1>;
L_0x1d0acc0 .functor NOT 1, v0x1d05130_0, C4<0>, C4<0>, C4<0>;
L_0x1d0af10 .functor AND 1, L_0x1d0ac00, L_0x1d0acc0, C4<1>, C4<1>;
L_0x1d0b020 .functor OR 1, L_0x1d0a9c0, L_0x1d0af10, C4<0>, C4<0>;
L_0x1d0b210 .functor NOT 1, v0x1d04e80_0, C4<0>, C4<0>, C4<0>;
L_0x1d0b280 .functor AND 1, L_0x1d0b210, v0x1d04fc0_0, C4<1>, C4<1>;
L_0x1d0b430 .functor AND 1, L_0x1d0b280, v0x1d05130_0, C4<1>, C4<1>;
L_0x1d0b4f0 .functor OR 1, L_0x1d0b020, L_0x1d0b430, C4<0>, C4<0>;
L_0x1d0b700 .functor AND 1, L_0x1d0a1b0, L_0x1d0b4f0, C4<1>, C4<1>;
v0x1d05710_0 .net *"_ivl_0", 0 0, L_0x1d09530;  1 drivers
v0x1d057f0_0 .net *"_ivl_10", 0 0, L_0x1d098a0;  1 drivers
v0x1d058d0_0 .net *"_ivl_12", 0 0, L_0x1d099f0;  1 drivers
v0x1d059c0_0 .net *"_ivl_14", 0 0, L_0x1d09b70;  1 drivers
v0x1d05aa0_0 .net *"_ivl_16", 0 0, L_0x1d09d90;  1 drivers
v0x1d05bd0_0 .net *"_ivl_18", 0 0, L_0x1d09f10;  1 drivers
v0x1d05cb0_0 .net *"_ivl_2", 0 0, L_0x1d095a0;  1 drivers
v0x1d05d90_0 .net *"_ivl_20", 0 0, L_0x1d0a080;  1 drivers
v0x1d05e70_0 .net *"_ivl_22", 0 0, L_0x1d0a140;  1 drivers
v0x1d05f50_0 .net *"_ivl_24", 0 0, L_0x1d0a220;  1 drivers
v0x1d06030_0 .net *"_ivl_26", 0 0, L_0x1d0a2e0;  1 drivers
v0x1d06110_0 .net *"_ivl_28", 0 0, L_0x1d0a1b0;  1 drivers
v0x1d061f0_0 .net *"_ivl_30", 0 0, L_0x1d0a4c0;  1 drivers
v0x1d062d0_0 .net *"_ivl_32", 0 0, L_0x1d0a5c0;  1 drivers
v0x1d063b0_0 .net *"_ivl_34", 0 0, L_0x1d0a630;  1 drivers
v0x1d06490_0 .net *"_ivl_36", 0 0, L_0x1d0a740;  1 drivers
v0x1d06570_0 .net *"_ivl_38", 0 0, L_0x1d0a850;  1 drivers
v0x1d06760_0 .net *"_ivl_4", 0 0, L_0x1d09630;  1 drivers
v0x1d06840_0 .net *"_ivl_40", 0 0, L_0x1d0a9c0;  1 drivers
v0x1d06920_0 .net *"_ivl_42", 0 0, L_0x1d0aad0;  1 drivers
v0x1d06a00_0 .net *"_ivl_44", 0 0, L_0x1d0ac00;  1 drivers
v0x1d06ae0_0 .net *"_ivl_46", 0 0, L_0x1d0acc0;  1 drivers
v0x1d06bc0_0 .net *"_ivl_48", 0 0, L_0x1d0af10;  1 drivers
v0x1d06ca0_0 .net *"_ivl_50", 0 0, L_0x1d0b020;  1 drivers
v0x1d06d80_0 .net *"_ivl_52", 0 0, L_0x1d0b210;  1 drivers
v0x1d06e60_0 .net *"_ivl_54", 0 0, L_0x1d0b280;  1 drivers
v0x1d06f40_0 .net *"_ivl_56", 0 0, L_0x1d0b430;  1 drivers
v0x1d07020_0 .net *"_ivl_58", 0 0, L_0x1d0b4f0;  1 drivers
v0x1d07100_0 .net *"_ivl_6", 0 0, L_0x1d096a0;  1 drivers
v0x1d071e0_0 .net *"_ivl_8", 0 0, L_0x1d097e0;  1 drivers
v0x1d072c0_0 .net "a", 0 0, v0x1d04e80_0;  alias, 1 drivers
v0x1d07360_0 .net "b", 0 0, v0x1d04f20_0;  alias, 1 drivers
v0x1d07450_0 .net "c", 0 0, v0x1d04fc0_0;  alias, 1 drivers
v0x1d07750_0 .net "d", 0 0, v0x1d05130_0;  alias, 1 drivers
v0x1d07840_0 .net "out", 0 0, L_0x1d0b700;  alias, 1 drivers
S_0x1d079a0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 115, 3 115 0, S_0x1cd48f0;
 .timescale -12 -12;
E_0x1ccf450 .event anyedge, v0x1d08650_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1d08650_0;
    %nor/r;
    %assign/vec4 v0x1d08650_0, 0;
    %wait E_0x1ccf450;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1d043c0;
T_3 ;
    %fork t_1, S_0x1d04660;
    %jmp t_0;
    .scope S_0x1d04660;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1d048c0_0, 0, 32;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1d05130_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1d04fc0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1d04f20_0, 0;
    %assign/vec4 v0x1d04e80_0, 0;
    %pushi/vec4 16, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1cb99f0;
    %load/vec4 v0x1d048c0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x1d048c0_0, 0, 32;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x1d05130_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1d04fc0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1d04f20_0, 0;
    %assign/vec4 v0x1d04e80_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %wait E_0x1ccf900;
    %fork TD_tb.stim1.wavedrom_stop, S_0x1d04ca0;
    %join;
    %pushi/vec4 200, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1ccf6b0;
    %vpi_func 3 47 "$urandom" 32 {0 0 0};
    %pad/u 4;
    %split/vec4 1;
    %assign/vec4 v0x1d04e80_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1d04f20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1d04fc0_0, 0;
    %assign/vec4 v0x1d05130_0, 0;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 49 "$finish" {0 0 0};
    %end;
    .scope S_0x1d043c0;
t_0 %join;
    %end;
    .thread T_3;
    .scope S_0x1cd48f0;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1d08330_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1d08650_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x1cd48f0;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x1d08330_0;
    %inv;
    %store/vec4 v0x1d08330_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x1cd48f0;
T_6 ;
    %vpi_call/w 3 84 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 85 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1d05090_0, v0x1d087b0_0, v0x1d08150_0, v0x1d081f0_0, v0x1d08290_0, v0x1d083d0_0, v0x1d08510_0, v0x1d08470_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x1cd48f0;
T_7 ;
    %load/vec4 v0x1d085b0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x1d085b0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1d085b0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 124 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 125 "$display", "Hint: Output '%s' has no mismatches.", "out" {0 0 0};
T_7.1 ;
    %load/vec4 v0x1d085b0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1d085b0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 127 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 128 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1d085b0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1d085b0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 129 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x1cd48f0;
T_8 ;
    %wait E_0x1ccf6b0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1d085b0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1d085b0_0, 4, 32;
    %load/vec4 v0x1d086f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x1d085b0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 140 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1d085b0_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1d085b0_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1d085b0_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x1d08510_0;
    %load/vec4 v0x1d08510_0;
    %load/vec4 v0x1d08470_0;
    %xor;
    %load/vec4 v0x1d08510_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x1d085b0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 144 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1d085b0_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x1d085b0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1d085b0_0, 4, 32;
T_8.4 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/kmap2/kmap2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/haiku/can25_depth0/human/kmap2/iter0/response20/top_module.sv";
