@E: CS168 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":71:9:71:9|Port ram_re does not exist

