// Seed: 1454261961
module module_0 #(
    parameter id_3 = 32'd43
);
  wire id_1;
  wire id_2;
  wire _id_3;
  parameter id_4 = (& -1);
  logic [id_3 : -1 'b0 ==  1] id_5;
  ;
  parameter id_6 = -1'b0;
endmodule
module module_1 #(
    parameter id_1 = 32'd55,
    parameter id_2 = 32'd12
) (
    output supply1 id_0,
    input wire _id_1,
    input wor _id_2
);
  reg [id_1 : -1  -  id_2] id_4;
  assign id_0 = id_1;
  module_0 modCall_1 ();
  assign id_0 = -1;
  wire [1 : ~  id_2] id_5;
  always_comb id_4 <= id_1;
endmodule
