Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Wed Dec  6 17:20:23 2023
| Host         : BAYERNchampions running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file leemujin_timing_summary_routed.rpt -pb leemujin_timing_summary_routed.pb -rpx leemujin_timing_summary_routed.rpx -warn_on_violation
| Design       : leemujin
| Device       : 7s75-fgga484
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  239         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (239)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (612)
5. checking no_input_delay (6)
6. checking no_output_delay (34)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (239)
--------------------------
 There are 239 register/latch pins with no clock driven by root clock pin: clk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (612)
--------------------------------------------------
 There are 612 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (6)
------------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (34)
--------------------------------
 There are 34 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  647          inf        0.000                      0                  647           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           647 Endpoints
Min Delay           647 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            state_traffic_reg[3]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.030ns  (logic 1.648ns (13.697%)  route 10.383ns (86.303%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y1                                                0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    Y1                   IBUF (Prop_ibuf_I_O)         1.524     1.524 r  rst_IBUF_inst/O
                         net (fo=7, routed)           4.377     5.901    b2/rst_IBUF
    SLICE_X40Y162        LUT1 (Prop_lut1_I0_O)        0.124     6.025 f  b2/FSM_sequential_state_LCD[2]_i_2/O
                         net (fo=218, routed)         6.005    12.030    b2_n_10
    SLICE_X78Y172        FDCE                                         f  state_traffic_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            hour_reg[0]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.751ns  (logic 1.648ns (14.023%)  route 10.103ns (85.977%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y1                                                0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    Y1                   IBUF (Prop_ibuf_I_O)         1.524     1.524 r  rst_IBUF_inst/O
                         net (fo=7, routed)           4.377     5.901    b2/rst_IBUF
    SLICE_X40Y162        LUT1 (Prop_lut1_I0_O)        0.124     6.025 f  b2/FSM_sequential_state_LCD[2]_i_2/O
                         net (fo=218, routed)         5.726    11.751    b2_n_10
    SLICE_X78Y173        FDCE                                         f  hour_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            hour_reg[1]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.751ns  (logic 1.648ns (14.023%)  route 10.103ns (85.977%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y1                                                0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    Y1                   IBUF (Prop_ibuf_I_O)         1.524     1.524 r  rst_IBUF_inst/O
                         net (fo=7, routed)           4.377     5.901    b2/rst_IBUF
    SLICE_X40Y162        LUT1 (Prop_lut1_I0_O)        0.124     6.025 f  b2/FSM_sequential_state_LCD[2]_i_2/O
                         net (fo=218, routed)         5.726    11.751    b2_n_10
    SLICE_X78Y173        FDCE                                         f  hour_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            hour_reg[2]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.751ns  (logic 1.648ns (14.023%)  route 10.103ns (85.977%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y1                                                0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    Y1                   IBUF (Prop_ibuf_I_O)         1.524     1.524 r  rst_IBUF_inst/O
                         net (fo=7, routed)           4.377     5.901    b2/rst_IBUF
    SLICE_X40Y162        LUT1 (Prop_lut1_I0_O)        0.124     6.025 f  b2/FSM_sequential_state_LCD[2]_i_2/O
                         net (fo=218, routed)         5.726    11.751    b2_n_10
    SLICE_X78Y173        FDCE                                         f  hour_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            hour_reg[3]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.751ns  (logic 1.648ns (14.023%)  route 10.103ns (85.977%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y1                                                0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    Y1                   IBUF (Prop_ibuf_I_O)         1.524     1.524 r  rst_IBUF_inst/O
                         net (fo=7, routed)           4.377     5.901    b2/rst_IBUF
    SLICE_X40Y162        LUT1 (Prop_lut1_I0_O)        0.124     6.025 f  b2/FSM_sequential_state_LCD[2]_i_2/O
                         net (fo=218, routed)         5.726    11.751    b2_n_10
    SLICE_X78Y173        FDCE                                         f  hour_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            hour_reg[4]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.751ns  (logic 1.648ns (14.023%)  route 10.103ns (85.977%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y1                                                0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    Y1                   IBUF (Prop_ibuf_I_O)         1.524     1.524 r  rst_IBUF_inst/O
                         net (fo=7, routed)           4.377     5.901    b2/rst_IBUF
    SLICE_X40Y162        LUT1 (Prop_lut1_I0_O)        0.124     6.025 f  b2/FSM_sequential_state_LCD[2]_i_2/O
                         net (fo=218, routed)         5.726    11.751    b2_n_10
    SLICE_X78Y173        FDCE                                         f  hour_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            b1/bcd_reg[1]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.747ns  (logic 1.648ns (14.028%)  route 10.099ns (85.972%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y1                                                0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    Y1                   IBUF (Prop_ibuf_I_O)         1.524     1.524 r  rst_IBUF_inst/O
                         net (fo=7, routed)           4.377     5.901    b2/rst_IBUF
    SLICE_X40Y162        LUT1 (Prop_lut1_I0_O)        0.124     6.025 f  b2/FSM_sequential_state_LCD[2]_i_2/O
                         net (fo=218, routed)         5.721    11.747    b1/bcd_reg[0]_0
    SLICE_X79Y173        FDCE                                         f  b1/bcd_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            b1/bcd_reg[2]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.747ns  (logic 1.648ns (14.028%)  route 10.099ns (85.972%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y1                                                0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    Y1                   IBUF (Prop_ibuf_I_O)         1.524     1.524 r  rst_IBUF_inst/O
                         net (fo=7, routed)           4.377     5.901    b2/rst_IBUF
    SLICE_X40Y162        LUT1 (Prop_lut1_I0_O)        0.124     6.025 f  b2/FSM_sequential_state_LCD[2]_i_2/O
                         net (fo=218, routed)         5.721    11.747    b1/bcd_reg[0]_0
    SLICE_X79Y173        FDCE                                         f  b1/bcd_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            LCD_DATA_reg[5]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.728ns  (logic 1.648ns (14.050%)  route 10.081ns (85.950%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y1                                                0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    Y1                   IBUF (Prop_ibuf_I_O)         1.524     1.524 r  rst_IBUF_inst/O
                         net (fo=7, routed)           4.377     5.901    b2/rst_IBUF
    SLICE_X40Y162        LUT1 (Prop_lut1_I0_O)        0.124     6.025 f  b2/FSM_sequential_state_LCD[2]_i_2/O
                         net (fo=218, routed)         5.703    11.728    b2_n_10
    SLICE_X81Y173        FDCE                                         f  LCD_DATA_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            LCD_DATA_reg[3]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.449ns  (logic 1.648ns (14.393%)  route 9.801ns (85.607%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y1                                                0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    Y1                   IBUF (Prop_ibuf_I_O)         1.524     1.524 r  rst_IBUF_inst/O
                         net (fo=7, routed)           4.377     5.901    b2/rst_IBUF
    SLICE_X40Y162        LUT1 (Prop_lut1_I0_O)        0.124     6.025 f  b2/FSM_sequential_state_LCD[2]_i_2/O
                         net (fo=218, routed)         5.424    11.449    b2_n_10
    SLICE_X81Y174        FDCE                                         f  LCD_DATA_reg[3]/CLR
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 state_traffic_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            state_save_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.294ns  (logic 0.141ns (47.915%)  route 0.153ns (52.085%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y172        FDCE                         0.000     0.000 r  state_traffic_reg[3]/C
    SLICE_X78Y172        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  state_traffic_reg[3]/Q
                         net (fo=36, routed)          0.153     0.294    state_traffic_reg_n_0_[3]
    SLICE_X78Y171        FDRE                                         r  state_save_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sec_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            sec_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.295ns  (logic 0.186ns (62.962%)  route 0.109ns (37.038%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y179        FDCE                         0.000     0.000 r  sec_reg[5]/C
    SLICE_X75Y179        FDCE (Prop_fdce_C_Q)         0.141     0.141 f  sec_reg[5]/Q
                         net (fo=7, routed)           0.109     0.250    sec_reg_n_0_[5]
    SLICE_X74Y179        LUT6 (Prop_lut6_I0_O)        0.045     0.295 r  sec[3]_i_1/O
                         net (fo=2, routed)           0.000     0.295    sec[3]_i_1_n_0
    SLICE_X74Y179        FDCE                                         r  sec_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sec_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            sec_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.297ns  (logic 0.186ns (62.699%)  route 0.111ns (37.301%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y179        FDCE                         0.000     0.000 r  sec_reg[2]/C
    SLICE_X75Y179        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  sec_reg[2]/Q
                         net (fo=7, routed)           0.111     0.252    sec_reg_n_0_[2]
    SLICE_X74Y179        LUT6 (Prop_lut6_I2_O)        0.045     0.297 r  sec[4]_i_1/O
                         net (fo=2, routed)           0.000     0.297    sec[4]_i_1_n_0
    SLICE_X74Y179        FDCE                                         r  sec_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sec_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            sec_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.297ns  (logic 0.186ns (62.538%)  route 0.111ns (37.462%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y179        FDCE                         0.000     0.000 r  sec_reg[5]/C
    SLICE_X75Y179        FDCE (Prop_fdce_C_Q)         0.141     0.141 f  sec_reg[5]/Q
                         net (fo=7, routed)           0.111     0.252    sec_reg_n_0_[5]
    SLICE_X74Y179        LUT5 (Prop_lut5_I0_O)        0.045     0.297 r  sec[0]_i_1/O
                         net (fo=2, routed)           0.000     0.297    sec[0]_i_1_n_0
    SLICE_X74Y179        FDCE                                         r  sec_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u0/btn_reg_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u0/btn_trig_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.303ns  (logic 0.246ns (81.119%)  route 0.057ns (18.881%))
  Logic Levels:           2  (FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y161        FDCE                         0.000     0.000 r  u0/btn_reg_reg[0]/C
    SLICE_X80Y161        FDCE (Prop_fdce_C_Q)         0.148     0.148 f  u0/btn_reg_reg[0]/Q
                         net (fo=1, routed)           0.057     0.205    u0/btn_reg[0]
    SLICE_X80Y161        LUT2 (Prop_lut2_I1_O)        0.098     0.303 r  u0/btn_trig[0]_i_1/O
                         net (fo=1, routed)           0.000     0.303    u0/btn_trig[0]_i_1_n_0
    SLICE_X80Y161        FDCE                                         r  u0/btn_trig_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sec_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            sec_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.303ns  (logic 0.209ns (68.906%)  route 0.094ns (31.094%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y179        FDCE                         0.000     0.000 r  sec_reg[4]/C
    SLICE_X74Y179        FDCE (Prop_fdce_C_Q)         0.164     0.164 f  sec_reg[4]/Q
                         net (fo=7, routed)           0.094     0.258    sec_reg_n_0_[4]
    SLICE_X75Y179        LUT6 (Prop_lut6_I0_O)        0.045     0.303 r  sec[2]_i_1/O
                         net (fo=2, routed)           0.000     0.303    sec[2]_i_1_n_0
    SLICE_X75Y179        FDCE                                         r  sec_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sec_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            sec_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.304ns  (logic 0.209ns (68.679%)  route 0.095ns (31.321%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y179        FDCE                         0.000     0.000 r  sec_reg[4]/C
    SLICE_X74Y179        FDCE (Prop_fdce_C_Q)         0.164     0.164 f  sec_reg[4]/Q
                         net (fo=7, routed)           0.095     0.259    sec_reg_n_0_[4]
    SLICE_X75Y179        LUT6 (Prop_lut6_I2_O)        0.045     0.304 r  sec[1]_i_1/O
                         net (fo=2, routed)           0.000     0.304    sec[1]_i_1_n_0
    SLICE_X75Y179        FDCE                                         r  sec_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 min_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            min_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.314ns  (logic 0.209ns (66.472%)  route 0.105ns (33.528%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y177        FDCE                         0.000     0.000 r  min_reg[4]/C
    SLICE_X74Y177        FDCE (Prop_fdce_C_Q)         0.164     0.164 f  min_reg[4]/Q
                         net (fo=7, routed)           0.105     0.269    min_reg_n_0_[4]
    SLICE_X75Y177        LUT6 (Prop_lut6_I0_O)        0.045     0.314 r  min[2]_i_1/O
                         net (fo=2, routed)           0.000     0.314    min[2]_i_1_n_0
    SLICE_X75Y177        FDCE                                         r  min_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 min_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            min_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.315ns  (logic 0.209ns (66.261%)  route 0.106ns (33.739%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y177        FDCE                         0.000     0.000 r  min_reg[4]/C
    SLICE_X74Y177        FDCE (Prop_fdce_C_Q)         0.164     0.164 f  min_reg[4]/Q
                         net (fo=7, routed)           0.106     0.270    min_reg_n_0_[4]
    SLICE_X75Y177        LUT6 (Prop_lut6_I2_O)        0.045     0.315 r  min[1]_i_1/O
                         net (fo=2, routed)           0.000     0.315    min[1]_i_1_n_0
    SLICE_X75Y177        FDCE                                         r  min_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hour_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            b1/bcd_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.318ns  (logic 0.186ns (58.450%)  route 0.132ns (41.550%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y173        FDCE                         0.000     0.000 r  hour_reg[1]/C
    SLICE_X78Y173        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  hour_reg[1]/Q
                         net (fo=14, routed)          0.132     0.273    b1/hour_reg[1]
    SLICE_X79Y173        LUT4 (Prop_lut4_I1_O)        0.045     0.318 r  b1/bcd[1]_i_1/O
                         net (fo=1, routed)           0.000     0.318    b1/bcd[1]
    SLICE_X79Y173        FDCE                                         r  b1/bcd_reg[1]/D
  -------------------------------------------------------------------    -------------------





