// Seed: 1465846626
module module_0 (
    output supply0 id_0,
    input wor id_1
);
  wire id_3;
  assign module_2.id_5 = 0;
endmodule
module module_1 (
    input supply1 id_0,
    input uwire id_1,
    input tri1 id_2,
    input tri1 id_3,
    output tri1 id_4,
    input tri id_5
);
  supply0 id_7;
  assign id_7 = 1;
  module_0 modCall_1 (
      id_4,
      id_5
  );
  assign modCall_1.id_0 = 0;
endmodule
module module_2 (
    input  uwire id_0,
    input  wand  id_1,
    input  tri1  id_2,
    input  tri0  id_3,
    output wor   id_4,
    input  tri1  id_5,
    input  wand  id_6,
    input  tri0  id_7,
    input  wire  id_8,
    input  wor   id_9,
    output wor   id_10,
    output tri0  id_11
);
  assign id_11 = 1;
  module_0 modCall_1 (
      id_10,
      id_0
  );
  wire id_13, id_14, id_15;
endmodule
