[INF:CM0023] Creating log file "${SURELOG_DIR}/build/regression/FileLocalParam/slpp_all/surelog.log".
AST_DEBUG_BEGIN
Count: 105
LIB: work
FILE: ${SURELOG_DIR}/tests/FileLocalParam/dut.sv
n<> u<104> t<Top_level_rule> c<1> l<1:1> el<20:1>
  n<> u<1> t<Null_rule> p<104> s<103> l<1:1>
  n<> u<103> t<Source_text> p<104> c<15> l<1:1> el<19:10>
    n<> u<15> t<Description> p<103> c<14> s<42> l<1:1> el<1:60>
      n<> u<14> t<Package_item> p<15> c<13> l<1:1> el<1:60>
        n<> u<13> t<Package_or_generate_item_declaration> p<14> c<12> l<1:1> el<1:60>
          n<> u<12> t<Local_parameter_declaration> p<13> c<2> l<1:1> el<1:58>
            n<> u<2> t<Data_type_or_implicit> p<12> s<11> l<1:25> el<1:25>
            n<> u<11> t<List_of_param_assignments> p<12> c<10> l<1:25> el<1:58>
              n<> u<10> t<Param_assignment> p<11> c<3> l<1:25> el<1:58>
                n<AWIDTH> u<3> t<STRING_CONST> p<10> s<9> l<1:25> el<1:31>
                n<> u<9> t<Constant_param_expression> p<10> c<8> l<1:56> el<1:58>
                  n<> u<8> t<Constant_mintypmax_expression> p<9> c<7> l<1:56> el<1:58>
                    n<> u<7> t<Constant_expression> p<8> c<6> l<1:56> el<1:58>
                      n<> u<6> t<Constant_primary> p<7> c<5> l<1:56> el<1:58>
                        n<> u<5> t<Primary_literal> p<6> c<4> l<1:56> el<1:58>
                          n<16> u<4> t<INT_CONST> p<5> l<1:56> el<1:58>
    n<> u<42> t<Description> p<103> c<41> s<49> l<3:1> el<5:49>
      n<> u<41> t<Package_item> p<42> c<40> l<3:1> el<5:49>
        n<> u<40> t<Package_or_generate_item_declaration> p<41> c<39> l<3:1> el<5:49>
          n<> u<39> t<Local_parameter_declaration> p<40> c<26> l<3:1> el<5:48>
            n<> u<26> t<Data_type_or_implicit> p<39> c<25> s<38> l<3:12> el<3:22>
              n<> u<25> t<Packed_dimension> p<26> c<24> l<3:12> el<3:22>
                n<> u<24> t<Constant_range> p<25> c<19> l<3:13> el<3:21>
                  n<> u<19> t<Constant_expression> p<24> c<18> s<23> l<3:13> el<3:19>
                    n<> u<18> t<Constant_primary> p<19> c<17> l<3:13> el<3:19>
                      n<> u<17> t<Primary_literal> p<18> c<16> l<3:13> el<3:19>
                        n<AWIDTH> u<16> t<STRING_CONST> p<17> l<3:13> el<3:19>
                  n<> u<23> t<Constant_expression> p<24> c<22> l<3:20> el<3:21>
                    n<> u<22> t<Constant_primary> p<23> c<21> l<3:20> el<3:21>
                      n<> u<21> t<Primary_literal> p<22> c<20> l<3:20> el<3:21>
                        n<0> u<20> t<INT_CONST> p<21> l<3:20> el<3:21>
            n<> u<38> t<List_of_param_assignments> p<39> c<37> l<3:23> el<5:48>
              n<> u<37> t<Param_assignment> p<38> c<27> l<3:23> el<5:48>
                n<MAP> u<27> t<STRING_CONST> p<37> s<36> l<3:23> el<3:26>
                n<> u<36> t<Constant_param_expression> p<37> c<35> l<3:33> el<5:48>
                  n<> u<35> t<Constant_mintypmax_expression> p<36> c<34> l<3:33> el<5:48>
                    n<> u<34> t<Constant_expression> p<35> c<33> l<3:33> el<5:48>
                      n<> u<33> t<Constant_primary> p<34> c<32> l<3:33> el<5:48>
                        n<> u<32> t<Constant_concatenation> p<33> c<31> l<3:33> el<5:48>
                          n<> u<31> t<Constant_expression> p<32> c<30> l<4:3> el<4:9>
                            n<> u<30> t<Constant_primary> p<31> c<29> l<4:3> el<4:9>
                              n<> u<29> t<Primary_literal> p<30> c<28> l<4:3> el<4:9>
                                n<AWIDTH> u<28> t<STRING_CONST> p<29> l<4:3> el<4:9>
    n<> u<49> t<Description> p<103> c<48> s<102> l<7:1> el<9:10>
      n<> u<48> t<Module_declaration> p<49> c<46> l<7:1> el<9:10>
        n<> u<46> t<Module_nonansi_header> p<48> c<43> s<47> l<7:1> el<7:15>
          n<module> u<43> t<Module_keyword> p<46> s<44> l<7:1> el<7:7>
          n<GOOD> u<44> t<STRING_CONST> p<46> s<45> l<7:8> el<7:12>
          n<> u<45> t<List_of_ports> p<46> l<7:12> el<7:14>
        n<> u<47> t<ENDMODULE> p<48> l<9:1> el<9:10>
    n<> u<102> t<Description> p<103> c<101> l<11:1> el<19:10>
      n<> u<101> t<Module_declaration> p<102> c<53> l<11:1> el<19:10>
        n<> u<53> t<Module_nonansi_header> p<101> c<50> s<70> l<11:1> el<11:14>
          n<module> u<50> t<Module_keyword> p<53> s<51> l<11:1> el<11:7>
          n<top> u<51> t<STRING_CONST> p<53> s<52> l<11:8> el<11:11>
          n<> u<52> t<List_of_ports> p<53> l<11:11> el<11:13>
        n<> u<70> t<Module_item> p<101> c<69> s<99> l<13:3> el<13:20>
          n<> u<69> t<Non_port_module_item> p<70> c<68> l<13:3> el<13:20>
            n<> u<68> t<Module_or_generate_item> p<69> c<67> l<13:3> el<13:20>
              n<> u<67> t<Module_common_item> p<68> c<66> l<13:3> el<13:20>
                n<> u<66> t<Module_or_generate_item_declaration> p<67> c<65> l<13:3> el<13:20>
                  n<> u<65> t<Package_or_generate_item_declaration> p<66> c<64> l<13:3> el<13:20>
                    n<> u<64> t<Parameter_declaration> p<65> c<54> l<13:3> el<13:19>
                      n<> u<54> t<Data_type_or_implicit> p<64> s<63> l<13:13> el<13:13>
                      n<> u<63> t<List_of_param_assignments> p<64> c<62> l<13:13> el<13:19>
                        n<> u<62> t<Param_assignment> p<63> c<55> l<13:13> el<13:19>
                          n<D> u<55> t<STRING_CONST> p<62> s<61> l<13:13> el<13:14>
                          n<> u<61> t<Constant_param_expression> p<62> c<60> l<13:16> el<13:19>
                            n<> u<60> t<Constant_mintypmax_expression> p<61> c<59> l<13:16> el<13:19>
                              n<> u<59> t<Constant_expression> p<60> c<58> l<13:16> el<13:19>
                                n<> u<58> t<Constant_primary> p<59> c<57> l<13:16> el<13:19>
                                  n<> u<57> t<Primary_literal> p<58> c<56> l<13:16> el<13:19>
                                    n<MAP> u<56> t<STRING_CONST> p<57> l<13:16> el<13:19>
        n<> u<99> t<Module_item> p<101> c<98> s<100> l<15:3> el<17:6>
          n<> u<98> t<Non_port_module_item> p<99> c<97> l<15:3> el<17:6>
            n<> u<97> t<Module_or_generate_item> p<98> c<96> l<15:3> el<17:6>
              n<> u<96> t<Module_common_item> p<97> c<95> l<15:3> el<17:6>
                n<> u<95> t<Conditional_generate_construct> p<96> c<94> l<15:3> el<17:6>
                  n<> u<94> t<If_generate_construct> p<95> c<93> l<15:3> el<17:6>
                    n<> u<93> t<IF> p<94> s<80> l<15:3> el<15:5>
                    n<> u<80> t<Constant_expression> p<94> c<74> s<92> l<15:7> el<15:48>
                      n<> u<74> t<Constant_expression> p<80> c<73> s<79> l<15:7> el<15:8>
                        n<> u<73> t<Constant_primary> p<74> c<72> l<15:7> el<15:8>
                          n<> u<72> t<Primary_literal> p<73> c<71> l<15:7> el<15:8>
                            n<D> u<71> t<STRING_CONST> p<72> l<15:7> el<15:8>
                      n<> u<79> t<BinOp_Equiv> p<80> s<78> l<15:9> el<15:11>
                      n<> u<78> t<Constant_expression> p<80> c<77> l<15:12> el<15:48>
                        n<> u<77> t<Constant_primary> p<78> c<76> l<15:12> el<15:48>
                          n<> u<76> t<Primary_literal> p<77> c<75> l<15:12> el<15:48>
                            n<17'b00000000000000000000000000010000> u<75> t<INT_CONST> p<76> l<15:12> el<15:48>
                    n<> u<92> t<Generate_item> p<94> c<91> l<15:50> el<17:6>
                      n<> u<91> t<Generate_begin_end_block> p<92> c<89> l<15:50> el<17:6>
                        n<> u<89> t<Generate_item> p<91> c<88> s<90> l<16:6> el<16:18>
                          n<> u<88> t<Module_or_generate_item> p<89> c<87> l<16:6> el<16:18>
                            n<> u<87> t<Module_instantiation> p<88> c<81> l<16:6> el<16:18>
                              n<GOOD> u<81> t<STRING_CONST> p<87> s<86> l<16:6> el<16:10>
                              n<> u<86> t<Hierarchical_instance> p<87> c<83> l<16:11> el<16:17>
                                n<> u<83> t<Name_of_instance> p<86> c<82> s<85> l<16:11> el<16:15>
                                  n<good> u<82> t<STRING_CONST> p<83> l<16:11> el<16:15>
                                n<> u<85> t<List_of_port_connections> p<86> c<84> l<16:16> el<16:16>
                                  n<> u<84> t<Ordered_port_connection> p<85> l<16:16> el<16:16>
                        n<> u<90> t<END> p<91> l<17:3> el<17:6>
        n<> u<100> t<ENDMODULE> p<101> l<19:1> el<19:10>
AST_DEBUG_END
[INF:CP0300] Compilation...
[INF:CP0303] ${SURELOG_DIR}/tests/FileLocalParam/dut.sv:7:1: Compile module "work@GOOD".
[INF:CP0303] ${SURELOG_DIR}/tests/FileLocalParam/dut.sv:11:1: Compile module "work@top".
[INF:UH0706] Creating UHDM Model...
=== UHDM Object Stats Begin (Non-Elaborated Model) ===
Begin                                                  1
Constant                                               4
Design                                                 1
GenIf                                                  1
Module                                                 2
ModuleTypespec                                         1
Operation                                              4
ParamAssign                                            3
Parameter                                              3
RefModule                                              1
RefObj                                                 5
RefTypespec                                            2
=== UHDM Object Stats End ===
[INF:UH0708] Writing UHDM DB: ${SURELOG_DIR}/build/regression/FileLocalParam/slpp_all/surelog.uhdm ...
[INF:UH0711] Decompiling UHDM...
====== UHDM =======
Design: (unnamed)
|vpiName:unnamed
|vpiAllModules:
\_Module: work@GOOD (work@GOOD), file:${SURELOG_DIR}/tests/FileLocalParam/dut.sv, line:7:1, endln:9:10
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:work@GOOD
  |vpiDefName:work@GOOD
|vpiAllModules:
\_Module: work@top (work@top), file:${SURELOG_DIR}/tests/FileLocalParam/dut.sv, line:11:1, endln:19:10
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:work@top
  |vpiParameter:
  \_Parameter: (work@top.D), line:13:13, endln:13:19
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/FileLocalParam/dut.sv, line:11:1, endln:19:10
    |vpiName:D
    |vpiFullName:work@top.D
  |vpiParamAssign:
  \_ParamAssign: , line:13:13, endln:13:19
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/FileLocalParam/dut.sv, line:11:1, endln:19:10
    |vpiRhs:
    \_RefObj: (work@top.MAP), line:13:16, endln:13:19
      |vpiParent:
      \_ParamAssign: , line:13:13, endln:13:19
      |vpiName:MAP
      |vpiFullName:work@top.MAP
      |vpiActual:
      \_Parameter: (MAP), line:3:23, endln:5:48
    |vpiLhs:
    \_Parameter: (work@top.D), line:13:13, endln:13:19
  |vpiInternalScope:
  \_Begin: (work@top), line:15:50, endln:17:6
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/FileLocalParam/dut.sv, line:11:1, endln:19:10
    |vpiFullName:work@top
    |vpiTypedef:
    \_ModuleTypespec: (GOOD), line:16:6, endln:16:10
      |vpiParent:
      \_Begin: (work@top), line:15:50, endln:17:6
      |vpiName:GOOD
    |vpiImportTypespec:
    \_ModuleTypespec: (GOOD), line:16:6, endln:16:10
    |vpiStmt:
    \_RefModule: work@GOOD (good), line:16:6, endln:16:10
      |vpiParent:
      \_Begin: (work@top), line:15:50, endln:17:6
      |vpiName:good
      |vpiDefName:work@GOOD
      |vpiActual:
      \_Module: work@GOOD (work@GOOD), file:${SURELOG_DIR}/tests/FileLocalParam/dut.sv, line:7:1, endln:9:10
  |vpiDefName:work@top
  |vpiGenStmt:
  \_GenIf: , line:15:3, endln:17:6
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/FileLocalParam/dut.sv, line:11:1, endln:19:10
    |vpiCondition:
    \_Operation: , line:15:7, endln:15:48
      |vpiParent:
      \_GenIf: , line:15:3, endln:17:6
      |vpiOpType:14
      |vpiOperand:
      \_RefObj: (work@top.D), line:15:7, endln:15:8
        |vpiParent:
        \_Operation: , line:15:7, endln:15:48
        |vpiName:D
        |vpiFullName:work@top.D
        |vpiActual:
        \_Parameter: (work@top.D), line:13:13, endln:13:19
      |vpiOperand:
      \_Constant: , line:15:12, endln:15:48
        |vpiParent:
        \_Operation: , line:15:7, endln:15:48
        |vpiDecompile:17'b00000000000000000000000000010000
        |vpiSize:17
        |BIN:00000000000000000000000000010000
        |vpiConstType:3
    |vpiStmt:
    \_Begin: (work@top), line:15:50, endln:17:6
|vpiParameter:
\_Parameter: (AWIDTH), line:1:25, endln:1:58
  |vpiParent:
  \_Design: (unnamed)
  |UINT:16
  |vpiLocalParam:1
  |vpiName:AWIDTH
|vpiParameter:
\_Parameter: (MAP), line:3:23, endln:5:48
  |vpiParent:
  \_Design: (unnamed)
  |vpiLocalParam:1
  |vpiName:MAP
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
