
Sigfox_PushButton.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .sigfox_data  00000000  0803e500  0803e500  00030100  2**0
                  CONTENTS
  1 .isr_vector   00000138  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .text         00012a38  08000140  08000140  00010140  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  3 .rodata       00000c08  08012b78  08012b78  00022b78  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .USER_embedded_Keys 00000030  08013780  08013780  00023780  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .ARM.extab    00000000  080137b0  080137b0  00030100  2**0
                  CONTENTS
  6 .ARM          00000008  080137b0  080137b0  000237b0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .preinit_array 00000000  080137b8  080137b8  00030100  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  8 .init_array   00000008  080137b8  080137b8  000237b8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .fini_array   00000008  080137c0  080137c0  000237c0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
 10 .data         00000100  20000000  080137c8  00030000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
 11 .bss          00000de0  20000100  080138c8  00030100  2**2
                  ALLOC
 12 RAM1_region   00000000  20000ee0  20000ee0  00030100  2**0
                  CONTENTS
 13 RAM2_region   00000000  20008000  20008000  00030100  2**0
                  CONTENTS
 14 ._user_heap_stack 00001200  20000ee0  20000ee0  00030ee0  2**0
                  ALLOC
 15 .ARM.attributes 0000002e  00000000  00000000  00030100  2**0
                  CONTENTS, READONLY
 16 .debug_info   00044185  00000000  00000000  0003012e  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_abbrev 00008d05  00000000  00000000  000742b3  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_aranges 00002b08  00000000  00000000  0007cfb8  2**3
                  CONTENTS, READONLY, DEBUGGING
 19 .debug_ranges 000027c0  00000000  00000000  0007fac0  2**3
                  CONTENTS, READONLY, DEBUGGING
 20 .debug_macro  0002a690  00000000  00000000  00082280  2**0
                  CONTENTS, READONLY, DEBUGGING
 21 .debug_line   0002cdb3  00000000  00000000  000ac910  2**0
                  CONTENTS, READONLY, DEBUGGING
 22 .debug_str    000e04c6  00000000  00000000  000d96c3  2**0
                  CONTENTS, READONLY, DEBUGGING
 23 .comment      00000f30  00000000  00000000  001b9b89  2**0
                  CONTENTS, READONLY
 24 .iar.rtmodel  000000ed  00000000  00000000  001baab9  2**0
                  CONTENTS, READONLY
 25 .iar_vfe_header 00000018  00000000  00000000  001baba8  2**2
                  CONTENTS, READONLY
 26 .debug_frame  0000c280  00000000  00000000  001babc0  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000140 <__do_global_dtors_aux>:
 8000140:	b510      	push	{r4, lr}
 8000142:	4c05      	ldr	r4, [pc, #20]	; (8000158 <__do_global_dtors_aux+0x18>)
 8000144:	7823      	ldrb	r3, [r4, #0]
 8000146:	b933      	cbnz	r3, 8000156 <__do_global_dtors_aux+0x16>
 8000148:	4b04      	ldr	r3, [pc, #16]	; (800015c <__do_global_dtors_aux+0x1c>)
 800014a:	b113      	cbz	r3, 8000152 <__do_global_dtors_aux+0x12>
 800014c:	4804      	ldr	r0, [pc, #16]	; (8000160 <__do_global_dtors_aux+0x20>)
 800014e:	f3af 8000 	nop.w
 8000152:	2301      	movs	r3, #1
 8000154:	7023      	strb	r3, [r4, #0]
 8000156:	bd10      	pop	{r4, pc}
 8000158:	20000100 	.word	0x20000100
 800015c:	00000000 	.word	0x00000000
 8000160:	08012b5c 	.word	0x08012b5c

08000164 <frame_dummy>:
 8000164:	b508      	push	{r3, lr}
 8000166:	4b03      	ldr	r3, [pc, #12]	; (8000174 <frame_dummy+0x10>)
 8000168:	b11b      	cbz	r3, 8000172 <frame_dummy+0xe>
 800016a:	4903      	ldr	r1, [pc, #12]	; (8000178 <frame_dummy+0x14>)
 800016c:	4803      	ldr	r0, [pc, #12]	; (800017c <frame_dummy+0x18>)
 800016e:	f3af 8000 	nop.w
 8000172:	bd08      	pop	{r3, pc}
 8000174:	00000000 	.word	0x00000000
 8000178:	20000104 	.word	0x20000104
 800017c:	08012b5c 	.word	0x08012b5c

08000180 <SIGFOX_API_open>:
 8000180:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000182:	b083      	sub	sp, #12
 8000184:	0004      	movs	r4, r0
 8000186:	4d87      	ldr	r5, [pc, #540]	; (80003a4 <.text_8>)
 8000188:	7828      	ldrb	r0, [r5, #0]
 800018a:	2800      	cmp	r0, #0
 800018c:	d001      	beq.n	8000192 <SIGFOX_API_open+0x12>
 800018e:	2011      	movs	r0, #17
 8000190:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8000192:	2c00      	cmp	r4, #0
 8000194:	d101      	bne.n	800019a <SIGFOX_API_open+0x1a>
 8000196:	2013      	movs	r0, #19
 8000198:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800019a:	466e      	mov	r6, sp
 800019c:	203b      	movs	r0, #59	; 0x3b
 800019e:	7130      	strb	r0, [r6, #4]
 80001a0:	4668      	mov	r0, sp
 80001a2:	f005 f8cf 	bl	8005344 <MCU_API_get_nv_mem>
 80001a6:	0001      	movs	r1, r0
 80001a8:	d10d      	bne.n	80001c6 <SIGFOX_API_open+0x46>
 80001aa:	7930      	ldrb	r0, [r6, #4]
 80001ac:	283b      	cmp	r0, #59	; 0x3b
 80001ae:	d001      	beq.n	80001b4 <SIGFOX_API_open+0x34>
 80001b0:	2012      	movs	r0, #18
 80001b2:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 80001b4:	1d29      	adds	r1, r5, #4
 80001b6:	206c      	movs	r0, #108	; 0x6c
 80001b8:	f005 f80a 	bl	80051d0 <MCU_API_malloc>
 80001bc:	6869      	ldr	r1, [r5, #4]
 80001be:	2900      	cmp	r1, #0
 80001c0:	d001      	beq.n	80001c6 <SIGFOX_API_open+0x46>
 80001c2:	0002      	movs	r2, r0
 80001c4:	d001      	beq.n	80001ca <SIGFOX_API_open+0x4a>
 80001c6:	2110      	movs	r1, #16
 80001c8:	e07e      	b.n	80002c8 <SIGFOX_API_open+0x148>
 80001ca:	0008      	movs	r0, r1
 80001cc:	3064      	adds	r0, #100	; 0x64
 80001ce:	f001 f83f 	bl	8001250 <SIGFOX_INT_get_device_id>
 80001d2:	0007      	movs	r7, r0
 80001d4:	6868      	ldr	r0, [r5, #4]
 80001d6:	d003      	beq.n	80001e0 <SIGFOX_API_open+0x60>
 80001d8:	f005 f814 	bl	8005204 <MCU_API_free>
 80001dc:	0038      	movs	r0, r7
 80001de:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 80001e0:	7871      	ldrb	r1, [r6, #1]
 80001e2:	0209      	lsls	r1, r1, #8
 80001e4:	7832      	ldrb	r2, [r6, #0]
 80001e6:	4311      	orrs	r1, r2
 80001e8:	8481      	strh	r1, [r0, #36]	; 0x24
 80001ea:	2300      	movs	r3, #0
 80001ec:	2102      	movs	r1, #2
 80001ee:	7b62      	ldrb	r2, [r4, #13]
 80001f0:	2a02      	cmp	r2, #2
 80001f2:	d118      	bne.n	8000226 <SIGFOX_API_open+0xa6>
 80001f4:	2203      	movs	r2, #3
 80001f6:	6082      	str	r2, [r0, #8]
 80001f8:	4aad      	ldr	r2, [pc, #692]	; (80004b0 <.text_12>)
 80001fa:	60c2      	str	r2, [r0, #12]
 80001fc:	6103      	str	r3, [r0, #16]
 80001fe:	6922      	ldr	r2, [r4, #16]
 8000200:	6282      	str	r2, [r0, #40]	; 0x28
 8000202:	7e27      	ldrb	r7, [r4, #24]
 8000204:	2230      	movs	r2, #48	; 0x30
 8000206:	5487      	strb	r7, [r0, r2]
 8000208:	6960      	ldr	r0, [r4, #20]
 800020a:	4aaa      	ldr	r2, [pc, #680]	; (80004b4 <.text_13>)
 800020c:	4290      	cmp	r0, r2
 800020e:	6868      	ldr	r0, [r5, #4]
 8000210:	d106      	bne.n	8000220 <SIGFOX_API_open+0xa0>
 8000212:	22fa      	movs	r2, #250	; 0xfa
 8000214:	0052      	lsls	r2, r2, #1
 8000216:	62c2      	str	r2, [r0, #44]	; 0x2c
 8000218:	2703      	movs	r7, #3
 800021a:	2231      	movs	r2, #49	; 0x31
 800021c:	5487      	strb	r7, [r0, r2]
 800021e:	e002      	b.n	8000226 <SIGFOX_API_open+0xa6>
 8000220:	62c3      	str	r3, [r0, #44]	; 0x2c
 8000222:	2231      	movs	r2, #49	; 0x31
 8000224:	5481      	strb	r1, [r0, r2]
 8000226:	2201      	movs	r2, #1
 8000228:	7b60      	ldrb	r0, [r4, #13]
 800022a:	2801      	cmp	r0, #1
 800022c:	d10c      	bne.n	8000248 <SIGFOX_API_open+0xc8>
 800022e:	6868      	ldr	r0, [r5, #4]
 8000230:	4fa1      	ldr	r7, [pc, #644]	; (80004b8 <.text_14>)
 8000232:	6087      	str	r7, [r0, #8]
 8000234:	60c3      	str	r3, [r0, #12]
 8000236:	6103      	str	r3, [r0, #16]
 8000238:	2332      	movs	r3, #50	; 0x32
 800023a:	54c2      	strb	r2, [r0, r3]
 800023c:	78f0      	ldrb	r0, [r6, #3]
 800023e:	0200      	lsls	r0, r0, #8
 8000240:	78b3      	ldrb	r3, [r6, #2]
 8000242:	4318      	orrs	r0, r3
 8000244:	686b      	ldr	r3, [r5, #4]
 8000246:	8698      	strh	r0, [r3, #52]	; 0x34
 8000248:	6820      	ldr	r0, [r4, #0]
 800024a:	686b      	ldr	r3, [r5, #4]
 800024c:	6018      	str	r0, [r3, #0]
 800024e:	6860      	ldr	r0, [r4, #4]
 8000250:	686b      	ldr	r3, [r5, #4]
 8000252:	6058      	str	r0, [r3, #4]
 8000254:	7b60      	ldrb	r0, [r4, #13]
 8000256:	686b      	ldr	r3, [r5, #4]
 8000258:	2656      	movs	r6, #86	; 0x56
 800025a:	5598      	strb	r0, [r3, r6]
 800025c:	6868      	ldr	r0, [r5, #4]
 800025e:	3058      	adds	r0, #88	; 0x58
 8000260:	68a3      	ldr	r3, [r4, #8]
 8000262:	6003      	str	r3, [r0, #0]
 8000264:	7b23      	ldrb	r3, [r4, #12]
 8000266:	2b01      	cmp	r3, #1
 8000268:	d101      	bne.n	800026e <SIGFOX_API_open+0xee>
 800026a:	2364      	movs	r3, #100	; 0x64
 800026c:	e003      	b.n	8000276 <SIGFOX_API_open+0xf6>
 800026e:	2b02      	cmp	r3, #2
 8000270:	d102      	bne.n	8000278 <SIGFOX_API_open+0xf8>
 8000272:	2396      	movs	r3, #150	; 0x96
 8000274:	009b      	lsls	r3, r3, #2
 8000276:	8083      	strh	r3, [r0, #4]
 8000278:	7b23      	ldrb	r3, [r4, #12]
 800027a:	7403      	strb	r3, [r0, #16]
 800027c:	68a3      	ldr	r3, [r4, #8]
 800027e:	263c      	movs	r6, #60	; 0x3c
 8000280:	4f9b      	ldr	r7, [pc, #620]	; (80004f0 <.text_16>)
 8000282:	42bb      	cmp	r3, r7
 8000284:	d10e      	bne.n	80002a4 <SIGFOX_API_open+0x124>
 8000286:	80c6      	strh	r6, [r0, #6]
 8000288:	4b9a      	ldr	r3, [pc, #616]	; (80004f4 <.text_17>)
 800028a:	8103      	strh	r3, [r0, #8]
 800028c:	7b60      	ldrb	r0, [r4, #13]
 800028e:	2804      	cmp	r0, #4
 8000290:	d100      	bne.n	8000294 <SIGFOX_API_open+0x114>
 8000292:	7029      	strb	r1, [r5, #0]
 8000294:	7b60      	ldrb	r0, [r4, #13]
 8000296:	2801      	cmp	r0, #1
 8000298:	d001      	beq.n	800029e <SIGFOX_API_open+0x11e>
 800029a:	2802      	cmp	r0, #2
 800029c:	d100      	bne.n	80002a0 <SIGFOX_API_open+0x120>
 800029e:	702a      	strb	r2, [r5, #0]
 80002a0:	2000      	movs	r0, #0
 80002a2:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 80002a4:	4f94      	ldr	r7, [pc, #592]	; (80004f8 <.text_18>)
 80002a6:	42bb      	cmp	r3, r7
 80002a8:	d104      	bne.n	80002b4 <SIGFOX_API_open+0x134>
 80002aa:	2308      	movs	r3, #8
 80002ac:	80c3      	strh	r3, [r0, #6]
 80002ae:	23fa      	movs	r3, #250	; 0xfa
 80002b0:	00db      	lsls	r3, r3, #3
 80002b2:	e7ea      	b.n	800028a <SIGFOX_API_open+0x10a>
 80002b4:	4f91      	ldr	r7, [pc, #580]	; (80004fc <.text_19>)
 80002b6:	42bb      	cmp	r3, r7
 80002b8:	d102      	bne.n	80002c0 <SIGFOX_API_open+0x140>
 80002ba:	80c6      	strh	r6, [r0, #6]
 80002bc:	4b7c      	ldr	r3, [pc, #496]	; (80004b0 <.text_12>)
 80002be:	e7e4      	b.n	800028a <SIGFOX_API_open+0x10a>
 80002c0:	6868      	ldr	r0, [r5, #4]
 80002c2:	f004 ff9f 	bl	8005204 <MCU_API_free>
 80002c6:	2114      	movs	r1, #20
 80002c8:	f000 fa62 	bl	8000790 <RETURN_CODE>
 80002cc:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}

080002ce <SIGFOX_API_close>:
 80002ce:	b570      	push	{r4, r5, r6, lr}
 80002d0:	2500      	movs	r5, #0
 80002d2:	2400      	movs	r4, #0
 80002d4:	4e33      	ldr	r6, [pc, #204]	; (80003a4 <.text_8>)
 80002d6:	7830      	ldrb	r0, [r6, #0]
 80002d8:	2800      	cmp	r0, #0
 80002da:	d101      	bne.n	80002e0 <SIGFOX_API_close+0x12>
 80002dc:	2021      	movs	r0, #33	; 0x21
 80002de:	bd70      	pop	{r4, r5, r6, pc}
 80002e0:	6870      	ldr	r0, [r6, #4]
 80002e2:	f004 ff8f 	bl	8005204 <MCU_API_free>
 80002e6:	0001      	movs	r1, r0
 80002e8:	d000      	beq.n	80002ec <SIGFOX_API_close+0x1e>
 80002ea:	2420      	movs	r4, #32
 80002ec:	7035      	strb	r5, [r6, #0]
 80002ee:	0021      	movs	r1, r4
 80002f0:	f000 fa4e 	bl	8000790 <RETURN_CODE>
 80002f4:	bd70      	pop	{r4, r5, r6, pc}

080002f6 <SIGFOX_API_send_frame>:
 80002f6:	b53e      	push	{r1, r2, r3, r4, r5, lr}
 80002f8:	9c06      	ldr	r4, [sp, #24]
 80002fa:	2c01      	cmp	r4, #1
 80002fc:	d101      	bne.n	8000302 <SIGFOX_API_send_frame+0xc>
 80002fe:	2501      	movs	r5, #1
 8000300:	e000      	b.n	8000304 <SIGFOX_API_send_frame+0xe>
 8000302:	2500      	movs	r5, #0
 8000304:	2800      	cmp	r0, #0
 8000306:	d101      	bne.n	800030c <SIGFOX_API_send_frame+0x16>
 8000308:	2033      	movs	r0, #51	; 0x33
 800030a:	bd3e      	pop	{r1, r2, r3, r4, r5, pc}
 800030c:	290d      	cmp	r1, #13
 800030e:	db01      	blt.n	8000314 <SIGFOX_API_send_frame+0x1e>
 8000310:	2030      	movs	r0, #48	; 0x30
 8000312:	bd3e      	pop	{r1, r2, r3, r4, r5, pc}
 8000314:	2a00      	cmp	r2, #0
 8000316:	d103      	bne.n	8000320 <SIGFOX_API_send_frame+0x2a>
 8000318:	2c01      	cmp	r4, #1
 800031a:	d101      	bne.n	8000320 <SIGFOX_API_send_frame+0x2a>
 800031c:	2031      	movs	r0, #49	; 0x31
 800031e:	bd3e      	pop	{r1, r2, r3, r4, r5, pc}
 8000320:	9502      	str	r5, [sp, #8]
 8000322:	9301      	str	r3, [sp, #4]
 8000324:	9200      	str	r2, [sp, #0]
 8000326:	000b      	movs	r3, r1
 8000328:	0002      	movs	r2, r0
 800032a:	2101      	movs	r1, #1
 800032c:	481d      	ldr	r0, [pc, #116]	; (80003a4 <.text_8>)
 800032e:	6840      	ldr	r0, [r0, #4]
 8000330:	f000 fb0e 	bl	8000950 <SIGFOX_INT_execute_communication_sequence>
 8000334:	bd3e      	pop	{r1, r2, r3, r4, r5, pc}

08000336 <SIGFOX_API_send_bit>:
 8000336:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8000338:	2402      	movs	r4, #2
 800033a:	4304      	orrs	r4, r0
 800033c:	2b01      	cmp	r3, #1
 800033e:	d106      	bne.n	800034e <SIGFOX_API_send_bit+0x18>
 8000340:	2001      	movs	r0, #1
 8000342:	466b      	mov	r3, sp
 8000344:	731c      	strb	r4, [r3, #12]
 8000346:	2900      	cmp	r1, #0
 8000348:	d104      	bne.n	8000354 <SIGFOX_API_send_bit+0x1e>
 800034a:	2034      	movs	r0, #52	; 0x34
 800034c:	e00c      	b.n	8000368 <SIGFOX_API_send_bit+0x32>
 800034e:	2000      	movs	r0, #0
 8000350:	466b      	mov	r3, sp
 8000352:	731c      	strb	r4, [r3, #12]
 8000354:	9002      	str	r0, [sp, #8]
 8000356:	9201      	str	r2, [sp, #4]
 8000358:	9100      	str	r1, [sp, #0]
 800035a:	2300      	movs	r3, #0
 800035c:	aa03      	add	r2, sp, #12
 800035e:	2100      	movs	r1, #0
 8000360:	4810      	ldr	r0, [pc, #64]	; (80003a4 <.text_8>)
 8000362:	6840      	ldr	r0, [r0, #4]
 8000364:	f000 faf4 	bl	8000950 <SIGFOX_INT_execute_communication_sequence>
 8000368:	b004      	add	sp, #16
 800036a:	bd10      	pop	{r4, pc}

0800036c <SIGFOX_API_send_outofband>:
 800036c:	b5e0      	push	{r5, r6, r7, lr}
 800036e:	2801      	cmp	r0, #1
 8000370:	dd01      	ble.n	8000376 <SIGFOX_API_send_outofband+0xa>
 8000372:	2035      	movs	r0, #53	; 0x35
 8000374:	bd0e      	pop	{r1, r2, r3, pc}
 8000376:	2800      	cmp	r0, #0
 8000378:	d102      	bne.n	8000380 <SIGFOX_API_send_outofband+0x14>
 800037a:	2103      	movs	r1, #3
 800037c:	2307      	movs	r3, #7
 800037e:	e003      	b.n	8000388 <SIGFOX_API_send_outofband+0x1c>
 8000380:	2801      	cmp	r0, #1
 8000382:	d101      	bne.n	8000388 <SIGFOX_API_send_outofband+0x1c>
 8000384:	2104      	movs	r1, #4
 8000386:	2305      	movs	r3, #5
 8000388:	2000      	movs	r0, #0
 800038a:	9002      	str	r0, [sp, #8]
 800038c:	2002      	movs	r0, #2
 800038e:	9001      	str	r0, [sp, #4]
 8000390:	2000      	movs	r0, #0
 8000392:	9000      	str	r0, [sp, #0]
 8000394:	b2db      	uxtb	r3, r3
 8000396:	2200      	movs	r2, #0
 8000398:	b2c9      	uxtb	r1, r1
 800039a:	4802      	ldr	r0, [pc, #8]	; (80003a4 <.text_8>)
 800039c:	6840      	ldr	r0, [r0, #4]
 800039e:	f000 fad7 	bl	8000950 <SIGFOX_INT_execute_communication_sequence>
 80003a2:	bd0e      	pop	{r1, r2, r3, pc}

080003a4 <.text_8>:
 80003a4:	2000011c 	.word	0x2000011c

080003a8 <SIGFOX_API_get_version>:
 80003a8:	b580      	push	{r7, lr}
 80003aa:	2a05      	cmp	r2, #5
 80003ac:	d81f      	bhi.n	80003ee <SIGFOX_API_get_version+0x46>
 80003ae:	a301      	add	r3, pc, #4	; (adr r3, 80003b4 <SIGFOX_API_get_version+0xc>)
 80003b0:	5c9b      	ldrb	r3, [r3, r2]
 80003b2:	449f      	add	pc, r3
 80003b4:	2c261604 	.word	0x2c261604
 80003b8:	3238      	.short	0x3238
 80003ba:	bf00      	nop
 80003bc:	a2ba      	add	r2, pc, #744	; (adr r2, 80006a8 <sfxlib_version>)
 80003be:	6002      	str	r2, [r0, #0]
 80003c0:	2900      	cmp	r1, #0
 80003c2:	d001      	beq.n	80003c8 <SIGFOX_API_get_version+0x20>
 80003c4:	2012      	movs	r0, #18
 80003c6:	7008      	strb	r0, [r1, #0]
 80003c8:	2000      	movs	r0, #0
 80003ca:	bd02      	pop	{r1, pc}
 80003cc:	f005 f8d6 	bl	800557c <MCU_API_get_version>
 80003d0:	0001      	movs	r1, r0
 80003d2:	d0f9      	beq.n	80003c8 <SIGFOX_API_get_version+0x20>
 80003d4:	215c      	movs	r1, #92	; 0x5c
 80003d6:	f000 f9db 	bl	8000790 <RETURN_CODE>
 80003da:	bd02      	pop	{r1, pc}
 80003dc:	f005 fdea 	bl	8005fb4 <RF_API_get_version>
 80003e0:	e7f6      	b.n	80003d0 <SIGFOX_API_get_version+0x28>
 80003e2:	f001 f8c3 	bl	800156c <SE_API_get_version>
 80003e6:	e7f3      	b.n	80003d0 <SIGFOX_API_get_version+0x28>
 80003e8:	f001 fb58 	bl	8001a9c <MONARCH_API_get_version>
 80003ec:	e7f0      	b.n	80003d0 <SIGFOX_API_get_version+0x28>
 80003ee:	215d      	movs	r1, #93	; 0x5d
 80003f0:	2000      	movs	r0, #0
 80003f2:	e7f0      	b.n	80003d6 <SIGFOX_API_get_version+0x2e>

080003f4 <SIGFOX_API_set_std_config>:
 80003f4:	b538      	push	{r3, r4, r5, lr}
 80003f6:	000c      	movs	r4, r1
 80003f8:	4da7      	ldr	r5, [pc, #668]	; (8000698 <.text_26>)
 80003fa:	7829      	ldrb	r1, [r5, #0]
 80003fc:	2901      	cmp	r1, #1
 80003fe:	d130      	bne.n	8000462 <SIGFOX_API_set_std_config+0x6e>
 8000400:	6869      	ldr	r1, [r5, #4]
 8000402:	6802      	ldr	r2, [r0, #0]
 8000404:	608a      	str	r2, [r1, #8]
 8000406:	6842      	ldr	r2, [r0, #4]
 8000408:	60ca      	str	r2, [r1, #12]
 800040a:	6880      	ldr	r0, [r0, #8]
 800040c:	6108      	str	r0, [r1, #16]
 800040e:	05c0      	lsls	r0, r0, #23
 8000410:	d509      	bpl.n	8000426 <SIGFOX_API_set_std_config+0x32>
 8000412:	6d88      	ldr	r0, [r1, #88]	; 0x58
 8000414:	4a39      	ldr	r2, [pc, #228]	; (80004fc <.text_19>)
 8000416:	4290      	cmp	r0, r2
 8000418:	d105      	bne.n	8000426 <SIGFOX_API_set_std_config+0x32>
 800041a:	0008      	movs	r0, r1
 800041c:	3058      	adds	r0, #88	; 0x58
 800041e:	4a34      	ldr	r2, [pc, #208]	; (80004f0 <.text_16>)
 8000420:	6002      	str	r2, [r0, #0]
 8000422:	4a34      	ldr	r2, [pc, #208]	; (80004f4 <.text_17>)
 8000424:	8102      	strh	r2, [r0, #8]
 8000426:	2056      	movs	r0, #86	; 0x56
 8000428:	5c08      	ldrb	r0, [r1, r0]
 800042a:	2801      	cmp	r0, #1
 800042c:	d10a      	bne.n	8000444 <SIGFOX_API_set_std_config+0x50>
 800042e:	0008      	movs	r0, r1
 8000430:	f000 f94f 	bl	80006d2 <SIGFOX_INT_get_max_micro_channel>
 8000434:	6869      	ldr	r1, [r5, #4]
 8000436:	86c8      	strh	r0, [r1, #54]	; 0x36
 8000438:	2800      	cmp	r0, #0
 800043a:	d101      	bne.n	8000440 <SIGFOX_API_set_std_config+0x4c>
 800043c:	2041      	movs	r0, #65	; 0x41
 800043e:	bd32      	pop	{r1, r4, r5, pc}
 8000440:	2032      	movs	r0, #50	; 0x32
 8000442:	540c      	strb	r4, [r1, r0]
 8000444:	6868      	ldr	r0, [r5, #4]
 8000446:	2156      	movs	r1, #86	; 0x56
 8000448:	5c41      	ldrb	r1, [r0, r1]
 800044a:	2902      	cmp	r1, #2
 800044c:	d107      	bne.n	800045e <SIGFOX_API_set_std_config+0x6a>
 800044e:	6881      	ldr	r1, [r0, #8]
 8000450:	2900      	cmp	r1, #0
 8000452:	d002      	beq.n	800045a <SIGFOX_API_set_std_config+0x66>
 8000454:	68c0      	ldr	r0, [r0, #12]
 8000456:	2806      	cmp	r0, #6
 8000458:	d201      	bcs.n	800045e <SIGFOX_API_set_std_config+0x6a>
 800045a:	2040      	movs	r0, #64	; 0x40
 800045c:	bd32      	pop	{r1, r4, r5, pc}
 800045e:	2002      	movs	r0, #2
 8000460:	7028      	strb	r0, [r5, #0]
 8000462:	2000      	movs	r0, #0
 8000464:	bd32      	pop	{r1, r4, r5, pc}

08000466 <SIGFOX_API_start_continuous_transmission>:
 8000466:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000468:	0007      	movs	r7, r0
 800046a:	000c      	movs	r4, r1
 800046c:	4e8a      	ldr	r6, [pc, #552]	; (8000698 <.text_26>)
 800046e:	7830      	ldrb	r0, [r6, #0]
 8000470:	2800      	cmp	r0, #0
 8000472:	d001      	beq.n	8000478 <SIGFOX_API_start_continuous_transmission+0x12>
 8000474:	2058      	movs	r0, #88	; 0x58
 8000476:	bdf2      	pop	{r1, r4, r5, r6, r7, pc}
 8000478:	f005 fb22 	bl	8005ac0 <RF_API_init>
 800047c:	0005      	movs	r5, r0
 800047e:	d001      	beq.n	8000484 <SIGFOX_API_start_continuous_transmission+0x1e>
 8000480:	2157      	movs	r1, #87	; 0x57
 8000482:	e00d      	b.n	80004a0 <SIGFOX_API_start_continuous_transmission+0x3a>
 8000484:	0038      	movs	r0, r7
 8000486:	f005 fce3 	bl	8005e50 <RF_API_change_frequency>
 800048a:	0005      	movs	r5, r0
 800048c:	d104      	bne.n	8000498 <SIGFOX_API_start_continuous_transmission+0x32>
 800048e:	0020      	movs	r0, r4
 8000490:	f005 fc66 	bl	8005d60 <RF_API_start_continuous_transmission>
 8000494:	0005      	movs	r5, r0
 8000496:	d006      	beq.n	80004a6 <SIGFOX_API_start_continuous_transmission+0x40>
 8000498:	f005 fbd8 	bl	8005c4c <RF_API_stop>
 800049c:	2157      	movs	r1, #87	; 0x57
 800049e:	0028      	movs	r0, r5
 80004a0:	f000 f976 	bl	8000790 <RETURN_CODE>
 80004a4:	bdf2      	pop	{r1, r4, r5, r6, r7, pc}
 80004a6:	2003      	movs	r0, #3
 80004a8:	7030      	strb	r0, [r6, #0]
 80004aa:	2000      	movs	r0, #0
 80004ac:	bdf2      	pop	{r1, r4, r5, r6, r7, pc}
	...

080004b0 <.text_12>:
 80004b0:	00001388 	.word	0x00001388

080004b4 <.text_13>:
 80004b4:	000493e0 	.word	0x000493e0

080004b8 <.text_14>:
 80004b8:	000001ff 	.word	0x000001ff

080004bc <SIGFOX_API_stop_continuous_transmission>:
 80004bc:	b538      	push	{r3, r4, r5, lr}
 80004be:	4c76      	ldr	r4, [pc, #472]	; (8000698 <.text_26>)
 80004c0:	7820      	ldrb	r0, [r4, #0]
 80004c2:	2803      	cmp	r0, #3
 80004c4:	d001      	beq.n	80004ca <SIGFOX_API_stop_continuous_transmission+0xe>
 80004c6:	205a      	movs	r0, #90	; 0x5a
 80004c8:	bd32      	pop	{r1, r4, r5, pc}
 80004ca:	f005 fcaf 	bl	8005e2c <RF_API_stop_continuous_transmission>
 80004ce:	2500      	movs	r5, #0
 80004d0:	0001      	movs	r1, r0
 80004d2:	d001      	beq.n	80004d8 <SIGFOX_API_stop_continuous_transmission+0x1c>
 80004d4:	7025      	strb	r5, [r4, #0]
 80004d6:	e004      	b.n	80004e2 <SIGFOX_API_stop_continuous_transmission+0x26>
 80004d8:	f005 fbb8 	bl	8005c4c <RF_API_stop>
 80004dc:	0001      	movs	r1, r0
 80004de:	7025      	strb	r5, [r4, #0]
 80004e0:	d003      	beq.n	80004ea <SIGFOX_API_stop_continuous_transmission+0x2e>
 80004e2:	2159      	movs	r1, #89	; 0x59
 80004e4:	f000 f954 	bl	8000790 <RETURN_CODE>
 80004e8:	bd32      	pop	{r1, r4, r5, pc}
 80004ea:	2000      	movs	r0, #0
 80004ec:	bd32      	pop	{r1, r4, r5, pc}
	...

080004f0 <.text_16>:
 80004f0:	0002ee00 	.word	0x0002ee00

080004f4 <.text_17>:
 80004f4:	00005208 	.word	0x00005208

080004f8 <.text_18>:
 80004f8:	000030d4 	.word	0x000030d4

080004fc <.text_19>:
 80004fc:	00008ca0 	.word	0x00008ca0

08000500 <SIGFOX_API_send_test_frame>:
 8000500:	b5fe      	push	{r1, r2, r3, r4, r5, r6, r7, lr}
 8000502:	0005      	movs	r5, r0
 8000504:	000e      	movs	r6, r1
 8000506:	a802      	add	r0, sp, #8
 8000508:	a165      	add	r1, pc, #404	; (adr r1, 80006a0 <.text_28>)
 800050a:	680c      	ldr	r4, [r1, #0]
 800050c:	6004      	str	r4, [r0, #0]
 800050e:	d101      	bne.n	8000514 <SIGFOX_API_send_test_frame+0x14>
 8000510:	2053      	movs	r0, #83	; 0x53
 8000512:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8000514:	2a0d      	cmp	r2, #13
 8000516:	db01      	blt.n	800051c <SIGFOX_API_send_test_frame+0x1c>
 8000518:	2052      	movs	r0, #82	; 0x52
 800051a:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800051c:	4c5e      	ldr	r4, [pc, #376]	; (8000698 <.text_26>)
 800051e:	7820      	ldrb	r0, [r4, #0]
 8000520:	2802      	cmp	r0, #2
 8000522:	d001      	beq.n	8000528 <SIGFOX_API_send_test_frame+0x28>
 8000524:	2051      	movs	r0, #81	; 0x51
 8000526:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8000528:	2003      	movs	r0, #3
 800052a:	7020      	strb	r0, [r4, #0]
 800052c:	2000      	movs	r0, #0
 800052e:	6861      	ldr	r1, [r4, #4]
 8000530:	1809      	adds	r1, r1, r0
 8000532:	2764      	movs	r7, #100	; 0x64
 8000534:	5dc9      	ldrb	r1, [r1, r7]
 8000536:	af02      	add	r7, sp, #8
 8000538:	5c3f      	ldrb	r7, [r7, r0]
 800053a:	42b9      	cmp	r1, r7
 800053c:	d10e      	bne.n	800055c <SIGFOX_API_send_test_frame+0x5c>
 800053e:	1c40      	adds	r0, r0, #1
 8000540:	2804      	cmp	r0, #4
 8000542:	dbf4      	blt.n	800052e <SIGFOX_API_send_test_frame+0x2e>
 8000544:	9301      	str	r3, [sp, #4]
 8000546:	2000      	movs	r0, #0
 8000548:	9000      	str	r0, [sp, #0]
 800054a:	0013      	movs	r3, r2
 800054c:	0032      	movs	r2, r6
 800054e:	2101      	movs	r1, #1
 8000550:	6860      	ldr	r0, [r4, #4]
 8000552:	f000 fab9 	bl	8000ac8 <SIGFOX_INT_prepare_transmission>
 8000556:	0001      	movs	r1, r0
 8000558:	d002      	beq.n	8000560 <SIGFOX_API_send_test_frame+0x60>
 800055a:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800055c:	2050      	movs	r0, #80	; 0x50
 800055e:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8000560:	6860      	ldr	r0, [r4, #4]
 8000562:	f000 f9e1 	bl	8000928 <SIGFOX_INT_store_nvm>
 8000566:	0001      	movs	r1, r0
 8000568:	d003      	beq.n	8000572 <SIGFOX_API_send_test_frame+0x72>
 800056a:	2154      	movs	r1, #84	; 0x54
 800056c:	f000 f910 	bl	8000790 <RETURN_CODE>
 8000570:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8000572:	2d00      	cmp	r5, #0
 8000574:	d104      	bne.n	8000580 <SIGFOX_API_send_test_frame+0x80>
 8000576:	2100      	movs	r1, #0
 8000578:	6860      	ldr	r0, [r4, #4]
 800057a:	f000 fe1f 	bl	80011bc <SIGFOX_INT_compute_uplink_frequency>
 800057e:	0005      	movs	r5, r0
 8000580:	002a      	movs	r2, r5
 8000582:	2100      	movs	r1, #0
 8000584:	6860      	ldr	r0, [r4, #4]
 8000586:	f000 fbbb 	bl	8000d00 <SIGFOX_INT_send_single_frame>
 800058a:	0001      	movs	r1, r0
 800058c:	d102      	bne.n	8000594 <SIGFOX_API_send_test_frame+0x94>
 800058e:	2002      	movs	r0, #2
 8000590:	7020      	strb	r0, [r4, #0]
 8000592:	2000      	movs	r0, #0
 8000594:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
	...

08000598 <SIGFOX_API_receive_test_frame>:
 8000598:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800059a:	000d      	movs	r5, r1
 800059c:	0017      	movs	r7, r2
 800059e:	001e      	movs	r6, r3
 80005a0:	4669      	mov	r1, sp
 80005a2:	bf00      	nop
 80005a4:	a23f      	add	r2, pc, #252	; (adr r2, 80006a4 <.text_29>)
 80005a6:	6813      	ldr	r3, [r2, #0]
 80005a8:	600b      	str	r3, [r1, #0]
 80005aa:	4c3b      	ldr	r4, [pc, #236]	; (8000698 <.text_26>)
 80005ac:	7821      	ldrb	r1, [r4, #0]
 80005ae:	2902      	cmp	r1, #2
 80005b0:	d001      	beq.n	80005b6 <SIGFOX_API_receive_test_frame+0x1e>
 80005b2:	2056      	movs	r0, #86	; 0x56
 80005b4:	bdf2      	pop	{r1, r4, r5, r6, r7, pc}
 80005b6:	2104      	movs	r1, #4
 80005b8:	7021      	strb	r1, [r4, #0]
 80005ba:	2100      	movs	r1, #0
 80005bc:	6862      	ldr	r2, [r4, #4]
 80005be:	1852      	adds	r2, r2, r1
 80005c0:	2364      	movs	r3, #100	; 0x64
 80005c2:	5cd2      	ldrb	r2, [r2, r3]
 80005c4:	466b      	mov	r3, sp
 80005c6:	5c5b      	ldrb	r3, [r3, r1]
 80005c8:	429a      	cmp	r2, r3
 80005ca:	d110      	bne.n	80005ee <SIGFOX_API_receive_test_frame+0x56>
 80005cc:	1c49      	adds	r1, r1, #1
 80005ce:	2904      	cmp	r1, #4
 80005d0:	dbf4      	blt.n	80005bc <SIGFOX_API_receive_test_frame+0x24>
 80005d2:	2800      	cmp	r0, #0
 80005d4:	d102      	bne.n	80005dc <SIGFOX_API_receive_test_frame+0x44>
 80005d6:	6860      	ldr	r0, [r4, #4]
 80005d8:	f000 fe38 	bl	800124c <SIGFOX_INT_compute_downlink_frequency>
 80005dc:	2301      	movs	r3, #1
 80005de:	0002      	movs	r2, r0
 80005e0:	0031      	movs	r1, r6
 80005e2:	0028      	movs	r0, r5
 80005e4:	f000 fd4c 	bl	8001080 <SIGFOX_INT_downlink_configuration>
 80005e8:	0001      	movs	r1, r0
 80005ea:	d002      	beq.n	80005f2 <SIGFOX_API_receive_test_frame+0x5a>
 80005ec:	bdf2      	pop	{r1, r4, r5, r6, r7, pc}
 80005ee:	2055      	movs	r0, #85	; 0x55
 80005f0:	bdf2      	pop	{r1, r4, r5, r6, r7, pc}
 80005f2:	003a      	movs	r2, r7
 80005f4:	0029      	movs	r1, r5
 80005f6:	6860      	ldr	r0, [r4, #4]
 80005f8:	f000 fd6a 	bl	80010d0 <SIGFOX_INT_get_received_frames>
 80005fc:	2102      	movs	r1, #2
 80005fe:	289b      	cmp	r0, #155	; 0x9b
 8000600:	d100      	bne.n	8000604 <SIGFOX_API_receive_test_frame+0x6c>
 8000602:	7021      	strb	r1, [r4, #0]
 8000604:	0002      	movs	r2, r0
 8000606:	d106      	bne.n	8000616 <SIGFOX_API_receive_test_frame+0x7e>
 8000608:	6860      	ldr	r0, [r4, #4]
 800060a:	2262      	movs	r2, #98	; 0x62
 800060c:	5a80      	ldrh	r0, [r0, r2]
 800060e:	9a06      	ldr	r2, [sp, #24]
 8000610:	8010      	strh	r0, [r2, #0]
 8000612:	7021      	strb	r1, [r4, #0]
 8000614:	2000      	movs	r0, #0
 8000616:	bdf2      	pop	{r1, r4, r5, r6, r7, pc}

08000618 <SIGFOX_API_get_info>:
 8000618:	2100      	movs	r1, #0
 800061a:	7001      	strb	r1, [r0, #0]
 800061c:	491e      	ldr	r1, [pc, #120]	; (8000698 <.text_26>)
 800061e:	780a      	ldrb	r2, [r1, #0]
 8000620:	2a00      	cmp	r2, #0
 8000622:	d006      	beq.n	8000632 <SIGFOX_API_get_info+0x1a>
 8000624:	6849      	ldr	r1, [r1, #4]
 8000626:	2256      	movs	r2, #86	; 0x56
 8000628:	5c8a      	ldrb	r2, [r1, r2]
 800062a:	2a02      	cmp	r2, #2
 800062c:	d101      	bne.n	8000632 <SIGFOX_API_get_info+0x1a>
 800062e:	6909      	ldr	r1, [r1, #16]
 8000630:	7001      	strb	r1, [r0, #0]
 8000632:	2000      	movs	r0, #0
 8000634:	4770      	bx	lr

08000636 <SIGFOX_API_get_device_id>:
 8000636:	b580      	push	{r7, lr}
 8000638:	f000 fe0a 	bl	8001250 <SIGFOX_INT_get_device_id>
 800063c:	bd02      	pop	{r1, pc}

0800063e <SIGFOX_API_get_initial_pac>:
 800063e:	b538      	push	{r3, r4, r5, lr}
 8000640:	0005      	movs	r5, r0
 8000642:	f000 ffaa 	bl	800159a <SE_API_open>
 8000646:	0004      	movs	r4, r0
 8000648:	d10d      	bne.n	8000666 <SIGFOX_API_get_initial_pac+0x28>
 800064a:	0028      	movs	r0, r5
 800064c:	f000 ffae 	bl	80015ac <SE_API_get_initial_pac>
 8000650:	0004      	movs	r4, r0
 8000652:	d004      	beq.n	800065e <SIGFOX_API_get_initial_pac+0x20>
 8000654:	f000 ffa3 	bl	800159e <SE_API_close>
 8000658:	215b      	movs	r1, #91	; 0x5b
 800065a:	0020      	movs	r0, r4
 800065c:	e004      	b.n	8000668 <SIGFOX_API_get_initial_pac+0x2a>
 800065e:	f000 ff9e 	bl	800159e <SE_API_close>
 8000662:	0004      	movs	r4, r0
 8000664:	d003      	beq.n	800066e <SIGFOX_API_get_initial_pac+0x30>
 8000666:	215b      	movs	r1, #91	; 0x5b
 8000668:	f000 f892 	bl	8000790 <RETURN_CODE>
 800066c:	bd32      	pop	{r1, r4, r5, pc}
 800066e:	2000      	movs	r0, #0
 8000670:	bd32      	pop	{r1, r4, r5, pc}

08000672 <SIGFOX_API_set_rc_sync_period>:
 8000672:	b580      	push	{r7, lr}
 8000674:	4909      	ldr	r1, [pc, #36]	; (800069c <.text_27>)
 8000676:	4288      	cmp	r0, r1
 8000678:	db01      	blt.n	800067e <SIGFOX_API_set_rc_sync_period+0xc>
 800067a:	20b1      	movs	r0, #177	; 0xb1
 800067c:	bd02      	pop	{r1, pc}
 800067e:	1c40      	adds	r0, r0, #1
 8000680:	b280      	uxth	r0, r0
 8000682:	f001 f935 	bl	80018f0 <SE_API_set_rc_sync_period>
 8000686:	0001      	movs	r1, r0
 8000688:	d003      	beq.n	8000692 <SIGFOX_API_set_rc_sync_period+0x20>
 800068a:	21b0      	movs	r1, #176	; 0xb0
 800068c:	f000 f880 	bl	8000790 <RETURN_CODE>
 8000690:	bd02      	pop	{r1, pc}
 8000692:	2000      	movs	r0, #0
 8000694:	bd02      	pop	{r1, pc}
	...

08000698 <.text_26>:
 8000698:	2000011c 	.word	0x2000011c

0800069c <.text_27>:
 800069c:	00000fff 	.word	0x00000fff

080006a0 <.text_28>:
 80006a0:	fedcba98 	.word	0xfedcba98

080006a4 <.text_29>:
 80006a4:	fedcba98 	.word	0xfedcba98

080006a8 <sfxlib_version>:
 80006a8:	382e3256 535f312e 44465f45 4f4d5f4c     V2.8.1_SE_FDL_MO
 80006b8:	0000004e                                N...

080006bc <SIGFOX_INT_randomize>:
 80006bc:	0001      	movs	r1, r0
 80006be:	78c8      	ldrb	r0, [r1, #3]
 80006c0:	0202      	lsls	r2, r0, #8
 80006c2:	7888      	ldrb	r0, [r1, #2]
 80006c4:	4302      	orrs	r2, r0
 80006c6:	7848      	ldrb	r0, [r1, #1]
 80006c8:	0200      	lsls	r0, r0, #8
 80006ca:	7809      	ldrb	r1, [r1, #0]
 80006cc:	4308      	orrs	r0, r1
 80006ce:	4050      	eors	r0, r2
 80006d0:	4770      	bx	lr

080006d2 <SIGFOX_INT_get_max_micro_channel>:
 80006d2:	b520      	push	{r5, lr}
 80006d4:	0003      	movs	r3, r0
 80006d6:	2200      	movs	r2, #0
 80006d8:	2000      	movs	r0, #0
 80006da:	2100      	movs	r1, #0
 80006dc:	0085      	lsls	r5, r0, #2
 80006de:	195d      	adds	r5, r3, r5
 80006e0:	68ad      	ldr	r5, [r5, #8]
 80006e2:	40cd      	lsrs	r5, r1
 80006e4:	07ed      	lsls	r5, r5, #31
 80006e6:	d500      	bpl.n	80006ea <SIGFOX_INT_get_max_micro_channel+0x18>
 80006e8:	1c52      	adds	r2, r2, #1
 80006ea:	1c49      	adds	r1, r1, #1
 80006ec:	2920      	cmp	r1, #32
 80006ee:	dbf5      	blt.n	80006dc <SIGFOX_INT_get_max_micro_channel+0xa>
 80006f0:	1c40      	adds	r0, r0, #1
 80006f2:	2803      	cmp	r0, #3
 80006f4:	dbf1      	blt.n	80006da <SIGFOX_INT_get_max_micro_channel+0x8>
 80006f6:	2006      	movs	r0, #6
 80006f8:	4342      	muls	r2, r0
 80006fa:	b290      	uxth	r0, r2
 80006fc:	bd20      	pop	{r5, pc}

080006fe <SIGFOX_INT_get_macro_channel_index>:
 80006fe:	b5b0      	push	{r4, r5, r7, lr}
 8000700:	0004      	movs	r4, r0
 8000702:	2500      	movs	r5, #0
 8000704:	2700      	movs	r7, #0
 8000706:	1e48      	subs	r0, r1, #1
 8000708:	2106      	movs	r1, #6
 800070a:	f001 fbeb 	bl	8001ee4 <__divsi3>
 800070e:	1c40      	adds	r0, r0, #1
 8000710:	b2c0      	uxtb	r0, r0
 8000712:	2200      	movs	r2, #0
 8000714:	4287      	cmp	r7, r0
 8000716:	d016      	beq.n	8000746 <SIGFOX_INT_get_macro_channel_index+0x48>
 8000718:	2300      	movs	r3, #0
 800071a:	0039      	movs	r1, r7
 800071c:	4281      	cmp	r1, r0
 800071e:	d00e      	beq.n	800073e <SIGFOX_INT_get_macro_channel_index+0x40>
 8000720:	0097      	lsls	r7, r2, #2
 8000722:	19e7      	adds	r7, r4, r7
 8000724:	68bf      	ldr	r7, [r7, #8]
 8000726:	40df      	lsrs	r7, r3
 8000728:	07ff      	lsls	r7, r7, #31
 800072a:	d505      	bpl.n	8000738 <SIGFOX_INT_get_macro_channel_index+0x3a>
 800072c:	1c49      	adds	r1, r1, #1
 800072e:	b2c9      	uxtb	r1, r1
 8000730:	4288      	cmp	r0, r1
 8000732:	d101      	bne.n	8000738 <SIGFOX_INT_get_macro_channel_index+0x3a>
 8000734:	0155      	lsls	r5, r2, #5
 8000736:	18ed      	adds	r5, r5, r3
 8000738:	1c5b      	adds	r3, r3, #1
 800073a:	2b20      	cmp	r3, #32
 800073c:	dbee      	blt.n	800071c <SIGFOX_INT_get_macro_channel_index+0x1e>
 800073e:	000f      	movs	r7, r1
 8000740:	1c52      	adds	r2, r2, #1
 8000742:	2a03      	cmp	r2, #3
 8000744:	dbe6      	blt.n	8000714 <SIGFOX_INT_get_macro_channel_index+0x16>
 8000746:	b2e8      	uxtb	r0, r5
 8000748:	bdb0      	pop	{r4, r5, r7, pc}

0800074a <SIGFOX_INT_dc_lbt_channel_pn_max>:
 800074a:	b5f0      	push	{r4, r5, r6, r7, lr}
 800074c:	000c      	movs	r4, r1
 800074e:	0005      	movs	r5, r0
 8000750:	3558      	adds	r5, #88	; 0x58
 8000752:	88ae      	ldrh	r6, [r5, #4]
 8000754:	6d80      	ldr	r0, [r0, #88]	; 0x58
 8000756:	0031      	movs	r1, r6
 8000758:	f001 fbb2 	bl	8001ec0 <__udivsi3>
 800075c:	0007      	movs	r7, r0
 800075e:	8928      	ldrh	r0, [r5, #8]
 8000760:	0031      	movs	r1, r6
 8000762:	f001 fbbf 	bl	8001ee4 <__divsi3>
 8000766:	1a38      	subs	r0, r7, r0
 8000768:	88e9      	ldrh	r1, [r5, #6]
 800076a:	4361      	muls	r1, r4
 800076c:	1a40      	subs	r0, r0, r1
 800076e:	b280      	uxth	r0, r0
 8000770:	bdf0      	pop	{r4, r5, r6, r7, pc}

08000772 <SIGFOX_INT_dc_lbt_channel_pn_min>:
 8000772:	b530      	push	{r4, r5, lr}
 8000774:	0002      	movs	r2, r0
 8000776:	000c      	movs	r4, r1
 8000778:	0015      	movs	r5, r2
 800077a:	355c      	adds	r5, #92	; 0x5c
 800077c:	88a8      	ldrh	r0, [r5, #4]
 800077e:	215c      	movs	r1, #92	; 0x5c
 8000780:	5a51      	ldrh	r1, [r2, r1]
 8000782:	f001 fbaf 	bl	8001ee4 <__divsi3>
 8000786:	8869      	ldrh	r1, [r5, #2]
 8000788:	434c      	muls	r4, r1
 800078a:	1900      	adds	r0, r0, r4
 800078c:	b280      	uxth	r0, r0
 800078e:	bd30      	pop	{r4, r5, pc}

08000790 <RETURN_CODE>:
 8000790:	0202      	lsls	r2, r0, #8
 8000792:	b2c8      	uxtb	r0, r1
 8000794:	4310      	orrs	r0, r2
 8000796:	4770      	bx	lr

08000798 <SIGFOX_INT_compute_channels>:
 8000798:	b5f4      	push	{r2, r4, r5, r6, r7, lr}
 800079a:	b082      	sub	sp, #8
 800079c:	0004      	movs	r4, r0
 800079e:	2056      	movs	r0, #86	; 0x56
 80007a0:	5c20      	ldrb	r0, [r4, r0]
 80007a2:	1c49      	adds	r1, r1, #1
 80007a4:	9100      	str	r1, [sp, #0]
 80007a6:	4fc7      	ldr	r7, [pc, #796]	; (8000ac4 <.text_12>)
 80007a8:	2804      	cmp	r0, #4
 80007aa:	d001      	beq.n	80007b0 <SIGFOX_INT_compute_channels+0x18>
 80007ac:	2802      	cmp	r0, #2
 80007ae:	d147      	bne.n	8000840 <SIGFOX_INT_compute_channels+0xa8>
 80007b0:	8ca0      	ldrh	r0, [r4, #36]	; 0x24
 80007b2:	2800      	cmp	r0, #0
 80007b4:	d002      	beq.n	80007bc <SIGFOX_INT_compute_channels+0x24>
 80007b6:	1c79      	adds	r1, r7, #1
 80007b8:	4288      	cmp	r0, r1
 80007ba:	db05      	blt.n	80007c8 <SIGFOX_INT_compute_channels+0x30>
 80007bc:	0020      	movs	r0, r4
 80007be:	3064      	adds	r0, #100	; 0x64
 80007c0:	f7ff ff7c 	bl	80006bc <SIGFOX_INT_randomize>
 80007c4:	4038      	ands	r0, r7
 80007c6:	84a0      	strh	r0, [r4, #36]	; 0x24
 80007c8:	4668      	mov	r0, sp
 80007ca:	7a00      	ldrb	r0, [r0, #8]
 80007cc:	2801      	cmp	r0, #1
 80007ce:	d11b      	bne.n	8000808 <SIGFOX_INT_compute_channels+0x70>
 80007d0:	2101      	movs	r1, #1
 80007d2:	0020      	movs	r0, r4
 80007d4:	f7ff ffb9 	bl	800074a <SIGFOX_INT_dc_lbt_channel_pn_max>
 80007d8:	0005      	movs	r5, r0
 80007da:	2101      	movs	r1, #1
 80007dc:	0020      	movs	r0, r4
 80007de:	f7ff ffc8 	bl	8000772 <SIGFOX_INT_dc_lbt_channel_pn_min>
 80007e2:	2301      	movs	r3, #1
 80007e4:	002a      	movs	r2, r5
 80007e6:	0001      	movs	r1, r0
 80007e8:	8ca0      	ldrh	r0, [r4, #36]	; 0x24
 80007ea:	f000 fd4b 	bl	8001284 <SIGFOX_PN_next_pn>
 80007ee:	84a0      	strh	r0, [r4, #36]	; 0x24
 80007f0:	8320      	strh	r0, [r4, #24]
 80007f2:	0020      	movs	r0, r4
 80007f4:	3056      	adds	r0, #86	; 0x56
 80007f6:	8ca1      	ldrh	r1, [r4, #36]	; 0x24
 80007f8:	8902      	ldrh	r2, [r0, #8]
 80007fa:	1889      	adds	r1, r1, r2
 80007fc:	8361      	strh	r1, [r4, #26]
 80007fe:	8ca1      	ldrh	r1, [r4, #36]	; 0x24
 8000800:	8900      	ldrh	r0, [r0, #8]
 8000802:	1a08      	subs	r0, r1, r0
 8000804:	83a0      	strh	r0, [r4, #28]
 8000806:	e01b      	b.n	8000840 <SIGFOX_INT_compute_channels+0xa8>
 8000808:	2500      	movs	r5, #0
 800080a:	0026      	movs	r6, r4
 800080c:	2100      	movs	r1, #0
 800080e:	0030      	movs	r0, r6
 8000810:	f7ff ff9b 	bl	800074a <SIGFOX_INT_dc_lbt_channel_pn_max>
 8000814:	0004      	movs	r4, r0
 8000816:	2100      	movs	r1, #0
 8000818:	0030      	movs	r0, r6
 800081a:	f7ff ffaa 	bl	8000772 <SIGFOX_INT_dc_lbt_channel_pn_min>
 800081e:	2301      	movs	r3, #1
 8000820:	0022      	movs	r2, r4
 8000822:	0001      	movs	r1, r0
 8000824:	8cb0      	ldrh	r0, [r6, #36]	; 0x24
 8000826:	f000 fd2d 	bl	8001284 <SIGFOX_PN_next_pn>
 800082a:	84b0      	strh	r0, [r6, #36]	; 0x24
 800082c:	0031      	movs	r1, r6
 800082e:	3118      	adds	r1, #24
 8000830:	006a      	lsls	r2, r5, #1
 8000832:	5288      	strh	r0, [r1, r2]
 8000834:	1c6d      	adds	r5, r5, #1
 8000836:	b2ed      	uxtb	r5, r5
 8000838:	9800      	ldr	r0, [sp, #0]
 800083a:	4285      	cmp	r5, r0
 800083c:	dbe6      	blt.n	800080c <SIGFOX_INT_compute_channels+0x74>
 800083e:	0034      	movs	r4, r6
 8000840:	2056      	movs	r0, #86	; 0x56
 8000842:	5c20      	ldrb	r0, [r4, r0]
 8000844:	2801      	cmp	r0, #1
 8000846:	d158      	bne.n	80008fa <SIGFOX_INT_compute_channels+0x162>
 8000848:	8ea0      	ldrh	r0, [r4, #52]	; 0x34
 800084a:	2800      	cmp	r0, #0
 800084c:	d002      	beq.n	8000854 <SIGFOX_INT_compute_channels+0xbc>
 800084e:	1c79      	adds	r1, r7, #1
 8000850:	4288      	cmp	r0, r1
 8000852:	db05      	blt.n	8000860 <SIGFOX_INT_compute_channels+0xc8>
 8000854:	0020      	movs	r0, r4
 8000856:	3064      	adds	r0, #100	; 0x64
 8000858:	f7ff ff30 	bl	80006bc <SIGFOX_INT_randomize>
 800085c:	4007      	ands	r7, r0
 800085e:	86a7      	strh	r7, [r4, #52]	; 0x34
 8000860:	8ca0      	ldrh	r0, [r4, #36]	; 0x24
 8000862:	2800      	cmp	r0, #0
 8000864:	d001      	beq.n	800086a <SIGFOX_INT_compute_channels+0xd2>
 8000866:	2880      	cmp	r0, #128	; 0x80
 8000868:	db06      	blt.n	8000878 <SIGFOX_INT_compute_channels+0xe0>
 800086a:	0020      	movs	r0, r4
 800086c:	3064      	adds	r0, #100	; 0x64
 800086e:	f7ff ff25 	bl	80006bc <SIGFOX_INT_randomize>
 8000872:	0640      	lsls	r0, r0, #25
 8000874:	0e40      	lsrs	r0, r0, #25
 8000876:	84a0      	strh	r0, [r4, #36]	; 0x24
 8000878:	4668      	mov	r0, sp
 800087a:	7a00      	ldrb	r0, [r0, #8]
 800087c:	2801      	cmp	r0, #1
 800087e:	d11e      	bne.n	80008be <SIGFOX_INT_compute_channels+0x126>
 8000880:	2301      	movs	r3, #1
 8000882:	8ee2      	ldrh	r2, [r4, #54]	; 0x36
 8000884:	1d52      	adds	r2, r2, #5
 8000886:	b292      	uxth	r2, r2
 8000888:	2108      	movs	r1, #8
 800088a:	8ea0      	ldrh	r0, [r4, #52]	; 0x34
 800088c:	f000 fcfa 	bl	8001284 <SIGFOX_PN_next_pn>
 8000890:	86a0      	strh	r0, [r4, #52]	; 0x34
 8000892:	2300      	movs	r3, #0
 8000894:	2226      	movs	r2, #38	; 0x26
 8000896:	2104      	movs	r1, #4
 8000898:	8ca0      	ldrh	r0, [r4, #36]	; 0x24
 800089a:	f000 fcf3 	bl	8001284 <SIGFOX_PN_next_pn>
 800089e:	84a0      	strh	r0, [r4, #36]	; 0x24
 80008a0:	8ea0      	ldrh	r0, [r4, #52]	; 0x34
 80008a2:	8720      	strh	r0, [r4, #56]	; 0x38
 80008a4:	8ea0      	ldrh	r0, [r4, #52]	; 0x34
 80008a6:	1c40      	adds	r0, r0, #1
 80008a8:	8760      	strh	r0, [r4, #58]	; 0x3a
 80008aa:	8ea0      	ldrh	r0, [r4, #52]	; 0x34
 80008ac:	1e40      	subs	r0, r0, #1
 80008ae:	87a0      	strh	r0, [r4, #60]	; 0x3c
 80008b0:	8ca0      	ldrh	r0, [r4, #36]	; 0x24
 80008b2:	8320      	strh	r0, [r4, #24]
 80008b4:	8ca0      	ldrh	r0, [r4, #36]	; 0x24
 80008b6:	8360      	strh	r0, [r4, #26]
 80008b8:	8ca0      	ldrh	r0, [r4, #36]	; 0x24
 80008ba:	83a0      	strh	r0, [r4, #28]
 80008bc:	bdf7      	pop	{r0, r1, r2, r4, r5, r6, r7, pc}
 80008be:	2500      	movs	r5, #0
 80008c0:	2301      	movs	r3, #1
 80008c2:	8ee2      	ldrh	r2, [r4, #54]	; 0x36
 80008c4:	1d92      	adds	r2, r2, #6
 80008c6:	b292      	uxth	r2, r2
 80008c8:	2107      	movs	r1, #7
 80008ca:	8ea0      	ldrh	r0, [r4, #52]	; 0x34
 80008cc:	f000 fcda 	bl	8001284 <SIGFOX_PN_next_pn>
 80008d0:	86a0      	strh	r0, [r4, #52]	; 0x34
 80008d2:	2300      	movs	r3, #0
 80008d4:	2226      	movs	r2, #38	; 0x26
 80008d6:	2104      	movs	r1, #4
 80008d8:	8ca0      	ldrh	r0, [r4, #36]	; 0x24
 80008da:	f000 fcd3 	bl	8001284 <SIGFOX_PN_next_pn>
 80008de:	84a0      	strh	r0, [r4, #36]	; 0x24
 80008e0:	0068      	lsls	r0, r5, #1
 80008e2:	8ea1      	ldrh	r1, [r4, #52]	; 0x34
 80008e4:	1822      	adds	r2, r4, r0
 80008e6:	8711      	strh	r1, [r2, #56]	; 0x38
 80008e8:	8ca1      	ldrh	r1, [r4, #36]	; 0x24
 80008ea:	0022      	movs	r2, r4
 80008ec:	3218      	adds	r2, #24
 80008ee:	5211      	strh	r1, [r2, r0]
 80008f0:	1c6d      	adds	r5, r5, #1
 80008f2:	b2ed      	uxtb	r5, r5
 80008f4:	9800      	ldr	r0, [sp, #0]
 80008f6:	4285      	cmp	r5, r0
 80008f8:	dbe2      	blt.n	80008c0 <SIGFOX_INT_compute_channels+0x128>
 80008fa:	bdf7      	pop	{r0, r1, r2, r4, r5, r6, r7, pc}

080008fc <SIGFOX_INT_compute_carrier_sense_frequency>:
 80008fc:	6802      	ldr	r2, [r0, #0]
 80008fe:	0049      	lsls	r1, r1, #1
 8000900:	1841      	adds	r1, r0, r1
 8000902:	8b09      	ldrh	r1, [r1, #24]
 8000904:	235c      	movs	r3, #92	; 0x5c
 8000906:	5ac3      	ldrh	r3, [r0, r3]
 8000908:	4359      	muls	r1, r3
 800090a:	1851      	adds	r1, r2, r1
 800090c:	6d83      	ldr	r3, [r0, #88]	; 0x58
 800090e:	085b      	lsrs	r3, r3, #1
 8000910:	1ac9      	subs	r1, r1, r3
 8000912:	4291      	cmp	r1, r2
 8000914:	d301      	bcc.n	800091a <SIGFOX_INT_compute_carrier_sense_frequency+0x1e>
 8000916:	2101      	movs	r1, #1
 8000918:	e001      	b.n	800091e <SIGFOX_INT_compute_carrier_sense_frequency+0x22>
 800091a:	2100      	movs	r1, #0
 800091c:	43c9      	mvns	r1, r1
 800091e:	6a82      	ldr	r2, [r0, #40]	; 0x28
 8000920:	6ac0      	ldr	r0, [r0, #44]	; 0x2c
 8000922:	4341      	muls	r1, r0
 8000924:	1850      	adds	r0, r2, r1
 8000926:	4770      	bx	lr

08000928 <SIGFOX_INT_store_nvm>:
 8000928:	b580      	push	{r7, lr}
 800092a:	4669      	mov	r1, sp
 800092c:	8c82      	ldrh	r2, [r0, #36]	; 0x24
 800092e:	700a      	strb	r2, [r1, #0]
 8000930:	8c82      	ldrh	r2, [r0, #36]	; 0x24
 8000932:	0a12      	lsrs	r2, r2, #8
 8000934:	704a      	strb	r2, [r1, #1]
 8000936:	2256      	movs	r2, #86	; 0x56
 8000938:	5c82      	ldrb	r2, [r0, r2]
 800093a:	2a01      	cmp	r2, #1
 800093c:	d104      	bne.n	8000948 <SIGFOX_INT_store_nvm+0x20>
 800093e:	8e82      	ldrh	r2, [r0, #52]	; 0x34
 8000940:	708a      	strb	r2, [r1, #2]
 8000942:	8e80      	ldrh	r0, [r0, #52]	; 0x34
 8000944:	0a00      	lsrs	r0, r0, #8
 8000946:	70c8      	strb	r0, [r1, #3]
 8000948:	4668      	mov	r0, sp
 800094a:	f004 fd0d 	bl	8005368 <MCU_API_set_nv_mem>
 800094e:	bd02      	pop	{r1, pc}

08000950 <SIGFOX_INT_execute_communication_sequence>:
 8000950:	b5f2      	push	{r1, r4, r5, r6, r7, lr}
 8000952:	b086      	sub	sp, #24
 8000954:	0005      	movs	r5, r0
 8000956:	2700      	movs	r7, #0
 8000958:	9703      	str	r7, [sp, #12]
 800095a:	2600      	movs	r6, #0
 800095c:	a80e      	add	r0, sp, #56	; 0x38
 800095e:	7800      	ldrb	r0, [r0, #0]
 8000960:	9004      	str	r0, [sp, #16]
 8000962:	2801      	cmp	r0, #1
 8000964:	d100      	bne.n	8000968 <SIGFOX_INT_execute_communication_sequence+0x18>
 8000966:	2601      	movs	r6, #1
 8000968:	487a      	ldr	r0, [pc, #488]	; (8000b54 <.text_14>)
 800096a:	7800      	ldrb	r0, [r0, #0]
 800096c:	2802      	cmp	r0, #2
 800096e:	d001      	beq.n	8000974 <SIGFOX_INT_execute_communication_sequence+0x24>
 8000970:	2060      	movs	r0, #96	; 0x60
 8000972:	e0a5      	b.n	8000ac0 <SIGFOX_INT_execute_communication_sequence+0x170>
 8000974:	2003      	movs	r0, #3
 8000976:	4977      	ldr	r1, [pc, #476]	; (8000b54 <.text_14>)
 8000978:	7008      	strb	r0, [r1, #0]
 800097a:	2154      	movs	r1, #84	; 0x54
 800097c:	546f      	strb	r7, [r5, r1]
 800097e:	2402      	movs	r4, #2
 8000980:	980d      	ldr	r0, [sp, #52]	; 0x34
 8000982:	2800      	cmp	r0, #0
 8000984:	4669      	mov	r1, sp
 8000986:	d101      	bne.n	800098c <SIGFOX_INT_execute_communication_sequence+0x3c>
 8000988:	720f      	strb	r7, [r1, #8]
 800098a:	e000      	b.n	800098e <SIGFOX_INT_execute_communication_sequence+0x3e>
 800098c:	720c      	strb	r4, [r1, #8]
 800098e:	9601      	str	r6, [sp, #4]
 8000990:	4668      	mov	r0, sp
 8000992:	7a00      	ldrb	r0, [r0, #8]
 8000994:	9000      	str	r0, [sp, #0]
 8000996:	4668      	mov	r0, sp
 8000998:	7e01      	ldrb	r1, [r0, #24]
 800099a:	0028      	movs	r0, r5
 800099c:	f000 f894 	bl	8000ac8 <SIGFOX_INT_prepare_transmission>
 80009a0:	0001      	movs	r1, r0
 80009a2:	d1e6      	bne.n	8000972 <SIGFOX_INT_execute_communication_sequence+0x22>
 80009a4:	0028      	movs	r0, r5
 80009a6:	f7ff ffbf 	bl	8000928 <SIGFOX_INT_store_nvm>
 80009aa:	2800      	cmp	r0, #0
 80009ac:	d002      	beq.n	80009b4 <SIGFOX_INT_execute_communication_sequence+0x64>
 80009ae:	0201      	lsls	r1, r0, #8
 80009b0:	2061      	movs	r0, #97	; 0x61
 80009b2:	e070      	b.n	8000a96 <SIGFOX_INT_execute_communication_sequence+0x146>
 80009b4:	0028      	movs	r0, r5
 80009b6:	3054      	adds	r0, #84	; 0x54
 80009b8:	7880      	ldrb	r0, [r0, #2]
 80009ba:	2802      	cmp	r0, #2
 80009bc:	d105      	bne.n	80009ca <SIGFOX_INT_execute_communication_sequence+0x7a>
 80009be:	68e8      	ldr	r0, [r5, #12]
 80009c0:	9003      	str	r0, [sp, #12]
 80009c2:	6928      	ldr	r0, [r5, #16]
 80009c4:	21ff      	movs	r1, #255	; 0xff
 80009c6:	4388      	bics	r0, r1
 80009c8:	6128      	str	r0, [r5, #16]
 80009ca:	9b03      	ldr	r3, [sp, #12]
 80009cc:	b29b      	uxth	r3, r3
 80009ce:	4668      	mov	r0, sp
 80009d0:	7a02      	ldrb	r2, [r0, #8]
 80009d2:	a80e      	add	r0, sp, #56	; 0x38
 80009d4:	7801      	ldrb	r1, [r0, #0]
 80009d6:	0028      	movs	r0, r5
 80009d8:	f000 f9f1 	bl	8000dbe <SIGFOX_INT_process_uplink>
 80009dc:	0001      	movs	r1, r0
 80009de:	d13e      	bne.n	8000a5e <SIGFOX_INT_execute_communication_sequence+0x10e>
 80009e0:	2e00      	cmp	r6, #0
 80009e2:	d041      	beq.n	8000a68 <SIGFOX_INT_execute_communication_sequence+0x118>
 80009e4:	2004      	movs	r0, #4
 80009e6:	495b      	ldr	r1, [pc, #364]	; (8000b54 <.text_14>)
 80009e8:	7008      	strb	r0, [r1, #0]
 80009ea:	a80e      	add	r0, sp, #56	; 0x38
 80009ec:	7802      	ldrb	r2, [r0, #0]
 80009ee:	990c      	ldr	r1, [sp, #48]	; 0x30
 80009f0:	0028      	movs	r0, r5
 80009f2:	f000 fb20 	bl	8001036 <SIGFOX_INT_process_downlink>
 80009f6:	0001      	movs	r1, r0
 80009f8:	d001      	beq.n	80009fe <SIGFOX_INT_execute_communication_sequence+0xae>
 80009fa:	289b      	cmp	r0, #155	; 0x9b
 80009fc:	e030      	b.n	8000a60 <SIGFOX_INT_execute_communication_sequence+0x110>
 80009fe:	9804      	ldr	r0, [sp, #16]
 8000a00:	2801      	cmp	r0, #1
 8000a02:	d131      	bne.n	8000a68 <SIGFOX_INT_execute_communication_sequence+0x118>
 8000a04:	2003      	movs	r0, #3
 8000a06:	4953      	ldr	r1, [pc, #332]	; (8000b54 <.text_14>)
 8000a08:	7008      	strb	r0, [r1, #0]
 8000a0a:	2002      	movs	r0, #2
 8000a0c:	f004 fc3e 	bl	800528c <MCU_API_delay>
 8000a10:	2800      	cmp	r0, #0
 8000a12:	d002      	beq.n	8000a1a <SIGFOX_INT_execute_communication_sequence+0xca>
 8000a14:	0201      	lsls	r1, r0, #8
 8000a16:	2064      	movs	r0, #100	; 0x64
 8000a18:	e03d      	b.n	8000a96 <SIGFOX_INT_execute_communication_sequence+0x146>
 8000a1a:	9001      	str	r0, [sp, #4]
 8000a1c:	9000      	str	r0, [sp, #0]
 8000a1e:	2308      	movs	r3, #8
 8000a20:	2200      	movs	r2, #0
 8000a22:	2102      	movs	r1, #2
 8000a24:	0028      	movs	r0, r5
 8000a26:	f000 f84f 	bl	8000ac8 <SIGFOX_INT_prepare_transmission>
 8000a2a:	0001      	movs	r1, r0
 8000a2c:	d148      	bne.n	8000ac0 <SIGFOX_INT_execute_communication_sequence+0x170>
 8000a2e:	0028      	movs	r0, r5
 8000a30:	f7ff ff7a 	bl	8000928 <SIGFOX_INT_store_nvm>
 8000a34:	2800      	cmp	r0, #0
 8000a36:	d002      	beq.n	8000a3e <SIGFOX_INT_execute_communication_sequence+0xee>
 8000a38:	0201      	lsls	r1, r0, #8
 8000a3a:	2062      	movs	r0, #98	; 0x62
 8000a3c:	e02b      	b.n	8000a96 <SIGFOX_INT_execute_communication_sequence+0x146>
 8000a3e:	0028      	movs	r0, r5
 8000a40:	3054      	adds	r0, #84	; 0x54
 8000a42:	7880      	ldrb	r0, [r0, #2]
 8000a44:	2802      	cmp	r0, #2
 8000a46:	d101      	bne.n	8000a4c <SIGFOX_INT_execute_communication_sequence+0xfc>
 8000a48:	4843      	ldr	r0, [pc, #268]	; (8000b58 <.text_15>)
 8000a4a:	9003      	str	r0, [sp, #12]
 8000a4c:	9b03      	ldr	r3, [sp, #12]
 8000a4e:	b29b      	uxth	r3, r3
 8000a50:	2200      	movs	r2, #0
 8000a52:	2100      	movs	r1, #0
 8000a54:	0028      	movs	r0, r5
 8000a56:	f000 f9b2 	bl	8000dbe <SIGFOX_INT_process_uplink>
 8000a5a:	0001      	movs	r1, r0
 8000a5c:	d004      	beq.n	8000a68 <SIGFOX_INT_execute_communication_sequence+0x118>
 8000a5e:	287e      	cmp	r0, #126	; 0x7e
 8000a60:	d12e      	bne.n	8000ac0 <SIGFOX_INT_execute_communication_sequence+0x170>
 8000a62:	493c      	ldr	r1, [pc, #240]	; (8000b54 <.text_14>)
 8000a64:	700c      	strb	r4, [r1, #0]
 8000a66:	e02b      	b.n	8000ac0 <SIGFOX_INT_execute_communication_sequence+0x170>
 8000a68:	2054      	movs	r0, #84	; 0x54
 8000a6a:	5c28      	ldrb	r0, [r5, r0]
 8000a6c:	2801      	cmp	r0, #1
 8000a6e:	d124      	bne.n	8000aba <SIGFOX_INT_execute_communication_sequence+0x16a>
 8000a70:	2054      	movs	r0, #84	; 0x54
 8000a72:	542f      	strb	r7, [r5, r0]
 8000a74:	9701      	str	r7, [sp, #4]
 8000a76:	9700      	str	r7, [sp, #0]
 8000a78:	2305      	movs	r3, #5
 8000a7a:	2200      	movs	r2, #0
 8000a7c:	2104      	movs	r1, #4
 8000a7e:	0028      	movs	r0, r5
 8000a80:	f000 f822 	bl	8000ac8 <SIGFOX_INT_prepare_transmission>
 8000a84:	0001      	movs	r1, r0
 8000a86:	d11b      	bne.n	8000ac0 <SIGFOX_INT_execute_communication_sequence+0x170>
 8000a88:	0028      	movs	r0, r5
 8000a8a:	f7ff ff4d 	bl	8000928 <SIGFOX_INT_store_nvm>
 8000a8e:	2800      	cmp	r0, #0
 8000a90:	d003      	beq.n	8000a9a <SIGFOX_INT_execute_communication_sequence+0x14a>
 8000a92:	0201      	lsls	r1, r0, #8
 8000a94:	2063      	movs	r0, #99	; 0x63
 8000a96:	4308      	orrs	r0, r1
 8000a98:	e012      	b.n	8000ac0 <SIGFOX_INT_execute_communication_sequence+0x170>
 8000a9a:	0028      	movs	r0, r5
 8000a9c:	3054      	adds	r0, #84	; 0x54
 8000a9e:	7880      	ldrb	r0, [r0, #2]
 8000aa0:	2802      	cmp	r0, #2
 8000aa2:	d101      	bne.n	8000aa8 <SIGFOX_INT_execute_communication_sequence+0x158>
 8000aa4:	68e8      	ldr	r0, [r5, #12]
 8000aa6:	9003      	str	r0, [sp, #12]
 8000aa8:	9b03      	ldr	r3, [sp, #12]
 8000aaa:	b29b      	uxth	r3, r3
 8000aac:	2202      	movs	r2, #2
 8000aae:	2100      	movs	r1, #0
 8000ab0:	0028      	movs	r0, r5
 8000ab2:	f000 f984 	bl	8000dbe <SIGFOX_INT_process_uplink>
 8000ab6:	0001      	movs	r1, r0
 8000ab8:	d102      	bne.n	8000ac0 <SIGFOX_INT_execute_communication_sequence+0x170>
 8000aba:	4826      	ldr	r0, [pc, #152]	; (8000b54 <.text_14>)
 8000abc:	7004      	strb	r4, [r0, #0]
 8000abe:	2000      	movs	r0, #0
 8000ac0:	b007      	add	sp, #28
 8000ac2:	bdf0      	pop	{r4, r5, r6, r7, pc}

08000ac4 <.text_12>:
 8000ac4:	000007ff 	.word	0x000007ff

08000ac8 <SIGFOX_INT_prepare_transmission>:
 8000ac8:	b570      	push	{r4, r5, r6, lr}
 8000aca:	b082      	sub	sp, #8
 8000acc:	0004      	movs	r4, r0
 8000ace:	000d      	movs	r5, r1
 8000ad0:	9e07      	ldr	r6, [sp, #28]
 8000ad2:	9600      	str	r6, [sp, #0]
 8000ad4:	f000 f858 	bl	8000b88 <SIGFOX_INT_build_frame>
 8000ad8:	0001      	movs	r1, r0
 8000ada:	d13a      	bne.n	8000b52 <SIGFOX_INT_prepare_transmission+0x8a>
 8000adc:	2d02      	cmp	r5, #2
 8000ade:	db05      	blt.n	8000aec <SIGFOX_INT_prepare_transmission+0x24>
 8000ae0:	481e      	ldr	r0, [pc, #120]	; (8000b5c <.text_16>)
 8000ae2:	83e0      	strh	r0, [r4, #30]
 8000ae4:	3062      	adds	r0, #98	; 0x62
 8000ae6:	8420      	strh	r0, [r4, #32]
 8000ae8:	481d      	ldr	r0, [pc, #116]	; (8000b60 <.text_17>)
 8000aea:	e02b      	b.n	8000b44 <SIGFOX_INT_prepare_transmission+0x7c>
 8000aec:	2055      	movs	r0, #85	; 0x55
 8000aee:	5c21      	ldrb	r1, [r4, r0]
 8000af0:	a01c      	add	r0, pc, #112	; (adr r0, 8000b64 <fsync_lut_tx>)
 8000af2:	2910      	cmp	r1, #16
 8000af4:	da12      	bge.n	8000b1c <SIGFOX_INT_prepare_transmission+0x54>
 8000af6:	0049      	lsls	r1, r1, #1
 8000af8:	1841      	adds	r1, r0, r1
 8000afa:	391c      	subs	r1, #28
 8000afc:	8809      	ldrh	r1, [r1, #0]
 8000afe:	83e1      	strh	r1, [r4, #30]
 8000b00:	2155      	movs	r1, #85	; 0x55
 8000b02:	5c61      	ldrb	r1, [r4, r1]
 8000b04:	0049      	lsls	r1, r1, #1
 8000b06:	1841      	adds	r1, r0, r1
 8000b08:	3910      	subs	r1, #16
 8000b0a:	8809      	ldrh	r1, [r1, #0]
 8000b0c:	8421      	strh	r1, [r4, #32]
 8000b0e:	2155      	movs	r1, #85	; 0x55
 8000b10:	5c61      	ldrb	r1, [r4, r1]
 8000b12:	0049      	lsls	r1, r1, #1
 8000b14:	1840      	adds	r0, r0, r1
 8000b16:	1f00      	subs	r0, r0, #4
 8000b18:	8800      	ldrh	r0, [r0, #0]
 8000b1a:	e013      	b.n	8000b44 <SIGFOX_INT_prepare_transmission+0x7c>
 8000b1c:	390a      	subs	r1, #10
 8000b1e:	1089      	asrs	r1, r1, #2
 8000b20:	0049      	lsls	r1, r1, #1
 8000b22:	5a41      	ldrh	r1, [r0, r1]
 8000b24:	83e1      	strh	r1, [r4, #30]
 8000b26:	2155      	movs	r1, #85	; 0x55
 8000b28:	5c61      	ldrb	r1, [r4, r1]
 8000b2a:	390a      	subs	r1, #10
 8000b2c:	1089      	asrs	r1, r1, #2
 8000b2e:	0049      	lsls	r1, r1, #1
 8000b30:	1841      	adds	r1, r0, r1
 8000b32:	8989      	ldrh	r1, [r1, #12]
 8000b34:	8421      	strh	r1, [r4, #32]
 8000b36:	2155      	movs	r1, #85	; 0x55
 8000b38:	5c61      	ldrb	r1, [r4, r1]
 8000b3a:	390a      	subs	r1, #10
 8000b3c:	1089      	asrs	r1, r1, #2
 8000b3e:	0049      	lsls	r1, r1, #1
 8000b40:	1840      	adds	r0, r0, r1
 8000b42:	8b00      	ldrh	r0, [r0, #24]
 8000b44:	8460      	strh	r0, [r4, #34]	; 0x22
 8000b46:	0032      	movs	r2, r6
 8000b48:	9906      	ldr	r1, [sp, #24]
 8000b4a:	0020      	movs	r0, r4
 8000b4c:	f7ff fe24 	bl	8000798 <SIGFOX_INT_compute_channels>
 8000b50:	2000      	movs	r0, #0
 8000b52:	bd76      	pop	{r1, r2, r4, r5, r6, pc}

08000b54 <.text_14>:
 8000b54:	2000011c 	.word	0x2000011c

08000b58 <.text_15>:
 8000b58:	00000a28 	.word	0x00000a28

08000b5c <.text_16>:
 8000b5c:	0000af67 	.word	0x0000af67

08000b60 <.text_17>:
 8000b60:	0000b1be 	.word	0x0000b1be

08000b64 <fsync_lut_tx>:
 8000b64:	a08da06b a611a35f af67a94c a0d2a6e0     k..._...L.g.....
 8000b74:	a6bfa598 afc9a971 a302a034 a72ca5a3     ....q...4.....,.
 8000b84:	b1bea997                                ....

08000b88 <SIGFOX_INT_build_frame>:
 8000b88:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000b8a:	b086      	sub	sp, #24
 8000b8c:	0005      	movs	r5, r0
 8000b8e:	2000      	movs	r0, #0
 8000b90:	2700      	movs	r7, #0
 8000b92:	466c      	mov	r4, sp
 8000b94:	7320      	strb	r0, [r4, #12]
 8000b96:	002c      	movs	r4, r5
 8000b98:	3444      	adds	r4, #68	; 0x44
 8000b9a:	2900      	cmp	r1, #0
 8000b9c:	d014      	beq.n	8000bc8 <SIGFOX_INT_build_frame+0x40>
 8000b9e:	2902      	cmp	r1, #2
 8000ba0:	d039      	beq.n	8000c16 <SIGFOX_INT_build_frame+0x8e>
 8000ba2:	d303      	bcc.n	8000bac <SIGFOX_INT_build_frame+0x24>
 8000ba4:	2904      	cmp	r1, #4
 8000ba6:	d05d      	beq.n	8000c64 <SIGFOX_INT_build_frame+0xdc>
 8000ba8:	d311      	bcc.n	8000bce <SIGFOX_INT_build_frame+0x46>
 8000baa:	e07c      	b.n	8000ca6 <SIGFOX_INT_build_frame+0x11e>
 8000bac:	9500      	str	r5, [sp, #0]
 8000bae:	4669      	mov	r1, sp
 8000bb0:	7e09      	ldrb	r1, [r1, #24]
 8000bb2:	4288      	cmp	r0, r1
 8000bb4:	db00      	blt.n	8000bb8 <SIGFOX_INT_build_frame+0x30>
 8000bb6:	e09f      	b.n	8000cf8 <SIGFOX_INT_build_frame+0x170>
 8000bb8:	9b00      	ldr	r3, [sp, #0]
 8000bba:	333e      	adds	r3, #62	; 0x3e
 8000bbc:	1d85      	adds	r5, r0, #6
 8000bbe:	b2ed      	uxtb	r5, r5
 8000bc0:	5c16      	ldrb	r6, [r2, r0]
 8000bc2:	555e      	strb	r6, [r3, r5]
 8000bc4:	1c40      	adds	r0, r0, #1
 8000bc6:	e7f4      	b.n	8000bb2 <SIGFOX_INT_build_frame+0x2a>
 8000bc8:	7810      	ldrb	r0, [r2, #0]
 8000bca:	7020      	strb	r0, [r4, #0]
 8000bcc:	e06b      	b.n	8000ca6 <SIGFOX_INT_build_frame+0x11e>
 8000bce:	aa03      	add	r2, sp, #12
 8000bd0:	1c92      	adds	r2, r2, #2
 8000bd2:	a904      	add	r1, sp, #16
 8000bd4:	a804      	add	r0, sp, #16
 8000bd6:	1c80      	adds	r0, r0, #2
 8000bd8:	f004 fb1e 	bl	8005218 <MCU_API_get_voltage_temperature>
 8000bdc:	0006      	movs	r6, r0
 8000bde:	d002      	beq.n	8000be6 <SIGFOX_INT_build_frame+0x5e>
 8000be0:	0201      	lsls	r1, r0, #8
 8000be2:	2092      	movs	r0, #146	; 0x92
 8000be4:	e07e      	b.n	8000ce4 <SIGFOX_INT_build_frame+0x15c>
 8000be6:	2008      	movs	r0, #8
 8000be8:	7020      	strb	r0, [r4, #0]
 8000bea:	4668      	mov	r0, sp
 8000bec:	8a40      	ldrh	r0, [r0, #18]
 8000bee:	7060      	strb	r0, [r4, #1]
 8000bf0:	4668      	mov	r0, sp
 8000bf2:	8a40      	ldrh	r0, [r0, #18]
 8000bf4:	0a00      	lsrs	r0, r0, #8
 8000bf6:	70a0      	strb	r0, [r4, #2]
 8000bf8:	4668      	mov	r0, sp
 8000bfa:	8a00      	ldrh	r0, [r0, #16]
 8000bfc:	70e0      	strb	r0, [r4, #3]
 8000bfe:	4668      	mov	r0, sp
 8000c00:	8a00      	ldrh	r0, [r0, #16]
 8000c02:	0a00      	lsrs	r0, r0, #8
 8000c04:	7120      	strb	r0, [r4, #4]
 8000c06:	9803      	ldr	r0, [sp, #12]
 8000c08:	1400      	asrs	r0, r0, #16
 8000c0a:	7160      	strb	r0, [r4, #5]
 8000c0c:	9803      	ldr	r0, [sp, #12]
 8000c0e:	1400      	asrs	r0, r0, #16
 8000c10:	1200      	asrs	r0, r0, #8
 8000c12:	71a0      	strb	r0, [r4, #6]
 8000c14:	e047      	b.n	8000ca6 <SIGFOX_INT_build_frame+0x11e>
 8000c16:	aa03      	add	r2, sp, #12
 8000c18:	1c92      	adds	r2, r2, #2
 8000c1a:	a904      	add	r1, sp, #16
 8000c1c:	a804      	add	r0, sp, #16
 8000c1e:	1c80      	adds	r0, r0, #2
 8000c20:	f004 fafa 	bl	8005218 <MCU_API_get_voltage_temperature>
 8000c24:	0006      	movs	r6, r0
 8000c26:	d002      	beq.n	8000c2e <SIGFOX_INT_build_frame+0xa6>
 8000c28:	0201      	lsls	r1, r0, #8
 8000c2a:	2093      	movs	r0, #147	; 0x93
 8000c2c:	e05a      	b.n	8000ce4 <SIGFOX_INT_build_frame+0x15c>
 8000c2e:	2009      	movs	r0, #9
 8000c30:	7020      	strb	r0, [r4, #0]
 8000c32:	4668      	mov	r0, sp
 8000c34:	8a40      	ldrh	r0, [r0, #18]
 8000c36:	7060      	strb	r0, [r4, #1]
 8000c38:	4668      	mov	r0, sp
 8000c3a:	8a40      	ldrh	r0, [r0, #18]
 8000c3c:	0a00      	lsrs	r0, r0, #8
 8000c3e:	70a0      	strb	r0, [r4, #2]
 8000c40:	4668      	mov	r0, sp
 8000c42:	8a00      	ldrh	r0, [r0, #16]
 8000c44:	70e0      	strb	r0, [r4, #3]
 8000c46:	4668      	mov	r0, sp
 8000c48:	8a00      	ldrh	r0, [r0, #16]
 8000c4a:	0a00      	lsrs	r0, r0, #8
 8000c4c:	7120      	strb	r0, [r4, #4]
 8000c4e:	9803      	ldr	r0, [sp, #12]
 8000c50:	1400      	asrs	r0, r0, #16
 8000c52:	7160      	strb	r0, [r4, #5]
 8000c54:	9803      	ldr	r0, [sp, #12]
 8000c56:	1400      	asrs	r0, r0, #16
 8000c58:	1200      	asrs	r0, r0, #8
 8000c5a:	71a0      	strb	r0, [r4, #6]
 8000c5c:	8be0      	ldrh	r0, [r4, #30]
 8000c5e:	3064      	adds	r0, #100	; 0x64
 8000c60:	71e0      	strb	r0, [r4, #7]
 8000c62:	e020      	b.n	8000ca6 <SIGFOX_INT_build_frame+0x11e>
 8000c64:	2701      	movs	r7, #1
 8000c66:	aa03      	add	r2, sp, #12
 8000c68:	1c92      	adds	r2, r2, #2
 8000c6a:	a904      	add	r1, sp, #16
 8000c6c:	a804      	add	r0, sp, #16
 8000c6e:	1c80      	adds	r0, r0, #2
 8000c70:	f004 fad2 	bl	8005218 <MCU_API_get_voltage_temperature>
 8000c74:	0006      	movs	r6, r0
 8000c76:	d002      	beq.n	8000c7e <SIGFOX_INT_build_frame+0xf6>
 8000c78:	0201      	lsls	r1, r0, #8
 8000c7a:	2095      	movs	r0, #149	; 0x95
 8000c7c:	e032      	b.n	8000ce4 <SIGFOX_INT_build_frame+0x15c>
 8000c7e:	200a      	movs	r0, #10
 8000c80:	7020      	strb	r0, [r4, #0]
 8000c82:	4668      	mov	r0, sp
 8000c84:	8a40      	ldrh	r0, [r0, #18]
 8000c86:	21c8      	movs	r1, #200	; 0xc8
 8000c88:	f001 f92c 	bl	8001ee4 <__divsi3>
 8000c8c:	7060      	strb	r0, [r4, #1]
 8000c8e:	4668      	mov	r0, sp
 8000c90:	8a00      	ldrh	r0, [r0, #16]
 8000c92:	21c8      	movs	r1, #200	; 0xc8
 8000c94:	f001 f926 	bl	8001ee4 <__divsi3>
 8000c98:	70a0      	strb	r0, [r4, #2]
 8000c9a:	9803      	ldr	r0, [sp, #12]
 8000c9c:	1400      	asrs	r0, r0, #16
 8000c9e:	210a      	movs	r1, #10
 8000ca0:	f001 f920 	bl	8001ee4 <__divsi3>
 8000ca4:	70e0      	strb	r0, [r4, #3]
 8000ca6:	f000 fc78 	bl	800159a <SE_API_open>
 8000caa:	0006      	movs	r6, r0
 8000cac:	d118      	bne.n	8000ce0 <SIGFOX_INT_build_frame+0x158>
 8000cae:	0028      	movs	r0, r5
 8000cb0:	3055      	adds	r0, #85	; 0x55
 8000cb2:	9002      	str	r0, [sp, #8]
 8000cb4:	0028      	movs	r0, r5
 8000cb6:	303e      	adds	r0, #62	; 0x3e
 8000cb8:	9001      	str	r0, [sp, #4]
 8000cba:	a803      	add	r0, sp, #12
 8000cbc:	9000      	str	r0, [sp, #0]
 8000cbe:	003b      	movs	r3, r7
 8000cc0:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8000cc2:	4668      	mov	r0, sp
 8000cc4:	7e01      	ldrb	r1, [r0, #24]
 8000cc6:	0020      	movs	r0, r4
 8000cc8:	f000 fc75 	bl	80015b6 <SE_API_secure_uplink_message>
 8000ccc:	0006      	movs	r6, r0
 8000cce:	d003      	beq.n	8000cd8 <SIGFOX_INT_build_frame+0x150>
 8000cd0:	f000 fc65 	bl	800159e <SE_API_close>
 8000cd4:	0231      	lsls	r1, r6, #8
 8000cd6:	e004      	b.n	8000ce2 <SIGFOX_INT_build_frame+0x15a>
 8000cd8:	f000 fc61 	bl	800159e <SE_API_close>
 8000cdc:	0006      	movs	r6, r0
 8000cde:	d003      	beq.n	8000ce8 <SIGFOX_INT_build_frame+0x160>
 8000ce0:	0201      	lsls	r1, r0, #8
 8000ce2:	2090      	movs	r0, #144	; 0x90
 8000ce4:	4308      	orrs	r0, r1
 8000ce6:	e005      	b.n	8000cf4 <SIGFOX_INT_build_frame+0x16c>
 8000ce8:	7c20      	ldrb	r0, [r4, #16]
 8000cea:	4669      	mov	r1, sp
 8000cec:	7b09      	ldrb	r1, [r1, #12]
 8000cee:	4301      	orrs	r1, r0
 8000cf0:	7421      	strb	r1, [r4, #16]
 8000cf2:	2000      	movs	r0, #0
 8000cf4:	b007      	add	sp, #28
 8000cf6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000cf8:	9d00      	ldr	r5, [sp, #0]
 8000cfa:	4668      	mov	r0, sp
 8000cfc:	7601      	strb	r1, [r0, #24]
 8000cfe:	e7d2      	b.n	8000ca6 <SIGFOX_INT_build_frame+0x11e>

08000d00 <SIGFOX_INT_send_single_frame>:
 8000d00:	b5f2      	push	{r1, r4, r5, r6, r7, lr}
 8000d02:	b088      	sub	sp, #32
 8000d04:	0004      	movs	r4, r0
 8000d06:	0017      	movs	r7, r2
 8000d08:	2000      	movs	r0, #0
 8000d0a:	f004 fed9 	bl	8005ac0 <RF_API_init>
 8000d0e:	2597      	movs	r5, #151	; 0x97
 8000d10:	2800      	cmp	r0, #0
 8000d12:	d12d      	bne.n	8000d70 <SIGFOX_INT_send_single_frame+0x70>
 8000d14:	0038      	movs	r0, r7
 8000d16:	f005 f89b 	bl	8005e50 <RF_API_change_frequency>
 8000d1a:	0006      	movs	r6, r0
 8000d1c:	d120      	bne.n	8000d60 <SIGFOX_INT_send_single_frame+0x60>
 8000d1e:	21aa      	movs	r1, #170	; 0xaa
 8000d20:	4668      	mov	r0, sp
 8000d22:	7001      	strb	r1, [r0, #0]
 8000d24:	7041      	strb	r1, [r0, #1]
 8000d26:	a908      	add	r1, sp, #32
 8000d28:	7809      	ldrb	r1, [r1, #0]
 8000d2a:	0049      	lsls	r1, r1, #1
 8000d2c:	1861      	adds	r1, r4, r1
 8000d2e:	8bca      	ldrh	r2, [r1, #30]
 8000d30:	0a12      	lsrs	r2, r2, #8
 8000d32:	7082      	strb	r2, [r0, #2]
 8000d34:	8bc9      	ldrh	r1, [r1, #30]
 8000d36:	70c1      	strb	r1, [r0, #3]
 8000d38:	a908      	add	r1, sp, #32
 8000d3a:	780b      	ldrb	r3, [r1, #0]
 8000d3c:	2155      	movs	r1, #85	; 0x55
 8000d3e:	5c61      	ldrb	r1, [r4, r1]
 8000d40:	1f0a      	subs	r2, r1, #4
 8000d42:	b2d2      	uxtb	r2, r2
 8000d44:	1d01      	adds	r1, r0, #4
 8000d46:	0020      	movs	r0, r4
 8000d48:	303e      	adds	r0, #62	; 0x3e
 8000d4a:	f000 facd 	bl	80012e8 <SIGFOX_SCRAMB_compute>
 8000d4e:	2055      	movs	r0, #85	; 0x55
 8000d50:	5c22      	ldrb	r2, [r4, r0]
 8000d52:	2068      	movs	r0, #104	; 0x68
 8000d54:	5c21      	ldrb	r1, [r4, r0]
 8000d56:	4668      	mov	r0, sp
 8000d58:	f004 ff8a 	bl	8005c70 <RF_API_send>
 8000d5c:	0006      	movs	r6, r0
 8000d5e:	d003      	beq.n	8000d68 <SIGFOX_INT_send_single_frame+0x68>
 8000d60:	f004 ff74 	bl	8005c4c <RF_API_stop>
 8000d64:	0230      	lsls	r0, r6, #8
 8000d66:	e004      	b.n	8000d72 <SIGFOX_INT_send_single_frame+0x72>
 8000d68:	f004 ff70 	bl	8005c4c <RF_API_stop>
 8000d6c:	0006      	movs	r6, r0
 8000d6e:	d003      	beq.n	8000d78 <SIGFOX_INT_send_single_frame+0x78>
 8000d70:	0200      	lsls	r0, r0, #8
 8000d72:	4305      	orrs	r5, r0
 8000d74:	0028      	movs	r0, r5
 8000d76:	e000      	b.n	8000d7a <SIGFOX_INT_send_single_frame+0x7a>
 8000d78:	2000      	movs	r0, #0
 8000d7a:	b009      	add	sp, #36	; 0x24
 8000d7c:	bdf0      	pop	{r4, r5, r6, r7, pc}

08000d7e <SIGFOX_INT_execute_carrier_sense>:
 8000d7e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000d80:	0004      	movs	r4, r0
 8000d82:	0008      	movs	r0, r1
 8000d84:	0017      	movs	r7, r2
 8000d86:	001d      	movs	r5, r3
 8000d88:	f004 fe9a 	bl	8005ac0 <RF_API_init>
 8000d8c:	0006      	movs	r6, r0
 8000d8e:	d115      	bne.n	8000dbc <SIGFOX_INT_execute_carrier_sense+0x3e>
 8000d90:	0038      	movs	r0, r7
 8000d92:	f005 f85d 	bl	8005e50 <RF_API_change_frequency>
 8000d96:	0006      	movs	r6, r0
 8000d98:	d107      	bne.n	8000daa <SIGFOX_INT_execute_carrier_sense+0x2c>
 8000d9a:	002a      	movs	r2, r5
 8000d9c:	2030      	movs	r0, #48	; 0x30
 8000d9e:	5621      	ldrsb	r1, [r4, r0]
 8000da0:	2005      	movs	r0, #5
 8000da2:	f005 f8ad 	bl	8005f00 <RF_API_wait_for_clear_channel>
 8000da6:	0006      	movs	r6, r0
 8000da8:	d003      	beq.n	8000db2 <SIGFOX_INT_execute_carrier_sense+0x34>
 8000daa:	f004 ff4f 	bl	8005c4c <RF_API_stop>
 8000dae:	0030      	movs	r0, r6
 8000db0:	bdf2      	pop	{r1, r4, r5, r6, r7, pc}
 8000db2:	f004 ff4b 	bl	8005c4c <RF_API_stop>
 8000db6:	0006      	movs	r6, r0
 8000db8:	d100      	bne.n	8000dbc <SIGFOX_INT_execute_carrier_sense+0x3e>
 8000dba:	2000      	movs	r0, #0
 8000dbc:	bdf2      	pop	{r1, r4, r5, r6, r7, pc}

08000dbe <SIGFOX_INT_process_uplink>:
 8000dbe:	b5f2      	push	{r1, r4, r5, r6, r7, lr}
 8000dc0:	b086      	sub	sp, #24
 8000dc2:	001f      	movs	r7, r3
 8000dc4:	2600      	movs	r6, #0
 8000dc6:	2500      	movs	r5, #0
 8000dc8:	9601      	str	r6, [sp, #4]
 8000dca:	9603      	str	r6, [sp, #12]
 8000dcc:	4669      	mov	r1, sp
 8000dce:	7e09      	ldrb	r1, [r1, #24]
 8000dd0:	2901      	cmp	r1, #1
 8000dd2:	d100      	bne.n	8000dd6 <SIGFOX_INT_process_uplink+0x18>
 8000dd4:	9103      	str	r1, [sp, #12]
 8000dd6:	4669      	mov	r1, sp
 8000dd8:	708a      	strb	r2, [r1, #2]
 8000dda:	0004      	movs	r4, r0
 8000ddc:	2056      	movs	r0, #86	; 0x56
 8000dde:	5c20      	ldrb	r0, [r4, r0]
 8000de0:	2801      	cmp	r0, #1
 8000de2:	d111      	bne.n	8000e08 <SIGFOX_INT_process_uplink+0x4a>
 8000de4:	704e      	strb	r6, [r1, #1]
 8000de6:	2032      	movs	r0, #50	; 0x32
 8000de8:	5c20      	ldrb	r0, [r4, r0]
 8000dea:	2801      	cmp	r0, #1
 8000dec:	d111      	bne.n	8000e12 <SIGFOX_INT_process_uplink+0x54>
 8000dee:	2a00      	cmp	r2, #0
 8000df0:	d00f      	beq.n	8000e12 <SIGFOX_INT_process_uplink+0x54>
 8000df2:	9803      	ldr	r0, [sp, #12]
 8000df4:	2800      	cmp	r0, #0
 8000df6:	d00c      	beq.n	8000e12 <SIGFOX_INT_process_uplink+0x54>
 8000df8:	200a      	movs	r0, #10
 8000dfa:	f004 faf3 	bl	80053e4 <MCU_API_timer_start>
 8000dfe:	2800      	cmp	r0, #0
 8000e00:	d032      	beq.n	8000e68 <SIGFOX_INT_process_uplink+0xaa>
 8000e02:	0201      	lsls	r1, r0, #8
 8000e04:	2070      	movs	r0, #112	; 0x70
 8000e06:	e10b      	b.n	8001020 <SIGFOX_INT_process_uplink+0x262>
 8000e08:	4668      	mov	r0, sp
 8000e0a:	9903      	ldr	r1, [sp, #12]
 8000e0c:	2201      	movs	r2, #1
 8000e0e:	404a      	eors	r2, r1
 8000e10:	7042      	strb	r2, [r0, #1]
 8000e12:	0038      	movs	r0, r7
 8000e14:	d04b      	beq.n	8000eae <SIGFOX_INT_process_uplink+0xf0>
 8000e16:	2056      	movs	r0, #86	; 0x56
 8000e18:	5c20      	ldrb	r0, [r4, r0]
 8000e1a:	2802      	cmp	r0, #2
 8000e1c:	d147      	bne.n	8000eae <SIGFOX_INT_process_uplink+0xf0>
 8000e1e:	0038      	movs	r0, r7
 8000e20:	f004 fab4 	bl	800538c <MCU_API_timer_start_carrier_sense>
 8000e24:	2800      	cmp	r0, #0
 8000e26:	d11c      	bne.n	8000e62 <SIGFOX_INT_process_uplink+0xa4>
 8000e28:	2100      	movs	r1, #0
 8000e2a:	0020      	movs	r0, r4
 8000e2c:	f7ff fd66 	bl	80008fc <SIGFOX_INT_compute_carrier_sense_frequency>
 8000e30:	466b      	mov	r3, sp
 8000e32:	0002      	movs	r2, r0
 8000e34:	2031      	movs	r0, #49	; 0x31
 8000e36:	5c21      	ldrb	r1, [r4, r0]
 8000e38:	0020      	movs	r0, r4
 8000e3a:	f7ff ffa0 	bl	8000d7e <SIGFOX_INT_execute_carrier_sense>
 8000e3e:	2800      	cmp	r0, #0
 8000e40:	d119      	bne.n	8000e76 <SIGFOX_INT_process_uplink+0xb8>
 8000e42:	4668      	mov	r0, sp
 8000e44:	7800      	ldrb	r0, [r0, #0]
 8000e46:	2800      	cmp	r0, #0
 8000e48:	d118      	bne.n	8000e7c <SIGFOX_INT_process_uplink+0xbe>
 8000e4a:	68a0      	ldr	r0, [r4, #8]
 8000e4c:	1e40      	subs	r0, r0, #1
 8000e4e:	4285      	cmp	r5, r0
 8000e50:	d21c      	bcs.n	8000e8c <SIGFOX_INT_process_uplink+0xce>
 8000e52:	2003      	movs	r0, #3
 8000e54:	f004 fa1a 	bl	800528c <MCU_API_delay>
 8000e58:	2800      	cmp	r0, #0
 8000e5a:	d017      	beq.n	8000e8c <SIGFOX_INT_process_uplink+0xce>
 8000e5c:	0201      	lsls	r1, r0, #8
 8000e5e:	2079      	movs	r0, #121	; 0x79
 8000e60:	e0de      	b.n	8001020 <SIGFOX_INT_process_uplink+0x262>
 8000e62:	0201      	lsls	r1, r0, #8
 8000e64:	2077      	movs	r0, #119	; 0x77
 8000e66:	e0db      	b.n	8001020 <SIGFOX_INT_process_uplink+0x262>
 8000e68:	f004 fb10 	bl	800548c <MCU_API_timer_wait_for_end>
 8000e6c:	2800      	cmp	r0, #0
 8000e6e:	d0d0      	beq.n	8000e12 <SIGFOX_INT_process_uplink+0x54>
 8000e70:	0201      	lsls	r1, r0, #8
 8000e72:	2071      	movs	r0, #113	; 0x71
 8000e74:	e0d4      	b.n	8001020 <SIGFOX_INT_process_uplink+0x262>
 8000e76:	0201      	lsls	r1, r0, #8
 8000e78:	2076      	movs	r0, #118	; 0x76
 8000e7a:	e0d1      	b.n	8001020 <SIGFOX_INT_process_uplink+0x262>
 8000e7c:	4668      	mov	r0, sp
 8000e7e:	7800      	ldrb	r0, [r0, #0]
 8000e80:	2801      	cmp	r0, #1
 8000e82:	d103      	bne.n	8000e8c <SIGFOX_INT_process_uplink+0xce>
 8000e84:	f004 faf0 	bl	8005468 <MCU_API_timer_stop_carrier_sense>
 8000e88:	2800      	cmp	r0, #0
 8000e8a:	d13f      	bne.n	8000f0c <SIGFOX_INT_process_uplink+0x14e>
 8000e8c:	1c6d      	adds	r5, r5, #1
 8000e8e:	b2ed      	uxtb	r5, r5
 8000e90:	68a1      	ldr	r1, [r4, #8]
 8000e92:	428d      	cmp	r5, r1
 8000e94:	d203      	bcs.n	8000e9e <SIGFOX_INT_process_uplink+0xe0>
 8000e96:	4669      	mov	r1, sp
 8000e98:	7809      	ldrb	r1, [r1, #0]
 8000e9a:	2901      	cmp	r1, #1
 8000e9c:	d1bf      	bne.n	8000e1e <SIGFOX_INT_process_uplink+0x60>
 8000e9e:	6921      	ldr	r1, [r4, #16]
 8000ea0:	074a      	lsls	r2, r1, #29
 8000ea2:	0f52      	lsrs	r2, r2, #29
 8000ea4:	08c9      	lsrs	r1, r1, #3
 8000ea6:	1948      	adds	r0, r1, r5
 8000ea8:	00c0      	lsls	r0, r0, #3
 8000eaa:	1810      	adds	r0, r2, r0
 8000eac:	6120      	str	r0, [r4, #16]
 8000eae:	2056      	movs	r0, #86	; 0x56
 8000eb0:	5c20      	ldrb	r0, [r4, r0]
 8000eb2:	2802      	cmp	r0, #2
 8000eb4:	d104      	bne.n	8000ec0 <SIGFOX_INT_process_uplink+0x102>
 8000eb6:	4668      	mov	r0, sp
 8000eb8:	7800      	ldrb	r0, [r0, #0]
 8000eba:	2801      	cmp	r0, #1
 8000ebc:	d000      	beq.n	8000ec0 <SIGFOX_INT_process_uplink+0x102>
 8000ebe:	e0b1      	b.n	8001024 <SIGFOX_INT_process_uplink+0x266>
 8000ec0:	2700      	movs	r7, #0
 8000ec2:	4668      	mov	r0, sp
 8000ec4:	7880      	ldrb	r0, [r0, #2]
 8000ec6:	9002      	str	r0, [sp, #8]
 8000ec8:	1c40      	adds	r0, r0, #1
 8000eca:	9004      	str	r0, [sp, #16]
 8000ecc:	2500      	movs	r5, #0
 8000ece:	0029      	movs	r1, r5
 8000ed0:	0020      	movs	r0, r4
 8000ed2:	f000 f973 	bl	80011bc <SIGFOX_INT_compute_uplink_frequency>
 8000ed6:	0002      	movs	r2, r0
 8000ed8:	0029      	movs	r1, r5
 8000eda:	0020      	movs	r0, r4
 8000edc:	f7ff ff10 	bl	8000d00 <SIGFOX_INT_send_single_frame>
 8000ee0:	0001      	movs	r1, r0
 8000ee2:	d000      	beq.n	8000ee6 <SIGFOX_INT_process_uplink+0x128>
 8000ee4:	e0a5      	b.n	8001032 <SIGFOX_INT_process_uplink+0x274>
 8000ee6:	2056      	movs	r0, #86	; 0x56
 8000ee8:	5c20      	ldrb	r0, [r4, r0]
 8000eea:	2802      	cmp	r0, #2
 8000eec:	d102      	bne.n	8000ef4 <SIGFOX_INT_process_uplink+0x136>
 8000eee:	6920      	ldr	r0, [r4, #16]
 8000ef0:	1c40      	adds	r0, r0, #1
 8000ef2:	6120      	str	r0, [r4, #16]
 8000ef4:	2d00      	cmp	r5, #0
 8000ef6:	d12a      	bne.n	8000f4e <SIGFOX_INT_process_uplink+0x190>
 8000ef8:	2056      	movs	r0, #86	; 0x56
 8000efa:	5c20      	ldrb	r0, [r4, r0]
 8000efc:	4669      	mov	r1, sp
 8000efe:	7e09      	ldrb	r1, [r1, #24]
 8000f00:	2901      	cmp	r1, #1
 8000f02:	d10e      	bne.n	8000f22 <SIGFOX_INT_process_uplink+0x164>
 8000f04:	2802      	cmp	r0, #2
 8000f06:	d104      	bne.n	8000f12 <SIGFOX_INT_process_uplink+0x154>
 8000f08:	2013      	movs	r0, #19
 8000f0a:	e003      	b.n	8000f14 <SIGFOX_INT_process_uplink+0x156>
 8000f0c:	0201      	lsls	r1, r0, #8
 8000f0e:	2078      	movs	r0, #120	; 0x78
 8000f10:	e086      	b.n	8001020 <SIGFOX_INT_process_uplink+0x262>
 8000f12:	2014      	movs	r0, #20
 8000f14:	f004 fa66 	bl	80053e4 <MCU_API_timer_start>
 8000f18:	2800      	cmp	r0, #0
 8000f1a:	d018      	beq.n	8000f4e <SIGFOX_INT_process_uplink+0x190>
 8000f1c:	0201      	lsls	r1, r0, #8
 8000f1e:	2075      	movs	r0, #117	; 0x75
 8000f20:	e07e      	b.n	8001020 <SIGFOX_INT_process_uplink+0x262>
 8000f22:	2801      	cmp	r0, #1
 8000f24:	d113      	bne.n	8000f4e <SIGFOX_INT_process_uplink+0x190>
 8000f26:	2032      	movs	r0, #50	; 0x32
 8000f28:	5c20      	ldrb	r0, [r4, r0]
 8000f2a:	2801      	cmp	r0, #1
 8000f2c:	d10f      	bne.n	8000f4e <SIGFOX_INT_process_uplink+0x190>
 8000f2e:	8ee0      	ldrh	r0, [r4, #54]	; 0x36
 8000f30:	9904      	ldr	r1, [sp, #16]
 8000f32:	f000 ffd7 	bl	8001ee4 <__divsi3>
 8000f36:	0001      	movs	r1, r0
 8000f38:	2014      	movs	r0, #20
 8000f3a:	f000 ffc1 	bl	8001ec0 <__udivsi3>
 8000f3e:	b280      	uxth	r0, r0
 8000f40:	2800      	cmp	r0, #0
 8000f42:	9001      	str	r0, [sp, #4]
 8000f44:	d003      	beq.n	8000f4e <SIGFOX_INT_process_uplink+0x190>
 8000f46:	f004 fa4d 	bl	80053e4 <MCU_API_timer_start>
 8000f4a:	2800      	cmp	r0, #0
 8000f4c:	d133      	bne.n	8000fb6 <SIGFOX_INT_process_uplink+0x1f8>
 8000f4e:	2056      	movs	r0, #86	; 0x56
 8000f50:	5c20      	ldrb	r0, [r4, r0]
 8000f52:	2802      	cmp	r0, #2
 8000f54:	d10a      	bne.n	8000f6c <SIGFOX_INT_process_uplink+0x1ae>
 8000f56:	9802      	ldr	r0, [sp, #8]
 8000f58:	4285      	cmp	r5, r0
 8000f5a:	da07      	bge.n	8000f6c <SIGFOX_INT_process_uplink+0x1ae>
 8000f5c:	2d00      	cmp	r5, #0
 8000f5e:	d105      	bne.n	8000f6c <SIGFOX_INT_process_uplink+0x1ae>
 8000f60:	20fa      	movs	r0, #250	; 0xfa
 8000f62:	0140      	lsls	r0, r0, #5
 8000f64:	f004 fa12 	bl	800538c <MCU_API_timer_start_carrier_sense>
 8000f68:	2800      	cmp	r0, #0
 8000f6a:	d127      	bne.n	8000fbc <SIGFOX_INT_process_uplink+0x1fe>
 8000f6c:	4668      	mov	r0, sp
 8000f6e:	7840      	ldrb	r0, [r0, #1]
 8000f70:	f004 f98c 	bl	800528c <MCU_API_delay>
 8000f74:	2800      	cmp	r0, #0
 8000f76:	d124      	bne.n	8000fc2 <SIGFOX_INT_process_uplink+0x204>
 8000f78:	1c6e      	adds	r6, r5, #1
 8000f7a:	2056      	movs	r0, #86	; 0x56
 8000f7c:	5c20      	ldrb	r0, [r4, r0]
 8000f7e:	2802      	cmp	r0, #2
 8000f80:	d130      	bne.n	8000fe4 <SIGFOX_INT_process_uplink+0x226>
 8000f82:	9802      	ldr	r0, [sp, #8]
 8000f84:	4285      	cmp	r5, r0
 8000f86:	da2d      	bge.n	8000fe4 <SIGFOX_INT_process_uplink+0x226>
 8000f88:	b2f1      	uxtb	r1, r6
 8000f8a:	0020      	movs	r0, r4
 8000f8c:	f7ff fcb6 	bl	80008fc <SIGFOX_INT_compute_carrier_sense_frequency>
 8000f90:	466b      	mov	r3, sp
 8000f92:	0002      	movs	r2, r0
 8000f94:	2031      	movs	r0, #49	; 0x31
 8000f96:	5c21      	ldrb	r1, [r4, r0]
 8000f98:	0020      	movs	r0, r4
 8000f9a:	f7ff fef0 	bl	8000d7e <SIGFOX_INT_execute_carrier_sense>
 8000f9e:	2800      	cmp	r0, #0
 8000fa0:	d112      	bne.n	8000fc8 <SIGFOX_INT_process_uplink+0x20a>
 8000fa2:	4668      	mov	r0, sp
 8000fa4:	7800      	ldrb	r0, [r0, #0]
 8000fa6:	2800      	cmp	r0, #0
 8000fa8:	d114      	bne.n	8000fd4 <SIGFOX_INT_process_uplink+0x216>
 8000faa:	f004 fa5d 	bl	8005468 <MCU_API_timer_stop_carrier_sense>
 8000fae:	2800      	cmp	r0, #0
 8000fb0:	d10d      	bne.n	8000fce <SIGFOX_INT_process_uplink+0x210>
 8000fb2:	2701      	movs	r7, #1
 8000fb4:	e016      	b.n	8000fe4 <SIGFOX_INT_process_uplink+0x226>
 8000fb6:	0201      	lsls	r1, r0, #8
 8000fb8:	2072      	movs	r0, #114	; 0x72
 8000fba:	e031      	b.n	8001020 <SIGFOX_INT_process_uplink+0x262>
 8000fbc:	0201      	lsls	r1, r0, #8
 8000fbe:	207b      	movs	r0, #123	; 0x7b
 8000fc0:	e02e      	b.n	8001020 <SIGFOX_INT_process_uplink+0x262>
 8000fc2:	0201      	lsls	r1, r0, #8
 8000fc4:	2074      	movs	r0, #116	; 0x74
 8000fc6:	e02b      	b.n	8001020 <SIGFOX_INT_process_uplink+0x262>
 8000fc8:	0201      	lsls	r1, r0, #8
 8000fca:	207a      	movs	r0, #122	; 0x7a
 8000fcc:	e028      	b.n	8001020 <SIGFOX_INT_process_uplink+0x262>
 8000fce:	0201      	lsls	r1, r0, #8
 8000fd0:	207c      	movs	r0, #124	; 0x7c
 8000fd2:	e025      	b.n	8001020 <SIGFOX_INT_process_uplink+0x262>
 8000fd4:	9802      	ldr	r0, [sp, #8]
 8000fd6:	1e40      	subs	r0, r0, #1
 8000fd8:	4285      	cmp	r5, r0
 8000fda:	d103      	bne.n	8000fe4 <SIGFOX_INT_process_uplink+0x226>
 8000fdc:	f004 fa44 	bl	8005468 <MCU_API_timer_stop_carrier_sense>
 8000fe0:	2800      	cmp	r0, #0
 8000fe2:	d11b      	bne.n	800101c <SIGFOX_INT_process_uplink+0x25e>
 8000fe4:	b2f5      	uxtb	r5, r6
 8000fe6:	9804      	ldr	r0, [sp, #16]
 8000fe8:	4285      	cmp	r5, r0
 8000fea:	da02      	bge.n	8000ff2 <SIGFOX_INT_process_uplink+0x234>
 8000fec:	0038      	movs	r0, r7
 8000fee:	d100      	bne.n	8000ff2 <SIGFOX_INT_process_uplink+0x234>
 8000ff0:	e76d      	b.n	8000ece <SIGFOX_INT_process_uplink+0x110>
 8000ff2:	2056      	movs	r0, #86	; 0x56
 8000ff4:	5c20      	ldrb	r0, [r4, r0]
 8000ff6:	2801      	cmp	r0, #1
 8000ff8:	d11a      	bne.n	8001030 <SIGFOX_INT_process_uplink+0x272>
 8000ffa:	2032      	movs	r0, #50	; 0x32
 8000ffc:	5c20      	ldrb	r0, [r4, r0]
 8000ffe:	2801      	cmp	r0, #1
 8001000:	d116      	bne.n	8001030 <SIGFOX_INT_process_uplink+0x272>
 8001002:	9801      	ldr	r0, [sp, #4]
 8001004:	0400      	lsls	r0, r0, #16
 8001006:	d013      	beq.n	8001030 <SIGFOX_INT_process_uplink+0x272>
 8001008:	9803      	ldr	r0, [sp, #12]
 800100a:	2800      	cmp	r0, #0
 800100c:	d110      	bne.n	8001030 <SIGFOX_INT_process_uplink+0x272>
 800100e:	f004 fa3d 	bl	800548c <MCU_API_timer_wait_for_end>
 8001012:	2800      	cmp	r0, #0
 8001014:	d00c      	beq.n	8001030 <SIGFOX_INT_process_uplink+0x272>
 8001016:	0201      	lsls	r1, r0, #8
 8001018:	2073      	movs	r0, #115	; 0x73
 800101a:	e001      	b.n	8001020 <SIGFOX_INT_process_uplink+0x262>
 800101c:	0201      	lsls	r1, r0, #8
 800101e:	207d      	movs	r0, #125	; 0x7d
 8001020:	4308      	orrs	r0, r1
 8001022:	e006      	b.n	8001032 <SIGFOX_INT_process_uplink+0x274>
 8001024:	4668      	mov	r0, sp
 8001026:	7800      	ldrb	r0, [r0, #0]
 8001028:	2800      	cmp	r0, #0
 800102a:	d101      	bne.n	8001030 <SIGFOX_INT_process_uplink+0x272>
 800102c:	207e      	movs	r0, #126	; 0x7e
 800102e:	e000      	b.n	8001032 <SIGFOX_INT_process_uplink+0x274>
 8001030:	2000      	movs	r0, #0
 8001032:	b007      	add	sp, #28
 8001034:	bdf0      	pop	{r4, r5, r6, r7, pc}

08001036 <SIGFOX_INT_process_downlink>:
 8001036:	b570      	push	{r4, r5, r6, lr}
 8001038:	0004      	movs	r4, r0
 800103a:	000d      	movs	r5, r1
 800103c:	0016      	movs	r6, r2
 800103e:	2e01      	cmp	r6, #1
 8001040:	d107      	bne.n	8001052 <SIGFOX_INT_process_downlink+0x1c>
 8001042:	f004 fa23 	bl	800548c <MCU_API_timer_wait_for_end>
 8001046:	2800      	cmp	r0, #0
 8001048:	d003      	beq.n	8001052 <SIGFOX_INT_process_downlink+0x1c>
 800104a:	0201      	lsls	r1, r0, #8
 800104c:	2098      	movs	r0, #152	; 0x98
 800104e:	4308      	orrs	r0, r1
 8001050:	bd70      	pop	{r4, r5, r6, pc}
 8001052:	6962      	ldr	r2, [r4, #20]
 8001054:	2056      	movs	r0, #86	; 0x56
 8001056:	5c20      	ldrb	r0, [r4, r0]
 8001058:	2802      	cmp	r0, #2
 800105a:	d101      	bne.n	8001060 <SIGFOX_INT_process_downlink+0x2a>
 800105c:	2122      	movs	r1, #34	; 0x22
 800105e:	e000      	b.n	8001062 <SIGFOX_INT_process_downlink+0x2c>
 8001060:	2119      	movs	r1, #25
 8001062:	0033      	movs	r3, r6
 8001064:	2001      	movs	r0, #1
 8001066:	f000 f80b 	bl	8001080 <SIGFOX_INT_downlink_configuration>
 800106a:	0001      	movs	r1, r0
 800106c:	d107      	bne.n	800107e <SIGFOX_INT_process_downlink+0x48>
 800106e:	002a      	movs	r2, r5
 8001070:	2101      	movs	r1, #1
 8001072:	0020      	movs	r0, r4
 8001074:	f000 f82c 	bl	80010d0 <SIGFOX_INT_get_received_frames>
 8001078:	0001      	movs	r1, r0
 800107a:	d100      	bne.n	800107e <SIGFOX_INT_process_downlink+0x48>
 800107c:	2000      	movs	r0, #0
 800107e:	bd70      	pop	{r4, r5, r6, pc}

08001080 <SIGFOX_INT_downlink_configuration>:
 8001080:	b5f2      	push	{r1, r4, r5, r6, r7, lr}
 8001082:	0004      	movs	r4, r0
 8001084:	0017      	movs	r7, r2
 8001086:	2001      	movs	r0, #1
 8001088:	f004 fd1a 	bl	8005ac0 <RF_API_init>
 800108c:	26e0      	movs	r6, #224	; 0xe0
 800108e:	2800      	cmp	r0, #0
 8001090:	d001      	beq.n	8001096 <SIGFOX_INT_downlink_configuration+0x16>
 8001092:	0200      	lsls	r0, r0, #8
 8001094:	e017      	b.n	80010c6 <SIGFOX_INT_downlink_configuration+0x46>
 8001096:	0038      	movs	r0, r7
 8001098:	f004 feda 	bl	8005e50 <RF_API_change_frequency>
 800109c:	0005      	movs	r5, r0
 800109e:	d104      	bne.n	80010aa <SIGFOX_INT_downlink_configuration+0x2a>
 80010a0:	9800      	ldr	r0, [sp, #0]
 80010a2:	f004 f99f 	bl	80053e4 <MCU_API_timer_start>
 80010a6:	0005      	movs	r5, r0
 80010a8:	d002      	beq.n	80010b0 <SIGFOX_INT_downlink_configuration+0x30>
 80010aa:	f004 fdcf 	bl	8005c4c <RF_API_stop>
 80010ae:	e009      	b.n	80010c4 <SIGFOX_INT_downlink_configuration+0x44>
 80010b0:	2c01      	cmp	r4, #1
 80010b2:	d10b      	bne.n	80010cc <SIGFOX_INT_downlink_configuration+0x4c>
 80010b4:	f000 fa71 	bl	800159a <SE_API_open>
 80010b8:	0005      	movs	r5, r0
 80010ba:	d007      	beq.n	80010cc <SIGFOX_INT_downlink_configuration+0x4c>
 80010bc:	f004 fdc6 	bl	8005c4c <RF_API_stop>
 80010c0:	f004 f9c0 	bl	8005444 <MCU_API_timer_stop>
 80010c4:	0228      	lsls	r0, r5, #8
 80010c6:	4306      	orrs	r6, r0
 80010c8:	0030      	movs	r0, r6
 80010ca:	bdf2      	pop	{r1, r4, r5, r6, r7, pc}
 80010cc:	2000      	movs	r0, #0
 80010ce:	bdf2      	pop	{r1, r4, r5, r6, r7, pc}

080010d0 <SIGFOX_INT_get_received_frames>:
 80010d0:	b5f3      	push	{r0, r1, r4, r5, r6, r7, lr}
 80010d2:	b089      	sub	sp, #36	; 0x24
 80010d4:	0017      	movs	r7, r2
 80010d6:	2400      	movs	r4, #0
 80010d8:	9402      	str	r4, [sp, #8]
 80010da:	2600      	movs	r6, #0
 80010dc:	9401      	str	r4, [sp, #4]
 80010de:	2500      	movs	r5, #0
 80010e0:	466a      	mov	r2, sp
 80010e2:	9909      	ldr	r1, [sp, #36]	; 0x24
 80010e4:	3162      	adds	r1, #98	; 0x62
 80010e6:	a804      	add	r0, sp, #16
 80010e8:	f004 fecc 	bl	8005e84 <RF_API_wait_frame>
 80010ec:	9003      	str	r0, [sp, #12]
 80010ee:	4668      	mov	r0, sp
 80010f0:	7800      	ldrb	r0, [r0, #0]
 80010f2:	2801      	cmp	r0, #1
 80010f4:	d12e      	bne.n	8001154 <SIGFOX_INT_get_received_frames+0x84>
 80010f6:	a80a      	add	r0, sp, #40	; 0x28
 80010f8:	7800      	ldrb	r0, [r0, #0]
 80010fa:	2801      	cmp	r0, #1
 80010fc:	d114      	bne.n	8001128 <SIGFOX_INT_get_received_frames+0x58>
 80010fe:	a900      	add	r1, sp, #0
 8001100:	1c49      	adds	r1, r1, #1
 8001102:	a804      	add	r0, sp, #16
 8001104:	f000 fb64 	bl	80017d0 <SE_API_verify_downlink_message>
 8001108:	9002      	str	r0, [sp, #8]
 800110a:	2800      	cmp	r0, #0
 800110c:	d122      	bne.n	8001154 <SIGFOX_INT_get_received_frames+0x84>
 800110e:	4668      	mov	r0, sp
 8001110:	7840      	ldrb	r0, [r0, #1]
 8001112:	2801      	cmp	r0, #1
 8001114:	d11b      	bne.n	800114e <SIGFOX_INT_get_received_frames+0x7e>
 8001116:	2100      	movs	r1, #0
 8001118:	a804      	add	r0, sp, #16
 800111a:	1840      	adds	r0, r0, r1
 800111c:	7900      	ldrb	r0, [r0, #4]
 800111e:	5478      	strb	r0, [r7, r1]
 8001120:	1c49      	adds	r1, r1, #1
 8001122:	2908      	cmp	r1, #8
 8001124:	da16      	bge.n	8001154 <SIGFOX_INT_get_received_frames+0x84>
 8001126:	e7f7      	b.n	8001118 <SIGFOX_INT_get_received_frames+0x48>
 8001128:	2001      	movs	r0, #1
 800112a:	2100      	movs	r1, #0
 800112c:	5c7a      	ldrb	r2, [r7, r1]
 800112e:	ab04      	add	r3, sp, #16
 8001130:	5c5b      	ldrb	r3, [r3, r1]
 8001132:	429a      	cmp	r2, r3
 8001134:	d000      	beq.n	8001138 <SIGFOX_INT_get_received_frames+0x68>
 8001136:	2000      	movs	r0, #0
 8001138:	1c49      	adds	r1, r1, #1
 800113a:	290f      	cmp	r1, #15
 800113c:	dbf6      	blt.n	800112c <SIGFOX_INT_get_received_frames+0x5c>
 800113e:	9909      	ldr	r1, [sp, #36]	; 0x24
 8001140:	2262      	movs	r2, #98	; 0x62
 8001142:	5e89      	ldrsh	r1, [r1, r2]
 8001144:	f004 f9b2 	bl	80054ac <MCU_API_report_test_result>
 8001148:	9001      	str	r0, [sp, #4]
 800114a:	2800      	cmp	r0, #0
 800114c:	d102      	bne.n	8001154 <SIGFOX_INT_get_received_frames+0x84>
 800114e:	9803      	ldr	r0, [sp, #12]
 8001150:	2800      	cmp	r0, #0
 8001152:	d0c5      	beq.n	80010e0 <SIGFOX_INT_get_received_frames+0x10>
 8001154:	f004 fd7a 	bl	8005c4c <RF_API_stop>
 8001158:	0004      	movs	r4, r0
 800115a:	4668      	mov	r0, sp
 800115c:	7800      	ldrb	r0, [r0, #0]
 800115e:	2800      	cmp	r0, #0
 8001160:	d002      	beq.n	8001168 <SIGFOX_INT_get_received_frames+0x98>
 8001162:	f004 f96f 	bl	8005444 <MCU_API_timer_stop>
 8001166:	0006      	movs	r6, r0
 8001168:	a80a      	add	r0, sp, #40	; 0x28
 800116a:	7800      	ldrb	r0, [r0, #0]
 800116c:	2801      	cmp	r0, #1
 800116e:	d102      	bne.n	8001176 <SIGFOX_INT_get_received_frames+0xa6>
 8001170:	f000 fa15 	bl	800159e <SE_API_close>
 8001174:	0005      	movs	r5, r0
 8001176:	209a      	movs	r0, #154	; 0x9a
 8001178:	9902      	ldr	r1, [sp, #8]
 800117a:	2900      	cmp	r1, #0
 800117c:	d10d      	bne.n	800119a <SIGFOX_INT_get_received_frames+0xca>
 800117e:	9903      	ldr	r1, [sp, #12]
 8001180:	2900      	cmp	r1, #0
 8001182:	d10a      	bne.n	800119a <SIGFOX_INT_get_received_frames+0xca>
 8001184:	2c00      	cmp	r4, #0
 8001186:	d001      	beq.n	800118c <SIGFOX_INT_get_received_frames+0xbc>
 8001188:	0221      	lsls	r1, r4, #8
 800118a:	e00c      	b.n	80011a6 <SIGFOX_INT_get_received_frames+0xd6>
 800118c:	0031      	movs	r1, r6
 800118e:	d001      	beq.n	8001194 <SIGFOX_INT_get_received_frames+0xc4>
 8001190:	0231      	lsls	r1, r6, #8
 8001192:	e008      	b.n	80011a6 <SIGFOX_INT_get_received_frames+0xd6>
 8001194:	9901      	ldr	r1, [sp, #4]
 8001196:	2900      	cmp	r1, #0
 8001198:	d002      	beq.n	80011a0 <SIGFOX_INT_get_received_frames+0xd0>
 800119a:	0609      	lsls	r1, r1, #24
 800119c:	0c09      	lsrs	r1, r1, #16
 800119e:	e002      	b.n	80011a6 <SIGFOX_INT_get_received_frames+0xd6>
 80011a0:	0029      	movs	r1, r5
 80011a2:	d002      	beq.n	80011aa <SIGFOX_INT_get_received_frames+0xda>
 80011a4:	0229      	lsls	r1, r5, #8
 80011a6:	4308      	orrs	r0, r1
 80011a8:	e006      	b.n	80011b8 <SIGFOX_INT_get_received_frames+0xe8>
 80011aa:	4668      	mov	r0, sp
 80011ac:	7800      	ldrb	r0, [r0, #0]
 80011ae:	2800      	cmp	r0, #0
 80011b0:	d101      	bne.n	80011b6 <SIGFOX_INT_get_received_frames+0xe6>
 80011b2:	209b      	movs	r0, #155	; 0x9b
 80011b4:	e000      	b.n	80011b8 <SIGFOX_INT_get_received_frames+0xe8>
 80011b6:	2000      	movs	r0, #0
 80011b8:	b00b      	add	sp, #44	; 0x2c
 80011ba:	bdf0      	pop	{r4, r5, r6, r7, pc}

080011bc <SIGFOX_INT_compute_uplink_frequency>:
 80011bc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80011be:	0004      	movs	r4, r0
 80011c0:	000d      	movs	r5, r1
 80011c2:	2000      	movs	r0, #0
 80011c4:	2100      	movs	r1, #0
 80011c6:	006a      	lsls	r2, r5, #1
 80011c8:	18a2      	adds	r2, r4, r2
 80011ca:	9200      	str	r2, [sp, #0]
 80011cc:	2256      	movs	r2, #86	; 0x56
 80011ce:	5ca2      	ldrb	r2, [r4, r2]
 80011d0:	0026      	movs	r6, r4
 80011d2:	3658      	adds	r6, #88	; 0x58
 80011d4:	2a04      	cmp	r2, #4
 80011d6:	d001      	beq.n	80011dc <SIGFOX_INT_compute_uplink_frequency+0x20>
 80011d8:	2a02      	cmp	r2, #2
 80011da:	d108      	bne.n	80011ee <SIGFOX_INT_compute_uplink_frequency+0x32>
 80011dc:	9800      	ldr	r0, [sp, #0]
 80011de:	8b01      	ldrh	r1, [r0, #24]
 80011e0:	88b0      	ldrh	r0, [r6, #4]
 80011e2:	4341      	muls	r1, r0
 80011e4:	6820      	ldr	r0, [r4, #0]
 80011e6:	1840      	adds	r0, r0, r1
 80011e8:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80011ea:	085b      	lsrs	r3, r3, #1
 80011ec:	1ac0      	subs	r0, r0, r3
 80011ee:	2a01      	cmp	r2, #1
 80011f0:	d11f      	bne.n	8001232 <SIGFOX_INT_compute_uplink_frequency+0x76>
 80011f2:	9800      	ldr	r0, [sp, #0]
 80011f4:	8f00      	ldrh	r0, [r0, #56]	; 0x38
 80011f6:	1f81      	subs	r1, r0, #6
 80011f8:	b289      	uxth	r1, r1
 80011fa:	0020      	movs	r0, r4
 80011fc:	f7ff fa7f 	bl	80006fe <SIGFOX_INT_get_macro_channel_index>
 8001200:	0007      	movs	r7, r0
 8001202:	8936      	ldrh	r6, [r6, #8]
 8001204:	9800      	ldr	r0, [sp, #0]
 8001206:	8f00      	ldrh	r0, [r0, #56]	; 0x38
 8001208:	1e40      	subs	r0, r0, #1
 800120a:	2106      	movs	r1, #6
 800120c:	f000 fe62 	bl	8001ed4 <__aeabi_uidivmod>
 8001210:	480c      	ldr	r0, [pc, #48]	; (8001244 <.text_27>)
 8001212:	4341      	muls	r1, r0
 8001214:	1870      	adds	r0, r6, r1
 8001216:	9900      	ldr	r1, [sp, #0]
 8001218:	8b09      	ldrh	r1, [r1, #24]
 800121a:	2296      	movs	r2, #150	; 0x96
 800121c:	0092      	lsls	r2, r2, #2
 800121e:	434a      	muls	r2, r1
 8001220:	1881      	adds	r1, r0, r2
 8001222:	6820      	ldr	r0, [r4, #0]
 8001224:	1840      	adds	r0, r0, r1
 8001226:	4a08      	ldr	r2, [pc, #32]	; (8001248 <.text_28>)
 8001228:	4357      	muls	r7, r2
 800122a:	19c0      	adds	r0, r0, r7
 800122c:	6da2      	ldr	r2, [r4, #88]	; 0x58
 800122e:	0852      	lsrs	r2, r2, #1
 8001230:	1a80      	subs	r0, r0, r2
 8001232:	2d00      	cmp	r5, #0
 8001234:	d105      	bne.n	8001242 <SIGFOX_INT_compute_uplink_frequency+0x86>
 8001236:	6862      	ldr	r2, [r4, #4]
 8001238:	1851      	adds	r1, r2, r1
 800123a:	6da2      	ldr	r2, [r4, #88]	; 0x58
 800123c:	0852      	lsrs	r2, r2, #1
 800123e:	1a89      	subs	r1, r1, r2
 8001240:	6161      	str	r1, [r4, #20]
 8001242:	bdf2      	pop	{r1, r4, r5, r6, r7, pc}

08001244 <.text_27>:
 8001244:	000061a8 	.word	0x000061a8

08001248 <.text_28>:
 8001248:	000493e0 	.word	0x000493e0

0800124c <SIGFOX_INT_compute_downlink_frequency>:
 800124c:	6940      	ldr	r0, [r0, #20]
 800124e:	4770      	bx	lr

08001250 <SIGFOX_INT_get_device_id>:
 8001250:	b570      	push	{r4, r5, r6, lr}
 8001252:	0005      	movs	r5, r0
 8001254:	f000 f9a1 	bl	800159a <SE_API_open>
 8001258:	2499      	movs	r4, #153	; 0x99
 800125a:	2800      	cmp	r0, #0
 800125c:	d10c      	bne.n	8001278 <SIGFOX_INT_get_device_id+0x28>
 800125e:	0028      	movs	r0, r5
 8001260:	f000 f99f 	bl	80015a2 <SE_API_get_device_id>
 8001264:	0006      	movs	r6, r0
 8001266:	d003      	beq.n	8001270 <SIGFOX_INT_get_device_id+0x20>
 8001268:	f000 f999 	bl	800159e <SE_API_close>
 800126c:	0230      	lsls	r0, r6, #8
 800126e:	e004      	b.n	800127a <SIGFOX_INT_get_device_id+0x2a>
 8001270:	f000 f995 	bl	800159e <SE_API_close>
 8001274:	0006      	movs	r6, r0
 8001276:	d003      	beq.n	8001280 <SIGFOX_INT_get_device_id+0x30>
 8001278:	0200      	lsls	r0, r0, #8
 800127a:	4304      	orrs	r4, r0
 800127c:	0020      	movs	r0, r4
 800127e:	bd70      	pop	{r4, r5, r6, pc}
 8001280:	2000      	movs	r0, #0
 8001282:	bd70      	pop	{r4, r5, r6, pc}

08001284 <SIGFOX_PN_next_pn>:
 8001284:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001286:	0005      	movs	r5, r0
 8001288:	000c      	movs	r4, r1
 800128a:	0016      	movs	r6, r2
 800128c:	2b01      	cmp	r3, #1
 800128e:	d103      	bne.n	8001298 <SIGFOX_PN_next_pn+0x14>
 8001290:	2008      	movs	r0, #8
 8001292:	4914      	ldr	r1, [pc, #80]	; (80012e4 <SIGFOX_PN_next_pn+0x60>)
 8001294:	220a      	movs	r2, #10
 8001296:	e002      	b.n	800129e <SIGFOX_PN_next_pn+0x1a>
 8001298:	2005      	movs	r0, #5
 800129a:	217f      	movs	r1, #127	; 0x7f
 800129c:	2206      	movs	r2, #6
 800129e:	002b      	movs	r3, r5
 80012a0:	466d      	mov	r5, sp
 80012a2:	806c      	strh	r4, [r5, #2]
 80012a4:	466c      	mov	r4, sp
 80012a6:	8026      	strh	r6, [r4, #0]
 80012a8:	2b00      	cmp	r3, #0
 80012aa:	d100      	bne.n	80012ae <SIGFOX_PN_next_pn+0x2a>
 80012ac:	000b      	movs	r3, r1
 80012ae:	001e      	movs	r6, r3
 80012b0:	4116      	asrs	r6, r2
 80012b2:	2501      	movs	r5, #1
 80012b4:	4035      	ands	r5, r6
 80012b6:	001f      	movs	r7, r3
 80012b8:	4107      	asrs	r7, r0
 80012ba:	2601      	movs	r6, #1
 80012bc:	403e      	ands	r6, r7
 80012be:	045b      	lsls	r3, r3, #17
 80012c0:	0c1b      	lsrs	r3, r3, #16
 80012c2:	406e      	eors	r6, r5
 80012c4:	d002      	beq.n	80012cc <SIGFOX_PN_next_pn+0x48>
 80012c6:	001d      	movs	r5, r3
 80012c8:	2301      	movs	r3, #1
 80012ca:	432b      	orrs	r3, r5
 80012cc:	400b      	ands	r3, r1
 80012ce:	466c      	mov	r4, sp
 80012d0:	8824      	ldrh	r4, [r4, #0]
 80012d2:	429c      	cmp	r4, r3
 80012d4:	dbe8      	blt.n	80012a8 <SIGFOX_PN_next_pn+0x24>
 80012d6:	466c      	mov	r4, sp
 80012d8:	8864      	ldrh	r4, [r4, #2]
 80012da:	42a3      	cmp	r3, r4
 80012dc:	dbe4      	blt.n	80012a8 <SIGFOX_PN_next_pn+0x24>
 80012de:	0018      	movs	r0, r3
 80012e0:	bdf2      	pop	{r1, r4, r5, r6, r7, pc}
 80012e2:	bf00      	nop
 80012e4:	000007ff 	.word	0x000007ff

080012e8 <SIGFOX_SCRAMB_compute>:
 80012e8:	b5f6      	push	{r1, r2, r4, r5, r6, r7, lr}
 80012ea:	b083      	sub	sp, #12
 80012ec:	0006      	movs	r6, r0
 80012ee:	001f      	movs	r7, r3
 80012f0:	2400      	movs	r4, #0
 80012f2:	2a00      	cmp	r2, #0
 80012f4:	d003      	beq.n	80012fe <SIGFOX_SCRAMB_compute+0x16>
 80012f6:	4611      	mov	r1, r2
 80012f8:	9803      	ldr	r0, [sp, #12]
 80012fa:	f010 ffb1 	bl	8012260 <__aeabi_memclr>
 80012fe:	0033      	movs	r3, r6
 8001300:	2200      	movs	r2, #0
 8001302:	e02a      	b.n	800135a <SIGFOX_SCRAMB_compute+0x72>
 8001304:	001e      	movs	r6, r3
 8001306:	4366      	muls	r6, r4
 8001308:	432e      	orrs	r6, r5
 800130a:	9c00      	ldr	r4, [sp, #0]
 800130c:	7026      	strb	r6, [r4, #0]
 800130e:	bf00      	nop
 8001310:	a415      	add	r4, pc, #84	; (adr r4, 8001368 <lut_in>)
 8001312:	5c61      	ldrb	r1, [r4, r1]
 8001314:	e01c      	b.n	8001350 <SIGFOX_SCRAMB_compute+0x68>
 8001316:	9903      	ldr	r1, [sp, #12]
 8001318:	1889      	adds	r1, r1, r2
 800131a:	9100      	str	r1, [sp, #0]
 800131c:	9301      	str	r3, [sp, #4]
 800131e:	0021      	movs	r1, r4
 8001320:	2380      	movs	r3, #128	; 0x80
 8001322:	bf00      	nop
 8001324:	a411      	add	r4, pc, #68	; (adr r4, 800136c <lut_in_out>)
 8001326:	00bd      	lsls	r5, r7, #2
 8001328:	1964      	adds	r4, r4, r5
 800132a:	5c64      	ldrb	r4, [r4, r1]
 800132c:	9d00      	ldr	r5, [sp, #0]
 800132e:	782d      	ldrb	r5, [r5, #0]
 8001330:	9e01      	ldr	r6, [sp, #4]
 8001332:	5cb6      	ldrb	r6, [r6, r2]
 8001334:	421e      	tst	r6, r3
 8001336:	d0e5      	beq.n	8001304 <SIGFOX_SCRAMB_compute+0x1c>
 8001338:	1e64      	subs	r4, r4, #1
 800133a:	41a4      	sbcs	r4, r4
 800133c:	0fe4      	lsrs	r4, r4, #31
 800133e:	001e      	movs	r6, r3
 8001340:	4366      	muls	r6, r4
 8001342:	432e      	orrs	r6, r5
 8001344:	9c00      	ldr	r4, [sp, #0]
 8001346:	7026      	strb	r6, [r4, #0]
 8001348:	a407      	add	r4, pc, #28	; (adr r4, 8001368 <lut_in>)
 800134a:	5c61      	ldrb	r1, [r4, r1]
 800134c:	1c89      	adds	r1, r1, #2
 800134e:	b2c9      	uxtb	r1, r1
 8001350:	085b      	lsrs	r3, r3, #1
 8001352:	d1e6      	bne.n	8001322 <SIGFOX_SCRAMB_compute+0x3a>
 8001354:	9b01      	ldr	r3, [sp, #4]
 8001356:	000c      	movs	r4, r1
 8001358:	1c52      	adds	r2, r2, #1
 800135a:	4669      	mov	r1, sp
 800135c:	7c09      	ldrb	r1, [r1, #16]
 800135e:	428a      	cmp	r2, r1
 8001360:	dbd9      	blt.n	8001316 <SIGFOX_SCRAMB_compute+0x2e>
 8001362:	b005      	add	sp, #20
 8001364:	bdf0      	pop	{r4, r5, r6, r7, pc}
	...

08001368 <lut_in>:
 8001368:	0000 0101                                   ....

0800136c <lut_in_out>:
 800136c:	0000 0000 0100 0001 0100 0100               ............

08001378 <SIGFOX_HMAC_compute_aes>:
 8001378:	b5f1      	push	{r0, r4, r5, r6, r7, lr}
 800137a:	b08a      	sub	sp, #40	; 0x28
 800137c:	2600      	movs	r6, #0
 800137e:	2a11      	cmp	r2, #17
 8001380:	db01      	blt.n	8001386 <SIGFOX_HMAC_compute_aes+0xe>
 8001382:	2002      	movs	r0, #2
 8001384:	e000      	b.n	8001388 <SIGFOX_HMAC_compute_aes+0x10>
 8001386:	2001      	movs	r0, #1
 8001388:	0105      	lsls	r5, r0, #4
 800138a:	701d      	strb	r5, [r3, #0]
 800138c:	2500      	movs	r5, #0
 800138e:	9101      	str	r1, [sp, #4]
 8001390:	4669      	mov	r1, sp
 8001392:	700a      	strb	r2, [r1, #0]
 8001394:	781a      	ldrb	r2, [r3, #0]
 8001396:	b2e9      	uxtb	r1, r5
 8001398:	4291      	cmp	r1, r2
 800139a:	d20f      	bcs.n	80013bc <SIGFOX_HMAC_compute_aes+0x44>
 800139c:	9901      	ldr	r1, [sp, #4]
 800139e:	5d89      	ldrb	r1, [r1, r6]
 80013a0:	aa02      	add	r2, sp, #8
 80013a2:	b2ef      	uxtb	r7, r5
 80013a4:	55d1      	strb	r1, [r2, r7]
 80013a6:	4669      	mov	r1, sp
 80013a8:	7809      	ldrb	r1, [r1, #0]
 80013aa:	1e49      	subs	r1, r1, #1
 80013ac:	428e      	cmp	r6, r1
 80013ae:	d002      	beq.n	80013b6 <SIGFOX_HMAC_compute_aes+0x3e>
 80013b0:	1c76      	adds	r6, r6, #1
 80013b2:	b2f6      	uxtb	r6, r6
 80013b4:	e000      	b.n	80013b8 <SIGFOX_HMAC_compute_aes+0x40>
 80013b6:	2600      	movs	r6, #0
 80013b8:	1c6d      	adds	r5, r5, #1
 80013ba:	e7eb      	b.n	8001394 <SIGFOX_HMAC_compute_aes+0x1c>
 80013bc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80013be:	0002      	movs	r2, r0
 80013c0:	a902      	add	r1, sp, #8
 80013c2:	0018      	movs	r0, r3
 80013c4:	f004 ff12 	bl	80061ec <CREDENTIALS_aes_128_cbc_encrypt>
 80013c8:	b00c      	add	sp, #48	; 0x30
 80013ca:	bde0      	pop	{r5, r6, r7, pc}

080013cc <SIGFOX_encrypt_decrypt_frame>:
 80013cc:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80013ce:	b08a      	sub	sp, #40	; 0x28
 80013d0:	001e      	movs	r6, r3
 80013d2:	9c13      	ldr	r4, [sp, #76]	; 0x4c
 80013d4:	9d14      	ldr	r5, [sp, #80]	; 0x50
 80013d6:	9f15      	ldr	r7, [sp, #84]	; 0x54
 80013d8:	4668      	mov	r0, sp
 80013da:	f004 fed1 	bl	8006180 <SE_NVM_get>
 80013de:	210b      	movs	r1, #11
 80013e0:	1d68      	adds	r0, r5, #5
 80013e2:	f010 ff3d 	bl	8012260 <__aeabi_memclr>
 80013e6:	78e0      	ldrb	r0, [r4, #3]
 80013e8:	01c0      	lsls	r0, r0, #7
 80013ea:	7128      	strb	r0, [r5, #4]
 80013ec:	78a0      	ldrb	r0, [r4, #2]
 80013ee:	01c0      	lsls	r0, r0, #7
 80013f0:	78e1      	ldrb	r1, [r4, #3]
 80013f2:	0849      	lsrs	r1, r1, #1
 80013f4:	4301      	orrs	r1, r0
 80013f6:	70e9      	strb	r1, [r5, #3]
 80013f8:	7860      	ldrb	r0, [r4, #1]
 80013fa:	01c0      	lsls	r0, r0, #7
 80013fc:	78a1      	ldrb	r1, [r4, #2]
 80013fe:	0849      	lsrs	r1, r1, #1
 8001400:	4301      	orrs	r1, r0
 8001402:	70a9      	strb	r1, [r5, #2]
 8001404:	7820      	ldrb	r0, [r4, #0]
 8001406:	01c0      	lsls	r0, r0, #7
 8001408:	7861      	ldrb	r1, [r4, #1]
 800140a:	0849      	lsrs	r1, r1, #1
 800140c:	4301      	orrs	r1, r0
 800140e:	7069      	strb	r1, [r5, #1]
 8001410:	7820      	ldrb	r0, [r4, #0]
 8001412:	0840      	lsrs	r0, r0, #1
 8001414:	2180      	movs	r1, #128	; 0x80
 8001416:	4301      	orrs	r1, r0
 8001418:	7029      	strb	r1, [r5, #0]
 800141a:	2201      	movs	r2, #1
 800141c:	0029      	movs	r1, r5
 800141e:	a802      	add	r0, sp, #8
 8001420:	f004 fee4 	bl	80061ec <CREDENTIALS_aes_128_cbc_encrypt>
 8001424:	a802      	add	r0, sp, #8
 8001426:	7b01      	ldrb	r1, [r0, #12]
 8001428:	22fe      	movs	r2, #254	; 0xfe
 800142a:	400a      	ands	r2, r1
 800142c:	7302      	strb	r2, [r0, #12]
 800142e:	0931      	lsrs	r1, r6, #4
 8001430:	7341      	strb	r1, [r0, #13]
 8001432:	2f00      	cmp	r7, #0
 8001434:	d102      	bne.n	800143c <SIGFOX_encrypt_decrypt_frame+0x70>
 8001436:	2210      	movs	r2, #16
 8001438:	430a      	orrs	r2, r1
 800143a:	7342      	strb	r2, [r0, #13]
 800143c:	9912      	ldr	r1, [sp, #72]	; 0x48
 800143e:	0132      	lsls	r2, r6, #4
 8001440:	050b      	lsls	r3, r1, #20
 8001442:	0f1b      	lsrs	r3, r3, #28
 8001444:	4313      	orrs	r3, r2
 8001446:	7383      	strb	r3, [r0, #14]
 8001448:	73c1      	strb	r1, [r0, #15]
 800144a:	78e0      	ldrb	r0, [r4, #3]
 800144c:	01c0      	lsls	r0, r0, #7
 800144e:	7128      	strb	r0, [r5, #4]
 8001450:	78a0      	ldrb	r0, [r4, #2]
 8001452:	01c0      	lsls	r0, r0, #7
 8001454:	78e1      	ldrb	r1, [r4, #3]
 8001456:	0849      	lsrs	r1, r1, #1
 8001458:	4301      	orrs	r1, r0
 800145a:	70e9      	strb	r1, [r5, #3]
 800145c:	7860      	ldrb	r0, [r4, #1]
 800145e:	01c0      	lsls	r0, r0, #7
 8001460:	78a1      	ldrb	r1, [r4, #2]
 8001462:	0849      	lsrs	r1, r1, #1
 8001464:	4301      	orrs	r1, r0
 8001466:	70a9      	strb	r1, [r5, #2]
 8001468:	7820      	ldrb	r0, [r4, #0]
 800146a:	01c0      	lsls	r0, r0, #7
 800146c:	7861      	ldrb	r1, [r4, #1]
 800146e:	0849      	lsrs	r1, r1, #1
 8001470:	4301      	orrs	r1, r0
 8001472:	7069      	strb	r1, [r5, #1]
 8001474:	7820      	ldrb	r0, [r4, #0]
 8001476:	0840      	lsrs	r0, r0, #1
 8001478:	7028      	strb	r0, [r5, #0]
 800147a:	2101      	movs	r1, #1
 800147c:	0028      	movs	r0, r5
 800147e:	f004 ff19 	bl	80062b4 <CREDENTIALS_wrap_session_key>
 8001482:	2201      	movs	r2, #1
 8001484:	a902      	add	r1, sp, #8
 8001486:	a806      	add	r0, sp, #24
 8001488:	f004 feec 	bl	8006264 <CREDENTIALS_aes_128_cbc_encrypt_with_session_key>
 800148c:	2200      	movs	r2, #0
 800148e:	980a      	ldr	r0, [sp, #40]	; 0x28
 8001490:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8001492:	ab0c      	add	r3, sp, #48	; 0x30
 8001494:	781b      	ldrb	r3, [r3, #0]
 8001496:	e005      	b.n	80014a4 <SIGFOX_encrypt_decrypt_frame+0xd8>
 8001498:	ac06      	add	r4, sp, #24
 800149a:	5ca4      	ldrb	r4, [r4, r2]
 800149c:	5c8d      	ldrb	r5, [r1, r2]
 800149e:	4065      	eors	r5, r4
 80014a0:	5485      	strb	r5, [r0, r2]
 80014a2:	1c52      	adds	r2, r2, #1
 80014a4:	429a      	cmp	r2, r3
 80014a6:	dbf7      	blt.n	8001498 <SIGFOX_encrypt_decrypt_frame+0xcc>
 80014a8:	b00d      	add	sp, #52	; 0x34
 80014aa:	bdf0      	pop	{r4, r5, r6, r7, pc}

080014ac <SIGFOX_DECODE_dewhitening_pn>:
 80014ac:	2208      	movs	r2, #8
 80014ae:	2321      	movs	r3, #33	; 0x21
 80014b0:	4003      	ands	r3, r0
 80014b2:	0841      	lsrs	r1, r0, #1
 80014b4:	2b20      	cmp	r3, #32
 80014b6:	d001      	beq.n	80014bc <SIGFOX_DECODE_dewhitening_pn+0x10>
 80014b8:	2b01      	cmp	r3, #1
 80014ba:	d102      	bne.n	80014c2 <SIGFOX_DECODE_dewhitening_pn+0x16>
 80014bc:	2080      	movs	r0, #128	; 0x80
 80014be:	0040      	lsls	r0, r0, #1
 80014c0:	e000      	b.n	80014c4 <SIGFOX_DECODE_dewhitening_pn+0x18>
 80014c2:	2000      	movs	r0, #0
 80014c4:	4308      	orrs	r0, r1
 80014c6:	1e52      	subs	r2, r2, #1
 80014c8:	d1f1      	bne.n	80014ae <SIGFOX_DECODE_dewhitening_pn+0x2>
 80014ca:	b280      	uxth	r0, r0
 80014cc:	4770      	bx	lr

080014ce <SIGFOX_DECODE_dewhitening>:
 80014ce:	b5fe      	push	{r1, r2, r3, r4, r5, r6, r7, lr}
 80014d0:	0005      	movs	r5, r0
 80014d2:	000c      	movs	r4, r1
 80014d4:	4668      	mov	r0, sp
 80014d6:	f004 fe53 	bl	8006180 <SE_NVM_get>
 80014da:	49b8      	ldr	r1, [pc, #736]	; (80017bc <.text_14>)
 80014dc:	7822      	ldrb	r2, [r4, #0]
 80014de:	7860      	ldrb	r0, [r4, #1]
 80014e0:	0200      	lsls	r0, r0, #8
 80014e2:	4310      	orrs	r0, r2
 80014e4:	466a      	mov	r2, sp
 80014e6:	8812      	ldrh	r2, [r2, #0]
 80014e8:	4350      	muls	r0, r2
 80014ea:	4008      	ands	r0, r1
 80014ec:	d100      	bne.n	80014f0 <SIGFOX_DECODE_dewhitening+0x22>
 80014ee:	0008      	movs	r0, r1
 80014f0:	2600      	movs	r6, #0
 80014f2:	f7ff ffdb 	bl	80014ac <SIGFOX_DECODE_dewhitening_pn>
 80014f6:	1c72      	adds	r2, r6, #1
 80014f8:	19a9      	adds	r1, r5, r6
 80014fa:	780b      	ldrb	r3, [r1, #0]
 80014fc:	0007      	movs	r7, r0
 80014fe:	40d7      	lsrs	r7, r2
 8001500:	405f      	eors	r7, r3
 8001502:	700f      	strb	r7, [r1, #0]
 8001504:	1c69      	adds	r1, r5, #1
 8001506:	1989      	adds	r1, r1, r6
 8001508:	780f      	ldrb	r7, [r1, #0]
 800150a:	2301      	movs	r3, #1
 800150c:	4093      	lsls	r3, r2
 800150e:	1e5b      	subs	r3, r3, #1
 8001510:	4003      	ands	r3, r0
 8001512:	469c      	mov	ip, r3
 8001514:	2307      	movs	r3, #7
 8001516:	1b9a      	subs	r2, r3, r6
 8001518:	4663      	mov	r3, ip
 800151a:	4093      	lsls	r3, r2
 800151c:	407b      	eors	r3, r7
 800151e:	700b      	strb	r3, [r1, #0]
 8001520:	1c76      	adds	r6, r6, #1
 8001522:	2e08      	cmp	r6, #8
 8001524:	dbe5      	blt.n	80014f2 <SIGFOX_DECODE_dewhitening+0x24>
 8001526:	2600      	movs	r6, #0
 8001528:	f7ff ffc0 	bl	80014ac <SIGFOX_DECODE_dewhitening_pn>
 800152c:	1c72      	adds	r2, r6, #1
 800152e:	19a9      	adds	r1, r5, r6
 8001530:	7a4b      	ldrb	r3, [r1, #9]
 8001532:	0007      	movs	r7, r0
 8001534:	40d7      	lsrs	r7, r2
 8001536:	405f      	eors	r7, r3
 8001538:	724f      	strb	r7, [r1, #9]
 800153a:	7a8f      	ldrb	r7, [r1, #10]
 800153c:	2301      	movs	r3, #1
 800153e:	4093      	lsls	r3, r2
 8001540:	1e5b      	subs	r3, r3, #1
 8001542:	4003      	ands	r3, r0
 8001544:	469c      	mov	ip, r3
 8001546:	2307      	movs	r3, #7
 8001548:	1b9a      	subs	r2, r3, r6
 800154a:	4663      	mov	r3, ip
 800154c:	4093      	lsls	r3, r2
 800154e:	407b      	eors	r3, r7
 8001550:	728b      	strb	r3, [r1, #10]
 8001552:	1c76      	adds	r6, r6, #1
 8001554:	2e05      	cmp	r6, #5
 8001556:	dbe7      	blt.n	8001528 <SIGFOX_DECODE_dewhitening+0x5a>
 8001558:	f7ff ffa8 	bl	80014ac <SIGFOX_DECODE_dewhitening_pn>
 800155c:	7ba9      	ldrb	r1, [r5, #14]
 800155e:	1c76      	adds	r6, r6, #1
 8001560:	40f0      	lsrs	r0, r6
 8001562:	4048      	eors	r0, r1
 8001564:	73a8      	strb	r0, [r5, #14]
 8001566:	2000      	movs	r0, #0
 8001568:	73e8      	strb	r0, [r5, #15]
 800156a:	bdf7      	pop	{r0, r1, r2, r4, r5, r6, r7, pc}

0800156c <SE_API_get_version>:
 800156c:	b570      	push	{r4, r5, r6, lr}
 800156e:	0005      	movs	r5, r0
 8001570:	000e      	movs	r6, r1
 8001572:	f004 fed5 	bl	8006320 <CREDENTIALS_get_version>
 8001576:	0002      	movs	r2, r0
 8001578:	4c91      	ldr	r4, [pc, #580]	; (80017c0 <.text_15>)
 800157a:	a192      	add	r1, pc, #584	; (adr r1, 80017c4 <.text_16>)
 800157c:	0020      	movs	r0, r4
 800157e:	300a      	adds	r0, #10
 8001580:	f010 fee8 	bl	8012354 <siprintf>
 8001584:	2e00      	cmp	r6, #0
 8001586:	d101      	bne.n	800158c <SE_API_get_version+0x20>
 8001588:	2047      	movs	r0, #71	; 0x47
 800158a:	bd70      	pop	{r4, r5, r6, pc}
 800158c:	602c      	str	r4, [r5, #0]
 800158e:	300a      	adds	r0, #10
 8001590:	7030      	strb	r0, [r6, #0]
 8001592:	2000      	movs	r0, #0
 8001594:	bd70      	pop	{r4, r5, r6, pc}

08001596 <SE_API_init>:
 8001596:	2000      	movs	r0, #0
 8001598:	4770      	bx	lr

0800159a <SE_API_open>:
 800159a:	2000      	movs	r0, #0
 800159c:	4770      	bx	lr

0800159e <SE_API_close>:
 800159e:	2000      	movs	r0, #0
 80015a0:	4770      	bx	lr

080015a2 <SE_API_get_device_id>:
 80015a2:	b580      	push	{r7, lr}
 80015a4:	f004 fec6 	bl	8006334 <CREDENTIALS_get_dev_id>
 80015a8:	2000      	movs	r0, #0
 80015aa:	bd02      	pop	{r1, pc}

080015ac <SE_API_get_initial_pac>:
 80015ac:	b580      	push	{r7, lr}
 80015ae:	f004 fedd 	bl	800636c <CREDENTIALS_get_initial_pac>
 80015b2:	2000      	movs	r0, #0
 80015b4:	bd02      	pop	{r1, pc}

080015b6 <SE_API_secure_uplink_message>:
 80015b6:	b5f1      	push	{r0, r4, r5, r6, r7, lr}
 80015b8:	b098      	sub	sp, #96	; 0x60
 80015ba:	000d      	movs	r5, r1
 80015bc:	0014      	movs	r4, r2
 80015be:	001f      	movs	r7, r3
 80015c0:	2002      	movs	r0, #2
 80015c2:	900f      	str	r0, [sp, #60]	; 0x3c
 80015c4:	a810      	add	r0, sp, #64	; 0x40
 80015c6:	2120      	movs	r1, #32
 80015c8:	f010 fe4a 	bl	8012260 <__aeabi_memclr>
 80015cc:	a80a      	add	r0, sp, #40	; 0x28
 80015ce:	2114      	movs	r1, #20
 80015d0:	f010 fe46 	bl	8012260 <__aeabi_memclr>
 80015d4:	a806      	add	r0, sp, #24
 80015d6:	f004 fdd3 	bl	8006180 <SE_NVM_get>
 80015da:	4668      	mov	r0, sp
 80015dc:	8b06      	ldrh	r6, [r0, #24]
 80015de:	a806      	add	r0, sp, #24
 80015e0:	8840      	ldrh	r0, [r0, #2]
 80015e2:	9009      	str	r0, [sp, #36]	; 0x24
 80015e4:	a806      	add	r0, sp, #24
 80015e6:	7900      	ldrb	r0, [r0, #4]
 80015e8:	4669      	mov	r1, sp
 80015ea:	7448      	strb	r0, [r1, #17]
 80015ec:	f004 fede 	bl	80063ac <CREDENTIALS_get_payload_encryption_flag>
 80015f0:	9000      	str	r0, [sp, #0]
 80015f2:	2f01      	cmp	r7, #1
 80015f4:	d105      	bne.n	8001602 <SE_API_secure_uplink_message+0x4c>
 80015f6:	2800      	cmp	r0, #0
 80015f8:	d101      	bne.n	80015fe <SE_API_secure_uplink_message+0x48>
 80015fa:	2049      	movs	r0, #73	; 0x49
 80015fc:	e0dc      	b.n	80017b8 <SE_API_secure_uplink_message+0x202>
 80015fe:	2505      	movs	r5, #5
 8001600:	2400      	movs	r4, #0
 8001602:	1c76      	adds	r6, r6, #1
 8001604:	0530      	lsls	r0, r6, #20
 8001606:	0d00      	lsrs	r0, r0, #20
 8001608:	9008      	str	r0, [sp, #32]
 800160a:	9800      	ldr	r0, [sp, #0]
 800160c:	2801      	cmp	r0, #1
 800160e:	d11a      	bne.n	8001646 <SE_API_secure_uplink_message+0x90>
 8001610:	9808      	ldr	r0, [sp, #32]
 8001612:	2800      	cmp	r0, #0
 8001614:	d104      	bne.n	8001620 <SE_API_secure_uplink_message+0x6a>
 8001616:	4668      	mov	r0, sp
 8001618:	7c40      	ldrb	r0, [r0, #17]
 800161a:	1c40      	adds	r0, r0, #1
 800161c:	4669      	mov	r1, sp
 800161e:	7448      	strb	r0, [r1, #17]
 8001620:	0038      	movs	r0, r7
 8001622:	d110      	bne.n	8001646 <SE_API_secure_uplink_message+0x90>
 8001624:	9808      	ldr	r0, [sp, #32]
 8001626:	2800      	cmp	r0, #0
 8001628:	d00b      	beq.n	8001642 <SE_API_secure_uplink_message+0x8c>
 800162a:	9809      	ldr	r0, [sp, #36]	; 0x24
 800162c:	2800      	cmp	r0, #0
 800162e:	d00a      	beq.n	8001646 <SE_API_secure_uplink_message+0x90>
 8001630:	9808      	ldr	r0, [sp, #32]
 8001632:	9909      	ldr	r1, [sp, #36]	; 0x24
 8001634:	1c49      	adds	r1, r1, #1
 8001636:	f000 fc63 	bl	8001f00 <__aeabi_idivmod>
 800163a:	1e49      	subs	r1, r1, #1
 800163c:	4189      	sbcs	r1, r1
 800163e:	0fc9      	lsrs	r1, r1, #31
 8001640:	e002      	b.n	8001648 <SE_API_secure_uplink_message+0x92>
 8001642:	2101      	movs	r1, #1
 8001644:	e000      	b.n	8001648 <SE_API_secure_uplink_message+0x92>
 8001646:	2100      	movs	r1, #0
 8001648:	981e      	ldr	r0, [sp, #120]	; 0x78
 800164a:	7001      	strb	r1, [r0, #0]
 800164c:	0160      	lsls	r0, r4, #5
 800164e:	2120      	movs	r1, #32
 8001650:	4008      	ands	r0, r1
 8001652:	002e      	movs	r6, r5
 8001654:	9c1f      	ldr	r4, [sp, #124]	; 0x7c
 8001656:	d107      	bne.n	8001668 <SE_API_secure_uplink_message+0xb2>
 8001658:	9918      	ldr	r1, [sp, #96]	; 0x60
 800165a:	7809      	ldrb	r1, [r1, #0]
 800165c:	0189      	lsls	r1, r1, #6
 800165e:	4308      	orrs	r0, r1
 8001660:	2180      	movs	r1, #128	; 0x80
 8001662:	4301      	orrs	r1, r0
 8001664:	7021      	strb	r1, [r4, #0]
 8001666:	e023      	b.n	80016b0 <SE_API_secure_uplink_message+0xfa>
 8001668:	2d01      	cmp	r5, #1
 800166a:	d101      	bne.n	8001670 <SE_API_secure_uplink_message+0xba>
 800166c:	2100      	movs	r1, #0
 800166e:	e00b      	b.n	8001688 <SE_API_secure_uplink_message+0xd2>
 8001670:	1e69      	subs	r1, r5, #1
 8001672:	2204      	movs	r2, #4
 8001674:	1b52      	subs	r2, r2, r5
 8001676:	104b      	asrs	r3, r1, #1
 8001678:	0f9b      	lsrs	r3, r3, #30
 800167a:	1859      	adds	r1, r3, r1
 800167c:	1089      	asrs	r1, r1, #2
 800167e:	0089      	lsls	r1, r1, #2
 8001680:	1851      	adds	r1, r2, r1
 8001682:	1c8a      	adds	r2, r1, #2
 8001684:	b2d2      	uxtb	r2, r2
 8001686:	920f      	str	r2, [sp, #60]	; 0x3c
 8001688:	0189      	lsls	r1, r1, #6
 800168a:	4308      	orrs	r0, r1
 800168c:	7020      	strb	r0, [r4, #0]
 800168e:	9818      	ldr	r0, [sp, #96]	; 0x60
 8001690:	2800      	cmp	r0, #0
 8001692:	d00d      	beq.n	80016b0 <SE_API_secure_uplink_message+0xfa>
 8001694:	2100      	movs	r1, #0
 8001696:	1da3      	adds	r3, r4, #6
 8001698:	e002      	b.n	80016a0 <SE_API_secure_uplink_message+0xea>
 800169a:	5c42      	ldrb	r2, [r0, r1]
 800169c:	545a      	strb	r2, [r3, r1]
 800169e:	1c49      	adds	r1, r1, #1
 80016a0:	42a9      	cmp	r1, r5
 80016a2:	dbfa      	blt.n	800169a <SE_API_secure_uplink_message+0xe4>
 80016a4:	9018      	str	r0, [sp, #96]	; 0x60
 80016a6:	2f01      	cmp	r7, #1
 80016a8:	d102      	bne.n	80016b0 <SE_API_secure_uplink_message+0xfa>
 80016aa:	4668      	mov	r0, sp
 80016ac:	7c40      	ldrb	r0, [r0, #17]
 80016ae:	72a0      	strb	r0, [r4, #10]
 80016b0:	7820      	ldrb	r0, [r4, #0]
 80016b2:	21f0      	movs	r1, #240	; 0xf0
 80016b4:	4001      	ands	r1, r0
 80016b6:	9808      	ldr	r0, [sp, #32]
 80016b8:	0400      	lsls	r0, r0, #16
 80016ba:	0e00      	lsrs	r0, r0, #24
 80016bc:	4308      	orrs	r0, r1
 80016be:	7020      	strb	r0, [r4, #0]
 80016c0:	9808      	ldr	r0, [sp, #32]
 80016c2:	7060      	strb	r0, [r4, #1]
 80016c4:	a805      	add	r0, sp, #20
 80016c6:	f004 fe35 	bl	8006334 <CREDENTIALS_get_dev_id>
 80016ca:	2000      	movs	r0, #0
 80016cc:	1ca2      	adds	r2, r4, #2
 80016ce:	a905      	add	r1, sp, #20
 80016d0:	5c09      	ldrb	r1, [r1, r0]
 80016d2:	5411      	strb	r1, [r2, r0]
 80016d4:	1c40      	adds	r0, r0, #1
 80016d6:	2804      	cmp	r0, #4
 80016d8:	dbf9      	blt.n	80016ce <SE_API_secure_uplink_message+0x118>
 80016da:	9800      	ldr	r0, [sp, #0]
 80016dc:	2801      	cmp	r0, #1
 80016de:	d122      	bne.n	8001726 <SE_API_secure_uplink_message+0x170>
 80016e0:	2f00      	cmp	r7, #0
 80016e2:	d120      	bne.n	8001726 <SE_API_secure_uplink_message+0x170>
 80016e4:	9003      	str	r0, [sp, #12]
 80016e6:	a80a      	add	r0, sp, #40	; 0x28
 80016e8:	9002      	str	r0, [sp, #8]
 80016ea:	a805      	add	r0, sp, #20
 80016ec:	9001      	str	r0, [sp, #4]
 80016ee:	9808      	ldr	r0, [sp, #32]
 80016f0:	b280      	uxth	r0, r0
 80016f2:	9000      	str	r0, [sp, #0]
 80016f4:	4668      	mov	r0, sp
 80016f6:	7c43      	ldrb	r3, [r0, #17]
 80016f8:	002a      	movs	r2, r5
 80016fa:	9918      	ldr	r1, [sp, #96]	; 0x60
 80016fc:	1da0      	adds	r0, r4, #6
 80016fe:	f7ff fe65 	bl	80013cc <SIGFOX_encrypt_decrypt_frame>
 8001702:	a80a      	add	r0, sp, #40	; 0x28
 8001704:	4669      	mov	r1, sp
 8001706:	7c49      	ldrb	r1, [r1, #17]
 8001708:	7001      	strb	r1, [r0, #0]
 800170a:	2100      	movs	r1, #0
 800170c:	1c43      	adds	r3, r0, #1
 800170e:	5c62      	ldrb	r2, [r4, r1]
 8001710:	545a      	strb	r2, [r3, r1]
 8001712:	1c49      	adds	r1, r1, #1
 8001714:	b2c9      	uxtb	r1, r1
 8001716:	1daa      	adds	r2, r5, #6
 8001718:	4291      	cmp	r1, r2
 800171a:	dbf8      	blt.n	800170e <SE_API_secure_uplink_message+0x158>
 800171c:	ab04      	add	r3, sp, #16
 800171e:	1dea      	adds	r2, r5, #7
 8001720:	b2d2      	uxtb	r2, r2
 8001722:	a90a      	add	r1, sp, #40	; 0x28
 8001724:	e003      	b.n	800172e <SE_API_secure_uplink_message+0x178>
 8001726:	ab04      	add	r3, sp, #16
 8001728:	1daa      	adds	r2, r5, #6
 800172a:	b2d2      	uxtb	r2, r2
 800172c:	0021      	movs	r1, r4
 800172e:	a810      	add	r0, sp, #64	; 0x40
 8001730:	f7ff fe22 	bl	8001378 <SIGFOX_HMAC_compute_aes>
 8001734:	2100      	movs	r1, #0
 8001736:	980f      	ldr	r0, [sp, #60]	; 0x3c
 8001738:	e00a      	b.n	8001750 <SE_API_secure_uplink_message+0x19a>
 800173a:	aa10      	add	r2, sp, #64	; 0x40
 800173c:	466b      	mov	r3, sp
 800173e:	7c1b      	ldrb	r3, [r3, #16]
 8001740:	185b      	adds	r3, r3, r1
 8001742:	18d2      	adds	r2, r2, r3
 8001744:	3a10      	subs	r2, #16
 8001746:	7812      	ldrb	r2, [r2, #0]
 8001748:	1da3      	adds	r3, r4, #6
 800174a:	186f      	adds	r7, r5, r1
 800174c:	55da      	strb	r2, [r3, r7]
 800174e:	1c49      	adds	r1, r1, #1
 8001750:	4281      	cmp	r1, r0
 8001752:	dbf2      	blt.n	800173a <SE_API_secure_uplink_message+0x184>
 8001754:	9a20      	ldr	r2, [sp, #128]	; 0x80
 8001756:	182b      	adds	r3, r5, r0
 8001758:	1d9b      	adds	r3, r3, #6
 800175a:	7013      	strb	r3, [r2, #0]
 800175c:	2100      	movs	r1, #0
 800175e:	2600      	movs	r6, #0
 8001760:	e00f      	b.n	8001782 <SE_API_secure_uplink_message+0x1cc>
 8001762:	0008      	movs	r0, r1
 8001764:	e009      	b.n	800177a <SE_API_secure_uplink_message+0x1c4>
 8001766:	5c20      	ldrb	r0, [r4, r0]
 8001768:	0200      	lsls	r0, r0, #8
 800176a:	4048      	eors	r0, r1
 800176c:	b280      	uxth	r0, r0
 800176e:	2708      	movs	r7, #8
 8001770:	0041      	lsls	r1, r0, #1
 8001772:	0400      	lsls	r0, r0, #16
 8001774:	d5f5      	bpl.n	8001762 <SE_API_secure_uplink_message+0x1ac>
 8001776:	4814      	ldr	r0, [pc, #80]	; (80017c8 <.text_17>)
 8001778:	4048      	eors	r0, r1
 800177a:	1e7f      	subs	r7, r7, #1
 800177c:	d1f8      	bne.n	8001770 <SE_API_secure_uplink_message+0x1ba>
 800177e:	0001      	movs	r1, r0
 8001780:	1c76      	adds	r6, r6, #1
 8001782:	b2f0      	uxtb	r0, r6
 8001784:	b2df      	uxtb	r7, r3
 8001786:	42b8      	cmp	r0, r7
 8001788:	d3ed      	bcc.n	8001766 <SE_API_secure_uplink_message+0x1b0>
 800178a:	4810      	ldr	r0, [pc, #64]	; (80017cc <.text_18>)
 800178c:	4048      	eors	r0, r1
 800178e:	b280      	uxth	r0, r0
 8001790:	0a01      	lsrs	r1, r0, #8
 8001792:	b2db      	uxtb	r3, r3
 8001794:	54e1      	strb	r1, [r4, r3]
 8001796:	1c61      	adds	r1, r4, #1
 8001798:	7813      	ldrb	r3, [r2, #0]
 800179a:	54c8      	strb	r0, [r1, r3]
 800179c:	7810      	ldrb	r0, [r2, #0]
 800179e:	1d80      	adds	r0, r0, #6
 80017a0:	7010      	strb	r0, [r2, #0]
 80017a2:	a806      	add	r0, sp, #24
 80017a4:	9908      	ldr	r1, [sp, #32]
 80017a6:	8001      	strh	r1, [r0, #0]
 80017a8:	9909      	ldr	r1, [sp, #36]	; 0x24
 80017aa:	8041      	strh	r1, [r0, #2]
 80017ac:	4669      	mov	r1, sp
 80017ae:	7c49      	ldrb	r1, [r1, #17]
 80017b0:	7101      	strb	r1, [r0, #4]
 80017b2:	f004 fcf9 	bl	80061a8 <SE_NVM_set>
 80017b6:	2000      	movs	r0, #0
 80017b8:	b019      	add	sp, #100	; 0x64
 80017ba:	bdf0      	pop	{r4, r5, r6, r7, pc}

080017bc <.text_14>:
 80017bc:	000001ff 	.word	0x000001ff

080017c0 <.text_15>:
 80017c0:	20000000 	.word	0x20000000

080017c4 <.text_16>:
 80017c4:	00007325 	.word	0x00007325

080017c8 <.text_17>:
 80017c8:	00001021 	.word	0x00001021

080017cc <.text_18>:
 80017cc:	0000ffff 	.word	0x0000ffff

080017d0 <SE_API_verify_downlink_message>:
 80017d0:	b5f2      	push	{r1, r4, r5, r6, r7, lr}
 80017d2:	b090      	sub	sp, #64	; 0x40
 80017d4:	0007      	movs	r7, r0
 80017d6:	a806      	add	r0, sp, #24
 80017d8:	f004 fcd2 	bl	8006180 <SE_NVM_get>
 80017dc:	a806      	add	r0, sp, #24
 80017de:	8801      	ldrh	r1, [r0, #0]
 80017e0:	466a      	mov	r2, sp
 80017e2:	82d1      	strh	r1, [r2, #22]
 80017e4:	7900      	ldrb	r0, [r0, #4]
 80017e6:	4669      	mov	r1, sp
 80017e8:	7508      	strb	r0, [r1, #20]
 80017ea:	2500      	movs	r5, #0
 80017ec:	9910      	ldr	r1, [sp, #64]	; 0x40
 80017ee:	700d      	strb	r5, [r1, #0]
 80017f0:	a804      	add	r0, sp, #16
 80017f2:	f004 fd9f 	bl	8006334 <CREDENTIALS_get_dev_id>
 80017f6:	a904      	add	r1, sp, #16
 80017f8:	0038      	movs	r0, r7
 80017fa:	f7ff fe68 	bl	80014ce <SIGFOX_DECODE_dewhitening>
 80017fe:	2000      	movs	r0, #0
 8001800:	2601      	movs	r6, #1
 8001802:	2100      	movs	r1, #0
 8001804:	2200      	movs	r2, #0
 8001806:	bf00      	nop
 8001808:	a342      	add	r3, pc, #264	; (adr r3, 8001914 <pow_alpha>)
 800180a:	5c9b      	ldrb	r3, [r3, r2]
 800180c:	5cbc      	ldrb	r4, [r7, r2]
 800180e:	40c4      	lsrs	r4, r0
 8001810:	4034      	ands	r4, r6
 8001812:	4363      	muls	r3, r4
 8001814:	404b      	eors	r3, r1
 8001816:	0019      	movs	r1, r3
 8001818:	1c52      	adds	r2, r2, #1
 800181a:	2a0e      	cmp	r2, #14
 800181c:	ddf3      	ble.n	8001806 <SE_API_verify_downlink_message+0x36>
 800181e:	bf00      	nop
 8001820:	a240      	add	r2, pc, #256	; (adr r2, 8001924 <log_alpha>)
 8001822:	b2c9      	uxtb	r1, r1
 8001824:	5c51      	ldrb	r1, [r2, r1]
 8001826:	1879      	adds	r1, r7, r1
 8001828:	780a      	ldrb	r2, [r1, #0]
 800182a:	2301      	movs	r3, #1
 800182c:	4083      	lsls	r3, r0
 800182e:	4053      	eors	r3, r2
 8001830:	700b      	strb	r3, [r1, #0]
 8001832:	1c40      	adds	r0, r0, #1
 8001834:	2808      	cmp	r0, #8
 8001836:	dbe4      	blt.n	8001802 <SE_API_verify_downlink_message+0x32>
 8001838:	2000      	movs	r0, #0
 800183a:	2100      	movs	r1, #0
 800183c:	1d3a      	adds	r2, r7, #4
 800183e:	b2cb      	uxtb	r3, r1
 8001840:	5cd2      	ldrb	r2, [r2, r3]
 8001842:	4050      	eors	r0, r2
 8001844:	b2c0      	uxtb	r0, r0
 8001846:	2208      	movs	r2, #8
 8001848:	0043      	lsls	r3, r0, #1
 800184a:	0600      	lsls	r0, r0, #24
 800184c:	d502      	bpl.n	8001854 <SE_API_verify_downlink_message+0x84>
 800184e:	202f      	movs	r0, #47	; 0x2f
 8001850:	4058      	eors	r0, r3
 8001852:	e000      	b.n	8001856 <SE_API_verify_downlink_message+0x86>
 8001854:	0018      	movs	r0, r3
 8001856:	1e52      	subs	r2, r2, #1
 8001858:	d1f6      	bne.n	8001848 <SE_API_verify_downlink_message+0x78>
 800185a:	1c49      	adds	r1, r1, #1
 800185c:	b2ca      	uxtb	r2, r1
 800185e:	2a0a      	cmp	r2, #10
 8001860:	d3ec      	bcc.n	800183c <SE_API_verify_downlink_message+0x6c>
 8001862:	7bb9      	ldrb	r1, [r7, #14]
 8001864:	b2c0      	uxtb	r0, r0
 8001866:	4281      	cmp	r1, r0
 8001868:	d13f      	bne.n	80018ea <SE_API_verify_downlink_message+0x11a>
 800186a:	ac08      	add	r4, sp, #32
 800186c:	a804      	add	r0, sp, #16
 800186e:	7801      	ldrb	r1, [r0, #0]
 8001870:	7021      	strb	r1, [r4, #0]
 8001872:	7841      	ldrb	r1, [r0, #1]
 8001874:	7061      	strb	r1, [r4, #1]
 8001876:	7882      	ldrb	r2, [r0, #2]
 8001878:	70a2      	strb	r2, [r4, #2]
 800187a:	78c2      	ldrb	r2, [r0, #3]
 800187c:	70e2      	strb	r2, [r4, #3]
 800187e:	466a      	mov	r2, sp
 8001880:	8ad2      	ldrh	r2, [r2, #22]
 8001882:	7122      	strb	r2, [r4, #4]
 8001884:	466a      	mov	r2, sp
 8001886:	8ad2      	ldrh	r2, [r2, #22]
 8001888:	0a12      	lsrs	r2, r2, #8
 800188a:	7162      	strb	r2, [r4, #5]
 800188c:	2200      	movs	r2, #0
 800188e:	003d      	movs	r5, r7
 8001890:	1d2b      	adds	r3, r5, #4
 8001892:	5c9b      	ldrb	r3, [r3, r2]
 8001894:	18a7      	adds	r7, r4, r2
 8001896:	71bb      	strb	r3, [r7, #6]
 8001898:	1c52      	adds	r2, r2, #1
 800189a:	2a08      	cmp	r2, #8
 800189c:	dbf8      	blt.n	8001890 <SE_API_verify_downlink_message+0xc0>
 800189e:	7800      	ldrb	r0, [r0, #0]
 80018a0:	73a0      	strb	r0, [r4, #14]
 80018a2:	73e1      	strb	r1, [r4, #15]
 80018a4:	2201      	movs	r2, #1
 80018a6:	a908      	add	r1, sp, #32
 80018a8:	a808      	add	r0, sp, #32
 80018aa:	f004 fc9f 	bl	80061ec <CREDENTIALS_aes_128_cbc_encrypt>
 80018ae:	7b28      	ldrb	r0, [r5, #12]
 80018b0:	7821      	ldrb	r1, [r4, #0]
 80018b2:	4288      	cmp	r0, r1
 80018b4:	d119      	bne.n	80018ea <SE_API_verify_downlink_message+0x11a>
 80018b6:	7b68      	ldrb	r0, [r5, #13]
 80018b8:	7861      	ldrb	r1, [r4, #1]
 80018ba:	4288      	cmp	r0, r1
 80018bc:	d115      	bne.n	80018ea <SE_API_verify_downlink_message+0x11a>
 80018be:	9810      	ldr	r0, [sp, #64]	; 0x40
 80018c0:	7006      	strb	r6, [r0, #0]
 80018c2:	f004 fd73 	bl	80063ac <CREDENTIALS_get_payload_encryption_flag>
 80018c6:	2801      	cmp	r0, #1
 80018c8:	d10f      	bne.n	80018ea <SE_API_verify_downlink_message+0x11a>
 80018ca:	2000      	movs	r0, #0
 80018cc:	9003      	str	r0, [sp, #12]
 80018ce:	a808      	add	r0, sp, #32
 80018d0:	9002      	str	r0, [sp, #8]
 80018d2:	a804      	add	r0, sp, #16
 80018d4:	9001      	str	r0, [sp, #4]
 80018d6:	4668      	mov	r0, sp
 80018d8:	8ac0      	ldrh	r0, [r0, #22]
 80018da:	9000      	str	r0, [sp, #0]
 80018dc:	4668      	mov	r0, sp
 80018de:	7d03      	ldrb	r3, [r0, #20]
 80018e0:	2208      	movs	r2, #8
 80018e2:	1d29      	adds	r1, r5, #4
 80018e4:	1d28      	adds	r0, r5, #4
 80018e6:	f7ff fd71 	bl	80013cc <SIGFOX_encrypt_decrypt_frame>
 80018ea:	2000      	movs	r0, #0
 80018ec:	b011      	add	sp, #68	; 0x44
 80018ee:	bdf0      	pop	{r4, r5, r6, r7, pc}

080018f0 <SE_API_set_rc_sync_period>:
 80018f0:	b51c      	push	{r2, r3, r4, lr}
 80018f2:	0004      	movs	r4, r0
 80018f4:	f004 fd5a 	bl	80063ac <CREDENTIALS_get_payload_encryption_flag>
 80018f8:	2800      	cmp	r0, #0
 80018fa:	d101      	bne.n	8001900 <SE_API_set_rc_sync_period+0x10>
 80018fc:	2048      	movs	r0, #72	; 0x48
 80018fe:	bd16      	pop	{r1, r2, r4, pc}
 8001900:	4668      	mov	r0, sp
 8001902:	f004 fc3d 	bl	8006180 <SE_NVM_get>
 8001906:	4668      	mov	r0, sp
 8001908:	8044      	strh	r4, [r0, #2]
 800190a:	f004 fc4d 	bl	80061a8 <SE_NVM_set>
 800190e:	2000      	movs	r0, #0
 8001910:	bd16      	pop	{r1, r2, r4, pc}
	...

08001914 <pow_alpha>:
 8001914:	0201 0804 0603 0b0c 0a05 0e07 0d0f 0009     ................

08001924 <log_alpha>:
 8001924:	000f 0401 0802 0a05 0e03 0709 0d06 0c0b     ................

08001934 <MONARCH_API_malloc>:
 8001934:	22ff      	movs	r2, #255	; 0xff
 8001936:	32f6      	adds	r2, #246	; 0xf6
 8001938:	4290      	cmp	r0, r2
 800193a:	db01      	blt.n	8001940 <MONARCH_API_malloc+0xc>
 800193c:	2080      	movs	r0, #128	; 0x80
 800193e:	4770      	bx	lr
 8001940:	48b3      	ldr	r0, [pc, #716]	; (8001c10 <.text_12>)
 8001942:	6008      	str	r0, [r1, #0]
 8001944:	2000      	movs	r0, #0
 8001946:	4770      	bx	lr

08001948 <MONARCH_API_free>:
 8001948:	2000      	movs	r0, #0
 800194a:	4770      	bx	lr

0800194c <MONARCH_API_timer_start>:
 800194c:	b510      	push	{r4, lr}
 800194e:	0013      	movs	r3, r2
 8001950:	2400      	movs	r4, #0
 8001952:	2900      	cmp	r1, #0
 8001954:	d005      	beq.n	8001962 <MONARCH_API_timer_start+0x16>
 8001956:	2902      	cmp	r1, #2
 8001958:	d009      	beq.n	800196e <MONARCH_API_timer_start+0x22>
 800195a:	d304      	bcc.n	8001966 <MONARCH_API_timer_start+0x1a>
 800195c:	2903      	cmp	r1, #3
 800195e:	d009      	beq.n	8001974 <MONARCH_API_timer_start+0x28>
 8001960:	e00c      	b.n	800197c <MONARCH_API_timer_start+0x30>
 8001962:	0002      	movs	r2, r0
 8001964:	e00b      	b.n	800197e <MONARCH_API_timer_start+0x32>
 8001966:	0002      	movs	r2, r0
 8001968:	20fa      	movs	r0, #250	; 0xfa
 800196a:	0080      	lsls	r0, r0, #2
 800196c:	e004      	b.n	8001978 <MONARCH_API_timer_start+0x2c>
 800196e:	0002      	movs	r2, r0
 8001970:	48a8      	ldr	r0, [pc, #672]	; (8001c14 <.text_13>)
 8001972:	e001      	b.n	8001978 <MONARCH_API_timer_start+0x2c>
 8001974:	0002      	movs	r2, r0
 8001976:	48a8      	ldr	r0, [pc, #672]	; (8001c18 <.text_14>)
 8001978:	4342      	muls	r2, r0
 800197a:	e000      	b.n	800197e <MONARCH_API_timer_start+0x32>
 800197c:	2482      	movs	r4, #130	; 0x82
 800197e:	0018      	movs	r0, r3
 8001980:	d006      	beq.n	8001990 <MONARCH_API_timer_start+0x44>
 8001982:	48a6      	ldr	r0, [pc, #664]	; (8001c1c <.text_15>)
 8001984:	6003      	str	r3, [r0, #0]
 8001986:	49a6      	ldr	r1, [pc, #664]	; (8001c20 <.text_16>)
 8001988:	0010      	movs	r0, r2
 800198a:	f003 ff45 	bl	8005818 <MN_API_TimerSart>
 800198e:	e000      	b.n	8001992 <MONARCH_API_timer_start+0x46>
 8001990:	2482      	movs	r4, #130	; 0x82
 8001992:	0020      	movs	r0, r4
 8001994:	bd10      	pop	{r4, pc}

08001996 <MONARCH_API_timer_stop>:
 8001996:	b580      	push	{r7, lr}
 8001998:	f003 ff66 	bl	8005868 <MN_API_TimerStop>
 800199c:	2000      	movs	r0, #0
 800199e:	bd02      	pop	{r1, pc}

080019a0 <MONARCH_API_configure_search_pattern>:
 80019a0:	b5fe      	push	{r1, r2, r3, r4, r5, r6, r7, lr}
 80019a2:	b082      	sub	sp, #8
 80019a4:	0001      	movs	r1, r0
 80019a6:	2500      	movs	r5, #0
 80019a8:	2200      	movs	r2, #0
 80019aa:	4668      	mov	r0, sp
 80019ac:	7a00      	ldrb	r0, [r0, #8]
 80019ae:	e000      	b.n	80019b2 <MONARCH_API_configure_search_pattern+0x12>
 80019b0:	1c52      	adds	r2, r2, #1
 80019b2:	4282      	cmp	r2, r0
 80019b4:	dbfc      	blt.n	80019b0 <MONARCH_API_configure_search_pattern+0x10>
 80019b6:	2807      	cmp	r0, #7
 80019b8:	db01      	blt.n	80019be <MONARCH_API_configure_search_pattern+0x1e>
 80019ba:	2084      	movs	r0, #132	; 0x84
 80019bc:	e061      	b.n	8001a82 <MONARCH_API_configure_search_pattern+0xe2>
 80019be:	4c99      	ldr	r4, [pc, #612]	; (8001c24 <.text_17>)
 80019c0:	6065      	str	r5, [r4, #4]
 80019c2:	60a5      	str	r5, [r4, #8]
 80019c4:	2200      	movs	r2, #0
 80019c6:	e00c      	b.n	80019e2 <MONARCH_API_configure_search_pattern+0x42>
 80019c8:	00d3      	lsls	r3, r2, #3
 80019ca:	18e6      	adds	r6, r4, r3
 80019cc:	2782      	movs	r7, #130	; 0x82
 80019ce:	007f      	lsls	r7, r7, #1
 80019d0:	19f6      	adds	r6, r6, r7
 80019d2:	18cb      	adds	r3, r1, r3
 80019d4:	681f      	ldr	r7, [r3, #0]
 80019d6:	6037      	str	r7, [r6, #0]
 80019d8:	791f      	ldrb	r7, [r3, #4]
 80019da:	7137      	strb	r7, [r6, #4]
 80019dc:	795b      	ldrb	r3, [r3, #5]
 80019de:	7173      	strb	r3, [r6, #5]
 80019e0:	1c52      	adds	r2, r2, #1
 80019e2:	0006      	movs	r6, r0
 80019e4:	42b2      	cmp	r2, r6
 80019e6:	dbef      	blt.n	80019c8 <MONARCH_API_configure_search_pattern+0x28>
 80019e8:	9101      	str	r1, [sp, #4]
 80019ea:	9904      	ldr	r1, [sp, #16]
 80019ec:	466a      	mov	r2, sp
 80019ee:	7b12      	ldrb	r2, [r2, #12]
 80019f0:	239a      	movs	r3, #154	; 0x9a
 80019f2:	005b      	lsls	r3, r3, #1
 80019f4:	18e7      	adds	r7, r4, r3
 80019f6:	6038      	str	r0, [r7, #0]
 80019f8:	0020      	movs	r0, r4
 80019fa:	309c      	adds	r0, #156	; 0x9c
 80019fc:	9000      	str	r0, [sp, #0]
 80019fe:	6005      	str	r5, [r0, #0]
 8001a00:	60b9      	str	r1, [r7, #8]
 8001a02:	713a      	strb	r2, [r7, #4]
 8001a04:	2301      	movs	r3, #1
 8001a06:	2210      	movs	r2, #16
 8001a08:	20a4      	movs	r0, #164	; 0xa4
 8001a0a:	0040      	lsls	r0, r0, #1
 8001a0c:	1821      	adds	r1, r4, r0
 8001a0e:	0020      	movs	r0, r4
 8001a10:	300c      	adds	r0, #12
 8001a12:	f000 f920 	bl	8001c56 <Monarch_Correlator_Init>
 8001a16:	2302      	movs	r3, #2
 8001a18:	220d      	movs	r2, #13
 8001a1a:	20c4      	movs	r0, #196	; 0xc4
 8001a1c:	0040      	lsls	r0, r0, #1
 8001a1e:	1821      	adds	r1, r4, r0
 8001a20:	0020      	movs	r0, r4
 8001a22:	303c      	adds	r0, #60	; 0x3c
 8001a24:	f000 f917 	bl	8001c56 <Monarch_Correlator_Init>
 8001a28:	2303      	movs	r3, #3
 8001a2a:	220b      	movs	r2, #11
 8001a2c:	20de      	movs	r0, #222	; 0xde
 8001a2e:	0040      	lsls	r0, r0, #1
 8001a30:	1821      	adds	r1, r4, r0
 8001a32:	0020      	movs	r0, r4
 8001a34:	306c      	adds	r0, #108	; 0x6c
 8001a36:	f000 f90e 	bl	8001c56 <Monarch_Correlator_Init>
 8001a3a:	6025      	str	r5, [r4, #0]
 8001a3c:	2200      	movs	r2, #0
 8001a3e:	9801      	ldr	r0, [sp, #4]
 8001a40:	e00b      	b.n	8001a5a <MONARCH_API_configure_search_pattern+0xba>
 8001a42:	0111      	lsls	r1, r2, #4
 8001a44:	1861      	adds	r1, r4, r1
 8001a46:	31a4      	adds	r1, #164	; 0xa4
 8001a48:	2380      	movs	r3, #128	; 0x80
 8001a4a:	061b      	lsls	r3, r3, #24
 8001a4c:	600b      	str	r3, [r1, #0]
 8001a4e:	608d      	str	r5, [r1, #8]
 8001a50:	710d      	strb	r5, [r1, #4]
 8001a52:	00d3      	lsls	r3, r2, #3
 8001a54:	58c3      	ldr	r3, [r0, r3]
 8001a56:	60cb      	str	r3, [r1, #12]
 8001a58:	1c52      	adds	r2, r2, #1
 8001a5a:	42b2      	cmp	r2, r6
 8001a5c:	dbf1      	blt.n	8001a42 <MONARCH_API_configure_search_pattern+0xa2>
 8001a5e:	613d      	str	r5, [r7, #16]
 8001a60:	4871      	ldr	r0, [pc, #452]	; (8001c28 <.text_18>)
 8001a62:	f003 fe19 	bl	8005698 <MN_API_Init>
 8001a66:	2082      	movs	r0, #130	; 0x82
 8001a68:	0040      	lsls	r0, r0, #1
 8001a6a:	1820      	adds	r0, r4, r0
 8001a6c:	9900      	ldr	r1, [sp, #0]
 8001a6e:	6809      	ldr	r1, [r1, #0]
 8001a70:	00c9      	lsls	r1, r1, #3
 8001a72:	5840      	ldr	r0, [r0, r1]
 8001a74:	f003 fe76 	bl	8005764 <MN_API_change_frequency>
 8001a78:	f003 fe5c 	bl	8005734 <MN_API_StartRx>
 8001a7c:	f003 fe88 	bl	8005790 <MN_API_Enable16KHzSamplingTimer>
 8001a80:	2000      	movs	r0, #0
 8001a82:	b005      	add	sp, #20
 8001a84:	bdf0      	pop	{r4, r5, r6, r7, pc}

08001a86 <MONARCH_API_stop_search_pattern>:
 8001a86:	b580      	push	{r7, lr}
 8001a88:	4868      	ldr	r0, [pc, #416]	; (8001c2c <.text_19>)
 8001a8a:	6800      	ldr	r0, [r0, #0]
 8001a8c:	2801      	cmp	r0, #1
 8001a8e:	d103      	bne.n	8001a98 <MONARCH_API_stop_search_pattern+0x12>
 8001a90:	f003 fe62 	bl	8005758 <MN_API_StopRx>
 8001a94:	f003 fe2e 	bl	80056f4 <MN_API_DeInit>
 8001a98:	2000      	movs	r0, #0
 8001a9a:	bd02      	pop	{r1, pc}

08001a9c <MONARCH_API_get_version>:
 8001a9c:	a2d5      	add	r2, pc, #852	; (adr r2, 8001df4 <mn_api_version>)
 8001a9e:	6002      	str	r2, [r0, #0]
 8001aa0:	2900      	cmp	r1, #0
 8001aa2:	d101      	bne.n	8001aa8 <MONARCH_API_get_version+0xc>
 8001aa4:	2086      	movs	r0, #134	; 0x86
 8001aa6:	4770      	bx	lr
 8001aa8:	200e      	movs	r0, #14
 8001aaa:	7008      	strb	r0, [r1, #0]
 8001aac:	2000      	movs	r0, #0
 8001aae:	4770      	bx	lr

08001ab0 <Monarch_sample_cb>:
 8001ab0:	b5fe      	push	{r1, r2, r3, r4, r5, r6, r7, lr}
 8001ab2:	0001      	movs	r1, r0
 8001ab4:	4c5b      	ldr	r4, [pc, #364]	; (8001c24 <.text_17>)
 8001ab6:	6820      	ldr	r0, [r4, #0]
 8001ab8:	1c40      	adds	r0, r0, #1
 8001aba:	6020      	str	r0, [r4, #0]
 8001abc:	0020      	movs	r0, r4
 8001abe:	300c      	adds	r0, #12
 8001ac0:	f000 f902 	bl	8001cc8 <Monarch_Correlator_Update>
 8001ac4:	6820      	ldr	r0, [r4, #0]
 8001ac6:	21ff      	movs	r1, #255	; 0xff
 8001ac8:	3138      	adds	r1, #56	; 0x38
 8001aca:	4288      	cmp	r0, r1
 8001acc:	d000      	beq.n	8001ad0 <Monarch_sample_cb+0x20>
 8001ace:	e09e      	b.n	8001c0e <Monarch_sample_cb+0x15e>
 8001ad0:	6860      	ldr	r0, [r4, #4]
 8001ad2:	1c40      	adds	r0, r0, #1
 8001ad4:	6060      	str	r0, [r4, #4]
 8001ad6:	2500      	movs	r5, #0
 8001ad8:	6025      	str	r5, [r4, #0]
 8001ada:	2084      	movs	r0, #132	; 0x84
 8001adc:	0040      	lsls	r0, r0, #1
 8001ade:	1826      	adds	r6, r4, r0
 8001ae0:	1f00      	subs	r0, r0, #4
 8001ae2:	1820      	adds	r0, r4, r0
 8001ae4:	9002      	str	r0, [sp, #8]
 8001ae6:	1c48      	adds	r0, r1, #1
 8001ae8:	1820      	adds	r0, r4, r0
 8001aea:	9001      	str	r0, [sp, #4]
 8001aec:	0020      	movs	r0, r4
 8001aee:	309c      	adds	r0, #156	; 0x9c
 8001af0:	9000      	str	r0, [sp, #0]
 8001af2:	0020      	movs	r0, r4
 8001af4:	30a4      	adds	r0, #164	; 0xa4
 8001af6:	9900      	ldr	r1, [sp, #0]
 8001af8:	6809      	ldr	r1, [r1, #0]
 8001afa:	0109      	lsls	r1, r1, #4
 8001afc:	1841      	adds	r1, r0, r1
 8001afe:	0020      	movs	r0, r4
 8001b00:	300c      	adds	r0, #12
 8001b02:	f000 f902 	bl	8001d0a <Monarch_Pattern_Detect>
 8001b06:	2800      	cmp	r0, #0
 8001b08:	d174      	bne.n	8001bf4 <Monarch_sample_cb+0x144>
 8001b0a:	9801      	ldr	r0, [sp, #4]
 8001b0c:	7800      	ldrb	r0, [r0, #0]
 8001b0e:	2800      	cmp	r0, #0
 8001b10:	d146      	bne.n	8001ba0 <Monarch_sample_cb+0xf0>
 8001b12:	68a0      	ldr	r0, [r4, #8]
 8001b14:	2800      	cmp	r0, #0
 8001b16:	d101      	bne.n	8001b1c <Monarch_sample_cb+0x6c>
 8001b18:	6860      	ldr	r0, [r4, #4]
 8001b1a:	60a0      	str	r0, [r4, #8]
 8001b1c:	6af1      	ldr	r1, [r6, #44]	; 0x2c
 8001b1e:	6860      	ldr	r0, [r4, #4]
 8001b20:	68a2      	ldr	r2, [r4, #8]
 8001b22:	1a80      	subs	r0, r0, r2
 8001b24:	4288      	cmp	r0, r1
 8001b26:	d369      	bcc.n	8001bfc <Monarch_sample_cb+0x14c>
 8001b28:	2280      	movs	r2, #128	; 0x80
 8001b2a:	0612      	lsls	r2, r2, #24
 8001b2c:	2000      	movs	r0, #0
 8001b2e:	e00b      	b.n	8001b48 <Monarch_sample_cb+0x98>
 8001b30:	0103      	lsls	r3, r0, #4
 8001b32:	18e3      	adds	r3, r4, r3
 8001b34:	33a4      	adds	r3, #164	; 0xa4
 8001b36:	689f      	ldr	r7, [r3, #8]
 8001b38:	2f00      	cmp	r7, #0
 8001b3a:	d004      	beq.n	8001b46 <Monarch_sample_cb+0x96>
 8001b3c:	681b      	ldr	r3, [r3, #0]
 8001b3e:	429a      	cmp	r2, r3
 8001b40:	da01      	bge.n	8001b46 <Monarch_sample_cb+0x96>
 8001b42:	0005      	movs	r5, r0
 8001b44:	001a      	movs	r2, r3
 8001b46:	1c40      	adds	r0, r0, #1
 8001b48:	4288      	cmp	r0, r1
 8001b4a:	dbf1      	blt.n	8001b30 <Monarch_sample_cb+0x80>
 8001b4c:	9800      	ldr	r0, [sp, #0]
 8001b4e:	6045      	str	r5, [r0, #4]
 8001b50:	00e8      	lsls	r0, r5, #3
 8001b52:	1820      	adds	r0, r4, r0
 8001b54:	2182      	movs	r1, #130	; 0x82
 8001b56:	0049      	lsls	r1, r1, #1
 8001b58:	1847      	adds	r7, r0, r1
 8001b5a:	0128      	lsls	r0, r5, #4
 8001b5c:	1825      	adds	r5, r4, r0
 8001b5e:	35a4      	adds	r5, #164	; 0xa4
 8001b60:	7938      	ldrb	r0, [r7, #4]
 8001b62:	7929      	ldrb	r1, [r5, #4]
 8001b64:	4288      	cmp	r0, r1
 8001b66:	d004      	beq.n	8001b72 <Monarch_sample_cb+0xc2>
 8001b68:	7978      	ldrb	r0, [r7, #5]
 8001b6a:	2800      	cmp	r0, #0
 8001b6c:	d00e      	beq.n	8001b8c <Monarch_sample_cb+0xdc>
 8001b6e:	4288      	cmp	r0, r1
 8001b70:	d10c      	bne.n	8001b8c <Monarch_sample_cb+0xdc>
 8001b72:	f003 fe13 	bl	800579c <MN_API_Disable16KHzSamplingTimer>
 8001b76:	682b      	ldr	r3, [r5, #0]
 8001b78:	683a      	ldr	r2, [r7, #0]
 8001b7a:	7929      	ldrb	r1, [r5, #4]
 8001b7c:	2000      	movs	r0, #0
 8001b7e:	f003 fe13 	bl	80057a8 <MN_API_Pattern_Found>
 8001b82:	682a      	ldr	r2, [r5, #0]
 8001b84:	b212      	sxth	r2, r2
 8001b86:	7929      	ldrb	r1, [r5, #4]
 8001b88:	6838      	ldr	r0, [r7, #0]
 8001b8a:	e030      	b.n	8001bee <Monarch_sample_cb+0x13e>
 8001b8c:	0020      	movs	r0, r4
 8001b8e:	300c      	adds	r0, #12
 8001b90:	f000 f880 	bl	8001c94 <Monarch_Correlator_Reset>
 8001b94:	6af2      	ldr	r2, [r6, #44]	; 0x2c
 8001b96:	9902      	ldr	r1, [sp, #8]
 8001b98:	9800      	ldr	r0, [sp, #0]
 8001b9a:	f000 f849 	bl	8001c30 <Monarch_NextFrequencyRequest>
 8001b9e:	e029      	b.n	8001bf4 <Monarch_sample_cb+0x144>
 8001ba0:	9800      	ldr	r0, [sp, #0]
 8001ba2:	7b00      	ldrb	r0, [r0, #12]
 8001ba4:	7831      	ldrb	r1, [r6, #0]
 8001ba6:	4281      	cmp	r1, r0
 8001ba8:	d004      	beq.n	8001bb4 <Monarch_sample_cb+0x104>
 8001baa:	7871      	ldrb	r1, [r6, #1]
 8001bac:	2900      	cmp	r1, #0
 8001bae:	d021      	beq.n	8001bf4 <Monarch_sample_cb+0x144>
 8001bb0:	4281      	cmp	r1, r0
 8001bb2:	d11f      	bne.n	8001bf4 <Monarch_sample_cb+0x144>
 8001bb4:	2001      	movs	r0, #1
 8001bb6:	9901      	ldr	r1, [sp, #4]
 8001bb8:	60c8      	str	r0, [r1, #12]
 8001bba:	f003 fdef 	bl	800579c <MN_API_Disable16KHzSamplingTimer>
 8001bbe:	9800      	ldr	r0, [sp, #0]
 8001bc0:	6800      	ldr	r0, [r0, #0]
 8001bc2:	0101      	lsls	r1, r0, #4
 8001bc4:	1861      	adds	r1, r4, r1
 8001bc6:	31a4      	adds	r1, #164	; 0xa4
 8001bc8:	680b      	ldr	r3, [r1, #0]
 8001bca:	9a02      	ldr	r2, [sp, #8]
 8001bcc:	00c0      	lsls	r0, r0, #3
 8001bce:	5812      	ldr	r2, [r2, r0]
 8001bd0:	7909      	ldrb	r1, [r1, #4]
 8001bd2:	2001      	movs	r0, #1
 8001bd4:	f003 fde8 	bl	80057a8 <MN_API_Pattern_Found>
 8001bd8:	9800      	ldr	r0, [sp, #0]
 8001bda:	6800      	ldr	r0, [r0, #0]
 8001bdc:	0101      	lsls	r1, r0, #4
 8001bde:	1861      	adds	r1, r4, r1
 8001be0:	31a4      	adds	r1, #164	; 0xa4
 8001be2:	680a      	ldr	r2, [r1, #0]
 8001be4:	b212      	sxth	r2, r2
 8001be6:	7909      	ldrb	r1, [r1, #4]
 8001be8:	9b02      	ldr	r3, [sp, #8]
 8001bea:	00c0      	lsls	r0, r0, #3
 8001bec:	5818      	ldr	r0, [r3, r0]
 8001bee:	9b01      	ldr	r3, [sp, #4]
 8001bf0:	685b      	ldr	r3, [r3, #4]
 8001bf2:	4798      	blx	r3
 8001bf4:	9801      	ldr	r0, [sp, #4]
 8001bf6:	7800      	ldrb	r0, [r0, #0]
 8001bf8:	2800      	cmp	r0, #0
 8001bfa:	d104      	bne.n	8001c06 <Monarch_sample_cb+0x156>
 8001bfc:	6af2      	ldr	r2, [r6, #44]	; 0x2c
 8001bfe:	9902      	ldr	r1, [sp, #8]
 8001c00:	9800      	ldr	r0, [sp, #0]
 8001c02:	f000 f815 	bl	8001c30 <Monarch_NextFrequencyRequest>
 8001c06:	0020      	movs	r0, r4
 8001c08:	300c      	adds	r0, #12
 8001c0a:	f000 f843 	bl	8001c94 <Monarch_Correlator_Reset>
 8001c0e:	bdf7      	pop	{r0, r1, r2, r4, r5, r6, r7, pc}

08001c10 <.text_12>:
 8001c10:	20000124 	.word	0x20000124

08001c14 <.text_13>:
 8001c14:	0000ea60 	.word	0x0000ea60

08001c18 <.text_14>:
 8001c18:	0036ee80 	.word	0x0036ee80

08001c1c <.text_15>:
 8001c1c:	20000458 	.word	0x20000458

08001c20 <.text_16>:
 8001c20:	08001dd1 	.word	0x08001dd1

08001c24 <.text_17>:
 8001c24:	20000318 	.word	0x20000318

08001c28 <.text_18>:
 8001c28:	08001ab1 	.word	0x08001ab1

08001c2c <.text_19>:
 8001c2c:	2000045c 	.word	0x2000045c

08001c30 <Monarch_NextFrequencyRequest>:
 8001c30:	b570      	push	{r4, r5, r6, lr}
 8001c32:	0004      	movs	r4, r0
 8001c34:	000d      	movs	r5, r1
 8001c36:	0016      	movs	r6, r2
 8001c38:	f003 fd8e 	bl	8005758 <MN_API_StopRx>
 8001c3c:	6820      	ldr	r0, [r4, #0]
 8001c3e:	1c40      	adds	r0, r0, #1
 8001c40:	42b0      	cmp	r0, r6
 8001c42:	d100      	bne.n	8001c46 <Monarch_NextFrequencyRequest+0x16>
 8001c44:	2000      	movs	r0, #0
 8001c46:	6020      	str	r0, [r4, #0]
 8001c48:	00c0      	lsls	r0, r0, #3
 8001c4a:	5828      	ldr	r0, [r5, r0]
 8001c4c:	f003 fd8a 	bl	8005764 <MN_API_change_frequency>
 8001c50:	f003 fd70 	bl	8005734 <MN_API_StartRx>
 8001c54:	bd70      	pop	{r4, r5, r6, pc}

08001c56 <Monarch_Correlator_Init>:
 8001c56:	b538      	push	{r3, r4, r5, lr}
 8001c58:	0004      	movs	r4, r0
 8001c5a:	0015      	movs	r5, r2
 8001c5c:	6061      	str	r1, [r4, #4]
 8001c5e:	6025      	str	r5, [r4, #0]
 8001c60:	2024      	movs	r0, #36	; 0x24
 8001c62:	5423      	strb	r3, [r4, r0]
 8001c64:	20ff      	movs	r0, #255	; 0xff
 8001c66:	3038      	adds	r0, #56	; 0x38
 8001c68:	0029      	movs	r1, r5
 8001c6a:	f000 f93b 	bl	8001ee4 <__divsi3>
 8001c6e:	4368      	muls	r0, r5
 8001c70:	61a0      	str	r0, [r4, #24]
 8001c72:	2000      	movs	r0, #0
 8001c74:	61e0      	str	r0, [r4, #28]
 8001c76:	60a0      	str	r0, [r4, #8]
 8001c78:	2180      	movs	r1, #128	; 0x80
 8001c7a:	0609      	lsls	r1, r1, #24
 8001c7c:	60e1      	str	r1, [r4, #12]
 8001c7e:	2100      	movs	r1, #0
 8001c80:	43c9      	mvns	r1, r1
 8001c82:	6121      	str	r1, [r4, #16]
 8001c84:	6160      	str	r0, [r4, #20]
 8001c86:	6220      	str	r0, [r4, #32]
 8001c88:	002a      	movs	r2, r5
 8001c8a:	2100      	movs	r1, #0
 8001c8c:	6860      	ldr	r0, [r4, #4]
 8001c8e:	f000 f8a9 	bl	8001de4 <Monarch_Mem_Set32>
 8001c92:	bd31      	pop	{r0, r4, r5, pc}

08001c94 <Monarch_Correlator_Reset>:
 8001c94:	b570      	push	{r4, r5, r6, lr}
 8001c96:	2500      	movs	r5, #0
 8001c98:	2400      	movs	r4, #0
 8001c9a:	0006      	movs	r6, r0
 8001c9c:	2030      	movs	r0, #48	; 0x30
 8001c9e:	4360      	muls	r0, r4
 8001ca0:	1830      	adds	r0, r6, r0
 8001ca2:	6085      	str	r5, [r0, #8]
 8001ca4:	2180      	movs	r1, #128	; 0x80
 8001ca6:	0609      	lsls	r1, r1, #24
 8001ca8:	60c1      	str	r1, [r0, #12]
 8001caa:	2100      	movs	r1, #0
 8001cac:	43c9      	mvns	r1, r1
 8001cae:	6101      	str	r1, [r0, #16]
 8001cb0:	6145      	str	r5, [r0, #20]
 8001cb2:	61c5      	str	r5, [r0, #28]
 8001cb4:	6205      	str	r5, [r0, #32]
 8001cb6:	6802      	ldr	r2, [r0, #0]
 8001cb8:	2100      	movs	r1, #0
 8001cba:	6840      	ldr	r0, [r0, #4]
 8001cbc:	f000 f892 	bl	8001de4 <Monarch_Mem_Set32>
 8001cc0:	1c64      	adds	r4, r4, #1
 8001cc2:	2c03      	cmp	r4, #3
 8001cc4:	dbea      	blt.n	8001c9c <Monarch_Correlator_Reset+0x8>
 8001cc6:	bd70      	pop	{r4, r5, r6, pc}

08001cc8 <Monarch_Correlator_Update>:
 8001cc8:	b570      	push	{r4, r5, r6, lr}
 8001cca:	2200      	movs	r2, #0
 8001ccc:	2300      	movs	r3, #0
 8001cce:	2430      	movs	r4, #48	; 0x30
 8001cd0:	435c      	muls	r4, r3
 8001cd2:	1904      	adds	r4, r0, r4
 8001cd4:	69e5      	ldr	r5, [r4, #28]
 8001cd6:	69a6      	ldr	r6, [r4, #24]
 8001cd8:	42b5      	cmp	r5, r6
 8001cda:	da12      	bge.n	8001d02 <Monarch_Correlator_Update+0x3a>
 8001cdc:	1c6d      	adds	r5, r5, #1
 8001cde:	61e5      	str	r5, [r4, #28]
 8001ce0:	68a5      	ldr	r5, [r4, #8]
 8001ce2:	1c6e      	adds	r6, r5, #1
 8001ce4:	60a6      	str	r6, [r4, #8]
 8001ce6:	6866      	ldr	r6, [r4, #4]
 8001ce8:	00ad      	lsls	r5, r5, #2
 8001cea:	1975      	adds	r5, r6, r5
 8001cec:	682e      	ldr	r6, [r5, #0]
 8001cee:	1876      	adds	r6, r6, r1
 8001cf0:	602e      	str	r6, [r5, #0]
 8001cf2:	68a5      	ldr	r5, [r4, #8]
 8001cf4:	6826      	ldr	r6, [r4, #0]
 8001cf6:	42b5      	cmp	r5, r6
 8001cf8:	d103      	bne.n	8001d02 <Monarch_Correlator_Update+0x3a>
 8001cfa:	60a2      	str	r2, [r4, #8]
 8001cfc:	6965      	ldr	r5, [r4, #20]
 8001cfe:	1c6d      	adds	r5, r5, #1
 8001d00:	6165      	str	r5, [r4, #20]
 8001d02:	1c5b      	adds	r3, r3, #1
 8001d04:	2b03      	cmp	r3, #3
 8001d06:	dbe2      	blt.n	8001cce <Monarch_Correlator_Update+0x6>
 8001d08:	bd70      	pop	{r4, r5, r6, pc}

08001d0a <Monarch_Pattern_Detect>:
 8001d0a:	b5f3      	push	{r0, r1, r4, r5, r6, r7, lr}
 8001d0c:	b083      	sub	sp, #12
 8001d0e:	2000      	movs	r0, #0
 8001d10:	9002      	str	r0, [sp, #8]
 8001d12:	2500      	movs	r5, #0
 8001d14:	2000      	movs	r0, #0
 8001d16:	2480      	movs	r4, #128	; 0x80
 8001d18:	0624      	lsls	r4, r4, #24
 8001d1a:	9903      	ldr	r1, [sp, #12]
 8001d1c:	2230      	movs	r2, #48	; 0x30
 8001d1e:	436a      	muls	r2, r5
 8001d20:	188e      	adds	r6, r1, r2
 8001d22:	6831      	ldr	r1, [r6, #0]
 8001d24:	2200      	movs	r2, #0
 8001d26:	e008      	b.n	8001d3a <Monarch_Pattern_Detect+0x30>
 8001d28:	6873      	ldr	r3, [r6, #4]
 8001d2a:	0097      	lsls	r7, r2, #2
 8001d2c:	59db      	ldr	r3, [r3, r7]
 8001d2e:	18c0      	adds	r0, r0, r3
 8001d30:	429c      	cmp	r4, r3
 8001d32:	da01      	bge.n	8001d38 <Monarch_Pattern_Detect+0x2e>
 8001d34:	001c      	movs	r4, r3
 8001d36:	6132      	str	r2, [r6, #16]
 8001d38:	1c52      	adds	r2, r2, #1
 8001d3a:	428a      	cmp	r2, r1
 8001d3c:	dbf4      	blt.n	8001d28 <Monarch_Pattern_Detect+0x1e>
 8001d3e:	1b00      	subs	r0, r0, r4
 8001d40:	9001      	str	r0, [sp, #4]
 8001d42:	1e49      	subs	r1, r1, #1
 8001d44:	9100      	str	r1, [sp, #0]
 8001d46:	2701      	movs	r7, #1
 8001d48:	4608      	mov	r0, r1
 8001d4a:	6971      	ldr	r1, [r6, #20]
 8001d4c:	4348      	muls	r0, r1
 8001d4e:	0081      	lsls	r1, r0, #2
 8001d50:	1808      	adds	r0, r1, r0
 8001d52:	9901      	ldr	r1, [sp, #4]
 8001d54:	1840      	adds	r0, r0, r1
 8001d56:	9900      	ldr	r1, [sp, #0]
 8001d58:	4361      	muls	r1, r4
 8001d5a:	4288      	cmp	r0, r1
 8001d5c:	da11      	bge.n	8001d82 <Monarch_Pattern_Detect+0x78>
 8001d5e:	6237      	str	r7, [r6, #32]
 8001d60:	0020      	movs	r0, r4
 8001d62:	6971      	ldr	r1, [r6, #20]
 8001d64:	f000 f8be 	bl	8001ee4 <__divsi3>
 8001d68:	60f0      	str	r0, [r6, #12]
 8001d6a:	0020      	movs	r0, r4
 8001d6c:	6971      	ldr	r1, [r6, #20]
 8001d6e:	f000 f8b9 	bl	8001ee4 <__divsi3>
 8001d72:	62b0      	str	r0, [r6, #40]	; 0x28
 8001d74:	9801      	ldr	r0, [sp, #4]
 8001d76:	6971      	ldr	r1, [r6, #20]
 8001d78:	9a00      	ldr	r2, [sp, #0]
 8001d7a:	4351      	muls	r1, r2
 8001d7c:	f000 f8b2 	bl	8001ee4 <__divsi3>
 8001d80:	62f0      	str	r0, [r6, #44]	; 0x2c
 8001d82:	1c6d      	adds	r5, r5, #1
 8001d84:	2d02      	cmp	r5, #2
 8001d86:	ddc5      	ble.n	8001d14 <Monarch_Pattern_Detect+0xa>
 8001d88:	9803      	ldr	r0, [sp, #12]
 8001d8a:	6a00      	ldr	r0, [r0, #32]
 8001d8c:	9903      	ldr	r1, [sp, #12]
 8001d8e:	6d09      	ldr	r1, [r1, #80]	; 0x50
 8001d90:	1840      	adds	r0, r0, r1
 8001d92:	9903      	ldr	r1, [sp, #12]
 8001d94:	2280      	movs	r2, #128	; 0x80
 8001d96:	5889      	ldr	r1, [r1, r2]
 8001d98:	1840      	adds	r0, r0, r1
 8001d9a:	2801      	cmp	r0, #1
 8001d9c:	d112      	bne.n	8001dc4 <Monarch_Pattern_Detect+0xba>
 8001d9e:	2200      	movs	r2, #0
 8001da0:	9904      	ldr	r1, [sp, #16]
 8001da2:	9803      	ldr	r0, [sp, #12]
 8001da4:	2330      	movs	r3, #48	; 0x30
 8001da6:	4353      	muls	r3, r2
 8001da8:	18c3      	adds	r3, r0, r3
 8001daa:	6a1c      	ldr	r4, [r3, #32]
 8001dac:	2c00      	cmp	r4, #0
 8001dae:	d005      	beq.n	8001dbc <Monarch_Pattern_Detect+0xb2>
 8001db0:	68dc      	ldr	r4, [r3, #12]
 8001db2:	600c      	str	r4, [r1, #0]
 8001db4:	2424      	movs	r4, #36	; 0x24
 8001db6:	5d1b      	ldrb	r3, [r3, r4]
 8001db8:	710b      	strb	r3, [r1, #4]
 8001dba:	608f      	str	r7, [r1, #8]
 8001dbc:	1c52      	adds	r2, r2, #1
 8001dbe:	2a02      	cmp	r2, #2
 8001dc0:	dc03      	bgt.n	8001dca <Monarch_Pattern_Detect+0xc0>
 8001dc2:	e7ef      	b.n	8001da4 <Monarch_Pattern_Detect+0x9a>
 8001dc4:	2000      	movs	r0, #0
 8001dc6:	43c0      	mvns	r0, r0
 8001dc8:	9002      	str	r0, [sp, #8]
 8001dca:	9802      	ldr	r0, [sp, #8]
 8001dcc:	b005      	add	sp, #20
 8001dce:	bdf0      	pop	{r4, r5, r6, r7, pc}

08001dd0 <Monarch_Timeout>:
 8001dd0:	b580      	push	{r7, lr}
 8001dd2:	4803      	ldr	r0, [pc, #12]	; (8001de0 <.text_26>)
 8001dd4:	2101      	movs	r1, #1
 8001dd6:	6041      	str	r1, [r0, #4]
 8001dd8:	6800      	ldr	r0, [r0, #0]
 8001dda:	4780      	blx	r0
 8001ddc:	bd01      	pop	{r0, pc}
	...

08001de0 <.text_26>:
 8001de0:	20000458 	.word	0x20000458

08001de4 <Monarch_Mem_Set32>:
 8001de4:	2a00      	cmp	r2, #0
 8001de6:	e002      	b.n	8001dee <Monarch_Mem_Set32+0xa>
 8001de8:	6001      	str	r1, [r0, #0]
 8001dea:	1d00      	adds	r0, r0, #4
 8001dec:	1e52      	subs	r2, r2, #1
 8001dee:	d1fb      	bne.n	8001de8 <Monarch_Mem_Set32+0x4>
 8001df0:	4770      	bx	lr
	...

08001df4 <mn_api_version>:
 8001df4:	4e4d 415f 4950 565f 2e32 2e30 0030 0000     MN_API_V2.0.0...

08001e04 <strlen>:
 8001e04:	4603      	mov	r3, r0
 8001e06:	f813 2b01 	ldrb.w	r2, [r3], #1
 8001e0a:	2a00      	cmp	r2, #0
 8001e0c:	d1fb      	bne.n	8001e06 <strlen+0x2>
 8001e0e:	1a18      	subs	r0, r3, r0
 8001e10:	3801      	subs	r0, #1
 8001e12:	4770      	bx	lr
	...

08001e20 <memchr>:
 8001e20:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8001e24:	2a10      	cmp	r2, #16
 8001e26:	db2b      	blt.n	8001e80 <memchr+0x60>
 8001e28:	f010 0f07 	tst.w	r0, #7
 8001e2c:	d008      	beq.n	8001e40 <memchr+0x20>
 8001e2e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8001e32:	3a01      	subs	r2, #1
 8001e34:	428b      	cmp	r3, r1
 8001e36:	d02d      	beq.n	8001e94 <memchr+0x74>
 8001e38:	f010 0f07 	tst.w	r0, #7
 8001e3c:	b342      	cbz	r2, 8001e90 <memchr+0x70>
 8001e3e:	d1f6      	bne.n	8001e2e <memchr+0xe>
 8001e40:	b4f0      	push	{r4, r5, r6, r7}
 8001e42:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8001e46:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 8001e4a:	f022 0407 	bic.w	r4, r2, #7
 8001e4e:	f07f 0700 	mvns.w	r7, #0
 8001e52:	2300      	movs	r3, #0
 8001e54:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8001e58:	3c08      	subs	r4, #8
 8001e5a:	ea85 0501 	eor.w	r5, r5, r1
 8001e5e:	ea86 0601 	eor.w	r6, r6, r1
 8001e62:	fa85 f547 	uadd8	r5, r5, r7
 8001e66:	faa3 f587 	sel	r5, r3, r7
 8001e6a:	fa86 f647 	uadd8	r6, r6, r7
 8001e6e:	faa5 f687 	sel	r6, r5, r7
 8001e72:	b98e      	cbnz	r6, 8001e98 <memchr+0x78>
 8001e74:	d1ee      	bne.n	8001e54 <memchr+0x34>
 8001e76:	bcf0      	pop	{r4, r5, r6, r7}
 8001e78:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8001e7c:	f002 0207 	and.w	r2, r2, #7
 8001e80:	b132      	cbz	r2, 8001e90 <memchr+0x70>
 8001e82:	f810 3b01 	ldrb.w	r3, [r0], #1
 8001e86:	3a01      	subs	r2, #1
 8001e88:	ea83 0301 	eor.w	r3, r3, r1
 8001e8c:	b113      	cbz	r3, 8001e94 <memchr+0x74>
 8001e8e:	d1f8      	bne.n	8001e82 <memchr+0x62>
 8001e90:	2000      	movs	r0, #0
 8001e92:	4770      	bx	lr
 8001e94:	3801      	subs	r0, #1
 8001e96:	4770      	bx	lr
 8001e98:	2d00      	cmp	r5, #0
 8001e9a:	bf06      	itte	eq
 8001e9c:	4635      	moveq	r5, r6
 8001e9e:	3803      	subeq	r0, #3
 8001ea0:	3807      	subne	r0, #7
 8001ea2:	f015 0f01 	tst.w	r5, #1
 8001ea6:	d107      	bne.n	8001eb8 <memchr+0x98>
 8001ea8:	3001      	adds	r0, #1
 8001eaa:	f415 7f80 	tst.w	r5, #256	; 0x100
 8001eae:	bf02      	ittt	eq
 8001eb0:	3001      	addeq	r0, #1
 8001eb2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8001eb6:	3001      	addeq	r0, #1
 8001eb8:	bcf0      	pop	{r4, r5, r6, r7}
 8001eba:	3801      	subs	r0, #1
 8001ebc:	4770      	bx	lr
 8001ebe:	bf00      	nop

08001ec0 <__udivsi3>:
 8001ec0:	2900      	cmp	r1, #0
 8001ec2:	d002      	beq.n	8001eca <__udivsi3+0xa>
 8001ec4:	fbb0 f0f1 	udiv	r0, r0, r1
 8001ec8:	4770      	bx	lr
 8001eca:	b108      	cbz	r0, 8001ed0 <__udivsi3+0x10>
 8001ecc:	f04f 30ff 	mov.w	r0, #4294967295
 8001ed0:	f000 b81e 	b.w	8001f10 <__aeabi_idiv0>

08001ed4 <__aeabi_uidivmod>:
 8001ed4:	2900      	cmp	r1, #0
 8001ed6:	d0f8      	beq.n	8001eca <__udivsi3+0xa>
 8001ed8:	4602      	mov	r2, r0
 8001eda:	fbb0 f0f1 	udiv	r0, r0, r1
 8001ede:	fb00 2111 	mls	r1, r0, r1, r2
 8001ee2:	4770      	bx	lr

08001ee4 <__divsi3>:
 8001ee4:	2900      	cmp	r1, #0
 8001ee6:	d002      	beq.n	8001eee <__divsi3+0xa>
 8001ee8:	fb90 f0f1 	sdiv	r0, r0, r1
 8001eec:	4770      	bx	lr
 8001eee:	2800      	cmp	r0, #0
 8001ef0:	bfc8      	it	gt
 8001ef2:	f06f 4000 	mvngt.w	r0, #2147483648	; 0x80000000
 8001ef6:	bfb8      	it	lt
 8001ef8:	f04f 4000 	movlt.w	r0, #2147483648	; 0x80000000
 8001efc:	f000 b808 	b.w	8001f10 <__aeabi_idiv0>

08001f00 <__aeabi_idivmod>:
 8001f00:	2900      	cmp	r1, #0
 8001f02:	d0f4      	beq.n	8001eee <__divsi3+0xa>
 8001f04:	4602      	mov	r2, r0
 8001f06:	fb90 f0f1 	sdiv	r0, r0, r1
 8001f0a:	fb00 2111 	mls	r1, r0, r1, r2
 8001f0e:	4770      	bx	lr

08001f10 <__aeabi_idiv0>:
 8001f10:	4770      	bx	lr
 8001f12:	bf00      	nop

08001f14 <__aeabi_uldivmod>:
 8001f14:	b953      	cbnz	r3, 8001f2c <__aeabi_uldivmod+0x18>
 8001f16:	b94a      	cbnz	r2, 8001f2c <__aeabi_uldivmod+0x18>
 8001f18:	2900      	cmp	r1, #0
 8001f1a:	bf08      	it	eq
 8001f1c:	2800      	cmpeq	r0, #0
 8001f1e:	bf1c      	itt	ne
 8001f20:	f04f 31ff 	movne.w	r1, #4294967295
 8001f24:	f04f 30ff 	movne.w	r0, #4294967295
 8001f28:	f7ff bff2 	b.w	8001f10 <__aeabi_idiv0>
 8001f2c:	f1ad 0c08 	sub.w	ip, sp, #8
 8001f30:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8001f34:	f000 f806 	bl	8001f44 <__udivmoddi4>
 8001f38:	f8dd e004 	ldr.w	lr, [sp, #4]
 8001f3c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8001f40:	b004      	add	sp, #16
 8001f42:	4770      	bx	lr

08001f44 <__udivmoddi4>:
 8001f44:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8001f48:	9e08      	ldr	r6, [sp, #32]
 8001f4a:	4604      	mov	r4, r0
 8001f4c:	4688      	mov	r8, r1
 8001f4e:	2b00      	cmp	r3, #0
 8001f50:	d14b      	bne.n	8001fea <__udivmoddi4+0xa6>
 8001f52:	428a      	cmp	r2, r1
 8001f54:	4615      	mov	r5, r2
 8001f56:	d967      	bls.n	8002028 <__udivmoddi4+0xe4>
 8001f58:	fab2 f282 	clz	r2, r2
 8001f5c:	b14a      	cbz	r2, 8001f72 <__udivmoddi4+0x2e>
 8001f5e:	f1c2 0720 	rsb	r7, r2, #32
 8001f62:	fa01 f302 	lsl.w	r3, r1, r2
 8001f66:	fa20 f707 	lsr.w	r7, r0, r7
 8001f6a:	4095      	lsls	r5, r2
 8001f6c:	ea47 0803 	orr.w	r8, r7, r3
 8001f70:	4094      	lsls	r4, r2
 8001f72:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8001f76:	0c23      	lsrs	r3, r4, #16
 8001f78:	fbb8 f7fe 	udiv	r7, r8, lr
 8001f7c:	fa1f fc85 	uxth.w	ip, r5
 8001f80:	fb0e 8817 	mls	r8, lr, r7, r8
 8001f84:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8001f88:	fb07 f10c 	mul.w	r1, r7, ip
 8001f8c:	4299      	cmp	r1, r3
 8001f8e:	d909      	bls.n	8001fa4 <__udivmoddi4+0x60>
 8001f90:	18eb      	adds	r3, r5, r3
 8001f92:	f107 30ff 	add.w	r0, r7, #4294967295
 8001f96:	f080 811b 	bcs.w	80021d0 <__udivmoddi4+0x28c>
 8001f9a:	4299      	cmp	r1, r3
 8001f9c:	f240 8118 	bls.w	80021d0 <__udivmoddi4+0x28c>
 8001fa0:	3f02      	subs	r7, #2
 8001fa2:	442b      	add	r3, r5
 8001fa4:	1a5b      	subs	r3, r3, r1
 8001fa6:	b2a4      	uxth	r4, r4
 8001fa8:	fbb3 f0fe 	udiv	r0, r3, lr
 8001fac:	fb0e 3310 	mls	r3, lr, r0, r3
 8001fb0:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8001fb4:	fb00 fc0c 	mul.w	ip, r0, ip
 8001fb8:	45a4      	cmp	ip, r4
 8001fba:	d909      	bls.n	8001fd0 <__udivmoddi4+0x8c>
 8001fbc:	192c      	adds	r4, r5, r4
 8001fbe:	f100 33ff 	add.w	r3, r0, #4294967295
 8001fc2:	f080 8107 	bcs.w	80021d4 <__udivmoddi4+0x290>
 8001fc6:	45a4      	cmp	ip, r4
 8001fc8:	f240 8104 	bls.w	80021d4 <__udivmoddi4+0x290>
 8001fcc:	3802      	subs	r0, #2
 8001fce:	442c      	add	r4, r5
 8001fd0:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 8001fd4:	eba4 040c 	sub.w	r4, r4, ip
 8001fd8:	2700      	movs	r7, #0
 8001fda:	b11e      	cbz	r6, 8001fe4 <__udivmoddi4+0xa0>
 8001fdc:	40d4      	lsrs	r4, r2
 8001fde:	2300      	movs	r3, #0
 8001fe0:	e9c6 4300 	strd	r4, r3, [r6]
 8001fe4:	4639      	mov	r1, r7
 8001fe6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8001fea:	428b      	cmp	r3, r1
 8001fec:	d909      	bls.n	8002002 <__udivmoddi4+0xbe>
 8001fee:	2e00      	cmp	r6, #0
 8001ff0:	f000 80eb 	beq.w	80021ca <__udivmoddi4+0x286>
 8001ff4:	2700      	movs	r7, #0
 8001ff6:	e9c6 0100 	strd	r0, r1, [r6]
 8001ffa:	4638      	mov	r0, r7
 8001ffc:	4639      	mov	r1, r7
 8001ffe:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002002:	fab3 f783 	clz	r7, r3
 8002006:	2f00      	cmp	r7, #0
 8002008:	d147      	bne.n	800209a <__udivmoddi4+0x156>
 800200a:	428b      	cmp	r3, r1
 800200c:	d302      	bcc.n	8002014 <__udivmoddi4+0xd0>
 800200e:	4282      	cmp	r2, r0
 8002010:	f200 80fa 	bhi.w	8002208 <__udivmoddi4+0x2c4>
 8002014:	1a84      	subs	r4, r0, r2
 8002016:	eb61 0303 	sbc.w	r3, r1, r3
 800201a:	2001      	movs	r0, #1
 800201c:	4698      	mov	r8, r3
 800201e:	2e00      	cmp	r6, #0
 8002020:	d0e0      	beq.n	8001fe4 <__udivmoddi4+0xa0>
 8002022:	e9c6 4800 	strd	r4, r8, [r6]
 8002026:	e7dd      	b.n	8001fe4 <__udivmoddi4+0xa0>
 8002028:	b902      	cbnz	r2, 800202c <__udivmoddi4+0xe8>
 800202a:	deff      	udf	#255	; 0xff
 800202c:	fab2 f282 	clz	r2, r2
 8002030:	2a00      	cmp	r2, #0
 8002032:	f040 808f 	bne.w	8002154 <__udivmoddi4+0x210>
 8002036:	1b49      	subs	r1, r1, r5
 8002038:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 800203c:	fa1f f885 	uxth.w	r8, r5
 8002040:	2701      	movs	r7, #1
 8002042:	fbb1 fcfe 	udiv	ip, r1, lr
 8002046:	0c23      	lsrs	r3, r4, #16
 8002048:	fb0e 111c 	mls	r1, lr, ip, r1
 800204c:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8002050:	fb08 f10c 	mul.w	r1, r8, ip
 8002054:	4299      	cmp	r1, r3
 8002056:	d907      	bls.n	8002068 <__udivmoddi4+0x124>
 8002058:	18eb      	adds	r3, r5, r3
 800205a:	f10c 30ff 	add.w	r0, ip, #4294967295
 800205e:	d202      	bcs.n	8002066 <__udivmoddi4+0x122>
 8002060:	4299      	cmp	r1, r3
 8002062:	f200 80cd 	bhi.w	8002200 <__udivmoddi4+0x2bc>
 8002066:	4684      	mov	ip, r0
 8002068:	1a59      	subs	r1, r3, r1
 800206a:	b2a3      	uxth	r3, r4
 800206c:	fbb1 f0fe 	udiv	r0, r1, lr
 8002070:	fb0e 1410 	mls	r4, lr, r0, r1
 8002074:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 8002078:	fb08 f800 	mul.w	r8, r8, r0
 800207c:	45a0      	cmp	r8, r4
 800207e:	d907      	bls.n	8002090 <__udivmoddi4+0x14c>
 8002080:	192c      	adds	r4, r5, r4
 8002082:	f100 33ff 	add.w	r3, r0, #4294967295
 8002086:	d202      	bcs.n	800208e <__udivmoddi4+0x14a>
 8002088:	45a0      	cmp	r8, r4
 800208a:	f200 80b6 	bhi.w	80021fa <__udivmoddi4+0x2b6>
 800208e:	4618      	mov	r0, r3
 8002090:	eba4 0408 	sub.w	r4, r4, r8
 8002094:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8002098:	e79f      	b.n	8001fda <__udivmoddi4+0x96>
 800209a:	f1c7 0c20 	rsb	ip, r7, #32
 800209e:	40bb      	lsls	r3, r7
 80020a0:	fa22 fe0c 	lsr.w	lr, r2, ip
 80020a4:	ea4e 0e03 	orr.w	lr, lr, r3
 80020a8:	fa01 f407 	lsl.w	r4, r1, r7
 80020ac:	fa20 f50c 	lsr.w	r5, r0, ip
 80020b0:	fa21 f30c 	lsr.w	r3, r1, ip
 80020b4:	ea4f 481e 	mov.w	r8, lr, lsr #16
 80020b8:	4325      	orrs	r5, r4
 80020ba:	fbb3 f9f8 	udiv	r9, r3, r8
 80020be:	0c2c      	lsrs	r4, r5, #16
 80020c0:	fb08 3319 	mls	r3, r8, r9, r3
 80020c4:	fa1f fa8e 	uxth.w	sl, lr
 80020c8:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 80020cc:	fb09 f40a 	mul.w	r4, r9, sl
 80020d0:	429c      	cmp	r4, r3
 80020d2:	fa02 f207 	lsl.w	r2, r2, r7
 80020d6:	fa00 f107 	lsl.w	r1, r0, r7
 80020da:	d90b      	bls.n	80020f4 <__udivmoddi4+0x1b0>
 80020dc:	eb1e 0303 	adds.w	r3, lr, r3
 80020e0:	f109 30ff 	add.w	r0, r9, #4294967295
 80020e4:	f080 8087 	bcs.w	80021f6 <__udivmoddi4+0x2b2>
 80020e8:	429c      	cmp	r4, r3
 80020ea:	f240 8084 	bls.w	80021f6 <__udivmoddi4+0x2b2>
 80020ee:	f1a9 0902 	sub.w	r9, r9, #2
 80020f2:	4473      	add	r3, lr
 80020f4:	1b1b      	subs	r3, r3, r4
 80020f6:	b2ad      	uxth	r5, r5
 80020f8:	fbb3 f0f8 	udiv	r0, r3, r8
 80020fc:	fb08 3310 	mls	r3, r8, r0, r3
 8002100:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 8002104:	fb00 fa0a 	mul.w	sl, r0, sl
 8002108:	45a2      	cmp	sl, r4
 800210a:	d908      	bls.n	800211e <__udivmoddi4+0x1da>
 800210c:	eb1e 0404 	adds.w	r4, lr, r4
 8002110:	f100 33ff 	add.w	r3, r0, #4294967295
 8002114:	d26b      	bcs.n	80021ee <__udivmoddi4+0x2aa>
 8002116:	45a2      	cmp	sl, r4
 8002118:	d969      	bls.n	80021ee <__udivmoddi4+0x2aa>
 800211a:	3802      	subs	r0, #2
 800211c:	4474      	add	r4, lr
 800211e:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8002122:	fba0 8902 	umull	r8, r9, r0, r2
 8002126:	eba4 040a 	sub.w	r4, r4, sl
 800212a:	454c      	cmp	r4, r9
 800212c:	46c2      	mov	sl, r8
 800212e:	464b      	mov	r3, r9
 8002130:	d354      	bcc.n	80021dc <__udivmoddi4+0x298>
 8002132:	d051      	beq.n	80021d8 <__udivmoddi4+0x294>
 8002134:	2e00      	cmp	r6, #0
 8002136:	d069      	beq.n	800220c <__udivmoddi4+0x2c8>
 8002138:	ebb1 050a 	subs.w	r5, r1, sl
 800213c:	eb64 0403 	sbc.w	r4, r4, r3
 8002140:	fa04 fc0c 	lsl.w	ip, r4, ip
 8002144:	40fd      	lsrs	r5, r7
 8002146:	40fc      	lsrs	r4, r7
 8002148:	ea4c 0505 	orr.w	r5, ip, r5
 800214c:	e9c6 5400 	strd	r5, r4, [r6]
 8002150:	2700      	movs	r7, #0
 8002152:	e747      	b.n	8001fe4 <__udivmoddi4+0xa0>
 8002154:	f1c2 0320 	rsb	r3, r2, #32
 8002158:	fa20 f703 	lsr.w	r7, r0, r3
 800215c:	4095      	lsls	r5, r2
 800215e:	fa01 f002 	lsl.w	r0, r1, r2
 8002162:	fa21 f303 	lsr.w	r3, r1, r3
 8002166:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 800216a:	4338      	orrs	r0, r7
 800216c:	0c01      	lsrs	r1, r0, #16
 800216e:	fbb3 f7fe 	udiv	r7, r3, lr
 8002172:	fa1f f885 	uxth.w	r8, r5
 8002176:	fb0e 3317 	mls	r3, lr, r7, r3
 800217a:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800217e:	fb07 f308 	mul.w	r3, r7, r8
 8002182:	428b      	cmp	r3, r1
 8002184:	fa04 f402 	lsl.w	r4, r4, r2
 8002188:	d907      	bls.n	800219a <__udivmoddi4+0x256>
 800218a:	1869      	adds	r1, r5, r1
 800218c:	f107 3cff 	add.w	ip, r7, #4294967295
 8002190:	d22f      	bcs.n	80021f2 <__udivmoddi4+0x2ae>
 8002192:	428b      	cmp	r3, r1
 8002194:	d92d      	bls.n	80021f2 <__udivmoddi4+0x2ae>
 8002196:	3f02      	subs	r7, #2
 8002198:	4429      	add	r1, r5
 800219a:	1acb      	subs	r3, r1, r3
 800219c:	b281      	uxth	r1, r0
 800219e:	fbb3 f0fe 	udiv	r0, r3, lr
 80021a2:	fb0e 3310 	mls	r3, lr, r0, r3
 80021a6:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80021aa:	fb00 f308 	mul.w	r3, r0, r8
 80021ae:	428b      	cmp	r3, r1
 80021b0:	d907      	bls.n	80021c2 <__udivmoddi4+0x27e>
 80021b2:	1869      	adds	r1, r5, r1
 80021b4:	f100 3cff 	add.w	ip, r0, #4294967295
 80021b8:	d217      	bcs.n	80021ea <__udivmoddi4+0x2a6>
 80021ba:	428b      	cmp	r3, r1
 80021bc:	d915      	bls.n	80021ea <__udivmoddi4+0x2a6>
 80021be:	3802      	subs	r0, #2
 80021c0:	4429      	add	r1, r5
 80021c2:	1ac9      	subs	r1, r1, r3
 80021c4:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 80021c8:	e73b      	b.n	8002042 <__udivmoddi4+0xfe>
 80021ca:	4637      	mov	r7, r6
 80021cc:	4630      	mov	r0, r6
 80021ce:	e709      	b.n	8001fe4 <__udivmoddi4+0xa0>
 80021d0:	4607      	mov	r7, r0
 80021d2:	e6e7      	b.n	8001fa4 <__udivmoddi4+0x60>
 80021d4:	4618      	mov	r0, r3
 80021d6:	e6fb      	b.n	8001fd0 <__udivmoddi4+0x8c>
 80021d8:	4541      	cmp	r1, r8
 80021da:	d2ab      	bcs.n	8002134 <__udivmoddi4+0x1f0>
 80021dc:	ebb8 0a02 	subs.w	sl, r8, r2
 80021e0:	eb69 020e 	sbc.w	r2, r9, lr
 80021e4:	3801      	subs	r0, #1
 80021e6:	4613      	mov	r3, r2
 80021e8:	e7a4      	b.n	8002134 <__udivmoddi4+0x1f0>
 80021ea:	4660      	mov	r0, ip
 80021ec:	e7e9      	b.n	80021c2 <__udivmoddi4+0x27e>
 80021ee:	4618      	mov	r0, r3
 80021f0:	e795      	b.n	800211e <__udivmoddi4+0x1da>
 80021f2:	4667      	mov	r7, ip
 80021f4:	e7d1      	b.n	800219a <__udivmoddi4+0x256>
 80021f6:	4681      	mov	r9, r0
 80021f8:	e77c      	b.n	80020f4 <__udivmoddi4+0x1b0>
 80021fa:	3802      	subs	r0, #2
 80021fc:	442c      	add	r4, r5
 80021fe:	e747      	b.n	8002090 <__udivmoddi4+0x14c>
 8002200:	f1ac 0c02 	sub.w	ip, ip, #2
 8002204:	442b      	add	r3, r5
 8002206:	e72f      	b.n	8002068 <__udivmoddi4+0x124>
 8002208:	4638      	mov	r0, r7
 800220a:	e708      	b.n	800201e <__udivmoddi4+0xda>
 800220c:	4637      	mov	r7, r6
 800220e:	e6e9      	b.n	8001fe4 <__udivmoddi4+0xa0>

08002210 <MX_Sigfox_Init>:
/* USER CODE END PFP */

/* Exported functions --------------------------------------------------------*/

void MX_Sigfox_Init(void)
{
 8002210:	b580      	push	{r7, lr}
 8002212:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MX_Sigfox_Init_1 */

  /* USER CODE END MX_Sigfox_Init_1 */
  SystemApp_Init();
 8002214:	f002 f98e 	bl	8004534 <SystemApp_Init>
  Sigfox_Init();
 8002218:	f000 fc94 	bl	8002b44 <Sigfox_Init>
  /* USER CODE BEGIN MX_Sigfox_Init_2 */

  /* USER CODE END MX_Sigfox_Init_2 */
}
 800221c:	bf00      	nop
 800221e:	bd80      	pop	{r7, pc}

08002220 <MX_Sigfox_Process>:

void MX_Sigfox_Process(void)
{
 8002220:	b580      	push	{r7, lr}
 8002222:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MX_Sigfox_Process_1 */

  /* USER CODE END MX_Sigfox_Process_1 */
  UTIL_SEQ_Run(UTIL_SEQ_DEFAULT);
 8002224:	f04f 30ff 	mov.w	r0, #4294967295
 8002228:	f00f f8b8 	bl	801139c <UTIL_SEQ_Run>

  /* USER CODE BEGIN MX_Sigfox_Process_2 */

  /* USER CODE END MX_Sigfox_Process_2 */
}
 800222c:	bf00      	nop
 800222e:	bd80      	pop	{r7, pc}

08002230 <EE_Init>:
/* USER CODE END PFP */

/* Exported functions --------------------------------------------------------*/

int32_t EE_Init(int32_t format, uint32_t base_address)
{
 8002230:	b580      	push	{r7, lr}
 8002232:	b084      	sub	sp, #16
 8002234:	af00      	add	r7, sp, #0
 8002236:	6078      	str	r0, [r7, #4]
 8002238:	6039      	str	r1, [r7, #0]
  int32_t status;
  uint16_t total_nb_pages;

  /* Reset global variables of both banks */

  EE_Reset(&EE_var[0],
 800223a:	2201      	movs	r2, #1
 800223c:	6839      	ldr	r1, [r7, #0]
 800223e:	4815      	ldr	r0, [pc, #84]	; (8002294 <EE_Init+0x64>)
 8002240:	f000 f8da 	bl	80023f8 <EE_Reset>
             CFG_EE_BANK1_SIZE / (2 * HW_FLASH_PAGE_SIZE));
  }

  /* If format mode is set, start from scratch */

  if (format)
 8002244:	687b      	ldr	r3, [r7, #4]
 8002246:	2b00      	cmp	r3, #0
 8002248:	d01b      	beq.n	8002282 <EE_Init+0x52>
  {
    /* Force erase of all pages */
    total_nb_pages =
      2 * (EE_var[0].nb_pages + (CFG_EE_BANK1_SIZE ? EE_var[1].nb_pages : 0));
 800224a:	4b12      	ldr	r3, [pc, #72]	; (8002294 <EE_Init+0x64>)
 800224c:	791b      	ldrb	r3, [r3, #4]
    total_nb_pages =
 800224e:	b29b      	uxth	r3, r3
 8002250:	005b      	lsls	r3, r3, #1
 8002252:	817b      	strh	r3, [r7, #10]

    if (HW_FLASH_Erase(EE_FLASH_PAGE(EE_var, 0), total_nb_pages, 0) != 0)
 8002254:	4b0f      	ldr	r3, [pc, #60]	; (8002294 <EE_Init+0x64>)
 8002256:	681b      	ldr	r3, [r3, #0]
 8002258:	f103 4378 	add.w	r3, r3, #4160749568	; 0xf8000000
 800225c:	0adb      	lsrs	r3, r3, #11
 800225e:	8979      	ldrh	r1, [r7, #10]
 8002260:	2200      	movs	r2, #0
 8002262:	4618      	mov	r0, r3
 8002264:	f001 fdcc 	bl	8003e00 <HW_FLASH_Erase>
 8002268:	4603      	mov	r3, r0
 800226a:	2b00      	cmp	r3, #0
 800226c:	d001      	beq.n	8002272 <EE_Init+0x42>
    {
      return EE_ERASE_ERROR;
 800226e:	2303      	movs	r3, #3
 8002270:	e00c      	b.n	800228c <EE_Init+0x5c>
    }

    /* Set first page of each pool in ACTIVE State */
    status = EE_SetState(&EE_var[0], 0, EE_STATE_ACTIVE);
 8002272:	2202      	movs	r2, #2
 8002274:	2100      	movs	r1, #0
 8002276:	4807      	ldr	r0, [pc, #28]	; (8002294 <EE_Init+0x64>)
 8002278:	f000 fb3b 	bl	80028f2 <EE_SetState>
 800227c:	60f8      	str	r0, [r7, #12]
    if (CFG_EE_BANK1_SIZE && (status == EE_OK))
    {
      status = EE_SetState(&EE_var[1], 0, EE_STATE_ACTIVE);
    }

    return status;
 800227e:	68fb      	ldr	r3, [r7, #12]
 8002280:	e004      	b.n	800228c <EE_Init+0x5c>
  }

  /* else, try to recover the EEPROM emulation state from flash */

  status = EE_Recovery(&EE_var[0]);
 8002282:	4804      	ldr	r0, [pc, #16]	; (8002294 <EE_Init+0x64>)
 8002284:	f000 f8d3 	bl	800242e <EE_Recovery>
 8002288:	60f8      	str	r0, [r7, #12]
  if (CFG_EE_BANK1_SIZE && (status == EE_OK))
  {
    status = EE_Recovery(&EE_var[1]);
  }

  return status;
 800228a:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN EE_Init_2 */

  /* USER CODE END EE_Init_2 */
}
 800228c:	4618      	mov	r0, r3
 800228e:	3710      	adds	r7, #16
 8002290:	46bd      	mov	sp, r7
 8002292:	bd80      	pop	{r7, pc}
 8002294:	20000c54 	.word	0x20000c54

08002298 <EE_Read>:

int32_t EE_Read(int32_t bank, uint16_t addr, uint32_t *data)
{
 8002298:	b580      	push	{r7, lr}
 800229a:	b086      	sub	sp, #24
 800229c:	af00      	add	r7, sp, #0
 800229e:	60f8      	str	r0, [r7, #12]
 80022a0:	460b      	mov	r3, r1
 80022a2:	607a      	str	r2, [r7, #4]
 80022a4:	817b      	strh	r3, [r7, #10]
  /* USER CODE BEGIN EE_Read_1 */

  /* USER CODE END EE_Read_1 */
  EE_var_t *pv = &EE_var[CFG_EE_BANK1_SIZE && bank];;
 80022a6:	4b07      	ldr	r3, [pc, #28]	; (80022c4 <EE_Read+0x2c>)
 80022a8:	617b      	str	r3, [r7, #20]

  /* Read element starting from active page */
  return EE_ReadEl(pv, addr, data, pv->current_write_page);
 80022aa:	697b      	ldr	r3, [r7, #20]
 80022ac:	795b      	ldrb	r3, [r3, #5]
 80022ae:	8979      	ldrh	r1, [r7, #10]
 80022b0:	687a      	ldr	r2, [r7, #4]
 80022b2:	6978      	ldr	r0, [r7, #20]
 80022b4:	f000 faae 	bl	8002814 <EE_ReadEl>
 80022b8:	4603      	mov	r3, r0
  /* USER CODE BEGIN EE_Read_2 */

  /* USER CODE END EE_Read_2 */
}
 80022ba:	4618      	mov	r0, r3
 80022bc:	3718      	adds	r7, #24
 80022be:	46bd      	mov	sp, r7
 80022c0:	bd80      	pop	{r7, pc}
 80022c2:	bf00      	nop
 80022c4:	20000c54 	.word	0x20000c54

080022c8 <EE_Write>:

int32_t EE_Write(int32_t bank, uint16_t addr, uint32_t data)
{
 80022c8:	b580      	push	{r7, lr}
 80022ca:	b086      	sub	sp, #24
 80022cc:	af00      	add	r7, sp, #0
 80022ce:	60f8      	str	r0, [r7, #12]
 80022d0:	460b      	mov	r3, r1
 80022d2:	607a      	str	r2, [r7, #4]
 80022d4:	817b      	strh	r3, [r7, #10]
  /* USER CODE BEGIN EE_Write_1 */

  /* USER CODE END EE_Write_1 */
  EE_var_t *pv = &EE_var[CFG_EE_BANK1_SIZE && bank];;
 80022d6:	4b2c      	ldr	r3, [pc, #176]	; (8002388 <EE_Write+0xc0>)
 80022d8:	617b      	str	r3, [r7, #20]
  uint32_t page;

  /* Check if current pool is full */
  if (pv->nb_written_elements < EE_NB_MAX_ELT * pv->nb_pages)
 80022da:	697b      	ldr	r3, [r7, #20]
 80022dc:	88db      	ldrh	r3, [r3, #6]
 80022de:	4619      	mov	r1, r3
 80022e0:	697b      	ldr	r3, [r7, #20]
 80022e2:	791b      	ldrb	r3, [r3, #4]
 80022e4:	461a      	mov	r2, r3
 80022e6:	4613      	mov	r3, r2
 80022e8:	019b      	lsls	r3, r3, #6
 80022ea:	1a9b      	subs	r3, r3, r2
 80022ec:	009b      	lsls	r3, r3, #2
 80022ee:	4299      	cmp	r1, r3
 80022f0:	d207      	bcs.n	8002302 <EE_Write+0x3a>
  {
    /* If not full, write the virtual address and value in the EEPROM */
    return EE_WriteEl(pv, addr, data);
 80022f2:	897b      	ldrh	r3, [r7, #10]
 80022f4:	687a      	ldr	r2, [r7, #4]
 80022f6:	4619      	mov	r1, r3
 80022f8:	6978      	ldr	r0, [r7, #20]
 80022fa:	f000 f9f9 	bl	80026f0 <EE_WriteEl>
 80022fe:	4603      	mov	r3, r0
 8002300:	e03e      	b.n	8002380 <EE_Write+0xb8>
  }

  DBG_EE(EE_2);

  /* If full, we need to write in other pool and perform pool transfer */
  page = EE_NEXT_POOL(pv);
 8002302:	697b      	ldr	r3, [r7, #20]
 8002304:	795a      	ldrb	r2, [r3, #5]
 8002306:	697b      	ldr	r3, [r7, #20]
 8002308:	791b      	ldrb	r3, [r3, #4]
 800230a:	429a      	cmp	r2, r3
 800230c:	d202      	bcs.n	8002314 <EE_Write+0x4c>
 800230e:	697b      	ldr	r3, [r7, #20]
 8002310:	791b      	ldrb	r3, [r3, #4]
 8002312:	e000      	b.n	8002316 <EE_Write+0x4e>
 8002314:	2300      	movs	r3, #0
 8002316:	613b      	str	r3, [r7, #16]

  /* Check next page state: it must be ERASED */
  if (EE_GetState(pv, page) != EE_STATE_ERASED)
 8002318:	6939      	ldr	r1, [r7, #16]
 800231a:	6978      	ldr	r0, [r7, #20]
 800231c:	f000 fb0c 	bl	8002938 <EE_GetState>
 8002320:	4603      	mov	r3, r0
 8002322:	2b00      	cmp	r3, #0
 8002324:	d001      	beq.n	800232a <EE_Write+0x62>
  {
    return EE_STATE_ERROR;
 8002326:	2305      	movs	r3, #5
 8002328:	e02a      	b.n	8002380 <EE_Write+0xb8>
  }

  /* Mark the ERASED page at RECEIVE state */
  if (EE_SetState(pv, page, EE_STATE_RECEIVE) != EE_OK)
 800232a:	2201      	movs	r2, #1
 800232c:	6939      	ldr	r1, [r7, #16]
 800232e:	6978      	ldr	r0, [r7, #20]
 8002330:	f000 fadf 	bl	80028f2 <EE_SetState>
 8002334:	4603      	mov	r3, r0
 8002336:	2b00      	cmp	r3, #0
 8002338:	d001      	beq.n	800233e <EE_Write+0x76>
  {
    return EE_WRITE_ERROR;
 800233a:	2304      	movs	r3, #4
 800233c:	e020      	b.n	8002380 <EE_Write+0xb8>
  }

  DBG_EE(EE_3);

  /* Reset global variables */
  pv->current_write_page = page;
 800233e:	693b      	ldr	r3, [r7, #16]
 8002340:	b2da      	uxtb	r2, r3
 8002342:	697b      	ldr	r3, [r7, #20]
 8002344:	715a      	strb	r2, [r3, #5]
  pv->nb_written_elements = 0;
 8002346:	697b      	ldr	r3, [r7, #20]
 8002348:	2200      	movs	r2, #0
 800234a:	80da      	strh	r2, [r3, #6]
  pv->next_write_offset = EE_HEADER_SIZE;
 800234c:	697b      	ldr	r3, [r7, #20]
 800234e:	2220      	movs	r2, #32
 8002350:	811a      	strh	r2, [r3, #8]

  /* Write the variable passed as parameter in the new active page */
  if (EE_WriteEl(pv, addr, data) != EE_OK)
 8002352:	897b      	ldrh	r3, [r7, #10]
 8002354:	687a      	ldr	r2, [r7, #4]
 8002356:	4619      	mov	r1, r3
 8002358:	6978      	ldr	r0, [r7, #20]
 800235a:	f000 f9c9 	bl	80026f0 <EE_WriteEl>
 800235e:	4603      	mov	r3, r0
 8002360:	2b00      	cmp	r3, #0
 8002362:	d001      	beq.n	8002368 <EE_Write+0xa0>
  {
    return EE_WRITE_ERROR;
 8002364:	2304      	movs	r3, #4
 8002366:	e00b      	b.n	8002380 <EE_Write+0xb8>

  DBG_EE(EE_4);

  /* Set the previous ACTIVE pool to ERASING and copy the latest written
     values to the new pool */
  if (EE_Transfer(pv, addr, page) != EE_OK)
 8002368:	897b      	ldrh	r3, [r7, #10]
 800236a:	693a      	ldr	r2, [r7, #16]
 800236c:	4619      	mov	r1, r3
 800236e:	6978      	ldr	r0, [r7, #20]
 8002370:	f000 f937 	bl	80025e2 <EE_Transfer>
 8002374:	4603      	mov	r3, r0
 8002376:	2b00      	cmp	r3, #0
 8002378:	d001      	beq.n	800237e <EE_Write+0xb6>
  {
    return EE_WRITE_ERROR;
 800237a:	2304      	movs	r3, #4
 800237c:	e000      	b.n	8002380 <EE_Write+0xb8>
  }

  DBG_EE(EE_5);

  /* A clean is required */
  return EE_CLEAN_NEEDED;
 800237e:	2302      	movs	r3, #2
  /* USER CODE BEGIN EE_Write_2 */

  /* USER CODE END EE_Write_2 */
}
 8002380:	4618      	mov	r0, r3
 8002382:	3718      	adds	r7, #24
 8002384:	46bd      	mov	sp, r7
 8002386:	bd80      	pop	{r7, pc}
 8002388:	20000c54 	.word	0x20000c54

0800238c <EE_Clean>:

int32_t EE_Clean(int32_t bank, int32_t interrupt)
{
 800238c:	b580      	push	{r7, lr}
 800238e:	b084      	sub	sp, #16
 8002390:	af00      	add	r7, sp, #0
 8002392:	6078      	str	r0, [r7, #4]
 8002394:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN EE_Clean_1 */

  /* USER CODE END EE_Clean_1 */
  EE_var_t *pv = &EE_var[CFG_EE_BANK1_SIZE && bank];
 8002396:	4b17      	ldr	r3, [pc, #92]	; (80023f4 <EE_Clean+0x68>)
 8002398:	60fb      	str	r3, [r7, #12]
  uint32_t page;

  /* Get first page of unused pool */
  page = EE_NEXT_POOL(pv);
 800239a:	68fb      	ldr	r3, [r7, #12]
 800239c:	795a      	ldrb	r2, [r3, #5]
 800239e:	68fb      	ldr	r3, [r7, #12]
 80023a0:	791b      	ldrb	r3, [r3, #4]
 80023a2:	429a      	cmp	r2, r3
 80023a4:	d202      	bcs.n	80023ac <EE_Clean+0x20>
 80023a6:	68fb      	ldr	r3, [r7, #12]
 80023a8:	791b      	ldrb	r3, [r3, #4]
 80023aa:	e000      	b.n	80023ae <EE_Clean+0x22>
 80023ac:	2300      	movs	r3, #0
 80023ae:	60bb      	str	r3, [r7, #8]

  /* At least, the first page of the pool should be in ERASING state */
  if (EE_GetState(pv, page) != EE_STATE_ERASING)
 80023b0:	68b9      	ldr	r1, [r7, #8]
 80023b2:	68f8      	ldr	r0, [r7, #12]
 80023b4:	f000 fac0 	bl	8002938 <EE_GetState>
 80023b8:	4603      	mov	r3, r0
 80023ba:	2b04      	cmp	r3, #4
 80023bc:	d001      	beq.n	80023c2 <EE_Clean+0x36>
  {
    return EE_STATE_ERROR;
 80023be:	2305      	movs	r3, #5
 80023c0:	e013      	b.n	80023ea <EE_Clean+0x5e>
  }

  DBG_EE(EE_1);

  /* Erase all the pages of the pool */
  if (HW_FLASH_Erase(EE_FLASH_PAGE(pv, page), pv->nb_pages, interrupt)
 80023c2:	68fb      	ldr	r3, [r7, #12]
 80023c4:	681b      	ldr	r3, [r3, #0]
 80023c6:	f103 4378 	add.w	r3, r3, #4160749568	; 0xf8000000
 80023ca:	0ada      	lsrs	r2, r3, #11
 80023cc:	68bb      	ldr	r3, [r7, #8]
 80023ce:	18d0      	adds	r0, r2, r3
 80023d0:	68fb      	ldr	r3, [r7, #12]
 80023d2:	791b      	ldrb	r3, [r3, #4]
 80023d4:	b29b      	uxth	r3, r3
 80023d6:	683a      	ldr	r2, [r7, #0]
 80023d8:	4619      	mov	r1, r3
 80023da:	f001 fd11 	bl	8003e00 <HW_FLASH_Erase>
 80023de:	4603      	mov	r3, r0
 80023e0:	2b00      	cmp	r3, #0
 80023e2:	d001      	beq.n	80023e8 <EE_Clean+0x5c>
      != 0)
  {
    return EE_ERASE_ERROR;
 80023e4:	2303      	movs	r3, #3
 80023e6:	e000      	b.n	80023ea <EE_Clean+0x5e>
  }

  return EE_OK;
 80023e8:	2300      	movs	r3, #0
  /* USER CODE BEGIN EE_Clean_2 */

  /* USER CODE END EE_Clean_2 */
}
 80023ea:	4618      	mov	r0, r3
 80023ec:	3710      	adds	r7, #16
 80023ee:	46bd      	mov	sp, r7
 80023f0:	bd80      	pop	{r7, pc}
 80023f2:	bf00      	nop
 80023f4:	20000c54 	.word	0x20000c54

080023f8 <EE_Reset>:
/* USER CODE END EF */

/* Private Functions Definition -----------------------------------------------*/

static void EE_Reset(EE_var_t *pv, uint32_t address, uint8_t nb_pages)
{
 80023f8:	b480      	push	{r7}
 80023fa:	b085      	sub	sp, #20
 80023fc:	af00      	add	r7, sp, #0
 80023fe:	60f8      	str	r0, [r7, #12]
 8002400:	60b9      	str	r1, [r7, #8]
 8002402:	4613      	mov	r3, r2
 8002404:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN EE_Reset_1 */

  /* USER CODE END EE_Reset_1 */
  /* Reset global variables of the bank */
  pv->address = address;
 8002406:	68fb      	ldr	r3, [r7, #12]
 8002408:	68ba      	ldr	r2, [r7, #8]
 800240a:	601a      	str	r2, [r3, #0]
  pv->nb_pages = nb_pages;
 800240c:	68fb      	ldr	r3, [r7, #12]
 800240e:	79fa      	ldrb	r2, [r7, #7]
 8002410:	711a      	strb	r2, [r3, #4]
  pv->current_write_page = 0;
 8002412:	68fb      	ldr	r3, [r7, #12]
 8002414:	2200      	movs	r2, #0
 8002416:	715a      	strb	r2, [r3, #5]
  pv->nb_written_elements = 0;
 8002418:	68fb      	ldr	r3, [r7, #12]
 800241a:	2200      	movs	r2, #0
 800241c:	80da      	strh	r2, [r3, #6]
  pv->next_write_offset = EE_HEADER_SIZE;
 800241e:	68fb      	ldr	r3, [r7, #12]
 8002420:	2220      	movs	r2, #32
 8002422:	811a      	strh	r2, [r3, #8]
  /* USER CODE BEGIN EE_Reset_2 */

  /* USER CODE END EE_Reset_2 */
}
 8002424:	bf00      	nop
 8002426:	3714      	adds	r7, #20
 8002428:	46bd      	mov	sp, r7
 800242a:	bc80      	pop	{r7}
 800242c:	4770      	bx	lr

0800242e <EE_Recovery>:

static int32_t EE_Recovery(EE_var_t *pv)
{
 800242e:	b590      	push	{r4, r7, lr}
 8002430:	b089      	sub	sp, #36	; 0x24
 8002432:	af00      	add	r7, sp, #0
 8002434:	6078      	str	r0, [r7, #4]
  uint32_t prev_state;
  uint32_t flash_addr;
  uint32_t i;

  /* Search all pages for a reliable RECEIVE page then ACTIVE page */
  for (state = EE_STATE_RECEIVE; state <= EE_STATE_ACTIVE; state++)
 8002436:	2301      	movs	r3, #1
 8002438:	61bb      	str	r3, [r7, #24]
 800243a:	e0c9      	b.n	80025d0 <EE_Recovery+0x1a2>
  {
    for (page = 0; page < 2UL * pv->nb_pages; page++)
 800243c:	2300      	movs	r3, #0
 800243e:	61fb      	str	r3, [r7, #28]
 8002440:	e0bc      	b.n	80025bc <EE_Recovery+0x18e>
    {
      if (state != EE_GetState(pv, page))
 8002442:	69f9      	ldr	r1, [r7, #28]
 8002444:	6878      	ldr	r0, [r7, #4]
 8002446:	f000 fa77 	bl	8002938 <EE_GetState>
 800244a:	4602      	mov	r2, r0
 800244c:	69bb      	ldr	r3, [r7, #24]
 800244e:	4293      	cmp	r3, r2
 8002450:	f040 80b0 	bne.w	80025b4 <EE_Recovery+0x186>
      {
        continue;
      }

      if ((page == 0) || (page == pv->nb_pages))
 8002454:	69fb      	ldr	r3, [r7, #28]
 8002456:	2b00      	cmp	r3, #0
 8002458:	d005      	beq.n	8002466 <EE_Recovery+0x38>
 800245a:	687b      	ldr	r3, [r7, #4]
 800245c:	791b      	ldrb	r3, [r3, #4]
 800245e:	461a      	mov	r2, r3
 8002460:	69fb      	ldr	r3, [r7, #28]
 8002462:	4293      	cmp	r3, r2
 8002464:	d109      	bne.n	800247a <EE_Recovery+0x4c>
      {
        /* Check if state is reliable by checking state of next page */
        if (EE_GetState(pv, page + 1) != EE_STATE_ERASED)
 8002466:	69fb      	ldr	r3, [r7, #28]
 8002468:	3301      	adds	r3, #1
 800246a:	4619      	mov	r1, r3
 800246c:	6878      	ldr	r0, [r7, #4]
 800246e:	f000 fa63 	bl	8002938 <EE_GetState>
 8002472:	4603      	mov	r3, r0
 8002474:	2b00      	cmp	r3, #0
 8002476:	d01b      	beq.n	80024b0 <EE_Recovery+0x82>
        {
          continue;
 8002478:	e09d      	b.n	80025b6 <EE_Recovery+0x188>
        }
      }
      else
      {
        prev_state = EE_GetState(pv, page - 1);
 800247a:	69fb      	ldr	r3, [r7, #28]
 800247c:	3b01      	subs	r3, #1
 800247e:	4619      	mov	r1, r3
 8002480:	6878      	ldr	r0, [r7, #4]
 8002482:	f000 fa59 	bl	8002938 <EE_GetState>
 8002486:	60f8      	str	r0, [r7, #12]

        if (prev_state != state)
 8002488:	68fa      	ldr	r2, [r7, #12]
 800248a:	69bb      	ldr	r3, [r7, #24]
 800248c:	429a      	cmp	r2, r3
 800248e:	d003      	beq.n	8002498 <EE_Recovery+0x6a>
        {
          /* Check if state is reliable by checking state of previous page */
          if (prev_state != EE_STATE_VALID)
 8002490:	68fb      	ldr	r3, [r7, #12]
 8002492:	2b03      	cmp	r3, #3
 8002494:	d00c      	beq.n	80024b0 <EE_Recovery+0x82>
          {
            continue;
 8002496:	e08e      	b.n	80025b6 <EE_Recovery+0x188>
          }
        }
        else
        {
          /* If page and previous page are the same, mark previous as VALID */
          if (EE_SetState(pv, page - 1, EE_STATE_VALID) != EE_OK)
 8002498:	69fb      	ldr	r3, [r7, #28]
 800249a:	3b01      	subs	r3, #1
 800249c:	2203      	movs	r2, #3
 800249e:	4619      	mov	r1, r3
 80024a0:	6878      	ldr	r0, [r7, #4]
 80024a2:	f000 fa26 	bl	80028f2 <EE_SetState>
 80024a6:	4603      	mov	r3, r0
 80024a8:	2b00      	cmp	r3, #0
 80024aa:	d001      	beq.n	80024b0 <EE_Recovery+0x82>
          {
            return EE_WRITE_ERROR;
 80024ac:	2304      	movs	r3, #4
 80024ae:	e094      	b.n	80025da <EE_Recovery+0x1ac>
          }
        }
      }

      /* Update write page */
      pv->current_write_page = page;
 80024b0:	69fb      	ldr	r3, [r7, #28]
 80024b2:	b2da      	uxtb	r2, r3
 80024b4:	687b      	ldr	r3, [r7, #4]
 80024b6:	715a      	strb	r2, [r3, #5]

      /* Count elements already in ACTIVE or RECEIVE page */
      flash_addr = EE_FLASH_ADDR(pv, page) + EE_HEADER_SIZE;
 80024b8:	687b      	ldr	r3, [r7, #4]
 80024ba:	681a      	ldr	r2, [r3, #0]
 80024bc:	69fb      	ldr	r3, [r7, #28]
 80024be:	02db      	lsls	r3, r3, #11
 80024c0:	4413      	add	r3, r2
 80024c2:	3320      	adds	r3, #32
 80024c4:	617b      	str	r3, [r7, #20]
      for (i = 0; i < EE_NB_MAX_ELT; i++)
 80024c6:	2300      	movs	r3, #0
 80024c8:	613b      	str	r3, [r7, #16]
 80024ca:	e01a      	b.n	8002502 <EE_Recovery+0xd4>
      {
        /* Check if current element is valid */
        if (*EE_PTR(flash_addr) == EE_ERASED)
 80024cc:	697b      	ldr	r3, [r7, #20]
 80024ce:	e9d3 3400 	ldrd	r3, r4, [r3]
 80024d2:	f1b4 3fff 	cmp.w	r4, #4294967295
 80024d6:	bf08      	it	eq
 80024d8:	f1b3 3fff 	cmpeq.w	r3, #4294967295
 80024dc:	d015      	beq.n	800250a <EE_Recovery+0xdc>
        {
          break;
        }

        /* Update global variables accordingly */
        pv->nb_written_elements++;
 80024de:	687b      	ldr	r3, [r7, #4]
 80024e0:	88db      	ldrh	r3, [r3, #6]
 80024e2:	3301      	adds	r3, #1
 80024e4:	b29a      	uxth	r2, r3
 80024e6:	687b      	ldr	r3, [r7, #4]
 80024e8:	80da      	strh	r2, [r3, #6]
        pv->next_write_offset += HW_FLASH_WIDTH;
 80024ea:	687b      	ldr	r3, [r7, #4]
 80024ec:	891b      	ldrh	r3, [r3, #8]
 80024ee:	3308      	adds	r3, #8
 80024f0:	b29a      	uxth	r2, r3
 80024f2:	687b      	ldr	r3, [r7, #4]
 80024f4:	811a      	strh	r2, [r3, #8]

        /* Next element address */
        flash_addr += HW_FLASH_WIDTH;
 80024f6:	697b      	ldr	r3, [r7, #20]
 80024f8:	3308      	adds	r3, #8
 80024fa:	617b      	str	r3, [r7, #20]
      for (i = 0; i < EE_NB_MAX_ELT; i++)
 80024fc:	693b      	ldr	r3, [r7, #16]
 80024fe:	3301      	adds	r3, #1
 8002500:	613b      	str	r3, [r7, #16]
 8002502:	693b      	ldr	r3, [r7, #16]
 8002504:	2bfb      	cmp	r3, #251	; 0xfb
 8002506:	d9e1      	bls.n	80024cc <EE_Recovery+0x9e>
 8002508:	e00a      	b.n	8002520 <EE_Recovery+0xf2>
          break;
 800250a:	bf00      	nop
      }

      /* Count elements already transferred in previous pool pages */
      while (!((page == 0) || (page == pv->nb_pages)))
 800250c:	e008      	b.n	8002520 <EE_Recovery+0xf2>
      {
        /* Update number of elements written in pool */
        pv->nb_written_elements += EE_NB_MAX_ELT;
 800250e:	687b      	ldr	r3, [r7, #4]
 8002510:	88db      	ldrh	r3, [r3, #6]
 8002512:	33fc      	adds	r3, #252	; 0xfc
 8002514:	b29a      	uxth	r2, r3
 8002516:	687b      	ldr	r3, [r7, #4]
 8002518:	80da      	strh	r2, [r3, #6]

        page--;
 800251a:	69fb      	ldr	r3, [r7, #28]
 800251c:	3b01      	subs	r3, #1
 800251e:	61fb      	str	r3, [r7, #28]
      while (!((page == 0) || (page == pv->nb_pages)))
 8002520:	69fb      	ldr	r3, [r7, #28]
 8002522:	2b00      	cmp	r3, #0
 8002524:	d005      	beq.n	8002532 <EE_Recovery+0x104>
 8002526:	687b      	ldr	r3, [r7, #4]
 8002528:	791b      	ldrb	r3, [r3, #4]
 800252a:	461a      	mov	r2, r3
 800252c:	69fb      	ldr	r3, [r7, #28]
 800252e:	4293      	cmp	r3, r2
 8002530:	d1ed      	bne.n	800250e <EE_Recovery+0xe0>
      }

      /* If we have found a RECEIVE page, it means that pool transfer
         has been interrupted by reset */
      if (state == EE_STATE_RECEIVE)
 8002532:	69bb      	ldr	r3, [r7, #24]
 8002534:	2b01      	cmp	r3, #1
 8002536:	d10a      	bne.n	800254e <EE_Recovery+0x120>
      {
        /* Resume pool transfer */
        if (EE_Transfer(pv, EE_TAG, page) != EE_OK)
 8002538:	69fa      	ldr	r2, [r7, #28]
 800253a:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800253e:	6878      	ldr	r0, [r7, #4]
 8002540:	f000 f84f 	bl	80025e2 <EE_Transfer>
 8002544:	4603      	mov	r3, r0
 8002546:	2b00      	cmp	r3, #0
 8002548:	d001      	beq.n	800254e <EE_Recovery+0x120>
        {
          return EE_WRITE_ERROR;
 800254a:	2304      	movs	r3, #4
 800254c:	e045      	b.n	80025da <EE_Recovery+0x1ac>
      }

      /* RECEIVE/ACTIVE page found, check if some erasing is needed */

      /* Get first page of unused pool */
      first_page = EE_NEXT_POOL(pv);
 800254e:	687b      	ldr	r3, [r7, #4]
 8002550:	795a      	ldrb	r2, [r3, #5]
 8002552:	687b      	ldr	r3, [r7, #4]
 8002554:	791b      	ldrb	r3, [r3, #4]
 8002556:	429a      	cmp	r2, r3
 8002558:	d202      	bcs.n	8002560 <EE_Recovery+0x132>
 800255a:	687b      	ldr	r3, [r7, #4]
 800255c:	791b      	ldrb	r3, [r3, #4]
 800255e:	e000      	b.n	8002562 <EE_Recovery+0x134>
 8002560:	2300      	movs	r3, #0
 8002562:	60bb      	str	r3, [r7, #8]

      /* Erase all the pages not already erased in the pool */
      for (page = first_page; page < first_page + pv->nb_pages; page++)
 8002564:	68bb      	ldr	r3, [r7, #8]
 8002566:	61fb      	str	r3, [r7, #28]
 8002568:	e01a      	b.n	80025a0 <EE_Recovery+0x172>
      {
        if (EE_GetState(pv, page) != EE_STATE_ERASED)
 800256a:	69f9      	ldr	r1, [r7, #28]
 800256c:	6878      	ldr	r0, [r7, #4]
 800256e:	f000 f9e3 	bl	8002938 <EE_GetState>
 8002572:	4603      	mov	r3, r0
 8002574:	2b00      	cmp	r3, #0
 8002576:	d010      	beq.n	800259a <EE_Recovery+0x16c>
        {
          if (HW_FLASH_Erase(EE_FLASH_PAGE(pv, page), 1, 0) != 0)
 8002578:	687b      	ldr	r3, [r7, #4]
 800257a:	681b      	ldr	r3, [r3, #0]
 800257c:	f103 4378 	add.w	r3, r3, #4160749568	; 0xf8000000
 8002580:	0ada      	lsrs	r2, r3, #11
 8002582:	69fb      	ldr	r3, [r7, #28]
 8002584:	4413      	add	r3, r2
 8002586:	2200      	movs	r2, #0
 8002588:	2101      	movs	r1, #1
 800258a:	4618      	mov	r0, r3
 800258c:	f001 fc38 	bl	8003e00 <HW_FLASH_Erase>
 8002590:	4603      	mov	r3, r0
 8002592:	2b00      	cmp	r3, #0
 8002594:	d001      	beq.n	800259a <EE_Recovery+0x16c>
          {
            return EE_ERASE_ERROR;
 8002596:	2303      	movs	r3, #3
 8002598:	e01f      	b.n	80025da <EE_Recovery+0x1ac>
      for (page = first_page; page < first_page + pv->nb_pages; page++)
 800259a:	69fb      	ldr	r3, [r7, #28]
 800259c:	3301      	adds	r3, #1
 800259e:	61fb      	str	r3, [r7, #28]
 80025a0:	687b      	ldr	r3, [r7, #4]
 80025a2:	791b      	ldrb	r3, [r3, #4]
 80025a4:	461a      	mov	r2, r3
 80025a6:	68bb      	ldr	r3, [r7, #8]
 80025a8:	4413      	add	r3, r2
 80025aa:	69fa      	ldr	r2, [r7, #28]
 80025ac:	429a      	cmp	r2, r3
 80025ae:	d3dc      	bcc.n	800256a <EE_Recovery+0x13c>
          }
        }
      }

      return EE_OK;
 80025b0:	2300      	movs	r3, #0
 80025b2:	e012      	b.n	80025da <EE_Recovery+0x1ac>
        continue;
 80025b4:	bf00      	nop
    for (page = 0; page < 2UL * pv->nb_pages; page++)
 80025b6:	69fb      	ldr	r3, [r7, #28]
 80025b8:	3301      	adds	r3, #1
 80025ba:	61fb      	str	r3, [r7, #28]
 80025bc:	687b      	ldr	r3, [r7, #4]
 80025be:	791b      	ldrb	r3, [r3, #4]
 80025c0:	005b      	lsls	r3, r3, #1
 80025c2:	69fa      	ldr	r2, [r7, #28]
 80025c4:	429a      	cmp	r2, r3
 80025c6:	f4ff af3c 	bcc.w	8002442 <EE_Recovery+0x14>
  for (state = EE_STATE_RECEIVE; state <= EE_STATE_ACTIVE; state++)
 80025ca:	69bb      	ldr	r3, [r7, #24]
 80025cc:	3301      	adds	r3, #1
 80025ce:	61bb      	str	r3, [r7, #24]
 80025d0:	69bb      	ldr	r3, [r7, #24]
 80025d2:	2b02      	cmp	r3, #2
 80025d4:	f67f af32 	bls.w	800243c <EE_Recovery+0xe>
    }
  }

  /* No true RECEIVE or ACTIVE page has been found */
  return EE_STATE_ERROR;
 80025d8:	2305      	movs	r3, #5
  /* USER CODE BEGIN EE_Recovery_2 */

  /* USER CODE END EE_Recovery_2 */
}
 80025da:	4618      	mov	r0, r3
 80025dc:	3724      	adds	r7, #36	; 0x24
 80025de:	46bd      	mov	sp, r7
 80025e0:	bd90      	pop	{r4, r7, pc}

080025e2 <EE_Transfer>:

static int32_t EE_Transfer(EE_var_t *pv, uint16_t addr, uint32_t page)
{
 80025e2:	b580      	push	{r7, lr}
 80025e4:	b088      	sub	sp, #32
 80025e6:	af00      	add	r7, sp, #0
 80025e8:	60f8      	str	r0, [r7, #12]
 80025ea:	460b      	mov	r3, r1
 80025ec:	607a      	str	r2, [r7, #4]
 80025ee:	817b      	strh	r3, [r7, #10]
     or ACTIVE, except in case of recovery, where some pages may be already
     in ERASING state.
     However, in case of recovery, we do not not need to set ERASING,
     as initialization phase erases the unactive pool. */
  last_page =
    (page < pv->nb_pages) ? (2 * pv->nb_pages - 1) : (pv->nb_pages - 1);
 80025f0:	68fb      	ldr	r3, [r7, #12]
 80025f2:	791b      	ldrb	r3, [r3, #4]
 80025f4:	461a      	mov	r2, r3
 80025f6:	687b      	ldr	r3, [r7, #4]
 80025f8:	4293      	cmp	r3, r2
 80025fa:	d204      	bcs.n	8002606 <EE_Transfer+0x24>
 80025fc:	68fb      	ldr	r3, [r7, #12]
 80025fe:	791b      	ldrb	r3, [r3, #4]
 8002600:	005b      	lsls	r3, r3, #1
 8002602:	3b01      	subs	r3, #1
 8002604:	e002      	b.n	800260c <EE_Transfer+0x2a>
 8002606:	68fb      	ldr	r3, [r7, #12]
 8002608:	791b      	ldrb	r3, [r3, #4]
 800260a:	3b01      	subs	r3, #1
  last_page =
 800260c:	61bb      	str	r3, [r7, #24]

  if (addr != EE_TAG)
 800260e:	897b      	ldrh	r3, [r7, #10]
 8002610:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8002614:	d023      	beq.n	800265e <EE_Transfer+0x7c>
  {
    /* Loop on all old pool pages in descending order */
    page = last_page;
 8002616:	69bb      	ldr	r3, [r7, #24]
 8002618:	607b      	str	r3, [r7, #4]
    while (1)
    {
      state = EE_GetState(pv, page);
 800261a:	6879      	ldr	r1, [r7, #4]
 800261c:	68f8      	ldr	r0, [r7, #12]
 800261e:	f000 f98b 	bl	8002938 <EE_GetState>
 8002622:	6178      	str	r0, [r7, #20]

      if ((state == EE_STATE_ACTIVE) || (state == EE_STATE_VALID))
 8002624:	697b      	ldr	r3, [r7, #20]
 8002626:	2b02      	cmp	r3, #2
 8002628:	d002      	beq.n	8002630 <EE_Transfer+0x4e>
 800262a:	697b      	ldr	r3, [r7, #20]
 800262c:	2b03      	cmp	r3, #3
 800262e:	d109      	bne.n	8002644 <EE_Transfer+0x62>
      {
        /* Set page state to ERASING */
        if (EE_SetState(pv, page, EE_STATE_ERASING) != EE_OK)
 8002630:	2204      	movs	r2, #4
 8002632:	6879      	ldr	r1, [r7, #4]
 8002634:	68f8      	ldr	r0, [r7, #12]
 8002636:	f000 f95c 	bl	80028f2 <EE_SetState>
 800263a:	4603      	mov	r3, r0
 800263c:	2b00      	cmp	r3, #0
 800263e:	d001      	beq.n	8002644 <EE_Transfer+0x62>
        {
          return EE_WRITE_ERROR;
 8002640:	2304      	movs	r3, #4
 8002642:	e050      	b.n	80026e6 <EE_Transfer+0x104>
      }

      DBG_EE(EE_6);

      /* Check if start of pool is reached */
      if ((page == 0) || (page == pv->nb_pages))
 8002644:	687b      	ldr	r3, [r7, #4]
 8002646:	2b00      	cmp	r3, #0
 8002648:	d009      	beq.n	800265e <EE_Transfer+0x7c>
 800264a:	68fb      	ldr	r3, [r7, #12]
 800264c:	791b      	ldrb	r3, [r3, #4]
 800264e:	461a      	mov	r2, r3
 8002650:	687b      	ldr	r3, [r7, #4]
 8002652:	4293      	cmp	r3, r2
 8002654:	d003      	beq.n	800265e <EE_Transfer+0x7c>
      {
        break;
      }

      page--;
 8002656:	687b      	ldr	r3, [r7, #4]
 8002658:	3b01      	subs	r3, #1
 800265a:	607b      	str	r3, [r7, #4]
      state = EE_GetState(pv, page);
 800265c:	e7dd      	b.n	800261a <EE_Transfer+0x38>
    }
  }

  /* Now, we can copy variables from one pool to the other */

  for (var = 0; var < EE_NB_MAX_ELT * pv->nb_pages; var++)
 800265e:	2300      	movs	r3, #0
 8002660:	61fb      	str	r3, [r7, #28]
 8002662:	e02d      	b.n	80026c0 <EE_Transfer+0xde>
  {
    /* Check each variable except the one passed as parameter
       (and except the ones already transferred in case of recovery) */
    if ((var != addr) &&
 8002664:	897b      	ldrh	r3, [r7, #10]
 8002666:	69fa      	ldr	r2, [r7, #28]
 8002668:	429a      	cmp	r2, r3
 800266a:	d026      	beq.n	80026ba <EE_Transfer+0xd8>
 800266c:	897b      	ldrh	r3, [r7, #10]
 800266e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8002672:	d10b      	bne.n	800268c <EE_Transfer+0xaa>
        ((addr != EE_TAG) ||
         (EE_ReadEl(pv, var, &data, pv->current_write_page) != EE_OK)))
 8002674:	69fb      	ldr	r3, [r7, #28]
 8002676:	b299      	uxth	r1, r3
 8002678:	68fb      	ldr	r3, [r7, #12]
 800267a:	795b      	ldrb	r3, [r3, #5]
 800267c:	f107 0210 	add.w	r2, r7, #16
 8002680:	68f8      	ldr	r0, [r7, #12]
 8002682:	f000 f8c7 	bl	8002814 <EE_ReadEl>
 8002686:	4603      	mov	r3, r0
        ((addr != EE_TAG) ||
 8002688:	2b00      	cmp	r3, #0
 800268a:	d016      	beq.n	80026ba <EE_Transfer+0xd8>
    {
      /* Read the last variable update */
      if (EE_ReadEl(pv, var, &data, last_page) == EE_OK)
 800268c:	69fb      	ldr	r3, [r7, #28]
 800268e:	b299      	uxth	r1, r3
 8002690:	f107 0210 	add.w	r2, r7, #16
 8002694:	69bb      	ldr	r3, [r7, #24]
 8002696:	68f8      	ldr	r0, [r7, #12]
 8002698:	f000 f8bc 	bl	8002814 <EE_ReadEl>
 800269c:	4603      	mov	r3, r0
 800269e:	2b00      	cmp	r3, #0
 80026a0:	d10b      	bne.n	80026ba <EE_Transfer+0xd8>
      {
        DBG_EE(EE_7);

        /* In case variable corresponding to the virtual address was found,
           copy the variable to the new active page */
        if (EE_WriteEl(pv, var, data) != EE_OK)
 80026a2:	69fb      	ldr	r3, [r7, #28]
 80026a4:	b29b      	uxth	r3, r3
 80026a6:	693a      	ldr	r2, [r7, #16]
 80026a8:	4619      	mov	r1, r3
 80026aa:	68f8      	ldr	r0, [r7, #12]
 80026ac:	f000 f820 	bl	80026f0 <EE_WriteEl>
 80026b0:	4603      	mov	r3, r0
 80026b2:	2b00      	cmp	r3, #0
 80026b4:	d001      	beq.n	80026ba <EE_Transfer+0xd8>
        {
          return EE_WRITE_ERROR;
 80026b6:	2304      	movs	r3, #4
 80026b8:	e015      	b.n	80026e6 <EE_Transfer+0x104>
  for (var = 0; var < EE_NB_MAX_ELT * pv->nb_pages; var++)
 80026ba:	69fb      	ldr	r3, [r7, #28]
 80026bc:	3301      	adds	r3, #1
 80026be:	61fb      	str	r3, [r7, #28]
 80026c0:	68fb      	ldr	r3, [r7, #12]
 80026c2:	791b      	ldrb	r3, [r3, #4]
 80026c4:	461a      	mov	r2, r3
 80026c6:	4613      	mov	r3, r2
 80026c8:	019b      	lsls	r3, r3, #6
 80026ca:	1a9b      	subs	r3, r3, r2
 80026cc:	009b      	lsls	r3, r3, #2
 80026ce:	461a      	mov	r2, r3
 80026d0:	69fb      	ldr	r3, [r7, #28]
 80026d2:	4293      	cmp	r3, r2
 80026d4:	d3c6      	bcc.n	8002664 <EE_Transfer+0x82>
      }
    }
  }

  /* Transfer is now done, mark the receive state page as active */
  return EE_SetState(pv, pv->current_write_page, EE_STATE_ACTIVE);
 80026d6:	68fb      	ldr	r3, [r7, #12]
 80026d8:	795b      	ldrb	r3, [r3, #5]
 80026da:	2202      	movs	r2, #2
 80026dc:	4619      	mov	r1, r3
 80026de:	68f8      	ldr	r0, [r7, #12]
 80026e0:	f000 f907 	bl	80028f2 <EE_SetState>
 80026e4:	4603      	mov	r3, r0
  /* USER CODE BEGIN EE_Transfer_2 */

  /* USER CODE END EE_Transfer_2 */
}
 80026e6:	4618      	mov	r0, r3
 80026e8:	3720      	adds	r7, #32
 80026ea:	46bd      	mov	sp, r7
 80026ec:	bd80      	pop	{r7, pc}
	...

080026f0 <EE_WriteEl>:

static int32_t EE_WriteEl(EE_var_t *pv, uint16_t addr, uint32_t data)
{
 80026f0:	e92d 4890 	stmdb	sp!, {r4, r7, fp, lr}
 80026f4:	b088      	sub	sp, #32
 80026f6:	af00      	add	r7, sp, #0
 80026f8:	60f8      	str	r0, [r7, #12]
 80026fa:	460b      	mov	r3, r1
 80026fc:	607a      	str	r2, [r7, #4]
 80026fe:	817b      	strh	r3, [r7, #10]

  /* It is assumed here that the current pool is not full
     and that free pages in this pool are in ERASED state */

  /* Check if active page is full */
  if (pv->next_write_offset >= HW_FLASH_PAGE_SIZE)
 8002700:	68fb      	ldr	r3, [r7, #12]
 8002702:	891b      	ldrh	r3, [r3, #8]
 8002704:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8002708:	d326      	bcc.n	8002758 <EE_WriteEl+0x68>
  {
    /* Get current active page */
    page = pv->current_write_page;
 800270a:	68fb      	ldr	r3, [r7, #12]
 800270c:	795b      	ldrb	r3, [r3, #5]
 800270e:	617b      	str	r3, [r7, #20]

    /* Set new page as was previous one (active or receive) */
    if (EE_SetState(pv, page + 1, EE_GetState(pv, page)) != EE_OK)
 8002710:	697b      	ldr	r3, [r7, #20]
 8002712:	1c5c      	adds	r4, r3, #1
 8002714:	6979      	ldr	r1, [r7, #20]
 8002716:	68f8      	ldr	r0, [r7, #12]
 8002718:	f000 f90e 	bl	8002938 <EE_GetState>
 800271c:	4603      	mov	r3, r0
 800271e:	461a      	mov	r2, r3
 8002720:	4621      	mov	r1, r4
 8002722:	68f8      	ldr	r0, [r7, #12]
 8002724:	f000 f8e5 	bl	80028f2 <EE_SetState>
 8002728:	4603      	mov	r3, r0
 800272a:	2b00      	cmp	r3, #0
 800272c:	d001      	beq.n	8002732 <EE_WriteEl+0x42>
    {
      return EE_WRITE_ERROR;
 800272e:	2304      	movs	r3, #4
 8002730:	e069      	b.n	8002806 <EE_WriteEl+0x116>
    }

    DBG_EE(EE_8);

    /* Set current page in valid state */
    if (EE_SetState(pv, page, EE_STATE_VALID) != EE_OK)
 8002732:	2203      	movs	r2, #3
 8002734:	6979      	ldr	r1, [r7, #20]
 8002736:	68f8      	ldr	r0, [r7, #12]
 8002738:	f000 f8db 	bl	80028f2 <EE_SetState>
 800273c:	4603      	mov	r3, r0
 800273e:	2b00      	cmp	r3, #0
 8002740:	d001      	beq.n	8002746 <EE_WriteEl+0x56>
    {
      return EE_WRITE_ERROR;
 8002742:	2304      	movs	r3, #4
 8002744:	e05f      	b.n	8002806 <EE_WriteEl+0x116>
    }

    /* Update global variables to use next page */
    pv->current_write_page = page + 1;
 8002746:	697b      	ldr	r3, [r7, #20]
 8002748:	b2db      	uxtb	r3, r3
 800274a:	3301      	adds	r3, #1
 800274c:	b2da      	uxtb	r2, r3
 800274e:	68fb      	ldr	r3, [r7, #12]
 8002750:	715a      	strb	r2, [r3, #5]
    pv->next_write_offset = EE_HEADER_SIZE;
 8002752:	68fb      	ldr	r3, [r7, #12]
 8002754:	2220      	movs	r2, #32
 8002756:	811a      	strh	r2, [r3, #8]
  }

  /* Build element to be written in flash */
  if (addr == EE_TAG)
 8002758:	897b      	ldrh	r3, [r7, #10]
 800275a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800275e:	d106      	bne.n	800276e <EE_WriteEl+0x7e>
  {
    el = 0ULL;
 8002760:	f04f 0300 	mov.w	r3, #0
 8002764:	f04f 0400 	mov.w	r4, #0
 8002768:	e9c7 3406 	strd	r3, r4, [r7, #24]
 800276c:	e02a      	b.n	80027c4 <EE_WriteEl+0xd4>
  }
  else
  {
    /* Build element from virtual addr and data, plus CRC */
    el = ((((uint64_t)data) << 32) | ((EE_TAG | (addr & 0x3FFFUL)) << 16));
 800276e:	687b      	ldr	r3, [r7, #4]
 8002770:	4619      	mov	r1, r3
 8002772:	f04f 0200 	mov.w	r2, #0
 8002776:	f04f 0b00 	mov.w	fp, #0
 800277a:	f04f 0c00 	mov.w	ip, #0
 800277e:	468c      	mov	ip, r1
 8002780:	f04f 0b00 	mov.w	fp, #0
 8002784:	897a      	ldrh	r2, [r7, #10]
 8002786:	0411      	lsls	r1, r2, #16
 8002788:	4a21      	ldr	r2, [pc, #132]	; (8002810 <EE_WriteEl+0x120>)
 800278a:	400a      	ands	r2, r1
 800278c:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 8002790:	4611      	mov	r1, r2
 8002792:	f04f 0200 	mov.w	r2, #0
 8002796:	ea4b 0301 	orr.w	r3, fp, r1
 800279a:	ea4c 0402 	orr.w	r4, ip, r2
 800279e:	e9c7 3406 	strd	r3, r4, [r7, #24]
    el |= EE_Crc(el);
 80027a2:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 80027a6:	f000 f8f0 	bl	800298a <EE_Crc>
 80027aa:	4603      	mov	r3, r0
 80027ac:	fa1f fb83 	uxth.w	fp, r3
 80027b0:	f04f 0c00 	mov.w	ip, #0
 80027b4:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 80027b8:	ea4b 0301 	orr.w	r3, fp, r1
 80027bc:	ea4c 0402 	orr.w	r4, ip, r2
 80027c0:	e9c7 3406 	strd	r3, r4, [r7, #24]
  }

  /* Compute write address */
  flash_addr =
    EE_FLASH_ADDR(pv, pv->current_write_page) + pv->next_write_offset;
 80027c4:	68fb      	ldr	r3, [r7, #12]
 80027c6:	681a      	ldr	r2, [r3, #0]
 80027c8:	68fb      	ldr	r3, [r7, #12]
 80027ca:	795b      	ldrb	r3, [r3, #5]
 80027cc:	02db      	lsls	r3, r3, #11
 80027ce:	4413      	add	r3, r2
 80027d0:	68fa      	ldr	r2, [r7, #12]
 80027d2:	8912      	ldrh	r2, [r2, #8]
  flash_addr =
 80027d4:	4413      	add	r3, r2
 80027d6:	613b      	str	r3, [r7, #16]

  /* Write element in flash */
  if (HW_FLASH_Write(flash_addr, el) != 0)
 80027d8:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80027dc:	6938      	ldr	r0, [r7, #16]
 80027de:	f001 fadf 	bl	8003da0 <HW_FLASH_Write>
 80027e2:	4603      	mov	r3, r0
 80027e4:	2b00      	cmp	r3, #0
 80027e6:	d001      	beq.n	80027ec <EE_WriteEl+0xfc>
  {
    return EE_WRITE_ERROR;
 80027e8:	2304      	movs	r3, #4
 80027ea:	e00c      	b.n	8002806 <EE_WriteEl+0x116>
  }

  /* Increment global variables relative to write operation done */
  pv->next_write_offset += HW_FLASH_WIDTH;
 80027ec:	68fb      	ldr	r3, [r7, #12]
 80027ee:	891b      	ldrh	r3, [r3, #8]
 80027f0:	3308      	adds	r3, #8
 80027f2:	b29a      	uxth	r2, r3
 80027f4:	68fb      	ldr	r3, [r7, #12]
 80027f6:	811a      	strh	r2, [r3, #8]
  pv->nb_written_elements++;
 80027f8:	68fb      	ldr	r3, [r7, #12]
 80027fa:	88db      	ldrh	r3, [r3, #6]
 80027fc:	3301      	adds	r3, #1
 80027fe:	b29a      	uxth	r2, r3
 8002800:	68fb      	ldr	r3, [r7, #12]
 8002802:	80da      	strh	r2, [r3, #6]

  return EE_OK;
 8002804:	2300      	movs	r3, #0
  /* USER CODE BEGIN EE_WriteEl_2 */

  /* USER CODE END EE_WriteEl_2 */
}
 8002806:	4618      	mov	r0, r3
 8002808:	3720      	adds	r7, #32
 800280a:	46bd      	mov	sp, r7
 800280c:	e8bd 8890 	ldmia.w	sp!, {r4, r7, fp, pc}
 8002810:	3fff0000 	.word	0x3fff0000

08002814 <EE_ReadEl>:

static int32_t EE_ReadEl(const EE_var_t *pv,
                         uint16_t addr, uint32_t *data, uint32_t page)
{
 8002814:	e92d 4890 	stmdb	sp!, {r4, r7, fp, lr}
 8002818:	b088      	sub	sp, #32
 800281a:	af00      	add	r7, sp, #0
 800281c:	60f8      	str	r0, [r7, #12]
 800281e:	607a      	str	r2, [r7, #4]
 8002820:	603b      	str	r3, [r7, #0]
 8002822:	460b      	mov	r3, r1
 8002824:	817b      	strh	r3, [r7, #10]

  /* Search variable in the pool (in decreasing page order from "page") */
  while (1)
  {
    /* Check each page address starting from end */
    flash_addr = EE_FLASH_ADDR(pv, page);
 8002826:	68fb      	ldr	r3, [r7, #12]
 8002828:	681a      	ldr	r2, [r3, #0]
 800282a:	683b      	ldr	r3, [r7, #0]
 800282c:	02db      	lsls	r3, r3, #11
 800282e:	4413      	add	r3, r2
 8002830:	61bb      	str	r3, [r7, #24]
    for (offset = HW_FLASH_PAGE_SIZE - HW_FLASH_WIDTH;
 8002832:	f44f 63ff 	mov.w	r3, #2040	; 0x7f8
 8002836:	61fb      	str	r3, [r7, #28]
 8002838:	e044      	b.n	80028c4 <EE_ReadEl+0xb0>
         offset >= EE_HEADER_SIZE; offset -= HW_FLASH_WIDTH)
    {
      /* Read one element from flash */
      el = *EE_PTR(flash_addr + offset);
 800283a:	69ba      	ldr	r2, [r7, #24]
 800283c:	69fb      	ldr	r3, [r7, #28]
 800283e:	4413      	add	r3, r2
 8002840:	e9d3 3400 	ldrd	r3, r4, [r3]
 8002844:	e9c7 3404 	strd	r3, r4, [r7, #16]

      /* Compare the read address with the input address and check CRC:
         in case of failed CRC, data is corrupted and has to be skipped */
      if ((el != EE_ERASED) && (el != 0ULL) &&
 8002848:	e9d7 3404 	ldrd	r3, r4, [r7, #16]
 800284c:	f1b4 3fff 	cmp.w	r4, #4294967295
 8002850:	bf08      	it	eq
 8002852:	f1b3 3fff 	cmpeq.w	r3, #4294967295
 8002856:	d032      	beq.n	80028be <EE_ReadEl+0xaa>
 8002858:	e9d7 3404 	ldrd	r3, r4, [r7, #16]
 800285c:	4323      	orrs	r3, r4
 800285e:	d02e      	beq.n	80028be <EE_ReadEl+0xaa>
          (((el & 0x3FFFFFFFUL) >> 16) == addr) &&
 8002860:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 8002864:	f04f 0300 	mov.w	r3, #0
 8002868:	f04f 0400 	mov.w	r4, #0
 800286c:	0c0b      	lsrs	r3, r1, #16
 800286e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8002872:	0c14      	lsrs	r4, r2, #16
 8002874:	f643 71ff 	movw	r1, #16383	; 0x3fff
 8002878:	f04f 0200 	mov.w	r2, #0
 800287c:	ea01 0b03 	and.w	fp, r1, r3
 8002880:	ea02 0c04 	and.w	ip, r2, r4
 8002884:	897b      	ldrh	r3, [r7, #10]
 8002886:	f04f 0400 	mov.w	r4, #0
      if ((el != EE_ERASED) && (el != 0ULL) &&
 800288a:	45a4      	cmp	ip, r4
 800288c:	bf08      	it	eq
 800288e:	459b      	cmpeq	fp, r3
 8002890:	d115      	bne.n	80028be <EE_ReadEl+0xaa>
          (EE_Crc(el) == (uint16_t)el))
 8002892:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8002896:	f000 f878 	bl	800298a <EE_Crc>
 800289a:	4603      	mov	r3, r0
 800289c:	461a      	mov	r2, r3
 800289e:	8a3b      	ldrh	r3, [r7, #16]
          (((el & 0x3FFFFFFFUL) >> 16) == addr) &&
 80028a0:	429a      	cmp	r2, r3
 80028a2:	d10c      	bne.n	80028be <EE_ReadEl+0xaa>
      {
        /* Get variable data */
        *data = (uint32_t)(el >> 32);
 80028a4:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 80028a8:	f04f 0300 	mov.w	r3, #0
 80028ac:	f04f 0400 	mov.w	r4, #0
 80028b0:	0013      	movs	r3, r2
 80028b2:	2400      	movs	r4, #0
 80028b4:	461a      	mov	r2, r3
 80028b6:	687b      	ldr	r3, [r7, #4]
 80028b8:	601a      	str	r2, [r3, #0]

        /* Variable is found */
        return EE_OK;
 80028ba:	2300      	movs	r3, #0
 80028bc:	e014      	b.n	80028e8 <EE_ReadEl+0xd4>
         offset >= EE_HEADER_SIZE; offset -= HW_FLASH_WIDTH)
 80028be:	69fb      	ldr	r3, [r7, #28]
 80028c0:	3b08      	subs	r3, #8
 80028c2:	61fb      	str	r3, [r7, #28]
    for (offset = HW_FLASH_PAGE_SIZE - HW_FLASH_WIDTH;
 80028c4:	69fb      	ldr	r3, [r7, #28]
 80028c6:	2b1f      	cmp	r3, #31
 80028c8:	d8b7      	bhi.n	800283a <EE_ReadEl+0x26>
      }
    }

    /* Check if start of pool is reached */
    if ((page == 0) || (page == pv->nb_pages))
 80028ca:	683b      	ldr	r3, [r7, #0]
 80028cc:	2b00      	cmp	r3, #0
 80028ce:	d005      	beq.n	80028dc <EE_ReadEl+0xc8>
 80028d0:	68fb      	ldr	r3, [r7, #12]
 80028d2:	791b      	ldrb	r3, [r3, #4]
 80028d4:	461a      	mov	r2, r3
 80028d6:	683b      	ldr	r3, [r7, #0]
 80028d8:	4293      	cmp	r3, r2
 80028da:	d101      	bne.n	80028e0 <EE_ReadEl+0xcc>
    {
      /* Variable is not found */
      return EE_NOT_FOUND;
 80028dc:	2301      	movs	r3, #1
 80028de:	e003      	b.n	80028e8 <EE_ReadEl+0xd4>
    }

    page--;
 80028e0:	683b      	ldr	r3, [r7, #0]
 80028e2:	3b01      	subs	r3, #1
 80028e4:	603b      	str	r3, [r7, #0]
    flash_addr = EE_FLASH_ADDR(pv, page);
 80028e6:	e79e      	b.n	8002826 <EE_ReadEl+0x12>
  }
  /* USER CODE BEGIN EE_ReadEl_2 */

  /* USER CODE END EE_ReadEl_2 */
}
 80028e8:	4618      	mov	r0, r3
 80028ea:	3720      	adds	r7, #32
 80028ec:	46bd      	mov	sp, r7
 80028ee:	e8bd 8890 	ldmia.w	sp!, {r4, r7, fp, pc}

080028f2 <EE_SetState>:

static int32_t EE_SetState(const EE_var_t *pv, uint32_t page, uint32_t state)
{
 80028f2:	b580      	push	{r7, lr}
 80028f4:	b086      	sub	sp, #24
 80028f6:	af00      	add	r7, sp, #0
 80028f8:	60f8      	str	r0, [r7, #12]
 80028fa:	60b9      	str	r1, [r7, #8]
 80028fc:	607a      	str	r2, [r7, #4]
  /* USER CODE BEGIN EE_SetState_1 */

  /* USER CODE END EE_SetState_1 */
  uint32_t flash_addr;

  flash_addr = EE_FLASH_ADDR(pv, page) + ((state - 1) * HW_FLASH_WIDTH);
 80028fe:	68fb      	ldr	r3, [r7, #12]
 8002900:	681a      	ldr	r2, [r3, #0]
 8002902:	68bb      	ldr	r3, [r7, #8]
 8002904:	0219      	lsls	r1, r3, #8
 8002906:	687b      	ldr	r3, [r7, #4]
 8002908:	440b      	add	r3, r1
 800290a:	f103 5300 	add.w	r3, r3, #536870912	; 0x20000000
 800290e:	3b01      	subs	r3, #1
 8002910:	00db      	lsls	r3, r3, #3
 8002912:	4413      	add	r3, r2
 8002914:	617b      	str	r3, [r7, #20]

  DBG_EE(EE_0);

  /* Set new page state inside page header */
  if (HW_FLASH_Write(flash_addr, EE_PROGRAMMED) != 0)
 8002916:	f04f 32aa 	mov.w	r2, #2863311530	; 0xaaaaaaaa
 800291a:	f04f 33aa 	mov.w	r3, #2863311530	; 0xaaaaaaaa
 800291e:	6978      	ldr	r0, [r7, #20]
 8002920:	f001 fa3e 	bl	8003da0 <HW_FLASH_Write>
 8002924:	4603      	mov	r3, r0
 8002926:	2b00      	cmp	r3, #0
 8002928:	d001      	beq.n	800292e <EE_SetState+0x3c>
  {
    return EE_WRITE_ERROR;
 800292a:	2304      	movs	r3, #4
 800292c:	e000      	b.n	8002930 <EE_SetState+0x3e>
  }

  return EE_OK;
 800292e:	2300      	movs	r3, #0
  /* USER CODE BEGIN EE_SetState_2 */

  /* USER CODE END EE_SetState_2 */
}
 8002930:	4618      	mov	r0, r3
 8002932:	3718      	adds	r7, #24
 8002934:	46bd      	mov	sp, r7
 8002936:	bd80      	pop	{r7, pc}

08002938 <EE_GetState>:

static uint32_t EE_GetState(const EE_var_t *pv, uint32_t page)
{
 8002938:	b490      	push	{r4, r7}
 800293a:	b084      	sub	sp, #16
 800293c:	af00      	add	r7, sp, #0
 800293e:	6078      	str	r0, [r7, #4]
 8002940:	6039      	str	r1, [r7, #0]

  /* USER CODE END EE_GetState_1 */
  uint32_t state;
  uint32_t flash_addr;

  flash_addr = EE_FLASH_ADDR(pv, page) + EE_HEADER_SIZE;
 8002942:	687b      	ldr	r3, [r7, #4]
 8002944:	681a      	ldr	r2, [r3, #0]
 8002946:	683b      	ldr	r3, [r7, #0]
 8002948:	02db      	lsls	r3, r3, #11
 800294a:	4413      	add	r3, r2
 800294c:	3320      	adds	r3, #32
 800294e:	60bb      	str	r3, [r7, #8]

  for (state = EE_STATE_ERASING; state > EE_STATE_ERASED; state--)
 8002950:	2304      	movs	r3, #4
 8002952:	60fb      	str	r3, [r7, #12]
 8002954:	e00e      	b.n	8002974 <EE_GetState+0x3c>
  {
    flash_addr -= HW_FLASH_WIDTH;
 8002956:	68bb      	ldr	r3, [r7, #8]
 8002958:	3b08      	subs	r3, #8
 800295a:	60bb      	str	r3, [r7, #8]

    /* If page header word is not ERASED, return word index as page state */
    if (*EE_PTR(flash_addr) != EE_ERASED)
 800295c:	68bb      	ldr	r3, [r7, #8]
 800295e:	e9d3 3400 	ldrd	r3, r4, [r3]
 8002962:	f1b4 3fff 	cmp.w	r4, #4294967295
 8002966:	bf08      	it	eq
 8002968:	f1b3 3fff 	cmpeq.w	r3, #4294967295
 800296c:	d106      	bne.n	800297c <EE_GetState+0x44>
  for (state = EE_STATE_ERASING; state > EE_STATE_ERASED; state--)
 800296e:	68fb      	ldr	r3, [r7, #12]
 8002970:	3b01      	subs	r3, #1
 8002972:	60fb      	str	r3, [r7, #12]
 8002974:	68fb      	ldr	r3, [r7, #12]
 8002976:	2b00      	cmp	r3, #0
 8002978:	d1ed      	bne.n	8002956 <EE_GetState+0x1e>
 800297a:	e000      	b.n	800297e <EE_GetState+0x46>
    {
      break;
 800297c:	bf00      	nop
    }
  }

  return state;
 800297e:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN EE_GetState_2 */

  /* USER CODE END EE_GetState_2 */
}
 8002980:	4618      	mov	r0, r3
 8002982:	3710      	adds	r7, #16
 8002984:	46bd      	mov	sp, r7
 8002986:	bc90      	pop	{r4, r7}
 8002988:	4770      	bx	lr

0800298a <EE_Crc>:

static uint16_t EE_Crc(uint64_t v)
{
 800298a:	b490      	push	{r4, r7}
 800298c:	b084      	sub	sp, #16
 800298e:	af00      	add	r7, sp, #0
 8002990:	e9c7 0100 	strd	r0, r1, [r7]
  /* USER CODE BEGIN EE_Crc_1 */

  /* USER CODE END EE_Crc_1 */
  uint32_t x = 0;
 8002994:	2300      	movs	r3, #0
 8002996:	60fb      	str	r3, [r7, #12]
  uint32_t crc = 0;
 8002998:	2300      	movs	r3, #0
 800299a:	60bb      	str	r3, [r7, #8]

  v >>= 16;
 800299c:	e9d7 1200 	ldrd	r1, r2, [r7]
 80029a0:	f04f 0300 	mov.w	r3, #0
 80029a4:	f04f 0400 	mov.w	r4, #0
 80029a8:	0c0b      	lsrs	r3, r1, #16
 80029aa:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80029ae:	0c14      	lsrs	r4, r2, #16
 80029b0:	e9c7 3400 	strd	r3, r4, [r7]
  EE_CRC16_STEP((uint32_t)v, x, crc);
 80029b4:	68bb      	ldr	r3, [r7, #8]
 80029b6:	0a1a      	lsrs	r2, r3, #8
 80029b8:	683b      	ldr	r3, [r7, #0]
 80029ba:	4053      	eors	r3, r2
 80029bc:	b2db      	uxtb	r3, r3
 80029be:	60fb      	str	r3, [r7, #12]
 80029c0:	68fb      	ldr	r3, [r7, #12]
 80029c2:	091b      	lsrs	r3, r3, #4
 80029c4:	68fa      	ldr	r2, [r7, #12]
 80029c6:	4053      	eors	r3, r2
 80029c8:	60fb      	str	r3, [r7, #12]
 80029ca:	68bb      	ldr	r3, [r7, #8]
 80029cc:	021a      	lsls	r2, r3, #8
 80029ce:	68fb      	ldr	r3, [r7, #12]
 80029d0:	031b      	lsls	r3, r3, #12
 80029d2:	405a      	eors	r2, r3
 80029d4:	68fb      	ldr	r3, [r7, #12]
 80029d6:	015b      	lsls	r3, r3, #5
 80029d8:	4053      	eors	r3, r2
 80029da:	68fa      	ldr	r2, [r7, #12]
 80029dc:	4053      	eors	r3, r2
 80029de:	60bb      	str	r3, [r7, #8]
  v >>= 8;
 80029e0:	e9d7 1200 	ldrd	r1, r2, [r7]
 80029e4:	f04f 0300 	mov.w	r3, #0
 80029e8:	f04f 0400 	mov.w	r4, #0
 80029ec:	0a0b      	lsrs	r3, r1, #8
 80029ee:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
 80029f2:	0a14      	lsrs	r4, r2, #8
 80029f4:	e9c7 3400 	strd	r3, r4, [r7]
  EE_CRC16_STEP((uint32_t)v, x, crc);
 80029f8:	68bb      	ldr	r3, [r7, #8]
 80029fa:	0a1a      	lsrs	r2, r3, #8
 80029fc:	683b      	ldr	r3, [r7, #0]
 80029fe:	4053      	eors	r3, r2
 8002a00:	b2db      	uxtb	r3, r3
 8002a02:	60fb      	str	r3, [r7, #12]
 8002a04:	68fb      	ldr	r3, [r7, #12]
 8002a06:	091b      	lsrs	r3, r3, #4
 8002a08:	68fa      	ldr	r2, [r7, #12]
 8002a0a:	4053      	eors	r3, r2
 8002a0c:	60fb      	str	r3, [r7, #12]
 8002a0e:	68bb      	ldr	r3, [r7, #8]
 8002a10:	021a      	lsls	r2, r3, #8
 8002a12:	68fb      	ldr	r3, [r7, #12]
 8002a14:	031b      	lsls	r3, r3, #12
 8002a16:	405a      	eors	r2, r3
 8002a18:	68fb      	ldr	r3, [r7, #12]
 8002a1a:	015b      	lsls	r3, r3, #5
 8002a1c:	4053      	eors	r3, r2
 8002a1e:	68fa      	ldr	r2, [r7, #12]
 8002a20:	4053      	eors	r3, r2
 8002a22:	60bb      	str	r3, [r7, #8]
  v >>= 8;
 8002a24:	e9d7 1200 	ldrd	r1, r2, [r7]
 8002a28:	f04f 0300 	mov.w	r3, #0
 8002a2c:	f04f 0400 	mov.w	r4, #0
 8002a30:	0a0b      	lsrs	r3, r1, #8
 8002a32:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
 8002a36:	0a14      	lsrs	r4, r2, #8
 8002a38:	e9c7 3400 	strd	r3, r4, [r7]
  EE_CRC16_STEP((uint32_t)v, x, crc);
 8002a3c:	68bb      	ldr	r3, [r7, #8]
 8002a3e:	0a1a      	lsrs	r2, r3, #8
 8002a40:	683b      	ldr	r3, [r7, #0]
 8002a42:	4053      	eors	r3, r2
 8002a44:	b2db      	uxtb	r3, r3
 8002a46:	60fb      	str	r3, [r7, #12]
 8002a48:	68fb      	ldr	r3, [r7, #12]
 8002a4a:	091b      	lsrs	r3, r3, #4
 8002a4c:	68fa      	ldr	r2, [r7, #12]
 8002a4e:	4053      	eors	r3, r2
 8002a50:	60fb      	str	r3, [r7, #12]
 8002a52:	68bb      	ldr	r3, [r7, #8]
 8002a54:	021a      	lsls	r2, r3, #8
 8002a56:	68fb      	ldr	r3, [r7, #12]
 8002a58:	031b      	lsls	r3, r3, #12
 8002a5a:	405a      	eors	r2, r3
 8002a5c:	68fb      	ldr	r3, [r7, #12]
 8002a5e:	015b      	lsls	r3, r3, #5
 8002a60:	4053      	eors	r3, r2
 8002a62:	68fa      	ldr	r2, [r7, #12]
 8002a64:	4053      	eors	r3, r2
 8002a66:	60bb      	str	r3, [r7, #8]
  v >>= 8;
 8002a68:	e9d7 1200 	ldrd	r1, r2, [r7]
 8002a6c:	f04f 0300 	mov.w	r3, #0
 8002a70:	f04f 0400 	mov.w	r4, #0
 8002a74:	0a0b      	lsrs	r3, r1, #8
 8002a76:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
 8002a7a:	0a14      	lsrs	r4, r2, #8
 8002a7c:	e9c7 3400 	strd	r3, r4, [r7]
  EE_CRC16_STEP((uint32_t)v, x, crc);
 8002a80:	68bb      	ldr	r3, [r7, #8]
 8002a82:	0a1a      	lsrs	r2, r3, #8
 8002a84:	683b      	ldr	r3, [r7, #0]
 8002a86:	4053      	eors	r3, r2
 8002a88:	b2db      	uxtb	r3, r3
 8002a8a:	60fb      	str	r3, [r7, #12]
 8002a8c:	68fb      	ldr	r3, [r7, #12]
 8002a8e:	091b      	lsrs	r3, r3, #4
 8002a90:	68fa      	ldr	r2, [r7, #12]
 8002a92:	4053      	eors	r3, r2
 8002a94:	60fb      	str	r3, [r7, #12]
 8002a96:	68bb      	ldr	r3, [r7, #8]
 8002a98:	021a      	lsls	r2, r3, #8
 8002a9a:	68fb      	ldr	r3, [r7, #12]
 8002a9c:	031b      	lsls	r3, r3, #12
 8002a9e:	405a      	eors	r2, r3
 8002aa0:	68fb      	ldr	r3, [r7, #12]
 8002aa2:	015b      	lsls	r3, r3, #5
 8002aa4:	4053      	eors	r3, r2
 8002aa6:	68fa      	ldr	r2, [r7, #12]
 8002aa8:	4053      	eors	r3, r2
 8002aaa:	60bb      	str	r3, [r7, #8]
  v >>= 8;
 8002aac:	e9d7 1200 	ldrd	r1, r2, [r7]
 8002ab0:	f04f 0300 	mov.w	r3, #0
 8002ab4:	f04f 0400 	mov.w	r4, #0
 8002ab8:	0a0b      	lsrs	r3, r1, #8
 8002aba:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
 8002abe:	0a14      	lsrs	r4, r2, #8
 8002ac0:	e9c7 3400 	strd	r3, r4, [r7]
  EE_CRC16_STEP((uint32_t)v, x, crc);
 8002ac4:	68bb      	ldr	r3, [r7, #8]
 8002ac6:	0a1a      	lsrs	r2, r3, #8
 8002ac8:	683b      	ldr	r3, [r7, #0]
 8002aca:	4053      	eors	r3, r2
 8002acc:	b2db      	uxtb	r3, r3
 8002ace:	60fb      	str	r3, [r7, #12]
 8002ad0:	68fb      	ldr	r3, [r7, #12]
 8002ad2:	091b      	lsrs	r3, r3, #4
 8002ad4:	68fa      	ldr	r2, [r7, #12]
 8002ad6:	4053      	eors	r3, r2
 8002ad8:	60fb      	str	r3, [r7, #12]
 8002ada:	68bb      	ldr	r3, [r7, #8]
 8002adc:	021a      	lsls	r2, r3, #8
 8002ade:	68fb      	ldr	r3, [r7, #12]
 8002ae0:	031b      	lsls	r3, r3, #12
 8002ae2:	405a      	eors	r2, r3
 8002ae4:	68fb      	ldr	r3, [r7, #12]
 8002ae6:	015b      	lsls	r3, r3, #5
 8002ae8:	4053      	eors	r3, r2
 8002aea:	68fa      	ldr	r2, [r7, #12]
 8002aec:	4053      	eors	r3, r2
 8002aee:	60bb      	str	r3, [r7, #8]
  v >>= 8;
 8002af0:	e9d7 1200 	ldrd	r1, r2, [r7]
 8002af4:	f04f 0300 	mov.w	r3, #0
 8002af8:	f04f 0400 	mov.w	r4, #0
 8002afc:	0a0b      	lsrs	r3, r1, #8
 8002afe:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
 8002b02:	0a14      	lsrs	r4, r2, #8
 8002b04:	e9c7 3400 	strd	r3, r4, [r7]
  EE_CRC16_STEP((uint32_t)v, x, crc);
 8002b08:	68bb      	ldr	r3, [r7, #8]
 8002b0a:	0a1a      	lsrs	r2, r3, #8
 8002b0c:	683b      	ldr	r3, [r7, #0]
 8002b0e:	4053      	eors	r3, r2
 8002b10:	b2db      	uxtb	r3, r3
 8002b12:	60fb      	str	r3, [r7, #12]
 8002b14:	68fb      	ldr	r3, [r7, #12]
 8002b16:	091b      	lsrs	r3, r3, #4
 8002b18:	68fa      	ldr	r2, [r7, #12]
 8002b1a:	4053      	eors	r3, r2
 8002b1c:	60fb      	str	r3, [r7, #12]
 8002b1e:	68bb      	ldr	r3, [r7, #8]
 8002b20:	021a      	lsls	r2, r3, #8
 8002b22:	68fb      	ldr	r3, [r7, #12]
 8002b24:	031b      	lsls	r3, r3, #12
 8002b26:	405a      	eors	r2, r3
 8002b28:	68fb      	ldr	r3, [r7, #12]
 8002b2a:	015b      	lsls	r3, r3, #5
 8002b2c:	4053      	eors	r3, r2
 8002b2e:	68fa      	ldr	r2, [r7, #12]
 8002b30:	4053      	eors	r3, r2
 8002b32:	60bb      	str	r3, [r7, #8]

  return crc;
 8002b34:	68bb      	ldr	r3, [r7, #8]
 8002b36:	b29b      	uxth	r3, r3
  /* USER CODE BEGIN EE_Crc_2 */

  /* USER CODE END EE_Crc_2 */
}
 8002b38:	4618      	mov	r0, r3
 8002b3a:	3710      	adds	r7, #16
 8002b3c:	46bd      	mov	sp, r7
 8002b3e:	bc90      	pop	{r4, r7}
 8002b40:	4770      	bx	lr
	...

08002b44 <Sigfox_Init>:
/* USER CODE END PFP */

/* Exported functions --------------------------------------------------------*/

void Sigfox_Init(void)
{
 8002b44:	b580      	push	{r7, lr}
 8002b46:	b086      	sub	sp, #24
 8002b48:	af04      	add	r7, sp, #16
  /* USER CODE BEGIN Sigfox_Init_1 */

  /* USER CODE END Sigfox_Init_1 */
  sfx_u8 error = 0;
 8002b4a:	2300      	movs	r3, #0
 8002b4c:	71fb      	strb	r3, [r7, #7]

  /* Get Sigfox APP version*/
  APP_LOG(TS_OFF, VLEVEL_M, "APP_VERSION:        V%X.%X.%X\r\n",
 8002b4e:	2300      	movs	r3, #0
 8002b50:	9302      	str	r3, [sp, #8]
 8002b52:	2300      	movs	r3, #0
 8002b54:	9301      	str	r3, [sp, #4]
 8002b56:	2301      	movs	r3, #1
 8002b58:	9300      	str	r3, [sp, #0]
 8002b5a:	4b2e      	ldr	r3, [pc, #184]	; (8002c14 <Sigfox_Init+0xd0>)
 8002b5c:	2200      	movs	r2, #0
 8002b5e:	2100      	movs	r1, #0
 8002b60:	2002      	movs	r0, #2
 8002b62:	f00e f8db 	bl	8010d1c <UTIL_ADV_TRACE_COND_FSend>
          (uint8_t)(__SGFX_APP_VERSION >> __APP_VERSION_MAIN_SHIFT),
          (uint8_t)(__SGFX_APP_VERSION >> __APP_VERSION_SUB1_SHIFT),
          (uint8_t)(__SGFX_APP_VERSION >> __APP_VERSION_SUB2_SHIFT));

  /* Get MW Sigfox info */
  APP_LOG(TS_OFF, VLEVEL_M, "MW_SIGFOX_VERSION:  V%X.%X.%X\r\n",
 8002b66:	2301      	movs	r3, #1
 8002b68:	9302      	str	r3, [sp, #8]
 8002b6a:	2306      	movs	r3, #6
 8002b6c:	9301      	str	r3, [sp, #4]
 8002b6e:	2301      	movs	r3, #1
 8002b70:	9300      	str	r3, [sp, #0]
 8002b72:	4b29      	ldr	r3, [pc, #164]	; (8002c18 <Sigfox_Init+0xd4>)
 8002b74:	2200      	movs	r2, #0
 8002b76:	2100      	movs	r1, #0
 8002b78:	2002      	movs	r0, #2
 8002b7a:	f00e f8cf 	bl	8010d1c <UTIL_ADV_TRACE_COND_FSend>
          (uint8_t)(__SIGFOX_VERSION >> __APP_VERSION_MAIN_SHIFT),
          (uint8_t)(__SIGFOX_VERSION >> __APP_VERSION_SUB1_SHIFT),
          (uint8_t)(__SIGFOX_VERSION >> __APP_VERSION_SUB2_SHIFT));

  /* Get MW SubGhz_Phy info */
  APP_LOG(TS_OFF, VLEVEL_M, "MW_RADIO_VERSION:   V%X.%X.%X\r\n",
 8002b7e:	2301      	movs	r3, #1
 8002b80:	9302      	str	r3, [sp, #8]
 8002b82:	2306      	movs	r3, #6
 8002b84:	9301      	str	r3, [sp, #4]
 8002b86:	2300      	movs	r3, #0
 8002b88:	9300      	str	r3, [sp, #0]
 8002b8a:	4b24      	ldr	r3, [pc, #144]	; (8002c1c <Sigfox_Init+0xd8>)
 8002b8c:	2200      	movs	r2, #0
 8002b8e:	2100      	movs	r1, #0
 8002b90:	2002      	movs	r0, #2
 8002b92:	f00e f8c3 	bl	8010d1c <UTIL_ADV_TRACE_COND_FSend>

#if defined(USE_BSP_DRIVER)
  BSP_LED_Init(LED_BLUE);
  BSP_LED_Init(LED_GREEN);
#elif defined(MX_BOARD_PSEUDODRIVER)
  SYS_LED_Init(SYS_LED_BLUE);
 8002b96:	2002      	movs	r0, #2
 8002b98:	f000 ffb2 	bl	8003b00 <SYS_LED_Init>
  SYS_LED_Init(SYS_LED_GREEN);
 8002b9c:	2001      	movs	r0, #1
 8002b9e:	f000 ffaf 	bl	8003b00 <SYS_LED_Init>
#endif /* defined(USE_BSP_DRIVER) */

#if defined(USE_BSP_DRIVER)
  BSP_PB_Init(BUTTON_SW1, BUTTON_MODE_EXTI);
#elif defined(MX_BOARD_PSEUDODRIVER)
  SYS_PB_Init(SYS_BUTTON1, SYS_BUTTON_MODE_EXTI);
 8002ba2:	2101      	movs	r1, #1
 8002ba4:	2000      	movs	r0, #0
 8002ba6:	f001 f819 	bl	8003bdc <SYS_PB_Init>
#endif /* defined(USE_BSP_DRIVER) */

  E2P_Write_Rc(DEFAULT_RC);
 8002baa:	2000      	movs	r0, #0
 8002bac:	f000 fbc2 	bl	8003334 <E2P_Write_Rc>

  /*OPen Sifox Lib*/
  error = st_sigfox_open(E2P_Read_Rc());
 8002bb0:	f000 fbb2 	bl	8003318 <E2P_Read_Rc>
 8002bb4:	4603      	mov	r3, r0
 8002bb6:	4618      	mov	r0, r3
 8002bb8:	f000 f852 	bl	8002c60 <st_sigfox_open>
 8002bbc:	4603      	mov	r3, r0
 8002bbe:	71fb      	strb	r3, [r7, #7]

  Radio.Init(&RfApiRadioEvents);
 8002bc0:	4b17      	ldr	r3, [pc, #92]	; (8002c20 <Sigfox_Init+0xdc>)
 8002bc2:	681b      	ldr	r3, [r3, #0]
 8002bc4:	4817      	ldr	r0, [pc, #92]	; (8002c24 <Sigfox_Init+0xe0>)
 8002bc6:	4798      	blx	r3

  if (1U == E2P_Read_AtEcho())
 8002bc8:	f000 fbc6 	bl	8003358 <E2P_Read_AtEcho>
 8002bcc:	4603      	mov	r3, r0
 8002bce:	2b01      	cmp	r3, #1
 8002bd0:	d117      	bne.n	8002c02 <Sigfox_Init+0xbe>
  {
    if (error == SFX_ERR_NONE)
 8002bd2:	79fb      	ldrb	r3, [r7, #7]
 8002bd4:	2b00      	cmp	r3, #0
 8002bd6:	d109      	bne.n	8002bec <Sigfox_Init+0xa8>
    {
      APP_PPRINTF("\r\n\n\rSIGFOX APPLICATION READY\n\r\n\r");
 8002bd8:	4b13      	ldr	r3, [pc, #76]	; (8002c28 <Sigfox_Init+0xe4>)
 8002bda:	2200      	movs	r2, #0
 8002bdc:	2100      	movs	r1, #0
 8002bde:	2000      	movs	r0, #0
 8002be0:	f00e f89c 	bl	8010d1c <UTIL_ADV_TRACE_COND_FSend>
 8002be4:	4603      	mov	r3, r0
 8002be6:	2b00      	cmp	r3, #0
 8002be8:	d1f6      	bne.n	8002bd8 <Sigfox_Init+0x94>
 8002bea:	e00a      	b.n	8002c02 <Sigfox_Init+0xbe>
    }
    else
    {
      APP_PPRINTF("\r\n\n\rSIGFOX APPLICATION ERROR: %d\n\r\n\r", error);
 8002bec:	79fb      	ldrb	r3, [r7, #7]
 8002bee:	9300      	str	r3, [sp, #0]
 8002bf0:	4b0e      	ldr	r3, [pc, #56]	; (8002c2c <Sigfox_Init+0xe8>)
 8002bf2:	2200      	movs	r2, #0
 8002bf4:	2100      	movs	r1, #0
 8002bf6:	2000      	movs	r0, #0
 8002bf8:	f00e f890 	bl	8010d1c <UTIL_ADV_TRACE_COND_FSend>
 8002bfc:	4603      	mov	r3, r0
 8002bfe:	2b00      	cmp	r3, #0
 8002c00:	d1f4      	bne.n	8002bec <Sigfox_Init+0xa8>
    }
  }

  /* Put radio in Sleep waiting next cmd */
  UTIL_SEQ_RegTask((1 << CFG_SEQ_Task_Pb), UTIL_SEQ_RFU, SendSigfox);
 8002c02:	4a0b      	ldr	r2, [pc, #44]	; (8002c30 <Sigfox_Init+0xec>)
 8002c04:	2100      	movs	r1, #0
 8002c06:	2001      	movs	r0, #1
 8002c08:	f00e fca8 	bl	801155c <UTIL_SEQ_RegTask>
  /* USER CODE BEGIN Sigfox_Init_2 */

  /* USER CODE END Sigfox_Init_2 */
}
 8002c0c:	bf00      	nop
 8002c0e:	3708      	adds	r7, #8
 8002c10:	46bd      	mov	sp, r7
 8002c12:	bd80      	pop	{r7, pc}
 8002c14:	08012b78 	.word	0x08012b78
 8002c18:	08012b98 	.word	0x08012b98
 8002c1c:	08012bb8 	.word	0x08012bb8
 8002c20:	08013608 	.word	0x08013608
 8002c24:	08013230 	.word	0x08013230
 8002c28:	08012bd8 	.word	0x08012bd8
 8002c2c:	08012bfc 	.word	0x08012bfc
 8002c30:	08002ec5 	.word	0x08002ec5

08002c34 <HAL_GPIO_EXTI_Callback>:
/* Calling BSP_PB_Callback() from here it shortcuts the BSP. */
/* If users wants to go through the BSP, it can remove BSP_PB_Callback() from here */
/* and add a call to BSP_PB_IRQHandler() in the USER CODE SESSION of the */
/* correspondent EXTIn_IRQHandler() in the stm32wlxx_it.c */
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8002c34:	b580      	push	{r7, lr}
 8002c36:	b082      	sub	sp, #8
 8002c38:	af00      	add	r7, sp, #0
 8002c3a:	4603      	mov	r3, r0
 8002c3c:	80fb      	strh	r3, [r7, #6]
  /* USER CODE BEGIN HAL_GPIO_EXTI_Callback_1 */

  /* USER CODE END HAL_GPIO_EXTI_Callback_1 */
  switch (GPIO_Pin)
 8002c3e:	88fb      	ldrh	r3, [r7, #6]
 8002c40:	2b01      	cmp	r3, #1
 8002c42:	d002      	beq.n	8002c4a <HAL_GPIO_EXTI_Callback+0x16>
 8002c44:	2b02      	cmp	r3, #2
 8002c46:	d005      	beq.n	8002c54 <HAL_GPIO_EXTI_Callback+0x20>
    default:
      /* USER CODE BEGIN EXTI_Callback_5 */

      /* USER CODE END EXTI_Callback_5 */

      break;
 8002c48:	e005      	b.n	8002c56 <HAL_GPIO_EXTI_Callback+0x22>
      UTIL_SEQ_SetTask((1 << CFG_SEQ_Task_Pb), CFG_SEQ_Prio_0);
 8002c4a:	2100      	movs	r1, #0
 8002c4c:	2001      	movs	r0, #1
 8002c4e:	f00e fca5 	bl	801159c <UTIL_SEQ_SetTask>
      break;
 8002c52:	e000      	b.n	8002c56 <HAL_GPIO_EXTI_Callback+0x22>
      break;
 8002c54:	bf00      	nop
  }
  /* USER CODE BEGIN EXTI_Callback_6 */

  /* USER CODE END EXTI_Callback_6 */
}
 8002c56:	bf00      	nop
 8002c58:	3708      	adds	r7, #8
 8002c5a:	46bd      	mov	sp, r7
 8002c5c:	bd80      	pop	{r7, pc}
	...

08002c60 <st_sigfox_open>:

/* USER CODE END EF */

/* Private Functions Definition -----------------------------------------------*/
static sfx_error_t st_sigfox_open(sfx_rc_enum_t sfx_rc)
{
 8002c60:	b5b0      	push	{r4, r5, r7, lr}
 8002c62:	b0be      	sub	sp, #248	; 0xf8
 8002c64:	af00      	add	r7, sp, #0
 8002c66:	4603      	mov	r3, r0
 8002c68:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN st_sigfox_open_1 */

  /* USER CODE END st_sigfox_open_1 */
  sfx_u32 config_words[3] = {0};
 8002c6a:	f107 03e8 	add.w	r3, r7, #232	; 0xe8
 8002c6e:	2200      	movs	r2, #0
 8002c70:	601a      	str	r2, [r3, #0]
 8002c72:	605a      	str	r2, [r3, #4]
 8002c74:	609a      	str	r2, [r3, #8]

  E2P_Read_ConfigWords(sfx_rc, config_words);
 8002c76:	f107 02e8 	add.w	r2, r7, #232	; 0xe8
 8002c7a:	79fb      	ldrb	r3, [r7, #7]
 8002c7c:	4611      	mov	r1, r2
 8002c7e:	4618      	mov	r0, r3
 8002c80:	f000 fba2 	bl	80033c8 <E2P_Read_ConfigWords>

  sfx_error_t error = SFX_ERR_NONE;
 8002c84:	2300      	movs	r3, #0
 8002c86:	f8a7 30f6 	strh.w	r3, [r7, #246]	; 0xf6

  /*record RCZ*/
  switch (sfx_rc)
 8002c8a:	79fb      	ldrb	r3, [r7, #7]
 8002c8c:	2b07      	cmp	r3, #7
 8002c8e:	f200 80f6 	bhi.w	8002e7e <st_sigfox_open+0x21e>
 8002c92:	a201      	add	r2, pc, #4	; (adr r2, 8002c98 <st_sigfox_open+0x38>)
 8002c94:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002c98:	08002cb9 	.word	0x08002cb9
 8002c9c:	08002ce1 	.word	0x08002ce1
 8002ca0:	08002d25 	.word	0x08002d25
 8002ca4:	08002d69 	.word	0x08002d69
 8002ca8:	08002dab 	.word	0x08002dab
 8002cac:	08002ded 	.word	0x08002ded
 8002cb0:	08002e2f 	.word	0x08002e2f
 8002cb4:	08002e57 	.word	0x08002e57
  {
    case SFX_RC1:
    {
      sfx_rc_t SgfxRc = RC1;
 8002cb8:	4b7a      	ldr	r3, [pc, #488]	; (8002ea4 <st_sigfox_open+0x244>)
 8002cba:	f107 04cc 	add.w	r4, r7, #204	; 0xcc
 8002cbe:	461d      	mov	r5, r3
 8002cc0:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8002cc2:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8002cc4:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8002cc8:	e884 0007 	stmia.w	r4, {r0, r1, r2}
      error = SIGFOX_API_open(&SgfxRc);
 8002ccc:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 8002cd0:	4618      	mov	r0, r3
 8002cd2:	f7fd fa55 	bl	8000180 <SIGFOX_API_open>
 8002cd6:	4603      	mov	r3, r0
 8002cd8:	f8a7 30f6 	strh.w	r3, [r7, #246]	; 0xf6

      break;
 8002cdc:	bf00      	nop
 8002cde:	e0db      	b.n	8002e98 <st_sigfox_open+0x238>
    }
    case SFX_RC2:
    {
      sfx_rc_t SgfxRc = RC2;
 8002ce0:	4b71      	ldr	r3, [pc, #452]	; (8002ea8 <st_sigfox_open+0x248>)
 8002ce2:	f107 04b0 	add.w	r4, r7, #176	; 0xb0
 8002ce6:	461d      	mov	r5, r3
 8002ce8:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8002cea:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8002cec:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8002cf0:	e884 0007 	stmia.w	r4, {r0, r1, r2}

      error = SIGFOX_API_open(&SgfxRc);
 8002cf4:	f107 03b0 	add.w	r3, r7, #176	; 0xb0
 8002cf8:	4618      	mov	r0, r3
 8002cfa:	f7fd fa41 	bl	8000180 <SIGFOX_API_open>
 8002cfe:	4603      	mov	r3, r0
 8002d00:	f8a7 30f6 	strh.w	r3, [r7, #246]	; 0xf6

      if (error == SFX_ERR_NONE)
 8002d04:	f8b7 30f6 	ldrh.w	r3, [r7, #246]	; 0xf6
 8002d08:	2b00      	cmp	r3, #0
 8002d0a:	f040 80bc 	bne.w	8002e86 <st_sigfox_open+0x226>
      {
        error = SIGFOX_API_set_std_config(config_words, RC2_SET_STD_TIMER_ENABLE);
 8002d0e:	f107 03e8 	add.w	r3, r7, #232	; 0xe8
 8002d12:	2101      	movs	r1, #1
 8002d14:	4618      	mov	r0, r3
 8002d16:	f7fd fb6d 	bl	80003f4 <SIGFOX_API_set_std_config>
 8002d1a:	4603      	mov	r3, r0
 8002d1c:	f8a7 30f6 	strh.w	r3, [r7, #246]	; 0xf6
      }

      break;
 8002d20:	bf00      	nop
 8002d22:	e0b0      	b.n	8002e86 <st_sigfox_open+0x226>
    }
    case SFX_RC3A:
    {
      sfx_rc_t SgfxRc = RC3A;
 8002d24:	4b61      	ldr	r3, [pc, #388]	; (8002eac <st_sigfox_open+0x24c>)
 8002d26:	f107 0494 	add.w	r4, r7, #148	; 0x94
 8002d2a:	461d      	mov	r5, r3
 8002d2c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8002d2e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8002d30:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8002d34:	e884 0007 	stmia.w	r4, {r0, r1, r2}

      error = SIGFOX_API_open(&SgfxRc);
 8002d38:	f107 0394 	add.w	r3, r7, #148	; 0x94
 8002d3c:	4618      	mov	r0, r3
 8002d3e:	f7fd fa1f 	bl	8000180 <SIGFOX_API_open>
 8002d42:	4603      	mov	r3, r0
 8002d44:	f8a7 30f6 	strh.w	r3, [r7, #246]	; 0xf6

      if (error == SFX_ERR_NONE)
 8002d48:	f8b7 30f6 	ldrh.w	r3, [r7, #246]	; 0xf6
 8002d4c:	2b00      	cmp	r3, #0
 8002d4e:	f040 809c 	bne.w	8002e8a <st_sigfox_open+0x22a>
      {
        error = SIGFOX_API_set_std_config(config_words, NA);
 8002d52:	f107 03e8 	add.w	r3, r7, #232	; 0xe8
 8002d56:	2100      	movs	r1, #0
 8002d58:	4618      	mov	r0, r3
 8002d5a:	f7fd fb4b 	bl	80003f4 <SIGFOX_API_set_std_config>
 8002d5e:	4603      	mov	r3, r0
 8002d60:	f8a7 30f6 	strh.w	r3, [r7, #246]	; 0xf6
      }
      break;
 8002d64:	bf00      	nop
 8002d66:	e090      	b.n	8002e8a <st_sigfox_open+0x22a>
    }
    case SFX_RC3C:
    {
      sfx_rc_t SgfxRc = RC3C;
 8002d68:	4b51      	ldr	r3, [pc, #324]	; (8002eb0 <st_sigfox_open+0x250>)
 8002d6a:	f107 0478 	add.w	r4, r7, #120	; 0x78
 8002d6e:	461d      	mov	r5, r3
 8002d70:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8002d72:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8002d74:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8002d78:	e884 0007 	stmia.w	r4, {r0, r1, r2}

      error = SIGFOX_API_open(&SgfxRc);
 8002d7c:	f107 0378 	add.w	r3, r7, #120	; 0x78
 8002d80:	4618      	mov	r0, r3
 8002d82:	f7fd f9fd 	bl	8000180 <SIGFOX_API_open>
 8002d86:	4603      	mov	r3, r0
 8002d88:	f8a7 30f6 	strh.w	r3, [r7, #246]	; 0xf6

      if (error == SFX_ERR_NONE)
 8002d8c:	f8b7 30f6 	ldrh.w	r3, [r7, #246]	; 0xf6
 8002d90:	2b00      	cmp	r3, #0
 8002d92:	d17c      	bne.n	8002e8e <st_sigfox_open+0x22e>
      {
        error = SIGFOX_API_set_std_config(config_words, NA);
 8002d94:	f107 03e8 	add.w	r3, r7, #232	; 0xe8
 8002d98:	2100      	movs	r1, #0
 8002d9a:	4618      	mov	r0, r3
 8002d9c:	f7fd fb2a 	bl	80003f4 <SIGFOX_API_set_std_config>
 8002da0:	4603      	mov	r3, r0
 8002da2:	f8a7 30f6 	strh.w	r3, [r7, #246]	; 0xf6
      }
      break;
 8002da6:	bf00      	nop
 8002da8:	e071      	b.n	8002e8e <st_sigfox_open+0x22e>
    }
    case SFX_RC4:
    {
      sfx_rc_t SgfxRc = RC4;
 8002daa:	4b42      	ldr	r3, [pc, #264]	; (8002eb4 <st_sigfox_open+0x254>)
 8002dac:	f107 045c 	add.w	r4, r7, #92	; 0x5c
 8002db0:	461d      	mov	r5, r3
 8002db2:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8002db4:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8002db6:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8002dba:	e884 0007 	stmia.w	r4, {r0, r1, r2}

      error = SIGFOX_API_open(&SgfxRc);
 8002dbe:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 8002dc2:	4618      	mov	r0, r3
 8002dc4:	f7fd f9dc 	bl	8000180 <SIGFOX_API_open>
 8002dc8:	4603      	mov	r3, r0
 8002dca:	f8a7 30f6 	strh.w	r3, [r7, #246]	; 0xf6

      if (error == SFX_ERR_NONE)
 8002dce:	f8b7 30f6 	ldrh.w	r3, [r7, #246]	; 0xf6
 8002dd2:	2b00      	cmp	r3, #0
 8002dd4:	d15d      	bne.n	8002e92 <st_sigfox_open+0x232>
      {
        error = SIGFOX_API_set_std_config(config_words, RC4_SET_STD_TIMER_ENABLE);
 8002dd6:	f107 03e8 	add.w	r3, r7, #232	; 0xe8
 8002dda:	2101      	movs	r1, #1
 8002ddc:	4618      	mov	r0, r3
 8002dde:	f7fd fb09 	bl	80003f4 <SIGFOX_API_set_std_config>
 8002de2:	4603      	mov	r3, r0
 8002de4:	f8a7 30f6 	strh.w	r3, [r7, #246]	; 0xf6
      }
      break;
 8002de8:	bf00      	nop
 8002dea:	e052      	b.n	8002e92 <st_sigfox_open+0x232>
    }
    case SFX_RC5:
    {
      sfx_rc_t SgfxRc = RC5;
 8002dec:	4b32      	ldr	r3, [pc, #200]	; (8002eb8 <st_sigfox_open+0x258>)
 8002dee:	f107 0440 	add.w	r4, r7, #64	; 0x40
 8002df2:	461d      	mov	r5, r3
 8002df4:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8002df6:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8002df8:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8002dfc:	e884 0007 	stmia.w	r4, {r0, r1, r2}

      error = SIGFOX_API_open(&SgfxRc);
 8002e00:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8002e04:	4618      	mov	r0, r3
 8002e06:	f7fd f9bb 	bl	8000180 <SIGFOX_API_open>
 8002e0a:	4603      	mov	r3, r0
 8002e0c:	f8a7 30f6 	strh.w	r3, [r7, #246]	; 0xf6

      if (error == SFX_ERR_NONE)
 8002e10:	f8b7 30f6 	ldrh.w	r3, [r7, #246]	; 0xf6
 8002e14:	2b00      	cmp	r3, #0
 8002e16:	d13e      	bne.n	8002e96 <st_sigfox_open+0x236>
      {
        error = SIGFOX_API_set_std_config(config_words, NA);
 8002e18:	f107 03e8 	add.w	r3, r7, #232	; 0xe8
 8002e1c:	2100      	movs	r1, #0
 8002e1e:	4618      	mov	r0, r3
 8002e20:	f7fd fae8 	bl	80003f4 <SIGFOX_API_set_std_config>
 8002e24:	4603      	mov	r3, r0
 8002e26:	f8a7 30f6 	strh.w	r3, [r7, #246]	; 0xf6
      }
      break;
 8002e2a:	bf00      	nop
 8002e2c:	e033      	b.n	8002e96 <st_sigfox_open+0x236>
    }
    case SFX_RC6:
    {
      sfx_rc_t SgfxRc = RC6;
 8002e2e:	4b23      	ldr	r3, [pc, #140]	; (8002ebc <st_sigfox_open+0x25c>)
 8002e30:	f107 0424 	add.w	r4, r7, #36	; 0x24
 8002e34:	461d      	mov	r5, r3
 8002e36:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8002e38:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8002e3a:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8002e3e:	e884 0007 	stmia.w	r4, {r0, r1, r2}
      error = SIGFOX_API_open(&SgfxRc);
 8002e42:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002e46:	4618      	mov	r0, r3
 8002e48:	f7fd f99a 	bl	8000180 <SIGFOX_API_open>
 8002e4c:	4603      	mov	r3, r0
 8002e4e:	f8a7 30f6 	strh.w	r3, [r7, #246]	; 0xf6
      break;
 8002e52:	bf00      	nop
 8002e54:	e020      	b.n	8002e98 <st_sigfox_open+0x238>
    }
    case SFX_RC7:
    {
      sfx_rc_t SgfxRc = RC7;
 8002e56:	4b1a      	ldr	r3, [pc, #104]	; (8002ec0 <st_sigfox_open+0x260>)
 8002e58:	f107 0408 	add.w	r4, r7, #8
 8002e5c:	461d      	mov	r5, r3
 8002e5e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8002e60:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8002e62:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8002e66:	e884 0007 	stmia.w	r4, {r0, r1, r2}
      error = SIGFOX_API_open(&SgfxRc);
 8002e6a:	f107 0308 	add.w	r3, r7, #8
 8002e6e:	4618      	mov	r0, r3
 8002e70:	f7fd f986 	bl	8000180 <SIGFOX_API_open>
 8002e74:	4603      	mov	r3, r0
 8002e76:	f8a7 30f6 	strh.w	r3, [r7, #246]	; 0xf6
      break;
 8002e7a:	bf00      	nop
 8002e7c:	e00c      	b.n	8002e98 <st_sigfox_open+0x238>
    }
    default:
    {
      error = SFX_ERR_API_OPEN;
 8002e7e:	2310      	movs	r3, #16
 8002e80:	f8a7 30f6 	strh.w	r3, [r7, #246]	; 0xf6
      break;
 8002e84:	e008      	b.n	8002e98 <st_sigfox_open+0x238>
      break;
 8002e86:	bf00      	nop
 8002e88:	e006      	b.n	8002e98 <st_sigfox_open+0x238>
      break;
 8002e8a:	bf00      	nop
 8002e8c:	e004      	b.n	8002e98 <st_sigfox_open+0x238>
      break;
 8002e8e:	bf00      	nop
 8002e90:	e002      	b.n	8002e98 <st_sigfox_open+0x238>
      break;
 8002e92:	bf00      	nop
 8002e94:	e000      	b.n	8002e98 <st_sigfox_open+0x238>
      break;
 8002e96:	bf00      	nop
    }
  }

  return error;
 8002e98:	f8b7 30f6 	ldrh.w	r3, [r7, #246]	; 0xf6
  /* USER CODE BEGIN st_sigfox_open_2 */

  /* USER CODE END st_sigfox_open_2 */
}
 8002e9c:	4618      	mov	r0, r3
 8002e9e:	37f8      	adds	r7, #248	; 0xf8
 8002ea0:	46bd      	mov	sp, r7
 8002ea2:	bdb0      	pop	{r4, r5, r7, pc}
 8002ea4:	08012c24 	.word	0x08012c24
 8002ea8:	08012c40 	.word	0x08012c40
 8002eac:	08012c5c 	.word	0x08012c5c
 8002eb0:	08012c78 	.word	0x08012c78
 8002eb4:	08012c94 	.word	0x08012c94
 8002eb8:	08012cb0 	.word	0x08012cb0
 8002ebc:	08012ccc 	.word	0x08012ccc
 8002ec0:	08012ce8 	.word	0x08012ce8

08002ec4 <SendSigfox>:

static void SendSigfox(void)
{
 8002ec4:	b590      	push	{r4, r7, lr}
 8002ec6:	b093      	sub	sp, #76	; 0x4c
 8002ec8:	af02      	add	r7, sp, #8
  /* USER CODE BEGIN SendSigfox_1 */

  /* USER CODE END SendSigfox_1 */
  uint8_t ul_msg[12] = {0x00, 0x01, 0x02, 0x03, 0x04, 0x05, 0x06, 0x07, 0x08, 0x09, 0x10, 0x11};
 8002eca:	4a5f      	ldr	r2, [pc, #380]	; (8003048 <SendSigfox+0x184>)
 8002ecc:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002ed0:	ca07      	ldmia	r2, {r0, r1, r2}
 8002ed2:	e883 0007 	stmia.w	r3, {r0, r1, r2}
  uint8_t dl_msg[8] = {0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00};
 8002ed6:	f107 031c 	add.w	r3, r7, #28
 8002eda:	2200      	movs	r2, #0
 8002edc:	601a      	str	r2, [r3, #0]
 8002ede:	605a      	str	r2, [r3, #4]
  uint32_t  ul_size = 0;
 8002ee0:	2300      	movs	r3, #0
 8002ee2:	63fb      	str	r3, [r7, #60]	; 0x3c
  int16_t temperature = SYS_GetTemperatureLevel() >> 8;
 8002ee4:	f000 fd00 	bl	80038e8 <SYS_GetTemperatureLevel>
 8002ee8:	4603      	mov	r3, r0
 8002eea:	121b      	asrs	r3, r3, #8
 8002eec:	877b      	strh	r3, [r7, #58]	; 0x3a
  uint16_t batteryLevel = SYS_GetBatteryLevel();
 8002eee:	f000 fd75 	bl	80039dc <SYS_GetBatteryLevel>
 8002ef2:	4603      	mov	r3, r0
 8002ef4:	873b      	strh	r3, [r7, #56]	; 0x38
  uint32_t nbTxRepeatFlag = 1;
 8002ef6:	2301      	movs	r3, #1
 8002ef8:	637b      	str	r3, [r7, #52]	; 0x34
  sensor_t sensor_data;
  uint16_t pressure = 0;
 8002efa:	2300      	movs	r3, #0
 8002efc:	867b      	strh	r3, [r7, #50]	; 0x32
  uint16_t humidity = 0;
 8002efe:	2300      	movs	r3, #0
 8002f00:	863b      	strh	r3, [r7, #48]	; 0x30

  EnvSensors_Read(&sensor_data);
 8002f02:	1d3b      	adds	r3, r7, #4
 8002f04:	4618      	mov	r0, r3
 8002f06:	f001 fcb5 	bl	8004874 <EnvSensors_Read>
//  pressure    = (uint16_t)(sensor_data.pressure * 100 / 10);      /* in hPa / 10 */
//  humidity    = (uint16_t) sensor_data.humidity;

  pressure = rand() % 40;
 8002f0a:	f00f f9ef 	bl	80122ec <rand>
 8002f0e:	4601      	mov	r1, r0
 8002f10:	4b4e      	ldr	r3, [pc, #312]	; (800304c <SendSigfox+0x188>)
 8002f12:	fb83 2301 	smull	r2, r3, r3, r1
 8002f16:	111a      	asrs	r2, r3, #4
 8002f18:	17cb      	asrs	r3, r1, #31
 8002f1a:	1ad2      	subs	r2, r2, r3
 8002f1c:	4613      	mov	r3, r2
 8002f1e:	009b      	lsls	r3, r3, #2
 8002f20:	4413      	add	r3, r2
 8002f22:	00db      	lsls	r3, r3, #3
 8002f24:	1aca      	subs	r2, r1, r3
 8002f26:	4613      	mov	r3, r2
 8002f28:	867b      	strh	r3, [r7, #50]	; 0x32
  humidity = rand() % 40;
 8002f2a:	f00f f9df 	bl	80122ec <rand>
 8002f2e:	4601      	mov	r1, r0
 8002f30:	4b46      	ldr	r3, [pc, #280]	; (800304c <SendSigfox+0x188>)
 8002f32:	fb83 2301 	smull	r2, r3, r3, r1
 8002f36:	111a      	asrs	r2, r3, #4
 8002f38:	17cb      	asrs	r3, r1, #31
 8002f3a:	1ad2      	subs	r2, r2, r3
 8002f3c:	4613      	mov	r3, r2
 8002f3e:	009b      	lsls	r3, r3, #2
 8002f40:	4413      	add	r3, r2
 8002f42:	00db      	lsls	r3, r3, #3
 8002f44:	1aca      	subs	r2, r1, r3
 8002f46:	4613      	mov	r3, r2
 8002f48:	863b      	strh	r3, [r7, #48]	; 0x30

  APP_LOG(TS_ON, VLEVEL_L, "sending temperature=%d degC,  battery=%d mV", temperature, batteryLevel);
 8002f4a:	f9b7 303a 	ldrsh.w	r3, [r7, #58]	; 0x3a
 8002f4e:	8f3a      	ldrh	r2, [r7, #56]	; 0x38
 8002f50:	9201      	str	r2, [sp, #4]
 8002f52:	9300      	str	r3, [sp, #0]
 8002f54:	4b3e      	ldr	r3, [pc, #248]	; (8003050 <SendSigfox+0x18c>)
 8002f56:	2201      	movs	r2, #1
 8002f58:	2100      	movs	r1, #0
 8002f5a:	2001      	movs	r0, #1
 8002f5c:	f00d fede 	bl	8010d1c <UTIL_ADV_TRACE_COND_FSend>

  ul_msg[ul_size++] = (uint8_t)((batteryLevel * 100) / 3300);
 8002f60:	8f3b      	ldrh	r3, [r7, #56]	; 0x38
 8002f62:	2264      	movs	r2, #100	; 0x64
 8002f64:	fb02 f303 	mul.w	r3, r2, r3
 8002f68:	4a3a      	ldr	r2, [pc, #232]	; (8003054 <SendSigfox+0x190>)
 8002f6a:	fb82 1203 	smull	r1, r2, r2, r3
 8002f6e:	441a      	add	r2, r3
 8002f70:	12d2      	asrs	r2, r2, #11
 8002f72:	17db      	asrs	r3, r3, #31
 8002f74:	1ad1      	subs	r1, r2, r3
 8002f76:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002f78:	1c5a      	adds	r2, r3, #1
 8002f7a:	63fa      	str	r2, [r7, #60]	; 0x3c
 8002f7c:	b2ca      	uxtb	r2, r1
 8002f7e:	f107 0140 	add.w	r1, r7, #64	; 0x40
 8002f82:	440b      	add	r3, r1
 8002f84:	f803 2c1c 	strb.w	r2, [r3, #-28]
  ul_msg[ul_size++] = (pressure >> 8) & 0xFF;
 8002f88:	8e7b      	ldrh	r3, [r7, #50]	; 0x32
 8002f8a:	0a1b      	lsrs	r3, r3, #8
 8002f8c:	b299      	uxth	r1, r3
 8002f8e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002f90:	1c5a      	adds	r2, r3, #1
 8002f92:	63fa      	str	r2, [r7, #60]	; 0x3c
 8002f94:	b2ca      	uxtb	r2, r1
 8002f96:	f107 0140 	add.w	r1, r7, #64	; 0x40
 8002f9a:	440b      	add	r3, r1
 8002f9c:	f803 2c1c 	strb.w	r2, [r3, #-28]
  ul_msg[ul_size++] = pressure & 0xFF;
 8002fa0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002fa2:	1c5a      	adds	r2, r3, #1
 8002fa4:	63fa      	str	r2, [r7, #60]	; 0x3c
 8002fa6:	8e7a      	ldrh	r2, [r7, #50]	; 0x32
 8002fa8:	b2d2      	uxtb	r2, r2
 8002faa:	f107 0140 	add.w	r1, r7, #64	; 0x40
 8002fae:	440b      	add	r3, r1
 8002fb0:	f803 2c1c 	strb.w	r2, [r3, #-28]
  ul_msg[ul_size++] = (temperature >> 8) & 0xFF;
 8002fb4:	f9b7 303a 	ldrsh.w	r3, [r7, #58]	; 0x3a
 8002fb8:	121b      	asrs	r3, r3, #8
 8002fba:	b219      	sxth	r1, r3
 8002fbc:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002fbe:	1c5a      	adds	r2, r3, #1
 8002fc0:	63fa      	str	r2, [r7, #60]	; 0x3c
 8002fc2:	b2ca      	uxtb	r2, r1
 8002fc4:	f107 0140 	add.w	r1, r7, #64	; 0x40
 8002fc8:	440b      	add	r3, r1
 8002fca:	f803 2c1c 	strb.w	r2, [r3, #-28]
  ul_msg[ul_size++] = temperature & 0xFF;
 8002fce:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002fd0:	1c5a      	adds	r2, r3, #1
 8002fd2:	63fa      	str	r2, [r7, #60]	; 0x3c
 8002fd4:	8f7a      	ldrh	r2, [r7, #58]	; 0x3a
 8002fd6:	b2d2      	uxtb	r2, r2
 8002fd8:	f107 0140 	add.w	r1, r7, #64	; 0x40
 8002fdc:	440b      	add	r3, r1
 8002fde:	f803 2c1c 	strb.w	r2, [r3, #-28]
  ul_msg[ul_size++] = (humidity >> 8) & 0xFF;
 8002fe2:	8e3b      	ldrh	r3, [r7, #48]	; 0x30
 8002fe4:	0a1b      	lsrs	r3, r3, #8
 8002fe6:	b299      	uxth	r1, r3
 8002fe8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002fea:	1c5a      	adds	r2, r3, #1
 8002fec:	63fa      	str	r2, [r7, #60]	; 0x3c
 8002fee:	b2ca      	uxtb	r2, r1
 8002ff0:	f107 0140 	add.w	r1, r7, #64	; 0x40
 8002ff4:	440b      	add	r3, r1
 8002ff6:	f803 2c1c 	strb.w	r2, [r3, #-28]
  ul_msg[ul_size++] = humidity & 0xFF;
 8002ffa:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002ffc:	1c5a      	adds	r2, r3, #1
 8002ffe:	63fa      	str	r2, [r7, #60]	; 0x3c
 8003000:	8e3a      	ldrh	r2, [r7, #48]	; 0x30
 8003002:	b2d2      	uxtb	r2, r2
 8003004:	f107 0140 	add.w	r1, r7, #64	; 0x40
 8003008:	440b      	add	r3, r1
 800300a:	f803 2c1c 	strb.w	r2, [r3, #-28]
//  ul_msg[ul_size++] = humidity & 0xFF;

#if defined(USE_BSP_DRIVER)
  BSP_LED_On(LED_BLUE);
#elif defined(MX_BOARD_PSEUDODRIVER)
  SYS_LED_On(SYS_LED_BLUE);
 800300e:	2002      	movs	r0, #2
 8003010:	f000 fdb0 	bl	8003b74 <SYS_LED_On>
#endif /* defined(USE_BSP_DRIVER) */

  SIGFOX_API_send_frame(ul_msg, ul_size, dl_msg, nbTxRepeatFlag, SFX_FALSE);
 8003014:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003016:	b2d9      	uxtb	r1, r3
 8003018:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800301a:	b2dc      	uxtb	r4, r3
 800301c:	f107 021c 	add.w	r2, r7, #28
 8003020:	f107 0024 	add.w	r0, r7, #36	; 0x24
 8003024:	2300      	movs	r3, #0
 8003026:	9300      	str	r3, [sp, #0]
 8003028:	4623      	mov	r3, r4
 800302a:	f7fd f964 	bl	80002f6 <SIGFOX_API_send_frame>

#if defined(USE_BSP_DRIVER)
  BSP_LED_Off(LED_BLUE);
#elif defined(MX_BOARD_PSEUDODRIVER)
  SYS_LED_Off(SYS_LED_BLUE);
 800302e:	2002      	movs	r0, #2
 8003030:	f000 fdba 	bl	8003ba8 <SYS_LED_Off>
#endif /* defined(USE_BSP_DRIVER) */

  APP_LOG(TS_OFF, VLEVEL_L, " done\n\r");
 8003034:	4b08      	ldr	r3, [pc, #32]	; (8003058 <SendSigfox+0x194>)
 8003036:	2200      	movs	r2, #0
 8003038:	2100      	movs	r1, #0
 800303a:	2001      	movs	r0, #1
 800303c:	f00d fe6e 	bl	8010d1c <UTIL_ADV_TRACE_COND_FSend>
  /* USER CODE BEGIN SendSigfox_2 */

  /* USER CODE END SendSigfox_2 */
}
 8003040:	bf00      	nop
 8003042:	3744      	adds	r7, #68	; 0x44
 8003044:	46bd      	mov	sp, r7
 8003046:	bd90      	pop	{r4, r7, pc}
 8003048:	08012d38 	.word	0x08012d38
 800304c:	66666667 	.word	0x66666667
 8003050:	08012d04 	.word	0x08012d04
 8003054:	9ee009ef 	.word	0x9ee009ef
 8003058:	08012d30 	.word	0x08012d30

0800305c <RxCarrierSenseInitStatus>:

/* USER CODE END PFP */

/* Exported functions --------------------------------------------------------*/
void RxCarrierSenseInitStatus(void)
{
 800305c:	b480      	push	{r7}
 800305e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN RxCarrierSenseInitStatus_1 */

  /* USER CODE END RxCarrierSenseInitStatus_1 */
  /*Initialises the Flag*/
  rxCarrierSenseFlag = 0;
 8003060:	4b03      	ldr	r3, [pc, #12]	; (8003070 <RxCarrierSenseInitStatus+0x14>)
 8003062:	2200      	movs	r2, #0
 8003064:	601a      	str	r2, [r3, #0]
  /* USER CODE BEGIN RxCarrierSenseInitStatus_2 */

  /* USER CODE END RxCarrierSenseInitStatus_2 */
}
 8003066:	bf00      	nop
 8003068:	46bd      	mov	sp, r7
 800306a:	bc80      	pop	{r7}
 800306c:	4770      	bx	lr
 800306e:	bf00      	nop
 8003070:	20000500 	.word	0x20000500

08003074 <RxCarrierSenseGetStatus>:

int32_t RxCarrierSenseGetStatus(void)
{
 8003074:	b480      	push	{r7}
 8003076:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN RxCarrierSenseGetStatus_1 */

  /* USER CODE END RxCarrierSenseGetStatus_1 */
  return rxCarrierSenseFlag ;
 8003078:	4b02      	ldr	r3, [pc, #8]	; (8003084 <RxCarrierSenseGetStatus+0x10>)
 800307a:	681b      	ldr	r3, [r3, #0]
  /* USER CODE BEGIN RxCarrierSenseGetStatus_2 */

  /* USER CODE END RxCarrierSenseGetStatus_2 */
}
 800307c:	4618      	mov	r0, r3
 800307e:	46bd      	mov	sp, r7
 8003080:	bc80      	pop	{r7}
 8003082:	4770      	bx	lr
 8003084:	20000500 	.word	0x20000500

08003088 <OnTimerTimeoutCsEvt>:

void OnTimerTimeoutCsEvt(void *context)
{
 8003088:	b480      	push	{r7}
 800308a:	b083      	sub	sp, #12
 800308c:	af00      	add	r7, sp, #0
 800308e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN OnTimerTimeoutCsEvt_1 */

  /* USER CODE END OnTimerTimeoutCsEvt_1 */
  rxCarrierSenseFlag = 1;
 8003090:	4b03      	ldr	r3, [pc, #12]	; (80030a0 <OnTimerTimeoutCsEvt+0x18>)
 8003092:	2201      	movs	r2, #1
 8003094:	601a      	str	r2, [r3, #0]
  /* USER CODE BEGIN OnTimerTimeoutCsEvt_2 */

  /* USER CODE END OnTimerTimeoutCsEvt_2 */
}
 8003096:	bf00      	nop
 8003098:	370c      	adds	r7, #12
 800309a:	46bd      	mov	sp, r7
 800309c:	bc80      	pop	{r7}
 800309e:	4770      	bx	lr
 80030a0:	20000500 	.word	0x20000500

080030a4 <E2P_Init>:

/* USER CODE END PFP */

/* Exported functions --------------------------------------------------------*/
void E2P_Init(void)
{
 80030a4:	b580      	push	{r7, lr}
 80030a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN E2P_Init_1 */

  /* USER CODE END E2P_Init_1 */
  HAL_FLASH_Unlock();
 80030a8:	f004 ffa2 	bl	8007ff0 <HAL_FLASH_Unlock>

  if (EE_Init(NO_FORMAT, EE_BASE_ADRESS) != EE_OK)
 80030ac:	490b      	ldr	r1, [pc, #44]	; (80030dc <E2P_Init+0x38>)
 80030ae:	2000      	movs	r0, #0
 80030b0:	f7ff f8be 	bl	8002230 <EE_Init>
 80030b4:	4603      	mov	r3, r0
 80030b6:	2b00      	cmp	r3, #0
 80030b8:	d00b      	beq.n	80030d2 <E2P_Init+0x2e>
  {
    if (EE_Init(FORMAT, EE_BASE_ADRESS) == EE_OK)
 80030ba:	4908      	ldr	r1, [pc, #32]	; (80030dc <E2P_Init+0x38>)
 80030bc:	2001      	movs	r0, #1
 80030be:	f7ff f8b7 	bl	8002230 <EE_Init>
 80030c2:	4603      	mov	r3, r0
 80030c4:	2b00      	cmp	r3, #0
 80030c6:	d102      	bne.n	80030ce <E2P_Init+0x2a>
    {
      E2P_RestoreFs();
 80030c8:	f000 f80a 	bl	80030e0 <E2P_RestoreFs>
 80030cc:	e001      	b.n	80030d2 <E2P_Init+0x2e>
    }
    else
    {
      Error_Handler();
 80030ce:	f000 ffe1 	bl	8004094 <Error_Handler>
    }
  }
  HAL_FLASH_Lock();
 80030d2:	f004 ffaf 	bl	8008034 <HAL_FLASH_Lock>
  /* USER CODE BEGIN E2P_Init_2 */

  /* USER CODE END E2P_Init_2 */
}
 80030d6:	bf00      	nop
 80030d8:	bd80      	pop	{r7, pc}
 80030da:	bf00      	nop
 80030dc:	0801d000 	.word	0x0801d000

080030e0 <E2P_RestoreFs>:

void E2P_RestoreFs(void)
{
 80030e0:	b580      	push	{r7, lr}
 80030e2:	b08a      	sub	sp, #40	; 0x28
 80030e4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN E2P_RestoreFs_1 */

  /* USER CODE END E2P_RestoreFs_1 */
  uint32_t rc3a_config[] = RC3A_CONFIG;
 80030e6:	4a5d      	ldr	r2, [pc, #372]	; (800325c <E2P_RestoreFs+0x17c>)
 80030e8:	f107 031c 	add.w	r3, r7, #28
 80030ec:	ca07      	ldmia	r2, {r0, r1, r2}
 80030ee:	e883 0007 	stmia.w	r3, {r0, r1, r2}
  uint32_t rc3c_config[] = RC3C_CONFIG;
 80030f2:	4a5a      	ldr	r2, [pc, #360]	; (800325c <E2P_RestoreFs+0x17c>)
 80030f4:	f107 0310 	add.w	r3, r7, #16
 80030f8:	ca07      	ldmia	r2, {r0, r1, r2}
 80030fa:	e883 0007 	stmia.w	r3, {r0, r1, r2}
  uint32_t rc5_config[] = RC5_CONFIG;
 80030fe:	4a57      	ldr	r2, [pc, #348]	; (800325c <E2P_RestoreFs+0x17c>)
 8003100:	1d3b      	adds	r3, r7, #4
 8003102:	ca07      	ldmia	r2, {r0, r1, r2}
 8003104:	e883 0007 	stmia.w	r3, {r0, r1, r2}
  HAL_FLASH_Unlock();
 8003108:	f004 ff72 	bl	8007ff0 <HAL_FLASH_Unlock>

  E2P_Write(EE_RSSI_CAL_ID, 0);
 800310c:	2100      	movs	r1, #0
 800310e:	200a      	movs	r0, #10
 8003110:	f000 fb12 	bl	8003738 <E2P_Write>
  E2P_Write(EE_AT_ECHO_ID, 1);   /* AtEcho  =  Set */
 8003114:	2101      	movs	r1, #1
 8003116:	200b      	movs	r0, #11
 8003118:	f000 fb0e 	bl	8003738 <E2P_Write>
  E2P_Write(EE_TX_POWER_RC1_ID, 13);
 800311c:	210d      	movs	r1, #13
 800311e:	200c      	movs	r0, #12
 8003120:	f000 fb0a 	bl	8003738 <E2P_Write>
  E2P_Write(EE_TX_POWER_RC2_ID, 22);
 8003124:	2116      	movs	r1, #22
 8003126:	200d      	movs	r0, #13
 8003128:	f000 fb06 	bl	8003738 <E2P_Write>
  E2P_Write(EE_TX_POWER_RC3A_ID, 13);
 800312c:	210d      	movs	r1, #13
 800312e:	200e      	movs	r0, #14
 8003130:	f000 fb02 	bl	8003738 <E2P_Write>
  E2P_Write(EE_TX_POWER_RC3C_ID, 13);
 8003134:	210d      	movs	r1, #13
 8003136:	200f      	movs	r0, #15
 8003138:	f000 fafe 	bl	8003738 <E2P_Write>
  E2P_Write(EE_TX_POWER_RC4_ID, 22);
 800313c:	2116      	movs	r1, #22
 800313e:	2010      	movs	r0, #16
 8003140:	f000 fafa 	bl	8003738 <E2P_Write>
  E2P_Write(EE_TX_POWER_RC5_ID, 12);
 8003144:	210c      	movs	r1, #12
 8003146:	2011      	movs	r0, #17
 8003148:	f000 faf6 	bl	8003738 <E2P_Write>
  E2P_Write(EE_TX_POWER_RC6_ID, 13);
 800314c:	210d      	movs	r1, #13
 800314e:	2012      	movs	r0, #18
 8003150:	f000 faf2 	bl	8003738 <E2P_Write>
  E2P_Write(EE_TX_POWER_RC7_ID, 13);
 8003154:	210d      	movs	r1, #13
 8003156:	2013      	movs	r0, #19
 8003158:	f000 faee 	bl	8003738 <E2P_Write>
  E2P_Write(EE_SGFX_RC_ID, SFX_RC1);    /* Default RC at device birth*/
 800315c:	2100      	movs	r1, #0
 800315e:	2014      	movs	r0, #20
 8003160:	f000 faea 	bl	8003738 <E2P_Write>
  E2P_Write(EE_SGFX_KEYTYPE_ID, CREDENTIALS_KEY_PRIVATE);
 8003164:	2100      	movs	r1, #0
 8003166:	2015      	movs	r0, #21
 8003168:	f000 fae6 	bl	8003738 <E2P_Write>
  E2P_Write(EE_MACROCH_CONFIG_WORD0_RC2_ID, RC2_SET_STD_CONFIG_SM_WORD_0);
 800316c:	2101      	movs	r1, #1
 800316e:	2016      	movs	r0, #22
 8003170:	f000 fae2 	bl	8003738 <E2P_Write>
  E2P_Write(EE_MACROCH_CONFIG_WORD1_RC2_ID, RC2_SET_STD_CONFIG_SM_WORD_1);
 8003174:	2100      	movs	r1, #0
 8003176:	2017      	movs	r0, #23
 8003178:	f000 fade 	bl	8003738 <E2P_Write>
  E2P_Write(EE_MACROCH_CONFIG_WORD2_RC2_ID, RC2_SET_STD_CONFIG_SM_WORD_2);
 800317c:	2100      	movs	r1, #0
 800317e:	2018      	movs	r0, #24
 8003180:	f000 fada 	bl	8003738 <E2P_Write>
  E2P_Write(EE_MACROCH_CONFIG_WORD0_RC3A_ID, rc3a_config[0]);
 8003184:	69fb      	ldr	r3, [r7, #28]
 8003186:	4619      	mov	r1, r3
 8003188:	2019      	movs	r0, #25
 800318a:	f000 fad5 	bl	8003738 <E2P_Write>
  E2P_Write(EE_MACROCH_CONFIG_WORD1_RC3A_ID, rc3a_config[1]);
 800318e:	6a3b      	ldr	r3, [r7, #32]
 8003190:	4619      	mov	r1, r3
 8003192:	201a      	movs	r0, #26
 8003194:	f000 fad0 	bl	8003738 <E2P_Write>
  E2P_Write(EE_MACROCH_CONFIG_WORD2_RC3A_ID, rc3a_config[2]);
 8003198:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800319a:	4619      	mov	r1, r3
 800319c:	201b      	movs	r0, #27
 800319e:	f000 facb 	bl	8003738 <E2P_Write>
  E2P_Write(EE_MACROCH_CONFIG_WORD0_RC3C_ID, rc3c_config[0]);
 80031a2:	693b      	ldr	r3, [r7, #16]
 80031a4:	4619      	mov	r1, r3
 80031a6:	201c      	movs	r0, #28
 80031a8:	f000 fac6 	bl	8003738 <E2P_Write>
  E2P_Write(EE_MACROCH_CONFIG_WORD1_RC3C_ID, rc3c_config[1]);
 80031ac:	697b      	ldr	r3, [r7, #20]
 80031ae:	4619      	mov	r1, r3
 80031b0:	201d      	movs	r0, #29
 80031b2:	f000 fac1 	bl	8003738 <E2P_Write>
  E2P_Write(EE_MACROCH_CONFIG_WORD2_RC3C_ID, rc3c_config[2]);
 80031b6:	69bb      	ldr	r3, [r7, #24]
 80031b8:	4619      	mov	r1, r3
 80031ba:	201e      	movs	r0, #30
 80031bc:	f000 fabc 	bl	8003738 <E2P_Write>
  E2P_Write(EE_MACROCH_CONFIG_WORD0_RC4_ID, RC4_SET_STD_CONFIG_SM_WORD_0);
 80031c0:	2100      	movs	r1, #0
 80031c2:	201f      	movs	r0, #31
 80031c4:	f000 fab8 	bl	8003738 <E2P_Write>
  E2P_Write(EE_MACROCH_CONFIG_WORD1_RC4_ID, RC4_SET_STD_CONFIG_SM_WORD_1);
 80031c8:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 80031cc:	2020      	movs	r0, #32
 80031ce:	f000 fab3 	bl	8003738 <E2P_Write>
  E2P_Write(EE_MACROCH_CONFIG_WORD2_RC4_ID, RC4_SET_STD_CONFIG_SM_WORD_2);
 80031d2:	2100      	movs	r1, #0
 80031d4:	2021      	movs	r0, #33	; 0x21
 80031d6:	f000 faaf 	bl	8003738 <E2P_Write>
  E2P_Write(EE_MACROCH_CONFIG_WORD0_RC5_ID, rc5_config[0]);
 80031da:	687b      	ldr	r3, [r7, #4]
 80031dc:	4619      	mov	r1, r3
 80031de:	2022      	movs	r0, #34	; 0x22
 80031e0:	f000 faaa 	bl	8003738 <E2P_Write>
  E2P_Write(EE_MACROCH_CONFIG_WORD1_RC5_ID, rc5_config[1]);
 80031e4:	68bb      	ldr	r3, [r7, #8]
 80031e6:	4619      	mov	r1, r3
 80031e8:	2023      	movs	r0, #35	; 0x23
 80031ea:	f000 faa5 	bl	8003738 <E2P_Write>
  E2P_Write(EE_MACROCH_CONFIG_WORD2_RC5_ID, rc5_config[2]);
 80031ee:	68fb      	ldr	r3, [r7, #12]
 80031f0:	4619      	mov	r1, r3
 80031f2:	2024      	movs	r0, #36	; 0x24
 80031f4:	f000 faa0 	bl	8003738 <E2P_Write>
  E2P_Write(EE_SE_NVM_0_ID, 0xFF);
 80031f8:	21ff      	movs	r1, #255	; 0xff
 80031fa:	2001      	movs	r0, #1
 80031fc:	f000 fa9c 	bl	8003738 <E2P_Write>
  E2P_Write(EE_SE_NVM_1_ID, 0x0F);
 8003200:	210f      	movs	r1, #15
 8003202:	2002      	movs	r0, #2
 8003204:	f000 fa98 	bl	8003738 <E2P_Write>
  E2P_Write(EE_SE_NVM_2_ID, 0);
 8003208:	2100      	movs	r1, #0
 800320a:	2003      	movs	r0, #3
 800320c:	f000 fa94 	bl	8003738 <E2P_Write>
  E2P_Write(EE_SE_NVM_3_ID, 0);
 8003210:	2100      	movs	r1, #0
 8003212:	2004      	movs	r0, #4
 8003214:	f000 fa90 	bl	8003738 <E2P_Write>
  E2P_Write(EE_SE_NVM_4_ID, 0xFF);
 8003218:	21ff      	movs	r1, #255	; 0xff
 800321a:	2005      	movs	r0, #5
 800321c:	f000 fa8c 	bl	8003738 <E2P_Write>
  E2P_Write(EE_MCU_NVM_0_ID, 0);
 8003220:	2100      	movs	r1, #0
 8003222:	2006      	movs	r0, #6
 8003224:	f000 fa88 	bl	8003738 <E2P_Write>
  E2P_Write(EE_MCU_NVM_1_ID, 0);
 8003228:	2100      	movs	r1, #0
 800322a:	2007      	movs	r0, #7
 800322c:	f000 fa84 	bl	8003738 <E2P_Write>
  E2P_Write(EE_MCU_NVM_2_ID, 0);
 8003230:	2100      	movs	r1, #0
 8003232:	2008      	movs	r0, #8
 8003234:	f000 fa80 	bl	8003738 <E2P_Write>
  E2P_Write(EE_MCU_NVM_3_ID, 0);
 8003238:	2100      	movs	r1, #0
 800323a:	2009      	movs	r0, #9
 800323c:	f000 fa7c 	bl	8003738 <E2P_Write>
  E2P_Write(EE_SGFX_ENCRYPTIONFLAG_ID, 0);
 8003240:	2100      	movs	r1, #0
 8003242:	2025      	movs	r0, #37	; 0x25
 8003244:	f000 fa78 	bl	8003738 <E2P_Write>
  E2P_Write(EE_SGFX_VERBOSELEVEL_ID, 0);
 8003248:	2100      	movs	r1, #0
 800324a:	2026      	movs	r0, #38	; 0x26
 800324c:	f000 fa74 	bl	8003738 <E2P_Write>

  HAL_FLASH_Lock();
 8003250:	f004 fef0 	bl	8008034 <HAL_FLASH_Lock>
  /* USER CODE BEGIN E2P_RestoreFs_2 */

  /* USER CODE END E2P_RestoreFs_2 */
}
 8003254:	bf00      	nop
 8003256:	3728      	adds	r7, #40	; 0x28
 8003258:	46bd      	mov	sp, r7
 800325a:	bd80      	pop	{r7, pc}
 800325c:	08012d44 	.word	0x08012d44

08003260 <E2P_Read_Power>:

int8_t E2P_Read_Power(sfx_rc_enum_t SgfxRc)
{
 8003260:	b580      	push	{r7, lr}
 8003262:	b084      	sub	sp, #16
 8003264:	af00      	add	r7, sp, #0
 8003266:	4603      	mov	r3, r0
 8003268:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN E2P_Read_Power_1 */

  /* USER CODE END E2P_Read_Power_1 */
  uint32_t power ;
  switch (SgfxRc)
 800326a:	79fb      	ldrb	r3, [r7, #7]
 800326c:	2b07      	cmp	r3, #7
 800326e:	d84b      	bhi.n	8003308 <E2P_Read_Power+0xa8>
 8003270:	a201      	add	r2, pc, #4	; (adr r2, 8003278 <E2P_Read_Power+0x18>)
 8003272:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003276:	bf00      	nop
 8003278:	08003299 	.word	0x08003299
 800327c:	080032a7 	.word	0x080032a7
 8003280:	080032b5 	.word	0x080032b5
 8003284:	080032c3 	.word	0x080032c3
 8003288:	080032d1 	.word	0x080032d1
 800328c:	080032df 	.word	0x080032df
 8003290:	080032ed 	.word	0x080032ed
 8003294:	080032fb 	.word	0x080032fb
  {
    case SFX_RC1:
      E2P_Read(EE_TX_POWER_RC1_ID, &power);
 8003298:	f107 030c 	add.w	r3, r7, #12
 800329c:	4619      	mov	r1, r3
 800329e:	200c      	movs	r0, #12
 80032a0:	f000 fa62 	bl	8003768 <E2P_Read>
      break;
 80032a4:	e031      	b.n	800330a <E2P_Read_Power+0xaa>
    case SFX_RC2:
      E2P_Read(EE_TX_POWER_RC2_ID, &power);
 80032a6:	f107 030c 	add.w	r3, r7, #12
 80032aa:	4619      	mov	r1, r3
 80032ac:	200d      	movs	r0, #13
 80032ae:	f000 fa5b 	bl	8003768 <E2P_Read>
      break;
 80032b2:	e02a      	b.n	800330a <E2P_Read_Power+0xaa>
    case SFX_RC3A:
      E2P_Read(EE_TX_POWER_RC3A_ID, &power);
 80032b4:	f107 030c 	add.w	r3, r7, #12
 80032b8:	4619      	mov	r1, r3
 80032ba:	200e      	movs	r0, #14
 80032bc:	f000 fa54 	bl	8003768 <E2P_Read>
      break;
 80032c0:	e023      	b.n	800330a <E2P_Read_Power+0xaa>
    case SFX_RC3C:
      E2P_Read(EE_TX_POWER_RC3C_ID, &power);
 80032c2:	f107 030c 	add.w	r3, r7, #12
 80032c6:	4619      	mov	r1, r3
 80032c8:	200f      	movs	r0, #15
 80032ca:	f000 fa4d 	bl	8003768 <E2P_Read>
      break;
 80032ce:	e01c      	b.n	800330a <E2P_Read_Power+0xaa>
    case SFX_RC4:
      E2P_Read(EE_TX_POWER_RC4_ID, &power);
 80032d0:	f107 030c 	add.w	r3, r7, #12
 80032d4:	4619      	mov	r1, r3
 80032d6:	2010      	movs	r0, #16
 80032d8:	f000 fa46 	bl	8003768 <E2P_Read>
      break;
 80032dc:	e015      	b.n	800330a <E2P_Read_Power+0xaa>
    case SFX_RC5:
      E2P_Read(EE_TX_POWER_RC5_ID, &power);
 80032de:	f107 030c 	add.w	r3, r7, #12
 80032e2:	4619      	mov	r1, r3
 80032e4:	2011      	movs	r0, #17
 80032e6:	f000 fa3f 	bl	8003768 <E2P_Read>
      break;
 80032ea:	e00e      	b.n	800330a <E2P_Read_Power+0xaa>
    case SFX_RC6:
      E2P_Read(EE_TX_POWER_RC6_ID, &power);
 80032ec:	f107 030c 	add.w	r3, r7, #12
 80032f0:	4619      	mov	r1, r3
 80032f2:	2012      	movs	r0, #18
 80032f4:	f000 fa38 	bl	8003768 <E2P_Read>
      break;
 80032f8:	e007      	b.n	800330a <E2P_Read_Power+0xaa>
    case SFX_RC7:
      E2P_Read(EE_TX_POWER_RC7_ID, &power);
 80032fa:	f107 030c 	add.w	r3, r7, #12
 80032fe:	4619      	mov	r1, r3
 8003300:	2013      	movs	r0, #19
 8003302:	f000 fa31 	bl	8003768 <E2P_Read>
      break;
 8003306:	e000      	b.n	800330a <E2P_Read_Power+0xaa>
    default:
      break;
 8003308:	bf00      	nop
  }
  return (int8_t) power;
 800330a:	68fb      	ldr	r3, [r7, #12]
 800330c:	b25b      	sxtb	r3, r3
  /* USER CODE BEGIN E2P_Read_Power_2 */

  /* USER CODE END E2P_Read_Power_2 */
}
 800330e:	4618      	mov	r0, r3
 8003310:	3710      	adds	r7, #16
 8003312:	46bd      	mov	sp, r7
 8003314:	bd80      	pop	{r7, pc}
 8003316:	bf00      	nop

08003318 <E2P_Read_Rc>:

  /* USER CODE END E2P_Write_Power_2 */
}

sfx_rc_enum_t E2P_Read_Rc(void)
{
 8003318:	b580      	push	{r7, lr}
 800331a:	b082      	sub	sp, #8
 800331c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN E2P_Read_Rc_1 */

  /* USER CODE END E2P_Read_Rc_1 */
  uint32_t SgfxRc ;
  E2P_Read(EE_SGFX_RC_ID, &SgfxRc);
 800331e:	1d3b      	adds	r3, r7, #4
 8003320:	4619      	mov	r1, r3
 8003322:	2014      	movs	r0, #20
 8003324:	f000 fa20 	bl	8003768 <E2P_Read>
  return (sfx_rc_enum_t) SgfxRc;
 8003328:	687b      	ldr	r3, [r7, #4]
 800332a:	b2db      	uxtb	r3, r3
  /* USER CODE BEGIN E2P_Read_Rc_2 */

  /* USER CODE END E2P_Read_Rc_2 */
}
 800332c:	4618      	mov	r0, r3
 800332e:	3708      	adds	r7, #8
 8003330:	46bd      	mov	sp, r7
 8003332:	bd80      	pop	{r7, pc}

08003334 <E2P_Write_Rc>:

void E2P_Write_Rc(sfx_rc_enum_t SgfxRc)
{
 8003334:	b580      	push	{r7, lr}
 8003336:	b082      	sub	sp, #8
 8003338:	af00      	add	r7, sp, #0
 800333a:	4603      	mov	r3, r0
 800333c:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN E2P_Write_Rc_1 */

  /* USER CODE END E2P_Write_Rc_1 */
  HAL_FLASH_Unlock();
 800333e:	f004 fe57 	bl	8007ff0 <HAL_FLASH_Unlock>

  E2P_Write(EE_SGFX_RC_ID, (uint32_t) SgfxRc);
 8003342:	79fb      	ldrb	r3, [r7, #7]
 8003344:	4619      	mov	r1, r3
 8003346:	2014      	movs	r0, #20
 8003348:	f000 f9f6 	bl	8003738 <E2P_Write>

  HAL_FLASH_Lock();
 800334c:	f004 fe72 	bl	8008034 <HAL_FLASH_Lock>
  /* USER CODE BEGIN E2P_Write_Rc_2 */

  /* USER CODE END E2P_Write_Rc_2 */
}
 8003350:	bf00      	nop
 8003352:	3708      	adds	r7, #8
 8003354:	46bd      	mov	sp, r7
 8003356:	bd80      	pop	{r7, pc}

08003358 <E2P_Read_AtEcho>:

  /* USER CODE END E2P_Write_RssiCal_2 */
}

uint32_t E2P_Read_AtEcho(void)
{
 8003358:	b580      	push	{r7, lr}
 800335a:	b082      	sub	sp, #8
 800335c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN E2P_Read_AtEcho_1 */

  /* USER CODE END E2P_Read_AtEcho_1 */
  uint32_t at_echo ;
  E2P_Read(EE_AT_ECHO_ID, &at_echo);
 800335e:	1d3b      	adds	r3, r7, #4
 8003360:	4619      	mov	r1, r3
 8003362:	200b      	movs	r0, #11
 8003364:	f000 fa00 	bl	8003768 <E2P_Read>
  return (E2P_flagStatus_t) at_echo;
 8003368:	687b      	ldr	r3, [r7, #4]
 800336a:	b2db      	uxtb	r3, r3
  /* USER CODE BEGIN E2P_Read_AtEcho_2 */

  /* USER CODE END E2P_Read_AtEcho_2 */
}
 800336c:	4618      	mov	r0, r3
 800336e:	3708      	adds	r7, #8
 8003370:	46bd      	mov	sp, r7
 8003372:	bd80      	pop	{r7, pc}

08003374 <E2P_Read_KeyType>:

  /* USER CODE END E2P_Write_AtEcho_2 */
}

sfx_key_type_t E2P_Read_KeyType(void)
{
 8003374:	b580      	push	{r7, lr}
 8003376:	b082      	sub	sp, #8
 8003378:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN E2P_Read_KeyType_1 */

  /* USER CODE END E2P_Read_KeyType_1 */
  uint32_t data_from_eeprom;
  E2P_Read(EE_SGFX_KEYTYPE_ID, &data_from_eeprom);
 800337a:	1d3b      	adds	r3, r7, #4
 800337c:	4619      	mov	r1, r3
 800337e:	2015      	movs	r0, #21
 8003380:	f000 f9f2 	bl	8003768 <E2P_Read>
  return (sfx_key_type_t) data_from_eeprom;
 8003384:	687b      	ldr	r3, [r7, #4]
 8003386:	b2db      	uxtb	r3, r3
  /* USER CODE BEGIN E2P_Read_KeyType_2 */

  /* USER CODE END E2P_Read_KeyType_2 */
}
 8003388:	4618      	mov	r0, r3
 800338a:	3708      	adds	r7, #8
 800338c:	46bd      	mov	sp, r7
 800338e:	bd80      	pop	{r7, pc}

08003390 <E2P_Read_EncryptionFlag>:

  /* USER CODE END E2P_Write_KeyType_2 */
}

uint8_t E2P_Read_EncryptionFlag(void)
{
 8003390:	b580      	push	{r7, lr}
 8003392:	b082      	sub	sp, #8
 8003394:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN E2P_Read_EncryptionFlag_1 */

  /* USER CODE END E2P_Read_EncryptionFlag_1 */
  uint32_t data_from_eeprom;
  E2P_Read(EE_SGFX_ENCRYPTIONFLAG_ID, &data_from_eeprom);
 8003396:	1d3b      	adds	r3, r7, #4
 8003398:	4619      	mov	r1, r3
 800339a:	2025      	movs	r0, #37	; 0x25
 800339c:	f000 f9e4 	bl	8003768 <E2P_Read>
  return (uint8_t) data_from_eeprom;
 80033a0:	687b      	ldr	r3, [r7, #4]
 80033a2:	b2db      	uxtb	r3, r3
  /* USER CODE BEGIN E2P_Read_EncryptionFlag_2 */

  /* USER CODE END E2P_Read_EncryptionFlag_2 */
}
 80033a4:	4618      	mov	r0, r3
 80033a6:	3708      	adds	r7, #8
 80033a8:	46bd      	mov	sp, r7
 80033aa:	bd80      	pop	{r7, pc}

080033ac <E2P_Read_VerboseLevel>:

  /* USER CODE END E2P_Write_EncryptionFlag_2 */
}

uint8_t E2P_Read_VerboseLevel(void)
{
 80033ac:	b580      	push	{r7, lr}
 80033ae:	b082      	sub	sp, #8
 80033b0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN E2P_Read_VerboseLevel_1 */

  /* USER CODE END E2P_Read_VerboseLevel_1 */
  uint32_t data_from_eeprom;
  E2P_Read(EE_SGFX_VERBOSELEVEL_ID, &data_from_eeprom);
 80033b2:	1d3b      	adds	r3, r7, #4
 80033b4:	4619      	mov	r1, r3
 80033b6:	2026      	movs	r0, #38	; 0x26
 80033b8:	f000 f9d6 	bl	8003768 <E2P_Read>
  return (uint8_t) data_from_eeprom;
 80033bc:	687b      	ldr	r3, [r7, #4]
 80033be:	b2db      	uxtb	r3, r3
  /* USER CODE BEGIN E2P_Read_VerboseLevel_2 */

  /* USER CODE END E2P_Read_VerboseLevel_2 */
}
 80033c0:	4618      	mov	r0, r3
 80033c2:	3708      	adds	r7, #8
 80033c4:	46bd      	mov	sp, r7
 80033c6:	bd80      	pop	{r7, pc}

080033c8 <E2P_Read_ConfigWords>:

  /* USER CODE END E2P_Write_VerboseLevel_1 */
}

void E2P_Read_ConfigWords(sfx_rc_enum_t sfx_rc, sfx_u32 config_words[3])
{
 80033c8:	b580      	push	{r7, lr}
 80033ca:	b082      	sub	sp, #8
 80033cc:	af00      	add	r7, sp, #0
 80033ce:	4603      	mov	r3, r0
 80033d0:	6039      	str	r1, [r7, #0]
 80033d2:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN E2P_Read_ConfigWords_1 */

  /* USER CODE END E2P_Read_ConfigWords_1 */
  switch (sfx_rc)
 80033d4:	79fb      	ldrb	r3, [r7, #7]
 80033d6:	2b07      	cmp	r3, #7
 80033d8:	d867      	bhi.n	80034aa <E2P_Read_ConfigWords+0xe2>
 80033da:	a201      	add	r2, pc, #4	; (adr r2, 80033e0 <E2P_Read_ConfigWords+0x18>)
 80033dc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80033e0:	080034ab 	.word	0x080034ab
 80033e4:	08003401 	.word	0x08003401
 80033e8:	08003423 	.word	0x08003423
 80033ec:	08003445 	.word	0x08003445
 80033f0:	08003467 	.word	0x08003467
 80033f4:	08003489 	.word	0x08003489
 80033f8:	080034ab 	.word	0x080034ab
 80033fc:	080034ab 	.word	0x080034ab
    {
      break;
    }
    case SFX_RC2:
    {
      E2P_Read(EE_MACROCH_CONFIG_WORD0_RC2_ID, (uint32_t *) &config_words[0]);
 8003400:	6839      	ldr	r1, [r7, #0]
 8003402:	2016      	movs	r0, #22
 8003404:	f000 f9b0 	bl	8003768 <E2P_Read>
      E2P_Read(EE_MACROCH_CONFIG_WORD1_RC2_ID, (uint32_t *) &config_words[1]);
 8003408:	683b      	ldr	r3, [r7, #0]
 800340a:	3304      	adds	r3, #4
 800340c:	4619      	mov	r1, r3
 800340e:	2017      	movs	r0, #23
 8003410:	f000 f9aa 	bl	8003768 <E2P_Read>
      E2P_Read(EE_MACROCH_CONFIG_WORD2_RC2_ID, (uint32_t *) &config_words[2]);
 8003414:	683b      	ldr	r3, [r7, #0]
 8003416:	3308      	adds	r3, #8
 8003418:	4619      	mov	r1, r3
 800341a:	2018      	movs	r0, #24
 800341c:	f000 f9a4 	bl	8003768 <E2P_Read>
      break;
 8003420:	e044      	b.n	80034ac <E2P_Read_ConfigWords+0xe4>
    }
    case SFX_RC3A:
    {
      E2P_Read(EE_MACROCH_CONFIG_WORD0_RC3A_ID, (uint32_t *) &config_words[0]);
 8003422:	6839      	ldr	r1, [r7, #0]
 8003424:	2019      	movs	r0, #25
 8003426:	f000 f99f 	bl	8003768 <E2P_Read>
      E2P_Read(EE_MACROCH_CONFIG_WORD1_RC3A_ID, (uint32_t *) &config_words[1]);
 800342a:	683b      	ldr	r3, [r7, #0]
 800342c:	3304      	adds	r3, #4
 800342e:	4619      	mov	r1, r3
 8003430:	201a      	movs	r0, #26
 8003432:	f000 f999 	bl	8003768 <E2P_Read>
      E2P_Read(EE_MACROCH_CONFIG_WORD2_RC3A_ID, (uint32_t *) &config_words[2]);
 8003436:	683b      	ldr	r3, [r7, #0]
 8003438:	3308      	adds	r3, #8
 800343a:	4619      	mov	r1, r3
 800343c:	201b      	movs	r0, #27
 800343e:	f000 f993 	bl	8003768 <E2P_Read>

      break;
 8003442:	e033      	b.n	80034ac <E2P_Read_ConfigWords+0xe4>
    }
    case SFX_RC3C:
    {

      E2P_Read(EE_MACROCH_CONFIG_WORD0_RC3C_ID, (uint32_t *) &config_words[0]);
 8003444:	6839      	ldr	r1, [r7, #0]
 8003446:	201c      	movs	r0, #28
 8003448:	f000 f98e 	bl	8003768 <E2P_Read>
      E2P_Read(EE_MACROCH_CONFIG_WORD1_RC3C_ID, (uint32_t *) &config_words[1]);
 800344c:	683b      	ldr	r3, [r7, #0]
 800344e:	3304      	adds	r3, #4
 8003450:	4619      	mov	r1, r3
 8003452:	201d      	movs	r0, #29
 8003454:	f000 f988 	bl	8003768 <E2P_Read>
      E2P_Read(EE_MACROCH_CONFIG_WORD2_RC3C_ID, (uint32_t *) &config_words[2]);
 8003458:	683b      	ldr	r3, [r7, #0]
 800345a:	3308      	adds	r3, #8
 800345c:	4619      	mov	r1, r3
 800345e:	201e      	movs	r0, #30
 8003460:	f000 f982 	bl	8003768 <E2P_Read>

      break;
 8003464:	e022      	b.n	80034ac <E2P_Read_ConfigWords+0xe4>
    }
    case SFX_RC4:
    {
      E2P_Read(EE_MACROCH_CONFIG_WORD0_RC4_ID, (uint32_t *) &config_words[0]);
 8003466:	6839      	ldr	r1, [r7, #0]
 8003468:	201f      	movs	r0, #31
 800346a:	f000 f97d 	bl	8003768 <E2P_Read>
      E2P_Read(EE_MACROCH_CONFIG_WORD1_RC4_ID, (uint32_t *) &config_words[1]);
 800346e:	683b      	ldr	r3, [r7, #0]
 8003470:	3304      	adds	r3, #4
 8003472:	4619      	mov	r1, r3
 8003474:	2020      	movs	r0, #32
 8003476:	f000 f977 	bl	8003768 <E2P_Read>
      E2P_Read(EE_MACROCH_CONFIG_WORD2_RC4_ID, (uint32_t *) &config_words[2]);
 800347a:	683b      	ldr	r3, [r7, #0]
 800347c:	3308      	adds	r3, #8
 800347e:	4619      	mov	r1, r3
 8003480:	2021      	movs	r0, #33	; 0x21
 8003482:	f000 f971 	bl	8003768 <E2P_Read>
      break;
 8003486:	e011      	b.n	80034ac <E2P_Read_ConfigWords+0xe4>
    }
    case SFX_RC5:
    {
      E2P_Read(EE_MACROCH_CONFIG_WORD0_RC5_ID, (uint32_t *) &config_words[0]);
 8003488:	6839      	ldr	r1, [r7, #0]
 800348a:	2022      	movs	r0, #34	; 0x22
 800348c:	f000 f96c 	bl	8003768 <E2P_Read>
      E2P_Read(EE_MACROCH_CONFIG_WORD1_RC5_ID, (uint32_t *) &config_words[1]);
 8003490:	683b      	ldr	r3, [r7, #0]
 8003492:	3304      	adds	r3, #4
 8003494:	4619      	mov	r1, r3
 8003496:	2023      	movs	r0, #35	; 0x23
 8003498:	f000 f966 	bl	8003768 <E2P_Read>
      E2P_Read(EE_MACROCH_CONFIG_WORD2_RC5_ID, (uint32_t *) &config_words[2]);
 800349c:	683b      	ldr	r3, [r7, #0]
 800349e:	3308      	adds	r3, #8
 80034a0:	4619      	mov	r1, r3
 80034a2:	2024      	movs	r0, #36	; 0x24
 80034a4:	f000 f960 	bl	8003768 <E2P_Read>

      break;
 80034a8:	e000      	b.n	80034ac <E2P_Read_ConfigWords+0xe4>
    case SFX_RC7:
    {
      break;
    }
    default:
      break;
 80034aa:	bf00      	nop
  }
  /* USER CODE BEGIN E2P_Read_ConfigWords_2 */

  /* USER CODE END E2P_Read_ConfigWords_2 */
}
 80034ac:	bf00      	nop
 80034ae:	3708      	adds	r7, #8
 80034b0:	46bd      	mov	sp, r7
 80034b2:	bd80      	pop	{r7, pc}

080034b4 <E2P_Read_SeNvm>:

  /* USER CODE END E2P_Write_ConfigWords_2 */
}

E2P_ErrorStatus_t E2P_Read_SeNvm(sfx_u8 *read_data, uint32_t len)
{
 80034b4:	b580      	push	{r7, lr}
 80034b6:	b086      	sub	sp, #24
 80034b8:	af00      	add	r7, sp, #0
 80034ba:	6078      	str	r0, [r7, #4]
 80034bc:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN E2P_Read_SeNvm_1 */

  /* USER CODE END E2P_Read_SeNvm_1 */
  E2P_ErrorStatus_t error = E2P_OK;
 80034be:	2301      	movs	r3, #1
 80034c0:	75fb      	strb	r3, [r7, #23]
  int32_t i = 0;
 80034c2:	2300      	movs	r3, #0
 80034c4:	613b      	str	r3, [r7, #16]
  uint32_t data_from_eeprom;

  E2P_Read(EE_SE_NVM_0_ID, &data_from_eeprom);
 80034c6:	f107 030c 	add.w	r3, r7, #12
 80034ca:	4619      	mov	r1, r3
 80034cc:	2001      	movs	r0, #1
 80034ce:	f000 f94b 	bl	8003768 <E2P_Read>
  read_data[i++] = (sfx_u8) data_from_eeprom;
 80034d2:	68f9      	ldr	r1, [r7, #12]
 80034d4:	693b      	ldr	r3, [r7, #16]
 80034d6:	1c5a      	adds	r2, r3, #1
 80034d8:	613a      	str	r2, [r7, #16]
 80034da:	461a      	mov	r2, r3
 80034dc:	687b      	ldr	r3, [r7, #4]
 80034de:	4413      	add	r3, r2
 80034e0:	b2ca      	uxtb	r2, r1
 80034e2:	701a      	strb	r2, [r3, #0]
  E2P_Read(EE_SE_NVM_1_ID, &data_from_eeprom);
 80034e4:	f107 030c 	add.w	r3, r7, #12
 80034e8:	4619      	mov	r1, r3
 80034ea:	2002      	movs	r0, #2
 80034ec:	f000 f93c 	bl	8003768 <E2P_Read>
  read_data[i++] = (sfx_u8) data_from_eeprom;
 80034f0:	68f9      	ldr	r1, [r7, #12]
 80034f2:	693b      	ldr	r3, [r7, #16]
 80034f4:	1c5a      	adds	r2, r3, #1
 80034f6:	613a      	str	r2, [r7, #16]
 80034f8:	461a      	mov	r2, r3
 80034fa:	687b      	ldr	r3, [r7, #4]
 80034fc:	4413      	add	r3, r2
 80034fe:	b2ca      	uxtb	r2, r1
 8003500:	701a      	strb	r2, [r3, #0]
  E2P_Read(EE_SE_NVM_2_ID, &data_from_eeprom);
 8003502:	f107 030c 	add.w	r3, r7, #12
 8003506:	4619      	mov	r1, r3
 8003508:	2003      	movs	r0, #3
 800350a:	f000 f92d 	bl	8003768 <E2P_Read>
  read_data[i++] = (sfx_u8) data_from_eeprom;;
 800350e:	68f9      	ldr	r1, [r7, #12]
 8003510:	693b      	ldr	r3, [r7, #16]
 8003512:	1c5a      	adds	r2, r3, #1
 8003514:	613a      	str	r2, [r7, #16]
 8003516:	461a      	mov	r2, r3
 8003518:	687b      	ldr	r3, [r7, #4]
 800351a:	4413      	add	r3, r2
 800351c:	b2ca      	uxtb	r2, r1
 800351e:	701a      	strb	r2, [r3, #0]
  E2P_Read(EE_SE_NVM_3_ID, &data_from_eeprom);
 8003520:	f107 030c 	add.w	r3, r7, #12
 8003524:	4619      	mov	r1, r3
 8003526:	2004      	movs	r0, #4
 8003528:	f000 f91e 	bl	8003768 <E2P_Read>
  read_data[i++] = (sfx_u8) data_from_eeprom;
 800352c:	68f9      	ldr	r1, [r7, #12]
 800352e:	693b      	ldr	r3, [r7, #16]
 8003530:	1c5a      	adds	r2, r3, #1
 8003532:	613a      	str	r2, [r7, #16]
 8003534:	461a      	mov	r2, r3
 8003536:	687b      	ldr	r3, [r7, #4]
 8003538:	4413      	add	r3, r2
 800353a:	b2ca      	uxtb	r2, r1
 800353c:	701a      	strb	r2, [r3, #0]
  E2P_Read(EE_SE_NVM_4_ID, &data_from_eeprom);
 800353e:	f107 030c 	add.w	r3, r7, #12
 8003542:	4619      	mov	r1, r3
 8003544:	2005      	movs	r0, #5
 8003546:	f000 f90f 	bl	8003768 <E2P_Read>
  read_data[i++] = (sfx_u8) data_from_eeprom;
 800354a:	68f9      	ldr	r1, [r7, #12]
 800354c:	693b      	ldr	r3, [r7, #16]
 800354e:	1c5a      	adds	r2, r3, #1
 8003550:	613a      	str	r2, [r7, #16]
 8003552:	461a      	mov	r2, r3
 8003554:	687b      	ldr	r3, [r7, #4]
 8003556:	4413      	add	r3, r2
 8003558:	b2ca      	uxtb	r2, r1
 800355a:	701a      	strb	r2, [r3, #0]

  if (i != len)
 800355c:	693b      	ldr	r3, [r7, #16]
 800355e:	683a      	ldr	r2, [r7, #0]
 8003560:	429a      	cmp	r2, r3
 8003562:	d001      	beq.n	8003568 <E2P_Read_SeNvm+0xb4>
  {
    error =  E2P_KO;
 8003564:	2300      	movs	r3, #0
 8003566:	75fb      	strb	r3, [r7, #23]
  }
  return error;
 8003568:	7dfb      	ldrb	r3, [r7, #23]
  /* USER CODE BEGIN E2P_Read_SeNvm_2 */

  /* USER CODE END E2P_Read_SeNvm_2 */
}
 800356a:	4618      	mov	r0, r3
 800356c:	3718      	adds	r7, #24
 800356e:	46bd      	mov	sp, r7
 8003570:	bd80      	pop	{r7, pc}

08003572 <E2P_Write_SeNvm>:

E2P_ErrorStatus_t E2P_Write_SeNvm(sfx_u8 *data_to_write,  uint32_t len)
{
 8003572:	b580      	push	{r7, lr}
 8003574:	b084      	sub	sp, #16
 8003576:	af00      	add	r7, sp, #0
 8003578:	6078      	str	r0, [r7, #4]
 800357a:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN E2P_Write_SeNvm_1 */

  /* USER CODE END E2P_Write_SeNvm_1 */
  E2P_ErrorStatus_t error = E2P_OK;
 800357c:	2301      	movs	r3, #1
 800357e:	73fb      	strb	r3, [r7, #15]
  int32_t i = 0;
 8003580:	2300      	movs	r3, #0
 8003582:	60bb      	str	r3, [r7, #8]

  HAL_FLASH_Unlock();
 8003584:	f004 fd34 	bl	8007ff0 <HAL_FLASH_Unlock>

  E2P_Write(EE_SE_NVM_0_ID, (uint32_t) data_to_write[i++]);
 8003588:	68bb      	ldr	r3, [r7, #8]
 800358a:	1c5a      	adds	r2, r3, #1
 800358c:	60ba      	str	r2, [r7, #8]
 800358e:	461a      	mov	r2, r3
 8003590:	687b      	ldr	r3, [r7, #4]
 8003592:	4413      	add	r3, r2
 8003594:	781b      	ldrb	r3, [r3, #0]
 8003596:	4619      	mov	r1, r3
 8003598:	2001      	movs	r0, #1
 800359a:	f000 f8cd 	bl	8003738 <E2P_Write>
  E2P_Write(EE_SE_NVM_1_ID, (uint32_t) data_to_write[i++]);
 800359e:	68bb      	ldr	r3, [r7, #8]
 80035a0:	1c5a      	adds	r2, r3, #1
 80035a2:	60ba      	str	r2, [r7, #8]
 80035a4:	461a      	mov	r2, r3
 80035a6:	687b      	ldr	r3, [r7, #4]
 80035a8:	4413      	add	r3, r2
 80035aa:	781b      	ldrb	r3, [r3, #0]
 80035ac:	4619      	mov	r1, r3
 80035ae:	2002      	movs	r0, #2
 80035b0:	f000 f8c2 	bl	8003738 <E2P_Write>
  E2P_Write(EE_SE_NVM_2_ID, (uint32_t) data_to_write[i++]);
 80035b4:	68bb      	ldr	r3, [r7, #8]
 80035b6:	1c5a      	adds	r2, r3, #1
 80035b8:	60ba      	str	r2, [r7, #8]
 80035ba:	461a      	mov	r2, r3
 80035bc:	687b      	ldr	r3, [r7, #4]
 80035be:	4413      	add	r3, r2
 80035c0:	781b      	ldrb	r3, [r3, #0]
 80035c2:	4619      	mov	r1, r3
 80035c4:	2003      	movs	r0, #3
 80035c6:	f000 f8b7 	bl	8003738 <E2P_Write>
  E2P_Write(EE_SE_NVM_3_ID, (uint32_t) data_to_write[i++]);
 80035ca:	68bb      	ldr	r3, [r7, #8]
 80035cc:	1c5a      	adds	r2, r3, #1
 80035ce:	60ba      	str	r2, [r7, #8]
 80035d0:	461a      	mov	r2, r3
 80035d2:	687b      	ldr	r3, [r7, #4]
 80035d4:	4413      	add	r3, r2
 80035d6:	781b      	ldrb	r3, [r3, #0]
 80035d8:	4619      	mov	r1, r3
 80035da:	2004      	movs	r0, #4
 80035dc:	f000 f8ac 	bl	8003738 <E2P_Write>
  E2P_Write(EE_SE_NVM_4_ID, (uint32_t) data_to_write[i++]);
 80035e0:	68bb      	ldr	r3, [r7, #8]
 80035e2:	1c5a      	adds	r2, r3, #1
 80035e4:	60ba      	str	r2, [r7, #8]
 80035e6:	461a      	mov	r2, r3
 80035e8:	687b      	ldr	r3, [r7, #4]
 80035ea:	4413      	add	r3, r2
 80035ec:	781b      	ldrb	r3, [r3, #0]
 80035ee:	4619      	mov	r1, r3
 80035f0:	2005      	movs	r0, #5
 80035f2:	f000 f8a1 	bl	8003738 <E2P_Write>

  HAL_FLASH_Lock();
 80035f6:	f004 fd1d 	bl	8008034 <HAL_FLASH_Lock>

  if (i != len)
 80035fa:	68bb      	ldr	r3, [r7, #8]
 80035fc:	683a      	ldr	r2, [r7, #0]
 80035fe:	429a      	cmp	r2, r3
 8003600:	d001      	beq.n	8003606 <E2P_Write_SeNvm+0x94>
  {
    error =  E2P_KO;
 8003602:	2300      	movs	r3, #0
 8003604:	73fb      	strb	r3, [r7, #15]
  }
  return error;
 8003606:	7bfb      	ldrb	r3, [r7, #15]
  /* USER CODE BEGIN E2P_Write_SeNvm_2 */

  /* USER CODE END E2P_Write_SeNvm_2 */
}
 8003608:	4618      	mov	r0, r3
 800360a:	3710      	adds	r7, #16
 800360c:	46bd      	mov	sp, r7
 800360e:	bd80      	pop	{r7, pc}

08003610 <E2P_Read_McuNvm>:

E2P_ErrorStatus_t E2P_Read_McuNvm(sfx_u8 *read_data, uint32_t len)
{
 8003610:	b580      	push	{r7, lr}
 8003612:	b086      	sub	sp, #24
 8003614:	af00      	add	r7, sp, #0
 8003616:	6078      	str	r0, [r7, #4]
 8003618:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN E2P_Read_McuNvm_1 */

  /* USER CODE END E2P_Read_McuNvm_1 */
  E2P_ErrorStatus_t error = E2P_OK;
 800361a:	2301      	movs	r3, #1
 800361c:	75fb      	strb	r3, [r7, #23]
  int32_t i = 0;
 800361e:	2300      	movs	r3, #0
 8003620:	613b      	str	r3, [r7, #16]
  uint32_t data_from_eeprom;
  E2P_Read(EE_MCU_NVM_0_ID, &data_from_eeprom);
 8003622:	f107 030c 	add.w	r3, r7, #12
 8003626:	4619      	mov	r1, r3
 8003628:	2006      	movs	r0, #6
 800362a:	f000 f89d 	bl	8003768 <E2P_Read>
  read_data[i++] = (sfx_u8) data_from_eeprom;
 800362e:	68f9      	ldr	r1, [r7, #12]
 8003630:	693b      	ldr	r3, [r7, #16]
 8003632:	1c5a      	adds	r2, r3, #1
 8003634:	613a      	str	r2, [r7, #16]
 8003636:	461a      	mov	r2, r3
 8003638:	687b      	ldr	r3, [r7, #4]
 800363a:	4413      	add	r3, r2
 800363c:	b2ca      	uxtb	r2, r1
 800363e:	701a      	strb	r2, [r3, #0]
  E2P_Read(EE_MCU_NVM_1_ID, &data_from_eeprom);
 8003640:	f107 030c 	add.w	r3, r7, #12
 8003644:	4619      	mov	r1, r3
 8003646:	2007      	movs	r0, #7
 8003648:	f000 f88e 	bl	8003768 <E2P_Read>
  read_data[i++] = (sfx_u8) data_from_eeprom;
 800364c:	68f9      	ldr	r1, [r7, #12]
 800364e:	693b      	ldr	r3, [r7, #16]
 8003650:	1c5a      	adds	r2, r3, #1
 8003652:	613a      	str	r2, [r7, #16]
 8003654:	461a      	mov	r2, r3
 8003656:	687b      	ldr	r3, [r7, #4]
 8003658:	4413      	add	r3, r2
 800365a:	b2ca      	uxtb	r2, r1
 800365c:	701a      	strb	r2, [r3, #0]
  E2P_Read(EE_MCU_NVM_2_ID, &data_from_eeprom);
 800365e:	f107 030c 	add.w	r3, r7, #12
 8003662:	4619      	mov	r1, r3
 8003664:	2008      	movs	r0, #8
 8003666:	f000 f87f 	bl	8003768 <E2P_Read>
  read_data[i++] = (sfx_u8) data_from_eeprom;
 800366a:	68f9      	ldr	r1, [r7, #12]
 800366c:	693b      	ldr	r3, [r7, #16]
 800366e:	1c5a      	adds	r2, r3, #1
 8003670:	613a      	str	r2, [r7, #16]
 8003672:	461a      	mov	r2, r3
 8003674:	687b      	ldr	r3, [r7, #4]
 8003676:	4413      	add	r3, r2
 8003678:	b2ca      	uxtb	r2, r1
 800367a:	701a      	strb	r2, [r3, #0]
  E2P_Read(EE_MCU_NVM_3_ID, &data_from_eeprom);
 800367c:	f107 030c 	add.w	r3, r7, #12
 8003680:	4619      	mov	r1, r3
 8003682:	2009      	movs	r0, #9
 8003684:	f000 f870 	bl	8003768 <E2P_Read>
  read_data[i++] = (sfx_u8) data_from_eeprom;
 8003688:	68f9      	ldr	r1, [r7, #12]
 800368a:	693b      	ldr	r3, [r7, #16]
 800368c:	1c5a      	adds	r2, r3, #1
 800368e:	613a      	str	r2, [r7, #16]
 8003690:	461a      	mov	r2, r3
 8003692:	687b      	ldr	r3, [r7, #4]
 8003694:	4413      	add	r3, r2
 8003696:	b2ca      	uxtb	r2, r1
 8003698:	701a      	strb	r2, [r3, #0]
  if (i != len)
 800369a:	693b      	ldr	r3, [r7, #16]
 800369c:	683a      	ldr	r2, [r7, #0]
 800369e:	429a      	cmp	r2, r3
 80036a0:	d001      	beq.n	80036a6 <E2P_Read_McuNvm+0x96>
  {
    error =  E2P_KO;
 80036a2:	2300      	movs	r3, #0
 80036a4:	75fb      	strb	r3, [r7, #23]
  }
  return error;
 80036a6:	7dfb      	ldrb	r3, [r7, #23]
  /* USER CODE BEGIN E2P_Read_McuNvm_2 */

  /* USER CODE END E2P_Read_McuNvm_2 */
}
 80036a8:	4618      	mov	r0, r3
 80036aa:	3718      	adds	r7, #24
 80036ac:	46bd      	mov	sp, r7
 80036ae:	bd80      	pop	{r7, pc}

080036b0 <E2P_Write_McuNvm>:

E2P_ErrorStatus_t E2P_Write_McuNvm(sfx_u8 *data_to_write, uint32_t len)
{
 80036b0:	b580      	push	{r7, lr}
 80036b2:	b084      	sub	sp, #16
 80036b4:	af00      	add	r7, sp, #0
 80036b6:	6078      	str	r0, [r7, #4]
 80036b8:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN E2P_Write_McuNvm_1 */

  /* USER CODE END E2P_Write_McuNvm_1 */
  E2P_ErrorStatus_t error = E2P_OK;
 80036ba:	2301      	movs	r3, #1
 80036bc:	73fb      	strb	r3, [r7, #15]
  int32_t i = 0;
 80036be:	2300      	movs	r3, #0
 80036c0:	60bb      	str	r3, [r7, #8]

  HAL_FLASH_Unlock();
 80036c2:	f004 fc95 	bl	8007ff0 <HAL_FLASH_Unlock>

  E2P_Write(EE_MCU_NVM_0_ID, (uint32_t) data_to_write[i++]);
 80036c6:	68bb      	ldr	r3, [r7, #8]
 80036c8:	1c5a      	adds	r2, r3, #1
 80036ca:	60ba      	str	r2, [r7, #8]
 80036cc:	461a      	mov	r2, r3
 80036ce:	687b      	ldr	r3, [r7, #4]
 80036d0:	4413      	add	r3, r2
 80036d2:	781b      	ldrb	r3, [r3, #0]
 80036d4:	4619      	mov	r1, r3
 80036d6:	2006      	movs	r0, #6
 80036d8:	f000 f82e 	bl	8003738 <E2P_Write>
  E2P_Write(EE_MCU_NVM_1_ID, (uint32_t) data_to_write[i++]);
 80036dc:	68bb      	ldr	r3, [r7, #8]
 80036de:	1c5a      	adds	r2, r3, #1
 80036e0:	60ba      	str	r2, [r7, #8]
 80036e2:	461a      	mov	r2, r3
 80036e4:	687b      	ldr	r3, [r7, #4]
 80036e6:	4413      	add	r3, r2
 80036e8:	781b      	ldrb	r3, [r3, #0]
 80036ea:	4619      	mov	r1, r3
 80036ec:	2007      	movs	r0, #7
 80036ee:	f000 f823 	bl	8003738 <E2P_Write>
  E2P_Write(EE_MCU_NVM_2_ID, (uint32_t) data_to_write[i++]);
 80036f2:	68bb      	ldr	r3, [r7, #8]
 80036f4:	1c5a      	adds	r2, r3, #1
 80036f6:	60ba      	str	r2, [r7, #8]
 80036f8:	461a      	mov	r2, r3
 80036fa:	687b      	ldr	r3, [r7, #4]
 80036fc:	4413      	add	r3, r2
 80036fe:	781b      	ldrb	r3, [r3, #0]
 8003700:	4619      	mov	r1, r3
 8003702:	2008      	movs	r0, #8
 8003704:	f000 f818 	bl	8003738 <E2P_Write>
  E2P_Write(EE_MCU_NVM_3_ID, (uint32_t) data_to_write[i++]);
 8003708:	68bb      	ldr	r3, [r7, #8]
 800370a:	1c5a      	adds	r2, r3, #1
 800370c:	60ba      	str	r2, [r7, #8]
 800370e:	461a      	mov	r2, r3
 8003710:	687b      	ldr	r3, [r7, #4]
 8003712:	4413      	add	r3, r2
 8003714:	781b      	ldrb	r3, [r3, #0]
 8003716:	4619      	mov	r1, r3
 8003718:	2009      	movs	r0, #9
 800371a:	f000 f80d 	bl	8003738 <E2P_Write>

  HAL_FLASH_Lock();
 800371e:	f004 fc89 	bl	8008034 <HAL_FLASH_Lock>

  if (i != len)
 8003722:	68bb      	ldr	r3, [r7, #8]
 8003724:	683a      	ldr	r2, [r7, #0]
 8003726:	429a      	cmp	r2, r3
 8003728:	d001      	beq.n	800372e <E2P_Write_McuNvm+0x7e>
  {
    error =  E2P_KO;
 800372a:	2300      	movs	r3, #0
 800372c:	73fb      	strb	r3, [r7, #15]
  }
  return error;
 800372e:	7bfb      	ldrb	r3, [r7, #15]
  /* USER CODE BEGIN E2P_Write_McuNvm_2 */

  /* USER CODE END E2P_Write_McuNvm_2 */
}
 8003730:	4618      	mov	r0, r3
 8003732:	3710      	adds	r7, #16
 8003734:	46bd      	mov	sp, r7
 8003736:	bd80      	pop	{r7, pc}

08003738 <E2P_Write>:

/* USER CODE END EF */

/* Private Functions Definition -----------------------------------------------*/
static void E2P_Write(e_EE_ID addr, uint32_t data)
{
 8003738:	b580      	push	{r7, lr}
 800373a:	b082      	sub	sp, #8
 800373c:	af00      	add	r7, sp, #0
 800373e:	4603      	mov	r3, r0
 8003740:	6039      	str	r1, [r7, #0]
 8003742:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN E2P_Write_1 */

  /* USER CODE END E2P_Write_1 */
  if (EE_Write(EE_BANK_0, (uint16_t) addr, data) == EE_CLEAN_NEEDED)
 8003744:	79fb      	ldrb	r3, [r7, #7]
 8003746:	b29b      	uxth	r3, r3
 8003748:	683a      	ldr	r2, [r7, #0]
 800374a:	4619      	mov	r1, r3
 800374c:	2000      	movs	r0, #0
 800374e:	f7fe fdbb 	bl	80022c8 <EE_Write>
 8003752:	4603      	mov	r3, r0
 8003754:	2b02      	cmp	r3, #2
 8003756:	d103      	bne.n	8003760 <E2P_Write+0x28>
  {
    EE_Clean(EE_BANK_0, EE_CLEAN_MODE_POLLING);
 8003758:	2100      	movs	r1, #0
 800375a:	2000      	movs	r0, #0
 800375c:	f7fe fe16 	bl	800238c <EE_Clean>
  }
  /* USER CODE BEGIN E2P_Write_2 */

  /* USER CODE END E2P_Write_2 */
}
 8003760:	bf00      	nop
 8003762:	3708      	adds	r7, #8
 8003764:	46bd      	mov	sp, r7
 8003766:	bd80      	pop	{r7, pc}

08003768 <E2P_Read>:

static void E2P_Read(e_EE_ID addr, uint32_t *data)
{
 8003768:	b580      	push	{r7, lr}
 800376a:	b082      	sub	sp, #8
 800376c:	af00      	add	r7, sp, #0
 800376e:	4603      	mov	r3, r0
 8003770:	6039      	str	r1, [r7, #0]
 8003772:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN E2P_Read_1 */

  /* USER CODE END E2P_Read_1 */
  EE_Read(EE_BANK_0, (uint16_t) addr, data);
 8003774:	79fb      	ldrb	r3, [r7, #7]
 8003776:	b29b      	uxth	r3, r3
 8003778:	683a      	ldr	r2, [r7, #0]
 800377a:	4619      	mov	r1, r3
 800377c:	2000      	movs	r0, #0
 800377e:	f7fe fd8b 	bl	8002298 <EE_Read>
  /* USER CODE BEGIN E2P_Read_2 */

  /* USER CODE END E2P_Read_2 */
}
 8003782:	bf00      	nop
 8003784:	3708      	adds	r7, #8
 8003786:	46bd      	mov	sp, r7
 8003788:	bd80      	pop	{r7, pc}

0800378a <LL_APB2_GRP1_EnableClock>:
  *         @arg @ref LL_APB2_GRP1_PERIPH_TIM16
  *         @arg @ref LL_APB2_GRP1_PERIPH_TIM17
  * @retval None
  */
__STATIC_INLINE void LL_APB2_GRP1_EnableClock(uint32_t Periphs)
{
 800378a:	b480      	push	{r7}
 800378c:	b085      	sub	sp, #20
 800378e:	af00      	add	r7, sp, #0
 8003790:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB2ENR, Periphs);
 8003792:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003796:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8003798:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 800379c:	687b      	ldr	r3, [r7, #4]
 800379e:	4313      	orrs	r3, r2
 80037a0:	660b      	str	r3, [r1, #96]	; 0x60
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 80037a2:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80037a6:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 80037a8:	687b      	ldr	r3, [r7, #4]
 80037aa:	4013      	ands	r3, r2
 80037ac:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80037ae:	68fb      	ldr	r3, [r7, #12]
}
 80037b0:	bf00      	nop
 80037b2:	3714      	adds	r7, #20
 80037b4:	46bd      	mov	sp, r7
 80037b6:	bc80      	pop	{r7}
 80037b8:	4770      	bx	lr

080037ba <LL_APB2_GRP1_DisableClock>:
  *         @arg @ref LL_APB2_GRP1_PERIPH_TIM16
  *         @arg @ref LL_APB2_GRP1_PERIPH_TIM17
  * @retval None
  */
__STATIC_INLINE void LL_APB2_GRP1_DisableClock(uint32_t Periphs)
{
 80037ba:	b480      	push	{r7}
 80037bc:	b083      	sub	sp, #12
 80037be:	af00      	add	r7, sp, #0
 80037c0:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(RCC->APB2ENR, Periphs);
 80037c2:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80037c6:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 80037c8:	687b      	ldr	r3, [r7, #4]
 80037ca:	43db      	mvns	r3, r3
 80037cc:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80037d0:	4013      	ands	r3, r2
 80037d2:	660b      	str	r3, [r1, #96]	; 0x60
}
 80037d4:	bf00      	nop
 80037d6:	370c      	adds	r7, #12
 80037d8:	46bd      	mov	sp, r7
 80037da:	bc80      	pop	{r7}
 80037dc:	4770      	bx	lr
	...

080037e0 <MX_ADC_Init>:

ADC_HandleTypeDef hadc;

/* ADC init function */
void MX_ADC_Init(void)
{
 80037e0:	b580      	push	{r7, lr}
 80037e2:	af00      	add	r7, sp, #0

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc.Instance = ADC;
 80037e4:	4b23      	ldr	r3, [pc, #140]	; (8003874 <MX_ADC_Init+0x94>)
 80037e6:	4a24      	ldr	r2, [pc, #144]	; (8003878 <MX_ADC_Init+0x98>)
 80037e8:	601a      	str	r2, [r3, #0]
  hadc.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 80037ea:	4b22      	ldr	r3, [pc, #136]	; (8003874 <MX_ADC_Init+0x94>)
 80037ec:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 80037f0:	605a      	str	r2, [r3, #4]
  hadc.Init.Resolution = ADC_RESOLUTION_12B;
 80037f2:	4b20      	ldr	r3, [pc, #128]	; (8003874 <MX_ADC_Init+0x94>)
 80037f4:	2200      	movs	r2, #0
 80037f6:	609a      	str	r2, [r3, #8]
  hadc.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80037f8:	4b1e      	ldr	r3, [pc, #120]	; (8003874 <MX_ADC_Init+0x94>)
 80037fa:	2200      	movs	r2, #0
 80037fc:	60da      	str	r2, [r3, #12]
  hadc.Init.ScanConvMode = ADC_SCAN_DISABLE;
 80037fe:	4b1d      	ldr	r3, [pc, #116]	; (8003874 <MX_ADC_Init+0x94>)
 8003800:	2200      	movs	r2, #0
 8003802:	611a      	str	r2, [r3, #16]
  hadc.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8003804:	4b1b      	ldr	r3, [pc, #108]	; (8003874 <MX_ADC_Init+0x94>)
 8003806:	2204      	movs	r2, #4
 8003808:	615a      	str	r2, [r3, #20]
  hadc.Init.LowPowerAutoWait = DISABLE;
 800380a:	4b1a      	ldr	r3, [pc, #104]	; (8003874 <MX_ADC_Init+0x94>)
 800380c:	2200      	movs	r2, #0
 800380e:	761a      	strb	r2, [r3, #24]
  hadc.Init.LowPowerAutoPowerOff = DISABLE;
 8003810:	4b18      	ldr	r3, [pc, #96]	; (8003874 <MX_ADC_Init+0x94>)
 8003812:	2200      	movs	r2, #0
 8003814:	765a      	strb	r2, [r3, #25]
  hadc.Init.ContinuousConvMode = DISABLE;
 8003816:	4b17      	ldr	r3, [pc, #92]	; (8003874 <MX_ADC_Init+0x94>)
 8003818:	2200      	movs	r2, #0
 800381a:	769a      	strb	r2, [r3, #26]
  hadc.Init.NbrOfConversion = 1;
 800381c:	4b15      	ldr	r3, [pc, #84]	; (8003874 <MX_ADC_Init+0x94>)
 800381e:	2201      	movs	r2, #1
 8003820:	61da      	str	r2, [r3, #28]
  hadc.Init.DiscontinuousConvMode = DISABLE;
 8003822:	4b14      	ldr	r3, [pc, #80]	; (8003874 <MX_ADC_Init+0x94>)
 8003824:	2200      	movs	r2, #0
 8003826:	f883 2020 	strb.w	r2, [r3, #32]
  hadc.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 800382a:	4b12      	ldr	r3, [pc, #72]	; (8003874 <MX_ADC_Init+0x94>)
 800382c:	2200      	movs	r2, #0
 800382e:	625a      	str	r2, [r3, #36]	; 0x24
  hadc.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8003830:	4b10      	ldr	r3, [pc, #64]	; (8003874 <MX_ADC_Init+0x94>)
 8003832:	2200      	movs	r2, #0
 8003834:	629a      	str	r2, [r3, #40]	; 0x28
  hadc.Init.DMAContinuousRequests = DISABLE;
 8003836:	4b0f      	ldr	r3, [pc, #60]	; (8003874 <MX_ADC_Init+0x94>)
 8003838:	2200      	movs	r2, #0
 800383a:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
  hadc.Init.Overrun = ADC_OVR_DATA_OVERWRITTEN;
 800383e:	4b0d      	ldr	r3, [pc, #52]	; (8003874 <MX_ADC_Init+0x94>)
 8003840:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8003844:	631a      	str	r2, [r3, #48]	; 0x30
  hadc.Init.SamplingTimeCommon1 = ADC_SAMPLETIME_160CYCLES_5;
 8003846:	4b0b      	ldr	r3, [pc, #44]	; (8003874 <MX_ADC_Init+0x94>)
 8003848:	2207      	movs	r2, #7
 800384a:	635a      	str	r2, [r3, #52]	; 0x34
  hadc.Init.SamplingTimeCommon2 = ADC_SAMPLETIME_160CYCLES_5;
 800384c:	4b09      	ldr	r3, [pc, #36]	; (8003874 <MX_ADC_Init+0x94>)
 800384e:	2207      	movs	r2, #7
 8003850:	639a      	str	r2, [r3, #56]	; 0x38
  hadc.Init.OversamplingMode = DISABLE;
 8003852:	4b08      	ldr	r3, [pc, #32]	; (8003874 <MX_ADC_Init+0x94>)
 8003854:	2200      	movs	r2, #0
 8003856:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  hadc.Init.TriggerFrequencyMode = ADC_TRIGGER_FREQ_HIGH;
 800385a:	4b06      	ldr	r3, [pc, #24]	; (8003874 <MX_ADC_Init+0x94>)
 800385c:	2200      	movs	r2, #0
 800385e:	64da      	str	r2, [r3, #76]	; 0x4c
  if (HAL_ADC_Init(&hadc) != HAL_OK)
 8003860:	4804      	ldr	r0, [pc, #16]	; (8003874 <MX_ADC_Init+0x94>)
 8003862:	f002 ffef 	bl	8006844 <HAL_ADC_Init>
 8003866:	4603      	mov	r3, r0
 8003868:	2b00      	cmp	r3, #0
 800386a:	d001      	beq.n	8003870 <MX_ADC_Init+0x90>
  {
    Error_Handler();
 800386c:	f000 fc12 	bl	8004094 <Error_Handler>
  }

}
 8003870:	bf00      	nop
 8003872:	bd80      	pop	{r7, pc}
 8003874:	20000c60 	.word	0x20000c60
 8003878:	40012400 	.word	0x40012400

0800387c <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 800387c:	b580      	push	{r7, lr}
 800387e:	b082      	sub	sp, #8
 8003880:	af00      	add	r7, sp, #0
 8003882:	6078      	str	r0, [r7, #4]

  if(adcHandle->Instance==ADC)
 8003884:	687b      	ldr	r3, [r7, #4]
 8003886:	681b      	ldr	r3, [r3, #0]
 8003888:	4a05      	ldr	r2, [pc, #20]	; (80038a0 <HAL_ADC_MspInit+0x24>)
 800388a:	4293      	cmp	r3, r2
 800388c:	d103      	bne.n	8003896 <HAL_ADC_MspInit+0x1a>
  {
  /* USER CODE BEGIN ADC_MspInit 0 */

  /* USER CODE END ADC_MspInit 0 */
    /* ADC clock enable */
    __HAL_RCC_ADC_CLK_ENABLE();
 800388e:	f44f 7000 	mov.w	r0, #512	; 0x200
 8003892:	f7ff ff7a 	bl	800378a <LL_APB2_GRP1_EnableClock>
  /* USER CODE BEGIN ADC_MspInit 1 */

  /* USER CODE END ADC_MspInit 1 */
  }
}
 8003896:	bf00      	nop
 8003898:	3708      	adds	r7, #8
 800389a:	46bd      	mov	sp, r7
 800389c:	bd80      	pop	{r7, pc}
 800389e:	bf00      	nop
 80038a0:	40012400 	.word	0x40012400

080038a4 <HAL_ADC_MspDeInit>:

void HAL_ADC_MspDeInit(ADC_HandleTypeDef* adcHandle)
{
 80038a4:	b580      	push	{r7, lr}
 80038a6:	b082      	sub	sp, #8
 80038a8:	af00      	add	r7, sp, #0
 80038aa:	6078      	str	r0, [r7, #4]

  if(adcHandle->Instance==ADC)
 80038ac:	687b      	ldr	r3, [r7, #4]
 80038ae:	681b      	ldr	r3, [r3, #0]
 80038b0:	4a05      	ldr	r2, [pc, #20]	; (80038c8 <HAL_ADC_MspDeInit+0x24>)
 80038b2:	4293      	cmp	r3, r2
 80038b4:	d103      	bne.n	80038be <HAL_ADC_MspDeInit+0x1a>
  {
  /* USER CODE BEGIN ADC_MspDeInit 0 */

  /* USER CODE END ADC_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_ADC_CLK_DISABLE();
 80038b6:	f44f 7000 	mov.w	r0, #512	; 0x200
 80038ba:	f7ff ff7e 	bl	80037ba <LL_APB2_GRP1_DisableClock>
  /* USER CODE BEGIN ADC_MspDeInit 1 */

  /* USER CODE END ADC_MspDeInit 1 */
  }
}
 80038be:	bf00      	nop
 80038c0:	3708      	adds	r7, #8
 80038c2:	46bd      	mov	sp, r7
 80038c4:	bd80      	pop	{r7, pc}
 80038c6:	bf00      	nop
 80038c8:	40012400 	.word	0x40012400

080038cc <SYS_InitMeasurement>:
/* USER CODE BEGIN EF */

/* USER CODE END EF */

void SYS_InitMeasurement(void)
{
 80038cc:	b480      	push	{r7}
 80038ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SYS_InitMeasurement_1 */

  /* USER CODE END SYS_InitMeasurement_1 */
  hadc.Instance = ADC;
 80038d0:	4b03      	ldr	r3, [pc, #12]	; (80038e0 <SYS_InitMeasurement+0x14>)
 80038d2:	4a04      	ldr	r2, [pc, #16]	; (80038e4 <SYS_InitMeasurement+0x18>)
 80038d4:	601a      	str	r2, [r3, #0]
  /* USER CODE BEGIN SYS_InitMeasurement_2 */

  /* USER CODE END SYS_InitMeasurement_2 */
}
 80038d6:	bf00      	nop
 80038d8:	46bd      	mov	sp, r7
 80038da:	bc80      	pop	{r7}
 80038dc:	4770      	bx	lr
 80038de:	bf00      	nop
 80038e0:	20000c60 	.word	0x20000c60
 80038e4:	40012400 	.word	0x40012400

080038e8 <SYS_GetTemperatureLevel>:

  /* USER CODE END SYS_DeInitMeasurement_1 */
}

int16_t SYS_GetTemperatureLevel(void)
{
 80038e8:	b580      	push	{r7, lr}
 80038ea:	b086      	sub	sp, #24
 80038ec:	af02      	add	r7, sp, #8
  /* USER CODE BEGIN SYS_GetTemperatureLevel_1 */

  /* USER CODE END SYS_GetTemperatureLevel_1 */
  int16_t temperatureDegreeC = 0;
 80038ee:	2300      	movs	r3, #0
 80038f0:	81fb      	strh	r3, [r7, #14]
  uint32_t measuredLevel = 0;
 80038f2:	2300      	movs	r3, #0
 80038f4:	60bb      	str	r3, [r7, #8]
  uint16_t batteryLevelmV = SYS_GetBatteryLevel();
 80038f6:	f000 f871 	bl	80039dc <SYS_GetBatteryLevel>
 80038fa:	4603      	mov	r3, r0
 80038fc:	80fb      	strh	r3, [r7, #6]

  measuredLevel = ADC_ReadChannels(ADC_CHANNEL_TEMPSENSOR);
 80038fe:	4830      	ldr	r0, [pc, #192]	; (80039c0 <SYS_GetTemperatureLevel+0xd8>)
 8003900:	f000 f8a0 	bl	8003a44 <ADC_ReadChannels>
 8003904:	60b8      	str	r0, [r7, #8]

  /* convert ADC level to temperature */
  /* check whether device has temperature sensor calibrated in production */
  if (((int32_t)*TEMPSENSOR_CAL2_ADDR - (int32_t)*TEMPSENSOR_CAL1_ADDR) != 0)
 8003906:	4b2f      	ldr	r3, [pc, #188]	; (80039c4 <SYS_GetTemperatureLevel+0xdc>)
 8003908:	881a      	ldrh	r2, [r3, #0]
 800390a:	4b2f      	ldr	r3, [pc, #188]	; (80039c8 <SYS_GetTemperatureLevel+0xe0>)
 800390c:	881b      	ldrh	r3, [r3, #0]
 800390e:	429a      	cmp	r2, r3
 8003910:	d026      	beq.n	8003960 <SYS_GetTemperatureLevel+0x78>
  {
    /* Device with temperature sensor calibrated in production:
       use device optimized parameters */
    temperatureDegreeC = __LL_ADC_CALC_TEMPERATURE(batteryLevelmV,
 8003912:	4b2c      	ldr	r3, [pc, #176]	; (80039c4 <SYS_GetTemperatureLevel+0xdc>)
 8003914:	881a      	ldrh	r2, [r3, #0]
 8003916:	4b2c      	ldr	r3, [pc, #176]	; (80039c8 <SYS_GetTemperatureLevel+0xe0>)
 8003918:	881b      	ldrh	r3, [r3, #0]
 800391a:	429a      	cmp	r2, r3
 800391c:	d01c      	beq.n	8003958 <SYS_GetTemperatureLevel+0x70>
 800391e:	88fb      	ldrh	r3, [r7, #6]
 8003920:	68ba      	ldr	r2, [r7, #8]
 8003922:	fb02 f303 	mul.w	r3, r2, r3
 8003926:	089b      	lsrs	r3, r3, #2
 8003928:	4a28      	ldr	r2, [pc, #160]	; (80039cc <SYS_GetTemperatureLevel+0xe4>)
 800392a:	fba2 2303 	umull	r2, r3, r2, r3
 800392e:	095b      	lsrs	r3, r3, #5
 8003930:	461a      	mov	r2, r3
 8003932:	4b25      	ldr	r3, [pc, #148]	; (80039c8 <SYS_GetTemperatureLevel+0xe0>)
 8003934:	881b      	ldrh	r3, [r3, #0]
 8003936:	1ad3      	subs	r3, r2, r3
 8003938:	2264      	movs	r2, #100	; 0x64
 800393a:	fb02 f203 	mul.w	r2, r2, r3
 800393e:	4b21      	ldr	r3, [pc, #132]	; (80039c4 <SYS_GetTemperatureLevel+0xdc>)
 8003940:	881b      	ldrh	r3, [r3, #0]
 8003942:	4619      	mov	r1, r3
 8003944:	4b20      	ldr	r3, [pc, #128]	; (80039c8 <SYS_GetTemperatureLevel+0xe0>)
 8003946:	881b      	ldrh	r3, [r3, #0]
 8003948:	1acb      	subs	r3, r1, r3
 800394a:	fb92 f3f3 	sdiv	r3, r2, r3
 800394e:	b29b      	uxth	r3, r3
 8003950:	331e      	adds	r3, #30
 8003952:	b29b      	uxth	r3, r3
 8003954:	b21b      	sxth	r3, r3
 8003956:	e001      	b.n	800395c <SYS_GetTemperatureLevel+0x74>
 8003958:	f647 73ff 	movw	r3, #32767	; 0x7fff
 800395c:	81fb      	strh	r3, [r7, #14]
 800395e:	e01c      	b.n	800399a <SYS_GetTemperatureLevel+0xb2>
  }
  else
  {
    /* Device with temperature sensor not calibrated in production:
       use generic parameters */
    temperatureDegreeC = __LL_ADC_CALC_TEMPERATURE_TYP_PARAMS(TEMPSENSOR_TYP_AVGSLOPE,
 8003960:	88fb      	ldrh	r3, [r7, #6]
 8003962:	68ba      	ldr	r2, [r7, #8]
 8003964:	fb02 f203 	mul.w	r2, r2, r3
 8003968:	4b19      	ldr	r3, [pc, #100]	; (80039d0 <SYS_GetTemperatureLevel+0xe8>)
 800396a:	fba3 1302 	umull	r1, r3, r3, r2
 800396e:	1ad2      	subs	r2, r2, r3
 8003970:	0852      	lsrs	r2, r2, #1
 8003972:	4413      	add	r3, r2
 8003974:	0adb      	lsrs	r3, r3, #11
 8003976:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800397a:	fb02 f303 	mul.w	r3, r2, r3
 800397e:	f5a3 2339 	sub.w	r3, r3, #757760	; 0xb9000
 8003982:	f5a3 630c 	sub.w	r3, r3, #2240	; 0x8c0
 8003986:	4a13      	ldr	r2, [pc, #76]	; (80039d4 <SYS_GetTemperatureLevel+0xec>)
 8003988:	fb82 1203 	smull	r1, r2, r2, r3
 800398c:	1292      	asrs	r2, r2, #10
 800398e:	17db      	asrs	r3, r3, #31
 8003990:	1ad3      	subs	r3, r2, r3
 8003992:	b29b      	uxth	r3, r3
 8003994:	331e      	adds	r3, #30
 8003996:	b29b      	uxth	r3, r3
 8003998:	81fb      	strh	r3, [r7, #14]
                                                              batteryLevelmV,
                                                              measuredLevel,
                                                              LL_ADC_RESOLUTION_12B);
  }

  APP_LOG(TS_ON, VLEVEL_L, "temp= %d\n\r", temperatureDegreeC);
 800399a:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 800399e:	9300      	str	r3, [sp, #0]
 80039a0:	4b0d      	ldr	r3, [pc, #52]	; (80039d8 <SYS_GetTemperatureLevel+0xf0>)
 80039a2:	2201      	movs	r2, #1
 80039a4:	2100      	movs	r1, #0
 80039a6:	2001      	movs	r0, #1
 80039a8:	f00d f9b8 	bl	8010d1c <UTIL_ADV_TRACE_COND_FSend>

  /* from int16 to q8.7*/
  temperatureDegreeC <<= 8;
 80039ac:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80039b0:	021b      	lsls	r3, r3, #8
 80039b2:	81fb      	strh	r3, [r7, #14]

  return (int16_t) temperatureDegreeC;
 80039b4:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
  /* USER CODE BEGIN SYS_GetTemperatureLevel_2 */

  /* USER CODE END SYS_GetTemperatureLevel_2 */
}
 80039b8:	4618      	mov	r0, r3
 80039ba:	3710      	adds	r7, #16
 80039bc:	46bd      	mov	sp, r7
 80039be:	bd80      	pop	{r7, pc}
 80039c0:	b0001000 	.word	0xb0001000
 80039c4:	1fff75c8 	.word	0x1fff75c8
 80039c8:	1fff75a8 	.word	0x1fff75a8
 80039cc:	09ee009f 	.word	0x09ee009f
 80039d0:	00100101 	.word	0x00100101
 80039d4:	68db8bad 	.word	0x68db8bad
 80039d8:	08012d50 	.word	0x08012d50

080039dc <SYS_GetBatteryLevel>:

uint16_t SYS_GetBatteryLevel(void)
{
 80039dc:	b580      	push	{r7, lr}
 80039de:	b082      	sub	sp, #8
 80039e0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SYS_GetBatteryLevel_1 */

  /* USER CODE END SYS_GetBatteryLevel_1 */
  uint16_t batteryLevelmV = 0;
 80039e2:	2300      	movs	r3, #0
 80039e4:	80fb      	strh	r3, [r7, #6]
  uint32_t measuredLevel = 0;
 80039e6:	2300      	movs	r3, #0
 80039e8:	603b      	str	r3, [r7, #0]

  measuredLevel = ADC_ReadChannels(ADC_CHANNEL_VREFINT);
 80039ea:	4813      	ldr	r0, [pc, #76]	; (8003a38 <SYS_GetBatteryLevel+0x5c>)
 80039ec:	f000 f82a 	bl	8003a44 <ADC_ReadChannels>
 80039f0:	6038      	str	r0, [r7, #0]

  if (measuredLevel == 0)
 80039f2:	683b      	ldr	r3, [r7, #0]
 80039f4:	2b00      	cmp	r3, #0
 80039f6:	d102      	bne.n	80039fe <SYS_GetBatteryLevel+0x22>
  {
    batteryLevelmV = 0;
 80039f8:	2300      	movs	r3, #0
 80039fa:	80fb      	strh	r3, [r7, #6]
 80039fc:	e016      	b.n	8003a2c <SYS_GetBatteryLevel+0x50>
  }
  else
  {
    if ((uint32_t)*VREFINT_CAL_ADDR != (uint32_t)0xFFFFU)
 80039fe:	4b0f      	ldr	r3, [pc, #60]	; (8003a3c <SYS_GetBatteryLevel+0x60>)
 8003a00:	881b      	ldrh	r3, [r3, #0]
 8003a02:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8003a06:	4293      	cmp	r3, r2
 8003a08:	d00b      	beq.n	8003a22 <SYS_GetBatteryLevel+0x46>
    {
      /* Device with Reference voltage calibrated in production:
         use device optimized parameters */
      batteryLevelmV = __LL_ADC_CALC_VREFANALOG_VOLTAGE(measuredLevel,
 8003a0a:	4b0c      	ldr	r3, [pc, #48]	; (8003a3c <SYS_GetBatteryLevel+0x60>)
 8003a0c:	881b      	ldrh	r3, [r3, #0]
 8003a0e:	461a      	mov	r2, r3
 8003a10:	f640 43e4 	movw	r3, #3300	; 0xce4
 8003a14:	fb03 f202 	mul.w	r2, r3, r2
 8003a18:	683b      	ldr	r3, [r7, #0]
 8003a1a:	fbb2 f3f3 	udiv	r3, r2, r3
 8003a1e:	80fb      	strh	r3, [r7, #6]
 8003a20:	e004      	b.n	8003a2c <SYS_GetBatteryLevel+0x50>
    }
    else
    {
      /* Device with Reference voltage not calibrated in production:
         use generic parameters */
      batteryLevelmV = (VREFINT_CAL_VREF * 1510) / measuredLevel;
 8003a22:	4a07      	ldr	r2, [pc, #28]	; (8003a40 <SYS_GetBatteryLevel+0x64>)
 8003a24:	683b      	ldr	r3, [r7, #0]
 8003a26:	fbb2 f3f3 	udiv	r3, r2, r3
 8003a2a:	80fb      	strh	r3, [r7, #6]
    }
  }

  return batteryLevelmV;
 8003a2c:	88fb      	ldrh	r3, [r7, #6]
  /* USER CODE BEGIN SYS_GetBatteryLevel_2 */

  /* USER CODE END SYS_GetBatteryLevel_2 */
}
 8003a2e:	4618      	mov	r0, r3
 8003a30:	3708      	adds	r7, #8
 8003a32:	46bd      	mov	sp, r7
 8003a34:	bd80      	pop	{r7, pc}
 8003a36:	bf00      	nop
 8003a38:	b4002000 	.word	0xb4002000
 8003a3c:	1fff75aa 	.word	0x1fff75aa
 8003a40:	004c08d8 	.word	0x004c08d8

08003a44 <ADC_ReadChannels>:
/* USER CODE BEGIN PrFD */

/* USER CODE END PrFD */

static uint32_t ADC_ReadChannels(uint32_t channel)
{
 8003a44:	b580      	push	{r7, lr}
 8003a46:	b086      	sub	sp, #24
 8003a48:	af00      	add	r7, sp, #0
 8003a4a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN ADC_ReadChannels_1 */

  /* USER CODE END ADC_ReadChannels_1 */
  uint32_t ADCxConvertedValues = 0;
 8003a4c:	2300      	movs	r3, #0
 8003a4e:	617b      	str	r3, [r7, #20]
  ADC_ChannelConfTypeDef sConfig = {0};
 8003a50:	f107 0308 	add.w	r3, r7, #8
 8003a54:	2200      	movs	r2, #0
 8003a56:	601a      	str	r2, [r3, #0]
 8003a58:	605a      	str	r2, [r3, #4]
 8003a5a:	609a      	str	r2, [r3, #8]

  MX_ADC_Init();
 8003a5c:	f7ff fec0 	bl	80037e0 <MX_ADC_Init>

  /* Start Calibration */
  if (HAL_ADCEx_Calibration_Start(&hadc) != HAL_OK)
 8003a60:	481a      	ldr	r0, [pc, #104]	; (8003acc <ADC_ReadChannels+0x88>)
 8003a62:	f003 fcb4 	bl	80073ce <HAL_ADCEx_Calibration_Start>
 8003a66:	4603      	mov	r3, r0
 8003a68:	2b00      	cmp	r3, #0
 8003a6a:	d001      	beq.n	8003a70 <ADC_ReadChannels+0x2c>
  {
    Error_Handler();
 8003a6c:	f000 fb12 	bl	8004094 <Error_Handler>
  }

  /* Configure Regular Channel */
  sConfig.Channel = channel;
 8003a70:	687b      	ldr	r3, [r7, #4]
 8003a72:	60bb      	str	r3, [r7, #8]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8003a74:	2300      	movs	r3, #0
 8003a76:	60fb      	str	r3, [r7, #12]
  sConfig.SamplingTime = ADC_SAMPLINGTIME_COMMON_1;
 8003a78:	2300      	movs	r3, #0
 8003a7a:	613b      	str	r3, [r7, #16]
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 8003a7c:	f107 0308 	add.w	r3, r7, #8
 8003a80:	4619      	mov	r1, r3
 8003a82:	4812      	ldr	r0, [pc, #72]	; (8003acc <ADC_ReadChannels+0x88>)
 8003a84:	f003 fa32 	bl	8006eec <HAL_ADC_ConfigChannel>
 8003a88:	4603      	mov	r3, r0
 8003a8a:	2b00      	cmp	r3, #0
 8003a8c:	d001      	beq.n	8003a92 <ADC_ReadChannels+0x4e>
  {
    Error_Handler();
 8003a8e:	f000 fb01 	bl	8004094 <Error_Handler>
  }

  if (HAL_ADC_Start(&hadc) != HAL_OK)
 8003a92:	480e      	ldr	r0, [pc, #56]	; (8003acc <ADC_ReadChannels+0x88>)
 8003a94:	f003 f916 	bl	8006cc4 <HAL_ADC_Start>
 8003a98:	4603      	mov	r3, r0
 8003a9a:	2b00      	cmp	r3, #0
 8003a9c:	d001      	beq.n	8003aa2 <ADC_ReadChannels+0x5e>
  {
    /* Start Error */
    Error_Handler();
 8003a9e:	f000 faf9 	bl	8004094 <Error_Handler>
  }
  /** Wait for end of conversion */
  HAL_ADC_PollForConversion(&hadc, HAL_MAX_DELAY);
 8003aa2:	f04f 31ff 	mov.w	r1, #4294967295
 8003aa6:	4809      	ldr	r0, [pc, #36]	; (8003acc <ADC_ReadChannels+0x88>)
 8003aa8:	f003 f984 	bl	8006db4 <HAL_ADC_PollForConversion>

  /** Wait for end of conversion */
  HAL_ADC_Stop(&hadc) ;   /* it calls also ADC_Disable() */
 8003aac:	4807      	ldr	r0, [pc, #28]	; (8003acc <ADC_ReadChannels+0x88>)
 8003aae:	f003 f94f 	bl	8006d50 <HAL_ADC_Stop>

  ADCxConvertedValues = HAL_ADC_GetValue(&hadc);
 8003ab2:	4806      	ldr	r0, [pc, #24]	; (8003acc <ADC_ReadChannels+0x88>)
 8003ab4:	f003 fa0e 	bl	8006ed4 <HAL_ADC_GetValue>
 8003ab8:	6178      	str	r0, [r7, #20]

  HAL_ADC_DeInit(&hadc);
 8003aba:	4804      	ldr	r0, [pc, #16]	; (8003acc <ADC_ReadChannels+0x88>)
 8003abc:	f003 f886 	bl	8006bcc <HAL_ADC_DeInit>

  return ADCxConvertedValues;
 8003ac0:	697b      	ldr	r3, [r7, #20]
  /* USER CODE BEGIN ADC_ReadChannels_2 */

  /* USER CODE END ADC_ReadChannels_2 */
}
 8003ac2:	4618      	mov	r0, r3
 8003ac4:	3718      	adds	r7, #24
 8003ac6:	46bd      	mov	sp, r7
 8003ac8:	bd80      	pop	{r7, pc}
 8003aca:	bf00      	nop
 8003acc:	20000c60 	.word	0x20000c60

08003ad0 <LL_AHB2_GRP1_EnableClock>:
{
 8003ad0:	b480      	push	{r7}
 8003ad2:	b085      	sub	sp, #20
 8003ad4:	af00      	add	r7, sp, #0
 8003ad6:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB2ENR, Periphs);
 8003ad8:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003adc:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8003ade:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8003ae2:	687b      	ldr	r3, [r7, #4]
 8003ae4:	4313      	orrs	r3, r2
 8003ae6:	64cb      	str	r3, [r1, #76]	; 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 8003ae8:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003aec:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8003aee:	687b      	ldr	r3, [r7, #4]
 8003af0:	4013      	ands	r3, r2
 8003af2:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8003af4:	68fb      	ldr	r3, [r7, #12]
}
 8003af6:	bf00      	nop
 8003af8:	3714      	adds	r7, #20
 8003afa:	46bd      	mov	sp, r7
 8003afc:	bc80      	pop	{r7}
 8003afe:	4770      	bx	lr

08003b00 <SYS_LED_Init>:

/* USER CODE END PFP */

/* Exported functions --------------------------------------------------------*/
int32_t SYS_LED_Init(Sys_Led_TypeDef Led)
{
 8003b00:	b580      	push	{r7, lr}
 8003b02:	b088      	sub	sp, #32
 8003b04:	af00      	add	r7, sp, #0
 8003b06:	4603      	mov	r3, r0
 8003b08:	71fb      	strb	r3, [r7, #7]
  GPIO_InitTypeDef  gpio_init_structure = {0};
 8003b0a:	f107 030c 	add.w	r3, r7, #12
 8003b0e:	2200      	movs	r2, #0
 8003b10:	601a      	str	r2, [r3, #0]
 8003b12:	605a      	str	r2, [r3, #4]
 8003b14:	609a      	str	r2, [r3, #8]
 8003b16:	60da      	str	r2, [r3, #12]
 8003b18:	611a      	str	r2, [r3, #16]
  /* Enable the GPIO_SYS_LED Clock */
  SYS_LEDx_GPIO_CLK_ENABLE(Led);
 8003b1a:	2002      	movs	r0, #2
 8003b1c:	f7ff ffd8 	bl	8003ad0 <LL_AHB2_GRP1_EnableClock>

  /* Configure the GPIO_SYS_LED pin */
  gpio_init_structure.Pin = SYS_LED_PIN[Led];
 8003b20:	79fb      	ldrb	r3, [r7, #7]
 8003b22:	4a12      	ldr	r2, [pc, #72]	; (8003b6c <SYS_LED_Init+0x6c>)
 8003b24:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8003b28:	60fb      	str	r3, [r7, #12]
  gpio_init_structure.Mode = GPIO_MODE_OUTPUT_PP;
 8003b2a:	2301      	movs	r3, #1
 8003b2c:	613b      	str	r3, [r7, #16]
  gpio_init_structure.Pull = GPIO_NOPULL;
 8003b2e:	2300      	movs	r3, #0
 8003b30:	617b      	str	r3, [r7, #20]
  gpio_init_structure.Speed = GPIO_SPEED_FREQ_HIGH;
 8003b32:	2302      	movs	r3, #2
 8003b34:	61bb      	str	r3, [r7, #24]

  HAL_GPIO_Init(SYS_LED_PORT[Led], &gpio_init_structure);
 8003b36:	79fb      	ldrb	r3, [r7, #7]
 8003b38:	4a0d      	ldr	r2, [pc, #52]	; (8003b70 <SYS_LED_Init+0x70>)
 8003b3a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003b3e:	f107 020c 	add.w	r2, r7, #12
 8003b42:	4611      	mov	r1, r2
 8003b44:	4618      	mov	r0, r3
 8003b46:	f004 fc35 	bl	80083b4 <HAL_GPIO_Init>
  HAL_GPIO_WritePin(SYS_LED_PORT[Led], SYS_LED_PIN[Led], GPIO_PIN_RESET);
 8003b4a:	79fb      	ldrb	r3, [r7, #7]
 8003b4c:	4a08      	ldr	r2, [pc, #32]	; (8003b70 <SYS_LED_Init+0x70>)
 8003b4e:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 8003b52:	79fb      	ldrb	r3, [r7, #7]
 8003b54:	4a05      	ldr	r2, [pc, #20]	; (8003b6c <SYS_LED_Init+0x6c>)
 8003b56:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8003b5a:	2200      	movs	r2, #0
 8003b5c:	4619      	mov	r1, r3
 8003b5e:	f004 fe53 	bl	8008808 <HAL_GPIO_WritePin>

  return 0;
 8003b62:	2300      	movs	r3, #0
}
 8003b64:	4618      	mov	r0, r3
 8003b66:	3720      	adds	r7, #32
 8003b68:	46bd      	mov	sp, r7
 8003b6a:	bd80      	pop	{r7, pc}
 8003b6c:	080131a8 	.word	0x080131a8
 8003b70:	20000020 	.word	0x20000020

08003b74 <SYS_LED_On>:

  return 0;
}

int32_t SYS_LED_On(Sys_Led_TypeDef Led)
{
 8003b74:	b580      	push	{r7, lr}
 8003b76:	b082      	sub	sp, #8
 8003b78:	af00      	add	r7, sp, #0
 8003b7a:	4603      	mov	r3, r0
 8003b7c:	71fb      	strb	r3, [r7, #7]
  HAL_GPIO_WritePin(SYS_LED_PORT[Led], SYS_LED_PIN[Led], GPIO_PIN_SET);
 8003b7e:	79fb      	ldrb	r3, [r7, #7]
 8003b80:	4a07      	ldr	r2, [pc, #28]	; (8003ba0 <SYS_LED_On+0x2c>)
 8003b82:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 8003b86:	79fb      	ldrb	r3, [r7, #7]
 8003b88:	4a06      	ldr	r2, [pc, #24]	; (8003ba4 <SYS_LED_On+0x30>)
 8003b8a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8003b8e:	2201      	movs	r2, #1
 8003b90:	4619      	mov	r1, r3
 8003b92:	f004 fe39 	bl	8008808 <HAL_GPIO_WritePin>

  return 0;
 8003b96:	2300      	movs	r3, #0
}
 8003b98:	4618      	mov	r0, r3
 8003b9a:	3708      	adds	r7, #8
 8003b9c:	46bd      	mov	sp, r7
 8003b9e:	bd80      	pop	{r7, pc}
 8003ba0:	20000020 	.word	0x20000020
 8003ba4:	080131a8 	.word	0x080131a8

08003ba8 <SYS_LED_Off>:

int32_t SYS_LED_Off(Sys_Led_TypeDef Led)
{
 8003ba8:	b580      	push	{r7, lr}
 8003baa:	b082      	sub	sp, #8
 8003bac:	af00      	add	r7, sp, #0
 8003bae:	4603      	mov	r3, r0
 8003bb0:	71fb      	strb	r3, [r7, #7]
  HAL_GPIO_WritePin(SYS_LED_PORT[Led], SYS_LED_PIN[Led], GPIO_PIN_RESET);
 8003bb2:	79fb      	ldrb	r3, [r7, #7]
 8003bb4:	4a07      	ldr	r2, [pc, #28]	; (8003bd4 <SYS_LED_Off+0x2c>)
 8003bb6:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 8003bba:	79fb      	ldrb	r3, [r7, #7]
 8003bbc:	4a06      	ldr	r2, [pc, #24]	; (8003bd8 <SYS_LED_Off+0x30>)
 8003bbe:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8003bc2:	2200      	movs	r2, #0
 8003bc4:	4619      	mov	r1, r3
 8003bc6:	f004 fe1f 	bl	8008808 <HAL_GPIO_WritePin>

  return 0;
 8003bca:	2300      	movs	r3, #0
}
 8003bcc:	4618      	mov	r0, r3
 8003bce:	3708      	adds	r7, #8
 8003bd0:	46bd      	mov	sp, r7
 8003bd2:	bd80      	pop	{r7, pc}
 8003bd4:	20000020 	.word	0x20000020
 8003bd8:	080131a8 	.word	0x080131a8

08003bdc <SYS_PB_Init>:
{
  return (int32_t)HAL_GPIO_ReadPin(SYS_LED_PORT[Led], SYS_LED_PIN[Led]);
}

int32_t SYS_PB_Init(Sys_Button_TypeDef Button, Sys_ButtonMode_TypeDef ButtonMode)
{
 8003bdc:	b580      	push	{r7, lr}
 8003bde:	b088      	sub	sp, #32
 8003be0:	af00      	add	r7, sp, #0
 8003be2:	4603      	mov	r3, r0
 8003be4:	460a      	mov	r2, r1
 8003be6:	71fb      	strb	r3, [r7, #7]
 8003be8:	4613      	mov	r3, r2
 8003bea:	71bb      	strb	r3, [r7, #6]
  GPIO_InitTypeDef gpio_init_structure = {0};
 8003bec:	f107 030c 	add.w	r3, r7, #12
 8003bf0:	2200      	movs	r2, #0
 8003bf2:	601a      	str	r2, [r3, #0]
 8003bf4:	605a      	str	r2, [r3, #4]
 8003bf6:	609a      	str	r2, [r3, #8]
 8003bf8:	60da      	str	r2, [r3, #12]
 8003bfa:	611a      	str	r2, [r3, #16]
  static SYS_RES_EXTI_LineCallback button_callback[SYS_BUTTONn] = {SYS_BUTTON1_EXTI_Callback, SYS_BUTTON2_EXTI_Callback, SYS_BUTTON3_EXTI_Callback};
  static uint32_t button_interrupt_priority[SYS_BUTTONn] = {SYS_BUTTONx_IT_PRIORITY, SYS_BUTTONx_IT_PRIORITY, SYS_BUTTONx_IT_PRIORITY};
  static const uint32_t button_exti_line[SYS_BUTTONn] = {SYS_BUTTON1_EXTI_LINE, SYS_BUTTON2_EXTI_LINE, SYS_BUTTON3_EXTI_LINE};

  /* Enable the SYS_BUTTON Clock */
  SYS_BUTTONx_GPIO_CLK_ENABLE(Button);
 8003bfc:	79fb      	ldrb	r3, [r7, #7]
 8003bfe:	2b00      	cmp	r3, #0
 8003c00:	d103      	bne.n	8003c0a <SYS_PB_Init+0x2e>
 8003c02:	2001      	movs	r0, #1
 8003c04:	f7ff ff64 	bl	8003ad0 <LL_AHB2_GRP1_EnableClock>
 8003c08:	e00c      	b.n	8003c24 <SYS_PB_Init+0x48>
 8003c0a:	79fb      	ldrb	r3, [r7, #7]
 8003c0c:	2b02      	cmp	r3, #2
 8003c0e:	d103      	bne.n	8003c18 <SYS_PB_Init+0x3c>
 8003c10:	2001      	movs	r0, #1
 8003c12:	f7ff ff5d 	bl	8003ad0 <LL_AHB2_GRP1_EnableClock>
 8003c16:	e005      	b.n	8003c24 <SYS_PB_Init+0x48>
 8003c18:	79fb      	ldrb	r3, [r7, #7]
 8003c1a:	2b01      	cmp	r3, #1
 8003c1c:	d102      	bne.n	8003c24 <SYS_PB_Init+0x48>
 8003c1e:	2004      	movs	r0, #4
 8003c20:	f7ff ff56 	bl	8003ad0 <LL_AHB2_GRP1_EnableClock>

  gpio_init_structure.Pin = SYS_BUTTON_PIN[Button];
 8003c24:	79fb      	ldrb	r3, [r7, #7]
 8003c26:	4a28      	ldr	r2, [pc, #160]	; (8003cc8 <SYS_PB_Init+0xec>)
 8003c28:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8003c2c:	60fb      	str	r3, [r7, #12]
  gpio_init_structure.Pull = GPIO_PULLUP;
 8003c2e:	2301      	movs	r3, #1
 8003c30:	617b      	str	r3, [r7, #20]
  gpio_init_structure.Speed = GPIO_SPEED_FREQ_HIGH;
 8003c32:	2302      	movs	r3, #2
 8003c34:	61bb      	str	r3, [r7, #24]

  if (ButtonMode == SYS_BUTTON_MODE_GPIO)
 8003c36:	79bb      	ldrb	r3, [r7, #6]
 8003c38:	2b00      	cmp	r3, #0
 8003c3a:	d10c      	bne.n	8003c56 <SYS_PB_Init+0x7a>
  {
    /* Configure Button pin as input */
    gpio_init_structure.Mode = GPIO_MODE_INPUT;
 8003c3c:	2300      	movs	r3, #0
 8003c3e:	613b      	str	r3, [r7, #16]
    HAL_GPIO_Init(SYS_BUTTON_PORT[Button], &gpio_init_structure);
 8003c40:	79fb      	ldrb	r3, [r7, #7]
 8003c42:	4a22      	ldr	r2, [pc, #136]	; (8003ccc <SYS_PB_Init+0xf0>)
 8003c44:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003c48:	f107 020c 	add.w	r2, r7, #12
 8003c4c:	4611      	mov	r1, r2
 8003c4e:	4618      	mov	r0, r3
 8003c50:	f004 fbb0 	bl	80083b4 <HAL_GPIO_Init>
 8003c54:	e033      	b.n	8003cbe <SYS_PB_Init+0xe2>
  }
  else /* (ButtonMode == SYS_BUTTON_MODE_EXTI) */
  {
    /* Configure Button pin as input with External interrupt */
    gpio_init_structure.Mode = GPIO_MODE_IT_FALLING;
 8003c56:	4b1e      	ldr	r3, [pc, #120]	; (8003cd0 <SYS_PB_Init+0xf4>)
 8003c58:	613b      	str	r3, [r7, #16]

    HAL_GPIO_Init(SYS_BUTTON_PORT[Button], &gpio_init_structure);
 8003c5a:	79fb      	ldrb	r3, [r7, #7]
 8003c5c:	4a1b      	ldr	r2, [pc, #108]	; (8003ccc <SYS_PB_Init+0xf0>)
 8003c5e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003c62:	f107 020c 	add.w	r2, r7, #12
 8003c66:	4611      	mov	r1, r2
 8003c68:	4618      	mov	r0, r3
 8003c6a:	f004 fba3 	bl	80083b4 <HAL_GPIO_Init>

    (void)HAL_EXTI_GetHandle(&sys_hpb_exti[Button], button_exti_line[Button]);
 8003c6e:	79fb      	ldrb	r3, [r7, #7]
 8003c70:	00db      	lsls	r3, r3, #3
 8003c72:	4a18      	ldr	r2, [pc, #96]	; (8003cd4 <SYS_PB_Init+0xf8>)
 8003c74:	1898      	adds	r0, r3, r2
 8003c76:	79fb      	ldrb	r3, [r7, #7]
 8003c78:	4a17      	ldr	r2, [pc, #92]	; (8003cd8 <SYS_PB_Init+0xfc>)
 8003c7a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003c7e:	4619      	mov	r1, r3
 8003c80:	f004 f95f 	bl	8007f42 <HAL_EXTI_GetHandle>
    (void)HAL_EXTI_RegisterCallback(&sys_hpb_exti[Button],  HAL_EXTI_COMMON_CB_ID, button_callback[Button]);
 8003c84:	79fb      	ldrb	r3, [r7, #7]
 8003c86:	00db      	lsls	r3, r3, #3
 8003c88:	4a12      	ldr	r2, [pc, #72]	; (8003cd4 <SYS_PB_Init+0xf8>)
 8003c8a:	1898      	adds	r0, r3, r2
 8003c8c:	79fb      	ldrb	r3, [r7, #7]
 8003c8e:	4a13      	ldr	r2, [pc, #76]	; (8003cdc <SYS_PB_Init+0x100>)
 8003c90:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003c94:	461a      	mov	r2, r3
 8003c96:	2100      	movs	r1, #0
 8003c98:	f004 f93a 	bl	8007f10 <HAL_EXTI_RegisterCallback>

    /* Enable and set Button EXTI Interrupt to the lowest priority */
    HAL_NVIC_SetPriority((SYS_BUTTON_IRQn[Button]), button_interrupt_priority[Button], 0x00);
 8003c9c:	79fb      	ldrb	r3, [r7, #7]
 8003c9e:	4a10      	ldr	r2, [pc, #64]	; (8003ce0 <SYS_PB_Init+0x104>)
 8003ca0:	56d0      	ldrsb	r0, [r2, r3]
 8003ca2:	79fb      	ldrb	r3, [r7, #7]
 8003ca4:	4a0f      	ldr	r2, [pc, #60]	; (8003ce4 <SYS_PB_Init+0x108>)
 8003ca6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003caa:	2200      	movs	r2, #0
 8003cac:	4619      	mov	r1, r3
 8003cae:	f003 fce0 	bl	8007672 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ((SYS_BUTTON_IRQn[Button]));
 8003cb2:	79fb      	ldrb	r3, [r7, #7]
 8003cb4:	4a0a      	ldr	r2, [pc, #40]	; (8003ce0 <SYS_PB_Init+0x104>)
 8003cb6:	56d3      	ldrsb	r3, [r2, r3]
 8003cb8:	4618      	mov	r0, r3
 8003cba:	f003 fcf4 	bl	80076a6 <HAL_NVIC_EnableIRQ>
  }

  return 0;
 8003cbe:	2300      	movs	r3, #0
}
 8003cc0:	4618      	mov	r0, r3
 8003cc2:	3720      	adds	r7, #32
 8003cc4:	46bd      	mov	sp, r7
 8003cc6:	bd80      	pop	{r7, pc}
 8003cc8:	080131b0 	.word	0x080131b0
 8003ccc:	2000002c 	.word	0x2000002c
 8003cd0:	10210000 	.word	0x10210000
 8003cd4:	20000cc4 	.word	0x20000cc4
 8003cd8:	080131bc 	.word	0x080131bc
 8003cdc:	20000038 	.word	0x20000038
 8003ce0:	080131b8 	.word	0x080131b8
 8003ce4:	20000044 	.word	0x20000044

08003ce8 <SYS_PB_Callback>:
{
  HAL_EXTI_IRQHandler(&sys_hpb_exti[Button]);
}

__weak void SYS_PB_Callback(Sys_Button_TypeDef Button)
{
 8003ce8:	b480      	push	{r7}
 8003cea:	b083      	sub	sp, #12
 8003cec:	af00      	add	r7, sp, #0
 8003cee:	4603      	mov	r3, r0
 8003cf0:	71fb      	strb	r3, [r7, #7]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(Button);

  /* This function should be implemented by the user application.
     It is called into this driver when an event on Button is triggered.*/
}
 8003cf2:	bf00      	nop
 8003cf4:	370c      	adds	r7, #12
 8003cf6:	46bd      	mov	sp, r7
 8003cf8:	bc80      	pop	{r7}
 8003cfa:	4770      	bx	lr

08003cfc <SYS_BUTTON1_EXTI_Callback>:

/* USER CODE END EF */

/* Private Functions Definition -----------------------------------------------*/
static void SYS_BUTTON1_EXTI_Callback(void)
{
 8003cfc:	b580      	push	{r7, lr}
 8003cfe:	af00      	add	r7, sp, #0
  SYS_PB_Callback(SYS_BUTTON1);
 8003d00:	2000      	movs	r0, #0
 8003d02:	f7ff fff1 	bl	8003ce8 <SYS_PB_Callback>
}
 8003d06:	bf00      	nop
 8003d08:	bd80      	pop	{r7, pc}

08003d0a <SYS_BUTTON3_EXTI_Callback>:

static void SYS_BUTTON3_EXTI_Callback(void)
{
 8003d0a:	b580      	push	{r7, lr}
 8003d0c:	af00      	add	r7, sp, #0
  SYS_PB_Callback(SYS_BUTTON3);
 8003d0e:	2001      	movs	r0, #1
 8003d10:	f7ff ffea 	bl	8003ce8 <SYS_PB_Callback>
}
 8003d14:	bf00      	nop
 8003d16:	bd80      	pop	{r7, pc}

08003d18 <SYS_BUTTON2_EXTI_Callback>:

static void SYS_BUTTON2_EXTI_Callback(void)
{
 8003d18:	b580      	push	{r7, lr}
 8003d1a:	af00      	add	r7, sp, #0
  SYS_PB_Callback(SYS_BUTTON2);
 8003d1c:	2002      	movs	r0, #2
 8003d1e:	f7ff ffe3 	bl	8003ce8 <SYS_PB_Callback>
}
 8003d22:	bf00      	nop
 8003d24:	bd80      	pop	{r7, pc}

08003d26 <LL_AHB1_GRP1_EnableClock>:
{
 8003d26:	b480      	push	{r7}
 8003d28:	b085      	sub	sp, #20
 8003d2a:	af00      	add	r7, sp, #0
 8003d2c:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB1ENR, Periphs);
 8003d2e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003d32:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8003d34:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8003d38:	687b      	ldr	r3, [r7, #4]
 8003d3a:	4313      	orrs	r3, r2
 8003d3c:	648b      	str	r3, [r1, #72]	; 0x48
  tmpreg = READ_BIT(RCC->AHB1ENR, Periphs);
 8003d3e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003d42:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8003d44:	687b      	ldr	r3, [r7, #4]
 8003d46:	4013      	ands	r3, r2
 8003d48:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8003d4a:	68fb      	ldr	r3, [r7, #12]
}
 8003d4c:	bf00      	nop
 8003d4e:	3714      	adds	r7, #20
 8003d50:	46bd      	mov	sp, r7
 8003d52:	bc80      	pop	{r7}
 8003d54:	4770      	bx	lr

08003d56 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8003d56:	b580      	push	{r7, lr}
 8003d58:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMAMUX1_CLK_ENABLE();
 8003d5a:	2004      	movs	r0, #4
 8003d5c:	f7ff ffe3 	bl	8003d26 <LL_AHB1_GRP1_EnableClock>
  __HAL_RCC_DMA1_CLK_ENABLE();
 8003d60:	2001      	movs	r0, #1
 8003d62:	f7ff ffe0 	bl	8003d26 <LL_AHB1_GRP1_EnableClock>

  /* DMA interrupt init */
  /* DMA1_Channel5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel5_IRQn, 2, 0);
 8003d66:	2200      	movs	r2, #0
 8003d68:	2102      	movs	r1, #2
 8003d6a:	200f      	movs	r0, #15
 8003d6c:	f003 fc81 	bl	8007672 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel5_IRQn);
 8003d70:	200f      	movs	r0, #15
 8003d72:	f003 fc98 	bl	80076a6 <HAL_NVIC_EnableIRQ>

}
 8003d76:	bf00      	nop
 8003d78:	bd80      	pop	{r7, pc}
	...

08003d7c <LL_FLASH_IsActiveFlag_OperationSuspended>:
  * @rmtoll FLASH_SR      PESD         LL_FLASH_IsActiveFlag_OperationSuspended
  * @rmtoll FLASH_C2SR    PESD         LL_FLASH_IsActiveFlag_OperationSuspended
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_FLASH_IsActiveFlag_OperationSuspended(void)
{
 8003d7c:	b480      	push	{r7}
 8003d7e:	af00      	add	r7, sp, #0
#if defined(CORE_CM0PLUS)
  return ((READ_BIT(FLASH->C2SR, FLASH_C2SR_PESD) == (FLASH_C2SR_PESD)) ? 1UL : 0UL);
#else
  return ((READ_BIT(FLASH->SR, FLASH_SR_PESD) == (FLASH_SR_PESD)) ? 1UL : 0UL);
 8003d80:	4b06      	ldr	r3, [pc, #24]	; (8003d9c <LL_FLASH_IsActiveFlag_OperationSuspended+0x20>)
 8003d82:	691b      	ldr	r3, [r3, #16]
 8003d84:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8003d88:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 8003d8c:	d101      	bne.n	8003d92 <LL_FLASH_IsActiveFlag_OperationSuspended+0x16>
 8003d8e:	2301      	movs	r3, #1
 8003d90:	e000      	b.n	8003d94 <LL_FLASH_IsActiveFlag_OperationSuspended+0x18>
 8003d92:	2300      	movs	r3, #0
#endif
}
 8003d94:	4618      	mov	r0, r3
 8003d96:	46bd      	mov	sp, r7
 8003d98:	bc80      	pop	{r7}
 8003d9a:	4770      	bx	lr
 8003d9c:	58004000 	.word	0x58004000

08003da0 <HW_FLASH_Write>:
/* USER CODE END PFP */

/* Exported functions --------------------------------------------------------*/
int32_t HW_FLASH_Write(uint32_t address,
                       uint64_t data)
{
 8003da0:	b590      	push	{r4, r7, lr}
 8003da2:	b087      	sub	sp, #28
 8003da4:	af00      	add	r7, sp, #0
 8003da6:	60f8      	str	r0, [r7, #12]
 8003da8:	e9c7 2300 	strd	r2, r3, [r7]
  /* USER CODE BEGIN HW_FLASH_Write_1 */

  /* USER CODE END HW_FLASH_Write_1 */
  HAL_StatusTypeDef hal_status = HAL_ERROR;
 8003dac:	2301      	movs	r3, #1
 8003dae:	75fb      	strb	r3, [r7, #23]

  while (*(uint64_t *)address != data)
 8003db0:	e00d      	b.n	8003dce <HW_FLASH_Write+0x2e>
  {
    while (LL_FLASH_IsActiveFlag_OperationSuspended());
 8003db2:	bf00      	nop
 8003db4:	f7ff ffe2 	bl	8003d7c <LL_FLASH_IsActiveFlag_OperationSuspended>
 8003db8:	4603      	mov	r3, r0
 8003dba:	2b00      	cmp	r3, #0
 8003dbc:	d1fa      	bne.n	8003db4 <HW_FLASH_Write+0x14>

    hal_status =
 8003dbe:	e9d7 2300 	ldrd	r2, r3, [r7]
 8003dc2:	68f9      	ldr	r1, [r7, #12]
 8003dc4:	2001      	movs	r0, #1
 8003dc6:	f004 f8cf 	bl	8007f68 <HAL_FLASH_Program>
 8003dca:	4603      	mov	r3, r0
 8003dcc:	75fb      	strb	r3, [r7, #23]
  while (*(uint64_t *)address != data)
 8003dce:	68fb      	ldr	r3, [r7, #12]
 8003dd0:	e9d3 3400 	ldrd	r3, r4, [r3]
 8003dd4:	e9d7 1200 	ldrd	r1, r2, [r7]
 8003dd8:	42a2      	cmp	r2, r4
 8003dda:	bf08      	it	eq
 8003ddc:	4299      	cmpeq	r1, r3
 8003dde:	d1e8      	bne.n	8003db2 <HW_FLASH_Write+0x12>
      HAL_FLASH_Program(FLASH_TYPEPROGRAM_DOUBLEWORD, address, data);
  }

  return ((hal_status == HAL_OK) ? FLASH_OK :
 8003de0:	7dfb      	ldrb	r3, [r7, #23]
 8003de2:	2b00      	cmp	r3, #0
 8003de4:	d007      	beq.n	8003df6 <HW_FLASH_Write+0x56>
 8003de6:	7dfb      	ldrb	r3, [r7, #23]
 8003de8:	2b02      	cmp	r3, #2
 8003dea:	d101      	bne.n	8003df0 <HW_FLASH_Write+0x50>
 8003dec:	2301      	movs	r3, #1
 8003dee:	e003      	b.n	8003df8 <HW_FLASH_Write+0x58>
 8003df0:	f04f 33ff 	mov.w	r3, #4294967295
 8003df4:	e000      	b.n	8003df8 <HW_FLASH_Write+0x58>
 8003df6:	2300      	movs	r3, #0
          ((hal_status == HAL_BUSY) ? FLASH_BUSY : FLASH_ERROR));
  /* USER CODE BEGIN HW_FLASH_Write_2 */

  /* USER CODE END HW_FLASH_Write_2 */
}
 8003df8:	4618      	mov	r0, r3
 8003dfa:	371c      	adds	r7, #28
 8003dfc:	46bd      	mov	sp, r7
 8003dfe:	bd90      	pop	{r4, r7, pc}

08003e00 <HW_FLASH_Erase>:

int32_t HW_FLASH_Erase(uint32_t page, uint16_t n, int32_t interrupt)
{
 8003e00:	b580      	push	{r7, lr}
 8003e02:	b08a      	sub	sp, #40	; 0x28
 8003e04:	af00      	add	r7, sp, #0
 8003e06:	60f8      	str	r0, [r7, #12]
 8003e08:	460b      	mov	r3, r1
 8003e0a:	607a      	str	r2, [r7, #4]
 8003e0c:	817b      	strh	r3, [r7, #10]
  /* USER CODE END HW_FLASH_Erase_1 */
  HAL_StatusTypeDef hal_status;
  FLASH_EraseInitTypeDef erase_str;
  uint32_t page_error;

  erase_str.TypeErase = FLASH_TYPEERASE_PAGES;
 8003e0e:	2302      	movs	r3, #2
 8003e10:	61bb      	str	r3, [r7, #24]
  erase_str.Page      = page;
 8003e12:	68fb      	ldr	r3, [r7, #12]
 8003e14:	61fb      	str	r3, [r7, #28]
  erase_str.NbPages   = n;
 8003e16:	897b      	ldrh	r3, [r7, #10]
 8003e18:	623b      	str	r3, [r7, #32]

  /* Erase the Page */
  if (interrupt)
 8003e1a:	687b      	ldr	r3, [r7, #4]
 8003e1c:	2b00      	cmp	r3, #0
 8003e1e:	d008      	beq.n	8003e32 <HW_FLASH_Erase+0x32>
  {
    hal_status = HAL_FLASHEx_Erase_IT(&erase_str);
 8003e20:	f107 0318 	add.w	r3, r7, #24
 8003e24:	4618      	mov	r0, r3
 8003e26:	f004 fa39 	bl	800829c <HAL_FLASHEx_Erase_IT>
 8003e2a:	4603      	mov	r3, r0
 8003e2c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8003e30:	e00a      	b.n	8003e48 <HW_FLASH_Erase+0x48>
  }
  else
  {
    hal_status = HAL_FLASHEx_Erase(&erase_str, &page_error);
 8003e32:	f107 0214 	add.w	r2, r7, #20
 8003e36:	f107 0318 	add.w	r3, r7, #24
 8003e3a:	4611      	mov	r1, r2
 8003e3c:	4618      	mov	r0, r3
 8003e3e:	f004 f9d5 	bl	80081ec <HAL_FLASHEx_Erase>
 8003e42:	4603      	mov	r3, r0
 8003e44:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  return ((hal_status == HAL_OK) ? FLASH_OK :
 8003e48:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8003e4c:	2b00      	cmp	r3, #0
 8003e4e:	d008      	beq.n	8003e62 <HW_FLASH_Erase+0x62>
 8003e50:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8003e54:	2b02      	cmp	r3, #2
 8003e56:	d101      	bne.n	8003e5c <HW_FLASH_Erase+0x5c>
 8003e58:	2301      	movs	r3, #1
 8003e5a:	e003      	b.n	8003e64 <HW_FLASH_Erase+0x64>
 8003e5c:	f04f 33ff 	mov.w	r3, #4294967295
 8003e60:	e000      	b.n	8003e64 <HW_FLASH_Erase+0x64>
 8003e62:	2300      	movs	r3, #0
          ((hal_status == HAL_BUSY) ? FLASH_BUSY : FLASH_ERROR));
  /* USER CODE BEGIN HW_FLASH_Erase_2 */

  /* USER CODE END HW_FLASH_Erase_2 */
}
 8003e64:	4618      	mov	r0, r3
 8003e66:	3728      	adds	r7, #40	; 0x28
 8003e68:	46bd      	mov	sp, r7
 8003e6a:	bd80      	pop	{r7, pc}

08003e6c <LL_APB1_GRP1_EnableClock>:
{
 8003e6c:	b480      	push	{r7}
 8003e6e:	b085      	sub	sp, #20
 8003e70:	af00      	add	r7, sp, #0
 8003e72:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB1ENR1, Periphs);
 8003e74:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003e78:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8003e7a:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8003e7e:	687b      	ldr	r3, [r7, #4]
 8003e80:	4313      	orrs	r3, r2
 8003e82:	658b      	str	r3, [r1, #88]	; 0x58
  tmpreg = READ_BIT(RCC->APB1ENR1, Periphs);
 8003e84:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003e88:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8003e8a:	687b      	ldr	r3, [r7, #4]
 8003e8c:	4013      	ands	r3, r2
 8003e8e:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8003e90:	68fb      	ldr	r3, [r7, #12]
}
 8003e92:	bf00      	nop
 8003e94:	3714      	adds	r7, #20
 8003e96:	46bd      	mov	sp, r7
 8003e98:	bc80      	pop	{r7}
 8003e9a:	4770      	bx	lr

08003e9c <LL_APB1_GRP1_DisableClock>:
{
 8003e9c:	b480      	push	{r7}
 8003e9e:	b083      	sub	sp, #12
 8003ea0:	af00      	add	r7, sp, #0
 8003ea2:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(RCC->APB1ENR1, Periphs);
 8003ea4:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003ea8:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8003eaa:	687b      	ldr	r3, [r7, #4]
 8003eac:	43db      	mvns	r3, r3
 8003eae:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8003eb2:	4013      	ands	r3, r2
 8003eb4:	658b      	str	r3, [r1, #88]	; 0x58
}
 8003eb6:	bf00      	nop
 8003eb8:	370c      	adds	r7, #12
 8003eba:	46bd      	mov	sp, r7
 8003ebc:	bc80      	pop	{r7}
 8003ebe:	4770      	bx	lr

08003ec0 <MX_LPTIM1_Init>:

LPTIM_HandleTypeDef hlptim1;

/* LPTIM1 init function */
void MX_LPTIM1_Init(void)
{
 8003ec0:	b580      	push	{r7, lr}
 8003ec2:	af00      	add	r7, sp, #0

  hlptim1.Instance = LPTIM1;
 8003ec4:	4b12      	ldr	r3, [pc, #72]	; (8003f10 <MX_LPTIM1_Init+0x50>)
 8003ec6:	4a13      	ldr	r2, [pc, #76]	; (8003f14 <MX_LPTIM1_Init+0x54>)
 8003ec8:	601a      	str	r2, [r3, #0]
  hlptim1.Init.Clock.Source = LPTIM_CLOCKSOURCE_APBCLOCK_LPOSC;
 8003eca:	4b11      	ldr	r3, [pc, #68]	; (8003f10 <MX_LPTIM1_Init+0x50>)
 8003ecc:	2200      	movs	r2, #0
 8003ece:	605a      	str	r2, [r3, #4]
  hlptim1.Init.Clock.Prescaler = LPTIM_PRESCALER_DIV1;
 8003ed0:	4b0f      	ldr	r3, [pc, #60]	; (8003f10 <MX_LPTIM1_Init+0x50>)
 8003ed2:	2200      	movs	r2, #0
 8003ed4:	609a      	str	r2, [r3, #8]
  hlptim1.Init.Trigger.Source = LPTIM_TRIGSOURCE_SOFTWARE;
 8003ed6:	4b0e      	ldr	r3, [pc, #56]	; (8003f10 <MX_LPTIM1_Init+0x50>)
 8003ed8:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8003edc:	615a      	str	r2, [r3, #20]
  hlptim1.Init.OutputPolarity = LPTIM_OUTPUTPOLARITY_HIGH;
 8003ede:	4b0c      	ldr	r3, [pc, #48]	; (8003f10 <MX_LPTIM1_Init+0x50>)
 8003ee0:	2200      	movs	r2, #0
 8003ee2:	621a      	str	r2, [r3, #32]
  hlptim1.Init.UpdateMode = LPTIM_UPDATE_IMMEDIATE;
 8003ee4:	4b0a      	ldr	r3, [pc, #40]	; (8003f10 <MX_LPTIM1_Init+0x50>)
 8003ee6:	2200      	movs	r2, #0
 8003ee8:	625a      	str	r2, [r3, #36]	; 0x24
  hlptim1.Init.CounterSource = LPTIM_COUNTERSOURCE_INTERNAL;
 8003eea:	4b09      	ldr	r3, [pc, #36]	; (8003f10 <MX_LPTIM1_Init+0x50>)
 8003eec:	2200      	movs	r2, #0
 8003eee:	629a      	str	r2, [r3, #40]	; 0x28
  hlptim1.Init.Input1Source = LPTIM_INPUT1SOURCE_GPIO;
 8003ef0:	4b07      	ldr	r3, [pc, #28]	; (8003f10 <MX_LPTIM1_Init+0x50>)
 8003ef2:	2200      	movs	r2, #0
 8003ef4:	62da      	str	r2, [r3, #44]	; 0x2c
  hlptim1.Init.Input2Source = LPTIM_INPUT2SOURCE_GPIO;
 8003ef6:	4b06      	ldr	r3, [pc, #24]	; (8003f10 <MX_LPTIM1_Init+0x50>)
 8003ef8:	2200      	movs	r2, #0
 8003efa:	631a      	str	r2, [r3, #48]	; 0x30
  if (HAL_LPTIM_Init(&hlptim1) != HAL_OK)
 8003efc:	4804      	ldr	r0, [pc, #16]	; (8003f10 <MX_LPTIM1_Init+0x50>)
 8003efe:	f004 fd25 	bl	800894c <HAL_LPTIM_Init>
 8003f02:	4603      	mov	r3, r0
 8003f04:	2b00      	cmp	r3, #0
 8003f06:	d001      	beq.n	8003f0c <MX_LPTIM1_Init+0x4c>
  {
    Error_Handler();
 8003f08:	f000 f8c4 	bl	8004094 <Error_Handler>
  }

}
 8003f0c:	bf00      	nop
 8003f0e:	bd80      	pop	{r7, pc}
 8003f10:	20000cdc 	.word	0x20000cdc
 8003f14:	40007c00 	.word	0x40007c00

08003f18 <HAL_LPTIM_MspInit>:

void HAL_LPTIM_MspInit(LPTIM_HandleTypeDef* lptimHandle)
{
 8003f18:	b580      	push	{r7, lr}
 8003f1a:	b090      	sub	sp, #64	; 0x40
 8003f1c:	af00      	add	r7, sp, #0
 8003f1e:	6078      	str	r0, [r7, #4]

  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8003f20:	f107 0308 	add.w	r3, r7, #8
 8003f24:	2238      	movs	r2, #56	; 0x38
 8003f26:	2100      	movs	r1, #0
 8003f28:	4618      	mov	r0, r3
 8003f2a:	f00e f9d6 	bl	80122da <memset>
  if(lptimHandle->Instance==LPTIM1)
 8003f2e:	687b      	ldr	r3, [r7, #4]
 8003f30:	681b      	ldr	r3, [r3, #0]
 8003f32:	4a11      	ldr	r2, [pc, #68]	; (8003f78 <HAL_LPTIM_MspInit+0x60>)
 8003f34:	4293      	cmp	r3, r2
 8003f36:	d11b      	bne.n	8003f70 <HAL_LPTIM_MspInit+0x58>
  /* USER CODE BEGIN LPTIM1_MspInit 0 */

  /* USER CODE END LPTIM1_MspInit 0 */
  /** Initializes the peripherals clocks
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_LPTIM1;
 8003f38:	f44f 7300 	mov.w	r3, #512	; 0x200
 8003f3c:	60bb      	str	r3, [r7, #8]
    PeriphClkInitStruct.Lptim1ClockSelection = RCC_LPTIM1CLKSOURCE_LSE;
 8003f3e:	f04f 130c 	mov.w	r3, #786444	; 0xc000c
 8003f42:	62bb      	str	r3, [r7, #40]	; 0x28
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8003f44:	f107 0308 	add.w	r3, r7, #8
 8003f48:	4618      	mov	r0, r3
 8003f4a:	f006 fc67 	bl	800a81c <HAL_RCCEx_PeriphCLKConfig>
 8003f4e:	4603      	mov	r3, r0
 8003f50:	2b00      	cmp	r3, #0
 8003f52:	d001      	beq.n	8003f58 <HAL_LPTIM_MspInit+0x40>
    {
      Error_Handler();
 8003f54:	f000 f89e 	bl	8004094 <Error_Handler>
    }

    /* LPTIM1 clock enable */
    __HAL_RCC_LPTIM1_CLK_ENABLE();
 8003f58:	f04f 4000 	mov.w	r0, #2147483648	; 0x80000000
 8003f5c:	f7ff ff86 	bl	8003e6c <LL_APB1_GRP1_EnableClock>

    /* LPTIM1 interrupt Init */
    HAL_NVIC_SetPriority(LPTIM1_IRQn, 0, 0);
 8003f60:	2200      	movs	r2, #0
 8003f62:	2100      	movs	r1, #0
 8003f64:	2027      	movs	r0, #39	; 0x27
 8003f66:	f003 fb84 	bl	8007672 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(LPTIM1_IRQn);
 8003f6a:	2027      	movs	r0, #39	; 0x27
 8003f6c:	f003 fb9b 	bl	80076a6 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN LPTIM1_MspInit 1 */

  /* USER CODE END LPTIM1_MspInit 1 */
  }
}
 8003f70:	bf00      	nop
 8003f72:	3740      	adds	r7, #64	; 0x40
 8003f74:	46bd      	mov	sp, r7
 8003f76:	bd80      	pop	{r7, pc}
 8003f78:	40007c00 	.word	0x40007c00

08003f7c <HAL_LPTIM_MspDeInit>:

void HAL_LPTIM_MspDeInit(LPTIM_HandleTypeDef* lptimHandle)
{
 8003f7c:	b580      	push	{r7, lr}
 8003f7e:	b082      	sub	sp, #8
 8003f80:	af00      	add	r7, sp, #0
 8003f82:	6078      	str	r0, [r7, #4]

  if(lptimHandle->Instance==LPTIM1)
 8003f84:	687b      	ldr	r3, [r7, #4]
 8003f86:	681b      	ldr	r3, [r3, #0]
 8003f88:	4a06      	ldr	r2, [pc, #24]	; (8003fa4 <HAL_LPTIM_MspDeInit+0x28>)
 8003f8a:	4293      	cmp	r3, r2
 8003f8c:	d106      	bne.n	8003f9c <HAL_LPTIM_MspDeInit+0x20>
  {
  /* USER CODE BEGIN LPTIM1_MspDeInit 0 */

  /* USER CODE END LPTIM1_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_LPTIM1_CLK_DISABLE();
 8003f8e:	f04f 4000 	mov.w	r0, #2147483648	; 0x80000000
 8003f92:	f7ff ff83 	bl	8003e9c <LL_APB1_GRP1_DisableClock>

    /* LPTIM1 interrupt Deinit */
    HAL_NVIC_DisableIRQ(LPTIM1_IRQn);
 8003f96:	2027      	movs	r0, #39	; 0x27
 8003f98:	f003 fb93 	bl	80076c2 <HAL_NVIC_DisableIRQ>
  /* USER CODE BEGIN LPTIM1_MspDeInit 1 */

  /* USER CODE END LPTIM1_MspDeInit 1 */
  }
}
 8003f9c:	bf00      	nop
 8003f9e:	3708      	adds	r7, #8
 8003fa0:	46bd      	mov	sp, r7
 8003fa2:	bd80      	pop	{r7, pc}
 8003fa4:	40007c00 	.word	0x40007c00

08003fa8 <LL_RCC_LSE_SetDriveCapability>:
  *         @arg @ref LL_RCC_LSEDRIVE_MEDIUMHIGH
  *         @arg @ref LL_RCC_LSEDRIVE_HIGH
  * @retval None
  */
__STATIC_INLINE void LL_RCC_LSE_SetDriveCapability(uint32_t LSEDrive)
{
 8003fa8:	b480      	push	{r7}
 8003faa:	b083      	sub	sp, #12
 8003fac:	af00      	add	r7, sp, #0
 8003fae:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->BDCR, RCC_BDCR_LSEDRV, LSEDrive);
 8003fb0:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003fb4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003fb8:	f023 0218 	bic.w	r2, r3, #24
 8003fbc:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8003fc0:	687b      	ldr	r3, [r7, #4]
 8003fc2:	4313      	orrs	r3, r2
 8003fc4:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
}
 8003fc8:	bf00      	nop
 8003fca:	370c      	adds	r7, #12
 8003fcc:	46bd      	mov	sp, r7
 8003fce:	bc80      	pop	{r7}
 8003fd0:	4770      	bx	lr

08003fd2 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8003fd2:	b580      	push	{r7, lr}
 8003fd4:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8003fd6:	f002 fa6b 	bl	80064b0 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8003fda:	f000 f805 	bl	8003fe8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_Sigfox_Init();
 8003fde:	f7fe f917 	bl	8002210 <MX_Sigfox_Init>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
    /* USER CODE END WHILE */
    MX_Sigfox_Process();
 8003fe2:	f7fe f91d 	bl	8002220 <MX_Sigfox_Process>
 8003fe6:	e7fc      	b.n	8003fe2 <main+0x10>

08003fe8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8003fe8:	b580      	push	{r7, lr}
 8003fea:	b09a      	sub	sp, #104	; 0x68
 8003fec:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8003fee:	f107 0320 	add.w	r3, r7, #32
 8003ff2:	2248      	movs	r2, #72	; 0x48
 8003ff4:	2100      	movs	r1, #0
 8003ff6:	4618      	mov	r0, r3
 8003ff8:	f00e f96f 	bl	80122da <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8003ffc:	1d3b      	adds	r3, r7, #4
 8003ffe:	2200      	movs	r2, #0
 8004000:	601a      	str	r2, [r3, #0]
 8004002:	605a      	str	r2, [r3, #4]
 8004004:	609a      	str	r2, [r3, #8]
 8004006:	60da      	str	r2, [r3, #12]
 8004008:	611a      	str	r2, [r3, #16]
 800400a:	615a      	str	r2, [r3, #20]
 800400c:	619a      	str	r2, [r3, #24]

  /** Configure LSE Drive Capability
  */
  __HAL_RCC_LSEDRIVE_CONFIG(RCC_LSEDRIVE_LOW);
 800400e:	2000      	movs	r0, #0
 8004010:	f7ff ffca 	bl	8003fa8 <LL_RCC_LSE_SetDriveCapability>
  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8004014:	4b1e      	ldr	r3, [pc, #120]	; (8004090 <SystemClock_Config+0xa8>)
 8004016:	681b      	ldr	r3, [r3, #0]
 8004018:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 800401c:	4a1c      	ldr	r2, [pc, #112]	; (8004090 <SystemClock_Config+0xa8>)
 800401e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8004022:	6013      	str	r3, [r2, #0]
 8004024:	4b1a      	ldr	r3, [pc, #104]	; (8004090 <SystemClock_Config+0xa8>)
 8004026:	681b      	ldr	r3, [r3, #0]
 8004028:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 800402c:	603b      	str	r3, [r7, #0]
 800402e:	683b      	ldr	r3, [r7, #0]
  /** Initializes the CPU, AHB and APB busses clocks
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSE|RCC_OSCILLATORTYPE_MSI;
 8004030:	2324      	movs	r3, #36	; 0x24
 8004032:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 8004034:	2381      	movs	r3, #129	; 0x81
 8004036:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 8004038:	2301      	movs	r3, #1
 800403a:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.MSICalibrationValue = RCC_MSICALIBRATION_DEFAULT;
 800403c:	2300      	movs	r3, #0
 800403e:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_10;
 8004040:	23a0      	movs	r3, #160	; 0xa0
 8004042:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8004044:	2300      	movs	r3, #0
 8004046:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8004048:	f107 0320 	add.w	r3, r7, #32
 800404c:	4618      	mov	r0, r3
 800404e:	f005 fc63 	bl	8009918 <HAL_RCC_OscConfig>
 8004052:	4603      	mov	r3, r0
 8004054:	2b00      	cmp	r3, #0
 8004056:	d001      	beq.n	800405c <SystemClock_Config+0x74>
  {
    Error_Handler();
 8004058:	f000 f81c 	bl	8004094 <Error_Handler>
  }
  /** Configure the SYSCLKSource, HCLK, PCLK1 and PCLK2 clocks dividers
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK3|RCC_CLOCKTYPE_HCLK
 800405c:	234f      	movs	r3, #79	; 0x4f
 800405e:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_SYSCLK|RCC_CLOCKTYPE_PCLK1
                              |RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_MSI;
 8004060:	2300      	movs	r3, #0
 8004062:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8004064:	2300      	movs	r3, #0
 8004066:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8004068:	2300      	movs	r3, #0
 800406a:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800406c:	2300      	movs	r3, #0
 800406e:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.AHBCLK3Divider = RCC_SYSCLK_DIV1;
 8004070:	2300      	movs	r3, #0
 8004072:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8004074:	1d3b      	adds	r3, r7, #4
 8004076:	2101      	movs	r1, #1
 8004078:	4618      	mov	r0, r3
 800407a:	f005 ffe7 	bl	800a04c <HAL_RCC_ClockConfig>
 800407e:	4603      	mov	r3, r0
 8004080:	2b00      	cmp	r3, #0
 8004082:	d001      	beq.n	8004088 <SystemClock_Config+0xa0>
  {
    Error_Handler();
 8004084:	f000 f806 	bl	8004094 <Error_Handler>
  }
}
 8004088:	bf00      	nop
 800408a:	3768      	adds	r7, #104	; 0x68
 800408c:	46bd      	mov	sp, r7
 800408e:	bd80      	pop	{r7, pc}
 8004090:	58000400 	.word	0x58000400

08004094 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8004094:	b480      	push	{r7}
 8004096:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  while (1)
 8004098:	e7fe      	b.n	8004098 <Error_Handler+0x4>

0800409a <LL_APB1_GRP1_ForceReset>:
{
 800409a:	b480      	push	{r7}
 800409c:	b083      	sub	sp, #12
 800409e:	af00      	add	r7, sp, #0
 80040a0:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB1RSTR1, Periphs);
 80040a2:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80040a6:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80040a8:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80040ac:	687b      	ldr	r3, [r7, #4]
 80040ae:	4313      	orrs	r3, r2
 80040b0:	638b      	str	r3, [r1, #56]	; 0x38
}
 80040b2:	bf00      	nop
 80040b4:	370c      	adds	r7, #12
 80040b6:	46bd      	mov	sp, r7
 80040b8:	bc80      	pop	{r7}
 80040ba:	4770      	bx	lr

080040bc <LL_APB1_GRP1_ReleaseReset>:
{
 80040bc:	b480      	push	{r7}
 80040be:	b083      	sub	sp, #12
 80040c0:	af00      	add	r7, sp, #0
 80040c2:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(RCC->APB1RSTR1, Periphs);
 80040c4:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80040c8:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80040ca:	687b      	ldr	r3, [r7, #4]
 80040cc:	43db      	mvns	r3, r3
 80040ce:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80040d2:	4013      	ands	r3, r2
 80040d4:	638b      	str	r3, [r1, #56]	; 0x38
}
 80040d6:	bf00      	nop
 80040d8:	370c      	adds	r7, #12
 80040da:	46bd      	mov	sp, r7
 80040dc:	bc80      	pop	{r7}
 80040de:	4770      	bx	lr

080040e0 <LL_EXTI_EnableIT_0_31>:
  *         @arg @ref LL_EXTI_LINE_31
  *         @arg @ref LL_EXTI_LINE_ALL_0_31
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableIT_0_31(uint32_t ExtiLine)
{
 80040e0:	b480      	push	{r7}
 80040e2:	b083      	sub	sp, #12
 80040e4:	af00      	add	r7, sp, #0
 80040e6:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->IMR1, ExtiLine);
 80040e8:	4b06      	ldr	r3, [pc, #24]	; (8004104 <LL_EXTI_EnableIT_0_31+0x24>)
 80040ea:	f8d3 2080 	ldr.w	r2, [r3, #128]	; 0x80
 80040ee:	4905      	ldr	r1, [pc, #20]	; (8004104 <LL_EXTI_EnableIT_0_31+0x24>)
 80040f0:	687b      	ldr	r3, [r7, #4]
 80040f2:	4313      	orrs	r3, r2
 80040f4:	f8c1 3080 	str.w	r3, [r1, #128]	; 0x80
}
 80040f8:	bf00      	nop
 80040fa:	370c      	adds	r7, #12
 80040fc:	46bd      	mov	sp, r7
 80040fe:	bc80      	pop	{r7}
 8004100:	4770      	bx	lr
 8004102:	bf00      	nop
 8004104:	58000800 	.word	0x58000800

08004108 <MN_LPTIM_IF_Init>:

/* USER CODE END PFP */

/* Exported functions --------------------------------------------------------*/
void MN_LPTIM_IF_Init(void)
{
 8004108:	b580      	push	{r7, lr}
 800410a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MN_LPTIM_IF_Init_0 */
  /* USER CODE END MN_LPTIM_IF_Init_0 */

  /* Force the LPTIM1 Periheral Clock Reset */
  __HAL_RCC_LPTIM1_FORCE_RESET();
 800410c:	f04f 4000 	mov.w	r0, #2147483648	; 0x80000000
 8004110:	f7ff ffc3 	bl	800409a <LL_APB1_GRP1_ForceReset>
  /* Release the LPTIM1 Periheral Clock Reset */
  __HAL_RCC_LPTIM1_RELEASE_RESET();
 8004114:	f04f 4000 	mov.w	r0, #2147483648	; 0x80000000
 8004118:	f7ff ffd0 	bl	80040bc <LL_APB1_GRP1_ReleaseReset>

  /* USER CODE BEGIN MN_LPTIM_IF_Init_1 */
  /* USER CODE END MN_LPTIM_IF_Init_1 */

  MX_LPTIM1_Init();
 800411c:	f7ff fed0 	bl	8003ec0 <MX_LPTIM1_Init>

  /* USER CODE BEGIN MN_LPTIM_IF_Init_2 */
  /* USER CODE END MN_LPTIM_IF_Init_2 */

  /* w.a.: LL_EXTI_LINE_X should be enabled in HAL_LPTIM_MspInit */
  LL_EXTI_EnableIT_0_31(LL_EXTI_LINE_29);
 8004120:	f04f 5000 	mov.w	r0, #536870912	; 0x20000000
 8004124:	f7ff ffdc 	bl	80040e0 <LL_EXTI_EnableIT_0_31>

  /* USER CODE BEGIN MN_LPTIM_IF_Init_3 */
  /* USER CODE END MN_LPTIM_IF_Init_3 */
}
 8004128:	bf00      	nop
 800412a:	bd80      	pop	{r7, pc}

0800412c <MN_LPTIM_IF_DeInit>:

void MN_LPTIM_IF_DeInit(void)
{
 800412c:	b580      	push	{r7, lr}
 800412e:	b08e      	sub	sp, #56	; 0x38
 8004130:	af00      	add	r7, sp, #0
  RCC_PeriphCLKInitTypeDef RCC_PeriphCLKInitStruct;

  /* USER CODE BEGIN MN_LPTIM_IF_DeInit_0 */
  /* USER CODE END MN_LPTIM_IF_DeInit_0 */

  if (HAL_LPTIM_DeInit(&hlptim1) != HAL_OK)
 8004132:	480f      	ldr	r0, [pc, #60]	; (8004170 <MN_LPTIM_IF_DeInit+0x44>)
 8004134:	f004 fcc6 	bl	8008ac4 <HAL_LPTIM_DeInit>
 8004138:	4603      	mov	r3, r0
 800413a:	2b00      	cmp	r3, #0
 800413c:	d001      	beq.n	8004142 <MN_LPTIM_IF_DeInit+0x16>
  {
    Error_Handler();
 800413e:	f7ff ffa9 	bl	8004094 <Error_Handler>

  /* USER CODE BEGIN MN_LPTIM_IF_DeInit_1 */
  /* USER CODE END MN_LPTIM_IF_DeInit_1 */

  /* Select the PCLK clock as LPTIM1 peripheral clock */
  RCC_PeriphCLKInitStruct.PeriphClockSelection = RCC_PERIPHCLK_LPTIM1;
 8004142:	f44f 7300 	mov.w	r3, #512	; 0x200
 8004146:	603b      	str	r3, [r7, #0]
  RCC_PeriphCLKInitStruct.Lptim1ClockSelection = RCC_LPTIM1CLKSOURCE_PCLK1;
 8004148:	f44f 2340 	mov.w	r3, #786432	; 0xc0000
 800414c:	623b      	str	r3, [r7, #32]
  HAL_RCCEx_PeriphCLKConfig(&RCC_PeriphCLKInitStruct);
 800414e:	463b      	mov	r3, r7
 8004150:	4618      	mov	r0, r3
 8004152:	f006 fb63 	bl	800a81c <HAL_RCCEx_PeriphCLKConfig>

  /* USER CODE BEGIN MN_LPTIM_IF_DeInit_2 */
  /* USER CODE END MN_LPTIM_IF_DeInit_2 */

  /* Force the LPTIM1 Periheral Clock Reset */
  __HAL_RCC_LPTIM1_FORCE_RESET();
 8004156:	f04f 4000 	mov.w	r0, #2147483648	; 0x80000000
 800415a:	f7ff ff9e 	bl	800409a <LL_APB1_GRP1_ForceReset>

  /* Release the LPTIM1 Periheral Clock Reset */
  __HAL_RCC_LPTIM1_RELEASE_RESET();
 800415e:	f04f 4000 	mov.w	r0, #2147483648	; 0x80000000
 8004162:	f7ff ffab 	bl	80040bc <LL_APB1_GRP1_ReleaseReset>

  /* USER CODE BEGIN MN_LPTIM_IF_DeInit_3 */
  /* USER CODE END MN_LPTIM_IF_DeInit_3 */

}
 8004166:	bf00      	nop
 8004168:	3738      	adds	r7, #56	; 0x38
 800416a:	46bd      	mov	sp, r7
 800416c:	bd80      	pop	{r7, pc}
 800416e:	bf00      	nop
 8004170:	20000cdc 	.word	0x20000cdc

08004174 <LL_RCC_EnableRTC>:
  * @brief  Enable RTC
  * @rmtoll BDCR         RTCEN         LL_RCC_EnableRTC
  * @retval None
  */
__STATIC_INLINE void LL_RCC_EnableRTC(void)
{
 8004174:	b480      	push	{r7}
 8004176:	af00      	add	r7, sp, #0
  SET_BIT(RCC->BDCR, RCC_BDCR_RTCEN);
 8004178:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800417c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004180:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8004184:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8004188:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
}
 800418c:	bf00      	nop
 800418e:	46bd      	mov	sp, r7
 8004190:	bc80      	pop	{r7}
 8004192:	4770      	bx	lr

08004194 <LL_APB1_GRP1_EnableClock>:
{
 8004194:	b480      	push	{r7}
 8004196:	b085      	sub	sp, #20
 8004198:	af00      	add	r7, sp, #0
 800419a:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB1ENR1, Periphs);
 800419c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80041a0:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 80041a2:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80041a6:	687b      	ldr	r3, [r7, #4]
 80041a8:	4313      	orrs	r3, r2
 80041aa:	658b      	str	r3, [r1, #88]	; 0x58
  tmpreg = READ_BIT(RCC->APB1ENR1, Periphs);
 80041ac:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80041b0:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 80041b2:	687b      	ldr	r3, [r7, #4]
 80041b4:	4013      	ands	r3, r2
 80041b6:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80041b8:	68fb      	ldr	r3, [r7, #12]
}
 80041ba:	bf00      	nop
 80041bc:	3714      	adds	r7, #20
 80041be:	46bd      	mov	sp, r7
 80041c0:	bc80      	pop	{r7}
 80041c2:	4770      	bx	lr

080041c4 <MX_RTC_Init>:

RTC_HandleTypeDef hrtc;

/* RTC init function */
void MX_RTC_Init(void)
{
 80041c4:	b580      	push	{r7, lr}
 80041c6:	b08c      	sub	sp, #48	; 0x30
 80041c8:	af00      	add	r7, sp, #0
  RTC_AlarmTypeDef sAlarm = {0};
 80041ca:	1d3b      	adds	r3, r7, #4
 80041cc:	222c      	movs	r2, #44	; 0x2c
 80041ce:	2100      	movs	r1, #0
 80041d0:	4618      	mov	r0, r3
 80041d2:	f00e f882 	bl	80122da <memset>

  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 80041d6:	4b22      	ldr	r3, [pc, #136]	; (8004260 <MX_RTC_Init+0x9c>)
 80041d8:	4a22      	ldr	r2, [pc, #136]	; (8004264 <MX_RTC_Init+0xa0>)
 80041da:	601a      	str	r2, [r3, #0]
  hrtc.Init.AsynchPrediv = RTC_PREDIV_A;
 80041dc:	4b20      	ldr	r3, [pc, #128]	; (8004260 <MX_RTC_Init+0x9c>)
 80041de:	221f      	movs	r2, #31
 80041e0:	609a      	str	r2, [r3, #8]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 80041e2:	4b1f      	ldr	r3, [pc, #124]	; (8004260 <MX_RTC_Init+0x9c>)
 80041e4:	2200      	movs	r2, #0
 80041e6:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutRemap = RTC_OUTPUT_REMAP_NONE;
 80041e8:	4b1d      	ldr	r3, [pc, #116]	; (8004260 <MX_RTC_Init+0x9c>)
 80041ea:	2200      	movs	r2, #0
 80041ec:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 80041ee:	4b1c      	ldr	r3, [pc, #112]	; (8004260 <MX_RTC_Init+0x9c>)
 80041f0:	2200      	movs	r2, #0
 80041f2:	619a      	str	r2, [r3, #24]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 80041f4:	4b1a      	ldr	r3, [pc, #104]	; (8004260 <MX_RTC_Init+0x9c>)
 80041f6:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80041fa:	61da      	str	r2, [r3, #28]
  hrtc.Init.OutPutPullUp = RTC_OUTPUT_PULLUP_NONE;
 80041fc:	4b18      	ldr	r3, [pc, #96]	; (8004260 <MX_RTC_Init+0x9c>)
 80041fe:	2200      	movs	r2, #0
 8004200:	621a      	str	r2, [r3, #32]
  hrtc.Init.BinMode = RTC_BINARY_ONLY;
 8004202:	4b17      	ldr	r3, [pc, #92]	; (8004260 <MX_RTC_Init+0x9c>)
 8004204:	f44f 7280 	mov.w	r2, #256	; 0x100
 8004208:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 800420a:	4815      	ldr	r0, [pc, #84]	; (8004260 <MX_RTC_Init+0x9c>)
 800420c:	f006 fc20 	bl	800aa50 <HAL_RTC_Init>
 8004210:	4603      	mov	r3, r0
 8004212:	2b00      	cmp	r3, #0
 8004214:	d001      	beq.n	800421a <MX_RTC_Init+0x56>
  {
    Error_Handler();
 8004216:	f7ff ff3d 	bl	8004094 <Error_Handler>

  /* USER CODE END Check_RTC_BKUP */

  /** Initialize RTC and set the Time and Date
  */
  if (HAL_RTCEx_SetSSRU_IT(&hrtc) != HAL_OK)
 800421a:	4811      	ldr	r0, [pc, #68]	; (8004260 <MX_RTC_Init+0x9c>)
 800421c:	f006 fefa 	bl	800b014 <HAL_RTCEx_SetSSRU_IT>
 8004220:	4603      	mov	r3, r0
 8004222:	2b00      	cmp	r3, #0
 8004224:	d001      	beq.n	800422a <MX_RTC_Init+0x66>
  {
    Error_Handler();
 8004226:	f7ff ff35 	bl	8004094 <Error_Handler>
  }
  /** Enable the Alarm A
  */
  sAlarm.BinaryAutoClr = RTC_ALARMSUBSECONDBIN_AUTOCLR_NO;
 800422a:	2300      	movs	r3, #0
 800422c:	623b      	str	r3, [r7, #32]
  sAlarm.AlarmTime.SubSeconds = 0x0;
 800422e:	2300      	movs	r3, #0
 8004230:	60bb      	str	r3, [r7, #8]
  sAlarm.AlarmMask = RTC_ALARMMASK_NONE;
 8004232:	2300      	movs	r3, #0
 8004234:	61bb      	str	r3, [r7, #24]
  sAlarm.AlarmSubSecondMask = RTC_ALARMSUBSECONDBINMASK_NONE;
 8004236:	f04f 5300 	mov.w	r3, #536870912	; 0x20000000
 800423a:	61fb      	str	r3, [r7, #28]
  sAlarm.Alarm = RTC_ALARM_A;
 800423c:	f44f 7380 	mov.w	r3, #256	; 0x100
 8004240:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_RTC_SetAlarm_IT(&hrtc, &sAlarm, RTC_FORMAT_BCD) != HAL_OK)
 8004242:	1d3b      	adds	r3, r7, #4
 8004244:	2201      	movs	r2, #1
 8004246:	4619      	mov	r1, r3
 8004248:	4805      	ldr	r0, [pc, #20]	; (8004260 <MX_RTC_Init+0x9c>)
 800424a:	f006 fc7b 	bl	800ab44 <HAL_RTC_SetAlarm_IT>
 800424e:	4603      	mov	r3, r0
 8004250:	2b00      	cmp	r3, #0
 8004252:	d001      	beq.n	8004258 <MX_RTC_Init+0x94>
  {
    Error_Handler();
 8004254:	f7ff ff1e 	bl	8004094 <Error_Handler>
  }

}
 8004258:	bf00      	nop
 800425a:	3730      	adds	r7, #48	; 0x30
 800425c:	46bd      	mov	sp, r7
 800425e:	bd80      	pop	{r7, pc}
 8004260:	20000d18 	.word	0x20000d18
 8004264:	40002800 	.word	0x40002800

08004268 <HAL_RTC_MspInit>:

void HAL_RTC_MspInit(RTC_HandleTypeDef* rtcHandle)
{
 8004268:	b580      	push	{r7, lr}
 800426a:	b090      	sub	sp, #64	; 0x40
 800426c:	af00      	add	r7, sp, #0
 800426e:	6078      	str	r0, [r7, #4]

  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8004270:	f107 0308 	add.w	r3, r7, #8
 8004274:	2238      	movs	r2, #56	; 0x38
 8004276:	2100      	movs	r1, #0
 8004278:	4618      	mov	r0, r3
 800427a:	f00e f82e 	bl	80122da <memset>
  if(rtcHandle->Instance==RTC)
 800427e:	687b      	ldr	r3, [r7, #4]
 8004280:	681b      	ldr	r3, [r3, #0]
 8004282:	4a16      	ldr	r2, [pc, #88]	; (80042dc <HAL_RTC_MspInit+0x74>)
 8004284:	4293      	cmp	r3, r2
 8004286:	d125      	bne.n	80042d4 <HAL_RTC_MspInit+0x6c>
  /* USER CODE BEGIN RTC_MspInit 0 */

  /* USER CODE END RTC_MspInit 0 */
  /** Initializes the peripherals clocks
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 8004288:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800428c:	60bb      	str	r3, [r7, #8]
    PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSE;
 800428e:	f44f 7380 	mov.w	r3, #256	; 0x100
 8004292:	63fb      	str	r3, [r7, #60]	; 0x3c

    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8004294:	f107 0308 	add.w	r3, r7, #8
 8004298:	4618      	mov	r0, r3
 800429a:	f006 fabf 	bl	800a81c <HAL_RCCEx_PeriphCLKConfig>
 800429e:	4603      	mov	r3, r0
 80042a0:	2b00      	cmp	r3, #0
 80042a2:	d001      	beq.n	80042a8 <HAL_RTC_MspInit+0x40>
    {
      Error_Handler();
 80042a4:	f7ff fef6 	bl	8004094 <Error_Handler>
    }

    /* RTC clock enable */
    __HAL_RCC_RTC_ENABLE();
 80042a8:	f7ff ff64 	bl	8004174 <LL_RCC_EnableRTC>
    __HAL_RCC_RTCAPB_CLK_ENABLE();
 80042ac:	f44f 6080 	mov.w	r0, #1024	; 0x400
 80042b0:	f7ff ff70 	bl	8004194 <LL_APB1_GRP1_EnableClock>

    /* RTC interrupt Init */
    HAL_NVIC_SetPriority(TAMP_STAMP_LSECSS_SSRU_IRQn, 0, 0);
 80042b4:	2200      	movs	r2, #0
 80042b6:	2100      	movs	r1, #0
 80042b8:	2002      	movs	r0, #2
 80042ba:	f003 f9da 	bl	8007672 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TAMP_STAMP_LSECSS_SSRU_IRQn);
 80042be:	2002      	movs	r0, #2
 80042c0:	f003 f9f1 	bl	80076a6 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(RTC_Alarm_IRQn, 0, 0);
 80042c4:	2200      	movs	r2, #0
 80042c6:	2100      	movs	r1, #0
 80042c8:	202a      	movs	r0, #42	; 0x2a
 80042ca:	f003 f9d2 	bl	8007672 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(RTC_Alarm_IRQn);
 80042ce:	202a      	movs	r0, #42	; 0x2a
 80042d0:	f003 f9e9 	bl	80076a6 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }
}
 80042d4:	bf00      	nop
 80042d6:	3740      	adds	r7, #64	; 0x40
 80042d8:	46bd      	mov	sp, r7
 80042da:	bd80      	pop	{r7, pc}
 80042dc:	40002800 	.word	0x40002800

080042e0 <LL_PWR_ClearFlag_C1STOP_C1STB>:
  * @brief  Clear standby and stop flags for CPU1
  * @rmtoll EXTSCR       C1CSSF        LL_PWR_ClearFlag_C1STOP_C1STB
  * @retval None
  */
__STATIC_INLINE void LL_PWR_ClearFlag_C1STOP_C1STB(void)
{
 80042e0:	b480      	push	{r7}
 80042e2:	af00      	add	r7, sp, #0
  WRITE_REG(PWR->EXTSCR, PWR_EXTSCR_C1CSSF);
 80042e4:	4b03      	ldr	r3, [pc, #12]	; (80042f4 <LL_PWR_ClearFlag_C1STOP_C1STB+0x14>)
 80042e6:	2201      	movs	r2, #1
 80042e8:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
}
 80042ec:	bf00      	nop
 80042ee:	46bd      	mov	sp, r7
 80042f0:	bc80      	pop	{r7}
 80042f2:	4770      	bx	lr
 80042f4:	58000400 	.word	0x58000400

080042f8 <PWR_EnterOffMode>:
/* USER CODE END PFP */

/* Exported functions --------------------------------------------------------*/

void PWR_EnterOffMode(void)
{
 80042f8:	b480      	push	{r7}
 80042fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EnterOffMode_1 */

  /* USER CODE END EnterOffMode_1 */
}
 80042fc:	bf00      	nop
 80042fe:	46bd      	mov	sp, r7
 8004300:	bc80      	pop	{r7}
 8004302:	4770      	bx	lr

08004304 <PWR_ExitOffMode>:

void PWR_ExitOffMode(void)
{
 8004304:	b480      	push	{r7}
 8004306:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ExitOffMode_1 */

  /* USER CODE END ExitOffMode_1 */
}
 8004308:	bf00      	nop
 800430a:	46bd      	mov	sp, r7
 800430c:	bc80      	pop	{r7}
 800430e:	4770      	bx	lr

08004310 <PWR_EnterStopMode>:

void PWR_EnterStopMode(void)
{
 8004310:	b580      	push	{r7, lr}
 8004312:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EnterStopMode_1 */

  /* USER CODE END EnterStopMode_1 */
  /* Suspend sysTick : work around for degugger problem in dual core (tickets 71085,  72038, 71087 ) */
  HAL_SuspendTick();
 8004314:	f002 f8fe 	bl	8006514 <HAL_SuspendTick>
  /* Clear Status Flag before entering STOP/STANDBY Mode */
  LL_PWR_ClearFlag_C1STOP_C1STB();
 8004318:	f7ff ffe2 	bl	80042e0 <LL_PWR_ClearFlag_C1STOP_C1STB>

  /* USER CODE BEGIN EnterStopMode_2 */

  /* USER CODE END EnterStopMode_2 */
  HAL_PWREx_EnterSTOP2Mode(PWR_STOPENTRY_WFI);
 800431c:	2001      	movs	r0, #1
 800431e:	f004 ffeb 	bl	80092f8 <HAL_PWREx_EnterSTOP2Mode>
  /* USER CODE BEGIN EnterStopMode_3 */

  /* USER CODE END EnterStopMode_3 */
}
 8004322:	bf00      	nop
 8004324:	bd80      	pop	{r7, pc}

08004326 <PWR_ExitStopMode>:

void PWR_ExitStopMode(void)
{
 8004326:	b580      	push	{r7, lr}
 8004328:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ExitStopMode_1 */

  /* USER CODE END ExitStopMode_1 */
  /* Resume sysTick : work around for degugger problem in dual core */
  HAL_ResumeTick();
 800432a:	f002 f901 	bl	8006530 <HAL_ResumeTick>
    ADC interface
    DAC interface USARTx, TIMx, i2Cx, SPIx
    SRAM ctrls, DMAx, DMAMux, AES, RNG, HSEM  */

  /* Resume not retained USARTx and DMA */
  vcom_Resume();
 800432e:	f000 fee9 	bl	8005104 <vcom_Resume>
  /* USER CODE BEGIN ExitStopMode_2 */

  /* USER CODE END ExitStopMode_2 */
}
 8004332:	bf00      	nop
 8004334:	bd80      	pop	{r7, pc}

08004336 <PWR_EnterSleepMode>:

void PWR_EnterSleepMode(void)
{
 8004336:	b580      	push	{r7, lr}
 8004338:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EnterSleepMode_1 */

  /* USER CODE END EnterSleepMode_1 */
  /* Suspend sysTick */
  HAL_SuspendTick();
 800433a:	f002 f8eb 	bl	8006514 <HAL_SuspendTick>
  /* USER CODE BEGIN EnterSleepMode_2 */

  /* USER CODE END EnterSleepMode_2 */
  HAL_PWR_EnterSLEEPMode(PWR_MAINREGULATOR_ON, PWR_SLEEPENTRY_WFI);
 800433e:	2101      	movs	r1, #1
 8004340:	2000      	movs	r0, #0
 8004342:	f004 ff55 	bl	80091f0 <HAL_PWR_EnterSLEEPMode>
  /* USER CODE BEGIN EnterSleepMode_3 */

  /* USER CODE END EnterSleepMode_3 */
}
 8004346:	bf00      	nop
 8004348:	bd80      	pop	{r7, pc}

0800434a <PWR_ExitSleepMode>:

void PWR_ExitSleepMode(void)
{
 800434a:	b580      	push	{r7, lr}
 800434c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ExitSleepMode_1 */

  /* USER CODE END ExitSleepMode_1 */
  /* Suspend sysTick */
  HAL_ResumeTick();
 800434e:	f002 f8ef 	bl	8006530 <HAL_ResumeTick>

  /* USER CODE BEGIN ExitSleepMode_2 */

  /* USER CODE END ExitSleepMode_2 */
}
 8004352:	bf00      	nop
 8004354:	bd80      	pop	{r7, pc}

08004356 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8004356:	b480      	push	{r7}
 8004358:	af00      	add	r7, sp, #0
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800435a:	bf00      	nop
 800435c:	46bd      	mov	sp, r7
 800435e:	bc80      	pop	{r7}
 8004360:	4770      	bx	lr

08004362 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8004362:	b480      	push	{r7}
 8004364:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8004366:	bf00      	nop
 8004368:	46bd      	mov	sp, r7
 800436a:	bc80      	pop	{r7}
 800436c:	4770      	bx	lr

0800436e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800436e:	b480      	push	{r7}
 8004370:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8004372:	e7fe      	b.n	8004372 <HardFault_Handler+0x4>

08004374 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8004374:	b480      	push	{r7}
 8004376:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8004378:	e7fe      	b.n	8004378 <MemManage_Handler+0x4>

0800437a <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800437a:	b480      	push	{r7}
 800437c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800437e:	e7fe      	b.n	800437e <BusFault_Handler+0x4>

08004380 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8004380:	b480      	push	{r7}
 8004382:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8004384:	e7fe      	b.n	8004384 <UsageFault_Handler+0x4>

08004386 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8004386:	b480      	push	{r7}
 8004388:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800438a:	bf00      	nop
 800438c:	46bd      	mov	sp, r7
 800438e:	bc80      	pop	{r7}
 8004390:	4770      	bx	lr

08004392 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8004392:	b480      	push	{r7}
 8004394:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8004396:	bf00      	nop
 8004398:	46bd      	mov	sp, r7
 800439a:	bc80      	pop	{r7}
 800439c:	4770      	bx	lr

0800439e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800439e:	b480      	push	{r7}
 80043a0:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80043a2:	bf00      	nop
 80043a4:	46bd      	mov	sp, r7
 80043a6:	bc80      	pop	{r7}
 80043a8:	4770      	bx	lr

080043aa <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80043aa:	b580      	push	{r7, lr}
 80043ac:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80043ae:	f002 f89f 	bl	80064f0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80043b2:	bf00      	nop
 80043b4:	bd80      	pop	{r7, pc}
	...

080043b8 <TAMP_STAMP_LSECSS_SSRU_IRQHandler>:

/**
  * @brief This function handles RTC Tamper, RTC TimeStamp, LSECSS and RTC SSRU Interrupts.
  */
void TAMP_STAMP_LSECSS_SSRU_IRQHandler(void)
{
 80043b8:	b580      	push	{r7, lr}
 80043ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TAMP_STAMP_LSECSS_SSRU_IRQn 0 */

  /* USER CODE END TAMP_STAMP_LSECSS_SSRU_IRQn 0 */
  HAL_RTCEx_SSRUIRQHandler(&hrtc);
 80043bc:	4802      	ldr	r0, [pc, #8]	; (80043c8 <TAMP_STAMP_LSECSS_SSRU_IRQHandler+0x10>)
 80043be:	f006 fe65 	bl	800b08c <HAL_RTCEx_SSRUIRQHandler>
  /* USER CODE BEGIN TAMP_STAMP_LSECSS_SSRU_IRQn 1 */

  /* USER CODE END TAMP_STAMP_LSECSS_SSRU_IRQn 1 */
}
 80043c2:	bf00      	nop
 80043c4:	bd80      	pop	{r7, pc}
 80043c6:	bf00      	nop
 80043c8:	20000d18 	.word	0x20000d18

080043cc <EXTI0_IRQHandler>:

/**
  * @brief This function handles EXTI Line 0 Interrupt.
  */
void EXTI0_IRQHandler(void)
{
 80043cc:	b580      	push	{r7, lr}
 80043ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI0_IRQn 0 */

  /* USER CODE END EXTI0_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_0);
 80043d0:	2001      	movs	r0, #1
 80043d2:	f004 fa31 	bl	8008838 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI0_IRQn 1 */

  /* USER CODE END EXTI0_IRQn 1 */
}
 80043d6:	bf00      	nop
 80043d8:	bd80      	pop	{r7, pc}
	...

080043dc <DMA1_Channel5_IRQHandler>:

/**
  * @brief This function handles DMA1 Channel 5 Interrupt.
  */
void DMA1_Channel5_IRQHandler(void)
{
 80043dc:	b580      	push	{r7, lr}
 80043de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel5_IRQn 0 */

  /* USER CODE END DMA1_Channel5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_lpuart1_tx);
 80043e0:	4802      	ldr	r0, [pc, #8]	; (80043ec <DMA1_Channel5_IRQHandler+0x10>)
 80043e2:	f003 fbf7 	bl	8007bd4 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel5_IRQn 1 */

  /* USER CODE END DMA1_Channel5_IRQn 1 */
}
 80043e6:	bf00      	nop
 80043e8:	bd80      	pop	{r7, pc}
 80043ea:	bf00      	nop
 80043ec:	20000dec 	.word	0x20000dec

080043f0 <LPUART1_IRQHandler>:

/**
  * @brief This function handles LPUART1 Interrupt.
  */
void LPUART1_IRQHandler(void)
{
 80043f0:	b580      	push	{r7, lr}
 80043f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN LPUART1_IRQn 0 */

  /* USER CODE END LPUART1_IRQn 0 */
  HAL_UART_IRQHandler(&hlpuart1);
 80043f4:	4802      	ldr	r0, [pc, #8]	; (8004400 <LPUART1_IRQHandler+0x10>)
 80043f6:	f007 fc63 	bl	800bcc0 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN LPUART1_IRQn 1 */

  /* USER CODE END LPUART1_IRQn 1 */
}
 80043fa:	bf00      	nop
 80043fc:	bd80      	pop	{r7, pc}
 80043fe:	bf00      	nop
 8004400:	20000d5c 	.word	0x20000d5c

08004404 <LPTIM1_IRQHandler>:

/**
  * @brief This function handles LPTIM1 Global Interrupt.
  */
void LPTIM1_IRQHandler(void)
{
 8004404:	b580      	push	{r7, lr}
 8004406:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN LPTIM1_IRQn 0 */

  /* USER CODE END LPTIM1_IRQn 0 */
  HAL_LPTIM_IRQHandler(&hlptim1);
 8004408:	4802      	ldr	r0, [pc, #8]	; (8004414 <LPTIM1_IRQHandler+0x10>)
 800440a:	f004 fc7b 	bl	8008d04 <HAL_LPTIM_IRQHandler>
  /* USER CODE BEGIN LPTIM1_IRQn 1 */

  /* USER CODE END LPTIM1_IRQn 1 */
}
 800440e:	bf00      	nop
 8004410:	bd80      	pop	{r7, pc}
 8004412:	bf00      	nop
 8004414:	20000cdc 	.word	0x20000cdc

08004418 <RTC_Alarm_IRQHandler>:

/**
  * @brief This function handles RTC Alarms (A and B) Interrupt.
  */
void RTC_Alarm_IRQHandler(void)
{
 8004418:	b580      	push	{r7, lr}
 800441a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN RTC_Alarm_IRQn 0 */

  /* USER CODE END RTC_Alarm_IRQn 0 */
  HAL_RTC_AlarmIRQHandler(&hrtc);
 800441c:	4802      	ldr	r0, [pc, #8]	; (8004428 <RTC_Alarm_IRQHandler+0x10>)
 800441e:	f006 fce5 	bl	800adec <HAL_RTC_AlarmIRQHandler>
  /* USER CODE BEGIN RTC_Alarm_IRQn 1 */

  /* USER CODE END RTC_Alarm_IRQn 1 */
}
 8004422:	bf00      	nop
 8004424:	bd80      	pop	{r7, pc}
 8004426:	bf00      	nop
 8004428:	20000d18 	.word	0x20000d18

0800442c <SUBGHZ_Radio_IRQHandler>:

/**
  * @brief This function handles SUBGHZ Radio Interrupt.
  */
void SUBGHZ_Radio_IRQHandler(void)
{
 800442c:	b580      	push	{r7, lr}
 800442e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SUBGHZ_Radio_IRQn 0 */

  /* USER CODE END SUBGHZ_Radio_IRQn 0 */
  HAL_SUBGHZ_IRQHandler(&hsubghz);
 8004430:	4802      	ldr	r0, [pc, #8]	; (800443c <SUBGHZ_Radio_IRQHandler+0x10>)
 8004432:	f007 f993 	bl	800b75c <HAL_SUBGHZ_IRQHandler>
  /* USER CODE BEGIN SUBGHZ_Radio_IRQn 1 */

  /* USER CODE END SUBGHZ_Radio_IRQn 1 */
}
 8004436:	bf00      	nop
 8004438:	bd80      	pop	{r7, pc}
 800443a:	bf00      	nop
 800443c:	20000d50 	.word	0x20000d50

08004440 <LL_APB3_GRP1_EnableClock>:
  * @param  Periphs This parameter can be a combination of the following values:
  *         @arg @ref LL_APB3_GRP1_PERIPH_SUBGHZSPI
  * @retval None
  */
__STATIC_INLINE void LL_APB3_GRP1_EnableClock(uint32_t Periphs)
{
 8004440:	b480      	push	{r7}
 8004442:	b085      	sub	sp, #20
 8004444:	af00      	add	r7, sp, #0
 8004446:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB3ENR, Periphs);
 8004448:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800444c:	6e5a      	ldr	r2, [r3, #100]	; 0x64
 800444e:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8004452:	687b      	ldr	r3, [r7, #4]
 8004454:	4313      	orrs	r3, r2
 8004456:	664b      	str	r3, [r1, #100]	; 0x64
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB3ENR, Periphs);
 8004458:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800445c:	6e5a      	ldr	r2, [r3, #100]	; 0x64
 800445e:	687b      	ldr	r3, [r7, #4]
 8004460:	4013      	ands	r3, r2
 8004462:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8004464:	68fb      	ldr	r3, [r7, #12]
}
 8004466:	bf00      	nop
 8004468:	3714      	adds	r7, #20
 800446a:	46bd      	mov	sp, r7
 800446c:	bc80      	pop	{r7}
 800446e:	4770      	bx	lr

08004470 <MX_SUBGHZ_Init>:

SUBGHZ_HandleTypeDef hsubghz;

/* SUBGHZ init function */
void MX_SUBGHZ_Init(void)
{
 8004470:	b580      	push	{r7, lr}
 8004472:	af00      	add	r7, sp, #0

  hsubghz.Init.BaudratePrescaler = SUBGHZSPI_BAUDRATEPRESCALER_4;
 8004474:	4b06      	ldr	r3, [pc, #24]	; (8004490 <MX_SUBGHZ_Init+0x20>)
 8004476:	2208      	movs	r2, #8
 8004478:	601a      	str	r2, [r3, #0]
  if (HAL_SUBGHZ_Init(&hsubghz) != HAL_OK)
 800447a:	4805      	ldr	r0, [pc, #20]	; (8004490 <MX_SUBGHZ_Init+0x20>)
 800447c:	f006 fef2 	bl	800b264 <HAL_SUBGHZ_Init>
 8004480:	4603      	mov	r3, r0
 8004482:	2b00      	cmp	r3, #0
 8004484:	d001      	beq.n	800448a <MX_SUBGHZ_Init+0x1a>
  {
    Error_Handler();
 8004486:	f7ff fe05 	bl	8004094 <Error_Handler>
  }

}
 800448a:	bf00      	nop
 800448c:	bd80      	pop	{r7, pc}
 800448e:	bf00      	nop
 8004490:	20000d50 	.word	0x20000d50

08004494 <HAL_SUBGHZ_MspInit>:

void HAL_SUBGHZ_MspInit(SUBGHZ_HandleTypeDef* subghzHandle)
{
 8004494:	b580      	push	{r7, lr}
 8004496:	b082      	sub	sp, #8
 8004498:	af00      	add	r7, sp, #0
 800449a:	6078      	str	r0, [r7, #4]

  /* USER CODE BEGIN SUBGHZ_MspInit 0 */

  /* USER CODE END SUBGHZ_MspInit 0 */
    /* SUBGHZ clock enable */
    __HAL_RCC_SUBGHZSPI_CLK_ENABLE();
 800449c:	2001      	movs	r0, #1
 800449e:	f7ff ffcf 	bl	8004440 <LL_APB3_GRP1_EnableClock>

    /* SUBGHZ interrupt Init */
    HAL_NVIC_SetPriority(SUBGHZ_Radio_IRQn, 0, 0);
 80044a2:	2200      	movs	r2, #0
 80044a4:	2100      	movs	r1, #0
 80044a6:	2032      	movs	r0, #50	; 0x32
 80044a8:	f003 f8e3 	bl	8007672 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SUBGHZ_Radio_IRQn);
 80044ac:	2032      	movs	r0, #50	; 0x32
 80044ae:	f003 f8fa 	bl	80076a6 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN SUBGHZ_MspInit 1 */

  /* USER CODE END SUBGHZ_MspInit 1 */
}
 80044b2:	bf00      	nop
 80044b4:	3708      	adds	r7, #8
 80044b6:	46bd      	mov	sp, r7
 80044b8:	bd80      	pop	{r7, pc}

080044ba <LL_RCC_SetClkAfterWakeFromStop>:
{
 80044ba:	b480      	push	{r7}
 80044bc:	b083      	sub	sp, #12
 80044be:	af00      	add	r7, sp, #0
 80044c0:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_STOPWUCK, Clock);
 80044c2:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80044c6:	689b      	ldr	r3, [r3, #8]
 80044c8:	f423 4200 	bic.w	r2, r3, #32768	; 0x8000
 80044cc:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80044d0:	687b      	ldr	r3, [r7, #4]
 80044d2:	4313      	orrs	r3, r2
 80044d4:	608b      	str	r3, [r1, #8]
}
 80044d6:	bf00      	nop
 80044d8:	370c      	adds	r7, #12
 80044da:	46bd      	mov	sp, r7
 80044dc:	bc80      	pop	{r7}
 80044de:	4770      	bx	lr

080044e0 <LL_AHB2_GRP1_EnableClock>:
{
 80044e0:	b480      	push	{r7}
 80044e2:	b085      	sub	sp, #20
 80044e4:	af00      	add	r7, sp, #0
 80044e6:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB2ENR, Periphs);
 80044e8:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80044ec:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80044ee:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80044f2:	687b      	ldr	r3, [r7, #4]
 80044f4:	4313      	orrs	r3, r2
 80044f6:	64cb      	str	r3, [r1, #76]	; 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 80044f8:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80044fc:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80044fe:	687b      	ldr	r3, [r7, #4]
 8004500:	4013      	ands	r3, r2
 8004502:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8004504:	68fb      	ldr	r3, [r7, #12]
}
 8004506:	bf00      	nop
 8004508:	3714      	adds	r7, #20
 800450a:	46bd      	mov	sp, r7
 800450c:	bc80      	pop	{r7}
 800450e:	4770      	bx	lr

08004510 <LL_AHB2_GRP1_DisableClock>:
{
 8004510:	b480      	push	{r7}
 8004512:	b083      	sub	sp, #12
 8004514:	af00      	add	r7, sp, #0
 8004516:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(RCC->AHB2ENR, Periphs);
 8004518:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800451c:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800451e:	687b      	ldr	r3, [r7, #4]
 8004520:	43db      	mvns	r3, r3
 8004522:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8004526:	4013      	ands	r3, r2
 8004528:	64cb      	str	r3, [r1, #76]	; 0x4c
}
 800452a:	bf00      	nop
 800452c:	370c      	adds	r7, #12
 800452e:	46bd      	mov	sp, r7
 8004530:	bc80      	pop	{r7}
 8004532:	4770      	bx	lr

08004534 <SystemApp_Init>:
  * @brief initialises the system (dbg pins, trace, mbmux, systiemr, LPM, ...)
  * @param none
  * @retval  none
  */
void SystemApp_Init(void)
{
 8004534:	b580      	push	{r7, lr}
 8004536:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SystemApp_Init_1 */

  /* USER CODE END SystemApp_Init_1 */

  /* Ensure that MSI is wake-up system clock */
  __HAL_RCC_WAKEUPSTOP_CLK_CONFIG(RCC_STOP_WAKEUPCLOCK_MSI);
 8004538:	2000      	movs	r0, #0
 800453a:	f7ff ffbe 	bl	80044ba <LL_RCC_SetClkAfterWakeFromStop>
  /*Initialises timer and RTC*/
  UTIL_TIMER_Init();
 800453e:	f00d f997 	bl	8011870 <UTIL_TIMER_Init>

  Gpio_PreInit();
 8004542:	f000 f84d 	bl	80045e0 <Gpio_PreInit>

  /* Configure the debug mode*/
  DBG_Init();
 8004546:	f000 f907 	bl	8004758 <DBG_Init>

  /*Initialize the terminal */
  UTIL_ADV_TRACE_Init();
 800454a:	f00c fbcb 	bl	8010ce4 <UTIL_ADV_TRACE_Init>
  UTIL_ADV_TRACE_RegisterTimeStampFunction(TimestampNow);
 800454e:	480f      	ldr	r0, [pc, #60]	; (800458c <SystemApp_Init+0x58>)
 8004550:	f00c fc66 	bl	8010e20 <UTIL_ADV_TRACE_RegisterTimeStampFunction>

  /* #warning "should be removed when proper obl is done" */
  __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_OPTVERR);
 8004554:	4b0e      	ldr	r3, [pc, #56]	; (8004590 <SystemApp_Init+0x5c>)
 8004556:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 800455a:	611a      	str	r2, [r3, #16]

  E2P_Init();
 800455c:	f7fe fda2 	bl	80030a4 <E2P_Init>

  /*Set verbose LEVEL*/
  UTIL_ADV_TRACE_SetVerboseLevel(E2P_Read_VerboseLevel());
 8004560:	f7fe ff24 	bl	80033ac <E2P_Read_VerboseLevel>
 8004564:	4603      	mov	r3, r0
 8004566:	4618      	mov	r0, r3
 8004568:	f00c fc68 	bl	8010e3c <UTIL_ADV_TRACE_SetVerboseLevel>
  /*Initialize the temperature and Battery measurement services */
  SYS_InitMeasurement();
 800456c:	f7ff f9ae 	bl	80038cc <SYS_InitMeasurement>

  /*Initialize the Sensors */
  EnvSensors_Init();
 8004570:	f000 f9a8 	bl	80048c4 <EnvSensors_Init>

  /*Init low power manager*/
  UTIL_LPM_Init();
 8004574:	f00c fe3a 	bl	80111ec <UTIL_LPM_Init>
  /* Disable Stand-by mode */
  UTIL_LPM_SetOffMode((1 << CFG_LPM_APPLI_Id), UTIL_LPM_DISABLE);
 8004578:	2101      	movs	r1, #1
 800457a:	2001      	movs	r0, #1
 800457c:	f00c fe74 	bl	8011268 <UTIL_LPM_SetOffMode>

#if defined (LOW_POWER_DISABLE) && (LOW_POWER_DISABLE == 1)
  /* Disable Stop Mode */
  UTIL_LPM_SetStopMode((1 << CFG_LPM_APPLI_Id), UTIL_LPM_DISABLE);
 8004580:	2101      	movs	r1, #1
 8004582:	2001      	movs	r0, #1
 8004584:	f00c fe42 	bl	801120c <UTIL_LPM_SetStopMode>
#error LOW_POWER_DISABLE not defined
#endif /* LOW_POWER_DISABLE */
  /* USER CODE BEGIN SystemApp_Init_2 */

  /* USER CODE END SystemApp_Init_2 */
}
 8004588:	bf00      	nop
 800458a:	bd80      	pop	{r7, pc}
 800458c:	080045a1 	.word	0x080045a1
 8004590:	58004000 	.word	0x58004000

08004594 <UTIL_SEQ_Idle>:
  * @brief redefines __weak function in stm32_seq.c such to enter low power
  * @param none
  * @retval  none
  */
void UTIL_SEQ_Idle(void)
{
 8004594:	b580      	push	{r7, lr}
 8004596:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UTIL_SEQ_Idle_1 */

  /* USER CODE END UTIL_SEQ_Idle_1 */
  UTIL_LPM_EnterLowPower();
 8004598:	f00c fe94 	bl	80112c4 <UTIL_LPM_EnterLowPower>
  /* USER CODE BEGIN UTIL_SEQ_Idle_2 */

  /* USER CODE END UTIL_SEQ_Idle_2 */
}
 800459c:	bf00      	nop
 800459e:	bd80      	pop	{r7, pc}

080045a0 <TimestampNow>:

/* USER CODE END ExF */

/* Private functions ---------------------------------------------------------*/
static void TimestampNow(uint8_t *buff, uint16_t *size)
{
 80045a0:	b580      	push	{r7, lr}
 80045a2:	b086      	sub	sp, #24
 80045a4:	af02      	add	r7, sp, #8
 80045a6:	6078      	str	r0, [r7, #4]
 80045a8:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN TimestampNow_1 */

  /* USER CODE END TimestampNow_1 */
  SysTime_t curtime = SysTimeGet();
 80045aa:	f107 0308 	add.w	r3, r7, #8
 80045ae:	4618      	mov	r0, r3
 80045b0:	f00d f926 	bl	8011800 <SysTimeGet>
  tiny_snprintf_like((char *)buff, MAX_TS_SIZE, "%ds%03d:", curtime.Seconds, curtime.SubSeconds);
 80045b4:	68bb      	ldr	r3, [r7, #8]
 80045b6:	f9b7 200c 	ldrsh.w	r2, [r7, #12]
 80045ba:	9200      	str	r2, [sp, #0]
 80045bc:	4a07      	ldr	r2, [pc, #28]	; (80045dc <TimestampNow+0x3c>)
 80045be:	2110      	movs	r1, #16
 80045c0:	6878      	ldr	r0, [r7, #4]
 80045c2:	f000 f869 	bl	8004698 <tiny_snprintf_like>
  *size = strlen((char *)buff);
 80045c6:	6878      	ldr	r0, [r7, #4]
 80045c8:	f7fd fc1c 	bl	8001e04 <strlen>
 80045cc:	4603      	mov	r3, r0
 80045ce:	b29a      	uxth	r2, r3
 80045d0:	683b      	ldr	r3, [r7, #0]
 80045d2:	801a      	strh	r2, [r3, #0]
  /* USER CODE BEGIN TimestampNow_2 */

  /* USER CODE END TimestampNow_2 */
}
 80045d4:	bf00      	nop
 80045d6:	3710      	adds	r7, #16
 80045d8:	46bd      	mov	sp, r7
 80045da:	bd80      	pop	{r7, pc}
 80045dc:	08012d5c 	.word	0x08012d5c

080045e0 <Gpio_PreInit>:

static void Gpio_PreInit(void)
{
 80045e0:	b580      	push	{r7, lr}
 80045e2:	b086      	sub	sp, #24
 80045e4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Gpio_PreInit_1 */

  /* USER CODE END Gpio_PreInit_1 */
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80045e6:	1d3b      	adds	r3, r7, #4
 80045e8:	2200      	movs	r2, #0
 80045ea:	601a      	str	r2, [r3, #0]
 80045ec:	605a      	str	r2, [r3, #4]
 80045ee:	609a      	str	r2, [r3, #8]
 80045f0:	60da      	str	r2, [r3, #12]
 80045f2:	611a      	str	r2, [r3, #16]
  /* Configure all IOs in analog input              */
  /* Except PA143 and PA14 (SWCLK and SWD) for debug*/
  /* PA13 and PA14 are configured in debug_init     */
  /* Configure all GPIO as analog to reduce current consumption on non used IOs */
  /* Enable GPIOs clock */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80045f4:	2001      	movs	r0, #1
 80045f6:	f7ff ff73 	bl	80044e0 <LL_AHB2_GRP1_EnableClock>
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80045fa:	2002      	movs	r0, #2
 80045fc:	f7ff ff70 	bl	80044e0 <LL_AHB2_GRP1_EnableClock>
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8004600:	2004      	movs	r0, #4
 8004602:	f7ff ff6d 	bl	80044e0 <LL_AHB2_GRP1_EnableClock>
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8004606:	2080      	movs	r0, #128	; 0x80
 8004608:	f7ff ff6a 	bl	80044e0 <LL_AHB2_GRP1_EnableClock>

  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800460c:	2303      	movs	r3, #3
 800460e:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004610:	2300      	movs	r3, #0
 8004612:	60fb      	str	r3, [r7, #12]
  /* All GPIOs except debug pins (SWCLK and SWD) */
  GPIO_InitStruct.Pin = GPIO_PIN_All & (~(GPIO_PIN_13 | GPIO_PIN_14));
 8004614:	f649 73ff 	movw	r3, #40959	; 0x9fff
 8004618:	607b      	str	r3, [r7, #4]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800461a:	1d3b      	adds	r3, r7, #4
 800461c:	4619      	mov	r1, r3
 800461e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8004622:	f003 fec7 	bl	80083b4 <HAL_GPIO_Init>

  /* All GPIOs */
  GPIO_InitStruct.Pin = GPIO_PIN_All;
 8004626:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800462a:	607b      	str	r3, [r7, #4]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800462c:	1d3b      	adds	r3, r7, #4
 800462e:	4619      	mov	r1, r3
 8004630:	480e      	ldr	r0, [pc, #56]	; (800466c <Gpio_PreInit+0x8c>)
 8004632:	f003 febf 	bl	80083b4 <HAL_GPIO_Init>
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8004636:	1d3b      	adds	r3, r7, #4
 8004638:	4619      	mov	r1, r3
 800463a:	480d      	ldr	r0, [pc, #52]	; (8004670 <Gpio_PreInit+0x90>)
 800463c:	f003 feba 	bl	80083b4 <HAL_GPIO_Init>
  HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 8004640:	1d3b      	adds	r3, r7, #4
 8004642:	4619      	mov	r1, r3
 8004644:	480b      	ldr	r0, [pc, #44]	; (8004674 <Gpio_PreInit+0x94>)
 8004646:	f003 feb5 	bl	80083b4 <HAL_GPIO_Init>

  /* Disable GPIOs clock */
  __HAL_RCC_GPIOA_CLK_DISABLE();
 800464a:	2001      	movs	r0, #1
 800464c:	f7ff ff60 	bl	8004510 <LL_AHB2_GRP1_DisableClock>
  __HAL_RCC_GPIOB_CLK_DISABLE();
 8004650:	2002      	movs	r0, #2
 8004652:	f7ff ff5d 	bl	8004510 <LL_AHB2_GRP1_DisableClock>
  __HAL_RCC_GPIOC_CLK_DISABLE();
 8004656:	2004      	movs	r0, #4
 8004658:	f7ff ff5a 	bl	8004510 <LL_AHB2_GRP1_DisableClock>
  __HAL_RCC_GPIOH_CLK_DISABLE();
 800465c:	2080      	movs	r0, #128	; 0x80
 800465e:	f7ff ff57 	bl	8004510 <LL_AHB2_GRP1_DisableClock>
  /* USER CODE BEGIN Gpio_PreInit_2 */

  /* USER CODE END Gpio_PreInit_2 */
}
 8004662:	bf00      	nop
 8004664:	3718      	adds	r7, #24
 8004666:	46bd      	mov	sp, r7
 8004668:	bd80      	pop	{r7, pc}
 800466a:	bf00      	nop
 800466c:	48000400 	.word	0x48000400
 8004670:	48000800 	.word	0x48000800
 8004674:	48001c00 	.word	0x48001c00

08004678 <UTIL_ADV_TRACE_PreSendHook>:

/* Disable StopMode when traces need to be printed */
void UTIL_ADV_TRACE_PreSendHook(void)
{
 8004678:	b580      	push	{r7, lr}
 800467a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UTIL_ADV_TRACE_PreSendHook_1 */

  /* USER CODE END UTIL_ADV_TRACE_PreSendHook_1 */
  UTIL_LPM_SetStopMode((1 << CFG_LPM_UART_TX_Id), UTIL_LPM_DISABLE);
 800467c:	2101      	movs	r1, #1
 800467e:	2002      	movs	r0, #2
 8004680:	f00c fdc4 	bl	801120c <UTIL_LPM_SetStopMode>
  /* USER CODE BEGIN UTIL_ADV_TRACE_PreSendHook_2 */

  /* USER CODE END UTIL_ADV_TRACE_PreSendHook_2 */
}
 8004684:	bf00      	nop
 8004686:	bd80      	pop	{r7, pc}

08004688 <UTIL_ADV_TRACE_PostSendHook>:
/* Re-enable StopMode when traces have been printed */
void UTIL_ADV_TRACE_PostSendHook(void)
{
 8004688:	b580      	push	{r7, lr}
 800468a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UTIL_LPM_SetStopMode_1 */

  /* USER CODE END UTIL_LPM_SetStopMode_1 */
  UTIL_LPM_SetStopMode((1 << CFG_LPM_UART_TX_Id), UTIL_LPM_ENABLE);
 800468c:	2100      	movs	r1, #0
 800468e:	2002      	movs	r0, #2
 8004690:	f00c fdbc 	bl	801120c <UTIL_LPM_SetStopMode>
  /* USER CODE BEGIN UTIL_LPM_SetStopMode_2 */

  /* USER CODE END UTIL_LPM_SetStopMode_2 */
}
 8004694:	bf00      	nop
 8004696:	bd80      	pop	{r7, pc}

08004698 <tiny_snprintf_like>:

static void tiny_snprintf_like(char *buf, uint32_t maxsize, const char *strFormat, ...)
{
 8004698:	b40c      	push	{r2, r3}
 800469a:	b580      	push	{r7, lr}
 800469c:	b084      	sub	sp, #16
 800469e:	af00      	add	r7, sp, #0
 80046a0:	6078      	str	r0, [r7, #4]
 80046a2:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN tiny_snprintf_like_1 */

  /* USER CODE END tiny_snprintf_like_1 */
  va_list vaArgs;
  va_start(vaArgs, strFormat);
 80046a4:	f107 031c 	add.w	r3, r7, #28
 80046a8:	60fb      	str	r3, [r7, #12]
  UTIL_ADV_TRACE_VSNPRINTF(buf, maxsize, strFormat, vaArgs);
 80046aa:	6839      	ldr	r1, [r7, #0]
 80046ac:	68fb      	ldr	r3, [r7, #12]
 80046ae:	69ba      	ldr	r2, [r7, #24]
 80046b0:	6878      	ldr	r0, [r7, #4]
 80046b2:	f00d fc7f 	bl	8011fb4 <tiny_vsnprintf_like>
  va_end(vaArgs);
  /* USER CODE BEGIN tiny_snprintf_like_2 */

  /* USER CODE END tiny_snprintf_like_2 */
}
 80046b6:	bf00      	nop
 80046b8:	3710      	adds	r7, #16
 80046ba:	46bd      	mov	sp, r7
 80046bc:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80046c0:	b002      	add	sp, #8
 80046c2:	4770      	bx	lr

080046c4 <HAL_InitTick>:
  * @brief  don't enable systick
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80046c4:	b480      	push	{r7}
 80046c6:	b083      	sub	sp, #12
 80046c8:	af00      	add	r7, sp, #0
 80046ca:	6078      	str	r0, [r7, #4]
  /*Don't enable SysTick if TIMER_IF is based on other counters (e.g. RTC) */
  /* USER CODE BEGIN HAL_InitTick_1 */

  /* USER CODE END HAL_InitTick_1 */
  return HAL_OK;
 80046cc:	2300      	movs	r3, #0
  /* USER CODE BEGIN HAL_InitTick_2 */

  /* USER CODE END HAL_InitTick_2 */
}
 80046ce:	4618      	mov	r0, r3
 80046d0:	370c      	adds	r7, #12
 80046d2:	46bd      	mov	sp, r7
 80046d4:	bc80      	pop	{r7}
 80046d6:	4770      	bx	lr

080046d8 <HAL_GetTick>:
  * @brief Provide a tick value in millisecond measured using RTC
  * @note This function overwrites the __weak one from HAL
  * @retval tick value
  */
uint32_t HAL_GetTick(void)
{
 80046d8:	b580      	push	{r7, lr}
 80046da:	af00      	add	r7, sp, #0
  /* TIMER_IF can be based onother counter the SysTick e.g. RTC */
  /* USER CODE BEGIN HAL_GetTick_1 */

  /* USER CODE END HAL_GetTick_1 */
  return TIMER_IF_GetTimerValue();
 80046dc:	f000 f9e2 	bl	8004aa4 <TIMER_IF_GetTimerValue>
 80046e0:	4603      	mov	r3, r0
  /* USER CODE BEGIN HAL_GetTick_2 */

  /* USER CODE END HAL_GetTick_2 */
}
 80046e2:	4618      	mov	r0, r3
 80046e4:	bd80      	pop	{r7, pc}

080046e6 <HAL_Delay>:
  * @brief This function provides delay (in ms)
  * @param Delay: specifies the delay time length, in milliseconds.
  * @retval None
  */
void HAL_Delay(__IO uint32_t Delay)
{
 80046e6:	b580      	push	{r7, lr}
 80046e8:	b082      	sub	sp, #8
 80046ea:	af00      	add	r7, sp, #0
 80046ec:	6078      	str	r0, [r7, #4]
  /* TIMER_IF can be based onother counter the SysTick e.g. RTC */
  /* USER CODE BEGIN HAL_Delay_1 */

  /* USER CODE END HAL_Delay_1 */
  TIMER_IF_DelayMs(Delay);
 80046ee:	687b      	ldr	r3, [r7, #4]
 80046f0:	4618      	mov	r0, r3
 80046f2:	f000 fa42 	bl	8004b7a <TIMER_IF_DelayMs>
  /* USER CODE BEGIN HAL_Delay_2 */

  /* USER CODE END HAL_Delay_2 */
}
 80046f6:	bf00      	nop
 80046f8:	3708      	adds	r7, #8
 80046fa:	46bd      	mov	sp, r7
 80046fc:	bd80      	pop	{r7, pc}

080046fe <LL_AHB2_GRP1_EnableClock>:
{
 80046fe:	b480      	push	{r7}
 8004700:	b085      	sub	sp, #20
 8004702:	af00      	add	r7, sp, #0
 8004704:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB2ENR, Periphs);
 8004706:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800470a:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800470c:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8004710:	687b      	ldr	r3, [r7, #4]
 8004712:	4313      	orrs	r3, r2
 8004714:	64cb      	str	r3, [r1, #76]	; 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 8004716:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800471a:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800471c:	687b      	ldr	r3, [r7, #4]
 800471e:	4013      	ands	r3, r2
 8004720:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8004722:	68fb      	ldr	r3, [r7, #12]
}
 8004724:	bf00      	nop
 8004726:	3714      	adds	r7, #20
 8004728:	46bd      	mov	sp, r7
 800472a:	bc80      	pop	{r7}
 800472c:	4770      	bx	lr
	...

08004730 <LL_EXTI_EnableIT_32_63>:
  *         @arg @ref LL_EXTI_LINE_ALL_32_63
  *         (*) value not defined in all devices
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableIT_32_63(uint32_t ExtiLine)
{
 8004730:	b480      	push	{r7}
 8004732:	b083      	sub	sp, #12
 8004734:	af00      	add	r7, sp, #0
 8004736:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->IMR2, ExtiLine);
 8004738:	4b06      	ldr	r3, [pc, #24]	; (8004754 <LL_EXTI_EnableIT_32_63+0x24>)
 800473a:	f8d3 2090 	ldr.w	r2, [r3, #144]	; 0x90
 800473e:	4905      	ldr	r1, [pc, #20]	; (8004754 <LL_EXTI_EnableIT_32_63+0x24>)
 8004740:	687b      	ldr	r3, [r7, #4]
 8004742:	4313      	orrs	r3, r2
 8004744:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
}
 8004748:	bf00      	nop
 800474a:	370c      	adds	r7, #12
 800474c:	46bd      	mov	sp, r7
 800474e:	bc80      	pop	{r7}
 8004750:	4770      	bx	lr
 8004752:	bf00      	nop
 8004754:	58000800 	.word	0x58000800

08004758 <DBG_Init>:
/* USER CODE END PFP */

/* Exported functions --------------------------------------------------------*/

void DBG_Init(void)
{
 8004758:	b580      	push	{r7, lr}
 800475a:	b086      	sub	sp, #24
 800475c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DBG_Init_1 */

  /* USER CODE END DBG_Init_1 */
#if defined (DEBUGGER_ON) && ( DEBUGGER_ON == 1 )
  GPIO_InitTypeDef  GPIO_InitStruct = {0};
 800475e:	1d3b      	adds	r3, r7, #4
 8004760:	2200      	movs	r2, #0
 8004762:	601a      	str	r2, [r3, #0]
 8004764:	605a      	str	r2, [r3, #4]
 8004766:	609a      	str	r2, [r3, #8]
 8004768:	60da      	str	r2, [r3, #12]
 800476a:	611a      	str	r2, [r3, #16]

  /* Enable the GPIO Clock */
  DGB_LINE1_CLK_ENABLE();
 800476c:	2002      	movs	r0, #2
 800476e:	f7ff ffc6 	bl	80046fe <LL_AHB2_GRP1_EnableClock>
  DGB_LINE2_CLK_ENABLE();
 8004772:	2002      	movs	r0, #2
 8004774:	f7ff ffc3 	bl	80046fe <LL_AHB2_GRP1_EnableClock>
  DGB_LINE3_CLK_ENABLE();
 8004778:	2002      	movs	r0, #2
 800477a:	f7ff ffc0 	bl	80046fe <LL_AHB2_GRP1_EnableClock>
  DGB_LINE4_CLK_ENABLE();
 800477e:	2002      	movs	r0, #2
 8004780:	f7ff ffbd 	bl	80046fe <LL_AHB2_GRP1_EnableClock>

  /* Configure the GPIO pin */
  GPIO_InitStruct.Mode   = GPIO_MODE_OUTPUT_PP;
 8004784:	2301      	movs	r3, #1
 8004786:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull   = GPIO_PULLUP;
 8004788:	2301      	movs	r3, #1
 800478a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed  = GPIO_SPEED_FREQ_VERY_HIGH;
 800478c:	2303      	movs	r3, #3
 800478e:	613b      	str	r3, [r7, #16]

  GPIO_InitStruct.Pin    = DGB_LINE1_PIN;
 8004790:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8004794:	607b      	str	r3, [r7, #4]
  HAL_GPIO_Init(DGB_LINE1_PORT, &GPIO_InitStruct);
 8004796:	1d3b      	adds	r3, r7, #4
 8004798:	4619      	mov	r1, r3
 800479a:	4835      	ldr	r0, [pc, #212]	; (8004870 <DBG_Init+0x118>)
 800479c:	f003 fe0a 	bl	80083b4 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin    = DGB_LINE2_PIN;
 80047a0:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80047a4:	607b      	str	r3, [r7, #4]
  HAL_GPIO_Init(DGB_LINE2_PORT, &GPIO_InitStruct);
 80047a6:	1d3b      	adds	r3, r7, #4
 80047a8:	4619      	mov	r1, r3
 80047aa:	4831      	ldr	r0, [pc, #196]	; (8004870 <DBG_Init+0x118>)
 80047ac:	f003 fe02 	bl	80083b4 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin    = DGB_LINE3_PIN;
 80047b0:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 80047b4:	607b      	str	r3, [r7, #4]
  HAL_GPIO_Init(DGB_LINE3_PORT, &GPIO_InitStruct);
 80047b6:	1d3b      	adds	r3, r7, #4
 80047b8:	4619      	mov	r1, r3
 80047ba:	482d      	ldr	r0, [pc, #180]	; (8004870 <DBG_Init+0x118>)
 80047bc:	f003 fdfa 	bl	80083b4 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin    = DGB_LINE4_PIN;
 80047c0:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80047c4:	607b      	str	r3, [r7, #4]
  HAL_GPIO_Init(DGB_LINE4_PORT, &GPIO_InitStruct);
 80047c6:	1d3b      	adds	r3, r7, #4
 80047c8:	4619      	mov	r1, r3
 80047ca:	4829      	ldr	r0, [pc, #164]	; (8004870 <DBG_Init+0x118>)
 80047cc:	f003 fdf2 	bl	80083b4 <HAL_GPIO_Init>

  /* Reset debug Pins */
  HAL_GPIO_WritePin(DGB_LINE1_PORT, DGB_LINE1_PIN, GPIO_PIN_RESET);
 80047d0:	2200      	movs	r2, #0
 80047d2:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80047d6:	4826      	ldr	r0, [pc, #152]	; (8004870 <DBG_Init+0x118>)
 80047d8:	f004 f816 	bl	8008808 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(DGB_LINE2_PORT, DGB_LINE2_PIN, GPIO_PIN_RESET);
 80047dc:	2200      	movs	r2, #0
 80047de:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80047e2:	4823      	ldr	r0, [pc, #140]	; (8004870 <DBG_Init+0x118>)
 80047e4:	f004 f810 	bl	8008808 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(DGB_LINE3_PORT, DGB_LINE3_PIN, GPIO_PIN_RESET);
 80047e8:	2200      	movs	r2, #0
 80047ea:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80047ee:	4820      	ldr	r0, [pc, #128]	; (8004870 <DBG_Init+0x118>)
 80047f0:	f004 f80a 	bl	8008808 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(DGB_LINE4_PORT, DGB_LINE4_PIN, GPIO_PIN_RESET);
 80047f4:	2200      	movs	r2, #0
 80047f6:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80047fa:	481d      	ldr	r0, [pc, #116]	; (8004870 <DBG_Init+0x118>)
 80047fc:	f004 f804 	bl	8008808 <HAL_GPIO_WritePin>

  /*spi dbg*/
  GPIO_InitStruct.Mode   = GPIO_MODE_AF_PP;
 8004800:	2302      	movs	r3, #2
 8004802:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull   = GPIO_NOPULL;
 8004804:	2300      	movs	r3, #0
 8004806:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pin    = (GPIO_PIN_4 | GPIO_PIN_5 | GPIO_PIN_6 | GPIO_PIN_7);
 8004808:	23f0      	movs	r3, #240	; 0xf0
 800480a:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Alternate  = GPIO_AF13_DEBUG_SUBGHZSPI;
 800480c:	230d      	movs	r3, #13
 800480e:	617b      	str	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8004810:	2001      	movs	r0, #1
 8004812:	f7ff ff74 	bl	80046fe <LL_AHB2_GRP1_EnableClock>
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004816:	1d3b      	adds	r3, r7, #4
 8004818:	4619      	mov	r1, r3
 800481a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800481e:	f003 fdc9 	bl	80083b4 <HAL_GPIO_Init>

  /* Busy */
  GPIO_InitStruct.Mode   = GPIO_MODE_AF_PP;
 8004822:	2302      	movs	r3, #2
 8004824:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull   = GPIO_NOPULL;
 8004826:	2300      	movs	r3, #0
 8004828:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pin    = (GPIO_PIN_12);
 800482a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800482e:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Alternate  = GPIO_AF6_RF_BUSY;
 8004830:	2306      	movs	r3, #6
 8004832:	617b      	str	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE() ;
 8004834:	2001      	movs	r0, #1
 8004836:	f7ff ff62 	bl	80046fe <LL_AHB2_GRP1_EnableClock>
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800483a:	1d3b      	adds	r3, r7, #4
 800483c:	4619      	mov	r1, r3
 800483e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8004842:	f003 fdb7 	bl	80083b4 <HAL_GPIO_Init>

  /******** MCO OUT Config on PA8 *****/
  HAL_RCC_MCOConfig(RCC_MCO1, RCC_MCO1SOURCE_SYSCLK, RCC_MCODIV_16);
 8004846:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800484a:	f04f 7180 	mov.w	r1, #16777216	; 0x1000000
 800484e:	2000      	movs	r0, #0
 8004850:	f005 fd3e 	bl	800a2d0 <HAL_RCC_MCOConfig>

  /*Debug power up request wakeup CBDGPWRUPREQ*/
  LL_EXTI_EnableIT_32_63(LL_EXTI_LINE_46);
 8004854:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 8004858:	f7ff ff6a 	bl	8004730 <LL_EXTI_EnableIT_32_63>

  /* lowpower DBGmode: just needed for CORE_CM4 */
  HAL_DBGMCU_EnableDBGSleepMode();
 800485c:	f001 fe76 	bl	800654c <HAL_DBGMCU_EnableDBGSleepMode>
  HAL_DBGMCU_EnableDBGStopMode();
 8004860:	f001 fe7a 	bl	8006558 <HAL_DBGMCU_EnableDBGStopMode>
  HAL_DBGMCU_EnableDBGStandbyMode();
 8004864:	f001 fe7e 	bl	8006564 <HAL_DBGMCU_EnableDBGStandbyMode>
#error "DEBUGGER_ON not defined or out of range <0,1>"
#endif /* DEBUGGER_OFF */
  /* USER CODE BEGIN DBG_Init_Last */

  /* USER CODE END DBG_Init_Last */
}
 8004868:	bf00      	nop
 800486a:	3718      	adds	r7, #24
 800486c:	46bd      	mov	sp, r7
 800486e:	bd80      	pop	{r7, pc}
 8004870:	48000400 	.word	0x48000400

08004874 <EnvSensors_Read>:

/* USER CODE END PFP */

/* Exported functions --------------------------------------------------------*/
void EnvSensors_Read(sensor_t *sensor_data)
{
 8004874:	b480      	push	{r7}
 8004876:	b087      	sub	sp, #28
 8004878:	af00      	add	r7, sp, #0
 800487a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN EnvSensors_Read_1 */

  /* USER CODE END EnvSensors_Read_1 */
  float HUMIDITY_Value = HUMIDITY_DEFAULT_VAL;
 800487c:	4b0c      	ldr	r3, [pc, #48]	; (80048b0 <EnvSensors_Read+0x3c>)
 800487e:	617b      	str	r3, [r7, #20]
  float TEMPERATURE_Value = TEMPERATURE_DEFAULT_VAL;
 8004880:	4b0c      	ldr	r3, [pc, #48]	; (80048b4 <EnvSensors_Read+0x40>)
 8004882:	613b      	str	r3, [r7, #16]
  float PRESSURE_Value = PRESSURE_DEFAULT_VAL;
 8004884:	4b0c      	ldr	r3, [pc, #48]	; (80048b8 <EnvSensors_Read+0x44>)
 8004886:	60fb      	str	r3, [r7, #12]
#endif /* USE_IKS01A3_ENV_SENSOR_LPS22HH_0 */
#elif !defined (SENSOR_ENABLED)
#error SENSOR_ENABLED not defined
#endif  /* SENSOR_ENABLED */

  sensor_data->humidity    = HUMIDITY_Value;
 8004888:	687b      	ldr	r3, [r7, #4]
 800488a:	697a      	ldr	r2, [r7, #20]
 800488c:	609a      	str	r2, [r3, #8]
  sensor_data->temperature = TEMPERATURE_Value;
 800488e:	687b      	ldr	r3, [r7, #4]
 8004890:	693a      	ldr	r2, [r7, #16]
 8004892:	605a      	str	r2, [r3, #4]
  sensor_data->pressure    = PRESSURE_Value;
 8004894:	687b      	ldr	r3, [r7, #4]
 8004896:	68fa      	ldr	r2, [r7, #12]
 8004898:	601a      	str	r2, [r3, #0]

  sensor_data->latitude  = (int32_t)((STSOP_LATTITUDE  * MAX_GPS_POS) / 90);
 800489a:	687b      	ldr	r3, [r7, #4]
 800489c:	4a07      	ldr	r2, [pc, #28]	; (80048bc <EnvSensors_Read+0x48>)
 800489e:	60da      	str	r2, [r3, #12]
  sensor_data->longitude = (int32_t)((STSOP_LONGITUDE  * MAX_GPS_POS) / 180);
 80048a0:	687b      	ldr	r3, [r7, #4]
 80048a2:	4a07      	ldr	r2, [pc, #28]	; (80048c0 <EnvSensors_Read+0x4c>)
 80048a4:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN EnvSensors_Read_Last */

  /* USER CODE END EnvSensors_Read_Last */
}
 80048a6:	bf00      	nop
 80048a8:	371c      	adds	r7, #28
 80048aa:	46bd      	mov	sp, r7
 80048ac:	bc80      	pop	{r7}
 80048ae:	4770      	bx	lr
 80048b0:	42480000 	.word	0x42480000
 80048b4:	41900000 	.word	0x41900000
 80048b8:	447a0000 	.word	0x447a0000
 80048bc:	003e090d 	.word	0x003e090d
 80048c0:	000503ab 	.word	0x000503ab

080048c4 <EnvSensors_Init>:

void  EnvSensors_Init(void)
{
 80048c4:	b480      	push	{r7}
 80048c6:	af00      	add	r7, sp, #0
#error SENSOR_ENABLED not defined
#endif /* SENSOR_ENABLED  */
  /* USER CODE BEGIN EnvSensors_Init_Last */

  /* USER CODE END EnvSensors_Init_Last */
}
 80048c8:	bf00      	nop
 80048ca:	46bd      	mov	sp, r7
 80048cc:	bc80      	pop	{r7}
 80048ce:	4770      	bx	lr

080048d0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80048d0:	b580      	push	{r7, lr}
 80048d2:	b086      	sub	sp, #24
 80048d4:	af00      	add	r7, sp, #0
 80048d6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80048d8:	4a14      	ldr	r2, [pc, #80]	; (800492c <_sbrk+0x5c>)
 80048da:	4b15      	ldr	r3, [pc, #84]	; (8004930 <_sbrk+0x60>)
 80048dc:	1ad3      	subs	r3, r2, r3
 80048de:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80048e0:	697b      	ldr	r3, [r7, #20]
 80048e2:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize  heap end at first call */
  if (NULL == __sbrk_heap_end)
 80048e4:	4b13      	ldr	r3, [pc, #76]	; (8004934 <_sbrk+0x64>)
 80048e6:	681b      	ldr	r3, [r3, #0]
 80048e8:	2b00      	cmp	r3, #0
 80048ea:	d102      	bne.n	80048f2 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80048ec:	4b11      	ldr	r3, [pc, #68]	; (8004934 <_sbrk+0x64>)
 80048ee:	4a12      	ldr	r2, [pc, #72]	; (8004938 <_sbrk+0x68>)
 80048f0:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80048f2:	4b10      	ldr	r3, [pc, #64]	; (8004934 <_sbrk+0x64>)
 80048f4:	681a      	ldr	r2, [r3, #0]
 80048f6:	687b      	ldr	r3, [r7, #4]
 80048f8:	4413      	add	r3, r2
 80048fa:	693a      	ldr	r2, [r7, #16]
 80048fc:	429a      	cmp	r2, r3
 80048fe:	d207      	bcs.n	8004910 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8004900:	f00d fcb6 	bl	8012270 <__errno>
 8004904:	4602      	mov	r2, r0
 8004906:	230c      	movs	r3, #12
 8004908:	6013      	str	r3, [r2, #0]
    return (void *)-1;
 800490a:	f04f 33ff 	mov.w	r3, #4294967295
 800490e:	e009      	b.n	8004924 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8004910:	4b08      	ldr	r3, [pc, #32]	; (8004934 <_sbrk+0x64>)
 8004912:	681b      	ldr	r3, [r3, #0]
 8004914:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8004916:	4b07      	ldr	r3, [pc, #28]	; (8004934 <_sbrk+0x64>)
 8004918:	681a      	ldr	r2, [r3, #0]
 800491a:	687b      	ldr	r3, [r7, #4]
 800491c:	4413      	add	r3, r2
 800491e:	4a05      	ldr	r2, [pc, #20]	; (8004934 <_sbrk+0x64>)
 8004920:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8004922:	68fb      	ldr	r3, [r7, #12]
}
 8004924:	4618      	mov	r0, r3
 8004926:	3718      	adds	r7, #24
 8004928:	46bd      	mov	sp, r7
 800492a:	bd80      	pop	{r7, pc}
 800492c:	20008000 	.word	0x20008000
 8004930:	00001000 	.word	0x00001000
 8004934:	20000504 	.word	0x20000504
 8004938:	20000ee0 	.word	0x20000ee0

0800493c <LL_RTC_TIME_GetSubSecond>:
  * @param  RTCx RTC Instance
  * @retval If binary mode is none, Value between Min_Data=0x0 and Max_Data=0x7FFF
  *         else Value between Min_Data=0x0 and Max_Data=0xFFFFFFFF
  */
__STATIC_INLINE uint32_t LL_RTC_TIME_GetSubSecond(RTC_TypeDef *RTCx)
{
 800493c:	b480      	push	{r7}
 800493e:	b083      	sub	sp, #12
 8004940:	af00      	add	r7, sp, #0
 8004942:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(RTCx->SSR, RTC_SSR_SS));
 8004944:	687b      	ldr	r3, [r7, #4]
 8004946:	689b      	ldr	r3, [r3, #8]
}
 8004948:	4618      	mov	r0, r3
 800494a:	370c      	adds	r7, #12
 800494c:	46bd      	mov	sp, r7
 800494e:	bc80      	pop	{r7}
 8004950:	4770      	bx	lr
	...

08004954 <TIMER_IF_Init>:

/* USER CODE END PFP */

/* Exported functions ---------------------------------------------------------*/
UTIL_TIMER_Status_t TIMER_IF_Init(void)
{
 8004954:	b580      	push	{r7, lr}
 8004956:	b082      	sub	sp, #8
 8004958:	af00      	add	r7, sp, #0
  UTIL_TIMER_Status_t ret = UTIL_TIMER_OK;
 800495a:	2300      	movs	r3, #0
 800495c:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN TIMER_IF_Init_1 */

  /* USER CODE END TIMER_IF_Init_1 */
  if (RTC_Initialized == false)
 800495e:	4b14      	ldr	r3, [pc, #80]	; (80049b0 <TIMER_IF_Init+0x5c>)
 8004960:	781b      	ldrb	r3, [r3, #0]
 8004962:	f083 0301 	eor.w	r3, r3, #1
 8004966:	b2db      	uxtb	r3, r3
 8004968:	2b00      	cmp	r3, #0
 800496a:	d01b      	beq.n	80049a4 <TIMER_IF_Init+0x50>
  {
    hrtc.IsEnabled.RtcFeatures = UINT32_MAX;
 800496c:	4b11      	ldr	r3, [pc, #68]	; (80049b4 <TIMER_IF_Init+0x60>)
 800496e:	f04f 32ff 	mov.w	r2, #4294967295
 8004972:	631a      	str	r2, [r3, #48]	; 0x30
    /*Init RTC*/
    MX_RTC_Init();
 8004974:	f7ff fc26 	bl	80041c4 <MX_RTC_Init>
    /*Stop Timer */
    TIMER_IF_StopTimer();
 8004978:	f000 f856 	bl	8004a28 <TIMER_IF_StopTimer>
    /** DeActivate the Alarm A enabled by MX during MX_RTC_Init() */
    HAL_RTC_DeactivateAlarm(&hrtc, RTC_ALARM_A);
 800497c:	f44f 7180 	mov.w	r1, #256	; 0x100
 8004980:	480c      	ldr	r0, [pc, #48]	; (80049b4 <TIMER_IF_Init+0x60>)
 8004982:	f006 f9dd 	bl	800ad40 <HAL_RTC_DeactivateAlarm>
    /*overload RTC feature enable*/
    hrtc.IsEnabled.RtcFeatures = UINT32_MAX;
 8004986:	4b0b      	ldr	r3, [pc, #44]	; (80049b4 <TIMER_IF_Init+0x60>)
 8004988:	f04f 32ff 	mov.w	r2, #4294967295
 800498c:	631a      	str	r2, [r3, #48]	; 0x30

    /*Enable Direct Read of the calendar registers (not through Shadow) */
    HAL_RTCEx_EnableBypassShadow(&hrtc);
 800498e:	4809      	ldr	r0, [pc, #36]	; (80049b4 <TIMER_IF_Init+0x60>)
 8004990:	f006 fb0e 	bl	800afb0 <HAL_RTCEx_EnableBypassShadow>
    /*Initialise MSB ticks*/
    TIMER_IF_BkUp_Write_MSBticks(0);
 8004994:	2000      	movs	r0, #0
 8004996:	f000 f9a3 	bl	8004ce0 <TIMER_IF_BkUp_Write_MSBticks>

    TIMER_IF_SetTimerContext();
 800499a:	f000 f85f 	bl	8004a5c <TIMER_IF_SetTimerContext>

    RTC_Initialized = true;
 800499e:	4b04      	ldr	r3, [pc, #16]	; (80049b0 <TIMER_IF_Init+0x5c>)
 80049a0:	2201      	movs	r2, #1
 80049a2:	701a      	strb	r2, [r3, #0]
  }

  /* USER CODE BEGIN TIMER_IF_Init_Last */

  /* USER CODE END TIMER_IF_Init_Last */
  return ret;
 80049a4:	79fb      	ldrb	r3, [r7, #7]
}
 80049a6:	4618      	mov	r0, r3
 80049a8:	3708      	adds	r7, #8
 80049aa:	46bd      	mov	sp, r7
 80049ac:	bd80      	pop	{r7, pc}
 80049ae:	bf00      	nop
 80049b0:	20000508 	.word	0x20000508
 80049b4:	20000d18 	.word	0x20000d18

080049b8 <TIMER_IF_StartTimer>:

UTIL_TIMER_Status_t TIMER_IF_StartTimer(uint32_t timeout)
{
 80049b8:	b580      	push	{r7, lr}
 80049ba:	b08e      	sub	sp, #56	; 0x38
 80049bc:	af00      	add	r7, sp, #0
 80049be:	6078      	str	r0, [r7, #4]
  UTIL_TIMER_Status_t ret = UTIL_TIMER_OK;
 80049c0:	2300      	movs	r3, #0
 80049c2:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
  /* USER CODE BEGIN TIMER_IF_StartTimer */

  /* USER CODE END TIMER_IF_StartTimer */
  RTC_AlarmTypeDef sAlarm = {0};
 80049c6:	f107 0308 	add.w	r3, r7, #8
 80049ca:	222c      	movs	r2, #44	; 0x2c
 80049cc:	2100      	movs	r1, #0
 80049ce:	4618      	mov	r0, r3
 80049d0:	f00d fc83 	bl	80122da <memset>
  /*Stop timer if one is already started*/
  TIMER_IF_StopTimer();
 80049d4:	f000 f828 	bl	8004a28 <TIMER_IF_StopTimer>
  timeout += RtcTimerContext;
 80049d8:	4b11      	ldr	r3, [pc, #68]	; (8004a20 <TIMER_IF_StartTimer+0x68>)
 80049da:	681b      	ldr	r3, [r3, #0]
 80049dc:	687a      	ldr	r2, [r7, #4]
 80049de:	4413      	add	r3, r2
 80049e0:	607b      	str	r3, [r7, #4]

  TIMER_IF_DBG_PRINTF("Start timer: time=%d, alarm=%d\n\r",  GetTimerTicks(), timeout);
  /* starts timer*/
  sAlarm.BinaryAutoClr = RTC_ALARMSUBSECONDBIN_AUTOCLR_NO;
 80049e2:	2300      	movs	r3, #0
 80049e4:	627b      	str	r3, [r7, #36]	; 0x24
  sAlarm.AlarmTime.SubSeconds = UINT32_MAX - timeout;
 80049e6:	687b      	ldr	r3, [r7, #4]
 80049e8:	43db      	mvns	r3, r3
 80049ea:	60fb      	str	r3, [r7, #12]
  sAlarm.AlarmMask = RTC_ALARMMASK_NONE;
 80049ec:	2300      	movs	r3, #0
 80049ee:	61fb      	str	r3, [r7, #28]
  sAlarm.AlarmSubSecondMask = RTC_ALARMSUBSECONDBINMASK_NONE;
 80049f0:	f04f 5300 	mov.w	r3, #536870912	; 0x20000000
 80049f4:	623b      	str	r3, [r7, #32]
  sAlarm.Alarm = RTC_ALARM_A;
 80049f6:	f44f 7380 	mov.w	r3, #256	; 0x100
 80049fa:	633b      	str	r3, [r7, #48]	; 0x30
  if (HAL_RTC_SetAlarm_IT(&hrtc, &sAlarm, RTC_FORMAT_BCD) != HAL_OK)
 80049fc:	f107 0308 	add.w	r3, r7, #8
 8004a00:	2201      	movs	r2, #1
 8004a02:	4619      	mov	r1, r3
 8004a04:	4807      	ldr	r0, [pc, #28]	; (8004a24 <TIMER_IF_StartTimer+0x6c>)
 8004a06:	f006 f89d 	bl	800ab44 <HAL_RTC_SetAlarm_IT>
 8004a0a:	4603      	mov	r3, r0
 8004a0c:	2b00      	cmp	r3, #0
 8004a0e:	d001      	beq.n	8004a14 <TIMER_IF_StartTimer+0x5c>
  {
    Error_Handler();
 8004a10:	f7ff fb40 	bl	8004094 <Error_Handler>
  }
  /* USER CODE BEGIN TIMER_IF_StartTimer_Last */

  /* USER CODE END TIMER_IF_StartTimer_Last */
  return ret;
 8004a14:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
}
 8004a18:	4618      	mov	r0, r3
 8004a1a:	3738      	adds	r7, #56	; 0x38
 8004a1c:	46bd      	mov	sp, r7
 8004a1e:	bd80      	pop	{r7, pc}
 8004a20:	2000050c 	.word	0x2000050c
 8004a24:	20000d18 	.word	0x20000d18

08004a28 <TIMER_IF_StopTimer>:

UTIL_TIMER_Status_t TIMER_IF_StopTimer(void)
{
 8004a28:	b580      	push	{r7, lr}
 8004a2a:	b082      	sub	sp, #8
 8004a2c:	af00      	add	r7, sp, #0
  UTIL_TIMER_Status_t ret = UTIL_TIMER_OK;
 8004a2e:	2300      	movs	r3, #0
 8004a30:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN TIMER_IF_StopTimer */

  /* USER CODE END TIMER_IF_StopTimer */
  /* Clear RTC Alarm Flag */
  __HAL_RTC_ALARM_CLEAR_FLAG(&hrtc, RTC_FLAG_ALRAF);
 8004a32:	4b08      	ldr	r3, [pc, #32]	; (8004a54 <TIMER_IF_StopTimer+0x2c>)
 8004a34:	2201      	movs	r2, #1
 8004a36:	65da      	str	r2, [r3, #92]	; 0x5c
  /* Disable the Alarm A interrupt */
  HAL_RTC_DeactivateAlarm(&hrtc, RTC_ALARM_A);
 8004a38:	f44f 7180 	mov.w	r1, #256	; 0x100
 8004a3c:	4806      	ldr	r0, [pc, #24]	; (8004a58 <TIMER_IF_StopTimer+0x30>)
 8004a3e:	f006 f97f 	bl	800ad40 <HAL_RTC_DeactivateAlarm>
  /*overload RTC feature enable*/
  hrtc.IsEnabled.RtcFeatures = UINT32_MAX;
 8004a42:	4b05      	ldr	r3, [pc, #20]	; (8004a58 <TIMER_IF_StopTimer+0x30>)
 8004a44:	f04f 32ff 	mov.w	r2, #4294967295
 8004a48:	631a      	str	r2, [r3, #48]	; 0x30
  /* USER CODE BEGIN TIMER_IF_StopTimer_Last */

  /* USER CODE END TIMER_IF_StopTimer_Last */
  return ret;
 8004a4a:	79fb      	ldrb	r3, [r7, #7]
}
 8004a4c:	4618      	mov	r0, r3
 8004a4e:	3708      	adds	r7, #8
 8004a50:	46bd      	mov	sp, r7
 8004a52:	bd80      	pop	{r7, pc}
 8004a54:	40002800 	.word	0x40002800
 8004a58:	20000d18 	.word	0x20000d18

08004a5c <TIMER_IF_SetTimerContext>:

uint32_t TIMER_IF_SetTimerContext(void)
{
 8004a5c:	b580      	push	{r7, lr}
 8004a5e:	af00      	add	r7, sp, #0
  /*store time context*/
  RtcTimerContext = GetTimerTicks();
 8004a60:	f000 f95e 	bl	8004d20 <GetTimerTicks>
 8004a64:	4602      	mov	r2, r0
 8004a66:	4b03      	ldr	r3, [pc, #12]	; (8004a74 <TIMER_IF_SetTimerContext+0x18>)
 8004a68:	601a      	str	r2, [r3, #0]

  /* USER CODE END TIMER_IF_SetTimerContext */

  TIMER_IF_DBG_PRINTF("TIMER_IF_SetTimerContext=%d\n\r", RtcTimerContext);
  /*return time context*/
  return RtcTimerContext;
 8004a6a:	4b02      	ldr	r3, [pc, #8]	; (8004a74 <TIMER_IF_SetTimerContext+0x18>)
 8004a6c:	681b      	ldr	r3, [r3, #0]
}
 8004a6e:	4618      	mov	r0, r3
 8004a70:	bd80      	pop	{r7, pc}
 8004a72:	bf00      	nop
 8004a74:	2000050c 	.word	0x2000050c

08004a78 <TIMER_IF_GetTimerContext>:

uint32_t TIMER_IF_GetTimerContext(void)
{
 8004a78:	b480      	push	{r7}
 8004a7a:	af00      	add	r7, sp, #0

  /* USER CODE END TIMER_IF_GetTimerContext */

  TIMER_IF_DBG_PRINTF("TIMER_IF_GetTimerContext=%d\n\r", RtcTimerContext);
  /*return time context*/
  return RtcTimerContext;
 8004a7c:	4b02      	ldr	r3, [pc, #8]	; (8004a88 <TIMER_IF_GetTimerContext+0x10>)
 8004a7e:	681b      	ldr	r3, [r3, #0]
}
 8004a80:	4618      	mov	r0, r3
 8004a82:	46bd      	mov	sp, r7
 8004a84:	bc80      	pop	{r7}
 8004a86:	4770      	bx	lr
 8004a88:	2000050c 	.word	0x2000050c

08004a8c <TIMER_IF_GetTimerElapsedTime>:

uint32_t TIMER_IF_GetTimerElapsedTime(void)
{
 8004a8c:	b580      	push	{r7, lr}
 8004a8e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIMER_IF_GetTimerElapsedTime */

  /* USER CODE END TIMER_IF_GetTimerElapsedTime */
  return ((uint32_t)(GetTimerTicks() - RtcTimerContext));
 8004a90:	f000 f946 	bl	8004d20 <GetTimerTicks>
 8004a94:	4602      	mov	r2, r0
 8004a96:	4b02      	ldr	r3, [pc, #8]	; (8004aa0 <TIMER_IF_GetTimerElapsedTime+0x14>)
 8004a98:	681b      	ldr	r3, [r3, #0]
 8004a9a:	1ad3      	subs	r3, r2, r3
  /* USER CODE BEGIN TIMER_IF_GetTimerElapsedTime_Last */

  /* USER CODE END TIMER_IF_GetTimerElapsedTime_Last */
}
 8004a9c:	4618      	mov	r0, r3
 8004a9e:	bd80      	pop	{r7, pc}
 8004aa0:	2000050c 	.word	0x2000050c

08004aa4 <TIMER_IF_GetTimerValue>:

uint32_t TIMER_IF_GetTimerValue(void)
{
 8004aa4:	b580      	push	{r7, lr}
 8004aa6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIMER_IF_GetTimerValue */

  /* USER CODE END TIMER_IF_GetTimerValue */
  if (RTC_Initialized == true)
 8004aa8:	4b05      	ldr	r3, [pc, #20]	; (8004ac0 <TIMER_IF_GetTimerValue+0x1c>)
 8004aaa:	781b      	ldrb	r3, [r3, #0]
 8004aac:	2b00      	cmp	r3, #0
 8004aae:	d003      	beq.n	8004ab8 <TIMER_IF_GetTimerValue+0x14>
  {
    return GetTimerTicks();
 8004ab0:	f000 f936 	bl	8004d20 <GetTimerTicks>
 8004ab4:	4603      	mov	r3, r0
 8004ab6:	e000      	b.n	8004aba <TIMER_IF_GetTimerValue+0x16>
  }
  else
  {
    return 0;
 8004ab8:	2300      	movs	r3, #0
  }
  /* USER CODE BEGIN TIMER_IF_GetTimerValue_Last */

  /* USER CODE END TIMER_IF_GetTimerValue_Last */
}
 8004aba:	4618      	mov	r0, r3
 8004abc:	bd80      	pop	{r7, pc}
 8004abe:	bf00      	nop
 8004ac0:	20000508 	.word	0x20000508

08004ac4 <TIMER_IF_GetMinimumTimeout>:

uint32_t TIMER_IF_GetMinimumTimeout(void)
{
 8004ac4:	b480      	push	{r7}
 8004ac6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIMER_IF_GetTimerElapsedTime */

  /* USER CODE END TIMER_IF_GetTimerElapsedTime */
  return (MIN_ALARM_DELAY);
 8004ac8:	2303      	movs	r3, #3
  /* USER CODE BEGIN TIMER_IF_GetTimerElapsedTime_Last */

  /* USER CODE END TIMER_IF_GetTimerElapsedTime_Last */
}
 8004aca:	4618      	mov	r0, r3
 8004acc:	46bd      	mov	sp, r7
 8004ace:	bc80      	pop	{r7}
 8004ad0:	4770      	bx	lr

08004ad2 <TIMER_IF_Convert_ms2Tick>:

uint32_t TIMER_IF_Convert_ms2Tick(uint32_t timeMilliSec)
{
 8004ad2:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004ad4:	b083      	sub	sp, #12
 8004ad6:	af00      	add	r7, sp, #0
 8004ad8:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN TIMER_IF_Convert_ms2Tick */

  /* USER CODE END TIMER_IF_Convert_ms2Tick */
  return ((uint32_t)((((uint64_t) timeMilliSec) << RTC_N_PREDIV_S) / 1000));
 8004ada:	687b      	ldr	r3, [r7, #4]
 8004adc:	f04f 0400 	mov.w	r4, #0
 8004ae0:	0d9e      	lsrs	r6, r3, #22
 8004ae2:	029d      	lsls	r5, r3, #10
 8004ae4:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8004ae8:	f04f 0300 	mov.w	r3, #0
 8004aec:	4628      	mov	r0, r5
 8004aee:	4631      	mov	r1, r6
 8004af0:	f7fd fa10 	bl	8001f14 <__aeabi_uldivmod>
 8004af4:	4603      	mov	r3, r0
 8004af6:	460c      	mov	r4, r1
  /* USER CODE BEGIN TIMER_IF_Convert_ms2Tick_Last */

  /* USER CODE END TIMER_IF_Convert_ms2Tick_Last */
}
 8004af8:	4618      	mov	r0, r3
 8004afa:	370c      	adds	r7, #12
 8004afc:	46bd      	mov	sp, r7
 8004afe:	bdf0      	pop	{r4, r5, r6, r7, pc}

08004b00 <TIMER_IF_Convert_Tick2ms>:

uint32_t TIMER_IF_Convert_Tick2ms(uint32_t tick)
{
 8004b00:	b4f0      	push	{r4, r5, r6, r7}
 8004b02:	b082      	sub	sp, #8
 8004b04:	af00      	add	r7, sp, #0
 8004b06:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN TIMER_IF_Convert_ms2Tick */

  /* USER CODE END TIMER_IF_Convert_ms2Tick */
  return ((uint32_t)((((uint64_t)(tick)) * 1000) >> RTC_N_PREDIV_S));
 8004b08:	687b      	ldr	r3, [r7, #4]
 8004b0a:	461d      	mov	r5, r3
 8004b0c:	f04f 0600 	mov.w	r6, #0
 8004b10:	462b      	mov	r3, r5
 8004b12:	4634      	mov	r4, r6
 8004b14:	f04f 0100 	mov.w	r1, #0
 8004b18:	f04f 0200 	mov.w	r2, #0
 8004b1c:	0162      	lsls	r2, r4, #5
 8004b1e:	ea42 62d3 	orr.w	r2, r2, r3, lsr #27
 8004b22:	0159      	lsls	r1, r3, #5
 8004b24:	460b      	mov	r3, r1
 8004b26:	4614      	mov	r4, r2
 8004b28:	1b5b      	subs	r3, r3, r5
 8004b2a:	eb64 0406 	sbc.w	r4, r4, r6
 8004b2e:	f04f 0100 	mov.w	r1, #0
 8004b32:	f04f 0200 	mov.w	r2, #0
 8004b36:	00a2      	lsls	r2, r4, #2
 8004b38:	ea42 7293 	orr.w	r2, r2, r3, lsr #30
 8004b3c:	0099      	lsls	r1, r3, #2
 8004b3e:	460b      	mov	r3, r1
 8004b40:	4614      	mov	r4, r2
 8004b42:	195b      	adds	r3, r3, r5
 8004b44:	eb44 0406 	adc.w	r4, r4, r6
 8004b48:	f04f 0100 	mov.w	r1, #0
 8004b4c:	f04f 0200 	mov.w	r2, #0
 8004b50:	00e2      	lsls	r2, r4, #3
 8004b52:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 8004b56:	00d9      	lsls	r1, r3, #3
 8004b58:	460b      	mov	r3, r1
 8004b5a:	4614      	mov	r4, r2
 8004b5c:	4619      	mov	r1, r3
 8004b5e:	4622      	mov	r2, r4
 8004b60:	f04f 0300 	mov.w	r3, #0
 8004b64:	f04f 0400 	mov.w	r4, #0
 8004b68:	0a8b      	lsrs	r3, r1, #10
 8004b6a:	ea43 5382 	orr.w	r3, r3, r2, lsl #22
 8004b6e:	0a94      	lsrs	r4, r2, #10
  /* USER CODE BEGIN TIMER_IF_Convert_ms2Tick_Last */

  /* USER CODE END TIMER_IF_Convert_ms2Tick_Last */
}
 8004b70:	4618      	mov	r0, r3
 8004b72:	3708      	adds	r7, #8
 8004b74:	46bd      	mov	sp, r7
 8004b76:	bcf0      	pop	{r4, r5, r6, r7}
 8004b78:	4770      	bx	lr

08004b7a <TIMER_IF_DelayMs>:

void TIMER_IF_DelayMs(uint32_t delay)
{
 8004b7a:	b580      	push	{r7, lr}
 8004b7c:	b084      	sub	sp, #16
 8004b7e:	af00      	add	r7, sp, #0
 8004b80:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN TIMER_IF_DelayMs */

  /* USER CODE END TIMER_IF_DelayMs */
  uint32_t delayTicks = TIMER_IF_Convert_ms2Tick(delay);
 8004b82:	6878      	ldr	r0, [r7, #4]
 8004b84:	f7ff ffa5 	bl	8004ad2 <TIMER_IF_Convert_ms2Tick>
 8004b88:	60f8      	str	r0, [r7, #12]
  uint32_t timeout = GetTimerTicks();
 8004b8a:	f000 f8c9 	bl	8004d20 <GetTimerTicks>
 8004b8e:	60b8      	str	r0, [r7, #8]

  /* Wait delay ms */
  while (((GetTimerTicks() - timeout)) < delayTicks)
 8004b90:	e000      	b.n	8004b94 <TIMER_IF_DelayMs+0x1a>
  {
    __NOP();
 8004b92:	bf00      	nop
  while (((GetTimerTicks() - timeout)) < delayTicks)
 8004b94:	f000 f8c4 	bl	8004d20 <GetTimerTicks>
 8004b98:	4602      	mov	r2, r0
 8004b9a:	68bb      	ldr	r3, [r7, #8]
 8004b9c:	1ad3      	subs	r3, r2, r3
 8004b9e:	68fa      	ldr	r2, [r7, #12]
 8004ba0:	429a      	cmp	r2, r3
 8004ba2:	d8f6      	bhi.n	8004b92 <TIMER_IF_DelayMs+0x18>
  }
  /* USER CODE BEGIN TIMER_IF_DelayMs_Last */

  /* USER CODE END TIMER_IF_DelayMs_Last */
}
 8004ba4:	bf00      	nop
 8004ba6:	3710      	adds	r7, #16
 8004ba8:	46bd      	mov	sp, r7
 8004baa:	bd80      	pop	{r7, pc}

08004bac <HAL_RTC_AlarmAEventCallback>:

void HAL_RTC_AlarmAEventCallback(RTC_HandleTypeDef *hrtc)
{
 8004bac:	b580      	push	{r7, lr}
 8004bae:	b082      	sub	sp, #8
 8004bb0:	af00      	add	r7, sp, #0
 8004bb2:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_RTC_AlarmAEventCallback */

  /* USER CODE END HAL_RTC_AlarmAEventCallback */
  UTIL_TIMER_IRQ_Handler();
 8004bb4:	f00c ffa8 	bl	8011b08 <UTIL_TIMER_IRQ_Handler>
  /* USER CODE BEGIN HAL_RTC_AlarmAEventCallback_Last */

  /* USER CODE END HAL_RTC_AlarmAEventCallback_Last */
}
 8004bb8:	bf00      	nop
 8004bba:	3708      	adds	r7, #8
 8004bbc:	46bd      	mov	sp, r7
 8004bbe:	bd80      	pop	{r7, pc}

08004bc0 <HAL_RTCEx_SSRUEventCallback>:

void HAL_RTCEx_SSRUEventCallback(RTC_HandleTypeDef *hrtc)
{
 8004bc0:	b580      	push	{r7, lr}
 8004bc2:	b084      	sub	sp, #16
 8004bc4:	af00      	add	r7, sp, #0
 8004bc6:	6078      	str	r0, [r7, #4]

  /* USER CODE END HAL_RTCEx_SSRUEventCallback */
  /*called every 48 days with 1024 ticks per seconds*/
  TIMER_IF_DBG_PRINTF(">>Handler SSRUnderflow at %d\n\r", GetTimerTicks());
  /*Increment MSBticks*/
  uint32_t MSB_ticks = TIMER_IF_BkUp_Read_MSBticks();
 8004bc8:	f000 f89a 	bl	8004d00 <TIMER_IF_BkUp_Read_MSBticks>
 8004bcc:	60f8      	str	r0, [r7, #12]
  TIMER_IF_BkUp_Write_MSBticks(MSB_ticks + 1);
 8004bce:	68fb      	ldr	r3, [r7, #12]
 8004bd0:	3301      	adds	r3, #1
 8004bd2:	4618      	mov	r0, r3
 8004bd4:	f000 f884 	bl	8004ce0 <TIMER_IF_BkUp_Write_MSBticks>
  /* USER CODE BEGIN HAL_RTCEx_SSRUEventCallback_Last */

  /* USER CODE END HAL_RTCEx_SSRUEventCallback_Last */
}
 8004bd8:	bf00      	nop
 8004bda:	3710      	adds	r7, #16
 8004bdc:	46bd      	mov	sp, r7
 8004bde:	bd80      	pop	{r7, pc}

08004be0 <TIMER_IF_GetTime>:

uint32_t TIMER_IF_GetTime(uint16_t *mSeconds)
{
 8004be0:	e92d 4890 	stmdb	sp!, {r4, r7, fp, lr}
 8004be4:	b088      	sub	sp, #32
 8004be6:	af00      	add	r7, sp, #0
 8004be8:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN TIMER_IF_GetTime */

  /* USER CODE END TIMER_IF_GetTime */
  uint64_t ticks;
  uint32_t timerValueLsb = GetTimerTicks();
 8004bea:	f000 f899 	bl	8004d20 <GetTimerTicks>
 8004bee:	61f8      	str	r0, [r7, #28]
  uint32_t timerValueMSB = TIMER_IF_BkUp_Read_MSBticks();
 8004bf0:	f000 f886 	bl	8004d00 <TIMER_IF_BkUp_Read_MSBticks>
 8004bf4:	61b8      	str	r0, [r7, #24]

  ticks = (((uint64_t) timerValueMSB) << 32) + timerValueLsb;
 8004bf6:	69bb      	ldr	r3, [r7, #24]
 8004bf8:	4619      	mov	r1, r3
 8004bfa:	f04f 0200 	mov.w	r2, #0
 8004bfe:	f04f 0b00 	mov.w	fp, #0
 8004c02:	f04f 0c00 	mov.w	ip, #0
 8004c06:	468c      	mov	ip, r1
 8004c08:	f04f 0b00 	mov.w	fp, #0
 8004c0c:	69fa      	ldr	r2, [r7, #28]
 8004c0e:	4611      	mov	r1, r2
 8004c10:	f04f 0200 	mov.w	r2, #0
 8004c14:	eb1b 0301 	adds.w	r3, fp, r1
 8004c18:	eb4c 0402 	adc.w	r4, ip, r2
 8004c1c:	e9c7 3404 	strd	r3, r4, [r7, #16]

  uint32_t seconds = (uint32_t)(ticks >> RTC_N_PREDIV_S);
 8004c20:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 8004c24:	f04f 0300 	mov.w	r3, #0
 8004c28:	f04f 0400 	mov.w	r4, #0
 8004c2c:	0a8b      	lsrs	r3, r1, #10
 8004c2e:	ea43 5382 	orr.w	r3, r3, r2, lsl #22
 8004c32:	0a94      	lsrs	r4, r2, #10
 8004c34:	60fb      	str	r3, [r7, #12]

  ticks = (uint32_t) ticks & RTC_PREDIV_S;
 8004c36:	693b      	ldr	r3, [r7, #16]
 8004c38:	469b      	mov	fp, r3
 8004c3a:	f04f 0c00 	mov.w	ip, #0
 8004c3e:	f240 31ff 	movw	r1, #1023	; 0x3ff
 8004c42:	f04f 0200 	mov.w	r2, #0
 8004c46:	ea0b 0301 	and.w	r3, fp, r1
 8004c4a:	ea0c 0402 	and.w	r4, ip, r2
 8004c4e:	e9c7 3404 	strd	r3, r4, [r7, #16]

  *mSeconds = TIMER_IF_Convert_Tick2ms(ticks);
 8004c52:	693b      	ldr	r3, [r7, #16]
 8004c54:	4618      	mov	r0, r3
 8004c56:	f7ff ff53 	bl	8004b00 <TIMER_IF_Convert_Tick2ms>
 8004c5a:	4603      	mov	r3, r0
 8004c5c:	b29a      	uxth	r2, r3
 8004c5e:	687b      	ldr	r3, [r7, #4]
 8004c60:	801a      	strh	r2, [r3, #0]

  return seconds;
 8004c62:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIMER_IF_GetTime_Last */

  /* USER CODE END TIMER_IF_GetTime_Last */
}
 8004c64:	4618      	mov	r0, r3
 8004c66:	3720      	adds	r7, #32
 8004c68:	46bd      	mov	sp, r7
 8004c6a:	e8bd 8890 	ldmia.w	sp!, {r4, r7, fp, pc}
	...

08004c70 <TIMER_IF_BkUp_Write_Seconds>:

void TIMER_IF_BkUp_Write_Seconds(uint32_t Seconds)
{
 8004c70:	b580      	push	{r7, lr}
 8004c72:	b082      	sub	sp, #8
 8004c74:	af00      	add	r7, sp, #0
 8004c76:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN TIMER_IF_BkUp_Write_Seconds */

  /* USER CODE END TIMER_IF_BkUp_Write_Seconds */
  HAL_RTCEx_BKUPWrite(&hrtc, RTC_BKP_SECONDS, Seconds);
 8004c78:	687a      	ldr	r2, [r7, #4]
 8004c7a:	2100      	movs	r1, #0
 8004c7c:	4803      	ldr	r0, [pc, #12]	; (8004c8c <TIMER_IF_BkUp_Write_Seconds+0x1c>)
 8004c7e:	f006 fa29 	bl	800b0d4 <HAL_RTCEx_BKUPWrite>
  /* USER CODE BEGIN TIMER_IF_BkUp_Write_Seconds_Last */

  /* USER CODE END TIMER_IF_BkUp_Write_Seconds_Last */
}
 8004c82:	bf00      	nop
 8004c84:	3708      	adds	r7, #8
 8004c86:	46bd      	mov	sp, r7
 8004c88:	bd80      	pop	{r7, pc}
 8004c8a:	bf00      	nop
 8004c8c:	20000d18 	.word	0x20000d18

08004c90 <TIMER_IF_BkUp_Write_SubSeconds>:

void TIMER_IF_BkUp_Write_SubSeconds(uint32_t SubSeconds)
{
 8004c90:	b580      	push	{r7, lr}
 8004c92:	b082      	sub	sp, #8
 8004c94:	af00      	add	r7, sp, #0
 8004c96:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN TIMER_IF_BkUp_Write_SubSeconds */

  /* USER CODE END TIMER_IF_BkUp_Write_SubSeconds */
  HAL_RTCEx_BKUPWrite(&hrtc, RTC_BKP_SUBSECONDS, SubSeconds);
 8004c98:	687a      	ldr	r2, [r7, #4]
 8004c9a:	2101      	movs	r1, #1
 8004c9c:	4803      	ldr	r0, [pc, #12]	; (8004cac <TIMER_IF_BkUp_Write_SubSeconds+0x1c>)
 8004c9e:	f006 fa19 	bl	800b0d4 <HAL_RTCEx_BKUPWrite>
  /* USER CODE BEGIN TIMER_IF_BkUp_Write_SubSeconds_Last */

  /* USER CODE END TIMER_IF_BkUp_Write_SubSeconds_Last */
}
 8004ca2:	bf00      	nop
 8004ca4:	3708      	adds	r7, #8
 8004ca6:	46bd      	mov	sp, r7
 8004ca8:	bd80      	pop	{r7, pc}
 8004caa:	bf00      	nop
 8004cac:	20000d18 	.word	0x20000d18

08004cb0 <TIMER_IF_BkUp_Read_Seconds>:

uint32_t TIMER_IF_BkUp_Read_Seconds(void)
{
 8004cb0:	b580      	push	{r7, lr}
 8004cb2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIMER_IF_BkUp_Read_Seconds */

  /* USER CODE END TIMER_IF_BkUp_Read_Seconds */
  return HAL_RTCEx_BKUPRead(&hrtc, RTC_BKP_SECONDS);
 8004cb4:	2100      	movs	r1, #0
 8004cb6:	4803      	ldr	r0, [pc, #12]	; (8004cc4 <TIMER_IF_BkUp_Read_Seconds+0x14>)
 8004cb8:	f006 fa24 	bl	800b104 <HAL_RTCEx_BKUPRead>
 8004cbc:	4603      	mov	r3, r0
  /* USER CODE BEGIN TIMER_IF_BkUp_Read_Seconds_Last */

  /* USER CODE END TIMER_IF_BkUp_Read_Seconds_Last */
}
 8004cbe:	4618      	mov	r0, r3
 8004cc0:	bd80      	pop	{r7, pc}
 8004cc2:	bf00      	nop
 8004cc4:	20000d18 	.word	0x20000d18

08004cc8 <TIMER_IF_BkUp_Read_SubSeconds>:

uint32_t TIMER_IF_BkUp_Read_SubSeconds(void)
{
 8004cc8:	b580      	push	{r7, lr}
 8004cca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIMER_IF_BkUp_Read_SubSeconds */

  /* USER CODE END TIMER_IF_BkUp_Read_SubSeconds */
  return HAL_RTCEx_BKUPRead(&hrtc, RTC_BKP_SUBSECONDS);
 8004ccc:	2101      	movs	r1, #1
 8004cce:	4803      	ldr	r0, [pc, #12]	; (8004cdc <TIMER_IF_BkUp_Read_SubSeconds+0x14>)
 8004cd0:	f006 fa18 	bl	800b104 <HAL_RTCEx_BKUPRead>
 8004cd4:	4603      	mov	r3, r0
  /* USER CODE BEGIN TIMER_IF_BkUp_Read_SubSeconds_Last */

  /* USER CODE END TIMER_IF_BkUp_Read_SubSeconds_Last */
}
 8004cd6:	4618      	mov	r0, r3
 8004cd8:	bd80      	pop	{r7, pc}
 8004cda:	bf00      	nop
 8004cdc:	20000d18 	.word	0x20000d18

08004ce0 <TIMER_IF_BkUp_Write_MSBticks>:

/* USER CODE END EF */

/* Private functions ---------------------------------------------------------*/
static void TIMER_IF_BkUp_Write_MSBticks(uint32_t MSBticks)
{
 8004ce0:	b580      	push	{r7, lr}
 8004ce2:	b082      	sub	sp, #8
 8004ce4:	af00      	add	r7, sp, #0
 8004ce6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN TIMER_IF_BkUp_Write_MSBticks */

  /* USER CODE END TIMER_IF_BkUp_Write_MSBticks */
  HAL_RTCEx_BKUPWrite(&hrtc, RTC_BKP_MSBTICKS, MSBticks);
 8004ce8:	687a      	ldr	r2, [r7, #4]
 8004cea:	2102      	movs	r1, #2
 8004cec:	4803      	ldr	r0, [pc, #12]	; (8004cfc <TIMER_IF_BkUp_Write_MSBticks+0x1c>)
 8004cee:	f006 f9f1 	bl	800b0d4 <HAL_RTCEx_BKUPWrite>
  /* USER CODE BEGIN TIMER_IF_BkUp_Write_MSBticks_Last */

  /* USER CODE END TIMER_IF_BkUp_Write_MSBticks_Last */
}
 8004cf2:	bf00      	nop
 8004cf4:	3708      	adds	r7, #8
 8004cf6:	46bd      	mov	sp, r7
 8004cf8:	bd80      	pop	{r7, pc}
 8004cfa:	bf00      	nop
 8004cfc:	20000d18 	.word	0x20000d18

08004d00 <TIMER_IF_BkUp_Read_MSBticks>:

static uint32_t TIMER_IF_BkUp_Read_MSBticks(void)
{
 8004d00:	b580      	push	{r7, lr}
 8004d02:	b082      	sub	sp, #8
 8004d04:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIMER_IF_BkUp_Read_MSBticks */

  /* USER CODE END TIMER_IF_BkUp_Read_MSBticks */
  uint32_t MSBticks;
  MSBticks = HAL_RTCEx_BKUPRead(&hrtc, RTC_BKP_MSBTICKS);
 8004d06:	2102      	movs	r1, #2
 8004d08:	4804      	ldr	r0, [pc, #16]	; (8004d1c <TIMER_IF_BkUp_Read_MSBticks+0x1c>)
 8004d0a:	f006 f9fb 	bl	800b104 <HAL_RTCEx_BKUPRead>
 8004d0e:	6078      	str	r0, [r7, #4]
  return MSBticks;
 8004d10:	687b      	ldr	r3, [r7, #4]
  /* USER CODE BEGIN TIMER_IF_BkUp_Read_MSBticks_Last */

  /* USER CODE END TIMER_IF_BkUp_Read_MSBticks_Last */
}
 8004d12:	4618      	mov	r0, r3
 8004d14:	3708      	adds	r7, #8
 8004d16:	46bd      	mov	sp, r7
 8004d18:	bd80      	pop	{r7, pc}
 8004d1a:	bf00      	nop
 8004d1c:	20000d18 	.word	0x20000d18

08004d20 <GetTimerTicks>:

static inline uint32_t GetTimerTicks(void)
{
 8004d20:	b580      	push	{r7, lr}
 8004d22:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN GetTimerTicks */

  /* USER CODE END GetTimerTicks */
  return (UINT32_MAX - LL_RTC_TIME_GetSubSecond(RTC));
 8004d24:	4803      	ldr	r0, [pc, #12]	; (8004d34 <GetTimerTicks+0x14>)
 8004d26:	f7ff fe09 	bl	800493c <LL_RTC_TIME_GetSubSecond>
 8004d2a:	4603      	mov	r3, r0
 8004d2c:	43db      	mvns	r3, r3
  /* USER CODE BEGIN GetTimerTicks_Last */

  /* USER CODE END GetTimerTicks_Last */
}
 8004d2e:	4618      	mov	r0, r3
 8004d30:	bd80      	pop	{r7, pc}
 8004d32:	bf00      	nop
 8004d34:	40002800 	.word	0x40002800

08004d38 <LL_AHB2_GRP1_EnableClock>:
{
 8004d38:	b480      	push	{r7}
 8004d3a:	b085      	sub	sp, #20
 8004d3c:	af00      	add	r7, sp, #0
 8004d3e:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB2ENR, Periphs);
 8004d40:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004d44:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8004d46:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8004d4a:	687b      	ldr	r3, [r7, #4]
 8004d4c:	4313      	orrs	r3, r2
 8004d4e:	64cb      	str	r3, [r1, #76]	; 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 8004d50:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004d54:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8004d56:	687b      	ldr	r3, [r7, #4]
 8004d58:	4013      	ands	r3, r2
 8004d5a:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8004d5c:	68fb      	ldr	r3, [r7, #12]
}
 8004d5e:	bf00      	nop
 8004d60:	3714      	adds	r7, #20
 8004d62:	46bd      	mov	sp, r7
 8004d64:	bc80      	pop	{r7}
 8004d66:	4770      	bx	lr

08004d68 <LL_APB1_GRP2_EnableClock>:
{
 8004d68:	b480      	push	{r7}
 8004d6a:	b085      	sub	sp, #20
 8004d6c:	af00      	add	r7, sp, #0
 8004d6e:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB1ENR2, Periphs);
 8004d70:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004d74:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8004d76:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8004d7a:	687b      	ldr	r3, [r7, #4]
 8004d7c:	4313      	orrs	r3, r2
 8004d7e:	65cb      	str	r3, [r1, #92]	; 0x5c
  tmpreg = READ_BIT(RCC->APB1ENR2, Periphs);
 8004d80:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004d84:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8004d86:	687b      	ldr	r3, [r7, #4]
 8004d88:	4013      	ands	r3, r2
 8004d8a:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8004d8c:	68fb      	ldr	r3, [r7, #12]
}
 8004d8e:	bf00      	nop
 8004d90:	3714      	adds	r7, #20
 8004d92:	46bd      	mov	sp, r7
 8004d94:	bc80      	pop	{r7}
 8004d96:	4770      	bx	lr

08004d98 <LL_APB1_GRP2_DisableClock>:
{
 8004d98:	b480      	push	{r7}
 8004d9a:	b083      	sub	sp, #12
 8004d9c:	af00      	add	r7, sp, #0
 8004d9e:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(RCC->APB1ENR2, Periphs);
 8004da0:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004da4:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8004da6:	687b      	ldr	r3, [r7, #4]
 8004da8:	43db      	mvns	r3, r3
 8004daa:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8004dae:	4013      	ands	r3, r2
 8004db0:	65cb      	str	r3, [r1, #92]	; 0x5c
}
 8004db2:	bf00      	nop
 8004db4:	370c      	adds	r7, #12
 8004db6:	46bd      	mov	sp, r7
 8004db8:	bc80      	pop	{r7}
 8004dba:	4770      	bx	lr

08004dbc <MX_LPUART1_UART_Init>:
DMA_HandleTypeDef hdma_lpuart1_tx;

/* LPUART1 init function */

void MX_LPUART1_UART_Init(void)
{
 8004dbc:	b580      	push	{r7, lr}
 8004dbe:	af00      	add	r7, sp, #0

  hlpuart1.Instance = LPUART1;
 8004dc0:	4b23      	ldr	r3, [pc, #140]	; (8004e50 <MX_LPUART1_UART_Init+0x94>)
 8004dc2:	4a24      	ldr	r2, [pc, #144]	; (8004e54 <MX_LPUART1_UART_Init+0x98>)
 8004dc4:	601a      	str	r2, [r3, #0]
  hlpuart1.Init.BaudRate = LPUART_BAUDRATE;
 8004dc6:	4b22      	ldr	r3, [pc, #136]	; (8004e50 <MX_LPUART1_UART_Init+0x94>)
 8004dc8:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 8004dcc:	605a      	str	r2, [r3, #4]
  hlpuart1.Init.WordLength = UART_WORDLENGTH_8B;
 8004dce:	4b20      	ldr	r3, [pc, #128]	; (8004e50 <MX_LPUART1_UART_Init+0x94>)
 8004dd0:	2200      	movs	r2, #0
 8004dd2:	609a      	str	r2, [r3, #8]
  hlpuart1.Init.StopBits = UART_STOPBITS_1;
 8004dd4:	4b1e      	ldr	r3, [pc, #120]	; (8004e50 <MX_LPUART1_UART_Init+0x94>)
 8004dd6:	2200      	movs	r2, #0
 8004dd8:	60da      	str	r2, [r3, #12]
  hlpuart1.Init.Parity = UART_PARITY_NONE;
 8004dda:	4b1d      	ldr	r3, [pc, #116]	; (8004e50 <MX_LPUART1_UART_Init+0x94>)
 8004ddc:	2200      	movs	r2, #0
 8004dde:	611a      	str	r2, [r3, #16]
  hlpuart1.Init.Mode = UART_MODE_TX_RX;
 8004de0:	4b1b      	ldr	r3, [pc, #108]	; (8004e50 <MX_LPUART1_UART_Init+0x94>)
 8004de2:	220c      	movs	r2, #12
 8004de4:	615a      	str	r2, [r3, #20]
  hlpuart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8004de6:	4b1a      	ldr	r3, [pc, #104]	; (8004e50 <MX_LPUART1_UART_Init+0x94>)
 8004de8:	2200      	movs	r2, #0
 8004dea:	619a      	str	r2, [r3, #24]
  hlpuart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8004dec:	4b18      	ldr	r3, [pc, #96]	; (8004e50 <MX_LPUART1_UART_Init+0x94>)
 8004dee:	2200      	movs	r2, #0
 8004df0:	621a      	str	r2, [r3, #32]
  hlpuart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8004df2:	4b17      	ldr	r3, [pc, #92]	; (8004e50 <MX_LPUART1_UART_Init+0x94>)
 8004df4:	2200      	movs	r2, #0
 8004df6:	625a      	str	r2, [r3, #36]	; 0x24
  hlpuart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8004df8:	4b15      	ldr	r3, [pc, #84]	; (8004e50 <MX_LPUART1_UART_Init+0x94>)
 8004dfa:	2200      	movs	r2, #0
 8004dfc:	629a      	str	r2, [r3, #40]	; 0x28
  hlpuart1.FifoMode = UART_FIFOMODE_ENABLE;
 8004dfe:	4b14      	ldr	r3, [pc, #80]	; (8004e50 <MX_LPUART1_UART_Init+0x94>)
 8004e00:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
 8004e04:	665a      	str	r2, [r3, #100]	; 0x64
  if (HAL_UART_Init(&hlpuart1) != HAL_OK)
 8004e06:	4812      	ldr	r0, [pc, #72]	; (8004e50 <MX_LPUART1_UART_Init+0x94>)
 8004e08:	f006 fe5b 	bl	800bac2 <HAL_UART_Init>
 8004e0c:	4603      	mov	r3, r0
 8004e0e:	2b00      	cmp	r3, #0
 8004e10:	d001      	beq.n	8004e16 <MX_LPUART1_UART_Init+0x5a>
  {
    Error_Handler();
 8004e12:	f7ff f93f 	bl	8004094 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&hlpuart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8004e16:	2100      	movs	r1, #0
 8004e18:	480d      	ldr	r0, [pc, #52]	; (8004e50 <MX_LPUART1_UART_Init+0x94>)
 8004e1a:	f008 fac1 	bl	800d3a0 <HAL_UARTEx_SetTxFifoThreshold>
 8004e1e:	4603      	mov	r3, r0
 8004e20:	2b00      	cmp	r3, #0
 8004e22:	d001      	beq.n	8004e28 <MX_LPUART1_UART_Init+0x6c>
  {
    Error_Handler();
 8004e24:	f7ff f936 	bl	8004094 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&hlpuart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8004e28:	2100      	movs	r1, #0
 8004e2a:	4809      	ldr	r0, [pc, #36]	; (8004e50 <MX_LPUART1_UART_Init+0x94>)
 8004e2c:	f008 faf6 	bl	800d41c <HAL_UARTEx_SetRxFifoThreshold>
 8004e30:	4603      	mov	r3, r0
 8004e32:	2b00      	cmp	r3, #0
 8004e34:	d001      	beq.n	8004e3a <MX_LPUART1_UART_Init+0x7e>
  {
    Error_Handler();
 8004e36:	f7ff f92d 	bl	8004094 <Error_Handler>
  }
  if (HAL_UARTEx_EnableFifoMode(&hlpuart1) != HAL_OK)
 8004e3a:	4805      	ldr	r0, [pc, #20]	; (8004e50 <MX_LPUART1_UART_Init+0x94>)
 8004e3c:	f008 fa75 	bl	800d32a <HAL_UARTEx_EnableFifoMode>
 8004e40:	4603      	mov	r3, r0
 8004e42:	2b00      	cmp	r3, #0
 8004e44:	d001      	beq.n	8004e4a <MX_LPUART1_UART_Init+0x8e>
  {
    Error_Handler();
 8004e46:	f7ff f925 	bl	8004094 <Error_Handler>
  }

}
 8004e4a:	bf00      	nop
 8004e4c:	bd80      	pop	{r7, pc}
 8004e4e:	bf00      	nop
 8004e50:	20000d5c 	.word	0x20000d5c
 8004e54:	40008000 	.word	0x40008000

08004e58 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8004e58:	b580      	push	{r7, lr}
 8004e5a:	b096      	sub	sp, #88	; 0x58
 8004e5c:	af00      	add	r7, sp, #0
 8004e5e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004e60:	f107 0344 	add.w	r3, r7, #68	; 0x44
 8004e64:	2200      	movs	r2, #0
 8004e66:	601a      	str	r2, [r3, #0]
 8004e68:	605a      	str	r2, [r3, #4]
 8004e6a:	609a      	str	r2, [r3, #8]
 8004e6c:	60da      	str	r2, [r3, #12]
 8004e6e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8004e70:	f107 030c 	add.w	r3, r7, #12
 8004e74:	2238      	movs	r2, #56	; 0x38
 8004e76:	2100      	movs	r1, #0
 8004e78:	4618      	mov	r0, r3
 8004e7a:	f00d fa2e 	bl	80122da <memset>
  if(uartHandle->Instance==LPUART1)
 8004e7e:	687b      	ldr	r3, [r7, #4]
 8004e80:	681b      	ldr	r3, [r3, #0]
 8004e82:	4a33      	ldr	r2, [pc, #204]	; (8004f50 <HAL_UART_MspInit+0xf8>)
 8004e84:	4293      	cmp	r3, r2
 8004e86:	d15f      	bne.n	8004f48 <HAL_UART_MspInit+0xf0>
  /* USER CODE BEGIN LPUART1_MspInit 0 */

  /* USER CODE END LPUART1_MspInit 0 */
  /** Initializes the peripherals clocks
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_LPUART1;
 8004e88:	2320      	movs	r3, #32
 8004e8a:	60fb      	str	r3, [r7, #12]
    PeriphClkInitStruct.Lpuart1ClockSelection = RCC_LPUART1CLKSOURCE_LSE;
 8004e8c:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8004e90:	61fb      	str	r3, [r7, #28]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8004e92:	f107 030c 	add.w	r3, r7, #12
 8004e96:	4618      	mov	r0, r3
 8004e98:	f005 fcc0 	bl	800a81c <HAL_RCCEx_PeriphCLKConfig>
 8004e9c:	4603      	mov	r3, r0
 8004e9e:	2b00      	cmp	r3, #0
 8004ea0:	d001      	beq.n	8004ea6 <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 8004ea2:	f7ff f8f7 	bl	8004094 <Error_Handler>
    }

    /* LPUART1 clock enable */
    __HAL_RCC_LPUART1_CLK_ENABLE();
 8004ea6:	2001      	movs	r0, #1
 8004ea8:	f7ff ff5e 	bl	8004d68 <LL_APB1_GRP2_EnableClock>

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004eac:	2001      	movs	r0, #1
 8004eae:	f7ff ff43 	bl	8004d38 <LL_AHB2_GRP1_EnableClock>
    /**LPUART1 GPIO Configuration
    PA3     ------> LPUART1_RX
    PA2     ------> LPUART1_TX
    */
    GPIO_InitStruct.Pin = USARTx_RX_Pin|USARTx_TX_Pin;
 8004eb2:	230c      	movs	r3, #12
 8004eb4:	647b      	str	r3, [r7, #68]	; 0x44
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004eb6:	2302      	movs	r3, #2
 8004eb8:	64bb      	str	r3, [r7, #72]	; 0x48
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004eba:	2300      	movs	r3, #0
 8004ebc:	64fb      	str	r3, [r7, #76]	; 0x4c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004ebe:	2303      	movs	r3, #3
 8004ec0:	653b      	str	r3, [r7, #80]	; 0x50
    GPIO_InitStruct.Alternate = GPIO_AF8_LPUART1;
 8004ec2:	2308      	movs	r3, #8
 8004ec4:	657b      	str	r3, [r7, #84]	; 0x54
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004ec6:	f107 0344 	add.w	r3, r7, #68	; 0x44
 8004eca:	4619      	mov	r1, r3
 8004ecc:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8004ed0:	f003 fa70 	bl	80083b4 <HAL_GPIO_Init>

    /* LPUART1 DMA Init */
    /* LPUART1_TX Init */
    hdma_lpuart1_tx.Instance = DMA1_Channel5;
 8004ed4:	4b1f      	ldr	r3, [pc, #124]	; (8004f54 <HAL_UART_MspInit+0xfc>)
 8004ed6:	4a20      	ldr	r2, [pc, #128]	; (8004f58 <HAL_UART_MspInit+0x100>)
 8004ed8:	601a      	str	r2, [r3, #0]
    hdma_lpuart1_tx.Init.Request = DMA_REQUEST_LPUART1_TX;
 8004eda:	4b1e      	ldr	r3, [pc, #120]	; (8004f54 <HAL_UART_MspInit+0xfc>)
 8004edc:	2216      	movs	r2, #22
 8004ede:	605a      	str	r2, [r3, #4]
    hdma_lpuart1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8004ee0:	4b1c      	ldr	r3, [pc, #112]	; (8004f54 <HAL_UART_MspInit+0xfc>)
 8004ee2:	2210      	movs	r2, #16
 8004ee4:	609a      	str	r2, [r3, #8]
    hdma_lpuart1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8004ee6:	4b1b      	ldr	r3, [pc, #108]	; (8004f54 <HAL_UART_MspInit+0xfc>)
 8004ee8:	2200      	movs	r2, #0
 8004eea:	60da      	str	r2, [r3, #12]
    hdma_lpuart1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8004eec:	4b19      	ldr	r3, [pc, #100]	; (8004f54 <HAL_UART_MspInit+0xfc>)
 8004eee:	2280      	movs	r2, #128	; 0x80
 8004ef0:	611a      	str	r2, [r3, #16]
    hdma_lpuart1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8004ef2:	4b18      	ldr	r3, [pc, #96]	; (8004f54 <HAL_UART_MspInit+0xfc>)
 8004ef4:	2200      	movs	r2, #0
 8004ef6:	615a      	str	r2, [r3, #20]
    hdma_lpuart1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8004ef8:	4b16      	ldr	r3, [pc, #88]	; (8004f54 <HAL_UART_MspInit+0xfc>)
 8004efa:	2200      	movs	r2, #0
 8004efc:	619a      	str	r2, [r3, #24]
    hdma_lpuart1_tx.Init.Mode = DMA_NORMAL;
 8004efe:	4b15      	ldr	r3, [pc, #84]	; (8004f54 <HAL_UART_MspInit+0xfc>)
 8004f00:	2200      	movs	r2, #0
 8004f02:	61da      	str	r2, [r3, #28]
    hdma_lpuart1_tx.Init.Priority = DMA_PRIORITY_LOW;
 8004f04:	4b13      	ldr	r3, [pc, #76]	; (8004f54 <HAL_UART_MspInit+0xfc>)
 8004f06:	2200      	movs	r2, #0
 8004f08:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_lpuart1_tx) != HAL_OK)
 8004f0a:	4812      	ldr	r0, [pc, #72]	; (8004f54 <HAL_UART_MspInit+0xfc>)
 8004f0c:	f002 fbe8 	bl	80076e0 <HAL_DMA_Init>
 8004f10:	4603      	mov	r3, r0
 8004f12:	2b00      	cmp	r3, #0
 8004f14:	d001      	beq.n	8004f1a <HAL_UART_MspInit+0xc2>
    {
      Error_Handler();
 8004f16:	f7ff f8bd 	bl	8004094 <Error_Handler>
    }

    if (HAL_DMA_ConfigChannelAttributes(&hdma_lpuart1_tx, DMA_CHANNEL_NPRIV) != HAL_OK)
 8004f1a:	2110      	movs	r1, #16
 8004f1c:	480d      	ldr	r0, [pc, #52]	; (8004f54 <HAL_UART_MspInit+0xfc>)
 8004f1e:	f002 ff1f 	bl	8007d60 <HAL_DMA_ConfigChannelAttributes>
 8004f22:	4603      	mov	r3, r0
 8004f24:	2b00      	cmp	r3, #0
 8004f26:	d001      	beq.n	8004f2c <HAL_UART_MspInit+0xd4>
    {
      Error_Handler();
 8004f28:	f7ff f8b4 	bl	8004094 <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmatx,hdma_lpuart1_tx);
 8004f2c:	687b      	ldr	r3, [r7, #4]
 8004f2e:	4a09      	ldr	r2, [pc, #36]	; (8004f54 <HAL_UART_MspInit+0xfc>)
 8004f30:	679a      	str	r2, [r3, #120]	; 0x78
 8004f32:	4a08      	ldr	r2, [pc, #32]	; (8004f54 <HAL_UART_MspInit+0xfc>)
 8004f34:	687b      	ldr	r3, [r7, #4]
 8004f36:	6293      	str	r3, [r2, #40]	; 0x28

    /* LPUART1 interrupt Init */
    HAL_NVIC_SetPriority(LPUART1_IRQn, 2, 0);
 8004f38:	2200      	movs	r2, #0
 8004f3a:	2102      	movs	r1, #2
 8004f3c:	2026      	movs	r0, #38	; 0x26
 8004f3e:	f002 fb98 	bl	8007672 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(LPUART1_IRQn);
 8004f42:	2026      	movs	r0, #38	; 0x26
 8004f44:	f002 fbaf 	bl	80076a6 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN LPUART1_MspInit 1 */

  /* USER CODE END LPUART1_MspInit 1 */
  }
}
 8004f48:	bf00      	nop
 8004f4a:	3758      	adds	r7, #88	; 0x58
 8004f4c:	46bd      	mov	sp, r7
 8004f4e:	bd80      	pop	{r7, pc}
 8004f50:	40008000 	.word	0x40008000
 8004f54:	20000dec 	.word	0x20000dec
 8004f58:	40020058 	.word	0x40020058

08004f5c <HAL_UART_MspDeInit>:

void HAL_UART_MspDeInit(UART_HandleTypeDef* uartHandle)
{
 8004f5c:	b580      	push	{r7, lr}
 8004f5e:	b082      	sub	sp, #8
 8004f60:	af00      	add	r7, sp, #0
 8004f62:	6078      	str	r0, [r7, #4]

  if(uartHandle->Instance==LPUART1)
 8004f64:	687b      	ldr	r3, [r7, #4]
 8004f66:	681b      	ldr	r3, [r3, #0]
 8004f68:	4a0b      	ldr	r2, [pc, #44]	; (8004f98 <HAL_UART_MspDeInit+0x3c>)
 8004f6a:	4293      	cmp	r3, r2
 8004f6c:	d10f      	bne.n	8004f8e <HAL_UART_MspDeInit+0x32>
  {
  /* USER CODE BEGIN LPUART1_MspDeInit 0 */

  /* USER CODE END LPUART1_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_LPUART1_CLK_DISABLE();
 8004f6e:	2001      	movs	r0, #1
 8004f70:	f7ff ff12 	bl	8004d98 <LL_APB1_GRP2_DisableClock>

    /**LPUART1 GPIO Configuration
    PA3     ------> LPUART1_RX
    PA2     ------> LPUART1_TX
    */
    HAL_GPIO_DeInit(GPIOA, USARTx_RX_Pin|USARTx_TX_Pin);
 8004f74:	210c      	movs	r1, #12
 8004f76:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8004f7a:	f003 fb79 	bl	8008670 <HAL_GPIO_DeInit>

    /* LPUART1 DMA DeInit */
    HAL_DMA_DeInit(uartHandle->hdmatx);
 8004f7e:	687b      	ldr	r3, [r7, #4]
 8004f80:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8004f82:	4618      	mov	r0, r3
 8004f84:	f002 fc54 	bl	8007830 <HAL_DMA_DeInit>

    /* LPUART1 interrupt Deinit */
    HAL_NVIC_DisableIRQ(LPUART1_IRQn);
 8004f88:	2026      	movs	r0, #38	; 0x26
 8004f8a:	f002 fb9a 	bl	80076c2 <HAL_NVIC_DisableIRQ>
  /* USER CODE BEGIN LPUART1_MspDeInit 1 */

  /* USER CODE END LPUART1_MspDeInit 1 */
  }
}
 8004f8e:	bf00      	nop
 8004f90:	3708      	adds	r7, #8
 8004f92:	46bd      	mov	sp, r7
 8004f94:	bd80      	pop	{r7, pc}
 8004f96:	bf00      	nop
 8004f98:	40008000 	.word	0x40008000

08004f9c <LL_APB1_GRP2_ForceReset>:
{
 8004f9c:	b480      	push	{r7}
 8004f9e:	b083      	sub	sp, #12
 8004fa0:	af00      	add	r7, sp, #0
 8004fa2:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB1RSTR2, Periphs);
 8004fa4:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004fa8:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8004faa:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8004fae:	687b      	ldr	r3, [r7, #4]
 8004fb0:	4313      	orrs	r3, r2
 8004fb2:	63cb      	str	r3, [r1, #60]	; 0x3c
}
 8004fb4:	bf00      	nop
 8004fb6:	370c      	adds	r7, #12
 8004fb8:	46bd      	mov	sp, r7
 8004fba:	bc80      	pop	{r7}
 8004fbc:	4770      	bx	lr

08004fbe <LL_APB1_GRP2_ReleaseReset>:
{
 8004fbe:	b480      	push	{r7}
 8004fc0:	b083      	sub	sp, #12
 8004fc2:	af00      	add	r7, sp, #0
 8004fc4:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(RCC->APB1RSTR2, Periphs);
 8004fc6:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004fca:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8004fcc:	687b      	ldr	r3, [r7, #4]
 8004fce:	43db      	mvns	r3, r3
 8004fd0:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8004fd4:	4013      	ands	r3, r2
 8004fd6:	63cb      	str	r3, [r1, #60]	; 0x3c
}
 8004fd8:	bf00      	nop
 8004fda:	370c      	adds	r7, #12
 8004fdc:	46bd      	mov	sp, r7
 8004fde:	bc80      	pop	{r7}
 8004fe0:	4770      	bx	lr
	...

08004fe4 <LL_EXTI_EnableIT_0_31>:
{
 8004fe4:	b480      	push	{r7}
 8004fe6:	b083      	sub	sp, #12
 8004fe8:	af00      	add	r7, sp, #0
 8004fea:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->IMR1, ExtiLine);
 8004fec:	4b06      	ldr	r3, [pc, #24]	; (8005008 <LL_EXTI_EnableIT_0_31+0x24>)
 8004fee:	f8d3 2080 	ldr.w	r2, [r3, #128]	; 0x80
 8004ff2:	4905      	ldr	r1, [pc, #20]	; (8005008 <LL_EXTI_EnableIT_0_31+0x24>)
 8004ff4:	687b      	ldr	r3, [r7, #4]
 8004ff6:	4313      	orrs	r3, r2
 8004ff8:	f8c1 3080 	str.w	r3, [r1, #128]	; 0x80
}
 8004ffc:	bf00      	nop
 8004ffe:	370c      	adds	r7, #12
 8005000:	46bd      	mov	sp, r7
 8005002:	bc80      	pop	{r7}
 8005004:	4770      	bx	lr
 8005006:	bf00      	nop
 8005008:	58000800 	.word	0x58000800

0800500c <vcom_Init>:
/* USER CODE END PFP */

/* Exported functions --------------------------------------------------------*/

UTIL_ADV_TRACE_Status_t vcom_Init(void (*cb)(void *))
{
 800500c:	b580      	push	{r7, lr}
 800500e:	b082      	sub	sp, #8
 8005010:	af00      	add	r7, sp, #0
 8005012:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN vcom_Init_1 */

  /* USER CODE END vcom_Init_1 */
  TxCpltCallback = cb;
 8005014:	4a07      	ldr	r2, [pc, #28]	; (8005034 <vcom_Init+0x28>)
 8005016:	687b      	ldr	r3, [r7, #4]
 8005018:	6013      	str	r3, [r2, #0]
  MX_DMA_Init();
 800501a:	f7fe fe9c 	bl	8003d56 <MX_DMA_Init>
  MX_LPUART1_UART_Init();
 800501e:	f7ff fecd 	bl	8004dbc <MX_LPUART1_UART_Init>
  LL_EXTI_EnableIT_0_31(LL_EXTI_LINE_28);
 8005022:	f04f 5080 	mov.w	r0, #268435456	; 0x10000000
 8005026:	f7ff ffdd 	bl	8004fe4 <LL_EXTI_EnableIT_0_31>
  return UTIL_ADV_TRACE_OK;
 800502a:	2300      	movs	r3, #0
  /* USER CODE BEGIN vcom_Init_2 */

  /* USER CODE END vcom_Init_2 */
}
 800502c:	4618      	mov	r0, r3
 800502e:	3708      	adds	r7, #8
 8005030:	46bd      	mov	sp, r7
 8005032:	bd80      	pop	{r7, pc}
 8005034:	20000510 	.word	0x20000510

08005038 <vcom_DeInit>:

UTIL_ADV_TRACE_Status_t vcom_DeInit(void)
{
 8005038:	b580      	push	{r7, lr}
 800503a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN vcom_DeInit_1 */

  /* USER CODE END vcom_DeInit_1 */
  /* ##-1- Reset peripherals ################################################## */
  __HAL_RCC_LPUART1_FORCE_RESET();
 800503c:	2001      	movs	r0, #1
 800503e:	f7ff ffad 	bl	8004f9c <LL_APB1_GRP2_ForceReset>
  __HAL_RCC_LPUART1_RELEASE_RESET();
 8005042:	2001      	movs	r0, #1
 8005044:	f7ff ffbb 	bl	8004fbe <LL_APB1_GRP2_ReleaseReset>

  /* ##-2- MspDeInit ################################################## */
  HAL_UART_MspDeInit(&hlpuart1);
 8005048:	4804      	ldr	r0, [pc, #16]	; (800505c <vcom_DeInit+0x24>)
 800504a:	f7ff ff87 	bl	8004f5c <HAL_UART_MspDeInit>

  /* ##-3- Disable the NVIC for DMA ########################################### */
  /* temporary while waiting CR 50840: MX implementation of  MX_DMA_DeInit() */
  /* For the time being user should change manually the channel according to the MX settings */
  /* USER CODE BEGIN 1 */
  HAL_NVIC_DisableIRQ(DMA1_Channel5_IRQn);
 800504e:	200f      	movs	r0, #15
 8005050:	f002 fb37 	bl	80076c2 <HAL_NVIC_DisableIRQ>

  return UTIL_ADV_TRACE_OK;
 8005054:	2300      	movs	r3, #0
  /* USER CODE END 1 */
  /* USER CODE BEGIN vcom_DeInit_2 */

  /* USER CODE END vcom_DeInit_2 */
}
 8005056:	4618      	mov	r0, r3
 8005058:	bd80      	pop	{r7, pc}
 800505a:	bf00      	nop
 800505c:	20000d5c 	.word	0x20000d5c

08005060 <vcom_Trace_DMA>:

  /* USER CODE END vcom_Trace_2 */
}

UTIL_ADV_TRACE_Status_t vcom_Trace_DMA(uint8_t *p_data, uint16_t size)
{
 8005060:	b580      	push	{r7, lr}
 8005062:	b082      	sub	sp, #8
 8005064:	af00      	add	r7, sp, #0
 8005066:	6078      	str	r0, [r7, #4]
 8005068:	460b      	mov	r3, r1
 800506a:	807b      	strh	r3, [r7, #2]
  /* USER CODE BEGIN vcom_Trace_DMA_1 */

  /* USER CODE END vcom_Trace_DMA_1 */
  HAL_UART_Transmit_DMA(&hlpuart1, p_data, size);
 800506c:	887b      	ldrh	r3, [r7, #2]
 800506e:	461a      	mov	r2, r3
 8005070:	6879      	ldr	r1, [r7, #4]
 8005072:	4804      	ldr	r0, [pc, #16]	; (8005084 <vcom_Trace_DMA+0x24>)
 8005074:	f006 fda4 	bl	800bbc0 <HAL_UART_Transmit_DMA>
  return UTIL_ADV_TRACE_OK;
 8005078:	2300      	movs	r3, #0
  /* USER CODE BEGIN vcom_Trace_DMA_2 */

  /* USER CODE END vcom_Trace_DMA_2 */
}
 800507a:	4618      	mov	r0, r3
 800507c:	3708      	adds	r7, #8
 800507e:	46bd      	mov	sp, r7
 8005080:	bd80      	pop	{r7, pc}
 8005082:	bf00      	nop
 8005084:	20000d5c 	.word	0x20000d5c

08005088 <vcom_ReceiveInit>:

UTIL_ADV_TRACE_Status_t vcom_ReceiveInit(void (*RxCb)(uint8_t *rxChar, uint16_t size, uint8_t error))
{
 8005088:	b580      	push	{r7, lr}
 800508a:	b084      	sub	sp, #16
 800508c:	af00      	add	r7, sp, #0
 800508e:	6078      	str	r0, [r7, #4]

  /* USER CODE END vcom_ReceiveInit_1 */
  UART_WakeUpTypeDef WakeUpSelection;

  /*record call back*/
  RxCpltCallback = RxCb;
 8005090:	4a19      	ldr	r2, [pc, #100]	; (80050f8 <vcom_ReceiveInit+0x70>)
 8005092:	687b      	ldr	r3, [r7, #4]
 8005094:	6013      	str	r3, [r2, #0]

  /*Set wakeUp event on start bit*/
  WakeUpSelection.WakeUpEvent = UART_WAKEUP_ON_STARTBIT;
 8005096:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 800509a:	60bb      	str	r3, [r7, #8]

  HAL_UARTEx_StopModeWakeUpSourceConfig(&hlpuart1, WakeUpSelection);
 800509c:	f107 0308 	add.w	r3, r7, #8
 80050a0:	e893 0006 	ldmia.w	r3, {r1, r2}
 80050a4:	4815      	ldr	r0, [pc, #84]	; (80050fc <vcom_ReceiveInit+0x74>)
 80050a6:	f008 f8c4 	bl	800d232 <HAL_UARTEx_StopModeWakeUpSourceConfig>

  /* Make sure that no UART transfer is on-going */
  while (__HAL_UART_GET_FLAG(&hlpuart1, USART_ISR_BUSY) == SET);
 80050aa:	bf00      	nop
 80050ac:	4b13      	ldr	r3, [pc, #76]	; (80050fc <vcom_ReceiveInit+0x74>)
 80050ae:	681b      	ldr	r3, [r3, #0]
 80050b0:	69db      	ldr	r3, [r3, #28]
 80050b2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80050b6:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80050ba:	d0f7      	beq.n	80050ac <vcom_ReceiveInit+0x24>

  /* Make sure that UART is ready to receive)   */
  while (__HAL_UART_GET_FLAG(&hlpuart1, USART_ISR_REACK) == RESET);
 80050bc:	bf00      	nop
 80050be:	4b0f      	ldr	r3, [pc, #60]	; (80050fc <vcom_ReceiveInit+0x74>)
 80050c0:	681b      	ldr	r3, [r3, #0]
 80050c2:	69db      	ldr	r3, [r3, #28]
 80050c4:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80050c8:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80050cc:	d1f7      	bne.n	80050be <vcom_ReceiveInit+0x36>

  /* Enable USART interrupt */
  __HAL_UART_ENABLE_IT(&hlpuart1, UART_IT_WUF);
 80050ce:	4b0b      	ldr	r3, [pc, #44]	; (80050fc <vcom_ReceiveInit+0x74>)
 80050d0:	681b      	ldr	r3, [r3, #0]
 80050d2:	689a      	ldr	r2, [r3, #8]
 80050d4:	4b09      	ldr	r3, [pc, #36]	; (80050fc <vcom_ReceiveInit+0x74>)
 80050d6:	681b      	ldr	r3, [r3, #0]
 80050d8:	f442 0280 	orr.w	r2, r2, #4194304	; 0x400000
 80050dc:	609a      	str	r2, [r3, #8]

  /*Enable wakeup from stop mode*/
  HAL_UARTEx_EnableStopMode(&hlpuart1);
 80050de:	4807      	ldr	r0, [pc, #28]	; (80050fc <vcom_ReceiveInit+0x74>)
 80050e0:	f008 f902 	bl	800d2e8 <HAL_UARTEx_EnableStopMode>

  /*Start LPUART receive on IT*/
  HAL_UART_Receive_IT(&hlpuart1, &charRx, 1);
 80050e4:	2201      	movs	r2, #1
 80050e6:	4906      	ldr	r1, [pc, #24]	; (8005100 <vcom_ReceiveInit+0x78>)
 80050e8:	4804      	ldr	r0, [pc, #16]	; (80050fc <vcom_ReceiveInit+0x74>)
 80050ea:	f006 fd3a 	bl	800bb62 <HAL_UART_Receive_IT>

  return UTIL_ADV_TRACE_OK;
 80050ee:	2300      	movs	r3, #0
  /* USER CODE BEGIN vcom_ReceiveInit_2 */

  /* USER CODE END vcom_ReceiveInit_2 */
}
 80050f0:	4618      	mov	r0, r3
 80050f2:	3710      	adds	r7, #16
 80050f4:	46bd      	mov	sp, r7
 80050f6:	bd80      	pop	{r7, pc}
 80050f8:	20000514 	.word	0x20000514
 80050fc:	20000d5c 	.word	0x20000d5c
 8005100:	20000e4c 	.word	0x20000e4c

08005104 <vcom_Resume>:

void vcom_Resume(void)
{
 8005104:	b580      	push	{r7, lr}
 8005106:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN vcom_Resume_1 */

  /* USER CODE END vcom_Resume_1 */
  /*to re-enable lost DMA settings*/
  if (HAL_DMA_Init(&hdma_lpuart1_tx) != HAL_OK)
 8005108:	4804      	ldr	r0, [pc, #16]	; (800511c <vcom_Resume+0x18>)
 800510a:	f002 fae9 	bl	80076e0 <HAL_DMA_Init>
 800510e:	4603      	mov	r3, r0
 8005110:	2b00      	cmp	r3, #0
 8005112:	d001      	beq.n	8005118 <vcom_Resume+0x14>
  {
    Error_Handler();
 8005114:	f7fe ffbe 	bl	8004094 <Error_Handler>
  }
  /* USER CODE BEGIN vcom_Resume_2 */

  /* USER CODE END vcom_Resume_2 */
}
 8005118:	bf00      	nop
 800511a:	bd80      	pop	{r7, pc}
 800511c:	20000dec 	.word	0x20000dec

08005120 <HAL_UART_TxCpltCallback>:

void HAL_UART_TxCpltCallback(UART_HandleTypeDef *hlpuart1)
{
 8005120:	b580      	push	{r7, lr}
 8005122:	b082      	sub	sp, #8
 8005124:	af00      	add	r7, sp, #0
 8005126:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_UART_TxCpltCallback_1 */

  /* USER CODE END HAL_UART_TxCpltCallback_1 */
  /* buffer transmission complete*/
  TxCpltCallback(NULL);
 8005128:	4b03      	ldr	r3, [pc, #12]	; (8005138 <HAL_UART_TxCpltCallback+0x18>)
 800512a:	681b      	ldr	r3, [r3, #0]
 800512c:	2000      	movs	r0, #0
 800512e:	4798      	blx	r3
  /* USER CODE BEGIN HAL_UART_TxCpltCallback_2 */

  /* USER CODE END HAL_UART_TxCpltCallback_2 */
}
 8005130:	bf00      	nop
 8005132:	3708      	adds	r7, #8
 8005134:	46bd      	mov	sp, r7
 8005136:	bd80      	pop	{r7, pc}
 8005138:	20000510 	.word	0x20000510

0800513c <HAL_UART_RxCpltCallback>:

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *hlpuart1)
{
 800513c:	b580      	push	{r7, lr}
 800513e:	b082      	sub	sp, #8
 8005140:	af00      	add	r7, sp, #0
 8005142:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_UART_RxCpltCallback_1 */

  /* USER CODE END HAL_UART_RxCpltCallback_1 */
  if ((NULL != RxCpltCallback) && (HAL_UART_ERROR_NONE == hlpuart1->ErrorCode))
 8005144:	4b0b      	ldr	r3, [pc, #44]	; (8005174 <HAL_UART_RxCpltCallback+0x38>)
 8005146:	681b      	ldr	r3, [r3, #0]
 8005148:	2b00      	cmp	r3, #0
 800514a:	d00a      	beq.n	8005162 <HAL_UART_RxCpltCallback+0x26>
 800514c:	687b      	ldr	r3, [r7, #4]
 800514e:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8005152:	2b00      	cmp	r3, #0
 8005154:	d105      	bne.n	8005162 <HAL_UART_RxCpltCallback+0x26>
  {
    RxCpltCallback(&charRx, 1, 0);
 8005156:	4b07      	ldr	r3, [pc, #28]	; (8005174 <HAL_UART_RxCpltCallback+0x38>)
 8005158:	681b      	ldr	r3, [r3, #0]
 800515a:	2200      	movs	r2, #0
 800515c:	2101      	movs	r1, #1
 800515e:	4806      	ldr	r0, [pc, #24]	; (8005178 <HAL_UART_RxCpltCallback+0x3c>)
 8005160:	4798      	blx	r3
  }
  HAL_UART_Receive_IT(hlpuart1, &charRx, 1);
 8005162:	2201      	movs	r2, #1
 8005164:	4904      	ldr	r1, [pc, #16]	; (8005178 <HAL_UART_RxCpltCallback+0x3c>)
 8005166:	6878      	ldr	r0, [r7, #4]
 8005168:	f006 fcfb 	bl	800bb62 <HAL_UART_Receive_IT>
  /* USER CODE BEGIN HAL_UART_RxCpltCallback_2 */

  /* USER CODE END HAL_UART_RxCpltCallback_2 */
}
 800516c:	bf00      	nop
 800516e:	3708      	adds	r7, #8
 8005170:	46bd      	mov	sp, r7
 8005172:	bd80      	pop	{r7, pc}
 8005174:	20000514 	.word	0x20000514
 8005178:	20000e4c 	.word	0x20000e4c

0800517c <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 800517c:	480d      	ldr	r0, [pc, #52]	; (80051b4 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 800517e:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
  bl  SystemInit
 8005180:	f001 f965 	bl	800644e <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8005184:	480c      	ldr	r0, [pc, #48]	; (80051b8 <LoopForever+0x6>)
  ldr r1, =_edata
 8005186:	490d      	ldr	r1, [pc, #52]	; (80051bc <LoopForever+0xa>)
  ldr r2, =_sidata
 8005188:	4a0d      	ldr	r2, [pc, #52]	; (80051c0 <LoopForever+0xe>)
  movs r3, #0
 800518a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800518c:	e002      	b.n	8005194 <LoopCopyDataInit>

0800518e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800518e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8005190:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8005192:	3304      	adds	r3, #4

08005194 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8005194:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8005196:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8005198:	d3f9      	bcc.n	800518e <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800519a:	4a0a      	ldr	r2, [pc, #40]	; (80051c4 <LoopForever+0x12>)
  ldr r4, =_ebss
 800519c:	4c0a      	ldr	r4, [pc, #40]	; (80051c8 <LoopForever+0x16>)
  movs r3, #0
 800519e:	2300      	movs	r3, #0
  b LoopFillZerobss
 80051a0:	e001      	b.n	80051a6 <LoopFillZerobss>

080051a2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80051a2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80051a4:	3204      	adds	r2, #4

080051a6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80051a6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80051a8:	d3fb      	bcc.n	80051a2 <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 80051aa:	f00d f867 	bl	801227c <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80051ae:	f7fe ff10 	bl	8003fd2 <main>

080051b2 <LoopForever>:

LoopForever:
    b LoopForever
 80051b2:	e7fe      	b.n	80051b2 <LoopForever>
  ldr   r0, =_estack
 80051b4:	20008000 	.word	0x20008000
  ldr r0, =_sdata
 80051b8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80051bc:	20000100 	.word	0x20000100
  ldr r2, =_sidata
 80051c0:	080137c8 	.word	0x080137c8
  ldr r2, =_sbss
 80051c4:	20000100 	.word	0x20000100
  ldr r4, =_ebss
 80051c8:	20000ee0 	.word	0x20000ee0

080051cc <ADC_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80051cc:	e7fe      	b.n	80051cc <ADC_IRQHandler>
	...

080051d0 <MCU_API_malloc>:

/* USER CODE END PFP */

/* Exported functions --------------------------------------------------------*/
sfx_u8 MCU_API_malloc(sfx_u16 size, sfx_u8 **returned_pointer)
{
 80051d0:	b480      	push	{r7}
 80051d2:	b085      	sub	sp, #20
 80051d4:	af00      	add	r7, sp, #0
 80051d6:	4603      	mov	r3, r0
 80051d8:	6039      	str	r1, [r7, #0]
 80051da:	80fb      	strh	r3, [r7, #6]
  sfx_error_t error = SFX_ERR_NONE;
 80051dc:	2300      	movs	r3, #0
 80051de:	81fb      	strh	r3, [r7, #14]
  /* PSEUDO code */
  /* ------------------------------------------------------ */
  /* Allocate a memory : static or dynamic allocation */
  /* knowing that the sigfox library will ask for a buffer once at the SIGFOX_API_open() call. */
  /* This buffer will be released after SIGFOX_API_close() call. */
  if (size <= LIBRARY_MEM_SIZE_MAX)
 80051e0:	88fb      	ldrh	r3, [r7, #6]
 80051e2:	2bc8      	cmp	r3, #200	; 0xc8
 80051e4:	d803      	bhi.n	80051ee <MCU_API_malloc+0x1e>
  {
    /* The memory block is free, we can allocate it */
    *returned_pointer = LibraryMem ;
 80051e6:	683b      	ldr	r3, [r7, #0]
 80051e8:	4a05      	ldr	r2, [pc, #20]	; (8005200 <MCU_API_malloc+0x30>)
 80051ea:	601a      	str	r2, [r3, #0]
 80051ec:	e001      	b.n	80051f2 <MCU_API_malloc+0x22>
  }
  else
  {
    /* No block available */
    error = MCU_ERR_API_MALLOC;
 80051ee:	2311      	movs	r3, #17
 80051f0:	81fb      	strh	r3, [r7, #14]
  }
  /* USER CODE BEGIN MCU_API_malloc_2 */

  /* USER CODE END MCU_API_malloc_2 */
  return error;
 80051f2:	89fb      	ldrh	r3, [r7, #14]
 80051f4:	b2db      	uxtb	r3, r3
}
 80051f6:	4618      	mov	r0, r3
 80051f8:	3714      	adds	r7, #20
 80051fa:	46bd      	mov	sp, r7
 80051fc:	bc80      	pop	{r7}
 80051fe:	4770      	bx	lr
 8005200:	20000520 	.word	0x20000520

08005204 <MCU_API_free>:

/*******************************************************************/
sfx_u8 MCU_API_free(sfx_u8 *ptr)
{
 8005204:	b480      	push	{r7}
 8005206:	b083      	sub	sp, #12
 8005208:	af00      	add	r7, sp, #0
 800520a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN MCU_API_free_1 */

  /* USER CODE END MCU_API_free_1 */
  return SFX_ERR_NONE;
 800520c:	2300      	movs	r3, #0
  /* USER CODE BEGIN MCU_API_free_2 */

  /* USER CODE END MCU_API_free_2 */
}
 800520e:	4618      	mov	r0, r3
 8005210:	370c      	adds	r7, #12
 8005212:	46bd      	mov	sp, r7
 8005214:	bc80      	pop	{r7}
 8005216:	4770      	bx	lr

08005218 <MCU_API_get_voltage_temperature>:

/*******************************************************************/
sfx_u8 MCU_API_get_voltage_temperature(sfx_u16 *voltage_idle, sfx_u16 *voltage_tx, sfx_s16 *temperature)
{
 8005218:	b580      	push	{r7, lr}
 800521a:	b088      	sub	sp, #32
 800521c:	af02      	add	r7, sp, #8
 800521e:	60f8      	str	r0, [r7, #12]
 8005220:	60b9      	str	r1, [r7, #8]
 8005222:	607a      	str	r2, [r7, #4]
  sfx_u8 ret = SFX_ERR_NONE;
 8005224:	2300      	movs	r3, #0
 8005226:	75fb      	strb	r3, [r7, #23]

  /* USER CODE END MCU_API_get_voltage_temperature_1 */

  /* brief Get voltage and temperature for Out of band frames*/
  /* Value must respect the units bellow for backend compatibility*/
  *voltage_idle = (uint16_t) SYS_GetBatteryLevel(); /* mV */
 8005228:	f7fe fbd8 	bl	80039dc <SYS_GetBatteryLevel>
 800522c:	4603      	mov	r3, r0
 800522e:	461a      	mov	r2, r3
 8005230:	68fb      	ldr	r3, [r7, #12]
 8005232:	801a      	strh	r2, [r3, #0]
  *voltage_tx = 0;   /* mV */
 8005234:	68bb      	ldr	r3, [r7, #8]
 8005236:	2200      	movs	r2, #0
 8005238:	801a      	strh	r2, [r3, #0]
  *temperature = (uint16_t)((SYS_GetTemperatureLevel() * 10) >> 8);  /* */
 800523a:	f7fe fb55 	bl	80038e8 <SYS_GetTemperatureLevel>
 800523e:	4603      	mov	r3, r0
 8005240:	461a      	mov	r2, r3
 8005242:	4613      	mov	r3, r2
 8005244:	009b      	lsls	r3, r3, #2
 8005246:	4413      	add	r3, r2
 8005248:	005b      	lsls	r3, r3, #1
 800524a:	121b      	asrs	r3, r3, #8
 800524c:	b21a      	sxth	r2, r3
 800524e:	687b      	ldr	r3, [r7, #4]
 8005250:	801a      	strh	r2, [r3, #0]
  APP_LOG(TS_ON, VLEVEL_M, "temp=%d , ", (int32_t) *temperature);
 8005252:	687b      	ldr	r3, [r7, #4]
 8005254:	f9b3 3000 	ldrsh.w	r3, [r3]
 8005258:	9300      	str	r3, [sp, #0]
 800525a:	4b0a      	ldr	r3, [pc, #40]	; (8005284 <MCU_API_get_voltage_temperature+0x6c>)
 800525c:	2201      	movs	r2, #1
 800525e:	2100      	movs	r1, #0
 8005260:	2002      	movs	r0, #2
 8005262:	f00b fd5b 	bl	8010d1c <UTIL_ADV_TRACE_COND_FSend>
  APP_LOG(TS_OFF, VLEVEL_M, "voltage=%u\n\r", (uint32_t) *voltage_idle);
 8005266:	68fb      	ldr	r3, [r7, #12]
 8005268:	881b      	ldrh	r3, [r3, #0]
 800526a:	9300      	str	r3, [sp, #0]
 800526c:	4b06      	ldr	r3, [pc, #24]	; (8005288 <MCU_API_get_voltage_temperature+0x70>)
 800526e:	2200      	movs	r2, #0
 8005270:	2100      	movs	r1, #0
 8005272:	2002      	movs	r0, #2
 8005274:	f00b fd52 	bl	8010d1c <UTIL_ADV_TRACE_COND_FSend>

  /* USER CODE BEGIN MCU_API_get_voltage_temperature_2 */

  /* USER CODE END MCU_API_get_voltage_temperature_2 */
  return ret;
 8005278:	7dfb      	ldrb	r3, [r7, #23]
}
 800527a:	4618      	mov	r0, r3
 800527c:	3718      	adds	r7, #24
 800527e:	46bd      	mov	sp, r7
 8005280:	bd80      	pop	{r7, pc}
 8005282:	bf00      	nop
 8005284:	08012d68 	.word	0x08012d68
 8005288:	08012d74 	.word	0x08012d74

0800528c <MCU_API_delay>:

/*******************************************************************/
sfx_u8 MCU_API_delay(sfx_delay_t delay_type)
{
 800528c:	b580      	push	{r7, lr}
 800528e:	b084      	sub	sp, #16
 8005290:	af00      	add	r7, sp, #0
 8005292:	4603      	mov	r3, r0
 8005294:	71fb      	strb	r3, [r7, #7]
  /* Local variables */
  sfx_error_t err = SFX_ERR_NONE;
 8005296:	2300      	movs	r3, #0
 8005298:	81fb      	strh	r3, [r7, #14]
  /* USER CODE BEGIN MCU_API_delay_1 */

  /* USER CODE END MCU_API_delay_1 */

  sfx_rc_enum_t sfx_rc = E2P_Read_Rc();
 800529a:	f7fe f83d 	bl	8003318 <E2P_Read_Rc>
 800529e:	4603      	mov	r3, r0
 80052a0:	737b      	strb	r3, [r7, #13]

  /* Switch/case */
  switch (delay_type)
 80052a2:	79fb      	ldrb	r3, [r7, #7]
 80052a4:	2b03      	cmp	r3, #3
 80052a6:	d844      	bhi.n	8005332 <MCU_API_delay+0xa6>
 80052a8:	a201      	add	r2, pc, #4	; (adr r2, 80052b0 <MCU_API_delay+0x24>)
 80052aa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80052ae:	bf00      	nop
 80052b0:	080052c1 	.word	0x080052c1
 80052b4:	080052fb 	.word	0x080052fb
 80052b8:	0800531f 	.word	0x0800531f
 80052bc:	08005329 	.word	0x08005329
  {
    case SFX_DLY_INTER_FRAME_TRX :
      /* Delay  is 500ms  in FCC and ETSI
        * In ARIB : minimum delay is 50 ms */
      if ((sfx_rc == SFX_RC3A) ||
 80052c0:	7b7b      	ldrb	r3, [r7, #13]
 80052c2:	2b02      	cmp	r3, #2
 80052c4:	d005      	beq.n	80052d2 <MCU_API_delay+0x46>
 80052c6:	7b7b      	ldrb	r3, [r7, #13]
 80052c8:	2b03      	cmp	r3, #3
 80052ca:	d002      	beq.n	80052d2 <MCU_API_delay+0x46>
          (sfx_rc == SFX_RC3C) ||
 80052cc:	7b7b      	ldrb	r3, [r7, #13]
 80052ce:	2b05      	cmp	r3, #5
 80052d0:	d103      	bne.n	80052da <MCU_API_delay+0x4e>
          (sfx_rc == SFX_RC5))
      {
        /* 50 ms */
        Delay_Lp(ARIB_DELAY);
 80052d2:	2001      	movs	r0, #1
 80052d4:	f000 f96a 	bl	80055ac <Delay_Lp>
 80052d8:	e00e      	b.n	80052f8 <MCU_API_delay+0x6c>
      }
      else if ((sfx_rc == SFX_RC2) ||
 80052da:	7b7b      	ldrb	r3, [r7, #13]
 80052dc:	2b01      	cmp	r3, #1
 80052de:	d002      	beq.n	80052e6 <MCU_API_delay+0x5a>
 80052e0:	7b7b      	ldrb	r3, [r7, #13]
 80052e2:	2b04      	cmp	r3, #4
 80052e4:	d104      	bne.n	80052f0 <MCU_API_delay+0x64>
               (sfx_rc == SFX_RC4))
      {
        Delay_Lp(510 - T_RADIO_DELAY_ON - T_RADIO_DELAY_OFF / 6); /* 500-525ms */
 80052e6:	f44f 70ab 	mov.w	r0, #342	; 0x156
 80052ea:	f000 f95f 	bl	80055ac <Delay_Lp>
 80052ee:	e003      	b.n	80052f8 <MCU_API_delay+0x6c>
      }
      else
      {
        Delay_Lp(510 - (T_RADIO_DELAY_ON) - T_RADIO_DELAY_OFF); /* 500-525 ms */
 80052f0:	20fa      	movs	r0, #250	; 0xfa
 80052f2:	f000 f95b 	bl	80055ac <Delay_Lp>
      }
      break;
 80052f6:	e01f      	b.n	8005338 <MCU_API_delay+0xac>
 80052f8:	e01e      	b.n	8005338 <MCU_API_delay+0xac>

    case SFX_DLY_INTER_FRAME_TX :
      /* Start delay 0 seconds to 2 seconds in FCC and ETSI*/
      /* In ARIB : minimum delay is 50 ms */
      if ((sfx_rc == SFX_RC3A) ||
 80052fa:	7b7b      	ldrb	r3, [r7, #13]
 80052fc:	2b02      	cmp	r3, #2
 80052fe:	d005      	beq.n	800530c <MCU_API_delay+0x80>
 8005300:	7b7b      	ldrb	r3, [r7, #13]
 8005302:	2b03      	cmp	r3, #3
 8005304:	d002      	beq.n	800530c <MCU_API_delay+0x80>
          (sfx_rc == SFX_RC3C) ||
 8005306:	7b7b      	ldrb	r3, [r7, #13]
 8005308:	2b05      	cmp	r3, #5
 800530a:	d103      	bne.n	8005314 <MCU_API_delay+0x88>
          (sfx_rc == SFX_RC5))
      {
        /* 50 ms */
        Delay_Lp(ARIB_DELAY);
 800530c:	2001      	movs	r0, #1
 800530e:	f000 f94d 	bl	80055ac <Delay_Lp>
      }
      else
      {
        Delay_Lp(1000 - T_RADIO_DELAY_ON - T_RADIO_DELAY_OFF); /* 1000 ms */
      }
      break;
 8005312:	e011      	b.n	8005338 <MCU_API_delay+0xac>
        Delay_Lp(1000 - T_RADIO_DELAY_ON - T_RADIO_DELAY_OFF); /* 1000 ms */
 8005314:	f44f 7039 	mov.w	r0, #740	; 0x2e4
 8005318:	f000 f948 	bl	80055ac <Delay_Lp>
      break;
 800531c:	e00c      	b.n	8005338 <MCU_API_delay+0xac>

    case SFX_DLY_OOB_ACK :
      /* Start delay between 1.4 seconds to 4 seconds in FCC and ETSI */
      Delay_Lp(1600 - T_RADIO_DELAY_ON);
 800531e:	f240 50aa 	movw	r0, #1450	; 0x5aa
 8005322:	f000 f943 	bl	80055ac <Delay_Lp>
      break;
 8005326:	e007      	b.n	8005338 <MCU_API_delay+0xac>

    case SFX_DLY_CS_SLEEP :
      Delay_Lp(500 - T_RADIO_DELAY_ON); /* 500 ms */
 8005328:	f44f 70af 	mov.w	r0, #350	; 0x15e
 800532c:	f000 f93e 	bl	80055ac <Delay_Lp>
      break;
 8005330:	e002      	b.n	8005338 <MCU_API_delay+0xac>

    default :
      err = MCU_ERR_API_DLY;
 8005332:	2314      	movs	r3, #20
 8005334:	81fb      	strh	r3, [r7, #14]
      break;
 8005336:	bf00      	nop
  }
  /* USER CODE BEGIN MCU_API_delay_Last */

  /* USER CODE END MCU_API_delay_Last */
  return err;
 8005338:	89fb      	ldrh	r3, [r7, #14]
 800533a:	b2db      	uxtb	r3, r3
}
 800533c:	4618      	mov	r0, r3
 800533e:	3710      	adds	r7, #16
 8005340:	46bd      	mov	sp, r7
 8005342:	bd80      	pop	{r7, pc}

08005344 <MCU_API_get_nv_mem>:

/*******************************************************************/
sfx_u8 MCU_API_get_nv_mem(sfx_u8 read_data[SFX_NVMEM_BLOCK_SIZE])
{
 8005344:	b580      	push	{r7, lr}
 8005346:	b082      	sub	sp, #8
 8005348:	af00      	add	r7, sp, #0
 800534a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN MCU_API_get_nv_mem_1 */

  /* USER CODE END MCU_API_get_nv_mem_1 */
  if (E2P_Read_McuNvm(read_data, SFX_NVMEM_BLOCK_SIZE) != E2P_OK)
 800534c:	2104      	movs	r1, #4
 800534e:	6878      	ldr	r0, [r7, #4]
 8005350:	f7fe f95e 	bl	8003610 <E2P_Read_McuNvm>
 8005354:	4603      	mov	r3, r0
 8005356:	2b01      	cmp	r3, #1
 8005358:	d001      	beq.n	800535e <MCU_API_get_nv_mem+0x1a>
  {
    return MCU_ERR_API_GETNVMEM;
 800535a:	2316      	movs	r3, #22
 800535c:	e000      	b.n	8005360 <MCU_API_get_nv_mem+0x1c>
  }
  /* USER CODE BEGIN MCU_API_get_nv_mem_2 */

  /* USER CODE END MCU_API_get_nv_mem_2 */
  return SFX_ERR_NONE;
 800535e:	2300      	movs	r3, #0
}
 8005360:	4618      	mov	r0, r3
 8005362:	3708      	adds	r7, #8
 8005364:	46bd      	mov	sp, r7
 8005366:	bd80      	pop	{r7, pc}

08005368 <MCU_API_set_nv_mem>:

/*******************************************************************/
sfx_u8 MCU_API_set_nv_mem(sfx_u8 data_to_write[SFX_NVMEM_BLOCK_SIZE])
{
 8005368:	b580      	push	{r7, lr}
 800536a:	b082      	sub	sp, #8
 800536c:	af00      	add	r7, sp, #0
 800536e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN MCU_API_set_nv_mem_1 */

  /* USER CODE END MCU_API_set_nv_mem_1 */

  if (E2P_Write_McuNvm(data_to_write, SFX_NVMEM_BLOCK_SIZE) != E2P_OK)
 8005370:	2104      	movs	r1, #4
 8005372:	6878      	ldr	r0, [r7, #4]
 8005374:	f7fe f99c 	bl	80036b0 <E2P_Write_McuNvm>
 8005378:	4603      	mov	r3, r0
 800537a:	2b01      	cmp	r3, #1
 800537c:	d001      	beq.n	8005382 <MCU_API_set_nv_mem+0x1a>
  {
    return MCU_ERR_API_SETNVMEM;
 800537e:	2317      	movs	r3, #23
 8005380:	e000      	b.n	8005384 <MCU_API_set_nv_mem+0x1c>
  }
  /* USER CODE BEGIN MCU_API_set_nv_mem_2 */

  /* USER CODE END MCU_API_set_nv_mem_2 */
  return SFX_ERR_NONE;
 8005382:	2300      	movs	r3, #0
}
 8005384:	4618      	mov	r0, r3
 8005386:	3708      	adds	r7, #8
 8005388:	46bd      	mov	sp, r7
 800538a:	bd80      	pop	{r7, pc}

0800538c <MCU_API_timer_start_carrier_sense>:

/*******************************************************************/
sfx_u8 MCU_API_timer_start_carrier_sense(sfx_u16 time_duration_in_ms)
{
 800538c:	b580      	push	{r7, lr}
 800538e:	b084      	sub	sp, #16
 8005390:	af02      	add	r7, sp, #8
 8005392:	4603      	mov	r3, r0
 8005394:	80fb      	strh	r3, [r7, #6]
  /* USER CODE BEGIN MCU_API_timer_start_carrier_sense_1 */

  /* USER CODE END MCU_API_timer_start_carrier_sense_1 */
  APP_LOG(TS_ON, VLEVEL_M, "CS timeout Started= %d msec\n\r", time_duration_in_ms);
 8005396:	88fb      	ldrh	r3, [r7, #6]
 8005398:	9300      	str	r3, [sp, #0]
 800539a:	4b0f      	ldr	r3, [pc, #60]	; (80053d8 <MCU_API_timer_start_carrier_sense+0x4c>)
 800539c:	2201      	movs	r2, #1
 800539e:	2100      	movs	r1, #0
 80053a0:	2002      	movs	r0, #2
 80053a2:	f00b fcbb 	bl	8010d1c <UTIL_ADV_TRACE_COND_FSend>
  UTIL_TIMER_Create(&Timer_TimeoutCs, 0xFFFFFFFFU, UTIL_TIMER_ONESHOT, OnTimerTimeoutCsEvt, NULL);
 80053a6:	2300      	movs	r3, #0
 80053a8:	9300      	str	r3, [sp, #0]
 80053aa:	4b0c      	ldr	r3, [pc, #48]	; (80053dc <MCU_API_timer_start_carrier_sense+0x50>)
 80053ac:	2200      	movs	r2, #0
 80053ae:	f04f 31ff 	mov.w	r1, #4294967295
 80053b2:	480b      	ldr	r0, [pc, #44]	; (80053e0 <MCU_API_timer_start_carrier_sense+0x54>)
 80053b4:	f00c fa6c 	bl	8011890 <UTIL_TIMER_Create>
  UTIL_TIMER_Stop(&Timer_TimeoutCs);
 80053b8:	4809      	ldr	r0, [pc, #36]	; (80053e0 <MCU_API_timer_start_carrier_sense+0x54>)
 80053ba:	f00c fb0b 	bl	80119d4 <UTIL_TIMER_Stop>
  UTIL_TIMER_SetPeriod(&Timer_TimeoutCs,  time_duration_in_ms);
 80053be:	88fb      	ldrh	r3, [r7, #6]
 80053c0:	4619      	mov	r1, r3
 80053c2:	4807      	ldr	r0, [pc, #28]	; (80053e0 <MCU_API_timer_start_carrier_sense+0x54>)
 80053c4:	f00c fb76 	bl	8011ab4 <UTIL_TIMER_SetPeriod>
  UTIL_TIMER_Start(&Timer_TimeoutCs);
 80053c8:	4805      	ldr	r0, [pc, #20]	; (80053e0 <MCU_API_timer_start_carrier_sense+0x54>)
 80053ca:	f00c fa97 	bl	80118fc <UTIL_TIMER_Start>
  /* USER CODE BEGIN MCU_API_timer_start_carrier_sense_2 */

  /* USER CODE END MCU_API_timer_start_carrier_sense_2 */
  return SFX_ERR_NONE;
 80053ce:	2300      	movs	r3, #0
}
 80053d0:	4618      	mov	r0, r3
 80053d2:	3708      	adds	r7, #8
 80053d4:	46bd      	mov	sp, r7
 80053d6:	bd80      	pop	{r7, pc}
 80053d8:	08012d84 	.word	0x08012d84
 80053dc:	08003089 	.word	0x08003089
 80053e0:	20000618 	.word	0x20000618

080053e4 <MCU_API_timer_start>:

/*******************************************************************/
sfx_u8 MCU_API_timer_start(sfx_u32 time_duration_in_s)
{
 80053e4:	b580      	push	{r7, lr}
 80053e6:	b086      	sub	sp, #24
 80053e8:	af02      	add	r7, sp, #8
 80053ea:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN MCU_API_timer_start_1 */

  /* USER CODE END MCU_API_timer_start_1 */
  uint32_t time_duration_in_millisec = time_duration_in_s * 1000;
 80053ec:	687b      	ldr	r3, [r7, #4]
 80053ee:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80053f2:	fb02 f303 	mul.w	r3, r2, r3
 80053f6:	60fb      	str	r3, [r7, #12]
  APP_LOG(TS_ON, VLEVEL_M, "TIM timeout Started= %d sec\n\r", time_duration_in_s);
 80053f8:	687b      	ldr	r3, [r7, #4]
 80053fa:	9300      	str	r3, [sp, #0]
 80053fc:	4b0e      	ldr	r3, [pc, #56]	; (8005438 <MCU_API_timer_start+0x54>)
 80053fe:	2201      	movs	r2, #1
 8005400:	2100      	movs	r1, #0
 8005402:	2002      	movs	r0, #2
 8005404:	f00b fc8a 	bl	8010d1c <UTIL_ADV_TRACE_COND_FSend>

  UTIL_TIMER_Create(&Timer_Timeout, 0xFFFFFFFFU, UTIL_TIMER_ONESHOT, OnTimerTimeoutEvt, NULL);
 8005408:	2300      	movs	r3, #0
 800540a:	9300      	str	r3, [sp, #0]
 800540c:	4b0b      	ldr	r3, [pc, #44]	; (800543c <MCU_API_timer_start+0x58>)
 800540e:	2200      	movs	r2, #0
 8005410:	f04f 31ff 	mov.w	r1, #4294967295
 8005414:	480a      	ldr	r0, [pc, #40]	; (8005440 <MCU_API_timer_start+0x5c>)
 8005416:	f00c fa3b 	bl	8011890 <UTIL_TIMER_Create>
  UTIL_TIMER_Stop(&Timer_Timeout);
 800541a:	4809      	ldr	r0, [pc, #36]	; (8005440 <MCU_API_timer_start+0x5c>)
 800541c:	f00c fada 	bl	80119d4 <UTIL_TIMER_Stop>
  UTIL_TIMER_SetPeriod(&Timer_Timeout, time_duration_in_millisec);
 8005420:	68f9      	ldr	r1, [r7, #12]
 8005422:	4807      	ldr	r0, [pc, #28]	; (8005440 <MCU_API_timer_start+0x5c>)
 8005424:	f00c fb46 	bl	8011ab4 <UTIL_TIMER_SetPeriod>
  UTIL_TIMER_Start(&Timer_Timeout);
 8005428:	4805      	ldr	r0, [pc, #20]	; (8005440 <MCU_API_timer_start+0x5c>)
 800542a:	f00c fa67 	bl	80118fc <UTIL_TIMER_Start>
  /* USER CODE BEGIN MCU_API_timer_start_2 */

  /* USER CODE END MCU_API_timer_start_2 */

  return SFX_ERR_NONE;
 800542e:	2300      	movs	r3, #0
}
 8005430:	4618      	mov	r0, r3
 8005432:	3710      	adds	r7, #16
 8005434:	46bd      	mov	sp, r7
 8005436:	bd80      	pop	{r7, pc}
 8005438:	08012da4 	.word	0x08012da4
 800543c:	0800563d 	.word	0x0800563d
 8005440:	20000600 	.word	0x20000600

08005444 <MCU_API_timer_stop>:

/*******************************************************************/
sfx_u8 MCU_API_timer_stop(void)
{
 8005444:	b580      	push	{r7, lr}
 8005446:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MCU_API_timer_stop_1 */

  /* USER CODE END MCU_API_timer_stop_1 */
  APP_LOG(TS_ON, VLEVEL_M, "timer_stop\n\r");
 8005448:	4b05      	ldr	r3, [pc, #20]	; (8005460 <MCU_API_timer_stop+0x1c>)
 800544a:	2201      	movs	r2, #1
 800544c:	2100      	movs	r1, #0
 800544e:	2002      	movs	r0, #2
 8005450:	f00b fc64 	bl	8010d1c <UTIL_ADV_TRACE_COND_FSend>

  UTIL_TIMER_Stop(&Timer_Timeout);
 8005454:	4803      	ldr	r0, [pc, #12]	; (8005464 <MCU_API_timer_stop+0x20>)
 8005456:	f00c fabd 	bl	80119d4 <UTIL_TIMER_Stop>
  /* USER CODE BEGIN MCU_API_timer_stop_2 */

  /* USER CODE END MCU_API_timer_stop_2 */

  return SFX_ERR_NONE;
 800545a:	2300      	movs	r3, #0
}
 800545c:	4618      	mov	r0, r3
 800545e:	bd80      	pop	{r7, pc}
 8005460:	08012dc4 	.word	0x08012dc4
 8005464:	20000600 	.word	0x20000600

08005468 <MCU_API_timer_stop_carrier_sense>:

/*******************************************************************/
sfx_u8 MCU_API_timer_stop_carrier_sense(void)
{
 8005468:	b580      	push	{r7, lr}
 800546a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MCU_API_timer_stop_carrier_sense_1 */

  /* USER CODE END MCU_API_timer_stop_carrier_sense_1 */
  APP_LOG(TS_ON, VLEVEL_M, "CS timer_stop\n\r");
 800546c:	4b05      	ldr	r3, [pc, #20]	; (8005484 <MCU_API_timer_stop_carrier_sense+0x1c>)
 800546e:	2201      	movs	r2, #1
 8005470:	2100      	movs	r1, #0
 8005472:	2002      	movs	r0, #2
 8005474:	f00b fc52 	bl	8010d1c <UTIL_ADV_TRACE_COND_FSend>

  UTIL_TIMER_Stop(&Timer_TimeoutCs);
 8005478:	4803      	ldr	r0, [pc, #12]	; (8005488 <MCU_API_timer_stop_carrier_sense+0x20>)
 800547a:	f00c faab 	bl	80119d4 <UTIL_TIMER_Stop>
  /* USER CODE BEGIN MCU_API_timer_stop_carrier_sense_2 */

  /* USER CODE END MCU_API_timer_stop_carrier_sense_2 */

  return SFX_ERR_NONE;
 800547e:	2300      	movs	r3, #0
}
 8005480:	4618      	mov	r0, r3
 8005482:	bd80      	pop	{r7, pc}
 8005484:	08012dd4 	.word	0x08012dd4
 8005488:	20000618 	.word	0x20000618

0800548c <MCU_API_timer_wait_for_end>:

/*******************************************************************/
sfx_u8 MCU_API_timer_wait_for_end(void)
{
 800548c:	b580      	push	{r7, lr}
 800548e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MCU_API_timer_wait_for_end_1 */

  /* USER CODE END MCU_API_timer_wait_for_end_1 */
  APP_LOG(TS_ON, VLEVEL_M, "TIM timeout Wait\n\r");
 8005490:	4b05      	ldr	r3, [pc, #20]	; (80054a8 <MCU_API_timer_wait_for_end+0x1c>)
 8005492:	2201      	movs	r2, #1
 8005494:	2100      	movs	r1, #0
 8005496:	2002      	movs	r0, #2
 8005498:	f00b fc40 	bl	8010d1c <UTIL_ADV_TRACE_COND_FSend>

  UTIL_SEQ_WaitEvt(1 << CFG_SEQ_Evt_Timeout);
 800549c:	2001      	movs	r0, #1
 800549e:	f00c f8e1 	bl	8011664 <UTIL_SEQ_WaitEvt>
  /* USER CODE BEGIN MCU_API_timer_wait_for_end_2 */

  /* USER CODE END MCU_API_timer_wait_for_end_2 */

  return SFX_ERR_NONE;
 80054a2:	2300      	movs	r3, #0
}
 80054a4:	4618      	mov	r0, r3
 80054a6:	bd80      	pop	{r7, pc}
 80054a8:	08012de4 	.word	0x08012de4

080054ac <MCU_API_report_test_result>:

/*******************************************************************/
sfx_u8 MCU_API_report_test_result(sfx_bool status, sfx_s16 rssi)
{
 80054ac:	b580      	push	{r7, lr}
 80054ae:	b086      	sub	sp, #24
 80054b0:	af04      	add	r7, sp, #16
 80054b2:	4603      	mov	r3, r0
 80054b4:	460a      	mov	r2, r1
 80054b6:	71fb      	strb	r3, [r7, #7]
 80054b8:	4613      	mov	r3, r2
 80054ba:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN MCU_API_report_test_result_1 */

  /* USER CODE END MCU_API_report_test_result_1 */
  rxcount++;
 80054bc:	4b2b      	ldr	r3, [pc, #172]	; (800556c <MCU_API_report_test_result+0xc0>)
 80054be:	681b      	ldr	r3, [r3, #0]
 80054c0:	3301      	adds	r3, #1
 80054c2:	4a2a      	ldr	r2, [pc, #168]	; (800556c <MCU_API_report_test_result+0xc0>)
 80054c4:	6013      	str	r3, [r2, #0]

  if (status == SFX_TRUE)
 80054c6:	79fb      	ldrb	r3, [r7, #7]
 80054c8:	2b01      	cmp	r3, #1
 80054ca:	d127      	bne.n	800551c <MCU_API_report_test_result+0x70>
#if defined(USE_BSP_DRIVER)
    BSP_LED_On(LED_GREEN);
    HAL_Delay(50);
    BSP_LED_Off(LED_GREEN);
#elif defined(MX_BOARD_PSEUDODRIVER)
    SYS_LED_On(SYS_LED_GREEN);
 80054cc:	2001      	movs	r0, #1
 80054ce:	f7fe fb51 	bl	8003b74 <SYS_LED_On>
    HAL_Delay(50);
 80054d2:	2032      	movs	r0, #50	; 0x32
 80054d4:	f7ff f907 	bl	80046e6 <HAL_Delay>
    SYS_LED_Off(SYS_LED_GREEN);
 80054d8:	2001      	movs	r0, #1
 80054da:	f7fe fb65 	bl	8003ba8 <SYS_LED_Off>
#endif /* defined(USE_BSP_DRIVER) */
    okcount++;
 80054de:	4b24      	ldr	r3, [pc, #144]	; (8005570 <MCU_API_report_test_result+0xc4>)
 80054e0:	681b      	ldr	r3, [r3, #0]
 80054e2:	3301      	adds	r3, #1
 80054e4:	4a22      	ldr	r2, [pc, #136]	; (8005570 <MCU_API_report_test_result+0xc4>)
 80054e6:	6013      	str	r3, [r2, #0]
    APP_LOG(TS_ON, VLEVEL_H, TERM_GREEN"RX OK. RSSI= %d dBm, cnt=%d, PER=%d%""%""\n\r  "TERM_RESET, (int32_t) rssi, rxcount,
 80054e8:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 80054ec:	4a1f      	ldr	r2, [pc, #124]	; (800556c <MCU_API_report_test_result+0xc0>)
 80054ee:	6812      	ldr	r2, [r2, #0]
 80054f0:	491e      	ldr	r1, [pc, #120]	; (800556c <MCU_API_report_test_result+0xc0>)
 80054f2:	6808      	ldr	r0, [r1, #0]
 80054f4:	491e      	ldr	r1, [pc, #120]	; (8005570 <MCU_API_report_test_result+0xc4>)
 80054f6:	6809      	ldr	r1, [r1, #0]
 80054f8:	1a41      	subs	r1, r0, r1
 80054fa:	2064      	movs	r0, #100	; 0x64
 80054fc:	fb00 f001 	mul.w	r0, r0, r1
 8005500:	491a      	ldr	r1, [pc, #104]	; (800556c <MCU_API_report_test_result+0xc0>)
 8005502:	6809      	ldr	r1, [r1, #0]
 8005504:	fb90 f1f1 	sdiv	r1, r0, r1
 8005508:	9102      	str	r1, [sp, #8]
 800550a:	9201      	str	r2, [sp, #4]
 800550c:	9300      	str	r3, [sp, #0]
 800550e:	4b19      	ldr	r3, [pc, #100]	; (8005574 <MCU_API_report_test_result+0xc8>)
 8005510:	2201      	movs	r2, #1
 8005512:	2100      	movs	r1, #0
 8005514:	2003      	movs	r0, #3
 8005516:	f00b fc01 	bl	8010d1c <UTIL_ADV_TRACE_COND_FSend>
 800551a:	e021      	b.n	8005560 <MCU_API_report_test_result+0xb4>
#if defined(USE_BSP_DRIVER)
    BSP_LED_On(LED_BLUE);
    HAL_Delay(50);
    BSP_LED_Off(LED_BLUE);
#elif defined(MX_BOARD_PSEUDODRIVER)
    SYS_LED_On(SYS_LED_BLUE);
 800551c:	2002      	movs	r0, #2
 800551e:	f7fe fb29 	bl	8003b74 <SYS_LED_On>
    HAL_Delay(50);
 8005522:	2032      	movs	r0, #50	; 0x32
 8005524:	f7ff f8df 	bl	80046e6 <HAL_Delay>
    SYS_LED_Off(SYS_LED_BLUE);
 8005528:	2002      	movs	r0, #2
 800552a:	f7fe fb3d 	bl	8003ba8 <SYS_LED_Off>
#endif /* defined(USE_BSP_DRIVER) */
    APP_LOG(TS_ON, VLEVEL_H, TERM_RED"RX KO. RSSI= %d dBm, cnt=%d, PER=%d%""%""\n\r "TERM_RESET, (int32_t)rssi, rxcount,
 800552e:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8005532:	4a0e      	ldr	r2, [pc, #56]	; (800556c <MCU_API_report_test_result+0xc0>)
 8005534:	6812      	ldr	r2, [r2, #0]
 8005536:	490d      	ldr	r1, [pc, #52]	; (800556c <MCU_API_report_test_result+0xc0>)
 8005538:	6808      	ldr	r0, [r1, #0]
 800553a:	490d      	ldr	r1, [pc, #52]	; (8005570 <MCU_API_report_test_result+0xc4>)
 800553c:	6809      	ldr	r1, [r1, #0]
 800553e:	1a41      	subs	r1, r0, r1
 8005540:	2064      	movs	r0, #100	; 0x64
 8005542:	fb00 f001 	mul.w	r0, r0, r1
 8005546:	4909      	ldr	r1, [pc, #36]	; (800556c <MCU_API_report_test_result+0xc0>)
 8005548:	6809      	ldr	r1, [r1, #0]
 800554a:	fb90 f1f1 	sdiv	r1, r0, r1
 800554e:	9102      	str	r1, [sp, #8]
 8005550:	9201      	str	r2, [sp, #4]
 8005552:	9300      	str	r3, [sp, #0]
 8005554:	4b08      	ldr	r3, [pc, #32]	; (8005578 <MCU_API_report_test_result+0xcc>)
 8005556:	2201      	movs	r2, #1
 8005558:	2100      	movs	r1, #0
 800555a:	2003      	movs	r0, #3
 800555c:	f00b fbde 	bl	8010d1c <UTIL_ADV_TRACE_COND_FSend>
            ((rxcount - okcount) * 100) / rxcount);
  }

  return SFX_ERR_NONE;
 8005560:	2300      	movs	r3, #0
  /* USER CODE BEGIN MCU_API_report_test_result_2 */

  /* USER CODE END MCU_API_report_test_result_2 */
}
 8005562:	4618      	mov	r0, r3
 8005564:	3708      	adds	r7, #8
 8005566:	46bd      	mov	sp, r7
 8005568:	bd80      	pop	{r7, pc}
 800556a:	bf00      	nop
 800556c:	20000518 	.word	0x20000518
 8005570:	2000051c 	.word	0x2000051c
 8005574:	08012df8 	.word	0x08012df8
 8005578:	08012e2c 	.word	0x08012e2c

0800557c <MCU_API_get_version>:

/*******************************************************************/
sfx_u8 MCU_API_get_version(sfx_u8 **version, sfx_u8 *size)
{
 800557c:	b480      	push	{r7}
 800557e:	b083      	sub	sp, #12
 8005580:	af00      	add	r7, sp, #0
 8005582:	6078      	str	r0, [r7, #4]
 8005584:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN MCU_API_get_version_1 */

  /* USER CODE END MCU_API_get_version_1 */
  *version = (sfx_u8 *)mcu_api_version;
 8005586:	687b      	ldr	r3, [r7, #4]
 8005588:	4a07      	ldr	r2, [pc, #28]	; (80055a8 <MCU_API_get_version+0x2c>)
 800558a:	601a      	str	r2, [r3, #0]
  if (size == SFX_NULL)
 800558c:	683b      	ldr	r3, [r7, #0]
 800558e:	2b00      	cmp	r3, #0
 8005590:	d101      	bne.n	8005596 <MCU_API_get_version+0x1a>
  {
    return MCU_ERR_API_GET_VERSION;
 8005592:	231e      	movs	r3, #30
 8005594:	e003      	b.n	800559e <MCU_API_get_version+0x22>
  }
  *size = sizeof(mcu_api_version);
 8005596:	683b      	ldr	r3, [r7, #0]
 8005598:	220d      	movs	r2, #13
 800559a:	701a      	strb	r2, [r3, #0]
  /* USER CODE BEGIN MCU_API_get_version_2 */

  /* USER CODE END MCU_API_get_version_2 */

  return SFX_ERR_NONE;
 800559c:	2300      	movs	r3, #0
}
 800559e:	4618      	mov	r0, r3
 80055a0:	370c      	adds	r7, #12
 80055a2:	46bd      	mov	sp, r7
 80055a4:	bc80      	pop	{r7}
 80055a6:	4770      	bx	lr
 80055a8:	20000050 	.word	0x20000050

080055ac <Delay_Lp>:

static void Delay_Lp(uint32_t delay_ms)
{
 80055ac:	b580      	push	{r7, lr}
 80055ae:	b084      	sub	sp, #16
 80055b0:	af02      	add	r7, sp, #8
 80055b2:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Delay_Lp_1 */

  /* USER CODE END Delay_Lp_1 */
  APP_LOG(TS_ON, VLEVEL_M, "Delay= %d ms\n\r", delay_ms);
 80055b4:	687b      	ldr	r3, [r7, #4]
 80055b6:	9300      	str	r3, [sp, #0]
 80055b8:	4b16      	ldr	r3, [pc, #88]	; (8005614 <Delay_Lp+0x68>)
 80055ba:	2201      	movs	r2, #1
 80055bc:	2100      	movs	r1, #0
 80055be:	2002      	movs	r0, #2
 80055c0:	f00b fbac 	bl	8010d1c <UTIL_ADV_TRACE_COND_FSend>
  if (delay_ms > 5)
 80055c4:	687b      	ldr	r3, [r7, #4]
 80055c6:	2b05      	cmp	r3, #5
 80055c8:	d916      	bls.n	80055f8 <Delay_Lp+0x4c>
  {
    UTIL_TIMER_Create(&Timer_delayMs, 0xFFFFFFFFU, UTIL_TIMER_ONESHOT, OnTimerDelayEvt, NULL);
 80055ca:	2300      	movs	r3, #0
 80055cc:	9300      	str	r3, [sp, #0]
 80055ce:	4b12      	ldr	r3, [pc, #72]	; (8005618 <Delay_Lp+0x6c>)
 80055d0:	2200      	movs	r2, #0
 80055d2:	f04f 31ff 	mov.w	r1, #4294967295
 80055d6:	4811      	ldr	r0, [pc, #68]	; (800561c <Delay_Lp+0x70>)
 80055d8:	f00c f95a 	bl	8011890 <UTIL_TIMER_Create>
    UTIL_TIMER_Stop(&Timer_delayMs);
 80055dc:	480f      	ldr	r0, [pc, #60]	; (800561c <Delay_Lp+0x70>)
 80055de:	f00c f9f9 	bl	80119d4 <UTIL_TIMER_Stop>
    UTIL_TIMER_SetPeriod(&Timer_delayMs,  delay_ms);
 80055e2:	6879      	ldr	r1, [r7, #4]
 80055e4:	480d      	ldr	r0, [pc, #52]	; (800561c <Delay_Lp+0x70>)
 80055e6:	f00c fa65 	bl	8011ab4 <UTIL_TIMER_SetPeriod>
    UTIL_TIMER_Start(&Timer_delayMs);
 80055ea:	480c      	ldr	r0, [pc, #48]	; (800561c <Delay_Lp+0x70>)
 80055ec:	f00c f986 	bl	80118fc <UTIL_TIMER_Start>
    UTIL_SEQ_WaitEvt(1 << CFG_SEQ_Evt_Delay);
 80055f0:	2004      	movs	r0, #4
 80055f2:	f00c f837 	bl	8011664 <UTIL_SEQ_WaitEvt>
 80055f6:	e002      	b.n	80055fe <Delay_Lp+0x52>
  }
  else
  {
    HAL_Delay(delay_ms);
 80055f8:	6878      	ldr	r0, [r7, #4]
 80055fa:	f7ff f874 	bl	80046e6 <HAL_Delay>
  }
  APP_LOG(TS_ON, VLEVEL_M, "Delay Up\n\r");
 80055fe:	4b08      	ldr	r3, [pc, #32]	; (8005620 <Delay_Lp+0x74>)
 8005600:	2201      	movs	r2, #1
 8005602:	2100      	movs	r1, #0
 8005604:	2002      	movs	r0, #2
 8005606:	f00b fb89 	bl	8010d1c <UTIL_ADV_TRACE_COND_FSend>
  /* USER CODE BEGIN Delay_Lp_2 */

  /* USER CODE END Delay_Lp_2 */
}
 800560a:	bf00      	nop
 800560c:	3708      	adds	r7, #8
 800560e:	46bd      	mov	sp, r7
 8005610:	bd80      	pop	{r7, pc}
 8005612:	bf00      	nop
 8005614:	08012e60 	.word	0x08012e60
 8005618:	08005625 	.word	0x08005625
 800561c:	200005e8 	.word	0x200005e8
 8005620:	08012e70 	.word	0x08012e70

08005624 <OnTimerDelayEvt>:

/* USER CODE END EF */

/* Private Functions Definition -----------------------------------------------*/
static void OnTimerDelayEvt(void *context)
{
 8005624:	b580      	push	{r7, lr}
 8005626:	b082      	sub	sp, #8
 8005628:	af00      	add	r7, sp, #0
 800562a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN OnTimerDelayEvt_1 */

  /* USER CODE END OnTimerDelayEvt_1 */
  UTIL_SEQ_SetEvt(1 << CFG_SEQ_Evt_Delay);
 800562c:	2004      	movs	r0, #4
 800562e:	f00b ffdf 	bl	80115f0 <UTIL_SEQ_SetEvt>
  /* USER CODE BEGIN OnTimerDelayEvt_2 */

  /* USER CODE END OnTimerDelayEvt_2 */
}
 8005632:	bf00      	nop
 8005634:	3708      	adds	r7, #8
 8005636:	46bd      	mov	sp, r7
 8005638:	bd80      	pop	{r7, pc}
	...

0800563c <OnTimerTimeoutEvt>:

static void OnTimerTimeoutEvt(void *context)
{
 800563c:	b580      	push	{r7, lr}
 800563e:	b082      	sub	sp, #8
 8005640:	af00      	add	r7, sp, #0
 8005642:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN OnTimerTimeoutEvt_1 */

  /* USER CODE END OnTimerTimeoutEvt_1 */
  UTIL_SEQ_SetEvt(1 << CFG_SEQ_Evt_Timeout);
 8005644:	2001      	movs	r0, #1
 8005646:	f00b ffd3 	bl	80115f0 <UTIL_SEQ_SetEvt>

  APP_LOG(TS_ON, VLEVEL_M, "TIM timeout Stopped\n\r");
 800564a:	4b05      	ldr	r3, [pc, #20]	; (8005660 <OnTimerTimeoutEvt+0x24>)
 800564c:	2201      	movs	r2, #1
 800564e:	2100      	movs	r1, #0
 8005650:	2002      	movs	r0, #2
 8005652:	f00b fb63 	bl	8010d1c <UTIL_ADV_TRACE_COND_FSend>
  /* USER CODE BEGIN OnTimerTimeoutEvt_2 */

  /* USER CODE END OnTimerTimeoutEvt_2 */
}
 8005656:	bf00      	nop
 8005658:	3708      	adds	r7, #8
 800565a:	46bd      	mov	sp, r7
 800565c:	bd80      	pop	{r7, pc}
 800565e:	bf00      	nop
 8005660:	08012e7c 	.word	0x08012e7c

08005664 <LL_GPIO_SetOutputPin>:
  *         @arg @ref LL_GPIO_PIN_15
  *         @arg @ref LL_GPIO_PIN_ALL
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetOutputPin(GPIO_TypeDef *GPIOx, uint32_t PinMask)
{
 8005664:	b480      	push	{r7}
 8005666:	b083      	sub	sp, #12
 8005668:	af00      	add	r7, sp, #0
 800566a:	6078      	str	r0, [r7, #4]
 800566c:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BSRR, PinMask);
 800566e:	687b      	ldr	r3, [r7, #4]
 8005670:	683a      	ldr	r2, [r7, #0]
 8005672:	619a      	str	r2, [r3, #24]
}
 8005674:	bf00      	nop
 8005676:	370c      	adds	r7, #12
 8005678:	46bd      	mov	sp, r7
 800567a:	bc80      	pop	{r7}
 800567c:	4770      	bx	lr

0800567e <LL_GPIO_ResetOutputPin>:
  *         @arg @ref LL_GPIO_PIN_15
  *         @arg @ref LL_GPIO_PIN_ALL
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_ResetOutputPin(GPIO_TypeDef *GPIOx, uint32_t PinMask)
{
 800567e:	b480      	push	{r7}
 8005680:	b083      	sub	sp, #12
 8005682:	af00      	add	r7, sp, #0
 8005684:	6078      	str	r0, [r7, #4]
 8005686:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BRR, PinMask);
 8005688:	687b      	ldr	r3, [r7, #4]
 800568a:	683a      	ldr	r2, [r7, #0]
 800568c:	629a      	str	r2, [r3, #40]	; 0x28
}
 800568e:	bf00      	nop
 8005690:	370c      	adds	r7, #12
 8005692:	46bd      	mov	sp, r7
 8005694:	bc80      	pop	{r7}
 8005696:	4770      	bx	lr

08005698 <MN_API_Init>:

/* USER CODE END PFP */

/* Exported functions --------------------------------------------------------*/
void MN_API_Init(void (*MN_API_Timer_CB)(int16_t rssi))
{
 8005698:	b580      	push	{r7, lr}
 800569a:	b082      	sub	sp, #8
 800569c:	af00      	add	r7, sp, #0
 800569e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN MN_API_Init_1 */

  /* USER CODE END MN_API_Init_1 */
  /*Register call back*/
  MN_Timer_CB = MN_API_Timer_CB;
 80056a0:	4a10      	ldr	r2, [pc, #64]	; (80056e4 <MN_API_Init+0x4c>)
 80056a2:	687b      	ldr	r3, [r7, #4]
 80056a4:	6013      	str	r3, [r2, #0]

  MN_LPTIM_IF_Init();
 80056a6:	f7fe fd2f 	bl	8004108 <MN_LPTIM_IF_Init>

  APP_LOG(TS_ON, VLEVEL_M, "MN Init\r\n");
 80056aa:	4b0f      	ldr	r3, [pc, #60]	; (80056e8 <MN_API_Init+0x50>)
 80056ac:	2201      	movs	r2, #1
 80056ae:	2100      	movs	r1, #0
 80056b0:	2002      	movs	r0, #2
 80056b2:	f00b fb33 	bl	8010d1c <UTIL_ADV_TRACE_COND_FSend>

  Reg0x089B = Radio.Read(0x089B);
 80056b6:	4b0d      	ldr	r3, [pc, #52]	; (80056ec <MN_API_Init+0x54>)
 80056b8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80056ba:	f640 009b 	movw	r0, #2203	; 0x89b
 80056be:	4798      	blx	r3
 80056c0:	4603      	mov	r3, r0
 80056c2:	461a      	mov	r2, r3
 80056c4:	4b0a      	ldr	r3, [pc, #40]	; (80056f0 <MN_API_Init+0x58>)
 80056c6:	701a      	strb	r2, [r3, #0]

  Radio.Write(0x089B, 0x0);
 80056c8:	4b08      	ldr	r3, [pc, #32]	; (80056ec <MN_API_Init+0x54>)
 80056ca:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80056cc:	2100      	movs	r1, #0
 80056ce:	f640 009b 	movw	r0, #2203	; 0x89b
 80056d2:	4798      	blx	r3

  UTIL_LPM_SetStopMode((1 << CFG_LPM_SGFX_MN_Id), UTIL_LPM_DISABLE);
 80056d4:	2101      	movs	r1, #1
 80056d6:	2008      	movs	r0, #8
 80056d8:	f00b fd98 	bl	801120c <UTIL_LPM_SetStopMode>
  UTIL_SEQ_RegTask((1 << CFG_SEQ_Task_Monarch), UTIL_SEQ_RFU, process_MonarchBackGround);
#endif /* MN_PROCESS_IN_BG==1 */
  /* USER CODE BEGIN MN_API_Init_2 */

  /* USER CODE END MN_API_Init_2 */
}
 80056dc:	bf00      	nop
 80056de:	3708      	adds	r7, #8
 80056e0:	46bd      	mov	sp, r7
 80056e2:	bd80      	pop	{r7, pc}
 80056e4:	2000064c 	.word	0x2000064c
 80056e8:	08012e94 	.word	0x08012e94
 80056ec:	08013608 	.word	0x08013608
 80056f0:	20000630 	.word	0x20000630

080056f4 <MN_API_DeInit>:

void MN_API_DeInit(void)
{
 80056f4:	b580      	push	{r7, lr}
 80056f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MN_API_DeInit_1 */

  /* USER CODE END MN_API_DeInit_1 */
  MN_TIM_Stop();
 80056f8:	f000 f8d8 	bl	80058ac <MN_TIM_Stop>

  MN_LPTIM_IF_DeInit();
 80056fc:	f7fe fd16 	bl	800412c <MN_LPTIM_IF_DeInit>

  UTIL_LPM_SetStopMode((1 << CFG_LPM_SGFX_MN_Id), UTIL_LPM_ENABLE);
 8005700:	2100      	movs	r1, #0
 8005702:	2008      	movs	r0, #8
 8005704:	f00b fd82 	bl	801120c <UTIL_LPM_SetStopMode>

  Radio.Write(0x089B, Reg0x089B);
 8005708:	4b07      	ldr	r3, [pc, #28]	; (8005728 <MN_API_DeInit+0x34>)
 800570a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800570c:	4a07      	ldr	r2, [pc, #28]	; (800572c <MN_API_DeInit+0x38>)
 800570e:	7812      	ldrb	r2, [r2, #0]
 8005710:	4611      	mov	r1, r2
 8005712:	f640 009b 	movw	r0, #2203	; 0x89b
 8005716:	4798      	blx	r3

  APP_LOG(TS_ON, VLEVEL_M, "MN Deinit\r\n");
 8005718:	4b05      	ldr	r3, [pc, #20]	; (8005730 <MN_API_DeInit+0x3c>)
 800571a:	2201      	movs	r2, #1
 800571c:	2100      	movs	r1, #0
 800571e:	2002      	movs	r0, #2
 8005720:	f00b fafc 	bl	8010d1c <UTIL_ADV_TRACE_COND_FSend>
  /* USER CODE BEGIN MN_API_DeInit_2 */

  /* USER CODE END MN_API_DeInit_2 */
}
 8005724:	bf00      	nop
 8005726:	bd80      	pop	{r7, pc}
 8005728:	08013608 	.word	0x08013608
 800572c:	20000630 	.word	0x20000630
 8005730:	08012ea0 	.word	0x08012ea0

08005734 <MN_API_StartRx>:

void MN_API_StartRx(void)
{
 8005734:	b580      	push	{r7, lr}
 8005736:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MN_API_StartRx_1 */

  /* USER CODE END MN_API_StartRx_1 */
  RssiReadOnIT_Enable = 0;
 8005738:	4b05      	ldr	r3, [pc, #20]	; (8005750 <MN_API_StartRx+0x1c>)
 800573a:	2200      	movs	r2, #0
 800573c:	701a      	strb	r2, [r3, #0]

  Radio.RxBoosted(0);
 800573e:	4b05      	ldr	r3, [pc, #20]	; (8005754 <MN_API_StartRx+0x20>)
 8005740:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8005742:	2000      	movs	r0, #0
 8005744:	4798      	blx	r3

  RssiReadOnIT_Enable = 1;
 8005746:	4b02      	ldr	r3, [pc, #8]	; (8005750 <MN_API_StartRx+0x1c>)
 8005748:	2201      	movs	r2, #1
 800574a:	701a      	strb	r2, [r3, #0]
  /* USER CODE BEGIN MN_API_StartRx_2 */

  /* USER CODE END MN_API_StartRx_2 */
}
 800574c:	bf00      	nop
 800574e:	bd80      	pop	{r7, pc}
 8005750:	2000005d 	.word	0x2000005d
 8005754:	08013608 	.word	0x08013608

08005758 <MN_API_StopRx>:

void MN_API_StopRx(void)
{
 8005758:	b480      	push	{r7}
 800575a:	af00      	add	r7, sp, #0
  /*no need to stanby xosc, radio will just
    change freq with MN_API_change_frequency*/
  /* USER CODE BEGIN MN_API_StopRx_2 */

  /* USER CODE END MN_API_StopRx_2 */
}
 800575c:	bf00      	nop
 800575e:	46bd      	mov	sp, r7
 8005760:	bc80      	pop	{r7}
 8005762:	4770      	bx	lr

08005764 <MN_API_change_frequency>:

void MN_API_change_frequency(uint32_t frequency)
{
 8005764:	b580      	push	{r7, lr}
 8005766:	b082      	sub	sp, #8
 8005768:	af00      	add	r7, sp, #0
 800576a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN MN_API_change_frequency_1 */

  /* USER CODE END MN_API_change_frequency_1 */
  RssiReadOnIT_Enable = 0;
 800576c:	4b06      	ldr	r3, [pc, #24]	; (8005788 <MN_API_change_frequency+0x24>)
 800576e:	2200      	movs	r2, #0
 8005770:	701a      	strb	r2, [r3, #0]

  Radio.SetChannel(frequency);
 8005772:	4b06      	ldr	r3, [pc, #24]	; (800578c <MN_API_change_frequency+0x28>)
 8005774:	68db      	ldr	r3, [r3, #12]
 8005776:	6878      	ldr	r0, [r7, #4]
 8005778:	4798      	blx	r3

  RssiReadOnIT_Enable = 1;
 800577a:	4b03      	ldr	r3, [pc, #12]	; (8005788 <MN_API_change_frequency+0x24>)
 800577c:	2201      	movs	r2, #1
 800577e:	701a      	strb	r2, [r3, #0]
  /* USER CODE BEGIN MN_API_change_frequency_2 */

  /* USER CODE END MN_API_change_frequency_2 */
}
 8005780:	bf00      	nop
 8005782:	3708      	adds	r7, #8
 8005784:	46bd      	mov	sp, r7
 8005786:	bd80      	pop	{r7, pc}
 8005788:	2000005d 	.word	0x2000005d
 800578c:	08013608 	.word	0x08013608

08005790 <MN_API_Enable16KHzSamplingTimer>:

void MN_API_Enable16KHzSamplingTimer(void)
{
 8005790:	b580      	push	{r7, lr}
 8005792:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MN_API_Enable16KHzSamplingTimer_1 */

  /* USER CODE END MN_API_Enable16KHzSamplingTimer_1 */
  MN_TIM_Start();
 8005794:	f000 f87a 	bl	800588c <MN_TIM_Start>
  /* USER CODE BEGIN MN_API_Enable16KHzSamplingTimer_2 */

  /* USER CODE END MN_API_Enable16KHzSamplingTimer_2 */
}
 8005798:	bf00      	nop
 800579a:	bd80      	pop	{r7, pc}

0800579c <MN_API_Disable16KHzSamplingTimer>:

void MN_API_Disable16KHzSamplingTimer(void)
{
 800579c:	b580      	push	{r7, lr}
 800579e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MN_API_Disable16KHzSamplingTimer_1 */

  /* USER CODE END MN_API_Disable16KHzSamplingTimer_1 */
  MN_TIM_Stop();
 80057a0:	f000 f884 	bl	80058ac <MN_TIM_Stop>
  /* USER CODE BEGIN MN_API_Disable16KHzSamplingTimer_2 */

  /* USER CODE END MN_API_Disable16KHzSamplingTimer_2 */
}
 80057a4:	bf00      	nop
 80057a6:	bd80      	pop	{r7, pc}

080057a8 <MN_API_Pattern_Found>:

void MN_API_Pattern_Found(int32_t window_type, int32_t pattern, int32_t frequency, int32_t best_rssi)
{
 80057a8:	b580      	push	{r7, lr}
 80057aa:	b088      	sub	sp, #32
 80057ac:	af04      	add	r7, sp, #16
 80057ae:	60f8      	str	r0, [r7, #12]
 80057b0:	60b9      	str	r1, [r7, #8]
 80057b2:	607a      	str	r2, [r7, #4]
 80057b4:	603b      	str	r3, [r7, #0]
    BSP_LED_On(LED_BLUE);
    APP_LOG(TS_ON, VLEVEL_H, "Window detected pattern %d on freq %d at %d\n\r", pattern, frequency, best_rssi);
    BSP_LED_Off(LED_BLUE);
  }
#elif defined(MX_BOARD_PSEUDODRIVER)
  if (window_type == 0)
 80057b6:	68fb      	ldr	r3, [r7, #12]
 80057b8:	2b00      	cmp	r3, #0
 80057ba:	d112      	bne.n	80057e2 <MN_API_Pattern_Found+0x3a>
  {
    SYS_LED_On(SYS_LED_BLUE);
 80057bc:	2002      	movs	r0, #2
 80057be:	f7fe f9d9 	bl	8003b74 <SYS_LED_On>
    APP_LOG(TS_ON, VLEVEL_H, "Sweep detected pattern %d on freq %d at %d\n\r", pattern, frequency, best_rssi);
 80057c2:	683b      	ldr	r3, [r7, #0]
 80057c4:	9302      	str	r3, [sp, #8]
 80057c6:	687b      	ldr	r3, [r7, #4]
 80057c8:	9301      	str	r3, [sp, #4]
 80057ca:	68bb      	ldr	r3, [r7, #8]
 80057cc:	9300      	str	r3, [sp, #0]
 80057ce:	4b10      	ldr	r3, [pc, #64]	; (8005810 <MN_API_Pattern_Found+0x68>)
 80057d0:	2201      	movs	r2, #1
 80057d2:	2100      	movs	r1, #0
 80057d4:	2003      	movs	r0, #3
 80057d6:	f00b faa1 	bl	8010d1c <UTIL_ADV_TRACE_COND_FSend>
    SYS_LED_Off(SYS_LED_BLUE);
 80057da:	2002      	movs	r0, #2
 80057dc:	f7fe f9e4 	bl	8003ba8 <SYS_LED_Off>
  }
#endif /* defined(USE_BSP_DRIVER) */
  /* USER CODE BEGIN MN_API_Pattern_Found_2 */

  /* USER CODE END MN_API_Pattern_Found_2 */
}
 80057e0:	e011      	b.n	8005806 <MN_API_Pattern_Found+0x5e>
    SYS_LED_On(SYS_LED_BLUE);
 80057e2:	2002      	movs	r0, #2
 80057e4:	f7fe f9c6 	bl	8003b74 <SYS_LED_On>
    APP_LOG(TS_ON, VLEVEL_H, "Window detected pattern %d on freq %d at %d\n\r", pattern, frequency, best_rssi);
 80057e8:	683b      	ldr	r3, [r7, #0]
 80057ea:	9302      	str	r3, [sp, #8]
 80057ec:	687b      	ldr	r3, [r7, #4]
 80057ee:	9301      	str	r3, [sp, #4]
 80057f0:	68bb      	ldr	r3, [r7, #8]
 80057f2:	9300      	str	r3, [sp, #0]
 80057f4:	4b07      	ldr	r3, [pc, #28]	; (8005814 <MN_API_Pattern_Found+0x6c>)
 80057f6:	2201      	movs	r2, #1
 80057f8:	2100      	movs	r1, #0
 80057fa:	2003      	movs	r0, #3
 80057fc:	f00b fa8e 	bl	8010d1c <UTIL_ADV_TRACE_COND_FSend>
    SYS_LED_Off(SYS_LED_BLUE);
 8005800:	2002      	movs	r0, #2
 8005802:	f7fe f9d1 	bl	8003ba8 <SYS_LED_Off>
}
 8005806:	bf00      	nop
 8005808:	3710      	adds	r7, #16
 800580a:	46bd      	mov	sp, r7
 800580c:	bd80      	pop	{r7, pc}
 800580e:	bf00      	nop
 8005810:	08012eac 	.word	0x08012eac
 8005814:	08012edc 	.word	0x08012edc

08005818 <MN_API_TimerSart>:

void MN_API_TimerSart(uint32_t timer_value_ms, void (*TimeoutHandle)(void *Argument))
{
 8005818:	b580      	push	{r7, lr}
 800581a:	b084      	sub	sp, #16
 800581c:	af02      	add	r7, sp, #8
 800581e:	6078      	str	r0, [r7, #4]
 8005820:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN MN_API_TimerSart_1 */

  /* USER CODE END MN_API_TimerSart_1 */
  APP_LOG(TS_ON, VLEVEL_H, "MONARCH_TIM_START: %d ms\n\r", timer_value_ms);
 8005822:	687b      	ldr	r3, [r7, #4]
 8005824:	9300      	str	r3, [sp, #0]
 8005826:	4b0e      	ldr	r3, [pc, #56]	; (8005860 <MN_API_TimerSart+0x48>)
 8005828:	2201      	movs	r2, #1
 800582a:	2100      	movs	r1, #0
 800582c:	2003      	movs	r0, #3
 800582e:	f00b fa75 	bl	8010d1c <UTIL_ADV_TRACE_COND_FSend>
  UTIL_TIMER_Create(&Monarch_TimerTimeout, 0xFFFFFFFFU, UTIL_TIMER_ONESHOT, TimeoutHandle, NULL);
 8005832:	2300      	movs	r3, #0
 8005834:	9300      	str	r3, [sp, #0]
 8005836:	683b      	ldr	r3, [r7, #0]
 8005838:	2200      	movs	r2, #0
 800583a:	f04f 31ff 	mov.w	r1, #4294967295
 800583e:	4809      	ldr	r0, [pc, #36]	; (8005864 <MN_API_TimerSart+0x4c>)
 8005840:	f00c f826 	bl	8011890 <UTIL_TIMER_Create>
  UTIL_TIMER_Stop(&Monarch_TimerTimeout);
 8005844:	4807      	ldr	r0, [pc, #28]	; (8005864 <MN_API_TimerSart+0x4c>)
 8005846:	f00c f8c5 	bl	80119d4 <UTIL_TIMER_Stop>
  UTIL_TIMER_SetPeriod(&Monarch_TimerTimeout, timer_value_ms);
 800584a:	6879      	ldr	r1, [r7, #4]
 800584c:	4805      	ldr	r0, [pc, #20]	; (8005864 <MN_API_TimerSart+0x4c>)
 800584e:	f00c f931 	bl	8011ab4 <UTIL_TIMER_SetPeriod>
  UTIL_TIMER_Start(&Monarch_TimerTimeout);
 8005852:	4804      	ldr	r0, [pc, #16]	; (8005864 <MN_API_TimerSart+0x4c>)
 8005854:	f00c f852 	bl	80118fc <UTIL_TIMER_Start>
  /* USER CODE BEGIN MN_API_TimerSart_2 */

  /* USER CODE END MN_API_TimerSart_2 */
}
 8005858:	bf00      	nop
 800585a:	3708      	adds	r7, #8
 800585c:	46bd      	mov	sp, r7
 800585e:	bd80      	pop	{r7, pc}
 8005860:	08012f0c 	.word	0x08012f0c
 8005864:	20000634 	.word	0x20000634

08005868 <MN_API_TimerStop>:

void MN_API_TimerStop(void)
{
 8005868:	b580      	push	{r7, lr}
 800586a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MN_API_TimerStop_1 */

  /* USER CODE END MN_API_TimerStop_1 */
  UTIL_TIMER_Stop(&Monarch_TimerTimeout);
 800586c:	4805      	ldr	r0, [pc, #20]	; (8005884 <MN_API_TimerStop+0x1c>)
 800586e:	f00c f8b1 	bl	80119d4 <UTIL_TIMER_Stop>

  APP_LOG(TS_ON, VLEVEL_H, "MONARCH_TIM_STOP\n\r");
 8005872:	4b05      	ldr	r3, [pc, #20]	; (8005888 <MN_API_TimerStop+0x20>)
 8005874:	2201      	movs	r2, #1
 8005876:	2100      	movs	r1, #0
 8005878:	2003      	movs	r0, #3
 800587a:	f00b fa4f 	bl	8010d1c <UTIL_ADV_TRACE_COND_FSend>
  /* USER CODE BEGIN MN_API_TimerStop_2 */

  /* USER CODE END MN_API_TimerStop_2 */
}
 800587e:	bf00      	nop
 8005880:	bd80      	pop	{r7, pc}
 8005882:	bf00      	nop
 8005884:	20000634 	.word	0x20000634
 8005888:	08012f28 	.word	0x08012f28

0800588c <MN_TIM_Start>:

/* USER CODE END EF */

/* Private Functions Definition -----------------------------------------------*/
static void MN_TIM_Start(void)
{
 800588c:	b580      	push	{r7, lr}
 800588e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MN_TIM_Start_1 */

  /* USER CODE END MN_TIM_Start_1 */
  if (HAL_LPTIM_PWM_Start_IT(&hlptim1, LPTIM_PERIOD - 1, LPTIM_PULSE) != HAL_OK)
 8005890:	2200      	movs	r2, #0
 8005892:	2101      	movs	r1, #1
 8005894:	4804      	ldr	r0, [pc, #16]	; (80058a8 <MN_TIM_Start+0x1c>)
 8005896:	f003 f93d 	bl	8008b14 <HAL_LPTIM_PWM_Start_IT>
 800589a:	4603      	mov	r3, r0
 800589c:	2b00      	cmp	r3, #0
 800589e:	d001      	beq.n	80058a4 <MN_TIM_Start+0x18>
  {
    Error_Handler();
 80058a0:	f7fe fbf8 	bl	8004094 <Error_Handler>
  }
  /* USER CODE BEGIN MN_TIM_Start_2 */

  /* USER CODE END MN_TIM_Start_2 */
}
 80058a4:	bf00      	nop
 80058a6:	bd80      	pop	{r7, pc}
 80058a8:	20000cdc 	.word	0x20000cdc

080058ac <MN_TIM_Stop>:

static void MN_TIM_Stop(void)
{
 80058ac:	b580      	push	{r7, lr}
 80058ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MN_TIM_Stop_1 */

  /* USER CODE END MN_TIM_Stop_1 */
  /* stop the timer */
  if (HAL_LPTIM_PWM_Stop_IT(&hlptim1) != HAL_OK)
 80058b0:	4804      	ldr	r0, [pc, #16]	; (80058c4 <MN_TIM_Stop+0x18>)
 80058b2:	f003 f9cd 	bl	8008c50 <HAL_LPTIM_PWM_Stop_IT>
 80058b6:	4603      	mov	r3, r0
 80058b8:	2b00      	cmp	r3, #0
 80058ba:	d001      	beq.n	80058c0 <MN_TIM_Stop+0x14>
  {
    Error_Handler();
 80058bc:	f7fe fbea 	bl	8004094 <Error_Handler>
  }
  /* USER CODE BEGIN MN_TIM_Stop_2 */

  /* USER CODE END MN_TIM_Stop_2 */
}
 80058c0:	bf00      	nop
 80058c2:	bd80      	pop	{r7, pc}
 80058c4:	20000cdc 	.word	0x20000cdc

080058c8 <HAL_LPTIM_AutoReloadMatchCallback>:

/*16kHz timer timeout call back*/
/* Here and pass the bit/rssi as parma for monarch processing*/
void HAL_LPTIM_AutoReloadMatchCallback(LPTIM_HandleTypeDef *hlptim)
{
 80058c8:	b580      	push	{r7, lr}
 80058ca:	b084      	sub	sp, #16
 80058cc:	af00      	add	r7, sp, #0
 80058ce:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_LPTIM_AutoReloadMatchCallback_1 */

  /* USER CODE END HAL_LPTIM_AutoReloadMatchCallback_1 */
  int16_t rssi = RADIO_NOISE_LEVEL;
 80058d0:	f64f 737e 	movw	r3, #65406	; 0xff7e
 80058d4:	81fb      	strh	r3, [r7, #14]

  DBG_GPIO_SET_LINE(GPIOB, GPIO_PIN_12);
 80058d6:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80058da:	480e      	ldr	r0, [pc, #56]	; (8005914 <HAL_LPTIM_AutoReloadMatchCallback+0x4c>)
 80058dc:	f7ff fec2 	bl	8005664 <LL_GPIO_SetOutputPin>
  /*read rssi*/
  if (RssiReadOnIT_Enable == 1)
 80058e0:	4b0d      	ldr	r3, [pc, #52]	; (8005918 <HAL_LPTIM_AutoReloadMatchCallback+0x50>)
 80058e2:	781b      	ldrb	r3, [r3, #0]
 80058e4:	2b01      	cmp	r3, #1
 80058e6:	d10b      	bne.n	8005900 <HAL_LPTIM_AutoReloadMatchCallback+0x38>
  {
    rssi = Radio.Rssi(MODEM_FSK);
 80058e8:	4b0c      	ldr	r3, [pc, #48]	; (800591c <HAL_LPTIM_AutoReloadMatchCallback+0x54>)
 80058ea:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80058ec:	2000      	movs	r0, #0
 80058ee:	4798      	blx	r3
 80058f0:	4603      	mov	r3, r0
 80058f2:	81fb      	strh	r3, [r7, #14]
      RssiBuffWriteIdx = 0;
    }
    /*run process_MonarchBackGround in background*/
    UTIL_SEQ_SetTask(1 << CFG_SEQ_TASK_MONARCH, CFG_SEQ_Prio_0);
#else
    MN_Timer_CB(rssi);
 80058f4:	4b0a      	ldr	r3, [pc, #40]	; (8005920 <HAL_LPTIM_AutoReloadMatchCallback+0x58>)
 80058f6:	681b      	ldr	r3, [r3, #0]
 80058f8:	f9b7 200e 	ldrsh.w	r2, [r7, #14]
 80058fc:	4610      	mov	r0, r2
 80058fe:	4798      	blx	r3
#endif /* MN_PROCESS_IN_BG==1 */
  }
  DBG_GPIO_RST_LINE(GPIOB, GPIO_PIN_12);
 8005900:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8005904:	4803      	ldr	r0, [pc, #12]	; (8005914 <HAL_LPTIM_AutoReloadMatchCallback+0x4c>)
 8005906:	f7ff feba 	bl	800567e <LL_GPIO_ResetOutputPin>
  /* USER CODE BEGIN HAL_LPTIM_AutoReloadMatchCallback_2 */

  /* USER CODE END HAL_LPTIM_AutoReloadMatchCallback_2 */
}
 800590a:	bf00      	nop
 800590c:	3710      	adds	r7, #16
 800590e:	46bd      	mov	sp, r7
 8005910:	bd80      	pop	{r7, pc}
 8005912:	bf00      	nop
 8005914:	48000400 	.word	0x48000400
 8005918:	2000005d 	.word	0x2000005d
 800591c:	08013608 	.word	0x08013608
 8005920:	2000064c 	.word	0x2000064c

08005924 <LL_AHB2_GRP1_EnableClock>:
{
 8005924:	b480      	push	{r7}
 8005926:	b085      	sub	sp, #20
 8005928:	af00      	add	r7, sp, #0
 800592a:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB2ENR, Periphs);
 800592c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005930:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8005932:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8005936:	687b      	ldr	r3, [r7, #4]
 8005938:	4313      	orrs	r3, r2
 800593a:	64cb      	str	r3, [r1, #76]	; 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 800593c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005940:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8005942:	687b      	ldr	r3, [r7, #4]
 8005944:	4013      	ands	r3, r2
 8005946:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8005948:	68fb      	ldr	r3, [r7, #12]
}
 800594a:	bf00      	nop
 800594c:	3714      	adds	r7, #20
 800594e:	46bd      	mov	sp, r7
 8005950:	bc80      	pop	{r7}
 8005952:	4770      	bx	lr

08005954 <RBI_Init>:

/* USER CODE END PFP */

/* Exported functions --------------------------------------------------------*/
int32_t RBI_Init(void)
{
 8005954:	b580      	push	{r7, lr}
 8005956:	b086      	sub	sp, #24
 8005958:	af00      	add	r7, sp, #0
  /* and define USE_BSP_DRIVER in the preprocessor definitions  or in platform.h */
  return BSP_RADIO_Init();
#elif defined(MX_NUCLEO_WL55JC1)
  /* should be calling BSP_RADIO_Init() but not supported by MX*/

  GPIO_InitTypeDef  gpio_init_structure = {0};
 800595a:	1d3b      	adds	r3, r7, #4
 800595c:	2200      	movs	r2, #0
 800595e:	601a      	str	r2, [r3, #0]
 8005960:	605a      	str	r2, [r3, #4]
 8005962:	609a      	str	r2, [r3, #8]
 8005964:	60da      	str	r2, [r3, #12]
 8005966:	611a      	str	r2, [r3, #16]

  /* Enable the Radio Switch Clock */
  RF_SW_CTRL3_GPIO_CLK_ENABLE();
 8005968:	2004      	movs	r0, #4
 800596a:	f7ff ffdb 	bl	8005924 <LL_AHB2_GRP1_EnableClock>

  /* Configure the Radio Switch pin */
  gpio_init_structure.Pin   = RF_SW_CTRL1_PIN;
 800596e:	2310      	movs	r3, #16
 8005970:	607b      	str	r3, [r7, #4]
  gpio_init_structure.Mode  = GPIO_MODE_OUTPUT_PP;
 8005972:	2301      	movs	r3, #1
 8005974:	60bb      	str	r3, [r7, #8]
  gpio_init_structure.Pull  = GPIO_NOPULL;
 8005976:	2300      	movs	r3, #0
 8005978:	60fb      	str	r3, [r7, #12]
  gpio_init_structure.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800597a:	2303      	movs	r3, #3
 800597c:	613b      	str	r3, [r7, #16]

  HAL_GPIO_Init(RF_SW_CTRL1_GPIO_PORT, &gpio_init_structure);
 800597e:	1d3b      	adds	r3, r7, #4
 8005980:	4619      	mov	r1, r3
 8005982:	4812      	ldr	r0, [pc, #72]	; (80059cc <RBI_Init+0x78>)
 8005984:	f002 fd16 	bl	80083b4 <HAL_GPIO_Init>

  gpio_init_structure.Pin = RF_SW_CTRL2_PIN;
 8005988:	2320      	movs	r3, #32
 800598a:	607b      	str	r3, [r7, #4]
  HAL_GPIO_Init(RF_SW_CTRL2_GPIO_PORT, &gpio_init_structure);
 800598c:	1d3b      	adds	r3, r7, #4
 800598e:	4619      	mov	r1, r3
 8005990:	480e      	ldr	r0, [pc, #56]	; (80059cc <RBI_Init+0x78>)
 8005992:	f002 fd0f 	bl	80083b4 <HAL_GPIO_Init>

  gpio_init_structure.Pin = RF_SW_CTRL3_PIN;
 8005996:	2308      	movs	r3, #8
 8005998:	607b      	str	r3, [r7, #4]
  HAL_GPIO_Init(RF_SW_CTRL3_GPIO_PORT, &gpio_init_structure);
 800599a:	1d3b      	adds	r3, r7, #4
 800599c:	4619      	mov	r1, r3
 800599e:	480b      	ldr	r0, [pc, #44]	; (80059cc <RBI_Init+0x78>)
 80059a0:	f002 fd08 	bl	80083b4 <HAL_GPIO_Init>

  HAL_GPIO_WritePin(RF_SW_CTRL2_GPIO_PORT, RF_SW_CTRL2_PIN, GPIO_PIN_RESET);
 80059a4:	2200      	movs	r2, #0
 80059a6:	2120      	movs	r1, #32
 80059a8:	4808      	ldr	r0, [pc, #32]	; (80059cc <RBI_Init+0x78>)
 80059aa:	f002 ff2d 	bl	8008808 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(RF_SW_CTRL1_GPIO_PORT, RF_SW_CTRL1_PIN, GPIO_PIN_RESET);
 80059ae:	2200      	movs	r2, #0
 80059b0:	2110      	movs	r1, #16
 80059b2:	4806      	ldr	r0, [pc, #24]	; (80059cc <RBI_Init+0x78>)
 80059b4:	f002 ff28 	bl	8008808 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(RF_SW_CTRL3_GPIO_PORT, RF_SW_CTRL3_PIN, GPIO_PIN_RESET);
 80059b8:	2200      	movs	r2, #0
 80059ba:	2108      	movs	r1, #8
 80059bc:	4803      	ldr	r0, [pc, #12]	; (80059cc <RBI_Init+0x78>)
 80059be:	f002 ff23 	bl	8008808 <HAL_GPIO_WritePin>

  return 0;
 80059c2:	2300      	movs	r3, #0
  /* USER CODE END RBI_Init_2 */
#endif  /* USE_BSP_DRIVER  || MX_NUCLEO_WL55JC1  */
  /* USER CODE BEGIN RBI_Init_3 */

  /* USER CODE END RBI_Init_3 */
}
 80059c4:	4618      	mov	r0, r3
 80059c6:	3718      	adds	r7, #24
 80059c8:	46bd      	mov	sp, r7
 80059ca:	bd80      	pop	{r7, pc}
 80059cc:	48000800 	.word	0x48000800

080059d0 <RBI_ConfigRFSwitch>:

  /* USER CODE END RBI_DeInit_3 */
}

int32_t RBI_ConfigRFSwitch(RBI_Switch_TypeDef Config)
{
 80059d0:	b580      	push	{r7, lr}
 80059d2:	b082      	sub	sp, #8
 80059d4:	af00      	add	r7, sp, #0
 80059d6:	4603      	mov	r3, r0
 80059d8:	71fb      	strb	r3, [r7, #7]
  /* code generated by MX does not support BSP */
  /* In order to use BSP driver, add the correspondent files in the IDE workspace */
  /* and define USE_BSP_DRIVER in the preprocessor definitions  or in platform.h */
  return BSP_RADIO_ConfigRFSwitch((BSP_RADIO_Switch_TypeDef) Config);
#elif defined(MX_NUCLEO_WL55JC1)
  switch (Config)
 80059da:	79fb      	ldrb	r3, [r7, #7]
 80059dc:	2b03      	cmp	r3, #3
 80059de:	d84b      	bhi.n	8005a78 <RBI_ConfigRFSwitch+0xa8>
 80059e0:	a201      	add	r2, pc, #4	; (adr r2, 80059e8 <RBI_ConfigRFSwitch+0x18>)
 80059e2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80059e6:	bf00      	nop
 80059e8:	080059f9 	.word	0x080059f9
 80059ec:	08005a19 	.word	0x08005a19
 80059f0:	08005a39 	.word	0x08005a39
 80059f4:	08005a59 	.word	0x08005a59
  {
    case RBI_SWITCH_OFF:
    {
      /* Turn off switch */
      HAL_GPIO_WritePin(RF_SW_CTRL3_GPIO_PORT, RF_SW_CTRL3_PIN, GPIO_PIN_RESET);
 80059f8:	2200      	movs	r2, #0
 80059fa:	2108      	movs	r1, #8
 80059fc:	4821      	ldr	r0, [pc, #132]	; (8005a84 <RBI_ConfigRFSwitch+0xb4>)
 80059fe:	f002 ff03 	bl	8008808 <HAL_GPIO_WritePin>
      HAL_GPIO_WritePin(RF_SW_CTRL1_GPIO_PORT, RF_SW_CTRL1_PIN, GPIO_PIN_RESET);
 8005a02:	2200      	movs	r2, #0
 8005a04:	2110      	movs	r1, #16
 8005a06:	481f      	ldr	r0, [pc, #124]	; (8005a84 <RBI_ConfigRFSwitch+0xb4>)
 8005a08:	f002 fefe 	bl	8008808 <HAL_GPIO_WritePin>
      HAL_GPIO_WritePin(RF_SW_CTRL2_GPIO_PORT, RF_SW_CTRL2_PIN, GPIO_PIN_RESET);
 8005a0c:	2200      	movs	r2, #0
 8005a0e:	2120      	movs	r1, #32
 8005a10:	481c      	ldr	r0, [pc, #112]	; (8005a84 <RBI_ConfigRFSwitch+0xb4>)
 8005a12:	f002 fef9 	bl	8008808 <HAL_GPIO_WritePin>
      break;
 8005a16:	e030      	b.n	8005a7a <RBI_ConfigRFSwitch+0xaa>
    }
    case RBI_SWITCH_RX:
    {
      /*Turns On in Rx Mode the RF Switch */
      HAL_GPIO_WritePin(RF_SW_CTRL3_GPIO_PORT, RF_SW_CTRL3_PIN, GPIO_PIN_SET);
 8005a18:	2201      	movs	r2, #1
 8005a1a:	2108      	movs	r1, #8
 8005a1c:	4819      	ldr	r0, [pc, #100]	; (8005a84 <RBI_ConfigRFSwitch+0xb4>)
 8005a1e:	f002 fef3 	bl	8008808 <HAL_GPIO_WritePin>
      HAL_GPIO_WritePin(RF_SW_CTRL1_GPIO_PORT, RF_SW_CTRL1_PIN, GPIO_PIN_SET);
 8005a22:	2201      	movs	r2, #1
 8005a24:	2110      	movs	r1, #16
 8005a26:	4817      	ldr	r0, [pc, #92]	; (8005a84 <RBI_ConfigRFSwitch+0xb4>)
 8005a28:	f002 feee 	bl	8008808 <HAL_GPIO_WritePin>
      HAL_GPIO_WritePin(RF_SW_CTRL2_GPIO_PORT, RF_SW_CTRL2_PIN, GPIO_PIN_RESET);
 8005a2c:	2200      	movs	r2, #0
 8005a2e:	2120      	movs	r1, #32
 8005a30:	4814      	ldr	r0, [pc, #80]	; (8005a84 <RBI_ConfigRFSwitch+0xb4>)
 8005a32:	f002 fee9 	bl	8008808 <HAL_GPIO_WritePin>
      break;
 8005a36:	e020      	b.n	8005a7a <RBI_ConfigRFSwitch+0xaa>
    }
    case RBI_SWITCH_RFO_LP:
    {
      /*Turns On in Tx Low Power the RF Switch */
      HAL_GPIO_WritePin(RF_SW_CTRL3_GPIO_PORT, RF_SW_CTRL3_PIN, GPIO_PIN_SET);
 8005a38:	2201      	movs	r2, #1
 8005a3a:	2108      	movs	r1, #8
 8005a3c:	4811      	ldr	r0, [pc, #68]	; (8005a84 <RBI_ConfigRFSwitch+0xb4>)
 8005a3e:	f002 fee3 	bl	8008808 <HAL_GPIO_WritePin>
      HAL_GPIO_WritePin(RF_SW_CTRL1_GPIO_PORT, RF_SW_CTRL1_PIN, GPIO_PIN_SET);
 8005a42:	2201      	movs	r2, #1
 8005a44:	2110      	movs	r1, #16
 8005a46:	480f      	ldr	r0, [pc, #60]	; (8005a84 <RBI_ConfigRFSwitch+0xb4>)
 8005a48:	f002 fede 	bl	8008808 <HAL_GPIO_WritePin>
      HAL_GPIO_WritePin(RF_SW_CTRL2_GPIO_PORT, RF_SW_CTRL2_PIN, GPIO_PIN_SET);
 8005a4c:	2201      	movs	r2, #1
 8005a4e:	2120      	movs	r1, #32
 8005a50:	480c      	ldr	r0, [pc, #48]	; (8005a84 <RBI_ConfigRFSwitch+0xb4>)
 8005a52:	f002 fed9 	bl	8008808 <HAL_GPIO_WritePin>
      break;
 8005a56:	e010      	b.n	8005a7a <RBI_ConfigRFSwitch+0xaa>
    }
    case RBI_SWITCH_RFO_HP:
    {
      /*Turns On in Tx High Power the RF Switch */
      HAL_GPIO_WritePin(RF_SW_CTRL3_GPIO_PORT, RF_SW_CTRL3_PIN, GPIO_PIN_SET);
 8005a58:	2201      	movs	r2, #1
 8005a5a:	2108      	movs	r1, #8
 8005a5c:	4809      	ldr	r0, [pc, #36]	; (8005a84 <RBI_ConfigRFSwitch+0xb4>)
 8005a5e:	f002 fed3 	bl	8008808 <HAL_GPIO_WritePin>
      HAL_GPIO_WritePin(RF_SW_CTRL1_GPIO_PORT, RF_SW_CTRL1_PIN, GPIO_PIN_RESET);
 8005a62:	2200      	movs	r2, #0
 8005a64:	2110      	movs	r1, #16
 8005a66:	4807      	ldr	r0, [pc, #28]	; (8005a84 <RBI_ConfigRFSwitch+0xb4>)
 8005a68:	f002 fece 	bl	8008808 <HAL_GPIO_WritePin>
      HAL_GPIO_WritePin(RF_SW_CTRL2_GPIO_PORT, RF_SW_CTRL2_PIN, GPIO_PIN_SET);
 8005a6c:	2201      	movs	r2, #1
 8005a6e:	2120      	movs	r1, #32
 8005a70:	4804      	ldr	r0, [pc, #16]	; (8005a84 <RBI_ConfigRFSwitch+0xb4>)
 8005a72:	f002 fec9 	bl	8008808 <HAL_GPIO_WritePin>
      break;
 8005a76:	e000      	b.n	8005a7a <RBI_ConfigRFSwitch+0xaa>
    }
    default:
      break;
 8005a78:	bf00      	nop
  }

  return 0;
 8005a7a:	2300      	movs	r3, #0
  /* USER CODE END RBI_ConfigRFSwitch_2 */
#endif  /* USE_BSP_DRIVER  || MX_NUCLEO_WL55JC1 */
  /* USER CODE BEGIN RBI_ConfigRFSwitch_3 */

  /* USER CODE END RBI_ConfigRFSwitch_3 */
}
 8005a7c:	4618      	mov	r0, r3
 8005a7e:	3708      	adds	r7, #8
 8005a80:	46bd      	mov	sp, r7
 8005a82:	bd80      	pop	{r7, pc}
 8005a84:	48000800 	.word	0x48000800

08005a88 <RBI_GetTxConfig>:

int32_t RBI_GetTxConfig(void)
{
 8005a88:	b480      	push	{r7}
 8005a8a:	af00      	add	r7, sp, #0
  /* In order to use BSP driver, add the correspondent files in the IDE workspace */
  /* and define USE_BSP_DRIVER in the preprocessor definitions  or in platform.h */
  return BSP_RADIO_GetTxConfig();

#elif defined(MX_NUCLEO_WL55JC1)
  return RBI_CONF_RFO;
 8005a8c:	2300      	movs	r3, #0
  /* USER CODE END RBI_GetTxConfig_2 */
#endif  /* USE_BSP_DRIVER  || MX_NUCLEO_WL55JC1 */
  /* USER CODE BEGIN RBI_GetTxConfig_3 */

  /* USER CODE END RBI_GetTxConfig_3 */
}
 8005a8e:	4618      	mov	r0, r3
 8005a90:	46bd      	mov	sp, r7
 8005a92:	bc80      	pop	{r7}
 8005a94:	4770      	bx	lr

08005a96 <RBI_GetWakeUpTime>:

int32_t RBI_GetWakeUpTime(void)
{
 8005a96:	b480      	push	{r7}
 8005a98:	af00      	add	r7, sp, #0
  /* In order to use BSP driver, add the correspondent files in the IDE workspace */
  /* and define USE_BSP_DRIVER in the preprocessor definitions  or in platform.h */
  return  BSP_RADIO_GetWakeUpTime();

#elif defined(MX_NUCLEO_WL55JC1)
  return RF_WAKEUP_TIME;
 8005a9a:	2396      	movs	r3, #150	; 0x96
  /* USER CODE END RBI_GetWakeUpTime_2 */
#endif  /* USE_BSP_DRIVER  || MX_NUCLEO_WL55JC1 */
  /* USER CODE BEGIN RBI_GetWakeUpTime_3 */

  /* USER CODE END RBI_GetWakeUpTime_3 */
}
 8005a9c:	4618      	mov	r0, r3
 8005a9e:	46bd      	mov	sp, r7
 8005aa0:	bc80      	pop	{r7}
 8005aa2:	4770      	bx	lr

08005aa4 <RBI_IsTCXO>:

int32_t RBI_IsTCXO(void)
{
 8005aa4:	b480      	push	{r7}
 8005aa6:	af00      	add	r7, sp, #0
  /* In order to use BSP driver, add the correspondent files in the IDE workspace */
  /* and define USE_BSP_DRIVER in the preprocessor definitions  or in platform.h */
  return BSP_RADIO_IsTCXO();

#elif defined(MX_NUCLEO_WL55JC1)
  return IS_TCXO_SUPPORTED;
 8005aa8:	2301      	movs	r3, #1
  /* USER CODE END RBI_IsTCXO_2 */
#endif  /* USE_BSP_DRIVER   || MX_NUCLEO_WL55JC1 */
  /* USER CODE BEGIN RBI_IsTCXO_3 */

  /* USER CODE END RBI_IsTCXO_3 */
}
 8005aaa:	4618      	mov	r0, r3
 8005aac:	46bd      	mov	sp, r7
 8005aae:	bc80      	pop	{r7}
 8005ab0:	4770      	bx	lr

08005ab2 <RBI_IsDCDC>:

int32_t RBI_IsDCDC(void)
{
 8005ab2:	b480      	push	{r7}
 8005ab4:	af00      	add	r7, sp, #0
  /* In order to use BSP driver, add the correspondent files in the IDE workspace */
  /* and define USE_BSP_DRIVER in the preprocessor definitions  or in platform.h */
  return BSP_RADIO_IsDCDC();

#elif defined(MX_NUCLEO_WL55JC1)
  return IS_DCDC_SUPPORTED;
 8005ab6:	2301      	movs	r3, #1
  /* USER CODE END RBI_IsDCDC_2 */
#endif  /* USE_BSP_DRIVER   || MX_NUCLEO_WL55JC1 */
  /* USER CODE BEGIN RBI_IsDCDC_3 */

  /* USER CODE END RBI_IsDCDC_3 */
}
 8005ab8:	4618      	mov	r0, r3
 8005aba:	46bd      	mov	sp, r7
 8005abc:	bc80      	pop	{r7}
 8005abe:	4770      	bx	lr

08005ac0 <RF_API_init>:

/* USER CODE END PFP */

/* Exported functions --------------------------------------------------------*/
sfx_u8 RF_API_init(sfx_rf_mode_t rf_mode)
{
 8005ac0:	b590      	push	{r4, r7, lr}
 8005ac2:	b08d      	sub	sp, #52	; 0x34
 8005ac4:	af0a      	add	r7, sp, #40	; 0x28
 8005ac6:	4603      	mov	r3, r0
 8005ac8:	71fb      	strb	r3, [r7, #7]
  /* PSEUDO code */
  /* ------------------------------------------------------ */
  /* Put here all RF initialization concerning the RC IC you are using. */
  /* this function is dependent of SPI driver or equivalent. */

  switch (rf_mode)
 8005aca:	79fb      	ldrb	r3, [r7, #7]
 8005acc:	2b04      	cmp	r3, #4
 8005ace:	f200 80a6 	bhi.w	8005c1e <RF_API_init+0x15e>
 8005ad2:	a201      	add	r2, pc, #4	; (adr r2, 8005ad8 <RF_API_init+0x18>)
 8005ad4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005ad8:	08005aed 	.word	0x08005aed
 8005adc:	08005afb 	.word	0x08005afb
 8005ae0:	08005b45 	.word	0x08005b45
 8005ae4:	08005b8d 	.word	0x08005b8d
 8005ae8:	08005bd5 	.word	0x08005bd5
  {
    case SFX_RF_MODE_TX:
    {
      APP_LOG(TS_ON, VLEVEL_M, "RF_API_init in TX\n\r");
 8005aec:	4b4f      	ldr	r3, [pc, #316]	; (8005c2c <RF_API_init+0x16c>)
 8005aee:	2201      	movs	r2, #1
 8005af0:	2100      	movs	r1, #0
 8005af2:	2002      	movs	r0, #2
 8005af4:	f00b f912 	bl	8010d1c <UTIL_ADV_TRACE_COND_FSend>
      /* nothing to do */
      /* set the RF IC in TX mode : this could be DBPSK100 or 600:  this distinction will be done during the RF_API_send */
      /* you can add some code to switch on TCXO or warm up quartz for stabilization : in case of frequency drift issue */
      break;
 8005af8:	e092      	b.n	8005c20 <RF_API_init+0x160>
    }
    case SFX_RF_MODE_RX:
    {
      APP_LOG(TS_ON, VLEVEL_M, "RF_API_init in RX\n\r");
 8005afa:	4b4d      	ldr	r3, [pc, #308]	; (8005c30 <RF_API_init+0x170>)
 8005afc:	2201      	movs	r2, #1
 8005afe:	2100      	movs	r1, #0
 8005b00:	2002      	movs	r0, #2
 8005b02:	f00b f90b 	bl	8010d1c <UTIL_ADV_TRACE_COND_FSend>
      Radio.SetRxConfig(MODEM_SIGFOX_RX, 1600,
 8005b06:	4b4b      	ldr	r3, [pc, #300]	; (8005c34 <RF_API_init+0x174>)
 8005b08:	699c      	ldr	r4, [r3, #24]
 8005b0a:	2301      	movs	r3, #1
 8005b0c:	9309      	str	r3, [sp, #36]	; 0x24
 8005b0e:	2300      	movs	r3, #0
 8005b10:	9308      	str	r3, [sp, #32]
 8005b12:	2300      	movs	r3, #0
 8005b14:	9307      	str	r3, [sp, #28]
 8005b16:	2300      	movs	r3, #0
 8005b18:	9306      	str	r3, [sp, #24]
 8005b1a:	2300      	movs	r3, #0
 8005b1c:	9305      	str	r3, [sp, #20]
 8005b1e:	230f      	movs	r3, #15
 8005b20:	9304      	str	r3, [sp, #16]
 8005b22:	2301      	movs	r3, #1
 8005b24:	9303      	str	r3, [sp, #12]
 8005b26:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8005b2a:	9302      	str	r3, [sp, #8]
 8005b2c:	2302      	movs	r3, #2
 8005b2e:	9301      	str	r3, [sp, #4]
 8005b30:	2300      	movs	r3, #0
 8005b32:	9300      	str	r3, [sp, #0]
 8005b34:	2300      	movs	r3, #0
 8005b36:	f44f 7216 	mov.w	r2, #600	; 0x258
 8005b3a:	f44f 61c8 	mov.w	r1, #1600	; 0x640
 8005b3e:	2004      	movs	r0, #4
 8005b40:	47a0      	blx	r4
                        false, NA, NA,
                        NA, true);
      /* set the RF IC in RX mode : GFSK 600bps is the only mode now */
      /* Enable interrupts on RX fifo */
      /* RF IC must configure the SYNCHRO BIT = 0xAAAAAAAAAA and synchro frame = 0xB227 */
      break;
 8005b42:	e06d      	b.n	8005c20 <RF_API_init+0x160>
    }
    case SFX_RF_MODE_CS200K_RX:
    {
      APP_LOG(TS_ON, VLEVEL_M, "RF_API_init in CS200\n\r");
 8005b44:	4b3c      	ldr	r3, [pc, #240]	; (8005c38 <RF_API_init+0x178>)
 8005b46:	2201      	movs	r2, #1
 8005b48:	2100      	movs	r1, #0
 8005b4a:	2002      	movs	r0, #2
 8005b4c:	f00b f8e6 	bl	8010d1c <UTIL_ADV_TRACE_COND_FSend>

      Radio.SetRxConfig(MODEM_SIGFOX_RX, 200000,
 8005b50:	4b38      	ldr	r3, [pc, #224]	; (8005c34 <RF_API_init+0x174>)
 8005b52:	699c      	ldr	r4, [r3, #24]
 8005b54:	2301      	movs	r3, #1
 8005b56:	9309      	str	r3, [sp, #36]	; 0x24
 8005b58:	2300      	movs	r3, #0
 8005b5a:	9308      	str	r3, [sp, #32]
 8005b5c:	2300      	movs	r3, #0
 8005b5e:	9307      	str	r3, [sp, #28]
 8005b60:	2300      	movs	r3, #0
 8005b62:	9306      	str	r3, [sp, #24]
 8005b64:	2300      	movs	r3, #0
 8005b66:	9305      	str	r3, [sp, #20]
 8005b68:	230f      	movs	r3, #15
 8005b6a:	9304      	str	r3, [sp, #16]
 8005b6c:	2301      	movs	r3, #1
 8005b6e:	9303      	str	r3, [sp, #12]
 8005b70:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8005b74:	9302      	str	r3, [sp, #8]
 8005b76:	2302      	movs	r3, #2
 8005b78:	9301      	str	r3, [sp, #4]
 8005b7a:	2300      	movs	r3, #0
 8005b7c:	9300      	str	r3, [sp, #0]
 8005b7e:	2300      	movs	r3, #0
 8005b80:	f44f 7216 	mov.w	r2, #600	; 0x258
 8005b84:	492d      	ldr	r1, [pc, #180]	; (8005c3c <RF_API_init+0x17c>)
 8005b86:	2004      	movs	r0, #4
 8005b88:	47a0      	blx	r4
                        SFX_MAX_PAYLOAD_LENGTH,
                        false, NA, NA,
                        NA, true);
      /* configure the RF IC into sensing 200KHz bandwidth to be able to read out RSSI level */
      /* RSSI level will outputted during the RF_API_wait_for_clear_channel function */
      break;
 8005b8a:	e049      	b.n	8005c20 <RF_API_init+0x160>
    }
    case SFX_RF_MODE_CS300K_RX:
    {
      APP_LOG(TS_ON, VLEVEL_M, "RF_API_init in CS300\n\r");
 8005b8c:	4b2c      	ldr	r3, [pc, #176]	; (8005c40 <RF_API_init+0x180>)
 8005b8e:	2201      	movs	r2, #1
 8005b90:	2100      	movs	r1, #0
 8005b92:	2002      	movs	r0, #2
 8005b94:	f00b f8c2 	bl	8010d1c <UTIL_ADV_TRACE_COND_FSend>

      Radio.SetRxConfig(MODEM_SIGFOX_RX, 300000,
 8005b98:	4b26      	ldr	r3, [pc, #152]	; (8005c34 <RF_API_init+0x174>)
 8005b9a:	699c      	ldr	r4, [r3, #24]
 8005b9c:	2301      	movs	r3, #1
 8005b9e:	9309      	str	r3, [sp, #36]	; 0x24
 8005ba0:	2300      	movs	r3, #0
 8005ba2:	9308      	str	r3, [sp, #32]
 8005ba4:	2300      	movs	r3, #0
 8005ba6:	9307      	str	r3, [sp, #28]
 8005ba8:	2300      	movs	r3, #0
 8005baa:	9306      	str	r3, [sp, #24]
 8005bac:	2300      	movs	r3, #0
 8005bae:	9305      	str	r3, [sp, #20]
 8005bb0:	230f      	movs	r3, #15
 8005bb2:	9304      	str	r3, [sp, #16]
 8005bb4:	2301      	movs	r3, #1
 8005bb6:	9303      	str	r3, [sp, #12]
 8005bb8:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8005bbc:	9302      	str	r3, [sp, #8]
 8005bbe:	2302      	movs	r3, #2
 8005bc0:	9301      	str	r3, [sp, #4]
 8005bc2:	2300      	movs	r3, #0
 8005bc4:	9300      	str	r3, [sp, #0]
 8005bc6:	2300      	movs	r3, #0
 8005bc8:	f44f 7216 	mov.w	r2, #600	; 0x258
 8005bcc:	491d      	ldr	r1, [pc, #116]	; (8005c44 <RF_API_init+0x184>)
 8005bce:	2004      	movs	r0, #4
 8005bd0:	47a0      	blx	r4
                        false, NA, NA,
                        NA, true);
      /* configure the RF IC into sensing 300KHz bandwidth to be able to read out RSSI level */
      /* This is poosible to make this carrier sense in 2 * 200Kz if you respect the regulation time for listening */
      /* RSSI level will outputted during the RF_API_wait_for_clear_channel function. */
      break;
 8005bd2:	e025      	b.n	8005c20 <RF_API_init+0x160>
    }
    case SFX_RF_MODE_MONARCH:
    {
      APP_LOG(TS_ON, VLEVEL_M, "RF_API_init in MN20\n\r");
 8005bd4:	4b1c      	ldr	r3, [pc, #112]	; (8005c48 <RF_API_init+0x188>)
 8005bd6:	2201      	movs	r2, #1
 8005bd8:	2100      	movs	r1, #0
 8005bda:	2002      	movs	r0, #2
 8005bdc:	f00b f89e 	bl	8010d1c <UTIL_ADV_TRACE_COND_FSend>
      /* APP_LOG(TS_ON, VLEVEL_L,"RxBw=20kHz\n\r"); */
      Radio.SetRxConfig(MODEM_SIGFOX_RX, 20000,
 8005be0:	4b14      	ldr	r3, [pc, #80]	; (8005c34 <RF_API_init+0x174>)
 8005be2:	699c      	ldr	r4, [r3, #24]
 8005be4:	2301      	movs	r3, #1
 8005be6:	9309      	str	r3, [sp, #36]	; 0x24
 8005be8:	2300      	movs	r3, #0
 8005bea:	9308      	str	r3, [sp, #32]
 8005bec:	2300      	movs	r3, #0
 8005bee:	9307      	str	r3, [sp, #28]
 8005bf0:	2300      	movs	r3, #0
 8005bf2:	9306      	str	r3, [sp, #24]
 8005bf4:	2300      	movs	r3, #0
 8005bf6:	9305      	str	r3, [sp, #20]
 8005bf8:	230f      	movs	r3, #15
 8005bfa:	9304      	str	r3, [sp, #16]
 8005bfc:	2301      	movs	r3, #1
 8005bfe:	9303      	str	r3, [sp, #12]
 8005c00:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8005c04:	9302      	str	r3, [sp, #8]
 8005c06:	f641 73ff 	movw	r3, #8191	; 0x1fff
 8005c0a:	9301      	str	r3, [sp, #4]
 8005c0c:	2300      	movs	r3, #0
 8005c0e:	9300      	str	r3, [sp, #0]
 8005c10:	2300      	movs	r3, #0
 8005c12:	2264      	movs	r2, #100	; 0x64
 8005c14:	f644 6120 	movw	r1, #20000	; 0x4e20
 8005c18:	2004      	movs	r0, #4
 8005c1a:	47a0      	blx	r4
                        false, NA, NA,
                        NA, true);
      /* configure the RF IC into sensing 20KHz bandwidth to be able to read out RSSI level */
      /* This is poosible to make this carrier sense in 2 * 200Kz if you respect the regulation time for listening */
      /* RSSI level will outputted during the RF_API_wait_for_clear_channel function. */
      break;
 8005c1c:	e000      	b.n	8005c20 <RF_API_init+0x160>
    }
    default :
      break;
 8005c1e:	bf00      	nop
  }
  return SFX_ERR_NONE;
 8005c20:	2300      	movs	r3, #0
  /* USER CODE BEGIN RF_API_init_2 */

  /* USER CODE END RF_API_init_2 */
}
 8005c22:	4618      	mov	r0, r3
 8005c24:	370c      	adds	r7, #12
 8005c26:	46bd      	mov	sp, r7
 8005c28:	bd90      	pop	{r4, r7, pc}
 8005c2a:	bf00      	nop
 8005c2c:	08012f3c 	.word	0x08012f3c
 8005c30:	08012f50 	.word	0x08012f50
 8005c34:	08013608 	.word	0x08013608
 8005c38:	08012f64 	.word	0x08012f64
 8005c3c:	00030d40 	.word	0x00030d40
 8005c40:	08012f7c 	.word	0x08012f7c
 8005c44:	000493e0 	.word	0x000493e0
 8005c48:	08012f94 	.word	0x08012f94

08005c4c <RF_API_stop>:

sfx_u8 RF_API_stop(void)
{
 8005c4c:	b580      	push	{r7, lr}
 8005c4e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN RF_API_stop_1 */

  /* USER CODE END RF_API_stop_1 */
  APP_LOG(TS_ON, VLEVEL_M, "RF_API_stop\n\r");
 8005c50:	4b05      	ldr	r3, [pc, #20]	; (8005c68 <RF_API_stop+0x1c>)
 8005c52:	2201      	movs	r2, #1
 8005c54:	2100      	movs	r1, #0
 8005c56:	2002      	movs	r0, #2
 8005c58:	f00b f860 	bl	8010d1c <UTIL_ADV_TRACE_COND_FSend>

  Radio.Sleep();
 8005c5c:	4b03      	ldr	r3, [pc, #12]	; (8005c6c <RF_API_stop+0x20>)
 8005c5e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005c60:	4798      	blx	r3
  /* USER CODE BEGIN RF_API_stop_2 */

  /* USER CODE END RF_API_stop_2 */

  return SFX_ERR_NONE;
 8005c62:	2300      	movs	r3, #0
}
 8005c64:	4618      	mov	r0, r3
 8005c66:	bd80      	pop	{r7, pc}
 8005c68:	08012fac 	.word	0x08012fac
 8005c6c:	08013608 	.word	0x08013608

08005c70 <RF_API_send>:

sfx_u8 RF_API_send(sfx_u8 *stream, sfx_modulation_type_t type, sfx_u8 size)
{
 8005c70:	b590      	push	{r4, r7, lr}
 8005c72:	b091      	sub	sp, #68	; 0x44
 8005c74:	af0a      	add	r7, sp, #40	; 0x28
 8005c76:	6078      	str	r0, [r7, #4]
 8005c78:	460b      	mov	r3, r1
 8005c7a:	70fb      	strb	r3, [r7, #3]
 8005c7c:	4613      	mov	r3, r2
 8005c7e:	70bb      	strb	r3, [r7, #2]
  /* USER CODE BEGIN RF_API_send_1 */

  /* USER CODE END RF_API_send_1 */
  sfx_u8 status = SFX_ERR_NONE;
 8005c80:	2300      	movs	r3, #0
 8005c82:	75fb      	strb	r3, [r7, #23]

  uint32_t datarate;

  int8_t power = E2P_Read_Power(E2P_Read_Rc());
 8005c84:	f7fd fb48 	bl	8003318 <E2P_Read_Rc>
 8005c88:	4603      	mov	r3, r0
 8005c8a:	4618      	mov	r0, r3
 8005c8c:	f7fd fae8 	bl	8003260 <E2P_Read_Power>
 8005c90:	4603      	mov	r3, r0
 8005c92:	73fb      	strb	r3, [r7, #15]

  APP_LOG(TS_ON, VLEVEL_M, "TX START:nB=%d\n\r", size);
 8005c94:	78bb      	ldrb	r3, [r7, #2]
 8005c96:	9300      	str	r3, [sp, #0]
 8005c98:	4b2c      	ldr	r3, [pc, #176]	; (8005d4c <RF_API_send+0xdc>)
 8005c9a:	2201      	movs	r2, #1
 8005c9c:	2100      	movs	r1, #0
 8005c9e:	2002      	movs	r0, #2
 8005ca0:	f00b f83c 	bl	8010d1c <UTIL_ADV_TRACE_COND_FSend>

  switch (type)
 8005ca4:	78fb      	ldrb	r3, [r7, #3]
 8005ca6:	2b01      	cmp	r3, #1
 8005ca8:	d002      	beq.n	8005cb0 <RF_API_send+0x40>
 8005caa:	2b02      	cmp	r3, #2
 8005cac:	d003      	beq.n	8005cb6 <RF_API_send+0x46>
 8005cae:	e006      	b.n	8005cbe <RF_API_send+0x4e>
  {
    case SFX_DBPSK_100BPS :
      datarate = SFX_DATARATE_100;
 8005cb0:	2364      	movs	r3, #100	; 0x64
 8005cb2:	613b      	str	r3, [r7, #16]
      break;
 8005cb4:	e006      	b.n	8005cc4 <RF_API_send+0x54>
    case SFX_DBPSK_600BPS :
      datarate = SFX_DATARATE_600;
 8005cb6:	f44f 7316 	mov.w	r3, #600	; 0x258
 8005cba:	613b      	str	r3, [r7, #16]
      break;
 8005cbc:	e002      	b.n	8005cc4 <RF_API_send+0x54>
    default :
      status = RF_ERR_API_SEND;
 8005cbe:	2331      	movs	r3, #49	; 0x31
 8005cc0:	75fb      	strb	r3, [r7, #23]
      break;
 8005cc2:	bf00      	nop
  }

  if (status == SFX_ERR_NONE)
 8005cc4:	7dfb      	ldrb	r3, [r7, #23]
 8005cc6:	2b00      	cmp	r3, #0
 8005cc8:	d135      	bne.n	8005d36 <RF_API_send+0xc6>
  {
    Radio.SetTxConfig(MODEM_SIGFOX_TX, power, NA,
 8005cca:	4b21      	ldr	r3, [pc, #132]	; (8005d50 <RF_API_send+0xe0>)
 8005ccc:	69dc      	ldr	r4, [r3, #28]
 8005cce:	f997 100f 	ldrsb.w	r1, [r7, #15]
 8005cd2:	f640 33b8 	movw	r3, #3000	; 0xbb8
 8005cd6:	9308      	str	r3, [sp, #32]
 8005cd8:	2300      	movs	r3, #0
 8005cda:	9307      	str	r3, [sp, #28]
 8005cdc:	2300      	movs	r3, #0
 8005cde:	9306      	str	r3, [sp, #24]
 8005ce0:	2300      	movs	r3, #0
 8005ce2:	9305      	str	r3, [sp, #20]
 8005ce4:	2300      	movs	r3, #0
 8005ce6:	9304      	str	r3, [sp, #16]
 8005ce8:	2300      	movs	r3, #0
 8005cea:	9303      	str	r3, [sp, #12]
 8005cec:	2300      	movs	r3, #0
 8005cee:	9302      	str	r3, [sp, #8]
 8005cf0:	2300      	movs	r3, #0
 8005cf2:	9301      	str	r3, [sp, #4]
 8005cf4:	693b      	ldr	r3, [r7, #16]
 8005cf6:	9300      	str	r3, [sp, #0]
 8005cf8:	2300      	movs	r3, #0
 8005cfa:	2200      	movs	r2, #0
 8005cfc:	2003      	movs	r0, #3
 8005cfe:	47a0      	blx	r4
                      NA, NA, 3000);

#if defined(USE_BSP_DRIVER)
    BSP_LED_On(LED_BLUE);
#elif defined(MX_BOARD_PSEUDODRIVER)
    SYS_LED_On(SYS_LED_BLUE);
 8005d00:	2002      	movs	r0, #2
 8005d02:	f7fd ff37 	bl	8003b74 <SYS_LED_On>
#endif /* defined(USE_BSP_DRIVER) */

    Radio.Send(stream, size);
 8005d06:	4b12      	ldr	r3, [pc, #72]	; (8005d50 <RF_API_send+0xe0>)
 8005d08:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005d0a:	78ba      	ldrb	r2, [r7, #2]
 8005d0c:	4611      	mov	r1, r2
 8005d0e:	6878      	ldr	r0, [r7, #4]
 8005d10:	4798      	blx	r3

    APP_LOG(TS_ON, VLEVEL_M, "Wait For End of Tx\n\r");
 8005d12:	4b10      	ldr	r3, [pc, #64]	; (8005d54 <RF_API_send+0xe4>)
 8005d14:	2201      	movs	r2, #1
 8005d16:	2100      	movs	r1, #0
 8005d18:	2002      	movs	r0, #2
 8005d1a:	f00a ffff 	bl	8010d1c <UTIL_ADV_TRACE_COND_FSend>

    UTIL_SEQ_WaitEvt(1 << CFG_SEQ_Evt_TxTimeout);
 8005d1e:	2002      	movs	r0, #2
 8005d20:	f00b fca0 	bl	8011664 <UTIL_SEQ_WaitEvt>

    APP_LOG(TS_ON, VLEVEL_M, "End Of Tx\n\r");
 8005d24:	4b0c      	ldr	r3, [pc, #48]	; (8005d58 <RF_API_send+0xe8>)
 8005d26:	2201      	movs	r2, #1
 8005d28:	2100      	movs	r1, #0
 8005d2a:	2002      	movs	r0, #2
 8005d2c:	f00a fff6 	bl	8010d1c <UTIL_ADV_TRACE_COND_FSend>

#if defined(USE_BSP_DRIVER)
    BSP_LED_Off(LED_BLUE);
#elif defined(MX_BOARD_PSEUDODRIVER)
    SYS_LED_Off(SYS_LED_BLUE);
 8005d30:	2002      	movs	r0, #2
 8005d32:	f7fd ff39 	bl	8003ba8 <SYS_LED_Off>
#endif /* defined(USE_BSP_DRIVER) */

  }

  APP_LOG(TS_ON, VLEVEL_M, "TX END\n\r");
 8005d36:	4b09      	ldr	r3, [pc, #36]	; (8005d5c <RF_API_send+0xec>)
 8005d38:	2201      	movs	r2, #1
 8005d3a:	2100      	movs	r1, #0
 8005d3c:	2002      	movs	r0, #2
 8005d3e:	f00a ffed 	bl	8010d1c <UTIL_ADV_TRACE_COND_FSend>

  /* BSP_LED_Off( LED_RED2 ); */
  return status;
 8005d42:	7dfb      	ldrb	r3, [r7, #23]
  /* USER CODE BEGIN RF_API_send_2 */

  /* USER CODE END RF_API_send_2 */
}
 8005d44:	4618      	mov	r0, r3
 8005d46:	371c      	adds	r7, #28
 8005d48:	46bd      	mov	sp, r7
 8005d4a:	bd90      	pop	{r4, r7, pc}
 8005d4c:	08012fbc 	.word	0x08012fbc
 8005d50:	08013608 	.word	0x08013608
 8005d54:	08012fd0 	.word	0x08012fd0
 8005d58:	08012fe8 	.word	0x08012fe8
 8005d5c:	08012ff4 	.word	0x08012ff4

08005d60 <RF_API_start_continuous_transmission>:

sfx_u8 RF_API_start_continuous_transmission(sfx_modulation_type_t type)
{
 8005d60:	b590      	push	{r4, r7, lr}
 8005d62:	b08f      	sub	sp, #60	; 0x3c
 8005d64:	af0a      	add	r7, sp, #40	; 0x28
 8005d66:	4603      	mov	r3, r0
 8005d68:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN RF_API_start_continuous_transmission_1 */

  /* USER CODE END RF_API_start_continuous_transmission_1 */
  sfx_u8 status = SFX_ERR_NONE;
 8005d6a:	2300      	movs	r3, #0
 8005d6c:	73fb      	strb	r3, [r7, #15]

  int8_t power = E2P_Read_Power(E2P_Read_Rc());
 8005d6e:	f7fd fad3 	bl	8003318 <E2P_Read_Rc>
 8005d72:	4603      	mov	r3, r0
 8005d74:	4618      	mov	r0, r3
 8005d76:	f7fd fa73 	bl	8003260 <E2P_Read_Power>
 8005d7a:	4603      	mov	r3, r0
 8005d7c:	73bb      	strb	r3, [r7, #14]

  /* ------------------------------------------------------ */
  /* PSEUDO code */
  /* ------------------------------------------------------ */

  switch (type)
 8005d7e:	79fb      	ldrb	r3, [r7, #7]
 8005d80:	2b01      	cmp	r3, #1
 8005d82:	d00a      	beq.n	8005d9a <RF_API_start_continuous_transmission+0x3a>
 8005d84:	2b02      	cmp	r3, #2
 8005d86:	d027      	beq.n	8005dd8 <RF_API_start_continuous_transmission+0x78>
 8005d88:	2b00      	cmp	r3, #0
 8005d8a:	d145      	bne.n	8005e18 <RF_API_start_continuous_transmission+0xb8>
  {
    case SFX_NO_MODULATION :
      Radio.TxCw(power);
 8005d8c:	4b26      	ldr	r3, [pc, #152]	; (8005e28 <RF_API_start_continuous_transmission+0xc8>)
 8005d8e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005d90:	f997 200e 	ldrsb.w	r2, [r7, #14]
 8005d94:	4610      	mov	r0, r2
 8005d96:	4798      	blx	r3
      break;
 8005d98:	e041      	b.n	8005e1e <RF_API_start_continuous_transmission+0xbe>
    case SFX_DBPSK_100BPS :
      /* Make an infinite DBPSK 100bps modulation on the RF IC at the frequency given by the RF_API_change_frequency() */
      Radio.SetTxConfig(MODEM_SIGFOX_TX, power, NA,
 8005d9a:	4b23      	ldr	r3, [pc, #140]	; (8005e28 <RF_API_start_continuous_transmission+0xc8>)
 8005d9c:	69dc      	ldr	r4, [r3, #28]
 8005d9e:	f997 100e 	ldrsb.w	r1, [r7, #14]
 8005da2:	f640 33b8 	movw	r3, #3000	; 0xbb8
 8005da6:	9308      	str	r3, [sp, #32]
 8005da8:	2300      	movs	r3, #0
 8005daa:	9307      	str	r3, [sp, #28]
 8005dac:	2300      	movs	r3, #0
 8005dae:	9306      	str	r3, [sp, #24]
 8005db0:	2300      	movs	r3, #0
 8005db2:	9305      	str	r3, [sp, #20]
 8005db4:	2300      	movs	r3, #0
 8005db6:	9304      	str	r3, [sp, #16]
 8005db8:	2300      	movs	r3, #0
 8005dba:	9303      	str	r3, [sp, #12]
 8005dbc:	2300      	movs	r3, #0
 8005dbe:	9302      	str	r3, [sp, #8]
 8005dc0:	2300      	movs	r3, #0
 8005dc2:	9301      	str	r3, [sp, #4]
 8005dc4:	2364      	movs	r3, #100	; 0x64
 8005dc6:	9300      	str	r3, [sp, #0]
 8005dc8:	2300      	movs	r3, #0
 8005dca:	2200      	movs	r2, #0
 8005dcc:	2003      	movs	r0, #3
 8005dce:	47a0      	blx	r4
                        NA, SFX_DATARATE_100,
                        NA, NA,
                        NA, NA, NA,
                        NA, NA, 3000);
      Radio.TxPrbs();
 8005dd0:	4b15      	ldr	r3, [pc, #84]	; (8005e28 <RF_API_start_continuous_transmission+0xc8>)
 8005dd2:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8005dd4:	4798      	blx	r3
      break;
 8005dd6:	e022      	b.n	8005e1e <RF_API_start_continuous_transmission+0xbe>
    case SFX_DBPSK_600BPS :
      Radio.SetTxConfig(MODEM_SIGFOX_TX, power, NA,
 8005dd8:	4b13      	ldr	r3, [pc, #76]	; (8005e28 <RF_API_start_continuous_transmission+0xc8>)
 8005dda:	69dc      	ldr	r4, [r3, #28]
 8005ddc:	f997 100e 	ldrsb.w	r1, [r7, #14]
 8005de0:	f640 33b8 	movw	r3, #3000	; 0xbb8
 8005de4:	9308      	str	r3, [sp, #32]
 8005de6:	2300      	movs	r3, #0
 8005de8:	9307      	str	r3, [sp, #28]
 8005dea:	2300      	movs	r3, #0
 8005dec:	9306      	str	r3, [sp, #24]
 8005dee:	2300      	movs	r3, #0
 8005df0:	9305      	str	r3, [sp, #20]
 8005df2:	2300      	movs	r3, #0
 8005df4:	9304      	str	r3, [sp, #16]
 8005df6:	2300      	movs	r3, #0
 8005df8:	9303      	str	r3, [sp, #12]
 8005dfa:	2300      	movs	r3, #0
 8005dfc:	9302      	str	r3, [sp, #8]
 8005dfe:	2300      	movs	r3, #0
 8005e00:	9301      	str	r3, [sp, #4]
 8005e02:	f44f 7316 	mov.w	r3, #600	; 0x258
 8005e06:	9300      	str	r3, [sp, #0]
 8005e08:	2300      	movs	r3, #0
 8005e0a:	2200      	movs	r2, #0
 8005e0c:	2003      	movs	r0, #3
 8005e0e:	47a0      	blx	r4
                        NA, SFX_DATARATE_600,
                        NA, NA,
                        NA, NA, NA,
                        NA, NA, 3000);
      Radio.TxPrbs();
 8005e10:	4b05      	ldr	r3, [pc, #20]	; (8005e28 <RF_API_start_continuous_transmission+0xc8>)
 8005e12:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8005e14:	4798      	blx	r3
      break;
 8005e16:	e002      	b.n	8005e1e <RF_API_start_continuous_transmission+0xbe>
    default :
      status = RF_ERR_API_SEND;
 8005e18:	2331      	movs	r3, #49	; 0x31
 8005e1a:	73fb      	strb	r3, [r7, #15]
      break;
 8005e1c:	bf00      	nop
  }
  return status;
 8005e1e:	7bfb      	ldrb	r3, [r7, #15]
  /* USER CODE BEGIN RF_API_start_continuous_transmission_2 */

  /* USER CODE END RF_API_start_continuous_transmission_2 */
}
 8005e20:	4618      	mov	r0, r3
 8005e22:	3714      	adds	r7, #20
 8005e24:	46bd      	mov	sp, r7
 8005e26:	bd90      	pop	{r4, r7, pc}
 8005e28:	08013608 	.word	0x08013608

08005e2c <RF_API_stop_continuous_transmission>:

sfx_u8 RF_API_stop_continuous_transmission(void)
{
 8005e2c:	b580      	push	{r7, lr}
 8005e2e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN RF_API_stop_continuous_transmission_1 */

  /* USER CODE END RF_API_stop_continuous_transmission_1 */
  APP_LOG(TS_ON, VLEVEL_M, "RF_API_stop\n\r");
 8005e30:	4b05      	ldr	r3, [pc, #20]	; (8005e48 <RF_API_stop_continuous_transmission+0x1c>)
 8005e32:	2201      	movs	r2, #1
 8005e34:	2100      	movs	r1, #0
 8005e36:	2002      	movs	r0, #2
 8005e38:	f00a ff70 	bl	8010d1c <UTIL_ADV_TRACE_COND_FSend>

  Radio.Sleep();
 8005e3c:	4b03      	ldr	r3, [pc, #12]	; (8005e4c <RF_API_stop_continuous_transmission+0x20>)
 8005e3e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005e40:	4798      	blx	r3
  /* USER CODE BEGIN RF_API_stop_continuous_transmission_2 */

  /* USER CODE END RF_API_stop_continuous_transmission_2 */
  return SFX_ERR_NONE;
 8005e42:	2300      	movs	r3, #0
}
 8005e44:	4618      	mov	r0, r3
 8005e46:	bd80      	pop	{r7, pc}
 8005e48:	08012fac 	.word	0x08012fac
 8005e4c:	08013608 	.word	0x08013608

08005e50 <RF_API_change_frequency>:

sfx_u8 RF_API_change_frequency(sfx_u32 frequency)
{
 8005e50:	b580      	push	{r7, lr}
 8005e52:	b084      	sub	sp, #16
 8005e54:	af02      	add	r7, sp, #8
 8005e56:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN RF_API_change_frequency_1 */

  /* USER CODE END RF_API_change_frequency_1 */
  APP_LOG(TS_ON, VLEVEL_M, "RF at Freq %d\n\r", frequency);
 8005e58:	687b      	ldr	r3, [r7, #4]
 8005e5a:	9300      	str	r3, [sp, #0]
 8005e5c:	4b07      	ldr	r3, [pc, #28]	; (8005e7c <RF_API_change_frequency+0x2c>)
 8005e5e:	2201      	movs	r2, #1
 8005e60:	2100      	movs	r1, #0
 8005e62:	2002      	movs	r0, #2
 8005e64:	f00a ff5a 	bl	8010d1c <UTIL_ADV_TRACE_COND_FSend>

  Radio.SetChannel(frequency);
 8005e68:	4b05      	ldr	r3, [pc, #20]	; (8005e80 <RF_API_change_frequency+0x30>)
 8005e6a:	68db      	ldr	r3, [r3, #12]
 8005e6c:	6878      	ldr	r0, [r7, #4]
 8005e6e:	4798      	blx	r3
  /* USER CODE BEGIN RF_API_change_frequency_2 */

  /* USER CODE END RF_API_change_frequency_2 */

  return SFX_ERR_NONE;
 8005e70:	2300      	movs	r3, #0
}
 8005e72:	4618      	mov	r0, r3
 8005e74:	3708      	adds	r7, #8
 8005e76:	46bd      	mov	sp, r7
 8005e78:	bd80      	pop	{r7, pc}
 8005e7a:	bf00      	nop
 8005e7c:	08013000 	.word	0x08013000
 8005e80:	08013608 	.word	0x08013608

08005e84 <RF_API_wait_frame>:

sfx_u8 RF_API_wait_frame(sfx_u8 *frame, sfx_s16 *rssi, sfx_rx_state_enum_t *state)
{
 8005e84:	b580      	push	{r7, lr}
 8005e86:	b086      	sub	sp, #24
 8005e88:	af00      	add	r7, sp, #0
 8005e8a:	60f8      	str	r0, [r7, #12]
 8005e8c:	60b9      	str	r1, [r7, #8]
 8005e8e:	607a      	str	r2, [r7, #4]
  /* USER CODE BEGIN RF_API_wait_frame_1 */

  /* USER CODE END RF_API_wait_frame_1 */
  sfx_error_t status;

  APP_LOG(TS_ON, VLEVEL_M, "RX START\n\r");
 8005e90:	4b16      	ldr	r3, [pc, #88]	; (8005eec <RF_API_wait_frame+0x68>)
 8005e92:	2201      	movs	r2, #1
 8005e94:	2100      	movs	r1, #0
 8005e96:	2002      	movs	r0, #2
 8005e98:	f00a ff40 	bl	8010d1c <UTIL_ADV_TRACE_COND_FSend>

  Radio.RxBoosted(0);
 8005e9c:	4b14      	ldr	r3, [pc, #80]	; (8005ef0 <RF_API_wait_frame+0x6c>)
 8005e9e:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8005ea0:	2000      	movs	r0, #0
 8005ea2:	4798      	blx	r3

  /*save address for callback*/
  RxFrame = frame;
 8005ea4:	4a13      	ldr	r2, [pc, #76]	; (8005ef4 <RF_API_wait_frame+0x70>)
 8005ea6:	68fb      	ldr	r3, [r7, #12]
 8005ea8:	6013      	str	r3, [r2, #0]

  if (sfx_wait_end_of_rx() == 1)
 8005eaa:	f000 f89b 	bl	8005fe4 <sfx_wait_end_of_rx>
 8005eae:	4603      	mov	r3, r0
 8005eb0:	2b01      	cmp	r3, #1
 8005eb2:	d105      	bne.n	8005ec0 <RF_API_wait_frame+0x3c>
            RxFrame[0], RxFrame[1], RxFrame[2], RxFrame[3],
            RxFrame[4], RxFrame[5], RxFrame[6], RxFrame[7],
            RxFrame[8], RxFrame[9], RxFrame[10], RxFrame[11],
            RxFrame[12], RxFrame[13], RxFrame[14], RxFrame[15]);
#endif /* 0 */
    status = SFX_ERR_NONE;
 8005eb4:	2300      	movs	r3, #0
 8005eb6:	82fb      	strh	r3, [r7, #22]
    *state = DL_PASSED;
 8005eb8:	687b      	ldr	r3, [r7, #4]
 8005eba:	2201      	movs	r2, #1
 8005ebc:	701a      	strb	r2, [r3, #0]
 8005ebe:	e004      	b.n	8005eca <RF_API_wait_frame+0x46>
  }
  else
  {
    *state = DL_TIMEOUT;
 8005ec0:	687b      	ldr	r3, [r7, #4]
 8005ec2:	2200      	movs	r2, #0
 8005ec4:	701a      	strb	r2, [r3, #0]
    status = SFX_ERR_NONE;
 8005ec6:	2300      	movs	r3, #0
 8005ec8:	82fb      	strh	r3, [r7, #22]
  }

  *rssi = (sfx_s16) RxRssi;
 8005eca:	4b0b      	ldr	r3, [pc, #44]	; (8005ef8 <RF_API_wait_frame+0x74>)
 8005ecc:	f9b3 2000 	ldrsh.w	r2, [r3]
 8005ed0:	68bb      	ldr	r3, [r7, #8]
 8005ed2:	801a      	strh	r2, [r3, #0]

  APP_LOG(TS_ON, VLEVEL_M, "RX END\n\r");
 8005ed4:	4b09      	ldr	r3, [pc, #36]	; (8005efc <RF_API_wait_frame+0x78>)
 8005ed6:	2201      	movs	r2, #1
 8005ed8:	2100      	movs	r1, #0
 8005eda:	2002      	movs	r0, #2
 8005edc:	f00a ff1e 	bl	8010d1c <UTIL_ADV_TRACE_COND_FSend>

  return status;
 8005ee0:	8afb      	ldrh	r3, [r7, #22]
 8005ee2:	b2db      	uxtb	r3, r3
  /* USER CODE BEGIN RF_API_wait_frame_2 */

  /* USER CODE END RF_API_wait_frame_2 */
}
 8005ee4:	4618      	mov	r0, r3
 8005ee6:	3718      	adds	r7, #24
 8005ee8:	46bd      	mov	sp, r7
 8005eea:	bd80      	pop	{r7, pc}
 8005eec:	08013010 	.word	0x08013010
 8005ef0:	08013608 	.word	0x08013608
 8005ef4:	20000650 	.word	0x20000650
 8005ef8:	20000654 	.word	0x20000654
 8005efc:	0801301c 	.word	0x0801301c

08005f00 <RF_API_wait_for_clear_channel>:

sfx_u8 RF_API_wait_for_clear_channel(sfx_u8 cs_min, sfx_s8 cs_threshold, sfx_rx_state_enum_t *state)
{
 8005f00:	b580      	push	{r7, lr}
 8005f02:	b086      	sub	sp, #24
 8005f04:	af02      	add	r7, sp, #8
 8005f06:	4603      	mov	r3, r0
 8005f08:	603a      	str	r2, [r7, #0]
 8005f0a:	71fb      	strb	r3, [r7, #7]
 8005f0c:	460b      	mov	r3, r1
 8005f0e:	71bb      	strb	r3, [r7, #6]
  /* USER CODE BEGIN RF_API_wait_for_clear_channel_1 */

  /* USER CODE END RF_API_wait_for_clear_channel_1 */
  sfx_rx_state_enum_t cs_state = DL_TIMEOUT;
 8005f10:	2300      	movs	r3, #0
 8005f12:	73fb      	strb	r3, [r7, #15]
  /**/
  RxCarrierSenseInitStatus();
 8005f14:	f7fd f8a2 	bl	800305c <RxCarrierSenseInitStatus>

  Radio.Rx(0);
 8005f18:	4b22      	ldr	r3, [pc, #136]	; (8005fa4 <RF_API_wait_for_clear_channel+0xa4>)
 8005f1a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005f1c:	2000      	movs	r0, #0
 8005f1e:	4798      	blx	r3

  HAL_Delay(Radio.GetWakeupTime());
 8005f20:	4b20      	ldr	r3, [pc, #128]	; (8005fa4 <RF_API_wait_for_clear_channel+0xa4>)
 8005f22:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005f24:	4798      	blx	r3
 8005f26:	4603      	mov	r3, r0
 8005f28:	4618      	mov	r0, r3
 8005f2a:	f7fe fbdc 	bl	80046e6 <HAL_Delay>

  APP_LOG(TS_ON, VLEVEL_M, "CS start cs_min=%dms, cs_threshold=%dBm\n\r", cs_min, cs_threshold);
 8005f2e:	79fb      	ldrb	r3, [r7, #7]
 8005f30:	f997 2006 	ldrsb.w	r2, [r7, #6]
 8005f34:	9201      	str	r2, [sp, #4]
 8005f36:	9300      	str	r3, [sp, #0]
 8005f38:	4b1b      	ldr	r3, [pc, #108]	; (8005fa8 <RF_API_wait_for_clear_channel+0xa8>)
 8005f3a:	2201      	movs	r2, #1
 8005f3c:	2100      	movs	r1, #0
 8005f3e:	2002      	movs	r0, #2
 8005f40:	f00a feec 	bl	8010d1c <UTIL_ADV_TRACE_COND_FSend>

  while (RxCarrierSenseGetStatus() == 0)
 8005f44:	e00d      	b.n	8005f62 <RF_API_wait_for_clear_channel+0x62>
  {
    if (RF_API_isChannelFree((int16_t) cs_threshold, (uint32_t) cs_min) == true)
 8005f46:	f997 3006 	ldrsb.w	r3, [r7, #6]
 8005f4a:	b21b      	sxth	r3, r3
 8005f4c:	79fa      	ldrb	r2, [r7, #7]
 8005f4e:	4611      	mov	r1, r2
 8005f50:	4618      	mov	r0, r3
 8005f52:	f000 f8e7 	bl	8006124 <RF_API_isChannelFree>
 8005f56:	4603      	mov	r3, r0
 8005f58:	2b00      	cmp	r3, #0
 8005f5a:	d002      	beq.n	8005f62 <RF_API_wait_for_clear_channel+0x62>
    {
      cs_state = DL_PASSED;
 8005f5c:	2301      	movs	r3, #1
 8005f5e:	73fb      	strb	r3, [r7, #15]
      break;
 8005f60:	e004      	b.n	8005f6c <RF_API_wait_for_clear_channel+0x6c>
  while (RxCarrierSenseGetStatus() == 0)
 8005f62:	f7fd f887 	bl	8003074 <RxCarrierSenseGetStatus>
 8005f66:	4603      	mov	r3, r0
 8005f68:	2b00      	cmp	r3, #0
 8005f6a:	d0ec      	beq.n	8005f46 <RF_API_wait_for_clear_channel+0x46>
    }
  }
  Radio.Standby();
 8005f6c:	4b0d      	ldr	r3, [pc, #52]	; (8005fa4 <RF_API_wait_for_clear_channel+0xa4>)
 8005f6e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005f70:	4798      	blx	r3

  if (cs_state == DL_PASSED)
 8005f72:	7bfb      	ldrb	r3, [r7, #15]
 8005f74:	2b01      	cmp	r3, #1
 8005f76:	d106      	bne.n	8005f86 <RF_API_wait_for_clear_channel+0x86>
  {
    APP_LOG(TS_ON, VLEVEL_M, "LBT Channel Free\n\r");
 8005f78:	4b0c      	ldr	r3, [pc, #48]	; (8005fac <RF_API_wait_for_clear_channel+0xac>)
 8005f7a:	2201      	movs	r2, #1
 8005f7c:	2100      	movs	r1, #0
 8005f7e:	2002      	movs	r0, #2
 8005f80:	f00a fecc 	bl	8010d1c <UTIL_ADV_TRACE_COND_FSend>
 8005f84:	e005      	b.n	8005f92 <RF_API_wait_for_clear_channel+0x92>
  }
  else
  {
    APP_LOG(TS_ON, VLEVEL_M, "LBT Channel Busy\n\r");
 8005f86:	4b0a      	ldr	r3, [pc, #40]	; (8005fb0 <RF_API_wait_for_clear_channel+0xb0>)
 8005f88:	2201      	movs	r2, #1
 8005f8a:	2100      	movs	r1, #0
 8005f8c:	2002      	movs	r0, #2
 8005f8e:	f00a fec5 	bl	8010d1c <UTIL_ADV_TRACE_COND_FSend>
  }

  *state = cs_state;
 8005f92:	683b      	ldr	r3, [r7, #0]
 8005f94:	7bfa      	ldrb	r2, [r7, #15]
 8005f96:	701a      	strb	r2, [r3, #0]
  /* USER CODE BEGIN RF_API_wait_for_clear_channel_2 */

  /* USER CODE END RF_API_wait_for_clear_channel_2 */

  return SFX_ERR_NONE;
 8005f98:	2300      	movs	r3, #0
}
 8005f9a:	4618      	mov	r0, r3
 8005f9c:	3710      	adds	r7, #16
 8005f9e:	46bd      	mov	sp, r7
 8005fa0:	bd80      	pop	{r7, pc}
 8005fa2:	bf00      	nop
 8005fa4:	08013608 	.word	0x08013608
 8005fa8:	08013028 	.word	0x08013028
 8005fac:	08013054 	.word	0x08013054
 8005fb0:	08013068 	.word	0x08013068

08005fb4 <RF_API_get_version>:

sfx_u8 RF_API_get_version(sfx_u8 **version, sfx_u8 *size)
{
 8005fb4:	b480      	push	{r7}
 8005fb6:	b083      	sub	sp, #12
 8005fb8:	af00      	add	r7, sp, #0
 8005fba:	6078      	str	r0, [r7, #4]
 8005fbc:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN RF_API_get_version_1 */

  /* USER CODE END RF_API_get_version_1 */
  *version = (sfx_u8 *)rf_api_version;
 8005fbe:	687b      	ldr	r3, [r7, #4]
 8005fc0:	4a07      	ldr	r2, [pc, #28]	; (8005fe0 <RF_API_get_version+0x2c>)
 8005fc2:	601a      	str	r2, [r3, #0]
  if (size == SFX_NULL)
 8005fc4:	683b      	ldr	r3, [r7, #0]
 8005fc6:	2b00      	cmp	r3, #0
 8005fc8:	d101      	bne.n	8005fce <RF_API_get_version+0x1a>
  {
    return RF_ERR_API_GET_VERSION;
 8005fca:	2338      	movs	r3, #56	; 0x38
 8005fcc:	e003      	b.n	8005fd6 <RF_API_get_version+0x22>
  }
  *size = sizeof(rf_api_version);
 8005fce:	683b      	ldr	r3, [r7, #0]
 8005fd0:	220c      	movs	r2, #12
 8005fd2:	701a      	strb	r2, [r3, #0]
  /* USER CODE BEGIN RF_API_get_version_2 */

  /* USER CODE END RF_API_get_version_2 */

  return SFX_ERR_NONE;
 8005fd4:	2300      	movs	r3, #0
}
 8005fd6:	4618      	mov	r0, r3
 8005fd8:	370c      	adds	r7, #12
 8005fda:	46bd      	mov	sp, r7
 8005fdc:	bc80      	pop	{r7}
 8005fde:	4770      	bx	lr
 8005fe0:	20000060 	.word	0x20000060

08005fe4 <sfx_wait_end_of_rx>:
/* USER CODE END EF */

/* Private Functions Definition -----------------------------------------------*/

static sfx_u8 sfx_wait_end_of_rx(void)
{
 8005fe4:	b580      	push	{r7, lr}
 8005fe6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN sfx_wait_end_of_rx_1 */

  /* USER CODE END sfx_wait_end_of_rx_1 */
  RxPacketReceived = 0;
 8005fe8:	4b0e      	ldr	r3, [pc, #56]	; (8006024 <sfx_wait_end_of_rx+0x40>)
 8005fea:	2200      	movs	r2, #0
 8005fec:	701a      	strb	r2, [r3, #0]

  RxRssi = -150;
 8005fee:	4b0e      	ldr	r3, [pc, #56]	; (8006028 <sfx_wait_end_of_rx+0x44>)
 8005ff0:	f64f 726a 	movw	r2, #65386	; 0xff6a
 8005ff4:	801a      	strh	r2, [r3, #0]

  APP_LOG(TS_ON, VLEVEL_M, "Wait For End of Rx\n\r");
 8005ff6:	4b0d      	ldr	r3, [pc, #52]	; (800602c <sfx_wait_end_of_rx+0x48>)
 8005ff8:	2201      	movs	r2, #1
 8005ffa:	2100      	movs	r1, #0
 8005ffc:	2002      	movs	r0, #2
 8005ffe:	f00a fe8d 	bl	8010d1c <UTIL_ADV_TRACE_COND_FSend>

  UTIL_SEQ_ClrEvt(1 << CFG_SEQ_Evt_Timeout);
 8006002:	2001      	movs	r0, #1
 8006004:	f00b fb10 	bl	8011628 <UTIL_SEQ_ClrEvt>

  UTIL_SEQ_WaitEvt(1 << CFG_SEQ_Evt_Timeout);
 8006008:	2001      	movs	r0, #1
 800600a:	f00b fb2b 	bl	8011664 <UTIL_SEQ_WaitEvt>

  APP_LOG(TS_ON, VLEVEL_M, "End Of Rx\n\r");
 800600e:	4b08      	ldr	r3, [pc, #32]	; (8006030 <sfx_wait_end_of_rx+0x4c>)
 8006010:	2201      	movs	r2, #1
 8006012:	2100      	movs	r1, #0
 8006014:	2002      	movs	r0, #2
 8006016:	f00a fe81 	bl	8010d1c <UTIL_ADV_TRACE_COND_FSend>

  return RxPacketReceived;
 800601a:	4b02      	ldr	r3, [pc, #8]	; (8006024 <sfx_wait_end_of_rx+0x40>)
 800601c:	781b      	ldrb	r3, [r3, #0]
  /* USER CODE BEGIN sfx_wait_end_of_rx_2 */

  /* USER CODE END sfx_wait_end_of_rx_2 */
}
 800601e:	4618      	mov	r0, r3
 8006020:	bd80      	pop	{r7, pc}
 8006022:	bf00      	nop
 8006024:	20000656 	.word	0x20000656
 8006028:	20000654 	.word	0x20000654
 800602c:	0801307c 	.word	0x0801307c
 8006030:	08013094 	.word	0x08013094

08006034 <OnTxDone>:

static void OnTxDone(void)
{
 8006034:	b580      	push	{r7, lr}
 8006036:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OnTxDone_1 */

  /* USER CODE END OnTxDone_1 */
  UTIL_SEQ_SetEvt(1 << CFG_SEQ_Evt_TxTimeout);
 8006038:	2002      	movs	r0, #2
 800603a:	f00b fad9 	bl	80115f0 <UTIL_SEQ_SetEvt>

  APP_LOG(TS_ON, VLEVEL_M, "OnTxDone\n\r");
 800603e:	4b04      	ldr	r3, [pc, #16]	; (8006050 <OnTxDone+0x1c>)
 8006040:	2201      	movs	r2, #1
 8006042:	2100      	movs	r1, #0
 8006044:	2002      	movs	r0, #2
 8006046:	f00a fe69 	bl	8010d1c <UTIL_ADV_TRACE_COND_FSend>

  /* USER CODE BEGIN OnTxDone_2 */

  /* USER CODE END OnTxDone_2 */
}
 800604a:	bf00      	nop
 800604c:	bd80      	pop	{r7, pc}
 800604e:	bf00      	nop
 8006050:	080130a0 	.word	0x080130a0

08006054 <OnRxDone>:

static void OnRxDone(uint8_t *payload, uint16_t size, int16_t rssi, int8_t offset)
{
 8006054:	b580      	push	{r7, lr}
 8006056:	b084      	sub	sp, #16
 8006058:	af00      	add	r7, sp, #0
 800605a:	60f8      	str	r0, [r7, #12]
 800605c:	4608      	mov	r0, r1
 800605e:	4611      	mov	r1, r2
 8006060:	461a      	mov	r2, r3
 8006062:	4603      	mov	r3, r0
 8006064:	817b      	strh	r3, [r7, #10]
 8006066:	460b      	mov	r3, r1
 8006068:	813b      	strh	r3, [r7, #8]
 800606a:	4613      	mov	r3, r2
 800606c:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN OnRxDone_1 */

  /* USER CODE END OnRxDone_1 */
  UTIL_MEM_cpy_8(RxFrame, payload, size);
 800606e:	4b0d      	ldr	r3, [pc, #52]	; (80060a4 <OnRxDone+0x50>)
 8006070:	681b      	ldr	r3, [r3, #0]
 8006072:	897a      	ldrh	r2, [r7, #10]
 8006074:	68f9      	ldr	r1, [r7, #12]
 8006076:	4618      	mov	r0, r3
 8006078:	f00b f958 	bl	801132c <UTIL_MEM_cpy_8>

  RxRssi = rssi;
 800607c:	4a0a      	ldr	r2, [pc, #40]	; (80060a8 <OnRxDone+0x54>)
 800607e:	893b      	ldrh	r3, [r7, #8]
 8006080:	8013      	strh	r3, [r2, #0]

  RxPacketReceived = 1;
 8006082:	4b0a      	ldr	r3, [pc, #40]	; (80060ac <OnRxDone+0x58>)
 8006084:	2201      	movs	r2, #1
 8006086:	701a      	strb	r2, [r3, #0]
  /*wakes up the MCU at line UTIL_SEQ_WaitEvt( 1 << CFG_SEQ_Evt_Timeout );*/
  UTIL_SEQ_SetEvt(1 << CFG_SEQ_Evt_Timeout);
 8006088:	2001      	movs	r0, #1
 800608a:	f00b fab1 	bl	80115f0 <UTIL_SEQ_SetEvt>

  APP_LOG(TS_ON, VLEVEL_M, "OnRxDone\n\r");
 800608e:	4b08      	ldr	r3, [pc, #32]	; (80060b0 <OnRxDone+0x5c>)
 8006090:	2201      	movs	r2, #1
 8006092:	2100      	movs	r1, #0
 8006094:	2002      	movs	r0, #2
 8006096:	f00a fe41 	bl	8010d1c <UTIL_ADV_TRACE_COND_FSend>
  /* USER CODE BEGIN OnRxDone_2 */

  /* USER CODE END OnRxDone_2 */
}
 800609a:	bf00      	nop
 800609c:	3710      	adds	r7, #16
 800609e:	46bd      	mov	sp, r7
 80060a0:	bd80      	pop	{r7, pc}
 80060a2:	bf00      	nop
 80060a4:	20000650 	.word	0x20000650
 80060a8:	20000654 	.word	0x20000654
 80060ac:	20000656 	.word	0x20000656
 80060b0:	080130ac 	.word	0x080130ac

080060b4 <OnTxTimeout>:

static void OnTxTimeout(void)
{
 80060b4:	b580      	push	{r7, lr}
 80060b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OnTxTimeout_1 */

  /* USER CODE END OnTxTimeout_1 */
  UTIL_SEQ_SetEvt(1 << CFG_SEQ_Evt_TxTimeout);
 80060b8:	2002      	movs	r0, #2
 80060ba:	f00b fa99 	bl	80115f0 <UTIL_SEQ_SetEvt>

  APP_LOG(TS_ON, VLEVEL_M,  "OnTxTimeout\n\r");
 80060be:	4b04      	ldr	r3, [pc, #16]	; (80060d0 <OnTxTimeout+0x1c>)
 80060c0:	2201      	movs	r2, #1
 80060c2:	2100      	movs	r1, #0
 80060c4:	2002      	movs	r0, #2
 80060c6:	f00a fe29 	bl	8010d1c <UTIL_ADV_TRACE_COND_FSend>
  /* USER CODE BEGIN OnTxTimeout_2 */

  /* USER CODE END OnTxTimeout_2 */
}
 80060ca:	bf00      	nop
 80060cc:	bd80      	pop	{r7, pc}
 80060ce:	bf00      	nop
 80060d0:	080130b8 	.word	0x080130b8

080060d4 <OnRxTimeout>:

static void OnRxTimeout(void)
{
 80060d4:	b580      	push	{r7, lr}
 80060d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OnRxTimeout_1 */

  /* USER CODE END OnRxTimeout_1 */
  RxPacketReceived = 0;
 80060d8:	4b06      	ldr	r3, [pc, #24]	; (80060f4 <OnRxTimeout+0x20>)
 80060da:	2200      	movs	r2, #0
 80060dc:	701a      	strb	r2, [r3, #0]

  UTIL_SEQ_SetEvt(1 << CFG_SEQ_Evt_Timeout);
 80060de:	2001      	movs	r0, #1
 80060e0:	f00b fa86 	bl	80115f0 <UTIL_SEQ_SetEvt>

  APP_LOG(TS_ON, VLEVEL_M,  "OnRxTimeout\n\r");
 80060e4:	4b04      	ldr	r3, [pc, #16]	; (80060f8 <OnRxTimeout+0x24>)
 80060e6:	2201      	movs	r2, #1
 80060e8:	2100      	movs	r1, #0
 80060ea:	2002      	movs	r0, #2
 80060ec:	f00a fe16 	bl	8010d1c <UTIL_ADV_TRACE_COND_FSend>
  /* USER CODE BEGIN OnRxTimeout_2 */

  /* USER CODE END OnRxTimeout_2 */
}
 80060f0:	bf00      	nop
 80060f2:	bd80      	pop	{r7, pc}
 80060f4:	20000656 	.word	0x20000656
 80060f8:	080130c8 	.word	0x080130c8

080060fc <OnRxError>:

static void OnRxError(void)
{
 80060fc:	b580      	push	{r7, lr}
 80060fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OnRxError_1 */

  /* USER CODE END OnRxError_1 */
  RxPacketReceived = 0;
 8006100:	4b06      	ldr	r3, [pc, #24]	; (800611c <OnRxError+0x20>)
 8006102:	2200      	movs	r2, #0
 8006104:	701a      	strb	r2, [r3, #0]

  UTIL_SEQ_SetEvt(1 << CFG_SEQ_Evt_Timeout);
 8006106:	2001      	movs	r0, #1
 8006108:	f00b fa72 	bl	80115f0 <UTIL_SEQ_SetEvt>

  APP_LOG(TS_ON, VLEVEL_M, "OnRxError\n\r");
 800610c:	4b04      	ldr	r3, [pc, #16]	; (8006120 <OnRxError+0x24>)
 800610e:	2201      	movs	r2, #1
 8006110:	2100      	movs	r1, #0
 8006112:	2002      	movs	r0, #2
 8006114:	f00a fe02 	bl	8010d1c <UTIL_ADV_TRACE_COND_FSend>
  /* USER CODE BEGIN OnRxError_2 */

  /* USER CODE END OnRxError_2 */
}
 8006118:	bf00      	nop
 800611a:	bd80      	pop	{r7, pc}
 800611c:	20000656 	.word	0x20000656
 8006120:	080130d8 	.word	0x080130d8

08006124 <RF_API_isChannelFree>:

bool RF_API_isChannelFree(int16_t rssiThresh, uint32_t maxCarrierSenseTime)
{
 8006124:	b580      	push	{r7, lr}
 8006126:	b084      	sub	sp, #16
 8006128:	af00      	add	r7, sp, #0
 800612a:	4603      	mov	r3, r0
 800612c:	6039      	str	r1, [r7, #0]
 800612e:	80fb      	strh	r3, [r7, #6]
  /* USER CODE BEGIN RF_API_isChannelFree_1 */

  /* USER CODE END RF_API_isChannelFree_1 */
  bool status = true;
 8006130:	2301      	movs	r3, #1
 8006132:	73fb      	strb	r3, [r7, #15]
  int16_t rssi = 0;
 8006134:	2300      	movs	r3, #0
 8006136:	81bb      	strh	r3, [r7, #12]
  uint32_t carrierSenseTime = 0;
 8006138:	2300      	movs	r3, #0
 800613a:	60bb      	str	r3, [r7, #8]

  carrierSenseTime = UTIL_TIMER_GetCurrentTime();
 800613c:	f00b fd62 	bl	8011c04 <UTIL_TIMER_GetCurrentTime>
 8006140:	60b8      	str	r0, [r7, #8]

  /* Perform carrier sense for maxCarrierSenseTime */
  while (UTIL_TIMER_GetElapsedTime(carrierSenseTime) < maxCarrierSenseTime)
 8006142:	e00e      	b.n	8006162 <RF_API_isChannelFree+0x3e>
  {
    rssi = Radio.Rssi(MODEM_FSK);
 8006144:	4b0d      	ldr	r3, [pc, #52]	; (800617c <RF_API_isChannelFree+0x58>)
 8006146:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006148:	2000      	movs	r0, #0
 800614a:	4798      	blx	r3
 800614c:	4603      	mov	r3, r0
 800614e:	81bb      	strh	r3, [r7, #12]

    if (rssi > rssiThresh)
 8006150:	f9b7 200c 	ldrsh.w	r2, [r7, #12]
 8006154:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8006158:	429a      	cmp	r2, r3
 800615a:	dd02      	ble.n	8006162 <RF_API_isChannelFree+0x3e>
    {
      status = false;
 800615c:	2300      	movs	r3, #0
 800615e:	73fb      	strb	r3, [r7, #15]
      break;
 8006160:	e006      	b.n	8006170 <RF_API_isChannelFree+0x4c>
  while (UTIL_TIMER_GetElapsedTime(carrierSenseTime) < maxCarrierSenseTime)
 8006162:	68b8      	ldr	r0, [r7, #8]
 8006164:	f00b fd60 	bl	8011c28 <UTIL_TIMER_GetElapsedTime>
 8006168:	4602      	mov	r2, r0
 800616a:	683b      	ldr	r3, [r7, #0]
 800616c:	4293      	cmp	r3, r2
 800616e:	d8e9      	bhi.n	8006144 <RF_API_isChannelFree+0x20>
    }
  }
  return status;
 8006170:	7bfb      	ldrb	r3, [r7, #15]
  /* USER CODE BEGIN RF_API_isChannelFree_2 */

  /* USER CODE END RF_API_isChannelFree_2 */
}
 8006172:	4618      	mov	r0, r3
 8006174:	3710      	adds	r7, #16
 8006176:	46bd      	mov	sp, r7
 8006178:	bd80      	pop	{r7, pc}
 800617a:	bf00      	nop
 800617c:	08013608 	.word	0x08013608

08006180 <SE_NVM_get>:

/* USER CODE END PFP */

/* Exported functions --------------------------------------------------------*/
sfx_u8 SE_NVM_get(sfx_u8 read_data[SFX_SE_NVMEM_BLOCK_SIZE])
{
 8006180:	b580      	push	{r7, lr}
 8006182:	b084      	sub	sp, #16
 8006184:	af00      	add	r7, sp, #0
 8006186:	6078      	str	r0, [r7, #4]
  sfx_u8  ret = SFX_ERR_NONE;
 8006188:	2300      	movs	r3, #0
 800618a:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN SE_NVM_get_1 */

  /* USER CODE END SE_NVM_get_1 */

  if (E2P_Read_SeNvm(read_data, SFX_SE_NVMEM_BLOCK_SIZE) != E2P_OK)
 800618c:	2105      	movs	r1, #5
 800618e:	6878      	ldr	r0, [r7, #4]
 8006190:	f7fd f990 	bl	80034b4 <E2P_Read_SeNvm>
 8006194:	4603      	mov	r3, r0
 8006196:	2b01      	cmp	r3, #1
 8006198:	d001      	beq.n	800619e <SE_NVM_get+0x1e>
  {
    ret = SE_ERR_API_SE_NVM;
 800619a:	234a      	movs	r3, #74	; 0x4a
 800619c:	73fb      	strb	r3, [r7, #15]
  }

  /* USER CODE BEGIN SE_NVM_get_2 */

  /* USER CODE END SE_NVM_get_2 */
  return ret;
 800619e:	7bfb      	ldrb	r3, [r7, #15]
}
 80061a0:	4618      	mov	r0, r3
 80061a2:	3710      	adds	r7, #16
 80061a4:	46bd      	mov	sp, r7
 80061a6:	bd80      	pop	{r7, pc}

080061a8 <SE_NVM_set>:

sfx_u8 SE_NVM_set(sfx_u8 data_to_write[SFX_SE_NVMEM_BLOCK_SIZE])
{
 80061a8:	b580      	push	{r7, lr}
 80061aa:	b084      	sub	sp, #16
 80061ac:	af00      	add	r7, sp, #0
 80061ae:	6078      	str	r0, [r7, #4]
  sfx_u8  ret = SFX_ERR_NONE;
 80061b0:	2300      	movs	r3, #0
 80061b2:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN SE_NVM_set_1 */

  /* USER CODE END SE_NVM_set_1 */

  if (E2P_Write_SeNvm(data_to_write, SFX_SE_NVMEM_BLOCK_SIZE) != E2P_OK)
 80061b4:	2105      	movs	r1, #5
 80061b6:	6878      	ldr	r0, [r7, #4]
 80061b8:	f7fd f9db 	bl	8003572 <E2P_Write_SeNvm>
 80061bc:	4603      	mov	r3, r0
 80061be:	2b01      	cmp	r3, #1
 80061c0:	d001      	beq.n	80061c6 <SE_NVM_set+0x1e>
  {
    ret = SE_ERR_API_SE_NVM;
 80061c2:	234a      	movs	r3, #74	; 0x4a
 80061c4:	73fb      	strb	r3, [r7, #15]
  }
  /* USER CODE BEGIN SE_NVM_set_2 */

  /* USER CODE END SE_NVM_set_2 */
  return ret;
 80061c6:	7bfb      	ldrb	r3, [r7, #15]
}
 80061c8:	4618      	mov	r0, r3
 80061ca:	3710      	adds	r7, #16
 80061cc:	46bd      	mov	sp, r7
 80061ce:	bd80      	pop	{r7, pc}

080061d0 <SE_NVM_get_key_type>:

sfx_key_type_t SE_NVM_get_key_type(void)
{
 80061d0:	b580      	push	{r7, lr}
 80061d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SE_NVM_get_key_type_1 */

  /* USER CODE END SE_NVM_get_key_type_1 */
  return E2P_Read_KeyType();
 80061d4:	f7fd f8ce 	bl	8003374 <E2P_Read_KeyType>
 80061d8:	4603      	mov	r3, r0
  /* USER CODE BEGIN SE_NVM_get_key_type_2 */

  /* USER CODE END SE_NVM_get_key_type_2 */
}
 80061da:	4618      	mov	r0, r3
 80061dc:	bd80      	pop	{r7, pc}

080061de <SE_NVM_get_encrypt_flag>:

  /* USER CODE END SE_NVM_set_key_type_2 */
}

sfx_u8 SE_NVM_get_encrypt_flag(void)
{
 80061de:	b580      	push	{r7, lr}
 80061e0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SE_NVM_get_encrypt_flag_1 */

  /* USER CODE END SE_NVM_get_encrypt_flag_1 */
  return E2P_Read_EncryptionFlag();
 80061e2:	f7fd f8d5 	bl	8003390 <E2P_Read_EncryptionFlag>
 80061e6:	4603      	mov	r3, r0
  /* USER CODE BEGIN SE_NVM_get_encrypt_flag_2 */

  /* USER CODE END SE_NVM_get_encrypt_flag_2 */
}
 80061e8:	4618      	mov	r0, r3
 80061ea:	bd80      	pop	{r7, pc}

080061ec <CREDENTIALS_aes_128_cbc_encrypt>:

/* USER CODE END PFP */

/* Exported functions --------------------------------------------------------*/
sfx_error_t CREDENTIALS_aes_128_cbc_encrypt(uint8_t *encrypted_data, uint8_t *data_to_encrypt, uint8_t blocks)
{
 80061ec:	b580      	push	{r7, lr}
 80061ee:	b090      	sub	sp, #64	; 0x40
 80061f0:	af02      	add	r7, sp, #8
 80061f2:	60f8      	str	r0, [r7, #12]
 80061f4:	60b9      	str	r1, [r7, #8]
 80061f6:	4613      	mov	r3, r2
 80061f8:	71fb      	strb	r3, [r7, #7]
  sfx_error_t retval = SFX_ERR_NONE;
 80061fa:	2300      	movs	r3, #0
 80061fc:	86fb      	strh	r3, [r7, #54]	; 0x36
  /* USER CODE BEGIN CREDENTIALS_aes_128_cbc_encrypt_1 */

  /* USER CODE END CREDENTIALS_aes_128_cbc_encrypt_1 */
  uint8_t iv[N_BLOCK_128] = {0x00};
 80061fe:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8006202:	2200      	movs	r2, #0
 8006204:	601a      	str	r2, [r3, #0]
 8006206:	605a      	str	r2, [r3, #4]
 8006208:	609a      	str	r2, [r3, #8]
 800620a:	60da      	str	r2, [r3, #12]

  uint8_t key[AES_KEY_LEN];

  sfx_key_type_t KeyType = SE_NVM_get_key_type();
 800620c:	f7ff ffe0 	bl	80061d0 <SE_NVM_get_key_type>
 8006210:	4603      	mov	r3, r0
 8006212:	f887 3035 	strb.w	r3, [r7, #53]	; 0x35

  CREDENTIALS_get_key(key, KeyType);
 8006216:	f897 2035 	ldrb.w	r2, [r7, #53]	; 0x35
 800621a:	f107 0314 	add.w	r3, r7, #20
 800621e:	4611      	mov	r1, r2
 8006220:	4618      	mov	r0, r3
 8006222:	f000 f8cb 	bl	80063bc <CREDENTIALS_get_key>

  sigfox_aes_set_key(key, AES_KEY_LEN,  &AesContext);
 8006226:	f107 0314 	add.w	r3, r7, #20
 800622a:	4a0d      	ldr	r2, [pc, #52]	; (8006260 <CREDENTIALS_aes_128_cbc_encrypt+0x74>)
 800622c:	2110      	movs	r1, #16
 800622e:	4618      	mov	r0, r3
 8006230:	f007 fdee 	bl	800de10 <sigfox_aes_set_key>
  /* Clear Key */
  memset(key, 0, AES_KEY_LEN);
 8006234:	f107 0314 	add.w	r3, r7, #20
 8006238:	2210      	movs	r2, #16
 800623a:	2100      	movs	r1, #0
 800623c:	4618      	mov	r0, r3
 800623e:	f00c f84c 	bl	80122da <memset>

  sigfox_aes_cbc_encrypt(data_to_encrypt,
 8006242:	79fa      	ldrb	r2, [r7, #7]
 8006244:	f107 0124 	add.w	r1, r7, #36	; 0x24
 8006248:	4b05      	ldr	r3, [pc, #20]	; (8006260 <CREDENTIALS_aes_128_cbc_encrypt+0x74>)
 800624a:	9300      	str	r3, [sp, #0]
 800624c:	460b      	mov	r3, r1
 800624e:	68f9      	ldr	r1, [r7, #12]
 8006250:	68b8      	ldr	r0, [r7, #8]
 8006252:	f007 fef4 	bl	800e03e <sigfox_aes_cbc_encrypt>
                  iv,
                  &AesContext);
  /* USER CODE BEGIN CREDENTIALS_aes_128_cbc_encrypt_2 */

  /* USER CODE END CREDENTIALS_aes_128_cbc_encrypt_2 */
  return retval;
 8006256:	8efb      	ldrh	r3, [r7, #54]	; 0x36
}
 8006258:	4618      	mov	r0, r3
 800625a:	3738      	adds	r7, #56	; 0x38
 800625c:	46bd      	mov	sp, r7
 800625e:	bd80      	pop	{r7, pc}
 8006260:	20000658 	.word	0x20000658

08006264 <CREDENTIALS_aes_128_cbc_encrypt_with_session_key>:

sfx_error_t CREDENTIALS_aes_128_cbc_encrypt_with_session_key(uint8_t *encrypted_data, uint8_t *data_to_encrypt,
                                                             uint8_t blocks)
{
 8006264:	b580      	push	{r7, lr}
 8006266:	b08c      	sub	sp, #48	; 0x30
 8006268:	af02      	add	r7, sp, #8
 800626a:	60f8      	str	r0, [r7, #12]
 800626c:	60b9      	str	r1, [r7, #8]
 800626e:	4613      	mov	r3, r2
 8006270:	71fb      	strb	r3, [r7, #7]
  sfx_error_t retval = SFX_ERR_NONE;
 8006272:	2300      	movs	r3, #0
 8006274:	84fb      	strh	r3, [r7, #38]	; 0x26
  /* USER CODE BEGIN CREDENTIALS_aes_128_cbc_encrypt_with_session_key_1 */

  /* USER CODE END CREDENTIALS_aes_128_cbc_encrypt_with_session_key_1 */
  uint8_t iv[N_BLOCK_128] = {0x00};
 8006276:	f107 0314 	add.w	r3, r7, #20
 800627a:	2200      	movs	r2, #0
 800627c:	601a      	str	r2, [r3, #0]
 800627e:	605a      	str	r2, [r3, #4]
 8006280:	609a      	str	r2, [r3, #8]
 8006282:	60da      	str	r2, [r3, #12]

  sigfox_aes_set_key(session_key, AES_KEY_LEN,  &AesContext);
 8006284:	4a09      	ldr	r2, [pc, #36]	; (80062ac <CREDENTIALS_aes_128_cbc_encrypt_with_session_key+0x48>)
 8006286:	2110      	movs	r1, #16
 8006288:	4809      	ldr	r0, [pc, #36]	; (80062b0 <CREDENTIALS_aes_128_cbc_encrypt_with_session_key+0x4c>)
 800628a:	f007 fdc1 	bl	800de10 <sigfox_aes_set_key>

  sigfox_aes_cbc_encrypt(data_to_encrypt,
 800628e:	79fa      	ldrb	r2, [r7, #7]
 8006290:	f107 0114 	add.w	r1, r7, #20
 8006294:	4b05      	ldr	r3, [pc, #20]	; (80062ac <CREDENTIALS_aes_128_cbc_encrypt_with_session_key+0x48>)
 8006296:	9300      	str	r3, [sp, #0]
 8006298:	460b      	mov	r3, r1
 800629a:	68f9      	ldr	r1, [r7, #12]
 800629c:	68b8      	ldr	r0, [r7, #8]
 800629e:	f007 fece 	bl	800e03e <sigfox_aes_cbc_encrypt>
                  iv,
                  &AesContext);
  /* USER CODE BEGIN CREDENTIALS_aes_128_cbc_encrypt_with_session_key_2 */

  /* USER CODE END CREDENTIALS_aes_128_cbc_encrypt_with_session_key_2 */
  return retval;
 80062a2:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
}
 80062a4:	4618      	mov	r0, r3
 80062a6:	3728      	adds	r7, #40	; 0x28
 80062a8:	46bd      	mov	sp, r7
 80062aa:	bd80      	pop	{r7, pc}
 80062ac:	20000658 	.word	0x20000658
 80062b0:	2000074c 	.word	0x2000074c

080062b4 <CREDENTIALS_wrap_session_key>:

sfx_error_t CREDENTIALS_wrap_session_key(uint8_t *data, uint8_t blocks)
{
 80062b4:	b580      	push	{r7, lr}
 80062b6:	b08e      	sub	sp, #56	; 0x38
 80062b8:	af02      	add	r7, sp, #8
 80062ba:	6078      	str	r0, [r7, #4]
 80062bc:	460b      	mov	r3, r1
 80062be:	70fb      	strb	r3, [r7, #3]
  sfx_error_t retval = SFX_ERR_NONE;
 80062c0:	2300      	movs	r3, #0
 80062c2:	85fb      	strh	r3, [r7, #46]	; 0x2e
  /* USER CODE BEGIN CREDENTIALS_wrap_session_key_1 */

  /* USER CODE END CREDENTIALS_wrap_session_key_1 */
  uint8_t iv[N_BLOCK_128] = {0x00};
 80062c4:	f107 031c 	add.w	r3, r7, #28
 80062c8:	2200      	movs	r2, #0
 80062ca:	601a      	str	r2, [r3, #0]
 80062cc:	605a      	str	r2, [r3, #4]
 80062ce:	609a      	str	r2, [r3, #8]
 80062d0:	60da      	str	r2, [r3, #12]

  uint8_t key[AES_KEY_LEN];

  CREDENTIALS_get_key(key, CREDENTIALS_KEY_PRIVATE);
 80062d2:	f107 030c 	add.w	r3, r7, #12
 80062d6:	2100      	movs	r1, #0
 80062d8:	4618      	mov	r0, r3
 80062da:	f000 f86f 	bl	80063bc <CREDENTIALS_get_key>

  sigfox_aes_set_key(key, AES_KEY_LEN,  &AesContext);
 80062de:	f107 030c 	add.w	r3, r7, #12
 80062e2:	4a0d      	ldr	r2, [pc, #52]	; (8006318 <CREDENTIALS_wrap_session_key+0x64>)
 80062e4:	2110      	movs	r1, #16
 80062e6:	4618      	mov	r0, r3
 80062e8:	f007 fd92 	bl	800de10 <sigfox_aes_set_key>

  memset(key, 0, AES_KEY_LEN);
 80062ec:	f107 030c 	add.w	r3, r7, #12
 80062f0:	2210      	movs	r2, #16
 80062f2:	2100      	movs	r1, #0
 80062f4:	4618      	mov	r0, r3
 80062f6:	f00b fff0 	bl	80122da <memset>

  sigfox_aes_cbc_encrypt(data,
 80062fa:	78fa      	ldrb	r2, [r7, #3]
 80062fc:	f107 011c 	add.w	r1, r7, #28
 8006300:	4b05      	ldr	r3, [pc, #20]	; (8006318 <CREDENTIALS_wrap_session_key+0x64>)
 8006302:	9300      	str	r3, [sp, #0]
 8006304:	460b      	mov	r3, r1
 8006306:	4905      	ldr	r1, [pc, #20]	; (800631c <CREDENTIALS_wrap_session_key+0x68>)
 8006308:	6878      	ldr	r0, [r7, #4]
 800630a:	f007 fe98 	bl	800e03e <sigfox_aes_cbc_encrypt>
                  iv,
                  &AesContext);
  /* USER CODE BEGIN CREDENTIALS_wrap_session_key_2 */

  /* USER CODE END CREDENTIALS_wrap_session_key_2 */
  return retval;
 800630e:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
}
 8006310:	4618      	mov	r0, r3
 8006312:	3730      	adds	r7, #48	; 0x30
 8006314:	46bd      	mov	sp, r7
 8006316:	bd80      	pop	{r7, pc}
 8006318:	20000658 	.word	0x20000658
 800631c:	2000074c 	.word	0x2000074c

08006320 <CREDENTIALS_get_version>:

const char *CREDENTIALS_get_version(void)
{
 8006320:	b480      	push	{r7}
 8006322:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CREDENTIALS_get_version_1 */

  /* USER CODE END CREDENTIALS_get_version_1 */
  return sgfxSeeLibVersion;
 8006324:	4b02      	ldr	r3, [pc, #8]	; (8006330 <CREDENTIALS_get_version+0x10>)
  /* USER CODE BEGIN CREDENTIALS_get_version_2 */

  /* USER CODE END CREDENTIALS_get_version_2 */
}
 8006326:	4618      	mov	r0, r3
 8006328:	46bd      	mov	sp, r7
 800632a:	bc80      	pop	{r7}
 800632c:	4770      	bx	lr
 800632e:	bf00      	nop
 8006330:	0801324c 	.word	0x0801324c

08006334 <CREDENTIALS_get_dev_id>:

void CREDENTIALS_get_dev_id(uint8_t *dev_id)
{
 8006334:	b580      	push	{r7, lr}
 8006336:	b08e      	sub	sp, #56	; 0x38
 8006338:	af00      	add	r7, sp, #0
 800633a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN CREDENTIALS_get_dev_id_1 */

  /* USER CODE END CREDENTIALS_get_dev_id_1 */
  manuf_device_info_t DeviceInfo;

  CREDENTIALS_get_cra((uint8_t *) &DeviceInfo, encrypted_sigfox_data, sizeof(manuf_device_info_t));
 800633c:	f107 0308 	add.w	r3, r7, #8
 8006340:	2230      	movs	r2, #48	; 0x30
 8006342:	4909      	ldr	r1, [pc, #36]	; (8006368 <CREDENTIALS_get_dev_id+0x34>)
 8006344:	4618      	mov	r0, r3
 8006346:	f000 f871 	bl	800642c <CREDENTIALS_get_cra>

  memcpy(dev_id, DeviceInfo.dev_id, MANUF_DEVICE_ID_LENGTH);
 800634a:	68ba      	ldr	r2, [r7, #8]
 800634c:	687b      	ldr	r3, [r7, #4]
 800634e:	601a      	str	r2, [r3, #0]

  /*clear key*/
  memset(DeviceInfo.dev_key, 0, AES_KEY_LEN);
 8006350:	f107 0308 	add.w	r3, r7, #8
 8006354:	3310      	adds	r3, #16
 8006356:	2210      	movs	r2, #16
 8006358:	2100      	movs	r1, #0
 800635a:	4618      	mov	r0, r3
 800635c:	f00b ffbd 	bl	80122da <memset>
  /* USER CODE BEGIN CREDENTIALS_get_dev_id_2 */

  /* USER CODE END CREDENTIALS_get_dev_id_2 */
}
 8006360:	bf00      	nop
 8006362:	3738      	adds	r7, #56	; 0x38
 8006364:	46bd      	mov	sp, r7
 8006366:	bd80      	pop	{r7, pc}
 8006368:	08013780 	.word	0x08013780

0800636c <CREDENTIALS_get_initial_pac>:

void CREDENTIALS_get_initial_pac(uint8_t *pac)
{
 800636c:	b580      	push	{r7, lr}
 800636e:	b08e      	sub	sp, #56	; 0x38
 8006370:	af00      	add	r7, sp, #0
 8006372:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN CREDENTIALS_get_initial_pac_1 */

  /* USER CODE END CREDENTIALS_get_initial_pac_1 */
  manuf_device_info_t DeviceInfo;

  CREDENTIALS_get_cra((uint8_t *) &DeviceInfo, encrypted_sigfox_data, sizeof(manuf_device_info_t));
 8006374:	f107 0308 	add.w	r3, r7, #8
 8006378:	2230      	movs	r2, #48	; 0x30
 800637a:	490b      	ldr	r1, [pc, #44]	; (80063a8 <CREDENTIALS_get_initial_pac+0x3c>)
 800637c:	4618      	mov	r0, r3
 800637e:	f000 f855 	bl	800642c <CREDENTIALS_get_cra>
  /*clear key*/
  memcpy(pac, DeviceInfo.pac, MANUF_PAC_LENGTH);
 8006382:	687b      	ldr	r3, [r7, #4]
 8006384:	461a      	mov	r2, r3
 8006386:	f107 030c 	add.w	r3, r7, #12
 800638a:	cb03      	ldmia	r3!, {r0, r1}
 800638c:	6010      	str	r0, [r2, #0]
 800638e:	6051      	str	r1, [r2, #4]
  /*clear key*/
  memset(DeviceInfo.dev_key, 0, AES_KEY_LEN);
 8006390:	f107 0308 	add.w	r3, r7, #8
 8006394:	3310      	adds	r3, #16
 8006396:	2210      	movs	r2, #16
 8006398:	2100      	movs	r1, #0
 800639a:	4618      	mov	r0, r3
 800639c:	f00b ff9d 	bl	80122da <memset>
  /* USER CODE BEGIN CREDENTIALS_get_initial_pac_2 */

  /* USER CODE END CREDENTIALS_get_initial_pac_2 */
}
 80063a0:	bf00      	nop
 80063a2:	3738      	adds	r7, #56	; 0x38
 80063a4:	46bd      	mov	sp, r7
 80063a6:	bd80      	pop	{r7, pc}
 80063a8:	08013780 	.word	0x08013780

080063ac <CREDENTIALS_get_payload_encryption_flag>:

sfx_bool CREDENTIALS_get_payload_encryption_flag(void)
{
 80063ac:	b580      	push	{r7, lr}
 80063ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CREDENTIALS_get_payload_encryption_flag_1 */

  /* USER CODE END CREDENTIALS_get_payload_encryption_flag_1 */
  return (sfx_bool) SE_NVM_get_encrypt_flag();
 80063b0:	f7ff ff15 	bl	80061de <SE_NVM_get_encrypt_flag>
 80063b4:	4603      	mov	r3, r0
}
 80063b6:	4618      	mov	r0, r3
 80063b8:	bd80      	pop	{r7, pc}
	...

080063bc <CREDENTIALS_get_key>:

/* USER CODE END EF */

/* Private Functions Definition -----------------------------------------------*/
static void CREDENTIALS_get_key(uint8_t *key, sfx_key_type_t KeyType)
{
 80063bc:	b5b0      	push	{r4, r5, r7, lr}
 80063be:	b08e      	sub	sp, #56	; 0x38
 80063c0:	af00      	add	r7, sp, #0
 80063c2:	6078      	str	r0, [r7, #4]
 80063c4:	460b      	mov	r3, r1
 80063c6:	70fb      	strb	r3, [r7, #3]
  /* USER CODE BEGIN CREDENTIALS_get_key_1 */

  /* USER CODE END CREDENTIALS_get_key_1 */
  switch (KeyType)
 80063c8:	78fb      	ldrb	r3, [r7, #3]
 80063ca:	2b00      	cmp	r3, #0
 80063cc:	d00c      	beq.n	80063e8 <CREDENTIALS_get_key+0x2c>
 80063ce:	2b01      	cmp	r3, #1
 80063d0:	d000      	beq.n	80063d4 <CREDENTIALS_get_key+0x18>
      memset(DeviceInfo.dev_key, 0, AES_KEY_LEN);

      break;
    }
    default:
      break;
 80063d2:	e022      	b.n	800641a <CREDENTIALS_get_key+0x5e>
      memcpy(key, device_public_key, AES_KEY_LEN);
 80063d4:	687b      	ldr	r3, [r7, #4]
 80063d6:	4a13      	ldr	r2, [pc, #76]	; (8006424 <CREDENTIALS_get_key+0x68>)
 80063d8:	461c      	mov	r4, r3
 80063da:	4615      	mov	r5, r2
 80063dc:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80063de:	6020      	str	r0, [r4, #0]
 80063e0:	6061      	str	r1, [r4, #4]
 80063e2:	60a2      	str	r2, [r4, #8]
 80063e4:	60e3      	str	r3, [r4, #12]
      break;
 80063e6:	e018      	b.n	800641a <CREDENTIALS_get_key+0x5e>
      CREDENTIALS_get_cra((uint8_t *) &DeviceInfo, encrypted_sigfox_data, sizeof(manuf_device_info_t));
 80063e8:	f107 0308 	add.w	r3, r7, #8
 80063ec:	2230      	movs	r2, #48	; 0x30
 80063ee:	490e      	ldr	r1, [pc, #56]	; (8006428 <CREDENTIALS_get_key+0x6c>)
 80063f0:	4618      	mov	r0, r3
 80063f2:	f000 f81b 	bl	800642c <CREDENTIALS_get_cra>
      memcpy(key, DeviceInfo.dev_key, AES_KEY_LEN);
 80063f6:	687b      	ldr	r3, [r7, #4]
 80063f8:	461d      	mov	r5, r3
 80063fa:	f107 0418 	add.w	r4, r7, #24
 80063fe:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8006400:	6028      	str	r0, [r5, #0]
 8006402:	6069      	str	r1, [r5, #4]
 8006404:	60aa      	str	r2, [r5, #8]
 8006406:	60eb      	str	r3, [r5, #12]
      memset(DeviceInfo.dev_key, 0, AES_KEY_LEN);
 8006408:	f107 0308 	add.w	r3, r7, #8
 800640c:	3310      	adds	r3, #16
 800640e:	2210      	movs	r2, #16
 8006410:	2100      	movs	r1, #0
 8006412:	4618      	mov	r0, r3
 8006414:	f00b ff61 	bl	80122da <memset>
      break;
 8006418:	bf00      	nop
  }
  /* USER CODE BEGIN CREDENTIALS_get_key_2 */

  /* USER CODE END CREDENTIALS_get_key_2 */
}
 800641a:	bf00      	nop
 800641c:	3738      	adds	r7, #56	; 0x38
 800641e:	46bd      	mov	sp, r7
 8006420:	bdb0      	pop	{r4, r5, r7, pc}
 8006422:	bf00      	nop
 8006424:	2000006c 	.word	0x2000006c
 8006428:	08013780 	.word	0x08013780

0800642c <CREDENTIALS_get_cra>:

static sfx_error_t CREDENTIALS_get_cra(sfx_u8 *decrypted_data, sfx_u8 *data_to_decrypt, sfx_u8 data_len)
{
 800642c:	b580      	push	{r7, lr}
 800642e:	b084      	sub	sp, #16
 8006430:	af00      	add	r7, sp, #0
 8006432:	60f8      	str	r0, [r7, #12]
 8006434:	60b9      	str	r1, [r7, #8]
 8006436:	4613      	mov	r3, r2
 8006438:	71fb      	strb	r3, [r7, #7]
                  sizeof(manuf_device_info_t) / AES_KEY_LEN,
                  iv,
                  &AesContext);
#else
  /* default sigfox_data.h provided, sigfox_data.h is not encrypted*/
  memcpy((uint8_t *) decrypted_data, (uint8_t *) data_to_decrypt, sizeof(manuf_device_info_t));
 800643a:	2230      	movs	r2, #48	; 0x30
 800643c:	68b9      	ldr	r1, [r7, #8]
 800643e:	68f8      	ldr	r0, [r7, #12]
 8006440:	f00b ff40 	bl	80122c4 <memcpy>
#endif /* CREDENTIAL_KEY */
  /* USER CODE BEGIN CREDENTIALS_get_cra_2 */

  /* USER CODE END CREDENTIALS_get_cra_2 */
  return SFX_ERR_NONE;
 8006444:	2300      	movs	r3, #0
}
 8006446:	4618      	mov	r0, r3
 8006448:	3710      	adds	r7, #16
 800644a:	46bd      	mov	sp, r7
 800644c:	bd80      	pop	{r7, pc}

0800644e <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 800644e:	b480      	push	{r7}
 8006450:	af00      	add	r7, sp, #0

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << (10UL*2UL))|(3UL << (11UL*2UL)));  /* set CP10 and CP11 Full Access */
#endif
}
 8006452:	bf00      	nop
 8006454:	46bd      	mov	sp, r7
 8006456:	bc80      	pop	{r7}
 8006458:	4770      	bx	lr
	...

0800645c <LL_DBGMCU_EnableDBGSleepMode>:
{
 800645c:	b480      	push	{r7}
 800645e:	af00      	add	r7, sp, #0
  SET_BIT(DBGMCU->CR, DBGMCU_CR_DBG_SLEEP);
 8006460:	4b04      	ldr	r3, [pc, #16]	; (8006474 <LL_DBGMCU_EnableDBGSleepMode+0x18>)
 8006462:	685b      	ldr	r3, [r3, #4]
 8006464:	4a03      	ldr	r2, [pc, #12]	; (8006474 <LL_DBGMCU_EnableDBGSleepMode+0x18>)
 8006466:	f043 0301 	orr.w	r3, r3, #1
 800646a:	6053      	str	r3, [r2, #4]
}
 800646c:	bf00      	nop
 800646e:	46bd      	mov	sp, r7
 8006470:	bc80      	pop	{r7}
 8006472:	4770      	bx	lr
 8006474:	e0042000 	.word	0xe0042000

08006478 <LL_DBGMCU_EnableDBGStopMode>:
{
 8006478:	b480      	push	{r7}
 800647a:	af00      	add	r7, sp, #0
  SET_BIT(DBGMCU->CR, DBGMCU_CR_DBG_STOP);
 800647c:	4b04      	ldr	r3, [pc, #16]	; (8006490 <LL_DBGMCU_EnableDBGStopMode+0x18>)
 800647e:	685b      	ldr	r3, [r3, #4]
 8006480:	4a03      	ldr	r2, [pc, #12]	; (8006490 <LL_DBGMCU_EnableDBGStopMode+0x18>)
 8006482:	f043 0302 	orr.w	r3, r3, #2
 8006486:	6053      	str	r3, [r2, #4]
}
 8006488:	bf00      	nop
 800648a:	46bd      	mov	sp, r7
 800648c:	bc80      	pop	{r7}
 800648e:	4770      	bx	lr
 8006490:	e0042000 	.word	0xe0042000

08006494 <LL_DBGMCU_EnableDBGStandbyMode>:
{
 8006494:	b480      	push	{r7}
 8006496:	af00      	add	r7, sp, #0
  SET_BIT(DBGMCU->CR, DBGMCU_CR_DBG_STANDBY);
 8006498:	4b04      	ldr	r3, [pc, #16]	; (80064ac <LL_DBGMCU_EnableDBGStandbyMode+0x18>)
 800649a:	685b      	ldr	r3, [r3, #4]
 800649c:	4a03      	ldr	r2, [pc, #12]	; (80064ac <LL_DBGMCU_EnableDBGStandbyMode+0x18>)
 800649e:	f043 0304 	orr.w	r3, r3, #4
 80064a2:	6053      	str	r3, [r2, #4]
}
 80064a4:	bf00      	nop
 80064a6:	46bd      	mov	sp, r7
 80064a8:	bc80      	pop	{r7}
 80064aa:	4770      	bx	lr
 80064ac:	e0042000 	.word	0xe0042000

080064b0 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80064b0:	b580      	push	{r7, lr}
 80064b2:	b082      	sub	sp, #8
 80064b4:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 80064b6:	2300      	movs	r3, #0
 80064b8:	71fb      	strb	r3, [r7, #7]
#endif /* PREFETCH_ENABLE */

#ifdef CORE_CM0PLUS
#else
  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80064ba:	2003      	movs	r0, #3
 80064bc:	f001 f8ce 	bl	800765c <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(DUAL_CORE) && defined(CORE_CM0PLUS)
  SystemCoreClock = HAL_RCC_GetHCLK2Freq();
#else
  SystemCoreClock = HAL_RCC_GetHCLKFreq();
 80064c0:	f003 ffca 	bl	800a458 <HAL_RCC_GetHCLKFreq>
 80064c4:	4602      	mov	r2, r0
 80064c6:	4b09      	ldr	r3, [pc, #36]	; (80064ec <HAL_Init+0x3c>)
 80064c8:	601a      	str	r2, [r3, #0]
#endif

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80064ca:	200f      	movs	r0, #15
 80064cc:	f7fe f8fa 	bl	80046c4 <HAL_InitTick>
 80064d0:	4603      	mov	r3, r0
 80064d2:	2b00      	cmp	r3, #0
 80064d4:	d002      	beq.n	80064dc <HAL_Init+0x2c>
  {
    status = HAL_ERROR;
 80064d6:	2301      	movs	r3, #1
 80064d8:	71fb      	strb	r3, [r7, #7]
 80064da:	e001      	b.n	80064e0 <HAL_Init+0x30>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 80064dc:	f7fd ff3b 	bl	8004356 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 80064e0:	79fb      	ldrb	r3, [r7, #7]
}
 80064e2:	4618      	mov	r0, r3
 80064e4:	3708      	adds	r7, #8
 80064e6:	46bd      	mov	sp, r7
 80064e8:	bd80      	pop	{r7, pc}
 80064ea:	bf00      	nop
 80064ec:	2000007c 	.word	0x2000007c

080064f0 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80064f0:	b480      	push	{r7}
 80064f2:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 80064f4:	4b05      	ldr	r3, [pc, #20]	; (800650c <HAL_IncTick+0x1c>)
 80064f6:	781b      	ldrb	r3, [r3, #0]
 80064f8:	461a      	mov	r2, r3
 80064fa:	4b05      	ldr	r3, [pc, #20]	; (8006510 <HAL_IncTick+0x20>)
 80064fc:	681b      	ldr	r3, [r3, #0]
 80064fe:	4413      	add	r3, r2
 8006500:	4a03      	ldr	r2, [pc, #12]	; (8006510 <HAL_IncTick+0x20>)
 8006502:	6013      	str	r3, [r2, #0]
}
 8006504:	bf00      	nop
 8006506:	46bd      	mov	sp, r7
 8006508:	bc80      	pop	{r7}
 800650a:	4770      	bx	lr
 800650c:	20000084 	.word	0x20000084
 8006510:	20000e50 	.word	0x20000e50

08006514 <HAL_SuspendTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_SuspendTick(void)
{
 8006514:	b480      	push	{r7}
 8006516:	af00      	add	r7, sp, #0
  /* Disable SysTick Interrupt */
  CLEAR_BIT(SysTick->CTRL, SysTick_CTRL_TICKINT_Msk);
 8006518:	4b04      	ldr	r3, [pc, #16]	; (800652c <HAL_SuspendTick+0x18>)
 800651a:	681b      	ldr	r3, [r3, #0]
 800651c:	4a03      	ldr	r2, [pc, #12]	; (800652c <HAL_SuspendTick+0x18>)
 800651e:	f023 0302 	bic.w	r3, r3, #2
 8006522:	6013      	str	r3, [r2, #0]
}
 8006524:	bf00      	nop
 8006526:	46bd      	mov	sp, r7
 8006528:	bc80      	pop	{r7}
 800652a:	4770      	bx	lr
 800652c:	e000e010 	.word	0xe000e010

08006530 <HAL_ResumeTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_ResumeTick(void)
{
 8006530:	b480      	push	{r7}
 8006532:	af00      	add	r7, sp, #0
  /* Enable SysTick Interrupt */
  SET_BIT(SysTick->CTRL, SysTick_CTRL_TICKINT_Msk);
 8006534:	4b04      	ldr	r3, [pc, #16]	; (8006548 <HAL_ResumeTick+0x18>)
 8006536:	681b      	ldr	r3, [r3, #0]
 8006538:	4a03      	ldr	r2, [pc, #12]	; (8006548 <HAL_ResumeTick+0x18>)
 800653a:	f043 0302 	orr.w	r3, r3, #2
 800653e:	6013      	str	r3, [r2, #0]
}
 8006540:	bf00      	nop
 8006542:	46bd      	mov	sp, r7
 8006544:	bc80      	pop	{r7}
 8006546:	4770      	bx	lr
 8006548:	e000e010 	.word	0xe000e010

0800654c <HAL_DBGMCU_EnableDBGSleepMode>:
/**
  * @brief  Enable the CPU1 Debug Module during SLEEP mode
  * @retval None
  */
void HAL_DBGMCU_EnableDBGSleepMode(void)
{
 800654c:	b580      	push	{r7, lr}
 800654e:	af00      	add	r7, sp, #0
  LL_DBGMCU_EnableDBGSleepMode();
 8006550:	f7ff ff84 	bl	800645c <LL_DBGMCU_EnableDBGSleepMode>
}
 8006554:	bf00      	nop
 8006556:	bd80      	pop	{r7, pc}

08006558 <HAL_DBGMCU_EnableDBGStopMode>:
  * @note  This functionality does not influence CPU2 operation, CPU2 cannot be debugged
  *        in Stop mode even when this bit is enabled
  * @retval None
  */
void HAL_DBGMCU_EnableDBGStopMode(void)
{
 8006558:	b580      	push	{r7, lr}
 800655a:	af00      	add	r7, sp, #0
  LL_DBGMCU_EnableDBGStopMode();
 800655c:	f7ff ff8c 	bl	8006478 <LL_DBGMCU_EnableDBGStopMode>
}
 8006560:	bf00      	nop
 8006562:	bd80      	pop	{r7, pc}

08006564 <HAL_DBGMCU_EnableDBGStandbyMode>:
  * @note  This functionality does not influence CPU2 operation, CPU2 cannot be debugged
  *        in Standby mode even when this bit is enabled
  * @retval None
  */
void HAL_DBGMCU_EnableDBGStandbyMode(void)
{
 8006564:	b580      	push	{r7, lr}
 8006566:	af00      	add	r7, sp, #0
  LL_DBGMCU_EnableDBGStandbyMode();
 8006568:	f7ff ff94 	bl	8006494 <LL_DBGMCU_EnableDBGStandbyMode>
}
 800656c:	bf00      	nop
 800656e:	bd80      	pop	{r7, pc}

08006570 <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8006570:	b480      	push	{r7}
 8006572:	b083      	sub	sp, #12
 8006574:	af00      	add	r7, sp, #0
 8006576:	6078      	str	r0, [r7, #4]
 8006578:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 800657a:	687b      	ldr	r3, [r7, #4]
 800657c:	681b      	ldr	r3, [r3, #0]
 800657e:	f023 72e0 	bic.w	r2, r3, #29360128	; 0x1c00000
 8006582:	683b      	ldr	r3, [r7, #0]
 8006584:	431a      	orrs	r2, r3
 8006586:	687b      	ldr	r3, [r7, #4]
 8006588:	601a      	str	r2, [r3, #0]
}
 800658a:	bf00      	nop
 800658c:	370c      	adds	r7, #12
 800658e:	46bd      	mov	sp, r7
 8006590:	bc80      	pop	{r7}
 8006592:	4770      	bx	lr

08006594 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON)
{
 8006594:	b480      	push	{r7}
 8006596:	b083      	sub	sp, #12
 8006598:	af00      	add	r7, sp, #0
 800659a:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 800659c:	687b      	ldr	r3, [r7, #4]
 800659e:	681b      	ldr	r3, [r3, #0]
 80065a0:	f003 73e0 	and.w	r3, r3, #29360128	; 0x1c00000
}
 80065a4:	4618      	mov	r0, r3
 80065a6:	370c      	adds	r7, #12
 80065a8:	46bd      	mov	sp, r7
 80065aa:	bc80      	pop	{r7}
 80065ac:	4770      	bx	lr

080065ae <LL_ADC_SetSamplingTimeCommonChannels>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_160CYCLES_5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonChannels(ADC_TypeDef *ADCx, uint32_t SamplingTimeY,
                                                          uint32_t SamplingTime)
{
 80065ae:	b480      	push	{r7}
 80065b0:	b085      	sub	sp, #20
 80065b2:	af00      	add	r7, sp, #0
 80065b4:	60f8      	str	r0, [r7, #12]
 80065b6:	60b9      	str	r1, [r7, #8]
 80065b8:	607a      	str	r2, [r7, #4]
  MODIFY_REG(ADCx->SMPR,
 80065ba:	68fb      	ldr	r3, [r7, #12]
 80065bc:	695a      	ldr	r2, [r3, #20]
 80065be:	68bb      	ldr	r3, [r7, #8]
 80065c0:	f003 0304 	and.w	r3, r3, #4
 80065c4:	2107      	movs	r1, #7
 80065c6:	fa01 f303 	lsl.w	r3, r1, r3
 80065ca:	43db      	mvns	r3, r3
 80065cc:	401a      	ands	r2, r3
 80065ce:	68bb      	ldr	r3, [r7, #8]
 80065d0:	f003 0304 	and.w	r3, r3, #4
 80065d4:	6879      	ldr	r1, [r7, #4]
 80065d6:	fa01 f303 	lsl.w	r3, r1, r3
 80065da:	431a      	orrs	r2, r3
 80065dc:	68fb      	ldr	r3, [r7, #12]
 80065de:	615a      	str	r2, [r3, #20]
             ADC_SMPR_SMP1 << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK),
             SamplingTime << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK));
}
 80065e0:	bf00      	nop
 80065e2:	3714      	adds	r7, #20
 80065e4:	46bd      	mov	sp, r7
 80065e6:	bc80      	pop	{r7}
 80065e8:	4770      	bx	lr

080065ea <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(ADC_TypeDef *ADCx)
{
 80065ea:	b480      	push	{r7}
 80065ec:	b083      	sub	sp, #12
 80065ee:	af00      	add	r7, sp, #0
 80065f0:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR1, ADC_CFGR1_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR1_EXTEN)) ? 1UL : 0UL);
 80065f2:	687b      	ldr	r3, [r7, #4]
 80065f4:	68db      	ldr	r3, [r3, #12]
 80065f6:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 80065fa:	2b00      	cmp	r3, #0
 80065fc:	d101      	bne.n	8006602 <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 80065fe:	2301      	movs	r3, #1
 8006600:	e000      	b.n	8006604 <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 8006602:	2300      	movs	r3, #0
}
 8006604:	4618      	mov	r0, r3
 8006606:	370c      	adds	r7, #12
 8006608:	46bd      	mov	sp, r7
 800660a:	bc80      	pop	{r7}
 800660c:	4770      	bx	lr

0800660e <LL_ADC_REG_SetSequencerRanks>:
  *             only if sequencer is set in mode "not fully configurable",
  *             refer to function @ref LL_ADC_REG_SetSequencerConfigurable().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 800660e:	b480      	push	{r7}
 8006610:	b085      	sub	sp, #20
 8006612:	af00      	add	r7, sp, #0
 8006614:	60f8      	str	r0, [r7, #12]
 8006616:	60b9      	str	r1, [r7, #8]
 8006618:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register depending on parameter "Rank".                               */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  MODIFY_REG(ADCx->CHSELR,
 800661a:	68fb      	ldr	r3, [r7, #12]
 800661c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800661e:	68bb      	ldr	r3, [r7, #8]
 8006620:	f003 031f 	and.w	r3, r3, #31
 8006624:	210f      	movs	r1, #15
 8006626:	fa01 f303 	lsl.w	r3, r1, r3
 800662a:	43db      	mvns	r3, r3
 800662c:	401a      	ands	r2, r3
 800662e:	687b      	ldr	r3, [r7, #4]
 8006630:	0e9b      	lsrs	r3, r3, #26
 8006632:	f003 010f 	and.w	r1, r3, #15
 8006636:	68bb      	ldr	r3, [r7, #8]
 8006638:	f003 031f 	and.w	r3, r3, #31
 800663c:	fa01 f303 	lsl.w	r3, r1, r3
 8006640:	431a      	orrs	r2, r3
 8006642:	68fb      	ldr	r3, [r7, #12]
 8006644:	629a      	str	r2, [r3, #40]	; 0x28
             ADC_CHSELR_SQ1 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK_SEQ) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS) << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8006646:	bf00      	nop
 8006648:	3714      	adds	r7, #20
 800664a:	46bd      	mov	sp, r7
 800664c:	bc80      	pop	{r7}
 800664e:	4770      	bx	lr

08006650 <LL_ADC_REG_SetSequencerChAdd>:
  *             only if sequencer is set in mode "not fully configurable",
  *             refer to function @ref LL_ADC_REG_SetSequencerConfigurable().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerChAdd(ADC_TypeDef *ADCx, uint32_t Channel)
{
 8006650:	b480      	push	{r7}
 8006652:	b083      	sub	sp, #12
 8006654:	af00      	add	r7, sp, #0
 8006656:	6078      	str	r0, [r7, #4]
 8006658:	6039      	str	r1, [r7, #0]
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  SET_BIT(ADCx->CHSELR, (Channel & ADC_CHANNEL_ID_BITFIELD_MASK));
 800665a:	687b      	ldr	r3, [r7, #4]
 800665c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800665e:	683b      	ldr	r3, [r7, #0]
 8006660:	f3c3 0311 	ubfx	r3, r3, #0, #18
 8006664:	431a      	orrs	r2, r3
 8006666:	687b      	ldr	r3, [r7, #4]
 8006668:	629a      	str	r2, [r3, #40]	; 0x28
}
 800666a:	bf00      	nop
 800666c:	370c      	adds	r7, #12
 800666e:	46bd      	mov	sp, r7
 8006670:	bc80      	pop	{r7}
 8006672:	4770      	bx	lr

08006674 <LL_ADC_REG_SetSequencerChRem>:
  *             only if sequencer is set in mode "not fully configurable",
  *             refer to function @ref LL_ADC_REG_SetSequencerConfigurable().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerChRem(ADC_TypeDef *ADCx, uint32_t Channel)
{
 8006674:	b480      	push	{r7}
 8006676:	b083      	sub	sp, #12
 8006678:	af00      	add	r7, sp, #0
 800667a:	6078      	str	r0, [r7, #4]
 800667c:	6039      	str	r1, [r7, #0]
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  CLEAR_BIT(ADCx->CHSELR, (Channel & ADC_CHANNEL_ID_BITFIELD_MASK));
 800667e:	687b      	ldr	r3, [r7, #4]
 8006680:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8006682:	683b      	ldr	r3, [r7, #0]
 8006684:	f3c3 0311 	ubfx	r3, r3, #0, #18
 8006688:	43db      	mvns	r3, r3
 800668a:	401a      	ands	r2, r3
 800668c:	687b      	ldr	r3, [r7, #4]
 800668e:	629a      	str	r2, [r3, #40]	; 0x28
}
 8006690:	bf00      	nop
 8006692:	370c      	adds	r7, #12
 8006694:	46bd      	mov	sp, r7
 8006696:	bc80      	pop	{r7}
 8006698:	4770      	bx	lr

0800669a <LL_ADC_SetChannelSamplingTime>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_1
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_2
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTimeY)
{
 800669a:	b480      	push	{r7}
 800669c:	b085      	sub	sp, #20
 800669e:	af00      	add	r7, sp, #0
 80066a0:	60f8      	str	r0, [r7, #12]
 80066a2:	60b9      	str	r1, [r7, #8]
 80066a4:	607a      	str	r2, [r7, #4]
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  MODIFY_REG(ADCx->SMPR,
 80066a6:	68fb      	ldr	r3, [r7, #12]
 80066a8:	695a      	ldr	r2, [r3, #20]
 80066aa:	68bb      	ldr	r3, [r7, #8]
 80066ac:	021b      	lsls	r3, r3, #8
 80066ae:	43db      	mvns	r3, r3
 80066b0:	401a      	ands	r2, r3
 80066b2:	68bb      	ldr	r3, [r7, #8]
 80066b4:	0219      	lsls	r1, r3, #8
 80066b6:	687b      	ldr	r3, [r7, #4]
 80066b8:	400b      	ands	r3, r1
 80066ba:	f023 437c 	bic.w	r3, r3, #4227858432	; 0xfc000000
 80066be:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 80066c2:	431a      	orrs	r2, r3
 80066c4:	68fb      	ldr	r3, [r7, #12]
 80066c6:	615a      	str	r2, [r3, #20]
             (Channel << ADC_SMPR_SMPSEL0_BITOFFSET_POS),
             (Channel << ADC_SMPR_SMPSEL0_BITOFFSET_POS) & (SamplingTimeY & ADC_SAMPLING_TIME_CH_MASK)
            );
}
 80066c8:	bf00      	nop
 80066ca:	3714      	adds	r7, #20
 80066cc:	46bd      	mov	sp, r7
 80066ce:	bc80      	pop	{r7}
 80066d0:	4770      	bx	lr

080066d2 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 80066d2:	b480      	push	{r7}
 80066d4:	b083      	sub	sp, #12
 80066d6:	af00      	add	r7, sp, #0
 80066d8:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80066da:	687b      	ldr	r3, [r7, #4]
 80066dc:	689b      	ldr	r3, [r3, #8]
 80066de:	f023 4310 	bic.w	r3, r3, #2415919104	; 0x90000000
 80066e2:	f023 0317 	bic.w	r3, r3, #23
 80066e6:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 80066ea:	687b      	ldr	r3, [r7, #4]
 80066ec:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 80066ee:	bf00      	nop
 80066f0:	370c      	adds	r7, #12
 80066f2:	46bd      	mov	sp, r7
 80066f4:	bc80      	pop	{r7}
 80066f6:	4770      	bx	lr

080066f8 <LL_ADC_DisableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_DisableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableInternalRegulator(ADC_TypeDef *ADCx)
{
 80066f8:	b480      	push	{r7}
 80066fa:	b083      	sub	sp, #12
 80066fc:	af00      	add	r7, sp, #0
 80066fe:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(ADCx->CR, (ADC_CR_ADVREGEN | ADC_CR_BITS_PROPERTY_RS));
 8006700:	687b      	ldr	r3, [r7, #4]
 8006702:	689b      	ldr	r3, [r3, #8]
 8006704:	f023 4310 	bic.w	r3, r3, #2415919104	; 0x90000000
 8006708:	f023 0317 	bic.w	r3, r3, #23
 800670c:	687a      	ldr	r2, [r7, #4]
 800670e:	6093      	str	r3, [r2, #8]
}
 8006710:	bf00      	nop
 8006712:	370c      	adds	r7, #12
 8006714:	46bd      	mov	sp, r7
 8006716:	bc80      	pop	{r7}
 8006718:	4770      	bx	lr

0800671a <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(ADC_TypeDef *ADCx)
{
 800671a:	b480      	push	{r7}
 800671c:	b083      	sub	sp, #12
 800671e:	af00      	add	r7, sp, #0
 8006720:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8006722:	687b      	ldr	r3, [r7, #4]
 8006724:	689b      	ldr	r3, [r3, #8]
 8006726:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800672a:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800672e:	d101      	bne.n	8006734 <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 8006730:	2301      	movs	r3, #1
 8006732:	e000      	b.n	8006736 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 8006734:	2300      	movs	r3, #0
}
 8006736:	4618      	mov	r0, r3
 8006738:	370c      	adds	r7, #12
 800673a:	46bd      	mov	sp, r7
 800673c:	bc80      	pop	{r7}
 800673e:	4770      	bx	lr

08006740 <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 8006740:	b480      	push	{r7}
 8006742:	b083      	sub	sp, #12
 8006744:	af00      	add	r7, sp, #0
 8006746:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8006748:	687b      	ldr	r3, [r7, #4]
 800674a:	689b      	ldr	r3, [r3, #8]
 800674c:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8006750:	f023 0317 	bic.w	r3, r3, #23
 8006754:	f043 0201 	orr.w	r2, r3, #1
 8006758:	687b      	ldr	r3, [r7, #4]
 800675a:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 800675c:	bf00      	nop
 800675e:	370c      	adds	r7, #12
 8006760:	46bd      	mov	sp, r7
 8006762:	bc80      	pop	{r7}
 8006764:	4770      	bx	lr

08006766 <LL_ADC_Disable>:
  * @rmtoll CR       ADDIS          LL_ADC_Disable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Disable(ADC_TypeDef *ADCx)
{
 8006766:	b480      	push	{r7}
 8006768:	b083      	sub	sp, #12
 800676a:	af00      	add	r7, sp, #0
 800676c:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 800676e:	687b      	ldr	r3, [r7, #4]
 8006770:	689b      	ldr	r3, [r3, #8]
 8006772:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8006776:	f023 0317 	bic.w	r3, r3, #23
 800677a:	f043 0202 	orr.w	r2, r3, #2
 800677e:	687b      	ldr	r3, [r7, #4]
 8006780:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADDIS);
}
 8006782:	bf00      	nop
 8006784:	370c      	adds	r7, #12
 8006786:	46bd      	mov	sp, r7
 8006788:	bc80      	pop	{r7}
 800678a:	4770      	bx	lr

0800678c <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(ADC_TypeDef *ADCx)
{
 800678c:	b480      	push	{r7}
 800678e:	b083      	sub	sp, #12
 8006790:	af00      	add	r7, sp, #0
 8006792:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8006794:	687b      	ldr	r3, [r7, #4]
 8006796:	689b      	ldr	r3, [r3, #8]
 8006798:	f003 0301 	and.w	r3, r3, #1
 800679c:	2b01      	cmp	r3, #1
 800679e:	d101      	bne.n	80067a4 <LL_ADC_IsEnabled+0x18>
 80067a0:	2301      	movs	r3, #1
 80067a2:	e000      	b.n	80067a6 <LL_ADC_IsEnabled+0x1a>
 80067a4:	2300      	movs	r3, #0
}
 80067a6:	4618      	mov	r0, r3
 80067a8:	370c      	adds	r7, #12
 80067aa:	46bd      	mov	sp, r7
 80067ac:	bc80      	pop	{r7}
 80067ae:	4770      	bx	lr

080067b0 <LL_ADC_IsDisableOngoing>:
  * @rmtoll CR       ADDIS          LL_ADC_IsDisableOngoing
  * @param  ADCx ADC instance
  * @retval 0: no ADC disable command on going.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDisableOngoing(ADC_TypeDef *ADCx)
{
 80067b0:	b480      	push	{r7}
 80067b2:	b083      	sub	sp, #12
 80067b4:	af00      	add	r7, sp, #0
 80067b6:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 80067b8:	687b      	ldr	r3, [r7, #4]
 80067ba:	689b      	ldr	r3, [r3, #8]
 80067bc:	f003 0302 	and.w	r3, r3, #2
 80067c0:	2b02      	cmp	r3, #2
 80067c2:	d101      	bne.n	80067c8 <LL_ADC_IsDisableOngoing+0x18>
 80067c4:	2301      	movs	r3, #1
 80067c6:	e000      	b.n	80067ca <LL_ADC_IsDisableOngoing+0x1a>
 80067c8:	2300      	movs	r3, #0
}
 80067ca:	4618      	mov	r0, r3
 80067cc:	370c      	adds	r7, #12
 80067ce:	46bd      	mov	sp, r7
 80067d0:	bc80      	pop	{r7}
 80067d2:	4770      	bx	lr

080067d4 <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 80067d4:	b480      	push	{r7}
 80067d6:	b083      	sub	sp, #12
 80067d8:	af00      	add	r7, sp, #0
 80067da:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80067dc:	687b      	ldr	r3, [r7, #4]
 80067de:	689b      	ldr	r3, [r3, #8]
 80067e0:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80067e4:	f023 0317 	bic.w	r3, r3, #23
 80067e8:	f043 0204 	orr.w	r2, r3, #4
 80067ec:	687b      	ldr	r3, [r7, #4]
 80067ee:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 80067f0:	bf00      	nop
 80067f2:	370c      	adds	r7, #12
 80067f4:	46bd      	mov	sp, r7
 80067f6:	bc80      	pop	{r7}
 80067f8:	4770      	bx	lr

080067fa <LL_ADC_REG_StopConversion>:
  * @rmtoll CR       ADSTP          LL_ADC_REG_StopConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StopConversion(ADC_TypeDef *ADCx)
{
 80067fa:	b480      	push	{r7}
 80067fc:	b083      	sub	sp, #12
 80067fe:	af00      	add	r7, sp, #0
 8006800:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8006802:	687b      	ldr	r3, [r7, #4]
 8006804:	689b      	ldr	r3, [r3, #8]
 8006806:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800680a:	f023 0317 	bic.w	r3, r3, #23
 800680e:	f043 0210 	orr.w	r2, r3, #16
 8006812:	687b      	ldr	r3, [r7, #4]
 8006814:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTP);
}
 8006816:	bf00      	nop
 8006818:	370c      	adds	r7, #12
 800681a:	46bd      	mov	sp, r7
 800681c:	bc80      	pop	{r7}
 800681e:	4770      	bx	lr

08006820 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 8006820:	b480      	push	{r7}
 8006822:	b083      	sub	sp, #12
 8006824:	af00      	add	r7, sp, #0
 8006826:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8006828:	687b      	ldr	r3, [r7, #4]
 800682a:	689b      	ldr	r3, [r3, #8]
 800682c:	f003 0304 	and.w	r3, r3, #4
 8006830:	2b04      	cmp	r3, #4
 8006832:	d101      	bne.n	8006838 <LL_ADC_REG_IsConversionOngoing+0x18>
 8006834:	2301      	movs	r3, #1
 8006836:	e000      	b.n	800683a <LL_ADC_REG_IsConversionOngoing+0x1a>
 8006838:	2300      	movs	r3, #0
}
 800683a:	4618      	mov	r0, r3
 800683c:	370c      	adds	r7, #12
 800683e:	46bd      	mov	sp, r7
 8006840:	bc80      	pop	{r7}
 8006842:	4770      	bx	lr

08006844 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8006844:	b580      	push	{r7, lr}
 8006846:	b088      	sub	sp, #32
 8006848:	af00      	add	r7, sp, #0
 800684a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800684c:	2300      	movs	r3, #0
 800684e:	77fb      	strb	r3, [r7, #31]
  uint32_t tmpCFGR1 = 0UL;
 8006850:	2300      	movs	r3, #0
 8006852:	61bb      	str	r3, [r7, #24]
  uint32_t tmpCFGR2 = 0UL;
 8006854:	2300      	movs	r3, #0
 8006856:	617b      	str	r3, [r7, #20]
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 8006858:	2300      	movs	r3, #0
 800685a:	60bb      	str	r3, [r7, #8]

  /* Check ADC handle */
  if (hadc == NULL)
 800685c:	687b      	ldr	r3, [r7, #4]
 800685e:	2b00      	cmp	r3, #0
 8006860:	d101      	bne.n	8006866 <HAL_ADC_Init+0x22>
  {
    return HAL_ERROR;
 8006862:	2301      	movs	r3, #1
 8006864:	e1ab      	b.n	8006bbe <HAL_ADC_Init+0x37a>
  assert_param(IS_ADC_SAMPLE_TIME(hadc->Init.SamplingTimeCommon2));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  assert_param(IS_ADC_TRIGGER_FREQ(hadc->Init.TriggerFrequencyMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8006866:	687b      	ldr	r3, [r7, #4]
 8006868:	691b      	ldr	r3, [r3, #16]
 800686a:	2b00      	cmp	r3, #0
  /* continuous mode is disabled.                                             */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 800686c:	687b      	ldr	r3, [r7, #4]
 800686e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006870:	2b00      	cmp	r3, #0
 8006872:	d109      	bne.n	8006888 <HAL_ADC_Init+0x44>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8006874:	6878      	ldr	r0, [r7, #4]
 8006876:	f7fd f801 	bl	800387c <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 800687a:	687b      	ldr	r3, [r7, #4]
 800687c:	2200      	movs	r2, #0
 800687e:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8006880:	687b      	ldr	r3, [r7, #4]
 8006882:	2200      	movs	r2, #0
 8006884:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8006888:	687b      	ldr	r3, [r7, #4]
 800688a:	681b      	ldr	r3, [r3, #0]
 800688c:	4618      	mov	r0, r3
 800688e:	f7ff ff44 	bl	800671a <LL_ADC_IsInternalRegulatorEnabled>
 8006892:	4603      	mov	r3, r0
 8006894:	2b00      	cmp	r3, #0
 8006896:	d114      	bne.n	80068c2 <HAL_ADC_Init+0x7e>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 8006898:	687b      	ldr	r3, [r7, #4]
 800689a:	681b      	ldr	r3, [r3, #0]
 800689c:	4618      	mov	r0, r3
 800689e:	f7ff ff18 	bl	80066d2 <LL_ADC_EnableInternalRegulator>
    /* Delay for ADC stabilization time */
    /* Wait loop initialization and execution */
    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * (SystemCoreClock / (100000UL * 2UL)));
 80068a2:	4b9f      	ldr	r3, [pc, #636]	; (8006b20 <HAL_ADC_Init+0x2dc>)
 80068a4:	681b      	ldr	r3, [r3, #0]
 80068a6:	099b      	lsrs	r3, r3, #6
 80068a8:	4a9e      	ldr	r2, [pc, #632]	; (8006b24 <HAL_ADC_Init+0x2e0>)
 80068aa:	fba2 2303 	umull	r2, r3, r2, r3
 80068ae:	099b      	lsrs	r3, r3, #6
 80068b0:	005b      	lsls	r3, r3, #1
 80068b2:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 80068b4:	e002      	b.n	80068bc <HAL_ADC_Init+0x78>
    {
      wait_loop_index--;
 80068b6:	68bb      	ldr	r3, [r7, #8]
 80068b8:	3b01      	subs	r3, #1
 80068ba:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 80068bc:	68bb      	ldr	r3, [r7, #8]
 80068be:	2b00      	cmp	r3, #0
 80068c0:	d1f9      	bne.n	80068b6 <HAL_ADC_Init+0x72>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 80068c2:	687b      	ldr	r3, [r7, #4]
 80068c4:	681b      	ldr	r3, [r3, #0]
 80068c6:	4618      	mov	r0, r3
 80068c8:	f7ff ff27 	bl	800671a <LL_ADC_IsInternalRegulatorEnabled>
 80068cc:	4603      	mov	r3, r0
 80068ce:	2b00      	cmp	r3, #0
 80068d0:	d10d      	bne.n	80068ee <HAL_ADC_Init+0xaa>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80068d2:	687b      	ldr	r3, [r7, #4]
 80068d4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80068d6:	f043 0210 	orr.w	r2, r3, #16
 80068da:	687b      	ldr	r3, [r7, #4]
 80068dc:	659a      	str	r2, [r3, #88]	; 0x58

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80068de:	687b      	ldr	r3, [r7, #4]
 80068e0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80068e2:	f043 0201 	orr.w	r2, r3, #1
 80068e6:	687b      	ldr	r3, [r7, #4]
 80068e8:	65da      	str	r2, [r3, #92]	; 0x5c

    tmp_hal_status = HAL_ERROR;
 80068ea:	2301      	movs	r3, #1
 80068ec:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80068ee:	687b      	ldr	r3, [r7, #4]
 80068f0:	681b      	ldr	r3, [r3, #0]
 80068f2:	4618      	mov	r0, r3
 80068f4:	f7ff ff94 	bl	8006820 <LL_ADC_REG_IsConversionOngoing>
 80068f8:	60f8      	str	r0, [r7, #12]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 80068fa:	687b      	ldr	r3, [r7, #4]
 80068fc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80068fe:	f003 0310 	and.w	r3, r3, #16
 8006902:	2b00      	cmp	r3, #0
 8006904:	f040 8152 	bne.w	8006bac <HAL_ADC_Init+0x368>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 8006908:	68fb      	ldr	r3, [r7, #12]
 800690a:	2b00      	cmp	r3, #0
 800690c:	f040 814e 	bne.w	8006bac <HAL_ADC_Init+0x368>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8006910:	687b      	ldr	r3, [r7, #4]
 8006912:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006914:	f423 7381 	bic.w	r3, r3, #258	; 0x102
 8006918:	f043 0202 	orr.w	r2, r3, #2
 800691c:	687b      	ldr	r3, [r7, #4]
 800691e:	659a      	str	r2, [r3, #88]	; 0x58
    /*  - Oversampling                                                        */
    /*  - Trigger frequency mode                                              */
    /* Note: If low power mode AutoPowerOff is enabled, ADC enable            */
    /*       and disable phases are performed automatically by hardware       */
    /*       (in this case, flag ADC_FLAG_RDY is not set).                    */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8006920:	687b      	ldr	r3, [r7, #4]
 8006922:	681b      	ldr	r3, [r3, #0]
 8006924:	4618      	mov	r0, r3
 8006926:	f7ff ff31 	bl	800678c <LL_ADC_IsEnabled>
 800692a:	4603      	mov	r3, r0
 800692c:	2b00      	cmp	r3, #0
 800692e:	d14a      	bne.n	80069c6 <HAL_ADC_Init+0x182>
      /* parameters):                                                         */
      /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
      /*     (set into HAL_ADC_ConfigChannel() )                              */

      /* Configuration of ADC resolution                                      */
      MODIFY_REG(hadc->Instance->CFGR1,
 8006930:	687b      	ldr	r3, [r7, #4]
 8006932:	681b      	ldr	r3, [r3, #0]
 8006934:	68db      	ldr	r3, [r3, #12]
 8006936:	f023 0118 	bic.w	r1, r3, #24
 800693a:	687b      	ldr	r3, [r7, #4]
 800693c:	689a      	ldr	r2, [r3, #8]
 800693e:	687b      	ldr	r3, [r7, #4]
 8006940:	681b      	ldr	r3, [r3, #0]
 8006942:	430a      	orrs	r2, r1
 8006944:	60da      	str	r2, [r3, #12]
                 ADC_CFGR1_RES,
                 hadc->Init.Resolution);

      tmpCFGR2 |= ((hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 8006946:	687b      	ldr	r3, [r7, #4]
 8006948:	685b      	ldr	r3, [r3, #4]
 800694a:	f003 4240 	and.w	r2, r3, #3221225472	; 0xc0000000
                   hadc->Init.Oversampling.Ratio         |
 800694e:	687b      	ldr	r3, [r7, #4]
 8006950:	6c1b      	ldr	r3, [r3, #64]	; 0x40
      tmpCFGR2 |= ((hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 8006952:	431a      	orrs	r2, r3
                   hadc->Init.Oversampling.RightBitShift |
 8006954:	687b      	ldr	r3, [r7, #4]
 8006956:	6c5b      	ldr	r3, [r3, #68]	; 0x44
                   hadc->Init.Oversampling.Ratio         |
 8006958:	431a      	orrs	r2, r3
                   hadc->Init.Oversampling.TriggeredMode |
 800695a:	687b      	ldr	r3, [r7, #4]
 800695c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
                   hadc->Init.Oversampling.RightBitShift |
 800695e:	431a      	orrs	r2, r3
                   hadc->Init.TriggerFrequencyMode
 8006960:	687b      	ldr	r3, [r7, #4]
 8006962:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
                   hadc->Init.Oversampling.TriggeredMode |
 8006964:	4313      	orrs	r3, r2
      tmpCFGR2 |= ((hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 8006966:	697a      	ldr	r2, [r7, #20]
 8006968:	4313      	orrs	r3, r2
 800696a:	617b      	str	r3, [r7, #20]
                  );

      if (hadc->Init.OversamplingMode == ENABLE)
 800696c:	687b      	ldr	r3, [r7, #4]
 800696e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006972:	2b01      	cmp	r3, #1
 8006974:	d103      	bne.n	800697e <HAL_ADC_Init+0x13a>
      {
        SET_BIT(tmpCFGR2, ADC_CFGR2_OVSE);
 8006976:	697b      	ldr	r3, [r7, #20]
 8006978:	f043 0301 	orr.w	r3, r3, #1
 800697c:	617b      	str	r3, [r7, #20]
      }

      MODIFY_REG(hadc->Instance->CFGR2,
 800697e:	687b      	ldr	r3, [r7, #4]
 8006980:	681b      	ldr	r3, [r3, #0]
 8006982:	691a      	ldr	r2, [r3, #16]
 8006984:	4b68      	ldr	r3, [pc, #416]	; (8006b28 <HAL_ADC_Init+0x2e4>)
 8006986:	4013      	ands	r3, r2
 8006988:	687a      	ldr	r2, [r7, #4]
 800698a:	6812      	ldr	r2, [r2, #0]
 800698c:	6979      	ldr	r1, [r7, #20]
 800698e:	430b      	orrs	r3, r1
 8006990:	6113      	str	r3, [r2, #16]
                 ADC_CFGR2_TOVS,
                 tmpCFGR2);

      /* Configuration of ADC clock mode: asynchronous clock source           */
      /* with selectable prescaler.                                           */
      if (((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV1) &&
 8006992:	687b      	ldr	r3, [r7, #4]
 8006994:	685b      	ldr	r3, [r3, #4]
 8006996:	f1b3 4f40 	cmp.w	r3, #3221225472	; 0xc0000000
 800699a:	d014      	beq.n	80069c6 <HAL_ADC_Init+0x182>
          ((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV2) &&
 800699c:	687b      	ldr	r3, [r7, #4]
 800699e:	685b      	ldr	r3, [r3, #4]
      if (((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV1) &&
 80069a0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80069a4:	d00f      	beq.n	80069c6 <HAL_ADC_Init+0x182>
          ((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV4))
 80069a6:	687b      	ldr	r3, [r7, #4]
 80069a8:	685b      	ldr	r3, [r3, #4]
          ((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV2) &&
 80069aa:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80069ae:	d00a      	beq.n	80069c6 <HAL_ADC_Init+0x182>
      {
        MODIFY_REG(ADC_COMMON->CCR,
 80069b0:	4b5e      	ldr	r3, [pc, #376]	; (8006b2c <HAL_ADC_Init+0x2e8>)
 80069b2:	681b      	ldr	r3, [r3, #0]
 80069b4:	f423 1270 	bic.w	r2, r3, #3932160	; 0x3c0000
 80069b8:	687b      	ldr	r3, [r7, #4]
 80069ba:	685b      	ldr	r3, [r3, #4]
 80069bc:	f403 1370 	and.w	r3, r3, #3932160	; 0x3c0000
 80069c0:	495a      	ldr	r1, [pc, #360]	; (8006b2c <HAL_ADC_Init+0x2e8>)
 80069c2:	4313      	orrs	r3, r2
 80069c4:	600b      	str	r3, [r1, #0]
    /*  - external trigger polarity                                           */
    /*  - data alignment                                                      */
    /*  - resolution                                                          */
    /*  - scan direction                                                      */
    /*  - DMA continuous request                                              */
    tmpCFGR1 |= (ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)      |
 80069c6:	687b      	ldr	r3, [r7, #4]
 80069c8:	7e1b      	ldrb	r3, [r3, #24]
 80069ca:	039a      	lsls	r2, r3, #14
                 ADC_CFGR1_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)   |
 80069cc:	687b      	ldr	r3, [r7, #4]
 80069ce:	7e5b      	ldrb	r3, [r3, #25]
 80069d0:	03db      	lsls	r3, r3, #15
    tmpCFGR1 |= (ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)      |
 80069d2:	431a      	orrs	r2, r3
                 ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)  |
 80069d4:	687b      	ldr	r3, [r7, #4]
 80069d6:	7e9b      	ldrb	r3, [r3, #26]
 80069d8:	035b      	lsls	r3, r3, #13
                 ADC_CFGR1_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)   |
 80069da:	4313      	orrs	r3, r2
                 ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                          |
 80069dc:	687a      	ldr	r2, [r7, #4]
 80069de:	6b12      	ldr	r2, [r2, #48]	; 0x30
 80069e0:	2a00      	cmp	r2, #0
 80069e2:	d002      	beq.n	80069ea <HAL_ADC_Init+0x1a6>
 80069e4:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80069e8:	e000      	b.n	80069ec <HAL_ADC_Init+0x1a8>
 80069ea:	2200      	movs	r2, #0
                 ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)  |
 80069ec:	431a      	orrs	r2, r3
                 hadc->Init.DataAlign                                           |
 80069ee:	687b      	ldr	r3, [r7, #4]
 80069f0:	68db      	ldr	r3, [r3, #12]
                 ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                          |
 80069f2:	431a      	orrs	r2, r3
                 ADC_SCAN_SEQ_MODE(hadc->Init.ScanConvMode)                     |
 80069f4:	687b      	ldr	r3, [r7, #4]
 80069f6:	691b      	ldr	r3, [r3, #16]
 80069f8:	2b00      	cmp	r3, #0
 80069fa:	da04      	bge.n	8006a06 <HAL_ADC_Init+0x1c2>
 80069fc:	687b      	ldr	r3, [r7, #4]
 80069fe:	691b      	ldr	r3, [r3, #16]
 8006a00:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8006a04:	e001      	b.n	8006a0a <HAL_ADC_Init+0x1c6>
 8006a06:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
                 hadc->Init.DataAlign                                           |
 8006a0a:	431a      	orrs	r2, r3
                 ADC_CFGR1_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8006a0c:	687b      	ldr	r3, [r7, #4]
 8006a0e:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 8006a12:	005b      	lsls	r3, r3, #1
                 ADC_SCAN_SEQ_MODE(hadc->Init.ScanConvMode)                     |
 8006a14:	4313      	orrs	r3, r2
    tmpCFGR1 |= (ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)      |
 8006a16:	69ba      	ldr	r2, [r7, #24]
 8006a18:	4313      	orrs	r3, r2
 8006a1a:	61bb      	str	r3, [r7, #24]

    /* Update setting of discontinuous mode only if continuous mode is disabled */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8006a1c:	687b      	ldr	r3, [r7, #4]
 8006a1e:	f893 3020 	ldrb.w	r3, [r3, #32]
 8006a22:	2b01      	cmp	r3, #1
 8006a24:	d114      	bne.n	8006a50 <HAL_ADC_Init+0x20c>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 8006a26:	687b      	ldr	r3, [r7, #4]
 8006a28:	7e9b      	ldrb	r3, [r3, #26]
 8006a2a:	2b00      	cmp	r3, #0
 8006a2c:	d104      	bne.n	8006a38 <HAL_ADC_Init+0x1f4>
      {
        /* Enable the selected ADC group regular discontinuous mode */
        tmpCFGR1 |= ADC_CFGR1_DISCEN;
 8006a2e:	69bb      	ldr	r3, [r7, #24]
 8006a30:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8006a34:	61bb      	str	r3, [r7, #24]
 8006a36:	e00b      	b.n	8006a50 <HAL_ADC_Init+0x20c>
        /* ADC regular group discontinuous was intended to be enabled,        */
        /* but ADC regular group modes continuous and sequencer discontinuous */
        /* cannot be enabled simultaneously.                                  */

        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8006a38:	687b      	ldr	r3, [r7, #4]
 8006a3a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006a3c:	f043 0220 	orr.w	r2, r3, #32
 8006a40:	687b      	ldr	r3, [r7, #4]
 8006a42:	659a      	str	r2, [r3, #88]	; 0x58

        /* Set ADC error code to ADC peripheral internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8006a44:	687b      	ldr	r3, [r7, #4]
 8006a46:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006a48:	f043 0201 	orr.w	r2, r3, #1
 8006a4c:	687b      	ldr	r3, [r7, #4]
 8006a4e:	65da      	str	r2, [r3, #92]	; 0x5c
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8006a50:	687b      	ldr	r3, [r7, #4]
 8006a52:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006a54:	2b00      	cmp	r3, #0
 8006a56:	d009      	beq.n	8006a6c <HAL_ADC_Init+0x228>
    {
      tmpCFGR1 |= ((hadc->Init.ExternalTrigConv & ADC_CFGR1_EXTSEL) |
 8006a58:	687b      	ldr	r3, [r7, #4]
 8006a5a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006a5c:	f403 72e0 	and.w	r2, r3, #448	; 0x1c0
                   hadc->Init.ExternalTrigConvEdge);
 8006a60:	687b      	ldr	r3, [r7, #4]
 8006a62:	6a9b      	ldr	r3, [r3, #40]	; 0x28
      tmpCFGR1 |= ((hadc->Init.ExternalTrigConv & ADC_CFGR1_EXTSEL) |
 8006a64:	4313      	orrs	r3, r2
 8006a66:	69ba      	ldr	r2, [r7, #24]
 8006a68:	4313      	orrs	r3, r2
 8006a6a:	61bb      	str	r3, [r7, #24]
    }

    /* Update ADC configuration register with previous settings */
    MODIFY_REG(hadc->Instance->CFGR1,
 8006a6c:	687b      	ldr	r3, [r7, #4]
 8006a6e:	681b      	ldr	r3, [r3, #0]
 8006a70:	68db      	ldr	r3, [r3, #12]
 8006a72:	f423 33fe 	bic.w	r3, r3, #130048	; 0x1fc00
 8006a76:	f423 73f3 	bic.w	r3, r3, #486	; 0x1e6
 8006a7a:	687a      	ldr	r2, [r7, #4]
 8006a7c:	6812      	ldr	r2, [r2, #0]
 8006a7e:	69b9      	ldr	r1, [r7, #24]
 8006a80:	430b      	orrs	r3, r1
 8006a82:	60d3      	str	r3, [r2, #12]
               ADC_CFGR1_ALIGN   |
               ADC_CFGR1_SCANDIR |
               ADC_CFGR1_DMACFG,
               tmpCFGR1);

    MODIFY_REG(hadc->Instance->CFGR2,
 8006a84:	687b      	ldr	r3, [r7, #4]
 8006a86:	681b      	ldr	r3, [r3, #0]
 8006a88:	691a      	ldr	r2, [r3, #16]
 8006a8a:	4b29      	ldr	r3, [pc, #164]	; (8006b30 <HAL_ADC_Init+0x2ec>)
 8006a8c:	4013      	ands	r3, r2
 8006a8e:	687a      	ldr	r2, [r7, #4]
 8006a90:	6812      	ldr	r2, [r2, #0]
 8006a92:	6979      	ldr	r1, [r7, #20]
 8006a94:	430b      	orrs	r3, r1
 8006a96:	6113      	str	r3, [r2, #16]
               ADC_CFGR2_OVSS   |
               ADC_CFGR2_TOVS,
               tmpCFGR2);

    /* Channel sampling time configuration */
    LL_ADC_SetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1, hadc->Init.SamplingTimeCommon1);
 8006a98:	687b      	ldr	r3, [r7, #4]
 8006a9a:	6818      	ldr	r0, [r3, #0]
 8006a9c:	687b      	ldr	r3, [r7, #4]
 8006a9e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006aa0:	461a      	mov	r2, r3
 8006aa2:	2100      	movs	r1, #0
 8006aa4:	f7ff fd83 	bl	80065ae <LL_ADC_SetSamplingTimeCommonChannels>
    LL_ADC_SetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_2, hadc->Init.SamplingTimeCommon2);
 8006aa8:	687b      	ldr	r3, [r7, #4]
 8006aaa:	6818      	ldr	r0, [r3, #0]
 8006aac:	687b      	ldr	r3, [r7, #4]
 8006aae:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006ab0:	461a      	mov	r2, r3
 8006ab2:	4920      	ldr	r1, [pc, #128]	; (8006b34 <HAL_ADC_Init+0x2f0>)
 8006ab4:	f7ff fd7b 	bl	80065ae <LL_ADC_SetSamplingTimeCommonChannels>
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */
    /*   Channels must be configured into each rank using function            */
    /*   "HAL_ADC_ConfigChannel()".                                           */
    if (hadc->Init.ScanConvMode == ADC_SCAN_DISABLE)
 8006ab8:	687b      	ldr	r3, [r7, #4]
 8006aba:	691b      	ldr	r3, [r3, #16]
 8006abc:	2b00      	cmp	r3, #0
 8006abe:	d108      	bne.n	8006ad2 <HAL_ADC_Init+0x28e>
    {
      /* Set sequencer scan length by clearing ranks above rank 1             */
      /* and do not modify rank 1 value.                                      */
      SET_BIT(hadc->Instance->CHSELR,
 8006ac0:	687b      	ldr	r3, [r7, #4]
 8006ac2:	681b      	ldr	r3, [r3, #0]
 8006ac4:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8006ac6:	687b      	ldr	r3, [r7, #4]
 8006ac8:	681b      	ldr	r3, [r3, #0]
 8006aca:	f062 020f 	orn	r2, r2, #15
 8006ace:	629a      	str	r2, [r3, #40]	; 0x28
 8006ad0:	e047      	b.n	8006b62 <HAL_ADC_Init+0x31e>
              ADC_CHSELR_SQ2_TO_SQ8);
    }
    else if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8006ad2:	687b      	ldr	r3, [r7, #4]
 8006ad4:	691b      	ldr	r3, [r3, #16]
 8006ad6:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8006ada:	d142      	bne.n	8006b62 <HAL_ADC_Init+0x31e>
    {
      /* Count number of ranks available in HAL ADC handle variable */
      uint32_t ADCGroupRegularSequencerRanksCount;

      /* Parse all ranks from 1 to 8 */
      for (ADCGroupRegularSequencerRanksCount = 0UL; ADCGroupRegularSequencerRanksCount < (8UL); ADCGroupRegularSequencerRanksCount++)
 8006adc:	2300      	movs	r3, #0
 8006ade:	613b      	str	r3, [r7, #16]
 8006ae0:	e00c      	b.n	8006afc <HAL_ADC_Init+0x2b8>
      {
        /* Check each sequencer rank until value of end of sequence */
        if (((hadc->ADCGroupRegularSequencerRanks >> (ADCGroupRegularSequencerRanksCount * 4UL)) & ADC_CHSELR_SQ1) ==
 8006ae2:	687b      	ldr	r3, [r7, #4]
 8006ae4:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8006ae6:	693b      	ldr	r3, [r7, #16]
 8006ae8:	009b      	lsls	r3, r3, #2
 8006aea:	fa22 f303 	lsr.w	r3, r2, r3
 8006aee:	f003 030f 	and.w	r3, r3, #15
 8006af2:	2b0f      	cmp	r3, #15
 8006af4:	d006      	beq.n	8006b04 <HAL_ADC_Init+0x2c0>
      for (ADCGroupRegularSequencerRanksCount = 0UL; ADCGroupRegularSequencerRanksCount < (8UL); ADCGroupRegularSequencerRanksCount++)
 8006af6:	693b      	ldr	r3, [r7, #16]
 8006af8:	3301      	adds	r3, #1
 8006afa:	613b      	str	r3, [r7, #16]
 8006afc:	693b      	ldr	r3, [r7, #16]
 8006afe:	2b07      	cmp	r3, #7
 8006b00:	d9ef      	bls.n	8006ae2 <HAL_ADC_Init+0x29e>
 8006b02:	e000      	b.n	8006b06 <HAL_ADC_Init+0x2c2>
            ADC_CHSELR_SQ1)
        {
          break;
 8006b04:	bf00      	nop
        }
      }

      if (ADCGroupRegularSequencerRanksCount == 1UL)
 8006b06:	693b      	ldr	r3, [r7, #16]
 8006b08:	2b01      	cmp	r3, #1
 8006b0a:	d115      	bne.n	8006b38 <HAL_ADC_Init+0x2f4>
      {
        /* Set ADC group regular sequencer:                                   */
        /* Set sequencer scan length by clearing ranks above rank 1           */
        /* and do not modify rank 1 value.                                    */
        SET_BIT(hadc->Instance->CHSELR,
 8006b0c:	687b      	ldr	r3, [r7, #4]
 8006b0e:	681b      	ldr	r3, [r3, #0]
 8006b10:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8006b12:	687b      	ldr	r3, [r7, #4]
 8006b14:	681b      	ldr	r3, [r3, #0]
 8006b16:	f062 020f 	orn	r2, r2, #15
 8006b1a:	629a      	str	r2, [r3, #40]	; 0x28
 8006b1c:	e021      	b.n	8006b62 <HAL_ADC_Init+0x31e>
 8006b1e:	bf00      	nop
 8006b20:	2000007c 	.word	0x2000007c
 8006b24:	053e2d63 	.word	0x053e2d63
 8006b28:	1ffffc02 	.word	0x1ffffc02
 8006b2c:	40012708 	.word	0x40012708
 8006b30:	dffffc02 	.word	0xdffffc02
 8006b34:	03ffff04 	.word	0x03ffff04
        /*          therefore after the first call of "HAL_ADC_Init()",       */
        /*          each rank corresponding to parameter "NbrOfConversion"    */
        /*          must be set using "HAL_ADC_ConfigChannel()".              */
        /*  - Set sequencer scan length by clearing ranks above maximum rank  */
        /*    and do not modify other ranks value.                            */
        MODIFY_REG(hadc->Instance->CHSELR,
 8006b38:	687b      	ldr	r3, [r7, #4]
 8006b3a:	681b      	ldr	r3, [r3, #0]
 8006b3c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006b3e:	687b      	ldr	r3, [r7, #4]
 8006b40:	69db      	ldr	r3, [r3, #28]
 8006b42:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8006b46:	3b01      	subs	r3, #1
 8006b48:	009b      	lsls	r3, r3, #2
 8006b4a:	f003 031c 	and.w	r3, r3, #28
 8006b4e:	f06f 020f 	mvn.w	r2, #15
 8006b52:	fa02 f103 	lsl.w	r1, r2, r3
 8006b56:	687b      	ldr	r3, [r7, #4]
 8006b58:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8006b5a:	687b      	ldr	r3, [r7, #4]
 8006b5c:	681b      	ldr	r3, [r3, #0]
 8006b5e:	430a      	orrs	r2, r1
 8006b60:	629a      	str	r2, [r3, #40]	; 0x28
    /* Check back that ADC registers have effectively been configured to      */
    /* ensure of no potential problem of ADC core peripheral clocking.        */
    /* Check through register CFGR1 (excluding analog watchdog configuration: */
    /* set into separate dedicated function, and bits of ADC resolution set   */
    /* out of temporary variable 'tmpCFGR1').                                 */
    if ((hadc->Instance->CFGR1 & ~(ADC_CFGR1_AWD1CH | ADC_CFGR1_AWD1EN | ADC_CFGR1_AWD1SGL | ADC_CFGR1_RES))
 8006b62:	687b      	ldr	r3, [r7, #4]
 8006b64:	681b      	ldr	r3, [r3, #0]
 8006b66:	68da      	ldr	r2, [r3, #12]
 8006b68:	4b17      	ldr	r3, [pc, #92]	; (8006bc8 <HAL_ADC_Init+0x384>)
 8006b6a:	4013      	ands	r3, r2
 8006b6c:	69ba      	ldr	r2, [r7, #24]
 8006b6e:	429a      	cmp	r2, r3
 8006b70:	d10b      	bne.n	8006b8a <HAL_ADC_Init+0x346>
        == tmpCFGR1)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 8006b72:	687b      	ldr	r3, [r7, #4]
 8006b74:	2200      	movs	r2, #0
 8006b76:	65da      	str	r2, [r3, #92]	; 0x5c

      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8006b78:	687b      	ldr	r3, [r7, #4]
 8006b7a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006b7c:	f023 0303 	bic.w	r3, r3, #3
 8006b80:	f043 0201 	orr.w	r2, r3, #1
 8006b84:	687b      	ldr	r3, [r7, #4]
 8006b86:	659a      	str	r2, [r3, #88]	; 0x58
    if ((hadc->Instance->CFGR1 & ~(ADC_CFGR1_AWD1CH | ADC_CFGR1_AWD1EN | ADC_CFGR1_AWD1SGL | ADC_CFGR1_RES))
 8006b88:	e018      	b.n	8006bbc <HAL_ADC_Init+0x378>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8006b8a:	687b      	ldr	r3, [r7, #4]
 8006b8c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006b8e:	f023 0312 	bic.w	r3, r3, #18
 8006b92:	f043 0210 	orr.w	r2, r3, #16
 8006b96:	687b      	ldr	r3, [r7, #4]
 8006b98:	659a      	str	r2, [r3, #88]	; 0x58
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8006b9a:	687b      	ldr	r3, [r7, #4]
 8006b9c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006b9e:	f043 0201 	orr.w	r2, r3, #1
 8006ba2:	687b      	ldr	r3, [r7, #4]
 8006ba4:	65da      	str	r2, [r3, #92]	; 0x5c

      tmp_hal_status = HAL_ERROR;
 8006ba6:	2301      	movs	r3, #1
 8006ba8:	77fb      	strb	r3, [r7, #31]
    if ((hadc->Instance->CFGR1 & ~(ADC_CFGR1_AWD1CH | ADC_CFGR1_AWD1EN | ADC_CFGR1_AWD1SGL | ADC_CFGR1_RES))
 8006baa:	e007      	b.n	8006bbc <HAL_ADC_Init+0x378>

  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8006bac:	687b      	ldr	r3, [r7, #4]
 8006bae:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006bb0:	f043 0210 	orr.w	r2, r3, #16
 8006bb4:	687b      	ldr	r3, [r7, #4]
 8006bb6:	659a      	str	r2, [r3, #88]	; 0x58

    tmp_hal_status = HAL_ERROR;
 8006bb8:	2301      	movs	r3, #1
 8006bba:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 8006bbc:	7ffb      	ldrb	r3, [r7, #31]
}
 8006bbe:	4618      	mov	r0, r3
 8006bc0:	3720      	adds	r7, #32
 8006bc2:	46bd      	mov	sp, r7
 8006bc4:	bd80      	pop	{r7, pc}
 8006bc6:	bf00      	nop
 8006bc8:	833fffe7 	.word	0x833fffe7

08006bcc <HAL_ADC_DeInit>:
  *         and is particularly interesting before entering MCU low-power modes.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_DeInit(ADC_HandleTypeDef *hadc)
{
 8006bcc:	b580      	push	{r7, lr}
 8006bce:	b084      	sub	sp, #16
 8006bd0:	af00      	add	r7, sp, #0
 8006bd2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;

  /* Check ADC handle */
  if (hadc == NULL)
 8006bd4:	687b      	ldr	r3, [r7, #4]
 8006bd6:	2b00      	cmp	r3, #0
 8006bd8:	d101      	bne.n	8006bde <HAL_ADC_DeInit+0x12>
  {
    return HAL_ERROR;
 8006bda:	2301      	movs	r3, #1
 8006bdc:	e06a      	b.n	8006cb4 <HAL_ADC_DeInit+0xe8>

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL);
 8006bde:	687b      	ldr	r3, [r7, #4]
 8006be0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006be2:	f043 0202 	orr.w	r2, r3, #2
 8006be6:	687b      	ldr	r3, [r7, #4]
 8006be8:	659a      	str	r2, [r3, #88]	; 0x58

  /* Stop potential conversion on going, on regular group */
  tmp_hal_status = ADC_ConversionStop(hadc);
 8006bea:	6878      	ldr	r0, [r7, #4]
 8006bec:	f000 fab6 	bl	800715c <ADC_ConversionStop>
 8006bf0:	4603      	mov	r3, r0
 8006bf2:	73fb      	strb	r3, [r7, #15]

  /* Disable ADC peripheral if conversions are effectively stopped */
  if (tmp_hal_status == HAL_OK)
 8006bf4:	7bfb      	ldrb	r3, [r7, #15]
 8006bf6:	2b00      	cmp	r3, #0
 8006bf8:	d10f      	bne.n	8006c1a <HAL_ADC_DeInit+0x4e>
  {
    /* Disable the ADC peripheral */
    tmp_hal_status = ADC_Disable(hadc);
 8006bfa:	6878      	ldr	r0, [r7, #4]
 8006bfc:	f000 fb6a 	bl	80072d4 <ADC_Disable>
 8006c00:	4603      	mov	r3, r0
 8006c02:	73fb      	strb	r3, [r7, #15]

    /* Check if ADC is effectively disabled */
    if (tmp_hal_status == HAL_OK)
 8006c04:	7bfb      	ldrb	r3, [r7, #15]
 8006c06:	2b00      	cmp	r3, #0
 8006c08:	d102      	bne.n	8006c10 <HAL_ADC_DeInit+0x44>
    {
      /* Change ADC state */
      hadc->State = HAL_ADC_STATE_READY;
 8006c0a:	687b      	ldr	r3, [r7, #4]
 8006c0c:	2201      	movs	r2, #1
 8006c0e:	659a      	str	r2, [r3, #88]	; 0x58
    }

    /* Disable ADC internal voltage regulator */
    LL_ADC_DisableInternalRegulator(hadc->Instance);
 8006c10:	687b      	ldr	r3, [r7, #4]
 8006c12:	681b      	ldr	r3, [r3, #0]
 8006c14:	4618      	mov	r0, r3
 8006c16:	f7ff fd6f 	bl	80066f8 <LL_ADC_DisableInternalRegulator>
  /*       in HAL_ADC_MspDeInit() to reset the ADC peripheral using           */
  /*       system RCC hard reset.                                             */

  /* ========== Reset ADC registers ========== */
  /* Reset register IER */
  __HAL_ADC_DISABLE_IT(hadc, (ADC_IT_AWD3  | ADC_IT_AWD2 |
 8006c1a:	687b      	ldr	r3, [r7, #4]
 8006c1c:	681b      	ldr	r3, [r3, #0]
 8006c1e:	685b      	ldr	r3, [r3, #4]
 8006c20:	687a      	ldr	r2, [r7, #4]
 8006c22:	6812      	ldr	r2, [r2, #0]
 8006c24:	f423 7367 	bic.w	r3, r3, #924	; 0x39c
 8006c28:	f023 0303 	bic.w	r3, r3, #3
 8006c2c:	6053      	str	r3, [r2, #4]
                              ADC_IT_AWD1  | ADC_IT_OVR  |
                              ADC_IT_EOS   | ADC_IT_EOC  |
                              ADC_IT_EOSMP | ADC_IT_RDY));

  /* Reset register ISR */
  __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_AWD3  | ADC_FLAG_AWD2 |
 8006c2e:	687b      	ldr	r3, [r7, #4]
 8006c30:	681b      	ldr	r3, [r3, #0]
 8006c32:	f240 329f 	movw	r2, #927	; 0x39f
 8006c36:	601a      	str	r2, [r3, #0]
  /* Reset register CR */
  /* Bits ADC_CR_ADCAL, ADC_CR_ADSTP, ADC_CR_ADSTART are in access mode     */
  /* "read-set": no direct reset applicable.                                */

  /* Reset register CFGR1 */
  hadc->Instance->CFGR1 &= ~(ADC_CFGR1_AWD1CH   | ADC_CFGR1_AWD1EN  | ADC_CFGR1_AWD1SGL | ADC_CFGR1_DISCEN |
 8006c38:	687b      	ldr	r3, [r7, #4]
 8006c3a:	681b      	ldr	r3, [r3, #0]
 8006c3c:	68d9      	ldr	r1, [r3, #12]
 8006c3e:	687b      	ldr	r3, [r7, #4]
 8006c40:	681a      	ldr	r2, [r3, #0]
 8006c42:	4b1e      	ldr	r3, [pc, #120]	; (8006cbc <HAL_ADC_DeInit+0xf0>)
 8006c44:	400b      	ands	r3, r1
 8006c46:	60d3      	str	r3, [r2, #12]
                             ADC_CFGR1_SCANDIR | ADC_CFGR1_DMACFG | ADC_CFGR1_DMAEN);

  /* Reset register CFGR2 */
  /* Note: Update of ADC clock mode is conditioned to ADC state disabled:   */
  /*       already done above.                                              */
  hadc->Instance->CFGR2 &= ~ADC_CFGR2_CKMODE;
 8006c48:	687b      	ldr	r3, [r7, #4]
 8006c4a:	681b      	ldr	r3, [r3, #0]
 8006c4c:	691a      	ldr	r2, [r3, #16]
 8006c4e:	687b      	ldr	r3, [r7, #4]
 8006c50:	681b      	ldr	r3, [r3, #0]
 8006c52:	f022 4240 	bic.w	r2, r2, #3221225472	; 0xc0000000
 8006c56:	611a      	str	r2, [r3, #16]

  /* Reset register SMPR */
  hadc->Instance->SMPR &= ~ADC_SMPR_SMP1;
 8006c58:	687b      	ldr	r3, [r7, #4]
 8006c5a:	681b      	ldr	r3, [r3, #0]
 8006c5c:	695a      	ldr	r2, [r3, #20]
 8006c5e:	687b      	ldr	r3, [r7, #4]
 8006c60:	681b      	ldr	r3, [r3, #0]
 8006c62:	f022 0207 	bic.w	r2, r2, #7
 8006c66:	615a      	str	r2, [r3, #20]

  /* Reset register TR1 */
  hadc->Instance->TR1 &= ~(ADC_TR1_HT1 | ADC_TR1_LT1);
 8006c68:	687b      	ldr	r3, [r7, #4]
 8006c6a:	681b      	ldr	r3, [r3, #0]
 8006c6c:	6a1a      	ldr	r2, [r3, #32]
 8006c6e:	687b      	ldr	r3, [r7, #4]
 8006c70:	681b      	ldr	r3, [r3, #0]
 8006c72:	f002 22f0 	and.w	r2, r2, #4026593280	; 0xf000f000
 8006c76:	621a      	str	r2, [r3, #32]

  /* Reset register CHSELR */
  hadc->Instance->CHSELR &= ~(ADC_CHSELR_SQ_ALL);
 8006c78:	687b      	ldr	r3, [r7, #4]
 8006c7a:	681b      	ldr	r3, [r3, #0]
 8006c7c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006c7e:	687b      	ldr	r3, [r7, #4]
 8006c80:	681b      	ldr	r3, [r3, #0]
 8006c82:	2200      	movs	r2, #0
 8006c84:	629a      	str	r2, [r3, #40]	; 0x28

  /* Reset register DR */
  /* bits in access mode read only, no direct reset applicable */

  /* Reset register CCR */
  ADC_COMMON->CCR &= ~(ADC_CCR_VBATEN | ADC_CCR_TSEN | ADC_CCR_VREFEN | ADC_CCR_PRESC);
 8006c86:	4b0e      	ldr	r3, [pc, #56]	; (8006cc0 <HAL_ADC_DeInit+0xf4>)
 8006c88:	681b      	ldr	r3, [r3, #0]
 8006c8a:	4a0d      	ldr	r2, [pc, #52]	; (8006cc0 <HAL_ADC_DeInit+0xf4>)
 8006c8c:	f023 73fe 	bic.w	r3, r3, #33292288	; 0x1fc0000
 8006c90:	6013      	str	r3, [r2, #0]

  /* DeInit the low level hardware */
  hadc->MspDeInitCallback(hadc);
#else
  /* DeInit the low level hardware */
  HAL_ADC_MspDeInit(hadc);
 8006c92:	6878      	ldr	r0, [r7, #4]
 8006c94:	f7fc fe06 	bl	80038a4 <HAL_ADC_MspDeInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

  /* Reset HAL ADC handle variable */
  hadc->ADCGroupRegularSequencerRanks = 0x00000000UL;
 8006c98:	687b      	ldr	r3, [r7, #4]
 8006c9a:	2200      	movs	r2, #0
 8006c9c:	661a      	str	r2, [r3, #96]	; 0x60

  /* Set ADC error code to none */
  ADC_CLEAR_ERRORCODE(hadc);
 8006c9e:	687b      	ldr	r3, [r7, #4]
 8006ca0:	2200      	movs	r2, #0
 8006ca2:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Set ADC state */
  hadc->State = HAL_ADC_STATE_RESET;
 8006ca4:	687b      	ldr	r3, [r7, #4]
 8006ca6:	2200      	movs	r2, #0
 8006ca8:	659a      	str	r2, [r3, #88]	; 0x58

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8006caa:	687b      	ldr	r3, [r7, #4]
 8006cac:	2200      	movs	r2, #0
 8006cae:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54

  /* Return function status */
  return tmp_hal_status;
 8006cb2:	7bfb      	ldrb	r3, [r7, #15]
}
 8006cb4:	4618      	mov	r0, r3
 8006cb6:	3710      	adds	r7, #16
 8006cb8:	46bd      	mov	sp, r7
 8006cba:	bd80      	pop	{r7, pc}
 8006cbc:	833e0200 	.word	0x833e0200
 8006cc0:	40012708 	.word	0x40012708

08006cc4 <HAL_ADC_Start>:
  * @note   Interruptions enabled in this function: None.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef *hadc)
{
 8006cc4:	b580      	push	{r7, lr}
 8006cc6:	b084      	sub	sp, #16
 8006cc8:	af00      	add	r7, sp, #0
 8006cca:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8006ccc:	687b      	ldr	r3, [r7, #4]
 8006cce:	681b      	ldr	r3, [r3, #0]
 8006cd0:	4618      	mov	r0, r3
 8006cd2:	f7ff fda5 	bl	8006820 <LL_ADC_REG_IsConversionOngoing>
 8006cd6:	4603      	mov	r3, r0
 8006cd8:	2b00      	cmp	r3, #0
 8006cda:	d132      	bne.n	8006d42 <HAL_ADC_Start+0x7e>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8006cdc:	687b      	ldr	r3, [r7, #4]
 8006cde:	f893 3054 	ldrb.w	r3, [r3, #84]	; 0x54
 8006ce2:	2b01      	cmp	r3, #1
 8006ce4:	d101      	bne.n	8006cea <HAL_ADC_Start+0x26>
 8006ce6:	2302      	movs	r3, #2
 8006ce8:	e02e      	b.n	8006d48 <HAL_ADC_Start+0x84>
 8006cea:	687b      	ldr	r3, [r7, #4]
 8006cec:	2201      	movs	r2, #1
 8006cee:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54

    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 8006cf2:	6878      	ldr	r0, [r7, #4]
 8006cf4:	f000 fa70 	bl	80071d8 <ADC_Enable>
 8006cf8:	4603      	mov	r3, r0
 8006cfa:	73fb      	strb	r3, [r7, #15]

    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 8006cfc:	7bfb      	ldrb	r3, [r7, #15]
 8006cfe:	2b00      	cmp	r3, #0
 8006d00:	d11a      	bne.n	8006d38 <HAL_ADC_Start+0x74>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 8006d02:	687b      	ldr	r3, [r7, #4]
 8006d04:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006d06:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8006d0a:	f023 0301 	bic.w	r3, r3, #1
 8006d0e:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8006d12:	687b      	ldr	r3, [r7, #4]
 8006d14:	659a      	str	r2, [r3, #88]	; 0x58
                        HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR | HAL_ADC_STATE_REG_EOSMP,
                        HAL_ADC_STATE_REG_BUSY);

      /* Set ADC error code */
      /* Reset all ADC error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8006d16:	687b      	ldr	r3, [r7, #4]
 8006d18:	2200      	movs	r2, #0
 8006d1a:	65da      	str	r2, [r3, #92]	; 0x5c

      /* Clear ADC group regular conversion flag and overrun flag               */
      /* (To ensure of no unknown state from potential previous ADC operations) */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8006d1c:	687b      	ldr	r3, [r7, #4]
 8006d1e:	681b      	ldr	r3, [r3, #0]
 8006d20:	221c      	movs	r2, #28
 8006d22:	601a      	str	r2, [r3, #0]

      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 8006d24:	687b      	ldr	r3, [r7, #4]
 8006d26:	2200      	movs	r2, #0
 8006d28:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54
      /* Enable conversion of regular group.                                  */
      /* If software start has been selected, conversion starts immediately.  */
      /* If external trigger has been selected, conversion will start at next */
      /* trigger event.                                                       */
      /* Start ADC group regular conversion */
      LL_ADC_REG_StartConversion(hadc->Instance);
 8006d2c:	687b      	ldr	r3, [r7, #4]
 8006d2e:	681b      	ldr	r3, [r3, #0]
 8006d30:	4618      	mov	r0, r3
 8006d32:	f7ff fd4f 	bl	80067d4 <LL_ADC_REG_StartConversion>
 8006d36:	e006      	b.n	8006d46 <HAL_ADC_Start+0x82>
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 8006d38:	687b      	ldr	r3, [r7, #4]
 8006d3a:	2200      	movs	r2, #0
 8006d3c:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54
 8006d40:	e001      	b.n	8006d46 <HAL_ADC_Start+0x82>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8006d42:	2302      	movs	r3, #2
 8006d44:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return tmp_hal_status;
 8006d46:	7bfb      	ldrb	r3, [r7, #15]
}
 8006d48:	4618      	mov	r0, r3
 8006d4a:	3710      	adds	r7, #16
 8006d4c:	46bd      	mov	sp, r7
 8006d4e:	bd80      	pop	{r7, pc}

08006d50 <HAL_ADC_Stop>:
  *         should be preliminarily stopped using HAL_ADCEx_InjectedStop function.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef *hadc)
{
 8006d50:	b580      	push	{r7, lr}
 8006d52:	b084      	sub	sp, #16
 8006d54:	af00      	add	r7, sp, #0
 8006d56:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 8006d58:	687b      	ldr	r3, [r7, #4]
 8006d5a:	f893 3054 	ldrb.w	r3, [r3, #84]	; 0x54
 8006d5e:	2b01      	cmp	r3, #1
 8006d60:	d101      	bne.n	8006d66 <HAL_ADC_Stop+0x16>
 8006d62:	2302      	movs	r3, #2
 8006d64:	e022      	b.n	8006dac <HAL_ADC_Stop+0x5c>
 8006d66:	687b      	ldr	r3, [r7, #4]
 8006d68:	2201      	movs	r2, #1
 8006d6a:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54

  /* 1. Stop potential conversion on going, on ADC group regular */
  tmp_hal_status = ADC_ConversionStop(hadc);
 8006d6e:	6878      	ldr	r0, [r7, #4]
 8006d70:	f000 f9f4 	bl	800715c <ADC_ConversionStop>
 8006d74:	4603      	mov	r3, r0
 8006d76:	73fb      	strb	r3, [r7, #15]

  /* Disable ADC peripheral if conversions are effectively stopped */
  if (tmp_hal_status == HAL_OK)
 8006d78:	7bfb      	ldrb	r3, [r7, #15]
 8006d7a:	2b00      	cmp	r3, #0
 8006d7c:	d111      	bne.n	8006da2 <HAL_ADC_Stop+0x52>
  {
    /* 2. Disable the ADC peripheral */
    tmp_hal_status = ADC_Disable(hadc);
 8006d7e:	6878      	ldr	r0, [r7, #4]
 8006d80:	f000 faa8 	bl	80072d4 <ADC_Disable>
 8006d84:	4603      	mov	r3, r0
 8006d86:	73fb      	strb	r3, [r7, #15]

    /* Check if ADC is effectively disabled */
    if (tmp_hal_status == HAL_OK)
 8006d88:	7bfb      	ldrb	r3, [r7, #15]
 8006d8a:	2b00      	cmp	r3, #0
 8006d8c:	d109      	bne.n	8006da2 <HAL_ADC_Stop+0x52>
    {
      /* Set ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8006d8e:	687b      	ldr	r3, [r7, #4]
 8006d90:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006d92:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8006d96:	f023 0301 	bic.w	r3, r3, #1
 8006d9a:	f043 0201 	orr.w	r2, r3, #1
 8006d9e:	687b      	ldr	r3, [r7, #4]
 8006da0:	659a      	str	r2, [r3, #88]	; 0x58
                        HAL_ADC_STATE_READY);
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8006da2:	687b      	ldr	r3, [r7, #4]
 8006da4:	2200      	movs	r2, #0
 8006da6:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54

  /* Return function status */
  return tmp_hal_status;
 8006daa:	7bfb      	ldrb	r3, [r7, #15]
}
 8006dac:	4618      	mov	r0, r3
 8006dae:	3710      	adds	r7, #16
 8006db0:	46bd      	mov	sp, r7
 8006db2:	bd80      	pop	{r7, pc}

08006db4 <HAL_ADC_PollForConversion>:
  * @param hadc ADC handle
  * @param Timeout Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef *hadc, uint32_t Timeout)
{
 8006db4:	b580      	push	{r7, lr}
 8006db6:	b084      	sub	sp, #16
 8006db8:	af00      	add	r7, sp, #0
 8006dba:	6078      	str	r0, [r7, #4]
 8006dbc:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* If end of conversion selected to end of sequence conversions */
  if (hadc->Init.EOCSelection == ADC_EOC_SEQ_CONV)
 8006dbe:	687b      	ldr	r3, [r7, #4]
 8006dc0:	695b      	ldr	r3, [r3, #20]
 8006dc2:	2b08      	cmp	r3, #8
 8006dc4:	d102      	bne.n	8006dcc <HAL_ADC_PollForConversion+0x18>
  {
    tmp_Flag_End = ADC_FLAG_EOS;
 8006dc6:	2308      	movs	r3, #8
 8006dc8:	60fb      	str	r3, [r7, #12]
 8006dca:	e010      	b.n	8006dee <HAL_ADC_PollForConversion+0x3a>
    /* each conversion:                                                       */
    /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
    /* several ranks and polling for end of each conversion.                  */
    /* For code simplicity sake, this particular case is generalized to       */
    /* ADC configured in DMA mode and and polling for end of each conversion. */
    if ((hadc->Instance->CFGR1 & ADC_CFGR1_DMAEN) != 0UL)
 8006dcc:	687b      	ldr	r3, [r7, #4]
 8006dce:	681b      	ldr	r3, [r3, #0]
 8006dd0:	68db      	ldr	r3, [r3, #12]
 8006dd2:	f003 0301 	and.w	r3, r3, #1
 8006dd6:	2b00      	cmp	r3, #0
 8006dd8:	d007      	beq.n	8006dea <HAL_ADC_PollForConversion+0x36>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8006dda:	687b      	ldr	r3, [r7, #4]
 8006ddc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006dde:	f043 0220 	orr.w	r2, r3, #32
 8006de2:	687b      	ldr	r3, [r7, #4]
 8006de4:	659a      	str	r2, [r3, #88]	; 0x58

      return HAL_ERROR;
 8006de6:	2301      	movs	r3, #1
 8006de8:	e070      	b.n	8006ecc <HAL_ADC_PollForConversion+0x118>
    }
    else
    {
      tmp_Flag_End = (ADC_FLAG_EOC);
 8006dea:	2304      	movs	r3, #4
 8006dec:	60fb      	str	r3, [r7, #12]
    }
  }

  /* Get tick count */
  tickstart = HAL_GetTick();
 8006dee:	f7fd fc73 	bl	80046d8 <HAL_GetTick>
 8006df2:	60b8      	str	r0, [r7, #8]

  /* Wait until End of unitary conversion or sequence conversions flag is raised */
  while ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 8006df4:	e01a      	b.n	8006e2c <HAL_ADC_PollForConversion+0x78>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if (Timeout != HAL_MAX_DELAY)
 8006df6:	683b      	ldr	r3, [r7, #0]
 8006df8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006dfc:	d016      	beq.n	8006e2c <HAL_ADC_PollForConversion+0x78>
    {
      if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0UL))
 8006dfe:	f7fd fc6b 	bl	80046d8 <HAL_GetTick>
 8006e02:	4602      	mov	r2, r0
 8006e04:	68bb      	ldr	r3, [r7, #8]
 8006e06:	1ad3      	subs	r3, r2, r3
 8006e08:	683a      	ldr	r2, [r7, #0]
 8006e0a:	429a      	cmp	r2, r3
 8006e0c:	d302      	bcc.n	8006e14 <HAL_ADC_PollForConversion+0x60>
 8006e0e:	683b      	ldr	r3, [r7, #0]
 8006e10:	2b00      	cmp	r3, #0
 8006e12:	d10b      	bne.n	8006e2c <HAL_ADC_PollForConversion+0x78>
      {
        /* Update ADC state machine to timeout */
        SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8006e14:	687b      	ldr	r3, [r7, #4]
 8006e16:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006e18:	f043 0204 	orr.w	r2, r3, #4
 8006e1c:	687b      	ldr	r3, [r7, #4]
 8006e1e:	659a      	str	r2, [r3, #88]	; 0x58

        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8006e20:	687b      	ldr	r3, [r7, #4]
 8006e22:	2200      	movs	r2, #0
 8006e24:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54

        return HAL_TIMEOUT;
 8006e28:	2303      	movs	r3, #3
 8006e2a:	e04f      	b.n	8006ecc <HAL_ADC_PollForConversion+0x118>
  while ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 8006e2c:	687b      	ldr	r3, [r7, #4]
 8006e2e:	681b      	ldr	r3, [r3, #0]
 8006e30:	681a      	ldr	r2, [r3, #0]
 8006e32:	68fb      	ldr	r3, [r7, #12]
 8006e34:	4013      	ands	r3, r2
 8006e36:	2b00      	cmp	r3, #0
 8006e38:	d0dd      	beq.n	8006df6 <HAL_ADC_PollForConversion+0x42>
      }
    }
  }

  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8006e3a:	687b      	ldr	r3, [r7, #4]
 8006e3c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006e3e:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8006e42:	687b      	ldr	r3, [r7, #4]
 8006e44:	659a      	str	r2, [r3, #88]	; 0x58

  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  if ((LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 8006e46:	687b      	ldr	r3, [r7, #4]
 8006e48:	681b      	ldr	r3, [r3, #0]
 8006e4a:	4618      	mov	r0, r3
 8006e4c:	f7ff fbcd 	bl	80065ea <LL_ADC_REG_IsTriggerSourceSWStart>
 8006e50:	4603      	mov	r3, r0
 8006e52:	2b00      	cmp	r3, #0
 8006e54:	d031      	beq.n	8006eba <HAL_ADC_PollForConversion+0x106>
      && (hadc->Init.ContinuousConvMode == DISABLE)
 8006e56:	687b      	ldr	r3, [r7, #4]
 8006e58:	7e9b      	ldrb	r3, [r3, #26]
 8006e5a:	2b00      	cmp	r3, #0
 8006e5c:	d12d      	bne.n	8006eba <HAL_ADC_PollForConversion+0x106>
     )
  {
    /* Check whether end of sequence is reached */
    if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 8006e5e:	687b      	ldr	r3, [r7, #4]
 8006e60:	681b      	ldr	r3, [r3, #0]
 8006e62:	681b      	ldr	r3, [r3, #0]
 8006e64:	f003 0308 	and.w	r3, r3, #8
 8006e68:	2b08      	cmp	r3, #8
 8006e6a:	d126      	bne.n	8006eba <HAL_ADC_PollForConversion+0x106>
    {
      /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit             */
      /* ADSTART==0 (no conversion on going)                                  */
      if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8006e6c:	687b      	ldr	r3, [r7, #4]
 8006e6e:	681b      	ldr	r3, [r3, #0]
 8006e70:	4618      	mov	r0, r3
 8006e72:	f7ff fcd5 	bl	8006820 <LL_ADC_REG_IsConversionOngoing>
 8006e76:	4603      	mov	r3, r0
 8006e78:	2b00      	cmp	r3, #0
 8006e7a:	d112      	bne.n	8006ea2 <HAL_ADC_PollForConversion+0xee>
      {
        /* Disable ADC end of single conversion interrupt on group regular */
        /* Note: Overrun interrupt was enabled with EOC interrupt in          */
        /* HAL_Start_IT(), but is not disabled here because can be used       */
        /* by overrun IRQ process below.                                      */
        __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 8006e7c:	687b      	ldr	r3, [r7, #4]
 8006e7e:	681b      	ldr	r3, [r3, #0]
 8006e80:	685a      	ldr	r2, [r3, #4]
 8006e82:	687b      	ldr	r3, [r7, #4]
 8006e84:	681b      	ldr	r3, [r3, #0]
 8006e86:	f022 020c 	bic.w	r2, r2, #12
 8006e8a:	605a      	str	r2, [r3, #4]

        /* Set ADC state */
        ADC_STATE_CLR_SET(hadc->State,
 8006e8c:	687b      	ldr	r3, [r7, #4]
 8006e8e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006e90:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8006e94:	f023 0301 	bic.w	r3, r3, #1
 8006e98:	f043 0201 	orr.w	r2, r3, #1
 8006e9c:	687b      	ldr	r3, [r7, #4]
 8006e9e:	659a      	str	r2, [r3, #88]	; 0x58
 8006ea0:	e00b      	b.n	8006eba <HAL_ADC_PollForConversion+0x106>
                          HAL_ADC_STATE_READY);
      }
      else
      {
        /* Change ADC state to error state */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8006ea2:	687b      	ldr	r3, [r7, #4]
 8006ea4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006ea6:	f043 0220 	orr.w	r2, r3, #32
 8006eaa:	687b      	ldr	r3, [r7, #4]
 8006eac:	659a      	str	r2, [r3, #88]	; 0x58

        /* Set ADC error code to ADC peripheral internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8006eae:	687b      	ldr	r3, [r7, #4]
 8006eb0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006eb2:	f043 0201 	orr.w	r2, r3, #1
 8006eb6:	687b      	ldr	r3, [r7, #4]
 8006eb8:	65da      	str	r2, [r3, #92]	; 0x5c
  }

  /* Clear end of conversion flag of regular group if low power feature       */
  /* "LowPowerAutoWait " is disabled, to not interfere with this feature      */
  /* until data register is read using function HAL_ADC_GetValue().           */
  if (hadc->Init.LowPowerAutoWait == DISABLE)
 8006eba:	687b      	ldr	r3, [r7, #4]
 8006ebc:	7e1b      	ldrb	r3, [r3, #24]
 8006ebe:	2b00      	cmp	r3, #0
 8006ec0:	d103      	bne.n	8006eca <HAL_ADC_PollForConversion+0x116>
  {
    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 8006ec2:	687b      	ldr	r3, [r7, #4]
 8006ec4:	681b      	ldr	r3, [r3, #0]
 8006ec6:	220c      	movs	r2, #12
 8006ec8:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8006eca:	2300      	movs	r3, #0
}
 8006ecc:	4618      	mov	r0, r3
 8006ece:	3710      	adds	r7, #16
 8006ed0:	46bd      	mov	sp, r7
 8006ed2:	bd80      	pop	{r7, pc}

08006ed4 <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param hadc ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef *hadc)
{
 8006ed4:	b480      	push	{r7}
 8006ed6:	b083      	sub	sp, #12
 8006ed8:	af00      	add	r7, sp, #0
 8006eda:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */

  /* Return ADC converted value */
  return hadc->Instance->DR;
 8006edc:	687b      	ldr	r3, [r7, #4]
 8006ede:	681b      	ldr	r3, [r3, #0]
 8006ee0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
}
 8006ee2:	4618      	mov	r0, r3
 8006ee4:	370c      	adds	r7, #12
 8006ee6:	46bd      	mov	sp, r7
 8006ee8:	bc80      	pop	{r7}
 8006eea:	4770      	bx	lr

08006eec <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param sConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 8006eec:	b580      	push	{r7, lr}
 8006eee:	b088      	sub	sp, #32
 8006ef0:	af00      	add	r7, sp, #0
 8006ef2:	6078      	str	r0, [r7, #4]
 8006ef4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8006ef6:	2300      	movs	r3, #0
 8006ef8:	77fb      	strb	r3, [r7, #31]
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 8006efa:	2300      	movs	r3, #0
 8006efc:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_SAMPLING_TIME_COMMON(sConfig->SamplingTime));

  if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 8006efe:	687b      	ldr	r3, [r7, #4]
 8006f00:	691b      	ldr	r3, [r3, #16]
 8006f02:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000

    assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8006f06:	687b      	ldr	r3, [r7, #4]
 8006f08:	f893 3054 	ldrb.w	r3, [r3, #84]	; 0x54
 8006f0c:	2b01      	cmp	r3, #1
 8006f0e:	d101      	bne.n	8006f14 <HAL_ADC_ConfigChannel+0x28>
 8006f10:	2302      	movs	r3, #2
 8006f12:	e110      	b.n	8007136 <HAL_ADC_ConfigChannel+0x24a>
 8006f14:	687b      	ldr	r3, [r7, #4]
 8006f16:	2201      	movs	r2, #1
 8006f18:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel sampling time                                                 */
  /*  - Management of internal measurement channels: VrefInt/TempSensor/Vbat  */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8006f1c:	687b      	ldr	r3, [r7, #4]
 8006f1e:	681b      	ldr	r3, [r3, #0]
 8006f20:	4618      	mov	r0, r3
 8006f22:	f7ff fc7d 	bl	8006820 <LL_ADC_REG_IsConversionOngoing>
 8006f26:	4603      	mov	r3, r0
 8006f28:	2b00      	cmp	r3, #0
 8006f2a:	f040 80f7 	bne.w	800711c <HAL_ADC_ConfigChannel+0x230>
    /* If sequencer set to not fully configurable with channel rank set to    */
    /* none, remove the channel from the sequencer.                           */
    /* Otherwise (sequencer set to fully configurable or to to not fully      */
    /* configurable with channel rank to be set), configure the selected      */
    /* channel.                                                               */
    if (sConfig->Rank != ADC_RANK_NONE)
 8006f2e:	683b      	ldr	r3, [r7, #0]
 8006f30:	685b      	ldr	r3, [r3, #4]
 8006f32:	2b02      	cmp	r3, #2
 8006f34:	f000 80b1 	beq.w	800709a <HAL_ADC_ConfigChannel+0x1ae>
      /* Note: ADC channel configuration requires few ADC clock cycles        */
      /*       to be ready. Processing of ADC settings in this function       */
      /*       induce that a specific wait time is not necessary.             */
      /*       For more details on ADC channel configuration ready,           */
      /*       refer to function "LL_ADC_IsActiveFlag_CCRDY()".               */
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 8006f38:	687b      	ldr	r3, [r7, #4]
 8006f3a:	691b      	ldr	r3, [r3, #16]
 8006f3c:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8006f40:	d004      	beq.n	8006f4c <HAL_ADC_ConfigChannel+0x60>
          (hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED_BACKWARD))
 8006f42:	687b      	ldr	r3, [r7, #4]
 8006f44:	691b      	ldr	r3, [r3, #16]
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 8006f46:	4a7e      	ldr	r2, [pc, #504]	; (8007140 <HAL_ADC_ConfigChannel+0x254>)
 8006f48:	4293      	cmp	r3, r2
 8006f4a:	d108      	bne.n	8006f5e <HAL_ADC_ConfigChannel+0x72>
      {
        /* Sequencer set to not fully configurable:                           */
        /* Set the channel by enabling the corresponding bitfield.            */
        LL_ADC_REG_SetSequencerChAdd(hadc->Instance, sConfig->Channel);
 8006f4c:	687b      	ldr	r3, [r7, #4]
 8006f4e:	681a      	ldr	r2, [r3, #0]
 8006f50:	683b      	ldr	r3, [r7, #0]
 8006f52:	681b      	ldr	r3, [r3, #0]
 8006f54:	4619      	mov	r1, r3
 8006f56:	4610      	mov	r0, r2
 8006f58:	f7ff fb7a 	bl	8006650 <LL_ADC_REG_SetSequencerChAdd>
 8006f5c:	e041      	b.n	8006fe2 <HAL_ADC_ConfigChannel+0xf6>
      {
        /* Sequencer set to fully configurable:                               */
        /* Set the channel by entering it into the selected rank.             */

        /* Memorize the channel set into variable in HAL ADC handle */
        MODIFY_REG(hadc->ADCGroupRegularSequencerRanks,
 8006f5e:	687b      	ldr	r3, [r7, #4]
 8006f60:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8006f62:	683b      	ldr	r3, [r7, #0]
 8006f64:	685b      	ldr	r3, [r3, #4]
 8006f66:	f003 031f 	and.w	r3, r3, #31
 8006f6a:	210f      	movs	r1, #15
 8006f6c:	fa01 f303 	lsl.w	r3, r1, r3
 8006f70:	43db      	mvns	r3, r3
 8006f72:	401a      	ands	r2, r3
 8006f74:	683b      	ldr	r3, [r7, #0]
 8006f76:	681b      	ldr	r3, [r3, #0]
 8006f78:	f3c3 0311 	ubfx	r3, r3, #0, #18
 8006f7c:	2b00      	cmp	r3, #0
 8006f7e:	d105      	bne.n	8006f8c <HAL_ADC_ConfigChannel+0xa0>
 8006f80:	683b      	ldr	r3, [r7, #0]
 8006f82:	681b      	ldr	r3, [r3, #0]
 8006f84:	0e9b      	lsrs	r3, r3, #26
 8006f86:	f003 031f 	and.w	r3, r3, #31
 8006f8a:	e011      	b.n	8006fb0 <HAL_ADC_ConfigChannel+0xc4>
 8006f8c:	683b      	ldr	r3, [r7, #0]
 8006f8e:	681b      	ldr	r3, [r3, #0]
 8006f90:	613b      	str	r3, [r7, #16]
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006f92:	693b      	ldr	r3, [r7, #16]
 8006f94:	fa93 f3a3 	rbit	r3, r3
 8006f98:	60fb      	str	r3, [r7, #12]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8006f9a:	68fb      	ldr	r3, [r7, #12]
 8006f9c:	617b      	str	r3, [r7, #20]
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 8006f9e:	697b      	ldr	r3, [r7, #20]
 8006fa0:	2b00      	cmp	r3, #0
 8006fa2:	d101      	bne.n	8006fa8 <HAL_ADC_ConfigChannel+0xbc>
  {
    return 32U;
 8006fa4:	2320      	movs	r3, #32
 8006fa6:	e003      	b.n	8006fb0 <HAL_ADC_ConfigChannel+0xc4>
  }
  return __builtin_clz(value);
 8006fa8:	697b      	ldr	r3, [r7, #20]
 8006faa:	fab3 f383 	clz	r3, r3
 8006fae:	b2db      	uxtb	r3, r3
 8006fb0:	6839      	ldr	r1, [r7, #0]
 8006fb2:	6849      	ldr	r1, [r1, #4]
 8006fb4:	f001 011f 	and.w	r1, r1, #31
 8006fb8:	408b      	lsls	r3, r1
 8006fba:	431a      	orrs	r2, r3
 8006fbc:	687b      	ldr	r3, [r7, #4]
 8006fbe:	661a      	str	r2, [r3, #96]	; 0x60

        /* If the selected rank is below ADC group regular sequencer length,  */
        /* apply the configuration in ADC register.                           */
        /* Note: Otherwise, configuration is not applied.                     */
        /*       To apply it, parameter'NbrOfConversion' must be increased.   */
        if (((sConfig->Rank >> 2UL) + 1UL) <= hadc->Init.NbrOfConversion)
 8006fc0:	683b      	ldr	r3, [r7, #0]
 8006fc2:	685b      	ldr	r3, [r3, #4]
 8006fc4:	089b      	lsrs	r3, r3, #2
 8006fc6:	1c5a      	adds	r2, r3, #1
 8006fc8:	687b      	ldr	r3, [r7, #4]
 8006fca:	69db      	ldr	r3, [r3, #28]
 8006fcc:	429a      	cmp	r2, r3
 8006fce:	d808      	bhi.n	8006fe2 <HAL_ADC_ConfigChannel+0xf6>
        {
          LL_ADC_REG_SetSequencerRanks(hadc->Instance, sConfig->Rank, sConfig->Channel);
 8006fd0:	687b      	ldr	r3, [r7, #4]
 8006fd2:	6818      	ldr	r0, [r3, #0]
 8006fd4:	683b      	ldr	r3, [r7, #0]
 8006fd6:	6859      	ldr	r1, [r3, #4]
 8006fd8:	683b      	ldr	r3, [r7, #0]
 8006fda:	681b      	ldr	r3, [r3, #0]
 8006fdc:	461a      	mov	r2, r3
 8006fde:	f7ff fb16 	bl	800660e <LL_ADC_REG_SetSequencerRanks>
        }
      }

      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, sConfig->SamplingTime);
 8006fe2:	687b      	ldr	r3, [r7, #4]
 8006fe4:	6818      	ldr	r0, [r3, #0]
 8006fe6:	683b      	ldr	r3, [r7, #0]
 8006fe8:	6819      	ldr	r1, [r3, #0]
 8006fea:	683b      	ldr	r3, [r7, #0]
 8006fec:	689b      	ldr	r3, [r3, #8]
 8006fee:	461a      	mov	r2, r3
 8006ff0:	f7ff fb53 	bl	800669a <LL_ADC_SetChannelSamplingTime>
      /* internal measurement paths enable: If internal channel selected,     */
      /* enable dedicated internal buffers and path.                          */
      /* Note: these internal measurement paths can be disabled using         */
      /*       HAL_ADC_DeInit() or removing the channel from sequencer with   */
      /*       channel configuration parameter "Rank".                        */
      if (__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 8006ff4:	683b      	ldr	r3, [r7, #0]
 8006ff6:	681b      	ldr	r3, [r3, #0]
 8006ff8:	2b00      	cmp	r3, #0
 8006ffa:	f280 8097 	bge.w	800712c <HAL_ADC_ConfigChannel+0x240>
      {
        tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8006ffe:	4851      	ldr	r0, [pc, #324]	; (8007144 <HAL_ADC_ConfigChannel+0x258>)
 8007000:	f7ff fac8 	bl	8006594 <LL_ADC_GetCommonPathInternalCh>
 8007004:	61b8      	str	r0, [r7, #24]

        /* If the requested internal measurement path has already been enabled,   */
        /* bypass the configuration processing.                                   */
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 8007006:	683b      	ldr	r3, [r7, #0]
 8007008:	681b      	ldr	r3, [r3, #0]
 800700a:	4a4f      	ldr	r2, [pc, #316]	; (8007148 <HAL_ADC_ConfigChannel+0x25c>)
 800700c:	4293      	cmp	r3, r2
 800700e:	d120      	bne.n	8007052 <HAL_ADC_ConfigChannel+0x166>
            ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8007010:	69bb      	ldr	r3, [r7, #24]
 8007012:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 8007016:	2b00      	cmp	r3, #0
 8007018:	d11b      	bne.n	8007052 <HAL_ADC_ConfigChannel+0x166>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 800701a:	69bb      	ldr	r3, [r7, #24]
 800701c:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8007020:	4619      	mov	r1, r3
 8007022:	4848      	ldr	r0, [pc, #288]	; (8007144 <HAL_ADC_ConfigChannel+0x258>)
 8007024:	f7ff faa4 	bl	8006570 <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = (((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * (SystemCoreClock / (100000UL * 2UL))) + 1UL);
 8007028:	4b48      	ldr	r3, [pc, #288]	; (800714c <HAL_ADC_ConfigChannel+0x260>)
 800702a:	681b      	ldr	r3, [r3, #0]
 800702c:	099b      	lsrs	r3, r3, #6
 800702e:	4a48      	ldr	r2, [pc, #288]	; (8007150 <HAL_ADC_ConfigChannel+0x264>)
 8007030:	fba2 2303 	umull	r2, r3, r2, r3
 8007034:	099a      	lsrs	r2, r3, #6
 8007036:	4613      	mov	r3, r2
 8007038:	005b      	lsls	r3, r3, #1
 800703a:	4413      	add	r3, r2
 800703c:	009b      	lsls	r3, r3, #2
 800703e:	3301      	adds	r3, #1
 8007040:	60bb      	str	r3, [r7, #8]
          while (wait_loop_index != 0UL)
 8007042:	e002      	b.n	800704a <HAL_ADC_ConfigChannel+0x15e>
          {
            wait_loop_index--;
 8007044:	68bb      	ldr	r3, [r7, #8]
 8007046:	3b01      	subs	r3, #1
 8007048:	60bb      	str	r3, [r7, #8]
          while (wait_loop_index != 0UL)
 800704a:	68bb      	ldr	r3, [r7, #8]
 800704c:	2b00      	cmp	r3, #0
 800704e:	d1f9      	bne.n	8007044 <HAL_ADC_ConfigChannel+0x158>
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 8007050:	e06c      	b.n	800712c <HAL_ADC_ConfigChannel+0x240>
          }
        }
        else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8007052:	683b      	ldr	r3, [r7, #0]
 8007054:	681b      	ldr	r3, [r3, #0]
 8007056:	4a3f      	ldr	r2, [pc, #252]	; (8007154 <HAL_ADC_ConfigChannel+0x268>)
 8007058:	4293      	cmp	r3, r2
 800705a:	d10c      	bne.n	8007076 <HAL_ADC_ConfigChannel+0x18a>
 800705c:	69bb      	ldr	r3, [r7, #24]
 800705e:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8007062:	2b00      	cmp	r3, #0
 8007064:	d107      	bne.n	8007076 <HAL_ADC_ConfigChannel+0x18a>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8007066:	69bb      	ldr	r3, [r7, #24]
 8007068:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800706c:	4619      	mov	r1, r3
 800706e:	4835      	ldr	r0, [pc, #212]	; (8007144 <HAL_ADC_ConfigChannel+0x258>)
 8007070:	f7ff fa7e 	bl	8006570 <LL_ADC_SetCommonPathInternalCh>
 8007074:	e05a      	b.n	800712c <HAL_ADC_ConfigChannel+0x240>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
        else if ((sConfig->Channel == ADC_CHANNEL_VREFINT) &&
 8007076:	683b      	ldr	r3, [r7, #0]
 8007078:	681b      	ldr	r3, [r3, #0]
 800707a:	4a37      	ldr	r2, [pc, #220]	; (8007158 <HAL_ADC_ConfigChannel+0x26c>)
 800707c:	4293      	cmp	r3, r2
 800707e:	d155      	bne.n	800712c <HAL_ADC_ConfigChannel+0x240>
                 ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8007080:	69bb      	ldr	r3, [r7, #24]
 8007082:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
        else if ((sConfig->Channel == ADC_CHANNEL_VREFINT) &&
 8007086:	2b00      	cmp	r3, #0
 8007088:	d150      	bne.n	800712c <HAL_ADC_ConfigChannel+0x240>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 800708a:	69bb      	ldr	r3, [r7, #24]
 800708c:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8007090:	4619      	mov	r1, r3
 8007092:	482c      	ldr	r0, [pc, #176]	; (8007144 <HAL_ADC_ConfigChannel+0x258>)
 8007094:	f7ff fa6c 	bl	8006570 <LL_ADC_SetCommonPathInternalCh>
 8007098:	e048      	b.n	800712c <HAL_ADC_ConfigChannel+0x240>
      /* Regular sequencer configuration */
      /* Note: Case of sequencer set to fully configurable:                   */
      /*       Sequencer rank cannot be disabled, only affected to            */
      /*       another channel.                                               */
      /*       To remove a rank, use parameter 'NbrOfConversion".             */
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 800709a:	687b      	ldr	r3, [r7, #4]
 800709c:	691b      	ldr	r3, [r3, #16]
 800709e:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80070a2:	d004      	beq.n	80070ae <HAL_ADC_ConfigChannel+0x1c2>
          (hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED_BACKWARD))
 80070a4:	687b      	ldr	r3, [r7, #4]
 80070a6:	691b      	ldr	r3, [r3, #16]
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 80070a8:	4a25      	ldr	r2, [pc, #148]	; (8007140 <HAL_ADC_ConfigChannel+0x254>)
 80070aa:	4293      	cmp	r3, r2
 80070ac:	d107      	bne.n	80070be <HAL_ADC_ConfigChannel+0x1d2>
      {
        /* Sequencer set to not fully configurable:                           */
        /* Reset the channel by disabling the corresponding bitfield.         */
        LL_ADC_REG_SetSequencerChRem(hadc->Instance, sConfig->Channel);
 80070ae:	687b      	ldr	r3, [r7, #4]
 80070b0:	681a      	ldr	r2, [r3, #0]
 80070b2:	683b      	ldr	r3, [r7, #0]
 80070b4:	681b      	ldr	r3, [r3, #0]
 80070b6:	4619      	mov	r1, r3
 80070b8:	4610      	mov	r0, r2
 80070ba:	f7ff fadb 	bl	8006674 <LL_ADC_REG_SetSequencerChRem>
      }

      /* Management of internal measurement channels: Vbat/VrefInt/TempSensor.  */
      /* If internal channel selected, enable dedicated internal buffers and    */
      /* paths.                                                                 */
      if (__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 80070be:	683b      	ldr	r3, [r7, #0]
 80070c0:	681b      	ldr	r3, [r3, #0]
 80070c2:	2b00      	cmp	r3, #0
 80070c4:	da32      	bge.n	800712c <HAL_ADC_ConfigChannel+0x240>
      {
        tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 80070c6:	481f      	ldr	r0, [pc, #124]	; (8007144 <HAL_ADC_ConfigChannel+0x258>)
 80070c8:	f7ff fa64 	bl	8006594 <LL_ADC_GetCommonPathInternalCh>
 80070cc:	61b8      	str	r0, [r7, #24]

        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80070ce:	683b      	ldr	r3, [r7, #0]
 80070d0:	681b      	ldr	r3, [r3, #0]
 80070d2:	4a1d      	ldr	r2, [pc, #116]	; (8007148 <HAL_ADC_ConfigChannel+0x25c>)
 80070d4:	4293      	cmp	r3, r2
 80070d6:	d107      	bne.n	80070e8 <HAL_ADC_ConfigChannel+0x1fc>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80070d8:	69bb      	ldr	r3, [r7, #24]
 80070da:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 80070de:	4619      	mov	r1, r3
 80070e0:	4818      	ldr	r0, [pc, #96]	; (8007144 <HAL_ADC_ConfigChannel+0x258>)
 80070e2:	f7ff fa45 	bl	8006570 <LL_ADC_SetCommonPathInternalCh>
 80070e6:	e021      	b.n	800712c <HAL_ADC_ConfigChannel+0x240>
                                         ~LL_ADC_PATH_INTERNAL_TEMPSENSOR & tmp_config_internal_channel);
        }
        else if (sConfig->Channel == ADC_CHANNEL_VBAT)
 80070e8:	683b      	ldr	r3, [r7, #0]
 80070ea:	681b      	ldr	r3, [r3, #0]
 80070ec:	4a19      	ldr	r2, [pc, #100]	; (8007154 <HAL_ADC_ConfigChannel+0x268>)
 80070ee:	4293      	cmp	r3, r2
 80070f0:	d107      	bne.n	8007102 <HAL_ADC_ConfigChannel+0x216>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80070f2:	69bb      	ldr	r3, [r7, #24]
 80070f4:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80070f8:	4619      	mov	r1, r3
 80070fa:	4812      	ldr	r0, [pc, #72]	; (8007144 <HAL_ADC_ConfigChannel+0x258>)
 80070fc:	f7ff fa38 	bl	8006570 <LL_ADC_SetCommonPathInternalCh>
 8007100:	e014      	b.n	800712c <HAL_ADC_ConfigChannel+0x240>
                                         ~LL_ADC_PATH_INTERNAL_VBAT & tmp_config_internal_channel);
        }
        else if (sConfig->Channel == ADC_CHANNEL_VREFINT)
 8007102:	683b      	ldr	r3, [r7, #0]
 8007104:	681b      	ldr	r3, [r3, #0]
 8007106:	4a14      	ldr	r2, [pc, #80]	; (8007158 <HAL_ADC_ConfigChannel+0x26c>)
 8007108:	4293      	cmp	r3, r2
 800710a:	d10f      	bne.n	800712c <HAL_ADC_ConfigChannel+0x240>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 800710c:	69bb      	ldr	r3, [r7, #24]
 800710e:	f423 0380 	bic.w	r3, r3, #4194304	; 0x400000
 8007112:	4619      	mov	r1, r3
 8007114:	480b      	ldr	r0, [pc, #44]	; (8007144 <HAL_ADC_ConfigChannel+0x258>)
 8007116:	f7ff fa2b 	bl	8006570 <LL_ADC_SetCommonPathInternalCh>
 800711a:	e007      	b.n	800712c <HAL_ADC_ConfigChannel+0x240>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800711c:	687b      	ldr	r3, [r7, #4]
 800711e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007120:	f043 0220 	orr.w	r2, r3, #32
 8007124:	687b      	ldr	r3, [r7, #4]
 8007126:	659a      	str	r2, [r3, #88]	; 0x58

    tmp_hal_status = HAL_ERROR;
 8007128:	2301      	movs	r3, #1
 800712a:	77fb      	strb	r3, [r7, #31]
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800712c:	687b      	ldr	r3, [r7, #4]
 800712e:	2200      	movs	r2, #0
 8007130:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54

  /* Return function status */
  return tmp_hal_status;
 8007134:	7ffb      	ldrb	r3, [r7, #31]
}
 8007136:	4618      	mov	r0, r3
 8007138:	3720      	adds	r7, #32
 800713a:	46bd      	mov	sp, r7
 800713c:	bd80      	pop	{r7, pc}
 800713e:	bf00      	nop
 8007140:	80000004 	.word	0x80000004
 8007144:	40012708 	.word	0x40012708
 8007148:	b0001000 	.word	0xb0001000
 800714c:	2000007c 	.word	0x2000007c
 8007150:	053e2d63 	.word	0x053e2d63
 8007154:	b8004000 	.word	0xb8004000
 8007158:	b4002000 	.word	0xb4002000

0800715c <ADC_ConversionStop>:
  *         stopped to disable the ADC.
  * @param  hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop(ADC_HandleTypeDef *hadc)
{
 800715c:	b580      	push	{r7, lr}
 800715e:	b084      	sub	sp, #16
 8007160:	af00      	add	r7, sp, #0
 8007162:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Verification if ADC is not already stopped on regular group to bypass    */
  /* this function if not needed.                                             */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) != 0UL)
 8007164:	687b      	ldr	r3, [r7, #4]
 8007166:	681b      	ldr	r3, [r3, #0]
 8007168:	4618      	mov	r0, r3
 800716a:	f7ff fb59 	bl	8006820 <LL_ADC_REG_IsConversionOngoing>
 800716e:	4603      	mov	r3, r0
 8007170:	2b00      	cmp	r3, #0
 8007172:	d02c      	beq.n	80071ce <ADC_ConversionStop+0x72>
  {
    /* Stop potential conversion on going on regular group */
    /* Software is allowed to set ADSTP only when ADSTART=1 and ADDIS=0 */
    if (LL_ADC_IsDisableOngoing(hadc->Instance) == 0UL)
 8007174:	687b      	ldr	r3, [r7, #4]
 8007176:	681b      	ldr	r3, [r3, #0]
 8007178:	4618      	mov	r0, r3
 800717a:	f7ff fb19 	bl	80067b0 <LL_ADC_IsDisableOngoing>
 800717e:	4603      	mov	r3, r0
 8007180:	2b00      	cmp	r3, #0
 8007182:	d104      	bne.n	800718e <ADC_ConversionStop+0x32>
    {
      /* Stop ADC group regular conversion */
      LL_ADC_REG_StopConversion(hadc->Instance);
 8007184:	687b      	ldr	r3, [r7, #4]
 8007186:	681b      	ldr	r3, [r3, #0]
 8007188:	4618      	mov	r0, r3
 800718a:	f7ff fb36 	bl	80067fa <LL_ADC_REG_StopConversion>
    }

    /* Wait for conversion effectively stopped */
    /* Get tick count */
    tickstart = HAL_GetTick();
 800718e:	f7fd faa3 	bl	80046d8 <HAL_GetTick>
 8007192:	60f8      	str	r0, [r7, #12]

    while ((hadc->Instance->CR & ADC_CR_ADSTART) != 0UL)
 8007194:	e014      	b.n	80071c0 <ADC_ConversionStop+0x64>
    {
      if ((HAL_GetTick() - tickstart) > ADC_STOP_CONVERSION_TIMEOUT)
 8007196:	f7fd fa9f 	bl	80046d8 <HAL_GetTick>
 800719a:	4602      	mov	r2, r0
 800719c:	68fb      	ldr	r3, [r7, #12]
 800719e:	1ad3      	subs	r3, r2, r3
 80071a0:	2b02      	cmp	r3, #2
 80071a2:	d90d      	bls.n	80071c0 <ADC_ConversionStop+0x64>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80071a4:	687b      	ldr	r3, [r7, #4]
 80071a6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80071a8:	f043 0210 	orr.w	r2, r3, #16
 80071ac:	687b      	ldr	r3, [r7, #4]
 80071ae:	659a      	str	r2, [r3, #88]	; 0x58

        /* Set ADC error code to ADC peripheral internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80071b0:	687b      	ldr	r3, [r7, #4]
 80071b2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80071b4:	f043 0201 	orr.w	r2, r3, #1
 80071b8:	687b      	ldr	r3, [r7, #4]
 80071ba:	65da      	str	r2, [r3, #92]	; 0x5c

        return HAL_ERROR;
 80071bc:	2301      	movs	r3, #1
 80071be:	e007      	b.n	80071d0 <ADC_ConversionStop+0x74>
    while ((hadc->Instance->CR & ADC_CR_ADSTART) != 0UL)
 80071c0:	687b      	ldr	r3, [r7, #4]
 80071c2:	681b      	ldr	r3, [r3, #0]
 80071c4:	689b      	ldr	r3, [r3, #8]
 80071c6:	f003 0304 	and.w	r3, r3, #4
 80071ca:	2b00      	cmp	r3, #0
 80071cc:	d1e3      	bne.n	8007196 <ADC_ConversionStop+0x3a>
    }

  }

  /* Return HAL status */
  return HAL_OK;
 80071ce:	2300      	movs	r3, #0
}
 80071d0:	4618      	mov	r0, r3
 80071d2:	3710      	adds	r7, #16
 80071d4:	46bd      	mov	sp, r7
 80071d6:	bd80      	pop	{r7, pc}

080071d8 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 80071d8:	b580      	push	{r7, lr}
 80071da:	b084      	sub	sp, #16
 80071dc:	af00      	add	r7, sp, #0
 80071de:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0UL;
 80071e0:	2300      	movs	r3, #0
 80071e2:	60bb      	str	r3, [r7, #8]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80071e4:	687b      	ldr	r3, [r7, #4]
 80071e6:	681b      	ldr	r3, [r3, #0]
 80071e8:	4618      	mov	r0, r3
 80071ea:	f7ff facf 	bl	800678c <LL_ADC_IsEnabled>
 80071ee:	4603      	mov	r3, r0
 80071f0:	2b00      	cmp	r3, #0
 80071f2:	d162      	bne.n	80072ba <ADC_Enable+0xe2>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_ADSTP | ADC_CR_ADSTART | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
 80071f4:	687b      	ldr	r3, [r7, #4]
 80071f6:	681b      	ldr	r3, [r3, #0]
 80071f8:	689a      	ldr	r2, [r3, #8]
 80071fa:	4b32      	ldr	r3, [pc, #200]	; (80072c4 <ADC_Enable+0xec>)
 80071fc:	4013      	ands	r3, r2
 80071fe:	2b00      	cmp	r3, #0
 8007200:	d00d      	beq.n	800721e <ADC_Enable+0x46>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8007202:	687b      	ldr	r3, [r7, #4]
 8007204:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007206:	f043 0210 	orr.w	r2, r3, #16
 800720a:	687b      	ldr	r3, [r7, #4]
 800720c:	659a      	str	r2, [r3, #88]	; 0x58

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800720e:	687b      	ldr	r3, [r7, #4]
 8007210:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007212:	f043 0201 	orr.w	r2, r3, #1
 8007216:	687b      	ldr	r3, [r7, #4]
 8007218:	65da      	str	r2, [r3, #92]	; 0x5c

      return HAL_ERROR;
 800721a:	2301      	movs	r3, #1
 800721c:	e04e      	b.n	80072bc <ADC_Enable+0xe4>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 800721e:	687b      	ldr	r3, [r7, #4]
 8007220:	681b      	ldr	r3, [r3, #0]
 8007222:	4618      	mov	r0, r3
 8007224:	f7ff fa8c 	bl	8006740 <LL_ADC_Enable>

    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) & LL_ADC_PATH_INTERNAL_TEMPSENSOR) != 0UL)
 8007228:	4827      	ldr	r0, [pc, #156]	; (80072c8 <ADC_Enable+0xf0>)
 800722a:	f7ff f9b3 	bl	8006594 <LL_ADC_GetCommonPathInternalCh>
 800722e:	4603      	mov	r3, r0
 8007230:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8007234:	2b00      	cmp	r3, #0
 8007236:	d00f      	beq.n	8007258 <ADC_Enable+0x80>
      /* Delay for temperature sensor buffer stabilization time */
      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = (((LL_ADC_DELAY_TEMPSENSOR_BUFFER_STAB_US / 10UL) * (SystemCoreClock / (100000UL * 2UL))) + 1UL);
 8007238:	4b24      	ldr	r3, [pc, #144]	; (80072cc <ADC_Enable+0xf4>)
 800723a:	681b      	ldr	r3, [r3, #0]
 800723c:	099b      	lsrs	r3, r3, #6
 800723e:	4a24      	ldr	r2, [pc, #144]	; (80072d0 <ADC_Enable+0xf8>)
 8007240:	fba2 2303 	umull	r2, r3, r2, r3
 8007244:	099b      	lsrs	r3, r3, #6
 8007246:	3301      	adds	r3, #1
 8007248:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 800724a:	e002      	b.n	8007252 <ADC_Enable+0x7a>
      {
        wait_loop_index--;
 800724c:	68bb      	ldr	r3, [r7, #8]
 800724e:	3b01      	subs	r3, #1
 8007250:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 8007252:	68bb      	ldr	r3, [r7, #8]
 8007254:	2b00      	cmp	r3, #0
 8007256:	d1f9      	bne.n	800724c <ADC_Enable+0x74>
      }
    }

    /* If low power mode AutoPowerOff is enabled, power-on/off phases are     */
    /* performed automatically by hardware and flag ADC ready is not set.     */
    if (hadc->Init.LowPowerAutoPowerOff != ENABLE)
 8007258:	687b      	ldr	r3, [r7, #4]
 800725a:	7e5b      	ldrb	r3, [r3, #25]
 800725c:	2b01      	cmp	r3, #1
 800725e:	d02c      	beq.n	80072ba <ADC_Enable+0xe2>
    {
      /* Wait for ADC effectively enabled */
      tickstart = HAL_GetTick();
 8007260:	f7fd fa3a 	bl	80046d8 <HAL_GetTick>
 8007264:	60f8      	str	r0, [r7, #12]

      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8007266:	e021      	b.n	80072ac <ADC_Enable+0xd4>
            The workaround is to continue setting ADEN until ADRDY is becomes 1.
            Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
            4 ADC clock cycle duration */
        /* Note: Test of ADC enabled required due to hardware constraint to     */
        /*       not enable ADC if already enabled.                             */
        if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8007268:	687b      	ldr	r3, [r7, #4]
 800726a:	681b      	ldr	r3, [r3, #0]
 800726c:	4618      	mov	r0, r3
 800726e:	f7ff fa8d 	bl	800678c <LL_ADC_IsEnabled>
 8007272:	4603      	mov	r3, r0
 8007274:	2b00      	cmp	r3, #0
 8007276:	d104      	bne.n	8007282 <ADC_Enable+0xaa>
        {
          LL_ADC_Enable(hadc->Instance);
 8007278:	687b      	ldr	r3, [r7, #4]
 800727a:	681b      	ldr	r3, [r3, #0]
 800727c:	4618      	mov	r0, r3
 800727e:	f7ff fa5f 	bl	8006740 <LL_ADC_Enable>
        }

        if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8007282:	f7fd fa29 	bl	80046d8 <HAL_GetTick>
 8007286:	4602      	mov	r2, r0
 8007288:	68fb      	ldr	r3, [r7, #12]
 800728a:	1ad3      	subs	r3, r2, r3
 800728c:	2b02      	cmp	r3, #2
 800728e:	d90d      	bls.n	80072ac <ADC_Enable+0xd4>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8007290:	687b      	ldr	r3, [r7, #4]
 8007292:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007294:	f043 0210 	orr.w	r2, r3, #16
 8007298:	687b      	ldr	r3, [r7, #4]
 800729a:	659a      	str	r2, [r3, #88]	; 0x58

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800729c:	687b      	ldr	r3, [r7, #4]
 800729e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80072a0:	f043 0201 	orr.w	r2, r3, #1
 80072a4:	687b      	ldr	r3, [r7, #4]
 80072a6:	65da      	str	r2, [r3, #92]	; 0x5c

          return HAL_ERROR;
 80072a8:	2301      	movs	r3, #1
 80072aa:	e007      	b.n	80072bc <ADC_Enable+0xe4>
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 80072ac:	687b      	ldr	r3, [r7, #4]
 80072ae:	681b      	ldr	r3, [r3, #0]
 80072b0:	681b      	ldr	r3, [r3, #0]
 80072b2:	f003 0301 	and.w	r3, r3, #1
 80072b6:	2b01      	cmp	r3, #1
 80072b8:	d1d6      	bne.n	8007268 <ADC_Enable+0x90>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 80072ba:	2300      	movs	r3, #0
}
 80072bc:	4618      	mov	r0, r3
 80072be:	3710      	adds	r7, #16
 80072c0:	46bd      	mov	sp, r7
 80072c2:	bd80      	pop	{r7, pc}
 80072c4:	80000017 	.word	0x80000017
 80072c8:	40012708 	.word	0x40012708
 80072cc:	2000007c 	.word	0x2000007c
 80072d0:	053e2d63 	.word	0x053e2d63

080072d4 <ADC_Disable>:
  *         stopped.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef *hadc)
{
 80072d4:	b580      	push	{r7, lr}
 80072d6:	b084      	sub	sp, #16
 80072d8:	af00      	add	r7, sp, #0
 80072da:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  const uint32_t tmp_adc_is_disable_on_going = LL_ADC_IsDisableOngoing(hadc->Instance);
 80072dc:	687b      	ldr	r3, [r7, #4]
 80072de:	681b      	ldr	r3, [r3, #0]
 80072e0:	4618      	mov	r0, r3
 80072e2:	f7ff fa65 	bl	80067b0 <LL_ADC_IsDisableOngoing>
 80072e6:	60f8      	str	r0, [r7, #12]

  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /*       disabled.                                                          */
  if ((LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 80072e8:	687b      	ldr	r3, [r7, #4]
 80072ea:	681b      	ldr	r3, [r3, #0]
 80072ec:	4618      	mov	r0, r3
 80072ee:	f7ff fa4d 	bl	800678c <LL_ADC_IsEnabled>
 80072f2:	4603      	mov	r3, r0
 80072f4:	2b00      	cmp	r3, #0
 80072f6:	d040      	beq.n	800737a <ADC_Disable+0xa6>
      && (tmp_adc_is_disable_on_going == 0UL)
 80072f8:	68fb      	ldr	r3, [r7, #12]
 80072fa:	2b00      	cmp	r3, #0
 80072fc:	d13d      	bne.n	800737a <ADC_Disable+0xa6>
     )
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADSTART | ADC_CR_ADEN)) == ADC_CR_ADEN)
 80072fe:	687b      	ldr	r3, [r7, #4]
 8007300:	681b      	ldr	r3, [r3, #0]
 8007302:	689b      	ldr	r3, [r3, #8]
 8007304:	f003 0305 	and.w	r3, r3, #5
 8007308:	2b01      	cmp	r3, #1
 800730a:	d10c      	bne.n	8007326 <ADC_Disable+0x52>
    {
      /* Disable the ADC peripheral */
      LL_ADC_Disable(hadc->Instance);
 800730c:	687b      	ldr	r3, [r7, #4]
 800730e:	681b      	ldr	r3, [r3, #0]
 8007310:	4618      	mov	r0, r3
 8007312:	f7ff fa28 	bl	8006766 <LL_ADC_Disable>
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOSMP | ADC_FLAG_RDY));
 8007316:	687b      	ldr	r3, [r7, #4]
 8007318:	681b      	ldr	r3, [r3, #0]
 800731a:	2203      	movs	r2, #3
 800731c:	601a      	str	r2, [r3, #0]
      return HAL_ERROR;
    }

    /* Wait for ADC effectively disabled */
    /* Get tick count */
    tickstart = HAL_GetTick();
 800731e:	f7fd f9db 	bl	80046d8 <HAL_GetTick>
 8007322:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8007324:	e022      	b.n	800736c <ADC_Disable+0x98>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8007326:	687b      	ldr	r3, [r7, #4]
 8007328:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800732a:	f043 0210 	orr.w	r2, r3, #16
 800732e:	687b      	ldr	r3, [r7, #4]
 8007330:	659a      	str	r2, [r3, #88]	; 0x58
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8007332:	687b      	ldr	r3, [r7, #4]
 8007334:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007336:	f043 0201 	orr.w	r2, r3, #1
 800733a:	687b      	ldr	r3, [r7, #4]
 800733c:	65da      	str	r2, [r3, #92]	; 0x5c
      return HAL_ERROR;
 800733e:	2301      	movs	r3, #1
 8007340:	e01c      	b.n	800737c <ADC_Disable+0xa8>
    {
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8007342:	f7fd f9c9 	bl	80046d8 <HAL_GetTick>
 8007346:	4602      	mov	r2, r0
 8007348:	68bb      	ldr	r3, [r7, #8]
 800734a:	1ad3      	subs	r3, r2, r3
 800734c:	2b02      	cmp	r3, #2
 800734e:	d90d      	bls.n	800736c <ADC_Disable+0x98>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8007350:	687b      	ldr	r3, [r7, #4]
 8007352:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007354:	f043 0210 	orr.w	r2, r3, #16
 8007358:	687b      	ldr	r3, [r7, #4]
 800735a:	659a      	str	r2, [r3, #88]	; 0x58

        /* Set ADC error code to ADC peripheral internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800735c:	687b      	ldr	r3, [r7, #4]
 800735e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007360:	f043 0201 	orr.w	r2, r3, #1
 8007364:	687b      	ldr	r3, [r7, #4]
 8007366:	65da      	str	r2, [r3, #92]	; 0x5c

        return HAL_ERROR;
 8007368:	2301      	movs	r3, #1
 800736a:	e007      	b.n	800737c <ADC_Disable+0xa8>
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 800736c:	687b      	ldr	r3, [r7, #4]
 800736e:	681b      	ldr	r3, [r3, #0]
 8007370:	689b      	ldr	r3, [r3, #8]
 8007372:	f003 0301 	and.w	r3, r3, #1
 8007376:	2b00      	cmp	r3, #0
 8007378:	d1e3      	bne.n	8007342 <ADC_Disable+0x6e>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 800737a:	2300      	movs	r3, #0
}
 800737c:	4618      	mov	r0, r3
 800737e:	3710      	adds	r7, #16
 8007380:	46bd      	mov	sp, r7
 8007382:	bd80      	pop	{r7, pc}

08007384 <LL_ADC_IsEnabled>:
{
 8007384:	b480      	push	{r7}
 8007386:	b083      	sub	sp, #12
 8007388:	af00      	add	r7, sp, #0
 800738a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 800738c:	687b      	ldr	r3, [r7, #4]
 800738e:	689b      	ldr	r3, [r3, #8]
 8007390:	f003 0301 	and.w	r3, r3, #1
 8007394:	2b01      	cmp	r3, #1
 8007396:	d101      	bne.n	800739c <LL_ADC_IsEnabled+0x18>
 8007398:	2301      	movs	r3, #1
 800739a:	e000      	b.n	800739e <LL_ADC_IsEnabled+0x1a>
 800739c:	2300      	movs	r3, #0
}
 800739e:	4618      	mov	r0, r3
 80073a0:	370c      	adds	r7, #12
 80073a2:	46bd      	mov	sp, r7
 80073a4:	bc80      	pop	{r7}
 80073a6:	4770      	bx	lr

080073a8 <LL_ADC_IsCalibrationOnGoing>:
{
 80073a8:	b480      	push	{r7}
 80073aa:	b083      	sub	sp, #12
 80073ac:	af00      	add	r7, sp, #0
 80073ae:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADCAL) == (ADC_CR_ADCAL)) ? 1UL : 0UL);
 80073b0:	687b      	ldr	r3, [r7, #4]
 80073b2:	689b      	ldr	r3, [r3, #8]
 80073b4:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 80073b8:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80073bc:	d101      	bne.n	80073c2 <LL_ADC_IsCalibrationOnGoing+0x1a>
 80073be:	2301      	movs	r3, #1
 80073c0:	e000      	b.n	80073c4 <LL_ADC_IsCalibrationOnGoing+0x1c>
 80073c2:	2300      	movs	r3, #0
}
 80073c4:	4618      	mov	r0, r3
 80073c6:	370c      	adds	r7, #12
 80073c8:	46bd      	mov	sp, r7
 80073ca:	bc80      	pop	{r7}
 80073cc:	4770      	bx	lr

080073ce <HAL_ADCEx_Calibration_Start>:
  *         HAL_ADC_GetValue() (value on 7 bits: from DR[6;0]).
  * @param  hadc       ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef *hadc)
{
 80073ce:	b580      	push	{r7, lr}
 80073d0:	b086      	sub	sp, #24
 80073d2:	af00      	add	r7, sp, #0
 80073d4:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
  __IO uint32_t wait_loop_index = 0UL;
 80073d6:	2300      	movs	r3, #0
 80073d8:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 80073da:	687b      	ldr	r3, [r7, #4]
 80073dc:	f893 3054 	ldrb.w	r3, [r3, #84]	; 0x54
 80073e0:	2b01      	cmp	r3, #1
 80073e2:	d101      	bne.n	80073e8 <HAL_ADCEx_Calibration_Start+0x1a>
 80073e4:	2302      	movs	r3, #2
 80073e6:	e068      	b.n	80074ba <HAL_ADCEx_Calibration_Start+0xec>
 80073e8:	687b      	ldr	r3, [r7, #4]
 80073ea:	2201      	movs	r2, #1
 80073ec:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54

  /* Calibration prerequisite: ADC must be disabled. */

  /* Disable the ADC (if not already disabled) */
  tmp_hal_status = ADC_Disable(hadc);
 80073f0:	6878      	ldr	r0, [r7, #4]
 80073f2:	f7ff ff6f 	bl	80072d4 <ADC_Disable>
 80073f6:	4603      	mov	r3, r0
 80073f8:	75fb      	strb	r3, [r7, #23]

  /* Check if ADC is effectively disabled */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80073fa:	687b      	ldr	r3, [r7, #4]
 80073fc:	681b      	ldr	r3, [r3, #0]
 80073fe:	4618      	mov	r0, r3
 8007400:	f7ff ffc0 	bl	8007384 <LL_ADC_IsEnabled>
 8007404:	4603      	mov	r3, r0
 8007406:	2b00      	cmp	r3, #0
 8007408:	d14c      	bne.n	80074a4 <HAL_ADCEx_Calibration_Start+0xd6>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800740a:	687b      	ldr	r3, [r7, #4]
 800740c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800740e:	f423 7381 	bic.w	r3, r3, #258	; 0x102
 8007412:	f043 0202 	orr.w	r2, r3, #2
 8007416:	687b      	ldr	r3, [r7, #4]
 8007418:	659a      	str	r2, [r3, #88]	; 0x58
    /* Note: Specificity of this STM32 series: Calibration factor is          */
    /*       available in data register and also transferred by DMA.          */
    /*       To not insert ADC calibration factor among ADC conversion data   */
    /*       in array variable, DMA transfer must be disabled during          */
    /*       calibration.                                                     */
    backup_setting_adc_dma_transfer = READ_BIT(hadc->Instance->CFGR1, ADC_CFGR1_DMAEN | ADC_CFGR1_DMACFG);
 800741a:	687b      	ldr	r3, [r7, #4]
 800741c:	681b      	ldr	r3, [r3, #0]
 800741e:	68db      	ldr	r3, [r3, #12]
 8007420:	f003 0303 	and.w	r3, r3, #3
 8007424:	613b      	str	r3, [r7, #16]
    CLEAR_BIT(hadc->Instance->CFGR1, ADC_CFGR1_DMAEN | ADC_CFGR1_DMACFG);
 8007426:	687b      	ldr	r3, [r7, #4]
 8007428:	681b      	ldr	r3, [r3, #0]
 800742a:	68da      	ldr	r2, [r3, #12]
 800742c:	687b      	ldr	r3, [r7, #4]
 800742e:	681b      	ldr	r3, [r3, #0]
 8007430:	f022 0203 	bic.w	r2, r2, #3
 8007434:	60da      	str	r2, [r3, #12]

    /* Start ADC calibration */
    SET_BIT(hadc->Instance->CR, ADC_CR_ADCAL);
 8007436:	687b      	ldr	r3, [r7, #4]
 8007438:	681b      	ldr	r3, [r3, #0]
 800743a:	689a      	ldr	r2, [r3, #8]
 800743c:	687b      	ldr	r3, [r7, #4]
 800743e:	681b      	ldr	r3, [r3, #0]
 8007440:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 8007444:	609a      	str	r2, [r3, #8]

    /* Wait for calibration completion */
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 8007446:	e014      	b.n	8007472 <HAL_ADCEx_Calibration_Start+0xa4>
    {
      wait_loop_index++;
 8007448:	68fb      	ldr	r3, [r7, #12]
 800744a:	3301      	adds	r3, #1
 800744c:	60fb      	str	r3, [r7, #12]
      if (wait_loop_index >= ADC_CALIBRATION_TIMEOUT)
 800744e:	68fb      	ldr	r3, [r7, #12]
 8007450:	f5b3 3f2e 	cmp.w	r3, #178176	; 0x2b800
 8007454:	d30d      	bcc.n	8007472 <HAL_ADCEx_Calibration_Start+0xa4>
      {
        /* Update ADC state machine to error */
        ADC_STATE_CLR_SET(hadc->State,
 8007456:	687b      	ldr	r3, [r7, #4]
 8007458:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800745a:	f023 0312 	bic.w	r3, r3, #18
 800745e:	f043 0210 	orr.w	r2, r3, #16
 8007462:	687b      	ldr	r3, [r7, #4]
 8007464:	659a      	str	r2, [r3, #88]	; 0x58
                          HAL_ADC_STATE_BUSY_INTERNAL,
                          HAL_ADC_STATE_ERROR_INTERNAL);

        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8007466:	687b      	ldr	r3, [r7, #4]
 8007468:	2200      	movs	r2, #0
 800746a:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54

        return HAL_ERROR;
 800746e:	2301      	movs	r3, #1
 8007470:	e023      	b.n	80074ba <HAL_ADCEx_Calibration_Start+0xec>
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 8007472:	687b      	ldr	r3, [r7, #4]
 8007474:	681b      	ldr	r3, [r3, #0]
 8007476:	4618      	mov	r0, r3
 8007478:	f7ff ff96 	bl	80073a8 <LL_ADC_IsCalibrationOnGoing>
 800747c:	4603      	mov	r3, r0
 800747e:	2b00      	cmp	r3, #0
 8007480:	d1e2      	bne.n	8007448 <HAL_ADCEx_Calibration_Start+0x7a>
      }
    }

    /* Restore ADC DMA transfer request after calibration */
    SET_BIT(hadc->Instance->CFGR1, backup_setting_adc_dma_transfer);
 8007482:	687b      	ldr	r3, [r7, #4]
 8007484:	681b      	ldr	r3, [r3, #0]
 8007486:	68d9      	ldr	r1, [r3, #12]
 8007488:	687b      	ldr	r3, [r7, #4]
 800748a:	681b      	ldr	r3, [r3, #0]
 800748c:	693a      	ldr	r2, [r7, #16]
 800748e:	430a      	orrs	r2, r1
 8007490:	60da      	str	r2, [r3, #12]

    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8007492:	687b      	ldr	r3, [r7, #4]
 8007494:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007496:	f023 0303 	bic.w	r3, r3, #3
 800749a:	f043 0201 	orr.w	r2, r3, #1
 800749e:	687b      	ldr	r3, [r7, #4]
 80074a0:	659a      	str	r2, [r3, #88]	; 0x58
 80074a2:	e005      	b.n	80074b0 <HAL_ADCEx_Calibration_Start+0xe2>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80074a4:	687b      	ldr	r3, [r7, #4]
 80074a6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80074a8:	f043 0210 	orr.w	r2, r3, #16
 80074ac:	687b      	ldr	r3, [r7, #4]
 80074ae:	659a      	str	r2, [r3, #88]	; 0x58
    /* Note: No need to update variable "tmp_hal_status" here: already set    */
    /*       to state "HAL_ERROR" by function disabling the ADC.              */
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80074b0:	687b      	ldr	r3, [r7, #4]
 80074b2:	2200      	movs	r2, #0
 80074b4:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54

  /* Return function status */
  return tmp_hal_status;
 80074b8:	7dfb      	ldrb	r3, [r7, #23]
}
 80074ba:	4618      	mov	r0, r3
 80074bc:	3718      	adds	r7, #24
 80074be:	46bd      	mov	sp, r7
 80074c0:	bd80      	pop	{r7, pc}
	...

080074c4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80074c4:	b480      	push	{r7}
 80074c6:	b085      	sub	sp, #20
 80074c8:	af00      	add	r7, sp, #0
 80074ca:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80074cc:	687b      	ldr	r3, [r7, #4]
 80074ce:	f003 0307 	and.w	r3, r3, #7
 80074d2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80074d4:	4b0c      	ldr	r3, [pc, #48]	; (8007508 <__NVIC_SetPriorityGrouping+0x44>)
 80074d6:	68db      	ldr	r3, [r3, #12]
 80074d8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80074da:	68ba      	ldr	r2, [r7, #8]
 80074dc:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80074e0:	4013      	ands	r3, r2
 80074e2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80074e4:	68fb      	ldr	r3, [r7, #12]
 80074e6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80074e8:	68bb      	ldr	r3, [r7, #8]
 80074ea:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80074ec:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80074f0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80074f4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80074f6:	4a04      	ldr	r2, [pc, #16]	; (8007508 <__NVIC_SetPriorityGrouping+0x44>)
 80074f8:	68bb      	ldr	r3, [r7, #8]
 80074fa:	60d3      	str	r3, [r2, #12]
}
 80074fc:	bf00      	nop
 80074fe:	3714      	adds	r7, #20
 8007500:	46bd      	mov	sp, r7
 8007502:	bc80      	pop	{r7}
 8007504:	4770      	bx	lr
 8007506:	bf00      	nop
 8007508:	e000ed00 	.word	0xe000ed00

0800750c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800750c:	b480      	push	{r7}
 800750e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8007510:	4b04      	ldr	r3, [pc, #16]	; (8007524 <__NVIC_GetPriorityGrouping+0x18>)
 8007512:	68db      	ldr	r3, [r3, #12]
 8007514:	0a1b      	lsrs	r3, r3, #8
 8007516:	f003 0307 	and.w	r3, r3, #7
}
 800751a:	4618      	mov	r0, r3
 800751c:	46bd      	mov	sp, r7
 800751e:	bc80      	pop	{r7}
 8007520:	4770      	bx	lr
 8007522:	bf00      	nop
 8007524:	e000ed00 	.word	0xe000ed00

08007528 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8007528:	b480      	push	{r7}
 800752a:	b083      	sub	sp, #12
 800752c:	af00      	add	r7, sp, #0
 800752e:	4603      	mov	r3, r0
 8007530:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8007532:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8007536:	2b00      	cmp	r3, #0
 8007538:	db0b      	blt.n	8007552 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800753a:	79fb      	ldrb	r3, [r7, #7]
 800753c:	f003 021f 	and.w	r2, r3, #31
 8007540:	4906      	ldr	r1, [pc, #24]	; (800755c <__NVIC_EnableIRQ+0x34>)
 8007542:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8007546:	095b      	lsrs	r3, r3, #5
 8007548:	2001      	movs	r0, #1
 800754a:	fa00 f202 	lsl.w	r2, r0, r2
 800754e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8007552:	bf00      	nop
 8007554:	370c      	adds	r7, #12
 8007556:	46bd      	mov	sp, r7
 8007558:	bc80      	pop	{r7}
 800755a:	4770      	bx	lr
 800755c:	e000e100 	.word	0xe000e100

08007560 <__NVIC_DisableIRQ>:
  \details Disables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8007560:	b480      	push	{r7}
 8007562:	b083      	sub	sp, #12
 8007564:	af00      	add	r7, sp, #0
 8007566:	4603      	mov	r3, r0
 8007568:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800756a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800756e:	2b00      	cmp	r3, #0
 8007570:	db10      	blt.n	8007594 <__NVIC_DisableIRQ+0x34>
  {
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8007572:	79fb      	ldrb	r3, [r7, #7]
 8007574:	f003 021f 	and.w	r2, r3, #31
 8007578:	4909      	ldr	r1, [pc, #36]	; (80075a0 <__NVIC_DisableIRQ+0x40>)
 800757a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800757e:	095b      	lsrs	r3, r3, #5
 8007580:	2001      	movs	r0, #1
 8007582:	fa00 f202 	lsl.w	r2, r0, r2
 8007586:	3320      	adds	r3, #32
 8007588:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  __ASM volatile ("dsb 0xF":::"memory");
 800758c:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 8007590:	f3bf 8f6f 	isb	sy
    __DSB();
    __ISB();
  }
}
 8007594:	bf00      	nop
 8007596:	370c      	adds	r7, #12
 8007598:	46bd      	mov	sp, r7
 800759a:	bc80      	pop	{r7}
 800759c:	4770      	bx	lr
 800759e:	bf00      	nop
 80075a0:	e000e100 	.word	0xe000e100

080075a4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80075a4:	b480      	push	{r7}
 80075a6:	b083      	sub	sp, #12
 80075a8:	af00      	add	r7, sp, #0
 80075aa:	4603      	mov	r3, r0
 80075ac:	6039      	str	r1, [r7, #0]
 80075ae:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80075b0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80075b4:	2b00      	cmp	r3, #0
 80075b6:	db0a      	blt.n	80075ce <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80075b8:	683b      	ldr	r3, [r7, #0]
 80075ba:	b2da      	uxtb	r2, r3
 80075bc:	490c      	ldr	r1, [pc, #48]	; (80075f0 <__NVIC_SetPriority+0x4c>)
 80075be:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80075c2:	0112      	lsls	r2, r2, #4
 80075c4:	b2d2      	uxtb	r2, r2
 80075c6:	440b      	add	r3, r1
 80075c8:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80075cc:	e00a      	b.n	80075e4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80075ce:	683b      	ldr	r3, [r7, #0]
 80075d0:	b2da      	uxtb	r2, r3
 80075d2:	4908      	ldr	r1, [pc, #32]	; (80075f4 <__NVIC_SetPriority+0x50>)
 80075d4:	79fb      	ldrb	r3, [r7, #7]
 80075d6:	f003 030f 	and.w	r3, r3, #15
 80075da:	3b04      	subs	r3, #4
 80075dc:	0112      	lsls	r2, r2, #4
 80075de:	b2d2      	uxtb	r2, r2
 80075e0:	440b      	add	r3, r1
 80075e2:	761a      	strb	r2, [r3, #24]
}
 80075e4:	bf00      	nop
 80075e6:	370c      	adds	r7, #12
 80075e8:	46bd      	mov	sp, r7
 80075ea:	bc80      	pop	{r7}
 80075ec:	4770      	bx	lr
 80075ee:	bf00      	nop
 80075f0:	e000e100 	.word	0xe000e100
 80075f4:	e000ed00 	.word	0xe000ed00

080075f8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80075f8:	b480      	push	{r7}
 80075fa:	b089      	sub	sp, #36	; 0x24
 80075fc:	af00      	add	r7, sp, #0
 80075fe:	60f8      	str	r0, [r7, #12]
 8007600:	60b9      	str	r1, [r7, #8]
 8007602:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8007604:	68fb      	ldr	r3, [r7, #12]
 8007606:	f003 0307 	and.w	r3, r3, #7
 800760a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800760c:	69fb      	ldr	r3, [r7, #28]
 800760e:	f1c3 0307 	rsb	r3, r3, #7
 8007612:	2b04      	cmp	r3, #4
 8007614:	bf28      	it	cs
 8007616:	2304      	movcs	r3, #4
 8007618:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800761a:	69fb      	ldr	r3, [r7, #28]
 800761c:	3304      	adds	r3, #4
 800761e:	2b06      	cmp	r3, #6
 8007620:	d902      	bls.n	8007628 <NVIC_EncodePriority+0x30>
 8007622:	69fb      	ldr	r3, [r7, #28]
 8007624:	3b03      	subs	r3, #3
 8007626:	e000      	b.n	800762a <NVIC_EncodePriority+0x32>
 8007628:	2300      	movs	r3, #0
 800762a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800762c:	f04f 32ff 	mov.w	r2, #4294967295
 8007630:	69bb      	ldr	r3, [r7, #24]
 8007632:	fa02 f303 	lsl.w	r3, r2, r3
 8007636:	43da      	mvns	r2, r3
 8007638:	68bb      	ldr	r3, [r7, #8]
 800763a:	401a      	ands	r2, r3
 800763c:	697b      	ldr	r3, [r7, #20]
 800763e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8007640:	f04f 31ff 	mov.w	r1, #4294967295
 8007644:	697b      	ldr	r3, [r7, #20]
 8007646:	fa01 f303 	lsl.w	r3, r1, r3
 800764a:	43d9      	mvns	r1, r3
 800764c:	687b      	ldr	r3, [r7, #4]
 800764e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8007650:	4313      	orrs	r3, r2
         );
}
 8007652:	4618      	mov	r0, r3
 8007654:	3724      	adds	r7, #36	; 0x24
 8007656:	46bd      	mov	sp, r7
 8007658:	bc80      	pop	{r7}
 800765a:	4770      	bx	lr

0800765c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800765c:	b580      	push	{r7, lr}
 800765e:	b082      	sub	sp, #8
 8007660:	af00      	add	r7, sp, #0
 8007662:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8007664:	6878      	ldr	r0, [r7, #4]
 8007666:	f7ff ff2d 	bl	80074c4 <__NVIC_SetPriorityGrouping>
}
 800766a:	bf00      	nop
 800766c:	3708      	adds	r7, #8
 800766e:	46bd      	mov	sp, r7
 8007670:	bd80      	pop	{r7, pc}

08007672 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8007672:	b580      	push	{r7, lr}
 8007674:	b086      	sub	sp, #24
 8007676:	af00      	add	r7, sp, #0
 8007678:	4603      	mov	r3, r0
 800767a:	60b9      	str	r1, [r7, #8]
 800767c:	607a      	str	r2, [r7, #4]
 800767e:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8007680:	f7ff ff44 	bl	800750c <__NVIC_GetPriorityGrouping>
 8007684:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8007686:	687a      	ldr	r2, [r7, #4]
 8007688:	68b9      	ldr	r1, [r7, #8]
 800768a:	6978      	ldr	r0, [r7, #20]
 800768c:	f7ff ffb4 	bl	80075f8 <NVIC_EncodePriority>
 8007690:	4602      	mov	r2, r0
 8007692:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8007696:	4611      	mov	r1, r2
 8007698:	4618      	mov	r0, r3
 800769a:	f7ff ff83 	bl	80075a4 <__NVIC_SetPriority>
}
 800769e:	bf00      	nop
 80076a0:	3718      	adds	r7, #24
 80076a2:	46bd      	mov	sp, r7
 80076a4:	bd80      	pop	{r7, pc}

080076a6 <HAL_NVIC_EnableIRQ>:
  *         (For the complete STM32 Devices IRQ Channels list, please refer
  *          to the appropriate CMSIS device file (stm32wlxxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80076a6:	b580      	push	{r7, lr}
 80076a8:	b082      	sub	sp, #8
 80076aa:	af00      	add	r7, sp, #0
 80076ac:	4603      	mov	r3, r0
 80076ae:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80076b0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80076b4:	4618      	mov	r0, r3
 80076b6:	f7ff ff37 	bl	8007528 <__NVIC_EnableIRQ>
}
 80076ba:	bf00      	nop
 80076bc:	3708      	adds	r7, #8
 80076be:	46bd      	mov	sp, r7
 80076c0:	bd80      	pop	{r7, pc}

080076c2 <HAL_NVIC_DisableIRQ>:
  *         (For the complete STM32 Devices IRQ Channels list, please refer
  *          to the appropriate CMSIS device file (stm32wlxxxx.h))
  * @retval None
  */
void HAL_NVIC_DisableIRQ(IRQn_Type IRQn)
{
 80076c2:	b580      	push	{r7, lr}
 80076c4:	b082      	sub	sp, #8
 80076c6:	af00      	add	r7, sp, #0
 80076c8:	4603      	mov	r3, r0
 80076ca:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
 80076cc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80076d0:	4618      	mov	r0, r3
 80076d2:	f7ff ff45 	bl	8007560 <__NVIC_DisableIRQ>
}
 80076d6:	bf00      	nop
 80076d8:	3708      	adds	r7, #8
 80076da:	46bd      	mov	sp, r7
 80076dc:	bd80      	pop	{r7, pc}
	...

080076e0 <HAL_DMA_Init>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80076e0:	b580      	push	{r7, lr}
 80076e2:	b082      	sub	sp, #8
 80076e4:	af00      	add	r7, sp, #0
 80076e6:	6078      	str	r0, [r7, #4]
  /* Check the DMA handle allocation */
  if (hdma == NULL)
 80076e8:	687b      	ldr	r3, [r7, #4]
 80076ea:	2b00      	cmp	r3, #0
 80076ec:	d101      	bne.n	80076f2 <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 80076ee:	2301      	movs	r3, #1
 80076f0:	e08e      	b.n	8007810 <HAL_DMA_Init+0x130>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 80076f2:	687b      	ldr	r3, [r7, #4]
 80076f4:	681b      	ldr	r3, [r3, #0]
 80076f6:	461a      	mov	r2, r3
 80076f8:	4b47      	ldr	r3, [pc, #284]	; (8007818 <HAL_DMA_Init+0x138>)
 80076fa:	429a      	cmp	r2, r3
 80076fc:	d80f      	bhi.n	800771e <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 80076fe:	687b      	ldr	r3, [r7, #4]
 8007700:	681b      	ldr	r3, [r3, #0]
 8007702:	461a      	mov	r2, r3
 8007704:	4b45      	ldr	r3, [pc, #276]	; (800781c <HAL_DMA_Init+0x13c>)
 8007706:	4413      	add	r3, r2
 8007708:	4a45      	ldr	r2, [pc, #276]	; (8007820 <HAL_DMA_Init+0x140>)
 800770a:	fba2 2303 	umull	r2, r3, r2, r3
 800770e:	091b      	lsrs	r3, r3, #4
 8007710:	009a      	lsls	r2, r3, #2
 8007712:	687b      	ldr	r3, [r7, #4]
 8007714:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA1;
 8007716:	687b      	ldr	r3, [r7, #4]
 8007718:	4a42      	ldr	r2, [pc, #264]	; (8007824 <HAL_DMA_Init+0x144>)
 800771a:	641a      	str	r2, [r3, #64]	; 0x40
 800771c:	e00e      	b.n	800773c <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 800771e:	687b      	ldr	r3, [r7, #4]
 8007720:	681b      	ldr	r3, [r3, #0]
 8007722:	461a      	mov	r2, r3
 8007724:	4b40      	ldr	r3, [pc, #256]	; (8007828 <HAL_DMA_Init+0x148>)
 8007726:	4413      	add	r3, r2
 8007728:	4a3d      	ldr	r2, [pc, #244]	; (8007820 <HAL_DMA_Init+0x140>)
 800772a:	fba2 2303 	umull	r2, r3, r2, r3
 800772e:	091b      	lsrs	r3, r3, #4
 8007730:	009a      	lsls	r2, r3, #2
 8007732:	687b      	ldr	r3, [r7, #4]
 8007734:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA2;
 8007736:	687b      	ldr	r3, [r7, #4]
 8007738:	4a3c      	ldr	r2, [pc, #240]	; (800782c <HAL_DMA_Init+0x14c>)
 800773a:	641a      	str	r2, [r3, #64]	; 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 800773c:	687b      	ldr	r3, [r7, #4]
 800773e:	2202      	movs	r2, #2
 8007740:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  CLEAR_BIT(hdma->Instance->CCR, (DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8007744:	687b      	ldr	r3, [r7, #4]
 8007746:	681b      	ldr	r3, [r3, #0]
 8007748:	681b      	ldr	r3, [r3, #0]
 800774a:	687a      	ldr	r2, [r7, #4]
 800774c:	6812      	ldr	r2, [r2, #0]
 800774e:	f423 43ff 	bic.w	r3, r3, #32640	; 0x7f80
 8007752:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007756:	6013      	str	r3, [r2, #0]
                                  DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                                  DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Set the DMA Channel configuration */
  SET_BIT(hdma->Instance->CCR, (hdma->Init.Direction           |                               \
 8007758:	687b      	ldr	r3, [r7, #4]
 800775a:	681b      	ldr	r3, [r3, #0]
 800775c:	6819      	ldr	r1, [r3, #0]
 800775e:	687b      	ldr	r3, [r7, #4]
 8007760:	689a      	ldr	r2, [r3, #8]
 8007762:	687b      	ldr	r3, [r7, #4]
 8007764:	68db      	ldr	r3, [r3, #12]
 8007766:	431a      	orrs	r2, r3
 8007768:	687b      	ldr	r3, [r7, #4]
 800776a:	691b      	ldr	r3, [r3, #16]
 800776c:	431a      	orrs	r2, r3
 800776e:	687b      	ldr	r3, [r7, #4]
 8007770:	695b      	ldr	r3, [r3, #20]
 8007772:	431a      	orrs	r2, r3
 8007774:	687b      	ldr	r3, [r7, #4]
 8007776:	699b      	ldr	r3, [r3, #24]
 8007778:	431a      	orrs	r2, r3
 800777a:	687b      	ldr	r3, [r7, #4]
 800777c:	69db      	ldr	r3, [r3, #28]
 800777e:	431a      	orrs	r2, r3
 8007780:	687b      	ldr	r3, [r7, #4]
 8007782:	6a1b      	ldr	r3, [r3, #32]
 8007784:	431a      	orrs	r2, r3
 8007786:	687b      	ldr	r3, [r7, #4]
 8007788:	681b      	ldr	r3, [r3, #0]
 800778a:	430a      	orrs	r2, r1
 800778c:	601a      	str	r2, [r3, #0]
                                hdma->Init.Mode                | hdma->Init.Priority));

  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 800778e:	6878      	ldr	r0, [r7, #4]
 8007790:	f000 fb52 	bl	8007e38 <DMA_CalcDMAMUXChannelBaseAndMask>

  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8007794:	687b      	ldr	r3, [r7, #4]
 8007796:	689b      	ldr	r3, [r3, #8]
 8007798:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800779c:	d102      	bne.n	80077a4 <HAL_DMA_Init+0xc4>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 800779e:	687b      	ldr	r3, [r7, #4]
 80077a0:	2200      	movs	r2, #0
 80077a2:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 80077a4:	687b      	ldr	r3, [r7, #4]
 80077a6:	685a      	ldr	r2, [r3, #4]
 80077a8:	687b      	ldr	r3, [r7, #4]
 80077aa:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80077ac:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 80077b0:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80077b2:	687b      	ldr	r3, [r7, #4]
 80077b4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80077b6:	687a      	ldr	r2, [r7, #4]
 80077b8:	6d12      	ldr	r2, [r2, #80]	; 0x50
 80077ba:	605a      	str	r2, [r3, #4]

  if (((hdma->Init.Request >  0UL) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 80077bc:	687b      	ldr	r3, [r7, #4]
 80077be:	685b      	ldr	r3, [r3, #4]
 80077c0:	2b00      	cmp	r3, #0
 80077c2:	d010      	beq.n	80077e6 <HAL_DMA_Init+0x106>
 80077c4:	687b      	ldr	r3, [r7, #4]
 80077c6:	685b      	ldr	r3, [r3, #4]
 80077c8:	2b04      	cmp	r3, #4
 80077ca:	d80c      	bhi.n	80077e6 <HAL_DMA_Init+0x106>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 80077cc:	6878      	ldr	r0, [r7, #4]
 80077ce:	f000 fb7b 	bl	8007ec8 <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 80077d2:	687b      	ldr	r3, [r7, #4]
 80077d4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80077d6:	2200      	movs	r2, #0
 80077d8:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80077da:	687b      	ldr	r3, [r7, #4]
 80077dc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80077de:	687a      	ldr	r2, [r7, #4]
 80077e0:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 80077e2:	605a      	str	r2, [r3, #4]
 80077e4:	e008      	b.n	80077f8 <HAL_DMA_Init+0x118>
  }
  else
  {
    hdma->DMAmuxRequestGen = 0U;
 80077e6:	687b      	ldr	r3, [r7, #4]
 80077e8:	2200      	movs	r2, #0
 80077ea:	655a      	str	r2, [r3, #84]	; 0x54
    hdma->DMAmuxRequestGenStatus = 0U;
 80077ec:	687b      	ldr	r3, [r7, #4]
 80077ee:	2200      	movs	r2, #0
 80077f0:	659a      	str	r2, [r3, #88]	; 0x58
    hdma->DMAmuxRequestGenStatusMask = 0U;
 80077f2:	687b      	ldr	r3, [r7, #4]
 80077f4:	2200      	movs	r2, #0
 80077f6:	65da      	str	r2, [r3, #92]	; 0x5c
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80077f8:	687b      	ldr	r3, [r7, #4]
 80077fa:	2200      	movs	r2, #0
 80077fc:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 80077fe:	687b      	ldr	r3, [r7, #4]
 8007800:	2201      	movs	r2, #1
 8007802:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Release Lock */
  __HAL_UNLOCK(hdma);
 8007806:	687b      	ldr	r3, [r7, #4]
 8007808:	2200      	movs	r2, #0
 800780a:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  return HAL_OK;
 800780e:	2300      	movs	r3, #0
}
 8007810:	4618      	mov	r0, r3
 8007812:	3708      	adds	r7, #8
 8007814:	46bd      	mov	sp, r7
 8007816:	bd80      	pop	{r7, pc}
 8007818:	40020407 	.word	0x40020407
 800781c:	bffdfff8 	.word	0xbffdfff8
 8007820:	cccccccd 	.word	0xcccccccd
 8007824:	40020000 	.word	0x40020000
 8007828:	bffdfbf8 	.word	0xbffdfbf8
 800782c:	40020400 	.word	0x40020400

08007830 <HAL_DMA_DeInit>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_DeInit(DMA_HandleTypeDef *hdma)
{
 8007830:	b580      	push	{r7, lr}
 8007832:	b082      	sub	sp, #8
 8007834:	af00      	add	r7, sp, #0
 8007836:	6078      	str	r0, [r7, #4]
  /* Check the DMA handle allocation */
  if (NULL == hdma)
 8007838:	687b      	ldr	r3, [r7, #4]
 800783a:	2b00      	cmp	r3, #0
 800783c:	d101      	bne.n	8007842 <HAL_DMA_DeInit+0x12>
  {
    return HAL_ERROR;
 800783e:	2301      	movs	r3, #1
 8007840:	e07b      	b.n	800793a <HAL_DMA_DeInit+0x10a>

  /* Check the parameters */
  assert_param(IS_DMA_ALL_INSTANCE(hdma->Instance));

  /* Disable the selected DMA Channelx */
  __HAL_DMA_DISABLE(hdma);
 8007842:	687b      	ldr	r3, [r7, #4]
 8007844:	681b      	ldr	r3, [r3, #0]
 8007846:	681a      	ldr	r2, [r3, #0]
 8007848:	687b      	ldr	r3, [r7, #4]
 800784a:	681b      	ldr	r3, [r3, #0]
 800784c:	f022 0201 	bic.w	r2, r2, #1
 8007850:	601a      	str	r2, [r3, #0]

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8007852:	687b      	ldr	r3, [r7, #4]
 8007854:	681b      	ldr	r3, [r3, #0]
 8007856:	461a      	mov	r2, r3
 8007858:	4b3a      	ldr	r3, [pc, #232]	; (8007944 <HAL_DMA_DeInit+0x114>)
 800785a:	429a      	cmp	r2, r3
 800785c:	d80f      	bhi.n	800787e <HAL_DMA_DeInit+0x4e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 800785e:	687b      	ldr	r3, [r7, #4]
 8007860:	681b      	ldr	r3, [r3, #0]
 8007862:	461a      	mov	r2, r3
 8007864:	4b38      	ldr	r3, [pc, #224]	; (8007948 <HAL_DMA_DeInit+0x118>)
 8007866:	4413      	add	r3, r2
 8007868:	4a38      	ldr	r2, [pc, #224]	; (800794c <HAL_DMA_DeInit+0x11c>)
 800786a:	fba2 2303 	umull	r2, r3, r2, r3
 800786e:	091b      	lsrs	r3, r3, #4
 8007870:	009a      	lsls	r2, r3, #2
 8007872:	687b      	ldr	r3, [r7, #4]
 8007874:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA1;
 8007876:	687b      	ldr	r3, [r7, #4]
 8007878:	4a35      	ldr	r2, [pc, #212]	; (8007950 <HAL_DMA_DeInit+0x120>)
 800787a:	641a      	str	r2, [r3, #64]	; 0x40
 800787c:	e00e      	b.n	800789c <HAL_DMA_DeInit+0x6c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 800787e:	687b      	ldr	r3, [r7, #4]
 8007880:	681b      	ldr	r3, [r3, #0]
 8007882:	461a      	mov	r2, r3
 8007884:	4b33      	ldr	r3, [pc, #204]	; (8007954 <HAL_DMA_DeInit+0x124>)
 8007886:	4413      	add	r3, r2
 8007888:	4a30      	ldr	r2, [pc, #192]	; (800794c <HAL_DMA_DeInit+0x11c>)
 800788a:	fba2 2303 	umull	r2, r3, r2, r3
 800788e:	091b      	lsrs	r3, r3, #4
 8007890:	009a      	lsls	r2, r3, #2
 8007892:	687b      	ldr	r3, [r7, #4]
 8007894:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA2;
 8007896:	687b      	ldr	r3, [r7, #4]
 8007898:	4a2f      	ldr	r2, [pc, #188]	; (8007958 <HAL_DMA_DeInit+0x128>)
 800789a:	641a      	str	r2, [r3, #64]	; 0x40
  }

  /* Reset DMA Channel control register */
  hdma->Instance->CCR = 0U;
 800789c:	687b      	ldr	r3, [r7, #4]
 800789e:	681b      	ldr	r3, [r3, #0]
 80078a0:	2200      	movs	r2, #0
 80078a2:	601a      	str	r2, [r3, #0]

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 80078a4:	687b      	ldr	r3, [r7, #4]
 80078a6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80078a8:	f003 021c 	and.w	r2, r3, #28
 80078ac:	687b      	ldr	r3, [r7, #4]
 80078ae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80078b0:	2101      	movs	r1, #1
 80078b2:	fa01 f202 	lsl.w	r2, r1, r2
 80078b6:	605a      	str	r2, [r3, #4]

  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask */

  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 80078b8:	6878      	ldr	r0, [r7, #4]
 80078ba:	f000 fabd 	bl	8007e38 <DMA_CalcDMAMUXChannelBaseAndMask>

  /* Reset the DMAMUX channel that corresponds to the DMA channel */
  hdma->DMAmuxChannel->CCR = 0U;
 80078be:	687b      	ldr	r3, [r7, #4]
 80078c0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80078c2:	2200      	movs	r2, #0
 80078c4:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80078c6:	687b      	ldr	r3, [r7, #4]
 80078c8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80078ca:	687a      	ldr	r2, [r7, #4]
 80078cc:	6d12      	ldr	r2, [r2, #80]	; 0x50
 80078ce:	605a      	str	r2, [r3, #4]

  /* Reset Request generator parameters if any */
  if (((hdma->Init.Request >  0UL) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 80078d0:	687b      	ldr	r3, [r7, #4]
 80078d2:	685b      	ldr	r3, [r3, #4]
 80078d4:	2b00      	cmp	r3, #0
 80078d6:	d00f      	beq.n	80078f8 <HAL_DMA_DeInit+0xc8>
 80078d8:	687b      	ldr	r3, [r7, #4]
 80078da:	685b      	ldr	r3, [r3, #4]
 80078dc:	2b04      	cmp	r3, #4
 80078de:	d80b      	bhi.n	80078f8 <HAL_DMA_DeInit+0xc8>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 80078e0:	6878      	ldr	r0, [r7, #4]
 80078e2:	f000 faf1 	bl	8007ec8 <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 80078e6:	687b      	ldr	r3, [r7, #4]
 80078e8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80078ea:	2200      	movs	r2, #0
 80078ec:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80078ee:	687b      	ldr	r3, [r7, #4]
 80078f0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80078f2:	687a      	ldr	r2, [r7, #4]
 80078f4:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 80078f6:	605a      	str	r2, [r3, #4]
  }

  hdma->DMAmuxRequestGen = 0U;
 80078f8:	687b      	ldr	r3, [r7, #4]
 80078fa:	2200      	movs	r2, #0
 80078fc:	655a      	str	r2, [r3, #84]	; 0x54
  hdma->DMAmuxRequestGenStatus = 0U;
 80078fe:	687b      	ldr	r3, [r7, #4]
 8007900:	2200      	movs	r2, #0
 8007902:	659a      	str	r2, [r3, #88]	; 0x58
  hdma->DMAmuxRequestGenStatusMask = 0U;
 8007904:	687b      	ldr	r3, [r7, #4]
 8007906:	2200      	movs	r2, #0
 8007908:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Clean callbacks */
  hdma->XferCpltCallback = NULL;
 800790a:	687b      	ldr	r3, [r7, #4]
 800790c:	2200      	movs	r2, #0
 800790e:	62da      	str	r2, [r3, #44]	; 0x2c
  hdma->XferHalfCpltCallback = NULL;
 8007910:	687b      	ldr	r3, [r7, #4]
 8007912:	2200      	movs	r2, #0
 8007914:	631a      	str	r2, [r3, #48]	; 0x30
  hdma->XferErrorCallback = NULL;
 8007916:	687b      	ldr	r3, [r7, #4]
 8007918:	2200      	movs	r2, #0
 800791a:	635a      	str	r2, [r3, #52]	; 0x34
  hdma->XferAbortCallback = NULL;
 800791c:	687b      	ldr	r3, [r7, #4]
 800791e:	2200      	movs	r2, #0
 8007920:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8007922:	687b      	ldr	r3, [r7, #4]
 8007924:	2200      	movs	r2, #0
 8007926:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_RESET;
 8007928:	687b      	ldr	r3, [r7, #4]
 800792a:	2200      	movs	r2, #0
 800792c:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Release Lock */
  __HAL_UNLOCK(hdma);
 8007930:	687b      	ldr	r3, [r7, #4]
 8007932:	2200      	movs	r2, #0
 8007934:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  return HAL_OK;
 8007938:	2300      	movs	r3, #0
}
 800793a:	4618      	mov	r0, r3
 800793c:	3708      	adds	r7, #8
 800793e:	46bd      	mov	sp, r7
 8007940:	bd80      	pop	{r7, pc}
 8007942:	bf00      	nop
 8007944:	40020407 	.word	0x40020407
 8007948:	bffdfff8 	.word	0xbffdfff8
 800794c:	cccccccd 	.word	0xcccccccd
 8007950:	40020000 	.word	0x40020000
 8007954:	bffdfbf8 	.word	0xbffdfbf8
 8007958:	40020400 	.word	0x40020400

0800795c <HAL_DMA_Start_IT>:
  * @param DstAddress The destination memory Buffer address
  * @param DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800795c:	b580      	push	{r7, lr}
 800795e:	b086      	sub	sp, #24
 8007960:	af00      	add	r7, sp, #0
 8007962:	60f8      	str	r0, [r7, #12]
 8007964:	60b9      	str	r1, [r7, #8]
 8007966:	607a      	str	r2, [r7, #4]
 8007968:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800796a:	2300      	movs	r3, #0
 800796c:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 800796e:	68fb      	ldr	r3, [r7, #12]
 8007970:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8007974:	2b01      	cmp	r3, #1
 8007976:	d101      	bne.n	800797c <HAL_DMA_Start_IT+0x20>
 8007978:	2302      	movs	r3, #2
 800797a:	e069      	b.n	8007a50 <HAL_DMA_Start_IT+0xf4>
 800797c:	68fb      	ldr	r3, [r7, #12]
 800797e:	2201      	movs	r2, #1
 8007980:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  if (hdma->State == HAL_DMA_STATE_READY)
 8007984:	68fb      	ldr	r3, [r7, #12]
 8007986:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 800798a:	b2db      	uxtb	r3, r3
 800798c:	2b01      	cmp	r3, #1
 800798e:	d155      	bne.n	8007a3c <HAL_DMA_Start_IT+0xe0>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8007990:	68fb      	ldr	r3, [r7, #12]
 8007992:	2202      	movs	r2, #2
 8007994:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8007998:	68fb      	ldr	r3, [r7, #12]
 800799a:	2200      	movs	r2, #0
 800799c:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 800799e:	68fb      	ldr	r3, [r7, #12]
 80079a0:	681b      	ldr	r3, [r3, #0]
 80079a2:	681a      	ldr	r2, [r3, #0]
 80079a4:	68fb      	ldr	r3, [r7, #12]
 80079a6:	681b      	ldr	r3, [r3, #0]
 80079a8:	f022 0201 	bic.w	r2, r2, #1
 80079ac:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80079ae:	683b      	ldr	r3, [r7, #0]
 80079b0:	687a      	ldr	r2, [r7, #4]
 80079b2:	68b9      	ldr	r1, [r7, #8]
 80079b4:	68f8      	ldr	r0, [r7, #12]
 80079b6:	f000 fa02 	bl	8007dbe <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 80079ba:	68fb      	ldr	r3, [r7, #12]
 80079bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80079be:	2b00      	cmp	r3, #0
 80079c0:	d008      	beq.n	80079d4 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80079c2:	68fb      	ldr	r3, [r7, #12]
 80079c4:	681b      	ldr	r3, [r3, #0]
 80079c6:	681a      	ldr	r2, [r3, #0]
 80079c8:	68fb      	ldr	r3, [r7, #12]
 80079ca:	681b      	ldr	r3, [r3, #0]
 80079cc:	f042 020e 	orr.w	r2, r2, #14
 80079d0:	601a      	str	r2, [r3, #0]
 80079d2:	e00f      	b.n	80079f4 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80079d4:	68fb      	ldr	r3, [r7, #12]
 80079d6:	681b      	ldr	r3, [r3, #0]
 80079d8:	681a      	ldr	r2, [r3, #0]
 80079da:	68fb      	ldr	r3, [r7, #12]
 80079dc:	681b      	ldr	r3, [r3, #0]
 80079de:	f022 0204 	bic.w	r2, r2, #4
 80079e2:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 80079e4:	68fb      	ldr	r3, [r7, #12]
 80079e6:	681b      	ldr	r3, [r3, #0]
 80079e8:	681a      	ldr	r2, [r3, #0]
 80079ea:	68fb      	ldr	r3, [r7, #12]
 80079ec:	681b      	ldr	r3, [r3, #0]
 80079ee:	f042 020a 	orr.w	r2, r2, #10
 80079f2:	601a      	str	r2, [r3, #0]
    }

    /* Check if DMAMUX Synchronization is enabled*/
    if ((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 80079f4:	68fb      	ldr	r3, [r7, #12]
 80079f6:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80079f8:	681b      	ldr	r3, [r3, #0]
 80079fa:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80079fe:	2b00      	cmp	r3, #0
 8007a00:	d007      	beq.n	8007a12 <HAL_DMA_Start_IT+0xb6>
    {
      /* Enable DMAMUX sync overrun IT*/
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 8007a02:	68fb      	ldr	r3, [r7, #12]
 8007a04:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8007a06:	681a      	ldr	r2, [r3, #0]
 8007a08:	68fb      	ldr	r3, [r7, #12]
 8007a0a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8007a0c:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8007a10:	601a      	str	r2, [r3, #0]
    }

    if (hdma->DMAmuxRequestGen != 0U)
 8007a12:	68fb      	ldr	r3, [r7, #12]
 8007a14:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007a16:	2b00      	cmp	r3, #0
 8007a18:	d007      	beq.n	8007a2a <HAL_DMA_Start_IT+0xce>
    {
      /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
      /* enable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 8007a1a:	68fb      	ldr	r3, [r7, #12]
 8007a1c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007a1e:	681a      	ldr	r2, [r3, #0]
 8007a20:	68fb      	ldr	r3, [r7, #12]
 8007a22:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007a24:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8007a28:	601a      	str	r2, [r3, #0]
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8007a2a:	68fb      	ldr	r3, [r7, #12]
 8007a2c:	681b      	ldr	r3, [r3, #0]
 8007a2e:	681a      	ldr	r2, [r3, #0]
 8007a30:	68fb      	ldr	r3, [r7, #12]
 8007a32:	681b      	ldr	r3, [r3, #0]
 8007a34:	f042 0201 	orr.w	r2, r2, #1
 8007a38:	601a      	str	r2, [r3, #0]
 8007a3a:	e008      	b.n	8007a4e <HAL_DMA_Start_IT+0xf2>
  }
  else
  {
    /* Change the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_BUSY;
 8007a3c:	68fb      	ldr	r3, [r7, #12]
 8007a3e:	2280      	movs	r2, #128	; 0x80
 8007a40:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8007a42:	68fb      	ldr	r3, [r7, #12]
 8007a44:	2200      	movs	r2, #0
 8007a46:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Return error status */
    status = HAL_ERROR;
 8007a4a:	2301      	movs	r3, #1
 8007a4c:	75fb      	strb	r3, [r7, #23]
  }

  return status;
 8007a4e:	7dfb      	ldrb	r3, [r7, #23]
}
 8007a50:	4618      	mov	r0, r3
 8007a52:	3718      	adds	r7, #24
 8007a54:	46bd      	mov	sp, r7
 8007a56:	bd80      	pop	{r7, pc}

08007a58 <HAL_DMA_Abort>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8007a58:	b480      	push	{r7}
 8007a5a:	b083      	sub	sp, #12
 8007a5c:	af00      	add	r7, sp, #0
 8007a5e:	6078      	str	r0, [r7, #4]
  /* Check the DMA peripheral handle */
  if (NULL == hdma)
 8007a60:	687b      	ldr	r3, [r7, #4]
 8007a62:	2b00      	cmp	r3, #0
 8007a64:	d101      	bne.n	8007a6a <HAL_DMA_Abort+0x12>
  {
    return HAL_ERROR;
 8007a66:	2301      	movs	r3, #1
 8007a68:	e04f      	b.n	8007b0a <HAL_DMA_Abort+0xb2>
  }

  /* Check the DMA peripheral state */
  if (hdma->State != HAL_DMA_STATE_BUSY)
 8007a6a:	687b      	ldr	r3, [r7, #4]
 8007a6c:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8007a70:	b2db      	uxtb	r3, r3
 8007a72:	2b02      	cmp	r3, #2
 8007a74:	d008      	beq.n	8007a88 <HAL_DMA_Abort+0x30>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8007a76:	687b      	ldr	r3, [r7, #4]
 8007a78:	2204      	movs	r2, #4
 8007a7a:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8007a7c:	687b      	ldr	r3, [r7, #4]
 8007a7e:	2200      	movs	r2, #0
 8007a80:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8007a84:	2301      	movs	r3, #1
 8007a86:	e040      	b.n	8007b0a <HAL_DMA_Abort+0xb2>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8007a88:	687b      	ldr	r3, [r7, #4]
 8007a8a:	681b      	ldr	r3, [r3, #0]
 8007a8c:	681a      	ldr	r2, [r3, #0]
 8007a8e:	687b      	ldr	r3, [r7, #4]
 8007a90:	681b      	ldr	r3, [r3, #0]
 8007a92:	f022 020e 	bic.w	r2, r2, #14
 8007a96:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8007a98:	687b      	ldr	r3, [r7, #4]
 8007a9a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8007a9c:	681a      	ldr	r2, [r3, #0]
 8007a9e:	687b      	ldr	r3, [r7, #4]
 8007aa0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8007aa2:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8007aa6:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8007aa8:	687b      	ldr	r3, [r7, #4]
 8007aaa:	681b      	ldr	r3, [r3, #0]
 8007aac:	681a      	ldr	r2, [r3, #0]
 8007aae:	687b      	ldr	r3, [r7, #4]
 8007ab0:	681b      	ldr	r3, [r3, #0]
 8007ab2:	f022 0201 	bic.w	r2, r2, #1
 8007ab6:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8007ab8:	687b      	ldr	r3, [r7, #4]
 8007aba:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007abc:	f003 021c 	and.w	r2, r3, #28
 8007ac0:	687b      	ldr	r3, [r7, #4]
 8007ac2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007ac4:	2101      	movs	r1, #1
 8007ac6:	fa01 f202 	lsl.w	r2, r1, r2
 8007aca:	605a      	str	r2, [r3, #4]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8007acc:	687b      	ldr	r3, [r7, #4]
 8007ace:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007ad0:	687a      	ldr	r2, [r7, #4]
 8007ad2:	6d12      	ldr	r2, [r2, #80]	; 0x50
 8007ad4:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 8007ad6:	687b      	ldr	r3, [r7, #4]
 8007ad8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007ada:	2b00      	cmp	r3, #0
 8007adc:	d00c      	beq.n	8007af8 <HAL_DMA_Abort+0xa0>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8007ade:	687b      	ldr	r3, [r7, #4]
 8007ae0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007ae2:	681a      	ldr	r2, [r3, #0]
 8007ae4:	687b      	ldr	r3, [r7, #4]
 8007ae6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007ae8:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8007aec:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8007aee:	687b      	ldr	r3, [r7, #4]
 8007af0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007af2:	687a      	ldr	r2, [r7, #4]
 8007af4:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 8007af6:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8007af8:	687b      	ldr	r3, [r7, #4]
 8007afa:	2201      	movs	r2, #1
 8007afc:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8007b00:	687b      	ldr	r3, [r7, #4]
 8007b02:	2200      	movs	r2, #0
 8007b04:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  }

  return HAL_OK;
 8007b08:	2300      	movs	r3, #0
}
 8007b0a:	4618      	mov	r0, r3
 8007b0c:	370c      	adds	r7, #12
 8007b0e:	46bd      	mov	sp, r7
 8007b10:	bc80      	pop	{r7}
 8007b12:	4770      	bx	lr

08007b14 <HAL_DMA_Abort_IT>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8007b14:	b580      	push	{r7, lr}
 8007b16:	b084      	sub	sp, #16
 8007b18:	af00      	add	r7, sp, #0
 8007b1a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8007b1c:	2300      	movs	r3, #0
 8007b1e:	73fb      	strb	r3, [r7, #15]

  if (hdma->State != HAL_DMA_STATE_BUSY)
 8007b20:	687b      	ldr	r3, [r7, #4]
 8007b22:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8007b26:	b2db      	uxtb	r3, r3
 8007b28:	2b02      	cmp	r3, #2
 8007b2a:	d005      	beq.n	8007b38 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8007b2c:	687b      	ldr	r3, [r7, #4]
 8007b2e:	2204      	movs	r2, #4
 8007b30:	63da      	str	r2, [r3, #60]	; 0x3c

    status = HAL_ERROR;
 8007b32:	2301      	movs	r3, #1
 8007b34:	73fb      	strb	r3, [r7, #15]
 8007b36:	e047      	b.n	8007bc8 <HAL_DMA_Abort_IT+0xb4>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8007b38:	687b      	ldr	r3, [r7, #4]
 8007b3a:	681b      	ldr	r3, [r3, #0]
 8007b3c:	681a      	ldr	r2, [r3, #0]
 8007b3e:	687b      	ldr	r3, [r7, #4]
 8007b40:	681b      	ldr	r3, [r3, #0]
 8007b42:	f022 020e 	bic.w	r2, r2, #14
 8007b46:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8007b48:	687b      	ldr	r3, [r7, #4]
 8007b4a:	681b      	ldr	r3, [r3, #0]
 8007b4c:	681a      	ldr	r2, [r3, #0]
 8007b4e:	687b      	ldr	r3, [r7, #4]
 8007b50:	681b      	ldr	r3, [r3, #0]
 8007b52:	f022 0201 	bic.w	r2, r2, #1
 8007b56:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8007b58:	687b      	ldr	r3, [r7, #4]
 8007b5a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8007b5c:	681a      	ldr	r2, [r3, #0]
 8007b5e:	687b      	ldr	r3, [r7, #4]
 8007b60:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8007b62:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8007b66:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8007b68:	687b      	ldr	r3, [r7, #4]
 8007b6a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007b6c:	f003 021c 	and.w	r2, r3, #28
 8007b70:	687b      	ldr	r3, [r7, #4]
 8007b72:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007b74:	2101      	movs	r1, #1
 8007b76:	fa01 f202 	lsl.w	r2, r1, r2
 8007b7a:	605a      	str	r2, [r3, #4]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8007b7c:	687b      	ldr	r3, [r7, #4]
 8007b7e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007b80:	687a      	ldr	r2, [r7, #4]
 8007b82:	6d12      	ldr	r2, [r2, #80]	; 0x50
 8007b84:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 8007b86:	687b      	ldr	r3, [r7, #4]
 8007b88:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007b8a:	2b00      	cmp	r3, #0
 8007b8c:	d00c      	beq.n	8007ba8 <HAL_DMA_Abort_IT+0x94>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8007b8e:	687b      	ldr	r3, [r7, #4]
 8007b90:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007b92:	681a      	ldr	r2, [r3, #0]
 8007b94:	687b      	ldr	r3, [r7, #4]
 8007b96:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007b98:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8007b9c:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8007b9e:	687b      	ldr	r3, [r7, #4]
 8007ba0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007ba2:	687a      	ldr	r2, [r7, #4]
 8007ba4:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 8007ba6:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8007ba8:	687b      	ldr	r3, [r7, #4]
 8007baa:	2201      	movs	r2, #1
 8007bac:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8007bb0:	687b      	ldr	r3, [r7, #4]
 8007bb2:	2200      	movs	r2, #0
 8007bb4:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 8007bb8:	687b      	ldr	r3, [r7, #4]
 8007bba:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007bbc:	2b00      	cmp	r3, #0
 8007bbe:	d003      	beq.n	8007bc8 <HAL_DMA_Abort_IT+0xb4>
    {
      hdma->XferAbortCallback(hdma);
 8007bc0:	687b      	ldr	r3, [r7, #4]
 8007bc2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007bc4:	6878      	ldr	r0, [r7, #4]
 8007bc6:	4798      	blx	r3
    }
  }
  return status;
 8007bc8:	7bfb      	ldrb	r3, [r7, #15]
}
 8007bca:	4618      	mov	r0, r3
 8007bcc:	3710      	adds	r7, #16
 8007bce:	46bd      	mov	sp, r7
 8007bd0:	bd80      	pop	{r7, pc}
	...

08007bd4 <HAL_DMA_IRQHandler>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8007bd4:	b580      	push	{r7, lr}
 8007bd6:	b084      	sub	sp, #16
 8007bd8:	af00      	add	r7, sp, #0
 8007bda:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8007bdc:	687b      	ldr	r3, [r7, #4]
 8007bde:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007be0:	681b      	ldr	r3, [r3, #0]
 8007be2:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8007be4:	687b      	ldr	r3, [r7, #4]
 8007be6:	681b      	ldr	r3, [r3, #0]
 8007be8:	681b      	ldr	r3, [r3, #0]
 8007bea:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 8007bec:	687b      	ldr	r3, [r7, #4]
 8007bee:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007bf0:	f003 031c 	and.w	r3, r3, #28
 8007bf4:	2204      	movs	r2, #4
 8007bf6:	409a      	lsls	r2, r3
 8007bf8:	68fb      	ldr	r3, [r7, #12]
 8007bfa:	4013      	ands	r3, r2
 8007bfc:	2b00      	cmp	r3, #0
 8007bfe:	d027      	beq.n	8007c50 <HAL_DMA_IRQHandler+0x7c>
 8007c00:	68bb      	ldr	r3, [r7, #8]
 8007c02:	f003 0304 	and.w	r3, r3, #4
 8007c06:	2b00      	cmp	r3, #0
 8007c08:	d022      	beq.n	8007c50 <HAL_DMA_IRQHandler+0x7c>
  {
      /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
      if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8007c0a:	687b      	ldr	r3, [r7, #4]
 8007c0c:	681b      	ldr	r3, [r3, #0]
 8007c0e:	681b      	ldr	r3, [r3, #0]
 8007c10:	f003 0320 	and.w	r3, r3, #32
 8007c14:	2b00      	cmp	r3, #0
 8007c16:	d107      	bne.n	8007c28 <HAL_DMA_IRQHandler+0x54>
      {
        /* Disable the half transfer interrupt */
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8007c18:	687b      	ldr	r3, [r7, #4]
 8007c1a:	681b      	ldr	r3, [r3, #0]
 8007c1c:	681a      	ldr	r2, [r3, #0]
 8007c1e:	687b      	ldr	r3, [r7, #4]
 8007c20:	681b      	ldr	r3, [r3, #0]
 8007c22:	f022 0204 	bic.w	r2, r2, #4
 8007c26:	601a      	str	r2, [r3, #0]
      }
      /* Clear the half transfer complete flag */
      hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1CU);
 8007c28:	687b      	ldr	r3, [r7, #4]
 8007c2a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007c2c:	f003 021c 	and.w	r2, r3, #28
 8007c30:	687b      	ldr	r3, [r7, #4]
 8007c32:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007c34:	2104      	movs	r1, #4
 8007c36:	fa01 f202 	lsl.w	r2, r1, r2
 8007c3a:	605a      	str	r2, [r3, #4]

      /* DMA peripheral state is not updated in Half Transfer */
      /* but in Transfer Complete case */

      if (hdma->XferHalfCpltCallback != NULL)
 8007c3c:	687b      	ldr	r3, [r7, #4]
 8007c3e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007c40:	2b00      	cmp	r3, #0
 8007c42:	f000 8081 	beq.w	8007d48 <HAL_DMA_IRQHandler+0x174>
      {
        /* Half transfer callback */
        hdma->XferHalfCpltCallback(hdma);
 8007c46:	687b      	ldr	r3, [r7, #4]
 8007c48:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007c4a:	6878      	ldr	r0, [r7, #4]
 8007c4c:	4798      	blx	r3
      if (hdma->XferHalfCpltCallback != NULL)
 8007c4e:	e07b      	b.n	8007d48 <HAL_DMA_IRQHandler+0x174>
      }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if ((0U != (flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU)))) && (0U != (source_it & DMA_IT_TC)))
 8007c50:	687b      	ldr	r3, [r7, #4]
 8007c52:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007c54:	f003 031c 	and.w	r3, r3, #28
 8007c58:	2202      	movs	r2, #2
 8007c5a:	409a      	lsls	r2, r3
 8007c5c:	68fb      	ldr	r3, [r7, #12]
 8007c5e:	4013      	ands	r3, r2
 8007c60:	2b00      	cmp	r3, #0
 8007c62:	d03d      	beq.n	8007ce0 <HAL_DMA_IRQHandler+0x10c>
 8007c64:	68bb      	ldr	r3, [r7, #8]
 8007c66:	f003 0302 	and.w	r3, r3, #2
 8007c6a:	2b00      	cmp	r3, #0
 8007c6c:	d038      	beq.n	8007ce0 <HAL_DMA_IRQHandler+0x10c>
  {
      if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8007c6e:	687b      	ldr	r3, [r7, #4]
 8007c70:	681b      	ldr	r3, [r3, #0]
 8007c72:	681b      	ldr	r3, [r3, #0]
 8007c74:	f003 0320 	and.w	r3, r3, #32
 8007c78:	2b00      	cmp	r3, #0
 8007c7a:	d10b      	bne.n	8007c94 <HAL_DMA_IRQHandler+0xc0>
      {
        /* Disable the transfer complete and error interrupt */
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8007c7c:	687b      	ldr	r3, [r7, #4]
 8007c7e:	681b      	ldr	r3, [r3, #0]
 8007c80:	681a      	ldr	r2, [r3, #0]
 8007c82:	687b      	ldr	r3, [r7, #4]
 8007c84:	681b      	ldr	r3, [r3, #0]
 8007c86:	f022 020a 	bic.w	r2, r2, #10
 8007c8a:	601a      	str	r2, [r3, #0]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8007c8c:	687b      	ldr	r3, [r7, #4]
 8007c8e:	2201      	movs	r2, #1
 8007c90:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
      }
      /* Clear the transfer complete flag */
      __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU)));
 8007c94:	687b      	ldr	r3, [r7, #4]
 8007c96:	681b      	ldr	r3, [r3, #0]
 8007c98:	461a      	mov	r2, r3
 8007c9a:	4b2e      	ldr	r3, [pc, #184]	; (8007d54 <HAL_DMA_IRQHandler+0x180>)
 8007c9c:	429a      	cmp	r2, r3
 8007c9e:	d909      	bls.n	8007cb4 <HAL_DMA_IRQHandler+0xe0>
 8007ca0:	687b      	ldr	r3, [r7, #4]
 8007ca2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007ca4:	f003 031c 	and.w	r3, r3, #28
 8007ca8:	4a2b      	ldr	r2, [pc, #172]	; (8007d58 <HAL_DMA_IRQHandler+0x184>)
 8007caa:	2102      	movs	r1, #2
 8007cac:	fa01 f303 	lsl.w	r3, r1, r3
 8007cb0:	6053      	str	r3, [r2, #4]
 8007cb2:	e008      	b.n	8007cc6 <HAL_DMA_IRQHandler+0xf2>
 8007cb4:	687b      	ldr	r3, [r7, #4]
 8007cb6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007cb8:	f003 031c 	and.w	r3, r3, #28
 8007cbc:	4a27      	ldr	r2, [pc, #156]	; (8007d5c <HAL_DMA_IRQHandler+0x188>)
 8007cbe:	2102      	movs	r1, #2
 8007cc0:	fa01 f303 	lsl.w	r3, r1, r3
 8007cc4:	6053      	str	r3, [r2, #4]

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8007cc6:	687b      	ldr	r3, [r7, #4]
 8007cc8:	2200      	movs	r2, #0
 8007cca:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

      if (hdma->XferCpltCallback != NULL)
 8007cce:	687b      	ldr	r3, [r7, #4]
 8007cd0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007cd2:	2b00      	cmp	r3, #0
 8007cd4:	d038      	beq.n	8007d48 <HAL_DMA_IRQHandler+0x174>
      {
        /* Transfer complete callback */
        hdma->XferCpltCallback(hdma);
 8007cd6:	687b      	ldr	r3, [r7, #4]
 8007cd8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007cda:	6878      	ldr	r0, [r7, #4]
 8007cdc:	4798      	blx	r3
      if (hdma->XferCpltCallback != NULL)
 8007cde:	e033      	b.n	8007d48 <HAL_DMA_IRQHandler+0x174>
      }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TE) != 0U))
 8007ce0:	687b      	ldr	r3, [r7, #4]
 8007ce2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007ce4:	f003 031c 	and.w	r3, r3, #28
 8007ce8:	2208      	movs	r2, #8
 8007cea:	409a      	lsls	r2, r3
 8007cec:	68fb      	ldr	r3, [r7, #12]
 8007cee:	4013      	ands	r3, r2
 8007cf0:	2b00      	cmp	r3, #0
 8007cf2:	d02a      	beq.n	8007d4a <HAL_DMA_IRQHandler+0x176>
 8007cf4:	68bb      	ldr	r3, [r7, #8]
 8007cf6:	f003 0308 	and.w	r3, r3, #8
 8007cfa:	2b00      	cmp	r3, #0
 8007cfc:	d025      	beq.n	8007d4a <HAL_DMA_IRQHandler+0x176>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8007cfe:	687b      	ldr	r3, [r7, #4]
 8007d00:	681b      	ldr	r3, [r3, #0]
 8007d02:	681a      	ldr	r2, [r3, #0]
 8007d04:	687b      	ldr	r3, [r7, #4]
 8007d06:	681b      	ldr	r3, [r3, #0]
 8007d08:	f022 020e 	bic.w	r2, r2, #14
 8007d0c:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8007d0e:	687b      	ldr	r3, [r7, #4]
 8007d10:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007d12:	f003 021c 	and.w	r2, r3, #28
 8007d16:	687b      	ldr	r3, [r7, #4]
 8007d18:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007d1a:	2101      	movs	r1, #1
 8007d1c:	fa01 f202 	lsl.w	r2, r1, r2
 8007d20:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8007d22:	687b      	ldr	r3, [r7, #4]
 8007d24:	2201      	movs	r2, #1
 8007d26:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8007d28:	687b      	ldr	r3, [r7, #4]
 8007d2a:	2201      	movs	r2, #1
 8007d2c:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8007d30:	687b      	ldr	r3, [r7, #4]
 8007d32:	2200      	movs	r2, #0
 8007d34:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if (hdma->XferErrorCallback != NULL)
 8007d38:	687b      	ldr	r3, [r7, #4]
 8007d3a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007d3c:	2b00      	cmp	r3, #0
 8007d3e:	d004      	beq.n	8007d4a <HAL_DMA_IRQHandler+0x176>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8007d40:	687b      	ldr	r3, [r7, #4]
 8007d42:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007d44:	6878      	ldr	r0, [r7, #4]
 8007d46:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 8007d48:	bf00      	nop
 8007d4a:	bf00      	nop
}
 8007d4c:	3710      	adds	r7, #16
 8007d4e:	46bd      	mov	sp, r7
 8007d50:	bd80      	pop	{r7, pc}
 8007d52:	bf00      	nop
 8007d54:	40020080 	.word	0x40020080
 8007d58:	40020400 	.word	0x40020400
 8007d5c:	40020000 	.word	0x40020000

08007d60 <HAL_DMA_ConfigChannelAttributes>:
  * @param ChannelAttributes specifies the DMA channel secure/privilege attributes.
  *        This parameter can be a one or a combination of @ref DMA_Channel_Attributes
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_DMA_ConfigChannelAttributes(DMA_HandleTypeDef *hdma, uint32_t ChannelAttributes)
{
 8007d60:	b480      	push	{r7}
 8007d62:	b085      	sub	sp, #20
 8007d64:	af00      	add	r7, sp, #0
 8007d66:	6078      	str	r0, [r7, #4]
 8007d68:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8007d6a:	2300      	movs	r3, #0
 8007d6c:	72fb      	strb	r3, [r7, #11]
#if defined (CORE_CM0PLUS)
  uint32_t ccr_SECM;
#endif /* CORE_CM0PLUS */

  /* Check the DMA peripheral handle */
  if (hdma == NULL)
 8007d6e:	687b      	ldr	r3, [r7, #4]
 8007d70:	2b00      	cmp	r3, #0
 8007d72:	d103      	bne.n	8007d7c <HAL_DMA_ConfigChannelAttributes+0x1c>
  {
    status = HAL_ERROR;
 8007d74:	2301      	movs	r3, #1
 8007d76:	72fb      	strb	r3, [r7, #11]
    return status;
 8007d78:	7afb      	ldrb	r3, [r7, #11]
 8007d7a:	e01b      	b.n	8007db4 <HAL_DMA_ConfigChannelAttributes+0x54>

  /* Check the parameters */
  assert_param(IS_DMA_ATTRIBUTES(ChannelAttributes));

  /* Read CCR register */
  ccr = READ_REG(hdma->Instance->CCR);
 8007d7c:	687b      	ldr	r3, [r7, #4]
 8007d7e:	681b      	ldr	r3, [r3, #0]
 8007d80:	681b      	ldr	r3, [r3, #0]
 8007d82:	60fb      	str	r3, [r7, #12]

  /* Apply any requested privilege/non-privilege attributes */
  if ((ChannelAttributes & DMA_CHANNEL_ATTR_PRIV_MASK) != 0U)
 8007d84:	683b      	ldr	r3, [r7, #0]
 8007d86:	f003 0310 	and.w	r3, r3, #16
 8007d8a:	2b00      	cmp	r3, #0
 8007d8c:	d00d      	beq.n	8007daa <HAL_DMA_ConfigChannelAttributes+0x4a>
  {
    if ((ChannelAttributes & DMA_CCR_PRIV) != 0U)
 8007d8e:	683b      	ldr	r3, [r7, #0]
 8007d90:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8007d94:	2b00      	cmp	r3, #0
 8007d96:	d004      	beq.n	8007da2 <HAL_DMA_ConfigChannelAttributes+0x42>
    {
      SET_BIT(ccr, DMA_CCR_PRIV);
 8007d98:	68fb      	ldr	r3, [r7, #12]
 8007d9a:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8007d9e:	60fb      	str	r3, [r7, #12]
 8007da0:	e003      	b.n	8007daa <HAL_DMA_ConfigChannelAttributes+0x4a>
    }
    else
    {
      CLEAR_BIT(ccr, DMA_CCR_PRIV);
 8007da2:	68fb      	ldr	r3, [r7, #12]
 8007da4:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 8007da8:	60fb      	str	r3, [r7, #12]
  }

#endif /* CORE_CM0PLUS */

  /* Update CCR Register: PRIV, SECM, SCEC, DSEC bits */
  WRITE_REG(hdma->Instance->CCR, ccr);
 8007daa:	687b      	ldr	r3, [r7, #4]
 8007dac:	681b      	ldr	r3, [r3, #0]
 8007dae:	68fa      	ldr	r2, [r7, #12]
 8007db0:	601a      	str	r2, [r3, #0]

  return status;
 8007db2:	7afb      	ldrb	r3, [r7, #11]
}
 8007db4:	4618      	mov	r0, r3
 8007db6:	3714      	adds	r7, #20
 8007db8:	46bd      	mov	sp, r7
 8007dba:	bc80      	pop	{r7}
 8007dbc:	4770      	bx	lr

08007dbe <DMA_SetConfig>:
  * @param DstAddress The destination memory Buffer address
  * @param DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8007dbe:	b480      	push	{r7}
 8007dc0:	b085      	sub	sp, #20
 8007dc2:	af00      	add	r7, sp, #0
 8007dc4:	60f8      	str	r0, [r7, #12]
 8007dc6:	60b9      	str	r1, [r7, #8]
 8007dc8:	607a      	str	r2, [r7, #4]
 8007dca:	603b      	str	r3, [r7, #0]
  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8007dcc:	68fb      	ldr	r3, [r7, #12]
 8007dce:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007dd0:	68fa      	ldr	r2, [r7, #12]
 8007dd2:	6d12      	ldr	r2, [r2, #80]	; 0x50
 8007dd4:	605a      	str	r2, [r3, #4]

  if (hdma->DMAmuxRequestGen != 0U)
 8007dd6:	68fb      	ldr	r3, [r7, #12]
 8007dd8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007dda:	2b00      	cmp	r3, #0
 8007ddc:	d004      	beq.n	8007de8 <DMA_SetConfig+0x2a>
  {
    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8007dde:	68fb      	ldr	r3, [r7, #12]
 8007de0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007de2:	68fa      	ldr	r2, [r7, #12]
 8007de4:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 8007de6:	605a      	str	r2, [r3, #4]
  }

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8007de8:	68fb      	ldr	r3, [r7, #12]
 8007dea:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007dec:	f003 021c 	and.w	r2, r3, #28
 8007df0:	68fb      	ldr	r3, [r7, #12]
 8007df2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007df4:	2101      	movs	r1, #1
 8007df6:	fa01 f202 	lsl.w	r2, r1, r2
 8007dfa:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8007dfc:	68fb      	ldr	r3, [r7, #12]
 8007dfe:	681b      	ldr	r3, [r3, #0]
 8007e00:	683a      	ldr	r2, [r7, #0]
 8007e02:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8007e04:	68fb      	ldr	r3, [r7, #12]
 8007e06:	689b      	ldr	r3, [r3, #8]
 8007e08:	2b10      	cmp	r3, #16
 8007e0a:	d108      	bne.n	8007e1e <DMA_SetConfig+0x60>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8007e0c:	68fb      	ldr	r3, [r7, #12]
 8007e0e:	681b      	ldr	r3, [r3, #0]
 8007e10:	687a      	ldr	r2, [r7, #4]
 8007e12:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8007e14:	68fb      	ldr	r3, [r7, #12]
 8007e16:	681b      	ldr	r3, [r3, #0]
 8007e18:	68ba      	ldr	r2, [r7, #8]
 8007e1a:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8007e1c:	e007      	b.n	8007e2e <DMA_SetConfig+0x70>
    hdma->Instance->CPAR = SrcAddress;
 8007e1e:	68fb      	ldr	r3, [r7, #12]
 8007e20:	681b      	ldr	r3, [r3, #0]
 8007e22:	68ba      	ldr	r2, [r7, #8]
 8007e24:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8007e26:	68fb      	ldr	r3, [r7, #12]
 8007e28:	681b      	ldr	r3, [r3, #0]
 8007e2a:	687a      	ldr	r2, [r7, #4]
 8007e2c:	60da      	str	r2, [r3, #12]
}
 8007e2e:	bf00      	nop
 8007e30:	3714      	adds	r7, #20
 8007e32:	46bd      	mov	sp, r7
 8007e34:	bc80      	pop	{r7}
 8007e36:	4770      	bx	lr

08007e38 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8007e38:	b480      	push	{r7}
 8007e3a:	b085      	sub	sp, #20
 8007e3c:	af00      	add	r7, sp, #0
 8007e3e:	6078      	str	r0, [r7, #4]
  uint32_t channel_number;

  /* check if instance is not outside the DMA channel range */
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 8007e40:	687b      	ldr	r3, [r7, #4]
 8007e42:	681b      	ldr	r3, [r3, #0]
 8007e44:	461a      	mov	r2, r3
 8007e46:	4b1c      	ldr	r3, [pc, #112]	; (8007eb8 <DMA_CalcDMAMUXChannelBaseAndMask+0x80>)
 8007e48:	429a      	cmp	r2, r3
 8007e4a:	d813      	bhi.n	8007e74 <DMA_CalcDMAMUXChannelBaseAndMask+0x3c>
  {
    /* DMA1 */
    /* Associate a DMA Channel to a DMAMUX channel */
    hdma->DMAmuxChannel = (DMAMUX1_Channel0 + (hdma->ChannelIndex >> 2U));
 8007e4c:	687b      	ldr	r3, [r7, #4]
 8007e4e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007e50:	089b      	lsrs	r3, r3, #2
 8007e52:	009b      	lsls	r3, r3, #2
 8007e54:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8007e58:	f503 3302 	add.w	r3, r3, #133120	; 0x20800
 8007e5c:	687a      	ldr	r2, [r7, #4]
 8007e5e:	6493      	str	r3, [r2, #72]	; 0x48

    /* Prepare channel_number used for DMAmuxChannelStatusMask computation */
    channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 8007e60:	687b      	ldr	r3, [r7, #4]
 8007e62:	681b      	ldr	r3, [r3, #0]
 8007e64:	b2db      	uxtb	r3, r3
 8007e66:	3b08      	subs	r3, #8
 8007e68:	4a14      	ldr	r2, [pc, #80]	; (8007ebc <DMA_CalcDMAMUXChannelBaseAndMask+0x84>)
 8007e6a:	fba2 2303 	umull	r2, r3, r2, r3
 8007e6e:	091b      	lsrs	r3, r3, #4
 8007e70:	60fb      	str	r3, [r7, #12]
 8007e72:	e011      	b.n	8007e98 <DMA_CalcDMAMUXChannelBaseAndMask+0x60>
  }
  else
  {
    /* DMA2 */
    /* Associate a DMA Channel to a DMAMUX channel */
    hdma->DMAmuxChannel = (DMAMUX1_Channel7 + (hdma->ChannelIndex >> 2U));
 8007e74:	687b      	ldr	r3, [r7, #4]
 8007e76:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007e78:	089b      	lsrs	r3, r3, #2
 8007e7a:	009a      	lsls	r2, r3, #2
 8007e7c:	4b10      	ldr	r3, [pc, #64]	; (8007ec0 <DMA_CalcDMAMUXChannelBaseAndMask+0x88>)
 8007e7e:	4413      	add	r3, r2
 8007e80:	687a      	ldr	r2, [r7, #4]
 8007e82:	6493      	str	r3, [r2, #72]	; 0x48

    /* Prepare channel_number used for DMAmuxChannelStatusMask computation */
    channel_number = (((((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U) + 7U);
 8007e84:	687b      	ldr	r3, [r7, #4]
 8007e86:	681b      	ldr	r3, [r3, #0]
 8007e88:	b2db      	uxtb	r3, r3
 8007e8a:	3b08      	subs	r3, #8
 8007e8c:	4a0b      	ldr	r2, [pc, #44]	; (8007ebc <DMA_CalcDMAMUXChannelBaseAndMask+0x84>)
 8007e8e:	fba2 2303 	umull	r2, r3, r2, r3
 8007e92:	091b      	lsrs	r3, r3, #4
 8007e94:	3307      	adds	r3, #7
 8007e96:	60fb      	str	r3, [r7, #12]
  }

  /* Initialize the field DMAmuxChannelStatus to DMAMUX1_ChannelStatus base */
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 8007e98:	687b      	ldr	r3, [r7, #4]
 8007e9a:	4a0a      	ldr	r2, [pc, #40]	; (8007ec4 <DMA_CalcDMAMUXChannelBaseAndMask+0x8c>)
 8007e9c:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Initialize the field DMAmuxChannelStatusMask with the corresponding index of the DMAMUX channel selected for the current ChannelIndex */
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 8007e9e:	68fb      	ldr	r3, [r7, #12]
 8007ea0:	f003 031f 	and.w	r3, r3, #31
 8007ea4:	2201      	movs	r2, #1
 8007ea6:	409a      	lsls	r2, r3
 8007ea8:	687b      	ldr	r3, [r7, #4]
 8007eaa:	651a      	str	r2, [r3, #80]	; 0x50
}
 8007eac:	bf00      	nop
 8007eae:	3714      	adds	r7, #20
 8007eb0:	46bd      	mov	sp, r7
 8007eb2:	bc80      	pop	{r7}
 8007eb4:	4770      	bx	lr
 8007eb6:	bf00      	nop
 8007eb8:	40020407 	.word	0x40020407
 8007ebc:	cccccccd 	.word	0xcccccccd
 8007ec0:	4002081c 	.word	0x4002081c
 8007ec4:	40020880 	.word	0x40020880

08007ec8 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *             the configuration information for the specified DMA Channel.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8007ec8:	b480      	push	{r7}
 8007eca:	b085      	sub	sp, #20
 8007ecc:	af00      	add	r7, sp, #0
 8007ece:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 8007ed0:	687b      	ldr	r3, [r7, #4]
 8007ed2:	685b      	ldr	r3, [r3, #4]
 8007ed4:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8007ed8:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8007eda:	68fa      	ldr	r2, [r7, #12]
 8007edc:	4b0a      	ldr	r3, [pc, #40]	; (8007f08 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x40>)
 8007ede:	4413      	add	r3, r2
 8007ee0:	009b      	lsls	r3, r3, #2
 8007ee2:	461a      	mov	r2, r3
 8007ee4:	687b      	ldr	r3, [r7, #4]
 8007ee6:	655a      	str	r2, [r3, #84]	; 0x54

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 8007ee8:	687b      	ldr	r3, [r7, #4]
 8007eea:	4a08      	ldr	r2, [pc, #32]	; (8007f0c <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 8007eec:	659a      	str	r2, [r3, #88]	; 0x58

  /* here "Request" is either DMA_REQUEST_GENERATOR0 to DMA_REQUEST_GENERATOR3, i.e. <= 4*/
  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x3U);
 8007eee:	68fb      	ldr	r3, [r7, #12]
 8007ef0:	3b01      	subs	r3, #1
 8007ef2:	f003 0303 	and.w	r3, r3, #3
 8007ef6:	2201      	movs	r2, #1
 8007ef8:	409a      	lsls	r2, r3
 8007efa:	687b      	ldr	r3, [r7, #4]
 8007efc:	65da      	str	r2, [r3, #92]	; 0x5c
}
 8007efe:	bf00      	nop
 8007f00:	3714      	adds	r7, #20
 8007f02:	46bd      	mov	sp, r7
 8007f04:	bc80      	pop	{r7}
 8007f06:	4770      	bx	lr
 8007f08:	1000823f 	.word	0x1000823f
 8007f0c:	40020940 	.word	0x40020940

08007f10 <HAL_EXTI_RegisterCallback>:
  *         This parameter can be one of @arg @ref EXTI_CallbackIDTypeDef values.
  * @param  pPendingCbfn function pointer to be stored as callback.
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_EXTI_RegisterCallback(EXTI_HandleTypeDef *hexti, EXTI_CallbackIDTypeDef CallbackID, void (*pPendingCbfn)(void))
{
 8007f10:	b480      	push	{r7}
 8007f12:	b087      	sub	sp, #28
 8007f14:	af00      	add	r7, sp, #0
 8007f16:	60f8      	str	r0, [r7, #12]
 8007f18:	460b      	mov	r3, r1
 8007f1a:	607a      	str	r2, [r7, #4]
 8007f1c:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef status = HAL_OK;
 8007f1e:	2300      	movs	r3, #0
 8007f20:	75fb      	strb	r3, [r7, #23]

  switch (CallbackID)
 8007f22:	7afb      	ldrb	r3, [r7, #11]
 8007f24:	2b00      	cmp	r3, #0
 8007f26:	d103      	bne.n	8007f30 <HAL_EXTI_RegisterCallback+0x20>
  {
    case  HAL_EXTI_COMMON_CB_ID:
      hexti->PendingCallback = pPendingCbfn;
 8007f28:	68fb      	ldr	r3, [r7, #12]
 8007f2a:	687a      	ldr	r2, [r7, #4]
 8007f2c:	605a      	str	r2, [r3, #4]
      break;
 8007f2e:	e002      	b.n	8007f36 <HAL_EXTI_RegisterCallback+0x26>

    default:
      status = HAL_ERROR;
 8007f30:	2301      	movs	r3, #1
 8007f32:	75fb      	strb	r3, [r7, #23]
      break;
 8007f34:	bf00      	nop
  }

  return status;
 8007f36:	7dfb      	ldrb	r3, [r7, #23]
}
 8007f38:	4618      	mov	r0, r3
 8007f3a:	371c      	adds	r7, #28
 8007f3c:	46bd      	mov	sp, r7
 8007f3e:	bc80      	pop	{r7}
 8007f40:	4770      	bx	lr

08007f42 <HAL_EXTI_GetHandle>:
  * @param  ExtiLine Exti line number.
  *         This parameter can be from 0 to @ref EXTI_LINE_NB.
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_EXTI_GetHandle(EXTI_HandleTypeDef *hexti, uint32_t ExtiLine)
{
 8007f42:	b480      	push	{r7}
 8007f44:	b083      	sub	sp, #12
 8007f46:	af00      	add	r7, sp, #0
 8007f48:	6078      	str	r0, [r7, #4]
 8007f4a:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_EXTI_LINE(ExtiLine));

  /* Check null pointer */
  if (hexti == NULL)
 8007f4c:	687b      	ldr	r3, [r7, #4]
 8007f4e:	2b00      	cmp	r3, #0
 8007f50:	d101      	bne.n	8007f56 <HAL_EXTI_GetHandle+0x14>
  {
    return HAL_ERROR;
 8007f52:	2301      	movs	r3, #1
 8007f54:	e003      	b.n	8007f5e <HAL_EXTI_GetHandle+0x1c>
  }
  else
  {
    /* Store line number as handle private field */
    hexti->Line = ExtiLine;
 8007f56:	687b      	ldr	r3, [r7, #4]
 8007f58:	683a      	ldr	r2, [r7, #0]
 8007f5a:	601a      	str	r2, [r3, #0]

    return HAL_OK;
 8007f5c:	2300      	movs	r3, #0
  }
}
 8007f5e:	4618      	mov	r0, r3
 8007f60:	370c      	adds	r7, #12
 8007f62:	46bd      	mov	sp, r7
 8007f64:	bc80      	pop	{r7}
 8007f66:	4770      	bx	lr

08007f68 <HAL_FLASH_Program>:
  *                are stored the data for the row fast program.
  *
  * @retval HAL_StatusTypeDef HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Program(uint32_t TypeProgram, uint32_t Address, uint64_t Data)
{
 8007f68:	b580      	push	{r7, lr}
 8007f6a:	b086      	sub	sp, #24
 8007f6c:	af00      	add	r7, sp, #0
 8007f6e:	60f8      	str	r0, [r7, #12]
 8007f70:	60b9      	str	r1, [r7, #8]
 8007f72:	e9c7 2300 	strd	r2, r3, [r7]
  assert_param(IS_FLASH_TYPEPROGRAM(TypeProgram));
  assert_param(IS_ADDR_ALIGNED_64BITS(Address));
  assert_param(IS_FLASH_PROGRAM_ADDRESS(Address));

  /* Process Locked */
  __HAL_LOCK(&pFlash);
 8007f76:	4b1c      	ldr	r3, [pc, #112]	; (8007fe8 <HAL_FLASH_Program+0x80>)
 8007f78:	781b      	ldrb	r3, [r3, #0]
 8007f7a:	2b01      	cmp	r3, #1
 8007f7c:	d101      	bne.n	8007f82 <HAL_FLASH_Program+0x1a>
 8007f7e:	2302      	movs	r3, #2
 8007f80:	e02d      	b.n	8007fde <HAL_FLASH_Program+0x76>
 8007f82:	4b19      	ldr	r3, [pc, #100]	; (8007fe8 <HAL_FLASH_Program+0x80>)
 8007f84:	2201      	movs	r2, #1
 8007f86:	701a      	strb	r2, [r3, #0]

  /* Reset error code */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8007f88:	4b17      	ldr	r3, [pc, #92]	; (8007fe8 <HAL_FLASH_Program+0x80>)
 8007f8a:	2200      	movs	r2, #0
 8007f8c:	605a      	str	r2, [r3, #4]

  /* Verify that next operation can be proceed */
  status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 8007f8e:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8007f92:	f000 f869 	bl	8008068 <FLASH_WaitForLastOperation>
 8007f96:	4603      	mov	r3, r0
 8007f98:	75fb      	strb	r3, [r7, #23]

  if (status == HAL_OK)
 8007f9a:	7dfb      	ldrb	r3, [r7, #23]
 8007f9c:	2b00      	cmp	r3, #0
 8007f9e:	d11a      	bne.n	8007fd6 <HAL_FLASH_Program+0x6e>
  {
    if (TypeProgram == FLASH_TYPEPROGRAM_DOUBLEWORD)
 8007fa0:	68fb      	ldr	r3, [r7, #12]
 8007fa2:	2b01      	cmp	r3, #1
 8007fa4:	d105      	bne.n	8007fb2 <HAL_FLASH_Program+0x4a>
    {
      /* Check the parameters */
      assert_param(IS_FLASH_PROGRAM_ADDRESS(Address));

      /* Program double-word (64-bit) at a specified address */
      FLASH_Program_DoubleWord(Address, Data);
 8007fa6:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007faa:	68b8      	ldr	r0, [r7, #8]
 8007fac:	f000 f8be 	bl	800812c <FLASH_Program_DoubleWord>
 8007fb0:	e004      	b.n	8007fbc <HAL_FLASH_Program+0x54>
    {
      /* Check the parameters */
      assert_param(IS_FLASH_FAST_PROGRAM_ADDRESS(Address));

      /* Fast program a 32 double-word (64-bit) row at a specified address */
      FLASH_Program_Fast(Address, (uint32_t)Data);
 8007fb2:	683b      	ldr	r3, [r7, #0]
 8007fb4:	4619      	mov	r1, r3
 8007fb6:	68b8      	ldr	r0, [r7, #8]
 8007fb8:	f000 f8dc 	bl	8008174 <FLASH_Program_Fast>
    }

    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 8007fbc:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8007fc0:	f000 f852 	bl	8008068 <FLASH_WaitForLastOperation>
 8007fc4:	4603      	mov	r3, r0
 8007fc6:	75fb      	strb	r3, [r7, #23]

    /* If the program operation is completed, disable the PG or FSTPG Bit */
#ifdef CORE_CM0PLUS
    CLEAR_BIT(FLASH->C2CR, TypeProgram);
#else
    CLEAR_BIT(FLASH->CR, TypeProgram);
 8007fc8:	4b08      	ldr	r3, [pc, #32]	; (8007fec <HAL_FLASH_Program+0x84>)
 8007fca:	695a      	ldr	r2, [r3, #20]
 8007fcc:	68fb      	ldr	r3, [r7, #12]
 8007fce:	43db      	mvns	r3, r3
 8007fd0:	4906      	ldr	r1, [pc, #24]	; (8007fec <HAL_FLASH_Program+0x84>)
 8007fd2:	4013      	ands	r3, r2
 8007fd4:	614b      	str	r3, [r1, #20]
#endif
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 8007fd6:	4b04      	ldr	r3, [pc, #16]	; (8007fe8 <HAL_FLASH_Program+0x80>)
 8007fd8:	2200      	movs	r2, #0
 8007fda:	701a      	strb	r2, [r3, #0]

  /* return status */
  return status;
 8007fdc:	7dfb      	ldrb	r3, [r7, #23]
}
 8007fde:	4618      	mov	r0, r3
 8007fe0:	3718      	adds	r7, #24
 8007fe2:	46bd      	mov	sp, r7
 8007fe4:	bd80      	pop	{r7, pc}
 8007fe6:	bf00      	nop
 8007fe8:	2000075c 	.word	0x2000075c
 8007fec:	58004000 	.word	0x58004000

08007ff0 <HAL_FLASH_Unlock>:
/**
  * @brief  Unlock the FLASH control register access.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Unlock(void)
{
 8007ff0:	b480      	push	{r7}
 8007ff2:	b083      	sub	sp, #12
 8007ff4:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef status = HAL_OK;
 8007ff6:	2300      	movs	r3, #0
 8007ff8:	71fb      	strb	r3, [r7, #7]

  if (READ_BIT(FLASH->CR, FLASH_CR_LOCK) != 0U)
 8007ffa:	4b0b      	ldr	r3, [pc, #44]	; (8008028 <HAL_FLASH_Unlock+0x38>)
 8007ffc:	695b      	ldr	r3, [r3, #20]
 8007ffe:	2b00      	cmp	r3, #0
 8008000:	da0b      	bge.n	800801a <HAL_FLASH_Unlock+0x2a>
  {
    /* Authorize the FLASH Registers access */
    WRITE_REG(FLASH->KEYR, FLASH_KEY1);
 8008002:	4b09      	ldr	r3, [pc, #36]	; (8008028 <HAL_FLASH_Unlock+0x38>)
 8008004:	4a09      	ldr	r2, [pc, #36]	; (800802c <HAL_FLASH_Unlock+0x3c>)
 8008006:	609a      	str	r2, [r3, #8]
    WRITE_REG(FLASH->KEYR, FLASH_KEY2);
 8008008:	4b07      	ldr	r3, [pc, #28]	; (8008028 <HAL_FLASH_Unlock+0x38>)
 800800a:	4a09      	ldr	r2, [pc, #36]	; (8008030 <HAL_FLASH_Unlock+0x40>)
 800800c:	609a      	str	r2, [r3, #8]

    /* verify Flash is unlock */
    if (READ_BIT(FLASH->CR, FLASH_CR_LOCK) != 0U)
 800800e:	4b06      	ldr	r3, [pc, #24]	; (8008028 <HAL_FLASH_Unlock+0x38>)
 8008010:	695b      	ldr	r3, [r3, #20]
 8008012:	2b00      	cmp	r3, #0
 8008014:	da01      	bge.n	800801a <HAL_FLASH_Unlock+0x2a>
    {
      status = HAL_ERROR;
 8008016:	2301      	movs	r3, #1
 8008018:	71fb      	strb	r3, [r7, #7]
    }
  }

  return status;
 800801a:	79fb      	ldrb	r3, [r7, #7]
}
 800801c:	4618      	mov	r0, r3
 800801e:	370c      	adds	r7, #12
 8008020:	46bd      	mov	sp, r7
 8008022:	bc80      	pop	{r7}
 8008024:	4770      	bx	lr
 8008026:	bf00      	nop
 8008028:	58004000 	.word	0x58004000
 800802c:	45670123 	.word	0x45670123
 8008030:	cdef89ab 	.word	0xcdef89ab

08008034 <HAL_FLASH_Lock>:
/**
  * @brief  Lock the FLASH control register access.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Lock(void)
{
 8008034:	b480      	push	{r7}
 8008036:	b083      	sub	sp, #12
 8008038:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef status = HAL_OK;
 800803a:	2300      	movs	r3, #0
 800803c:	71fb      	strb	r3, [r7, #7]

  /* Set the LOCK Bit to lock the FLASH Registers access */
  /* @Note  The lock and unlock procedure is done only using CR registers even from CPU2 */
  SET_BIT(FLASH->CR, FLASH_CR_LOCK);
 800803e:	4b09      	ldr	r3, [pc, #36]	; (8008064 <HAL_FLASH_Lock+0x30>)
 8008040:	695b      	ldr	r3, [r3, #20]
 8008042:	4a08      	ldr	r2, [pc, #32]	; (8008064 <HAL_FLASH_Lock+0x30>)
 8008044:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8008048:	6153      	str	r3, [r2, #20]

  /* verify Flash is locked */
  if (READ_BIT(FLASH->CR, FLASH_CR_LOCK) == 0U)
 800804a:	4b06      	ldr	r3, [pc, #24]	; (8008064 <HAL_FLASH_Lock+0x30>)
 800804c:	695b      	ldr	r3, [r3, #20]
 800804e:	2b00      	cmp	r3, #0
 8008050:	db01      	blt.n	8008056 <HAL_FLASH_Lock+0x22>
  {
    status = HAL_ERROR;
 8008052:	2301      	movs	r3, #1
 8008054:	71fb      	strb	r3, [r7, #7]
  }

  return status;
 8008056:	79fb      	ldrb	r3, [r7, #7]
}
 8008058:	4618      	mov	r0, r3
 800805a:	370c      	adds	r7, #12
 800805c:	46bd      	mov	sp, r7
 800805e:	bc80      	pop	{r7}
 8008060:	4770      	bx	lr
 8008062:	bf00      	nop
 8008064:	58004000 	.word	0x58004000

08008068 <FLASH_WaitForLastOperation>:
  * @brief  Wait for a FLASH operation to complete.
  * @param  Timeout Maximum flash operation timeout
  * @retval HAL_StatusTypeDef HAL Status
  */
HAL_StatusTypeDef FLASH_WaitForLastOperation(uint32_t Timeout)
{
 8008068:	b580      	push	{r7, lr}
 800806a:	b084      	sub	sp, #16
 800806c:	af00      	add	r7, sp, #0
 800806e:	6078      	str	r0, [r7, #4]
  uint32_t error;
  uint32_t tickstart = HAL_GetTick();
 8008070:	f7fc fb32 	bl	80046d8 <HAL_GetTick>
 8008074:	60f8      	str	r0, [r7, #12]

  /* Wait for the FLASH operation to complete by polling on BUSY flag to be reset.
     Even if the FLASH operation fails, the BUSY flag will be reset and an error
     flag will be set */
  while (__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY))
 8008076:	e009      	b.n	800808c <FLASH_WaitForLastOperation+0x24>
  {
    if ((HAL_GetTick() - tickstart) >= Timeout)
 8008078:	f7fc fb2e 	bl	80046d8 <HAL_GetTick>
 800807c:	4602      	mov	r2, r0
 800807e:	68fb      	ldr	r3, [r7, #12]
 8008080:	1ad3      	subs	r3, r2, r3
 8008082:	687a      	ldr	r2, [r7, #4]
 8008084:	429a      	cmp	r2, r3
 8008086:	d801      	bhi.n	800808c <FLASH_WaitForLastOperation+0x24>
    {
      return HAL_TIMEOUT;
 8008088:	2303      	movs	r3, #3
 800808a:	e047      	b.n	800811c <FLASH_WaitForLastOperation+0xb4>
  while (__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY))
 800808c:	4b25      	ldr	r3, [pc, #148]	; (8008124 <FLASH_WaitForLastOperation+0xbc>)
 800808e:	691b      	ldr	r3, [r3, #16]
 8008090:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8008094:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8008098:	d0ee      	beq.n	8008078 <FLASH_WaitForLastOperation+0x10>
  /* check flash errors. Only ECC correction can be checked here as ECCD
      generates NMI */
#ifdef CORE_CM0PLUS
  error = FLASH->C2SR;
#else
  error = FLASH->SR;
 800809a:	4b22      	ldr	r3, [pc, #136]	; (8008124 <FLASH_WaitForLastOperation+0xbc>)
 800809c:	691b      	ldr	r3, [r3, #16]
 800809e:	60bb      	str	r3, [r7, #8]
#endif

  /* Check FLASH End of Operation flag */
  if ((error & FLASH_FLAG_EOP) != 0U)
 80080a0:	68bb      	ldr	r3, [r7, #8]
 80080a2:	f003 0301 	and.w	r3, r3, #1
 80080a6:	2b00      	cmp	r3, #0
 80080a8:	d002      	beq.n	80080b0 <FLASH_WaitForLastOperation+0x48>
  {
    /* Clear FLASH End of Operation pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_EOP);
 80080aa:	4b1e      	ldr	r3, [pc, #120]	; (8008124 <FLASH_WaitForLastOperation+0xbc>)
 80080ac:	2201      	movs	r2, #1
 80080ae:	611a      	str	r2, [r3, #16]
  }

  /* Now update error variable to only error value */
  error &= FLASH_FLAG_SR_ERRORS;
 80080b0:	68ba      	ldr	r2, [r7, #8]
 80080b2:	f24c 33fa 	movw	r3, #50170	; 0xc3fa
 80080b6:	4013      	ands	r3, r2
 80080b8:	60bb      	str	r3, [r7, #8]

  /* clear error flags */
  __HAL_FLASH_CLEAR_FLAG(error);
 80080ba:	68bb      	ldr	r3, [r7, #8]
 80080bc:	f003 4340 	and.w	r3, r3, #3221225472	; 0xc0000000
 80080c0:	2b00      	cmp	r3, #0
 80080c2:	d007      	beq.n	80080d4 <FLASH_WaitForLastOperation+0x6c>
 80080c4:	4b17      	ldr	r3, [pc, #92]	; (8008124 <FLASH_WaitForLastOperation+0xbc>)
 80080c6:	699a      	ldr	r2, [r3, #24]
 80080c8:	68bb      	ldr	r3, [r7, #8]
 80080ca:	f003 4340 	and.w	r3, r3, #3221225472	; 0xc0000000
 80080ce:	4915      	ldr	r1, [pc, #84]	; (8008124 <FLASH_WaitForLastOperation+0xbc>)
 80080d0:	4313      	orrs	r3, r2
 80080d2:	618b      	str	r3, [r1, #24]
 80080d4:	68bb      	ldr	r3, [r7, #8]
 80080d6:	f023 4340 	bic.w	r3, r3, #3221225472	; 0xc0000000
 80080da:	2b00      	cmp	r3, #0
 80080dc:	d004      	beq.n	80080e8 <FLASH_WaitForLastOperation+0x80>
 80080de:	4a11      	ldr	r2, [pc, #68]	; (8008124 <FLASH_WaitForLastOperation+0xbc>)
 80080e0:	68bb      	ldr	r3, [r7, #8]
 80080e2:	f023 4340 	bic.w	r3, r3, #3221225472	; 0xc0000000
 80080e6:	6113      	str	r3, [r2, #16]

  if (error != 0U)
 80080e8:	68bb      	ldr	r3, [r7, #8]
 80080ea:	2b00      	cmp	r3, #0
 80080ec:	d00e      	beq.n	800810c <FLASH_WaitForLastOperation+0xa4>
  {
    /*Save the error code*/
    pFlash.ErrorCode = error;
 80080ee:	4a0e      	ldr	r2, [pc, #56]	; (8008128 <FLASH_WaitForLastOperation+0xc0>)
 80080f0:	68bb      	ldr	r3, [r7, #8]
 80080f2:	6053      	str	r3, [r2, #4]

    return HAL_ERROR;
 80080f4:	2301      	movs	r3, #1
 80080f6:	e011      	b.n	800811c <FLASH_WaitForLastOperation+0xb4>
  }

  /* Wait for control register to be written */
  while (__HAL_FLASH_GET_FLAG(FLASH_FLAG_CFGBSY))
  {
    if ((HAL_GetTick() - tickstart) >= Timeout)
 80080f8:	f7fc faee 	bl	80046d8 <HAL_GetTick>
 80080fc:	4602      	mov	r2, r0
 80080fe:	68fb      	ldr	r3, [r7, #12]
 8008100:	1ad3      	subs	r3, r2, r3
 8008102:	687a      	ldr	r2, [r7, #4]
 8008104:	429a      	cmp	r2, r3
 8008106:	d801      	bhi.n	800810c <FLASH_WaitForLastOperation+0xa4>
    {
      return HAL_TIMEOUT;
 8008108:	2303      	movs	r3, #3
 800810a:	e007      	b.n	800811c <FLASH_WaitForLastOperation+0xb4>
  while (__HAL_FLASH_GET_FLAG(FLASH_FLAG_CFGBSY))
 800810c:	4b05      	ldr	r3, [pc, #20]	; (8008124 <FLASH_WaitForLastOperation+0xbc>)
 800810e:	691b      	ldr	r3, [r3, #16]
 8008110:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8008114:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8008118:	d0ee      	beq.n	80080f8 <FLASH_WaitForLastOperation+0x90>
    }
  }

  return HAL_OK;
 800811a:	2300      	movs	r3, #0
}
 800811c:	4618      	mov	r0, r3
 800811e:	3710      	adds	r7, #16
 8008120:	46bd      	mov	sp, r7
 8008122:	bd80      	pop	{r7, pc}
 8008124:	58004000 	.word	0x58004000
 8008128:	2000075c 	.word	0x2000075c

0800812c <FLASH_Program_DoubleWord>:
  * @param  Address Specifies the address to be programmed.
  * @param  Data Specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_DoubleWord(uint32_t Address, uint64_t Data)
{
 800812c:	b490      	push	{r4, r7}
 800812e:	b084      	sub	sp, #16
 8008130:	af00      	add	r7, sp, #0
 8008132:	60f8      	str	r0, [r7, #12]
 8008134:	e9c7 2300 	strd	r2, r3, [r7]
#ifdef CORE_CM0PLUS
  /* Set PG bit */
  SET_BIT(FLASH->C2CR, FLASH_CR_PG);
#else
  /* Set PG bit */
  SET_BIT(FLASH->CR, FLASH_CR_PG);
 8008138:	4b0d      	ldr	r3, [pc, #52]	; (8008170 <FLASH_Program_DoubleWord+0x44>)
 800813a:	695b      	ldr	r3, [r3, #20]
 800813c:	4a0c      	ldr	r2, [pc, #48]	; (8008170 <FLASH_Program_DoubleWord+0x44>)
 800813e:	f043 0301 	orr.w	r3, r3, #1
 8008142:	6153      	str	r3, [r2, #20]
#endif

  /* Program first word */
  *(uint32_t *)Address = (uint32_t)Data;
 8008144:	68fb      	ldr	r3, [r7, #12]
 8008146:	683a      	ldr	r2, [r7, #0]
 8008148:	601a      	str	r2, [r3, #0]
 800814a:	f3bf 8f6f 	isb	sy
  /* Barrier to ensure programming is performed in 2 steps, in right order
    (independently of compiler optimization behavior) */
  __ISB();

  /* Program second word */
  *(uint32_t *)(Address + 4U) = (uint32_t)(Data >> 32U);
 800814e:	e9d7 1200 	ldrd	r1, r2, [r7]
 8008152:	f04f 0300 	mov.w	r3, #0
 8008156:	f04f 0400 	mov.w	r4, #0
 800815a:	0013      	movs	r3, r2
 800815c:	2400      	movs	r4, #0
 800815e:	68fa      	ldr	r2, [r7, #12]
 8008160:	3204      	adds	r2, #4
 8008162:	6013      	str	r3, [r2, #0]
}
 8008164:	bf00      	nop
 8008166:	3710      	adds	r7, #16
 8008168:	46bd      	mov	sp, r7
 800816a:	bc90      	pop	{r4, r7}
 800816c:	4770      	bx	lr
 800816e:	bf00      	nop
 8008170:	58004000 	.word	0x58004000

08008174 <FLASH_Program_Fast>:
#ifdef CORE_CM0PLUS
static __RAM_FUNC void FLASH_Program_Fast(uint32_t Address, uint32_t DataAddress)
#else
static void FLASH_Program_Fast(uint32_t Address, uint32_t DataAddress)
#endif
{
 8008174:	b480      	push	{r7}
 8008176:	b089      	sub	sp, #36	; 0x24
 8008178:	af00      	add	r7, sp, #0
 800817a:	6078      	str	r0, [r7, #4]
 800817c:	6039      	str	r1, [r7, #0]
  uint8_t row_index = (2 * FLASH_NB_DOUBLE_WORDS_IN_ROW);
 800817e:	2340      	movs	r3, #64	; 0x40
 8008180:	77fb      	strb	r3, [r7, #31]
  __IO uint32_t *dest_addr = (__IO uint32_t *)Address;
 8008182:	687b      	ldr	r3, [r7, #4]
 8008184:	61bb      	str	r3, [r7, #24]
  __IO uint32_t *src_addr = (__IO uint32_t *)DataAddress;
 8008186:	683b      	ldr	r3, [r7, #0]
 8008188:	617b      	str	r3, [r7, #20]

  /* Set FSTPG bit */
#ifdef CORE_CM0PLUS
  SET_BIT(FLASH->C2CR, FLASH_CR_FSTPG);
#else
  SET_BIT(FLASH->CR, FLASH_CR_FSTPG);
 800818a:	4b17      	ldr	r3, [pc, #92]	; (80081e8 <FLASH_Program_Fast+0x74>)
 800818c:	695b      	ldr	r3, [r3, #20]
 800818e:	4a16      	ldr	r2, [pc, #88]	; (80081e8 <FLASH_Program_Fast+0x74>)
 8008190:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8008194:	6153      	str	r3, [r2, #20]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8008196:	f3ef 8310 	mrs	r3, PRIMASK
 800819a:	60fb      	str	r3, [r7, #12]
  return(result);
 800819c:	68fb      	ldr	r3, [r7, #12]
#endif

  /* Enter critical section: row programming should not be longer than 7 ms */
  primask_bit = __get_PRIMASK();
 800819e:	613b      	str	r3, [r7, #16]
  __ASM volatile ("cpsid i" : : : "memory");
 80081a0:	b672      	cpsid	i
  __disable_irq();

  /* Program the double word of the row */
  do
  {
    *dest_addr = *src_addr;
 80081a2:	697b      	ldr	r3, [r7, #20]
 80081a4:	681a      	ldr	r2, [r3, #0]
 80081a6:	69bb      	ldr	r3, [r7, #24]
 80081a8:	601a      	str	r2, [r3, #0]
    dest_addr++;
 80081aa:	69bb      	ldr	r3, [r7, #24]
 80081ac:	3304      	adds	r3, #4
 80081ae:	61bb      	str	r3, [r7, #24]
    src_addr++;
 80081b0:	697b      	ldr	r3, [r7, #20]
 80081b2:	3304      	adds	r3, #4
 80081b4:	617b      	str	r3, [r7, #20]
    row_index--;
 80081b6:	7ffb      	ldrb	r3, [r7, #31]
 80081b8:	3b01      	subs	r3, #1
 80081ba:	77fb      	strb	r3, [r7, #31]
  }
  while (row_index != 0U);
 80081bc:	7ffb      	ldrb	r3, [r7, #31]
 80081be:	2b00      	cmp	r3, #0
 80081c0:	d1ef      	bne.n	80081a2 <FLASH_Program_Fast+0x2e>

  /* wait for BSY in order to be sure that flash operation is ended before
     allowing prefetch in flash. Timeout does not return status, as it will
     be anyway done later */
  while (__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY) != 0U)
 80081c2:	bf00      	nop
 80081c4:	4b08      	ldr	r3, [pc, #32]	; (80081e8 <FLASH_Program_Fast+0x74>)
 80081c6:	691b      	ldr	r3, [r3, #16]
 80081c8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80081cc:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80081d0:	d0f8      	beq.n	80081c4 <FLASH_Program_Fast+0x50>
 80081d2:	693b      	ldr	r3, [r7, #16]
 80081d4:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80081d6:	68bb      	ldr	r3, [r7, #8]
 80081d8:	f383 8810 	msr	PRIMASK, r3
  {
  }

  /* Exit critical section: restore previous priority mask */
  __set_PRIMASK(primask_bit);
}
 80081dc:	bf00      	nop
 80081de:	3724      	adds	r7, #36	; 0x24
 80081e0:	46bd      	mov	sp, r7
 80081e2:	bc80      	pop	{r7}
 80081e4:	4770      	bx	lr
 80081e6:	bf00      	nop
 80081e8:	58004000 	.word	0x58004000

080081ec <HAL_FLASHEx_Erase>:
  *         information on faulty page in case of error (0xFFFFFFFF means that all
  *         the pages have been correctly erased)
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASHEx_Erase(FLASH_EraseInitTypeDef *pEraseInit, uint32_t *PageError)
{
 80081ec:	b580      	push	{r7, lr}
 80081ee:	b084      	sub	sp, #16
 80081f0:	af00      	add	r7, sp, #0
 80081f2:	6078      	str	r0, [r7, #4]
 80081f4:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_FLASH_TYPEERASE(pEraseInit->TypeErase));

  /* Process Locked */
  __HAL_LOCK(&pFlash);
 80081f6:	4b28      	ldr	r3, [pc, #160]	; (8008298 <HAL_FLASHEx_Erase+0xac>)
 80081f8:	781b      	ldrb	r3, [r3, #0]
 80081fa:	2b01      	cmp	r3, #1
 80081fc:	d101      	bne.n	8008202 <HAL_FLASHEx_Erase+0x16>
 80081fe:	2302      	movs	r3, #2
 8008200:	e046      	b.n	8008290 <HAL_FLASHEx_Erase+0xa4>
 8008202:	4b25      	ldr	r3, [pc, #148]	; (8008298 <HAL_FLASHEx_Erase+0xac>)
 8008204:	2201      	movs	r2, #1
 8008206:	701a      	strb	r2, [r3, #0]

  /* Reset error code */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8008208:	4b23      	ldr	r3, [pc, #140]	; (8008298 <HAL_FLASHEx_Erase+0xac>)
 800820a:	2200      	movs	r2, #0
 800820c:	605a      	str	r2, [r3, #4]

  /* Verify that next operation can be proceed */
  status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 800820e:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8008212:	f7ff ff29 	bl	8008068 <FLASH_WaitForLastOperation>
 8008216:	4603      	mov	r3, r0
 8008218:	73fb      	strb	r3, [r7, #15]

  if (status == HAL_OK)
 800821a:	7bfb      	ldrb	r3, [r7, #15]
 800821c:	2b00      	cmp	r3, #0
 800821e:	d133      	bne.n	8008288 <HAL_FLASHEx_Erase+0x9c>
  {
    if (pEraseInit->TypeErase == FLASH_TYPEERASE_MASSERASE)
 8008220:	687b      	ldr	r3, [r7, #4]
 8008222:	681b      	ldr	r3, [r3, #0]
 8008224:	2b04      	cmp	r3, #4
 8008226:	d108      	bne.n	800823a <HAL_FLASHEx_Erase+0x4e>
    {
      /* Mass erase to be done */
      FLASH_MassErase();
 8008228:	f000 f880 	bl	800832c <FLASH_MassErase>

      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 800822c:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8008230:	f7ff ff1a 	bl	8008068 <FLASH_WaitForLastOperation>
 8008234:	4603      	mov	r3, r0
 8008236:	73fb      	strb	r3, [r7, #15]
 8008238:	e024      	b.n	8008284 <HAL_FLASHEx_Erase+0x98>
      /* If operation is completed or interrupted, no need to clear the Mass Erase Bit */
    }
    else
    {
      /*Initialization of PageError variable*/
      *PageError = 0xFFFFFFFFU;
 800823a:	683b      	ldr	r3, [r7, #0]
 800823c:	f04f 32ff 	mov.w	r2, #4294967295
 8008240:	601a      	str	r2, [r3, #0]

      for (index = pEraseInit->Page; index < (pEraseInit->Page + pEraseInit->NbPages); index++)
 8008242:	687b      	ldr	r3, [r7, #4]
 8008244:	685b      	ldr	r3, [r3, #4]
 8008246:	60bb      	str	r3, [r7, #8]
 8008248:	e012      	b.n	8008270 <HAL_FLASHEx_Erase+0x84>
      {
        /* Start erase page */
        FLASH_PageErase(index);
 800824a:	68b8      	ldr	r0, [r7, #8]
 800824c:	f000 f87e 	bl	800834c <FLASH_PageErase>

        /* Wait for last operation to be completed */
        status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 8008250:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8008254:	f7ff ff08 	bl	8008068 <FLASH_WaitForLastOperation>
 8008258:	4603      	mov	r3, r0
 800825a:	73fb      	strb	r3, [r7, #15]

        if (status != HAL_OK)
 800825c:	7bfb      	ldrb	r3, [r7, #15]
 800825e:	2b00      	cmp	r3, #0
 8008260:	d003      	beq.n	800826a <HAL_FLASHEx_Erase+0x7e>
        {
          /* In case of error, stop erase procedure and return the faulty address */
          *PageError = index;
 8008262:	683b      	ldr	r3, [r7, #0]
 8008264:	68ba      	ldr	r2, [r7, #8]
 8008266:	601a      	str	r2, [r3, #0]
          break;
 8008268:	e00a      	b.n	8008280 <HAL_FLASHEx_Erase+0x94>
      for (index = pEraseInit->Page; index < (pEraseInit->Page + pEraseInit->NbPages); index++)
 800826a:	68bb      	ldr	r3, [r7, #8]
 800826c:	3301      	adds	r3, #1
 800826e:	60bb      	str	r3, [r7, #8]
 8008270:	687b      	ldr	r3, [r7, #4]
 8008272:	685a      	ldr	r2, [r3, #4]
 8008274:	687b      	ldr	r3, [r7, #4]
 8008276:	689b      	ldr	r3, [r3, #8]
 8008278:	4413      	add	r3, r2
 800827a:	68ba      	ldr	r2, [r7, #8]
 800827c:	429a      	cmp	r2, r3
 800827e:	d3e4      	bcc.n	800824a <HAL_FLASHEx_Erase+0x5e>
        }
      }

      /* If operation is completed or interrupted, disable the Page Erase Bit */
      FLASH_AcknowledgePageErase();
 8008280:	f000 f888 	bl	8008394 <FLASH_AcknowledgePageErase>
    }

    /* Flush the caches to be sure of the data consistency */
    FLASH_FlushCaches();
 8008284:	f000 f87a 	bl	800837c <FLASH_FlushCaches>
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 8008288:	4b03      	ldr	r3, [pc, #12]	; (8008298 <HAL_FLASHEx_Erase+0xac>)
 800828a:	2200      	movs	r2, #0
 800828c:	701a      	strb	r2, [r3, #0]

  return status;
 800828e:	7bfb      	ldrb	r3, [r7, #15]
}
 8008290:	4618      	mov	r0, r3
 8008292:	3710      	adds	r7, #16
 8008294:	46bd      	mov	sp, r7
 8008296:	bd80      	pop	{r7, pc}
 8008298:	2000075c 	.word	0x2000075c

0800829c <HAL_FLASHEx_Erase_IT>:
  * @param  pEraseInit Pointer to an @ref FLASH_EraseInitTypeDef structure that
  *         contains the configuration information for the erasing.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASHEx_Erase_IT(FLASH_EraseInitTypeDef *pEraseInit)
{
 800829c:	b580      	push	{r7, lr}
 800829e:	b084      	sub	sp, #16
 80082a0:	af00      	add	r7, sp, #0
 80082a2:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_FLASH_TYPEERASE(pEraseInit->TypeErase));

  /* Process Locked */
  __HAL_LOCK(&pFlash);
 80082a4:	4b1f      	ldr	r3, [pc, #124]	; (8008324 <HAL_FLASHEx_Erase_IT+0x88>)
 80082a6:	781b      	ldrb	r3, [r3, #0]
 80082a8:	2b01      	cmp	r3, #1
 80082aa:	d101      	bne.n	80082b0 <HAL_FLASHEx_Erase_IT+0x14>
 80082ac:	2302      	movs	r3, #2
 80082ae:	e034      	b.n	800831a <HAL_FLASHEx_Erase_IT+0x7e>
 80082b0:	4b1c      	ldr	r3, [pc, #112]	; (8008324 <HAL_FLASHEx_Erase_IT+0x88>)
 80082b2:	2201      	movs	r2, #1
 80082b4:	701a      	strb	r2, [r3, #0]

  /* Reset error code */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 80082b6:	4b1b      	ldr	r3, [pc, #108]	; (8008324 <HAL_FLASHEx_Erase_IT+0x88>)
 80082b8:	2200      	movs	r2, #0
 80082ba:	605a      	str	r2, [r3, #4]

  /* save procedure for interrupt treatment */
  pFlash.ProcedureOnGoing = pEraseInit->TypeErase;
 80082bc:	687b      	ldr	r3, [r7, #4]
 80082be:	681b      	ldr	r3, [r3, #0]
 80082c0:	4a18      	ldr	r2, [pc, #96]	; (8008324 <HAL_FLASHEx_Erase_IT+0x88>)
 80082c2:	6093      	str	r3, [r2, #8]

  /* Verify that next operation can be proceed */
  status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 80082c4:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80082c8:	f7ff fece 	bl	8008068 <FLASH_WaitForLastOperation>
 80082cc:	4603      	mov	r3, r0
 80082ce:	73fb      	strb	r3, [r7, #15]

  if (status != HAL_OK)
 80082d0:	7bfb      	ldrb	r3, [r7, #15]
 80082d2:	2b00      	cmp	r3, #0
 80082d4:	d003      	beq.n	80082de <HAL_FLASHEx_Erase_IT+0x42>
  {
    /* Process Unlocked */
    __HAL_UNLOCK(&pFlash);
 80082d6:	4b13      	ldr	r3, [pc, #76]	; (8008324 <HAL_FLASHEx_Erase_IT+0x88>)
 80082d8:	2200      	movs	r2, #0
 80082da:	701a      	strb	r2, [r3, #0]
 80082dc:	e01c      	b.n	8008318 <HAL_FLASHEx_Erase_IT+0x7c>
  }
  else
  {
    /* Enable End of Operation and Error interrupts */
    __HAL_FLASH_ENABLE_IT(FLASH_IT_EOP | FLASH_IT_OPERR);
 80082de:	4b12      	ldr	r3, [pc, #72]	; (8008328 <HAL_FLASHEx_Erase_IT+0x8c>)
 80082e0:	695b      	ldr	r3, [r3, #20]
 80082e2:	4a11      	ldr	r2, [pc, #68]	; (8008328 <HAL_FLASHEx_Erase_IT+0x8c>)
 80082e4:	f043 7340 	orr.w	r3, r3, #50331648	; 0x3000000
 80082e8:	6153      	str	r3, [r2, #20]

    if (pEraseInit->TypeErase == FLASH_TYPEERASE_MASSERASE)
 80082ea:	687b      	ldr	r3, [r7, #4]
 80082ec:	681b      	ldr	r3, [r3, #0]
 80082ee:	2b04      	cmp	r3, #4
 80082f0:	d105      	bne.n	80082fe <HAL_FLASHEx_Erase_IT+0x62>
    {
      /* Set Page to 0 for Interrupt callback management */
      pFlash.Page = 0;
 80082f2:	4b0c      	ldr	r3, [pc, #48]	; (8008324 <HAL_FLASHEx_Erase_IT+0x88>)
 80082f4:	2200      	movs	r2, #0
 80082f6:	611a      	str	r2, [r3, #16]

      /* Proceed to Mass Erase */
      FLASH_MassErase();
 80082f8:	f000 f818 	bl	800832c <FLASH_MassErase>
 80082fc:	e00c      	b.n	8008318 <HAL_FLASHEx_Erase_IT+0x7c>
    }
    else
    {
      /* Erase by page to be done */
      pFlash.NbPagesToErase = pEraseInit->NbPages;
 80082fe:	687b      	ldr	r3, [r7, #4]
 8008300:	689b      	ldr	r3, [r3, #8]
 8008302:	4a08      	ldr	r2, [pc, #32]	; (8008324 <HAL_FLASHEx_Erase_IT+0x88>)
 8008304:	6153      	str	r3, [r2, #20]
      pFlash.Page = pEraseInit->Page;
 8008306:	687b      	ldr	r3, [r7, #4]
 8008308:	685b      	ldr	r3, [r3, #4]
 800830a:	4a06      	ldr	r2, [pc, #24]	; (8008324 <HAL_FLASHEx_Erase_IT+0x88>)
 800830c:	6113      	str	r3, [r2, #16]

      /*Erase 1st page and wait for IT */
      FLASH_PageErase(pEraseInit->Page);
 800830e:	687b      	ldr	r3, [r7, #4]
 8008310:	685b      	ldr	r3, [r3, #4]
 8008312:	4618      	mov	r0, r3
 8008314:	f000 f81a 	bl	800834c <FLASH_PageErase>
    }
  }

  /* return status */
  return status;
 8008318:	7bfb      	ldrb	r3, [r7, #15]
}
 800831a:	4618      	mov	r0, r3
 800831c:	3710      	adds	r7, #16
 800831e:	46bd      	mov	sp, r7
 8008320:	bd80      	pop	{r7, pc}
 8008322:	bf00      	nop
 8008324:	2000075c 	.word	0x2000075c
 8008328:	58004000 	.word	0x58004000

0800832c <FLASH_MassErase>:
/**
  * @brief  Mass erase of FLASH memory.
  * @retval None
  */
static void FLASH_MassErase(void)
{
 800832c:	b480      	push	{r7}
 800832e:	af00      	add	r7, sp, #0
  /* Set the Mass Erase Bit and start bit */
#ifdef CORE_CM0PLUS
  SET_BIT(FLASH->C2CR, (FLASH_CR_MER | FLASH_CR_STRT));
#else
  SET_BIT(FLASH->CR, (FLASH_CR_MER | FLASH_CR_STRT));
 8008330:	4b05      	ldr	r3, [pc, #20]	; (8008348 <FLASH_MassErase+0x1c>)
 8008332:	695b      	ldr	r3, [r3, #20]
 8008334:	4a04      	ldr	r2, [pc, #16]	; (8008348 <FLASH_MassErase+0x1c>)
 8008336:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800833a:	f043 0304 	orr.w	r3, r3, #4
 800833e:	6153      	str	r3, [r2, #20]
#endif
}
 8008340:	bf00      	nop
 8008342:	46bd      	mov	sp, r7
 8008344:	bc80      	pop	{r7}
 8008346:	4770      	bx	lr
 8008348:	58004000 	.word	0x58004000

0800834c <FLASH_PageErase>:
  * @param  Page FLASH page to erase
  *         This parameter must be a value between 0 and (max number of pages in Flash - 1)
  * @retval None
  */
void FLASH_PageErase(uint32_t Page)
{
 800834c:	b480      	push	{r7}
 800834e:	b083      	sub	sp, #12
 8008350:	af00      	add	r7, sp, #0
 8008352:	6078      	str	r0, [r7, #4]

  /* Proceed to erase the page */
#ifdef CORE_CM0PLUS
  MODIFY_REG(FLASH->C2CR, FLASH_CR_PNB, ((Page << FLASH_CR_PNB_Pos) | FLASH_CR_PER | FLASH_CR_STRT));
#else
  MODIFY_REG(FLASH->CR, FLASH_CR_PNB, ((Page << FLASH_CR_PNB_Pos) | FLASH_CR_PER | FLASH_CR_STRT));
 8008354:	4b08      	ldr	r3, [pc, #32]	; (8008378 <FLASH_PageErase+0x2c>)
 8008356:	695b      	ldr	r3, [r3, #20]
 8008358:	f423 727e 	bic.w	r2, r3, #1016	; 0x3f8
 800835c:	687b      	ldr	r3, [r7, #4]
 800835e:	00db      	lsls	r3, r3, #3
 8008360:	4313      	orrs	r3, r2
 8008362:	4a05      	ldr	r2, [pc, #20]	; (8008378 <FLASH_PageErase+0x2c>)
 8008364:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8008368:	f043 0302 	orr.w	r3, r3, #2
 800836c:	6153      	str	r3, [r2, #20]
#endif
}
 800836e:	bf00      	nop
 8008370:	370c      	adds	r7, #12
 8008372:	46bd      	mov	sp, r7
 8008374:	bc80      	pop	{r7}
 8008376:	4770      	bx	lr
 8008378:	58004000 	.word	0x58004000

0800837c <FLASH_FlushCaches>:
/**
  * @brief  Flush the instruction and data caches.
  * @retval None
  */
void FLASH_FlushCaches(void)
{
 800837c:	b480      	push	{r7}
 800837e:	af00      	add	r7, sp, #0
  /* Flush instruction cache  */
  if (READ_BIT(FLASH->ACR, FLASH_ACR_ICEN) == 1U)
 8008380:	4b03      	ldr	r3, [pc, #12]	; (8008390 <FLASH_FlushCaches+0x14>)
 8008382:	681b      	ldr	r3, [r3, #0]
  }

#ifdef CORE_CM0PLUS
#else
  /* Flush data cache */
  if (READ_BIT(FLASH->ACR, FLASH_ACR_DCEN) == 1U)
 8008384:	4b02      	ldr	r3, [pc, #8]	; (8008390 <FLASH_FlushCaches+0x14>)
 8008386:	681b      	ldr	r3, [r3, #0]
    __HAL_FLASH_DATA_CACHE_RESET();
    /* Enable data cache */
    __HAL_FLASH_DATA_CACHE_ENABLE();
  }
#endif
}
 8008388:	bf00      	nop
 800838a:	46bd      	mov	sp, r7
 800838c:	bc80      	pop	{r7}
 800838e:	4770      	bx	lr
 8008390:	58004000 	.word	0x58004000

08008394 <FLASH_AcknowledgePageErase>:
/**
  * @brief  Acknlowldge the page erase operation.
  * @retval None
  */
static void FLASH_AcknowledgePageErase(void)
{
 8008394:	b480      	push	{r7}
 8008396:	af00      	add	r7, sp, #0
#ifdef CORE_CM0PLUS
  CLEAR_BIT(FLASH->C2CR, (FLASH_CR_PER | FLASH_CR_PNB));
#else
  CLEAR_BIT(FLASH->CR, (FLASH_CR_PER | FLASH_CR_PNB));
 8008398:	4b05      	ldr	r3, [pc, #20]	; (80083b0 <FLASH_AcknowledgePageErase+0x1c>)
 800839a:	695b      	ldr	r3, [r3, #20]
 800839c:	4a04      	ldr	r2, [pc, #16]	; (80083b0 <FLASH_AcknowledgePageErase+0x1c>)
 800839e:	f423 737e 	bic.w	r3, r3, #1016	; 0x3f8
 80083a2:	f023 0302 	bic.w	r3, r3, #2
 80083a6:	6153      	str	r3, [r2, #20]
#endif
}
 80083a8:	bf00      	nop
 80083aa:	46bd      	mov	sp, r7
 80083ac:	bc80      	pop	{r7}
 80083ae:	4770      	bx	lr
 80083b0:	58004000 	.word	0x58004000

080083b4 <HAL_GPIO_Init>:
  * @param GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80083b4:	b480      	push	{r7}
 80083b6:	b087      	sub	sp, #28
 80083b8:	af00      	add	r7, sp, #0
 80083ba:	6078      	str	r0, [r7, #4]
 80083bc:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80083be:	2300      	movs	r3, #0
 80083c0:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80083c2:	e140      	b.n	8008646 <HAL_GPIO_Init+0x292>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 80083c4:	683b      	ldr	r3, [r7, #0]
 80083c6:	681a      	ldr	r2, [r3, #0]
 80083c8:	2101      	movs	r1, #1
 80083ca:	697b      	ldr	r3, [r7, #20]
 80083cc:	fa01 f303 	lsl.w	r3, r1, r3
 80083d0:	4013      	ands	r3, r2
 80083d2:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80083d4:	68fb      	ldr	r3, [r7, #12]
 80083d6:	2b00      	cmp	r3, #0
 80083d8:	f000 8132 	beq.w	8008640 <HAL_GPIO_Init+0x28c>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if ((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80083dc:	683b      	ldr	r3, [r7, #0]
 80083de:	685b      	ldr	r3, [r3, #4]
 80083e0:	2b01      	cmp	r3, #1
 80083e2:	d00b      	beq.n	80083fc <HAL_GPIO_Init+0x48>
 80083e4:	683b      	ldr	r3, [r7, #0]
 80083e6:	685b      	ldr	r3, [r3, #4]
 80083e8:	2b02      	cmp	r3, #2
 80083ea:	d007      	beq.n	80083fc <HAL_GPIO_Init+0x48>
          (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80083ec:	683b      	ldr	r3, [r7, #0]
 80083ee:	685b      	ldr	r3, [r3, #4]
      if ((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80083f0:	2b11      	cmp	r3, #17
 80083f2:	d003      	beq.n	80083fc <HAL_GPIO_Init+0x48>
          (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80083f4:	683b      	ldr	r3, [r7, #0]
 80083f6:	685b      	ldr	r3, [r3, #4]
 80083f8:	2b12      	cmp	r3, #18
 80083fa:	d130      	bne.n	800845e <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80083fc:	687b      	ldr	r3, [r7, #4]
 80083fe:	689b      	ldr	r3, [r3, #8]
 8008400:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8008402:	697b      	ldr	r3, [r7, #20]
 8008404:	005b      	lsls	r3, r3, #1
 8008406:	2203      	movs	r2, #3
 8008408:	fa02 f303 	lsl.w	r3, r2, r3
 800840c:	43db      	mvns	r3, r3
 800840e:	693a      	ldr	r2, [r7, #16]
 8008410:	4013      	ands	r3, r2
 8008412:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8008414:	683b      	ldr	r3, [r7, #0]
 8008416:	68da      	ldr	r2, [r3, #12]
 8008418:	697b      	ldr	r3, [r7, #20]
 800841a:	005b      	lsls	r3, r3, #1
 800841c:	fa02 f303 	lsl.w	r3, r2, r3
 8008420:	693a      	ldr	r2, [r7, #16]
 8008422:	4313      	orrs	r3, r2
 8008424:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8008426:	687b      	ldr	r3, [r7, #4]
 8008428:	693a      	ldr	r2, [r7, #16]
 800842a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800842c:	687b      	ldr	r3, [r7, #4]
 800842e:	685b      	ldr	r3, [r3, #4]
 8008430:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8008432:	2201      	movs	r2, #1
 8008434:	697b      	ldr	r3, [r7, #20]
 8008436:	fa02 f303 	lsl.w	r3, r2, r3
 800843a:	43db      	mvns	r3, r3
 800843c:	693a      	ldr	r2, [r7, #16]
 800843e:	4013      	ands	r3, r2
 8008440:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8008442:	683b      	ldr	r3, [r7, #0]
 8008444:	685b      	ldr	r3, [r3, #4]
 8008446:	091b      	lsrs	r3, r3, #4
 8008448:	f003 0201 	and.w	r2, r3, #1
 800844c:	697b      	ldr	r3, [r7, #20]
 800844e:	fa02 f303 	lsl.w	r3, r2, r3
 8008452:	693a      	ldr	r2, [r7, #16]
 8008454:	4313      	orrs	r3, r2
 8008456:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8008458:	687b      	ldr	r3, [r7, #4]
 800845a:	693a      	ldr	r2, [r7, #16]
 800845c:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 800845e:	687b      	ldr	r3, [r7, #4]
 8008460:	68db      	ldr	r3, [r3, #12]
 8008462:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8008464:	697b      	ldr	r3, [r7, #20]
 8008466:	005b      	lsls	r3, r3, #1
 8008468:	2203      	movs	r2, #3
 800846a:	fa02 f303 	lsl.w	r3, r2, r3
 800846e:	43db      	mvns	r3, r3
 8008470:	693a      	ldr	r2, [r7, #16]
 8008472:	4013      	ands	r3, r2
 8008474:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8008476:	683b      	ldr	r3, [r7, #0]
 8008478:	689a      	ldr	r2, [r3, #8]
 800847a:	697b      	ldr	r3, [r7, #20]
 800847c:	005b      	lsls	r3, r3, #1
 800847e:	fa02 f303 	lsl.w	r3, r2, r3
 8008482:	693a      	ldr	r2, [r7, #16]
 8008484:	4313      	orrs	r3, r2
 8008486:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 8008488:	687b      	ldr	r3, [r7, #4]
 800848a:	693a      	ldr	r2, [r7, #16]
 800848c:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800848e:	683b      	ldr	r3, [r7, #0]
 8008490:	685b      	ldr	r3, [r3, #4]
 8008492:	2b02      	cmp	r3, #2
 8008494:	d003      	beq.n	800849e <HAL_GPIO_Init+0xea>
 8008496:	683b      	ldr	r3, [r7, #0]
 8008498:	685b      	ldr	r3, [r3, #4]
 800849a:	2b12      	cmp	r3, #18
 800849c:	d123      	bne.n	80084e6 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800849e:	697b      	ldr	r3, [r7, #20]
 80084a0:	08da      	lsrs	r2, r3, #3
 80084a2:	687b      	ldr	r3, [r7, #4]
 80084a4:	3208      	adds	r2, #8
 80084a6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80084aa:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 80084ac:	697b      	ldr	r3, [r7, #20]
 80084ae:	f003 0307 	and.w	r3, r3, #7
 80084b2:	009b      	lsls	r3, r3, #2
 80084b4:	220f      	movs	r2, #15
 80084b6:	fa02 f303 	lsl.w	r3, r2, r3
 80084ba:	43db      	mvns	r3, r3
 80084bc:	693a      	ldr	r2, [r7, #16]
 80084be:	4013      	ands	r3, r2
 80084c0:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 80084c2:	683b      	ldr	r3, [r7, #0]
 80084c4:	691a      	ldr	r2, [r3, #16]
 80084c6:	697b      	ldr	r3, [r7, #20]
 80084c8:	f003 0307 	and.w	r3, r3, #7
 80084cc:	009b      	lsls	r3, r3, #2
 80084ce:	fa02 f303 	lsl.w	r3, r2, r3
 80084d2:	693a      	ldr	r2, [r7, #16]
 80084d4:	4313      	orrs	r3, r2
 80084d6:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 80084d8:	697b      	ldr	r3, [r7, #20]
 80084da:	08da      	lsrs	r2, r3, #3
 80084dc:	687b      	ldr	r3, [r7, #4]
 80084de:	3208      	adds	r2, #8
 80084e0:	6939      	ldr	r1, [r7, #16]
 80084e2:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80084e6:	687b      	ldr	r3, [r7, #4]
 80084e8:	681b      	ldr	r3, [r3, #0]
 80084ea:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 80084ec:	697b      	ldr	r3, [r7, #20]
 80084ee:	005b      	lsls	r3, r3, #1
 80084f0:	2203      	movs	r2, #3
 80084f2:	fa02 f303 	lsl.w	r3, r2, r3
 80084f6:	43db      	mvns	r3, r3
 80084f8:	693a      	ldr	r2, [r7, #16]
 80084fa:	4013      	ands	r3, r2
 80084fc:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80084fe:	683b      	ldr	r3, [r7, #0]
 8008500:	685b      	ldr	r3, [r3, #4]
 8008502:	f003 0203 	and.w	r2, r3, #3
 8008506:	697b      	ldr	r3, [r7, #20]
 8008508:	005b      	lsls	r3, r3, #1
 800850a:	fa02 f303 	lsl.w	r3, r2, r3
 800850e:	693a      	ldr	r2, [r7, #16]
 8008510:	4313      	orrs	r3, r2
 8008512:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8008514:	687b      	ldr	r3, [r7, #4]
 8008516:	693a      	ldr	r2, [r7, #16]
 8008518:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800851a:	683b      	ldr	r3, [r7, #0]
 800851c:	685b      	ldr	r3, [r3, #4]
 800851e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8008522:	2b00      	cmp	r3, #0
 8008524:	f000 808c 	beq.w	8008640 <HAL_GPIO_Init+0x28c>
      {
        temp = SYSCFG->EXTICR[position >> 2u];
 8008528:	4a4d      	ldr	r2, [pc, #308]	; (8008660 <HAL_GPIO_Init+0x2ac>)
 800852a:	697b      	ldr	r3, [r7, #20]
 800852c:	089b      	lsrs	r3, r3, #2
 800852e:	3302      	adds	r3, #2
 8008530:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8008534:	613b      	str	r3, [r7, #16]
        temp &= ~(0x07uL << (4U * (position & 0x03U)));
 8008536:	697b      	ldr	r3, [r7, #20]
 8008538:	f003 0303 	and.w	r3, r3, #3
 800853c:	009b      	lsls	r3, r3, #2
 800853e:	2207      	movs	r2, #7
 8008540:	fa02 f303 	lsl.w	r3, r2, r3
 8008544:	43db      	mvns	r3, r3
 8008546:	693a      	ldr	r2, [r7, #16]
 8008548:	4013      	ands	r3, r2
 800854a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 800854c:	687b      	ldr	r3, [r7, #4]
 800854e:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8008552:	d00d      	beq.n	8008570 <HAL_GPIO_Init+0x1bc>
 8008554:	687b      	ldr	r3, [r7, #4]
 8008556:	4a43      	ldr	r2, [pc, #268]	; (8008664 <HAL_GPIO_Init+0x2b0>)
 8008558:	4293      	cmp	r3, r2
 800855a:	d007      	beq.n	800856c <HAL_GPIO_Init+0x1b8>
 800855c:	687b      	ldr	r3, [r7, #4]
 800855e:	4a42      	ldr	r2, [pc, #264]	; (8008668 <HAL_GPIO_Init+0x2b4>)
 8008560:	4293      	cmp	r3, r2
 8008562:	d101      	bne.n	8008568 <HAL_GPIO_Init+0x1b4>
 8008564:	2302      	movs	r3, #2
 8008566:	e004      	b.n	8008572 <HAL_GPIO_Init+0x1be>
 8008568:	2307      	movs	r3, #7
 800856a:	e002      	b.n	8008572 <HAL_GPIO_Init+0x1be>
 800856c:	2301      	movs	r3, #1
 800856e:	e000      	b.n	8008572 <HAL_GPIO_Init+0x1be>
 8008570:	2300      	movs	r3, #0
 8008572:	697a      	ldr	r2, [r7, #20]
 8008574:	f002 0203 	and.w	r2, r2, #3
 8008578:	0092      	lsls	r2, r2, #2
 800857a:	4093      	lsls	r3, r2
 800857c:	693a      	ldr	r2, [r7, #16]
 800857e:	4313      	orrs	r3, r2
 8008580:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8008582:	4937      	ldr	r1, [pc, #220]	; (8008660 <HAL_GPIO_Init+0x2ac>)
 8008584:	697b      	ldr	r3, [r7, #20]
 8008586:	089b      	lsrs	r3, r3, #2
 8008588:	3302      	adds	r3, #2
 800858a:	693a      	ldr	r2, [r7, #16]
 800858c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
#ifdef CORE_CM0PLUS
        temp = EXTI->C2IMR1;
#else
        temp = EXTI->IMR1;
 8008590:	4b36      	ldr	r3, [pc, #216]	; (800866c <HAL_GPIO_Init+0x2b8>)
 8008592:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8008596:	613b      	str	r3, [r7, #16]
#endif /* CORE_CM0PLUS */
        temp &= ~(iocurrent);
 8008598:	68fb      	ldr	r3, [r7, #12]
 800859a:	43db      	mvns	r3, r3
 800859c:	693a      	ldr	r2, [r7, #16]
 800859e:	4013      	ands	r3, r2
 80085a0:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80085a2:	683b      	ldr	r3, [r7, #0]
 80085a4:	685b      	ldr	r3, [r3, #4]
 80085a6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80085aa:	2b00      	cmp	r3, #0
 80085ac:	d003      	beq.n	80085b6 <HAL_GPIO_Init+0x202>
        {
          temp |= iocurrent;
 80085ae:	693a      	ldr	r2, [r7, #16]
 80085b0:	68fb      	ldr	r3, [r7, #12]
 80085b2:	4313      	orrs	r3, r2
 80085b4:	613b      	str	r3, [r7, #16]
        }
#ifdef CORE_CM0PLUS
        EXTI->C2IMR1 = temp;
#else
        EXTI->IMR1 = temp;
 80085b6:	4a2d      	ldr	r2, [pc, #180]	; (800866c <HAL_GPIO_Init+0x2b8>)
 80085b8:	693b      	ldr	r3, [r7, #16]
 80085ba:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
#endif /* CORE_CM0PLUS */

#ifdef CORE_CM0PLUS
        temp = EXTI->C2EMR1;
#else
        temp = EXTI->EMR1;
 80085be:	4b2b      	ldr	r3, [pc, #172]	; (800866c <HAL_GPIO_Init+0x2b8>)
 80085c0:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80085c4:	613b      	str	r3, [r7, #16]
#endif /* CORE_CM0PLUS */
        temp &= ~(iocurrent);
 80085c6:	68fb      	ldr	r3, [r7, #12]
 80085c8:	43db      	mvns	r3, r3
 80085ca:	693a      	ldr	r2, [r7, #16]
 80085cc:	4013      	ands	r3, r2
 80085ce:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80085d0:	683b      	ldr	r3, [r7, #0]
 80085d2:	685b      	ldr	r3, [r3, #4]
 80085d4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80085d8:	2b00      	cmp	r3, #0
 80085da:	d003      	beq.n	80085e4 <HAL_GPIO_Init+0x230>
        {
          temp |= iocurrent;
 80085dc:	693a      	ldr	r2, [r7, #16]
 80085de:	68fb      	ldr	r3, [r7, #12]
 80085e0:	4313      	orrs	r3, r2
 80085e2:	613b      	str	r3, [r7, #16]
        }
#ifdef CORE_CM0PLUS
        EXTI->C2EMR1 = temp;
#else
        EXTI->EMR1 = temp;
 80085e4:	4a21      	ldr	r2, [pc, #132]	; (800866c <HAL_GPIO_Init+0x2b8>)
 80085e6:	693b      	ldr	r3, [r7, #16]
 80085e8:	f8c2 3084 	str.w	r3, [r2, #132]	; 0x84
#endif /* CORE_CM0PLUS */

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80085ec:	4b1f      	ldr	r3, [pc, #124]	; (800866c <HAL_GPIO_Init+0x2b8>)
 80085ee:	681b      	ldr	r3, [r3, #0]
 80085f0:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80085f2:	68fb      	ldr	r3, [r7, #12]
 80085f4:	43db      	mvns	r3, r3
 80085f6:	693a      	ldr	r2, [r7, #16]
 80085f8:	4013      	ands	r3, r2
 80085fa:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80085fc:	683b      	ldr	r3, [r7, #0]
 80085fe:	685b      	ldr	r3, [r3, #4]
 8008600:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8008604:	2b00      	cmp	r3, #0
 8008606:	d003      	beq.n	8008610 <HAL_GPIO_Init+0x25c>
        {
          temp |= iocurrent;
 8008608:	693a      	ldr	r2, [r7, #16]
 800860a:	68fb      	ldr	r3, [r7, #12]
 800860c:	4313      	orrs	r3, r2
 800860e:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8008610:	4a16      	ldr	r2, [pc, #88]	; (800866c <HAL_GPIO_Init+0x2b8>)
 8008612:	693b      	ldr	r3, [r7, #16]
 8008614:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 8008616:	4b15      	ldr	r3, [pc, #84]	; (800866c <HAL_GPIO_Init+0x2b8>)
 8008618:	685b      	ldr	r3, [r3, #4]
 800861a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800861c:	68fb      	ldr	r3, [r7, #12]
 800861e:	43db      	mvns	r3, r3
 8008620:	693a      	ldr	r2, [r7, #16]
 8008622:	4013      	ands	r3, r2
 8008624:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8008626:	683b      	ldr	r3, [r7, #0]
 8008628:	685b      	ldr	r3, [r3, #4]
 800862a:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800862e:	2b00      	cmp	r3, #0
 8008630:	d003      	beq.n	800863a <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 8008632:	693a      	ldr	r2, [r7, #16]
 8008634:	68fb      	ldr	r3, [r7, #12]
 8008636:	4313      	orrs	r3, r2
 8008638:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 800863a:	4a0c      	ldr	r2, [pc, #48]	; (800866c <HAL_GPIO_Init+0x2b8>)
 800863c:	693b      	ldr	r3, [r7, #16]
 800863e:	6053      	str	r3, [r2, #4]
      }
    }

    position++;
 8008640:	697b      	ldr	r3, [r7, #20]
 8008642:	3301      	adds	r3, #1
 8008644:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8008646:	683b      	ldr	r3, [r7, #0]
 8008648:	681a      	ldr	r2, [r3, #0]
 800864a:	697b      	ldr	r3, [r7, #20]
 800864c:	fa22 f303 	lsr.w	r3, r2, r3
 8008650:	2b00      	cmp	r3, #0
 8008652:	f47f aeb7 	bne.w	80083c4 <HAL_GPIO_Init+0x10>
  }
}
 8008656:	bf00      	nop
 8008658:	371c      	adds	r7, #28
 800865a:	46bd      	mov	sp, r7
 800865c:	bc80      	pop	{r7}
 800865e:	4770      	bx	lr
 8008660:	40010000 	.word	0x40010000
 8008664:	48000400 	.word	0x48000400
 8008668:	48000800 	.word	0x48000800
 800866c:	58000800 	.word	0x58000800

08008670 <HAL_GPIO_DeInit>:
  * @param GPIO_Pin specifies the port bit to be written.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 8008670:	b480      	push	{r7}
 8008672:	b087      	sub	sp, #28
 8008674:	af00      	add	r7, sp, #0
 8008676:	6078      	str	r0, [r7, #4]
 8008678:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800867a:	2300      	movs	r3, #0
 800867c:	617b      	str	r3, [r7, #20]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* Configure the port pins */
  while ((GPIO_Pin >> position) != 0x00u)
 800867e:	e0af      	b.n	80087e0 <HAL_GPIO_DeInit+0x170>
  {
    /* Get current io position */
    iocurrent = (GPIO_Pin) & (1uL << position);
 8008680:	2201      	movs	r2, #1
 8008682:	697b      	ldr	r3, [r7, #20]
 8008684:	fa02 f303 	lsl.w	r3, r2, r3
 8008688:	683a      	ldr	r2, [r7, #0]
 800868a:	4013      	ands	r3, r2
 800868c:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00u)
 800868e:	693b      	ldr	r3, [r7, #16]
 8008690:	2b00      	cmp	r3, #0
 8008692:	f000 80a2 	beq.w	80087da <HAL_GPIO_DeInit+0x16a>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      /* Clear the External Interrupt or Event for the current IO */

      tmp = SYSCFG->EXTICR[position >> 2u];
 8008696:	4a58      	ldr	r2, [pc, #352]	; (80087f8 <HAL_GPIO_DeInit+0x188>)
 8008698:	697b      	ldr	r3, [r7, #20]
 800869a:	089b      	lsrs	r3, r3, #2
 800869c:	3302      	adds	r3, #2
 800869e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80086a2:	60fb      	str	r3, [r7, #12]
      tmp &= (0x07uL << (4U * (position & 0x03U)));
 80086a4:	697b      	ldr	r3, [r7, #20]
 80086a6:	f003 0303 	and.w	r3, r3, #3
 80086aa:	009b      	lsls	r3, r3, #2
 80086ac:	2207      	movs	r2, #7
 80086ae:	fa02 f303 	lsl.w	r3, r2, r3
 80086b2:	68fa      	ldr	r2, [r7, #12]
 80086b4:	4013      	ands	r3, r2
 80086b6:	60fb      	str	r3, [r7, #12]
      if (tmp == (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U))))
 80086b8:	687b      	ldr	r3, [r7, #4]
 80086ba:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 80086be:	d00d      	beq.n	80086dc <HAL_GPIO_DeInit+0x6c>
 80086c0:	687b      	ldr	r3, [r7, #4]
 80086c2:	4a4e      	ldr	r2, [pc, #312]	; (80087fc <HAL_GPIO_DeInit+0x18c>)
 80086c4:	4293      	cmp	r3, r2
 80086c6:	d007      	beq.n	80086d8 <HAL_GPIO_DeInit+0x68>
 80086c8:	687b      	ldr	r3, [r7, #4]
 80086ca:	4a4d      	ldr	r2, [pc, #308]	; (8008800 <HAL_GPIO_DeInit+0x190>)
 80086cc:	4293      	cmp	r3, r2
 80086ce:	d101      	bne.n	80086d4 <HAL_GPIO_DeInit+0x64>
 80086d0:	2302      	movs	r3, #2
 80086d2:	e004      	b.n	80086de <HAL_GPIO_DeInit+0x6e>
 80086d4:	2307      	movs	r3, #7
 80086d6:	e002      	b.n	80086de <HAL_GPIO_DeInit+0x6e>
 80086d8:	2301      	movs	r3, #1
 80086da:	e000      	b.n	80086de <HAL_GPIO_DeInit+0x6e>
 80086dc:	2300      	movs	r3, #0
 80086de:	697a      	ldr	r2, [r7, #20]
 80086e0:	f002 0203 	and.w	r2, r2, #3
 80086e4:	0092      	lsls	r2, r2, #2
 80086e6:	4093      	lsls	r3, r2
 80086e8:	68fa      	ldr	r2, [r7, #12]
 80086ea:	429a      	cmp	r2, r3
 80086ec:	d136      	bne.n	800875c <HAL_GPIO_DeInit+0xec>
        /* Clear EXTI line configuration */
#ifdef CORE_CM0PLUS
        EXTI->C2IMR1 &= ~(iocurrent);
        EXTI->C2EMR1 &= ~(iocurrent);
#else
        EXTI->IMR1 &= ~(iocurrent);
 80086ee:	4b45      	ldr	r3, [pc, #276]	; (8008804 <HAL_GPIO_DeInit+0x194>)
 80086f0:	f8d3 2080 	ldr.w	r2, [r3, #128]	; 0x80
 80086f4:	693b      	ldr	r3, [r7, #16]
 80086f6:	43db      	mvns	r3, r3
 80086f8:	4942      	ldr	r1, [pc, #264]	; (8008804 <HAL_GPIO_DeInit+0x194>)
 80086fa:	4013      	ands	r3, r2
 80086fc:	f8c1 3080 	str.w	r3, [r1, #128]	; 0x80
        EXTI->EMR1 &= ~(iocurrent);
 8008700:	4b40      	ldr	r3, [pc, #256]	; (8008804 <HAL_GPIO_DeInit+0x194>)
 8008702:	f8d3 2084 	ldr.w	r2, [r3, #132]	; 0x84
 8008706:	693b      	ldr	r3, [r7, #16]
 8008708:	43db      	mvns	r3, r3
 800870a:	493e      	ldr	r1, [pc, #248]	; (8008804 <HAL_GPIO_DeInit+0x194>)
 800870c:	4013      	ands	r3, r2
 800870e:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
#endif /* CORE_CM0PLUS */

        /* Clear Rising Falling edge configuration */
        EXTI->RTSR1 &= ~(iocurrent);
 8008712:	4b3c      	ldr	r3, [pc, #240]	; (8008804 <HAL_GPIO_DeInit+0x194>)
 8008714:	681a      	ldr	r2, [r3, #0]
 8008716:	693b      	ldr	r3, [r7, #16]
 8008718:	43db      	mvns	r3, r3
 800871a:	493a      	ldr	r1, [pc, #232]	; (8008804 <HAL_GPIO_DeInit+0x194>)
 800871c:	4013      	ands	r3, r2
 800871e:	600b      	str	r3, [r1, #0]
        EXTI->FTSR1 &= ~(iocurrent);
 8008720:	4b38      	ldr	r3, [pc, #224]	; (8008804 <HAL_GPIO_DeInit+0x194>)
 8008722:	685a      	ldr	r2, [r3, #4]
 8008724:	693b      	ldr	r3, [r7, #16]
 8008726:	43db      	mvns	r3, r3
 8008728:	4936      	ldr	r1, [pc, #216]	; (8008804 <HAL_GPIO_DeInit+0x194>)
 800872a:	4013      	ands	r3, r2
 800872c:	604b      	str	r3, [r1, #4]

        /* Clear EXTICR configuration */
        tmp = 0x07uL << (4u * (position & 0x03U));
 800872e:	697b      	ldr	r3, [r7, #20]
 8008730:	f003 0303 	and.w	r3, r3, #3
 8008734:	009b      	lsls	r3, r3, #2
 8008736:	2207      	movs	r2, #7
 8008738:	fa02 f303 	lsl.w	r3, r2, r3
 800873c:	60fb      	str	r3, [r7, #12]
        SYSCFG->EXTICR[position >> 2u] &= ~tmp;
 800873e:	4a2e      	ldr	r2, [pc, #184]	; (80087f8 <HAL_GPIO_DeInit+0x188>)
 8008740:	697b      	ldr	r3, [r7, #20]
 8008742:	089b      	lsrs	r3, r3, #2
 8008744:	3302      	adds	r3, #2
 8008746:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 800874a:	68fb      	ldr	r3, [r7, #12]
 800874c:	43da      	mvns	r2, r3
 800874e:	482a      	ldr	r0, [pc, #168]	; (80087f8 <HAL_GPIO_DeInit+0x188>)
 8008750:	697b      	ldr	r3, [r7, #20]
 8008752:	089b      	lsrs	r3, r3, #2
 8008754:	400a      	ands	r2, r1
 8008756:	3302      	adds	r3, #2
 8008758:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
      }

      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO in Analog Mode */
      GPIOx->MODER |= (GPIO_MODER_MODE0 << (position * 2U));
 800875c:	687b      	ldr	r3, [r7, #4]
 800875e:	681a      	ldr	r2, [r3, #0]
 8008760:	697b      	ldr	r3, [r7, #20]
 8008762:	005b      	lsls	r3, r3, #1
 8008764:	2103      	movs	r1, #3
 8008766:	fa01 f303 	lsl.w	r3, r1, r3
 800876a:	431a      	orrs	r2, r3
 800876c:	687b      	ldr	r3, [r7, #4]
 800876e:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3U] &= ~(0xFU << ((position & 0x07U) * 4U)) ;
 8008770:	697b      	ldr	r3, [r7, #20]
 8008772:	08da      	lsrs	r2, r3, #3
 8008774:	687b      	ldr	r3, [r7, #4]
 8008776:	3208      	adds	r2, #8
 8008778:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800877c:	697b      	ldr	r3, [r7, #20]
 800877e:	f003 0307 	and.w	r3, r3, #7
 8008782:	009b      	lsls	r3, r3, #2
 8008784:	220f      	movs	r2, #15
 8008786:	fa02 f303 	lsl.w	r3, r2, r3
 800878a:	43db      	mvns	r3, r3
 800878c:	697a      	ldr	r2, [r7, #20]
 800878e:	08d2      	lsrs	r2, r2, #3
 8008790:	4019      	ands	r1, r3
 8008792:	687b      	ldr	r3, [r7, #4]
 8008794:	3208      	adds	r2, #8
 8008796:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 800879a:	687b      	ldr	r3, [r7, #4]
 800879c:	689a      	ldr	r2, [r3, #8]
 800879e:	697b      	ldr	r3, [r7, #20]
 80087a0:	005b      	lsls	r3, r3, #1
 80087a2:	2103      	movs	r1, #3
 80087a4:	fa01 f303 	lsl.w	r3, r1, r3
 80087a8:	43db      	mvns	r3, r3
 80087aa:	401a      	ands	r2, r3
 80087ac:	687b      	ldr	r3, [r7, #4]
 80087ae:	609a      	str	r2, [r3, #8]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT0 << position) ;
 80087b0:	687b      	ldr	r3, [r7, #4]
 80087b2:	685a      	ldr	r2, [r3, #4]
 80087b4:	2101      	movs	r1, #1
 80087b6:	697b      	ldr	r3, [r7, #20]
 80087b8:	fa01 f303 	lsl.w	r3, r1, r3
 80087bc:	43db      	mvns	r3, r3
 80087be:	401a      	ands	r2, r3
 80087c0:	687b      	ldr	r3, [r7, #4]
 80087c2:	605a      	str	r2, [r3, #4]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80087c4:	687b      	ldr	r3, [r7, #4]
 80087c6:	68da      	ldr	r2, [r3, #12]
 80087c8:	697b      	ldr	r3, [r7, #20]
 80087ca:	005b      	lsls	r3, r3, #1
 80087cc:	2103      	movs	r1, #3
 80087ce:	fa01 f303 	lsl.w	r3, r1, r3
 80087d2:	43db      	mvns	r3, r3
 80087d4:	401a      	ands	r2, r3
 80087d6:	687b      	ldr	r3, [r7, #4]
 80087d8:	60da      	str	r2, [r3, #12]
    }

    position++;
 80087da:	697b      	ldr	r3, [r7, #20]
 80087dc:	3301      	adds	r3, #1
 80087de:	617b      	str	r3, [r7, #20]
  while ((GPIO_Pin >> position) != 0x00u)
 80087e0:	683a      	ldr	r2, [r7, #0]
 80087e2:	697b      	ldr	r3, [r7, #20]
 80087e4:	fa22 f303 	lsr.w	r3, r2, r3
 80087e8:	2b00      	cmp	r3, #0
 80087ea:	f47f af49 	bne.w	8008680 <HAL_GPIO_DeInit+0x10>
  }
}
 80087ee:	bf00      	nop
 80087f0:	371c      	adds	r7, #28
 80087f2:	46bd      	mov	sp, r7
 80087f4:	bc80      	pop	{r7}
 80087f6:	4770      	bx	lr
 80087f8:	40010000 	.word	0x40010000
 80087fc:	48000400 	.word	0x48000400
 8008800:	48000800 	.word	0x48000800
 8008804:	58000800 	.word	0x58000800

08008808 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8008808:	b480      	push	{r7}
 800880a:	b083      	sub	sp, #12
 800880c:	af00      	add	r7, sp, #0
 800880e:	6078      	str	r0, [r7, #4]
 8008810:	460b      	mov	r3, r1
 8008812:	807b      	strh	r3, [r7, #2]
 8008814:	4613      	mov	r3, r2
 8008816:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8008818:	787b      	ldrb	r3, [r7, #1]
 800881a:	2b00      	cmp	r3, #0
 800881c:	d003      	beq.n	8008826 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800881e:	887a      	ldrh	r2, [r7, #2]
 8008820:	687b      	ldr	r3, [r7, #4]
 8008822:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8008824:	e002      	b.n	800882c <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8008826:	887a      	ldrh	r2, [r7, #2]
 8008828:	687b      	ldr	r3, [r7, #4]
 800882a:	629a      	str	r2, [r3, #40]	; 0x28
}
 800882c:	bf00      	nop
 800882e:	370c      	adds	r7, #12
 8008830:	46bd      	mov	sp, r7
 8008832:	bc80      	pop	{r7}
 8008834:	4770      	bx	lr
	...

08008838 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8008838:	b580      	push	{r7, lr}
 800883a:	b082      	sub	sp, #8
 800883c:	af00      	add	r7, sp, #0
 800883e:	4603      	mov	r3, r0
 8008840:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8008842:	4b08      	ldr	r3, [pc, #32]	; (8008864 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8008844:	68da      	ldr	r2, [r3, #12]
 8008846:	88fb      	ldrh	r3, [r7, #6]
 8008848:	4013      	ands	r3, r2
 800884a:	2b00      	cmp	r3, #0
 800884c:	d006      	beq.n	800885c <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 800884e:	4a05      	ldr	r2, [pc, #20]	; (8008864 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8008850:	88fb      	ldrh	r3, [r7, #6]
 8008852:	60d3      	str	r3, [r2, #12]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8008854:	88fb      	ldrh	r3, [r7, #6]
 8008856:	4618      	mov	r0, r3
 8008858:	f7fa f9ec 	bl	8002c34 <HAL_GPIO_EXTI_Callback>
  }
}
 800885c:	bf00      	nop
 800885e:	3708      	adds	r7, #8
 8008860:	46bd      	mov	sp, r7
 8008862:	bd80      	pop	{r7, pc}
 8008864:	58000800 	.word	0x58000800

08008868 <LL_RCC_SetLPTIMClockSource>:
{
 8008868:	b480      	push	{r7}
 800886a:	b083      	sub	sp, #12
 800886c:	af00      	add	r7, sp, #0
 800886e:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, (LPTIMxSource & 0xFFFF0000U), (LPTIMxSource << 16));
 8008870:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8008874:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 8008878:	687b      	ldr	r3, [r7, #4]
 800887a:	0c1b      	lsrs	r3, r3, #16
 800887c:	041b      	lsls	r3, r3, #16
 800887e:	43db      	mvns	r3, r3
 8008880:	401a      	ands	r2, r3
 8008882:	687b      	ldr	r3, [r7, #4]
 8008884:	041b      	lsls	r3, r3, #16
 8008886:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 800888a:	4313      	orrs	r3, r2
 800888c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
}
 8008890:	bf00      	nop
 8008892:	370c      	adds	r7, #12
 8008894:	46bd      	mov	sp, r7
 8008896:	bc80      	pop	{r7}
 8008898:	4770      	bx	lr

0800889a <LL_RCC_GetLPTIMClockSource>:
{
 800889a:	b480      	push	{r7}
 800889c:	b083      	sub	sp, #12
 800889e:	af00      	add	r7, sp, #0
 80088a0:	6078      	str	r0, [r7, #4]
  return (uint32_t)((READ_BIT(RCC->CCIPR, LPTIMx) >> 16) | LPTIMx);
 80088a2:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80088a6:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 80088aa:	687b      	ldr	r3, [r7, #4]
 80088ac:	4013      	ands	r3, r2
 80088ae:	0c1a      	lsrs	r2, r3, #16
 80088b0:	687b      	ldr	r3, [r7, #4]
 80088b2:	4313      	orrs	r3, r2
}
 80088b4:	4618      	mov	r0, r3
 80088b6:	370c      	adds	r7, #12
 80088b8:	46bd      	mov	sp, r7
 80088ba:	bc80      	pop	{r7}
 80088bc:	4770      	bx	lr

080088be <LL_APB1_GRP1_ForceReset>:
{
 80088be:	b480      	push	{r7}
 80088c0:	b083      	sub	sp, #12
 80088c2:	af00      	add	r7, sp, #0
 80088c4:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB1RSTR1, Periphs);
 80088c6:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80088ca:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80088cc:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80088d0:	687b      	ldr	r3, [r7, #4]
 80088d2:	4313      	orrs	r3, r2
 80088d4:	638b      	str	r3, [r1, #56]	; 0x38
}
 80088d6:	bf00      	nop
 80088d8:	370c      	adds	r7, #12
 80088da:	46bd      	mov	sp, r7
 80088dc:	bc80      	pop	{r7}
 80088de:	4770      	bx	lr

080088e0 <LL_APB1_GRP2_ForceReset>:
{
 80088e0:	b480      	push	{r7}
 80088e2:	b083      	sub	sp, #12
 80088e4:	af00      	add	r7, sp, #0
 80088e6:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB1RSTR2, Periphs);
 80088e8:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80088ec:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80088ee:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80088f2:	687b      	ldr	r3, [r7, #4]
 80088f4:	4313      	orrs	r3, r2
 80088f6:	63cb      	str	r3, [r1, #60]	; 0x3c
}
 80088f8:	bf00      	nop
 80088fa:	370c      	adds	r7, #12
 80088fc:	46bd      	mov	sp, r7
 80088fe:	bc80      	pop	{r7}
 8008900:	4770      	bx	lr

08008902 <LL_APB1_GRP1_ReleaseReset>:
{
 8008902:	b480      	push	{r7}
 8008904:	b083      	sub	sp, #12
 8008906:	af00      	add	r7, sp, #0
 8008908:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(RCC->APB1RSTR1, Periphs);
 800890a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800890e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8008910:	687b      	ldr	r3, [r7, #4]
 8008912:	43db      	mvns	r3, r3
 8008914:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8008918:	4013      	ands	r3, r2
 800891a:	638b      	str	r3, [r1, #56]	; 0x38
}
 800891c:	bf00      	nop
 800891e:	370c      	adds	r7, #12
 8008920:	46bd      	mov	sp, r7
 8008922:	bc80      	pop	{r7}
 8008924:	4770      	bx	lr

08008926 <LL_APB1_GRP2_ReleaseReset>:
{
 8008926:	b480      	push	{r7}
 8008928:	b083      	sub	sp, #12
 800892a:	af00      	add	r7, sp, #0
 800892c:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(RCC->APB1RSTR2, Periphs);
 800892e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8008932:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8008934:	687b      	ldr	r3, [r7, #4]
 8008936:	43db      	mvns	r3, r3
 8008938:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 800893c:	4013      	ands	r3, r2
 800893e:	63cb      	str	r3, [r1, #60]	; 0x3c
}
 8008940:	bf00      	nop
 8008942:	370c      	adds	r7, #12
 8008944:	46bd      	mov	sp, r7
 8008946:	bc80      	pop	{r7}
 8008948:	4770      	bx	lr
	...

0800894c <HAL_LPTIM_Init>:
  *         LPTIM_InitTypeDef and initialize the associated handle.
  * @param  hlptim LPTIM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_LPTIM_Init(LPTIM_HandleTypeDef *hlptim)
{
 800894c:	b580      	push	{r7, lr}
 800894e:	b084      	sub	sp, #16
 8008950:	af00      	add	r7, sp, #0
 8008952:	6078      	str	r0, [r7, #4]
  uint32_t tmpcfgr;

  /* Check the LPTIM handle allocation */
  if (hlptim == NULL)
 8008954:	687b      	ldr	r3, [r7, #4]
 8008956:	2b00      	cmp	r3, #0
 8008958:	d101      	bne.n	800895e <HAL_LPTIM_Init+0x12>
  {
    return HAL_ERROR;
 800895a:	2301      	movs	r3, #1
 800895c:	e0a9      	b.n	8008ab2 <HAL_LPTIM_Init+0x166>
  assert_param(IS_LPTIM_OUTPUT_POLARITY(hlptim->Init.OutputPolarity));
  assert_param(IS_LPTIM_UPDATE_MODE(hlptim->Init.UpdateMode));
  assert_param(IS_LPTIM_COUNTER_SOURCE(hlptim->Init.CounterSource));
  assert_param(IS_LPTIM_REPETITION(hlptim->Init.RepetitionCounter));

  if (hlptim->State == HAL_LPTIM_STATE_RESET)
 800895e:	687b      	ldr	r3, [r7, #4]
 8008960:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 8008964:	b2db      	uxtb	r3, r3
 8008966:	2b00      	cmp	r3, #0
 8008968:	d106      	bne.n	8008978 <HAL_LPTIM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hlptim->Lock = HAL_UNLOCKED;
 800896a:	687b      	ldr	r3, [r7, #4]
 800896c:	2200      	movs	r2, #0
 800896e:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hlptim->MspInitCallback(hlptim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_LPTIM_MspInit(hlptim);
 8008972:	6878      	ldr	r0, [r7, #4]
 8008974:	f7fb fad0 	bl	8003f18 <HAL_LPTIM_MspInit>
#endif /* USE_HAL_LPTIM_REGISTER_CALLBACKS */
  }

  /* Change the LPTIM state */
  hlptim->State = HAL_LPTIM_STATE_BUSY;
 8008978:	687b      	ldr	r3, [r7, #4]
 800897a:	2202      	movs	r2, #2
 800897c:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

  /* Enable the Peripheral */
  __HAL_LPTIM_ENABLE(hlptim);
 8008980:	687b      	ldr	r3, [r7, #4]
 8008982:	681b      	ldr	r3, [r3, #0]
 8008984:	691a      	ldr	r2, [r3, #16]
 8008986:	687b      	ldr	r3, [r7, #4]
 8008988:	681b      	ldr	r3, [r3, #0]
 800898a:	f042 0201 	orr.w	r2, r2, #1
 800898e:	611a      	str	r2, [r3, #16]

  /* Clear flag */
  __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_REPOK);
 8008990:	687b      	ldr	r3, [r7, #4]
 8008992:	681b      	ldr	r3, [r3, #0]
 8008994:	f44f 7280 	mov.w	r2, #256	; 0x100
 8008998:	605a      	str	r2, [r3, #4]

  /* Set the repetition counter */
  __HAL_LPTIM_REPETITIONCOUNTER_SET(hlptim, hlptim->Init.RepetitionCounter);
 800899a:	687b      	ldr	r3, [r7, #4]
 800899c:	681b      	ldr	r3, [r3, #0]
 800899e:	687a      	ldr	r2, [r7, #4]
 80089a0:	6b52      	ldr	r2, [r2, #52]	; 0x34
 80089a2:	629a      	str	r2, [r3, #40]	; 0x28

  /* Wait for the completion of the write operation to the LPTIM_RCR register */
  if (LPTIM_WaitForFlag(hlptim, LPTIM_FLAG_REPOK) == HAL_TIMEOUT)
 80089a4:	f44f 7180 	mov.w	r1, #256	; 0x100
 80089a8:	6878      	ldr	r0, [r7, #4]
 80089aa:	f000 fac9 	bl	8008f40 <LPTIM_WaitForFlag>
 80089ae:	4603      	mov	r3, r0
 80089b0:	2b03      	cmp	r3, #3
 80089b2:	d101      	bne.n	80089b8 <HAL_LPTIM_Init+0x6c>
  {
    return HAL_TIMEOUT;
 80089b4:	2303      	movs	r3, #3
 80089b6:	e07c      	b.n	8008ab2 <HAL_LPTIM_Init+0x166>
  }

  /* Disable the Peripheral */
  __HAL_LPTIM_DISABLE(hlptim);
 80089b8:	6878      	ldr	r0, [r7, #4]
 80089ba:	f000 faf1 	bl	8008fa0 <LPTIM_Disable>

  if (HAL_LPTIM_GetState(hlptim) == HAL_LPTIM_STATE_TIMEOUT)
 80089be:	6878      	ldr	r0, [r7, #4]
 80089c0:	f000 fab0 	bl	8008f24 <HAL_LPTIM_GetState>
 80089c4:	4603      	mov	r3, r0
 80089c6:	2b03      	cmp	r3, #3
 80089c8:	d101      	bne.n	80089ce <HAL_LPTIM_Init+0x82>
  {
    return HAL_TIMEOUT;
 80089ca:	2303      	movs	r3, #3
 80089cc:	e071      	b.n	8008ab2 <HAL_LPTIM_Init+0x166>
  }


  /* Get the LPTIMx CFGR value */
  tmpcfgr = hlptim->Instance->CFGR;
 80089ce:	687b      	ldr	r3, [r7, #4]
 80089d0:	681b      	ldr	r3, [r3, #0]
 80089d2:	68db      	ldr	r3, [r3, #12]
 80089d4:	60fb      	str	r3, [r7, #12]

  if (hlptim->Init.Clock.Source == LPTIM_CLOCKSOURCE_ULPTIM)
 80089d6:	687b      	ldr	r3, [r7, #4]
 80089d8:	685b      	ldr	r3, [r3, #4]
 80089da:	2b01      	cmp	r3, #1
 80089dc:	d103      	bne.n	80089e6 <HAL_LPTIM_Init+0x9a>
  {
    tmpcfgr &= (uint32_t)(~(LPTIM_CFGR_CKPOL));
 80089de:	68fb      	ldr	r3, [r7, #12]
 80089e0:	f023 0306 	bic.w	r3, r3, #6
 80089e4:	60fb      	str	r3, [r7, #12]
  }
  if (hlptim->Init.Trigger.Source != LPTIM_TRIGSOURCE_SOFTWARE)
 80089e6:	687b      	ldr	r3, [r7, #4]
 80089e8:	695b      	ldr	r3, [r3, #20]
 80089ea:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80089ee:	4293      	cmp	r3, r2
 80089f0:	d003      	beq.n	80089fa <HAL_LPTIM_Init+0xae>
  {
    tmpcfgr &= (uint32_t)(~(LPTIM_CFGR_TRIGSEL));
 80089f2:	68fb      	ldr	r3, [r7, #12]
 80089f4:	f423 4360 	bic.w	r3, r3, #57344	; 0xe000
 80089f8:	60fb      	str	r3, [r7, #12]
  }
  if (hlptim->Init.Clock.Source == LPTIM_CLOCKSOURCE_APBCLOCK_LPOSC)
 80089fa:	687b      	ldr	r3, [r7, #4]
 80089fc:	685b      	ldr	r3, [r3, #4]
 80089fe:	2b00      	cmp	r3, #0
 8008a00:	d103      	bne.n	8008a0a <HAL_LPTIM_Init+0xbe>
  {
    tmpcfgr &= (uint32_t)(~(LPTIM_CFGR_TRGFLT | LPTIM_CFGR_CKFLT));
 8008a02:	68fb      	ldr	r3, [r7, #12]
 8008a04:	f023 03d8 	bic.w	r3, r3, #216	; 0xd8
 8008a08:	60fb      	str	r3, [r7, #12]
  }

  /* Clear CKSEL, CKPOL, PRESC, TRIGEN, TRGFLT, WAVPOL, PRELOAD & COUNTMODE bits */
  tmpcfgr &= (uint32_t)(~(LPTIM_CFGR_CKSEL | LPTIM_CFGR_CKPOL | LPTIM_CFGR_TRIGEN | LPTIM_CFGR_PRELOAD |
 8008a0a:	68fa      	ldr	r2, [r7, #12]
 8008a0c:	4b2b      	ldr	r3, [pc, #172]	; (8008abc <HAL_LPTIM_Init+0x170>)
 8008a0e:	4013      	ands	r3, r2
 8008a10:	60fb      	str	r3, [r7, #12]
                          LPTIM_CFGR_WAVPOL | LPTIM_CFGR_PRESC | LPTIM_CFGR_COUNTMODE));

  /* Set initialization parameters */
  tmpcfgr |= (hlptim->Init.Clock.Source    |
 8008a12:	687b      	ldr	r3, [r7, #4]
 8008a14:	685a      	ldr	r2, [r3, #4]
              hlptim->Init.Clock.Prescaler |
 8008a16:	687b      	ldr	r3, [r7, #4]
 8008a18:	689b      	ldr	r3, [r3, #8]
  tmpcfgr |= (hlptim->Init.Clock.Source    |
 8008a1a:	431a      	orrs	r2, r3
              hlptim->Init.OutputPolarity  |
 8008a1c:	687b      	ldr	r3, [r7, #4]
 8008a1e:	6a1b      	ldr	r3, [r3, #32]
              hlptim->Init.Clock.Prescaler |
 8008a20:	431a      	orrs	r2, r3
              hlptim->Init.UpdateMode      |
 8008a22:	687b      	ldr	r3, [r7, #4]
 8008a24:	6a5b      	ldr	r3, [r3, #36]	; 0x24
              hlptim->Init.OutputPolarity  |
 8008a26:	431a      	orrs	r2, r3
              hlptim->Init.CounterSource);
 8008a28:	687b      	ldr	r3, [r7, #4]
 8008a2a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
              hlptim->Init.UpdateMode      |
 8008a2c:	4313      	orrs	r3, r2
  tmpcfgr |= (hlptim->Init.Clock.Source    |
 8008a2e:	68fa      	ldr	r2, [r7, #12]
 8008a30:	4313      	orrs	r3, r2
 8008a32:	60fb      	str	r3, [r7, #12]

  /* Glitch filters for internal triggers and  external inputs are configured
   * only if an internal clock source is provided to the LPTIM
   */
  if (hlptim->Init.Clock.Source == LPTIM_CLOCKSOURCE_APBCLOCK_LPOSC)
 8008a34:	687b      	ldr	r3, [r7, #4]
 8008a36:	685b      	ldr	r3, [r3, #4]
 8008a38:	2b00      	cmp	r3, #0
 8008a3a:	d107      	bne.n	8008a4c <HAL_LPTIM_Init+0x100>
  {
    tmpcfgr |= (hlptim->Init.Trigger.SampleTime |
 8008a3c:	687b      	ldr	r3, [r7, #4]
 8008a3e:	69da      	ldr	r2, [r3, #28]
                hlptim->Init.UltraLowPowerClock.SampleTime);
 8008a40:	687b      	ldr	r3, [r7, #4]
 8008a42:	691b      	ldr	r3, [r3, #16]
    tmpcfgr |= (hlptim->Init.Trigger.SampleTime |
 8008a44:	4313      	orrs	r3, r2
 8008a46:	68fa      	ldr	r2, [r7, #12]
 8008a48:	4313      	orrs	r3, r2
 8008a4a:	60fb      	str	r3, [r7, #12]
  }

  /* Configure the active edge or edges used by the counter only if LPTIM is
   * clocked by an external clock source
   */
  if (hlptim->Init.Clock.Source == LPTIM_CLOCKSOURCE_ULPTIM)
 8008a4c:	687b      	ldr	r3, [r7, #4]
 8008a4e:	685b      	ldr	r3, [r3, #4]
 8008a50:	2b01      	cmp	r3, #1
 8008a52:	d104      	bne.n	8008a5e <HAL_LPTIM_Init+0x112>
  {
    tmpcfgr |= (hlptim->Init.UltraLowPowerClock.Polarity);
 8008a54:	687b      	ldr	r3, [r7, #4]
 8008a56:	68db      	ldr	r3, [r3, #12]
 8008a58:	68fa      	ldr	r2, [r7, #12]
 8008a5a:	4313      	orrs	r3, r2
 8008a5c:	60fb      	str	r3, [r7, #12]
  }

  if (hlptim->Init.Trigger.Source != LPTIM_TRIGSOURCE_SOFTWARE)
 8008a5e:	687b      	ldr	r3, [r7, #4]
 8008a60:	695b      	ldr	r3, [r3, #20]
 8008a62:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8008a66:	4293      	cmp	r3, r2
 8008a68:	d007      	beq.n	8008a7a <HAL_LPTIM_Init+0x12e>
  {
    /* Enable External trigger and set the trigger source */
    tmpcfgr |= (hlptim->Init.Trigger.Source |
 8008a6a:	687b      	ldr	r3, [r7, #4]
 8008a6c:	695a      	ldr	r2, [r3, #20]
                hlptim->Init.Trigger.ActiveEdge);
 8008a6e:	687b      	ldr	r3, [r7, #4]
 8008a70:	699b      	ldr	r3, [r3, #24]
    tmpcfgr |= (hlptim->Init.Trigger.Source |
 8008a72:	4313      	orrs	r3, r2
 8008a74:	68fa      	ldr	r2, [r7, #12]
 8008a76:	4313      	orrs	r3, r2
 8008a78:	60fb      	str	r3, [r7, #12]
  }

  /* Write to LPTIMx CFGR */
  hlptim->Instance->CFGR = tmpcfgr;
 8008a7a:	687b      	ldr	r3, [r7, #4]
 8008a7c:	681b      	ldr	r3, [r3, #0]
 8008a7e:	68fa      	ldr	r2, [r7, #12]
 8008a80:	60da      	str	r2, [r3, #12]

  /* Configure LPTIM input sources */
  if (hlptim->Instance == LPTIM1)
 8008a82:	687b      	ldr	r3, [r7, #4]
 8008a84:	681b      	ldr	r3, [r3, #0]
 8008a86:	4a0e      	ldr	r2, [pc, #56]	; (8008ac0 <HAL_LPTIM_Init+0x174>)
 8008a88:	4293      	cmp	r3, r2
 8008a8a:	d108      	bne.n	8008a9e <HAL_LPTIM_Init+0x152>
    /* Check LPTIM Input1 and Input2 sources */
    assert_param(IS_LPTIM_INPUT1_SOURCE(hlptim->Instance, hlptim->Init.Input1Source));
    assert_param(IS_LPTIM_INPUT2_SOURCE(hlptim->Instance, hlptim->Init.Input2Source));

    /* Configure LPTIM Input1 and Input2 sources */
    hlptim->Instance->OR = (hlptim->Init.Input1Source | hlptim->Init.Input2Source);
 8008a8c:	687b      	ldr	r3, [r7, #4]
 8008a8e:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8008a90:	687b      	ldr	r3, [r7, #4]
 8008a92:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8008a94:	687b      	ldr	r3, [r7, #4]
 8008a96:	681b      	ldr	r3, [r3, #0]
 8008a98:	430a      	orrs	r2, r1
 8008a9a:	621a      	str	r2, [r3, #32]
 8008a9c:	e004      	b.n	8008aa8 <HAL_LPTIM_Init+0x15c>
  {
    /* Check LPTIM2 and LPTIM3 Input1 source */
    assert_param(IS_LPTIM_INPUT1_SOURCE(hlptim->Instance, hlptim->Init.Input1Source));

    /* Configure LPTIM2 and LPTIM3 Input1 source */
    hlptim->Instance->OR = hlptim->Init.Input1Source;
 8008a9e:	687b      	ldr	r3, [r7, #4]
 8008aa0:	681b      	ldr	r3, [r3, #0]
 8008aa2:	687a      	ldr	r2, [r7, #4]
 8008aa4:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 8008aa6:	621a      	str	r2, [r3, #32]
  }

  /* Change the LPTIM state */
  hlptim->State = HAL_LPTIM_STATE_READY;
 8008aa8:	687b      	ldr	r3, [r7, #4]
 8008aaa:	2201      	movs	r2, #1
 8008aac:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

  /* Return function status */
  return HAL_OK;
 8008ab0:	2300      	movs	r3, #0
}
 8008ab2:	4618      	mov	r0, r3
 8008ab4:	3710      	adds	r7, #16
 8008ab6:	46bd      	mov	sp, r7
 8008ab8:	bd80      	pop	{r7, pc}
 8008aba:	bf00      	nop
 8008abc:	ff19f1f8 	.word	0xff19f1f8
 8008ac0:	40007c00 	.word	0x40007c00

08008ac4 <HAL_LPTIM_DeInit>:
  * @brief  DeInitialize the LPTIM peripheral.
  * @param  hlptim LPTIM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_LPTIM_DeInit(LPTIM_HandleTypeDef *hlptim)
{
 8008ac4:	b580      	push	{r7, lr}
 8008ac6:	b082      	sub	sp, #8
 8008ac8:	af00      	add	r7, sp, #0
 8008aca:	6078      	str	r0, [r7, #4]
  /* Check the LPTIM handle allocation */
  if (hlptim == NULL)
 8008acc:	687b      	ldr	r3, [r7, #4]
 8008ace:	2b00      	cmp	r3, #0
 8008ad0:	d101      	bne.n	8008ad6 <HAL_LPTIM_DeInit+0x12>
  {
    return HAL_ERROR;
 8008ad2:	2301      	movs	r3, #1
 8008ad4:	e01a      	b.n	8008b0c <HAL_LPTIM_DeInit+0x48>
  }

  /* Change the LPTIM state */
  hlptim->State = HAL_LPTIM_STATE_BUSY;
 8008ad6:	687b      	ldr	r3, [r7, #4]
 8008ad8:	2202      	movs	r2, #2
 8008ada:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

  /* Disable the LPTIM Peripheral Clock */
  __HAL_LPTIM_DISABLE(hlptim);
 8008ade:	6878      	ldr	r0, [r7, #4]
 8008ae0:	f000 fa5e 	bl	8008fa0 <LPTIM_Disable>

  if (HAL_LPTIM_GetState(hlptim) == HAL_LPTIM_STATE_TIMEOUT)
 8008ae4:	6878      	ldr	r0, [r7, #4]
 8008ae6:	f000 fa1d 	bl	8008f24 <HAL_LPTIM_GetState>
 8008aea:	4603      	mov	r3, r0
 8008aec:	2b03      	cmp	r3, #3
 8008aee:	d101      	bne.n	8008af4 <HAL_LPTIM_DeInit+0x30>
  {
    return HAL_TIMEOUT;
 8008af0:	2303      	movs	r3, #3
 8008af2:	e00b      	b.n	8008b0c <HAL_LPTIM_DeInit+0x48>

  /* DeInit the low level hardware: CLOCK, NVIC.*/
  hlptim->MspDeInitCallback(hlptim);
#else
  /* DeInit the low level hardware: CLOCK, NVIC.*/
  HAL_LPTIM_MspDeInit(hlptim);
 8008af4:	6878      	ldr	r0, [r7, #4]
 8008af6:	f7fb fa41 	bl	8003f7c <HAL_LPTIM_MspDeInit>
#endif /* USE_HAL_LPTIM_REGISTER_CALLBACKS */

  /* Change the LPTIM state */
  hlptim->State = HAL_LPTIM_STATE_RESET;
 8008afa:	687b      	ldr	r3, [r7, #4]
 8008afc:	2200      	movs	r2, #0
 8008afe:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

  /* Release Lock */
  __HAL_UNLOCK(hlptim);
 8008b02:	687b      	ldr	r3, [r7, #4]
 8008b04:	2200      	movs	r2, #0
 8008b06:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Return function status */
  return HAL_OK;
 8008b0a:	2300      	movs	r3, #0
}
 8008b0c:	4618      	mov	r0, r3
 8008b0e:	3708      	adds	r7, #8
 8008b10:	46bd      	mov	sp, r7
 8008b12:	bd80      	pop	{r7, pc}

08008b14 <HAL_LPTIM_PWM_Start_IT>:
  * @param  Pulse Specifies the compare value.
  *         This parameter must be a value between 0x0000 and 0xFFFF
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_LPTIM_PWM_Start_IT(LPTIM_HandleTypeDef *hlptim, uint32_t Period, uint32_t Pulse)
{
 8008b14:	b580      	push	{r7, lr}
 8008b16:	b084      	sub	sp, #16
 8008b18:	af00      	add	r7, sp, #0
 8008b1a:	60f8      	str	r0, [r7, #12]
 8008b1c:	60b9      	str	r1, [r7, #8]
 8008b1e:	607a      	str	r2, [r7, #4]
  assert_param(IS_LPTIM_INSTANCE(hlptim->Instance));
  assert_param(IS_LPTIM_PERIOD(Period));
  assert_param(IS_LPTIM_PULSE(Pulse));

  /* Set the LPTIM state */
  hlptim->State = HAL_LPTIM_STATE_BUSY;
 8008b20:	68fb      	ldr	r3, [r7, #12]
 8008b22:	2202      	movs	r2, #2
 8008b24:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

  /* Reset WAVE bit to set PWM mode */
  hlptim->Instance->CFGR &= ~LPTIM_CFGR_WAVE;
 8008b28:	68fb      	ldr	r3, [r7, #12]
 8008b2a:	681b      	ldr	r3, [r3, #0]
 8008b2c:	68da      	ldr	r2, [r3, #12]
 8008b2e:	68fb      	ldr	r3, [r7, #12]
 8008b30:	681b      	ldr	r3, [r3, #0]
 8008b32:	f422 1280 	bic.w	r2, r2, #1048576	; 0x100000
 8008b36:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral */
  __HAL_LPTIM_ENABLE(hlptim);
 8008b38:	68fb      	ldr	r3, [r7, #12]
 8008b3a:	681b      	ldr	r3, [r3, #0]
 8008b3c:	691a      	ldr	r2, [r3, #16]
 8008b3e:	68fb      	ldr	r3, [r7, #12]
 8008b40:	681b      	ldr	r3, [r3, #0]
 8008b42:	f042 0201 	orr.w	r2, r2, #1
 8008b46:	611a      	str	r2, [r3, #16]

  /* Clear flag */
  __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_ARROK);
 8008b48:	68fb      	ldr	r3, [r7, #12]
 8008b4a:	681b      	ldr	r3, [r3, #0]
 8008b4c:	2210      	movs	r2, #16
 8008b4e:	605a      	str	r2, [r3, #4]

  /* Load the period value in the autoreload register */
  __HAL_LPTIM_AUTORELOAD_SET(hlptim, Period);
 8008b50:	68fb      	ldr	r3, [r7, #12]
 8008b52:	681b      	ldr	r3, [r3, #0]
 8008b54:	68ba      	ldr	r2, [r7, #8]
 8008b56:	619a      	str	r2, [r3, #24]

  /* Wait for the completion of the write operation to the LPTIM_ARR register */
  if (LPTIM_WaitForFlag(hlptim, LPTIM_FLAG_ARROK) == HAL_TIMEOUT)
 8008b58:	2110      	movs	r1, #16
 8008b5a:	68f8      	ldr	r0, [r7, #12]
 8008b5c:	f000 f9f0 	bl	8008f40 <LPTIM_WaitForFlag>
 8008b60:	4603      	mov	r3, r0
 8008b62:	2b03      	cmp	r3, #3
 8008b64:	d101      	bne.n	8008b6a <HAL_LPTIM_PWM_Start_IT+0x56>
  {
    return HAL_TIMEOUT;
 8008b66:	2303      	movs	r3, #3
 8008b68:	e06e      	b.n	8008c48 <HAL_LPTIM_PWM_Start_IT+0x134>
  }

  /* Clear flag */
  __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_CMPOK);
 8008b6a:	68fb      	ldr	r3, [r7, #12]
 8008b6c:	681b      	ldr	r3, [r3, #0]
 8008b6e:	2208      	movs	r2, #8
 8008b70:	605a      	str	r2, [r3, #4]

  /* Load the pulse value in the compare register */
  __HAL_LPTIM_COMPARE_SET(hlptim, Pulse);
 8008b72:	68fb      	ldr	r3, [r7, #12]
 8008b74:	681b      	ldr	r3, [r3, #0]
 8008b76:	687a      	ldr	r2, [r7, #4]
 8008b78:	615a      	str	r2, [r3, #20]

  /* Wait for the completion of the write operation to the LPTIM_CMP register */
  if (LPTIM_WaitForFlag(hlptim, LPTIM_FLAG_CMPOK) == HAL_TIMEOUT)
 8008b7a:	2108      	movs	r1, #8
 8008b7c:	68f8      	ldr	r0, [r7, #12]
 8008b7e:	f000 f9df 	bl	8008f40 <LPTIM_WaitForFlag>
 8008b82:	4603      	mov	r3, r0
 8008b84:	2b03      	cmp	r3, #3
 8008b86:	d101      	bne.n	8008b8c <HAL_LPTIM_PWM_Start_IT+0x78>
  {
    return HAL_TIMEOUT;
 8008b88:	2303      	movs	r3, #3
 8008b8a:	e05d      	b.n	8008c48 <HAL_LPTIM_PWM_Start_IT+0x134>
  }

  /* Disable the Peripheral */
  __HAL_LPTIM_DISABLE(hlptim);
 8008b8c:	68f8      	ldr	r0, [r7, #12]
 8008b8e:	f000 fa07 	bl	8008fa0 <LPTIM_Disable>

  if (HAL_LPTIM_GetState(hlptim) == HAL_LPTIM_STATE_TIMEOUT)
 8008b92:	68f8      	ldr	r0, [r7, #12]
 8008b94:	f000 f9c6 	bl	8008f24 <HAL_LPTIM_GetState>
 8008b98:	4603      	mov	r3, r0
 8008b9a:	2b03      	cmp	r3, #3
 8008b9c:	d101      	bne.n	8008ba2 <HAL_LPTIM_PWM_Start_IT+0x8e>
  {
    return HAL_TIMEOUT;
 8008b9e:	2303      	movs	r3, #3
 8008ba0:	e052      	b.n	8008c48 <HAL_LPTIM_PWM_Start_IT+0x134>
  }

  /* Enable Autoreload write complete interrupt */
  __HAL_LPTIM_ENABLE_IT(hlptim, LPTIM_IT_ARROK);
 8008ba2:	68fb      	ldr	r3, [r7, #12]
 8008ba4:	681b      	ldr	r3, [r3, #0]
 8008ba6:	689a      	ldr	r2, [r3, #8]
 8008ba8:	68fb      	ldr	r3, [r7, #12]
 8008baa:	681b      	ldr	r3, [r3, #0]
 8008bac:	f042 0210 	orr.w	r2, r2, #16
 8008bb0:	609a      	str	r2, [r3, #8]

  /* Enable Compare write complete interrupt */
  __HAL_LPTIM_ENABLE_IT(hlptim, LPTIM_IT_CMPOK);
 8008bb2:	68fb      	ldr	r3, [r7, #12]
 8008bb4:	681b      	ldr	r3, [r3, #0]
 8008bb6:	689a      	ldr	r2, [r3, #8]
 8008bb8:	68fb      	ldr	r3, [r7, #12]
 8008bba:	681b      	ldr	r3, [r3, #0]
 8008bbc:	f042 0208 	orr.w	r2, r2, #8
 8008bc0:	609a      	str	r2, [r3, #8]

  /* Enable Autoreload match interrupt */
  __HAL_LPTIM_ENABLE_IT(hlptim, LPTIM_IT_ARRM);
 8008bc2:	68fb      	ldr	r3, [r7, #12]
 8008bc4:	681b      	ldr	r3, [r3, #0]
 8008bc6:	689a      	ldr	r2, [r3, #8]
 8008bc8:	68fb      	ldr	r3, [r7, #12]
 8008bca:	681b      	ldr	r3, [r3, #0]
 8008bcc:	f042 0202 	orr.w	r2, r2, #2
 8008bd0:	609a      	str	r2, [r3, #8]

  /* Enable Compare match interrupt */
  __HAL_LPTIM_ENABLE_IT(hlptim, LPTIM_IT_CMPM);
 8008bd2:	68fb      	ldr	r3, [r7, #12]
 8008bd4:	681b      	ldr	r3, [r3, #0]
 8008bd6:	689a      	ldr	r2, [r3, #8]
 8008bd8:	68fb      	ldr	r3, [r7, #12]
 8008bda:	681b      	ldr	r3, [r3, #0]
 8008bdc:	f042 0201 	orr.w	r2, r2, #1
 8008be0:	609a      	str	r2, [r3, #8]

  /* If external trigger source is used, then enable external trigger interrupt */
  if ((hlptim->Init.Trigger.Source) != LPTIM_TRIGSOURCE_SOFTWARE)
 8008be2:	68fb      	ldr	r3, [r7, #12]
 8008be4:	695b      	ldr	r3, [r3, #20]
 8008be6:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8008bea:	4293      	cmp	r3, r2
 8008bec:	d007      	beq.n	8008bfe <HAL_LPTIM_PWM_Start_IT+0xea>
  {
    /* Enable external trigger interrupt */
    __HAL_LPTIM_ENABLE_IT(hlptim, LPTIM_IT_EXTTRIG);
 8008bee:	68fb      	ldr	r3, [r7, #12]
 8008bf0:	681b      	ldr	r3, [r3, #0]
 8008bf2:	689a      	ldr	r2, [r3, #8]
 8008bf4:	68fb      	ldr	r3, [r7, #12]
 8008bf6:	681b      	ldr	r3, [r3, #0]
 8008bf8:	f042 0204 	orr.w	r2, r2, #4
 8008bfc:	609a      	str	r2, [r3, #8]
  }

  /* Enable Rep Update Ok interrupt */
  __HAL_LPTIM_ENABLE_IT(hlptim, LPTIM_IT_REPOK);
 8008bfe:	68fb      	ldr	r3, [r7, #12]
 8008c00:	681b      	ldr	r3, [r3, #0]
 8008c02:	689a      	ldr	r2, [r3, #8]
 8008c04:	68fb      	ldr	r3, [r7, #12]
 8008c06:	681b      	ldr	r3, [r3, #0]
 8008c08:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8008c0c:	609a      	str	r2, [r3, #8]

  /* Enable Update Event interrupt */
  __HAL_LPTIM_ENABLE_IT(hlptim, LPTIM_IT_UPDATE);
 8008c0e:	68fb      	ldr	r3, [r7, #12]
 8008c10:	681b      	ldr	r3, [r3, #0]
 8008c12:	689a      	ldr	r2, [r3, #8]
 8008c14:	68fb      	ldr	r3, [r7, #12]
 8008c16:	681b      	ldr	r3, [r3, #0]
 8008c18:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8008c1c:	609a      	str	r2, [r3, #8]

  /* Enable the Peripheral */
  __HAL_LPTIM_ENABLE(hlptim);
 8008c1e:	68fb      	ldr	r3, [r7, #12]
 8008c20:	681b      	ldr	r3, [r3, #0]
 8008c22:	691a      	ldr	r2, [r3, #16]
 8008c24:	68fb      	ldr	r3, [r7, #12]
 8008c26:	681b      	ldr	r3, [r3, #0]
 8008c28:	f042 0201 	orr.w	r2, r2, #1
 8008c2c:	611a      	str	r2, [r3, #16]

  /* Start timer in continuous mode */
  __HAL_LPTIM_START_CONTINUOUS(hlptim);
 8008c2e:	68fb      	ldr	r3, [r7, #12]
 8008c30:	681b      	ldr	r3, [r3, #0]
 8008c32:	691a      	ldr	r2, [r3, #16]
 8008c34:	68fb      	ldr	r3, [r7, #12]
 8008c36:	681b      	ldr	r3, [r3, #0]
 8008c38:	f042 0204 	orr.w	r2, r2, #4
 8008c3c:	611a      	str	r2, [r3, #16]

  /* Change the TIM state*/
  hlptim->State = HAL_LPTIM_STATE_READY;
 8008c3e:	68fb      	ldr	r3, [r7, #12]
 8008c40:	2201      	movs	r2, #1
 8008c42:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

  /* Return function status */
  return HAL_OK;
 8008c46:	2300      	movs	r3, #0
}
 8008c48:	4618      	mov	r0, r3
 8008c4a:	3710      	adds	r7, #16
 8008c4c:	46bd      	mov	sp, r7
 8008c4e:	bd80      	pop	{r7, pc}

08008c50 <HAL_LPTIM_PWM_Stop_IT>:
  * @brief  Stop the LPTIM PWM generation in interrupt mode.
  * @param  hlptim LPTIM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_LPTIM_PWM_Stop_IT(LPTIM_HandleTypeDef *hlptim)
{
 8008c50:	b580      	push	{r7, lr}
 8008c52:	b082      	sub	sp, #8
 8008c54:	af00      	add	r7, sp, #0
 8008c56:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_LPTIM_INSTANCE(hlptim->Instance));

  /* Set the LPTIM state */
  hlptim->State = HAL_LPTIM_STATE_BUSY;
 8008c58:	687b      	ldr	r3, [r7, #4]
 8008c5a:	2202      	movs	r2, #2
 8008c5c:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

  /* Disable the Peripheral */
  __HAL_LPTIM_DISABLE(hlptim);
 8008c60:	6878      	ldr	r0, [r7, #4]
 8008c62:	f000 f99d 	bl	8008fa0 <LPTIM_Disable>

  if (HAL_LPTIM_GetState(hlptim) == HAL_LPTIM_STATE_TIMEOUT)
 8008c66:	6878      	ldr	r0, [r7, #4]
 8008c68:	f000 f95c 	bl	8008f24 <HAL_LPTIM_GetState>
 8008c6c:	4603      	mov	r3, r0
 8008c6e:	2b03      	cmp	r3, #3
 8008c70:	d101      	bne.n	8008c76 <HAL_LPTIM_PWM_Stop_IT+0x26>
  {
    return HAL_TIMEOUT;
 8008c72:	2303      	movs	r3, #3
 8008c74:	e042      	b.n	8008cfc <HAL_LPTIM_PWM_Stop_IT+0xac>
  }

  /* Disable Autoreload write complete interrupt */
  __HAL_LPTIM_DISABLE_IT(hlptim, LPTIM_IT_ARROK);
 8008c76:	687b      	ldr	r3, [r7, #4]
 8008c78:	681b      	ldr	r3, [r3, #0]
 8008c7a:	689a      	ldr	r2, [r3, #8]
 8008c7c:	687b      	ldr	r3, [r7, #4]
 8008c7e:	681b      	ldr	r3, [r3, #0]
 8008c80:	f022 0210 	bic.w	r2, r2, #16
 8008c84:	609a      	str	r2, [r3, #8]

  /* Disable Compare write complete interrupt */
  __HAL_LPTIM_DISABLE_IT(hlptim, LPTIM_IT_CMPOK);
 8008c86:	687b      	ldr	r3, [r7, #4]
 8008c88:	681b      	ldr	r3, [r3, #0]
 8008c8a:	689a      	ldr	r2, [r3, #8]
 8008c8c:	687b      	ldr	r3, [r7, #4]
 8008c8e:	681b      	ldr	r3, [r3, #0]
 8008c90:	f022 0208 	bic.w	r2, r2, #8
 8008c94:	609a      	str	r2, [r3, #8]

  /* Disable Autoreload match interrupt */
  __HAL_LPTIM_DISABLE_IT(hlptim, LPTIM_IT_ARRM);
 8008c96:	687b      	ldr	r3, [r7, #4]
 8008c98:	681b      	ldr	r3, [r3, #0]
 8008c9a:	689a      	ldr	r2, [r3, #8]
 8008c9c:	687b      	ldr	r3, [r7, #4]
 8008c9e:	681b      	ldr	r3, [r3, #0]
 8008ca0:	f022 0202 	bic.w	r2, r2, #2
 8008ca4:	609a      	str	r2, [r3, #8]

  /* Disable Compare match interrupt */
  __HAL_LPTIM_DISABLE_IT(hlptim, LPTIM_IT_CMPM);
 8008ca6:	687b      	ldr	r3, [r7, #4]
 8008ca8:	681b      	ldr	r3, [r3, #0]
 8008caa:	689a      	ldr	r2, [r3, #8]
 8008cac:	687b      	ldr	r3, [r7, #4]
 8008cae:	681b      	ldr	r3, [r3, #0]
 8008cb0:	f022 0201 	bic.w	r2, r2, #1
 8008cb4:	609a      	str	r2, [r3, #8]

  /* If external trigger source is used, then disable external trigger interrupt */
  if ((hlptim->Init.Trigger.Source) != LPTIM_TRIGSOURCE_SOFTWARE)
 8008cb6:	687b      	ldr	r3, [r7, #4]
 8008cb8:	695b      	ldr	r3, [r3, #20]
 8008cba:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8008cbe:	4293      	cmp	r3, r2
 8008cc0:	d007      	beq.n	8008cd2 <HAL_LPTIM_PWM_Stop_IT+0x82>
  {
    /* Disable external trigger interrupt */
    __HAL_LPTIM_DISABLE_IT(hlptim, LPTIM_IT_EXTTRIG);
 8008cc2:	687b      	ldr	r3, [r7, #4]
 8008cc4:	681b      	ldr	r3, [r3, #0]
 8008cc6:	689a      	ldr	r2, [r3, #8]
 8008cc8:	687b      	ldr	r3, [r7, #4]
 8008cca:	681b      	ldr	r3, [r3, #0]
 8008ccc:	f022 0204 	bic.w	r2, r2, #4
 8008cd0:	609a      	str	r2, [r3, #8]
  }

  /* Enable Rep Update Ok interrupt */
  __HAL_LPTIM_DISABLE_IT(hlptim, LPTIM_IT_REPOK);
 8008cd2:	687b      	ldr	r3, [r7, #4]
 8008cd4:	681b      	ldr	r3, [r3, #0]
 8008cd6:	689a      	ldr	r2, [r3, #8]
 8008cd8:	687b      	ldr	r3, [r7, #4]
 8008cda:	681b      	ldr	r3, [r3, #0]
 8008cdc:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8008ce0:	609a      	str	r2, [r3, #8]

  /* Enable Update Event interrupt */
  __HAL_LPTIM_DISABLE_IT(hlptim, LPTIM_IT_UPDATE);
 8008ce2:	687b      	ldr	r3, [r7, #4]
 8008ce4:	681b      	ldr	r3, [r3, #0]
 8008ce6:	689a      	ldr	r2, [r3, #8]
 8008ce8:	687b      	ldr	r3, [r7, #4]
 8008cea:	681b      	ldr	r3, [r3, #0]
 8008cec:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8008cf0:	609a      	str	r2, [r3, #8]

  /* Change the TIM state*/
  hlptim->State = HAL_LPTIM_STATE_READY;
 8008cf2:	687b      	ldr	r3, [r7, #4]
 8008cf4:	2201      	movs	r2, #1
 8008cf6:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

  /* Return function status */
  return HAL_OK;
 8008cfa:	2300      	movs	r3, #0
}
 8008cfc:	4618      	mov	r0, r3
 8008cfe:	3708      	adds	r7, #8
 8008d00:	46bd      	mov	sp, r7
 8008d02:	bd80      	pop	{r7, pc}

08008d04 <HAL_LPTIM_IRQHandler>:
  * @brief  Handle LPTIM interrupt request.
  * @param  hlptim LPTIM handle
  * @retval None
  */
void HAL_LPTIM_IRQHandler(LPTIM_HandleTypeDef *hlptim)
{
 8008d04:	b580      	push	{r7, lr}
 8008d06:	b082      	sub	sp, #8
 8008d08:	af00      	add	r7, sp, #0
 8008d0a:	6078      	str	r0, [r7, #4]
  /* Compare match interrupt */
  if (__HAL_LPTIM_GET_FLAG(hlptim, LPTIM_FLAG_CMPM) != RESET)
 8008d0c:	687b      	ldr	r3, [r7, #4]
 8008d0e:	681b      	ldr	r3, [r3, #0]
 8008d10:	681b      	ldr	r3, [r3, #0]
 8008d12:	f003 0301 	and.w	r3, r3, #1
 8008d16:	2b01      	cmp	r3, #1
 8008d18:	d10d      	bne.n	8008d36 <HAL_LPTIM_IRQHandler+0x32>
  {
    if (__HAL_LPTIM_GET_IT_SOURCE(hlptim, LPTIM_IT_CMPM) != RESET)
 8008d1a:	687b      	ldr	r3, [r7, #4]
 8008d1c:	681b      	ldr	r3, [r3, #0]
 8008d1e:	689b      	ldr	r3, [r3, #8]
 8008d20:	f003 0301 	and.w	r3, r3, #1
 8008d24:	2b01      	cmp	r3, #1
 8008d26:	d106      	bne.n	8008d36 <HAL_LPTIM_IRQHandler+0x32>
    {
      /* Clear Compare match flag */
      __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_CMPM);
 8008d28:	687b      	ldr	r3, [r7, #4]
 8008d2a:	681b      	ldr	r3, [r3, #0]
 8008d2c:	2201      	movs	r2, #1
 8008d2e:	605a      	str	r2, [r3, #4]

      /* Compare match Callback */
#if (USE_HAL_LPTIM_REGISTER_CALLBACKS == 1)
      hlptim->CompareMatchCallback(hlptim);
#else
      HAL_LPTIM_CompareMatchCallback(hlptim);
 8008d30:	6878      	ldr	r0, [r7, #4]
 8008d32:	f000 f8af 	bl	8008e94 <HAL_LPTIM_CompareMatchCallback>
#endif /* USE_HAL_LPTIM_REGISTER_CALLBACKS */
    }
  }

  /* Autoreload match interrupt */
  if (__HAL_LPTIM_GET_FLAG(hlptim, LPTIM_FLAG_ARRM) != RESET)
 8008d36:	687b      	ldr	r3, [r7, #4]
 8008d38:	681b      	ldr	r3, [r3, #0]
 8008d3a:	681b      	ldr	r3, [r3, #0]
 8008d3c:	f003 0302 	and.w	r3, r3, #2
 8008d40:	2b02      	cmp	r3, #2
 8008d42:	d10d      	bne.n	8008d60 <HAL_LPTIM_IRQHandler+0x5c>
  {
    if (__HAL_LPTIM_GET_IT_SOURCE(hlptim, LPTIM_IT_ARRM) != RESET)
 8008d44:	687b      	ldr	r3, [r7, #4]
 8008d46:	681b      	ldr	r3, [r3, #0]
 8008d48:	689b      	ldr	r3, [r3, #8]
 8008d4a:	f003 0302 	and.w	r3, r3, #2
 8008d4e:	2b02      	cmp	r3, #2
 8008d50:	d106      	bne.n	8008d60 <HAL_LPTIM_IRQHandler+0x5c>
    {
      /* Clear Autoreload match flag */
      __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_ARRM);
 8008d52:	687b      	ldr	r3, [r7, #4]
 8008d54:	681b      	ldr	r3, [r3, #0]
 8008d56:	2202      	movs	r2, #2
 8008d58:	605a      	str	r2, [r3, #4]

      /* Autoreload match Callback */
#if (USE_HAL_LPTIM_REGISTER_CALLBACKS == 1)
      hlptim->AutoReloadMatchCallback(hlptim);
#else
      HAL_LPTIM_AutoReloadMatchCallback(hlptim);
 8008d5a:	6878      	ldr	r0, [r7, #4]
 8008d5c:	f7fc fdb4 	bl	80058c8 <HAL_LPTIM_AutoReloadMatchCallback>
#endif /* USE_HAL_LPTIM_REGISTER_CALLBACKS */
    }
  }

  /* Trigger detected interrupt */
  if (__HAL_LPTIM_GET_FLAG(hlptim, LPTIM_FLAG_EXTTRIG) != RESET)
 8008d60:	687b      	ldr	r3, [r7, #4]
 8008d62:	681b      	ldr	r3, [r3, #0]
 8008d64:	681b      	ldr	r3, [r3, #0]
 8008d66:	f003 0304 	and.w	r3, r3, #4
 8008d6a:	2b04      	cmp	r3, #4
 8008d6c:	d10d      	bne.n	8008d8a <HAL_LPTIM_IRQHandler+0x86>
  {
    if (__HAL_LPTIM_GET_IT_SOURCE(hlptim, LPTIM_IT_EXTTRIG) != RESET)
 8008d6e:	687b      	ldr	r3, [r7, #4]
 8008d70:	681b      	ldr	r3, [r3, #0]
 8008d72:	689b      	ldr	r3, [r3, #8]
 8008d74:	f003 0304 	and.w	r3, r3, #4
 8008d78:	2b04      	cmp	r3, #4
 8008d7a:	d106      	bne.n	8008d8a <HAL_LPTIM_IRQHandler+0x86>
    {
      /* Clear Trigger detected flag */
      __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_EXTTRIG);
 8008d7c:	687b      	ldr	r3, [r7, #4]
 8008d7e:	681b      	ldr	r3, [r3, #0]
 8008d80:	2204      	movs	r2, #4
 8008d82:	605a      	str	r2, [r3, #4]

      /* Trigger detected callback */
#if (USE_HAL_LPTIM_REGISTER_CALLBACKS == 1)
      hlptim->TriggerCallback(hlptim);
#else
      HAL_LPTIM_TriggerCallback(hlptim);
 8008d84:	6878      	ldr	r0, [r7, #4]
 8008d86:	f000 f88e 	bl	8008ea6 <HAL_LPTIM_TriggerCallback>
#endif /* USE_HAL_LPTIM_REGISTER_CALLBACKS */
    }
  }

  /* Compare write interrupt */
  if (__HAL_LPTIM_GET_FLAG(hlptim, LPTIM_FLAG_CMPOK) != RESET)
 8008d8a:	687b      	ldr	r3, [r7, #4]
 8008d8c:	681b      	ldr	r3, [r3, #0]
 8008d8e:	681b      	ldr	r3, [r3, #0]
 8008d90:	f003 0308 	and.w	r3, r3, #8
 8008d94:	2b08      	cmp	r3, #8
 8008d96:	d10d      	bne.n	8008db4 <HAL_LPTIM_IRQHandler+0xb0>
  {
    if (__HAL_LPTIM_GET_IT_SOURCE(hlptim, LPTIM_IT_CMPOK) != RESET)
 8008d98:	687b      	ldr	r3, [r7, #4]
 8008d9a:	681b      	ldr	r3, [r3, #0]
 8008d9c:	689b      	ldr	r3, [r3, #8]
 8008d9e:	f003 0308 	and.w	r3, r3, #8
 8008da2:	2b08      	cmp	r3, #8
 8008da4:	d106      	bne.n	8008db4 <HAL_LPTIM_IRQHandler+0xb0>
    {
      /* Clear Compare write flag */
      __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_CMPOK);
 8008da6:	687b      	ldr	r3, [r7, #4]
 8008da8:	681b      	ldr	r3, [r3, #0]
 8008daa:	2208      	movs	r2, #8
 8008dac:	605a      	str	r2, [r3, #4]

      /* Compare write Callback */
#if (USE_HAL_LPTIM_REGISTER_CALLBACKS == 1)
      hlptim->CompareWriteCallback(hlptim);
#else
      HAL_LPTIM_CompareWriteCallback(hlptim);
 8008dae:	6878      	ldr	r0, [r7, #4]
 8008db0:	f000 f882 	bl	8008eb8 <HAL_LPTIM_CompareWriteCallback>
#endif /* USE_HAL_LPTIM_REGISTER_CALLBACKS */
    }
  }

  /* Autoreload write interrupt */
  if (__HAL_LPTIM_GET_FLAG(hlptim, LPTIM_FLAG_ARROK) != RESET)
 8008db4:	687b      	ldr	r3, [r7, #4]
 8008db6:	681b      	ldr	r3, [r3, #0]
 8008db8:	681b      	ldr	r3, [r3, #0]
 8008dba:	f003 0310 	and.w	r3, r3, #16
 8008dbe:	2b10      	cmp	r3, #16
 8008dc0:	d10d      	bne.n	8008dde <HAL_LPTIM_IRQHandler+0xda>
  {
    if (__HAL_LPTIM_GET_IT_SOURCE(hlptim, LPTIM_IT_ARROK) != RESET)
 8008dc2:	687b      	ldr	r3, [r7, #4]
 8008dc4:	681b      	ldr	r3, [r3, #0]
 8008dc6:	689b      	ldr	r3, [r3, #8]
 8008dc8:	f003 0310 	and.w	r3, r3, #16
 8008dcc:	2b10      	cmp	r3, #16
 8008dce:	d106      	bne.n	8008dde <HAL_LPTIM_IRQHandler+0xda>
    {
      /* Clear Autoreload write flag */
      __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_ARROK);
 8008dd0:	687b      	ldr	r3, [r7, #4]
 8008dd2:	681b      	ldr	r3, [r3, #0]
 8008dd4:	2210      	movs	r2, #16
 8008dd6:	605a      	str	r2, [r3, #4]

      /* Autoreload write Callback */
#if (USE_HAL_LPTIM_REGISTER_CALLBACKS == 1)
      hlptim->AutoReloadWriteCallback(hlptim);
#else
      HAL_LPTIM_AutoReloadWriteCallback(hlptim);
 8008dd8:	6878      	ldr	r0, [r7, #4]
 8008dda:	f000 f876 	bl	8008eca <HAL_LPTIM_AutoReloadWriteCallback>
#endif /* USE_HAL_LPTIM_REGISTER_CALLBACKS */
    }
  }

  /* Direction counter changed from Down to Up interrupt */
  if (__HAL_LPTIM_GET_FLAG(hlptim, LPTIM_FLAG_UP) != RESET)
 8008dde:	687b      	ldr	r3, [r7, #4]
 8008de0:	681b      	ldr	r3, [r3, #0]
 8008de2:	681b      	ldr	r3, [r3, #0]
 8008de4:	f003 0320 	and.w	r3, r3, #32
 8008de8:	2b20      	cmp	r3, #32
 8008dea:	d10d      	bne.n	8008e08 <HAL_LPTIM_IRQHandler+0x104>
  {
    if (__HAL_LPTIM_GET_IT_SOURCE(hlptim, LPTIM_IT_UP) != RESET)
 8008dec:	687b      	ldr	r3, [r7, #4]
 8008dee:	681b      	ldr	r3, [r3, #0]
 8008df0:	689b      	ldr	r3, [r3, #8]
 8008df2:	f003 0320 	and.w	r3, r3, #32
 8008df6:	2b20      	cmp	r3, #32
 8008df8:	d106      	bne.n	8008e08 <HAL_LPTIM_IRQHandler+0x104>
    {
      /* Clear Direction counter changed from Down to Up flag */
      __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_UP);
 8008dfa:	687b      	ldr	r3, [r7, #4]
 8008dfc:	681b      	ldr	r3, [r3, #0]
 8008dfe:	2220      	movs	r2, #32
 8008e00:	605a      	str	r2, [r3, #4]

      /* Direction counter changed from Down to Up Callback */
#if (USE_HAL_LPTIM_REGISTER_CALLBACKS == 1)
      hlptim->DirectionUpCallback(hlptim);
#else
      HAL_LPTIM_DirectionUpCallback(hlptim);
 8008e02:	6878      	ldr	r0, [r7, #4]
 8008e04:	f000 f86a 	bl	8008edc <HAL_LPTIM_DirectionUpCallback>
#endif /* USE_HAL_LPTIM_REGISTER_CALLBACKS */
    }
  }

  /* Direction counter changed from Up to Down interrupt */
  if (__HAL_LPTIM_GET_FLAG(hlptim, LPTIM_FLAG_DOWN) != RESET)
 8008e08:	687b      	ldr	r3, [r7, #4]
 8008e0a:	681b      	ldr	r3, [r3, #0]
 8008e0c:	681b      	ldr	r3, [r3, #0]
 8008e0e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008e12:	2b40      	cmp	r3, #64	; 0x40
 8008e14:	d10d      	bne.n	8008e32 <HAL_LPTIM_IRQHandler+0x12e>
  {
    if (__HAL_LPTIM_GET_IT_SOURCE(hlptim, LPTIM_IT_DOWN) != RESET)
 8008e16:	687b      	ldr	r3, [r7, #4]
 8008e18:	681b      	ldr	r3, [r3, #0]
 8008e1a:	689b      	ldr	r3, [r3, #8]
 8008e1c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008e20:	2b40      	cmp	r3, #64	; 0x40
 8008e22:	d106      	bne.n	8008e32 <HAL_LPTIM_IRQHandler+0x12e>
    {
      /* Clear Direction counter changed from Up to Down flag */
      __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_DOWN);
 8008e24:	687b      	ldr	r3, [r7, #4]
 8008e26:	681b      	ldr	r3, [r3, #0]
 8008e28:	2240      	movs	r2, #64	; 0x40
 8008e2a:	605a      	str	r2, [r3, #4]

      /* Direction counter changed from Up to Down Callback */
#if (USE_HAL_LPTIM_REGISTER_CALLBACKS == 1)
      hlptim->DirectionDownCallback(hlptim);
#else
      HAL_LPTIM_DirectionDownCallback(hlptim);
 8008e2c:	6878      	ldr	r0, [r7, #4]
 8008e2e:	f000 f85e 	bl	8008eee <HAL_LPTIM_DirectionDownCallback>
    }
  }

  /* Repetition counter underflowed (or contains zero) and the LPTIM counter
     overflowed */
  if (__HAL_LPTIM_GET_FLAG(hlptim, LPTIM_FLAG_UPDATE) != RESET)
 8008e32:	687b      	ldr	r3, [r7, #4]
 8008e34:	681b      	ldr	r3, [r3, #0]
 8008e36:	681b      	ldr	r3, [r3, #0]
 8008e38:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008e3c:	2b80      	cmp	r3, #128	; 0x80
 8008e3e:	d10d      	bne.n	8008e5c <HAL_LPTIM_IRQHandler+0x158>
  {
    if (__HAL_LPTIM_GET_IT_SOURCE(hlptim, LPTIM_IT_UPDATE) != RESET)
 8008e40:	687b      	ldr	r3, [r7, #4]
 8008e42:	681b      	ldr	r3, [r3, #0]
 8008e44:	689b      	ldr	r3, [r3, #8]
 8008e46:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008e4a:	2b80      	cmp	r3, #128	; 0x80
 8008e4c:	d106      	bne.n	8008e5c <HAL_LPTIM_IRQHandler+0x158>
    {
      /* Clear update event flag */
      __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_UPDATE);
 8008e4e:	687b      	ldr	r3, [r7, #4]
 8008e50:	681b      	ldr	r3, [r3, #0]
 8008e52:	2280      	movs	r2, #128	; 0x80
 8008e54:	605a      	str	r2, [r3, #4]

      /* Update event Callback */
#if (USE_HAL_LPTIM_REGISTER_CALLBACKS == 1)
      hlptim->UpdateEventCallback(hlptim);
#else
      HAL_LPTIM_UpdateEventCallback(hlptim);
 8008e56:	6878      	ldr	r0, [r7, #4]
 8008e58:	f000 f852 	bl	8008f00 <HAL_LPTIM_UpdateEventCallback>
#endif /* USE_HAL_LPTIM_REGISTER_CALLBACKS */
    }
  }

  /* Successful APB bus write to repetition counter register */
  if (__HAL_LPTIM_GET_FLAG(hlptim, LPTIM_FLAG_REPOK) != RESET)
 8008e5c:	687b      	ldr	r3, [r7, #4]
 8008e5e:	681b      	ldr	r3, [r3, #0]
 8008e60:	681b      	ldr	r3, [r3, #0]
 8008e62:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008e66:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8008e6a:	d10f      	bne.n	8008e8c <HAL_LPTIM_IRQHandler+0x188>
  {
    if (__HAL_LPTIM_GET_IT_SOURCE(hlptim, LPTIM_IT_REPOK) != RESET)
 8008e6c:	687b      	ldr	r3, [r7, #4]
 8008e6e:	681b      	ldr	r3, [r3, #0]
 8008e70:	689b      	ldr	r3, [r3, #8]
 8008e72:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008e76:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8008e7a:	d107      	bne.n	8008e8c <HAL_LPTIM_IRQHandler+0x188>
    {
      /* Clear successful APB bus write to repetition counter flag */
      __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_REPOK);
 8008e7c:	687b      	ldr	r3, [r7, #4]
 8008e7e:	681b      	ldr	r3, [r3, #0]
 8008e80:	f44f 7280 	mov.w	r2, #256	; 0x100
 8008e84:	605a      	str	r2, [r3, #4]

      /* Successful APB bus write to repetition counter Callback */
#if (USE_HAL_LPTIM_REGISTER_CALLBACKS == 1)
      hlptim->RepCounterWriteCallback(hlptim);
#else
      HAL_LPTIM_RepCounterWriteCallback(hlptim);
 8008e86:	6878      	ldr	r0, [r7, #4]
 8008e88:	f000 f843 	bl	8008f12 <HAL_LPTIM_RepCounterWriteCallback>
#endif /* USE_HAL_LPTIM_REGISTER_CALLBACKS */
    }
  }
}
 8008e8c:	bf00      	nop
 8008e8e:	3708      	adds	r7, #8
 8008e90:	46bd      	mov	sp, r7
 8008e92:	bd80      	pop	{r7, pc}

08008e94 <HAL_LPTIM_CompareMatchCallback>:
  * @brief  Compare match callback in non-blocking mode.
  * @param  hlptim LPTIM handle
  * @retval None
  */
__weak void HAL_LPTIM_CompareMatchCallback(LPTIM_HandleTypeDef *hlptim)
{
 8008e94:	b480      	push	{r7}
 8008e96:	b083      	sub	sp, #12
 8008e98:	af00      	add	r7, sp, #0
 8008e9a:	6078      	str	r0, [r7, #4]
  UNUSED(hlptim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LPTIM_CompareMatchCallback could be implemented in the user file
   */
}
 8008e9c:	bf00      	nop
 8008e9e:	370c      	adds	r7, #12
 8008ea0:	46bd      	mov	sp, r7
 8008ea2:	bc80      	pop	{r7}
 8008ea4:	4770      	bx	lr

08008ea6 <HAL_LPTIM_TriggerCallback>:
  * @brief  Trigger detected callback in non-blocking mode.
  * @param  hlptim LPTIM handle
  * @retval None
  */
__weak void HAL_LPTIM_TriggerCallback(LPTIM_HandleTypeDef *hlptim)
{
 8008ea6:	b480      	push	{r7}
 8008ea8:	b083      	sub	sp, #12
 8008eaa:	af00      	add	r7, sp, #0
 8008eac:	6078      	str	r0, [r7, #4]
  UNUSED(hlptim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LPTIM_TriggerCallback could be implemented in the user file
   */
}
 8008eae:	bf00      	nop
 8008eb0:	370c      	adds	r7, #12
 8008eb2:	46bd      	mov	sp, r7
 8008eb4:	bc80      	pop	{r7}
 8008eb6:	4770      	bx	lr

08008eb8 <HAL_LPTIM_CompareWriteCallback>:
  * @brief  Compare write callback in non-blocking mode.
  * @param  hlptim LPTIM handle
  * @retval None
  */
__weak void HAL_LPTIM_CompareWriteCallback(LPTIM_HandleTypeDef *hlptim)
{
 8008eb8:	b480      	push	{r7}
 8008eba:	b083      	sub	sp, #12
 8008ebc:	af00      	add	r7, sp, #0
 8008ebe:	6078      	str	r0, [r7, #4]
  UNUSED(hlptim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LPTIM_CompareWriteCallback could be implemented in the user file
   */
}
 8008ec0:	bf00      	nop
 8008ec2:	370c      	adds	r7, #12
 8008ec4:	46bd      	mov	sp, r7
 8008ec6:	bc80      	pop	{r7}
 8008ec8:	4770      	bx	lr

08008eca <HAL_LPTIM_AutoReloadWriteCallback>:
  * @brief  Autoreload write callback in non-blocking mode.
  * @param  hlptim LPTIM handle
  * @retval None
  */
__weak void HAL_LPTIM_AutoReloadWriteCallback(LPTIM_HandleTypeDef *hlptim)
{
 8008eca:	b480      	push	{r7}
 8008ecc:	b083      	sub	sp, #12
 8008ece:	af00      	add	r7, sp, #0
 8008ed0:	6078      	str	r0, [r7, #4]
  UNUSED(hlptim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LPTIM_AutoReloadWriteCallback could be implemented in the user file
   */
}
 8008ed2:	bf00      	nop
 8008ed4:	370c      	adds	r7, #12
 8008ed6:	46bd      	mov	sp, r7
 8008ed8:	bc80      	pop	{r7}
 8008eda:	4770      	bx	lr

08008edc <HAL_LPTIM_DirectionUpCallback>:
  * @brief  Direction counter changed from Down to Up callback in non-blocking mode.
  * @param  hlptim LPTIM handle
  * @retval None
  */
__weak void HAL_LPTIM_DirectionUpCallback(LPTIM_HandleTypeDef *hlptim)
{
 8008edc:	b480      	push	{r7}
 8008ede:	b083      	sub	sp, #12
 8008ee0:	af00      	add	r7, sp, #0
 8008ee2:	6078      	str	r0, [r7, #4]
  UNUSED(hlptim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LPTIM_DirectionUpCallback could be implemented in the user file
   */
}
 8008ee4:	bf00      	nop
 8008ee6:	370c      	adds	r7, #12
 8008ee8:	46bd      	mov	sp, r7
 8008eea:	bc80      	pop	{r7}
 8008eec:	4770      	bx	lr

08008eee <HAL_LPTIM_DirectionDownCallback>:
  * @brief  Direction counter changed from Up to Down callback in non-blocking mode.
  * @param  hlptim LPTIM handle
  * @retval None
  */
__weak void HAL_LPTIM_DirectionDownCallback(LPTIM_HandleTypeDef *hlptim)
{
 8008eee:	b480      	push	{r7}
 8008ef0:	b083      	sub	sp, #12
 8008ef2:	af00      	add	r7, sp, #0
 8008ef4:	6078      	str	r0, [r7, #4]
  UNUSED(hlptim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LPTIM_DirectionDownCallback could be implemented in the user file
   */
}
 8008ef6:	bf00      	nop
 8008ef8:	370c      	adds	r7, #12
 8008efa:	46bd      	mov	sp, r7
 8008efc:	bc80      	pop	{r7}
 8008efe:	4770      	bx	lr

08008f00 <HAL_LPTIM_UpdateEventCallback>:
  * @brief Repetition counter underflowed (or contains zero) and LPTIM counter overflowed callback in non-blocking mode.
  * @param  hlptim LPTIM handle
  * @retval None
  */
__weak void HAL_LPTIM_UpdateEventCallback(LPTIM_HandleTypeDef *hlptim)
{
 8008f00:	b480      	push	{r7}
 8008f02:	b083      	sub	sp, #12
 8008f04:	af00      	add	r7, sp, #0
 8008f06:	6078      	str	r0, [r7, #4]
  UNUSED(hlptim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LPTIM_UpdateEventCallback could be implemented in the user file
   */
}
 8008f08:	bf00      	nop
 8008f0a:	370c      	adds	r7, #12
 8008f0c:	46bd      	mov	sp, r7
 8008f0e:	bc80      	pop	{r7}
 8008f10:	4770      	bx	lr

08008f12 <HAL_LPTIM_RepCounterWriteCallback>:
  * @brief  Successful APB bus write to repetition counter register callback in non-blocking mode.
  * @param  hlptim LPTIM handle
  * @retval None
  */
__weak void HAL_LPTIM_RepCounterWriteCallback(LPTIM_HandleTypeDef *hlptim)
{
 8008f12:	b480      	push	{r7}
 8008f14:	b083      	sub	sp, #12
 8008f16:	af00      	add	r7, sp, #0
 8008f18:	6078      	str	r0, [r7, #4]
  UNUSED(hlptim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LPTIM_RepCounterWriteCallback could be implemented in the user file
   */
}
 8008f1a:	bf00      	nop
 8008f1c:	370c      	adds	r7, #12
 8008f1e:	46bd      	mov	sp, r7
 8008f20:	bc80      	pop	{r7}
 8008f22:	4770      	bx	lr

08008f24 <HAL_LPTIM_GetState>:
  * @brief  Return the LPTIM handle state.
  * @param  hlptim LPTIM handle
  * @retval HAL state
  */
HAL_LPTIM_StateTypeDef HAL_LPTIM_GetState(LPTIM_HandleTypeDef *hlptim)
{
 8008f24:	b480      	push	{r7}
 8008f26:	b083      	sub	sp, #12
 8008f28:	af00      	add	r7, sp, #0
 8008f2a:	6078      	str	r0, [r7, #4]
  /* Return LPTIM handle state */
  return hlptim->State;
 8008f2c:	687b      	ldr	r3, [r7, #4]
 8008f2e:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 8008f32:	b2db      	uxtb	r3, r3
}
 8008f34:	4618      	mov	r0, r3
 8008f36:	370c      	adds	r7, #12
 8008f38:	46bd      	mov	sp, r7
 8008f3a:	bc80      	pop	{r7}
 8008f3c:	4770      	bx	lr
	...

08008f40 <LPTIM_WaitForFlag>:
  *                the configuration information for LPTIM module.
  * @param  flag   The lptim flag
  * @retval HAL status
  */
static HAL_StatusTypeDef LPTIM_WaitForFlag(LPTIM_HandleTypeDef *hlptim, uint32_t flag)
{
 8008f40:	b480      	push	{r7}
 8008f42:	b085      	sub	sp, #20
 8008f44:	af00      	add	r7, sp, #0
 8008f46:	6078      	str	r0, [r7, #4]
 8008f48:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef result = HAL_OK;
 8008f4a:	2300      	movs	r3, #0
 8008f4c:	73fb      	strb	r3, [r7, #15]
  uint32_t count = TIMEOUT * (SystemCoreClock / 20UL / 1000UL);
 8008f4e:	4b12      	ldr	r3, [pc, #72]	; (8008f98 <LPTIM_WaitForFlag+0x58>)
 8008f50:	681b      	ldr	r3, [r3, #0]
 8008f52:	4a12      	ldr	r2, [pc, #72]	; (8008f9c <LPTIM_WaitForFlag+0x5c>)
 8008f54:	fba2 2303 	umull	r2, r3, r2, r3
 8008f58:	0b9b      	lsrs	r3, r3, #14
 8008f5a:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8008f5e:	fb02 f303 	mul.w	r3, r2, r3
 8008f62:	60bb      	str	r3, [r7, #8]
  do
  {
    count--;
 8008f64:	68bb      	ldr	r3, [r7, #8]
 8008f66:	3b01      	subs	r3, #1
 8008f68:	60bb      	str	r3, [r7, #8]
    if (count == 0UL)
 8008f6a:	68bb      	ldr	r3, [r7, #8]
 8008f6c:	2b00      	cmp	r3, #0
 8008f6e:	d101      	bne.n	8008f74 <LPTIM_WaitForFlag+0x34>
    {
      result = HAL_TIMEOUT;
 8008f70:	2303      	movs	r3, #3
 8008f72:	73fb      	strb	r3, [r7, #15]
    }
  } while ((!(__HAL_LPTIM_GET_FLAG((hlptim), (flag)))) && (count != 0UL));
 8008f74:	687b      	ldr	r3, [r7, #4]
 8008f76:	681b      	ldr	r3, [r3, #0]
 8008f78:	681a      	ldr	r2, [r3, #0]
 8008f7a:	683b      	ldr	r3, [r7, #0]
 8008f7c:	4013      	ands	r3, r2
 8008f7e:	683a      	ldr	r2, [r7, #0]
 8008f80:	429a      	cmp	r2, r3
 8008f82:	d002      	beq.n	8008f8a <LPTIM_WaitForFlag+0x4a>
 8008f84:	68bb      	ldr	r3, [r7, #8]
 8008f86:	2b00      	cmp	r3, #0
 8008f88:	d1ec      	bne.n	8008f64 <LPTIM_WaitForFlag+0x24>

  return result;
 8008f8a:	7bfb      	ldrb	r3, [r7, #15]
}
 8008f8c:	4618      	mov	r0, r3
 8008f8e:	3714      	adds	r7, #20
 8008f90:	46bd      	mov	sp, r7
 8008f92:	bc80      	pop	{r7}
 8008f94:	4770      	bx	lr
 8008f96:	bf00      	nop
 8008f98:	2000007c 	.word	0x2000007c
 8008f9c:	d1b71759 	.word	0xd1b71759

08008fa0 <LPTIM_Disable>:
  *         Please check Errata Sheet ES0335 for more details under "MCU may remain
  *         stuck in LPTIM interrupt when entering Stop mode" section.
  * @retval None
  */
void LPTIM_Disable(LPTIM_HandleTypeDef *hlptim)
{
 8008fa0:	b580      	push	{r7, lr}
 8008fa2:	b08a      	sub	sp, #40	; 0x28
 8008fa4:	af00      	add	r7, sp, #0
 8008fa6:	6078      	str	r0, [r7, #4]
  uint32_t tmpclksource = 0;
 8008fa8:	2300      	movs	r3, #0
 8008faa:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("cpsid i" : : : "memory");
 8008fac:	b672      	cpsid	i

  __disable_irq();

  /*********** Save LPTIM Config ***********/
  /* Save LPTIM source clock */
  switch ((uint32_t)hlptim->Instance)
 8008fae:	687b      	ldr	r3, [r7, #4]
 8008fb0:	681b      	ldr	r3, [r3, #0]
 8008fb2:	4a85      	ldr	r2, [pc, #532]	; (80091c8 <LPTIM_Disable+0x228>)
 8008fb4:	4293      	cmp	r3, r2
 8008fb6:	d00c      	beq.n	8008fd2 <LPTIM_Disable+0x32>
 8008fb8:	4a84      	ldr	r2, [pc, #528]	; (80091cc <LPTIM_Disable+0x22c>)
 8008fba:	4293      	cmp	r3, r2
 8008fbc:	d00f      	beq.n	8008fde <LPTIM_Disable+0x3e>
 8008fbe:	4a84      	ldr	r2, [pc, #528]	; (80091d0 <LPTIM_Disable+0x230>)
 8008fc0:	4293      	cmp	r3, r2
 8008fc2:	d000      	beq.n	8008fc6 <LPTIM_Disable+0x26>
      break;
    case LPTIM3_BASE:
      tmpclksource = __HAL_RCC_GET_LPTIM3_SOURCE();
      break;
    default:
      break;
 8008fc4:	e011      	b.n	8008fea <LPTIM_Disable+0x4a>
      tmpclksource = __HAL_RCC_GET_LPTIM1_SOURCE();
 8008fc6:	f44f 2040 	mov.w	r0, #786432	; 0xc0000
 8008fca:	f7ff fc66 	bl	800889a <LL_RCC_GetLPTIMClockSource>
 8008fce:	6278      	str	r0, [r7, #36]	; 0x24
      break;
 8008fd0:	e00b      	b.n	8008fea <LPTIM_Disable+0x4a>
      tmpclksource = __HAL_RCC_GET_LPTIM2_SOURCE();
 8008fd2:	f44f 1040 	mov.w	r0, #3145728	; 0x300000
 8008fd6:	f7ff fc60 	bl	800889a <LL_RCC_GetLPTIMClockSource>
 8008fda:	6278      	str	r0, [r7, #36]	; 0x24
      break;
 8008fdc:	e005      	b.n	8008fea <LPTIM_Disable+0x4a>
      tmpclksource = __HAL_RCC_GET_LPTIM3_SOURCE();
 8008fde:	f44f 0040 	mov.w	r0, #12582912	; 0xc00000
 8008fe2:	f7ff fc5a 	bl	800889a <LL_RCC_GetLPTIMClockSource>
 8008fe6:	6278      	str	r0, [r7, #36]	; 0x24
      break;
 8008fe8:	bf00      	nop
  }

  /* Save LPTIM configuration registers */
  tmpIER = hlptim->Instance->IER;
 8008fea:	687b      	ldr	r3, [r7, #4]
 8008fec:	681b      	ldr	r3, [r3, #0]
 8008fee:	689b      	ldr	r3, [r3, #8]
 8008ff0:	623b      	str	r3, [r7, #32]
  tmpCFGR = hlptim->Instance->CFGR;
 8008ff2:	687b      	ldr	r3, [r7, #4]
 8008ff4:	681b      	ldr	r3, [r3, #0]
 8008ff6:	68db      	ldr	r3, [r3, #12]
 8008ff8:	61fb      	str	r3, [r7, #28]
  tmpCMP = hlptim->Instance->CMP;
 8008ffa:	687b      	ldr	r3, [r7, #4]
 8008ffc:	681b      	ldr	r3, [r3, #0]
 8008ffe:	695b      	ldr	r3, [r3, #20]
 8009000:	61bb      	str	r3, [r7, #24]
  tmpARR = hlptim->Instance->ARR;
 8009002:	687b      	ldr	r3, [r7, #4]
 8009004:	681b      	ldr	r3, [r3, #0]
 8009006:	699b      	ldr	r3, [r3, #24]
 8009008:	617b      	str	r3, [r7, #20]
  tmpOR = hlptim->Instance->OR;
 800900a:	687b      	ldr	r3, [r7, #4]
 800900c:	681b      	ldr	r3, [r3, #0]
 800900e:	6a1b      	ldr	r3, [r3, #32]
 8009010:	613b      	str	r3, [r7, #16]
  tmpRCR = hlptim->Instance->RCR;
 8009012:	687b      	ldr	r3, [r7, #4]
 8009014:	681b      	ldr	r3, [r3, #0]
 8009016:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009018:	60fb      	str	r3, [r7, #12]

  /*********** Reset LPTIM ***********/
  switch ((uint32_t)hlptim->Instance)
 800901a:	687b      	ldr	r3, [r7, #4]
 800901c:	681b      	ldr	r3, [r3, #0]
 800901e:	4a6a      	ldr	r2, [pc, #424]	; (80091c8 <LPTIM_Disable+0x228>)
 8009020:	4293      	cmp	r3, r2
 8009022:	d00f      	beq.n	8009044 <LPTIM_Disable+0xa4>
 8009024:	4a69      	ldr	r2, [pc, #420]	; (80091cc <LPTIM_Disable+0x22c>)
 8009026:	4293      	cmp	r3, r2
 8009028:	d013      	beq.n	8009052 <LPTIM_Disable+0xb2>
 800902a:	4a69      	ldr	r2, [pc, #420]	; (80091d0 <LPTIM_Disable+0x230>)
 800902c:	4293      	cmp	r3, r2
 800902e:	d000      	beq.n	8009032 <LPTIM_Disable+0x92>
    case LPTIM3_BASE:
      __HAL_RCC_LPTIM3_FORCE_RESET();
      __HAL_RCC_LPTIM3_RELEASE_RESET();
      break;
    default:
      break;
 8009030:	e016      	b.n	8009060 <LPTIM_Disable+0xc0>
      __HAL_RCC_LPTIM1_FORCE_RESET();
 8009032:	f04f 4000 	mov.w	r0, #2147483648	; 0x80000000
 8009036:	f7ff fc42 	bl	80088be <LL_APB1_GRP1_ForceReset>
      __HAL_RCC_LPTIM1_RELEASE_RESET();
 800903a:	f04f 4000 	mov.w	r0, #2147483648	; 0x80000000
 800903e:	f7ff fc60 	bl	8008902 <LL_APB1_GRP1_ReleaseReset>
      break;
 8009042:	e00d      	b.n	8009060 <LPTIM_Disable+0xc0>
      __HAL_RCC_LPTIM2_FORCE_RESET();
 8009044:	2020      	movs	r0, #32
 8009046:	f7ff fc4b 	bl	80088e0 <LL_APB1_GRP2_ForceReset>
      __HAL_RCC_LPTIM2_RELEASE_RESET();
 800904a:	2020      	movs	r0, #32
 800904c:	f7ff fc6b 	bl	8008926 <LL_APB1_GRP2_ReleaseReset>
      break;
 8009050:	e006      	b.n	8009060 <LPTIM_Disable+0xc0>
      __HAL_RCC_LPTIM3_FORCE_RESET();
 8009052:	2040      	movs	r0, #64	; 0x40
 8009054:	f7ff fc44 	bl	80088e0 <LL_APB1_GRP2_ForceReset>
      __HAL_RCC_LPTIM3_RELEASE_RESET();
 8009058:	2040      	movs	r0, #64	; 0x40
 800905a:	f7ff fc64 	bl	8008926 <LL_APB1_GRP2_ReleaseReset>
      break;
 800905e:	bf00      	nop
  }

  /*********** Restore LPTIM Config ***********/
  if ((tmpCMP != 0UL) || (tmpARR != 0UL) || (tmpRCR != 0UL))
 8009060:	69bb      	ldr	r3, [r7, #24]
 8009062:	2b00      	cmp	r3, #0
 8009064:	d106      	bne.n	8009074 <LPTIM_Disable+0xd4>
 8009066:	697b      	ldr	r3, [r7, #20]
 8009068:	2b00      	cmp	r3, #0
 800906a:	d103      	bne.n	8009074 <LPTIM_Disable+0xd4>
 800906c:	68fb      	ldr	r3, [r7, #12]
 800906e:	2b00      	cmp	r3, #0
 8009070:	f000 808f 	beq.w	8009192 <LPTIM_Disable+0x1f2>
  {
    /* Force LPTIM source kernel clock from APB */
    switch ((uint32_t)hlptim->Instance)
 8009074:	687b      	ldr	r3, [r7, #4]
 8009076:	681b      	ldr	r3, [r3, #0]
 8009078:	4a53      	ldr	r2, [pc, #332]	; (80091c8 <LPTIM_Disable+0x228>)
 800907a:	4293      	cmp	r3, r2
 800907c:	d00b      	beq.n	8009096 <LPTIM_Disable+0xf6>
 800907e:	4a53      	ldr	r2, [pc, #332]	; (80091cc <LPTIM_Disable+0x22c>)
 8009080:	4293      	cmp	r3, r2
 8009082:	d00d      	beq.n	80090a0 <LPTIM_Disable+0x100>
 8009084:	4a52      	ldr	r2, [pc, #328]	; (80091d0 <LPTIM_Disable+0x230>)
 8009086:	4293      	cmp	r3, r2
 8009088:	d000      	beq.n	800908c <LPTIM_Disable+0xec>
        break;
      case LPTIM3_BASE:
        __HAL_RCC_LPTIM3_CONFIG(RCC_LPTIM3CLKSOURCE_PCLK1);
        break;
      default:
        break;
 800908a:	e00e      	b.n	80090aa <LPTIM_Disable+0x10a>
        __HAL_RCC_LPTIM1_CONFIG(RCC_LPTIM1CLKSOURCE_PCLK1);
 800908c:	f44f 2040 	mov.w	r0, #786432	; 0xc0000
 8009090:	f7ff fbea 	bl	8008868 <LL_RCC_SetLPTIMClockSource>
        break;
 8009094:	e009      	b.n	80090aa <LPTIM_Disable+0x10a>
        __HAL_RCC_LPTIM2_CONFIG(RCC_LPTIM2CLKSOURCE_PCLK1);
 8009096:	f44f 1040 	mov.w	r0, #3145728	; 0x300000
 800909a:	f7ff fbe5 	bl	8008868 <LL_RCC_SetLPTIMClockSource>
        break;
 800909e:	e004      	b.n	80090aa <LPTIM_Disable+0x10a>
        __HAL_RCC_LPTIM3_CONFIG(RCC_LPTIM3CLKSOURCE_PCLK1);
 80090a0:	f44f 0040 	mov.w	r0, #12582912	; 0xc00000
 80090a4:	f7ff fbe0 	bl	8008868 <LL_RCC_SetLPTIMClockSource>
        break;
 80090a8:	bf00      	nop
    }

    if (tmpCMP != 0UL)
 80090aa:	69bb      	ldr	r3, [r7, #24]
 80090ac:	2b00      	cmp	r3, #0
 80090ae:	d01a      	beq.n	80090e6 <LPTIM_Disable+0x146>
    {
      /* Restore CMP register (LPTIM should be enabled first) */
      hlptim->Instance->CR |= LPTIM_CR_ENABLE;
 80090b0:	687b      	ldr	r3, [r7, #4]
 80090b2:	681b      	ldr	r3, [r3, #0]
 80090b4:	691a      	ldr	r2, [r3, #16]
 80090b6:	687b      	ldr	r3, [r7, #4]
 80090b8:	681b      	ldr	r3, [r3, #0]
 80090ba:	f042 0201 	orr.w	r2, r2, #1
 80090be:	611a      	str	r2, [r3, #16]
      hlptim->Instance->CMP = tmpCMP;
 80090c0:	687b      	ldr	r3, [r7, #4]
 80090c2:	681b      	ldr	r3, [r3, #0]
 80090c4:	69ba      	ldr	r2, [r7, #24]
 80090c6:	615a      	str	r2, [r3, #20]

      /* Wait for the completion of the write operation to the LPTIM_CMP register */
      if (LPTIM_WaitForFlag(hlptim, LPTIM_FLAG_CMPOK) == HAL_TIMEOUT)
 80090c8:	2108      	movs	r1, #8
 80090ca:	6878      	ldr	r0, [r7, #4]
 80090cc:	f7ff ff38 	bl	8008f40 <LPTIM_WaitForFlag>
 80090d0:	4603      	mov	r3, r0
 80090d2:	2b03      	cmp	r3, #3
 80090d4:	d103      	bne.n	80090de <LPTIM_Disable+0x13e>
      {
        hlptim->State = HAL_LPTIM_STATE_TIMEOUT;
 80090d6:	687b      	ldr	r3, [r7, #4]
 80090d8:	2203      	movs	r2, #3
 80090da:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
      }
      __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_CMPOK);
 80090de:	687b      	ldr	r3, [r7, #4]
 80090e0:	681b      	ldr	r3, [r3, #0]
 80090e2:	2208      	movs	r2, #8
 80090e4:	605a      	str	r2, [r3, #4]
    }

    if (tmpARR != 0UL)
 80090e6:	697b      	ldr	r3, [r7, #20]
 80090e8:	2b00      	cmp	r3, #0
 80090ea:	d01a      	beq.n	8009122 <LPTIM_Disable+0x182>
    {
      /* Restore ARR register (LPTIM should be enabled first) */
      hlptim->Instance->CR |= LPTIM_CR_ENABLE;
 80090ec:	687b      	ldr	r3, [r7, #4]
 80090ee:	681b      	ldr	r3, [r3, #0]
 80090f0:	691a      	ldr	r2, [r3, #16]
 80090f2:	687b      	ldr	r3, [r7, #4]
 80090f4:	681b      	ldr	r3, [r3, #0]
 80090f6:	f042 0201 	orr.w	r2, r2, #1
 80090fa:	611a      	str	r2, [r3, #16]
      hlptim->Instance->ARR = tmpARR;
 80090fc:	687b      	ldr	r3, [r7, #4]
 80090fe:	681b      	ldr	r3, [r3, #0]
 8009100:	697a      	ldr	r2, [r7, #20]
 8009102:	619a      	str	r2, [r3, #24]

      /* Wait for the completion of the write operation to the LPTIM_ARR register */
      if (LPTIM_WaitForFlag(hlptim, LPTIM_FLAG_ARROK) == HAL_TIMEOUT)
 8009104:	2110      	movs	r1, #16
 8009106:	6878      	ldr	r0, [r7, #4]
 8009108:	f7ff ff1a 	bl	8008f40 <LPTIM_WaitForFlag>
 800910c:	4603      	mov	r3, r0
 800910e:	2b03      	cmp	r3, #3
 8009110:	d103      	bne.n	800911a <LPTIM_Disable+0x17a>
      {
        hlptim->State = HAL_LPTIM_STATE_TIMEOUT;
 8009112:	687b      	ldr	r3, [r7, #4]
 8009114:	2203      	movs	r2, #3
 8009116:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
      }

      __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_ARROK);
 800911a:	687b      	ldr	r3, [r7, #4]
 800911c:	681b      	ldr	r3, [r3, #0]
 800911e:	2210      	movs	r2, #16
 8009120:	605a      	str	r2, [r3, #4]
    }

    if (tmpRCR != 0UL)
 8009122:	68fb      	ldr	r3, [r7, #12]
 8009124:	2b00      	cmp	r3, #0
 8009126:	d01c      	beq.n	8009162 <LPTIM_Disable+0x1c2>
    {
      /* Restore RCR register (LPTIM should be enabled first) */
      hlptim->Instance->CR |= LPTIM_CR_ENABLE;
 8009128:	687b      	ldr	r3, [r7, #4]
 800912a:	681b      	ldr	r3, [r3, #0]
 800912c:	691a      	ldr	r2, [r3, #16]
 800912e:	687b      	ldr	r3, [r7, #4]
 8009130:	681b      	ldr	r3, [r3, #0]
 8009132:	f042 0201 	orr.w	r2, r2, #1
 8009136:	611a      	str	r2, [r3, #16]
      hlptim->Instance->RCR = tmpRCR;
 8009138:	687b      	ldr	r3, [r7, #4]
 800913a:	681b      	ldr	r3, [r3, #0]
 800913c:	68fa      	ldr	r2, [r7, #12]
 800913e:	629a      	str	r2, [r3, #40]	; 0x28

      /* Wait for the completion of the write operation to the LPTIM_RCR register */
      if (LPTIM_WaitForFlag(hlptim, LPTIM_FLAG_REPOK) == HAL_TIMEOUT)
 8009140:	f44f 7180 	mov.w	r1, #256	; 0x100
 8009144:	6878      	ldr	r0, [r7, #4]
 8009146:	f7ff fefb 	bl	8008f40 <LPTIM_WaitForFlag>
 800914a:	4603      	mov	r3, r0
 800914c:	2b03      	cmp	r3, #3
 800914e:	d103      	bne.n	8009158 <LPTIM_Disable+0x1b8>
      {
        hlptim->State = HAL_LPTIM_STATE_TIMEOUT;
 8009150:	687b      	ldr	r3, [r7, #4]
 8009152:	2203      	movs	r2, #3
 8009154:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
      }
      __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_REPOK);
 8009158:	687b      	ldr	r3, [r7, #4]
 800915a:	681b      	ldr	r3, [r3, #0]
 800915c:	f44f 7280 	mov.w	r2, #256	; 0x100
 8009160:	605a      	str	r2, [r3, #4]
    }

    /* Restore LPTIM source kernel clock */
    switch ((uint32_t)hlptim->Instance)
 8009162:	687b      	ldr	r3, [r7, #4]
 8009164:	681b      	ldr	r3, [r3, #0]
 8009166:	4a18      	ldr	r2, [pc, #96]	; (80091c8 <LPTIM_Disable+0x228>)
 8009168:	4293      	cmp	r3, r2
 800916a:	d00a      	beq.n	8009182 <LPTIM_Disable+0x1e2>
 800916c:	4a17      	ldr	r2, [pc, #92]	; (80091cc <LPTIM_Disable+0x22c>)
 800916e:	4293      	cmp	r3, r2
 8009170:	d00b      	beq.n	800918a <LPTIM_Disable+0x1ea>
 8009172:	4a17      	ldr	r2, [pc, #92]	; (80091d0 <LPTIM_Disable+0x230>)
 8009174:	4293      	cmp	r3, r2
 8009176:	d000      	beq.n	800917a <LPTIM_Disable+0x1da>
        break;
      case LPTIM3_BASE:
        __HAL_RCC_LPTIM3_CONFIG(tmpclksource);
        break;
      default:
        break;
 8009178:	e00c      	b.n	8009194 <LPTIM_Disable+0x1f4>
        __HAL_RCC_LPTIM1_CONFIG(tmpclksource);
 800917a:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800917c:	f7ff fb74 	bl	8008868 <LL_RCC_SetLPTIMClockSource>
        break;
 8009180:	e008      	b.n	8009194 <LPTIM_Disable+0x1f4>
        __HAL_RCC_LPTIM2_CONFIG(tmpclksource);
 8009182:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8009184:	f7ff fb70 	bl	8008868 <LL_RCC_SetLPTIMClockSource>
        break;
 8009188:	e004      	b.n	8009194 <LPTIM_Disable+0x1f4>
        __HAL_RCC_LPTIM3_CONFIG(tmpclksource);
 800918a:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800918c:	f7ff fb6c 	bl	8008868 <LL_RCC_SetLPTIMClockSource>
        break;
 8009190:	e000      	b.n	8009194 <LPTIM_Disable+0x1f4>
    }
  }
 8009192:	bf00      	nop

  /* Restore configuration registers (LPTIM should be disabled first) */
  hlptim->Instance->CR &= ~(LPTIM_CR_ENABLE);
 8009194:	687b      	ldr	r3, [r7, #4]
 8009196:	681b      	ldr	r3, [r3, #0]
 8009198:	691a      	ldr	r2, [r3, #16]
 800919a:	687b      	ldr	r3, [r7, #4]
 800919c:	681b      	ldr	r3, [r3, #0]
 800919e:	f022 0201 	bic.w	r2, r2, #1
 80091a2:	611a      	str	r2, [r3, #16]
  hlptim->Instance->IER = tmpIER;
 80091a4:	687b      	ldr	r3, [r7, #4]
 80091a6:	681b      	ldr	r3, [r3, #0]
 80091a8:	6a3a      	ldr	r2, [r7, #32]
 80091aa:	609a      	str	r2, [r3, #8]
  hlptim->Instance->CFGR = tmpCFGR;
 80091ac:	687b      	ldr	r3, [r7, #4]
 80091ae:	681b      	ldr	r3, [r3, #0]
 80091b0:	69fa      	ldr	r2, [r7, #28]
 80091b2:	60da      	str	r2, [r3, #12]
  hlptim->Instance->OR = tmpOR;
 80091b4:	687b      	ldr	r3, [r7, #4]
 80091b6:	681b      	ldr	r3, [r3, #0]
 80091b8:	693a      	ldr	r2, [r7, #16]
 80091ba:	621a      	str	r2, [r3, #32]
  __ASM volatile ("cpsie i" : : : "memory");
 80091bc:	b662      	cpsie	i

  __enable_irq();
}
 80091be:	bf00      	nop
 80091c0:	3728      	adds	r7, #40	; 0x28
 80091c2:	46bd      	mov	sp, r7
 80091c4:	bd80      	pop	{r7, pc}
 80091c6:	bf00      	nop
 80091c8:	40009400 	.word	0x40009400
 80091cc:	40009800 	.word	0x40009800
 80091d0:	40007c00 	.word	0x40007c00

080091d4 <HAL_PWR_EnableBkUpAccess>:
  * @note   LSEON bit that switches on and off the LSE crystal belongs as well to the
  *         backup domain.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 80091d4:	b480      	push	{r7}
 80091d6:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80091d8:	4b04      	ldr	r3, [pc, #16]	; (80091ec <HAL_PWR_EnableBkUpAccess+0x18>)
 80091da:	681b      	ldr	r3, [r3, #0]
 80091dc:	4a03      	ldr	r2, [pc, #12]	; (80091ec <HAL_PWR_EnableBkUpAccess+0x18>)
 80091de:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80091e2:	6013      	str	r3, [r2, #0]
}
 80091e4:	bf00      	nop
 80091e6:	46bd      	mov	sp, r7
 80091e8:	bc80      	pop	{r7}
 80091ea:	4770      	bx	lr
 80091ec:	58000400 	.word	0x58000400

080091f0 <HAL_PWR_EnterSLEEPMode>:
  * @note  When WFI entry is used, tick interrupt have to be disabled if not desired as
  *        the interrupt wake up source.
  * @retval None
  */
void HAL_PWR_EnterSLEEPMode(uint32_t Regulator, uint8_t SLEEPEntry)
{
 80091f0:	b580      	push	{r7, lr}
 80091f2:	b082      	sub	sp, #8
 80091f4:	af00      	add	r7, sp, #0
 80091f6:	6078      	str	r0, [r7, #4]
 80091f8:	460b      	mov	r3, r1
 80091fa:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_PWR_REGULATOR(Regulator));
  assert_param(IS_PWR_SLEEP_ENTRY(SLEEPEntry));

  /* Set Regulator parameter */
  if (Regulator == PWR_MAINREGULATOR_ON)
 80091fc:	687b      	ldr	r3, [r7, #4]
 80091fe:	2b00      	cmp	r3, #0
 8009200:	d10c      	bne.n	800921c <HAL_PWR_EnterSLEEPMode+0x2c>
  {
    /* If in low-power run mode at this point, exit it */
    if (HAL_IS_BIT_SET(PWR->SR2, (PWR_SR2_REGLPF)))
 8009202:	4b13      	ldr	r3, [pc, #76]	; (8009250 <HAL_PWR_EnterSLEEPMode+0x60>)
 8009204:	695b      	ldr	r3, [r3, #20]
 8009206:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800920a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800920e:	d10d      	bne.n	800922c <HAL_PWR_EnterSLEEPMode+0x3c>
    {
      if (HAL_PWREx_DisableLowPowerRunMode() != HAL_OK)
 8009210:	f000 f83c 	bl	800928c <HAL_PWREx_DisableLowPowerRunMode>
 8009214:	4603      	mov	r3, r0
 8009216:	2b00      	cmp	r3, #0
 8009218:	d008      	beq.n	800922c <HAL_PWR_EnterSLEEPMode+0x3c>
      {
        return ;
 800921a:	e015      	b.n	8009248 <HAL_PWR_EnterSLEEPMode+0x58>
  }
  else
  {
    /* If in run mode, first move to low-power run mode.
       The system clock frequency must be below 2 MHz at this point. */
    if (HAL_IS_BIT_CLR(PWR->SR2, (PWR_SR2_REGLPF)))
 800921c:	4b0c      	ldr	r3, [pc, #48]	; (8009250 <HAL_PWR_EnterSLEEPMode+0x60>)
 800921e:	695b      	ldr	r3, [r3, #20]
 8009220:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8009224:	2b00      	cmp	r3, #0
 8009226:	d101      	bne.n	800922c <HAL_PWR_EnterSLEEPMode+0x3c>
    {
      HAL_PWREx_EnableLowPowerRunMode();
 8009228:	f000 f822 	bl	8009270 <HAL_PWREx_EnableLowPowerRunMode>
    }
  }

  /* Clear SLEEPDEEP bit of Cortex System Control Register */
  CLEAR_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
 800922c:	4b09      	ldr	r3, [pc, #36]	; (8009254 <HAL_PWR_EnterSLEEPMode+0x64>)
 800922e:	691b      	ldr	r3, [r3, #16]
 8009230:	4a08      	ldr	r2, [pc, #32]	; (8009254 <HAL_PWR_EnterSLEEPMode+0x64>)
 8009232:	f023 0304 	bic.w	r3, r3, #4
 8009236:	6113      	str	r3, [r2, #16]

  /* Select SLEEP mode entry -------------------------------------------------*/
  if (SLEEPEntry == PWR_SLEEPENTRY_WFI)
 8009238:	78fb      	ldrb	r3, [r7, #3]
 800923a:	2b01      	cmp	r3, #1
 800923c:	d101      	bne.n	8009242 <HAL_PWR_EnterSLEEPMode+0x52>
  {
    /* Request Wait For Interrupt */
    __WFI();
 800923e:	bf30      	wfi
 8009240:	e002      	b.n	8009248 <HAL_PWR_EnterSLEEPMode+0x58>
  }
  else
  {
    /* Request Wait For Event */
    __SEV();
 8009242:	bf40      	sev
    __WFE();
 8009244:	bf20      	wfe
    __WFE();
 8009246:	bf20      	wfe
  }
}
 8009248:	3708      	adds	r7, #8
 800924a:	46bd      	mov	sp, r7
 800924c:	bd80      	pop	{r7, pc}
 800924e:	bf00      	nop
 8009250:	58000400 	.word	0x58000400
 8009254:	e000ed00 	.word	0xe000ed00

08009258 <HAL_PWREx_GetVoltageRange>:
/**
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWPWR_REGULATOR_VOLTAGE_SCALE2)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8009258:	b480      	push	{r7}
 800925a:	af00      	add	r7, sp, #0
  return (PWR->CR1 & PWR_CR1_VOS);
 800925c:	4b03      	ldr	r3, [pc, #12]	; (800926c <HAL_PWREx_GetVoltageRange+0x14>)
 800925e:	681b      	ldr	r3, [r3, #0]
 8009260:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
}
 8009264:	4618      	mov	r0, r3
 8009266:	46bd      	mov	sp, r7
 8009268:	bc80      	pop	{r7}
 800926a:	4770      	bx	lr
 800926c:	58000400 	.word	0x58000400

08009270 <HAL_PWREx_EnableLowPowerRunMode>:
  * @note  In Low-power Run mode, all I/O pins keep the same state as in Run mode.
  * @note  Clock frequency must be reduced below 2 MHz.
  * @retval None
  */
void HAL_PWREx_EnableLowPowerRunMode(void)
{
 8009270:	b480      	push	{r7}
 8009272:	af00      	add	r7, sp, #0
  /* Set Regulator parameter */
  SET_BIT(PWR->CR1, PWR_CR1_LPR);
 8009274:	4b04      	ldr	r3, [pc, #16]	; (8009288 <HAL_PWREx_EnableLowPowerRunMode+0x18>)
 8009276:	681b      	ldr	r3, [r3, #0]
 8009278:	4a03      	ldr	r2, [pc, #12]	; (8009288 <HAL_PWREx_EnableLowPowerRunMode+0x18>)
 800927a:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800927e:	6013      	str	r3, [r2, #0]
}
 8009280:	bf00      	nop
 8009282:	46bd      	mov	sp, r7
 8009284:	bc80      	pop	{r7}
 8009286:	4770      	bx	lr
 8009288:	58000400 	.word	0x58000400

0800928c <HAL_PWREx_DisableLowPowerRunMode>:
  *        returns HAL_TIMEOUT status). The system clock frequency can then be
  *        increased above 2 MHz.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_DisableLowPowerRunMode(void)
{
 800928c:	b480      	push	{r7}
 800928e:	b083      	sub	sp, #12
 8009290:	af00      	add	r7, sp, #0
  uint32_t wait_loop_index;

  /* Clear LPR bit */
  CLEAR_BIT(PWR->CR1, PWR_CR1_LPR);
 8009292:	4b16      	ldr	r3, [pc, #88]	; (80092ec <HAL_PWREx_DisableLowPowerRunMode+0x60>)
 8009294:	681b      	ldr	r3, [r3, #0]
 8009296:	4a15      	ldr	r2, [pc, #84]	; (80092ec <HAL_PWREx_DisableLowPowerRunMode+0x60>)
 8009298:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800929c:	6013      	str	r3, [r2, #0]

  /* Wait until REGLPF is reset */
  wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000UL);
 800929e:	4b14      	ldr	r3, [pc, #80]	; (80092f0 <HAL_PWREx_DisableLowPowerRunMode+0x64>)
 80092a0:	681b      	ldr	r3, [r3, #0]
 80092a2:	2232      	movs	r2, #50	; 0x32
 80092a4:	fb02 f303 	mul.w	r3, r2, r3
 80092a8:	4a12      	ldr	r2, [pc, #72]	; (80092f4 <HAL_PWREx_DisableLowPowerRunMode+0x68>)
 80092aa:	fba2 2303 	umull	r2, r3, r2, r3
 80092ae:	0c9b      	lsrs	r3, r3, #18
 80092b0:	607b      	str	r3, [r7, #4]
  while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_REGLPF)) && (wait_loop_index != 0U))
 80092b2:	e002      	b.n	80092ba <HAL_PWREx_DisableLowPowerRunMode+0x2e>
  {
    wait_loop_index--;
 80092b4:	687b      	ldr	r3, [r7, #4]
 80092b6:	3b01      	subs	r3, #1
 80092b8:	607b      	str	r3, [r7, #4]
  while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_REGLPF)) && (wait_loop_index != 0U))
 80092ba:	4b0c      	ldr	r3, [pc, #48]	; (80092ec <HAL_PWREx_DisableLowPowerRunMode+0x60>)
 80092bc:	695b      	ldr	r3, [r3, #20]
 80092be:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80092c2:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80092c6:	d102      	bne.n	80092ce <HAL_PWREx_DisableLowPowerRunMode+0x42>
 80092c8:	687b      	ldr	r3, [r7, #4]
 80092ca:	2b00      	cmp	r3, #0
 80092cc:	d1f2      	bne.n	80092b4 <HAL_PWREx_DisableLowPowerRunMode+0x28>
  }
  if (HAL_IS_BIT_SET(PWR->SR2, (PWR_SR2_REGLPF)))
 80092ce:	4b07      	ldr	r3, [pc, #28]	; (80092ec <HAL_PWREx_DisableLowPowerRunMode+0x60>)
 80092d0:	695b      	ldr	r3, [r3, #20]
 80092d2:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80092d6:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80092da:	d101      	bne.n	80092e0 <HAL_PWREx_DisableLowPowerRunMode+0x54>
  {
    return HAL_TIMEOUT;
 80092dc:	2303      	movs	r3, #3
 80092de:	e000      	b.n	80092e2 <HAL_PWREx_DisableLowPowerRunMode+0x56>
  }

  return HAL_OK;
 80092e0:	2300      	movs	r3, #0
}
 80092e2:	4618      	mov	r0, r3
 80092e4:	370c      	adds	r7, #12
 80092e6:	46bd      	mov	sp, r7
 80092e8:	bc80      	pop	{r7}
 80092ea:	4770      	bx	lr
 80092ec:	58000400 	.word	0x58000400
 80092f0:	2000007c 	.word	0x2000007c
 80092f4:	431bde83 	.word	0x431bde83

080092f8 <HAL_PWREx_EnterSTOP2Mode>:
  *            @arg @ref PWR_STOPENTRY_WFI  Enter Stop mode with WFI instruction
  *            @arg @ref PWR_STOPENTRY_WFE  Enter Stop mode with WFE instruction
  * @retval None
  */
void HAL_PWREx_EnterSTOP2Mode(uint8_t STOPEntry)
{
 80092f8:	b480      	push	{r7}
 80092fa:	b083      	sub	sp, #12
 80092fc:	af00      	add	r7, sp, #0
 80092fe:	4603      	mov	r3, r0
 8009300:	71fb      	strb	r3, [r7, #7]
#ifdef CORE_CM0PLUS
  /* Set Stop mode 2 */
  MODIFY_REG(PWR->C2CR1, PWR_C2CR1_LPMS, PWR_LOWPOWERMODE_STOP2);
#else
  /* Set Stop mode 2 */
  MODIFY_REG(PWR->CR1, PWR_CR1_LPMS, PWR_LOWPOWERMODE_STOP2);
 8009302:	4b10      	ldr	r3, [pc, #64]	; (8009344 <HAL_PWREx_EnterSTOP2Mode+0x4c>)
 8009304:	681b      	ldr	r3, [r3, #0]
 8009306:	f023 0307 	bic.w	r3, r3, #7
 800930a:	4a0e      	ldr	r2, [pc, #56]	; (8009344 <HAL_PWREx_EnterSTOP2Mode+0x4c>)
 800930c:	f043 0302 	orr.w	r3, r3, #2
 8009310:	6013      	str	r3, [r2, #0]
#endif

  /* Set SLEEPDEEP bit of Cortex System Control Register */
  SET_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
 8009312:	4b0d      	ldr	r3, [pc, #52]	; (8009348 <HAL_PWREx_EnterSTOP2Mode+0x50>)
 8009314:	691b      	ldr	r3, [r3, #16]
 8009316:	4a0c      	ldr	r2, [pc, #48]	; (8009348 <HAL_PWREx_EnterSTOP2Mode+0x50>)
 8009318:	f043 0304 	orr.w	r3, r3, #4
 800931c:	6113      	str	r3, [r2, #16]

  /* Select Stop mode entry --------------------------------------------------*/
  if (STOPEntry == PWR_STOPENTRY_WFI)
 800931e:	79fb      	ldrb	r3, [r7, #7]
 8009320:	2b01      	cmp	r3, #1
 8009322:	d101      	bne.n	8009328 <HAL_PWREx_EnterSTOP2Mode+0x30>
  {
    /* Request Wait For Interrupt */
    __WFI();
 8009324:	bf30      	wfi
 8009326:	e002      	b.n	800932e <HAL_PWREx_EnterSTOP2Mode+0x36>
  }
  else
  {
    /* Request Wait For Event */
    __SEV();
 8009328:	bf40      	sev
    __WFE();
 800932a:	bf20      	wfe
    __WFE();
 800932c:	bf20      	wfe
  }

  /* Reset SLEEPDEEP bit of Cortex System Control Register */
  CLEAR_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
 800932e:	4b06      	ldr	r3, [pc, #24]	; (8009348 <HAL_PWREx_EnterSTOP2Mode+0x50>)
 8009330:	691b      	ldr	r3, [r3, #16]
 8009332:	4a05      	ldr	r2, [pc, #20]	; (8009348 <HAL_PWREx_EnterSTOP2Mode+0x50>)
 8009334:	f023 0304 	bic.w	r3, r3, #4
 8009338:	6113      	str	r3, [r2, #16]
}
 800933a:	bf00      	nop
 800933c:	370c      	adds	r7, #12
 800933e:	46bd      	mov	sp, r7
 8009340:	bc80      	pop	{r7}
 8009342:	4770      	bx	lr
 8009344:	58000400 	.word	0x58000400
 8009348:	e000ed00 	.word	0xe000ed00

0800934c <LL_PWR_IsEnabledBkUpAccess>:
{
 800934c:	b480      	push	{r7}
 800934e:	af00      	add	r7, sp, #0
  return ((READ_BIT(PWR->CR1, PWR_CR1_DBP) == (PWR_CR1_DBP)) ? 1UL : 0UL);
 8009350:	4b06      	ldr	r3, [pc, #24]	; (800936c <LL_PWR_IsEnabledBkUpAccess+0x20>)
 8009352:	681b      	ldr	r3, [r3, #0]
 8009354:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8009358:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800935c:	d101      	bne.n	8009362 <LL_PWR_IsEnabledBkUpAccess+0x16>
 800935e:	2301      	movs	r3, #1
 8009360:	e000      	b.n	8009364 <LL_PWR_IsEnabledBkUpAccess+0x18>
 8009362:	2300      	movs	r3, #0
}
 8009364:	4618      	mov	r0, r3
 8009366:	46bd      	mov	sp, r7
 8009368:	bc80      	pop	{r7}
 800936a:	4770      	bx	lr
 800936c:	58000400 	.word	0x58000400

08009370 <LL_RCC_HSE_EnableTcxo>:
{
 8009370:	b480      	push	{r7}
 8009372:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_HSEBYPPWR);
 8009374:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8009378:	681b      	ldr	r3, [r3, #0]
 800937a:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 800937e:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8009382:	6013      	str	r3, [r2, #0]
}
 8009384:	bf00      	nop
 8009386:	46bd      	mov	sp, r7
 8009388:	bc80      	pop	{r7}
 800938a:	4770      	bx	lr

0800938c <LL_RCC_HSE_DisableTcxo>:
{
 800938c:	b480      	push	{r7}
 800938e:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_HSEBYPPWR);
 8009390:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8009394:	681b      	ldr	r3, [r3, #0]
 8009396:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 800939a:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 800939e:	6013      	str	r3, [r2, #0]
}
 80093a0:	bf00      	nop
 80093a2:	46bd      	mov	sp, r7
 80093a4:	bc80      	pop	{r7}
 80093a6:	4770      	bx	lr

080093a8 <LL_RCC_HSE_IsEnabledDiv2>:
{
 80093a8:	b480      	push	{r7}
 80093aa:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSEPRE) == (RCC_CR_HSEPRE)) ? 1UL : 0UL);
 80093ac:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80093b0:	681b      	ldr	r3, [r3, #0]
 80093b2:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80093b6:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80093ba:	d101      	bne.n	80093c0 <LL_RCC_HSE_IsEnabledDiv2+0x18>
 80093bc:	2301      	movs	r3, #1
 80093be:	e000      	b.n	80093c2 <LL_RCC_HSE_IsEnabledDiv2+0x1a>
 80093c0:	2300      	movs	r3, #0
}
 80093c2:	4618      	mov	r0, r3
 80093c4:	46bd      	mov	sp, r7
 80093c6:	bc80      	pop	{r7}
 80093c8:	4770      	bx	lr

080093ca <LL_RCC_HSE_Enable>:
{
 80093ca:	b480      	push	{r7}
 80093cc:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_HSEON);
 80093ce:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80093d2:	681b      	ldr	r3, [r3, #0]
 80093d4:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80093d8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80093dc:	6013      	str	r3, [r2, #0]
}
 80093de:	bf00      	nop
 80093e0:	46bd      	mov	sp, r7
 80093e2:	bc80      	pop	{r7}
 80093e4:	4770      	bx	lr

080093e6 <LL_RCC_HSE_Disable>:
{
 80093e6:	b480      	push	{r7}
 80093e8:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_HSEON);
 80093ea:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80093ee:	681b      	ldr	r3, [r3, #0]
 80093f0:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80093f4:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80093f8:	6013      	str	r3, [r2, #0]
}
 80093fa:	bf00      	nop
 80093fc:	46bd      	mov	sp, r7
 80093fe:	bc80      	pop	{r7}
 8009400:	4770      	bx	lr

08009402 <LL_RCC_HSE_IsReady>:
{
 8009402:	b480      	push	{r7}
 8009404:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSERDY) == (RCC_CR_HSERDY)) ? 1UL : 0UL);
 8009406:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800940a:	681b      	ldr	r3, [r3, #0]
 800940c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8009410:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8009414:	d101      	bne.n	800941a <LL_RCC_HSE_IsReady+0x18>
 8009416:	2301      	movs	r3, #1
 8009418:	e000      	b.n	800941c <LL_RCC_HSE_IsReady+0x1a>
 800941a:	2300      	movs	r3, #0
}
 800941c:	4618      	mov	r0, r3
 800941e:	46bd      	mov	sp, r7
 8009420:	bc80      	pop	{r7}
 8009422:	4770      	bx	lr

08009424 <LL_RCC_HSI_Enable>:
{
 8009424:	b480      	push	{r7}
 8009426:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_HSION);
 8009428:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800942c:	681b      	ldr	r3, [r3, #0]
 800942e:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8009432:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8009436:	6013      	str	r3, [r2, #0]
}
 8009438:	bf00      	nop
 800943a:	46bd      	mov	sp, r7
 800943c:	bc80      	pop	{r7}
 800943e:	4770      	bx	lr

08009440 <LL_RCC_HSI_Disable>:
{
 8009440:	b480      	push	{r7}
 8009442:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_HSION);
 8009444:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8009448:	681b      	ldr	r3, [r3, #0]
 800944a:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 800944e:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8009452:	6013      	str	r3, [r2, #0]
}
 8009454:	bf00      	nop
 8009456:	46bd      	mov	sp, r7
 8009458:	bc80      	pop	{r7}
 800945a:	4770      	bx	lr

0800945c <LL_RCC_HSI_IsReady>:
{
 800945c:	b480      	push	{r7}
 800945e:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) == (RCC_CR_HSIRDY)) ? 1UL : 0UL);
 8009460:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8009464:	681b      	ldr	r3, [r3, #0]
 8009466:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800946a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800946e:	d101      	bne.n	8009474 <LL_RCC_HSI_IsReady+0x18>
 8009470:	2301      	movs	r3, #1
 8009472:	e000      	b.n	8009476 <LL_RCC_HSI_IsReady+0x1a>
 8009474:	2300      	movs	r3, #0
}
 8009476:	4618      	mov	r0, r3
 8009478:	46bd      	mov	sp, r7
 800947a:	bc80      	pop	{r7}
 800947c:	4770      	bx	lr

0800947e <LL_RCC_HSI_SetCalibTrimming>:
{
 800947e:	b480      	push	{r7}
 8009480:	b083      	sub	sp, #12
 8009482:	af00      	add	r7, sp, #0
 8009484:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->ICSCR, RCC_ICSCR_HSITRIM, Value << RCC_ICSCR_HSITRIM_Pos);
 8009486:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800948a:	685b      	ldr	r3, [r3, #4]
 800948c:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8009490:	687b      	ldr	r3, [r7, #4]
 8009492:	061b      	lsls	r3, r3, #24
 8009494:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8009498:	4313      	orrs	r3, r2
 800949a:	604b      	str	r3, [r1, #4]
}
 800949c:	bf00      	nop
 800949e:	370c      	adds	r7, #12
 80094a0:	46bd      	mov	sp, r7
 80094a2:	bc80      	pop	{r7}
 80094a4:	4770      	bx	lr

080094a6 <LL_RCC_LSE_IsReady>:
{
 80094a6:	b480      	push	{r7}
 80094a8:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == (RCC_BDCR_LSERDY)) ? 1UL : 0UL);
 80094aa:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80094ae:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80094b2:	f003 0302 	and.w	r3, r3, #2
 80094b6:	2b02      	cmp	r3, #2
 80094b8:	d101      	bne.n	80094be <LL_RCC_LSE_IsReady+0x18>
 80094ba:	2301      	movs	r3, #1
 80094bc:	e000      	b.n	80094c0 <LL_RCC_LSE_IsReady+0x1a>
 80094be:	2300      	movs	r3, #0
}
 80094c0:	4618      	mov	r0, r3
 80094c2:	46bd      	mov	sp, r7
 80094c4:	bc80      	pop	{r7}
 80094c6:	4770      	bx	lr

080094c8 <LL_RCC_LSI_Enable>:
{
 80094c8:	b480      	push	{r7}
 80094ca:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CSR, RCC_CSR_LSION);
 80094cc:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80094d0:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80094d4:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80094d8:	f043 0301 	orr.w	r3, r3, #1
 80094dc:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
}
 80094e0:	bf00      	nop
 80094e2:	46bd      	mov	sp, r7
 80094e4:	bc80      	pop	{r7}
 80094e6:	4770      	bx	lr

080094e8 <LL_RCC_LSI_Disable>:
{
 80094e8:	b480      	push	{r7}
 80094ea:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CSR, RCC_CSR_LSION);
 80094ec:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80094f0:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80094f4:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80094f8:	f023 0301 	bic.w	r3, r3, #1
 80094fc:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
}
 8009500:	bf00      	nop
 8009502:	46bd      	mov	sp, r7
 8009504:	bc80      	pop	{r7}
 8009506:	4770      	bx	lr

08009508 <LL_RCC_LSI_IsReady>:
{
 8009508:	b480      	push	{r7}
 800950a:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == (RCC_CSR_LSIRDY)) ? 1UL : 0UL);
 800950c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8009510:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8009514:	f003 0302 	and.w	r3, r3, #2
 8009518:	2b02      	cmp	r3, #2
 800951a:	d101      	bne.n	8009520 <LL_RCC_LSI_IsReady+0x18>
 800951c:	2301      	movs	r3, #1
 800951e:	e000      	b.n	8009522 <LL_RCC_LSI_IsReady+0x1a>
 8009520:	2300      	movs	r3, #0
}
 8009522:	4618      	mov	r0, r3
 8009524:	46bd      	mov	sp, r7
 8009526:	bc80      	pop	{r7}
 8009528:	4770      	bx	lr

0800952a <LL_RCC_MSI_Enable>:
{
 800952a:	b480      	push	{r7}
 800952c:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_MSION);
 800952e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8009532:	681b      	ldr	r3, [r3, #0]
 8009534:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8009538:	f043 0301 	orr.w	r3, r3, #1
 800953c:	6013      	str	r3, [r2, #0]
}
 800953e:	bf00      	nop
 8009540:	46bd      	mov	sp, r7
 8009542:	bc80      	pop	{r7}
 8009544:	4770      	bx	lr

08009546 <LL_RCC_MSI_Disable>:
{
 8009546:	b480      	push	{r7}
 8009548:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_MSION);
 800954a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800954e:	681b      	ldr	r3, [r3, #0]
 8009550:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8009554:	f023 0301 	bic.w	r3, r3, #1
 8009558:	6013      	str	r3, [r2, #0]
}
 800955a:	bf00      	nop
 800955c:	46bd      	mov	sp, r7
 800955e:	bc80      	pop	{r7}
 8009560:	4770      	bx	lr

08009562 <LL_RCC_MSI_IsReady>:
{
 8009562:	b480      	push	{r7}
 8009564:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_MSIRDY) == (RCC_CR_MSIRDY)) ? 1UL : 0UL);
 8009566:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800956a:	681b      	ldr	r3, [r3, #0]
 800956c:	f003 0302 	and.w	r3, r3, #2
 8009570:	2b02      	cmp	r3, #2
 8009572:	d101      	bne.n	8009578 <LL_RCC_MSI_IsReady+0x16>
 8009574:	2301      	movs	r3, #1
 8009576:	e000      	b.n	800957a <LL_RCC_MSI_IsReady+0x18>
 8009578:	2300      	movs	r3, #0
}
 800957a:	4618      	mov	r0, r3
 800957c:	46bd      	mov	sp, r7
 800957e:	bc80      	pop	{r7}
 8009580:	4770      	bx	lr

08009582 <LL_RCC_MSI_IsEnabledRangeSelect>:
{
 8009582:	b480      	push	{r7}
 8009584:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == (RCC_CR_MSIRGSEL)) ? 1UL : 0UL);
 8009586:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800958a:	681b      	ldr	r3, [r3, #0]
 800958c:	f003 0308 	and.w	r3, r3, #8
 8009590:	2b08      	cmp	r3, #8
 8009592:	d101      	bne.n	8009598 <LL_RCC_MSI_IsEnabledRangeSelect+0x16>
 8009594:	2301      	movs	r3, #1
 8009596:	e000      	b.n	800959a <LL_RCC_MSI_IsEnabledRangeSelect+0x18>
 8009598:	2300      	movs	r3, #0
}
 800959a:	4618      	mov	r0, r3
 800959c:	46bd      	mov	sp, r7
 800959e:	bc80      	pop	{r7}
 80095a0:	4770      	bx	lr

080095a2 <LL_RCC_MSI_GetRange>:
{
 80095a2:	b480      	push	{r7}
 80095a4:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CR, RCC_CR_MSIRANGE));
 80095a6:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80095aa:	681b      	ldr	r3, [r3, #0]
 80095ac:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
}
 80095b0:	4618      	mov	r0, r3
 80095b2:	46bd      	mov	sp, r7
 80095b4:	bc80      	pop	{r7}
 80095b6:	4770      	bx	lr

080095b8 <LL_RCC_MSI_GetRangeAfterStandby>:
{
 80095b8:	b480      	push	{r7}
 80095ba:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE));
 80095bc:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80095c0:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80095c4:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
}
 80095c8:	4618      	mov	r0, r3
 80095ca:	46bd      	mov	sp, r7
 80095cc:	bc80      	pop	{r7}
 80095ce:	4770      	bx	lr

080095d0 <LL_RCC_MSI_SetCalibTrimming>:
{
 80095d0:	b480      	push	{r7}
 80095d2:	b083      	sub	sp, #12
 80095d4:	af00      	add	r7, sp, #0
 80095d6:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->ICSCR, RCC_ICSCR_MSITRIM, Value << RCC_ICSCR_MSITRIM_Pos);
 80095d8:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80095dc:	685b      	ldr	r3, [r3, #4]
 80095de:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 80095e2:	687b      	ldr	r3, [r7, #4]
 80095e4:	021b      	lsls	r3, r3, #8
 80095e6:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80095ea:	4313      	orrs	r3, r2
 80095ec:	604b      	str	r3, [r1, #4]
}
 80095ee:	bf00      	nop
 80095f0:	370c      	adds	r7, #12
 80095f2:	46bd      	mov	sp, r7
 80095f4:	bc80      	pop	{r7}
 80095f6:	4770      	bx	lr

080095f8 <LL_RCC_SetSysClkSource>:
{
 80095f8:	b480      	push	{r7}
 80095fa:	b083      	sub	sp, #12
 80095fc:	af00      	add	r7, sp, #0
 80095fe:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, Source);
 8009600:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8009604:	689b      	ldr	r3, [r3, #8]
 8009606:	f023 0203 	bic.w	r2, r3, #3
 800960a:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 800960e:	687b      	ldr	r3, [r7, #4]
 8009610:	4313      	orrs	r3, r2
 8009612:	608b      	str	r3, [r1, #8]
}
 8009614:	bf00      	nop
 8009616:	370c      	adds	r7, #12
 8009618:	46bd      	mov	sp, r7
 800961a:	bc80      	pop	{r7}
 800961c:	4770      	bx	lr

0800961e <LL_RCC_GetSysClkSource>:
{
 800961e:	b480      	push	{r7}
 8009620:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 8009622:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8009626:	689b      	ldr	r3, [r3, #8]
 8009628:	f003 030c 	and.w	r3, r3, #12
}
 800962c:	4618      	mov	r0, r3
 800962e:	46bd      	mov	sp, r7
 8009630:	bc80      	pop	{r7}
 8009632:	4770      	bx	lr

08009634 <LL_RCC_SetAHBPrescaler>:
{
 8009634:	b480      	push	{r7}
 8009636:	b083      	sub	sp, #12
 8009638:	af00      	add	r7, sp, #0
 800963a:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, Prescaler);
 800963c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8009640:	689b      	ldr	r3, [r3, #8]
 8009642:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8009646:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 800964a:	687b      	ldr	r3, [r7, #4]
 800964c:	4313      	orrs	r3, r2
 800964e:	608b      	str	r3, [r1, #8]
}
 8009650:	bf00      	nop
 8009652:	370c      	adds	r7, #12
 8009654:	46bd      	mov	sp, r7
 8009656:	bc80      	pop	{r7}
 8009658:	4770      	bx	lr

0800965a <LL_C2_RCC_SetAHBPrescaler>:
{
 800965a:	b480      	push	{r7}
 800965c:	b083      	sub	sp, #12
 800965e:	af00      	add	r7, sp, #0
 8009660:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->EXTCFGR, RCC_EXTCFGR_C2HPRE, Prescaler);
 8009662:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8009666:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
 800966a:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800966e:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8009672:	687b      	ldr	r3, [r7, #4]
 8009674:	4313      	orrs	r3, r2
 8009676:	f8c1 3108 	str.w	r3, [r1, #264]	; 0x108
}
 800967a:	bf00      	nop
 800967c:	370c      	adds	r7, #12
 800967e:	46bd      	mov	sp, r7
 8009680:	bc80      	pop	{r7}
 8009682:	4770      	bx	lr

08009684 <LL_RCC_SetAHB3Prescaler>:
{
 8009684:	b480      	push	{r7}
 8009686:	b083      	sub	sp, #12
 8009688:	af00      	add	r7, sp, #0
 800968a:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->EXTCFGR, RCC_EXTCFGR_SHDHPRE, Prescaler >> 4);
 800968c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8009690:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
 8009694:	f023 020f 	bic.w	r2, r3, #15
 8009698:	687b      	ldr	r3, [r7, #4]
 800969a:	091b      	lsrs	r3, r3, #4
 800969c:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80096a0:	4313      	orrs	r3, r2
 80096a2:	f8c1 3108 	str.w	r3, [r1, #264]	; 0x108
}
 80096a6:	bf00      	nop
 80096a8:	370c      	adds	r7, #12
 80096aa:	46bd      	mov	sp, r7
 80096ac:	bc80      	pop	{r7}
 80096ae:	4770      	bx	lr

080096b0 <LL_RCC_SetAPB1Prescaler>:
{
 80096b0:	b480      	push	{r7}
 80096b2:	b083      	sub	sp, #12
 80096b4:	af00      	add	r7, sp, #0
 80096b6:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, Prescaler);
 80096b8:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80096bc:	689b      	ldr	r3, [r3, #8]
 80096be:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80096c2:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80096c6:	687b      	ldr	r3, [r7, #4]
 80096c8:	4313      	orrs	r3, r2
 80096ca:	608b      	str	r3, [r1, #8]
}
 80096cc:	bf00      	nop
 80096ce:	370c      	adds	r7, #12
 80096d0:	46bd      	mov	sp, r7
 80096d2:	bc80      	pop	{r7}
 80096d4:	4770      	bx	lr

080096d6 <LL_RCC_SetAPB2Prescaler>:
{
 80096d6:	b480      	push	{r7}
 80096d8:	b083      	sub	sp, #12
 80096da:	af00      	add	r7, sp, #0
 80096dc:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, Prescaler);
 80096de:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80096e2:	689b      	ldr	r3, [r3, #8]
 80096e4:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 80096e8:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80096ec:	687b      	ldr	r3, [r7, #4]
 80096ee:	4313      	orrs	r3, r2
 80096f0:	608b      	str	r3, [r1, #8]
}
 80096f2:	bf00      	nop
 80096f4:	370c      	adds	r7, #12
 80096f6:	46bd      	mov	sp, r7
 80096f8:	bc80      	pop	{r7}
 80096fa:	4770      	bx	lr

080096fc <LL_RCC_GetAHBPrescaler>:
{
 80096fc:	b480      	push	{r7}
 80096fe:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE));
 8009700:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8009704:	689b      	ldr	r3, [r3, #8]
 8009706:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
}
 800970a:	4618      	mov	r0, r3
 800970c:	46bd      	mov	sp, r7
 800970e:	bc80      	pop	{r7}
 8009710:	4770      	bx	lr

08009712 <LL_RCC_GetAHB3Prescaler>:
{
 8009712:	b480      	push	{r7}
 8009714:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->EXTCFGR, RCC_EXTCFGR_SHDHPRE) << 4);
 8009716:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800971a:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
 800971e:	011b      	lsls	r3, r3, #4
 8009720:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
}
 8009724:	4618      	mov	r0, r3
 8009726:	46bd      	mov	sp, r7
 8009728:	bc80      	pop	{r7}
 800972a:	4770      	bx	lr

0800972c <LL_RCC_GetAPB1Prescaler>:
{
 800972c:	b480      	push	{r7}
 800972e:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1));
 8009730:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8009734:	689b      	ldr	r3, [r3, #8]
 8009736:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
}
 800973a:	4618      	mov	r0, r3
 800973c:	46bd      	mov	sp, r7
 800973e:	bc80      	pop	{r7}
 8009740:	4770      	bx	lr

08009742 <LL_RCC_GetAPB2Prescaler>:
{
 8009742:	b480      	push	{r7}
 8009744:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2));
 8009746:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800974a:	689b      	ldr	r3, [r3, #8]
 800974c:	f403 5360 	and.w	r3, r3, #14336	; 0x3800
}
 8009750:	4618      	mov	r0, r3
 8009752:	46bd      	mov	sp, r7
 8009754:	bc80      	pop	{r7}
 8009756:	4770      	bx	lr

08009758 <LL_RCC_ConfigMCO>:
{
 8009758:	b480      	push	{r7}
 800975a:	b083      	sub	sp, #12
 800975c:	af00      	add	r7, sp, #0
 800975e:	6078      	str	r0, [r7, #4]
 8009760:	6039      	str	r1, [r7, #0]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_MCOSEL | RCC_CFGR_MCOPRE, MCOxSource | MCOxPrescaler);
 8009762:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8009766:	689b      	ldr	r3, [r3, #8]
 8009768:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 800976c:	6879      	ldr	r1, [r7, #4]
 800976e:	683b      	ldr	r3, [r7, #0]
 8009770:	430b      	orrs	r3, r1
 8009772:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8009776:	4313      	orrs	r3, r2
 8009778:	608b      	str	r3, [r1, #8]
}
 800977a:	bf00      	nop
 800977c:	370c      	adds	r7, #12
 800977e:	46bd      	mov	sp, r7
 8009780:	bc80      	pop	{r7}
 8009782:	4770      	bx	lr

08009784 <LL_RCC_PLL_Enable>:
  * @brief  Enable PLL
  * @rmtoll CR           PLLON         LL_RCC_PLL_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL_Enable(void)
{
 8009784:	b480      	push	{r7}
 8009786:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_PLLON);
 8009788:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800978c:	681b      	ldr	r3, [r3, #0]
 800978e:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8009792:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8009796:	6013      	str	r3, [r2, #0]
}
 8009798:	bf00      	nop
 800979a:	46bd      	mov	sp, r7
 800979c:	bc80      	pop	{r7}
 800979e:	4770      	bx	lr

080097a0 <LL_RCC_PLL_Disable>:
  * @note Cannot be disabled if the PLL clock is used as the system clock
  * @rmtoll CR           PLLON         LL_RCC_PLL_Disable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL_Disable(void)
{
 80097a0:	b480      	push	{r7}
 80097a2:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_PLLON);
 80097a4:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80097a8:	681b      	ldr	r3, [r3, #0]
 80097aa:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80097ae:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80097b2:	6013      	str	r3, [r2, #0]
}
 80097b4:	bf00      	nop
 80097b6:	46bd      	mov	sp, r7
 80097b8:	bc80      	pop	{r7}
 80097ba:	4770      	bx	lr

080097bc <LL_RCC_PLL_IsReady>:
  * @brief  Check if PLL Ready
  * @rmtoll CR           PLLRDY        LL_RCC_PLL_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_IsReady(void)
{
 80097bc:	b480      	push	{r7}
 80097be:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_PLLRDY) == (RCC_CR_PLLRDY)) ? 1UL : 0UL);
 80097c0:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80097c4:	681b      	ldr	r3, [r3, #0]
 80097c6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80097ca:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 80097ce:	d101      	bne.n	80097d4 <LL_RCC_PLL_IsReady+0x18>
 80097d0:	2301      	movs	r3, #1
 80097d2:	e000      	b.n	80097d6 <LL_RCC_PLL_IsReady+0x1a>
 80097d4:	2300      	movs	r3, #0
}
 80097d6:	4618      	mov	r0, r3
 80097d8:	46bd      	mov	sp, r7
 80097da:	bc80      	pop	{r7}
 80097dc:	4770      	bx	lr

080097de <LL_RCC_PLL_GetN>:
  * @brief  Get Main PLL multiplication factor for VCO
  * @rmtoll PLLCFGR      PLLN          LL_RCC_PLL_GetN
  * @retval Between 6 and 127
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetN(void)
{
 80097de:	b480      	push	{r7}
 80097e0:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >>  RCC_PLLCFGR_PLLN_Pos);
 80097e2:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80097e6:	68db      	ldr	r3, [r3, #12]
 80097e8:	0a1b      	lsrs	r3, r3, #8
 80097ea:	f003 037f 	and.w	r3, r3, #127	; 0x7f
}
 80097ee:	4618      	mov	r0, r3
 80097f0:	46bd      	mov	sp, r7
 80097f2:	bc80      	pop	{r7}
 80097f4:	4770      	bx	lr

080097f6 <LL_RCC_PLL_GetR>:
  *         @arg @ref LL_RCC_PLLR_DIV_6
  *         @arg @ref LL_RCC_PLLR_DIV_7
  *         @arg @ref LL_RCC_PLLR_DIV_8
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetR(void)
{
 80097f6:	b480      	push	{r7}
 80097f8:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR));
 80097fa:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80097fe:	68db      	ldr	r3, [r3, #12]
 8009800:	f003 4360 	and.w	r3, r3, #3758096384	; 0xe0000000
}
 8009804:	4618      	mov	r0, r3
 8009806:	46bd      	mov	sp, r7
 8009808:	bc80      	pop	{r7}
 800980a:	4770      	bx	lr

0800980c <LL_RCC_PLL_GetDivider>:
  *         @arg @ref LL_RCC_PLLM_DIV_6
  *         @arg @ref LL_RCC_PLLM_DIV_7
  *         @arg @ref LL_RCC_PLLM_DIV_8
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetDivider(void)
{
 800980c:	b480      	push	{r7}
 800980e:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM));
 8009810:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8009814:	68db      	ldr	r3, [r3, #12]
 8009816:	f003 0370 	and.w	r3, r3, #112	; 0x70
}
 800981a:	4618      	mov	r0, r3
 800981c:	46bd      	mov	sp, r7
 800981e:	bc80      	pop	{r7}
 8009820:	4770      	bx	lr

08009822 <LL_RCC_PLL_GetMainSource>:
  *         @arg @ref LL_RCC_PLLSOURCE_MSI
  *         @arg @ref LL_RCC_PLLSOURCE_HSI
  *         @arg @ref LL_RCC_PLLSOURCE_HSE
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetMainSource(void)
{
 8009822:	b480      	push	{r7}
 8009824:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC));
 8009826:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800982a:	68db      	ldr	r3, [r3, #12]
 800982c:	f003 0303 	and.w	r3, r3, #3
}
 8009830:	4618      	mov	r0, r3
 8009832:	46bd      	mov	sp, r7
 8009834:	bc80      	pop	{r7}
 8009836:	4770      	bx	lr

08009838 <LL_RCC_IsActiveFlag_HPRE>:
  * @brief  Check if HCLK1 prescaler flag value has been applied or not
  * @rmtoll CFGR         HPREF       LL_RCC_IsActiveFlag_HPRE
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_HPRE(void)
{
 8009838:	b480      	push	{r7}
 800983a:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CFGR, RCC_CFGR_HPREF) == (RCC_CFGR_HPREF)) ? 1UL : 0UL);
 800983c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8009840:	689b      	ldr	r3, [r3, #8]
 8009842:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8009846:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800984a:	d101      	bne.n	8009850 <LL_RCC_IsActiveFlag_HPRE+0x18>
 800984c:	2301      	movs	r3, #1
 800984e:	e000      	b.n	8009852 <LL_RCC_IsActiveFlag_HPRE+0x1a>
 8009850:	2300      	movs	r3, #0
}
 8009852:	4618      	mov	r0, r3
 8009854:	46bd      	mov	sp, r7
 8009856:	bc80      	pop	{r7}
 8009858:	4770      	bx	lr

0800985a <LL_RCC_IsActiveFlag_C2HPRE>:
  * @brief  Check if HCLK2 prescaler flag value has been applied or not
  * @rmtoll EXTCFGR         C2HPREF       LL_RCC_IsActiveFlag_C2HPRE
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_C2HPRE(void)
{
 800985a:	b480      	push	{r7}
 800985c:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->EXTCFGR, RCC_EXTCFGR_C2HPREF) == (RCC_EXTCFGR_C2HPREF)) ? 1UL : 0UL);
 800985e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8009862:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
 8009866:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800986a:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800986e:	d101      	bne.n	8009874 <LL_RCC_IsActiveFlag_C2HPRE+0x1a>
 8009870:	2301      	movs	r3, #1
 8009872:	e000      	b.n	8009876 <LL_RCC_IsActiveFlag_C2HPRE+0x1c>
 8009874:	2300      	movs	r3, #0
}
 8009876:	4618      	mov	r0, r3
 8009878:	46bd      	mov	sp, r7
 800987a:	bc80      	pop	{r7}
 800987c:	4770      	bx	lr

0800987e <LL_RCC_IsActiveFlag_SHDHPRE>:
  * @brief  Check if HCLK3 prescaler flag value has been applied or not
  * @rmtoll EXTCFGR         SHDHPREF       LL_RCC_IsActiveFlag_SHDHPRE
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_SHDHPRE(void)
{
 800987e:	b480      	push	{r7}
 8009880:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->EXTCFGR, RCC_EXTCFGR_SHDHPREF) == (RCC_EXTCFGR_SHDHPREF)) ? 1UL : 0UL);
 8009882:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8009886:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
 800988a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800988e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8009892:	d101      	bne.n	8009898 <LL_RCC_IsActiveFlag_SHDHPRE+0x1a>
 8009894:	2301      	movs	r3, #1
 8009896:	e000      	b.n	800989a <LL_RCC_IsActiveFlag_SHDHPRE+0x1c>
 8009898:	2300      	movs	r3, #0
}
 800989a:	4618      	mov	r0, r3
 800989c:	46bd      	mov	sp, r7
 800989e:	bc80      	pop	{r7}
 80098a0:	4770      	bx	lr

080098a2 <LL_RCC_IsActiveFlag_PPRE1>:
  * @brief  Check if PLCK1 prescaler flag value has been applied or not
  * @rmtoll CFGR         PPRE1F       LL_RCC_IsActiveFlag_PPRE1
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_PPRE1(void)
{
 80098a2:	b480      	push	{r7}
 80098a4:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1F) == (RCC_CFGR_PPRE1F)) ? 1UL : 0UL);
 80098a6:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80098aa:	689b      	ldr	r3, [r3, #8]
 80098ac:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80098b0:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 80098b4:	d101      	bne.n	80098ba <LL_RCC_IsActiveFlag_PPRE1+0x18>
 80098b6:	2301      	movs	r3, #1
 80098b8:	e000      	b.n	80098bc <LL_RCC_IsActiveFlag_PPRE1+0x1a>
 80098ba:	2300      	movs	r3, #0
}
 80098bc:	4618      	mov	r0, r3
 80098be:	46bd      	mov	sp, r7
 80098c0:	bc80      	pop	{r7}
 80098c2:	4770      	bx	lr

080098c4 <LL_RCC_IsActiveFlag_PPRE2>:
  * @brief  Check if PLCK2 prescaler flag value has been applied or not
  * @rmtoll CFGR         PPRE2F       LL_RCC_IsActiveFlag_PPRE2
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_PPRE2(void)
{
 80098c4:	b480      	push	{r7}
 80098c6:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2F) == (RCC_CFGR_PPRE2F)) ? 1UL : 0UL);
 80098c8:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80098cc:	689b      	ldr	r3, [r3, #8]
 80098ce:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80098d2:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 80098d6:	d101      	bne.n	80098dc <LL_RCC_IsActiveFlag_PPRE2+0x18>
 80098d8:	2301      	movs	r3, #1
 80098da:	e000      	b.n	80098de <LL_RCC_IsActiveFlag_PPRE2+0x1a>
 80098dc:	2300      	movs	r3, #0
}
 80098de:	4618      	mov	r0, r3
 80098e0:	46bd      	mov	sp, r7
 80098e2:	bc80      	pop	{r7}
 80098e4:	4770      	bx	lr

080098e6 <LL_AHB2_GRP1_EnableClock>:
{
 80098e6:	b480      	push	{r7}
 80098e8:	b085      	sub	sp, #20
 80098ea:	af00      	add	r7, sp, #0
 80098ec:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB2ENR, Periphs);
 80098ee:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80098f2:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80098f4:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80098f8:	687b      	ldr	r3, [r7, #4]
 80098fa:	4313      	orrs	r3, r2
 80098fc:	64cb      	str	r3, [r1, #76]	; 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 80098fe:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8009902:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8009904:	687b      	ldr	r3, [r7, #4]
 8009906:	4013      	ands	r3, r2
 8009908:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 800990a:	68fb      	ldr	r3, [r7, #12]
}
 800990c:	bf00      	nop
 800990e:	3714      	adds	r7, #20
 8009910:	46bd      	mov	sp, r7
 8009912:	bc80      	pop	{r7}
 8009914:	4770      	bx	lr
	...

08009918 <HAL_RCC_OscConfig>:
  *         contains the configuration information for the RCC Oscillators.
  * @note   The PLL is not disabled when used as system clock.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8009918:	b580      	push	{r7, lr}
 800991a:	b088      	sub	sp, #32
 800991c:	af00      	add	r7, sp, #0
 800991e:	6078      	str	r0, [r7, #4]
  uint32_t sysclk_source;
  uint32_t pll_config;
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8009920:	687b      	ldr	r3, [r7, #4]
 8009922:	2b00      	cmp	r3, #0
 8009924:	d101      	bne.n	800992a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8009926:	2301      	movs	r3, #1
 8009928:	e38a      	b.n	800a040 <HAL_RCC_OscConfig+0x728>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800992a:	f7ff fe78 	bl	800961e <LL_RCC_GetSysClkSource>
 800992e:	61f8      	str	r0, [r7, #28]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8009930:	f7ff ff77 	bl	8009822 <LL_RCC_PLL_GetMainSource>
 8009934:	61b8      	str	r0, [r7, #24]

  /*----------------------------- MSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8009936:	687b      	ldr	r3, [r7, #4]
 8009938:	681b      	ldr	r3, [r3, #0]
 800993a:	f003 0320 	and.w	r3, r3, #32
 800993e:	2b00      	cmp	r3, #0
 8009940:	f000 80c9 	beq.w	8009ad6 <HAL_RCC_OscConfig+0x1be>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSI_CALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* When the MSI is used as system clock it will not be disabled */
    if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI) ||
 8009944:	69fb      	ldr	r3, [r7, #28]
 8009946:	2b00      	cmp	r3, #0
 8009948:	d005      	beq.n	8009956 <HAL_RCC_OscConfig+0x3e>
 800994a:	69fb      	ldr	r3, [r7, #28]
 800994c:	2b0c      	cmp	r3, #12
 800994e:	d17b      	bne.n	8009a48 <HAL_RCC_OscConfig+0x130>
        ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_MSI)))
 8009950:	69bb      	ldr	r3, [r7, #24]
 8009952:	2b01      	cmp	r3, #1
 8009954:	d178      	bne.n	8009a48 <HAL_RCC_OscConfig+0x130>
    {
      if ((LL_RCC_MSI_IsReady() != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8009956:	f7ff fe04 	bl	8009562 <LL_RCC_MSI_IsReady>
 800995a:	4603      	mov	r3, r0
 800995c:	2b00      	cmp	r3, #0
 800995e:	d005      	beq.n	800996c <HAL_RCC_OscConfig+0x54>
 8009960:	687b      	ldr	r3, [r7, #4]
 8009962:	6a1b      	ldr	r3, [r3, #32]
 8009964:	2b00      	cmp	r3, #0
 8009966:	d101      	bne.n	800996c <HAL_RCC_OscConfig+0x54>
      {
        return HAL_ERROR;
 8009968:	2301      	movs	r3, #1
 800996a:	e369      	b.n	800a040 <HAL_RCC_OscConfig+0x728>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the AHB3 clock
           and the supply voltage of the device. */
        if (RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 800996c:	687b      	ldr	r3, [r7, #4]
 800996e:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8009970:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8009974:	681b      	ldr	r3, [r3, #0]
 8009976:	f003 0308 	and.w	r3, r3, #8
 800997a:	2b00      	cmp	r3, #0
 800997c:	d005      	beq.n	800998a <HAL_RCC_OscConfig+0x72>
 800997e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8009982:	681b      	ldr	r3, [r3, #0]
 8009984:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8009988:	e006      	b.n	8009998 <HAL_RCC_OscConfig+0x80>
 800998a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800998e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8009992:	091b      	lsrs	r3, r3, #4
 8009994:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8009998:	4293      	cmp	r3, r2
 800999a:	d222      	bcs.n	80099e2 <HAL_RCC_OscConfig+0xca>
        {
          /* First increase number of wait states update if necessary */
          if (RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 800999c:	687b      	ldr	r3, [r7, #4]
 800999e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80099a0:	4618      	mov	r0, r3
 80099a2:	f000 fd91 	bl	800a4c8 <RCC_SetFlashLatencyFromMSIRange>
 80099a6:	4603      	mov	r3, r0
 80099a8:	2b00      	cmp	r3, #0
 80099aa:	d001      	beq.n	80099b0 <HAL_RCC_OscConfig+0x98>
          {
            return HAL_ERROR;
 80099ac:	2301      	movs	r3, #1
 80099ae:	e347      	b.n	800a040 <HAL_RCC_OscConfig+0x728>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80099b0:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80099b4:	681b      	ldr	r3, [r3, #0]
 80099b6:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80099ba:	f043 0308 	orr.w	r3, r3, #8
 80099be:	6013      	str	r3, [r2, #0]
 80099c0:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80099c4:	681b      	ldr	r3, [r3, #0]
 80099c6:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80099ca:	687b      	ldr	r3, [r7, #4]
 80099cc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80099ce:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80099d2:	4313      	orrs	r3, r2
 80099d4:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80099d6:	687b      	ldr	r3, [r7, #4]
 80099d8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80099da:	4618      	mov	r0, r3
 80099dc:	f7ff fdf8 	bl	80095d0 <LL_RCC_MSI_SetCalibTrimming>
 80099e0:	e021      	b.n	8009a26 <HAL_RCC_OscConfig+0x10e>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80099e2:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80099e6:	681b      	ldr	r3, [r3, #0]
 80099e8:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80099ec:	f043 0308 	orr.w	r3, r3, #8
 80099f0:	6013      	str	r3, [r2, #0]
 80099f2:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80099f6:	681b      	ldr	r3, [r3, #0]
 80099f8:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80099fc:	687b      	ldr	r3, [r7, #4]
 80099fe:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009a00:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8009a04:	4313      	orrs	r3, r2
 8009a06:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8009a08:	687b      	ldr	r3, [r7, #4]
 8009a0a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009a0c:	4618      	mov	r0, r3
 8009a0e:	f7ff fddf 	bl	80095d0 <LL_RCC_MSI_SetCalibTrimming>

          /* Decrease number of wait states update if necessary */
          if (RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8009a12:	687b      	ldr	r3, [r7, #4]
 8009a14:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009a16:	4618      	mov	r0, r3
 8009a18:	f000 fd56 	bl	800a4c8 <RCC_SetFlashLatencyFromMSIRange>
 8009a1c:	4603      	mov	r3, r0
 8009a1e:	2b00      	cmp	r3, #0
 8009a20:	d001      	beq.n	8009a26 <HAL_RCC_OscConfig+0x10e>
          {
            return HAL_ERROR;
 8009a22:	2301      	movs	r3, #1
 8009a24:	e30c      	b.n	800a040 <HAL_RCC_OscConfig+0x728>
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetHCLKFreq();
 8009a26:	f000 fd17 	bl	800a458 <HAL_RCC_GetHCLKFreq>
 8009a2a:	4602      	mov	r2, r0
 8009a2c:	4bb4      	ldr	r3, [pc, #720]	; (8009d00 <HAL_RCC_OscConfig+0x3e8>)
 8009a2e:	601a      	str	r2, [r3, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8009a30:	4bb4      	ldr	r3, [pc, #720]	; (8009d04 <HAL_RCC_OscConfig+0x3ec>)
 8009a32:	681b      	ldr	r3, [r3, #0]
 8009a34:	4618      	mov	r0, r3
 8009a36:	f7fa fe45 	bl	80046c4 <HAL_InitTick>
 8009a3a:	4603      	mov	r3, r0
 8009a3c:	74fb      	strb	r3, [r7, #19]
        if (status != HAL_OK)
 8009a3e:	7cfb      	ldrb	r3, [r7, #19]
 8009a40:	2b00      	cmp	r3, #0
 8009a42:	d047      	beq.n	8009ad4 <HAL_RCC_OscConfig+0x1bc>
        {
          return status;
 8009a44:	7cfb      	ldrb	r3, [r7, #19]
 8009a46:	e2fb      	b.n	800a040 <HAL_RCC_OscConfig+0x728>
      }
    }
    else
    {
      /* Check the MSI State */
      if (RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8009a48:	687b      	ldr	r3, [r7, #4]
 8009a4a:	6a1b      	ldr	r3, [r3, #32]
 8009a4c:	2b00      	cmp	r3, #0
 8009a4e:	d02c      	beq.n	8009aaa <HAL_RCC_OscConfig+0x192>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8009a50:	f7ff fd6b 	bl	800952a <LL_RCC_MSI_Enable>

        /* Get timeout */
        tickstart = HAL_GetTick();
 8009a54:	f7fa fe40 	bl	80046d8 <HAL_GetTick>
 8009a58:	6178      	str	r0, [r7, #20]

        /* Wait till MSI is ready */
        while (LL_RCC_MSI_IsReady() == 0U)
 8009a5a:	e008      	b.n	8009a6e <HAL_RCC_OscConfig+0x156>
        {
          if ((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8009a5c:	f7fa fe3c 	bl	80046d8 <HAL_GetTick>
 8009a60:	4602      	mov	r2, r0
 8009a62:	697b      	ldr	r3, [r7, #20]
 8009a64:	1ad3      	subs	r3, r2, r3
 8009a66:	2b02      	cmp	r3, #2
 8009a68:	d901      	bls.n	8009a6e <HAL_RCC_OscConfig+0x156>
          {
            return HAL_TIMEOUT;
 8009a6a:	2303      	movs	r3, #3
 8009a6c:	e2e8      	b.n	800a040 <HAL_RCC_OscConfig+0x728>
        while (LL_RCC_MSI_IsReady() == 0U)
 8009a6e:	f7ff fd78 	bl	8009562 <LL_RCC_MSI_IsReady>
 8009a72:	4603      	mov	r3, r0
 8009a74:	2b00      	cmp	r3, #0
 8009a76:	d0f1      	beq.n	8009a5c <HAL_RCC_OscConfig+0x144>
          }
        }

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8009a78:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8009a7c:	681b      	ldr	r3, [r3, #0]
 8009a7e:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8009a82:	f043 0308 	orr.w	r3, r3, #8
 8009a86:	6013      	str	r3, [r2, #0]
 8009a88:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8009a8c:	681b      	ldr	r3, [r3, #0]
 8009a8e:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8009a92:	687b      	ldr	r3, [r7, #4]
 8009a94:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009a96:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8009a9a:	4313      	orrs	r3, r2
 8009a9c:	600b      	str	r3, [r1, #0]
        /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8009a9e:	687b      	ldr	r3, [r7, #4]
 8009aa0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009aa2:	4618      	mov	r0, r3
 8009aa4:	f7ff fd94 	bl	80095d0 <LL_RCC_MSI_SetCalibTrimming>
 8009aa8:	e015      	b.n	8009ad6 <HAL_RCC_OscConfig+0x1be>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8009aaa:	f7ff fd4c 	bl	8009546 <LL_RCC_MSI_Disable>

        /* Get timeout */
        tickstart = HAL_GetTick();
 8009aae:	f7fa fe13 	bl	80046d8 <HAL_GetTick>
 8009ab2:	6178      	str	r0, [r7, #20]

        /* Wait till MSI is disabled */
        while (LL_RCC_MSI_IsReady() != 0U)
 8009ab4:	e008      	b.n	8009ac8 <HAL_RCC_OscConfig+0x1b0>
        {
          if ((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8009ab6:	f7fa fe0f 	bl	80046d8 <HAL_GetTick>
 8009aba:	4602      	mov	r2, r0
 8009abc:	697b      	ldr	r3, [r7, #20]
 8009abe:	1ad3      	subs	r3, r2, r3
 8009ac0:	2b02      	cmp	r3, #2
 8009ac2:	d901      	bls.n	8009ac8 <HAL_RCC_OscConfig+0x1b0>
          {
            return HAL_TIMEOUT;
 8009ac4:	2303      	movs	r3, #3
 8009ac6:	e2bb      	b.n	800a040 <HAL_RCC_OscConfig+0x728>
        while (LL_RCC_MSI_IsReady() != 0U)
 8009ac8:	f7ff fd4b 	bl	8009562 <LL_RCC_MSI_IsReady>
 8009acc:	4603      	mov	r3, r0
 8009ace:	2b00      	cmp	r3, #0
 8009ad0:	d1f1      	bne.n	8009ab6 <HAL_RCC_OscConfig+0x19e>
 8009ad2:	e000      	b.n	8009ad6 <HAL_RCC_OscConfig+0x1be>
      if ((LL_RCC_MSI_IsReady() != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8009ad4:	bf00      	nop
      }
    }
  }

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8009ad6:	687b      	ldr	r3, [r7, #4]
 8009ad8:	681b      	ldr	r3, [r3, #0]
 8009ada:	f003 0301 	and.w	r3, r3, #1
 8009ade:	2b00      	cmp	r3, #0
 8009ae0:	d05f      	beq.n	8009ba2 <HAL_RCC_OscConfig+0x28a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE) ||
 8009ae2:	69fb      	ldr	r3, [r7, #28]
 8009ae4:	2b08      	cmp	r3, #8
 8009ae6:	d005      	beq.n	8009af4 <HAL_RCC_OscConfig+0x1dc>
 8009ae8:	69fb      	ldr	r3, [r7, #28]
 8009aea:	2b0c      	cmp	r3, #12
 8009aec:	d10d      	bne.n	8009b0a <HAL_RCC_OscConfig+0x1f2>
        ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSE)))
 8009aee:	69bb      	ldr	r3, [r7, #24]
 8009af0:	2b03      	cmp	r3, #3
 8009af2:	d10a      	bne.n	8009b0a <HAL_RCC_OscConfig+0x1f2>
    {
      if ((LL_RCC_HSE_IsReady() != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8009af4:	f7ff fc85 	bl	8009402 <LL_RCC_HSE_IsReady>
 8009af8:	4603      	mov	r3, r0
 8009afa:	2b00      	cmp	r3, #0
 8009afc:	d050      	beq.n	8009ba0 <HAL_RCC_OscConfig+0x288>
 8009afe:	687b      	ldr	r3, [r7, #4]
 8009b00:	685b      	ldr	r3, [r3, #4]
 8009b02:	2b00      	cmp	r3, #0
 8009b04:	d14c      	bne.n	8009ba0 <HAL_RCC_OscConfig+0x288>
      {
        return HAL_ERROR;
 8009b06:	2301      	movs	r3, #1
 8009b08:	e29a      	b.n	800a040 <HAL_RCC_OscConfig+0x728>
      /* Set the new HSE configuration ---------------------------------------*/
      /* Check HSE division factor */
      assert_param(IS_RCC_HSEDIV(RCC_OscInitStruct->HSEDiv));

      /* Set HSE division factor */
      MODIFY_REG(RCC->CR, RCC_CR_HSEPRE, RCC_OscInitStruct->HSEDiv);
 8009b0a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8009b0e:	681b      	ldr	r3, [r3, #0]
 8009b10:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8009b14:	687b      	ldr	r3, [r7, #4]
 8009b16:	689b      	ldr	r3, [r3, #8]
 8009b18:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8009b1c:	4313      	orrs	r3, r2
 8009b1e:	600b      	str	r3, [r1, #0]

      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8009b20:	687b      	ldr	r3, [r7, #4]
 8009b22:	685b      	ldr	r3, [r3, #4]
 8009b24:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8009b28:	d102      	bne.n	8009b30 <HAL_RCC_OscConfig+0x218>
 8009b2a:	f7ff fc4e 	bl	80093ca <LL_RCC_HSE_Enable>
 8009b2e:	e00d      	b.n	8009b4c <HAL_RCC_OscConfig+0x234>
 8009b30:	687b      	ldr	r3, [r7, #4]
 8009b32:	685b      	ldr	r3, [r3, #4]
 8009b34:	f5b3 1f04 	cmp.w	r3, #2162688	; 0x210000
 8009b38:	d104      	bne.n	8009b44 <HAL_RCC_OscConfig+0x22c>
 8009b3a:	f7ff fc19 	bl	8009370 <LL_RCC_HSE_EnableTcxo>
 8009b3e:	f7ff fc44 	bl	80093ca <LL_RCC_HSE_Enable>
 8009b42:	e003      	b.n	8009b4c <HAL_RCC_OscConfig+0x234>
 8009b44:	f7ff fc4f 	bl	80093e6 <LL_RCC_HSE_Disable>
 8009b48:	f7ff fc20 	bl	800938c <LL_RCC_HSE_DisableTcxo>

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8009b4c:	687b      	ldr	r3, [r7, #4]
 8009b4e:	685b      	ldr	r3, [r3, #4]
 8009b50:	2b00      	cmp	r3, #0
 8009b52:	d012      	beq.n	8009b7a <HAL_RCC_OscConfig+0x262>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009b54:	f7fa fdc0 	bl	80046d8 <HAL_GetTick>
 8009b58:	6178      	str	r0, [r7, #20]

        /* Wait till HSE is ready */
        while (LL_RCC_HSE_IsReady() == 0U)
 8009b5a:	e008      	b.n	8009b6e <HAL_RCC_OscConfig+0x256>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8009b5c:	f7fa fdbc 	bl	80046d8 <HAL_GetTick>
 8009b60:	4602      	mov	r2, r0
 8009b62:	697b      	ldr	r3, [r7, #20]
 8009b64:	1ad3      	subs	r3, r2, r3
 8009b66:	2b64      	cmp	r3, #100	; 0x64
 8009b68:	d901      	bls.n	8009b6e <HAL_RCC_OscConfig+0x256>
          {
            return HAL_TIMEOUT;
 8009b6a:	2303      	movs	r3, #3
 8009b6c:	e268      	b.n	800a040 <HAL_RCC_OscConfig+0x728>
        while (LL_RCC_HSE_IsReady() == 0U)
 8009b6e:	f7ff fc48 	bl	8009402 <LL_RCC_HSE_IsReady>
 8009b72:	4603      	mov	r3, r0
 8009b74:	2b00      	cmp	r3, #0
 8009b76:	d0f1      	beq.n	8009b5c <HAL_RCC_OscConfig+0x244>
 8009b78:	e013      	b.n	8009ba2 <HAL_RCC_OscConfig+0x28a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009b7a:	f7fa fdad 	bl	80046d8 <HAL_GetTick>
 8009b7e:	6178      	str	r0, [r7, #20]

        /* Wait till HSE is disabled */
        while (LL_RCC_HSE_IsReady() != 0U)
 8009b80:	e008      	b.n	8009b94 <HAL_RCC_OscConfig+0x27c>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8009b82:	f7fa fda9 	bl	80046d8 <HAL_GetTick>
 8009b86:	4602      	mov	r2, r0
 8009b88:	697b      	ldr	r3, [r7, #20]
 8009b8a:	1ad3      	subs	r3, r2, r3
 8009b8c:	2b64      	cmp	r3, #100	; 0x64
 8009b8e:	d901      	bls.n	8009b94 <HAL_RCC_OscConfig+0x27c>
          {
            return HAL_TIMEOUT;
 8009b90:	2303      	movs	r3, #3
 8009b92:	e255      	b.n	800a040 <HAL_RCC_OscConfig+0x728>
        while (LL_RCC_HSE_IsReady() != 0U)
 8009b94:	f7ff fc35 	bl	8009402 <LL_RCC_HSE_IsReady>
 8009b98:	4603      	mov	r3, r0
 8009b9a:	2b00      	cmp	r3, #0
 8009b9c:	d1f1      	bne.n	8009b82 <HAL_RCC_OscConfig+0x26a>
 8009b9e:	e000      	b.n	8009ba2 <HAL_RCC_OscConfig+0x28a>
      if ((LL_RCC_HSE_IsReady() != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8009ba0:	bf00      	nop
      }
    }
  }

  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8009ba2:	687b      	ldr	r3, [r7, #4]
 8009ba4:	681b      	ldr	r3, [r3, #0]
 8009ba6:	f003 0302 	and.w	r3, r3, #2
 8009baa:	2b00      	cmp	r3, #0
 8009bac:	d04b      	beq.n	8009c46 <HAL_RCC_OscConfig+0x32e>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI) ||
 8009bae:	69fb      	ldr	r3, [r7, #28]
 8009bb0:	2b04      	cmp	r3, #4
 8009bb2:	d005      	beq.n	8009bc0 <HAL_RCC_OscConfig+0x2a8>
 8009bb4:	69fb      	ldr	r3, [r7, #28]
 8009bb6:	2b0c      	cmp	r3, #12
 8009bb8:	d113      	bne.n	8009be2 <HAL_RCC_OscConfig+0x2ca>
        ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSI)))
 8009bba:	69bb      	ldr	r3, [r7, #24]
 8009bbc:	2b02      	cmp	r3, #2
 8009bbe:	d110      	bne.n	8009be2 <HAL_RCC_OscConfig+0x2ca>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((LL_RCC_HSI_IsReady() != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8009bc0:	f7ff fc4c 	bl	800945c <LL_RCC_HSI_IsReady>
 8009bc4:	4603      	mov	r3, r0
 8009bc6:	2b00      	cmp	r3, #0
 8009bc8:	d005      	beq.n	8009bd6 <HAL_RCC_OscConfig+0x2be>
 8009bca:	687b      	ldr	r3, [r7, #4]
 8009bcc:	691b      	ldr	r3, [r3, #16]
 8009bce:	2b00      	cmp	r3, #0
 8009bd0:	d101      	bne.n	8009bd6 <HAL_RCC_OscConfig+0x2be>
      {
        return HAL_ERROR;
 8009bd2:	2301      	movs	r3, #1
 8009bd4:	e234      	b.n	800a040 <HAL_RCC_OscConfig+0x728>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8009bd6:	687b      	ldr	r3, [r7, #4]
 8009bd8:	695b      	ldr	r3, [r3, #20]
 8009bda:	4618      	mov	r0, r3
 8009bdc:	f7ff fc4f 	bl	800947e <LL_RCC_HSI_SetCalibTrimming>
      if ((LL_RCC_HSI_IsReady() != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8009be0:	e031      	b.n	8009c46 <HAL_RCC_OscConfig+0x32e>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8009be2:	687b      	ldr	r3, [r7, #4]
 8009be4:	691b      	ldr	r3, [r3, #16]
 8009be6:	2b00      	cmp	r3, #0
 8009be8:	d019      	beq.n	8009c1e <HAL_RCC_OscConfig+0x306>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8009bea:	f7ff fc1b 	bl	8009424 <LL_RCC_HSI_Enable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009bee:	f7fa fd73 	bl	80046d8 <HAL_GetTick>
 8009bf2:	6178      	str	r0, [r7, #20]

        /* Wait till HSI is ready */
        while (LL_RCC_HSI_IsReady() == 0U)
 8009bf4:	e008      	b.n	8009c08 <HAL_RCC_OscConfig+0x2f0>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8009bf6:	f7fa fd6f 	bl	80046d8 <HAL_GetTick>
 8009bfa:	4602      	mov	r2, r0
 8009bfc:	697b      	ldr	r3, [r7, #20]
 8009bfe:	1ad3      	subs	r3, r2, r3
 8009c00:	2b02      	cmp	r3, #2
 8009c02:	d901      	bls.n	8009c08 <HAL_RCC_OscConfig+0x2f0>
          {
            return HAL_TIMEOUT;
 8009c04:	2303      	movs	r3, #3
 8009c06:	e21b      	b.n	800a040 <HAL_RCC_OscConfig+0x728>
        while (LL_RCC_HSI_IsReady() == 0U)
 8009c08:	f7ff fc28 	bl	800945c <LL_RCC_HSI_IsReady>
 8009c0c:	4603      	mov	r3, r0
 8009c0e:	2b00      	cmp	r3, #0
 8009c10:	d0f1      	beq.n	8009bf6 <HAL_RCC_OscConfig+0x2de>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8009c12:	687b      	ldr	r3, [r7, #4]
 8009c14:	695b      	ldr	r3, [r3, #20]
 8009c16:	4618      	mov	r0, r3
 8009c18:	f7ff fc31 	bl	800947e <LL_RCC_HSI_SetCalibTrimming>
 8009c1c:	e013      	b.n	8009c46 <HAL_RCC_OscConfig+0x32e>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8009c1e:	f7ff fc0f 	bl	8009440 <LL_RCC_HSI_Disable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009c22:	f7fa fd59 	bl	80046d8 <HAL_GetTick>
 8009c26:	6178      	str	r0, [r7, #20]

        /* Wait till HSI is disabled */
        while (LL_RCC_HSI_IsReady() != 0U)
 8009c28:	e008      	b.n	8009c3c <HAL_RCC_OscConfig+0x324>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8009c2a:	f7fa fd55 	bl	80046d8 <HAL_GetTick>
 8009c2e:	4602      	mov	r2, r0
 8009c30:	697b      	ldr	r3, [r7, #20]
 8009c32:	1ad3      	subs	r3, r2, r3
 8009c34:	2b02      	cmp	r3, #2
 8009c36:	d901      	bls.n	8009c3c <HAL_RCC_OscConfig+0x324>
          {
            return HAL_TIMEOUT;
 8009c38:	2303      	movs	r3, #3
 8009c3a:	e201      	b.n	800a040 <HAL_RCC_OscConfig+0x728>
        while (LL_RCC_HSI_IsReady() != 0U)
 8009c3c:	f7ff fc0e 	bl	800945c <LL_RCC_HSI_IsReady>
 8009c40:	4603      	mov	r3, r0
 8009c42:	2b00      	cmp	r3, #0
 8009c44:	d1f1      	bne.n	8009c2a <HAL_RCC_OscConfig+0x312>
      }
    }
  }

  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8009c46:	687b      	ldr	r3, [r7, #4]
 8009c48:	681b      	ldr	r3, [r3, #0]
 8009c4a:	f003 0308 	and.w	r3, r3, #8
 8009c4e:	2b00      	cmp	r3, #0
 8009c50:	d06e      	beq.n	8009d30 <HAL_RCC_OscConfig+0x418>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8009c52:	687b      	ldr	r3, [r7, #4]
 8009c54:	699b      	ldr	r3, [r3, #24]
 8009c56:	2b00      	cmp	r3, #0
 8009c58:	d056      	beq.n	8009d08 <HAL_RCC_OscConfig+0x3f0>
    {
      uint32_t csr_temp = RCC->CSR;
 8009c5a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8009c5e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8009c62:	60fb      	str	r3, [r7, #12]

      /* Check LSI division factor */
      assert_param(IS_RCC_LSIDIV(RCC_OscInitStruct->LSIDiv));

      if (RCC_OscInitStruct->LSIDiv != (csr_temp & RCC_CSR_LSIPRE))
 8009c64:	687b      	ldr	r3, [r7, #4]
 8009c66:	69da      	ldr	r2, [r3, #28]
 8009c68:	68fb      	ldr	r3, [r7, #12]
 8009c6a:	f003 0310 	and.w	r3, r3, #16
 8009c6e:	429a      	cmp	r2, r3
 8009c70:	d031      	beq.n	8009cd6 <HAL_RCC_OscConfig+0x3be>
      {
        if (((csr_temp & RCC_CSR_LSIRDY) == RCC_CSR_LSIRDY) && \
 8009c72:	68fb      	ldr	r3, [r7, #12]
 8009c74:	f003 0302 	and.w	r3, r3, #2
 8009c78:	2b00      	cmp	r3, #0
 8009c7a:	d006      	beq.n	8009c8a <HAL_RCC_OscConfig+0x372>
            ((csr_temp & RCC_CSR_LSION) != RCC_CSR_LSION))
 8009c7c:	68fb      	ldr	r3, [r7, #12]
 8009c7e:	f003 0301 	and.w	r3, r3, #1
        if (((csr_temp & RCC_CSR_LSIRDY) == RCC_CSR_LSIRDY) && \
 8009c82:	2b00      	cmp	r3, #0
 8009c84:	d101      	bne.n	8009c8a <HAL_RCC_OscConfig+0x372>
        {
          /* If LSIRDY is set while LSION is not enabled,
             LSIPRE can't be updated  */
          return HAL_ERROR;
 8009c86:	2301      	movs	r3, #1
 8009c88:	e1da      	b.n	800a040 <HAL_RCC_OscConfig+0x728>
        }

        /* Turn off LSI before changing RCC_CSR_LSIPRE */
        if ((csr_temp & RCC_CSR_LSION) == RCC_CSR_LSION)
 8009c8a:	68fb      	ldr	r3, [r7, #12]
 8009c8c:	f003 0301 	and.w	r3, r3, #1
 8009c90:	2b00      	cmp	r3, #0
 8009c92:	d013      	beq.n	8009cbc <HAL_RCC_OscConfig+0x3a4>
        {
          __HAL_RCC_LSI_DISABLE();
 8009c94:	f7ff fc28 	bl	80094e8 <LL_RCC_LSI_Disable>

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8009c98:	f7fa fd1e 	bl	80046d8 <HAL_GetTick>
 8009c9c:	6178      	str	r0, [r7, #20]

          /* Wait till LSI is disabled */
          while (LL_RCC_LSI_IsReady() != 0U)
 8009c9e:	e008      	b.n	8009cb2 <HAL_RCC_OscConfig+0x39a>
          {
            if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8009ca0:	f7fa fd1a 	bl	80046d8 <HAL_GetTick>
 8009ca4:	4602      	mov	r2, r0
 8009ca6:	697b      	ldr	r3, [r7, #20]
 8009ca8:	1ad3      	subs	r3, r2, r3
 8009caa:	2b11      	cmp	r3, #17
 8009cac:	d901      	bls.n	8009cb2 <HAL_RCC_OscConfig+0x39a>
            {
              return HAL_TIMEOUT;
 8009cae:	2303      	movs	r3, #3
 8009cb0:	e1c6      	b.n	800a040 <HAL_RCC_OscConfig+0x728>
          while (LL_RCC_LSI_IsReady() != 0U)
 8009cb2:	f7ff fc29 	bl	8009508 <LL_RCC_LSI_IsReady>
 8009cb6:	4603      	mov	r3, r0
 8009cb8:	2b00      	cmp	r3, #0
 8009cba:	d1f1      	bne.n	8009ca0 <HAL_RCC_OscConfig+0x388>
            }
          }
        }

        /* Set LSI division factor */
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPRE, RCC_OscInitStruct->LSIDiv);
 8009cbc:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8009cc0:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8009cc4:	f023 0210 	bic.w	r2, r3, #16
 8009cc8:	687b      	ldr	r3, [r7, #4]
 8009cca:	69db      	ldr	r3, [r3, #28]
 8009ccc:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8009cd0:	4313      	orrs	r3, r2
 8009cd2:	f8c1 3094 	str.w	r3, [r1, #148]	; 0x94
      }

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8009cd6:	f7ff fbf7 	bl	80094c8 <LL_RCC_LSI_Enable>

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8009cda:	f7fa fcfd 	bl	80046d8 <HAL_GetTick>
 8009cde:	6178      	str	r0, [r7, #20]

      /* Wait till LSI is ready */
      while (LL_RCC_LSI_IsReady() == 0U)
 8009ce0:	e008      	b.n	8009cf4 <HAL_RCC_OscConfig+0x3dc>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8009ce2:	f7fa fcf9 	bl	80046d8 <HAL_GetTick>
 8009ce6:	4602      	mov	r2, r0
 8009ce8:	697b      	ldr	r3, [r7, #20]
 8009cea:	1ad3      	subs	r3, r2, r3
 8009cec:	2b11      	cmp	r3, #17
 8009cee:	d901      	bls.n	8009cf4 <HAL_RCC_OscConfig+0x3dc>
        {
          return HAL_TIMEOUT;
 8009cf0:	2303      	movs	r3, #3
 8009cf2:	e1a5      	b.n	800a040 <HAL_RCC_OscConfig+0x728>
      while (LL_RCC_LSI_IsReady() == 0U)
 8009cf4:	f7ff fc08 	bl	8009508 <LL_RCC_LSI_IsReady>
 8009cf8:	4603      	mov	r3, r0
 8009cfa:	2b00      	cmp	r3, #0
 8009cfc:	d0f1      	beq.n	8009ce2 <HAL_RCC_OscConfig+0x3ca>
 8009cfe:	e017      	b.n	8009d30 <HAL_RCC_OscConfig+0x418>
 8009d00:	2000007c 	.word	0x2000007c
 8009d04:	20000080 	.word	0x20000080
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8009d08:	f7ff fbee 	bl	80094e8 <LL_RCC_LSI_Disable>

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8009d0c:	f7fa fce4 	bl	80046d8 <HAL_GetTick>
 8009d10:	6178      	str	r0, [r7, #20]

      /* Wait till LSI is disabled */
      while (LL_RCC_LSI_IsReady() != 0U)
 8009d12:	e008      	b.n	8009d26 <HAL_RCC_OscConfig+0x40e>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8009d14:	f7fa fce0 	bl	80046d8 <HAL_GetTick>
 8009d18:	4602      	mov	r2, r0
 8009d1a:	697b      	ldr	r3, [r7, #20]
 8009d1c:	1ad3      	subs	r3, r2, r3
 8009d1e:	2b11      	cmp	r3, #17
 8009d20:	d901      	bls.n	8009d26 <HAL_RCC_OscConfig+0x40e>
        {
          return HAL_TIMEOUT;
 8009d22:	2303      	movs	r3, #3
 8009d24:	e18c      	b.n	800a040 <HAL_RCC_OscConfig+0x728>
      while (LL_RCC_LSI_IsReady() != 0U)
 8009d26:	f7ff fbef 	bl	8009508 <LL_RCC_LSI_IsReady>
 8009d2a:	4603      	mov	r3, r0
 8009d2c:	2b00      	cmp	r3, #0
 8009d2e:	d1f1      	bne.n	8009d14 <HAL_RCC_OscConfig+0x3fc>
      }
    }
  }

  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8009d30:	687b      	ldr	r3, [r7, #4]
 8009d32:	681b      	ldr	r3, [r3, #0]
 8009d34:	f003 0304 	and.w	r3, r3, #4
 8009d38:	2b00      	cmp	r3, #0
 8009d3a:	f000 80d8 	beq.w	8009eee <HAL_RCC_OscConfig+0x5d6>
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */

    if (LL_PWR_IsEnabledBkUpAccess() == 0U)
 8009d3e:	f7ff fb05 	bl	800934c <LL_PWR_IsEnabledBkUpAccess>
 8009d42:	4603      	mov	r3, r0
 8009d44:	2b00      	cmp	r3, #0
 8009d46:	d113      	bne.n	8009d70 <HAL_RCC_OscConfig+0x458>
    {
      /* Enable write access to Backup domain */
      HAL_PWR_EnableBkUpAccess();
 8009d48:	f7ff fa44 	bl	80091d4 <HAL_PWR_EnableBkUpAccess>

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8009d4c:	f7fa fcc4 	bl	80046d8 <HAL_GetTick>
 8009d50:	6178      	str	r0, [r7, #20]

      while (LL_PWR_IsEnabledBkUpAccess() == 0U)
 8009d52:	e008      	b.n	8009d66 <HAL_RCC_OscConfig+0x44e>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8009d54:	f7fa fcc0 	bl	80046d8 <HAL_GetTick>
 8009d58:	4602      	mov	r2, r0
 8009d5a:	697b      	ldr	r3, [r7, #20]
 8009d5c:	1ad3      	subs	r3, r2, r3
 8009d5e:	2b02      	cmp	r3, #2
 8009d60:	d901      	bls.n	8009d66 <HAL_RCC_OscConfig+0x44e>
        {
          return HAL_TIMEOUT;
 8009d62:	2303      	movs	r3, #3
 8009d64:	e16c      	b.n	800a040 <HAL_RCC_OscConfig+0x728>
      while (LL_PWR_IsEnabledBkUpAccess() == 0U)
 8009d66:	f7ff faf1 	bl	800934c <LL_PWR_IsEnabledBkUpAccess>
 8009d6a:	4603      	mov	r3, r0
 8009d6c:	2b00      	cmp	r3, #0
 8009d6e:	d0f1      	beq.n	8009d54 <HAL_RCC_OscConfig+0x43c>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8009d70:	687b      	ldr	r3, [r7, #4]
 8009d72:	68db      	ldr	r3, [r3, #12]
 8009d74:	2b00      	cmp	r3, #0
 8009d76:	d07b      	beq.n	8009e70 <HAL_RCC_OscConfig+0x558>
    {
      /* Enable LSE bypasss (if requested) */
      if ((RCC_OscInitStruct->LSEState == RCC_LSE_BYPASS)
 8009d78:	687b      	ldr	r3, [r7, #4]
 8009d7a:	68db      	ldr	r3, [r3, #12]
 8009d7c:	2b85      	cmp	r3, #133	; 0x85
 8009d7e:	d003      	beq.n	8009d88 <HAL_RCC_OscConfig+0x470>
          || (RCC_OscInitStruct->LSEState == RCC_LSE_BYPASS_RTC_ONLY))
 8009d80:	687b      	ldr	r3, [r7, #4]
 8009d82:	68db      	ldr	r3, [r3, #12]
 8009d84:	2b05      	cmp	r3, #5
 8009d86:	d109      	bne.n	8009d9c <HAL_RCC_OscConfig+0x484>
      {
        /* LSE oscillator bypass enable */
        SET_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 8009d88:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8009d8c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8009d90:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8009d94:	f043 0304 	orr.w	r3, r3, #4
 8009d98:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8009d9c:	f7fa fc9c 	bl	80046d8 <HAL_GetTick>
 8009da0:	6178      	str	r0, [r7, #20]

      /* LSE oscillator enable */
      SET_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 8009da2:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8009da6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8009daa:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8009dae:	f043 0301 	orr.w	r3, r3, #1
 8009db2:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90

      /* Wait till LSE is ready */
      while (LL_RCC_LSE_IsReady() == 0U)
 8009db6:	e00a      	b.n	8009dce <HAL_RCC_OscConfig+0x4b6>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8009db8:	f7fa fc8e 	bl	80046d8 <HAL_GetTick>
 8009dbc:	4602      	mov	r2, r0
 8009dbe:	697b      	ldr	r3, [r7, #20]
 8009dc0:	1ad3      	subs	r3, r2, r3
 8009dc2:	f241 3288 	movw	r2, #5000	; 0x1388
 8009dc6:	4293      	cmp	r3, r2
 8009dc8:	d901      	bls.n	8009dce <HAL_RCC_OscConfig+0x4b6>
        {
          return HAL_TIMEOUT;
 8009dca:	2303      	movs	r3, #3
 8009dcc:	e138      	b.n	800a040 <HAL_RCC_OscConfig+0x728>
      while (LL_RCC_LSE_IsReady() == 0U)
 8009dce:	f7ff fb6a 	bl	80094a6 <LL_RCC_LSE_IsReady>
 8009dd2:	4603      	mov	r3, r0
 8009dd4:	2b00      	cmp	r3, #0
 8009dd6:	d0ef      	beq.n	8009db8 <HAL_RCC_OscConfig+0x4a0>
        }
      }

      /* Enable LSE system clock (if requested) */
      if ((RCC_OscInitStruct->LSEState == RCC_LSE_ON)
 8009dd8:	687b      	ldr	r3, [r7, #4]
 8009dda:	68db      	ldr	r3, [r3, #12]
 8009ddc:	2b81      	cmp	r3, #129	; 0x81
 8009dde:	d003      	beq.n	8009de8 <HAL_RCC_OscConfig+0x4d0>
          || (RCC_OscInitStruct->LSEState == RCC_LSE_BYPASS))
 8009de0:	687b      	ldr	r3, [r7, #4]
 8009de2:	68db      	ldr	r3, [r3, #12]
 8009de4:	2b85      	cmp	r3, #133	; 0x85
 8009de6:	d121      	bne.n	8009e2c <HAL_RCC_OscConfig+0x514>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009de8:	f7fa fc76 	bl	80046d8 <HAL_GetTick>
 8009dec:	6178      	str	r0, [r7, #20]

        SET_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN);
 8009dee:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8009df2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8009df6:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8009dfa:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8009dfe:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90

        /* Wait till LSESYS is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) == 0U)
 8009e02:	e00a      	b.n	8009e1a <HAL_RCC_OscConfig+0x502>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8009e04:	f7fa fc68 	bl	80046d8 <HAL_GetTick>
 8009e08:	4602      	mov	r2, r0
 8009e0a:	697b      	ldr	r3, [r7, #20]
 8009e0c:	1ad3      	subs	r3, r2, r3
 8009e0e:	f241 3288 	movw	r2, #5000	; 0x1388
 8009e12:	4293      	cmp	r3, r2
 8009e14:	d901      	bls.n	8009e1a <HAL_RCC_OscConfig+0x502>
          {
            return HAL_TIMEOUT;
 8009e16:	2303      	movs	r3, #3
 8009e18:	e112      	b.n	800a040 <HAL_RCC_OscConfig+0x728>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) == 0U)
 8009e1a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8009e1e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8009e22:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8009e26:	2b00      	cmp	r3, #0
 8009e28:	d0ec      	beq.n	8009e04 <HAL_RCC_OscConfig+0x4ec>
      if ((RCC_OscInitStruct->LSEState == RCC_LSE_ON)
 8009e2a:	e060      	b.n	8009eee <HAL_RCC_OscConfig+0x5d6>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009e2c:	f7fa fc54 	bl	80046d8 <HAL_GetTick>
 8009e30:	6178      	str	r0, [r7, #20]

        CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN);
 8009e32:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8009e36:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8009e3a:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8009e3e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8009e42:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90

        /* Wait till LSESYSRDY is cleared */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 8009e46:	e00a      	b.n	8009e5e <HAL_RCC_OscConfig+0x546>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8009e48:	f7fa fc46 	bl	80046d8 <HAL_GetTick>
 8009e4c:	4602      	mov	r2, r0
 8009e4e:	697b      	ldr	r3, [r7, #20]
 8009e50:	1ad3      	subs	r3, r2, r3
 8009e52:	f241 3288 	movw	r2, #5000	; 0x1388
 8009e56:	4293      	cmp	r3, r2
 8009e58:	d901      	bls.n	8009e5e <HAL_RCC_OscConfig+0x546>
          {
            return HAL_TIMEOUT;
 8009e5a:	2303      	movs	r3, #3
 8009e5c:	e0f0      	b.n	800a040 <HAL_RCC_OscConfig+0x728>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 8009e5e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8009e62:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8009e66:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8009e6a:	2b00      	cmp	r3, #0
 8009e6c:	d1ec      	bne.n	8009e48 <HAL_RCC_OscConfig+0x530>
 8009e6e:	e03e      	b.n	8009eee <HAL_RCC_OscConfig+0x5d6>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8009e70:	f7fa fc32 	bl	80046d8 <HAL_GetTick>
 8009e74:	6178      	str	r0, [r7, #20]

      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN);
 8009e76:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8009e7a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8009e7e:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8009e82:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8009e86:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90

      /* Wait till LSESYSRDY is cleared */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 8009e8a:	e00a      	b.n	8009ea2 <HAL_RCC_OscConfig+0x58a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8009e8c:	f7fa fc24 	bl	80046d8 <HAL_GetTick>
 8009e90:	4602      	mov	r2, r0
 8009e92:	697b      	ldr	r3, [r7, #20]
 8009e94:	1ad3      	subs	r3, r2, r3
 8009e96:	f241 3288 	movw	r2, #5000	; 0x1388
 8009e9a:	4293      	cmp	r3, r2
 8009e9c:	d901      	bls.n	8009ea2 <HAL_RCC_OscConfig+0x58a>
        {
          return HAL_TIMEOUT;
 8009e9e:	2303      	movs	r3, #3
 8009ea0:	e0ce      	b.n	800a040 <HAL_RCC_OscConfig+0x728>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 8009ea2:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8009ea6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8009eaa:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8009eae:	2b00      	cmp	r3, #0
 8009eb0:	d1ec      	bne.n	8009e8c <HAL_RCC_OscConfig+0x574>
        }
      }

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8009eb2:	f7fa fc11 	bl	80046d8 <HAL_GetTick>
 8009eb6:	6178      	str	r0, [r7, #20]

      /* LSE oscillator disable */
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 8009eb8:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8009ebc:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8009ec0:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8009ec4:	f023 0301 	bic.w	r3, r3, #1
 8009ec8:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90

      /* Wait till LSE is disabled */
      while (LL_RCC_LSE_IsReady() != 0U)
 8009ecc:	e00a      	b.n	8009ee4 <HAL_RCC_OscConfig+0x5cc>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8009ece:	f7fa fc03 	bl	80046d8 <HAL_GetTick>
 8009ed2:	4602      	mov	r2, r0
 8009ed4:	697b      	ldr	r3, [r7, #20]
 8009ed6:	1ad3      	subs	r3, r2, r3
 8009ed8:	f241 3288 	movw	r2, #5000	; 0x1388
 8009edc:	4293      	cmp	r3, r2
 8009ede:	d901      	bls.n	8009ee4 <HAL_RCC_OscConfig+0x5cc>
        {
          return HAL_TIMEOUT;
 8009ee0:	2303      	movs	r3, #3
 8009ee2:	e0ad      	b.n	800a040 <HAL_RCC_OscConfig+0x728>
      while (LL_RCC_LSE_IsReady() != 0U)
 8009ee4:	f7ff fadf 	bl	80094a6 <LL_RCC_LSE_IsReady>
 8009ee8:	4603      	mov	r3, r0
 8009eea:	2b00      	cmp	r3, #0
 8009eec:	d1ef      	bne.n	8009ece <HAL_RCC_OscConfig+0x5b6>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8009eee:	687b      	ldr	r3, [r7, #4]
 8009ef0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009ef2:	2b00      	cmp	r3, #0
 8009ef4:	f000 80a3 	beq.w	800a03e <HAL_RCC_OscConfig+0x726>
  {
    /* Check if the PLL is used as system clock or not */
    if (sysclk_source != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8009ef8:	69fb      	ldr	r3, [r7, #28]
 8009efa:	2b0c      	cmp	r3, #12
 8009efc:	d076      	beq.n	8009fec <HAL_RCC_OscConfig+0x6d4>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8009efe:	687b      	ldr	r3, [r7, #4]
 8009f00:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009f02:	2b02      	cmp	r3, #2
 8009f04:	d14b      	bne.n	8009f9e <HAL_RCC_OscConfig+0x686>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8009f06:	f7ff fc4b 	bl	80097a0 <LL_RCC_PLL_Disable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009f0a:	f7fa fbe5 	bl	80046d8 <HAL_GetTick>
 8009f0e:	6178      	str	r0, [r7, #20]

        /* Wait till PLL is ready */
        while (LL_RCC_PLL_IsReady() != 0U)
 8009f10:	e008      	b.n	8009f24 <HAL_RCC_OscConfig+0x60c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8009f12:	f7fa fbe1 	bl	80046d8 <HAL_GetTick>
 8009f16:	4602      	mov	r2, r0
 8009f18:	697b      	ldr	r3, [r7, #20]
 8009f1a:	1ad3      	subs	r3, r2, r3
 8009f1c:	2b0a      	cmp	r3, #10
 8009f1e:	d901      	bls.n	8009f24 <HAL_RCC_OscConfig+0x60c>
          {
            return HAL_TIMEOUT;
 8009f20:	2303      	movs	r3, #3
 8009f22:	e08d      	b.n	800a040 <HAL_RCC_OscConfig+0x728>
        while (LL_RCC_PLL_IsReady() != 0U)
 8009f24:	f7ff fc4a 	bl	80097bc <LL_RCC_PLL_IsReady>
 8009f28:	4603      	mov	r3, r0
 8009f2a:	2b00      	cmp	r3, #0
 8009f2c:	d1f1      	bne.n	8009f12 <HAL_RCC_OscConfig+0x5fa>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8009f2e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8009f32:	68da      	ldr	r2, [r3, #12]
 8009f34:	4b44      	ldr	r3, [pc, #272]	; (800a048 <HAL_RCC_OscConfig+0x730>)
 8009f36:	4013      	ands	r3, r2
 8009f38:	687a      	ldr	r2, [r7, #4]
 8009f3a:	6b11      	ldr	r1, [r2, #48]	; 0x30
 8009f3c:	687a      	ldr	r2, [r7, #4]
 8009f3e:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8009f40:	4311      	orrs	r1, r2
 8009f42:	687a      	ldr	r2, [r7, #4]
 8009f44:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8009f46:	0212      	lsls	r2, r2, #8
 8009f48:	4311      	orrs	r1, r2
 8009f4a:	687a      	ldr	r2, [r7, #4]
 8009f4c:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8009f4e:	4311      	orrs	r1, r2
 8009f50:	687a      	ldr	r2, [r7, #4]
 8009f52:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8009f54:	4311      	orrs	r1, r2
 8009f56:	687a      	ldr	r2, [r7, #4]
 8009f58:	6c52      	ldr	r2, [r2, #68]	; 0x44
 8009f5a:	430a      	orrs	r2, r1
 8009f5c:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8009f60:	4313      	orrs	r3, r2
 8009f62:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8009f64:	f7ff fc0e 	bl	8009784 <LL_RCC_PLL_Enable>

        /* Enable PLL System Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8009f68:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8009f6c:	68db      	ldr	r3, [r3, #12]
 8009f6e:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8009f72:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8009f76:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009f78:	f7fa fbae 	bl	80046d8 <HAL_GetTick>
 8009f7c:	6178      	str	r0, [r7, #20]

        /* Wait till PLL is ready */
        while (LL_RCC_PLL_IsReady() == 0U)
 8009f7e:	e008      	b.n	8009f92 <HAL_RCC_OscConfig+0x67a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8009f80:	f7fa fbaa 	bl	80046d8 <HAL_GetTick>
 8009f84:	4602      	mov	r2, r0
 8009f86:	697b      	ldr	r3, [r7, #20]
 8009f88:	1ad3      	subs	r3, r2, r3
 8009f8a:	2b0a      	cmp	r3, #10
 8009f8c:	d901      	bls.n	8009f92 <HAL_RCC_OscConfig+0x67a>
          {
            return HAL_TIMEOUT;
 8009f8e:	2303      	movs	r3, #3
 8009f90:	e056      	b.n	800a040 <HAL_RCC_OscConfig+0x728>
        while (LL_RCC_PLL_IsReady() == 0U)
 8009f92:	f7ff fc13 	bl	80097bc <LL_RCC_PLL_IsReady>
 8009f96:	4603      	mov	r3, r0
 8009f98:	2b00      	cmp	r3, #0
 8009f9a:	d0f1      	beq.n	8009f80 <HAL_RCC_OscConfig+0x668>
 8009f9c:	e04f      	b.n	800a03e <HAL_RCC_OscConfig+0x726>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8009f9e:	f7ff fbff 	bl	80097a0 <LL_RCC_PLL_Disable>

        /* Disable all PLL outputs to save power */
        MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PLLSOURCE_NONE);
 8009fa2:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8009fa6:	68db      	ldr	r3, [r3, #12]
 8009fa8:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8009fac:	f023 0303 	bic.w	r3, r3, #3
 8009fb0:	60d3      	str	r3, [r2, #12]

        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_RNGCLK | RCC_PLL_ADCCLK);
 8009fb2:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8009fb6:	68db      	ldr	r3, [r3, #12]
 8009fb8:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8009fbc:	f023 5388 	bic.w	r3, r3, #285212672	; 0x11000000
 8009fc0:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8009fc4:	60d3      	str	r3, [r2, #12]


        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009fc6:	f7fa fb87 	bl	80046d8 <HAL_GetTick>
 8009fca:	6178      	str	r0, [r7, #20]

        /* Wait till PLL is disabled */
        while (LL_RCC_PLL_IsReady() != 0U)
 8009fcc:	e008      	b.n	8009fe0 <HAL_RCC_OscConfig+0x6c8>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8009fce:	f7fa fb83 	bl	80046d8 <HAL_GetTick>
 8009fd2:	4602      	mov	r2, r0
 8009fd4:	697b      	ldr	r3, [r7, #20]
 8009fd6:	1ad3      	subs	r3, r2, r3
 8009fd8:	2b0a      	cmp	r3, #10
 8009fda:	d901      	bls.n	8009fe0 <HAL_RCC_OscConfig+0x6c8>
          {
            return HAL_TIMEOUT;
 8009fdc:	2303      	movs	r3, #3
 8009fde:	e02f      	b.n	800a040 <HAL_RCC_OscConfig+0x728>
        while (LL_RCC_PLL_IsReady() != 0U)
 8009fe0:	f7ff fbec 	bl	80097bc <LL_RCC_PLL_IsReady>
 8009fe4:	4603      	mov	r3, r0
 8009fe6:	2b00      	cmp	r3, #0
 8009fe8:	d1f1      	bne.n	8009fce <HAL_RCC_OscConfig+0x6b6>
 8009fea:	e028      	b.n	800a03e <HAL_RCC_OscConfig+0x726>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8009fec:	687b      	ldr	r3, [r7, #4]
 8009fee:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009ff0:	2b01      	cmp	r3, #1
 8009ff2:	d101      	bne.n	8009ff8 <HAL_RCC_OscConfig+0x6e0>
      {
        return HAL_ERROR;
 8009ff4:	2301      	movs	r3, #1
 8009ff6:	e023      	b.n	800a040 <HAL_RCC_OscConfig+0x728>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8009ff8:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8009ffc:	68db      	ldr	r3, [r3, #12]
 8009ffe:	61bb      	str	r3, [r7, #24]
        if ((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource)
 800a000:	69bb      	ldr	r3, [r7, #24]
 800a002:	f003 0203 	and.w	r2, r3, #3
 800a006:	687b      	ldr	r3, [r7, #4]
 800a008:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a00a:	429a      	cmp	r2, r3
 800a00c:	d115      	bne.n	800a03a <HAL_RCC_OscConfig+0x722>
            || (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)   != RCC_OscInitStruct->PLL.PLLM)
 800a00e:	69bb      	ldr	r3, [r7, #24]
 800a010:	f003 0270 	and.w	r2, r3, #112	; 0x70
 800a014:	687b      	ldr	r3, [r7, #4]
 800a016:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800a018:	429a      	cmp	r2, r3
 800a01a:	d10e      	bne.n	800a03a <HAL_RCC_OscConfig+0x722>
            || (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)   != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos))
 800a01c:	69bb      	ldr	r3, [r7, #24]
 800a01e:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 800a022:	687b      	ldr	r3, [r7, #4]
 800a024:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a026:	021b      	lsls	r3, r3, #8
 800a028:	429a      	cmp	r2, r3
 800a02a:	d106      	bne.n	800a03a <HAL_RCC_OscConfig+0x722>
            || (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)   != RCC_OscInitStruct->PLL.PLLR))
 800a02c:	69bb      	ldr	r3, [r7, #24]
 800a02e:	f003 4260 	and.w	r2, r3, #3758096384	; 0xe0000000
 800a032:	687b      	ldr	r3, [r7, #4]
 800a034:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800a036:	429a      	cmp	r2, r3
 800a038:	d001      	beq.n	800a03e <HAL_RCC_OscConfig+0x726>
        {
          return HAL_ERROR;
 800a03a:	2301      	movs	r3, #1
 800a03c:	e000      	b.n	800a040 <HAL_RCC_OscConfig+0x728>
        }
      }
    }
  }
  return HAL_OK;
 800a03e:	2300      	movs	r3, #0
}
 800a040:	4618      	mov	r0, r3
 800a042:	3720      	adds	r7, #32
 800a044:	46bd      	mov	sp, r7
 800a046:	bd80      	pop	{r7, pc}
 800a048:	11c1808c 	.word	0x11c1808c

0800a04c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK1 not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800a04c:	b580      	push	{r7, lr}
 800a04e:	b084      	sub	sp, #16
 800a050:	af00      	add	r7, sp, #0
 800a052:	6078      	str	r0, [r7, #4]
 800a054:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800a056:	687b      	ldr	r3, [r7, #4]
 800a058:	2b00      	cmp	r3, #0
 800a05a:	d101      	bne.n	800a060 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800a05c:	2301      	movs	r3, #1
 800a05e:	e12c      	b.n	800a2ba <HAL_RCC_ClockConfig+0x26e>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the FLASH clock
    (HCLK3) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800a060:	4b98      	ldr	r3, [pc, #608]	; (800a2c4 <HAL_RCC_ClockConfig+0x278>)
 800a062:	681b      	ldr	r3, [r3, #0]
 800a064:	f003 0307 	and.w	r3, r3, #7
 800a068:	683a      	ldr	r2, [r7, #0]
 800a06a:	429a      	cmp	r2, r3
 800a06c:	d91b      	bls.n	800a0a6 <HAL_RCC_ClockConfig+0x5a>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800a06e:	4b95      	ldr	r3, [pc, #596]	; (800a2c4 <HAL_RCC_ClockConfig+0x278>)
 800a070:	681b      	ldr	r3, [r3, #0]
 800a072:	f023 0207 	bic.w	r2, r3, #7
 800a076:	4993      	ldr	r1, [pc, #588]	; (800a2c4 <HAL_RCC_ClockConfig+0x278>)
 800a078:	683b      	ldr	r3, [r7, #0]
 800a07a:	4313      	orrs	r3, r2
 800a07c:	600b      	str	r3, [r1, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800a07e:	f7fa fb2b 	bl	80046d8 <HAL_GetTick>
 800a082:	60f8      	str	r0, [r7, #12]

    /* Check that the new number of wait states is taken into account to access the Flash
       memory by reading the FLASH_ACR register */
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800a084:	e008      	b.n	800a098 <HAL_RCC_ClockConfig+0x4c>
    {
      if ((HAL_GetTick() - tickstart) > LATENCY_TIMEOUT_VALUE)
 800a086:	f7fa fb27 	bl	80046d8 <HAL_GetTick>
 800a08a:	4602      	mov	r2, r0
 800a08c:	68fb      	ldr	r3, [r7, #12]
 800a08e:	1ad3      	subs	r3, r2, r3
 800a090:	2b02      	cmp	r3, #2
 800a092:	d901      	bls.n	800a098 <HAL_RCC_ClockConfig+0x4c>
      {
        return HAL_TIMEOUT;
 800a094:	2303      	movs	r3, #3
 800a096:	e110      	b.n	800a2ba <HAL_RCC_ClockConfig+0x26e>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800a098:	4b8a      	ldr	r3, [pc, #552]	; (800a2c4 <HAL_RCC_ClockConfig+0x278>)
 800a09a:	681b      	ldr	r3, [r3, #0]
 800a09c:	f003 0307 	and.w	r3, r3, #7
 800a0a0:	683a      	ldr	r2, [r7, #0]
 800a0a2:	429a      	cmp	r2, r3
 800a0a4:	d1ef      	bne.n	800a086 <HAL_RCC_ClockConfig+0x3a>
      }
    }
  }

  /*-------------------------- HCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800a0a6:	687b      	ldr	r3, [r7, #4]
 800a0a8:	681b      	ldr	r3, [r3, #0]
 800a0aa:	f003 0302 	and.w	r3, r3, #2
 800a0ae:	2b00      	cmp	r3, #0
 800a0b0:	d016      	beq.n	800a0e0 <HAL_RCC_ClockConfig+0x94>
  {
    assert_param(IS_RCC_HCLKx(RCC_ClkInitStruct->AHBCLKDivider));
    LL_RCC_SetAHBPrescaler(RCC_ClkInitStruct->AHBCLKDivider);
 800a0b2:	687b      	ldr	r3, [r7, #4]
 800a0b4:	689b      	ldr	r3, [r3, #8]
 800a0b6:	4618      	mov	r0, r3
 800a0b8:	f7ff fabc 	bl	8009634 <LL_RCC_SetAHBPrescaler>

    /* HCLK1 prescaler flag when value applied */
    tickstart = HAL_GetTick();
 800a0bc:	f7fa fb0c 	bl	80046d8 <HAL_GetTick>
 800a0c0:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_HPRE() == 0U)
 800a0c2:	e008      	b.n	800a0d6 <HAL_RCC_ClockConfig+0x8a>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 800a0c4:	f7fa fb08 	bl	80046d8 <HAL_GetTick>
 800a0c8:	4602      	mov	r2, r0
 800a0ca:	68fb      	ldr	r3, [r7, #12]
 800a0cc:	1ad3      	subs	r3, r2, r3
 800a0ce:	2b02      	cmp	r3, #2
 800a0d0:	d901      	bls.n	800a0d6 <HAL_RCC_ClockConfig+0x8a>
      {
        return HAL_TIMEOUT;
 800a0d2:	2303      	movs	r3, #3
 800a0d4:	e0f1      	b.n	800a2ba <HAL_RCC_ClockConfig+0x26e>
    while (LL_RCC_IsActiveFlag_HPRE() == 0U)
 800a0d6:	f7ff fbaf 	bl	8009838 <LL_RCC_IsActiveFlag_HPRE>
 800a0da:	4603      	mov	r3, r0
 800a0dc:	2b00      	cmp	r3, #0
 800a0de:	d0f1      	beq.n	800a0c4 <HAL_RCC_ClockConfig+0x78>
    }
  }

#if defined(DUAL_CORE)
  /*-------------------------- HCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK2) == RCC_CLOCKTYPE_HCLK2)
 800a0e0:	687b      	ldr	r3, [r7, #4]
 800a0e2:	681b      	ldr	r3, [r3, #0]
 800a0e4:	f003 0320 	and.w	r3, r3, #32
 800a0e8:	2b00      	cmp	r3, #0
 800a0ea:	d016      	beq.n	800a11a <HAL_RCC_ClockConfig+0xce>
  {
    assert_param(IS_RCC_HCLKx(RCC_ClkInitStruct->AHBCLK2Divider));
    LL_C2_RCC_SetAHBPrescaler(RCC_ClkInitStruct->AHBCLK2Divider);
 800a0ec:	687b      	ldr	r3, [r7, #4]
 800a0ee:	695b      	ldr	r3, [r3, #20]
 800a0f0:	4618      	mov	r0, r3
 800a0f2:	f7ff fab2 	bl	800965a <LL_C2_RCC_SetAHBPrescaler>

    /* HCLK2 prescaler flag when value applied */
    tickstart = HAL_GetTick();
 800a0f6:	f7fa faef 	bl	80046d8 <HAL_GetTick>
 800a0fa:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_C2HPRE() == 0U)
 800a0fc:	e008      	b.n	800a110 <HAL_RCC_ClockConfig+0xc4>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 800a0fe:	f7fa faeb 	bl	80046d8 <HAL_GetTick>
 800a102:	4602      	mov	r2, r0
 800a104:	68fb      	ldr	r3, [r7, #12]
 800a106:	1ad3      	subs	r3, r2, r3
 800a108:	2b02      	cmp	r3, #2
 800a10a:	d901      	bls.n	800a110 <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_TIMEOUT;
 800a10c:	2303      	movs	r3, #3
 800a10e:	e0d4      	b.n	800a2ba <HAL_RCC_ClockConfig+0x26e>
    while (LL_RCC_IsActiveFlag_C2HPRE() == 0U)
 800a110:	f7ff fba3 	bl	800985a <LL_RCC_IsActiveFlag_C2HPRE>
 800a114:	4603      	mov	r3, r0
 800a116:	2b00      	cmp	r3, #0
 800a118:	d0f1      	beq.n	800a0fe <HAL_RCC_ClockConfig+0xb2>
    }
  }
#endif /* DUAL_CORE */

  /*-------------------------- HCLK3 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK3) == RCC_CLOCKTYPE_HCLK3)
 800a11a:	687b      	ldr	r3, [r7, #4]
 800a11c:	681b      	ldr	r3, [r3, #0]
 800a11e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a122:	2b00      	cmp	r3, #0
 800a124:	d016      	beq.n	800a154 <HAL_RCC_ClockConfig+0x108>
  {
    assert_param(IS_RCC_HCLKx(RCC_ClkInitStruct->AHBCLK3Divider));
    LL_RCC_SetAHB3Prescaler(RCC_ClkInitStruct->AHBCLK3Divider);
 800a126:	687b      	ldr	r3, [r7, #4]
 800a128:	699b      	ldr	r3, [r3, #24]
 800a12a:	4618      	mov	r0, r3
 800a12c:	f7ff faaa 	bl	8009684 <LL_RCC_SetAHB3Prescaler>

    /* AHB shared prescaler flag when value applied */
    tickstart = HAL_GetTick();
 800a130:	f7fa fad2 	bl	80046d8 <HAL_GetTick>
 800a134:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_SHDHPRE() == 0U)
 800a136:	e008      	b.n	800a14a <HAL_RCC_ClockConfig+0xfe>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 800a138:	f7fa face 	bl	80046d8 <HAL_GetTick>
 800a13c:	4602      	mov	r2, r0
 800a13e:	68fb      	ldr	r3, [r7, #12]
 800a140:	1ad3      	subs	r3, r2, r3
 800a142:	2b02      	cmp	r3, #2
 800a144:	d901      	bls.n	800a14a <HAL_RCC_ClockConfig+0xfe>
      {
        return HAL_TIMEOUT;
 800a146:	2303      	movs	r3, #3
 800a148:	e0b7      	b.n	800a2ba <HAL_RCC_ClockConfig+0x26e>
    while (LL_RCC_IsActiveFlag_SHDHPRE() == 0U)
 800a14a:	f7ff fb98 	bl	800987e <LL_RCC_IsActiveFlag_SHDHPRE>
 800a14e:	4603      	mov	r3, r0
 800a150:	2b00      	cmp	r3, #0
 800a152:	d0f1      	beq.n	800a138 <HAL_RCC_ClockConfig+0xec>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800a154:	687b      	ldr	r3, [r7, #4]
 800a156:	681b      	ldr	r3, [r3, #0]
 800a158:	f003 0304 	and.w	r3, r3, #4
 800a15c:	2b00      	cmp	r3, #0
 800a15e:	d016      	beq.n	800a18e <HAL_RCC_ClockConfig+0x142>
  {
    assert_param(IS_RCC_PCLKx(RCC_ClkInitStruct->APB1CLKDivider));
    LL_RCC_SetAPB1Prescaler(RCC_ClkInitStruct->APB1CLKDivider);
 800a160:	687b      	ldr	r3, [r7, #4]
 800a162:	68db      	ldr	r3, [r3, #12]
 800a164:	4618      	mov	r0, r3
 800a166:	f7ff faa3 	bl	80096b0 <LL_RCC_SetAPB1Prescaler>

    /* APB1 prescaler flag when value applied */
    tickstart = HAL_GetTick();
 800a16a:	f7fa fab5 	bl	80046d8 <HAL_GetTick>
 800a16e:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_PPRE1() == 0U)
 800a170:	e008      	b.n	800a184 <HAL_RCC_ClockConfig+0x138>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 800a172:	f7fa fab1 	bl	80046d8 <HAL_GetTick>
 800a176:	4602      	mov	r2, r0
 800a178:	68fb      	ldr	r3, [r7, #12]
 800a17a:	1ad3      	subs	r3, r2, r3
 800a17c:	2b02      	cmp	r3, #2
 800a17e:	d901      	bls.n	800a184 <HAL_RCC_ClockConfig+0x138>
      {
        return HAL_TIMEOUT;
 800a180:	2303      	movs	r3, #3
 800a182:	e09a      	b.n	800a2ba <HAL_RCC_ClockConfig+0x26e>
    while (LL_RCC_IsActiveFlag_PPRE1() == 0U)
 800a184:	f7ff fb8d 	bl	80098a2 <LL_RCC_IsActiveFlag_PPRE1>
 800a188:	4603      	mov	r3, r0
 800a18a:	2b00      	cmp	r3, #0
 800a18c:	d0f1      	beq.n	800a172 <HAL_RCC_ClockConfig+0x126>
      }
    }
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800a18e:	687b      	ldr	r3, [r7, #4]
 800a190:	681b      	ldr	r3, [r3, #0]
 800a192:	f003 0308 	and.w	r3, r3, #8
 800a196:	2b00      	cmp	r3, #0
 800a198:	d017      	beq.n	800a1ca <HAL_RCC_ClockConfig+0x17e>
  {
    assert_param(IS_RCC_PCLKx(RCC_ClkInitStruct->APB2CLKDivider));
    LL_RCC_SetAPB2Prescaler((RCC_ClkInitStruct->APB2CLKDivider) << 3U);
 800a19a:	687b      	ldr	r3, [r7, #4]
 800a19c:	691b      	ldr	r3, [r3, #16]
 800a19e:	00db      	lsls	r3, r3, #3
 800a1a0:	4618      	mov	r0, r3
 800a1a2:	f7ff fa98 	bl	80096d6 <LL_RCC_SetAPB2Prescaler>

    /* APB2 prescaler flag when value applied */
    tickstart = HAL_GetTick();
 800a1a6:	f7fa fa97 	bl	80046d8 <HAL_GetTick>
 800a1aa:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_PPRE2() == 0U)
 800a1ac:	e008      	b.n	800a1c0 <HAL_RCC_ClockConfig+0x174>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 800a1ae:	f7fa fa93 	bl	80046d8 <HAL_GetTick>
 800a1b2:	4602      	mov	r2, r0
 800a1b4:	68fb      	ldr	r3, [r7, #12]
 800a1b6:	1ad3      	subs	r3, r2, r3
 800a1b8:	2b02      	cmp	r3, #2
 800a1ba:	d901      	bls.n	800a1c0 <HAL_RCC_ClockConfig+0x174>
      {
        return HAL_TIMEOUT;
 800a1bc:	2303      	movs	r3, #3
 800a1be:	e07c      	b.n	800a2ba <HAL_RCC_ClockConfig+0x26e>
    while (LL_RCC_IsActiveFlag_PPRE2() == 0U)
 800a1c0:	f7ff fb80 	bl	80098c4 <LL_RCC_IsActiveFlag_PPRE2>
 800a1c4:	4603      	mov	r3, r0
 800a1c6:	2b00      	cmp	r3, #0
 800a1c8:	d0f1      	beq.n	800a1ae <HAL_RCC_ClockConfig+0x162>
      }
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800a1ca:	687b      	ldr	r3, [r7, #4]
 800a1cc:	681b      	ldr	r3, [r3, #0]
 800a1ce:	f003 0301 	and.w	r3, r3, #1
 800a1d2:	2b00      	cmp	r3, #0
 800a1d4:	d043      	beq.n	800a25e <HAL_RCC_ClockConfig+0x212>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800a1d6:	687b      	ldr	r3, [r7, #4]
 800a1d8:	685b      	ldr	r3, [r3, #4]
 800a1da:	2b02      	cmp	r3, #2
 800a1dc:	d106      	bne.n	800a1ec <HAL_RCC_ClockConfig+0x1a0>
    {
      /* Check the HSE ready flag */
      if (LL_RCC_HSE_IsReady() == 0U)
 800a1de:	f7ff f910 	bl	8009402 <LL_RCC_HSE_IsReady>
 800a1e2:	4603      	mov	r3, r0
 800a1e4:	2b00      	cmp	r3, #0
 800a1e6:	d11e      	bne.n	800a226 <HAL_RCC_ClockConfig+0x1da>
      {
        return HAL_ERROR;
 800a1e8:	2301      	movs	r3, #1
 800a1ea:	e066      	b.n	800a2ba <HAL_RCC_ClockConfig+0x26e>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800a1ec:	687b      	ldr	r3, [r7, #4]
 800a1ee:	685b      	ldr	r3, [r3, #4]
 800a1f0:	2b03      	cmp	r3, #3
 800a1f2:	d106      	bne.n	800a202 <HAL_RCC_ClockConfig+0x1b6>
    {
      /* Check the PLL ready flag */
      if (LL_RCC_PLL_IsReady() == 0U)
 800a1f4:	f7ff fae2 	bl	80097bc <LL_RCC_PLL_IsReady>
 800a1f8:	4603      	mov	r3, r0
 800a1fa:	2b00      	cmp	r3, #0
 800a1fc:	d113      	bne.n	800a226 <HAL_RCC_ClockConfig+0x1da>
      {
        return HAL_ERROR;
 800a1fe:	2301      	movs	r3, #1
 800a200:	e05b      	b.n	800a2ba <HAL_RCC_ClockConfig+0x26e>
      }
    }
    /* MSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 800a202:	687b      	ldr	r3, [r7, #4]
 800a204:	685b      	ldr	r3, [r3, #4]
 800a206:	2b00      	cmp	r3, #0
 800a208:	d106      	bne.n	800a218 <HAL_RCC_ClockConfig+0x1cc>
    {
      /* Check the MSI ready flag */
      if (LL_RCC_MSI_IsReady() == 0U)
 800a20a:	f7ff f9aa 	bl	8009562 <LL_RCC_MSI_IsReady>
 800a20e:	4603      	mov	r3, r0
 800a210:	2b00      	cmp	r3, #0
 800a212:	d108      	bne.n	800a226 <HAL_RCC_ClockConfig+0x1da>
      {
        return HAL_ERROR;
 800a214:	2301      	movs	r3, #1
 800a216:	e050      	b.n	800a2ba <HAL_RCC_ClockConfig+0x26e>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (LL_RCC_HSI_IsReady() == 0U)
 800a218:	f7ff f920 	bl	800945c <LL_RCC_HSI_IsReady>
 800a21c:	4603      	mov	r3, r0
 800a21e:	2b00      	cmp	r3, #0
 800a220:	d101      	bne.n	800a226 <HAL_RCC_ClockConfig+0x1da>
      {
        return HAL_ERROR;
 800a222:	2301      	movs	r3, #1
 800a224:	e049      	b.n	800a2ba <HAL_RCC_ClockConfig+0x26e>
      }

    }

    /* apply system clock switch */
    LL_RCC_SetSysClkSource(RCC_ClkInitStruct->SYSCLKSource);
 800a226:	687b      	ldr	r3, [r7, #4]
 800a228:	685b      	ldr	r3, [r3, #4]
 800a22a:	4618      	mov	r0, r3
 800a22c:	f7ff f9e4 	bl	80095f8 <LL_RCC_SetSysClkSource>

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800a230:	f7fa fa52 	bl	80046d8 <HAL_GetTick>
 800a234:	60f8      	str	r0, [r7, #12]

    /* check system clock source switch status */
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800a236:	e00a      	b.n	800a24e <HAL_RCC_ClockConfig+0x202>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800a238:	f7fa fa4e 	bl	80046d8 <HAL_GetTick>
 800a23c:	4602      	mov	r2, r0
 800a23e:	68fb      	ldr	r3, [r7, #12]
 800a240:	1ad3      	subs	r3, r2, r3
 800a242:	f241 3288 	movw	r2, #5000	; 0x1388
 800a246:	4293      	cmp	r3, r2
 800a248:	d901      	bls.n	800a24e <HAL_RCC_ClockConfig+0x202>
      {
        return HAL_TIMEOUT;
 800a24a:	2303      	movs	r3, #3
 800a24c:	e035      	b.n	800a2ba <HAL_RCC_ClockConfig+0x26e>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800a24e:	f7ff f9e6 	bl	800961e <LL_RCC_GetSysClkSource>
 800a252:	4602      	mov	r2, r0
 800a254:	687b      	ldr	r3, [r7, #4]
 800a256:	685b      	ldr	r3, [r3, #4]
 800a258:	009b      	lsls	r3, r3, #2
 800a25a:	429a      	cmp	r2, r3
 800a25c:	d1ec      	bne.n	800a238 <HAL_RCC_ClockConfig+0x1ec>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800a25e:	4b19      	ldr	r3, [pc, #100]	; (800a2c4 <HAL_RCC_ClockConfig+0x278>)
 800a260:	681b      	ldr	r3, [r3, #0]
 800a262:	f003 0307 	and.w	r3, r3, #7
 800a266:	683a      	ldr	r2, [r7, #0]
 800a268:	429a      	cmp	r2, r3
 800a26a:	d21b      	bcs.n	800a2a4 <HAL_RCC_ClockConfig+0x258>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800a26c:	4b15      	ldr	r3, [pc, #84]	; (800a2c4 <HAL_RCC_ClockConfig+0x278>)
 800a26e:	681b      	ldr	r3, [r3, #0]
 800a270:	f023 0207 	bic.w	r2, r3, #7
 800a274:	4913      	ldr	r1, [pc, #76]	; (800a2c4 <HAL_RCC_ClockConfig+0x278>)
 800a276:	683b      	ldr	r3, [r7, #0]
 800a278:	4313      	orrs	r3, r2
 800a27a:	600b      	str	r3, [r1, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800a27c:	f7fa fa2c 	bl	80046d8 <HAL_GetTick>
 800a280:	60f8      	str	r0, [r7, #12]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800a282:	e008      	b.n	800a296 <HAL_RCC_ClockConfig+0x24a>
    {
      if ((HAL_GetTick() - tickstart) > LATENCY_TIMEOUT_VALUE)
 800a284:	f7fa fa28 	bl	80046d8 <HAL_GetTick>
 800a288:	4602      	mov	r2, r0
 800a28a:	68fb      	ldr	r3, [r7, #12]
 800a28c:	1ad3      	subs	r3, r2, r3
 800a28e:	2b02      	cmp	r3, #2
 800a290:	d901      	bls.n	800a296 <HAL_RCC_ClockConfig+0x24a>
      {
        return HAL_TIMEOUT;
 800a292:	2303      	movs	r3, #3
 800a294:	e011      	b.n	800a2ba <HAL_RCC_ClockConfig+0x26e>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800a296:	4b0b      	ldr	r3, [pc, #44]	; (800a2c4 <HAL_RCC_ClockConfig+0x278>)
 800a298:	681b      	ldr	r3, [r3, #0]
 800a29a:	f003 0307 	and.w	r3, r3, #7
 800a29e:	683a      	ldr	r2, [r7, #0]
 800a2a0:	429a      	cmp	r2, r3
 800a2a2:	d1ef      	bne.n	800a284 <HAL_RCC_ClockConfig+0x238>
  }

  /*--------------------------------------------------------------------------*/

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetHCLKFreq();
 800a2a4:	f000 f8d8 	bl	800a458 <HAL_RCC_GetHCLKFreq>
 800a2a8:	4602      	mov	r2, r0
 800a2aa:	4b07      	ldr	r3, [pc, #28]	; (800a2c8 <HAL_RCC_ClockConfig+0x27c>)
 800a2ac:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 800a2ae:	4b07      	ldr	r3, [pc, #28]	; (800a2cc <HAL_RCC_ClockConfig+0x280>)
 800a2b0:	681b      	ldr	r3, [r3, #0]
 800a2b2:	4618      	mov	r0, r3
 800a2b4:	f7fa fa06 	bl	80046c4 <HAL_InitTick>
 800a2b8:	4603      	mov	r3, r0
}
 800a2ba:	4618      	mov	r0, r3
 800a2bc:	3710      	adds	r7, #16
 800a2be:	46bd      	mov	sp, r7
 800a2c0:	bd80      	pop	{r7, pc}
 800a2c2:	bf00      	nop
 800a2c4:	58004000 	.word	0x58004000
 800a2c8:	2000007c 	.word	0x2000007c
 800a2cc:	20000080 	.word	0x20000080

0800a2d0 <HAL_RCC_MCOConfig>:
  *            @arg @ref RCC_MCODIV_8  division by 8 applied to MCO clock
  *            @arg @ref RCC_MCODIV_16  division by 16 applied to MCO clock
  * @retval None
  */
void HAL_RCC_MCOConfig(uint32_t RCC_MCOx, uint32_t RCC_MCOSource, uint32_t RCC_MCODiv)
{
 800a2d0:	b580      	push	{r7, lr}
 800a2d2:	b08a      	sub	sp, #40	; 0x28
 800a2d4:	af00      	add	r7, sp, #0
 800a2d6:	60f8      	str	r0, [r7, #12]
 800a2d8:	60b9      	str	r1, [r7, #8]
 800a2da:	607a      	str	r2, [r7, #4]
  assert_param(IS_RCC_MCO(RCC_MCOx));
  assert_param(IS_RCC_MCODIV(RCC_MCODiv));
  assert_param(IS_RCC_MCO1SOURCE(RCC_MCOSource));

  /* MCO1 Clock Enable */
  __MCO1_CLK_ENABLE();
 800a2dc:	2001      	movs	r0, #1
 800a2de:	f7ff fb02 	bl	80098e6 <LL_AHB2_GRP1_EnableClock>

  /* Configure the MCO1 pin in alternate function mode */
  GPIO_InitStruct.Pin       = MCO1_PIN;
 800a2e2:	f44f 7380 	mov.w	r3, #256	; 0x100
 800a2e6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode      = GPIO_MODE_AF_PP;
 800a2e8:	2302      	movs	r3, #2
 800a2ea:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed     = GPIO_SPEED_FREQ_VERY_HIGH;
 800a2ec:	2303      	movs	r3, #3
 800a2ee:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull      = GPIO_NOPULL;
 800a2f0:	2300      	movs	r3, #0
 800a2f2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Alternate = GPIO_AF0_MCO;
 800a2f4:	2300      	movs	r3, #0
 800a2f6:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(MCO1_GPIO_PORT, &GPIO_InitStruct);
 800a2f8:	f107 0314 	add.w	r3, r7, #20
 800a2fc:	4619      	mov	r1, r3
 800a2fe:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800a302:	f7fe f857 	bl	80083b4 <HAL_GPIO_Init>

  /* Configure the microcontroller clock output (MCO) */
  LL_RCC_ConfigMCO(RCC_MCOSource, RCC_MCODiv);
 800a306:	6879      	ldr	r1, [r7, #4]
 800a308:	68b8      	ldr	r0, [r7, #8]
 800a30a:	f7ff fa25 	bl	8009758 <LL_RCC_ConfigMCO>
}
 800a30e:	bf00      	nop
 800a310:	3728      	adds	r7, #40	; 0x28
 800a312:	46bd      	mov	sp, r7
 800a314:	bd80      	pop	{r7, pc}
	...

0800a318 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800a318:	b590      	push	{r4, r7, lr}
 800a31a:	b087      	sub	sp, #28
 800a31c:	af00      	add	r7, sp, #0
  uint32_t sysclk_source;
  uint32_t pllsource;
  uint32_t sysclockfreq = 0U;
 800a31e:	2300      	movs	r3, #0
 800a320:	617b      	str	r3, [r7, #20]
  uint32_t msifreq = 0U;
 800a322:	2300      	movs	r3, #0
 800a324:	613b      	str	r3, [r7, #16]
  uint32_t pllinputfreq;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800a326:	f7ff f97a 	bl	800961e <LL_RCC_GetSysClkSource>
 800a32a:	60b8      	str	r0, [r7, #8]
  pllsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 800a32c:	f7ff fa79 	bl	8009822 <LL_RCC_PLL_GetMainSource>
 800a330:	6078      	str	r0, [r7, #4]

  if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI) ||
 800a332:	68bb      	ldr	r3, [r7, #8]
 800a334:	2b00      	cmp	r3, #0
 800a336:	d005      	beq.n	800a344 <HAL_RCC_GetSysClockFreq+0x2c>
 800a338:	68bb      	ldr	r3, [r7, #8]
 800a33a:	2b0c      	cmp	r3, #12
 800a33c:	d139      	bne.n	800a3b2 <HAL_RCC_GetSysClockFreq+0x9a>
      ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pllsource == RCC_PLLSOURCE_MSI)))
 800a33e:	687b      	ldr	r3, [r7, #4]
 800a340:	2b01      	cmp	r3, #1
 800a342:	d136      	bne.n	800a3b2 <HAL_RCC_GetSysClockFreq+0x9a>
  {
    /* MSI or PLL with MSI source used as system clock source */
    /*Retrieve MSI frequency range in HZ*/
    msifreq = __LL_RCC_CALC_MSI_FREQ(LL_RCC_MSI_IsEnabledRangeSelect(),
 800a344:	f7ff f91d 	bl	8009582 <LL_RCC_MSI_IsEnabledRangeSelect>
 800a348:	4603      	mov	r3, r0
 800a34a:	2b00      	cmp	r3, #0
 800a34c:	d115      	bne.n	800a37a <HAL_RCC_GetSysClockFreq+0x62>
 800a34e:	f7ff f918 	bl	8009582 <LL_RCC_MSI_IsEnabledRangeSelect>
 800a352:	4603      	mov	r3, r0
 800a354:	2b01      	cmp	r3, #1
 800a356:	d106      	bne.n	800a366 <HAL_RCC_GetSysClockFreq+0x4e>
 800a358:	f7ff f923 	bl	80095a2 <LL_RCC_MSI_GetRange>
 800a35c:	4603      	mov	r3, r0
 800a35e:	0a1b      	lsrs	r3, r3, #8
 800a360:	f003 030f 	and.w	r3, r3, #15
 800a364:	e005      	b.n	800a372 <HAL_RCC_GetSysClockFreq+0x5a>
 800a366:	f7ff f927 	bl	80095b8 <LL_RCC_MSI_GetRangeAfterStandby>
 800a36a:	4603      	mov	r3, r0
 800a36c:	0a1b      	lsrs	r3, r3, #8
 800a36e:	f003 030f 	and.w	r3, r3, #15
 800a372:	4a36      	ldr	r2, [pc, #216]	; (800a44c <HAL_RCC_GetSysClockFreq+0x134>)
 800a374:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800a378:	e014      	b.n	800a3a4 <HAL_RCC_GetSysClockFreq+0x8c>
 800a37a:	f7ff f902 	bl	8009582 <LL_RCC_MSI_IsEnabledRangeSelect>
 800a37e:	4603      	mov	r3, r0
 800a380:	2b01      	cmp	r3, #1
 800a382:	d106      	bne.n	800a392 <HAL_RCC_GetSysClockFreq+0x7a>
 800a384:	f7ff f90d 	bl	80095a2 <LL_RCC_MSI_GetRange>
 800a388:	4603      	mov	r3, r0
 800a38a:	091b      	lsrs	r3, r3, #4
 800a38c:	f003 030f 	and.w	r3, r3, #15
 800a390:	e005      	b.n	800a39e <HAL_RCC_GetSysClockFreq+0x86>
 800a392:	f7ff f911 	bl	80095b8 <LL_RCC_MSI_GetRangeAfterStandby>
 800a396:	4603      	mov	r3, r0
 800a398:	091b      	lsrs	r3, r3, #4
 800a39a:	f003 030f 	and.w	r3, r3, #15
 800a39e:	4a2b      	ldr	r2, [pc, #172]	; (800a44c <HAL_RCC_GetSysClockFreq+0x134>)
 800a3a0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800a3a4:	613b      	str	r3, [r7, #16]
                                     ((LL_RCC_MSI_IsEnabledRangeSelect() == 1U) ?
                                      LL_RCC_MSI_GetRange() :
                                      LL_RCC_MSI_GetRangeAfterStandby()));

    /* Get SYSCLK source */
    if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI)
 800a3a6:	68bb      	ldr	r3, [r7, #8]
 800a3a8:	2b00      	cmp	r3, #0
 800a3aa:	d115      	bne.n	800a3d8 <HAL_RCC_GetSysClockFreq+0xc0>
    {
      /* MSI used as system clock source */
      sysclockfreq = msifreq;
 800a3ac:	693b      	ldr	r3, [r7, #16]
 800a3ae:	617b      	str	r3, [r7, #20]
    if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI)
 800a3b0:	e012      	b.n	800a3d8 <HAL_RCC_GetSysClockFreq+0xc0>
    }
  }
  else if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI)
 800a3b2:	68bb      	ldr	r3, [r7, #8]
 800a3b4:	2b04      	cmp	r3, #4
 800a3b6:	d102      	bne.n	800a3be <HAL_RCC_GetSysClockFreq+0xa6>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 800a3b8:	4b25      	ldr	r3, [pc, #148]	; (800a450 <HAL_RCC_GetSysClockFreq+0x138>)
 800a3ba:	617b      	str	r3, [r7, #20]
 800a3bc:	e00c      	b.n	800a3d8 <HAL_RCC_GetSysClockFreq+0xc0>
  }
  else if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE)
 800a3be:	68bb      	ldr	r3, [r7, #8]
 800a3c0:	2b08      	cmp	r3, #8
 800a3c2:	d109      	bne.n	800a3d8 <HAL_RCC_GetSysClockFreq+0xc0>
  {
    /* HSE used as system clock source */
    if (LL_RCC_HSE_IsEnabledDiv2() == 1U)
 800a3c4:	f7fe fff0 	bl	80093a8 <LL_RCC_HSE_IsEnabledDiv2>
 800a3c8:	4603      	mov	r3, r0
 800a3ca:	2b01      	cmp	r3, #1
 800a3cc:	d102      	bne.n	800a3d4 <HAL_RCC_GetSysClockFreq+0xbc>
    {
      sysclockfreq = HSE_VALUE / 2U;
 800a3ce:	4b20      	ldr	r3, [pc, #128]	; (800a450 <HAL_RCC_GetSysClockFreq+0x138>)
 800a3d0:	617b      	str	r3, [r7, #20]
 800a3d2:	e001      	b.n	800a3d8 <HAL_RCC_GetSysClockFreq+0xc0>
    }
    else
    {
      sysclockfreq = HSE_VALUE;
 800a3d4:	4b1f      	ldr	r3, [pc, #124]	; (800a454 <HAL_RCC_GetSysClockFreq+0x13c>)
 800a3d6:	617b      	str	r3, [r7, #20]
  else
  {
    /* Nothing to do */
  }

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800a3d8:	f7ff f921 	bl	800961e <LL_RCC_GetSysClkSource>
 800a3dc:	4603      	mov	r3, r0
 800a3de:	2b0c      	cmp	r3, #12
 800a3e0:	d12e      	bne.n	800a440 <HAL_RCC_GetSysClockFreq+0x128>
  {
    /* PLL used as system clock  source */
    pllsource = LL_RCC_PLL_GetMainSource();
 800a3e2:	f7ff fa1e 	bl	8009822 <LL_RCC_PLL_GetMainSource>
 800a3e6:	6078      	str	r0, [r7, #4]

    switch (pllsource)
 800a3e8:	687b      	ldr	r3, [r7, #4]
 800a3ea:	2b02      	cmp	r3, #2
 800a3ec:	d002      	beq.n	800a3f4 <HAL_RCC_GetSysClockFreq+0xdc>
 800a3ee:	2b03      	cmp	r3, #3
 800a3f0:	d003      	beq.n	800a3fa <HAL_RCC_GetSysClockFreq+0xe2>
 800a3f2:	e00d      	b.n	800a410 <HAL_RCC_GetSysClockFreq+0xf8>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
        pllinputfreq = HSI_VALUE;
 800a3f4:	4b16      	ldr	r3, [pc, #88]	; (800a450 <HAL_RCC_GetSysClockFreq+0x138>)
 800a3f6:	60fb      	str	r3, [r7, #12]
        break;
 800a3f8:	e00d      	b.n	800a416 <HAL_RCC_GetSysClockFreq+0xfe>
      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        if (LL_RCC_HSE_IsEnabledDiv2() == 1U)
 800a3fa:	f7fe ffd5 	bl	80093a8 <LL_RCC_HSE_IsEnabledDiv2>
 800a3fe:	4603      	mov	r3, r0
 800a400:	2b01      	cmp	r3, #1
 800a402:	d102      	bne.n	800a40a <HAL_RCC_GetSysClockFreq+0xf2>
        {
          pllinputfreq = HSE_VALUE / 2U;
 800a404:	4b12      	ldr	r3, [pc, #72]	; (800a450 <HAL_RCC_GetSysClockFreq+0x138>)
 800a406:	60fb      	str	r3, [r7, #12]
        }
        else
        {
          pllinputfreq = HSE_VALUE;
        }
        break;
 800a408:	e005      	b.n	800a416 <HAL_RCC_GetSysClockFreq+0xfe>
          pllinputfreq = HSE_VALUE;
 800a40a:	4b12      	ldr	r3, [pc, #72]	; (800a454 <HAL_RCC_GetSysClockFreq+0x13c>)
 800a40c:	60fb      	str	r3, [r7, #12]
        break;
 800a40e:	e002      	b.n	800a416 <HAL_RCC_GetSysClockFreq+0xfe>
      case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
      default:
        pllinputfreq = msifreq;
 800a410:	693b      	ldr	r3, [r7, #16]
 800a412:	60fb      	str	r3, [r7, #12]
        break;
 800a414:	bf00      	nop
    }
    sysclockfreq = __LL_RCC_CALC_PLLCLK_FREQ(pllinputfreq, LL_RCC_PLL_GetDivider(),
 800a416:	f7ff f9e2 	bl	80097de <LL_RCC_PLL_GetN>
 800a41a:	4602      	mov	r2, r0
 800a41c:	68fb      	ldr	r3, [r7, #12]
 800a41e:	fb03 f402 	mul.w	r4, r3, r2
 800a422:	f7ff f9f3 	bl	800980c <LL_RCC_PLL_GetDivider>
 800a426:	4603      	mov	r3, r0
 800a428:	091b      	lsrs	r3, r3, #4
 800a42a:	3301      	adds	r3, #1
 800a42c:	fbb4 f4f3 	udiv	r4, r4, r3
 800a430:	f7ff f9e1 	bl	80097f6 <LL_RCC_PLL_GetR>
 800a434:	4603      	mov	r3, r0
 800a436:	0f5b      	lsrs	r3, r3, #29
 800a438:	3301      	adds	r3, #1
 800a43a:	fbb4 f3f3 	udiv	r3, r4, r3
 800a43e:	617b      	str	r3, [r7, #20]
                                             LL_RCC_PLL_GetN(), LL_RCC_PLL_GetR());
  }

  return sysclockfreq;
 800a440:	697b      	ldr	r3, [r7, #20]
}
 800a442:	4618      	mov	r0, r3
 800a444:	371c      	adds	r7, #28
 800a446:	46bd      	mov	sp, r7
 800a448:	bd90      	pop	{r4, r7, pc}
 800a44a:	bf00      	nop
 800a44c:	080132b0 	.word	0x080132b0
 800a450:	00f42400 	.word	0x00f42400
 800a454:	01e84800 	.word	0x01e84800

0800a458 <HAL_RCC_GetHCLKFreq>:
/**
  * @brief  Return the HCLK frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800a458:	b598      	push	{r3, r4, r7, lr}
 800a45a:	af00      	add	r7, sp, #0
  /* Get SysClock and Compute HCLK1 frequency --------------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_HCLK1_FREQ(HAL_RCC_GetSysClockFreq(), LL_RCC_GetAHBPrescaler())));
 800a45c:	f7ff ff5c 	bl	800a318 <HAL_RCC_GetSysClockFreq>
 800a460:	4604      	mov	r4, r0
 800a462:	f7ff f94b 	bl	80096fc <LL_RCC_GetAHBPrescaler>
 800a466:	4603      	mov	r3, r0
 800a468:	091b      	lsrs	r3, r3, #4
 800a46a:	f003 030f 	and.w	r3, r3, #15
 800a46e:	4a03      	ldr	r2, [pc, #12]	; (800a47c <HAL_RCC_GetHCLKFreq+0x24>)
 800a470:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800a474:	fbb4 f3f3 	udiv	r3, r4, r3
}
 800a478:	4618      	mov	r0, r3
 800a47a:	bd98      	pop	{r3, r4, r7, pc}
 800a47c:	08013250 	.word	0x08013250

0800a480 <HAL_RCC_GetPCLK1Freq>:
/**
  * @brief  Return the PCLK1 frequency.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800a480:	b598      	push	{r3, r4, r7, lr}
 800a482:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency -----------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_PCLK1_FREQ(HAL_RCC_GetHCLKFreq(), LL_RCC_GetAPB1Prescaler())));
 800a484:	f7ff ffe8 	bl	800a458 <HAL_RCC_GetHCLKFreq>
 800a488:	4604      	mov	r4, r0
 800a48a:	f7ff f94f 	bl	800972c <LL_RCC_GetAPB1Prescaler>
 800a48e:	4603      	mov	r3, r0
 800a490:	0a1b      	lsrs	r3, r3, #8
 800a492:	4a03      	ldr	r2, [pc, #12]	; (800a4a0 <HAL_RCC_GetPCLK1Freq+0x20>)
 800a494:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800a498:	fa24 f303 	lsr.w	r3, r4, r3
}
 800a49c:	4618      	mov	r0, r3
 800a49e:	bd98      	pop	{r3, r4, r7, pc}
 800a4a0:	08013290 	.word	0x08013290

0800a4a4 <HAL_RCC_GetPCLK2Freq>:
/**
  * @brief  Return the PCLK2 frequency.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800a4a4:	b598      	push	{r3, r4, r7, lr}
 800a4a6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency -----------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_PCLK2_FREQ(HAL_RCC_GetHCLKFreq(), LL_RCC_GetAPB2Prescaler())));
 800a4a8:	f7ff ffd6 	bl	800a458 <HAL_RCC_GetHCLKFreq>
 800a4ac:	4604      	mov	r4, r0
 800a4ae:	f7ff f948 	bl	8009742 <LL_RCC_GetAPB2Prescaler>
 800a4b2:	4603      	mov	r3, r0
 800a4b4:	0adb      	lsrs	r3, r3, #11
 800a4b6:	4a03      	ldr	r2, [pc, #12]	; (800a4c4 <HAL_RCC_GetPCLK2Freq+0x20>)
 800a4b8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800a4bc:	fa24 f303 	lsr.w	r3, r4, r3
}
 800a4c0:	4618      	mov	r0, r3
 800a4c2:	bd98      	pop	{r3, r4, r7, pc}
 800a4c4:	08013290 	.word	0x08013290

0800a4c8 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  MSI_Range  MSI range value from @ref RCC_MSIRANGE_0 to @ref RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t MSI_Range)
{
 800a4c8:	b590      	push	{r4, r7, lr}
 800a4ca:	b085      	sub	sp, #20
 800a4cc:	af00      	add	r7, sp, #0
 800a4ce:	6078      	str	r0, [r7, #4]
  uint32_t flash_clksrcfreq;
  uint32_t msifreq;

  /* MSI frequency range in Hz */
  msifreq           = __LL_RCC_CALC_MSI_FREQ(LL_RCC_MSIRANGESEL_RUN, MSI_Range);
 800a4d0:	687b      	ldr	r3, [r7, #4]
 800a4d2:	091b      	lsrs	r3, r3, #4
 800a4d4:	f003 030f 	and.w	r3, r3, #15
 800a4d8:	4a10      	ldr	r2, [pc, #64]	; (800a51c <RCC_SetFlashLatencyFromMSIRange+0x54>)
 800a4da:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800a4de:	60fb      	str	r3, [r7, #12]
  flash_clksrcfreq  = __LL_RCC_CALC_HCLK3_FREQ(msifreq, LL_RCC_GetAHB3Prescaler());
 800a4e0:	f7ff f917 	bl	8009712 <LL_RCC_GetAHB3Prescaler>
 800a4e4:	4603      	mov	r3, r0
 800a4e6:	091b      	lsrs	r3, r3, #4
 800a4e8:	f003 030f 	and.w	r3, r3, #15
 800a4ec:	4a0c      	ldr	r2, [pc, #48]	; (800a520 <RCC_SetFlashLatencyFromMSIRange+0x58>)
 800a4ee:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800a4f2:	68fa      	ldr	r2, [r7, #12]
 800a4f4:	fbb2 f3f3 	udiv	r3, r2, r3
 800a4f8:	60bb      	str	r3, [r7, #8]

  return RCC_SetFlashLatency((flash_clksrcfreq / MEGA_HZ), HAL_PWREx_GetVoltageRange());
 800a4fa:	68bb      	ldr	r3, [r7, #8]
 800a4fc:	4a09      	ldr	r2, [pc, #36]	; (800a524 <RCC_SetFlashLatencyFromMSIRange+0x5c>)
 800a4fe:	fba2 2303 	umull	r2, r3, r2, r3
 800a502:	0c9c      	lsrs	r4, r3, #18
 800a504:	f7fe fea8 	bl	8009258 <HAL_PWREx_GetVoltageRange>
 800a508:	4603      	mov	r3, r0
 800a50a:	4619      	mov	r1, r3
 800a50c:	4620      	mov	r0, r4
 800a50e:	f000 f80b 	bl	800a528 <RCC_SetFlashLatency>
 800a512:	4603      	mov	r3, r0
}
 800a514:	4618      	mov	r0, r3
 800a516:	3714      	adds	r7, #20
 800a518:	46bd      	mov	sp, r7
 800a51a:	bd90      	pop	{r4, r7, pc}
 800a51c:	080132b0 	.word	0x080132b0
 800a520:	08013250 	.word	0x08013250
 800a524:	431bde83 	.word	0x431bde83

0800a528 <RCC_SetFlashLatency>:
  *            @arg PWR_REGULATOR_VOLTAGE_SCALE1   Regulator voltage output range 1 mode
  *            @arg PWR_REGULATOR_VOLTAGE_SCALE2   Regulator voltage output range 2 mode
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatency(uint32_t Flash_ClkSrcFreq, uint32_t VCORE_Voltage)
{
 800a528:	b580      	push	{r7, lr}
 800a52a:	b08e      	sub	sp, #56	; 0x38
 800a52c:	af00      	add	r7, sp, #0
 800a52e:	6078      	str	r0, [r7, #4]
 800a530:	6039      	str	r1, [r7, #0]
  /* Flash Clock source (HCLK3) range in MHz for VCORE range1 */
  const uint16_t FLASH_CLK_SRC_RANGE_VOS1[] = {18, 36, 48};
 800a532:	4a3c      	ldr	r2, [pc, #240]	; (800a624 <RCC_SetFlashLatency+0xfc>)
 800a534:	f107 0320 	add.w	r3, r7, #32
 800a538:	e892 0003 	ldmia.w	r2, {r0, r1}
 800a53c:	6018      	str	r0, [r3, #0]
 800a53e:	3304      	adds	r3, #4
 800a540:	8019      	strh	r1, [r3, #0]

  /* Flash Clock source (HCLK3) range in MHz for VCORE range2 */
  const uint16_t FLASH_CLK_SRC_RANGE_VOS2[] = {6, 12, 16};
 800a542:	4a39      	ldr	r2, [pc, #228]	; (800a628 <RCC_SetFlashLatency+0x100>)
 800a544:	f107 0318 	add.w	r3, r7, #24
 800a548:	e892 0003 	ldmia.w	r2, {r0, r1}
 800a54c:	6018      	str	r0, [r3, #0]
 800a54e:	3304      	adds	r3, #4
 800a550:	8019      	strh	r1, [r3, #0]

  /* Flash Latency range */
  const uint32_t FLASH_LATENCY_RANGE[] = {FLASH_LATENCY_0, FLASH_LATENCY_1, FLASH_LATENCY_2};
 800a552:	4a36      	ldr	r2, [pc, #216]	; (800a62c <RCC_SetFlashLatency+0x104>)
 800a554:	f107 030c 	add.w	r3, r7, #12
 800a558:	ca07      	ldmia	r2, {r0, r1, r2}
 800a55a:	e883 0007 	stmia.w	r3, {r0, r1, r2}

  uint32_t latency   = FLASH_LATENCY_0;  /* default value 0WS */
 800a55e:	2300      	movs	r3, #0
 800a560:	637b      	str	r3, [r7, #52]	; 0x34
  uint32_t tickstart;

  if (VCORE_Voltage == PWR_REGULATOR_VOLTAGE_SCALE1)
 800a562:	683b      	ldr	r3, [r7, #0]
 800a564:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800a568:	d11d      	bne.n	800a5a6 <RCC_SetFlashLatency+0x7e>
  {
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS1); index++)
 800a56a:	2300      	movs	r3, #0
 800a56c:	633b      	str	r3, [r7, #48]	; 0x30
 800a56e:	e016      	b.n	800a59e <RCC_SetFlashLatency+0x76>
    {
      if (Flash_ClkSrcFreq <= FLASH_CLK_SRC_RANGE_VOS1[index])
 800a570:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a572:	005b      	lsls	r3, r3, #1
 800a574:	f107 0238 	add.w	r2, r7, #56	; 0x38
 800a578:	4413      	add	r3, r2
 800a57a:	f833 3c18 	ldrh.w	r3, [r3, #-24]
 800a57e:	461a      	mov	r2, r3
 800a580:	687b      	ldr	r3, [r7, #4]
 800a582:	4293      	cmp	r3, r2
 800a584:	d808      	bhi.n	800a598 <RCC_SetFlashLatency+0x70>
      {
        latency = FLASH_LATENCY_RANGE[index];
 800a586:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a588:	009b      	lsls	r3, r3, #2
 800a58a:	f107 0238 	add.w	r2, r7, #56	; 0x38
 800a58e:	4413      	add	r3, r2
 800a590:	f853 3c2c 	ldr.w	r3, [r3, #-44]
 800a594:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 800a596:	e023      	b.n	800a5e0 <RCC_SetFlashLatency+0xb8>
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS1); index++)
 800a598:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a59a:	3301      	adds	r3, #1
 800a59c:	633b      	str	r3, [r7, #48]	; 0x30
 800a59e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a5a0:	2b02      	cmp	r3, #2
 800a5a2:	d9e5      	bls.n	800a570 <RCC_SetFlashLatency+0x48>
 800a5a4:	e01c      	b.n	800a5e0 <RCC_SetFlashLatency+0xb8>
      }
    }
  }
  else  /* PWR_REGULATOR_VOLTAGE_SCALE2 */
  {
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS2); index++)
 800a5a6:	2300      	movs	r3, #0
 800a5a8:	62fb      	str	r3, [r7, #44]	; 0x2c
 800a5aa:	e016      	b.n	800a5da <RCC_SetFlashLatency+0xb2>
    {
      if (Flash_ClkSrcFreq <= FLASH_CLK_SRC_RANGE_VOS2[index])
 800a5ac:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a5ae:	005b      	lsls	r3, r3, #1
 800a5b0:	f107 0238 	add.w	r2, r7, #56	; 0x38
 800a5b4:	4413      	add	r3, r2
 800a5b6:	f833 3c20 	ldrh.w	r3, [r3, #-32]
 800a5ba:	461a      	mov	r2, r3
 800a5bc:	687b      	ldr	r3, [r7, #4]
 800a5be:	4293      	cmp	r3, r2
 800a5c0:	d808      	bhi.n	800a5d4 <RCC_SetFlashLatency+0xac>
      {
        latency = FLASH_LATENCY_RANGE[index];
 800a5c2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a5c4:	009b      	lsls	r3, r3, #2
 800a5c6:	f107 0238 	add.w	r2, r7, #56	; 0x38
 800a5ca:	4413      	add	r3, r2
 800a5cc:	f853 3c2c 	ldr.w	r3, [r3, #-44]
 800a5d0:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 800a5d2:	e005      	b.n	800a5e0 <RCC_SetFlashLatency+0xb8>
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS2); index++)
 800a5d4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a5d6:	3301      	adds	r3, #1
 800a5d8:	62fb      	str	r3, [r7, #44]	; 0x2c
 800a5da:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a5dc:	2b02      	cmp	r3, #2
 800a5de:	d9e5      	bls.n	800a5ac <RCC_SetFlashLatency+0x84>
      }
    }
  }

  __HAL_FLASH_SET_LATENCY(latency);
 800a5e0:	4b13      	ldr	r3, [pc, #76]	; (800a630 <RCC_SetFlashLatency+0x108>)
 800a5e2:	681b      	ldr	r3, [r3, #0]
 800a5e4:	f023 0207 	bic.w	r2, r3, #7
 800a5e8:	4911      	ldr	r1, [pc, #68]	; (800a630 <RCC_SetFlashLatency+0x108>)
 800a5ea:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800a5ec:	4313      	orrs	r3, r2
 800a5ee:	600b      	str	r3, [r1, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 800a5f0:	f7fa f872 	bl	80046d8 <HAL_GetTick>
 800a5f4:	62b8      	str	r0, [r7, #40]	; 0x28

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  while (__HAL_FLASH_GET_LATENCY() != latency)
 800a5f6:	e008      	b.n	800a60a <RCC_SetFlashLatency+0xe2>
  {
    if ((HAL_GetTick() - tickstart) > LATENCY_TIMEOUT_VALUE)
 800a5f8:	f7fa f86e 	bl	80046d8 <HAL_GetTick>
 800a5fc:	4602      	mov	r2, r0
 800a5fe:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a600:	1ad3      	subs	r3, r2, r3
 800a602:	2b02      	cmp	r3, #2
 800a604:	d901      	bls.n	800a60a <RCC_SetFlashLatency+0xe2>
    {
      return HAL_TIMEOUT;
 800a606:	2303      	movs	r3, #3
 800a608:	e007      	b.n	800a61a <RCC_SetFlashLatency+0xf2>
  while (__HAL_FLASH_GET_LATENCY() != latency)
 800a60a:	4b09      	ldr	r3, [pc, #36]	; (800a630 <RCC_SetFlashLatency+0x108>)
 800a60c:	681b      	ldr	r3, [r3, #0]
 800a60e:	f003 0307 	and.w	r3, r3, #7
 800a612:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800a614:	429a      	cmp	r2, r3
 800a616:	d1ef      	bne.n	800a5f8 <RCC_SetFlashLatency+0xd0>
    }
  }
  return HAL_OK;
 800a618:	2300      	movs	r3, #0
}
 800a61a:	4618      	mov	r0, r3
 800a61c:	3738      	adds	r7, #56	; 0x38
 800a61e:	46bd      	mov	sp, r7
 800a620:	bd80      	pop	{r7, pc}
 800a622:	bf00      	nop
 800a624:	080130e4 	.word	0x080130e4
 800a628:	080130ec 	.word	0x080130ec
 800a62c:	080130f4 	.word	0x080130f4
 800a630:	58004000 	.word	0x58004000

0800a634 <LL_RCC_LSE_IsReady>:
{
 800a634:	b480      	push	{r7}
 800a636:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == (RCC_BDCR_LSERDY)) ? 1UL : 0UL);
 800a638:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800a63c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800a640:	f003 0302 	and.w	r3, r3, #2
 800a644:	2b02      	cmp	r3, #2
 800a646:	d101      	bne.n	800a64c <LL_RCC_LSE_IsReady+0x18>
 800a648:	2301      	movs	r3, #1
 800a64a:	e000      	b.n	800a64e <LL_RCC_LSE_IsReady+0x1a>
 800a64c:	2300      	movs	r3, #0
}
 800a64e:	4618      	mov	r0, r3
 800a650:	46bd      	mov	sp, r7
 800a652:	bc80      	pop	{r7}
 800a654:	4770      	bx	lr

0800a656 <LL_RCC_SetUSARTClockSource>:
{
 800a656:	b480      	push	{r7}
 800a658:	b083      	sub	sp, #12
 800a65a:	af00      	add	r7, sp, #0
 800a65c:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, (USARTxSource >> 16), (USARTxSource & 0x0000FFFFU));
 800a65e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800a662:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 800a666:	687b      	ldr	r3, [r7, #4]
 800a668:	0c1b      	lsrs	r3, r3, #16
 800a66a:	43db      	mvns	r3, r3
 800a66c:	401a      	ands	r2, r3
 800a66e:	687b      	ldr	r3, [r7, #4]
 800a670:	b29b      	uxth	r3, r3
 800a672:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 800a676:	4313      	orrs	r3, r2
 800a678:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
}
 800a67c:	bf00      	nop
 800a67e:	370c      	adds	r7, #12
 800a680:	46bd      	mov	sp, r7
 800a682:	bc80      	pop	{r7}
 800a684:	4770      	bx	lr

0800a686 <LL_RCC_SetI2SClockSource>:
{
 800a686:	b480      	push	{r7}
 800a688:	b083      	sub	sp, #12
 800a68a:	af00      	add	r7, sp, #0
 800a68c:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_I2S2SEL, I2SxSource);
 800a68e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800a692:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800a696:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800a69a:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 800a69e:	687b      	ldr	r3, [r7, #4]
 800a6a0:	4313      	orrs	r3, r2
 800a6a2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
}
 800a6a6:	bf00      	nop
 800a6a8:	370c      	adds	r7, #12
 800a6aa:	46bd      	mov	sp, r7
 800a6ac:	bc80      	pop	{r7}
 800a6ae:	4770      	bx	lr

0800a6b0 <LL_RCC_SetLPUARTClockSource>:
{
 800a6b0:	b480      	push	{r7}
 800a6b2:	b083      	sub	sp, #12
 800a6b4:	af00      	add	r7, sp, #0
 800a6b6:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_LPUART1SEL, LPUARTxSource);
 800a6b8:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800a6bc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800a6c0:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 800a6c4:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 800a6c8:	687b      	ldr	r3, [r7, #4]
 800a6ca:	4313      	orrs	r3, r2
 800a6cc:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
}
 800a6d0:	bf00      	nop
 800a6d2:	370c      	adds	r7, #12
 800a6d4:	46bd      	mov	sp, r7
 800a6d6:	bc80      	pop	{r7}
 800a6d8:	4770      	bx	lr

0800a6da <LL_RCC_SetI2CClockSource>:
{
 800a6da:	b480      	push	{r7}
 800a6dc:	b083      	sub	sp, #12
 800a6de:	af00      	add	r7, sp, #0
 800a6e0:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, ((I2CxSource >> 4) & 0x000FF000U), ((I2CxSource << 4) & 0x000FF000U));
 800a6e2:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800a6e6:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 800a6ea:	687b      	ldr	r3, [r7, #4]
 800a6ec:	091b      	lsrs	r3, r3, #4
 800a6ee:	f403 237f 	and.w	r3, r3, #1044480	; 0xff000
 800a6f2:	43db      	mvns	r3, r3
 800a6f4:	401a      	ands	r2, r3
 800a6f6:	687b      	ldr	r3, [r7, #4]
 800a6f8:	011b      	lsls	r3, r3, #4
 800a6fa:	f403 237f 	and.w	r3, r3, #1044480	; 0xff000
 800a6fe:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 800a702:	4313      	orrs	r3, r2
 800a704:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
}
 800a708:	bf00      	nop
 800a70a:	370c      	adds	r7, #12
 800a70c:	46bd      	mov	sp, r7
 800a70e:	bc80      	pop	{r7}
 800a710:	4770      	bx	lr

0800a712 <LL_RCC_SetLPTIMClockSource>:
{
 800a712:	b480      	push	{r7}
 800a714:	b083      	sub	sp, #12
 800a716:	af00      	add	r7, sp, #0
 800a718:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, (LPTIMxSource & 0xFFFF0000U), (LPTIMxSource << 16));
 800a71a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800a71e:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 800a722:	687b      	ldr	r3, [r7, #4]
 800a724:	0c1b      	lsrs	r3, r3, #16
 800a726:	041b      	lsls	r3, r3, #16
 800a728:	43db      	mvns	r3, r3
 800a72a:	401a      	ands	r2, r3
 800a72c:	687b      	ldr	r3, [r7, #4]
 800a72e:	041b      	lsls	r3, r3, #16
 800a730:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 800a734:	4313      	orrs	r3, r2
 800a736:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
}
 800a73a:	bf00      	nop
 800a73c:	370c      	adds	r7, #12
 800a73e:	46bd      	mov	sp, r7
 800a740:	bc80      	pop	{r7}
 800a742:	4770      	bx	lr

0800a744 <LL_RCC_SetRNGClockSource>:
{
 800a744:	b480      	push	{r7}
 800a746:	b083      	sub	sp, #12
 800a748:	af00      	add	r7, sp, #0
 800a74a:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_RNGSEL, RNGxSource);
 800a74c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800a750:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800a754:	f023 4240 	bic.w	r2, r3, #3221225472	; 0xc0000000
 800a758:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 800a75c:	687b      	ldr	r3, [r7, #4]
 800a75e:	4313      	orrs	r3, r2
 800a760:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
}
 800a764:	bf00      	nop
 800a766:	370c      	adds	r7, #12
 800a768:	46bd      	mov	sp, r7
 800a76a:	bc80      	pop	{r7}
 800a76c:	4770      	bx	lr

0800a76e <LL_RCC_SetADCClockSource>:
{
 800a76e:	b480      	push	{r7}
 800a770:	b083      	sub	sp, #12
 800a772:	af00      	add	r7, sp, #0
 800a774:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_ADCSEL, ADCxSource);
 800a776:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800a77a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800a77e:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 800a782:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 800a786:	687b      	ldr	r3, [r7, #4]
 800a788:	4313      	orrs	r3, r2
 800a78a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
}
 800a78e:	bf00      	nop
 800a790:	370c      	adds	r7, #12
 800a792:	46bd      	mov	sp, r7
 800a794:	bc80      	pop	{r7}
 800a796:	4770      	bx	lr

0800a798 <LL_RCC_SetRTCClockSource>:
{
 800a798:	b480      	push	{r7}
 800a79a:	b083      	sub	sp, #12
 800a79c:	af00      	add	r7, sp, #0
 800a79e:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->BDCR, RCC_BDCR_RTCSEL, Source);
 800a7a0:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800a7a4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800a7a8:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800a7ac:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 800a7b0:	687b      	ldr	r3, [r7, #4]
 800a7b2:	4313      	orrs	r3, r2
 800a7b4:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
}
 800a7b8:	bf00      	nop
 800a7ba:	370c      	adds	r7, #12
 800a7bc:	46bd      	mov	sp, r7
 800a7be:	bc80      	pop	{r7}
 800a7c0:	4770      	bx	lr

0800a7c2 <LL_RCC_GetRTCClockSource>:
{
 800a7c2:	b480      	push	{r7}
 800a7c4:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL));
 800a7c6:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800a7ca:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800a7ce:	f403 7340 	and.w	r3, r3, #768	; 0x300
}
 800a7d2:	4618      	mov	r0, r3
 800a7d4:	46bd      	mov	sp, r7
 800a7d6:	bc80      	pop	{r7}
 800a7d8:	4770      	bx	lr

0800a7da <LL_RCC_ForceBackupDomainReset>:
{
 800a7da:	b480      	push	{r7}
 800a7dc:	af00      	add	r7, sp, #0
  SET_BIT(RCC->BDCR, RCC_BDCR_BDRST);
 800a7de:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800a7e2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800a7e6:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 800a7ea:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800a7ee:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
}
 800a7f2:	bf00      	nop
 800a7f4:	46bd      	mov	sp, r7
 800a7f6:	bc80      	pop	{r7}
 800a7f8:	4770      	bx	lr

0800a7fa <LL_RCC_ReleaseBackupDomainReset>:
{
 800a7fa:	b480      	push	{r7}
 800a7fc:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->BDCR, RCC_BDCR_BDRST);
 800a7fe:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800a802:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800a806:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 800a80a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800a80e:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
}
 800a812:	bf00      	nop
 800a814:	46bd      	mov	sp, r7
 800a816:	bc80      	pop	{r7}
 800a818:	4770      	bx	lr
	...

0800a81c <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800a81c:	b580      	push	{r7, lr}
 800a81e:	b086      	sub	sp, #24
 800a820:	af00      	add	r7, sp, #0
 800a822:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister = 0;
 800a824:	2300      	movs	r3, #0
 800a826:	617b      	str	r3, [r7, #20]
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;   /* Intermediate status */
 800a828:	2300      	movs	r3, #0
 800a82a:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status  = HAL_OK;   /* Final status */
 800a82c:	2300      	movs	r3, #0
 800a82e:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800a830:	687b      	ldr	r3, [r7, #4]
 800a832:	681b      	ldr	r3, [r3, #0]
 800a834:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800a838:	2b00      	cmp	r3, #0
 800a83a:	d058      	beq.n	800a8ee <HAL_RCCEx_PeriphCLKConfig+0xd2>
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));


    /* Enable write access to Backup domain */
    HAL_PWR_EnableBkUpAccess();
 800a83c:	f7fe fcca 	bl	80091d4 <HAL_PWR_EnableBkUpAccess>

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800a840:	f7f9 ff4a 	bl	80046d8 <HAL_GetTick>
 800a844:	60f8      	str	r0, [r7, #12]

    while (!(READ_BIT(PWR->CR1, PWR_CR1_DBP) == (PWR_CR1_DBP)))
 800a846:	e009      	b.n	800a85c <HAL_RCCEx_PeriphCLKConfig+0x40>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800a848:	f7f9 ff46 	bl	80046d8 <HAL_GetTick>
 800a84c:	4602      	mov	r2, r0
 800a84e:	68fb      	ldr	r3, [r7, #12]
 800a850:	1ad3      	subs	r3, r2, r3
 800a852:	2b02      	cmp	r3, #2
 800a854:	d902      	bls.n	800a85c <HAL_RCCEx_PeriphCLKConfig+0x40>
      {
        ret = HAL_TIMEOUT;
 800a856:	2303      	movs	r3, #3
 800a858:	74fb      	strb	r3, [r7, #19]
        break;
 800a85a:	e006      	b.n	800a86a <HAL_RCCEx_PeriphCLKConfig+0x4e>
    while (!(READ_BIT(PWR->CR1, PWR_CR1_DBP) == (PWR_CR1_DBP)))
 800a85c:	4b7b      	ldr	r3, [pc, #492]	; (800aa4c <HAL_RCCEx_PeriphCLKConfig+0x230>)
 800a85e:	681b      	ldr	r3, [r3, #0]
 800a860:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800a864:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800a868:	d1ee      	bne.n	800a848 <HAL_RCCEx_PeriphCLKConfig+0x2c>
      }
    }

    if (ret == HAL_OK)
 800a86a:	7cfb      	ldrb	r3, [r7, #19]
 800a86c:	2b00      	cmp	r3, #0
 800a86e:	d13c      	bne.n	800a8ea <HAL_RCCEx_PeriphCLKConfig+0xce>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if (LL_RCC_GetRTCClockSource() != PeriphClkInit->RTCClockSelection)
 800a870:	f7ff ffa7 	bl	800a7c2 <LL_RCC_GetRTCClockSource>
 800a874:	4602      	mov	r2, r0
 800a876:	687b      	ldr	r3, [r7, #4]
 800a878:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800a87a:	429a      	cmp	r2, r3
 800a87c:	d00f      	beq.n	800a89e <HAL_RCCEx_PeriphCLKConfig+0x82>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 800a87e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800a882:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800a886:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800a88a:	617b      	str	r3, [r7, #20]

        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 800a88c:	f7ff ffa5 	bl	800a7da <LL_RCC_ForceBackupDomainReset>
        __HAL_RCC_BACKUPRESET_RELEASE();
 800a890:	f7ff ffb3 	bl	800a7fa <LL_RCC_ReleaseBackupDomainReset>

        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 800a894:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 800a898:	697b      	ldr	r3, [r7, #20]
 800a89a:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSERDY))
 800a89e:	697b      	ldr	r3, [r7, #20]
 800a8a0:	f003 0302 	and.w	r3, r3, #2
 800a8a4:	2b00      	cmp	r3, #0
 800a8a6:	d014      	beq.n	800a8d2 <HAL_RCCEx_PeriphCLKConfig+0xb6>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800a8a8:	f7f9 ff16 	bl	80046d8 <HAL_GetTick>
 800a8ac:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while (LL_RCC_LSE_IsReady() != 1U)
 800a8ae:	e00b      	b.n	800a8c8 <HAL_RCCEx_PeriphCLKConfig+0xac>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800a8b0:	f7f9 ff12 	bl	80046d8 <HAL_GetTick>
 800a8b4:	4602      	mov	r2, r0
 800a8b6:	68fb      	ldr	r3, [r7, #12]
 800a8b8:	1ad3      	subs	r3, r2, r3
 800a8ba:	f241 3288 	movw	r2, #5000	; 0x1388
 800a8be:	4293      	cmp	r3, r2
 800a8c0:	d902      	bls.n	800a8c8 <HAL_RCCEx_PeriphCLKConfig+0xac>
          {
            ret = HAL_TIMEOUT;
 800a8c2:	2303      	movs	r3, #3
 800a8c4:	74fb      	strb	r3, [r7, #19]
            break;
 800a8c6:	e004      	b.n	800a8d2 <HAL_RCCEx_PeriphCLKConfig+0xb6>
        while (LL_RCC_LSE_IsReady() != 1U)
 800a8c8:	f7ff feb4 	bl	800a634 <LL_RCC_LSE_IsReady>
 800a8cc:	4603      	mov	r3, r0
 800a8ce:	2b01      	cmp	r3, #1
 800a8d0:	d1ee      	bne.n	800a8b0 <HAL_RCCEx_PeriphCLKConfig+0x94>
          }
        }
      }

      if (ret == HAL_OK)
 800a8d2:	7cfb      	ldrb	r3, [r7, #19]
 800a8d4:	2b00      	cmp	r3, #0
 800a8d6:	d105      	bne.n	800a8e4 <HAL_RCCEx_PeriphCLKConfig+0xc8>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800a8d8:	687b      	ldr	r3, [r7, #4]
 800a8da:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800a8dc:	4618      	mov	r0, r3
 800a8de:	f7ff ff5b 	bl	800a798 <LL_RCC_SetRTCClockSource>
 800a8e2:	e004      	b.n	800a8ee <HAL_RCCEx_PeriphCLKConfig+0xd2>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800a8e4:	7cfb      	ldrb	r3, [r7, #19]
 800a8e6:	74bb      	strb	r3, [r7, #18]
 800a8e8:	e001      	b.n	800a8ee <HAL_RCCEx_PeriphCLKConfig+0xd2>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 800a8ea:	7cfb      	ldrb	r3, [r7, #19]
 800a8ec:	74bb      	strb	r3, [r7, #18]
    }

  }

  /*-------------------- USART1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800a8ee:	687b      	ldr	r3, [r7, #4]
 800a8f0:	681b      	ldr	r3, [r3, #0]
 800a8f2:	f003 0301 	and.w	r3, r3, #1
 800a8f6:	2b00      	cmp	r3, #0
 800a8f8:	d004      	beq.n	800a904 <HAL_RCCEx_PeriphCLKConfig+0xe8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800a8fa:	687b      	ldr	r3, [r7, #4]
 800a8fc:	685b      	ldr	r3, [r3, #4]
 800a8fe:	4618      	mov	r0, r3
 800a900:	f7ff fea9 	bl	800a656 <LL_RCC_SetUSARTClockSource>
  }

  /*-------------------- USART2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 800a904:	687b      	ldr	r3, [r7, #4]
 800a906:	681b      	ldr	r3, [r3, #0]
 800a908:	f003 0302 	and.w	r3, r3, #2
 800a90c:	2b00      	cmp	r3, #0
 800a90e:	d004      	beq.n	800a91a <HAL_RCCEx_PeriphCLKConfig+0xfe>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 800a910:	687b      	ldr	r3, [r7, #4]
 800a912:	689b      	ldr	r3, [r3, #8]
 800a914:	4618      	mov	r0, r3
 800a916:	f7ff fe9e 	bl	800a656 <LL_RCC_SetUSARTClockSource>
  }

  /*-------------------- LPUART1 clock source configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800a91a:	687b      	ldr	r3, [r7, #4]
 800a91c:	681b      	ldr	r3, [r3, #0]
 800a91e:	f003 0320 	and.w	r3, r3, #32
 800a922:	2b00      	cmp	r3, #0
 800a924:	d004      	beq.n	800a930 <HAL_RCCEx_PeriphCLKConfig+0x114>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800a926:	687b      	ldr	r3, [r7, #4]
 800a928:	691b      	ldr	r3, [r3, #16]
 800a92a:	4618      	mov	r0, r3
 800a92c:	f7ff fec0 	bl	800a6b0 <LL_RCC_SetLPUARTClockSource>
  }

  /*-------------------- LPTIM1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 800a930:	687b      	ldr	r3, [r7, #4]
 800a932:	681b      	ldr	r3, [r3, #0]
 800a934:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800a938:	2b00      	cmp	r3, #0
 800a93a:	d004      	beq.n	800a946 <HAL_RCCEx_PeriphCLKConfig+0x12a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800a93c:	687b      	ldr	r3, [r7, #4]
 800a93e:	6a1b      	ldr	r3, [r3, #32]
 800a940:	4618      	mov	r0, r3
 800a942:	f7ff fee6 	bl	800a712 <LL_RCC_SetLPTIMClockSource>
  }

  /*-------------------- LPTIM2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 800a946:	687b      	ldr	r3, [r7, #4]
 800a948:	681b      	ldr	r3, [r3, #0]
 800a94a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800a94e:	2b00      	cmp	r3, #0
 800a950:	d004      	beq.n	800a95c <HAL_RCCEx_PeriphCLKConfig+0x140>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM2CLKSOURCE(PeriphClkInit->Lptim2ClockSelection));

    /* Configure the LPTIM2 clock source */
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 800a952:	687b      	ldr	r3, [r7, #4]
 800a954:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a956:	4618      	mov	r0, r3
 800a958:	f7ff fedb 	bl	800a712 <LL_RCC_SetLPTIMClockSource>
  }

  /*-------------------- LPTIM3 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM3) == (RCC_PERIPHCLK_LPTIM3))
 800a95c:	687b      	ldr	r3, [r7, #4]
 800a95e:	681b      	ldr	r3, [r3, #0]
 800a960:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800a964:	2b00      	cmp	r3, #0
 800a966:	d004      	beq.n	800a972 <HAL_RCCEx_PeriphCLKConfig+0x156>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM3CLKSOURCE(PeriphClkInit->Lptim3ClockSelection));

    /* Configure the LPTIM3 clock source */
    __HAL_RCC_LPTIM3_CONFIG(PeriphClkInit->Lptim3ClockSelection);
 800a968:	687b      	ldr	r3, [r7, #4]
 800a96a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a96c:	4618      	mov	r0, r3
 800a96e:	f7ff fed0 	bl	800a712 <LL_RCC_SetLPTIMClockSource>
  }

  /*-------------------- I2C1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800a972:	687b      	ldr	r3, [r7, #4]
 800a974:	681b      	ldr	r3, [r3, #0]
 800a976:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a97a:	2b00      	cmp	r3, #0
 800a97c:	d004      	beq.n	800a988 <HAL_RCCEx_PeriphCLKConfig+0x16c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800a97e:	687b      	ldr	r3, [r7, #4]
 800a980:	695b      	ldr	r3, [r3, #20]
 800a982:	4618      	mov	r0, r3
 800a984:	f7ff fea9 	bl	800a6da <LL_RCC_SetI2CClockSource>
  }

  /*-------------------- I2C2 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 800a988:	687b      	ldr	r3, [r7, #4]
 800a98a:	681b      	ldr	r3, [r3, #0]
 800a98c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800a990:	2b00      	cmp	r3, #0
 800a992:	d004      	beq.n	800a99e <HAL_RCCEx_PeriphCLKConfig+0x182>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 800a994:	687b      	ldr	r3, [r7, #4]
 800a996:	699b      	ldr	r3, [r3, #24]
 800a998:	4618      	mov	r0, r3
 800a99a:	f7ff fe9e 	bl	800a6da <LL_RCC_SetI2CClockSource>
  }

  /*-------------------- I2C3 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800a99e:	687b      	ldr	r3, [r7, #4]
 800a9a0:	681b      	ldr	r3, [r3, #0]
 800a9a2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800a9a6:	2b00      	cmp	r3, #0
 800a9a8:	d004      	beq.n	800a9b4 <HAL_RCCEx_PeriphCLKConfig+0x198>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 800a9aa:	687b      	ldr	r3, [r7, #4]
 800a9ac:	69db      	ldr	r3, [r3, #28]
 800a9ae:	4618      	mov	r0, r3
 800a9b0:	f7ff fe93 	bl	800a6da <LL_RCC_SetI2CClockSource>
  }

  /*-------------------- I2S2 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S2) == (RCC_PERIPHCLK_I2S2))
 800a9b4:	687b      	ldr	r3, [r7, #4]
 800a9b6:	681b      	ldr	r3, [r3, #0]
 800a9b8:	f003 0310 	and.w	r3, r3, #16
 800a9bc:	2b00      	cmp	r3, #0
 800a9be:	d011      	beq.n	800a9e4 <HAL_RCCEx_PeriphCLKConfig+0x1c8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2S2CLKSOURCE(PeriphClkInit->I2s2ClockSelection));

    /* Configure the I2S2 clock source */
    __HAL_RCC_I2S2_CONFIG(PeriphClkInit->I2s2ClockSelection);
 800a9c0:	687b      	ldr	r3, [r7, #4]
 800a9c2:	68db      	ldr	r3, [r3, #12]
 800a9c4:	4618      	mov	r0, r3
 800a9c6:	f7ff fe5e 	bl	800a686 <LL_RCC_SetI2SClockSource>

    if (PeriphClkInit->I2s2ClockSelection == RCC_I2S2CLKSOURCE_PLL)
 800a9ca:	687b      	ldr	r3, [r7, #4]
 800a9cc:	68db      	ldr	r3, [r3, #12]
 800a9ce:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800a9d2:	d107      	bne.n	800a9e4 <HAL_RCCEx_PeriphCLKConfig+0x1c8>
    {
      /* Enable RCC_PLL_I2S2CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_I2S2CLK);
 800a9d4:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800a9d8:	68db      	ldr	r3, [r3, #12]
 800a9da:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 800a9de:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800a9e2:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------- RNG clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 800a9e4:	687b      	ldr	r3, [r7, #4]
 800a9e6:	681b      	ldr	r3, [r3, #0]
 800a9e8:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800a9ec:	2b00      	cmp	r3, #0
 800a9ee:	d010      	beq.n	800aa12 <HAL_RCCEx_PeriphCLKConfig+0x1f6>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 800a9f0:	687b      	ldr	r3, [r7, #4]
 800a9f2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a9f4:	4618      	mov	r0, r3
 800a9f6:	f7ff fea5 	bl	800a744 <LL_RCC_SetRNGClockSource>

    if (PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 800a9fa:	687b      	ldr	r3, [r7, #4]
 800a9fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a9fe:	2b00      	cmp	r3, #0
 800aa00:	d107      	bne.n	800aa12 <HAL_RCCEx_PeriphCLKConfig+0x1f6>
    {
      /* Enable RCC_PLL_RNGCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_RNGCLK);
 800aa02:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800aa06:	68db      	ldr	r3, [r3, #12]
 800aa08:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 800aa0c:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800aa10:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------- ADC clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 800aa12:	687b      	ldr	r3, [r7, #4]
 800aa14:	681b      	ldr	r3, [r3, #0]
 800aa16:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800aa1a:	2b00      	cmp	r3, #0
 800aa1c:	d011      	beq.n	800aa42 <HAL_RCCEx_PeriphCLKConfig+0x226>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 800aa1e:	687b      	ldr	r3, [r7, #4]
 800aa20:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800aa22:	4618      	mov	r0, r3
 800aa24:	f7ff fea3 	bl	800a76e <LL_RCC_SetADCClockSource>

    if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLL)
 800aa28:	687b      	ldr	r3, [r7, #4]
 800aa2a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800aa2c:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800aa30:	d107      	bne.n	800aa42 <HAL_RCCEx_PeriphCLKConfig+0x226>
    {
      /* Enable RCC_PLL_RNGCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 800aa32:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800aa36:	68db      	ldr	r3, [r3, #12]
 800aa38:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 800aa3c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800aa40:	60d3      	str	r3, [r2, #12]
    }
  }

  return status;
 800aa42:	7cbb      	ldrb	r3, [r7, #18]
}
 800aa44:	4618      	mov	r0, r3
 800aa46:	3718      	adds	r7, #24
 800aa48:	46bd      	mov	sp, r7
 800aa4a:	bd80      	pop	{r7, pc}
 800aa4c:	58000400 	.word	0x58000400

0800aa50 <HAL_RTC_Init>:
  * @brief  Initialize the RTC peripheral
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 800aa50:	b580      	push	{r7, lr}
 800aa52:	b084      	sub	sp, #16
 800aa54:	af00      	add	r7, sp, #0
 800aa56:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_ERROR;
 800aa58:	2301      	movs	r3, #1
 800aa5a:	73fb      	strb	r3, [r7, #15]

  /* Check the RTC peripheral state */
  if (hrtc != NULL)
 800aa5c:	687b      	ldr	r3, [r7, #4]
 800aa5e:	2b00      	cmp	r3, #0
 800aa60:	d068      	beq.n	800ab34 <HAL_RTC_Init+0xe4>
      {
        hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
      }
    }
#else
    if (hrtc->State == HAL_RTC_STATE_RESET)
 800aa62:	687b      	ldr	r3, [r7, #4]
 800aa64:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 800aa68:	b2db      	uxtb	r3, r3
 800aa6a:	2b00      	cmp	r3, #0
 800aa6c:	d106      	bne.n	800aa7c <HAL_RTC_Init+0x2c>
    {
      /* Allocate lock resource and initialize it */
      hrtc->Lock = HAL_UNLOCKED;
 800aa6e:	687b      	ldr	r3, [r7, #4]
 800aa70:	2200      	movs	r2, #0
 800aa72:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c

      /* Initialize RTC MSP */
      HAL_RTC_MspInit(hrtc);
 800aa76:	6878      	ldr	r0, [r7, #4]
 800aa78:	f7f9 fbf6 	bl	8004268 <HAL_RTC_MspInit>
    }
#endif /* (USE_HAL_RTC_REGISTER_CALLBACKS) */

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_BUSY;
 800aa7c:	687b      	ldr	r3, [r7, #4]
 800aa7e:	2202      	movs	r2, #2
 800aa80:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d

    /* Disable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800aa84:	4b2e      	ldr	r3, [pc, #184]	; (800ab40 <HAL_RTC_Init+0xf0>)
 800aa86:	22ca      	movs	r2, #202	; 0xca
 800aa88:	625a      	str	r2, [r3, #36]	; 0x24
 800aa8a:	4b2d      	ldr	r3, [pc, #180]	; (800ab40 <HAL_RTC_Init+0xf0>)
 800aa8c:	2253      	movs	r2, #83	; 0x53
 800aa8e:	625a      	str	r2, [r3, #36]	; 0x24

    /* Enter Initialization mode */
    status = RTC_EnterInitMode(hrtc);
 800aa90:	6878      	ldr	r0, [r7, #4]
 800aa92:	f000 f9fb 	bl	800ae8c <RTC_EnterInitMode>
 800aa96:	4603      	mov	r3, r0
 800aa98:	73fb      	strb	r3, [r7, #15]
    if (status == HAL_OK)
 800aa9a:	7bfb      	ldrb	r3, [r7, #15]
 800aa9c:	2b00      	cmp	r3, #0
 800aa9e:	d13f      	bne.n	800ab20 <HAL_RTC_Init+0xd0>
    {
      /* Clear RTC_CR FMT, OSEL and POL Bits */
      CLEAR_BIT(RTC->CR, (RTC_CR_FMT | RTC_CR_POL | RTC_CR_OSEL | RTC_CR_TAMPOE));
 800aaa0:	4b27      	ldr	r3, [pc, #156]	; (800ab40 <HAL_RTC_Init+0xf0>)
 800aaa2:	699b      	ldr	r3, [r3, #24]
 800aaa4:	4a26      	ldr	r2, [pc, #152]	; (800ab40 <HAL_RTC_Init+0xf0>)
 800aaa6:	f023 638e 	bic.w	r3, r3, #74448896	; 0x4700000
 800aaaa:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800aaae:	6193      	str	r3, [r2, #24]
      /* Set RTC_CR register */
      SET_BIT(RTC->CR, (hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity));
 800aab0:	4b23      	ldr	r3, [pc, #140]	; (800ab40 <HAL_RTC_Init+0xf0>)
 800aab2:	699a      	ldr	r2, [r3, #24]
 800aab4:	687b      	ldr	r3, [r7, #4]
 800aab6:	6859      	ldr	r1, [r3, #4]
 800aab8:	687b      	ldr	r3, [r7, #4]
 800aaba:	691b      	ldr	r3, [r3, #16]
 800aabc:	4319      	orrs	r1, r3
 800aabe:	687b      	ldr	r3, [r7, #4]
 800aac0:	699b      	ldr	r3, [r3, #24]
 800aac2:	430b      	orrs	r3, r1
 800aac4:	491e      	ldr	r1, [pc, #120]	; (800ab40 <HAL_RTC_Init+0xf0>)
 800aac6:	4313      	orrs	r3, r2
 800aac8:	618b      	str	r3, [r1, #24]

      /* Configure the RTC PRER */
      WRITE_REG(RTC->PRER, ((hrtc->Init.SynchPrediv) | (hrtc->Init.AsynchPrediv << RTC_PRER_PREDIV_A_Pos)));
 800aaca:	687b      	ldr	r3, [r7, #4]
 800aacc:	68da      	ldr	r2, [r3, #12]
 800aace:	687b      	ldr	r3, [r7, #4]
 800aad0:	689b      	ldr	r3, [r3, #8]
 800aad2:	041b      	lsls	r3, r3, #16
 800aad4:	491a      	ldr	r1, [pc, #104]	; (800ab40 <HAL_RTC_Init+0xf0>)
 800aad6:	4313      	orrs	r3, r2
 800aad8:	610b      	str	r3, [r1, #16]

      /* Configure the Binary mode */
      MODIFY_REG(RTC->ICSR, RTC_ICSR_BIN | RTC_ICSR_BCDU, hrtc->Init.BinMode | hrtc->Init.BinMixBcdU);
 800aada:	4b19      	ldr	r3, [pc, #100]	; (800ab40 <HAL_RTC_Init+0xf0>)
 800aadc:	68db      	ldr	r3, [r3, #12]
 800aade:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 800aae2:	687b      	ldr	r3, [r7, #4]
 800aae4:	6a59      	ldr	r1, [r3, #36]	; 0x24
 800aae6:	687b      	ldr	r3, [r7, #4]
 800aae8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800aaea:	430b      	orrs	r3, r1
 800aaec:	4914      	ldr	r1, [pc, #80]	; (800ab40 <HAL_RTC_Init+0xf0>)
 800aaee:	4313      	orrs	r3, r2
 800aaf0:	60cb      	str	r3, [r1, #12]

      /* Exit Initialization mode */
      status = RTC_ExitInitMode(hrtc);
 800aaf2:	6878      	ldr	r0, [r7, #4]
 800aaf4:	f000 f9fe 	bl	800aef4 <RTC_ExitInitMode>
 800aaf8:	4603      	mov	r3, r0
 800aafa:	73fb      	strb	r3, [r7, #15]
      if (status == HAL_OK)
 800aafc:	7bfb      	ldrb	r3, [r7, #15]
 800aafe:	2b00      	cmp	r3, #0
 800ab00:	d10e      	bne.n	800ab20 <HAL_RTC_Init+0xd0>
      {
        MODIFY_REG(RTC->CR, \
 800ab02:	4b0f      	ldr	r3, [pc, #60]	; (800ab40 <HAL_RTC_Init+0xf0>)
 800ab04:	699b      	ldr	r3, [r3, #24]
 800ab06:	f023 4260 	bic.w	r2, r3, #3758096384	; 0xe0000000
 800ab0a:	687b      	ldr	r3, [r7, #4]
 800ab0c:	6a19      	ldr	r1, [r3, #32]
 800ab0e:	687b      	ldr	r3, [r7, #4]
 800ab10:	69db      	ldr	r3, [r3, #28]
 800ab12:	4319      	orrs	r1, r3
 800ab14:	687b      	ldr	r3, [r7, #4]
 800ab16:	695b      	ldr	r3, [r3, #20]
 800ab18:	430b      	orrs	r3, r1
 800ab1a:	4909      	ldr	r1, [pc, #36]	; (800ab40 <HAL_RTC_Init+0xf0>)
 800ab1c:	4313      	orrs	r3, r2
 800ab1e:	618b      	str	r3, [r1, #24]
                   hrtc->Init.OutPutPullUp | hrtc->Init.OutPutType | hrtc->Init.OutPutRemap);
      }
    }

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800ab20:	4b07      	ldr	r3, [pc, #28]	; (800ab40 <HAL_RTC_Init+0xf0>)
 800ab22:	22ff      	movs	r2, #255	; 0xff
 800ab24:	625a      	str	r2, [r3, #36]	; 0x24

    if (status == HAL_OK)
 800ab26:	7bfb      	ldrb	r3, [r7, #15]
 800ab28:	2b00      	cmp	r3, #0
 800ab2a:	d103      	bne.n	800ab34 <HAL_RTC_Init+0xe4>
    {
      hrtc->State = HAL_RTC_STATE_READY;
 800ab2c:	687b      	ldr	r3, [r7, #4]
 800ab2e:	2201      	movs	r2, #1
 800ab30:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d
    }
  }

  return status;
 800ab34:	7bfb      	ldrb	r3, [r7, #15]
}
 800ab36:	4618      	mov	r0, r3
 800ab38:	3710      	adds	r7, #16
 800ab3a:	46bd      	mov	sp, r7
 800ab3c:	bd80      	pop	{r7, pc}
 800ab3e:	bf00      	nop
 800ab40:	40002800 	.word	0x40002800

0800ab44 <HAL_RTC_SetAlarm_IT>:
  *             @arg RTC_FORMAT_BIN: Binary format
  *             @arg RTC_FORMAT_BCD: BCD format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetAlarm_IT(RTC_HandleTypeDef *hrtc, RTC_AlarmTypeDef *sAlarm, uint32_t Format)
{
 800ab44:	b590      	push	{r4, r7, lr}
 800ab46:	b087      	sub	sp, #28
 800ab48:	af00      	add	r7, sp, #0
 800ab4a:	60f8      	str	r0, [r7, #12]
 800ab4c:	60b9      	str	r1, [r7, #8]
 800ab4e:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0;
 800ab50:	2300      	movs	r3, #0
 800ab52:	617b      	str	r3, [r7, #20]
  uint32_t binaryMode;

  /* Process Locked */
  __HAL_LOCK(hrtc);
 800ab54:	68fb      	ldr	r3, [r7, #12]
 800ab56:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 800ab5a:	2b01      	cmp	r3, #1
 800ab5c:	d101      	bne.n	800ab62 <HAL_RTC_SetAlarm_IT+0x1e>
 800ab5e:	2302      	movs	r3, #2
 800ab60:	e0e5      	b.n	800ad2e <HAL_RTC_SetAlarm_IT+0x1ea>
 800ab62:	68fb      	ldr	r3, [r7, #12]
 800ab64:	2201      	movs	r2, #1
 800ab66:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
  hrtc->State = HAL_RTC_STATE_BUSY;
 800ab6a:	68fb      	ldr	r3, [r7, #12]
 800ab6c:	2202      	movs	r2, #2
 800ab6e:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d
    assert_param((sAlarm->AlarmSubSecondMask >> RTC_ALRMASSR_MASKSS_Pos) <= (8U + (READ_BIT(RTC->ICSR, RTC_ICSR_BCDU) >> RTC_ICSR_BCDU_Pos)));
  }
#endif

  /* Get Binary mode (32-bit free-running counter configuration) */
  binaryMode = READ_BIT(RTC->ICSR, RTC_ICSR_BIN);
 800ab72:	4b71      	ldr	r3, [pc, #452]	; (800ad38 <HAL_RTC_SetAlarm_IT+0x1f4>)
 800ab74:	68db      	ldr	r3, [r3, #12]
 800ab76:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800ab7a:	613b      	str	r3, [r7, #16]

  if (binaryMode != RTC_BINARY_ONLY)
 800ab7c:	693b      	ldr	r3, [r7, #16]
 800ab7e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800ab82:	d05c      	beq.n	800ac3e <HAL_RTC_SetAlarm_IT+0xfa>
  {
    if (Format == RTC_FORMAT_BIN)
 800ab84:	687b      	ldr	r3, [r7, #4]
 800ab86:	2b00      	cmp	r3, #0
 800ab88:	d136      	bne.n	800abf8 <HAL_RTC_SetAlarm_IT+0xb4>
    {
      if (READ_BIT(RTC->CR, RTC_CR_FMT) != 0U)
 800ab8a:	4b6b      	ldr	r3, [pc, #428]	; (800ad38 <HAL_RTC_SetAlarm_IT+0x1f4>)
 800ab8c:	699b      	ldr	r3, [r3, #24]
 800ab8e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800ab92:	2b00      	cmp	r3, #0
 800ab94:	d102      	bne.n	800ab9c <HAL_RTC_SetAlarm_IT+0x58>
        assert_param(IS_RTC_HOUR12(sAlarm->AlarmTime.Hours));
        assert_param(IS_RTC_HOURFORMAT12(sAlarm->AlarmTime.TimeFormat));
      }
      else
      {
        sAlarm->AlarmTime.TimeFormat = 0x00U;
 800ab96:	68bb      	ldr	r3, [r7, #8]
 800ab98:	2200      	movs	r2, #0
 800ab9a:	70da      	strb	r2, [r3, #3]
      }
      else
      {
        assert_param(IS_RTC_ALARM_DATE_WEEKDAY_WEEKDAY(sAlarm->AlarmDateWeekDay));
      }
      tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 800ab9c:	68bb      	ldr	r3, [r7, #8]
 800ab9e:	781b      	ldrb	r3, [r3, #0]
 800aba0:	4618      	mov	r0, r3
 800aba2:	f000 f9e5 	bl	800af70 <RTC_ByteToBcd2>
 800aba6:	4603      	mov	r3, r0
 800aba8:	041c      	lsls	r4, r3, #16
                ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
 800abaa:	68bb      	ldr	r3, [r7, #8]
 800abac:	785b      	ldrb	r3, [r3, #1]
 800abae:	4618      	mov	r0, r3
 800abb0:	f000 f9de 	bl	800af70 <RTC_ByteToBcd2>
 800abb4:	4603      	mov	r3, r0
 800abb6:	021b      	lsls	r3, r3, #8
      tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 800abb8:	431c      	orrs	r4, r3
                ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Seconds) << RTC_ALRMAR_SU_Pos) | \
 800abba:	68bb      	ldr	r3, [r7, #8]
 800abbc:	789b      	ldrb	r3, [r3, #2]
 800abbe:	4618      	mov	r0, r3
 800abc0:	f000 f9d6 	bl	800af70 <RTC_ByteToBcd2>
 800abc4:	4603      	mov	r3, r0
                ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
 800abc6:	ea44 0203 	orr.w	r2, r4, r3
                ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_ALRMAR_PM_Pos) | \
 800abca:	68bb      	ldr	r3, [r7, #8]
 800abcc:	78db      	ldrb	r3, [r3, #3]
 800abce:	059b      	lsls	r3, r3, #22
                ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Seconds) << RTC_ALRMAR_SU_Pos) | \
 800abd0:	ea42 0403 	orr.w	r4, r2, r3
                ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmDateWeekDay) << RTC_ALRMAR_DU_Pos) | \
 800abd4:	68bb      	ldr	r3, [r7, #8]
 800abd6:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 800abda:	4618      	mov	r0, r3
 800abdc:	f000 f9c8 	bl	800af70 <RTC_ByteToBcd2>
 800abe0:	4603      	mov	r3, r0
 800abe2:	061b      	lsls	r3, r3, #24
                ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_ALRMAR_PM_Pos) | \
 800abe4:	ea44 0203 	orr.w	r2, r4, r3
                ((uint32_t)sAlarm->AlarmDateWeekDaySel) | \
 800abe8:	68bb      	ldr	r3, [r7, #8]
 800abea:	6a1b      	ldr	r3, [r3, #32]
                ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmDateWeekDay) << RTC_ALRMAR_DU_Pos) | \
 800abec:	431a      	orrs	r2, r3
                ((uint32_t)sAlarm->AlarmMask));
 800abee:	68bb      	ldr	r3, [r7, #8]
 800abf0:	695b      	ldr	r3, [r3, #20]
      tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 800abf2:	4313      	orrs	r3, r2
 800abf4:	617b      	str	r3, [r7, #20]
 800abf6:	e022      	b.n	800ac3e <HAL_RTC_SetAlarm_IT+0xfa>
    }
    else /* Format BCD */
    {
      if (READ_BIT(RTC->CR, RTC_CR_FMT) != 0U)
 800abf8:	4b4f      	ldr	r3, [pc, #316]	; (800ad38 <HAL_RTC_SetAlarm_IT+0x1f4>)
 800abfa:	699b      	ldr	r3, [r3, #24]
 800abfc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800ac00:	2b00      	cmp	r3, #0
 800ac02:	d102      	bne.n	800ac0a <HAL_RTC_SetAlarm_IT+0xc6>
        assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sAlarm->AlarmTime.Hours)));
        assert_param(IS_RTC_HOURFORMAT12(sAlarm->AlarmTime.TimeFormat));
      }
      else
      {
        sAlarm->AlarmTime.TimeFormat = 0x00U;
 800ac04:	68bb      	ldr	r3, [r7, #8]
 800ac06:	2200      	movs	r2, #0
 800ac08:	70da      	strb	r2, [r3, #3]
      {
        assert_param(IS_RTC_ALARM_DATE_WEEKDAY_WEEKDAY(RTC_Bcd2ToByte(sAlarm->AlarmDateWeekDay)));
      }

#endif /* USE_FULL_ASSERT */
      tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 800ac0a:	68bb      	ldr	r3, [r7, #8]
 800ac0c:	781b      	ldrb	r3, [r3, #0]
 800ac0e:	041a      	lsls	r2, r3, #16
                ((uint32_t)(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
 800ac10:	68bb      	ldr	r3, [r7, #8]
 800ac12:	785b      	ldrb	r3, [r3, #1]
 800ac14:	021b      	lsls	r3, r3, #8
      tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 800ac16:	4313      	orrs	r3, r2
                ((uint32_t)(sAlarm->AlarmTime.Seconds) << RTC_ALRMAR_SU_Pos) | \
 800ac18:	68ba      	ldr	r2, [r7, #8]
 800ac1a:	7892      	ldrb	r2, [r2, #2]
                ((uint32_t)(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
 800ac1c:	431a      	orrs	r2, r3
                ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_ALRMAR_PM_Pos) | \
 800ac1e:	68bb      	ldr	r3, [r7, #8]
 800ac20:	78db      	ldrb	r3, [r3, #3]
 800ac22:	059b      	lsls	r3, r3, #22
                ((uint32_t)(sAlarm->AlarmTime.Seconds) << RTC_ALRMAR_SU_Pos) | \
 800ac24:	431a      	orrs	r2, r3
                ((uint32_t)(sAlarm->AlarmDateWeekDay) << RTC_ALRMAR_DU_Pos) | \
 800ac26:	68bb      	ldr	r3, [r7, #8]
 800ac28:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 800ac2c:	061b      	lsls	r3, r3, #24
                ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_ALRMAR_PM_Pos) | \
 800ac2e:	431a      	orrs	r2, r3
                ((uint32_t)sAlarm->AlarmDateWeekDaySel) | \
 800ac30:	68bb      	ldr	r3, [r7, #8]
 800ac32:	6a1b      	ldr	r3, [r3, #32]
                ((uint32_t)(sAlarm->AlarmDateWeekDay) << RTC_ALRMAR_DU_Pos) | \
 800ac34:	431a      	orrs	r2, r3
                ((uint32_t)sAlarm->AlarmMask));
 800ac36:	68bb      	ldr	r3, [r7, #8]
 800ac38:	695b      	ldr	r3, [r3, #20]
      tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 800ac3a:	4313      	orrs	r3, r2
 800ac3c:	617b      	str	r3, [r7, #20]

    }
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800ac3e:	4b3e      	ldr	r3, [pc, #248]	; (800ad38 <HAL_RTC_SetAlarm_IT+0x1f4>)
 800ac40:	22ca      	movs	r2, #202	; 0xca
 800ac42:	625a      	str	r2, [r3, #36]	; 0x24
 800ac44:	4b3c      	ldr	r3, [pc, #240]	; (800ad38 <HAL_RTC_SetAlarm_IT+0x1f4>)
 800ac46:	2253      	movs	r2, #83	; 0x53
 800ac48:	625a      	str	r2, [r3, #36]	; 0x24

  /* Configure the Alarm register */
  if (sAlarm->Alarm == RTC_ALARM_A)
 800ac4a:	68bb      	ldr	r3, [r7, #8]
 800ac4c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800ac4e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800ac52:	d12c      	bne.n	800acae <HAL_RTC_SetAlarm_IT+0x16a>
  {
    /* Disable the Alarm A interrupt */
    CLEAR_BIT(RTC->CR, RTC_CR_ALRAE | RTC_CR_ALRAIE);
 800ac54:	4b38      	ldr	r3, [pc, #224]	; (800ad38 <HAL_RTC_SetAlarm_IT+0x1f4>)
 800ac56:	699b      	ldr	r3, [r3, #24]
 800ac58:	4a37      	ldr	r2, [pc, #220]	; (800ad38 <HAL_RTC_SetAlarm_IT+0x1f4>)
 800ac5a:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 800ac5e:	6193      	str	r3, [r2, #24]
    /* Clear flag alarm A */
    WRITE_REG(RTC->SCR, RTC_SCR_CALRAF);
 800ac60:	4b35      	ldr	r3, [pc, #212]	; (800ad38 <HAL_RTC_SetAlarm_IT+0x1f4>)
 800ac62:	2201      	movs	r2, #1
 800ac64:	65da      	str	r2, [r3, #92]	; 0x5c

    if (binaryMode == RTC_BINARY_ONLY)
 800ac66:	693b      	ldr	r3, [r7, #16]
 800ac68:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800ac6c:	d107      	bne.n	800ac7e <HAL_RTC_SetAlarm_IT+0x13a>
    {
      RTC->ALRMASSR = sAlarm->AlarmSubSecondMask | sAlarm->BinaryAutoClr;
 800ac6e:	68bb      	ldr	r3, [r7, #8]
 800ac70:	699a      	ldr	r2, [r3, #24]
 800ac72:	68bb      	ldr	r3, [r7, #8]
 800ac74:	69db      	ldr	r3, [r3, #28]
 800ac76:	4930      	ldr	r1, [pc, #192]	; (800ad38 <HAL_RTC_SetAlarm_IT+0x1f4>)
 800ac78:	4313      	orrs	r3, r2
 800ac7a:	644b      	str	r3, [r1, #68]	; 0x44
 800ac7c:	e006      	b.n	800ac8c <HAL_RTC_SetAlarm_IT+0x148>
    }
    else
    {
      WRITE_REG(RTC->ALRMAR, tmpreg);
 800ac7e:	4a2e      	ldr	r2, [pc, #184]	; (800ad38 <HAL_RTC_SetAlarm_IT+0x1f4>)
 800ac80:	697b      	ldr	r3, [r7, #20]
 800ac82:	6413      	str	r3, [r2, #64]	; 0x40
      WRITE_REG(RTC->ALRMASSR, sAlarm->AlarmSubSecondMask);
 800ac84:	4a2c      	ldr	r2, [pc, #176]	; (800ad38 <HAL_RTC_SetAlarm_IT+0x1f4>)
 800ac86:	68bb      	ldr	r3, [r7, #8]
 800ac88:	699b      	ldr	r3, [r3, #24]
 800ac8a:	6453      	str	r3, [r2, #68]	; 0x44
    }

    WRITE_REG(RTC->ALRABINR, sAlarm->AlarmTime.SubSeconds);
 800ac8c:	4a2a      	ldr	r2, [pc, #168]	; (800ad38 <HAL_RTC_SetAlarm_IT+0x1f4>)
 800ac8e:	68bb      	ldr	r3, [r7, #8]
 800ac90:	685b      	ldr	r3, [r3, #4]
 800ac92:	6713      	str	r3, [r2, #112]	; 0x70

    /* Store in the handle the Alarm A enabled */
    SET_BIT(hrtc->IsEnabled.RtcFeatures, RTC_MISR_ALRAMF);
 800ac94:	68fb      	ldr	r3, [r7, #12]
 800ac96:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800ac98:	f043 0201 	orr.w	r2, r3, #1
 800ac9c:	68fb      	ldr	r3, [r7, #12]
 800ac9e:	631a      	str	r2, [r3, #48]	; 0x30

    /* Configure the Alarm interrupt */
    SET_BIT(RTC->CR, RTC_CR_ALRAE | RTC_CR_ALRAIE);
 800aca0:	4b25      	ldr	r3, [pc, #148]	; (800ad38 <HAL_RTC_SetAlarm_IT+0x1f4>)
 800aca2:	699b      	ldr	r3, [r3, #24]
 800aca4:	4a24      	ldr	r2, [pc, #144]	; (800ad38 <HAL_RTC_SetAlarm_IT+0x1f4>)
 800aca6:	f443 5388 	orr.w	r3, r3, #4352	; 0x1100
 800acaa:	6193      	str	r3, [r2, #24]
 800acac:	e02b      	b.n	800ad06 <HAL_RTC_SetAlarm_IT+0x1c2>
  }
  else
  {
    /* Disable the Alarm B interrupt */
    CLEAR_BIT(RTC->CR, RTC_CR_ALRBE | RTC_CR_ALRBIE);
 800acae:	4b22      	ldr	r3, [pc, #136]	; (800ad38 <HAL_RTC_SetAlarm_IT+0x1f4>)
 800acb0:	699b      	ldr	r3, [r3, #24]
 800acb2:	4a21      	ldr	r2, [pc, #132]	; (800ad38 <HAL_RTC_SetAlarm_IT+0x1f4>)
 800acb4:	f423 5308 	bic.w	r3, r3, #8704	; 0x2200
 800acb8:	6193      	str	r3, [r2, #24]
    /* Clear flag alarm B */
    WRITE_REG(RTC->SCR, RTC_SCR_CALRBF);
 800acba:	4b1f      	ldr	r3, [pc, #124]	; (800ad38 <HAL_RTC_SetAlarm_IT+0x1f4>)
 800acbc:	2202      	movs	r2, #2
 800acbe:	65da      	str	r2, [r3, #92]	; 0x5c

    if (binaryMode == RTC_BINARY_ONLY)
 800acc0:	693b      	ldr	r3, [r7, #16]
 800acc2:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800acc6:	d107      	bne.n	800acd8 <HAL_RTC_SetAlarm_IT+0x194>
    {
      WRITE_REG(RTC->ALRMBSSR, sAlarm->AlarmSubSecondMask | sAlarm->BinaryAutoClr);
 800acc8:	68bb      	ldr	r3, [r7, #8]
 800acca:	699a      	ldr	r2, [r3, #24]
 800accc:	68bb      	ldr	r3, [r7, #8]
 800acce:	69db      	ldr	r3, [r3, #28]
 800acd0:	4919      	ldr	r1, [pc, #100]	; (800ad38 <HAL_RTC_SetAlarm_IT+0x1f4>)
 800acd2:	4313      	orrs	r3, r2
 800acd4:	64cb      	str	r3, [r1, #76]	; 0x4c
 800acd6:	e006      	b.n	800ace6 <HAL_RTC_SetAlarm_IT+0x1a2>
    }
    else
    {
      WRITE_REG(RTC->ALRMBR, tmpreg);
 800acd8:	4a17      	ldr	r2, [pc, #92]	; (800ad38 <HAL_RTC_SetAlarm_IT+0x1f4>)
 800acda:	697b      	ldr	r3, [r7, #20]
 800acdc:	6493      	str	r3, [r2, #72]	; 0x48
      WRITE_REG(RTC->ALRMBSSR, sAlarm->AlarmSubSecondMask);
 800acde:	4a16      	ldr	r2, [pc, #88]	; (800ad38 <HAL_RTC_SetAlarm_IT+0x1f4>)
 800ace0:	68bb      	ldr	r3, [r7, #8]
 800ace2:	699b      	ldr	r3, [r3, #24]
 800ace4:	64d3      	str	r3, [r2, #76]	; 0x4c
    }

    WRITE_REG(RTC->ALRBBINR, sAlarm->AlarmTime.SubSeconds);
 800ace6:	4a14      	ldr	r2, [pc, #80]	; (800ad38 <HAL_RTC_SetAlarm_IT+0x1f4>)
 800ace8:	68bb      	ldr	r3, [r7, #8]
 800acea:	685b      	ldr	r3, [r3, #4]
 800acec:	6753      	str	r3, [r2, #116]	; 0x74

    /* Store in the handle the Alarm B enabled */
    SET_BIT(hrtc->IsEnabled.RtcFeatures, RTC_MISR_ALRBMF);
 800acee:	68fb      	ldr	r3, [r7, #12]
 800acf0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800acf2:	f043 0202 	orr.w	r2, r3, #2
 800acf6:	68fb      	ldr	r3, [r7, #12]
 800acf8:	631a      	str	r2, [r3, #48]	; 0x30

    /* Configure the Alarm interrupt */
    SET_BIT(RTC->CR, RTC_CR_ALRBE | RTC_CR_ALRBIE);
 800acfa:	4b0f      	ldr	r3, [pc, #60]	; (800ad38 <HAL_RTC_SetAlarm_IT+0x1f4>)
 800acfc:	699b      	ldr	r3, [r3, #24]
 800acfe:	4a0e      	ldr	r2, [pc, #56]	; (800ad38 <HAL_RTC_SetAlarm_IT+0x1f4>)
 800ad00:	f443 5308 	orr.w	r3, r3, #8704	; 0x2200
 800ad04:	6193      	str	r3, [r2, #24]
  }

  /* RTC Alarm Interrupt Configuration: EXTI configuration */
  __HAL_RTC_ALARM_EXTI_ENABLE_IT();
 800ad06:	4b0d      	ldr	r3, [pc, #52]	; (800ad3c <HAL_RTC_SetAlarm_IT+0x1f8>)
 800ad08:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800ad0c:	4a0b      	ldr	r2, [pc, #44]	; (800ad3c <HAL_RTC_SetAlarm_IT+0x1f8>)
 800ad0e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800ad12:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800ad16:	4b08      	ldr	r3, [pc, #32]	; (800ad38 <HAL_RTC_SetAlarm_IT+0x1f4>)
 800ad18:	22ff      	movs	r2, #255	; 0xff
 800ad1a:	625a      	str	r2, [r3, #36]	; 0x24

  hrtc->State = HAL_RTC_STATE_READY;
 800ad1c:	68fb      	ldr	r3, [r7, #12]
 800ad1e:	2201      	movs	r2, #1
 800ad20:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 800ad24:	68fb      	ldr	r3, [r7, #12]
 800ad26:	2200      	movs	r2, #0
 800ad28:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c

  return HAL_OK;
 800ad2c:	2300      	movs	r3, #0
}
 800ad2e:	4618      	mov	r0, r3
 800ad30:	371c      	adds	r7, #28
 800ad32:	46bd      	mov	sp, r7
 800ad34:	bd90      	pop	{r4, r7, pc}
 800ad36:	bf00      	nop
 800ad38:	40002800 	.word	0x40002800
 800ad3c:	58000800 	.word	0x58000800

0800ad40 <HAL_RTC_DeactivateAlarm>:
  *            @arg RTC_ALARM_A:  AlarmA
  *            @arg RTC_ALARM_B:  AlarmB
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_DeactivateAlarm(RTC_HandleTypeDef *hrtc, uint32_t Alarm)
{
 800ad40:	b480      	push	{r7}
 800ad42:	b083      	sub	sp, #12
 800ad44:	af00      	add	r7, sp, #0
 800ad46:	6078      	str	r0, [r7, #4]
 800ad48:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_RTC_ALARM(Alarm));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 800ad4a:	687b      	ldr	r3, [r7, #4]
 800ad4c:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 800ad50:	2b01      	cmp	r3, #1
 800ad52:	d101      	bne.n	800ad58 <HAL_RTC_DeactivateAlarm+0x18>
 800ad54:	2302      	movs	r3, #2
 800ad56:	e042      	b.n	800adde <HAL_RTC_DeactivateAlarm+0x9e>
 800ad58:	687b      	ldr	r3, [r7, #4]
 800ad5a:	2201      	movs	r2, #1
 800ad5c:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c

  hrtc->State = HAL_RTC_STATE_BUSY;
 800ad60:	687b      	ldr	r3, [r7, #4]
 800ad62:	2202      	movs	r2, #2
 800ad64:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800ad68:	4b1f      	ldr	r3, [pc, #124]	; (800ade8 <HAL_RTC_DeactivateAlarm+0xa8>)
 800ad6a:	22ca      	movs	r2, #202	; 0xca
 800ad6c:	625a      	str	r2, [r3, #36]	; 0x24
 800ad6e:	4b1e      	ldr	r3, [pc, #120]	; (800ade8 <HAL_RTC_DeactivateAlarm+0xa8>)
 800ad70:	2253      	movs	r2, #83	; 0x53
 800ad72:	625a      	str	r2, [r3, #36]	; 0x24

  if (Alarm == RTC_ALARM_A)
 800ad74:	683b      	ldr	r3, [r7, #0]
 800ad76:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800ad7a:	d112      	bne.n	800ada2 <HAL_RTC_DeactivateAlarm+0x62>
  {
    /* AlarmA, Clear SSCLR */
    CLEAR_BIT(RTC->ALRMASSR, RTC_ALRMASSR_SSCLR);
 800ad7c:	4b1a      	ldr	r3, [pc, #104]	; (800ade8 <HAL_RTC_DeactivateAlarm+0xa8>)
 800ad7e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800ad80:	4a19      	ldr	r2, [pc, #100]	; (800ade8 <HAL_RTC_DeactivateAlarm+0xa8>)
 800ad82:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800ad86:	6453      	str	r3, [r2, #68]	; 0x44

    /* AlarmA, In case of interrupt mode is used, the interrupt source must disabled */
    CLEAR_BIT(RTC->CR, RTC_CR_ALRAE | RTC_CR_ALRAIE);
 800ad88:	4b17      	ldr	r3, [pc, #92]	; (800ade8 <HAL_RTC_DeactivateAlarm+0xa8>)
 800ad8a:	699b      	ldr	r3, [r3, #24]
 800ad8c:	4a16      	ldr	r2, [pc, #88]	; (800ade8 <HAL_RTC_DeactivateAlarm+0xa8>)
 800ad8e:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 800ad92:	6193      	str	r3, [r2, #24]

    /* Store in the handle the Alarm A disabled */
    CLEAR_BIT(hrtc->IsEnabled.RtcFeatures, RTC_MISR_ALRAMF);
 800ad94:	687b      	ldr	r3, [r7, #4]
 800ad96:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800ad98:	f023 0201 	bic.w	r2, r3, #1
 800ad9c:	687b      	ldr	r3, [r7, #4]
 800ad9e:	631a      	str	r2, [r3, #48]	; 0x30
 800ada0:	e011      	b.n	800adc6 <HAL_RTC_DeactivateAlarm+0x86>
  }
  else
  {
    /* AlarmB, Clear SSCLR */
    CLEAR_BIT(RTC->ALRMBSSR, RTC_ALRMBSSR_SSCLR);
 800ada2:	4b11      	ldr	r3, [pc, #68]	; (800ade8 <HAL_RTC_DeactivateAlarm+0xa8>)
 800ada4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800ada6:	4a10      	ldr	r2, [pc, #64]	; (800ade8 <HAL_RTC_DeactivateAlarm+0xa8>)
 800ada8:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800adac:	64d3      	str	r3, [r2, #76]	; 0x4c

    /* AlarmB, In case of interrupt mode is used, the interrupt source must disabled */
    CLEAR_BIT(RTC->CR, RTC_CR_ALRBE | RTC_CR_ALRBIE);
 800adae:	4b0e      	ldr	r3, [pc, #56]	; (800ade8 <HAL_RTC_DeactivateAlarm+0xa8>)
 800adb0:	699b      	ldr	r3, [r3, #24]
 800adb2:	4a0d      	ldr	r2, [pc, #52]	; (800ade8 <HAL_RTC_DeactivateAlarm+0xa8>)
 800adb4:	f423 5308 	bic.w	r3, r3, #8704	; 0x2200
 800adb8:	6193      	str	r3, [r2, #24]

    /* Store in the handle the Alarm B disabled */
    CLEAR_BIT(hrtc->IsEnabled.RtcFeatures, RTC_MISR_ALRBMF);
 800adba:	687b      	ldr	r3, [r7, #4]
 800adbc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800adbe:	f023 0202 	bic.w	r2, r3, #2
 800adc2:	687b      	ldr	r3, [r7, #4]
 800adc4:	631a      	str	r2, [r3, #48]	; 0x30
  }
  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800adc6:	4b08      	ldr	r3, [pc, #32]	; (800ade8 <HAL_RTC_DeactivateAlarm+0xa8>)
 800adc8:	22ff      	movs	r2, #255	; 0xff
 800adca:	625a      	str	r2, [r3, #36]	; 0x24

  hrtc->State = HAL_RTC_STATE_READY;
 800adcc:	687b      	ldr	r3, [r7, #4]
 800adce:	2201      	movs	r2, #1
 800add0:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 800add4:	687b      	ldr	r3, [r7, #4]
 800add6:	2200      	movs	r2, #0
 800add8:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c

  return HAL_OK;
 800addc:	2300      	movs	r3, #0
}
 800adde:	4618      	mov	r0, r3
 800ade0:	370c      	adds	r7, #12
 800ade2:	46bd      	mov	sp, r7
 800ade4:	bc80      	pop	{r7}
 800ade6:	4770      	bx	lr
 800ade8:	40002800 	.word	0x40002800

0800adec <HAL_RTC_AlarmIRQHandler>:
  * @brief  Handle Alarm interrupt request.
  * @param  hrtc RTC handle
  * @retval None
  */
void HAL_RTC_AlarmIRQHandler(RTC_HandleTypeDef *hrtc)
{
 800adec:	b580      	push	{r7, lr}
 800adee:	b084      	sub	sp, #16
 800adf0:	af00      	add	r7, sp, #0
 800adf2:	6078      	str	r0, [r7, #4]
  uint32_t tmp = READ_REG(RTC->MISR) & READ_REG(hrtc->IsEnabled.RtcFeatures);
 800adf4:	4b11      	ldr	r3, [pc, #68]	; (800ae3c <HAL_RTC_AlarmIRQHandler+0x50>)
 800adf6:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800adf8:	687b      	ldr	r3, [r7, #4]
 800adfa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800adfc:	4013      	ands	r3, r2
 800adfe:	60fb      	str	r3, [r7, #12]

  if ((tmp & RTC_MISR_ALRAMF) != 0U)
 800ae00:	68fb      	ldr	r3, [r7, #12]
 800ae02:	f003 0301 	and.w	r3, r3, #1
 800ae06:	2b00      	cmp	r3, #0
 800ae08:	d005      	beq.n	800ae16 <HAL_RTC_AlarmIRQHandler+0x2a>
  {
    /* Clear the AlarmA interrupt pending bit */
    WRITE_REG(RTC->SCR, RTC_SCR_CALRAF);
 800ae0a:	4b0c      	ldr	r3, [pc, #48]	; (800ae3c <HAL_RTC_AlarmIRQHandler+0x50>)
 800ae0c:	2201      	movs	r2, #1
 800ae0e:	65da      	str	r2, [r3, #92]	; 0x5c

#if (USE_HAL_RTC_REGISTER_CALLBACKS == 1)
    /* Call Compare Match registered Callback */
    hrtc->AlarmAEventCallback(hrtc);
#else
    HAL_RTC_AlarmAEventCallback(hrtc);
 800ae10:	6878      	ldr	r0, [r7, #4]
 800ae12:	f7f9 fecb 	bl	8004bac <HAL_RTC_AlarmAEventCallback>
#endif
  }

  if ((tmp & RTC_MISR_ALRBMF) != 0U)
 800ae16:	68fb      	ldr	r3, [r7, #12]
 800ae18:	f003 0302 	and.w	r3, r3, #2
 800ae1c:	2b00      	cmp	r3, #0
 800ae1e:	d005      	beq.n	800ae2c <HAL_RTC_AlarmIRQHandler+0x40>
  {
    /* Clear the AlarmB interrupt pending bit */
    WRITE_REG(RTC->SCR, RTC_SCR_CALRBF);
 800ae20:	4b06      	ldr	r3, [pc, #24]	; (800ae3c <HAL_RTC_AlarmIRQHandler+0x50>)
 800ae22:	2202      	movs	r2, #2
 800ae24:	65da      	str	r2, [r3, #92]	; 0x5c

#if (USE_HAL_RTC_REGISTER_CALLBACKS == 1)
    /* Call Compare Match registered Callback */
    hrtc->AlarmBEventCallback(hrtc);
#else
    HAL_RTCEx_AlarmBEventCallback(hrtc);
 800ae26:	6878      	ldr	r0, [r7, #4]
 800ae28:	f000 f94a 	bl	800b0c0 <HAL_RTCEx_AlarmBEventCallback>
#endif
  }

  /* Change RTC state */
  hrtc->State = HAL_RTC_STATE_READY;
 800ae2c:	687b      	ldr	r3, [r7, #4]
 800ae2e:	2201      	movs	r2, #1
 800ae30:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d
}
 800ae34:	bf00      	nop
 800ae36:	3710      	adds	r7, #16
 800ae38:	46bd      	mov	sp, r7
 800ae3a:	bd80      	pop	{r7, pc}
 800ae3c:	40002800 	.word	0x40002800

0800ae40 <HAL_RTC_WaitForSynchro>:
  *         correctly copied into the RTC_TR and RTC_DR shadow registers.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 800ae40:	b580      	push	{r7, lr}
 800ae42:	b084      	sub	sp, #16
 800ae44:	af00      	add	r7, sp, #0
 800ae46:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  UNUSED(hrtc);
  /* Clear RSF flag */
  SET_BIT(RTC->ICSR, RTC_RSF_MASK);
 800ae48:	4b0f      	ldr	r3, [pc, #60]	; (800ae88 <HAL_RTC_WaitForSynchro+0x48>)
 800ae4a:	68db      	ldr	r3, [r3, #12]
 800ae4c:	4a0e      	ldr	r2, [pc, #56]	; (800ae88 <HAL_RTC_WaitForSynchro+0x48>)
 800ae4e:	f063 03a0 	orn	r3, r3, #160	; 0xa0
 800ae52:	60d3      	str	r3, [r2, #12]

  tickstart = HAL_GetTick();
 800ae54:	f7f9 fc40 	bl	80046d8 <HAL_GetTick>
 800ae58:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
  while (READ_BIT(RTC->ICSR, RTC_ICSR_RSF) == 0U)
 800ae5a:	e009      	b.n	800ae70 <HAL_RTC_WaitForSynchro+0x30>
  {
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 800ae5c:	f7f9 fc3c 	bl	80046d8 <HAL_GetTick>
 800ae60:	4602      	mov	r2, r0
 800ae62:	68fb      	ldr	r3, [r7, #12]
 800ae64:	1ad3      	subs	r3, r2, r3
 800ae66:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800ae6a:	d901      	bls.n	800ae70 <HAL_RTC_WaitForSynchro+0x30>
    {
      return HAL_TIMEOUT;
 800ae6c:	2303      	movs	r3, #3
 800ae6e:	e006      	b.n	800ae7e <HAL_RTC_WaitForSynchro+0x3e>
  while (READ_BIT(RTC->ICSR, RTC_ICSR_RSF) == 0U)
 800ae70:	4b05      	ldr	r3, [pc, #20]	; (800ae88 <HAL_RTC_WaitForSynchro+0x48>)
 800ae72:	68db      	ldr	r3, [r3, #12]
 800ae74:	f003 0320 	and.w	r3, r3, #32
 800ae78:	2b00      	cmp	r3, #0
 800ae7a:	d0ef      	beq.n	800ae5c <HAL_RTC_WaitForSynchro+0x1c>
    }
  }

  return HAL_OK;
 800ae7c:	2300      	movs	r3, #0
}
 800ae7e:	4618      	mov	r0, r3
 800ae80:	3710      	adds	r7, #16
 800ae82:	46bd      	mov	sp, r7
 800ae84:	bd80      	pop	{r7, pc}
 800ae86:	bf00      	nop
 800ae88:	40002800 	.word	0x40002800

0800ae8c <RTC_EnterInitMode>:
  *         __HAL_RTC_WRITEPROTECTION_DISABLE() before calling this function.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 800ae8c:	b580      	push	{r7, lr}
 800ae8e:	b084      	sub	sp, #16
 800ae90:	af00      	add	r7, sp, #0
 800ae92:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800ae94:	2300      	movs	r3, #0
 800ae96:	73fb      	strb	r3, [r7, #15]

  UNUSED(hrtc);
  /* Check if the Initialization mode is set */
  if (READ_BIT(RTC->ICSR, RTC_ICSR_INITF) == 0U)
 800ae98:	4b15      	ldr	r3, [pc, #84]	; (800aef0 <RTC_EnterInitMode+0x64>)
 800ae9a:	68db      	ldr	r3, [r3, #12]
 800ae9c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800aea0:	2b00      	cmp	r3, #0
 800aea2:	d120      	bne.n	800aee6 <RTC_EnterInitMode+0x5a>
  {
    /* Set the Initialization mode */
    SET_BIT(RTC->ICSR, RTC_ICSR_INIT);
 800aea4:	4b12      	ldr	r3, [pc, #72]	; (800aef0 <RTC_EnterInitMode+0x64>)
 800aea6:	68db      	ldr	r3, [r3, #12]
 800aea8:	4a11      	ldr	r2, [pc, #68]	; (800aef0 <RTC_EnterInitMode+0x64>)
 800aeaa:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800aeae:	60d3      	str	r3, [r2, #12]

    tickstart = HAL_GetTick();
 800aeb0:	f7f9 fc12 	bl	80046d8 <HAL_GetTick>
 800aeb4:	60b8      	str	r0, [r7, #8]
    /* Wait till RTC is in INIT state and if Time out is reached exit */
    while ((READ_BIT(RTC->ICSR, RTC_ICSR_INITF) == 0U) && (status != HAL_TIMEOUT))
 800aeb6:	e00d      	b.n	800aed4 <RTC_EnterInitMode+0x48>
    {
      if ((HAL_GetTick()  - tickstart) > RTC_TIMEOUT_VALUE)
 800aeb8:	f7f9 fc0e 	bl	80046d8 <HAL_GetTick>
 800aebc:	4602      	mov	r2, r0
 800aebe:	68bb      	ldr	r3, [r7, #8]
 800aec0:	1ad3      	subs	r3, r2, r3
 800aec2:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800aec6:	d905      	bls.n	800aed4 <RTC_EnterInitMode+0x48>
      {
        status = HAL_TIMEOUT;
 800aec8:	2303      	movs	r3, #3
 800aeca:	73fb      	strb	r3, [r7, #15]
        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 800aecc:	687b      	ldr	r3, [r7, #4]
 800aece:	2203      	movs	r2, #3
 800aed0:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d
    while ((READ_BIT(RTC->ICSR, RTC_ICSR_INITF) == 0U) && (status != HAL_TIMEOUT))
 800aed4:	4b06      	ldr	r3, [pc, #24]	; (800aef0 <RTC_EnterInitMode+0x64>)
 800aed6:	68db      	ldr	r3, [r3, #12]
 800aed8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800aedc:	2b00      	cmp	r3, #0
 800aede:	d102      	bne.n	800aee6 <RTC_EnterInitMode+0x5a>
 800aee0:	7bfb      	ldrb	r3, [r7, #15]
 800aee2:	2b03      	cmp	r3, #3
 800aee4:	d1e8      	bne.n	800aeb8 <RTC_EnterInitMode+0x2c>
      }
    }
  }

  return status;
 800aee6:	7bfb      	ldrb	r3, [r7, #15]
}
 800aee8:	4618      	mov	r0, r3
 800aeea:	3710      	adds	r7, #16
 800aeec:	46bd      	mov	sp, r7
 800aeee:	bd80      	pop	{r7, pc}
 800aef0:	40002800 	.word	0x40002800

0800aef4 <RTC_ExitInitMode>:
  * @brief  Exit the RTC Initialization mode.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 800aef4:	b580      	push	{r7, lr}
 800aef6:	b084      	sub	sp, #16
 800aef8:	af00      	add	r7, sp, #0
 800aefa:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800aefc:	2300      	movs	r3, #0
 800aefe:	73fb      	strb	r3, [r7, #15]

  /* Exit Initialization mode */
  CLEAR_BIT(RTC->ICSR, RTC_ICSR_INIT);
 800af00:	4b1a      	ldr	r3, [pc, #104]	; (800af6c <RTC_ExitInitMode+0x78>)
 800af02:	68db      	ldr	r3, [r3, #12]
 800af04:	4a19      	ldr	r2, [pc, #100]	; (800af6c <RTC_ExitInitMode+0x78>)
 800af06:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800af0a:	60d3      	str	r3, [r2, #12]

  /* If CR_BYPSHAD bit = 0, wait for synchro */
  if (READ_BIT(RTC->CR, RTC_CR_BYPSHAD) == 0U)
 800af0c:	4b17      	ldr	r3, [pc, #92]	; (800af6c <RTC_ExitInitMode+0x78>)
 800af0e:	699b      	ldr	r3, [r3, #24]
 800af10:	f003 0320 	and.w	r3, r3, #32
 800af14:	2b00      	cmp	r3, #0
 800af16:	d10c      	bne.n	800af32 <RTC_ExitInitMode+0x3e>
  {
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 800af18:	6878      	ldr	r0, [r7, #4]
 800af1a:	f7ff ff91 	bl	800ae40 <HAL_RTC_WaitForSynchro>
 800af1e:	4603      	mov	r3, r0
 800af20:	2b00      	cmp	r3, #0
 800af22:	d01e      	beq.n	800af62 <RTC_ExitInitMode+0x6e>
    {
      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 800af24:	687b      	ldr	r3, [r7, #4]
 800af26:	2203      	movs	r2, #3
 800af28:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d
      status = HAL_TIMEOUT;
 800af2c:	2303      	movs	r3, #3
 800af2e:	73fb      	strb	r3, [r7, #15]
 800af30:	e017      	b.n	800af62 <RTC_ExitInitMode+0x6e>
    }
  }
  else /* WA 2.9.6 Calendar initialization may fail in case of consecutive INIT mode entry. */
  {
    /* Clear BYPSHAD bit */
    CLEAR_BIT(RTC->CR, RTC_CR_BYPSHAD);
 800af32:	4b0e      	ldr	r3, [pc, #56]	; (800af6c <RTC_ExitInitMode+0x78>)
 800af34:	699b      	ldr	r3, [r3, #24]
 800af36:	4a0d      	ldr	r2, [pc, #52]	; (800af6c <RTC_ExitInitMode+0x78>)
 800af38:	f023 0320 	bic.w	r3, r3, #32
 800af3c:	6193      	str	r3, [r2, #24]
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 800af3e:	6878      	ldr	r0, [r7, #4]
 800af40:	f7ff ff7e 	bl	800ae40 <HAL_RTC_WaitForSynchro>
 800af44:	4603      	mov	r3, r0
 800af46:	2b00      	cmp	r3, #0
 800af48:	d005      	beq.n	800af56 <RTC_ExitInitMode+0x62>
    {
      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 800af4a:	687b      	ldr	r3, [r7, #4]
 800af4c:	2203      	movs	r2, #3
 800af4e:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d
      status = HAL_TIMEOUT;
 800af52:	2303      	movs	r3, #3
 800af54:	73fb      	strb	r3, [r7, #15]
    }
    /* Restore BYPSHAD bit */
    SET_BIT(RTC->CR, RTC_CR_BYPSHAD);
 800af56:	4b05      	ldr	r3, [pc, #20]	; (800af6c <RTC_ExitInitMode+0x78>)
 800af58:	699b      	ldr	r3, [r3, #24]
 800af5a:	4a04      	ldr	r2, [pc, #16]	; (800af6c <RTC_ExitInitMode+0x78>)
 800af5c:	f043 0320 	orr.w	r3, r3, #32
 800af60:	6193      	str	r3, [r2, #24]
  }

  return status;
 800af62:	7bfb      	ldrb	r3, [r7, #15]
}
 800af64:	4618      	mov	r0, r3
 800af66:	3710      	adds	r7, #16
 800af68:	46bd      	mov	sp, r7
 800af6a:	bd80      	pop	{r7, pc}
 800af6c:	40002800 	.word	0x40002800

0800af70 <RTC_ByteToBcd2>:
  * @brief  Convert a 2 digit decimal to BCD format.
  * @param  Value Byte to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t Value)
{
 800af70:	b480      	push	{r7}
 800af72:	b085      	sub	sp, #20
 800af74:	af00      	add	r7, sp, #0
 800af76:	4603      	mov	r3, r0
 800af78:	71fb      	strb	r3, [r7, #7]
  uint32_t bcdhigh = 0U;
 800af7a:	2300      	movs	r3, #0
 800af7c:	60fb      	str	r3, [r7, #12]
  uint8_t tmp_Value = Value;
 800af7e:	79fb      	ldrb	r3, [r7, #7]
 800af80:	72fb      	strb	r3, [r7, #11]

  while (tmp_Value >= 10U)
 800af82:	e005      	b.n	800af90 <RTC_ByteToBcd2+0x20>
  {
    bcdhigh++;
 800af84:	68fb      	ldr	r3, [r7, #12]
 800af86:	3301      	adds	r3, #1
 800af88:	60fb      	str	r3, [r7, #12]
    tmp_Value -= 10U;
 800af8a:	7afb      	ldrb	r3, [r7, #11]
 800af8c:	3b0a      	subs	r3, #10
 800af8e:	72fb      	strb	r3, [r7, #11]
  while (tmp_Value >= 10U)
 800af90:	7afb      	ldrb	r3, [r7, #11]
 800af92:	2b09      	cmp	r3, #9
 800af94:	d8f6      	bhi.n	800af84 <RTC_ByteToBcd2+0x14>
  }

  return ((uint8_t)(bcdhigh << 4U) | tmp_Value);
 800af96:	68fb      	ldr	r3, [r7, #12]
 800af98:	b2db      	uxtb	r3, r3
 800af9a:	011b      	lsls	r3, r3, #4
 800af9c:	b2da      	uxtb	r2, r3
 800af9e:	7afb      	ldrb	r3, [r7, #11]
 800afa0:	4313      	orrs	r3, r2
 800afa2:	b2db      	uxtb	r3, r3
}
 800afa4:	4618      	mov	r0, r3
 800afa6:	3714      	adds	r7, #20
 800afa8:	46bd      	mov	sp, r7
 800afaa:	bc80      	pop	{r7}
 800afac:	4770      	bx	lr
	...

0800afb0 <HAL_RTCEx_EnableBypassShadow>:
  *         directly from the Calendar counter.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTCEx_EnableBypassShadow(RTC_HandleTypeDef *hrtc)
{
 800afb0:	b480      	push	{r7}
 800afb2:	b083      	sub	sp, #12
 800afb4:	af00      	add	r7, sp, #0
 800afb6:	6078      	str	r0, [r7, #4]
  /* Process Locked */
  __HAL_LOCK(hrtc);
 800afb8:	687b      	ldr	r3, [r7, #4]
 800afba:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 800afbe:	2b01      	cmp	r3, #1
 800afc0:	d101      	bne.n	800afc6 <HAL_RTCEx_EnableBypassShadow+0x16>
 800afc2:	2302      	movs	r3, #2
 800afc4:	e01f      	b.n	800b006 <HAL_RTCEx_EnableBypassShadow+0x56>
 800afc6:	687b      	ldr	r3, [r7, #4]
 800afc8:	2201      	movs	r2, #1
 800afca:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c

  hrtc->State = HAL_RTC_STATE_BUSY;
 800afce:	687b      	ldr	r3, [r7, #4]
 800afd0:	2202      	movs	r2, #2
 800afd2:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800afd6:	4b0e      	ldr	r3, [pc, #56]	; (800b010 <HAL_RTCEx_EnableBypassShadow+0x60>)
 800afd8:	22ca      	movs	r2, #202	; 0xca
 800afda:	625a      	str	r2, [r3, #36]	; 0x24
 800afdc:	4b0c      	ldr	r3, [pc, #48]	; (800b010 <HAL_RTCEx_EnableBypassShadow+0x60>)
 800afde:	2253      	movs	r2, #83	; 0x53
 800afe0:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set the BYPSHAD bit */
  SET_BIT(RTC->CR, RTC_CR_BYPSHAD);
 800afe2:	4b0b      	ldr	r3, [pc, #44]	; (800b010 <HAL_RTCEx_EnableBypassShadow+0x60>)
 800afe4:	699b      	ldr	r3, [r3, #24]
 800afe6:	4a0a      	ldr	r2, [pc, #40]	; (800b010 <HAL_RTCEx_EnableBypassShadow+0x60>)
 800afe8:	f043 0320 	orr.w	r3, r3, #32
 800afec:	6193      	str	r3, [r2, #24]

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800afee:	4b08      	ldr	r3, [pc, #32]	; (800b010 <HAL_RTCEx_EnableBypassShadow+0x60>)
 800aff0:	22ff      	movs	r2, #255	; 0xff
 800aff2:	625a      	str	r2, [r3, #36]	; 0x24

  /* Change RTC state */
  hrtc->State = HAL_RTC_STATE_READY;
 800aff4:	687b      	ldr	r3, [r7, #4]
 800aff6:	2201      	movs	r2, #1
 800aff8:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 800affc:	687b      	ldr	r3, [r7, #4]
 800affe:	2200      	movs	r2, #0
 800b000:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c

  return HAL_OK;
 800b004:	2300      	movs	r3, #0
}
 800b006:	4618      	mov	r0, r3
 800b008:	370c      	adds	r7, #12
 800b00a:	46bd      	mov	sp, r7
 800b00c:	bc80      	pop	{r7}
 800b00e:	4770      	bx	lr
 800b010:	40002800 	.word	0x40002800

0800b014 <HAL_RTCEx_SetSSRU_IT>:
  * @brief  Set SSR Underflow detection with Interrupt.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTCEx_SetSSRU_IT(RTC_HandleTypeDef *hrtc)
{
 800b014:	b480      	push	{r7}
 800b016:	b083      	sub	sp, #12
 800b018:	af00      	add	r7, sp, #0
 800b01a:	6078      	str	r0, [r7, #4]
  /* Process Locked */
  __HAL_LOCK(hrtc);
 800b01c:	687b      	ldr	r3, [r7, #4]
 800b01e:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 800b022:	2b01      	cmp	r3, #1
 800b024:	d101      	bne.n	800b02a <HAL_RTCEx_SetSSRU_IT+0x16>
 800b026:	2302      	movs	r3, #2
 800b028:	e027      	b.n	800b07a <HAL_RTCEx_SetSSRU_IT+0x66>
 800b02a:	687b      	ldr	r3, [r7, #4]
 800b02c:	2201      	movs	r2, #1
 800b02e:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c

  hrtc->State = HAL_RTC_STATE_BUSY;
 800b032:	687b      	ldr	r3, [r7, #4]
 800b034:	2202      	movs	r2, #2
 800b036:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800b03a:	4b12      	ldr	r3, [pc, #72]	; (800b084 <HAL_RTCEx_SetSSRU_IT+0x70>)
 800b03c:	22ca      	movs	r2, #202	; 0xca
 800b03e:	625a      	str	r2, [r3, #36]	; 0x24
 800b040:	4b10      	ldr	r3, [pc, #64]	; (800b084 <HAL_RTCEx_SetSSRU_IT+0x70>)
 800b042:	2253      	movs	r2, #83	; 0x53
 800b044:	625a      	str	r2, [r3, #36]	; 0x24

  /* Enable IT SSRU */
  __HAL_RTC_SSRU_ENABLE_IT(hrtc, RTC_IT_SSRU);
 800b046:	4b0f      	ldr	r3, [pc, #60]	; (800b084 <HAL_RTCEx_SetSSRU_IT+0x70>)
 800b048:	699b      	ldr	r3, [r3, #24]
 800b04a:	4a0e      	ldr	r2, [pc, #56]	; (800b084 <HAL_RTCEx_SetSSRU_IT+0x70>)
 800b04c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800b050:	6193      	str	r3, [r2, #24]

  /* RTC SSRU Interrupt Configuration: EXTI configuration */
  __HAL_RTC_SSRU_EXTI_ENABLE_IT();
 800b052:	4b0d      	ldr	r3, [pc, #52]	; (800b088 <HAL_RTCEx_SetSSRU_IT+0x74>)
 800b054:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800b058:	4a0b      	ldr	r2, [pc, #44]	; (800b088 <HAL_RTCEx_SetSSRU_IT+0x74>)
 800b05a:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800b05e:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800b062:	4b08      	ldr	r3, [pc, #32]	; (800b084 <HAL_RTCEx_SetSSRU_IT+0x70>)
 800b064:	22ff      	movs	r2, #255	; 0xff
 800b066:	625a      	str	r2, [r3, #36]	; 0x24

  hrtc->State = HAL_RTC_STATE_READY;
 800b068:	687b      	ldr	r3, [r7, #4]
 800b06a:	2201      	movs	r2, #1
 800b06c:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 800b070:	687b      	ldr	r3, [r7, #4]
 800b072:	2200      	movs	r2, #0
 800b074:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c

  return HAL_OK;
 800b078:	2300      	movs	r3, #0
}
 800b07a:	4618      	mov	r0, r3
 800b07c:	370c      	adds	r7, #12
 800b07e:	46bd      	mov	sp, r7
 800b080:	bc80      	pop	{r7}
 800b082:	4770      	bx	lr
 800b084:	40002800 	.word	0x40002800
 800b088:	58000800 	.word	0x58000800

0800b08c <HAL_RTCEx_SSRUIRQHandler>:
  * @brief  Handle SSR underflow interrupt request.
  * @param  hrtc RTC handle
  * @retval None
  */
void HAL_RTCEx_SSRUIRQHandler(RTC_HandleTypeDef *hrtc)
{
 800b08c:	b580      	push	{r7, lr}
 800b08e:	b082      	sub	sp, #8
 800b090:	af00      	add	r7, sp, #0
 800b092:	6078      	str	r0, [r7, #4]
  if ((RTC->MISR & RTC_MISR_SSRUMF) != 0u)
 800b094:	4b09      	ldr	r3, [pc, #36]	; (800b0bc <HAL_RTCEx_SSRUIRQHandler+0x30>)
 800b096:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800b098:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800b09c:	2b00      	cmp	r3, #0
 800b09e:	d005      	beq.n	800b0ac <HAL_RTCEx_SSRUIRQHandler+0x20>
  {
    /* Immediately clear flags */
    RTC->SCR = RTC_SCR_CSSRUF;
 800b0a0:	4b06      	ldr	r3, [pc, #24]	; (800b0bc <HAL_RTCEx_SSRUIRQHandler+0x30>)
 800b0a2:	2240      	movs	r2, #64	; 0x40
 800b0a4:	65da      	str	r2, [r3, #92]	; 0x5c
    /* SSRU callback */
#if (USE_HAL_RTC_REGISTER_CALLBACKS == 1)
    /* Call SSRUEvent registered Callback */
    hrtc->SSRUEventCallback(hrtc);
#else
    HAL_RTCEx_SSRUEventCallback(hrtc);
 800b0a6:	6878      	ldr	r0, [r7, #4]
 800b0a8:	f7f9 fd8a 	bl	8004bc0 <HAL_RTCEx_SSRUEventCallback>
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */
  }

  /* Change RTC state */
  hrtc->State = HAL_RTC_STATE_READY;
 800b0ac:	687b      	ldr	r3, [r7, #4]
 800b0ae:	2201      	movs	r2, #1
 800b0b0:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d
}
 800b0b4:	bf00      	nop
 800b0b6:	3708      	adds	r7, #8
 800b0b8:	46bd      	mov	sp, r7
 800b0ba:	bd80      	pop	{r7, pc}
 800b0bc:	40002800 	.word	0x40002800

0800b0c0 <HAL_RTCEx_AlarmBEventCallback>:
  * @brief  Alarm B callback.
  * @param  hrtc RTC handle
  * @retval None
  */
__weak void HAL_RTCEx_AlarmBEventCallback(RTC_HandleTypeDef *hrtc)
{
 800b0c0:	b480      	push	{r7}
 800b0c2:	b083      	sub	sp, #12
 800b0c4:	af00      	add	r7, sp, #0
 800b0c6:	6078      	str	r0, [r7, #4]
  UNUSED(hrtc);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_RTCEx_AlarmBEventCallback could be implemented in the user file
   */
}
 800b0c8:	bf00      	nop
 800b0ca:	370c      	adds	r7, #12
 800b0cc:	46bd      	mov	sp, r7
 800b0ce:	bc80      	pop	{r7}
 800b0d0:	4770      	bx	lr
	...

0800b0d4 <HAL_RTCEx_BKUPWrite>:
  *          This parameter can be RTC_BKP_DRx where x can be from 0 to RTC_BACKUP_NB
  * @param  Data Data to be written in the specified Backup data register.
  * @retval None
  */
void HAL_RTCEx_BKUPWrite(RTC_HandleTypeDef *hrtc, uint32_t BackupRegister, uint32_t Data)
{
 800b0d4:	b480      	push	{r7}
 800b0d6:	b087      	sub	sp, #28
 800b0d8:	af00      	add	r7, sp, #0
 800b0da:	60f8      	str	r0, [r7, #12]
 800b0dc:	60b9      	str	r1, [r7, #8]
 800b0de:	607a      	str	r2, [r7, #4]

  UNUSED(hrtc);
  /* Check the parameters */
  assert_param(IS_RTC_BKP(BackupRegister));

  tmp = (uint32_t) & (TAMP->BKP0R);
 800b0e0:	4b07      	ldr	r3, [pc, #28]	; (800b100 <HAL_RTCEx_BKUPWrite+0x2c>)
 800b0e2:	617b      	str	r3, [r7, #20]
  tmp += (BackupRegister * 4U);
 800b0e4:	68bb      	ldr	r3, [r7, #8]
 800b0e6:	009b      	lsls	r3, r3, #2
 800b0e8:	697a      	ldr	r2, [r7, #20]
 800b0ea:	4413      	add	r3, r2
 800b0ec:	617b      	str	r3, [r7, #20]

  /* Write the specified register */
  *(__IO uint32_t *)tmp = (uint32_t)Data;
 800b0ee:	697b      	ldr	r3, [r7, #20]
 800b0f0:	687a      	ldr	r2, [r7, #4]
 800b0f2:	601a      	str	r2, [r3, #0]
}
 800b0f4:	bf00      	nop
 800b0f6:	371c      	adds	r7, #28
 800b0f8:	46bd      	mov	sp, r7
 800b0fa:	bc80      	pop	{r7}
 800b0fc:	4770      	bx	lr
 800b0fe:	bf00      	nop
 800b100:	4000b100 	.word	0x4000b100

0800b104 <HAL_RTCEx_BKUPRead>:
  * @param  BackupRegister RTC Backup data Register number.
  *          This parameter can be RTC_BKP_DRx where x can be from 0 to RTC_BACKUP_NB
  * @retval Read value
  */
uint32_t HAL_RTCEx_BKUPRead(RTC_HandleTypeDef *hrtc, uint32_t BackupRegister)
{
 800b104:	b480      	push	{r7}
 800b106:	b085      	sub	sp, #20
 800b108:	af00      	add	r7, sp, #0
 800b10a:	6078      	str	r0, [r7, #4]
 800b10c:	6039      	str	r1, [r7, #0]

  UNUSED(hrtc);
  /* Check the parameters */
  assert_param(IS_RTC_BKP(BackupRegister));

  tmp = (uint32_t) & (TAMP->BKP0R);
 800b10e:	4b07      	ldr	r3, [pc, #28]	; (800b12c <HAL_RTCEx_BKUPRead+0x28>)
 800b110:	60fb      	str	r3, [r7, #12]
  tmp += (BackupRegister * 4U);
 800b112:	683b      	ldr	r3, [r7, #0]
 800b114:	009b      	lsls	r3, r3, #2
 800b116:	68fa      	ldr	r2, [r7, #12]
 800b118:	4413      	add	r3, r2
 800b11a:	60fb      	str	r3, [r7, #12]

  /* Read the specified register */
  return (*(__IO uint32_t *)tmp);
 800b11c:	68fb      	ldr	r3, [r7, #12]
 800b11e:	681b      	ldr	r3, [r3, #0]
}
 800b120:	4618      	mov	r0, r3
 800b122:	3714      	adds	r7, #20
 800b124:	46bd      	mov	sp, r7
 800b126:	bc80      	pop	{r7}
 800b128:	4770      	bx	lr
 800b12a:	bf00      	nop
 800b12c:	4000b100 	.word	0x4000b100

0800b130 <LL_PWR_SetRadioBusyTrigger>:
{
 800b130:	b480      	push	{r7}
 800b132:	b083      	sub	sp, #12
 800b134:	af00      	add	r7, sp, #0
 800b136:	6078      	str	r0, [r7, #4]
  MODIFY_REG(PWR->CR3, PWR_CR3_EWRFBUSY, RadioBusyTrigger);
 800b138:	4b06      	ldr	r3, [pc, #24]	; (800b154 <LL_PWR_SetRadioBusyTrigger+0x24>)
 800b13a:	689b      	ldr	r3, [r3, #8]
 800b13c:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 800b140:	4904      	ldr	r1, [pc, #16]	; (800b154 <LL_PWR_SetRadioBusyTrigger+0x24>)
 800b142:	687b      	ldr	r3, [r7, #4]
 800b144:	4313      	orrs	r3, r2
 800b146:	608b      	str	r3, [r1, #8]
}
 800b148:	bf00      	nop
 800b14a:	370c      	adds	r7, #12
 800b14c:	46bd      	mov	sp, r7
 800b14e:	bc80      	pop	{r7}
 800b150:	4770      	bx	lr
 800b152:	bf00      	nop
 800b154:	58000400 	.word	0x58000400

0800b158 <LL_PWR_UnselectSUBGHZSPI_NSS>:
{
 800b158:	b480      	push	{r7}
 800b15a:	af00      	add	r7, sp, #0
  SET_BIT(PWR->SUBGHZSPICR, PWR_SUBGHZSPICR_NSS);
 800b15c:	4b05      	ldr	r3, [pc, #20]	; (800b174 <LL_PWR_UnselectSUBGHZSPI_NSS+0x1c>)
 800b15e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800b162:	4a04      	ldr	r2, [pc, #16]	; (800b174 <LL_PWR_UnselectSUBGHZSPI_NSS+0x1c>)
 800b164:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800b168:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
}
 800b16c:	bf00      	nop
 800b16e:	46bd      	mov	sp, r7
 800b170:	bc80      	pop	{r7}
 800b172:	4770      	bx	lr
 800b174:	58000400 	.word	0x58000400

0800b178 <LL_PWR_SelectSUBGHZSPI_NSS>:
{
 800b178:	b480      	push	{r7}
 800b17a:	af00      	add	r7, sp, #0
  CLEAR_BIT(PWR->SUBGHZSPICR, PWR_SUBGHZSPICR_NSS);
 800b17c:	4b05      	ldr	r3, [pc, #20]	; (800b194 <LL_PWR_SelectSUBGHZSPI_NSS+0x1c>)
 800b17e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800b182:	4a04      	ldr	r2, [pc, #16]	; (800b194 <LL_PWR_SelectSUBGHZSPI_NSS+0x1c>)
 800b184:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 800b188:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
}
 800b18c:	bf00      	nop
 800b18e:	46bd      	mov	sp, r7
 800b190:	bc80      	pop	{r7}
 800b192:	4770      	bx	lr
 800b194:	58000400 	.word	0x58000400

0800b198 <LL_PWR_ClearFlag_RFBUSY>:
{
 800b198:	b480      	push	{r7}
 800b19a:	af00      	add	r7, sp, #0
  WRITE_REG(PWR->SCR, PWR_SCR_CWRFBUSYF);
 800b19c:	4b03      	ldr	r3, [pc, #12]	; (800b1ac <LL_PWR_ClearFlag_RFBUSY+0x14>)
 800b19e:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800b1a2:	619a      	str	r2, [r3, #24]
}
 800b1a4:	bf00      	nop
 800b1a6:	46bd      	mov	sp, r7
 800b1a8:	bc80      	pop	{r7}
 800b1aa:	4770      	bx	lr
 800b1ac:	58000400 	.word	0x58000400

0800b1b0 <LL_PWR_IsActiveFlag_RFBUSYS>:
{
 800b1b0:	b480      	push	{r7}
 800b1b2:	af00      	add	r7, sp, #0
  return ((READ_BIT(PWR->SR2, PWR_SR2_RFBUSYS) == (PWR_SR2_RFBUSYS)) ? 1UL : 0UL);
 800b1b4:	4b06      	ldr	r3, [pc, #24]	; (800b1d0 <LL_PWR_IsActiveFlag_RFBUSYS+0x20>)
 800b1b6:	695b      	ldr	r3, [r3, #20]
 800b1b8:	f003 0302 	and.w	r3, r3, #2
 800b1bc:	2b02      	cmp	r3, #2
 800b1be:	d101      	bne.n	800b1c4 <LL_PWR_IsActiveFlag_RFBUSYS+0x14>
 800b1c0:	2301      	movs	r3, #1
 800b1c2:	e000      	b.n	800b1c6 <LL_PWR_IsActiveFlag_RFBUSYS+0x16>
 800b1c4:	2300      	movs	r3, #0
}
 800b1c6:	4618      	mov	r0, r3
 800b1c8:	46bd      	mov	sp, r7
 800b1ca:	bc80      	pop	{r7}
 800b1cc:	4770      	bx	lr
 800b1ce:	bf00      	nop
 800b1d0:	58000400 	.word	0x58000400

0800b1d4 <LL_PWR_IsActiveFlag_RFBUSYMS>:
{
 800b1d4:	b480      	push	{r7}
 800b1d6:	af00      	add	r7, sp, #0
  return ((READ_BIT(PWR->SR2, PWR_SR2_RFBUSYMS) == (PWR_SR2_RFBUSYMS)) ? 1UL : 0UL);
 800b1d8:	4b06      	ldr	r3, [pc, #24]	; (800b1f4 <LL_PWR_IsActiveFlag_RFBUSYMS+0x20>)
 800b1da:	695b      	ldr	r3, [r3, #20]
 800b1dc:	f003 0304 	and.w	r3, r3, #4
 800b1e0:	2b04      	cmp	r3, #4
 800b1e2:	d101      	bne.n	800b1e8 <LL_PWR_IsActiveFlag_RFBUSYMS+0x14>
 800b1e4:	2301      	movs	r3, #1
 800b1e6:	e000      	b.n	800b1ea <LL_PWR_IsActiveFlag_RFBUSYMS+0x16>
 800b1e8:	2300      	movs	r3, #0
}
 800b1ea:	4618      	mov	r0, r3
 800b1ec:	46bd      	mov	sp, r7
 800b1ee:	bc80      	pop	{r7}
 800b1f0:	4770      	bx	lr
 800b1f2:	bf00      	nop
 800b1f4:	58000400 	.word	0x58000400

0800b1f8 <LL_RCC_RF_DisableReset>:
{
 800b1f8:	b480      	push	{r7}
 800b1fa:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CSR, RCC_CSR_RFRST);
 800b1fc:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800b200:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800b204:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 800b208:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 800b20c:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
}
 800b210:	bf00      	nop
 800b212:	46bd      	mov	sp, r7
 800b214:	bc80      	pop	{r7}
 800b216:	4770      	bx	lr

0800b218 <LL_RCC_IsRFUnderReset>:
{
 800b218:	b480      	push	{r7}
 800b21a:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CSR, RCC_CSR_RFRSTF) == (RCC_CSR_RFRSTF)) ? 1UL : 0UL);
 800b21c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800b220:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800b224:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800b228:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800b22c:	d101      	bne.n	800b232 <LL_RCC_IsRFUnderReset+0x1a>
 800b22e:	2301      	movs	r3, #1
 800b230:	e000      	b.n	800b234 <LL_RCC_IsRFUnderReset+0x1c>
 800b232:	2300      	movs	r3, #0
}
 800b234:	4618      	mov	r0, r3
 800b236:	46bd      	mov	sp, r7
 800b238:	bc80      	pop	{r7}
 800b23a:	4770      	bx	lr

0800b23c <LL_EXTI_EnableIT_32_63>:
{
 800b23c:	b480      	push	{r7}
 800b23e:	b083      	sub	sp, #12
 800b240:	af00      	add	r7, sp, #0
 800b242:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->IMR2, ExtiLine);
 800b244:	4b06      	ldr	r3, [pc, #24]	; (800b260 <LL_EXTI_EnableIT_32_63+0x24>)
 800b246:	f8d3 2090 	ldr.w	r2, [r3, #144]	; 0x90
 800b24a:	4905      	ldr	r1, [pc, #20]	; (800b260 <LL_EXTI_EnableIT_32_63+0x24>)
 800b24c:	687b      	ldr	r3, [r7, #4]
 800b24e:	4313      	orrs	r3, r2
 800b250:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
}
 800b254:	bf00      	nop
 800b256:	370c      	adds	r7, #12
 800b258:	46bd      	mov	sp, r7
 800b25a:	bc80      	pop	{r7}
 800b25c:	4770      	bx	lr
 800b25e:	bf00      	nop
 800b260:	58000800 	.word	0x58000800

0800b264 <HAL_SUBGHZ_Init>:
  * @param  hsubghz pointer to a SUBGHZ_HandleTypeDef structure that contains
  *         the handle information for SUBGHZ module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SUBGHZ_Init(SUBGHZ_HandleTypeDef *hsubghz)
{
 800b264:	b580      	push	{r7, lr}
 800b266:	b084      	sub	sp, #16
 800b268:	af00      	add	r7, sp, #0
 800b26a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status;
  __IO uint32_t count;

  /* Check the hsubghz handle allocation */
  if (hsubghz == NULL)
 800b26c:	687b      	ldr	r3, [r7, #4]
 800b26e:	2b00      	cmp	r3, #0
 800b270:	d103      	bne.n	800b27a <HAL_SUBGHZ_Init+0x16>
  {
    status = HAL_ERROR;
 800b272:	2301      	movs	r3, #1
 800b274:	73fb      	strb	r3, [r7, #15]
    return status;
 800b276:	7bfb      	ldrb	r3, [r7, #15]
 800b278:	e04b      	b.n	800b312 <HAL_SUBGHZ_Init+0xae>
  }
  else
  {
    status = HAL_OK;
 800b27a:	2300      	movs	r3, #0
 800b27c:	73fb      	strb	r3, [r7, #15]
  }

  assert_param(IS_SUBGHZSPI_BAUDRATE_PRESCALER(hsubghz->Init.BaudratePrescaler));

  if (hsubghz->State == HAL_SUBGHZ_STATE_RESET)
 800b27e:	687b      	ldr	r3, [r7, #4]
 800b280:	799b      	ldrb	r3, [r3, #6]
 800b282:	b2db      	uxtb	r3, r3
 800b284:	2b00      	cmp	r3, #0
 800b286:	d105      	bne.n	800b294 <HAL_SUBGHZ_Init+0x30>
  {
    /* Allocate lock resource and initialize it */
    hsubghz->Lock = HAL_UNLOCKED;
 800b288:	687b      	ldr	r3, [r7, #4]
 800b28a:	2200      	movs	r2, #0
 800b28c:	715a      	strb	r2, [r3, #5]

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hsubghz->MspInitCallback(hsubghz);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SUBGHZ_MspInit(hsubghz);
 800b28e:	6878      	ldr	r0, [r7, #4]
 800b290:	f7f9 f900 	bl	8004494 <HAL_SUBGHZ_MspInit>
#endif /* USE_HAL_ SUBGHZ_REGISTER_CALLBACKS */
  }

  hsubghz->State = HAL_SUBGHZ_STATE_BUSY;
 800b294:	687b      	ldr	r3, [r7, #4]
 800b296:	2202      	movs	r2, #2
 800b298:	719a      	strb	r2, [r3, #6]

  /* De-asserts the reset signal of the Radio peripheral */
  LL_RCC_RF_DisableReset();
 800b29a:	f7ff ffad 	bl	800b1f8 <LL_RCC_RF_DisableReset>

  /* Verify that Radio in reset status flag is set */
  count  = SUBGHZ_DEFAULT_TIMEOUT * SUBGHZ_DEFAULT_LOOP_TIME;
 800b29e:	4b1f      	ldr	r3, [pc, #124]	; (800b31c <HAL_SUBGHZ_Init+0xb8>)
 800b2a0:	681a      	ldr	r2, [r3, #0]
 800b2a2:	4613      	mov	r3, r2
 800b2a4:	00db      	lsls	r3, r3, #3
 800b2a6:	1a9b      	subs	r3, r3, r2
 800b2a8:	009b      	lsls	r3, r3, #2
 800b2aa:	0cdb      	lsrs	r3, r3, #19
 800b2ac:	2264      	movs	r2, #100	; 0x64
 800b2ae:	fb02 f303 	mul.w	r3, r2, r3
 800b2b2:	60bb      	str	r3, [r7, #8]

  do
  {
    if (count == 0U)
 800b2b4:	68bb      	ldr	r3, [r7, #8]
 800b2b6:	2b00      	cmp	r3, #0
 800b2b8:	d105      	bne.n	800b2c6 <HAL_SUBGHZ_Init+0x62>
    {
      status  = HAL_ERROR;
 800b2ba:	2301      	movs	r3, #1
 800b2bc:	73fb      	strb	r3, [r7, #15]
      hsubghz->ErrorCode = HAL_SUBGHZ_ERROR_TIMEOUT;
 800b2be:	687b      	ldr	r3, [r7, #4]
 800b2c0:	2201      	movs	r2, #1
 800b2c2:	609a      	str	r2, [r3, #8]
      break;
 800b2c4:	e007      	b.n	800b2d6 <HAL_SUBGHZ_Init+0x72>
    }
    count--;
 800b2c6:	68bb      	ldr	r3, [r7, #8]
 800b2c8:	3b01      	subs	r3, #1
 800b2ca:	60bb      	str	r3, [r7, #8]
  } while (LL_RCC_IsRFUnderReset() != 0UL);
 800b2cc:	f7ff ffa4 	bl	800b218 <LL_RCC_IsRFUnderReset>
 800b2d0:	4603      	mov	r3, r0
 800b2d2:	2b00      	cmp	r3, #0
 800b2d4:	d1ee      	bne.n	800b2b4 <HAL_SUBGHZ_Init+0x50>

  /* Asserts the reset signal of the Radio peripheral */
  LL_PWR_UnselectSUBGHZSPI_NSS();
 800b2d6:	f7ff ff3f 	bl	800b158 <LL_PWR_UnselectSUBGHZSPI_NSS>

  /* Enable wakeup signal of the Radio peripheral */
  LL_C2_PWR_SetRadioBusyTrigger(LL_PWR_RADIO_BUSY_TRIGGER_WU_IT);
#else
  /* Enable EXTI 44 : Radio IRQ ITs for CPU1 */
  LL_EXTI_EnableIT_32_63(LL_EXTI_LINE_44);
 800b2da:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 800b2de:	f7ff ffad 	bl	800b23c <LL_EXTI_EnableIT_32_63>

  /* Enable wakeup signal of the Radio peripheral */
  LL_PWR_SetRadioBusyTrigger(LL_PWR_RADIO_BUSY_TRIGGER_WU_IT);
 800b2e2:	f44f 6000 	mov.w	r0, #2048	; 0x800
 800b2e6:	f7ff ff23 	bl	800b130 <LL_PWR_SetRadioBusyTrigger>
#endif /* CM0PLUS */

  /* Clear Pending Flag */
  LL_PWR_ClearFlag_RFBUSY();
 800b2ea:	f7ff ff55 	bl	800b198 <LL_PWR_ClearFlag_RFBUSY>

  if (status == HAL_OK)
 800b2ee:	7bfb      	ldrb	r3, [r7, #15]
 800b2f0:	2b00      	cmp	r3, #0
 800b2f2:	d10a      	bne.n	800b30a <HAL_SUBGHZ_Init+0xa6>
  {
    /* Initialize SUBGHZSPI Peripheral */
    SUBGHZSPI_Init(hsubghz->Init.BaudratePrescaler);
 800b2f4:	687b      	ldr	r3, [r7, #4]
 800b2f6:	681b      	ldr	r3, [r3, #0]
 800b2f8:	4618      	mov	r0, r3
 800b2fa:	f000 faad 	bl	800b858 <SUBGHZSPI_Init>

    hsubghz->DeepSleep = SUBGHZ_DEEP_SLEEP_ENABLE;
 800b2fe:	687b      	ldr	r3, [r7, #4]
 800b300:	2201      	movs	r2, #1
 800b302:	711a      	strb	r2, [r3, #4]
    hsubghz->ErrorCode = HAL_SUBGHZ_ERROR_NONE;
 800b304:	687b      	ldr	r3, [r7, #4]
 800b306:	2200      	movs	r2, #0
 800b308:	609a      	str	r2, [r3, #8]
  }
  hsubghz->State     = HAL_SUBGHZ_STATE_READY;
 800b30a:	687b      	ldr	r3, [r7, #4]
 800b30c:	2201      	movs	r2, #1
 800b30e:	719a      	strb	r2, [r3, #6]

  return status;
 800b310:	7bfb      	ldrb	r3, [r7, #15]
}
 800b312:	4618      	mov	r0, r3
 800b314:	3710      	adds	r7, #16
 800b316:	46bd      	mov	sp, r7
 800b318:	bd80      	pop	{r7, pc}
 800b31a:	bf00      	nop
 800b31c:	2000007c 	.word	0x2000007c

0800b320 <HAL_SUBGHZ_WriteRegisters>:
  */
HAL_StatusTypeDef HAL_SUBGHZ_WriteRegisters(SUBGHZ_HandleTypeDef *hsubghz,
                                            uint16_t Address,
                                            uint8_t *pBuffer,
                                            uint16_t Size)
{
 800b320:	b580      	push	{r7, lr}
 800b322:	b086      	sub	sp, #24
 800b324:	af00      	add	r7, sp, #0
 800b326:	60f8      	str	r0, [r7, #12]
 800b328:	607a      	str	r2, [r7, #4]
 800b32a:	461a      	mov	r2, r3
 800b32c:	460b      	mov	r3, r1
 800b32e:	817b      	strh	r3, [r7, #10]
 800b330:	4613      	mov	r3, r2
 800b332:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef status;

  if (hsubghz->State == HAL_SUBGHZ_STATE_READY)
 800b334:	68fb      	ldr	r3, [r7, #12]
 800b336:	799b      	ldrb	r3, [r3, #6]
 800b338:	b2db      	uxtb	r3, r3
 800b33a:	2b01      	cmp	r3, #1
 800b33c:	d14a      	bne.n	800b3d4 <HAL_SUBGHZ_WriteRegisters+0xb4>
  {
    /* Process Locked */
    __HAL_LOCK(hsubghz);
 800b33e:	68fb      	ldr	r3, [r7, #12]
 800b340:	795b      	ldrb	r3, [r3, #5]
 800b342:	2b01      	cmp	r3, #1
 800b344:	d101      	bne.n	800b34a <HAL_SUBGHZ_WriteRegisters+0x2a>
 800b346:	2302      	movs	r3, #2
 800b348:	e045      	b.n	800b3d6 <HAL_SUBGHZ_WriteRegisters+0xb6>
 800b34a:	68fb      	ldr	r3, [r7, #12]
 800b34c:	2201      	movs	r2, #1
 800b34e:	715a      	strb	r2, [r3, #5]

    hsubghz->State = HAL_SUBGHZ_STATE_BUSY;
 800b350:	68fb      	ldr	r3, [r7, #12]
 800b352:	2202      	movs	r2, #2
 800b354:	719a      	strb	r2, [r3, #6]

    (void)SUBGHZ_CheckDeviceReady(hsubghz);
 800b356:	68f8      	ldr	r0, [r7, #12]
 800b358:	f000 fb4c 	bl	800b9f4 <SUBGHZ_CheckDeviceReady>

    /* NSS = 0 */
    LL_PWR_SelectSUBGHZSPI_NSS();
 800b35c:	f7ff ff0c 	bl	800b178 <LL_PWR_SelectSUBGHZSPI_NSS>

    (void)SUBGHZSPI_Transmit(hsubghz, SUBGHZ_RADIO_WRITE_REGISTER);
 800b360:	210d      	movs	r1, #13
 800b362:	68f8      	ldr	r0, [r7, #12]
 800b364:	f000 fa98 	bl	800b898 <SUBGHZSPI_Transmit>
    (void)SUBGHZSPI_Transmit(hsubghz, (uint8_t)((Address & 0xFF00U) >> 8U));
 800b368:	897b      	ldrh	r3, [r7, #10]
 800b36a:	0a1b      	lsrs	r3, r3, #8
 800b36c:	b29b      	uxth	r3, r3
 800b36e:	b2db      	uxtb	r3, r3
 800b370:	4619      	mov	r1, r3
 800b372:	68f8      	ldr	r0, [r7, #12]
 800b374:	f000 fa90 	bl	800b898 <SUBGHZSPI_Transmit>
    (void)SUBGHZSPI_Transmit(hsubghz, (uint8_t)(Address & 0x00FFU));
 800b378:	897b      	ldrh	r3, [r7, #10]
 800b37a:	b2db      	uxtb	r3, r3
 800b37c:	4619      	mov	r1, r3
 800b37e:	68f8      	ldr	r0, [r7, #12]
 800b380:	f000 fa8a 	bl	800b898 <SUBGHZSPI_Transmit>

    for (uint16_t i = 0U; i < Size; i++)
 800b384:	2300      	movs	r3, #0
 800b386:	82bb      	strh	r3, [r7, #20]
 800b388:	e00a      	b.n	800b3a0 <HAL_SUBGHZ_WriteRegisters+0x80>
    {
      (void)SUBGHZSPI_Transmit(hsubghz, pBuffer[i]);
 800b38a:	8abb      	ldrh	r3, [r7, #20]
 800b38c:	687a      	ldr	r2, [r7, #4]
 800b38e:	4413      	add	r3, r2
 800b390:	781b      	ldrb	r3, [r3, #0]
 800b392:	4619      	mov	r1, r3
 800b394:	68f8      	ldr	r0, [r7, #12]
 800b396:	f000 fa7f 	bl	800b898 <SUBGHZSPI_Transmit>
    for (uint16_t i = 0U; i < Size; i++)
 800b39a:	8abb      	ldrh	r3, [r7, #20]
 800b39c:	3301      	adds	r3, #1
 800b39e:	82bb      	strh	r3, [r7, #20]
 800b3a0:	8aba      	ldrh	r2, [r7, #20]
 800b3a2:	893b      	ldrh	r3, [r7, #8]
 800b3a4:	429a      	cmp	r2, r3
 800b3a6:	d3f0      	bcc.n	800b38a <HAL_SUBGHZ_WriteRegisters+0x6a>
    }

    /* NSS = 1 */
    LL_PWR_UnselectSUBGHZSPI_NSS();
 800b3a8:	f7ff fed6 	bl	800b158 <LL_PWR_UnselectSUBGHZSPI_NSS>

    (void)SUBGHZ_WaitOnBusy(hsubghz);
 800b3ac:	68f8      	ldr	r0, [r7, #12]
 800b3ae:	f000 fb39 	bl	800ba24 <SUBGHZ_WaitOnBusy>

    if (hsubghz->ErrorCode != HAL_SUBGHZ_ERROR_NONE)
 800b3b2:	68fb      	ldr	r3, [r7, #12]
 800b3b4:	689b      	ldr	r3, [r3, #8]
 800b3b6:	2b00      	cmp	r3, #0
 800b3b8:	d002      	beq.n	800b3c0 <HAL_SUBGHZ_WriteRegisters+0xa0>
    {
      status = HAL_ERROR;
 800b3ba:	2301      	movs	r3, #1
 800b3bc:	75fb      	strb	r3, [r7, #23]
 800b3be:	e001      	b.n	800b3c4 <HAL_SUBGHZ_WriteRegisters+0xa4>
    }
    else
    {
      status = HAL_OK;
 800b3c0:	2300      	movs	r3, #0
 800b3c2:	75fb      	strb	r3, [r7, #23]
    }

    hsubghz->State = HAL_SUBGHZ_STATE_READY;
 800b3c4:	68fb      	ldr	r3, [r7, #12]
 800b3c6:	2201      	movs	r2, #1
 800b3c8:	719a      	strb	r2, [r3, #6]

    /* Process Unlocked */
    __HAL_UNLOCK(hsubghz);
 800b3ca:	68fb      	ldr	r3, [r7, #12]
 800b3cc:	2200      	movs	r2, #0
 800b3ce:	715a      	strb	r2, [r3, #5]

    return status;
 800b3d0:	7dfb      	ldrb	r3, [r7, #23]
 800b3d2:	e000      	b.n	800b3d6 <HAL_SUBGHZ_WriteRegisters+0xb6>
  }
  else
  {
    return HAL_BUSY;
 800b3d4:	2302      	movs	r3, #2
  }
}
 800b3d6:	4618      	mov	r0, r3
 800b3d8:	3718      	adds	r7, #24
 800b3da:	46bd      	mov	sp, r7
 800b3dc:	bd80      	pop	{r7, pc}

0800b3de <HAL_SUBGHZ_ReadRegisters>:
  */
HAL_StatusTypeDef HAL_SUBGHZ_ReadRegisters(SUBGHZ_HandleTypeDef *hsubghz,
                                           uint16_t Address,
                                           uint8_t *pBuffer,
                                           uint16_t Size)
{
 800b3de:	b580      	push	{r7, lr}
 800b3e0:	b088      	sub	sp, #32
 800b3e2:	af00      	add	r7, sp, #0
 800b3e4:	60f8      	str	r0, [r7, #12]
 800b3e6:	607a      	str	r2, [r7, #4]
 800b3e8:	461a      	mov	r2, r3
 800b3ea:	460b      	mov	r3, r1
 800b3ec:	817b      	strh	r3, [r7, #10]
 800b3ee:	4613      	mov	r3, r2
 800b3f0:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef status;
  uint8_t *pData = pBuffer;
 800b3f2:	687b      	ldr	r3, [r7, #4]
 800b3f4:	61bb      	str	r3, [r7, #24]

  if (hsubghz->State == HAL_SUBGHZ_STATE_READY)
 800b3f6:	68fb      	ldr	r3, [r7, #12]
 800b3f8:	799b      	ldrb	r3, [r3, #6]
 800b3fa:	b2db      	uxtb	r3, r3
 800b3fc:	2b01      	cmp	r3, #1
 800b3fe:	d14a      	bne.n	800b496 <HAL_SUBGHZ_ReadRegisters+0xb8>
  {
    /* Process Locked */
    __HAL_LOCK(hsubghz);
 800b400:	68fb      	ldr	r3, [r7, #12]
 800b402:	795b      	ldrb	r3, [r3, #5]
 800b404:	2b01      	cmp	r3, #1
 800b406:	d101      	bne.n	800b40c <HAL_SUBGHZ_ReadRegisters+0x2e>
 800b408:	2302      	movs	r3, #2
 800b40a:	e045      	b.n	800b498 <HAL_SUBGHZ_ReadRegisters+0xba>
 800b40c:	68fb      	ldr	r3, [r7, #12]
 800b40e:	2201      	movs	r2, #1
 800b410:	715a      	strb	r2, [r3, #5]

    (void)SUBGHZ_CheckDeviceReady(hsubghz);
 800b412:	68f8      	ldr	r0, [r7, #12]
 800b414:	f000 faee 	bl	800b9f4 <SUBGHZ_CheckDeviceReady>

    /* NSS = 0 */
    LL_PWR_SelectSUBGHZSPI_NSS();
 800b418:	f7ff feae 	bl	800b178 <LL_PWR_SelectSUBGHZSPI_NSS>

    (void)SUBGHZSPI_Transmit(hsubghz, SUBGHZ_RADIO_READ_REGISTER);
 800b41c:	211d      	movs	r1, #29
 800b41e:	68f8      	ldr	r0, [r7, #12]
 800b420:	f000 fa3a 	bl	800b898 <SUBGHZSPI_Transmit>
    (void)SUBGHZSPI_Transmit(hsubghz, (uint8_t)((Address & 0xFF00U) >> 8U));
 800b424:	897b      	ldrh	r3, [r7, #10]
 800b426:	0a1b      	lsrs	r3, r3, #8
 800b428:	b29b      	uxth	r3, r3
 800b42a:	b2db      	uxtb	r3, r3
 800b42c:	4619      	mov	r1, r3
 800b42e:	68f8      	ldr	r0, [r7, #12]
 800b430:	f000 fa32 	bl	800b898 <SUBGHZSPI_Transmit>
    (void)SUBGHZSPI_Transmit(hsubghz, (uint8_t)(Address & 0x00FFU));
 800b434:	897b      	ldrh	r3, [r7, #10]
 800b436:	b2db      	uxtb	r3, r3
 800b438:	4619      	mov	r1, r3
 800b43a:	68f8      	ldr	r0, [r7, #12]
 800b43c:	f000 fa2c 	bl	800b898 <SUBGHZSPI_Transmit>
    (void)SUBGHZSPI_Transmit(hsubghz, 0U);
 800b440:	2100      	movs	r1, #0
 800b442:	68f8      	ldr	r0, [r7, #12]
 800b444:	f000 fa28 	bl	800b898 <SUBGHZSPI_Transmit>

    for (uint16_t i = 0U; i < Size; i++)
 800b448:	2300      	movs	r3, #0
 800b44a:	82fb      	strh	r3, [r7, #22]
 800b44c:	e009      	b.n	800b462 <HAL_SUBGHZ_ReadRegisters+0x84>
    {
      (void)SUBGHZSPI_Receive(hsubghz, (pData));
 800b44e:	69b9      	ldr	r1, [r7, #24]
 800b450:	68f8      	ldr	r0, [r7, #12]
 800b452:	f000 fa77 	bl	800b944 <SUBGHZSPI_Receive>
      pData++;
 800b456:	69bb      	ldr	r3, [r7, #24]
 800b458:	3301      	adds	r3, #1
 800b45a:	61bb      	str	r3, [r7, #24]
    for (uint16_t i = 0U; i < Size; i++)
 800b45c:	8afb      	ldrh	r3, [r7, #22]
 800b45e:	3301      	adds	r3, #1
 800b460:	82fb      	strh	r3, [r7, #22]
 800b462:	8afa      	ldrh	r2, [r7, #22]
 800b464:	893b      	ldrh	r3, [r7, #8]
 800b466:	429a      	cmp	r2, r3
 800b468:	d3f1      	bcc.n	800b44e <HAL_SUBGHZ_ReadRegisters+0x70>
    }

    /* NSS = 1 */
    LL_PWR_UnselectSUBGHZSPI_NSS();
 800b46a:	f7ff fe75 	bl	800b158 <LL_PWR_UnselectSUBGHZSPI_NSS>

    (void)SUBGHZ_WaitOnBusy(hsubghz);
 800b46e:	68f8      	ldr	r0, [r7, #12]
 800b470:	f000 fad8 	bl	800ba24 <SUBGHZ_WaitOnBusy>

    if (hsubghz->ErrorCode != HAL_SUBGHZ_ERROR_NONE)
 800b474:	68fb      	ldr	r3, [r7, #12]
 800b476:	689b      	ldr	r3, [r3, #8]
 800b478:	2b00      	cmp	r3, #0
 800b47a:	d002      	beq.n	800b482 <HAL_SUBGHZ_ReadRegisters+0xa4>
    {
      status = HAL_ERROR;
 800b47c:	2301      	movs	r3, #1
 800b47e:	77fb      	strb	r3, [r7, #31]
 800b480:	e001      	b.n	800b486 <HAL_SUBGHZ_ReadRegisters+0xa8>
    }
    else
    {
      status = HAL_OK;
 800b482:	2300      	movs	r3, #0
 800b484:	77fb      	strb	r3, [r7, #31]
    }

    hsubghz->State = HAL_SUBGHZ_STATE_READY;
 800b486:	68fb      	ldr	r3, [r7, #12]
 800b488:	2201      	movs	r2, #1
 800b48a:	719a      	strb	r2, [r3, #6]

    /* Process Unlocked */
    __HAL_UNLOCK(hsubghz);
 800b48c:	68fb      	ldr	r3, [r7, #12]
 800b48e:	2200      	movs	r2, #0
 800b490:	715a      	strb	r2, [r3, #5]

    return status;
 800b492:	7ffb      	ldrb	r3, [r7, #31]
 800b494:	e000      	b.n	800b498 <HAL_SUBGHZ_ReadRegisters+0xba>
  }
  else
  {
    return HAL_BUSY;
 800b496:	2302      	movs	r3, #2
  }
}
 800b498:	4618      	mov	r0, r3
 800b49a:	3720      	adds	r7, #32
 800b49c:	46bd      	mov	sp, r7
 800b49e:	bd80      	pop	{r7, pc}

0800b4a0 <HAL_SUBGHZ_ExecSetCmd>:
  */
HAL_StatusTypeDef HAL_SUBGHZ_ExecSetCmd(SUBGHZ_HandleTypeDef *hsubghz,
                                        SUBGHZ_RadioSetCmd_t Command,
                                        uint8_t *pBuffer,
                                        uint16_t Size)
{
 800b4a0:	b580      	push	{r7, lr}
 800b4a2:	b086      	sub	sp, #24
 800b4a4:	af00      	add	r7, sp, #0
 800b4a6:	60f8      	str	r0, [r7, #12]
 800b4a8:	607a      	str	r2, [r7, #4]
 800b4aa:	461a      	mov	r2, r3
 800b4ac:	460b      	mov	r3, r1
 800b4ae:	72fb      	strb	r3, [r7, #11]
 800b4b0:	4613      	mov	r3, r2
 800b4b2:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef status;

  /* LORA Modulation not available on STM32WLx4xx devices */
  assert_param(IS_SUBGHZ_MODULATION_SUPPORTED(Command, pBuffer[0]));

  if (hsubghz->State == HAL_SUBGHZ_STATE_READY)
 800b4b4:	68fb      	ldr	r3, [r7, #12]
 800b4b6:	799b      	ldrb	r3, [r3, #6]
 800b4b8:	b2db      	uxtb	r3, r3
 800b4ba:	2b01      	cmp	r3, #1
 800b4bc:	d14a      	bne.n	800b554 <HAL_SUBGHZ_ExecSetCmd+0xb4>
  {
    /* Process Locked */
    __HAL_LOCK(hsubghz);
 800b4be:	68fb      	ldr	r3, [r7, #12]
 800b4c0:	795b      	ldrb	r3, [r3, #5]
 800b4c2:	2b01      	cmp	r3, #1
 800b4c4:	d101      	bne.n	800b4ca <HAL_SUBGHZ_ExecSetCmd+0x2a>
 800b4c6:	2302      	movs	r3, #2
 800b4c8:	e045      	b.n	800b556 <HAL_SUBGHZ_ExecSetCmd+0xb6>
 800b4ca:	68fb      	ldr	r3, [r7, #12]
 800b4cc:	2201      	movs	r2, #1
 800b4ce:	715a      	strb	r2, [r3, #5]

    /* Need to wakeup Radio if already in Sleep at startup */
    (void)SUBGHZ_CheckDeviceReady(hsubghz);
 800b4d0:	68f8      	ldr	r0, [r7, #12]
 800b4d2:	f000 fa8f 	bl	800b9f4 <SUBGHZ_CheckDeviceReady>

    if ((Command == RADIO_SET_SLEEP) || (Command == RADIO_SET_RXDUTYCYCLE))
 800b4d6:	7afb      	ldrb	r3, [r7, #11]
 800b4d8:	2b84      	cmp	r3, #132	; 0x84
 800b4da:	d002      	beq.n	800b4e2 <HAL_SUBGHZ_ExecSetCmd+0x42>
 800b4dc:	7afb      	ldrb	r3, [r7, #11]
 800b4de:	2b94      	cmp	r3, #148	; 0x94
 800b4e0:	d103      	bne.n	800b4ea <HAL_SUBGHZ_ExecSetCmd+0x4a>
    {
      hsubghz->DeepSleep = SUBGHZ_DEEP_SLEEP_ENABLE;
 800b4e2:	68fb      	ldr	r3, [r7, #12]
 800b4e4:	2201      	movs	r2, #1
 800b4e6:	711a      	strb	r2, [r3, #4]
 800b4e8:	e002      	b.n	800b4f0 <HAL_SUBGHZ_ExecSetCmd+0x50>
    }
    else
    {
      hsubghz->DeepSleep = SUBGHZ_DEEP_SLEEP_DISABLE;
 800b4ea:	68fb      	ldr	r3, [r7, #12]
 800b4ec:	2200      	movs	r2, #0
 800b4ee:	711a      	strb	r2, [r3, #4]
    }

    /* NSS = 0 */
    LL_PWR_SelectSUBGHZSPI_NSS();
 800b4f0:	f7ff fe42 	bl	800b178 <LL_PWR_SelectSUBGHZSPI_NSS>

    (void)SUBGHZSPI_Transmit(hsubghz, (uint8_t)Command);
 800b4f4:	7afb      	ldrb	r3, [r7, #11]
 800b4f6:	4619      	mov	r1, r3
 800b4f8:	68f8      	ldr	r0, [r7, #12]
 800b4fa:	f000 f9cd 	bl	800b898 <SUBGHZSPI_Transmit>

    for (uint16_t i = 0U; i < Size; i++)
 800b4fe:	2300      	movs	r3, #0
 800b500:	82bb      	strh	r3, [r7, #20]
 800b502:	e00a      	b.n	800b51a <HAL_SUBGHZ_ExecSetCmd+0x7a>
    {
      (void)SUBGHZSPI_Transmit(hsubghz, pBuffer[i]);
 800b504:	8abb      	ldrh	r3, [r7, #20]
 800b506:	687a      	ldr	r2, [r7, #4]
 800b508:	4413      	add	r3, r2
 800b50a:	781b      	ldrb	r3, [r3, #0]
 800b50c:	4619      	mov	r1, r3
 800b50e:	68f8      	ldr	r0, [r7, #12]
 800b510:	f000 f9c2 	bl	800b898 <SUBGHZSPI_Transmit>
    for (uint16_t i = 0U; i < Size; i++)
 800b514:	8abb      	ldrh	r3, [r7, #20]
 800b516:	3301      	adds	r3, #1
 800b518:	82bb      	strh	r3, [r7, #20]
 800b51a:	8aba      	ldrh	r2, [r7, #20]
 800b51c:	893b      	ldrh	r3, [r7, #8]
 800b51e:	429a      	cmp	r2, r3
 800b520:	d3f0      	bcc.n	800b504 <HAL_SUBGHZ_ExecSetCmd+0x64>
    }

    /* NSS = 1 */
    LL_PWR_UnselectSUBGHZSPI_NSS();
 800b522:	f7ff fe19 	bl	800b158 <LL_PWR_UnselectSUBGHZSPI_NSS>

    if (Command != RADIO_SET_SLEEP)
 800b526:	7afb      	ldrb	r3, [r7, #11]
 800b528:	2b84      	cmp	r3, #132	; 0x84
 800b52a:	d002      	beq.n	800b532 <HAL_SUBGHZ_ExecSetCmd+0x92>
    {
      (void)SUBGHZ_WaitOnBusy(hsubghz);
 800b52c:	68f8      	ldr	r0, [r7, #12]
 800b52e:	f000 fa79 	bl	800ba24 <SUBGHZ_WaitOnBusy>
    }

    if (hsubghz->ErrorCode != HAL_SUBGHZ_ERROR_NONE)
 800b532:	68fb      	ldr	r3, [r7, #12]
 800b534:	689b      	ldr	r3, [r3, #8]
 800b536:	2b00      	cmp	r3, #0
 800b538:	d002      	beq.n	800b540 <HAL_SUBGHZ_ExecSetCmd+0xa0>
    {
      status = HAL_ERROR;
 800b53a:	2301      	movs	r3, #1
 800b53c:	75fb      	strb	r3, [r7, #23]
 800b53e:	e001      	b.n	800b544 <HAL_SUBGHZ_ExecSetCmd+0xa4>
    }
    else
    {
      status = HAL_OK;
 800b540:	2300      	movs	r3, #0
 800b542:	75fb      	strb	r3, [r7, #23]
    }

    hsubghz->State = HAL_SUBGHZ_STATE_READY;
 800b544:	68fb      	ldr	r3, [r7, #12]
 800b546:	2201      	movs	r2, #1
 800b548:	719a      	strb	r2, [r3, #6]

    /* Process Unlocked */
    __HAL_UNLOCK(hsubghz);
 800b54a:	68fb      	ldr	r3, [r7, #12]
 800b54c:	2200      	movs	r2, #0
 800b54e:	715a      	strb	r2, [r3, #5]

    return status;
 800b550:	7dfb      	ldrb	r3, [r7, #23]
 800b552:	e000      	b.n	800b556 <HAL_SUBGHZ_ExecSetCmd+0xb6>
  }
  else
  {
    return HAL_BUSY;
 800b554:	2302      	movs	r3, #2
  }
}
 800b556:	4618      	mov	r0, r3
 800b558:	3718      	adds	r7, #24
 800b55a:	46bd      	mov	sp, r7
 800b55c:	bd80      	pop	{r7, pc}

0800b55e <HAL_SUBGHZ_ExecGetCmd>:
  */
HAL_StatusTypeDef HAL_SUBGHZ_ExecGetCmd(SUBGHZ_HandleTypeDef *hsubghz,
                                        SUBGHZ_RadioGetCmd_t Command,
                                        uint8_t *pBuffer,
                                        uint16_t Size)
{
 800b55e:	b580      	push	{r7, lr}
 800b560:	b088      	sub	sp, #32
 800b562:	af00      	add	r7, sp, #0
 800b564:	60f8      	str	r0, [r7, #12]
 800b566:	607a      	str	r2, [r7, #4]
 800b568:	461a      	mov	r2, r3
 800b56a:	460b      	mov	r3, r1
 800b56c:	72fb      	strb	r3, [r7, #11]
 800b56e:	4613      	mov	r3, r2
 800b570:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef status;
  uint8_t *pData = pBuffer;
 800b572:	687b      	ldr	r3, [r7, #4]
 800b574:	61bb      	str	r3, [r7, #24]

  if (hsubghz->State == HAL_SUBGHZ_STATE_READY)
 800b576:	68fb      	ldr	r3, [r7, #12]
 800b578:	799b      	ldrb	r3, [r3, #6]
 800b57a:	b2db      	uxtb	r3, r3
 800b57c:	2b01      	cmp	r3, #1
 800b57e:	d13d      	bne.n	800b5fc <HAL_SUBGHZ_ExecGetCmd+0x9e>
  {
    /* Process Locked */
    __HAL_LOCK(hsubghz);
 800b580:	68fb      	ldr	r3, [r7, #12]
 800b582:	795b      	ldrb	r3, [r3, #5]
 800b584:	2b01      	cmp	r3, #1
 800b586:	d101      	bne.n	800b58c <HAL_SUBGHZ_ExecGetCmd+0x2e>
 800b588:	2302      	movs	r3, #2
 800b58a:	e038      	b.n	800b5fe <HAL_SUBGHZ_ExecGetCmd+0xa0>
 800b58c:	68fb      	ldr	r3, [r7, #12]
 800b58e:	2201      	movs	r2, #1
 800b590:	715a      	strb	r2, [r3, #5]

    (void)SUBGHZ_CheckDeviceReady(hsubghz);
 800b592:	68f8      	ldr	r0, [r7, #12]
 800b594:	f000 fa2e 	bl	800b9f4 <SUBGHZ_CheckDeviceReady>

    /* NSS = 0 */
    LL_PWR_SelectSUBGHZSPI_NSS();
 800b598:	f7ff fdee 	bl	800b178 <LL_PWR_SelectSUBGHZSPI_NSS>

    (void)SUBGHZSPI_Transmit(hsubghz, (uint8_t)Command);
 800b59c:	7afb      	ldrb	r3, [r7, #11]
 800b59e:	4619      	mov	r1, r3
 800b5a0:	68f8      	ldr	r0, [r7, #12]
 800b5a2:	f000 f979 	bl	800b898 <SUBGHZSPI_Transmit>

    /* Use to flush the Status (First byte) receive from SUBGHZ as not use */
    (void)SUBGHZSPI_Transmit(hsubghz, 0x00U);
 800b5a6:	2100      	movs	r1, #0
 800b5a8:	68f8      	ldr	r0, [r7, #12]
 800b5aa:	f000 f975 	bl	800b898 <SUBGHZSPI_Transmit>

    for (uint16_t i = 0U; i < Size; i++)
 800b5ae:	2300      	movs	r3, #0
 800b5b0:	82fb      	strh	r3, [r7, #22]
 800b5b2:	e009      	b.n	800b5c8 <HAL_SUBGHZ_ExecGetCmd+0x6a>
    {
      (void)SUBGHZSPI_Receive(hsubghz, (pData));
 800b5b4:	69b9      	ldr	r1, [r7, #24]
 800b5b6:	68f8      	ldr	r0, [r7, #12]
 800b5b8:	f000 f9c4 	bl	800b944 <SUBGHZSPI_Receive>
      pData++;
 800b5bc:	69bb      	ldr	r3, [r7, #24]
 800b5be:	3301      	adds	r3, #1
 800b5c0:	61bb      	str	r3, [r7, #24]
    for (uint16_t i = 0U; i < Size; i++)
 800b5c2:	8afb      	ldrh	r3, [r7, #22]
 800b5c4:	3301      	adds	r3, #1
 800b5c6:	82fb      	strh	r3, [r7, #22]
 800b5c8:	8afa      	ldrh	r2, [r7, #22]
 800b5ca:	893b      	ldrh	r3, [r7, #8]
 800b5cc:	429a      	cmp	r2, r3
 800b5ce:	d3f1      	bcc.n	800b5b4 <HAL_SUBGHZ_ExecGetCmd+0x56>
    }

    /* NSS = 1 */
    LL_PWR_UnselectSUBGHZSPI_NSS();
 800b5d0:	f7ff fdc2 	bl	800b158 <LL_PWR_UnselectSUBGHZSPI_NSS>

    (void)SUBGHZ_WaitOnBusy(hsubghz);
 800b5d4:	68f8      	ldr	r0, [r7, #12]
 800b5d6:	f000 fa25 	bl	800ba24 <SUBGHZ_WaitOnBusy>

    if (hsubghz->ErrorCode != HAL_SUBGHZ_ERROR_NONE)
 800b5da:	68fb      	ldr	r3, [r7, #12]
 800b5dc:	689b      	ldr	r3, [r3, #8]
 800b5de:	2b00      	cmp	r3, #0
 800b5e0:	d002      	beq.n	800b5e8 <HAL_SUBGHZ_ExecGetCmd+0x8a>
    {
      status = HAL_ERROR;
 800b5e2:	2301      	movs	r3, #1
 800b5e4:	77fb      	strb	r3, [r7, #31]
 800b5e6:	e001      	b.n	800b5ec <HAL_SUBGHZ_ExecGetCmd+0x8e>
    }
    else
    {
      status = HAL_OK;
 800b5e8:	2300      	movs	r3, #0
 800b5ea:	77fb      	strb	r3, [r7, #31]
    }

    hsubghz->State = HAL_SUBGHZ_STATE_READY;
 800b5ec:	68fb      	ldr	r3, [r7, #12]
 800b5ee:	2201      	movs	r2, #1
 800b5f0:	719a      	strb	r2, [r3, #6]

    /* Process Unlocked */
    __HAL_UNLOCK(hsubghz);
 800b5f2:	68fb      	ldr	r3, [r7, #12]
 800b5f4:	2200      	movs	r2, #0
 800b5f6:	715a      	strb	r2, [r3, #5]

    return status;
 800b5f8:	7ffb      	ldrb	r3, [r7, #31]
 800b5fa:	e000      	b.n	800b5fe <HAL_SUBGHZ_ExecGetCmd+0xa0>
  }
  else
  {
    return HAL_BUSY;
 800b5fc:	2302      	movs	r3, #2
  }
}
 800b5fe:	4618      	mov	r0, r3
 800b600:	3720      	adds	r7, #32
 800b602:	46bd      	mov	sp, r7
 800b604:	bd80      	pop	{r7, pc}

0800b606 <HAL_SUBGHZ_WriteBuffer>:
  */
HAL_StatusTypeDef HAL_SUBGHZ_WriteBuffer(SUBGHZ_HandleTypeDef *hsubghz,
                                         uint8_t Offset,
                                         uint8_t *pBuffer,
                                         uint16_t Size)
{
 800b606:	b580      	push	{r7, lr}
 800b608:	b086      	sub	sp, #24
 800b60a:	af00      	add	r7, sp, #0
 800b60c:	60f8      	str	r0, [r7, #12]
 800b60e:	607a      	str	r2, [r7, #4]
 800b610:	461a      	mov	r2, r3
 800b612:	460b      	mov	r3, r1
 800b614:	72fb      	strb	r3, [r7, #11]
 800b616:	4613      	mov	r3, r2
 800b618:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef status;

  if (hsubghz->State == HAL_SUBGHZ_STATE_READY)
 800b61a:	68fb      	ldr	r3, [r7, #12]
 800b61c:	799b      	ldrb	r3, [r3, #6]
 800b61e:	b2db      	uxtb	r3, r3
 800b620:	2b01      	cmp	r3, #1
 800b622:	d13e      	bne.n	800b6a2 <HAL_SUBGHZ_WriteBuffer+0x9c>
  {
    /* Process Locked */
    __HAL_LOCK(hsubghz);
 800b624:	68fb      	ldr	r3, [r7, #12]
 800b626:	795b      	ldrb	r3, [r3, #5]
 800b628:	2b01      	cmp	r3, #1
 800b62a:	d101      	bne.n	800b630 <HAL_SUBGHZ_WriteBuffer+0x2a>
 800b62c:	2302      	movs	r3, #2
 800b62e:	e039      	b.n	800b6a4 <HAL_SUBGHZ_WriteBuffer+0x9e>
 800b630:	68fb      	ldr	r3, [r7, #12]
 800b632:	2201      	movs	r2, #1
 800b634:	715a      	strb	r2, [r3, #5]

    (void)SUBGHZ_CheckDeviceReady(hsubghz);
 800b636:	68f8      	ldr	r0, [r7, #12]
 800b638:	f000 f9dc 	bl	800b9f4 <SUBGHZ_CheckDeviceReady>

    /* NSS = 0 */
    LL_PWR_SelectSUBGHZSPI_NSS();
 800b63c:	f7ff fd9c 	bl	800b178 <LL_PWR_SelectSUBGHZSPI_NSS>

    (void)SUBGHZSPI_Transmit(hsubghz, SUBGHZ_RADIO_WRITE_BUFFER);
 800b640:	210e      	movs	r1, #14
 800b642:	68f8      	ldr	r0, [r7, #12]
 800b644:	f000 f928 	bl	800b898 <SUBGHZSPI_Transmit>
    (void)SUBGHZSPI_Transmit(hsubghz, Offset);
 800b648:	7afb      	ldrb	r3, [r7, #11]
 800b64a:	4619      	mov	r1, r3
 800b64c:	68f8      	ldr	r0, [r7, #12]
 800b64e:	f000 f923 	bl	800b898 <SUBGHZSPI_Transmit>

    for (uint16_t i = 0U; i < Size; i++)
 800b652:	2300      	movs	r3, #0
 800b654:	82bb      	strh	r3, [r7, #20]
 800b656:	e00a      	b.n	800b66e <HAL_SUBGHZ_WriteBuffer+0x68>
    {
      (void)SUBGHZSPI_Transmit(hsubghz, pBuffer[i]);
 800b658:	8abb      	ldrh	r3, [r7, #20]
 800b65a:	687a      	ldr	r2, [r7, #4]
 800b65c:	4413      	add	r3, r2
 800b65e:	781b      	ldrb	r3, [r3, #0]
 800b660:	4619      	mov	r1, r3
 800b662:	68f8      	ldr	r0, [r7, #12]
 800b664:	f000 f918 	bl	800b898 <SUBGHZSPI_Transmit>
    for (uint16_t i = 0U; i < Size; i++)
 800b668:	8abb      	ldrh	r3, [r7, #20]
 800b66a:	3301      	adds	r3, #1
 800b66c:	82bb      	strh	r3, [r7, #20]
 800b66e:	8aba      	ldrh	r2, [r7, #20]
 800b670:	893b      	ldrh	r3, [r7, #8]
 800b672:	429a      	cmp	r2, r3
 800b674:	d3f0      	bcc.n	800b658 <HAL_SUBGHZ_WriteBuffer+0x52>
    }
    /* NSS = 1 */
    LL_PWR_UnselectSUBGHZSPI_NSS();
 800b676:	f7ff fd6f 	bl	800b158 <LL_PWR_UnselectSUBGHZSPI_NSS>

    (void)SUBGHZ_WaitOnBusy(hsubghz);
 800b67a:	68f8      	ldr	r0, [r7, #12]
 800b67c:	f000 f9d2 	bl	800ba24 <SUBGHZ_WaitOnBusy>

    if (hsubghz->ErrorCode != HAL_SUBGHZ_ERROR_NONE)
 800b680:	68fb      	ldr	r3, [r7, #12]
 800b682:	689b      	ldr	r3, [r3, #8]
 800b684:	2b00      	cmp	r3, #0
 800b686:	d002      	beq.n	800b68e <HAL_SUBGHZ_WriteBuffer+0x88>
    {
      status = HAL_ERROR;
 800b688:	2301      	movs	r3, #1
 800b68a:	75fb      	strb	r3, [r7, #23]
 800b68c:	e001      	b.n	800b692 <HAL_SUBGHZ_WriteBuffer+0x8c>
    }
    else
    {
      status = HAL_OK;
 800b68e:	2300      	movs	r3, #0
 800b690:	75fb      	strb	r3, [r7, #23]
    }

    hsubghz->State = HAL_SUBGHZ_STATE_READY;
 800b692:	68fb      	ldr	r3, [r7, #12]
 800b694:	2201      	movs	r2, #1
 800b696:	719a      	strb	r2, [r3, #6]

    /* Process Unlocked */
    __HAL_UNLOCK(hsubghz);
 800b698:	68fb      	ldr	r3, [r7, #12]
 800b69a:	2200      	movs	r2, #0
 800b69c:	715a      	strb	r2, [r3, #5]

    return status;
 800b69e:	7dfb      	ldrb	r3, [r7, #23]
 800b6a0:	e000      	b.n	800b6a4 <HAL_SUBGHZ_WriteBuffer+0x9e>
  }
  else
  {
    return HAL_BUSY;
 800b6a2:	2302      	movs	r3, #2
  }
}
 800b6a4:	4618      	mov	r0, r3
 800b6a6:	3718      	adds	r7, #24
 800b6a8:	46bd      	mov	sp, r7
 800b6aa:	bd80      	pop	{r7, pc}

0800b6ac <HAL_SUBGHZ_ReadBuffer>:
  */
HAL_StatusTypeDef HAL_SUBGHZ_ReadBuffer(SUBGHZ_HandleTypeDef *hsubghz,
                                        uint8_t Offset,
                                        uint8_t *pBuffer,
                                        uint16_t Size)
{
 800b6ac:	b580      	push	{r7, lr}
 800b6ae:	b088      	sub	sp, #32
 800b6b0:	af00      	add	r7, sp, #0
 800b6b2:	60f8      	str	r0, [r7, #12]
 800b6b4:	607a      	str	r2, [r7, #4]
 800b6b6:	461a      	mov	r2, r3
 800b6b8:	460b      	mov	r3, r1
 800b6ba:	72fb      	strb	r3, [r7, #11]
 800b6bc:	4613      	mov	r3, r2
 800b6be:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef status;
  uint8_t *pData = pBuffer;
 800b6c0:	687b      	ldr	r3, [r7, #4]
 800b6c2:	61bb      	str	r3, [r7, #24]

  if (hsubghz->State == HAL_SUBGHZ_STATE_READY)
 800b6c4:	68fb      	ldr	r3, [r7, #12]
 800b6c6:	799b      	ldrb	r3, [r3, #6]
 800b6c8:	b2db      	uxtb	r3, r3
 800b6ca:	2b01      	cmp	r3, #1
 800b6cc:	d141      	bne.n	800b752 <HAL_SUBGHZ_ReadBuffer+0xa6>
  {
    /* Process Locked */
    __HAL_LOCK(hsubghz);
 800b6ce:	68fb      	ldr	r3, [r7, #12]
 800b6d0:	795b      	ldrb	r3, [r3, #5]
 800b6d2:	2b01      	cmp	r3, #1
 800b6d4:	d101      	bne.n	800b6da <HAL_SUBGHZ_ReadBuffer+0x2e>
 800b6d6:	2302      	movs	r3, #2
 800b6d8:	e03c      	b.n	800b754 <HAL_SUBGHZ_ReadBuffer+0xa8>
 800b6da:	68fb      	ldr	r3, [r7, #12]
 800b6dc:	2201      	movs	r2, #1
 800b6de:	715a      	strb	r2, [r3, #5]

    (void)SUBGHZ_CheckDeviceReady(hsubghz);
 800b6e0:	68f8      	ldr	r0, [r7, #12]
 800b6e2:	f000 f987 	bl	800b9f4 <SUBGHZ_CheckDeviceReady>

    /* NSS = 0 */
    LL_PWR_SelectSUBGHZSPI_NSS();
 800b6e6:	f7ff fd47 	bl	800b178 <LL_PWR_SelectSUBGHZSPI_NSS>

    (void)SUBGHZSPI_Transmit(hsubghz, SUBGHZ_RADIO_READ_BUFFER);
 800b6ea:	211e      	movs	r1, #30
 800b6ec:	68f8      	ldr	r0, [r7, #12]
 800b6ee:	f000 f8d3 	bl	800b898 <SUBGHZSPI_Transmit>
    (void)SUBGHZSPI_Transmit(hsubghz, Offset);
 800b6f2:	7afb      	ldrb	r3, [r7, #11]
 800b6f4:	4619      	mov	r1, r3
 800b6f6:	68f8      	ldr	r0, [r7, #12]
 800b6f8:	f000 f8ce 	bl	800b898 <SUBGHZSPI_Transmit>
    (void)SUBGHZSPI_Transmit(hsubghz, 0x00U);
 800b6fc:	2100      	movs	r1, #0
 800b6fe:	68f8      	ldr	r0, [r7, #12]
 800b700:	f000 f8ca 	bl	800b898 <SUBGHZSPI_Transmit>

    for (uint16_t i = 0U; i < Size; i++)
 800b704:	2300      	movs	r3, #0
 800b706:	82fb      	strh	r3, [r7, #22]
 800b708:	e009      	b.n	800b71e <HAL_SUBGHZ_ReadBuffer+0x72>
    {
      (void)SUBGHZSPI_Receive(hsubghz, (pData));
 800b70a:	69b9      	ldr	r1, [r7, #24]
 800b70c:	68f8      	ldr	r0, [r7, #12]
 800b70e:	f000 f919 	bl	800b944 <SUBGHZSPI_Receive>
      pData++;
 800b712:	69bb      	ldr	r3, [r7, #24]
 800b714:	3301      	adds	r3, #1
 800b716:	61bb      	str	r3, [r7, #24]
    for (uint16_t i = 0U; i < Size; i++)
 800b718:	8afb      	ldrh	r3, [r7, #22]
 800b71a:	3301      	adds	r3, #1
 800b71c:	82fb      	strh	r3, [r7, #22]
 800b71e:	8afa      	ldrh	r2, [r7, #22]
 800b720:	893b      	ldrh	r3, [r7, #8]
 800b722:	429a      	cmp	r2, r3
 800b724:	d3f1      	bcc.n	800b70a <HAL_SUBGHZ_ReadBuffer+0x5e>
    }

    /* NSS = 1 */
    LL_PWR_UnselectSUBGHZSPI_NSS();
 800b726:	f7ff fd17 	bl	800b158 <LL_PWR_UnselectSUBGHZSPI_NSS>

    (void)SUBGHZ_WaitOnBusy(hsubghz);
 800b72a:	68f8      	ldr	r0, [r7, #12]
 800b72c:	f000 f97a 	bl	800ba24 <SUBGHZ_WaitOnBusy>

    if (hsubghz->ErrorCode != HAL_SUBGHZ_ERROR_NONE)
 800b730:	68fb      	ldr	r3, [r7, #12]
 800b732:	689b      	ldr	r3, [r3, #8]
 800b734:	2b00      	cmp	r3, #0
 800b736:	d002      	beq.n	800b73e <HAL_SUBGHZ_ReadBuffer+0x92>
    {
      status = HAL_ERROR;
 800b738:	2301      	movs	r3, #1
 800b73a:	77fb      	strb	r3, [r7, #31]
 800b73c:	e001      	b.n	800b742 <HAL_SUBGHZ_ReadBuffer+0x96>
    }
    else
    {
      status = HAL_OK;
 800b73e:	2300      	movs	r3, #0
 800b740:	77fb      	strb	r3, [r7, #31]
    }

    hsubghz->State = HAL_SUBGHZ_STATE_READY;
 800b742:	68fb      	ldr	r3, [r7, #12]
 800b744:	2201      	movs	r2, #1
 800b746:	719a      	strb	r2, [r3, #6]

    /* Process Unlocked */
    __HAL_UNLOCK(hsubghz);
 800b748:	68fb      	ldr	r3, [r7, #12]
 800b74a:	2200      	movs	r2, #0
 800b74c:	715a      	strb	r2, [r3, #5]

    return status;
 800b74e:	7ffb      	ldrb	r3, [r7, #31]
 800b750:	e000      	b.n	800b754 <HAL_SUBGHZ_ReadBuffer+0xa8>
  }
  else
  {
    return HAL_BUSY;
 800b752:	2302      	movs	r3, #2
  }
}
 800b754:	4618      	mov	r0, r3
 800b756:	3720      	adds	r7, #32
 800b758:	46bd      	mov	sp, r7
 800b75a:	bd80      	pop	{r7, pc}

0800b75c <HAL_SUBGHZ_IRQHandler>:
  * @param  hsubghz pointer to a SUBGHZ_HandleTypeDef structure that contains
  *               the configuration information for the specified SUBGHZ module.
  * @retval None
  */
void HAL_SUBGHZ_IRQHandler(SUBGHZ_HandleTypeDef *hsubghz)
{
 800b75c:	b580      	push	{r7, lr}
 800b75e:	b084      	sub	sp, #16
 800b760:	af00      	add	r7, sp, #0
 800b762:	6078      	str	r0, [r7, #4]
  uint8_t tmpisr[2] = {0};
 800b764:	2300      	movs	r3, #0
 800b766:	81bb      	strh	r3, [r7, #12]
  uint16_t itsource;

  /* Retrieve Interrupts from SUBGHZ Irq Register */
  (void)HAL_SUBGHZ_ExecGetCmd(hsubghz, RADIO_GET_IRQSTATUS, tmpisr, 2);
 800b768:	f107 020c 	add.w	r2, r7, #12
 800b76c:	2302      	movs	r3, #2
 800b76e:	2112      	movs	r1, #18
 800b770:	6878      	ldr	r0, [r7, #4]
 800b772:	f7ff fef4 	bl	800b55e <HAL_SUBGHZ_ExecGetCmd>
  itsource = tmpisr[0];
 800b776:	7b3b      	ldrb	r3, [r7, #12]
 800b778:	81fb      	strh	r3, [r7, #14]
  itsource = (itsource << 8) | tmpisr[1];
 800b77a:	89fb      	ldrh	r3, [r7, #14]
 800b77c:	021b      	lsls	r3, r3, #8
 800b77e:	b21a      	sxth	r2, r3
 800b780:	7b7b      	ldrb	r3, [r7, #13]
 800b782:	b21b      	sxth	r3, r3
 800b784:	4313      	orrs	r3, r2
 800b786:	b21b      	sxth	r3, r3
 800b788:	81fb      	strh	r3, [r7, #14]

  /* Packet transmission completed Interrupt */
  if (SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_TX_CPLT) != RESET)
 800b78a:	89fb      	ldrh	r3, [r7, #14]
 800b78c:	f003 0301 	and.w	r3, r3, #1
 800b790:	2b00      	cmp	r3, #0
 800b792:	d002      	beq.n	800b79a <HAL_SUBGHZ_IRQHandler+0x3e>
  {
#if (USE_HAL_SUBGHZ_REGISTER_CALLBACKS == 1U)
    hsubghz->TxCpltCallback(hsubghz);
#else
    HAL_SUBGHZ_TxCpltCallback(hsubghz);
 800b794:	6878      	ldr	r0, [r7, #4]
 800b796:	f005 f9f3 	bl	8010b80 <HAL_SUBGHZ_TxCpltCallback>
#endif /* USE_HAL_SUBGHZ_REGISTER_CALLBACKS */
  }

  /* Packet received Interrupt */
  if (SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_RX_CPLT) != RESET)
 800b79a:	89fb      	ldrh	r3, [r7, #14]
 800b79c:	085b      	lsrs	r3, r3, #1
 800b79e:	f003 0301 	and.w	r3, r3, #1
 800b7a2:	2b00      	cmp	r3, #0
 800b7a4:	d002      	beq.n	800b7ac <HAL_SUBGHZ_IRQHandler+0x50>
  {
#if (USE_HAL_SUBGHZ_REGISTER_CALLBACKS == 1U)
    hsubghz->RxCpltCallback(hsubghz);
#else
    HAL_SUBGHZ_RxCpltCallback(hsubghz);
 800b7a6:	6878      	ldr	r0, [r7, #4]
 800b7a8:	f005 f9f8 	bl	8010b9c <HAL_SUBGHZ_RxCpltCallback>
#endif /* USE_HAL_SUBGHZ_REGISTER_CALLBACKS */
  }

  /* Preamble Detected Interrupt */
  if (SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_PREAMBLE_DETECTED) != RESET)
 800b7ac:	89fb      	ldrh	r3, [r7, #14]
 800b7ae:	089b      	lsrs	r3, r3, #2
 800b7b0:	f003 0301 	and.w	r3, r3, #1
 800b7b4:	2b00      	cmp	r3, #0
 800b7b6:	d002      	beq.n	800b7be <HAL_SUBGHZ_IRQHandler+0x62>
  {
#if (USE_HAL_SUBGHZ_REGISTER_CALLBACKS == 1U)
    hsubghz->PreambleDetectedCallback(hsubghz);
#else
    HAL_SUBGHZ_PreambleDetectedCallback(hsubghz);
 800b7b8:	6878      	ldr	r0, [r7, #4]
 800b7ba:	f005 fa47 	bl	8010c4c <HAL_SUBGHZ_PreambleDetectedCallback>
#endif /* USE_HAL_SUBGHZ_REGISTER_CALLBACKS */
  }

  /*  Valid sync word detected Interrupt */
  if (SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_SYNCWORD_VALID) != RESET)
 800b7be:	89fb      	ldrh	r3, [r7, #14]
 800b7c0:	08db      	lsrs	r3, r3, #3
 800b7c2:	f003 0301 	and.w	r3, r3, #1
 800b7c6:	2b00      	cmp	r3, #0
 800b7c8:	d002      	beq.n	800b7d0 <HAL_SUBGHZ_IRQHandler+0x74>
  {
#if (USE_HAL_SUBGHZ_REGISTER_CALLBACKS == 1U)
    hsubghz->SyncWordValidCallback(hsubghz);
#else
    HAL_SUBGHZ_SyncWordValidCallback(hsubghz);
 800b7ca:	6878      	ldr	r0, [r7, #4]
 800b7cc:	f005 fa4c 	bl	8010c68 <HAL_SUBGHZ_SyncWordValidCallback>
#endif /* USE_HAL_SUBGHZ_REGISTER_CALLBACKS */
  }

  /* Valid LoRa header received Interrupt */
  if (SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_HEADER_VALID) != RESET)
 800b7d0:	89fb      	ldrh	r3, [r7, #14]
 800b7d2:	091b      	lsrs	r3, r3, #4
 800b7d4:	f003 0301 	and.w	r3, r3, #1
 800b7d8:	2b00      	cmp	r3, #0
 800b7da:	d002      	beq.n	800b7e2 <HAL_SUBGHZ_IRQHandler+0x86>
  {
#if (USE_HAL_SUBGHZ_REGISTER_CALLBACKS == 1U)
    hsubghz->HeaderValidCallback(hsubghz);
#else
    HAL_SUBGHZ_HeaderValidCallback(hsubghz);
 800b7dc:	6878      	ldr	r0, [r7, #4]
 800b7de:	f005 fa51 	bl	8010c84 <HAL_SUBGHZ_HeaderValidCallback>
#endif /* USE_HAL_SUBGHZ_REGISTER_CALLBACKS */
  }

  /* LoRa header CRC error Interrupt */
  if (SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_HEADER_ERROR) != RESET)
 800b7e2:	89fb      	ldrh	r3, [r7, #14]
 800b7e4:	095b      	lsrs	r3, r3, #5
 800b7e6:	f003 0301 	and.w	r3, r3, #1
 800b7ea:	2b00      	cmp	r3, #0
 800b7ec:	d002      	beq.n	800b7f4 <HAL_SUBGHZ_IRQHandler+0x98>
  {
#if (USE_HAL_SUBGHZ_REGISTER_CALLBACKS == 1U)
    hsubghz->HeaderErrorCallback(hsubghz);
#else
    HAL_SUBGHZ_HeaderErrorCallback(hsubghz);
 800b7ee:	6878      	ldr	r0, [r7, #4]
 800b7f0:	f005 fa1e 	bl	8010c30 <HAL_SUBGHZ_HeaderErrorCallback>
#endif /* USE_HAL_SUBGHZ_REGISTER_CALLBACKS */
  }

  /* Wrong CRC received Interrupt */
  if (SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_CRC_ERROR) != RESET)
 800b7f4:	89fb      	ldrh	r3, [r7, #14]
 800b7f6:	099b      	lsrs	r3, r3, #6
 800b7f8:	f003 0301 	and.w	r3, r3, #1
 800b7fc:	2b00      	cmp	r3, #0
 800b7fe:	d002      	beq.n	800b806 <HAL_SUBGHZ_IRQHandler+0xaa>
  {
#if (USE_HAL_SUBGHZ_REGISTER_CALLBACKS == 1U)
    hsubghz->CRCErrorCallback(hsubghz);
#else
    HAL_SUBGHZ_CRCErrorCallback(hsubghz);
 800b800:	6878      	ldr	r0, [r7, #4]
 800b802:	f005 f9d9 	bl	8010bb8 <HAL_SUBGHZ_CRCErrorCallback>
#endif /* USE_HAL_SUBGHZ_REGISTER_CALLBACKS */
  }

  /* Channel activity detection finished Interrupt */
  if (SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_CAD_DONE) != RESET)
 800b806:	89fb      	ldrh	r3, [r7, #14]
 800b808:	09db      	lsrs	r3, r3, #7
 800b80a:	f003 0301 	and.w	r3, r3, #1
 800b80e:	2b00      	cmp	r3, #0
 800b810:	d00e      	beq.n	800b830 <HAL_SUBGHZ_IRQHandler+0xd4>
    {
      hsubghz->CADStatusCallback(hsubghz, HAL_SUBGHZ_CAD_CLEAR);
    }
#else
    /* Channel activity Detected Interrupt */
    if (SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_CAD_ACTIVITY_DETECTED) != RESET)
 800b812:	89fb      	ldrh	r3, [r7, #14]
 800b814:	0a1b      	lsrs	r3, r3, #8
 800b816:	f003 0301 	and.w	r3, r3, #1
 800b81a:	2b00      	cmp	r3, #0
 800b81c:	d004      	beq.n	800b828 <HAL_SUBGHZ_IRQHandler+0xcc>
    {
      HAL_SUBGHZ_CADStatusCallback(hsubghz, HAL_SUBGHZ_CAD_DETECTED);
 800b81e:	2101      	movs	r1, #1
 800b820:	6878      	ldr	r0, [r7, #4]
 800b822:	f005 f9d7 	bl	8010bd4 <HAL_SUBGHZ_CADStatusCallback>
 800b826:	e003      	b.n	800b830 <HAL_SUBGHZ_IRQHandler+0xd4>
    }
    else
    {
      HAL_SUBGHZ_CADStatusCallback(hsubghz, HAL_SUBGHZ_CAD_CLEAR);
 800b828:	2100      	movs	r1, #0
 800b82a:	6878      	ldr	r0, [r7, #4]
 800b82c:	f005 f9d2 	bl	8010bd4 <HAL_SUBGHZ_CADStatusCallback>
    }
#endif /* USE_HAL_SUBGHZ_REGISTER_CALLBACKS */
  }

  /* Rx or Tx Timeout Interrupt */
  if (SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_RX_TX_TIMEOUT) != RESET)
 800b830:	89fb      	ldrh	r3, [r7, #14]
 800b832:	0a5b      	lsrs	r3, r3, #9
 800b834:	f003 0301 	and.w	r3, r3, #1
 800b838:	2b00      	cmp	r3, #0
 800b83a:	d002      	beq.n	800b842 <HAL_SUBGHZ_IRQHandler+0xe6>
  {
#if (USE_HAL_SUBGHZ_REGISTER_CALLBACKS == 1U)
    hsubghz->RxTxTimeoutCallback(hsubghz);
#else
    HAL_SUBGHZ_RxTxTimeoutCallback(hsubghz);
 800b83c:	6878      	ldr	r0, [r7, #4]
 800b83e:	f005 f9e7 	bl	8010c10 <HAL_SUBGHZ_RxTxTimeoutCallback>
#endif /* USE_HAL_SUBGHZ_REGISTER_CALLBACKS */
  }

  /* Clear SUBGHZ Irq Register */
  (void)HAL_SUBGHZ_ExecSetCmd(hsubghz, RADIO_CLR_IRQSTATUS, tmpisr, 2);
 800b842:	f107 020c 	add.w	r2, r7, #12
 800b846:	2302      	movs	r3, #2
 800b848:	2102      	movs	r1, #2
 800b84a:	6878      	ldr	r0, [r7, #4]
 800b84c:	f7ff fe28 	bl	800b4a0 <HAL_SUBGHZ_ExecSetCmd>
}
 800b850:	bf00      	nop
 800b852:	3710      	adds	r7, #16
 800b854:	46bd      	mov	sp, r7
 800b856:	bd80      	pop	{r7, pc}

0800b858 <SUBGHZSPI_Init>:
  * @brief  Initializes the SUBGHZSPI peripheral
  * @param  BaudratePrescaler SPI Baudrate prescaler
  * @retval None
  */
void SUBGHZSPI_Init(uint32_t BaudratePrescaler)
{
 800b858:	b480      	push	{r7}
 800b85a:	b083      	sub	sp, #12
 800b85c:	af00      	add	r7, sp, #0
 800b85e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_SUBGHZ_ALL_INSTANCE(SUBGHZSPI));

  /* Disable SUBGHZSPI Peripheral */
  CLEAR_BIT(SUBGHZSPI->CR1, SPI_CR1_SPE);
 800b860:	4b0c      	ldr	r3, [pc, #48]	; (800b894 <SUBGHZSPI_Init+0x3c>)
 800b862:	681b      	ldr	r3, [r3, #0]
 800b864:	4a0b      	ldr	r2, [pc, #44]	; (800b894 <SUBGHZSPI_Init+0x3c>)
 800b866:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800b86a:	6013      	str	r3, [r2, #0]
   *       NSS management: Internal (Done with External bit inside PWR        *
   *  Communication speed: BaudratePrescaler                             *
   *            First bit: MSB                                                *
   *      CRC calculation: Disable                                            *
   *--------------------------------------------------------------------------*/
  WRITE_REG(SUBGHZSPI->CR1, (SPI_CR1_MSTR | SPI_CR1_SSI | BaudratePrescaler | SPI_CR1_SSM));
 800b86c:	4a09      	ldr	r2, [pc, #36]	; (800b894 <SUBGHZSPI_Init+0x3c>)
 800b86e:	687b      	ldr	r3, [r7, #4]
 800b870:	f443 7341 	orr.w	r3, r3, #772	; 0x304
 800b874:	6013      	str	r3, [r2, #0]
   *            Data Size: 8bits                                              *
   *              TI Mode: Disable                                            *
   *            NSS Pulse: Disable                                            *
   *    Rx FIFO Threshold: 8bits                                              *
   *--------------------------------------------------------------------------*/
  WRITE_REG(SUBGHZSPI->CR2, (SPI_CR2_FRXTH |  SPI_CR2_DS_0 | SPI_CR2_DS_1 | SPI_CR2_DS_2));
 800b876:	4b07      	ldr	r3, [pc, #28]	; (800b894 <SUBGHZSPI_Init+0x3c>)
 800b878:	f44f 52b8 	mov.w	r2, #5888	; 0x1700
 800b87c:	605a      	str	r2, [r3, #4]

  /* Enable SUBGHZSPI Peripheral */
  SET_BIT(SUBGHZSPI->CR1, SPI_CR1_SPE);
 800b87e:	4b05      	ldr	r3, [pc, #20]	; (800b894 <SUBGHZSPI_Init+0x3c>)
 800b880:	681b      	ldr	r3, [r3, #0]
 800b882:	4a04      	ldr	r2, [pc, #16]	; (800b894 <SUBGHZSPI_Init+0x3c>)
 800b884:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800b888:	6013      	str	r3, [r2, #0]
}
 800b88a:	bf00      	nop
 800b88c:	370c      	adds	r7, #12
 800b88e:	46bd      	mov	sp, r7
 800b890:	bc80      	pop	{r7}
 800b892:	4770      	bx	lr
 800b894:	58010000 	.word	0x58010000

0800b898 <SUBGHZSPI_Transmit>:
  * @param  Data  data to transmit
  * @retval HAL status
  */
HAL_StatusTypeDef SUBGHZSPI_Transmit(SUBGHZ_HandleTypeDef *hsubghz,
                                     uint8_t Data)
{
 800b898:	b480      	push	{r7}
 800b89a:	b087      	sub	sp, #28
 800b89c:	af00      	add	r7, sp, #0
 800b89e:	6078      	str	r0, [r7, #4]
 800b8a0:	460b      	mov	r3, r1
 800b8a2:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef status = HAL_OK;
 800b8a4:	2300      	movs	r3, #0
 800b8a6:	75fb      	strb	r3, [r7, #23]
  __IO uint32_t count;

  /* Handle Tx transmission from SUBGHZSPI peripheral to Radio ****************/
  /* Initialize Timeout */
  count = SUBGHZ_DEFAULT_TIMEOUT * SUBGHZ_DEFAULT_LOOP_TIME;
 800b8a8:	4b23      	ldr	r3, [pc, #140]	; (800b938 <SUBGHZSPI_Transmit+0xa0>)
 800b8aa:	681a      	ldr	r2, [r3, #0]
 800b8ac:	4613      	mov	r3, r2
 800b8ae:	00db      	lsls	r3, r3, #3
 800b8b0:	1a9b      	subs	r3, r3, r2
 800b8b2:	009b      	lsls	r3, r3, #2
 800b8b4:	0cdb      	lsrs	r3, r3, #19
 800b8b6:	2264      	movs	r2, #100	; 0x64
 800b8b8:	fb02 f303 	mul.w	r3, r2, r3
 800b8bc:	60fb      	str	r3, [r7, #12]

  /* Wait until TXE flag is set */
  do
  {
    if (count == 0U)
 800b8be:	68fb      	ldr	r3, [r7, #12]
 800b8c0:	2b00      	cmp	r3, #0
 800b8c2:	d105      	bne.n	800b8d0 <SUBGHZSPI_Transmit+0x38>
    {
      status = HAL_ERROR;
 800b8c4:	2301      	movs	r3, #1
 800b8c6:	75fb      	strb	r3, [r7, #23]
      hsubghz->ErrorCode = HAL_SUBGHZ_ERROR_TIMEOUT;
 800b8c8:	687b      	ldr	r3, [r7, #4]
 800b8ca:	2201      	movs	r2, #1
 800b8cc:	609a      	str	r2, [r3, #8]
      break;
 800b8ce:	e008      	b.n	800b8e2 <SUBGHZSPI_Transmit+0x4a>
    }
    count--;
 800b8d0:	68fb      	ldr	r3, [r7, #12]
 800b8d2:	3b01      	subs	r3, #1
 800b8d4:	60fb      	str	r3, [r7, #12]
  } while (READ_BIT(SUBGHZSPI->SR, SPI_SR_TXE) != (SPI_SR_TXE));
 800b8d6:	4b19      	ldr	r3, [pc, #100]	; (800b93c <SUBGHZSPI_Transmit+0xa4>)
 800b8d8:	689b      	ldr	r3, [r3, #8]
 800b8da:	f003 0302 	and.w	r3, r3, #2
 800b8de:	2b02      	cmp	r3, #2
 800b8e0:	d1ed      	bne.n	800b8be <SUBGHZSPI_Transmit+0x26>

  /* Transmit Data*/
#if defined (__GNUC__)
  __IO uint8_t *spidr = ((__IO uint8_t *)&SUBGHZSPI->DR);
 800b8e2:	4b17      	ldr	r3, [pc, #92]	; (800b940 <SUBGHZSPI_Transmit+0xa8>)
 800b8e4:	613b      	str	r3, [r7, #16]
  *spidr = Data;
 800b8e6:	693b      	ldr	r3, [r7, #16]
 800b8e8:	78fa      	ldrb	r2, [r7, #3]
 800b8ea:	701a      	strb	r2, [r3, #0]
  *((__IO uint8_t *)&SUBGHZSPI->DR) = Data;
#endif /* __GNUC__ */

  /* Handle Rx transmission from SUBGHZSPI peripheral to Radio ****************/
  /* Initialize Timeout */
  count = SUBGHZ_DEFAULT_TIMEOUT * SUBGHZ_DEFAULT_LOOP_TIME;
 800b8ec:	4b12      	ldr	r3, [pc, #72]	; (800b938 <SUBGHZSPI_Transmit+0xa0>)
 800b8ee:	681a      	ldr	r2, [r3, #0]
 800b8f0:	4613      	mov	r3, r2
 800b8f2:	00db      	lsls	r3, r3, #3
 800b8f4:	1a9b      	subs	r3, r3, r2
 800b8f6:	009b      	lsls	r3, r3, #2
 800b8f8:	0cdb      	lsrs	r3, r3, #19
 800b8fa:	2264      	movs	r2, #100	; 0x64
 800b8fc:	fb02 f303 	mul.w	r3, r2, r3
 800b900:	60fb      	str	r3, [r7, #12]

  /* Wait until RXNE flag is set */
  do
  {
    if (count == 0U)
 800b902:	68fb      	ldr	r3, [r7, #12]
 800b904:	2b00      	cmp	r3, #0
 800b906:	d105      	bne.n	800b914 <SUBGHZSPI_Transmit+0x7c>
    {
      status = HAL_ERROR;
 800b908:	2301      	movs	r3, #1
 800b90a:	75fb      	strb	r3, [r7, #23]
      hsubghz->ErrorCode = HAL_SUBGHZ_ERROR_TIMEOUT;
 800b90c:	687b      	ldr	r3, [r7, #4]
 800b90e:	2201      	movs	r2, #1
 800b910:	609a      	str	r2, [r3, #8]
      break;
 800b912:	e008      	b.n	800b926 <SUBGHZSPI_Transmit+0x8e>
    }
    count--;
 800b914:	68fb      	ldr	r3, [r7, #12]
 800b916:	3b01      	subs	r3, #1
 800b918:	60fb      	str	r3, [r7, #12]
  } while (READ_BIT(SUBGHZSPI->SR, SPI_SR_RXNE) != (SPI_SR_RXNE));
 800b91a:	4b08      	ldr	r3, [pc, #32]	; (800b93c <SUBGHZSPI_Transmit+0xa4>)
 800b91c:	689b      	ldr	r3, [r3, #8]
 800b91e:	f003 0301 	and.w	r3, r3, #1
 800b922:	2b01      	cmp	r3, #1
 800b924:	d1ed      	bne.n	800b902 <SUBGHZSPI_Transmit+0x6a>

  /* Flush Rx data */
  READ_REG(SUBGHZSPI->DR);
 800b926:	4b05      	ldr	r3, [pc, #20]	; (800b93c <SUBGHZSPI_Transmit+0xa4>)
 800b928:	68db      	ldr	r3, [r3, #12]

  return status;
 800b92a:	7dfb      	ldrb	r3, [r7, #23]
}
 800b92c:	4618      	mov	r0, r3
 800b92e:	371c      	adds	r7, #28
 800b930:	46bd      	mov	sp, r7
 800b932:	bc80      	pop	{r7}
 800b934:	4770      	bx	lr
 800b936:	bf00      	nop
 800b938:	2000007c 	.word	0x2000007c
 800b93c:	58010000 	.word	0x58010000
 800b940:	5801000c 	.word	0x5801000c

0800b944 <SUBGHZSPI_Receive>:
  * @param  pData  pointer on data to receive
  * @retval HAL status
  */
HAL_StatusTypeDef SUBGHZSPI_Receive(SUBGHZ_HandleTypeDef *hsubghz,
                                    uint8_t *pData)
{
 800b944:	b480      	push	{r7}
 800b946:	b087      	sub	sp, #28
 800b948:	af00      	add	r7, sp, #0
 800b94a:	6078      	str	r0, [r7, #4]
 800b94c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800b94e:	2300      	movs	r3, #0
 800b950:	75fb      	strb	r3, [r7, #23]
  __IO uint32_t count;

  /* Handle Tx transmission from SUBGHZSPI peripheral to Radio ****************/
  /* Initialize Timeout */
  count = SUBGHZ_DEFAULT_TIMEOUT * SUBGHZ_DEFAULT_LOOP_TIME;
 800b952:	4b25      	ldr	r3, [pc, #148]	; (800b9e8 <SUBGHZSPI_Receive+0xa4>)
 800b954:	681a      	ldr	r2, [r3, #0]
 800b956:	4613      	mov	r3, r2
 800b958:	00db      	lsls	r3, r3, #3
 800b95a:	1a9b      	subs	r3, r3, r2
 800b95c:	009b      	lsls	r3, r3, #2
 800b95e:	0cdb      	lsrs	r3, r3, #19
 800b960:	2264      	movs	r2, #100	; 0x64
 800b962:	fb02 f303 	mul.w	r3, r2, r3
 800b966:	60fb      	str	r3, [r7, #12]

  /* Wait until TXE flag is set */
  do
  {
    if (count == 0U)
 800b968:	68fb      	ldr	r3, [r7, #12]
 800b96a:	2b00      	cmp	r3, #0
 800b96c:	d105      	bne.n	800b97a <SUBGHZSPI_Receive+0x36>
    {
      status = HAL_ERROR;
 800b96e:	2301      	movs	r3, #1
 800b970:	75fb      	strb	r3, [r7, #23]
      hsubghz->ErrorCode = HAL_SUBGHZ_ERROR_TIMEOUT;
 800b972:	687b      	ldr	r3, [r7, #4]
 800b974:	2201      	movs	r2, #1
 800b976:	609a      	str	r2, [r3, #8]
      break;
 800b978:	e008      	b.n	800b98c <SUBGHZSPI_Receive+0x48>
    }
    count--;
 800b97a:	68fb      	ldr	r3, [r7, #12]
 800b97c:	3b01      	subs	r3, #1
 800b97e:	60fb      	str	r3, [r7, #12]
  } while (READ_BIT(SUBGHZSPI->SR, SPI_SR_TXE) != (SPI_SR_TXE));
 800b980:	4b1a      	ldr	r3, [pc, #104]	; (800b9ec <SUBGHZSPI_Receive+0xa8>)
 800b982:	689b      	ldr	r3, [r3, #8]
 800b984:	f003 0302 	and.w	r3, r3, #2
 800b988:	2b02      	cmp	r3, #2
 800b98a:	d1ed      	bne.n	800b968 <SUBGHZSPI_Receive+0x24>

  /* Transmit Data*/
#if defined (__GNUC__)
  __IO uint8_t *spidr = ((__IO uint8_t *)&SUBGHZSPI->DR);
 800b98c:	4b18      	ldr	r3, [pc, #96]	; (800b9f0 <SUBGHZSPI_Receive+0xac>)
 800b98e:	613b      	str	r3, [r7, #16]
  *spidr = SUBGHZ_DUMMY_DATA;
 800b990:	693b      	ldr	r3, [r7, #16]
 800b992:	22ff      	movs	r2, #255	; 0xff
 800b994:	701a      	strb	r2, [r3, #0]
  *((__IO uint8_t *)&SUBGHZSPI->DR) = SUBGHZ_DUMMY_DATA;
#endif /* __GNUC__ */

  /* Handle Rx transmission from SUBGHZSPI peripheral to Radio ****************/
  /* Initialize Timeout */
  count = SUBGHZ_DEFAULT_TIMEOUT * SUBGHZ_DEFAULT_LOOP_TIME;
 800b996:	4b14      	ldr	r3, [pc, #80]	; (800b9e8 <SUBGHZSPI_Receive+0xa4>)
 800b998:	681a      	ldr	r2, [r3, #0]
 800b99a:	4613      	mov	r3, r2
 800b99c:	00db      	lsls	r3, r3, #3
 800b99e:	1a9b      	subs	r3, r3, r2
 800b9a0:	009b      	lsls	r3, r3, #2
 800b9a2:	0cdb      	lsrs	r3, r3, #19
 800b9a4:	2264      	movs	r2, #100	; 0x64
 800b9a6:	fb02 f303 	mul.w	r3, r2, r3
 800b9aa:	60fb      	str	r3, [r7, #12]

  /* Wait until RXNE flag is set */
  do
  {
    if (count == 0U)
 800b9ac:	68fb      	ldr	r3, [r7, #12]
 800b9ae:	2b00      	cmp	r3, #0
 800b9b0:	d105      	bne.n	800b9be <SUBGHZSPI_Receive+0x7a>
    {
      status = HAL_ERROR;
 800b9b2:	2301      	movs	r3, #1
 800b9b4:	75fb      	strb	r3, [r7, #23]
      hsubghz->ErrorCode = HAL_SUBGHZ_ERROR_TIMEOUT;
 800b9b6:	687b      	ldr	r3, [r7, #4]
 800b9b8:	2201      	movs	r2, #1
 800b9ba:	609a      	str	r2, [r3, #8]
      break;
 800b9bc:	e008      	b.n	800b9d0 <SUBGHZSPI_Receive+0x8c>
    }
    count--;
 800b9be:	68fb      	ldr	r3, [r7, #12]
 800b9c0:	3b01      	subs	r3, #1
 800b9c2:	60fb      	str	r3, [r7, #12]
  } while (READ_BIT(SUBGHZSPI->SR, SPI_SR_RXNE) != (SPI_SR_RXNE));
 800b9c4:	4b09      	ldr	r3, [pc, #36]	; (800b9ec <SUBGHZSPI_Receive+0xa8>)
 800b9c6:	689b      	ldr	r3, [r3, #8]
 800b9c8:	f003 0301 	and.w	r3, r3, #1
 800b9cc:	2b01      	cmp	r3, #1
 800b9ce:	d1ed      	bne.n	800b9ac <SUBGHZSPI_Receive+0x68>

  /* Retrieve pData */
  *pData = (uint8_t)(READ_REG(SUBGHZSPI->DR));
 800b9d0:	4b06      	ldr	r3, [pc, #24]	; (800b9ec <SUBGHZSPI_Receive+0xa8>)
 800b9d2:	68db      	ldr	r3, [r3, #12]
 800b9d4:	b2da      	uxtb	r2, r3
 800b9d6:	683b      	ldr	r3, [r7, #0]
 800b9d8:	701a      	strb	r2, [r3, #0]

  return status;
 800b9da:	7dfb      	ldrb	r3, [r7, #23]
}
 800b9dc:	4618      	mov	r0, r3
 800b9de:	371c      	adds	r7, #28
 800b9e0:	46bd      	mov	sp, r7
 800b9e2:	bc80      	pop	{r7}
 800b9e4:	4770      	bx	lr
 800b9e6:	bf00      	nop
 800b9e8:	2000007c 	.word	0x2000007c
 800b9ec:	58010000 	.word	0x58010000
 800b9f0:	5801000c 	.word	0x5801000c

0800b9f4 <SUBGHZ_CheckDeviceReady>:
  * @param  hsubghz pointer to a SUBGHZ_HandleTypeDef structure that contains
  *         the handle information for SUBGHZ module.
  * @retval HAL status
  */
HAL_StatusTypeDef SUBGHZ_CheckDeviceReady(SUBGHZ_HandleTypeDef *hsubghz)
{
 800b9f4:	b580      	push	{r7, lr}
 800b9f6:	b082      	sub	sp, #8
 800b9f8:	af00      	add	r7, sp, #0
 800b9fa:	6078      	str	r0, [r7, #4]
  /* Wakeup radio in case of sleep mode: Select-Unselect radio */
  if (hsubghz->DeepSleep == SUBGHZ_DEEP_SLEEP_ENABLE)
 800b9fc:	687b      	ldr	r3, [r7, #4]
 800b9fe:	791b      	ldrb	r3, [r3, #4]
 800ba00:	2b01      	cmp	r3, #1
 800ba02:	d106      	bne.n	800ba12 <SUBGHZ_CheckDeviceReady+0x1e>
  {
    /* NSS = 0; */
    LL_PWR_SelectSUBGHZSPI_NSS();
 800ba04:	f7ff fbb8 	bl	800b178 <LL_PWR_SelectSUBGHZSPI_NSS>

    HAL_Delay(1);
 800ba08:	2001      	movs	r0, #1
 800ba0a:	f7f8 fe6c 	bl	80046e6 <HAL_Delay>

    /* NSS = 1 */
    LL_PWR_UnselectSUBGHZSPI_NSS();
 800ba0e:	f7ff fba3 	bl	800b158 <LL_PWR_UnselectSUBGHZSPI_NSS>
  }
  return (SUBGHZ_WaitOnBusy(hsubghz));
 800ba12:	6878      	ldr	r0, [r7, #4]
 800ba14:	f000 f806 	bl	800ba24 <SUBGHZ_WaitOnBusy>
 800ba18:	4603      	mov	r3, r0
}
 800ba1a:	4618      	mov	r0, r3
 800ba1c:	3708      	adds	r7, #8
 800ba1e:	46bd      	mov	sp, r7
 800ba20:	bd80      	pop	{r7, pc}
	...

0800ba24 <SUBGHZ_WaitOnBusy>:
  * @param  hsubghz pointer to a SUBGHZ_HandleTypeDef structure that contains
  *         the handle information for SUBGHZ module.
  * @retval HAL status
  */
HAL_StatusTypeDef SUBGHZ_WaitOnBusy(SUBGHZ_HandleTypeDef *hsubghz)
{
 800ba24:	b580      	push	{r7, lr}
 800ba26:	b086      	sub	sp, #24
 800ba28:	af00      	add	r7, sp, #0
 800ba2a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status;
  __IO uint32_t count;
  uint32_t mask;

  status = HAL_OK;
 800ba2c:	2300      	movs	r3, #0
 800ba2e:	75fb      	strb	r3, [r7, #23]
  count  = SUBGHZ_DEFAULT_TIMEOUT * SUBGHZ_RFBUSY_LOOP_TIME;
 800ba30:	4b12      	ldr	r3, [pc, #72]	; (800ba7c <SUBGHZ_WaitOnBusy+0x58>)
 800ba32:	681a      	ldr	r2, [r3, #0]
 800ba34:	4613      	mov	r3, r2
 800ba36:	005b      	lsls	r3, r3, #1
 800ba38:	4413      	add	r3, r2
 800ba3a:	00db      	lsls	r3, r3, #3
 800ba3c:	0d1b      	lsrs	r3, r3, #20
 800ba3e:	2264      	movs	r2, #100	; 0x64
 800ba40:	fb02 f303 	mul.w	r3, r2, r3
 800ba44:	60fb      	str	r3, [r7, #12]

  /* Wait until Busy signal is set */
  do
  {
    mask = LL_PWR_IsActiveFlag_RFBUSYMS();
 800ba46:	f7ff fbc5 	bl	800b1d4 <LL_PWR_IsActiveFlag_RFBUSYMS>
 800ba4a:	6138      	str	r0, [r7, #16]

    if (count == 0U)
 800ba4c:	68fb      	ldr	r3, [r7, #12]
 800ba4e:	2b00      	cmp	r3, #0
 800ba50:	d105      	bne.n	800ba5e <SUBGHZ_WaitOnBusy+0x3a>
    {
      status  = HAL_ERROR;
 800ba52:	2301      	movs	r3, #1
 800ba54:	75fb      	strb	r3, [r7, #23]
      hsubghz->ErrorCode = HAL_SUBGHZ_ERROR_RF_BUSY;
 800ba56:	687b      	ldr	r3, [r7, #4]
 800ba58:	2202      	movs	r2, #2
 800ba5a:	609a      	str	r2, [r3, #8]
      break;
 800ba5c:	e009      	b.n	800ba72 <SUBGHZ_WaitOnBusy+0x4e>
    }
    count--;
 800ba5e:	68fb      	ldr	r3, [r7, #12]
 800ba60:	3b01      	subs	r3, #1
 800ba62:	60fb      	str	r3, [r7, #12]
  } while ((LL_PWR_IsActiveFlag_RFBUSYS()& mask) == 1UL);
 800ba64:	f7ff fba4 	bl	800b1b0 <LL_PWR_IsActiveFlag_RFBUSYS>
 800ba68:	4602      	mov	r2, r0
 800ba6a:	693b      	ldr	r3, [r7, #16]
 800ba6c:	4013      	ands	r3, r2
 800ba6e:	2b01      	cmp	r3, #1
 800ba70:	d0e9      	beq.n	800ba46 <SUBGHZ_WaitOnBusy+0x22>

  return status;
 800ba72:	7dfb      	ldrb	r3, [r7, #23]
}
 800ba74:	4618      	mov	r0, r3
 800ba76:	3718      	adds	r7, #24
 800ba78:	46bd      	mov	sp, r7
 800ba7a:	bd80      	pop	{r7, pc}
 800ba7c:	2000007c 	.word	0x2000007c

0800ba80 <LL_RCC_GetUSARTClockSource>:
{
 800ba80:	b480      	push	{r7}
 800ba82:	b083      	sub	sp, #12
 800ba84:	af00      	add	r7, sp, #0
 800ba86:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(RCC->CCIPR, USARTx) | (USARTx << 16));
 800ba88:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800ba8c:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 800ba90:	687b      	ldr	r3, [r7, #4]
 800ba92:	401a      	ands	r2, r3
 800ba94:	687b      	ldr	r3, [r7, #4]
 800ba96:	041b      	lsls	r3, r3, #16
 800ba98:	4313      	orrs	r3, r2
}
 800ba9a:	4618      	mov	r0, r3
 800ba9c:	370c      	adds	r7, #12
 800ba9e:	46bd      	mov	sp, r7
 800baa0:	bc80      	pop	{r7}
 800baa2:	4770      	bx	lr

0800baa4 <LL_RCC_GetLPUARTClockSource>:
{
 800baa4:	b480      	push	{r7}
 800baa6:	b083      	sub	sp, #12
 800baa8:	af00      	add	r7, sp, #0
 800baaa:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(RCC->CCIPR, LPUARTx));
 800baac:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800bab0:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 800bab4:	687b      	ldr	r3, [r7, #4]
 800bab6:	4013      	ands	r3, r2
}
 800bab8:	4618      	mov	r0, r3
 800baba:	370c      	adds	r7, #12
 800babc:	46bd      	mov	sp, r7
 800babe:	bc80      	pop	{r7}
 800bac0:	4770      	bx	lr

0800bac2 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800bac2:	b580      	push	{r7, lr}
 800bac4:	b082      	sub	sp, #8
 800bac6:	af00      	add	r7, sp, #0
 800bac8:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800baca:	687b      	ldr	r3, [r7, #4]
 800bacc:	2b00      	cmp	r3, #0
 800bace:	d101      	bne.n	800bad4 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800bad0:	2301      	movs	r3, #1
 800bad2:	e042      	b.n	800bb5a <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800bad4:	687b      	ldr	r3, [r7, #4]
 800bad6:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800bada:	2b00      	cmp	r3, #0
 800badc:	d106      	bne.n	800baec <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800bade:	687b      	ldr	r3, [r7, #4]
 800bae0:	2200      	movs	r2, #0
 800bae2:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800bae6:	6878      	ldr	r0, [r7, #4]
 800bae8:	f7f9 f9b6 	bl	8004e58 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800baec:	687b      	ldr	r3, [r7, #4]
 800baee:	2224      	movs	r2, #36	; 0x24
 800baf0:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  __HAL_UART_DISABLE(huart);
 800baf4:	687b      	ldr	r3, [r7, #4]
 800baf6:	681b      	ldr	r3, [r3, #0]
 800baf8:	681a      	ldr	r2, [r3, #0]
 800bafa:	687b      	ldr	r3, [r7, #4]
 800bafc:	681b      	ldr	r3, [r3, #0]
 800bafe:	f022 0201 	bic.w	r2, r2, #1
 800bb02:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800bb04:	6878      	ldr	r0, [r7, #4]
 800bb06:	f000 fb2d 	bl	800c164 <UART_SetConfig>
 800bb0a:	4603      	mov	r3, r0
 800bb0c:	2b01      	cmp	r3, #1
 800bb0e:	d101      	bne.n	800bb14 <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 800bb10:	2301      	movs	r3, #1
 800bb12:	e022      	b.n	800bb5a <HAL_UART_Init+0x98>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800bb14:	687b      	ldr	r3, [r7, #4]
 800bb16:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800bb18:	2b00      	cmp	r3, #0
 800bb1a:	d002      	beq.n	800bb22 <HAL_UART_Init+0x60>
  {
    UART_AdvFeatureConfig(huart);
 800bb1c:	6878      	ldr	r0, [r7, #4]
 800bb1e:	f000 fd73 	bl	800c608 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800bb22:	687b      	ldr	r3, [r7, #4]
 800bb24:	681b      	ldr	r3, [r3, #0]
 800bb26:	685a      	ldr	r2, [r3, #4]
 800bb28:	687b      	ldr	r3, [r7, #4]
 800bb2a:	681b      	ldr	r3, [r3, #0]
 800bb2c:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800bb30:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800bb32:	687b      	ldr	r3, [r7, #4]
 800bb34:	681b      	ldr	r3, [r3, #0]
 800bb36:	689a      	ldr	r2, [r3, #8]
 800bb38:	687b      	ldr	r3, [r7, #4]
 800bb3a:	681b      	ldr	r3, [r3, #0]
 800bb3c:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800bb40:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800bb42:	687b      	ldr	r3, [r7, #4]
 800bb44:	681b      	ldr	r3, [r3, #0]
 800bb46:	681a      	ldr	r2, [r3, #0]
 800bb48:	687b      	ldr	r3, [r7, #4]
 800bb4a:	681b      	ldr	r3, [r3, #0]
 800bb4c:	f042 0201 	orr.w	r2, r2, #1
 800bb50:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800bb52:	6878      	ldr	r0, [r7, #4]
 800bb54:	f000 fdf9 	bl	800c74a <UART_CheckIdleState>
 800bb58:	4603      	mov	r3, r0
}
 800bb5a:	4618      	mov	r0, r3
 800bb5c:	3708      	adds	r7, #8
 800bb5e:	46bd      	mov	sp, r7
 800bb60:	bd80      	pop	{r7, pc}

0800bb62 <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800bb62:	b580      	push	{r7, lr}
 800bb64:	b084      	sub	sp, #16
 800bb66:	af00      	add	r7, sp, #0
 800bb68:	60f8      	str	r0, [r7, #12]
 800bb6a:	60b9      	str	r1, [r7, #8]
 800bb6c:	4613      	mov	r3, r2
 800bb6e:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800bb70:	68fb      	ldr	r3, [r7, #12]
 800bb72:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800bb76:	2b20      	cmp	r3, #32
 800bb78:	d11d      	bne.n	800bbb6 <HAL_UART_Receive_IT+0x54>
  {
    if ((pData == NULL) || (Size == 0U))
 800bb7a:	68bb      	ldr	r3, [r7, #8]
 800bb7c:	2b00      	cmp	r3, #0
 800bb7e:	d002      	beq.n	800bb86 <HAL_UART_Receive_IT+0x24>
 800bb80:	88fb      	ldrh	r3, [r7, #6]
 800bb82:	2b00      	cmp	r3, #0
 800bb84:	d101      	bne.n	800bb8a <HAL_UART_Receive_IT+0x28>
    {
      return HAL_ERROR;
 800bb86:	2301      	movs	r3, #1
 800bb88:	e016      	b.n	800bbb8 <HAL_UART_Receive_IT+0x56>
        return  HAL_ERROR;
      }
    }

#endif /* CORE_CM0PLUS */
    __HAL_LOCK(huart);
 800bb8a:	68fb      	ldr	r3, [r7, #12]
 800bb8c:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 800bb90:	2b01      	cmp	r3, #1
 800bb92:	d101      	bne.n	800bb98 <HAL_UART_Receive_IT+0x36>
 800bb94:	2302      	movs	r3, #2
 800bb96:	e00f      	b.n	800bbb8 <HAL_UART_Receive_IT+0x56>
 800bb98:	68fb      	ldr	r3, [r7, #12]
 800bb9a:	2201      	movs	r2, #1
 800bb9c:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800bba0:	68fb      	ldr	r3, [r7, #12]
 800bba2:	2200      	movs	r2, #0
 800bba4:	66da      	str	r2, [r3, #108]	; 0x6c

    return(UART_Start_Receive_IT(huart, pData, Size));
 800bba6:	88fb      	ldrh	r3, [r7, #6]
 800bba8:	461a      	mov	r2, r3
 800bbaa:	68b9      	ldr	r1, [r7, #8]
 800bbac:	68f8      	ldr	r0, [r7, #12]
 800bbae:	f000 fe97 	bl	800c8e0 <UART_Start_Receive_IT>
 800bbb2:	4603      	mov	r3, r0
 800bbb4:	e000      	b.n	800bbb8 <HAL_UART_Receive_IT+0x56>
  }
  else
  {
    return HAL_BUSY;
 800bbb6:	2302      	movs	r3, #2
  }
}
 800bbb8:	4618      	mov	r0, r3
 800bbba:	3710      	adds	r7, #16
 800bbbc:	46bd      	mov	sp, r7
 800bbbe:	bd80      	pop	{r7, pc}

0800bbc0 <HAL_UART_Transmit_DMA>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be sent.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800bbc0:	b580      	push	{r7, lr}
 800bbc2:	b084      	sub	sp, #16
 800bbc4:	af00      	add	r7, sp, #0
 800bbc6:	60f8      	str	r0, [r7, #12]
 800bbc8:	60b9      	str	r1, [r7, #8]
 800bbca:	4613      	mov	r3, r2
 800bbcc:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800bbce:	68fb      	ldr	r3, [r7, #12]
 800bbd0:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800bbd4:	2b20      	cmp	r3, #32
 800bbd6:	d168      	bne.n	800bcaa <HAL_UART_Transmit_DMA+0xea>
  {
    if ((pData == NULL) || (Size == 0U))
 800bbd8:	68bb      	ldr	r3, [r7, #8]
 800bbda:	2b00      	cmp	r3, #0
 800bbdc:	d002      	beq.n	800bbe4 <HAL_UART_Transmit_DMA+0x24>
 800bbde:	88fb      	ldrh	r3, [r7, #6]
 800bbe0:	2b00      	cmp	r3, #0
 800bbe2:	d101      	bne.n	800bbe8 <HAL_UART_Transmit_DMA+0x28>
    {
      return HAL_ERROR;
 800bbe4:	2301      	movs	r3, #1
 800bbe6:	e061      	b.n	800bcac <HAL_UART_Transmit_DMA+0xec>
        return  HAL_ERROR;
      }
    }

#endif /* CORE_CM0PLUS */
    __HAL_LOCK(huart);
 800bbe8:	68fb      	ldr	r3, [r7, #12]
 800bbea:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 800bbee:	2b01      	cmp	r3, #1
 800bbf0:	d101      	bne.n	800bbf6 <HAL_UART_Transmit_DMA+0x36>
 800bbf2:	2302      	movs	r3, #2
 800bbf4:	e05a      	b.n	800bcac <HAL_UART_Transmit_DMA+0xec>
 800bbf6:	68fb      	ldr	r3, [r7, #12]
 800bbf8:	2201      	movs	r2, #1
 800bbfa:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    huart->pTxBuffPtr  = pData;
 800bbfe:	68fb      	ldr	r3, [r7, #12]
 800bc00:	68ba      	ldr	r2, [r7, #8]
 800bc02:	651a      	str	r2, [r3, #80]	; 0x50
    huart->TxXferSize  = Size;
 800bc04:	68fb      	ldr	r3, [r7, #12]
 800bc06:	88fa      	ldrh	r2, [r7, #6]
 800bc08:	f8a3 2054 	strh.w	r2, [r3, #84]	; 0x54
    huart->TxXferCount = Size;
 800bc0c:	68fb      	ldr	r3, [r7, #12]
 800bc0e:	88fa      	ldrh	r2, [r7, #6]
 800bc10:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800bc14:	68fb      	ldr	r3, [r7, #12]
 800bc16:	2200      	movs	r2, #0
 800bc18:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800bc1c:	68fb      	ldr	r3, [r7, #12]
 800bc1e:	2221      	movs	r2, #33	; 0x21
 800bc20:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

    if (huart->hdmatx != NULL)
 800bc24:	68fb      	ldr	r3, [r7, #12]
 800bc26:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800bc28:	2b00      	cmp	r3, #0
 800bc2a:	d02c      	beq.n	800bc86 <HAL_UART_Transmit_DMA+0xc6>
    {
      /* Set the UART DMA transfer complete callback */
      huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 800bc2c:	68fb      	ldr	r3, [r7, #12]
 800bc2e:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800bc30:	4a20      	ldr	r2, [pc, #128]	; (800bcb4 <HAL_UART_Transmit_DMA+0xf4>)
 800bc32:	62da      	str	r2, [r3, #44]	; 0x2c

      /* Set the UART DMA Half transfer complete callback */
      huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 800bc34:	68fb      	ldr	r3, [r7, #12]
 800bc36:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800bc38:	4a1f      	ldr	r2, [pc, #124]	; (800bcb8 <HAL_UART_Transmit_DMA+0xf8>)
 800bc3a:	631a      	str	r2, [r3, #48]	; 0x30

      /* Set the DMA error callback */
      huart->hdmatx->XferErrorCallback = UART_DMAError;
 800bc3c:	68fb      	ldr	r3, [r7, #12]
 800bc3e:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800bc40:	4a1e      	ldr	r2, [pc, #120]	; (800bcbc <HAL_UART_Transmit_DMA+0xfc>)
 800bc42:	635a      	str	r2, [r3, #52]	; 0x34

      /* Set the DMA abort callback */
      huart->hdmatx->XferAbortCallback = NULL;
 800bc44:	68fb      	ldr	r3, [r7, #12]
 800bc46:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800bc48:	2200      	movs	r2, #0
 800bc4a:	639a      	str	r2, [r3, #56]	; 0x38

      /* Enable the UART transmit DMA channel */
      if (HAL_DMA_Start_IT(huart->hdmatx, (uint32_t)huart->pTxBuffPtr, (uint32_t)&huart->Instance->TDR, Size) != HAL_OK)
 800bc4c:	68fb      	ldr	r3, [r7, #12]
 800bc4e:	6f98      	ldr	r0, [r3, #120]	; 0x78
 800bc50:	68fb      	ldr	r3, [r7, #12]
 800bc52:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800bc54:	4619      	mov	r1, r3
 800bc56:	68fb      	ldr	r3, [r7, #12]
 800bc58:	681b      	ldr	r3, [r3, #0]
 800bc5a:	3328      	adds	r3, #40	; 0x28
 800bc5c:	461a      	mov	r2, r3
 800bc5e:	88fb      	ldrh	r3, [r7, #6]
 800bc60:	f7fb fe7c 	bl	800795c <HAL_DMA_Start_IT>
 800bc64:	4603      	mov	r3, r0
 800bc66:	2b00      	cmp	r3, #0
 800bc68:	d00d      	beq.n	800bc86 <HAL_UART_Transmit_DMA+0xc6>
      {
        /* Set error code to DMA */
        huart->ErrorCode = HAL_UART_ERROR_DMA;
 800bc6a:	68fb      	ldr	r3, [r7, #12]
 800bc6c:	2210      	movs	r2, #16
 800bc6e:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

        __HAL_UNLOCK(huart);
 800bc72:	68fb      	ldr	r3, [r7, #12]
 800bc74:	2200      	movs	r2, #0
 800bc76:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

        /* Restore huart->gState to ready */
        huart->gState = HAL_UART_STATE_READY;
 800bc7a:	68fb      	ldr	r3, [r7, #12]
 800bc7c:	2220      	movs	r2, #32
 800bc7e:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

        return HAL_ERROR;
 800bc82:	2301      	movs	r3, #1
 800bc84:	e012      	b.n	800bcac <HAL_UART_Transmit_DMA+0xec>
      }
    }
    /* Clear the TC flag in the ICR register */
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_TCF);
 800bc86:	68fb      	ldr	r3, [r7, #12]
 800bc88:	681b      	ldr	r3, [r3, #0]
 800bc8a:	2240      	movs	r2, #64	; 0x40
 800bc8c:	621a      	str	r2, [r3, #32]

    __HAL_UNLOCK(huart);
 800bc8e:	68fb      	ldr	r3, [r7, #12]
 800bc90:	2200      	movs	r2, #0
 800bc92:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
    in the UART CR3 register */
    SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800bc96:	68fb      	ldr	r3, [r7, #12]
 800bc98:	681b      	ldr	r3, [r3, #0]
 800bc9a:	689a      	ldr	r2, [r3, #8]
 800bc9c:	68fb      	ldr	r3, [r7, #12]
 800bc9e:	681b      	ldr	r3, [r3, #0]
 800bca0:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800bca4:	609a      	str	r2, [r3, #8]

    return HAL_OK;
 800bca6:	2300      	movs	r3, #0
 800bca8:	e000      	b.n	800bcac <HAL_UART_Transmit_DMA+0xec>
  }
  else
  {
    return HAL_BUSY;
 800bcaa:	2302      	movs	r3, #2
  }
}
 800bcac:	4618      	mov	r0, r3
 800bcae:	3710      	adds	r7, #16
 800bcb0:	46bd      	mov	sp, r7
 800bcb2:	bd80      	pop	{r7, pc}
 800bcb4:	0800caf5 	.word	0x0800caf5
 800bcb8:	0800cb49 	.word	0x0800cb49
 800bcbc:	0800cb65 	.word	0x0800cb65

0800bcc0 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800bcc0:	b580      	push	{r7, lr}
 800bcc2:	b088      	sub	sp, #32
 800bcc4:	af00      	add	r7, sp, #0
 800bcc6:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 800bcc8:	687b      	ldr	r3, [r7, #4]
 800bcca:	681b      	ldr	r3, [r3, #0]
 800bccc:	69db      	ldr	r3, [r3, #28]
 800bcce:	61fb      	str	r3, [r7, #28]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800bcd0:	687b      	ldr	r3, [r7, #4]
 800bcd2:	681b      	ldr	r3, [r3, #0]
 800bcd4:	681b      	ldr	r3, [r3, #0]
 800bcd6:	61bb      	str	r3, [r7, #24]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800bcd8:	687b      	ldr	r3, [r7, #4]
 800bcda:	681b      	ldr	r3, [r3, #0]
 800bcdc:	689b      	ldr	r3, [r3, #8]
 800bcde:	617b      	str	r3, [r7, #20]

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 800bce0:	69fa      	ldr	r2, [r7, #28]
 800bce2:	f640 030f 	movw	r3, #2063	; 0x80f
 800bce6:	4013      	ands	r3, r2
 800bce8:	613b      	str	r3, [r7, #16]
  if (errorflags == 0U)
 800bcea:	693b      	ldr	r3, [r7, #16]
 800bcec:	2b00      	cmp	r3, #0
 800bcee:	d118      	bne.n	800bd22 <HAL_UART_IRQHandler+0x62>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 800bcf0:	69fb      	ldr	r3, [r7, #28]
 800bcf2:	f003 0320 	and.w	r3, r3, #32
 800bcf6:	2b00      	cmp	r3, #0
 800bcf8:	d013      	beq.n	800bd22 <HAL_UART_IRQHandler+0x62>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 800bcfa:	69bb      	ldr	r3, [r7, #24]
 800bcfc:	f003 0320 	and.w	r3, r3, #32
 800bd00:	2b00      	cmp	r3, #0
 800bd02:	d104      	bne.n	800bd0e <HAL_UART_IRQHandler+0x4e>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 800bd04:	697b      	ldr	r3, [r7, #20]
 800bd06:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800bd0a:	2b00      	cmp	r3, #0
 800bd0c:	d009      	beq.n	800bd22 <HAL_UART_IRQHandler+0x62>
    {
      if (huart->RxISR != NULL)
 800bd0e:	687b      	ldr	r3, [r7, #4]
 800bd10:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800bd12:	2b00      	cmp	r3, #0
 800bd14:	f000 81fc 	beq.w	800c110 <HAL_UART_IRQHandler+0x450>
      {
        huart->RxISR(huart);
 800bd18:	687b      	ldr	r3, [r7, #4]
 800bd1a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800bd1c:	6878      	ldr	r0, [r7, #4]
 800bd1e:	4798      	blx	r3
      }
      return;
 800bd20:	e1f6      	b.n	800c110 <HAL_UART_IRQHandler+0x450>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 800bd22:	693b      	ldr	r3, [r7, #16]
 800bd24:	2b00      	cmp	r3, #0
 800bd26:	f000 80ef 	beq.w	800bf08 <HAL_UART_IRQHandler+0x248>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 800bd2a:	697a      	ldr	r2, [r7, #20]
 800bd2c:	4b73      	ldr	r3, [pc, #460]	; (800befc <HAL_UART_IRQHandler+0x23c>)
 800bd2e:	4013      	ands	r3, r2
 800bd30:	2b00      	cmp	r3, #0
 800bd32:	d105      	bne.n	800bd40 <HAL_UART_IRQHandler+0x80>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 800bd34:	69ba      	ldr	r2, [r7, #24]
 800bd36:	4b72      	ldr	r3, [pc, #456]	; (800bf00 <HAL_UART_IRQHandler+0x240>)
 800bd38:	4013      	ands	r3, r2
 800bd3a:	2b00      	cmp	r3, #0
 800bd3c:	f000 80e4 	beq.w	800bf08 <HAL_UART_IRQHandler+0x248>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800bd40:	69fb      	ldr	r3, [r7, #28]
 800bd42:	f003 0301 	and.w	r3, r3, #1
 800bd46:	2b00      	cmp	r3, #0
 800bd48:	d010      	beq.n	800bd6c <HAL_UART_IRQHandler+0xac>
 800bd4a:	69bb      	ldr	r3, [r7, #24]
 800bd4c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800bd50:	2b00      	cmp	r3, #0
 800bd52:	d00b      	beq.n	800bd6c <HAL_UART_IRQHandler+0xac>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800bd54:	687b      	ldr	r3, [r7, #4]
 800bd56:	681b      	ldr	r3, [r3, #0]
 800bd58:	2201      	movs	r2, #1
 800bd5a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800bd5c:	687b      	ldr	r3, [r7, #4]
 800bd5e:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800bd62:	f043 0201 	orr.w	r2, r3, #1
 800bd66:	687b      	ldr	r3, [r7, #4]
 800bd68:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800bd6c:	69fb      	ldr	r3, [r7, #28]
 800bd6e:	f003 0302 	and.w	r3, r3, #2
 800bd72:	2b00      	cmp	r3, #0
 800bd74:	d010      	beq.n	800bd98 <HAL_UART_IRQHandler+0xd8>
 800bd76:	697b      	ldr	r3, [r7, #20]
 800bd78:	f003 0301 	and.w	r3, r3, #1
 800bd7c:	2b00      	cmp	r3, #0
 800bd7e:	d00b      	beq.n	800bd98 <HAL_UART_IRQHandler+0xd8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800bd80:	687b      	ldr	r3, [r7, #4]
 800bd82:	681b      	ldr	r3, [r3, #0]
 800bd84:	2202      	movs	r2, #2
 800bd86:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800bd88:	687b      	ldr	r3, [r7, #4]
 800bd8a:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800bd8e:	f043 0204 	orr.w	r2, r3, #4
 800bd92:	687b      	ldr	r3, [r7, #4]
 800bd94:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800bd98:	69fb      	ldr	r3, [r7, #28]
 800bd9a:	f003 0304 	and.w	r3, r3, #4
 800bd9e:	2b00      	cmp	r3, #0
 800bda0:	d010      	beq.n	800bdc4 <HAL_UART_IRQHandler+0x104>
 800bda2:	697b      	ldr	r3, [r7, #20]
 800bda4:	f003 0301 	and.w	r3, r3, #1
 800bda8:	2b00      	cmp	r3, #0
 800bdaa:	d00b      	beq.n	800bdc4 <HAL_UART_IRQHandler+0x104>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800bdac:	687b      	ldr	r3, [r7, #4]
 800bdae:	681b      	ldr	r3, [r3, #0]
 800bdb0:	2204      	movs	r2, #4
 800bdb2:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800bdb4:	687b      	ldr	r3, [r7, #4]
 800bdb6:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800bdba:	f043 0202 	orr.w	r2, r3, #2
 800bdbe:	687b      	ldr	r3, [r7, #4]
 800bdc0:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 800bdc4:	69fb      	ldr	r3, [r7, #28]
 800bdc6:	f003 0308 	and.w	r3, r3, #8
 800bdca:	2b00      	cmp	r3, #0
 800bdcc:	d015      	beq.n	800bdfa <HAL_UART_IRQHandler+0x13a>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 800bdce:	69bb      	ldr	r3, [r7, #24]
 800bdd0:	f003 0320 	and.w	r3, r3, #32
 800bdd4:	2b00      	cmp	r3, #0
 800bdd6:	d104      	bne.n	800bde2 <HAL_UART_IRQHandler+0x122>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 800bdd8:	697a      	ldr	r2, [r7, #20]
 800bdda:	4b48      	ldr	r3, [pc, #288]	; (800befc <HAL_UART_IRQHandler+0x23c>)
 800bddc:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 800bdde:	2b00      	cmp	r3, #0
 800bde0:	d00b      	beq.n	800bdfa <HAL_UART_IRQHandler+0x13a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800bde2:	687b      	ldr	r3, [r7, #4]
 800bde4:	681b      	ldr	r3, [r3, #0]
 800bde6:	2208      	movs	r2, #8
 800bde8:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800bdea:	687b      	ldr	r3, [r7, #4]
 800bdec:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800bdf0:	f043 0208 	orr.w	r2, r3, #8
 800bdf4:	687b      	ldr	r3, [r7, #4]
 800bdf6:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 800bdfa:	69fb      	ldr	r3, [r7, #28]
 800bdfc:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800be00:	2b00      	cmp	r3, #0
 800be02:	d011      	beq.n	800be28 <HAL_UART_IRQHandler+0x168>
 800be04:	69bb      	ldr	r3, [r7, #24]
 800be06:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 800be0a:	2b00      	cmp	r3, #0
 800be0c:	d00c      	beq.n	800be28 <HAL_UART_IRQHandler+0x168>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800be0e:	687b      	ldr	r3, [r7, #4]
 800be10:	681b      	ldr	r3, [r3, #0]
 800be12:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800be16:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 800be18:	687b      	ldr	r3, [r7, #4]
 800be1a:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800be1e:	f043 0220 	orr.w	r2, r3, #32
 800be22:	687b      	ldr	r3, [r7, #4]
 800be24:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800be28:	687b      	ldr	r3, [r7, #4]
 800be2a:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800be2e:	2b00      	cmp	r3, #0
 800be30:	f000 8170 	beq.w	800c114 <HAL_UART_IRQHandler+0x454>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 800be34:	69fb      	ldr	r3, [r7, #28]
 800be36:	f003 0320 	and.w	r3, r3, #32
 800be3a:	2b00      	cmp	r3, #0
 800be3c:	d011      	beq.n	800be62 <HAL_UART_IRQHandler+0x1a2>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 800be3e:	69bb      	ldr	r3, [r7, #24]
 800be40:	f003 0320 	and.w	r3, r3, #32
 800be44:	2b00      	cmp	r3, #0
 800be46:	d104      	bne.n	800be52 <HAL_UART_IRQHandler+0x192>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 800be48:	697b      	ldr	r3, [r7, #20]
 800be4a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800be4e:	2b00      	cmp	r3, #0
 800be50:	d007      	beq.n	800be62 <HAL_UART_IRQHandler+0x1a2>
      {
        if (huart->RxISR != NULL)
 800be52:	687b      	ldr	r3, [r7, #4]
 800be54:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800be56:	2b00      	cmp	r3, #0
 800be58:	d003      	beq.n	800be62 <HAL_UART_IRQHandler+0x1a2>
        {
          huart->RxISR(huart);
 800be5a:	687b      	ldr	r3, [r7, #4]
 800be5c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800be5e:	6878      	ldr	r0, [r7, #4]
 800be60:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 800be62:	687b      	ldr	r3, [r7, #4]
 800be64:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800be68:	60fb      	str	r3, [r7, #12]
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800be6a:	687b      	ldr	r3, [r7, #4]
 800be6c:	681b      	ldr	r3, [r3, #0]
 800be6e:	689b      	ldr	r3, [r3, #8]
 800be70:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800be74:	2b40      	cmp	r3, #64	; 0x40
 800be76:	d004      	beq.n	800be82 <HAL_UART_IRQHandler+0x1c2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 800be78:	68fb      	ldr	r3, [r7, #12]
 800be7a:	f003 0328 	and.w	r3, r3, #40	; 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800be7e:	2b00      	cmp	r3, #0
 800be80:	d031      	beq.n	800bee6 <HAL_UART_IRQHandler+0x226>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800be82:	6878      	ldr	r0, [r7, #4]
 800be84:	f000 fe05 	bl	800ca92 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800be88:	687b      	ldr	r3, [r7, #4]
 800be8a:	681b      	ldr	r3, [r3, #0]
 800be8c:	689b      	ldr	r3, [r3, #8]
 800be8e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800be92:	2b40      	cmp	r3, #64	; 0x40
 800be94:	d123      	bne.n	800bede <HAL_UART_IRQHandler+0x21e>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800be96:	687b      	ldr	r3, [r7, #4]
 800be98:	681b      	ldr	r3, [r3, #0]
 800be9a:	689a      	ldr	r2, [r3, #8]
 800be9c:	687b      	ldr	r3, [r7, #4]
 800be9e:	681b      	ldr	r3, [r3, #0]
 800bea0:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800bea4:	609a      	str	r2, [r3, #8]

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 800bea6:	687b      	ldr	r3, [r7, #4]
 800bea8:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800beaa:	2b00      	cmp	r3, #0
 800beac:	d013      	beq.n	800bed6 <HAL_UART_IRQHandler+0x216>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800beae:	687b      	ldr	r3, [r7, #4]
 800beb0:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800beb2:	4a14      	ldr	r2, [pc, #80]	; (800bf04 <HAL_UART_IRQHandler+0x244>)
 800beb4:	639a      	str	r2, [r3, #56]	; 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800beb6:	687b      	ldr	r3, [r7, #4]
 800beb8:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800beba:	4618      	mov	r0, r3
 800bebc:	f7fb fe2a 	bl	8007b14 <HAL_DMA_Abort_IT>
 800bec0:	4603      	mov	r3, r0
 800bec2:	2b00      	cmp	r3, #0
 800bec4:	d017      	beq.n	800bef6 <HAL_UART_IRQHandler+0x236>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800bec6:	687b      	ldr	r3, [r7, #4]
 800bec8:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800beca:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800becc:	687a      	ldr	r2, [r7, #4]
 800bece:	6fd2      	ldr	r2, [r2, #124]	; 0x7c
 800bed0:	4610      	mov	r0, r2
 800bed2:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800bed4:	e00f      	b.n	800bef6 <HAL_UART_IRQHandler+0x236>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800bed6:	6878      	ldr	r0, [r7, #4]
 800bed8:	f000 f92f 	bl	800c13a <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800bedc:	e00b      	b.n	800bef6 <HAL_UART_IRQHandler+0x236>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800bede:	6878      	ldr	r0, [r7, #4]
 800bee0:	f000 f92b 	bl	800c13a <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800bee4:	e007      	b.n	800bef6 <HAL_UART_IRQHandler+0x236>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800bee6:	6878      	ldr	r0, [r7, #4]
 800bee8:	f000 f927 	bl	800c13a <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800beec:	687b      	ldr	r3, [r7, #4]
 800beee:	2200      	movs	r2, #0
 800bef0:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
      }
    }
    return;
 800bef4:	e10e      	b.n	800c114 <HAL_UART_IRQHandler+0x454>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800bef6:	bf00      	nop
    return;
 800bef8:	e10c      	b.n	800c114 <HAL_UART_IRQHandler+0x454>
 800befa:	bf00      	nop
 800befc:	10000001 	.word	0x10000001
 800bf00:	04000120 	.word	0x04000120
 800bf04:	0800cbe5 	.word	0x0800cbe5

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if (  (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800bf08:	687b      	ldr	r3, [r7, #4]
 800bf0a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800bf0c:	2b01      	cmp	r3, #1
 800bf0e:	f040 80ab 	bne.w	800c068 <HAL_UART_IRQHandler+0x3a8>
      &&((isrflags & USART_ISR_IDLE) != 0U)
 800bf12:	69fb      	ldr	r3, [r7, #28]
 800bf14:	f003 0310 	and.w	r3, r3, #16
 800bf18:	2b00      	cmp	r3, #0
 800bf1a:	f000 80a5 	beq.w	800c068 <HAL_UART_IRQHandler+0x3a8>
      &&((cr1its & USART_ISR_IDLE) != 0U))
 800bf1e:	69bb      	ldr	r3, [r7, #24]
 800bf20:	f003 0310 	and.w	r3, r3, #16
 800bf24:	2b00      	cmp	r3, #0
 800bf26:	f000 809f 	beq.w	800c068 <HAL_UART_IRQHandler+0x3a8>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800bf2a:	687b      	ldr	r3, [r7, #4]
 800bf2c:	681b      	ldr	r3, [r3, #0]
 800bf2e:	2210      	movs	r2, #16
 800bf30:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800bf32:	687b      	ldr	r3, [r7, #4]
 800bf34:	681b      	ldr	r3, [r3, #0]
 800bf36:	689b      	ldr	r3, [r3, #8]
 800bf38:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800bf3c:	2b40      	cmp	r3, #64	; 0x40
 800bf3e:	d155      	bne.n	800bfec <HAL_UART_IRQHandler+0x32c>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800bf40:	687b      	ldr	r3, [r7, #4]
 800bf42:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800bf44:	681b      	ldr	r3, [r3, #0]
 800bf46:	685b      	ldr	r3, [r3, #4]
 800bf48:	813b      	strh	r3, [r7, #8]
      if (  (nb_remaining_rx_data > 0U)
 800bf4a:	893b      	ldrh	r3, [r7, #8]
 800bf4c:	2b00      	cmp	r3, #0
 800bf4e:	f000 80e3 	beq.w	800c118 <HAL_UART_IRQHandler+0x458>
          &&(nb_remaining_rx_data < huart->RxXferSize))
 800bf52:	687b      	ldr	r3, [r7, #4]
 800bf54:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 800bf58:	893a      	ldrh	r2, [r7, #8]
 800bf5a:	429a      	cmp	r2, r3
 800bf5c:	f080 80dc 	bcs.w	800c118 <HAL_UART_IRQHandler+0x458>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800bf60:	687b      	ldr	r3, [r7, #4]
 800bf62:	893a      	ldrh	r2, [r7, #8]
 800bf64:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 800bf68:	687b      	ldr	r3, [r7, #4]
 800bf6a:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800bf6c:	681b      	ldr	r3, [r3, #0]
 800bf6e:	681b      	ldr	r3, [r3, #0]
 800bf70:	f003 0320 	and.w	r3, r3, #32
 800bf74:	2b00      	cmp	r3, #0
 800bf76:	d12b      	bne.n	800bfd0 <HAL_UART_IRQHandler+0x310>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800bf78:	687b      	ldr	r3, [r7, #4]
 800bf7a:	681b      	ldr	r3, [r3, #0]
 800bf7c:	681a      	ldr	r2, [r3, #0]
 800bf7e:	687b      	ldr	r3, [r7, #4]
 800bf80:	681b      	ldr	r3, [r3, #0]
 800bf82:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800bf86:	601a      	str	r2, [r3, #0]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800bf88:	687b      	ldr	r3, [r7, #4]
 800bf8a:	681b      	ldr	r3, [r3, #0]
 800bf8c:	689a      	ldr	r2, [r3, #8]
 800bf8e:	687b      	ldr	r3, [r7, #4]
 800bf90:	681b      	ldr	r3, [r3, #0]
 800bf92:	f022 0201 	bic.w	r2, r2, #1
 800bf96:	609a      	str	r2, [r3, #8]

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800bf98:	687b      	ldr	r3, [r7, #4]
 800bf9a:	681b      	ldr	r3, [r3, #0]
 800bf9c:	689a      	ldr	r2, [r3, #8]
 800bf9e:	687b      	ldr	r3, [r7, #4]
 800bfa0:	681b      	ldr	r3, [r3, #0]
 800bfa2:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800bfa6:	609a      	str	r2, [r3, #8]

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800bfa8:	687b      	ldr	r3, [r7, #4]
 800bfaa:	2220      	movs	r2, #32
 800bfac:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800bfb0:	687b      	ldr	r3, [r7, #4]
 800bfb2:	2200      	movs	r2, #0
 800bfb4:	66da      	str	r2, [r3, #108]	; 0x6c

          CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800bfb6:	687b      	ldr	r3, [r7, #4]
 800bfb8:	681b      	ldr	r3, [r3, #0]
 800bfba:	681a      	ldr	r2, [r3, #0]
 800bfbc:	687b      	ldr	r3, [r7, #4]
 800bfbe:	681b      	ldr	r3, [r3, #0]
 800bfc0:	f022 0210 	bic.w	r2, r2, #16
 800bfc4:	601a      	str	r2, [r3, #0]

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800bfc6:	687b      	ldr	r3, [r7, #4]
 800bfc8:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800bfca:	4618      	mov	r0, r3
 800bfcc:	f7fb fd44 	bl	8007a58 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800bfd0:	687b      	ldr	r3, [r7, #4]
 800bfd2:	f8b3 205c 	ldrh.w	r2, [r3, #92]	; 0x5c
 800bfd6:	687b      	ldr	r3, [r7, #4]
 800bfd8:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 800bfdc:	b29b      	uxth	r3, r3
 800bfde:	1ad3      	subs	r3, r2, r3
 800bfe0:	b29b      	uxth	r3, r3
 800bfe2:	4619      	mov	r1, r3
 800bfe4:	6878      	ldr	r0, [r7, #4]
 800bfe6:	f000 f8b1 	bl	800c14c <HAL_UARTEx_RxEventCallback>
#endif
      }
      return;
 800bfea:	e095      	b.n	800c118 <HAL_UART_IRQHandler+0x458>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800bfec:	687b      	ldr	r3, [r7, #4]
 800bfee:	f8b3 205c 	ldrh.w	r2, [r3, #92]	; 0x5c
 800bff2:	687b      	ldr	r3, [r7, #4]
 800bff4:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 800bff8:	b29b      	uxth	r3, r3
 800bffa:	1ad3      	subs	r3, r2, r3
 800bffc:	817b      	strh	r3, [r7, #10]
      if (  (huart->RxXferCount > 0U)
 800bffe:	687b      	ldr	r3, [r7, #4]
 800c000:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 800c004:	b29b      	uxth	r3, r3
 800c006:	2b00      	cmp	r3, #0
 800c008:	f000 8088 	beq.w	800c11c <HAL_UART_IRQHandler+0x45c>
          &&(nb_rx_data > 0U) )
 800c00c:	897b      	ldrh	r3, [r7, #10]
 800c00e:	2b00      	cmp	r3, #0
 800c010:	f000 8084 	beq.w	800c11c <HAL_UART_IRQHandler+0x45c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800c014:	687b      	ldr	r3, [r7, #4]
 800c016:	681b      	ldr	r3, [r3, #0]
 800c018:	681a      	ldr	r2, [r3, #0]
 800c01a:	687b      	ldr	r3, [r7, #4]
 800c01c:	681b      	ldr	r3, [r3, #0]
 800c01e:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 800c022:	601a      	str	r2, [r3, #0]

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800c024:	687b      	ldr	r3, [r7, #4]
 800c026:	681b      	ldr	r3, [r3, #0]
 800c028:	689b      	ldr	r3, [r3, #8]
 800c02a:	687a      	ldr	r2, [r7, #4]
 800c02c:	6812      	ldr	r2, [r2, #0]
 800c02e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800c032:	f023 0301 	bic.w	r3, r3, #1
 800c036:	6093      	str	r3, [r2, #8]

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800c038:	687b      	ldr	r3, [r7, #4]
 800c03a:	2220      	movs	r2, #32
 800c03c:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800c040:	687b      	ldr	r3, [r7, #4]
 800c042:	2200      	movs	r2, #0
 800c044:	66da      	str	r2, [r3, #108]	; 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800c046:	687b      	ldr	r3, [r7, #4]
 800c048:	2200      	movs	r2, #0
 800c04a:	671a      	str	r2, [r3, #112]	; 0x70

        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800c04c:	687b      	ldr	r3, [r7, #4]
 800c04e:	681b      	ldr	r3, [r3, #0]
 800c050:	681a      	ldr	r2, [r3, #0]
 800c052:	687b      	ldr	r3, [r7, #4]
 800c054:	681b      	ldr	r3, [r3, #0]
 800c056:	f022 0210 	bic.w	r2, r2, #16
 800c05a:	601a      	str	r2, [r3, #0]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800c05c:	897b      	ldrh	r3, [r7, #10]
 800c05e:	4619      	mov	r1, r3
 800c060:	6878      	ldr	r0, [r7, #4]
 800c062:	f000 f873 	bl	800c14c <HAL_UARTEx_RxEventCallback>
#endif
      }
      return;
 800c066:	e059      	b.n	800c11c <HAL_UART_IRQHandler+0x45c>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 800c068:	69fb      	ldr	r3, [r7, #28]
 800c06a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800c06e:	2b00      	cmp	r3, #0
 800c070:	d00d      	beq.n	800c08e <HAL_UART_IRQHandler+0x3ce>
 800c072:	697b      	ldr	r3, [r7, #20]
 800c074:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800c078:	2b00      	cmp	r3, #0
 800c07a:	d008      	beq.n	800c08e <HAL_UART_IRQHandler+0x3ce>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 800c07c:	687b      	ldr	r3, [r7, #4]
 800c07e:	681b      	ldr	r3, [r3, #0]
 800c080:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 800c084:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 800c086:	6878      	ldr	r0, [r7, #4]
 800c088:	f001 f8b8 	bl	800d1fc <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800c08c:	e049      	b.n	800c122 <HAL_UART_IRQHandler+0x462>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 800c08e:	69fb      	ldr	r3, [r7, #28]
 800c090:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800c094:	2b00      	cmp	r3, #0
 800c096:	d012      	beq.n	800c0be <HAL_UART_IRQHandler+0x3fe>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 800c098:	69bb      	ldr	r3, [r7, #24]
 800c09a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800c09e:	2b00      	cmp	r3, #0
 800c0a0:	d104      	bne.n	800c0ac <HAL_UART_IRQHandler+0x3ec>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 800c0a2:	697b      	ldr	r3, [r7, #20]
 800c0a4:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800c0a8:	2b00      	cmp	r3, #0
 800c0aa:	d008      	beq.n	800c0be <HAL_UART_IRQHandler+0x3fe>
  {
    if (huart->TxISR != NULL)
 800c0ac:	687b      	ldr	r3, [r7, #4]
 800c0ae:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800c0b0:	2b00      	cmp	r3, #0
 800c0b2:	d035      	beq.n	800c120 <HAL_UART_IRQHandler+0x460>
    {
      huart->TxISR(huart);
 800c0b4:	687b      	ldr	r3, [r7, #4]
 800c0b6:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800c0b8:	6878      	ldr	r0, [r7, #4]
 800c0ba:	4798      	blx	r3
    }
    return;
 800c0bc:	e030      	b.n	800c120 <HAL_UART_IRQHandler+0x460>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 800c0be:	69fb      	ldr	r3, [r7, #28]
 800c0c0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800c0c4:	2b00      	cmp	r3, #0
 800c0c6:	d008      	beq.n	800c0da <HAL_UART_IRQHandler+0x41a>
 800c0c8:	69bb      	ldr	r3, [r7, #24]
 800c0ca:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800c0ce:	2b00      	cmp	r3, #0
 800c0d0:	d003      	beq.n	800c0da <HAL_UART_IRQHandler+0x41a>
  {
    UART_EndTransmit_IT(huart);
 800c0d2:	6878      	ldr	r0, [r7, #4]
 800c0d4:	f000 fd9c 	bl	800cc10 <UART_EndTransmit_IT>
    return;
 800c0d8:	e023      	b.n	800c122 <HAL_UART_IRQHandler+0x462>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 800c0da:	69fb      	ldr	r3, [r7, #28]
 800c0dc:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800c0e0:	2b00      	cmp	r3, #0
 800c0e2:	d008      	beq.n	800c0f6 <HAL_UART_IRQHandler+0x436>
 800c0e4:	69bb      	ldr	r3, [r7, #24]
 800c0e6:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 800c0ea:	2b00      	cmp	r3, #0
 800c0ec:	d003      	beq.n	800c0f6 <HAL_UART_IRQHandler+0x436>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 800c0ee:	6878      	ldr	r0, [r7, #4]
 800c0f0:	f001 f896 	bl	800d220 <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800c0f4:	e015      	b.n	800c122 <HAL_UART_IRQHandler+0x462>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 800c0f6:	69fb      	ldr	r3, [r7, #28]
 800c0f8:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800c0fc:	2b00      	cmp	r3, #0
 800c0fe:	d010      	beq.n	800c122 <HAL_UART_IRQHandler+0x462>
 800c100:	69bb      	ldr	r3, [r7, #24]
 800c102:	2b00      	cmp	r3, #0
 800c104:	da0d      	bge.n	800c122 <HAL_UART_IRQHandler+0x462>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 800c106:	6878      	ldr	r0, [r7, #4]
 800c108:	f001 f881 	bl	800d20e <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800c10c:	bf00      	nop
 800c10e:	e008      	b.n	800c122 <HAL_UART_IRQHandler+0x462>
      return;
 800c110:	bf00      	nop
 800c112:	e006      	b.n	800c122 <HAL_UART_IRQHandler+0x462>
    return;
 800c114:	bf00      	nop
 800c116:	e004      	b.n	800c122 <HAL_UART_IRQHandler+0x462>
      return;
 800c118:	bf00      	nop
 800c11a:	e002      	b.n	800c122 <HAL_UART_IRQHandler+0x462>
      return;
 800c11c:	bf00      	nop
 800c11e:	e000      	b.n	800c122 <HAL_UART_IRQHandler+0x462>
    return;
 800c120:	bf00      	nop
  }
}
 800c122:	3720      	adds	r7, #32
 800c124:	46bd      	mov	sp, r7
 800c126:	bd80      	pop	{r7, pc}

0800c128 <HAL_UART_TxHalfCpltCallback>:
  * @brief  Tx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 800c128:	b480      	push	{r7}
 800c12a:	b083      	sub	sp, #12
 800c12c:	af00      	add	r7, sp, #0
 800c12e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback can be implemented in the user file.
   */
}
 800c130:	bf00      	nop
 800c132:	370c      	adds	r7, #12
 800c134:	46bd      	mov	sp, r7
 800c136:	bc80      	pop	{r7}
 800c138:	4770      	bx	lr

0800c13a <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800c13a:	b480      	push	{r7}
 800c13c:	b083      	sub	sp, #12
 800c13e:	af00      	add	r7, sp, #0
 800c140:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 800c142:	bf00      	nop
 800c144:	370c      	adds	r7, #12
 800c146:	46bd      	mov	sp, r7
 800c148:	bc80      	pop	{r7}
 800c14a:	4770      	bx	lr

0800c14c <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800c14c:	b480      	push	{r7}
 800c14e:	b083      	sub	sp, #12
 800c150:	af00      	add	r7, sp, #0
 800c152:	6078      	str	r0, [r7, #4]
 800c154:	460b      	mov	r3, r1
 800c156:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800c158:	bf00      	nop
 800c15a:	370c      	adds	r7, #12
 800c15c:	46bd      	mov	sp, r7
 800c15e:	bc80      	pop	{r7}
 800c160:	4770      	bx	lr
	...

0800c164 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800c164:	e92d 4890 	stmdb	sp!, {r4, r7, fp, lr}
 800c168:	b088      	sub	sp, #32
 800c16a:	af00      	add	r7, sp, #0
 800c16c:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800c16e:	2300      	movs	r3, #0
 800c170:	76bb      	strb	r3, [r7, #26]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800c172:	687b      	ldr	r3, [r7, #4]
 800c174:	689a      	ldr	r2, [r3, #8]
 800c176:	687b      	ldr	r3, [r7, #4]
 800c178:	691b      	ldr	r3, [r3, #16]
 800c17a:	431a      	orrs	r2, r3
 800c17c:	687b      	ldr	r3, [r7, #4]
 800c17e:	695b      	ldr	r3, [r3, #20]
 800c180:	431a      	orrs	r2, r3
 800c182:	687b      	ldr	r3, [r7, #4]
 800c184:	69db      	ldr	r3, [r3, #28]
 800c186:	4313      	orrs	r3, r2
 800c188:	61fb      	str	r3, [r7, #28]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800c18a:	687b      	ldr	r3, [r7, #4]
 800c18c:	681b      	ldr	r3, [r3, #0]
 800c18e:	681a      	ldr	r2, [r3, #0]
 800c190:	4bab      	ldr	r3, [pc, #684]	; (800c440 <UART_SetConfig+0x2dc>)
 800c192:	4013      	ands	r3, r2
 800c194:	687a      	ldr	r2, [r7, #4]
 800c196:	6812      	ldr	r2, [r2, #0]
 800c198:	69f9      	ldr	r1, [r7, #28]
 800c19a:	430b      	orrs	r3, r1
 800c19c:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800c19e:	687b      	ldr	r3, [r7, #4]
 800c1a0:	681b      	ldr	r3, [r3, #0]
 800c1a2:	685b      	ldr	r3, [r3, #4]
 800c1a4:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800c1a8:	687b      	ldr	r3, [r7, #4]
 800c1aa:	68da      	ldr	r2, [r3, #12]
 800c1ac:	687b      	ldr	r3, [r7, #4]
 800c1ae:	681b      	ldr	r3, [r3, #0]
 800c1b0:	430a      	orrs	r2, r1
 800c1b2:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800c1b4:	687b      	ldr	r3, [r7, #4]
 800c1b6:	699b      	ldr	r3, [r3, #24]
 800c1b8:	61fb      	str	r3, [r7, #28]

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800c1ba:	687b      	ldr	r3, [r7, #4]
 800c1bc:	681b      	ldr	r3, [r3, #0]
 800c1be:	4aa1      	ldr	r2, [pc, #644]	; (800c444 <UART_SetConfig+0x2e0>)
 800c1c0:	4293      	cmp	r3, r2
 800c1c2:	d004      	beq.n	800c1ce <UART_SetConfig+0x6a>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800c1c4:	687b      	ldr	r3, [r7, #4]
 800c1c6:	6a1b      	ldr	r3, [r3, #32]
 800c1c8:	69fa      	ldr	r2, [r7, #28]
 800c1ca:	4313      	orrs	r3, r2
 800c1cc:	61fb      	str	r3, [r7, #28]
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800c1ce:	687b      	ldr	r3, [r7, #4]
 800c1d0:	681b      	ldr	r3, [r3, #0]
 800c1d2:	689b      	ldr	r3, [r3, #8]
 800c1d4:	f023 436e 	bic.w	r3, r3, #3992977408	; 0xee000000
 800c1d8:	f423 6330 	bic.w	r3, r3, #2816	; 0xb00
 800c1dc:	687a      	ldr	r2, [r7, #4]
 800c1de:	6812      	ldr	r2, [r2, #0]
 800c1e0:	69f9      	ldr	r1, [r7, #28]
 800c1e2:	430b      	orrs	r3, r1
 800c1e4:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 800c1e6:	687b      	ldr	r3, [r7, #4]
 800c1e8:	681b      	ldr	r3, [r3, #0]
 800c1ea:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c1ec:	f023 010f 	bic.w	r1, r3, #15
 800c1f0:	687b      	ldr	r3, [r7, #4]
 800c1f2:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800c1f4:	687b      	ldr	r3, [r7, #4]
 800c1f6:	681b      	ldr	r3, [r3, #0]
 800c1f8:	430a      	orrs	r2, r1
 800c1fa:	62da      	str	r2, [r3, #44]	; 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800c1fc:	687b      	ldr	r3, [r7, #4]
 800c1fe:	681b      	ldr	r3, [r3, #0]
 800c200:	4a91      	ldr	r2, [pc, #580]	; (800c448 <UART_SetConfig+0x2e4>)
 800c202:	4293      	cmp	r3, r2
 800c204:	d122      	bne.n	800c24c <UART_SetConfig+0xe8>
 800c206:	2003      	movs	r0, #3
 800c208:	f7ff fc3a 	bl	800ba80 <LL_RCC_GetUSARTClockSource>
 800c20c:	4603      	mov	r3, r0
 800c20e:	f5a3 3340 	sub.w	r3, r3, #196608	; 0x30000
 800c212:	2b03      	cmp	r3, #3
 800c214:	d816      	bhi.n	800c244 <UART_SetConfig+0xe0>
 800c216:	a201      	add	r2, pc, #4	; (adr r2, 800c21c <UART_SetConfig+0xb8>)
 800c218:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c21c:	0800c22d 	.word	0x0800c22d
 800c220:	0800c239 	.word	0x0800c239
 800c224:	0800c233 	.word	0x0800c233
 800c228:	0800c23f 	.word	0x0800c23f
 800c22c:	2301      	movs	r3, #1
 800c22e:	76fb      	strb	r3, [r7, #27]
 800c230:	e072      	b.n	800c318 <UART_SetConfig+0x1b4>
 800c232:	2302      	movs	r3, #2
 800c234:	76fb      	strb	r3, [r7, #27]
 800c236:	e06f      	b.n	800c318 <UART_SetConfig+0x1b4>
 800c238:	2304      	movs	r3, #4
 800c23a:	76fb      	strb	r3, [r7, #27]
 800c23c:	e06c      	b.n	800c318 <UART_SetConfig+0x1b4>
 800c23e:	2308      	movs	r3, #8
 800c240:	76fb      	strb	r3, [r7, #27]
 800c242:	e069      	b.n	800c318 <UART_SetConfig+0x1b4>
 800c244:	2310      	movs	r3, #16
 800c246:	76fb      	strb	r3, [r7, #27]
 800c248:	bf00      	nop
 800c24a:	e065      	b.n	800c318 <UART_SetConfig+0x1b4>
 800c24c:	687b      	ldr	r3, [r7, #4]
 800c24e:	681b      	ldr	r3, [r3, #0]
 800c250:	4a7e      	ldr	r2, [pc, #504]	; (800c44c <UART_SetConfig+0x2e8>)
 800c252:	4293      	cmp	r3, r2
 800c254:	d134      	bne.n	800c2c0 <UART_SetConfig+0x15c>
 800c256:	200c      	movs	r0, #12
 800c258:	f7ff fc12 	bl	800ba80 <LL_RCC_GetUSARTClockSource>
 800c25c:	4603      	mov	r3, r0
 800c25e:	f5a3 2340 	sub.w	r3, r3, #786432	; 0xc0000
 800c262:	2b0c      	cmp	r3, #12
 800c264:	d828      	bhi.n	800c2b8 <UART_SetConfig+0x154>
 800c266:	a201      	add	r2, pc, #4	; (adr r2, 800c26c <UART_SetConfig+0x108>)
 800c268:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c26c:	0800c2a1 	.word	0x0800c2a1
 800c270:	0800c2b9 	.word	0x0800c2b9
 800c274:	0800c2b9 	.word	0x0800c2b9
 800c278:	0800c2b9 	.word	0x0800c2b9
 800c27c:	0800c2ad 	.word	0x0800c2ad
 800c280:	0800c2b9 	.word	0x0800c2b9
 800c284:	0800c2b9 	.word	0x0800c2b9
 800c288:	0800c2b9 	.word	0x0800c2b9
 800c28c:	0800c2a7 	.word	0x0800c2a7
 800c290:	0800c2b9 	.word	0x0800c2b9
 800c294:	0800c2b9 	.word	0x0800c2b9
 800c298:	0800c2b9 	.word	0x0800c2b9
 800c29c:	0800c2b3 	.word	0x0800c2b3
 800c2a0:	2300      	movs	r3, #0
 800c2a2:	76fb      	strb	r3, [r7, #27]
 800c2a4:	e038      	b.n	800c318 <UART_SetConfig+0x1b4>
 800c2a6:	2302      	movs	r3, #2
 800c2a8:	76fb      	strb	r3, [r7, #27]
 800c2aa:	e035      	b.n	800c318 <UART_SetConfig+0x1b4>
 800c2ac:	2304      	movs	r3, #4
 800c2ae:	76fb      	strb	r3, [r7, #27]
 800c2b0:	e032      	b.n	800c318 <UART_SetConfig+0x1b4>
 800c2b2:	2308      	movs	r3, #8
 800c2b4:	76fb      	strb	r3, [r7, #27]
 800c2b6:	e02f      	b.n	800c318 <UART_SetConfig+0x1b4>
 800c2b8:	2310      	movs	r3, #16
 800c2ba:	76fb      	strb	r3, [r7, #27]
 800c2bc:	bf00      	nop
 800c2be:	e02b      	b.n	800c318 <UART_SetConfig+0x1b4>
 800c2c0:	687b      	ldr	r3, [r7, #4]
 800c2c2:	681b      	ldr	r3, [r3, #0]
 800c2c4:	4a5f      	ldr	r2, [pc, #380]	; (800c444 <UART_SetConfig+0x2e0>)
 800c2c6:	4293      	cmp	r3, r2
 800c2c8:	d124      	bne.n	800c314 <UART_SetConfig+0x1b0>
 800c2ca:	f44f 6040 	mov.w	r0, #3072	; 0xc00
 800c2ce:	f7ff fbe9 	bl	800baa4 <LL_RCC_GetLPUARTClockSource>
 800c2d2:	4603      	mov	r3, r0
 800c2d4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800c2d8:	d012      	beq.n	800c300 <UART_SetConfig+0x19c>
 800c2da:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800c2de:	d802      	bhi.n	800c2e6 <UART_SetConfig+0x182>
 800c2e0:	2b00      	cmp	r3, #0
 800c2e2:	d007      	beq.n	800c2f4 <UART_SetConfig+0x190>
 800c2e4:	e012      	b.n	800c30c <UART_SetConfig+0x1a8>
 800c2e6:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800c2ea:	d006      	beq.n	800c2fa <UART_SetConfig+0x196>
 800c2ec:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 800c2f0:	d009      	beq.n	800c306 <UART_SetConfig+0x1a2>
 800c2f2:	e00b      	b.n	800c30c <UART_SetConfig+0x1a8>
 800c2f4:	2300      	movs	r3, #0
 800c2f6:	76fb      	strb	r3, [r7, #27]
 800c2f8:	e00e      	b.n	800c318 <UART_SetConfig+0x1b4>
 800c2fa:	2302      	movs	r3, #2
 800c2fc:	76fb      	strb	r3, [r7, #27]
 800c2fe:	e00b      	b.n	800c318 <UART_SetConfig+0x1b4>
 800c300:	2304      	movs	r3, #4
 800c302:	76fb      	strb	r3, [r7, #27]
 800c304:	e008      	b.n	800c318 <UART_SetConfig+0x1b4>
 800c306:	2308      	movs	r3, #8
 800c308:	76fb      	strb	r3, [r7, #27]
 800c30a:	e005      	b.n	800c318 <UART_SetConfig+0x1b4>
 800c30c:	2310      	movs	r3, #16
 800c30e:	76fb      	strb	r3, [r7, #27]
 800c310:	bf00      	nop
 800c312:	e001      	b.n	800c318 <UART_SetConfig+0x1b4>
 800c314:	2310      	movs	r3, #16
 800c316:	76fb      	strb	r3, [r7, #27]

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800c318:	687b      	ldr	r3, [r7, #4]
 800c31a:	681b      	ldr	r3, [r3, #0]
 800c31c:	4a49      	ldr	r2, [pc, #292]	; (800c444 <UART_SetConfig+0x2e0>)
 800c31e:	4293      	cmp	r3, r2
 800c320:	f040 809a 	bne.w	800c458 <UART_SetConfig+0x2f4>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800c324:	7efb      	ldrb	r3, [r7, #27]
 800c326:	2b08      	cmp	r3, #8
 800c328:	d823      	bhi.n	800c372 <UART_SetConfig+0x20e>
 800c32a:	a201      	add	r2, pc, #4	; (adr r2, 800c330 <UART_SetConfig+0x1cc>)
 800c32c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c330:	0800c355 	.word	0x0800c355
 800c334:	0800c373 	.word	0x0800c373
 800c338:	0800c35d 	.word	0x0800c35d
 800c33c:	0800c373 	.word	0x0800c373
 800c340:	0800c363 	.word	0x0800c363
 800c344:	0800c373 	.word	0x0800c373
 800c348:	0800c373 	.word	0x0800c373
 800c34c:	0800c373 	.word	0x0800c373
 800c350:	0800c36b 	.word	0x0800c36b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800c354:	f7fe f894 	bl	800a480 <HAL_RCC_GetPCLK1Freq>
 800c358:	6178      	str	r0, [r7, #20]
        break;
 800c35a:	e00f      	b.n	800c37c <UART_SetConfig+0x218>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800c35c:	4b3c      	ldr	r3, [pc, #240]	; (800c450 <UART_SetConfig+0x2ec>)
 800c35e:	617b      	str	r3, [r7, #20]
        break;
 800c360:	e00c      	b.n	800c37c <UART_SetConfig+0x218>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800c362:	f7fd ffd9 	bl	800a318 <HAL_RCC_GetSysClockFreq>
 800c366:	6178      	str	r0, [r7, #20]
        break;
 800c368:	e008      	b.n	800c37c <UART_SetConfig+0x218>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800c36a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800c36e:	617b      	str	r3, [r7, #20]
        break;
 800c370:	e004      	b.n	800c37c <UART_SetConfig+0x218>
      default:
        pclk = 0U;
 800c372:	2300      	movs	r3, #0
 800c374:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 800c376:	2301      	movs	r3, #1
 800c378:	76bb      	strb	r3, [r7, #26]
        break;
 800c37a:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800c37c:	697b      	ldr	r3, [r7, #20]
 800c37e:	2b00      	cmp	r3, #0
 800c380:	f000 812a 	beq.w	800c5d8 <UART_SetConfig+0x474>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 800c384:	687b      	ldr	r3, [r7, #4]
 800c386:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c388:	4a32      	ldr	r2, [pc, #200]	; (800c454 <UART_SetConfig+0x2f0>)
 800c38a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800c38e:	461a      	mov	r2, r3
 800c390:	697b      	ldr	r3, [r7, #20]
 800c392:	fbb3 f3f2 	udiv	r3, r3, r2
 800c396:	60bb      	str	r3, [r7, #8]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800c398:	687b      	ldr	r3, [r7, #4]
 800c39a:	685a      	ldr	r2, [r3, #4]
 800c39c:	4613      	mov	r3, r2
 800c39e:	005b      	lsls	r3, r3, #1
 800c3a0:	4413      	add	r3, r2
 800c3a2:	68ba      	ldr	r2, [r7, #8]
 800c3a4:	429a      	cmp	r2, r3
 800c3a6:	d305      	bcc.n	800c3b4 <UART_SetConfig+0x250>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 800c3a8:	687b      	ldr	r3, [r7, #4]
 800c3aa:	685b      	ldr	r3, [r3, #4]
 800c3ac:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800c3ae:	68ba      	ldr	r2, [r7, #8]
 800c3b0:	429a      	cmp	r2, r3
 800c3b2:	d902      	bls.n	800c3ba <UART_SetConfig+0x256>
      {
        ret = HAL_ERROR;
 800c3b4:	2301      	movs	r3, #1
 800c3b6:	76bb      	strb	r3, [r7, #26]
 800c3b8:	e10e      	b.n	800c5d8 <UART_SetConfig+0x474>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800c3ba:	697b      	ldr	r3, [r7, #20]
 800c3bc:	4618      	mov	r0, r3
 800c3be:	f04f 0100 	mov.w	r1, #0
 800c3c2:	687b      	ldr	r3, [r7, #4]
 800c3c4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c3c6:	4a23      	ldr	r2, [pc, #140]	; (800c454 <UART_SetConfig+0x2f0>)
 800c3c8:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800c3cc:	b29b      	uxth	r3, r3
 800c3ce:	f04f 0400 	mov.w	r4, #0
 800c3d2:	461a      	mov	r2, r3
 800c3d4:	4623      	mov	r3, r4
 800c3d6:	f7f5 fd9d 	bl	8001f14 <__aeabi_uldivmod>
 800c3da:	4603      	mov	r3, r0
 800c3dc:	460c      	mov	r4, r1
 800c3de:	4619      	mov	r1, r3
 800c3e0:	4622      	mov	r2, r4
 800c3e2:	f04f 0300 	mov.w	r3, #0
 800c3e6:	f04f 0400 	mov.w	r4, #0
 800c3ea:	0214      	lsls	r4, r2, #8
 800c3ec:	ea44 6411 	orr.w	r4, r4, r1, lsr #24
 800c3f0:	020b      	lsls	r3, r1, #8
 800c3f2:	687a      	ldr	r2, [r7, #4]
 800c3f4:	6852      	ldr	r2, [r2, #4]
 800c3f6:	0852      	lsrs	r2, r2, #1
 800c3f8:	4611      	mov	r1, r2
 800c3fa:	f04f 0200 	mov.w	r2, #0
 800c3fe:	eb13 0b01 	adds.w	fp, r3, r1
 800c402:	eb44 0c02 	adc.w	ip, r4, r2
 800c406:	4658      	mov	r0, fp
 800c408:	4661      	mov	r1, ip
 800c40a:	687b      	ldr	r3, [r7, #4]
 800c40c:	685b      	ldr	r3, [r3, #4]
 800c40e:	f04f 0400 	mov.w	r4, #0
 800c412:	461a      	mov	r2, r3
 800c414:	4623      	mov	r3, r4
 800c416:	f7f5 fd7d 	bl	8001f14 <__aeabi_uldivmod>
 800c41a:	4603      	mov	r3, r0
 800c41c:	460c      	mov	r4, r1
 800c41e:	613b      	str	r3, [r7, #16]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800c420:	693b      	ldr	r3, [r7, #16]
 800c422:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800c426:	d308      	bcc.n	800c43a <UART_SetConfig+0x2d6>
 800c428:	693b      	ldr	r3, [r7, #16]
 800c42a:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800c42e:	d204      	bcs.n	800c43a <UART_SetConfig+0x2d6>
        {
          huart->Instance->BRR = usartdiv;
 800c430:	687b      	ldr	r3, [r7, #4]
 800c432:	681b      	ldr	r3, [r3, #0]
 800c434:	693a      	ldr	r2, [r7, #16]
 800c436:	60da      	str	r2, [r3, #12]
 800c438:	e0ce      	b.n	800c5d8 <UART_SetConfig+0x474>
        }
        else
        {
          ret = HAL_ERROR;
 800c43a:	2301      	movs	r3, #1
 800c43c:	76bb      	strb	r3, [r7, #26]
 800c43e:	e0cb      	b.n	800c5d8 <UART_SetConfig+0x474>
 800c440:	cfff69f3 	.word	0xcfff69f3
 800c444:	40008000 	.word	0x40008000
 800c448:	40013800 	.word	0x40013800
 800c44c:	40004400 	.word	0x40004400
 800c450:	00f42400 	.word	0x00f42400
 800c454:	080132f0 	.word	0x080132f0
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800c458:	687b      	ldr	r3, [r7, #4]
 800c45a:	69db      	ldr	r3, [r3, #28]
 800c45c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800c460:	d165      	bne.n	800c52e <UART_SetConfig+0x3ca>
  {
    switch (clocksource)
 800c462:	7efb      	ldrb	r3, [r7, #27]
 800c464:	2b08      	cmp	r3, #8
 800c466:	d828      	bhi.n	800c4ba <UART_SetConfig+0x356>
 800c468:	a201      	add	r2, pc, #4	; (adr r2, 800c470 <UART_SetConfig+0x30c>)
 800c46a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c46e:	bf00      	nop
 800c470:	0800c495 	.word	0x0800c495
 800c474:	0800c49d 	.word	0x0800c49d
 800c478:	0800c4a5 	.word	0x0800c4a5
 800c47c:	0800c4bb 	.word	0x0800c4bb
 800c480:	0800c4ab 	.word	0x0800c4ab
 800c484:	0800c4bb 	.word	0x0800c4bb
 800c488:	0800c4bb 	.word	0x0800c4bb
 800c48c:	0800c4bb 	.word	0x0800c4bb
 800c490:	0800c4b3 	.word	0x0800c4b3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800c494:	f7fd fff4 	bl	800a480 <HAL_RCC_GetPCLK1Freq>
 800c498:	6178      	str	r0, [r7, #20]
        break;
 800c49a:	e013      	b.n	800c4c4 <UART_SetConfig+0x360>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800c49c:	f7fe f802 	bl	800a4a4 <HAL_RCC_GetPCLK2Freq>
 800c4a0:	6178      	str	r0, [r7, #20]
        break;
 800c4a2:	e00f      	b.n	800c4c4 <UART_SetConfig+0x360>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800c4a4:	4b56      	ldr	r3, [pc, #344]	; (800c600 <UART_SetConfig+0x49c>)
 800c4a6:	617b      	str	r3, [r7, #20]
        break;
 800c4a8:	e00c      	b.n	800c4c4 <UART_SetConfig+0x360>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800c4aa:	f7fd ff35 	bl	800a318 <HAL_RCC_GetSysClockFreq>
 800c4ae:	6178      	str	r0, [r7, #20]
        break;
 800c4b0:	e008      	b.n	800c4c4 <UART_SetConfig+0x360>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800c4b2:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800c4b6:	617b      	str	r3, [r7, #20]
        break;
 800c4b8:	e004      	b.n	800c4c4 <UART_SetConfig+0x360>
      default:
        pclk = 0U;
 800c4ba:	2300      	movs	r3, #0
 800c4bc:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 800c4be:	2301      	movs	r3, #1
 800c4c0:	76bb      	strb	r3, [r7, #26]
        break;
 800c4c2:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800c4c4:	697b      	ldr	r3, [r7, #20]
 800c4c6:	2b00      	cmp	r3, #0
 800c4c8:	f000 8086 	beq.w	800c5d8 <UART_SetConfig+0x474>
    {
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800c4cc:	687b      	ldr	r3, [r7, #4]
 800c4ce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c4d0:	4a4c      	ldr	r2, [pc, #304]	; (800c604 <UART_SetConfig+0x4a0>)
 800c4d2:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800c4d6:	461a      	mov	r2, r3
 800c4d8:	697b      	ldr	r3, [r7, #20]
 800c4da:	fbb3 f3f2 	udiv	r3, r3, r2
 800c4de:	005a      	lsls	r2, r3, #1
 800c4e0:	687b      	ldr	r3, [r7, #4]
 800c4e2:	685b      	ldr	r3, [r3, #4]
 800c4e4:	085b      	lsrs	r3, r3, #1
 800c4e6:	441a      	add	r2, r3
 800c4e8:	687b      	ldr	r3, [r7, #4]
 800c4ea:	685b      	ldr	r3, [r3, #4]
 800c4ec:	fbb2 f3f3 	udiv	r3, r2, r3
 800c4f0:	b29b      	uxth	r3, r3
 800c4f2:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800c4f4:	693b      	ldr	r3, [r7, #16]
 800c4f6:	2b0f      	cmp	r3, #15
 800c4f8:	d916      	bls.n	800c528 <UART_SetConfig+0x3c4>
 800c4fa:	693b      	ldr	r3, [r7, #16]
 800c4fc:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800c500:	d212      	bcs.n	800c528 <UART_SetConfig+0x3c4>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800c502:	693b      	ldr	r3, [r7, #16]
 800c504:	b29b      	uxth	r3, r3
 800c506:	f023 030f 	bic.w	r3, r3, #15
 800c50a:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800c50c:	693b      	ldr	r3, [r7, #16]
 800c50e:	085b      	lsrs	r3, r3, #1
 800c510:	b29b      	uxth	r3, r3
 800c512:	f003 0307 	and.w	r3, r3, #7
 800c516:	b29a      	uxth	r2, r3
 800c518:	89fb      	ldrh	r3, [r7, #14]
 800c51a:	4313      	orrs	r3, r2
 800c51c:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 800c51e:	687b      	ldr	r3, [r7, #4]
 800c520:	681b      	ldr	r3, [r3, #0]
 800c522:	89fa      	ldrh	r2, [r7, #14]
 800c524:	60da      	str	r2, [r3, #12]
 800c526:	e057      	b.n	800c5d8 <UART_SetConfig+0x474>
      }
      else
      {
        ret = HAL_ERROR;
 800c528:	2301      	movs	r3, #1
 800c52a:	76bb      	strb	r3, [r7, #26]
 800c52c:	e054      	b.n	800c5d8 <UART_SetConfig+0x474>
      }
    }
  }
  else
  {
    switch (clocksource)
 800c52e:	7efb      	ldrb	r3, [r7, #27]
 800c530:	2b08      	cmp	r3, #8
 800c532:	d828      	bhi.n	800c586 <UART_SetConfig+0x422>
 800c534:	a201      	add	r2, pc, #4	; (adr r2, 800c53c <UART_SetConfig+0x3d8>)
 800c536:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c53a:	bf00      	nop
 800c53c:	0800c561 	.word	0x0800c561
 800c540:	0800c569 	.word	0x0800c569
 800c544:	0800c571 	.word	0x0800c571
 800c548:	0800c587 	.word	0x0800c587
 800c54c:	0800c577 	.word	0x0800c577
 800c550:	0800c587 	.word	0x0800c587
 800c554:	0800c587 	.word	0x0800c587
 800c558:	0800c587 	.word	0x0800c587
 800c55c:	0800c57f 	.word	0x0800c57f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800c560:	f7fd ff8e 	bl	800a480 <HAL_RCC_GetPCLK1Freq>
 800c564:	6178      	str	r0, [r7, #20]
        break;
 800c566:	e013      	b.n	800c590 <UART_SetConfig+0x42c>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800c568:	f7fd ff9c 	bl	800a4a4 <HAL_RCC_GetPCLK2Freq>
 800c56c:	6178      	str	r0, [r7, #20]
        break;
 800c56e:	e00f      	b.n	800c590 <UART_SetConfig+0x42c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800c570:	4b23      	ldr	r3, [pc, #140]	; (800c600 <UART_SetConfig+0x49c>)
 800c572:	617b      	str	r3, [r7, #20]
        break;
 800c574:	e00c      	b.n	800c590 <UART_SetConfig+0x42c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800c576:	f7fd fecf 	bl	800a318 <HAL_RCC_GetSysClockFreq>
 800c57a:	6178      	str	r0, [r7, #20]
        break;
 800c57c:	e008      	b.n	800c590 <UART_SetConfig+0x42c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800c57e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800c582:	617b      	str	r3, [r7, #20]
        break;
 800c584:	e004      	b.n	800c590 <UART_SetConfig+0x42c>
      default:
        pclk = 0U;
 800c586:	2300      	movs	r3, #0
 800c588:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 800c58a:	2301      	movs	r3, #1
 800c58c:	76bb      	strb	r3, [r7, #26]
        break;
 800c58e:	bf00      	nop
    }

    if (pclk != 0U)
 800c590:	697b      	ldr	r3, [r7, #20]
 800c592:	2b00      	cmp	r3, #0
 800c594:	d020      	beq.n	800c5d8 <UART_SetConfig+0x474>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800c596:	687b      	ldr	r3, [r7, #4]
 800c598:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c59a:	4a1a      	ldr	r2, [pc, #104]	; (800c604 <UART_SetConfig+0x4a0>)
 800c59c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800c5a0:	461a      	mov	r2, r3
 800c5a2:	697b      	ldr	r3, [r7, #20]
 800c5a4:	fbb3 f2f2 	udiv	r2, r3, r2
 800c5a8:	687b      	ldr	r3, [r7, #4]
 800c5aa:	685b      	ldr	r3, [r3, #4]
 800c5ac:	085b      	lsrs	r3, r3, #1
 800c5ae:	441a      	add	r2, r3
 800c5b0:	687b      	ldr	r3, [r7, #4]
 800c5b2:	685b      	ldr	r3, [r3, #4]
 800c5b4:	fbb2 f3f3 	udiv	r3, r2, r3
 800c5b8:	b29b      	uxth	r3, r3
 800c5ba:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800c5bc:	693b      	ldr	r3, [r7, #16]
 800c5be:	2b0f      	cmp	r3, #15
 800c5c0:	d908      	bls.n	800c5d4 <UART_SetConfig+0x470>
 800c5c2:	693b      	ldr	r3, [r7, #16]
 800c5c4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800c5c8:	d204      	bcs.n	800c5d4 <UART_SetConfig+0x470>
      {
        huart->Instance->BRR = usartdiv;
 800c5ca:	687b      	ldr	r3, [r7, #4]
 800c5cc:	681b      	ldr	r3, [r3, #0]
 800c5ce:	693a      	ldr	r2, [r7, #16]
 800c5d0:	60da      	str	r2, [r3, #12]
 800c5d2:	e001      	b.n	800c5d8 <UART_SetConfig+0x474>
      }
      else
      {
        ret = HAL_ERROR;
 800c5d4:	2301      	movs	r3, #1
 800c5d6:	76bb      	strb	r3, [r7, #26]
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 800c5d8:	687b      	ldr	r3, [r7, #4]
 800c5da:	2201      	movs	r2, #1
 800c5dc:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
  huart->NbRxDataToProcess = 1;
 800c5e0:	687b      	ldr	r3, [r7, #4]
 800c5e2:	2201      	movs	r2, #1
 800c5e4:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800c5e8:	687b      	ldr	r3, [r7, #4]
 800c5ea:	2200      	movs	r2, #0
 800c5ec:	671a      	str	r2, [r3, #112]	; 0x70
  huart->TxISR = NULL;
 800c5ee:	687b      	ldr	r3, [r7, #4]
 800c5f0:	2200      	movs	r2, #0
 800c5f2:	675a      	str	r2, [r3, #116]	; 0x74

  return ret;
 800c5f4:	7ebb      	ldrb	r3, [r7, #26]
}
 800c5f6:	4618      	mov	r0, r3
 800c5f8:	3720      	adds	r7, #32
 800c5fa:	46bd      	mov	sp, r7
 800c5fc:	e8bd 8890 	ldmia.w	sp!, {r4, r7, fp, pc}
 800c600:	00f42400 	.word	0x00f42400
 800c604:	080132f0 	.word	0x080132f0

0800c608 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800c608:	b480      	push	{r7}
 800c60a:	b083      	sub	sp, #12
 800c60c:	af00      	add	r7, sp, #0
 800c60e:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800c610:	687b      	ldr	r3, [r7, #4]
 800c612:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800c614:	f003 0301 	and.w	r3, r3, #1
 800c618:	2b00      	cmp	r3, #0
 800c61a:	d00a      	beq.n	800c632 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800c61c:	687b      	ldr	r3, [r7, #4]
 800c61e:	681b      	ldr	r3, [r3, #0]
 800c620:	685b      	ldr	r3, [r3, #4]
 800c622:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 800c626:	687b      	ldr	r3, [r7, #4]
 800c628:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c62a:	687b      	ldr	r3, [r7, #4]
 800c62c:	681b      	ldr	r3, [r3, #0]
 800c62e:	430a      	orrs	r2, r1
 800c630:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800c632:	687b      	ldr	r3, [r7, #4]
 800c634:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800c636:	f003 0302 	and.w	r3, r3, #2
 800c63a:	2b00      	cmp	r3, #0
 800c63c:	d00a      	beq.n	800c654 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800c63e:	687b      	ldr	r3, [r7, #4]
 800c640:	681b      	ldr	r3, [r3, #0]
 800c642:	685b      	ldr	r3, [r3, #4]
 800c644:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 800c648:	687b      	ldr	r3, [r7, #4]
 800c64a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800c64c:	687b      	ldr	r3, [r7, #4]
 800c64e:	681b      	ldr	r3, [r3, #0]
 800c650:	430a      	orrs	r2, r1
 800c652:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800c654:	687b      	ldr	r3, [r7, #4]
 800c656:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800c658:	f003 0304 	and.w	r3, r3, #4
 800c65c:	2b00      	cmp	r3, #0
 800c65e:	d00a      	beq.n	800c676 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800c660:	687b      	ldr	r3, [r7, #4]
 800c662:	681b      	ldr	r3, [r3, #0]
 800c664:	685b      	ldr	r3, [r3, #4]
 800c666:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 800c66a:	687b      	ldr	r3, [r7, #4]
 800c66c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800c66e:	687b      	ldr	r3, [r7, #4]
 800c670:	681b      	ldr	r3, [r3, #0]
 800c672:	430a      	orrs	r2, r1
 800c674:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800c676:	687b      	ldr	r3, [r7, #4]
 800c678:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800c67a:	f003 0308 	and.w	r3, r3, #8
 800c67e:	2b00      	cmp	r3, #0
 800c680:	d00a      	beq.n	800c698 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800c682:	687b      	ldr	r3, [r7, #4]
 800c684:	681b      	ldr	r3, [r3, #0]
 800c686:	685b      	ldr	r3, [r3, #4]
 800c688:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 800c68c:	687b      	ldr	r3, [r7, #4]
 800c68e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800c690:	687b      	ldr	r3, [r7, #4]
 800c692:	681b      	ldr	r3, [r3, #0]
 800c694:	430a      	orrs	r2, r1
 800c696:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800c698:	687b      	ldr	r3, [r7, #4]
 800c69a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800c69c:	f003 0310 	and.w	r3, r3, #16
 800c6a0:	2b00      	cmp	r3, #0
 800c6a2:	d00a      	beq.n	800c6ba <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800c6a4:	687b      	ldr	r3, [r7, #4]
 800c6a6:	681b      	ldr	r3, [r3, #0]
 800c6a8:	689b      	ldr	r3, [r3, #8]
 800c6aa:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 800c6ae:	687b      	ldr	r3, [r7, #4]
 800c6b0:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800c6b2:	687b      	ldr	r3, [r7, #4]
 800c6b4:	681b      	ldr	r3, [r3, #0]
 800c6b6:	430a      	orrs	r2, r1
 800c6b8:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800c6ba:	687b      	ldr	r3, [r7, #4]
 800c6bc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800c6be:	f003 0320 	and.w	r3, r3, #32
 800c6c2:	2b00      	cmp	r3, #0
 800c6c4:	d00a      	beq.n	800c6dc <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800c6c6:	687b      	ldr	r3, [r7, #4]
 800c6c8:	681b      	ldr	r3, [r3, #0]
 800c6ca:	689b      	ldr	r3, [r3, #8]
 800c6cc:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 800c6d0:	687b      	ldr	r3, [r7, #4]
 800c6d2:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800c6d4:	687b      	ldr	r3, [r7, #4]
 800c6d6:	681b      	ldr	r3, [r3, #0]
 800c6d8:	430a      	orrs	r2, r1
 800c6da:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800c6dc:	687b      	ldr	r3, [r7, #4]
 800c6de:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800c6e0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800c6e4:	2b00      	cmp	r3, #0
 800c6e6:	d01a      	beq.n	800c71e <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800c6e8:	687b      	ldr	r3, [r7, #4]
 800c6ea:	681b      	ldr	r3, [r3, #0]
 800c6ec:	685b      	ldr	r3, [r3, #4]
 800c6ee:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 800c6f2:	687b      	ldr	r3, [r7, #4]
 800c6f4:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800c6f6:	687b      	ldr	r3, [r7, #4]
 800c6f8:	681b      	ldr	r3, [r3, #0]
 800c6fa:	430a      	orrs	r2, r1
 800c6fc:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800c6fe:	687b      	ldr	r3, [r7, #4]
 800c700:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800c702:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800c706:	d10a      	bne.n	800c71e <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800c708:	687b      	ldr	r3, [r7, #4]
 800c70a:	681b      	ldr	r3, [r3, #0]
 800c70c:	685b      	ldr	r3, [r3, #4]
 800c70e:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 800c712:	687b      	ldr	r3, [r7, #4]
 800c714:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800c716:	687b      	ldr	r3, [r7, #4]
 800c718:	681b      	ldr	r3, [r3, #0]
 800c71a:	430a      	orrs	r2, r1
 800c71c:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800c71e:	687b      	ldr	r3, [r7, #4]
 800c720:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800c722:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800c726:	2b00      	cmp	r3, #0
 800c728:	d00a      	beq.n	800c740 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800c72a:	687b      	ldr	r3, [r7, #4]
 800c72c:	681b      	ldr	r3, [r3, #0]
 800c72e:	685b      	ldr	r3, [r3, #4]
 800c730:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 800c734:	687b      	ldr	r3, [r7, #4]
 800c736:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800c738:	687b      	ldr	r3, [r7, #4]
 800c73a:	681b      	ldr	r3, [r3, #0]
 800c73c:	430a      	orrs	r2, r1
 800c73e:	605a      	str	r2, [r3, #4]
  }
}
 800c740:	bf00      	nop
 800c742:	370c      	adds	r7, #12
 800c744:	46bd      	mov	sp, r7
 800c746:	bc80      	pop	{r7}
 800c748:	4770      	bx	lr

0800c74a <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800c74a:	b580      	push	{r7, lr}
 800c74c:	b086      	sub	sp, #24
 800c74e:	af02      	add	r7, sp, #8
 800c750:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800c752:	687b      	ldr	r3, [r7, #4]
 800c754:	2200      	movs	r2, #0
 800c756:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800c75a:	f7f7 ffbd 	bl	80046d8 <HAL_GetTick>
 800c75e:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800c760:	687b      	ldr	r3, [r7, #4]
 800c762:	681b      	ldr	r3, [r3, #0]
 800c764:	681b      	ldr	r3, [r3, #0]
 800c766:	f003 0308 	and.w	r3, r3, #8
 800c76a:	2b08      	cmp	r3, #8
 800c76c:	d10e      	bne.n	800c78c <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800c76e:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800c772:	9300      	str	r3, [sp, #0]
 800c774:	68fb      	ldr	r3, [r7, #12]
 800c776:	2200      	movs	r2, #0
 800c778:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 800c77c:	6878      	ldr	r0, [r7, #4]
 800c77e:	f000 f82f 	bl	800c7e0 <UART_WaitOnFlagUntilTimeout>
 800c782:	4603      	mov	r3, r0
 800c784:	2b00      	cmp	r3, #0
 800c786:	d001      	beq.n	800c78c <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800c788:	2303      	movs	r3, #3
 800c78a:	e025      	b.n	800c7d8 <UART_CheckIdleState+0x8e>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800c78c:	687b      	ldr	r3, [r7, #4]
 800c78e:	681b      	ldr	r3, [r3, #0]
 800c790:	681b      	ldr	r3, [r3, #0]
 800c792:	f003 0304 	and.w	r3, r3, #4
 800c796:	2b04      	cmp	r3, #4
 800c798:	d10e      	bne.n	800c7b8 <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800c79a:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800c79e:	9300      	str	r3, [sp, #0]
 800c7a0:	68fb      	ldr	r3, [r7, #12]
 800c7a2:	2200      	movs	r2, #0
 800c7a4:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 800c7a8:	6878      	ldr	r0, [r7, #4]
 800c7aa:	f000 f819 	bl	800c7e0 <UART_WaitOnFlagUntilTimeout>
 800c7ae:	4603      	mov	r3, r0
 800c7b0:	2b00      	cmp	r3, #0
 800c7b2:	d001      	beq.n	800c7b8 <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800c7b4:	2303      	movs	r3, #3
 800c7b6:	e00f      	b.n	800c7d8 <UART_CheckIdleState+0x8e>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800c7b8:	687b      	ldr	r3, [r7, #4]
 800c7ba:	2220      	movs	r2, #32
 800c7bc:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  huart->RxState = HAL_UART_STATE_READY;
 800c7c0:	687b      	ldr	r3, [r7, #4]
 800c7c2:	2220      	movs	r2, #32
 800c7c4:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800c7c8:	687b      	ldr	r3, [r7, #4]
 800c7ca:	2200      	movs	r2, #0
 800c7cc:	66da      	str	r2, [r3, #108]	; 0x6c

  __HAL_UNLOCK(huart);
 800c7ce:	687b      	ldr	r3, [r7, #4]
 800c7d0:	2200      	movs	r2, #0
 800c7d2:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 800c7d6:	2300      	movs	r3, #0
}
 800c7d8:	4618      	mov	r0, r3
 800c7da:	3710      	adds	r7, #16
 800c7dc:	46bd      	mov	sp, r7
 800c7de:	bd80      	pop	{r7, pc}

0800c7e0 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800c7e0:	b580      	push	{r7, lr}
 800c7e2:	b084      	sub	sp, #16
 800c7e4:	af00      	add	r7, sp, #0
 800c7e6:	60f8      	str	r0, [r7, #12]
 800c7e8:	60b9      	str	r1, [r7, #8]
 800c7ea:	603b      	str	r3, [r7, #0]
 800c7ec:	4613      	mov	r3, r2
 800c7ee:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800c7f0:	e062      	b.n	800c8b8 <UART_WaitOnFlagUntilTimeout+0xd8>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800c7f2:	69bb      	ldr	r3, [r7, #24]
 800c7f4:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c7f8:	d05e      	beq.n	800c8b8 <UART_WaitOnFlagUntilTimeout+0xd8>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800c7fa:	f7f7 ff6d 	bl	80046d8 <HAL_GetTick>
 800c7fe:	4602      	mov	r2, r0
 800c800:	683b      	ldr	r3, [r7, #0]
 800c802:	1ad3      	subs	r3, r2, r3
 800c804:	69ba      	ldr	r2, [r7, #24]
 800c806:	429a      	cmp	r2, r3
 800c808:	d302      	bcc.n	800c810 <UART_WaitOnFlagUntilTimeout+0x30>
 800c80a:	69bb      	ldr	r3, [r7, #24]
 800c80c:	2b00      	cmp	r3, #0
 800c80e:	d11d      	bne.n	800c84c <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
 800c810:	68fb      	ldr	r3, [r7, #12]
 800c812:	681b      	ldr	r3, [r3, #0]
 800c814:	681a      	ldr	r2, [r3, #0]
 800c816:	68fb      	ldr	r3, [r7, #12]
 800c818:	681b      	ldr	r3, [r3, #0]
 800c81a:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 800c81e:	601a      	str	r2, [r3, #0]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800c820:	68fb      	ldr	r3, [r7, #12]
 800c822:	681b      	ldr	r3, [r3, #0]
 800c824:	689a      	ldr	r2, [r3, #8]
 800c826:	68fb      	ldr	r3, [r7, #12]
 800c828:	681b      	ldr	r3, [r3, #0]
 800c82a:	f022 0201 	bic.w	r2, r2, #1
 800c82e:	609a      	str	r2, [r3, #8]

        huart->gState = HAL_UART_STATE_READY;
 800c830:	68fb      	ldr	r3, [r7, #12]
 800c832:	2220      	movs	r2, #32
 800c834:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
        huart->RxState = HAL_UART_STATE_READY;
 800c838:	68fb      	ldr	r3, [r7, #12]
 800c83a:	2220      	movs	r2, #32
 800c83c:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

        __HAL_UNLOCK(huart);
 800c840:	68fb      	ldr	r3, [r7, #12]
 800c842:	2200      	movs	r2, #0
 800c844:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

        return HAL_TIMEOUT;
 800c848:	2303      	movs	r3, #3
 800c84a:	e045      	b.n	800c8d8 <UART_WaitOnFlagUntilTimeout+0xf8>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 800c84c:	68fb      	ldr	r3, [r7, #12]
 800c84e:	681b      	ldr	r3, [r3, #0]
 800c850:	681b      	ldr	r3, [r3, #0]
 800c852:	f003 0304 	and.w	r3, r3, #4
 800c856:	2b00      	cmp	r3, #0
 800c858:	d02e      	beq.n	800c8b8 <UART_WaitOnFlagUntilTimeout+0xd8>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800c85a:	68fb      	ldr	r3, [r7, #12]
 800c85c:	681b      	ldr	r3, [r3, #0]
 800c85e:	69db      	ldr	r3, [r3, #28]
 800c860:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800c864:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800c868:	d126      	bne.n	800c8b8 <UART_WaitOnFlagUntilTimeout+0xd8>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800c86a:	68fb      	ldr	r3, [r7, #12]
 800c86c:	681b      	ldr	r3, [r3, #0]
 800c86e:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800c872:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
 800c874:	68fb      	ldr	r3, [r7, #12]
 800c876:	681b      	ldr	r3, [r3, #0]
 800c878:	681a      	ldr	r2, [r3, #0]
 800c87a:	68fb      	ldr	r3, [r7, #12]
 800c87c:	681b      	ldr	r3, [r3, #0]
 800c87e:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 800c882:	601a      	str	r2, [r3, #0]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800c884:	68fb      	ldr	r3, [r7, #12]
 800c886:	681b      	ldr	r3, [r3, #0]
 800c888:	689a      	ldr	r2, [r3, #8]
 800c88a:	68fb      	ldr	r3, [r7, #12]
 800c88c:	681b      	ldr	r3, [r3, #0]
 800c88e:	f022 0201 	bic.w	r2, r2, #1
 800c892:	609a      	str	r2, [r3, #8]

          huart->gState = HAL_UART_STATE_READY;
 800c894:	68fb      	ldr	r3, [r7, #12]
 800c896:	2220      	movs	r2, #32
 800c898:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
          huart->RxState = HAL_UART_STATE_READY;
 800c89c:	68fb      	ldr	r3, [r7, #12]
 800c89e:	2220      	movs	r2, #32
 800c8a0:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800c8a4:	68fb      	ldr	r3, [r7, #12]
 800c8a6:	2220      	movs	r2, #32
 800c8a8:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800c8ac:	68fb      	ldr	r3, [r7, #12]
 800c8ae:	2200      	movs	r2, #0
 800c8b0:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

          return HAL_TIMEOUT;
 800c8b4:	2303      	movs	r3, #3
 800c8b6:	e00f      	b.n	800c8d8 <UART_WaitOnFlagUntilTimeout+0xf8>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800c8b8:	68fb      	ldr	r3, [r7, #12]
 800c8ba:	681b      	ldr	r3, [r3, #0]
 800c8bc:	69da      	ldr	r2, [r3, #28]
 800c8be:	68bb      	ldr	r3, [r7, #8]
 800c8c0:	4013      	ands	r3, r2
 800c8c2:	68ba      	ldr	r2, [r7, #8]
 800c8c4:	429a      	cmp	r2, r3
 800c8c6:	bf0c      	ite	eq
 800c8c8:	2301      	moveq	r3, #1
 800c8ca:	2300      	movne	r3, #0
 800c8cc:	b2db      	uxtb	r3, r3
 800c8ce:	461a      	mov	r2, r3
 800c8d0:	79fb      	ldrb	r3, [r7, #7]
 800c8d2:	429a      	cmp	r2, r3
 800c8d4:	d08d      	beq.n	800c7f2 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800c8d6:	2300      	movs	r3, #0
}
 800c8d8:	4618      	mov	r0, r3
 800c8da:	3710      	adds	r7, #16
 800c8dc:	46bd      	mov	sp, r7
 800c8de:	bd80      	pop	{r7, pc}

0800c8e0 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800c8e0:	b480      	push	{r7}
 800c8e2:	b085      	sub	sp, #20
 800c8e4:	af00      	add	r7, sp, #0
 800c8e6:	60f8      	str	r0, [r7, #12]
 800c8e8:	60b9      	str	r1, [r7, #8]
 800c8ea:	4613      	mov	r3, r2
 800c8ec:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr  = pData;
 800c8ee:	68fb      	ldr	r3, [r7, #12]
 800c8f0:	68ba      	ldr	r2, [r7, #8]
 800c8f2:	659a      	str	r2, [r3, #88]	; 0x58
  huart->RxXferSize  = Size;
 800c8f4:	68fb      	ldr	r3, [r7, #12]
 800c8f6:	88fa      	ldrh	r2, [r7, #6]
 800c8f8:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
  huart->RxXferCount = Size;
 800c8fc:	68fb      	ldr	r3, [r7, #12]
 800c8fe:	88fa      	ldrh	r2, [r7, #6]
 800c900:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
  huart->RxISR       = NULL;
 800c904:	68fb      	ldr	r3, [r7, #12]
 800c906:	2200      	movs	r2, #0
 800c908:	671a      	str	r2, [r3, #112]	; 0x70

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 800c90a:	68fb      	ldr	r3, [r7, #12]
 800c90c:	689b      	ldr	r3, [r3, #8]
 800c90e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800c912:	d10e      	bne.n	800c932 <UART_Start_Receive_IT+0x52>
 800c914:	68fb      	ldr	r3, [r7, #12]
 800c916:	691b      	ldr	r3, [r3, #16]
 800c918:	2b00      	cmp	r3, #0
 800c91a:	d105      	bne.n	800c928 <UART_Start_Receive_IT+0x48>
 800c91c:	68fb      	ldr	r3, [r7, #12]
 800c91e:	f240 12ff 	movw	r2, #511	; 0x1ff
 800c922:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 800c926:	e02d      	b.n	800c984 <UART_Start_Receive_IT+0xa4>
 800c928:	68fb      	ldr	r3, [r7, #12]
 800c92a:	22ff      	movs	r2, #255	; 0xff
 800c92c:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 800c930:	e028      	b.n	800c984 <UART_Start_Receive_IT+0xa4>
 800c932:	68fb      	ldr	r3, [r7, #12]
 800c934:	689b      	ldr	r3, [r3, #8]
 800c936:	2b00      	cmp	r3, #0
 800c938:	d10d      	bne.n	800c956 <UART_Start_Receive_IT+0x76>
 800c93a:	68fb      	ldr	r3, [r7, #12]
 800c93c:	691b      	ldr	r3, [r3, #16]
 800c93e:	2b00      	cmp	r3, #0
 800c940:	d104      	bne.n	800c94c <UART_Start_Receive_IT+0x6c>
 800c942:	68fb      	ldr	r3, [r7, #12]
 800c944:	22ff      	movs	r2, #255	; 0xff
 800c946:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 800c94a:	e01b      	b.n	800c984 <UART_Start_Receive_IT+0xa4>
 800c94c:	68fb      	ldr	r3, [r7, #12]
 800c94e:	227f      	movs	r2, #127	; 0x7f
 800c950:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 800c954:	e016      	b.n	800c984 <UART_Start_Receive_IT+0xa4>
 800c956:	68fb      	ldr	r3, [r7, #12]
 800c958:	689b      	ldr	r3, [r3, #8]
 800c95a:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800c95e:	d10d      	bne.n	800c97c <UART_Start_Receive_IT+0x9c>
 800c960:	68fb      	ldr	r3, [r7, #12]
 800c962:	691b      	ldr	r3, [r3, #16]
 800c964:	2b00      	cmp	r3, #0
 800c966:	d104      	bne.n	800c972 <UART_Start_Receive_IT+0x92>
 800c968:	68fb      	ldr	r3, [r7, #12]
 800c96a:	227f      	movs	r2, #127	; 0x7f
 800c96c:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 800c970:	e008      	b.n	800c984 <UART_Start_Receive_IT+0xa4>
 800c972:	68fb      	ldr	r3, [r7, #12]
 800c974:	223f      	movs	r2, #63	; 0x3f
 800c976:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 800c97a:	e003      	b.n	800c984 <UART_Start_Receive_IT+0xa4>
 800c97c:	68fb      	ldr	r3, [r7, #12]
 800c97e:	2200      	movs	r2, #0
 800c980:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800c984:	68fb      	ldr	r3, [r7, #12]
 800c986:	2200      	movs	r2, #0
 800c988:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800c98c:	68fb      	ldr	r3, [r7, #12]
 800c98e:	2222      	movs	r2, #34	; 0x22
 800c990:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800c994:	68fb      	ldr	r3, [r7, #12]
 800c996:	681b      	ldr	r3, [r3, #0]
 800c998:	689a      	ldr	r2, [r3, #8]
 800c99a:	68fb      	ldr	r3, [r7, #12]
 800c99c:	681b      	ldr	r3, [r3, #0]
 800c99e:	f042 0201 	orr.w	r2, r2, #1
 800c9a2:	609a      	str	r2, [r3, #8]

  /* Configure Rx interrupt processing */
  if ((huart->FifoMode == UART_FIFOMODE_ENABLE) && (Size >= huart->NbRxDataToProcess))
 800c9a4:	68fb      	ldr	r3, [r7, #12]
 800c9a6:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800c9a8:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800c9ac:	d12a      	bne.n	800ca04 <UART_Start_Receive_IT+0x124>
 800c9ae:	68fb      	ldr	r3, [r7, #12]
 800c9b0:	f8b3 3068 	ldrh.w	r3, [r3, #104]	; 0x68
 800c9b4:	88fa      	ldrh	r2, [r7, #6]
 800c9b6:	429a      	cmp	r2, r3
 800c9b8:	d324      	bcc.n	800ca04 <UART_Start_Receive_IT+0x124>
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800c9ba:	68fb      	ldr	r3, [r7, #12]
 800c9bc:	689b      	ldr	r3, [r3, #8]
 800c9be:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800c9c2:	d107      	bne.n	800c9d4 <UART_Start_Receive_IT+0xf4>
 800c9c4:	68fb      	ldr	r3, [r7, #12]
 800c9c6:	691b      	ldr	r3, [r3, #16]
 800c9c8:	2b00      	cmp	r3, #0
 800c9ca:	d103      	bne.n	800c9d4 <UART_Start_Receive_IT+0xf4>
    {
      huart->RxISR = UART_RxISR_16BIT_FIFOEN;
 800c9cc:	68fb      	ldr	r3, [r7, #12]
 800c9ce:	4a1e      	ldr	r2, [pc, #120]	; (800ca48 <UART_Start_Receive_IT+0x168>)
 800c9d0:	671a      	str	r2, [r3, #112]	; 0x70
 800c9d2:	e002      	b.n	800c9da <UART_Start_Receive_IT+0xfa>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT_FIFOEN;
 800c9d4:	68fb      	ldr	r3, [r7, #12]
 800c9d6:	4a1d      	ldr	r2, [pc, #116]	; (800ca4c <UART_Start_Receive_IT+0x16c>)
 800c9d8:	671a      	str	r2, [r3, #112]	; 0x70
    }

    __HAL_UNLOCK(huart);
 800c9da:	68fb      	ldr	r3, [r7, #12]
 800c9dc:	2200      	movs	r2, #0
 800c9de:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Enable the UART Parity Error interrupt and RX FIFO Threshold interrupt */
    SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800c9e2:	68fb      	ldr	r3, [r7, #12]
 800c9e4:	681b      	ldr	r3, [r3, #0]
 800c9e6:	681a      	ldr	r2, [r3, #0]
 800c9e8:	68fb      	ldr	r3, [r7, #12]
 800c9ea:	681b      	ldr	r3, [r3, #0]
 800c9ec:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800c9f0:	601a      	str	r2, [r3, #0]
    SET_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 800c9f2:	68fb      	ldr	r3, [r7, #12]
 800c9f4:	681b      	ldr	r3, [r3, #0]
 800c9f6:	689a      	ldr	r2, [r3, #8]
 800c9f8:	68fb      	ldr	r3, [r7, #12]
 800c9fa:	681b      	ldr	r3, [r3, #0]
 800c9fc:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 800ca00:	609a      	str	r2, [r3, #8]
 800ca02:	e01b      	b.n	800ca3c <UART_Start_Receive_IT+0x15c>
  }
  else
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800ca04:	68fb      	ldr	r3, [r7, #12]
 800ca06:	689b      	ldr	r3, [r3, #8]
 800ca08:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800ca0c:	d107      	bne.n	800ca1e <UART_Start_Receive_IT+0x13e>
 800ca0e:	68fb      	ldr	r3, [r7, #12]
 800ca10:	691b      	ldr	r3, [r3, #16]
 800ca12:	2b00      	cmp	r3, #0
 800ca14:	d103      	bne.n	800ca1e <UART_Start_Receive_IT+0x13e>
    {
      huart->RxISR = UART_RxISR_16BIT;
 800ca16:	68fb      	ldr	r3, [r7, #12]
 800ca18:	4a0d      	ldr	r2, [pc, #52]	; (800ca50 <UART_Start_Receive_IT+0x170>)
 800ca1a:	671a      	str	r2, [r3, #112]	; 0x70
 800ca1c:	e002      	b.n	800ca24 <UART_Start_Receive_IT+0x144>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT;
 800ca1e:	68fb      	ldr	r3, [r7, #12]
 800ca20:	4a0c      	ldr	r2, [pc, #48]	; (800ca54 <UART_Start_Receive_IT+0x174>)
 800ca22:	671a      	str	r2, [r3, #112]	; 0x70
    }

    __HAL_UNLOCK(huart);
 800ca24:	68fb      	ldr	r3, [r7, #12]
 800ca26:	2200      	movs	r2, #0
 800ca28:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
    SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE_RXFNEIE);
 800ca2c:	68fb      	ldr	r3, [r7, #12]
 800ca2e:	681b      	ldr	r3, [r3, #0]
 800ca30:	681a      	ldr	r2, [r3, #0]
 800ca32:	68fb      	ldr	r3, [r7, #12]
 800ca34:	681b      	ldr	r3, [r3, #0]
 800ca36:	f442 7290 	orr.w	r2, r2, #288	; 0x120
 800ca3a:	601a      	str	r2, [r3, #0]
  }
  return HAL_OK;
 800ca3c:	2300      	movs	r3, #0
}
 800ca3e:	4618      	mov	r0, r3
 800ca40:	3714      	adds	r7, #20
 800ca42:	46bd      	mov	sp, r7
 800ca44:	bc80      	pop	{r7}
 800ca46:	4770      	bx	lr
 800ca48:	0800cff9 	.word	0x0800cff9
 800ca4c:	0800cdf5 	.word	0x0800cdf5
 800ca50:	0800cd1d 	.word	0x0800cd1d
 800ca54:	0800cc45 	.word	0x0800cc45

0800ca58 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 800ca58:	b480      	push	{r7}
 800ca5a:	b083      	sub	sp, #12
 800ca5c:	af00      	add	r7, sp, #0
 800ca5e:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE, TCIE, TXFT interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE | USART_CR1_TCIE));
 800ca60:	687b      	ldr	r3, [r7, #4]
 800ca62:	681b      	ldr	r3, [r3, #0]
 800ca64:	681a      	ldr	r2, [r3, #0]
 800ca66:	687b      	ldr	r3, [r7, #4]
 800ca68:	681b      	ldr	r3, [r3, #0]
 800ca6a:	f022 02c0 	bic.w	r2, r2, #192	; 0xc0
 800ca6e:	601a      	str	r2, [r3, #0]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_TXFTIE));
 800ca70:	687b      	ldr	r3, [r7, #4]
 800ca72:	681b      	ldr	r3, [r3, #0]
 800ca74:	689a      	ldr	r2, [r3, #8]
 800ca76:	687b      	ldr	r3, [r7, #4]
 800ca78:	681b      	ldr	r3, [r3, #0]
 800ca7a:	f422 0200 	bic.w	r2, r2, #8388608	; 0x800000
 800ca7e:	609a      	str	r2, [r3, #8]

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800ca80:	687b      	ldr	r3, [r7, #4]
 800ca82:	2220      	movs	r2, #32
 800ca84:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
}
 800ca88:	bf00      	nop
 800ca8a:	370c      	adds	r7, #12
 800ca8c:	46bd      	mov	sp, r7
 800ca8e:	bc80      	pop	{r7}
 800ca90:	4770      	bx	lr

0800ca92 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800ca92:	b480      	push	{r7}
 800ca94:	b083      	sub	sp, #12
 800ca96:	af00      	add	r7, sp, #0
 800ca98:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800ca9a:	687b      	ldr	r3, [r7, #4]
 800ca9c:	681b      	ldr	r3, [r3, #0]
 800ca9e:	681a      	ldr	r2, [r3, #0]
 800caa0:	687b      	ldr	r3, [r7, #4]
 800caa2:	681b      	ldr	r3, [r3, #0]
 800caa4:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 800caa8:	601a      	str	r2, [r3, #0]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800caaa:	687b      	ldr	r3, [r7, #4]
 800caac:	681b      	ldr	r3, [r3, #0]
 800caae:	689b      	ldr	r3, [r3, #8]
 800cab0:	687a      	ldr	r2, [r7, #4]
 800cab2:	6812      	ldr	r2, [r2, #0]
 800cab4:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800cab8:	f023 0301 	bic.w	r3, r3, #1
 800cabc:	6093      	str	r3, [r2, #8]

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800cabe:	687b      	ldr	r3, [r7, #4]
 800cac0:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800cac2:	2b01      	cmp	r3, #1
 800cac4:	d107      	bne.n	800cad6 <UART_EndRxTransfer+0x44>
  {
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800cac6:	687b      	ldr	r3, [r7, #4]
 800cac8:	681b      	ldr	r3, [r3, #0]
 800caca:	681a      	ldr	r2, [r3, #0]
 800cacc:	687b      	ldr	r3, [r7, #4]
 800cace:	681b      	ldr	r3, [r3, #0]
 800cad0:	f022 0210 	bic.w	r2, r2, #16
 800cad4:	601a      	str	r2, [r3, #0]
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800cad6:	687b      	ldr	r3, [r7, #4]
 800cad8:	2220      	movs	r2, #32
 800cada:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800cade:	687b      	ldr	r3, [r7, #4]
 800cae0:	2200      	movs	r2, #0
 800cae2:	66da      	str	r2, [r3, #108]	; 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800cae4:	687b      	ldr	r3, [r7, #4]
 800cae6:	2200      	movs	r2, #0
 800cae8:	671a      	str	r2, [r3, #112]	; 0x70
}
 800caea:	bf00      	nop
 800caec:	370c      	adds	r7, #12
 800caee:	46bd      	mov	sp, r7
 800caf0:	bc80      	pop	{r7}
 800caf2:	4770      	bx	lr

0800caf4 <UART_DMATransmitCplt>:
  * @brief DMA UART transmit process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 800caf4:	b580      	push	{r7, lr}
 800caf6:	b084      	sub	sp, #16
 800caf8:	af00      	add	r7, sp, #0
 800cafa:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800cafc:	687b      	ldr	r3, [r7, #4]
 800cafe:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800cb00:	60fb      	str	r3, [r7, #12]

  /* DMA Normal mode */
  if (HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC))
 800cb02:	687b      	ldr	r3, [r7, #4]
 800cb04:	681b      	ldr	r3, [r3, #0]
 800cb06:	681b      	ldr	r3, [r3, #0]
 800cb08:	f003 0320 	and.w	r3, r3, #32
 800cb0c:	2b00      	cmp	r3, #0
 800cb0e:	d114      	bne.n	800cb3a <UART_DMATransmitCplt+0x46>
  {
    huart->TxXferCount = 0U;
 800cb10:	68fb      	ldr	r3, [r7, #12]
 800cb12:	2200      	movs	r2, #0
 800cb14:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56

    /* Disable the DMA transfer for transmit request by resetting the DMAT bit
       in the UART CR3 register */
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800cb18:	68fb      	ldr	r3, [r7, #12]
 800cb1a:	681b      	ldr	r3, [r3, #0]
 800cb1c:	689a      	ldr	r2, [r3, #8]
 800cb1e:	68fb      	ldr	r3, [r7, #12]
 800cb20:	681b      	ldr	r3, [r3, #0]
 800cb22:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800cb26:	609a      	str	r2, [r3, #8]

    /* Enable the UART Transmit Complete Interrupt */
    SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800cb28:	68fb      	ldr	r3, [r7, #12]
 800cb2a:	681b      	ldr	r3, [r3, #0]
 800cb2c:	681a      	ldr	r2, [r3, #0]
 800cb2e:	68fb      	ldr	r3, [r7, #12]
 800cb30:	681b      	ldr	r3, [r3, #0]
 800cb32:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800cb36:	601a      	str	r2, [r3, #0]
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800cb38:	e002      	b.n	800cb40 <UART_DMATransmitCplt+0x4c>
    HAL_UART_TxCpltCallback(huart);
 800cb3a:	68f8      	ldr	r0, [r7, #12]
 800cb3c:	f7f8 faf0 	bl	8005120 <HAL_UART_TxCpltCallback>
}
 800cb40:	bf00      	nop
 800cb42:	3710      	adds	r7, #16
 800cb44:	46bd      	mov	sp, r7
 800cb46:	bd80      	pop	{r7, pc}

0800cb48 <UART_DMATxHalfCplt>:
  * @brief DMA UART transmit process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 800cb48:	b580      	push	{r7, lr}
 800cb4a:	b084      	sub	sp, #16
 800cb4c:	af00      	add	r7, sp, #0
 800cb4e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800cb50:	687b      	ldr	r3, [r7, #4]
 800cb52:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800cb54:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx Half complete callback*/
  huart->TxHalfCpltCallback(huart);
#else
  /*Call legacy weak Tx Half complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
 800cb56:	68f8      	ldr	r0, [r7, #12]
 800cb58:	f7ff fae6 	bl	800c128 <HAL_UART_TxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800cb5c:	bf00      	nop
 800cb5e:	3710      	adds	r7, #16
 800cb60:	46bd      	mov	sp, r7
 800cb62:	bd80      	pop	{r7, pc}

0800cb64 <UART_DMAError>:
  * @brief DMA UART communication error callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 800cb64:	b580      	push	{r7, lr}
 800cb66:	b086      	sub	sp, #24
 800cb68:	af00      	add	r7, sp, #0
 800cb6a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800cb6c:	687b      	ldr	r3, [r7, #4]
 800cb6e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800cb70:	617b      	str	r3, [r7, #20]

  const HAL_UART_StateTypeDef gstate = huart->gState;
 800cb72:	697b      	ldr	r3, [r7, #20]
 800cb74:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800cb78:	613b      	str	r3, [r7, #16]
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 800cb7a:	697b      	ldr	r3, [r7, #20]
 800cb7c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800cb80:	60fb      	str	r3, [r7, #12]

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 800cb82:	697b      	ldr	r3, [r7, #20]
 800cb84:	681b      	ldr	r3, [r3, #0]
 800cb86:	689b      	ldr	r3, [r3, #8]
 800cb88:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800cb8c:	2b80      	cmp	r3, #128	; 0x80
 800cb8e:	d109      	bne.n	800cba4 <UART_DMAError+0x40>
 800cb90:	693b      	ldr	r3, [r7, #16]
 800cb92:	2b21      	cmp	r3, #33	; 0x21
 800cb94:	d106      	bne.n	800cba4 <UART_DMAError+0x40>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    huart->TxXferCount = 0U;
 800cb96:	697b      	ldr	r3, [r7, #20]
 800cb98:	2200      	movs	r2, #0
 800cb9a:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
    UART_EndTxTransfer(huart);
 800cb9e:	6978      	ldr	r0, [r7, #20]
 800cba0:	f7ff ff5a 	bl	800ca58 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 800cba4:	697b      	ldr	r3, [r7, #20]
 800cba6:	681b      	ldr	r3, [r3, #0]
 800cba8:	689b      	ldr	r3, [r3, #8]
 800cbaa:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800cbae:	2b40      	cmp	r3, #64	; 0x40
 800cbb0:	d109      	bne.n	800cbc6 <UART_DMAError+0x62>
 800cbb2:	68fb      	ldr	r3, [r7, #12]
 800cbb4:	2b22      	cmp	r3, #34	; 0x22
 800cbb6:	d106      	bne.n	800cbc6 <UART_DMAError+0x62>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    huart->RxXferCount = 0U;
 800cbb8:	697b      	ldr	r3, [r7, #20]
 800cbba:	2200      	movs	r2, #0
 800cbbc:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
    UART_EndRxTransfer(huart);
 800cbc0:	6978      	ldr	r0, [r7, #20]
 800cbc2:	f7ff ff66 	bl	800ca92 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 800cbc6:	697b      	ldr	r3, [r7, #20]
 800cbc8:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800cbcc:	f043 0210 	orr.w	r2, r3, #16
 800cbd0:	697b      	ldr	r3, [r7, #20]
 800cbd2:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800cbd6:	6978      	ldr	r0, [r7, #20]
 800cbd8:	f7ff faaf 	bl	800c13a <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800cbdc:	bf00      	nop
 800cbde:	3718      	adds	r7, #24
 800cbe0:	46bd      	mov	sp, r7
 800cbe2:	bd80      	pop	{r7, pc}

0800cbe4 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800cbe4:	b580      	push	{r7, lr}
 800cbe6:	b084      	sub	sp, #16
 800cbe8:	af00      	add	r7, sp, #0
 800cbea:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800cbec:	687b      	ldr	r3, [r7, #4]
 800cbee:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800cbf0:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 800cbf2:	68fb      	ldr	r3, [r7, #12]
 800cbf4:	2200      	movs	r2, #0
 800cbf6:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
  huart->TxXferCount = 0U;
 800cbfa:	68fb      	ldr	r3, [r7, #12]
 800cbfc:	2200      	movs	r2, #0
 800cbfe:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800cc02:	68f8      	ldr	r0, [r7, #12]
 800cc04:	f7ff fa99 	bl	800c13a <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800cc08:	bf00      	nop
 800cc0a:	3710      	adds	r7, #16
 800cc0c:	46bd      	mov	sp, r7
 800cc0e:	bd80      	pop	{r7, pc}

0800cc10 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800cc10:	b580      	push	{r7, lr}
 800cc12:	b082      	sub	sp, #8
 800cc14:	af00      	add	r7, sp, #0
 800cc16:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800cc18:	687b      	ldr	r3, [r7, #4]
 800cc1a:	681b      	ldr	r3, [r3, #0]
 800cc1c:	681a      	ldr	r2, [r3, #0]
 800cc1e:	687b      	ldr	r3, [r7, #4]
 800cc20:	681b      	ldr	r3, [r3, #0]
 800cc22:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800cc26:	601a      	str	r2, [r3, #0]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800cc28:	687b      	ldr	r3, [r7, #4]
 800cc2a:	2220      	movs	r2, #32
 800cc2c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 800cc30:	687b      	ldr	r3, [r7, #4]
 800cc32:	2200      	movs	r2, #0
 800cc34:	675a      	str	r2, [r3, #116]	; 0x74
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800cc36:	6878      	ldr	r0, [r7, #4]
 800cc38:	f7f8 fa72 	bl	8005120 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800cc3c:	bf00      	nop
 800cc3e:	3708      	adds	r7, #8
 800cc40:	46bd      	mov	sp, r7
 800cc42:	bd80      	pop	{r7, pc}

0800cc44 <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 800cc44:	b580      	push	{r7, lr}
 800cc46:	b084      	sub	sp, #16
 800cc48:	af00      	add	r7, sp, #0
 800cc4a:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 800cc4c:	687b      	ldr	r3, [r7, #4]
 800cc4e:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 800cc52:	81fb      	strh	r3, [r7, #14]
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800cc54:	687b      	ldr	r3, [r7, #4]
 800cc56:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800cc5a:	2b22      	cmp	r3, #34	; 0x22
 800cc5c:	d152      	bne.n	800cd04 <UART_RxISR_8BIT+0xc0>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800cc5e:	687b      	ldr	r3, [r7, #4]
 800cc60:	681b      	ldr	r3, [r3, #0]
 800cc62:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800cc64:	81bb      	strh	r3, [r7, #12]
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 800cc66:	89bb      	ldrh	r3, [r7, #12]
 800cc68:	b2d9      	uxtb	r1, r3
 800cc6a:	89fb      	ldrh	r3, [r7, #14]
 800cc6c:	b2da      	uxtb	r2, r3
 800cc6e:	687b      	ldr	r3, [r7, #4]
 800cc70:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800cc72:	400a      	ands	r2, r1
 800cc74:	b2d2      	uxtb	r2, r2
 800cc76:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 800cc78:	687b      	ldr	r3, [r7, #4]
 800cc7a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800cc7c:	1c5a      	adds	r2, r3, #1
 800cc7e:	687b      	ldr	r3, [r7, #4]
 800cc80:	659a      	str	r2, [r3, #88]	; 0x58
    huart->RxXferCount--;
 800cc82:	687b      	ldr	r3, [r7, #4]
 800cc84:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 800cc88:	b29b      	uxth	r3, r3
 800cc8a:	3b01      	subs	r3, #1
 800cc8c:	b29a      	uxth	r2, r3
 800cc8e:	687b      	ldr	r3, [r7, #4]
 800cc90:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e

    if (huart->RxXferCount == 0U)
 800cc94:	687b      	ldr	r3, [r7, #4]
 800cc96:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 800cc9a:	b29b      	uxth	r3, r3
 800cc9c:	2b00      	cmp	r3, #0
 800cc9e:	d139      	bne.n	800cd14 <UART_RxISR_8BIT+0xd0>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
      CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800cca0:	687b      	ldr	r3, [r7, #4]
 800cca2:	681b      	ldr	r3, [r3, #0]
 800cca4:	681a      	ldr	r2, [r3, #0]
 800cca6:	687b      	ldr	r3, [r7, #4]
 800cca8:	681b      	ldr	r3, [r3, #0]
 800ccaa:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 800ccae:	601a      	str	r2, [r3, #0]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800ccb0:	687b      	ldr	r3, [r7, #4]
 800ccb2:	681b      	ldr	r3, [r3, #0]
 800ccb4:	689a      	ldr	r2, [r3, #8]
 800ccb6:	687b      	ldr	r3, [r7, #4]
 800ccb8:	681b      	ldr	r3, [r3, #0]
 800ccba:	f022 0201 	bic.w	r2, r2, #1
 800ccbe:	609a      	str	r2, [r3, #8]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800ccc0:	687b      	ldr	r3, [r7, #4]
 800ccc2:	2220      	movs	r2, #32
 800ccc4:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 800ccc8:	687b      	ldr	r3, [r7, #4]
 800ccca:	2200      	movs	r2, #0
 800cccc:	671a      	str	r2, [r3, #112]	; 0x70

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800ccce:	687b      	ldr	r3, [r7, #4]
 800ccd0:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800ccd2:	2b01      	cmp	r3, #1
 800ccd4:	d10f      	bne.n	800ccf6 <UART_RxISR_8BIT+0xb2>
      {
        /* Disable IDLE interrupt */
        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800ccd6:	687b      	ldr	r3, [r7, #4]
 800ccd8:	681b      	ldr	r3, [r3, #0]
 800ccda:	681a      	ldr	r2, [r3, #0]
 800ccdc:	687b      	ldr	r3, [r7, #4]
 800ccde:	681b      	ldr	r3, [r3, #0]
 800cce0:	f022 0210 	bic.w	r2, r2, #16
 800cce4:	601a      	str	r2, [r3, #0]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800cce6:	687b      	ldr	r3, [r7, #4]
 800cce8:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 800ccec:	4619      	mov	r1, r3
 800ccee:	6878      	ldr	r0, [r7, #4]
 800ccf0:	f7ff fa2c 	bl	800c14c <HAL_UARTEx_RxEventCallback>
 800ccf4:	e002      	b.n	800ccfc <UART_RxISR_8BIT+0xb8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 800ccf6:	6878      	ldr	r0, [r7, #4]
 800ccf8:	f7f8 fa20 	bl	800513c <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800ccfc:	687b      	ldr	r3, [r7, #4]
 800ccfe:	2200      	movs	r2, #0
 800cd00:	66da      	str	r2, [r3, #108]	; 0x6c
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800cd02:	e007      	b.n	800cd14 <UART_RxISR_8BIT+0xd0>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800cd04:	687b      	ldr	r3, [r7, #4]
 800cd06:	681b      	ldr	r3, [r3, #0]
 800cd08:	699a      	ldr	r2, [r3, #24]
 800cd0a:	687b      	ldr	r3, [r7, #4]
 800cd0c:	681b      	ldr	r3, [r3, #0]
 800cd0e:	f042 0208 	orr.w	r2, r2, #8
 800cd12:	619a      	str	r2, [r3, #24]
}
 800cd14:	bf00      	nop
 800cd16:	3710      	adds	r7, #16
 800cd18:	46bd      	mov	sp, r7
 800cd1a:	bd80      	pop	{r7, pc}

0800cd1c <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 800cd1c:	b580      	push	{r7, lr}
 800cd1e:	b084      	sub	sp, #16
 800cd20:	af00      	add	r7, sp, #0
 800cd22:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 800cd24:	687b      	ldr	r3, [r7, #4]
 800cd26:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 800cd2a:	81fb      	strh	r3, [r7, #14]
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800cd2c:	687b      	ldr	r3, [r7, #4]
 800cd2e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800cd32:	2b22      	cmp	r3, #34	; 0x22
 800cd34:	d152      	bne.n	800cddc <UART_RxISR_16BIT+0xc0>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800cd36:	687b      	ldr	r3, [r7, #4]
 800cd38:	681b      	ldr	r3, [r3, #0]
 800cd3a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800cd3c:	81bb      	strh	r3, [r7, #12]
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 800cd3e:	687b      	ldr	r3, [r7, #4]
 800cd40:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800cd42:	60bb      	str	r3, [r7, #8]
    *tmp = (uint16_t)(uhdata & uhMask);
 800cd44:	89ba      	ldrh	r2, [r7, #12]
 800cd46:	89fb      	ldrh	r3, [r7, #14]
 800cd48:	4013      	ands	r3, r2
 800cd4a:	b29a      	uxth	r2, r3
 800cd4c:	68bb      	ldr	r3, [r7, #8]
 800cd4e:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 800cd50:	687b      	ldr	r3, [r7, #4]
 800cd52:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800cd54:	1c9a      	adds	r2, r3, #2
 800cd56:	687b      	ldr	r3, [r7, #4]
 800cd58:	659a      	str	r2, [r3, #88]	; 0x58
    huart->RxXferCount--;
 800cd5a:	687b      	ldr	r3, [r7, #4]
 800cd5c:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 800cd60:	b29b      	uxth	r3, r3
 800cd62:	3b01      	subs	r3, #1
 800cd64:	b29a      	uxth	r2, r3
 800cd66:	687b      	ldr	r3, [r7, #4]
 800cd68:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e

    if (huart->RxXferCount == 0U)
 800cd6c:	687b      	ldr	r3, [r7, #4]
 800cd6e:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 800cd72:	b29b      	uxth	r3, r3
 800cd74:	2b00      	cmp	r3, #0
 800cd76:	d139      	bne.n	800cdec <UART_RxISR_16BIT+0xd0>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800cd78:	687b      	ldr	r3, [r7, #4]
 800cd7a:	681b      	ldr	r3, [r3, #0]
 800cd7c:	681a      	ldr	r2, [r3, #0]
 800cd7e:	687b      	ldr	r3, [r7, #4]
 800cd80:	681b      	ldr	r3, [r3, #0]
 800cd82:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 800cd86:	601a      	str	r2, [r3, #0]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800cd88:	687b      	ldr	r3, [r7, #4]
 800cd8a:	681b      	ldr	r3, [r3, #0]
 800cd8c:	689a      	ldr	r2, [r3, #8]
 800cd8e:	687b      	ldr	r3, [r7, #4]
 800cd90:	681b      	ldr	r3, [r3, #0]
 800cd92:	f022 0201 	bic.w	r2, r2, #1
 800cd96:	609a      	str	r2, [r3, #8]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800cd98:	687b      	ldr	r3, [r7, #4]
 800cd9a:	2220      	movs	r2, #32
 800cd9c:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 800cda0:	687b      	ldr	r3, [r7, #4]
 800cda2:	2200      	movs	r2, #0
 800cda4:	671a      	str	r2, [r3, #112]	; 0x70

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800cda6:	687b      	ldr	r3, [r7, #4]
 800cda8:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800cdaa:	2b01      	cmp	r3, #1
 800cdac:	d10f      	bne.n	800cdce <UART_RxISR_16BIT+0xb2>
      {
        /* Disable IDLE interrupt */
        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800cdae:	687b      	ldr	r3, [r7, #4]
 800cdb0:	681b      	ldr	r3, [r3, #0]
 800cdb2:	681a      	ldr	r2, [r3, #0]
 800cdb4:	687b      	ldr	r3, [r7, #4]
 800cdb6:	681b      	ldr	r3, [r3, #0]
 800cdb8:	f022 0210 	bic.w	r2, r2, #16
 800cdbc:	601a      	str	r2, [r3, #0]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800cdbe:	687b      	ldr	r3, [r7, #4]
 800cdc0:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 800cdc4:	4619      	mov	r1, r3
 800cdc6:	6878      	ldr	r0, [r7, #4]
 800cdc8:	f7ff f9c0 	bl	800c14c <HAL_UARTEx_RxEventCallback>
 800cdcc:	e002      	b.n	800cdd4 <UART_RxISR_16BIT+0xb8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 800cdce:	6878      	ldr	r0, [r7, #4]
 800cdd0:	f7f8 f9b4 	bl	800513c <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800cdd4:	687b      	ldr	r3, [r7, #4]
 800cdd6:	2200      	movs	r2, #0
 800cdd8:	66da      	str	r2, [r3, #108]	; 0x6c
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800cdda:	e007      	b.n	800cdec <UART_RxISR_16BIT+0xd0>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800cddc:	687b      	ldr	r3, [r7, #4]
 800cdde:	681b      	ldr	r3, [r3, #0]
 800cde0:	699a      	ldr	r2, [r3, #24]
 800cde2:	687b      	ldr	r3, [r7, #4]
 800cde4:	681b      	ldr	r3, [r3, #0]
 800cde6:	f042 0208 	orr.w	r2, r2, #8
 800cdea:	619a      	str	r2, [r3, #24]
}
 800cdec:	bf00      	nop
 800cdee:	3710      	adds	r7, #16
 800cdf0:	46bd      	mov	sp, r7
 800cdf2:	bd80      	pop	{r7, pc}

0800cdf4 <UART_RxISR_8BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 800cdf4:	b580      	push	{r7, lr}
 800cdf6:	b088      	sub	sp, #32
 800cdf8:	af00      	add	r7, sp, #0
 800cdfa:	6078      	str	r0, [r7, #4]
  uint16_t  uhMask = huart->Mask;
 800cdfc:	687b      	ldr	r3, [r7, #4]
 800cdfe:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 800ce02:	837b      	strh	r3, [r7, #26]
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 800ce04:	687b      	ldr	r3, [r7, #4]
 800ce06:	681b      	ldr	r3, [r3, #0]
 800ce08:	69db      	ldr	r3, [r3, #28]
 800ce0a:	61fb      	str	r3, [r7, #28]
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 800ce0c:	687b      	ldr	r3, [r7, #4]
 800ce0e:	681b      	ldr	r3, [r3, #0]
 800ce10:	681b      	ldr	r3, [r3, #0]
 800ce12:	617b      	str	r3, [r7, #20]
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 800ce14:	687b      	ldr	r3, [r7, #4]
 800ce16:	681b      	ldr	r3, [r3, #0]
 800ce18:	689b      	ldr	r3, [r3, #8]
 800ce1a:	613b      	str	r3, [r7, #16]

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800ce1c:	687b      	ldr	r3, [r7, #4]
 800ce1e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800ce22:	2b22      	cmp	r3, #34	; 0x22
 800ce24:	f040 80da 	bne.w	800cfdc <UART_RxISR_8BIT_FIFOEN+0x1e8>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 800ce28:	687b      	ldr	r3, [r7, #4]
 800ce2a:	f8b3 3068 	ldrh.w	r3, [r3, #104]	; 0x68
 800ce2e:	81fb      	strh	r3, [r7, #14]
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 800ce30:	e0aa      	b.n	800cf88 <UART_RxISR_8BIT_FIFOEN+0x194>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800ce32:	687b      	ldr	r3, [r7, #4]
 800ce34:	681b      	ldr	r3, [r3, #0]
 800ce36:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800ce38:	81bb      	strh	r3, [r7, #12]
      *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 800ce3a:	89bb      	ldrh	r3, [r7, #12]
 800ce3c:	b2d9      	uxtb	r1, r3
 800ce3e:	8b7b      	ldrh	r3, [r7, #26]
 800ce40:	b2da      	uxtb	r2, r3
 800ce42:	687b      	ldr	r3, [r7, #4]
 800ce44:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800ce46:	400a      	ands	r2, r1
 800ce48:	b2d2      	uxtb	r2, r2
 800ce4a:	701a      	strb	r2, [r3, #0]
      huart->pRxBuffPtr++;
 800ce4c:	687b      	ldr	r3, [r7, #4]
 800ce4e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800ce50:	1c5a      	adds	r2, r3, #1
 800ce52:	687b      	ldr	r3, [r7, #4]
 800ce54:	659a      	str	r2, [r3, #88]	; 0x58
      huart->RxXferCount--;
 800ce56:	687b      	ldr	r3, [r7, #4]
 800ce58:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 800ce5c:	b29b      	uxth	r3, r3
 800ce5e:	3b01      	subs	r3, #1
 800ce60:	b29a      	uxth	r2, r3
 800ce62:	687b      	ldr	r3, [r7, #4]
 800ce64:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 800ce68:	687b      	ldr	r3, [r7, #4]
 800ce6a:	681b      	ldr	r3, [r3, #0]
 800ce6c:	69db      	ldr	r3, [r3, #28]
 800ce6e:	61fb      	str	r3, [r7, #28]

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 800ce70:	69fb      	ldr	r3, [r7, #28]
 800ce72:	f003 0307 	and.w	r3, r3, #7
 800ce76:	2b00      	cmp	r3, #0
 800ce78:	d04d      	beq.n	800cf16 <UART_RxISR_8BIT_FIFOEN+0x122>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800ce7a:	69fb      	ldr	r3, [r7, #28]
 800ce7c:	f003 0301 	and.w	r3, r3, #1
 800ce80:	2b00      	cmp	r3, #0
 800ce82:	d010      	beq.n	800cea6 <UART_RxISR_8BIT_FIFOEN+0xb2>
 800ce84:	697b      	ldr	r3, [r7, #20]
 800ce86:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800ce8a:	2b00      	cmp	r3, #0
 800ce8c:	d00b      	beq.n	800cea6 <UART_RxISR_8BIT_FIFOEN+0xb2>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800ce8e:	687b      	ldr	r3, [r7, #4]
 800ce90:	681b      	ldr	r3, [r3, #0]
 800ce92:	2201      	movs	r2, #1
 800ce94:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 800ce96:	687b      	ldr	r3, [r7, #4]
 800ce98:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800ce9c:	f043 0201 	orr.w	r2, r3, #1
 800cea0:	687b      	ldr	r3, [r7, #4]
 800cea2:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800cea6:	69fb      	ldr	r3, [r7, #28]
 800cea8:	f003 0302 	and.w	r3, r3, #2
 800ceac:	2b00      	cmp	r3, #0
 800ceae:	d010      	beq.n	800ced2 <UART_RxISR_8BIT_FIFOEN+0xde>
 800ceb0:	693b      	ldr	r3, [r7, #16]
 800ceb2:	f003 0301 	and.w	r3, r3, #1
 800ceb6:	2b00      	cmp	r3, #0
 800ceb8:	d00b      	beq.n	800ced2 <UART_RxISR_8BIT_FIFOEN+0xde>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800ceba:	687b      	ldr	r3, [r7, #4]
 800cebc:	681b      	ldr	r3, [r3, #0]
 800cebe:	2202      	movs	r2, #2
 800cec0:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 800cec2:	687b      	ldr	r3, [r7, #4]
 800cec4:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800cec8:	f043 0204 	orr.w	r2, r3, #4
 800cecc:	687b      	ldr	r3, [r7, #4]
 800cece:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800ced2:	69fb      	ldr	r3, [r7, #28]
 800ced4:	f003 0304 	and.w	r3, r3, #4
 800ced8:	2b00      	cmp	r3, #0
 800ceda:	d010      	beq.n	800cefe <UART_RxISR_8BIT_FIFOEN+0x10a>
 800cedc:	693b      	ldr	r3, [r7, #16]
 800cede:	f003 0301 	and.w	r3, r3, #1
 800cee2:	2b00      	cmp	r3, #0
 800cee4:	d00b      	beq.n	800cefe <UART_RxISR_8BIT_FIFOEN+0x10a>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800cee6:	687b      	ldr	r3, [r7, #4]
 800cee8:	681b      	ldr	r3, [r3, #0]
 800ceea:	2204      	movs	r2, #4
 800ceec:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 800ceee:	687b      	ldr	r3, [r7, #4]
 800cef0:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800cef4:	f043 0202 	orr.w	r2, r3, #2
 800cef8:	687b      	ldr	r3, [r7, #4]
 800cefa:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800cefe:	687b      	ldr	r3, [r7, #4]
 800cf00:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800cf04:	2b00      	cmp	r3, #0
 800cf06:	d006      	beq.n	800cf16 <UART_RxISR_8BIT_FIFOEN+0x122>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800cf08:	6878      	ldr	r0, [r7, #4]
 800cf0a:	f7ff f916 	bl	800c13a <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 800cf0e:	687b      	ldr	r3, [r7, #4]
 800cf10:	2200      	movs	r2, #0
 800cf12:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        }
      }

      if (huart->RxXferCount == 0U)
 800cf16:	687b      	ldr	r3, [r7, #4]
 800cf18:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 800cf1c:	b29b      	uxth	r3, r3
 800cf1e:	2b00      	cmp	r3, #0
 800cf20:	d132      	bne.n	800cf88 <UART_RxISR_8BIT_FIFOEN+0x194>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800cf22:	687b      	ldr	r3, [r7, #4]
 800cf24:	681b      	ldr	r3, [r3, #0]
 800cf26:	681a      	ldr	r2, [r3, #0]
 800cf28:	687b      	ldr	r3, [r7, #4]
 800cf2a:	681b      	ldr	r3, [r3, #0]
 800cf2c:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800cf30:	601a      	str	r2, [r3, #0]

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800cf32:	687b      	ldr	r3, [r7, #4]
 800cf34:	681b      	ldr	r3, [r3, #0]
 800cf36:	689b      	ldr	r3, [r3, #8]
 800cf38:	687a      	ldr	r2, [r7, #4]
 800cf3a:	6812      	ldr	r2, [r2, #0]
 800cf3c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800cf40:	f023 0301 	bic.w	r3, r3, #1
 800cf44:	6093      	str	r3, [r2, #8]

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800cf46:	687b      	ldr	r3, [r7, #4]
 800cf48:	2220      	movs	r2, #32
 800cf4a:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800cf4e:	687b      	ldr	r3, [r7, #4]
 800cf50:	2200      	movs	r2, #0
 800cf52:	671a      	str	r2, [r3, #112]	; 0x70

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800cf54:	687b      	ldr	r3, [r7, #4]
 800cf56:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800cf58:	2b01      	cmp	r3, #1
 800cf5a:	d10f      	bne.n	800cf7c <UART_RxISR_8BIT_FIFOEN+0x188>
        {
          /* Disable IDLE interrupt */
          CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800cf5c:	687b      	ldr	r3, [r7, #4]
 800cf5e:	681b      	ldr	r3, [r3, #0]
 800cf60:	681a      	ldr	r2, [r3, #0]
 800cf62:	687b      	ldr	r3, [r7, #4]
 800cf64:	681b      	ldr	r3, [r3, #0]
 800cf66:	f022 0210 	bic.w	r2, r2, #16
 800cf6a:	601a      	str	r2, [r3, #0]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800cf6c:	687b      	ldr	r3, [r7, #4]
 800cf6e:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 800cf72:	4619      	mov	r1, r3
 800cf74:	6878      	ldr	r0, [r7, #4]
 800cf76:	f7ff f8e9 	bl	800c14c <HAL_UARTEx_RxEventCallback>
 800cf7a:	e002      	b.n	800cf82 <UART_RxISR_8BIT_FIFOEN+0x18e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx complete callback*/
          huart->RxCpltCallback(huart);
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
 800cf7c:	6878      	ldr	r0, [r7, #4]
 800cf7e:	f7f8 f8dd 	bl	800513c <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        }
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800cf82:	687b      	ldr	r3, [r7, #4]
 800cf84:	2200      	movs	r2, #0
 800cf86:	66da      	str	r2, [r3, #108]	; 0x6c
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 800cf88:	89fb      	ldrh	r3, [r7, #14]
 800cf8a:	2b00      	cmp	r3, #0
 800cf8c:	d005      	beq.n	800cf9a <UART_RxISR_8BIT_FIFOEN+0x1a6>
 800cf8e:	69fb      	ldr	r3, [r7, #28]
 800cf90:	f003 0320 	and.w	r3, r3, #32
 800cf94:	2b00      	cmp	r3, #0
 800cf96:	f47f af4c 	bne.w	800ce32 <UART_RxISR_8BIT_FIFOEN+0x3e>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 800cf9a:	687b      	ldr	r3, [r7, #4]
 800cf9c:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 800cfa0:	817b      	strh	r3, [r7, #10]
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 800cfa2:	897b      	ldrh	r3, [r7, #10]
 800cfa4:	2b00      	cmp	r3, #0
 800cfa6:	d021      	beq.n	800cfec <UART_RxISR_8BIT_FIFOEN+0x1f8>
 800cfa8:	687b      	ldr	r3, [r7, #4]
 800cfaa:	f8b3 3068 	ldrh.w	r3, [r3, #104]	; 0x68
 800cfae:	897a      	ldrh	r2, [r7, #10]
 800cfb0:	429a      	cmp	r2, r3
 800cfb2:	d21b      	bcs.n	800cfec <UART_RxISR_8BIT_FIFOEN+0x1f8>
    {
      /* Disable the UART RXFT interrupt*/
      CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 800cfb4:	687b      	ldr	r3, [r7, #4]
 800cfb6:	681b      	ldr	r3, [r3, #0]
 800cfb8:	689a      	ldr	r2, [r3, #8]
 800cfba:	687b      	ldr	r3, [r7, #4]
 800cfbc:	681b      	ldr	r3, [r3, #0]
 800cfbe:	f022 5280 	bic.w	r2, r2, #268435456	; 0x10000000
 800cfc2:	609a      	str	r2, [r3, #8]

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_8BIT;
 800cfc4:	687b      	ldr	r3, [r7, #4]
 800cfc6:	4a0b      	ldr	r2, [pc, #44]	; (800cff4 <UART_RxISR_8BIT_FIFOEN+0x200>)
 800cfc8:	671a      	str	r2, [r3, #112]	; 0x70

      /* Enable the UART Data Register Not Empty interrupt */
      SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 800cfca:	687b      	ldr	r3, [r7, #4]
 800cfcc:	681b      	ldr	r3, [r3, #0]
 800cfce:	681a      	ldr	r2, [r3, #0]
 800cfd0:	687b      	ldr	r3, [r7, #4]
 800cfd2:	681b      	ldr	r3, [r3, #0]
 800cfd4:	f042 0220 	orr.w	r2, r2, #32
 800cfd8:	601a      	str	r2, [r3, #0]
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800cfda:	e007      	b.n	800cfec <UART_RxISR_8BIT_FIFOEN+0x1f8>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800cfdc:	687b      	ldr	r3, [r7, #4]
 800cfde:	681b      	ldr	r3, [r3, #0]
 800cfe0:	699a      	ldr	r2, [r3, #24]
 800cfe2:	687b      	ldr	r3, [r7, #4]
 800cfe4:	681b      	ldr	r3, [r3, #0]
 800cfe6:	f042 0208 	orr.w	r2, r2, #8
 800cfea:	619a      	str	r2, [r3, #24]
}
 800cfec:	bf00      	nop
 800cfee:	3720      	adds	r7, #32
 800cff0:	46bd      	mov	sp, r7
 800cff2:	bd80      	pop	{r7, pc}
 800cff4:	0800cc45 	.word	0x0800cc45

0800cff8 <UART_RxISR_16BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 800cff8:	b580      	push	{r7, lr}
 800cffa:	b08a      	sub	sp, #40	; 0x28
 800cffc:	af00      	add	r7, sp, #0
 800cffe:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t  uhMask = huart->Mask;
 800d000:	687b      	ldr	r3, [r7, #4]
 800d002:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 800d006:	847b      	strh	r3, [r7, #34]	; 0x22
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 800d008:	687b      	ldr	r3, [r7, #4]
 800d00a:	681b      	ldr	r3, [r3, #0]
 800d00c:	69db      	ldr	r3, [r3, #28]
 800d00e:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 800d010:	687b      	ldr	r3, [r7, #4]
 800d012:	681b      	ldr	r3, [r3, #0]
 800d014:	681b      	ldr	r3, [r3, #0]
 800d016:	61fb      	str	r3, [r7, #28]
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 800d018:	687b      	ldr	r3, [r7, #4]
 800d01a:	681b      	ldr	r3, [r3, #0]
 800d01c:	689b      	ldr	r3, [r3, #8]
 800d01e:	61bb      	str	r3, [r7, #24]

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800d020:	687b      	ldr	r3, [r7, #4]
 800d022:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800d026:	2b22      	cmp	r3, #34	; 0x22
 800d028:	f040 80da 	bne.w	800d1e0 <UART_RxISR_16BIT_FIFOEN+0x1e8>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 800d02c:	687b      	ldr	r3, [r7, #4]
 800d02e:	f8b3 3068 	ldrh.w	r3, [r3, #104]	; 0x68
 800d032:	82fb      	strh	r3, [r7, #22]
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 800d034:	e0aa      	b.n	800d18c <UART_RxISR_16BIT_FIFOEN+0x194>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800d036:	687b      	ldr	r3, [r7, #4]
 800d038:	681b      	ldr	r3, [r3, #0]
 800d03a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800d03c:	82bb      	strh	r3, [r7, #20]
      tmp = (uint16_t *) huart->pRxBuffPtr ;
 800d03e:	687b      	ldr	r3, [r7, #4]
 800d040:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800d042:	613b      	str	r3, [r7, #16]
      *tmp = (uint16_t)(uhdata & uhMask);
 800d044:	8aba      	ldrh	r2, [r7, #20]
 800d046:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 800d048:	4013      	ands	r3, r2
 800d04a:	b29a      	uxth	r2, r3
 800d04c:	693b      	ldr	r3, [r7, #16]
 800d04e:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 800d050:	687b      	ldr	r3, [r7, #4]
 800d052:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800d054:	1c9a      	adds	r2, r3, #2
 800d056:	687b      	ldr	r3, [r7, #4]
 800d058:	659a      	str	r2, [r3, #88]	; 0x58
      huart->RxXferCount--;
 800d05a:	687b      	ldr	r3, [r7, #4]
 800d05c:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 800d060:	b29b      	uxth	r3, r3
 800d062:	3b01      	subs	r3, #1
 800d064:	b29a      	uxth	r2, r3
 800d066:	687b      	ldr	r3, [r7, #4]
 800d068:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 800d06c:	687b      	ldr	r3, [r7, #4]
 800d06e:	681b      	ldr	r3, [r3, #0]
 800d070:	69db      	ldr	r3, [r3, #28]
 800d072:	627b      	str	r3, [r7, #36]	; 0x24

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 800d074:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d076:	f003 0307 	and.w	r3, r3, #7
 800d07a:	2b00      	cmp	r3, #0
 800d07c:	d04d      	beq.n	800d11a <UART_RxISR_16BIT_FIFOEN+0x122>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800d07e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d080:	f003 0301 	and.w	r3, r3, #1
 800d084:	2b00      	cmp	r3, #0
 800d086:	d010      	beq.n	800d0aa <UART_RxISR_16BIT_FIFOEN+0xb2>
 800d088:	69fb      	ldr	r3, [r7, #28]
 800d08a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800d08e:	2b00      	cmp	r3, #0
 800d090:	d00b      	beq.n	800d0aa <UART_RxISR_16BIT_FIFOEN+0xb2>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800d092:	687b      	ldr	r3, [r7, #4]
 800d094:	681b      	ldr	r3, [r3, #0]
 800d096:	2201      	movs	r2, #1
 800d098:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 800d09a:	687b      	ldr	r3, [r7, #4]
 800d09c:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800d0a0:	f043 0201 	orr.w	r2, r3, #1
 800d0a4:	687b      	ldr	r3, [r7, #4]
 800d0a6:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800d0aa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d0ac:	f003 0302 	and.w	r3, r3, #2
 800d0b0:	2b00      	cmp	r3, #0
 800d0b2:	d010      	beq.n	800d0d6 <UART_RxISR_16BIT_FIFOEN+0xde>
 800d0b4:	69bb      	ldr	r3, [r7, #24]
 800d0b6:	f003 0301 	and.w	r3, r3, #1
 800d0ba:	2b00      	cmp	r3, #0
 800d0bc:	d00b      	beq.n	800d0d6 <UART_RxISR_16BIT_FIFOEN+0xde>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800d0be:	687b      	ldr	r3, [r7, #4]
 800d0c0:	681b      	ldr	r3, [r3, #0]
 800d0c2:	2202      	movs	r2, #2
 800d0c4:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 800d0c6:	687b      	ldr	r3, [r7, #4]
 800d0c8:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800d0cc:	f043 0204 	orr.w	r2, r3, #4
 800d0d0:	687b      	ldr	r3, [r7, #4]
 800d0d2:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800d0d6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d0d8:	f003 0304 	and.w	r3, r3, #4
 800d0dc:	2b00      	cmp	r3, #0
 800d0de:	d010      	beq.n	800d102 <UART_RxISR_16BIT_FIFOEN+0x10a>
 800d0e0:	69bb      	ldr	r3, [r7, #24]
 800d0e2:	f003 0301 	and.w	r3, r3, #1
 800d0e6:	2b00      	cmp	r3, #0
 800d0e8:	d00b      	beq.n	800d102 <UART_RxISR_16BIT_FIFOEN+0x10a>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800d0ea:	687b      	ldr	r3, [r7, #4]
 800d0ec:	681b      	ldr	r3, [r3, #0]
 800d0ee:	2204      	movs	r2, #4
 800d0f0:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 800d0f2:	687b      	ldr	r3, [r7, #4]
 800d0f4:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800d0f8:	f043 0202 	orr.w	r2, r3, #2
 800d0fc:	687b      	ldr	r3, [r7, #4]
 800d0fe:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800d102:	687b      	ldr	r3, [r7, #4]
 800d104:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800d108:	2b00      	cmp	r3, #0
 800d10a:	d006      	beq.n	800d11a <UART_RxISR_16BIT_FIFOEN+0x122>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800d10c:	6878      	ldr	r0, [r7, #4]
 800d10e:	f7ff f814 	bl	800c13a <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 800d112:	687b      	ldr	r3, [r7, #4]
 800d114:	2200      	movs	r2, #0
 800d116:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        }
      }

      if (huart->RxXferCount == 0U)
 800d11a:	687b      	ldr	r3, [r7, #4]
 800d11c:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 800d120:	b29b      	uxth	r3, r3
 800d122:	2b00      	cmp	r3, #0
 800d124:	d132      	bne.n	800d18c <UART_RxISR_16BIT_FIFOEN+0x194>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800d126:	687b      	ldr	r3, [r7, #4]
 800d128:	681b      	ldr	r3, [r3, #0]
 800d12a:	681a      	ldr	r2, [r3, #0]
 800d12c:	687b      	ldr	r3, [r7, #4]
 800d12e:	681b      	ldr	r3, [r3, #0]
 800d130:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800d134:	601a      	str	r2, [r3, #0]

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800d136:	687b      	ldr	r3, [r7, #4]
 800d138:	681b      	ldr	r3, [r3, #0]
 800d13a:	689b      	ldr	r3, [r3, #8]
 800d13c:	687a      	ldr	r2, [r7, #4]
 800d13e:	6812      	ldr	r2, [r2, #0]
 800d140:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800d144:	f023 0301 	bic.w	r3, r3, #1
 800d148:	6093      	str	r3, [r2, #8]

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800d14a:	687b      	ldr	r3, [r7, #4]
 800d14c:	2220      	movs	r2, #32
 800d14e:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800d152:	687b      	ldr	r3, [r7, #4]
 800d154:	2200      	movs	r2, #0
 800d156:	671a      	str	r2, [r3, #112]	; 0x70

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800d158:	687b      	ldr	r3, [r7, #4]
 800d15a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800d15c:	2b01      	cmp	r3, #1
 800d15e:	d10f      	bne.n	800d180 <UART_RxISR_16BIT_FIFOEN+0x188>
        {
          /* Disable IDLE interrupt */
          CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800d160:	687b      	ldr	r3, [r7, #4]
 800d162:	681b      	ldr	r3, [r3, #0]
 800d164:	681a      	ldr	r2, [r3, #0]
 800d166:	687b      	ldr	r3, [r7, #4]
 800d168:	681b      	ldr	r3, [r3, #0]
 800d16a:	f022 0210 	bic.w	r2, r2, #16
 800d16e:	601a      	str	r2, [r3, #0]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800d170:	687b      	ldr	r3, [r7, #4]
 800d172:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 800d176:	4619      	mov	r1, r3
 800d178:	6878      	ldr	r0, [r7, #4]
 800d17a:	f7fe ffe7 	bl	800c14c <HAL_UARTEx_RxEventCallback>
 800d17e:	e002      	b.n	800d186 <UART_RxISR_16BIT_FIFOEN+0x18e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx complete callback*/
          huart->RxCpltCallback(huart);
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
 800d180:	6878      	ldr	r0, [r7, #4]
 800d182:	f7f7 ffdb 	bl	800513c <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        }
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800d186:	687b      	ldr	r3, [r7, #4]
 800d188:	2200      	movs	r2, #0
 800d18a:	66da      	str	r2, [r3, #108]	; 0x6c
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 800d18c:	8afb      	ldrh	r3, [r7, #22]
 800d18e:	2b00      	cmp	r3, #0
 800d190:	d005      	beq.n	800d19e <UART_RxISR_16BIT_FIFOEN+0x1a6>
 800d192:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d194:	f003 0320 	and.w	r3, r3, #32
 800d198:	2b00      	cmp	r3, #0
 800d19a:	f47f af4c 	bne.w	800d036 <UART_RxISR_16BIT_FIFOEN+0x3e>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 800d19e:	687b      	ldr	r3, [r7, #4]
 800d1a0:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 800d1a4:	81fb      	strh	r3, [r7, #14]
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 800d1a6:	89fb      	ldrh	r3, [r7, #14]
 800d1a8:	2b00      	cmp	r3, #0
 800d1aa:	d021      	beq.n	800d1f0 <UART_RxISR_16BIT_FIFOEN+0x1f8>
 800d1ac:	687b      	ldr	r3, [r7, #4]
 800d1ae:	f8b3 3068 	ldrh.w	r3, [r3, #104]	; 0x68
 800d1b2:	89fa      	ldrh	r2, [r7, #14]
 800d1b4:	429a      	cmp	r2, r3
 800d1b6:	d21b      	bcs.n	800d1f0 <UART_RxISR_16BIT_FIFOEN+0x1f8>
    {
      /* Disable the UART RXFT interrupt*/
      CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 800d1b8:	687b      	ldr	r3, [r7, #4]
 800d1ba:	681b      	ldr	r3, [r3, #0]
 800d1bc:	689a      	ldr	r2, [r3, #8]
 800d1be:	687b      	ldr	r3, [r7, #4]
 800d1c0:	681b      	ldr	r3, [r3, #0]
 800d1c2:	f022 5280 	bic.w	r2, r2, #268435456	; 0x10000000
 800d1c6:	609a      	str	r2, [r3, #8]

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_16BIT;
 800d1c8:	687b      	ldr	r3, [r7, #4]
 800d1ca:	4a0b      	ldr	r2, [pc, #44]	; (800d1f8 <UART_RxISR_16BIT_FIFOEN+0x200>)
 800d1cc:	671a      	str	r2, [r3, #112]	; 0x70

      /* Enable the UART Data Register Not Empty interrupt */
      SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 800d1ce:	687b      	ldr	r3, [r7, #4]
 800d1d0:	681b      	ldr	r3, [r3, #0]
 800d1d2:	681a      	ldr	r2, [r3, #0]
 800d1d4:	687b      	ldr	r3, [r7, #4]
 800d1d6:	681b      	ldr	r3, [r3, #0]
 800d1d8:	f042 0220 	orr.w	r2, r2, #32
 800d1dc:	601a      	str	r2, [r3, #0]
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800d1de:	e007      	b.n	800d1f0 <UART_RxISR_16BIT_FIFOEN+0x1f8>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800d1e0:	687b      	ldr	r3, [r7, #4]
 800d1e2:	681b      	ldr	r3, [r3, #0]
 800d1e4:	699a      	ldr	r2, [r3, #24]
 800d1e6:	687b      	ldr	r3, [r7, #4]
 800d1e8:	681b      	ldr	r3, [r3, #0]
 800d1ea:	f042 0208 	orr.w	r2, r2, #8
 800d1ee:	619a      	str	r2, [r3, #24]
}
 800d1f0:	bf00      	nop
 800d1f2:	3728      	adds	r7, #40	; 0x28
 800d1f4:	46bd      	mov	sp, r7
 800d1f6:	bd80      	pop	{r7, pc}
 800d1f8:	0800cd1d 	.word	0x0800cd1d

0800d1fc <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 800d1fc:	b480      	push	{r7}
 800d1fe:	b083      	sub	sp, #12
 800d200:	af00      	add	r7, sp, #0
 800d202:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 800d204:	bf00      	nop
 800d206:	370c      	adds	r7, #12
 800d208:	46bd      	mov	sp, r7
 800d20a:	bc80      	pop	{r7}
 800d20c:	4770      	bx	lr

0800d20e <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 800d20e:	b480      	push	{r7}
 800d210:	b083      	sub	sp, #12
 800d212:	af00      	add	r7, sp, #0
 800d214:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 800d216:	bf00      	nop
 800d218:	370c      	adds	r7, #12
 800d21a:	46bd      	mov	sp, r7
 800d21c:	bc80      	pop	{r7}
 800d21e:	4770      	bx	lr

0800d220 <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 800d220:	b480      	push	{r7}
 800d222:	b083      	sub	sp, #12
 800d224:	af00      	add	r7, sp, #0
 800d226:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 800d228:	bf00      	nop
 800d22a:	370c      	adds	r7, #12
 800d22c:	46bd      	mov	sp, r7
 800d22e:	bc80      	pop	{r7}
 800d230:	4770      	bx	lr

0800d232 <HAL_UARTEx_StopModeWakeUpSourceConfig>:
  *          @arg @ref UART_WAKEUP_ON_STARTBIT
  *          @arg @ref UART_WAKEUP_ON_READDATA_NONEMPTY
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_StopModeWakeUpSourceConfig(UART_HandleTypeDef *huart, UART_WakeUpTypeDef WakeUpSelection)
{
 800d232:	b580      	push	{r7, lr}
 800d234:	b088      	sub	sp, #32
 800d236:	af02      	add	r7, sp, #8
 800d238:	60f8      	str	r0, [r7, #12]
 800d23a:	1d3b      	adds	r3, r7, #4
 800d23c:	e883 0006 	stmia.w	r3, {r1, r2}
  HAL_StatusTypeDef status = HAL_OK;
 800d240:	2300      	movs	r3, #0
 800d242:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_UART_WAKEUP_FROMSTOP_INSTANCE(huart->Instance));
  /* check the wake-up selection parameter */
  assert_param(IS_UART_WAKEUP_SELECTION(WakeUpSelection.WakeUpEvent));

  /* Process Locked */
  __HAL_LOCK(huart);
 800d244:	68fb      	ldr	r3, [r7, #12]
 800d246:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 800d24a:	2b01      	cmp	r3, #1
 800d24c:	d101      	bne.n	800d252 <HAL_UARTEx_StopModeWakeUpSourceConfig+0x20>
 800d24e:	2302      	movs	r3, #2
 800d250:	e046      	b.n	800d2e0 <HAL_UARTEx_StopModeWakeUpSourceConfig+0xae>
 800d252:	68fb      	ldr	r3, [r7, #12]
 800d254:	2201      	movs	r2, #1
 800d256:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 800d25a:	68fb      	ldr	r3, [r7, #12]
 800d25c:	2224      	movs	r2, #36	; 0x24
 800d25e:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Disable the Peripheral */
  __HAL_UART_DISABLE(huart);
 800d262:	68fb      	ldr	r3, [r7, #12]
 800d264:	681b      	ldr	r3, [r3, #0]
 800d266:	681a      	ldr	r2, [r3, #0]
 800d268:	68fb      	ldr	r3, [r7, #12]
 800d26a:	681b      	ldr	r3, [r3, #0]
 800d26c:	f022 0201 	bic.w	r2, r2, #1
 800d270:	601a      	str	r2, [r3, #0]

  /* Set the wake-up selection scheme */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_WUS, WakeUpSelection.WakeUpEvent);
 800d272:	68fb      	ldr	r3, [r7, #12]
 800d274:	681b      	ldr	r3, [r3, #0]
 800d276:	689b      	ldr	r3, [r3, #8]
 800d278:	f423 1140 	bic.w	r1, r3, #3145728	; 0x300000
 800d27c:	687a      	ldr	r2, [r7, #4]
 800d27e:	68fb      	ldr	r3, [r7, #12]
 800d280:	681b      	ldr	r3, [r3, #0]
 800d282:	430a      	orrs	r2, r1
 800d284:	609a      	str	r2, [r3, #8]

  if (WakeUpSelection.WakeUpEvent == UART_WAKEUP_ON_ADDRESS)
 800d286:	687b      	ldr	r3, [r7, #4]
 800d288:	2b00      	cmp	r3, #0
 800d28a:	d105      	bne.n	800d298 <HAL_UARTEx_StopModeWakeUpSourceConfig+0x66>
  {
    UARTEx_Wakeup_AddressConfig(huart, WakeUpSelection);
 800d28c:	1d3b      	adds	r3, r7, #4
 800d28e:	e893 0006 	ldmia.w	r3, {r1, r2}
 800d292:	68f8      	ldr	r0, [r7, #12]
 800d294:	f000 f900 	bl	800d498 <UARTEx_Wakeup_AddressConfig>
  }

  /* Enable the Peripheral */
  __HAL_UART_ENABLE(huart);
 800d298:	68fb      	ldr	r3, [r7, #12]
 800d29a:	681b      	ldr	r3, [r3, #0]
 800d29c:	681a      	ldr	r2, [r3, #0]
 800d29e:	68fb      	ldr	r3, [r7, #12]
 800d2a0:	681b      	ldr	r3, [r3, #0]
 800d2a2:	f042 0201 	orr.w	r2, r2, #1
 800d2a6:	601a      	str	r2, [r3, #0]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800d2a8:	f7f7 fa16 	bl	80046d8 <HAL_GetTick>
 800d2ac:	6138      	str	r0, [r7, #16]

  /* Wait until REACK flag is set */
  if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800d2ae:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800d2b2:	9300      	str	r3, [sp, #0]
 800d2b4:	693b      	ldr	r3, [r7, #16]
 800d2b6:	2200      	movs	r2, #0
 800d2b8:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 800d2bc:	68f8      	ldr	r0, [r7, #12]
 800d2be:	f7ff fa8f 	bl	800c7e0 <UART_WaitOnFlagUntilTimeout>
 800d2c2:	4603      	mov	r3, r0
 800d2c4:	2b00      	cmp	r3, #0
 800d2c6:	d002      	beq.n	800d2ce <HAL_UARTEx_StopModeWakeUpSourceConfig+0x9c>
  {
    status = HAL_TIMEOUT;
 800d2c8:	2303      	movs	r3, #3
 800d2ca:	75fb      	strb	r3, [r7, #23]
 800d2cc:	e003      	b.n	800d2d6 <HAL_UARTEx_StopModeWakeUpSourceConfig+0xa4>
  }
  else
  {
    /* Initialize the UART State */
    huart->gState = HAL_UART_STATE_READY;
 800d2ce:	68fb      	ldr	r3, [r7, #12]
 800d2d0:	2220      	movs	r2, #32
 800d2d2:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  }

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800d2d6:	68fb      	ldr	r3, [r7, #12]
 800d2d8:	2200      	movs	r2, #0
 800d2da:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return status;
 800d2de:	7dfb      	ldrb	r3, [r7, #23]
}
 800d2e0:	4618      	mov	r0, r3
 800d2e2:	3718      	adds	r7, #24
 800d2e4:	46bd      	mov	sp, r7
 800d2e6:	bd80      	pop	{r7, pc}

0800d2e8 <HAL_UARTEx_EnableStopMode>:
  * @note The UART is able to wake up the MCU from Stop 1 mode as long as UART clock is HSI or LSE.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_EnableStopMode(UART_HandleTypeDef *huart)
{
 800d2e8:	b480      	push	{r7}
 800d2ea:	b083      	sub	sp, #12
 800d2ec:	af00      	add	r7, sp, #0
 800d2ee:	6078      	str	r0, [r7, #4]
  /* Process Locked */
  __HAL_LOCK(huart);
 800d2f0:	687b      	ldr	r3, [r7, #4]
 800d2f2:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 800d2f6:	2b01      	cmp	r3, #1
 800d2f8:	d101      	bne.n	800d2fe <HAL_UARTEx_EnableStopMode+0x16>
 800d2fa:	2302      	movs	r3, #2
 800d2fc:	e010      	b.n	800d320 <HAL_UARTEx_EnableStopMode+0x38>
 800d2fe:	687b      	ldr	r3, [r7, #4]
 800d300:	2201      	movs	r2, #1
 800d302:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  /* Set UESM bit */
  SET_BIT(huart->Instance->CR1, USART_CR1_UESM);
 800d306:	687b      	ldr	r3, [r7, #4]
 800d308:	681b      	ldr	r3, [r3, #0]
 800d30a:	681a      	ldr	r2, [r3, #0]
 800d30c:	687b      	ldr	r3, [r7, #4]
 800d30e:	681b      	ldr	r3, [r3, #0]
 800d310:	f042 0202 	orr.w	r2, r2, #2
 800d314:	601a      	str	r2, [r3, #0]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800d316:	687b      	ldr	r3, [r7, #4]
 800d318:	2200      	movs	r2, #0
 800d31a:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 800d31e:	2300      	movs	r3, #0
}
 800d320:	4618      	mov	r0, r3
 800d322:	370c      	adds	r7, #12
 800d324:	46bd      	mov	sp, r7
 800d326:	bc80      	pop	{r7}
 800d328:	4770      	bx	lr

0800d32a <HAL_UARTEx_EnableFifoMode>:
  * @brief  Enable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_EnableFifoMode(UART_HandleTypeDef *huart)
{
 800d32a:	b580      	push	{r7, lr}
 800d32c:	b084      	sub	sp, #16
 800d32e:	af00      	add	r7, sp, #0
 800d330:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 800d332:	687b      	ldr	r3, [r7, #4]
 800d334:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 800d338:	2b01      	cmp	r3, #1
 800d33a:	d101      	bne.n	800d340 <HAL_UARTEx_EnableFifoMode+0x16>
 800d33c:	2302      	movs	r3, #2
 800d33e:	e02b      	b.n	800d398 <HAL_UARTEx_EnableFifoMode+0x6e>
 800d340:	687b      	ldr	r3, [r7, #4]
 800d342:	2201      	movs	r2, #1
 800d344:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 800d348:	687b      	ldr	r3, [r7, #4]
 800d34a:	2224      	movs	r2, #36	; 0x24
 800d34c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800d350:	687b      	ldr	r3, [r7, #4]
 800d352:	681b      	ldr	r3, [r3, #0]
 800d354:	681b      	ldr	r3, [r3, #0]
 800d356:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800d358:	687b      	ldr	r3, [r7, #4]
 800d35a:	681b      	ldr	r3, [r3, #0]
 800d35c:	681a      	ldr	r2, [r3, #0]
 800d35e:	687b      	ldr	r3, [r7, #4]
 800d360:	681b      	ldr	r3, [r3, #0]
 800d362:	f022 0201 	bic.w	r2, r2, #1
 800d366:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  SET_BIT(tmpcr1, USART_CR1_FIFOEN);
 800d368:	68fb      	ldr	r3, [r7, #12]
 800d36a:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 800d36e:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_ENABLE;
 800d370:	687b      	ldr	r3, [r7, #4]
 800d372:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
 800d376:	665a      	str	r2, [r3, #100]	; 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800d378:	687b      	ldr	r3, [r7, #4]
 800d37a:	681b      	ldr	r3, [r3, #0]
 800d37c:	68fa      	ldr	r2, [r7, #12]
 800d37e:	601a      	str	r2, [r3, #0]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800d380:	6878      	ldr	r0, [r7, #4]
 800d382:	f000 f8ab 	bl	800d4dc <UARTEx_SetNbDataToProcess>

  huart->gState = HAL_UART_STATE_READY;
 800d386:	687b      	ldr	r3, [r7, #4]
 800d388:	2220      	movs	r2, #32
 800d38a:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800d38e:	687b      	ldr	r3, [r7, #4]
 800d390:	2200      	movs	r2, #0
 800d392:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 800d396:	2300      	movs	r3, #0
}
 800d398:	4618      	mov	r0, r3
 800d39a:	3710      	adds	r7, #16
 800d39c:	46bd      	mov	sp, r7
 800d39e:	bd80      	pop	{r7, pc}

0800d3a0 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800d3a0:	b580      	push	{r7, lr}
 800d3a2:	b084      	sub	sp, #16
 800d3a4:	af00      	add	r7, sp, #0
 800d3a6:	6078      	str	r0, [r7, #4]
 800d3a8:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800d3aa:	687b      	ldr	r3, [r7, #4]
 800d3ac:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 800d3b0:	2b01      	cmp	r3, #1
 800d3b2:	d101      	bne.n	800d3b8 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 800d3b4:	2302      	movs	r3, #2
 800d3b6:	e02d      	b.n	800d414 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 800d3b8:	687b      	ldr	r3, [r7, #4]
 800d3ba:	2201      	movs	r2, #1
 800d3bc:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 800d3c0:	687b      	ldr	r3, [r7, #4]
 800d3c2:	2224      	movs	r2, #36	; 0x24
 800d3c4:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800d3c8:	687b      	ldr	r3, [r7, #4]
 800d3ca:	681b      	ldr	r3, [r3, #0]
 800d3cc:	681b      	ldr	r3, [r3, #0]
 800d3ce:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800d3d0:	687b      	ldr	r3, [r7, #4]
 800d3d2:	681b      	ldr	r3, [r3, #0]
 800d3d4:	681a      	ldr	r2, [r3, #0]
 800d3d6:	687b      	ldr	r3, [r7, #4]
 800d3d8:	681b      	ldr	r3, [r3, #0]
 800d3da:	f022 0201 	bic.w	r2, r2, #1
 800d3de:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 800d3e0:	687b      	ldr	r3, [r7, #4]
 800d3e2:	681b      	ldr	r3, [r3, #0]
 800d3e4:	689b      	ldr	r3, [r3, #8]
 800d3e6:	f023 4160 	bic.w	r1, r3, #3758096384	; 0xe0000000
 800d3ea:	687b      	ldr	r3, [r7, #4]
 800d3ec:	681b      	ldr	r3, [r3, #0]
 800d3ee:	683a      	ldr	r2, [r7, #0]
 800d3f0:	430a      	orrs	r2, r1
 800d3f2:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800d3f4:	6878      	ldr	r0, [r7, #4]
 800d3f6:	f000 f871 	bl	800d4dc <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800d3fa:	687b      	ldr	r3, [r7, #4]
 800d3fc:	681b      	ldr	r3, [r3, #0]
 800d3fe:	68fa      	ldr	r2, [r7, #12]
 800d400:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800d402:	687b      	ldr	r3, [r7, #4]
 800d404:	2220      	movs	r2, #32
 800d406:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800d40a:	687b      	ldr	r3, [r7, #4]
 800d40c:	2200      	movs	r2, #0
 800d40e:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 800d412:	2300      	movs	r3, #0
}
 800d414:	4618      	mov	r0, r3
 800d416:	3710      	adds	r7, #16
 800d418:	46bd      	mov	sp, r7
 800d41a:	bd80      	pop	{r7, pc}

0800d41c <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800d41c:	b580      	push	{r7, lr}
 800d41e:	b084      	sub	sp, #16
 800d420:	af00      	add	r7, sp, #0
 800d422:	6078      	str	r0, [r7, #4]
 800d424:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800d426:	687b      	ldr	r3, [r7, #4]
 800d428:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 800d42c:	2b01      	cmp	r3, #1
 800d42e:	d101      	bne.n	800d434 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 800d430:	2302      	movs	r3, #2
 800d432:	e02d      	b.n	800d490 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 800d434:	687b      	ldr	r3, [r7, #4]
 800d436:	2201      	movs	r2, #1
 800d438:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 800d43c:	687b      	ldr	r3, [r7, #4]
 800d43e:	2224      	movs	r2, #36	; 0x24
 800d440:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800d444:	687b      	ldr	r3, [r7, #4]
 800d446:	681b      	ldr	r3, [r3, #0]
 800d448:	681b      	ldr	r3, [r3, #0]
 800d44a:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800d44c:	687b      	ldr	r3, [r7, #4]
 800d44e:	681b      	ldr	r3, [r3, #0]
 800d450:	681a      	ldr	r2, [r3, #0]
 800d452:	687b      	ldr	r3, [r7, #4]
 800d454:	681b      	ldr	r3, [r3, #0]
 800d456:	f022 0201 	bic.w	r2, r2, #1
 800d45a:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 800d45c:	687b      	ldr	r3, [r7, #4]
 800d45e:	681b      	ldr	r3, [r3, #0]
 800d460:	689b      	ldr	r3, [r3, #8]
 800d462:	f023 6160 	bic.w	r1, r3, #234881024	; 0xe000000
 800d466:	687b      	ldr	r3, [r7, #4]
 800d468:	681b      	ldr	r3, [r3, #0]
 800d46a:	683a      	ldr	r2, [r7, #0]
 800d46c:	430a      	orrs	r2, r1
 800d46e:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800d470:	6878      	ldr	r0, [r7, #4]
 800d472:	f000 f833 	bl	800d4dc <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800d476:	687b      	ldr	r3, [r7, #4]
 800d478:	681b      	ldr	r3, [r3, #0]
 800d47a:	68fa      	ldr	r2, [r7, #12]
 800d47c:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800d47e:	687b      	ldr	r3, [r7, #4]
 800d480:	2220      	movs	r2, #32
 800d482:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800d486:	687b      	ldr	r3, [r7, #4]
 800d488:	2200      	movs	r2, #0
 800d48a:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 800d48e:	2300      	movs	r3, #0
}
 800d490:	4618      	mov	r0, r3
 800d492:	3710      	adds	r7, #16
 800d494:	46bd      	mov	sp, r7
 800d496:	bd80      	pop	{r7, pc}

0800d498 <UARTEx_Wakeup_AddressConfig>:
  * @param huart           UART handle.
  * @param WakeUpSelection UART wake up from stop mode parameters.
  * @retval None
  */
static void UARTEx_Wakeup_AddressConfig(UART_HandleTypeDef *huart, UART_WakeUpTypeDef WakeUpSelection)
{
 800d498:	b480      	push	{r7}
 800d49a:	b085      	sub	sp, #20
 800d49c:	af00      	add	r7, sp, #0
 800d49e:	60f8      	str	r0, [r7, #12]
 800d4a0:	1d3b      	adds	r3, r7, #4
 800d4a2:	e883 0006 	stmia.w	r3, {r1, r2}
  assert_param(IS_UART_ADDRESSLENGTH_DETECT(WakeUpSelection.AddressLength));

  /* Set the USART address length */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_ADDM7, WakeUpSelection.AddressLength);
 800d4a6:	68fb      	ldr	r3, [r7, #12]
 800d4a8:	681b      	ldr	r3, [r3, #0]
 800d4aa:	685b      	ldr	r3, [r3, #4]
 800d4ac:	f023 0210 	bic.w	r2, r3, #16
 800d4b0:	893b      	ldrh	r3, [r7, #8]
 800d4b2:	4619      	mov	r1, r3
 800d4b4:	68fb      	ldr	r3, [r7, #12]
 800d4b6:	681b      	ldr	r3, [r3, #0]
 800d4b8:	430a      	orrs	r2, r1
 800d4ba:	605a      	str	r2, [r3, #4]

  /* Set the USART address node */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_ADD, ((uint32_t)WakeUpSelection.Address << UART_CR2_ADDRESS_LSB_POS));
 800d4bc:	68fb      	ldr	r3, [r7, #12]
 800d4be:	681b      	ldr	r3, [r3, #0]
 800d4c0:	685b      	ldr	r3, [r3, #4]
 800d4c2:	f023 417f 	bic.w	r1, r3, #4278190080	; 0xff000000
 800d4c6:	7abb      	ldrb	r3, [r7, #10]
 800d4c8:	061a      	lsls	r2, r3, #24
 800d4ca:	68fb      	ldr	r3, [r7, #12]
 800d4cc:	681b      	ldr	r3, [r3, #0]
 800d4ce:	430a      	orrs	r2, r1
 800d4d0:	605a      	str	r2, [r3, #4]
}
 800d4d2:	bf00      	nop
 800d4d4:	3714      	adds	r7, #20
 800d4d6:	46bd      	mov	sp, r7
 800d4d8:	bc80      	pop	{r7}
 800d4da:	4770      	bx	lr

0800d4dc <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 800d4dc:	b480      	push	{r7}
 800d4de:	b089      	sub	sp, #36	; 0x24
 800d4e0:	af00      	add	r7, sp, #0
 800d4e2:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_depth;
  uint8_t tx_fifo_depth;
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
 800d4e4:	4a2e      	ldr	r2, [pc, #184]	; (800d5a0 <UARTEx_SetNbDataToProcess+0xc4>)
 800d4e6:	f107 0314 	add.w	r3, r7, #20
 800d4ea:	e892 0003 	ldmia.w	r2, {r0, r1}
 800d4ee:	e883 0003 	stmia.w	r3, {r0, r1}
  uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};
 800d4f2:	4a2c      	ldr	r2, [pc, #176]	; (800d5a4 <UARTEx_SetNbDataToProcess+0xc8>)
 800d4f4:	f107 030c 	add.w	r3, r7, #12
 800d4f8:	e892 0003 	ldmia.w	r2, {r0, r1}
 800d4fc:	e883 0003 	stmia.w	r3, {r0, r1}

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 800d500:	687b      	ldr	r3, [r7, #4]
 800d502:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800d504:	2b00      	cmp	r3, #0
 800d506:	d108      	bne.n	800d51a <UARTEx_SetNbDataToProcess+0x3e>
  {
    huart->NbTxDataToProcess = 1U;
 800d508:	687b      	ldr	r3, [r7, #4]
 800d50a:	2201      	movs	r2, #1
 800d50c:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = 1U;
 800d510:	687b      	ldr	r3, [r7, #4]
 800d512:	2201      	movs	r2, #1
 800d514:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 800d518:	e03d      	b.n	800d596 <UARTEx_SetNbDataToProcess+0xba>
    rx_fifo_depth = RX_FIFO_DEPTH;
 800d51a:	2308      	movs	r3, #8
 800d51c:	77fb      	strb	r3, [r7, #31]
    tx_fifo_depth = TX_FIFO_DEPTH;
 800d51e:	2308      	movs	r3, #8
 800d520:	77bb      	strb	r3, [r7, #30]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800d522:	687b      	ldr	r3, [r7, #4]
 800d524:	681b      	ldr	r3, [r3, #0]
 800d526:	689b      	ldr	r3, [r3, #8]
 800d528:	0e5b      	lsrs	r3, r3, #25
 800d52a:	b2db      	uxtb	r3, r3
 800d52c:	f003 0307 	and.w	r3, r3, #7
 800d530:	777b      	strb	r3, [r7, #29]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800d532:	687b      	ldr	r3, [r7, #4]
 800d534:	681b      	ldr	r3, [r3, #0]
 800d536:	689b      	ldr	r3, [r3, #8]
 800d538:	0f5b      	lsrs	r3, r3, #29
 800d53a:	b2db      	uxtb	r3, r3
 800d53c:	f003 0307 	and.w	r3, r3, #7
 800d540:	773b      	strb	r3, [r7, #28]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800d542:	7fbb      	ldrb	r3, [r7, #30]
 800d544:	7f3a      	ldrb	r2, [r7, #28]
 800d546:	f107 0120 	add.w	r1, r7, #32
 800d54a:	440a      	add	r2, r1
 800d54c:	f812 2c0c 	ldrb.w	r2, [r2, #-12]
 800d550:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 800d554:	7f3a      	ldrb	r2, [r7, #28]
 800d556:	f107 0120 	add.w	r1, r7, #32
 800d55a:	440a      	add	r2, r1
 800d55c:	f812 2c14 	ldrb.w	r2, [r2, #-20]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800d560:	fb93 f3f2 	sdiv	r3, r3, r2
 800d564:	b29a      	uxth	r2, r3
 800d566:	687b      	ldr	r3, [r7, #4]
 800d568:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800d56c:	7ffb      	ldrb	r3, [r7, #31]
 800d56e:	7f7a      	ldrb	r2, [r7, #29]
 800d570:	f107 0120 	add.w	r1, r7, #32
 800d574:	440a      	add	r2, r1
 800d576:	f812 2c0c 	ldrb.w	r2, [r2, #-12]
 800d57a:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 800d57e:	7f7a      	ldrb	r2, [r7, #29]
 800d580:	f107 0120 	add.w	r1, r7, #32
 800d584:	440a      	add	r2, r1
 800d586:	f812 2c14 	ldrb.w	r2, [r2, #-20]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800d58a:	fb93 f3f2 	sdiv	r3, r3, r2
 800d58e:	b29a      	uxth	r2, r3
 800d590:	687b      	ldr	r3, [r7, #4]
 800d592:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
}
 800d596:	bf00      	nop
 800d598:	3724      	adds	r7, #36	; 0x24
 800d59a:	46bd      	mov	sp, r7
 800d59c:	bc80      	pop	{r7}
 800d59e:	4770      	bx	lr
 800d5a0:	08013100 	.word	0x08013100
 800d5a4:	08013108 	.word	0x08013108

0800d5a8 <copy_block>:
#  define block_copy_nn(d, s, l)    copy_block_nn(d, s, l)
#  define block_copy(d, s)          copy_block(d, s)
#endif

static void copy_block( void *d, const void *s )
{
 800d5a8:	b480      	push	{r7}
 800d5aa:	b083      	sub	sp, #12
 800d5ac:	af00      	add	r7, sp, #0
 800d5ae:	6078      	str	r0, [r7, #4]
 800d5b0:	6039      	str	r1, [r7, #0]
    ((uint32_t*)d)[ 0] = ((uint32_t*)s)[ 0];
    ((uint32_t*)d)[ 1] = ((uint32_t*)s)[ 1];
    ((uint32_t*)d)[ 2] = ((uint32_t*)s)[ 2];
    ((uint32_t*)d)[ 3] = ((uint32_t*)s)[ 3];
#else
    ((uint8_t*)d)[ 0] = ((uint8_t*)s)[ 0];
 800d5b2:	683b      	ldr	r3, [r7, #0]
 800d5b4:	781a      	ldrb	r2, [r3, #0]
 800d5b6:	687b      	ldr	r3, [r7, #4]
 800d5b8:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 1] = ((uint8_t*)s)[ 1];
 800d5ba:	687b      	ldr	r3, [r7, #4]
 800d5bc:	3301      	adds	r3, #1
 800d5be:	683a      	ldr	r2, [r7, #0]
 800d5c0:	7852      	ldrb	r2, [r2, #1]
 800d5c2:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 2] = ((uint8_t*)s)[ 2];
 800d5c4:	687b      	ldr	r3, [r7, #4]
 800d5c6:	3302      	adds	r3, #2
 800d5c8:	683a      	ldr	r2, [r7, #0]
 800d5ca:	7892      	ldrb	r2, [r2, #2]
 800d5cc:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 3] = ((uint8_t*)s)[ 3];
 800d5ce:	687b      	ldr	r3, [r7, #4]
 800d5d0:	3303      	adds	r3, #3
 800d5d2:	683a      	ldr	r2, [r7, #0]
 800d5d4:	78d2      	ldrb	r2, [r2, #3]
 800d5d6:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 4] = ((uint8_t*)s)[ 4];
 800d5d8:	687b      	ldr	r3, [r7, #4]
 800d5da:	3304      	adds	r3, #4
 800d5dc:	683a      	ldr	r2, [r7, #0]
 800d5de:	7912      	ldrb	r2, [r2, #4]
 800d5e0:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 5] = ((uint8_t*)s)[ 5];
 800d5e2:	687b      	ldr	r3, [r7, #4]
 800d5e4:	3305      	adds	r3, #5
 800d5e6:	683a      	ldr	r2, [r7, #0]
 800d5e8:	7952      	ldrb	r2, [r2, #5]
 800d5ea:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 6] = ((uint8_t*)s)[ 6];
 800d5ec:	687b      	ldr	r3, [r7, #4]
 800d5ee:	3306      	adds	r3, #6
 800d5f0:	683a      	ldr	r2, [r7, #0]
 800d5f2:	7992      	ldrb	r2, [r2, #6]
 800d5f4:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 7] = ((uint8_t*)s)[ 7];
 800d5f6:	687b      	ldr	r3, [r7, #4]
 800d5f8:	3307      	adds	r3, #7
 800d5fa:	683a      	ldr	r2, [r7, #0]
 800d5fc:	79d2      	ldrb	r2, [r2, #7]
 800d5fe:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 8] = ((uint8_t*)s)[ 8];
 800d600:	687b      	ldr	r3, [r7, #4]
 800d602:	3308      	adds	r3, #8
 800d604:	683a      	ldr	r2, [r7, #0]
 800d606:	7a12      	ldrb	r2, [r2, #8]
 800d608:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 9] = ((uint8_t*)s)[ 9];
 800d60a:	687b      	ldr	r3, [r7, #4]
 800d60c:	3309      	adds	r3, #9
 800d60e:	683a      	ldr	r2, [r7, #0]
 800d610:	7a52      	ldrb	r2, [r2, #9]
 800d612:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[10] = ((uint8_t*)s)[10];
 800d614:	687b      	ldr	r3, [r7, #4]
 800d616:	330a      	adds	r3, #10
 800d618:	683a      	ldr	r2, [r7, #0]
 800d61a:	7a92      	ldrb	r2, [r2, #10]
 800d61c:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[11] = ((uint8_t*)s)[11];
 800d61e:	687b      	ldr	r3, [r7, #4]
 800d620:	330b      	adds	r3, #11
 800d622:	683a      	ldr	r2, [r7, #0]
 800d624:	7ad2      	ldrb	r2, [r2, #11]
 800d626:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[12] = ((uint8_t*)s)[12];
 800d628:	687b      	ldr	r3, [r7, #4]
 800d62a:	330c      	adds	r3, #12
 800d62c:	683a      	ldr	r2, [r7, #0]
 800d62e:	7b12      	ldrb	r2, [r2, #12]
 800d630:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[13] = ((uint8_t*)s)[13];
 800d632:	687b      	ldr	r3, [r7, #4]
 800d634:	330d      	adds	r3, #13
 800d636:	683a      	ldr	r2, [r7, #0]
 800d638:	7b52      	ldrb	r2, [r2, #13]
 800d63a:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[14] = ((uint8_t*)s)[14];
 800d63c:	687b      	ldr	r3, [r7, #4]
 800d63e:	330e      	adds	r3, #14
 800d640:	683a      	ldr	r2, [r7, #0]
 800d642:	7b92      	ldrb	r2, [r2, #14]
 800d644:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[15] = ((uint8_t*)s)[15];
 800d646:	687b      	ldr	r3, [r7, #4]
 800d648:	330f      	adds	r3, #15
 800d64a:	683a      	ldr	r2, [r7, #0]
 800d64c:	7bd2      	ldrb	r2, [r2, #15]
 800d64e:	701a      	strb	r2, [r3, #0]
#endif
}
 800d650:	bf00      	nop
 800d652:	370c      	adds	r7, #12
 800d654:	46bd      	mov	sp, r7
 800d656:	bc80      	pop	{r7}
 800d658:	4770      	bx	lr

0800d65a <copy_block_nn>:

static void copy_block_nn( uint8_t * d, const uint8_t *s, uint8_t nn )
{
 800d65a:	b480      	push	{r7}
 800d65c:	b085      	sub	sp, #20
 800d65e:	af00      	add	r7, sp, #0
 800d660:	60f8      	str	r0, [r7, #12]
 800d662:	60b9      	str	r1, [r7, #8]
 800d664:	4613      	mov	r3, r2
 800d666:	71fb      	strb	r3, [r7, #7]
    while( nn-- )
 800d668:	e007      	b.n	800d67a <copy_block_nn+0x20>
        //*((uint8_t*)d)++ = *((uint8_t*)s)++;
        *d++ = *s++;
 800d66a:	68ba      	ldr	r2, [r7, #8]
 800d66c:	1c53      	adds	r3, r2, #1
 800d66e:	60bb      	str	r3, [r7, #8]
 800d670:	68fb      	ldr	r3, [r7, #12]
 800d672:	1c59      	adds	r1, r3, #1
 800d674:	60f9      	str	r1, [r7, #12]
 800d676:	7812      	ldrb	r2, [r2, #0]
 800d678:	701a      	strb	r2, [r3, #0]
    while( nn-- )
 800d67a:	79fb      	ldrb	r3, [r7, #7]
 800d67c:	1e5a      	subs	r2, r3, #1
 800d67e:	71fa      	strb	r2, [r7, #7]
 800d680:	2b00      	cmp	r3, #0
 800d682:	d1f2      	bne.n	800d66a <copy_block_nn+0x10>
}
 800d684:	bf00      	nop
 800d686:	3714      	adds	r7, #20
 800d688:	46bd      	mov	sp, r7
 800d68a:	bc80      	pop	{r7}
 800d68c:	4770      	bx	lr

0800d68e <xor_block>:

static void xor_block( void *d, const void *s )
{
 800d68e:	b480      	push	{r7}
 800d690:	b083      	sub	sp, #12
 800d692:	af00      	add	r7, sp, #0
 800d694:	6078      	str	r0, [r7, #4]
 800d696:	6039      	str	r1, [r7, #0]
    ((uint32_t*)d)[ 0] ^= ((uint32_t*)s)[ 0];
    ((uint32_t*)d)[ 1] ^= ((uint32_t*)s)[ 1];
    ((uint32_t*)d)[ 2] ^= ((uint32_t*)s)[ 2];
    ((uint32_t*)d)[ 3] ^= ((uint32_t*)s)[ 3];
#else
    ((uint8_t*)d)[ 0] ^= ((uint8_t*)s)[ 0];
 800d698:	687b      	ldr	r3, [r7, #4]
 800d69a:	781a      	ldrb	r2, [r3, #0]
 800d69c:	683b      	ldr	r3, [r7, #0]
 800d69e:	781b      	ldrb	r3, [r3, #0]
 800d6a0:	4053      	eors	r3, r2
 800d6a2:	b2da      	uxtb	r2, r3
 800d6a4:	687b      	ldr	r3, [r7, #4]
 800d6a6:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 1] ^= ((uint8_t*)s)[ 1];
 800d6a8:	687b      	ldr	r3, [r7, #4]
 800d6aa:	3301      	adds	r3, #1
 800d6ac:	7819      	ldrb	r1, [r3, #0]
 800d6ae:	683b      	ldr	r3, [r7, #0]
 800d6b0:	3301      	adds	r3, #1
 800d6b2:	781a      	ldrb	r2, [r3, #0]
 800d6b4:	687b      	ldr	r3, [r7, #4]
 800d6b6:	3301      	adds	r3, #1
 800d6b8:	404a      	eors	r2, r1
 800d6ba:	b2d2      	uxtb	r2, r2
 800d6bc:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 2] ^= ((uint8_t*)s)[ 2];
 800d6be:	687b      	ldr	r3, [r7, #4]
 800d6c0:	3302      	adds	r3, #2
 800d6c2:	7819      	ldrb	r1, [r3, #0]
 800d6c4:	683b      	ldr	r3, [r7, #0]
 800d6c6:	3302      	adds	r3, #2
 800d6c8:	781a      	ldrb	r2, [r3, #0]
 800d6ca:	687b      	ldr	r3, [r7, #4]
 800d6cc:	3302      	adds	r3, #2
 800d6ce:	404a      	eors	r2, r1
 800d6d0:	b2d2      	uxtb	r2, r2
 800d6d2:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 3] ^= ((uint8_t*)s)[ 3];
 800d6d4:	687b      	ldr	r3, [r7, #4]
 800d6d6:	3303      	adds	r3, #3
 800d6d8:	7819      	ldrb	r1, [r3, #0]
 800d6da:	683b      	ldr	r3, [r7, #0]
 800d6dc:	3303      	adds	r3, #3
 800d6de:	781a      	ldrb	r2, [r3, #0]
 800d6e0:	687b      	ldr	r3, [r7, #4]
 800d6e2:	3303      	adds	r3, #3
 800d6e4:	404a      	eors	r2, r1
 800d6e6:	b2d2      	uxtb	r2, r2
 800d6e8:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 4] ^= ((uint8_t*)s)[ 4];
 800d6ea:	687b      	ldr	r3, [r7, #4]
 800d6ec:	3304      	adds	r3, #4
 800d6ee:	7819      	ldrb	r1, [r3, #0]
 800d6f0:	683b      	ldr	r3, [r7, #0]
 800d6f2:	3304      	adds	r3, #4
 800d6f4:	781a      	ldrb	r2, [r3, #0]
 800d6f6:	687b      	ldr	r3, [r7, #4]
 800d6f8:	3304      	adds	r3, #4
 800d6fa:	404a      	eors	r2, r1
 800d6fc:	b2d2      	uxtb	r2, r2
 800d6fe:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 5] ^= ((uint8_t*)s)[ 5];
 800d700:	687b      	ldr	r3, [r7, #4]
 800d702:	3305      	adds	r3, #5
 800d704:	7819      	ldrb	r1, [r3, #0]
 800d706:	683b      	ldr	r3, [r7, #0]
 800d708:	3305      	adds	r3, #5
 800d70a:	781a      	ldrb	r2, [r3, #0]
 800d70c:	687b      	ldr	r3, [r7, #4]
 800d70e:	3305      	adds	r3, #5
 800d710:	404a      	eors	r2, r1
 800d712:	b2d2      	uxtb	r2, r2
 800d714:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 6] ^= ((uint8_t*)s)[ 6];
 800d716:	687b      	ldr	r3, [r7, #4]
 800d718:	3306      	adds	r3, #6
 800d71a:	7819      	ldrb	r1, [r3, #0]
 800d71c:	683b      	ldr	r3, [r7, #0]
 800d71e:	3306      	adds	r3, #6
 800d720:	781a      	ldrb	r2, [r3, #0]
 800d722:	687b      	ldr	r3, [r7, #4]
 800d724:	3306      	adds	r3, #6
 800d726:	404a      	eors	r2, r1
 800d728:	b2d2      	uxtb	r2, r2
 800d72a:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 7] ^= ((uint8_t*)s)[ 7];
 800d72c:	687b      	ldr	r3, [r7, #4]
 800d72e:	3307      	adds	r3, #7
 800d730:	7819      	ldrb	r1, [r3, #0]
 800d732:	683b      	ldr	r3, [r7, #0]
 800d734:	3307      	adds	r3, #7
 800d736:	781a      	ldrb	r2, [r3, #0]
 800d738:	687b      	ldr	r3, [r7, #4]
 800d73a:	3307      	adds	r3, #7
 800d73c:	404a      	eors	r2, r1
 800d73e:	b2d2      	uxtb	r2, r2
 800d740:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 8] ^= ((uint8_t*)s)[ 8];
 800d742:	687b      	ldr	r3, [r7, #4]
 800d744:	3308      	adds	r3, #8
 800d746:	7819      	ldrb	r1, [r3, #0]
 800d748:	683b      	ldr	r3, [r7, #0]
 800d74a:	3308      	adds	r3, #8
 800d74c:	781a      	ldrb	r2, [r3, #0]
 800d74e:	687b      	ldr	r3, [r7, #4]
 800d750:	3308      	adds	r3, #8
 800d752:	404a      	eors	r2, r1
 800d754:	b2d2      	uxtb	r2, r2
 800d756:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 9] ^= ((uint8_t*)s)[ 9];
 800d758:	687b      	ldr	r3, [r7, #4]
 800d75a:	3309      	adds	r3, #9
 800d75c:	7819      	ldrb	r1, [r3, #0]
 800d75e:	683b      	ldr	r3, [r7, #0]
 800d760:	3309      	adds	r3, #9
 800d762:	781a      	ldrb	r2, [r3, #0]
 800d764:	687b      	ldr	r3, [r7, #4]
 800d766:	3309      	adds	r3, #9
 800d768:	404a      	eors	r2, r1
 800d76a:	b2d2      	uxtb	r2, r2
 800d76c:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[10] ^= ((uint8_t*)s)[10];
 800d76e:	687b      	ldr	r3, [r7, #4]
 800d770:	330a      	adds	r3, #10
 800d772:	7819      	ldrb	r1, [r3, #0]
 800d774:	683b      	ldr	r3, [r7, #0]
 800d776:	330a      	adds	r3, #10
 800d778:	781a      	ldrb	r2, [r3, #0]
 800d77a:	687b      	ldr	r3, [r7, #4]
 800d77c:	330a      	adds	r3, #10
 800d77e:	404a      	eors	r2, r1
 800d780:	b2d2      	uxtb	r2, r2
 800d782:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[11] ^= ((uint8_t*)s)[11];
 800d784:	687b      	ldr	r3, [r7, #4]
 800d786:	330b      	adds	r3, #11
 800d788:	7819      	ldrb	r1, [r3, #0]
 800d78a:	683b      	ldr	r3, [r7, #0]
 800d78c:	330b      	adds	r3, #11
 800d78e:	781a      	ldrb	r2, [r3, #0]
 800d790:	687b      	ldr	r3, [r7, #4]
 800d792:	330b      	adds	r3, #11
 800d794:	404a      	eors	r2, r1
 800d796:	b2d2      	uxtb	r2, r2
 800d798:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[12] ^= ((uint8_t*)s)[12];
 800d79a:	687b      	ldr	r3, [r7, #4]
 800d79c:	330c      	adds	r3, #12
 800d79e:	7819      	ldrb	r1, [r3, #0]
 800d7a0:	683b      	ldr	r3, [r7, #0]
 800d7a2:	330c      	adds	r3, #12
 800d7a4:	781a      	ldrb	r2, [r3, #0]
 800d7a6:	687b      	ldr	r3, [r7, #4]
 800d7a8:	330c      	adds	r3, #12
 800d7aa:	404a      	eors	r2, r1
 800d7ac:	b2d2      	uxtb	r2, r2
 800d7ae:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[13] ^= ((uint8_t*)s)[13];
 800d7b0:	687b      	ldr	r3, [r7, #4]
 800d7b2:	330d      	adds	r3, #13
 800d7b4:	7819      	ldrb	r1, [r3, #0]
 800d7b6:	683b      	ldr	r3, [r7, #0]
 800d7b8:	330d      	adds	r3, #13
 800d7ba:	781a      	ldrb	r2, [r3, #0]
 800d7bc:	687b      	ldr	r3, [r7, #4]
 800d7be:	330d      	adds	r3, #13
 800d7c0:	404a      	eors	r2, r1
 800d7c2:	b2d2      	uxtb	r2, r2
 800d7c4:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[14] ^= ((uint8_t*)s)[14];
 800d7c6:	687b      	ldr	r3, [r7, #4]
 800d7c8:	330e      	adds	r3, #14
 800d7ca:	7819      	ldrb	r1, [r3, #0]
 800d7cc:	683b      	ldr	r3, [r7, #0]
 800d7ce:	330e      	adds	r3, #14
 800d7d0:	781a      	ldrb	r2, [r3, #0]
 800d7d2:	687b      	ldr	r3, [r7, #4]
 800d7d4:	330e      	adds	r3, #14
 800d7d6:	404a      	eors	r2, r1
 800d7d8:	b2d2      	uxtb	r2, r2
 800d7da:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[15] ^= ((uint8_t*)s)[15];
 800d7dc:	687b      	ldr	r3, [r7, #4]
 800d7de:	330f      	adds	r3, #15
 800d7e0:	7819      	ldrb	r1, [r3, #0]
 800d7e2:	683b      	ldr	r3, [r7, #0]
 800d7e4:	330f      	adds	r3, #15
 800d7e6:	781a      	ldrb	r2, [r3, #0]
 800d7e8:	687b      	ldr	r3, [r7, #4]
 800d7ea:	330f      	adds	r3, #15
 800d7ec:	404a      	eors	r2, r1
 800d7ee:	b2d2      	uxtb	r2, r2
 800d7f0:	701a      	strb	r2, [r3, #0]
#endif
}
 800d7f2:	bf00      	nop
 800d7f4:	370c      	adds	r7, #12
 800d7f6:	46bd      	mov	sp, r7
 800d7f8:	bc80      	pop	{r7}
 800d7fa:	4770      	bx	lr

0800d7fc <copy_and_key>:

static void copy_and_key( void *d, const void *s, const void *k )
{
 800d7fc:	b480      	push	{r7}
 800d7fe:	b085      	sub	sp, #20
 800d800:	af00      	add	r7, sp, #0
 800d802:	60f8      	str	r0, [r7, #12]
 800d804:	60b9      	str	r1, [r7, #8]
 800d806:	607a      	str	r2, [r7, #4]
    ((uint32_t*)d)[ 0] = ((uint32_t*)s)[ 0] ^ ((uint32_t*)k)[ 0];
    ((uint32_t*)d)[ 1] = ((uint32_t*)s)[ 1] ^ ((uint32_t*)k)[ 1];
    ((uint32_t*)d)[ 2] = ((uint32_t*)s)[ 2] ^ ((uint32_t*)k)[ 2];
    ((uint32_t*)d)[ 3] = ((uint32_t*)s)[ 3] ^ ((uint32_t*)k)[ 3];
#elif 1
    ((uint8_t*)d)[ 0] = ((uint8_t*)s)[ 0] ^ ((uint8_t*)k)[ 0];
 800d808:	68bb      	ldr	r3, [r7, #8]
 800d80a:	781a      	ldrb	r2, [r3, #0]
 800d80c:	687b      	ldr	r3, [r7, #4]
 800d80e:	781b      	ldrb	r3, [r3, #0]
 800d810:	4053      	eors	r3, r2
 800d812:	b2da      	uxtb	r2, r3
 800d814:	68fb      	ldr	r3, [r7, #12]
 800d816:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 1] = ((uint8_t*)s)[ 1] ^ ((uint8_t*)k)[ 1];
 800d818:	68bb      	ldr	r3, [r7, #8]
 800d81a:	3301      	adds	r3, #1
 800d81c:	7819      	ldrb	r1, [r3, #0]
 800d81e:	687b      	ldr	r3, [r7, #4]
 800d820:	3301      	adds	r3, #1
 800d822:	781a      	ldrb	r2, [r3, #0]
 800d824:	68fb      	ldr	r3, [r7, #12]
 800d826:	3301      	adds	r3, #1
 800d828:	404a      	eors	r2, r1
 800d82a:	b2d2      	uxtb	r2, r2
 800d82c:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 2] = ((uint8_t*)s)[ 2] ^ ((uint8_t*)k)[ 2];
 800d82e:	68bb      	ldr	r3, [r7, #8]
 800d830:	3302      	adds	r3, #2
 800d832:	7819      	ldrb	r1, [r3, #0]
 800d834:	687b      	ldr	r3, [r7, #4]
 800d836:	3302      	adds	r3, #2
 800d838:	781a      	ldrb	r2, [r3, #0]
 800d83a:	68fb      	ldr	r3, [r7, #12]
 800d83c:	3302      	adds	r3, #2
 800d83e:	404a      	eors	r2, r1
 800d840:	b2d2      	uxtb	r2, r2
 800d842:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 3] = ((uint8_t*)s)[ 3] ^ ((uint8_t*)k)[ 3];
 800d844:	68bb      	ldr	r3, [r7, #8]
 800d846:	3303      	adds	r3, #3
 800d848:	7819      	ldrb	r1, [r3, #0]
 800d84a:	687b      	ldr	r3, [r7, #4]
 800d84c:	3303      	adds	r3, #3
 800d84e:	781a      	ldrb	r2, [r3, #0]
 800d850:	68fb      	ldr	r3, [r7, #12]
 800d852:	3303      	adds	r3, #3
 800d854:	404a      	eors	r2, r1
 800d856:	b2d2      	uxtb	r2, r2
 800d858:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 4] = ((uint8_t*)s)[ 4] ^ ((uint8_t*)k)[ 4];
 800d85a:	68bb      	ldr	r3, [r7, #8]
 800d85c:	3304      	adds	r3, #4
 800d85e:	7819      	ldrb	r1, [r3, #0]
 800d860:	687b      	ldr	r3, [r7, #4]
 800d862:	3304      	adds	r3, #4
 800d864:	781a      	ldrb	r2, [r3, #0]
 800d866:	68fb      	ldr	r3, [r7, #12]
 800d868:	3304      	adds	r3, #4
 800d86a:	404a      	eors	r2, r1
 800d86c:	b2d2      	uxtb	r2, r2
 800d86e:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 5] = ((uint8_t*)s)[ 5] ^ ((uint8_t*)k)[ 5];
 800d870:	68bb      	ldr	r3, [r7, #8]
 800d872:	3305      	adds	r3, #5
 800d874:	7819      	ldrb	r1, [r3, #0]
 800d876:	687b      	ldr	r3, [r7, #4]
 800d878:	3305      	adds	r3, #5
 800d87a:	781a      	ldrb	r2, [r3, #0]
 800d87c:	68fb      	ldr	r3, [r7, #12]
 800d87e:	3305      	adds	r3, #5
 800d880:	404a      	eors	r2, r1
 800d882:	b2d2      	uxtb	r2, r2
 800d884:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 6] = ((uint8_t*)s)[ 6] ^ ((uint8_t*)k)[ 6];
 800d886:	68bb      	ldr	r3, [r7, #8]
 800d888:	3306      	adds	r3, #6
 800d88a:	7819      	ldrb	r1, [r3, #0]
 800d88c:	687b      	ldr	r3, [r7, #4]
 800d88e:	3306      	adds	r3, #6
 800d890:	781a      	ldrb	r2, [r3, #0]
 800d892:	68fb      	ldr	r3, [r7, #12]
 800d894:	3306      	adds	r3, #6
 800d896:	404a      	eors	r2, r1
 800d898:	b2d2      	uxtb	r2, r2
 800d89a:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 7] = ((uint8_t*)s)[ 7] ^ ((uint8_t*)k)[ 7];
 800d89c:	68bb      	ldr	r3, [r7, #8]
 800d89e:	3307      	adds	r3, #7
 800d8a0:	7819      	ldrb	r1, [r3, #0]
 800d8a2:	687b      	ldr	r3, [r7, #4]
 800d8a4:	3307      	adds	r3, #7
 800d8a6:	781a      	ldrb	r2, [r3, #0]
 800d8a8:	68fb      	ldr	r3, [r7, #12]
 800d8aa:	3307      	adds	r3, #7
 800d8ac:	404a      	eors	r2, r1
 800d8ae:	b2d2      	uxtb	r2, r2
 800d8b0:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 8] = ((uint8_t*)s)[ 8] ^ ((uint8_t*)k)[ 8];
 800d8b2:	68bb      	ldr	r3, [r7, #8]
 800d8b4:	3308      	adds	r3, #8
 800d8b6:	7819      	ldrb	r1, [r3, #0]
 800d8b8:	687b      	ldr	r3, [r7, #4]
 800d8ba:	3308      	adds	r3, #8
 800d8bc:	781a      	ldrb	r2, [r3, #0]
 800d8be:	68fb      	ldr	r3, [r7, #12]
 800d8c0:	3308      	adds	r3, #8
 800d8c2:	404a      	eors	r2, r1
 800d8c4:	b2d2      	uxtb	r2, r2
 800d8c6:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 9] = ((uint8_t*)s)[ 9] ^ ((uint8_t*)k)[ 9];
 800d8c8:	68bb      	ldr	r3, [r7, #8]
 800d8ca:	3309      	adds	r3, #9
 800d8cc:	7819      	ldrb	r1, [r3, #0]
 800d8ce:	687b      	ldr	r3, [r7, #4]
 800d8d0:	3309      	adds	r3, #9
 800d8d2:	781a      	ldrb	r2, [r3, #0]
 800d8d4:	68fb      	ldr	r3, [r7, #12]
 800d8d6:	3309      	adds	r3, #9
 800d8d8:	404a      	eors	r2, r1
 800d8da:	b2d2      	uxtb	r2, r2
 800d8dc:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[10] = ((uint8_t*)s)[10] ^ ((uint8_t*)k)[10];
 800d8de:	68bb      	ldr	r3, [r7, #8]
 800d8e0:	330a      	adds	r3, #10
 800d8e2:	7819      	ldrb	r1, [r3, #0]
 800d8e4:	687b      	ldr	r3, [r7, #4]
 800d8e6:	330a      	adds	r3, #10
 800d8e8:	781a      	ldrb	r2, [r3, #0]
 800d8ea:	68fb      	ldr	r3, [r7, #12]
 800d8ec:	330a      	adds	r3, #10
 800d8ee:	404a      	eors	r2, r1
 800d8f0:	b2d2      	uxtb	r2, r2
 800d8f2:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[11] = ((uint8_t*)s)[11] ^ ((uint8_t*)k)[11];
 800d8f4:	68bb      	ldr	r3, [r7, #8]
 800d8f6:	330b      	adds	r3, #11
 800d8f8:	7819      	ldrb	r1, [r3, #0]
 800d8fa:	687b      	ldr	r3, [r7, #4]
 800d8fc:	330b      	adds	r3, #11
 800d8fe:	781a      	ldrb	r2, [r3, #0]
 800d900:	68fb      	ldr	r3, [r7, #12]
 800d902:	330b      	adds	r3, #11
 800d904:	404a      	eors	r2, r1
 800d906:	b2d2      	uxtb	r2, r2
 800d908:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[12] = ((uint8_t*)s)[12] ^ ((uint8_t*)k)[12];
 800d90a:	68bb      	ldr	r3, [r7, #8]
 800d90c:	330c      	adds	r3, #12
 800d90e:	7819      	ldrb	r1, [r3, #0]
 800d910:	687b      	ldr	r3, [r7, #4]
 800d912:	330c      	adds	r3, #12
 800d914:	781a      	ldrb	r2, [r3, #0]
 800d916:	68fb      	ldr	r3, [r7, #12]
 800d918:	330c      	adds	r3, #12
 800d91a:	404a      	eors	r2, r1
 800d91c:	b2d2      	uxtb	r2, r2
 800d91e:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[13] = ((uint8_t*)s)[13] ^ ((uint8_t*)k)[13];
 800d920:	68bb      	ldr	r3, [r7, #8]
 800d922:	330d      	adds	r3, #13
 800d924:	7819      	ldrb	r1, [r3, #0]
 800d926:	687b      	ldr	r3, [r7, #4]
 800d928:	330d      	adds	r3, #13
 800d92a:	781a      	ldrb	r2, [r3, #0]
 800d92c:	68fb      	ldr	r3, [r7, #12]
 800d92e:	330d      	adds	r3, #13
 800d930:	404a      	eors	r2, r1
 800d932:	b2d2      	uxtb	r2, r2
 800d934:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[14] = ((uint8_t*)s)[14] ^ ((uint8_t*)k)[14];
 800d936:	68bb      	ldr	r3, [r7, #8]
 800d938:	330e      	adds	r3, #14
 800d93a:	7819      	ldrb	r1, [r3, #0]
 800d93c:	687b      	ldr	r3, [r7, #4]
 800d93e:	330e      	adds	r3, #14
 800d940:	781a      	ldrb	r2, [r3, #0]
 800d942:	68fb      	ldr	r3, [r7, #12]
 800d944:	330e      	adds	r3, #14
 800d946:	404a      	eors	r2, r1
 800d948:	b2d2      	uxtb	r2, r2
 800d94a:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[15] = ((uint8_t*)s)[15] ^ ((uint8_t*)k)[15];
 800d94c:	68bb      	ldr	r3, [r7, #8]
 800d94e:	330f      	adds	r3, #15
 800d950:	7819      	ldrb	r1, [r3, #0]
 800d952:	687b      	ldr	r3, [r7, #4]
 800d954:	330f      	adds	r3, #15
 800d956:	781a      	ldrb	r2, [r3, #0]
 800d958:	68fb      	ldr	r3, [r7, #12]
 800d95a:	330f      	adds	r3, #15
 800d95c:	404a      	eors	r2, r1
 800d95e:	b2d2      	uxtb	r2, r2
 800d960:	701a      	strb	r2, [r3, #0]
#else
    block_copy(d, s);
    xor_block(d, k);
#endif
}
 800d962:	bf00      	nop
 800d964:	3714      	adds	r7, #20
 800d966:	46bd      	mov	sp, r7
 800d968:	bc80      	pop	{r7}
 800d96a:	4770      	bx	lr

0800d96c <add_round_key>:

static void add_round_key( uint8_t d[N_BLOCK], const uint8_t k[N_BLOCK] )
{
 800d96c:	b580      	push	{r7, lr}
 800d96e:	b082      	sub	sp, #8
 800d970:	af00      	add	r7, sp, #0
 800d972:	6078      	str	r0, [r7, #4]
 800d974:	6039      	str	r1, [r7, #0]
    xor_block(d, k);
 800d976:	6839      	ldr	r1, [r7, #0]
 800d978:	6878      	ldr	r0, [r7, #4]
 800d97a:	f7ff fe88 	bl	800d68e <xor_block>
}
 800d97e:	bf00      	nop
 800d980:	3708      	adds	r7, #8
 800d982:	46bd      	mov	sp, r7
 800d984:	bd80      	pop	{r7, pc}
	...

0800d988 <shift_sub_rows>:

static void shift_sub_rows( uint8_t st[N_BLOCK] )
{   uint8_t tt;
 800d988:	b480      	push	{r7}
 800d98a:	b085      	sub	sp, #20
 800d98c:	af00      	add	r7, sp, #0
 800d98e:	6078      	str	r0, [r7, #4]

    st[ 0] = s_box(st[ 0]); st[ 4] = s_box(st[ 4]);
 800d990:	687b      	ldr	r3, [r7, #4]
 800d992:	781b      	ldrb	r3, [r3, #0]
 800d994:	461a      	mov	r2, r3
 800d996:	4b48      	ldr	r3, [pc, #288]	; (800dab8 <shift_sub_rows+0x130>)
 800d998:	5c9a      	ldrb	r2, [r3, r2]
 800d99a:	687b      	ldr	r3, [r7, #4]
 800d99c:	701a      	strb	r2, [r3, #0]
 800d99e:	687b      	ldr	r3, [r7, #4]
 800d9a0:	3304      	adds	r3, #4
 800d9a2:	781b      	ldrb	r3, [r3, #0]
 800d9a4:	4619      	mov	r1, r3
 800d9a6:	687b      	ldr	r3, [r7, #4]
 800d9a8:	3304      	adds	r3, #4
 800d9aa:	4a43      	ldr	r2, [pc, #268]	; (800dab8 <shift_sub_rows+0x130>)
 800d9ac:	5c52      	ldrb	r2, [r2, r1]
 800d9ae:	701a      	strb	r2, [r3, #0]
    st[ 8] = s_box(st[ 8]); st[12] = s_box(st[12]);
 800d9b0:	687b      	ldr	r3, [r7, #4]
 800d9b2:	3308      	adds	r3, #8
 800d9b4:	781b      	ldrb	r3, [r3, #0]
 800d9b6:	4619      	mov	r1, r3
 800d9b8:	687b      	ldr	r3, [r7, #4]
 800d9ba:	3308      	adds	r3, #8
 800d9bc:	4a3e      	ldr	r2, [pc, #248]	; (800dab8 <shift_sub_rows+0x130>)
 800d9be:	5c52      	ldrb	r2, [r2, r1]
 800d9c0:	701a      	strb	r2, [r3, #0]
 800d9c2:	687b      	ldr	r3, [r7, #4]
 800d9c4:	330c      	adds	r3, #12
 800d9c6:	781b      	ldrb	r3, [r3, #0]
 800d9c8:	4619      	mov	r1, r3
 800d9ca:	687b      	ldr	r3, [r7, #4]
 800d9cc:	330c      	adds	r3, #12
 800d9ce:	4a3a      	ldr	r2, [pc, #232]	; (800dab8 <shift_sub_rows+0x130>)
 800d9d0:	5c52      	ldrb	r2, [r2, r1]
 800d9d2:	701a      	strb	r2, [r3, #0]

    tt = st[1]; st[ 1] = s_box(st[ 5]); st[ 5] = s_box(st[ 9]);
 800d9d4:	687b      	ldr	r3, [r7, #4]
 800d9d6:	785b      	ldrb	r3, [r3, #1]
 800d9d8:	73fb      	strb	r3, [r7, #15]
 800d9da:	687b      	ldr	r3, [r7, #4]
 800d9dc:	3305      	adds	r3, #5
 800d9de:	781b      	ldrb	r3, [r3, #0]
 800d9e0:	4619      	mov	r1, r3
 800d9e2:	687b      	ldr	r3, [r7, #4]
 800d9e4:	3301      	adds	r3, #1
 800d9e6:	4a34      	ldr	r2, [pc, #208]	; (800dab8 <shift_sub_rows+0x130>)
 800d9e8:	5c52      	ldrb	r2, [r2, r1]
 800d9ea:	701a      	strb	r2, [r3, #0]
 800d9ec:	687b      	ldr	r3, [r7, #4]
 800d9ee:	3309      	adds	r3, #9
 800d9f0:	781b      	ldrb	r3, [r3, #0]
 800d9f2:	4619      	mov	r1, r3
 800d9f4:	687b      	ldr	r3, [r7, #4]
 800d9f6:	3305      	adds	r3, #5
 800d9f8:	4a2f      	ldr	r2, [pc, #188]	; (800dab8 <shift_sub_rows+0x130>)
 800d9fa:	5c52      	ldrb	r2, [r2, r1]
 800d9fc:	701a      	strb	r2, [r3, #0]
    st[ 9] = s_box(st[13]); st[13] = s_box( tt );
 800d9fe:	687b      	ldr	r3, [r7, #4]
 800da00:	330d      	adds	r3, #13
 800da02:	781b      	ldrb	r3, [r3, #0]
 800da04:	4619      	mov	r1, r3
 800da06:	687b      	ldr	r3, [r7, #4]
 800da08:	3309      	adds	r3, #9
 800da0a:	4a2b      	ldr	r2, [pc, #172]	; (800dab8 <shift_sub_rows+0x130>)
 800da0c:	5c52      	ldrb	r2, [r2, r1]
 800da0e:	701a      	strb	r2, [r3, #0]
 800da10:	7bfa      	ldrb	r2, [r7, #15]
 800da12:	687b      	ldr	r3, [r7, #4]
 800da14:	330d      	adds	r3, #13
 800da16:	4928      	ldr	r1, [pc, #160]	; (800dab8 <shift_sub_rows+0x130>)
 800da18:	5c8a      	ldrb	r2, [r1, r2]
 800da1a:	701a      	strb	r2, [r3, #0]

    tt = st[2]; st[ 2] = s_box(st[10]); st[10] = s_box( tt );
 800da1c:	687b      	ldr	r3, [r7, #4]
 800da1e:	789b      	ldrb	r3, [r3, #2]
 800da20:	73fb      	strb	r3, [r7, #15]
 800da22:	687b      	ldr	r3, [r7, #4]
 800da24:	330a      	adds	r3, #10
 800da26:	781b      	ldrb	r3, [r3, #0]
 800da28:	4619      	mov	r1, r3
 800da2a:	687b      	ldr	r3, [r7, #4]
 800da2c:	3302      	adds	r3, #2
 800da2e:	4a22      	ldr	r2, [pc, #136]	; (800dab8 <shift_sub_rows+0x130>)
 800da30:	5c52      	ldrb	r2, [r2, r1]
 800da32:	701a      	strb	r2, [r3, #0]
 800da34:	7bfa      	ldrb	r2, [r7, #15]
 800da36:	687b      	ldr	r3, [r7, #4]
 800da38:	330a      	adds	r3, #10
 800da3a:	491f      	ldr	r1, [pc, #124]	; (800dab8 <shift_sub_rows+0x130>)
 800da3c:	5c8a      	ldrb	r2, [r1, r2]
 800da3e:	701a      	strb	r2, [r3, #0]
    tt = st[6]; st[ 6] = s_box(st[14]); st[14] = s_box( tt );
 800da40:	687b      	ldr	r3, [r7, #4]
 800da42:	799b      	ldrb	r3, [r3, #6]
 800da44:	73fb      	strb	r3, [r7, #15]
 800da46:	687b      	ldr	r3, [r7, #4]
 800da48:	330e      	adds	r3, #14
 800da4a:	781b      	ldrb	r3, [r3, #0]
 800da4c:	4619      	mov	r1, r3
 800da4e:	687b      	ldr	r3, [r7, #4]
 800da50:	3306      	adds	r3, #6
 800da52:	4a19      	ldr	r2, [pc, #100]	; (800dab8 <shift_sub_rows+0x130>)
 800da54:	5c52      	ldrb	r2, [r2, r1]
 800da56:	701a      	strb	r2, [r3, #0]
 800da58:	7bfa      	ldrb	r2, [r7, #15]
 800da5a:	687b      	ldr	r3, [r7, #4]
 800da5c:	330e      	adds	r3, #14
 800da5e:	4916      	ldr	r1, [pc, #88]	; (800dab8 <shift_sub_rows+0x130>)
 800da60:	5c8a      	ldrb	r2, [r1, r2]
 800da62:	701a      	strb	r2, [r3, #0]

    tt = st[15]; st[15] = s_box(st[11]); st[11] = s_box(st[ 7]);
 800da64:	687b      	ldr	r3, [r7, #4]
 800da66:	7bdb      	ldrb	r3, [r3, #15]
 800da68:	73fb      	strb	r3, [r7, #15]
 800da6a:	687b      	ldr	r3, [r7, #4]
 800da6c:	330b      	adds	r3, #11
 800da6e:	781b      	ldrb	r3, [r3, #0]
 800da70:	4619      	mov	r1, r3
 800da72:	687b      	ldr	r3, [r7, #4]
 800da74:	330f      	adds	r3, #15
 800da76:	4a10      	ldr	r2, [pc, #64]	; (800dab8 <shift_sub_rows+0x130>)
 800da78:	5c52      	ldrb	r2, [r2, r1]
 800da7a:	701a      	strb	r2, [r3, #0]
 800da7c:	687b      	ldr	r3, [r7, #4]
 800da7e:	3307      	adds	r3, #7
 800da80:	781b      	ldrb	r3, [r3, #0]
 800da82:	4619      	mov	r1, r3
 800da84:	687b      	ldr	r3, [r7, #4]
 800da86:	330b      	adds	r3, #11
 800da88:	4a0b      	ldr	r2, [pc, #44]	; (800dab8 <shift_sub_rows+0x130>)
 800da8a:	5c52      	ldrb	r2, [r2, r1]
 800da8c:	701a      	strb	r2, [r3, #0]
    st[ 7] = s_box(st[ 3]); st[ 3] = s_box( tt );
 800da8e:	687b      	ldr	r3, [r7, #4]
 800da90:	3303      	adds	r3, #3
 800da92:	781b      	ldrb	r3, [r3, #0]
 800da94:	4619      	mov	r1, r3
 800da96:	687b      	ldr	r3, [r7, #4]
 800da98:	3307      	adds	r3, #7
 800da9a:	4a07      	ldr	r2, [pc, #28]	; (800dab8 <shift_sub_rows+0x130>)
 800da9c:	5c52      	ldrb	r2, [r2, r1]
 800da9e:	701a      	strb	r2, [r3, #0]
 800daa0:	7bfa      	ldrb	r2, [r7, #15]
 800daa2:	687b      	ldr	r3, [r7, #4]
 800daa4:	3303      	adds	r3, #3
 800daa6:	4904      	ldr	r1, [pc, #16]	; (800dab8 <shift_sub_rows+0x130>)
 800daa8:	5c8a      	ldrb	r2, [r1, r2]
 800daaa:	701a      	strb	r2, [r3, #0]
}
 800daac:	bf00      	nop
 800daae:	3714      	adds	r7, #20
 800dab0:	46bd      	mov	sp, r7
 800dab2:	bc80      	pop	{r7}
 800dab4:	4770      	bx	lr
 800dab6:	bf00      	nop
 800dab8:	08013308 	.word	0x08013308

0800dabc <mix_sub_columns>:

#endif

#if defined( VERSION_1 )
  static void mix_sub_columns( uint8_t dt[N_BLOCK] )
  { uint8_t st[N_BLOCK];
 800dabc:	b580      	push	{r7, lr}
 800dabe:	b086      	sub	sp, #24
 800dac0:	af00      	add	r7, sp, #0
 800dac2:	6078      	str	r0, [r7, #4]
    block_copy(st, dt);
 800dac4:	f107 0308 	add.w	r3, r7, #8
 800dac8:	6879      	ldr	r1, [r7, #4]
 800daca:	4618      	mov	r0, r3
 800dacc:	f7ff fd6c 	bl	800d5a8 <copy_block>
#else
  static void mix_sub_columns( uint8_t dt[N_BLOCK], uint8_t st[N_BLOCK] )
  {
#endif
    dt[ 0] = gfm2_sb(st[0]) ^ gfm3_sb(st[5]) ^ s_box(st[10]) ^ s_box(st[15]);
 800dad0:	7a3b      	ldrb	r3, [r7, #8]
 800dad2:	461a      	mov	r2, r3
 800dad4:	4b9a      	ldr	r3, [pc, #616]	; (800dd40 <mix_sub_columns+0x284>)
 800dad6:	5c9a      	ldrb	r2, [r3, r2]
 800dad8:	7b7b      	ldrb	r3, [r7, #13]
 800dada:	4619      	mov	r1, r3
 800dadc:	4b99      	ldr	r3, [pc, #612]	; (800dd44 <mix_sub_columns+0x288>)
 800dade:	5c5b      	ldrb	r3, [r3, r1]
 800dae0:	4053      	eors	r3, r2
 800dae2:	b2da      	uxtb	r2, r3
 800dae4:	7cbb      	ldrb	r3, [r7, #18]
 800dae6:	4619      	mov	r1, r3
 800dae8:	4b97      	ldr	r3, [pc, #604]	; (800dd48 <mix_sub_columns+0x28c>)
 800daea:	5c5b      	ldrb	r3, [r3, r1]
 800daec:	4053      	eors	r3, r2
 800daee:	b2da      	uxtb	r2, r3
 800daf0:	7dfb      	ldrb	r3, [r7, #23]
 800daf2:	4619      	mov	r1, r3
 800daf4:	4b94      	ldr	r3, [pc, #592]	; (800dd48 <mix_sub_columns+0x28c>)
 800daf6:	5c5b      	ldrb	r3, [r3, r1]
 800daf8:	4053      	eors	r3, r2
 800dafa:	b2da      	uxtb	r2, r3
 800dafc:	687b      	ldr	r3, [r7, #4]
 800dafe:	701a      	strb	r2, [r3, #0]
    dt[ 1] = s_box(st[0]) ^ gfm2_sb(st[5]) ^ gfm3_sb(st[10]) ^ s_box(st[15]);
 800db00:	7a3b      	ldrb	r3, [r7, #8]
 800db02:	461a      	mov	r2, r3
 800db04:	4b90      	ldr	r3, [pc, #576]	; (800dd48 <mix_sub_columns+0x28c>)
 800db06:	5c9a      	ldrb	r2, [r3, r2]
 800db08:	7b7b      	ldrb	r3, [r7, #13]
 800db0a:	4619      	mov	r1, r3
 800db0c:	4b8c      	ldr	r3, [pc, #560]	; (800dd40 <mix_sub_columns+0x284>)
 800db0e:	5c5b      	ldrb	r3, [r3, r1]
 800db10:	4053      	eors	r3, r2
 800db12:	b2da      	uxtb	r2, r3
 800db14:	7cbb      	ldrb	r3, [r7, #18]
 800db16:	4619      	mov	r1, r3
 800db18:	4b8a      	ldr	r3, [pc, #552]	; (800dd44 <mix_sub_columns+0x288>)
 800db1a:	5c5b      	ldrb	r3, [r3, r1]
 800db1c:	4053      	eors	r3, r2
 800db1e:	b2d9      	uxtb	r1, r3
 800db20:	7dfb      	ldrb	r3, [r7, #23]
 800db22:	461a      	mov	r2, r3
 800db24:	4b88      	ldr	r3, [pc, #544]	; (800dd48 <mix_sub_columns+0x28c>)
 800db26:	5c9a      	ldrb	r2, [r3, r2]
 800db28:	687b      	ldr	r3, [r7, #4]
 800db2a:	3301      	adds	r3, #1
 800db2c:	404a      	eors	r2, r1
 800db2e:	b2d2      	uxtb	r2, r2
 800db30:	701a      	strb	r2, [r3, #0]
    dt[ 2] = s_box(st[0]) ^ s_box(st[5]) ^ gfm2_sb(st[10]) ^ gfm3_sb(st[15]);
 800db32:	7a3b      	ldrb	r3, [r7, #8]
 800db34:	461a      	mov	r2, r3
 800db36:	4b84      	ldr	r3, [pc, #528]	; (800dd48 <mix_sub_columns+0x28c>)
 800db38:	5c9a      	ldrb	r2, [r3, r2]
 800db3a:	7b7b      	ldrb	r3, [r7, #13]
 800db3c:	4619      	mov	r1, r3
 800db3e:	4b82      	ldr	r3, [pc, #520]	; (800dd48 <mix_sub_columns+0x28c>)
 800db40:	5c5b      	ldrb	r3, [r3, r1]
 800db42:	4053      	eors	r3, r2
 800db44:	b2da      	uxtb	r2, r3
 800db46:	7cbb      	ldrb	r3, [r7, #18]
 800db48:	4619      	mov	r1, r3
 800db4a:	4b7d      	ldr	r3, [pc, #500]	; (800dd40 <mix_sub_columns+0x284>)
 800db4c:	5c5b      	ldrb	r3, [r3, r1]
 800db4e:	4053      	eors	r3, r2
 800db50:	b2d9      	uxtb	r1, r3
 800db52:	7dfb      	ldrb	r3, [r7, #23]
 800db54:	461a      	mov	r2, r3
 800db56:	4b7b      	ldr	r3, [pc, #492]	; (800dd44 <mix_sub_columns+0x288>)
 800db58:	5c9a      	ldrb	r2, [r3, r2]
 800db5a:	687b      	ldr	r3, [r7, #4]
 800db5c:	3302      	adds	r3, #2
 800db5e:	404a      	eors	r2, r1
 800db60:	b2d2      	uxtb	r2, r2
 800db62:	701a      	strb	r2, [r3, #0]
    dt[ 3] = gfm3_sb(st[0]) ^ s_box(st[5]) ^ s_box(st[10]) ^ gfm2_sb(st[15]);
 800db64:	7a3b      	ldrb	r3, [r7, #8]
 800db66:	461a      	mov	r2, r3
 800db68:	4b76      	ldr	r3, [pc, #472]	; (800dd44 <mix_sub_columns+0x288>)
 800db6a:	5c9a      	ldrb	r2, [r3, r2]
 800db6c:	7b7b      	ldrb	r3, [r7, #13]
 800db6e:	4619      	mov	r1, r3
 800db70:	4b75      	ldr	r3, [pc, #468]	; (800dd48 <mix_sub_columns+0x28c>)
 800db72:	5c5b      	ldrb	r3, [r3, r1]
 800db74:	4053      	eors	r3, r2
 800db76:	b2da      	uxtb	r2, r3
 800db78:	7cbb      	ldrb	r3, [r7, #18]
 800db7a:	4619      	mov	r1, r3
 800db7c:	4b72      	ldr	r3, [pc, #456]	; (800dd48 <mix_sub_columns+0x28c>)
 800db7e:	5c5b      	ldrb	r3, [r3, r1]
 800db80:	4053      	eors	r3, r2
 800db82:	b2d9      	uxtb	r1, r3
 800db84:	7dfb      	ldrb	r3, [r7, #23]
 800db86:	461a      	mov	r2, r3
 800db88:	4b6d      	ldr	r3, [pc, #436]	; (800dd40 <mix_sub_columns+0x284>)
 800db8a:	5c9a      	ldrb	r2, [r3, r2]
 800db8c:	687b      	ldr	r3, [r7, #4]
 800db8e:	3303      	adds	r3, #3
 800db90:	404a      	eors	r2, r1
 800db92:	b2d2      	uxtb	r2, r2
 800db94:	701a      	strb	r2, [r3, #0]

    dt[ 4] = gfm2_sb(st[4]) ^ gfm3_sb(st[9]) ^ s_box(st[14]) ^ s_box(st[3]);
 800db96:	7b3b      	ldrb	r3, [r7, #12]
 800db98:	461a      	mov	r2, r3
 800db9a:	4b69      	ldr	r3, [pc, #420]	; (800dd40 <mix_sub_columns+0x284>)
 800db9c:	5c9a      	ldrb	r2, [r3, r2]
 800db9e:	7c7b      	ldrb	r3, [r7, #17]
 800dba0:	4619      	mov	r1, r3
 800dba2:	4b68      	ldr	r3, [pc, #416]	; (800dd44 <mix_sub_columns+0x288>)
 800dba4:	5c5b      	ldrb	r3, [r3, r1]
 800dba6:	4053      	eors	r3, r2
 800dba8:	b2da      	uxtb	r2, r3
 800dbaa:	7dbb      	ldrb	r3, [r7, #22]
 800dbac:	4619      	mov	r1, r3
 800dbae:	4b66      	ldr	r3, [pc, #408]	; (800dd48 <mix_sub_columns+0x28c>)
 800dbb0:	5c5b      	ldrb	r3, [r3, r1]
 800dbb2:	4053      	eors	r3, r2
 800dbb4:	b2d9      	uxtb	r1, r3
 800dbb6:	7afb      	ldrb	r3, [r7, #11]
 800dbb8:	461a      	mov	r2, r3
 800dbba:	4b63      	ldr	r3, [pc, #396]	; (800dd48 <mix_sub_columns+0x28c>)
 800dbbc:	5c9a      	ldrb	r2, [r3, r2]
 800dbbe:	687b      	ldr	r3, [r7, #4]
 800dbc0:	3304      	adds	r3, #4
 800dbc2:	404a      	eors	r2, r1
 800dbc4:	b2d2      	uxtb	r2, r2
 800dbc6:	701a      	strb	r2, [r3, #0]
    dt[ 5] = s_box(st[4]) ^ gfm2_sb(st[9]) ^ gfm3_sb(st[14]) ^ s_box(st[3]);
 800dbc8:	7b3b      	ldrb	r3, [r7, #12]
 800dbca:	461a      	mov	r2, r3
 800dbcc:	4b5e      	ldr	r3, [pc, #376]	; (800dd48 <mix_sub_columns+0x28c>)
 800dbce:	5c9a      	ldrb	r2, [r3, r2]
 800dbd0:	7c7b      	ldrb	r3, [r7, #17]
 800dbd2:	4619      	mov	r1, r3
 800dbd4:	4b5a      	ldr	r3, [pc, #360]	; (800dd40 <mix_sub_columns+0x284>)
 800dbd6:	5c5b      	ldrb	r3, [r3, r1]
 800dbd8:	4053      	eors	r3, r2
 800dbda:	b2da      	uxtb	r2, r3
 800dbdc:	7dbb      	ldrb	r3, [r7, #22]
 800dbde:	4619      	mov	r1, r3
 800dbe0:	4b58      	ldr	r3, [pc, #352]	; (800dd44 <mix_sub_columns+0x288>)
 800dbe2:	5c5b      	ldrb	r3, [r3, r1]
 800dbe4:	4053      	eors	r3, r2
 800dbe6:	b2d9      	uxtb	r1, r3
 800dbe8:	7afb      	ldrb	r3, [r7, #11]
 800dbea:	461a      	mov	r2, r3
 800dbec:	4b56      	ldr	r3, [pc, #344]	; (800dd48 <mix_sub_columns+0x28c>)
 800dbee:	5c9a      	ldrb	r2, [r3, r2]
 800dbf0:	687b      	ldr	r3, [r7, #4]
 800dbf2:	3305      	adds	r3, #5
 800dbf4:	404a      	eors	r2, r1
 800dbf6:	b2d2      	uxtb	r2, r2
 800dbf8:	701a      	strb	r2, [r3, #0]
    dt[ 6] = s_box(st[4]) ^ s_box(st[9]) ^ gfm2_sb(st[14]) ^ gfm3_sb(st[3]);
 800dbfa:	7b3b      	ldrb	r3, [r7, #12]
 800dbfc:	461a      	mov	r2, r3
 800dbfe:	4b52      	ldr	r3, [pc, #328]	; (800dd48 <mix_sub_columns+0x28c>)
 800dc00:	5c9a      	ldrb	r2, [r3, r2]
 800dc02:	7c7b      	ldrb	r3, [r7, #17]
 800dc04:	4619      	mov	r1, r3
 800dc06:	4b50      	ldr	r3, [pc, #320]	; (800dd48 <mix_sub_columns+0x28c>)
 800dc08:	5c5b      	ldrb	r3, [r3, r1]
 800dc0a:	4053      	eors	r3, r2
 800dc0c:	b2da      	uxtb	r2, r3
 800dc0e:	7dbb      	ldrb	r3, [r7, #22]
 800dc10:	4619      	mov	r1, r3
 800dc12:	4b4b      	ldr	r3, [pc, #300]	; (800dd40 <mix_sub_columns+0x284>)
 800dc14:	5c5b      	ldrb	r3, [r3, r1]
 800dc16:	4053      	eors	r3, r2
 800dc18:	b2d9      	uxtb	r1, r3
 800dc1a:	7afb      	ldrb	r3, [r7, #11]
 800dc1c:	461a      	mov	r2, r3
 800dc1e:	4b49      	ldr	r3, [pc, #292]	; (800dd44 <mix_sub_columns+0x288>)
 800dc20:	5c9a      	ldrb	r2, [r3, r2]
 800dc22:	687b      	ldr	r3, [r7, #4]
 800dc24:	3306      	adds	r3, #6
 800dc26:	404a      	eors	r2, r1
 800dc28:	b2d2      	uxtb	r2, r2
 800dc2a:	701a      	strb	r2, [r3, #0]
    dt[ 7] = gfm3_sb(st[4]) ^ s_box(st[9]) ^ s_box(st[14]) ^ gfm2_sb(st[3]);
 800dc2c:	7b3b      	ldrb	r3, [r7, #12]
 800dc2e:	461a      	mov	r2, r3
 800dc30:	4b44      	ldr	r3, [pc, #272]	; (800dd44 <mix_sub_columns+0x288>)
 800dc32:	5c9a      	ldrb	r2, [r3, r2]
 800dc34:	7c7b      	ldrb	r3, [r7, #17]
 800dc36:	4619      	mov	r1, r3
 800dc38:	4b43      	ldr	r3, [pc, #268]	; (800dd48 <mix_sub_columns+0x28c>)
 800dc3a:	5c5b      	ldrb	r3, [r3, r1]
 800dc3c:	4053      	eors	r3, r2
 800dc3e:	b2da      	uxtb	r2, r3
 800dc40:	7dbb      	ldrb	r3, [r7, #22]
 800dc42:	4619      	mov	r1, r3
 800dc44:	4b40      	ldr	r3, [pc, #256]	; (800dd48 <mix_sub_columns+0x28c>)
 800dc46:	5c5b      	ldrb	r3, [r3, r1]
 800dc48:	4053      	eors	r3, r2
 800dc4a:	b2d9      	uxtb	r1, r3
 800dc4c:	7afb      	ldrb	r3, [r7, #11]
 800dc4e:	461a      	mov	r2, r3
 800dc50:	4b3b      	ldr	r3, [pc, #236]	; (800dd40 <mix_sub_columns+0x284>)
 800dc52:	5c9a      	ldrb	r2, [r3, r2]
 800dc54:	687b      	ldr	r3, [r7, #4]
 800dc56:	3307      	adds	r3, #7
 800dc58:	404a      	eors	r2, r1
 800dc5a:	b2d2      	uxtb	r2, r2
 800dc5c:	701a      	strb	r2, [r3, #0]

    dt[ 8] = gfm2_sb(st[8]) ^ gfm3_sb(st[13]) ^ s_box(st[2]) ^ s_box(st[7]);
 800dc5e:	7c3b      	ldrb	r3, [r7, #16]
 800dc60:	461a      	mov	r2, r3
 800dc62:	4b37      	ldr	r3, [pc, #220]	; (800dd40 <mix_sub_columns+0x284>)
 800dc64:	5c9a      	ldrb	r2, [r3, r2]
 800dc66:	7d7b      	ldrb	r3, [r7, #21]
 800dc68:	4619      	mov	r1, r3
 800dc6a:	4b36      	ldr	r3, [pc, #216]	; (800dd44 <mix_sub_columns+0x288>)
 800dc6c:	5c5b      	ldrb	r3, [r3, r1]
 800dc6e:	4053      	eors	r3, r2
 800dc70:	b2da      	uxtb	r2, r3
 800dc72:	7abb      	ldrb	r3, [r7, #10]
 800dc74:	4619      	mov	r1, r3
 800dc76:	4b34      	ldr	r3, [pc, #208]	; (800dd48 <mix_sub_columns+0x28c>)
 800dc78:	5c5b      	ldrb	r3, [r3, r1]
 800dc7a:	4053      	eors	r3, r2
 800dc7c:	b2d9      	uxtb	r1, r3
 800dc7e:	7bfb      	ldrb	r3, [r7, #15]
 800dc80:	461a      	mov	r2, r3
 800dc82:	4b31      	ldr	r3, [pc, #196]	; (800dd48 <mix_sub_columns+0x28c>)
 800dc84:	5c9a      	ldrb	r2, [r3, r2]
 800dc86:	687b      	ldr	r3, [r7, #4]
 800dc88:	3308      	adds	r3, #8
 800dc8a:	404a      	eors	r2, r1
 800dc8c:	b2d2      	uxtb	r2, r2
 800dc8e:	701a      	strb	r2, [r3, #0]
    dt[ 9] = s_box(st[8]) ^ gfm2_sb(st[13]) ^ gfm3_sb(st[2]) ^ s_box(st[7]);
 800dc90:	7c3b      	ldrb	r3, [r7, #16]
 800dc92:	461a      	mov	r2, r3
 800dc94:	4b2c      	ldr	r3, [pc, #176]	; (800dd48 <mix_sub_columns+0x28c>)
 800dc96:	5c9a      	ldrb	r2, [r3, r2]
 800dc98:	7d7b      	ldrb	r3, [r7, #21]
 800dc9a:	4619      	mov	r1, r3
 800dc9c:	4b28      	ldr	r3, [pc, #160]	; (800dd40 <mix_sub_columns+0x284>)
 800dc9e:	5c5b      	ldrb	r3, [r3, r1]
 800dca0:	4053      	eors	r3, r2
 800dca2:	b2da      	uxtb	r2, r3
 800dca4:	7abb      	ldrb	r3, [r7, #10]
 800dca6:	4619      	mov	r1, r3
 800dca8:	4b26      	ldr	r3, [pc, #152]	; (800dd44 <mix_sub_columns+0x288>)
 800dcaa:	5c5b      	ldrb	r3, [r3, r1]
 800dcac:	4053      	eors	r3, r2
 800dcae:	b2d9      	uxtb	r1, r3
 800dcb0:	7bfb      	ldrb	r3, [r7, #15]
 800dcb2:	461a      	mov	r2, r3
 800dcb4:	4b24      	ldr	r3, [pc, #144]	; (800dd48 <mix_sub_columns+0x28c>)
 800dcb6:	5c9a      	ldrb	r2, [r3, r2]
 800dcb8:	687b      	ldr	r3, [r7, #4]
 800dcba:	3309      	adds	r3, #9
 800dcbc:	404a      	eors	r2, r1
 800dcbe:	b2d2      	uxtb	r2, r2
 800dcc0:	701a      	strb	r2, [r3, #0]
    dt[10] = s_box(st[8]) ^ s_box(st[13]) ^ gfm2_sb(st[2]) ^ gfm3_sb(st[7]);
 800dcc2:	7c3b      	ldrb	r3, [r7, #16]
 800dcc4:	461a      	mov	r2, r3
 800dcc6:	4b20      	ldr	r3, [pc, #128]	; (800dd48 <mix_sub_columns+0x28c>)
 800dcc8:	5c9a      	ldrb	r2, [r3, r2]
 800dcca:	7d7b      	ldrb	r3, [r7, #21]
 800dccc:	4619      	mov	r1, r3
 800dcce:	4b1e      	ldr	r3, [pc, #120]	; (800dd48 <mix_sub_columns+0x28c>)
 800dcd0:	5c5b      	ldrb	r3, [r3, r1]
 800dcd2:	4053      	eors	r3, r2
 800dcd4:	b2da      	uxtb	r2, r3
 800dcd6:	7abb      	ldrb	r3, [r7, #10]
 800dcd8:	4619      	mov	r1, r3
 800dcda:	4b19      	ldr	r3, [pc, #100]	; (800dd40 <mix_sub_columns+0x284>)
 800dcdc:	5c5b      	ldrb	r3, [r3, r1]
 800dcde:	4053      	eors	r3, r2
 800dce0:	b2d9      	uxtb	r1, r3
 800dce2:	7bfb      	ldrb	r3, [r7, #15]
 800dce4:	461a      	mov	r2, r3
 800dce6:	4b17      	ldr	r3, [pc, #92]	; (800dd44 <mix_sub_columns+0x288>)
 800dce8:	5c9a      	ldrb	r2, [r3, r2]
 800dcea:	687b      	ldr	r3, [r7, #4]
 800dcec:	330a      	adds	r3, #10
 800dcee:	404a      	eors	r2, r1
 800dcf0:	b2d2      	uxtb	r2, r2
 800dcf2:	701a      	strb	r2, [r3, #0]
    dt[11] = gfm3_sb(st[8]) ^ s_box(st[13]) ^ s_box(st[2]) ^ gfm2_sb(st[7]);
 800dcf4:	7c3b      	ldrb	r3, [r7, #16]
 800dcf6:	461a      	mov	r2, r3
 800dcf8:	4b12      	ldr	r3, [pc, #72]	; (800dd44 <mix_sub_columns+0x288>)
 800dcfa:	5c9a      	ldrb	r2, [r3, r2]
 800dcfc:	7d7b      	ldrb	r3, [r7, #21]
 800dcfe:	4619      	mov	r1, r3
 800dd00:	4b11      	ldr	r3, [pc, #68]	; (800dd48 <mix_sub_columns+0x28c>)
 800dd02:	5c5b      	ldrb	r3, [r3, r1]
 800dd04:	4053      	eors	r3, r2
 800dd06:	b2da      	uxtb	r2, r3
 800dd08:	7abb      	ldrb	r3, [r7, #10]
 800dd0a:	4619      	mov	r1, r3
 800dd0c:	4b0e      	ldr	r3, [pc, #56]	; (800dd48 <mix_sub_columns+0x28c>)
 800dd0e:	5c5b      	ldrb	r3, [r3, r1]
 800dd10:	4053      	eors	r3, r2
 800dd12:	b2d9      	uxtb	r1, r3
 800dd14:	7bfb      	ldrb	r3, [r7, #15]
 800dd16:	461a      	mov	r2, r3
 800dd18:	4b09      	ldr	r3, [pc, #36]	; (800dd40 <mix_sub_columns+0x284>)
 800dd1a:	5c9a      	ldrb	r2, [r3, r2]
 800dd1c:	687b      	ldr	r3, [r7, #4]
 800dd1e:	330b      	adds	r3, #11
 800dd20:	404a      	eors	r2, r1
 800dd22:	b2d2      	uxtb	r2, r2
 800dd24:	701a      	strb	r2, [r3, #0]

    dt[12] = gfm2_sb(st[12]) ^ gfm3_sb(st[1]) ^ s_box(st[6]) ^ s_box(st[11]);
 800dd26:	7d3b      	ldrb	r3, [r7, #20]
 800dd28:	461a      	mov	r2, r3
 800dd2a:	4b05      	ldr	r3, [pc, #20]	; (800dd40 <mix_sub_columns+0x284>)
 800dd2c:	5c9a      	ldrb	r2, [r3, r2]
 800dd2e:	7a7b      	ldrb	r3, [r7, #9]
 800dd30:	4619      	mov	r1, r3
 800dd32:	4b04      	ldr	r3, [pc, #16]	; (800dd44 <mix_sub_columns+0x288>)
 800dd34:	5c5b      	ldrb	r3, [r3, r1]
 800dd36:	4053      	eors	r3, r2
 800dd38:	b2da      	uxtb	r2, r3
 800dd3a:	7bbb      	ldrb	r3, [r7, #14]
 800dd3c:	4619      	mov	r1, r3
 800dd3e:	e005      	b.n	800dd4c <mix_sub_columns+0x290>
 800dd40:	08013408 	.word	0x08013408
 800dd44:	08013508 	.word	0x08013508
 800dd48:	08013308 	.word	0x08013308
 800dd4c:	4b2d      	ldr	r3, [pc, #180]	; (800de04 <mix_sub_columns+0x348>)
 800dd4e:	5c5b      	ldrb	r3, [r3, r1]
 800dd50:	4053      	eors	r3, r2
 800dd52:	b2d9      	uxtb	r1, r3
 800dd54:	7cfb      	ldrb	r3, [r7, #19]
 800dd56:	461a      	mov	r2, r3
 800dd58:	4b2a      	ldr	r3, [pc, #168]	; (800de04 <mix_sub_columns+0x348>)
 800dd5a:	5c9a      	ldrb	r2, [r3, r2]
 800dd5c:	687b      	ldr	r3, [r7, #4]
 800dd5e:	330c      	adds	r3, #12
 800dd60:	404a      	eors	r2, r1
 800dd62:	b2d2      	uxtb	r2, r2
 800dd64:	701a      	strb	r2, [r3, #0]
    dt[13] = s_box(st[12]) ^ gfm2_sb(st[1]) ^ gfm3_sb(st[6]) ^ s_box(st[11]);
 800dd66:	7d3b      	ldrb	r3, [r7, #20]
 800dd68:	461a      	mov	r2, r3
 800dd6a:	4b26      	ldr	r3, [pc, #152]	; (800de04 <mix_sub_columns+0x348>)
 800dd6c:	5c9a      	ldrb	r2, [r3, r2]
 800dd6e:	7a7b      	ldrb	r3, [r7, #9]
 800dd70:	4619      	mov	r1, r3
 800dd72:	4b25      	ldr	r3, [pc, #148]	; (800de08 <mix_sub_columns+0x34c>)
 800dd74:	5c5b      	ldrb	r3, [r3, r1]
 800dd76:	4053      	eors	r3, r2
 800dd78:	b2da      	uxtb	r2, r3
 800dd7a:	7bbb      	ldrb	r3, [r7, #14]
 800dd7c:	4619      	mov	r1, r3
 800dd7e:	4b23      	ldr	r3, [pc, #140]	; (800de0c <mix_sub_columns+0x350>)
 800dd80:	5c5b      	ldrb	r3, [r3, r1]
 800dd82:	4053      	eors	r3, r2
 800dd84:	b2d9      	uxtb	r1, r3
 800dd86:	7cfb      	ldrb	r3, [r7, #19]
 800dd88:	461a      	mov	r2, r3
 800dd8a:	4b1e      	ldr	r3, [pc, #120]	; (800de04 <mix_sub_columns+0x348>)
 800dd8c:	5c9a      	ldrb	r2, [r3, r2]
 800dd8e:	687b      	ldr	r3, [r7, #4]
 800dd90:	330d      	adds	r3, #13
 800dd92:	404a      	eors	r2, r1
 800dd94:	b2d2      	uxtb	r2, r2
 800dd96:	701a      	strb	r2, [r3, #0]
    dt[14] = s_box(st[12]) ^ s_box(st[1]) ^ gfm2_sb(st[6]) ^ gfm3_sb(st[11]);
 800dd98:	7d3b      	ldrb	r3, [r7, #20]
 800dd9a:	461a      	mov	r2, r3
 800dd9c:	4b19      	ldr	r3, [pc, #100]	; (800de04 <mix_sub_columns+0x348>)
 800dd9e:	5c9a      	ldrb	r2, [r3, r2]
 800dda0:	7a7b      	ldrb	r3, [r7, #9]
 800dda2:	4619      	mov	r1, r3
 800dda4:	4b17      	ldr	r3, [pc, #92]	; (800de04 <mix_sub_columns+0x348>)
 800dda6:	5c5b      	ldrb	r3, [r3, r1]
 800dda8:	4053      	eors	r3, r2
 800ddaa:	b2da      	uxtb	r2, r3
 800ddac:	7bbb      	ldrb	r3, [r7, #14]
 800ddae:	4619      	mov	r1, r3
 800ddb0:	4b15      	ldr	r3, [pc, #84]	; (800de08 <mix_sub_columns+0x34c>)
 800ddb2:	5c5b      	ldrb	r3, [r3, r1]
 800ddb4:	4053      	eors	r3, r2
 800ddb6:	b2d9      	uxtb	r1, r3
 800ddb8:	7cfb      	ldrb	r3, [r7, #19]
 800ddba:	461a      	mov	r2, r3
 800ddbc:	4b13      	ldr	r3, [pc, #76]	; (800de0c <mix_sub_columns+0x350>)
 800ddbe:	5c9a      	ldrb	r2, [r3, r2]
 800ddc0:	687b      	ldr	r3, [r7, #4]
 800ddc2:	330e      	adds	r3, #14
 800ddc4:	404a      	eors	r2, r1
 800ddc6:	b2d2      	uxtb	r2, r2
 800ddc8:	701a      	strb	r2, [r3, #0]
    dt[15] = gfm3_sb(st[12]) ^ s_box(st[1]) ^ s_box(st[6]) ^ gfm2_sb(st[11]);
 800ddca:	7d3b      	ldrb	r3, [r7, #20]
 800ddcc:	461a      	mov	r2, r3
 800ddce:	4b0f      	ldr	r3, [pc, #60]	; (800de0c <mix_sub_columns+0x350>)
 800ddd0:	5c9a      	ldrb	r2, [r3, r2]
 800ddd2:	7a7b      	ldrb	r3, [r7, #9]
 800ddd4:	4619      	mov	r1, r3
 800ddd6:	4b0b      	ldr	r3, [pc, #44]	; (800de04 <mix_sub_columns+0x348>)
 800ddd8:	5c5b      	ldrb	r3, [r3, r1]
 800ddda:	4053      	eors	r3, r2
 800dddc:	b2da      	uxtb	r2, r3
 800ddde:	7bbb      	ldrb	r3, [r7, #14]
 800dde0:	4619      	mov	r1, r3
 800dde2:	4b08      	ldr	r3, [pc, #32]	; (800de04 <mix_sub_columns+0x348>)
 800dde4:	5c5b      	ldrb	r3, [r3, r1]
 800dde6:	4053      	eors	r3, r2
 800dde8:	b2d9      	uxtb	r1, r3
 800ddea:	7cfb      	ldrb	r3, [r7, #19]
 800ddec:	461a      	mov	r2, r3
 800ddee:	4b06      	ldr	r3, [pc, #24]	; (800de08 <mix_sub_columns+0x34c>)
 800ddf0:	5c9a      	ldrb	r2, [r3, r2]
 800ddf2:	687b      	ldr	r3, [r7, #4]
 800ddf4:	330f      	adds	r3, #15
 800ddf6:	404a      	eors	r2, r1
 800ddf8:	b2d2      	uxtb	r2, r2
 800ddfa:	701a      	strb	r2, [r3, #0]
  }
 800ddfc:	bf00      	nop
 800ddfe:	3718      	adds	r7, #24
 800de00:	46bd      	mov	sp, r7
 800de02:	bd80      	pop	{r7, pc}
 800de04:	08013308 	.word	0x08013308
 800de08:	08013408 	.word	0x08013408
 800de0c:	08013508 	.word	0x08013508

0800de10 <sigfox_aes_set_key>:
#if defined( AES_ENC_PREKEYED ) || defined( AES_DEC_PREKEYED )

/*  Set the cipher key for the pre-keyed version */

return_type sigfox_aes_set_key( const uint8_t key[], length_type keylen, sigfox_aes_context ctx[1] )
{
 800de10:	b580      	push	{r7, lr}
 800de12:	b086      	sub	sp, #24
 800de14:	af00      	add	r7, sp, #0
 800de16:	60f8      	str	r0, [r7, #12]
 800de18:	460b      	mov	r3, r1
 800de1a:	607a      	str	r2, [r7, #4]
 800de1c:	72fb      	strb	r3, [r7, #11]
    uint8_t cc, rc, hi;

    switch( keylen )
 800de1e:	7afb      	ldrb	r3, [r7, #11]
 800de20:	2b18      	cmp	r3, #24
 800de22:	d009      	beq.n	800de38 <sigfox_aes_set_key+0x28>
 800de24:	2b20      	cmp	r3, #32
 800de26:	d007      	beq.n	800de38 <sigfox_aes_set_key+0x28>
 800de28:	2b10      	cmp	r3, #16
 800de2a:	d005      	beq.n	800de38 <sigfox_aes_set_key+0x28>
    case 16:
    case 24:
    case 32:
        break;
    default:
        ctx->rnd = 0;
 800de2c:	687b      	ldr	r3, [r7, #4]
 800de2e:	2200      	movs	r2, #0
 800de30:	f883 20f0 	strb.w	r2, [r3, #240]	; 0xf0
        return ( uint8_t )-1;
 800de34:	23ff      	movs	r3, #255	; 0xff
 800de36:	e0b2      	b.n	800df9e <sigfox_aes_set_key+0x18e>
        break;
 800de38:	bf00      	nop
    }
    block_copy_nn(ctx->ksch, key, keylen);
 800de3a:	687b      	ldr	r3, [r7, #4]
 800de3c:	7afa      	ldrb	r2, [r7, #11]
 800de3e:	68f9      	ldr	r1, [r7, #12]
 800de40:	4618      	mov	r0, r3
 800de42:	f7ff fc0a 	bl	800d65a <copy_block_nn>
    hi = (keylen + 28) << 2;
 800de46:	7afb      	ldrb	r3, [r7, #11]
 800de48:	331c      	adds	r3, #28
 800de4a:	b2db      	uxtb	r3, r3
 800de4c:	009b      	lsls	r3, r3, #2
 800de4e:	747b      	strb	r3, [r7, #17]
    ctx->rnd = (hi >> 4) - 1;
 800de50:	7c7b      	ldrb	r3, [r7, #17]
 800de52:	091b      	lsrs	r3, r3, #4
 800de54:	b2db      	uxtb	r3, r3
 800de56:	3b01      	subs	r3, #1
 800de58:	b2da      	uxtb	r2, r3
 800de5a:	687b      	ldr	r3, [r7, #4]
 800de5c:	f883 20f0 	strb.w	r2, [r3, #240]	; 0xf0
    for( cc = keylen, rc = 1; cc < hi; cc += 4 )
 800de60:	7afb      	ldrb	r3, [r7, #11]
 800de62:	75fb      	strb	r3, [r7, #23]
 800de64:	2301      	movs	r3, #1
 800de66:	75bb      	strb	r3, [r7, #22]
 800de68:	e093      	b.n	800df92 <sigfox_aes_set_key+0x182>
    {   uint8_t tt, t0, t1, t2, t3;

        t0 = ctx->ksch[cc - 4];
 800de6a:	7dfb      	ldrb	r3, [r7, #23]
 800de6c:	3b04      	subs	r3, #4
 800de6e:	687a      	ldr	r2, [r7, #4]
 800de70:	5cd3      	ldrb	r3, [r2, r3]
 800de72:	757b      	strb	r3, [r7, #21]
        t1 = ctx->ksch[cc - 3];
 800de74:	7dfb      	ldrb	r3, [r7, #23]
 800de76:	3b03      	subs	r3, #3
 800de78:	687a      	ldr	r2, [r7, #4]
 800de7a:	5cd3      	ldrb	r3, [r2, r3]
 800de7c:	753b      	strb	r3, [r7, #20]
        t2 = ctx->ksch[cc - 2];
 800de7e:	7dfb      	ldrb	r3, [r7, #23]
 800de80:	3b02      	subs	r3, #2
 800de82:	687a      	ldr	r2, [r7, #4]
 800de84:	5cd3      	ldrb	r3, [r2, r3]
 800de86:	74fb      	strb	r3, [r7, #19]
        t3 = ctx->ksch[cc - 1];
 800de88:	7dfb      	ldrb	r3, [r7, #23]
 800de8a:	3b01      	subs	r3, #1
 800de8c:	687a      	ldr	r2, [r7, #4]
 800de8e:	5cd3      	ldrb	r3, [r2, r3]
 800de90:	74bb      	strb	r3, [r7, #18]
        if( cc % keylen == 0 )
 800de92:	7dfb      	ldrb	r3, [r7, #23]
 800de94:	7afa      	ldrb	r2, [r7, #11]
 800de96:	fbb3 f1f2 	udiv	r1, r3, r2
 800de9a:	fb02 f201 	mul.w	r2, r2, r1
 800de9e:	1a9b      	subs	r3, r3, r2
 800dea0:	b2db      	uxtb	r3, r3
 800dea2:	2b00      	cmp	r3, #0
 800dea4:	d127      	bne.n	800def6 <sigfox_aes_set_key+0xe6>
        {
            tt = t0;
 800dea6:	7d7b      	ldrb	r3, [r7, #21]
 800dea8:	743b      	strb	r3, [r7, #16]
            t0 = s_box(t1) ^ rc;
 800deaa:	7d3b      	ldrb	r3, [r7, #20]
 800deac:	4a3e      	ldr	r2, [pc, #248]	; (800dfa8 <sigfox_aes_set_key+0x198>)
 800deae:	5cd2      	ldrb	r2, [r2, r3]
 800deb0:	7dbb      	ldrb	r3, [r7, #22]
 800deb2:	4053      	eors	r3, r2
 800deb4:	757b      	strb	r3, [r7, #21]
            t1 = s_box(t2);
 800deb6:	7cfb      	ldrb	r3, [r7, #19]
 800deb8:	4a3b      	ldr	r2, [pc, #236]	; (800dfa8 <sigfox_aes_set_key+0x198>)
 800deba:	5cd3      	ldrb	r3, [r2, r3]
 800debc:	753b      	strb	r3, [r7, #20]
            t2 = s_box(t3);
 800debe:	7cbb      	ldrb	r3, [r7, #18]
 800dec0:	4a39      	ldr	r2, [pc, #228]	; (800dfa8 <sigfox_aes_set_key+0x198>)
 800dec2:	5cd3      	ldrb	r3, [r2, r3]
 800dec4:	74fb      	strb	r3, [r7, #19]
            t3 = s_box(tt);
 800dec6:	7c3b      	ldrb	r3, [r7, #16]
 800dec8:	4a37      	ldr	r2, [pc, #220]	; (800dfa8 <sigfox_aes_set_key+0x198>)
 800deca:	5cd3      	ldrb	r3, [r2, r3]
 800decc:	74bb      	strb	r3, [r7, #18]
            rc = f2(rc);
 800dece:	7dbb      	ldrb	r3, [r7, #22]
 800ded0:	005b      	lsls	r3, r3, #1
 800ded2:	b25a      	sxtb	r2, r3
 800ded4:	7dbb      	ldrb	r3, [r7, #22]
 800ded6:	09db      	lsrs	r3, r3, #7
 800ded8:	b2db      	uxtb	r3, r3
 800deda:	4619      	mov	r1, r3
 800dedc:	0049      	lsls	r1, r1, #1
 800dede:	440b      	add	r3, r1
 800dee0:	4619      	mov	r1, r3
 800dee2:	00c8      	lsls	r0, r1, #3
 800dee4:	4619      	mov	r1, r3
 800dee6:	4603      	mov	r3, r0
 800dee8:	440b      	add	r3, r1
 800deea:	b2db      	uxtb	r3, r3
 800deec:	b25b      	sxtb	r3, r3
 800deee:	4053      	eors	r3, r2
 800def0:	b25b      	sxtb	r3, r3
 800def2:	75bb      	strb	r3, [r7, #22]
 800def4:	e01c      	b.n	800df30 <sigfox_aes_set_key+0x120>
        }
        else if( keylen > 24 && cc % keylen == 16 )
 800def6:	7afb      	ldrb	r3, [r7, #11]
 800def8:	2b18      	cmp	r3, #24
 800defa:	d919      	bls.n	800df30 <sigfox_aes_set_key+0x120>
 800defc:	7dfb      	ldrb	r3, [r7, #23]
 800defe:	7afa      	ldrb	r2, [r7, #11]
 800df00:	fbb3 f1f2 	udiv	r1, r3, r2
 800df04:	fb02 f201 	mul.w	r2, r2, r1
 800df08:	1a9b      	subs	r3, r3, r2
 800df0a:	b2db      	uxtb	r3, r3
 800df0c:	2b10      	cmp	r3, #16
 800df0e:	d10f      	bne.n	800df30 <sigfox_aes_set_key+0x120>
        {
            t0 = s_box(t0);
 800df10:	7d7b      	ldrb	r3, [r7, #21]
 800df12:	4a25      	ldr	r2, [pc, #148]	; (800dfa8 <sigfox_aes_set_key+0x198>)
 800df14:	5cd3      	ldrb	r3, [r2, r3]
 800df16:	757b      	strb	r3, [r7, #21]
            t1 = s_box(t1);
 800df18:	7d3b      	ldrb	r3, [r7, #20]
 800df1a:	4a23      	ldr	r2, [pc, #140]	; (800dfa8 <sigfox_aes_set_key+0x198>)
 800df1c:	5cd3      	ldrb	r3, [r2, r3]
 800df1e:	753b      	strb	r3, [r7, #20]
            t2 = s_box(t2);
 800df20:	7cfb      	ldrb	r3, [r7, #19]
 800df22:	4a21      	ldr	r2, [pc, #132]	; (800dfa8 <sigfox_aes_set_key+0x198>)
 800df24:	5cd3      	ldrb	r3, [r2, r3]
 800df26:	74fb      	strb	r3, [r7, #19]
            t3 = s_box(t3);
 800df28:	7cbb      	ldrb	r3, [r7, #18]
 800df2a:	4a1f      	ldr	r2, [pc, #124]	; (800dfa8 <sigfox_aes_set_key+0x198>)
 800df2c:	5cd3      	ldrb	r3, [r2, r3]
 800df2e:	74bb      	strb	r3, [r7, #18]
        }
        tt = cc - keylen;
 800df30:	7dfa      	ldrb	r2, [r7, #23]
 800df32:	7afb      	ldrb	r3, [r7, #11]
 800df34:	1ad3      	subs	r3, r2, r3
 800df36:	743b      	strb	r3, [r7, #16]
        ctx->ksch[cc + 0] = ctx->ksch[tt + 0] ^ t0;
 800df38:	7c3b      	ldrb	r3, [r7, #16]
 800df3a:	687a      	ldr	r2, [r7, #4]
 800df3c:	5cd1      	ldrb	r1, [r2, r3]
 800df3e:	7dfb      	ldrb	r3, [r7, #23]
 800df40:	7d7a      	ldrb	r2, [r7, #21]
 800df42:	404a      	eors	r2, r1
 800df44:	b2d1      	uxtb	r1, r2
 800df46:	687a      	ldr	r2, [r7, #4]
 800df48:	54d1      	strb	r1, [r2, r3]
        ctx->ksch[cc + 1] = ctx->ksch[tt + 1] ^ t1;
 800df4a:	7c3b      	ldrb	r3, [r7, #16]
 800df4c:	3301      	adds	r3, #1
 800df4e:	687a      	ldr	r2, [r7, #4]
 800df50:	5cd1      	ldrb	r1, [r2, r3]
 800df52:	7dfb      	ldrb	r3, [r7, #23]
 800df54:	3301      	adds	r3, #1
 800df56:	7d3a      	ldrb	r2, [r7, #20]
 800df58:	404a      	eors	r2, r1
 800df5a:	b2d1      	uxtb	r1, r2
 800df5c:	687a      	ldr	r2, [r7, #4]
 800df5e:	54d1      	strb	r1, [r2, r3]
        ctx->ksch[cc + 2] = ctx->ksch[tt + 2] ^ t2;
 800df60:	7c3b      	ldrb	r3, [r7, #16]
 800df62:	3302      	adds	r3, #2
 800df64:	687a      	ldr	r2, [r7, #4]
 800df66:	5cd1      	ldrb	r1, [r2, r3]
 800df68:	7dfb      	ldrb	r3, [r7, #23]
 800df6a:	3302      	adds	r3, #2
 800df6c:	7cfa      	ldrb	r2, [r7, #19]
 800df6e:	404a      	eors	r2, r1
 800df70:	b2d1      	uxtb	r1, r2
 800df72:	687a      	ldr	r2, [r7, #4]
 800df74:	54d1      	strb	r1, [r2, r3]
        ctx->ksch[cc + 3] = ctx->ksch[tt + 3] ^ t3;
 800df76:	7c3b      	ldrb	r3, [r7, #16]
 800df78:	3303      	adds	r3, #3
 800df7a:	687a      	ldr	r2, [r7, #4]
 800df7c:	5cd1      	ldrb	r1, [r2, r3]
 800df7e:	7dfb      	ldrb	r3, [r7, #23]
 800df80:	3303      	adds	r3, #3
 800df82:	7cba      	ldrb	r2, [r7, #18]
 800df84:	404a      	eors	r2, r1
 800df86:	b2d1      	uxtb	r1, r2
 800df88:	687a      	ldr	r2, [r7, #4]
 800df8a:	54d1      	strb	r1, [r2, r3]
    for( cc = keylen, rc = 1; cc < hi; cc += 4 )
 800df8c:	7dfb      	ldrb	r3, [r7, #23]
 800df8e:	3304      	adds	r3, #4
 800df90:	75fb      	strb	r3, [r7, #23]
 800df92:	7dfa      	ldrb	r2, [r7, #23]
 800df94:	7c7b      	ldrb	r3, [r7, #17]
 800df96:	429a      	cmp	r2, r3
 800df98:	f4ff af67 	bcc.w	800de6a <sigfox_aes_set_key+0x5a>
    }
    return 0;
 800df9c:	2300      	movs	r3, #0
}
 800df9e:	4618      	mov	r0, r3
 800dfa0:	3718      	adds	r7, #24
 800dfa2:	46bd      	mov	sp, r7
 800dfa4:	bd80      	pop	{r7, pc}
 800dfa6:	bf00      	nop
 800dfa8:	08013308 	.word	0x08013308

0800dfac <sigfox_aes_encrypt>:
#if defined( AES_ENC_PREKEYED )

/*  Encrypt a single block of 16 bytes */

return_type sigfox_aes_encrypt( const uint8_t in[N_BLOCK], uint8_t  out[N_BLOCK], const sigfox_aes_context ctx[1] )
{
 800dfac:	b580      	push	{r7, lr}
 800dfae:	b08a      	sub	sp, #40	; 0x28
 800dfb0:	af00      	add	r7, sp, #0
 800dfb2:	60f8      	str	r0, [r7, #12]
 800dfb4:	60b9      	str	r1, [r7, #8]
 800dfb6:	607a      	str	r2, [r7, #4]
    if( ctx->rnd )
 800dfb8:	687b      	ldr	r3, [r7, #4]
 800dfba:	f893 30f0 	ldrb.w	r3, [r3, #240]	; 0xf0
 800dfbe:	2b00      	cmp	r3, #0
 800dfc0:	d038      	beq.n	800e034 <sigfox_aes_encrypt+0x88>
    {
        uint8_t s1[N_BLOCK], r;
        copy_and_key( s1, in, ctx->ksch );
 800dfc2:	687a      	ldr	r2, [r7, #4]
 800dfc4:	f107 0314 	add.w	r3, r7, #20
 800dfc8:	68f9      	ldr	r1, [r7, #12]
 800dfca:	4618      	mov	r0, r3
 800dfcc:	f7ff fc16 	bl	800d7fc <copy_and_key>

        for( r = 1 ; r < ctx->rnd ; ++r )
 800dfd0:	2301      	movs	r3, #1
 800dfd2:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 800dfd6:	e014      	b.n	800e002 <sigfox_aes_encrypt+0x56>
#if defined( VERSION_1 )
        {
            mix_sub_columns( s1 );
 800dfd8:	f107 0314 	add.w	r3, r7, #20
 800dfdc:	4618      	mov	r0, r3
 800dfde:	f7ff fd6d 	bl	800dabc <mix_sub_columns>
            add_round_key( s1, ctx->ksch + r * N_BLOCK);
 800dfe2:	687b      	ldr	r3, [r7, #4]
 800dfe4:	f897 2027 	ldrb.w	r2, [r7, #39]	; 0x27
 800dfe8:	0112      	lsls	r2, r2, #4
 800dfea:	441a      	add	r2, r3
 800dfec:	f107 0314 	add.w	r3, r7, #20
 800dff0:	4611      	mov	r1, r2
 800dff2:	4618      	mov	r0, r3
 800dff4:	f7ff fcba 	bl	800d96c <add_round_key>
        for( r = 1 ; r < ctx->rnd ; ++r )
 800dff8:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800dffc:	3301      	adds	r3, #1
 800dffe:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 800e002:	687b      	ldr	r3, [r7, #4]
 800e004:	f893 30f0 	ldrb.w	r3, [r3, #240]	; 0xf0
 800e008:	f897 2027 	ldrb.w	r2, [r7, #39]	; 0x27
 800e00c:	429a      	cmp	r2, r3
 800e00e:	d3e3      	bcc.n	800dfd8 <sigfox_aes_encrypt+0x2c>
        {   uint8_t s2[N_BLOCK];
            mix_sub_columns( s2, s1 );
            copy_and_key( s1, s2, ctx->ksch + r * N_BLOCK);
        }
#endif
        shift_sub_rows( s1 );
 800e010:	f107 0314 	add.w	r3, r7, #20
 800e014:	4618      	mov	r0, r3
 800e016:	f7ff fcb7 	bl	800d988 <shift_sub_rows>
        copy_and_key( out, s1, ctx->ksch + r * N_BLOCK );
 800e01a:	687b      	ldr	r3, [r7, #4]
 800e01c:	f897 2027 	ldrb.w	r2, [r7, #39]	; 0x27
 800e020:	0112      	lsls	r2, r2, #4
 800e022:	441a      	add	r2, r3
 800e024:	f107 0314 	add.w	r3, r7, #20
 800e028:	4619      	mov	r1, r3
 800e02a:	68b8      	ldr	r0, [r7, #8]
 800e02c:	f7ff fbe6 	bl	800d7fc <copy_and_key>
    }
    else
        return ( uint8_t )-1;
    return 0;
 800e030:	2300      	movs	r3, #0
 800e032:	e000      	b.n	800e036 <sigfox_aes_encrypt+0x8a>
        return ( uint8_t )-1;
 800e034:	23ff      	movs	r3, #255	; 0xff
}
 800e036:	4618      	mov	r0, r3
 800e038:	3728      	adds	r7, #40	; 0x28
 800e03a:	46bd      	mov	sp, r7
 800e03c:	bd80      	pop	{r7, pc}

0800e03e <sigfox_aes_cbc_encrypt>:

/* CBC encrypt a number of blocks (input and return an IV) */

return_type sigfox_aes_cbc_encrypt( const uint8_t *in, uint8_t *out,
                         int32_t n_block, uint8_t iv[N_BLOCK], const sigfox_aes_context ctx[1] )
{
 800e03e:	b580      	push	{r7, lr}
 800e040:	b084      	sub	sp, #16
 800e042:	af00      	add	r7, sp, #0
 800e044:	60f8      	str	r0, [r7, #12]
 800e046:	60b9      	str	r1, [r7, #8]
 800e048:	607a      	str	r2, [r7, #4]
 800e04a:	603b      	str	r3, [r7, #0]

    while(n_block--)
 800e04c:	e017      	b.n	800e07e <sigfox_aes_cbc_encrypt+0x40>
    {
        xor_block(iv, in);
 800e04e:	68f9      	ldr	r1, [r7, #12]
 800e050:	6838      	ldr	r0, [r7, #0]
 800e052:	f7ff fb1c 	bl	800d68e <xor_block>
        if(sigfox_aes_encrypt(iv, iv, ctx) != EXIT_SUCCESS)
 800e056:	69ba      	ldr	r2, [r7, #24]
 800e058:	6839      	ldr	r1, [r7, #0]
 800e05a:	6838      	ldr	r0, [r7, #0]
 800e05c:	f7ff ffa6 	bl	800dfac <sigfox_aes_encrypt>
 800e060:	4603      	mov	r3, r0
 800e062:	2b00      	cmp	r3, #0
 800e064:	d001      	beq.n	800e06a <sigfox_aes_cbc_encrypt+0x2c>
            return EXIT_FAILURE;
 800e066:	2301      	movs	r3, #1
 800e068:	e00f      	b.n	800e08a <sigfox_aes_cbc_encrypt+0x4c>
        //memcpy(out, iv, N_BLOCK);
        block_copy(out, iv);
 800e06a:	6839      	ldr	r1, [r7, #0]
 800e06c:	68b8      	ldr	r0, [r7, #8]
 800e06e:	f7ff fa9b 	bl	800d5a8 <copy_block>
        in += N_BLOCK;
 800e072:	68fb      	ldr	r3, [r7, #12]
 800e074:	3310      	adds	r3, #16
 800e076:	60fb      	str	r3, [r7, #12]
        out += N_BLOCK;
 800e078:	68bb      	ldr	r3, [r7, #8]
 800e07a:	3310      	adds	r3, #16
 800e07c:	60bb      	str	r3, [r7, #8]
    while(n_block--)
 800e07e:	687b      	ldr	r3, [r7, #4]
 800e080:	1e5a      	subs	r2, r3, #1
 800e082:	607a      	str	r2, [r7, #4]
 800e084:	2b00      	cmp	r3, #0
 800e086:	d1e2      	bne.n	800e04e <sigfox_aes_cbc_encrypt+0x10>
    }
    return EXIT_SUCCESS;
 800e088:	2300      	movs	r3, #0
}
 800e08a:	4618      	mov	r0, r3
 800e08c:	3710      	adds	r7, #16
 800e08e:	46bd      	mov	sp, r7
 800e090:	bd80      	pop	{r7, pc}

0800e092 <LL_GPIO_SetOutputPin>:
{
 800e092:	b480      	push	{r7}
 800e094:	b083      	sub	sp, #12
 800e096:	af00      	add	r7, sp, #0
 800e098:	6078      	str	r0, [r7, #4]
 800e09a:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BSRR, PinMask);
 800e09c:	687b      	ldr	r3, [r7, #4]
 800e09e:	683a      	ldr	r2, [r7, #0]
 800e0a0:	619a      	str	r2, [r3, #24]
}
 800e0a2:	bf00      	nop
 800e0a4:	370c      	adds	r7, #12
 800e0a6:	46bd      	mov	sp, r7
 800e0a8:	bc80      	pop	{r7}
 800e0aa:	4770      	bx	lr

0800e0ac <LL_GPIO_ResetOutputPin>:
{
 800e0ac:	b480      	push	{r7}
 800e0ae:	b083      	sub	sp, #12
 800e0b0:	af00      	add	r7, sp, #0
 800e0b2:	6078      	str	r0, [r7, #4]
 800e0b4:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BRR, PinMask);
 800e0b6:	687b      	ldr	r3, [r7, #4]
 800e0b8:	683a      	ldr	r2, [r7, #0]
 800e0ba:	629a      	str	r2, [r3, #40]	; 0x28
}
 800e0bc:	bf00      	nop
 800e0be:	370c      	adds	r7, #12
 800e0c0:	46bd      	mov	sp, r7
 800e0c2:	bc80      	pop	{r7}
 800e0c4:	4770      	bx	lr
	...

0800e0c8 <RadioSetRxGenericConfig>:
 */
TimerEvent_t TxTimeoutTimer;
TimerEvent_t RxTimeoutTimer;
/* Exported functions ---------------------------------------------------------*/
static int32_t RadioSetRxGenericConfig( GenericModems_t modem, RxConfigGeneric_t* config, uint32_t rxContinuous, uint32_t symbTimeout)
{
 800e0c8:	b580      	push	{r7, lr}
 800e0ca:	b08a      	sub	sp, #40	; 0x28
 800e0cc:	af00      	add	r7, sp, #0
 800e0ce:	60b9      	str	r1, [r7, #8]
 800e0d0:	607a      	str	r2, [r7, #4]
 800e0d2:	603b      	str	r3, [r7, #0]
 800e0d4:	4603      	mov	r3, r0
 800e0d6:	73fb      	strb	r3, [r7, #15]
    int32_t status=0;
 800e0d8:	2300      	movs	r3, #0
 800e0da:	61fb      	str	r3, [r7, #28]
    uint8_t syncword[8]={0};
 800e0dc:	f107 0314 	add.w	r3, r7, #20
 800e0e0:	2200      	movs	r2, #0
 800e0e2:	601a      	str	r2, [r3, #0]
 800e0e4:	605a      	str	r2, [r3, #4]
    uint8_t MaxPayloadLength;
    if( rxContinuous != 0 )
 800e0e6:	687b      	ldr	r3, [r7, #4]
 800e0e8:	2b00      	cmp	r3, #0
 800e0ea:	d001      	beq.n	800e0f0 <RadioSetRxGenericConfig+0x28>
    {
        symbTimeout = 0;
 800e0ec:	2300      	movs	r3, #0
 800e0ee:	603b      	str	r3, [r7, #0]
    }
    SubgRf.RxContinuous = (rxContinuous==0)? false :true;
 800e0f0:	687b      	ldr	r3, [r7, #4]
 800e0f2:	2b00      	cmp	r3, #0
 800e0f4:	bf14      	ite	ne
 800e0f6:	2301      	movne	r3, #1
 800e0f8:	2300      	moveq	r3, #0
 800e0fa:	b2da      	uxtb	r2, r3
 800e0fc:	4bb1      	ldr	r3, [pc, #708]	; (800e3c4 <RadioSetRxGenericConfig+0x2fc>)
 800e0fe:	705a      	strb	r2, [r3, #1]

    switch( modem )
 800e100:	7bfb      	ldrb	r3, [r7, #15]
 800e102:	2b00      	cmp	r3, #0
 800e104:	d003      	beq.n	800e10e <RadioSetRxGenericConfig+0x46>
 800e106:	2b01      	cmp	r3, #1
 800e108:	f000 80aa 	beq.w	800e260 <RadioSetRxGenericConfig+0x198>

            // Timeout Max, Timeout handled directly in SetRx function
            SubgRf.RxTimeout = 0xFFFF;
            break;
        default:
            break;
 800e10c:	e155      	b.n	800e3ba <RadioSetRxGenericConfig+0x2f2>
            if ((config->fsk.BitRate== 0) || (config->fsk.PreambleLen== 0))
 800e10e:	68bb      	ldr	r3, [r7, #8]
 800e110:	68db      	ldr	r3, [r3, #12]
 800e112:	2b00      	cmp	r3, #0
 800e114:	d003      	beq.n	800e11e <RadioSetRxGenericConfig+0x56>
 800e116:	68bb      	ldr	r3, [r7, #8]
 800e118:	691b      	ldr	r3, [r3, #16]
 800e11a:	2b00      	cmp	r3, #0
 800e11c:	d102      	bne.n	800e124 <RadioSetRxGenericConfig+0x5c>
                return -1;
 800e11e:	f04f 33ff 	mov.w	r3, #4294967295
 800e122:	e14b      	b.n	800e3bc <RadioSetRxGenericConfig+0x2f4>
            if ( config->fsk.SyncWordLength>8)
 800e124:	68bb      	ldr	r3, [r7, #8]
 800e126:	7d5b      	ldrb	r3, [r3, #21]
 800e128:	2b08      	cmp	r3, #8
 800e12a:	d902      	bls.n	800e132 <RadioSetRxGenericConfig+0x6a>
                return -1;
 800e12c:	f04f 33ff 	mov.w	r3, #4294967295
 800e130:	e144      	b.n	800e3bc <RadioSetRxGenericConfig+0x2f4>
                for(int i =0; i<config->fsk.SyncWordLength; i++)
 800e132:	2300      	movs	r3, #0
 800e134:	623b      	str	r3, [r7, #32]
 800e136:	e00d      	b.n	800e154 <RadioSetRxGenericConfig+0x8c>
                    syncword[i]=config->fsk.SyncWord[i];
 800e138:	68bb      	ldr	r3, [r7, #8]
 800e13a:	699a      	ldr	r2, [r3, #24]
 800e13c:	6a3b      	ldr	r3, [r7, #32]
 800e13e:	4413      	add	r3, r2
 800e140:	7819      	ldrb	r1, [r3, #0]
 800e142:	f107 0214 	add.w	r2, r7, #20
 800e146:	6a3b      	ldr	r3, [r7, #32]
 800e148:	4413      	add	r3, r2
 800e14a:	460a      	mov	r2, r1
 800e14c:	701a      	strb	r2, [r3, #0]
                for(int i =0; i<config->fsk.SyncWordLength; i++)
 800e14e:	6a3b      	ldr	r3, [r7, #32]
 800e150:	3301      	adds	r3, #1
 800e152:	623b      	str	r3, [r7, #32]
 800e154:	68bb      	ldr	r3, [r7, #8]
 800e156:	7d5b      	ldrb	r3, [r3, #21]
 800e158:	461a      	mov	r2, r3
 800e15a:	6a3b      	ldr	r3, [r7, #32]
 800e15c:	4293      	cmp	r3, r2
 800e15e:	dbeb      	blt.n	800e138 <RadioSetRxGenericConfig+0x70>
            if( config->fsk.LengthMode == RADIO_FSK_PACKET_FIXED_LENGTH )
 800e160:	68bb      	ldr	r3, [r7, #8]
 800e162:	f893 3023 	ldrb.w	r3, [r3, #35]	; 0x23
 800e166:	2b00      	cmp	r3, #0
 800e168:	d104      	bne.n	800e174 <RadioSetRxGenericConfig+0xac>
                MaxPayloadLength = config->fsk.MaxPayloadLength;
 800e16a:	68bb      	ldr	r3, [r7, #8]
 800e16c:	69db      	ldr	r3, [r3, #28]
 800e16e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 800e172:	e002      	b.n	800e17a <RadioSetRxGenericConfig+0xb2>
                MaxPayloadLength = 0xFF;
 800e174:	23ff      	movs	r3, #255	; 0xff
 800e176:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
            SUBGRF_SetStopRxTimerOnPreambleDetect( (config->fsk.StopTimerOnPreambleDetect==0)? false:true );
 800e17a:	68bb      	ldr	r3, [r7, #8]
 800e17c:	681b      	ldr	r3, [r3, #0]
 800e17e:	2b00      	cmp	r3, #0
 800e180:	bf14      	ite	ne
 800e182:	2301      	movne	r3, #1
 800e184:	2300      	moveq	r3, #0
 800e186:	b2db      	uxtb	r3, r3
 800e188:	4618      	mov	r0, r3
 800e18a:	f001 ffc1 	bl	8010110 <SUBGRF_SetStopRxTimerOnPreambleDetect>
            SubgRf.ModulationParams.PacketType = PACKET_TYPE_GFSK;
 800e18e:	4b8d      	ldr	r3, [pc, #564]	; (800e3c4 <RadioSetRxGenericConfig+0x2fc>)
 800e190:	2200      	movs	r2, #0
 800e192:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
            SubgRf.ModulationParams.Params.Gfsk.BitRate = config->fsk.BitRate;
 800e196:	68bb      	ldr	r3, [r7, #8]
 800e198:	68db      	ldr	r3, [r3, #12]
 800e19a:	4a8a      	ldr	r2, [pc, #552]	; (800e3c4 <RadioSetRxGenericConfig+0x2fc>)
 800e19c:	63d3      	str	r3, [r2, #60]	; 0x3c
            SubgRf.ModulationParams.Params.Gfsk.ModulationShaping = (RadioModShapings_t) config->fsk.ModulationShaping;
 800e19e:	68bb      	ldr	r3, [r7, #8]
 800e1a0:	791a      	ldrb	r2, [r3, #4]
 800e1a2:	4b88      	ldr	r3, [pc, #544]	; (800e3c4 <RadioSetRxGenericConfig+0x2fc>)
 800e1a4:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
            SubgRf.ModulationParams.Params.Gfsk.Bandwidth = RadioGetFskBandwidthRegValue(config->fsk.Bandwidth);
 800e1a8:	68bb      	ldr	r3, [r7, #8]
 800e1aa:	689b      	ldr	r3, [r3, #8]
 800e1ac:	4618      	mov	r0, r3
 800e1ae:	f000 fa6f 	bl	800e690 <RadioGetFskBandwidthRegValue>
 800e1b2:	4603      	mov	r3, r0
 800e1b4:	461a      	mov	r2, r3
 800e1b6:	4b83      	ldr	r3, [pc, #524]	; (800e3c4 <RadioSetRxGenericConfig+0x2fc>)
 800e1b8:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
            SubgRf.PacketParams.PacketType = PACKET_TYPE_GFSK;
 800e1bc:	4b81      	ldr	r3, [pc, #516]	; (800e3c4 <RadioSetRxGenericConfig+0x2fc>)
 800e1be:	2200      	movs	r2, #0
 800e1c0:	739a      	strb	r2, [r3, #14]
            SubgRf.PacketParams.Params.Gfsk.PreambleLength = ( config->fsk.PreambleLen) << 3 ; // convert byte into bit
 800e1c2:	68bb      	ldr	r3, [r7, #8]
 800e1c4:	691b      	ldr	r3, [r3, #16]
 800e1c6:	b29b      	uxth	r3, r3
 800e1c8:	00db      	lsls	r3, r3, #3
 800e1ca:	b29a      	uxth	r2, r3
 800e1cc:	4b7d      	ldr	r3, [pc, #500]	; (800e3c4 <RadioSetRxGenericConfig+0x2fc>)
 800e1ce:	821a      	strh	r2, [r3, #16]
            SubgRf.PacketParams.Params.Gfsk.PreambleMinDetect = (RadioPreambleDetection_t) config->fsk.PreambleMinDetect;
 800e1d0:	68bb      	ldr	r3, [r7, #8]
 800e1d2:	7d1a      	ldrb	r2, [r3, #20]
 800e1d4:	4b7b      	ldr	r3, [pc, #492]	; (800e3c4 <RadioSetRxGenericConfig+0x2fc>)
 800e1d6:	749a      	strb	r2, [r3, #18]
            SubgRf.PacketParams.Params.Gfsk.SyncWordLength = (config->fsk.SyncWordLength) << 3; // convert byte into bit
 800e1d8:	68bb      	ldr	r3, [r7, #8]
 800e1da:	7d5b      	ldrb	r3, [r3, #21]
 800e1dc:	00db      	lsls	r3, r3, #3
 800e1de:	b2da      	uxtb	r2, r3
 800e1e0:	4b78      	ldr	r3, [pc, #480]	; (800e3c4 <RadioSetRxGenericConfig+0x2fc>)
 800e1e2:	74da      	strb	r2, [r3, #19]
            SubgRf.PacketParams.Params.Gfsk.AddrComp = (RadioAddressComp_t)config->fsk.AddrComp;
 800e1e4:	68bb      	ldr	r3, [r7, #8]
 800e1e6:	f893 2022 	ldrb.w	r2, [r3, #34]	; 0x22
 800e1ea:	4b76      	ldr	r3, [pc, #472]	; (800e3c4 <RadioSetRxGenericConfig+0x2fc>)
 800e1ec:	751a      	strb	r2, [r3, #20]
            SubgRf.PacketParams.Params.Gfsk.HeaderType = (RadioPacketLengthModes_t) config->fsk.LengthMode;
 800e1ee:	68bb      	ldr	r3, [r7, #8]
 800e1f0:	f893 2023 	ldrb.w	r2, [r3, #35]	; 0x23
 800e1f4:	4b73      	ldr	r3, [pc, #460]	; (800e3c4 <RadioSetRxGenericConfig+0x2fc>)
 800e1f6:	755a      	strb	r2, [r3, #21]
            SubgRf.PacketParams.Params.Gfsk.PayloadLength = MaxPayloadLength;
 800e1f8:	4a72      	ldr	r2, [pc, #456]	; (800e3c4 <RadioSetRxGenericConfig+0x2fc>)
 800e1fa:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800e1fe:	7593      	strb	r3, [r2, #22]
            SubgRf.PacketParams.Params.Gfsk.CrcLength = (RadioCrcTypes_t) config->fsk.CrcLength;
 800e200:	68bb      	ldr	r3, [r7, #8]
 800e202:	f893 2024 	ldrb.w	r2, [r3, #36]	; 0x24
 800e206:	4b6f      	ldr	r3, [pc, #444]	; (800e3c4 <RadioSetRxGenericConfig+0x2fc>)
 800e208:	75da      	strb	r2, [r3, #23]
            SubgRf.PacketParams.Params.Gfsk.DcFree = (RadioDcFree_t) config->fsk.Whitening;
 800e20a:	68bb      	ldr	r3, [r7, #8]
 800e20c:	f893 2028 	ldrb.w	r2, [r3, #40]	; 0x28
 800e210:	4b6c      	ldr	r3, [pc, #432]	; (800e3c4 <RadioSetRxGenericConfig+0x2fc>)
 800e212:	761a      	strb	r2, [r3, #24]
            RadioStandby( );
 800e214:	f001 f8fd 	bl	800f412 <RadioStandby>
            RadioSetModem(  MODEM_FSK );
 800e218:	2000      	movs	r0, #0
 800e21a:	f000 facb 	bl	800e7b4 <RadioSetModem>
            SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
 800e21e:	486a      	ldr	r0, [pc, #424]	; (800e3c8 <RadioSetRxGenericConfig+0x300>)
 800e220:	f002 f9ba 	bl	8010598 <SUBGRF_SetModulationParams>
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 800e224:	4869      	ldr	r0, [pc, #420]	; (800e3cc <RadioSetRxGenericConfig+0x304>)
 800e226:	f002 fa7f 	bl	8010728 <SUBGRF_SetPacketParams>
            SUBGRF_SetSyncWord( syncword );
 800e22a:	f107 0314 	add.w	r3, r7, #20
 800e22e:	4618      	mov	r0, r3
 800e230:	f001 fd91 	bl	800fd56 <SUBGRF_SetSyncWord>
            SUBGRF_SetWhiteningSeed( config->fsk.whiteSeed );
 800e234:	68bb      	ldr	r3, [r7, #8]
 800e236:	8c1b      	ldrh	r3, [r3, #32]
 800e238:	4618      	mov	r0, r3
 800e23a:	f001 fddb 	bl	800fdf4 <SUBGRF_SetWhiteningSeed>
            SUBGRF_SetCrcPolynomial(config->fsk.CrcPolynomial );
 800e23e:	68bb      	ldr	r3, [r7, #8]
 800e240:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800e242:	4618      	mov	r0, r3
 800e244:	f001 fdb6 	bl	800fdb4 <SUBGRF_SetCrcPolynomial>
            SubgRf.RxTimeout = ( uint32_t )( (symbTimeout * 1000* 8 )/config->fsk.BitRate );
 800e248:	683b      	ldr	r3, [r7, #0]
 800e24a:	f44f 52fa 	mov.w	r2, #8000	; 0x1f40
 800e24e:	fb02 f203 	mul.w	r2, r2, r3
 800e252:	68bb      	ldr	r3, [r7, #8]
 800e254:	68db      	ldr	r3, [r3, #12]
 800e256:	fbb2 f3f3 	udiv	r3, r2, r3
 800e25a:	4a5a      	ldr	r2, [pc, #360]	; (800e3c4 <RadioSetRxGenericConfig+0x2fc>)
 800e25c:	6093      	str	r3, [r2, #8]
            break;
 800e25e:	e0ac      	b.n	800e3ba <RadioSetRxGenericConfig+0x2f2>
            if  (config->lora.PreambleLen== 0)
 800e260:	68bb      	ldr	r3, [r7, #8]
 800e262:	8e9b      	ldrh	r3, [r3, #52]	; 0x34
 800e264:	2b00      	cmp	r3, #0
 800e266:	d102      	bne.n	800e26e <RadioSetRxGenericConfig+0x1a6>
                return -1;
 800e268:	f04f 33ff 	mov.w	r3, #4294967295
 800e26c:	e0a6      	b.n	800e3bc <RadioSetRxGenericConfig+0x2f4>
            if( config->lora.LengthMode == RADIO_LORA_PACKET_FIXED_LENGTH )
 800e26e:	68bb      	ldr	r3, [r7, #8]
 800e270:	f893 3036 	ldrb.w	r3, [r3, #54]	; 0x36
 800e274:	2b01      	cmp	r3, #1
 800e276:	d104      	bne.n	800e282 <RadioSetRxGenericConfig+0x1ba>
                MaxPayloadLength = config->fsk.MaxPayloadLength;
 800e278:	68bb      	ldr	r3, [r7, #8]
 800e27a:	69db      	ldr	r3, [r3, #28]
 800e27c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 800e280:	e002      	b.n	800e288 <RadioSetRxGenericConfig+0x1c0>
                MaxPayloadLength = 0xFF;
 800e282:	23ff      	movs	r3, #255	; 0xff
 800e284:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
            SUBGRF_SetStopRxTimerOnPreambleDetect(  (config->lora.StopTimerOnPreambleDetect==0)? false:true  );
 800e288:	68bb      	ldr	r3, [r7, #8]
 800e28a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800e28c:	2b00      	cmp	r3, #0
 800e28e:	bf14      	ite	ne
 800e290:	2301      	movne	r3, #1
 800e292:	2300      	moveq	r3, #0
 800e294:	b2db      	uxtb	r3, r3
 800e296:	4618      	mov	r0, r3
 800e298:	f001 ff3a 	bl	8010110 <SUBGRF_SetStopRxTimerOnPreambleDetect>
            SUBGRF_SetLoRaSymbNumTimeout( symbTimeout );
 800e29c:	683b      	ldr	r3, [r7, #0]
 800e29e:	b2db      	uxtb	r3, r3
 800e2a0:	4618      	mov	r0, r3
 800e2a2:	f001 ff47 	bl	8010134 <SUBGRF_SetLoRaSymbNumTimeout>
            SubgRf.ModulationParams.PacketType = PACKET_TYPE_LORA;
 800e2a6:	4b47      	ldr	r3, [pc, #284]	; (800e3c4 <RadioSetRxGenericConfig+0x2fc>)
 800e2a8:	2201      	movs	r2, #1
 800e2aa:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
            SubgRf.ModulationParams.Params.LoRa.SpreadingFactor = (RadioLoRaSpreadingFactors_t) config->lora.SpreadingFactor;
 800e2ae:	68bb      	ldr	r3, [r7, #8]
 800e2b0:	f893 2030 	ldrb.w	r2, [r3, #48]	; 0x30
 800e2b4:	4b43      	ldr	r3, [pc, #268]	; (800e3c4 <RadioSetRxGenericConfig+0x2fc>)
 800e2b6:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
            SubgRf.ModulationParams.Params.LoRa.Bandwidth = (RadioLoRaBandwidths_t) config->lora.Bandwidth;
 800e2ba:	68bb      	ldr	r3, [r7, #8]
 800e2bc:	f893 2031 	ldrb.w	r2, [r3, #49]	; 0x31
 800e2c0:	4b40      	ldr	r3, [pc, #256]	; (800e3c4 <RadioSetRxGenericConfig+0x2fc>)
 800e2c2:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
            SubgRf.ModulationParams.Params.LoRa.CodingRate = (RadioLoRaCodingRates_t) config->lora.Coderate;
 800e2c6:	68bb      	ldr	r3, [r7, #8]
 800e2c8:	f893 2032 	ldrb.w	r2, [r3, #50]	; 0x32
 800e2cc:	4b3d      	ldr	r3, [pc, #244]	; (800e3c4 <RadioSetRxGenericConfig+0x2fc>)
 800e2ce:	f883 2052 	strb.w	r2, [r3, #82]	; 0x52
            switch (config->lora.LowDatarateOptimize)
 800e2d2:	68bb      	ldr	r3, [r7, #8]
 800e2d4:	f893 3033 	ldrb.w	r3, [r3, #51]	; 0x33
 800e2d8:	2b01      	cmp	r3, #1
 800e2da:	d009      	beq.n	800e2f0 <RadioSetRxGenericConfig+0x228>
 800e2dc:	2b02      	cmp	r3, #2
 800e2de:	d00c      	beq.n	800e2fa <RadioSetRxGenericConfig+0x232>
 800e2e0:	2b00      	cmp	r3, #0
 800e2e2:	d000      	beq.n	800e2e6 <RadioSetRxGenericConfig+0x21e>
                break;
 800e2e4:	e01d      	b.n	800e322 <RadioSetRxGenericConfig+0x25a>
                SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 0;
 800e2e6:	4b37      	ldr	r3, [pc, #220]	; (800e3c4 <RadioSetRxGenericConfig+0x2fc>)
 800e2e8:	2200      	movs	r2, #0
 800e2ea:	f883 2053 	strb.w	r2, [r3, #83]	; 0x53
                break;
 800e2ee:	e018      	b.n	800e322 <RadioSetRxGenericConfig+0x25a>
                SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 1;
 800e2f0:	4b34      	ldr	r3, [pc, #208]	; (800e3c4 <RadioSetRxGenericConfig+0x2fc>)
 800e2f2:	2201      	movs	r2, #1
 800e2f4:	f883 2053 	strb.w	r2, [r3, #83]	; 0x53
                break;
 800e2f8:	e013      	b.n	800e322 <RadioSetRxGenericConfig+0x25a>
                if ((config->lora.SpreadingFactor==RADIO_LORA_SF11) || (config->lora.SpreadingFactor==RADIO_LORA_SF12))
 800e2fa:	68bb      	ldr	r3, [r7, #8]
 800e2fc:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 800e300:	2b0b      	cmp	r3, #11
 800e302:	d004      	beq.n	800e30e <RadioSetRxGenericConfig+0x246>
 800e304:	68bb      	ldr	r3, [r7, #8]
 800e306:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 800e30a:	2b0c      	cmp	r3, #12
 800e30c:	d104      	bne.n	800e318 <RadioSetRxGenericConfig+0x250>
                  SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 1;
 800e30e:	4b2d      	ldr	r3, [pc, #180]	; (800e3c4 <RadioSetRxGenericConfig+0x2fc>)
 800e310:	2201      	movs	r2, #1
 800e312:	f883 2053 	strb.w	r2, [r3, #83]	; 0x53
                break;
 800e316:	e003      	b.n	800e320 <RadioSetRxGenericConfig+0x258>
                  SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 0;
 800e318:	4b2a      	ldr	r3, [pc, #168]	; (800e3c4 <RadioSetRxGenericConfig+0x2fc>)
 800e31a:	2200      	movs	r2, #0
 800e31c:	f883 2053 	strb.w	r2, [r3, #83]	; 0x53
                break;
 800e320:	bf00      	nop
            SubgRf.PacketParams.PacketType = PACKET_TYPE_LORA;
 800e322:	4b28      	ldr	r3, [pc, #160]	; (800e3c4 <RadioSetRxGenericConfig+0x2fc>)
 800e324:	2201      	movs	r2, #1
 800e326:	739a      	strb	r2, [r3, #14]
            SubgRf.PacketParams.Params.LoRa.PreambleLength = config->lora.PreambleLen;
 800e328:	68bb      	ldr	r3, [r7, #8]
 800e32a:	8e9a      	ldrh	r2, [r3, #52]	; 0x34
 800e32c:	4b25      	ldr	r3, [pc, #148]	; (800e3c4 <RadioSetRxGenericConfig+0x2fc>)
 800e32e:	839a      	strh	r2, [r3, #28]
            SubgRf.PacketParams.Params.LoRa.HeaderType = (RadioLoRaPacketLengthsMode_t) config->lora.LengthMode;
 800e330:	68bb      	ldr	r3, [r7, #8]
 800e332:	f893 2036 	ldrb.w	r2, [r3, #54]	; 0x36
 800e336:	4b23      	ldr	r3, [pc, #140]	; (800e3c4 <RadioSetRxGenericConfig+0x2fc>)
 800e338:	779a      	strb	r2, [r3, #30]
            SubgRf.PacketParams.Params.LoRa.PayloadLength = MaxPayloadLength;
 800e33a:	4a22      	ldr	r2, [pc, #136]	; (800e3c4 <RadioSetRxGenericConfig+0x2fc>)
 800e33c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800e340:	77d3      	strb	r3, [r2, #31]
            SubgRf.PacketParams.Params.LoRa.CrcMode = (RadioLoRaCrcModes_t) config->lora.CrcMode;
 800e342:	68bb      	ldr	r3, [r7, #8]
 800e344:	f893 2038 	ldrb.w	r2, [r3, #56]	; 0x38
 800e348:	4b1e      	ldr	r3, [pc, #120]	; (800e3c4 <RadioSetRxGenericConfig+0x2fc>)
 800e34a:	f883 2020 	strb.w	r2, [r3, #32]
            SubgRf.PacketParams.Params.LoRa.InvertIQ = (RadioLoRaIQModes_t) config->lora.IqInverted;
 800e34e:	68bb      	ldr	r3, [r7, #8]
 800e350:	f893 2039 	ldrb.w	r2, [r3, #57]	; 0x39
 800e354:	4b1b      	ldr	r3, [pc, #108]	; (800e3c4 <RadioSetRxGenericConfig+0x2fc>)
 800e356:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
            RadioStandby( );
 800e35a:	f001 f85a 	bl	800f412 <RadioStandby>
            RadioSetModem( MODEM_LORA );
 800e35e:	2001      	movs	r0, #1
 800e360:	f000 fa28 	bl	800e7b4 <RadioSetModem>
            SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
 800e364:	4818      	ldr	r0, [pc, #96]	; (800e3c8 <RadioSetRxGenericConfig+0x300>)
 800e366:	f002 f917 	bl	8010598 <SUBGRF_SetModulationParams>
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 800e36a:	4818      	ldr	r0, [pc, #96]	; (800e3cc <RadioSetRxGenericConfig+0x304>)
 800e36c:	f002 f9dc 	bl	8010728 <SUBGRF_SetPacketParams>
            if( SubgRf.PacketParams.Params.LoRa.InvertIQ == LORA_IQ_INVERTED )
 800e370:	4b14      	ldr	r3, [pc, #80]	; (800e3c4 <RadioSetRxGenericConfig+0x2fc>)
 800e372:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 800e376:	2b01      	cmp	r3, #1
 800e378:	d10d      	bne.n	800e396 <RadioSetRxGenericConfig+0x2ce>
                SUBGRF_WriteRegister( 0x0736, SUBGRF_ReadRegister( 0x0736 ) & ~( 1 << 2 ) );
 800e37a:	f240 7036 	movw	r0, #1846	; 0x736
 800e37e:	f002 fb39 	bl	80109f4 <SUBGRF_ReadRegister>
 800e382:	4603      	mov	r3, r0
 800e384:	f023 0304 	bic.w	r3, r3, #4
 800e388:	b2db      	uxtb	r3, r3
 800e38a:	4619      	mov	r1, r3
 800e38c:	f240 7036 	movw	r0, #1846	; 0x736
 800e390:	f002 fb1c 	bl	80109cc <SUBGRF_WriteRegister>
 800e394:	e00c      	b.n	800e3b0 <RadioSetRxGenericConfig+0x2e8>
                SUBGRF_WriteRegister( 0x0736, SUBGRF_ReadRegister( 0x0736 ) | ( 1 << 2 ) );
 800e396:	f240 7036 	movw	r0, #1846	; 0x736
 800e39a:	f002 fb2b 	bl	80109f4 <SUBGRF_ReadRegister>
 800e39e:	4603      	mov	r3, r0
 800e3a0:	f043 0304 	orr.w	r3, r3, #4
 800e3a4:	b2db      	uxtb	r3, r3
 800e3a6:	4619      	mov	r1, r3
 800e3a8:	f240 7036 	movw	r0, #1846	; 0x736
 800e3ac:	f002 fb0e 	bl	80109cc <SUBGRF_WriteRegister>
            SubgRf.RxTimeout = 0xFFFF;
 800e3b0:	4b04      	ldr	r3, [pc, #16]	; (800e3c4 <RadioSetRxGenericConfig+0x2fc>)
 800e3b2:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800e3b6:	609a      	str	r2, [r3, #8]
            break;
 800e3b8:	bf00      	nop
    }
    return status;
 800e3ba:	69fb      	ldr	r3, [r7, #28]
}
 800e3bc:	4618      	mov	r0, r3
 800e3be:	3728      	adds	r7, #40	; 0x28
 800e3c0:	46bd      	mov	sp, r7
 800e3c2:	bd80      	pop	{r7, pc}
 800e3c4:	20000e54 	.word	0x20000e54
 800e3c8:	20000e8c 	.word	0x20000e8c
 800e3cc:	20000e62 	.word	0x20000e62

0800e3d0 <RadioSetTxGenericConfig>:

static int32_t RadioSetTxGenericConfig( GenericModems_t modem, TxConfigGeneric_t* config, int8_t power, uint32_t timeout )
{
 800e3d0:	b580      	push	{r7, lr}
 800e3d2:	b088      	sub	sp, #32
 800e3d4:	af00      	add	r7, sp, #0
 800e3d6:	60b9      	str	r1, [r7, #8]
 800e3d8:	607b      	str	r3, [r7, #4]
 800e3da:	4603      	mov	r3, r0
 800e3dc:	73fb      	strb	r3, [r7, #15]
 800e3de:	4613      	mov	r3, r2
 800e3e0:	73bb      	strb	r3, [r7, #14]
  uint8_t syncword[8]={0};
 800e3e2:	f107 0314 	add.w	r3, r7, #20
 800e3e6:	2200      	movs	r2, #0
 800e3e8:	601a      	str	r2, [r3, #0]
 800e3ea:	605a      	str	r2, [r3, #4]
    switch( modem )
 800e3ec:	7bfb      	ldrb	r3, [r7, #15]
 800e3ee:	2b01      	cmp	r3, #1
 800e3f0:	f000 8088 	beq.w	800e504 <RadioSetTxGenericConfig+0x134>
 800e3f4:	2b02      	cmp	r3, #2
 800e3f6:	f000 8113 	beq.w	800e620 <RadioSetTxGenericConfig+0x250>
 800e3fa:	2b00      	cmp	r3, #0
 800e3fc:	d000      	beq.n	800e400 <RadioSetTxGenericConfig+0x30>
            SubgRf.ModulationParams.Params.Bpsk.BitRate           = config->bpsk.BitRate;
            SubgRf.ModulationParams.Params.Bpsk.ModulationShaping = MOD_SHAPING_DBPSK;
            SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
            break;
        default:
            break;
 800e3fe:	e12e      	b.n	800e65e <RadioSetTxGenericConfig+0x28e>
            if ((config->fsk.BitRate== 0) || (config->fsk.PreambleLen== 0))
 800e400:	68bb      	ldr	r3, [r7, #8]
 800e402:	689b      	ldr	r3, [r3, #8]
 800e404:	2b00      	cmp	r3, #0
 800e406:	d003      	beq.n	800e410 <RadioSetTxGenericConfig+0x40>
 800e408:	68bb      	ldr	r3, [r7, #8]
 800e40a:	691b      	ldr	r3, [r3, #16]
 800e40c:	2b00      	cmp	r3, #0
 800e40e:	d102      	bne.n	800e416 <RadioSetTxGenericConfig+0x46>
                return -1;
 800e410:	f04f 33ff 	mov.w	r3, #4294967295
 800e414:	e131      	b.n	800e67a <RadioSetTxGenericConfig+0x2aa>
            if ( config->fsk.SyncWordLength>8)
 800e416:	68bb      	ldr	r3, [r7, #8]
 800e418:	7d1b      	ldrb	r3, [r3, #20]
 800e41a:	2b08      	cmp	r3, #8
 800e41c:	d902      	bls.n	800e424 <RadioSetTxGenericConfig+0x54>
                return -1;
 800e41e:	f04f 33ff 	mov.w	r3, #4294967295
 800e422:	e12a      	b.n	800e67a <RadioSetTxGenericConfig+0x2aa>
                for(int i =0; i<config->fsk.SyncWordLength; i++)
 800e424:	2300      	movs	r3, #0
 800e426:	61fb      	str	r3, [r7, #28]
 800e428:	e00d      	b.n	800e446 <RadioSetTxGenericConfig+0x76>
                    syncword[i]=config->fsk.SyncWord[i];
 800e42a:	68bb      	ldr	r3, [r7, #8]
 800e42c:	699a      	ldr	r2, [r3, #24]
 800e42e:	69fb      	ldr	r3, [r7, #28]
 800e430:	4413      	add	r3, r2
 800e432:	7819      	ldrb	r1, [r3, #0]
 800e434:	f107 0214 	add.w	r2, r7, #20
 800e438:	69fb      	ldr	r3, [r7, #28]
 800e43a:	4413      	add	r3, r2
 800e43c:	460a      	mov	r2, r1
 800e43e:	701a      	strb	r2, [r3, #0]
                for(int i =0; i<config->fsk.SyncWordLength; i++)
 800e440:	69fb      	ldr	r3, [r7, #28]
 800e442:	3301      	adds	r3, #1
 800e444:	61fb      	str	r3, [r7, #28]
 800e446:	68bb      	ldr	r3, [r7, #8]
 800e448:	7d1b      	ldrb	r3, [r3, #20]
 800e44a:	461a      	mov	r2, r3
 800e44c:	69fb      	ldr	r3, [r7, #28]
 800e44e:	4293      	cmp	r3, r2
 800e450:	dbeb      	blt.n	800e42a <RadioSetTxGenericConfig+0x5a>
            SubgRf.ModulationParams.PacketType = PACKET_TYPE_GFSK;
 800e452:	4b8c      	ldr	r3, [pc, #560]	; (800e684 <RadioSetTxGenericConfig+0x2b4>)
 800e454:	2200      	movs	r2, #0
 800e456:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
            SubgRf.ModulationParams.Params.Gfsk.BitRate = config->fsk.BitRate;
 800e45a:	68bb      	ldr	r3, [r7, #8]
 800e45c:	689b      	ldr	r3, [r3, #8]
 800e45e:	4a89      	ldr	r2, [pc, #548]	; (800e684 <RadioSetTxGenericConfig+0x2b4>)
 800e460:	63d3      	str	r3, [r2, #60]	; 0x3c
            SubgRf.ModulationParams.Params.Gfsk.ModulationShaping = (RadioModShapings_t) config->fsk.ModulationShaping;
 800e462:	68bb      	ldr	r3, [r7, #8]
 800e464:	781a      	ldrb	r2, [r3, #0]
 800e466:	4b87      	ldr	r3, [pc, #540]	; (800e684 <RadioSetTxGenericConfig+0x2b4>)
 800e468:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
            SubgRf.ModulationParams.Params.Gfsk.Bandwidth = RadioGetFskBandwidthRegValue( config->fsk.Bandwidth );
 800e46c:	68bb      	ldr	r3, [r7, #8]
 800e46e:	685b      	ldr	r3, [r3, #4]
 800e470:	4618      	mov	r0, r3
 800e472:	f000 f90d 	bl	800e690 <RadioGetFskBandwidthRegValue>
 800e476:	4603      	mov	r3, r0
 800e478:	461a      	mov	r2, r3
 800e47a:	4b82      	ldr	r3, [pc, #520]	; (800e684 <RadioSetTxGenericConfig+0x2b4>)
 800e47c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
            SubgRf.ModulationParams.Params.Gfsk.Fdev = config->fsk.FrequencyDeviation;
 800e480:	68bb      	ldr	r3, [r7, #8]
 800e482:	68db      	ldr	r3, [r3, #12]
 800e484:	4a7f      	ldr	r2, [pc, #508]	; (800e684 <RadioSetTxGenericConfig+0x2b4>)
 800e486:	6413      	str	r3, [r2, #64]	; 0x40
            SubgRf.PacketParams.PacketType = PACKET_TYPE_GFSK;
 800e488:	4b7e      	ldr	r3, [pc, #504]	; (800e684 <RadioSetTxGenericConfig+0x2b4>)
 800e48a:	2200      	movs	r2, #0
 800e48c:	739a      	strb	r2, [r3, #14]
            SubgRf.PacketParams.Params.Gfsk.PreambleLength = ( config->fsk.PreambleLen << 3 ); // convert byte into bit
 800e48e:	68bb      	ldr	r3, [r7, #8]
 800e490:	691b      	ldr	r3, [r3, #16]
 800e492:	b29b      	uxth	r3, r3
 800e494:	00db      	lsls	r3, r3, #3
 800e496:	b29a      	uxth	r2, r3
 800e498:	4b7a      	ldr	r3, [pc, #488]	; (800e684 <RadioSetTxGenericConfig+0x2b4>)
 800e49a:	821a      	strh	r2, [r3, #16]
            SubgRf.PacketParams.Params.Gfsk.PreambleMinDetect = RADIO_PREAMBLE_DETECTOR_08_BITS; //don't care in tx
 800e49c:	4b79      	ldr	r3, [pc, #484]	; (800e684 <RadioSetTxGenericConfig+0x2b4>)
 800e49e:	2204      	movs	r2, #4
 800e4a0:	749a      	strb	r2, [r3, #18]
            SubgRf.PacketParams.Params.Gfsk.SyncWordLength = (config->fsk.SyncWordLength ) << 3 ; // convert byte into bit
 800e4a2:	68bb      	ldr	r3, [r7, #8]
 800e4a4:	7d1b      	ldrb	r3, [r3, #20]
 800e4a6:	00db      	lsls	r3, r3, #3
 800e4a8:	b2da      	uxtb	r2, r3
 800e4aa:	4b76      	ldr	r3, [pc, #472]	; (800e684 <RadioSetTxGenericConfig+0x2b4>)
 800e4ac:	74da      	strb	r2, [r3, #19]
            SubgRf.PacketParams.Params.Gfsk.AddrComp = RADIO_ADDRESSCOMP_FILT_OFF; /*don't care in tx*/
 800e4ae:	4b75      	ldr	r3, [pc, #468]	; (800e684 <RadioSetTxGenericConfig+0x2b4>)
 800e4b0:	2200      	movs	r2, #0
 800e4b2:	751a      	strb	r2, [r3, #20]
            SubgRf.PacketParams.Params.Gfsk.HeaderType = (RadioPacketLengthModes_t) config->fsk.HeaderType;
 800e4b4:	68bb      	ldr	r3, [r7, #8]
 800e4b6:	7f9a      	ldrb	r2, [r3, #30]
 800e4b8:	4b72      	ldr	r3, [pc, #456]	; (800e684 <RadioSetTxGenericConfig+0x2b4>)
 800e4ba:	755a      	strb	r2, [r3, #21]
            SubgRf.PacketParams.Params.Gfsk.CrcLength = (RadioCrcTypes_t) config->fsk.CrcLength;
 800e4bc:	68bb      	ldr	r3, [r7, #8]
 800e4be:	7fda      	ldrb	r2, [r3, #31]
 800e4c0:	4b70      	ldr	r3, [pc, #448]	; (800e684 <RadioSetTxGenericConfig+0x2b4>)
 800e4c2:	75da      	strb	r2, [r3, #23]
            SubgRf.PacketParams.Params.Gfsk.DcFree = (RadioDcFree_t) config->fsk.Whitening;
 800e4c4:	68bb      	ldr	r3, [r7, #8]
 800e4c6:	f893 2022 	ldrb.w	r2, [r3, #34]	; 0x22
 800e4ca:	4b6e      	ldr	r3, [pc, #440]	; (800e684 <RadioSetTxGenericConfig+0x2b4>)
 800e4cc:	761a      	strb	r2, [r3, #24]
            RadioStandby( );
 800e4ce:	f000 ffa0 	bl	800f412 <RadioStandby>
            RadioSetModem( MODEM_FSK );
 800e4d2:	2000      	movs	r0, #0
 800e4d4:	f000 f96e 	bl	800e7b4 <RadioSetModem>
            SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
 800e4d8:	486b      	ldr	r0, [pc, #428]	; (800e688 <RadioSetTxGenericConfig+0x2b8>)
 800e4da:	f002 f85d 	bl	8010598 <SUBGRF_SetModulationParams>
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 800e4de:	486b      	ldr	r0, [pc, #428]	; (800e68c <RadioSetTxGenericConfig+0x2bc>)
 800e4e0:	f002 f922 	bl	8010728 <SUBGRF_SetPacketParams>
            SUBGRF_SetSyncWord( syncword );
 800e4e4:	f107 0314 	add.w	r3, r7, #20
 800e4e8:	4618      	mov	r0, r3
 800e4ea:	f001 fc34 	bl	800fd56 <SUBGRF_SetSyncWord>
            SUBGRF_SetWhiteningSeed( config->fsk.whiteSeed );
 800e4ee:	68bb      	ldr	r3, [r7, #8]
 800e4f0:	8b9b      	ldrh	r3, [r3, #28]
 800e4f2:	4618      	mov	r0, r3
 800e4f4:	f001 fc7e 	bl	800fdf4 <SUBGRF_SetWhiteningSeed>
            SUBGRF_SetCrcPolynomial(config->fsk.CrcPolynomial );
 800e4f8:	68bb      	ldr	r3, [r7, #8]
 800e4fa:	8c1b      	ldrh	r3, [r3, #32]
 800e4fc:	4618      	mov	r0, r3
 800e4fe:	f001 fc59 	bl	800fdb4 <SUBGRF_SetCrcPolynomial>
            break;
 800e502:	e0ac      	b.n	800e65e <RadioSetTxGenericConfig+0x28e>
            SubgRf.ModulationParams.PacketType = PACKET_TYPE_LORA;
 800e504:	4b5f      	ldr	r3, [pc, #380]	; (800e684 <RadioSetTxGenericConfig+0x2b4>)
 800e506:	2201      	movs	r2, #1
 800e508:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
            SubgRf.ModulationParams.Params.LoRa.SpreadingFactor = ( RadioLoRaSpreadingFactors_t ) config->lora.SpreadingFactor;
 800e50c:	68bb      	ldr	r3, [r7, #8]
 800e50e:	f893 2024 	ldrb.w	r2, [r3, #36]	; 0x24
 800e512:	4b5c      	ldr	r3, [pc, #368]	; (800e684 <RadioSetTxGenericConfig+0x2b4>)
 800e514:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
            SubgRf.ModulationParams.Params.LoRa.Bandwidth = (RadioLoRaBandwidths_t) config->lora.Bandwidth;
 800e518:	68bb      	ldr	r3, [r7, #8]
 800e51a:	f893 2025 	ldrb.w	r2, [r3, #37]	; 0x25
 800e51e:	4b59      	ldr	r3, [pc, #356]	; (800e684 <RadioSetTxGenericConfig+0x2b4>)
 800e520:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
            SubgRf.ModulationParams.Params.LoRa.CodingRate = (RadioLoRaCodingRates_t) config->lora.Coderate;
 800e524:	68bb      	ldr	r3, [r7, #8]
 800e526:	f893 2026 	ldrb.w	r2, [r3, #38]	; 0x26
 800e52a:	4b56      	ldr	r3, [pc, #344]	; (800e684 <RadioSetTxGenericConfig+0x2b4>)
 800e52c:	f883 2052 	strb.w	r2, [r3, #82]	; 0x52
            switch (config->lora.LowDatarateOptimize)
 800e530:	68bb      	ldr	r3, [r7, #8]
 800e532:	f893 3027 	ldrb.w	r3, [r3, #39]	; 0x27
 800e536:	2b01      	cmp	r3, #1
 800e538:	d009      	beq.n	800e54e <RadioSetTxGenericConfig+0x17e>
 800e53a:	2b02      	cmp	r3, #2
 800e53c:	d00c      	beq.n	800e558 <RadioSetTxGenericConfig+0x188>
 800e53e:	2b00      	cmp	r3, #0
 800e540:	d000      	beq.n	800e544 <RadioSetTxGenericConfig+0x174>
                break;
 800e542:	e01d      	b.n	800e580 <RadioSetTxGenericConfig+0x1b0>
                SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 0;
 800e544:	4b4f      	ldr	r3, [pc, #316]	; (800e684 <RadioSetTxGenericConfig+0x2b4>)
 800e546:	2200      	movs	r2, #0
 800e548:	f883 2053 	strb.w	r2, [r3, #83]	; 0x53
                break;
 800e54c:	e018      	b.n	800e580 <RadioSetTxGenericConfig+0x1b0>
                SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 1;
 800e54e:	4b4d      	ldr	r3, [pc, #308]	; (800e684 <RadioSetTxGenericConfig+0x2b4>)
 800e550:	2201      	movs	r2, #1
 800e552:	f883 2053 	strb.w	r2, [r3, #83]	; 0x53
                break;
 800e556:	e013      	b.n	800e580 <RadioSetTxGenericConfig+0x1b0>
                if ((config->lora.SpreadingFactor==RADIO_LORA_SF11) || (config->lora.SpreadingFactor==RADIO_LORA_SF12))
 800e558:	68bb      	ldr	r3, [r7, #8]
 800e55a:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 800e55e:	2b0b      	cmp	r3, #11
 800e560:	d004      	beq.n	800e56c <RadioSetTxGenericConfig+0x19c>
 800e562:	68bb      	ldr	r3, [r7, #8]
 800e564:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 800e568:	2b0c      	cmp	r3, #12
 800e56a:	d104      	bne.n	800e576 <RadioSetTxGenericConfig+0x1a6>
                  SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 1;
 800e56c:	4b45      	ldr	r3, [pc, #276]	; (800e684 <RadioSetTxGenericConfig+0x2b4>)
 800e56e:	2201      	movs	r2, #1
 800e570:	f883 2053 	strb.w	r2, [r3, #83]	; 0x53
                break;
 800e574:	e003      	b.n	800e57e <RadioSetTxGenericConfig+0x1ae>
                  SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 0;
 800e576:	4b43      	ldr	r3, [pc, #268]	; (800e684 <RadioSetTxGenericConfig+0x2b4>)
 800e578:	2200      	movs	r2, #0
 800e57a:	f883 2053 	strb.w	r2, [r3, #83]	; 0x53
                break;
 800e57e:	bf00      	nop
            SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = (config->lora.LowDatarateOptimize==0)?0:1;
 800e580:	68bb      	ldr	r3, [r7, #8]
 800e582:	f893 3027 	ldrb.w	r3, [r3, #39]	; 0x27
 800e586:	2b00      	cmp	r3, #0
 800e588:	bf14      	ite	ne
 800e58a:	2301      	movne	r3, #1
 800e58c:	2300      	moveq	r3, #0
 800e58e:	b2db      	uxtb	r3, r3
 800e590:	461a      	mov	r2, r3
 800e592:	4b3c      	ldr	r3, [pc, #240]	; (800e684 <RadioSetTxGenericConfig+0x2b4>)
 800e594:	f883 2053 	strb.w	r2, [r3, #83]	; 0x53
            SubgRf.PacketParams.PacketType = PACKET_TYPE_LORA;
 800e598:	4b3a      	ldr	r3, [pc, #232]	; (800e684 <RadioSetTxGenericConfig+0x2b4>)
 800e59a:	2201      	movs	r2, #1
 800e59c:	739a      	strb	r2, [r3, #14]
            SubgRf.PacketParams.Params.LoRa.PreambleLength = config->lora.PreambleLen;
 800e59e:	68bb      	ldr	r3, [r7, #8]
 800e5a0:	8d1a      	ldrh	r2, [r3, #40]	; 0x28
 800e5a2:	4b38      	ldr	r3, [pc, #224]	; (800e684 <RadioSetTxGenericConfig+0x2b4>)
 800e5a4:	839a      	strh	r2, [r3, #28]
            SubgRf.PacketParams.Params.LoRa.HeaderType = (RadioLoRaPacketLengthsMode_t) config->lora.LengthMode;
 800e5a6:	68bb      	ldr	r3, [r7, #8]
 800e5a8:	f893 202a 	ldrb.w	r2, [r3, #42]	; 0x2a
 800e5ac:	4b35      	ldr	r3, [pc, #212]	; (800e684 <RadioSetTxGenericConfig+0x2b4>)
 800e5ae:	779a      	strb	r2, [r3, #30]
            SubgRf.PacketParams.Params.LoRa.CrcMode = (RadioLoRaCrcModes_t) config->lora.CrcMode;
 800e5b0:	68bb      	ldr	r3, [r7, #8]
 800e5b2:	f893 202b 	ldrb.w	r2, [r3, #43]	; 0x2b
 800e5b6:	4b33      	ldr	r3, [pc, #204]	; (800e684 <RadioSetTxGenericConfig+0x2b4>)
 800e5b8:	f883 2020 	strb.w	r2, [r3, #32]
            SubgRf.PacketParams.Params.LoRa.InvertIQ = (RadioLoRaIQModes_t) config->lora.IqInverted;
 800e5bc:	68bb      	ldr	r3, [r7, #8]
 800e5be:	f893 202c 	ldrb.w	r2, [r3, #44]	; 0x2c
 800e5c2:	4b30      	ldr	r3, [pc, #192]	; (800e684 <RadioSetTxGenericConfig+0x2b4>)
 800e5c4:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
            RadioStandby( );
 800e5c8:	f000 ff23 	bl	800f412 <RadioStandby>
            RadioSetModem( MODEM_LORA );
 800e5cc:	2001      	movs	r0, #1
 800e5ce:	f000 f8f1 	bl	800e7b4 <RadioSetModem>
            SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
 800e5d2:	482d      	ldr	r0, [pc, #180]	; (800e688 <RadioSetTxGenericConfig+0x2b8>)
 800e5d4:	f001 ffe0 	bl	8010598 <SUBGRF_SetModulationParams>
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 800e5d8:	482c      	ldr	r0, [pc, #176]	; (800e68c <RadioSetTxGenericConfig+0x2bc>)
 800e5da:	f002 f8a5 	bl	8010728 <SUBGRF_SetPacketParams>
            if( SubgRf.ModulationParams.Params.LoRa.Bandwidth == LORA_BW_500 )
 800e5de:	4b29      	ldr	r3, [pc, #164]	; (800e684 <RadioSetTxGenericConfig+0x2b4>)
 800e5e0:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800e5e4:	2b06      	cmp	r3, #6
 800e5e6:	d10d      	bne.n	800e604 <RadioSetTxGenericConfig+0x234>
                SUBGRF_WriteRegister( 0x0889, SUBGRF_ReadRegister( 0x0889 ) & ~( 1 << 2 ) );
 800e5e8:	f640 0089 	movw	r0, #2185	; 0x889
 800e5ec:	f002 fa02 	bl	80109f4 <SUBGRF_ReadRegister>
 800e5f0:	4603      	mov	r3, r0
 800e5f2:	f023 0304 	bic.w	r3, r3, #4
 800e5f6:	b2db      	uxtb	r3, r3
 800e5f8:	4619      	mov	r1, r3
 800e5fa:	f640 0089 	movw	r0, #2185	; 0x889
 800e5fe:	f002 f9e5 	bl	80109cc <SUBGRF_WriteRegister>
            break;
 800e602:	e02c      	b.n	800e65e <RadioSetTxGenericConfig+0x28e>
                SUBGRF_WriteRegister( 0x0889, SUBGRF_ReadRegister( 0x0889 ) | ( 1 << 2 ) );
 800e604:	f640 0089 	movw	r0, #2185	; 0x889
 800e608:	f002 f9f4 	bl	80109f4 <SUBGRF_ReadRegister>
 800e60c:	4603      	mov	r3, r0
 800e60e:	f043 0304 	orr.w	r3, r3, #4
 800e612:	b2db      	uxtb	r3, r3
 800e614:	4619      	mov	r1, r3
 800e616:	f640 0089 	movw	r0, #2185	; 0x889
 800e61a:	f002 f9d7 	bl	80109cc <SUBGRF_WriteRegister>
            break;
 800e61e:	e01e      	b.n	800e65e <RadioSetTxGenericConfig+0x28e>
            if ((config->fsk.BitRate== 0) || (config->fsk.BitRate> 1000))
 800e620:	68bb      	ldr	r3, [r7, #8]
 800e622:	689b      	ldr	r3, [r3, #8]
 800e624:	2b00      	cmp	r3, #0
 800e626:	d004      	beq.n	800e632 <RadioSetTxGenericConfig+0x262>
 800e628:	68bb      	ldr	r3, [r7, #8]
 800e62a:	689b      	ldr	r3, [r3, #8]
 800e62c:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800e630:	d902      	bls.n	800e638 <RadioSetTxGenericConfig+0x268>
                return -1;
 800e632:	f04f 33ff 	mov.w	r3, #4294967295
 800e636:	e020      	b.n	800e67a <RadioSetTxGenericConfig+0x2aa>
            RadioSetModem( MODEM_BPSK );
 800e638:	2002      	movs	r0, #2
 800e63a:	f000 f8bb 	bl	800e7b4 <RadioSetModem>
            SubgRf.ModulationParams.PacketType = PACKET_TYPE_BPSK;
 800e63e:	4b11      	ldr	r3, [pc, #68]	; (800e684 <RadioSetTxGenericConfig+0x2b4>)
 800e640:	2202      	movs	r2, #2
 800e642:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
            SubgRf.ModulationParams.Params.Bpsk.BitRate           = config->bpsk.BitRate;
 800e646:	68bb      	ldr	r3, [r7, #8]
 800e648:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800e64a:	4a0e      	ldr	r2, [pc, #56]	; (800e684 <RadioSetTxGenericConfig+0x2b4>)
 800e64c:	6493      	str	r3, [r2, #72]	; 0x48
            SubgRf.ModulationParams.Params.Bpsk.ModulationShaping = MOD_SHAPING_DBPSK;
 800e64e:	4b0d      	ldr	r3, [pc, #52]	; (800e684 <RadioSetTxGenericConfig+0x2b4>)
 800e650:	2216      	movs	r2, #22
 800e652:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
            SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
 800e656:	480c      	ldr	r0, [pc, #48]	; (800e688 <RadioSetTxGenericConfig+0x2b8>)
 800e658:	f001 ff9e 	bl	8010598 <SUBGRF_SetModulationParams>
            break;
 800e65c:	bf00      	nop
    }

    SubgRf.AntSwitchPaSelect = SUBGRF_SetRfTxPower( power );
 800e65e:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800e662:	4618      	mov	r0, r3
 800e664:	f002 fa56 	bl	8010b14 <SUBGRF_SetRfTxPower>
 800e668:	4603      	mov	r3, r0
 800e66a:	461a      	mov	r2, r3
 800e66c:	4b05      	ldr	r3, [pc, #20]	; (800e684 <RadioSetTxGenericConfig+0x2b4>)
 800e66e:	f883 2056 	strb.w	r2, [r3, #86]	; 0x56
    SubgRf.TxTimeout = timeout;
 800e672:	4a04      	ldr	r2, [pc, #16]	; (800e684 <RadioSetTxGenericConfig+0x2b4>)
 800e674:	687b      	ldr	r3, [r7, #4]
 800e676:	6053      	str	r3, [r2, #4]
    return 0;
 800e678:	2300      	movs	r3, #0
}
 800e67a:	4618      	mov	r0, r3
 800e67c:	3720      	adds	r7, #32
 800e67e:	46bd      	mov	sp, r7
 800e680:	bd80      	pop	{r7, pc}
 800e682:	bf00      	nop
 800e684:	20000e54 	.word	0x20000e54
 800e688:	20000e8c 	.word	0x20000e8c
 800e68c:	20000e62 	.word	0x20000e62

0800e690 <RadioGetFskBandwidthRegValue>:

/* Private  functions ---------------------------------------------------------*/
static uint8_t RadioGetFskBandwidthRegValue( uint32_t bandwidth )
{
 800e690:	b480      	push	{r7}
 800e692:	b085      	sub	sp, #20
 800e694:	af00      	add	r7, sp, #0
 800e696:	6078      	str	r0, [r7, #4]
    uint8_t i;

    if( bandwidth == 0 )
 800e698:	687b      	ldr	r3, [r7, #4]
 800e69a:	2b00      	cmp	r3, #0
 800e69c:	d101      	bne.n	800e6a2 <RadioGetFskBandwidthRegValue+0x12>
    {
        return( 0x1F );
 800e69e:	231f      	movs	r3, #31
 800e6a0:	e016      	b.n	800e6d0 <RadioGetFskBandwidthRegValue+0x40>
    }

    /* ST_WORKAROUND_BEGIN: Simplified loop */
    for( i = 0; i < ( sizeof( FskBandwidths ) / sizeof( FskBandwidth_t ) ); i++ )
 800e6a2:	2300      	movs	r3, #0
 800e6a4:	73fb      	strb	r3, [r7, #15]
 800e6a6:	e00f      	b.n	800e6c8 <RadioGetFskBandwidthRegValue+0x38>
    {
        if ( bandwidth < FskBandwidths[i].bandwidth )
 800e6a8:	7bfb      	ldrb	r3, [r7, #15]
 800e6aa:	4a0c      	ldr	r2, [pc, #48]	; (800e6dc <RadioGetFskBandwidthRegValue+0x4c>)
 800e6ac:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 800e6b0:	687a      	ldr	r2, [r7, #4]
 800e6b2:	429a      	cmp	r2, r3
 800e6b4:	d205      	bcs.n	800e6c2 <RadioGetFskBandwidthRegValue+0x32>
        {
            return FskBandwidths[i].RegValue;
 800e6b6:	7bfb      	ldrb	r3, [r7, #15]
 800e6b8:	4a08      	ldr	r2, [pc, #32]	; (800e6dc <RadioGetFskBandwidthRegValue+0x4c>)
 800e6ba:	00db      	lsls	r3, r3, #3
 800e6bc:	4413      	add	r3, r2
 800e6be:	791b      	ldrb	r3, [r3, #4]
 800e6c0:	e006      	b.n	800e6d0 <RadioGetFskBandwidthRegValue+0x40>
    for( i = 0; i < ( sizeof( FskBandwidths ) / sizeof( FskBandwidth_t ) ); i++ )
 800e6c2:	7bfb      	ldrb	r3, [r7, #15]
 800e6c4:	3301      	adds	r3, #1
 800e6c6:	73fb      	strb	r3, [r7, #15]
 800e6c8:	7bfb      	ldrb	r3, [r7, #15]
 800e6ca:	2b15      	cmp	r3, #21
 800e6cc:	d9ec      	bls.n	800e6a8 <RadioGetFskBandwidthRegValue+0x18>
        }
    }
    /* ST_WORKAROUND_END */
    // ERROR: Value not found
    while( 1 );
 800e6ce:	e7fe      	b.n	800e6ce <RadioGetFskBandwidthRegValue+0x3e>
}
 800e6d0:	4618      	mov	r0, r3
 800e6d2:	3714      	adds	r7, #20
 800e6d4:	46bd      	mov	sp, r7
 800e6d6:	bc80      	pop	{r7}
 800e6d8:	4770      	bx	lr
 800e6da:	bf00      	nop
 800e6dc:	08013684 	.word	0x08013684

0800e6e0 <RadioInit>:

static void RadioInit( RadioEvents_t *events )
{
 800e6e0:	b580      	push	{r7, lr}
 800e6e2:	b084      	sub	sp, #16
 800e6e4:	af02      	add	r7, sp, #8
 800e6e6:	6078      	str	r0, [r7, #4]
    RadioEvents = events;
 800e6e8:	4a21      	ldr	r2, [pc, #132]	; (800e770 <RadioInit+0x90>)
 800e6ea:	687b      	ldr	r3, [r7, #4]
 800e6ec:	6013      	str	r3, [r2, #0]

    SubgRf.RxContinuous = false;
 800e6ee:	4b21      	ldr	r3, [pc, #132]	; (800e774 <RadioInit+0x94>)
 800e6f0:	2200      	movs	r2, #0
 800e6f2:	705a      	strb	r2, [r3, #1]
    SubgRf.TxTimeout = 0;
 800e6f4:	4b1f      	ldr	r3, [pc, #124]	; (800e774 <RadioInit+0x94>)
 800e6f6:	2200      	movs	r2, #0
 800e6f8:	605a      	str	r2, [r3, #4]
    SubgRf.RxTimeout = 0;
 800e6fa:	4b1e      	ldr	r3, [pc, #120]	; (800e774 <RadioInit+0x94>)
 800e6fc:	2200      	movs	r2, #0
 800e6fe:	609a      	str	r2, [r3, #8]

    SUBGRF_Init( RadioOnDioIrq );
 800e700:	481d      	ldr	r0, [pc, #116]	; (800e778 <RadioInit+0x98>)
 800e702:	f001 fa93 	bl	800fc2c <SUBGRF_Init>
    /*SubgRf.publicNetwork set to false*/
    RadioSetPublicNetwork( false );
 800e706:	2000      	movs	r0, #0
 800e708:	f000 ffcc 	bl	800f6a4 <RadioSetPublicNetwork>

    SUBGRF_SetRegulatorMode(  );
 800e70c:	f001 fd44 	bl	8010198 <SUBGRF_SetRegulatorMode>

    SUBGRF_SetBufferBaseAddress( 0x00, 0x00 );
 800e710:	2100      	movs	r1, #0
 800e712:	2000      	movs	r0, #0
 800e714:	f002 f8a6 	bl	8010864 <SUBGRF_SetBufferBaseAddress>
    SUBGRF_SetTxParams(RFO_LP, 0, RADIO_RAMP_200_US);
 800e718:	2204      	movs	r2, #4
 800e71a:	2100      	movs	r1, #0
 800e71c:	2001      	movs	r0, #1
 800e71e:	f001 fed3 	bl	80104c8 <SUBGRF_SetTxParams>
    SUBGRF_SetDioIrqParams( IRQ_RADIO_ALL, IRQ_RADIO_ALL, IRQ_RADIO_NONE, IRQ_RADIO_NONE );
 800e722:	2300      	movs	r3, #0
 800e724:	2200      	movs	r2, #0
 800e726:	f64f 71ff 	movw	r1, #65535	; 0xffff
 800e72a:	f64f 70ff 	movw	r0, #65535	; 0xffff
 800e72e:	f001 fe01 	bl	8010334 <SUBGRF_SetDioIrqParams>

    /* ST_WORKAROUND_BEGIN: Sleep radio */
    RadioSleep();
 800e732:	f000 fe5b 	bl	800f3ec <RadioSleep>
    /* ST_WORKAROUND_END */
    // Initialize driver timeout timers
    TimerInit( &TxTimeoutTimer, RadioOnTxTimeoutIrq );
 800e736:	2300      	movs	r3, #0
 800e738:	9300      	str	r3, [sp, #0]
 800e73a:	4b10      	ldr	r3, [pc, #64]	; (800e77c <RadioInit+0x9c>)
 800e73c:	2200      	movs	r2, #0
 800e73e:	f04f 31ff 	mov.w	r1, #4294967295
 800e742:	480f      	ldr	r0, [pc, #60]	; (800e780 <RadioInit+0xa0>)
 800e744:	f003 f8a4 	bl	8011890 <UTIL_TIMER_Create>
    TimerInit( &RxTimeoutTimer, RadioOnRxTimeoutIrq );
 800e748:	2300      	movs	r3, #0
 800e74a:	9300      	str	r3, [sp, #0]
 800e74c:	4b0d      	ldr	r3, [pc, #52]	; (800e784 <RadioInit+0xa4>)
 800e74e:	2200      	movs	r2, #0
 800e750:	f04f 31ff 	mov.w	r1, #4294967295
 800e754:	480c      	ldr	r0, [pc, #48]	; (800e788 <RadioInit+0xa8>)
 800e756:	f003 f89b 	bl	8011890 <UTIL_TIMER_Create>
    TimerStop( &TxTimeoutTimer );
 800e75a:	4809      	ldr	r0, [pc, #36]	; (800e780 <RadioInit+0xa0>)
 800e75c:	f003 f93a 	bl	80119d4 <UTIL_TIMER_Stop>
    TimerStop( &RxTimeoutTimer );
 800e760:	4809      	ldr	r0, [pc, #36]	; (800e788 <RadioInit+0xa8>)
 800e762:	f003 f937 	bl	80119d4 <UTIL_TIMER_Stop>
}
 800e766:	bf00      	nop
 800e768:	3708      	adds	r7, #8
 800e76a:	46bd      	mov	sp, r7
 800e76c:	bd80      	pop	{r7, pc}
 800e76e:	bf00      	nop
 800e770:	20000874 	.word	0x20000874
 800e774:	20000e54 	.word	0x20000e54
 800e778:	0800f789 	.word	0x0800f789
 800e77c:	0800f711 	.word	0x0800f711
 800e780:	20000eac 	.word	0x20000eac
 800e784:	0800f74d 	.word	0x0800f74d
 800e788:	20000ec4 	.word	0x20000ec4

0800e78c <RadioGetStatus>:

static RadioState_t RadioGetStatus( void )
{
 800e78c:	b580      	push	{r7, lr}
 800e78e:	af00      	add	r7, sp, #0
    switch( SUBGRF_GetOperatingMode( ) )
 800e790:	f001 fa92 	bl	800fcb8 <SUBGRF_GetOperatingMode>
 800e794:	4603      	mov	r3, r0
 800e796:	2b05      	cmp	r3, #5
 800e798:	d005      	beq.n	800e7a6 <RadioGetStatus+0x1a>
 800e79a:	2b07      	cmp	r3, #7
 800e79c:	d005      	beq.n	800e7aa <RadioGetStatus+0x1e>
 800e79e:	2b04      	cmp	r3, #4
 800e7a0:	d105      	bne.n	800e7ae <RadioGetStatus+0x22>
    {
        case MODE_TX:
            return RF_TX_RUNNING;
 800e7a2:	2302      	movs	r3, #2
 800e7a4:	e004      	b.n	800e7b0 <RadioGetStatus+0x24>
        case MODE_RX:
            return RF_RX_RUNNING;
 800e7a6:	2301      	movs	r3, #1
 800e7a8:	e002      	b.n	800e7b0 <RadioGetStatus+0x24>
        case MODE_CAD:
            return RF_CAD;
 800e7aa:	2303      	movs	r3, #3
 800e7ac:	e000      	b.n	800e7b0 <RadioGetStatus+0x24>
        default:
            return RF_IDLE;
 800e7ae:	2300      	movs	r3, #0
    }
}
 800e7b0:	4618      	mov	r0, r3
 800e7b2:	bd80      	pop	{r7, pc}

0800e7b4 <RadioSetModem>:

static void RadioSetModem( RadioModems_t modem )
{
 800e7b4:	b580      	push	{r7, lr}
 800e7b6:	b082      	sub	sp, #8
 800e7b8:	af00      	add	r7, sp, #0
 800e7ba:	4603      	mov	r3, r0
 800e7bc:	71fb      	strb	r3, [r7, #7]
    SubgRf.Modem = modem;
 800e7be:	4a18      	ldr	r2, [pc, #96]	; (800e820 <RadioSetModem+0x6c>)
 800e7c0:	79fb      	ldrb	r3, [r7, #7]
 800e7c2:	7013      	strb	r3, [r2, #0]
    switch( modem )
 800e7c4:	79fb      	ldrb	r3, [r7, #7]
 800e7c6:	2b03      	cmp	r3, #3
 800e7c8:	d01d      	beq.n	800e806 <RadioSetModem+0x52>
 800e7ca:	2b04      	cmp	r3, #4
 800e7cc:	d01f      	beq.n	800e80e <RadioSetModem+0x5a>
 800e7ce:	2b01      	cmp	r3, #1
 800e7d0:	d006      	beq.n	800e7e0 <RadioSetModem+0x2c>
    {
        default:
        case MODEM_FSK:
            SUBGRF_SetPacketType( PACKET_TYPE_GFSK );
 800e7d2:	2000      	movs	r0, #0
 800e7d4:	f001 fe50 	bl	8010478 <SUBGRF_SetPacketType>
            // When switching to GFSK mode the LoRa SyncWord register value is reset
            // Thus, we also reset the RadioPublicNetwork variable
            SubgRf.PublicNetwork.Current = false;
 800e7d8:	4b11      	ldr	r3, [pc, #68]	; (800e820 <RadioSetModem+0x6c>)
 800e7da:	2200      	movs	r2, #0
 800e7dc:	735a      	strb	r2, [r3, #13]
            break;
 800e7de:	e01b      	b.n	800e818 <RadioSetModem+0x64>
        case MODEM_LORA:
            SUBGRF_SetPacketType( PACKET_TYPE_LORA );
 800e7e0:	2001      	movs	r0, #1
 800e7e2:	f001 fe49 	bl	8010478 <SUBGRF_SetPacketType>
            // Public/Private network register is reset when switching modems
            if( SubgRf.PublicNetwork.Current != SubgRf.PublicNetwork.Previous )
 800e7e6:	4b0e      	ldr	r3, [pc, #56]	; (800e820 <RadioSetModem+0x6c>)
 800e7e8:	7b5a      	ldrb	r2, [r3, #13]
 800e7ea:	4b0d      	ldr	r3, [pc, #52]	; (800e820 <RadioSetModem+0x6c>)
 800e7ec:	7b1b      	ldrb	r3, [r3, #12]
 800e7ee:	429a      	cmp	r2, r3
 800e7f0:	d011      	beq.n	800e816 <RadioSetModem+0x62>
            {
                SubgRf.PublicNetwork.Current = SubgRf.PublicNetwork.Previous;
 800e7f2:	4b0b      	ldr	r3, [pc, #44]	; (800e820 <RadioSetModem+0x6c>)
 800e7f4:	7b1a      	ldrb	r2, [r3, #12]
 800e7f6:	4b0a      	ldr	r3, [pc, #40]	; (800e820 <RadioSetModem+0x6c>)
 800e7f8:	735a      	strb	r2, [r3, #13]
                RadioSetPublicNetwork( SubgRf.PublicNetwork.Current );
 800e7fa:	4b09      	ldr	r3, [pc, #36]	; (800e820 <RadioSetModem+0x6c>)
 800e7fc:	7b5b      	ldrb	r3, [r3, #13]
 800e7fe:	4618      	mov	r0, r3
 800e800:	f000 ff50 	bl	800f6a4 <RadioSetPublicNetwork>
            }
            break;
 800e804:	e007      	b.n	800e816 <RadioSetModem+0x62>
        case MODEM_SIGFOX_TX:
            SUBGRF_SetPacketType( PACKET_TYPE_BPSK );
 800e806:	2002      	movs	r0, #2
 800e808:	f001 fe36 	bl	8010478 <SUBGRF_SetPacketType>
            break;
 800e80c:	e004      	b.n	800e818 <RadioSetModem+0x64>
        case MODEM_SIGFOX_RX:
            SUBGRF_SetPacketType( PACKET_TYPE_GFSK );
 800e80e:	2000      	movs	r0, #0
 800e810:	f001 fe32 	bl	8010478 <SUBGRF_SetPacketType>
            break;
 800e814:	e000      	b.n	800e818 <RadioSetModem+0x64>
            break;
 800e816:	bf00      	nop
    }
}
 800e818:	bf00      	nop
 800e81a:	3708      	adds	r7, #8
 800e81c:	46bd      	mov	sp, r7
 800e81e:	bd80      	pop	{r7, pc}
 800e820:	20000e54 	.word	0x20000e54

0800e824 <RadioSetChannel>:

static void RadioSetChannel( uint32_t freq )
{
 800e824:	b580      	push	{r7, lr}
 800e826:	b082      	sub	sp, #8
 800e828:	af00      	add	r7, sp, #0
 800e82a:	6078      	str	r0, [r7, #4]
    SUBGRF_SetRfFrequency( freq );
 800e82c:	6878      	ldr	r0, [r7, #4]
 800e82e:	f001 fde1 	bl	80103f4 <SUBGRF_SetRfFrequency>
}
 800e832:	bf00      	nop
 800e834:	3708      	adds	r7, #8
 800e836:	46bd      	mov	sp, r7
 800e838:	bd80      	pop	{r7, pc}

0800e83a <RadioIsChannelFree>:

static bool RadioIsChannelFree( uint32_t freq, uint32_t rxBandwidth, int16_t rssiThresh, uint32_t maxCarrierSenseTime )
{
 800e83a:	b580      	push	{r7, lr}
 800e83c:	b090      	sub	sp, #64	; 0x40
 800e83e:	af0a      	add	r7, sp, #40	; 0x28
 800e840:	60f8      	str	r0, [r7, #12]
 800e842:	60b9      	str	r1, [r7, #8]
 800e844:	603b      	str	r3, [r7, #0]
 800e846:	4613      	mov	r3, r2
 800e848:	80fb      	strh	r3, [r7, #6]
    bool status = true;
 800e84a:	2301      	movs	r3, #1
 800e84c:	75fb      	strb	r3, [r7, #23]
    int16_t rssi = 0;
 800e84e:	2300      	movs	r3, #0
 800e850:	82bb      	strh	r3, [r7, #20]
    uint32_t carrierSenseTime = 0;
 800e852:	2300      	movs	r3, #0
 800e854:	613b      	str	r3, [r7, #16]

    /* ST_WORKAROUND_BEGIN: Prevent multiple sleeps with TXCO delay */
    RadioStandby( );
 800e856:	f000 fddc 	bl	800f412 <RadioStandby>
    /* ST_WORKAROUND_END */

    RadioSetModem( MODEM_FSK );
 800e85a:	2000      	movs	r0, #0
 800e85c:	f7ff ffaa 	bl	800e7b4 <RadioSetModem>

    RadioSetChannel( freq );
 800e860:	68f8      	ldr	r0, [r7, #12]
 800e862:	f7ff ffdf 	bl	800e824 <RadioSetChannel>

    // Set Rx bandwidth. Other parameters are not used.
    RadioSetRxConfig( MODEM_FSK, rxBandwidth, 600, 0, rxBandwidth, 3, 0, false,
 800e866:	2301      	movs	r3, #1
 800e868:	9309      	str	r3, [sp, #36]	; 0x24
 800e86a:	2300      	movs	r3, #0
 800e86c:	9308      	str	r3, [sp, #32]
 800e86e:	2300      	movs	r3, #0
 800e870:	9307      	str	r3, [sp, #28]
 800e872:	2300      	movs	r3, #0
 800e874:	9306      	str	r3, [sp, #24]
 800e876:	2300      	movs	r3, #0
 800e878:	9305      	str	r3, [sp, #20]
 800e87a:	2300      	movs	r3, #0
 800e87c:	9304      	str	r3, [sp, #16]
 800e87e:	2300      	movs	r3, #0
 800e880:	9303      	str	r3, [sp, #12]
 800e882:	2300      	movs	r3, #0
 800e884:	9302      	str	r3, [sp, #8]
 800e886:	2303      	movs	r3, #3
 800e888:	9301      	str	r3, [sp, #4]
 800e88a:	68bb      	ldr	r3, [r7, #8]
 800e88c:	9300      	str	r3, [sp, #0]
 800e88e:	2300      	movs	r3, #0
 800e890:	f44f 7216 	mov.w	r2, #600	; 0x258
 800e894:	68b9      	ldr	r1, [r7, #8]
 800e896:	2000      	movs	r0, #0
 800e898:	f000 f840 	bl	800e91c <RadioSetRxConfig>
                      0, false, 0, 0, false, true );
    RadioRx( 0 );
 800e89c:	2000      	movs	r0, #0
 800e89e:	f000 fdbf 	bl	800f420 <RadioRx>

    RADIO_DELAY_MS( RadioGetWakeupTime( ) );
 800e8a2:	f000 ff2d 	bl	800f700 <RadioGetWakeupTime>
 800e8a6:	4603      	mov	r3, r0
 800e8a8:	4618      	mov	r0, r3
 800e8aa:	f7f5 ff1c 	bl	80046e6 <HAL_Delay>

    carrierSenseTime = TimerGetCurrentTime( );
 800e8ae:	f003 f9a9 	bl	8011c04 <UTIL_TIMER_GetCurrentTime>
 800e8b2:	6138      	str	r0, [r7, #16]

    // Perform carrier sense for maxCarrierSenseTime
    while( TimerGetElapsedTime( carrierSenseTime ) < maxCarrierSenseTime )
 800e8b4:	e00d      	b.n	800e8d2 <RadioIsChannelFree+0x98>
    {
        rssi = RadioRssi( MODEM_FSK );
 800e8b6:	2000      	movs	r0, #0
 800e8b8:	f000 fe72 	bl	800f5a0 <RadioRssi>
 800e8bc:	4603      	mov	r3, r0
 800e8be:	82bb      	strh	r3, [r7, #20]

        if( rssi > rssiThresh )
 800e8c0:	f9b7 2014 	ldrsh.w	r2, [r7, #20]
 800e8c4:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800e8c8:	429a      	cmp	r2, r3
 800e8ca:	dd02      	ble.n	800e8d2 <RadioIsChannelFree+0x98>
        {
            status = false;
 800e8cc:	2300      	movs	r3, #0
 800e8ce:	75fb      	strb	r3, [r7, #23]
            break;
 800e8d0:	e006      	b.n	800e8e0 <RadioIsChannelFree+0xa6>
    while( TimerGetElapsedTime( carrierSenseTime ) < maxCarrierSenseTime )
 800e8d2:	6938      	ldr	r0, [r7, #16]
 800e8d4:	f003 f9a8 	bl	8011c28 <UTIL_TIMER_GetElapsedTime>
 800e8d8:	4602      	mov	r2, r0
 800e8da:	683b      	ldr	r3, [r7, #0]
 800e8dc:	4293      	cmp	r3, r2
 800e8de:	d8ea      	bhi.n	800e8b6 <RadioIsChannelFree+0x7c>
        }
    }
    /* ST_WORKAROUND_BEGIN: Prevent multiple sleeps with TXCO delay */
    RadioStandby( );
 800e8e0:	f000 fd97 	bl	800f412 <RadioStandby>
    /* ST_WORKAROUND_END */
    return status;
 800e8e4:	7dfb      	ldrb	r3, [r7, #23]
}
 800e8e6:	4618      	mov	r0, r3
 800e8e8:	3718      	adds	r7, #24
 800e8ea:	46bd      	mov	sp, r7
 800e8ec:	bd80      	pop	{r7, pc}

0800e8ee <RadioRandom>:

static uint32_t RadioRandom( void )
{
 800e8ee:	b580      	push	{r7, lr}
 800e8f0:	b082      	sub	sp, #8
 800e8f2:	af00      	add	r7, sp, #0
    uint32_t rnd = 0;
 800e8f4:	2300      	movs	r3, #0
 800e8f6:	607b      	str	r3, [r7, #4]

    /*
     * Radio setup for random number generation
     */
    /* Set LoRa modem ON */
    RadioSetModem( MODEM_LORA );
 800e8f8:	2001      	movs	r0, #1
 800e8fa:	f7ff ff5b 	bl	800e7b4 <RadioSetModem>

    /* Disable LoRa modem interrupts */
    SUBGRF_SetDioIrqParams( IRQ_RADIO_NONE, IRQ_RADIO_NONE, IRQ_RADIO_NONE, IRQ_RADIO_NONE );
 800e8fe:	2300      	movs	r3, #0
 800e900:	2200      	movs	r2, #0
 800e902:	2100      	movs	r1, #0
 800e904:	2000      	movs	r0, #0
 800e906:	f001 fd15 	bl	8010334 <SUBGRF_SetDioIrqParams>

    rnd = SUBGRF_GetRandom();
 800e90a:	f001 faa6 	bl	800fe5a <SUBGRF_GetRandom>
 800e90e:	6078      	str	r0, [r7, #4]

    return rnd;
 800e910:	687b      	ldr	r3, [r7, #4]
}
 800e912:	4618      	mov	r0, r3
 800e914:	3708      	adds	r7, #8
 800e916:	46bd      	mov	sp, r7
 800e918:	bd80      	pop	{r7, pc}
	...

0800e91c <RadioSetRxConfig>:
                              uint32_t bandwidthAfc, uint16_t preambleLen,
                              uint16_t symbTimeout, bool fixLen,
                              uint8_t payloadLen,
                              bool crcOn, bool freqHopOn, uint8_t hopPeriod,
                              bool iqInverted, bool rxContinuous )
{
 800e91c:	b580      	push	{r7, lr}
 800e91e:	b08a      	sub	sp, #40	; 0x28
 800e920:	af00      	add	r7, sp, #0
 800e922:	60b9      	str	r1, [r7, #8]
 800e924:	607a      	str	r2, [r7, #4]
 800e926:	461a      	mov	r2, r3
 800e928:	4603      	mov	r3, r0
 800e92a:	73fb      	strb	r3, [r7, #15]
 800e92c:	4613      	mov	r3, r2
 800e92e:	73bb      	strb	r3, [r7, #14]

    uint8_t modReg;
    SubgRf.RxContinuous = rxContinuous;
 800e930:	4aba      	ldr	r2, [pc, #744]	; (800ec1c <RadioSetRxConfig+0x300>)
 800e932:	f897 3054 	ldrb.w	r3, [r7, #84]	; 0x54
 800e936:	7053      	strb	r3, [r2, #1]
    if( rxContinuous == true )
 800e938:	f897 3054 	ldrb.w	r3, [r7, #84]	; 0x54
 800e93c:	2b00      	cmp	r3, #0
 800e93e:	d001      	beq.n	800e944 <RadioSetRxConfig+0x28>
    {
        symbTimeout = 0;
 800e940:	2300      	movs	r3, #0
 800e942:	873b      	strh	r3, [r7, #56]	; 0x38
    }
    if( fixLen == true )
 800e944:	f897 303c 	ldrb.w	r3, [r7, #60]	; 0x3c
 800e948:	2b00      	cmp	r3, #0
 800e94a:	d004      	beq.n	800e956 <RadioSetRxConfig+0x3a>
    {
        MaxPayloadLength = payloadLen;
 800e94c:	4ab4      	ldr	r2, [pc, #720]	; (800ec20 <RadioSetRxConfig+0x304>)
 800e94e:	f897 3040 	ldrb.w	r3, [r7, #64]	; 0x40
 800e952:	7013      	strb	r3, [r2, #0]
 800e954:	e002      	b.n	800e95c <RadioSetRxConfig+0x40>
    }
    else
    {
        MaxPayloadLength = 0xFF;
 800e956:	4bb2      	ldr	r3, [pc, #712]	; (800ec20 <RadioSetRxConfig+0x304>)
 800e958:	22ff      	movs	r2, #255	; 0xff
 800e95a:	701a      	strb	r2, [r3, #0]
    }

    switch( modem )
 800e95c:	7bfb      	ldrb	r3, [r7, #15]
 800e95e:	2b01      	cmp	r3, #1
 800e960:	f000 8131 	beq.w	800ebc6 <RadioSetRxConfig+0x2aa>
 800e964:	2b04      	cmp	r3, #4
 800e966:	d003      	beq.n	800e970 <RadioSetRxConfig+0x54>
 800e968:	2b00      	cmp	r3, #0
 800e96a:	f000 80bc 	beq.w	800eae6 <RadioSetRxConfig+0x1ca>
            /* Timeout Max, Timeout handled directly in SetRx function */
            SubgRf.RxTimeout = 0xFFFF;

            break;
        default:
            break;
 800e96e:	e1d1      	b.n	800ed14 <RadioSetRxConfig+0x3f8>
            SUBGRF_SetStopRxTimerOnPreambleDetect( true );
 800e970:	2001      	movs	r0, #1
 800e972:	f001 fbcd 	bl	8010110 <SUBGRF_SetStopRxTimerOnPreambleDetect>
            SubgRf.ModulationParams.PacketType = PACKET_TYPE_GFSK;
 800e976:	4ba9      	ldr	r3, [pc, #676]	; (800ec1c <RadioSetRxConfig+0x300>)
 800e978:	2200      	movs	r2, #0
 800e97a:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
            SubgRf.ModulationParams.Params.Gfsk.BitRate = datarate;
 800e97e:	4aa7      	ldr	r2, [pc, #668]	; (800ec1c <RadioSetRxConfig+0x300>)
 800e980:	687b      	ldr	r3, [r7, #4]
 800e982:	63d3      	str	r3, [r2, #60]	; 0x3c
            SubgRf.ModulationParams.Params.Gfsk.ModulationShaping = MOD_SHAPING_G_BT_05;
 800e984:	4ba5      	ldr	r3, [pc, #660]	; (800ec1c <RadioSetRxConfig+0x300>)
 800e986:	2209      	movs	r2, #9
 800e988:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
            SubgRf.ModulationParams.Params.Gfsk.Fdev = 800;
 800e98c:	4ba3      	ldr	r3, [pc, #652]	; (800ec1c <RadioSetRxConfig+0x300>)
 800e98e:	f44f 7248 	mov.w	r2, #800	; 0x320
 800e992:	641a      	str	r2, [r3, #64]	; 0x40
            SubgRf.ModulationParams.Params.Gfsk.Bandwidth = RadioGetFskBandwidthRegValue( bandwidth );
 800e994:	68b8      	ldr	r0, [r7, #8]
 800e996:	f7ff fe7b 	bl	800e690 <RadioGetFskBandwidthRegValue>
 800e99a:	4603      	mov	r3, r0
 800e99c:	461a      	mov	r2, r3
 800e99e:	4b9f      	ldr	r3, [pc, #636]	; (800ec1c <RadioSetRxConfig+0x300>)
 800e9a0:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
            SubgRf.PacketParams.PacketType = PACKET_TYPE_GFSK;
 800e9a4:	4b9d      	ldr	r3, [pc, #628]	; (800ec1c <RadioSetRxConfig+0x300>)
 800e9a6:	2200      	movs	r2, #0
 800e9a8:	739a      	strb	r2, [r3, #14]
            SubgRf.PacketParams.Params.Gfsk.PreambleLength = ( preambleLen << 3 ); // convert byte into bit
 800e9aa:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 800e9ac:	00db      	lsls	r3, r3, #3
 800e9ae:	b29a      	uxth	r2, r3
 800e9b0:	4b9a      	ldr	r3, [pc, #616]	; (800ec1c <RadioSetRxConfig+0x300>)
 800e9b2:	821a      	strh	r2, [r3, #16]
            SubgRf.PacketParams.Params.Gfsk.PreambleMinDetect = RADIO_PREAMBLE_DETECTOR_OFF;
 800e9b4:	4b99      	ldr	r3, [pc, #612]	; (800ec1c <RadioSetRxConfig+0x300>)
 800e9b6:	2200      	movs	r2, #0
 800e9b8:	749a      	strb	r2, [r3, #18]
            SubgRf.PacketParams.Params.Gfsk.SyncWordLength = 2 << 3; // convert byte into bit
 800e9ba:	4b98      	ldr	r3, [pc, #608]	; (800ec1c <RadioSetRxConfig+0x300>)
 800e9bc:	2210      	movs	r2, #16
 800e9be:	74da      	strb	r2, [r3, #19]
            SubgRf.PacketParams.Params.Gfsk.AddrComp = RADIO_ADDRESSCOMP_FILT_OFF;
 800e9c0:	4b96      	ldr	r3, [pc, #600]	; (800ec1c <RadioSetRxConfig+0x300>)
 800e9c2:	2200      	movs	r2, #0
 800e9c4:	751a      	strb	r2, [r3, #20]
            SubgRf.PacketParams.Params.Gfsk.HeaderType = RADIO_PACKET_FIXED_LENGTH;
 800e9c6:	4b95      	ldr	r3, [pc, #596]	; (800ec1c <RadioSetRxConfig+0x300>)
 800e9c8:	2200      	movs	r2, #0
 800e9ca:	755a      	strb	r2, [r3, #21]
            SubgRf.PacketParams.Params.Gfsk.PayloadLength = MaxPayloadLength;
 800e9cc:	4b94      	ldr	r3, [pc, #592]	; (800ec20 <RadioSetRxConfig+0x304>)
 800e9ce:	781a      	ldrb	r2, [r3, #0]
 800e9d0:	4b92      	ldr	r3, [pc, #584]	; (800ec1c <RadioSetRxConfig+0x300>)
 800e9d2:	759a      	strb	r2, [r3, #22]
            SubgRf.PacketParams.Params.Gfsk.CrcLength = RADIO_CRC_OFF;
 800e9d4:	4b91      	ldr	r3, [pc, #580]	; (800ec1c <RadioSetRxConfig+0x300>)
 800e9d6:	2201      	movs	r2, #1
 800e9d8:	75da      	strb	r2, [r3, #23]
            SubgRf.PacketParams.Params.Gfsk.DcFree = RADIO_DC_FREE_OFF;
 800e9da:	4b90      	ldr	r3, [pc, #576]	; (800ec1c <RadioSetRxConfig+0x300>)
 800e9dc:	2200      	movs	r2, #0
 800e9de:	761a      	strb	r2, [r3, #24]
            RadioSetModem( MODEM_SIGFOX_RX );
 800e9e0:	2004      	movs	r0, #4
 800e9e2:	f7ff fee7 	bl	800e7b4 <RadioSetModem>
            SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
 800e9e6:	488f      	ldr	r0, [pc, #572]	; (800ec24 <RadioSetRxConfig+0x308>)
 800e9e8:	f001 fdd6 	bl	8010598 <SUBGRF_SetModulationParams>
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 800e9ec:	488e      	ldr	r0, [pc, #568]	; (800ec28 <RadioSetRxConfig+0x30c>)
 800e9ee:	f001 fe9b 	bl	8010728 <SUBGRF_SetPacketParams>
            SUBGRF_SetSyncWord( ( uint8_t[] ){0xB2, 0x27, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00 } );
 800e9f2:	4a8e      	ldr	r2, [pc, #568]	; (800ec2c <RadioSetRxConfig+0x310>)
 800e9f4:	f107 0314 	add.w	r3, r7, #20
 800e9f8:	e892 0003 	ldmia.w	r2, {r0, r1}
 800e9fc:	e883 0003 	stmia.w	r3, {r0, r1}
 800ea00:	f107 0314 	add.w	r3, r7, #20
 800ea04:	4618      	mov	r0, r3
 800ea06:	f001 f9a6 	bl	800fd56 <SUBGRF_SetSyncWord>
            SUBGRF_SetWhiteningSeed( 0x01FF );
 800ea0a:	f240 10ff 	movw	r0, #511	; 0x1ff
 800ea0e:	f001 f9f1 	bl	800fdf4 <SUBGRF_SetWhiteningSeed>
            modReg= RadioRead(0x8b8);
 800ea12:	f640 00b8 	movw	r0, #2232	; 0x8b8
 800ea16:	f000 fde2 	bl	800f5de <RadioRead>
 800ea1a:	4603      	mov	r3, r0
 800ea1c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
            modReg&=RADIO_BIT_MASK(4);
 800ea20:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800ea24:	f023 0310 	bic.w	r3, r3, #16
 800ea28:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
            RadioWrite(0x8b8, modReg);
 800ea2c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800ea30:	4619      	mov	r1, r3
 800ea32:	f640 00b8 	movw	r0, #2232	; 0x8b8
 800ea36:	f000 fdc0 	bl	800f5ba <RadioWrite>
            RadioWrite(0x8b9, 0x4 );
 800ea3a:	2104      	movs	r1, #4
 800ea3c:	f640 00b9 	movw	r0, #2233	; 0x8b9
 800ea40:	f000 fdbb 	bl	800f5ba <RadioWrite>
            modReg= RadioRead(0x89b);
 800ea44:	f640 009b 	movw	r0, #2203	; 0x89b
 800ea48:	f000 fdc9 	bl	800f5de <RadioRead>
 800ea4c:	4603      	mov	r3, r0
 800ea4e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
            modReg&=( RADIO_BIT_MASK(2) & RADIO_BIT_MASK(3) & RADIO_BIT_MASK(4) );
 800ea52:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800ea56:	f023 031c 	bic.w	r3, r3, #28
 800ea5a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
            RadioWrite(0x89b, (modReg| (0x1<<3) ) );
 800ea5e:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800ea62:	f043 0308 	orr.w	r3, r3, #8
 800ea66:	b2db      	uxtb	r3, r3
 800ea68:	4619      	mov	r1, r3
 800ea6a:	f640 009b 	movw	r0, #2203	; 0x89b
 800ea6e:	f000 fda4 	bl	800f5ba <RadioWrite>
            modReg= RadioRead(0x6d1);
 800ea72:	f240 60d1 	movw	r0, #1745	; 0x6d1
 800ea76:	f000 fdb2 	bl	800f5de <RadioRead>
 800ea7a:	4603      	mov	r3, r0
 800ea7c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
            modReg&=( RADIO_BIT_MASK(3) & RADIO_BIT_MASK(4) );
 800ea80:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800ea84:	f023 0318 	bic.w	r3, r3, #24
 800ea88:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
            RadioWrite(0x6d1, (modReg| (0x3<<3) ));
 800ea8c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800ea90:	f043 0318 	orr.w	r3, r3, #24
 800ea94:	b2db      	uxtb	r3, r3
 800ea96:	4619      	mov	r1, r3
 800ea98:	f240 60d1 	movw	r0, #1745	; 0x6d1
 800ea9c:	f000 fd8d 	bl	800f5ba <RadioWrite>
            modReg= RadioRead(0x6ac);
 800eaa0:	f240 60ac 	movw	r0, #1708	; 0x6ac
 800eaa4:	f000 fd9b 	bl	800f5de <RadioRead>
 800eaa8:	4603      	mov	r3, r0
 800eaaa:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
            modReg&=( RADIO_BIT_MASK(4) & RADIO_BIT_MASK(5) & RADIO_BIT_MASK(6) );
 800eaae:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800eab2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800eab6:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
            RadioWrite(0x6ac, (modReg| (0x5<<4) ));
 800eaba:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800eabe:	f043 0350 	orr.w	r3, r3, #80	; 0x50
 800eac2:	b2db      	uxtb	r3, r3
 800eac4:	4619      	mov	r1, r3
 800eac6:	f240 60ac 	movw	r0, #1708	; 0x6ac
 800eaca:	f000 fd76 	bl	800f5ba <RadioWrite>
            SubgRf.RxTimeout = ( uint32_t )(( symbTimeout * 8 * 1000 ) /datarate);
 800eace:	8f3b      	ldrh	r3, [r7, #56]	; 0x38
 800ead0:	f44f 52fa 	mov.w	r2, #8000	; 0x1f40
 800ead4:	fb02 f303 	mul.w	r3, r2, r3
 800ead8:	461a      	mov	r2, r3
 800eada:	687b      	ldr	r3, [r7, #4]
 800eadc:	fbb2 f3f3 	udiv	r3, r2, r3
 800eae0:	4a4e      	ldr	r2, [pc, #312]	; (800ec1c <RadioSetRxConfig+0x300>)
 800eae2:	6093      	str	r3, [r2, #8]
            break;
 800eae4:	e116      	b.n	800ed14 <RadioSetRxConfig+0x3f8>
            SUBGRF_SetStopRxTimerOnPreambleDetect( false );
 800eae6:	2000      	movs	r0, #0
 800eae8:	f001 fb12 	bl	8010110 <SUBGRF_SetStopRxTimerOnPreambleDetect>
            SubgRf.ModulationParams.PacketType = PACKET_TYPE_GFSK;
 800eaec:	4b4b      	ldr	r3, [pc, #300]	; (800ec1c <RadioSetRxConfig+0x300>)
 800eaee:	2200      	movs	r2, #0
 800eaf0:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
            SubgRf.ModulationParams.Params.Gfsk.BitRate = datarate;
 800eaf4:	4a49      	ldr	r2, [pc, #292]	; (800ec1c <RadioSetRxConfig+0x300>)
 800eaf6:	687b      	ldr	r3, [r7, #4]
 800eaf8:	63d3      	str	r3, [r2, #60]	; 0x3c
            SubgRf.ModulationParams.Params.Gfsk.ModulationShaping = MOD_SHAPING_G_BT_1;
 800eafa:	4b48      	ldr	r3, [pc, #288]	; (800ec1c <RadioSetRxConfig+0x300>)
 800eafc:	220b      	movs	r2, #11
 800eafe:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
            SubgRf.ModulationParams.Params.Gfsk.Bandwidth = RadioGetFskBandwidthRegValue( bandwidth );
 800eb02:	68b8      	ldr	r0, [r7, #8]
 800eb04:	f7ff fdc4 	bl	800e690 <RadioGetFskBandwidthRegValue>
 800eb08:	4603      	mov	r3, r0
 800eb0a:	461a      	mov	r2, r3
 800eb0c:	4b43      	ldr	r3, [pc, #268]	; (800ec1c <RadioSetRxConfig+0x300>)
 800eb0e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
            SubgRf.PacketParams.PacketType = PACKET_TYPE_GFSK;
 800eb12:	4b42      	ldr	r3, [pc, #264]	; (800ec1c <RadioSetRxConfig+0x300>)
 800eb14:	2200      	movs	r2, #0
 800eb16:	739a      	strb	r2, [r3, #14]
            SubgRf.PacketParams.Params.Gfsk.PreambleLength = ( preambleLen << 3 ); // convert byte into bit
 800eb18:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 800eb1a:	00db      	lsls	r3, r3, #3
 800eb1c:	b29a      	uxth	r2, r3
 800eb1e:	4b3f      	ldr	r3, [pc, #252]	; (800ec1c <RadioSetRxConfig+0x300>)
 800eb20:	821a      	strh	r2, [r3, #16]
            SubgRf.PacketParams.Params.Gfsk.PreambleMinDetect = RADIO_PREAMBLE_DETECTOR_08_BITS;
 800eb22:	4b3e      	ldr	r3, [pc, #248]	; (800ec1c <RadioSetRxConfig+0x300>)
 800eb24:	2204      	movs	r2, #4
 800eb26:	749a      	strb	r2, [r3, #18]
            SubgRf.PacketParams.Params.Gfsk.SyncWordLength = 3 << 3; // convert byte into bit
 800eb28:	4b3c      	ldr	r3, [pc, #240]	; (800ec1c <RadioSetRxConfig+0x300>)
 800eb2a:	2218      	movs	r2, #24
 800eb2c:	74da      	strb	r2, [r3, #19]
            SubgRf.PacketParams.Params.Gfsk.AddrComp = RADIO_ADDRESSCOMP_FILT_OFF;
 800eb2e:	4b3b      	ldr	r3, [pc, #236]	; (800ec1c <RadioSetRxConfig+0x300>)
 800eb30:	2200      	movs	r2, #0
 800eb32:	751a      	strb	r2, [r3, #20]
            SubgRf.PacketParams.Params.Gfsk.HeaderType = ( fixLen == true ) ? RADIO_PACKET_FIXED_LENGTH : RADIO_PACKET_VARIABLE_LENGTH;
 800eb34:	f897 303c 	ldrb.w	r3, [r7, #60]	; 0x3c
 800eb38:	f083 0301 	eor.w	r3, r3, #1
 800eb3c:	b2db      	uxtb	r3, r3
 800eb3e:	461a      	mov	r2, r3
 800eb40:	4b36      	ldr	r3, [pc, #216]	; (800ec1c <RadioSetRxConfig+0x300>)
 800eb42:	755a      	strb	r2, [r3, #21]
            SubgRf.PacketParams.Params.Gfsk.PayloadLength = MaxPayloadLength;
 800eb44:	4b36      	ldr	r3, [pc, #216]	; (800ec20 <RadioSetRxConfig+0x304>)
 800eb46:	781a      	ldrb	r2, [r3, #0]
 800eb48:	4b34      	ldr	r3, [pc, #208]	; (800ec1c <RadioSetRxConfig+0x300>)
 800eb4a:	759a      	strb	r2, [r3, #22]
            if( crcOn == true )
 800eb4c:	f897 3044 	ldrb.w	r3, [r7, #68]	; 0x44
 800eb50:	2b00      	cmp	r3, #0
 800eb52:	d003      	beq.n	800eb5c <RadioSetRxConfig+0x240>
                SubgRf.PacketParams.Params.Gfsk.CrcLength = RADIO_CRC_2_BYTES_CCIT;
 800eb54:	4b31      	ldr	r3, [pc, #196]	; (800ec1c <RadioSetRxConfig+0x300>)
 800eb56:	22f2      	movs	r2, #242	; 0xf2
 800eb58:	75da      	strb	r2, [r3, #23]
 800eb5a:	e002      	b.n	800eb62 <RadioSetRxConfig+0x246>
                SubgRf.PacketParams.Params.Gfsk.CrcLength = RADIO_CRC_OFF;
 800eb5c:	4b2f      	ldr	r3, [pc, #188]	; (800ec1c <RadioSetRxConfig+0x300>)
 800eb5e:	2201      	movs	r2, #1
 800eb60:	75da      	strb	r2, [r3, #23]
            SubgRf.PacketParams.Params.Gfsk.DcFree = RADIO_DC_FREEWHITENING;
 800eb62:	4b2e      	ldr	r3, [pc, #184]	; (800ec1c <RadioSetRxConfig+0x300>)
 800eb64:	2201      	movs	r2, #1
 800eb66:	761a      	strb	r2, [r3, #24]
            RadioStandby( );
 800eb68:	f000 fc53 	bl	800f412 <RadioStandby>
            RadioSetModem( ( SubgRf.ModulationParams.PacketType == PACKET_TYPE_GFSK ) ? MODEM_FSK : MODEM_LORA );
 800eb6c:	4b2b      	ldr	r3, [pc, #172]	; (800ec1c <RadioSetRxConfig+0x300>)
 800eb6e:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 800eb72:	2b00      	cmp	r3, #0
 800eb74:	bf14      	ite	ne
 800eb76:	2301      	movne	r3, #1
 800eb78:	2300      	moveq	r3, #0
 800eb7a:	b2db      	uxtb	r3, r3
 800eb7c:	4618      	mov	r0, r3
 800eb7e:	f7ff fe19 	bl	800e7b4 <RadioSetModem>
            SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
 800eb82:	4828      	ldr	r0, [pc, #160]	; (800ec24 <RadioSetRxConfig+0x308>)
 800eb84:	f001 fd08 	bl	8010598 <SUBGRF_SetModulationParams>
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 800eb88:	4827      	ldr	r0, [pc, #156]	; (800ec28 <RadioSetRxConfig+0x30c>)
 800eb8a:	f001 fdcd 	bl	8010728 <SUBGRF_SetPacketParams>
            SUBGRF_SetSyncWord( ( uint8_t[] ){ 0xC1, 0x94, 0xC1, 0x00, 0x00, 0x00, 0x00, 0x00 } );
 800eb8e:	4a28      	ldr	r2, [pc, #160]	; (800ec30 <RadioSetRxConfig+0x314>)
 800eb90:	f107 031c 	add.w	r3, r7, #28
 800eb94:	e892 0003 	ldmia.w	r2, {r0, r1}
 800eb98:	e883 0003 	stmia.w	r3, {r0, r1}
 800eb9c:	f107 031c 	add.w	r3, r7, #28
 800eba0:	4618      	mov	r0, r3
 800eba2:	f001 f8d8 	bl	800fd56 <SUBGRF_SetSyncWord>
            SUBGRF_SetWhiteningSeed( 0x01FF );
 800eba6:	f240 10ff 	movw	r0, #511	; 0x1ff
 800ebaa:	f001 f923 	bl	800fdf4 <SUBGRF_SetWhiteningSeed>
            SubgRf.RxTimeout = ( uint32_t )(( symbTimeout * 8 * 1000 ) /datarate);
 800ebae:	8f3b      	ldrh	r3, [r7, #56]	; 0x38
 800ebb0:	f44f 52fa 	mov.w	r2, #8000	; 0x1f40
 800ebb4:	fb02 f303 	mul.w	r3, r2, r3
 800ebb8:	461a      	mov	r2, r3
 800ebba:	687b      	ldr	r3, [r7, #4]
 800ebbc:	fbb2 f3f3 	udiv	r3, r2, r3
 800ebc0:	4a16      	ldr	r2, [pc, #88]	; (800ec1c <RadioSetRxConfig+0x300>)
 800ebc2:	6093      	str	r3, [r2, #8]
            break;
 800ebc4:	e0a6      	b.n	800ed14 <RadioSetRxConfig+0x3f8>
            SUBGRF_SetStopRxTimerOnPreambleDetect( false );
 800ebc6:	2000      	movs	r0, #0
 800ebc8:	f001 faa2 	bl	8010110 <SUBGRF_SetStopRxTimerOnPreambleDetect>
            SubgRf.ModulationParams.PacketType = PACKET_TYPE_LORA;
 800ebcc:	4b13      	ldr	r3, [pc, #76]	; (800ec1c <RadioSetRxConfig+0x300>)
 800ebce:	2201      	movs	r2, #1
 800ebd0:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
            SubgRf.ModulationParams.Params.LoRa.SpreadingFactor = ( RadioLoRaSpreadingFactors_t )datarate;
 800ebd4:	687b      	ldr	r3, [r7, #4]
 800ebd6:	b2da      	uxtb	r2, r3
 800ebd8:	4b10      	ldr	r3, [pc, #64]	; (800ec1c <RadioSetRxConfig+0x300>)
 800ebda:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
            SubgRf.ModulationParams.Params.LoRa.Bandwidth = Bandwidths[bandwidth];
 800ebde:	4a15      	ldr	r2, [pc, #84]	; (800ec34 <RadioSetRxConfig+0x318>)
 800ebe0:	68bb      	ldr	r3, [r7, #8]
 800ebe2:	4413      	add	r3, r2
 800ebe4:	781a      	ldrb	r2, [r3, #0]
 800ebe6:	4b0d      	ldr	r3, [pc, #52]	; (800ec1c <RadioSetRxConfig+0x300>)
 800ebe8:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
            SubgRf.ModulationParams.Params.LoRa.CodingRate = ( RadioLoRaCodingRates_t )coderate;
 800ebec:	4a0b      	ldr	r2, [pc, #44]	; (800ec1c <RadioSetRxConfig+0x300>)
 800ebee:	7bbb      	ldrb	r3, [r7, #14]
 800ebf0:	f882 3052 	strb.w	r3, [r2, #82]	; 0x52
            if( ( ( bandwidth == 0 ) && ( ( datarate == 11 ) || ( datarate == 12 ) ) ) ||
 800ebf4:	68bb      	ldr	r3, [r7, #8]
 800ebf6:	2b00      	cmp	r3, #0
 800ebf8:	d105      	bne.n	800ec06 <RadioSetRxConfig+0x2ea>
 800ebfa:	687b      	ldr	r3, [r7, #4]
 800ebfc:	2b0b      	cmp	r3, #11
 800ebfe:	d008      	beq.n	800ec12 <RadioSetRxConfig+0x2f6>
 800ec00:	687b      	ldr	r3, [r7, #4]
 800ec02:	2b0c      	cmp	r3, #12
 800ec04:	d005      	beq.n	800ec12 <RadioSetRxConfig+0x2f6>
 800ec06:	68bb      	ldr	r3, [r7, #8]
 800ec08:	2b01      	cmp	r3, #1
 800ec0a:	d115      	bne.n	800ec38 <RadioSetRxConfig+0x31c>
                ( ( bandwidth == 1 ) && ( datarate == 12 ) ) )
 800ec0c:	687b      	ldr	r3, [r7, #4]
 800ec0e:	2b0c      	cmp	r3, #12
 800ec10:	d112      	bne.n	800ec38 <RadioSetRxConfig+0x31c>
                SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 0x01;
 800ec12:	4b02      	ldr	r3, [pc, #8]	; (800ec1c <RadioSetRxConfig+0x300>)
 800ec14:	2201      	movs	r2, #1
 800ec16:	f883 2053 	strb.w	r2, [r3, #83]	; 0x53
 800ec1a:	e011      	b.n	800ec40 <RadioSetRxConfig+0x324>
 800ec1c:	20000e54 	.word	0x20000e54
 800ec20:	20000085 	.word	0x20000085
 800ec24:	20000e8c 	.word	0x20000e8c
 800ec28:	20000e62 	.word	0x20000e62
 800ec2c:	08013110 	.word	0x08013110
 800ec30:	08013118 	.word	0x08013118
 800ec34:	08013734 	.word	0x08013734
                SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 0x00;
 800ec38:	4b38      	ldr	r3, [pc, #224]	; (800ed1c <RadioSetRxConfig+0x400>)
 800ec3a:	2200      	movs	r2, #0
 800ec3c:	f883 2053 	strb.w	r2, [r3, #83]	; 0x53
            SubgRf.PacketParams.PacketType = PACKET_TYPE_LORA;
 800ec40:	4b36      	ldr	r3, [pc, #216]	; (800ed1c <RadioSetRxConfig+0x400>)
 800ec42:	2201      	movs	r2, #1
 800ec44:	739a      	strb	r2, [r3, #14]
            if( ( SubgRf.ModulationParams.Params.LoRa.SpreadingFactor == LORA_SF5 ) ||
 800ec46:	4b35      	ldr	r3, [pc, #212]	; (800ed1c <RadioSetRxConfig+0x400>)
 800ec48:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800ec4c:	2b05      	cmp	r3, #5
 800ec4e:	d004      	beq.n	800ec5a <RadioSetRxConfig+0x33e>
                ( SubgRf.ModulationParams.Params.LoRa.SpreadingFactor == LORA_SF6 ) )
 800ec50:	4b32      	ldr	r3, [pc, #200]	; (800ed1c <RadioSetRxConfig+0x400>)
 800ec52:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
            if( ( SubgRf.ModulationParams.Params.LoRa.SpreadingFactor == LORA_SF5 ) ||
 800ec56:	2b06      	cmp	r3, #6
 800ec58:	d10a      	bne.n	800ec70 <RadioSetRxConfig+0x354>
                if( preambleLen < 12 )
 800ec5a:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 800ec5c:	2b0b      	cmp	r3, #11
 800ec5e:	d803      	bhi.n	800ec68 <RadioSetRxConfig+0x34c>
                    SubgRf.PacketParams.Params.LoRa.PreambleLength = 12;
 800ec60:	4b2e      	ldr	r3, [pc, #184]	; (800ed1c <RadioSetRxConfig+0x400>)
 800ec62:	220c      	movs	r2, #12
 800ec64:	839a      	strh	r2, [r3, #28]
                if( preambleLen < 12 )
 800ec66:	e006      	b.n	800ec76 <RadioSetRxConfig+0x35a>
                    SubgRf.PacketParams.Params.LoRa.PreambleLength = preambleLen;
 800ec68:	4a2c      	ldr	r2, [pc, #176]	; (800ed1c <RadioSetRxConfig+0x400>)
 800ec6a:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 800ec6c:	8393      	strh	r3, [r2, #28]
                if( preambleLen < 12 )
 800ec6e:	e002      	b.n	800ec76 <RadioSetRxConfig+0x35a>
                SubgRf.PacketParams.Params.LoRa.PreambleLength = preambleLen;
 800ec70:	4a2a      	ldr	r2, [pc, #168]	; (800ed1c <RadioSetRxConfig+0x400>)
 800ec72:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 800ec74:	8393      	strh	r3, [r2, #28]
            SubgRf.PacketParams.Params.LoRa.HeaderType = ( RadioLoRaPacketLengthsMode_t )fixLen;
 800ec76:	f897 203c 	ldrb.w	r2, [r7, #60]	; 0x3c
 800ec7a:	4b28      	ldr	r3, [pc, #160]	; (800ed1c <RadioSetRxConfig+0x400>)
 800ec7c:	779a      	strb	r2, [r3, #30]
            SubgRf.PacketParams.Params.LoRa.PayloadLength = MaxPayloadLength;
 800ec7e:	4b28      	ldr	r3, [pc, #160]	; (800ed20 <RadioSetRxConfig+0x404>)
 800ec80:	781a      	ldrb	r2, [r3, #0]
 800ec82:	4b26      	ldr	r3, [pc, #152]	; (800ed1c <RadioSetRxConfig+0x400>)
 800ec84:	77da      	strb	r2, [r3, #31]
            SubgRf.PacketParams.Params.LoRa.CrcMode = ( RadioLoRaCrcModes_t )crcOn;
 800ec86:	f897 2044 	ldrb.w	r2, [r7, #68]	; 0x44
 800ec8a:	4b24      	ldr	r3, [pc, #144]	; (800ed1c <RadioSetRxConfig+0x400>)
 800ec8c:	f883 2020 	strb.w	r2, [r3, #32]
            SubgRf.PacketParams.Params.LoRa.InvertIQ = ( RadioLoRaIQModes_t )iqInverted;
 800ec90:	f897 2050 	ldrb.w	r2, [r7, #80]	; 0x50
 800ec94:	4b21      	ldr	r3, [pc, #132]	; (800ed1c <RadioSetRxConfig+0x400>)
 800ec96:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
            RadioStandby( );
 800ec9a:	f000 fbba 	bl	800f412 <RadioStandby>
            RadioSetModem( ( SubgRf.ModulationParams.PacketType == PACKET_TYPE_GFSK ) ? MODEM_FSK : MODEM_LORA );
 800ec9e:	4b1f      	ldr	r3, [pc, #124]	; (800ed1c <RadioSetRxConfig+0x400>)
 800eca0:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 800eca4:	2b00      	cmp	r3, #0
 800eca6:	bf14      	ite	ne
 800eca8:	2301      	movne	r3, #1
 800ecaa:	2300      	moveq	r3, #0
 800ecac:	b2db      	uxtb	r3, r3
 800ecae:	4618      	mov	r0, r3
 800ecb0:	f7ff fd80 	bl	800e7b4 <RadioSetModem>
            SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
 800ecb4:	481b      	ldr	r0, [pc, #108]	; (800ed24 <RadioSetRxConfig+0x408>)
 800ecb6:	f001 fc6f 	bl	8010598 <SUBGRF_SetModulationParams>
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 800ecba:	481b      	ldr	r0, [pc, #108]	; (800ed28 <RadioSetRxConfig+0x40c>)
 800ecbc:	f001 fd34 	bl	8010728 <SUBGRF_SetPacketParams>
            SUBGRF_SetLoRaSymbNumTimeout( symbTimeout );
 800ecc0:	8f3b      	ldrh	r3, [r7, #56]	; 0x38
 800ecc2:	b2db      	uxtb	r3, r3
 800ecc4:	4618      	mov	r0, r3
 800ecc6:	f001 fa35 	bl	8010134 <SUBGRF_SetLoRaSymbNumTimeout>
            if( SubgRf.PacketParams.Params.LoRa.InvertIQ == LORA_IQ_INVERTED )
 800ecca:	4b14      	ldr	r3, [pc, #80]	; (800ed1c <RadioSetRxConfig+0x400>)
 800eccc:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 800ecd0:	2b01      	cmp	r3, #1
 800ecd2:	d10d      	bne.n	800ecf0 <RadioSetRxConfig+0x3d4>
                SUBGRF_WriteRegister( 0x0736, SUBGRF_ReadRegister( 0x0736 ) & ~( 1 << 2 ) );
 800ecd4:	f240 7036 	movw	r0, #1846	; 0x736
 800ecd8:	f001 fe8c 	bl	80109f4 <SUBGRF_ReadRegister>
 800ecdc:	4603      	mov	r3, r0
 800ecde:	f023 0304 	bic.w	r3, r3, #4
 800ece2:	b2db      	uxtb	r3, r3
 800ece4:	4619      	mov	r1, r3
 800ece6:	f240 7036 	movw	r0, #1846	; 0x736
 800ecea:	f001 fe6f 	bl	80109cc <SUBGRF_WriteRegister>
 800ecee:	e00c      	b.n	800ed0a <RadioSetRxConfig+0x3ee>
                SUBGRF_WriteRegister( 0x0736, SUBGRF_ReadRegister( 0x0736 ) | ( 1 << 2 ) );
 800ecf0:	f240 7036 	movw	r0, #1846	; 0x736
 800ecf4:	f001 fe7e 	bl	80109f4 <SUBGRF_ReadRegister>
 800ecf8:	4603      	mov	r3, r0
 800ecfa:	f043 0304 	orr.w	r3, r3, #4
 800ecfe:	b2db      	uxtb	r3, r3
 800ed00:	4619      	mov	r1, r3
 800ed02:	f240 7036 	movw	r0, #1846	; 0x736
 800ed06:	f001 fe61 	bl	80109cc <SUBGRF_WriteRegister>
            SubgRf.RxTimeout = 0xFFFF;
 800ed0a:	4b04      	ldr	r3, [pc, #16]	; (800ed1c <RadioSetRxConfig+0x400>)
 800ed0c:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800ed10:	609a      	str	r2, [r3, #8]
            break;
 800ed12:	bf00      	nop
    }
}
 800ed14:	bf00      	nop
 800ed16:	3728      	adds	r7, #40	; 0x28
 800ed18:	46bd      	mov	sp, r7
 800ed1a:	bd80      	pop	{r7, pc}
 800ed1c:	20000e54 	.word	0x20000e54
 800ed20:	20000085 	.word	0x20000085
 800ed24:	20000e8c 	.word	0x20000e8c
 800ed28:	20000e62 	.word	0x20000e62

0800ed2c <RadioSetTxConfig>:
static void RadioSetTxConfig( RadioModems_t modem, int8_t power, uint32_t fdev,
                              uint32_t bandwidth, uint32_t datarate,
                              uint8_t coderate, uint16_t preambleLen,
                              bool fixLen, bool crcOn, bool freqHopOn,
                              uint8_t hopPeriod, bool iqInverted, uint32_t timeout )
{
 800ed2c:	b580      	push	{r7, lr}
 800ed2e:	b086      	sub	sp, #24
 800ed30:	af00      	add	r7, sp, #0
 800ed32:	60ba      	str	r2, [r7, #8]
 800ed34:	607b      	str	r3, [r7, #4]
 800ed36:	4603      	mov	r3, r0
 800ed38:	73fb      	strb	r3, [r7, #15]
 800ed3a:	460b      	mov	r3, r1
 800ed3c:	73bb      	strb	r3, [r7, #14]

    switch( modem )
 800ed3e:	7bfb      	ldrb	r3, [r7, #15]
 800ed40:	2b01      	cmp	r3, #1
 800ed42:	d077      	beq.n	800ee34 <RadioSetTxConfig+0x108>
 800ed44:	2b03      	cmp	r3, #3
 800ed46:	d002      	beq.n	800ed4e <RadioSetTxConfig+0x22>
 800ed48:	2b00      	cmp	r3, #0
 800ed4a:	d012      	beq.n	800ed72 <RadioSetTxConfig+0x46>
            RadioStandby( );
            RadioSetModem( ( SubgRf.ModulationParams.PacketType == PACKET_TYPE_GFSK ) ? MODEM_FSK : MODEM_LORA );
            SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
        default:
            break;
 800ed4c:	e0df      	b.n	800ef0e <RadioSetTxConfig+0x1e2>
            RadioSetModem(MODEM_SIGFOX_TX);
 800ed4e:	2003      	movs	r0, #3
 800ed50:	f7ff fd30 	bl	800e7b4 <RadioSetModem>
            SubgRf.ModulationParams.PacketType = PACKET_TYPE_BPSK;
 800ed54:	4b88      	ldr	r3, [pc, #544]	; (800ef78 <RadioSetTxConfig+0x24c>)
 800ed56:	2202      	movs	r2, #2
 800ed58:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
            SubgRf.ModulationParams.Params.Bpsk.BitRate           = datarate;
 800ed5c:	4a86      	ldr	r2, [pc, #536]	; (800ef78 <RadioSetTxConfig+0x24c>)
 800ed5e:	6a3b      	ldr	r3, [r7, #32]
 800ed60:	6493      	str	r3, [r2, #72]	; 0x48
            SubgRf.ModulationParams.Params.Bpsk.ModulationShaping = MOD_SHAPING_DBPSK;
 800ed62:	4b85      	ldr	r3, [pc, #532]	; (800ef78 <RadioSetTxConfig+0x24c>)
 800ed64:	2216      	movs	r2, #22
 800ed66:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
            SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
 800ed6a:	4884      	ldr	r0, [pc, #528]	; (800ef7c <RadioSetTxConfig+0x250>)
 800ed6c:	f001 fc14 	bl	8010598 <SUBGRF_SetModulationParams>
            break;
 800ed70:	e0ce      	b.n	800ef10 <RadioSetTxConfig+0x1e4>
            SubgRf.ModulationParams.PacketType = PACKET_TYPE_GFSK;
 800ed72:	4b81      	ldr	r3, [pc, #516]	; (800ef78 <RadioSetTxConfig+0x24c>)
 800ed74:	2200      	movs	r2, #0
 800ed76:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
            SubgRf.ModulationParams.Params.Gfsk.BitRate = datarate;
 800ed7a:	4a7f      	ldr	r2, [pc, #508]	; (800ef78 <RadioSetTxConfig+0x24c>)
 800ed7c:	6a3b      	ldr	r3, [r7, #32]
 800ed7e:	63d3      	str	r3, [r2, #60]	; 0x3c
            SubgRf.ModulationParams.Params.Gfsk.ModulationShaping = MOD_SHAPING_G_BT_1;
 800ed80:	4b7d      	ldr	r3, [pc, #500]	; (800ef78 <RadioSetTxConfig+0x24c>)
 800ed82:	220b      	movs	r2, #11
 800ed84:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
            SubgRf.ModulationParams.Params.Gfsk.Bandwidth = RadioGetFskBandwidthRegValue( bandwidth );
 800ed88:	6878      	ldr	r0, [r7, #4]
 800ed8a:	f7ff fc81 	bl	800e690 <RadioGetFskBandwidthRegValue>
 800ed8e:	4603      	mov	r3, r0
 800ed90:	461a      	mov	r2, r3
 800ed92:	4b79      	ldr	r3, [pc, #484]	; (800ef78 <RadioSetTxConfig+0x24c>)
 800ed94:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
            SubgRf.ModulationParams.Params.Gfsk.Fdev = fdev;
 800ed98:	4a77      	ldr	r2, [pc, #476]	; (800ef78 <RadioSetTxConfig+0x24c>)
 800ed9a:	68bb      	ldr	r3, [r7, #8]
 800ed9c:	6413      	str	r3, [r2, #64]	; 0x40
            SubgRf.PacketParams.PacketType = PACKET_TYPE_GFSK;
 800ed9e:	4b76      	ldr	r3, [pc, #472]	; (800ef78 <RadioSetTxConfig+0x24c>)
 800eda0:	2200      	movs	r2, #0
 800eda2:	739a      	strb	r2, [r3, #14]
            SubgRf.PacketParams.Params.Gfsk.PreambleLength = ( preambleLen << 3 ); // convert byte into bit
 800eda4:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 800eda6:	00db      	lsls	r3, r3, #3
 800eda8:	b29a      	uxth	r2, r3
 800edaa:	4b73      	ldr	r3, [pc, #460]	; (800ef78 <RadioSetTxConfig+0x24c>)
 800edac:	821a      	strh	r2, [r3, #16]
            SubgRf.PacketParams.Params.Gfsk.PreambleMinDetect = RADIO_PREAMBLE_DETECTOR_08_BITS;
 800edae:	4b72      	ldr	r3, [pc, #456]	; (800ef78 <RadioSetTxConfig+0x24c>)
 800edb0:	2204      	movs	r2, #4
 800edb2:	749a      	strb	r2, [r3, #18]
            SubgRf.PacketParams.Params.Gfsk.SyncWordLength = 3 << 3 ; // convert byte into bit
 800edb4:	4b70      	ldr	r3, [pc, #448]	; (800ef78 <RadioSetTxConfig+0x24c>)
 800edb6:	2218      	movs	r2, #24
 800edb8:	74da      	strb	r2, [r3, #19]
            SubgRf.PacketParams.Params.Gfsk.AddrComp = RADIO_ADDRESSCOMP_FILT_OFF;
 800edba:	4b6f      	ldr	r3, [pc, #444]	; (800ef78 <RadioSetTxConfig+0x24c>)
 800edbc:	2200      	movs	r2, #0
 800edbe:	751a      	strb	r2, [r3, #20]
            SubgRf.PacketParams.Params.Gfsk.HeaderType = ( fixLen == true ) ? RADIO_PACKET_FIXED_LENGTH : RADIO_PACKET_VARIABLE_LENGTH;
 800edc0:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 800edc4:	f083 0301 	eor.w	r3, r3, #1
 800edc8:	b2db      	uxtb	r3, r3
 800edca:	461a      	mov	r2, r3
 800edcc:	4b6a      	ldr	r3, [pc, #424]	; (800ef78 <RadioSetTxConfig+0x24c>)
 800edce:	755a      	strb	r2, [r3, #21]
            if( crcOn == true )
 800edd0:	f897 3030 	ldrb.w	r3, [r7, #48]	; 0x30
 800edd4:	2b00      	cmp	r3, #0
 800edd6:	d003      	beq.n	800ede0 <RadioSetTxConfig+0xb4>
                SubgRf.PacketParams.Params.Gfsk.CrcLength = RADIO_CRC_2_BYTES_CCIT;
 800edd8:	4b67      	ldr	r3, [pc, #412]	; (800ef78 <RadioSetTxConfig+0x24c>)
 800edda:	22f2      	movs	r2, #242	; 0xf2
 800eddc:	75da      	strb	r2, [r3, #23]
 800edde:	e002      	b.n	800ede6 <RadioSetTxConfig+0xba>
                SubgRf.PacketParams.Params.Gfsk.CrcLength = RADIO_CRC_OFF;
 800ede0:	4b65      	ldr	r3, [pc, #404]	; (800ef78 <RadioSetTxConfig+0x24c>)
 800ede2:	2201      	movs	r2, #1
 800ede4:	75da      	strb	r2, [r3, #23]
            SubgRf.PacketParams.Params.Gfsk.DcFree = RADIO_DC_FREEWHITENING;
 800ede6:	4b64      	ldr	r3, [pc, #400]	; (800ef78 <RadioSetTxConfig+0x24c>)
 800ede8:	2201      	movs	r2, #1
 800edea:	761a      	strb	r2, [r3, #24]
            RadioStandby( );
 800edec:	f000 fb11 	bl	800f412 <RadioStandby>
            RadioSetModem( ( SubgRf.ModulationParams.PacketType == PACKET_TYPE_GFSK ) ? MODEM_FSK : MODEM_LORA );
 800edf0:	4b61      	ldr	r3, [pc, #388]	; (800ef78 <RadioSetTxConfig+0x24c>)
 800edf2:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 800edf6:	2b00      	cmp	r3, #0
 800edf8:	bf14      	ite	ne
 800edfa:	2301      	movne	r3, #1
 800edfc:	2300      	moveq	r3, #0
 800edfe:	b2db      	uxtb	r3, r3
 800ee00:	4618      	mov	r0, r3
 800ee02:	f7ff fcd7 	bl	800e7b4 <RadioSetModem>
            SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
 800ee06:	485d      	ldr	r0, [pc, #372]	; (800ef7c <RadioSetTxConfig+0x250>)
 800ee08:	f001 fbc6 	bl	8010598 <SUBGRF_SetModulationParams>
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 800ee0c:	485c      	ldr	r0, [pc, #368]	; (800ef80 <RadioSetTxConfig+0x254>)
 800ee0e:	f001 fc8b 	bl	8010728 <SUBGRF_SetPacketParams>
            SUBGRF_SetSyncWord( ( uint8_t[] ){ 0xC1, 0x94, 0xC1, 0x00, 0x00, 0x00, 0x00, 0x00 } );
 800ee12:	4a5c      	ldr	r2, [pc, #368]	; (800ef84 <RadioSetTxConfig+0x258>)
 800ee14:	f107 0310 	add.w	r3, r7, #16
 800ee18:	e892 0003 	ldmia.w	r2, {r0, r1}
 800ee1c:	e883 0003 	stmia.w	r3, {r0, r1}
 800ee20:	f107 0310 	add.w	r3, r7, #16
 800ee24:	4618      	mov	r0, r3
 800ee26:	f000 ff96 	bl	800fd56 <SUBGRF_SetSyncWord>
            SUBGRF_SetWhiteningSeed( 0x01FF );
 800ee2a:	f240 10ff 	movw	r0, #511	; 0x1ff
 800ee2e:	f000 ffe1 	bl	800fdf4 <SUBGRF_SetWhiteningSeed>
            break;
 800ee32:	e06d      	b.n	800ef10 <RadioSetTxConfig+0x1e4>
            SubgRf.ModulationParams.PacketType = PACKET_TYPE_LORA;
 800ee34:	4b50      	ldr	r3, [pc, #320]	; (800ef78 <RadioSetTxConfig+0x24c>)
 800ee36:	2201      	movs	r2, #1
 800ee38:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
            SubgRf.ModulationParams.Params.LoRa.SpreadingFactor = ( RadioLoRaSpreadingFactors_t ) datarate;
 800ee3c:	6a3b      	ldr	r3, [r7, #32]
 800ee3e:	b2da      	uxtb	r2, r3
 800ee40:	4b4d      	ldr	r3, [pc, #308]	; (800ef78 <RadioSetTxConfig+0x24c>)
 800ee42:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
            SubgRf.ModulationParams.Params.LoRa.Bandwidth =  Bandwidths[bandwidth];
 800ee46:	4a50      	ldr	r2, [pc, #320]	; (800ef88 <RadioSetTxConfig+0x25c>)
 800ee48:	687b      	ldr	r3, [r7, #4]
 800ee4a:	4413      	add	r3, r2
 800ee4c:	781a      	ldrb	r2, [r3, #0]
 800ee4e:	4b4a      	ldr	r3, [pc, #296]	; (800ef78 <RadioSetTxConfig+0x24c>)
 800ee50:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
            SubgRf.ModulationParams.Params.LoRa.CodingRate= ( RadioLoRaCodingRates_t )coderate;
 800ee54:	4a48      	ldr	r2, [pc, #288]	; (800ef78 <RadioSetTxConfig+0x24c>)
 800ee56:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 800ee5a:	f882 3052 	strb.w	r3, [r2, #82]	; 0x52
            if( ( ( bandwidth == 0 ) && ( ( datarate == 11 ) || ( datarate == 12 ) ) ) ||
 800ee5e:	687b      	ldr	r3, [r7, #4]
 800ee60:	2b00      	cmp	r3, #0
 800ee62:	d105      	bne.n	800ee70 <RadioSetTxConfig+0x144>
 800ee64:	6a3b      	ldr	r3, [r7, #32]
 800ee66:	2b0b      	cmp	r3, #11
 800ee68:	d008      	beq.n	800ee7c <RadioSetTxConfig+0x150>
 800ee6a:	6a3b      	ldr	r3, [r7, #32]
 800ee6c:	2b0c      	cmp	r3, #12
 800ee6e:	d005      	beq.n	800ee7c <RadioSetTxConfig+0x150>
 800ee70:	687b      	ldr	r3, [r7, #4]
 800ee72:	2b01      	cmp	r3, #1
 800ee74:	d107      	bne.n	800ee86 <RadioSetTxConfig+0x15a>
                ( ( bandwidth == 1 ) && ( datarate == 12 ) ) )
 800ee76:	6a3b      	ldr	r3, [r7, #32]
 800ee78:	2b0c      	cmp	r3, #12
 800ee7a:	d104      	bne.n	800ee86 <RadioSetTxConfig+0x15a>
                SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 0x01;
 800ee7c:	4b3e      	ldr	r3, [pc, #248]	; (800ef78 <RadioSetTxConfig+0x24c>)
 800ee7e:	2201      	movs	r2, #1
 800ee80:	f883 2053 	strb.w	r2, [r3, #83]	; 0x53
 800ee84:	e003      	b.n	800ee8e <RadioSetTxConfig+0x162>
                SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 0x00;
 800ee86:	4b3c      	ldr	r3, [pc, #240]	; (800ef78 <RadioSetTxConfig+0x24c>)
 800ee88:	2200      	movs	r2, #0
 800ee8a:	f883 2053 	strb.w	r2, [r3, #83]	; 0x53
            SubgRf.PacketParams.PacketType = PACKET_TYPE_LORA;
 800ee8e:	4b3a      	ldr	r3, [pc, #232]	; (800ef78 <RadioSetTxConfig+0x24c>)
 800ee90:	2201      	movs	r2, #1
 800ee92:	739a      	strb	r2, [r3, #14]
            if( ( SubgRf.ModulationParams.Params.LoRa.SpreadingFactor == LORA_SF5 ) ||
 800ee94:	4b38      	ldr	r3, [pc, #224]	; (800ef78 <RadioSetTxConfig+0x24c>)
 800ee96:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800ee9a:	2b05      	cmp	r3, #5
 800ee9c:	d004      	beq.n	800eea8 <RadioSetTxConfig+0x17c>
                ( SubgRf.ModulationParams.Params.LoRa.SpreadingFactor == LORA_SF6 ) )
 800ee9e:	4b36      	ldr	r3, [pc, #216]	; (800ef78 <RadioSetTxConfig+0x24c>)
 800eea0:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
            if( ( SubgRf.ModulationParams.Params.LoRa.SpreadingFactor == LORA_SF5 ) ||
 800eea4:	2b06      	cmp	r3, #6
 800eea6:	d10a      	bne.n	800eebe <RadioSetTxConfig+0x192>
                if( preambleLen < 12 )
 800eea8:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 800eeaa:	2b0b      	cmp	r3, #11
 800eeac:	d803      	bhi.n	800eeb6 <RadioSetTxConfig+0x18a>
                    SubgRf.PacketParams.Params.LoRa.PreambleLength = 12;
 800eeae:	4b32      	ldr	r3, [pc, #200]	; (800ef78 <RadioSetTxConfig+0x24c>)
 800eeb0:	220c      	movs	r2, #12
 800eeb2:	839a      	strh	r2, [r3, #28]
                if( preambleLen < 12 )
 800eeb4:	e006      	b.n	800eec4 <RadioSetTxConfig+0x198>
                    SubgRf.PacketParams.Params.LoRa.PreambleLength = preambleLen;
 800eeb6:	4a30      	ldr	r2, [pc, #192]	; (800ef78 <RadioSetTxConfig+0x24c>)
 800eeb8:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 800eeba:	8393      	strh	r3, [r2, #28]
                if( preambleLen < 12 )
 800eebc:	e002      	b.n	800eec4 <RadioSetTxConfig+0x198>
                SubgRf.PacketParams.Params.LoRa.PreambleLength = preambleLen;
 800eebe:	4a2e      	ldr	r2, [pc, #184]	; (800ef78 <RadioSetTxConfig+0x24c>)
 800eec0:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 800eec2:	8393      	strh	r3, [r2, #28]
            SubgRf.PacketParams.Params.LoRa.HeaderType = ( RadioLoRaPacketLengthsMode_t )fixLen;
 800eec4:	f897 202c 	ldrb.w	r2, [r7, #44]	; 0x2c
 800eec8:	4b2b      	ldr	r3, [pc, #172]	; (800ef78 <RadioSetTxConfig+0x24c>)
 800eeca:	779a      	strb	r2, [r3, #30]
            SubgRf.PacketParams.Params.LoRa.PayloadLength = MaxPayloadLength;
 800eecc:	4b2f      	ldr	r3, [pc, #188]	; (800ef8c <RadioSetTxConfig+0x260>)
 800eece:	781a      	ldrb	r2, [r3, #0]
 800eed0:	4b29      	ldr	r3, [pc, #164]	; (800ef78 <RadioSetTxConfig+0x24c>)
 800eed2:	77da      	strb	r2, [r3, #31]
            SubgRf.PacketParams.Params.LoRa.CrcMode = ( RadioLoRaCrcModes_t )crcOn;
 800eed4:	f897 2030 	ldrb.w	r2, [r7, #48]	; 0x30
 800eed8:	4b27      	ldr	r3, [pc, #156]	; (800ef78 <RadioSetTxConfig+0x24c>)
 800eeda:	f883 2020 	strb.w	r2, [r3, #32]
            SubgRf.PacketParams.Params.LoRa.InvertIQ = ( RadioLoRaIQModes_t )iqInverted;
 800eede:	f897 203c 	ldrb.w	r2, [r7, #60]	; 0x3c
 800eee2:	4b25      	ldr	r3, [pc, #148]	; (800ef78 <RadioSetTxConfig+0x24c>)
 800eee4:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
            RadioStandby( );
 800eee8:	f000 fa93 	bl	800f412 <RadioStandby>
            RadioSetModem( ( SubgRf.ModulationParams.PacketType == PACKET_TYPE_GFSK ) ? MODEM_FSK : MODEM_LORA );
 800eeec:	4b22      	ldr	r3, [pc, #136]	; (800ef78 <RadioSetTxConfig+0x24c>)
 800eeee:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 800eef2:	2b00      	cmp	r3, #0
 800eef4:	bf14      	ite	ne
 800eef6:	2301      	movne	r3, #1
 800eef8:	2300      	moveq	r3, #0
 800eefa:	b2db      	uxtb	r3, r3
 800eefc:	4618      	mov	r0, r3
 800eefe:	f7ff fc59 	bl	800e7b4 <RadioSetModem>
            SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
 800ef02:	481e      	ldr	r0, [pc, #120]	; (800ef7c <RadioSetTxConfig+0x250>)
 800ef04:	f001 fb48 	bl	8010598 <SUBGRF_SetModulationParams>
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 800ef08:	481d      	ldr	r0, [pc, #116]	; (800ef80 <RadioSetTxConfig+0x254>)
 800ef0a:	f001 fc0d 	bl	8010728 <SUBGRF_SetPacketParams>
            break;
 800ef0e:	bf00      	nop
    }

    /* WORKAROUND - Modulation Quality with 500 kHz LoRa Bandwidth, see DS_SX1261-2_V1.2 datasheet chapter 15.1 */
    if( ( modem == MODEM_LORA ) && ( SubgRf.ModulationParams.Params.LoRa.Bandwidth == LORA_BW_500 ) )
 800ef10:	7bfb      	ldrb	r3, [r7, #15]
 800ef12:	2b01      	cmp	r3, #1
 800ef14:	d112      	bne.n	800ef3c <RadioSetTxConfig+0x210>
 800ef16:	4b18      	ldr	r3, [pc, #96]	; (800ef78 <RadioSetTxConfig+0x24c>)
 800ef18:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800ef1c:	2b06      	cmp	r3, #6
 800ef1e:	d10d      	bne.n	800ef3c <RadioSetTxConfig+0x210>
    {
        /* RegTxModulation = @address 0x0889 */
        SUBGRF_WriteRegister( 0x0889, SUBGRF_ReadRegister( 0x0889 ) & ~( 1 << 2 ) );
 800ef20:	f640 0089 	movw	r0, #2185	; 0x889
 800ef24:	f001 fd66 	bl	80109f4 <SUBGRF_ReadRegister>
 800ef28:	4603      	mov	r3, r0
 800ef2a:	f023 0304 	bic.w	r3, r3, #4
 800ef2e:	b2db      	uxtb	r3, r3
 800ef30:	4619      	mov	r1, r3
 800ef32:	f640 0089 	movw	r0, #2185	; 0x889
 800ef36:	f001 fd49 	bl	80109cc <SUBGRF_WriteRegister>
 800ef3a:	e00c      	b.n	800ef56 <RadioSetTxConfig+0x22a>
    }
    else
    {
        /* RegTxModulation = @address 0x0889 */
        SUBGRF_WriteRegister( 0x0889, SUBGRF_ReadRegister( 0x0889 ) | ( 1 << 2 ) );
 800ef3c:	f640 0089 	movw	r0, #2185	; 0x889
 800ef40:	f001 fd58 	bl	80109f4 <SUBGRF_ReadRegister>
 800ef44:	4603      	mov	r3, r0
 800ef46:	f043 0304 	orr.w	r3, r3, #4
 800ef4a:	b2db      	uxtb	r3, r3
 800ef4c:	4619      	mov	r1, r3
 800ef4e:	f640 0089 	movw	r0, #2185	; 0x889
 800ef52:	f001 fd3b 	bl	80109cc <SUBGRF_WriteRegister>
    }
    /* WORKAROUND END */

    SubgRf.AntSwitchPaSelect = SUBGRF_SetRfTxPower( power );
 800ef56:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800ef5a:	4618      	mov	r0, r3
 800ef5c:	f001 fdda 	bl	8010b14 <SUBGRF_SetRfTxPower>
 800ef60:	4603      	mov	r3, r0
 800ef62:	461a      	mov	r2, r3
 800ef64:	4b04      	ldr	r3, [pc, #16]	; (800ef78 <RadioSetTxConfig+0x24c>)
 800ef66:	f883 2056 	strb.w	r2, [r3, #86]	; 0x56
    SubgRf.TxTimeout = timeout;
 800ef6a:	4a03      	ldr	r2, [pc, #12]	; (800ef78 <RadioSetTxConfig+0x24c>)
 800ef6c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800ef6e:	6053      	str	r3, [r2, #4]
}
 800ef70:	bf00      	nop
 800ef72:	3718      	adds	r7, #24
 800ef74:	46bd      	mov	sp, r7
 800ef76:	bd80      	pop	{r7, pc}
 800ef78:	20000e54 	.word	0x20000e54
 800ef7c:	20000e8c 	.word	0x20000e8c
 800ef80:	20000e62 	.word	0x20000e62
 800ef84:	08013118 	.word	0x08013118
 800ef88:	08013734 	.word	0x08013734
 800ef8c:	20000085 	.word	0x20000085

0800ef90 <RadioCheckRfFrequency>:

static bool RadioCheckRfFrequency( uint32_t frequency )
{
 800ef90:	b480      	push	{r7}
 800ef92:	b083      	sub	sp, #12
 800ef94:	af00      	add	r7, sp, #0
 800ef96:	6078      	str	r0, [r7, #4]
    return true;
 800ef98:	2301      	movs	r3, #1
}
 800ef9a:	4618      	mov	r0, r3
 800ef9c:	370c      	adds	r7, #12
 800ef9e:	46bd      	mov	sp, r7
 800efa0:	bc80      	pop	{r7}
 800efa2:	4770      	bx	lr

0800efa4 <RadioGetLoRaBandwidthInHz>:

static uint32_t RadioGetLoRaBandwidthInHz( RadioLoRaBandwidths_t bw )
{
 800efa4:	b480      	push	{r7}
 800efa6:	b085      	sub	sp, #20
 800efa8:	af00      	add	r7, sp, #0
 800efaa:	4603      	mov	r3, r0
 800efac:	71fb      	strb	r3, [r7, #7]
    uint32_t bandwidthInHz = 0;
 800efae:	2300      	movs	r3, #0
 800efb0:	60fb      	str	r3, [r7, #12]

    switch( bw )
 800efb2:	79fb      	ldrb	r3, [r7, #7]
 800efb4:	2b0a      	cmp	r3, #10
 800efb6:	d83e      	bhi.n	800f036 <RadioGetLoRaBandwidthInHz+0x92>
 800efb8:	a201      	add	r2, pc, #4	; (adr r2, 800efc0 <RadioGetLoRaBandwidthInHz+0x1c>)
 800efba:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800efbe:	bf00      	nop
 800efc0:	0800efed 	.word	0x0800efed
 800efc4:	0800effd 	.word	0x0800effd
 800efc8:	0800f00d 	.word	0x0800f00d
 800efcc:	0800f01d 	.word	0x0800f01d
 800efd0:	0800f025 	.word	0x0800f025
 800efd4:	0800f02b 	.word	0x0800f02b
 800efd8:	0800f031 	.word	0x0800f031
 800efdc:	0800f037 	.word	0x0800f037
 800efe0:	0800eff5 	.word	0x0800eff5
 800efe4:	0800f005 	.word	0x0800f005
 800efe8:	0800f015 	.word	0x0800f015
    {
    case LORA_BW_007:
        bandwidthInHz = 7812UL;
 800efec:	f641 6384 	movw	r3, #7812	; 0x1e84
 800eff0:	60fb      	str	r3, [r7, #12]
        break;
 800eff2:	e020      	b.n	800f036 <RadioGetLoRaBandwidthInHz+0x92>
    case LORA_BW_010:
        bandwidthInHz = 10417UL;
 800eff4:	f642 03b1 	movw	r3, #10417	; 0x28b1
 800eff8:	60fb      	str	r3, [r7, #12]
        break;
 800effa:	e01c      	b.n	800f036 <RadioGetLoRaBandwidthInHz+0x92>
    case LORA_BW_015:
        bandwidthInHz = 15625UL;
 800effc:	f643 5309 	movw	r3, #15625	; 0x3d09
 800f000:	60fb      	str	r3, [r7, #12]
        break;
 800f002:	e018      	b.n	800f036 <RadioGetLoRaBandwidthInHz+0x92>
    case LORA_BW_020:
        bandwidthInHz = 20833UL;
 800f004:	f245 1361 	movw	r3, #20833	; 0x5161
 800f008:	60fb      	str	r3, [r7, #12]
        break;
 800f00a:	e014      	b.n	800f036 <RadioGetLoRaBandwidthInHz+0x92>
    case LORA_BW_031:
        bandwidthInHz = 31250UL;
 800f00c:	f647 2312 	movw	r3, #31250	; 0x7a12
 800f010:	60fb      	str	r3, [r7, #12]
        break;
 800f012:	e010      	b.n	800f036 <RadioGetLoRaBandwidthInHz+0x92>
    case LORA_BW_041:
        bandwidthInHz = 41667UL;
 800f014:	f24a 23c3 	movw	r3, #41667	; 0xa2c3
 800f018:	60fb      	str	r3, [r7, #12]
        break;
 800f01a:	e00c      	b.n	800f036 <RadioGetLoRaBandwidthInHz+0x92>
    case LORA_BW_062:
        bandwidthInHz = 62500UL;
 800f01c:	f24f 4324 	movw	r3, #62500	; 0xf424
 800f020:	60fb      	str	r3, [r7, #12]
        break;
 800f022:	e008      	b.n	800f036 <RadioGetLoRaBandwidthInHz+0x92>
    case LORA_BW_125:
        bandwidthInHz = 125000UL;
 800f024:	4b07      	ldr	r3, [pc, #28]	; (800f044 <RadioGetLoRaBandwidthInHz+0xa0>)
 800f026:	60fb      	str	r3, [r7, #12]
        break;
 800f028:	e005      	b.n	800f036 <RadioGetLoRaBandwidthInHz+0x92>
    case LORA_BW_250:
        bandwidthInHz = 250000UL;
 800f02a:	4b07      	ldr	r3, [pc, #28]	; (800f048 <RadioGetLoRaBandwidthInHz+0xa4>)
 800f02c:	60fb      	str	r3, [r7, #12]
        break;
 800f02e:	e002      	b.n	800f036 <RadioGetLoRaBandwidthInHz+0x92>
    case LORA_BW_500:
        bandwidthInHz = 500000UL;
 800f030:	4b06      	ldr	r3, [pc, #24]	; (800f04c <RadioGetLoRaBandwidthInHz+0xa8>)
 800f032:	60fb      	str	r3, [r7, #12]
        break;
 800f034:	bf00      	nop
    }

    return bandwidthInHz;
 800f036:	68fb      	ldr	r3, [r7, #12]
}
 800f038:	4618      	mov	r0, r3
 800f03a:	3714      	adds	r7, #20
 800f03c:	46bd      	mov	sp, r7
 800f03e:	bc80      	pop	{r7}
 800f040:	4770      	bx	lr
 800f042:	bf00      	nop
 800f044:	0001e848 	.word	0x0001e848
 800f048:	0003d090 	.word	0x0003d090
 800f04c:	0007a120 	.word	0x0007a120

0800f050 <RadioGetGfskTimeOnAirNumerator>:

static uint32_t RadioGetGfskTimeOnAirNumerator( uint32_t datarate, uint8_t coderate,
                                                uint16_t preambleLen, bool fixLen, uint8_t payloadLen,
                                                bool crcOn )
{
 800f050:	b480      	push	{r7}
 800f052:	b083      	sub	sp, #12
 800f054:	af00      	add	r7, sp, #0
 800f056:	6078      	str	r0, [r7, #4]
 800f058:	4608      	mov	r0, r1
 800f05a:	4611      	mov	r1, r2
 800f05c:	461a      	mov	r2, r3
 800f05e:	4603      	mov	r3, r0
 800f060:	70fb      	strb	r3, [r7, #3]
 800f062:	460b      	mov	r3, r1
 800f064:	803b      	strh	r3, [r7, #0]
 800f066:	4613      	mov	r3, r2
 800f068:	70bb      	strb	r3, [r7, #2]
               ( ( crcOn == true ) ? 2 : 0 )
               ) << 3
             );
    */
    /* ST_WORKAROUND_BEGIN: Simplified calculation without const values */
    return ( preambleLen << 3 ) +
 800f06a:	883b      	ldrh	r3, [r7, #0]
 800f06c:	00db      	lsls	r3, r3, #3
           ( ( fixLen == false ) ? 8 : 0 ) + 24 +
 800f06e:	78ba      	ldrb	r2, [r7, #2]
 800f070:	f082 0201 	eor.w	r2, r2, #1
 800f074:	b2d2      	uxtb	r2, r2
 800f076:	2a00      	cmp	r2, #0
 800f078:	d001      	beq.n	800f07e <RadioGetGfskTimeOnAirNumerator+0x2e>
 800f07a:	2208      	movs	r2, #8
 800f07c:	e000      	b.n	800f080 <RadioGetGfskTimeOnAirNumerator+0x30>
 800f07e:	2200      	movs	r2, #0
    return ( preambleLen << 3 ) +
 800f080:	4413      	add	r3, r2
           ( ( fixLen == false ) ? 8 : 0 ) + 24 +
 800f082:	f103 0218 	add.w	r2, r3, #24
           ( ( payloadLen + ( ( crcOn == true ) ? 2 : 0 ) ) << 3 );
 800f086:	7c3b      	ldrb	r3, [r7, #16]
 800f088:	7d39      	ldrb	r1, [r7, #20]
 800f08a:	2900      	cmp	r1, #0
 800f08c:	d001      	beq.n	800f092 <RadioGetGfskTimeOnAirNumerator+0x42>
 800f08e:	2102      	movs	r1, #2
 800f090:	e000      	b.n	800f094 <RadioGetGfskTimeOnAirNumerator+0x44>
 800f092:	2100      	movs	r1, #0
 800f094:	440b      	add	r3, r1
 800f096:	00db      	lsls	r3, r3, #3
           ( ( fixLen == false ) ? 8 : 0 ) + 24 +
 800f098:	4413      	add	r3, r2
    /* ST_WORKAROUND_END */
}
 800f09a:	4618      	mov	r0, r3
 800f09c:	370c      	adds	r7, #12
 800f09e:	46bd      	mov	sp, r7
 800f0a0:	bc80      	pop	{r7}
 800f0a2:	4770      	bx	lr

0800f0a4 <RadioGetLoRaTimeOnAirNumerator>:

static uint32_t RadioGetLoRaTimeOnAirNumerator( uint32_t bandwidth,
                                                uint32_t datarate, uint8_t coderate,
                                                uint16_t preambleLen, bool fixLen, uint8_t payloadLen,
                                                bool crcOn )
{
 800f0a4:	b480      	push	{r7}
 800f0a6:	b08b      	sub	sp, #44	; 0x2c
 800f0a8:	af00      	add	r7, sp, #0
 800f0aa:	60f8      	str	r0, [r7, #12]
 800f0ac:	60b9      	str	r1, [r7, #8]
 800f0ae:	4611      	mov	r1, r2
 800f0b0:	461a      	mov	r2, r3
 800f0b2:	460b      	mov	r3, r1
 800f0b4:	71fb      	strb	r3, [r7, #7]
 800f0b6:	4613      	mov	r3, r2
 800f0b8:	80bb      	strh	r3, [r7, #4]
    int32_t crDenom           = coderate + 4;
 800f0ba:	79fb      	ldrb	r3, [r7, #7]
 800f0bc:	3304      	adds	r3, #4
 800f0be:	617b      	str	r3, [r7, #20]
    bool    lowDatareOptimize = false;
 800f0c0:	2300      	movs	r3, #0
 800f0c2:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

    /* Ensure that the preamble length is at least 12 symbols when using SF5 or SF6 */
    if( ( datarate == 5 ) || ( datarate == 6 ) )
 800f0c6:	68bb      	ldr	r3, [r7, #8]
 800f0c8:	2b05      	cmp	r3, #5
 800f0ca:	d002      	beq.n	800f0d2 <RadioGetLoRaTimeOnAirNumerator+0x2e>
 800f0cc:	68bb      	ldr	r3, [r7, #8]
 800f0ce:	2b06      	cmp	r3, #6
 800f0d0:	d104      	bne.n	800f0dc <RadioGetLoRaTimeOnAirNumerator+0x38>
    {
        if( preambleLen < 12 )
 800f0d2:	88bb      	ldrh	r3, [r7, #4]
 800f0d4:	2b0b      	cmp	r3, #11
 800f0d6:	d801      	bhi.n	800f0dc <RadioGetLoRaTimeOnAirNumerator+0x38>
        {
            preambleLen = 12;
 800f0d8:	230c      	movs	r3, #12
 800f0da:	80bb      	strh	r3, [r7, #4]
        }
    }

    if( ( ( bandwidth == 0 ) && ( ( datarate == 11 ) || ( datarate == 12 ) ) ) ||
 800f0dc:	68fb      	ldr	r3, [r7, #12]
 800f0de:	2b00      	cmp	r3, #0
 800f0e0:	d105      	bne.n	800f0ee <RadioGetLoRaTimeOnAirNumerator+0x4a>
 800f0e2:	68bb      	ldr	r3, [r7, #8]
 800f0e4:	2b0b      	cmp	r3, #11
 800f0e6:	d008      	beq.n	800f0fa <RadioGetLoRaTimeOnAirNumerator+0x56>
 800f0e8:	68bb      	ldr	r3, [r7, #8]
 800f0ea:	2b0c      	cmp	r3, #12
 800f0ec:	d005      	beq.n	800f0fa <RadioGetLoRaTimeOnAirNumerator+0x56>
 800f0ee:	68fb      	ldr	r3, [r7, #12]
 800f0f0:	2b01      	cmp	r3, #1
 800f0f2:	d105      	bne.n	800f100 <RadioGetLoRaTimeOnAirNumerator+0x5c>
        ( ( bandwidth == 1 ) && ( datarate == 12 ) ) )
 800f0f4:	68bb      	ldr	r3, [r7, #8]
 800f0f6:	2b0c      	cmp	r3, #12
 800f0f8:	d102      	bne.n	800f100 <RadioGetLoRaTimeOnAirNumerator+0x5c>
    {
        lowDatareOptimize = true;
 800f0fa:	2301      	movs	r3, #1
 800f0fc:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    }

    int32_t ceilDenominator;
    int32_t ceilNumerator = ( payloadLen << 3 ) +
 800f100:	f897 3034 	ldrb.w	r3, [r7, #52]	; 0x34
 800f104:	00db      	lsls	r3, r3, #3
                            ( crcOn ? 16 : 0 ) -
 800f106:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 800f10a:	2a00      	cmp	r2, #0
 800f10c:	d001      	beq.n	800f112 <RadioGetLoRaTimeOnAirNumerator+0x6e>
 800f10e:	2210      	movs	r2, #16
 800f110:	e000      	b.n	800f114 <RadioGetLoRaTimeOnAirNumerator+0x70>
 800f112:	2200      	movs	r2, #0
    int32_t ceilNumerator = ( payloadLen << 3 ) +
 800f114:	4413      	add	r3, r2
 800f116:	461a      	mov	r2, r3
                            ( 4 * datarate ) +
 800f118:	68bb      	ldr	r3, [r7, #8]
 800f11a:	009b      	lsls	r3, r3, #2
                            ( crcOn ? 16 : 0 ) -
 800f11c:	1ad3      	subs	r3, r2, r3
                            ( fixLen ? 0 : 20 );
 800f11e:	f897 2030 	ldrb.w	r2, [r7, #48]	; 0x30
 800f122:	2a00      	cmp	r2, #0
 800f124:	d001      	beq.n	800f12a <RadioGetLoRaTimeOnAirNumerator+0x86>
 800f126:	2200      	movs	r2, #0
 800f128:	e000      	b.n	800f12c <RadioGetLoRaTimeOnAirNumerator+0x88>
 800f12a:	2214      	movs	r2, #20
                            ( 4 * datarate ) +
 800f12c:	4413      	add	r3, r2
    int32_t ceilNumerator = ( payloadLen << 3 ) +
 800f12e:	61fb      	str	r3, [r7, #28]

    if( datarate <= 6 )
 800f130:	68bb      	ldr	r3, [r7, #8]
 800f132:	2b06      	cmp	r3, #6
 800f134:	d803      	bhi.n	800f13e <RadioGetLoRaTimeOnAirNumerator+0x9a>
    {
        ceilDenominator = 4 * datarate;
 800f136:	68bb      	ldr	r3, [r7, #8]
 800f138:	009b      	lsls	r3, r3, #2
 800f13a:	623b      	str	r3, [r7, #32]
 800f13c:	e010      	b.n	800f160 <RadioGetLoRaTimeOnAirNumerator+0xbc>
    }
    else
    {
        ceilNumerator += 8;
 800f13e:	69fb      	ldr	r3, [r7, #28]
 800f140:	3308      	adds	r3, #8
 800f142:	61fb      	str	r3, [r7, #28]

        if( lowDatareOptimize == true )
 800f144:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800f148:	2b00      	cmp	r3, #0
 800f14a:	d006      	beq.n	800f15a <RadioGetLoRaTimeOnAirNumerator+0xb6>
        {
            ceilDenominator = 4 * ( datarate - 2 );
 800f14c:	68bb      	ldr	r3, [r7, #8]
 800f14e:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 800f152:	3b02      	subs	r3, #2
 800f154:	009b      	lsls	r3, r3, #2
 800f156:	623b      	str	r3, [r7, #32]
 800f158:	e002      	b.n	800f160 <RadioGetLoRaTimeOnAirNumerator+0xbc>
        }
        else
        {
            ceilDenominator = 4 * datarate;
 800f15a:	68bb      	ldr	r3, [r7, #8]
 800f15c:	009b      	lsls	r3, r3, #2
 800f15e:	623b      	str	r3, [r7, #32]
        }
    }

    if( ceilNumerator < 0 )
 800f160:	69fb      	ldr	r3, [r7, #28]
 800f162:	2b00      	cmp	r3, #0
 800f164:	da01      	bge.n	800f16a <RadioGetLoRaTimeOnAirNumerator+0xc6>
    {
        ceilNumerator = 0;
 800f166:	2300      	movs	r3, #0
 800f168:	61fb      	str	r3, [r7, #28]
    }

    // Perform integral ceil()
    int32_t intermediate =
        ( ( ceilNumerator + ceilDenominator - 1 ) / ceilDenominator ) * crDenom + preambleLen + 12;
 800f16a:	69fa      	ldr	r2, [r7, #28]
 800f16c:	6a3b      	ldr	r3, [r7, #32]
 800f16e:	4413      	add	r3, r2
 800f170:	1e5a      	subs	r2, r3, #1
 800f172:	6a3b      	ldr	r3, [r7, #32]
 800f174:	fb92 f3f3 	sdiv	r3, r2, r3
 800f178:	697a      	ldr	r2, [r7, #20]
 800f17a:	fb02 f203 	mul.w	r2, r2, r3
 800f17e:	88bb      	ldrh	r3, [r7, #4]
 800f180:	4413      	add	r3, r2
    int32_t intermediate =
 800f182:	330c      	adds	r3, #12
 800f184:	61bb      	str	r3, [r7, #24]

    if( datarate <= 6 )
 800f186:	68bb      	ldr	r3, [r7, #8]
 800f188:	2b06      	cmp	r3, #6
 800f18a:	d802      	bhi.n	800f192 <RadioGetLoRaTimeOnAirNumerator+0xee>
    {
        intermediate += 2;
 800f18c:	69bb      	ldr	r3, [r7, #24]
 800f18e:	3302      	adds	r3, #2
 800f190:	61bb      	str	r3, [r7, #24]
    }

    return ( uint32_t )( ( 4 * intermediate + 1 ) * ( 1 << ( datarate - 2 ) ) );
 800f192:	69bb      	ldr	r3, [r7, #24]
 800f194:	009b      	lsls	r3, r3, #2
 800f196:	1c5a      	adds	r2, r3, #1
 800f198:	68bb      	ldr	r3, [r7, #8]
 800f19a:	3b02      	subs	r3, #2
 800f19c:	fa02 f303 	lsl.w	r3, r2, r3
}
 800f1a0:	4618      	mov	r0, r3
 800f1a2:	372c      	adds	r7, #44	; 0x2c
 800f1a4:	46bd      	mov	sp, r7
 800f1a6:	bc80      	pop	{r7}
 800f1a8:	4770      	bx	lr
	...

0800f1ac <RadioTimeOnAir>:

static uint32_t RadioTimeOnAir( RadioModems_t modem, uint32_t bandwidth,
                                uint32_t datarate, uint8_t coderate,
                                uint16_t preambleLen, bool fixLen, uint8_t payloadLen,
                                bool crcOn )
{
 800f1ac:	b580      	push	{r7, lr}
 800f1ae:	b08a      	sub	sp, #40	; 0x28
 800f1b0:	af04      	add	r7, sp, #16
 800f1b2:	60b9      	str	r1, [r7, #8]
 800f1b4:	607a      	str	r2, [r7, #4]
 800f1b6:	461a      	mov	r2, r3
 800f1b8:	4603      	mov	r3, r0
 800f1ba:	73fb      	strb	r3, [r7, #15]
 800f1bc:	4613      	mov	r3, r2
 800f1be:	73bb      	strb	r3, [r7, #14]
    uint32_t numerator = 0;
 800f1c0:	2300      	movs	r3, #0
 800f1c2:	617b      	str	r3, [r7, #20]
    uint32_t denominator = 1;
 800f1c4:	2301      	movs	r3, #1
 800f1c6:	613b      	str	r3, [r7, #16]

    switch( modem )
 800f1c8:	7bfb      	ldrb	r3, [r7, #15]
 800f1ca:	2b00      	cmp	r3, #0
 800f1cc:	d002      	beq.n	800f1d4 <RadioTimeOnAir+0x28>
 800f1ce:	2b01      	cmp	r3, #1
 800f1d0:	d017      	beq.n	800f202 <RadioTimeOnAir+0x56>
                                                                  fixLen, payloadLen, crcOn );
            denominator = RadioGetLoRaBandwidthInHz( Bandwidths[bandwidth] );
        }
        break;
    default:
        break;
 800f1d2:	e035      	b.n	800f240 <RadioTimeOnAir+0x94>
            numerator   = 1000U * RadioGetGfskTimeOnAirNumerator( datarate, coderate,
 800f1d4:	f897 0024 	ldrb.w	r0, [r7, #36]	; 0x24
 800f1d8:	8c3a      	ldrh	r2, [r7, #32]
 800f1da:	7bb9      	ldrb	r1, [r7, #14]
 800f1dc:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 800f1e0:	9301      	str	r3, [sp, #4]
 800f1e2:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 800f1e6:	9300      	str	r3, [sp, #0]
 800f1e8:	4603      	mov	r3, r0
 800f1ea:	6878      	ldr	r0, [r7, #4]
 800f1ec:	f7ff ff30 	bl	800f050 <RadioGetGfskTimeOnAirNumerator>
 800f1f0:	4602      	mov	r2, r0
 800f1f2:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800f1f6:	fb03 f302 	mul.w	r3, r3, r2
 800f1fa:	617b      	str	r3, [r7, #20]
            denominator = datarate;
 800f1fc:	687b      	ldr	r3, [r7, #4]
 800f1fe:	613b      	str	r3, [r7, #16]
        break;
 800f200:	e01e      	b.n	800f240 <RadioTimeOnAir+0x94>
            numerator   = 1000U * RadioGetLoRaTimeOnAirNumerator( bandwidth, datarate,
 800f202:	8c39      	ldrh	r1, [r7, #32]
 800f204:	7bba      	ldrb	r2, [r7, #14]
 800f206:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 800f20a:	9302      	str	r3, [sp, #8]
 800f20c:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 800f210:	9301      	str	r3, [sp, #4]
 800f212:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 800f216:	9300      	str	r3, [sp, #0]
 800f218:	460b      	mov	r3, r1
 800f21a:	6879      	ldr	r1, [r7, #4]
 800f21c:	68b8      	ldr	r0, [r7, #8]
 800f21e:	f7ff ff41 	bl	800f0a4 <RadioGetLoRaTimeOnAirNumerator>
 800f222:	4602      	mov	r2, r0
 800f224:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800f228:	fb03 f302 	mul.w	r3, r3, r2
 800f22c:	617b      	str	r3, [r7, #20]
            denominator = RadioGetLoRaBandwidthInHz( Bandwidths[bandwidth] );
 800f22e:	4a0a      	ldr	r2, [pc, #40]	; (800f258 <RadioTimeOnAir+0xac>)
 800f230:	68bb      	ldr	r3, [r7, #8]
 800f232:	4413      	add	r3, r2
 800f234:	781b      	ldrb	r3, [r3, #0]
 800f236:	4618      	mov	r0, r3
 800f238:	f7ff feb4 	bl	800efa4 <RadioGetLoRaBandwidthInHz>
 800f23c:	6138      	str	r0, [r7, #16]
        break;
 800f23e:	bf00      	nop
    }
    // Perform integral ceil()
    return DIVC(numerator, denominator);
 800f240:	697a      	ldr	r2, [r7, #20]
 800f242:	693b      	ldr	r3, [r7, #16]
 800f244:	4413      	add	r3, r2
 800f246:	1e5a      	subs	r2, r3, #1
 800f248:	693b      	ldr	r3, [r7, #16]
 800f24a:	fbb2 f3f3 	udiv	r3, r2, r3
}
 800f24e:	4618      	mov	r0, r3
 800f250:	3718      	adds	r7, #24
 800f252:	46bd      	mov	sp, r7
 800f254:	bd80      	pop	{r7, pc}
 800f256:	bf00      	nop
 800f258:	08013734 	.word	0x08013734

0800f25c <RadioSend>:

static void RadioSend( uint8_t *buffer, uint8_t size )
{
 800f25c:	b580      	push	{r7, lr}
 800f25e:	b08c      	sub	sp, #48	; 0x30
 800f260:	af00      	add	r7, sp, #0
 800f262:	6078      	str	r0, [r7, #4]
 800f264:	460b      	mov	r3, r1
 800f266:	70fb      	strb	r3, [r7, #3]
    /* Radio IRQ is set to DIO1 by default */
    SUBGRF_SetDioIrqParams( IRQ_TX_DONE | IRQ_RX_TX_TIMEOUT,
 800f268:	2300      	movs	r3, #0
 800f26a:	2200      	movs	r2, #0
 800f26c:	f240 2101 	movw	r1, #513	; 0x201
 800f270:	f240 2001 	movw	r0, #513	; 0x201
 800f274:	f001 f85e 	bl	8010334 <SUBGRF_SetDioIrqParams>
                            IRQ_RADIO_NONE,
                            IRQ_RADIO_NONE );

    /* ST_WORKAROUND_BEGIN : Set the debug pin and update the radio switch */
    /* Set DBG pin */
    DBG_GPIO_RADIO_TX(SET);
 800f278:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800f27c:	4857      	ldr	r0, [pc, #348]	; (800f3dc <RadioSend+0x180>)
 800f27e:	f7fe ff08 	bl	800e092 <LL_GPIO_SetOutputPin>

    /* Set RF switch */
    SUBGRF_SetSwitch(SubgRf.AntSwitchPaSelect, RFSWITCH_TX);
 800f282:	4b57      	ldr	r3, [pc, #348]	; (800f3e0 <RadioSend+0x184>)
 800f284:	f893 3056 	ldrb.w	r3, [r3, #86]	; 0x56
 800f288:	2101      	movs	r1, #1
 800f28a:	4618      	mov	r0, r3
 800f28c:	f001 fc1a 	bl	8010ac4 <SUBGRF_SetSwitch>
    /* ST_WORKAROUND_END */

    switch(SubgRf.Modem)
 800f290:	4b53      	ldr	r3, [pc, #332]	; (800f3e0 <RadioSend+0x184>)
 800f292:	781b      	ldrb	r3, [r3, #0]
 800f294:	2b03      	cmp	r3, #3
 800f296:	f200 8093 	bhi.w	800f3c0 <RadioSend+0x164>
 800f29a:	a201      	add	r2, pc, #4	; (adr r2, 800f2a0 <RadioSend+0x44>)
 800f29c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800f2a0:	0800f2cb 	.word	0x0800f2cb
 800f2a4:	0800f2b1 	.word	0x0800f2b1
 800f2a8:	0800f2e5 	.word	0x0800f2e5
 800f2ac:	0800f305 	.word	0x0800f305
    {
        case MODEM_LORA:
        {
            SubgRf.PacketParams.Params.LoRa.PayloadLength = size;
 800f2b0:	4a4b      	ldr	r2, [pc, #300]	; (800f3e0 <RadioSend+0x184>)
 800f2b2:	78fb      	ldrb	r3, [r7, #3]
 800f2b4:	77d3      	strb	r3, [r2, #31]
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 800f2b6:	484b      	ldr	r0, [pc, #300]	; (800f3e4 <RadioSend+0x188>)
 800f2b8:	f001 fa36 	bl	8010728 <SUBGRF_SetPacketParams>
            SUBGRF_SendPayload( buffer, size, 0 );
 800f2bc:	78fb      	ldrb	r3, [r7, #3]
 800f2be:	2200      	movs	r2, #0
 800f2c0:	4619      	mov	r1, r3
 800f2c2:	6878      	ldr	r0, [r7, #4]
 800f2c4:	f000 fd34 	bl	800fd30 <SUBGRF_SendPayload>
            break;
 800f2c8:	e07b      	b.n	800f3c2 <RadioSend+0x166>
        }
        case MODEM_FSK:
        {
            SubgRf.PacketParams.Params.Gfsk.PayloadLength = size;
 800f2ca:	4a45      	ldr	r2, [pc, #276]	; (800f3e0 <RadioSend+0x184>)
 800f2cc:	78fb      	ldrb	r3, [r7, #3]
 800f2ce:	7593      	strb	r3, [r2, #22]
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 800f2d0:	4844      	ldr	r0, [pc, #272]	; (800f3e4 <RadioSend+0x188>)
 800f2d2:	f001 fa29 	bl	8010728 <SUBGRF_SetPacketParams>
            SUBGRF_SendPayload( buffer, size, 0 );
 800f2d6:	78fb      	ldrb	r3, [r7, #3]
 800f2d8:	2200      	movs	r2, #0
 800f2da:	4619      	mov	r1, r3
 800f2dc:	6878      	ldr	r0, [r7, #4]
 800f2de:	f000 fd27 	bl	800fd30 <SUBGRF_SendPayload>
            break;
 800f2e2:	e06e      	b.n	800f3c2 <RadioSend+0x166>
        }
        case MODEM_BPSK:
        {
            SubgRf.PacketParams.PacketType = PACKET_TYPE_BPSK;
 800f2e4:	4b3e      	ldr	r3, [pc, #248]	; (800f3e0 <RadioSend+0x184>)
 800f2e6:	2202      	movs	r2, #2
 800f2e8:	739a      	strb	r2, [r3, #14]
            SubgRf.PacketParams.Params.Bpsk.PayloadLength = size;
 800f2ea:	4a3d      	ldr	r2, [pc, #244]	; (800f3e0 <RadioSend+0x184>)
 800f2ec:	78fb      	ldrb	r3, [r7, #3]
 800f2ee:	7693      	strb	r3, [r2, #26]
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 800f2f0:	483c      	ldr	r0, [pc, #240]	; (800f3e4 <RadioSend+0x188>)
 800f2f2:	f001 fa19 	bl	8010728 <SUBGRF_SetPacketParams>
            SUBGRF_SendPayload( buffer, size, 0 );
 800f2f6:	78fb      	ldrb	r3, [r7, #3]
 800f2f8:	2200      	movs	r2, #0
 800f2fa:	4619      	mov	r1, r3
 800f2fc:	6878      	ldr	r0, [r7, #4]
 800f2fe:	f000 fd17 	bl	800fd30 <SUBGRF_SendPayload>
            break;
 800f302:	e05e      	b.n	800f3c2 <RadioSend+0x166>
        }
        case MODEM_SIGFOX_TX:
        {
            uint8_t outBuffer[35] = {0};
 800f304:	f107 0308 	add.w	r3, r7, #8
 800f308:	2223      	movs	r2, #35	; 0x23
 800f30a:	2100      	movs	r1, #0
 800f30c:	4618      	mov	r0, r3
 800f30e:	f002 ffe4 	bl	80122da <memset>
            /*from bpsk to dbpsk*/
            /*first 1 bit duplicated*/
            payload_integration( outBuffer, buffer, size );
 800f312:	78fa      	ldrb	r2, [r7, #3]
 800f314:	f107 0308 	add.w	r3, r7, #8
 800f318:	6879      	ldr	r1, [r7, #4]
 800f31a:	4618      	mov	r0, r3
 800f31c:	f000 fbf5 	bl	800fb0a <payload_integration>

            SubgRf.PacketParams.PacketType = PACKET_TYPE_BPSK;
 800f320:	4b2f      	ldr	r3, [pc, #188]	; (800f3e0 <RadioSend+0x184>)
 800f322:	2202      	movs	r2, #2
 800f324:	739a      	strb	r2, [r3, #14]
            SubgRf.PacketParams.Params.Bpsk.PayloadLength = size + 1;
 800f326:	78fb      	ldrb	r3, [r7, #3]
 800f328:	3301      	adds	r3, #1
 800f32a:	b2da      	uxtb	r2, r3
 800f32c:	4b2c      	ldr	r3, [pc, #176]	; (800f3e0 <RadioSend+0x184>)
 800f32e:	769a      	strb	r2, [r3, #26]
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 800f330:	482c      	ldr	r0, [pc, #176]	; (800f3e4 <RadioSend+0x188>)
 800f332:	f001 f9f9 	bl	8010728 <SUBGRF_SetPacketParams>

            if( SubgRf.ModulationParams.Params.Bpsk.BitRate == 100 )
 800f336:	4b2a      	ldr	r3, [pc, #168]	; (800f3e0 <RadioSend+0x184>)
 800f338:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800f33a:	2b64      	cmp	r3, #100	; 0x64
 800f33c:	d110      	bne.n	800f360 <RadioSend+0x104>
            {
                RadioWrite( 0x00F1, 0 ); // clean start-up LSB
 800f33e:	2100      	movs	r1, #0
 800f340:	20f1      	movs	r0, #241	; 0xf1
 800f342:	f000 f93a 	bl	800f5ba <RadioWrite>
                RadioWrite( 0x00F0, 0 ); // clean start-up MSB
 800f346:	2100      	movs	r1, #0
 800f348:	20f0      	movs	r0, #240	; 0xf0
 800f34a:	f000 f936 	bl	800f5ba <RadioWrite>
                RadioWrite( 0x00F3, 0x70 ); // clean end of frame LSB
 800f34e:	2170      	movs	r1, #112	; 0x70
 800f350:	20f3      	movs	r0, #243	; 0xf3
 800f352:	f000 f932 	bl	800f5ba <RadioWrite>
                RadioWrite( 0x00F2, 0x1D ); // clean end of frame MSB
 800f356:	211d      	movs	r1, #29
 800f358:	20f2      	movs	r0, #242	; 0xf2
 800f35a:	f000 f92e 	bl	800f5ba <RadioWrite>
 800f35e:	e00f      	b.n	800f380 <RadioSend+0x124>
            }
            else // 600 bps
            {
                RadioWrite( 0x00F1, 0 ); // clean start-up LSB
 800f360:	2100      	movs	r1, #0
 800f362:	20f1      	movs	r0, #241	; 0xf1
 800f364:	f000 f929 	bl	800f5ba <RadioWrite>
                RadioWrite( 0x00F0, 0 ); // clean start-up MSB
 800f368:	2100      	movs	r1, #0
 800f36a:	20f0      	movs	r0, #240	; 0xf0
 800f36c:	f000 f925 	bl	800f5ba <RadioWrite>
                RadioWrite( 0x00F3, 0xE1 ); // clean end of frame LSB
 800f370:	21e1      	movs	r1, #225	; 0xe1
 800f372:	20f3      	movs	r0, #243	; 0xf3
 800f374:	f000 f921 	bl	800f5ba <RadioWrite>
                RadioWrite( 0x00F2, 0x04 ); // clean end of frame MSB
 800f378:	2104      	movs	r1, #4
 800f37a:	20f2      	movs	r0, #242	; 0xf2
 800f37c:	f000 f91d 	bl	800f5ba <RadioWrite>
            }

            uint16_t bitNum = (size*8)+2;
 800f380:	78fb      	ldrb	r3, [r7, #3]
 800f382:	b29b      	uxth	r3, r3
 800f384:	00db      	lsls	r3, r3, #3
 800f386:	b29b      	uxth	r3, r3
 800f388:	3302      	adds	r3, #2
 800f38a:	85fb      	strh	r3, [r7, #46]	; 0x2e
            RadioWrite( 0x00F4, ( bitNum >> 8 ) & 0x00FF );    // limit frame
 800f38c:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 800f38e:	0a1b      	lsrs	r3, r3, #8
 800f390:	b29b      	uxth	r3, r3
 800f392:	b2db      	uxtb	r3, r3
 800f394:	4619      	mov	r1, r3
 800f396:	20f4      	movs	r0, #244	; 0xf4
 800f398:	f000 f90f 	bl	800f5ba <RadioWrite>
            RadioWrite( 0x00F5, bitNum & 0x00FF );             // limit frame
 800f39c:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 800f39e:	b2db      	uxtb	r3, r3
 800f3a0:	4619      	mov	r1, r3
 800f3a2:	20f5      	movs	r0, #245	; 0xf5
 800f3a4:	f000 f909 	bl	800f5ba <RadioWrite>
            //
            SUBGRF_SendPayload( outBuffer, size+1 , 0xFFFFFF );
 800f3a8:	78fb      	ldrb	r3, [r7, #3]
 800f3aa:	3301      	adds	r3, #1
 800f3ac:	b2d9      	uxtb	r1, r3
 800f3ae:	f107 0308 	add.w	r3, r7, #8
 800f3b2:	f06f 427f 	mvn.w	r2, #4278190080	; 0xff000000
 800f3b6:	4618      	mov	r0, r3
 800f3b8:	f000 fcba 	bl	800fd30 <SUBGRF_SendPayload>
            break;
 800f3bc:	bf00      	nop
 800f3be:	e000      	b.n	800f3c2 <RadioSend+0x166>
        }
        default:
            break;
 800f3c0:	bf00      	nop
    }

    TimerSetValue( &TxTimeoutTimer, SubgRf.TxTimeout );
 800f3c2:	4b07      	ldr	r3, [pc, #28]	; (800f3e0 <RadioSend+0x184>)
 800f3c4:	685b      	ldr	r3, [r3, #4]
 800f3c6:	4619      	mov	r1, r3
 800f3c8:	4807      	ldr	r0, [pc, #28]	; (800f3e8 <RadioSend+0x18c>)
 800f3ca:	f002 fb73 	bl	8011ab4 <UTIL_TIMER_SetPeriod>
    TimerStart( &TxTimeoutTimer );
 800f3ce:	4806      	ldr	r0, [pc, #24]	; (800f3e8 <RadioSend+0x18c>)
 800f3d0:	f002 fa94 	bl	80118fc <UTIL_TIMER_Start>
}
 800f3d4:	bf00      	nop
 800f3d6:	3730      	adds	r7, #48	; 0x30
 800f3d8:	46bd      	mov	sp, r7
 800f3da:	bd80      	pop	{r7, pc}
 800f3dc:	48000400 	.word	0x48000400
 800f3e0:	20000e54 	.word	0x20000e54
 800f3e4:	20000e62 	.word	0x20000e62
 800f3e8:	20000eac 	.word	0x20000eac

0800f3ec <RadioSleep>:

static void RadioSleep( void )
{
 800f3ec:	b580      	push	{r7, lr}
 800f3ee:	b082      	sub	sp, #8
 800f3f0:	af00      	add	r7, sp, #0
    SleepParams_t params = { 0 };
 800f3f2:	2300      	movs	r3, #0
 800f3f4:	713b      	strb	r3, [r7, #4]

    params.Fields.WarmStart = 1;
 800f3f6:	793b      	ldrb	r3, [r7, #4]
 800f3f8:	f043 0304 	orr.w	r3, r3, #4
 800f3fc:	713b      	strb	r3, [r7, #4]
    SUBGRF_SetSleep( params );
 800f3fe:	7938      	ldrb	r0, [r7, #4]
 800f400:	f000 fd72 	bl	800fee8 <SUBGRF_SetSleep>

    RADIO_DELAY_MS( 2 );
 800f404:	2002      	movs	r0, #2
 800f406:	f7f5 f96e 	bl	80046e6 <HAL_Delay>
}
 800f40a:	bf00      	nop
 800f40c:	3708      	adds	r7, #8
 800f40e:	46bd      	mov	sp, r7
 800f410:	bd80      	pop	{r7, pc}

0800f412 <RadioStandby>:

static void RadioStandby( void )
{
 800f412:	b580      	push	{r7, lr}
 800f414:	af00      	add	r7, sp, #0
    SUBGRF_SetStandby( STDBY_RC );
 800f416:	2000      	movs	r0, #0
 800f418:	f000 fd9a 	bl	800ff50 <SUBGRF_SetStandby>
}
 800f41c:	bf00      	nop
 800f41e:	bd80      	pop	{r7, pc}

0800f420 <RadioRx>:

static void RadioRx( uint32_t timeout )
{
 800f420:	b580      	push	{r7, lr}
 800f422:	b082      	sub	sp, #8
 800f424:	af00      	add	r7, sp, #0
 800f426:	6078      	str	r0, [r7, #4]
    /* Radio IRQ is set to DIO1 by default */
    SUBGRF_SetDioIrqParams( IRQ_RADIO_ALL, //IRQ_RX_DONE | IRQ_RX_TX_TIMEOUT,
 800f428:	2300      	movs	r3, #0
 800f42a:	2200      	movs	r2, #0
 800f42c:	f64f 71ff 	movw	r1, #65535	; 0xffff
 800f430:	f64f 70ff 	movw	r0, #65535	; 0xffff
 800f434:	f000 ff7e 	bl	8010334 <SUBGRF_SetDioIrqParams>
                            IRQ_RADIO_ALL, //IRQ_RX_DONE | IRQ_RX_TX_TIMEOUT,
                            IRQ_RADIO_NONE,
                            IRQ_RADIO_NONE );

    if( timeout != 0 )
 800f438:	687b      	ldr	r3, [r7, #4]
 800f43a:	2b00      	cmp	r3, #0
 800f43c:	d006      	beq.n	800f44c <RadioRx+0x2c>
    {
        TimerSetValue( &RxTimeoutTimer, timeout );
 800f43e:	6879      	ldr	r1, [r7, #4]
 800f440:	4812      	ldr	r0, [pc, #72]	; (800f48c <RadioRx+0x6c>)
 800f442:	f002 fb37 	bl	8011ab4 <UTIL_TIMER_SetPeriod>
        TimerStart( &RxTimeoutTimer );
 800f446:	4811      	ldr	r0, [pc, #68]	; (800f48c <RadioRx+0x6c>)
 800f448:	f002 fa58 	bl	80118fc <UTIL_TIMER_Start>
    }

    /* ST_WORKAROUND_BEGIN : Set the debug pin and update the radio switch */
    /* Set DBG pin */
    DBG_GPIO_RADIO_RX(SET);
 800f44c:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800f450:	480f      	ldr	r0, [pc, #60]	; (800f490 <RadioRx+0x70>)
 800f452:	f7fe fe1e 	bl	800e092 <LL_GPIO_SetOutputPin>

    /* RF switch configuration */
    SUBGRF_SetSwitch(SubgRf.AntSwitchPaSelect, RFSWITCH_RX);
 800f456:	4b0f      	ldr	r3, [pc, #60]	; (800f494 <RadioRx+0x74>)
 800f458:	f893 3056 	ldrb.w	r3, [r3, #86]	; 0x56
 800f45c:	2100      	movs	r1, #0
 800f45e:	4618      	mov	r0, r3
 800f460:	f001 fb30 	bl	8010ac4 <SUBGRF_SetSwitch>
    /* ST_WORKAROUND_END */

    if( SubgRf.RxContinuous == true )
 800f464:	4b0b      	ldr	r3, [pc, #44]	; (800f494 <RadioRx+0x74>)
 800f466:	785b      	ldrb	r3, [r3, #1]
 800f468:	2b00      	cmp	r3, #0
 800f46a:	d004      	beq.n	800f476 <RadioRx+0x56>
    {
        SUBGRF_SetRx( 0xFFFFFF ); // Rx Continuous
 800f46c:	f06f 407f 	mvn.w	r0, #4278190080	; 0xff000000
 800f470:	f000 fdae 	bl	800ffd0 <SUBGRF_SetRx>
    }
    else
    {
        SUBGRF_SetRx( SubgRf.RxTimeout << 6 );
    }
}
 800f474:	e005      	b.n	800f482 <RadioRx+0x62>
        SUBGRF_SetRx( SubgRf.RxTimeout << 6 );
 800f476:	4b07      	ldr	r3, [pc, #28]	; (800f494 <RadioRx+0x74>)
 800f478:	689b      	ldr	r3, [r3, #8]
 800f47a:	019b      	lsls	r3, r3, #6
 800f47c:	4618      	mov	r0, r3
 800f47e:	f000 fda7 	bl	800ffd0 <SUBGRF_SetRx>
}
 800f482:	bf00      	nop
 800f484:	3708      	adds	r7, #8
 800f486:	46bd      	mov	sp, r7
 800f488:	bd80      	pop	{r7, pc}
 800f48a:	bf00      	nop
 800f48c:	20000ec4 	.word	0x20000ec4
 800f490:	48000400 	.word	0x48000400
 800f494:	20000e54 	.word	0x20000e54

0800f498 <RadioRxBoosted>:

static void RadioRxBoosted( uint32_t timeout )
{
 800f498:	b580      	push	{r7, lr}
 800f49a:	b082      	sub	sp, #8
 800f49c:	af00      	add	r7, sp, #0
 800f49e:	6078      	str	r0, [r7, #4]
    SUBGRF_SetDioIrqParams( IRQ_RADIO_ALL, //IRQ_RX_DONE | IRQ_RX_TX_TIMEOUT,
 800f4a0:	2300      	movs	r3, #0
 800f4a2:	2200      	movs	r2, #0
 800f4a4:	f64f 71ff 	movw	r1, #65535	; 0xffff
 800f4a8:	f64f 70ff 	movw	r0, #65535	; 0xffff
 800f4ac:	f000 ff42 	bl	8010334 <SUBGRF_SetDioIrqParams>
                            IRQ_RADIO_ALL, //IRQ_RX_DONE | IRQ_RX_TX_TIMEOUT,
                            IRQ_RADIO_NONE,
                            IRQ_RADIO_NONE );

    if( timeout != 0 )
 800f4b0:	687b      	ldr	r3, [r7, #4]
 800f4b2:	2b00      	cmp	r3, #0
 800f4b4:	d006      	beq.n	800f4c4 <RadioRxBoosted+0x2c>
    {
         TimerSetValue( &RxTimeoutTimer, timeout );
 800f4b6:	6879      	ldr	r1, [r7, #4]
 800f4b8:	480f      	ldr	r0, [pc, #60]	; (800f4f8 <RadioRxBoosted+0x60>)
 800f4ba:	f002 fafb 	bl	8011ab4 <UTIL_TIMER_SetPeriod>
         TimerStart( &RxTimeoutTimer );
 800f4be:	480e      	ldr	r0, [pc, #56]	; (800f4f8 <RadioRxBoosted+0x60>)
 800f4c0:	f002 fa1c 	bl	80118fc <UTIL_TIMER_Start>
    }

    /* RF switch configuration */
    SUBGRF_SetSwitch(SubgRf.AntSwitchPaSelect, RFSWITCH_RX);
 800f4c4:	4b0d      	ldr	r3, [pc, #52]	; (800f4fc <RadioRxBoosted+0x64>)
 800f4c6:	f893 3056 	ldrb.w	r3, [r3, #86]	; 0x56
 800f4ca:	2100      	movs	r1, #0
 800f4cc:	4618      	mov	r0, r3
 800f4ce:	f001 faf9 	bl	8010ac4 <SUBGRF_SetSwitch>
    if( SubgRf.RxContinuous == true )
 800f4d2:	4b0a      	ldr	r3, [pc, #40]	; (800f4fc <RadioRxBoosted+0x64>)
 800f4d4:	785b      	ldrb	r3, [r3, #1]
 800f4d6:	2b00      	cmp	r3, #0
 800f4d8:	d004      	beq.n	800f4e4 <RadioRxBoosted+0x4c>
    {
        SUBGRF_SetRxBoosted( 0xFFFFFF ); // Rx Continuous
 800f4da:	f06f 407f 	mvn.w	r0, #4278190080	; 0xff000000
 800f4de:	f000 fd99 	bl	8010014 <SUBGRF_SetRxBoosted>
    }
    else
    {
        SUBGRF_SetRxBoosted( SubgRf.RxTimeout << 6 );
    }
}
 800f4e2:	e005      	b.n	800f4f0 <RadioRxBoosted+0x58>
        SUBGRF_SetRxBoosted( SubgRf.RxTimeout << 6 );
 800f4e4:	4b05      	ldr	r3, [pc, #20]	; (800f4fc <RadioRxBoosted+0x64>)
 800f4e6:	689b      	ldr	r3, [r3, #8]
 800f4e8:	019b      	lsls	r3, r3, #6
 800f4ea:	4618      	mov	r0, r3
 800f4ec:	f000 fd92 	bl	8010014 <SUBGRF_SetRxBoosted>
}
 800f4f0:	bf00      	nop
 800f4f2:	3708      	adds	r7, #8
 800f4f4:	46bd      	mov	sp, r7
 800f4f6:	bd80      	pop	{r7, pc}
 800f4f8:	20000ec4 	.word	0x20000ec4
 800f4fc:	20000e54 	.word	0x20000e54

0800f500 <RadioSetRxDutyCycle>:

static void RadioSetRxDutyCycle( uint32_t rxTime, uint32_t sleepTime )
{
 800f500:	b580      	push	{r7, lr}
 800f502:	b082      	sub	sp, #8
 800f504:	af00      	add	r7, sp, #0
 800f506:	6078      	str	r0, [r7, #4]
 800f508:	6039      	str	r1, [r7, #0]
    /* RF switch configuration */
    SUBGRF_SetSwitch(SubgRf.AntSwitchPaSelect, RFSWITCH_RX);
 800f50a:	4b07      	ldr	r3, [pc, #28]	; (800f528 <RadioSetRxDutyCycle+0x28>)
 800f50c:	f893 3056 	ldrb.w	r3, [r3, #86]	; 0x56
 800f510:	2100      	movs	r1, #0
 800f512:	4618      	mov	r0, r3
 800f514:	f001 fad6 	bl	8010ac4 <SUBGRF_SetSwitch>
    SUBGRF_SetRxDutyCycle( rxTime, sleepTime );
 800f518:	6839      	ldr	r1, [r7, #0]
 800f51a:	6878      	ldr	r0, [r7, #4]
 800f51c:	f000 fda0 	bl	8010060 <SUBGRF_SetRxDutyCycle>
}
 800f520:	bf00      	nop
 800f522:	3708      	adds	r7, #8
 800f524:	46bd      	mov	sp, r7
 800f526:	bd80      	pop	{r7, pc}
 800f528:	20000e54 	.word	0x20000e54

0800f52c <RadioStartCad>:

static void RadioStartCad( void )
{
 800f52c:	b580      	push	{r7, lr}
 800f52e:	af00      	add	r7, sp, #0
    SUBGRF_SetDioIrqParams( IRQ_CAD_CLEAR | IRQ_CAD_DETECTED, IRQ_CAD_CLEAR | IRQ_CAD_DETECTED, IRQ_RADIO_NONE, IRQ_RADIO_NONE );
 800f530:	2300      	movs	r3, #0
 800f532:	2200      	movs	r2, #0
 800f534:	f44f 71c0 	mov.w	r1, #384	; 0x180
 800f538:	f44f 70c0 	mov.w	r0, #384	; 0x180
 800f53c:	f000 fefa 	bl	8010334 <SUBGRF_SetDioIrqParams>
    SUBGRF_SetCad( );
 800f540:	f000 fdbc 	bl	80100bc <SUBGRF_SetCad>
}
 800f544:	bf00      	nop
 800f546:	bd80      	pop	{r7, pc}

0800f548 <RadioSetTxContinuousWave>:

static void RadioSetTxContinuousWave( uint32_t freq, int8_t power, uint16_t time )
{
 800f548:	b580      	push	{r7, lr}
 800f54a:	b084      	sub	sp, #16
 800f54c:	af00      	add	r7, sp, #0
 800f54e:	6078      	str	r0, [r7, #4]
 800f550:	460b      	mov	r3, r1
 800f552:	70fb      	strb	r3, [r7, #3]
 800f554:	4613      	mov	r3, r2
 800f556:	803b      	strh	r3, [r7, #0]
    uint32_t timeout = (uint32_t)time * 1000;
 800f558:	883b      	ldrh	r3, [r7, #0]
 800f55a:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800f55e:	fb02 f303 	mul.w	r3, r2, r3
 800f562:	60fb      	str	r3, [r7, #12]
    uint8_t antswitchpow;

    SUBGRF_SetRfFrequency( freq );
 800f564:	6878      	ldr	r0, [r7, #4]
 800f566:	f000 ff45 	bl	80103f4 <SUBGRF_SetRfFrequency>

    antswitchpow = SUBGRF_SetRfTxPower( power );
 800f56a:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800f56e:	4618      	mov	r0, r3
 800f570:	f001 fad0 	bl	8010b14 <SUBGRF_SetRfTxPower>
 800f574:	4603      	mov	r3, r0
 800f576:	72fb      	strb	r3, [r7, #11]

    /* Set RF switch */
    SUBGRF_SetSwitch(antswitchpow, RFSWITCH_TX);
 800f578:	7afb      	ldrb	r3, [r7, #11]
 800f57a:	2101      	movs	r1, #1
 800f57c:	4618      	mov	r0, r3
 800f57e:	f001 faa1 	bl	8010ac4 <SUBGRF_SetSwitch>

    SUBGRF_SetTxContinuousWave( );
 800f582:	f000 fdad 	bl	80100e0 <SUBGRF_SetTxContinuousWave>

    TimerSetValue( &TxTimeoutTimer, timeout );
 800f586:	68f9      	ldr	r1, [r7, #12]
 800f588:	4804      	ldr	r0, [pc, #16]	; (800f59c <RadioSetTxContinuousWave+0x54>)
 800f58a:	f002 fa93 	bl	8011ab4 <UTIL_TIMER_SetPeriod>
    TimerStart( &TxTimeoutTimer );
 800f58e:	4803      	ldr	r0, [pc, #12]	; (800f59c <RadioSetTxContinuousWave+0x54>)
 800f590:	f002 f9b4 	bl	80118fc <UTIL_TIMER_Start>
}
 800f594:	bf00      	nop
 800f596:	3710      	adds	r7, #16
 800f598:	46bd      	mov	sp, r7
 800f59a:	bd80      	pop	{r7, pc}
 800f59c:	20000eac 	.word	0x20000eac

0800f5a0 <RadioRssi>:

static int16_t RadioRssi( RadioModems_t modem )
{
 800f5a0:	b580      	push	{r7, lr}
 800f5a2:	b082      	sub	sp, #8
 800f5a4:	af00      	add	r7, sp, #0
 800f5a6:	4603      	mov	r3, r0
 800f5a8:	71fb      	strb	r3, [r7, #7]
    return SUBGRF_GetRssiInst( );
 800f5aa:	f001 f975 	bl	8010898 <SUBGRF_GetRssiInst>
 800f5ae:	4603      	mov	r3, r0
 800f5b0:	b21b      	sxth	r3, r3
}
 800f5b2:	4618      	mov	r0, r3
 800f5b4:	3708      	adds	r7, #8
 800f5b6:	46bd      	mov	sp, r7
 800f5b8:	bd80      	pop	{r7, pc}

0800f5ba <RadioWrite>:

static void RadioWrite( uint16_t addr, uint8_t data )
{
 800f5ba:	b580      	push	{r7, lr}
 800f5bc:	b082      	sub	sp, #8
 800f5be:	af00      	add	r7, sp, #0
 800f5c0:	4603      	mov	r3, r0
 800f5c2:	460a      	mov	r2, r1
 800f5c4:	80fb      	strh	r3, [r7, #6]
 800f5c6:	4613      	mov	r3, r2
 800f5c8:	717b      	strb	r3, [r7, #5]
    SUBGRF_WriteRegister(addr, data );
 800f5ca:	797a      	ldrb	r2, [r7, #5]
 800f5cc:	88fb      	ldrh	r3, [r7, #6]
 800f5ce:	4611      	mov	r1, r2
 800f5d0:	4618      	mov	r0, r3
 800f5d2:	f001 f9fb 	bl	80109cc <SUBGRF_WriteRegister>
}
 800f5d6:	bf00      	nop
 800f5d8:	3708      	adds	r7, #8
 800f5da:	46bd      	mov	sp, r7
 800f5dc:	bd80      	pop	{r7, pc}

0800f5de <RadioRead>:

static uint8_t RadioRead( uint16_t addr )
{
 800f5de:	b580      	push	{r7, lr}
 800f5e0:	b082      	sub	sp, #8
 800f5e2:	af00      	add	r7, sp, #0
 800f5e4:	4603      	mov	r3, r0
 800f5e6:	80fb      	strh	r3, [r7, #6]
    return SUBGRF_ReadRegister(addr);
 800f5e8:	88fb      	ldrh	r3, [r7, #6]
 800f5ea:	4618      	mov	r0, r3
 800f5ec:	f001 fa02 	bl	80109f4 <SUBGRF_ReadRegister>
 800f5f0:	4603      	mov	r3, r0
}
 800f5f2:	4618      	mov	r0, r3
 800f5f4:	3708      	adds	r7, #8
 800f5f6:	46bd      	mov	sp, r7
 800f5f8:	bd80      	pop	{r7, pc}

0800f5fa <RadioWriteRegisters>:

static void RadioWriteRegisters( uint16_t addr, uint8_t *buffer, uint8_t size )
{
 800f5fa:	b580      	push	{r7, lr}
 800f5fc:	b082      	sub	sp, #8
 800f5fe:	af00      	add	r7, sp, #0
 800f600:	4603      	mov	r3, r0
 800f602:	6039      	str	r1, [r7, #0]
 800f604:	80fb      	strh	r3, [r7, #6]
 800f606:	4613      	mov	r3, r2
 800f608:	717b      	strb	r3, [r7, #5]
    SUBGRF_WriteRegisters( addr, buffer, size );
 800f60a:	797b      	ldrb	r3, [r7, #5]
 800f60c:	b29a      	uxth	r2, r3
 800f60e:	88fb      	ldrh	r3, [r7, #6]
 800f610:	6839      	ldr	r1, [r7, #0]
 800f612:	4618      	mov	r0, r3
 800f614:	f001 fa02 	bl	8010a1c <SUBGRF_WriteRegisters>
}
 800f618:	bf00      	nop
 800f61a:	3708      	adds	r7, #8
 800f61c:	46bd      	mov	sp, r7
 800f61e:	bd80      	pop	{r7, pc}

0800f620 <RadioReadRegisters>:

static void RadioReadRegisters( uint16_t addr, uint8_t *buffer, uint8_t size )
{
 800f620:	b580      	push	{r7, lr}
 800f622:	b082      	sub	sp, #8
 800f624:	af00      	add	r7, sp, #0
 800f626:	4603      	mov	r3, r0
 800f628:	6039      	str	r1, [r7, #0]
 800f62a:	80fb      	strh	r3, [r7, #6]
 800f62c:	4613      	mov	r3, r2
 800f62e:	717b      	strb	r3, [r7, #5]
    SUBGRF_ReadRegisters( addr, buffer, size );
 800f630:	797b      	ldrb	r3, [r7, #5]
 800f632:	b29a      	uxth	r2, r3
 800f634:	88fb      	ldrh	r3, [r7, #6]
 800f636:	6839      	ldr	r1, [r7, #0]
 800f638:	4618      	mov	r0, r3
 800f63a:	f001 fa03 	bl	8010a44 <SUBGRF_ReadRegisters>
}
 800f63e:	bf00      	nop
 800f640:	3708      	adds	r7, #8
 800f642:	46bd      	mov	sp, r7
 800f644:	bd80      	pop	{r7, pc}
	...

0800f648 <RadioSetMaxPayloadLength>:

static void RadioSetMaxPayloadLength( RadioModems_t modem, uint8_t max )
{
 800f648:	b580      	push	{r7, lr}
 800f64a:	b082      	sub	sp, #8
 800f64c:	af00      	add	r7, sp, #0
 800f64e:	4603      	mov	r3, r0
 800f650:	460a      	mov	r2, r1
 800f652:	71fb      	strb	r3, [r7, #7]
 800f654:	4613      	mov	r3, r2
 800f656:	71bb      	strb	r3, [r7, #6]
    if( modem == MODEM_LORA )
 800f658:	79fb      	ldrb	r3, [r7, #7]
 800f65a:	2b01      	cmp	r3, #1
 800f65c:	d10a      	bne.n	800f674 <RadioSetMaxPayloadLength+0x2c>
    {
        SubgRf.PacketParams.Params.LoRa.PayloadLength = MaxPayloadLength = max;
 800f65e:	4a0e      	ldr	r2, [pc, #56]	; (800f698 <RadioSetMaxPayloadLength+0x50>)
 800f660:	79bb      	ldrb	r3, [r7, #6]
 800f662:	7013      	strb	r3, [r2, #0]
 800f664:	4b0c      	ldr	r3, [pc, #48]	; (800f698 <RadioSetMaxPayloadLength+0x50>)
 800f666:	781a      	ldrb	r2, [r3, #0]
 800f668:	4b0c      	ldr	r3, [pc, #48]	; (800f69c <RadioSetMaxPayloadLength+0x54>)
 800f66a:	77da      	strb	r2, [r3, #31]
        SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 800f66c:	480c      	ldr	r0, [pc, #48]	; (800f6a0 <RadioSetMaxPayloadLength+0x58>)
 800f66e:	f001 f85b 	bl	8010728 <SUBGRF_SetPacketParams>
        {
            SubgRf.PacketParams.Params.Gfsk.PayloadLength = MaxPayloadLength = max;
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
        }
    }
}
 800f672:	e00d      	b.n	800f690 <RadioSetMaxPayloadLength+0x48>
        if( SubgRf.PacketParams.Params.Gfsk.HeaderType == RADIO_PACKET_VARIABLE_LENGTH )
 800f674:	4b09      	ldr	r3, [pc, #36]	; (800f69c <RadioSetMaxPayloadLength+0x54>)
 800f676:	7d5b      	ldrb	r3, [r3, #21]
 800f678:	2b01      	cmp	r3, #1
 800f67a:	d109      	bne.n	800f690 <RadioSetMaxPayloadLength+0x48>
            SubgRf.PacketParams.Params.Gfsk.PayloadLength = MaxPayloadLength = max;
 800f67c:	4a06      	ldr	r2, [pc, #24]	; (800f698 <RadioSetMaxPayloadLength+0x50>)
 800f67e:	79bb      	ldrb	r3, [r7, #6]
 800f680:	7013      	strb	r3, [r2, #0]
 800f682:	4b05      	ldr	r3, [pc, #20]	; (800f698 <RadioSetMaxPayloadLength+0x50>)
 800f684:	781a      	ldrb	r2, [r3, #0]
 800f686:	4b05      	ldr	r3, [pc, #20]	; (800f69c <RadioSetMaxPayloadLength+0x54>)
 800f688:	759a      	strb	r2, [r3, #22]
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 800f68a:	4805      	ldr	r0, [pc, #20]	; (800f6a0 <RadioSetMaxPayloadLength+0x58>)
 800f68c:	f001 f84c 	bl	8010728 <SUBGRF_SetPacketParams>
}
 800f690:	bf00      	nop
 800f692:	3708      	adds	r7, #8
 800f694:	46bd      	mov	sp, r7
 800f696:	bd80      	pop	{r7, pc}
 800f698:	20000085 	.word	0x20000085
 800f69c:	20000e54 	.word	0x20000e54
 800f6a0:	20000e62 	.word	0x20000e62

0800f6a4 <RadioSetPublicNetwork>:

static void RadioSetPublicNetwork( bool enable )
{
 800f6a4:	b580      	push	{r7, lr}
 800f6a6:	b082      	sub	sp, #8
 800f6a8:	af00      	add	r7, sp, #0
 800f6aa:	4603      	mov	r3, r0
 800f6ac:	71fb      	strb	r3, [r7, #7]
    SubgRf.PublicNetwork.Current = SubgRf.PublicNetwork.Previous = enable;
 800f6ae:	4a13      	ldr	r2, [pc, #76]	; (800f6fc <RadioSetPublicNetwork+0x58>)
 800f6b0:	79fb      	ldrb	r3, [r7, #7]
 800f6b2:	7313      	strb	r3, [r2, #12]
 800f6b4:	4b11      	ldr	r3, [pc, #68]	; (800f6fc <RadioSetPublicNetwork+0x58>)
 800f6b6:	7b1a      	ldrb	r2, [r3, #12]
 800f6b8:	4b10      	ldr	r3, [pc, #64]	; (800f6fc <RadioSetPublicNetwork+0x58>)
 800f6ba:	735a      	strb	r2, [r3, #13]

    RadioSetModem( MODEM_LORA );
 800f6bc:	2001      	movs	r0, #1
 800f6be:	f7ff f879 	bl	800e7b4 <RadioSetModem>
    if( enable == true )
 800f6c2:	79fb      	ldrb	r3, [r7, #7]
 800f6c4:	2b00      	cmp	r3, #0
 800f6c6:	d00a      	beq.n	800f6de <RadioSetPublicNetwork+0x3a>
    {
      /* Change LoRa modem SyncWord */
      SUBGRF_WriteRegister( REG_LR_SYNCWORD, ( LORA_MAC_PUBLIC_SYNCWORD >> 8 ) & 0xFF );
 800f6c8:	2134      	movs	r1, #52	; 0x34
 800f6ca:	f44f 60e8 	mov.w	r0, #1856	; 0x740
 800f6ce:	f001 f97d 	bl	80109cc <SUBGRF_WriteRegister>
      SUBGRF_WriteRegister( REG_LR_SYNCWORD + 1, LORA_MAC_PUBLIC_SYNCWORD & 0xFF );
 800f6d2:	2144      	movs	r1, #68	; 0x44
 800f6d4:	f240 7041 	movw	r0, #1857	; 0x741
 800f6d8:	f001 f978 	bl	80109cc <SUBGRF_WriteRegister>
    {
      /* Change LoRa modem SyncWord */
      SUBGRF_WriteRegister( REG_LR_SYNCWORD, ( LORA_MAC_PRIVATE_SYNCWORD >> 8 ) & 0xFF );
      SUBGRF_WriteRegister( REG_LR_SYNCWORD + 1, LORA_MAC_PRIVATE_SYNCWORD & 0xFF );
    }
}
 800f6dc:	e009      	b.n	800f6f2 <RadioSetPublicNetwork+0x4e>
      SUBGRF_WriteRegister( REG_LR_SYNCWORD, ( LORA_MAC_PRIVATE_SYNCWORD >> 8 ) & 0xFF );
 800f6de:	2114      	movs	r1, #20
 800f6e0:	f44f 60e8 	mov.w	r0, #1856	; 0x740
 800f6e4:	f001 f972 	bl	80109cc <SUBGRF_WriteRegister>
      SUBGRF_WriteRegister( REG_LR_SYNCWORD + 1, LORA_MAC_PRIVATE_SYNCWORD & 0xFF );
 800f6e8:	2124      	movs	r1, #36	; 0x24
 800f6ea:	f240 7041 	movw	r0, #1857	; 0x741
 800f6ee:	f001 f96d 	bl	80109cc <SUBGRF_WriteRegister>
}
 800f6f2:	bf00      	nop
 800f6f4:	3708      	adds	r7, #8
 800f6f6:	46bd      	mov	sp, r7
 800f6f8:	bd80      	pop	{r7, pc}
 800f6fa:	bf00      	nop
 800f6fc:	20000e54 	.word	0x20000e54

0800f700 <RadioGetWakeupTime>:

static uint32_t RadioGetWakeupTime( void )
{
 800f700:	b580      	push	{r7, lr}
 800f702:	af00      	add	r7, sp, #0
  return SUBGRF_GetRadioWakeUpTime() + RADIO_WAKEUP_TIME;
 800f704:	f001 fa34 	bl	8010b70 <SUBGRF_GetRadioWakeUpTime>
 800f708:	4603      	mov	r3, r0
 800f70a:	3303      	adds	r3, #3
}
 800f70c:	4618      	mov	r0, r3
 800f70e:	bd80      	pop	{r7, pc}

0800f710 <RadioOnTxTimeoutIrq>:


static void RadioOnTxTimeoutIrq( void* context )
{
 800f710:	b580      	push	{r7, lr}
 800f712:	b082      	sub	sp, #8
 800f714:	af00      	add	r7, sp, #0
 800f716:	6078      	str	r0, [r7, #4]
    /* ST_WORKAROUND_BEGIN: Reset DBG pin */
    DBG_GPIO_RADIO_TX(RST);
 800f718:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800f71c:	4809      	ldr	r0, [pc, #36]	; (800f744 <RadioOnTxTimeoutIrq+0x34>)
 800f71e:	f7fe fcc5 	bl	800e0ac <LL_GPIO_ResetOutputPin>
    /* ST_WORKAROUND_END */

    if( ( RadioEvents != NULL ) && ( RadioEvents->TxTimeout != NULL ) )
 800f722:	4b09      	ldr	r3, [pc, #36]	; (800f748 <RadioOnTxTimeoutIrq+0x38>)
 800f724:	681b      	ldr	r3, [r3, #0]
 800f726:	2b00      	cmp	r3, #0
 800f728:	d008      	beq.n	800f73c <RadioOnTxTimeoutIrq+0x2c>
 800f72a:	4b07      	ldr	r3, [pc, #28]	; (800f748 <RadioOnTxTimeoutIrq+0x38>)
 800f72c:	681b      	ldr	r3, [r3, #0]
 800f72e:	685b      	ldr	r3, [r3, #4]
 800f730:	2b00      	cmp	r3, #0
 800f732:	d003      	beq.n	800f73c <RadioOnTxTimeoutIrq+0x2c>
    {
        RadioEvents->TxTimeout( );
 800f734:	4b04      	ldr	r3, [pc, #16]	; (800f748 <RadioOnTxTimeoutIrq+0x38>)
 800f736:	681b      	ldr	r3, [r3, #0]
 800f738:	685b      	ldr	r3, [r3, #4]
 800f73a:	4798      	blx	r3
    }
}
 800f73c:	bf00      	nop
 800f73e:	3708      	adds	r7, #8
 800f740:	46bd      	mov	sp, r7
 800f742:	bd80      	pop	{r7, pc}
 800f744:	48000400 	.word	0x48000400
 800f748:	20000874 	.word	0x20000874

0800f74c <RadioOnRxTimeoutIrq>:

static void RadioOnRxTimeoutIrq( void* context )
{
 800f74c:	b580      	push	{r7, lr}
 800f74e:	b082      	sub	sp, #8
 800f750:	af00      	add	r7, sp, #0
 800f752:	6078      	str	r0, [r7, #4]
    /* ST_WORKAROUND_BEGIN: Reset DBG pin */
    DBG_GPIO_RADIO_RX(RST);
 800f754:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800f758:	4809      	ldr	r0, [pc, #36]	; (800f780 <RadioOnRxTimeoutIrq+0x34>)
 800f75a:	f7fe fca7 	bl	800e0ac <LL_GPIO_ResetOutputPin>
    /* ST_WORKAROUND_END */

    if( ( RadioEvents != NULL ) && ( RadioEvents->RxTimeout != NULL ) )
 800f75e:	4b09      	ldr	r3, [pc, #36]	; (800f784 <RadioOnRxTimeoutIrq+0x38>)
 800f760:	681b      	ldr	r3, [r3, #0]
 800f762:	2b00      	cmp	r3, #0
 800f764:	d008      	beq.n	800f778 <RadioOnRxTimeoutIrq+0x2c>
 800f766:	4b07      	ldr	r3, [pc, #28]	; (800f784 <RadioOnRxTimeoutIrq+0x38>)
 800f768:	681b      	ldr	r3, [r3, #0]
 800f76a:	68db      	ldr	r3, [r3, #12]
 800f76c:	2b00      	cmp	r3, #0
 800f76e:	d003      	beq.n	800f778 <RadioOnRxTimeoutIrq+0x2c>
    {
        RadioEvents->RxTimeout( );
 800f770:	4b04      	ldr	r3, [pc, #16]	; (800f784 <RadioOnRxTimeoutIrq+0x38>)
 800f772:	681b      	ldr	r3, [r3, #0]
 800f774:	68db      	ldr	r3, [r3, #12]
 800f776:	4798      	blx	r3
    }
}
 800f778:	bf00      	nop
 800f77a:	3708      	adds	r7, #8
 800f77c:	46bd      	mov	sp, r7
 800f77e:	bd80      	pop	{r7, pc}
 800f780:	48000400 	.word	0x48000400
 800f784:	20000874 	.word	0x20000874

0800f788 <RadioOnDioIrq>:

static void RadioOnDioIrq( RadioIrqMasks_t radioIrq )
{
 800f788:	b580      	push	{r7, lr}
 800f78a:	b082      	sub	sp, #8
 800f78c:	af00      	add	r7, sp, #0
 800f78e:	4603      	mov	r3, r0
 800f790:	80fb      	strh	r3, [r7, #6]
  SubgRf.RadioIrq = radioIrq;
 800f792:	4a05      	ldr	r2, [pc, #20]	; (800f7a8 <RadioOnDioIrq+0x20>)
 800f794:	88fb      	ldrh	r3, [r7, #6]
 800f796:	f8a2 3054 	strh.w	r3, [r2, #84]	; 0x54

  RadioIrqProcess();
 800f79a:	f000 f807 	bl	800f7ac <RadioIrqProcess>
}
 800f79e:	bf00      	nop
 800f7a0:	3708      	adds	r7, #8
 800f7a2:	46bd      	mov	sp, r7
 800f7a4:	bd80      	pop	{r7, pc}
 800f7a6:	bf00      	nop
 800f7a8:	20000e54 	.word	0x20000e54

0800f7ac <RadioIrqProcess>:

static void RadioIrqProcess( void )
{
 800f7ac:	b590      	push	{r4, r7, lr}
 800f7ae:	b083      	sub	sp, #12
 800f7b0:	af00      	add	r7, sp, #0
  uint8_t size;

  switch (SubgRf.RadioIrq)
 800f7b2:	4bad      	ldr	r3, [pc, #692]	; (800fa68 <RadioIrqProcess+0x2bc>)
 800f7b4:	f8b3 3054 	ldrh.w	r3, [r3, #84]	; 0x54
 800f7b8:	2b10      	cmp	r3, #16
 800f7ba:	f000 8125 	beq.w	800fa08 <RadioIrqProcess+0x25c>
 800f7be:	2b10      	cmp	r3, #16
 800f7c0:	dc0d      	bgt.n	800f7de <RadioIrqProcess+0x32>
 800f7c2:	2b02      	cmp	r3, #2
 800f7c4:	d03a      	beq.n	800f83c <RadioIrqProcess+0x90>
 800f7c6:	2b02      	cmp	r3, #2
 800f7c8:	dc02      	bgt.n	800f7d0 <RadioIrqProcess+0x24>
 800f7ca:	2b01      	cmp	r3, #1
 800f7cc:	d01b      	beq.n	800f806 <RadioIrqProcess+0x5a>
      MW_LOG( TS_ON, VLEVEL_M,  "HDR KO\r\n" );
    }
    break;

  default:
    break;
 800f7ce:	e164      	b.n	800fa9a <RadioIrqProcess+0x2ee>
  switch (SubgRf.RadioIrq)
 800f7d0:	2b04      	cmp	r3, #4
 800f7d2:	f000 810b 	beq.w	800f9ec <RadioIrqProcess+0x240>
 800f7d6:	2b08      	cmp	r3, #8
 800f7d8:	f000 810f 	beq.w	800f9fa <RadioIrqProcess+0x24e>
    break;
 800f7dc:	e15d      	b.n	800fa9a <RadioIrqProcess+0x2ee>
  switch (SubgRf.RadioIrq)
 800f7de:	2b80      	cmp	r3, #128	; 0x80
 800f7e0:	f000 80a1 	beq.w	800f926 <RadioIrqProcess+0x17a>
 800f7e4:	2b80      	cmp	r3, #128	; 0x80
 800f7e6:	dc05      	bgt.n	800f7f4 <RadioIrqProcess+0x48>
 800f7e8:	2b20      	cmp	r3, #32
 800f7ea:	f000 8114 	beq.w	800fa16 <RadioIrqProcess+0x26a>
 800f7ee:	2b40      	cmp	r3, #64	; 0x40
 800f7f0:	d07f      	beq.n	800f8f2 <RadioIrqProcess+0x146>
    break;
 800f7f2:	e152      	b.n	800fa9a <RadioIrqProcess+0x2ee>
  switch (SubgRf.RadioIrq)
 800f7f4:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800f7f8:	f000 80a9 	beq.w	800f94e <RadioIrqProcess+0x1a2>
 800f7fc:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800f800:	f000 80b8 	beq.w	800f974 <RadioIrqProcess+0x1c8>
    break;
 800f804:	e149      	b.n	800fa9a <RadioIrqProcess+0x2ee>
    DBG_GPIO_RADIO_TX(RST);
 800f806:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800f80a:	4898      	ldr	r0, [pc, #608]	; (800fa6c <RadioIrqProcess+0x2c0>)
 800f80c:	f7fe fc4e 	bl	800e0ac <LL_GPIO_ResetOutputPin>
    TimerStop( &TxTimeoutTimer );
 800f810:	4897      	ldr	r0, [pc, #604]	; (800fa70 <RadioIrqProcess+0x2c4>)
 800f812:	f002 f8df 	bl	80119d4 <UTIL_TIMER_Stop>
    SUBGRF_SetStandby( STDBY_RC );
 800f816:	2000      	movs	r0, #0
 800f818:	f000 fb9a 	bl	800ff50 <SUBGRF_SetStandby>
    if( ( RadioEvents != NULL ) && ( RadioEvents->TxDone != NULL ) )
 800f81c:	4b95      	ldr	r3, [pc, #596]	; (800fa74 <RadioIrqProcess+0x2c8>)
 800f81e:	681b      	ldr	r3, [r3, #0]
 800f820:	2b00      	cmp	r3, #0
 800f822:	f000 8119 	beq.w	800fa58 <RadioIrqProcess+0x2ac>
 800f826:	4b93      	ldr	r3, [pc, #588]	; (800fa74 <RadioIrqProcess+0x2c8>)
 800f828:	681b      	ldr	r3, [r3, #0]
 800f82a:	681b      	ldr	r3, [r3, #0]
 800f82c:	2b00      	cmp	r3, #0
 800f82e:	f000 8113 	beq.w	800fa58 <RadioIrqProcess+0x2ac>
      RadioEvents->TxDone( );
 800f832:	4b90      	ldr	r3, [pc, #576]	; (800fa74 <RadioIrqProcess+0x2c8>)
 800f834:	681b      	ldr	r3, [r3, #0]
 800f836:	681b      	ldr	r3, [r3, #0]
 800f838:	4798      	blx	r3
    break;
 800f83a:	e10d      	b.n	800fa58 <RadioIrqProcess+0x2ac>
    DBG_GPIO_RADIO_RX(RST);
 800f83c:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800f840:	488a      	ldr	r0, [pc, #552]	; (800fa6c <RadioIrqProcess+0x2c0>)
 800f842:	f7fe fc33 	bl	800e0ac <LL_GPIO_ResetOutputPin>
    TimerStop( &RxTimeoutTimer );
 800f846:	488c      	ldr	r0, [pc, #560]	; (800fa78 <RadioIrqProcess+0x2cc>)
 800f848:	f002 f8c4 	bl	80119d4 <UTIL_TIMER_Stop>
    if( SubgRf.RxContinuous == false )
 800f84c:	4b86      	ldr	r3, [pc, #536]	; (800fa68 <RadioIrqProcess+0x2bc>)
 800f84e:	785b      	ldrb	r3, [r3, #1]
 800f850:	f083 0301 	eor.w	r3, r3, #1
 800f854:	b2db      	uxtb	r3, r3
 800f856:	2b00      	cmp	r3, #0
 800f858:	d014      	beq.n	800f884 <RadioIrqProcess+0xd8>
      SUBGRF_SetStandby( STDBY_RC );
 800f85a:	2000      	movs	r0, #0
 800f85c:	f000 fb78 	bl	800ff50 <SUBGRF_SetStandby>
      SUBGRF_WriteRegister( 0x0902, 0x00 );
 800f860:	2100      	movs	r1, #0
 800f862:	f640 1002 	movw	r0, #2306	; 0x902
 800f866:	f001 f8b1 	bl	80109cc <SUBGRF_WriteRegister>
      SUBGRF_WriteRegister( 0x0944, SUBGRF_ReadRegister( 0x0944 ) | ( 1 << 1 ) );
 800f86a:	f640 1044 	movw	r0, #2372	; 0x944
 800f86e:	f001 f8c1 	bl	80109f4 <SUBGRF_ReadRegister>
 800f872:	4603      	mov	r3, r0
 800f874:	f043 0302 	orr.w	r3, r3, #2
 800f878:	b2db      	uxtb	r3, r3
 800f87a:	4619      	mov	r1, r3
 800f87c:	f640 1044 	movw	r0, #2372	; 0x944
 800f880:	f001 f8a4 	bl	80109cc <SUBGRF_WriteRegister>
    SUBGRF_GetPayload( RadioRxPayload, &size , 255 );
 800f884:	1dfb      	adds	r3, r7, #7
 800f886:	22ff      	movs	r2, #255	; 0xff
 800f888:	4619      	mov	r1, r3
 800f88a:	487c      	ldr	r0, [pc, #496]	; (800fa7c <RadioIrqProcess+0x2d0>)
 800f88c:	f000 fa2e 	bl	800fcec <SUBGRF_GetPayload>
    SUBGRF_GetPacketStatus( &(SubgRf.PacketStatus) );
 800f890:	487b      	ldr	r0, [pc, #492]	; (800fa80 <RadioIrqProcess+0x2d4>)
 800f892:	f001 f847 	bl	8010924 <SUBGRF_GetPacketStatus>
    if( ( RadioEvents != NULL ) && ( RadioEvents->RxDone != NULL ) )
 800f896:	4b77      	ldr	r3, [pc, #476]	; (800fa74 <RadioIrqProcess+0x2c8>)
 800f898:	681b      	ldr	r3, [r3, #0]
 800f89a:	2b00      	cmp	r3, #0
 800f89c:	d027      	beq.n	800f8ee <RadioIrqProcess+0x142>
 800f89e:	4b75      	ldr	r3, [pc, #468]	; (800fa74 <RadioIrqProcess+0x2c8>)
 800f8a0:	681b      	ldr	r3, [r3, #0]
 800f8a2:	689b      	ldr	r3, [r3, #8]
 800f8a4:	2b00      	cmp	r3, #0
 800f8a6:	d022      	beq.n	800f8ee <RadioIrqProcess+0x142>
      switch (SubgRf.PacketStatus.packetType)
 800f8a8:	4b6f      	ldr	r3, [pc, #444]	; (800fa68 <RadioIrqProcess+0x2bc>)
 800f8aa:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 800f8ae:	2b01      	cmp	r3, #1
 800f8b0:	d10e      	bne.n	800f8d0 <RadioIrqProcess+0x124>
        RadioEvents->RxDone( RadioRxPayload, size, SubgRf.PacketStatus.Params.LoRa.RssiPkt, SubgRf.PacketStatus.Params.LoRa.SnrPkt );
 800f8b2:	4b70      	ldr	r3, [pc, #448]	; (800fa74 <RadioIrqProcess+0x2c8>)
 800f8b4:	681b      	ldr	r3, [r3, #0]
 800f8b6:	689c      	ldr	r4, [r3, #8]
 800f8b8:	79fb      	ldrb	r3, [r7, #7]
 800f8ba:	b299      	uxth	r1, r3
 800f8bc:	4b6a      	ldr	r3, [pc, #424]	; (800fa68 <RadioIrqProcess+0x2bc>)
 800f8be:	f993 3030 	ldrsb.w	r3, [r3, #48]	; 0x30
 800f8c2:	b21a      	sxth	r2, r3
 800f8c4:	4b68      	ldr	r3, [pc, #416]	; (800fa68 <RadioIrqProcess+0x2bc>)
 800f8c6:	f993 3031 	ldrsb.w	r3, [r3, #49]	; 0x31
 800f8ca:	486c      	ldr	r0, [pc, #432]	; (800fa7c <RadioIrqProcess+0x2d0>)
 800f8cc:	47a0      	blx	r4
        break;
 800f8ce:	e00f      	b.n	800f8f0 <RadioIrqProcess+0x144>
        RadioEvents->RxDone( RadioRxPayload, size, SubgRf.PacketStatus.Params.Gfsk.RssiAvg, (int8_t)(SubgRf.PacketStatus.Params.Gfsk.FreqError) );
 800f8d0:	4b68      	ldr	r3, [pc, #416]	; (800fa74 <RadioIrqProcess+0x2c8>)
 800f8d2:	681b      	ldr	r3, [r3, #0]
 800f8d4:	689c      	ldr	r4, [r3, #8]
 800f8d6:	79fb      	ldrb	r3, [r7, #7]
 800f8d8:	b299      	uxth	r1, r3
 800f8da:	4b63      	ldr	r3, [pc, #396]	; (800fa68 <RadioIrqProcess+0x2bc>)
 800f8dc:	f993 3029 	ldrsb.w	r3, [r3, #41]	; 0x29
 800f8e0:	b21a      	sxth	r2, r3
 800f8e2:	4b61      	ldr	r3, [pc, #388]	; (800fa68 <RadioIrqProcess+0x2bc>)
 800f8e4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800f8e6:	b25b      	sxtb	r3, r3
 800f8e8:	4864      	ldr	r0, [pc, #400]	; (800fa7c <RadioIrqProcess+0x2d0>)
 800f8ea:	47a0      	blx	r4
        break;
 800f8ec:	e000      	b.n	800f8f0 <RadioIrqProcess+0x144>
    }
 800f8ee:	bf00      	nop
    break;
 800f8f0:	e0d3      	b.n	800fa9a <RadioIrqProcess+0x2ee>
    if( SubgRf.RxContinuous == false )
 800f8f2:	4b5d      	ldr	r3, [pc, #372]	; (800fa68 <RadioIrqProcess+0x2bc>)
 800f8f4:	785b      	ldrb	r3, [r3, #1]
 800f8f6:	f083 0301 	eor.w	r3, r3, #1
 800f8fa:	b2db      	uxtb	r3, r3
 800f8fc:	2b00      	cmp	r3, #0
 800f8fe:	d002      	beq.n	800f906 <RadioIrqProcess+0x15a>
      SUBGRF_SetStandby( STDBY_RC );
 800f900:	2000      	movs	r0, #0
 800f902:	f000 fb25 	bl	800ff50 <SUBGRF_SetStandby>
    if( ( RadioEvents != NULL ) && ( RadioEvents->RxError ) )
 800f906:	4b5b      	ldr	r3, [pc, #364]	; (800fa74 <RadioIrqProcess+0x2c8>)
 800f908:	681b      	ldr	r3, [r3, #0]
 800f90a:	2b00      	cmp	r3, #0
 800f90c:	f000 80a6 	beq.w	800fa5c <RadioIrqProcess+0x2b0>
 800f910:	4b58      	ldr	r3, [pc, #352]	; (800fa74 <RadioIrqProcess+0x2c8>)
 800f912:	681b      	ldr	r3, [r3, #0]
 800f914:	691b      	ldr	r3, [r3, #16]
 800f916:	2b00      	cmp	r3, #0
 800f918:	f000 80a0 	beq.w	800fa5c <RadioIrqProcess+0x2b0>
      RadioEvents->RxError( );
 800f91c:	4b55      	ldr	r3, [pc, #340]	; (800fa74 <RadioIrqProcess+0x2c8>)
 800f91e:	681b      	ldr	r3, [r3, #0]
 800f920:	691b      	ldr	r3, [r3, #16]
 800f922:	4798      	blx	r3
    break;
 800f924:	e09a      	b.n	800fa5c <RadioIrqProcess+0x2b0>
    SUBGRF_SetStandby( STDBY_RC );
 800f926:	2000      	movs	r0, #0
 800f928:	f000 fb12 	bl	800ff50 <SUBGRF_SetStandby>
    if( ( RadioEvents != NULL ) && ( RadioEvents->CadDone != NULL ) )
 800f92c:	4b51      	ldr	r3, [pc, #324]	; (800fa74 <RadioIrqProcess+0x2c8>)
 800f92e:	681b      	ldr	r3, [r3, #0]
 800f930:	2b00      	cmp	r3, #0
 800f932:	f000 8095 	beq.w	800fa60 <RadioIrqProcess+0x2b4>
 800f936:	4b4f      	ldr	r3, [pc, #316]	; (800fa74 <RadioIrqProcess+0x2c8>)
 800f938:	681b      	ldr	r3, [r3, #0]
 800f93a:	699b      	ldr	r3, [r3, #24]
 800f93c:	2b00      	cmp	r3, #0
 800f93e:	f000 808f 	beq.w	800fa60 <RadioIrqProcess+0x2b4>
      RadioEvents->CadDone( false );
 800f942:	4b4c      	ldr	r3, [pc, #304]	; (800fa74 <RadioIrqProcess+0x2c8>)
 800f944:	681b      	ldr	r3, [r3, #0]
 800f946:	699b      	ldr	r3, [r3, #24]
 800f948:	2000      	movs	r0, #0
 800f94a:	4798      	blx	r3
    break;
 800f94c:	e088      	b.n	800fa60 <RadioIrqProcess+0x2b4>
    SUBGRF_SetStandby( STDBY_RC );
 800f94e:	2000      	movs	r0, #0
 800f950:	f000 fafe 	bl	800ff50 <SUBGRF_SetStandby>
    if( ( RadioEvents != NULL ) && ( RadioEvents->CadDone != NULL ) )
 800f954:	4b47      	ldr	r3, [pc, #284]	; (800fa74 <RadioIrqProcess+0x2c8>)
 800f956:	681b      	ldr	r3, [r3, #0]
 800f958:	2b00      	cmp	r3, #0
 800f95a:	f000 8083 	beq.w	800fa64 <RadioIrqProcess+0x2b8>
 800f95e:	4b45      	ldr	r3, [pc, #276]	; (800fa74 <RadioIrqProcess+0x2c8>)
 800f960:	681b      	ldr	r3, [r3, #0]
 800f962:	699b      	ldr	r3, [r3, #24]
 800f964:	2b00      	cmp	r3, #0
 800f966:	d07d      	beq.n	800fa64 <RadioIrqProcess+0x2b8>
      RadioEvents->CadDone( true );
 800f968:	4b42      	ldr	r3, [pc, #264]	; (800fa74 <RadioIrqProcess+0x2c8>)
 800f96a:	681b      	ldr	r3, [r3, #0]
 800f96c:	699b      	ldr	r3, [r3, #24]
 800f96e:	2001      	movs	r0, #1
 800f970:	4798      	blx	r3
    break;
 800f972:	e077      	b.n	800fa64 <RadioIrqProcess+0x2b8>
    if( SUBGRF_GetOperatingMode( ) == MODE_TX )
 800f974:	f000 f9a0 	bl	800fcb8 <SUBGRF_GetOperatingMode>
 800f978:	4603      	mov	r3, r0
 800f97a:	2b04      	cmp	r3, #4
 800f97c:	d118      	bne.n	800f9b0 <RadioIrqProcess+0x204>
      DBG_GPIO_RADIO_TX(RST);
 800f97e:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800f982:	483a      	ldr	r0, [pc, #232]	; (800fa6c <RadioIrqProcess+0x2c0>)
 800f984:	f7fe fb92 	bl	800e0ac <LL_GPIO_ResetOutputPin>
      TimerStop( &TxTimeoutTimer );
 800f988:	4839      	ldr	r0, [pc, #228]	; (800fa70 <RadioIrqProcess+0x2c4>)
 800f98a:	f002 f823 	bl	80119d4 <UTIL_TIMER_Stop>
      SUBGRF_SetStandby( STDBY_RC );
 800f98e:	2000      	movs	r0, #0
 800f990:	f000 fade 	bl	800ff50 <SUBGRF_SetStandby>
      if( ( RadioEvents != NULL ) && ( RadioEvents->TxTimeout != NULL ) )
 800f994:	4b37      	ldr	r3, [pc, #220]	; (800fa74 <RadioIrqProcess+0x2c8>)
 800f996:	681b      	ldr	r3, [r3, #0]
 800f998:	2b00      	cmp	r3, #0
 800f99a:	d07b      	beq.n	800fa94 <RadioIrqProcess+0x2e8>
 800f99c:	4b35      	ldr	r3, [pc, #212]	; (800fa74 <RadioIrqProcess+0x2c8>)
 800f99e:	681b      	ldr	r3, [r3, #0]
 800f9a0:	685b      	ldr	r3, [r3, #4]
 800f9a2:	2b00      	cmp	r3, #0
 800f9a4:	d076      	beq.n	800fa94 <RadioIrqProcess+0x2e8>
        RadioEvents->TxTimeout( );
 800f9a6:	4b33      	ldr	r3, [pc, #204]	; (800fa74 <RadioIrqProcess+0x2c8>)
 800f9a8:	681b      	ldr	r3, [r3, #0]
 800f9aa:	685b      	ldr	r3, [r3, #4]
 800f9ac:	4798      	blx	r3
    break;
 800f9ae:	e071      	b.n	800fa94 <RadioIrqProcess+0x2e8>
    else if( SUBGRF_GetOperatingMode( ) == MODE_RX )
 800f9b0:	f000 f982 	bl	800fcb8 <SUBGRF_GetOperatingMode>
 800f9b4:	4603      	mov	r3, r0
 800f9b6:	2b05      	cmp	r3, #5
 800f9b8:	d16c      	bne.n	800fa94 <RadioIrqProcess+0x2e8>
      DBG_GPIO_RADIO_RX(RST);
 800f9ba:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800f9be:	482b      	ldr	r0, [pc, #172]	; (800fa6c <RadioIrqProcess+0x2c0>)
 800f9c0:	f7fe fb74 	bl	800e0ac <LL_GPIO_ResetOutputPin>
      TimerStop( &RxTimeoutTimer );
 800f9c4:	482c      	ldr	r0, [pc, #176]	; (800fa78 <RadioIrqProcess+0x2cc>)
 800f9c6:	f002 f805 	bl	80119d4 <UTIL_TIMER_Stop>
      SUBGRF_SetStandby( STDBY_RC );
 800f9ca:	2000      	movs	r0, #0
 800f9cc:	f000 fac0 	bl	800ff50 <SUBGRF_SetStandby>
      if( ( RadioEvents != NULL ) && ( RadioEvents->RxTimeout != NULL ) )
 800f9d0:	4b28      	ldr	r3, [pc, #160]	; (800fa74 <RadioIrqProcess+0x2c8>)
 800f9d2:	681b      	ldr	r3, [r3, #0]
 800f9d4:	2b00      	cmp	r3, #0
 800f9d6:	d05d      	beq.n	800fa94 <RadioIrqProcess+0x2e8>
 800f9d8:	4b26      	ldr	r3, [pc, #152]	; (800fa74 <RadioIrqProcess+0x2c8>)
 800f9da:	681b      	ldr	r3, [r3, #0]
 800f9dc:	68db      	ldr	r3, [r3, #12]
 800f9de:	2b00      	cmp	r3, #0
 800f9e0:	d058      	beq.n	800fa94 <RadioIrqProcess+0x2e8>
        RadioEvents->RxTimeout( );
 800f9e2:	4b24      	ldr	r3, [pc, #144]	; (800fa74 <RadioIrqProcess+0x2c8>)
 800f9e4:	681b      	ldr	r3, [r3, #0]
 800f9e6:	68db      	ldr	r3, [r3, #12]
 800f9e8:	4798      	blx	r3
    break;
 800f9ea:	e053      	b.n	800fa94 <RadioIrqProcess+0x2e8>
    MW_LOG( TS_ON, VLEVEL_M,  "PRE OK\r\n" );
 800f9ec:	4b25      	ldr	r3, [pc, #148]	; (800fa84 <RadioIrqProcess+0x2d8>)
 800f9ee:	2201      	movs	r2, #1
 800f9f0:	2100      	movs	r1, #0
 800f9f2:	2002      	movs	r0, #2
 800f9f4:	f001 f992 	bl	8010d1c <UTIL_ADV_TRACE_COND_FSend>
    break;
 800f9f8:	e04f      	b.n	800fa9a <RadioIrqProcess+0x2ee>
    MW_LOG( TS_ON, VLEVEL_M,  "SYNC OK\r\n" );
 800f9fa:	4b23      	ldr	r3, [pc, #140]	; (800fa88 <RadioIrqProcess+0x2dc>)
 800f9fc:	2201      	movs	r2, #1
 800f9fe:	2100      	movs	r1, #0
 800fa00:	2002      	movs	r0, #2
 800fa02:	f001 f98b 	bl	8010d1c <UTIL_ADV_TRACE_COND_FSend>
    break;
 800fa06:	e048      	b.n	800fa9a <RadioIrqProcess+0x2ee>
    MW_LOG( TS_ON, VLEVEL_M,  "HDR OK\r\n" );
 800fa08:	4b20      	ldr	r3, [pc, #128]	; (800fa8c <RadioIrqProcess+0x2e0>)
 800fa0a:	2201      	movs	r2, #1
 800fa0c:	2100      	movs	r1, #0
 800fa0e:	2002      	movs	r0, #2
 800fa10:	f001 f984 	bl	8010d1c <UTIL_ADV_TRACE_COND_FSend>
    break;
 800fa14:	e041      	b.n	800fa9a <RadioIrqProcess+0x2ee>
    TimerStop( &RxTimeoutTimer );
 800fa16:	4818      	ldr	r0, [pc, #96]	; (800fa78 <RadioIrqProcess+0x2cc>)
 800fa18:	f001 ffdc 	bl	80119d4 <UTIL_TIMER_Stop>
    if( SubgRf.RxContinuous == false )
 800fa1c:	4b12      	ldr	r3, [pc, #72]	; (800fa68 <RadioIrqProcess+0x2bc>)
 800fa1e:	785b      	ldrb	r3, [r3, #1]
 800fa20:	f083 0301 	eor.w	r3, r3, #1
 800fa24:	b2db      	uxtb	r3, r3
 800fa26:	2b00      	cmp	r3, #0
 800fa28:	d002      	beq.n	800fa30 <RadioIrqProcess+0x284>
      SUBGRF_SetStandby( STDBY_RC );
 800fa2a:	2000      	movs	r0, #0
 800fa2c:	f000 fa90 	bl	800ff50 <SUBGRF_SetStandby>
    if( ( RadioEvents != NULL ) && ( RadioEvents->RxTimeout != NULL ) )
 800fa30:	4b10      	ldr	r3, [pc, #64]	; (800fa74 <RadioIrqProcess+0x2c8>)
 800fa32:	681b      	ldr	r3, [r3, #0]
 800fa34:	2b00      	cmp	r3, #0
 800fa36:	d02f      	beq.n	800fa98 <RadioIrqProcess+0x2ec>
 800fa38:	4b0e      	ldr	r3, [pc, #56]	; (800fa74 <RadioIrqProcess+0x2c8>)
 800fa3a:	681b      	ldr	r3, [r3, #0]
 800fa3c:	68db      	ldr	r3, [r3, #12]
 800fa3e:	2b00      	cmp	r3, #0
 800fa40:	d02a      	beq.n	800fa98 <RadioIrqProcess+0x2ec>
      RadioEvents->RxTimeout( );
 800fa42:	4b0c      	ldr	r3, [pc, #48]	; (800fa74 <RadioIrqProcess+0x2c8>)
 800fa44:	681b      	ldr	r3, [r3, #0]
 800fa46:	68db      	ldr	r3, [r3, #12]
 800fa48:	4798      	blx	r3
      MW_LOG( TS_ON, VLEVEL_M,  "HDR KO\r\n" );
 800fa4a:	4b11      	ldr	r3, [pc, #68]	; (800fa90 <RadioIrqProcess+0x2e4>)
 800fa4c:	2201      	movs	r2, #1
 800fa4e:	2100      	movs	r1, #0
 800fa50:	2002      	movs	r0, #2
 800fa52:	f001 f963 	bl	8010d1c <UTIL_ADV_TRACE_COND_FSend>
    break;
 800fa56:	e01f      	b.n	800fa98 <RadioIrqProcess+0x2ec>
    break;
 800fa58:	bf00      	nop
 800fa5a:	e01e      	b.n	800fa9a <RadioIrqProcess+0x2ee>
    break;
 800fa5c:	bf00      	nop
 800fa5e:	e01c      	b.n	800fa9a <RadioIrqProcess+0x2ee>
    break;
 800fa60:	bf00      	nop
 800fa62:	e01a      	b.n	800fa9a <RadioIrqProcess+0x2ee>
    break;
 800fa64:	bf00      	nop
 800fa66:	e018      	b.n	800fa9a <RadioIrqProcess+0x2ee>
 800fa68:	20000e54 	.word	0x20000e54
 800fa6c:	48000400 	.word	0x48000400
 800fa70:	20000eac 	.word	0x20000eac
 800fa74:	20000874 	.word	0x20000874
 800fa78:	20000ec4 	.word	0x20000ec4
 800fa7c:	20000774 	.word	0x20000774
 800fa80:	20000e78 	.word	0x20000e78
 800fa84:	08013120 	.word	0x08013120
 800fa88:	0801312c 	.word	0x0801312c
 800fa8c:	08013138 	.word	0x08013138
 800fa90:	08013144 	.word	0x08013144
    break;
 800fa94:	bf00      	nop
 800fa96:	e000      	b.n	800fa9a <RadioIrqProcess+0x2ee>
    break;
 800fa98:	bf00      	nop

  }
}
 800fa9a:	bf00      	nop
 800fa9c:	370c      	adds	r7, #12
 800fa9e:	46bd      	mov	sp, r7
 800faa0:	bd90      	pop	{r4, r7, pc}
 800faa2:	bf00      	nop

0800faa4 <RadioTxPrbs>:

static void RadioTxPrbs(void )
{
 800faa4:	b580      	push	{r7, lr}
 800faa6:	af00      	add	r7, sp, #0
    SUBGRF_SetSwitch(SubgRf.AntSwitchPaSelect, RFSWITCH_TX);
 800faa8:	4b09      	ldr	r3, [pc, #36]	; (800fad0 <RadioTxPrbs+0x2c>)
 800faaa:	f893 3056 	ldrb.w	r3, [r3, #86]	; 0x56
 800faae:	2101      	movs	r1, #1
 800fab0:	4618      	mov	r0, r3
 800fab2:	f001 f807 	bl	8010ac4 <SUBGRF_SetSwitch>
    Radio.Write(0x6B8, 0x2d);  // sel mode prbs9 instead of preamble
 800fab6:	4b07      	ldr	r3, [pc, #28]	; (800fad4 <RadioTxPrbs+0x30>)
 800fab8:	212d      	movs	r1, #45	; 0x2d
 800faba:	f44f 60d7 	mov.w	r0, #1720	; 0x6b8
 800fabe:	4798      	blx	r3
    SUBGRF_SetTxInfinitePreamble();
 800fac0:	f000 fb1a 	bl	80100f8 <SUBGRF_SetTxInfinitePreamble>
    SUBGRF_SetTx(0x0fffff);
 800fac4:	4804      	ldr	r0, [pc, #16]	; (800fad8 <RadioTxPrbs+0x34>)
 800fac6:	f000 fa61 	bl	800ff8c <SUBGRF_SetTx>
}
 800faca:	bf00      	nop
 800facc:	bd80      	pop	{r7, pc}
 800face:	bf00      	nop
 800fad0:	20000e54 	.word	0x20000e54
 800fad4:	0800f5bb 	.word	0x0800f5bb
 800fad8:	000fffff 	.word	0x000fffff

0800fadc <RadioTxCw>:

static void RadioTxCw( int8_t power )
{
 800fadc:	b580      	push	{r7, lr}
 800fade:	b084      	sub	sp, #16
 800fae0:	af00      	add	r7, sp, #0
 800fae2:	4603      	mov	r3, r0
 800fae4:	71fb      	strb	r3, [r7, #7]
    uint8_t paselect = SUBGRF_SetRfTxPower( power );
 800fae6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800faea:	4618      	mov	r0, r3
 800faec:	f001 f812 	bl	8010b14 <SUBGRF_SetRfTxPower>
 800faf0:	4603      	mov	r3, r0
 800faf2:	73fb      	strb	r3, [r7, #15]
    SUBGRF_SetSwitch( paselect, RFSWITCH_TX);
 800faf4:	7bfb      	ldrb	r3, [r7, #15]
 800faf6:	2101      	movs	r1, #1
 800faf8:	4618      	mov	r0, r3
 800fafa:	f000 ffe3 	bl	8010ac4 <SUBGRF_SetSwitch>
    SUBGRF_SetTxContinuousWave();
 800fafe:	f000 faef 	bl	80100e0 <SUBGRF_SetTxContinuousWave>
}
 800fb02:	bf00      	nop
 800fb04:	3710      	adds	r7, #16
 800fb06:	46bd      	mov	sp, r7
 800fb08:	bd80      	pop	{r7, pc}

0800fb0a <payload_integration>:

static void payload_integration( uint8_t *outBuffer, uint8_t *inBuffer, uint8_t size)
{
 800fb0a:	b480      	push	{r7}
 800fb0c:	b089      	sub	sp, #36	; 0x24
 800fb0e:	af00      	add	r7, sp, #0
 800fb10:	60f8      	str	r0, [r7, #12]
 800fb12:	60b9      	str	r1, [r7, #8]
 800fb14:	4613      	mov	r3, r2
 800fb16:	71fb      	strb	r3, [r7, #7]
  uint8_t prevInt=0;
 800fb18:	2300      	movs	r3, #0
 800fb1a:	77fb      	strb	r3, [r7, #31]
  uint8_t currBit;
  uint8_t index_bit;
  uint8_t index_byte;
  uint8_t index_bit_out;
  uint8_t index_byte_out;
  int i=0;
 800fb1c:	2300      	movs	r3, #0
 800fb1e:	61bb      	str	r3, [r7, #24]

  for (i=0; i<size; i++)
 800fb20:	2300      	movs	r3, #0
 800fb22:	61bb      	str	r3, [r7, #24]
 800fb24:	e011      	b.n	800fb4a <payload_integration+0x40>
  {
    /*reverse all inputs*/
    inBuffer[i]=~inBuffer[i];
 800fb26:	69bb      	ldr	r3, [r7, #24]
 800fb28:	68ba      	ldr	r2, [r7, #8]
 800fb2a:	4413      	add	r3, r2
 800fb2c:	781a      	ldrb	r2, [r3, #0]
 800fb2e:	69bb      	ldr	r3, [r7, #24]
 800fb30:	68b9      	ldr	r1, [r7, #8]
 800fb32:	440b      	add	r3, r1
 800fb34:	43d2      	mvns	r2, r2
 800fb36:	b2d2      	uxtb	r2, r2
 800fb38:	701a      	strb	r2, [r3, #0]
    /*init outBuffer*/
    outBuffer[i]=0;
 800fb3a:	69bb      	ldr	r3, [r7, #24]
 800fb3c:	68fa      	ldr	r2, [r7, #12]
 800fb3e:	4413      	add	r3, r2
 800fb40:	2200      	movs	r2, #0
 800fb42:	701a      	strb	r2, [r3, #0]
  for (i=0; i<size; i++)
 800fb44:	69bb      	ldr	r3, [r7, #24]
 800fb46:	3301      	adds	r3, #1
 800fb48:	61bb      	str	r3, [r7, #24]
 800fb4a:	79fb      	ldrb	r3, [r7, #7]
 800fb4c:	69ba      	ldr	r2, [r7, #24]
 800fb4e:	429a      	cmp	r2, r3
 800fb50:	dbe9      	blt.n	800fb26 <payload_integration+0x1c>
  }

  for (i=0; i<size*8; i++)
 800fb52:	2300      	movs	r3, #0
 800fb54:	61bb      	str	r3, [r7, #24]
 800fb56:	e049      	b.n	800fbec <payload_integration+0xe2>
  {
    /*index to take bit in inBuffer*/
    index_bit = 7 - (i%8);
 800fb58:	69bb      	ldr	r3, [r7, #24]
 800fb5a:	425a      	negs	r2, r3
 800fb5c:	f003 0307 	and.w	r3, r3, #7
 800fb60:	f002 0207 	and.w	r2, r2, #7
 800fb64:	bf58      	it	pl
 800fb66:	4253      	negpl	r3, r2
 800fb68:	b2db      	uxtb	r3, r3
 800fb6a:	f1c3 0307 	rsb	r3, r3, #7
 800fb6e:	75fb      	strb	r3, [r7, #23]
    index_byte = i / 8;
 800fb70:	69bb      	ldr	r3, [r7, #24]
 800fb72:	2b00      	cmp	r3, #0
 800fb74:	da00      	bge.n	800fb78 <payload_integration+0x6e>
 800fb76:	3307      	adds	r3, #7
 800fb78:	10db      	asrs	r3, r3, #3
 800fb7a:	75bb      	strb	r3, [r7, #22]
    /*index to place bit in outBuffer is shifted 1 bit rigth*/
    index_bit_out = 7 - ((i+1)%8);
 800fb7c:	69bb      	ldr	r3, [r7, #24]
 800fb7e:	3301      	adds	r3, #1
 800fb80:	425a      	negs	r2, r3
 800fb82:	f003 0307 	and.w	r3, r3, #7
 800fb86:	f002 0207 	and.w	r2, r2, #7
 800fb8a:	bf58      	it	pl
 800fb8c:	4253      	negpl	r3, r2
 800fb8e:	b2db      	uxtb	r3, r3
 800fb90:	f1c3 0307 	rsb	r3, r3, #7
 800fb94:	757b      	strb	r3, [r7, #21]
    index_byte_out = (i+1) / 8;
 800fb96:	69bb      	ldr	r3, [r7, #24]
 800fb98:	3301      	adds	r3, #1
 800fb9a:	2b00      	cmp	r3, #0
 800fb9c:	da00      	bge.n	800fba0 <payload_integration+0x96>
 800fb9e:	3307      	adds	r3, #7
 800fba0:	10db      	asrs	r3, r3, #3
 800fba2:	753b      	strb	r3, [r7, #20]
    /*extract current bit from input*/
    currBit = (inBuffer[index_byte] >> index_bit) & 0x01; 
 800fba4:	7dbb      	ldrb	r3, [r7, #22]
 800fba6:	68ba      	ldr	r2, [r7, #8]
 800fba8:	4413      	add	r3, r2
 800fbaa:	781b      	ldrb	r3, [r3, #0]
 800fbac:	461a      	mov	r2, r3
 800fbae:	7dfb      	ldrb	r3, [r7, #23]
 800fbb0:	fa42 f303 	asr.w	r3, r2, r3
 800fbb4:	b2db      	uxtb	r3, r3
 800fbb6:	f003 0301 	and.w	r3, r3, #1
 800fbba:	74fb      	strb	r3, [r7, #19]
    /*integration*/
    prevInt ^= currBit;
 800fbbc:	7ffa      	ldrb	r2, [r7, #31]
 800fbbe:	7cfb      	ldrb	r3, [r7, #19]
 800fbc0:	4053      	eors	r3, r2
 800fbc2:	77fb      	strb	r3, [r7, #31]
    /* write result integration in output*/
    outBuffer[index_byte_out]|= (prevInt << index_bit_out);
 800fbc4:	7d3b      	ldrb	r3, [r7, #20]
 800fbc6:	68fa      	ldr	r2, [r7, #12]
 800fbc8:	4413      	add	r3, r2
 800fbca:	781b      	ldrb	r3, [r3, #0]
 800fbcc:	b25a      	sxtb	r2, r3
 800fbce:	7ff9      	ldrb	r1, [r7, #31]
 800fbd0:	7d7b      	ldrb	r3, [r7, #21]
 800fbd2:	fa01 f303 	lsl.w	r3, r1, r3
 800fbd6:	b25b      	sxtb	r3, r3
 800fbd8:	4313      	orrs	r3, r2
 800fbda:	b259      	sxtb	r1, r3
 800fbdc:	7d3b      	ldrb	r3, [r7, #20]
 800fbde:	68fa      	ldr	r2, [r7, #12]
 800fbe0:	4413      	add	r3, r2
 800fbe2:	b2ca      	uxtb	r2, r1
 800fbe4:	701a      	strb	r2, [r3, #0]
  for (i=0; i<size*8; i++)
 800fbe6:	69bb      	ldr	r3, [r7, #24]
 800fbe8:	3301      	adds	r3, #1
 800fbea:	61bb      	str	r3, [r7, #24]
 800fbec:	79fb      	ldrb	r3, [r7, #7]
 800fbee:	00db      	lsls	r3, r3, #3
 800fbf0:	69ba      	ldr	r2, [r7, #24]
 800fbf2:	429a      	cmp	r2, r3
 800fbf4:	dbb0      	blt.n	800fb58 <payload_integration+0x4e>
  }

  outBuffer[size] =(prevInt<<7) | (prevInt<<6) | (( (!prevInt) & 0x01)<<5) ;
 800fbf6:	7ffb      	ldrb	r3, [r7, #31]
 800fbf8:	01db      	lsls	r3, r3, #7
 800fbfa:	b25a      	sxtb	r2, r3
 800fbfc:	7ffb      	ldrb	r3, [r7, #31]
 800fbfe:	019b      	lsls	r3, r3, #6
 800fc00:	b25b      	sxtb	r3, r3
 800fc02:	4313      	orrs	r3, r2
 800fc04:	b25b      	sxtb	r3, r3
 800fc06:	7ffa      	ldrb	r2, [r7, #31]
 800fc08:	2a00      	cmp	r2, #0
 800fc0a:	d101      	bne.n	800fc10 <payload_integration+0x106>
 800fc0c:	2220      	movs	r2, #32
 800fc0e:	e000      	b.n	800fc12 <payload_integration+0x108>
 800fc10:	2200      	movs	r2, #0
 800fc12:	4313      	orrs	r3, r2
 800fc14:	b259      	sxtb	r1, r3
 800fc16:	79fb      	ldrb	r3, [r7, #7]
 800fc18:	68fa      	ldr	r2, [r7, #12]
 800fc1a:	4413      	add	r3, r2
 800fc1c:	b2ca      	uxtb	r2, r1
 800fc1e:	701a      	strb	r2, [r3, #0]
}
 800fc20:	bf00      	nop
 800fc22:	3724      	adds	r7, #36	; 0x24
 800fc24:	46bd      	mov	sp, r7
 800fc26:	bc80      	pop	{r7}
 800fc28:	4770      	bx	lr
	...

0800fc2c <SUBGRF_Init>:
 */
static DioIrqHandler RadioOnDioIrqCb;

/* Exported functions ---------------------------------------------------------*/
void SUBGRF_Init( DioIrqHandler dioIrq )
{
 800fc2c:	b580      	push	{r7, lr}
 800fc2e:	b084      	sub	sp, #16
 800fc30:	af00      	add	r7, sp, #0
 800fc32:	6078      	str	r0, [r7, #4]
    if ( dioIrq != NULL)
 800fc34:	687b      	ldr	r3, [r7, #4]
 800fc36:	2b00      	cmp	r3, #0
 800fc38:	d002      	beq.n	800fc40 <SUBGRF_Init+0x14>
    {
        RadioOnDioIrqCb = dioIrq;
 800fc3a:	4a1c      	ldr	r2, [pc, #112]	; (800fcac <SUBGRF_Init+0x80>)
 800fc3c:	687b      	ldr	r3, [r7, #4]
 800fc3e:	6013      	str	r3, [r2, #0]
    }

    /* set default SMPS current drive to default*/
    Radio_SMPS_Set(SMPS_DRIVE_SETTING_DEFAULT);
 800fc40:	2002      	movs	r0, #2
 800fc42:	f001 f82d 	bl	8010ca0 <Radio_SMPS_Set>

    RADIO_INIT();
 800fc46:	f7f4 fc13 	bl	8004470 <MX_SUBGHZ_Init>

    ImageCalibrated = false;
 800fc4a:	4b19      	ldr	r3, [pc, #100]	; (800fcb0 <SUBGRF_Init+0x84>)
 800fc4c:	2200      	movs	r2, #0
 800fc4e:	701a      	strb	r2, [r3, #0]

    SUBGRF_SetStandby( STDBY_RC );
 800fc50:	2000      	movs	r0, #0
 800fc52:	f000 f97d 	bl	800ff50 <SUBGRF_SetStandby>

    // Initialize TCXO control
    if (1U == RBI_IsTCXO() )
 800fc56:	f7f5 ff25 	bl	8005aa4 <RBI_IsTCXO>
 800fc5a:	4603      	mov	r3, r0
 800fc5c:	2b01      	cmp	r3, #1
 800fc5e:	d112      	bne.n	800fc86 <SUBGRF_Init+0x5a>
    {
        SUBGRF_SetTcxoMode( TCXO_CTRL_VOLTAGE, RBI_GetWakeUpTime() << 6 );// 100 ms
 800fc60:	f7f5 ff19 	bl	8005a96 <RBI_GetWakeUpTime>
 800fc64:	4603      	mov	r3, r0
 800fc66:	019b      	lsls	r3, r3, #6
 800fc68:	4619      	mov	r1, r3
 800fc6a:	2001      	movs	r0, #1
 800fc6c:	f000 fb9e 	bl	80103ac <SUBGRF_SetTcxoMode>
        SUBGRF_WriteRegister( REG_XTA_TRIM, 0x00 );
 800fc70:	2100      	movs	r1, #0
 800fc72:	f640 1011 	movw	r0, #2321	; 0x911
 800fc76:	f000 fea9 	bl	80109cc <SUBGRF_WriteRegister>

        /*enable calibration for cut1.1 and later*/
        CalibrationParams_t calibParam;
        calibParam.Value = 0x7F;
 800fc7a:	237f      	movs	r3, #127	; 0x7f
 800fc7c:	733b      	strb	r3, [r7, #12]
        SUBGRF_Calibrate( calibParam );
 800fc7e:	7b38      	ldrb	r0, [r7, #12]
 800fc80:	f000 faa4 	bl	80101cc <SUBGRF_Calibrate>
 800fc84:	e009      	b.n	800fc9a <SUBGRF_Init+0x6e>
    }
    else
    {
        SUBGRF_WriteRegister( REG_XTA_TRIM, XTAL_DEFAULT_CAP_VALUE );
 800fc86:	2120      	movs	r1, #32
 800fc88:	f640 1011 	movw	r0, #2321	; 0x911
 800fc8c:	f000 fe9e 	bl	80109cc <SUBGRF_WriteRegister>
        SUBGRF_WriteRegister( REG_XTB_TRIM, XTAL_DEFAULT_CAP_VALUE );
 800fc90:	2120      	movs	r1, #32
 800fc92:	f640 1012 	movw	r0, #2322	; 0x912
 800fc96:	f000 fe99 	bl	80109cc <SUBGRF_WriteRegister>
    }
    /* Init RF Switch */
    RBI_Init();
 800fc9a:	f7f5 fe5b 	bl	8005954 <RBI_Init>

    OperatingMode = MODE_STDBY_RC;
 800fc9e:	4b05      	ldr	r3, [pc, #20]	; (800fcb4 <SUBGRF_Init+0x88>)
 800fca0:	2201      	movs	r2, #1
 800fca2:	701a      	strb	r2, [r3, #0]
}
 800fca4:	bf00      	nop
 800fca6:	3710      	adds	r7, #16
 800fca8:	46bd      	mov	sp, r7
 800fcaa:	bd80      	pop	{r7, pc}
 800fcac:	20000884 	.word	0x20000884
 800fcb0:	20000880 	.word	0x20000880
 800fcb4:	20000878 	.word	0x20000878

0800fcb8 <SUBGRF_GetOperatingMode>:

RadioOperatingModes_t SUBGRF_GetOperatingMode( void )
{
 800fcb8:	b480      	push	{r7}
 800fcba:	af00      	add	r7, sp, #0
    return OperatingMode;
 800fcbc:	4b02      	ldr	r3, [pc, #8]	; (800fcc8 <SUBGRF_GetOperatingMode+0x10>)
 800fcbe:	781b      	ldrb	r3, [r3, #0]
}
 800fcc0:	4618      	mov	r0, r3
 800fcc2:	46bd      	mov	sp, r7
 800fcc4:	bc80      	pop	{r7}
 800fcc6:	4770      	bx	lr
 800fcc8:	20000878 	.word	0x20000878

0800fccc <SUBGRF_SetPayload>:

void SUBGRF_SetPayload( uint8_t *payload, uint8_t size )
{
 800fccc:	b580      	push	{r7, lr}
 800fcce:	b082      	sub	sp, #8
 800fcd0:	af00      	add	r7, sp, #0
 800fcd2:	6078      	str	r0, [r7, #4]
 800fcd4:	460b      	mov	r3, r1
 800fcd6:	70fb      	strb	r3, [r7, #3]
    SUBGRF_WriteBuffer( 0x00, payload, size );
 800fcd8:	78fb      	ldrb	r3, [r7, #3]
 800fcda:	461a      	mov	r2, r3
 800fcdc:	6879      	ldr	r1, [r7, #4]
 800fcde:	2000      	movs	r0, #0
 800fce0:	f000 fec4 	bl	8010a6c <SUBGRF_WriteBuffer>
}
 800fce4:	bf00      	nop
 800fce6:	3708      	adds	r7, #8
 800fce8:	46bd      	mov	sp, r7
 800fcea:	bd80      	pop	{r7, pc}

0800fcec <SUBGRF_GetPayload>:

uint8_t SUBGRF_GetPayload( uint8_t *buffer, uint8_t *size,  uint8_t maxSize )
{
 800fcec:	b580      	push	{r7, lr}
 800fcee:	b086      	sub	sp, #24
 800fcf0:	af00      	add	r7, sp, #0
 800fcf2:	60f8      	str	r0, [r7, #12]
 800fcf4:	60b9      	str	r1, [r7, #8]
 800fcf6:	4613      	mov	r3, r2
 800fcf8:	71fb      	strb	r3, [r7, #7]
    uint8_t offset = 0;
 800fcfa:	2300      	movs	r3, #0
 800fcfc:	75fb      	strb	r3, [r7, #23]

    SUBGRF_GetRxBufferStatus( size, &offset );
 800fcfe:	f107 0317 	add.w	r3, r7, #23
 800fd02:	4619      	mov	r1, r3
 800fd04:	68b8      	ldr	r0, [r7, #8]
 800fd06:	f000 fddf 	bl	80108c8 <SUBGRF_GetRxBufferStatus>
    if( *size > maxSize )
 800fd0a:	68bb      	ldr	r3, [r7, #8]
 800fd0c:	781b      	ldrb	r3, [r3, #0]
 800fd0e:	79fa      	ldrb	r2, [r7, #7]
 800fd10:	429a      	cmp	r2, r3
 800fd12:	d201      	bcs.n	800fd18 <SUBGRF_GetPayload+0x2c>
    {
        return 1;
 800fd14:	2301      	movs	r3, #1
 800fd16:	e007      	b.n	800fd28 <SUBGRF_GetPayload+0x3c>
    }
    SUBGRF_ReadBuffer( offset, buffer, *size );
 800fd18:	7df8      	ldrb	r0, [r7, #23]
 800fd1a:	68bb      	ldr	r3, [r7, #8]
 800fd1c:	781b      	ldrb	r3, [r3, #0]
 800fd1e:	461a      	mov	r2, r3
 800fd20:	68f9      	ldr	r1, [r7, #12]
 800fd22:	f000 feb9 	bl	8010a98 <SUBGRF_ReadBuffer>
    return 0;
 800fd26:	2300      	movs	r3, #0
}
 800fd28:	4618      	mov	r0, r3
 800fd2a:	3718      	adds	r7, #24
 800fd2c:	46bd      	mov	sp, r7
 800fd2e:	bd80      	pop	{r7, pc}

0800fd30 <SUBGRF_SendPayload>:

void SUBGRF_SendPayload( uint8_t *payload, uint8_t size, uint32_t timeout)
{
 800fd30:	b580      	push	{r7, lr}
 800fd32:	b084      	sub	sp, #16
 800fd34:	af00      	add	r7, sp, #0
 800fd36:	60f8      	str	r0, [r7, #12]
 800fd38:	460b      	mov	r3, r1
 800fd3a:	607a      	str	r2, [r7, #4]
 800fd3c:	72fb      	strb	r3, [r7, #11]
    SUBGRF_SetPayload( payload, size );
 800fd3e:	7afb      	ldrb	r3, [r7, #11]
 800fd40:	4619      	mov	r1, r3
 800fd42:	68f8      	ldr	r0, [r7, #12]
 800fd44:	f7ff ffc2 	bl	800fccc <SUBGRF_SetPayload>
    SUBGRF_SetTx( timeout );
 800fd48:	6878      	ldr	r0, [r7, #4]
 800fd4a:	f000 f91f 	bl	800ff8c <SUBGRF_SetTx>
}
 800fd4e:	bf00      	nop
 800fd50:	3710      	adds	r7, #16
 800fd52:	46bd      	mov	sp, r7
 800fd54:	bd80      	pop	{r7, pc}

0800fd56 <SUBGRF_SetSyncWord>:

uint8_t SUBGRF_SetSyncWord( uint8_t *syncWord )
{
 800fd56:	b580      	push	{r7, lr}
 800fd58:	b082      	sub	sp, #8
 800fd5a:	af00      	add	r7, sp, #0
 800fd5c:	6078      	str	r0, [r7, #4]
    SUBGRF_WriteRegisters( REG_LR_SYNCWORDBASEADDRESS, syncWord, 8 );
 800fd5e:	2208      	movs	r2, #8
 800fd60:	6879      	ldr	r1, [r7, #4]
 800fd62:	f44f 60d8 	mov.w	r0, #1728	; 0x6c0
 800fd66:	f000 fe59 	bl	8010a1c <SUBGRF_WriteRegisters>
    return 0;
 800fd6a:	2300      	movs	r3, #0
}
 800fd6c:	4618      	mov	r0, r3
 800fd6e:	3708      	adds	r7, #8
 800fd70:	46bd      	mov	sp, r7
 800fd72:	bd80      	pop	{r7, pc}

0800fd74 <SUBGRF_SetCrcSeed>:

void SUBGRF_SetCrcSeed( uint16_t seed )
{
 800fd74:	b580      	push	{r7, lr}
 800fd76:	b084      	sub	sp, #16
 800fd78:	af00      	add	r7, sp, #0
 800fd7a:	4603      	mov	r3, r0
 800fd7c:	80fb      	strh	r3, [r7, #6]
    uint8_t buf[2];

    buf[0] = ( uint8_t )( ( seed >> 8 ) & 0xFF );
 800fd7e:	88fb      	ldrh	r3, [r7, #6]
 800fd80:	0a1b      	lsrs	r3, r3, #8
 800fd82:	b29b      	uxth	r3, r3
 800fd84:	b2db      	uxtb	r3, r3
 800fd86:	733b      	strb	r3, [r7, #12]
    buf[1] = ( uint8_t )( seed & 0xFF );
 800fd88:	88fb      	ldrh	r3, [r7, #6]
 800fd8a:	b2db      	uxtb	r3, r3
 800fd8c:	737b      	strb	r3, [r7, #13]

    switch( SUBGRF_GetPacketType( ) )
 800fd8e:	f000 fb91 	bl	80104b4 <SUBGRF_GetPacketType>
 800fd92:	4603      	mov	r3, r0
 800fd94:	2b00      	cmp	r3, #0
 800fd96:	d000      	beq.n	800fd9a <SUBGRF_SetCrcSeed+0x26>
        case PACKET_TYPE_GFSK:
            SUBGRF_WriteRegisters( REG_LR_CRCSEEDBASEADDR, buf, 2 );
            break;

        default:
            break;
 800fd98:	e008      	b.n	800fdac <SUBGRF_SetCrcSeed+0x38>
            SUBGRF_WriteRegisters( REG_LR_CRCSEEDBASEADDR, buf, 2 );
 800fd9a:	f107 030c 	add.w	r3, r7, #12
 800fd9e:	2202      	movs	r2, #2
 800fda0:	4619      	mov	r1, r3
 800fda2:	f240 60bc 	movw	r0, #1724	; 0x6bc
 800fda6:	f000 fe39 	bl	8010a1c <SUBGRF_WriteRegisters>
            break;
 800fdaa:	bf00      	nop
    }
}
 800fdac:	bf00      	nop
 800fdae:	3710      	adds	r7, #16
 800fdb0:	46bd      	mov	sp, r7
 800fdb2:	bd80      	pop	{r7, pc}

0800fdb4 <SUBGRF_SetCrcPolynomial>:

void SUBGRF_SetCrcPolynomial( uint16_t polynomial )
{
 800fdb4:	b580      	push	{r7, lr}
 800fdb6:	b084      	sub	sp, #16
 800fdb8:	af00      	add	r7, sp, #0
 800fdba:	4603      	mov	r3, r0
 800fdbc:	80fb      	strh	r3, [r7, #6]
    uint8_t buf[2];

    buf[0] = ( uint8_t )( ( polynomial >> 8 ) & 0xFF );
 800fdbe:	88fb      	ldrh	r3, [r7, #6]
 800fdc0:	0a1b      	lsrs	r3, r3, #8
 800fdc2:	b29b      	uxth	r3, r3
 800fdc4:	b2db      	uxtb	r3, r3
 800fdc6:	733b      	strb	r3, [r7, #12]
    buf[1] = ( uint8_t )( polynomial & 0xFF );
 800fdc8:	88fb      	ldrh	r3, [r7, #6]
 800fdca:	b2db      	uxtb	r3, r3
 800fdcc:	737b      	strb	r3, [r7, #13]

    switch( SUBGRF_GetPacketType( ) )
 800fdce:	f000 fb71 	bl	80104b4 <SUBGRF_GetPacketType>
 800fdd2:	4603      	mov	r3, r0
 800fdd4:	2b00      	cmp	r3, #0
 800fdd6:	d000      	beq.n	800fdda <SUBGRF_SetCrcPolynomial+0x26>
        case PACKET_TYPE_GFSK:
            SUBGRF_WriteRegisters( REG_LR_CRCPOLYBASEADDR, buf, 2 );
            break;

        default:
            break;
 800fdd8:	e008      	b.n	800fdec <SUBGRF_SetCrcPolynomial+0x38>
            SUBGRF_WriteRegisters( REG_LR_CRCPOLYBASEADDR, buf, 2 );
 800fdda:	f107 030c 	add.w	r3, r7, #12
 800fdde:	2202      	movs	r2, #2
 800fde0:	4619      	mov	r1, r3
 800fde2:	f240 60be 	movw	r0, #1726	; 0x6be
 800fde6:	f000 fe19 	bl	8010a1c <SUBGRF_WriteRegisters>
            break;
 800fdea:	bf00      	nop
    }
}
 800fdec:	bf00      	nop
 800fdee:	3710      	adds	r7, #16
 800fdf0:	46bd      	mov	sp, r7
 800fdf2:	bd80      	pop	{r7, pc}

0800fdf4 <SUBGRF_SetWhiteningSeed>:

void SUBGRF_SetWhiteningSeed( uint16_t seed )
{
 800fdf4:	b580      	push	{r7, lr}
 800fdf6:	b084      	sub	sp, #16
 800fdf8:	af00      	add	r7, sp, #0
 800fdfa:	4603      	mov	r3, r0
 800fdfc:	80fb      	strh	r3, [r7, #6]
    uint8_t regValue = 0;
 800fdfe:	2300      	movs	r3, #0
 800fe00:	73fb      	strb	r3, [r7, #15]

    switch( SUBGRF_GetPacketType( ) )
 800fe02:	f000 fb57 	bl	80104b4 <SUBGRF_GetPacketType>
 800fe06:	4603      	mov	r3, r0
 800fe08:	2b00      	cmp	r3, #0
 800fe0a:	d000      	beq.n	800fe0e <SUBGRF_SetWhiteningSeed+0x1a>
            SUBGRF_WriteRegister( REG_LR_WHITSEEDBASEADDR_MSB, regValue ); // only 1 bit.
            SUBGRF_WriteRegister( REG_LR_WHITSEEDBASEADDR_LSB, (uint8_t)seed );
            break;

        default:
            break;
 800fe0c:	e021      	b.n	800fe52 <SUBGRF_SetWhiteningSeed+0x5e>
            regValue = SUBGRF_ReadRegister( REG_LR_WHITSEEDBASEADDR_MSB ) & 0xFE;
 800fe0e:	f44f 60d7 	mov.w	r0, #1720	; 0x6b8
 800fe12:	f000 fdef 	bl	80109f4 <SUBGRF_ReadRegister>
 800fe16:	4603      	mov	r3, r0
 800fe18:	f023 0301 	bic.w	r3, r3, #1
 800fe1c:	73fb      	strb	r3, [r7, #15]
            regValue = ( ( seed >> 8 ) & 0x01 ) | regValue;
 800fe1e:	88fb      	ldrh	r3, [r7, #6]
 800fe20:	0a1b      	lsrs	r3, r3, #8
 800fe22:	b29b      	uxth	r3, r3
 800fe24:	b25b      	sxtb	r3, r3
 800fe26:	f003 0301 	and.w	r3, r3, #1
 800fe2a:	b25a      	sxtb	r2, r3
 800fe2c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800fe30:	4313      	orrs	r3, r2
 800fe32:	b25b      	sxtb	r3, r3
 800fe34:	73fb      	strb	r3, [r7, #15]
            SUBGRF_WriteRegister( REG_LR_WHITSEEDBASEADDR_MSB, regValue ); // only 1 bit.
 800fe36:	7bfb      	ldrb	r3, [r7, #15]
 800fe38:	4619      	mov	r1, r3
 800fe3a:	f44f 60d7 	mov.w	r0, #1720	; 0x6b8
 800fe3e:	f000 fdc5 	bl	80109cc <SUBGRF_WriteRegister>
            SUBGRF_WriteRegister( REG_LR_WHITSEEDBASEADDR_LSB, (uint8_t)seed );
 800fe42:	88fb      	ldrh	r3, [r7, #6]
 800fe44:	b2db      	uxtb	r3, r3
 800fe46:	4619      	mov	r1, r3
 800fe48:	f240 60b9 	movw	r0, #1721	; 0x6b9
 800fe4c:	f000 fdbe 	bl	80109cc <SUBGRF_WriteRegister>
            break;
 800fe50:	bf00      	nop
    }
}
 800fe52:	bf00      	nop
 800fe54:	3710      	adds	r7, #16
 800fe56:	46bd      	mov	sp, r7
 800fe58:	bd80      	pop	{r7, pc}

0800fe5a <SUBGRF_GetRandom>:

uint32_t SUBGRF_GetRandom( void )
{
 800fe5a:	b580      	push	{r7, lr}
 800fe5c:	b082      	sub	sp, #8
 800fe5e:	af00      	add	r7, sp, #0
    uint32_t number = 0;
 800fe60:	2300      	movs	r3, #0
 800fe62:	603b      	str	r3, [r7, #0]
    uint8_t regAnaLna = 0;
 800fe64:	2300      	movs	r3, #0
 800fe66:	71fb      	strb	r3, [r7, #7]
    uint8_t regAnaMixer = 0;
 800fe68:	2300      	movs	r3, #0
 800fe6a:	71bb      	strb	r3, [r7, #6]

    regAnaLna = SUBGRF_ReadRegister( REG_ANA_LNA );
 800fe6c:	f640 00e2 	movw	r0, #2274	; 0x8e2
 800fe70:	f000 fdc0 	bl	80109f4 <SUBGRF_ReadRegister>
 800fe74:	4603      	mov	r3, r0
 800fe76:	71fb      	strb	r3, [r7, #7]
    SUBGRF_WriteRegister( REG_ANA_LNA, regAnaLna & ~( 1 << 0 ) );
 800fe78:	79fb      	ldrb	r3, [r7, #7]
 800fe7a:	f023 0301 	bic.w	r3, r3, #1
 800fe7e:	b2db      	uxtb	r3, r3
 800fe80:	4619      	mov	r1, r3
 800fe82:	f640 00e2 	movw	r0, #2274	; 0x8e2
 800fe86:	f000 fda1 	bl	80109cc <SUBGRF_WriteRegister>

    regAnaMixer = SUBGRF_ReadRegister( REG_ANA_MIXER );
 800fe8a:	f640 00e5 	movw	r0, #2277	; 0x8e5
 800fe8e:	f000 fdb1 	bl	80109f4 <SUBGRF_ReadRegister>
 800fe92:	4603      	mov	r3, r0
 800fe94:	71bb      	strb	r3, [r7, #6]
    SUBGRF_WriteRegister( REG_ANA_MIXER, regAnaMixer & ~( 1 << 7 ) );
 800fe96:	79bb      	ldrb	r3, [r7, #6]
 800fe98:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800fe9c:	b2db      	uxtb	r3, r3
 800fe9e:	4619      	mov	r1, r3
 800fea0:	f640 00e5 	movw	r0, #2277	; 0x8e5
 800fea4:	f000 fd92 	bl	80109cc <SUBGRF_WriteRegister>

    // Set radio in continuous reception
    SUBGRF_SetRx( 0xFFFFFF ); // Rx Continuous
 800fea8:	f06f 407f 	mvn.w	r0, #4278190080	; 0xff000000
 800feac:	f000 f890 	bl	800ffd0 <SUBGRF_SetRx>

    SUBGRF_ReadRegisters( RANDOM_NUMBER_GENERATORBASEADDR, ( uint8_t* )&number, 4 );
 800feb0:	463b      	mov	r3, r7
 800feb2:	2204      	movs	r2, #4
 800feb4:	4619      	mov	r1, r3
 800feb6:	f640 0019 	movw	r0, #2073	; 0x819
 800feba:	f000 fdc3 	bl	8010a44 <SUBGRF_ReadRegisters>

    SUBGRF_SetStandby( STDBY_RC );
 800febe:	2000      	movs	r0, #0
 800fec0:	f000 f846 	bl	800ff50 <SUBGRF_SetStandby>

    SUBGRF_WriteRegister( REG_ANA_LNA, regAnaLna );
 800fec4:	79fb      	ldrb	r3, [r7, #7]
 800fec6:	4619      	mov	r1, r3
 800fec8:	f640 00e2 	movw	r0, #2274	; 0x8e2
 800fecc:	f000 fd7e 	bl	80109cc <SUBGRF_WriteRegister>
    SUBGRF_WriteRegister( REG_ANA_MIXER, regAnaMixer );
 800fed0:	79bb      	ldrb	r3, [r7, #6]
 800fed2:	4619      	mov	r1, r3
 800fed4:	f640 00e5 	movw	r0, #2277	; 0x8e5
 800fed8:	f000 fd78 	bl	80109cc <SUBGRF_WriteRegister>

    return number;
 800fedc:	683b      	ldr	r3, [r7, #0]
}
 800fede:	4618      	mov	r0, r3
 800fee0:	3708      	adds	r7, #8
 800fee2:	46bd      	mov	sp, r7
 800fee4:	bd80      	pop	{r7, pc}
	...

0800fee8 <SUBGRF_SetSleep>:

void SUBGRF_SetSleep( SleepParams_t sleepConfig )
{
 800fee8:	b580      	push	{r7, lr}
 800feea:	b084      	sub	sp, #16
 800feec:	af00      	add	r7, sp, #0
 800feee:	7138      	strb	r0, [r7, #4]
    /* switch the antenna OFF by SW */
    RBI_ConfigRFSwitch(RBI_SWITCH_OFF);
 800fef0:	2000      	movs	r0, #0
 800fef2:	f7f5 fd6d 	bl	80059d0 <RBI_ConfigRFSwitch>

    Radio_SMPS_Set(SMPS_DRIVE_SETTING_DEFAULT);
 800fef6:	2002      	movs	r0, #2
 800fef8:	f000 fed2 	bl	8010ca0 <Radio_SMPS_Set>

    uint8_t value = ( ( ( uint8_t )sleepConfig.Fields.WarmStart << 2 ) |
 800fefc:	793b      	ldrb	r3, [r7, #4]
 800fefe:	f3c3 0380 	ubfx	r3, r3, #2, #1
 800ff02:	b2db      	uxtb	r3, r3
 800ff04:	009b      	lsls	r3, r3, #2
 800ff06:	b25a      	sxtb	r2, r3
                      ( ( uint8_t )sleepConfig.Fields.Reset << 1 ) |
 800ff08:	793b      	ldrb	r3, [r7, #4]
 800ff0a:	f3c3 0340 	ubfx	r3, r3, #1, #1
 800ff0e:	b2db      	uxtb	r3, r3
 800ff10:	005b      	lsls	r3, r3, #1
    uint8_t value = ( ( ( uint8_t )sleepConfig.Fields.WarmStart << 2 ) |
 800ff12:	b25b      	sxtb	r3, r3
 800ff14:	4313      	orrs	r3, r2
 800ff16:	b25a      	sxtb	r2, r3
                      ( ( uint8_t )sleepConfig.Fields.WakeUpRTC ) );
 800ff18:	793b      	ldrb	r3, [r7, #4]
 800ff1a:	f3c3 0300 	ubfx	r3, r3, #0, #1
 800ff1e:	b2db      	uxtb	r3, r3
 800ff20:	b25b      	sxtb	r3, r3
                      ( ( uint8_t )sleepConfig.Fields.Reset << 1 ) |
 800ff22:	4313      	orrs	r3, r2
 800ff24:	b25b      	sxtb	r3, r3
 800ff26:	b2db      	uxtb	r3, r3
    uint8_t value = ( ( ( uint8_t )sleepConfig.Fields.WarmStart << 2 ) |
 800ff28:	73fb      	strb	r3, [r7, #15]
    SUBGRF_WriteCommand( RADIO_SET_SLEEP, &value, 1 );
 800ff2a:	f107 020f 	add.w	r2, r7, #15
 800ff2e:	2301      	movs	r3, #1
 800ff30:	2184      	movs	r1, #132	; 0x84
 800ff32:	4805      	ldr	r0, [pc, #20]	; (800ff48 <SUBGRF_SetSleep+0x60>)
 800ff34:	f7fb fab4 	bl	800b4a0 <HAL_SUBGHZ_ExecSetCmd>
    OperatingMode = MODE_SLEEP;
 800ff38:	4b04      	ldr	r3, [pc, #16]	; (800ff4c <SUBGRF_SetSleep+0x64>)
 800ff3a:	2200      	movs	r2, #0
 800ff3c:	701a      	strb	r2, [r3, #0]
}
 800ff3e:	bf00      	nop
 800ff40:	3710      	adds	r7, #16
 800ff42:	46bd      	mov	sp, r7
 800ff44:	bd80      	pop	{r7, pc}
 800ff46:	bf00      	nop
 800ff48:	20000d50 	.word	0x20000d50
 800ff4c:	20000878 	.word	0x20000878

0800ff50 <SUBGRF_SetStandby>:

void SUBGRF_SetStandby( RadioStandbyModes_t standbyConfig )
{
 800ff50:	b580      	push	{r7, lr}
 800ff52:	b082      	sub	sp, #8
 800ff54:	af00      	add	r7, sp, #0
 800ff56:	4603      	mov	r3, r0
 800ff58:	71fb      	strb	r3, [r7, #7]
    SUBGRF_WriteCommand( RADIO_SET_STANDBY, ( uint8_t* )&standbyConfig, 1 );
 800ff5a:	1dfa      	adds	r2, r7, #7
 800ff5c:	2301      	movs	r3, #1
 800ff5e:	2180      	movs	r1, #128	; 0x80
 800ff60:	4808      	ldr	r0, [pc, #32]	; (800ff84 <SUBGRF_SetStandby+0x34>)
 800ff62:	f7fb fa9d 	bl	800b4a0 <HAL_SUBGHZ_ExecSetCmd>
    if( standbyConfig == STDBY_RC )
 800ff66:	79fb      	ldrb	r3, [r7, #7]
 800ff68:	2b00      	cmp	r3, #0
 800ff6a:	d103      	bne.n	800ff74 <SUBGRF_SetStandby+0x24>
    {
        OperatingMode = MODE_STDBY_RC;
 800ff6c:	4b06      	ldr	r3, [pc, #24]	; (800ff88 <SUBGRF_SetStandby+0x38>)
 800ff6e:	2201      	movs	r2, #1
 800ff70:	701a      	strb	r2, [r3, #0]
    }
    else
    {
        OperatingMode = MODE_STDBY_XOSC;
    }
}
 800ff72:	e002      	b.n	800ff7a <SUBGRF_SetStandby+0x2a>
        OperatingMode = MODE_STDBY_XOSC;
 800ff74:	4b04      	ldr	r3, [pc, #16]	; (800ff88 <SUBGRF_SetStandby+0x38>)
 800ff76:	2202      	movs	r2, #2
 800ff78:	701a      	strb	r2, [r3, #0]
}
 800ff7a:	bf00      	nop
 800ff7c:	3708      	adds	r7, #8
 800ff7e:	46bd      	mov	sp, r7
 800ff80:	bd80      	pop	{r7, pc}
 800ff82:	bf00      	nop
 800ff84:	20000d50 	.word	0x20000d50
 800ff88:	20000878 	.word	0x20000878

0800ff8c <SUBGRF_SetTx>:
    SUBGRF_WriteCommand( RADIO_SET_FS, 0, 0 );
    OperatingMode = MODE_FS;
}

void SUBGRF_SetTx( uint32_t timeout )
{
 800ff8c:	b580      	push	{r7, lr}
 800ff8e:	b084      	sub	sp, #16
 800ff90:	af00      	add	r7, sp, #0
 800ff92:	6078      	str	r0, [r7, #4]
    uint8_t buf[3];

    OperatingMode = MODE_TX;
 800ff94:	4b0c      	ldr	r3, [pc, #48]	; (800ffc8 <SUBGRF_SetTx+0x3c>)
 800ff96:	2204      	movs	r2, #4
 800ff98:	701a      	strb	r2, [r3, #0]

    buf[0] = ( uint8_t )( ( timeout >> 16 ) & 0xFF );
 800ff9a:	687b      	ldr	r3, [r7, #4]
 800ff9c:	0c1b      	lsrs	r3, r3, #16
 800ff9e:	b2db      	uxtb	r3, r3
 800ffa0:	733b      	strb	r3, [r7, #12]
    buf[1] = ( uint8_t )( ( timeout >> 8 ) & 0xFF );
 800ffa2:	687b      	ldr	r3, [r7, #4]
 800ffa4:	0a1b      	lsrs	r3, r3, #8
 800ffa6:	b2db      	uxtb	r3, r3
 800ffa8:	737b      	strb	r3, [r7, #13]
    buf[2] = ( uint8_t )( timeout & 0xFF );
 800ffaa:	687b      	ldr	r3, [r7, #4]
 800ffac:	b2db      	uxtb	r3, r3
 800ffae:	73bb      	strb	r3, [r7, #14]
    SUBGRF_WriteCommand( RADIO_SET_TX, buf, 3 );
 800ffb0:	f107 020c 	add.w	r2, r7, #12
 800ffb4:	2303      	movs	r3, #3
 800ffb6:	2183      	movs	r1, #131	; 0x83
 800ffb8:	4804      	ldr	r0, [pc, #16]	; (800ffcc <SUBGRF_SetTx+0x40>)
 800ffba:	f7fb fa71 	bl	800b4a0 <HAL_SUBGHZ_ExecSetCmd>
}
 800ffbe:	bf00      	nop
 800ffc0:	3710      	adds	r7, #16
 800ffc2:	46bd      	mov	sp, r7
 800ffc4:	bd80      	pop	{r7, pc}
 800ffc6:	bf00      	nop
 800ffc8:	20000878 	.word	0x20000878
 800ffcc:	20000d50 	.word	0x20000d50

0800ffd0 <SUBGRF_SetRx>:

void SUBGRF_SetRx( uint32_t timeout )
{
 800ffd0:	b580      	push	{r7, lr}
 800ffd2:	b084      	sub	sp, #16
 800ffd4:	af00      	add	r7, sp, #0
 800ffd6:	6078      	str	r0, [r7, #4]
    uint8_t buf[3];

    OperatingMode = MODE_RX;
 800ffd8:	4b0c      	ldr	r3, [pc, #48]	; (801000c <SUBGRF_SetRx+0x3c>)
 800ffda:	2205      	movs	r2, #5
 800ffdc:	701a      	strb	r2, [r3, #0]

    buf[0] = ( uint8_t )( ( timeout >> 16 ) & 0xFF );
 800ffde:	687b      	ldr	r3, [r7, #4]
 800ffe0:	0c1b      	lsrs	r3, r3, #16
 800ffe2:	b2db      	uxtb	r3, r3
 800ffe4:	733b      	strb	r3, [r7, #12]
    buf[1] = ( uint8_t )( ( timeout >> 8 ) & 0xFF );
 800ffe6:	687b      	ldr	r3, [r7, #4]
 800ffe8:	0a1b      	lsrs	r3, r3, #8
 800ffea:	b2db      	uxtb	r3, r3
 800ffec:	737b      	strb	r3, [r7, #13]
    buf[2] = ( uint8_t )( timeout & 0xFF );
 800ffee:	687b      	ldr	r3, [r7, #4]
 800fff0:	b2db      	uxtb	r3, r3
 800fff2:	73bb      	strb	r3, [r7, #14]
    SUBGRF_WriteCommand( RADIO_SET_RX, buf, 3 );
 800fff4:	f107 020c 	add.w	r2, r7, #12
 800fff8:	2303      	movs	r3, #3
 800fffa:	2182      	movs	r1, #130	; 0x82
 800fffc:	4804      	ldr	r0, [pc, #16]	; (8010010 <SUBGRF_SetRx+0x40>)
 800fffe:	f7fb fa4f 	bl	800b4a0 <HAL_SUBGHZ_ExecSetCmd>
}
 8010002:	bf00      	nop
 8010004:	3710      	adds	r7, #16
 8010006:	46bd      	mov	sp, r7
 8010008:	bd80      	pop	{r7, pc}
 801000a:	bf00      	nop
 801000c:	20000878 	.word	0x20000878
 8010010:	20000d50 	.word	0x20000d50

08010014 <SUBGRF_SetRxBoosted>:

void SUBGRF_SetRxBoosted( uint32_t timeout )
{
 8010014:	b580      	push	{r7, lr}
 8010016:	b084      	sub	sp, #16
 8010018:	af00      	add	r7, sp, #0
 801001a:	6078      	str	r0, [r7, #4]
    uint8_t buf[3];

    OperatingMode = MODE_RX;
 801001c:	4b0e      	ldr	r3, [pc, #56]	; (8010058 <SUBGRF_SetRxBoosted+0x44>)
 801001e:	2205      	movs	r2, #5
 8010020:	701a      	strb	r2, [r3, #0]

    /* ST_WORKAROUND_BEGIN: Sigfox patch > 0x96 replaced by 0x97 */
    SUBGRF_WriteRegister( REG_RX_GAIN, 0x97 ); // max LNA gain, increase current by ~2mA for around ~3dB in sensitivity
 8010022:	2197      	movs	r1, #151	; 0x97
 8010024:	f640 00ac 	movw	r0, #2220	; 0x8ac
 8010028:	f000 fcd0 	bl	80109cc <SUBGRF_WriteRegister>
    /* ST_WORKAROUND_END */

    buf[0] = ( uint8_t )( ( timeout >> 16 ) & 0xFF );
 801002c:	687b      	ldr	r3, [r7, #4]
 801002e:	0c1b      	lsrs	r3, r3, #16
 8010030:	b2db      	uxtb	r3, r3
 8010032:	733b      	strb	r3, [r7, #12]
    buf[1] = ( uint8_t )( ( timeout >> 8 ) & 0xFF );
 8010034:	687b      	ldr	r3, [r7, #4]
 8010036:	0a1b      	lsrs	r3, r3, #8
 8010038:	b2db      	uxtb	r3, r3
 801003a:	737b      	strb	r3, [r7, #13]
    buf[2] = ( uint8_t )( timeout & 0xFF );
 801003c:	687b      	ldr	r3, [r7, #4]
 801003e:	b2db      	uxtb	r3, r3
 8010040:	73bb      	strb	r3, [r7, #14]
    SUBGRF_WriteCommand( RADIO_SET_RX, buf, 3 );
 8010042:	f107 020c 	add.w	r2, r7, #12
 8010046:	2303      	movs	r3, #3
 8010048:	2182      	movs	r1, #130	; 0x82
 801004a:	4804      	ldr	r0, [pc, #16]	; (801005c <SUBGRF_SetRxBoosted+0x48>)
 801004c:	f7fb fa28 	bl	800b4a0 <HAL_SUBGHZ_ExecSetCmd>
}
 8010050:	bf00      	nop
 8010052:	3710      	adds	r7, #16
 8010054:	46bd      	mov	sp, r7
 8010056:	bd80      	pop	{r7, pc}
 8010058:	20000878 	.word	0x20000878
 801005c:	20000d50 	.word	0x20000d50

08010060 <SUBGRF_SetRxDutyCycle>:

void SUBGRF_SetRxDutyCycle( uint32_t rxTime, uint32_t sleepTime )
{
 8010060:	b580      	push	{r7, lr}
 8010062:	b084      	sub	sp, #16
 8010064:	af00      	add	r7, sp, #0
 8010066:	6078      	str	r0, [r7, #4]
 8010068:	6039      	str	r1, [r7, #0]
    uint8_t buf[6];

    buf[0] = ( uint8_t )( ( rxTime >> 16 ) & 0xFF );
 801006a:	687b      	ldr	r3, [r7, #4]
 801006c:	0c1b      	lsrs	r3, r3, #16
 801006e:	b2db      	uxtb	r3, r3
 8010070:	723b      	strb	r3, [r7, #8]
    buf[1] = ( uint8_t )( ( rxTime >> 8 ) & 0xFF );
 8010072:	687b      	ldr	r3, [r7, #4]
 8010074:	0a1b      	lsrs	r3, r3, #8
 8010076:	b2db      	uxtb	r3, r3
 8010078:	727b      	strb	r3, [r7, #9]
    buf[2] = ( uint8_t )( rxTime & 0xFF );
 801007a:	687b      	ldr	r3, [r7, #4]
 801007c:	b2db      	uxtb	r3, r3
 801007e:	72bb      	strb	r3, [r7, #10]
    buf[3] = ( uint8_t )( ( sleepTime >> 16 ) & 0xFF );
 8010080:	683b      	ldr	r3, [r7, #0]
 8010082:	0c1b      	lsrs	r3, r3, #16
 8010084:	b2db      	uxtb	r3, r3
 8010086:	72fb      	strb	r3, [r7, #11]
    buf[4] = ( uint8_t )( ( sleepTime >> 8 ) & 0xFF );
 8010088:	683b      	ldr	r3, [r7, #0]
 801008a:	0a1b      	lsrs	r3, r3, #8
 801008c:	b2db      	uxtb	r3, r3
 801008e:	733b      	strb	r3, [r7, #12]
    buf[5] = ( uint8_t )( sleepTime & 0xFF );
 8010090:	683b      	ldr	r3, [r7, #0]
 8010092:	b2db      	uxtb	r3, r3
 8010094:	737b      	strb	r3, [r7, #13]
    SUBGRF_WriteCommand( RADIO_SET_RXDUTYCYCLE, buf, 6 );
 8010096:	f107 0208 	add.w	r2, r7, #8
 801009a:	2306      	movs	r3, #6
 801009c:	2194      	movs	r1, #148	; 0x94
 801009e:	4805      	ldr	r0, [pc, #20]	; (80100b4 <SUBGRF_SetRxDutyCycle+0x54>)
 80100a0:	f7fb f9fe 	bl	800b4a0 <HAL_SUBGHZ_ExecSetCmd>
    OperatingMode = MODE_RX_DC;
 80100a4:	4b04      	ldr	r3, [pc, #16]	; (80100b8 <SUBGRF_SetRxDutyCycle+0x58>)
 80100a6:	2206      	movs	r2, #6
 80100a8:	701a      	strb	r2, [r3, #0]
}
 80100aa:	bf00      	nop
 80100ac:	3710      	adds	r7, #16
 80100ae:	46bd      	mov	sp, r7
 80100b0:	bd80      	pop	{r7, pc}
 80100b2:	bf00      	nop
 80100b4:	20000d50 	.word	0x20000d50
 80100b8:	20000878 	.word	0x20000878

080100bc <SUBGRF_SetCad>:

void SUBGRF_SetCad( void )
{
 80100bc:	b580      	push	{r7, lr}
 80100be:	af00      	add	r7, sp, #0
    SUBGRF_WriteCommand( RADIO_SET_CAD, 0, 0 );
 80100c0:	2300      	movs	r3, #0
 80100c2:	2200      	movs	r2, #0
 80100c4:	21c5      	movs	r1, #197	; 0xc5
 80100c6:	4804      	ldr	r0, [pc, #16]	; (80100d8 <SUBGRF_SetCad+0x1c>)
 80100c8:	f7fb f9ea 	bl	800b4a0 <HAL_SUBGHZ_ExecSetCmd>
    OperatingMode = MODE_CAD;
 80100cc:	4b03      	ldr	r3, [pc, #12]	; (80100dc <SUBGRF_SetCad+0x20>)
 80100ce:	2207      	movs	r2, #7
 80100d0:	701a      	strb	r2, [r3, #0]
}
 80100d2:	bf00      	nop
 80100d4:	bd80      	pop	{r7, pc}
 80100d6:	bf00      	nop
 80100d8:	20000d50 	.word	0x20000d50
 80100dc:	20000878 	.word	0x20000878

080100e0 <SUBGRF_SetTxContinuousWave>:

void SUBGRF_SetTxContinuousWave( void )
{
 80100e0:	b580      	push	{r7, lr}
 80100e2:	af00      	add	r7, sp, #0
    SUBGRF_WriteCommand( RADIO_SET_TXCONTINUOUSWAVE, 0, 0 );
 80100e4:	2300      	movs	r3, #0
 80100e6:	2200      	movs	r2, #0
 80100e8:	21d1      	movs	r1, #209	; 0xd1
 80100ea:	4802      	ldr	r0, [pc, #8]	; (80100f4 <SUBGRF_SetTxContinuousWave+0x14>)
 80100ec:	f7fb f9d8 	bl	800b4a0 <HAL_SUBGHZ_ExecSetCmd>
}
 80100f0:	bf00      	nop
 80100f2:	bd80      	pop	{r7, pc}
 80100f4:	20000d50 	.word	0x20000d50

080100f8 <SUBGRF_SetTxInfinitePreamble>:

void SUBGRF_SetTxInfinitePreamble( void )
{
 80100f8:	b580      	push	{r7, lr}
 80100fa:	af00      	add	r7, sp, #0
    SUBGRF_WriteCommand( RADIO_SET_TXCONTINUOUSPREAMBLE, 0, 0 );
 80100fc:	2300      	movs	r3, #0
 80100fe:	2200      	movs	r2, #0
 8010100:	21d2      	movs	r1, #210	; 0xd2
 8010102:	4802      	ldr	r0, [pc, #8]	; (801010c <SUBGRF_SetTxInfinitePreamble+0x14>)
 8010104:	f7fb f9cc 	bl	800b4a0 <HAL_SUBGHZ_ExecSetCmd>
}
 8010108:	bf00      	nop
 801010a:	bd80      	pop	{r7, pc}
 801010c:	20000d50 	.word	0x20000d50

08010110 <SUBGRF_SetStopRxTimerOnPreambleDetect>:

void SUBGRF_SetStopRxTimerOnPreambleDetect( bool enable )
{
 8010110:	b580      	push	{r7, lr}
 8010112:	b082      	sub	sp, #8
 8010114:	af00      	add	r7, sp, #0
 8010116:	4603      	mov	r3, r0
 8010118:	71fb      	strb	r3, [r7, #7]
    SUBGRF_WriteCommand( RADIO_SET_STOPRXTIMERONPREAMBLE, ( uint8_t* )&enable, 1 );
 801011a:	1dfa      	adds	r2, r7, #7
 801011c:	2301      	movs	r3, #1
 801011e:	219f      	movs	r1, #159	; 0x9f
 8010120:	4803      	ldr	r0, [pc, #12]	; (8010130 <SUBGRF_SetStopRxTimerOnPreambleDetect+0x20>)
 8010122:	f7fb f9bd 	bl	800b4a0 <HAL_SUBGHZ_ExecSetCmd>
}
 8010126:	bf00      	nop
 8010128:	3708      	adds	r7, #8
 801012a:	46bd      	mov	sp, r7
 801012c:	bd80      	pop	{r7, pc}
 801012e:	bf00      	nop
 8010130:	20000d50 	.word	0x20000d50

08010134 <SUBGRF_SetLoRaSymbNumTimeout>:

void SUBGRF_SetLoRaSymbNumTimeout( uint8_t symbNum )
{
 8010134:	b580      	push	{r7, lr}
 8010136:	b084      	sub	sp, #16
 8010138:	af00      	add	r7, sp, #0
 801013a:	4603      	mov	r3, r0
 801013c:	71fb      	strb	r3, [r7, #7]
    SUBGRF_WriteCommand( RADIO_SET_LORASYMBTIMEOUT, &symbNum, 1 );
 801013e:	1dfa      	adds	r2, r7, #7
 8010140:	2301      	movs	r3, #1
 8010142:	21a0      	movs	r1, #160	; 0xa0
 8010144:	4813      	ldr	r0, [pc, #76]	; (8010194 <SUBGRF_SetLoRaSymbNumTimeout+0x60>)
 8010146:	f7fb f9ab 	bl	800b4a0 <HAL_SUBGHZ_ExecSetCmd>

    if( symbNum >= 64 )
 801014a:	79fb      	ldrb	r3, [r7, #7]
 801014c:	2b3f      	cmp	r3, #63	; 0x3f
 801014e:	d91c      	bls.n	801018a <SUBGRF_SetLoRaSymbNumTimeout+0x56>
    {
        uint8_t mant = symbNum >> 1;
 8010150:	79fb      	ldrb	r3, [r7, #7]
 8010152:	085b      	lsrs	r3, r3, #1
 8010154:	73fb      	strb	r3, [r7, #15]
        uint8_t exp  = 0;
 8010156:	2300      	movs	r3, #0
 8010158:	73bb      	strb	r3, [r7, #14]
        uint8_t reg  = 0;
 801015a:	2300      	movs	r3, #0
 801015c:	737b      	strb	r3, [r7, #13]

        while( mant > 31 )
 801015e:	e005      	b.n	801016c <SUBGRF_SetLoRaSymbNumTimeout+0x38>
        {
            mant >>= 2;
 8010160:	7bfb      	ldrb	r3, [r7, #15]
 8010162:	089b      	lsrs	r3, r3, #2
 8010164:	73fb      	strb	r3, [r7, #15]
            exp++;
 8010166:	7bbb      	ldrb	r3, [r7, #14]
 8010168:	3301      	adds	r3, #1
 801016a:	73bb      	strb	r3, [r7, #14]
        while( mant > 31 )
 801016c:	7bfb      	ldrb	r3, [r7, #15]
 801016e:	2b1f      	cmp	r3, #31
 8010170:	d8f6      	bhi.n	8010160 <SUBGRF_SetLoRaSymbNumTimeout+0x2c>
        }

        reg = exp + ( mant << 3 );
 8010172:	7bfb      	ldrb	r3, [r7, #15]
 8010174:	00db      	lsls	r3, r3, #3
 8010176:	b2da      	uxtb	r2, r3
 8010178:	7bbb      	ldrb	r3, [r7, #14]
 801017a:	4413      	add	r3, r2
 801017c:	737b      	strb	r3, [r7, #13]
        SUBGRF_WriteRegister( REG_LR_SYNCH_TIMEOUT, reg );
 801017e:	7b7b      	ldrb	r3, [r7, #13]
 8010180:	4619      	mov	r1, r3
 8010182:	f240 7006 	movw	r0, #1798	; 0x706
 8010186:	f000 fc21 	bl	80109cc <SUBGRF_WriteRegister>
    }
}
 801018a:	bf00      	nop
 801018c:	3710      	adds	r7, #16
 801018e:	46bd      	mov	sp, r7
 8010190:	bd80      	pop	{r7, pc}
 8010192:	bf00      	nop
 8010194:	20000d50 	.word	0x20000d50

08010198 <SUBGRF_SetRegulatorMode>:

void SUBGRF_SetRegulatorMode( void )
{
 8010198:	b580      	push	{r7, lr}
 801019a:	b082      	sub	sp, #8
 801019c:	af00      	add	r7, sp, #0
    /* ST_WORKAROUND_BEGIN: Get RegulatorMode value from RBI */
    RadioRegulatorMode_t mode;

    if ( 1U == RBI_IsDCDC() )
 801019e:	f7f5 fc88 	bl	8005ab2 <RBI_IsDCDC>
 80101a2:	4603      	mov	r3, r0
 80101a4:	2b01      	cmp	r3, #1
 80101a6:	d102      	bne.n	80101ae <SUBGRF_SetRegulatorMode+0x16>
    {
        mode = USE_DCDC ;
 80101a8:	2301      	movs	r3, #1
 80101aa:	71fb      	strb	r3, [r7, #7]
 80101ac:	e001      	b.n	80101b2 <SUBGRF_SetRegulatorMode+0x1a>
    }
    else
    {
        mode = USE_LDO ;
 80101ae:	2300      	movs	r3, #0
 80101b0:	71fb      	strb	r3, [r7, #7]
    }
    /* ST_WORKAROUND_END */
    SUBGRF_WriteCommand( RADIO_SET_REGULATORMODE, ( uint8_t* )&mode, 1 );
 80101b2:	1dfa      	adds	r2, r7, #7
 80101b4:	2301      	movs	r3, #1
 80101b6:	2196      	movs	r1, #150	; 0x96
 80101b8:	4803      	ldr	r0, [pc, #12]	; (80101c8 <SUBGRF_SetRegulatorMode+0x30>)
 80101ba:	f7fb f971 	bl	800b4a0 <HAL_SUBGHZ_ExecSetCmd>
}
 80101be:	bf00      	nop
 80101c0:	3708      	adds	r7, #8
 80101c2:	46bd      	mov	sp, r7
 80101c4:	bd80      	pop	{r7, pc}
 80101c6:	bf00      	nop
 80101c8:	20000d50 	.word	0x20000d50

080101cc <SUBGRF_Calibrate>:

void SUBGRF_Calibrate( CalibrationParams_t calibParam )
{
 80101cc:	b580      	push	{r7, lr}
 80101ce:	b084      	sub	sp, #16
 80101d0:	af00      	add	r7, sp, #0
 80101d2:	7138      	strb	r0, [r7, #4]
    uint8_t value = ( ( ( uint8_t )calibParam.Fields.ImgEnable << 6 ) |
 80101d4:	793b      	ldrb	r3, [r7, #4]
 80101d6:	f3c3 1380 	ubfx	r3, r3, #6, #1
 80101da:	b2db      	uxtb	r3, r3
 80101dc:	019b      	lsls	r3, r3, #6
 80101de:	b25a      	sxtb	r2, r3
                      ( ( uint8_t )calibParam.Fields.ADCBulkPEnable << 5 ) |
 80101e0:	793b      	ldrb	r3, [r7, #4]
 80101e2:	f3c3 1340 	ubfx	r3, r3, #5, #1
 80101e6:	b2db      	uxtb	r3, r3
 80101e8:	015b      	lsls	r3, r3, #5
    uint8_t value = ( ( ( uint8_t )calibParam.Fields.ImgEnable << 6 ) |
 80101ea:	b25b      	sxtb	r3, r3
 80101ec:	4313      	orrs	r3, r2
 80101ee:	b25a      	sxtb	r2, r3
                      ( ( uint8_t )calibParam.Fields.ADCBulkNEnable << 4 ) |
 80101f0:	793b      	ldrb	r3, [r7, #4]
 80101f2:	f3c3 1300 	ubfx	r3, r3, #4, #1
 80101f6:	b2db      	uxtb	r3, r3
 80101f8:	011b      	lsls	r3, r3, #4
                      ( ( uint8_t )calibParam.Fields.ADCBulkPEnable << 5 ) |
 80101fa:	b25b      	sxtb	r3, r3
 80101fc:	4313      	orrs	r3, r2
 80101fe:	b25a      	sxtb	r2, r3
                      ( ( uint8_t )calibParam.Fields.ADCPulseEnable << 3 ) |
 8010200:	793b      	ldrb	r3, [r7, #4]
 8010202:	f3c3 03c0 	ubfx	r3, r3, #3, #1
 8010206:	b2db      	uxtb	r3, r3
 8010208:	00db      	lsls	r3, r3, #3
                      ( ( uint8_t )calibParam.Fields.ADCBulkNEnable << 4 ) |
 801020a:	b25b      	sxtb	r3, r3
 801020c:	4313      	orrs	r3, r2
 801020e:	b25a      	sxtb	r2, r3
                      ( ( uint8_t )calibParam.Fields.PLLEnable << 2 ) |
 8010210:	793b      	ldrb	r3, [r7, #4]
 8010212:	f3c3 0380 	ubfx	r3, r3, #2, #1
 8010216:	b2db      	uxtb	r3, r3
 8010218:	009b      	lsls	r3, r3, #2
                      ( ( uint8_t )calibParam.Fields.ADCPulseEnable << 3 ) |
 801021a:	b25b      	sxtb	r3, r3
 801021c:	4313      	orrs	r3, r2
 801021e:	b25a      	sxtb	r2, r3
                      ( ( uint8_t )calibParam.Fields.RC13MEnable << 1 ) |
 8010220:	793b      	ldrb	r3, [r7, #4]
 8010222:	f3c3 0340 	ubfx	r3, r3, #1, #1
 8010226:	b2db      	uxtb	r3, r3
 8010228:	005b      	lsls	r3, r3, #1
                      ( ( uint8_t )calibParam.Fields.PLLEnable << 2 ) |
 801022a:	b25b      	sxtb	r3, r3
 801022c:	4313      	orrs	r3, r2
 801022e:	b25a      	sxtb	r2, r3
                      ( ( uint8_t )calibParam.Fields.RC64KEnable ) );
 8010230:	793b      	ldrb	r3, [r7, #4]
 8010232:	f3c3 0300 	ubfx	r3, r3, #0, #1
 8010236:	b2db      	uxtb	r3, r3
 8010238:	b25b      	sxtb	r3, r3
                      ( ( uint8_t )calibParam.Fields.RC13MEnable << 1 ) |
 801023a:	4313      	orrs	r3, r2
 801023c:	b25b      	sxtb	r3, r3
 801023e:	b2db      	uxtb	r3, r3
    uint8_t value = ( ( ( uint8_t )calibParam.Fields.ImgEnable << 6 ) |
 8010240:	73fb      	strb	r3, [r7, #15]

    SUBGRF_WriteCommand( RADIO_CALIBRATE, &value, 1 );
 8010242:	f107 020f 	add.w	r2, r7, #15
 8010246:	2301      	movs	r3, #1
 8010248:	2189      	movs	r1, #137	; 0x89
 801024a:	4803      	ldr	r0, [pc, #12]	; (8010258 <SUBGRF_Calibrate+0x8c>)
 801024c:	f7fb f928 	bl	800b4a0 <HAL_SUBGHZ_ExecSetCmd>
}
 8010250:	bf00      	nop
 8010252:	3710      	adds	r7, #16
 8010254:	46bd      	mov	sp, r7
 8010256:	bd80      	pop	{r7, pc}
 8010258:	20000d50 	.word	0x20000d50

0801025c <SUBGRF_CalibrateImage>:

void SUBGRF_CalibrateImage( uint32_t freq )
{
 801025c:	b580      	push	{r7, lr}
 801025e:	b084      	sub	sp, #16
 8010260:	af00      	add	r7, sp, #0
 8010262:	6078      	str	r0, [r7, #4]
    uint8_t calFreq[2];

    if( freq > 900000000 )
 8010264:	687b      	ldr	r3, [r7, #4]
 8010266:	4a1b      	ldr	r2, [pc, #108]	; (80102d4 <SUBGRF_CalibrateImage+0x78>)
 8010268:	4293      	cmp	r3, r2
 801026a:	d904      	bls.n	8010276 <SUBGRF_CalibrateImage+0x1a>
    {
        calFreq[0] = 0xE1;
 801026c:	23e1      	movs	r3, #225	; 0xe1
 801026e:	733b      	strb	r3, [r7, #12]
        calFreq[1] = 0xE9;
 8010270:	23e9      	movs	r3, #233	; 0xe9
 8010272:	737b      	strb	r3, [r7, #13]
 8010274:	e022      	b.n	80102bc <SUBGRF_CalibrateImage+0x60>
    }
    else if( freq > 850000000 )
 8010276:	687b      	ldr	r3, [r7, #4]
 8010278:	4a17      	ldr	r2, [pc, #92]	; (80102d8 <SUBGRF_CalibrateImage+0x7c>)
 801027a:	4293      	cmp	r3, r2
 801027c:	d904      	bls.n	8010288 <SUBGRF_CalibrateImage+0x2c>
    {
        calFreq[0] = 0xD7;
 801027e:	23d7      	movs	r3, #215	; 0xd7
 8010280:	733b      	strb	r3, [r7, #12]
        calFreq[1] = 0xDB;
 8010282:	23db      	movs	r3, #219	; 0xdb
 8010284:	737b      	strb	r3, [r7, #13]
 8010286:	e019      	b.n	80102bc <SUBGRF_CalibrateImage+0x60>
    }
    else if( freq > 770000000 )
 8010288:	687b      	ldr	r3, [r7, #4]
 801028a:	4a14      	ldr	r2, [pc, #80]	; (80102dc <SUBGRF_CalibrateImage+0x80>)
 801028c:	4293      	cmp	r3, r2
 801028e:	d904      	bls.n	801029a <SUBGRF_CalibrateImage+0x3e>
    {
        calFreq[0] = 0xC1;
 8010290:	23c1      	movs	r3, #193	; 0xc1
 8010292:	733b      	strb	r3, [r7, #12]
        calFreq[1] = 0xC5;
 8010294:	23c5      	movs	r3, #197	; 0xc5
 8010296:	737b      	strb	r3, [r7, #13]
 8010298:	e010      	b.n	80102bc <SUBGRF_CalibrateImage+0x60>
    }
    else if( freq > 460000000 )
 801029a:	687b      	ldr	r3, [r7, #4]
 801029c:	4a10      	ldr	r2, [pc, #64]	; (80102e0 <SUBGRF_CalibrateImage+0x84>)
 801029e:	4293      	cmp	r3, r2
 80102a0:	d904      	bls.n	80102ac <SUBGRF_CalibrateImage+0x50>
    {
        calFreq[0] = 0x75;
 80102a2:	2375      	movs	r3, #117	; 0x75
 80102a4:	733b      	strb	r3, [r7, #12]
        calFreq[1] = 0x81;
 80102a6:	2381      	movs	r3, #129	; 0x81
 80102a8:	737b      	strb	r3, [r7, #13]
 80102aa:	e007      	b.n	80102bc <SUBGRF_CalibrateImage+0x60>
    }
    else if( freq > 425000000 )
 80102ac:	687b      	ldr	r3, [r7, #4]
 80102ae:	4a0d      	ldr	r2, [pc, #52]	; (80102e4 <SUBGRF_CalibrateImage+0x88>)
 80102b0:	4293      	cmp	r3, r2
 80102b2:	d903      	bls.n	80102bc <SUBGRF_CalibrateImage+0x60>
    {
        calFreq[0] = 0x6B;
 80102b4:	236b      	movs	r3, #107	; 0x6b
 80102b6:	733b      	strb	r3, [r7, #12]
        calFreq[1] = 0x6F;
 80102b8:	236f      	movs	r3, #111	; 0x6f
 80102ba:	737b      	strb	r3, [r7, #13]
    }
    SUBGRF_WriteCommand( RADIO_CALIBRATEIMAGE, calFreq, 2 );
 80102bc:	f107 020c 	add.w	r2, r7, #12
 80102c0:	2302      	movs	r3, #2
 80102c2:	2198      	movs	r1, #152	; 0x98
 80102c4:	4808      	ldr	r0, [pc, #32]	; (80102e8 <SUBGRF_CalibrateImage+0x8c>)
 80102c6:	f7fb f8eb 	bl	800b4a0 <HAL_SUBGHZ_ExecSetCmd>
}
 80102ca:	bf00      	nop
 80102cc:	3710      	adds	r7, #16
 80102ce:	46bd      	mov	sp, r7
 80102d0:	bd80      	pop	{r7, pc}
 80102d2:	bf00      	nop
 80102d4:	35a4e900 	.word	0x35a4e900
 80102d8:	32a9f880 	.word	0x32a9f880
 80102dc:	2de54480 	.word	0x2de54480
 80102e0:	1b6b0b00 	.word	0x1b6b0b00
 80102e4:	1954fc40 	.word	0x1954fc40
 80102e8:	20000d50 	.word	0x20000d50

080102ec <SUBGRF_SetPaConfig>:

void SUBGRF_SetPaConfig( uint8_t paDutyCycle, uint8_t hpMax, uint8_t deviceSel, uint8_t paLut )
{
 80102ec:	b590      	push	{r4, r7, lr}
 80102ee:	b085      	sub	sp, #20
 80102f0:	af00      	add	r7, sp, #0
 80102f2:	4604      	mov	r4, r0
 80102f4:	4608      	mov	r0, r1
 80102f6:	4611      	mov	r1, r2
 80102f8:	461a      	mov	r2, r3
 80102fa:	4623      	mov	r3, r4
 80102fc:	71fb      	strb	r3, [r7, #7]
 80102fe:	4603      	mov	r3, r0
 8010300:	71bb      	strb	r3, [r7, #6]
 8010302:	460b      	mov	r3, r1
 8010304:	717b      	strb	r3, [r7, #5]
 8010306:	4613      	mov	r3, r2
 8010308:	713b      	strb	r3, [r7, #4]
    uint8_t buf[4];

    buf[0] = paDutyCycle;
 801030a:	79fb      	ldrb	r3, [r7, #7]
 801030c:	733b      	strb	r3, [r7, #12]
    buf[1] = hpMax;
 801030e:	79bb      	ldrb	r3, [r7, #6]
 8010310:	737b      	strb	r3, [r7, #13]
    buf[2] = deviceSel;
 8010312:	797b      	ldrb	r3, [r7, #5]
 8010314:	73bb      	strb	r3, [r7, #14]
    buf[3] = paLut;
 8010316:	793b      	ldrb	r3, [r7, #4]
 8010318:	73fb      	strb	r3, [r7, #15]
    SUBGRF_WriteCommand( RADIO_SET_PACONFIG, buf, 4 );
 801031a:	f107 020c 	add.w	r2, r7, #12
 801031e:	2304      	movs	r3, #4
 8010320:	2195      	movs	r1, #149	; 0x95
 8010322:	4803      	ldr	r0, [pc, #12]	; (8010330 <SUBGRF_SetPaConfig+0x44>)
 8010324:	f7fb f8bc 	bl	800b4a0 <HAL_SUBGHZ_ExecSetCmd>
}
 8010328:	bf00      	nop
 801032a:	3714      	adds	r7, #20
 801032c:	46bd      	mov	sp, r7
 801032e:	bd90      	pop	{r4, r7, pc}
 8010330:	20000d50 	.word	0x20000d50

08010334 <SUBGRF_SetDioIrqParams>:
{
    SUBGRF_WriteCommand( RADIO_SET_TXFALLBACKMODE, &fallbackMode, 1 );
}

void SUBGRF_SetDioIrqParams( uint16_t irqMask, uint16_t dio1Mask, uint16_t dio2Mask, uint16_t dio3Mask )
{
 8010334:	b590      	push	{r4, r7, lr}
 8010336:	b085      	sub	sp, #20
 8010338:	af00      	add	r7, sp, #0
 801033a:	4604      	mov	r4, r0
 801033c:	4608      	mov	r0, r1
 801033e:	4611      	mov	r1, r2
 8010340:	461a      	mov	r2, r3
 8010342:	4623      	mov	r3, r4
 8010344:	80fb      	strh	r3, [r7, #6]
 8010346:	4603      	mov	r3, r0
 8010348:	80bb      	strh	r3, [r7, #4]
 801034a:	460b      	mov	r3, r1
 801034c:	807b      	strh	r3, [r7, #2]
 801034e:	4613      	mov	r3, r2
 8010350:	803b      	strh	r3, [r7, #0]
    uint8_t buf[8];

    buf[0] = ( uint8_t )( ( irqMask >> 8 ) & 0x00FF );
 8010352:	88fb      	ldrh	r3, [r7, #6]
 8010354:	0a1b      	lsrs	r3, r3, #8
 8010356:	b29b      	uxth	r3, r3
 8010358:	b2db      	uxtb	r3, r3
 801035a:	723b      	strb	r3, [r7, #8]
    buf[1] = ( uint8_t )( irqMask & 0x00FF );
 801035c:	88fb      	ldrh	r3, [r7, #6]
 801035e:	b2db      	uxtb	r3, r3
 8010360:	727b      	strb	r3, [r7, #9]
    buf[2] = ( uint8_t )( ( dio1Mask >> 8 ) & 0x00FF );
 8010362:	88bb      	ldrh	r3, [r7, #4]
 8010364:	0a1b      	lsrs	r3, r3, #8
 8010366:	b29b      	uxth	r3, r3
 8010368:	b2db      	uxtb	r3, r3
 801036a:	72bb      	strb	r3, [r7, #10]
    buf[3] = ( uint8_t )( dio1Mask & 0x00FF );
 801036c:	88bb      	ldrh	r3, [r7, #4]
 801036e:	b2db      	uxtb	r3, r3
 8010370:	72fb      	strb	r3, [r7, #11]
    buf[4] = ( uint8_t )( ( dio2Mask >> 8 ) & 0x00FF );
 8010372:	887b      	ldrh	r3, [r7, #2]
 8010374:	0a1b      	lsrs	r3, r3, #8
 8010376:	b29b      	uxth	r3, r3
 8010378:	b2db      	uxtb	r3, r3
 801037a:	733b      	strb	r3, [r7, #12]
    buf[5] = ( uint8_t )( dio2Mask & 0x00FF );
 801037c:	887b      	ldrh	r3, [r7, #2]
 801037e:	b2db      	uxtb	r3, r3
 8010380:	737b      	strb	r3, [r7, #13]
    buf[6] = ( uint8_t )( ( dio3Mask >> 8 ) & 0x00FF );
 8010382:	883b      	ldrh	r3, [r7, #0]
 8010384:	0a1b      	lsrs	r3, r3, #8
 8010386:	b29b      	uxth	r3, r3
 8010388:	b2db      	uxtb	r3, r3
 801038a:	73bb      	strb	r3, [r7, #14]
    buf[7] = ( uint8_t )( dio3Mask & 0x00FF );
 801038c:	883b      	ldrh	r3, [r7, #0]
 801038e:	b2db      	uxtb	r3, r3
 8010390:	73fb      	strb	r3, [r7, #15]
    SUBGRF_WriteCommand( RADIO_CFG_DIOIRQ, buf, 8 );
 8010392:	f107 0208 	add.w	r2, r7, #8
 8010396:	2308      	movs	r3, #8
 8010398:	2108      	movs	r1, #8
 801039a:	4803      	ldr	r0, [pc, #12]	; (80103a8 <SUBGRF_SetDioIrqParams+0x74>)
 801039c:	f7fb f880 	bl	800b4a0 <HAL_SUBGHZ_ExecSetCmd>
}
 80103a0:	bf00      	nop
 80103a2:	3714      	adds	r7, #20
 80103a4:	46bd      	mov	sp, r7
 80103a6:	bd90      	pop	{r4, r7, pc}
 80103a8:	20000d50 	.word	0x20000d50

080103ac <SUBGRF_SetTcxoMode>:
    SUBGRF_ReadCommand( RADIO_GET_IRQSTATUS, irqStatus, 2 );
    return ( irqStatus[0] << 8 ) | irqStatus[1];
}

void SUBGRF_SetTcxoMode (RadioTcxoCtrlVoltage_t tcxoVoltage, uint32_t timeout )
{
 80103ac:	b580      	push	{r7, lr}
 80103ae:	b084      	sub	sp, #16
 80103b0:	af00      	add	r7, sp, #0
 80103b2:	4603      	mov	r3, r0
 80103b4:	6039      	str	r1, [r7, #0]
 80103b6:	71fb      	strb	r3, [r7, #7]
    uint8_t buf[4];

    buf[0] = tcxoVoltage & 0x07;
 80103b8:	79fb      	ldrb	r3, [r7, #7]
 80103ba:	f003 0307 	and.w	r3, r3, #7
 80103be:	b2db      	uxtb	r3, r3
 80103c0:	733b      	strb	r3, [r7, #12]
    buf[1] = ( uint8_t )( ( timeout >> 16 ) & 0xFF );
 80103c2:	683b      	ldr	r3, [r7, #0]
 80103c4:	0c1b      	lsrs	r3, r3, #16
 80103c6:	b2db      	uxtb	r3, r3
 80103c8:	737b      	strb	r3, [r7, #13]
    buf[2] = ( uint8_t )( ( timeout >> 8 ) & 0xFF );
 80103ca:	683b      	ldr	r3, [r7, #0]
 80103cc:	0a1b      	lsrs	r3, r3, #8
 80103ce:	b2db      	uxtb	r3, r3
 80103d0:	73bb      	strb	r3, [r7, #14]
    buf[3] = ( uint8_t )( timeout & 0xFF );
 80103d2:	683b      	ldr	r3, [r7, #0]
 80103d4:	b2db      	uxtb	r3, r3
 80103d6:	73fb      	strb	r3, [r7, #15]

    SUBGRF_WriteCommand( RADIO_SET_TCXOMODE, buf, 4 );
 80103d8:	f107 020c 	add.w	r2, r7, #12
 80103dc:	2304      	movs	r3, #4
 80103de:	2197      	movs	r1, #151	; 0x97
 80103e0:	4803      	ldr	r0, [pc, #12]	; (80103f0 <SUBGRF_SetTcxoMode+0x44>)
 80103e2:	f7fb f85d 	bl	800b4a0 <HAL_SUBGHZ_ExecSetCmd>
}
 80103e6:	bf00      	nop
 80103e8:	3710      	adds	r7, #16
 80103ea:	46bd      	mov	sp, r7
 80103ec:	bd80      	pop	{r7, pc}
 80103ee:	bf00      	nop
 80103f0:	20000d50 	.word	0x20000d50

080103f4 <SUBGRF_SetRfFrequency>:

void SUBGRF_SetRfFrequency( uint32_t frequency )
{
 80103f4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80103f6:	b085      	sub	sp, #20
 80103f8:	af00      	add	r7, sp, #0
 80103fa:	6078      	str	r0, [r7, #4]
    uint8_t buf[4];
    uint32_t chan = 0;
 80103fc:	2300      	movs	r3, #0
 80103fe:	60fb      	str	r3, [r7, #12]

    frequency+= RF_FREQUENCY_ERROR;

    if( ImageCalibrated == false )
 8010400:	4b1a      	ldr	r3, [pc, #104]	; (801046c <SUBGRF_SetRfFrequency+0x78>)
 8010402:	781b      	ldrb	r3, [r3, #0]
 8010404:	f083 0301 	eor.w	r3, r3, #1
 8010408:	b2db      	uxtb	r3, r3
 801040a:	2b00      	cmp	r3, #0
 801040c:	d005      	beq.n	801041a <SUBGRF_SetRfFrequency+0x26>
    {
        SUBGRF_CalibrateImage( frequency );
 801040e:	6878      	ldr	r0, [r7, #4]
 8010410:	f7ff ff24 	bl	801025c <SUBGRF_CalibrateImage>
        ImageCalibrated = true;
 8010414:	4b15      	ldr	r3, [pc, #84]	; (801046c <SUBGRF_SetRfFrequency+0x78>)
 8010416:	2201      	movs	r2, #1
 8010418:	701a      	strb	r2, [r3, #0]
    }
    /* ST_WORKAROUND_BEGIN: Simplified frequency calculation */
    SX_FREQ_TO_CHANNEL(chan, frequency);   
 801041a:	687b      	ldr	r3, [r7, #4]
 801041c:	f04f 0400 	mov.w	r4, #0
 8010420:	09de      	lsrs	r6, r3, #7
 8010422:	065d      	lsls	r5, r3, #25
 8010424:	4a12      	ldr	r2, [pc, #72]	; (8010470 <SUBGRF_SetRfFrequency+0x7c>)
 8010426:	f04f 0300 	mov.w	r3, #0
 801042a:	4628      	mov	r0, r5
 801042c:	4631      	mov	r1, r6
 801042e:	f7f1 fd71 	bl	8001f14 <__aeabi_uldivmod>
 8010432:	4603      	mov	r3, r0
 8010434:	460c      	mov	r4, r1
 8010436:	60fb      	str	r3, [r7, #12]
    /* ST_WORKAROUND_END */
    buf[0] = ( uint8_t )( ( chan >> 24 ) & 0xFF );
 8010438:	68fb      	ldr	r3, [r7, #12]
 801043a:	0e1b      	lsrs	r3, r3, #24
 801043c:	b2db      	uxtb	r3, r3
 801043e:	723b      	strb	r3, [r7, #8]
    buf[1] = ( uint8_t )( ( chan >> 16 ) & 0xFF );
 8010440:	68fb      	ldr	r3, [r7, #12]
 8010442:	0c1b      	lsrs	r3, r3, #16
 8010444:	b2db      	uxtb	r3, r3
 8010446:	727b      	strb	r3, [r7, #9]
    buf[2] = ( uint8_t )( ( chan >> 8 ) & 0xFF );
 8010448:	68fb      	ldr	r3, [r7, #12]
 801044a:	0a1b      	lsrs	r3, r3, #8
 801044c:	b2db      	uxtb	r3, r3
 801044e:	72bb      	strb	r3, [r7, #10]
    buf[3] = ( uint8_t )( chan & 0xFF );
 8010450:	68fb      	ldr	r3, [r7, #12]
 8010452:	b2db      	uxtb	r3, r3
 8010454:	72fb      	strb	r3, [r7, #11]
    SUBGRF_WriteCommand( RADIO_SET_RFFREQUENCY, buf, 4 );
 8010456:	f107 0208 	add.w	r2, r7, #8
 801045a:	2304      	movs	r3, #4
 801045c:	2186      	movs	r1, #134	; 0x86
 801045e:	4805      	ldr	r0, [pc, #20]	; (8010474 <SUBGRF_SetRfFrequency+0x80>)
 8010460:	f7fb f81e 	bl	800b4a0 <HAL_SUBGHZ_ExecSetCmd>
}
 8010464:	bf00      	nop
 8010466:	3714      	adds	r7, #20
 8010468:	46bd      	mov	sp, r7
 801046a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 801046c:	20000880 	.word	0x20000880
 8010470:	01e84800 	.word	0x01e84800
 8010474:	20000d50 	.word	0x20000d50

08010478 <SUBGRF_SetPacketType>:

void SUBGRF_SetPacketType( RadioPacketTypes_t packetType )
{
 8010478:	b580      	push	{r7, lr}
 801047a:	b082      	sub	sp, #8
 801047c:	af00      	add	r7, sp, #0
 801047e:	4603      	mov	r3, r0
 8010480:	71fb      	strb	r3, [r7, #7]
    // Save packet type internally to avoid questioning the radio
    PacketType = packetType;
 8010482:	79fa      	ldrb	r2, [r7, #7]
 8010484:	4b09      	ldr	r3, [pc, #36]	; (80104ac <SUBGRF_SetPacketType+0x34>)
 8010486:	701a      	strb	r2, [r3, #0]

    if( packetType == PACKET_TYPE_GFSK )
 8010488:	79fb      	ldrb	r3, [r7, #7]
 801048a:	2b00      	cmp	r3, #0
 801048c:	d104      	bne.n	8010498 <SUBGRF_SetPacketType+0x20>
    {
        SUBGRF_WriteRegister( REG_BIT_SYNC, 0x00 );
 801048e:	2100      	movs	r1, #0
 8010490:	f240 60ac 	movw	r0, #1708	; 0x6ac
 8010494:	f000 fa9a 	bl	80109cc <SUBGRF_WriteRegister>
    }
    SUBGRF_WriteCommand( RADIO_SET_PACKETTYPE, ( uint8_t* )&packetType, 1 );
 8010498:	1dfa      	adds	r2, r7, #7
 801049a:	2301      	movs	r3, #1
 801049c:	218a      	movs	r1, #138	; 0x8a
 801049e:	4804      	ldr	r0, [pc, #16]	; (80104b0 <SUBGRF_SetPacketType+0x38>)
 80104a0:	f7fa fffe 	bl	800b4a0 <HAL_SUBGHZ_ExecSetCmd>
}
 80104a4:	bf00      	nop
 80104a6:	3708      	adds	r7, #8
 80104a8:	46bd      	mov	sp, r7
 80104aa:	bd80      	pop	{r7, pc}
 80104ac:	20000879 	.word	0x20000879
 80104b0:	20000d50 	.word	0x20000d50

080104b4 <SUBGRF_GetPacketType>:

RadioPacketTypes_t SUBGRF_GetPacketType( void )
{
 80104b4:	b480      	push	{r7}
 80104b6:	af00      	add	r7, sp, #0
    return PacketType;
 80104b8:	4b02      	ldr	r3, [pc, #8]	; (80104c4 <SUBGRF_GetPacketType+0x10>)
 80104ba:	781b      	ldrb	r3, [r3, #0]
}
 80104bc:	4618      	mov	r0, r3
 80104be:	46bd      	mov	sp, r7
 80104c0:	bc80      	pop	{r7}
 80104c2:	4770      	bx	lr
 80104c4:	20000879 	.word	0x20000879

080104c8 <SUBGRF_SetTxParams>:

void SUBGRF_SetTxParams( uint8_t paSelect, int8_t power, RadioRampTimes_t rampTime ) 
{
 80104c8:	b580      	push	{r7, lr}
 80104ca:	b084      	sub	sp, #16
 80104cc:	af00      	add	r7, sp, #0
 80104ce:	4603      	mov	r3, r0
 80104d0:	71fb      	strb	r3, [r7, #7]
 80104d2:	460b      	mov	r3, r1
 80104d4:	71bb      	strb	r3, [r7, #6]
 80104d6:	4613      	mov	r3, r2
 80104d8:	717b      	strb	r3, [r7, #5]
    uint8_t buf[2];

    if( paSelect == RFO_LP )
 80104da:	79fb      	ldrb	r3, [r7, #7]
 80104dc:	2b01      	cmp	r3, #1
 80104de:	d124      	bne.n	801052a <SUBGRF_SetTxParams+0x62>
    {
        if( power == 15 )
 80104e0:	f997 3006 	ldrsb.w	r3, [r7, #6]
 80104e4:	2b0f      	cmp	r3, #15
 80104e6:	d106      	bne.n	80104f6 <SUBGRF_SetTxParams+0x2e>
        {
            SUBGRF_SetPaConfig( 0x06, 0x00, 0x01, 0x01 );
 80104e8:	2301      	movs	r3, #1
 80104ea:	2201      	movs	r2, #1
 80104ec:	2100      	movs	r1, #0
 80104ee:	2006      	movs	r0, #6
 80104f0:	f7ff fefc 	bl	80102ec <SUBGRF_SetPaConfig>
 80104f4:	e005      	b.n	8010502 <SUBGRF_SetTxParams+0x3a>
        }
        else
        {
            SUBGRF_SetPaConfig( 0x04, 0x00, 0x01, 0x01 );
 80104f6:	2301      	movs	r3, #1
 80104f8:	2201      	movs	r2, #1
 80104fa:	2100      	movs	r1, #0
 80104fc:	2004      	movs	r0, #4
 80104fe:	f7ff fef5 	bl	80102ec <SUBGRF_SetPaConfig>
        }
        if( power >= 14 )
 8010502:	f997 3006 	ldrsb.w	r3, [r7, #6]
 8010506:	2b0d      	cmp	r3, #13
 8010508:	dd02      	ble.n	8010510 <SUBGRF_SetTxParams+0x48>
        {
            power = 14;
 801050a:	230e      	movs	r3, #14
 801050c:	71bb      	strb	r3, [r7, #6]
 801050e:	e006      	b.n	801051e <SUBGRF_SetTxParams+0x56>
        }
        else if( power < -17 )
 8010510:	f997 3006 	ldrsb.w	r3, [r7, #6]
 8010514:	f113 0f11 	cmn.w	r3, #17
 8010518:	da01      	bge.n	801051e <SUBGRF_SetTxParams+0x56>
        {
            power = -17;
 801051a:	23ef      	movs	r3, #239	; 0xef
 801051c:	71bb      	strb	r3, [r7, #6]
        }
        SUBGRF_WriteRegister( REG_OCP, 0x18 ); // current max is 80 mA for the whole device
 801051e:	2118      	movs	r1, #24
 8010520:	f640 00e7 	movw	r0, #2279	; 0x8e7
 8010524:	f000 fa52 	bl	80109cc <SUBGRF_WriteRegister>
 8010528:	e025      	b.n	8010576 <SUBGRF_SetTxParams+0xae>
    }
    else // rfo_hp
    {
        // WORKAROUND - Better Resistance of the SX1262 Tx to Antenna Mismatch, see DS_SX1261-2_V1.2 datasheet chapter 15.2
        // RegTxClampConfig = @address 0x08D8
        SUBGRF_WriteRegister( REG_TX_CLAMP, SUBGRF_ReadRegister( REG_TX_CLAMP ) | ( 0x0F << 1 ) );
 801052a:	f640 00d8 	movw	r0, #2264	; 0x8d8
 801052e:	f000 fa61 	bl	80109f4 <SUBGRF_ReadRegister>
 8010532:	4603      	mov	r3, r0
 8010534:	f043 031e 	orr.w	r3, r3, #30
 8010538:	b2db      	uxtb	r3, r3
 801053a:	4619      	mov	r1, r3
 801053c:	f640 00d8 	movw	r0, #2264	; 0x8d8
 8010540:	f000 fa44 	bl	80109cc <SUBGRF_WriteRegister>
        // WORKAROUND END

        SUBGRF_SetPaConfig( 0x04, 0x07, 0x00, 0x01 );
 8010544:	2301      	movs	r3, #1
 8010546:	2200      	movs	r2, #0
 8010548:	2107      	movs	r1, #7
 801054a:	2004      	movs	r0, #4
 801054c:	f7ff fece 	bl	80102ec <SUBGRF_SetPaConfig>
        if( power > 22 )
 8010550:	f997 3006 	ldrsb.w	r3, [r7, #6]
 8010554:	2b16      	cmp	r3, #22
 8010556:	dd02      	ble.n	801055e <SUBGRF_SetTxParams+0x96>
        {
            power = 22;
 8010558:	2316      	movs	r3, #22
 801055a:	71bb      	strb	r3, [r7, #6]
 801055c:	e006      	b.n	801056c <SUBGRF_SetTxParams+0xa4>
        }
        else if( power < -9 )
 801055e:	f997 3006 	ldrsb.w	r3, [r7, #6]
 8010562:	f113 0f09 	cmn.w	r3, #9
 8010566:	da01      	bge.n	801056c <SUBGRF_SetTxParams+0xa4>
        {
            power = -9;
 8010568:	23f7      	movs	r3, #247	; 0xf7
 801056a:	71bb      	strb	r3, [r7, #6]
        }
        SUBGRF_WriteRegister( REG_OCP, 0x38 ); // current max 160mA for the whole device
 801056c:	2138      	movs	r1, #56	; 0x38
 801056e:	f640 00e7 	movw	r0, #2279	; 0x8e7
 8010572:	f000 fa2b 	bl	80109cc <SUBGRF_WriteRegister>
    }
    buf[0] = power;
 8010576:	79bb      	ldrb	r3, [r7, #6]
 8010578:	733b      	strb	r3, [r7, #12]
    buf[1] = ( uint8_t )rampTime;
 801057a:	797b      	ldrb	r3, [r7, #5]
 801057c:	737b      	strb	r3, [r7, #13]
    SUBGRF_WriteCommand( RADIO_SET_TXPARAMS, buf, 2 );
 801057e:	f107 020c 	add.w	r2, r7, #12
 8010582:	2302      	movs	r3, #2
 8010584:	218e      	movs	r1, #142	; 0x8e
 8010586:	4803      	ldr	r0, [pc, #12]	; (8010594 <SUBGRF_SetTxParams+0xcc>)
 8010588:	f7fa ff8a 	bl	800b4a0 <HAL_SUBGHZ_ExecSetCmd>
}
 801058c:	bf00      	nop
 801058e:	3710      	adds	r7, #16
 8010590:	46bd      	mov	sp, r7
 8010592:	bd80      	pop	{r7, pc}
 8010594:	20000d50 	.word	0x20000d50

08010598 <SUBGRF_SetModulationParams>:

void SUBGRF_SetModulationParams( ModulationParams_t *modulationParams )
{
 8010598:	b5f0      	push	{r4, r5, r6, r7, lr}
 801059a:	b087      	sub	sp, #28
 801059c:	af00      	add	r7, sp, #0
 801059e:	6078      	str	r0, [r7, #4]
    uint8_t n;
    uint32_t tempVal = 0;
 80105a0:	2300      	movs	r3, #0
 80105a2:	617b      	str	r3, [r7, #20]
    uint8_t buf[8] = { 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00 };
 80105a4:	f107 0308 	add.w	r3, r7, #8
 80105a8:	2200      	movs	r2, #0
 80105aa:	601a      	str	r2, [r3, #0]
 80105ac:	605a      	str	r2, [r3, #4]

    // Check if required configuration corresponds to the stored packet type
    // If not, silently update radio packet type
    if( PacketType != modulationParams->PacketType )
 80105ae:	687b      	ldr	r3, [r7, #4]
 80105b0:	781a      	ldrb	r2, [r3, #0]
 80105b2:	4b59      	ldr	r3, [pc, #356]	; (8010718 <SUBGRF_SetModulationParams+0x180>)
 80105b4:	781b      	ldrb	r3, [r3, #0]
 80105b6:	429a      	cmp	r2, r3
 80105b8:	d004      	beq.n	80105c4 <SUBGRF_SetModulationParams+0x2c>
    {
        SUBGRF_SetPacketType( modulationParams->PacketType );
 80105ba:	687b      	ldr	r3, [r7, #4]
 80105bc:	781b      	ldrb	r3, [r3, #0]
 80105be:	4618      	mov	r0, r3
 80105c0:	f7ff ff5a 	bl	8010478 <SUBGRF_SetPacketType>
    }

    switch( modulationParams->PacketType )
 80105c4:	687b      	ldr	r3, [r7, #4]
 80105c6:	781b      	ldrb	r3, [r3, #0]
 80105c8:	2b03      	cmp	r3, #3
 80105ca:	f200 80a0 	bhi.w	801070e <SUBGRF_SetModulationParams+0x176>
 80105ce:	a201      	add	r2, pc, #4	; (adr r2, 80105d4 <SUBGRF_SetModulationParams+0x3c>)
 80105d0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80105d4:	080105e5 	.word	0x080105e5
 80105d8:	0801069d 	.word	0x0801069d
 80105dc:	0801065f 	.word	0x0801065f
 80105e0:	080106cb 	.word	0x080106cb
    {
    case PACKET_TYPE_GFSK:
        n = 8;
 80105e4:	2308      	movs	r3, #8
 80105e6:	74fb      	strb	r3, [r7, #19]
        tempVal = ( uint32_t )(( 32 * XTAL_FREQ ) / modulationParams->Params.Gfsk.BitRate );
 80105e8:	687b      	ldr	r3, [r7, #4]
 80105ea:	685b      	ldr	r3, [r3, #4]
 80105ec:	4a4b      	ldr	r2, [pc, #300]	; (801071c <SUBGRF_SetModulationParams+0x184>)
 80105ee:	fbb2 f3f3 	udiv	r3, r2, r3
 80105f2:	617b      	str	r3, [r7, #20]
        buf[0] = ( tempVal >> 16 ) & 0xFF;
 80105f4:	697b      	ldr	r3, [r7, #20]
 80105f6:	0c1b      	lsrs	r3, r3, #16
 80105f8:	b2db      	uxtb	r3, r3
 80105fa:	723b      	strb	r3, [r7, #8]
        buf[1] = ( tempVal >> 8 ) & 0xFF;
 80105fc:	697b      	ldr	r3, [r7, #20]
 80105fe:	0a1b      	lsrs	r3, r3, #8
 8010600:	b2db      	uxtb	r3, r3
 8010602:	727b      	strb	r3, [r7, #9]
        buf[2] = tempVal & 0xFF;
 8010604:	697b      	ldr	r3, [r7, #20]
 8010606:	b2db      	uxtb	r3, r3
 8010608:	72bb      	strb	r3, [r7, #10]
        buf[3] = modulationParams->Params.Gfsk.ModulationShaping;
 801060a:	687b      	ldr	r3, [r7, #4]
 801060c:	7b1b      	ldrb	r3, [r3, #12]
 801060e:	72fb      	strb	r3, [r7, #11]
        buf[4] = modulationParams->Params.Gfsk.Bandwidth;
 8010610:	687b      	ldr	r3, [r7, #4]
 8010612:	7b5b      	ldrb	r3, [r3, #13]
 8010614:	733b      	strb	r3, [r7, #12]
        /* ST_WORKAROUND_BEGIN: Simplified frequency calculation */
        SX_FREQ_TO_CHANNEL(tempVal, modulationParams->Params.Gfsk.Fdev);
 8010616:	687b      	ldr	r3, [r7, #4]
 8010618:	689b      	ldr	r3, [r3, #8]
 801061a:	f04f 0400 	mov.w	r4, #0
 801061e:	09de      	lsrs	r6, r3, #7
 8010620:	065d      	lsls	r5, r3, #25
 8010622:	4a3f      	ldr	r2, [pc, #252]	; (8010720 <SUBGRF_SetModulationParams+0x188>)
 8010624:	f04f 0300 	mov.w	r3, #0
 8010628:	4628      	mov	r0, r5
 801062a:	4631      	mov	r1, r6
 801062c:	f7f1 fc72 	bl	8001f14 <__aeabi_uldivmod>
 8010630:	4603      	mov	r3, r0
 8010632:	460c      	mov	r4, r1
 8010634:	617b      	str	r3, [r7, #20]
        /* ST_WORKAROUND_END */
        buf[5] = ( tempVal >> 16 ) & 0xFF;
 8010636:	697b      	ldr	r3, [r7, #20]
 8010638:	0c1b      	lsrs	r3, r3, #16
 801063a:	b2db      	uxtb	r3, r3
 801063c:	737b      	strb	r3, [r7, #13]
        buf[6] = ( tempVal >> 8 ) & 0xFF;
 801063e:	697b      	ldr	r3, [r7, #20]
 8010640:	0a1b      	lsrs	r3, r3, #8
 8010642:	b2db      	uxtb	r3, r3
 8010644:	73bb      	strb	r3, [r7, #14]
        buf[7] = ( tempVal& 0xFF );
 8010646:	697b      	ldr	r3, [r7, #20]
 8010648:	b2db      	uxtb	r3, r3
 801064a:	73fb      	strb	r3, [r7, #15]
        SUBGRF_WriteCommand( RADIO_SET_MODULATIONPARAMS, buf, n );
 801064c:	7cfb      	ldrb	r3, [r7, #19]
 801064e:	b29b      	uxth	r3, r3
 8010650:	f107 0208 	add.w	r2, r7, #8
 8010654:	218b      	movs	r1, #139	; 0x8b
 8010656:	4833      	ldr	r0, [pc, #204]	; (8010724 <SUBGRF_SetModulationParams+0x18c>)
 8010658:	f7fa ff22 	bl	800b4a0 <HAL_SUBGHZ_ExecSetCmd>
        break;
 801065c:	e058      	b.n	8010710 <SUBGRF_SetModulationParams+0x178>
    case PACKET_TYPE_BPSK:
        n = 4;
 801065e:	2304      	movs	r3, #4
 8010660:	74fb      	strb	r3, [r7, #19]
        tempVal = ( uint32_t ) (( 32 * XTAL_FREQ) / modulationParams->Params.Bpsk.BitRate );
 8010662:	687b      	ldr	r3, [r7, #4]
 8010664:	691b      	ldr	r3, [r3, #16]
 8010666:	4a2d      	ldr	r2, [pc, #180]	; (801071c <SUBGRF_SetModulationParams+0x184>)
 8010668:	fbb2 f3f3 	udiv	r3, r2, r3
 801066c:	617b      	str	r3, [r7, #20]
        buf[0] = ( tempVal >> 16 ) & 0xFF;
 801066e:	697b      	ldr	r3, [r7, #20]
 8010670:	0c1b      	lsrs	r3, r3, #16
 8010672:	b2db      	uxtb	r3, r3
 8010674:	723b      	strb	r3, [r7, #8]
        buf[1] = ( tempVal >> 8 ) & 0xFF;
 8010676:	697b      	ldr	r3, [r7, #20]
 8010678:	0a1b      	lsrs	r3, r3, #8
 801067a:	b2db      	uxtb	r3, r3
 801067c:	727b      	strb	r3, [r7, #9]
        buf[2] = tempVal & 0xFF;
 801067e:	697b      	ldr	r3, [r7, #20]
 8010680:	b2db      	uxtb	r3, r3
 8010682:	72bb      	strb	r3, [r7, #10]
        buf[3] = modulationParams->Params.Bpsk.ModulationShaping;
 8010684:	687b      	ldr	r3, [r7, #4]
 8010686:	7d1b      	ldrb	r3, [r3, #20]
 8010688:	72fb      	strb	r3, [r7, #11]
        SUBGRF_WriteCommand( RADIO_SET_MODULATIONPARAMS, buf, n );
 801068a:	7cfb      	ldrb	r3, [r7, #19]
 801068c:	b29b      	uxth	r3, r3
 801068e:	f107 0208 	add.w	r2, r7, #8
 8010692:	218b      	movs	r1, #139	; 0x8b
 8010694:	4823      	ldr	r0, [pc, #140]	; (8010724 <SUBGRF_SetModulationParams+0x18c>)
 8010696:	f7fa ff03 	bl	800b4a0 <HAL_SUBGHZ_ExecSetCmd>
        break;
 801069a:	e039      	b.n	8010710 <SUBGRF_SetModulationParams+0x178>
    case PACKET_TYPE_LORA:
        n = 4;
 801069c:	2304      	movs	r3, #4
 801069e:	74fb      	strb	r3, [r7, #19]
        buf[0] = modulationParams->Params.LoRa.SpreadingFactor;
 80106a0:	687b      	ldr	r3, [r7, #4]
 80106a2:	7e1b      	ldrb	r3, [r3, #24]
 80106a4:	723b      	strb	r3, [r7, #8]
        buf[1] = modulationParams->Params.LoRa.Bandwidth;
 80106a6:	687b      	ldr	r3, [r7, #4]
 80106a8:	7e5b      	ldrb	r3, [r3, #25]
 80106aa:	727b      	strb	r3, [r7, #9]
        buf[2] = modulationParams->Params.LoRa.CodingRate;
 80106ac:	687b      	ldr	r3, [r7, #4]
 80106ae:	7e9b      	ldrb	r3, [r3, #26]
 80106b0:	72bb      	strb	r3, [r7, #10]
        buf[3] = modulationParams->Params.LoRa.LowDatarateOptimize;
 80106b2:	687b      	ldr	r3, [r7, #4]
 80106b4:	7edb      	ldrb	r3, [r3, #27]
 80106b6:	72fb      	strb	r3, [r7, #11]

        SUBGRF_WriteCommand( RADIO_SET_MODULATIONPARAMS, buf, n );
 80106b8:	7cfb      	ldrb	r3, [r7, #19]
 80106ba:	b29b      	uxth	r3, r3
 80106bc:	f107 0208 	add.w	r2, r7, #8
 80106c0:	218b      	movs	r1, #139	; 0x8b
 80106c2:	4818      	ldr	r0, [pc, #96]	; (8010724 <SUBGRF_SetModulationParams+0x18c>)
 80106c4:	f7fa feec 	bl	800b4a0 <HAL_SUBGHZ_ExecSetCmd>

        break;
 80106c8:	e022      	b.n	8010710 <SUBGRF_SetModulationParams+0x178>
    case PACKET_TYPE_GMSK:
        n = 5;
 80106ca:	2305      	movs	r3, #5
 80106cc:	74fb      	strb	r3, [r7, #19]
        tempVal = ( uint32_t )(( 32 *XTAL_FREQ) / modulationParams->Params.Gfsk.BitRate );
 80106ce:	687b      	ldr	r3, [r7, #4]
 80106d0:	685b      	ldr	r3, [r3, #4]
 80106d2:	4a12      	ldr	r2, [pc, #72]	; (801071c <SUBGRF_SetModulationParams+0x184>)
 80106d4:	fbb2 f3f3 	udiv	r3, r2, r3
 80106d8:	617b      	str	r3, [r7, #20]
        buf[0] = ( tempVal >> 16 ) & 0xFF;
 80106da:	697b      	ldr	r3, [r7, #20]
 80106dc:	0c1b      	lsrs	r3, r3, #16
 80106de:	b2db      	uxtb	r3, r3
 80106e0:	723b      	strb	r3, [r7, #8]
        buf[1] = ( tempVal >> 8 ) & 0xFF;
 80106e2:	697b      	ldr	r3, [r7, #20]
 80106e4:	0a1b      	lsrs	r3, r3, #8
 80106e6:	b2db      	uxtb	r3, r3
 80106e8:	727b      	strb	r3, [r7, #9]
        buf[2] = tempVal & 0xFF;
 80106ea:	697b      	ldr	r3, [r7, #20]
 80106ec:	b2db      	uxtb	r3, r3
 80106ee:	72bb      	strb	r3, [r7, #10]
        buf[3] = modulationParams->Params.Gfsk.ModulationShaping;
 80106f0:	687b      	ldr	r3, [r7, #4]
 80106f2:	7b1b      	ldrb	r3, [r3, #12]
 80106f4:	72fb      	strb	r3, [r7, #11]
        buf[4] = modulationParams->Params.Gfsk.Bandwidth;
 80106f6:	687b      	ldr	r3, [r7, #4]
 80106f8:	7b5b      	ldrb	r3, [r3, #13]
 80106fa:	733b      	strb	r3, [r7, #12]
        SUBGRF_WriteCommand( RADIO_SET_MODULATIONPARAMS, buf, n );
 80106fc:	7cfb      	ldrb	r3, [r7, #19]
 80106fe:	b29b      	uxth	r3, r3
 8010700:	f107 0208 	add.w	r2, r7, #8
 8010704:	218b      	movs	r1, #139	; 0x8b
 8010706:	4807      	ldr	r0, [pc, #28]	; (8010724 <SUBGRF_SetModulationParams+0x18c>)
 8010708:	f7fa feca 	bl	800b4a0 <HAL_SUBGHZ_ExecSetCmd>
        break;
 801070c:	e000      	b.n	8010710 <SUBGRF_SetModulationParams+0x178>
    default:
    case PACKET_TYPE_NONE:
      break;
 801070e:	bf00      	nop
    }
}
 8010710:	bf00      	nop
 8010712:	371c      	adds	r7, #28
 8010714:	46bd      	mov	sp, r7
 8010716:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8010718:	20000879 	.word	0x20000879
 801071c:	3d090000 	.word	0x3d090000
 8010720:	01e84800 	.word	0x01e84800
 8010724:	20000d50 	.word	0x20000d50

08010728 <SUBGRF_SetPacketParams>:

void SUBGRF_SetPacketParams( PacketParams_t *packetParams )
{
 8010728:	b580      	push	{r7, lr}
 801072a:	b086      	sub	sp, #24
 801072c:	af00      	add	r7, sp, #0
 801072e:	6078      	str	r0, [r7, #4]
    uint8_t n;
    uint8_t crcVal = 0;
 8010730:	2300      	movs	r3, #0
 8010732:	75bb      	strb	r3, [r7, #22]
    uint8_t buf[9] = { 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00 };
 8010734:	f107 030c 	add.w	r3, r7, #12
 8010738:	2200      	movs	r2, #0
 801073a:	601a      	str	r2, [r3, #0]
 801073c:	605a      	str	r2, [r3, #4]
 801073e:	721a      	strb	r2, [r3, #8]

    // Check if required configuration corresponds to the stored packet type
    // If not, silently update radio packet type
    if( PacketType != packetParams->PacketType )
 8010740:	687b      	ldr	r3, [r7, #4]
 8010742:	781a      	ldrb	r2, [r3, #0]
 8010744:	4b44      	ldr	r3, [pc, #272]	; (8010858 <SUBGRF_SetPacketParams+0x130>)
 8010746:	781b      	ldrb	r3, [r3, #0]
 8010748:	429a      	cmp	r2, r3
 801074a:	d004      	beq.n	8010756 <SUBGRF_SetPacketParams+0x2e>
    {
        SUBGRF_SetPacketType( packetParams->PacketType );
 801074c:	687b      	ldr	r3, [r7, #4]
 801074e:	781b      	ldrb	r3, [r3, #0]
 8010750:	4618      	mov	r0, r3
 8010752:	f7ff fe91 	bl	8010478 <SUBGRF_SetPacketType>
    }

    switch( packetParams->PacketType )
 8010756:	687b      	ldr	r3, [r7, #4]
 8010758:	781b      	ldrb	r3, [r3, #0]
 801075a:	2b03      	cmp	r3, #3
 801075c:	d878      	bhi.n	8010850 <SUBGRF_SetPacketParams+0x128>
 801075e:	a201      	add	r2, pc, #4	; (adr r2, 8010764 <SUBGRF_SetPacketParams+0x3c>)
 8010760:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8010764:	08010775 	.word	0x08010775
 8010768:	08010805 	.word	0x08010805
 801076c:	080107f9 	.word	0x080107f9
 8010770:	08010775 	.word	0x08010775
    {
    case PACKET_TYPE_GMSK:
    case PACKET_TYPE_GFSK:
        if( packetParams->Params.Gfsk.CrcLength == RADIO_CRC_2_BYTES_IBM )
 8010774:	687b      	ldr	r3, [r7, #4]
 8010776:	7a5b      	ldrb	r3, [r3, #9]
 8010778:	2bf1      	cmp	r3, #241	; 0xf1
 801077a:	d10a      	bne.n	8010792 <SUBGRF_SetPacketParams+0x6a>
        {
            SUBGRF_SetCrcSeed( CRC_IBM_SEED );
 801077c:	f64f 70ff 	movw	r0, #65535	; 0xffff
 8010780:	f7ff faf8 	bl	800fd74 <SUBGRF_SetCrcSeed>
            SUBGRF_SetCrcPolynomial( CRC_POLYNOMIAL_IBM );
 8010784:	f248 0005 	movw	r0, #32773	; 0x8005
 8010788:	f7ff fb14 	bl	800fdb4 <SUBGRF_SetCrcPolynomial>
            crcVal = RADIO_CRC_2_BYTES;
 801078c:	2302      	movs	r3, #2
 801078e:	75bb      	strb	r3, [r7, #22]
 8010790:	e011      	b.n	80107b6 <SUBGRF_SetPacketParams+0x8e>
        }
        else if( packetParams->Params.Gfsk.CrcLength == RADIO_CRC_2_BYTES_CCIT )
 8010792:	687b      	ldr	r3, [r7, #4]
 8010794:	7a5b      	ldrb	r3, [r3, #9]
 8010796:	2bf2      	cmp	r3, #242	; 0xf2
 8010798:	d10a      	bne.n	80107b0 <SUBGRF_SetPacketParams+0x88>
        {
            SUBGRF_SetCrcSeed( CRC_CCITT_SEED );
 801079a:	f641 500f 	movw	r0, #7439	; 0x1d0f
 801079e:	f7ff fae9 	bl	800fd74 <SUBGRF_SetCrcSeed>
            SUBGRF_SetCrcPolynomial( CRC_POLYNOMIAL_CCITT );
 80107a2:	f241 0021 	movw	r0, #4129	; 0x1021
 80107a6:	f7ff fb05 	bl	800fdb4 <SUBGRF_SetCrcPolynomial>
            crcVal = RADIO_CRC_2_BYTES_INV;
 80107aa:	2306      	movs	r3, #6
 80107ac:	75bb      	strb	r3, [r7, #22]
 80107ae:	e002      	b.n	80107b6 <SUBGRF_SetPacketParams+0x8e>
        }
        else
        {
            crcVal = packetParams->Params.Gfsk.CrcLength;
 80107b0:	687b      	ldr	r3, [r7, #4]
 80107b2:	7a5b      	ldrb	r3, [r3, #9]
 80107b4:	75bb      	strb	r3, [r7, #22]
        }
        n = 9;
 80107b6:	2309      	movs	r3, #9
 80107b8:	75fb      	strb	r3, [r7, #23]
        buf[0] = ( packetParams->Params.Gfsk.PreambleLength >> 8 ) & 0xFF;
 80107ba:	687b      	ldr	r3, [r7, #4]
 80107bc:	885b      	ldrh	r3, [r3, #2]
 80107be:	0a1b      	lsrs	r3, r3, #8
 80107c0:	b29b      	uxth	r3, r3
 80107c2:	b2db      	uxtb	r3, r3
 80107c4:	733b      	strb	r3, [r7, #12]
        buf[1] = packetParams->Params.Gfsk.PreambleLength;
 80107c6:	687b      	ldr	r3, [r7, #4]
 80107c8:	885b      	ldrh	r3, [r3, #2]
 80107ca:	b2db      	uxtb	r3, r3
 80107cc:	737b      	strb	r3, [r7, #13]
        buf[2] = packetParams->Params.Gfsk.PreambleMinDetect;
 80107ce:	687b      	ldr	r3, [r7, #4]
 80107d0:	791b      	ldrb	r3, [r3, #4]
 80107d2:	73bb      	strb	r3, [r7, #14]
        buf[3] = ( packetParams->Params.Gfsk.SyncWordLength /*<< 3*/ ); // convert from byte to bit
 80107d4:	687b      	ldr	r3, [r7, #4]
 80107d6:	795b      	ldrb	r3, [r3, #5]
 80107d8:	73fb      	strb	r3, [r7, #15]
        buf[4] = packetParams->Params.Gfsk.AddrComp;
 80107da:	687b      	ldr	r3, [r7, #4]
 80107dc:	799b      	ldrb	r3, [r3, #6]
 80107de:	743b      	strb	r3, [r7, #16]
        buf[5] = packetParams->Params.Gfsk.HeaderType;
 80107e0:	687b      	ldr	r3, [r7, #4]
 80107e2:	79db      	ldrb	r3, [r3, #7]
 80107e4:	747b      	strb	r3, [r7, #17]
        buf[6] = packetParams->Params.Gfsk.PayloadLength;
 80107e6:	687b      	ldr	r3, [r7, #4]
 80107e8:	7a1b      	ldrb	r3, [r3, #8]
 80107ea:	74bb      	strb	r3, [r7, #18]
        buf[7] = crcVal;
 80107ec:	7dbb      	ldrb	r3, [r7, #22]
 80107ee:	74fb      	strb	r3, [r7, #19]
        buf[8] = packetParams->Params.Gfsk.DcFree;
 80107f0:	687b      	ldr	r3, [r7, #4]
 80107f2:	7a9b      	ldrb	r3, [r3, #10]
 80107f4:	753b      	strb	r3, [r7, #20]
        break;
 80107f6:	e022      	b.n	801083e <SUBGRF_SetPacketParams+0x116>
    case PACKET_TYPE_BPSK:
        n = 1;
 80107f8:	2301      	movs	r3, #1
 80107fa:	75fb      	strb	r3, [r7, #23]
        buf[0] = packetParams->Params.Bpsk.PayloadLength;
 80107fc:	687b      	ldr	r3, [r7, #4]
 80107fe:	7b1b      	ldrb	r3, [r3, #12]
 8010800:	733b      	strb	r3, [r7, #12]
        break;
 8010802:	e01c      	b.n	801083e <SUBGRF_SetPacketParams+0x116>
    case PACKET_TYPE_LORA:
        n = 6;
 8010804:	2306      	movs	r3, #6
 8010806:	75fb      	strb	r3, [r7, #23]
        buf[0] = ( packetParams->Params.LoRa.PreambleLength >> 8 ) & 0xFF;
 8010808:	687b      	ldr	r3, [r7, #4]
 801080a:	89db      	ldrh	r3, [r3, #14]
 801080c:	0a1b      	lsrs	r3, r3, #8
 801080e:	b29b      	uxth	r3, r3
 8010810:	b2db      	uxtb	r3, r3
 8010812:	733b      	strb	r3, [r7, #12]
        buf[1] = packetParams->Params.LoRa.PreambleLength;
 8010814:	687b      	ldr	r3, [r7, #4]
 8010816:	89db      	ldrh	r3, [r3, #14]
 8010818:	b2db      	uxtb	r3, r3
 801081a:	737b      	strb	r3, [r7, #13]
        buf[2] = LoRaHeaderType = packetParams->Params.LoRa.HeaderType;
 801081c:	687b      	ldr	r3, [r7, #4]
 801081e:	7c1a      	ldrb	r2, [r3, #16]
 8010820:	4b0e      	ldr	r3, [pc, #56]	; (801085c <SUBGRF_SetPacketParams+0x134>)
 8010822:	4611      	mov	r1, r2
 8010824:	7019      	strb	r1, [r3, #0]
 8010826:	4613      	mov	r3, r2
 8010828:	73bb      	strb	r3, [r7, #14]
        buf[3] = packetParams->Params.LoRa.PayloadLength;
 801082a:	687b      	ldr	r3, [r7, #4]
 801082c:	7c5b      	ldrb	r3, [r3, #17]
 801082e:	73fb      	strb	r3, [r7, #15]
        buf[4] = packetParams->Params.LoRa.CrcMode;
 8010830:	687b      	ldr	r3, [r7, #4]
 8010832:	7c9b      	ldrb	r3, [r3, #18]
 8010834:	743b      	strb	r3, [r7, #16]
        buf[5] = packetParams->Params.LoRa.InvertIQ;
 8010836:	687b      	ldr	r3, [r7, #4]
 8010838:	7cdb      	ldrb	r3, [r3, #19]
 801083a:	747b      	strb	r3, [r7, #17]
        break;
 801083c:	bf00      	nop
    default:
    case PACKET_TYPE_NONE:
        return;
    }
    SUBGRF_WriteCommand( RADIO_SET_PACKETPARAMS, buf, n );
 801083e:	7dfb      	ldrb	r3, [r7, #23]
 8010840:	b29b      	uxth	r3, r3
 8010842:	f107 020c 	add.w	r2, r7, #12
 8010846:	218c      	movs	r1, #140	; 0x8c
 8010848:	4805      	ldr	r0, [pc, #20]	; (8010860 <SUBGRF_SetPacketParams+0x138>)
 801084a:	f7fa fe29 	bl	800b4a0 <HAL_SUBGHZ_ExecSetCmd>
 801084e:	e000      	b.n	8010852 <SUBGRF_SetPacketParams+0x12a>
        return;
 8010850:	bf00      	nop
}
 8010852:	3718      	adds	r7, #24
 8010854:	46bd      	mov	sp, r7
 8010856:	bd80      	pop	{r7, pc}
 8010858:	20000879 	.word	0x20000879
 801085c:	2000087a 	.word	0x2000087a
 8010860:	20000d50 	.word	0x20000d50

08010864 <SUBGRF_SetBufferBaseAddress>:
    SUBGRF_WriteCommand( RADIO_SET_CADPARAMS, buf, 7 );
    OperatingMode = MODE_CAD;
}

void SUBGRF_SetBufferBaseAddress( uint8_t txBaseAddress, uint8_t rxBaseAddress )
{
 8010864:	b580      	push	{r7, lr}
 8010866:	b084      	sub	sp, #16
 8010868:	af00      	add	r7, sp, #0
 801086a:	4603      	mov	r3, r0
 801086c:	460a      	mov	r2, r1
 801086e:	71fb      	strb	r3, [r7, #7]
 8010870:	4613      	mov	r3, r2
 8010872:	71bb      	strb	r3, [r7, #6]
    uint8_t buf[2];

    buf[0] = txBaseAddress;
 8010874:	79fb      	ldrb	r3, [r7, #7]
 8010876:	733b      	strb	r3, [r7, #12]
    buf[1] = rxBaseAddress;
 8010878:	79bb      	ldrb	r3, [r7, #6]
 801087a:	737b      	strb	r3, [r7, #13]
    SUBGRF_WriteCommand( RADIO_SET_BUFFERBASEADDRESS, buf, 2 );
 801087c:	f107 020c 	add.w	r2, r7, #12
 8010880:	2302      	movs	r3, #2
 8010882:	218f      	movs	r1, #143	; 0x8f
 8010884:	4803      	ldr	r0, [pc, #12]	; (8010894 <SUBGRF_SetBufferBaseAddress+0x30>)
 8010886:	f7fa fe0b 	bl	800b4a0 <HAL_SUBGHZ_ExecSetCmd>
}
 801088a:	bf00      	nop
 801088c:	3710      	adds	r7, #16
 801088e:	46bd      	mov	sp, r7
 8010890:	bd80      	pop	{r7, pc}
 8010892:	bf00      	nop
 8010894:	20000d50 	.word	0x20000d50

08010898 <SUBGRF_GetRssiInst>:
    status.Fields.ChipMode = ( stat & ( 0x07 << 4 ) ) >> 4;
    return status;
}

int8_t SUBGRF_GetRssiInst( void )
{
 8010898:	b580      	push	{r7, lr}
 801089a:	b082      	sub	sp, #8
 801089c:	af00      	add	r7, sp, #0
    uint8_t buf[1];
    int8_t rssi = 0;
 801089e:	2300      	movs	r3, #0
 80108a0:	71fb      	strb	r3, [r7, #7]

    SUBGRF_ReadCommand( RADIO_GET_RSSIINST, buf, 1 );
 80108a2:	1d3a      	adds	r2, r7, #4
 80108a4:	2301      	movs	r3, #1
 80108a6:	2115      	movs	r1, #21
 80108a8:	4806      	ldr	r0, [pc, #24]	; (80108c4 <SUBGRF_GetRssiInst+0x2c>)
 80108aa:	f7fa fe58 	bl	800b55e <HAL_SUBGHZ_ExecGetCmd>
    rssi = -buf[0] >> 1;
 80108ae:	793b      	ldrb	r3, [r7, #4]
 80108b0:	425b      	negs	r3, r3
 80108b2:	105b      	asrs	r3, r3, #1
 80108b4:	71fb      	strb	r3, [r7, #7]
    return rssi;
 80108b6:	f997 3007 	ldrsb.w	r3, [r7, #7]
}
 80108ba:	4618      	mov	r0, r3
 80108bc:	3708      	adds	r7, #8
 80108be:	46bd      	mov	sp, r7
 80108c0:	bd80      	pop	{r7, pc}
 80108c2:	bf00      	nop
 80108c4:	20000d50 	.word	0x20000d50

080108c8 <SUBGRF_GetRxBufferStatus>:

void SUBGRF_GetRxBufferStatus( uint8_t *payloadLength, uint8_t *rxStartBufferPointer )
{
 80108c8:	b580      	push	{r7, lr}
 80108ca:	b084      	sub	sp, #16
 80108cc:	af00      	add	r7, sp, #0
 80108ce:	6078      	str	r0, [r7, #4]
 80108d0:	6039      	str	r1, [r7, #0]
    uint8_t status[2];

    SUBGRF_ReadCommand( RADIO_GET_RXBUFFERSTATUS, status, 2 );
 80108d2:	f107 020c 	add.w	r2, r7, #12
 80108d6:	2302      	movs	r3, #2
 80108d8:	2113      	movs	r1, #19
 80108da:	4810      	ldr	r0, [pc, #64]	; (801091c <SUBGRF_GetRxBufferStatus+0x54>)
 80108dc:	f7fa fe3f 	bl	800b55e <HAL_SUBGHZ_ExecGetCmd>

    // In case of LORA fixed header, the payloadLength is obtained by reading
    // the register REG_LR_PAYLOADLENGTH
    if( ( SUBGRF_GetPacketType( ) == PACKET_TYPE_LORA ) && ( LoRaHeaderType == LORA_PACKET_FIXED_LENGTH ) )
 80108e0:	f7ff fde8 	bl	80104b4 <SUBGRF_GetPacketType>
 80108e4:	4603      	mov	r3, r0
 80108e6:	2b01      	cmp	r3, #1
 80108e8:	d10d      	bne.n	8010906 <SUBGRF_GetRxBufferStatus+0x3e>
 80108ea:	4b0d      	ldr	r3, [pc, #52]	; (8010920 <SUBGRF_GetRxBufferStatus+0x58>)
 80108ec:	781b      	ldrb	r3, [r3, #0]
 80108ee:	b2db      	uxtb	r3, r3
 80108f0:	2b01      	cmp	r3, #1
 80108f2:	d108      	bne.n	8010906 <SUBGRF_GetRxBufferStatus+0x3e>
    {
        *payloadLength = SUBGRF_ReadRegister( REG_LR_PAYLOADLENGTH );
 80108f4:	f240 7002 	movw	r0, #1794	; 0x702
 80108f8:	f000 f87c 	bl	80109f4 <SUBGRF_ReadRegister>
 80108fc:	4603      	mov	r3, r0
 80108fe:	461a      	mov	r2, r3
 8010900:	687b      	ldr	r3, [r7, #4]
 8010902:	701a      	strb	r2, [r3, #0]
 8010904:	e002      	b.n	801090c <SUBGRF_GetRxBufferStatus+0x44>
    }
    else
    {
        *payloadLength = status[0];
 8010906:	7b3a      	ldrb	r2, [r7, #12]
 8010908:	687b      	ldr	r3, [r7, #4]
 801090a:	701a      	strb	r2, [r3, #0]
    }
    *rxStartBufferPointer = status[1];
 801090c:	7b7a      	ldrb	r2, [r7, #13]
 801090e:	683b      	ldr	r3, [r7, #0]
 8010910:	701a      	strb	r2, [r3, #0]
}
 8010912:	bf00      	nop
 8010914:	3710      	adds	r7, #16
 8010916:	46bd      	mov	sp, r7
 8010918:	bd80      	pop	{r7, pc}
 801091a:	bf00      	nop
 801091c:	20000d50 	.word	0x20000d50
 8010920:	2000087a 	.word	0x2000087a

08010924 <SUBGRF_GetPacketStatus>:

void SUBGRF_GetPacketStatus( PacketStatus_t *pktStatus )
{
 8010924:	b580      	push	{r7, lr}
 8010926:	b084      	sub	sp, #16
 8010928:	af00      	add	r7, sp, #0
 801092a:	6078      	str	r0, [r7, #4]
    uint8_t status[3];

    SUBGRF_ReadCommand( RADIO_GET_PACKETSTATUS, status, 3 );
 801092c:	f107 020c 	add.w	r2, r7, #12
 8010930:	2303      	movs	r3, #3
 8010932:	2114      	movs	r1, #20
 8010934:	4823      	ldr	r0, [pc, #140]	; (80109c4 <SUBGRF_GetPacketStatus+0xa0>)
 8010936:	f7fa fe12 	bl	800b55e <HAL_SUBGHZ_ExecGetCmd>

    pktStatus->packetType = SUBGRF_GetPacketType( );
 801093a:	f7ff fdbb 	bl	80104b4 <SUBGRF_GetPacketType>
 801093e:	4603      	mov	r3, r0
 8010940:	461a      	mov	r2, r3
 8010942:	687b      	ldr	r3, [r7, #4]
 8010944:	701a      	strb	r2, [r3, #0]
    switch( pktStatus->packetType )
 8010946:	687b      	ldr	r3, [r7, #4]
 8010948:	781b      	ldrb	r3, [r3, #0]
 801094a:	2b00      	cmp	r3, #0
 801094c:	d002      	beq.n	8010954 <SUBGRF_GetPacketStatus+0x30>
 801094e:	2b01      	cmp	r3, #1
 8010950:	d013      	beq.n	801097a <SUBGRF_GetPacketStatus+0x56>
 8010952:	e02a      	b.n	80109aa <SUBGRF_GetPacketStatus+0x86>
    {
        case PACKET_TYPE_GFSK:
            pktStatus->Params.Gfsk.RxStatus = status[0];
 8010954:	7b3a      	ldrb	r2, [r7, #12]
 8010956:	687b      	ldr	r3, [r7, #4]
 8010958:	711a      	strb	r2, [r3, #4]
            pktStatus->Params.Gfsk.RssiSync = -status[1] >> 1;
 801095a:	7b7b      	ldrb	r3, [r7, #13]
 801095c:	425b      	negs	r3, r3
 801095e:	105b      	asrs	r3, r3, #1
 8010960:	b25a      	sxtb	r2, r3
 8010962:	687b      	ldr	r3, [r7, #4]
 8010964:	719a      	strb	r2, [r3, #6]
            pktStatus->Params.Gfsk.RssiAvg = -status[2] >> 1;
 8010966:	7bbb      	ldrb	r3, [r7, #14]
 8010968:	425b      	negs	r3, r3
 801096a:	105b      	asrs	r3, r3, #1
 801096c:	b25a      	sxtb	r2, r3
 801096e:	687b      	ldr	r3, [r7, #4]
 8010970:	715a      	strb	r2, [r3, #5]
            pktStatus->Params.Gfsk.FreqError = 0;
 8010972:	687b      	ldr	r3, [r7, #4]
 8010974:	2200      	movs	r2, #0
 8010976:	609a      	str	r2, [r3, #8]
            break;
 8010978:	e020      	b.n	80109bc <SUBGRF_GetPacketStatus+0x98>

        case PACKET_TYPE_LORA:
            pktStatus->Params.LoRa.RssiPkt = -status[0] >> 1;
 801097a:	7b3b      	ldrb	r3, [r7, #12]
 801097c:	425b      	negs	r3, r3
 801097e:	105b      	asrs	r3, r3, #1
 8010980:	b25a      	sxtb	r2, r3
 8010982:	687b      	ldr	r3, [r7, #4]
 8010984:	731a      	strb	r2, [r3, #12]
            // Returns SNR value [dB] rounded to the nearest integer value
            pktStatus->Params.LoRa.SnrPkt = ( ( ( int8_t )status[1] ) + 2 ) >> 2;
 8010986:	7b7b      	ldrb	r3, [r7, #13]
 8010988:	b25b      	sxtb	r3, r3
 801098a:	3302      	adds	r3, #2
 801098c:	109b      	asrs	r3, r3, #2
 801098e:	b25a      	sxtb	r2, r3
 8010990:	687b      	ldr	r3, [r7, #4]
 8010992:	735a      	strb	r2, [r3, #13]
            pktStatus->Params.LoRa.SignalRssiPkt = -status[2] >> 1;
 8010994:	7bbb      	ldrb	r3, [r7, #14]
 8010996:	425b      	negs	r3, r3
 8010998:	105b      	asrs	r3, r3, #1
 801099a:	b25a      	sxtb	r2, r3
 801099c:	687b      	ldr	r3, [r7, #4]
 801099e:	739a      	strb	r2, [r3, #14]
            pktStatus->Params.LoRa.FreqError = FrequencyError;
 80109a0:	4b09      	ldr	r3, [pc, #36]	; (80109c8 <SUBGRF_GetPacketStatus+0xa4>)
 80109a2:	681a      	ldr	r2, [r3, #0]
 80109a4:	687b      	ldr	r3, [r7, #4]
 80109a6:	611a      	str	r2, [r3, #16]
            break;
 80109a8:	e008      	b.n	80109bc <SUBGRF_GetPacketStatus+0x98>

        default:
        case PACKET_TYPE_NONE:
            // In that specific case, we set everything in the pktStatus to zeros
            // and reset the packet type accordingly
            RADIO_MEMSET8( pktStatus, 0, sizeof( PacketStatus_t ) );
 80109aa:	2214      	movs	r2, #20
 80109ac:	2100      	movs	r1, #0
 80109ae:	6878      	ldr	r0, [r7, #4]
 80109b0:	f000 fcda 	bl	8011368 <UTIL_MEM_set_8>
            pktStatus->packetType = PACKET_TYPE_NONE;
 80109b4:	687b      	ldr	r3, [r7, #4]
 80109b6:	220f      	movs	r2, #15
 80109b8:	701a      	strb	r2, [r3, #0]
            break;
 80109ba:	bf00      	nop
    }
}
 80109bc:	bf00      	nop
 80109be:	3710      	adds	r7, #16
 80109c0:	46bd      	mov	sp, r7
 80109c2:	bd80      	pop	{r7, pc}
 80109c4:	20000d50 	.word	0x20000d50
 80109c8:	2000087c 	.word	0x2000087c

080109cc <SUBGRF_WriteRegister>:
    buf[1] = ( uint8_t )( ( uint16_t )irq & 0x00FF );
    SUBGRF_WriteCommand( RADIO_CLR_IRQSTATUS, buf, 2 );
}

void SUBGRF_WriteRegister( uint16_t addr, uint8_t data )
{
 80109cc:	b580      	push	{r7, lr}
 80109ce:	b082      	sub	sp, #8
 80109d0:	af00      	add	r7, sp, #0
 80109d2:	4603      	mov	r3, r0
 80109d4:	460a      	mov	r2, r1
 80109d6:	80fb      	strh	r3, [r7, #6]
 80109d8:	4613      	mov	r3, r2
 80109da:	717b      	strb	r3, [r7, #5]
    HAL_SUBGHZ_WriteRegisters( &hsubghz, addr, (uint8_t*)&data, 1 );
 80109dc:	1d7a      	adds	r2, r7, #5
 80109de:	88f9      	ldrh	r1, [r7, #6]
 80109e0:	2301      	movs	r3, #1
 80109e2:	4803      	ldr	r0, [pc, #12]	; (80109f0 <SUBGRF_WriteRegister+0x24>)
 80109e4:	f7fa fc9c 	bl	800b320 <HAL_SUBGHZ_WriteRegisters>
}
 80109e8:	bf00      	nop
 80109ea:	3708      	adds	r7, #8
 80109ec:	46bd      	mov	sp, r7
 80109ee:	bd80      	pop	{r7, pc}
 80109f0:	20000d50 	.word	0x20000d50

080109f4 <SUBGRF_ReadRegister>:

uint8_t SUBGRF_ReadRegister( uint16_t addr )
{
 80109f4:	b580      	push	{r7, lr}
 80109f6:	b084      	sub	sp, #16
 80109f8:	af00      	add	r7, sp, #0
 80109fa:	4603      	mov	r3, r0
 80109fc:	80fb      	strh	r3, [r7, #6]
    uint8_t data;
    HAL_SUBGHZ_ReadRegisters( &hsubghz, addr, &data, 1 );
 80109fe:	f107 020f 	add.w	r2, r7, #15
 8010a02:	88f9      	ldrh	r1, [r7, #6]
 8010a04:	2301      	movs	r3, #1
 8010a06:	4804      	ldr	r0, [pc, #16]	; (8010a18 <SUBGRF_ReadRegister+0x24>)
 8010a08:	f7fa fce9 	bl	800b3de <HAL_SUBGHZ_ReadRegisters>
    return data;
 8010a0c:	7bfb      	ldrb	r3, [r7, #15]
}
 8010a0e:	4618      	mov	r0, r3
 8010a10:	3710      	adds	r7, #16
 8010a12:	46bd      	mov	sp, r7
 8010a14:	bd80      	pop	{r7, pc}
 8010a16:	bf00      	nop
 8010a18:	20000d50 	.word	0x20000d50

08010a1c <SUBGRF_WriteRegisters>:

void SUBGRF_WriteRegisters( uint16_t address, uint8_t *buffer, uint16_t size )
{
 8010a1c:	b580      	push	{r7, lr}
 8010a1e:	b082      	sub	sp, #8
 8010a20:	af00      	add	r7, sp, #0
 8010a22:	4603      	mov	r3, r0
 8010a24:	6039      	str	r1, [r7, #0]
 8010a26:	80fb      	strh	r3, [r7, #6]
 8010a28:	4613      	mov	r3, r2
 8010a2a:	80bb      	strh	r3, [r7, #4]
    HAL_SUBGHZ_WriteRegisters( &hsubghz, address, buffer, size );
 8010a2c:	88bb      	ldrh	r3, [r7, #4]
 8010a2e:	88f9      	ldrh	r1, [r7, #6]
 8010a30:	683a      	ldr	r2, [r7, #0]
 8010a32:	4803      	ldr	r0, [pc, #12]	; (8010a40 <SUBGRF_WriteRegisters+0x24>)
 8010a34:	f7fa fc74 	bl	800b320 <HAL_SUBGHZ_WriteRegisters>
}
 8010a38:	bf00      	nop
 8010a3a:	3708      	adds	r7, #8
 8010a3c:	46bd      	mov	sp, r7
 8010a3e:	bd80      	pop	{r7, pc}
 8010a40:	20000d50 	.word	0x20000d50

08010a44 <SUBGRF_ReadRegisters>:

void SUBGRF_ReadRegisters( uint16_t address, uint8_t *buffer, uint16_t size )
{
 8010a44:	b580      	push	{r7, lr}
 8010a46:	b082      	sub	sp, #8
 8010a48:	af00      	add	r7, sp, #0
 8010a4a:	4603      	mov	r3, r0
 8010a4c:	6039      	str	r1, [r7, #0]
 8010a4e:	80fb      	strh	r3, [r7, #6]
 8010a50:	4613      	mov	r3, r2
 8010a52:	80bb      	strh	r3, [r7, #4]
    HAL_SUBGHZ_ReadRegisters( &hsubghz, address, buffer, size );
 8010a54:	88bb      	ldrh	r3, [r7, #4]
 8010a56:	88f9      	ldrh	r1, [r7, #6]
 8010a58:	683a      	ldr	r2, [r7, #0]
 8010a5a:	4803      	ldr	r0, [pc, #12]	; (8010a68 <SUBGRF_ReadRegisters+0x24>)
 8010a5c:	f7fa fcbf 	bl	800b3de <HAL_SUBGHZ_ReadRegisters>
}
 8010a60:	bf00      	nop
 8010a62:	3708      	adds	r7, #8
 8010a64:	46bd      	mov	sp, r7
 8010a66:	bd80      	pop	{r7, pc}
 8010a68:	20000d50 	.word	0x20000d50

08010a6c <SUBGRF_WriteBuffer>:

void SUBGRF_WriteBuffer( uint8_t offset, uint8_t *buffer, uint8_t size )
{
 8010a6c:	b580      	push	{r7, lr}
 8010a6e:	b082      	sub	sp, #8
 8010a70:	af00      	add	r7, sp, #0
 8010a72:	4603      	mov	r3, r0
 8010a74:	6039      	str	r1, [r7, #0]
 8010a76:	71fb      	strb	r3, [r7, #7]
 8010a78:	4613      	mov	r3, r2
 8010a7a:	71bb      	strb	r3, [r7, #6]
    HAL_SUBGHZ_WriteBuffer( &hsubghz, offset, buffer, size );
 8010a7c:	79bb      	ldrb	r3, [r7, #6]
 8010a7e:	b29b      	uxth	r3, r3
 8010a80:	79f9      	ldrb	r1, [r7, #7]
 8010a82:	683a      	ldr	r2, [r7, #0]
 8010a84:	4803      	ldr	r0, [pc, #12]	; (8010a94 <SUBGRF_WriteBuffer+0x28>)
 8010a86:	f7fa fdbe 	bl	800b606 <HAL_SUBGHZ_WriteBuffer>
}
 8010a8a:	bf00      	nop
 8010a8c:	3708      	adds	r7, #8
 8010a8e:	46bd      	mov	sp, r7
 8010a90:	bd80      	pop	{r7, pc}
 8010a92:	bf00      	nop
 8010a94:	20000d50 	.word	0x20000d50

08010a98 <SUBGRF_ReadBuffer>:

void SUBGRF_ReadBuffer( uint8_t offset, uint8_t *buffer, uint8_t size )
{
 8010a98:	b580      	push	{r7, lr}
 8010a9a:	b082      	sub	sp, #8
 8010a9c:	af00      	add	r7, sp, #0
 8010a9e:	4603      	mov	r3, r0
 8010aa0:	6039      	str	r1, [r7, #0]
 8010aa2:	71fb      	strb	r3, [r7, #7]
 8010aa4:	4613      	mov	r3, r2
 8010aa6:	71bb      	strb	r3, [r7, #6]
    HAL_SUBGHZ_ReadBuffer( &hsubghz, offset, buffer, size );
 8010aa8:	79bb      	ldrb	r3, [r7, #6]
 8010aaa:	b29b      	uxth	r3, r3
 8010aac:	79f9      	ldrb	r1, [r7, #7]
 8010aae:	683a      	ldr	r2, [r7, #0]
 8010ab0:	4803      	ldr	r0, [pc, #12]	; (8010ac0 <SUBGRF_ReadBuffer+0x28>)
 8010ab2:	f7fa fdfb 	bl	800b6ac <HAL_SUBGHZ_ReadBuffer>
}
 8010ab6:	bf00      	nop
 8010ab8:	3708      	adds	r7, #8
 8010aba:	46bd      	mov	sp, r7
 8010abc:	bd80      	pop	{r7, pc}
 8010abe:	bf00      	nop
 8010ac0:	20000d50 	.word	0x20000d50

08010ac4 <SUBGRF_SetSwitch>:

void SUBGRF_SetSwitch( uint8_t paSelect, RFState_t rxtx )
{
 8010ac4:	b580      	push	{r7, lr}
 8010ac6:	b084      	sub	sp, #16
 8010ac8:	af00      	add	r7, sp, #0
 8010aca:	4603      	mov	r3, r0
 8010acc:	460a      	mov	r2, r1
 8010ace:	71fb      	strb	r3, [r7, #7]
 8010ad0:	4613      	mov	r3, r2
 8010ad2:	71bb      	strb	r3, [r7, #6]
    RBI_Switch_TypeDef state = RBI_SWITCH_RX;
 8010ad4:	2301      	movs	r3, #1
 8010ad6:	73fb      	strb	r3, [r7, #15]

    if (rxtx == RFSWITCH_TX)
 8010ad8:	79bb      	ldrb	r3, [r7, #6]
 8010ada:	2b01      	cmp	r3, #1
 8010adc:	d10d      	bne.n	8010afa <SUBGRF_SetSwitch+0x36>
    {
        if (paSelect == RFO_LP)
 8010ade:	79fb      	ldrb	r3, [r7, #7]
 8010ae0:	2b01      	cmp	r3, #1
 8010ae2:	d104      	bne.n	8010aee <SUBGRF_SetSwitch+0x2a>
        {
            state = RBI_SWITCH_RFO_LP;
 8010ae4:	2302      	movs	r3, #2
 8010ae6:	73fb      	strb	r3, [r7, #15]
            Radio_SMPS_Set(SMPS_DRIVE_SETTING_MAX);
 8010ae8:	2004      	movs	r0, #4
 8010aea:	f000 f8d9 	bl	8010ca0 <Radio_SMPS_Set>
        }
        if (paSelect == RFO_HP)
 8010aee:	79fb      	ldrb	r3, [r7, #7]
 8010af0:	2b02      	cmp	r3, #2
 8010af2:	d107      	bne.n	8010b04 <SUBGRF_SetSwitch+0x40>
        {
            state = RBI_SWITCH_RFO_HP;
 8010af4:	2303      	movs	r3, #3
 8010af6:	73fb      	strb	r3, [r7, #15]
 8010af8:	e004      	b.n	8010b04 <SUBGRF_SetSwitch+0x40>
        }
    }
    else
    {
        if (rxtx == RFSWITCH_RX)
 8010afa:	79bb      	ldrb	r3, [r7, #6]
 8010afc:	2b00      	cmp	r3, #0
 8010afe:	d101      	bne.n	8010b04 <SUBGRF_SetSwitch+0x40>
        {
            state = RBI_SWITCH_RX;
 8010b00:	2301      	movs	r3, #1
 8010b02:	73fb      	strb	r3, [r7, #15]
        }
    }
    RBI_ConfigRFSwitch(state);
 8010b04:	7bfb      	ldrb	r3, [r7, #15]
 8010b06:	4618      	mov	r0, r3
 8010b08:	f7f4 ff62 	bl	80059d0 <RBI_ConfigRFSwitch>
}
 8010b0c:	bf00      	nop
 8010b0e:	3710      	adds	r7, #16
 8010b10:	46bd      	mov	sp, r7
 8010b12:	bd80      	pop	{r7, pc}

08010b14 <SUBGRF_SetRfTxPower>:

uint8_t SUBGRF_SetRfTxPower( int8_t power ) 
{
 8010b14:	b580      	push	{r7, lr}
 8010b16:	b084      	sub	sp, #16
 8010b18:	af00      	add	r7, sp, #0
 8010b1a:	4603      	mov	r3, r0
 8010b1c:	71fb      	strb	r3, [r7, #7]
    uint8_t paSelect= RFO_LP;
 8010b1e:	2301      	movs	r3, #1
 8010b20:	73fb      	strb	r3, [r7, #15]

    int32_t TxConfig = RBI_GetTxConfig();
 8010b22:	f7f4 ffb1 	bl	8005a88 <RBI_GetTxConfig>
 8010b26:	60b8      	str	r0, [r7, #8]

    switch (TxConfig)
 8010b28:	68bb      	ldr	r3, [r7, #8]
 8010b2a:	2b01      	cmp	r3, #1
 8010b2c:	d00e      	beq.n	8010b4c <SUBGRF_SetRfTxPower+0x38>
 8010b2e:	2b02      	cmp	r3, #2
 8010b30:	d00f      	beq.n	8010b52 <SUBGRF_SetRfTxPower+0x3e>
 8010b32:	2b00      	cmp	r3, #0
 8010b34:	d000      	beq.n	8010b38 <SUBGRF_SetRfTxPower+0x24>
        {
            paSelect = RFO_HP;
            break;
        }
        default:
            break;
 8010b36:	e00f      	b.n	8010b58 <SUBGRF_SetRfTxPower+0x44>
            if (power > 15)
 8010b38:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8010b3c:	2b0f      	cmp	r3, #15
 8010b3e:	dd02      	ble.n	8010b46 <SUBGRF_SetRfTxPower+0x32>
                paSelect = RFO_HP;
 8010b40:	2302      	movs	r3, #2
 8010b42:	73fb      	strb	r3, [r7, #15]
            break;
 8010b44:	e008      	b.n	8010b58 <SUBGRF_SetRfTxPower+0x44>
                paSelect = RFO_LP;
 8010b46:	2301      	movs	r3, #1
 8010b48:	73fb      	strb	r3, [r7, #15]
            break;
 8010b4a:	e005      	b.n	8010b58 <SUBGRF_SetRfTxPower+0x44>
            paSelect = RFO_LP;
 8010b4c:	2301      	movs	r3, #1
 8010b4e:	73fb      	strb	r3, [r7, #15]
            break;
 8010b50:	e002      	b.n	8010b58 <SUBGRF_SetRfTxPower+0x44>
            paSelect = RFO_HP;
 8010b52:	2302      	movs	r3, #2
 8010b54:	73fb      	strb	r3, [r7, #15]
            break;
 8010b56:	bf00      	nop
    }

    SUBGRF_SetTxParams( paSelect, power, RADIO_RAMP_40_US );
 8010b58:	f997 1007 	ldrsb.w	r1, [r7, #7]
 8010b5c:	7bfb      	ldrb	r3, [r7, #15]
 8010b5e:	2202      	movs	r2, #2
 8010b60:	4618      	mov	r0, r3
 8010b62:	f7ff fcb1 	bl	80104c8 <SUBGRF_SetTxParams>

    return paSelect;
 8010b66:	7bfb      	ldrb	r3, [r7, #15]
}
 8010b68:	4618      	mov	r0, r3
 8010b6a:	3710      	adds	r7, #16
 8010b6c:	46bd      	mov	sp, r7
 8010b6e:	bd80      	pop	{r7, pc}

08010b70 <SUBGRF_GetRadioWakeUpTime>:

uint32_t SUBGRF_GetRadioWakeUpTime( void )
{
 8010b70:	b580      	push	{r7, lr}
 8010b72:	af00      	add	r7, sp, #0
    return ( uint32_t ) RBI_GetWakeUpTime();
 8010b74:	f7f4 ff8f 	bl	8005a96 <RBI_GetWakeUpTime>
 8010b78:	4603      	mov	r3, r0
}
 8010b7a:	4618      	mov	r0, r3
 8010b7c:	bd80      	pop	{r7, pc}
	...

08010b80 <HAL_SUBGHZ_TxCpltCallback>:

/* HAL_SUBGHz Callbacks definitions */ 
void HAL_SUBGHZ_TxCpltCallback(SUBGHZ_HandleTypeDef *hsubghz)
{
 8010b80:	b580      	push	{r7, lr}
 8010b82:	b082      	sub	sp, #8
 8010b84:	af00      	add	r7, sp, #0
 8010b86:	6078      	str	r0, [r7, #4]
    RadioOnDioIrqCb( IRQ_TX_DONE );
 8010b88:	4b03      	ldr	r3, [pc, #12]	; (8010b98 <HAL_SUBGHZ_TxCpltCallback+0x18>)
 8010b8a:	681b      	ldr	r3, [r3, #0]
 8010b8c:	2001      	movs	r0, #1
 8010b8e:	4798      	blx	r3
}
 8010b90:	bf00      	nop
 8010b92:	3708      	adds	r7, #8
 8010b94:	46bd      	mov	sp, r7
 8010b96:	bd80      	pop	{r7, pc}
 8010b98:	20000884 	.word	0x20000884

08010b9c <HAL_SUBGHZ_RxCpltCallback>:

void HAL_SUBGHZ_RxCpltCallback(SUBGHZ_HandleTypeDef *hsubghz)
{
 8010b9c:	b580      	push	{r7, lr}
 8010b9e:	b082      	sub	sp, #8
 8010ba0:	af00      	add	r7, sp, #0
 8010ba2:	6078      	str	r0, [r7, #4]
    RadioOnDioIrqCb( IRQ_RX_DONE );
 8010ba4:	4b03      	ldr	r3, [pc, #12]	; (8010bb4 <HAL_SUBGHZ_RxCpltCallback+0x18>)
 8010ba6:	681b      	ldr	r3, [r3, #0]
 8010ba8:	2002      	movs	r0, #2
 8010baa:	4798      	blx	r3
}
 8010bac:	bf00      	nop
 8010bae:	3708      	adds	r7, #8
 8010bb0:	46bd      	mov	sp, r7
 8010bb2:	bd80      	pop	{r7, pc}
 8010bb4:	20000884 	.word	0x20000884

08010bb8 <HAL_SUBGHZ_CRCErrorCallback>:

void HAL_SUBGHZ_CRCErrorCallback (SUBGHZ_HandleTypeDef *hsubghz)
{
 8010bb8:	b580      	push	{r7, lr}
 8010bba:	b082      	sub	sp, #8
 8010bbc:	af00      	add	r7, sp, #0
 8010bbe:	6078      	str	r0, [r7, #4]
    RadioOnDioIrqCb( IRQ_CRC_ERROR);
 8010bc0:	4b03      	ldr	r3, [pc, #12]	; (8010bd0 <HAL_SUBGHZ_CRCErrorCallback+0x18>)
 8010bc2:	681b      	ldr	r3, [r3, #0]
 8010bc4:	2040      	movs	r0, #64	; 0x40
 8010bc6:	4798      	blx	r3
}
 8010bc8:	bf00      	nop
 8010bca:	3708      	adds	r7, #8
 8010bcc:	46bd      	mov	sp, r7
 8010bce:	bd80      	pop	{r7, pc}
 8010bd0:	20000884 	.word	0x20000884

08010bd4 <HAL_SUBGHZ_CADStatusCallback>:

void HAL_SUBGHZ_CADStatusCallback(SUBGHZ_HandleTypeDef *hsubghz, HAL_SUBGHZ_CadStatusTypeDef cadstatus)
{
 8010bd4:	b580      	push	{r7, lr}
 8010bd6:	b082      	sub	sp, #8
 8010bd8:	af00      	add	r7, sp, #0
 8010bda:	6078      	str	r0, [r7, #4]
 8010bdc:	460b      	mov	r3, r1
 8010bde:	70fb      	strb	r3, [r7, #3]
    switch (cadstatus)
 8010be0:	78fb      	ldrb	r3, [r7, #3]
 8010be2:	2b00      	cmp	r3, #0
 8010be4:	d002      	beq.n	8010bec <HAL_SUBGHZ_CADStatusCallback+0x18>
 8010be6:	2b01      	cmp	r3, #1
 8010be8:	d005      	beq.n	8010bf6 <HAL_SUBGHZ_CADStatusCallback+0x22>
            break;
        case HAL_SUBGHZ_CAD_DETECTED:
            RadioOnDioIrqCb( IRQ_CAD_DETECTED);
            break;
        default:
            break;
 8010bea:	e00a      	b.n	8010c02 <HAL_SUBGHZ_CADStatusCallback+0x2e>
            RadioOnDioIrqCb( IRQ_CAD_CLEAR);
 8010bec:	4b07      	ldr	r3, [pc, #28]	; (8010c0c <HAL_SUBGHZ_CADStatusCallback+0x38>)
 8010bee:	681b      	ldr	r3, [r3, #0]
 8010bf0:	2080      	movs	r0, #128	; 0x80
 8010bf2:	4798      	blx	r3
            break;
 8010bf4:	e005      	b.n	8010c02 <HAL_SUBGHZ_CADStatusCallback+0x2e>
            RadioOnDioIrqCb( IRQ_CAD_DETECTED);
 8010bf6:	4b05      	ldr	r3, [pc, #20]	; (8010c0c <HAL_SUBGHZ_CADStatusCallback+0x38>)
 8010bf8:	681b      	ldr	r3, [r3, #0]
 8010bfa:	f44f 7080 	mov.w	r0, #256	; 0x100
 8010bfe:	4798      	blx	r3
            break;
 8010c00:	bf00      	nop
    }
}
 8010c02:	bf00      	nop
 8010c04:	3708      	adds	r7, #8
 8010c06:	46bd      	mov	sp, r7
 8010c08:	bd80      	pop	{r7, pc}
 8010c0a:	bf00      	nop
 8010c0c:	20000884 	.word	0x20000884

08010c10 <HAL_SUBGHZ_RxTxTimeoutCallback>:

void HAL_SUBGHZ_RxTxTimeoutCallback(SUBGHZ_HandleTypeDef *hsubghz)
{
 8010c10:	b580      	push	{r7, lr}
 8010c12:	b082      	sub	sp, #8
 8010c14:	af00      	add	r7, sp, #0
 8010c16:	6078      	str	r0, [r7, #4]
    RadioOnDioIrqCb( IRQ_RX_TX_TIMEOUT );
 8010c18:	4b04      	ldr	r3, [pc, #16]	; (8010c2c <HAL_SUBGHZ_RxTxTimeoutCallback+0x1c>)
 8010c1a:	681b      	ldr	r3, [r3, #0]
 8010c1c:	f44f 7000 	mov.w	r0, #512	; 0x200
 8010c20:	4798      	blx	r3
}
 8010c22:	bf00      	nop
 8010c24:	3708      	adds	r7, #8
 8010c26:	46bd      	mov	sp, r7
 8010c28:	bd80      	pop	{r7, pc}
 8010c2a:	bf00      	nop
 8010c2c:	20000884 	.word	0x20000884

08010c30 <HAL_SUBGHZ_HeaderErrorCallback>:

void HAL_SUBGHZ_HeaderErrorCallback(SUBGHZ_HandleTypeDef *hsubghz)
{
 8010c30:	b580      	push	{r7, lr}
 8010c32:	b082      	sub	sp, #8
 8010c34:	af00      	add	r7, sp, #0
 8010c36:	6078      	str	r0, [r7, #4]
    RadioOnDioIrqCb( IRQ_HEADER_ERROR );
 8010c38:	4b03      	ldr	r3, [pc, #12]	; (8010c48 <HAL_SUBGHZ_HeaderErrorCallback+0x18>)
 8010c3a:	681b      	ldr	r3, [r3, #0]
 8010c3c:	2020      	movs	r0, #32
 8010c3e:	4798      	blx	r3
}
 8010c40:	bf00      	nop
 8010c42:	3708      	adds	r7, #8
 8010c44:	46bd      	mov	sp, r7
 8010c46:	bd80      	pop	{r7, pc}
 8010c48:	20000884 	.word	0x20000884

08010c4c <HAL_SUBGHZ_PreambleDetectedCallback>:

void HAL_SUBGHZ_PreambleDetectedCallback(SUBGHZ_HandleTypeDef *hsubghz)
{
 8010c4c:	b580      	push	{r7, lr}
 8010c4e:	b082      	sub	sp, #8
 8010c50:	af00      	add	r7, sp, #0
 8010c52:	6078      	str	r0, [r7, #4]
    RadioOnDioIrqCb( IRQ_PREAMBLE_DETECTED );
 8010c54:	4b03      	ldr	r3, [pc, #12]	; (8010c64 <HAL_SUBGHZ_PreambleDetectedCallback+0x18>)
 8010c56:	681b      	ldr	r3, [r3, #0]
 8010c58:	2004      	movs	r0, #4
 8010c5a:	4798      	blx	r3
}
 8010c5c:	bf00      	nop
 8010c5e:	3708      	adds	r7, #8
 8010c60:	46bd      	mov	sp, r7
 8010c62:	bd80      	pop	{r7, pc}
 8010c64:	20000884 	.word	0x20000884

08010c68 <HAL_SUBGHZ_SyncWordValidCallback>:

void HAL_SUBGHZ_SyncWordValidCallback(SUBGHZ_HandleTypeDef *hsubghz)
{
 8010c68:	b580      	push	{r7, lr}
 8010c6a:	b082      	sub	sp, #8
 8010c6c:	af00      	add	r7, sp, #0
 8010c6e:	6078      	str	r0, [r7, #4]
    RadioOnDioIrqCb( IRQ_SYNCWORD_VALID );
 8010c70:	4b03      	ldr	r3, [pc, #12]	; (8010c80 <HAL_SUBGHZ_SyncWordValidCallback+0x18>)
 8010c72:	681b      	ldr	r3, [r3, #0]
 8010c74:	2008      	movs	r0, #8
 8010c76:	4798      	blx	r3
}
 8010c78:	bf00      	nop
 8010c7a:	3708      	adds	r7, #8
 8010c7c:	46bd      	mov	sp, r7
 8010c7e:	bd80      	pop	{r7, pc}
 8010c80:	20000884 	.word	0x20000884

08010c84 <HAL_SUBGHZ_HeaderValidCallback>:

void HAL_SUBGHZ_HeaderValidCallback(SUBGHZ_HandleTypeDef *hsubghz)
{
 8010c84:	b580      	push	{r7, lr}
 8010c86:	b082      	sub	sp, #8
 8010c88:	af00      	add	r7, sp, #0
 8010c8a:	6078      	str	r0, [r7, #4]
    RadioOnDioIrqCb( IRQ_HEADER_VALID );
 8010c8c:	4b03      	ldr	r3, [pc, #12]	; (8010c9c <HAL_SUBGHZ_HeaderValidCallback+0x18>)
 8010c8e:	681b      	ldr	r3, [r3, #0]
 8010c90:	2010      	movs	r0, #16
 8010c92:	4798      	blx	r3
}
 8010c94:	bf00      	nop
 8010c96:	3708      	adds	r7, #8
 8010c98:	46bd      	mov	sp, r7
 8010c9a:	bd80      	pop	{r7, pc}
 8010c9c:	20000884 	.word	0x20000884

08010ca0 <Radio_SMPS_Set>:

static void Radio_SMPS_Set(uint8_t level)
{
 8010ca0:	b580      	push	{r7, lr}
 8010ca2:	b084      	sub	sp, #16
 8010ca4:	af00      	add	r7, sp, #0
 8010ca6:	4603      	mov	r3, r0
 8010ca8:	71fb      	strb	r3, [r7, #7]
  if ( 1U == RBI_IsDCDC() )
 8010caa:	f7f4 ff02 	bl	8005ab2 <RBI_IsDCDC>
 8010cae:	4603      	mov	r3, r0
 8010cb0:	2b01      	cmp	r3, #1
 8010cb2:	d112      	bne.n	8010cda <Radio_SMPS_Set+0x3a>
  {
    uint8_t modReg;
    modReg= SUBGRF_ReadRegister(SUBGHZ_SMPSC2R);
 8010cb4:	f640 1023 	movw	r0, #2339	; 0x923
 8010cb8:	f7ff fe9c 	bl	80109f4 <SUBGRF_ReadRegister>
 8010cbc:	4603      	mov	r3, r0
 8010cbe:	73fb      	strb	r3, [r7, #15]
    modReg&= (~SMPS_DRV_MASK);
 8010cc0:	7bfb      	ldrb	r3, [r7, #15]
 8010cc2:	f023 0306 	bic.w	r3, r3, #6
 8010cc6:	73fb      	strb	r3, [r7, #15]
    SUBGRF_WriteRegister(SUBGHZ_SMPSC2R, modReg | level);
 8010cc8:	7bfa      	ldrb	r2, [r7, #15]
 8010cca:	79fb      	ldrb	r3, [r7, #7]
 8010ccc:	4313      	orrs	r3, r2
 8010cce:	b2db      	uxtb	r3, r3
 8010cd0:	4619      	mov	r1, r3
 8010cd2:	f640 1023 	movw	r0, #2339	; 0x923
 8010cd6:	f7ff fe79 	bl	80109cc <SUBGRF_WriteRegister>
  }
}
 8010cda:	bf00      	nop
 8010cdc:	3710      	adds	r7, #16
 8010cde:	46bd      	mov	sp, r7
 8010ce0:	bd80      	pop	{r7, pc}
	...

08010ce4 <UTIL_ADV_TRACE_Init>:

/** @addtogroup ADV_TRACE_exported_function
 *  @{
 */
UTIL_ADV_TRACE_Status_t UTIL_ADV_TRACE_Init(void)
{
 8010ce4:	b580      	push	{r7, lr}
 8010ce6:	af00      	add	r7, sp, #0
  /* initialize the Ptr for Read/Write */
  (void)UTIL_ADV_TRACE_MEMSET8(&ADV_TRACE_Ctx, 0x0, sizeof(ADV_TRACE_Context));
 8010ce8:	2218      	movs	r2, #24
 8010cea:	2100      	movs	r1, #0
 8010cec:	4807      	ldr	r0, [pc, #28]	; (8010d0c <UTIL_ADV_TRACE_Init+0x28>)
 8010cee:	f000 fb3b 	bl	8011368 <UTIL_MEM_set_8>
  (void)UTIL_ADV_TRACE_MEMSET8(&ADV_TRACE_Buffer, 0x0, sizeof(ADV_TRACE_Buffer));
 8010cf2:	f44f 7200 	mov.w	r2, #512	; 0x200
 8010cf6:	2100      	movs	r1, #0
 8010cf8:	4805      	ldr	r0, [pc, #20]	; (8010d10 <UTIL_ADV_TRACE_Init+0x2c>)
 8010cfa:	f000 fb35 	bl	8011368 <UTIL_MEM_set_8>
#endif
  /* Allocate Lock resource */
  UTIL_ADV_TRACE_INIT_CRITICAL_SECTION();
  
  /* Initialize the Low Level interface */  
  return UTIL_TraceDriver.Init(TRACE_TxCpltCallback);
 8010cfe:	4b05      	ldr	r3, [pc, #20]	; (8010d14 <UTIL_ADV_TRACE_Init+0x30>)
 8010d00:	681b      	ldr	r3, [r3, #0]
 8010d02:	4805      	ldr	r0, [pc, #20]	; (8010d18 <UTIL_ADV_TRACE_Init+0x34>)
 8010d04:	4798      	blx	r3
 8010d06:	4603      	mov	r3, r0
}
 8010d08:	4618      	mov	r0, r3
 8010d0a:	bd80      	pop	{r7, pc}
 8010d0c:	20000888 	.word	0x20000888
 8010d10:	200008a0 	.word	0x200008a0
 8010d14:	08013220 	.word	0x08013220
 8010d18:	08010f5d 	.word	0x08010f5d

08010d1c <UTIL_ADV_TRACE_COND_FSend>:
  return UTIL_TraceDriver.StartRx(UserCallback);
}

#if defined(UTIL_ADV_TRACE_CONDITIONNAL)
UTIL_ADV_TRACE_Status_t UTIL_ADV_TRACE_COND_FSend(uint32_t VerboseLevel, uint32_t Region, uint32_t TimeStampState, const char *strFormat, ...)
{
 8010d1c:	b408      	push	{r3}
 8010d1e:	b580      	push	{r7, lr}
 8010d20:	b08d      	sub	sp, #52	; 0x34
 8010d22:	af00      	add	r7, sp, #0
 8010d24:	60f8      	str	r0, [r7, #12]
 8010d26:	60b9      	str	r1, [r7, #8]
 8010d28:	607a      	str	r2, [r7, #4]
  va_list vaArgs;
#if defined(UTIL_ADV_TRACE_UNCHUNK_MODE)
  uint8_t buf[UTIL_ADV_TRACE_TMP_MAX_TIMESTMAP_SIZE];
  uint16_t timestamp_size = 0u;
 8010d2a:	2300      	movs	r3, #0
 8010d2c:	82fb      	strh	r3, [r7, #22]
  uint16_t writepos;
  uint16_t idx;
#else
  uint8_t buf[UTIL_ADV_TRACE_TMP_BUF_SIZE+UTIL_ADV_TRACE_TMP_MAX_TIMESTMAP_SIZE];
#endif
  uint16_t buff_size = 0u;
 8010d2e:	2300      	movs	r3, #0
 8010d30:	85bb      	strh	r3, [r7, #44]	; 0x2c

  /* check verbose level */
  if (!( ADV_TRACE_Ctx.CurrentVerboseLevel >= VerboseLevel))
 8010d32:	4b38      	ldr	r3, [pc, #224]	; (8010e14 <UTIL_ADV_TRACE_COND_FSend+0xf8>)
 8010d34:	7a1b      	ldrb	r3, [r3, #8]
 8010d36:	461a      	mov	r2, r3
 8010d38:	68fb      	ldr	r3, [r7, #12]
 8010d3a:	4293      	cmp	r3, r2
 8010d3c:	d902      	bls.n	8010d44 <UTIL_ADV_TRACE_COND_FSend+0x28>
  {
    return UTIL_ADV_TRACE_GIVEUP;
 8010d3e:	f06f 0304 	mvn.w	r3, #4
 8010d42:	e05f      	b.n	8010e04 <UTIL_ADV_TRACE_COND_FSend+0xe8>
  }

  if(( Region & ADV_TRACE_Ctx.RegionMask) != Region)
 8010d44:	4b33      	ldr	r3, [pc, #204]	; (8010e14 <UTIL_ADV_TRACE_COND_FSend+0xf8>)
 8010d46:	68da      	ldr	r2, [r3, #12]
 8010d48:	68bb      	ldr	r3, [r7, #8]
 8010d4a:	4013      	ands	r3, r2
 8010d4c:	68ba      	ldr	r2, [r7, #8]
 8010d4e:	429a      	cmp	r2, r3
 8010d50:	d002      	beq.n	8010d58 <UTIL_ADV_TRACE_COND_FSend+0x3c>
  {
    return UTIL_ADV_TRACE_REGIONMASKED;
 8010d52:	f06f 0305 	mvn.w	r3, #5
 8010d56:	e055      	b.n	8010e04 <UTIL_ADV_TRACE_COND_FSend+0xe8>
  }

#if defined(UTIL_ADV_TRACE_UNCHUNK_MODE)
  if((ADV_TRACE_Ctx.timestamp_func != NULL) && (TimeStampState != 0u))
 8010d58:	4b2e      	ldr	r3, [pc, #184]	; (8010e14 <UTIL_ADV_TRACE_COND_FSend+0xf8>)
 8010d5a:	685b      	ldr	r3, [r3, #4]
 8010d5c:	2b00      	cmp	r3, #0
 8010d5e:	d00a      	beq.n	8010d76 <UTIL_ADV_TRACE_COND_FSend+0x5a>
 8010d60:	687b      	ldr	r3, [r7, #4]
 8010d62:	2b00      	cmp	r3, #0
 8010d64:	d007      	beq.n	8010d76 <UTIL_ADV_TRACE_COND_FSend+0x5a>
  {
    ADV_TRACE_Ctx.timestamp_func(buf,&timestamp_size);
 8010d66:	4b2b      	ldr	r3, [pc, #172]	; (8010e14 <UTIL_ADV_TRACE_COND_FSend+0xf8>)
 8010d68:	685b      	ldr	r3, [r3, #4]
 8010d6a:	f107 0116 	add.w	r1, r7, #22
 8010d6e:	f107 0218 	add.w	r2, r7, #24
 8010d72:	4610      	mov	r0, r2
 8010d74:	4798      	blx	r3
  }

  va_start( vaArgs, strFormat);
 8010d76:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8010d7a:	62bb      	str	r3, [r7, #40]	; 0x28
  buff_size =(uint16_t)UTIL_ADV_TRACE_VSNPRINTF((char *)sztmp,UTIL_ADV_TRACE_TMP_BUF_SIZE, strFormat, vaArgs);
 8010d7c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010d7e:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8010d80:	f44f 7180 	mov.w	r1, #256	; 0x100
 8010d84:	4824      	ldr	r0, [pc, #144]	; (8010e18 <UTIL_ADV_TRACE_COND_FSend+0xfc>)
 8010d86:	f001 f915 	bl	8011fb4 <tiny_vsnprintf_like>
 8010d8a:	4603      	mov	r3, r0
 8010d8c:	85bb      	strh	r3, [r7, #44]	; 0x2c

  TRACE_Lock();
 8010d8e:	f000 f9e5 	bl	801115c <TRACE_Lock>

  /* if allocation is ok, write data into the buffer */
  if (TRACE_AllocateBufer((buff_size+timestamp_size),&writepos) != -1)
 8010d92:	8afa      	ldrh	r2, [r7, #22]
 8010d94:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 8010d96:	4413      	add	r3, r2
 8010d98:	b29b      	uxth	r3, r3
 8010d9a:	f107 0214 	add.w	r2, r7, #20
 8010d9e:	4611      	mov	r1, r2
 8010da0:	4618      	mov	r0, r3
 8010da2:	f000 f95f 	bl	8011064 <TRACE_AllocateBufer>
 8010da6:	4603      	mov	r3, r0
 8010da8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8010dac:	d026      	beq.n	8010dfc <UTIL_ADV_TRACE_COND_FSend+0xe0>
    }
    UTIL_ADV_TRACE_EXIT_CRITICAL_SECTION();
#endif

    /* copy the timestamp */
    for (idx = 0u; idx < timestamp_size; idx++)
 8010dae:	2300      	movs	r3, #0
 8010db0:	85fb      	strh	r3, [r7, #46]	; 0x2e
 8010db2:	e00f      	b.n	8010dd4 <UTIL_ADV_TRACE_COND_FSend+0xb8>
    {
      ADV_TRACE_Buffer[writepos] = buf[idx];
 8010db4:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8010db6:	8aba      	ldrh	r2, [r7, #20]
 8010db8:	f107 0130 	add.w	r1, r7, #48	; 0x30
 8010dbc:	440b      	add	r3, r1
 8010dbe:	f813 1c18 	ldrb.w	r1, [r3, #-24]
 8010dc2:	4b16      	ldr	r3, [pc, #88]	; (8010e1c <UTIL_ADV_TRACE_COND_FSend+0x100>)
 8010dc4:	5499      	strb	r1, [r3, r2]
      writepos = writepos + 1u;
 8010dc6:	8abb      	ldrh	r3, [r7, #20]
 8010dc8:	3301      	adds	r3, #1
 8010dca:	b29b      	uxth	r3, r3
 8010dcc:	82bb      	strh	r3, [r7, #20]
    for (idx = 0u; idx < timestamp_size; idx++)
 8010dce:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8010dd0:	3301      	adds	r3, #1
 8010dd2:	85fb      	strh	r3, [r7, #46]	; 0x2e
 8010dd4:	8afb      	ldrh	r3, [r7, #22]
 8010dd6:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 8010dd8:	429a      	cmp	r2, r3
 8010dda:	d3eb      	bcc.n	8010db4 <UTIL_ADV_TRACE_COND_FSend+0x98>
    }

    /* copy the data */
    (void)UTIL_ADV_TRACE_VSNPRINTF((char *)(&ADV_TRACE_Buffer[writepos]), UTIL_ADV_TRACE_TMP_BUF_SIZE, strFormat, vaArgs);
 8010ddc:	8abb      	ldrh	r3, [r7, #20]
 8010dde:	461a      	mov	r2, r3
 8010de0:	4b0e      	ldr	r3, [pc, #56]	; (8010e1c <UTIL_ADV_TRACE_COND_FSend+0x100>)
 8010de2:	18d0      	adds	r0, r2, r3
 8010de4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010de6:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8010de8:	f44f 7180 	mov.w	r1, #256	; 0x100
 8010dec:	f001 f8e2 	bl	8011fb4 <tiny_vsnprintf_like>
    va_end(vaArgs);

    TRACE_UnLock();
 8010df0:	f000 f9d0 	bl	8011194 <TRACE_UnLock>

    return TRACE_Send();
 8010df4:	f000 f832 	bl	8010e5c <TRACE_Send>
 8010df8:	4603      	mov	r3, r0
 8010dfa:	e003      	b.n	8010e04 <UTIL_ADV_TRACE_COND_FSend+0xe8>
  }

  va_end(vaArgs);
  TRACE_UnLock();
 8010dfc:	f000 f9ca 	bl	8011194 <TRACE_UnLock>
    ADV_TRACE_Ctx.OverRunStatus = TRACE_OVERRUN_INDICATION;
  }
  UTIL_ADV_TRACE_EXIT_CRITICAL_SECTION();
#endif

  return UTIL_ADV_TRACE_MEM_FULL;
 8010e00:	f06f 0302 	mvn.w	r3, #2
  buff_size+=(uint16_t)UTIL_ADV_TRACE_VSNPRINTF((char *)(buf + buff_size), UTIL_ADV_TRACE_TMP_BUF_SIZE, strFormat, vaArgs);
  va_end(vaArgs);

  return UTIL_ADV_TRACE_Send(buf, buff_size);
#endif
}
 8010e04:	4618      	mov	r0, r3
 8010e06:	3734      	adds	r7, #52	; 0x34
 8010e08:	46bd      	mov	sp, r7
 8010e0a:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8010e0e:	b001      	add	sp, #4
 8010e10:	4770      	bx	lr
 8010e12:	bf00      	nop
 8010e14:	20000888 	.word	0x20000888
 8010e18:	20000aa0 	.word	0x20000aa0
 8010e1c:	200008a0 	.word	0x200008a0

08010e20 <UTIL_ADV_TRACE_RegisterTimeStampFunction>:
}
#endif

#if defined(UTIL_ADV_TRACE_CONDITIONNAL)
void UTIL_ADV_TRACE_RegisterTimeStampFunction(cb_timestamp *cb)
{
 8010e20:	b480      	push	{r7}
 8010e22:	b083      	sub	sp, #12
 8010e24:	af00      	add	r7, sp, #0
 8010e26:	6078      	str	r0, [r7, #4]
	ADV_TRACE_Ctx.timestamp_func = *cb;
 8010e28:	4a03      	ldr	r2, [pc, #12]	; (8010e38 <UTIL_ADV_TRACE_RegisterTimeStampFunction+0x18>)
 8010e2a:	687b      	ldr	r3, [r7, #4]
 8010e2c:	6053      	str	r3, [r2, #4]
}
 8010e2e:	bf00      	nop
 8010e30:	370c      	adds	r7, #12
 8010e32:	46bd      	mov	sp, r7
 8010e34:	bc80      	pop	{r7}
 8010e36:	4770      	bx	lr
 8010e38:	20000888 	.word	0x20000888

08010e3c <UTIL_ADV_TRACE_SetVerboseLevel>:

void UTIL_ADV_TRACE_SetVerboseLevel(uint8_t Level)
{
 8010e3c:	b480      	push	{r7}
 8010e3e:	b083      	sub	sp, #12
 8010e40:	af00      	add	r7, sp, #0
 8010e42:	4603      	mov	r3, r0
 8010e44:	71fb      	strb	r3, [r7, #7]
	ADV_TRACE_Ctx.CurrentVerboseLevel = Level;
 8010e46:	4a04      	ldr	r2, [pc, #16]	; (8010e58 <UTIL_ADV_TRACE_SetVerboseLevel+0x1c>)
 8010e48:	79fb      	ldrb	r3, [r7, #7]
 8010e4a:	7213      	strb	r3, [r2, #8]
}
 8010e4c:	bf00      	nop
 8010e4e:	370c      	adds	r7, #12
 8010e50:	46bd      	mov	sp, r7
 8010e52:	bc80      	pop	{r7}
 8010e54:	4770      	bx	lr
 8010e56:	bf00      	nop
 8010e58:	20000888 	.word	0x20000888

08010e5c <TRACE_Send>:
/**
  * @brief send the data of the trace to low layer
  * @retval Status based on @ref UTIL_ADV_TRACE_Status_t
  */
static UTIL_ADV_TRACE_Status_t TRACE_Send(void)
{
 8010e5c:	b580      	push	{r7, lr}
 8010e5e:	b088      	sub	sp, #32
 8010e60:	af00      	add	r7, sp, #0
  UTIL_ADV_TRACE_Status_t ret = UTIL_ADV_TRACE_OK;  
 8010e62:	2300      	movs	r3, #0
 8010e64:	77fb      	strb	r3, [r7, #31]
  uint8_t *ptr = NULL;
 8010e66:	2300      	movs	r3, #0
 8010e68:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8010e6a:	f3ef 8310 	mrs	r3, PRIMASK
 8010e6e:	613b      	str	r3, [r7, #16]
  return(result);
 8010e70:	693b      	ldr	r3, [r7, #16]
  
  UTIL_ADV_TRACE_ENTER_CRITICAL_SECTION();  
 8010e72:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 8010e74:	b672      	cpsid	i
  
  if(TRACE_IsLocked() == 0u)
 8010e76:	f000 f9a9 	bl	80111cc <TRACE_IsLocked>
 8010e7a:	4603      	mov	r3, r0
 8010e7c:	2b00      	cmp	r3, #0
 8010e7e:	d15c      	bne.n	8010f3a <TRACE_Send+0xde>
  {
    TRACE_Lock();
 8010e80:	f000 f96c 	bl	801115c <TRACE_Lock>
	    UTIL_ADV_TRACE_DEBUG("\n--TRACE_Send overrun(%d)--\n", ADV_TRACE_Ctx.TraceSentSize);
	    return UTIL_TraceDriver.Send(ptr, ADV_TRACE_Ctx.TraceSentSize);
	}
#endif

    if (ADV_TRACE_Ctx.TraceRdPtr != ADV_TRACE_Ctx.TraceWrPtr)
 8010e84:	4b32      	ldr	r3, [pc, #200]	; (8010f50 <TRACE_Send+0xf4>)
 8010e86:	8a1a      	ldrh	r2, [r3, #16]
 8010e88:	4b31      	ldr	r3, [pc, #196]	; (8010f50 <TRACE_Send+0xf4>)
 8010e8a:	8a5b      	ldrh	r3, [r3, #18]
 8010e8c:	429a      	cmp	r2, r3
 8010e8e:	d04c      	beq.n	8010f2a <TRACE_Send+0xce>
    {
#ifdef UTIL_ADV_TRACE_UNCHUNK_MODE
   	  if(TRACE_UNCHUNK_DETECTED == ADV_TRACE_Ctx.unchunk_status)
 8010e90:	4b2f      	ldr	r3, [pc, #188]	; (8010f50 <TRACE_Send+0xf4>)
 8010e92:	789b      	ldrb	r3, [r3, #2]
 8010e94:	2b01      	cmp	r3, #1
 8010e96:	d117      	bne.n	8010ec8 <TRACE_Send+0x6c>
   	  {
        ADV_TRACE_Ctx.TraceSentSize = (uint16_t)(ADV_TRACE_Ctx.unchunk_enabled - ADV_TRACE_Ctx.TraceRdPtr);
 8010e98:	4b2d      	ldr	r3, [pc, #180]	; (8010f50 <TRACE_Send+0xf4>)
 8010e9a:	881a      	ldrh	r2, [r3, #0]
 8010e9c:	4b2c      	ldr	r3, [pc, #176]	; (8010f50 <TRACE_Send+0xf4>)
 8010e9e:	8a1b      	ldrh	r3, [r3, #16]
 8010ea0:	1ad3      	subs	r3, r2, r3
 8010ea2:	b29a      	uxth	r2, r3
 8010ea4:	4b2a      	ldr	r3, [pc, #168]	; (8010f50 <TRACE_Send+0xf4>)
 8010ea6:	829a      	strh	r2, [r3, #20]
        ADV_TRACE_Ctx.unchunk_status = TRACE_UNCHUNK_TRANSFER;
 8010ea8:	4b29      	ldr	r3, [pc, #164]	; (8010f50 <TRACE_Send+0xf4>)
 8010eaa:	2202      	movs	r2, #2
 8010eac:	709a      	strb	r2, [r3, #2]
        ADV_TRACE_Ctx.unchunk_enabled = 0;
 8010eae:	4b28      	ldr	r3, [pc, #160]	; (8010f50 <TRACE_Send+0xf4>)
 8010eb0:	2200      	movs	r2, #0
 8010eb2:	801a      	strh	r2, [r3, #0]
        
        UTIL_ADV_TRACE_DEBUG("\nTRACE_TxCpltCallback::unchunk start(%d,%d)\n",ADV_TRACE_Ctx.unchunk_enabled, ADV_TRACE_Ctx.TraceRdPtr);
        
        if (0u == ADV_TRACE_Ctx.TraceSentSize)
 8010eb4:	4b26      	ldr	r3, [pc, #152]	; (8010f50 <TRACE_Send+0xf4>)
 8010eb6:	8a9b      	ldrh	r3, [r3, #20]
 8010eb8:	2b00      	cmp	r3, #0
 8010eba:	d105      	bne.n	8010ec8 <TRACE_Send+0x6c>
        {
          ADV_TRACE_Ctx.unchunk_status = TRACE_UNCHUNK_NONE;
 8010ebc:	4b24      	ldr	r3, [pc, #144]	; (8010f50 <TRACE_Send+0xf4>)
 8010ebe:	2200      	movs	r2, #0
 8010ec0:	709a      	strb	r2, [r3, #2]
          ADV_TRACE_Ctx.TraceRdPtr = 0;
 8010ec2:	4b23      	ldr	r3, [pc, #140]	; (8010f50 <TRACE_Send+0xf4>)
 8010ec4:	2200      	movs	r2, #0
 8010ec6:	821a      	strh	r2, [r3, #16]
        }
   	  }
      
   	  if(TRACE_UNCHUNK_NONE == ADV_TRACE_Ctx.unchunk_status)
 8010ec8:	4b21      	ldr	r3, [pc, #132]	; (8010f50 <TRACE_Send+0xf4>)
 8010eca:	789b      	ldrb	r3, [r3, #2]
 8010ecc:	2b00      	cmp	r3, #0
 8010ece:	d115      	bne.n	8010efc <TRACE_Send+0xa0>
   	  {
#endif
   	    if (ADV_TRACE_Ctx.TraceWrPtr > ADV_TRACE_Ctx.TraceRdPtr)
 8010ed0:	4b1f      	ldr	r3, [pc, #124]	; (8010f50 <TRACE_Send+0xf4>)
 8010ed2:	8a5a      	ldrh	r2, [r3, #18]
 8010ed4:	4b1e      	ldr	r3, [pc, #120]	; (8010f50 <TRACE_Send+0xf4>)
 8010ed6:	8a1b      	ldrh	r3, [r3, #16]
 8010ed8:	429a      	cmp	r2, r3
 8010eda:	d908      	bls.n	8010eee <TRACE_Send+0x92>
        {
   	    	ADV_TRACE_Ctx.TraceSentSize = ADV_TRACE_Ctx.TraceWrPtr - ADV_TRACE_Ctx.TraceRdPtr;
 8010edc:	4b1c      	ldr	r3, [pc, #112]	; (8010f50 <TRACE_Send+0xf4>)
 8010ede:	8a5a      	ldrh	r2, [r3, #18]
 8010ee0:	4b1b      	ldr	r3, [pc, #108]	; (8010f50 <TRACE_Send+0xf4>)
 8010ee2:	8a1b      	ldrh	r3, [r3, #16]
 8010ee4:	1ad3      	subs	r3, r2, r3
 8010ee6:	b29a      	uxth	r2, r3
 8010ee8:	4b19      	ldr	r3, [pc, #100]	; (8010f50 <TRACE_Send+0xf4>)
 8010eea:	829a      	strh	r2, [r3, #20]
 8010eec:	e006      	b.n	8010efc <TRACE_Send+0xa0>
        }
        else  /* TraceRdPtr > TraceWrPtr */
        {
        	ADV_TRACE_Ctx.TraceSentSize = UTIL_ADV_TRACE_FIFO_SIZE - ADV_TRACE_Ctx.TraceRdPtr;
 8010eee:	4b18      	ldr	r3, [pc, #96]	; (8010f50 <TRACE_Send+0xf4>)
 8010ef0:	8a1b      	ldrh	r3, [r3, #16]
 8010ef2:	f5c3 7300 	rsb	r3, r3, #512	; 0x200
 8010ef6:	b29a      	uxth	r2, r3
 8010ef8:	4b15      	ldr	r3, [pc, #84]	; (8010f50 <TRACE_Send+0xf4>)
 8010efa:	829a      	strh	r2, [r3, #20]

        }
#ifdef UTIL_ADV_TRACE_UNCHUNK_MODE
      }
#endif
      ptr = &ADV_TRACE_Buffer[ADV_TRACE_Ctx.TraceRdPtr];
 8010efc:	4b14      	ldr	r3, [pc, #80]	; (8010f50 <TRACE_Send+0xf4>)
 8010efe:	8a1b      	ldrh	r3, [r3, #16]
 8010f00:	461a      	mov	r2, r3
 8010f02:	4b14      	ldr	r3, [pc, #80]	; (8010f54 <TRACE_Send+0xf8>)
 8010f04:	4413      	add	r3, r2
 8010f06:	61bb      	str	r3, [r7, #24]
 8010f08:	697b      	ldr	r3, [r7, #20]
 8010f0a:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8010f0c:	68fb      	ldr	r3, [r7, #12]
 8010f0e:	f383 8810 	msr	PRIMASK, r3

      UTIL_ADV_TRACE_EXIT_CRITICAL_SECTION();
      UTIL_ADV_TRACE_PreSendHook(); 
 8010f12:	f7f3 fbb1 	bl	8004678 <UTIL_ADV_TRACE_PreSendHook>

      UTIL_ADV_TRACE_DEBUG("\n--TRACE_Send(%d-%d)--\n",ADV_TRACE_Ctx.TraceRdPtr, ADV_TRACE_Ctx.TraceSentSize);
      ret = UTIL_TraceDriver.Send(ptr, ADV_TRACE_Ctx.TraceSentSize);
 8010f16:	4b10      	ldr	r3, [pc, #64]	; (8010f58 <TRACE_Send+0xfc>)
 8010f18:	68db      	ldr	r3, [r3, #12]
 8010f1a:	4a0d      	ldr	r2, [pc, #52]	; (8010f50 <TRACE_Send+0xf4>)
 8010f1c:	8a92      	ldrh	r2, [r2, #20]
 8010f1e:	4611      	mov	r1, r2
 8010f20:	69b8      	ldr	r0, [r7, #24]
 8010f22:	4798      	blx	r3
 8010f24:	4603      	mov	r3, r0
 8010f26:	77fb      	strb	r3, [r7, #31]
 8010f28:	e00c      	b.n	8010f44 <TRACE_Send+0xe8>
    }
    else
    {
      TRACE_UnLock();
 8010f2a:	f000 f933 	bl	8011194 <TRACE_UnLock>
 8010f2e:	697b      	ldr	r3, [r7, #20]
 8010f30:	60bb      	str	r3, [r7, #8]
 8010f32:	68bb      	ldr	r3, [r7, #8]
 8010f34:	f383 8810 	msr	PRIMASK, r3
 8010f38:	e004      	b.n	8010f44 <TRACE_Send+0xe8>
 8010f3a:	697b      	ldr	r3, [r7, #20]
 8010f3c:	607b      	str	r3, [r7, #4]
 8010f3e:	687b      	ldr	r3, [r7, #4]
 8010f40:	f383 8810 	msr	PRIMASK, r3
  else
  {
    UTIL_ADV_TRACE_EXIT_CRITICAL_SECTION();  
  }
  
  return ret;
 8010f44:	f997 301f 	ldrsb.w	r3, [r7, #31]
}
 8010f48:	4618      	mov	r0, r3
 8010f4a:	3720      	adds	r7, #32
 8010f4c:	46bd      	mov	sp, r7
 8010f4e:	bd80      	pop	{r7, pc}
 8010f50:	20000888 	.word	0x20000888
 8010f54:	200008a0 	.word	0x200008a0
 8010f58:	08013220 	.word	0x08013220

08010f5c <TRACE_TxCpltCallback>:
  * @brief Tx callback called by the low layer level to inform a transfer complete
  * @param Ptr pointer not used only for HAL compatibility
  * @retval none
  */
static void TRACE_TxCpltCallback(void *Ptr)
{ 
 8010f5c:	b580      	push	{r7, lr}
 8010f5e:	b086      	sub	sp, #24
 8010f60:	af00      	add	r7, sp, #0
 8010f62:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8010f64:	f3ef 8310 	mrs	r3, PRIMASK
 8010f68:	613b      	str	r3, [r7, #16]
  return(result);
 8010f6a:	693b      	ldr	r3, [r7, #16]
  UTIL_ADV_TRACE_ENTER_CRITICAL_SECTION();
 8010f6c:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 8010f6e:	b672      	cpsid	i
    ADV_TRACE_Ctx.TraceSentSize = 0u;
  }
#endif
  
#if defined(UTIL_ADV_TRACE_UNCHUNK_MODE)
  if(TRACE_UNCHUNK_TRANSFER == ADV_TRACE_Ctx.unchunk_status)
 8010f70:	4b39      	ldr	r3, [pc, #228]	; (8011058 <TRACE_TxCpltCallback+0xfc>)
 8010f72:	789b      	ldrb	r3, [r3, #2]
 8010f74:	2b02      	cmp	r3, #2
 8010f76:	d106      	bne.n	8010f86 <TRACE_TxCpltCallback+0x2a>
  {
	  ADV_TRACE_Ctx.unchunk_status = TRACE_UNCHUNK_NONE;
 8010f78:	4b37      	ldr	r3, [pc, #220]	; (8011058 <TRACE_TxCpltCallback+0xfc>)
 8010f7a:	2200      	movs	r2, #0
 8010f7c:	709a      	strb	r2, [r3, #2]
	  ADV_TRACE_Ctx.TraceRdPtr = 0;
 8010f7e:	4b36      	ldr	r3, [pc, #216]	; (8011058 <TRACE_TxCpltCallback+0xfc>)
 8010f80:	2200      	movs	r2, #0
 8010f82:	821a      	strh	r2, [r3, #16]
 8010f84:	e00a      	b.n	8010f9c <TRACE_TxCpltCallback+0x40>
	  UTIL_ADV_TRACE_DEBUG("\nTRACE_TxCpltCallback::unchunk complete\n");
  }
  else
  {
	  ADV_TRACE_Ctx.TraceRdPtr = (ADV_TRACE_Ctx.TraceRdPtr + ADV_TRACE_Ctx.TraceSentSize) % UTIL_ADV_TRACE_FIFO_SIZE;
 8010f86:	4b34      	ldr	r3, [pc, #208]	; (8011058 <TRACE_TxCpltCallback+0xfc>)
 8010f88:	8a1a      	ldrh	r2, [r3, #16]
 8010f8a:	4b33      	ldr	r3, [pc, #204]	; (8011058 <TRACE_TxCpltCallback+0xfc>)
 8010f8c:	8a9b      	ldrh	r3, [r3, #20]
 8010f8e:	4413      	add	r3, r2
 8010f90:	b29b      	uxth	r3, r3
 8010f92:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8010f96:	b29a      	uxth	r2, r3
 8010f98:	4b2f      	ldr	r3, [pc, #188]	; (8011058 <TRACE_TxCpltCallback+0xfc>)
 8010f9a:	821a      	strh	r2, [r3, #16]
		UTIL_TraceDriver.Send(ptr, ADV_TRACE_Ctx.TraceSentSize);
    return;
	}
#endif
  
  if((ADV_TRACE_Ctx.TraceRdPtr != ADV_TRACE_Ctx.TraceWrPtr) && (1u == ADV_TRACE_Ctx.TraceLock))
 8010f9c:	4b2e      	ldr	r3, [pc, #184]	; (8011058 <TRACE_TxCpltCallback+0xfc>)
 8010f9e:	8a1a      	ldrh	r2, [r3, #16]
 8010fa0:	4b2d      	ldr	r3, [pc, #180]	; (8011058 <TRACE_TxCpltCallback+0xfc>)
 8010fa2:	8a5b      	ldrh	r3, [r3, #18]
 8010fa4:	429a      	cmp	r2, r3
 8010fa6:	d04a      	beq.n	801103e <TRACE_TxCpltCallback+0xe2>
 8010fa8:	4b2b      	ldr	r3, [pc, #172]	; (8011058 <TRACE_TxCpltCallback+0xfc>)
 8010faa:	8adb      	ldrh	r3, [r3, #22]
 8010fac:	2b01      	cmp	r3, #1
 8010fae:	d146      	bne.n	801103e <TRACE_TxCpltCallback+0xe2>
  {
#ifdef UTIL_ADV_TRACE_UNCHUNK_MODE
    if(TRACE_UNCHUNK_DETECTED == ADV_TRACE_Ctx.unchunk_status)
 8010fb0:	4b29      	ldr	r3, [pc, #164]	; (8011058 <TRACE_TxCpltCallback+0xfc>)
 8010fb2:	789b      	ldrb	r3, [r3, #2]
 8010fb4:	2b01      	cmp	r3, #1
 8010fb6:	d117      	bne.n	8010fe8 <TRACE_TxCpltCallback+0x8c>
    {
   		ADV_TRACE_Ctx.TraceSentSize = ADV_TRACE_Ctx.unchunk_enabled - ADV_TRACE_Ctx.TraceRdPtr;
 8010fb8:	4b27      	ldr	r3, [pc, #156]	; (8011058 <TRACE_TxCpltCallback+0xfc>)
 8010fba:	881a      	ldrh	r2, [r3, #0]
 8010fbc:	4b26      	ldr	r3, [pc, #152]	; (8011058 <TRACE_TxCpltCallback+0xfc>)
 8010fbe:	8a1b      	ldrh	r3, [r3, #16]
 8010fc0:	1ad3      	subs	r3, r2, r3
 8010fc2:	b29a      	uxth	r2, r3
 8010fc4:	4b24      	ldr	r3, [pc, #144]	; (8011058 <TRACE_TxCpltCallback+0xfc>)
 8010fc6:	829a      	strh	r2, [r3, #20]
   		ADV_TRACE_Ctx.unchunk_status = TRACE_UNCHUNK_TRANSFER;
 8010fc8:	4b23      	ldr	r3, [pc, #140]	; (8011058 <TRACE_TxCpltCallback+0xfc>)
 8010fca:	2202      	movs	r2, #2
 8010fcc:	709a      	strb	r2, [r3, #2]
   		ADV_TRACE_Ctx.unchunk_enabled = 0;
 8010fce:	4b22      	ldr	r3, [pc, #136]	; (8011058 <TRACE_TxCpltCallback+0xfc>)
 8010fd0:	2200      	movs	r2, #0
 8010fd2:	801a      	strh	r2, [r3, #0]
      
    	UTIL_ADV_TRACE_DEBUG("\nTRACE_TxCpltCallback::unchunk start(%d,%d)\n",ADV_TRACE_Ctx.unchunk_enabled, ADV_TRACE_Ctx.TraceRdPtr);
      
    	if (0u == ADV_TRACE_Ctx.TraceSentSize)
 8010fd4:	4b20      	ldr	r3, [pc, #128]	; (8011058 <TRACE_TxCpltCallback+0xfc>)
 8010fd6:	8a9b      	ldrh	r3, [r3, #20]
 8010fd8:	2b00      	cmp	r3, #0
 8010fda:	d105      	bne.n	8010fe8 <TRACE_TxCpltCallback+0x8c>
      {
        ADV_TRACE_Ctx.unchunk_status = TRACE_UNCHUNK_NONE;
 8010fdc:	4b1e      	ldr	r3, [pc, #120]	; (8011058 <TRACE_TxCpltCallback+0xfc>)
 8010fde:	2200      	movs	r2, #0
 8010fe0:	709a      	strb	r2, [r3, #2]
        ADV_TRACE_Ctx.TraceRdPtr = 0;
 8010fe2:	4b1d      	ldr	r3, [pc, #116]	; (8011058 <TRACE_TxCpltCallback+0xfc>)
 8010fe4:	2200      	movs	r2, #0
 8010fe6:	821a      	strh	r2, [r3, #16]
      }
    }
    
    if(TRACE_UNCHUNK_NONE == ADV_TRACE_Ctx.unchunk_status)
 8010fe8:	4b1b      	ldr	r3, [pc, #108]	; (8011058 <TRACE_TxCpltCallback+0xfc>)
 8010fea:	789b      	ldrb	r3, [r3, #2]
 8010fec:	2b00      	cmp	r3, #0
 8010fee:	d115      	bne.n	801101c <TRACE_TxCpltCallback+0xc0>
    {
#endif
      if (ADV_TRACE_Ctx.TraceWrPtr > ADV_TRACE_Ctx.TraceRdPtr)
 8010ff0:	4b19      	ldr	r3, [pc, #100]	; (8011058 <TRACE_TxCpltCallback+0xfc>)
 8010ff2:	8a5a      	ldrh	r2, [r3, #18]
 8010ff4:	4b18      	ldr	r3, [pc, #96]	; (8011058 <TRACE_TxCpltCallback+0xfc>)
 8010ff6:	8a1b      	ldrh	r3, [r3, #16]
 8010ff8:	429a      	cmp	r2, r3
 8010ffa:	d908      	bls.n	801100e <TRACE_TxCpltCallback+0xb2>
      {
        ADV_TRACE_Ctx.TraceSentSize = ADV_TRACE_Ctx.TraceWrPtr - ADV_TRACE_Ctx.TraceRdPtr;
 8010ffc:	4b16      	ldr	r3, [pc, #88]	; (8011058 <TRACE_TxCpltCallback+0xfc>)
 8010ffe:	8a5a      	ldrh	r2, [r3, #18]
 8011000:	4b15      	ldr	r3, [pc, #84]	; (8011058 <TRACE_TxCpltCallback+0xfc>)
 8011002:	8a1b      	ldrh	r3, [r3, #16]
 8011004:	1ad3      	subs	r3, r2, r3
 8011006:	b29a      	uxth	r2, r3
 8011008:	4b13      	ldr	r3, [pc, #76]	; (8011058 <TRACE_TxCpltCallback+0xfc>)
 801100a:	829a      	strh	r2, [r3, #20]
 801100c:	e006      	b.n	801101c <TRACE_TxCpltCallback+0xc0>
      }
      else  /* TraceRdPtr > TraceWrPtr */
      {
        ADV_TRACE_Ctx.TraceSentSize = UTIL_ADV_TRACE_FIFO_SIZE - ADV_TRACE_Ctx.TraceRdPtr;
 801100e:	4b12      	ldr	r3, [pc, #72]	; (8011058 <TRACE_TxCpltCallback+0xfc>)
 8011010:	8a1b      	ldrh	r3, [r3, #16]
 8011012:	f5c3 7300 	rsb	r3, r3, #512	; 0x200
 8011016:	b29a      	uxth	r2, r3
 8011018:	4b0f      	ldr	r3, [pc, #60]	; (8011058 <TRACE_TxCpltCallback+0xfc>)
 801101a:	829a      	strh	r2, [r3, #20]
 801101c:	697b      	ldr	r3, [r7, #20]
 801101e:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8011020:	68fb      	ldr	r3, [r7, #12]
 8011022:	f383 8810 	msr	PRIMASK, r3
#ifdef UTIL_ADV_TRACE_UNCHUNK_MODE
    }
#endif
    UTIL_ADV_TRACE_EXIT_CRITICAL_SECTION(); 
    UTIL_ADV_TRACE_DEBUG("\n--TRACE_Send(%d-%d)--\n", ADV_TRACE_Ctx.TraceRdPtr, ADV_TRACE_Ctx.TraceSentSize);
    UTIL_TraceDriver.Send(&ADV_TRACE_Buffer[ADV_TRACE_Ctx.TraceRdPtr], ADV_TRACE_Ctx.TraceSentSize);
 8011026:	4b0d      	ldr	r3, [pc, #52]	; (801105c <TRACE_TxCpltCallback+0x100>)
 8011028:	68db      	ldr	r3, [r3, #12]
 801102a:	4a0b      	ldr	r2, [pc, #44]	; (8011058 <TRACE_TxCpltCallback+0xfc>)
 801102c:	8a12      	ldrh	r2, [r2, #16]
 801102e:	4611      	mov	r1, r2
 8011030:	4a0b      	ldr	r2, [pc, #44]	; (8011060 <TRACE_TxCpltCallback+0x104>)
 8011032:	1888      	adds	r0, r1, r2
 8011034:	4a08      	ldr	r2, [pc, #32]	; (8011058 <TRACE_TxCpltCallback+0xfc>)
 8011036:	8a92      	ldrh	r2, [r2, #20]
 8011038:	4611      	mov	r1, r2
 801103a:	4798      	blx	r3
 801103c:	e008      	b.n	8011050 <TRACE_TxCpltCallback+0xf4>
  }
  else
  {
    UTIL_ADV_TRACE_PostSendHook();      
 801103e:	f7f3 fb23 	bl	8004688 <UTIL_ADV_TRACE_PostSendHook>
 8011042:	697b      	ldr	r3, [r7, #20]
 8011044:	60bb      	str	r3, [r7, #8]
 8011046:	68bb      	ldr	r3, [r7, #8]
 8011048:	f383 8810 	msr	PRIMASK, r3
    UTIL_ADV_TRACE_EXIT_CRITICAL_SECTION(); 
    TRACE_UnLock();
 801104c:	f000 f8a2 	bl	8011194 <TRACE_UnLock>
  }
}
 8011050:	bf00      	nop
 8011052:	3718      	adds	r7, #24
 8011054:	46bd      	mov	sp, r7
 8011056:	bd80      	pop	{r7, pc}
 8011058:	20000888 	.word	0x20000888
 801105c:	08013220 	.word	0x08013220
 8011060:	200008a0 	.word	0x200008a0

08011064 <TRACE_AllocateBufer>:
  * @param  Size to allocate within fifo
  * @param  Pos position within the fifo
  * @retval write position inside the buffer is -1 no space available.
  */
static int16_t TRACE_AllocateBufer(uint16_t Size, uint16_t *Pos)
{
 8011064:	b480      	push	{r7}
 8011066:	b087      	sub	sp, #28
 8011068:	af00      	add	r7, sp, #0
 801106a:	4603      	mov	r3, r0
 801106c:	6039      	str	r1, [r7, #0]
 801106e:	80fb      	strh	r3, [r7, #6]
  uint16_t freesize;
  int16_t ret = -1;
 8011070:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8011074:	82bb      	strh	r3, [r7, #20]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8011076:	f3ef 8310 	mrs	r3, PRIMASK
 801107a:	60fb      	str	r3, [r7, #12]
  return(result);
 801107c:	68fb      	ldr	r3, [r7, #12]

  UTIL_ADV_TRACE_ENTER_CRITICAL_SECTION();
 801107e:	613b      	str	r3, [r7, #16]
  __ASM volatile ("cpsid i" : : : "memory");
 8011080:	b672      	cpsid	i

  if (ADV_TRACE_Ctx.TraceWrPtr == ADV_TRACE_Ctx.TraceRdPtr)
 8011082:	4b35      	ldr	r3, [pc, #212]	; (8011158 <TRACE_AllocateBufer+0xf4>)
 8011084:	8a5a      	ldrh	r2, [r3, #18]
 8011086:	4b34      	ldr	r3, [pc, #208]	; (8011158 <TRACE_AllocateBufer+0xf4>)
 8011088:	8a1b      	ldrh	r3, [r3, #16]
 801108a:	429a      	cmp	r2, r3
 801108c:	d11b      	bne.n	80110c6 <TRACE_AllocateBufer+0x62>
  {
#ifdef UTIL_ADV_TRACE_UNCHUNK_MODE
    freesize = (uint16_t)(UTIL_ADV_TRACE_FIFO_SIZE - ADV_TRACE_Ctx.TraceWrPtr);
 801108e:	4b32      	ldr	r3, [pc, #200]	; (8011158 <TRACE_AllocateBufer+0xf4>)
 8011090:	8a5b      	ldrh	r3, [r3, #18]
 8011092:	f5c3 7300 	rsb	r3, r3, #512	; 0x200
 8011096:	82fb      	strh	r3, [r7, #22]
    if((Size >= freesize) && (ADV_TRACE_Ctx.TraceRdPtr > Size))
 8011098:	88fa      	ldrh	r2, [r7, #6]
 801109a:	8afb      	ldrh	r3, [r7, #22]
 801109c:	429a      	cmp	r2, r3
 801109e:	d33a      	bcc.n	8011116 <TRACE_AllocateBufer+0xb2>
 80110a0:	4b2d      	ldr	r3, [pc, #180]	; (8011158 <TRACE_AllocateBufer+0xf4>)
 80110a2:	8a1b      	ldrh	r3, [r3, #16]
 80110a4:	88fa      	ldrh	r2, [r7, #6]
 80110a6:	429a      	cmp	r2, r3
 80110a8:	d235      	bcs.n	8011116 <TRACE_AllocateBufer+0xb2>
    {
      ADV_TRACE_Ctx.unchunk_status = TRACE_UNCHUNK_DETECTED;
 80110aa:	4b2b      	ldr	r3, [pc, #172]	; (8011158 <TRACE_AllocateBufer+0xf4>)
 80110ac:	2201      	movs	r2, #1
 80110ae:	709a      	strb	r2, [r3, #2]
      ADV_TRACE_Ctx.unchunk_enabled = ADV_TRACE_Ctx.TraceWrPtr;
 80110b0:	4b29      	ldr	r3, [pc, #164]	; (8011158 <TRACE_AllocateBufer+0xf4>)
 80110b2:	8a5a      	ldrh	r2, [r3, #18]
 80110b4:	4b28      	ldr	r3, [pc, #160]	; (8011158 <TRACE_AllocateBufer+0xf4>)
 80110b6:	801a      	strh	r2, [r3, #0]
      freesize = ADV_TRACE_Ctx.TraceRdPtr;
 80110b8:	4b27      	ldr	r3, [pc, #156]	; (8011158 <TRACE_AllocateBufer+0xf4>)
 80110ba:	8a1b      	ldrh	r3, [r3, #16]
 80110bc:	82fb      	strh	r3, [r7, #22]
      ADV_TRACE_Ctx.TraceWrPtr = 0;
 80110be:	4b26      	ldr	r3, [pc, #152]	; (8011158 <TRACE_AllocateBufer+0xf4>)
 80110c0:	2200      	movs	r2, #0
 80110c2:	825a      	strh	r2, [r3, #18]
 80110c4:	e027      	b.n	8011116 <TRACE_AllocateBufer+0xb2>
#endif
  }
  else
  {
#ifdef UTIL_ADV_TRACE_UNCHUNK_MODE
    if (ADV_TRACE_Ctx.TraceWrPtr > ADV_TRACE_Ctx.TraceRdPtr)
 80110c6:	4b24      	ldr	r3, [pc, #144]	; (8011158 <TRACE_AllocateBufer+0xf4>)
 80110c8:	8a5a      	ldrh	r2, [r3, #18]
 80110ca:	4b23      	ldr	r3, [pc, #140]	; (8011158 <TRACE_AllocateBufer+0xf4>)
 80110cc:	8a1b      	ldrh	r3, [r3, #16]
 80110ce:	429a      	cmp	r2, r3
 80110d0:	d91b      	bls.n	801110a <TRACE_AllocateBufer+0xa6>
    {
      freesize = (uint16_t)(UTIL_ADV_TRACE_FIFO_SIZE - ADV_TRACE_Ctx.TraceWrPtr);
 80110d2:	4b21      	ldr	r3, [pc, #132]	; (8011158 <TRACE_AllocateBufer+0xf4>)
 80110d4:	8a5b      	ldrh	r3, [r3, #18]
 80110d6:	f5c3 7300 	rsb	r3, r3, #512	; 0x200
 80110da:	82fb      	strh	r3, [r7, #22]
      if((Size >= freesize) && (ADV_TRACE_Ctx.TraceRdPtr > Size)) 
 80110dc:	88fa      	ldrh	r2, [r7, #6]
 80110de:	8afb      	ldrh	r3, [r7, #22]
 80110e0:	429a      	cmp	r2, r3
 80110e2:	d318      	bcc.n	8011116 <TRACE_AllocateBufer+0xb2>
 80110e4:	4b1c      	ldr	r3, [pc, #112]	; (8011158 <TRACE_AllocateBufer+0xf4>)
 80110e6:	8a1b      	ldrh	r3, [r3, #16]
 80110e8:	88fa      	ldrh	r2, [r7, #6]
 80110ea:	429a      	cmp	r2, r3
 80110ec:	d213      	bcs.n	8011116 <TRACE_AllocateBufer+0xb2>
      {
        ADV_TRACE_Ctx.unchunk_status = TRACE_UNCHUNK_DETECTED;
 80110ee:	4b1a      	ldr	r3, [pc, #104]	; (8011158 <TRACE_AllocateBufer+0xf4>)
 80110f0:	2201      	movs	r2, #1
 80110f2:	709a      	strb	r2, [r3, #2]
        ADV_TRACE_Ctx.unchunk_enabled = ADV_TRACE_Ctx.TraceWrPtr;
 80110f4:	4b18      	ldr	r3, [pc, #96]	; (8011158 <TRACE_AllocateBufer+0xf4>)
 80110f6:	8a5a      	ldrh	r2, [r3, #18]
 80110f8:	4b17      	ldr	r3, [pc, #92]	; (8011158 <TRACE_AllocateBufer+0xf4>)
 80110fa:	801a      	strh	r2, [r3, #0]
        freesize = ADV_TRACE_Ctx.TraceRdPtr;
 80110fc:	4b16      	ldr	r3, [pc, #88]	; (8011158 <TRACE_AllocateBufer+0xf4>)
 80110fe:	8a1b      	ldrh	r3, [r3, #16]
 8011100:	82fb      	strh	r3, [r7, #22]
        ADV_TRACE_Ctx.TraceWrPtr = 0;
 8011102:	4b15      	ldr	r3, [pc, #84]	; (8011158 <TRACE_AllocateBufer+0xf4>)
 8011104:	2200      	movs	r2, #0
 8011106:	825a      	strh	r2, [r3, #18]
 8011108:	e005      	b.n	8011116 <TRACE_AllocateBufer+0xb2>
      }
    }
    else
    {
      freesize = (uint16_t)(ADV_TRACE_Ctx.TraceRdPtr - ADV_TRACE_Ctx.TraceWrPtr);
 801110a:	4b13      	ldr	r3, [pc, #76]	; (8011158 <TRACE_AllocateBufer+0xf4>)
 801110c:	8a1a      	ldrh	r2, [r3, #16]
 801110e:	4b12      	ldr	r3, [pc, #72]	; (8011158 <TRACE_AllocateBufer+0xf4>)
 8011110:	8a5b      	ldrh	r3, [r3, #18]
 8011112:	1ad3      	subs	r3, r2, r3
 8011114:	82fb      	strh	r3, [r7, #22]
      freesize = ADV_TRACE_Ctx.TraceRdPtr - ADV_TRACE_Ctx.TraceWrPtr;
    }
#endif
  }
  
  if (freesize > Size)
 8011116:	8afa      	ldrh	r2, [r7, #22]
 8011118:	88fb      	ldrh	r3, [r7, #6]
 801111a:	429a      	cmp	r2, r3
 801111c:	d90f      	bls.n	801113e <TRACE_AllocateBufer+0xda>
  {
    *Pos = ADV_TRACE_Ctx.TraceWrPtr;
 801111e:	4b0e      	ldr	r3, [pc, #56]	; (8011158 <TRACE_AllocateBufer+0xf4>)
 8011120:	8a5a      	ldrh	r2, [r3, #18]
 8011122:	683b      	ldr	r3, [r7, #0]
 8011124:	801a      	strh	r2, [r3, #0]
    ADV_TRACE_Ctx.TraceWrPtr = (ADV_TRACE_Ctx.TraceWrPtr + Size) % UTIL_ADV_TRACE_FIFO_SIZE;
 8011126:	4b0c      	ldr	r3, [pc, #48]	; (8011158 <TRACE_AllocateBufer+0xf4>)
 8011128:	8a5a      	ldrh	r2, [r3, #18]
 801112a:	88fb      	ldrh	r3, [r7, #6]
 801112c:	4413      	add	r3, r2
 801112e:	b29b      	uxth	r3, r3
 8011130:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8011134:	b29a      	uxth	r2, r3
 8011136:	4b08      	ldr	r3, [pc, #32]	; (8011158 <TRACE_AllocateBufer+0xf4>)
 8011138:	825a      	strh	r2, [r3, #18]
    ret = 0;
 801113a:	2300      	movs	r3, #0
 801113c:	82bb      	strh	r3, [r7, #20]
 801113e:	693b      	ldr	r3, [r7, #16]
 8011140:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8011142:	68bb      	ldr	r3, [r7, #8]
 8011144:	f383 8810 	msr	PRIMASK, r3
    UTIL_ADV_TRACE_DEBUG("\n--TRACE_AllocateBufer(%d-%d::%d-%d)--\n",freesize - Size, Size, ADV_TRACE_Ctx.TraceRdPtr, ADV_TRACE_Ctx.TraceWrPtr);
#endif
  }

  UTIL_ADV_TRACE_EXIT_CRITICAL_SECTION();  
  return ret;
 8011148:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
}
 801114c:	4618      	mov	r0, r3
 801114e:	371c      	adds	r7, #28
 8011150:	46bd      	mov	sp, r7
 8011152:	bc80      	pop	{r7}
 8011154:	4770      	bx	lr
 8011156:	bf00      	nop
 8011158:	20000888 	.word	0x20000888

0801115c <TRACE_Lock>:
/**
  * @brief  Lock the trace buffer.
  * @retval None.
  */
static void TRACE_Lock(void)
{
 801115c:	b480      	push	{r7}
 801115e:	b085      	sub	sp, #20
 8011160:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8011162:	f3ef 8310 	mrs	r3, PRIMASK
 8011166:	607b      	str	r3, [r7, #4]
  return(result);
 8011168:	687b      	ldr	r3, [r7, #4]
  UTIL_ADV_TRACE_ENTER_CRITICAL_SECTION();
 801116a:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("cpsid i" : : : "memory");
 801116c:	b672      	cpsid	i
  ADV_TRACE_Ctx.TraceLock++;
 801116e:	4b08      	ldr	r3, [pc, #32]	; (8011190 <TRACE_Lock+0x34>)
 8011170:	8adb      	ldrh	r3, [r3, #22]
 8011172:	3301      	adds	r3, #1
 8011174:	b29a      	uxth	r2, r3
 8011176:	4b06      	ldr	r3, [pc, #24]	; (8011190 <TRACE_Lock+0x34>)
 8011178:	82da      	strh	r2, [r3, #22]
 801117a:	68fb      	ldr	r3, [r7, #12]
 801117c:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801117e:	68bb      	ldr	r3, [r7, #8]
 8011180:	f383 8810 	msr	PRIMASK, r3
  UTIL_ADV_TRACE_EXIT_CRITICAL_SECTION();
}
 8011184:	bf00      	nop
 8011186:	3714      	adds	r7, #20
 8011188:	46bd      	mov	sp, r7
 801118a:	bc80      	pop	{r7}
 801118c:	4770      	bx	lr
 801118e:	bf00      	nop
 8011190:	20000888 	.word	0x20000888

08011194 <TRACE_UnLock>:
/**
  * @brief  UnLock the trace buffer.
  * @retval None.
  */
static void TRACE_UnLock(void)
{
 8011194:	b480      	push	{r7}
 8011196:	b085      	sub	sp, #20
 8011198:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 801119a:	f3ef 8310 	mrs	r3, PRIMASK
 801119e:	607b      	str	r3, [r7, #4]
  return(result);
 80111a0:	687b      	ldr	r3, [r7, #4]
  UTIL_ADV_TRACE_ENTER_CRITICAL_SECTION();
 80111a2:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("cpsid i" : : : "memory");
 80111a4:	b672      	cpsid	i
  ADV_TRACE_Ctx.TraceLock--;
 80111a6:	4b08      	ldr	r3, [pc, #32]	; (80111c8 <TRACE_UnLock+0x34>)
 80111a8:	8adb      	ldrh	r3, [r3, #22]
 80111aa:	3b01      	subs	r3, #1
 80111ac:	b29a      	uxth	r2, r3
 80111ae:	4b06      	ldr	r3, [pc, #24]	; (80111c8 <TRACE_UnLock+0x34>)
 80111b0:	82da      	strh	r2, [r3, #22]
 80111b2:	68fb      	ldr	r3, [r7, #12]
 80111b4:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80111b6:	68bb      	ldr	r3, [r7, #8]
 80111b8:	f383 8810 	msr	PRIMASK, r3
  UTIL_ADV_TRACE_EXIT_CRITICAL_SECTION();
}
 80111bc:	bf00      	nop
 80111be:	3714      	adds	r7, #20
 80111c0:	46bd      	mov	sp, r7
 80111c2:	bc80      	pop	{r7}
 80111c4:	4770      	bx	lr
 80111c6:	bf00      	nop
 80111c8:	20000888 	.word	0x20000888

080111cc <TRACE_IsLocked>:
/**
  * @brief  UnLock the trace buffer.
  * @retval None.
  */
static uint32_t TRACE_IsLocked(void)
{
 80111cc:	b480      	push	{r7}
 80111ce:	af00      	add	r7, sp, #0
  return (ADV_TRACE_Ctx.TraceLock == 0u? 0u: 1u);
 80111d0:	4b05      	ldr	r3, [pc, #20]	; (80111e8 <TRACE_IsLocked+0x1c>)
 80111d2:	8adb      	ldrh	r3, [r3, #22]
 80111d4:	2b00      	cmp	r3, #0
 80111d6:	bf14      	ite	ne
 80111d8:	2301      	movne	r3, #1
 80111da:	2300      	moveq	r3, #0
 80111dc:	b2db      	uxtb	r3, r3
}
 80111de:	4618      	mov	r0, r3
 80111e0:	46bd      	mov	sp, r7
 80111e2:	bc80      	pop	{r7}
 80111e4:	4770      	bx	lr
 80111e6:	bf00      	nop
 80111e8:	20000888 	.word	0x20000888

080111ec <UTIL_LPM_Init>:

/** @addtogroup TINY_LPM_Exported_function
  * @{
  */
void UTIL_LPM_Init( void )
{
 80111ec:	b480      	push	{r7}
 80111ee:	af00      	add	r7, sp, #0
  StopModeDisable = UTIL_LPM_NO_BIT_SET;
 80111f0:	4b04      	ldr	r3, [pc, #16]	; (8011204 <UTIL_LPM_Init+0x18>)
 80111f2:	2200      	movs	r2, #0
 80111f4:	601a      	str	r2, [r3, #0]
  OffModeDisable = UTIL_LPM_NO_BIT_SET;
 80111f6:	4b04      	ldr	r3, [pc, #16]	; (8011208 <UTIL_LPM_Init+0x1c>)
 80111f8:	2200      	movs	r2, #0
 80111fa:	601a      	str	r2, [r3, #0]
  UTIL_LPM_INIT_CRITICAL_SECTION( );
}
 80111fc:	bf00      	nop
 80111fe:	46bd      	mov	sp, r7
 8011200:	bc80      	pop	{r7}
 8011202:	4770      	bx	lr
 8011204:	20000ba0 	.word	0x20000ba0
 8011208:	20000ba4 	.word	0x20000ba4

0801120c <UTIL_LPM_SetStopMode>:
void UTIL_LPM_DeInit( void )
{
}

void UTIL_LPM_SetStopMode( UTIL_LPM_bm_t lpm_id_bm, UTIL_LPM_State_t state )
{
 801120c:	b480      	push	{r7}
 801120e:	b087      	sub	sp, #28
 8011210:	af00      	add	r7, sp, #0
 8011212:	6078      	str	r0, [r7, #4]
 8011214:	460b      	mov	r3, r1
 8011216:	70fb      	strb	r3, [r7, #3]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8011218:	f3ef 8310 	mrs	r3, PRIMASK
 801121c:	613b      	str	r3, [r7, #16]
  return(result);
 801121e:	693b      	ldr	r3, [r7, #16]
  UTIL_LPM_ENTER_CRITICAL_SECTION( );
 8011220:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 8011222:	b672      	cpsid	i
  
  switch( state )
 8011224:	78fb      	ldrb	r3, [r7, #3]
 8011226:	2b00      	cmp	r3, #0
 8011228:	d009      	beq.n	801123e <UTIL_LPM_SetStopMode+0x32>
 801122a:	2b01      	cmp	r3, #1
 801122c:	d000      	beq.n	8011230 <UTIL_LPM_SetStopMode+0x24>
      StopModeDisable &= ( ~lpm_id_bm );
      break;
    }
  default :
    {
      break;
 801122e:	e00e      	b.n	801124e <UTIL_LPM_SetStopMode+0x42>
      StopModeDisable |= lpm_id_bm;
 8011230:	4b0c      	ldr	r3, [pc, #48]	; (8011264 <UTIL_LPM_SetStopMode+0x58>)
 8011232:	681a      	ldr	r2, [r3, #0]
 8011234:	687b      	ldr	r3, [r7, #4]
 8011236:	4313      	orrs	r3, r2
 8011238:	4a0a      	ldr	r2, [pc, #40]	; (8011264 <UTIL_LPM_SetStopMode+0x58>)
 801123a:	6013      	str	r3, [r2, #0]
      break;
 801123c:	e007      	b.n	801124e <UTIL_LPM_SetStopMode+0x42>
      StopModeDisable &= ( ~lpm_id_bm );
 801123e:	687b      	ldr	r3, [r7, #4]
 8011240:	43da      	mvns	r2, r3
 8011242:	4b08      	ldr	r3, [pc, #32]	; (8011264 <UTIL_LPM_SetStopMode+0x58>)
 8011244:	681b      	ldr	r3, [r3, #0]
 8011246:	4013      	ands	r3, r2
 8011248:	4a06      	ldr	r2, [pc, #24]	; (8011264 <UTIL_LPM_SetStopMode+0x58>)
 801124a:	6013      	str	r3, [r2, #0]
      break;
 801124c:	bf00      	nop
 801124e:	697b      	ldr	r3, [r7, #20]
 8011250:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8011252:	68fb      	ldr	r3, [r7, #12]
 8011254:	f383 8810 	msr	PRIMASK, r3
    }
  }
  
  UTIL_LPM_EXIT_CRITICAL_SECTION( );
}
 8011258:	bf00      	nop
 801125a:	371c      	adds	r7, #28
 801125c:	46bd      	mov	sp, r7
 801125e:	bc80      	pop	{r7}
 8011260:	4770      	bx	lr
 8011262:	bf00      	nop
 8011264:	20000ba0 	.word	0x20000ba0

08011268 <UTIL_LPM_SetOffMode>:

void UTIL_LPM_SetOffMode( UTIL_LPM_bm_t lpm_id_bm, UTIL_LPM_State_t state )
{
 8011268:	b480      	push	{r7}
 801126a:	b087      	sub	sp, #28
 801126c:	af00      	add	r7, sp, #0
 801126e:	6078      	str	r0, [r7, #4]
 8011270:	460b      	mov	r3, r1
 8011272:	70fb      	strb	r3, [r7, #3]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8011274:	f3ef 8310 	mrs	r3, PRIMASK
 8011278:	613b      	str	r3, [r7, #16]
  return(result);
 801127a:	693b      	ldr	r3, [r7, #16]
  UTIL_LPM_ENTER_CRITICAL_SECTION( );
 801127c:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 801127e:	b672      	cpsid	i
  
  switch(state)
 8011280:	78fb      	ldrb	r3, [r7, #3]
 8011282:	2b00      	cmp	r3, #0
 8011284:	d009      	beq.n	801129a <UTIL_LPM_SetOffMode+0x32>
 8011286:	2b01      	cmp	r3, #1
 8011288:	d000      	beq.n	801128c <UTIL_LPM_SetOffMode+0x24>
      OffModeDisable &= ( ~lpm_id_bm );
      break;
    }
  default :
    {
      break;
 801128a:	e00e      	b.n	80112aa <UTIL_LPM_SetOffMode+0x42>
      OffModeDisable |= lpm_id_bm;
 801128c:	4b0c      	ldr	r3, [pc, #48]	; (80112c0 <UTIL_LPM_SetOffMode+0x58>)
 801128e:	681a      	ldr	r2, [r3, #0]
 8011290:	687b      	ldr	r3, [r7, #4]
 8011292:	4313      	orrs	r3, r2
 8011294:	4a0a      	ldr	r2, [pc, #40]	; (80112c0 <UTIL_LPM_SetOffMode+0x58>)
 8011296:	6013      	str	r3, [r2, #0]
      break;
 8011298:	e007      	b.n	80112aa <UTIL_LPM_SetOffMode+0x42>
      OffModeDisable &= ( ~lpm_id_bm );
 801129a:	687b      	ldr	r3, [r7, #4]
 801129c:	43da      	mvns	r2, r3
 801129e:	4b08      	ldr	r3, [pc, #32]	; (80112c0 <UTIL_LPM_SetOffMode+0x58>)
 80112a0:	681b      	ldr	r3, [r3, #0]
 80112a2:	4013      	ands	r3, r2
 80112a4:	4a06      	ldr	r2, [pc, #24]	; (80112c0 <UTIL_LPM_SetOffMode+0x58>)
 80112a6:	6013      	str	r3, [r2, #0]
      break;
 80112a8:	bf00      	nop
 80112aa:	697b      	ldr	r3, [r7, #20]
 80112ac:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80112ae:	68fb      	ldr	r3, [r7, #12]
 80112b0:	f383 8810 	msr	PRIMASK, r3
    }
  }
  
  UTIL_LPM_EXIT_CRITICAL_SECTION( );
}
 80112b4:	bf00      	nop
 80112b6:	371c      	adds	r7, #28
 80112b8:	46bd      	mov	sp, r7
 80112ba:	bc80      	pop	{r7}
 80112bc:	4770      	bx	lr
 80112be:	bf00      	nop
 80112c0:	20000ba4 	.word	0x20000ba4

080112c4 <UTIL_LPM_EnterLowPower>:

  return mode_selected;
}

void UTIL_LPM_EnterLowPower( void )
{
 80112c4:	b580      	push	{r7, lr}
 80112c6:	b084      	sub	sp, #16
 80112c8:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80112ca:	f3ef 8310 	mrs	r3, PRIMASK
 80112ce:	60bb      	str	r3, [r7, #8]
  return(result);
 80112d0:	68bb      	ldr	r3, [r7, #8]
  UTIL_LPM_ENTER_CRITICAL_SECTION_ELP( );
 80112d2:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("cpsid i" : : : "memory");
 80112d4:	b672      	cpsid	i

  if( StopModeDisable != UTIL_LPM_NO_BIT_SET )
 80112d6:	4b12      	ldr	r3, [pc, #72]	; (8011320 <UTIL_LPM_EnterLowPower+0x5c>)
 80112d8:	681b      	ldr	r3, [r3, #0]
 80112da:	2b00      	cmp	r3, #0
 80112dc:	d006      	beq.n	80112ec <UTIL_LPM_EnterLowPower+0x28>
  {
    /**
     * At least one user disallows Stop Mode
     * SLEEP mode is required
     */
      UTIL_PowerDriver.EnterSleepMode( );
 80112de:	4b11      	ldr	r3, [pc, #68]	; (8011324 <UTIL_LPM_EnterLowPower+0x60>)
 80112e0:	681b      	ldr	r3, [r3, #0]
 80112e2:	4798      	blx	r3
      UTIL_PowerDriver.ExitSleepMode( );
 80112e4:	4b0f      	ldr	r3, [pc, #60]	; (8011324 <UTIL_LPM_EnterLowPower+0x60>)
 80112e6:	685b      	ldr	r3, [r3, #4]
 80112e8:	4798      	blx	r3
 80112ea:	e010      	b.n	801130e <UTIL_LPM_EnterLowPower+0x4a>
  }
  else
  { 
    if( OffModeDisable != UTIL_LPM_NO_BIT_SET )
 80112ec:	4b0e      	ldr	r3, [pc, #56]	; (8011328 <UTIL_LPM_EnterLowPower+0x64>)
 80112ee:	681b      	ldr	r3, [r3, #0]
 80112f0:	2b00      	cmp	r3, #0
 80112f2:	d006      	beq.n	8011302 <UTIL_LPM_EnterLowPower+0x3e>
    {
      /**
       * At least one user disallows Off Mode
       * STOP mode is required
       */
        UTIL_PowerDriver.EnterStopMode( );
 80112f4:	4b0b      	ldr	r3, [pc, #44]	; (8011324 <UTIL_LPM_EnterLowPower+0x60>)
 80112f6:	689b      	ldr	r3, [r3, #8]
 80112f8:	4798      	blx	r3
        UTIL_PowerDriver.ExitStopMode( );
 80112fa:	4b0a      	ldr	r3, [pc, #40]	; (8011324 <UTIL_LPM_EnterLowPower+0x60>)
 80112fc:	68db      	ldr	r3, [r3, #12]
 80112fe:	4798      	blx	r3
 8011300:	e005      	b.n	801130e <UTIL_LPM_EnterLowPower+0x4a>
    else
    {
      /**
       * OFF mode is required
       */
      UTIL_PowerDriver.EnterOffMode( );
 8011302:	4b08      	ldr	r3, [pc, #32]	; (8011324 <UTIL_LPM_EnterLowPower+0x60>)
 8011304:	691b      	ldr	r3, [r3, #16]
 8011306:	4798      	blx	r3
      UTIL_PowerDriver.ExitOffMode( );
 8011308:	4b06      	ldr	r3, [pc, #24]	; (8011324 <UTIL_LPM_EnterLowPower+0x60>)
 801130a:	695b      	ldr	r3, [r3, #20]
 801130c:	4798      	blx	r3
 801130e:	68fb      	ldr	r3, [r7, #12]
 8011310:	607b      	str	r3, [r7, #4]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8011312:	687b      	ldr	r3, [r7, #4]
 8011314:	f383 8810 	msr	PRIMASK, r3
    }
  }
  
  UTIL_LPM_EXIT_CRITICAL_SECTION_ELP( );
}
 8011318:	bf00      	nop
 801131a:	3710      	adds	r7, #16
 801131c:	46bd      	mov	sp, r7
 801131e:	bd80      	pop	{r7, pc}
 8011320:	20000ba0 	.word	0x20000ba0
 8011324:	080131c8 	.word	0x080131c8
 8011328:	20000ba4 	.word	0x20000ba4

0801132c <UTIL_MEM_cpy_8>:
/* Global variables ----------------------------------------------------------*/
/* Private function prototypes -----------------------------------------------*/
/* Functions Definition ------------------------------------------------------*/

void UTIL_MEM_cpy_8( void *dst, const void *src, uint16_t size )
{
 801132c:	b480      	push	{r7}
 801132e:	b087      	sub	sp, #28
 8011330:	af00      	add	r7, sp, #0
 8011332:	60f8      	str	r0, [r7, #12]
 8011334:	60b9      	str	r1, [r7, #8]
 8011336:	4613      	mov	r3, r2
 8011338:	80fb      	strh	r3, [r7, #6]
  uint8_t* dst8= (uint8_t *) dst;
 801133a:	68fb      	ldr	r3, [r7, #12]
 801133c:	617b      	str	r3, [r7, #20]
  uint8_t* src8= (uint8_t *) src;
 801133e:	68bb      	ldr	r3, [r7, #8]
 8011340:	613b      	str	r3, [r7, #16]

  while( size-- )
 8011342:	e007      	b.n	8011354 <UTIL_MEM_cpy_8+0x28>
    {
        *dst8++ = *src8++;
 8011344:	693a      	ldr	r2, [r7, #16]
 8011346:	1c53      	adds	r3, r2, #1
 8011348:	613b      	str	r3, [r7, #16]
 801134a:	697b      	ldr	r3, [r7, #20]
 801134c:	1c59      	adds	r1, r3, #1
 801134e:	6179      	str	r1, [r7, #20]
 8011350:	7812      	ldrb	r2, [r2, #0]
 8011352:	701a      	strb	r2, [r3, #0]
  while( size-- )
 8011354:	88fb      	ldrh	r3, [r7, #6]
 8011356:	1e5a      	subs	r2, r3, #1
 8011358:	80fa      	strh	r2, [r7, #6]
 801135a:	2b00      	cmp	r3, #0
 801135c:	d1f2      	bne.n	8011344 <UTIL_MEM_cpy_8+0x18>
    }
}
 801135e:	bf00      	nop
 8011360:	371c      	adds	r7, #28
 8011362:	46bd      	mov	sp, r7
 8011364:	bc80      	pop	{r7}
 8011366:	4770      	bx	lr

08011368 <UTIL_MEM_set_8>:
        *dst8-- = *src8++;
    }
}

void UTIL_MEM_set_8( void *dst, uint8_t value, uint16_t size )
{
 8011368:	b480      	push	{r7}
 801136a:	b085      	sub	sp, #20
 801136c:	af00      	add	r7, sp, #0
 801136e:	6078      	str	r0, [r7, #4]
 8011370:	460b      	mov	r3, r1
 8011372:	70fb      	strb	r3, [r7, #3]
 8011374:	4613      	mov	r3, r2
 8011376:	803b      	strh	r3, [r7, #0]
  uint8_t* dst8= (uint8_t *) dst;
 8011378:	687b      	ldr	r3, [r7, #4]
 801137a:	60fb      	str	r3, [r7, #12]
  while( size-- )
 801137c:	e004      	b.n	8011388 <UTIL_MEM_set_8+0x20>
  {
    *dst8++ = value;
 801137e:	68fb      	ldr	r3, [r7, #12]
 8011380:	1c5a      	adds	r2, r3, #1
 8011382:	60fa      	str	r2, [r7, #12]
 8011384:	78fa      	ldrb	r2, [r7, #3]
 8011386:	701a      	strb	r2, [r3, #0]
  while( size-- )
 8011388:	883b      	ldrh	r3, [r7, #0]
 801138a:	1e5a      	subs	r2, r3, #1
 801138c:	803a      	strh	r2, [r7, #0]
 801138e:	2b00      	cmp	r3, #0
 8011390:	d1f5      	bne.n	801137e <UTIL_MEM_set_8+0x16>
  }
}
 8011392:	bf00      	nop
 8011394:	3714      	adds	r7, #20
 8011396:	46bd      	mov	sp, r7
 8011398:	bc80      	pop	{r7}
 801139a:	4770      	bx	lr

0801139c <UTIL_SEQ_Run>:
 * This function can be nested.
 * That is the reason why many variables that are used only in that function are declared static.
 * Note: These variables could have been declared static in the function.
 */
void UTIL_SEQ_Run( UTIL_SEQ_bm_t Mask_bm )
{
 801139c:	b580      	push	{r7, lr}
 801139e:	b08c      	sub	sp, #48	; 0x30
 80113a0:	af00      	add	r7, sp, #0
 80113a2:	6078      	str	r0, [r7, #4]
  /**
   *  When this function is nested, the mask to be applied cannot be larger than the first call
   *  The mask is always getting smaller and smaller
   *  A copy is made of the mask set by UTIL_SEQ_Run() in case it is called again in the task
   */
  super_mask_backup = SuperMask;
 80113a4:	4b65      	ldr	r3, [pc, #404]	; (801153c <UTIL_SEQ_Run+0x1a0>)
 80113a6:	681b      	ldr	r3, [r3, #0]
 80113a8:	62bb      	str	r3, [r7, #40]	; 0x28
  SuperMask &= Mask_bm;
 80113aa:	4b64      	ldr	r3, [pc, #400]	; (801153c <UTIL_SEQ_Run+0x1a0>)
 80113ac:	681a      	ldr	r2, [r3, #0]
 80113ae:	687b      	ldr	r3, [r7, #4]
 80113b0:	4013      	ands	r3, r2
 80113b2:	4a62      	ldr	r2, [pc, #392]	; (801153c <UTIL_SEQ_Run+0x1a0>)
 80113b4:	6013      	str	r3, [r2, #0]
   * TaskMask that comes from UTIL_SEQ_PauseTask() / UTIL_SEQ_ResumeTask
   * SuperMask that comes from UTIL_SEQ_Run
   * If the waited event is there, exit from  UTIL_SEQ_Run() to return to the
   * waiting task
   */
  while(((TaskSet & TaskMask & SuperMask) != 0U) && ((EvtSet & EvtWaited)==0U))
 80113b6:	e081      	b.n	80114bc <UTIL_SEQ_Run+0x120>
  {
    counter = 0U;
 80113b8:	2300      	movs	r3, #0
 80113ba:	62fb      	str	r3, [r7, #44]	; 0x2c
    /**
     * When a flag is set, the associated bit is set in TaskPrio[counter].priority mask depending
     * on the priority parameter given from UTIL_SEQ_SetTask()
     * The while loop is looking for a flag set from the highest priority maskr to the lower
     */
    while((TaskPrio[counter].priority & TaskMask & SuperMask)== 0U)
 80113bc:	e002      	b.n	80113c4 <UTIL_SEQ_Run+0x28>
    {
      counter++;
 80113be:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80113c0:	3301      	adds	r3, #1
 80113c2:	62fb      	str	r3, [r7, #44]	; 0x2c
    while((TaskPrio[counter].priority & TaskMask & SuperMask)== 0U)
 80113c4:	4a5e      	ldr	r2, [pc, #376]	; (8011540 <UTIL_SEQ_Run+0x1a4>)
 80113c6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80113c8:	f852 2033 	ldr.w	r2, [r2, r3, lsl #3]
 80113cc:	4b5d      	ldr	r3, [pc, #372]	; (8011544 <UTIL_SEQ_Run+0x1a8>)
 80113ce:	681b      	ldr	r3, [r3, #0]
 80113d0:	401a      	ands	r2, r3
 80113d2:	4b5a      	ldr	r3, [pc, #360]	; (801153c <UTIL_SEQ_Run+0x1a0>)
 80113d4:	681b      	ldr	r3, [r3, #0]
 80113d6:	4013      	ands	r3, r2
 80113d8:	2b00      	cmp	r3, #0
 80113da:	d0f0      	beq.n	80113be <UTIL_SEQ_Run+0x22>
    }

    current_task_set = TaskPrio[counter].priority & TaskMask & SuperMask;
 80113dc:	4a58      	ldr	r2, [pc, #352]	; (8011540 <UTIL_SEQ_Run+0x1a4>)
 80113de:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80113e0:	f852 2033 	ldr.w	r2, [r2, r3, lsl #3]
 80113e4:	4b57      	ldr	r3, [pc, #348]	; (8011544 <UTIL_SEQ_Run+0x1a8>)
 80113e6:	681b      	ldr	r3, [r3, #0]
 80113e8:	401a      	ands	r2, r3
 80113ea:	4b54      	ldr	r3, [pc, #336]	; (801153c <UTIL_SEQ_Run+0x1a0>)
 80113ec:	681b      	ldr	r3, [r3, #0]
 80113ee:	4013      	ands	r3, r2
 80113f0:	627b      	str	r3, [r7, #36]	; 0x24
     * so that the second one can be executed.
     * Note that the first flag is not removed from the list of pending task but just masked by the round_robin mask
     *
     * In the check below, the round_robin mask is reitialize in case all pending tasks haven been executed at least once
     */
    if ((TaskPrio[counter].round_robin & current_task_set) == 0U)
 80113f2:	4a53      	ldr	r2, [pc, #332]	; (8011540 <UTIL_SEQ_Run+0x1a4>)
 80113f4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80113f6:	00db      	lsls	r3, r3, #3
 80113f8:	4413      	add	r3, r2
 80113fa:	685a      	ldr	r2, [r3, #4]
 80113fc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80113fe:	4013      	ands	r3, r2
 8011400:	2b00      	cmp	r3, #0
 8011402:	d106      	bne.n	8011412 <UTIL_SEQ_Run+0x76>
    {
      TaskPrio[counter].round_robin = UTIL_SEQ_ALL_BIT_SET;
 8011404:	4a4e      	ldr	r2, [pc, #312]	; (8011540 <UTIL_SEQ_Run+0x1a4>)
 8011406:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011408:	00db      	lsls	r3, r3, #3
 801140a:	4413      	add	r3, r2
 801140c:	f04f 32ff 	mov.w	r2, #4294967295
 8011410:	605a      	str	r2, [r3, #4]

    /** Read the flag index of the task to be executed
	 *  Once the index is read, the associated task will be executed even though a higher priority stack is requested
	 *  before task execution.
	 */
    CurrentTaskIdx = (SEQ_BitPosition(current_task_set & TaskPrio[counter].round_robin));
 8011412:	4a4b      	ldr	r2, [pc, #300]	; (8011540 <UTIL_SEQ_Run+0x1a4>)
 8011414:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011416:	00db      	lsls	r3, r3, #3
 8011418:	4413      	add	r3, r2
 801141a:	685a      	ldr	r2, [r3, #4]
 801141c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801141e:	4013      	ands	r3, r2
 8011420:	4618      	mov	r0, r3
 8011422:	f000 f97b 	bl	801171c <SEQ_BitPosition>
 8011426:	4603      	mov	r3, r0
 8011428:	461a      	mov	r2, r3
 801142a:	4b47      	ldr	r3, [pc, #284]	; (8011548 <UTIL_SEQ_Run+0x1ac>)
 801142c:	601a      	str	r2, [r3, #0]

    /** remove from the roun_robin mask the task that has been selected to be executed */
    TaskPrio[counter].round_robin &= ~(1U << CurrentTaskIdx);
 801142e:	4a44      	ldr	r2, [pc, #272]	; (8011540 <UTIL_SEQ_Run+0x1a4>)
 8011430:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011432:	00db      	lsls	r3, r3, #3
 8011434:	4413      	add	r3, r2
 8011436:	685a      	ldr	r2, [r3, #4]
 8011438:	4b43      	ldr	r3, [pc, #268]	; (8011548 <UTIL_SEQ_Run+0x1ac>)
 801143a:	681b      	ldr	r3, [r3, #0]
 801143c:	2101      	movs	r1, #1
 801143e:	fa01 f303 	lsl.w	r3, r1, r3
 8011442:	43db      	mvns	r3, r3
 8011444:	401a      	ands	r2, r3
 8011446:	493e      	ldr	r1, [pc, #248]	; (8011540 <UTIL_SEQ_Run+0x1a4>)
 8011448:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801144a:	00db      	lsls	r3, r3, #3
 801144c:	440b      	add	r3, r1
 801144e:	605a      	str	r2, [r3, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8011450:	f3ef 8310 	mrs	r3, PRIMASK
 8011454:	61bb      	str	r3, [r7, #24]
  return(result);
 8011456:	69bb      	ldr	r3, [r7, #24]

    UTIL_SEQ_ENTER_CRITICAL_SECTION( );
 8011458:	623b      	str	r3, [r7, #32]
  __ASM volatile ("cpsid i" : : : "memory");
 801145a:	b672      	cpsid	i
    /** remove from the list or pending task the one that has been selected to be executed */
    TaskSet &= ~(1U << CurrentTaskIdx);
 801145c:	4b3a      	ldr	r3, [pc, #232]	; (8011548 <UTIL_SEQ_Run+0x1ac>)
 801145e:	681b      	ldr	r3, [r3, #0]
 8011460:	2201      	movs	r2, #1
 8011462:	fa02 f303 	lsl.w	r3, r2, r3
 8011466:	43da      	mvns	r2, r3
 8011468:	4b38      	ldr	r3, [pc, #224]	; (801154c <UTIL_SEQ_Run+0x1b0>)
 801146a:	681b      	ldr	r3, [r3, #0]
 801146c:	4013      	ands	r3, r2
 801146e:	4a37      	ldr	r2, [pc, #220]	; (801154c <UTIL_SEQ_Run+0x1b0>)
 8011470:	6013      	str	r3, [r2, #0]
    /** remove from all priority mask the task that has been selected to be executed */
    for (counter = UTIL_SEQ_CONF_PRIO_NBR; counter != 0U; counter--)
 8011472:	2302      	movs	r3, #2
 8011474:	62fb      	str	r3, [r7, #44]	; 0x2c
 8011476:	e013      	b.n	80114a0 <UTIL_SEQ_Run+0x104>
    {
      TaskPrio[counter - 1U].priority &= ~(1U << CurrentTaskIdx);
 8011478:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801147a:	3b01      	subs	r3, #1
 801147c:	4a30      	ldr	r2, [pc, #192]	; (8011540 <UTIL_SEQ_Run+0x1a4>)
 801147e:	f852 1033 	ldr.w	r1, [r2, r3, lsl #3]
 8011482:	4b31      	ldr	r3, [pc, #196]	; (8011548 <UTIL_SEQ_Run+0x1ac>)
 8011484:	681b      	ldr	r3, [r3, #0]
 8011486:	2201      	movs	r2, #1
 8011488:	fa02 f303 	lsl.w	r3, r2, r3
 801148c:	43da      	mvns	r2, r3
 801148e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011490:	3b01      	subs	r3, #1
 8011492:	400a      	ands	r2, r1
 8011494:	492a      	ldr	r1, [pc, #168]	; (8011540 <UTIL_SEQ_Run+0x1a4>)
 8011496:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
    for (counter = UTIL_SEQ_CONF_PRIO_NBR; counter != 0U; counter--)
 801149a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801149c:	3b01      	subs	r3, #1
 801149e:	62fb      	str	r3, [r7, #44]	; 0x2c
 80114a0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80114a2:	2b00      	cmp	r3, #0
 80114a4:	d1e8      	bne.n	8011478 <UTIL_SEQ_Run+0xdc>
 80114a6:	6a3b      	ldr	r3, [r7, #32]
 80114a8:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80114aa:	697b      	ldr	r3, [r7, #20]
 80114ac:	f383 8810 	msr	PRIMASK, r3
    }
    UTIL_SEQ_EXIT_CRITICAL_SECTION( );
    /** Execute the task */
    TaskCb[CurrentTaskIdx]( );
 80114b0:	4b25      	ldr	r3, [pc, #148]	; (8011548 <UTIL_SEQ_Run+0x1ac>)
 80114b2:	681b      	ldr	r3, [r3, #0]
 80114b4:	4a26      	ldr	r2, [pc, #152]	; (8011550 <UTIL_SEQ_Run+0x1b4>)
 80114b6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80114ba:	4798      	blx	r3
  while(((TaskSet & TaskMask & SuperMask) != 0U) && ((EvtSet & EvtWaited)==0U))
 80114bc:	4b23      	ldr	r3, [pc, #140]	; (801154c <UTIL_SEQ_Run+0x1b0>)
 80114be:	681a      	ldr	r2, [r3, #0]
 80114c0:	4b20      	ldr	r3, [pc, #128]	; (8011544 <UTIL_SEQ_Run+0x1a8>)
 80114c2:	681b      	ldr	r3, [r3, #0]
 80114c4:	401a      	ands	r2, r3
 80114c6:	4b1d      	ldr	r3, [pc, #116]	; (801153c <UTIL_SEQ_Run+0x1a0>)
 80114c8:	681b      	ldr	r3, [r3, #0]
 80114ca:	4013      	ands	r3, r2
 80114cc:	2b00      	cmp	r3, #0
 80114ce:	d007      	beq.n	80114e0 <UTIL_SEQ_Run+0x144>
 80114d0:	4b20      	ldr	r3, [pc, #128]	; (8011554 <UTIL_SEQ_Run+0x1b8>)
 80114d2:	681a      	ldr	r2, [r3, #0]
 80114d4:	4b20      	ldr	r3, [pc, #128]	; (8011558 <UTIL_SEQ_Run+0x1bc>)
 80114d6:	681b      	ldr	r3, [r3, #0]
 80114d8:	4013      	ands	r3, r2
 80114da:	2b00      	cmp	r3, #0
 80114dc:	f43f af6c 	beq.w	80113b8 <UTIL_SEQ_Run+0x1c>
  }

  /* the set of CurrentTaskIdx to no task running allows to call WaitEvt in the Pre/Post ilde context */
  CurrentTaskIdx = UTIL_SEQ_NOTASKRUNNING;
 80114e0:	4b19      	ldr	r3, [pc, #100]	; (8011548 <UTIL_SEQ_Run+0x1ac>)
 80114e2:	f04f 32ff 	mov.w	r2, #4294967295
 80114e6:	601a      	str	r2, [r3, #0]
  UTIL_SEQ_PreIdle( );
 80114e8:	f000 f90c 	bl	8011704 <UTIL_SEQ_PreIdle>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80114ec:	f3ef 8310 	mrs	r3, PRIMASK
 80114f0:	613b      	str	r3, [r7, #16]
  return(result);
 80114f2:	693b      	ldr	r3, [r7, #16]
  
  UTIL_SEQ_ENTER_CRITICAL_SECTION_IDLE( );
 80114f4:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("cpsid i" : : : "memory");
 80114f6:	b672      	cpsid	i
  if (!(((TaskSet & TaskMask & SuperMask) != 0U) || ((EvtSet & EvtWaited)!= 0U))) 
 80114f8:	4b14      	ldr	r3, [pc, #80]	; (801154c <UTIL_SEQ_Run+0x1b0>)
 80114fa:	681a      	ldr	r2, [r3, #0]
 80114fc:	4b11      	ldr	r3, [pc, #68]	; (8011544 <UTIL_SEQ_Run+0x1a8>)
 80114fe:	681b      	ldr	r3, [r3, #0]
 8011500:	401a      	ands	r2, r3
 8011502:	4b0e      	ldr	r3, [pc, #56]	; (801153c <UTIL_SEQ_Run+0x1a0>)
 8011504:	681b      	ldr	r3, [r3, #0]
 8011506:	4013      	ands	r3, r2
 8011508:	2b00      	cmp	r3, #0
 801150a:	d108      	bne.n	801151e <UTIL_SEQ_Run+0x182>
 801150c:	4b11      	ldr	r3, [pc, #68]	; (8011554 <UTIL_SEQ_Run+0x1b8>)
 801150e:	681a      	ldr	r2, [r3, #0]
 8011510:	4b11      	ldr	r3, [pc, #68]	; (8011558 <UTIL_SEQ_Run+0x1bc>)
 8011512:	681b      	ldr	r3, [r3, #0]
 8011514:	4013      	ands	r3, r2
 8011516:	2b00      	cmp	r3, #0
 8011518:	d101      	bne.n	801151e <UTIL_SEQ_Run+0x182>
  {
	UTIL_SEQ_Idle( );
 801151a:	f7f3 f83b 	bl	8004594 <UTIL_SEQ_Idle>
 801151e:	69fb      	ldr	r3, [r7, #28]
 8011520:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8011522:	68fb      	ldr	r3, [r7, #12]
 8011524:	f383 8810 	msr	PRIMASK, r3
  }
  UTIL_SEQ_EXIT_CRITICAL_SECTION_IDLE( );
  
  UTIL_SEQ_PostIdle( );
 8011528:	f000 f8f2 	bl	8011710 <UTIL_SEQ_PostIdle>

  /** restore the mask from UTIL_SEQ_Run() */
  SuperMask = super_mask_backup;
 801152c:	4a03      	ldr	r2, [pc, #12]	; (801153c <UTIL_SEQ_Run+0x1a0>)
 801152e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011530:	6013      	str	r3, [r2, #0]

  return;
 8011532:	bf00      	nop
}
 8011534:	3730      	adds	r7, #48	; 0x30
 8011536:	46bd      	mov	sp, r7
 8011538:	bd80      	pop	{r7, pc}
 801153a:	bf00      	nop
 801153c:	2000008c 	.word	0x2000008c
 8011540:	20000c38 	.word	0x20000c38
 8011544:	20000088 	.word	0x20000088
 8011548:	20000bb4 	.word	0x20000bb4
 801154c:	20000ba8 	.word	0x20000ba8
 8011550:	20000bb8 	.word	0x20000bb8
 8011554:	20000bac 	.word	0x20000bac
 8011558:	20000bb0 	.word	0x20000bb0

0801155c <UTIL_SEQ_RegTask>:

void UTIL_SEQ_RegTask(UTIL_SEQ_bm_t TaskId_bm, uint32_t Flags, void (*Task)( void ))
{
 801155c:	b580      	push	{r7, lr}
 801155e:	b088      	sub	sp, #32
 8011560:	af00      	add	r7, sp, #0
 8011562:	60f8      	str	r0, [r7, #12]
 8011564:	60b9      	str	r1, [r7, #8]
 8011566:	607a      	str	r2, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8011568:	f3ef 8310 	mrs	r3, PRIMASK
 801156c:	617b      	str	r3, [r7, #20]
  return(result);
 801156e:	697b      	ldr	r3, [r7, #20]
  UTIL_SEQ_ENTER_CRITICAL_SECTION();
 8011570:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("cpsid i" : : : "memory");
 8011572:	b672      	cpsid	i

  TaskCb[SEQ_BitPosition(TaskId_bm)] = Task;
 8011574:	68f8      	ldr	r0, [r7, #12]
 8011576:	f000 f8d1 	bl	801171c <SEQ_BitPosition>
 801157a:	4603      	mov	r3, r0
 801157c:	4619      	mov	r1, r3
 801157e:	4a06      	ldr	r2, [pc, #24]	; (8011598 <UTIL_SEQ_RegTask+0x3c>)
 8011580:	687b      	ldr	r3, [r7, #4]
 8011582:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
 8011586:	69fb      	ldr	r3, [r7, #28]
 8011588:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801158a:	69bb      	ldr	r3, [r7, #24]
 801158c:	f383 8810 	msr	PRIMASK, r3

  UTIL_SEQ_EXIT_CRITICAL_SECTION();

  return;
 8011590:	bf00      	nop
}
 8011592:	3720      	adds	r7, #32
 8011594:	46bd      	mov	sp, r7
 8011596:	bd80      	pop	{r7, pc}
 8011598:	20000bb8 	.word	0x20000bb8

0801159c <UTIL_SEQ_SetTask>:

void UTIL_SEQ_SetTask( UTIL_SEQ_bm_t TaskId_bm , uint32_t Task_Prio )
{
 801159c:	b480      	push	{r7}
 801159e:	b087      	sub	sp, #28
 80115a0:	af00      	add	r7, sp, #0
 80115a2:	6078      	str	r0, [r7, #4]
 80115a4:	6039      	str	r1, [r7, #0]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80115a6:	f3ef 8310 	mrs	r3, PRIMASK
 80115aa:	60fb      	str	r3, [r7, #12]
  return(result);
 80115ac:	68fb      	ldr	r3, [r7, #12]
  UTIL_SEQ_ENTER_CRITICAL_SECTION( );
 80115ae:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 80115b0:	b672      	cpsid	i

  TaskSet |= TaskId_bm;
 80115b2:	4b0d      	ldr	r3, [pc, #52]	; (80115e8 <UTIL_SEQ_SetTask+0x4c>)
 80115b4:	681a      	ldr	r2, [r3, #0]
 80115b6:	687b      	ldr	r3, [r7, #4]
 80115b8:	4313      	orrs	r3, r2
 80115ba:	4a0b      	ldr	r2, [pc, #44]	; (80115e8 <UTIL_SEQ_SetTask+0x4c>)
 80115bc:	6013      	str	r3, [r2, #0]
  TaskPrio[Task_Prio].priority |= TaskId_bm;
 80115be:	4a0b      	ldr	r2, [pc, #44]	; (80115ec <UTIL_SEQ_SetTask+0x50>)
 80115c0:	683b      	ldr	r3, [r7, #0]
 80115c2:	f852 2033 	ldr.w	r2, [r2, r3, lsl #3]
 80115c6:	687b      	ldr	r3, [r7, #4]
 80115c8:	431a      	orrs	r2, r3
 80115ca:	4908      	ldr	r1, [pc, #32]	; (80115ec <UTIL_SEQ_SetTask+0x50>)
 80115cc:	683b      	ldr	r3, [r7, #0]
 80115ce:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
 80115d2:	697b      	ldr	r3, [r7, #20]
 80115d4:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80115d6:	693b      	ldr	r3, [r7, #16]
 80115d8:	f383 8810 	msr	PRIMASK, r3

  UTIL_SEQ_EXIT_CRITICAL_SECTION( );

  return;
 80115dc:	bf00      	nop
}
 80115de:	371c      	adds	r7, #28
 80115e0:	46bd      	mov	sp, r7
 80115e2:	bc80      	pop	{r7}
 80115e4:	4770      	bx	lr
 80115e6:	bf00      	nop
 80115e8:	20000ba8 	.word	0x20000ba8
 80115ec:	20000c38 	.word	0x20000c38

080115f0 <UTIL_SEQ_SetEvt>:

  return;
}

void UTIL_SEQ_SetEvt( UTIL_SEQ_bm_t EvtId_bm )
{
 80115f0:	b480      	push	{r7}
 80115f2:	b087      	sub	sp, #28
 80115f4:	af00      	add	r7, sp, #0
 80115f6:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80115f8:	f3ef 8310 	mrs	r3, PRIMASK
 80115fc:	60fb      	str	r3, [r7, #12]
  return(result);
 80115fe:	68fb      	ldr	r3, [r7, #12]
  UTIL_SEQ_ENTER_CRITICAL_SECTION( );
 8011600:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 8011602:	b672      	cpsid	i

  EvtSet |= EvtId_bm;
 8011604:	4b07      	ldr	r3, [pc, #28]	; (8011624 <UTIL_SEQ_SetEvt+0x34>)
 8011606:	681a      	ldr	r2, [r3, #0]
 8011608:	687b      	ldr	r3, [r7, #4]
 801160a:	4313      	orrs	r3, r2
 801160c:	4a05      	ldr	r2, [pc, #20]	; (8011624 <UTIL_SEQ_SetEvt+0x34>)
 801160e:	6013      	str	r3, [r2, #0]
 8011610:	697b      	ldr	r3, [r7, #20]
 8011612:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8011614:	693b      	ldr	r3, [r7, #16]
 8011616:	f383 8810 	msr	PRIMASK, r3

  UTIL_SEQ_EXIT_CRITICAL_SECTION( );

  return;
 801161a:	bf00      	nop
}
 801161c:	371c      	adds	r7, #28
 801161e:	46bd      	mov	sp, r7
 8011620:	bc80      	pop	{r7}
 8011622:	4770      	bx	lr
 8011624:	20000bac 	.word	0x20000bac

08011628 <UTIL_SEQ_ClrEvt>:

void UTIL_SEQ_ClrEvt( UTIL_SEQ_bm_t EvtId_bm )
{
 8011628:	b480      	push	{r7}
 801162a:	b087      	sub	sp, #28
 801162c:	af00      	add	r7, sp, #0
 801162e:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8011630:	f3ef 8310 	mrs	r3, PRIMASK
 8011634:	60fb      	str	r3, [r7, #12]
  return(result);
 8011636:	68fb      	ldr	r3, [r7, #12]
  UTIL_SEQ_ENTER_CRITICAL_SECTION( );
 8011638:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 801163a:	b672      	cpsid	i

  EvtSet &= (~EvtId_bm);
 801163c:	687b      	ldr	r3, [r7, #4]
 801163e:	43da      	mvns	r2, r3
 8011640:	4b07      	ldr	r3, [pc, #28]	; (8011660 <UTIL_SEQ_ClrEvt+0x38>)
 8011642:	681b      	ldr	r3, [r3, #0]
 8011644:	4013      	ands	r3, r2
 8011646:	4a06      	ldr	r2, [pc, #24]	; (8011660 <UTIL_SEQ_ClrEvt+0x38>)
 8011648:	6013      	str	r3, [r2, #0]
 801164a:	697b      	ldr	r3, [r7, #20]
 801164c:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801164e:	693b      	ldr	r3, [r7, #16]
 8011650:	f383 8810 	msr	PRIMASK, r3

  UTIL_SEQ_EXIT_CRITICAL_SECTION( );

  return;
 8011654:	bf00      	nop
}
 8011656:	371c      	adds	r7, #28
 8011658:	46bd      	mov	sp, r7
 801165a:	bc80      	pop	{r7}
 801165c:	4770      	bx	lr
 801165e:	bf00      	nop
 8011660:	20000bac 	.word	0x20000bac

08011664 <UTIL_SEQ_WaitEvt>:

void UTIL_SEQ_WaitEvt(UTIL_SEQ_bm_t EvtId_bm)
{
 8011664:	b580      	push	{r7, lr}
 8011666:	b086      	sub	sp, #24
 8011668:	af00      	add	r7, sp, #0
 801166a:	6078      	str	r0, [r7, #4]
  UTIL_SEQ_bm_t current_task_idx;
  UTIL_SEQ_bm_t wait_task_idx;
  /** store in local the current_task_id_bm as the global variable CurrentTaskIdx
   *  may be overwritten in case there are nested call of UTIL_SEQ_Run()
   */
  current_task_idx = CurrentTaskIdx;
 801166c:	4b1b      	ldr	r3, [pc, #108]	; (80116dc <UTIL_SEQ_WaitEvt+0x78>)
 801166e:	681b      	ldr	r3, [r3, #0]
 8011670:	613b      	str	r3, [r7, #16]
  if(UTIL_SEQ_NOTASKRUNNING == CurrentTaskIdx)
 8011672:	4b1a      	ldr	r3, [pc, #104]	; (80116dc <UTIL_SEQ_WaitEvt+0x78>)
 8011674:	681b      	ldr	r3, [r3, #0]
 8011676:	f1b3 3fff 	cmp.w	r3, #4294967295
 801167a:	d102      	bne.n	8011682 <UTIL_SEQ_WaitEvt+0x1e>
  {
    wait_task_idx = 0;
 801167c:	2300      	movs	r3, #0
 801167e:	617b      	str	r3, [r7, #20]
 8011680:	e005      	b.n	801168e <UTIL_SEQ_WaitEvt+0x2a>
  }
  else
  {
    wait_task_idx = 1 << CurrentTaskIdx;
 8011682:	4b16      	ldr	r3, [pc, #88]	; (80116dc <UTIL_SEQ_WaitEvt+0x78>)
 8011684:	681b      	ldr	r3, [r3, #0]
 8011686:	2201      	movs	r2, #1
 8011688:	fa02 f303 	lsl.w	r3, r2, r3
 801168c:	617b      	str	r3, [r7, #20]
  }

  /** backup the event id that was currently waited */
  event_waited_id_backup = EvtWaited;
 801168e:	4b14      	ldr	r3, [pc, #80]	; (80116e0 <UTIL_SEQ_WaitEvt+0x7c>)
 8011690:	681b      	ldr	r3, [r3, #0]
 8011692:	60fb      	str	r3, [r7, #12]
  EvtWaited = EvtId_bm;
 8011694:	4a12      	ldr	r2, [pc, #72]	; (80116e0 <UTIL_SEQ_WaitEvt+0x7c>)
 8011696:	687b      	ldr	r3, [r7, #4]
 8011698:	6013      	str	r3, [r2, #0]
   *  the while loop below.
   *  The system is waiting only for the last waited event.
   *  When it will go out, it will wait again from the previous one.
   *  It case it occurs while waiting for the second one, the while loop will exit immediately
   */
  while ((EvtSet & EvtWaited) == 0U)
 801169a:	e005      	b.n	80116a8 <UTIL_SEQ_WaitEvt+0x44>
  {
    UTIL_SEQ_EvtIdle(wait_task_idx, EvtWaited);
 801169c:	4b10      	ldr	r3, [pc, #64]	; (80116e0 <UTIL_SEQ_WaitEvt+0x7c>)
 801169e:	681b      	ldr	r3, [r3, #0]
 80116a0:	4619      	mov	r1, r3
 80116a2:	6978      	ldr	r0, [r7, #20]
 80116a4:	f000 f820 	bl	80116e8 <UTIL_SEQ_EvtIdle>
  while ((EvtSet & EvtWaited) == 0U)
 80116a8:	4b0e      	ldr	r3, [pc, #56]	; (80116e4 <UTIL_SEQ_WaitEvt+0x80>)
 80116aa:	681a      	ldr	r2, [r3, #0]
 80116ac:	4b0c      	ldr	r3, [pc, #48]	; (80116e0 <UTIL_SEQ_WaitEvt+0x7c>)
 80116ae:	681b      	ldr	r3, [r3, #0]
 80116b0:	4013      	ands	r3, r2
 80116b2:	2b00      	cmp	r3, #0
 80116b4:	d0f2      	beq.n	801169c <UTIL_SEQ_WaitEvt+0x38>
  /**
   * Restore the CurrentTaskIdx that may have been modified by call of UTIL_SEQ_Run() from UTIL_SEQ_EvtIdle()
   * This is required so that a second call of UTIL_SEQ_WaitEvt() in the same process pass the correct current_task_id_bm
   * in the call of UTIL_SEQ_EvtIdle()
   */
  CurrentTaskIdx = current_task_idx;
 80116b6:	4a09      	ldr	r2, [pc, #36]	; (80116dc <UTIL_SEQ_WaitEvt+0x78>)
 80116b8:	693b      	ldr	r3, [r7, #16]
 80116ba:	6013      	str	r3, [r2, #0]

  EvtSet &= (~EvtWaited);
 80116bc:	4b08      	ldr	r3, [pc, #32]	; (80116e0 <UTIL_SEQ_WaitEvt+0x7c>)
 80116be:	681b      	ldr	r3, [r3, #0]
 80116c0:	43da      	mvns	r2, r3
 80116c2:	4b08      	ldr	r3, [pc, #32]	; (80116e4 <UTIL_SEQ_WaitEvt+0x80>)
 80116c4:	681b      	ldr	r3, [r3, #0]
 80116c6:	4013      	ands	r3, r2
 80116c8:	4a06      	ldr	r2, [pc, #24]	; (80116e4 <UTIL_SEQ_WaitEvt+0x80>)
 80116ca:	6013      	str	r3, [r2, #0]
  EvtWaited = event_waited_id_backup;
 80116cc:	4a04      	ldr	r2, [pc, #16]	; (80116e0 <UTIL_SEQ_WaitEvt+0x7c>)
 80116ce:	68fb      	ldr	r3, [r7, #12]
 80116d0:	6013      	str	r3, [r2, #0]

  return;
 80116d2:	bf00      	nop
}
 80116d4:	3718      	adds	r7, #24
 80116d6:	46bd      	mov	sp, r7
 80116d8:	bd80      	pop	{r7, pc}
 80116da:	bf00      	nop
 80116dc:	20000bb4 	.word	0x20000bb4
 80116e0:	20000bb0 	.word	0x20000bb0
 80116e4:	20000bac 	.word	0x20000bac

080116e8 <UTIL_SEQ_EvtIdle>:
{
  return (EvtSet & EvtWaited);
}

__WEAK void UTIL_SEQ_EvtIdle( UTIL_SEQ_bm_t TaskId_bm, UTIL_SEQ_bm_t EvtWaited_bm )
{
 80116e8:	b580      	push	{r7, lr}
 80116ea:	b082      	sub	sp, #8
 80116ec:	af00      	add	r7, sp, #0
 80116ee:	6078      	str	r0, [r7, #4]
 80116f0:	6039      	str	r1, [r7, #0]
  UTIL_SEQ_Run(~TaskId_bm);
 80116f2:	687b      	ldr	r3, [r7, #4]
 80116f4:	43db      	mvns	r3, r3
 80116f6:	4618      	mov	r0, r3
 80116f8:	f7ff fe50 	bl	801139c <UTIL_SEQ_Run>
  return;
 80116fc:	bf00      	nop
}
 80116fe:	3708      	adds	r7, #8
 8011700:	46bd      	mov	sp, r7
 8011702:	bd80      	pop	{r7, pc}

08011704 <UTIL_SEQ_PreIdle>:
{
  return;
}

__WEAK void UTIL_SEQ_PreIdle( void )
{
 8011704:	b480      	push	{r7}
 8011706:	af00      	add	r7, sp, #0
  /**
   * Unless specified by the application, there is nothing to be done
   */
  return;
 8011708:	bf00      	nop
}
 801170a:	46bd      	mov	sp, r7
 801170c:	bc80      	pop	{r7}
 801170e:	4770      	bx	lr

08011710 <UTIL_SEQ_PostIdle>:

__WEAK void UTIL_SEQ_PostIdle( void )
{
 8011710:	b480      	push	{r7}
 8011712:	af00      	add	r7, sp, #0
  /**
   * Unless specified by the application, there is nothing to be done
   */
  return;
 8011714:	bf00      	nop
}
 8011716:	46bd      	mov	sp, r7
 8011718:	bc80      	pop	{r7}
 801171a:	4770      	bx	lr

0801171c <SEQ_BitPosition>:
 * @brief return the position of the first bit set to 1
 * @param Value 32 bit value
 * @retval bit position
 */
uint8_t SEQ_BitPosition(uint32_t Value)
{
 801171c:	b480      	push	{r7}
 801171e:	b085      	sub	sp, #20
 8011720:	af00      	add	r7, sp, #0
 8011722:	6078      	str	r0, [r7, #4]
  uint8_t n = 0U;
 8011724:	2300      	movs	r3, #0
 8011726:	73fb      	strb	r3, [r7, #15]

  if ((Value & 0xFFFF0000U) == 0U)  { n  = 16U; Value <<= 16U;  }
 8011728:	687b      	ldr	r3, [r7, #4]
 801172a:	0c1b      	lsrs	r3, r3, #16
 801172c:	041b      	lsls	r3, r3, #16
 801172e:	2b00      	cmp	r3, #0
 8011730:	d104      	bne.n	801173c <SEQ_BitPosition+0x20>
 8011732:	2310      	movs	r3, #16
 8011734:	73fb      	strb	r3, [r7, #15]
 8011736:	687b      	ldr	r3, [r7, #4]
 8011738:	041b      	lsls	r3, r3, #16
 801173a:	607b      	str	r3, [r7, #4]
  if ((Value & 0xFF000000U) == 0U)  { n +=  8U; Value <<=  8U;  }
 801173c:	687b      	ldr	r3, [r7, #4]
 801173e:	f003 437f 	and.w	r3, r3, #4278190080	; 0xff000000
 8011742:	2b00      	cmp	r3, #0
 8011744:	d105      	bne.n	8011752 <SEQ_BitPosition+0x36>
 8011746:	7bfb      	ldrb	r3, [r7, #15]
 8011748:	3308      	adds	r3, #8
 801174a:	73fb      	strb	r3, [r7, #15]
 801174c:	687b      	ldr	r3, [r7, #4]
 801174e:	021b      	lsls	r3, r3, #8
 8011750:	607b      	str	r3, [r7, #4]
  if ((Value & 0xF0000000U) == 0U)  { n +=  4U; Value <<=  4U;  }
 8011752:	687b      	ldr	r3, [r7, #4]
 8011754:	f003 4370 	and.w	r3, r3, #4026531840	; 0xf0000000
 8011758:	2b00      	cmp	r3, #0
 801175a:	d105      	bne.n	8011768 <SEQ_BitPosition+0x4c>
 801175c:	7bfb      	ldrb	r3, [r7, #15]
 801175e:	3304      	adds	r3, #4
 8011760:	73fb      	strb	r3, [r7, #15]
 8011762:	687b      	ldr	r3, [r7, #4]
 8011764:	011b      	lsls	r3, r3, #4
 8011766:	607b      	str	r3, [r7, #4]

  n += SEQ_clz_table_4bit[Value >> (32-4)];
 8011768:	687b      	ldr	r3, [r7, #4]
 801176a:	0f1b      	lsrs	r3, r3, #28
 801176c:	4a06      	ldr	r2, [pc, #24]	; (8011788 <SEQ_BitPosition+0x6c>)
 801176e:	5cd2      	ldrb	r2, [r2, r3]
 8011770:	7bfb      	ldrb	r3, [r7, #15]
 8011772:	4413      	add	r3, r2
 8011774:	73fb      	strb	r3, [r7, #15]

  return (uint8_t)(31U-n);
 8011776:	7bfb      	ldrb	r3, [r7, #15]
 8011778:	f1c3 031f 	rsb	r3, r3, #31
 801177c:	b2db      	uxtb	r3, r3
}
 801177e:	4618      	mov	r0, r3
 8011780:	3714      	adds	r7, #20
 8011782:	46bd      	mov	sp, r7
 8011784:	bc80      	pop	{r7}
 8011786:	4770      	bx	lr
 8011788:	08013738 	.word	0x08013738

0801178c <SysTimeAdd>:
  * @addtogroup SYSTIME_exported_function
  *  @{
  */

SysTime_t SysTimeAdd( SysTime_t a, SysTime_t b )
{
 801178c:	b082      	sub	sp, #8
 801178e:	b480      	push	{r7}
 8011790:	b087      	sub	sp, #28
 8011792:	af00      	add	r7, sp, #0
 8011794:	60f8      	str	r0, [r7, #12]
 8011796:	1d38      	adds	r0, r7, #4
 8011798:	e880 0006 	stmia.w	r0, {r1, r2}
 801179c:	627b      	str	r3, [r7, #36]	; 0x24
  SysTime_t c =  { .Seconds = 0, .SubSeconds = 0 };
 801179e:	2300      	movs	r3, #0
 80117a0:	613b      	str	r3, [r7, #16]
 80117a2:	2300      	movs	r3, #0
 80117a4:	82bb      	strh	r3, [r7, #20]

  c.Seconds = a.Seconds + b.Seconds;
 80117a6:	687a      	ldr	r2, [r7, #4]
 80117a8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80117aa:	4413      	add	r3, r2
 80117ac:	613b      	str	r3, [r7, #16]
  c.SubSeconds = a.SubSeconds + b.SubSeconds;
 80117ae:	f9b7 3008 	ldrsh.w	r3, [r7, #8]
 80117b2:	b29a      	uxth	r2, r3
 80117b4:	f9b7 3028 	ldrsh.w	r3, [r7, #40]	; 0x28
 80117b8:	b29b      	uxth	r3, r3
 80117ba:	4413      	add	r3, r2
 80117bc:	b29b      	uxth	r3, r3
 80117be:	b21b      	sxth	r3, r3
 80117c0:	82bb      	strh	r3, [r7, #20]
  if( c.SubSeconds >= 1000 )
 80117c2:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 80117c6:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80117ca:	db0a      	blt.n	80117e2 <SysTimeAdd+0x56>
  {
    c.Seconds++;
 80117cc:	693b      	ldr	r3, [r7, #16]
 80117ce:	3301      	adds	r3, #1
 80117d0:	613b      	str	r3, [r7, #16]
    c.SubSeconds -= 1000;
 80117d2:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 80117d6:	b29b      	uxth	r3, r3
 80117d8:	f5a3 737a 	sub.w	r3, r3, #1000	; 0x3e8
 80117dc:	b29b      	uxth	r3, r3
 80117de:	b21b      	sxth	r3, r3
 80117e0:	82bb      	strh	r3, [r7, #20]
  }
  return c;
 80117e2:	68fb      	ldr	r3, [r7, #12]
 80117e4:	461a      	mov	r2, r3
 80117e6:	f107 0310 	add.w	r3, r7, #16
 80117ea:	e893 0003 	ldmia.w	r3, {r0, r1}
 80117ee:	e882 0003 	stmia.w	r2, {r0, r1}
}
 80117f2:	68f8      	ldr	r0, [r7, #12]
 80117f4:	371c      	adds	r7, #28
 80117f6:	46bd      	mov	sp, r7
 80117f8:	bc80      	pop	{r7}
 80117fa:	b002      	add	sp, #8
 80117fc:	4770      	bx	lr
	...

08011800 <SysTimeGet>:
  UTIL_SYSTIMDriver.BKUPWrite_Seconds( DeltaTime.Seconds );
  UTIL_SYSTIMDriver.BKUPWrite_SubSeconds( ( uint32_t ) DeltaTime.SubSeconds );
}

SysTime_t SysTimeGet( void )
{
 8011800:	b580      	push	{r7, lr}
 8011802:	b08a      	sub	sp, #40	; 0x28
 8011804:	af02      	add	r7, sp, #8
 8011806:	6078      	str	r0, [r7, #4]
  SysTime_t calendarTime = { .Seconds = 0, .SubSeconds = 0 };
 8011808:	2300      	movs	r3, #0
 801180a:	61bb      	str	r3, [r7, #24]
 801180c:	2300      	movs	r3, #0
 801180e:	83bb      	strh	r3, [r7, #28]
  SysTime_t sysTime = { .Seconds = 0, .SubSeconds = 0 };
 8011810:	2300      	movs	r3, #0
 8011812:	613b      	str	r3, [r7, #16]
 8011814:	2300      	movs	r3, #0
 8011816:	82bb      	strh	r3, [r7, #20]
  SysTime_t DeltaTime;

  calendarTime.Seconds = UTIL_SYSTIMDriver.GetCalendarTime( ( uint16_t* )&calendarTime.SubSeconds );
 8011818:	4b14      	ldr	r3, [pc, #80]	; (801186c <SysTimeGet+0x6c>)
 801181a:	691b      	ldr	r3, [r3, #16]
 801181c:	f107 0218 	add.w	r2, r7, #24
 8011820:	3204      	adds	r2, #4
 8011822:	4610      	mov	r0, r2
 8011824:	4798      	blx	r3
 8011826:	4603      	mov	r3, r0
 8011828:	61bb      	str	r3, [r7, #24]

  DeltaTime.SubSeconds = (int16_t)UTIL_SYSTIMDriver.BKUPRead_SubSeconds();
 801182a:	4b10      	ldr	r3, [pc, #64]	; (801186c <SysTimeGet+0x6c>)
 801182c:	68db      	ldr	r3, [r3, #12]
 801182e:	4798      	blx	r3
 8011830:	4603      	mov	r3, r0
 8011832:	b21b      	sxth	r3, r3
 8011834:	81bb      	strh	r3, [r7, #12]
  DeltaTime.Seconds = UTIL_SYSTIMDriver.BKUPRead_Seconds();
 8011836:	4b0d      	ldr	r3, [pc, #52]	; (801186c <SysTimeGet+0x6c>)
 8011838:	685b      	ldr	r3, [r3, #4]
 801183a:	4798      	blx	r3
 801183c:	4603      	mov	r3, r0
 801183e:	60bb      	str	r3, [r7, #8]

  sysTime = SysTimeAdd( DeltaTime, calendarTime );
 8011840:	f107 0010 	add.w	r0, r7, #16
 8011844:	69fb      	ldr	r3, [r7, #28]
 8011846:	9300      	str	r3, [sp, #0]
 8011848:	69bb      	ldr	r3, [r7, #24]
 801184a:	f107 0208 	add.w	r2, r7, #8
 801184e:	ca06      	ldmia	r2, {r1, r2}
 8011850:	f7ff ff9c 	bl	801178c <SysTimeAdd>

  return sysTime;
 8011854:	687b      	ldr	r3, [r7, #4]
 8011856:	461a      	mov	r2, r3
 8011858:	f107 0310 	add.w	r3, r7, #16
 801185c:	e893 0003 	ldmia.w	r3, {r0, r1}
 8011860:	e882 0003 	stmia.w	r2, {r0, r1}
}
 8011864:	6878      	ldr	r0, [r7, #4]
 8011866:	3720      	adds	r7, #32
 8011868:	46bd      	mov	sp, r7
 801186a:	bd80      	pop	{r7, pc}
 801186c:	0801320c 	.word	0x0801320c

08011870 <UTIL_TIMER_Init>:
  * @addtogroup TIMER_SERVER_exported_function
  *  @{
  */

UTIL_TIMER_Status_t UTIL_TIMER_Init(void)
{
 8011870:	b580      	push	{r7, lr}
 8011872:	af00      	add	r7, sp, #0
  UTIL_TIMER_INIT_CRITICAL_SECTION();
  TimerListHead = NULL;
 8011874:	4b04      	ldr	r3, [pc, #16]	; (8011888 <UTIL_TIMER_Init+0x18>)
 8011876:	2200      	movs	r2, #0
 8011878:	601a      	str	r2, [r3, #0]
  return UTIL_TimerDriver.InitTimer();
 801187a:	4b04      	ldr	r3, [pc, #16]	; (801188c <UTIL_TIMER_Init+0x1c>)
 801187c:	681b      	ldr	r3, [r3, #0]
 801187e:	4798      	blx	r3
 8011880:	4603      	mov	r3, r0
}
 8011882:	4618      	mov	r0, r3
 8011884:	bd80      	pop	{r7, pc}
 8011886:	bf00      	nop
 8011888:	20000c48 	.word	0x20000c48
 801188c:	080131e0 	.word	0x080131e0

08011890 <UTIL_TIMER_Create>:
{
  return UTIL_TimerDriver.DeInitTimer();
}

UTIL_TIMER_Status_t UTIL_TIMER_Create( UTIL_TIMER_Object_t *TimerObject, uint32_t PeriodValue, UTIL_TIMER_Mode_t Mode, void ( *Callback )( void *), void *Argument)
{
 8011890:	b580      	push	{r7, lr}
 8011892:	b084      	sub	sp, #16
 8011894:	af00      	add	r7, sp, #0
 8011896:	60f8      	str	r0, [r7, #12]
 8011898:	60b9      	str	r1, [r7, #8]
 801189a:	603b      	str	r3, [r7, #0]
 801189c:	4613      	mov	r3, r2
 801189e:	71fb      	strb	r3, [r7, #7]
  if((TimerObject != NULL) && (Callback != NULL))
 80118a0:	68fb      	ldr	r3, [r7, #12]
 80118a2:	2b00      	cmp	r3, #0
 80118a4:	d023      	beq.n	80118ee <UTIL_TIMER_Create+0x5e>
 80118a6:	683b      	ldr	r3, [r7, #0]
 80118a8:	2b00      	cmp	r3, #0
 80118aa:	d020      	beq.n	80118ee <UTIL_TIMER_Create+0x5e>
  {
    TimerObject->Timestamp = 0U;
 80118ac:	68fb      	ldr	r3, [r7, #12]
 80118ae:	2200      	movs	r2, #0
 80118b0:	601a      	str	r2, [r3, #0]
    TimerObject->ReloadValue = UTIL_TimerDriver.ms2Tick(PeriodValue);
 80118b2:	4b11      	ldr	r3, [pc, #68]	; (80118f8 <UTIL_TIMER_Create+0x68>)
 80118b4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80118b6:	68b8      	ldr	r0, [r7, #8]
 80118b8:	4798      	blx	r3
 80118ba:	4602      	mov	r2, r0
 80118bc:	68fb      	ldr	r3, [r7, #12]
 80118be:	605a      	str	r2, [r3, #4]
    TimerObject->IsPending = 0U;
 80118c0:	68fb      	ldr	r3, [r7, #12]
 80118c2:	2200      	movs	r2, #0
 80118c4:	721a      	strb	r2, [r3, #8]
    TimerObject->IsRunning = 0U;
 80118c6:	68fb      	ldr	r3, [r7, #12]
 80118c8:	2200      	movs	r2, #0
 80118ca:	725a      	strb	r2, [r3, #9]
    TimerObject->IsReloadStopped = 0U;
 80118cc:	68fb      	ldr	r3, [r7, #12]
 80118ce:	2200      	movs	r2, #0
 80118d0:	729a      	strb	r2, [r3, #10]
    TimerObject->Callback = Callback;
 80118d2:	68fb      	ldr	r3, [r7, #12]
 80118d4:	683a      	ldr	r2, [r7, #0]
 80118d6:	60da      	str	r2, [r3, #12]
    TimerObject->argument = Argument;
 80118d8:	68fb      	ldr	r3, [r7, #12]
 80118da:	69ba      	ldr	r2, [r7, #24]
 80118dc:	611a      	str	r2, [r3, #16]
    TimerObject->Mode = Mode;
 80118de:	68fb      	ldr	r3, [r7, #12]
 80118e0:	79fa      	ldrb	r2, [r7, #7]
 80118e2:	72da      	strb	r2, [r3, #11]
    TimerObject->Next = NULL;
 80118e4:	68fb      	ldr	r3, [r7, #12]
 80118e6:	2200      	movs	r2, #0
 80118e8:	615a      	str	r2, [r3, #20]
    return UTIL_TIMER_OK;
 80118ea:	2300      	movs	r3, #0
 80118ec:	e000      	b.n	80118f0 <UTIL_TIMER_Create+0x60>
  }
  else
  {
    return UTIL_TIMER_INVALID_PARAM;
 80118ee:	2301      	movs	r3, #1
  }
}
 80118f0:	4618      	mov	r0, r3
 80118f2:	3710      	adds	r7, #16
 80118f4:	46bd      	mov	sp, r7
 80118f6:	bd80      	pop	{r7, pc}
 80118f8:	080131e0 	.word	0x080131e0

080118fc <UTIL_TIMER_Start>:

UTIL_TIMER_Status_t UTIL_TIMER_Start( UTIL_TIMER_Object_t *TimerObject)
{
 80118fc:	b580      	push	{r7, lr}
 80118fe:	b08a      	sub	sp, #40	; 0x28
 8011900:	af00      	add	r7, sp, #0
 8011902:	6078      	str	r0, [r7, #4]
  UTIL_TIMER_Status_t  ret = UTIL_TIMER_OK;
 8011904:	2300      	movs	r3, #0
 8011906:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  uint32_t elapsedTime;
  uint32_t minValue;
  uint32_t ticks;
    
  if(( TimerObject != NULL ) && ( TimerExists( TimerObject ) == false ) && (TimerObject->IsRunning == 0U))
 801190a:	687b      	ldr	r3, [r7, #4]
 801190c:	2b00      	cmp	r3, #0
 801190e:	d054      	beq.n	80119ba <UTIL_TIMER_Start+0xbe>
 8011910:	6878      	ldr	r0, [r7, #4]
 8011912:	f000 f9a5 	bl	8011c60 <TimerExists>
 8011916:	4603      	mov	r3, r0
 8011918:	f083 0301 	eor.w	r3, r3, #1
 801191c:	b2db      	uxtb	r3, r3
 801191e:	2b00      	cmp	r3, #0
 8011920:	d04b      	beq.n	80119ba <UTIL_TIMER_Start+0xbe>
 8011922:	687b      	ldr	r3, [r7, #4]
 8011924:	7a5b      	ldrb	r3, [r3, #9]
 8011926:	2b00      	cmp	r3, #0
 8011928:	d147      	bne.n	80119ba <UTIL_TIMER_Start+0xbe>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 801192a:	f3ef 8310 	mrs	r3, PRIMASK
 801192e:	613b      	str	r3, [r7, #16]
  return(result);
 8011930:	693b      	ldr	r3, [r7, #16]
  {
    UTIL_TIMER_ENTER_CRITICAL_SECTION();
 8011932:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("cpsid i" : : : "memory");
 8011934:	b672      	cpsid	i
    ticks = TimerObject->ReloadValue;
 8011936:	687b      	ldr	r3, [r7, #4]
 8011938:	685b      	ldr	r3, [r3, #4]
 801193a:	623b      	str	r3, [r7, #32]
    minValue = UTIL_TimerDriver.GetMinimumTimeout( );
 801193c:	4b23      	ldr	r3, [pc, #140]	; (80119cc <UTIL_TIMER_Start+0xd0>)
 801193e:	6a1b      	ldr	r3, [r3, #32]
 8011940:	4798      	blx	r3
 8011942:	61b8      	str	r0, [r7, #24]
    
    if( ticks < minValue )
 8011944:	6a3a      	ldr	r2, [r7, #32]
 8011946:	69bb      	ldr	r3, [r7, #24]
 8011948:	429a      	cmp	r2, r3
 801194a:	d201      	bcs.n	8011950 <UTIL_TIMER_Start+0x54>
    {
      ticks = minValue;
 801194c:	69bb      	ldr	r3, [r7, #24]
 801194e:	623b      	str	r3, [r7, #32]
    }
    
    TimerObject->Timestamp = ticks;
 8011950:	687b      	ldr	r3, [r7, #4]
 8011952:	6a3a      	ldr	r2, [r7, #32]
 8011954:	601a      	str	r2, [r3, #0]
    TimerObject->IsPending = 0U;
 8011956:	687b      	ldr	r3, [r7, #4]
 8011958:	2200      	movs	r2, #0
 801195a:	721a      	strb	r2, [r3, #8]
    TimerObject->IsRunning = 1U;
 801195c:	687b      	ldr	r3, [r7, #4]
 801195e:	2201      	movs	r2, #1
 8011960:	725a      	strb	r2, [r3, #9]
    TimerObject->IsReloadStopped = 0U;
 8011962:	687b      	ldr	r3, [r7, #4]
 8011964:	2200      	movs	r2, #0
 8011966:	729a      	strb	r2, [r3, #10]
    if( TimerListHead == NULL )
 8011968:	4b19      	ldr	r3, [pc, #100]	; (80119d0 <UTIL_TIMER_Start+0xd4>)
 801196a:	681b      	ldr	r3, [r3, #0]
 801196c:	2b00      	cmp	r3, #0
 801196e:	d106      	bne.n	801197e <UTIL_TIMER_Start+0x82>
    {
      UTIL_TimerDriver.SetTimerContext();
 8011970:	4b16      	ldr	r3, [pc, #88]	; (80119cc <UTIL_TIMER_Start+0xd0>)
 8011972:	691b      	ldr	r3, [r3, #16]
 8011974:	4798      	blx	r3
      TimerInsertNewHeadTimer( TimerObject ); /* insert a timeout at now+obj->Timestamp */
 8011976:	6878      	ldr	r0, [r7, #4]
 8011978:	f000 f9e8 	bl	8011d4c <TimerInsertNewHeadTimer>
 801197c:	e017      	b.n	80119ae <UTIL_TIMER_Start+0xb2>
    }
    else 
    {
      elapsedTime = UTIL_TimerDriver.GetTimerElapsedTime( );
 801197e:	4b13      	ldr	r3, [pc, #76]	; (80119cc <UTIL_TIMER_Start+0xd0>)
 8011980:	699b      	ldr	r3, [r3, #24]
 8011982:	4798      	blx	r3
 8011984:	6178      	str	r0, [r7, #20]
      TimerObject->Timestamp += elapsedTime;
 8011986:	687b      	ldr	r3, [r7, #4]
 8011988:	681a      	ldr	r2, [r3, #0]
 801198a:	697b      	ldr	r3, [r7, #20]
 801198c:	441a      	add	r2, r3
 801198e:	687b      	ldr	r3, [r7, #4]
 8011990:	601a      	str	r2, [r3, #0]
      
      if( TimerObject->Timestamp < TimerListHead->Timestamp )
 8011992:	687b      	ldr	r3, [r7, #4]
 8011994:	681a      	ldr	r2, [r3, #0]
 8011996:	4b0e      	ldr	r3, [pc, #56]	; (80119d0 <UTIL_TIMER_Start+0xd4>)
 8011998:	681b      	ldr	r3, [r3, #0]
 801199a:	681b      	ldr	r3, [r3, #0]
 801199c:	429a      	cmp	r2, r3
 801199e:	d203      	bcs.n	80119a8 <UTIL_TIMER_Start+0xac>
      {
        TimerInsertNewHeadTimer( TimerObject);
 80119a0:	6878      	ldr	r0, [r7, #4]
 80119a2:	f000 f9d3 	bl	8011d4c <TimerInsertNewHeadTimer>
 80119a6:	e002      	b.n	80119ae <UTIL_TIMER_Start+0xb2>
      }
      else
      {
        TimerInsertTimer( TimerObject);
 80119a8:	6878      	ldr	r0, [r7, #4]
 80119aa:	f000 f99f 	bl	8011cec <TimerInsertTimer>
 80119ae:	69fb      	ldr	r3, [r7, #28]
 80119b0:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80119b2:	68fb      	ldr	r3, [r7, #12]
 80119b4:	f383 8810 	msr	PRIMASK, r3
  {
 80119b8:	e002      	b.n	80119c0 <UTIL_TIMER_Start+0xc4>
    }
    UTIL_TIMER_EXIT_CRITICAL_SECTION();
  }
  else
  {
    ret =  UTIL_TIMER_INVALID_PARAM;
 80119ba:	2301      	movs	r3, #1
 80119bc:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }
  return ret;
 80119c0:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}
 80119c4:	4618      	mov	r0, r3
 80119c6:	3728      	adds	r7, #40	; 0x28
 80119c8:	46bd      	mov	sp, r7
 80119ca:	bd80      	pop	{r7, pc}
 80119cc:	080131e0 	.word	0x080131e0
 80119d0:	20000c48 	.word	0x20000c48

080119d4 <UTIL_TIMER_Stop>:
  }
  return ret;
}

UTIL_TIMER_Status_t UTIL_TIMER_Stop( UTIL_TIMER_Object_t *TimerObject )
{
 80119d4:	b580      	push	{r7, lr}
 80119d6:	b088      	sub	sp, #32
 80119d8:	af00      	add	r7, sp, #0
 80119da:	6078      	str	r0, [r7, #4]
  UTIL_TIMER_Status_t  ret = UTIL_TIMER_OK;
 80119dc:	2300      	movs	r3, #0
 80119de:	77fb      	strb	r3, [r7, #31]

  if (NULL != TimerObject)
 80119e0:	687b      	ldr	r3, [r7, #4]
 80119e2:	2b00      	cmp	r3, #0
 80119e4:	d05a      	beq.n	8011a9c <UTIL_TIMER_Stop+0xc8>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80119e6:	f3ef 8310 	mrs	r3, PRIMASK
 80119ea:	60fb      	str	r3, [r7, #12]
  return(result);
 80119ec:	68fb      	ldr	r3, [r7, #12]
  {
    UTIL_TIMER_ENTER_CRITICAL_SECTION();
 80119ee:	613b      	str	r3, [r7, #16]
  __ASM volatile ("cpsid i" : : : "memory");
 80119f0:	b672      	cpsid	i
    UTIL_TIMER_Object_t* prev = TimerListHead;
 80119f2:	4b2e      	ldr	r3, [pc, #184]	; (8011aac <UTIL_TIMER_Stop+0xd8>)
 80119f4:	681b      	ldr	r3, [r3, #0]
 80119f6:	61bb      	str	r3, [r7, #24]
    UTIL_TIMER_Object_t* cur = TimerListHead;
 80119f8:	4b2c      	ldr	r3, [pc, #176]	; (8011aac <UTIL_TIMER_Stop+0xd8>)
 80119fa:	681b      	ldr	r3, [r3, #0]
 80119fc:	617b      	str	r3, [r7, #20]
    TimerObject->IsReloadStopped = 1U;
 80119fe:	687b      	ldr	r3, [r7, #4]
 8011a00:	2201      	movs	r2, #1
 8011a02:	729a      	strb	r2, [r3, #10]
    
    /* List is empty or the Obj to stop does not exist  */
    if(NULL != TimerListHead)
 8011a04:	4b29      	ldr	r3, [pc, #164]	; (8011aac <UTIL_TIMER_Stop+0xd8>)
 8011a06:	681b      	ldr	r3, [r3, #0]
 8011a08:	2b00      	cmp	r3, #0
 8011a0a:	d041      	beq.n	8011a90 <UTIL_TIMER_Stop+0xbc>
    {
      TimerObject->IsRunning = 0U;
 8011a0c:	687b      	ldr	r3, [r7, #4]
 8011a0e:	2200      	movs	r2, #0
 8011a10:	725a      	strb	r2, [r3, #9]
      
      if( TimerListHead == TimerObject ) /* Stop the Head */
 8011a12:	4b26      	ldr	r3, [pc, #152]	; (8011aac <UTIL_TIMER_Stop+0xd8>)
 8011a14:	681b      	ldr	r3, [r3, #0]
 8011a16:	687a      	ldr	r2, [r7, #4]
 8011a18:	429a      	cmp	r2, r3
 8011a1a:	d134      	bne.n	8011a86 <UTIL_TIMER_Stop+0xb2>
      {
          TimerListHead->IsPending = 0;
 8011a1c:	4b23      	ldr	r3, [pc, #140]	; (8011aac <UTIL_TIMER_Stop+0xd8>)
 8011a1e:	681b      	ldr	r3, [r3, #0]
 8011a20:	2200      	movs	r2, #0
 8011a22:	721a      	strb	r2, [r3, #8]
          if( TimerListHead->Next != NULL )
 8011a24:	4b21      	ldr	r3, [pc, #132]	; (8011aac <UTIL_TIMER_Stop+0xd8>)
 8011a26:	681b      	ldr	r3, [r3, #0]
 8011a28:	695b      	ldr	r3, [r3, #20]
 8011a2a:	2b00      	cmp	r3, #0
 8011a2c:	d00a      	beq.n	8011a44 <UTIL_TIMER_Stop+0x70>
          {
            TimerListHead = TimerListHead->Next;
 8011a2e:	4b1f      	ldr	r3, [pc, #124]	; (8011aac <UTIL_TIMER_Stop+0xd8>)
 8011a30:	681b      	ldr	r3, [r3, #0]
 8011a32:	695b      	ldr	r3, [r3, #20]
 8011a34:	4a1d      	ldr	r2, [pc, #116]	; (8011aac <UTIL_TIMER_Stop+0xd8>)
 8011a36:	6013      	str	r3, [r2, #0]
            TimerSetTimeout( TimerListHead );
 8011a38:	4b1c      	ldr	r3, [pc, #112]	; (8011aac <UTIL_TIMER_Stop+0xd8>)
 8011a3a:	681b      	ldr	r3, [r3, #0]
 8011a3c:	4618      	mov	r0, r3
 8011a3e:	f000 f92b 	bl	8011c98 <TimerSetTimeout>
 8011a42:	e023      	b.n	8011a8c <UTIL_TIMER_Stop+0xb8>
          }
          else
          {
            UTIL_TimerDriver.StopTimerEvt( );
 8011a44:	4b1a      	ldr	r3, [pc, #104]	; (8011ab0 <UTIL_TIMER_Stop+0xdc>)
 8011a46:	68db      	ldr	r3, [r3, #12]
 8011a48:	4798      	blx	r3
            TimerListHead = NULL;
 8011a4a:	4b18      	ldr	r3, [pc, #96]	; (8011aac <UTIL_TIMER_Stop+0xd8>)
 8011a4c:	2200      	movs	r2, #0
 8011a4e:	601a      	str	r2, [r3, #0]
 8011a50:	e01c      	b.n	8011a8c <UTIL_TIMER_Stop+0xb8>
      }
      else /* Stop an object within the list */
      {      
        while( cur != NULL )
        {
          if( cur == TimerObject )
 8011a52:	697a      	ldr	r2, [r7, #20]
 8011a54:	687b      	ldr	r3, [r7, #4]
 8011a56:	429a      	cmp	r2, r3
 8011a58:	d110      	bne.n	8011a7c <UTIL_TIMER_Stop+0xa8>
          {
            if( cur->Next != NULL )
 8011a5a:	697b      	ldr	r3, [r7, #20]
 8011a5c:	695b      	ldr	r3, [r3, #20]
 8011a5e:	2b00      	cmp	r3, #0
 8011a60:	d006      	beq.n	8011a70 <UTIL_TIMER_Stop+0x9c>
            {
              cur = cur->Next;
 8011a62:	697b      	ldr	r3, [r7, #20]
 8011a64:	695b      	ldr	r3, [r3, #20]
 8011a66:	617b      	str	r3, [r7, #20]
              prev->Next = cur;
 8011a68:	69bb      	ldr	r3, [r7, #24]
 8011a6a:	697a      	ldr	r2, [r7, #20]
 8011a6c:	615a      	str	r2, [r3, #20]
            else
            {
              cur = NULL;
              prev->Next = cur;
            }
            break;
 8011a6e:	e00d      	b.n	8011a8c <UTIL_TIMER_Stop+0xb8>
              cur = NULL;
 8011a70:	2300      	movs	r3, #0
 8011a72:	617b      	str	r3, [r7, #20]
              prev->Next = cur;
 8011a74:	69bb      	ldr	r3, [r7, #24]
 8011a76:	697a      	ldr	r2, [r7, #20]
 8011a78:	615a      	str	r2, [r3, #20]
            break;
 8011a7a:	e007      	b.n	8011a8c <UTIL_TIMER_Stop+0xb8>
          }
          else
          {
            prev = cur;
 8011a7c:	697b      	ldr	r3, [r7, #20]
 8011a7e:	61bb      	str	r3, [r7, #24]
            cur = cur->Next;
 8011a80:	697b      	ldr	r3, [r7, #20]
 8011a82:	695b      	ldr	r3, [r3, #20]
 8011a84:	617b      	str	r3, [r7, #20]
        while( cur != NULL )
 8011a86:	697b      	ldr	r3, [r7, #20]
 8011a88:	2b00      	cmp	r3, #0
 8011a8a:	d1e2      	bne.n	8011a52 <UTIL_TIMER_Stop+0x7e>
          }
        }   
      }
      ret = UTIL_TIMER_OK;
 8011a8c:	2300      	movs	r3, #0
 8011a8e:	77fb      	strb	r3, [r7, #31]
 8011a90:	693b      	ldr	r3, [r7, #16]
 8011a92:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8011a94:	68bb      	ldr	r3, [r7, #8]
 8011a96:	f383 8810 	msr	PRIMASK, r3
 8011a9a:	e001      	b.n	8011aa0 <UTIL_TIMER_Stop+0xcc>
    }
    UTIL_TIMER_EXIT_CRITICAL_SECTION();
  }
  else
  {
    ret = UTIL_TIMER_INVALID_PARAM;
 8011a9c:	2301      	movs	r3, #1
 8011a9e:	77fb      	strb	r3, [r7, #31]
  }
  return ret;
 8011aa0:	7ffb      	ldrb	r3, [r7, #31]
}
 8011aa2:	4618      	mov	r0, r3
 8011aa4:	3720      	adds	r7, #32
 8011aa6:	46bd      	mov	sp, r7
 8011aa8:	bd80      	pop	{r7, pc}
 8011aaa:	bf00      	nop
 8011aac:	20000c48 	.word	0x20000c48
 8011ab0:	080131e0 	.word	0x080131e0

08011ab4 <UTIL_TIMER_SetPeriod>:

UTIL_TIMER_Status_t UTIL_TIMER_SetPeriod(UTIL_TIMER_Object_t *TimerObject, uint32_t NewPeriodValue)
{
 8011ab4:	b580      	push	{r7, lr}
 8011ab6:	b084      	sub	sp, #16
 8011ab8:	af00      	add	r7, sp, #0
 8011aba:	6078      	str	r0, [r7, #4]
 8011abc:	6039      	str	r1, [r7, #0]
  UTIL_TIMER_Status_t  ret = UTIL_TIMER_OK;
 8011abe:	2300      	movs	r3, #0
 8011ac0:	73fb      	strb	r3, [r7, #15]
  
  if(NULL == TimerObject)
 8011ac2:	687b      	ldr	r3, [r7, #4]
 8011ac4:	2b00      	cmp	r3, #0
 8011ac6:	d102      	bne.n	8011ace <UTIL_TIMER_SetPeriod+0x1a>
  {
	  ret = UTIL_TIMER_INVALID_PARAM;
 8011ac8:	2301      	movs	r3, #1
 8011aca:	73fb      	strb	r3, [r7, #15]
 8011acc:	e014      	b.n	8011af8 <UTIL_TIMER_SetPeriod+0x44>
  }
  else
  {
    TimerObject->ReloadValue = UTIL_TimerDriver.ms2Tick(NewPeriodValue);
 8011ace:	4b0d      	ldr	r3, [pc, #52]	; (8011b04 <UTIL_TIMER_SetPeriod+0x50>)
 8011ad0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8011ad2:	6838      	ldr	r0, [r7, #0]
 8011ad4:	4798      	blx	r3
 8011ad6:	4602      	mov	r2, r0
 8011ad8:	687b      	ldr	r3, [r7, #4]
 8011ada:	605a      	str	r2, [r3, #4]
    if(TimerExists(TimerObject))
 8011adc:	6878      	ldr	r0, [r7, #4]
 8011ade:	f000 f8bf 	bl	8011c60 <TimerExists>
 8011ae2:	4603      	mov	r3, r0
 8011ae4:	2b00      	cmp	r3, #0
 8011ae6:	d007      	beq.n	8011af8 <UTIL_TIMER_SetPeriod+0x44>
    {
      (void)UTIL_TIMER_Stop(TimerObject);
 8011ae8:	6878      	ldr	r0, [r7, #4]
 8011aea:	f7ff ff73 	bl	80119d4 <UTIL_TIMER_Stop>
      ret = UTIL_TIMER_Start(TimerObject);
 8011aee:	6878      	ldr	r0, [r7, #4]
 8011af0:	f7ff ff04 	bl	80118fc <UTIL_TIMER_Start>
 8011af4:	4603      	mov	r3, r0
 8011af6:	73fb      	strb	r3, [r7, #15]
    }
  }
  return ret;
 8011af8:	7bfb      	ldrb	r3, [r7, #15]
}
 8011afa:	4618      	mov	r0, r3
 8011afc:	3710      	adds	r7, #16
 8011afe:	46bd      	mov	sp, r7
 8011b00:	bd80      	pop	{r7, pc}
 8011b02:	bf00      	nop
 8011b04:	080131e0 	.word	0x080131e0

08011b08 <UTIL_TIMER_IRQ_Handler>:
	}
	return NextTimer;
}

void UTIL_TIMER_IRQ_Handler( void )
{
 8011b08:	b590      	push	{r4, r7, lr}
 8011b0a:	b089      	sub	sp, #36	; 0x24
 8011b0c:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8011b0e:	f3ef 8310 	mrs	r3, PRIMASK
 8011b12:	60bb      	str	r3, [r7, #8]
  return(result);
 8011b14:	68bb      	ldr	r3, [r7, #8]
  UTIL_TIMER_Object_t* cur;
  uint32_t old, now, DeltaContext;

  UTIL_TIMER_ENTER_CRITICAL_SECTION();
 8011b16:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("cpsid i" : : : "memory");
 8011b18:	b672      	cpsid	i

  old  =  UTIL_TimerDriver.GetTimerContext( );
 8011b1a:	4b38      	ldr	r3, [pc, #224]	; (8011bfc <UTIL_TIMER_IRQ_Handler+0xf4>)
 8011b1c:	695b      	ldr	r3, [r3, #20]
 8011b1e:	4798      	blx	r3
 8011b20:	6178      	str	r0, [r7, #20]
  now  =  UTIL_TimerDriver.SetTimerContext( );
 8011b22:	4b36      	ldr	r3, [pc, #216]	; (8011bfc <UTIL_TIMER_IRQ_Handler+0xf4>)
 8011b24:	691b      	ldr	r3, [r3, #16]
 8011b26:	4798      	blx	r3
 8011b28:	6138      	str	r0, [r7, #16]

  DeltaContext = now  - old; /*intentional wrap around */
 8011b2a:	693a      	ldr	r2, [r7, #16]
 8011b2c:	697b      	ldr	r3, [r7, #20]
 8011b2e:	1ad3      	subs	r3, r2, r3
 8011b30:	60fb      	str	r3, [r7, #12]
  
  /* update timeStamp based upon new Time Reference*/
  /* because delta context should never exceed 2^32*/
  if ( TimerListHead != NULL )
 8011b32:	4b33      	ldr	r3, [pc, #204]	; (8011c00 <UTIL_TIMER_IRQ_Handler+0xf8>)
 8011b34:	681b      	ldr	r3, [r3, #0]
 8011b36:	2b00      	cmp	r3, #0
 8011b38:	d037      	beq.n	8011baa <UTIL_TIMER_IRQ_Handler+0xa2>
  {
    cur = TimerListHead;
 8011b3a:	4b31      	ldr	r3, [pc, #196]	; (8011c00 <UTIL_TIMER_IRQ_Handler+0xf8>)
 8011b3c:	681b      	ldr	r3, [r3, #0]
 8011b3e:	61fb      	str	r3, [r7, #28]
	do {
      if (cur->Timestamp > DeltaContext)
 8011b40:	69fb      	ldr	r3, [r7, #28]
 8011b42:	681b      	ldr	r3, [r3, #0]
 8011b44:	68fa      	ldr	r2, [r7, #12]
 8011b46:	429a      	cmp	r2, r3
 8011b48:	d206      	bcs.n	8011b58 <UTIL_TIMER_IRQ_Handler+0x50>
      {
        cur->Timestamp -= DeltaContext;
 8011b4a:	69fb      	ldr	r3, [r7, #28]
 8011b4c:	681a      	ldr	r2, [r3, #0]
 8011b4e:	68fb      	ldr	r3, [r7, #12]
 8011b50:	1ad2      	subs	r2, r2, r3
 8011b52:	69fb      	ldr	r3, [r7, #28]
 8011b54:	601a      	str	r2, [r3, #0]
 8011b56:	e002      	b.n	8011b5e <UTIL_TIMER_IRQ_Handler+0x56>
      }
      else
      {
        cur->Timestamp = 0;
 8011b58:	69fb      	ldr	r3, [r7, #28]
 8011b5a:	2200      	movs	r2, #0
 8011b5c:	601a      	str	r2, [r3, #0]
      }
      cur = cur->Next;
 8011b5e:	69fb      	ldr	r3, [r7, #28]
 8011b60:	695b      	ldr	r3, [r3, #20]
 8011b62:	61fb      	str	r3, [r7, #28]
    } while(cur != NULL);
 8011b64:	69fb      	ldr	r3, [r7, #28]
 8011b66:	2b00      	cmp	r3, #0
 8011b68:	d1ea      	bne.n	8011b40 <UTIL_TIMER_IRQ_Handler+0x38>
  }

  /* Execute expired timer and update the list */
  while ((TimerListHead != NULL) && ((TimerListHead->Timestamp == 0U) || (TimerListHead->Timestamp < UTIL_TimerDriver.GetTimerElapsedTime(  ))))
 8011b6a:	e01e      	b.n	8011baa <UTIL_TIMER_IRQ_Handler+0xa2>
  {
      cur = TimerListHead;
 8011b6c:	4b24      	ldr	r3, [pc, #144]	; (8011c00 <UTIL_TIMER_IRQ_Handler+0xf8>)
 8011b6e:	681b      	ldr	r3, [r3, #0]
 8011b70:	61fb      	str	r3, [r7, #28]
      TimerListHead = TimerListHead->Next;
 8011b72:	4b23      	ldr	r3, [pc, #140]	; (8011c00 <UTIL_TIMER_IRQ_Handler+0xf8>)
 8011b74:	681b      	ldr	r3, [r3, #0]
 8011b76:	695b      	ldr	r3, [r3, #20]
 8011b78:	4a21      	ldr	r2, [pc, #132]	; (8011c00 <UTIL_TIMER_IRQ_Handler+0xf8>)
 8011b7a:	6013      	str	r3, [r2, #0]
      cur->IsPending = 0;
 8011b7c:	69fb      	ldr	r3, [r7, #28]
 8011b7e:	2200      	movs	r2, #0
 8011b80:	721a      	strb	r2, [r3, #8]
      cur->IsRunning = 0;
 8011b82:	69fb      	ldr	r3, [r7, #28]
 8011b84:	2200      	movs	r2, #0
 8011b86:	725a      	strb	r2, [r3, #9]
      cur->Callback(cur->argument);
 8011b88:	69fb      	ldr	r3, [r7, #28]
 8011b8a:	68db      	ldr	r3, [r3, #12]
 8011b8c:	69fa      	ldr	r2, [r7, #28]
 8011b8e:	6912      	ldr	r2, [r2, #16]
 8011b90:	4610      	mov	r0, r2
 8011b92:	4798      	blx	r3
      if(( cur->Mode == UTIL_TIMER_PERIODIC) && (cur->IsReloadStopped == 0U))
 8011b94:	69fb      	ldr	r3, [r7, #28]
 8011b96:	7adb      	ldrb	r3, [r3, #11]
 8011b98:	2b01      	cmp	r3, #1
 8011b9a:	d106      	bne.n	8011baa <UTIL_TIMER_IRQ_Handler+0xa2>
 8011b9c:	69fb      	ldr	r3, [r7, #28]
 8011b9e:	7a9b      	ldrb	r3, [r3, #10]
 8011ba0:	2b00      	cmp	r3, #0
 8011ba2:	d102      	bne.n	8011baa <UTIL_TIMER_IRQ_Handler+0xa2>
      {
        (void)UTIL_TIMER_Start(cur);
 8011ba4:	69f8      	ldr	r0, [r7, #28]
 8011ba6:	f7ff fea9 	bl	80118fc <UTIL_TIMER_Start>
  while ((TimerListHead != NULL) && ((TimerListHead->Timestamp == 0U) || (TimerListHead->Timestamp < UTIL_TimerDriver.GetTimerElapsedTime(  ))))
 8011baa:	4b15      	ldr	r3, [pc, #84]	; (8011c00 <UTIL_TIMER_IRQ_Handler+0xf8>)
 8011bac:	681b      	ldr	r3, [r3, #0]
 8011bae:	2b00      	cmp	r3, #0
 8011bb0:	d00d      	beq.n	8011bce <UTIL_TIMER_IRQ_Handler+0xc6>
 8011bb2:	4b13      	ldr	r3, [pc, #76]	; (8011c00 <UTIL_TIMER_IRQ_Handler+0xf8>)
 8011bb4:	681b      	ldr	r3, [r3, #0]
 8011bb6:	681b      	ldr	r3, [r3, #0]
 8011bb8:	2b00      	cmp	r3, #0
 8011bba:	d0d7      	beq.n	8011b6c <UTIL_TIMER_IRQ_Handler+0x64>
 8011bbc:	4b10      	ldr	r3, [pc, #64]	; (8011c00 <UTIL_TIMER_IRQ_Handler+0xf8>)
 8011bbe:	681b      	ldr	r3, [r3, #0]
 8011bc0:	681c      	ldr	r4, [r3, #0]
 8011bc2:	4b0e      	ldr	r3, [pc, #56]	; (8011bfc <UTIL_TIMER_IRQ_Handler+0xf4>)
 8011bc4:	699b      	ldr	r3, [r3, #24]
 8011bc6:	4798      	blx	r3
 8011bc8:	4603      	mov	r3, r0
 8011bca:	429c      	cmp	r4, r3
 8011bcc:	d3ce      	bcc.n	8011b6c <UTIL_TIMER_IRQ_Handler+0x64>
      }
  }

  /* start the next TimerListHead if it exists and it is not pending*/
  if(( TimerListHead != NULL ) && (TimerListHead->IsPending == 0U))
 8011bce:	4b0c      	ldr	r3, [pc, #48]	; (8011c00 <UTIL_TIMER_IRQ_Handler+0xf8>)
 8011bd0:	681b      	ldr	r3, [r3, #0]
 8011bd2:	2b00      	cmp	r3, #0
 8011bd4:	d009      	beq.n	8011bea <UTIL_TIMER_IRQ_Handler+0xe2>
 8011bd6:	4b0a      	ldr	r3, [pc, #40]	; (8011c00 <UTIL_TIMER_IRQ_Handler+0xf8>)
 8011bd8:	681b      	ldr	r3, [r3, #0]
 8011bda:	7a1b      	ldrb	r3, [r3, #8]
 8011bdc:	2b00      	cmp	r3, #0
 8011bde:	d104      	bne.n	8011bea <UTIL_TIMER_IRQ_Handler+0xe2>
  {
    TimerSetTimeout( TimerListHead );
 8011be0:	4b07      	ldr	r3, [pc, #28]	; (8011c00 <UTIL_TIMER_IRQ_Handler+0xf8>)
 8011be2:	681b      	ldr	r3, [r3, #0]
 8011be4:	4618      	mov	r0, r3
 8011be6:	f000 f857 	bl	8011c98 <TimerSetTimeout>
 8011bea:	69bb      	ldr	r3, [r7, #24]
 8011bec:	607b      	str	r3, [r7, #4]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8011bee:	687b      	ldr	r3, [r7, #4]
 8011bf0:	f383 8810 	msr	PRIMASK, r3
  }
  UTIL_TIMER_EXIT_CRITICAL_SECTION();
}
 8011bf4:	bf00      	nop
 8011bf6:	3724      	adds	r7, #36	; 0x24
 8011bf8:	46bd      	mov	sp, r7
 8011bfa:	bd90      	pop	{r4, r7, pc}
 8011bfc:	080131e0 	.word	0x080131e0
 8011c00:	20000c48 	.word	0x20000c48

08011c04 <UTIL_TIMER_GetCurrentTime>:

UTIL_TIMER_Time_t UTIL_TIMER_GetCurrentTime(void)
{
 8011c04:	b580      	push	{r7, lr}
 8011c06:	b082      	sub	sp, #8
 8011c08:	af00      	add	r7, sp, #0
  uint32_t now = UTIL_TimerDriver.GetTimerValue( );
 8011c0a:	4b06      	ldr	r3, [pc, #24]	; (8011c24 <UTIL_TIMER_GetCurrentTime+0x20>)
 8011c0c:	69db      	ldr	r3, [r3, #28]
 8011c0e:	4798      	blx	r3
 8011c10:	6078      	str	r0, [r7, #4]
  return  UTIL_TimerDriver.Tick2ms(now);
 8011c12:	4b04      	ldr	r3, [pc, #16]	; (8011c24 <UTIL_TIMER_GetCurrentTime+0x20>)
 8011c14:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8011c16:	6878      	ldr	r0, [r7, #4]
 8011c18:	4798      	blx	r3
 8011c1a:	4603      	mov	r3, r0
}
 8011c1c:	4618      	mov	r0, r3
 8011c1e:	3708      	adds	r7, #8
 8011c20:	46bd      	mov	sp, r7
 8011c22:	bd80      	pop	{r7, pc}
 8011c24:	080131e0 	.word	0x080131e0

08011c28 <UTIL_TIMER_GetElapsedTime>:

UTIL_TIMER_Time_t UTIL_TIMER_GetElapsedTime(UTIL_TIMER_Time_t past )
{
 8011c28:	b580      	push	{r7, lr}
 8011c2a:	b084      	sub	sp, #16
 8011c2c:	af00      	add	r7, sp, #0
 8011c2e:	6078      	str	r0, [r7, #4]
  uint32_t nowInTicks = UTIL_TimerDriver.GetTimerValue( );
 8011c30:	4b0a      	ldr	r3, [pc, #40]	; (8011c5c <UTIL_TIMER_GetElapsedTime+0x34>)
 8011c32:	69db      	ldr	r3, [r3, #28]
 8011c34:	4798      	blx	r3
 8011c36:	60f8      	str	r0, [r7, #12]
  uint32_t pastInTicks = UTIL_TimerDriver.ms2Tick( past );
 8011c38:	4b08      	ldr	r3, [pc, #32]	; (8011c5c <UTIL_TIMER_GetElapsedTime+0x34>)
 8011c3a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8011c3c:	6878      	ldr	r0, [r7, #4]
 8011c3e:	4798      	blx	r3
 8011c40:	60b8      	str	r0, [r7, #8]
  /* intentional wrap around. Works Ok if tick duation below 1ms */
  return UTIL_TimerDriver.Tick2ms( nowInTicks- pastInTicks );
 8011c42:	4b06      	ldr	r3, [pc, #24]	; (8011c5c <UTIL_TIMER_GetElapsedTime+0x34>)
 8011c44:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8011c46:	68f9      	ldr	r1, [r7, #12]
 8011c48:	68ba      	ldr	r2, [r7, #8]
 8011c4a:	1a8a      	subs	r2, r1, r2
 8011c4c:	4610      	mov	r0, r2
 8011c4e:	4798      	blx	r3
 8011c50:	4603      	mov	r3, r0
}
 8011c52:	4618      	mov	r0, r3
 8011c54:	3710      	adds	r7, #16
 8011c56:	46bd      	mov	sp, r7
 8011c58:	bd80      	pop	{r7, pc}
 8011c5a:	bf00      	nop
 8011c5c:	080131e0 	.word	0x080131e0

08011c60 <TimerExists>:
 *
 * @param TimerObject Structure containing the timer object parameters
 * @retval 1 (the object is already in the list) or 0
 */
bool TimerExists( UTIL_TIMER_Object_t *TimerObject )
{
 8011c60:	b480      	push	{r7}
 8011c62:	b085      	sub	sp, #20
 8011c64:	af00      	add	r7, sp, #0
 8011c66:	6078      	str	r0, [r7, #4]
  UTIL_TIMER_Object_t* cur = TimerListHead;
 8011c68:	4b0a      	ldr	r3, [pc, #40]	; (8011c94 <TimerExists+0x34>)
 8011c6a:	681b      	ldr	r3, [r3, #0]
 8011c6c:	60fb      	str	r3, [r7, #12]

  while( cur != NULL )
 8011c6e:	e008      	b.n	8011c82 <TimerExists+0x22>
  {
    if( cur == TimerObject )
 8011c70:	68fa      	ldr	r2, [r7, #12]
 8011c72:	687b      	ldr	r3, [r7, #4]
 8011c74:	429a      	cmp	r2, r3
 8011c76:	d101      	bne.n	8011c7c <TimerExists+0x1c>
    {
      return true;
 8011c78:	2301      	movs	r3, #1
 8011c7a:	e006      	b.n	8011c8a <TimerExists+0x2a>
    }
    cur = cur->Next;
 8011c7c:	68fb      	ldr	r3, [r7, #12]
 8011c7e:	695b      	ldr	r3, [r3, #20]
 8011c80:	60fb      	str	r3, [r7, #12]
  while( cur != NULL )
 8011c82:	68fb      	ldr	r3, [r7, #12]
 8011c84:	2b00      	cmp	r3, #0
 8011c86:	d1f3      	bne.n	8011c70 <TimerExists+0x10>
  }
  return false;
 8011c88:	2300      	movs	r3, #0
}
 8011c8a:	4618      	mov	r0, r3
 8011c8c:	3714      	adds	r7, #20
 8011c8e:	46bd      	mov	sp, r7
 8011c90:	bc80      	pop	{r7}
 8011c92:	4770      	bx	lr
 8011c94:	20000c48 	.word	0x20000c48

08011c98 <TimerSetTimeout>:
 * @brief Sets a timeout with the duration "timestamp"
 *
 * @param TimerObject Structure containing the timer object parameters
 */
void TimerSetTimeout( UTIL_TIMER_Object_t *TimerObject )
{
 8011c98:	b590      	push	{r4, r7, lr}
 8011c9a:	b085      	sub	sp, #20
 8011c9c:	af00      	add	r7, sp, #0
 8011c9e:	6078      	str	r0, [r7, #4]
  uint32_t minTicks= UTIL_TimerDriver.GetMinimumTimeout( );
 8011ca0:	4b11      	ldr	r3, [pc, #68]	; (8011ce8 <TimerSetTimeout+0x50>)
 8011ca2:	6a1b      	ldr	r3, [r3, #32]
 8011ca4:	4798      	blx	r3
 8011ca6:	60f8      	str	r0, [r7, #12]
  TimerObject->IsPending = 1;
 8011ca8:	687b      	ldr	r3, [r7, #4]
 8011caa:	2201      	movs	r2, #1
 8011cac:	721a      	strb	r2, [r3, #8]

  /* In case deadline too soon */
  if(TimerObject->Timestamp  < (UTIL_TimerDriver.GetTimerElapsedTime(  ) + minTicks) )
 8011cae:	687b      	ldr	r3, [r7, #4]
 8011cb0:	681c      	ldr	r4, [r3, #0]
 8011cb2:	4b0d      	ldr	r3, [pc, #52]	; (8011ce8 <TimerSetTimeout+0x50>)
 8011cb4:	699b      	ldr	r3, [r3, #24]
 8011cb6:	4798      	blx	r3
 8011cb8:	4602      	mov	r2, r0
 8011cba:	68fb      	ldr	r3, [r7, #12]
 8011cbc:	4413      	add	r3, r2
 8011cbe:	429c      	cmp	r4, r3
 8011cc0:	d207      	bcs.n	8011cd2 <TimerSetTimeout+0x3a>
  {
	  TimerObject->Timestamp = UTIL_TimerDriver.GetTimerElapsedTime(  ) + minTicks;
 8011cc2:	4b09      	ldr	r3, [pc, #36]	; (8011ce8 <TimerSetTimeout+0x50>)
 8011cc4:	699b      	ldr	r3, [r3, #24]
 8011cc6:	4798      	blx	r3
 8011cc8:	4602      	mov	r2, r0
 8011cca:	68fb      	ldr	r3, [r7, #12]
 8011ccc:	441a      	add	r2, r3
 8011cce:	687b      	ldr	r3, [r7, #4]
 8011cd0:	601a      	str	r2, [r3, #0]
  }
  UTIL_TimerDriver.StartTimerEvt( TimerObject->Timestamp );
 8011cd2:	4b05      	ldr	r3, [pc, #20]	; (8011ce8 <TimerSetTimeout+0x50>)
 8011cd4:	689b      	ldr	r3, [r3, #8]
 8011cd6:	687a      	ldr	r2, [r7, #4]
 8011cd8:	6812      	ldr	r2, [r2, #0]
 8011cda:	4610      	mov	r0, r2
 8011cdc:	4798      	blx	r3
}
 8011cde:	bf00      	nop
 8011ce0:	3714      	adds	r7, #20
 8011ce2:	46bd      	mov	sp, r7
 8011ce4:	bd90      	pop	{r4, r7, pc}
 8011ce6:	bf00      	nop
 8011ce8:	080131e0 	.word	0x080131e0

08011cec <TimerInsertTimer>:
 *     next timer to expire.
 *
 * @param TimerObject Structure containing the timer object parameters
 */
void TimerInsertTimer( UTIL_TIMER_Object_t *TimerObject)
{
 8011cec:	b480      	push	{r7}
 8011cee:	b085      	sub	sp, #20
 8011cf0:	af00      	add	r7, sp, #0
 8011cf2:	6078      	str	r0, [r7, #4]
  UTIL_TIMER_Object_t* cur = TimerListHead;
 8011cf4:	4b14      	ldr	r3, [pc, #80]	; (8011d48 <TimerInsertTimer+0x5c>)
 8011cf6:	681b      	ldr	r3, [r3, #0]
 8011cf8:	60fb      	str	r3, [r7, #12]
  UTIL_TIMER_Object_t* next = TimerListHead->Next;
 8011cfa:	4b13      	ldr	r3, [pc, #76]	; (8011d48 <TimerInsertTimer+0x5c>)
 8011cfc:	681b      	ldr	r3, [r3, #0]
 8011cfe:	695b      	ldr	r3, [r3, #20]
 8011d00:	60bb      	str	r3, [r7, #8]

  while (cur->Next != NULL )
 8011d02:	e012      	b.n	8011d2a <TimerInsertTimer+0x3e>
  {  
    if( TimerObject->Timestamp  > next->Timestamp )
 8011d04:	687b      	ldr	r3, [r7, #4]
 8011d06:	681a      	ldr	r2, [r3, #0]
 8011d08:	68bb      	ldr	r3, [r7, #8]
 8011d0a:	681b      	ldr	r3, [r3, #0]
 8011d0c:	429a      	cmp	r2, r3
 8011d0e:	d905      	bls.n	8011d1c <TimerInsertTimer+0x30>
    {
        cur = next;
 8011d10:	68bb      	ldr	r3, [r7, #8]
 8011d12:	60fb      	str	r3, [r7, #12]
        next = next->Next;
 8011d14:	68bb      	ldr	r3, [r7, #8]
 8011d16:	695b      	ldr	r3, [r3, #20]
 8011d18:	60bb      	str	r3, [r7, #8]
 8011d1a:	e006      	b.n	8011d2a <TimerInsertTimer+0x3e>
    }
    else
    {
        cur->Next = TimerObject;
 8011d1c:	68fb      	ldr	r3, [r7, #12]
 8011d1e:	687a      	ldr	r2, [r7, #4]
 8011d20:	615a      	str	r2, [r3, #20]
        TimerObject->Next = next;
 8011d22:	687b      	ldr	r3, [r7, #4]
 8011d24:	68ba      	ldr	r2, [r7, #8]
 8011d26:	615a      	str	r2, [r3, #20]
        return;
 8011d28:	e009      	b.n	8011d3e <TimerInsertTimer+0x52>
  while (cur->Next != NULL )
 8011d2a:	68fb      	ldr	r3, [r7, #12]
 8011d2c:	695b      	ldr	r3, [r3, #20]
 8011d2e:	2b00      	cmp	r3, #0
 8011d30:	d1e8      	bne.n	8011d04 <TimerInsertTimer+0x18>

    }
  }
  cur->Next = TimerObject;
 8011d32:	68fb      	ldr	r3, [r7, #12]
 8011d34:	687a      	ldr	r2, [r7, #4]
 8011d36:	615a      	str	r2, [r3, #20]
  TimerObject->Next = NULL;
 8011d38:	687b      	ldr	r3, [r7, #4]
 8011d3a:	2200      	movs	r2, #0
 8011d3c:	615a      	str	r2, [r3, #20]
}
 8011d3e:	3714      	adds	r7, #20
 8011d40:	46bd      	mov	sp, r7
 8011d42:	bc80      	pop	{r7}
 8011d44:	4770      	bx	lr
 8011d46:	bf00      	nop
 8011d48:	20000c48 	.word	0x20000c48

08011d4c <TimerInsertNewHeadTimer>:
 *
 * @remark The list is automatically sorted. The list head always contains the
 *         next timer to expire.
 */
void TimerInsertNewHeadTimer( UTIL_TIMER_Object_t *TimerObject )
{
 8011d4c:	b580      	push	{r7, lr}
 8011d4e:	b084      	sub	sp, #16
 8011d50:	af00      	add	r7, sp, #0
 8011d52:	6078      	str	r0, [r7, #4]
  UTIL_TIMER_Object_t* cur = TimerListHead;
 8011d54:	4b0b      	ldr	r3, [pc, #44]	; (8011d84 <TimerInsertNewHeadTimer+0x38>)
 8011d56:	681b      	ldr	r3, [r3, #0]
 8011d58:	60fb      	str	r3, [r7, #12]

  if( cur != NULL )
 8011d5a:	68fb      	ldr	r3, [r7, #12]
 8011d5c:	2b00      	cmp	r3, #0
 8011d5e:	d002      	beq.n	8011d66 <TimerInsertNewHeadTimer+0x1a>
  {
    cur->IsPending = 0;
 8011d60:	68fb      	ldr	r3, [r7, #12]
 8011d62:	2200      	movs	r2, #0
 8011d64:	721a      	strb	r2, [r3, #8]
  }

  TimerObject->Next = cur;
 8011d66:	687b      	ldr	r3, [r7, #4]
 8011d68:	68fa      	ldr	r2, [r7, #12]
 8011d6a:	615a      	str	r2, [r3, #20]
  TimerListHead = TimerObject;
 8011d6c:	4a05      	ldr	r2, [pc, #20]	; (8011d84 <TimerInsertNewHeadTimer+0x38>)
 8011d6e:	687b      	ldr	r3, [r7, #4]
 8011d70:	6013      	str	r3, [r2, #0]
  TimerSetTimeout( TimerListHead );
 8011d72:	4b04      	ldr	r3, [pc, #16]	; (8011d84 <TimerInsertNewHeadTimer+0x38>)
 8011d74:	681b      	ldr	r3, [r3, #0]
 8011d76:	4618      	mov	r0, r3
 8011d78:	f7ff ff8e 	bl	8011c98 <TimerSetTimeout>
}
 8011d7c:	bf00      	nop
 8011d7e:	3710      	adds	r7, #16
 8011d80:	46bd      	mov	sp, r7
 8011d82:	bd80      	pop	{r7, pc}
 8011d84:	20000c48 	.word	0x20000c48

08011d88 <ee_skip_atoi>:
  return sc - s;
}
#endif

static int ee_skip_atoi(const char **s)
{
 8011d88:	b480      	push	{r7}
 8011d8a:	b085      	sub	sp, #20
 8011d8c:	af00      	add	r7, sp, #0
 8011d8e:	6078      	str	r0, [r7, #4]
  int i = 0;
 8011d90:	2300      	movs	r3, #0
 8011d92:	60fb      	str	r3, [r7, #12]
  while (is_digit(**s)) i = i*10 + *((*s)++) - '0';
 8011d94:	e00e      	b.n	8011db4 <ee_skip_atoi+0x2c>
 8011d96:	68fa      	ldr	r2, [r7, #12]
 8011d98:	4613      	mov	r3, r2
 8011d9a:	009b      	lsls	r3, r3, #2
 8011d9c:	4413      	add	r3, r2
 8011d9e:	005b      	lsls	r3, r3, #1
 8011da0:	4618      	mov	r0, r3
 8011da2:	687b      	ldr	r3, [r7, #4]
 8011da4:	681b      	ldr	r3, [r3, #0]
 8011da6:	1c59      	adds	r1, r3, #1
 8011da8:	687a      	ldr	r2, [r7, #4]
 8011daa:	6011      	str	r1, [r2, #0]
 8011dac:	781b      	ldrb	r3, [r3, #0]
 8011dae:	4403      	add	r3, r0
 8011db0:	3b30      	subs	r3, #48	; 0x30
 8011db2:	60fb      	str	r3, [r7, #12]
 8011db4:	687b      	ldr	r3, [r7, #4]
 8011db6:	681b      	ldr	r3, [r3, #0]
 8011db8:	781b      	ldrb	r3, [r3, #0]
 8011dba:	2b2f      	cmp	r3, #47	; 0x2f
 8011dbc:	d904      	bls.n	8011dc8 <ee_skip_atoi+0x40>
 8011dbe:	687b      	ldr	r3, [r7, #4]
 8011dc0:	681b      	ldr	r3, [r3, #0]
 8011dc2:	781b      	ldrb	r3, [r3, #0]
 8011dc4:	2b39      	cmp	r3, #57	; 0x39
 8011dc6:	d9e6      	bls.n	8011d96 <ee_skip_atoi+0xe>
  return i;
 8011dc8:	68fb      	ldr	r3, [r7, #12]
}
 8011dca:	4618      	mov	r0, r3
 8011dcc:	3714      	adds	r7, #20
 8011dce:	46bd      	mov	sp, r7
 8011dd0:	bc80      	pop	{r7}
 8011dd2:	4770      	bx	lr

08011dd4 <ee_number>:

#define ASSIGN_STR(_c)  do { *str++ = (_c); max_size--; if (max_size == 0) return str; } while (0)

static char *ee_number(char *str, int max_size, long num, int base, int size, int precision, int type)
{
 8011dd4:	b480      	push	{r7}
 8011dd6:	b099      	sub	sp, #100	; 0x64
 8011dd8:	af00      	add	r7, sp, #0
 8011dda:	60f8      	str	r0, [r7, #12]
 8011ddc:	60b9      	str	r1, [r7, #8]
 8011dde:	607a      	str	r2, [r7, #4]
 8011de0:	603b      	str	r3, [r7, #0]
  char c;
  char sign, tmp[66];
  char *dig = lower_digits;
 8011de2:	4b72      	ldr	r3, [pc, #456]	; (8011fac <ee_number+0x1d8>)
 8011de4:	681b      	ldr	r3, [r3, #0]
 8011de6:	65bb      	str	r3, [r7, #88]	; 0x58
  int i;

  if (type & UPPERCASE)  dig = upper_digits;
 8011de8:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8011dea:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8011dee:	2b00      	cmp	r3, #0
 8011df0:	d002      	beq.n	8011df8 <ee_number+0x24>
 8011df2:	4b6f      	ldr	r3, [pc, #444]	; (8011fb0 <ee_number+0x1dc>)
 8011df4:	681b      	ldr	r3, [r3, #0]
 8011df6:	65bb      	str	r3, [r7, #88]	; 0x58
#ifdef TINY_PRINTF
#else
  if (type & LEFT) type &= ~ZEROPAD;
#endif
  if (base < 2 || base > 36) return 0;
 8011df8:	683b      	ldr	r3, [r7, #0]
 8011dfa:	2b01      	cmp	r3, #1
 8011dfc:	dd02      	ble.n	8011e04 <ee_number+0x30>
 8011dfe:	683b      	ldr	r3, [r7, #0]
 8011e00:	2b24      	cmp	r3, #36	; 0x24
 8011e02:	dd01      	ble.n	8011e08 <ee_number+0x34>
 8011e04:	2300      	movs	r3, #0
 8011e06:	e0cc      	b.n	8011fa2 <ee_number+0x1ce>
  
  c = (type & ZEROPAD) ? '0' : ' ';
 8011e08:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8011e0a:	f003 0301 	and.w	r3, r3, #1
 8011e0e:	2b00      	cmp	r3, #0
 8011e10:	d001      	beq.n	8011e16 <ee_number+0x42>
 8011e12:	2330      	movs	r3, #48	; 0x30
 8011e14:	e000      	b.n	8011e18 <ee_number+0x44>
 8011e16:	2320      	movs	r3, #32
 8011e18:	f887 3053 	strb.w	r3, [r7, #83]	; 0x53
  sign = 0;
 8011e1c:	2300      	movs	r3, #0
 8011e1e:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
  if (type & SIGN)
 8011e22:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8011e24:	f003 0302 	and.w	r3, r3, #2
 8011e28:	2b00      	cmp	r3, #0
 8011e2a:	d00b      	beq.n	8011e44 <ee_number+0x70>
  {
    if (num < 0)
 8011e2c:	687b      	ldr	r3, [r7, #4]
 8011e2e:	2b00      	cmp	r3, #0
 8011e30:	da08      	bge.n	8011e44 <ee_number+0x70>
    {
      sign = '-';
 8011e32:	232d      	movs	r3, #45	; 0x2d
 8011e34:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
      num = -num;
 8011e38:	687b      	ldr	r3, [r7, #4]
 8011e3a:	425b      	negs	r3, r3
 8011e3c:	607b      	str	r3, [r7, #4]
      size--;
 8011e3e:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8011e40:	3b01      	subs	r3, #1
 8011e42:	66bb      	str	r3, [r7, #104]	; 0x68
    else if (base == 8)
      size--;
  }
#endif
  
  i = 0;
 8011e44:	2300      	movs	r3, #0
 8011e46:	657b      	str	r3, [r7, #84]	; 0x54

  if (num == 0)
 8011e48:	687b      	ldr	r3, [r7, #4]
 8011e4a:	2b00      	cmp	r3, #0
 8011e4c:	d120      	bne.n	8011e90 <ee_number+0xbc>
    tmp[i++] = '0';
 8011e4e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8011e50:	1c5a      	adds	r2, r3, #1
 8011e52:	657a      	str	r2, [r7, #84]	; 0x54
 8011e54:	f107 0260 	add.w	r2, r7, #96	; 0x60
 8011e58:	4413      	add	r3, r2
 8011e5a:	2230      	movs	r2, #48	; 0x30
 8011e5c:	f803 2c50 	strb.w	r2, [r3, #-80]
 8011e60:	e019      	b.n	8011e96 <ee_number+0xc2>
  else
  {
    while (num != 0)
    {
      tmp[i++] = dig[((unsigned long) num) % (unsigned) base];
 8011e62:	687b      	ldr	r3, [r7, #4]
 8011e64:	683a      	ldr	r2, [r7, #0]
 8011e66:	fbb3 f1f2 	udiv	r1, r3, r2
 8011e6a:	fb02 f201 	mul.w	r2, r2, r1
 8011e6e:	1a9b      	subs	r3, r3, r2
 8011e70:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8011e72:	441a      	add	r2, r3
 8011e74:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8011e76:	1c59      	adds	r1, r3, #1
 8011e78:	6579      	str	r1, [r7, #84]	; 0x54
 8011e7a:	7812      	ldrb	r2, [r2, #0]
 8011e7c:	f107 0160 	add.w	r1, r7, #96	; 0x60
 8011e80:	440b      	add	r3, r1
 8011e82:	f803 2c50 	strb.w	r2, [r3, #-80]
      num = ((unsigned long) num) / (unsigned) base;
 8011e86:	687a      	ldr	r2, [r7, #4]
 8011e88:	683b      	ldr	r3, [r7, #0]
 8011e8a:	fbb2 f3f3 	udiv	r3, r2, r3
 8011e8e:	607b      	str	r3, [r7, #4]
    while (num != 0)
 8011e90:	687b      	ldr	r3, [r7, #4]
 8011e92:	2b00      	cmp	r3, #0
 8011e94:	d1e5      	bne.n	8011e62 <ee_number+0x8e>
    }
  }

  if (i > precision) precision = i;
 8011e96:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8011e98:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8011e9a:	429a      	cmp	r2, r3
 8011e9c:	dd01      	ble.n	8011ea2 <ee_number+0xce>
 8011e9e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8011ea0:	66fb      	str	r3, [r7, #108]	; 0x6c
  size -= precision;
 8011ea2:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8011ea4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8011ea6:	1ad3      	subs	r3, r2, r3
 8011ea8:	66bb      	str	r3, [r7, #104]	; 0x68
  if (!(type & (ZEROPAD /* TINY option   | LEFT */))) while (size-- > 0) ASSIGN_STR(' ');
 8011eaa:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8011eac:	f003 0301 	and.w	r3, r3, #1
 8011eb0:	2b00      	cmp	r3, #0
 8011eb2:	d112      	bne.n	8011eda <ee_number+0x106>
 8011eb4:	e00c      	b.n	8011ed0 <ee_number+0xfc>
 8011eb6:	68fb      	ldr	r3, [r7, #12]
 8011eb8:	1c5a      	adds	r2, r3, #1
 8011eba:	60fa      	str	r2, [r7, #12]
 8011ebc:	2220      	movs	r2, #32
 8011ebe:	701a      	strb	r2, [r3, #0]
 8011ec0:	68bb      	ldr	r3, [r7, #8]
 8011ec2:	3b01      	subs	r3, #1
 8011ec4:	60bb      	str	r3, [r7, #8]
 8011ec6:	68bb      	ldr	r3, [r7, #8]
 8011ec8:	2b00      	cmp	r3, #0
 8011eca:	d101      	bne.n	8011ed0 <ee_number+0xfc>
 8011ecc:	68fb      	ldr	r3, [r7, #12]
 8011ece:	e068      	b.n	8011fa2 <ee_number+0x1ce>
 8011ed0:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8011ed2:	1e5a      	subs	r2, r3, #1
 8011ed4:	66ba      	str	r2, [r7, #104]	; 0x68
 8011ed6:	2b00      	cmp	r3, #0
 8011ed8:	dced      	bgt.n	8011eb6 <ee_number+0xe2>
  if (sign) ASSIGN_STR(sign);
 8011eda:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8011ede:	2b00      	cmp	r3, #0
 8011ee0:	d01b      	beq.n	8011f1a <ee_number+0x146>
 8011ee2:	68fb      	ldr	r3, [r7, #12]
 8011ee4:	1c5a      	adds	r2, r3, #1
 8011ee6:	60fa      	str	r2, [r7, #12]
 8011ee8:	f897 205f 	ldrb.w	r2, [r7, #95]	; 0x5f
 8011eec:	701a      	strb	r2, [r3, #0]
 8011eee:	68bb      	ldr	r3, [r7, #8]
 8011ef0:	3b01      	subs	r3, #1
 8011ef2:	60bb      	str	r3, [r7, #8]
 8011ef4:	68bb      	ldr	r3, [r7, #8]
 8011ef6:	2b00      	cmp	r3, #0
 8011ef8:	d10f      	bne.n	8011f1a <ee_number+0x146>
 8011efa:	68fb      	ldr	r3, [r7, #12]
 8011efc:	e051      	b.n	8011fa2 <ee_number+0x1ce>
    }
  }
#endif
  
#ifdef TINY_PRINTF
  while (size-- > 0) ASSIGN_STR(c);
 8011efe:	68fb      	ldr	r3, [r7, #12]
 8011f00:	1c5a      	adds	r2, r3, #1
 8011f02:	60fa      	str	r2, [r7, #12]
 8011f04:	f897 2053 	ldrb.w	r2, [r7, #83]	; 0x53
 8011f08:	701a      	strb	r2, [r3, #0]
 8011f0a:	68bb      	ldr	r3, [r7, #8]
 8011f0c:	3b01      	subs	r3, #1
 8011f0e:	60bb      	str	r3, [r7, #8]
 8011f10:	68bb      	ldr	r3, [r7, #8]
 8011f12:	2b00      	cmp	r3, #0
 8011f14:	d101      	bne.n	8011f1a <ee_number+0x146>
 8011f16:	68fb      	ldr	r3, [r7, #12]
 8011f18:	e043      	b.n	8011fa2 <ee_number+0x1ce>
 8011f1a:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8011f1c:	1e5a      	subs	r2, r3, #1
 8011f1e:	66ba      	str	r2, [r7, #104]	; 0x68
 8011f20:	2b00      	cmp	r3, #0
 8011f22:	dcec      	bgt.n	8011efe <ee_number+0x12a>
#else
  if (!(type & LEFT)) while (size-- > 0) ASSIGN_STR(c);
#endif
  while (i < precision--) ASSIGN_STR('0');
 8011f24:	e00c      	b.n	8011f40 <ee_number+0x16c>
 8011f26:	68fb      	ldr	r3, [r7, #12]
 8011f28:	1c5a      	adds	r2, r3, #1
 8011f2a:	60fa      	str	r2, [r7, #12]
 8011f2c:	2230      	movs	r2, #48	; 0x30
 8011f2e:	701a      	strb	r2, [r3, #0]
 8011f30:	68bb      	ldr	r3, [r7, #8]
 8011f32:	3b01      	subs	r3, #1
 8011f34:	60bb      	str	r3, [r7, #8]
 8011f36:	68bb      	ldr	r3, [r7, #8]
 8011f38:	2b00      	cmp	r3, #0
 8011f3a:	d101      	bne.n	8011f40 <ee_number+0x16c>
 8011f3c:	68fb      	ldr	r3, [r7, #12]
 8011f3e:	e030      	b.n	8011fa2 <ee_number+0x1ce>
 8011f40:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8011f42:	1e5a      	subs	r2, r3, #1
 8011f44:	66fa      	str	r2, [r7, #108]	; 0x6c
 8011f46:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8011f48:	429a      	cmp	r2, r3
 8011f4a:	dbec      	blt.n	8011f26 <ee_number+0x152>
  while (i-- > 0) ASSIGN_STR(tmp[i]);
 8011f4c:	e010      	b.n	8011f70 <ee_number+0x19c>
 8011f4e:	68fb      	ldr	r3, [r7, #12]
 8011f50:	1c5a      	adds	r2, r3, #1
 8011f52:	60fa      	str	r2, [r7, #12]
 8011f54:	f107 0110 	add.w	r1, r7, #16
 8011f58:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8011f5a:	440a      	add	r2, r1
 8011f5c:	7812      	ldrb	r2, [r2, #0]
 8011f5e:	701a      	strb	r2, [r3, #0]
 8011f60:	68bb      	ldr	r3, [r7, #8]
 8011f62:	3b01      	subs	r3, #1
 8011f64:	60bb      	str	r3, [r7, #8]
 8011f66:	68bb      	ldr	r3, [r7, #8]
 8011f68:	2b00      	cmp	r3, #0
 8011f6a:	d101      	bne.n	8011f70 <ee_number+0x19c>
 8011f6c:	68fb      	ldr	r3, [r7, #12]
 8011f6e:	e018      	b.n	8011fa2 <ee_number+0x1ce>
 8011f70:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8011f72:	1e5a      	subs	r2, r3, #1
 8011f74:	657a      	str	r2, [r7, #84]	; 0x54
 8011f76:	2b00      	cmp	r3, #0
 8011f78:	dce9      	bgt.n	8011f4e <ee_number+0x17a>
  while (size-- > 0) ASSIGN_STR(' ');
 8011f7a:	e00c      	b.n	8011f96 <ee_number+0x1c2>
 8011f7c:	68fb      	ldr	r3, [r7, #12]
 8011f7e:	1c5a      	adds	r2, r3, #1
 8011f80:	60fa      	str	r2, [r7, #12]
 8011f82:	2220      	movs	r2, #32
 8011f84:	701a      	strb	r2, [r3, #0]
 8011f86:	68bb      	ldr	r3, [r7, #8]
 8011f88:	3b01      	subs	r3, #1
 8011f8a:	60bb      	str	r3, [r7, #8]
 8011f8c:	68bb      	ldr	r3, [r7, #8]
 8011f8e:	2b00      	cmp	r3, #0
 8011f90:	d101      	bne.n	8011f96 <ee_number+0x1c2>
 8011f92:	68fb      	ldr	r3, [r7, #12]
 8011f94:	e005      	b.n	8011fa2 <ee_number+0x1ce>
 8011f96:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8011f98:	1e5a      	subs	r2, r3, #1
 8011f9a:	66ba      	str	r2, [r7, #104]	; 0x68
 8011f9c:	2b00      	cmp	r3, #0
 8011f9e:	dced      	bgt.n	8011f7c <ee_number+0x1a8>

  return str;
 8011fa0:	68fb      	ldr	r3, [r7, #12]
}
 8011fa2:	4618      	mov	r0, r3
 8011fa4:	3764      	adds	r7, #100	; 0x64
 8011fa6:	46bd      	mov	sp, r7
 8011fa8:	bc80      	pop	{r7}
 8011faa:	4770      	bx	lr
 8011fac:	20000090 	.word	0x20000090
 8011fb0:	20000094 	.word	0x20000094

08011fb4 <tiny_vsnprintf_like>:

#define CHECK_STR_SIZE(_buf, _str, _size) \
  if ((((_str) - (_buf)) >= ((_size)-1))) { break; }

int tiny_vsnprintf_like(char *buf, const int size, const char *fmt, va_list args)
{
 8011fb4:	b580      	push	{r7, lr}
 8011fb6:	b092      	sub	sp, #72	; 0x48
 8011fb8:	af04      	add	r7, sp, #16
 8011fba:	60f8      	str	r0, [r7, #12]
 8011fbc:	60b9      	str	r1, [r7, #8]
 8011fbe:	607a      	str	r2, [r7, #4]
 8011fc0:	603b      	str	r3, [r7, #0]

  int field_width;      // Width of output field
  int precision;        // Min. # of digits for integers; max number of chars for from string
  int qualifier;        // 'h', 'l', or 'L' for integer fields

  if (size <= 0)
 8011fc2:	68bb      	ldr	r3, [r7, #8]
 8011fc4:	2b00      	cmp	r3, #0
 8011fc6:	dc01      	bgt.n	8011fcc <tiny_vsnprintf_like+0x18>
  {
    return 0;
 8011fc8:	2300      	movs	r3, #0
 8011fca:	e142      	b.n	8012252 <tiny_vsnprintf_like+0x29e>
  }
  
  for (str = buf; *fmt || ((str - buf) >= size-1); fmt++)
 8011fcc:	68fb      	ldr	r3, [r7, #12]
 8011fce:	62fb      	str	r3, [r7, #44]	; 0x2c
 8011fd0:	e12a      	b.n	8012228 <tiny_vsnprintf_like+0x274>
  {
    CHECK_STR_SIZE(buf, str, size);
 8011fd2:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8011fd4:	68fb      	ldr	r3, [r7, #12]
 8011fd6:	1ad2      	subs	r2, r2, r3
 8011fd8:	68bb      	ldr	r3, [r7, #8]
 8011fda:	3b01      	subs	r3, #1
 8011fdc:	429a      	cmp	r2, r3
 8011fde:	f280 8131 	bge.w	8012244 <tiny_vsnprintf_like+0x290>
    
    if (*fmt != '%')
 8011fe2:	687b      	ldr	r3, [r7, #4]
 8011fe4:	781b      	ldrb	r3, [r3, #0]
 8011fe6:	2b25      	cmp	r3, #37	; 0x25
 8011fe8:	d006      	beq.n	8011ff8 <tiny_vsnprintf_like+0x44>
    {
      *str++ = *fmt;
 8011fea:	687a      	ldr	r2, [r7, #4]
 8011fec:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011fee:	1c59      	adds	r1, r3, #1
 8011ff0:	62f9      	str	r1, [r7, #44]	; 0x2c
 8011ff2:	7812      	ldrb	r2, [r2, #0]
 8011ff4:	701a      	strb	r2, [r3, #0]
      continue;
 8011ff6:	e114      	b.n	8012222 <tiny_vsnprintf_like+0x26e>
    }
                  
    // Process flags
    flags = 0;
 8011ff8:	2300      	movs	r3, #0
 8011ffa:	623b      	str	r3, [r7, #32]
#ifdef TINY_PRINTF
    /* Support %0, but not %-, %+, %space and %# */
    fmt++;
 8011ffc:	687b      	ldr	r3, [r7, #4]
 8011ffe:	3301      	adds	r3, #1
 8012000:	607b      	str	r3, [r7, #4]
    if (*fmt == '0')
 8012002:	687b      	ldr	r3, [r7, #4]
 8012004:	781b      	ldrb	r3, [r3, #0]
 8012006:	2b30      	cmp	r3, #48	; 0x30
 8012008:	d103      	bne.n	8012012 <tiny_vsnprintf_like+0x5e>
    {
      flags |= ZEROPAD;
 801200a:	6a3b      	ldr	r3, [r7, #32]
 801200c:	f043 0301 	orr.w	r3, r3, #1
 8012010:	623b      	str	r3, [r7, #32]
      case '0': flags |= ZEROPAD; goto repeat;
    }
#endif
    
    // Get field width
    field_width = -1;
 8012012:	f04f 33ff 	mov.w	r3, #4294967295
 8012016:	61fb      	str	r3, [r7, #28]
    if (is_digit(*fmt))
 8012018:	687b      	ldr	r3, [r7, #4]
 801201a:	781b      	ldrb	r3, [r3, #0]
 801201c:	2b2f      	cmp	r3, #47	; 0x2f
 801201e:	d908      	bls.n	8012032 <tiny_vsnprintf_like+0x7e>
 8012020:	687b      	ldr	r3, [r7, #4]
 8012022:	781b      	ldrb	r3, [r3, #0]
 8012024:	2b39      	cmp	r3, #57	; 0x39
 8012026:	d804      	bhi.n	8012032 <tiny_vsnprintf_like+0x7e>
      field_width = ee_skip_atoi(&fmt);
 8012028:	1d3b      	adds	r3, r7, #4
 801202a:	4618      	mov	r0, r3
 801202c:	f7ff feac 	bl	8011d88 <ee_skip_atoi>
 8012030:	61f8      	str	r0, [r7, #28]
      }
    }
#endif
    
    // Get the precision
    precision = -1;
 8012032:	f04f 33ff 	mov.w	r3, #4294967295
 8012036:	61bb      	str	r3, [r7, #24]
      if (precision < 0) precision = 0;
    }
#endif
    
    // Get the conversion qualifier
    qualifier = -1;
 8012038:	f04f 33ff 	mov.w	r3, #4294967295
 801203c:	617b      	str	r3, [r7, #20]
      fmt++;
    }
#endif
    
    // Default base
    base = 10;
 801203e:	230a      	movs	r3, #10
 8012040:	633b      	str	r3, [r7, #48]	; 0x30

    switch (*fmt)
 8012042:	687b      	ldr	r3, [r7, #4]
 8012044:	781b      	ldrb	r3, [r3, #0]
 8012046:	3b58      	subs	r3, #88	; 0x58
 8012048:	2b20      	cmp	r3, #32
 801204a:	f200 8094 	bhi.w	8012176 <tiny_vsnprintf_like+0x1c2>
 801204e:	a201      	add	r2, pc, #4	; (adr r2, 8012054 <tiny_vsnprintf_like+0xa0>)
 8012050:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8012054:	0801215f 	.word	0x0801215f
 8012058:	08012177 	.word	0x08012177
 801205c:	08012177 	.word	0x08012177
 8012060:	08012177 	.word	0x08012177
 8012064:	08012177 	.word	0x08012177
 8012068:	08012177 	.word	0x08012177
 801206c:	08012177 	.word	0x08012177
 8012070:	08012177 	.word	0x08012177
 8012074:	08012177 	.word	0x08012177
 8012078:	08012177 	.word	0x08012177
 801207c:	08012177 	.word	0x08012177
 8012080:	080120e3 	.word	0x080120e3
 8012084:	0801216d 	.word	0x0801216d
 8012088:	08012177 	.word	0x08012177
 801208c:	08012177 	.word	0x08012177
 8012090:	08012177 	.word	0x08012177
 8012094:	08012177 	.word	0x08012177
 8012098:	0801216d 	.word	0x0801216d
 801209c:	08012177 	.word	0x08012177
 80120a0:	08012177 	.word	0x08012177
 80120a4:	08012177 	.word	0x08012177
 80120a8:	08012177 	.word	0x08012177
 80120ac:	08012177 	.word	0x08012177
 80120b0:	08012177 	.word	0x08012177
 80120b4:	08012177 	.word	0x08012177
 80120b8:	08012177 	.word	0x08012177
 80120bc:	08012177 	.word	0x08012177
 80120c0:	08012103 	.word	0x08012103
 80120c4:	08012177 	.word	0x08012177
 80120c8:	080121c3 	.word	0x080121c3
 80120cc:	08012177 	.word	0x08012177
 80120d0:	08012177 	.word	0x08012177
 80120d4:	08012167 	.word	0x08012167
      case 'c':
#ifdef TINY_PRINTF
#else
        if (!(flags & LEFT))
#endif
          while (--field_width > 0) *str++ = ' ';
 80120d8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80120da:	1c5a      	adds	r2, r3, #1
 80120dc:	62fa      	str	r2, [r7, #44]	; 0x2c
 80120de:	2220      	movs	r2, #32
 80120e0:	701a      	strb	r2, [r3, #0]
 80120e2:	69fb      	ldr	r3, [r7, #28]
 80120e4:	3b01      	subs	r3, #1
 80120e6:	61fb      	str	r3, [r7, #28]
 80120e8:	69fb      	ldr	r3, [r7, #28]
 80120ea:	2b00      	cmp	r3, #0
 80120ec:	dcf4      	bgt.n	80120d8 <tiny_vsnprintf_like+0x124>
        *str++ = (unsigned char) va_arg(args, int);
 80120ee:	683b      	ldr	r3, [r7, #0]
 80120f0:	1d1a      	adds	r2, r3, #4
 80120f2:	603a      	str	r2, [r7, #0]
 80120f4:	6819      	ldr	r1, [r3, #0]
 80120f6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80120f8:	1c5a      	adds	r2, r3, #1
 80120fa:	62fa      	str	r2, [r7, #44]	; 0x2c
 80120fc:	b2ca      	uxtb	r2, r1
 80120fe:	701a      	strb	r2, [r3, #0]
#ifdef TINY_PRINTF
#else
        while (--field_width > 0) *str++ = ' ';
#endif
        continue;
 8012100:	e08f      	b.n	8012222 <tiny_vsnprintf_like+0x26e>

      case 's':
        s = va_arg(args, char *);
 8012102:	683b      	ldr	r3, [r7, #0]
 8012104:	1d1a      	adds	r2, r3, #4
 8012106:	603a      	str	r2, [r7, #0]
 8012108:	681b      	ldr	r3, [r3, #0]
 801210a:	627b      	str	r3, [r7, #36]	; 0x24
        if (!s) s = "<NULL>";
 801210c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801210e:	2b00      	cmp	r3, #0
 8012110:	d101      	bne.n	8012116 <tiny_vsnprintf_like+0x162>
 8012112:	4b52      	ldr	r3, [pc, #328]	; (801225c <tiny_vsnprintf_like+0x2a8>)
 8012114:	627b      	str	r3, [r7, #36]	; 0x24
#ifdef TINY_PRINTF
        len = strlen(s);
 8012116:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8012118:	f7ef fe74 	bl	8001e04 <strlen>
 801211c:	4603      	mov	r3, r0
 801211e:	613b      	str	r3, [r7, #16]
#else
        len = strnlen(s, precision);
        if (!(flags & LEFT))
#endif
          while (len < field_width--) *str++ = ' ';
 8012120:	e004      	b.n	801212c <tiny_vsnprintf_like+0x178>
 8012122:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8012124:	1c5a      	adds	r2, r3, #1
 8012126:	62fa      	str	r2, [r7, #44]	; 0x2c
 8012128:	2220      	movs	r2, #32
 801212a:	701a      	strb	r2, [r3, #0]
 801212c:	69fb      	ldr	r3, [r7, #28]
 801212e:	1e5a      	subs	r2, r3, #1
 8012130:	61fa      	str	r2, [r7, #28]
 8012132:	693a      	ldr	r2, [r7, #16]
 8012134:	429a      	cmp	r2, r3
 8012136:	dbf4      	blt.n	8012122 <tiny_vsnprintf_like+0x16e>
        for (i = 0; i < len; ++i) *str++ = *s++;
 8012138:	2300      	movs	r3, #0
 801213a:	62bb      	str	r3, [r7, #40]	; 0x28
 801213c:	e00a      	b.n	8012154 <tiny_vsnprintf_like+0x1a0>
 801213e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8012140:	1c53      	adds	r3, r2, #1
 8012142:	627b      	str	r3, [r7, #36]	; 0x24
 8012144:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8012146:	1c59      	adds	r1, r3, #1
 8012148:	62f9      	str	r1, [r7, #44]	; 0x2c
 801214a:	7812      	ldrb	r2, [r2, #0]
 801214c:	701a      	strb	r2, [r3, #0]
 801214e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8012150:	3301      	adds	r3, #1
 8012152:	62bb      	str	r3, [r7, #40]	; 0x28
 8012154:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8012156:	693b      	ldr	r3, [r7, #16]
 8012158:	429a      	cmp	r2, r3
 801215a:	dbf0      	blt.n	801213e <tiny_vsnprintf_like+0x18a>
#ifdef TINY_PRINTF
#else        
        while (len < field_width--) *str++ = ' ';
#endif
        continue;
 801215c:	e061      	b.n	8012222 <tiny_vsnprintf_like+0x26e>
        base = 8;
        break;
#endif
      
      case 'X':
        flags |= UPPERCASE;
 801215e:	6a3b      	ldr	r3, [r7, #32]
 8012160:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8012164:	623b      	str	r3, [r7, #32]

      case 'x':
        base = 16;
 8012166:	2310      	movs	r3, #16
 8012168:	633b      	str	r3, [r7, #48]	; 0x30
        break;
 801216a:	e02d      	b.n	80121c8 <tiny_vsnprintf_like+0x214>

      case 'd':
      case 'i':
        flags |= SIGN;
 801216c:	6a3b      	ldr	r3, [r7, #32]
 801216e:	f043 0302 	orr.w	r3, r3, #2
 8012172:	623b      	str	r3, [r7, #32]

      case 'u':
        break;
 8012174:	e025      	b.n	80121c2 <tiny_vsnprintf_like+0x20e>
        continue;

#endif

      default:
        if (*fmt != '%') *str++ = '%';
 8012176:	687b      	ldr	r3, [r7, #4]
 8012178:	781b      	ldrb	r3, [r3, #0]
 801217a:	2b25      	cmp	r3, #37	; 0x25
 801217c:	d004      	beq.n	8012188 <tiny_vsnprintf_like+0x1d4>
 801217e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8012180:	1c5a      	adds	r2, r3, #1
 8012182:	62fa      	str	r2, [r7, #44]	; 0x2c
 8012184:	2225      	movs	r2, #37	; 0x25
 8012186:	701a      	strb	r2, [r3, #0]
        CHECK_STR_SIZE(buf, str, size);
 8012188:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 801218a:	68fb      	ldr	r3, [r7, #12]
 801218c:	1ad2      	subs	r2, r2, r3
 801218e:	68bb      	ldr	r3, [r7, #8]
 8012190:	3b01      	subs	r3, #1
 8012192:	429a      	cmp	r2, r3
 8012194:	da17      	bge.n	80121c6 <tiny_vsnprintf_like+0x212>
        if (*fmt)
 8012196:	687b      	ldr	r3, [r7, #4]
 8012198:	781b      	ldrb	r3, [r3, #0]
 801219a:	2b00      	cmp	r3, #0
 801219c:	d006      	beq.n	80121ac <tiny_vsnprintf_like+0x1f8>
          *str++ = *fmt;
 801219e:	687a      	ldr	r2, [r7, #4]
 80121a0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80121a2:	1c59      	adds	r1, r3, #1
 80121a4:	62f9      	str	r1, [r7, #44]	; 0x2c
 80121a6:	7812      	ldrb	r2, [r2, #0]
 80121a8:	701a      	strb	r2, [r3, #0]
 80121aa:	e002      	b.n	80121b2 <tiny_vsnprintf_like+0x1fe>
        else
          --fmt;
 80121ac:	687b      	ldr	r3, [r7, #4]
 80121ae:	3b01      	subs	r3, #1
 80121b0:	607b      	str	r3, [r7, #4]
        CHECK_STR_SIZE(buf, str, size);
 80121b2:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80121b4:	68fb      	ldr	r3, [r7, #12]
 80121b6:	1ad2      	subs	r2, r2, r3
 80121b8:	68bb      	ldr	r3, [r7, #8]
 80121ba:	3b01      	subs	r3, #1
 80121bc:	429a      	cmp	r2, r3
 80121be:	db2f      	blt.n	8012220 <tiny_vsnprintf_like+0x26c>
 80121c0:	e002      	b.n	80121c8 <tiny_vsnprintf_like+0x214>
        break;
 80121c2:	bf00      	nop
 80121c4:	e000      	b.n	80121c8 <tiny_vsnprintf_like+0x214>
        CHECK_STR_SIZE(buf, str, size);
 80121c6:	bf00      	nop
        continue;
    }

    if (qualifier == 'l')
 80121c8:	697b      	ldr	r3, [r7, #20]
 80121ca:	2b6c      	cmp	r3, #108	; 0x6c
 80121cc:	d105      	bne.n	80121da <tiny_vsnprintf_like+0x226>
      num = va_arg(args, unsigned long);
 80121ce:	683b      	ldr	r3, [r7, #0]
 80121d0:	1d1a      	adds	r2, r3, #4
 80121d2:	603a      	str	r2, [r7, #0]
 80121d4:	681b      	ldr	r3, [r3, #0]
 80121d6:	637b      	str	r3, [r7, #52]	; 0x34
 80121d8:	e00f      	b.n	80121fa <tiny_vsnprintf_like+0x246>
    else if (flags & SIGN)
 80121da:	6a3b      	ldr	r3, [r7, #32]
 80121dc:	f003 0302 	and.w	r3, r3, #2
 80121e0:	2b00      	cmp	r3, #0
 80121e2:	d005      	beq.n	80121f0 <tiny_vsnprintf_like+0x23c>
      num = va_arg(args, int);
 80121e4:	683b      	ldr	r3, [r7, #0]
 80121e6:	1d1a      	adds	r2, r3, #4
 80121e8:	603a      	str	r2, [r7, #0]
 80121ea:	681b      	ldr	r3, [r3, #0]
 80121ec:	637b      	str	r3, [r7, #52]	; 0x34
 80121ee:	e004      	b.n	80121fa <tiny_vsnprintf_like+0x246>
    else
      num = va_arg(args, unsigned int);
 80121f0:	683b      	ldr	r3, [r7, #0]
 80121f2:	1d1a      	adds	r2, r3, #4
 80121f4:	603a      	str	r2, [r7, #0]
 80121f6:	681b      	ldr	r3, [r3, #0]
 80121f8:	637b      	str	r3, [r7, #52]	; 0x34

    str = ee_number(str, ((size - 1) - (str - buf)), num, base, field_width, precision, flags);
 80121fa:	68bb      	ldr	r3, [r7, #8]
 80121fc:	1e5a      	subs	r2, r3, #1
 80121fe:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8012200:	68fb      	ldr	r3, [r7, #12]
 8012202:	1acb      	subs	r3, r1, r3
 8012204:	1ad1      	subs	r1, r2, r3
 8012206:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8012208:	6a3b      	ldr	r3, [r7, #32]
 801220a:	9302      	str	r3, [sp, #8]
 801220c:	69bb      	ldr	r3, [r7, #24]
 801220e:	9301      	str	r3, [sp, #4]
 8012210:	69fb      	ldr	r3, [r7, #28]
 8012212:	9300      	str	r3, [sp, #0]
 8012214:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8012216:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8012218:	f7ff fddc 	bl	8011dd4 <ee_number>
 801221c:	62f8      	str	r0, [r7, #44]	; 0x2c
 801221e:	e000      	b.n	8012222 <tiny_vsnprintf_like+0x26e>
        continue;
 8012220:	bf00      	nop
  for (str = buf; *fmt || ((str - buf) >= size-1); fmt++)
 8012222:	687b      	ldr	r3, [r7, #4]
 8012224:	3301      	adds	r3, #1
 8012226:	607b      	str	r3, [r7, #4]
 8012228:	687b      	ldr	r3, [r7, #4]
 801222a:	781b      	ldrb	r3, [r3, #0]
 801222c:	2b00      	cmp	r3, #0
 801222e:	f47f aed0 	bne.w	8011fd2 <tiny_vsnprintf_like+0x1e>
 8012232:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8012234:	68fb      	ldr	r3, [r7, #12]
 8012236:	1ad2      	subs	r2, r2, r3
 8012238:	68bb      	ldr	r3, [r7, #8]
 801223a:	3b01      	subs	r3, #1
 801223c:	429a      	cmp	r2, r3
 801223e:	f6bf aec8 	bge.w	8011fd2 <tiny_vsnprintf_like+0x1e>
 8012242:	e000      	b.n	8012246 <tiny_vsnprintf_like+0x292>
    CHECK_STR_SIZE(buf, str, size);
 8012244:	bf00      	nop
  }

  *str = '\0';
 8012246:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8012248:	2200      	movs	r2, #0
 801224a:	701a      	strb	r2, [r3, #0]
  return str - buf;
 801224c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 801224e:	68fb      	ldr	r3, [r7, #12]
 8012250:	1ad3      	subs	r3, r2, r3
}
 8012252:	4618      	mov	r0, r3
 8012254:	3738      	adds	r7, #56	; 0x38
 8012256:	46bd      	mov	sp, r7
 8012258:	bd80      	pop	{r7, pc}
 801225a:	bf00      	nop
 801225c:	080131a0 	.word	0x080131a0

08012260 <__aeabi_memclr>:
 8012260:	2200      	movs	r2, #0
 8012262:	f000 b800 	b.w	8012266 <__aeabi_memset>

08012266 <__aeabi_memset>:
 8012266:	4613      	mov	r3, r2
 8012268:	460a      	mov	r2, r1
 801226a:	4619      	mov	r1, r3
 801226c:	f000 b835 	b.w	80122da <memset>

08012270 <__errno>:
 8012270:	4b01      	ldr	r3, [pc, #4]	; (8012278 <__errno+0x8>)
 8012272:	6818      	ldr	r0, [r3, #0]
 8012274:	4770      	bx	lr
 8012276:	bf00      	nop
 8012278:	20000098 	.word	0x20000098

0801227c <__libc_init_array>:
 801227c:	b570      	push	{r4, r5, r6, lr}
 801227e:	4e0d      	ldr	r6, [pc, #52]	; (80122b4 <__libc_init_array+0x38>)
 8012280:	4c0d      	ldr	r4, [pc, #52]	; (80122b8 <__libc_init_array+0x3c>)
 8012282:	1ba4      	subs	r4, r4, r6
 8012284:	10a4      	asrs	r4, r4, #2
 8012286:	2500      	movs	r5, #0
 8012288:	42a5      	cmp	r5, r4
 801228a:	d109      	bne.n	80122a0 <__libc_init_array+0x24>
 801228c:	4e0b      	ldr	r6, [pc, #44]	; (80122bc <__libc_init_array+0x40>)
 801228e:	4c0c      	ldr	r4, [pc, #48]	; (80122c0 <__libc_init_array+0x44>)
 8012290:	f000 fc64 	bl	8012b5c <_init>
 8012294:	1ba4      	subs	r4, r4, r6
 8012296:	10a4      	asrs	r4, r4, #2
 8012298:	2500      	movs	r5, #0
 801229a:	42a5      	cmp	r5, r4
 801229c:	d105      	bne.n	80122aa <__libc_init_array+0x2e>
 801229e:	bd70      	pop	{r4, r5, r6, pc}
 80122a0:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80122a4:	4798      	blx	r3
 80122a6:	3501      	adds	r5, #1
 80122a8:	e7ee      	b.n	8012288 <__libc_init_array+0xc>
 80122aa:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80122ae:	4798      	blx	r3
 80122b0:	3501      	adds	r5, #1
 80122b2:	e7f2      	b.n	801229a <__libc_init_array+0x1e>
 80122b4:	080137b8 	.word	0x080137b8
 80122b8:	080137b8 	.word	0x080137b8
 80122bc:	080137b8 	.word	0x080137b8
 80122c0:	080137bc 	.word	0x080137bc

080122c4 <memcpy>:
 80122c4:	b510      	push	{r4, lr}
 80122c6:	1e43      	subs	r3, r0, #1
 80122c8:	440a      	add	r2, r1
 80122ca:	4291      	cmp	r1, r2
 80122cc:	d100      	bne.n	80122d0 <memcpy+0xc>
 80122ce:	bd10      	pop	{r4, pc}
 80122d0:	f811 4b01 	ldrb.w	r4, [r1], #1
 80122d4:	f803 4f01 	strb.w	r4, [r3, #1]!
 80122d8:	e7f7      	b.n	80122ca <memcpy+0x6>

080122da <memset>:
 80122da:	4402      	add	r2, r0
 80122dc:	4603      	mov	r3, r0
 80122de:	4293      	cmp	r3, r2
 80122e0:	d100      	bne.n	80122e4 <memset+0xa>
 80122e2:	4770      	bx	lr
 80122e4:	f803 1b01 	strb.w	r1, [r3], #1
 80122e8:	e7f9      	b.n	80122de <memset+0x4>
	...

080122ec <rand>:
 80122ec:	b538      	push	{r3, r4, r5, lr}
 80122ee:	4b13      	ldr	r3, [pc, #76]	; (801233c <rand+0x50>)
 80122f0:	681c      	ldr	r4, [r3, #0]
 80122f2:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 80122f4:	b97b      	cbnz	r3, 8012316 <rand+0x2a>
 80122f6:	2018      	movs	r0, #24
 80122f8:	f000 f84c 	bl	8012394 <malloc>
 80122fc:	4a10      	ldr	r2, [pc, #64]	; (8012340 <rand+0x54>)
 80122fe:	4b11      	ldr	r3, [pc, #68]	; (8012344 <rand+0x58>)
 8012300:	63a0      	str	r0, [r4, #56]	; 0x38
 8012302:	e9c0 2300 	strd	r2, r3, [r0]
 8012306:	4b10      	ldr	r3, [pc, #64]	; (8012348 <rand+0x5c>)
 8012308:	6083      	str	r3, [r0, #8]
 801230a:	230b      	movs	r3, #11
 801230c:	8183      	strh	r3, [r0, #12]
 801230e:	2201      	movs	r2, #1
 8012310:	2300      	movs	r3, #0
 8012312:	e9c0 2304 	strd	r2, r3, [r0, #16]
 8012316:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 8012318:	480c      	ldr	r0, [pc, #48]	; (801234c <rand+0x60>)
 801231a:	690a      	ldr	r2, [r1, #16]
 801231c:	694b      	ldr	r3, [r1, #20]
 801231e:	4c0c      	ldr	r4, [pc, #48]	; (8012350 <rand+0x64>)
 8012320:	4350      	muls	r0, r2
 8012322:	fb04 0003 	mla	r0, r4, r3, r0
 8012326:	fba2 2304 	umull	r2, r3, r2, r4
 801232a:	4403      	add	r3, r0
 801232c:	1c54      	adds	r4, r2, #1
 801232e:	f143 0500 	adc.w	r5, r3, #0
 8012332:	e9c1 4504 	strd	r4, r5, [r1, #16]
 8012336:	f025 4000 	bic.w	r0, r5, #2147483648	; 0x80000000
 801233a:	bd38      	pop	{r3, r4, r5, pc}
 801233c:	20000098 	.word	0x20000098
 8012340:	abcd330e 	.word	0xabcd330e
 8012344:	e66d1234 	.word	0xe66d1234
 8012348:	0005deec 	.word	0x0005deec
 801234c:	5851f42d 	.word	0x5851f42d
 8012350:	4c957f2d 	.word	0x4c957f2d

08012354 <siprintf>:
 8012354:	b40e      	push	{r1, r2, r3}
 8012356:	b500      	push	{lr}
 8012358:	b09c      	sub	sp, #112	; 0x70
 801235a:	ab1d      	add	r3, sp, #116	; 0x74
 801235c:	9002      	str	r0, [sp, #8]
 801235e:	9006      	str	r0, [sp, #24]
 8012360:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8012364:	4809      	ldr	r0, [pc, #36]	; (801238c <siprintf+0x38>)
 8012366:	9107      	str	r1, [sp, #28]
 8012368:	9104      	str	r1, [sp, #16]
 801236a:	4909      	ldr	r1, [pc, #36]	; (8012390 <siprintf+0x3c>)
 801236c:	f853 2b04 	ldr.w	r2, [r3], #4
 8012370:	9105      	str	r1, [sp, #20]
 8012372:	6800      	ldr	r0, [r0, #0]
 8012374:	9301      	str	r3, [sp, #4]
 8012376:	a902      	add	r1, sp, #8
 8012378:	f000 f916 	bl	80125a8 <_svfiprintf_r>
 801237c:	9b02      	ldr	r3, [sp, #8]
 801237e:	2200      	movs	r2, #0
 8012380:	701a      	strb	r2, [r3, #0]
 8012382:	b01c      	add	sp, #112	; 0x70
 8012384:	f85d eb04 	ldr.w	lr, [sp], #4
 8012388:	b003      	add	sp, #12
 801238a:	4770      	bx	lr
 801238c:	20000098 	.word	0x20000098
 8012390:	ffff0208 	.word	0xffff0208

08012394 <malloc>:
 8012394:	4b02      	ldr	r3, [pc, #8]	; (80123a0 <malloc+0xc>)
 8012396:	4601      	mov	r1, r0
 8012398:	6818      	ldr	r0, [r3, #0]
 801239a:	f000 b851 	b.w	8012440 <_malloc_r>
 801239e:	bf00      	nop
 80123a0:	20000098 	.word	0x20000098

080123a4 <_free_r>:
 80123a4:	b538      	push	{r3, r4, r5, lr}
 80123a6:	4605      	mov	r5, r0
 80123a8:	2900      	cmp	r1, #0
 80123aa:	d045      	beq.n	8012438 <_free_r+0x94>
 80123ac:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80123b0:	1f0c      	subs	r4, r1, #4
 80123b2:	2b00      	cmp	r3, #0
 80123b4:	bfb8      	it	lt
 80123b6:	18e4      	addlt	r4, r4, r3
 80123b8:	f000 fb9f 	bl	8012afa <__malloc_lock>
 80123bc:	4a1f      	ldr	r2, [pc, #124]	; (801243c <_free_r+0x98>)
 80123be:	6813      	ldr	r3, [r2, #0]
 80123c0:	4610      	mov	r0, r2
 80123c2:	b933      	cbnz	r3, 80123d2 <_free_r+0x2e>
 80123c4:	6063      	str	r3, [r4, #4]
 80123c6:	6014      	str	r4, [r2, #0]
 80123c8:	4628      	mov	r0, r5
 80123ca:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80123ce:	f000 bb95 	b.w	8012afc <__malloc_unlock>
 80123d2:	42a3      	cmp	r3, r4
 80123d4:	d90c      	bls.n	80123f0 <_free_r+0x4c>
 80123d6:	6821      	ldr	r1, [r4, #0]
 80123d8:	1862      	adds	r2, r4, r1
 80123da:	4293      	cmp	r3, r2
 80123dc:	bf04      	itt	eq
 80123de:	681a      	ldreq	r2, [r3, #0]
 80123e0:	685b      	ldreq	r3, [r3, #4]
 80123e2:	6063      	str	r3, [r4, #4]
 80123e4:	bf04      	itt	eq
 80123e6:	1852      	addeq	r2, r2, r1
 80123e8:	6022      	streq	r2, [r4, #0]
 80123ea:	6004      	str	r4, [r0, #0]
 80123ec:	e7ec      	b.n	80123c8 <_free_r+0x24>
 80123ee:	4613      	mov	r3, r2
 80123f0:	685a      	ldr	r2, [r3, #4]
 80123f2:	b10a      	cbz	r2, 80123f8 <_free_r+0x54>
 80123f4:	42a2      	cmp	r2, r4
 80123f6:	d9fa      	bls.n	80123ee <_free_r+0x4a>
 80123f8:	6819      	ldr	r1, [r3, #0]
 80123fa:	1858      	adds	r0, r3, r1
 80123fc:	42a0      	cmp	r0, r4
 80123fe:	d10b      	bne.n	8012418 <_free_r+0x74>
 8012400:	6820      	ldr	r0, [r4, #0]
 8012402:	4401      	add	r1, r0
 8012404:	1858      	adds	r0, r3, r1
 8012406:	4282      	cmp	r2, r0
 8012408:	6019      	str	r1, [r3, #0]
 801240a:	d1dd      	bne.n	80123c8 <_free_r+0x24>
 801240c:	6810      	ldr	r0, [r2, #0]
 801240e:	6852      	ldr	r2, [r2, #4]
 8012410:	605a      	str	r2, [r3, #4]
 8012412:	4401      	add	r1, r0
 8012414:	6019      	str	r1, [r3, #0]
 8012416:	e7d7      	b.n	80123c8 <_free_r+0x24>
 8012418:	d902      	bls.n	8012420 <_free_r+0x7c>
 801241a:	230c      	movs	r3, #12
 801241c:	602b      	str	r3, [r5, #0]
 801241e:	e7d3      	b.n	80123c8 <_free_r+0x24>
 8012420:	6820      	ldr	r0, [r4, #0]
 8012422:	1821      	adds	r1, r4, r0
 8012424:	428a      	cmp	r2, r1
 8012426:	bf04      	itt	eq
 8012428:	6811      	ldreq	r1, [r2, #0]
 801242a:	6852      	ldreq	r2, [r2, #4]
 801242c:	6062      	str	r2, [r4, #4]
 801242e:	bf04      	itt	eq
 8012430:	1809      	addeq	r1, r1, r0
 8012432:	6021      	streq	r1, [r4, #0]
 8012434:	605c      	str	r4, [r3, #4]
 8012436:	e7c7      	b.n	80123c8 <_free_r+0x24>
 8012438:	bd38      	pop	{r3, r4, r5, pc}
 801243a:	bf00      	nop
 801243c:	20000c4c 	.word	0x20000c4c

08012440 <_malloc_r>:
 8012440:	b570      	push	{r4, r5, r6, lr}
 8012442:	1ccd      	adds	r5, r1, #3
 8012444:	f025 0503 	bic.w	r5, r5, #3
 8012448:	3508      	adds	r5, #8
 801244a:	2d0c      	cmp	r5, #12
 801244c:	bf38      	it	cc
 801244e:	250c      	movcc	r5, #12
 8012450:	2d00      	cmp	r5, #0
 8012452:	4606      	mov	r6, r0
 8012454:	db01      	blt.n	801245a <_malloc_r+0x1a>
 8012456:	42a9      	cmp	r1, r5
 8012458:	d903      	bls.n	8012462 <_malloc_r+0x22>
 801245a:	230c      	movs	r3, #12
 801245c:	6033      	str	r3, [r6, #0]
 801245e:	2000      	movs	r0, #0
 8012460:	bd70      	pop	{r4, r5, r6, pc}
 8012462:	f000 fb4a 	bl	8012afa <__malloc_lock>
 8012466:	4a21      	ldr	r2, [pc, #132]	; (80124ec <_malloc_r+0xac>)
 8012468:	6814      	ldr	r4, [r2, #0]
 801246a:	4621      	mov	r1, r4
 801246c:	b991      	cbnz	r1, 8012494 <_malloc_r+0x54>
 801246e:	4c20      	ldr	r4, [pc, #128]	; (80124f0 <_malloc_r+0xb0>)
 8012470:	6823      	ldr	r3, [r4, #0]
 8012472:	b91b      	cbnz	r3, 801247c <_malloc_r+0x3c>
 8012474:	4630      	mov	r0, r6
 8012476:	f000 fb17 	bl	8012aa8 <_sbrk_r>
 801247a:	6020      	str	r0, [r4, #0]
 801247c:	4629      	mov	r1, r5
 801247e:	4630      	mov	r0, r6
 8012480:	f000 fb12 	bl	8012aa8 <_sbrk_r>
 8012484:	1c43      	adds	r3, r0, #1
 8012486:	d124      	bne.n	80124d2 <_malloc_r+0x92>
 8012488:	230c      	movs	r3, #12
 801248a:	6033      	str	r3, [r6, #0]
 801248c:	4630      	mov	r0, r6
 801248e:	f000 fb35 	bl	8012afc <__malloc_unlock>
 8012492:	e7e4      	b.n	801245e <_malloc_r+0x1e>
 8012494:	680b      	ldr	r3, [r1, #0]
 8012496:	1b5b      	subs	r3, r3, r5
 8012498:	d418      	bmi.n	80124cc <_malloc_r+0x8c>
 801249a:	2b0b      	cmp	r3, #11
 801249c:	d90f      	bls.n	80124be <_malloc_r+0x7e>
 801249e:	600b      	str	r3, [r1, #0]
 80124a0:	50cd      	str	r5, [r1, r3]
 80124a2:	18cc      	adds	r4, r1, r3
 80124a4:	4630      	mov	r0, r6
 80124a6:	f000 fb29 	bl	8012afc <__malloc_unlock>
 80124aa:	f104 000b 	add.w	r0, r4, #11
 80124ae:	1d23      	adds	r3, r4, #4
 80124b0:	f020 0007 	bic.w	r0, r0, #7
 80124b4:	1ac3      	subs	r3, r0, r3
 80124b6:	d0d3      	beq.n	8012460 <_malloc_r+0x20>
 80124b8:	425a      	negs	r2, r3
 80124ba:	50e2      	str	r2, [r4, r3]
 80124bc:	e7d0      	b.n	8012460 <_malloc_r+0x20>
 80124be:	428c      	cmp	r4, r1
 80124c0:	684b      	ldr	r3, [r1, #4]
 80124c2:	bf16      	itet	ne
 80124c4:	6063      	strne	r3, [r4, #4]
 80124c6:	6013      	streq	r3, [r2, #0]
 80124c8:	460c      	movne	r4, r1
 80124ca:	e7eb      	b.n	80124a4 <_malloc_r+0x64>
 80124cc:	460c      	mov	r4, r1
 80124ce:	6849      	ldr	r1, [r1, #4]
 80124d0:	e7cc      	b.n	801246c <_malloc_r+0x2c>
 80124d2:	1cc4      	adds	r4, r0, #3
 80124d4:	f024 0403 	bic.w	r4, r4, #3
 80124d8:	42a0      	cmp	r0, r4
 80124da:	d005      	beq.n	80124e8 <_malloc_r+0xa8>
 80124dc:	1a21      	subs	r1, r4, r0
 80124de:	4630      	mov	r0, r6
 80124e0:	f000 fae2 	bl	8012aa8 <_sbrk_r>
 80124e4:	3001      	adds	r0, #1
 80124e6:	d0cf      	beq.n	8012488 <_malloc_r+0x48>
 80124e8:	6025      	str	r5, [r4, #0]
 80124ea:	e7db      	b.n	80124a4 <_malloc_r+0x64>
 80124ec:	20000c4c 	.word	0x20000c4c
 80124f0:	20000c50 	.word	0x20000c50

080124f4 <__ssputs_r>:
 80124f4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80124f8:	688e      	ldr	r6, [r1, #8]
 80124fa:	429e      	cmp	r6, r3
 80124fc:	4682      	mov	sl, r0
 80124fe:	460c      	mov	r4, r1
 8012500:	4690      	mov	r8, r2
 8012502:	4699      	mov	r9, r3
 8012504:	d837      	bhi.n	8012576 <__ssputs_r+0x82>
 8012506:	898a      	ldrh	r2, [r1, #12]
 8012508:	f412 6f90 	tst.w	r2, #1152	; 0x480
 801250c:	d031      	beq.n	8012572 <__ssputs_r+0x7e>
 801250e:	6825      	ldr	r5, [r4, #0]
 8012510:	6909      	ldr	r1, [r1, #16]
 8012512:	1a6f      	subs	r7, r5, r1
 8012514:	6965      	ldr	r5, [r4, #20]
 8012516:	2302      	movs	r3, #2
 8012518:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 801251c:	fb95 f5f3 	sdiv	r5, r5, r3
 8012520:	f109 0301 	add.w	r3, r9, #1
 8012524:	443b      	add	r3, r7
 8012526:	429d      	cmp	r5, r3
 8012528:	bf38      	it	cc
 801252a:	461d      	movcc	r5, r3
 801252c:	0553      	lsls	r3, r2, #21
 801252e:	d530      	bpl.n	8012592 <__ssputs_r+0x9e>
 8012530:	4629      	mov	r1, r5
 8012532:	f7ff ff85 	bl	8012440 <_malloc_r>
 8012536:	4606      	mov	r6, r0
 8012538:	b950      	cbnz	r0, 8012550 <__ssputs_r+0x5c>
 801253a:	230c      	movs	r3, #12
 801253c:	f8ca 3000 	str.w	r3, [sl]
 8012540:	89a3      	ldrh	r3, [r4, #12]
 8012542:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8012546:	81a3      	strh	r3, [r4, #12]
 8012548:	f04f 30ff 	mov.w	r0, #4294967295
 801254c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8012550:	463a      	mov	r2, r7
 8012552:	6921      	ldr	r1, [r4, #16]
 8012554:	f7ff feb6 	bl	80122c4 <memcpy>
 8012558:	89a3      	ldrh	r3, [r4, #12]
 801255a:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 801255e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8012562:	81a3      	strh	r3, [r4, #12]
 8012564:	6126      	str	r6, [r4, #16]
 8012566:	6165      	str	r5, [r4, #20]
 8012568:	443e      	add	r6, r7
 801256a:	1bed      	subs	r5, r5, r7
 801256c:	6026      	str	r6, [r4, #0]
 801256e:	60a5      	str	r5, [r4, #8]
 8012570:	464e      	mov	r6, r9
 8012572:	454e      	cmp	r6, r9
 8012574:	d900      	bls.n	8012578 <__ssputs_r+0x84>
 8012576:	464e      	mov	r6, r9
 8012578:	4632      	mov	r2, r6
 801257a:	4641      	mov	r1, r8
 801257c:	6820      	ldr	r0, [r4, #0]
 801257e:	f000 faa3 	bl	8012ac8 <memmove>
 8012582:	68a3      	ldr	r3, [r4, #8]
 8012584:	1b9b      	subs	r3, r3, r6
 8012586:	60a3      	str	r3, [r4, #8]
 8012588:	6823      	ldr	r3, [r4, #0]
 801258a:	441e      	add	r6, r3
 801258c:	6026      	str	r6, [r4, #0]
 801258e:	2000      	movs	r0, #0
 8012590:	e7dc      	b.n	801254c <__ssputs_r+0x58>
 8012592:	462a      	mov	r2, r5
 8012594:	f000 fab3 	bl	8012afe <_realloc_r>
 8012598:	4606      	mov	r6, r0
 801259a:	2800      	cmp	r0, #0
 801259c:	d1e2      	bne.n	8012564 <__ssputs_r+0x70>
 801259e:	6921      	ldr	r1, [r4, #16]
 80125a0:	4650      	mov	r0, sl
 80125a2:	f7ff feff 	bl	80123a4 <_free_r>
 80125a6:	e7c8      	b.n	801253a <__ssputs_r+0x46>

080125a8 <_svfiprintf_r>:
 80125a8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80125ac:	461d      	mov	r5, r3
 80125ae:	898b      	ldrh	r3, [r1, #12]
 80125b0:	061f      	lsls	r7, r3, #24
 80125b2:	b09d      	sub	sp, #116	; 0x74
 80125b4:	4680      	mov	r8, r0
 80125b6:	460c      	mov	r4, r1
 80125b8:	4616      	mov	r6, r2
 80125ba:	d50f      	bpl.n	80125dc <_svfiprintf_r+0x34>
 80125bc:	690b      	ldr	r3, [r1, #16]
 80125be:	b96b      	cbnz	r3, 80125dc <_svfiprintf_r+0x34>
 80125c0:	2140      	movs	r1, #64	; 0x40
 80125c2:	f7ff ff3d 	bl	8012440 <_malloc_r>
 80125c6:	6020      	str	r0, [r4, #0]
 80125c8:	6120      	str	r0, [r4, #16]
 80125ca:	b928      	cbnz	r0, 80125d8 <_svfiprintf_r+0x30>
 80125cc:	230c      	movs	r3, #12
 80125ce:	f8c8 3000 	str.w	r3, [r8]
 80125d2:	f04f 30ff 	mov.w	r0, #4294967295
 80125d6:	e0c8      	b.n	801276a <_svfiprintf_r+0x1c2>
 80125d8:	2340      	movs	r3, #64	; 0x40
 80125da:	6163      	str	r3, [r4, #20]
 80125dc:	2300      	movs	r3, #0
 80125de:	9309      	str	r3, [sp, #36]	; 0x24
 80125e0:	2320      	movs	r3, #32
 80125e2:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80125e6:	2330      	movs	r3, #48	; 0x30
 80125e8:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80125ec:	9503      	str	r5, [sp, #12]
 80125ee:	f04f 0b01 	mov.w	fp, #1
 80125f2:	4637      	mov	r7, r6
 80125f4:	463d      	mov	r5, r7
 80125f6:	f815 3b01 	ldrb.w	r3, [r5], #1
 80125fa:	b10b      	cbz	r3, 8012600 <_svfiprintf_r+0x58>
 80125fc:	2b25      	cmp	r3, #37	; 0x25
 80125fe:	d13e      	bne.n	801267e <_svfiprintf_r+0xd6>
 8012600:	ebb7 0a06 	subs.w	sl, r7, r6
 8012604:	d00b      	beq.n	801261e <_svfiprintf_r+0x76>
 8012606:	4653      	mov	r3, sl
 8012608:	4632      	mov	r2, r6
 801260a:	4621      	mov	r1, r4
 801260c:	4640      	mov	r0, r8
 801260e:	f7ff ff71 	bl	80124f4 <__ssputs_r>
 8012612:	3001      	adds	r0, #1
 8012614:	f000 80a4 	beq.w	8012760 <_svfiprintf_r+0x1b8>
 8012618:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801261a:	4453      	add	r3, sl
 801261c:	9309      	str	r3, [sp, #36]	; 0x24
 801261e:	783b      	ldrb	r3, [r7, #0]
 8012620:	2b00      	cmp	r3, #0
 8012622:	f000 809d 	beq.w	8012760 <_svfiprintf_r+0x1b8>
 8012626:	2300      	movs	r3, #0
 8012628:	f04f 32ff 	mov.w	r2, #4294967295
 801262c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8012630:	9304      	str	r3, [sp, #16]
 8012632:	9307      	str	r3, [sp, #28]
 8012634:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8012638:	931a      	str	r3, [sp, #104]	; 0x68
 801263a:	462f      	mov	r7, r5
 801263c:	2205      	movs	r2, #5
 801263e:	f817 1b01 	ldrb.w	r1, [r7], #1
 8012642:	4850      	ldr	r0, [pc, #320]	; (8012784 <_svfiprintf_r+0x1dc>)
 8012644:	f7ef fbec 	bl	8001e20 <memchr>
 8012648:	9b04      	ldr	r3, [sp, #16]
 801264a:	b9d0      	cbnz	r0, 8012682 <_svfiprintf_r+0xda>
 801264c:	06d9      	lsls	r1, r3, #27
 801264e:	bf44      	itt	mi
 8012650:	2220      	movmi	r2, #32
 8012652:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8012656:	071a      	lsls	r2, r3, #28
 8012658:	bf44      	itt	mi
 801265a:	222b      	movmi	r2, #43	; 0x2b
 801265c:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8012660:	782a      	ldrb	r2, [r5, #0]
 8012662:	2a2a      	cmp	r2, #42	; 0x2a
 8012664:	d015      	beq.n	8012692 <_svfiprintf_r+0xea>
 8012666:	9a07      	ldr	r2, [sp, #28]
 8012668:	462f      	mov	r7, r5
 801266a:	2000      	movs	r0, #0
 801266c:	250a      	movs	r5, #10
 801266e:	4639      	mov	r1, r7
 8012670:	f811 3b01 	ldrb.w	r3, [r1], #1
 8012674:	3b30      	subs	r3, #48	; 0x30
 8012676:	2b09      	cmp	r3, #9
 8012678:	d94d      	bls.n	8012716 <_svfiprintf_r+0x16e>
 801267a:	b1b8      	cbz	r0, 80126ac <_svfiprintf_r+0x104>
 801267c:	e00f      	b.n	801269e <_svfiprintf_r+0xf6>
 801267e:	462f      	mov	r7, r5
 8012680:	e7b8      	b.n	80125f4 <_svfiprintf_r+0x4c>
 8012682:	4a40      	ldr	r2, [pc, #256]	; (8012784 <_svfiprintf_r+0x1dc>)
 8012684:	1a80      	subs	r0, r0, r2
 8012686:	fa0b f000 	lsl.w	r0, fp, r0
 801268a:	4318      	orrs	r0, r3
 801268c:	9004      	str	r0, [sp, #16]
 801268e:	463d      	mov	r5, r7
 8012690:	e7d3      	b.n	801263a <_svfiprintf_r+0x92>
 8012692:	9a03      	ldr	r2, [sp, #12]
 8012694:	1d11      	adds	r1, r2, #4
 8012696:	6812      	ldr	r2, [r2, #0]
 8012698:	9103      	str	r1, [sp, #12]
 801269a:	2a00      	cmp	r2, #0
 801269c:	db01      	blt.n	80126a2 <_svfiprintf_r+0xfa>
 801269e:	9207      	str	r2, [sp, #28]
 80126a0:	e004      	b.n	80126ac <_svfiprintf_r+0x104>
 80126a2:	4252      	negs	r2, r2
 80126a4:	f043 0302 	orr.w	r3, r3, #2
 80126a8:	9207      	str	r2, [sp, #28]
 80126aa:	9304      	str	r3, [sp, #16]
 80126ac:	783b      	ldrb	r3, [r7, #0]
 80126ae:	2b2e      	cmp	r3, #46	; 0x2e
 80126b0:	d10c      	bne.n	80126cc <_svfiprintf_r+0x124>
 80126b2:	787b      	ldrb	r3, [r7, #1]
 80126b4:	2b2a      	cmp	r3, #42	; 0x2a
 80126b6:	d133      	bne.n	8012720 <_svfiprintf_r+0x178>
 80126b8:	9b03      	ldr	r3, [sp, #12]
 80126ba:	1d1a      	adds	r2, r3, #4
 80126bc:	681b      	ldr	r3, [r3, #0]
 80126be:	9203      	str	r2, [sp, #12]
 80126c0:	2b00      	cmp	r3, #0
 80126c2:	bfb8      	it	lt
 80126c4:	f04f 33ff 	movlt.w	r3, #4294967295
 80126c8:	3702      	adds	r7, #2
 80126ca:	9305      	str	r3, [sp, #20]
 80126cc:	4d2e      	ldr	r5, [pc, #184]	; (8012788 <_svfiprintf_r+0x1e0>)
 80126ce:	7839      	ldrb	r1, [r7, #0]
 80126d0:	2203      	movs	r2, #3
 80126d2:	4628      	mov	r0, r5
 80126d4:	f7ef fba4 	bl	8001e20 <memchr>
 80126d8:	b138      	cbz	r0, 80126ea <_svfiprintf_r+0x142>
 80126da:	2340      	movs	r3, #64	; 0x40
 80126dc:	1b40      	subs	r0, r0, r5
 80126de:	fa03 f000 	lsl.w	r0, r3, r0
 80126e2:	9b04      	ldr	r3, [sp, #16]
 80126e4:	4303      	orrs	r3, r0
 80126e6:	3701      	adds	r7, #1
 80126e8:	9304      	str	r3, [sp, #16]
 80126ea:	7839      	ldrb	r1, [r7, #0]
 80126ec:	4827      	ldr	r0, [pc, #156]	; (801278c <_svfiprintf_r+0x1e4>)
 80126ee:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80126f2:	2206      	movs	r2, #6
 80126f4:	1c7e      	adds	r6, r7, #1
 80126f6:	f7ef fb93 	bl	8001e20 <memchr>
 80126fa:	2800      	cmp	r0, #0
 80126fc:	d038      	beq.n	8012770 <_svfiprintf_r+0x1c8>
 80126fe:	4b24      	ldr	r3, [pc, #144]	; (8012790 <_svfiprintf_r+0x1e8>)
 8012700:	bb13      	cbnz	r3, 8012748 <_svfiprintf_r+0x1a0>
 8012702:	9b03      	ldr	r3, [sp, #12]
 8012704:	3307      	adds	r3, #7
 8012706:	f023 0307 	bic.w	r3, r3, #7
 801270a:	3308      	adds	r3, #8
 801270c:	9303      	str	r3, [sp, #12]
 801270e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8012710:	444b      	add	r3, r9
 8012712:	9309      	str	r3, [sp, #36]	; 0x24
 8012714:	e76d      	b.n	80125f2 <_svfiprintf_r+0x4a>
 8012716:	fb05 3202 	mla	r2, r5, r2, r3
 801271a:	2001      	movs	r0, #1
 801271c:	460f      	mov	r7, r1
 801271e:	e7a6      	b.n	801266e <_svfiprintf_r+0xc6>
 8012720:	2300      	movs	r3, #0
 8012722:	3701      	adds	r7, #1
 8012724:	9305      	str	r3, [sp, #20]
 8012726:	4619      	mov	r1, r3
 8012728:	250a      	movs	r5, #10
 801272a:	4638      	mov	r0, r7
 801272c:	f810 2b01 	ldrb.w	r2, [r0], #1
 8012730:	3a30      	subs	r2, #48	; 0x30
 8012732:	2a09      	cmp	r2, #9
 8012734:	d903      	bls.n	801273e <_svfiprintf_r+0x196>
 8012736:	2b00      	cmp	r3, #0
 8012738:	d0c8      	beq.n	80126cc <_svfiprintf_r+0x124>
 801273a:	9105      	str	r1, [sp, #20]
 801273c:	e7c6      	b.n	80126cc <_svfiprintf_r+0x124>
 801273e:	fb05 2101 	mla	r1, r5, r1, r2
 8012742:	2301      	movs	r3, #1
 8012744:	4607      	mov	r7, r0
 8012746:	e7f0      	b.n	801272a <_svfiprintf_r+0x182>
 8012748:	ab03      	add	r3, sp, #12
 801274a:	9300      	str	r3, [sp, #0]
 801274c:	4622      	mov	r2, r4
 801274e:	4b11      	ldr	r3, [pc, #68]	; (8012794 <_svfiprintf_r+0x1ec>)
 8012750:	a904      	add	r1, sp, #16
 8012752:	4640      	mov	r0, r8
 8012754:	f3af 8000 	nop.w
 8012758:	f1b0 3fff 	cmp.w	r0, #4294967295
 801275c:	4681      	mov	r9, r0
 801275e:	d1d6      	bne.n	801270e <_svfiprintf_r+0x166>
 8012760:	89a3      	ldrh	r3, [r4, #12]
 8012762:	065b      	lsls	r3, r3, #25
 8012764:	f53f af35 	bmi.w	80125d2 <_svfiprintf_r+0x2a>
 8012768:	9809      	ldr	r0, [sp, #36]	; 0x24
 801276a:	b01d      	add	sp, #116	; 0x74
 801276c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8012770:	ab03      	add	r3, sp, #12
 8012772:	9300      	str	r3, [sp, #0]
 8012774:	4622      	mov	r2, r4
 8012776:	4b07      	ldr	r3, [pc, #28]	; (8012794 <_svfiprintf_r+0x1ec>)
 8012778:	a904      	add	r1, sp, #16
 801277a:	4640      	mov	r0, r8
 801277c:	f000 f882 	bl	8012884 <_printf_i>
 8012780:	e7ea      	b.n	8012758 <_svfiprintf_r+0x1b0>
 8012782:	bf00      	nop
 8012784:	08013748 	.word	0x08013748
 8012788:	0801374e 	.word	0x0801374e
 801278c:	08013752 	.word	0x08013752
 8012790:	00000000 	.word	0x00000000
 8012794:	080124f5 	.word	0x080124f5

08012798 <_printf_common>:
 8012798:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801279c:	4691      	mov	r9, r2
 801279e:	461f      	mov	r7, r3
 80127a0:	688a      	ldr	r2, [r1, #8]
 80127a2:	690b      	ldr	r3, [r1, #16]
 80127a4:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80127a8:	4293      	cmp	r3, r2
 80127aa:	bfb8      	it	lt
 80127ac:	4613      	movlt	r3, r2
 80127ae:	f8c9 3000 	str.w	r3, [r9]
 80127b2:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80127b6:	4606      	mov	r6, r0
 80127b8:	460c      	mov	r4, r1
 80127ba:	b112      	cbz	r2, 80127c2 <_printf_common+0x2a>
 80127bc:	3301      	adds	r3, #1
 80127be:	f8c9 3000 	str.w	r3, [r9]
 80127c2:	6823      	ldr	r3, [r4, #0]
 80127c4:	0699      	lsls	r1, r3, #26
 80127c6:	bf42      	ittt	mi
 80127c8:	f8d9 3000 	ldrmi.w	r3, [r9]
 80127cc:	3302      	addmi	r3, #2
 80127ce:	f8c9 3000 	strmi.w	r3, [r9]
 80127d2:	6825      	ldr	r5, [r4, #0]
 80127d4:	f015 0506 	ands.w	r5, r5, #6
 80127d8:	d107      	bne.n	80127ea <_printf_common+0x52>
 80127da:	f104 0a19 	add.w	sl, r4, #25
 80127de:	68e3      	ldr	r3, [r4, #12]
 80127e0:	f8d9 2000 	ldr.w	r2, [r9]
 80127e4:	1a9b      	subs	r3, r3, r2
 80127e6:	42ab      	cmp	r3, r5
 80127e8:	dc28      	bgt.n	801283c <_printf_common+0xa4>
 80127ea:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 80127ee:	6822      	ldr	r2, [r4, #0]
 80127f0:	3300      	adds	r3, #0
 80127f2:	bf18      	it	ne
 80127f4:	2301      	movne	r3, #1
 80127f6:	0692      	lsls	r2, r2, #26
 80127f8:	d42d      	bmi.n	8012856 <_printf_common+0xbe>
 80127fa:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80127fe:	4639      	mov	r1, r7
 8012800:	4630      	mov	r0, r6
 8012802:	47c0      	blx	r8
 8012804:	3001      	adds	r0, #1
 8012806:	d020      	beq.n	801284a <_printf_common+0xb2>
 8012808:	6823      	ldr	r3, [r4, #0]
 801280a:	68e5      	ldr	r5, [r4, #12]
 801280c:	f8d9 2000 	ldr.w	r2, [r9]
 8012810:	f003 0306 	and.w	r3, r3, #6
 8012814:	2b04      	cmp	r3, #4
 8012816:	bf08      	it	eq
 8012818:	1aad      	subeq	r5, r5, r2
 801281a:	68a3      	ldr	r3, [r4, #8]
 801281c:	6922      	ldr	r2, [r4, #16]
 801281e:	bf0c      	ite	eq
 8012820:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8012824:	2500      	movne	r5, #0
 8012826:	4293      	cmp	r3, r2
 8012828:	bfc4      	itt	gt
 801282a:	1a9b      	subgt	r3, r3, r2
 801282c:	18ed      	addgt	r5, r5, r3
 801282e:	f04f 0900 	mov.w	r9, #0
 8012832:	341a      	adds	r4, #26
 8012834:	454d      	cmp	r5, r9
 8012836:	d11a      	bne.n	801286e <_printf_common+0xd6>
 8012838:	2000      	movs	r0, #0
 801283a:	e008      	b.n	801284e <_printf_common+0xb6>
 801283c:	2301      	movs	r3, #1
 801283e:	4652      	mov	r2, sl
 8012840:	4639      	mov	r1, r7
 8012842:	4630      	mov	r0, r6
 8012844:	47c0      	blx	r8
 8012846:	3001      	adds	r0, #1
 8012848:	d103      	bne.n	8012852 <_printf_common+0xba>
 801284a:	f04f 30ff 	mov.w	r0, #4294967295
 801284e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8012852:	3501      	adds	r5, #1
 8012854:	e7c3      	b.n	80127de <_printf_common+0x46>
 8012856:	18e1      	adds	r1, r4, r3
 8012858:	1c5a      	adds	r2, r3, #1
 801285a:	2030      	movs	r0, #48	; 0x30
 801285c:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8012860:	4422      	add	r2, r4
 8012862:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8012866:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 801286a:	3302      	adds	r3, #2
 801286c:	e7c5      	b.n	80127fa <_printf_common+0x62>
 801286e:	2301      	movs	r3, #1
 8012870:	4622      	mov	r2, r4
 8012872:	4639      	mov	r1, r7
 8012874:	4630      	mov	r0, r6
 8012876:	47c0      	blx	r8
 8012878:	3001      	adds	r0, #1
 801287a:	d0e6      	beq.n	801284a <_printf_common+0xb2>
 801287c:	f109 0901 	add.w	r9, r9, #1
 8012880:	e7d8      	b.n	8012834 <_printf_common+0x9c>
	...

08012884 <_printf_i>:
 8012884:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8012888:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 801288c:	460c      	mov	r4, r1
 801288e:	7e09      	ldrb	r1, [r1, #24]
 8012890:	b085      	sub	sp, #20
 8012892:	296e      	cmp	r1, #110	; 0x6e
 8012894:	4617      	mov	r7, r2
 8012896:	4606      	mov	r6, r0
 8012898:	4698      	mov	r8, r3
 801289a:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 801289c:	f000 80b3 	beq.w	8012a06 <_printf_i+0x182>
 80128a0:	d822      	bhi.n	80128e8 <_printf_i+0x64>
 80128a2:	2963      	cmp	r1, #99	; 0x63
 80128a4:	d036      	beq.n	8012914 <_printf_i+0x90>
 80128a6:	d80a      	bhi.n	80128be <_printf_i+0x3a>
 80128a8:	2900      	cmp	r1, #0
 80128aa:	f000 80b9 	beq.w	8012a20 <_printf_i+0x19c>
 80128ae:	2958      	cmp	r1, #88	; 0x58
 80128b0:	f000 8083 	beq.w	80129ba <_printf_i+0x136>
 80128b4:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80128b8:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 80128bc:	e032      	b.n	8012924 <_printf_i+0xa0>
 80128be:	2964      	cmp	r1, #100	; 0x64
 80128c0:	d001      	beq.n	80128c6 <_printf_i+0x42>
 80128c2:	2969      	cmp	r1, #105	; 0x69
 80128c4:	d1f6      	bne.n	80128b4 <_printf_i+0x30>
 80128c6:	6820      	ldr	r0, [r4, #0]
 80128c8:	6813      	ldr	r3, [r2, #0]
 80128ca:	0605      	lsls	r5, r0, #24
 80128cc:	f103 0104 	add.w	r1, r3, #4
 80128d0:	d52a      	bpl.n	8012928 <_printf_i+0xa4>
 80128d2:	681b      	ldr	r3, [r3, #0]
 80128d4:	6011      	str	r1, [r2, #0]
 80128d6:	2b00      	cmp	r3, #0
 80128d8:	da03      	bge.n	80128e2 <_printf_i+0x5e>
 80128da:	222d      	movs	r2, #45	; 0x2d
 80128dc:	425b      	negs	r3, r3
 80128de:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 80128e2:	486f      	ldr	r0, [pc, #444]	; (8012aa0 <_printf_i+0x21c>)
 80128e4:	220a      	movs	r2, #10
 80128e6:	e039      	b.n	801295c <_printf_i+0xd8>
 80128e8:	2973      	cmp	r1, #115	; 0x73
 80128ea:	f000 809d 	beq.w	8012a28 <_printf_i+0x1a4>
 80128ee:	d808      	bhi.n	8012902 <_printf_i+0x7e>
 80128f0:	296f      	cmp	r1, #111	; 0x6f
 80128f2:	d020      	beq.n	8012936 <_printf_i+0xb2>
 80128f4:	2970      	cmp	r1, #112	; 0x70
 80128f6:	d1dd      	bne.n	80128b4 <_printf_i+0x30>
 80128f8:	6823      	ldr	r3, [r4, #0]
 80128fa:	f043 0320 	orr.w	r3, r3, #32
 80128fe:	6023      	str	r3, [r4, #0]
 8012900:	e003      	b.n	801290a <_printf_i+0x86>
 8012902:	2975      	cmp	r1, #117	; 0x75
 8012904:	d017      	beq.n	8012936 <_printf_i+0xb2>
 8012906:	2978      	cmp	r1, #120	; 0x78
 8012908:	d1d4      	bne.n	80128b4 <_printf_i+0x30>
 801290a:	2378      	movs	r3, #120	; 0x78
 801290c:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8012910:	4864      	ldr	r0, [pc, #400]	; (8012aa4 <_printf_i+0x220>)
 8012912:	e055      	b.n	80129c0 <_printf_i+0x13c>
 8012914:	6813      	ldr	r3, [r2, #0]
 8012916:	1d19      	adds	r1, r3, #4
 8012918:	681b      	ldr	r3, [r3, #0]
 801291a:	6011      	str	r1, [r2, #0]
 801291c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8012920:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8012924:	2301      	movs	r3, #1
 8012926:	e08c      	b.n	8012a42 <_printf_i+0x1be>
 8012928:	681b      	ldr	r3, [r3, #0]
 801292a:	6011      	str	r1, [r2, #0]
 801292c:	f010 0f40 	tst.w	r0, #64	; 0x40
 8012930:	bf18      	it	ne
 8012932:	b21b      	sxthne	r3, r3
 8012934:	e7cf      	b.n	80128d6 <_printf_i+0x52>
 8012936:	6813      	ldr	r3, [r2, #0]
 8012938:	6825      	ldr	r5, [r4, #0]
 801293a:	1d18      	adds	r0, r3, #4
 801293c:	6010      	str	r0, [r2, #0]
 801293e:	0628      	lsls	r0, r5, #24
 8012940:	d501      	bpl.n	8012946 <_printf_i+0xc2>
 8012942:	681b      	ldr	r3, [r3, #0]
 8012944:	e002      	b.n	801294c <_printf_i+0xc8>
 8012946:	0668      	lsls	r0, r5, #25
 8012948:	d5fb      	bpl.n	8012942 <_printf_i+0xbe>
 801294a:	881b      	ldrh	r3, [r3, #0]
 801294c:	4854      	ldr	r0, [pc, #336]	; (8012aa0 <_printf_i+0x21c>)
 801294e:	296f      	cmp	r1, #111	; 0x6f
 8012950:	bf14      	ite	ne
 8012952:	220a      	movne	r2, #10
 8012954:	2208      	moveq	r2, #8
 8012956:	2100      	movs	r1, #0
 8012958:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 801295c:	6865      	ldr	r5, [r4, #4]
 801295e:	60a5      	str	r5, [r4, #8]
 8012960:	2d00      	cmp	r5, #0
 8012962:	f2c0 8095 	blt.w	8012a90 <_printf_i+0x20c>
 8012966:	6821      	ldr	r1, [r4, #0]
 8012968:	f021 0104 	bic.w	r1, r1, #4
 801296c:	6021      	str	r1, [r4, #0]
 801296e:	2b00      	cmp	r3, #0
 8012970:	d13d      	bne.n	80129ee <_printf_i+0x16a>
 8012972:	2d00      	cmp	r5, #0
 8012974:	f040 808e 	bne.w	8012a94 <_printf_i+0x210>
 8012978:	4665      	mov	r5, ip
 801297a:	2a08      	cmp	r2, #8
 801297c:	d10b      	bne.n	8012996 <_printf_i+0x112>
 801297e:	6823      	ldr	r3, [r4, #0]
 8012980:	07db      	lsls	r3, r3, #31
 8012982:	d508      	bpl.n	8012996 <_printf_i+0x112>
 8012984:	6923      	ldr	r3, [r4, #16]
 8012986:	6862      	ldr	r2, [r4, #4]
 8012988:	429a      	cmp	r2, r3
 801298a:	bfde      	ittt	le
 801298c:	2330      	movle	r3, #48	; 0x30
 801298e:	f805 3c01 	strble.w	r3, [r5, #-1]
 8012992:	f105 35ff 	addle.w	r5, r5, #4294967295
 8012996:	ebac 0305 	sub.w	r3, ip, r5
 801299a:	6123      	str	r3, [r4, #16]
 801299c:	f8cd 8000 	str.w	r8, [sp]
 80129a0:	463b      	mov	r3, r7
 80129a2:	aa03      	add	r2, sp, #12
 80129a4:	4621      	mov	r1, r4
 80129a6:	4630      	mov	r0, r6
 80129a8:	f7ff fef6 	bl	8012798 <_printf_common>
 80129ac:	3001      	adds	r0, #1
 80129ae:	d14d      	bne.n	8012a4c <_printf_i+0x1c8>
 80129b0:	f04f 30ff 	mov.w	r0, #4294967295
 80129b4:	b005      	add	sp, #20
 80129b6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80129ba:	4839      	ldr	r0, [pc, #228]	; (8012aa0 <_printf_i+0x21c>)
 80129bc:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 80129c0:	6813      	ldr	r3, [r2, #0]
 80129c2:	6821      	ldr	r1, [r4, #0]
 80129c4:	1d1d      	adds	r5, r3, #4
 80129c6:	681b      	ldr	r3, [r3, #0]
 80129c8:	6015      	str	r5, [r2, #0]
 80129ca:	060a      	lsls	r2, r1, #24
 80129cc:	d50b      	bpl.n	80129e6 <_printf_i+0x162>
 80129ce:	07ca      	lsls	r2, r1, #31
 80129d0:	bf44      	itt	mi
 80129d2:	f041 0120 	orrmi.w	r1, r1, #32
 80129d6:	6021      	strmi	r1, [r4, #0]
 80129d8:	b91b      	cbnz	r3, 80129e2 <_printf_i+0x15e>
 80129da:	6822      	ldr	r2, [r4, #0]
 80129dc:	f022 0220 	bic.w	r2, r2, #32
 80129e0:	6022      	str	r2, [r4, #0]
 80129e2:	2210      	movs	r2, #16
 80129e4:	e7b7      	b.n	8012956 <_printf_i+0xd2>
 80129e6:	064d      	lsls	r5, r1, #25
 80129e8:	bf48      	it	mi
 80129ea:	b29b      	uxthmi	r3, r3
 80129ec:	e7ef      	b.n	80129ce <_printf_i+0x14a>
 80129ee:	4665      	mov	r5, ip
 80129f0:	fbb3 f1f2 	udiv	r1, r3, r2
 80129f4:	fb02 3311 	mls	r3, r2, r1, r3
 80129f8:	5cc3      	ldrb	r3, [r0, r3]
 80129fa:	f805 3d01 	strb.w	r3, [r5, #-1]!
 80129fe:	460b      	mov	r3, r1
 8012a00:	2900      	cmp	r1, #0
 8012a02:	d1f5      	bne.n	80129f0 <_printf_i+0x16c>
 8012a04:	e7b9      	b.n	801297a <_printf_i+0xf6>
 8012a06:	6813      	ldr	r3, [r2, #0]
 8012a08:	6825      	ldr	r5, [r4, #0]
 8012a0a:	6961      	ldr	r1, [r4, #20]
 8012a0c:	1d18      	adds	r0, r3, #4
 8012a0e:	6010      	str	r0, [r2, #0]
 8012a10:	0628      	lsls	r0, r5, #24
 8012a12:	681b      	ldr	r3, [r3, #0]
 8012a14:	d501      	bpl.n	8012a1a <_printf_i+0x196>
 8012a16:	6019      	str	r1, [r3, #0]
 8012a18:	e002      	b.n	8012a20 <_printf_i+0x19c>
 8012a1a:	066a      	lsls	r2, r5, #25
 8012a1c:	d5fb      	bpl.n	8012a16 <_printf_i+0x192>
 8012a1e:	8019      	strh	r1, [r3, #0]
 8012a20:	2300      	movs	r3, #0
 8012a22:	6123      	str	r3, [r4, #16]
 8012a24:	4665      	mov	r5, ip
 8012a26:	e7b9      	b.n	801299c <_printf_i+0x118>
 8012a28:	6813      	ldr	r3, [r2, #0]
 8012a2a:	1d19      	adds	r1, r3, #4
 8012a2c:	6011      	str	r1, [r2, #0]
 8012a2e:	681d      	ldr	r5, [r3, #0]
 8012a30:	6862      	ldr	r2, [r4, #4]
 8012a32:	2100      	movs	r1, #0
 8012a34:	4628      	mov	r0, r5
 8012a36:	f7ef f9f3 	bl	8001e20 <memchr>
 8012a3a:	b108      	cbz	r0, 8012a40 <_printf_i+0x1bc>
 8012a3c:	1b40      	subs	r0, r0, r5
 8012a3e:	6060      	str	r0, [r4, #4]
 8012a40:	6863      	ldr	r3, [r4, #4]
 8012a42:	6123      	str	r3, [r4, #16]
 8012a44:	2300      	movs	r3, #0
 8012a46:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8012a4a:	e7a7      	b.n	801299c <_printf_i+0x118>
 8012a4c:	6923      	ldr	r3, [r4, #16]
 8012a4e:	462a      	mov	r2, r5
 8012a50:	4639      	mov	r1, r7
 8012a52:	4630      	mov	r0, r6
 8012a54:	47c0      	blx	r8
 8012a56:	3001      	adds	r0, #1
 8012a58:	d0aa      	beq.n	80129b0 <_printf_i+0x12c>
 8012a5a:	6823      	ldr	r3, [r4, #0]
 8012a5c:	079b      	lsls	r3, r3, #30
 8012a5e:	d413      	bmi.n	8012a88 <_printf_i+0x204>
 8012a60:	68e0      	ldr	r0, [r4, #12]
 8012a62:	9b03      	ldr	r3, [sp, #12]
 8012a64:	4298      	cmp	r0, r3
 8012a66:	bfb8      	it	lt
 8012a68:	4618      	movlt	r0, r3
 8012a6a:	e7a3      	b.n	80129b4 <_printf_i+0x130>
 8012a6c:	2301      	movs	r3, #1
 8012a6e:	464a      	mov	r2, r9
 8012a70:	4639      	mov	r1, r7
 8012a72:	4630      	mov	r0, r6
 8012a74:	47c0      	blx	r8
 8012a76:	3001      	adds	r0, #1
 8012a78:	d09a      	beq.n	80129b0 <_printf_i+0x12c>
 8012a7a:	3501      	adds	r5, #1
 8012a7c:	68e3      	ldr	r3, [r4, #12]
 8012a7e:	9a03      	ldr	r2, [sp, #12]
 8012a80:	1a9b      	subs	r3, r3, r2
 8012a82:	42ab      	cmp	r3, r5
 8012a84:	dcf2      	bgt.n	8012a6c <_printf_i+0x1e8>
 8012a86:	e7eb      	b.n	8012a60 <_printf_i+0x1dc>
 8012a88:	2500      	movs	r5, #0
 8012a8a:	f104 0919 	add.w	r9, r4, #25
 8012a8e:	e7f5      	b.n	8012a7c <_printf_i+0x1f8>
 8012a90:	2b00      	cmp	r3, #0
 8012a92:	d1ac      	bne.n	80129ee <_printf_i+0x16a>
 8012a94:	7803      	ldrb	r3, [r0, #0]
 8012a96:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8012a9a:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8012a9e:	e76c      	b.n	801297a <_printf_i+0xf6>
 8012aa0:	08013759 	.word	0x08013759
 8012aa4:	0801376a 	.word	0x0801376a

08012aa8 <_sbrk_r>:
 8012aa8:	b538      	push	{r3, r4, r5, lr}
 8012aaa:	4c06      	ldr	r4, [pc, #24]	; (8012ac4 <_sbrk_r+0x1c>)
 8012aac:	2300      	movs	r3, #0
 8012aae:	4605      	mov	r5, r0
 8012ab0:	4608      	mov	r0, r1
 8012ab2:	6023      	str	r3, [r4, #0]
 8012ab4:	f7f1 ff0c 	bl	80048d0 <_sbrk>
 8012ab8:	1c43      	adds	r3, r0, #1
 8012aba:	d102      	bne.n	8012ac2 <_sbrk_r+0x1a>
 8012abc:	6823      	ldr	r3, [r4, #0]
 8012abe:	b103      	cbz	r3, 8012ac2 <_sbrk_r+0x1a>
 8012ac0:	602b      	str	r3, [r5, #0]
 8012ac2:	bd38      	pop	{r3, r4, r5, pc}
 8012ac4:	20000edc 	.word	0x20000edc

08012ac8 <memmove>:
 8012ac8:	4288      	cmp	r0, r1
 8012aca:	b510      	push	{r4, lr}
 8012acc:	eb01 0302 	add.w	r3, r1, r2
 8012ad0:	d807      	bhi.n	8012ae2 <memmove+0x1a>
 8012ad2:	1e42      	subs	r2, r0, #1
 8012ad4:	4299      	cmp	r1, r3
 8012ad6:	d00a      	beq.n	8012aee <memmove+0x26>
 8012ad8:	f811 4b01 	ldrb.w	r4, [r1], #1
 8012adc:	f802 4f01 	strb.w	r4, [r2, #1]!
 8012ae0:	e7f8      	b.n	8012ad4 <memmove+0xc>
 8012ae2:	4283      	cmp	r3, r0
 8012ae4:	d9f5      	bls.n	8012ad2 <memmove+0xa>
 8012ae6:	1881      	adds	r1, r0, r2
 8012ae8:	1ad2      	subs	r2, r2, r3
 8012aea:	42d3      	cmn	r3, r2
 8012aec:	d100      	bne.n	8012af0 <memmove+0x28>
 8012aee:	bd10      	pop	{r4, pc}
 8012af0:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8012af4:	f801 4d01 	strb.w	r4, [r1, #-1]!
 8012af8:	e7f7      	b.n	8012aea <memmove+0x22>

08012afa <__malloc_lock>:
 8012afa:	4770      	bx	lr

08012afc <__malloc_unlock>:
 8012afc:	4770      	bx	lr

08012afe <_realloc_r>:
 8012afe:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8012b00:	4607      	mov	r7, r0
 8012b02:	4614      	mov	r4, r2
 8012b04:	460e      	mov	r6, r1
 8012b06:	b921      	cbnz	r1, 8012b12 <_realloc_r+0x14>
 8012b08:	4611      	mov	r1, r2
 8012b0a:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8012b0e:	f7ff bc97 	b.w	8012440 <_malloc_r>
 8012b12:	b922      	cbnz	r2, 8012b1e <_realloc_r+0x20>
 8012b14:	f7ff fc46 	bl	80123a4 <_free_r>
 8012b18:	4625      	mov	r5, r4
 8012b1a:	4628      	mov	r0, r5
 8012b1c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8012b1e:	f000 f814 	bl	8012b4a <_malloc_usable_size_r>
 8012b22:	42a0      	cmp	r0, r4
 8012b24:	d20f      	bcs.n	8012b46 <_realloc_r+0x48>
 8012b26:	4621      	mov	r1, r4
 8012b28:	4638      	mov	r0, r7
 8012b2a:	f7ff fc89 	bl	8012440 <_malloc_r>
 8012b2e:	4605      	mov	r5, r0
 8012b30:	2800      	cmp	r0, #0
 8012b32:	d0f2      	beq.n	8012b1a <_realloc_r+0x1c>
 8012b34:	4631      	mov	r1, r6
 8012b36:	4622      	mov	r2, r4
 8012b38:	f7ff fbc4 	bl	80122c4 <memcpy>
 8012b3c:	4631      	mov	r1, r6
 8012b3e:	4638      	mov	r0, r7
 8012b40:	f7ff fc30 	bl	80123a4 <_free_r>
 8012b44:	e7e9      	b.n	8012b1a <_realloc_r+0x1c>
 8012b46:	4635      	mov	r5, r6
 8012b48:	e7e7      	b.n	8012b1a <_realloc_r+0x1c>

08012b4a <_malloc_usable_size_r>:
 8012b4a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8012b4e:	1f18      	subs	r0, r3, #4
 8012b50:	2b00      	cmp	r3, #0
 8012b52:	bfbc      	itt	lt
 8012b54:	580b      	ldrlt	r3, [r1, r0]
 8012b56:	18c0      	addlt	r0, r0, r3
 8012b58:	4770      	bx	lr
	...

08012b5c <_init>:
 8012b5c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8012b5e:	bf00      	nop
 8012b60:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8012b62:	bc08      	pop	{r3}
 8012b64:	469e      	mov	lr, r3
 8012b66:	4770      	bx	lr

08012b68 <_fini>:
 8012b68:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8012b6a:	bf00      	nop
 8012b6c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8012b6e:	bc08      	pop	{r3}
 8012b70:	469e      	mov	lr, r3
 8012b72:	4770      	bx	lr
 8012b74:	0000      	movs	r0, r0
	...
