#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Tue Mar 22 23:09:21 2022
# Process ID: 55012
# Current directory: D:/desktop/COD_Labs/Lab1/Lab1_FLS
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent12372 D:\desktop\COD_Labs\Lab1\Lab1_FLS\Lab1_FLS.xpr
# Log file: D:/desktop/COD_Labs/Lab1/Lab1_FLS/vivado.log
# Journal file: D:/desktop/COD_Labs/Lab1/Lab1_FLS\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/desktop/COD_Labs/Lab1/Lab1_FLS/Lab1_FLS.xpr
WARNING: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'D:/desktop/COD_Labs/Lab1/Lab1_FLS/Lab1_FLS.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Vivado/Vivado/2020.2/data/ip'.
update_compile_order -fileset sources_1
file mkdir D:/desktop/COD_Labs/Lab1/Lab1_FLS/Lab1_FLS.srcs/sim_1/new
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open D:/desktop/COD_Labs/Lab1/Lab1_FLS/Lab1_FLS.srcs/sim_1/new/flsm.v w ]
add_files -fileset sim_1 D:/desktop/COD_Labs/Lab1/Lab1_FLS/Lab1_FLS.srcs/sim_1/new/flsm.v
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/desktop/COD_Labs/Lab1/Lab1_FLS/Lab1_FLS.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'flsm' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/desktop/COD_Labs/Lab1/Lab1_FLS/Lab1_FLS.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj flsm_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/desktop/COD_Labs/Lab1/Lab1_FLS/Lab1_FLS.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/desktop/COD_Labs/Lab1/Lab1_FLS/Lab1_FLS.srcs/sources_1/new/button_edge.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signal_edge
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/desktop/COD_Labs/Lab1/Lab1_FLS/Lab1_FLS.srcs/sources_1/new/jitter_clr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jitter_clr
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/desktop/COD_Labs/Lab1/Lab1_FLS/Lab1_FLS.srcs/sources_1/new/topv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module topv
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/desktop/COD_Labs/Lab1/Lab1_FLS/Lab1_FLS.srcs/sim_1/new/flsm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flsm
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/desktop/COD_Labs/Lab1/Lab1_FLS/Lab1_FLS.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/desktop/COD_Labs/Lab1/Lab1_FLS/Lab1_FLS.sim/sim_1/behav/xsim'
"xelab -wto d7521f093d514735826a7bd49d2e0c6a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot flsm_behav xil_defaultlib.flsm xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto d7521f093d514735826a7bd49d2e0c6a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot flsm_behav xil_defaultlib.flsm xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.jitter_clr
Compiling module xil_defaultlib.signal_edge
Compiling module xil_defaultlib.ALU(WIDTH=16)
Compiling module xil_defaultlib.topv
Compiling module xil_defaultlib.flsm
Compiling module xil_defaultlib.glbl
Built simulation snapshot flsm_behav

****** Webtalk v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source D:/desktop/COD_Labs/Lab1/Lab1_FLS/Lab1_FLS.sim/sim_1/behav/xsim/xsim.dir/flsm_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'D:/desktop/COD_Labs/Lab1/Lab1_FLS/Lab1_FLS.sim/sim_1/behav/xsim/xsim.dir/flsm_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Tue Mar 22 23:21:17 2022. For additional details about this file, please refer to the WebTalk help file at D:/Vivado/Vivado/2020.2/doc/webtalk_introduction.html.
webtalk_transmit: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 116.535 ; gain = 17.562
INFO: [Common 17-206] Exiting Webtalk at Tue Mar 22 23:21:17 2022...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 1015.762 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '11' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/desktop/COD_Labs/Lab1/Lab1_FLS/Lab1_FLS.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "flsm_behav -key {Behavioral:sim_1:Functional:flsm} -tclbatch {flsm.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source flsm.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 750 ns : File "D:/desktop/COD_Labs/Lab1/Lab1_FLS/Lab1_FLS.srcs/sim_1/new/flsm.v" Line 70
INFO: [USF-XSim-96] XSim completed. Design snapshot 'flsm_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:16 . Memory (MB): peak = 1015.762 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 1015.762 ; gain = 0.000
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/desktop/COD_Labs/Lab1/Lab1_FLS/Lab1_FLS.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'flsm' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/desktop/COD_Labs/Lab1/Lab1_FLS/Lab1_FLS.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj flsm_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/desktop/COD_Labs/Lab1/Lab1_FLS/Lab1_FLS.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/desktop/COD_Labs/Lab1/Lab1_FLS/Lab1_FLS.srcs/sources_1/new/button_edge.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signal_edge
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/desktop/COD_Labs/Lab1/Lab1_FLS/Lab1_FLS.srcs/sources_1/new/jitter_clr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jitter_clr
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/desktop/COD_Labs/Lab1/Lab1_FLS/Lab1_FLS.srcs/sources_1/new/topv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module topv
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/desktop/COD_Labs/Lab1/Lab1_FLS/Lab1_FLS.srcs/sim_1/new/flsm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flsm
ERROR: [VRFC 10-1280] procedural assignment to a non-register f is not permitted, left-hand side should be reg/integer/time/genvar [D:/desktop/COD_Labs/Lab1/Lab1_FLS/Lab1_FLS.srcs/sim_1/new/flsm.v:36]
ERROR: [VRFC 10-2865] module 'flsm' ignored due to previous errors [D:/desktop/COD_Labs/Lab1/Lab1_FLS/Lab1_FLS.srcs/sim_1/new/flsm.v:23]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'D:/desktop/COD_Labs/Lab1/Lab1_FLS/Lab1_FLS.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'D:/desktop/COD_Labs/Lab1/Lab1_FLS/Lab1_FLS.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/desktop/COD_Labs/Lab1/Lab1_FLS/Lab1_FLS.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'flsm' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/desktop/COD_Labs/Lab1/Lab1_FLS/Lab1_FLS.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj flsm_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/desktop/COD_Labs/Lab1/Lab1_FLS/Lab1_FLS.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/desktop/COD_Labs/Lab1/Lab1_FLS/Lab1_FLS.srcs/sources_1/new/button_edge.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signal_edge
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/desktop/COD_Labs/Lab1/Lab1_FLS/Lab1_FLS.srcs/sources_1/new/jitter_clr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jitter_clr
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/desktop/COD_Labs/Lab1/Lab1_FLS/Lab1_FLS.srcs/sources_1/new/topv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module topv
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/desktop/COD_Labs/Lab1/Lab1_FLS/Lab1_FLS.srcs/sim_1/new/flsm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flsm
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/desktop/COD_Labs/Lab1/Lab1_FLS/Lab1_FLS.sim/sim_1/behav/xsim'
"xelab -wto d7521f093d514735826a7bd49d2e0c6a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot flsm_behav xil_defaultlib.flsm xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto d7521f093d514735826a7bd49d2e0c6a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot flsm_behav xil_defaultlib.flsm xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.jitter_clr
Compiling module xil_defaultlib.signal_edge
Compiling module xil_defaultlib.ALU(WIDTH=16)
Compiling module xil_defaultlib.topv
Compiling module xil_defaultlib.flsm
Compiling module xil_defaultlib.glbl
Built simulation snapshot flsm_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/desktop/COD_Labs/Lab1/Lab1_FLS/Lab1_FLS.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "flsm_behav -key {Behavioral:sim_1:Functional:flsm} -tclbatch {flsm.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source flsm.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 760 ns : File "D:/desktop/COD_Labs/Lab1/Lab1_FLS/Lab1_FLS.srcs/sim_1/new/flsm.v" Line 71
INFO: [USF-XSim-96] XSim completed. Design snapshot 'flsm_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/desktop/COD_Labs/Lab1/Lab1_FLS/Lab1_FLS.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'flsm' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/desktop/COD_Labs/Lab1/Lab1_FLS/Lab1_FLS.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj flsm_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/desktop/COD_Labs/Lab1/Lab1_FLS/Lab1_FLS.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/desktop/COD_Labs/Lab1/Lab1_FLS/Lab1_FLS.srcs/sources_1/new/button_edge.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signal_edge
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/desktop/COD_Labs/Lab1/Lab1_FLS/Lab1_FLS.srcs/sources_1/new/jitter_clr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jitter_clr
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/desktop/COD_Labs/Lab1/Lab1_FLS/Lab1_FLS.srcs/sources_1/new/topv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module topv
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/desktop/COD_Labs/Lab1/Lab1_FLS/Lab1_FLS.srcs/sim_1/new/flsm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flsm
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/desktop/COD_Labs/Lab1/Lab1_FLS/Lab1_FLS.sim/sim_1/behav/xsim'
"xelab -wto d7521f093d514735826a7bd49d2e0c6a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot flsm_behav xil_defaultlib.flsm xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto d7521f093d514735826a7bd49d2e0c6a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot flsm_behav xil_defaultlib.flsm xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.jitter_clr
Compiling module xil_defaultlib.signal_edge
Compiling module xil_defaultlib.ALU(WIDTH=16)
Compiling module xil_defaultlib.topv
Compiling module xil_defaultlib.flsm
Compiling module xil_defaultlib.glbl
Built simulation snapshot flsm_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/desktop/COD_Labs/Lab1/Lab1_FLS/Lab1_FLS.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "flsm_behav -key {Behavioral:sim_1:Functional:flsm} -tclbatch {flsm.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source flsm.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 760 ns : File "D:/desktop/COD_Labs/Lab1/Lab1_FLS/Lab1_FLS.srcs/sim_1/new/flsm.v" Line 71
INFO: [USF-XSim-96] XSim completed. Design snapshot 'flsm_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/desktop/COD_Labs/Lab1/Lab1_FLS/Lab1_FLS.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'flsm' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/desktop/COD_Labs/Lab1/Lab1_FLS/Lab1_FLS.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj flsm_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/desktop/COD_Labs/Lab1/Lab1_FLS/Lab1_FLS.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/desktop/COD_Labs/Lab1/Lab1_FLS/Lab1_FLS.srcs/sources_1/new/button_edge.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signal_edge
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/desktop/COD_Labs/Lab1/Lab1_FLS/Lab1_FLS.srcs/sources_1/new/jitter_clr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jitter_clr
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/desktop/COD_Labs/Lab1/Lab1_FLS/Lab1_FLS.srcs/sources_1/new/topv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module topv
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/desktop/COD_Labs/Lab1/Lab1_FLS/Lab1_FLS.srcs/sim_1/new/flsm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flsm
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/desktop/COD_Labs/Lab1/Lab1_FLS/Lab1_FLS.sim/sim_1/behav/xsim'
"xelab -wto d7521f093d514735826a7bd49d2e0c6a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot flsm_behav xil_defaultlib.flsm xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto d7521f093d514735826a7bd49d2e0c6a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot flsm_behav xil_defaultlib.flsm xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.jitter_clr
Compiling module xil_defaultlib.signal_edge
Compiling module xil_defaultlib.ALU(WIDTH=16)
Compiling module xil_defaultlib.topv
Compiling module xil_defaultlib.flsm
Compiling module xil_defaultlib.glbl
Built simulation snapshot flsm_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/desktop/COD_Labs/Lab1/Lab1_FLS/Lab1_FLS.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "flsm_behav -key {Behavioral:sim_1:Functional:flsm} -tclbatch {flsm.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source flsm.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'flsm_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/desktop/COD_Labs/Lab1/Lab1_FLS/Lab1_FLS.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'flsm' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/desktop/COD_Labs/Lab1/Lab1_FLS/Lab1_FLS.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj flsm_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/desktop/COD_Labs/Lab1/Lab1_FLS/Lab1_FLS.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/desktop/COD_Labs/Lab1/Lab1_FLS/Lab1_FLS.srcs/sources_1/new/button_edge.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signal_edge
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/desktop/COD_Labs/Lab1/Lab1_FLS/Lab1_FLS.srcs/sources_1/new/jitter_clr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jitter_clr
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/desktop/COD_Labs/Lab1/Lab1_FLS/Lab1_FLS.srcs/sources_1/new/topv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module topv
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/desktop/COD_Labs/Lab1/Lab1_FLS/Lab1_FLS.srcs/sim_1/new/flsm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flsm
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/desktop/COD_Labs/Lab1/Lab1_FLS/Lab1_FLS.sim/sim_1/behav/xsim'
"xelab -wto d7521f093d514735826a7bd49d2e0c6a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot flsm_behav xil_defaultlib.flsm xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto d7521f093d514735826a7bd49d2e0c6a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot flsm_behav xil_defaultlib.flsm xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.jitter_clr
Compiling module xil_defaultlib.signal_edge
Compiling module xil_defaultlib.ALU(WIDTH=16)
Compiling module xil_defaultlib.topv
Compiling module xil_defaultlib.flsm
Compiling module xil_defaultlib.glbl
Built simulation snapshot flsm_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/desktop/COD_Labs/Lab1/Lab1_FLS/Lab1_FLS.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "flsm_behav -key {Behavioral:sim_1:Functional:flsm} -tclbatch {flsm.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source flsm.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'flsm_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/desktop/COD_Labs/Lab1/Lab1_FLS/Lab1_FLS.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'flsm' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/desktop/COD_Labs/Lab1/Lab1_FLS/Lab1_FLS.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj flsm_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/desktop/COD_Labs/Lab1/Lab1_FLS/Lab1_FLS.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/desktop/COD_Labs/Lab1/Lab1_FLS/Lab1_FLS.srcs/sources_1/new/button_edge.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signal_edge
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/desktop/COD_Labs/Lab1/Lab1_FLS/Lab1_FLS.srcs/sources_1/new/topv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module topv
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/desktop/COD_Labs/Lab1/Lab1_FLS/Lab1_FLS.srcs/sim_1/new/flsm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flsm
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/desktop/COD_Labs/Lab1/Lab1_FLS/Lab1_FLS.sim/sim_1/behav/xsim'
"xelab -wto d7521f093d514735826a7bd49d2e0c6a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot flsm_behav xil_defaultlib.flsm xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto d7521f093d514735826a7bd49d2e0c6a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot flsm_behav xil_defaultlib.flsm xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.signal_edge
Compiling module xil_defaultlib.ALU(WIDTH=16)
Compiling module xil_defaultlib.topv
Compiling module xil_defaultlib.flsm
Compiling module xil_defaultlib.glbl
Built simulation snapshot flsm_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/desktop/COD_Labs/Lab1/Lab1_FLS/Lab1_FLS.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "flsm_behav -key {Behavioral:sim_1:Functional:flsm} -tclbatch {flsm.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source flsm.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'flsm_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1015.762 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/desktop/COD_Labs/Lab1/Lab1_FLS/Lab1_FLS.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'flsm' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/desktop/COD_Labs/Lab1/Lab1_FLS/Lab1_FLS.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj flsm_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/desktop/COD_Labs/Lab1/Lab1_FLS/Lab1_FLS.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/desktop/COD_Labs/Lab1/Lab1_FLS/Lab1_FLS.srcs/sources_1/new/button_edge.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signal_edge
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/desktop/COD_Labs/Lab1/Lab1_FLS/Lab1_FLS.srcs/sources_1/new/jitter_clr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jitter_clr
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/desktop/COD_Labs/Lab1/Lab1_FLS/Lab1_FLS.srcs/sources_1/new/topv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module topv
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/desktop/COD_Labs/Lab1/Lab1_FLS/Lab1_FLS.srcs/sim_1/new/flsm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flsm
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/desktop/COD_Labs/Lab1/Lab1_FLS/Lab1_FLS.sim/sim_1/behav/xsim'
"xelab -wto d7521f093d514735826a7bd49d2e0c6a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot flsm_behav xil_defaultlib.flsm xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto d7521f093d514735826a7bd49d2e0c6a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot flsm_behav xil_defaultlib.flsm xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.jitter_clr
Compiling module xil_defaultlib.signal_edge
Compiling module xil_defaultlib.ALU(WIDTH=16)
Compiling module xil_defaultlib.topv
Compiling module xil_defaultlib.flsm
Compiling module xil_defaultlib.glbl
Built simulation snapshot flsm_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/desktop/COD_Labs/Lab1/Lab1_FLS/Lab1_FLS.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "flsm_behav -key {Behavioral:sim_1:Functional:flsm} -tclbatch {flsm.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source flsm.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'flsm_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1015.762 ; gain = 0.000
update_compile_order -fileset sources_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Tue Mar 22 23:39:41 2022...
