
****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/matmul_16x16_systolic/run_tcl.tcl
# set outputDir /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/matmul_16x16_systolic
# file mkdir $outputDir
# read_verilog -quiet /misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/matmul_16x16_systolic.v
# synth_design -part xc7z020clg484-3 -top matmul_16x16_systolic -mode out_of_context
Command: synth_design -part xc7z020clg484-3 -top matmul_16x16_systolic -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 173418 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1502.000 ; gain = 69.895 ; free physical = 239103 ; free virtual = 307868
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'matmul_16x16_systolic' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/matmul_16x16_systolic.v:49]
INFO: [Synth 8-6157] synthesizing module 'systolic_data_setup' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/matmul_16x16_systolic.v:3171]
INFO: [Synth 8-6155] done synthesizing module 'systolic_data_setup' (1#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/matmul_16x16_systolic.v:3171]
INFO: [Synth 8-6157] synthesizing module 'output_logic' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/matmul_16x16_systolic.v:2476]
INFO: [Synth 8-6155] done synthesizing module 'output_logic' (2#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/matmul_16x16_systolic.v:2476]
INFO: [Synth 8-6157] synthesizing module 'systolic_pe_matrix' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/matmul_16x16_systolic.v:1471]
INFO: [Synth 8-6157] synthesizing module 'processing_element' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/matmul_16x16_systolic.v:2366]
INFO: [Synth 8-6157] synthesizing module 'seq_mac' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/matmul_16x16_systolic.v:2406]
INFO: [Synth 8-6157] synthesizing module 'qmult' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/matmul_16x16_systolic.v:2467]
INFO: [Synth 8-6155] done synthesizing module 'qmult' (3#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/matmul_16x16_systolic.v:2467]
INFO: [Synth 8-6157] synthesizing module 'qadd' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/matmul_16x16_systolic.v:2459]
INFO: [Synth 8-6155] done synthesizing module 'qadd' (4#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/matmul_16x16_systolic.v:2459]
INFO: [Synth 8-6155] done synthesizing module 'seq_mac' (5#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/matmul_16x16_systolic.v:2406]
INFO: [Synth 8-6155] done synthesizing module 'processing_element' (6#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/matmul_16x16_systolic.v:2366]
INFO: [Synth 8-6155] done synthesizing module 'systolic_pe_matrix' (7#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/matmul_16x16_systolic.v:1471]
INFO: [Synth 8-6155] done synthesizing module 'matmul_16x16_systolic' (8#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/matmul_16x16_systolic.v:49]
WARNING: [Synth 8-3331] design seq_mac has unconnected port reset
WARNING: [Synth 8-3331] design output_logic has unconnected port address_stride_c[15]
WARNING: [Synth 8-3331] design output_logic has unconnected port address_stride_c[14]
WARNING: [Synth 8-3331] design output_logic has unconnected port address_stride_c[13]
WARNING: [Synth 8-3331] design output_logic has unconnected port address_stride_c[12]
WARNING: [Synth 8-3331] design output_logic has unconnected port address_stride_c[11]
WARNING: [Synth 8-3331] design output_logic has unconnected port address_stride_c[10]
WARNING: [Synth 8-3331] design systolic_data_setup has unconnected port address_stride_a[15]
WARNING: [Synth 8-3331] design systolic_data_setup has unconnected port address_stride_a[14]
WARNING: [Synth 8-3331] design systolic_data_setup has unconnected port address_stride_a[13]
WARNING: [Synth 8-3331] design systolic_data_setup has unconnected port address_stride_a[12]
WARNING: [Synth 8-3331] design systolic_data_setup has unconnected port address_stride_a[11]
WARNING: [Synth 8-3331] design systolic_data_setup has unconnected port address_stride_a[10]
WARNING: [Synth 8-3331] design systolic_data_setup has unconnected port address_stride_b[15]
WARNING: [Synth 8-3331] design systolic_data_setup has unconnected port address_stride_b[14]
WARNING: [Synth 8-3331] design systolic_data_setup has unconnected port address_stride_b[13]
WARNING: [Synth 8-3331] design systolic_data_setup has unconnected port address_stride_b[12]
WARNING: [Synth 8-3331] design systolic_data_setup has unconnected port address_stride_b[11]
WARNING: [Synth 8-3331] design systolic_data_setup has unconnected port address_stride_b[10]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1558.766 ; gain = 126.660 ; free physical = 239105 ; free virtual = 307871
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1558.766 ; gain = 126.660 ; free physical = 239109 ; free virtual = 307875
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-3
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1566.762 ; gain = 134.656 ; free physical = 239109 ; free virtual = 307875
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-3
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/matmul_16x16_systolic.v:3325]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/matmul_16x16_systolic.v:3779]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1621.824 ; gain = 189.719 ; free physical = 238996 ; free virtual = 307762
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 256   
	   3 Input     10 Bit       Adders := 3     
	   2 Input     10 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 5     
+---Registers : 
	              128 Bit    Registers := 16    
	               16 Bit    Registers := 512   
	               10 Bit    Registers := 3     
	                8 Bit    Registers := 1267  
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input    128 Bit        Muxes := 32    
	   2 Input     10 Bit        Muxes := 6     
	   2 Input      8 Bit        Muxes := 768   
	   2 Input      1 Bit        Muxes := 13    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module matmul_16x16_systolic 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module systolic_data_setup 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     10 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 4     
+---Registers : 
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 242   
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 4     
Module output_logic 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 1     
	   3 Input     10 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	              128 Bit    Registers := 16    
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input    128 Bit        Muxes := 32    
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 9     
Module qadd 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3331] design output_logic has unconnected port address_stride_c[15]
WARNING: [Synth 8-3331] design output_logic has unconnected port address_stride_c[14]
WARNING: [Synth 8-3331] design output_logic has unconnected port address_stride_c[13]
WARNING: [Synth 8-3331] design output_logic has unconnected port address_stride_c[12]
WARNING: [Synth 8-3331] design output_logic has unconnected port address_stride_c[11]
WARNING: [Synth 8-3331] design output_logic has unconnected port address_stride_c[10]
WARNING: [Synth 8-3331] design systolic_data_setup has unconnected port address_stride_a[15]
WARNING: [Synth 8-3331] design systolic_data_setup has unconnected port address_stride_a[14]
WARNING: [Synth 8-3331] design systolic_data_setup has unconnected port address_stride_a[13]
WARNING: [Synth 8-3331] design systolic_data_setup has unconnected port address_stride_a[12]
WARNING: [Synth 8-3331] design systolic_data_setup has unconnected port address_stride_a[11]
WARNING: [Synth 8-3331] design systolic_data_setup has unconnected port address_stride_a[10]
WARNING: [Synth 8-3331] design systolic_data_setup has unconnected port address_stride_b[15]
WARNING: [Synth 8-3331] design systolic_data_setup has unconnected port address_stride_b[14]
WARNING: [Synth 8-3331] design systolic_data_setup has unconnected port address_stride_b[13]
WARNING: [Synth 8-3331] design systolic_data_setup has unconnected port address_stride_b[12]
WARNING: [Synth 8-3331] design systolic_data_setup has unconnected port address_stride_b[11]
WARNING: [Synth 8-3331] design systolic_data_setup has unconnected port address_stride_b[10]
WARNING: [Synth 8-3331] design systolic_data_setup has unconnected port a_loc[7]
WARNING: [Synth 8-3331] design systolic_data_setup has unconnected port a_loc[6]
WARNING: [Synth 8-3331] design systolic_data_setup has unconnected port a_loc[5]
WARNING: [Synth 8-3331] design systolic_data_setup has unconnected port a_loc[4]
WARNING: [Synth 8-3331] design systolic_data_setup has unconnected port a_loc[3]
WARNING: [Synth 8-3331] design systolic_data_setup has unconnected port b_loc[7]
WARNING: [Synth 8-3331] design systolic_data_setup has unconnected port b_loc[6]
WARNING: [Synth 8-3331] design systolic_data_setup has unconnected port b_loc[5]
WARNING: [Synth 8-3331] design systolic_data_setup has unconnected port b_loc[4]
WARNING: [Synth 8-3331] design systolic_data_setup has unconnected port b_loc[3]
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:45 ; elapsed = 00:00:52 . Memory (MB): peak = 1836.230 ; gain = 404.125 ; free physical = 238799 ; free virtual = 307571
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:49 ; elapsed = 00:00:56 . Memory (MB): peak = 1836.234 ; gain = 404.129 ; free physical = 238789 ; free virtual = 307561
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:02 ; elapsed = 00:01:11 . Memory (MB): peak = 1877.441 ; gain = 445.336 ; free physical = 238801 ; free virtual = 307573
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:04 ; elapsed = 00:01:13 . Memory (MB): peak = 1877.445 ; gain = 445.340 ; free physical = 238792 ; free virtual = 307564
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:04 ; elapsed = 00:01:14 . Memory (MB): peak = 1877.445 ; gain = 445.340 ; free physical = 238801 ; free virtual = 307573
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:07 ; elapsed = 00:01:17 . Memory (MB): peak = 1877.445 ; gain = 445.340 ; free physical = 238800 ; free virtual = 307572
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:07 ; elapsed = 00:01:17 . Memory (MB): peak = 1877.445 ; gain = 445.340 ; free physical = 238796 ; free virtual = 307568
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:08 ; elapsed = 00:01:17 . Memory (MB): peak = 1877.445 ; gain = 445.340 ; free physical = 238791 ; free virtual = 307562
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:08 ; elapsed = 00:01:18 . Memory (MB): peak = 1877.445 ; gain = 445.340 ; free physical = 238791 ; free virtual = 307563
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+----------------------+--------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name           | RTL Name                                         | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+----------------------+--------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|matmul_16x16_systolic | u_systolic_data_setup/a4_data_delayed_4_reg[7]   | 4      | 8     | YES          | NO                 | YES               | 8      | 0       | 
|matmul_16x16_systolic | u_systolic_data_setup/b4_data_delayed_4_reg[7]   | 4      | 8     | YES          | NO                 | YES               | 8      | 0       | 
|matmul_16x16_systolic | u_systolic_data_setup/a5_data_delayed_5_reg[7]   | 5      | 8     | YES          | NO                 | YES               | 8      | 0       | 
|matmul_16x16_systolic | u_systolic_data_setup/b5_data_delayed_5_reg[7]   | 5      | 8     | YES          | NO                 | YES               | 8      | 0       | 
|matmul_16x16_systolic | u_systolic_data_setup/a6_data_delayed_6_reg[7]   | 6      | 8     | YES          | NO                 | YES               | 8      | 0       | 
|matmul_16x16_systolic | u_systolic_data_setup/b6_data_delayed_6_reg[7]   | 6      | 8     | YES          | NO                 | YES               | 8      | 0       | 
|matmul_16x16_systolic | u_systolic_data_setup/a7_data_delayed_7_reg[7]   | 7      | 8     | YES          | NO                 | YES               | 8      | 0       | 
|matmul_16x16_systolic | u_systolic_data_setup/b7_data_delayed_7_reg[7]   | 7      | 8     | YES          | NO                 | YES               | 8      | 0       | 
|matmul_16x16_systolic | u_systolic_data_setup/a8_data_delayed_8_reg[7]   | 8      | 8     | YES          | NO                 | YES               | 8      | 0       | 
|matmul_16x16_systolic | u_systolic_data_setup/b8_data_delayed_8_reg[7]   | 8      | 8     | YES          | NO                 | YES               | 8      | 0       | 
|matmul_16x16_systolic | u_systolic_data_setup/a9_data_delayed_9_reg[7]   | 9      | 8     | YES          | NO                 | YES               | 8      | 0       | 
|matmul_16x16_systolic | u_systolic_data_setup/b9_data_delayed_9_reg[7]   | 9      | 8     | YES          | NO                 | YES               | 8      | 0       | 
|matmul_16x16_systolic | u_systolic_data_setup/a10_data_delayed_10_reg[7] | 10     | 8     | YES          | NO                 | YES               | 8      | 0       | 
|matmul_16x16_systolic | u_systolic_data_setup/b10_data_delayed_10_reg[7] | 10     | 8     | YES          | NO                 | YES               | 8      | 0       | 
|matmul_16x16_systolic | u_systolic_data_setup/a11_data_delayed_11_reg[7] | 11     | 8     | YES          | NO                 | YES               | 8      | 0       | 
|matmul_16x16_systolic | u_systolic_data_setup/b11_data_delayed_11_reg[7] | 11     | 8     | YES          | NO                 | YES               | 8      | 0       | 
|matmul_16x16_systolic | u_systolic_data_setup/a12_data_delayed_12_reg[7] | 12     | 8     | YES          | NO                 | YES               | 8      | 0       | 
|matmul_16x16_systolic | u_systolic_data_setup/b12_data_delayed_12_reg[7] | 12     | 8     | YES          | NO                 | YES               | 8      | 0       | 
|matmul_16x16_systolic | u_systolic_data_setup/a13_data_delayed_13_reg[7] | 13     | 8     | YES          | NO                 | YES               | 8      | 0       | 
|matmul_16x16_systolic | u_systolic_data_setup/b13_data_delayed_13_reg[7] | 13     | 8     | YES          | NO                 | YES               | 8      | 0       | 
|matmul_16x16_systolic | u_systolic_data_setup/a14_data_delayed_14_reg[7] | 14     | 8     | YES          | NO                 | YES               | 8      | 0       | 
|matmul_16x16_systolic | u_systolic_data_setup/b14_data_delayed_14_reg[7] | 14     | 8     | YES          | NO                 | YES               | 8      | 0       | 
|matmul_16x16_systolic | u_systolic_data_setup/a15_data_delayed_15_reg[7] | 15     | 8     | YES          | NO                 | YES               | 8      | 0       | 
|matmul_16x16_systolic | u_systolic_data_setup/b15_data_delayed_15_reg[7] | 15     | 8     | YES          | NO                 | YES               | 8      | 0       | 
+----------------------+--------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |  3620|
|2     |LUT1   |    10|
|3     |LUT2   | 11028|
|4     |LUT3   |  1298|
|5     |LUT4   |  5905|
|6     |LUT5   |   804|
|7     |LUT6   | 11595|
|8     |SRL16E |   192|
|9     |FDRE   | 19033|
+------+-------+------+

Report Instance Areas: 
+------+------------------------+-----------------------+------+
|      |Instance                |Module                 |Cells |
+------+------------------------+-----------------------+------+
|1     |top                     |                       | 53485|
|2     |  u_output_logic        |output_logic           |  2207|
|3     |  u_systolic_data_setup |systolic_data_setup    |  1543|
|4     |  u_systolic_pe_matrix  |systolic_pe_matrix     | 49669|
|5     |    pe0_0               |processing_element     |   194|
|6     |      u_mac             |seq_mac_763            |   178|
|7     |        mult_u1         |qmult_764              |    70|
|8     |    pe0_1               |processing_element_0   |   196|
|9     |      u_mac             |seq_mac_761            |   180|
|10    |        mult_u1         |qmult_762              |    70|
|11    |    pe0_10              |processing_element_1   |   194|
|12    |      u_mac             |seq_mac_759            |   178|
|13    |        mult_u1         |qmult_760              |    70|
|14    |    pe0_11              |processing_element_2   |   194|
|15    |      u_mac             |seq_mac_757            |   178|
|16    |        mult_u1         |qmult_758              |    70|
|17    |    pe0_12              |processing_element_3   |   194|
|18    |      u_mac             |seq_mac_755            |   178|
|19    |        mult_u1         |qmult_756              |    70|
|20    |    pe0_13              |processing_element_4   |   194|
|21    |      u_mac             |seq_mac_753            |   178|
|22    |        mult_u1         |qmult_754              |    70|
|23    |    pe0_14              |processing_element_5   |   194|
|24    |      u_mac             |seq_mac_751            |   178|
|25    |        mult_u1         |qmult_752              |    70|
|26    |    pe0_15              |processing_element_6   |   194|
|27    |      u_mac             |seq_mac_749            |   178|
|28    |        mult_u1         |qmult_750              |    70|
|29    |    pe0_2               |processing_element_7   |   194|
|30    |      u_mac             |seq_mac_747            |   178|
|31    |        mult_u1         |qmult_748              |    70|
|32    |    pe0_3               |processing_element_8   |   194|
|33    |      u_mac             |seq_mac_745            |   178|
|34    |        mult_u1         |qmult_746              |    70|
|35    |    pe0_4               |processing_element_9   |   194|
|36    |      u_mac             |seq_mac_743            |   178|
|37    |        mult_u1         |qmult_744              |    70|
|38    |    pe0_5               |processing_element_10  |   194|
|39    |      u_mac             |seq_mac_741            |   178|
|40    |        mult_u1         |qmult_742              |    70|
|41    |    pe0_6               |processing_element_11  |   194|
|42    |      u_mac             |seq_mac_739            |   178|
|43    |        mult_u1         |qmult_740              |    70|
|44    |    pe0_7               |processing_element_12  |   194|
|45    |      u_mac             |seq_mac_737            |   178|
|46    |        mult_u1         |qmult_738              |    70|
|47    |    pe0_8               |processing_element_13  |   194|
|48    |      u_mac             |seq_mac_735            |   178|
|49    |        mult_u1         |qmult_736              |    70|
|50    |    pe0_9               |processing_element_14  |   194|
|51    |      u_mac             |seq_mac_733            |   178|
|52    |        mult_u1         |qmult_734              |    70|
|53    |    pe10_0              |processing_element_15  |   194|
|54    |      u_mac             |seq_mac_731            |   178|
|55    |        mult_u1         |qmult_732              |    70|
|56    |    pe10_1              |processing_element_16  |   194|
|57    |      u_mac             |seq_mac_729            |   178|
|58    |        mult_u1         |qmult_730              |    70|
|59    |    pe10_10             |processing_element_17  |   194|
|60    |      u_mac             |seq_mac_727            |   178|
|61    |        mult_u1         |qmult_728              |    70|
|62    |    pe10_11             |processing_element_18  |   194|
|63    |      u_mac             |seq_mac_725            |   178|
|64    |        mult_u1         |qmult_726              |    70|
|65    |    pe10_12             |processing_element_19  |   194|
|66    |      u_mac             |seq_mac_723            |   178|
|67    |        mult_u1         |qmult_724              |    70|
|68    |    pe10_13             |processing_element_20  |   194|
|69    |      u_mac             |seq_mac_721            |   178|
|70    |        mult_u1         |qmult_722              |    70|
|71    |    pe10_14             |processing_element_21  |   194|
|72    |      u_mac             |seq_mac_719            |   178|
|73    |        mult_u1         |qmult_720              |    70|
|74    |    pe10_15             |processing_element_22  |   194|
|75    |      u_mac             |seq_mac_717            |   178|
|76    |        mult_u1         |qmult_718              |    70|
|77    |    pe10_2              |processing_element_23  |   194|
|78    |      u_mac             |seq_mac_715            |   178|
|79    |        mult_u1         |qmult_716              |    70|
|80    |    pe10_3              |processing_element_24  |   194|
|81    |      u_mac             |seq_mac_713            |   178|
|82    |        mult_u1         |qmult_714              |    70|
|83    |    pe10_4              |processing_element_25  |   194|
|84    |      u_mac             |seq_mac_711            |   178|
|85    |        mult_u1         |qmult_712              |    70|
|86    |    pe10_5              |processing_element_26  |   194|
|87    |      u_mac             |seq_mac_709            |   178|
|88    |        mult_u1         |qmult_710              |    70|
|89    |    pe10_6              |processing_element_27  |   194|
|90    |      u_mac             |seq_mac_707            |   178|
|91    |        mult_u1         |qmult_708              |    70|
|92    |    pe10_7              |processing_element_28  |   194|
|93    |      u_mac             |seq_mac_705            |   178|
|94    |        mult_u1         |qmult_706              |    70|
|95    |    pe10_8              |processing_element_29  |   194|
|96    |      u_mac             |seq_mac_703            |   178|
|97    |        mult_u1         |qmult_704              |    70|
|98    |    pe10_9              |processing_element_30  |   194|
|99    |      u_mac             |seq_mac_701            |   178|
|100   |        mult_u1         |qmult_702              |    70|
|101   |    pe11_0              |processing_element_31  |   194|
|102   |      u_mac             |seq_mac_699            |   178|
|103   |        mult_u1         |qmult_700              |    70|
|104   |    pe11_1              |processing_element_32  |   194|
|105   |      u_mac             |seq_mac_697            |   178|
|106   |        mult_u1         |qmult_698              |    70|
|107   |    pe11_10             |processing_element_33  |   194|
|108   |      u_mac             |seq_mac_695            |   178|
|109   |        mult_u1         |qmult_696              |    70|
|110   |    pe11_11             |processing_element_34  |   194|
|111   |      u_mac             |seq_mac_693            |   178|
|112   |        mult_u1         |qmult_694              |    70|
|113   |    pe11_12             |processing_element_35  |   194|
|114   |      u_mac             |seq_mac_691            |   178|
|115   |        mult_u1         |qmult_692              |    70|
|116   |    pe11_13             |processing_element_36  |   194|
|117   |      u_mac             |seq_mac_689            |   178|
|118   |        mult_u1         |qmult_690              |    70|
|119   |    pe11_14             |processing_element_37  |   194|
|120   |      u_mac             |seq_mac_687            |   178|
|121   |        mult_u1         |qmult_688              |    70|
|122   |    pe11_15             |processing_element_38  |   194|
|123   |      u_mac             |seq_mac_685            |   178|
|124   |        mult_u1         |qmult_686              |    70|
|125   |    pe11_2              |processing_element_39  |   194|
|126   |      u_mac             |seq_mac_683            |   178|
|127   |        mult_u1         |qmult_684              |    70|
|128   |    pe11_3              |processing_element_40  |   194|
|129   |      u_mac             |seq_mac_681            |   178|
|130   |        mult_u1         |qmult_682              |    70|
|131   |    pe11_4              |processing_element_41  |   194|
|132   |      u_mac             |seq_mac_679            |   178|
|133   |        mult_u1         |qmult_680              |    70|
|134   |    pe11_5              |processing_element_42  |   194|
|135   |      u_mac             |seq_mac_677            |   178|
|136   |        mult_u1         |qmult_678              |    70|
|137   |    pe11_6              |processing_element_43  |   194|
|138   |      u_mac             |seq_mac_675            |   178|
|139   |        mult_u1         |qmult_676              |    70|
|140   |    pe11_7              |processing_element_44  |   194|
|141   |      u_mac             |seq_mac_673            |   178|
|142   |        mult_u1         |qmult_674              |    70|
|143   |    pe11_8              |processing_element_45  |   194|
|144   |      u_mac             |seq_mac_671            |   178|
|145   |        mult_u1         |qmult_672              |    70|
|146   |    pe11_9              |processing_element_46  |   194|
|147   |      u_mac             |seq_mac_669            |   178|
|148   |        mult_u1         |qmult_670              |    70|
|149   |    pe12_0              |processing_element_47  |   194|
|150   |      u_mac             |seq_mac_667            |   178|
|151   |        mult_u1         |qmult_668              |    70|
|152   |    pe12_1              |processing_element_48  |   194|
|153   |      u_mac             |seq_mac_665            |   178|
|154   |        mult_u1         |qmult_666              |    70|
|155   |    pe12_10             |processing_element_49  |   194|
|156   |      u_mac             |seq_mac_663            |   178|
|157   |        mult_u1         |qmult_664              |    70|
|158   |    pe12_11             |processing_element_50  |   194|
|159   |      u_mac             |seq_mac_661            |   178|
|160   |        mult_u1         |qmult_662              |    70|
|161   |    pe12_12             |processing_element_51  |   194|
|162   |      u_mac             |seq_mac_659            |   178|
|163   |        mult_u1         |qmult_660              |    70|
|164   |    pe12_13             |processing_element_52  |   194|
|165   |      u_mac             |seq_mac_657            |   178|
|166   |        mult_u1         |qmult_658              |    70|
|167   |    pe12_14             |processing_element_53  |   194|
|168   |      u_mac             |seq_mac_655            |   178|
|169   |        mult_u1         |qmult_656              |    70|
|170   |    pe12_15             |processing_element_54  |   194|
|171   |      u_mac             |seq_mac_653            |   178|
|172   |        mult_u1         |qmult_654              |    70|
|173   |    pe12_2              |processing_element_55  |   194|
|174   |      u_mac             |seq_mac_651            |   178|
|175   |        mult_u1         |qmult_652              |    70|
|176   |    pe12_3              |processing_element_56  |   194|
|177   |      u_mac             |seq_mac_649            |   178|
|178   |        mult_u1         |qmult_650              |    70|
|179   |    pe12_4              |processing_element_57  |   194|
|180   |      u_mac             |seq_mac_647            |   178|
|181   |        mult_u1         |qmult_648              |    70|
|182   |    pe12_5              |processing_element_58  |   194|
|183   |      u_mac             |seq_mac_645            |   178|
|184   |        mult_u1         |qmult_646              |    70|
|185   |    pe12_6              |processing_element_59  |   194|
|186   |      u_mac             |seq_mac_643            |   178|
|187   |        mult_u1         |qmult_644              |    70|
|188   |    pe12_7              |processing_element_60  |   194|
|189   |      u_mac             |seq_mac_641            |   178|
|190   |        mult_u1         |qmult_642              |    70|
|191   |    pe12_8              |processing_element_61  |   194|
|192   |      u_mac             |seq_mac_639            |   178|
|193   |        mult_u1         |qmult_640              |    70|
|194   |    pe12_9              |processing_element_62  |   194|
|195   |      u_mac             |seq_mac_637            |   178|
|196   |        mult_u1         |qmult_638              |    70|
|197   |    pe13_0              |processing_element_63  |   194|
|198   |      u_mac             |seq_mac_635            |   178|
|199   |        mult_u1         |qmult_636              |    70|
|200   |    pe13_1              |processing_element_64  |   194|
|201   |      u_mac             |seq_mac_633            |   178|
|202   |        mult_u1         |qmult_634              |    70|
|203   |    pe13_10             |processing_element_65  |   194|
|204   |      u_mac             |seq_mac_631            |   178|
|205   |        mult_u1         |qmult_632              |    70|
|206   |    pe13_11             |processing_element_66  |   194|
|207   |      u_mac             |seq_mac_629            |   178|
|208   |        mult_u1         |qmult_630              |    70|
|209   |    pe13_12             |processing_element_67  |   194|
|210   |      u_mac             |seq_mac_627            |   178|
|211   |        mult_u1         |qmult_628              |    70|
|212   |    pe13_13             |processing_element_68  |   194|
|213   |      u_mac             |seq_mac_625            |   178|
|214   |        mult_u1         |qmult_626              |    70|
|215   |    pe13_14             |processing_element_69  |   194|
|216   |      u_mac             |seq_mac_623            |   178|
|217   |        mult_u1         |qmult_624              |    70|
|218   |    pe13_15             |processing_element_70  |   194|
|219   |      u_mac             |seq_mac_621            |   178|
|220   |        mult_u1         |qmult_622              |    70|
|221   |    pe13_2              |processing_element_71  |   194|
|222   |      u_mac             |seq_mac_619            |   178|
|223   |        mult_u1         |qmult_620              |    70|
|224   |    pe13_3              |processing_element_72  |   194|
|225   |      u_mac             |seq_mac_617            |   178|
|226   |        mult_u1         |qmult_618              |    70|
|227   |    pe13_4              |processing_element_73  |   194|
|228   |      u_mac             |seq_mac_615            |   178|
|229   |        mult_u1         |qmult_616              |    70|
|230   |    pe13_5              |processing_element_74  |   194|
|231   |      u_mac             |seq_mac_613            |   178|
|232   |        mult_u1         |qmult_614              |    70|
|233   |    pe13_6              |processing_element_75  |   194|
|234   |      u_mac             |seq_mac_611            |   178|
|235   |        mult_u1         |qmult_612              |    70|
|236   |    pe13_7              |processing_element_76  |   194|
|237   |      u_mac             |seq_mac_609            |   178|
|238   |        mult_u1         |qmult_610              |    70|
|239   |    pe13_8              |processing_element_77  |   194|
|240   |      u_mac             |seq_mac_607            |   178|
|241   |        mult_u1         |qmult_608              |    70|
|242   |    pe13_9              |processing_element_78  |   194|
|243   |      u_mac             |seq_mac_605            |   178|
|244   |        mult_u1         |qmult_606              |    70|
|245   |    pe14_0              |processing_element_79  |   194|
|246   |      u_mac             |seq_mac_603            |   178|
|247   |        mult_u1         |qmult_604              |    70|
|248   |    pe14_1              |processing_element_80  |   194|
|249   |      u_mac             |seq_mac_601            |   178|
|250   |        mult_u1         |qmult_602              |    70|
|251   |    pe14_10             |processing_element_81  |   194|
|252   |      u_mac             |seq_mac_599            |   178|
|253   |        mult_u1         |qmult_600              |    70|
|254   |    pe14_11             |processing_element_82  |   194|
|255   |      u_mac             |seq_mac_597            |   178|
|256   |        mult_u1         |qmult_598              |    70|
|257   |    pe14_12             |processing_element_83  |   194|
|258   |      u_mac             |seq_mac_595            |   178|
|259   |        mult_u1         |qmult_596              |    70|
|260   |    pe14_13             |processing_element_84  |   194|
|261   |      u_mac             |seq_mac_593            |   178|
|262   |        mult_u1         |qmult_594              |    70|
|263   |    pe14_14             |processing_element_85  |   194|
|264   |      u_mac             |seq_mac_591            |   178|
|265   |        mult_u1         |qmult_592              |    70|
|266   |    pe14_15             |processing_element_86  |   194|
|267   |      u_mac             |seq_mac_589            |   178|
|268   |        mult_u1         |qmult_590              |    70|
|269   |    pe14_2              |processing_element_87  |   194|
|270   |      u_mac             |seq_mac_587            |   178|
|271   |        mult_u1         |qmult_588              |    70|
|272   |    pe14_3              |processing_element_88  |   194|
|273   |      u_mac             |seq_mac_585            |   178|
|274   |        mult_u1         |qmult_586              |    70|
|275   |    pe14_4              |processing_element_89  |   194|
|276   |      u_mac             |seq_mac_583            |   178|
|277   |        mult_u1         |qmult_584              |    70|
|278   |    pe14_5              |processing_element_90  |   194|
|279   |      u_mac             |seq_mac_581            |   178|
|280   |        mult_u1         |qmult_582              |    70|
|281   |    pe14_6              |processing_element_91  |   194|
|282   |      u_mac             |seq_mac_579            |   178|
|283   |        mult_u1         |qmult_580              |    70|
|284   |    pe14_7              |processing_element_92  |   194|
|285   |      u_mac             |seq_mac_577            |   178|
|286   |        mult_u1         |qmult_578              |    70|
|287   |    pe14_8              |processing_element_93  |   194|
|288   |      u_mac             |seq_mac_575            |   178|
|289   |        mult_u1         |qmult_576              |    70|
|290   |    pe14_9              |processing_element_94  |   194|
|291   |      u_mac             |seq_mac_573            |   178|
|292   |        mult_u1         |qmult_574              |    70|
|293   |    pe15_0              |processing_element_95  |   194|
|294   |      u_mac             |seq_mac_571            |   178|
|295   |        mult_u1         |qmult_572              |    70|
|296   |    pe15_1              |processing_element_96  |   194|
|297   |      u_mac             |seq_mac_569            |   178|
|298   |        mult_u1         |qmult_570              |    70|
|299   |    pe15_10             |processing_element_97  |   194|
|300   |      u_mac             |seq_mac_567            |   178|
|301   |        mult_u1         |qmult_568              |    70|
|302   |    pe15_11             |processing_element_98  |   194|
|303   |      u_mac             |seq_mac_565            |   178|
|304   |        mult_u1         |qmult_566              |    70|
|305   |    pe15_12             |processing_element_99  |   194|
|306   |      u_mac             |seq_mac_563            |   178|
|307   |        mult_u1         |qmult_564              |    70|
|308   |    pe15_13             |processing_element_100 |   194|
|309   |      u_mac             |seq_mac_561            |   178|
|310   |        mult_u1         |qmult_562              |    70|
|311   |    pe15_14             |processing_element_101 |   194|
|312   |      u_mac             |seq_mac_559            |   178|
|313   |        mult_u1         |qmult_560              |    70|
|314   |    pe15_15             |processing_element_102 |   195|
|315   |      u_mac             |seq_mac_557            |   178|
|316   |        mult_u1         |qmult_558              |    70|
|317   |    pe15_2              |processing_element_103 |   194|
|318   |      u_mac             |seq_mac_555            |   178|
|319   |        mult_u1         |qmult_556              |    70|
|320   |    pe15_3              |processing_element_104 |   194|
|321   |      u_mac             |seq_mac_553            |   178|
|322   |        mult_u1         |qmult_554              |    70|
|323   |    pe15_4              |processing_element_105 |   194|
|324   |      u_mac             |seq_mac_551            |   178|
|325   |        mult_u1         |qmult_552              |    70|
|326   |    pe15_5              |processing_element_106 |   194|
|327   |      u_mac             |seq_mac_549            |   178|
|328   |        mult_u1         |qmult_550              |    70|
|329   |    pe15_6              |processing_element_107 |   194|
|330   |      u_mac             |seq_mac_547            |   178|
|331   |        mult_u1         |qmult_548              |    70|
|332   |    pe15_7              |processing_element_108 |   194|
|333   |      u_mac             |seq_mac_545            |   178|
|334   |        mult_u1         |qmult_546              |    70|
|335   |    pe15_8              |processing_element_109 |   194|
|336   |      u_mac             |seq_mac_543            |   178|
|337   |        mult_u1         |qmult_544              |    70|
|338   |    pe15_9              |processing_element_110 |   194|
|339   |      u_mac             |seq_mac_541            |   178|
|340   |        mult_u1         |qmult_542              |    70|
|341   |    pe1_0               |processing_element_111 |   196|
|342   |      u_mac             |seq_mac_539            |   180|
|343   |        mult_u1         |qmult_540              |    70|
|344   |    pe1_1               |processing_element_112 |   194|
|345   |      u_mac             |seq_mac_537            |   178|
|346   |        mult_u1         |qmult_538              |    70|
|347   |    pe1_10              |processing_element_113 |   194|
|348   |      u_mac             |seq_mac_535            |   178|
|349   |        mult_u1         |qmult_536              |    70|
|350   |    pe1_11              |processing_element_114 |   194|
|351   |      u_mac             |seq_mac_533            |   178|
|352   |        mult_u1         |qmult_534              |    70|
|353   |    pe1_12              |processing_element_115 |   194|
|354   |      u_mac             |seq_mac_531            |   178|
|355   |        mult_u1         |qmult_532              |    70|
|356   |    pe1_13              |processing_element_116 |   194|
|357   |      u_mac             |seq_mac_529            |   178|
|358   |        mult_u1         |qmult_530              |    70|
|359   |    pe1_14              |processing_element_117 |   194|
|360   |      u_mac             |seq_mac_527            |   178|
|361   |        mult_u1         |qmult_528              |    70|
|362   |    pe1_15              |processing_element_118 |   194|
|363   |      u_mac             |seq_mac_525            |   178|
|364   |        mult_u1         |qmult_526              |    70|
|365   |    pe1_2               |processing_element_119 |   194|
|366   |      u_mac             |seq_mac_523            |   178|
|367   |        mult_u1         |qmult_524              |    70|
|368   |    pe1_3               |processing_element_120 |   194|
|369   |      u_mac             |seq_mac_521            |   178|
|370   |        mult_u1         |qmult_522              |    70|
|371   |    pe1_4               |processing_element_121 |   194|
|372   |      u_mac             |seq_mac_519            |   178|
|373   |        mult_u1         |qmult_520              |    70|
|374   |    pe1_5               |processing_element_122 |   194|
|375   |      u_mac             |seq_mac_517            |   178|
|376   |        mult_u1         |qmult_518              |    70|
|377   |    pe1_6               |processing_element_123 |   194|
|378   |      u_mac             |seq_mac_515            |   178|
|379   |        mult_u1         |qmult_516              |    70|
|380   |    pe1_7               |processing_element_124 |   194|
|381   |      u_mac             |seq_mac_513            |   178|
|382   |        mult_u1         |qmult_514              |    70|
|383   |    pe1_8               |processing_element_125 |   194|
|384   |      u_mac             |seq_mac_511            |   178|
|385   |        mult_u1         |qmult_512              |    70|
|386   |    pe1_9               |processing_element_126 |   194|
|387   |      u_mac             |seq_mac_509            |   178|
|388   |        mult_u1         |qmult_510              |    70|
|389   |    pe2_0               |processing_element_127 |   194|
|390   |      u_mac             |seq_mac_507            |   178|
|391   |        mult_u1         |qmult_508              |    70|
|392   |    pe2_1               |processing_element_128 |   194|
|393   |      u_mac             |seq_mac_505            |   178|
|394   |        mult_u1         |qmult_506              |    70|
|395   |    pe2_10              |processing_element_129 |   194|
|396   |      u_mac             |seq_mac_503            |   178|
|397   |        mult_u1         |qmult_504              |    70|
|398   |    pe2_11              |processing_element_130 |   194|
|399   |      u_mac             |seq_mac_501            |   178|
|400   |        mult_u1         |qmult_502              |    70|
|401   |    pe2_12              |processing_element_131 |   194|
|402   |      u_mac             |seq_mac_499            |   178|
|403   |        mult_u1         |qmult_500              |    70|
|404   |    pe2_13              |processing_element_132 |   194|
|405   |      u_mac             |seq_mac_497            |   178|
|406   |        mult_u1         |qmult_498              |    70|
|407   |    pe2_14              |processing_element_133 |   194|
|408   |      u_mac             |seq_mac_495            |   178|
|409   |        mult_u1         |qmult_496              |    70|
|410   |    pe2_15              |processing_element_134 |   194|
|411   |      u_mac             |seq_mac_493            |   178|
|412   |        mult_u1         |qmult_494              |    70|
|413   |    pe2_2               |processing_element_135 |   194|
|414   |      u_mac             |seq_mac_491            |   178|
|415   |        mult_u1         |qmult_492              |    70|
|416   |    pe2_3               |processing_element_136 |   194|
|417   |      u_mac             |seq_mac_489            |   178|
|418   |        mult_u1         |qmult_490              |    70|
|419   |    pe2_4               |processing_element_137 |   194|
|420   |      u_mac             |seq_mac_487            |   178|
|421   |        mult_u1         |qmult_488              |    70|
|422   |    pe2_5               |processing_element_138 |   194|
|423   |      u_mac             |seq_mac_485            |   178|
|424   |        mult_u1         |qmult_486              |    70|
|425   |    pe2_6               |processing_element_139 |   194|
|426   |      u_mac             |seq_mac_483            |   178|
|427   |        mult_u1         |qmult_484              |    70|
|428   |    pe2_7               |processing_element_140 |   194|
|429   |      u_mac             |seq_mac_481            |   178|
|430   |        mult_u1         |qmult_482              |    70|
|431   |    pe2_8               |processing_element_141 |   194|
|432   |      u_mac             |seq_mac_479            |   178|
|433   |        mult_u1         |qmult_480              |    70|
|434   |    pe2_9               |processing_element_142 |   194|
|435   |      u_mac             |seq_mac_477            |   178|
|436   |        mult_u1         |qmult_478              |    70|
|437   |    pe3_0               |processing_element_143 |   194|
|438   |      u_mac             |seq_mac_475            |   178|
|439   |        mult_u1         |qmult_476              |    70|
|440   |    pe3_1               |processing_element_144 |   194|
|441   |      u_mac             |seq_mac_473            |   178|
|442   |        mult_u1         |qmult_474              |    70|
|443   |    pe3_10              |processing_element_145 |   194|
|444   |      u_mac             |seq_mac_471            |   178|
|445   |        mult_u1         |qmult_472              |    70|
|446   |    pe3_11              |processing_element_146 |   194|
|447   |      u_mac             |seq_mac_469            |   178|
|448   |        mult_u1         |qmult_470              |    70|
|449   |    pe3_12              |processing_element_147 |   194|
|450   |      u_mac             |seq_mac_467            |   178|
|451   |        mult_u1         |qmult_468              |    70|
|452   |    pe3_13              |processing_element_148 |   194|
|453   |      u_mac             |seq_mac_465            |   178|
|454   |        mult_u1         |qmult_466              |    70|
|455   |    pe3_14              |processing_element_149 |   194|
|456   |      u_mac             |seq_mac_463            |   178|
|457   |        mult_u1         |qmult_464              |    70|
|458   |    pe3_15              |processing_element_150 |   194|
|459   |      u_mac             |seq_mac_461            |   178|
|460   |        mult_u1         |qmult_462              |    70|
|461   |    pe3_2               |processing_element_151 |   194|
|462   |      u_mac             |seq_mac_459            |   178|
|463   |        mult_u1         |qmult_460              |    70|
|464   |    pe3_3               |processing_element_152 |   194|
|465   |      u_mac             |seq_mac_457            |   178|
|466   |        mult_u1         |qmult_458              |    70|
|467   |    pe3_4               |processing_element_153 |   194|
|468   |      u_mac             |seq_mac_455            |   178|
|469   |        mult_u1         |qmult_456              |    70|
|470   |    pe3_5               |processing_element_154 |   194|
|471   |      u_mac             |seq_mac_453            |   178|
|472   |        mult_u1         |qmult_454              |    70|
|473   |    pe3_6               |processing_element_155 |   194|
|474   |      u_mac             |seq_mac_451            |   178|
|475   |        mult_u1         |qmult_452              |    70|
|476   |    pe3_7               |processing_element_156 |   194|
|477   |      u_mac             |seq_mac_449            |   178|
|478   |        mult_u1         |qmult_450              |    70|
|479   |    pe3_8               |processing_element_157 |   194|
|480   |      u_mac             |seq_mac_447            |   178|
|481   |        mult_u1         |qmult_448              |    70|
|482   |    pe3_9               |processing_element_158 |   194|
|483   |      u_mac             |seq_mac_445            |   178|
|484   |        mult_u1         |qmult_446              |    70|
|485   |    pe4_0               |processing_element_159 |   194|
|486   |      u_mac             |seq_mac_443            |   178|
|487   |        mult_u1         |qmult_444              |    70|
|488   |    pe4_1               |processing_element_160 |   194|
|489   |      u_mac             |seq_mac_441            |   178|
|490   |        mult_u1         |qmult_442              |    70|
|491   |    pe4_10              |processing_element_161 |   194|
|492   |      u_mac             |seq_mac_439            |   178|
|493   |        mult_u1         |qmult_440              |    70|
|494   |    pe4_11              |processing_element_162 |   194|
|495   |      u_mac             |seq_mac_437            |   178|
|496   |        mult_u1         |qmult_438              |    70|
|497   |    pe4_12              |processing_element_163 |   194|
|498   |      u_mac             |seq_mac_435            |   178|
|499   |        mult_u1         |qmult_436              |    70|
|500   |    pe4_13              |processing_element_164 |   194|
|501   |      u_mac             |seq_mac_433            |   178|
|502   |        mult_u1         |qmult_434              |    70|
|503   |    pe4_14              |processing_element_165 |   194|
|504   |      u_mac             |seq_mac_431            |   178|
|505   |        mult_u1         |qmult_432              |    70|
|506   |    pe4_15              |processing_element_166 |   194|
|507   |      u_mac             |seq_mac_429            |   178|
|508   |        mult_u1         |qmult_430              |    70|
|509   |    pe4_2               |processing_element_167 |   194|
|510   |      u_mac             |seq_mac_427            |   178|
|511   |        mult_u1         |qmult_428              |    70|
|512   |    pe4_3               |processing_element_168 |   194|
|513   |      u_mac             |seq_mac_425            |   178|
|514   |        mult_u1         |qmult_426              |    70|
|515   |    pe4_4               |processing_element_169 |   194|
|516   |      u_mac             |seq_mac_423            |   178|
|517   |        mult_u1         |qmult_424              |    70|
|518   |    pe4_5               |processing_element_170 |   194|
|519   |      u_mac             |seq_mac_421            |   178|
|520   |        mult_u1         |qmult_422              |    70|
|521   |    pe4_6               |processing_element_171 |   194|
|522   |      u_mac             |seq_mac_419            |   178|
|523   |        mult_u1         |qmult_420              |    70|
|524   |    pe4_7               |processing_element_172 |   194|
|525   |      u_mac             |seq_mac_417            |   178|
|526   |        mult_u1         |qmult_418              |    70|
|527   |    pe4_8               |processing_element_173 |   194|
|528   |      u_mac             |seq_mac_415            |   178|
|529   |        mult_u1         |qmult_416              |    70|
|530   |    pe4_9               |processing_element_174 |   194|
|531   |      u_mac             |seq_mac_413            |   178|
|532   |        mult_u1         |qmult_414              |    70|
|533   |    pe5_0               |processing_element_175 |   194|
|534   |      u_mac             |seq_mac_411            |   178|
|535   |        mult_u1         |qmult_412              |    70|
|536   |    pe5_1               |processing_element_176 |   194|
|537   |      u_mac             |seq_mac_409            |   178|
|538   |        mult_u1         |qmult_410              |    70|
|539   |    pe5_10              |processing_element_177 |   194|
|540   |      u_mac             |seq_mac_407            |   178|
|541   |        mult_u1         |qmult_408              |    70|
|542   |    pe5_11              |processing_element_178 |   194|
|543   |      u_mac             |seq_mac_405            |   178|
|544   |        mult_u1         |qmult_406              |    70|
|545   |    pe5_12              |processing_element_179 |   194|
|546   |      u_mac             |seq_mac_403            |   178|
|547   |        mult_u1         |qmult_404              |    70|
|548   |    pe5_13              |processing_element_180 |   194|
|549   |      u_mac             |seq_mac_401            |   178|
|550   |        mult_u1         |qmult_402              |    70|
|551   |    pe5_14              |processing_element_181 |   194|
|552   |      u_mac             |seq_mac_399            |   178|
|553   |        mult_u1         |qmult_400              |    70|
|554   |    pe5_15              |processing_element_182 |   194|
|555   |      u_mac             |seq_mac_397            |   178|
|556   |        mult_u1         |qmult_398              |    70|
|557   |    pe5_2               |processing_element_183 |   194|
|558   |      u_mac             |seq_mac_395            |   178|
|559   |        mult_u1         |qmult_396              |    70|
|560   |    pe5_3               |processing_element_184 |   194|
|561   |      u_mac             |seq_mac_393            |   178|
|562   |        mult_u1         |qmult_394              |    70|
|563   |    pe5_4               |processing_element_185 |   194|
|564   |      u_mac             |seq_mac_391            |   178|
|565   |        mult_u1         |qmult_392              |    70|
|566   |    pe5_5               |processing_element_186 |   194|
|567   |      u_mac             |seq_mac_389            |   178|
|568   |        mult_u1         |qmult_390              |    70|
|569   |    pe5_6               |processing_element_187 |   194|
|570   |      u_mac             |seq_mac_387            |   178|
|571   |        mult_u1         |qmult_388              |    70|
|572   |    pe5_7               |processing_element_188 |   194|
|573   |      u_mac             |seq_mac_385            |   178|
|574   |        mult_u1         |qmult_386              |    70|
|575   |    pe5_8               |processing_element_189 |   194|
|576   |      u_mac             |seq_mac_383            |   178|
|577   |        mult_u1         |qmult_384              |    70|
|578   |    pe5_9               |processing_element_190 |   194|
|579   |      u_mac             |seq_mac_381            |   178|
|580   |        mult_u1         |qmult_382              |    70|
|581   |    pe6_0               |processing_element_191 |   194|
|582   |      u_mac             |seq_mac_379            |   178|
|583   |        mult_u1         |qmult_380              |    70|
|584   |    pe6_1               |processing_element_192 |   194|
|585   |      u_mac             |seq_mac_377            |   178|
|586   |        mult_u1         |qmult_378              |    70|
|587   |    pe6_10              |processing_element_193 |   194|
|588   |      u_mac             |seq_mac_375            |   178|
|589   |        mult_u1         |qmult_376              |    70|
|590   |    pe6_11              |processing_element_194 |   194|
|591   |      u_mac             |seq_mac_373            |   178|
|592   |        mult_u1         |qmult_374              |    70|
|593   |    pe6_12              |processing_element_195 |   194|
|594   |      u_mac             |seq_mac_371            |   178|
|595   |        mult_u1         |qmult_372              |    70|
|596   |    pe6_13              |processing_element_196 |   194|
|597   |      u_mac             |seq_mac_369            |   178|
|598   |        mult_u1         |qmult_370              |    70|
|599   |    pe6_14              |processing_element_197 |   194|
|600   |      u_mac             |seq_mac_367            |   178|
|601   |        mult_u1         |qmult_368              |    70|
|602   |    pe6_15              |processing_element_198 |   194|
|603   |      u_mac             |seq_mac_365            |   178|
|604   |        mult_u1         |qmult_366              |    70|
|605   |    pe6_2               |processing_element_199 |   194|
|606   |      u_mac             |seq_mac_363            |   178|
|607   |        mult_u1         |qmult_364              |    70|
|608   |    pe6_3               |processing_element_200 |   194|
|609   |      u_mac             |seq_mac_361            |   178|
|610   |        mult_u1         |qmult_362              |    70|
|611   |    pe6_4               |processing_element_201 |   194|
|612   |      u_mac             |seq_mac_359            |   178|
|613   |        mult_u1         |qmult_360              |    70|
|614   |    pe6_5               |processing_element_202 |   194|
|615   |      u_mac             |seq_mac_357            |   178|
|616   |        mult_u1         |qmult_358              |    70|
|617   |    pe6_6               |processing_element_203 |   194|
|618   |      u_mac             |seq_mac_355            |   178|
|619   |        mult_u1         |qmult_356              |    70|
|620   |    pe6_7               |processing_element_204 |   194|
|621   |      u_mac             |seq_mac_353            |   178|
|622   |        mult_u1         |qmult_354              |    70|
|623   |    pe6_8               |processing_element_205 |   194|
|624   |      u_mac             |seq_mac_351            |   178|
|625   |        mult_u1         |qmult_352              |    70|
|626   |    pe6_9               |processing_element_206 |   194|
|627   |      u_mac             |seq_mac_349            |   178|
|628   |        mult_u1         |qmult_350              |    70|
|629   |    pe7_0               |processing_element_207 |   194|
|630   |      u_mac             |seq_mac_347            |   178|
|631   |        mult_u1         |qmult_348              |    70|
|632   |    pe7_1               |processing_element_208 |   194|
|633   |      u_mac             |seq_mac_345            |   178|
|634   |        mult_u1         |qmult_346              |    70|
|635   |    pe7_10              |processing_element_209 |   194|
|636   |      u_mac             |seq_mac_343            |   178|
|637   |        mult_u1         |qmult_344              |    70|
|638   |    pe7_11              |processing_element_210 |   194|
|639   |      u_mac             |seq_mac_341            |   178|
|640   |        mult_u1         |qmult_342              |    70|
|641   |    pe7_12              |processing_element_211 |   194|
|642   |      u_mac             |seq_mac_339            |   178|
|643   |        mult_u1         |qmult_340              |    70|
|644   |    pe7_13              |processing_element_212 |   194|
|645   |      u_mac             |seq_mac_337            |   178|
|646   |        mult_u1         |qmult_338              |    70|
|647   |    pe7_14              |processing_element_213 |   194|
|648   |      u_mac             |seq_mac_335            |   178|
|649   |        mult_u1         |qmult_336              |    70|
|650   |    pe7_15              |processing_element_214 |   194|
|651   |      u_mac             |seq_mac_333            |   178|
|652   |        mult_u1         |qmult_334              |    70|
|653   |    pe7_2               |processing_element_215 |   194|
|654   |      u_mac             |seq_mac_331            |   178|
|655   |        mult_u1         |qmult_332              |    70|
|656   |    pe7_3               |processing_element_216 |   194|
|657   |      u_mac             |seq_mac_329            |   178|
|658   |        mult_u1         |qmult_330              |    70|
|659   |    pe7_4               |processing_element_217 |   194|
|660   |      u_mac             |seq_mac_327            |   178|
|661   |        mult_u1         |qmult_328              |    70|
|662   |    pe7_5               |processing_element_218 |   194|
|663   |      u_mac             |seq_mac_325            |   178|
|664   |        mult_u1         |qmult_326              |    70|
|665   |    pe7_6               |processing_element_219 |   194|
|666   |      u_mac             |seq_mac_323            |   178|
|667   |        mult_u1         |qmult_324              |    70|
|668   |    pe7_7               |processing_element_220 |   194|
|669   |      u_mac             |seq_mac_321            |   178|
|670   |        mult_u1         |qmult_322              |    70|
|671   |    pe7_8               |processing_element_221 |   194|
|672   |      u_mac             |seq_mac_319            |   178|
|673   |        mult_u1         |qmult_320              |    70|
|674   |    pe7_9               |processing_element_222 |   194|
|675   |      u_mac             |seq_mac_317            |   178|
|676   |        mult_u1         |qmult_318              |    70|
|677   |    pe8_0               |processing_element_223 |   194|
|678   |      u_mac             |seq_mac_315            |   178|
|679   |        mult_u1         |qmult_316              |    70|
|680   |    pe8_1               |processing_element_224 |   194|
|681   |      u_mac             |seq_mac_313            |   178|
|682   |        mult_u1         |qmult_314              |    70|
|683   |    pe8_10              |processing_element_225 |   194|
|684   |      u_mac             |seq_mac_311            |   178|
|685   |        mult_u1         |qmult_312              |    70|
|686   |    pe8_11              |processing_element_226 |   194|
|687   |      u_mac             |seq_mac_309            |   178|
|688   |        mult_u1         |qmult_310              |    70|
|689   |    pe8_12              |processing_element_227 |   194|
|690   |      u_mac             |seq_mac_307            |   178|
|691   |        mult_u1         |qmult_308              |    70|
|692   |    pe8_13              |processing_element_228 |   194|
|693   |      u_mac             |seq_mac_305            |   178|
|694   |        mult_u1         |qmult_306              |    70|
|695   |    pe8_14              |processing_element_229 |   194|
|696   |      u_mac             |seq_mac_303            |   178|
|697   |        mult_u1         |qmult_304              |    70|
|698   |    pe8_15              |processing_element_230 |   194|
|699   |      u_mac             |seq_mac_301            |   178|
|700   |        mult_u1         |qmult_302              |    70|
|701   |    pe8_2               |processing_element_231 |   194|
|702   |      u_mac             |seq_mac_299            |   178|
|703   |        mult_u1         |qmult_300              |    70|
|704   |    pe8_3               |processing_element_232 |   194|
|705   |      u_mac             |seq_mac_297            |   178|
|706   |        mult_u1         |qmult_298              |    70|
|707   |    pe8_4               |processing_element_233 |   194|
|708   |      u_mac             |seq_mac_295            |   178|
|709   |        mult_u1         |qmult_296              |    70|
|710   |    pe8_5               |processing_element_234 |   194|
|711   |      u_mac             |seq_mac_293            |   178|
|712   |        mult_u1         |qmult_294              |    70|
|713   |    pe8_6               |processing_element_235 |   194|
|714   |      u_mac             |seq_mac_291            |   178|
|715   |        mult_u1         |qmult_292              |    70|
|716   |    pe8_7               |processing_element_236 |   194|
|717   |      u_mac             |seq_mac_289            |   178|
|718   |        mult_u1         |qmult_290              |    70|
|719   |    pe8_8               |processing_element_237 |   194|
|720   |      u_mac             |seq_mac_287            |   178|
|721   |        mult_u1         |qmult_288              |    70|
|722   |    pe8_9               |processing_element_238 |   194|
|723   |      u_mac             |seq_mac_285            |   178|
|724   |        mult_u1         |qmult_286              |    70|
|725   |    pe9_0               |processing_element_239 |   194|
|726   |      u_mac             |seq_mac_283            |   178|
|727   |        mult_u1         |qmult_284              |    70|
|728   |    pe9_1               |processing_element_240 |   194|
|729   |      u_mac             |seq_mac_281            |   178|
|730   |        mult_u1         |qmult_282              |    70|
|731   |    pe9_10              |processing_element_241 |   194|
|732   |      u_mac             |seq_mac_279            |   178|
|733   |        mult_u1         |qmult_280              |    70|
|734   |    pe9_11              |processing_element_242 |   194|
|735   |      u_mac             |seq_mac_277            |   178|
|736   |        mult_u1         |qmult_278              |    70|
|737   |    pe9_12              |processing_element_243 |   194|
|738   |      u_mac             |seq_mac_275            |   178|
|739   |        mult_u1         |qmult_276              |    70|
|740   |    pe9_13              |processing_element_244 |   194|
|741   |      u_mac             |seq_mac_273            |   178|
|742   |        mult_u1         |qmult_274              |    70|
|743   |    pe9_14              |processing_element_245 |   194|
|744   |      u_mac             |seq_mac_271            |   178|
|745   |        mult_u1         |qmult_272              |    70|
|746   |    pe9_15              |processing_element_246 |   194|
|747   |      u_mac             |seq_mac_269            |   178|
|748   |        mult_u1         |qmult_270              |    70|
|749   |    pe9_2               |processing_element_247 |   194|
|750   |      u_mac             |seq_mac_267            |   178|
|751   |        mult_u1         |qmult_268              |    70|
|752   |    pe9_3               |processing_element_248 |   194|
|753   |      u_mac             |seq_mac_265            |   178|
|754   |        mult_u1         |qmult_266              |    70|
|755   |    pe9_4               |processing_element_249 |   194|
|756   |      u_mac             |seq_mac_263            |   178|
|757   |        mult_u1         |qmult_264              |    70|
|758   |    pe9_5               |processing_element_250 |   194|
|759   |      u_mac             |seq_mac_261            |   178|
|760   |        mult_u1         |qmult_262              |    70|
|761   |    pe9_6               |processing_element_251 |   194|
|762   |      u_mac             |seq_mac_259            |   178|
|763   |        mult_u1         |qmult_260              |    70|
|764   |    pe9_7               |processing_element_252 |   194|
|765   |      u_mac             |seq_mac_257            |   178|
|766   |        mult_u1         |qmult_258              |    70|
|767   |    pe9_8               |processing_element_253 |   194|
|768   |      u_mac             |seq_mac_255            |   178|
|769   |        mult_u1         |qmult_256              |    70|
|770   |    pe9_9               |processing_element_254 |   194|
|771   |      u_mac             |seq_mac                |   178|
|772   |        mult_u1         |qmult                  |    70|
+------+------------------------+-----------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:08 ; elapsed = 00:01:18 . Memory (MB): peak = 1877.445 ; gain = 445.340 ; free physical = 238789 ; free virtual = 307560
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 47 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:08 ; elapsed = 00:01:18 . Memory (MB): peak = 1877.445 ; gain = 445.340 ; free physical = 238791 ; free virtual = 307563
Synthesis Optimization Complete : Time (s): cpu = 00:01:08 ; elapsed = 00:01:18 . Memory (MB): peak = 1877.449 ; gain = 445.340 ; free physical = 238801 ; free virtual = 307573
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 3620 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1987.613 ; gain = 0.000 ; free physical = 238703 ; free virtual = 307475
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
27 Infos, 47 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:18 ; elapsed = 00:01:27 . Memory (MB): peak = 1987.613 ; gain = 555.605 ; free physical = 238788 ; free virtual = 307560
# set_units -power mW
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Power 33-232] No user defined clocks were found in the design!
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
set_units: Time (s): cpu = 00:00:16 ; elapsed = 00:00:10 . Memory (MB): peak = 2568.277 ; gain = 580.664 ; free physical = 238270 ; free virtual = 307042
# create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]
# write_checkpoint -force $outputDir/post_synth
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2568.277 ; gain = 0.000 ; free physical = 238281 ; free virtual = 307053
INFO: [Timing 38-480] Writing timing data to binary archive.
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2592.289 ; gain = 0.000 ; free physical = 238235 ; free virtual = 307037
INFO: [Common 17-1381] The checkpoint '/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/matmul_16x16_systolic/post_synth.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:12 ; elapsed = 00:00:16 . Memory (MB): peak = 2592.297 ; gain = 24.020 ; free physical = 238252 ; free virtual = 307034
# report_timing_summary -file $outputDir/post_synth_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
# report_power -file $outputDir/post_synth_power.rpt
Command: report_power -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/matmul_16x16_systolic/post_synth_power.rpt
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
0 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# opt_design
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 2764.059 ; gain = 0.004 ; free physical = 238234 ; free virtual = 307016

Starting Cache Timing Information Task
Ending Cache Timing Information Task | Checksum: dd694702

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2764.059 ; gain = 0.000 ; free physical = 238234 ; free virtual = 307017

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 17f9933a7

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2764.059 ; gain = 0.000 ; free physical = 238287 ; free virtual = 307069
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 2 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: f41c3f24

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2764.059 ; gain = 0.000 ; free physical = 238288 ; free virtual = 307070
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 155e34fa8

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 2764.059 ; gain = 0.000 ; free physical = 238279 ; free virtual = 307062
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 155e34fa8

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 2764.059 ; gain = 0.000 ; free physical = 238287 ; free virtual = 307069
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 13f89afba

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 2764.059 ; gain = 0.000 ; free physical = 238290 ; free virtual = 307072
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 13f89afba

Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 2764.059 ; gain = 0.000 ; free physical = 238291 ; free virtual = 307073
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               2  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.16 . Memory (MB): peak = 2764.059 ; gain = 0.000 ; free physical = 238281 ; free virtual = 307063
Ending Logic Optimization Task | Checksum: 13f89afba

Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 2764.059 ; gain = 0.000 ; free physical = 238285 ; free virtual = 307067

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 13f89afba

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2764.059 ; gain = 0.000 ; free physical = 238280 ; free virtual = 307063

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 13f89afba

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2764.059 ; gain = 0.000 ; free physical = 238287 ; free virtual = 307069

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2764.059 ; gain = 0.000 ; free physical = 238286 ; free virtual = 307069
Ending Netlist Obfuscation Task | Checksum: 13f89afba

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2764.059 ; gain = 0.000 ; free physical = 238276 ; free virtual = 307059
INFO: [Common 17-83] Releasing license: Implementation
15 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 2764.059 ; gain = 0.004 ; free physical = 238285 ; free virtual = 307067
# power_opt_design
Command: power_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Timing 38-35] Done setting XDC timing constraints.
Begin power optimizations | Checksum: 13f89afba
WARNING: [Pwropt 34-141] Param pwropt.runOnPwroptedDesign is set. Skipped checking if power_opt_design has been performed earlier.
INFO: [Pwropt 34-50] Optimizing power for module matmul_16x16_systolic ...
INFO: [Pwropt 34-207] Design is in pre-place state. Running in pre-place mode.
Pre-processing: Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 2935.965 ; gain = 68.516 ; free physical = 237966 ; free virtual = 306748
INFO: [Pwropt 34-9] Applying IDT optimizations ...
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=5.647 | TNS=0.000 |
PSMgr Creation: Time (s): cpu = 00:00:12 ; elapsed = 00:00:03 . Memory (MB): peak = 2976.973 ; gain = 109.523 ; free physical = 237904 ; free virtual = 306686
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
IDT: Time (s): cpu = 00:00:28 ; elapsed = 00:00:09 . Memory (MB): peak = 3251.496 ; gain = 315.531 ; free physical = 237847 ; free virtual = 306629
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Pwropt 34-215] Skipped ODC enables for 0 nets in BRAM flops in bus-based analysis.
INFO: [Pwropt 34-214] Skipped ODC enables for 0 nets in BRAM address flops in bus-based analysis.
ODC: Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 3251.496 ; gain = 0.000 ; free physical = 237836 ; free virtual = 306619
Power optimization passes: Time (s): cpu = 00:00:36 ; elapsed = 00:00:13 . Memory (MB): peak = 3251.496 ; gain = 384.047 ; free physical = 237842 ; free virtual = 306625

INFO: [Pwropt 34-77] Creating clock enable groups ...
INFO: [Pwropt 34-96] Including small groups for filtering based on enable probabilities.
 Done
Grouping enables: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 3251.496 ; gain = 0.000 ; free physical = 238155 ; free virtual = 306938


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-26] Patching clock gating enable signals for design matmul_16x16_systolic ...
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 0 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
INFO: [Pwropt 34-100] Patcher adaptive clustering : original flop clusters 3072 accepted clusters 3072

Number of Slice Registers augmented: 0 newly gated: 62 Total: 19033
Number of SRLs augmented: 0  newly gated: 0 Total: 192
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 0
Number of Flops added for Enable Generation: 0

Flops dropped: 0/3072 RAMS dropped: 0/0 Clusters dropped: 0/3072 Enables dropped: 0
Patching clock gating enables finished successfully.
Ending PowerOpt Patch Enables Task | Checksum: 87746c59

Time (s): cpu = 00:00:22 ; elapsed = 00:00:11 . Memory (MB): peak = 3251.496 ; gain = 0.000 ; free physical = 238060 ; free virtual = 306842
INFO: [Pwropt 34-30] Power optimization finished successfully.
End power optimizations | Checksum: 87746c59
Power optimization: Time (s): cpu = 00:01:03 ; elapsed = 00:00:31 . Memory (MB): peak = 3251.496 ; gain = 487.438 ; free physical = 238177 ; free virtual = 306960
INFO: [Pwropt 34-198] Malloced memory gain at end of power optimization: 18510664 bytes

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: ed7db006

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3251.496 ; gain = 0.000 ; free physical = 238258 ; free virtual = 307041
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 BUFG optimization
Phase 2 BUFG optimization | Checksum: ed7db006

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 3251.496 ; gain = 0.000 ; free physical = 238263 ; free virtual = 307045
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 3 Remap
Phase 3 Remap | Checksum: ed7db006

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 3251.496 ; gain = 0.000 ; free physical = 238262 ; free virtual = 307044
INFO: [Opt 31-389] Phase Remap created 0 cells and removed 0 cells

Phase 4 Post Processing Netlist
Phase 4 Post Processing Netlist | Checksum: ed7db006

Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 3251.496 ; gain = 0.000 ; free physical = 238261 ; free virtual = 307043
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


---------------------------------------------------------------------------------------------------------------------
|  Phase                    |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
---------------------------------------------------------------------------------------------------------------------
|  Retarget                 |               0  |               0  |                                              0  |
|  BUFG optimization        |               0  |               0  |                                              0  |
|  Remap                    |               0  |               0  |                                              0  |
|  Post Processing Netlist  |               0  |               0  |                                              0  |
---------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: ed7db006

Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 3251.496 ; gain = 0.000 ; free physical = 238247 ; free virtual = 307030

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3251.496 ; gain = 0.000 ; free physical = 238246 ; free virtual = 307029
Ending Netlist Obfuscation Task | Checksum: ed7db006

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3251.496 ; gain = 0.000 ; free physical = 238256 ; free virtual = 307039
INFO: [Common 17-83] Releasing license: Implementation
24 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
power_opt_design completed successfully
power_opt_design: Time (s): cpu = 00:01:14 ; elapsed = 00:00:38 . Memory (MB): peak = 3251.496 ; gain = 487.438 ; free physical = 238256 ; free virtual = 307039
# place_design
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3251.496 ; gain = 0.000 ; free physical = 238260 ; free virtual = 307042
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 4567c2bf

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.07 . Memory (MB): peak = 3251.496 ; gain = 0.000 ; free physical = 238259 ; free virtual = 307042
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3251.496 ; gain = 0.000 ; free physical = 238265 ; free virtual = 307047

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 81438a87

Time (s): cpu = 00:00:11 ; elapsed = 00:00:05 . Memory (MB): peak = 3251.496 ; gain = 0.000 ; free physical = 238215 ; free virtual = 306998

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: e197afbd

Time (s): cpu = 00:00:23 ; elapsed = 00:00:11 . Memory (MB): peak = 3251.496 ; gain = 0.000 ; free physical = 238177 ; free virtual = 306959

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: e197afbd

Time (s): cpu = 00:00:23 ; elapsed = 00:00:12 . Memory (MB): peak = 3251.496 ; gain = 0.000 ; free physical = 238177 ; free virtual = 306959
Phase 1 Placer Initialization | Checksum: e197afbd

Time (s): cpu = 00:00:24 ; elapsed = 00:00:12 . Memory (MB): peak = 3251.496 ; gain = 0.000 ; free physical = 238177 ; free virtual = 306959

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 14da7b0e2

Time (s): cpu = 00:00:47 ; elapsed = 00:00:22 . Memory (MB): peak = 3251.496 ; gain = 0.000 ; free physical = 238122 ; free virtual = 306905

Phase 2.2 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3251.496 ; gain = 0.000 ; free physical = 238113 ; free virtual = 306896

Summary of Physical Synthesis Optimizations
============================================


----------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
----------------------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                 |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  HD Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                         |            0  |              0  |                     0  |           0  |           2  |  00:00:00  |
----------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis In Placer | Checksum: d1550428

Time (s): cpu = 00:01:38 ; elapsed = 00:00:53 . Memory (MB): peak = 3251.496 ; gain = 0.000 ; free physical = 238118 ; free virtual = 306901
Phase 2 Global Placement | Checksum: fea3d611

Time (s): cpu = 00:01:41 ; elapsed = 00:00:54 . Memory (MB): peak = 3251.496 ; gain = 0.000 ; free physical = 238133 ; free virtual = 306916

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: fea3d611

Time (s): cpu = 00:01:42 ; elapsed = 00:00:54 . Memory (MB): peak = 3251.496 ; gain = 0.000 ; free physical = 238135 ; free virtual = 306917

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 20407550b

Time (s): cpu = 00:01:52 ; elapsed = 00:00:59 . Memory (MB): peak = 3251.496 ; gain = 0.000 ; free physical = 238126 ; free virtual = 306908

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1e0f42116

Time (s): cpu = 00:01:53 ; elapsed = 00:01:00 . Memory (MB): peak = 3251.496 ; gain = 0.000 ; free physical = 238116 ; free virtual = 306899

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 23fa67233

Time (s): cpu = 00:01:53 ; elapsed = 00:01:00 . Memory (MB): peak = 3251.496 ; gain = 0.000 ; free physical = 238117 ; free virtual = 306900

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 20c30c1a9

Time (s): cpu = 00:02:01 ; elapsed = 00:01:08 . Memory (MB): peak = 3251.496 ; gain = 0.000 ; free physical = 238103 ; free virtual = 306885

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 1e905a7be

Time (s): cpu = 00:02:03 ; elapsed = 00:01:10 . Memory (MB): peak = 3251.496 ; gain = 0.000 ; free physical = 238101 ; free virtual = 306884

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 1bca4c1ed

Time (s): cpu = 00:02:03 ; elapsed = 00:01:10 . Memory (MB): peak = 3251.496 ; gain = 0.000 ; free physical = 238094 ; free virtual = 306877
Phase 3 Detail Placement | Checksum: 1bca4c1ed

Time (s): cpu = 00:02:04 ; elapsed = 00:01:10 . Memory (MB): peak = 3251.496 ; gain = 0.000 ; free physical = 238106 ; free virtual = 306889

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: e3533540

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-33] Processed net u_systolic_pe_matrix/pe15_15/SR[0], BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net u_output_logic/reset_0, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net u_output_logic/c_data_out_15, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-46] BUFG insertion identified 3 candidate nets, 0 success, 0 bufg driver replicated, 3 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason
Phase 4.1.1.1 BUFG Insertion | Checksum: e3533540

Time (s): cpu = 00:02:17 ; elapsed = 00:01:15 . Memory (MB): peak = 3251.496 ; gain = 0.000 ; free physical = 238110 ; free virtual = 306893
INFO: [Place 30-746] Post Placement Timing Summary WNS=4.233. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 1c8efe916

Time (s): cpu = 00:02:18 ; elapsed = 00:01:15 . Memory (MB): peak = 3251.496 ; gain = 0.000 ; free physical = 238110 ; free virtual = 306893
Phase 4.1 Post Commit Optimization | Checksum: 1c8efe916

Time (s): cpu = 00:02:18 ; elapsed = 00:01:16 . Memory (MB): peak = 3251.496 ; gain = 0.000 ; free physical = 238110 ; free virtual = 306893

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1c8efe916

Time (s): cpu = 00:02:18 ; elapsed = 00:01:16 . Memory (MB): peak = 3251.496 ; gain = 0.000 ; free physical = 238110 ; free virtual = 306893

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 1c8efe916

Time (s): cpu = 00:02:19 ; elapsed = 00:01:16 . Memory (MB): peak = 3251.496 ; gain = 0.000 ; free physical = 238111 ; free virtual = 306893

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3251.496 ; gain = 0.000 ; free physical = 238111 ; free virtual = 306894
Phase 4.4 Final Placement Cleanup | Checksum: 233f27b1d

Time (s): cpu = 00:02:19 ; elapsed = 00:01:17 . Memory (MB): peak = 3251.496 ; gain = 0.000 ; free physical = 238112 ; free virtual = 306894
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 233f27b1d

Time (s): cpu = 00:02:19 ; elapsed = 00:01:17 . Memory (MB): peak = 3251.496 ; gain = 0.000 ; free physical = 238104 ; free virtual = 306887
Ending Placer Task | Checksum: 1432ed7f7

Time (s): cpu = 00:02:19 ; elapsed = 00:01:17 . Memory (MB): peak = 3251.496 ; gain = 0.000 ; free physical = 238155 ; free virtual = 306938
INFO: [Common 17-83] Releasing license: Implementation
26 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:02:24 ; elapsed = 00:01:23 . Memory (MB): peak = 3251.496 ; gain = 0.000 ; free physical = 238148 ; free virtual = 306931
# phys_opt_design
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.250 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
4 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
# write_checkpoint -force $outputDir/post_place
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3251.496 ; gain = 0.000 ; free physical = 238132 ; free virtual = 306915
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3251.496 ; gain = 0.000 ; free physical = 238111 ; free virtual = 306905
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:07 ; elapsed = 00:00:03 . Memory (MB): peak = 3251.496 ; gain = 0.000 ; free physical = 238048 ; free virtual = 306885
INFO: [Common 17-1381] The checkpoint '/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/matmul_16x16_systolic/post_place.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 3251.496 ; gain = 0.000 ; free physical = 238109 ; free virtual = 306906
# report_timing_summary -file $outputDir/post_place_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
# route_design
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: 8a270c39 ConstDB: 0 ShapeSum: b907cbbe RouteDB: 0

Phase 1 Build RT Design
WARNING: [Route 35-197] Clock port "clk" does not have an associated HD.CLK_SRC. Without this constraint, timing analysis may not be accurate and upstream checks cannot be done to ensure correct clock placement.
WARNING: [Route 35-198] Port "a_data[30]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_data[30]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "validity_mask_a_rows[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "validity_mask_a_rows[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_data[31]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_data[31]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_data_in[51]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_data_in[51]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "c_data_in[46]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "c_data_in[46]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_data_in[44]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_data_in[44]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_data_in[50]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_data_in[50]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_data_in[54]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_data_in[54]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_data[28]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_data[28]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_data[29]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_data[29]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_data_in[28]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_data_in[28]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_data_in[29]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_data_in[29]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_data_in[56]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_data_in[56]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_data_in[64]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_data_in[64]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_data_in[84]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_data_in[84]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_data_in[75]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_data_in[75]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_data_in[73]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_data_in[73]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_data_in[77]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_data_in[77]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "c_data_in[77]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "c_data_in[77]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "c_data_in[73]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "c_data_in[73]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "c_data_in[74]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "c_data_in[74]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "c_data_in[76]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "c_data_in[76]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "c_data_in[78]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "c_data_in[78]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_data_in[83]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_data_in[83]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_data_in[84]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_data_in[84]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_data_in[87]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_data_in[87]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "c_data_in[72]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "c_data_in[72]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "c_data_in[75]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "c_data_in[75]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "c_data_in[20]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "c_data_in[20]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "c_data_in[22]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "c_data_in[22]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_data_in[48]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_data_in[48]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "c_data_in[42]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "c_data_in[42]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "c_data_in[44]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "c_data_in[44]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "c_data_in[45]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "c_data_in[45]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_data_in[52]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_data_in[52]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_data_in[57]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_data_in[57]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_data_in[60]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_data_in[60]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_data[64]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_data[64]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "validity_mask_b_cols[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "validity_mask_b_cols[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_data[65]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_data[65]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_data[66]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_data[66]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_data[67]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_data[67]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_data[70]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_data[70]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_data[71]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_data[71]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_data_in[67]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_data_in[67]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_data_in[72]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_data_in[72]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_data_in[78]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_data_in[78]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_data_in[85]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_data_in[85]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_data[26]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_data[26]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_data[27]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_data[27]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_data_in[26]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_data_in[26]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_data_in[23]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_data_in[23]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_loc[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_loc[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_loc[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_loc[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_loc[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_loc[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_loc[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_loc[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_loc[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_loc[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_loc[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_loc[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_data_in[50]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_data_in[50]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_data_in[49]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_data_in[49]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_data_in[53]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_data_in[53]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "c_data_in[55]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "c_data_in[55]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_data[58]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_data[58]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "validity_mask_b_cols[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "validity_mask_b_cols[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_data[59]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_data[59]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_data_in[62]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_data_in[62]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_data[68]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_data[68]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_data[69]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_data[69]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_data_in[57]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_data_in[57]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_data[74]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_data[74]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "validity_mask_b_cols[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "validity_mask_b_cols[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_data[75]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_data[75]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_data[76]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_data[76]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_data[77]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_data[77]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_data_in[71]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_data_in[71]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_loc[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_loc[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_loc[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_loc[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_loc[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_loc[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_loc[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_loc[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_loc[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_loc[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_loc[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_loc[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "c_data_in[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "c_data_in[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "c_data_in[18]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "c_data_in[18]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "c_data_in[19]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "c_data_in[19]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "c_data_in[23]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "c_data_in[23]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "c_data_in[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "c_data_in[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "c_data_in[21]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "c_data_in[21]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_data_in[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_data_in[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_data[48]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_data[48]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "validity_mask_a_rows[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "validity_mask_a_rows[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_data[55]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_data[55]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_data_in[51]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_data_in[51]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_data_in[48]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_data_in[48]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_data_in[55]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_data_in[55]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_data[48]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_data[48]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "validity_mask_b_cols[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "validity_mask_b_cols[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_data[49]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_data[49]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_data[57]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_data[57]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "validity_mask_a_rows[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "validity_mask_a_rows[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_data[62]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_data[62]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
INFO: [Common 17-14] Message 'Route 35-198' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Phase 1 Build RT Design | Checksum: ff097313

Time (s): cpu = 00:00:24 ; elapsed = 00:00:17 . Memory (MB): peak = 3251.496 ; gain = 0.000 ; free physical = 237944 ; free virtual = 306741
Post Restoration Checksum: NetGraph: 208d8e01 NumContArr: de7be512 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: ff097313

Time (s): cpu = 00:00:24 ; elapsed = 00:00:18 . Memory (MB): peak = 3251.496 ; gain = 0.000 ; free physical = 237949 ; free virtual = 306746

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: ff097313

Time (s): cpu = 00:00:25 ; elapsed = 00:00:18 . Memory (MB): peak = 3251.496 ; gain = 0.000 ; free physical = 237914 ; free virtual = 306711

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: ff097313

Time (s): cpu = 00:00:25 ; elapsed = 00:00:18 . Memory (MB): peak = 3251.496 ; gain = 0.000 ; free physical = 237922 ; free virtual = 306719
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 24726d1cc

Time (s): cpu = 00:00:36 ; elapsed = 00:00:22 . Memory (MB): peak = 3251.496 ; gain = 0.000 ; free physical = 237906 ; free virtual = 306704
INFO: [Route 35-416] Intermediate Timing Summary | WNS=4.468  | TNS=0.000  | WHS=0.082  | THS=0.000  |

Phase 2 Router Initialization | Checksum: 16f1bdab6

Time (s): cpu = 00:00:43 ; elapsed = 00:00:24 . Memory (MB): peak = 3251.496 ; gain = 0.000 ; free physical = 237909 ; free virtual = 306706

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1b9295d39

Time (s): cpu = 00:00:50 ; elapsed = 00:00:26 . Memory (MB): peak = 3251.496 ; gain = 0.000 ; free physical = 237905 ; free virtual = 306702

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 4662
 Number of Nodes with overlaps = 126
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.778  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1e6c31d28

Time (s): cpu = 00:01:12 ; elapsed = 00:00:35 . Memory (MB): peak = 3251.496 ; gain = 0.000 ; free physical = 237894 ; free virtual = 306691
Phase 4 Rip-up And Reroute | Checksum: 1e6c31d28

Time (s): cpu = 00:01:12 ; elapsed = 00:00:35 . Memory (MB): peak = 3251.496 ; gain = 0.000 ; free physical = 237888 ; free virtual = 306686

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 1e6c31d28

Time (s): cpu = 00:01:13 ; elapsed = 00:00:35 . Memory (MB): peak = 3251.496 ; gain = 0.000 ; free physical = 237895 ; free virtual = 306692

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1e6c31d28

Time (s): cpu = 00:01:13 ; elapsed = 00:00:35 . Memory (MB): peak = 3251.496 ; gain = 0.000 ; free physical = 237901 ; free virtual = 306698
Phase 5 Delay and Skew Optimization | Checksum: 1e6c31d28

Time (s): cpu = 00:01:13 ; elapsed = 00:00:35 . Memory (MB): peak = 3251.496 ; gain = 0.000 ; free physical = 237893 ; free virtual = 306691

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 21d807210

Time (s): cpu = 00:01:15 ; elapsed = 00:00:36 . Memory (MB): peak = 3251.496 ; gain = 0.000 ; free physical = 237902 ; free virtual = 306699
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.778  | TNS=0.000  | WHS=0.096  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 21d807210

Time (s): cpu = 00:01:15 ; elapsed = 00:00:36 . Memory (MB): peak = 3251.496 ; gain = 0.000 ; free physical = 237902 ; free virtual = 306699
Phase 6 Post Hold Fix | Checksum: 21d807210

Time (s): cpu = 00:01:15 ; elapsed = 00:00:36 . Memory (MB): peak = 3251.496 ; gain = 0.000 ; free physical = 237902 ; free virtual = 306699

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 5.49819 %
  Global Horizontal Routing Utilization  = 7.411 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 1676cb35c

Time (s): cpu = 00:01:16 ; elapsed = 00:00:36 . Memory (MB): peak = 3251.496 ; gain = 0.000 ; free physical = 237903 ; free virtual = 306700

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1676cb35c

Time (s): cpu = 00:01:16 ; elapsed = 00:00:36 . Memory (MB): peak = 3251.496 ; gain = 0.000 ; free physical = 237902 ; free virtual = 306699

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: d93aaef5

Time (s): cpu = 00:01:19 ; elapsed = 00:00:39 . Memory (MB): peak = 3251.496 ; gain = 0.000 ; free physical = 237891 ; free virtual = 306688

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=1.778  | TNS=0.000  | WHS=0.096  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: d93aaef5

Time (s): cpu = 00:01:19 ; elapsed = 00:00:39 . Memory (MB): peak = 3251.496 ; gain = 0.000 ; free physical = 237902 ; free virtual = 306699
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:01:19 ; elapsed = 00:00:39 . Memory (MB): peak = 3251.496 ; gain = 0.000 ; free physical = 237941 ; free virtual = 306738

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
13 Infos, 101 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:25 ; elapsed = 00:00:45 . Memory (MB): peak = 3251.496 ; gain = 0.000 ; free physical = 237941 ; free virtual = 306738
# write_checkpoint -force $outputDir/post_route
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3251.496 ; gain = 0.000 ; free physical = 237933 ; free virtual = 306730
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3251.496 ; gain = 0.000 ; free physical = 237924 ; free virtual = 306738
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:07 ; elapsed = 00:00:03 . Memory (MB): peak = 3251.496 ; gain = 0.000 ; free physical = 237857 ; free virtual = 306721
INFO: [Common 17-1381] The checkpoint '/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/matmul_16x16_systolic/post_route.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 3251.496 ; gain = 0.000 ; free physical = 237909 ; free virtual = 306723
# report_timing_summary -file $outputDir/post_route_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
# report_timing -sort_by group -max_paths 100 -path_type summary -file $outputDir/post_route_timing.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 100 -nworst 1 -delay_type max -sort_by group.
# report_clock_utilization -file $outputDir/clock_util.rpt
# report_utilization -file $outputDir/post_route_util.rpt
# report_power -file $outputDir/post_route_power.rpt
Command: report_power -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/matmul_16x16_systolic/post_route_power.rpt
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
0 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:17 ; elapsed = 00:00:06 . Memory (MB): peak = 3251.496 ; gain = 0.000 ; free physical = 237866 ; free virtual = 306680
# report_drc -file $outputDir/post_imp_drc.rpt
Command: report_drc -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/matmul_16x16_systolic/post_imp_drc.rpt
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/usr/local/packages/xilinx_2018/vivado_hl/Vivado/2018.3/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/matmul_16x16_systolic/post_imp_drc.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 3251.496 ; gain = 0.000 ; free physical = 237846 ; free virtual = 306660
INFO: [Common 17-206] Exiting Vivado at Thu Jan 13 10:38:57 2022...
