// Seed: 1904862401
module module_0 (
    output tri0 id_0
    , id_5,
    input supply1 id_1,
    output supply1 id_2,
    input tri1 id_3
);
  id_6(
      .id_0(1), .id_1(id_5), .id_2(1), .id_3(id_5)
  );
  assign module_1.id_0 = 0;
endmodule
module module_1 (
    input uwire id_0,
    input supply1 id_1,
    input supply1 id_2,
    input wire id_3,
    output supply0 id_4
);
  module_0 modCall_1 (
      id_4,
      id_3,
      id_4,
      id_3
  );
  wire id_6;
  assign id_4 = 1'b0;
endmodule
