
[Project]
Current Flow=Multivendor
VCS=0
version=3
Current Config=compilen
[Settings]
AccessRead=0
AccessReadWrite=0
AccessACCB=0
AccessACCR=0
AccessReadWriteSLP=0
AccessReadTopLevel=1
DisableC=1
ENABLE_ADV_DATAFLOW=0
FLOW_TYPE=HDL
LANGUAGE=VERILOG
REFRESH_FLOW=1
SYNTH_TOOL=MV_SYNPLIFY_PREMIER_C2009_06
RUN_MODE_SYNTH=1
IMPL_TOOL=MV_ISE111
CSYNTH_TOOL=<none>
PHYSSYNTH_TOOL=<none>
FLOWTOOLS=IMPL_WITH_SYNTH
ON_SERVERFARM_SYNTH=0
ON_SERVERFARM_IMPL=0
ON_SERVERFARM_SIM=0
DVM_DISPLAY=NO
VerilogDirsChanged=1
FAMILY=Xilinx11x SPARTAN3E
SYNTH_STATUS=none
IMPL_STATUS=none
RUN_MODE_IMPL=0
[IMPLEMENTATION]
FLOW_STEPS_RESET=0
UCF=None
DEVICE_TECHNOLOGY_MIGRATION_LIST=
FAMILY=Xilinx11x SPARTAN3E
DEVICE=3s250etq144
SPEED=-5
IS_BAT_MODE=0
BAT_FILE=
NETLIST=
DEF_UCF=2
OLD_FAMILY=Xilinx11x SPARTAN3E
wasChanged_Change_Device_Speed=0
wasChanged_Change_Device_Speed_To=0
wasChanged_Change_Device_Speed_To2=0
Place_And_Route_Mode_old_value=Normal
JOB_DESCRIPTION=ImplementationTask
SERVERFARM_INCLUDE_INPUT_FILES=*.*
SERVERFARM_EXCLUDE_INPUT_FILES=log\*.*
JOB_SFM_RESOURCE=
SYNTH_TOOL_RESET=0
[SYNTHESIS]
DEVICE_SET_FLAG=1
OBSOLETE_ALIASES=1
VIEW_MODE=RTL
TOPLEVEL=None
FAMILY=<function family at 0x01D42EB0>
OLD_FAMILY=Xilinx11x SPARTAN3E
DEVICE=3s250etq144
SPEED=-5
ADDITIONAL_OPTIONS_ON_STARTUP=
FORCE_GSR=no
OP_COND=Default
FIX_GATED_CLOCKS=3
FIX_GENERATED_CLOCK=3
ADD_SPECIAL_LIBRARY_SOURCES=1
XILINX_92I_COMPATIBLE_MODE=0
USE_NCF_FOR_TIMING_CONSTRAINTS=0
ALTERA_MODELS=on
USE_XILINX_XFLOW=0
INCREMENTAL_FLOW=0
ENCHANCED_OPTIMIZATION=1
PMUXSLICE=1
HARDCOPY_DEVICE_OPTION=1
DOVERILOGHEADER=1
INSERT_IO_PADS=1
DISABLED_RESET=1
HARD_LIMIT_FANOUT=0
MAP_LOGIC=1
PERFORM_CLIQUING=1
SOFT_LCELLS=1
UPDATE_MODELS=0
VER_MODE=0
MODULAR=0
FORCE_RESET_PIN=1
CLOCK_FREQ=1
obtain_max_frequency=1
FANOUT_LIMIT=10000
FANIN_LIMIT=20
OPTIMIZE_PERCENT=0
MAX_TERMS=16
REPORT_PATH=4000
SYNTHESIS.USE_DEF_FANOUT=1
SYNTHESIS.USE_DEF_FANIN=1
SYMBOLIC_FSM=1
FSM_EXPLORER=0
FSM_ENCODE=default
RESOURCE_SHARING=1
RESULT_FORMAT=EDIF
ADD_SYS_LIB=0
CONSTRAINT_PATH=
PROPERTY_PATH=
SIMOUTFORM=2
AUTO_CLOSE_GUI=0
OVERRIDE_EXISTING_PROJECT=1
Retiming=0
Pipeline=1
VERILOG_LANGUAGE=SystemVerilog
VERILOG_COMPILER_DIRECTIVES=
PHYSICAL_SYNTHESIS=0
USE_TIMEQUEST_TIMING_ANALYZER=0
ENABLE_ADVANCED_LUT_COMBINING=1
COMPILE_WITH_DESIGNWARE_LIBRARY=0
FAST_SYNTHESIS=0
NETLIST_FORMAT=
POWERUP_VALUE_OF_A_REGISTER=0
QUARTUS_VERSION=Quartus II 7.2
PROMOTE_GLOBAL_BUFFER_THRESHOLD=50
NUMBER_OF_CRITICAL_PATHS=
NUMBER_OF_START_END_POINTS=
GENERATE_ISLAND_REPORT=1
PATH_PER_ISLAND=10
GROUP_RANGE=0.5
GLOBAL_RANGE=0.5
ENABLE_NETLIST_OPTIMIZATION=0
FEEDTHROUGH_OPTIMIZATION=0
CONSTANT_PROPAGATION=0
CREATE_LEVEL_HIERARCHY=0
CREATE_MAC_HIERARCHY=1
USE_CLOCK_PERIOD_FOR_UNCONSTRAINED_IO=0
ALLOW_DUPLICATE_MODULES=0
ANNOTATED_PROPERTIES_FOR_ANALYST=1
CONSERVATIVE_REGISTER_OPTIMIZATION=0
WRITE_VERIFICATION_INTERFACE_FORMAT_FILE=1
WRITE_VENDOR_CONSTRAINT_FILE=1
PUSH_TRISTATES=1
SYNTHESIS_ONOFF_IMPLEMENTED_AS_TRANSLATE_ONOFF=0
VHDL_2008=0
VENDOR_COMPATIBLE_MODE=0
DISABLE_SEQUENTIAL_OPTIMIZATIONS=0
HARDCOPY_II_DEVICE=
STRATIX_II_DEVICE=
STRATIX_II_SPEED=
NETLIST_RESTRUCTURE_FILES=
DESIGN_PLANS_FILES=
JOB_DESCRIPTION=SynthesisTask
SERVERFARM_INCLUDE_INPUT_FILES=*.*
SERVERFARM_EXCLUDE_INPUT_FILES=log\*.*:implement\*.*
JOB_SFM_RESOURCE=
LAST_RUN=1297366639
[PHYS_SYNTHESIS]
FAMILY=Xilinx11x SPARTAN3E
DEVICE=3s250etq144
SPEED=-5
[HierarchyViewer]
SortInfo=u
HierarchyInformation=
ShowHide=ShowTopLevel
Selected=
[Verilog Library]
ovi_xilinxcorelib=
ovi_unisim=
[LocalVerilogSets]
VerilogLanguage=7
[LocalVerilogDirs]

[Groups]
src=1
script=1
resource=1
TestBench=1
[Files]
resource/d:/repo/github/autohdl/test/fake_repo_gold/dsn2/resource/build.yaml=-1
resource\parsed/d:/repo/github/autohdl/test/fake_repo_gold/dsn2/resource/parsed/___src_Imlight_BusController_v=-1
resource\parsed/d:/repo/github/autohdl/test/fake_repo_gold/dsn2/resource/parsed/___src_PI_Regulator_v=-1
resource\parsed/d:/repo/github/autohdl/test/fake_repo_gold/dsn2/resource/parsed/___src_SimpleServoRegulator_v=-1
resource\parsed/d:/repo/github/autohdl/test/fake_repo_gold/dsn2/resource/parsed/___src_cd_isa_v=-1
resource\parsed/d:/repo/github/autohdl/test/fake_repo_gold/dsn2/resource/parsed/___src_cmi_packet_manager_v=-1
resource\parsed/d:/repo/github/autohdl/test/fake_repo_gold/dsn2/resource/parsed/___src_cmi_recv_packet_v=-1
resource\parsed/d:/repo/github/autohdl/test/fake_repo_gold/dsn2/resource/parsed/___src_ctrl_drv_servo_v=-1
resource\parsed/d:/repo/github/autohdl/test/fake_repo_gold/dsn2/resource/parsed/___src_ctrl_v2_sovr_v=-1
resource\parsed/d:/repo/github/autohdl/test/fake_repo_gold/dsn2/resource/parsed/___src_ctrlv2_top_v=-1
resource\parsed/d:/repo/github/autohdl/test/fake_repo_gold/dsn2/resource/parsed/___src_ctrlv3500_test_firmware_v=-1
resource\parsed/d:/repo/github/autohdl/test/fake_repo_gold/dsn2/resource/parsed/___src_ctrlv3_sovr_v=-1
resource\parsed/d:/repo/github/autohdl/test/fake_repo_gold/dsn2/resource/parsed/___src_dfoc_pwm_core_2ph_v=-1
resource\parsed/d:/repo/github/autohdl/test/fake_repo_gold/dsn2/resource/parsed/___src_dfoc_pwm_core_v=-1
resource\parsed/d:/repo/github/autohdl/test/fake_repo_gold/dsn2/resource/parsed/___src_dspuva16_v=-1
resource\parsed/d:/repo/github/autohdl/test/fake_repo_gold/dsn2/resource/parsed/___src_epson_lcd_v=-1
resource\parsed/d:/repo/github/autohdl/test/fake_repo_gold/dsn2/resource/parsed/___src_fuzzy_PI_cm_v=-1
resource\parsed/d:/repo/github/autohdl/test/fake_repo_gold/dsn2/resource/parsed/___src_fuzzy_PI_cordic_serial_v=-1
resource\parsed/d:/repo/github/autohdl/test/fake_repo_gold/dsn2/resource/parsed/___src_fuzzy_PI_cordic_v=-1
resource\parsed/d:/repo/github/autohdl/test/fake_repo_gold/dsn2/resource/parsed/___src_fuzzy_PI_v=-1
resource\parsed/d:/repo/github/autohdl/test/fake_repo_gold/dsn2/resource/parsed/___src_if_isa_v=-1
resource\parsed/d:/repo/github/autohdl/test/fake_repo_gold/dsn2/resource/parsed/___src_philips_lcd_v=-1
resource\parsed/d:/repo/github/autohdl/test/fake_repo_gold/dsn2/resource/parsed/___src_quad_sensor_core_v=-1
resource\parsed/d:/repo/github/autohdl/test/fake_repo_gold/dsn2/resource/parsed/___src_rbf_actfunc_cordic_v=-1
resource\parsed/d:/repo/github/autohdl/test/fake_repo_gold/dsn2/resource/parsed/___src_rbf_actfunc_custom_mult_v=-1
resource\parsed/d:/repo/github/autohdl/test/fake_repo_gold/dsn2/resource/parsed/___src_rbf_actfunc_serial_v=-1
resource\parsed/d:/repo/github/autohdl/test/fake_repo_gold/dsn2/resource/parsed/___src_serial_divide_uu_v=-1
resource\parsed/d:/repo/github/autohdl/test/fake_repo_gold/dsn2/resource/parsed/___src_serial_neuron_core_v=-1
resource\parsed/d:/repo/github/autohdl/test/fake_repo_gold/dsn2/resource/parsed/___src_servo_drive_core_v=-1
resource\parsed/d:/repo/github/autohdl/test/fake_repo_gold/dsn2/resource/parsed/___src_servo_drive_sovr_v=-1
resource\parsed/d:/repo/github/autohdl/test/fake_repo_gold/dsn2/resource/parsed/___src_servo_drive_v=-1
resource\parsed/d:/repo/github/autohdl/test/fake_repo_gold/dsn2/resource/parsed/___src_step_motor_core_v=-1
resource\parsed/d:/repo/github/autohdl/test/fake_repo_gold/dsn2/resource/parsed/___src_test_philips_lcd_v=-1
script/d:/repo/github/autohdl/test/fake_repo_gold/dsn2/script/kungfu.py=-1
src/d:/repo/github/autohdl/test/fake_repo_gold/dsn2/src/Imlight_BusController.v=-1
src/d:/repo/github/autohdl/test/fake_repo_gold/dsn2/src/PI_Regulator.v=-1
src/d:/repo/github/autohdl/test/fake_repo_gold/dsn2/src/SimpleServoRegulator.v=-1
src/d:/repo/github/autohdl/test/fake_repo_gold/dsn2/src/cd_isa.v=-1
src/d:/repo/github/autohdl/test/fake_repo_gold/dsn2/src/cmi_packet_manager.v=-1
src/d:/repo/github/autohdl/test/fake_repo_gold/dsn2/src/cmi_recv_packet.v=-1
src/d:/repo/github/autohdl/test/fake_repo_gold/dsn2/src/ctrl_drv_servo.v=-1
src/d:/repo/github/autohdl/test/fake_repo_gold/dsn2/src/ctrl_v2_sovr.v=-1
src/d:/repo/github/autohdl/test/fake_repo_gold/dsn2/src/ctrlv2_top.v=-1
src/d:/repo/github/autohdl/test/fake_repo_gold/dsn2/src/ctrlv3500_test_firmware.v=-1
src/d:/repo/github/autohdl/test/fake_repo_gold/dsn2/src/ctrlv3_sovr.v=-1
src/d:/repo/github/autohdl/test/fake_repo_gold/dsn2/src/dfoc_pwm_core.v=-1
src/d:/repo/github/autohdl/test/fake_repo_gold/dsn2/src/dfoc_pwm_core_2ph.v=-1
src/d:/repo/github/autohdl/test/fake_repo_gold/dsn2/src/dspuva16.v=-1
src/d:/repo/github/autohdl/test/fake_repo_gold/dsn2/src/epson_lcd.v=-1
src/d:/repo/github/autohdl/test/fake_repo_gold/dsn2/src/fuzzy_PI.v=-1
src/d:/repo/github/autohdl/test/fake_repo_gold/dsn2/src/fuzzy_PI_cm.v=-1
src/d:/repo/github/autohdl/test/fake_repo_gold/dsn2/src/fuzzy_PI_cordic.v=-1
src/d:/repo/github/autohdl/test/fake_repo_gold/dsn2/src/fuzzy_PI_cordic_serial.v=-1
src/d:/repo/github/autohdl/test/fake_repo_gold/dsn2/src/if_isa.v=-1
src/d:/repo/github/autohdl/test/fake_repo_gold/dsn2/src/philips_lcd.v=-1
src/d:/repo/github/autohdl/test/fake_repo_gold/dsn2/src/quad_sensor_core.v=-1
src/d:/repo/github/autohdl/test/fake_repo_gold/dsn2/src/rbf_actfunc_cordic.v=-1
src/d:/repo/github/autohdl/test/fake_repo_gold/dsn2/src/rbf_actfunc_custom_mult.v=-1
src/d:/repo/github/autohdl/test/fake_repo_gold/dsn2/src/rbf_actfunc_serial.v=-1
src/d:/repo/github/autohdl/test/fake_repo_gold/dsn2/src/serial_divide_uu.v=-1
src/d:/repo/github/autohdl/test/fake_repo_gold/dsn2/src/serial_neuron_core.v=-1
src/d:/repo/github/autohdl/test/fake_repo_gold/dsn2/src/servo_drive.v=-1
src/d:/repo/github/autohdl/test/fake_repo_gold/dsn2/src/servo_drive_core.v=-1
src/d:/repo/github/autohdl/test/fake_repo_gold/dsn2/src/servo_drive_sovr.v=-1
src/d:/repo/github/autohdl/test/fake_repo_gold/dsn2/src/step_motor_core.v=-1
src/d:/repo/github/autohdl/test/fake_repo_gold/dsn2/src/test_philips_lcd.v=-1
src/d:/repo/github/autohdl/test/fake_repo_gold/dsn2/src/top_dcs2.v=-1
[Files.Data]

