verilog xil_defaultlib --include "../../../../rvfpga.gen/sources_1/bd/axi_interconnect/ipshared/ec67/hdl" \
"../../../bd/axi_interconnect/ip/axi_interconnect_xbar_0/sim/axi_interconnect_xbar_0.v" \
"../../../bd/axi_interconnect/sim/axi_interconnect.v" \
"../../../bd/axi_interconnect/ip/axi_interconnect_s00_data_fifo_0/sim/axi_interconnect_s00_data_fifo_0.v" \
"../../../bd/axi_interconnect/ip/axi_interconnect_s01_data_fifo_0/sim/axi_interconnect_s01_data_fifo_0.v" \
"../../../bd/axi_interconnect/ip/axi_interconnect_s02_data_fifo_0/sim/axi_interconnect_s02_data_fifo_0.v" \

verilog xil_defaultlib "glbl.v"

nosort
