#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1110-g18392a46)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 9;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2009.vpi";
S_000001a254476050 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_000001a2544761e0 .scope module, "fal_edge_tb" "fal_edge_tb" 3 4;
 .timescale -9 -9;
v000001a254442bf0_0 .var "clk", 0 0;
v000001a254442c90_0 .var "sig1", 0 0;
S_000001a254476370 .scope module, "f_edge" "fal_edge" 3 9, 4 1 0, S_000001a2544761e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "sig1";
L_000001a254549240 .functor NOT 1, v000001a254442c90_0, C4<0>, C4<0>, C4<0>;
L_000001a254443060 .functor AND 1, v000001a254442b50_0, L_000001a254549240, C4<1>, C4<1>;
v000001a254443280_0 .net *"_ivl_0", 0 0, L_000001a254549240;  1 drivers
v000001a2545491a0_0 .net "clk", 0 0, v000001a254442bf0_0;  1 drivers
v000001a254442a10_0 .net "falEdge_detect", 0 0, L_000001a254443060;  1 drivers
v000001a254442ab0_0 .net "sig1", 0 0, v000001a254442c90_0;  1 drivers
v000001a254442b50_0 .var "sig1_nTmp", 0 0;
E_000001a25454cf20 .event posedge, v000001a2545491a0_0;
    .scope S_000001a254476370;
T_0 ;
    %wait E_000001a25454cf20;
    %load/vec4 v000001a254442ab0_0;
    %assign/vec4 v000001a254442b50_0, 0;
    %jmp T_0;
    .thread T_0;
    .scope S_000001a2544761e0;
T_1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a254442bf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a254442c90_0, 0, 1;
    %end;
    .thread T_1, $init;
    .scope S_000001a2544761e0;
T_2 ;
    %delay 5, 0;
    %load/vec4 v000001a254442bf0_0;
    %nor/r;
    %store/vec4 v000001a254442bf0_0, 0, 1;
    %jmp T_2;
    .thread T_2;
    .scope S_000001a2544761e0;
T_3 ;
    %vpi_call/w 3 19 "$dumpfile", "test.vcd" {0 0 0};
    %vpi_call/w 3 20 "$dumpvars" {0 0 0};
    %end;
    .thread T_3;
    .scope S_000001a2544761e0;
T_4 ;
    %delay 400, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001a254442c90_0, 0, 1;
    %delay 500, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a254442c90_0, 0, 1;
    %delay 5000000, 0;
    %vpi_call/w 3 27 "$finish" {0 0 0};
    %end;
    .thread T_4;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "fal_edge_tb.sv";
    "./fal_edge.sv";
