---
MainSourceFile:  /home/tkgong/Research/VOLE-ocity/VOLEitH-FPGA/hls_component/hls_component/hls/.autopilot/db/encrypt.pp.0.cpp
Diagnostics:     
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_676_1:  '
    FileOffset:      676
    FilePath:        /opt/Xillinx/2025.1/Vitis/common/technology/autopilot/etc/ap_int_ref.h
    Replacements:    
      - FilePath:        /home/tkgong/Research/VOLE-ocity/VOLEitH-FPGA/hls_component/hls_component/hls/.autopilot/db/encrypt.pp.0.cpp
        Offset:          283133
        Length:          0
        ReplacementText: 'VITIS_LOOP_676_1: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_690_1:  '
    FileOffset:      690
    FilePath:        /opt/Xillinx/2025.1/Vitis/common/technology/autopilot/etc/ap_int_ref.h
    Replacements:    
      - FilePath:        /home/tkgong/Research/VOLE-ocity/VOLEitH-FPGA/hls_component/hls_component/hls/.autopilot/db/encrypt.pp.0.cpp
        Offset:          283599
        Length:          0
        ReplacementText: 'VITIS_LOOP_690_1: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_704_1:  '
    FileOffset:      704
    FilePath:        /opt/Xillinx/2025.1/Vitis/common/technology/autopilot/etc/ap_int_ref.h
    Replacements:    
      - FilePath:        /home/tkgong/Research/VOLE-ocity/VOLEitH-FPGA/hls_component/hls_component/hls/.autopilot/db/encrypt.pp.0.cpp
        Offset:          284066
        Length:          0
        ReplacementText: 'VITIS_LOOP_704_1: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_1248_1:  '
    FileOffset:      1248
    FilePath:        /opt/Xillinx/2025.1/Vitis/common/technology/autopilot/etc/ap_fixed_base.h
    Replacements:    
      - FilePath:        /home/tkgong/Research/VOLE-ocity/VOLEitH-FPGA/hls_component/hls_component/hls/.autopilot/db/encrypt.pp.0.cpp
        Offset:          578608
        Length:          0
        ReplacementText: 'VITIS_LOOP_1248_1: '
  - DiagnosticName:  clang-diagnostic-error
    Message:         'Invalid Directive: for current device, ROM_nP + BRAM is invalid combination for BIND_STORAGE''s option ''type + impl'''
    FileOffset:      18
    FilePath:        /home/tkgong/Research/VOLE-ocity/VOLEitH-FPGA/hls_component/aes.hpp
    Replacements:    
  - DiagnosticName:  clang-diagnostic-error
    Message:         'Invalid Directive: for current device, ROM_nP + BRAM is invalid combination for BIND_STORAGE''s option ''type + impl'''
    FileOffset:      19
    FilePath:        /home/tkgong/Research/VOLE-ocity/VOLEitH-FPGA/hls_component/aes.hpp
    Replacements:    
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_79_1:  '
    FileOffset:      79
    FilePath:        /home/tkgong/Research/VOLE-ocity/VOLEitH-FPGA/hls_component/aes.hpp
    Replacements:    
      - FilePath:        /home/tkgong/Research/VOLE-ocity/VOLEitH-FPGA/hls_component/hls_component/hls/.autopilot/db/encrypt.pp.0.cpp
        Offset:          962832
        Length:          0
        ReplacementText: 'VITIS_LOOP_79_1: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_137_1:  '
    FileOffset:      137
    FilePath:        /home/tkgong/Research/VOLE-ocity/VOLEitH-FPGA/hls_component/aes.hpp
    Replacements:    
      - FilePath:        /home/tkgong/Research/VOLE-ocity/VOLEitH-FPGA/hls_component/hls_component/hls/.autopilot/db/encrypt.pp.0.cpp
        Offset:          965148
        Length:          0
        ReplacementText: 'VITIS_LOOP_137_1: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_139_2:  '
    FileOffset:      139
    FilePath:        /home/tkgong/Research/VOLE-ocity/VOLEitH-FPGA/hls_component/aes.hpp
    Replacements:    
      - FilePath:        /home/tkgong/Research/VOLE-ocity/VOLEitH-FPGA/hls_component/hls_component/hls/.autopilot/db/encrypt.pp.0.cpp
        Offset:          965225
        Length:          0
        ReplacementText: 'VITIS_LOOP_139_2: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_165_3:  '
    FileOffset:      165
    FilePath:        /home/tkgong/Research/VOLE-ocity/VOLEitH-FPGA/hls_component/aes.hpp
    Replacements:    
      - FilePath:        /home/tkgong/Research/VOLE-ocity/VOLEitH-FPGA/hls_component/hls_component/hls/.autopilot/db/encrypt.pp.0.cpp
        Offset:          966008
        Length:          0
        ReplacementText: 'VITIS_LOOP_165_3: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_173_4:  '
    FileOffset:      173
    FilePath:        /home/tkgong/Research/VOLE-ocity/VOLEitH-FPGA/hls_component/aes.hpp
    Replacements:    
      - FilePath:        /home/tkgong/Research/VOLE-ocity/VOLEitH-FPGA/hls_component/hls_component/hls/.autopilot/db/encrypt.pp.0.cpp
        Offset:          966240
        Length:          0
        ReplacementText: 'VITIS_LOOP_173_4: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_214_1:  '
    FileOffset:      214
    FilePath:        /home/tkgong/Research/VOLE-ocity/VOLEitH-FPGA/hls_component/aes.hpp
    Replacements:    
      - FilePath:        /home/tkgong/Research/VOLE-ocity/VOLEitH-FPGA/hls_component/hls_component/hls/.autopilot/db/encrypt.pp.0.cpp
        Offset:          968628
        Length:          0
        ReplacementText: 'VITIS_LOOP_214_1: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_260_1:  '
    FileOffset:      260
    FilePath:        /home/tkgong/Research/VOLE-ocity/VOLEitH-FPGA/hls_component/aes.hpp
    Replacements:    
      - FilePath:        /home/tkgong/Research/VOLE-ocity/VOLEitH-FPGA/hls_component/hls_component/hls/.autopilot/db/encrypt.pp.0.cpp
        Offset:          970347
        Length:          0
        ReplacementText: 'VITIS_LOOP_260_1: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_314_1:  '
    FileOffset:      314
    FilePath:        /home/tkgong/Research/VOLE-ocity/VOLEitH-FPGA/hls_component/aes.hpp
    Replacements:    
      - FilePath:        /home/tkgong/Research/VOLE-ocity/VOLEitH-FPGA/hls_component/hls_component/hls/.autopilot/db/encrypt.pp.0.cpp
        Offset:          972363
        Length:          0
        ReplacementText: 'VITIS_LOOP_314_1: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_316_2:  '
    FileOffset:      316
    FilePath:        /home/tkgong/Research/VOLE-ocity/VOLEitH-FPGA/hls_component/aes.hpp
    Replacements:    
      - FilePath:        /home/tkgong/Research/VOLE-ocity/VOLEitH-FPGA/hls_component/hls_component/hls/.autopilot/db/encrypt.pp.0.cpp
        Offset:          972440
        Length:          0
        ReplacementText: 'VITIS_LOOP_316_2: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_342_3:  '
    FileOffset:      342
    FilePath:        /home/tkgong/Research/VOLE-ocity/VOLEitH-FPGA/hls_component/aes.hpp
    Replacements:    
      - FilePath:        /home/tkgong/Research/VOLE-ocity/VOLEitH-FPGA/hls_component/hls_component/hls/.autopilot/db/encrypt.pp.0.cpp
        Offset:          973223
        Length:          0
        ReplacementText: 'VITIS_LOOP_342_3: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_350_4:  '
    FileOffset:      350
    FilePath:        /home/tkgong/Research/VOLE-ocity/VOLEitH-FPGA/hls_component/aes.hpp
    Replacements:    
      - FilePath:        /home/tkgong/Research/VOLE-ocity/VOLEitH-FPGA/hls_component/hls_component/hls/.autopilot/db/encrypt.pp.0.cpp
        Offset:          973455
        Length:          0
        ReplacementText: 'VITIS_LOOP_350_4: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_398_1:  '
    FileOffset:      398
    FilePath:        /home/tkgong/Research/VOLE-ocity/VOLEitH-FPGA/hls_component/aes.hpp
    Replacements:    
      - FilePath:        /home/tkgong/Research/VOLE-ocity/VOLEitH-FPGA/hls_component/hls_component/hls/.autopilot/db/encrypt.pp.0.cpp
        Offset:          975887
        Length:          0
        ReplacementText: 'VITIS_LOOP_398_1: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_441_1:  '
    FileOffset:      441
    FilePath:        /home/tkgong/Research/VOLE-ocity/VOLEitH-FPGA/hls_component/aes.hpp
    Replacements:    
      - FilePath:        /home/tkgong/Research/VOLE-ocity/VOLEitH-FPGA/hls_component/hls_component/hls/.autopilot/db/encrypt.pp.0.cpp
        Offset:          977311
        Length:          0
        ReplacementText: 'VITIS_LOOP_441_1: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_443_2:  '
    FileOffset:      443
    FilePath:        /home/tkgong/Research/VOLE-ocity/VOLEitH-FPGA/hls_component/aes.hpp
    Replacements:    
      - FilePath:        /home/tkgong/Research/VOLE-ocity/VOLEitH-FPGA/hls_component/hls_component/hls/.autopilot/db/encrypt.pp.0.cpp
        Offset:          977388
        Length:          0
        ReplacementText: 'VITIS_LOOP_443_2: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_471_3:  '
    FileOffset:      471
    FilePath:        /home/tkgong/Research/VOLE-ocity/VOLEitH-FPGA/hls_component/aes.hpp
    Replacements:    
      - FilePath:        /home/tkgong/Research/VOLE-ocity/VOLEitH-FPGA/hls_component/hls_component/hls/.autopilot/db/encrypt.pp.0.cpp
        Offset:          978173
        Length:          0
        ReplacementText: 'VITIS_LOOP_471_3: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_478_4:  '
    FileOffset:      478
    FilePath:        /home/tkgong/Research/VOLE-ocity/VOLEitH-FPGA/hls_component/aes.hpp
    Replacements:    
      - FilePath:        /home/tkgong/Research/VOLE-ocity/VOLEitH-FPGA/hls_component/hls_component/hls/.autopilot/db/encrypt.pp.0.cpp
        Offset:          978404
        Length:          0
        ReplacementText: 'VITIS_LOOP_478_4: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_552_1:  '
    FileOffset:      552
    FilePath:        /home/tkgong/Research/VOLE-ocity/VOLEitH-FPGA/hls_component/aes.hpp
    Replacements:    
      - FilePath:        /home/tkgong/Research/VOLE-ocity/VOLEitH-FPGA/hls_component/hls_component/hls/.autopilot/db/encrypt.pp.0.cpp
        Offset:          981100
        Length:          0
        ReplacementText: 'VITIS_LOOP_552_1: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_601_1:  '
    FileOffset:      601
    FilePath:        /home/tkgong/Research/VOLE-ocity/VOLEitH-FPGA/hls_component/aes.hpp
    Replacements:    
      - FilePath:        /home/tkgong/Research/VOLE-ocity/VOLEitH-FPGA/hls_component/hls_component/hls/.autopilot/db/encrypt.pp.0.cpp
        Offset:          983188
        Length:          0
        ReplacementText: 'VITIS_LOOP_601_1: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_615_1:  '
    FileOffset:      615
    FilePath:        /home/tkgong/Research/VOLE-ocity/VOLEitH-FPGA/hls_component/aes.hpp
    Replacements:    
      - FilePath:        /home/tkgong/Research/VOLE-ocity/VOLEitH-FPGA/hls_component/hls_component/hls/.autopilot/db/encrypt.pp.0.cpp
        Offset:          983480
        Length:          0
        ReplacementText: 'VITIS_LOOP_615_1: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_634_1:  '
    FileOffset:      634
    FilePath:        /home/tkgong/Research/VOLE-ocity/VOLEitH-FPGA/hls_component/aes.hpp
    Replacements:    
      - FilePath:        /home/tkgong/Research/VOLE-ocity/VOLEitH-FPGA/hls_component/hls_component/hls/.autopilot/db/encrypt.pp.0.cpp
        Offset:          983886
        Length:          0
        ReplacementText: 'VITIS_LOOP_634_1: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_659_2:  '
    FileOffset:      659
    FilePath:        /home/tkgong/Research/VOLE-ocity/VOLEitH-FPGA/hls_component/aes.hpp
    Replacements:    
      - FilePath:        /home/tkgong/Research/VOLE-ocity/VOLEitH-FPGA/hls_component/hls_component/hls/.autopilot/db/encrypt.pp.0.cpp
        Offset:          984756
        Length:          0
        ReplacementText: 'VITIS_LOOP_659_2: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_668_3:  '
    FileOffset:      668
    FilePath:        /home/tkgong/Research/VOLE-ocity/VOLEitH-FPGA/hls_component/aes.hpp
    Replacements:    
      - FilePath:        /home/tkgong/Research/VOLE-ocity/VOLEitH-FPGA/hls_component/hls_component/hls/.autopilot/db/encrypt.pp.0.cpp
        Offset:          984946
        Length:          0
        ReplacementText: 'VITIS_LOOP_668_3: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_673_4:  '
    FileOffset:      673
    FilePath:        /home/tkgong/Research/VOLE-ocity/VOLEitH-FPGA/hls_component/aes.hpp
    Replacements:    
      - FilePath:        /home/tkgong/Research/VOLE-ocity/VOLEitH-FPGA/hls_component/hls_component/hls/.autopilot/db/encrypt.pp.0.cpp
        Offset:          985115
        Length:          0
        ReplacementText: 'VITIS_LOOP_673_4: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_717_1:  '
    FileOffset:      717
    FilePath:        /home/tkgong/Research/VOLE-ocity/VOLEitH-FPGA/hls_component/aes.hpp
    Replacements:    
      - FilePath:        /home/tkgong/Research/VOLE-ocity/VOLEitH-FPGA/hls_component/hls_component/hls/.autopilot/db/encrypt.pp.0.cpp
        Offset:          988251
        Length:          0
        ReplacementText: 'VITIS_LOOP_717_1: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_763_1:  '
    FileOffset:      763
    FilePath:        /home/tkgong/Research/VOLE-ocity/VOLEitH-FPGA/hls_component/aes.hpp
    Replacements:    
      - FilePath:        /home/tkgong/Research/VOLE-ocity/VOLEitH-FPGA/hls_component/hls_component/hls/.autopilot/db/encrypt.pp.0.cpp
        Offset:          990093
        Length:          0
        ReplacementText: 'VITIS_LOOP_763_1: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_777_1:  '
    FileOffset:      777
    FilePath:        /home/tkgong/Research/VOLE-ocity/VOLEitH-FPGA/hls_component/aes.hpp
    Replacements:    
      - FilePath:        /home/tkgong/Research/VOLE-ocity/VOLEitH-FPGA/hls_component/hls_component/hls/.autopilot/db/encrypt.pp.0.cpp
        Offset:          990385
        Length:          0
        ReplacementText: 'VITIS_LOOP_777_1: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_796_1:  '
    FileOffset:      796
    FilePath:        /home/tkgong/Research/VOLE-ocity/VOLEitH-FPGA/hls_component/aes.hpp
    Replacements:    
      - FilePath:        /home/tkgong/Research/VOLE-ocity/VOLEitH-FPGA/hls_component/hls_component/hls/.autopilot/db/encrypt.pp.0.cpp
        Offset:          990791
        Length:          0
        ReplacementText: 'VITIS_LOOP_796_1: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_820_2:  '
    FileOffset:      820
    FilePath:        /home/tkgong/Research/VOLE-ocity/VOLEitH-FPGA/hls_component/aes.hpp
    Replacements:    
      - FilePath:        /home/tkgong/Research/VOLE-ocity/VOLEitH-FPGA/hls_component/hls_component/hls/.autopilot/db/encrypt.pp.0.cpp
        Offset:          991603
        Length:          0
        ReplacementText: 'VITIS_LOOP_820_2: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_829_3:  '
    FileOffset:      829
    FilePath:        /home/tkgong/Research/VOLE-ocity/VOLEitH-FPGA/hls_component/aes.hpp
    Replacements:    
      - FilePath:        /home/tkgong/Research/VOLE-ocity/VOLEitH-FPGA/hls_component/hls_component/hls/.autopilot/db/encrypt.pp.0.cpp
        Offset:          991793
        Length:          0
        ReplacementText: 'VITIS_LOOP_829_3: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_834_4:  '
    FileOffset:      834
    FilePath:        /home/tkgong/Research/VOLE-ocity/VOLEitH-FPGA/hls_component/aes.hpp
    Replacements:    
      - FilePath:        /home/tkgong/Research/VOLE-ocity/VOLEitH-FPGA/hls_component/hls_component/hls/.autopilot/db/encrypt.pp.0.cpp
        Offset:          991962
        Length:          0
        ReplacementText: 'VITIS_LOOP_834_4: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_875_1:  '
    FileOffset:      875
    FilePath:        /home/tkgong/Research/VOLE-ocity/VOLEitH-FPGA/hls_component/aes.hpp
    Replacements:    
      - FilePath:        /home/tkgong/Research/VOLE-ocity/VOLEitH-FPGA/hls_component/hls_component/hls/.autopilot/db/encrypt.pp.0.cpp
        Offset:          994991
        Length:          0
        ReplacementText: 'VITIS_LOOP_875_1: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_912_1:  '
    FileOffset:      912
    FilePath:        /home/tkgong/Research/VOLE-ocity/VOLEitH-FPGA/hls_component/aes.hpp
    Replacements:    
      - FilePath:        /home/tkgong/Research/VOLE-ocity/VOLEitH-FPGA/hls_component/hls_component/hls/.autopilot/db/encrypt.pp.0.cpp
        Offset:          996243
        Length:          0
        ReplacementText: 'VITIS_LOOP_912_1: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_926_1:  '
    FileOffset:      926
    FilePath:        /home/tkgong/Research/VOLE-ocity/VOLEitH-FPGA/hls_component/aes.hpp
    Replacements:    
      - FilePath:        /home/tkgong/Research/VOLE-ocity/VOLEitH-FPGA/hls_component/hls_component/hls/.autopilot/db/encrypt.pp.0.cpp
        Offset:          996535
        Length:          0
        ReplacementText: 'VITIS_LOOP_926_1: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_945_1:  '
    FileOffset:      945
    FilePath:        /home/tkgong/Research/VOLE-ocity/VOLEitH-FPGA/hls_component/aes.hpp
    Replacements:    
      - FilePath:        /home/tkgong/Research/VOLE-ocity/VOLEitH-FPGA/hls_component/hls_component/hls/.autopilot/db/encrypt.pp.0.cpp
        Offset:          996941
        Length:          0
        ReplacementText: 'VITIS_LOOP_945_1: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_969_2:  '
    FileOffset:      969
    FilePath:        /home/tkgong/Research/VOLE-ocity/VOLEitH-FPGA/hls_component/aes.hpp
    Replacements:    
      - FilePath:        /home/tkgong/Research/VOLE-ocity/VOLEitH-FPGA/hls_component/hls_component/hls/.autopilot/db/encrypt.pp.0.cpp
        Offset:          997753
        Length:          0
        ReplacementText: 'VITIS_LOOP_969_2: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_978_3:  '
    FileOffset:      978
    FilePath:        /home/tkgong/Research/VOLE-ocity/VOLEitH-FPGA/hls_component/aes.hpp
    Replacements:    
      - FilePath:        /home/tkgong/Research/VOLE-ocity/VOLEitH-FPGA/hls_component/hls_component/hls/.autopilot/db/encrypt.pp.0.cpp
        Offset:          997943
        Length:          0
        ReplacementText: 'VITIS_LOOP_978_3: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_984_4:  '
    FileOffset:      984
    FilePath:        /home/tkgong/Research/VOLE-ocity/VOLEitH-FPGA/hls_component/aes.hpp
    Replacements:    
      - FilePath:        /home/tkgong/Research/VOLE-ocity/VOLEitH-FPGA/hls_component/hls_component/hls/.autopilot/db/encrypt.pp.0.cpp
        Offset:          998170
        Length:          0
        ReplacementText: 'VITIS_LOOP_984_4: '
...
