

================================================================
== Vitis HLS Report for 'compute_add'
================================================================
* Date:           Mon Mar 27 18:22:37 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        krnl_vadd
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  1.267 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+---------+---------+---------+
    |  Latency (cycles) |  Latency (absolute) |      Interval     | Pipeline|
    |   min   |   max   |    min   |    max   |   min   |   max   |   Type  |
    +---------+---------+----------+----------+---------+---------+---------+
    |  1000006|  1000006|  3.333 ms|  3.333 ms|  1000006|  1000006|       no|
    +---------+---------+----------+----------+---------+---------+---------+

    + Detail: 
        * Instance: 
        +-------------------------------------------------+---------------------------------------+---------+---------+----------+----------+---------+---------+---------+
        |                                                 |                                       |  Latency (cycles) |  Latency (absolute) |      Interval     | Pipeline|
        |                     Instance                    |                 Module                |   min   |   max   |    min   |    max   |   min   |   max   |   Type  |
        +-------------------------------------------------+---------------------------------------+---------+---------+----------+----------+---------+---------+---------+
        |grp_compute_add_Pipeline_VITIS_LOOP_106_1_fu_53  |compute_add_Pipeline_VITIS_LOOP_106_1  |  1000003|  1000003|  3.333 ms|  3.333 ms|  1000003|  1000003|       no|
        +-------------------------------------------------+---------------------------------------+---------+---------+----------+----------+---------+---------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+------+
|         Name        | BRAM_18K|  DSP  |    FF   |   LUT   | URAM |
+---------------------+---------+-------+---------+---------+------+
|DSP                  |        -|      -|        -|        -|     -|
|Expression           |        -|      -|        0|       10|     -|
|FIFO                 |        -|      -|        -|        -|     -|
|Instance             |        -|      -|      101|      161|     -|
|Memory               |        -|      -|        -|        -|     -|
|Multiplexer          |        -|      -|        -|       62|     -|
|Register             |        -|      -|       38|        -|     -|
+---------------------+---------+-------+---------+---------+------+
|Total                |        0|      0|      139|      233|     0|
+---------------------+---------+-------+---------+---------+------+
|Available SLR        |     1344|   3072|   864000|   432000|   320|
+---------------------+---------+-------+---------+---------+------+
|Utilization SLR (%)  |        0|      0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+
|Available            |     5376|  12288|  3456000|  1728000|  1280|
+---------------------+---------+-------+---------+---------+------+
|Utilization (%)      |        0|      0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+

+ Detail: 
    * Instance: 
    +-------------------------------------------------+---------------------------------------+---------+----+-----+-----+-----+
    |                     Instance                    |                 Module                | BRAM_18K| DSP|  FF | LUT | URAM|
    +-------------------------------------------------+---------------------------------------+---------+----+-----+-----+-----+
    |grp_compute_add_Pipeline_VITIS_LOOP_106_1_fu_53  |compute_add_Pipeline_VITIS_LOOP_106_1  |        0|   0|  101|  161|    0|
    +-------------------------------------------------+---------------------------------------+---------+----+-----+-----+-----+
    |Total                                            |                                       |        0|   0|  101|  161|    0|
    +-------------------------------------------------+---------------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+----+---+----+------------+------------+
    |     Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+----+---+----+------------+------------+
    |ap_ext_blocking_n      |       and|   0|  0|   2|           1|           2|
    |ap_int_blocking_cur_n  |       and|   0|  0|   2|           1|           0|
    |ap_int_blocking_n      |       and|   0|  0|   2|           1|           1|
    |ap_str_blocking_n      |       and|   0|  0|   2|           1|           2|
    |ap_block_state1        |        or|   0|  0|   2|           1|           1|
    +-----------------------+----------+----+---+----+------------+------------+
    |Total                  |          |   0|  0|  10|           5|           6|
    +-----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------------+----+-----------+-----+-----------+
    |       Name       | LUT| Input Size| Bits| Total Bits|
    +------------------+----+-----------+-----+-----------+
    |ap_NS_fsm         |  26|          5|    1|          5|
    |ap_done           |   9|          2|    1|          2|
    |in1_stream_read   |   9|          2|    1|          2|
    |out_stream_blk_n  |   9|          2|    1|          2|
    |size_blk_n        |   9|          2|    1|          2|
    +------------------+----+-----------+-----+-----------+
    |Total             |  62|         13|    5|         13|
    +------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------------------------------+----+----+-----+-----------+
    |                             Name                             | FF | LUT| Bits| Const Bits|
    +--------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                     |   4|   0|    4|          0|
    |ap_done_reg                                                   |   1|   0|    1|          0|
    |grp_compute_add_Pipeline_VITIS_LOOP_106_1_fu_53_ap_start_reg  |   1|   0|    1|          0|
    |size_read_reg_71                                              |  32|   0|   32|          0|
    +--------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                         |  38|   0|   38|          0|
    +--------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------+-----+-----+------------+--------------+--------------+
|         RTL Ports         | Dir | Bits|  Protocol  | Source Object|    C Type    |
+---------------------------+-----+-----+------------+--------------+--------------+
|ap_clk                     |   in|    1|  ap_ctrl_hs|   compute_add|  return value|
|ap_rst                     |   in|    1|  ap_ctrl_hs|   compute_add|  return value|
|ap_start                   |   in|    1|  ap_ctrl_hs|   compute_add|  return value|
|ap_done                    |  out|    1|  ap_ctrl_hs|   compute_add|  return value|
|ap_continue                |   in|    1|  ap_ctrl_hs|   compute_add|  return value|
|ap_idle                    |  out|    1|  ap_ctrl_hs|   compute_add|  return value|
|ap_ready                   |  out|    1|  ap_ctrl_hs|   compute_add|  return value|
|ap_ext_blocking_n          |  out|    1|  ap_ctrl_hs|   compute_add|  return value|
|ap_str_blocking_n          |  out|    1|  ap_ctrl_hs|   compute_add|  return value|
|ap_int_blocking_n          |  out|    1|  ap_ctrl_hs|   compute_add|  return value|
|size_dout                  |   in|   32|     ap_fifo|          size|       pointer|
|size_num_data_valid        |   in|    2|     ap_fifo|          size|       pointer|
|size_fifo_cap              |   in|    2|     ap_fifo|          size|       pointer|
|size_empty_n               |   in|    1|     ap_fifo|          size|       pointer|
|size_read                  |  out|    1|     ap_fifo|          size|       pointer|
|in1_stream_dout            |   in|   32|     ap_fifo|    in1_stream|       pointer|
|in1_stream_num_data_valid  |   in|    2|     ap_fifo|    in1_stream|       pointer|
|in1_stream_fifo_cap        |   in|    2|     ap_fifo|    in1_stream|       pointer|
|in1_stream_empty_n         |   in|    1|     ap_fifo|    in1_stream|       pointer|
|in1_stream_read            |  out|    1|     ap_fifo|    in1_stream|       pointer|
|out_stream_din             |  out|   32|     ap_fifo|    out_stream|       pointer|
|out_stream_num_data_valid  |   in|    2|     ap_fifo|    out_stream|       pointer|
|out_stream_fifo_cap        |   in|    2|     ap_fifo|    out_stream|       pointer|
|out_stream_full_n          |   in|    1|     ap_fifo|    out_stream|       pointer|
|out_stream_write           |  out|    1|     ap_fifo|    out_stream|       pointer|
+---------------------------+-----+-----+------------+--------------+--------------+

