# Benchmark "control_merge_dataless" written by ABC on Sat Oct 19 00:54:29 2024
.model control_merge_dataless
.inputs clk rst ins_valid[0] ins_valid[1] ins_valid[2] ins_valid[3] \
 ins_valid[4] ins_valid[5] ins_valid[6] ins_valid[7] ins_valid[8] \
 ins_valid[9] ins_valid[10] ins_valid[11] ins_valid[12] ins_valid[13] \
 outs_ready index_ready
.outputs ins_ready[0] ins_ready[1] ins_ready[2] ins_ready[3] ins_ready[4] \
 ins_ready[5] ins_ready[6] ins_ready[7] ins_ready[8] ins_ready[9] \
 ins_ready[10] ins_ready[11] ins_ready[12] ins_ready[13] outs_valid index \
 index_valid

.latch        n72 fork_dataless.regBlock[0].regblock.transmitValue  1
.latch        n77 fork_dataless.regBlock[1].regblock.transmitValue  1
.latch        n82 tehb.dataReg  0
.latch        n87 tehb.control.fullReg  0

.names ins_valid[0] ins_valid[1] new_n48
00 1
.names ins_valid[2] ins_valid[3] new_n49
00 1
.names ins_valid[4] ins_valid[5] new_n50
00 1
.names ins_valid[6] ins_valid[7] new_n51
00 1
.names ins_valid[8] ins_valid[9] new_n52
00 1
.names ins_valid[10] ins_valid[11] new_n53
00 1
.names ins_valid[12] ins_valid[13] new_n54
00 1
.names new_n53 new_n54 new_n55
11 1
.names new_n51 new_n52 new_n56
11 1
.names new_n49 new_n50 new_n57
11 1
.names new_n48 new_n57 new_n58
11 1
.names new_n55 new_n56 new_n59
11 1
.names new_n58 new_n59 new_n60
11 1
.names tehb.control.fullReg new_n60 new_n61
01 1
.names fork_dataless.regBlock[0].regblock.transmitValue new_n61 outs_valid
10 1
.names tehb.dataReg tehb.control.fullReg new_n63
11 1
.names ins_valid[1] ins_valid[2] new_n64
10 1
.names ins_valid[3] new_n64 new_n65
00 1
.names ins_valid[4] new_n65 new_n66
00 1
.names ins_valid[5] new_n66 new_n67
00 1
.names ins_valid[6] new_n67 new_n68
00 1
.names ins_valid[7] new_n68 new_n69
00 1
.names ins_valid[8] new_n69 new_n70
00 1
.names ins_valid[9] new_n70 new_n71
00 1
.names ins_valid[10] new_n71 new_n72_1
00 1
.names ins_valid[11] new_n72_1 new_n73
00 1
.names ins_valid[12] new_n73 new_n74
00 1
.names ins_valid[13] new_n74 new_n75
00 1
.names tehb.control.fullReg new_n75 new_n76
00 1
.names new_n63 new_n76 index
00 0
.names fork_dataless.regBlock[1].regblock.transmitValue new_n61 index_valid
10 1
.names outs_ready fork_dataless.regBlock[0].regblock.transmitValue new_n79
01 1
.names index_ready fork_dataless.regBlock[1].regblock.transmitValue new_n80
01 1
.names new_n79 new_n80 new_n81
00 1
.names rst new_n81 new_n82_1
00 1
.names new_n61 new_n82_1 n87
01 1
.names new_n79 n87 n72
01 0
.names new_n80 n87 n77
01 0
.names tehb.control.fullReg new_n81 new_n86
00 1
.names new_n60 new_n86 new_n87_1
01 1
.names tehb.dataReg new_n87_1 new_n88
10 1
.names new_n75 new_n87_1 new_n89
01 1
.names new_n88 new_n89 new_n90
00 1
.names rst new_n90 n82
00 1
.names tehb.control.fullReg ins_ready[0]
0 1
.names ins_ready[0] ins_ready[1]
1 1
.names ins_ready[0] ins_ready[2]
1 1
.names ins_ready[0] ins_ready[3]
1 1
.names ins_ready[0] ins_ready[4]
1 1
.names ins_ready[0] ins_ready[5]
1 1
.names ins_ready[0] ins_ready[6]
1 1
.names ins_ready[0] ins_ready[7]
1 1
.names ins_ready[0] ins_ready[8]
1 1
.names ins_ready[0] ins_ready[9]
1 1
.names ins_ready[0] ins_ready[10]
1 1
.names ins_ready[0] ins_ready[11]
1 1
.names ins_ready[0] ins_ready[12]
1 1
.names ins_ready[0] ins_ready[13]
1 1
.end
