# Delta-Sigma-Modulator
This project implements a 2-1 switched-capacitor delta-sigma ADC. With OSR=128 and binary quantizer, the ADC achieves 80 dB SNR with 20kHz bandwidth through noise cancellation. Implementation parameters are calculated to reduce noise.\
![ADC output]()
