// Seed: 3935820691
`timescale 1ps / 1ps
module module_0 (
    input id_0,
    input reg id_1,
    output reg id_2,
    input id_3,
    output reg id_4,
    output id_5
);
  always @(posedge 1'b0 or posedge 1) begin
    if (1) id_2 <= 1;
    else begin
      if (1) begin
        id_2 = id_3;
      end
      id_2 <= 1'b0 == 1;
      if (1) id_4 <= id_1;
      else begin
        id_4 = id_1;
      end
    end
  end
endmodule
