Fitter report for spi_flash_read
Tue Sep 03 18:05:31 2024
Quartus II 64-Bit Version 13.1.0 Build 162 10/23/2013 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. I/O Assignment Warnings
  6. Incremental Compilation Preservation Summary
  7. Incremental Compilation Partition Settings
  8. Incremental Compilation Placement Preservation
  9. Pin-Out File
 10. Fitter Resource Usage Summary
 11. Fitter Partition Statistics
 12. Input Pins
 13. Output Pins
 14. Dual Purpose and Dedicated Pins
 15. I/O Bank Usage
 16. All Package Pins
 17. Fitter Resource Utilization by Entity
 18. Delay Chain Summary
 19. Pad To Core Delay Chain Fanout
 20. Control Signals
 21. Global & Other Fast Signals
 22. Non-Global High Fan-Out Signals
 23. Fitter RAM Summary
 24. Routing Usage Summary
 25. LAB Logic Elements
 26. LAB-wide Signals
 27. LAB Signals Sourced
 28. LAB Signals Sourced Out
 29. LAB Distinct Inputs
 30. I/O Rules Summary
 31. I/O Rules Details
 32. I/O Rules Matrix
 33. Fitter Device Options
 34. Operating Settings and Conditions
 35. Estimated Delay Added for Hold Timing Summary
 36. Estimated Delay Added for Hold Timing Details
 37. Fitter Messages
 38. Fitter Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Fitter Summary                                                                   ;
+------------------------------------+---------------------------------------------+
; Fitter Status                      ; Successful - Tue Sep 03 18:05:31 2024       ;
; Quartus II 64-Bit Version          ; 13.1.0 Build 162 10/23/2013 SJ Full Version ;
; Revision Name                      ; spi_flash_read                              ;
; Top-level Entity Name              ; spi_flash_read                              ;
; Family                             ; Cyclone IV E                                ;
; Device                             ; EP4CE6E22C8                                 ;
; Timing Models                      ; Final                                       ;
; Total logic elements               ; 220 / 6,272 ( 4 % )                         ;
;     Total combinational functions  ; 203 / 6,272 ( 3 % )                         ;
;     Dedicated logic registers      ; 143 / 6,272 ( 2 % )                         ;
; Total registers                    ; 143                                         ;
; Total pins                         ; 8 / 92 ( 9 % )                              ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 2,048 / 276,480 ( < 1 % )                   ;
; Embedded Multiplier 9-bit elements ; 0 / 30 ( 0 % )                              ;
; Total PLLs                         ; 0 / 2 ( 0 % )                               ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                                                            ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Option                                                                     ; Setting                               ; Default Value                         ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Device                                                                     ; EP4CE6E22C8                           ;                                       ;
; Minimum Core Junction Temperature                                          ; 0                                     ;                                       ;
; Maximum Core Junction Temperature                                          ; 85                                    ;                                       ;
; Fit Attempts to Skip                                                       ; 0                                     ; 0.0                                   ;
; Device I/O Standard                                                        ; 2.5 V                                 ;                                       ;
; Use smart compilation                                                      ; Off                                   ; Off                                   ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                                    ; On                                    ;
; Enable compact report table                                                ; Off                                   ; Off                                   ;
; Auto Merge PLLs                                                            ; On                                    ; On                                    ;
; Router Timing Optimization Level                                           ; Normal                                ; Normal                                ;
; Perform Clocking Topology Analysis During Routing                          ; Off                                   ; Off                                   ;
; Placement Effort Multiplier                                                ; 1.0                                   ; 1.0                                   ;
; Router Effort Multiplier                                                   ; 1.0                                   ; 1.0                                   ;
; Optimize Hold Timing                                                       ; All Paths                             ; All Paths                             ;
; Optimize Multi-Corner Timing                                               ; On                                    ; On                                    ;
; PowerPlay Power Optimization                                               ; Normal compilation                    ; Normal compilation                    ;
; SSN Optimization                                                           ; Off                                   ; Off                                   ;
; Optimize Timing                                                            ; Normal compilation                    ; Normal compilation                    ;
; Optimize Timing for ECOs                                                   ; Off                                   ; Off                                   ;
; Regenerate full fit report during ECO compiles                             ; Off                                   ; Off                                   ;
; Optimize IOC Register Placement for Timing                                 ; Normal                                ; Normal                                ;
; Limit to One Fitting Attempt                                               ; Off                                   ; Off                                   ;
; Final Placement Optimizations                                              ; Automatically                         ; Automatically                         ;
; Fitter Aggressive Routability Optimizations                                ; Automatically                         ; Automatically                         ;
; Fitter Initial Placement Seed                                              ; 1                                     ; 1                                     ;
; PCI I/O                                                                    ; Off                                   ; Off                                   ;
; Weak Pull-Up Resistor                                                      ; Off                                   ; Off                                   ;
; Enable Bus-Hold Circuitry                                                  ; Off                                   ; Off                                   ;
; Auto Packed Registers                                                      ; Auto                                  ; Auto                                  ;
; Auto Delay Chains                                                          ; On                                    ; On                                    ;
; Auto Delay Chains for High Fanout Input Pins                               ; Off                                   ; Off                                   ;
; Allow Single-ended Buffer for Differential-XSTL Input                      ; Off                                   ; Off                                   ;
; Treat Bidirectional Pin as Output Pin                                      ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Fitting             ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Performance         ; Off                                   ; Off                                   ;
; Perform Register Duplication for Performance                               ; Off                                   ; Off                                   ;
; Perform Logic to Memory Mapping for Fitting                                ; Off                                   ; Off                                   ;
; Perform Register Retiming for Performance                                  ; Off                                   ; Off                                   ;
; Perform Asynchronous Signal Pipelining                                     ; Off                                   ; Off                                   ;
; Fitter Effort                                                              ; Auto Fit                              ; Auto Fit                              ;
; Physical Synthesis Effort Level                                            ; Normal                                ; Normal                                ;
; Logic Cell Insertion - Logic Duplication                                   ; Auto                                  ; Auto                                  ;
; Auto Register Duplication                                                  ; Auto                                  ; Auto                                  ;
; Auto Global Clock                                                          ; On                                    ; On                                    ;
; Auto Global Register Control Signals                                       ; On                                    ; On                                    ;
; Reserve all unused pins                                                    ; As input tri-stated with weak pull-up ; As input tri-stated with weak pull-up ;
; Synchronizer Identification                                                ; Off                                   ; Off                                   ;
; Enable Beneficial Skew Optimization                                        ; On                                    ; On                                    ;
; Optimize Design for Metastability                                          ; On                                    ; On                                    ;
; Force Fitter to Avoid Periphery Placement Warnings                         ; Off                                   ; Off                                   ;
; Enable input tri-state on active configuration pins in user mode           ; Off                                   ; Off                                   ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 32          ;
; Maximum allowed            ; 16          ;
;                            ;             ;
; Average used               ; 2.00        ;
; Maximum used               ; 16          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-8         ;  14.3%      ;
;     Processors 9-16        ; < 0.1%      ;
;     Processors 17-32       ;   0.0%      ;
+----------------------------+-------------+


+-------------------------------------------------+
; I/O Assignment Warnings                         ;
+----------+--------------------------------------+
; Pin Name ; Reason                               ;
+----------+--------------------------------------+
; cs_n     ; Missing drive strength and slew rate ;
; sck      ; Missing drive strength and slew rate ;
; mosi     ; Missing drive strength and slew rate ;
; tx       ; Missing drive strength and slew rate ;
+----------+--------------------------------------+


+--------------------------------------------------------------------------------------------------+
; Incremental Compilation Preservation Summary                                                     ;
+---------------------+--------------------+----------------------------+--------------------------+
; Type                ; Total [A + B]      ; From Design Partitions [A] ; From Rapid Recompile [B] ;
+---------------------+--------------------+----------------------------+--------------------------+
; Placement (by node) ;                    ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 373 ) ; 0.00 % ( 0 / 373 )         ; 0.00 % ( 0 / 373 )       ;
;     -- Achieved     ; 0.00 % ( 0 / 373 ) ; 0.00 % ( 0 / 373 )         ; 0.00 % ( 0 / 373 )       ;
;                     ;                    ;                            ;                          ;
; Routing (by net)    ;                    ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 0 )   ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
;     -- Achieved     ; 0.00 % ( 0 / 0 )   ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
+---------------------+--------------------+----------------------------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Partition Settings                                                                                                                                             ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Partition Name                 ; Partition Type ; Netlist Type Used ; Preservation Level Used ; Netlist Type Requested ; Preservation Level Requested ; Contents                       ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Top                            ; User-created   ; Source File       ; N/A                     ; Source File            ; N/A                          ;                                ;
; hard_block:auto_generated_inst ; Auto-generated ; Source File       ; N/A                     ; Source File            ; N/A                          ; hard_block:auto_generated_inst ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Placement Preservation                                                                                     ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Partition Name                 ; Preservation Achieved ; Preservation Level Used ; Netlist Type Used ; Preservation Method ; Notes ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Top                            ; 0.00 % ( 0 / 373 )    ; N/A                     ; Source File       ; N/A                 ;       ;
; hard_block:auto_generated_inst ; 0.00 % ( 0 / 0 )      ; N/A                     ; Source File       ; N/A                 ;       ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in C:/Users/Administrator/Desktop/spi_flash_read/quartus_prj/output_files/spi_flash_read.pin.


+-------------------------------------------------------------------------+
; Fitter Resource Usage Summary                                           ;
+---------------------------------------------+---------------------------+
; Resource                                    ; Usage                     ;
+---------------------------------------------+---------------------------+
; Total logic elements                        ; 220 / 6,272 ( 4 % )       ;
;     -- Combinational with no register       ; 77                        ;
;     -- Register only                        ; 17                        ;
;     -- Combinational with a register        ; 126                       ;
;                                             ;                           ;
; Logic element usage by number of LUT inputs ;                           ;
;     -- 4 input functions                    ; 76                        ;
;     -- 3 input functions                    ; 24                        ;
;     -- <=2 input functions                  ; 103                       ;
;     -- Register only                        ; 17                        ;
;                                             ;                           ;
; Logic elements by mode                      ;                           ;
;     -- normal mode                          ; 111                       ;
;     -- arithmetic mode                      ; 92                        ;
;                                             ;                           ;
; Total registers*                            ; 143 / 6,684 ( 2 % )       ;
;     -- Dedicated logic registers            ; 143 / 6,272 ( 2 % )       ;
;     -- I/O registers                        ; 0 / 412 ( 0 % )           ;
;                                             ;                           ;
; Total LABs:  partially or completely used   ; 17 / 392 ( 4 % )          ;
; Virtual pins                                ; 0                         ;
; I/O pins                                    ; 8 / 92 ( 9 % )            ;
;     -- Clock pins                           ; 2 / 3 ( 67 % )            ;
;     -- Dedicated input pins                 ; 0 / 9 ( 0 % )             ;
;                                             ;                           ;
; Global signals                              ; 2                         ;
; M9Ks                                        ; 1 / 30 ( 3 % )            ;
; Total block memory bits                     ; 2,048 / 276,480 ( < 1 % ) ;
; Total block memory implementation bits      ; 9,216 / 276,480 ( 3 % )   ;
; Embedded Multiplier 9-bit elements          ; 0 / 30 ( 0 % )            ;
; PLLs                                        ; 0 / 2 ( 0 % )             ;
; Global clocks                               ; 2 / 10 ( 20 % )           ;
; JTAGs                                       ; 0 / 1 ( 0 % )             ;
; CRC blocks                                  ; 0 / 1 ( 0 % )             ;
; ASMI blocks                                 ; 0 / 1 ( 0 % )             ;
; Impedance control blocks                    ; 0 / 4 ( 0 % )             ;
; Average interconnect usage (total/H/V)      ; 0% / 0% / 0%              ;
; Peak interconnect usage (total/H/V)         ; 0% / 1% / 0%              ;
; Maximum fan-out                             ; 145                       ;
; Highest non-global fan-out                  ; 21                        ;
; Total fan-out                               ; 1152                      ;
; Average fan-out                             ; 3.02                      ;
+---------------------------------------------+---------------------------+
*  Register count does not include registers inside RAM blocks or DSP blocks.



+---------------------------------------------------------------------------------------------------+
; Fitter Partition Statistics                                                                       ;
+---------------------------------------------+--------------------+--------------------------------+
; Statistic                                   ; Top                ; hard_block:auto_generated_inst ;
+---------------------------------------------+--------------------+--------------------------------+
; Difficulty Clustering Region                ; Low                ; Low                            ;
;                                             ;                    ;                                ;
; Total logic elements                        ; 220 / 6272 ( 4 % ) ; 0 / 6272 ( 0 % )               ;
;     -- Combinational with no register       ; 77                 ; 0                              ;
;     -- Register only                        ; 17                 ; 0                              ;
;     -- Combinational with a register        ; 126                ; 0                              ;
;                                             ;                    ;                                ;
; Logic element usage by number of LUT inputs ;                    ;                                ;
;     -- 4 input functions                    ; 76                 ; 0                              ;
;     -- 3 input functions                    ; 24                 ; 0                              ;
;     -- <=2 input functions                  ; 103                ; 0                              ;
;     -- Register only                        ; 17                 ; 0                              ;
;                                             ;                    ;                                ;
; Logic elements by mode                      ;                    ;                                ;
;     -- normal mode                          ; 111                ; 0                              ;
;     -- arithmetic mode                      ; 92                 ; 0                              ;
;                                             ;                    ;                                ;
; Total registers                             ; 143                ; 0                              ;
;     -- Dedicated logic registers            ; 143 / 6272 ( 2 % ) ; 0 / 6272 ( 0 % )               ;
;     -- I/O registers                        ; 0                  ; 0                              ;
;                                             ;                    ;                                ;
; Total LABs:  partially or completely used   ; 17 / 392 ( 4 % )   ; 0 / 392 ( 0 % )                ;
;                                             ;                    ;                                ;
; Virtual pins                                ; 0                  ; 0                              ;
; I/O pins                                    ; 8                  ; 0                              ;
; Embedded Multiplier 9-bit elements          ; 0 / 30 ( 0 % )     ; 0 / 30 ( 0 % )                 ;
; Total memory bits                           ; 2048               ; 0                              ;
; Total RAM block bits                        ; 9216               ; 0                              ;
; M9K                                         ; 1 / 30 ( 3 % )     ; 0 / 30 ( 0 % )                 ;
; Clock control block                         ; 2 / 12 ( 16 % )    ; 0 / 12 ( 0 % )                 ;
;                                             ;                    ;                                ;
; Connections                                 ;                    ;                                ;
;     -- Input Connections                    ; 0                  ; 0                              ;
;     -- Registered Input Connections         ; 0                  ; 0                              ;
;     -- Output Connections                   ; 0                  ; 0                              ;
;     -- Registered Output Connections        ; 0                  ; 0                              ;
;                                             ;                    ;                                ;
; Internal Connections                        ;                    ;                                ;
;     -- Total Connections                    ; 1157               ; 0                              ;
;     -- Registered Connections               ; 410                ; 0                              ;
;                                             ;                    ;                                ;
; External Connections                        ;                    ;                                ;
;     -- Top                                  ; 0                  ; 0                              ;
;     -- hard_block:auto_generated_inst       ; 0                  ; 0                              ;
;                                             ;                    ;                                ;
; Partition Interface                         ;                    ;                                ;
;     -- Input Ports                          ; 4                  ; 0                              ;
;     -- Output Ports                         ; 4                  ; 0                              ;
;     -- Bidir Ports                          ; 0                  ; 0                              ;
;                                             ;                    ;                                ;
; Registered Ports                            ;                    ;                                ;
;     -- Registered Input Ports               ; 0                  ; 0                              ;
;     -- Registered Output Ports              ; 0                  ; 0                              ;
;                                             ;                    ;                                ;
; Port Connectivity                           ;                    ;                                ;
;     -- Input Ports driven by GND            ; 0                  ; 0                              ;
;     -- Output Ports driven by GND           ; 0                  ; 0                              ;
;     -- Input Ports driven by VCC            ; 0                  ; 0                              ;
;     -- Output Ports driven by VCC           ; 0                  ; 0                              ;
;     -- Input Ports with no Source           ; 0                  ; 0                              ;
;     -- Output Ports with no Source          ; 0                  ; 0                              ;
;     -- Input Ports with no Fanout           ; 0                  ; 0                              ;
;     -- Output Ports with no Fanout          ; 0                  ; 0                              ;
+---------------------------------------------+--------------------+--------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                                                                                                                                     ;
+-----------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+
; Name      ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Power Up High ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard ; Termination Control Block ; Location assigned by ;
+-----------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+
; miso      ; 84    ; 5        ; 34           ; 9            ; 14           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; pi_key    ; 89    ; 5        ; 34           ; 12           ; 14           ; 21                    ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; sys_clk   ; 25    ; 2        ; 0            ; 11           ; 21           ; 145                   ; 0                  ; yes    ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; sys_rst_n ; 88    ; 5        ; 34           ; 12           ; 21           ; 117                   ; 0                  ; yes    ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
+-----------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; Name ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Output Register ; Output Enable Register ; Power Up High ; Slew Rate ; PCI I/O Enabled ; Open Drain ; TRI Primitive ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Termination                       ; Termination Control Block ; Output Buffer Pre-emphasis ; Voltage Output Differential ; Location assigned by ; Output Enable Source ; Output Enable Group ;
+------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; cs_n ; 87    ; 5        ; 34           ; 10           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; mosi ; 74    ; 5        ; 34           ; 2            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sck  ; 75    ; 5        ; 34           ; 3            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; tx   ; 10    ; 1        ; 0            ; 18           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
+------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+


+----------------------------------------------------------------------------------------------------+
; Dual Purpose and Dedicated Pins                                                                    ;
+----------+----------------------+-------------------+------------------+---------------------------+
; Location ; Pin Name             ; Reserved As       ; User Signal Name ; Pin Type                  ;
+----------+----------------------+-------------------+------------------+---------------------------+
; 9        ; nSTATUS              ; -                 ; -                ; Dedicated Programming Pin ;
; 14       ; nCONFIG              ; -                 ; -                ; Dedicated Programming Pin ;
; 21       ; nCE                  ; -                 ; -                ; Dedicated Programming Pin ;
; 87       ; DIFFIO_R7p, DEV_CLRn ; Use as regular IO ; cs_n             ; Dual Purpose Pin          ;
; 92       ; CONF_DONE            ; -                 ; -                ; Dedicated Programming Pin ;
; 94       ; MSEL0                ; -                 ; -                ; Dedicated Programming Pin ;
; 96       ; MSEL1                ; -                 ; -                ; Dedicated Programming Pin ;
; 97       ; MSEL2                ; -                 ; -                ; Dedicated Programming Pin ;
; 97       ; MSEL3                ; -                 ; -                ; Dedicated Programming Pin ;
+----------+----------------------+-------------------+------------------+---------------------------+


+-----------------------------------------------------------+
; I/O Bank Usage                                            ;
+----------+-----------------+---------------+--------------+
; I/O Bank ; Usage           ; VCCIO Voltage ; VREF Voltage ;
+----------+-----------------+---------------+--------------+
; 1        ; 1 / 11 ( 9 % )  ; 2.5V          ; --           ;
; 2        ; 1 / 8 ( 13 % )  ; 2.5V          ; --           ;
; 3        ; 0 / 11 ( 0 % )  ; 2.5V          ; --           ;
; 4        ; 0 / 14 ( 0 % )  ; 2.5V          ; --           ;
; 5        ; 6 / 13 ( 46 % ) ; 2.5V          ; --           ;
; 6        ; 0 / 10 ( 0 % )  ; 2.5V          ; --           ;
; 7        ; 0 / 13 ( 0 % )  ; 2.5V          ; --           ;
; 8        ; 0 / 12 ( 0 % )  ; 2.5V          ; --           ;
+----------+-----------------+---------------+--------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                                              ;
+----------+------------+----------+---------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; Location ; Pad Number ; I/O Bank ; Pin Name/Usage                  ; Dir.   ; I/O Standard ; Voltage ; I/O Type   ; User Assignment ; Bus Hold ; Weak Pull Up ;
+----------+------------+----------+---------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; 1        ; 0          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 2        ; 1          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 3        ; 2          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 4        ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 5        ;            ;          ; VCCINT                          ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 6        ; 5          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 7        ; 6          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 8        ; 7          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 9        ; 9          ; 1        ; ^nSTATUS                        ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 10       ; 13         ; 1        ; tx                              ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 11       ; 14         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 12       ; 15         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; --       ; On           ;
; 13       ; 16         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 14       ; 17         ; 1        ; ^nCONFIG                        ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 15       ; 18         ; 1        ; #TDI                            ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; 16       ; 19         ; 1        ; #TCK                            ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; 17       ;            ; 1        ; VCCIO1                          ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 18       ; 20         ; 1        ; #TMS                            ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; 19       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 20       ; 21         ; 1        ; #TDO                            ; output ;              ;         ; --         ;                 ; --       ; --           ;
; 21       ; 22         ; 1        ; ^nCE                            ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 22       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 23       ; 24         ; 1        ; GND+                            ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 24       ; 25         ; 2        ; GND+                            ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 25       ; 26         ; 2        ; sys_clk                         ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 26       ;            ; 2        ; VCCIO2                          ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 27       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 28       ; 31         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 29       ;            ;          ; VCCINT                          ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 30       ; 34         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 31       ; 36         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 32       ; 39         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 33       ; 40         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 34       ; 41         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 35       ;            ; --       ; VCCA1                           ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 36       ;            ;          ; GNDA1                           ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 37       ;            ;          ; VCCD_PLL1                       ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 38       ; 45         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 39       ; 46         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 40       ;            ; 3        ; VCCIO3                          ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 41       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 42       ; 52         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 43       ; 53         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 44       ; 54         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 45       ;            ;          ; VCCINT                          ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 46       ; 58         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; 47       ;            ; 3        ; VCCIO3                          ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 48       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 49       ; 68         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 50       ; 69         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 51       ; 70         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 52       ; 72         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 53       ; 73         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 54       ; 74         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 55       ; 75         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 56       ;            ; 4        ; VCCIO4                          ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 57       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 58       ; 80         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 59       ; 83         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 60       ; 84         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 61       ;            ;          ; VCCINT                          ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 62       ;            ; 4        ; VCCIO4                          ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 63       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 64       ; 89         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 65       ; 90         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; 66       ; 93         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 67       ; 94         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 68       ; 96         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 69       ; 97         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 70       ; 98         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 71       ; 99         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 72       ; 100        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 73       ; 102        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 74       ; 103        ; 5        ; mosi                            ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 75       ; 104        ; 5        ; sck                             ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 76       ; 106        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 77       ; 107        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 78       ;            ;          ; VCCINT                          ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 79       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 80       ; 113        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 81       ;            ; 5        ; VCCIO5                          ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 82       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 83       ; 117        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 84       ; 118        ; 5        ; miso                            ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 85       ; 119        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 86       ; 120        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 87       ; 121        ; 5        ; cs_n                            ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 88       ; 125        ; 5        ; sys_rst_n                       ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 89       ; 126        ; 5        ; pi_key                          ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 90       ; 127        ; 6        ; GND+                            ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 91       ; 128        ; 6        ; GND+                            ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 92       ; 129        ; 6        ; ^CONF_DONE                      ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 93       ;            ; 6        ; VCCIO6                          ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 94       ; 130        ; 6        ; ^MSEL0                          ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 95       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 96       ; 131        ; 6        ; ^MSEL1                          ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 97       ; 132        ; 6        ; ^MSEL2                          ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 97       ; 133        ; 6        ; ^MSEL3                          ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 98       ; 136        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 99       ; 137        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 100      ; 138        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 101      ; 139        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 102      ;            ;          ; VCCINT                          ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 103      ; 140        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 104      ; 141        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 105      ; 142        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 106      ; 146        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 107      ;            ; --       ; VCCA2                           ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 108      ;            ;          ; GNDA2                           ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 109      ;            ;          ; VCCD_PLL2                       ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 110      ; 152        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 111      ; 154        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 112      ; 155        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 113      ; 156        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 114      ; 157        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 115      ; 158        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 116      ;            ;          ; VCCINT                          ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 117      ;            ; 7        ; VCCIO7                          ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 118      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 119      ; 163        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; 120      ; 164        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 121      ; 165        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 122      ;            ; 7        ; VCCIO7                          ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 123      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 124      ; 173        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 125      ; 174        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 126      ; 175        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 127      ; 176        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 128      ; 177        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 129      ; 178        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 130      ;            ; 8        ; VCCIO8                          ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 131      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 132      ; 181        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 133      ; 182        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 134      ;            ;          ; VCCINT                          ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 135      ; 185        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 136      ; 187        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; 137      ; 190        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 138      ; 191        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 139      ;            ; 8        ; VCCIO8                          ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 140      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 141      ; 195        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 142      ; 201        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 143      ; 202        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 144      ; 203        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; EPAD     ;            ;          ; GND                             ;        ;              ;         ; --         ;                 ; --       ; --           ;
+----------+------------+----------+---------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+----------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                         ; Logic Cells ; Dedicated Logic Registers ; I/O Registers ; Memory Bits ; M9Ks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; Full Hierarchy Name                                                                                                                                                                                  ; Library Name ;
+----------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |spi_flash_read                                    ; 220 (0)     ; 143 (0)                   ; 0 (0)         ; 2048        ; 1    ; 0            ; 0       ; 0         ; 8    ; 0            ; 77 (0)       ; 17 (0)            ; 126 (0)          ; |spi_flash_read                                                                                                                                                                                      ; work         ;
;    |flash_read_ctrl:flash_read_ctrl_inst|          ; 154 (121)   ; 102 (76)                  ; 0 (0)         ; 2048        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 52 (45)      ; 17 (17)           ; 85 (58)          ; |spi_flash_read|flash_read_ctrl:flash_read_ctrl_inst                                                                                                                                                 ; work         ;
;       |fifo_data:fifo_data_inst|                   ; 34 (0)      ; 26 (0)                    ; 0 (0)         ; 2048        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (0)        ; 0 (0)             ; 27 (0)           ; |spi_flash_read|flash_read_ctrl:flash_read_ctrl_inst|fifo_data:fifo_data_inst                                                                                                                        ; work         ;
;          |scfifo:scfifo_component|                 ; 34 (0)      ; 26 (0)                    ; 0 (0)         ; 2048        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (0)        ; 0 (0)             ; 27 (0)           ; |spi_flash_read|flash_read_ctrl:flash_read_ctrl_inst|fifo_data:fifo_data_inst|scfifo:scfifo_component                                                                                                ; work         ;
;             |scfifo_bl21:auto_generated|           ; 34 (0)      ; 26 (0)                    ; 0 (0)         ; 2048        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (0)        ; 0 (0)             ; 27 (0)           ; |spi_flash_read|flash_read_ctrl:flash_read_ctrl_inst|fifo_data:fifo_data_inst|scfifo:scfifo_component|scfifo_bl21:auto_generated                                                                     ; work         ;
;                |a_dpfifo_ir21:dpfifo|              ; 34 (2)      ; 26 (0)                    ; 0 (0)         ; 2048        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (1)        ; 0 (0)             ; 27 (1)           ; |spi_flash_read|flash_read_ctrl:flash_read_ctrl_inst|fifo_data:fifo_data_inst|scfifo:scfifo_component|scfifo_bl21:auto_generated|a_dpfifo_ir21:dpfifo                                                ; work         ;
;                   |a_fefifo_08f:fifo_state|        ; 16 (8)      ; 10 (2)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (6)        ; 0 (0)             ; 10 (2)           ; |spi_flash_read|flash_read_ctrl:flash_read_ctrl_inst|fifo_data:fifo_data_inst|scfifo:scfifo_component|scfifo_bl21:auto_generated|a_dpfifo_ir21:dpfifo|a_fefifo_08f:fifo_state                        ; work         ;
;                      |cntr_fo7:count_usedw|        ; 8 (8)       ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 8 (8)            ; |spi_flash_read|flash_read_ctrl:flash_read_ctrl_inst|fifo_data:fifo_data_inst|scfifo:scfifo_component|scfifo_bl21:auto_generated|a_dpfifo_ir21:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw   ; work         ;
;                   |cntr_3ob:rd_ptr_count|          ; 8 (8)       ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 8 (8)            ; |spi_flash_read|flash_read_ctrl:flash_read_ctrl_inst|fifo_data:fifo_data_inst|scfifo:scfifo_component|scfifo_bl21:auto_generated|a_dpfifo_ir21:dpfifo|cntr_3ob:rd_ptr_count                          ; work         ;
;                   |cntr_3ob:wr_ptr|                ; 8 (8)       ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 8 (8)            ; |spi_flash_read|flash_read_ctrl:flash_read_ctrl_inst|fifo_data:fifo_data_inst|scfifo:scfifo_component|scfifo_bl21:auto_generated|a_dpfifo_ir21:dpfifo|cntr_3ob:wr_ptr                                ; work         ;
;                   |dpram_4711:FIFOram|             ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 2048        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |spi_flash_read|flash_read_ctrl:flash_read_ctrl_inst|fifo_data:fifo_data_inst|scfifo:scfifo_component|scfifo_bl21:auto_generated|a_dpfifo_ir21:dpfifo|dpram_4711:FIFOram                             ; work         ;
;                      |altsyncram_q0k1:altsyncram1| ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 2048        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |spi_flash_read|flash_read_ctrl:flash_read_ctrl_inst|fifo_data:fifo_data_inst|scfifo:scfifo_component|scfifo_bl21:auto_generated|a_dpfifo_ir21:dpfifo|dpram_4711:FIFOram|altsyncram_q0k1:altsyncram1 ; work         ;
;    |key_filter:key_filter_inst|                    ; 28 (28)     ; 21 (21)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (7)        ; 0 (0)             ; 21 (21)          ; |spi_flash_read|key_filter:key_filter_inst                                                                                                                                                           ; work         ;
;    |uart_tx:uart_tx_inst|                          ; 38 (38)     ; 20 (20)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 18 (18)      ; 0 (0)             ; 20 (20)          ; |spi_flash_read|uart_tx:uart_tx_inst                                                                                                                                                                 ; work         ;
+----------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------------------+
; Delay Chain Summary                                                                       ;
+-----------+----------+---------------+---------------+-----------------------+-----+------+
; Name      ; Pin Type ; Pad to Core 0 ; Pad to Core 1 ; Pad to Input Register ; TCO ; TCOE ;
+-----------+----------+---------------+---------------+-----------------------+-----+------+
; cs_n      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sck       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; mosi      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; tx        ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sys_clk   ; Input    ; (0) 0 ps      ; --            ; --                    ; --  ; --   ;
; sys_rst_n ; Input    ; (0) 0 ps      ; --            ; --                    ; --  ; --   ;
; pi_key    ; Input    ; (0) 0 ps      ; --            ; --                    ; --  ; --   ;
; miso      ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
+-----------+----------+---------------+---------------+-----------------------+-----+------+


+------------------------------------------------------------------------------------------+
; Pad To Core Delay Chain Fanout                                                           ;
+------------------------------------------------------------+-------------------+---------+
; Source Pin / Fanout                                        ; Pad To Core Index ; Setting ;
+------------------------------------------------------------+-------------------+---------+
; sys_clk                                                    ;                   ;         ;
; sys_rst_n                                                  ;                   ;         ;
; pi_key                                                     ;                   ;         ;
; miso                                                       ;                   ;         ;
;      - flash_read_ctrl:flash_read_ctrl_inst|data[0]~feeder ; 0                 ; 6       ;
+------------------------------------------------------------+-------------------+---------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                                                                                                                                                                                                              ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+
; Name                                                                                                                                                              ; Location           ; Fan-Out ; Usage                      ; Global ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+
; flash_read_ctrl:flash_read_ctrl_inst|cnt_wait[6]~18                                                                                                               ; LCCOMB_X17_Y19_N6  ; 16      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; flash_read_ctrl:flash_read_ctrl_inst|fifo_data:fifo_data_inst|scfifo:scfifo_component|scfifo_bl21:auto_generated|a_dpfifo_ir21:dpfifo|a_fefifo_08f:fifo_state|_~0 ; LCCOMB_X17_Y15_N30 ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; flash_read_ctrl:flash_read_ctrl_inst|fifo_data:fifo_data_inst|scfifo:scfifo_component|scfifo_bl21:auto_generated|a_dpfifo_ir21:dpfifo|valid_rreq                  ; LCCOMB_X17_Y15_N26 ; 9       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; flash_read_ctrl:flash_read_ctrl_inst|fifo_data:fifo_data_inst|scfifo:scfifo_component|scfifo_bl21:auto_generated|a_dpfifo_ir21:dpfifo|valid_wreq                  ; LCCOMB_X16_Y15_N8  ; 16      ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; flash_read_ctrl:flash_read_ctrl_inst|fifo_read_valid                                                                                                              ; FF_X17_Y18_N1      ; 11      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; flash_read_ctrl:flash_read_ctrl_inst|miso_flag                                                                                                                    ; FF_X19_Y14_N3      ; 9       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; flash_read_ctrl:flash_read_ctrl_inst|po_flag_reg                                                                                                                  ; FF_X19_Y14_N1      ; 9       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; flash_read_ctrl:flash_read_ctrl_inst|state.READ                                                                                                                   ; FF_X21_Y14_N11     ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; key_filter:key_filter_inst|always0~0                                                                                                                              ; LCCOMB_X29_Y14_N22 ; 20      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; pi_key                                                                                                                                                            ; PIN_89             ; 21      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; sys_clk                                                                                                                                                           ; PIN_25             ; 144     ; Clock                      ; yes    ; Global Clock         ; GCLK3            ; --                        ;
; sys_rst_n                                                                                                                                                         ; PIN_88             ; 117     ; Async. clear               ; yes    ; Global Clock         ; GCLK8            ; --                        ;
; uart_tx:uart_tx_inst|always1~0                                                                                                                                    ; LCCOMB_X13_Y15_N12 ; 13      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Global & Other Fast Signals                                                                                                                 ;
+-----------+----------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; Name      ; Location ; Fan-Out ; Fan-Out Using Intentional Clock Skew ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+-----------+----------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; sys_clk   ; PIN_25   ; 144     ; 0                                    ; Global Clock         ; GCLK3            ; --                        ;
; sys_rst_n ; PIN_88   ; 117     ; 0                                    ; Global Clock         ; GCLK8            ; --                        ;
+-----------+----------+---------+--------------------------------------+----------------------+------------------+---------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Non-Global High Fan-Out Signals                                                                                                                                                                                      ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Name                                                                                                                                                                                                       ; Fan-Out ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; pi_key~input                                                                                                                                                                                               ; 21      ;
; key_filter:key_filter_inst|always0~0                                                                                                                                                                       ; 20      ;
; flash_read_ctrl:flash_read_ctrl_inst|fifo_data:fifo_data_inst|scfifo:scfifo_component|scfifo_bl21:auto_generated|a_dpfifo_ir21:dpfifo|valid_wreq                                                           ; 17      ;
; flash_read_ctrl:flash_read_ctrl_inst|Equal1~1                                                                                                                                                              ; 17      ;
; flash_read_ctrl:flash_read_ctrl_inst|cnt_wait[6]~18                                                                                                                                                        ; 16      ;
; flash_read_ctrl:flash_read_ctrl_inst|cnt_byte[15]~0                                                                                                                                                        ; 15      ;
; uart_tx:uart_tx_inst|always1~0                                                                                                                                                                             ; 13      ;
; flash_read_ctrl:flash_read_ctrl_inst|fifo_read_valid                                                                                                                                                       ; 11      ;
; flash_read_ctrl:flash_read_ctrl_inst|miso_flag                                                                                                                                                             ; 9       ;
; flash_read_ctrl:flash_read_ctrl_inst|po_flag_reg                                                                                                                                                           ; 9       ;
; flash_read_ctrl:flash_read_ctrl_inst|fifo_data:fifo_data_inst|scfifo:scfifo_component|scfifo_bl21:auto_generated|a_dpfifo_ir21:dpfifo|valid_rreq                                                           ; 9       ;
; uart_tx:uart_tx_inst|bit_cnt[0]                                                                                                                                                                            ; 9       ;
; uart_tx:uart_tx_inst|bit_cnt[1]                                                                                                                                                                            ; 9       ;
; flash_read_ctrl:flash_read_ctrl_inst|cnt_clk[0]                                                                                                                                                            ; 9       ;
; flash_read_ctrl:flash_read_ctrl_inst|fifo_data:fifo_data_inst|scfifo:scfifo_component|scfifo_bl21:auto_generated|a_dpfifo_ir21:dpfifo|a_fefifo_08f:fifo_state|_~0                                          ; 8       ;
; flash_read_ctrl:flash_read_ctrl_inst|state.READ                                                                                                                                                            ; 8       ;
; flash_read_ctrl:flash_read_ctrl_inst|cnt_clk[1]                                                                                                                                                            ; 8       ;
; flash_read_ctrl:flash_read_ctrl_inst|fifo_read_en                                                                                                                                                          ; 7       ;
; uart_tx:uart_tx_inst|bit_cnt[2]                                                                                                                                                                            ; 6       ;
; uart_tx:uart_tx_inst|always0~1                                                                                                                                                                             ; 5       ;
; uart_tx:uart_tx_inst|work_en                                                                                                                                                                               ; 5       ;
; uart_tx:uart_tx_inst|bit_flag                                                                                                                                                                              ; 5       ;
; flash_read_ctrl:flash_read_ctrl_inst|cnt_bit[0]                                                                                                                                                            ; 5       ;
; flash_read_ctrl:flash_read_ctrl_inst|cnt_byte[0]                                                                                                                                                           ; 5       ;
; flash_read_ctrl:flash_read_ctrl_inst|always3~3                                                                                                                                                             ; 4       ;
; flash_read_ctrl:flash_read_ctrl_inst|fifo_data:fifo_data_inst|scfifo:scfifo_component|scfifo_bl21:auto_generated|a_dpfifo_ir21:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[0]      ; 4       ;
; flash_read_ctrl:flash_read_ctrl_inst|fifo_data:fifo_data_inst|scfifo:scfifo_component|scfifo_bl21:auto_generated|a_dpfifo_ir21:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[2]      ; 4       ;
; flash_read_ctrl:flash_read_ctrl_inst|fifo_data:fifo_data_inst|scfifo:scfifo_component|scfifo_bl21:auto_generated|a_dpfifo_ir21:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[5]      ; 4       ;
; flash_read_ctrl:flash_read_ctrl_inst|fifo_data:fifo_data_inst|scfifo:scfifo_component|scfifo_bl21:auto_generated|a_dpfifo_ir21:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[6]      ; 4       ;
; flash_read_ctrl:flash_read_ctrl_inst|fifo_data:fifo_data_inst|scfifo:scfifo_component|scfifo_bl21:auto_generated|a_dpfifo_ir21:dpfifo|a_fefifo_08f:fifo_state|b_non_empty                                  ; 4       ;
; flash_read_ctrl:flash_read_ctrl_inst|fifo_data:fifo_data_inst|scfifo:scfifo_component|scfifo_bl21:auto_generated|a_dpfifo_ir21:dpfifo|a_fefifo_08f:fifo_state|b_full                                       ; 4       ;
; flash_read_ctrl:flash_read_ctrl_inst|po_flag                                                                                                                                                               ; 4       ;
; flash_read_ctrl:flash_read_ctrl_inst|cnt_bit[1]                                                                                                                                                            ; 4       ;
; flash_read_ctrl:flash_read_ctrl_inst|cnt_bit[2]                                                                                                                                                            ; 4       ;
; flash_read_ctrl:flash_read_ctrl_inst|cnt_byte[1]                                                                                                                                                           ; 4       ;
; flash_read_ctrl:flash_read_ctrl_inst|cnt_byte[2]                                                                                                                                                           ; 4       ;
; flash_read_ctrl:flash_read_ctrl_inst|cnt_byte[5]                                                                                                                                                           ; 4       ;
; flash_read_ctrl:flash_read_ctrl_inst|cnt_byte[6]                                                                                                                                                           ; 4       ;
; flash_read_ctrl:flash_read_ctrl_inst|fifo_data:fifo_data_inst|scfifo:scfifo_component|scfifo_bl21:auto_generated|a_dpfifo_ir21:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[1]      ; 3       ;
; flash_read_ctrl:flash_read_ctrl_inst|fifo_data:fifo_data_inst|scfifo:scfifo_component|scfifo_bl21:auto_generated|a_dpfifo_ir21:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[3]      ; 3       ;
; flash_read_ctrl:flash_read_ctrl_inst|fifo_data:fifo_data_inst|scfifo:scfifo_component|scfifo_bl21:auto_generated|a_dpfifo_ir21:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[4]      ; 3       ;
; flash_read_ctrl:flash_read_ctrl_inst|fifo_data:fifo_data_inst|scfifo:scfifo_component|scfifo_bl21:auto_generated|a_dpfifo_ir21:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[7]      ; 3       ;
; uart_tx:uart_tx_inst|always3~0                                                                                                                                                                             ; 3       ;
; flash_read_ctrl:flash_read_ctrl_inst|always6~2                                                                                                                                                             ; 3       ;
; flash_read_ctrl:flash_read_ctrl_inst|Equal5~4                                                                                                                                                              ; 3       ;
; uart_tx:uart_tx_inst|bit_cnt[3]                                                                                                                                                                            ; 3       ;
; flash_read_ctrl:flash_read_ctrl_inst|mosi~0                                                                                                                                                                ; 3       ;
; key_filter:key_filter_inst|key_flag                                                                                                                                                                        ; 3       ;
; flash_read_ctrl:flash_read_ctrl_inst|Equal0~3                                                                                                                                                              ; 3       ;
; flash_read_ctrl:flash_read_ctrl_inst|cnt_byte[3]                                                                                                                                                           ; 3       ;
; flash_read_ctrl:flash_read_ctrl_inst|cnt_byte[4]                                                                                                                                                           ; 3       ;
; flash_read_ctrl:flash_read_ctrl_inst|cnt_byte[7]                                                                                                                                                           ; 3       ;
; flash_read_ctrl:flash_read_ctrl_inst|cnt_byte[8]                                                                                                                                                           ; 3       ;
; flash_read_ctrl:flash_read_ctrl_inst|cnt_byte[9]                                                                                                                                                           ; 3       ;
; flash_read_ctrl:flash_read_ctrl_inst|cnt_byte[10]                                                                                                                                                          ; 3       ;
; flash_read_ctrl:flash_read_ctrl_inst|cnt_byte[11]                                                                                                                                                          ; 3       ;
; flash_read_ctrl:flash_read_ctrl_inst|cnt_byte[12]                                                                                                                                                          ; 3       ;
; flash_read_ctrl:flash_read_ctrl_inst|cnt_byte[13]                                                                                                                                                          ; 3       ;
; flash_read_ctrl:flash_read_ctrl_inst|cnt_byte[14]                                                                                                                                                          ; 3       ;
; flash_read_ctrl:flash_read_ctrl_inst|cnt_byte[15]                                                                                                                                                          ; 3       ;
; uart_tx:uart_tx_inst|baud_cnt[12]                                                                                                                                                                          ; 3       ;
; uart_tx:uart_tx_inst|baud_cnt[10]                                                                                                                                                                          ; 3       ;
; uart_tx:uart_tx_inst|baud_cnt[6]                                                                                                                                                                           ; 3       ;
; uart_tx:uart_tx_inst|baud_cnt[4]                                                                                                                                                                           ; 3       ;
; uart_tx:uart_tx_inst|baud_cnt[2]                                                                                                                                                                           ; 3       ;
; uart_tx:uart_tx_inst|baud_cnt[1]                                                                                                                                                                           ; 3       ;
; key_filter:key_filter_inst|cnt_20ms[0]                                                                                                                                                                     ; 3       ;
; flash_read_ctrl:flash_read_ctrl_inst|read_data_num[7]                                                                                                                                                      ; 3       ;
; flash_read_ctrl:flash_read_ctrl_inst|read_data_num[2]                                                                                                                                                      ; 3       ;
; flash_read_ctrl:flash_read_ctrl_inst|read_data_num[4]                                                                                                                                                      ; 3       ;
; flash_read_ctrl:flash_read_ctrl_inst|read_data_num[3]                                                                                                                                                      ; 3       ;
; flash_read_ctrl:flash_read_ctrl_inst|read_data_num[6]                                                                                                                                                      ; 3       ;
; flash_read_ctrl:flash_read_ctrl_inst|read_data_num[5]                                                                                                                                                      ; 3       ;
; flash_read_ctrl:flash_read_ctrl_inst|cnt_clk[4]                                                                                                                                                            ; 3       ;
; flash_read_ctrl:flash_read_ctrl_inst|data[1]                                                                                                                                                               ; 2       ;
; flash_read_ctrl:flash_read_ctrl_inst|data[0]                                                                                                                                                               ; 2       ;
; flash_read_ctrl:flash_read_ctrl_inst|data[2]                                                                                                                                                               ; 2       ;
; flash_read_ctrl:flash_read_ctrl_inst|data[6]                                                                                                                                                               ; 2       ;
; flash_read_ctrl:flash_read_ctrl_inst|data[3]                                                                                                                                                               ; 2       ;
; flash_read_ctrl:flash_read_ctrl_inst|data[4]                                                                                                                                                               ; 2       ;
; flash_read_ctrl:flash_read_ctrl_inst|data[5]                                                                                                                                                               ; 2       ;
; flash_read_ctrl:flash_read_ctrl_inst|fifo_read_valid~0                                                                                                                                                     ; 2       ;
; flash_read_ctrl:flash_read_ctrl_inst|fifo_data:fifo_data_inst|scfifo:scfifo_component|scfifo_bl21:auto_generated|a_dpfifo_ir21:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[7]                             ; 2       ;
; flash_read_ctrl:flash_read_ctrl_inst|fifo_data:fifo_data_inst|scfifo:scfifo_component|scfifo_bl21:auto_generated|a_dpfifo_ir21:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[6]                             ; 2       ;
; flash_read_ctrl:flash_read_ctrl_inst|fifo_data:fifo_data_inst|scfifo:scfifo_component|scfifo_bl21:auto_generated|a_dpfifo_ir21:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[5]                             ; 2       ;
; flash_read_ctrl:flash_read_ctrl_inst|fifo_data:fifo_data_inst|scfifo:scfifo_component|scfifo_bl21:auto_generated|a_dpfifo_ir21:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[4]                             ; 2       ;
; flash_read_ctrl:flash_read_ctrl_inst|fifo_data:fifo_data_inst|scfifo:scfifo_component|scfifo_bl21:auto_generated|a_dpfifo_ir21:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[3]                             ; 2       ;
; flash_read_ctrl:flash_read_ctrl_inst|fifo_data:fifo_data_inst|scfifo:scfifo_component|scfifo_bl21:auto_generated|a_dpfifo_ir21:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[2]                             ; 2       ;
; flash_read_ctrl:flash_read_ctrl_inst|fifo_data:fifo_data_inst|scfifo:scfifo_component|scfifo_bl21:auto_generated|a_dpfifo_ir21:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[1]                             ; 2       ;
; flash_read_ctrl:flash_read_ctrl_inst|fifo_data:fifo_data_inst|scfifo:scfifo_component|scfifo_bl21:auto_generated|a_dpfifo_ir21:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[0]                             ; 2       ;
; flash_read_ctrl:flash_read_ctrl_inst|fifo_data:fifo_data_inst|scfifo:scfifo_component|scfifo_bl21:auto_generated|a_dpfifo_ir21:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[7]                                   ; 2       ;
; flash_read_ctrl:flash_read_ctrl_inst|fifo_data:fifo_data_inst|scfifo:scfifo_component|scfifo_bl21:auto_generated|a_dpfifo_ir21:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[6]                                   ; 2       ;
; flash_read_ctrl:flash_read_ctrl_inst|fifo_data:fifo_data_inst|scfifo:scfifo_component|scfifo_bl21:auto_generated|a_dpfifo_ir21:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[5]                                   ; 2       ;
; flash_read_ctrl:flash_read_ctrl_inst|fifo_data:fifo_data_inst|scfifo:scfifo_component|scfifo_bl21:auto_generated|a_dpfifo_ir21:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[4]                                   ; 2       ;
; flash_read_ctrl:flash_read_ctrl_inst|fifo_data:fifo_data_inst|scfifo:scfifo_component|scfifo_bl21:auto_generated|a_dpfifo_ir21:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[3]                                   ; 2       ;
; flash_read_ctrl:flash_read_ctrl_inst|fifo_data:fifo_data_inst|scfifo:scfifo_component|scfifo_bl21:auto_generated|a_dpfifo_ir21:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[2]                                   ; 2       ;
; flash_read_ctrl:flash_read_ctrl_inst|fifo_data:fifo_data_inst|scfifo:scfifo_component|scfifo_bl21:auto_generated|a_dpfifo_ir21:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[1]                                   ; 2       ;
; flash_read_ctrl:flash_read_ctrl_inst|fifo_data:fifo_data_inst|scfifo:scfifo_component|scfifo_bl21:auto_generated|a_dpfifo_ir21:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[0]                                   ; 2       ;
; uart_tx:uart_tx_inst|Equal1~1                                                                                                                                                                              ; 2       ;
; key_filter:key_filter_inst|Equal1~5                                                                                                                                                                        ; 2       ;
; flash_read_ctrl:flash_read_ctrl_inst|Selector2~3                                                                                                                                                           ; 2       ;
; flash_read_ctrl:flash_read_ctrl_inst|state.SEND                                                                                                                                                            ; 2       ;
; flash_read_ctrl:flash_read_ctrl_inst|Selector2~2                                                                                                                                                           ; 2       ;
; flash_read_ctrl:flash_read_ctrl_inst|state.IDLE                                                                                                                                                            ; 2       ;
; uart_tx:uart_tx_inst|always0~0                                                                                                                                                                             ; 2       ;
; flash_read_ctrl:flash_read_ctrl_inst|Equal1~0                                                                                                                                                              ; 2       ;
; flash_read_ctrl:flash_read_ctrl_inst|Equal0~5                                                                                                                                                              ; 2       ;
; flash_read_ctrl:flash_read_ctrl_inst|Equal0~4                                                                                                                                                              ; 2       ;
; uart_tx:uart_tx_inst|tx                                                                                                                                                                                    ; 2       ;
; flash_read_ctrl:flash_read_ctrl_inst|mosi                                                                                                                                                                  ; 2       ;
; flash_read_ctrl:flash_read_ctrl_inst|sck                                                                                                                                                                   ; 2       ;
; flash_read_ctrl:flash_read_ctrl_inst|cs_n                                                                                                                                                                  ; 2       ;
; uart_tx:uart_tx_inst|baud_cnt[11]                                                                                                                                                                          ; 2       ;
; uart_tx:uart_tx_inst|baud_cnt[9]                                                                                                                                                                           ; 2       ;
; uart_tx:uart_tx_inst|baud_cnt[8]                                                                                                                                                                           ; 2       ;
; uart_tx:uart_tx_inst|baud_cnt[7]                                                                                                                                                                           ; 2       ;
; uart_tx:uart_tx_inst|baud_cnt[5]                                                                                                                                                                           ; 2       ;
; uart_tx:uart_tx_inst|baud_cnt[3]                                                                                                                                                                           ; 2       ;
; uart_tx:uart_tx_inst|baud_cnt[0]                                                                                                                                                                           ; 2       ;
; key_filter:key_filter_inst|cnt_20ms[15]                                                                                                                                                                    ; 2       ;
; key_filter:key_filter_inst|cnt_20ms[13]                                                                                                                                                                    ; 2       ;
; key_filter:key_filter_inst|cnt_20ms[16]                                                                                                                                                                    ; 2       ;
; key_filter:key_filter_inst|cnt_20ms[14]                                                                                                                                                                    ; 2       ;
; key_filter:key_filter_inst|cnt_20ms[12]                                                                                                                                                                    ; 2       ;
; key_filter:key_filter_inst|cnt_20ms[11]                                                                                                                                                                    ; 2       ;
; key_filter:key_filter_inst|cnt_20ms[10]                                                                                                                                                                    ; 2       ;
; key_filter:key_filter_inst|cnt_20ms[9]                                                                                                                                                                     ; 2       ;
; key_filter:key_filter_inst|cnt_20ms[8]                                                                                                                                                                     ; 2       ;
; key_filter:key_filter_inst|cnt_20ms[7]                                                                                                                                                                     ; 2       ;
; key_filter:key_filter_inst|cnt_20ms[6]                                                                                                                                                                     ; 2       ;
; key_filter:key_filter_inst|cnt_20ms[5]                                                                                                                                                                     ; 2       ;
; key_filter:key_filter_inst|cnt_20ms[4]                                                                                                                                                                     ; 2       ;
; key_filter:key_filter_inst|cnt_20ms[3]                                                                                                                                                                     ; 2       ;
; key_filter:key_filter_inst|cnt_20ms[2]                                                                                                                                                                     ; 2       ;
; key_filter:key_filter_inst|cnt_20ms[1]                                                                                                                                                                     ; 2       ;
; key_filter:key_filter_inst|cnt_20ms[19]                                                                                                                                                                    ; 2       ;
; key_filter:key_filter_inst|cnt_20ms[18]                                                                                                                                                                    ; 2       ;
; key_filter:key_filter_inst|cnt_20ms[17]                                                                                                                                                                    ; 2       ;
; flash_read_ctrl:flash_read_ctrl_inst|cnt_wait[15]                                                                                                                                                          ; 2       ;
; flash_read_ctrl:flash_read_ctrl_inst|cnt_wait[14]                                                                                                                                                          ; 2       ;
; flash_read_ctrl:flash_read_ctrl_inst|cnt_wait[13]                                                                                                                                                          ; 2       ;
; flash_read_ctrl:flash_read_ctrl_inst|cnt_wait[12]                                                                                                                                                          ; 2       ;
; flash_read_ctrl:flash_read_ctrl_inst|cnt_wait[11]                                                                                                                                                          ; 2       ;
; flash_read_ctrl:flash_read_ctrl_inst|cnt_wait[9]                                                                                                                                                           ; 2       ;
; flash_read_ctrl:flash_read_ctrl_inst|cnt_wait[10]                                                                                                                                                          ; 2       ;
; flash_read_ctrl:flash_read_ctrl_inst|cnt_wait[8]                                                                                                                                                           ; 2       ;
; flash_read_ctrl:flash_read_ctrl_inst|cnt_wait[6]                                                                                                                                                           ; 2       ;
; flash_read_ctrl:flash_read_ctrl_inst|cnt_wait[4]                                                                                                                                                           ; 2       ;
; flash_read_ctrl:flash_read_ctrl_inst|cnt_wait[7]                                                                                                                                                           ; 2       ;
; flash_read_ctrl:flash_read_ctrl_inst|cnt_wait[5]                                                                                                                                                           ; 2       ;
; flash_read_ctrl:flash_read_ctrl_inst|cnt_wait[3]                                                                                                                                                           ; 2       ;
; flash_read_ctrl:flash_read_ctrl_inst|cnt_wait[2]                                                                                                                                                           ; 2       ;
; flash_read_ctrl:flash_read_ctrl_inst|cnt_wait[1]                                                                                                                                                           ; 2       ;
; flash_read_ctrl:flash_read_ctrl_inst|cnt_wait[0]                                                                                                                                                           ; 2       ;
; flash_read_ctrl:flash_read_ctrl_inst|read_data_num[1]                                                                                                                                                      ; 2       ;
; flash_read_ctrl:flash_read_ctrl_inst|read_data_num[0]                                                                                                                                                      ; 2       ;
; flash_read_ctrl:flash_read_ctrl_inst|cnt_clk[3]                                                                                                                                                            ; 2       ;
; flash_read_ctrl:flash_read_ctrl_inst|cnt_clk[2]                                                                                                                                                            ; 2       ;
; miso~input                                                                                                                                                                                                 ; 1       ;
; flash_read_ctrl:flash_read_ctrl_inst|Selector2~4                                                                                                                                                           ; 1       ;
; flash_read_ctrl:flash_read_ctrl_inst|state.IDLE~2                                                                                                                                                          ; 1       ;
; uart_tx:uart_tx_inst|bit_cnt[0]~5                                                                                                                                                                          ; 1       ;
; flash_read_ctrl:flash_read_ctrl_inst|always8~0                                                                                                                                                             ; 1       ;
; flash_read_ctrl:flash_read_ctrl_inst|always10~0                                                                                                                                                            ; 1       ;
; flash_read_ctrl:flash_read_ctrl_inst|fifo_read_valid~2                                                                                                                                                     ; 1       ;
; flash_read_ctrl:flash_read_ctrl_inst|fifo_read_valid~1                                                                                                                                                     ; 1       ;
; flash_read_ctrl:flash_read_ctrl_inst|data[7]                                                                                                                                                               ; 1       ;
; uart_tx:uart_tx_inst|work_en~0                                                                                                                                                                             ; 1       ;
; flash_read_ctrl:flash_read_ctrl_inst|tx_flag                                                                                                                                                               ; 1       ;
; flash_read_ctrl:flash_read_ctrl_inst|fifo_data:fifo_data_inst|scfifo:scfifo_component|scfifo_bl21:auto_generated|a_dpfifo_ir21:dpfifo|a_fefifo_08f:fifo_state|b_non_empty~2                                ; 1       ;
; flash_read_ctrl:flash_read_ctrl_inst|fifo_data:fifo_data_inst|scfifo:scfifo_component|scfifo_bl21:auto_generated|a_dpfifo_ir21:dpfifo|a_fefifo_08f:fifo_state|b_non_empty~1                                ; 1       ;
; flash_read_ctrl:flash_read_ctrl_inst|fifo_data:fifo_data_inst|scfifo:scfifo_component|scfifo_bl21:auto_generated|a_dpfifo_ir21:dpfifo|a_fefifo_08f:fifo_state|b_non_empty~0                                ; 1       ;
; flash_read_ctrl:flash_read_ctrl_inst|always15~1                                                                                                                                                            ; 1       ;
; flash_read_ctrl:flash_read_ctrl_inst|always15~0                                                                                                                                                            ; 1       ;
; flash_read_ctrl:flash_read_ctrl_inst|fifo_data:fifo_data_inst|scfifo:scfifo_component|scfifo_bl21:auto_generated|a_dpfifo_ir21:dpfifo|a_fefifo_08f:fifo_state|b_full~3                                     ; 1       ;
; flash_read_ctrl:flash_read_ctrl_inst|fifo_data:fifo_data_inst|scfifo:scfifo_component|scfifo_bl21:auto_generated|a_dpfifo_ir21:dpfifo|a_fefifo_08f:fifo_state|b_full~2                                     ; 1       ;
; flash_read_ctrl:flash_read_ctrl_inst|fifo_data:fifo_data_inst|scfifo:scfifo_component|scfifo_bl21:auto_generated|a_dpfifo_ir21:dpfifo|a_fefifo_08f:fifo_state|b_full~1                                     ; 1       ;
; flash_read_ctrl:flash_read_ctrl_inst|fifo_data:fifo_data_inst|scfifo:scfifo_component|scfifo_bl21:auto_generated|a_dpfifo_ir21:dpfifo|a_fefifo_08f:fifo_state|b_full~0                                     ; 1       ;
; uart_tx:uart_tx_inst|Equal1~3                                                                                                                                                                              ; 1       ;
; uart_tx:uart_tx_inst|Equal1~2                                                                                                                                                                              ; 1       ;
; flash_read_ctrl:flash_read_ctrl_inst|po_data[7]                                                                                                                                                            ; 1       ;
; uart_tx:uart_tx_inst|bit_cnt[3]~4                                                                                                                                                                          ; 1       ;
; uart_tx:uart_tx_inst|Add1~1                                                                                                                                                                                ; 1       ;
; uart_tx:uart_tx_inst|bit_cnt[2]~3                                                                                                                                                                          ; 1       ;
; uart_tx:uart_tx_inst|Add1~0                                                                                                                                                                                ; 1       ;
; flash_read_ctrl:flash_read_ctrl_inst|po_data[1]                                                                                                                                                            ; 1       ;
; flash_read_ctrl:flash_read_ctrl_inst|po_data[0]                                                                                                                                                            ; 1       ;
; flash_read_ctrl:flash_read_ctrl_inst|po_data[2]                                                                                                                                                            ; 1       ;
; flash_read_ctrl:flash_read_ctrl_inst|po_data[6]                                                                                                                                                            ; 1       ;
; flash_read_ctrl:flash_read_ctrl_inst|po_data[3]                                                                                                                                                            ; 1       ;
; flash_read_ctrl:flash_read_ctrl_inst|po_data[4]                                                                                                                                                            ; 1       ;
; uart_tx:uart_tx_inst|bit_cnt[1]~2                                                                                                                                                                          ; 1       ;
; flash_read_ctrl:flash_read_ctrl_inst|po_data[5]                                                                                                                                                            ; 1       ;
; uart_tx:uart_tx_inst|Equal2~1                                                                                                                                                                              ; 1       ;
; uart_tx:uart_tx_inst|Equal2~0                                                                                                                                                                              ; 1       ;
; uart_tx:uart_tx_inst|Equal1~0                                                                                                                                                                              ; 1       ;
; flash_read_ctrl:flash_read_ctrl_inst|cnt_bit[1]~3                                                                                                                                                          ; 1       ;
; flash_read_ctrl:flash_read_ctrl_inst|cnt_bit[2]~2                                                                                                                                                          ; 1       ;
; flash_read_ctrl:flash_read_ctrl_inst|cnt_bit[2]~1                                                                                                                                                          ; 1       ;
; flash_read_ctrl:flash_read_ctrl_inst|cnt_bit[0]~0                                                                                                                                                          ; 1       ;
; key_filter:key_filter_inst|Equal1~6                                                                                                                                                                        ; 1       ;
; key_filter:key_filter_inst|Equal1~4                                                                                                                                                                        ; 1       ;
; key_filter:key_filter_inst|Equal1~3                                                                                                                                                                        ; 1       ;
; key_filter:key_filter_inst|Equal1~2                                                                                                                                                                        ; 1       ;
; key_filter:key_filter_inst|Equal1~1                                                                                                                                                                        ; 1       ;
; key_filter:key_filter_inst|Equal1~0                                                                                                                                                                        ; 1       ;
; flash_read_ctrl:flash_read_ctrl_inst|cnt_clk[0]~12                                                                                                                                                         ; 1       ;
; flash_read_ctrl:flash_read_ctrl_inst|Selector1~0                                                                                                                                                           ; 1       ;
; flash_read_ctrl:flash_read_ctrl_inst|Equal5~3                                                                                                                                                              ; 1       ;
; flash_read_ctrl:flash_read_ctrl_inst|Equal5~2                                                                                                                                                              ; 1       ;
; flash_read_ctrl:flash_read_ctrl_inst|Equal5~1                                                                                                                                                              ; 1       ;
; flash_read_ctrl:flash_read_ctrl_inst|Equal5~0                                                                                                                                                              ; 1       ;
; flash_read_ctrl:flash_read_ctrl_inst|always6~1                                                                                                                                                             ; 1       ;
; flash_read_ctrl:flash_read_ctrl_inst|always6~0                                                                                                                                                             ; 1       ;
; flash_read_ctrl:flash_read_ctrl_inst|cnt_byte[1]~16                                                                                                                                                        ; 1       ;
; flash_read_ctrl:flash_read_ctrl_inst|cnt_byte[2]~15                                                                                                                                                        ; 1       ;
; flash_read_ctrl:flash_read_ctrl_inst|cnt_byte[5]~14                                                                                                                                                        ; 1       ;
; flash_read_ctrl:flash_read_ctrl_inst|cnt_byte[6]~13                                                                                                                                                        ; 1       ;
; flash_read_ctrl:flash_read_ctrl_inst|cnt_byte[3]~12                                                                                                                                                        ; 1       ;
; flash_read_ctrl:flash_read_ctrl_inst|cnt_byte[4]~11                                                                                                                                                        ; 1       ;
; flash_read_ctrl:flash_read_ctrl_inst|cnt_byte[7]~10                                                                                                                                                        ; 1       ;
; flash_read_ctrl:flash_read_ctrl_inst|cnt_byte[8]~9                                                                                                                                                         ; 1       ;
; flash_read_ctrl:flash_read_ctrl_inst|cnt_byte[9]~8                                                                                                                                                         ; 1       ;
; flash_read_ctrl:flash_read_ctrl_inst|cnt_byte[10]~7                                                                                                                                                        ; 1       ;
; flash_read_ctrl:flash_read_ctrl_inst|cnt_byte[11]~6                                                                                                                                                        ; 1       ;
; flash_read_ctrl:flash_read_ctrl_inst|cnt_byte[12]~5                                                                                                                                                        ; 1       ;
; flash_read_ctrl:flash_read_ctrl_inst|cnt_byte[13]~4                                                                                                                                                        ; 1       ;
; flash_read_ctrl:flash_read_ctrl_inst|cnt_byte[14]~3                                                                                                                                                        ; 1       ;
; flash_read_ctrl:flash_read_ctrl_inst|cnt_byte[15]~2                                                                                                                                                        ; 1       ;
; flash_read_ctrl:flash_read_ctrl_inst|cnt_byte[0]~1                                                                                                                                                         ; 1       ;
; uart_tx:uart_tx_inst|tx~5                                                                                                                                                                                  ; 1       ;
; uart_tx:uart_tx_inst|tx~4                                                                                                                                                                                  ; 1       ;
; uart_tx:uart_tx_inst|tx~3                                                                                                                                                                                  ; 1       ;
; uart_tx:uart_tx_inst|tx~2                                                                                                                                                                                  ; 1       ;
; uart_tx:uart_tx_inst|tx~1                                                                                                                                                                                  ; 1       ;
; uart_tx:uart_tx_inst|tx~0                                                                                                                                                                                  ; 1       ;
; uart_tx:uart_tx_inst|Mux0~1                                                                                                                                                                                ; 1       ;
; uart_tx:uart_tx_inst|Mux0~0                                                                                                                                                                                ; 1       ;
; flash_read_ctrl:flash_read_ctrl_inst|mosi~4                                                                                                                                                                ; 1       ;
; flash_read_ctrl:flash_read_ctrl_inst|mosi~3                                                                                                                                                                ; 1       ;
; flash_read_ctrl:flash_read_ctrl_inst|mosi~2                                                                                                                                                                ; 1       ;
; flash_read_ctrl:flash_read_ctrl_inst|mosi~1                                                                                                                                                                ; 1       ;
; flash_read_ctrl:flash_read_ctrl_inst|sck~0                                                                                                                                                                 ; 1       ;
; flash_read_ctrl:flash_read_ctrl_inst|cs_n~0                                                                                                                                                                ; 1       ;
; flash_read_ctrl:flash_read_ctrl_inst|Equal0~2                                                                                                                                                              ; 1       ;
; flash_read_ctrl:flash_read_ctrl_inst|Equal0~1                                                                                                                                                              ; 1       ;
; flash_read_ctrl:flash_read_ctrl_inst|Equal0~0                                                                                                                                                              ; 1       ;
; flash_read_ctrl:flash_read_ctrl_inst|fifo_data:fifo_data_inst|scfifo:scfifo_component|scfifo_bl21:auto_generated|a_dpfifo_ir21:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_comb_bita7      ; 1       ;
; flash_read_ctrl:flash_read_ctrl_inst|fifo_data:fifo_data_inst|scfifo:scfifo_component|scfifo_bl21:auto_generated|a_dpfifo_ir21:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_comb_bita6~COUT ; 1       ;
; flash_read_ctrl:flash_read_ctrl_inst|fifo_data:fifo_data_inst|scfifo:scfifo_component|scfifo_bl21:auto_generated|a_dpfifo_ir21:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_comb_bita6      ; 1       ;
; flash_read_ctrl:flash_read_ctrl_inst|fifo_data:fifo_data_inst|scfifo:scfifo_component|scfifo_bl21:auto_generated|a_dpfifo_ir21:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_comb_bita5~COUT ; 1       ;
; flash_read_ctrl:flash_read_ctrl_inst|fifo_data:fifo_data_inst|scfifo:scfifo_component|scfifo_bl21:auto_generated|a_dpfifo_ir21:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_comb_bita5      ; 1       ;
; flash_read_ctrl:flash_read_ctrl_inst|fifo_data:fifo_data_inst|scfifo:scfifo_component|scfifo_bl21:auto_generated|a_dpfifo_ir21:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_comb_bita4~COUT ; 1       ;
; flash_read_ctrl:flash_read_ctrl_inst|fifo_data:fifo_data_inst|scfifo:scfifo_component|scfifo_bl21:auto_generated|a_dpfifo_ir21:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_comb_bita4      ; 1       ;
; flash_read_ctrl:flash_read_ctrl_inst|fifo_data:fifo_data_inst|scfifo:scfifo_component|scfifo_bl21:auto_generated|a_dpfifo_ir21:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_comb_bita3~COUT ; 1       ;
; flash_read_ctrl:flash_read_ctrl_inst|fifo_data:fifo_data_inst|scfifo:scfifo_component|scfifo_bl21:auto_generated|a_dpfifo_ir21:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_comb_bita3      ; 1       ;
; flash_read_ctrl:flash_read_ctrl_inst|fifo_data:fifo_data_inst|scfifo:scfifo_component|scfifo_bl21:auto_generated|a_dpfifo_ir21:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_comb_bita2~COUT ; 1       ;
; flash_read_ctrl:flash_read_ctrl_inst|fifo_data:fifo_data_inst|scfifo:scfifo_component|scfifo_bl21:auto_generated|a_dpfifo_ir21:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_comb_bita2      ; 1       ;
; flash_read_ctrl:flash_read_ctrl_inst|fifo_data:fifo_data_inst|scfifo:scfifo_component|scfifo_bl21:auto_generated|a_dpfifo_ir21:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_comb_bita1~COUT ; 1       ;
; flash_read_ctrl:flash_read_ctrl_inst|fifo_data:fifo_data_inst|scfifo:scfifo_component|scfifo_bl21:auto_generated|a_dpfifo_ir21:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_comb_bita1      ; 1       ;
; flash_read_ctrl:flash_read_ctrl_inst|fifo_data:fifo_data_inst|scfifo:scfifo_component|scfifo_bl21:auto_generated|a_dpfifo_ir21:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_comb_bita0~COUT ; 1       ;
; flash_read_ctrl:flash_read_ctrl_inst|fifo_data:fifo_data_inst|scfifo:scfifo_component|scfifo_bl21:auto_generated|a_dpfifo_ir21:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_comb_bita0      ; 1       ;
; flash_read_ctrl:flash_read_ctrl_inst|fifo_data:fifo_data_inst|scfifo:scfifo_component|scfifo_bl21:auto_generated|a_dpfifo_ir21:dpfifo|cntr_3ob:rd_ptr_count|counter_comb_bita7                             ; 1       ;
; flash_read_ctrl:flash_read_ctrl_inst|fifo_data:fifo_data_inst|scfifo:scfifo_component|scfifo_bl21:auto_generated|a_dpfifo_ir21:dpfifo|cntr_3ob:rd_ptr_count|counter_comb_bita6~COUT                        ; 1       ;
; flash_read_ctrl:flash_read_ctrl_inst|fifo_data:fifo_data_inst|scfifo:scfifo_component|scfifo_bl21:auto_generated|a_dpfifo_ir21:dpfifo|cntr_3ob:rd_ptr_count|counter_comb_bita6                             ; 1       ;
; flash_read_ctrl:flash_read_ctrl_inst|fifo_data:fifo_data_inst|scfifo:scfifo_component|scfifo_bl21:auto_generated|a_dpfifo_ir21:dpfifo|cntr_3ob:rd_ptr_count|counter_comb_bita5~COUT                        ; 1       ;
; flash_read_ctrl:flash_read_ctrl_inst|fifo_data:fifo_data_inst|scfifo:scfifo_component|scfifo_bl21:auto_generated|a_dpfifo_ir21:dpfifo|cntr_3ob:rd_ptr_count|counter_comb_bita5                             ; 1       ;
; flash_read_ctrl:flash_read_ctrl_inst|fifo_data:fifo_data_inst|scfifo:scfifo_component|scfifo_bl21:auto_generated|a_dpfifo_ir21:dpfifo|cntr_3ob:rd_ptr_count|counter_comb_bita4~COUT                        ; 1       ;
; flash_read_ctrl:flash_read_ctrl_inst|fifo_data:fifo_data_inst|scfifo:scfifo_component|scfifo_bl21:auto_generated|a_dpfifo_ir21:dpfifo|cntr_3ob:rd_ptr_count|counter_comb_bita4                             ; 1       ;
; flash_read_ctrl:flash_read_ctrl_inst|fifo_data:fifo_data_inst|scfifo:scfifo_component|scfifo_bl21:auto_generated|a_dpfifo_ir21:dpfifo|cntr_3ob:rd_ptr_count|counter_comb_bita3~COUT                        ; 1       ;
; flash_read_ctrl:flash_read_ctrl_inst|fifo_data:fifo_data_inst|scfifo:scfifo_component|scfifo_bl21:auto_generated|a_dpfifo_ir21:dpfifo|cntr_3ob:rd_ptr_count|counter_comb_bita3                             ; 1       ;
; flash_read_ctrl:flash_read_ctrl_inst|fifo_data:fifo_data_inst|scfifo:scfifo_component|scfifo_bl21:auto_generated|a_dpfifo_ir21:dpfifo|cntr_3ob:rd_ptr_count|counter_comb_bita2~COUT                        ; 1       ;
; flash_read_ctrl:flash_read_ctrl_inst|fifo_data:fifo_data_inst|scfifo:scfifo_component|scfifo_bl21:auto_generated|a_dpfifo_ir21:dpfifo|cntr_3ob:rd_ptr_count|counter_comb_bita2                             ; 1       ;
; flash_read_ctrl:flash_read_ctrl_inst|fifo_data:fifo_data_inst|scfifo:scfifo_component|scfifo_bl21:auto_generated|a_dpfifo_ir21:dpfifo|cntr_3ob:rd_ptr_count|counter_comb_bita1~COUT                        ; 1       ;
; flash_read_ctrl:flash_read_ctrl_inst|fifo_data:fifo_data_inst|scfifo:scfifo_component|scfifo_bl21:auto_generated|a_dpfifo_ir21:dpfifo|cntr_3ob:rd_ptr_count|counter_comb_bita1                             ; 1       ;
; flash_read_ctrl:flash_read_ctrl_inst|fifo_data:fifo_data_inst|scfifo:scfifo_component|scfifo_bl21:auto_generated|a_dpfifo_ir21:dpfifo|cntr_3ob:rd_ptr_count|counter_comb_bita0~COUT                        ; 1       ;
; flash_read_ctrl:flash_read_ctrl_inst|fifo_data:fifo_data_inst|scfifo:scfifo_component|scfifo_bl21:auto_generated|a_dpfifo_ir21:dpfifo|cntr_3ob:rd_ptr_count|counter_comb_bita0                             ; 1       ;
; flash_read_ctrl:flash_read_ctrl_inst|fifo_data:fifo_data_inst|scfifo:scfifo_component|scfifo_bl21:auto_generated|a_dpfifo_ir21:dpfifo|cntr_3ob:wr_ptr|counter_comb_bita7                                   ; 1       ;
; flash_read_ctrl:flash_read_ctrl_inst|fifo_data:fifo_data_inst|scfifo:scfifo_component|scfifo_bl21:auto_generated|a_dpfifo_ir21:dpfifo|cntr_3ob:wr_ptr|counter_comb_bita6~COUT                              ; 1       ;
; flash_read_ctrl:flash_read_ctrl_inst|fifo_data:fifo_data_inst|scfifo:scfifo_component|scfifo_bl21:auto_generated|a_dpfifo_ir21:dpfifo|cntr_3ob:wr_ptr|counter_comb_bita6                                   ; 1       ;
; flash_read_ctrl:flash_read_ctrl_inst|fifo_data:fifo_data_inst|scfifo:scfifo_component|scfifo_bl21:auto_generated|a_dpfifo_ir21:dpfifo|cntr_3ob:wr_ptr|counter_comb_bita5~COUT                              ; 1       ;
; flash_read_ctrl:flash_read_ctrl_inst|fifo_data:fifo_data_inst|scfifo:scfifo_component|scfifo_bl21:auto_generated|a_dpfifo_ir21:dpfifo|cntr_3ob:wr_ptr|counter_comb_bita5                                   ; 1       ;
; flash_read_ctrl:flash_read_ctrl_inst|fifo_data:fifo_data_inst|scfifo:scfifo_component|scfifo_bl21:auto_generated|a_dpfifo_ir21:dpfifo|cntr_3ob:wr_ptr|counter_comb_bita4~COUT                              ; 1       ;
; flash_read_ctrl:flash_read_ctrl_inst|fifo_data:fifo_data_inst|scfifo:scfifo_component|scfifo_bl21:auto_generated|a_dpfifo_ir21:dpfifo|cntr_3ob:wr_ptr|counter_comb_bita4                                   ; 1       ;
; flash_read_ctrl:flash_read_ctrl_inst|fifo_data:fifo_data_inst|scfifo:scfifo_component|scfifo_bl21:auto_generated|a_dpfifo_ir21:dpfifo|cntr_3ob:wr_ptr|counter_comb_bita3~COUT                              ; 1       ;
; flash_read_ctrl:flash_read_ctrl_inst|fifo_data:fifo_data_inst|scfifo:scfifo_component|scfifo_bl21:auto_generated|a_dpfifo_ir21:dpfifo|cntr_3ob:wr_ptr|counter_comb_bita3                                   ; 1       ;
; flash_read_ctrl:flash_read_ctrl_inst|fifo_data:fifo_data_inst|scfifo:scfifo_component|scfifo_bl21:auto_generated|a_dpfifo_ir21:dpfifo|cntr_3ob:wr_ptr|counter_comb_bita2~COUT                              ; 1       ;
; flash_read_ctrl:flash_read_ctrl_inst|fifo_data:fifo_data_inst|scfifo:scfifo_component|scfifo_bl21:auto_generated|a_dpfifo_ir21:dpfifo|cntr_3ob:wr_ptr|counter_comb_bita2                                   ; 1       ;
; flash_read_ctrl:flash_read_ctrl_inst|fifo_data:fifo_data_inst|scfifo:scfifo_component|scfifo_bl21:auto_generated|a_dpfifo_ir21:dpfifo|cntr_3ob:wr_ptr|counter_comb_bita1~COUT                              ; 1       ;
; flash_read_ctrl:flash_read_ctrl_inst|fifo_data:fifo_data_inst|scfifo:scfifo_component|scfifo_bl21:auto_generated|a_dpfifo_ir21:dpfifo|cntr_3ob:wr_ptr|counter_comb_bita1                                   ; 1       ;
; flash_read_ctrl:flash_read_ctrl_inst|fifo_data:fifo_data_inst|scfifo:scfifo_component|scfifo_bl21:auto_generated|a_dpfifo_ir21:dpfifo|cntr_3ob:wr_ptr|counter_comb_bita0~COUT                              ; 1       ;
; flash_read_ctrl:flash_read_ctrl_inst|fifo_data:fifo_data_inst|scfifo:scfifo_component|scfifo_bl21:auto_generated|a_dpfifo_ir21:dpfifo|cntr_3ob:wr_ptr|counter_comb_bita0                                   ; 1       ;
; uart_tx:uart_tx_inst|baud_cnt[12]~37                                                                                                                                                                       ; 1       ;
; uart_tx:uart_tx_inst|baud_cnt[11]~36                                                                                                                                                                       ; 1       ;
; uart_tx:uart_tx_inst|baud_cnt[11]~35                                                                                                                                                                       ; 1       ;
; uart_tx:uart_tx_inst|baud_cnt[10]~34                                                                                                                                                                       ; 1       ;
; uart_tx:uart_tx_inst|baud_cnt[10]~33                                                                                                                                                                       ; 1       ;
; uart_tx:uart_tx_inst|baud_cnt[9]~32                                                                                                                                                                        ; 1       ;
; uart_tx:uart_tx_inst|baud_cnt[9]~31                                                                                                                                                                        ; 1       ;
; uart_tx:uart_tx_inst|baud_cnt[8]~30                                                                                                                                                                        ; 1       ;
; uart_tx:uart_tx_inst|baud_cnt[8]~29                                                                                                                                                                        ; 1       ;
; uart_tx:uart_tx_inst|baud_cnt[7]~28                                                                                                                                                                        ; 1       ;
; uart_tx:uart_tx_inst|baud_cnt[7]~27                                                                                                                                                                        ; 1       ;
; uart_tx:uart_tx_inst|baud_cnt[6]~26                                                                                                                                                                        ; 1       ;
; uart_tx:uart_tx_inst|baud_cnt[6]~25                                                                                                                                                                        ; 1       ;
; uart_tx:uart_tx_inst|baud_cnt[5]~24                                                                                                                                                                        ; 1       ;
; uart_tx:uart_tx_inst|baud_cnt[5]~23                                                                                                                                                                        ; 1       ;
; uart_tx:uart_tx_inst|baud_cnt[4]~22                                                                                                                                                                        ; 1       ;
; uart_tx:uart_tx_inst|baud_cnt[4]~21                                                                                                                                                                        ; 1       ;
; uart_tx:uart_tx_inst|baud_cnt[3]~20                                                                                                                                                                        ; 1       ;
; uart_tx:uart_tx_inst|baud_cnt[3]~19                                                                                                                                                                        ; 1       ;
; uart_tx:uart_tx_inst|baud_cnt[2]~18                                                                                                                                                                        ; 1       ;
; uart_tx:uart_tx_inst|baud_cnt[2]~17                                                                                                                                                                        ; 1       ;
; uart_tx:uart_tx_inst|baud_cnt[1]~16                                                                                                                                                                        ; 1       ;
; uart_tx:uart_tx_inst|baud_cnt[1]~15                                                                                                                                                                        ; 1       ;
; uart_tx:uart_tx_inst|baud_cnt[0]~14                                                                                                                                                                        ; 1       ;
; uart_tx:uart_tx_inst|baud_cnt[0]~13                                                                                                                                                                        ; 1       ;
; key_filter:key_filter_inst|cnt_20ms[19]~58                                                                                                                                                                 ; 1       ;
; key_filter:key_filter_inst|cnt_20ms[18]~57                                                                                                                                                                 ; 1       ;
; key_filter:key_filter_inst|cnt_20ms[18]~56                                                                                                                                                                 ; 1       ;
; key_filter:key_filter_inst|cnt_20ms[17]~55                                                                                                                                                                 ; 1       ;
; key_filter:key_filter_inst|cnt_20ms[17]~54                                                                                                                                                                 ; 1       ;
; key_filter:key_filter_inst|cnt_20ms[16]~53                                                                                                                                                                 ; 1       ;
; key_filter:key_filter_inst|cnt_20ms[16]~52                                                                                                                                                                 ; 1       ;
; key_filter:key_filter_inst|cnt_20ms[15]~51                                                                                                                                                                 ; 1       ;
; key_filter:key_filter_inst|cnt_20ms[15]~50                                                                                                                                                                 ; 1       ;
; key_filter:key_filter_inst|cnt_20ms[14]~49                                                                                                                                                                 ; 1       ;
; key_filter:key_filter_inst|cnt_20ms[14]~48                                                                                                                                                                 ; 1       ;
; key_filter:key_filter_inst|cnt_20ms[13]~47                                                                                                                                                                 ; 1       ;
; key_filter:key_filter_inst|cnt_20ms[13]~46                                                                                                                                                                 ; 1       ;
; key_filter:key_filter_inst|cnt_20ms[12]~45                                                                                                                                                                 ; 1       ;
; key_filter:key_filter_inst|cnt_20ms[12]~44                                                                                                                                                                 ; 1       ;
; key_filter:key_filter_inst|cnt_20ms[11]~43                                                                                                                                                                 ; 1       ;
; key_filter:key_filter_inst|cnt_20ms[11]~42                                                                                                                                                                 ; 1       ;
; key_filter:key_filter_inst|cnt_20ms[10]~41                                                                                                                                                                 ; 1       ;
; key_filter:key_filter_inst|cnt_20ms[10]~40                                                                                                                                                                 ; 1       ;
; key_filter:key_filter_inst|cnt_20ms[9]~39                                                                                                                                                                  ; 1       ;
; key_filter:key_filter_inst|cnt_20ms[9]~38                                                                                                                                                                  ; 1       ;
; key_filter:key_filter_inst|cnt_20ms[8]~37                                                                                                                                                                  ; 1       ;
; key_filter:key_filter_inst|cnt_20ms[8]~36                                                                                                                                                                  ; 1       ;
; key_filter:key_filter_inst|cnt_20ms[7]~35                                                                                                                                                                  ; 1       ;
; key_filter:key_filter_inst|cnt_20ms[7]~34                                                                                                                                                                  ; 1       ;
; key_filter:key_filter_inst|cnt_20ms[6]~33                                                                                                                                                                  ; 1       ;
; key_filter:key_filter_inst|cnt_20ms[6]~32                                                                                                                                                                  ; 1       ;
; key_filter:key_filter_inst|cnt_20ms[5]~31                                                                                                                                                                  ; 1       ;
; key_filter:key_filter_inst|cnt_20ms[5]~30                                                                                                                                                                  ; 1       ;
; key_filter:key_filter_inst|cnt_20ms[4]~29                                                                                                                                                                  ; 1       ;
; key_filter:key_filter_inst|cnt_20ms[4]~28                                                                                                                                                                  ; 1       ;
; key_filter:key_filter_inst|cnt_20ms[3]~27                                                                                                                                                                  ; 1       ;
; key_filter:key_filter_inst|cnt_20ms[3]~26                                                                                                                                                                  ; 1       ;
; key_filter:key_filter_inst|cnt_20ms[2]~25                                                                                                                                                                  ; 1       ;
; key_filter:key_filter_inst|cnt_20ms[2]~24                                                                                                                                                                  ; 1       ;
; key_filter:key_filter_inst|cnt_20ms[1]~23                                                                                                                                                                  ; 1       ;
; key_filter:key_filter_inst|cnt_20ms[1]~22                                                                                                                                                                  ; 1       ;
; key_filter:key_filter_inst|cnt_20ms[0]~21                                                                                                                                                                  ; 1       ;
; key_filter:key_filter_inst|cnt_20ms[0]~20                                                                                                                                                                  ; 1       ;
; flash_read_ctrl:flash_read_ctrl_inst|cnt_wait[15]~47                                                                                                                                                       ; 1       ;
; flash_read_ctrl:flash_read_ctrl_inst|cnt_wait[14]~46                                                                                                                                                       ; 1       ;
; flash_read_ctrl:flash_read_ctrl_inst|cnt_wait[14]~45                                                                                                                                                       ; 1       ;
; flash_read_ctrl:flash_read_ctrl_inst|cnt_wait[13]~44                                                                                                                                                       ; 1       ;
; flash_read_ctrl:flash_read_ctrl_inst|cnt_wait[13]~43                                                                                                                                                       ; 1       ;
; flash_read_ctrl:flash_read_ctrl_inst|cnt_wait[12]~42                                                                                                                                                       ; 1       ;
; flash_read_ctrl:flash_read_ctrl_inst|cnt_wait[12]~41                                                                                                                                                       ; 1       ;
; flash_read_ctrl:flash_read_ctrl_inst|cnt_wait[11]~40                                                                                                                                                       ; 1       ;
; flash_read_ctrl:flash_read_ctrl_inst|cnt_wait[11]~39                                                                                                                                                       ; 1       ;
; flash_read_ctrl:flash_read_ctrl_inst|cnt_wait[10]~38                                                                                                                                                       ; 1       ;
; flash_read_ctrl:flash_read_ctrl_inst|cnt_wait[10]~37                                                                                                                                                       ; 1       ;
; flash_read_ctrl:flash_read_ctrl_inst|cnt_wait[9]~36                                                                                                                                                        ; 1       ;
; flash_read_ctrl:flash_read_ctrl_inst|cnt_wait[9]~35                                                                                                                                                        ; 1       ;
; flash_read_ctrl:flash_read_ctrl_inst|cnt_wait[8]~34                                                                                                                                                        ; 1       ;
; flash_read_ctrl:flash_read_ctrl_inst|cnt_wait[8]~33                                                                                                                                                        ; 1       ;
; flash_read_ctrl:flash_read_ctrl_inst|cnt_wait[7]~32                                                                                                                                                        ; 1       ;
; flash_read_ctrl:flash_read_ctrl_inst|cnt_wait[7]~31                                                                                                                                                        ; 1       ;
; flash_read_ctrl:flash_read_ctrl_inst|cnt_wait[6]~30                                                                                                                                                        ; 1       ;
; flash_read_ctrl:flash_read_ctrl_inst|cnt_wait[6]~29                                                                                                                                                        ; 1       ;
; flash_read_ctrl:flash_read_ctrl_inst|cnt_wait[5]~28                                                                                                                                                        ; 1       ;
; flash_read_ctrl:flash_read_ctrl_inst|cnt_wait[5]~27                                                                                                                                                        ; 1       ;
; flash_read_ctrl:flash_read_ctrl_inst|cnt_wait[4]~26                                                                                                                                                        ; 1       ;
; flash_read_ctrl:flash_read_ctrl_inst|cnt_wait[4]~25                                                                                                                                                        ; 1       ;
; flash_read_ctrl:flash_read_ctrl_inst|cnt_wait[3]~24                                                                                                                                                        ; 1       ;
; flash_read_ctrl:flash_read_ctrl_inst|cnt_wait[3]~23                                                                                                                                                        ; 1       ;
; flash_read_ctrl:flash_read_ctrl_inst|cnt_wait[2]~22                                                                                                                                                        ; 1       ;
; flash_read_ctrl:flash_read_ctrl_inst|cnt_wait[2]~21                                                                                                                                                        ; 1       ;
; flash_read_ctrl:flash_read_ctrl_inst|cnt_wait[1]~20                                                                                                                                                        ; 1       ;
; flash_read_ctrl:flash_read_ctrl_inst|cnt_wait[1]~19                                                                                                                                                        ; 1       ;
; flash_read_ctrl:flash_read_ctrl_inst|cnt_wait[0]~17                                                                                                                                                        ; 1       ;
; flash_read_ctrl:flash_read_ctrl_inst|cnt_wait[0]~16                                                                                                                                                        ; 1       ;
; flash_read_ctrl:flash_read_ctrl_inst|read_data_num[7]~22                                                                                                                                                   ; 1       ;
; flash_read_ctrl:flash_read_ctrl_inst|read_data_num[6]~21                                                                                                                                                   ; 1       ;
; flash_read_ctrl:flash_read_ctrl_inst|read_data_num[6]~20                                                                                                                                                   ; 1       ;
; flash_read_ctrl:flash_read_ctrl_inst|read_data_num[5]~19                                                                                                                                                   ; 1       ;
; flash_read_ctrl:flash_read_ctrl_inst|read_data_num[5]~18                                                                                                                                                   ; 1       ;
; flash_read_ctrl:flash_read_ctrl_inst|read_data_num[4]~17                                                                                                                                                   ; 1       ;
; flash_read_ctrl:flash_read_ctrl_inst|read_data_num[4]~16                                                                                                                                                   ; 1       ;
; flash_read_ctrl:flash_read_ctrl_inst|read_data_num[3]~15                                                                                                                                                   ; 1       ;
; flash_read_ctrl:flash_read_ctrl_inst|read_data_num[3]~14                                                                                                                                                   ; 1       ;
; flash_read_ctrl:flash_read_ctrl_inst|read_data_num[2]~13                                                                                                                                                   ; 1       ;
; flash_read_ctrl:flash_read_ctrl_inst|read_data_num[2]~12                                                                                                                                                   ; 1       ;
; flash_read_ctrl:flash_read_ctrl_inst|read_data_num[1]~11                                                                                                                                                   ; 1       ;
; flash_read_ctrl:flash_read_ctrl_inst|read_data_num[1]~10                                                                                                                                                   ; 1       ;
; flash_read_ctrl:flash_read_ctrl_inst|read_data_num[0]~9                                                                                                                                                    ; 1       ;
; flash_read_ctrl:flash_read_ctrl_inst|read_data_num[0]~8                                                                                                                                                    ; 1       ;
; flash_read_ctrl:flash_read_ctrl_inst|cnt_clk[4]~10                                                                                                                                                         ; 1       ;
; flash_read_ctrl:flash_read_ctrl_inst|cnt_clk[3]~9                                                                                                                                                          ; 1       ;
; flash_read_ctrl:flash_read_ctrl_inst|cnt_clk[3]~8                                                                                                                                                          ; 1       ;
; flash_read_ctrl:flash_read_ctrl_inst|cnt_clk[2]~7                                                                                                                                                          ; 1       ;
; flash_read_ctrl:flash_read_ctrl_inst|cnt_clk[2]~6                                                                                                                                                          ; 1       ;
; flash_read_ctrl:flash_read_ctrl_inst|cnt_clk[1]~5                                                                                                                                                          ; 1       ;
; flash_read_ctrl:flash_read_ctrl_inst|cnt_clk[1]~4                                                                                                                                                          ; 1       ;
; flash_read_ctrl:flash_read_ctrl_inst|Add1~30                                                                                                                                                               ; 1       ;
; flash_read_ctrl:flash_read_ctrl_inst|Add1~29                                                                                                                                                               ; 1       ;
; flash_read_ctrl:flash_read_ctrl_inst|Add1~28                                                                                                                                                               ; 1       ;
; flash_read_ctrl:flash_read_ctrl_inst|Add1~27                                                                                                                                                               ; 1       ;
; flash_read_ctrl:flash_read_ctrl_inst|Add1~26                                                                                                                                                               ; 1       ;
; flash_read_ctrl:flash_read_ctrl_inst|Add1~25                                                                                                                                                               ; 1       ;
; flash_read_ctrl:flash_read_ctrl_inst|Add1~24                                                                                                                                                               ; 1       ;
; flash_read_ctrl:flash_read_ctrl_inst|Add1~23                                                                                                                                                               ; 1       ;
; flash_read_ctrl:flash_read_ctrl_inst|Add1~22                                                                                                                                                               ; 1       ;
; flash_read_ctrl:flash_read_ctrl_inst|Add1~21                                                                                                                                                               ; 1       ;
; flash_read_ctrl:flash_read_ctrl_inst|Add1~20                                                                                                                                                               ; 1       ;
; flash_read_ctrl:flash_read_ctrl_inst|Add1~19                                                                                                                                                               ; 1       ;
; flash_read_ctrl:flash_read_ctrl_inst|Add1~18                                                                                                                                                               ; 1       ;
; flash_read_ctrl:flash_read_ctrl_inst|Add1~17                                                                                                                                                               ; 1       ;
; flash_read_ctrl:flash_read_ctrl_inst|Add1~16                                                                                                                                                               ; 1       ;
; flash_read_ctrl:flash_read_ctrl_inst|Add1~15                                                                                                                                                               ; 1       ;
; flash_read_ctrl:flash_read_ctrl_inst|Add1~14                                                                                                                                                               ; 1       ;
; flash_read_ctrl:flash_read_ctrl_inst|Add1~13                                                                                                                                                               ; 1       ;
; flash_read_ctrl:flash_read_ctrl_inst|Add1~12                                                                                                                                                               ; 1       ;
; flash_read_ctrl:flash_read_ctrl_inst|Add1~11                                                                                                                                                               ; 1       ;
; flash_read_ctrl:flash_read_ctrl_inst|Add1~10                                                                                                                                                               ; 1       ;
; flash_read_ctrl:flash_read_ctrl_inst|Add1~9                                                                                                                                                                ; 1       ;
; flash_read_ctrl:flash_read_ctrl_inst|Add1~8                                                                                                                                                                ; 1       ;
; flash_read_ctrl:flash_read_ctrl_inst|Add1~7                                                                                                                                                                ; 1       ;
; flash_read_ctrl:flash_read_ctrl_inst|Add1~6                                                                                                                                                                ; 1       ;
; flash_read_ctrl:flash_read_ctrl_inst|Add1~5                                                                                                                                                                ; 1       ;
; flash_read_ctrl:flash_read_ctrl_inst|Add1~4                                                                                                                                                                ; 1       ;
; flash_read_ctrl:flash_read_ctrl_inst|Add1~3                                                                                                                                                                ; 1       ;
; flash_read_ctrl:flash_read_ctrl_inst|Add1~2                                                                                                                                                                ; 1       ;
; flash_read_ctrl:flash_read_ctrl_inst|Add1~1                                                                                                                                                                ; 1       ;
; flash_read_ctrl:flash_read_ctrl_inst|Add1~0                                                                                                                                                                ; 1       ;
; flash_read_ctrl:flash_read_ctrl_inst|fifo_data:fifo_data_inst|scfifo:scfifo_component|scfifo_bl21:auto_generated|a_dpfifo_ir21:dpfifo|dpram_4711:FIFOram|altsyncram_q0k1:altsyncram1|q_b[1]                ; 1       ;
; flash_read_ctrl:flash_read_ctrl_inst|fifo_data:fifo_data_inst|scfifo:scfifo_component|scfifo_bl21:auto_generated|a_dpfifo_ir21:dpfifo|dpram_4711:FIFOram|altsyncram_q0k1:altsyncram1|q_b[2]                ; 1       ;
; flash_read_ctrl:flash_read_ctrl_inst|fifo_data:fifo_data_inst|scfifo:scfifo_component|scfifo_bl21:auto_generated|a_dpfifo_ir21:dpfifo|dpram_4711:FIFOram|altsyncram_q0k1:altsyncram1|q_b[3]                ; 1       ;
; flash_read_ctrl:flash_read_ctrl_inst|fifo_data:fifo_data_inst|scfifo:scfifo_component|scfifo_bl21:auto_generated|a_dpfifo_ir21:dpfifo|dpram_4711:FIFOram|altsyncram_q0k1:altsyncram1|q_b[4]                ; 1       ;
; flash_read_ctrl:flash_read_ctrl_inst|fifo_data:fifo_data_inst|scfifo:scfifo_component|scfifo_bl21:auto_generated|a_dpfifo_ir21:dpfifo|dpram_4711:FIFOram|altsyncram_q0k1:altsyncram1|q_b[5]                ; 1       ;
; flash_read_ctrl:flash_read_ctrl_inst|fifo_data:fifo_data_inst|scfifo:scfifo_component|scfifo_bl21:auto_generated|a_dpfifo_ir21:dpfifo|dpram_4711:FIFOram|altsyncram_q0k1:altsyncram1|q_b[6]                ; 1       ;
; flash_read_ctrl:flash_read_ctrl_inst|fifo_data:fifo_data_inst|scfifo:scfifo_component|scfifo_bl21:auto_generated|a_dpfifo_ir21:dpfifo|dpram_4711:FIFOram|altsyncram_q0k1:altsyncram1|q_b[7]                ; 1       ;
; flash_read_ctrl:flash_read_ctrl_inst|fifo_data:fifo_data_inst|scfifo:scfifo_component|scfifo_bl21:auto_generated|a_dpfifo_ir21:dpfifo|dpram_4711:FIFOram|altsyncram_q0k1:altsyncram1|q_b[0]                ; 1       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+-------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+------+----------------+----------------------+-----------------+-----------------+---------------+
; Name                                                                                                                                                                                            ; Type ; Mode             ; Clock Mode  ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Port A Input Registers ; Port A Output Registers ; Port B Input Registers ; Port B Output Registers ; Size ; Implementation Port A Depth ; Implementation Port A Width ; Implementation Port B Depth ; Implementation Port B Width ; Implementation Bits ; M9Ks ; MIF  ; Location       ; Mixed Width RDW Mode ; Port A RDW Mode ; Port B RDW Mode ; Fits in MLABs ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+-------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+------+----------------+----------------------+-----------------+-----------------+---------------+
; flash_read_ctrl:flash_read_ctrl_inst|fifo_data:fifo_data_inst|scfifo:scfifo_component|scfifo_bl21:auto_generated|a_dpfifo_ir21:dpfifo|dpram_4711:FIFOram|altsyncram_q0k1:altsyncram1|ALTSYNCRAM ; AUTO ; Simple Dual Port ; Dual Clocks ; 256          ; 8            ; 256          ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 2048 ; 256                         ; 8                           ; 256                         ; 8                           ; 2048                ; 1    ; None ; M9K_X15_Y15_N0 ; Don't care           ; Old data        ; Old data        ; No - Unknown  ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+-------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+------+----------------+----------------------+-----------------+-----------------+---------------+
Note: Fitter may spread logical memories into multiple blocks to improve timing. The actual required RAM blocks can be found in the Fitter Resource Usage section.


+------------------------------------------------+
; Routing Usage Summary                          ;
+-----------------------+------------------------+
; Routing Resource Type ; Usage                  ;
+-----------------------+------------------------+
; Block interconnects   ; 166 / 32,401 ( < 1 % ) ;
; C16 interconnects     ; 2 / 1,326 ( < 1 % )    ;
; C4 interconnects      ; 23 / 21,816 ( < 1 % )  ;
; Direct links          ; 86 / 32,401 ( < 1 % )  ;
; Global clocks         ; 2 / 10 ( 20 % )        ;
; Local interconnects   ; 166 / 10,320 ( 2 % )   ;
; R24 interconnects     ; 5 / 1,289 ( < 1 % )    ;
; R4 interconnects      ; 74 / 28,186 ( < 1 % )  ;
+-----------------------+------------------------+


+----------------------------------------------------------------------------+
; LAB Logic Elements                                                         ;
+---------------------------------------------+------------------------------+
; Number of Logic Elements  (Average = 12.94) ; Number of LABs  (Total = 17) ;
+---------------------------------------------+------------------------------+
; 1                                           ; 0                            ;
; 2                                           ; 0                            ;
; 3                                           ; 0                            ;
; 4                                           ; 0                            ;
; 5                                           ; 0                            ;
; 6                                           ; 1                            ;
; 7                                           ; 2                            ;
; 8                                           ; 1                            ;
; 9                                           ; 0                            ;
; 10                                          ; 0                            ;
; 11                                          ; 0                            ;
; 12                                          ; 2                            ;
; 13                                          ; 1                            ;
; 14                                          ; 2                            ;
; 15                                          ; 1                            ;
; 16                                          ; 7                            ;
+---------------------------------------------+------------------------------+


+-------------------------------------------------------------------+
; LAB-wide Signals                                                  ;
+------------------------------------+------------------------------+
; LAB-wide Signals  (Average = 2.00) ; Number of LABs  (Total = 17) ;
+------------------------------------+------------------------------+
; 1 Async. clear                     ; 13                           ;
; 1 Clock                            ; 15                           ;
; 1 Clock enable                     ; 2                            ;
; 1 Sync. clear                      ; 3                            ;
; 2 Clock enables                    ; 1                            ;
+------------------------------------+------------------------------+


+-----------------------------------------------------------------------------+
; LAB Signals Sourced                                                         ;
+----------------------------------------------+------------------------------+
; Number of Signals Sourced  (Average = 21.35) ; Number of LABs  (Total = 17) ;
+----------------------------------------------+------------------------------+
; 0                                            ; 0                            ;
; 1                                            ; 0                            ;
; 2                                            ; 0                            ;
; 3                                            ; 0                            ;
; 4                                            ; 0                            ;
; 5                                            ; 0                            ;
; 6                                            ; 1                            ;
; 7                                            ; 0                            ;
; 8                                            ; 0                            ;
; 9                                            ; 0                            ;
; 10                                           ; 1                            ;
; 11                                           ; 1                            ;
; 12                                           ; 0                            ;
; 13                                           ; 0                            ;
; 14                                           ; 0                            ;
; 15                                           ; 0                            ;
; 16                                           ; 2                            ;
; 17                                           ; 0                            ;
; 18                                           ; 1                            ;
; 19                                           ; 1                            ;
; 20                                           ; 0                            ;
; 21                                           ; 0                            ;
; 22                                           ; 1                            ;
; 23                                           ; 0                            ;
; 24                                           ; 3                            ;
; 25                                           ; 1                            ;
; 26                                           ; 0                            ;
; 27                                           ; 1                            ;
; 28                                           ; 1                            ;
; 29                                           ; 1                            ;
; 30                                           ; 0                            ;
; 31                                           ; 0                            ;
; 32                                           ; 2                            ;
+----------------------------------------------+------------------------------+


+--------------------------------------------------------------------------------+
; LAB Signals Sourced Out                                                        ;
+-------------------------------------------------+------------------------------+
; Number of Signals Sourced Out  (Average = 7.47) ; Number of LABs  (Total = 17) ;
+-------------------------------------------------+------------------------------+
; 0                                               ; 0                            ;
; 1                                               ; 0                            ;
; 2                                               ; 4                            ;
; 3                                               ; 1                            ;
; 4                                               ; 1                            ;
; 5                                               ; 1                            ;
; 6                                               ; 0                            ;
; 7                                               ; 1                            ;
; 8                                               ; 3                            ;
; 9                                               ; 0                            ;
; 10                                              ; 2                            ;
; 11                                              ; 1                            ;
; 12                                              ; 0                            ;
; 13                                              ; 1                            ;
; 14                                              ; 0                            ;
; 15                                              ; 0                            ;
; 16                                              ; 2                            ;
+-------------------------------------------------+------------------------------+


+----------------------------------------------------------------------------+
; LAB Distinct Inputs                                                        ;
+---------------------------------------------+------------------------------+
; Number of Distinct Inputs  (Average = 8.47) ; Number of LABs  (Total = 17) ;
+---------------------------------------------+------------------------------+
; 0                                           ; 0                            ;
; 1                                           ; 0                            ;
; 2                                           ; 1                            ;
; 3                                           ; 0                            ;
; 4                                           ; 3                            ;
; 5                                           ; 3                            ;
; 6                                           ; 1                            ;
; 7                                           ; 1                            ;
; 8                                           ; 2                            ;
; 9                                           ; 0                            ;
; 10                                          ; 0                            ;
; 11                                          ; 0                            ;
; 12                                          ; 1                            ;
; 13                                          ; 2                            ;
; 14                                          ; 0                            ;
; 15                                          ; 1                            ;
; 16                                          ; 1                            ;
; 17                                          ; 1                            ;
+---------------------------------------------+------------------------------+


+------------------------------------------+
; I/O Rules Summary                        ;
+----------------------------------+-------+
; I/O Rules Statistic              ; Total ;
+----------------------------------+-------+
; Total I/O Rules                  ; 30    ;
; Number of I/O Rules Passed       ; 12    ;
; Number of I/O Rules Failed       ; 0     ;
; Number of I/O Rules Unchecked    ; 0     ;
; Number of I/O Rules Inapplicable ; 18    ;
+----------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Details                                                                                                                                                                                                                                                                                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+
; Status       ; ID        ; Category                          ; Rule Description                                                                                     ; Severity ; Information                                                              ; Area                ; Extra Information ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+
; Pass         ; IO_000001 ; Capacity Checks                   ; Number of pins in an I/O bank should not exceed the number of locations available.                   ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000002 ; Capacity Checks                   ; Number of clocks in an I/O bank should not exceed the number of clocks available.                    ; Critical ; No Global Signal assignments found.                                      ; I/O                 ;                   ;
; Pass         ; IO_000003 ; Capacity Checks                   ; Number of pins in a Vrefgroup should not exceed the number of locations available.                   ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000004 ; Voltage Compatibility Checks      ; The I/O bank should support the requested VCCIO.                                                     ; Critical ; No IOBANK_VCCIO assignments found.                                       ; I/O                 ;                   ;
; Inapplicable ; IO_000005 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VREF values.                                                  ; Critical ; No VREF I/O Standard assignments found.                                  ; I/O                 ;                   ;
; Pass         ; IO_000006 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VCCIO values.                                                 ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000007 ; Valid Location Checks             ; Checks for unavailable locations.                                                                    ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000008 ; Valid Location Checks             ; Checks for reserved locations.                                                                       ; Critical ; No reserved LogicLock region found.                                      ; I/O                 ;                   ;
; Pass         ; IO_000009 ; I/O Properties Checks for One I/O ; The location should support the requested I/O standard.                                              ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000010 ; I/O Properties Checks for One I/O ; The location should support the requested I/O direction.                                             ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000011 ; I/O Properties Checks for One I/O ; The location should support the requested Current Strength.                                          ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Pass         ; IO_000012 ; I/O Properties Checks for One I/O ; The location should support the requested On Chip Termination value.                                 ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000013 ; I/O Properties Checks for One I/O ; The location should support the requested Bus Hold value.                                            ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000014 ; I/O Properties Checks for One I/O ; The location should support the requested Weak Pull Up value.                                        ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                 ;                   ;
; Pass         ; IO_000015 ; I/O Properties Checks for One I/O ; The location should support the requested PCI Clamp Diode.                                           ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000018 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Current Strength.                                      ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Pass         ; IO_000019 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested On Chip Termination value.                             ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000020 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested PCI Clamp Diode.                                       ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000021 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Weak Pull Up value.                                    ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                 ;                   ;
; Inapplicable ; IO_000022 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Bus Hold value.                                        ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000023 ; I/O Properties Checks for One I/O ; The I/O standard should support the Open Drain value.                                                ; Critical ; No open drain assignments found.                                         ; I/O                 ;                   ;
; Pass         ; IO_000024 ; I/O Properties Checks for One I/O ; The I/O direction should support the On Chip Termination value.                                      ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000026 ; I/O Properties Checks for One I/O ; On Chip Termination and Current Strength should not be used at the same time.                        ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000027 ; I/O Properties Checks for One I/O ; Weak Pull Up and Bus Hold should not be used at the same time.                                       ; Critical ; No Enable Bus-Hold Circuitry or Weak Pull-Up Resistor assignments found. ; I/O                 ;                   ;
; Inapplicable ; IO_000045 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Slew Rate value.                                       ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Inapplicable ; IO_000046 ; I/O Properties Checks for One I/O ; The location should support the requested Slew Rate value.                                           ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Inapplicable ; IO_000047 ; I/O Properties Checks for One I/O ; On Chip Termination and Slew Rate should not be used at the same time.                               ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Pass         ; IO_000033 ; Electromigration Checks           ; Current density for consecutive I/Os should not exceed 240mA for row I/Os and 240mA for column I/Os. ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000034 ; SI Related Distance Checks        ; Single-ended outputs should be 5 LAB row(s) away from a differential I/O.                            ; High     ; No Differential I/O Standard assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000042 ; SI Related SSO Limit Checks       ; No more than 20 outputs are allowed in a VREF group when VREF is being read from.                    ; High     ; No VREF I/O Standard assignments found.                                  ; I/O                 ;                   ;
; ----         ; ----      ; Disclaimer                        ; OCT rules are checked but not reported.                                                              ; None     ; ----                                                                     ; On Chip Termination ;                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Matrix                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+--------------------+-----------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Pin/Rules          ; IO_000001 ; IO_000002    ; IO_000003 ; IO_000004    ; IO_000005    ; IO_000006 ; IO_000007 ; IO_000008    ; IO_000009 ; IO_000010 ; IO_000011    ; IO_000012    ; IO_000013    ; IO_000014    ; IO_000015    ; IO_000018    ; IO_000019    ; IO_000020    ; IO_000021    ; IO_000022    ; IO_000023    ; IO_000024    ; IO_000026    ; IO_000027    ; IO_000045    ; IO_000046    ; IO_000047    ; IO_000033 ; IO_000034    ; IO_000042    ;
+--------------------+-----------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Total Pass         ; 8         ; 0            ; 8         ; 0            ; 0            ; 8         ; 8         ; 0            ; 8         ; 8         ; 0            ; 4            ; 0            ; 0            ; 4            ; 0            ; 4            ; 4            ; 0            ; 0            ; 0            ; 4            ; 0            ; 0            ; 0            ; 0            ; 0            ; 8         ; 0            ; 0            ;
; Total Unchecked    ; 0         ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; Total Inapplicable ; 0         ; 8            ; 0         ; 8            ; 8            ; 0         ; 0         ; 8            ; 0         ; 0         ; 8            ; 4            ; 8            ; 8            ; 4            ; 8            ; 4            ; 4            ; 8            ; 8            ; 8            ; 4            ; 8            ; 8            ; 8            ; 8            ; 8            ; 0         ; 8            ; 8            ;
; Total Fail         ; 0         ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; cs_n               ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sck                ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; mosi               ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; tx                 ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sys_clk            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sys_rst_n          ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; pi_key             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; miso               ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
+--------------------+-----------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+


+----------------------------------------------------------------------------------+
; Fitter Device Options                                                            ;
+------------------------------------------------------------------+---------------+
; Option                                                           ; Setting       ;
+------------------------------------------------------------------+---------------+
; Enable user-supplied start-up clock (CLKUSR)                     ; Off           ;
; Enable device-wide reset (DEV_CLRn)                              ; Off           ;
; Enable device-wide output enable (DEV_OE)                        ; Off           ;
; Enable INIT_DONE output                                          ; Off           ;
; Configuration scheme                                             ; Active Serial ;
; Error detection CRC                                              ; Off           ;
; Enable open drain on CRC_ERROR pin                               ; Off           ;
; Enable input tri-state on active configuration pins in user mode ; Off           ;
; Configuration Voltage Level                                      ; Auto          ;
; Force Configuration Voltage Level                                ; Off           ;
; nCEO                                                             ; Unreserved    ;
; Data[0]                                                          ; Unreserved    ;
; Data[1]/ASDO                                                     ; Unreserved    ;
; Data[7..2]                                                       ; Unreserved    ;
; FLASH_nCE/nCSO                                                   ; Unreserved    ;
; Other Active Parallel pins                                       ; Unreserved    ;
; DCLK                                                             ; Unreserved    ;
; Base pin-out file on sameframe device                            ; Off           ;
+------------------------------------------------------------------+---------------+


+------------------------------------+
; Operating Settings and Conditions  ;
+---------------------------+--------+
; Setting                   ; Value  ;
+---------------------------+--------+
; Nominal Core Voltage      ; 1.20 V ;
; Low Junction Temperature  ; 0 C   ;
; High Junction Temperature ; 85 C  ;
+---------------------------+--------+


+------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Summary              ;
+-----------------+----------------------+-------------------+
; Source Clock(s) ; Destination Clock(s) ; Delay Added in ns ;
+-----------------+----------------------+-------------------+
; sys_clk         ; sys_clk              ; 3.4               ;
+-----------------+----------------------+-------------------+
Note: For more information on problematic transfers, consider running the Fitter again with the Optimize hold timing option (Settings Menu) turned off.
This will disable optimization of problematic paths and expose them for further analysis using the TimeQuest Timing Analyzer.


+------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Details              ;
+-----------------+----------------------+-------------------+
; Source Register ; Destination Register ; Delay Added in ns ;
+-----------------+----------------------+-------------------+
Note: This table only shows the top 0 path(s) that have the largest delay added for hold.


+-----------------+
; Fitter Messages ;
+-----------------+
Info (11104): Parallel Compilation has detected 32 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 16 of the 16 physical processors detected instead.
Info (119006): Selected device EP4CE6E22C8 for design "spi_flash_read"
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Info (176444): Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices
    Info (176445): Device EP4CE10E22C8 is compatible
    Info (176445): Device EP4CE15E22C8 is compatible
    Info (176445): Device EP4CE22E22C8 is compatible
Info (169141): DATA[0] dual-purpose pin not reserved
Info (12825): Data[1]/ASDO dual-purpose pin not reserved
Info (12825): nCSO dual-purpose pin not reserved
Info (12825): DCLK dual-purpose pin not reserved
Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
Info (176045): Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Critical Warning (332012): Synopsys Design Constraints File file not found: 'spi_flash_read.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332144): No user constrained base clocks found in the design
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332154): The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers.
Info (332130): Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time.
Info (176353): Automatically promoted node sys_clk~input (placed in PIN 25 (CLK3, DIFFCLK_1n))
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3
Info (176353): Automatically promoted node sys_rst_n~input (placed in PIN 88 (CLK7, DIFFCLK_3n))
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G8
Info (176233): Starting register packing
Info (176235): Finished register packing
    Extra Info (176219): No registers were packed into other blocks
Info (171121): Fitter preparation operations ending: elapsed time is 00:00:02
Info (170189): Fitter placement preparation operations beginning
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:00
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:00:01
Info (170193): Fitter routing operations beginning
Info (170195): Router estimated average interconnect usage is 0% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24
Info (170194): Fitter routing operations ending: elapsed time is 00:00:01
Info (170199): The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.
    Info (170201): Optimizations that may affect the design's routability were skipped
Info (11888): Total time spent on timing analysis during the Fitter is 0.69 seconds.
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (11218): Fitter post-fit operations ending: elapsed time is 00:00:01
Info (144001): Generated suppressed messages file C:/Users/Administrator/Desktop/spi_flash_read/quartus_prj/output_files/spi_flash_read.fit.smsg
Info: Quartus II 64-Bit Fitter was successful. 0 errors, 2 warnings
    Info: Peak virtual memory: 6157 megabytes
    Info: Processing ended: Tue Sep 03 18:05:31 2024
    Info: Elapsed time: 00:00:08
    Info: Total CPU time (on all processors): 00:00:14


+----------------------------+
; Fitter Suppressed Messages ;
+----------------------------+
The suppressed messages can be found in C:/Users/Administrator/Desktop/spi_flash_read/quartus_prj/output_files/spi_flash_read.fit.smsg.


