
Loading design for application trce from file seebetterlogic_fx3_seebetterlogic_fx3_map.ncd.
Design name: TopLevel
NCD version: 3.2
Vendor:      LATTICE
Device:      LFE3-17EA
Package:     FTBGA256
Performance: 7
Loading device for application trce from file 'ec5a53x56.nph' in environment: C:/lscc/diamond/3.2_x64/ispfpga.
Package Status:                     Final          Version 1.39
Performance Hardware Data Status:   Final          Version 36.22
Setup and Hold Report

--------------------------------------------------------------------------------
Lattice TRACE Report - Setup, Version Diamond (64-bit) 3.2.0.134
Fri Nov 07 16:44:54 2014

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2014 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 1 -gt -mapchkpnt 0 -sethld -o SeeBetterLogic_FX3_SeeBetterLogic_FX3.tw1 -gui SeeBetterLogic_FX3_SeeBetterLogic_FX3_map.ncd SeeBetterLogic_FX3_SeeBetterLogic_FX3.prf 
Design file:     seebetterlogic_fx3_seebetterlogic_fx3_map.ncd
Preference file: seebetterlogic_fx3_seebetterlogic_fx3.prf
Device,speed:    LFE3-17EA,7
Report level:    verbose report, limited to 1 item per preference
--------------------------------------------------------------------------------

5 potential circuit loops found in timing analysis.
BLOCK ASYNCPATHS
BLOCK RESETPATHS
BLOCK JTAG PATHS
--------------------------------------------------------------------------------



================================================================================
Preference: FREQUENCY NET "ADCClock_C" 30.000000 MHz ;
            4096 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 28.036ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              apsAdcSM/RowState_DP[2]  (from ADCClock_C +)
   Destination:    FF         Data in        apsAdcSM/settleTimesCounter/overflowLogicProcesses.OverflowBuffer_S  (to ADCClock_C +)

   Delay:               5.229ns  (27.2% logic, 72.8% route), 8 logic levels.

 Constraint Details:

      5.229ns physical path delay apsAdcSM/SLICE_1869 to apsAdcSM/settleTimesCounter/SLICE_1875 meets
     33.333ns delay constraint less
      0.068ns DIN_SET requirement (totaling 33.265ns) by 28.036ns

 Physical Path Details:

      Data path apsAdcSM/SLICE_1869 to apsAdcSM/settleTimesCounter/SLICE_1875:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.275 *LICE_1869.CLK to *SLICE_1869.Q0 apsAdcSM/SLICE_1869 (from ADCClock_C)
ROUTE        12   e 0.663 *SLICE_1869.Q0 to *SLICE_3339.C0 apsAdcSM/RowState_DP[2]
CTOF_DEL    ---     0.164 *SLICE_3339.C0 to *SLICE_3339.F0 apsAdcSM/SLICE_3339
ROUTE         2   e 0.663 *SLICE_3339.F0 to *SLICE_2556.B1 apsAdcSM/N_851
CTOF_DEL    ---     0.164 *SLICE_2556.B1 to *SLICE_2556.F1 apsAdcSM/settleTimesCounter/SLICE_2556
ROUTE         1   e 0.245 *SLICE_2556.F1 to *SLICE_2556.A0 apsAdcSM/settleTimesCounter/N_95_i
CTOF_DEL    ---     0.164 *SLICE_2556.A0 to *SLICE_2556.F0 apsAdcSM/settleTimesCounter/SLICE_2556
ROUTE         1   e 0.663 *SLICE_2556.F0 to *SLICE_2661.D0 apsAdcSM/settleTimesCounter/un5_overflow_at_zero_NE_0
CTOF_DEL    ---     0.164 *SLICE_2661.D0 to *SLICE_2661.F0 apsAdcSM/SLICE_2661
ROUTE         1   e 0.663 *SLICE_2661.F0 to *SLICE_2555.C1 apsAdcSM/settleTimesCounter/un5_overflow_at_zero_NE_1
CTOF_DEL    ---     0.164 *SLICE_2555.C1 to *SLICE_2555.F1 apsAdcSM/settleTimesCounter/SLICE_2555
ROUTE         1   e 0.245 *SLICE_2555.F1 to *SLICE_2555.C0 apsAdcSM/settleTimesCounter/un5_overflow_at_zero_NE_2
CTOF_DEL    ---     0.164 *SLICE_2555.C0 to *SLICE_2555.F0 apsAdcSM/settleTimesCounter/SLICE_2555
ROUTE         1   e 0.663 *SLICE_2555.F0 to *SLICE_1875.D0 apsAdcSM/settleTimesCounter/un5_overflow_at_zero_NE_3
CTOF_DEL    ---     0.164 *SLICE_1875.D0 to *SLICE_1875.F0 apsAdcSM/settleTimesCounter/SLICE_1875
ROUTE         1   e 0.001 *SLICE_1875.F0 to *LICE_1875.DI0 apsAdcSM/settleTimesCounter/Overflow_S_i_m2_i_m2 (to ADCClock_C)
                  --------
                    5.229   (27.2% logic, 72.8% route), 8 logic levels.

Report:  188.786MHz is the maximum frequency for this preference.


================================================================================
Preference: FREQUENCY PORT "USBClock_CI" 80.000000 MHz ;
            0 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed:  The following path meets requirements by 9.174ns
         The internal maximum frequency of the following component is 300.661 MHz

 Logical Details:  Cell type  Pin name       Component name

   Destination:    DP16KC     CLKA           logicUSBFifo/fifoDualClock/pdp_ram_0_0_0

   Delay:               3.326ns -- based on Minimum Pulse Width

Report:  300.661MHz is the maximum frequency for this preference.


================================================================================
Preference: FREQUENCY NET "USBClock_CI_c" 80.000000 MHz ;
            2522 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 6.703ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              usbFX3SM/State_DP[7]  (from USBClock_CI_c +)
   Destination:    FF         Data in        logicUSBFifo/fifoDualClock/FF_15  (to USBClock_CI_c +)

   Delay:               5.729ns  (30.5% logic, 69.5% route), 11 logic levels.

 Constraint Details:

      5.729ns physical path delay usbFX3SM/SLICE_2278 to logicUSBFifo/fifoDualClock/SLICE_509 meets
     12.500ns delay constraint less
      0.068ns DIN_SET requirement (totaling 12.432ns) by 6.703ns

 Physical Path Details:

      Data path usbFX3SM/SLICE_2278 to logicUSBFifo/fifoDualClock/SLICE_509:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.275 *LICE_2278.CLK to *SLICE_2278.Q1 usbFX3SM/SLICE_2278 (from USBClock_CI_c)
ROUTE         5   e 0.663 *SLICE_2278.Q1 to *SLICE_2744.A1 usbFX3SM/State_DP[7]
CTOF_DEL    ---     0.164 *SLICE_2744.A1 to *SLICE_2744.F1 usbFX3SM/SLICE_2744
ROUTE         3   e 0.663 *SLICE_2744.F1 to *SLICE_2749.B0 usbFX3SM/N_168
CTOF_DEL    ---     0.164 *SLICE_2749.B0 to *SLICE_2749.F0 usbFX3SM/SLICE_2749
ROUTE         2   e 0.663 *SLICE_2749.F0 to  SLICE_2746.D0 usbFX3SM/USBFifoWriteReg_SB_i_a6_1
CTOF_DEL    ---     0.164  SLICE_2746.D0 to  SLICE_2746.F0 SLICE_2746
ROUTE         2   e 0.663  SLICE_2746.F0 to *SLICE_2170.B0 usbFX3SM.N_210
CTOF_DEL    ---     0.164 *SLICE_2170.B0 to *SLICE_2170.F0 logicUSBFifo/SLICE_2170
ROUTE         4   e 0.663 *SLICE_2170.F0 to *SLICE_2169.B1 logicUSBFifo/N_51
CTOF_DEL    ---     0.164 *SLICE_2169.B1 to *SLICE_2169.F1 logicUSBFifo/SLICE_2169
ROUTE        18   e 0.663 *SLICE_2169.F1 to */SLICE_505.B1 logicUSBFifo/fifoDualClock/rden_i
C1TOFCO_DE  ---     0.310 */SLICE_505.B1 to *SLICE_505.FCO logicUSBFifo/fifoDualClock/SLICE_505
ROUTE         1   e 0.001 *SLICE_505.FCO to *SLICE_506.FCI logicUSBFifo/fifoDualClock/cmp_ci
FCITOFCO_D  ---     0.064 *SLICE_506.FCI to *SLICE_506.FCO logicUSBFifo/fifoDualClock/SLICE_506
ROUTE         1   e 0.001 *SLICE_506.FCO to *SLICE_507.FCI logicUSBFifo/fifoDualClock/co0_2
FCITOFCO_D  ---     0.064 *SLICE_507.FCI to *SLICE_507.FCO logicUSBFifo/fifoDualClock/SLICE_507
ROUTE         1   e 0.001 *SLICE_507.FCO to *SLICE_508.FCI logicUSBFifo/fifoDualClock/co1_2
FCITOFCO_D  ---     0.064 *SLICE_508.FCI to *SLICE_508.FCO logicUSBFifo/fifoDualClock/SLICE_508
ROUTE         1   e 0.001 *SLICE_508.FCO to *SLICE_509.FCI logicUSBFifo/fifoDualClock/empty_d_c
FCITOF0_DE  ---     0.149 *SLICE_509.FCI to */SLICE_509.F0 logicUSBFifo/fifoDualClock/SLICE_509
ROUTE         1   e 0.001 */SLICE_509.F0 to *SLICE_509.DI0 logicUSBFifo/fifoDualClock/empty_d (to USBClock_CI_c)
                  --------
                    5.729   (30.5% logic, 69.5% route), 11 logic levels.

Report:  172.503MHz is the maximum frequency for this preference.


================================================================================
Preference: FREQUENCY NET "LogicClock_C" 60.000000 MHz ;
            4096 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 9.974ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              BWSAER2CAVIAR/CAVIAR_data[7]  (from LogicClock_C +)
   Destination:    FF         Data in        OMCellSM/arrayOfSubunits_1_2[10]  (to LogicClock_C +)

   Delay:               6.395ns  (27.4% logic, 72.6% route), 8 logic levels.

 Constraint Details:

      6.395ns physical path delay BWSAER2CAVIAR/SLICE_728 to OMCellSM/SLICE_1111 meets
     16.666ns delay constraint less
      0.297ns CE_SET requirement (totaling 16.369ns) by 9.974ns

 Physical Path Details:

      Data path BWSAER2CAVIAR/SLICE_728 to OMCellSM/SLICE_1111:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.275 *SLICE_728.CLK to */SLICE_728.Q1 BWSAER2CAVIAR/SLICE_728 (from LogicClock_C)
ROUTE       291   e 0.663 */SLICE_728.Q1 to *SLICE_3169.A1 CAVIAR_data[7]
CTOF_DEL    ---     0.164 *SLICE_3169.A1 to *SLICE_3169.F1 OMCellSM/SLICE_3169
ROUTE         1   e 0.663 *SLICE_3169.F1 to *SLICE_2312.B1 OMCellSM/un10_arrayofsubunits_29_bm_1[14]
CTOOFX_DEL  ---     0.338 *SLICE_2312.B1 to *ICE_2312.OFX0 OMCellSM/Sequential.un10_arrayofsubunits_29[14]/SLICE_2312
ROUTE         2   e 0.663 *ICE_2312.OFX0 to *SLICE_2300.C1 OMCellSM/N_3577
CTOOFX_DEL  ---     0.338 *SLICE_2300.C1 to *ICE_2300.OFX0 OMCellSM/Sequential.un10_arrayofsubunits_31[14]/SLICE_2300
ROUTE         1   e 0.001 *ICE_2300.OFX0 to *LICE_2301.FXA OMCellSM/un10_arrayofsubunits_31[14]
FXTOOFX_DE  ---     0.146 *LICE_2301.FXA to *ICE_2301.OFX1 OMCellSM/Sequential.un10_arrayofsubunits_62[14]/SLICE_2301
ROUTE         1   e 0.663 *ICE_2301.OFX1 to *SLICE_2754.B0 OMCellSM/un10_arrayofsubunits[14]
CTOF_DEL    ---     0.164 *SLICE_2754.B0 to *SLICE_2754.F0 OMCellSM/SLICE_2754
ROUTE         1   e 0.663 *SLICE_2754.F0 to *SLICE_2753.A0 OMCellSM/OMC5/un60_0_a4_0_3_4
CTOF_DEL    ---     0.164 *SLICE_2753.A0 to *SLICE_2753.F0 OMCellSM/SLICE_2753
ROUTE        65   e 0.663 *SLICE_2753.F0 to *SLICE_1113.C1 OMCellSM/N_623_3
CTOF_DEL    ---     0.164 *SLICE_1113.C1 to *SLICE_1113.F1 OMCellSM/SLICE_1113
ROUTE        14   e 0.663 *SLICE_1113.F1 to *SLICE_1111.CE OMCellSM/N_8648_i (to LogicClock_C)
                  --------
                    6.395   (27.4% logic, 72.6% route), 8 logic levels.

Report:  149.432MHz is the maximum frequency for this preference.


================================================================================
Preference: INPUT_SETUP PORT "Reset_RI" INPUT_DELAY 1.000000 ns HOLD 1.000000 ns CLKNET "USBClock_CI_c" ; Setup Analysis.
            3 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed:  The following path meets requirements by 10.547ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            Reset_RI
   Destination:    FF         Data in        syncInputsToUSBClock/syncReset/SyncSignalSyncFF_S  (to USBClock_CI_c +)
                   FF                        syncInputsToUSBClock/syncReset/SyncSignalDemetFF_S

   Max Data Path Delay:     1.201ns  (44.8% logic, 55.2% route), 1 logic levels.

   Min Clock Path Delay:    0.663ns  (0.0% logic, 100.0% route), 0 logic levels.

 Constraint Details:

      1.201ns delay Reset_RI to syncInputsToUSBClock/syncReset/SLICE_2271 less
     11.500ns offset Reset_RI to USBClock_CI (totaling -10.299ns) meets
      0.663ns delay USBClock_CI to syncInputsToUSBClock/syncReset/SLICE_2271 less
      0.415ns LSR_SET requirement (totaling 0.248ns) by 10.547ns

 Physical Path Details:

      Data path Reset_RI to syncInputsToUSBClock/syncReset/SLICE_2271:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.538        C13.PAD to      C13.PADDI Reset_RI
ROUTE         3   e 0.663      C13.PADDI to *LICE_2271.LSR Reset_RI_c (to USBClock_CI_c)
                  --------
                    1.201   (44.8% logic, 55.2% route), 1 logic levels.

      Clock path USBClock_CI to syncInputsToUSBClock/syncReset/SLICE_2271:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        83   e 0.663       K3.PADDI to *LICE_2271.CLK USBClock_CI_c
                  --------
                    0.663   (0.0% logic, 100.0% route), 0 logic levels.

Report:   11.547ns is the maximum offset for this preference.


================================================================================
Preference: INPUT_SETUP PORT "Reset_RI" INPUT_DELAY 1.000000 ns HOLD 1.000000 ns CLKNET "LogicClock_C" ; Setup Analysis.
            1 item scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed:  The following path meets requirements by 14.713ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            Reset_RI
   Destination:    FF         Data in        syncInputsToLogicClock/syncReset/SyncSignalSyncFF_S  (to LogicClock_C +)
                   FF                        syncInputsToLogicClock/syncReset/SyncSignalDemetFF_S

   Max Data Path Delay:     1.201ns  (44.8% logic, 55.2% route), 1 logic levels.

   Min Clock Path Delay:    0.663ns  (0.0% logic, 100.0% route), 0 logic levels.

 Constraint Details:

      1.201ns delay Reset_RI to syncInputsToLogicClock/syncReset/SLICE_2270 less
     15.666ns offset Reset_RI to logicClockPLL/pll/PLLInst_0 (totaling -14.465ns) meets
      0.663ns delay logicClockPLL/pll/PLLInst_0 to syncInputsToLogicClock/syncReset/SLICE_2270 less
      0.415ns LSR_SET requirement (totaling 0.248ns) by 14.713ns

 Physical Path Details:

      Data path Reset_RI to syncInputsToLogicClock/syncReset/SLICE_2270:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.538        C13.PAD to      C13.PADDI Reset_RI
ROUTE         3   e 0.663      C13.PADDI to *LICE_2270.LSR Reset_RI_c (to LogicClock_C)
                  --------
                    1.201   (44.8% logic, 55.2% route), 1 logic levels.

      Clock path logicClockPLL/pll/PLLInst_0 to syncInputsToLogicClock/syncReset/SLICE_2270:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999   e 0.663 *LInst_0.CLKOP to *LICE_2270.CLK LogicClock_C
                  --------
                    0.663   (0.0% logic, 100.0% route), 0 logic levels.

Report:   15.713ns is the maximum offset for this preference.


================================================================================
Preference: CLOCK_TO_OUT GROUP "USBFifoData_DO" OUTPUT_DELAY 2.000000 ns MIN 0.500000 ns CLKNET "USBClock_CI_c" ; Setup Analysis.
            16 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed:  The following path meets requirements by 6.071ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              logicUSBFifo_FifoData_DOio[0]  (from USBClock_CI_c +)
   Destination:    Port       Pad            USBFifoData_DO[0]

   Data Path Delay:     3.766ns  (82.4% logic, 17.6% route), 2 logic levels.

   Clock Path Delay:    0.663ns  (0.0% logic, 100.0% route), 0 logic levels.

 Constraint Details:
      0.663ns delay USBClock_CI to USBFifoData_DO[0]_MGIOL and
      3.766ns delay USBFifoData_DO[0]_MGIOL to USBFifoData_DO[0] (totaling 4.429ns) meets
     10.500ns offset USBClock_CI to USBFifoData_DO[0] by 6.071ns

 Physical Path Details:

      Clock path USBClock_CI to USBFifoData_DO[0]_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        83   e 0.663       K3.PADDI to *[0]_MGIOL.CLK USBClock_CI_c
                  --------
                    0.663   (0.0% logic, 100.0% route), 0 logic levels.

      Data path USBFifoData_DO[0]_MGIOL to USBFifoData_DO[0]:

   Name    Fanout   Delay (ns)          Site               Resource
C2OUT_DEL   ---     0.763 *[0]_MGIOL.CLK to *]_MGIOL.IOLDO USBFifoData_DO[0]_MGIOL (from USBClock_CI_c)
ROUTE         1   e 0.663 *]_MGIOL.IOLDO to       T2.IOLDO USBFifoData_DO_c[0]
DOPAD_DEL   ---     2.340       T2.IOLDO to         T2.PAD USBFifoData_DO[0]
                  --------
                    3.766   (82.4% logic, 17.6% route), 2 logic levels.

Report:    8.071ns is the maximum offset for this preference.


================================================================================
Preference: CLOCK_TO_OUT GROUP "USBFifoAddress_DO" OUTPUT_DELAY 2.000000 ns MIN 0.500000 ns CLKNET "USBClock_CI_c" ; Setup Analysis.
            1 item scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed:  The following path meets requirements by 6.071ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              usbFX3SM_USBFifoAddress_DOio[0]  (from USBClock_CI_c +)
   Destination:    Port       Pad            USBFifoAddress_DO[0]

   Data Path Delay:     3.766ns  (82.4% logic, 17.6% route), 2 logic levels.

   Clock Path Delay:    0.663ns  (0.0% logic, 100.0% route), 0 logic levels.

 Constraint Details:
      0.663ns delay USBClock_CI to USBFifoAddress_DO[0]_MGIOL and
      3.766ns delay USBFifoAddress_DO[0]_MGIOL to USBFifoAddress_DO[0] (totaling 4.429ns) meets
     10.500ns offset USBClock_CI to USBFifoAddress_DO[0] by 6.071ns

 Physical Path Details:

      Clock path USBClock_CI to USBFifoAddress_DO[0]_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        83   e 0.663       K3.PADDI to *[0]_MGIOL.CLK USBClock_CI_c
                  --------
                    0.663   (0.0% logic, 100.0% route), 0 logic levels.

      Data path USBFifoAddress_DO[0]_MGIOL to USBFifoAddress_DO[0]:

   Name    Fanout   Delay (ns)          Site               Resource
C2OUT_DEL   ---     0.763 *[0]_MGIOL.CLK to *]_MGIOL.IOLDO USBFifoAddress_DO[0]_MGIOL (from USBClock_CI_c)
ROUTE         1   e 0.663 *]_MGIOL.IOLDO to      F14.IOLDO USBFifoAddress_DO_c[0]
DOPAD_DEL   ---     2.340      F14.IOLDO to        F14.PAD USBFifoAddress_DO[0]
                  --------
                    3.766   (82.4% logic, 17.6% route), 2 logic levels.

Report:    8.071ns is the maximum offset for this preference.


================================================================================
Preference: CLOCK_TO_OUT PORT "USBFifoChipSelect_SBO" OUTPUT_DELAY 2.000000 ns MIN 0.500000 ns CLKNET "USBClock_CI_c" ; Setup Analysis.
            0 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


================================================================================
Preference: CLOCK_TO_OUT PORT "USBFifoWrite_SBO" OUTPUT_DELAY 2.000000 ns MIN 0.500000 ns CLKNET "USBClock_CI_c" ; Setup Analysis.
            1 item scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed:  The following path meets requirements by 6.071ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              usbFX3SM_USBFifoWrite_SBOio  (from USBClock_CI_c +)
   Destination:    Port       Pad            USBFifoWrite_SBO

   Data Path Delay:     3.766ns  (82.4% logic, 17.6% route), 2 logic levels.

   Clock Path Delay:    0.663ns  (0.0% logic, 100.0% route), 0 logic levels.

 Constraint Details:
      0.663ns delay USBClock_CI to USBFifoWrite_SBO_MGIOL and
      3.766ns delay USBFifoWrite_SBO_MGIOL to USBFifoWrite_SBO (totaling 4.429ns) meets
     10.500ns offset USBClock_CI to USBFifoWrite_SBO by 6.071ns

 Physical Path Details:

      Clock path USBClock_CI to USBFifoWrite_SBO_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        83   e 0.663       K3.PADDI to *SBO_MGIOL.CLK USBClock_CI_c
                  --------
                    0.663   (0.0% logic, 100.0% route), 0 logic levels.

      Data path USBFifoWrite_SBO_MGIOL to USBFifoWrite_SBO:

   Name    Fanout   Delay (ns)          Site               Resource
C2OUT_DEL   ---     0.763 *SBO_MGIOL.CLK to *O_MGIOL.IOLDO USBFifoWrite_SBO_MGIOL (from USBClock_CI_c)
ROUTE         1   e 0.663 *O_MGIOL.IOLDO to      H13.IOLDO USBFifoWrite_SBO_c
DOPAD_DEL   ---     2.340      H13.IOLDO to        H13.PAD USBFifoWrite_SBO
                  --------
                    3.766   (82.4% logic, 17.6% route), 2 logic levels.

Report:    8.071ns is the maximum offset for this preference.


================================================================================
Preference: CLOCK_TO_OUT PORT "USBFifoRead_SBO" OUTPUT_DELAY 2.000000 ns MIN 0.500000 ns CLKNET "USBClock_CI_c" ; Setup Analysis.
            0 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


================================================================================
Preference: CLOCK_TO_OUT PORT "USBFifoPktEnd_SBO" OUTPUT_DELAY 2.000000 ns MIN 0.500000 ns CLKNET "USBClock_CI_c" ; Setup Analysis.
            1 item scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed:  The following path meets requirements by 6.071ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              usbFX3SM_USBFifoPktEnd_SBOio  (from USBClock_CI_c +)
   Destination:    Port       Pad            USBFifoPktEnd_SBO

   Data Path Delay:     3.766ns  (82.4% logic, 17.6% route), 2 logic levels.

   Clock Path Delay:    0.663ns  (0.0% logic, 100.0% route), 0 logic levels.

 Constraint Details:
      0.663ns delay USBClock_CI to USBFifoPktEnd_SBO_MGIOL and
      3.766ns delay USBFifoPktEnd_SBO_MGIOL to USBFifoPktEnd_SBO (totaling 4.429ns) meets
     10.500ns offset USBClock_CI to USBFifoPktEnd_SBO by 6.071ns

 Physical Path Details:

      Clock path USBClock_CI to USBFifoPktEnd_SBO_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        83   e 0.663       K3.PADDI to *SBO_MGIOL.CLK USBClock_CI_c
                  --------
                    0.663   (0.0% logic, 100.0% route), 0 logic levels.

      Data path USBFifoPktEnd_SBO_MGIOL to USBFifoPktEnd_SBO:

   Name    Fanout   Delay (ns)          Site               Resource
C2OUT_DEL   ---     0.763 *SBO_MGIOL.CLK to *O_MGIOL.IOLDO USBFifoPktEnd_SBO_MGIOL (from USBClock_CI_c)
ROUTE         1   e 0.663 *O_MGIOL.IOLDO to      H14.IOLDO USBFifoPktEnd_SBO_c
DOPAD_DEL   ---     2.340      H14.IOLDO to        H14.PAD USBFifoPktEnd_SBO
                  --------
                    3.766   (82.4% logic, 17.6% route), 2 logic levels.

Report:    8.071ns is the maximum offset for this preference.


================================================================================
Preference: INPUT_SETUP PORT "USBFifoThr0Ready_SI" INPUT_DELAY 8.000000 ns HOLD 0.000000 ns CLKNET "USBClock_CI_c" ;
            1 item scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed:  The following path meets requirements by 2.827ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            USBFifoThr0Ready_SI
   Destination:    FF         Data in        syncInputsToUSBClock_syncUSBFifoThr0Ready_SyncSignalDemetFF_Sio[0]  (to USBClock_CI_c +)

   Max Data Path Delay:     1.201ns  (44.8% logic, 55.2% route), 1 logic levels.

   Min Clock Path Delay:    0.663ns  (0.0% logic, 100.0% route), 0 logic levels.

USBFifoThr0Ready_SI_MGIOL attributes: FINE=FDEL0

 Constraint Details:

      1.201ns delay USBFifoThr0Ready_SI to USBFifoThr0Ready_SI_MGIOL less
      4.500ns offset USBFifoThr0Ready_SI to USBClock_CI (totaling -3.299ns) meets
      0.663ns delay USBClock_CI to USBFifoThr0Ready_SI_MGIOL less
      1.135ns DI_SET requirement (totaling -0.472ns) by 2.827ns

 Physical Path Details:

      Data path USBFifoThr0Ready_SI to USBFifoThr0Ready_SI_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.538        E14.PAD to      E14.PADDI USBFifoThr0Ready_SI
ROUTE         1   e 0.663      E14.PADDI to *y_SI_MGIOL.DI USBFifoThr0Ready_SI_c (to USBClock_CI_c)
                  --------
                    1.201   (44.8% logic, 55.2% route), 1 logic levels.

      Clock path USBClock_CI to USBFifoThr0Ready_SI_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        83   e 0.663       K3.PADDI to *_SI_MGIOL.CLK USBClock_CI_c
                  --------
                    0.663   (0.0% logic, 100.0% route), 0 logic levels.

Report:   10.827ns is the maximum offset for this preference.


================================================================================
Preference: INPUT_SETUP PORT "USBFifoThr0Watermark_SI" INPUT_DELAY 8.000000 ns HOLD 0.000000 ns CLKNET "USBClock_CI_c" ;
            1 item scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed:  The following path meets requirements by 2.827ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            USBFifoThr0Watermark_SI
   Destination:    FF         Data in        syncInputsToUSBClock_syncUSBFifoThr0Watermark_SyncSignalDemetFF_Sio[0]  (to USBClock_CI_c +)

   Max Data Path Delay:     1.201ns  (44.8% logic, 55.2% route), 1 logic levels.

   Min Clock Path Delay:    0.663ns  (0.0% logic, 100.0% route), 0 logic levels.

USBFifoThr0Watermark_SI_MGIOL attributes: FINE=FDEL0

 Constraint Details:

      1.201ns delay USBFifoThr0Watermark_SI to USBFifoThr0Watermark_SI_MGIOL less
      4.500ns offset USBFifoThr0Watermark_SI to USBClock_CI (totaling -3.299ns) meets
      0.663ns delay USBClock_CI to USBFifoThr0Watermark_SI_MGIOL less
      1.135ns DI_SET requirement (totaling -0.472ns) by 2.827ns

 Physical Path Details:

      Data path USBFifoThr0Watermark_SI to USBFifoThr0Watermark_SI_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.538         L3.PAD to       L3.PADDI USBFifoThr0Watermark_SI
ROUTE         1   e 0.663       L3.PADDI to *k_SI_MGIOL.DI USBFifoThr0Watermark_SI_c (to USBClock_CI_c)
                  --------
                    1.201   (44.8% logic, 55.2% route), 1 logic levels.

      Clock path USBClock_CI to USBFifoThr0Watermark_SI_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        83   e 0.663       K3.PADDI to *_SI_MGIOL.CLK USBClock_CI_c
                  --------
                    0.663   (0.0% logic, 100.0% route), 0 logic levels.

Report:   10.827ns is the maximum offset for this preference.


================================================================================
Preference: INPUT_SETUP PORT "USBFifoThr1Ready_SI" INPUT_DELAY 8.000000 ns HOLD 0.000000 ns CLKNET "USBClock_CI_c" ;
            1 item scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed:  The following path meets requirements by 2.827ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            USBFifoThr1Ready_SI
   Destination:    FF         Data in        syncInputsToUSBClock_syncUSBFifoThr1Ready_SyncSignalDemetFF_Sio[0]  (to USBClock_CI_c +)

   Max Data Path Delay:     1.201ns  (44.8% logic, 55.2% route), 1 logic levels.

   Min Clock Path Delay:    0.663ns  (0.0% logic, 100.0% route), 0 logic levels.

USBFifoThr1Ready_SI_MGIOL attributes: FINE=FDEL0

 Constraint Details:

      1.201ns delay USBFifoThr1Ready_SI to USBFifoThr1Ready_SI_MGIOL less
      4.500ns offset USBFifoThr1Ready_SI to USBClock_CI (totaling -3.299ns) meets
      0.663ns delay USBClock_CI to USBFifoThr1Ready_SI_MGIOL less
      1.135ns DI_SET requirement (totaling -0.472ns) by 2.827ns

 Physical Path Details:

      Data path USBFifoThr1Ready_SI to USBFifoThr1Ready_SI_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.538        B13.PAD to      B13.PADDI USBFifoThr1Ready_SI
ROUTE         1   e 0.663      B13.PADDI to *y_SI_MGIOL.DI USBFifoThr1Ready_SI_c (to USBClock_CI_c)
                  --------
                    1.201   (44.8% logic, 55.2% route), 1 logic levels.

      Clock path USBClock_CI to USBFifoThr1Ready_SI_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        83   e 0.663       K3.PADDI to *_SI_MGIOL.CLK USBClock_CI_c
                  --------
                    0.663   (0.0% logic, 100.0% route), 0 logic levels.

Report:   10.827ns is the maximum offset for this preference.


================================================================================
Preference: INPUT_SETUP PORT "USBFifoThr1Watermark_SI" INPUT_DELAY 8.000000 ns HOLD 0.000000 ns CLKNET "USBClock_CI_c" ;
            1 item scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed:  The following path meets requirements by 2.827ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            USBFifoThr1Watermark_SI
   Destination:    FF         Data in        syncInputsToUSBClock_syncUSBFifoThr1Watermark_SyncSignalDemetFF_Sio[0]  (to USBClock_CI_c +)

   Max Data Path Delay:     1.201ns  (44.8% logic, 55.2% route), 1 logic levels.

   Min Clock Path Delay:    0.663ns  (0.0% logic, 100.0% route), 0 logic levels.

USBFifoThr1Watermark_SI_MGIOL attributes: FINE=FDEL0

 Constraint Details:

      1.201ns delay USBFifoThr1Watermark_SI to USBFifoThr1Watermark_SI_MGIOL less
      4.500ns offset USBFifoThr1Watermark_SI to USBClock_CI (totaling -3.299ns) meets
      0.663ns delay USBClock_CI to USBFifoThr1Watermark_SI_MGIOL less
      1.135ns DI_SET requirement (totaling -0.472ns) by 2.827ns

 Physical Path Details:

      Data path USBFifoThr1Watermark_SI to USBFifoThr1Watermark_SI_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.538         K4.PAD to       K4.PADDI USBFifoThr1Watermark_SI
ROUTE         1   e 0.663       K4.PADDI to *k_SI_MGIOL.DI USBFifoThr1Watermark_SI_c (to USBClock_CI_c)
                  --------
                    1.201   (44.8% logic, 55.2% route), 1 logic levels.

      Clock path USBClock_CI to USBFifoThr1Watermark_SI_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        83   e 0.663       K3.PADDI to *_SI_MGIOL.CLK USBClock_CI_c
                  --------
                    0.663   (0.0% logic, 100.0% route), 0 logic levels.

Report:   10.827ns is the maximum offset for this preference.


================================================================================
Preference: CLOCK_TO_OUT PORT "SPIMISO_ZO" OUTPUT_DELAY 1.000000 ns MIN 1.000000 ns CLKNET "LogicClock_C" ; Setup Analysis.
            2 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed:  The following path meets requirements by 11.380ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              spiConfiguration_SPIMISO_DZO_1io  (from LogicClock_C +)
   Destination:    Port       Pad            SPIMISO_ZO

   Data Path Delay:     3.623ns  (81.7% logic, 18.3% route), 2 logic levels.

   Clock Path Delay:    0.663ns  (0.0% logic, 100.0% route), 0 logic levels.

 Constraint Details:
      0.663ns delay logicClockPLL/pll/PLLInst_0 to SPIMISO_ZO_MGIOL and
      3.623ns delay SPIMISO_ZO_MGIOL to SPIMISO_ZO (totaling 4.286ns) meets
     15.666ns offset logicClockPLL/pll/PLLInst_0 to SPIMISO_ZO by 11.380ns

 Physical Path Details:

      Clock path logicClockPLL/pll/PLLInst_0 to SPIMISO_ZO_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999   e 0.663 *LInst_0.CLKOP to *_ZO_MGIOL.CLK LogicClock_C
                  --------
                    0.663   (0.0% logic, 100.0% route), 0 logic levels.

      Data path SPIMISO_ZO_MGIOL to SPIMISO_ZO:

   Name    Fanout   Delay (ns)          Site               Resource
C2OUT_DEL   ---     0.620 *_ZO_MGIOL.CLK to *O_MGIOL.IOLDO SPIMISO_ZO_MGIOL (from LogicClock_C)
ROUTE         1   e 0.663 *O_MGIOL.IOLDO to      R16.IOLDO SPIMISO_DZO_1
DOPAD_DEL   ---     2.340      R16.IOLDO to        R16.PAD SPIMISO_ZO
                  --------
                    3.623   (81.7% logic, 18.3% route), 2 logic levels.

Report:   12.380ns is the maximum offset for this preference.


================================================================================
Preference: INPUT_SETUP PORT "SPISlaveSelect_ABI" INPUT_DELAY 1.000000 ns HOLD 1.000000 ns CLKNET "LogicClock_C" ; Setup Analysis.
            1 item scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed:  The following path meets requirements by 14.597ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            SPISlaveSelect_ABI
   Destination:    FF         Data in        syncInputsToLogicClock_syncSPISlaveSelect_SyncSignalDemetFF_Sio[0]  (to LogicClock_C +)

   Max Data Path Delay:     1.201ns  (44.8% logic, 55.2% route), 1 logic levels.

   Min Clock Path Delay:    0.663ns  (0.0% logic, 100.0% route), 0 logic levels.

SPISlaveSelect_ABI_MGIOL attributes: FINE=FDEL0

 Constraint Details:

      1.201ns delay SPISlaveSelect_ABI to SPISlaveSelect_ABI_MGIOL less
     15.666ns offset SPISlaveSelect_ABI to logicClockPLL/pll/PLLInst_0 (totaling -14.465ns) meets
      0.663ns delay logicClockPLL/pll/PLLInst_0 to SPISlaveSelect_ABI_MGIOL less
      0.531ns DI_SET requirement (totaling 0.132ns) by 14.597ns

 Physical Path Details:

      Data path SPISlaveSelect_ABI to SPISlaveSelect_ABI_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.538        P14.PAD to      P14.PADDI SPISlaveSelect_ABI
ROUTE         1   e 0.663      P14.PADDI to *_ABI_MGIOL.DI SPISlaveSelect_ABI_c (to LogicClock_C)
                  --------
                    1.201   (44.8% logic, 55.2% route), 1 logic levels.

      Clock path logicClockPLL/pll/PLLInst_0 to SPISlaveSelect_ABI_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999   e 0.663 *LInst_0.CLKOP to *ABI_MGIOL.CLK LogicClock_C
                  --------
                    0.663   (0.0% logic, 100.0% route), 0 logic levels.

Report:   15.597ns is the maximum offset for this preference.


================================================================================
Preference: INPUT_SETUP PORT "SPIClock_AI" INPUT_DELAY 1.000000 ns HOLD 1.000000 ns CLKNET "LogicClock_C" ; Setup Analysis.
            1 item scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed:  The following path meets requirements by 14.597ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            SPIClock_AI
   Destination:    FF         Data in        syncInputsToLogicClock_syncSPIClock_SyncSignalDemetFF_Sio[0]  (to LogicClock_C +)

   Max Data Path Delay:     1.201ns  (44.8% logic, 55.2% route), 1 logic levels.

   Min Clock Path Delay:    0.663ns  (0.0% logic, 100.0% route), 0 logic levels.

SPIClock_AI_MGIOL attributes: FINE=FDEL0

 Constraint Details:

      1.201ns delay SPIClock_AI to SPIClock_AI_MGIOL less
     15.666ns offset SPIClock_AI to logicClockPLL/pll/PLLInst_0 (totaling -14.465ns) meets
      0.663ns delay logicClockPLL/pll/PLLInst_0 to SPIClock_AI_MGIOL less
      0.531ns DI_SET requirement (totaling 0.132ns) by 14.597ns

 Physical Path Details:

      Data path SPIClock_AI to SPIClock_AI_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.538        P16.PAD to      P16.PADDI SPIClock_AI
ROUTE         1   e 0.663      P16.PADDI to *k_AI_MGIOL.DI SPIClock_AI_c (to LogicClock_C)
                  --------
                    1.201   (44.8% logic, 55.2% route), 1 logic levels.

      Clock path logicClockPLL/pll/PLLInst_0 to SPIClock_AI_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999   e 0.663 *LInst_0.CLKOP to *_AI_MGIOL.CLK LogicClock_C
                  --------
                    0.663   (0.0% logic, 100.0% route), 0 logic levels.

Report:   15.597ns is the maximum offset for this preference.


================================================================================
Preference: INPUT_SETUP PORT "SPIMOSI_AI" INPUT_DELAY 1.000000 ns HOLD 1.000000 ns CLKNET "LogicClock_C" ; Setup Analysis.
            1 item scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed:  The following path meets requirements by 14.597ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            SPIMOSI_AI
   Destination:    FF         Data in        syncInputsToLogicClock_syncSPIMOSI_SyncSignalDemetFF_Sio[0]  (to LogicClock_C +)

   Max Data Path Delay:     1.201ns  (44.8% logic, 55.2% route), 1 logic levels.

   Min Clock Path Delay:    0.663ns  (0.0% logic, 100.0% route), 0 logic levels.

SPIMOSI_AI_MGIOL attributes: FINE=FDEL0

 Constraint Details:

      1.201ns delay SPIMOSI_AI to SPIMOSI_AI_MGIOL less
     15.666ns offset SPIMOSI_AI to logicClockPLL/pll/PLLInst_0 (totaling -14.465ns) meets
      0.663ns delay logicClockPLL/pll/PLLInst_0 to SPIMOSI_AI_MGIOL less
      0.531ns DI_SET requirement (totaling 0.132ns) by 14.597ns

 Physical Path Details:

      Data path SPIMOSI_AI to SPIMOSI_AI_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.538        P15.PAD to      P15.PADDI SPIMOSI_AI
ROUTE         1   e 0.663      P15.PADDI to *I_AI_MGIOL.DI SPIMOSI_AI_c (to LogicClock_C)
                  --------
                    1.201   (44.8% logic, 55.2% route), 1 logic levels.

      Clock path logicClockPLL/pll/PLLInst_0 to SPIMOSI_AI_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999   e 0.663 *LInst_0.CLKOP to *_AI_MGIOL.CLK LogicClock_C
                  --------
                    0.663   (0.0% logic, 100.0% route), 0 logic levels.

Report:   15.597ns is the maximum offset for this preference.


================================================================================
Preference: CLOCK_TO_OUT PORT "LED1_SO" OUTPUT_DELAY 0.100000 ns MIN 0.100000 ns CLKNET "LogicClock_C" ; Setup Analysis.
            0 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


================================================================================
Preference: CLOCK_TO_OUT PORT "LED2_SO" OUTPUT_DELAY 0.100000 ns MIN 0.100000 ns CLKNET "USBClock_CI_c" ; Setup Analysis.
            0 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


================================================================================
Preference: CLOCK_TO_OUT PORT "LED3_SO" OUTPUT_DELAY 0.100000 ns MIN 0.100000 ns CLKNET "LogicClock_C" ; Setup Analysis.
            0 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


================================================================================
Preference: CLOCK_TO_OUT PORT "LED4_SO" OUTPUT_DELAY 0.100000 ns MIN 0.100000 ns CLKNET "LogicClock_C" ; Setup Analysis.
            0 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


================================================================================
Preference: CLOCK_TO_OUT PORT "DVSAERAck_SBO" OUTPUT_DELAY 1.000000 ns MIN 1.000000 ns CLKNET "LogicClock_C" ; Setup Analysis.
            0 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


================================================================================
Preference: CLOCK_TO_OUT PORT "DVSAERReset_SBO" OUTPUT_DELAY 1.000000 ns MIN 1.000000 ns CLKNET "LogicClock_C" ; Setup Analysis.
            1 item scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed:  The following path meets requirements by 11.380ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              dvsAerSM_DVSAERReset_SBOio  (from LogicClock_C +)
   Destination:    Port       Pad            DVSAERReset_SBO

   Data Path Delay:     3.623ns  (81.7% logic, 18.3% route), 2 logic levels.

   Clock Path Delay:    0.663ns  (0.0% logic, 100.0% route), 0 logic levels.

 Constraint Details:
      0.663ns delay logicClockPLL/pll/PLLInst_0 to DVSAERReset_SBO_MGIOL and
      3.623ns delay DVSAERReset_SBO_MGIOL to DVSAERReset_SBO (totaling 4.286ns) meets
     15.666ns offset logicClockPLL/pll/PLLInst_0 to DVSAERReset_SBO by 11.380ns

 Physical Path Details:

      Clock path logicClockPLL/pll/PLLInst_0 to DVSAERReset_SBO_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999   e 0.663 *LInst_0.CLKOP to *SBO_MGIOL.CLK LogicClock_C
                  --------
                    0.663   (0.0% logic, 100.0% route), 0 logic levels.

      Data path DVSAERReset_SBO_MGIOL to DVSAERReset_SBO:

   Name    Fanout   Delay (ns)          Site               Resource
C2OUT_DEL   ---     0.620 *SBO_MGIOL.CLK to *O_MGIOL.IOLDO DVSAERReset_SBO_MGIOL (from LogicClock_C)
ROUTE         1   e 0.663 *O_MGIOL.IOLDO to      E11.IOLDO DVSAERReset_SBO_c
DOPAD_DEL   ---     2.340      E11.IOLDO to        E11.PAD DVSAERReset_SBO
                  --------
                    3.623   (81.7% logic, 18.3% route), 2 logic levels.

Report:   12.380ns is the maximum offset for this preference.


================================================================================
Preference: INPUT_SETUP GROUP "DVSAERData_AI" INPUT_DELAY 1.000000 ns HOLD 1.000000 ns CLKNET "LogicClock_C" ; Setup Analysis.
            53 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed:  The following path meets requirements by 14.004ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            DVSAERData_AI[9]
   Destination:    FF         Data in        dvsAerSM/ackDelayCounter/Count_DP[0]  (to LogicClock_C +)

   Max Data Path Delay:     2.028ns  (34.6% logic, 65.4% route), 2 logic levels.

   Min Clock Path Delay:    0.663ns  (0.0% logic, 100.0% route), 0 logic levels.

 Constraint Details:

      2.028ns delay DVSAERData_AI[9] to dvsAerSM/ackDelayCounter/SLICE_422 less
     15.666ns offset DVSAERData_AI[9] to logicClockPLL/pll/PLLInst_0 (totaling -13.638ns) meets
      0.663ns delay logicClockPLL/pll/PLLInst_0 to dvsAerSM/ackDelayCounter/SLICE_422 less
      0.297ns CE_SET requirement (totaling 0.366ns) by 14.004ns

 Physical Path Details:

      Data path DVSAERData_AI[9] to dvsAerSM/ackDelayCounter/SLICE_422:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.538         H3.PAD to       H3.PADDI DVSAERData_AI[9]
ROUTE         7   e 0.663       H3.PADDI to *SLICE_3191.A0 DVSAERData_AI_c[9]
CTOF_DEL    ---     0.164 *SLICE_3191.A0 to *SLICE_3191.F0 dvsAerSM/SLICE_3191
ROUTE         4   e 0.663 *SLICE_3191.F0 to */SLICE_422.CE dvsAerSM/Count_DPe (to LogicClock_C)
                  --------
                    2.028   (34.6% logic, 65.4% route), 2 logic levels.

      Clock path logicClockPLL/pll/PLLInst_0 to dvsAerSM/ackDelayCounter/SLICE_422:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999   e 0.663 *LInst_0.CLKOP to *SLICE_422.CLK LogicClock_C
                  --------
                    0.663   (0.0% logic, 100.0% route), 0 logic levels.

Report:   15.004ns is the maximum offset for this preference.


================================================================================
Preference: INPUT_SETUP PORT "DVSAERReq_ABI" INPUT_DELAY 1.000000 ns HOLD 1.000000 ns CLKNET "LogicClock_C" ; Setup Analysis.
            1 item scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed:  The following path meets requirements by 14.597ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            DVSAERReq_ABI
   Destination:    FF         Data in        syncInputsToLogicClock_syncDVSAERReq_SyncSignalDemetFF_Sio[0]  (to LogicClock_C +)

   Max Data Path Delay:     1.201ns  (44.8% logic, 55.2% route), 1 logic levels.

   Min Clock Path Delay:    0.663ns  (0.0% logic, 100.0% route), 0 logic levels.

DVSAERReq_ABI_MGIOL attributes: FINE=FDEL0

 Constraint Details:

      1.201ns delay DVSAERReq_ABI to DVSAERReq_ABI_MGIOL less
     15.666ns offset DVSAERReq_ABI to logicClockPLL/pll/PLLInst_0 (totaling -14.465ns) meets
      0.663ns delay logicClockPLL/pll/PLLInst_0 to DVSAERReq_ABI_MGIOL less
      0.531ns DI_SET requirement (totaling 0.132ns) by 14.597ns

 Physical Path Details:

      Data path DVSAERReq_ABI to DVSAERReq_ABI_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.538         B9.PAD to       B9.PADDI DVSAERReq_ABI
ROUTE         1   e 0.663       B9.PADDI to *_ABI_MGIOL.DI DVSAERReq_ABI_c (to LogicClock_C)
                  --------
                    1.201   (44.8% logic, 55.2% route), 1 logic levels.

      Clock path logicClockPLL/pll/PLLInst_0 to DVSAERReq_ABI_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999   e 0.663 *LInst_0.CLKOP to *ABI_MGIOL.CLK LogicClock_C
                  --------
                    0.663   (0.0% logic, 100.0% route), 0 logic levels.

Report:   15.597ns is the maximum offset for this preference.


================================================================================
Preference: CLOCK_TO_OUT PORT "ChipBiasEnable_SO" OUTPUT_DELAY 1.000000 ns MIN 1.000000 ns CLKNET "LogicClock_C" ; Setup Analysis.
            1 item scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed:  The following path meets requirements by 11.380ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              chipBiasEnableBuffer_Output_SOio[0]  (from LogicClock_C +)
   Destination:    Port       Pad            ChipBiasEnable_SO

   Data Path Delay:     3.623ns  (81.7% logic, 18.3% route), 2 logic levels.

   Clock Path Delay:    0.663ns  (0.0% logic, 100.0% route), 0 logic levels.

 Constraint Details:
      0.663ns delay logicClockPLL/pll/PLLInst_0 to ChipBiasEnable_SO_MGIOL and
      3.623ns delay ChipBiasEnable_SO_MGIOL to ChipBiasEnable_SO (totaling 4.286ns) meets
     15.666ns offset logicClockPLL/pll/PLLInst_0 to ChipBiasEnable_SO by 11.380ns

 Physical Path Details:

      Clock path logicClockPLL/pll/PLLInst_0 to ChipBiasEnable_SO_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999   e 0.663 *LInst_0.CLKOP to *_SO_MGIOL.CLK LogicClock_C
                  --------
                    0.663   (0.0% logic, 100.0% route), 0 logic levels.

      Data path ChipBiasEnable_SO_MGIOL to ChipBiasEnable_SO:

   Name    Fanout   Delay (ns)          Site               Resource
C2OUT_DEL   ---     0.620 *_SO_MGIOL.CLK to *O_MGIOL.IOLDO ChipBiasEnable_SO_MGIOL (from LogicClock_C)
ROUTE         1   e 0.663 *O_MGIOL.IOLDO to       D8.IOLDO ChipBiasEnable_SO_c
DOPAD_DEL   ---     2.340       D8.IOLDO to         D8.PAD ChipBiasEnable_SO
                  --------
                    3.623   (81.7% logic, 18.3% route), 2 logic levels.

Report:   12.380ns is the maximum offset for this preference.


================================================================================
Preference: MAXDELAY FROM PORT "BiasDiagSelect_SI" TO PORT "ChipBiasDiagSelect_SO" 10.000000 ns ;
            1 item scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 3.903ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            BiasDiagSelect_SI
   Destination:    Port       Pad            ChipBiasDiagSelect_SO

   Delay:               6.097ns  (47.5% logic, 52.5% route), 2 logic levels.

 Constraint Details:

      6.097ns physical path delay BiasDiagSelect_SI to ChipBiasDiagSelect_SO meets
     10.000ns delay constraint by 3.903ns

 Physical Path Details:

      Data path BiasDiagSelect_SI to ChipBiasDiagSelect_SO:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.538        M14.PAD to      M14.PADDI BiasDiagSelect_SI
ROUTE         1   e 3.201      M14.PADDI to       D7.PADDO BiasDiagSelect_SI_c
DOPAD_DEL   ---     2.358       D7.PADDO to         D7.PAD ChipBiasDiagSelect_SO
                  --------
                    6.097   (47.5% logic, 52.5% route), 2 logic levels.

Report:    6.097ns is the maximum delay for this preference.

Report Summary
--------------
----------------------------------------------------------------------------
Preference                              |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY NET "ADCClock_C" 30.000000    |             |             |
MHz ;                                   |   30.000 MHz|  188.786 MHz|   8  
                                        |             |             |
FREQUENCY PORT "USBClock_CI" 80.000000  |             |             |
MHz ;                                   |   80.000 MHz|  300.661 MHz|   0  
                                        |             |             |
FREQUENCY NET "USBClock_CI_c" 80.000000 |             |             |
MHz ;                                   |   80.000 MHz|  172.503 MHz|  11  
                                        |             |             |
FREQUENCY NET "LogicClock_C" 60.000000  |             |             |
MHz ;                                   |   60.000 MHz|  149.432 MHz|   8  
                                        |             |             |
INPUT_SETUP PORT "Reset_RI" INPUT_DELAY |             |             |
1.000000 ns HOLD 1.000000 ns CLKNET     |             |             |
"USBClock_CI_c" ; Setup Analysis.       |     1.000 ns|    11.547 ns|   1  
                                        |             |             |
INPUT_SETUP PORT "Reset_RI" INPUT_DELAY |             |             |
1.000000 ns HOLD 1.000000 ns CLKNET     |             |             |
"LogicClock_C" ; Setup Analysis.        |     1.000 ns|    15.713 ns|   1  
                                        |             |             |
CLOCK_TO_OUT GROUP "USBFifoData_DO"     |             |             |
OUTPUT_DELAY 2.000000 ns MIN 0.500000   |             |             |
ns CLKNET "USBClock_CI_c" ; Setup       |             |             |
Analysis.                               |     2.000 ns|     8.071 ns|   2  
                                        |             |             |
CLOCK_TO_OUT GROUP "USBFifoAddress_DO"  |             |             |
OUTPUT_DELAY 2.000000 ns MIN 0.500000   |             |             |
ns CLKNET "USBClock_CI_c" ; Setup       |             |             |
Analysis.                               |     2.000 ns|     8.071 ns|   2  
                                        |             |             |
CLOCK_TO_OUT PORT                       |             |             |
"USBFifoChipSelect_SBO" OUTPUT_DELAY    |             |             |
2.000000 ns MIN 0.500000 ns CLKNET      |             |             |
"USBClock_CI_c" ; Setup Analysis.       |            -|            -|   0  
                                        |             |             |
CLOCK_TO_OUT PORT "USBFifoWrite_SBO"    |             |             |
OUTPUT_DELAY 2.000000 ns MIN 0.500000   |             |             |
ns CLKNET "USBClock_CI_c" ; Setup       |             |             |
Analysis.                               |     2.000 ns|     8.071 ns|   2  
                                        |             |             |
CLOCK_TO_OUT PORT "USBFifoRead_SBO"     |             |             |
OUTPUT_DELAY 2.000000 ns MIN 0.500000   |             |             |
ns CLKNET "USBClock_CI_c" ; Setup       |             |             |
Analysis.                               |            -|            -|   0  
                                        |             |             |
CLOCK_TO_OUT PORT "USBFifoPktEnd_SBO"   |             |             |
OUTPUT_DELAY 2.000000 ns MIN 0.500000   |             |             |
ns CLKNET "USBClock_CI_c" ; Setup       |             |             |
Analysis.                               |     2.000 ns|     8.071 ns|   2  
                                        |             |             |
INPUT_SETUP PORT "USBFifoThr0Ready_SI"  |             |             |
INPUT_DELAY 8.000000 ns HOLD 0.000000   |             |             |
ns CLKNET "USBClock_CI_c" ;             |     8.000 ns|    10.827 ns|   1  
                                        |             |             |
INPUT_SETUP PORT                        |             |             |
"USBFifoThr0Watermark_SI" INPUT_DELAY   |             |             |
8.000000 ns HOLD 0.000000 ns CLKNET     |             |             |
"USBClock_CI_c" ;                       |     8.000 ns|    10.827 ns|   1  
                                        |             |             |
INPUT_SETUP PORT "USBFifoThr1Ready_SI"  |             |             |
INPUT_DELAY 8.000000 ns HOLD 0.000000   |             |             |
ns CLKNET "USBClock_CI_c" ;             |     8.000 ns|    10.827 ns|   1  
                                        |             |             |
INPUT_SETUP PORT                        |             |             |
"USBFifoThr1Watermark_SI" INPUT_DELAY   |             |             |
8.000000 ns HOLD 0.000000 ns CLKNET     |             |             |
"USBClock_CI_c" ;                       |     8.000 ns|    10.827 ns|   1  
                                        |             |             |
CLOCK_TO_OUT PORT "SPIMISO_ZO"          |             |             |
OUTPUT_DELAY 1.000000 ns MIN 1.000000   |             |             |
ns CLKNET "LogicClock_C" ; Setup        |             |             |
Analysis.                               |     1.000 ns|    12.380 ns|   2  
                                        |             |             |
INPUT_SETUP PORT "SPISlaveSelect_ABI"   |             |             |
INPUT_DELAY 1.000000 ns HOLD 1.000000   |             |             |
ns CLKNET "LogicClock_C" ; Setup        |             |             |
Analysis.                               |     1.000 ns|    15.597 ns|   1  
                                        |             |             |
INPUT_SETUP PORT "SPIClock_AI"          |             |             |
INPUT_DELAY 1.000000 ns HOLD 1.000000   |             |             |
ns CLKNET "LogicClock_C" ; Setup        |             |             |
Analysis.                               |     1.000 ns|    15.597 ns|   1  
                                        |             |             |
INPUT_SETUP PORT "SPIMOSI_AI"           |             |             |
INPUT_DELAY 1.000000 ns HOLD 1.000000   |             |             |
ns CLKNET "LogicClock_C" ; Setup        |             |             |
Analysis.                               |     1.000 ns|    15.597 ns|   1  
                                        |             |             |
CLOCK_TO_OUT PORT "LED1_SO"             |             |             |
OUTPUT_DELAY 0.100000 ns MIN 0.100000   |             |             |
ns CLKNET "LogicClock_C" ; Setup        |             |             |
Analysis.                               |            -|            -|   0  
                                        |             |             |
CLOCK_TO_OUT PORT "LED2_SO"             |             |             |
OUTPUT_DELAY 0.100000 ns MIN 0.100000   |             |             |
ns CLKNET "USBClock_CI_c" ; Setup       |             |             |
Analysis.                               |            -|            -|   0  
                                        |             |             |
CLOCK_TO_OUT PORT "LED3_SO"             |             |             |
OUTPUT_DELAY 0.100000 ns MIN 0.100000   |             |             |
ns CLKNET "LogicClock_C" ; Setup        |             |             |
Analysis.                               |            -|            -|   0  
                                        |             |             |
CLOCK_TO_OUT PORT "LED4_SO"             |             |             |
OUTPUT_DELAY 0.100000 ns MIN 0.100000   |             |             |
ns CLKNET "LogicClock_C" ; Setup        |             |             |
Analysis.                               |            -|            -|   0  
                                        |             |             |
CLOCK_TO_OUT PORT "DVSAERAck_SBO"       |             |             |
OUTPUT_DELAY 1.000000 ns MIN 1.000000   |             |             |
ns CLKNET "LogicClock_C" ; Setup        |             |             |
Analysis.                               |            -|            -|   0  
                                        |             |             |
CLOCK_TO_OUT PORT "DVSAERReset_SBO"     |             |             |
OUTPUT_DELAY 1.000000 ns MIN 1.000000   |             |             |
ns CLKNET "LogicClock_C" ; Setup        |             |             |
Analysis.                               |     1.000 ns|    12.380 ns|   2  
                                        |             |             |
INPUT_SETUP GROUP "DVSAERData_AI"       |             |             |
INPUT_DELAY 1.000000 ns HOLD 1.000000   |             |             |
ns CLKNET "LogicClock_C" ; Setup        |             |             |
Analysis.                               |     1.000 ns|    15.004 ns|   2  
                                        |             |             |
INPUT_SETUP PORT "DVSAERReq_ABI"        |             |             |
INPUT_DELAY 1.000000 ns HOLD 1.000000   |             |             |
ns CLKNET "LogicClock_C" ; Setup        |             |             |
Analysis.                               |     1.000 ns|    15.597 ns|   1  
                                        |             |             |
CLOCK_TO_OUT PORT "ChipBiasEnable_SO"   |             |             |
OUTPUT_DELAY 1.000000 ns MIN 1.000000   |             |             |
ns CLKNET "LogicClock_C" ; Setup        |             |             |
Analysis.                               |     1.000 ns|    12.380 ns|   2  
                                        |             |             |
MAXDELAY FROM PORT "BiasDiagSelect_SI"  |             |             |
TO PORT "ChipBiasDiagSelect_SO"         |             |             |
10.000000 ns ;                          |    10.000 ns|     6.097 ns|   2  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


Clock Domains Analysis
------------------------

Found 3 clocks:

Clock Domain: USBClock_CI_c   Source: USBClock_CI.PAD   Loads: 83
   Covered under: FREQUENCY NET "USBClock_CI_c" 80.000000 MHz ;

   Data transfers from:
   Clock Domain: LogicClock_C   Source: logicClockPLL/pll/PLLInst_0.CLKOP
      Covered under: FREQUENCY NET "USBClock_CI_c" 80.000000 MHz ;   Transfers: 7

Clock Domain: ADCClock_C   Source: adcClockPLL/pll/PLLInst_0.CLKOP   Loads: 231
   Covered under: FREQUENCY NET "ADCClock_C" 30.000000 MHz ;

   Data transfers from:
   Clock Domain: LogicClock_C   Source: logicClockPLL/pll/PLLInst_0.CLKOP
      Covered under: FREQUENCY NET "ADCClock_C" 30.000000 MHz ;   Transfers: 119

Clock Domain: LogicClock_C   Source: logicClockPLL/pll/PLLInst_0.CLKOP   Loads: 1578
   Covered under: FREQUENCY NET "LogicClock_C" 60.000000 MHz ;

   Data transfers from:
   Clock Domain: USBClock_CI_c   Source: USBClock_CI.PAD
      Covered under: FREQUENCY NET "LogicClock_C" 60.000000 MHz ;   Transfers: 6

   Clock Domain: ADCClock_C   Source: adcClockPLL/pll/PLLInst_0.CLKOP
      Covered under: FREQUENCY NET "LogicClock_C" 60.000000 MHz ;   Transfers: 9


Timing summary (Setup):
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 2001621 paths, 3 nets, and 24860 connections (99.8% coverage)

--------------------------------------------------------------------------------
Lattice TRACE Report - Hold, Version Diamond (64-bit) 3.2.0.134
Fri Nov 07 16:44:55 2014

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2014 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 1 -gt -mapchkpnt 0 -sethld -o SeeBetterLogic_FX3_SeeBetterLogic_FX3.tw1 -gui SeeBetterLogic_FX3_SeeBetterLogic_FX3_map.ncd SeeBetterLogic_FX3_SeeBetterLogic_FX3.prf 
Design file:     seebetterlogic_fx3_seebetterlogic_fx3_map.ncd
Preference file: seebetterlogic_fx3_seebetterlogic_fx3.prf
Device,speed:    LFE3-17EA,M
Report level:    verbose report, limited to 1 item per preference
--------------------------------------------------------------------------------

5 potential circuit loops found in timing analysis.
BLOCK ASYNCPATHS
BLOCK RESETPATHS
BLOCK JTAG PATHS
--------------------------------------------------------------------------------



================================================================================
Preference: FREQUENCY NET "ADCClock_C" 30.000000 MHz ;
            4096 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.219ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              adcResetSync/SyncSignalDemetFF_S  (from ADCClock_C +)
   Destination:    FF         Data in        adcResetSync/SyncSignalSyncFF_S  (to ADCClock_C +)

   Delay:               0.171ns  (54.4% logic, 45.6% route), 1 logic levels.

 Constraint Details:

      0.171ns physical path delay adcResetSync/SLICE_1701 to adcResetSync/SLICE_1701 meets
     -0.048ns M_HLD and
      0.000ns delay constraint requirement (totaling -0.048ns) by 0.219ns

 Physical Path Details:

      Data path adcResetSync/SLICE_1701 to adcResetSync/SLICE_1701:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.093 *LICE_1701.CLK to *SLICE_1701.Q0 adcResetSync/SLICE_1701 (from ADCClock_C)
ROUTE         1   e 0.078 *SLICE_1701.Q0 to *SLICE_1701.M1 adcResetSync/SyncSignalDemetFF_S (to ADCClock_C)
                  --------
                    0.171   (54.4% logic, 45.6% route), 1 logic levels.


================================================================================
Preference: FREQUENCY PORT "USBClock_CI" 80.000000 MHz ;
            0 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


================================================================================
Preference: FREQUENCY NET "USBClock_CI_c" 80.000000 MHz ;
            2522 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.219ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              syncInputsToUSBClock/syncReset/SyncSignalDemetFF_S  (from USBClock_CI_c +)
   Destination:    FF         Data in        syncInputsToUSBClock/syncReset/SyncSignalSyncFF_S  (to USBClock_CI_c +)

   Delay:               0.171ns  (54.4% logic, 45.6% route), 1 logic levels.

 Constraint Details:

      0.171ns physical path delay syncInputsToUSBClock/syncReset/SLICE_2271 to syncInputsToUSBClock/syncReset/SLICE_2271 meets
     -0.048ns M_HLD and
      0.000ns delay constraint requirement (totaling -0.048ns) by 0.219ns

 Physical Path Details:

      Data path syncInputsToUSBClock/syncReset/SLICE_2271 to syncInputsToUSBClock/syncReset/SLICE_2271:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.093 *LICE_2271.CLK to *SLICE_2271.Q0 syncInputsToUSBClock/syncReset/SLICE_2271 (from USBClock_CI_c)
ROUTE         1   e 0.078 *SLICE_2271.Q0 to *SLICE_2271.M1 syncInputsToUSBClock/syncReset/SyncSignalDemetFF_S (to USBClock_CI_c)
                  --------
                    0.171   (54.4% logic, 45.6% route), 1 logic levels.


================================================================================
Preference: FREQUENCY NET "LogicClock_C" 60.000000 MHz ;
            4096 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.219ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              syncInputsToLogicClock/syncSyncInSignal/SyncSignalSyncFF_S[0]  (from LogicClock_C +)
   Destination:    FF         Data in        extTriggerSM/extTriggerEdgeDetector/InputSignalReg1_S  (to LogicClock_C +)

   Delay:               0.171ns  (54.4% logic, 45.6% route), 1 logic levels.

 Constraint Details:

      0.171ns physical path delay SLICE_1970 to SLICE_1970 meets
     -0.048ns M_HLD and
      0.000ns delay constraint requirement (totaling -0.048ns) by 0.219ns

 Physical Path Details:

      Data path SLICE_1970 to SLICE_1970:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.093 SLICE_1970.CLK to  SLICE_1970.Q1 SLICE_1970 (from LogicClock_C)
ROUTE         3   e 0.078  SLICE_1970.Q1 to  SLICE_1970.M0 SyncInSignalSync_S (to LogicClock_C)
                  --------
                    0.171   (54.4% logic, 45.6% route), 1 logic levels.


================================================================================
Preference: INPUT_SETUP PORT "Reset_RI" INPUT_DELAY 1.000000 ns HOLD 1.000000 ns CLKNET "USBClock_CI_c" ;
            3 items scored, 3 timing errors detected.
--------------------------------------------------------------------------------

NOTE:  Assuming preference to be OFFSET IN ... BEFORE for hold analysis 


Error:  The following path exceeds requirements by 0.821ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            Reset_RI
   Destination:    FF         Data in        adcResetSync/SyncSignalSyncFF_S  (to ADCClock_C +)
                   FF                        adcResetSync/SyncSignalDemetFF_S

   Min Data Path Delay:     0.536ns  (50.0% logic, 50.0% route), 1 logic levels.

   Max Clock Path Delay:    0.536ns  (0.0% logic, 100.0% route), 1 logic levels.

 Constraint Details:

      0.536ns delay Reset_RI to adcResetSync/SLICE_1701 plus
     -1.000ns hold offset Reset_RI to USBClock_CI (totaling -0.464ns) violates
      0.536ns delay USBClock_CI to adcResetSync/SLICE_1701 less
      0.078ns feedback compensation plus
     -0.101ns LSR_HLD requirement (totaling 0.357ns) by 0.821ns

 Physical Path Details:

      Data path Reset_RI to adcResetSync/SLICE_1701:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.268        C13.PAD to      C13.PADDI Reset_RI
ROUTE         3   e 0.268      C13.PADDI to *LICE_1701.LSR Reset_RI_c (to ADCClock_C)
                  --------
                    0.536   (50.0% logic, 50.0% route), 1 logic levels.

      Clock path USBClock_CI to adcResetSync/SLICE_1701:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        83   e 0.268       K3.PADDI to *LLInst_0.CLKI USBClock_CI_c
CLKI2OP_DE  ---     0.000 *LLInst_0.CLKI to *LInst_0.CLKOP adcClockPLL/pll/PLLInst_0
ROUTE       231   e 0.268 *LInst_0.CLKOP to *LICE_1701.CLK ADCClock_C
                  --------
                    0.536   (0.0% logic, 100.0% route), 1 logic levels.

adcClockPLL/pll/PLLInst_0.CLKOP attributes: 

      Feedback path:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000 *LInst_0.CLKFB to *LInst_0.CLKOP adcClockPLL/pll/PLLInst_0
ROUTE       231   e 0.078 *LInst_0.CLKOP to *LInst_0.CLKFB ADCClock_C
                  --------
                    0.078   (0.0% logic, 100.0% route), 1 logic levels.

adcClockPLL/pll/PLLInst_0.CLKOP attributes: 

Report: There is no minimum offset greater than zero for this preference.


================================================================================
Preference: INPUT_SETUP PORT "Reset_RI" INPUT_DELAY 1.000000 ns HOLD 1.000000 ns CLKNET "LogicClock_C" ;
            1 item scored, 1 timing error detected.
--------------------------------------------------------------------------------

NOTE:  Assuming preference to be OFFSET IN ... BEFORE for hold analysis 


Error:  The following path exceeds requirements by 0.631ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            Reset_RI
   Destination:    FF         Data in        syncInputsToLogicClock/syncReset/SyncSignalSyncFF_S  (to LogicClock_C +)
                   FF                        syncInputsToLogicClock/syncReset/SyncSignalDemetFF_S

   Min Data Path Delay:     0.536ns  (50.0% logic, 50.0% route), 1 logic levels.

   Max Clock Path Delay:    0.268ns  (0.0% logic, 100.0% route), 0 logic levels.

 Constraint Details:

      0.536ns delay Reset_RI to syncInputsToLogicClock/syncReset/SLICE_2270 plus
     -1.000ns hold offset Reset_RI to logicClockPLL/pll/PLLInst_0 (totaling -0.464ns) violates
      0.268ns delay logicClockPLL/pll/PLLInst_0 to syncInputsToLogicClock/syncReset/SLICE_2270 plus
     -0.101ns LSR_HLD requirement (totaling 0.167ns) by 0.631ns

 Physical Path Details:

      Data path Reset_RI to syncInputsToLogicClock/syncReset/SLICE_2270:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.268        C13.PAD to      C13.PADDI Reset_RI
ROUTE         3   e 0.268      C13.PADDI to *LICE_2270.LSR Reset_RI_c (to LogicClock_C)
                  --------
                    0.536   (50.0% logic, 50.0% route), 1 logic levels.

      Clock path logicClockPLL/pll/PLLInst_0 to syncInputsToLogicClock/syncReset/SLICE_2270:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999   e 0.268 *LInst_0.CLKOP to *LICE_2270.CLK LogicClock_C
                  --------
                    0.268   (0.0% logic, 100.0% route), 0 logic levels.

Report: There is no minimum offset greater than zero for this preference.


================================================================================
Preference: CLOCK_TO_OUT GROUP "USBFifoData_DO" OUTPUT_DELAY 2.000000 ns MIN 0.500000 ns CLKNET "USBClock_CI_c" ;
            16 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------

NOTE: Assuming preference to be OFFSET OUT ... AFTER for HOLD analysis 


Passed:  The following path meets requirements by 2.307ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              logicUSBFifo_FifoData_DOio[0]  (from USBClock_CI_c +)
   Destination:    Port       Pad            USBFifoData_DO[0]

   Data Path Delay:     2.539ns  (89.4% logic, 10.6% route), 2 logic levels.

   Clock Path Delay:    0.268ns  (0.0% logic, 100.0% route), 0 logic levels.

 Constraint Details:
      0.268ns delay USBClock_CI to USBFifoData_DO[0]_MGIOL and
      2.539ns delay USBFifoData_DO[0]_MGIOL to USBFifoData_DO[0] (totaling 2.807ns) meets
      0.500ns hold offset USBClock_CI to USBFifoData_DO[0] by 2.307ns

 Physical Path Details:

      Clock path USBClock_CI to USBFifoData_DO[0]_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        83   e 0.268       K3.PADDI to *[0]_MGIOL.CLK USBClock_CI_c
                  --------
                    0.268   (0.0% logic, 100.0% route), 0 logic levels.

      Data path USBFifoData_DO[0]_MGIOL to USBFifoData_DO[0]:

   Name    Fanout   Delay (ns)          Site               Resource
C2OUT_DEL   ---     0.473 *[0]_MGIOL.CLK to *]_MGIOL.IOLDO USBFifoData_DO[0]_MGIOL (from USBClock_CI_c)
ROUTE         1   e 0.268 *]_MGIOL.IOLDO to       T2.IOLDO USBFifoData_DO_c[0]
DOPAD_DEL   ---     1.798       T2.IOLDO to         T2.PAD USBFifoData_DO[0]
                  --------
                    2.539   (89.4% logic, 10.6% route), 2 logic levels.

Report:    2.807ns is the maximum offset for this preference.


================================================================================
Preference: CLOCK_TO_OUT GROUP "USBFifoAddress_DO" OUTPUT_DELAY 2.000000 ns MIN 0.500000 ns CLKNET "USBClock_CI_c" ;
            1 item scored, 0 timing errors detected.
--------------------------------------------------------------------------------

NOTE: Assuming preference to be OFFSET OUT ... AFTER for HOLD analysis 


Passed:  The following path meets requirements by 2.307ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              usbFX3SM_USBFifoAddress_DOio[0]  (from USBClock_CI_c +)
   Destination:    Port       Pad            USBFifoAddress_DO[0]

   Data Path Delay:     2.539ns  (89.4% logic, 10.6% route), 2 logic levels.

   Clock Path Delay:    0.268ns  (0.0% logic, 100.0% route), 0 logic levels.

 Constraint Details:
      0.268ns delay USBClock_CI to USBFifoAddress_DO[0]_MGIOL and
      2.539ns delay USBFifoAddress_DO[0]_MGIOL to USBFifoAddress_DO[0] (totaling 2.807ns) meets
      0.500ns hold offset USBClock_CI to USBFifoAddress_DO[0] by 2.307ns

 Physical Path Details:

      Clock path USBClock_CI to USBFifoAddress_DO[0]_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        83   e 0.268       K3.PADDI to *[0]_MGIOL.CLK USBClock_CI_c
                  --------
                    0.268   (0.0% logic, 100.0% route), 0 logic levels.

      Data path USBFifoAddress_DO[0]_MGIOL to USBFifoAddress_DO[0]:

   Name    Fanout   Delay (ns)          Site               Resource
C2OUT_DEL   ---     0.473 *[0]_MGIOL.CLK to *]_MGIOL.IOLDO USBFifoAddress_DO[0]_MGIOL (from USBClock_CI_c)
ROUTE         1   e 0.268 *]_MGIOL.IOLDO to      F14.IOLDO USBFifoAddress_DO_c[0]
DOPAD_DEL   ---     1.798      F14.IOLDO to        F14.PAD USBFifoAddress_DO[0]
                  --------
                    2.539   (89.4% logic, 10.6% route), 2 logic levels.

Report:    2.807ns is the maximum offset for this preference.


================================================================================
Preference: CLOCK_TO_OUT PORT "USBFifoChipSelect_SBO" OUTPUT_DELAY 2.000000 ns MIN 0.500000 ns CLKNET "USBClock_CI_c" ;
            0 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


================================================================================
Preference: CLOCK_TO_OUT PORT "USBFifoWrite_SBO" OUTPUT_DELAY 2.000000 ns MIN 0.500000 ns CLKNET "USBClock_CI_c" ;
            1 item scored, 0 timing errors detected.
--------------------------------------------------------------------------------

NOTE: Assuming preference to be OFFSET OUT ... AFTER for HOLD analysis 


Passed:  The following path meets requirements by 2.307ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              usbFX3SM_USBFifoWrite_SBOio  (from USBClock_CI_c +)
   Destination:    Port       Pad            USBFifoWrite_SBO

   Data Path Delay:     2.539ns  (89.4% logic, 10.6% route), 2 logic levels.

   Clock Path Delay:    0.268ns  (0.0% logic, 100.0% route), 0 logic levels.

 Constraint Details:
      0.268ns delay USBClock_CI to USBFifoWrite_SBO_MGIOL and
      2.539ns delay USBFifoWrite_SBO_MGIOL to USBFifoWrite_SBO (totaling 2.807ns) meets
      0.500ns hold offset USBClock_CI to USBFifoWrite_SBO by 2.307ns

 Physical Path Details:

      Clock path USBClock_CI to USBFifoWrite_SBO_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        83   e 0.268       K3.PADDI to *SBO_MGIOL.CLK USBClock_CI_c
                  --------
                    0.268   (0.0% logic, 100.0% route), 0 logic levels.

      Data path USBFifoWrite_SBO_MGIOL to USBFifoWrite_SBO:

   Name    Fanout   Delay (ns)          Site               Resource
C2OUT_DEL   ---     0.473 *SBO_MGIOL.CLK to *O_MGIOL.IOLDO USBFifoWrite_SBO_MGIOL (from USBClock_CI_c)
ROUTE         1   e 0.268 *O_MGIOL.IOLDO to      H13.IOLDO USBFifoWrite_SBO_c
DOPAD_DEL   ---     1.798      H13.IOLDO to        H13.PAD USBFifoWrite_SBO
                  --------
                    2.539   (89.4% logic, 10.6% route), 2 logic levels.

Report:    2.807ns is the maximum offset for this preference.


================================================================================
Preference: CLOCK_TO_OUT PORT "USBFifoRead_SBO" OUTPUT_DELAY 2.000000 ns MIN 0.500000 ns CLKNET "USBClock_CI_c" ;
            0 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


================================================================================
Preference: CLOCK_TO_OUT PORT "USBFifoPktEnd_SBO" OUTPUT_DELAY 2.000000 ns MIN 0.500000 ns CLKNET "USBClock_CI_c" ;
            1 item scored, 0 timing errors detected.
--------------------------------------------------------------------------------

NOTE: Assuming preference to be OFFSET OUT ... AFTER for HOLD analysis 


Passed:  The following path meets requirements by 2.307ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              usbFX3SM_USBFifoPktEnd_SBOio  (from USBClock_CI_c +)
   Destination:    Port       Pad            USBFifoPktEnd_SBO

   Data Path Delay:     2.539ns  (89.4% logic, 10.6% route), 2 logic levels.

   Clock Path Delay:    0.268ns  (0.0% logic, 100.0% route), 0 logic levels.

 Constraint Details:
      0.268ns delay USBClock_CI to USBFifoPktEnd_SBO_MGIOL and
      2.539ns delay USBFifoPktEnd_SBO_MGIOL to USBFifoPktEnd_SBO (totaling 2.807ns) meets
      0.500ns hold offset USBClock_CI to USBFifoPktEnd_SBO by 2.307ns

 Physical Path Details:

      Clock path USBClock_CI to USBFifoPktEnd_SBO_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        83   e 0.268       K3.PADDI to *SBO_MGIOL.CLK USBClock_CI_c
                  --------
                    0.268   (0.0% logic, 100.0% route), 0 logic levels.

      Data path USBFifoPktEnd_SBO_MGIOL to USBFifoPktEnd_SBO:

   Name    Fanout   Delay (ns)          Site               Resource
C2OUT_DEL   ---     0.473 *SBO_MGIOL.CLK to *O_MGIOL.IOLDO USBFifoPktEnd_SBO_MGIOL (from USBClock_CI_c)
ROUTE         1   e 0.268 *O_MGIOL.IOLDO to      H14.IOLDO USBFifoPktEnd_SBO_c
DOPAD_DEL   ---     1.798      H14.IOLDO to        H14.PAD USBFifoPktEnd_SBO
                  --------
                    2.539   (89.4% logic, 10.6% route), 2 logic levels.

Report:    2.807ns is the maximum offset for this preference.


================================================================================
Preference: INPUT_SETUP PORT "USBFifoThr0Ready_SI" INPUT_DELAY 8.000000 ns HOLD 0.000000 ns CLKNET "USBClock_CI_c" ;
            1 item scored, 1 timing error detected.
--------------------------------------------------------------------------------

NOTE:  Assuming preference to be OFFSET IN ... BEFORE for hold analysis 


Error:  The following path exceeds requirements by 0.412ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            USBFifoThr0Ready_SI
   Destination:    FF         Data in        syncInputsToUSBClock_syncUSBFifoThr0Ready_SyncSignalDemetFF_Sio[0]  (to USBClock_CI_c +)

   Min Data Path Delay:     0.536ns  (50.0% logic, 50.0% route), 1 logic levels.

   Max Clock Path Delay:    0.268ns  (0.0% logic, 100.0% route), 0 logic levels.

USBFifoThr0Ready_SI_MGIOL attributes: FINE=FDEL0

 Constraint Details:

      0.536ns delay USBFifoThr0Ready_SI to USBFifoThr0Ready_SI_MGIOL plus
      0.000ns hold offset USBFifoThr0Ready_SI to USBClock_CI (totaling 0.536ns) violates
      0.268ns delay USBClock_CI to USBFifoThr0Ready_SI_MGIOL plus
      0.680ns DI_HLD requirement (totaling 0.948ns) by 0.412ns

 Physical Path Details:

      Data path USBFifoThr0Ready_SI to USBFifoThr0Ready_SI_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.268        E14.PAD to      E14.PADDI USBFifoThr0Ready_SI
ROUTE         1   e 0.268      E14.PADDI to *y_SI_MGIOL.DI USBFifoThr0Ready_SI_c (to USBClock_CI_c)
                  --------
                    0.536   (50.0% logic, 50.0% route), 1 logic levels.

      Clock path USBClock_CI to USBFifoThr0Ready_SI_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        83   e 0.268       K3.PADDI to *_SI_MGIOL.CLK USBClock_CI_c
                  --------
                    0.268   (0.0% logic, 100.0% route), 0 logic levels.

Warning:   0.412ns is the minimum offset for this preference.


================================================================================
Preference: INPUT_SETUP PORT "USBFifoThr0Watermark_SI" INPUT_DELAY 8.000000 ns HOLD 0.000000 ns CLKNET "USBClock_CI_c" ;
            1 item scored, 1 timing error detected.
--------------------------------------------------------------------------------

NOTE:  Assuming preference to be OFFSET IN ... BEFORE for hold analysis 


Error:  The following path exceeds requirements by 0.412ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            USBFifoThr0Watermark_SI
   Destination:    FF         Data in        syncInputsToUSBClock_syncUSBFifoThr0Watermark_SyncSignalDemetFF_Sio[0]  (to USBClock_CI_c +)

   Min Data Path Delay:     0.536ns  (50.0% logic, 50.0% route), 1 logic levels.

   Max Clock Path Delay:    0.268ns  (0.0% logic, 100.0% route), 0 logic levels.

USBFifoThr0Watermark_SI_MGIOL attributes: FINE=FDEL0

 Constraint Details:

      0.536ns delay USBFifoThr0Watermark_SI to USBFifoThr0Watermark_SI_MGIOL plus
      0.000ns hold offset USBFifoThr0Watermark_SI to USBClock_CI (totaling 0.536ns) violates
      0.268ns delay USBClock_CI to USBFifoThr0Watermark_SI_MGIOL plus
      0.680ns DI_HLD requirement (totaling 0.948ns) by 0.412ns

 Physical Path Details:

      Data path USBFifoThr0Watermark_SI to USBFifoThr0Watermark_SI_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.268         L3.PAD to       L3.PADDI USBFifoThr0Watermark_SI
ROUTE         1   e 0.268       L3.PADDI to *k_SI_MGIOL.DI USBFifoThr0Watermark_SI_c (to USBClock_CI_c)
                  --------
                    0.536   (50.0% logic, 50.0% route), 1 logic levels.

      Clock path USBClock_CI to USBFifoThr0Watermark_SI_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        83   e 0.268       K3.PADDI to *_SI_MGIOL.CLK USBClock_CI_c
                  --------
                    0.268   (0.0% logic, 100.0% route), 0 logic levels.

Warning:   0.412ns is the minimum offset for this preference.


================================================================================
Preference: INPUT_SETUP PORT "USBFifoThr1Ready_SI" INPUT_DELAY 8.000000 ns HOLD 0.000000 ns CLKNET "USBClock_CI_c" ;
            1 item scored, 1 timing error detected.
--------------------------------------------------------------------------------

NOTE:  Assuming preference to be OFFSET IN ... BEFORE for hold analysis 


Error:  The following path exceeds requirements by 0.412ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            USBFifoThr1Ready_SI
   Destination:    FF         Data in        syncInputsToUSBClock_syncUSBFifoThr1Ready_SyncSignalDemetFF_Sio[0]  (to USBClock_CI_c +)

   Min Data Path Delay:     0.536ns  (50.0% logic, 50.0% route), 1 logic levels.

   Max Clock Path Delay:    0.268ns  (0.0% logic, 100.0% route), 0 logic levels.

USBFifoThr1Ready_SI_MGIOL attributes: FINE=FDEL0

 Constraint Details:

      0.536ns delay USBFifoThr1Ready_SI to USBFifoThr1Ready_SI_MGIOL plus
      0.000ns hold offset USBFifoThr1Ready_SI to USBClock_CI (totaling 0.536ns) violates
      0.268ns delay USBClock_CI to USBFifoThr1Ready_SI_MGIOL plus
      0.680ns DI_HLD requirement (totaling 0.948ns) by 0.412ns

 Physical Path Details:

      Data path USBFifoThr1Ready_SI to USBFifoThr1Ready_SI_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.268        B13.PAD to      B13.PADDI USBFifoThr1Ready_SI
ROUTE         1   e 0.268      B13.PADDI to *y_SI_MGIOL.DI USBFifoThr1Ready_SI_c (to USBClock_CI_c)
                  --------
                    0.536   (50.0% logic, 50.0% route), 1 logic levels.

      Clock path USBClock_CI to USBFifoThr1Ready_SI_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        83   e 0.268       K3.PADDI to *_SI_MGIOL.CLK USBClock_CI_c
                  --------
                    0.268   (0.0% logic, 100.0% route), 0 logic levels.

Warning:   0.412ns is the minimum offset for this preference.


================================================================================
Preference: INPUT_SETUP PORT "USBFifoThr1Watermark_SI" INPUT_DELAY 8.000000 ns HOLD 0.000000 ns CLKNET "USBClock_CI_c" ;
            1 item scored, 1 timing error detected.
--------------------------------------------------------------------------------

NOTE:  Assuming preference to be OFFSET IN ... BEFORE for hold analysis 


Error:  The following path exceeds requirements by 0.412ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            USBFifoThr1Watermark_SI
   Destination:    FF         Data in        syncInputsToUSBClock_syncUSBFifoThr1Watermark_SyncSignalDemetFF_Sio[0]  (to USBClock_CI_c +)

   Min Data Path Delay:     0.536ns  (50.0% logic, 50.0% route), 1 logic levels.

   Max Clock Path Delay:    0.268ns  (0.0% logic, 100.0% route), 0 logic levels.

USBFifoThr1Watermark_SI_MGIOL attributes: FINE=FDEL0

 Constraint Details:

      0.536ns delay USBFifoThr1Watermark_SI to USBFifoThr1Watermark_SI_MGIOL plus
      0.000ns hold offset USBFifoThr1Watermark_SI to USBClock_CI (totaling 0.536ns) violates
      0.268ns delay USBClock_CI to USBFifoThr1Watermark_SI_MGIOL plus
      0.680ns DI_HLD requirement (totaling 0.948ns) by 0.412ns

 Physical Path Details:

      Data path USBFifoThr1Watermark_SI to USBFifoThr1Watermark_SI_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.268         K4.PAD to       K4.PADDI USBFifoThr1Watermark_SI
ROUTE         1   e 0.268       K4.PADDI to *k_SI_MGIOL.DI USBFifoThr1Watermark_SI_c (to USBClock_CI_c)
                  --------
                    0.536   (50.0% logic, 50.0% route), 1 logic levels.

      Clock path USBClock_CI to USBFifoThr1Watermark_SI_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        83   e 0.268       K3.PADDI to *_SI_MGIOL.CLK USBClock_CI_c
                  --------
                    0.268   (0.0% logic, 100.0% route), 0 logic levels.

Warning:   0.412ns is the minimum offset for this preference.


================================================================================
Preference: CLOCK_TO_OUT PORT "SPIMISO_ZO" OUTPUT_DELAY 1.000000 ns MIN 1.000000 ns CLKNET "LogicClock_C" ;
            2 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------

NOTE: Assuming preference to be OFFSET OUT ... AFTER for HOLD analysis 


Passed:  The following path meets requirements by 0.879ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              spiConfiguration_SPIMISO_DZO_e_iio  (from LogicClock_C +)
   Destination:    Port       Pad            SPIMISO_ZO

   Data Path Delay:     1.611ns  (83.4% logic, 16.6% route), 2 logic levels.

   Clock Path Delay:    0.268ns  (0.0% logic, 100.0% route), 0 logic levels.

 Constraint Details:
      0.268ns delay logicClockPLL/pll/PLLInst_0 to SPIMISO_ZO_MGIOL and
      1.611ns delay SPIMISO_ZO_MGIOL to SPIMISO_ZO (totaling 1.879ns) meets
      1.000ns hold offset logicClockPLL/pll/PLLInst_0 to SPIMISO_ZO by 0.879ns

 Physical Path Details:

      Clock path logicClockPLL/pll/PLLInst_0 to SPIMISO_ZO_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999   e 0.268 *LInst_0.CLKOP to *_ZO_MGIOL.CLK LogicClock_C
                  --------
                    0.268   (0.0% logic, 100.0% route), 0 logic levels.

      Data path SPIMISO_ZO_MGIOL to SPIMISO_ZO:

   Name    Fanout   Delay (ns)          Site               Resource
C2OUT_DEL   ---     0.231 *_ZO_MGIOL.CLK to *O_MGIOL.IOLTO SPIMISO_ZO_MGIOL (from LogicClock_C)
ROUTE         1   e 0.268 *O_MGIOL.IOLTO to      R16.IOLTO spiConfiguration.SPIMISO_DZO_e_i
DTPAD_DEL   ---     1.112      R16.IOLTO to        R16.PAD SPIMISO_ZO
                  --------
                    1.611   (83.4% logic, 16.6% route), 2 logic levels.

Report:    1.879ns is the maximum offset for this preference.


================================================================================
Preference: INPUT_SETUP PORT "SPISlaveSelect_ABI" INPUT_DELAY 1.000000 ns HOLD 1.000000 ns CLKNET "LogicClock_C" ;
            1 item scored, 1 timing error detected.
--------------------------------------------------------------------------------

NOTE:  Assuming preference to be OFFSET IN ... BEFORE for hold analysis 


Error:  The following path exceeds requirements by 0.952ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            SPISlaveSelect_ABI
   Destination:    FF         Data in        syncInputsToLogicClock_syncSPISlaveSelect_SyncSignalDemetFF_Sio[0]  (to LogicClock_C +)

   Min Data Path Delay:     0.536ns  (50.0% logic, 50.0% route), 1 logic levels.

   Max Clock Path Delay:    0.268ns  (0.0% logic, 100.0% route), 0 logic levels.

SPISlaveSelect_ABI_MGIOL attributes: FINE=FDEL0

 Constraint Details:

      0.536ns delay SPISlaveSelect_ABI to SPISlaveSelect_ABI_MGIOL plus
     -1.000ns hold offset SPISlaveSelect_ABI to logicClockPLL/pll/PLLInst_0 (totaling -0.464ns) violates
      0.268ns delay logicClockPLL/pll/PLLInst_0 to SPISlaveSelect_ABI_MGIOL plus
      0.220ns DI_HLD requirement (totaling 0.488ns) by 0.952ns

 Physical Path Details:

      Data path SPISlaveSelect_ABI to SPISlaveSelect_ABI_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.268        P14.PAD to      P14.PADDI SPISlaveSelect_ABI
ROUTE         1   e 0.268      P14.PADDI to *_ABI_MGIOL.DI SPISlaveSelect_ABI_c (to LogicClock_C)
                  --------
                    0.536   (50.0% logic, 50.0% route), 1 logic levels.

      Clock path logicClockPLL/pll/PLLInst_0 to SPISlaveSelect_ABI_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999   e 0.268 *LInst_0.CLKOP to *ABI_MGIOL.CLK LogicClock_C
                  --------
                    0.268   (0.0% logic, 100.0% route), 0 logic levels.

Report: There is no minimum offset greater than zero for this preference.


================================================================================
Preference: INPUT_SETUP PORT "SPIClock_AI" INPUT_DELAY 1.000000 ns HOLD 1.000000 ns CLKNET "LogicClock_C" ;
            1 item scored, 1 timing error detected.
--------------------------------------------------------------------------------

NOTE:  Assuming preference to be OFFSET IN ... BEFORE for hold analysis 


Error:  The following path exceeds requirements by 0.952ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            SPIClock_AI
   Destination:    FF         Data in        syncInputsToLogicClock_syncSPIClock_SyncSignalDemetFF_Sio[0]  (to LogicClock_C +)

   Min Data Path Delay:     0.536ns  (50.0% logic, 50.0% route), 1 logic levels.

   Max Clock Path Delay:    0.268ns  (0.0% logic, 100.0% route), 0 logic levels.

SPIClock_AI_MGIOL attributes: FINE=FDEL0

 Constraint Details:

      0.536ns delay SPIClock_AI to SPIClock_AI_MGIOL plus
     -1.000ns hold offset SPIClock_AI to logicClockPLL/pll/PLLInst_0 (totaling -0.464ns) violates
      0.268ns delay logicClockPLL/pll/PLLInst_0 to SPIClock_AI_MGIOL plus
      0.220ns DI_HLD requirement (totaling 0.488ns) by 0.952ns

 Physical Path Details:

      Data path SPIClock_AI to SPIClock_AI_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.268        P16.PAD to      P16.PADDI SPIClock_AI
ROUTE         1   e 0.268      P16.PADDI to *k_AI_MGIOL.DI SPIClock_AI_c (to LogicClock_C)
                  --------
                    0.536   (50.0% logic, 50.0% route), 1 logic levels.

      Clock path logicClockPLL/pll/PLLInst_0 to SPIClock_AI_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999   e 0.268 *LInst_0.CLKOP to *_AI_MGIOL.CLK LogicClock_C
                  --------
                    0.268   (0.0% logic, 100.0% route), 0 logic levels.

Report: There is no minimum offset greater than zero for this preference.


================================================================================
Preference: INPUT_SETUP PORT "SPIMOSI_AI" INPUT_DELAY 1.000000 ns HOLD 1.000000 ns CLKNET "LogicClock_C" ;
            1 item scored, 1 timing error detected.
--------------------------------------------------------------------------------

NOTE:  Assuming preference to be OFFSET IN ... BEFORE for hold analysis 


Error:  The following path exceeds requirements by 0.952ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            SPIMOSI_AI
   Destination:    FF         Data in        syncInputsToLogicClock_syncSPIMOSI_SyncSignalDemetFF_Sio[0]  (to LogicClock_C +)

   Min Data Path Delay:     0.536ns  (50.0% logic, 50.0% route), 1 logic levels.

   Max Clock Path Delay:    0.268ns  (0.0% logic, 100.0% route), 0 logic levels.

SPIMOSI_AI_MGIOL attributes: FINE=FDEL0

 Constraint Details:

      0.536ns delay SPIMOSI_AI to SPIMOSI_AI_MGIOL plus
     -1.000ns hold offset SPIMOSI_AI to logicClockPLL/pll/PLLInst_0 (totaling -0.464ns) violates
      0.268ns delay logicClockPLL/pll/PLLInst_0 to SPIMOSI_AI_MGIOL plus
      0.220ns DI_HLD requirement (totaling 0.488ns) by 0.952ns

 Physical Path Details:

      Data path SPIMOSI_AI to SPIMOSI_AI_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.268        P15.PAD to      P15.PADDI SPIMOSI_AI
ROUTE         1   e 0.268      P15.PADDI to *I_AI_MGIOL.DI SPIMOSI_AI_c (to LogicClock_C)
                  --------
                    0.536   (50.0% logic, 50.0% route), 1 logic levels.

      Clock path logicClockPLL/pll/PLLInst_0 to SPIMOSI_AI_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999   e 0.268 *LInst_0.CLKOP to *_AI_MGIOL.CLK LogicClock_C
                  --------
                    0.268   (0.0% logic, 100.0% route), 0 logic levels.

Report: There is no minimum offset greater than zero for this preference.


================================================================================
Preference: CLOCK_TO_OUT PORT "LED1_SO" OUTPUT_DELAY 0.100000 ns MIN 0.100000 ns CLKNET "LogicClock_C" ;
            0 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


================================================================================
Preference: CLOCK_TO_OUT PORT "LED2_SO" OUTPUT_DELAY 0.100000 ns MIN 0.100000 ns CLKNET "USBClock_CI_c" ;
            0 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


================================================================================
Preference: CLOCK_TO_OUT PORT "LED3_SO" OUTPUT_DELAY 0.100000 ns MIN 0.100000 ns CLKNET "LogicClock_C" ;
            0 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


================================================================================
Preference: CLOCK_TO_OUT PORT "LED4_SO" OUTPUT_DELAY 0.100000 ns MIN 0.100000 ns CLKNET "LogicClock_C" ;
            0 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


================================================================================
Preference: CLOCK_TO_OUT PORT "DVSAERAck_SBO" OUTPUT_DELAY 1.000000 ns MIN 1.000000 ns CLKNET "LogicClock_C" ;
            0 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


================================================================================
Preference: CLOCK_TO_OUT PORT "DVSAERReset_SBO" OUTPUT_DELAY 1.000000 ns MIN 1.000000 ns CLKNET "LogicClock_C" ;
            1 item scored, 0 timing errors detected.
--------------------------------------------------------------------------------

NOTE: Assuming preference to be OFFSET OUT ... AFTER for HOLD analysis 


Passed:  The following path meets requirements by 1.566ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              dvsAerSM_DVSAERReset_SBOio  (from LogicClock_C +)
   Destination:    Port       Pad            DVSAERReset_SBO

   Data Path Delay:     2.298ns  (88.3% logic, 11.7% route), 2 logic levels.

   Clock Path Delay:    0.268ns  (0.0% logic, 100.0% route), 0 logic levels.

 Constraint Details:
      0.268ns delay logicClockPLL/pll/PLLInst_0 to DVSAERReset_SBO_MGIOL and
      2.298ns delay DVSAERReset_SBO_MGIOL to DVSAERReset_SBO (totaling 2.566ns) meets
      1.000ns hold offset logicClockPLL/pll/PLLInst_0 to DVSAERReset_SBO by 1.566ns

 Physical Path Details:

      Clock path logicClockPLL/pll/PLLInst_0 to DVSAERReset_SBO_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999   e 0.268 *LInst_0.CLKOP to *SBO_MGIOL.CLK LogicClock_C
                  --------
                    0.268   (0.0% logic, 100.0% route), 0 logic levels.

      Data path DVSAERReset_SBO_MGIOL to DVSAERReset_SBO:

   Name    Fanout   Delay (ns)          Site               Resource
C2OUT_DEL   ---     0.232 *SBO_MGIOL.CLK to *O_MGIOL.IOLDO DVSAERReset_SBO_MGIOL (from LogicClock_C)
ROUTE         1   e 0.268 *O_MGIOL.IOLDO to      E11.IOLDO DVSAERReset_SBO_c
DOPAD_DEL   ---     1.798      E11.IOLDO to        E11.PAD DVSAERReset_SBO
                  --------
                    2.298   (88.3% logic, 11.7% route), 2 logic levels.

Report:    2.566ns is the maximum offset for this preference.


================================================================================
Preference: INPUT_SETUP GROUP "DVSAERData_AI" INPUT_DELAY 1.000000 ns HOLD 1.000000 ns CLKNET "LogicClock_C" ;
            53 items scored, 53 timing errors detected.
--------------------------------------------------------------------------------

NOTE:  Assuming preference to be OFFSET IN ... BEFORE for hold analysis 


Error:  The following path exceeds requirements by 0.952ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            DVSAERData_AI[5]
   Destination:    FF         Data in        BWSAER2CAVIAR_CAVIAR_dataio[14]  (to LogicClock_C +)

   Min Data Path Delay:     0.536ns  (50.0% logic, 50.0% route), 1 logic levels.

   Max Clock Path Delay:    0.268ns  (0.0% logic, 100.0% route), 0 logic levels.

DVSAERData_AI[5]_MGIOL attributes: FINE=FDEL0

 Constraint Details:

      0.536ns delay DVSAERData_AI[5] to DVSAERData_AI[5]_MGIOL plus
     -1.000ns hold offset DVSAERData_AI[5] to logicClockPLL/pll/PLLInst_0 (totaling -0.464ns) violates
      0.268ns delay logicClockPLL/pll/PLLInst_0 to DVSAERData_AI[5]_MGIOL plus
      0.220ns DI_HLD requirement (totaling 0.488ns) by 0.952ns

 Physical Path Details:

      Data path DVSAERData_AI[5] to DVSAERData_AI[5]_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.268         F2.PAD to       F2.PADDI DVSAERData_AI[5]
ROUTE         5   e 0.268       F2.PADDI to *I[5]_MGIOL.DI DVSAERData_AI_c[5] (to LogicClock_C)
                  --------
                    0.536   (50.0% logic, 50.0% route), 1 logic levels.

      Clock path logicClockPLL/pll/PLLInst_0 to DVSAERData_AI[5]_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999   e 0.268 *LInst_0.CLKOP to *[5]_MGIOL.CLK LogicClock_C
                  --------
                    0.268   (0.0% logic, 100.0% route), 0 logic levels.

Report: There is no minimum offset greater than zero for this preference.


================================================================================
Preference: INPUT_SETUP PORT "DVSAERReq_ABI" INPUT_DELAY 1.000000 ns HOLD 1.000000 ns CLKNET "LogicClock_C" ;
            1 item scored, 1 timing error detected.
--------------------------------------------------------------------------------

NOTE:  Assuming preference to be OFFSET IN ... BEFORE for hold analysis 


Error:  The following path exceeds requirements by 0.952ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            DVSAERReq_ABI
   Destination:    FF         Data in        syncInputsToLogicClock_syncDVSAERReq_SyncSignalDemetFF_Sio[0]  (to LogicClock_C +)

   Min Data Path Delay:     0.536ns  (50.0% logic, 50.0% route), 1 logic levels.

   Max Clock Path Delay:    0.268ns  (0.0% logic, 100.0% route), 0 logic levels.

DVSAERReq_ABI_MGIOL attributes: FINE=FDEL0

 Constraint Details:

      0.536ns delay DVSAERReq_ABI to DVSAERReq_ABI_MGIOL plus
     -1.000ns hold offset DVSAERReq_ABI to logicClockPLL/pll/PLLInst_0 (totaling -0.464ns) violates
      0.268ns delay logicClockPLL/pll/PLLInst_0 to DVSAERReq_ABI_MGIOL plus
      0.220ns DI_HLD requirement (totaling 0.488ns) by 0.952ns

 Physical Path Details:

      Data path DVSAERReq_ABI to DVSAERReq_ABI_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.268         B9.PAD to       B9.PADDI DVSAERReq_ABI
ROUTE         1   e 0.268       B9.PADDI to *_ABI_MGIOL.DI DVSAERReq_ABI_c (to LogicClock_C)
                  --------
                    0.536   (50.0% logic, 50.0% route), 1 logic levels.

      Clock path logicClockPLL/pll/PLLInst_0 to DVSAERReq_ABI_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999   e 0.268 *LInst_0.CLKOP to *ABI_MGIOL.CLK LogicClock_C
                  --------
                    0.268   (0.0% logic, 100.0% route), 0 logic levels.

Report: There is no minimum offset greater than zero for this preference.


================================================================================
Preference: CLOCK_TO_OUT PORT "ChipBiasEnable_SO" OUTPUT_DELAY 1.000000 ns MIN 1.000000 ns CLKNET "LogicClock_C" ;
            1 item scored, 0 timing errors detected.
--------------------------------------------------------------------------------

NOTE: Assuming preference to be OFFSET OUT ... AFTER for HOLD analysis 


Passed:  The following path meets requirements by 1.566ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              chipBiasEnableBuffer_Output_SOio[0]  (from LogicClock_C +)
   Destination:    Port       Pad            ChipBiasEnable_SO

   Data Path Delay:     2.298ns  (88.3% logic, 11.7% route), 2 logic levels.

   Clock Path Delay:    0.268ns  (0.0% logic, 100.0% route), 0 logic levels.

 Constraint Details:
      0.268ns delay logicClockPLL/pll/PLLInst_0 to ChipBiasEnable_SO_MGIOL and
      2.298ns delay ChipBiasEnable_SO_MGIOL to ChipBiasEnable_SO (totaling 2.566ns) meets
      1.000ns hold offset logicClockPLL/pll/PLLInst_0 to ChipBiasEnable_SO by 1.566ns

 Physical Path Details:

      Clock path logicClockPLL/pll/PLLInst_0 to ChipBiasEnable_SO_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999   e 0.268 *LInst_0.CLKOP to *_SO_MGIOL.CLK LogicClock_C
                  --------
                    0.268   (0.0% logic, 100.0% route), 0 logic levels.

      Data path ChipBiasEnable_SO_MGIOL to ChipBiasEnable_SO:

   Name    Fanout   Delay (ns)          Site               Resource
C2OUT_DEL   ---     0.232 *_SO_MGIOL.CLK to *O_MGIOL.IOLDO ChipBiasEnable_SO_MGIOL (from LogicClock_C)
ROUTE         1   e 0.268 *O_MGIOL.IOLDO to       D8.IOLDO ChipBiasEnable_SO_c
DOPAD_DEL   ---     1.798       D8.IOLDO to         D8.PAD ChipBiasEnable_SO
                  --------
                    2.298   (88.3% logic, 11.7% route), 2 logic levels.

Report:    2.566ns is the maximum offset for this preference.


================================================================================
Preference: MAXDELAY FROM PORT "BiasDiagSelect_SI" TO PORT "ChipBiasDiagSelect_SO" 10.000000 ns ;
            1 item scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 4.544ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            BiasDiagSelect_SI
   Destination:    Port       Pad            ChipBiasDiagSelect_SO

   Delay:               4.544ns  (45.5% logic, 54.5% route), 2 logic levels.

 Constraint Details:

      4.544ns physical path delay BiasDiagSelect_SI to ChipBiasDiagSelect_SO meets
      0.000ns delay constraint by 4.544ns

 Physical Path Details:

      Data path BiasDiagSelect_SI to ChipBiasDiagSelect_SO:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.268        M14.PAD to      M14.PADDI BiasDiagSelect_SI
ROUTE         1   e 2.477      M14.PADDI to       D7.PADDO BiasDiagSelect_SI_c
DOPAD_DEL   ---     1.799       D7.PADDO to         D7.PAD ChipBiasDiagSelect_SO
                  --------
                    4.544   (45.5% logic, 54.5% route), 2 logic levels.

Report:    4.544ns is the minimum delay for this preference.

Report Summary
--------------
----------------------------------------------------------------------------
Preference(MIN Delays)                  |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY NET "ADCClock_C" 30.000000    |             |             |
MHz ;                                   |     0.000 ns|     0.219 ns|   1  
                                        |             |             |
FREQUENCY PORT "USBClock_CI" 80.000000  |             |             |
MHz ;                                   |            -|            -|   0  
                                        |             |             |
FREQUENCY NET "USBClock_CI_c" 80.000000 |             |             |
MHz ;                                   |     0.000 ns|     0.219 ns|   1  
                                        |             |             |
FREQUENCY NET "LogicClock_C" 60.000000  |             |             |
MHz ;                                   |     0.000 ns|     0.219 ns|   1  
                                        |             |             |
INPUT_SETUP PORT "Reset_RI" INPUT_DELAY |             |             |
1.000000 ns HOLD 1.000000 ns CLKNET     |             |             |
"USBClock_CI_c" ;                       |    -1.000 ns|    -0.179 ns|   1 *
                                        |             |             |
INPUT_SETUP PORT "Reset_RI" INPUT_DELAY |             |             |
1.000000 ns HOLD 1.000000 ns CLKNET     |             |             |
"LogicClock_C" ;                        |    -1.000 ns|    -0.369 ns|   1 *
                                        |             |             |
CLOCK_TO_OUT GROUP "USBFifoData_DO"     |             |             |
OUTPUT_DELAY 2.000000 ns MIN 0.500000   |             |             |
ns CLKNET "USBClock_CI_c" ;             |     0.500 ns|     2.807 ns|   2  
                                        |             |             |
CLOCK_TO_OUT GROUP "USBFifoAddress_DO"  |             |             |
OUTPUT_DELAY 2.000000 ns MIN 0.500000   |             |             |
ns CLKNET "USBClock_CI_c" ;             |     0.500 ns|     2.807 ns|   2  
                                        |             |             |
CLOCK_TO_OUT PORT                       |             |             |
"USBFifoChipSelect_SBO" OUTPUT_DELAY    |             |             |
2.000000 ns MIN 0.500000 ns CLKNET      |             |             |
"USBClock_CI_c" ;                       |            -|            -|   0  
                                        |             |             |
CLOCK_TO_OUT PORT "USBFifoWrite_SBO"    |             |             |
OUTPUT_DELAY 2.000000 ns MIN 0.500000   |             |             |
ns CLKNET "USBClock_CI_c" ;             |     0.500 ns|     2.807 ns|   2  
                                        |             |             |
CLOCK_TO_OUT PORT "USBFifoRead_SBO"     |             |             |
OUTPUT_DELAY 2.000000 ns MIN 0.500000   |             |             |
ns CLKNET "USBClock_CI_c" ;             |            -|            -|   0  
                                        |             |             |
CLOCK_TO_OUT PORT "USBFifoPktEnd_SBO"   |             |             |
OUTPUT_DELAY 2.000000 ns MIN 0.500000   |             |             |
ns CLKNET "USBClock_CI_c" ;             |     0.500 ns|     2.807 ns|   2  
                                        |             |             |
INPUT_SETUP PORT "USBFifoThr0Ready_SI"  |             |             |
INPUT_DELAY 8.000000 ns HOLD 0.000000   |             |             |
ns CLKNET "USBClock_CI_c" ;             |     0.000 ns|     0.412 ns|   1 *
                                        |             |             |
INPUT_SETUP PORT                        |             |             |
"USBFifoThr0Watermark_SI" INPUT_DELAY   |             |             |
8.000000 ns HOLD 0.000000 ns CLKNET     |             |             |
"USBClock_CI_c" ;                       |     0.000 ns|     0.412 ns|   1 *
                                        |             |             |
INPUT_SETUP PORT "USBFifoThr1Ready_SI"  |             |             |
INPUT_DELAY 8.000000 ns HOLD 0.000000   |             |             |
ns CLKNET "USBClock_CI_c" ;             |     0.000 ns|     0.412 ns|   1 *
                                        |             |             |
INPUT_SETUP PORT                        |             |             |
"USBFifoThr1Watermark_SI" INPUT_DELAY   |             |             |
8.000000 ns HOLD 0.000000 ns CLKNET     |             |             |
"USBClock_CI_c" ;                       |     0.000 ns|     0.412 ns|   1 *
                                        |             |             |
CLOCK_TO_OUT PORT "SPIMISO_ZO"          |             |             |
OUTPUT_DELAY 1.000000 ns MIN 1.000000   |             |             |
ns CLKNET "LogicClock_C" ;              |     1.000 ns|     1.879 ns|   2  
                                        |             |             |
INPUT_SETUP PORT "SPISlaveSelect_ABI"   |             |             |
INPUT_DELAY 1.000000 ns HOLD 1.000000   |             |             |
ns CLKNET "LogicClock_C" ;              |    -1.000 ns|    -0.048 ns|   1 *
                                        |             |             |
INPUT_SETUP PORT "SPIClock_AI"          |             |             |
INPUT_DELAY 1.000000 ns HOLD 1.000000   |             |             |
ns CLKNET "LogicClock_C" ;              |    -1.000 ns|    -0.048 ns|   1 *
                                        |             |             |
INPUT_SETUP PORT "SPIMOSI_AI"           |             |             |
INPUT_DELAY 1.000000 ns HOLD 1.000000   |             |             |
ns CLKNET "LogicClock_C" ;              |    -1.000 ns|    -0.048 ns|   1 *
                                        |             |             |
CLOCK_TO_OUT PORT "LED1_SO"             |             |             |
OUTPUT_DELAY 0.100000 ns MIN 0.100000   |             |             |
ns CLKNET "LogicClock_C" ;              |            -|            -|   0  
                                        |             |             |
CLOCK_TO_OUT PORT "LED2_SO"             |             |             |
OUTPUT_DELAY 0.100000 ns MIN 0.100000   |             |             |
ns CLKNET "USBClock_CI_c" ;             |            -|            -|   0  
                                        |             |             |
CLOCK_TO_OUT PORT "LED3_SO"             |             |             |
OUTPUT_DELAY 0.100000 ns MIN 0.100000   |             |             |
ns CLKNET "LogicClock_C" ;              |            -|            -|   0  
                                        |             |             |
CLOCK_TO_OUT PORT "LED4_SO"             |             |             |
OUTPUT_DELAY 0.100000 ns MIN 0.100000   |             |             |
ns CLKNET "LogicClock_C" ;              |            -|            -|   0  
                                        |             |             |
CLOCK_TO_OUT PORT "DVSAERAck_SBO"       |             |             |
OUTPUT_DELAY 1.000000 ns MIN 1.000000   |             |             |
ns CLKNET "LogicClock_C" ;              |            -|            -|   0  
                                        |             |             |
CLOCK_TO_OUT PORT "DVSAERReset_SBO"     |             |             |
OUTPUT_DELAY 1.000000 ns MIN 1.000000   |             |             |
ns CLKNET "LogicClock_C" ;              |     1.000 ns|     2.566 ns|   2  
                                        |             |             |
INPUT_SETUP GROUP "DVSAERData_AI"       |             |             |
INPUT_DELAY 1.000000 ns HOLD 1.000000   |             |             |
ns CLKNET "LogicClock_C" ;              |    -1.000 ns|    -0.048 ns|   1 *
                                        |             |             |
INPUT_SETUP PORT "DVSAERReq_ABI"        |             |             |
INPUT_DELAY 1.000000 ns HOLD 1.000000   |             |             |
ns CLKNET "LogicClock_C" ;              |    -1.000 ns|    -0.048 ns|   1 *
                                        |             |             |
CLOCK_TO_OUT PORT "ChipBiasEnable_SO"   |             |             |
OUTPUT_DELAY 1.000000 ns MIN 1.000000   |             |             |
ns CLKNET "LogicClock_C" ;              |     1.000 ns|     2.566 ns|   2  
                                        |             |             |
MAXDELAY FROM PORT "BiasDiagSelect_SI"  |             |             |
TO PORT "ChipBiasDiagSelect_SO"         |             |             |
10.000000 ns ;                          |     0.000 ns|     4.544 ns|   2  
                                        |             |             |
----------------------------------------------------------------------------


11 preferences(marked by "*" above) not met.

----------------------------------------------------------------------------
Critical Nets                           |   Loads|  Errors| % of total
----------------------------------------------------------------------------
DVSAERData_AI_c[9]                      |       7|      10|     15.38%
                                        |        |        |
----------------------------------------------------------------------------


Clock Domains Analysis
------------------------

Found 3 clocks:

Clock Domain: USBClock_CI_c   Source: USBClock_CI.PAD   Loads: 83
   Covered under: FREQUENCY NET "USBClock_CI_c" 80.000000 MHz ;

   Data transfers from:
   Clock Domain: LogicClock_C   Source: logicClockPLL/pll/PLLInst_0.CLKOP
      Covered under: FREQUENCY NET "USBClock_CI_c" 80.000000 MHz ;   Transfers: 7

Clock Domain: ADCClock_C   Source: adcClockPLL/pll/PLLInst_0.CLKOP   Loads: 231
   Covered under: FREQUENCY NET "ADCClock_C" 30.000000 MHz ;

   Data transfers from:
   Clock Domain: LogicClock_C   Source: logicClockPLL/pll/PLLInst_0.CLKOP
      Covered under: FREQUENCY NET "ADCClock_C" 30.000000 MHz ;   Transfers: 119

Clock Domain: LogicClock_C   Source: logicClockPLL/pll/PLLInst_0.CLKOP   Loads: 1578
   Covered under: FREQUENCY NET "LogicClock_C" 60.000000 MHz ;

   Data transfers from:
   Clock Domain: USBClock_CI_c   Source: USBClock_CI.PAD
      Covered under: FREQUENCY NET "LogicClock_C" 60.000000 MHz ;   Transfers: 6

   Clock Domain: ADCClock_C   Source: adcClockPLL/pll/PLLInst_0.CLKOP
      Covered under: FREQUENCY NET "LogicClock_C" 60.000000 MHz ;   Transfers: 9


Timing summary (Hold):
---------------

Timing errors: 65  Score: 43511
Cumulative negative slack: 43511

Constraints cover 2001621 paths, 3 nets, and 24860 connections (99.8% coverage)



Timing summary (Setup and Hold):
---------------

Timing errors: 0 (setup), 65 (hold)
Score: 0 (setup), 43511 (hold)
Cumulative negative slack: 43511 (0+43511)
--------------------------------------------------------------------------------

--------------------------------------------------------------------------------

