// Seed: 629599705
module module_0 (
    output supply0 id_0
);
  logic [7:0] id_2;
  assign id_0 = id_2[1];
  assign id_2 = id_2;
  uwire id_3;
  wire  id_4;
  assign id_3 = 1;
  wire id_5;
endmodule
module module_1 (
    input tri0 id_0,
    input supply1 id_1,
    input uwire id_2,
    input wire id_3,
    input supply0 id_4,
    input tri1 id_5,
    output uwire id_6
);
  assign id_6 = id_0 + 1 - 1'b0;
  assign id_6 = id_1;
  wire id_8;
  wire id_9;
  module_0(
      id_6
  );
  assign id_9 = 1;
endmodule
