<interfaceDefinition version='1.2' language='vhdl' kind='component' name='mult'>
	<useClause path='altera.altera_primitives_components.all' />
	<useClause path='lpm.LPM_COMPONENTS.all' />
	<useClause path='altera_mf.altera_mf_components.all' />
	<useClause path='ieee.std_logic_1164.all' />
	<portList>
		<port name='clk' direction='in' type='STD_LOGIC' kind='' />
		<port name='reset' direction='in' type='STD_LOGIC' kind='' />
		<port name='i_valid' direction='in' type='STD_LOGIC' kind='' />
		<port name='i_a' direction='in' type='STD_LOGIC_VECTOR (7 downto 0)' kind='array' library='work' package='mult' packedDimension='(7 downto 0)' />
		<port name='i_b' direction='in' type='STD_LOGIC_VECTOR (7 downto 0)' kind='array' library='work' package='mult' packedDimension='(7 downto 0)' />
		<port name='o_valid' direction='out' type='STD_LOGIC' kind='' />
		<port name='o_z' direction='out' type='STD_LOGIC_VECTOR (7 downto 0)' kind='array' library='work' package='mult' packedDimension='(7 downto 0)' />
	</portList>
</interfaceDefinition>
