/*
 * Amlogic GxTV
 * HDMI RX
 * Copyright (C) 2010 Amlogic, Inc.
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License as published by
 * the Free Software Foundation; either version 2 of the named License,
 * or any later version.
 *
 * This program is distributed in the hope that it will be useful,
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
 * GNU General Public License for more details.
 *
 */


#include <linux/version.h>
#include <linux/module.h>
#include <linux/types.h>
#include <linux/kernel.h>
#include <linux/kthread.h>
#include <linux/delay.h>
#include <linux/interrupt.h>
#include <linux/spinlock.h>
#include <linux/fs.h>
#include <linux/init.h>
#include <linux/device.h>
#include <linux/mm.h>
#include <linux/major.h>
#include <linux/platform_device.h>
#include <linux/mutex.h>
#include <linux/cdev.h>
/* #include <linux/amports/canvas.h> */
#include <linux/uaccess.h>
#include <linux/delay.h>
/* #include <mach/clock.h> */
/* #include <mach/register.h> */
/* #include <mach/power_gate.h> */

#include <linux/amlogic/tvin/tvin.h>
#include "hdmirx_drv.h"
#include "hdmi_rx_reg.h"
#include <linux/io.h>


#define EDID_AUTO_CEC_ENABLE	0
#define ACR_MODE	0
/* Select which ACR scheme: */
/* 0=Analog PLL based ACR; */
/* 1=Digital ACR. */

#define EDID_IN_FILTER_MODE		7
/* 0=No in filter; 1=Filter, use every sample; */
/* 2=Filter, use 1 sample out of 2 ...; 7=Filter, */
/* use 1 sample out of 7. */

/* EDID address offsets for storing 2-byte of Physical Address */
#define EDID_CEC_ID_ADDR	0x00a100a0

/* G9-AUDIO FIFO hardware: 32bit i2s in,16bit i2s out */
#define I2S_32BIT_128FS_OUTPUT	0
#define I2S_32BIT_256FS_OUTPUT	1

#define AUDIO_OUTPUT_SELECT I2S_32BIT_256FS_OUTPUT

static DEFINE_SPINLOCK(reg_rw_lock);

static int auto_aclk_mute = 2;
MODULE_PARM_DESC(auto_aclk_mute, "\n auto_aclk_mute\n");
module_param(auto_aclk_mute, int, 0664);

static int aud_avmute_en = 1;
MODULE_PARM_DESC(aud_avmute_en, "\n aud_avmute_en\n");
module_param(aud_avmute_en, int, 0664);

int aud_mute_sel = 0;
MODULE_PARM_DESC(aud_mute_sel, "\n aud_mute_sel\n");
module_param(aud_mute_sel, int, 0664);

static int edid_clock_divide = 9;
MODULE_PARM_DESC(edid_clock_divide, "\n edid_clock_divide\n");
module_param(edid_clock_divide, int, 0664);

static int edid_clk_stretch_en = 1;
MODULE_PARM_DESC(edid_clk_stretch_en, "\n edid_clk_stretch_en\n");
module_param(edid_clk_stretch_en, int, 0664);

static int scramble_sel = 1;
MODULE_PARM_DESC(scramble_sel, "\n scramble_sel\n");
module_param(scramble_sel, int, 0664);

int md_ists_en = VIDEO_MODE;
MODULE_PARM_DESC(md_ists_en, "\n rx_md_ists_en\n");
module_param(md_ists_en, int, 0664);

int pdec_ists_en = AVI_CKS_CHG | DVIDET;
MODULE_PARM_DESC(pdec_ists_en, "\n pdec_ists_en\n");
module_param(pdec_ists_en, int, 0664);

/* note: generator AG506 cannot set true */
static bool use_hw_avmute_ctl = true;
MODULE_PARM_DESC(use_hw_avmute_ctl,
	"\n use_hw_avmute_ctl\n");
module_param(use_hw_avmute_ctl, bool, 0664);

static bool phy_init_in_probe = true;
MODULE_PARM_DESC(phy_init_in_probe,
	"\n phy_init_in_probe\n");
module_param(phy_init_in_probe, bool, 0664);

static int mpll_param4 = 0x24dc;
MODULE_PARM_DESC(mpll_param4, "\n mpll_param4\n");
module_param(mpll_param4, int, 0664);

/* bit5 pll_lck_chg_en */
/* bit6 clk_change_en */
int hdmi_ists_en = AKSV_RCV;
MODULE_PARM_DESC(hdmi_ists_en, "\n hdmi_ists_en\n");
module_param(hdmi_ists_en, int, 0664);

bool multi_port_edid_enable = true;
MODULE_PARM_DESC(multi_port_edid_enable,
	"\n multi_port_edid_enable\n");
module_param(multi_port_edid_enable, bool, 0664);

bool hdcp_enable = 1;
MODULE_PARM_DESC(hdcp_enable, "\n hdcp_enable\n");
module_param(hdcp_enable, bool, 0664);
#ifdef HDCP22_ENABLE
int hdcp22_on;
MODULE_PARM_DESC(hdcp22_on, "\n hdcp22_on\n");
module_param(hdcp22_on, int, 0664);
/* static int hdcp_22_nonce_hw_en = 1; */

#define __asmeq(x, y)  ".ifnc " x "," y " ; .err ; .endif\n\t"

static int is_duk_key_set;
MODULE_PARM_DESC(is_duk_key_set, "\n is_duk_key_set\n");
module_param(is_duk_key_set, int, 0664);

int force_hdcp14_en;
MODULE_PARM_DESC(force_hdcp14_en, "\n force_hdcp14_en\n");
module_param(force_hdcp14_en, int, 0664);
#endif

static int hdmi_mode_hyst = 5;
MODULE_PARM_DESC(hdmi_mode_hyst, "\n hdmi_mode_hyst\n");
module_param(hdmi_mode_hyst, int, 0664);

static bool fast_switching = true;
MODULE_PARM_DESC(fast_switching, "\n fast_switching\n");
module_param(fast_switching, bool, 0664);

static bool use_i2c_infilter = true;
MODULE_PARM_DESC(use_i2c_infilter, "\n use_i2c_infilter\n");
module_param(use_i2c_infilter, bool, 0664);

int top_intr_maskn_value = 0x1e0001;
MODULE_PARM_DESC(top_intr_maskn_value, "\n top_intr_maskn_value\n");
module_param(top_intr_maskn_value, int, 0664);

/**
 * Read data from HDMI RX CTRL
 * @param[in] addr register address
 * @return data read value
 */
uint32_t hdmirx_rd_dwc(uint16_t addr)
{
	ulong flags;
	int data;
	unsigned long dev_offset = 0x10;
	spin_lock_irqsave(&reg_rw_lock, flags);
	wr_reg(hdmirx_addr_port | dev_offset, addr);
	data = rd_reg(hdmirx_data_port | dev_offset);
	spin_unlock_irqrestore(&reg_rw_lock, flags);
	return data;
}
/* hdmirx_rd_DWC */

/**
 * Write data to HDMI RX CTRL
 * @param[in] addr register address
 * @param[in] data new register value
 */
void hdmirx_wr_dwc(uint16_t addr, uint32_t data)
{
	ulong flags;
	unsigned long dev_offset = 0x10;
	spin_lock_irqsave(&reg_rw_lock, flags);
	wr_reg(hdmirx_addr_port | dev_offset, addr);
	wr_reg(hdmirx_data_port | dev_offset, data);
	spin_unlock_irqrestore(&reg_rw_lock, flags);
}

uint32_t hdmirx_rd_bits_dwc(uint16_t addr, uint32_t mask)
{
	return get(hdmirx_rd_dwc(addr), mask);
}

void hdmirx_wr_bits_dwc(uint16_t addr, uint32_t mask, uint32_t value)
{
	hdmirx_wr_dwc(addr, set(hdmirx_rd_dwc(addr), mask, value));
}

uint16_t hdmirx_rd_phy(uint8_t reg_address)
{
	int cnt = 0;
	/* hdmirx_wr_dwc(DWC_I2CM_PHYG3_SLAVE, 0x39); */
	hdmirx_wr_dwc(DWC_I2CM_PHYG3_ADDRESS, reg_address);
	hdmirx_wr_dwc(DWC_I2CM_PHYG3_OPERATION, 0x02);
	do {
		if ((cnt % 10) == 0) {
			/* wait i2cmpdone */
			if (hdmirx_rd_dwc(DWC_HDMI_ISTS)&(1<<28)) {
				hdmirx_wr_dwc(DWC_HDMI_ICLR, 1<<28);
				break;
			}
		}
		cnt++;
		if (cnt > 50000) {
			rx_pr("[HDMIRX err]: %s(%x,%x) timeout\n",
				__func__, 0x39, reg_address);
			break;
		}
	} while (1);

	return (uint16_t)(hdmirx_rd_dwc(DWC_I2CM_PHYG3_DATAI));
}


int hdmirx_wr_phy(uint8_t reg_address, uint16_t data)
{
	int error = 0;
	int cnt = 0;
    /* hdmirx_wr_dwc(DWC_I2CM_PHYG3_SLAVE, 0x39); */
	hdmirx_wr_dwc(DWC_I2CM_PHYG3_ADDRESS, reg_address);
	hdmirx_wr_dwc(DWC_I2CM_PHYG3_DATAO, data);
	hdmirx_wr_dwc(DWC_I2CM_PHYG3_OPERATION, 0x01);

	do {
		/* wait i2cmpdone */
		if ((cnt % 10) == 0) {
			if (hdmirx_rd_dwc(DWC_HDMI_ISTS)&(1<<28)) {
				hdmirx_wr_dwc(DWC_HDMI_ICLR, 1<<28);
				break;
			}
		}
		cnt++;
		if (cnt > 50000) {
			error = -1;
			if (log_flag & ERR_LOG) {
				rx_pr("[error]:(%x,%x,%x)timeout\n",
					__func__, 0x39, reg_address, data);
			}
			break;
		}
	} while (1);
	return error;
}

void hdmirx_wr_top(unsigned long addr, unsigned long data)
{
	ulong flags;
	unsigned long dev_offset = 0;
	spin_lock_irqsave(&reg_rw_lock, flags);
	wr_reg(hdmirx_addr_port | dev_offset, addr);
	wr_reg(hdmirx_data_port | dev_offset, data);
	spin_unlock_irqrestore(&reg_rw_lock, flags);
}

unsigned long hdmirx_rd_top(unsigned long addr)
{
	ulong flags;
	int data;
	unsigned long dev_offset = 0;
	spin_lock_irqsave(&reg_rw_lock, flags);
	wr_reg(hdmirx_addr_port | dev_offset, addr);
	wr_reg(hdmirx_addr_port | dev_offset, addr);
	data = rd_reg(hdmirx_data_port | dev_offset);
	spin_unlock_irqrestore(&reg_rw_lock, flags);
	return data;
} /* hdmirx_rd_TOP */

#ifdef HDCP22_ENABLE
void rx_hdcp22_wr_only(uint32_t addr, uint32_t data)
{
	ulong flags;
	spin_lock_irqsave(&reg_rw_lock, flags);
	wr_reg(HRX_ELP_ESM_HPI_REG_BASE | addr, data);
	spin_unlock_irqrestore(&reg_rw_lock, flags);
}

uint32_t rx_hdcp22_rd(uint32_t addr)
{
	uint32_t data;
	ulong flags;
	spin_lock_irqsave(&reg_rw_lock, flags);
	data = rd_reg(HRX_ELP_ESM_HPI_REG_BASE | addr);
	spin_unlock_irqrestore(&reg_rw_lock, flags);
	return data;
}

void rx_hdcp22_rd_check(uint32_t addr, uint32_t exp_data, uint32_t mask)
{
	uint32_t rd_data;
	rd_data = rx_hdcp22_rd(addr);
	if ((rd_data | mask) != (exp_data | mask))
		rx_pr("addr=0x%02x rd_data=0x%08x\n", addr, rd_data);
}

void rx_hdcp22_wr(uint32_t addr, uint32_t data)
{
	rx_hdcp22_wr_only(addr, data);
	rx_hdcp22_rd_check(addr, data, 0);
}

void rx_hdcp22_wr_reg(uint32_t addr, uint32_t data)
{
	rx_sec_reg_write((unsigned *)(unsigned long)
		(HRX_ELP_ESM_HPI_REG_BASE + addr), data);
}

uint32_t rx_hdcp22_rd_reg(uint32_t addr)
{
	return (uint32_t)rx_sec_reg_read((unsigned *)(unsigned long)
		(HRX_ELP_ESM_HPI_REG_BASE + addr));
}

void hdcp22_wr_top(uint32_t addr, uint32_t data)
{
	sec_top_write((unsigned *)(unsigned long)addr, data);
}

uint32_t hdcp22_rd_top(uint32_t addr)
{
	return (uint32_t)sec_top_read((unsigned *)(unsigned long)addr);
}

void sec_top_write(unsigned *addr, unsigned value)
{
	register long x0 asm("x0") = 0x8200001e;
	register long x1 asm("x1") = (unsigned long)addr;
	register long x2 asm("x2") = value;
	asm volatile(
		__asmeq("%0", "x0")
		__asmeq("%1", "x1")
		__asmeq("%2", "x2")
		"smc #0\n"
		: : "r"(x0), "r"(x1), "r"(x2)
	);
}

unsigned sec_top_read(unsigned *addr)
{
	register long x0 asm("x0") = 0x8200001d;
	register long x1 asm("x1") = (unsigned long)addr;
	asm volatile(
		__asmeq("%0", "x0")
		__asmeq("%1", "x1")
		"smc #0\n"
		: "+r"(x0) : "r"(x1)
	);
	return (unsigned)(x0&0xffffffff);
}

void rx_sec_reg_write(unsigned *addr, unsigned value)
{
	register long x0 asm("x0") = 0x8200002f;
	register long x1 asm("x1") = (unsigned long)addr;
	register long x2 asm("x2") = value;
	asm volatile(
		__asmeq("%0", "x0")
		__asmeq("%1", "x1")
		__asmeq("%2", "x2")
		"smc #0\n"
		: : "r"(x0), "r"(x1), "r"(x2)
	);
}

unsigned rx_sec_reg_read(unsigned *addr)
{
	register long x0 asm("x0") = 0x8200001f;
	register long x1 asm("x1") = (unsigned long)addr;
	asm volatile(
		__asmeq("%0", "x0")
		__asmeq("%1", "x1")
		"smc #0\n"
		: "+r"(x0) : "r"(x1)
	);
	return (unsigned)(x0&0xffffffff);
}

unsigned rx_sec_set_duk(void)
{
	register long x0 asm("x0") = 0x8200002e;
	asm volatile(
		__asmeq("%0", "x0")
		"smc #0\n"
		: "+r"(x0)
	);
	return (unsigned)(x0&0xffffffff);
}

#endif

void hdmirx_phy_pddq(int enable)
{
	hdmirx_wr_bits_dwc(DWC_SNPS_PHYG3_CTRL,
		MSK(1, 1), enable);
}

void hdmirx_phy_fast_switching(int enable)
{
	hdmirx_wr_phy(PHY_SYSTEM_CONFIG,
		hdmirx_rd_phy(PHY_SYSTEM_CONFIG) |
			((enable & 1) << 11) |
			rx.port | rx.phy.port_select_ovr_en << 2);

	hdmirx_wr_dwc(DWC_SNPS_PHYG3_CTRL,
		hdmirx_rd_dwc(DWC_SNPS_PHYG3_CTRL) |
			rx.port << 2);
}


/**************************
    hw functions
***************************/

void hdmirx_wr_ctl_port(unsigned int offset, unsigned long data)
{
	ulong flags;
	spin_lock_irqsave(&reg_rw_lock, flags);
	wr_reg(hdmirx_ctrl_port+offset, data);
	spin_unlock_irqrestore(&reg_rw_lock, flags);
}

int hdmirx_irq_close(void)
{
	int error = 0;

	/* clear enable */
	hdmirx_wr_dwc(DWC_PDEC_IEN_CLR, ~0);
	hdmirx_wr_dwc(DWC_AUD_CEC_IEN_CLR, ~0);
	hdmirx_wr_dwc(DWC_AUD_FIFO_IEN_CLR, ~0);
	hdmirx_wr_dwc(DWC_MD_IEN_CLR, ~0);
	hdmirx_wr_dwc(DWC_HDMI_IEN_CLR, ~0);
	/* clear status */
	hdmirx_wr_dwc(DWC_PDEC_ICLR, ~0);
	hdmirx_wr_dwc(DWC_AUD_CEC_ICLR, ~0);
	hdmirx_wr_dwc(DWC_AUD_FIFO_ICLR, ~0);
	hdmirx_wr_dwc(DWC_MD_ICLR, ~0);
	hdmirx_wr_dwc(DWC_HDMI_ICLR, ~0);

	return error;
}

int hdmirx_irq_open(void)
{
	int error = 0;

	hdmirx_wr_dwc(DWC_PDEC_IEN_SET, DRM_RCV_EN | DRM_CKS_CHG);
	hdmirx_wr_dwc(DWC_AUD_FIFO_IEN_SET, OVERFL|UNDERFL);
	if (hdcp22_on)
		hdmirx_wr_dwc(DWC_HDMI2_IEN_SET, 0x3f);
	/*hdmirx_wr_dwc(DWC_MD_IEN_SET, rx_md_ists_en);*/
	hdmirx_wr_dwc(DWC_HDMI_IEN_SET, hdmi_ists_en);

	return error;
}

void hdmirx_audio_enable(bool en)
{
	unsigned int val = hdmirx_rd_dwc(DWC_AUD_SAO_CTRL);

	if (en) {
		if (val != AUDIO_OUTPUT_SELECT)
			hdmirx_wr_dwc(DWC_AUD_SAO_CTRL, AUDIO_OUTPUT_SELECT);
	} else {
		if (val != 0x7ff)/* disable i2s output by bit[5:8] */
			hdmirx_wr_dwc(DWC_AUD_SAO_CTRL, 0x7ff);
	}
}

int hdmirx_audio_fifo_rst(void)
{
	int error = 0;

	hdmirx_wr_bits_dwc(DWC_AUD_FIFO_CTRL, AFIF_INIT, 1);
	hdmirx_wr_bits_dwc(DWC_AUD_FIFO_CTRL, AFIF_INIT, 0);
	hdmirx_wr_dwc(DWC_DMI_SW_RST, 0x10);
	return error;
}

int hdmirx_control_clk_range(unsigned long min, unsigned long max)
{
	int error = 0;
	unsigned evaltime = 0;
	unsigned long ref_clk;

	ref_clk = rx.ctrl.md_clk;
	evaltime = (ref_clk * 4095) / 158000;
	min = (min * evaltime) / ref_clk;
	max = (max * evaltime) / ref_clk;
	hdmirx_wr_bits_dwc(DWC_HDMI_CKM_F, MINFREQ, min);
	hdmirx_wr_bits_dwc(DWC_HDMI_CKM_F, CKM_MAXFREQ, max);
	return error;
}

static int packet_init(void)
{
	int error = 0;
	int data32 = 0;
	data32 = 0;
	data32 |= 1 << 9; /* amp_err_filter */
	data32 |= 1 << 8; /* isrc_err_filter */
	data32 |= 1 << 7; /* gmd_err_filter */
	data32 |= 1 << 6; /* aif_err_filter */
	data32 |= 1 << 5; /* avi_err_filter */
	data32 |= 1 << 4; /* vsi_err_filter */
	data32 |= 1 << 3; /* gcp_err_filter */
	data32 |= 1 << 2; /* acrp_err_filter */
	data32 |= 1 << 1; /* ph_err_filter */
	data32 |= 0 << 0; /* checksum_err_filter */
	hdmirx_wr_dwc(DWC_PDEC_ERR_FILTER, data32);

	if (use_hw_avmute_ctl)
		hdmirx_wr_dwc(DWC_PDEC_CTRL,
			PFIFO_STORE_FILTER_EN|PD_FIFO_WE|
			PDEC_BCH_EN|GCP_GLOBAVMUTE);
	else
		hdmirx_wr_dwc(DWC_PDEC_CTRL,
			PFIFO_STORE_FILTER_EN|PD_FIFO_WE|PDEC_BCH_EN);

	hdmirx_wr_dwc(DWC_PDEC_ASP_CTRL,
		AUTO_VMUTE|AUTO_SPFLAT_MUTE);
	return error;
}

int hdmirx_packet_fifo_rst(void)
{
	int error = 0;

	hdmirx_wr_bits_dwc(DWC_PDEC_CTRL,
		PD_FIFO_FILL_INFO_CLR|PD_FIFO_CLR, ~0);
	hdmirx_wr_bits_dwc(DWC_PDEC_CTRL,
		PD_FIFO_FILL_INFO_CLR|PD_FIFO_CLR,  0);
	return error;
}

static int DWC_init(unsigned port)
{
	int err = 0;
	unsigned long   data32;
	unsigned evaltime = 0;

	evaltime = (rx.ctrl.md_clk * 4095) / 158000;
	hdmirx_wr_dwc(DWC_HDMI_OVR_CTRL, ~0);	/* enable all */
	hdmirx_wr_bits_dwc(DWC_HDMI_SYNC_CTRL,
		VS_POL_ADJ_MODE, VS_POL_ADJ_AUTO);
	hdmirx_wr_bits_dwc(DWC_HDMI_SYNC_CTRL,
		HS_POL_ADJ_MODE, HS_POL_ADJ_AUTO);
	hdmirx_wr_bits_dwc(DWC_HDMI_CKM_EVLTM,
		EVAL_TIME, evaltime);
	hdmirx_control_clk_range(TMDS_CLK_MIN,
		TMDS_CLK_MAX);

	hdmirx_wr_bits_dwc(DWC_SNPS_PHYG3_CTRL,
		((1 << 2) - 1) << 2, port);

	data32 = 0;
	data32 |= (EDID_IN_FILTER_MODE	<< 14);
	data32 |= (((EDID_IN_FILTER_MODE == 0)?0:1)	<< 13);
	data32 |= EDID_AUTO_CEC_ENABLE	<< 11;
	data32 |= 0	<< 10;
	data32 |= 0	<< 9;
	data32 |= edid_clk_stretch_en << 8;
	data32 |= edid_clock_divide << 0;
	hdmirx_wr_top(TOP_EDID_GEN_CNTL,  data32);

	/* hdmirx_wr_top(TOP_EDID_ADDR_CEC, EDID_CEC_ID_ADDR); */

	if (is_meson_gxtvbb_cpu()) {
		hdmirx_wr_top(TOP_INFILTER_GXTVBB,
			(0x2001 << 16));
	} else if (use_i2c_infilter) {
		hdmirx_wr_top(TOP_INFILTER_HDCP,
			(0x20012001));
		hdmirx_wr_top(TOP_INFILTER_I2C0,
			(0x20012001));
		hdmirx_wr_top(TOP_INFILTER_I2C1,
			(0x20012001));
		hdmirx_wr_top(TOP_INFILTER_I2C2,
			(0x20012001));
	}

	data32 = 0;
	data32 |= 0	<< 28;
	data32 |= 0	<< 27;
	data32 |= 0	<< 24;
	data32 |= 0	<< 19;
	hdmirx_wr_top(TOP_VID_CNTL,	data32);

	data32 |= 0	<< 20;
	data32 |= 0	<< 8;
	data32 |= 0x0a	<< 0;
	hdmirx_wr_top(TOP_VID_CNTL2,  data32);

	data32 = 0;
	data32 |= 0     << 20;
	data32 |= 1     << 19;
	data32 |= 5     << 16;  /* [18:16]  valid_mode */
	data32 |= 0     << 12;  /* [13:12]  ctrl_filt_sens */
	data32 |= 3     << 10;  /* [11:10]  vs_filt_sens */
	data32 |= 0     << 8;   /* [9:8]    hs_filt_sens */
	data32 |= 2     << 6;   /* [7:6]    de_measure_mode */
	data32 |= 0     << 5;   /* [5]      de_regen */
	data32 |= 3     << 3;   /* [4:3]    de_filter_sens */
	hdmirx_wr_dwc(DWC_HDMI_ERROR_PROTECT, data32);

	data32 = 0;
	data32 |= 0     << 8;   /* [10:8]   hact_pix_ith */
	data32 |= 0     << 5;   /* [5]      hact_pix_src */
	data32 |= 1     << 4;   /* [4]      htot_pix_src */
	hdmirx_wr_dwc(DWC_MD_HCTRL1, data32);

	data32 = 0;
	data32 |= 1     << 12;  /* [14:12]  hs_clk_ith */
	data32 |= 7     << 8;   /* [10:8]   htot32_clk_ith */
	data32 |= 1     << 5;   /* [5]      vs_act_time */
	data32 |= 3     << 3;   /* [4:3]    hs_act_time */
	data32 |= 0     << 0;   /* [1:0]    h_start_pos */
	hdmirx_wr_dwc(DWC_MD_HCTRL2, data32);

	data32 = 0;
	data32 |= 1	<< 4;   /* [4]      v_offs_lin_mode */
	data32 |= 1	<< 1;   /* [1]      v_edge */
	data32 |= 1	<< 0;   /* [0]      v_mode */
	hdmirx_wr_dwc(DWC_MD_VCTRL, data32);

	data32  = 0;
	data32 |= 1 << 10;  /* [11:10]  vofs_lin_ith */
	data32 |= 3 << 8;   /* [9:8]    vact_lin_ith */
	data32 |= 0 << 6;   /* [7:6]    vtot_lin_ith */
	data32 |= 7 << 3;   /* [5:3]    vs_clk_ith */
	data32 |= 2 << 0;   /* [2:0]    vtot_clk_ith */
	hdmirx_wr_dwc(DWC_MD_VTH, data32);

	data32  = 0;
	data32 |= 1 << 2;   /* [2]      fafielddet_en */
	data32 |= 0 << 0;   /* [1:0]    field_pol_mode */
	hdmirx_wr_dwc(DWC_MD_IL_POL, data32);

	data32  = 0;
	data32 |= 0	<< 1;
	if (hdmirx_de_repeat_enable)
		data32 |= 1	<< 0;
	else
		data32 |= 0	<< 0;
	hdmirx_wr_dwc(DWC_HDMI_RESMPL_CTRL, data32);

	data32	= 0;
	data32 |= (hdmirx_rd_dwc(DWC_HDMI_MODE_RECOVER) & 0xf8000000);
	data32 |= (0	<< 24);
	data32 |= (0	<< 18);
	data32 |= (8	<< 13);
	data32 |= (hdmi_mode_hyst	<< 8);
	data32 |= (0	<< 6);
	data32 |= (0	<< 4);
	data32 |= (0	<< 2);
	data32 |= (0	<< 0);
	hdmirx_wr_dwc(DWC_HDMI_MODE_RECOVER, data32);

	return err;
}

#define HDCP_KEY_WR_TRIES		(5)
static void hdmi_rx_ctrl_hdcp_config(const struct hdmi_rx_ctrl_hdcp *hdcp)
{
	int error = 0;
	unsigned i = 0;
	unsigned k = 0;
	hdmirx_wr_bits_dwc(DWC_HDCP_SETTINGS, HDCP_FAST_MODE, 0);
	hdmirx_wr_bits_dwc(DWC_HDCP_CTRL, HDCP_ENABLE, 0);
	/* hdmirx_wr_bits_dwc(ctx, DWC_HDCP_CTRL, KEY_DECRYPT_ENABLE, 1); */
	hdmirx_wr_bits_dwc(DWC_HDCP_CTRL, KEY_DECRYPT_ENABLE, 0);
	hdmirx_wr_dwc(DWC_HDCP_SEED, hdcp->seed);
	for (i = 0; i < HDCP_KEYS_SIZE; i += 2) {

		for (k = 0; k < HDCP_KEY_WR_TRIES; k++) {
			if (hdmirx_rd_bits_dwc(DWC_HDCP_STS,
				HDCP_KEY_WR_OK_STS) != 0) {
				break;
			}
		}
		if (k < HDCP_KEY_WR_TRIES) {
			hdmirx_wr_dwc(DWC_HDCP_KEY1, hdcp->keys[i + 0]);
			hdmirx_wr_dwc(DWC_HDCP_KEY0, hdcp->keys[i + 1]);
		} else {
			error = -EAGAIN;
			break;
		}
	}
	hdmirx_wr_dwc(DWC_HDCP_BKSV1, hdcp->bksv[0]);
	hdmirx_wr_dwc(DWC_HDCP_BKSV0, hdcp->bksv[1]);
	hdmirx_wr_bits_dwc(DWC_HDCP_RPT_CTRL,
		REPEATER, hdcp->repeat ? 1 : 0);
	/* nothing attached downstream */
	hdmirx_wr_dwc(DWC_HDCP_RPT_BSTATUS, 0);

	hdmirx_wr_bits_dwc(DWC_HDCP_CTRL, HDCP_ENABLE, 1);
}

void hdmirx_set_hpd(int port, unsigned char val)
{
	if (is_meson_gxtvbb_cpu()) {
		if (!val) {
			hdmirx_wr_top(TOP_HPD_PWR5V,
				hdmirx_rd_top(TOP_HPD_PWR5V)&(~(1<<port)));
		} else {
			hdmirx_wr_top(TOP_HPD_PWR5V,
				hdmirx_rd_top(TOP_HPD_PWR5V)|(1<<port));
		}
	} else {
		if (val) {
			hdmirx_wr_top(TOP_HPD_PWR5V,
				hdmirx_rd_top(TOP_HPD_PWR5V)&(~(1<<port)));
		} else {
			hdmirx_wr_top(TOP_HPD_PWR5V,
				hdmirx_rd_top(TOP_HPD_PWR5V)|(1<<port));
		}
	}

	if (log_flag & LOG_EN)
		rx_pr("%s, port:%d, val:%d\n", __func__,
						port, val);
}

void control_reset(void)
{
	unsigned long data32;

	/* Enable functional modules */
	data32  = 0;
	data32 |= 1 << 5;   /* [5]      cec_enable */
	data32 |= 1 << 4;   /* [4]      aud_enable */
	data32 |= 1 << 3;   /* [3]      bus_enable */
	data32 |= 1 << 2;   /* [2]      hdmi_enable */
	data32 |= 1 << 1;   /* [1]      modet_enable */
	data32 |= 1 << 0;   /* [0]      cfg_enable */
	hdmirx_wr_dwc(DWC_DMI_DISABLE_IF, data32);

	mdelay(1);
	/* Reset functional modules */
	hdmirx_wr_dwc(DWC_DMI_SW_RST,     0x0000001F);
	cecrx_hw_init();
}

void clk_off(void)
{
	/* wr_reg(HHI_HDMIRX_CLK_CNTL, 0); */
	/* wr_reg(HHI_HDMIRX_AUD_CLK_CNTL, 0); */
}

#ifdef HDCP22_ENABLE
void hdcp22_clk_init(void)
{
	unsigned int data32;

	/* Enable clk81_hdcp22_pclk */
	wr_reg(HHI_GCLK_MPEG2, (rd_reg(HHI_GCLK_MPEG2)|1<<3));

	/* Enable hdcp22_esmclk */
	/* .clk0               ( fclk_div7  ), */
	/* .clk1               ( fclk_div4  ), */
	/* .clk2               ( fclk_div3  ), */
	/* .clk3               ( fclk_div5  ), */
	wr_reg(HHI_HDCP22_CLK_CNTL,
	(rd_reg(HHI_HDCP22_CLK_CNTL) & 0xffff0000) |
	 /* [10: 9] clk_sel. select fclk_div7=2000/7=285.71 MHz */
	((0 << 9)   |
	 /* [    8] clk_en. Enable gated clock */
	 (1 << 8)   |
	 /* [ 6: 0] clk_div. Divide by 1. = 285.71/1 = 285.71 MHz */
	 (0 << 0)));

	wr_reg(HHI_HDCP22_CLK_CNTL,
	(rd_reg(HHI_HDCP22_CLK_CNTL) & 0x0000ffff) |
	/* [26:25] clk_sel. select cts_oscin_clk=24 MHz */
	((0 << 25)  |
	 (1 << 24)  |   /* [   24] clk_en. Enable gated clock */
	 (0 << 16)));

	data32 = hdmirx_rd_top(TOP_CLK_CNTL);
	data32 |= (hdcp22_on << 5);
	data32 |= (hdcp22_on << 4);
	data32 |= (hdcp22_on << 3);
	hdmirx_wr_top(TOP_CLK_CNTL, data32);    /* DEFAULT: {32'h0} */
}
#endif

void clk_init(void)
{
	unsigned int data32;

    /* DWC clock enable */
	/* Turn on clk_hdmirx_pclk, also = sysclk */
	wr_reg(HHI_GCLK_MPEG0,
		rd_reg(HHI_GCLK_MPEG0) | (1 << 21));

    /* Enable APB3 fail on error */
	/* APB3 to HDMIRX-TOP err_en */
	/* default 0x3ff, | bit15 = 1 */

	/* hdmirx_wr_ctl_port(0, 0x83ff); */
	/* hdmirx_wr_ctl_port(0x10, 0x83ff); */

    /* turn on clocks: md, cfg... */
	/* G9 clk tree */
	/* fclk_div5 400M ----- mux sel = 3 */
	/* fclk_div3 850M ----- mux sel = 2 */
	/* fclk_div4 637M ----- mux sel = 1 */
	/* XTAL		24M  ----- mux sel = 0 */
	/* [26:25] HDMIRX mode detection clock mux select: osc_clk */
	/* [24]    HDMIRX mode detection clock enable */
	/* [22:16] HDMIRX mode detection clock divider */
	/* [10: 9] HDMIRX config clock mux select: */
	/* [    8] HDMIRX config clock enable */
	/* [ 6: 0] HDMIRX config clock divider: */
	data32  = 0;
	data32 |= 0 << 25;
	data32 |= 1 << 24;
	data32 |= 0 << 16;
	data32 |= 3 << 9;
	data32 |= 1 << 8;
	data32 |= 2 << 0;
	wr_reg(HHI_HDMIRX_CLK_CNTL, data32);

	data32 = 0;
	data32 |= 2	<< 25;
	data32 |= rx.ctrl.acr_mode	<< 24;
	data32 |= 0	<< 16;
	data32 |= 2	<< 9;
	data32 |= 1	<< 8;
	data32 |= 2	<< 0;
	wr_reg(HHI_HDMIRX_AUD_CLK_CNTL, data32);

#if 0 /* def HDCP22_ENABLE */
	if (hdcp22_on) {
		/* Enable clk81_hdcp22_pclk */
		wr_reg(HHI_GCLK_MPEG2, (rd_reg(HHI_GCLK_MPEG2)|1<<3));

		/* Enable hdcp22_esmclk */
		/* .clk0               ( fclk_div7  ), */
		/* .clk1               ( fclk_div4  ), */
		/* .clk2               ( fclk_div3  ), */
		/* .clk3               ( fclk_div5  ), */
		wr_reg(HHI_HDCP22_CLK_CNTL,
		(rd_reg(HHI_HDCP22_CLK_CNTL) & 0xffff0000) |
		 /* [10: 9] clk_sel. select fclk_div7=2000/7=285.71 MHz */
		((0 << 9)   |
		 /* [    8] clk_en. Enable gated clock */
		 (1 << 8)   |
		 /* [ 6: 0] clk_div. Divide by 1. = 285.71/1 = 285.71 MHz */
		 (0 << 0)));

		wr_reg(HHI_HDCP22_CLK_CNTL,
		(rd_reg(HHI_HDCP22_CLK_CNTL) & 0x0000ffff) |
		/* [26:25] clk_sel. select cts_oscin_clk=24 MHz */
		((0 << 25)  |
		 (1 << 24)  |   /* [   24] clk_en. Enable gated clock */
		 (0 << 16)));
	}
#endif
	data32 = 0;
	data32 |= 0 << 31;  /* [31]     disable clkgating */
	data32 |= 1 << 17;  /* [17]     audfifo_rd_en */
	data32 |= 1 << 16;  /* [16]     pktfifo_rd_en */
	data32 |= 1 << 2;   /* [2]      hdmirx_cecclk_en */
	data32 |= 0 << 1;   /* [1]      bus_clk_inv */
	data32 |= 0 << 0;   /* [0]      hdmi_clk_inv */
	hdmirx_wr_top(TOP_CLK_CNTL, data32);    /* DEFAULT: {32'h0} */
}

void hdmirx_20_init(void)
{
	unsigned long data32;
	data32 = 0;
	data32 |= 1	<< 12; /* [12]     vid_data_checken */
	data32 |= 1	<< 11; /* [11]     data_island_checken */
	data32 |= 1	<< 10; /* [10]     gb_checken */
	data32 |= 1	<< 9;  /* [9]      preamb_checken */
	data32 |= 1	<< 8;  /* [8]      ctrl_checken */
	data32 |= 1	<< 4;  /* [4]      scdc_enable */
	data32 |= scramble_sel	<< 0;  /* [1:0]    scramble_sel */
	hdmirx_wr_dwc(DWC_HDMI20_CONTROL,    data32);

	data32  = 0;
	data32 |= 1	<< 24; /* [25:24]  i2c_spike_suppr */
	data32 |= 0	<< 20; /* [20]     i2c_timeout_en */
	data32 |= 0	<< 0;  /* [19:0]   i2c_timeout_cnt */
	hdmirx_wr_dwc(DWC_SCDC_I2CCONFIG,    data32);

	data32  = 0;
	data32 |= 0    << 1;  /* [1]      hpd_low */
	data32 |= 1    << 0;  /* [0]      power_provided */
	hdmirx_wr_dwc(DWC_SCDC_CONFIG,   data32);

	data32  = 0;
	data32 |= 0xabcdef << 8;  /* [31:8]   manufacture_oui */
	data32 |= 1	<< 0;  /* [7:0]    sink_version */
	hdmirx_wr_dwc(DWC_SCDC_WRDATA0,	data32);

	data32  = 0;
	data32 |= 10	<< 20; /* [29:20]  chlock_max_err */
	data32 |= 24000	<< 0;  /* [15:0]   milisec_timer_limit */
	hdmirx_wr_dwc(DWC_CHLOCK_CONFIG, data32);

	/* hdcp2.2 ctl */
#ifdef HDCP22_ENABLE
	if (hdcp22_on && hdcp22_firmware_ok_flag)
		hdmirx_wr_dwc(DWC_HDCP22_CONTROL, 0x1000);
	else
#endif
		hdmirx_wr_dwc(DWC_HDCP22_CONTROL, 2);
}

#ifdef HDCP22_ENABLE
void hdmirx_hdcp22_esm_rst(void)
{
	hdmirx_wr_top(TOP_SW_RESET, 0x100);
	mdelay(1);
	hdmirx_wr_top(TOP_SW_RESET, 0x0);
	rx_pr("esm rst\n");
}

void hdmirx_hdcp22_init(void)
{
	int ret = 0;
	ret = rx_sec_set_duk();
	rx_pr("hdcp22 == %d\n", ret);
	if (ret == 1) {
		hdcp22_wr_top(TOP_SKP_CNTL_STAT, 7);
		hdcp22_on = 1;
		hdcp22_clk_init();
	} else
		hdcp22_on = 0;
}
#endif

void hdmirx_phy_init(int rx_port_sel, int dcm)
{
	unsigned int data32;
	data32 = 0;
	data32 |= 1 << 6;
	data32 |= 1 << 4;
	data32 |= rx_port_sel << 2;
	data32 |= 1 << 1;
	data32 |= 1 << 0;
	hdmirx_wr_dwc(DWC_SNPS_PHYG3_CTRL, data32);
	mdelay(1);

	data32	= 0;
	data32 |= 1 << 6;
	data32 |= 1 << 4;
	data32 |= rx_port_sel << 2;
	data32 |= 1 << 1;
	data32 |= 0 << 0;
	hdmirx_wr_dwc(DWC_SNPS_PHYG3_CTRL, data32);

	hdmirx_wr_phy(MPLL_PARAMETERS2,    0x1c94);
	hdmirx_wr_phy(MPLL_PARAMETERS3,    0x3713);
	hdmirx_wr_phy(MPLL_PARAMETERS4,    mpll_param4);
	hdmirx_wr_phy(MPLL_PARAMETERS5,    0x5492);
	hdmirx_wr_phy(MPLL_PARAMETERS6,    0x4b0d);
	hdmirx_wr_phy(MPLL_PARAMETERS7,    0x4760);
	hdmirx_wr_phy(MPLL_PARAMETERS8,    0x008c);
	hdmirx_wr_phy(MPLL_PARAMETERS9,    0x0010);
	hdmirx_wr_phy(MPLL_PARAMETERS10,   0x2d20);
	hdmirx_wr_phy(MPLL_PARAMETERS11, 0x2e31);
	hdmirx_wr_phy(MPLL_PARAMETERS12, 0x4b64);
	hdmirx_wr_phy(MPLL_PARAMETERS13, 0x2493);
	hdmirx_wr_phy(MPLL_PARAMETERS14, 0x676d);
	hdmirx_wr_phy(MPLL_PARAMETERS15, 0x23e0);
	hdmirx_wr_phy(MPLL_PARAMETERS16, 0x001b);
	hdmirx_wr_phy(MPLL_PARAMETERS17, 0x2218);
	hdmirx_wr_phy(MPLL_PARAMETERS18, 0x1b25);
	hdmirx_wr_phy(MPLL_PARAMETERS19, 0x2492);
	hdmirx_wr_phy(MPLL_PARAMETERS20, 0x48ea);
	hdmirx_wr_phy(MPLL_PARAMETERS21, 0x0011);
	hdmirx_wr_phy(MPLL_PARAMETERS22, 0x04d2);
	hdmirx_wr_phy(MPLL_PARAMETERS23, 0x0414);

	#if 0
	hdmirx_wr_phy(0x43, fat_bit_status);
	hdmirx_wr_phy(0x63, fat_bit_status);
	hdmirx_wr_phy(0x83, fat_bit_status);
	#endif

	/* Configuring I2C to work in fastmode */
	hdmirx_wr_dwc(DWC_I2CM_PHYG3_MODE,	 0x1);
	/* disable overload protect for Philips DVD */
	/* NOTE!!!!! don't remove below setting */
	hdmirx_wr_phy(OVL_PROT_CTRL, 0xa);

	data32 = 0;
	data32 |= 0	<< 15;
	data32 |= 0	<< 13;
	data32 |= 0	<< 12;
	data32 |= fast_switching << 11;
	data32 |= 0	<< 10;
	data32 |= rx.phy.fsm_enhancement << 9;
	data32 |= 0	<< 8;
	data32 |= 0	<< 7;
	data32 |= dcm << 5;
	data32 |= 0	<< 3;
	data32 |= rx.phy.port_select_ovr_en << 2;
	data32 |= rx_port_sel << 0;

	hdmirx_wr_phy(PHY_SYSTEM_CONFIG,
		(rx.phy.phy_system_config_force_val != 0) ?
		rx.phy.phy_system_config_force_val : data32);

	hdmirx_wr_phy(PHY_CMU_CONFIG,
		(rx.phy.phy_cmu_config_force_val != 0) ?
		rx.phy.phy_cmu_config_force_val :
		((rx.phy.lock_thres << 10) | (1 << 9) |
			(((1 << 9) - 1) & ((rx.phy.cfg_clk * 4) / 1000))));

	#if 0
	hdmirx_wr_phy(PHY_CH0_EQ_CTRL3, eq_setting[EQ_CH0]);
	hdmirx_wr_phy(PHY_CH1_EQ_CTRL3, eq_setting[EQ_CH1]);
	hdmirx_wr_phy(PHY_CH2_EQ_CTRL3, eq_setting[EQ_CH2]);
	if ((0 == eq_setting[EQ_CH0]) &&
		(0 == eq_setting[EQ_CH1]) &&
		(0 == eq_setting[EQ_CH2]))
		hdmirx_wr_phy(PHY_MAIN_FSM_OVERRIDE2, 0x0);
	else
		hdmirx_wr_phy(PHY_MAIN_FSM_OVERRIDE2, 0x40);
	#endif
	/*hdmirx_phy_clk_rate_monitor();*/

	data32 = 0;
	data32 |= 1 << 6;
	data32 |= 1 << 4;
	data32 |= rx_port_sel << 2;
	data32 |= 0 << 1;
	data32 |= 0 << 0;
	hdmirx_wr_dwc(DWC_SNPS_PHYG3_CTRL, data32);

	rx_pr("%s  %d Done!\n", __func__, rx.port);
}


void hdmirx_hw_config(void)
{
	rx_pr("%s port:%d\n", __func__, rx.port);
	control_reset();
	hdmirx_irq_close();
	/* hdmi_rx_ctrl_edid_update(); */
	if (hdcp_enable)
		hdmi_rx_ctrl_hdcp_config(&rx.hdcp);
	else
		hdmirx_wr_bits_dwc(DWC_HDCP_CTRL, HDCP_ENABLE, 0);
	hdmirx_audio_init();
	packet_init();
	hdmirx_20_init();
	hdmirx_irq_open();

	mdelay(100);
	if (hdmirx_rd_dwc(0xe0) != 0) {
		rx_pr("hdcp engine busy\n");
		mdelay(100);
	}

	hdmirx_phy_init(rx.port, 0);
	hdmirx_wr_top(TOP_PORT_SEL, 0x10 | ((1<<rx.port)));
	DWC_init(rx.port);
	rx_pr("%s  %d Done!\n", __func__, rx.port);
}

void hdcp22_hw_cfg(void)
{
	rx_pr("hdcp22_hw_cfg\n");

	hdmirx_wr_top(TOP_INTR_MASKN, 0);
	clk_init();
	control_reset();

	/* hdmi_rx_ctrl_edid_update(); */
	if (hdcp_enable)
		hdmi_rx_ctrl_hdcp_config(&rx.hdcp);
	else
		hdmirx_wr_bits_dwc(DWC_HDCP_CTRL, HDCP_ENABLE, 0);

	hdmirx_phy_init(rx.port, 0);
	hdmirx_wr_top(TOP_PORT_SEL, 0x10 | ((1<<rx.port)));
	DWC_init(rx.port);
	packet_init();
	hdmirx_audio_init();
	hdmirx_20_init();
	hdmirx_audio_fifo_rst();
	hdmirx_packet_fifo_rst();
}
void hdmirx_hw_probe(void)
{
	hdmirx_wr_top(TOP_MEM_PD, 0);
	hdmirx_wr_top(TOP_SW_RESET, 0);
	clk_init();
	hdmirx_wr_top(TOP_EDID_GEN_CNTL, 0x1e109);

	if (is_meson_gxtvbb_cpu())
		hdmirx_wr_top(TOP_HPD_PWR5V, 0x10);

	if (phy_init_in_probe)
		hdmirx_phy_init(0, 0);
	if (is_meson_gxtvbb_cpu()) {
		mdelay(150);
		hdmirx_wr_top(TOP_HPD_PWR5V, 0x1f);
	} else {
		hdmirx_wr_top(TOP_HPD_PWR5V, 0x10);
	}

	hdmirx_hdcp22_init();
	hdmirx_wr_top(TOP_PORT_SEL, 0x10);
	hdmirx_wr_top(TOP_INTR_STAT_CLR, ~0);
	hdmirx_wr_top(TOP_INTR_MASKN, top_intr_maskn_value);
	edid_update_flag = true;
	rx_pr("%s Done!\n", __func__);
}


/***********************
   get infor and config:
hdmirx_packet_get_avi
hdmirx_get_video_info
************************/
int hdmirx_packet_get_avi(struct hdmi_rx_ctrl_video *params)
{
	int error = 0;

	params->video_format =
		hdmirx_rd_bits_dwc(DWC_PDEC_AVI_PB, VIDEO_FORMAT);
	params->active_valid =
		hdmirx_rd_bits_dwc(DWC_PDEC_AVI_PB, ACT_INFO_PRESENT);
	params->bar_valid =
		hdmirx_rd_bits_dwc(DWC_PDEC_AVI_PB, BAR_INFO_VALID);
	params->scan_info =
		hdmirx_rd_bits_dwc(DWC_PDEC_AVI_PB, SCAN_INFO);
	params->colorimetry =
		hdmirx_rd_bits_dwc(DWC_PDEC_AVI_PB, COLORIMETRY);
	params->picture_ratio =
		hdmirx_rd_bits_dwc(DWC_PDEC_AVI_PB, PIC_ASPECT_RATIO);
	params->active_ratio =
		hdmirx_rd_bits_dwc(DWC_PDEC_AVI_PB, ACT_ASPECT_RATIO);
	params->it_content =
		hdmirx_rd_bits_dwc(DWC_PDEC_AVI_PB, IT_CONTENT);
	params->ext_colorimetry =
		hdmirx_rd_bits_dwc(DWC_PDEC_AVI_PB, EXT_COLORIMETRY);
	params->rgb_quant_range =
		hdmirx_rd_bits_dwc(DWC_PDEC_AVI_PB, RGB_QUANT_RANGE);
	params->n_uniform_scale =
		hdmirx_rd_bits_dwc(DWC_PDEC_AVI_PB, NON_UNIF_SCALE);
	params->video_mode =
		hdmirx_rd_bits_dwc(DWC_PDEC_AVI_PB, VID_IDENT_CODE);
	params->repeat =
		hdmirx_rd_bits_dwc(DWC_PDEC_AVI_HB, PIX_REP_FACTOR);
	/** @note HW does not support AVI YQ1-0, */
	/* YCC quantization range */
	/** @note HW does not support AVI CN1-0, */
	/* IT content type */
	params->bar_end_top =
		hdmirx_rd_bits_dwc(DWC_PDEC_AVI_TBB, LIN_END_TOP_BAR);
	params->bar_start_bottom =
		hdmirx_rd_bits_dwc(DWC_PDEC_AVI_TBB, LIN_ST_BOT_BAR);
	params->bar_end_left =
		hdmirx_rd_bits_dwc(DWC_PDEC_AVI_LRB, PIX_END_LEF_BAR);
	params->bar_start_right =
		hdmirx_rd_bits_dwc(DWC_PDEC_AVI_LRB, PIX_ST_RIG_BAR);
	return error;
}

int hdmirx_get_video_info(struct hdmi_rx_ctrl *ctx,
	struct hdmi_rx_ctrl_video *params)
{
	int error = 0;
	const unsigned factor = 100;
	unsigned divider = 0;
	uint32_t tmp = 0;

	/* DVI mode */
	params->dvi = hdmirx_rd_bits_dwc(DWC_PDEC_STS, DVIDET) != 0;
	/* hdcp encrypted state */
	params->hdcp_enc_state = hdmirx_rd_bits_dwc(DWC_HDCP_STS, _BIT(9));
	/* AVI parameters */
	error |= hdmirx_packet_get_avi(params);
	if (error != 0)
		goto exit;

	/* pixel clock */
	params->pixel_clk = ctx->tmds_clk;
	/* image parameters */
	params->interlaced = hdmirx_rd_bits_dwc(DWC_MD_STS, ILACE) != 0;
	params->voffset = hdmirx_rd_bits_dwc(DWC_MD_VOL, VOFS_LIN);
	params->vactive = hdmirx_rd_bits_dwc(DWC_MD_VAL, VACT_LIN);
	params->vtotal = hdmirx_rd_bits_dwc(DWC_MD_VTL, VTOT_LIN);
	if (params->interlaced)	{
		/* params->voffset <<= 1; */
		/* params->vactive <<= 1; */
		/* params->vtotal <<= 1; */
	}
	params->hoffset = hdmirx_rd_bits_dwc(DWC_MD_HT1, HOFS_PIX);
	params->hactive = hdmirx_rd_bits_dwc(DWC_MD_HACT_PX, HACT_PIX);
	params->htotal = hdmirx_rd_bits_dwc(DWC_MD_HT1, HTOT_PIX);

		/* refresh rate */
	tmp = hdmirx_rd_bits_dwc(DWC_MD_VTC, VTOT_CLK);
	/* tmp = (tmp == 0)? 0: (ctx->md_clk * 100000) / tmp; */
	/* if((params->vtotal == 0) || (params->htotal == 0)) */
	if (tmp == 0)
		params->refresh_rate = 0;
	else
		params->refresh_rate = (ctx->md_clk * 100000) / tmp;

	/* else { */
		/* params->refresh_rate = (hdmirx_get_pixel_clock() /
			(params->vtotal * params->htotal / 100)); */

	/* } */
	/* deep color mode */
	tmp = hdmirx_rd_bits_dwc(DWC_HDMI_STS, DCM_CURRENT_MODE);

	switch (tmp) {
	case DCM_CURRENT_MODE_48b:
		params->deep_color_mode = 48;
		divider = 2.00 * factor;	/* divide by 2 */
		break;
	case DCM_CURRENT_MODE_36b:
		params->deep_color_mode = 36;
		divider = 1.50 * factor;	/* divide by 1.5 */
		break;
	case DCM_CURRENT_MODE_30b:
		params->deep_color_mode = 30;
		divider = 1.25 * factor;	/* divide by 1.25 */
		break;
	default:
		params->deep_color_mode = 24;
		divider = 1.00 * factor;
		break;
	}
	params->pixel_clk = (params->pixel_clk * factor) / divider;
	params->hoffset = (params->hoffset * factor) / divider;
	params->hactive	= (params->hactive * factor) / divider;
	params->htotal = (params->htotal  * factor) / divider;

exit:
	return error;
}

void hdmirx_set_video_mute(bool mute)
{
	hdmirx_wr_bits_dwc(DWC_HDMI_VM_CFG_CH2, _BIT(16), mute);
	if (log_flag & VIDEO_LOG)
		rx_pr("%s,mute: %d\n", __func__, mute);
}

void hdmirx_config_video(struct hdmi_rx_ctrl_video *video_params)
{
	int data32 = 0;

	if (video_params->video_format == 0) {
		hdmirx_wr_bits_dwc(DWC_HDMI_VM_CFG_CH2, MSK(16, 0), 0x00);
		hdmirx_wr_bits_dwc(DWC_HDMI_VM_CFG_CH_0_1, MSK(16, 0), 0x00);
	} else if (video_params->video_format == 3) {
		hdmirx_wr_bits_dwc(DWC_HDMI_VM_CFG_CH2, MSK(16, 0), 0x1000);
		hdmirx_wr_bits_dwc(DWC_HDMI_VM_CFG_CH_0_1, MSK(16, 0), 0x8000);
	} else {
		hdmirx_wr_bits_dwc(DWC_HDMI_VM_CFG_CH2, MSK(16, 0), 0x8000);
		hdmirx_wr_bits_dwc(DWC_HDMI_VM_CFG_CH_0_1, MSK(16, 0), 0x8000);
	}
	hdmirx_set_video_mute(0);

	if (video_params->interlaced == 1) {
		data32	= 0;
		data32 |= (hdmirx_rd_dwc(DWC_HDMI_MODE_RECOVER) & 0xf8000000);
		data32 |= (0	<< 24);
		data32 |= (0	<< 18);
		data32 |= (8	<< 13);
		data32 |= (1	<< 8);
		data32 |= (0	<< 6);
		data32 |= (0	<< 4);
		data32 |= (0	<< 2);
		data32 |= (0	<< 0);
		hdmirx_wr_dwc(DWC_HDMI_MODE_RECOVER, data32);
	}
}

int hdmirx_audio_init(void)
{
	#define AUD_CLK_DELTA   2000
	/* 0=I2S 2-channel; 1=I2S 4 x 2-channel. */
	#define RX_8_CHANNEL        1
	int err = 0;
	unsigned long data32 = 0;

	data32 |= 7	<< 13;
	data32 |= 0	<< 12;
	data32 |= 1	<< 11;
	data32 |= 0	<< 10;

	data32 |= 0	<< 9;
	data32 |= 1	<< 8;
	data32 |= 1	<< 6;
	data32 |= 3	<< 4;
	data32 |= 0	<< 3;
	data32 |= rx.ctrl.acr_mode  << 2;
	data32 |= rx.ctrl.acr_mode  << 1;
	data32 |= rx.ctrl.acr_mode  << 0;
	hdmirx_wr_top(TOP_ACR_CNTL_STAT, data32);

	data32  = 0;
	data32 |= 0 << 28;
	data32 |= 0 << 24;
	hdmirx_wr_dwc(DWC_AUD_PLL_CTRL, data32);

	data32  = 0;
	data32 |= 80	<< 18;
	data32 |= 8	<< 9;
	data32 |= 8	<< 0;
	hdmirx_wr_dwc(DWC_AUD_FIFO_TH, data32);

	data32  = 0;
	data32 |= 1	<< 16;
	data32 |= 0	<< 0;
	hdmirx_wr_dwc(DWC_AUD_FIFO_CTRL, data32);

	data32  = 0;
	data32 |= 0	<< 8;
	data32 |= 1	<< 7;
	data32 |= (RX_8_CHANNEL ? 0x13:0x00) << 2;
	data32 |= 1	<< 0;
	hdmirx_wr_dwc(DWC_AUD_CHEXTR_CTRL, data32);

	data32 = 0;
	/* [22:21]	aport_shdw_ctrl */
	data32 |= 3	<< 21;
	/* [20:19]  auto_aclk_mute */
	data32 |= auto_aclk_mute	<< 19;
	/* [16:10]  aud_mute_speed */
	data32 |= 1	<< 10;
	/* [7]      aud_avmute_en */
	data32 |= aud_avmute_en	<< 7;
	/* [6:5]    aud_mute_sel */
	data32 |= aud_mute_sel	<< 5;
	/* [4:3]    aud_mute_mode */
	data32 |= 1	<< 3;
	/* [2:1]    aud_ttone_fs_sel */
	data32 |= 0	<< 1;
	/* [0]      testtone_en */
	data32 |= 0	<< 0;
	hdmirx_wr_dwc(DWC_AUD_MUTE_CTRL, data32);

	data32 = 0;
	/* [17:16]  pao_rate */
	data32 |= 0	<< 16;
	/* [12]     pao_disable */
	data32 |= 0	<< 12;
	/* [11:4]   audio_fmt_chg_thres */
	data32 |= 0	<< 4;
	/* [2:1]    audio_fmt */
	data32 |= 0	<< 1;
	/* [0]      audio_fmt_sel */
	data32 |= 0	<< 0;
	hdmirx_wr_dwc(DWC_AUD_PAO_CTRL,   data32);

	data32  = 0;
	/* [8]      fc_lfe_exchg: 1=swap channel 3 and 4 */
	data32 |= 0	<< 8;
	hdmirx_wr_dwc(DWC_PDEC_AIF_CTRL,  data32);

	data32  = 0;
	/* [4:2]    deltacts_irqtrig */
	data32 |= 0 << 2;
	/* [1:0]    cts_n_meas_mode */
	data32 |= 0 << 0;
	/* DEFAULT: {27'd0, 3'd0, 2'd1} */
	hdmirx_wr_dwc(DWC_PDEC_ACRM_CTRL, data32);

	data32 = 0;
	/* mute */
	data32 |= 1	<< 10;
	/* [9]      sck_disable */
	data32 |= 0	<< 9;
	/* [8:5]    i2s_disable */
	data32 |= 0	<< 5;
	/* [4:1]    spdif_disable */
	data32 |= 0	<< 1;
	/* enable all outputs and select 32-bit for I2S */
	data32 |= 1	<< 0;
	hdmirx_wr_dwc(DWC_AUD_SAO_CTRL, data32);

	return err;
}

void diff_with_testcode(void)
{
	unsigned long data32 = 0;

	/* [31:27]	preamble_cnt_limit */
	data32 |= (hdmirx_rd_dwc(DWC_HDMI_MODE_RECOVER)
		& 0xf8000000);
	/* [25:24]	mr_vs_pol_adj_mode */
	data32 |= 0	<< 24;
	/* [18]		spike_filter_en */
	data32 |= 0	<< 18;
	/* [17:13]	dvi_mode_hyst */
	data32 |= 0	<< 13;
	/* [12:8]	hdmi_mode_hyst */
	data32 |= 0	<< 8;
	/* [7:6]	hdmi_mode: 0=automatic */
	data32 |= 0	<< 6;
	/* [5:4]	gb_det */
	data32 |= 2	<< 4;
	/* [3:2]	eess_oess */
	data32 |= 0	<< 2;
	/* [1:0]	sel_ctl01 */
	data32 |= 1	<< 0;
	hdmirx_wr_dwc(DWC_HDMI_MODE_RECOVER, data32);

	data32 = 0;
	/* [28]     dcm_ph_diff_cnt_clr_p */
	data32 |= 0	<< 28;
	/* [27:20]  dcm_ph_diff_cnt_thres */
	data32 |= 0	<< 20;
	/* [18]     dcm_default_phase */
	data32 |= 1	<< 18;
	/* [17]     dcm_pixel_phase_sel */
	data32 |= 0	<< 17;
	/* [16:13]  dcm_pixel_phase */
	data32 |= 0	<< 13;
	/* [12]     dcm_colour_depth_sel. */
	/* Speed up simulation by forcing */
	/* color_depth for the first 2 frames, */
	/* this bit will be reset in test.c after 2 frames. */
	data32 |= 1	<< 12;
	/* [11:8]   dcm_colour_depth   ?? */
    /* data32 |= (rx_color_depth   << 8); */
	/* [5:2]    dcm_gcp_zero_fields */
	data32 |= 5	<< 2;
	/* [1:0]    dcm_dc_operation */
	data32 |= 0	<< 0;
	hdmirx_wr_dwc(DWC_HDMI_DCM_CTRL, data32);

	data32 = 0;
	/* [13:9]   audiodet_threshold */
	data32 |= 0	<< 9;
	hdmirx_wr_dwc(DWC_PDEC_DBG_CTRL, data32);
}

static unsigned int clk_util_clk_msr(unsigned int clk_mux)
{
	return meson_clk_measure(clk_mux);
}

unsigned int hdmirx_get_clock(int index)
{
	return clk_util_clk_msr(index);
}

unsigned int hdmirx_get_audio_clock(void)
{
	return clk_util_clk_msr(12);
}

unsigned int hdmirx_get_tmds_clock(void)
{
	return clk_util_clk_msr(25);
	/*
	unsigned int clkrate = 0;
	clkrate = hdmirx_rd_dwc(DWC_HDMI_CKM_RESULT) & 0xffff;
	clkrate = clkrate * 158000 / 4095 * 1000;
	return clkrate;*/
}

unsigned int hdmirx_get_pixel_clock(void)
{
	return clk_util_clk_msr(29);
}


void hdmirx_read_audio_info(struct aud_info_s *audio_info)
{
	/*get AudioInfo */
	audio_info->coding_type =
		hdmirx_rd_bits_dwc(DWC_PDEC_AIF_PB0, CODING_TYPE);
	audio_info->channel_count =
		hdmirx_rd_bits_dwc(DWC_PDEC_AIF_PB0, CHANNEL_COUNT);
	audio_info->sample_frequency =
		hdmirx_rd_bits_dwc(DWC_PDEC_AIF_PB0, SAMPLE_FREQ);
	audio_info->sample_size =
		hdmirx_rd_bits_dwc(DWC_PDEC_AIF_PB0, SAMPLE_SIZE);
	audio_info->coding_extension =
		hdmirx_rd_bits_dwc(DWC_PDEC_AIF_PB0, AIF_DATA_BYTE_3);
	audio_info->channel_allocation =
		hdmirx_rd_bits_dwc(DWC_PDEC_AIF_PB0, CH_SPEAK_ALLOC);
	audio_info->down_mix_inhibit =
		hdmirx_rd_bits_dwc(DWC_PDEC_AIF_PB1, DWNMIX_INHIBIT);
	audio_info->level_shift_value =
		hdmirx_rd_bits_dwc(DWC_PDEC_AIF_PB1, LEVEL_SHIFT_VAL);
	audio_info->aud_packet_received =
		hdmirx_rd_bits_dwc(DWC_PDEC_AUD_STS, AUDS_RCV);

	audio_info->cts = hdmirx_rd_dwc(DWC_PDEC_ACR_CTS);
	audio_info->n = hdmirx_rd_dwc(DWC_PDEC_ACR_N);
	if (audio_info->cts != 0) {
		audio_info->arc = (hdmirx_get_tmds_clock()/audio_info->cts)*
			audio_info->n/128;
	} else
		audio_info->arc = 0;

}

void hdmirx_read_vendor_specific_info_frame(struct vendor_specific_info_s *vs)
{
	#ifdef HDMI20_ENABLE
	struct vsi_infoframe_t vsi_info;
	memset(&vsi_info, 0, sizeof(struct vsi_infoframe_t));
	vs->identifier = hdmirx_rd_bits_dwc(DWC_PDEC_VSI_ST0, IEEE_REG_ID);
	*((unsigned int *)&vsi_info + 1) =
				hdmirx_rd_dwc(DWC_PDEC_VSI_PLAYLOAD0);
	vs->vd_fmt = vsi_info.vid_format;
	if ((vsi_info.vid_format != VSI_FORMAT_NO_DATA) &&
		(vsi_info.vid_format == VSI_FORMAT_3D_FORMAT)) {
		vs->_3d_structure = vsi_info.detail.data_3d.struct_3d;
		vs->_3d_ext_data = vsi_info.struct_3d_ext;
	} else {
		vs->_3d_structure = 0;
		vs->_3d_ext_data = 0;
	}
	#else
	vs->identifier = hdmirx_rd_bits_dwc(DWC_PDEC_VSI_ST0, IEEE_REG_ID);
	vs->vd_fmt = hdmirx_rd_bits_dwc(DWC_PDEC_VSI_ST1, HDMI_VIDEO_FORMAT);
	vs->_3d_structure = hdmirx_rd_bits_dwc(DWC_PDEC_VSI_ST1, H3D_STRUCTURE);
	vs->_3d_ext_data = hdmirx_rd_bits_dwc(DWC_PDEC_VSI_ST1, H3D_EXT_DATA);
	#endif
}


/* param: */
/* lvl: 0-bist  1-cdr*/
void hdmirx_phy_bist_test(int lvl)
{
	unsigned int data32;

	/* set CFGCLK,bist:85M   CDR:75M */
	if (lvl) {
		rx_pr("cdr test start:\n");
		wr_reg(HHI_HDMIRX_CLK_CNTL, 0x03060704);
	} else {
		rx_pr("bist test start:\n");
		wr_reg(HHI_HDMIRX_CLK_CNTL, 0x03050704);
	}

	hdmirx_wr_dwc(DWC_SNPS_PHYG3_CTRL, (0x53 | (rx.port<<2)));
	mdelay(1);
	hdmirx_wr_dwc(DWC_SNPS_PHYG3_CTRL, (0x52 | (rx.port<<2)));
	mdelay(10);

	hdmirx_wr_phy(PHY_CMU_CONFIG, 0x1b2c);
	hdmirx_wr_phy(MPLL_PARAMETERS2,    0x1c94);
	hdmirx_wr_phy(MPLL_PARAMETERS3,    0x3713);
	hdmirx_wr_phy(MPLL_PARAMETERS4,    0x24da);
	hdmirx_wr_phy(MPLL_PARAMETERS5,    0x5492);
	hdmirx_wr_phy(MPLL_PARAMETERS6,    0x4b0d);
	hdmirx_wr_phy(MPLL_PARAMETERS7,    0x4760);
	hdmirx_wr_phy(MPLL_PARAMETERS8,    0x008c);
	hdmirx_wr_phy(MPLL_PARAMETERS9,    0x02);
	hdmirx_wr_phy(MPLL_PARAMETERS10,   0x2d20);
	hdmirx_wr_phy(MPLL_PARAMETERS11, 0x2e31);
	hdmirx_wr_phy(MPLL_PARAMETERS12, 0x4b64);
	hdmirx_wr_phy(MPLL_PARAMETERS13, 0x2493);
	hdmirx_wr_phy(MPLL_PARAMETERS14, 0x676d);
	hdmirx_wr_phy(MPLL_PARAMETERS15, 0x23e0);
	hdmirx_wr_phy(MPLL_PARAMETERS16, 0x001b);
	hdmirx_wr_phy(MPLL_PARAMETERS17, 0x2218);
	hdmirx_wr_phy(MPLL_PARAMETERS18, 0x1b25);
	hdmirx_wr_phy(MPLL_PARAMETERS19, 0x2492);
	hdmirx_wr_phy(MPLL_PARAMETERS20, 0x48ea);
	hdmirx_wr_phy(MPLL_PARAMETERS21, 0x0011);
	hdmirx_wr_phy(MPLL_PARAMETERS22, 0x04d2);
	hdmirx_wr_phy(MPLL_PARAMETERS23, 0x0414);

	if (lvl) {
		hdmirx_wr_phy(PHY_MAIN_BIST_CONTROL, 0x31);
	mdelay(10);
		hdmirx_wr_phy(PHY_CDR_CTRL_CNT, 0x18);
	mdelay(10);
		hdmirx_wr_phy(MPLL_DIVIDER_CONTROL, 0x28);
	} else
		hdmirx_wr_phy(PHY_MAIN_BIST_CONTROL, 0xb1);

	mdelay(10);

	hdmirx_wr_dwc(DWC_SNPS_PHYG3_CTRL, (0x50 | (rx.port<<2)));
	mdelay(10);

	data32 = hdmirx_rd_phy(PHY_MAIN_BIST_RESULTS) & 0x3;

	if (data32 == 0x0 || data32 == 0x2)
		rx_pr("ERROR: bist test not complete!\n");
	else if (data32 == 0x1)
		rx_pr("ERROR: bist test fail!\n");
	else if (data32 == 0x3)
		rx_pr("PASS!\n");
}

